#-----------------------------------------------------------
# Vivado v2022.1 (64-bit)
# SW Build 3526262 on Mon Apr 18 15:47:01 MDT 2022
# IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022
# Start of session at: Wed Dec  7 12:49:12 2022
# Process ID: 748812
# Current directory: /media/koops/VIVADO/huah_cubed_3drender
# Command line: vivado
# Log file: /media/koops/VIVADO/huah_cubed_3drender/vivado.log
# Journal file: /media/koops/VIVADO/huah_cubed_3drender/vivado.jou
# Running On: koops, OS: Linux, CPU Frequency: 1900.016 MHz, CPU Physical cores: 4, Host memory: 16698 MB
#-----------------------------------------------------------
start_gui
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kc705:part0:1.6 available at /media/koops/VIVADO/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kc705/1.6/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.6 available at /media/koops/VIVADO/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.6/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.7 available at /media/koops/VIVADO/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.7/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu1500:part0:1.2 available at /media/koops/VIVADO/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu1500/1.2/board.xml as part xcku115-flvb2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc707:part0:1.4 available at /media/koops/VIVADO/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc707/1.4/board.xml as part xc7vx485tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc709:part0:1.8 available at /media/koops/VIVADO/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc709/1.8/board.xml as part xc7vx690tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:2.2 available at /media/koops/VIVADO/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/2.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.0 available at /media/koops/VIVADO/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.0 available at /media/koops/VIVADO/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190_newl/production/1.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.6 available at /media/koops/VIVADO/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.6/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.7 available at /media/koops/VIVADO/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.7/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu110:part0:1.4 available at /media/koops/VIVADO/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu110/1.4/board.xml as part xcvu190-flgc2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.0 available at /media/koops/VIVADO/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.0/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.3 available at /media/koops/VIVADO/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.3/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.4 available at /media/koops/VIVADO/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.4/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu128:part0:1.0 available at /media/koops/VIVADO/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu128/production/1.0/board.xml as part xcvu37p-fsvh2892-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu129:part0:1.0 available at /media/koops/VIVADO/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu129/production/1.0/board.xml as part xcvu29p-fsga2577-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu1525:part0:1.3 available at /media/koops/VIVADO/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu1525/1.3/board.xml as part xcvu9p-fsgd2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_mpsoc:part0:1.0 available at /media/koops/VIVADO/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_mpsoc/1.0/board.xml as part xczu19eg-ffvd1760-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_rfsoc:part0:1.0 available at /media/koops/VIVADO/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_rfsoc/1.0/board.xml as part xczu21dr-ffvd1156-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:2.2 available at /media/koops/VIVADO/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/2.2/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.0 available at /media/koops/VIVADO/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_newl:part0:1.0 available at /media/koops/VIVADO/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180_newl/production/1.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.2 available at /media/koops/VIVADO/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es_revb:part0:1.0 available at /media/koops/VIVADO/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120_revb/es/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zc706:part0:1.4 available at /media/koops/VIVADO/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zc706/1.4/board.xml as part xc7z045ffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.3 available at /media/koops/VIVADO/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.3/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.4 available at /media/koops/VIVADO/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.4/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.2 available at /media/koops/VIVADO/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.2/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.3 available at /media/koops/VIVADO/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.3/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.4 available at /media/koops/VIVADO/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.4/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1275:part0:1.0 available at /media/koops/VIVADO/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1275/1.0/board.xml as part xczu29dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1285:part0:1.0 available at /media/koops/VIVADO/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1285/1.0/board.xml as part xczu39dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208:part0:2.0 available at /media/koops/VIVADO/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/production/2.0/board.xml as part xczu48dr-fsvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at /media/koops/VIVADO/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216:part0:2.0 available at /media/koops/VIVADO/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/production/2.0/board.xml as part xczu49dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at /media/koops/VIVADO/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at /media/koops/VIVADO/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/2.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at /media/koops/VIVADO/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
open_project /media/koops/VIVADO/float_ip/float_testing_vivado/float_testing_vivado.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/media/koops/VIVADO/Vivado/2022.1/data/ip'.
open_project: Time (s): cpu = 00:00:23 ; elapsed = 00:00:06 . Memory (MB): peak = 7738.926 ; gain = 128.219 ; free physical = 5873 ; free virtual = 13014
update_compile_order -fileset sources_1
launch_simulation -simset [get_filesets float_test ]
Command: launch_simulation  -simset float_test
INFO: [Vivado 12-12493] Simulation top is 'get_pixel_color_tb'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/media/koops/VIVADO/float_ip/float_testing_vivado/float_testing_vivado.sim/float_test/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'float_test'
INFO: [SIM-utils-72] Using boost library from '/media/koops/VIVADO/Vivado/2022.1/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/media/koops/VIVADO/Vivado/2022.1/data/xsim/xsim.ini' copied to run dir:'/media/koops/VIVADO/float_ip/float_testing_vivado/float_testing_vivado.sim/float_test/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'get_pixel_color_tb' in fileset 'float_test'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'float_test'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/media/koops/VIVADO/float_ip/float_testing_vivado/float_testing_vivado.sim/float_test/behav/xsim'
xvlog --incr --relax -L uvm -prj get_pixel_color_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/media/koops/VIVADO/huah_cubed_3drender/src/float_functions.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vec_reciprocal_square_root
INFO: [VRFC 10-311] analyzing module vec_scale
INFO: [VRFC 10-311] analyzing module vec_add
INFO: [VRFC 10-311] analyzing module vec_divide
INFO: [VRFC 10-311] analyzing module vec_multiply
INFO: [VRFC 10-311] analyzing module vec_sub
INFO: [VRFC 10-311] analyzing module vec_dot
INFO: [VRFC 10-311] analyzing module vec_normalize
INFO: [VRFC 10-311] analyzing module float_less_than
INFO: [VRFC 10-311] analyzing module vec_less_than
INFO: [VRFC 10-311] analyzing module float_less_than_equal
INFO: [VRFC 10-311] analyzing module float_equals
INFO: [VRFC 10-311] analyzing module vec_comp
INFO: [VRFC 10-311] analyzing module vec_max
INFO: [VRFC 10-311] analyzing module vec_min
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/media/koops/VIVADO/huah_cubed_3drender/src/get_pixel_color.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module get_pixel_color
INFO: [VRFC 10-311] analyzing module get_pixel_color_should_draw_arrow
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/media/koops/VIVADO/huah_cubed_3drender/sim/get_pixel_color_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module get_pixel_color_tb
xvhdl --incr --relax -prj get_pixel_color_tb_vhdl.prj
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/media/koops/VIVADO/float_ip/float_testing_vivado/float_testing_vivado.sim/float_test/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L xbip_utils_v3_0_10 -L axi_utils_v2_0_6 -L xbip_pipe_v3_0_6 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_dsp48_addsub_v3_0_6 -L xbip_dsp48_multadd_v3_0_6 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_18 -L floating_point_v7_1_14 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot get_pixel_color_tb_behav xil_defaultlib.get_pixel_color_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2022.1
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /media/koops/VIVADO/Vivado/2022.1/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L xbip_utils_v3_0_10 -L axi_utils_v2_0_6 -L xbip_pipe_v3_0_6 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_dsp48_addsub_v3_0_6 -L xbip_dsp48_multadd_v3_0_6 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_18 -L floating_point_v7_1_14 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot get_pixel_color_tb_behav xil_defaultlib.get_pixel_color_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 3 for port 'block_dir' [/media/koops/VIVADO/huah_cubed_3drender/sim/get_pixel_color_tb.sv:51]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'rgb_valid' [/media/koops/VIVADO/huah_cubed_3drender/sim/get_pixel_color_tb.sv:63]
WARNING: [VRFC 10-3091] actual bit length 64 differs from formal bit length 32 for port 's_axis_a_tdata' [/media/koops/VIVADO/huah_cubed_3drender/src/get_pixel_color.sv:49]
WARNING: [VRFC 10-3091] actual bit length 64 differs from formal bit length 32 for port 's_axis_a_tdata' [/media/koops/VIVADO/huah_cubed_3drender/src/get_pixel_color.sv:59]
WARNING: [VRFC 10-3091] actual bit length 64 differs from formal bit length 32 for port 's_axis_a_tdata' [/media/koops/VIVADO/huah_cubed_3drender/src/get_pixel_color.sv:69]
WARNING: [VRFC 10-3091] actual bit length 64 differs from formal bit length 32 for port 'b' [/media/koops/VIVADO/huah_cubed_3drender/src/get_pixel_color.sv:739]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package floating_point_v7_1_14.floating_point_v7_1_14_viv_comp
Compiling package ieee.numeric_std
Compiling package xbip_utils_v3_0_10.xbip_utils_v3_0_10_pkg
Compiling package axi_utils_v2_0_6.axi_utils_v2_0_6_pkg
Compiling package floating_point_v7_1_14.floating_point_v7_1_14_consts
Compiling package ieee.math_real
Compiling package floating_point_v7_1_14.floating_point_v7_1_14_exp_table...
Compiling package mult_gen_v12_0_18.mult_gen_v12_0_18_pkg
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_signed
Compiling package floating_point_v7_1_14.floating_point_v7_1_14_pkg
Compiling package floating_point_v7_1_14.flt_utils
Compiling package floating_point_v7_1_14.vt2mutils
Compiling package floating_point_v7_1_14.vt2mcomps
Compiling package unisim.vcomponents
Compiling package xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv_comp
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package mult_gen_v12_0_18.dsp_pkg
Compiling package floating_point_v7_1_14.flt_recipsqrt_sp_sqrt_r_rom
Compiling architecture muxcy_v of entity unisim.MUXCY [muxcy_default]
Compiling architecture xorcy_v of entity unisim.XORCY [xorcy_default]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=31,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=32)\]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=4)\]
Compiling architecture rtl of entity floating_point_v7_1_14.norm_zero_det [\norm_zero_det(data_width=7,norm...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=4,fast_input=true)\]
Compiling architecture rtl of entity floating_point_v7_1_14.mux4 [\mux4(c_xdevicefamily="artix7",w...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=2,length=2)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(fast_input=true)\]
Compiling architecture rtl of entity floating_point_v7_1_14.mux4 [\mux4(c_xdevicefamily="artix7",w...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=2)\]
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture fde_v of entity unisim.FDE [fde_default]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=8,length=0,fast_inp...]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [delay_default]
Compiling architecture rtl of entity floating_point_v7_1_14.lead_zero_encode [\lead_zero_encode(c_xdevicefamil...]
Compiling architecture rtl of entity floating_point_v7_1_14.shift_msb_first [\shift_msb_first(a_width=32,resu...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=8)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=8,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=11,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=12)\]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=11)\]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=14,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=25,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=3,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=2,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=2,length=0,fast_inp...]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture rtl of entity floating_point_v7_1_14.flt_round_bit [\flt_round_bit(c_xdevicefamily="...]
Compiling architecture rtl of entity floating_point_v7_1_14.renorm_and_round_logic [\renorm_and_round_logic(c_xdevic...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(length=5)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(length=2)\]
Compiling architecture synth of entity floating_point_v7_1_14.fix_to_flt_conv_exp [\fix_to_flt_conv_exp(c_xdevicefa...]
Compiling architecture synth of entity floating_point_v7_1_14.flt_dec_op [\flt_dec_op(c_xdevicefamily="art...]
Compiling architecture struct of entity floating_point_v7_1_14.fix_to_flt_conv [\fix_to_flt_conv(c_xdevicefamily...]
Compiling module unisims_ver.x_lut1_mux2
Compiling module unisims_ver.LUT1
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=32,length=0)\]
Compiling architecture xilinx of entity floating_point_v7_1_14.floating_point_v7_1_14_viv [\floating_point_v7_1_14_viv(c_xd...]
Compiling architecture xilinx of entity floating_point_v7_1_14.floating_point_v7_1_14 [\floating_point_v7_1_14(c_xdevic...]
Compiling module xil_defaultlib.floating_point_sint32_to_float
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=26,fast_input=true)...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=2,fast_input=true)\]
Compiling architecture xilinx of entity mult_gen_v12_0_18.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(alumodereg=0,carryinreg...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(a_input="CASCADE",bcasc...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.op_resize [\op_resize(ai_width=24,bi_width=...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.dsp [\dsp(c_xdevicefamily="artix7",c_...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.mult_gen_v12_0_18_viv [\mult_gen_v12_0_18_viv(c_verbosi...]
Compiling architecture rtl of entity floating_point_v7_1_14.fix_mult_xx [\fix_mult_xx(c_xdevicefamily="ar...]
Compiling architecture rtl of entity floating_point_v7_1_14.fix_mult [\fix_mult(c_xdevicefamily="artix...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=7)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=8,fast_input=true)\]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=4,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_14.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture rtl of entity floating_point_v7_1_14.special_detect [\special_detect(c_xdevicefamily=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(length=4)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=2,length=4,fast_inp...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(length=4,fast_input=true)...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(length=6,fast_input=true)...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=4,length=4,fast_inp...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=8,length=4)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(length=2,fast_input=true)...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=3,fast_input=true)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=4,length=2,fast_inp...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=14)\]
Compiling architecture rtl of entity floating_point_v7_1_14.flt_mult_exp [\flt_mult_exp(c_xdevicefamily="a...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=8,length=2)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=12,length=2,fast_in...]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=12,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=25,length=0,fast_in...]
Compiling architecture rtl of entity floating_point_v7_1_14.flt_round_bit [\flt_round_bit(c_xdevicefamily="...]
Compiling architecture rtl of entity floating_point_v7_1_14.renorm_and_round_logic [\renorm_and_round_logic(c_xdevic...]
Compiling architecture rtl of entity floating_point_v7_1_14.flt_mult_round [\flt_mult_round(c_xdevicefamily=...]
Compiling architecture synth of entity floating_point_v7_1_14.flt_dec_op_lat [\flt_dec_op_lat(c_xdevicefamily=...]
Compiling architecture rtl of entity floating_point_v7_1_14.flt_mult [\flt_mult(c_xdevicefamily="artix...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture xilinx of entity floating_point_v7_1_14.floating_point_v7_1_14_viv [\floating_point_v7_1_14_viv(c_xd...]
Compiling architecture xilinx of entity floating_point_v7_1_14.floating_point_v7_1_14 [\floating_point_v7_1_14(c_xdevic...]
Compiling module xil_defaultlib.floating_point_multiply
Compiling module xil_defaultlib.vec_scale
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=7,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_14.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=24,length=2,fast_in...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=16)\]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(mask="11111111000000000...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=48,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=24,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=16,length=0)\]
Compiling architecture rtl of entity floating_point_v7_1_14.dsp48e1_wrapper [\dsp48e1_wrapper(c_part="xc7a100...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(length=3)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=13,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=27,length=0)\]
Compiling architecture synth of entity floating_point_v7_1_14.align_add_dsp48e1_sgl [\align_add_dsp48e1_sgl(c_xdevice...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000001111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000000000...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=27)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=5)\]
Compiling architecture rtl of entity floating_point_v7_1_14.lead_zero_encode_shift [\lead_zero_encode_shift(ab_fw=24...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=3)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111110010101001011...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00010001010111110000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11101110101000001111...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=2,adreg=0,areg...]
Compiling architecture rtl of entity floating_point_v7_1_14.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=24,c_wi...]
Compiling architecture rtl of entity floating_point_v7_1_14.norm_and_round_dsp48e1_sgl [\norm_and_round_dsp48e1_sgl(c_mu...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10011001100110011001...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111000000001111...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=9,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=9)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=9,length=5)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=10)\]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_14.compare_gt [\compare_gt(c_xdevicefamily="art...]
Compiling architecture synth of entity floating_point_v7_1_14.compare [\compare(c_xdevicefamily="artix7...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=2,length=8,fast_inp...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(length=9,fast_input=true)...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(length=8,fast_input=true)...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(length=3,fast_input=true)...]
Compiling architecture rtl of entity floating_point_v7_1_14.flt_add_exp_sp [\flt_add_exp_sp(c_xdevicefamily=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=23)\]
Compiling architecture rtl of entity floating_point_v7_1_14.flt_add_dsp [\flt_add_dsp(c_xdevicefamily="ar...]
Compiling architecture rtl of entity floating_point_v7_1_14.flt_add [\flt_add(c_xdevicefamily="artix7...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture xilinx of entity floating_point_v7_1_14.floating_point_v7_1_14_viv [\floating_point_v7_1_14_viv(c_xd...]
Compiling architecture xilinx of entity floating_point_v7_1_14.floating_point_v7_1_14 [\floating_point_v7_1_14(c_xdevic...]
Compiling module xil_defaultlib.floating_point_sub
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_14.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_14.compare_ne_im [\compare_ne_im(c_xdevicefamily="...]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_14.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_14.compare_eq [\compare_eq(c_xdevicefamily="art...]
Compiling architecture rtl of entity floating_point_v7_1_14.fp_cmp [\fp_cmp(c_xdevicefamily="artix7"...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture xilinx of entity floating_point_v7_1_14.floating_point_v7_1_14_viv [\floating_point_v7_1_14_viv(c_xd...]
Compiling architecture xilinx of entity floating_point_v7_1_14.floating_point_v7_1_14 [\floating_point_v7_1_14(c_xdevic...]
Compiling module xil_defaultlib.floating_point_lte
Compiling module xil_defaultlib.float_less_than_equal
Compiling module xil_defaultlib.vec_sub
Compiling architecture rtl of entity floating_point_v7_1_14.flt_add [\flt_add(c_xdevicefamily="artix7...]
Compiling architecture xilinx of entity floating_point_v7_1_14.floating_point_v7_1_14_viv [\floating_point_v7_1_14_viv(c_xd...]
Compiling architecture xilinx of entity floating_point_v7_1_14.floating_point_v7_1_14 [\floating_point_v7_1_14(c_xdevic...]
Compiling module xil_defaultlib.floating_point_add
Compiling architecture xilinx of entity floating_point_v7_1_14.floating_point_v7_1_14_viv [\floating_point_v7_1_14_viv(c_xd...]
Compiling architecture xilinx of entity floating_point_v7_1_14.floating_point_v7_1_14 [\floating_point_v7_1_14(c_xdevic...]
Compiling module xil_defaultlib.floating_point_lt
Compiling module xil_defaultlib.float_less_than
Compiling module xil_defaultlib.get_pixel_color_should_draw_arro...
Compiling module xil_defaultlib.vec_add
Compiling module xil_defaultlib.vec_dot
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(length=25)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=8,length=13)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=28)\]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(alumodereg=0,bcascreg=2...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=10,length=0)\]
Compiling architecture rtl of entity floating_point_v7_1_14.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=10,b_wi...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.op_resize [\op_resize(ai_width=10,bi_width=...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.dsp [\dsp(c_xdevicefamily="artix7",c_...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.mult_gen_v12_0_18_viv [\mult_gen_v12_0_18_viv(c_verbosi...]
Compiling architecture synth of entity floating_point_v7_1_14.flt_recip_approx [\flt_recip_approx(c_xdevicefamil...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=7,length=4)\]
Compiling architecture xilinx of entity mult_gen_v12_0_18.op_resize [\op_resize(ai_width=8,bi_width=8...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.dsp [\dsp(c_xdevicefamily="artix7",c_...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.mult_gen_v12_0_18_viv [\mult_gen_v12_0_18_viv(c_verbosi...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=8,length=3)\]
Compiling architecture synth of entity floating_point_v7_1_14.flt_recip_nr [\flt_recip_nr(c_xdevicefamily="a...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=23,length=12)\]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(alumodereg=0,carryinreg...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.op_resize [\op_resize(ai_width=25,bi_width=...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.dsp [\dsp(c_xdevicefamily="artix7",c_...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=34)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=34,length=0)\]
Compiling architecture synth of entity floating_point_v7_1_14.multadd [\multadd(c_xdevicefamily="artix7...]
Compiling architecture synth of entity floating_point_v7_1_14.flt_recip_reduction_calc [\flt_recip_reduction_calc(c_xdev...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.op_resize [\op_resize(ai_width=8,bi_width=8...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.dsp [\dsp(c_xdevicefamily="artix7",c_...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.mult_gen_v12_0_18_viv [\mult_gen_v12_0_18_viv(c_verbosi...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(adreg=0,alumodereg=0,ca...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=18,length=0)\]
Compiling architecture rtl of entity floating_point_v7_1_14.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=25,b_wi...]
Compiling architecture synth of entity floating_point_v7_1_14.multadd [\multadd(c_xdevicefamily="artix7...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=7,length=3)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=8,length=6)\]
Compiling architecture rtl of entity floating_point_v7_1_14.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=25,b_wi...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=26)\]
Compiling architecture synth of entity floating_point_v7_1_14.multadd [\multadd(c_xdevicefamily="artix7...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=22,length=10,fast_i...]
Compiling architecture synth of entity floating_point_v7_1_14.flt_recip_eval [\flt_recip_eval(c_xdevicefamily=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=23,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=46,fast_input=true)...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(alumodereg=0,a_input="C...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.op_resize [\op_resize(ai_width=29,bi_width=...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.dsp [\dsp(c_xdevicefamily="artix7",c_...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=46)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=11,length=4,fast_in...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=57,length=0)\]
Compiling architecture synth of entity floating_point_v7_1_14.multadd [\multadd(c_xdevicefamily="artix7...]
Compiling architecture synth of entity floating_point_v7_1_14.flt_recip_postprocess [\flt_recip_postprocess(c_xdevice...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=9,length=30)\]
Compiling architecture rtl of entity floating_point_v7_1_14.special_detect [\special_detect(c_xdevicefamily=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=2,length=29,fast_in...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(length=29,fast_input=true...]
Compiling architecture synth of entity floating_point_v7_1_14.flt_recip_specialcase [\flt_recip_specialcase(c_xdevice...]
Compiling architecture synth of entity floating_point_v7_1_14.flt_recip_recomb [\flt_recip_recomb(c_xdevicefamil...]
Compiling architecture synth of entity floating_point_v7_1_14.flt_recip [\flt_recip(c_xdevicefamily="arti...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture xilinx of entity floating_point_v7_1_14.floating_point_v7_1_14_viv [\floating_point_v7_1_14_viv(c_xd...]
Compiling architecture xilinx of entity floating_point_v7_1_14.floating_point_v7_1_14 [\floating_point_v7_1_14(c_xdevic...]
Compiling module xil_defaultlib.floating_point_re_sqrt
Compiling module xil_defaultlib.vec_reciprocal_square_root
Compiling module xil_defaultlib.vec_normalize
Compiling module xil_defaultlib.vec_multiply
Compiling module xil_defaultlib.vec_less_than
Compiling module xil_defaultlib.vec_max
Compiling module xil_defaultlib.get_pixel_color_default
Compiling module xil_defaultlib.get_pixel_color_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot get_pixel_color_tb_behav
execute_script: Time (s): cpu = 00:01:59 ; elapsed = 00:00:49 . Memory (MB): peak = 7890.008 ; gain = 0.000 ; free physical = 5096 ; free virtual = 12327
INFO: [USF-XSim-69] 'elaborate' step finished in '50' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/media/koops/VIVADO/float_ip/float_testing_vivado/float_testing_vivado.sim/float_test/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "get_pixel_color_tb_behav -key {Behavioral:float_test:Functional:get_pixel_color_tb} -tclbatch {get_pixel_color_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source get_pixel_color_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 4000 ns
Starting Sim
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/ex_to_float/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/ey_to_float/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/ez_to_float/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/ray_vec_scale/mult_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/ray_vec_scale/mult_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/ray_vec_scale/mult_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/should_render_arrow_mod/scaled_sub_0_sub/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/should_render_arrow_mod/scaled_sub_1_sub/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/should_render_arrow_mod/scaled_sub_comp_lte/mod/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/should_render_arrow_mod/block_pos_normalized_sub/sub_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/should_render_arrow_mod/block_pos_normalized_sub/sub_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/should_render_arrow_mod/block_pos_normalized_sub/sub_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/should_render_arrow_mod/add_a_ray/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/should_render_arrow_mod/add_a_block/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/should_render_arrow_mod/sub_c_ray/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/should_render_arrow_mod/sub_a_block/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/should_render_arrow_mod/add_ud_0/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/should_render_arrow_mod/add_ud_1/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/should_render_arrow_mod/add_lr_0/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/should_render_arrow_mod/add_lr_1/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/should_render_arrow_mod/lt_region_a/mod/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/should_render_arrow_mod/lt_region_c/mod/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/should_render_arrow_mod/lt_ud_0/mod/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/should_render_arrow_mod/lt_ud_1/mod/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/should_render_arrow_mod/lt_lr_0/mod/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/should_render_arrow_mod/lt_lr_1/mod/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/new_origin_add/add_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/new_origin_add/add_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/new_origin_add/add_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/normal_sub/sub_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/normal_sub/sub_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/normal_sub/sub_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/normalize_normal/mod/dot/mult_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/normalize_normal/mod/dot/mult_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/normalize_normal/mod/dot/mult_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/normalize_normal/mod/dot/add_xy/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/normalize_normal/mod/dot/add_z0/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/normalize_normal/mod/dot/add_xyz/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/normalize_normal/mod/mod/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/normalize_normal/mod2/mult_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/normalize_normal/mod2/mult_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/normalize_normal/mod2/mult_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[0].dist_sub/sub_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[0].dist_sub/sub_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[0].dist_sub/sub_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[0].ray_dir_normalize/mod/dot/mult_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[0].ray_dir_normalize/mod/dot/mult_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[0].ray_dir_normalize/mod/dot/mult_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[0].ray_dir_normalize/mod/dot/add_xy/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[0].ray_dir_normalize/mod/dot/add_z0/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[0].ray_dir_normalize/mod/dot/add_xyz/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[0].ray_dir_normalize/mod/mod/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[0].ray_dir_normalize/mod2/mult_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[0].ray_dir_normalize/mod2/mult_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[0].ray_dir_normalize/mod2/mult_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[0].lambert_dot/mult_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[0].lambert_dot/mult_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[0].lambert_dot/mult_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[0].lambert_dot/add_xy/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[0].lambert_dot/add_z0/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[0].lambert_dot/add_xyz/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[0].light_intense_mat_mult_multiply/multiply_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[0].light_intense_mat_mult_multiply/multiply_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[0].light_intense_mat_mult_multiply/multiply_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[0].lambert_scale_multiply/multiply_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[0].lambert_scale_multiply/multiply_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[0].lambert_scale_multiply/multiply_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[1].dist_sub/sub_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[1].dist_sub/sub_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[1].dist_sub/sub_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[1].ray_dir_normalize/mod/dot/mult_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[1].ray_dir_normalize/mod/dot/mult_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[1].ray_dir_normalize/mod/dot/mult_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[1].ray_dir_normalize/mod/dot/add_xy/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[1].ray_dir_normalize/mod/dot/add_z0/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[1].ray_dir_normalize/mod/dot/add_xyz/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[1].ray_dir_normalize/mod/mod/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[1].ray_dir_normalize/mod2/mult_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[1].ray_dir_normalize/mod2/mult_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[1].ray_dir_normalize/mod2/mult_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[1].lambert_dot/mult_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[1].lambert_dot/mult_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[1].lambert_dot/mult_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[1].lambert_dot/add_xy/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[1].lambert_dot/add_z0/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[1].lambert_dot/add_xyz/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[1].light_intense_mat_mult_multiply/multiply_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[1].light_intense_mat_mult_multiply/multiply_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[1].light_intense_mat_mult_multiply/multiply_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[1].lambert_scale_multiply/multiply_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[1].lambert_scale_multiply/multiply_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[1].lambert_scale_multiply/multiply_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[2].dist_sub/sub_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[2].dist_sub/sub_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[2].dist_sub/sub_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[2].ray_dir_normalize/mod/dot/mult_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[2].ray_dir_normalize/mod/dot/mult_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[2].ray_dir_normalize/mod/dot/mult_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[2].ray_dir_normalize/mod/dot/add_xy/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[2].ray_dir_normalize/mod/dot/add_z0/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[2].ray_dir_normalize/mod/dot/add_xyz/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[2].ray_dir_normalize/mod/mod/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[2].ray_dir_normalize/mod2/mult_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[2].ray_dir_normalize/mod2/mult_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[2].ray_dir_normalize/mod2/mult_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[2].lambert_dot/mult_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[2].lambert_dot/mult_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[2].lambert_dot/mult_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[2].lambert_dot/add_xy/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[2].lambert_dot/add_z0/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[2].lambert_dot/add_xyz/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[2].light_intense_mat_mult_multiply/multiply_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[2].light_intense_mat_mult_multiply/multiply_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[2].light_intense_mat_mult_multiply/multiply_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[2].lambert_scale_multiply/multiply_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[2].lambert_scale_multiply/multiply_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[2].lambert_scale_multiply/multiply_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/r_total_0_add/add_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/r_total_0_add/add_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/r_total_0_add/add_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/r_total_add/add_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/r_total_add/add_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/r_total_add/add_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/min_rgb_max/less_than/mod_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/min_rgb_max/less_than/mod_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/min_rgb_max/less_than/mod_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 115 ns  Iteration: 4  Process: /get_pixel_color_tb/mod/normalize_normal/mod/dot/add_xy/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /media/koops/VIVADO/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 115 ns  Iteration: 4  Process: /get_pixel_color_tb/mod/genblk1[0].ray_dir_normalize/mod/dot/add_xy/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /media/koops/VIVADO/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 115 ns  Iteration: 4  Process: /get_pixel_color_tb/mod/genblk1[1].ray_dir_normalize/mod/dot/add_xy/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /media/koops/VIVADO/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 115 ns  Iteration: 4  Process: /get_pixel_color_tb/mod/genblk1[2].ray_dir_normalize/mod/dot/add_xy/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /media/koops/VIVADO/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
SHOULD_RENDER? 0
SHOULD_RENDER? 0
OUTPUT         342: 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000
OUTPUT         343: 00000000000000000000000000000001 00000000000000000000000000000000 00000000000000000000000000000000
xsim: Time (s): cpu = 00:00:11 ; elapsed = 00:00:08 . Memory (MB): peak = 7890.008 ; gain = 0.000 ; free physical = 4935 ; free virtual = 12184
INFO: [USF-XSim-96] XSim completed. Design snapshot 'get_pixel_color_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 4000 ns
launch_simulation: Time (s): cpu = 00:02:22 ; elapsed = 00:01:03 . Memory (MB): peak = 7890.008 ; gain = 0.000 ; free physical = 4935 ; free virtual = 12184
relaunch_sim
Command: launch_simulation -step compile -simset float_test -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'get_pixel_color_tb'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/media/koops/VIVADO/float_ip/float_testing_vivado/float_testing_vivado.sim/float_test/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'float_test'
INFO: [SIM-utils-72] Using boost library from '/media/koops/VIVADO/Vivado/2022.1/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/media/koops/VIVADO/Vivado/2022.1/data/xsim/xsim.ini' copied to run dir:'/media/koops/VIVADO/float_ip/float_testing_vivado/float_testing_vivado.sim/float_test/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'get_pixel_color_tb' in fileset 'float_test'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'float_test'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/media/koops/VIVADO/float_ip/float_testing_vivado/float_testing_vivado.sim/float_test/behav/xsim'
xvlog --incr --relax -L uvm -prj get_pixel_color_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/media/koops/VIVADO/huah_cubed_3drender/src/float_functions.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vec_reciprocal_square_root
INFO: [VRFC 10-311] analyzing module vec_scale
INFO: [VRFC 10-311] analyzing module vec_add
INFO: [VRFC 10-311] analyzing module vec_divide
INFO: [VRFC 10-311] analyzing module vec_multiply
INFO: [VRFC 10-311] analyzing module vec_sub
INFO: [VRFC 10-311] analyzing module vec_dot
INFO: [VRFC 10-311] analyzing module vec_normalize
INFO: [VRFC 10-311] analyzing module float_less_than
INFO: [VRFC 10-311] analyzing module vec_less_than
INFO: [VRFC 10-311] analyzing module float_less_than_equal
INFO: [VRFC 10-311] analyzing module float_equals
INFO: [VRFC 10-311] analyzing module vec_comp
INFO: [VRFC 10-311] analyzing module vec_max
INFO: [VRFC 10-311] analyzing module vec_min
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/media/koops/VIVADO/huah_cubed_3drender/src/get_pixel_color.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module get_pixel_color
INFO: [VRFC 10-311] analyzing module get_pixel_color_should_draw_arrow
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/media/koops/VIVADO/huah_cubed_3drender/sim/get_pixel_color_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module get_pixel_color_tb
xvhdl --incr --relax -prj get_pixel_color_tb_vhdl.prj
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset float_test -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'get_pixel_color_tb'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/media/koops/VIVADO/float_ip/float_testing_vivado/float_testing_vivado.sim/float_test/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'float_test'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/media/koops/VIVADO/float_ip/float_testing_vivado/float_testing_vivado.sim/float_test/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L xbip_utils_v3_0_10 -L axi_utils_v2_0_6 -L xbip_pipe_v3_0_6 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_dsp48_addsub_v3_0_6 -L xbip_dsp48_multadd_v3_0_6 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_18 -L floating_point_v7_1_14 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot get_pixel_color_tb_behav xil_defaultlib.get_pixel_color_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2022.1
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /media/koops/VIVADO/Vivado/2022.1/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L xbip_utils_v3_0_10 -L axi_utils_v2_0_6 -L xbip_pipe_v3_0_6 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_dsp48_addsub_v3_0_6 -L xbip_dsp48_multadd_v3_0_6 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_18 -L floating_point_v7_1_14 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot get_pixel_color_tb_behav xil_defaultlib.get_pixel_color_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 3 for port 'block_dir' [/media/koops/VIVADO/huah_cubed_3drender/sim/get_pixel_color_tb.sv:51]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'rgb_valid' [/media/koops/VIVADO/huah_cubed_3drender/sim/get_pixel_color_tb.sv:63]
WARNING: [VRFC 10-3091] actual bit length 64 differs from formal bit length 32 for port 's_axis_a_tdata' [/media/koops/VIVADO/huah_cubed_3drender/src/get_pixel_color.sv:49]
WARNING: [VRFC 10-3091] actual bit length 64 differs from formal bit length 32 for port 's_axis_a_tdata' [/media/koops/VIVADO/huah_cubed_3drender/src/get_pixel_color.sv:59]
WARNING: [VRFC 10-3091] actual bit length 64 differs from formal bit length 32 for port 's_axis_a_tdata' [/media/koops/VIVADO/huah_cubed_3drender/src/get_pixel_color.sv:69]
WARNING: [VRFC 10-3091] actual bit length 64 differs from formal bit length 32 for port 'b' [/media/koops/VIVADO/huah_cubed_3drender/src/get_pixel_color.sv:739]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package floating_point_v7_1_14.floating_point_v7_1_14_viv_comp
Compiling package ieee.numeric_std
Compiling package xbip_utils_v3_0_10.xbip_utils_v3_0_10_pkg
Compiling package axi_utils_v2_0_6.axi_utils_v2_0_6_pkg
Compiling package floating_point_v7_1_14.floating_point_v7_1_14_consts
Compiling package ieee.math_real
Compiling package floating_point_v7_1_14.floating_point_v7_1_14_exp_table...
Compiling package mult_gen_v12_0_18.mult_gen_v12_0_18_pkg
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_signed
Compiling package floating_point_v7_1_14.floating_point_v7_1_14_pkg
Compiling package floating_point_v7_1_14.flt_utils
Compiling package floating_point_v7_1_14.vt2mutils
Compiling package floating_point_v7_1_14.vt2mcomps
Compiling package unisim.vcomponents
Compiling package xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv_comp
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package mult_gen_v12_0_18.dsp_pkg
Compiling package floating_point_v7_1_14.flt_recipsqrt_sp_sqrt_r_rom
Compiling architecture muxcy_v of entity unisim.MUXCY [muxcy_default]
Compiling architecture xorcy_v of entity unisim.XORCY [xorcy_default]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=31,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=32)\]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=4)\]
Compiling architecture rtl of entity floating_point_v7_1_14.norm_zero_det [\norm_zero_det(data_width=7,norm...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=4,fast_input=true)\]
Compiling architecture rtl of entity floating_point_v7_1_14.mux4 [\mux4(c_xdevicefamily="artix7",w...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=2,length=2)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(fast_input=true)\]
Compiling architecture rtl of entity floating_point_v7_1_14.mux4 [\mux4(c_xdevicefamily="artix7",w...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=2)\]
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture fde_v of entity unisim.FDE [fde_default]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=8,length=0,fast_inp...]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [delay_default]
Compiling architecture rtl of entity floating_point_v7_1_14.lead_zero_encode [\lead_zero_encode(c_xdevicefamil...]
Compiling architecture rtl of entity floating_point_v7_1_14.shift_msb_first [\shift_msb_first(a_width=32,resu...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=8)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=8,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=11,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=12)\]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=11)\]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=14,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=25,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=3,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=2,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=2,length=0,fast_inp...]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture rtl of entity floating_point_v7_1_14.flt_round_bit [\flt_round_bit(c_xdevicefamily="...]
Compiling architecture rtl of entity floating_point_v7_1_14.renorm_and_round_logic [\renorm_and_round_logic(c_xdevic...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(length=5)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(length=2)\]
Compiling architecture synth of entity floating_point_v7_1_14.fix_to_flt_conv_exp [\fix_to_flt_conv_exp(c_xdevicefa...]
Compiling architecture synth of entity floating_point_v7_1_14.flt_dec_op [\flt_dec_op(c_xdevicefamily="art...]
Compiling architecture struct of entity floating_point_v7_1_14.fix_to_flt_conv [\fix_to_flt_conv(c_xdevicefamily...]
Compiling module unisims_ver.x_lut1_mux2
Compiling module unisims_ver.LUT1
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=32,length=0)\]
Compiling architecture xilinx of entity floating_point_v7_1_14.floating_point_v7_1_14_viv [\floating_point_v7_1_14_viv(c_xd...]
Compiling architecture xilinx of entity floating_point_v7_1_14.floating_point_v7_1_14 [\floating_point_v7_1_14(c_xdevic...]
Compiling module xil_defaultlib.floating_point_sint32_to_float
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=26,fast_input=true)...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=2,fast_input=true)\]
Compiling architecture xilinx of entity mult_gen_v12_0_18.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(alumodereg=0,carryinreg...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(a_input="CASCADE",bcasc...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.op_resize [\op_resize(ai_width=24,bi_width=...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.dsp [\dsp(c_xdevicefamily="artix7",c_...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.mult_gen_v12_0_18_viv [\mult_gen_v12_0_18_viv(c_verbosi...]
Compiling architecture rtl of entity floating_point_v7_1_14.fix_mult_xx [\fix_mult_xx(c_xdevicefamily="ar...]
Compiling architecture rtl of entity floating_point_v7_1_14.fix_mult [\fix_mult(c_xdevicefamily="artix...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=7)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=8,fast_input=true)\]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=4,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_14.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture rtl of entity floating_point_v7_1_14.special_detect [\special_detect(c_xdevicefamily=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(length=4)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=2,length=4,fast_inp...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(length=4,fast_input=true)...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(length=6,fast_input=true)...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=4,length=4,fast_inp...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=8,length=4)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(length=2,fast_input=true)...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=3,fast_input=true)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=4,length=2,fast_inp...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=14)\]
Compiling architecture rtl of entity floating_point_v7_1_14.flt_mult_exp [\flt_mult_exp(c_xdevicefamily="a...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=8,length=2)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=12,length=2,fast_in...]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=12,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=25,length=0,fast_in...]
Compiling architecture rtl of entity floating_point_v7_1_14.flt_round_bit [\flt_round_bit(c_xdevicefamily="...]
Compiling architecture rtl of entity floating_point_v7_1_14.renorm_and_round_logic [\renorm_and_round_logic(c_xdevic...]
Compiling architecture rtl of entity floating_point_v7_1_14.flt_mult_round [\flt_mult_round(c_xdevicefamily=...]
Compiling architecture synth of entity floating_point_v7_1_14.flt_dec_op_lat [\flt_dec_op_lat(c_xdevicefamily=...]
Compiling architecture rtl of entity floating_point_v7_1_14.flt_mult [\flt_mult(c_xdevicefamily="artix...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture xilinx of entity floating_point_v7_1_14.floating_point_v7_1_14_viv [\floating_point_v7_1_14_viv(c_xd...]
Compiling architecture xilinx of entity floating_point_v7_1_14.floating_point_v7_1_14 [\floating_point_v7_1_14(c_xdevic...]
Compiling module xil_defaultlib.floating_point_multiply
Compiling module xil_defaultlib.vec_scale
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=7,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_14.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=24,length=2,fast_in...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=16)\]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(mask="11111111000000000...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=48,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=24,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=16,length=0)\]
Compiling architecture rtl of entity floating_point_v7_1_14.dsp48e1_wrapper [\dsp48e1_wrapper(c_part="xc7a100...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(length=3)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=13,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=27,length=0)\]
Compiling architecture synth of entity floating_point_v7_1_14.align_add_dsp48e1_sgl [\align_add_dsp48e1_sgl(c_xdevice...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000001111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000000000...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=27)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=5)\]
Compiling architecture rtl of entity floating_point_v7_1_14.lead_zero_encode_shift [\lead_zero_encode_shift(ab_fw=24...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=3)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111110010101001011...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00010001010111110000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11101110101000001111...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=2,adreg=0,areg...]
Compiling architecture rtl of entity floating_point_v7_1_14.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=24,c_wi...]
Compiling architecture rtl of entity floating_point_v7_1_14.norm_and_round_dsp48e1_sgl [\norm_and_round_dsp48e1_sgl(c_mu...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10011001100110011001...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111000000001111...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=9,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=9)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=9,length=5)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=10)\]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_14.compare_gt [\compare_gt(c_xdevicefamily="art...]
Compiling architecture synth of entity floating_point_v7_1_14.compare [\compare(c_xdevicefamily="artix7...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=2,length=8,fast_inp...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(length=9,fast_input=true)...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(length=8,fast_input=true)...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(length=3,fast_input=true)...]
Compiling architecture rtl of entity floating_point_v7_1_14.flt_add_exp_sp [\flt_add_exp_sp(c_xdevicefamily=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=23)\]
Compiling architecture rtl of entity floating_point_v7_1_14.flt_add_dsp [\flt_add_dsp(c_xdevicefamily="ar...]
Compiling architecture rtl of entity floating_point_v7_1_14.flt_add [\flt_add(c_xdevicefamily="artix7...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture xilinx of entity floating_point_v7_1_14.floating_point_v7_1_14_viv [\floating_point_v7_1_14_viv(c_xd...]
Compiling architecture xilinx of entity floating_point_v7_1_14.floating_point_v7_1_14 [\floating_point_v7_1_14(c_xdevic...]
Compiling module xil_defaultlib.floating_point_sub
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_14.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_14.compare_ne_im [\compare_ne_im(c_xdevicefamily="...]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_14.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_14.compare_eq [\compare_eq(c_xdevicefamily="art...]
Compiling architecture rtl of entity floating_point_v7_1_14.fp_cmp [\fp_cmp(c_xdevicefamily="artix7"...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture xilinx of entity floating_point_v7_1_14.floating_point_v7_1_14_viv [\floating_point_v7_1_14_viv(c_xd...]
Compiling architecture xilinx of entity floating_point_v7_1_14.floating_point_v7_1_14 [\floating_point_v7_1_14(c_xdevic...]
Compiling module xil_defaultlib.floating_point_lte
Compiling module xil_defaultlib.float_less_than_equal
Compiling module xil_defaultlib.vec_sub
Compiling architecture rtl of entity floating_point_v7_1_14.flt_add [\flt_add(c_xdevicefamily="artix7...]
Compiling architecture xilinx of entity floating_point_v7_1_14.floating_point_v7_1_14_viv [\floating_point_v7_1_14_viv(c_xd...]
Compiling architecture xilinx of entity floating_point_v7_1_14.floating_point_v7_1_14 [\floating_point_v7_1_14(c_xdevic...]
Compiling module xil_defaultlib.floating_point_add
Compiling architecture xilinx of entity floating_point_v7_1_14.floating_point_v7_1_14_viv [\floating_point_v7_1_14_viv(c_xd...]
Compiling architecture xilinx of entity floating_point_v7_1_14.floating_point_v7_1_14 [\floating_point_v7_1_14(c_xdevic...]
Compiling module xil_defaultlib.floating_point_lt
Compiling module xil_defaultlib.float_less_than
Compiling module xil_defaultlib.get_pixel_color_should_draw_arro...
Compiling module xil_defaultlib.vec_add
Compiling module xil_defaultlib.vec_dot
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(length=25)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=8,length=13)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=28)\]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(alumodereg=0,bcascreg=2...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=10,length=0)\]
Compiling architecture rtl of entity floating_point_v7_1_14.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=10,b_wi...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.op_resize [\op_resize(ai_width=10,bi_width=...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.dsp [\dsp(c_xdevicefamily="artix7",c_...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.mult_gen_v12_0_18_viv [\mult_gen_v12_0_18_viv(c_verbosi...]
Compiling architecture synth of entity floating_point_v7_1_14.flt_recip_approx [\flt_recip_approx(c_xdevicefamil...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=7,length=4)\]
Compiling architecture xilinx of entity mult_gen_v12_0_18.op_resize [\op_resize(ai_width=8,bi_width=8...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.dsp [\dsp(c_xdevicefamily="artix7",c_...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.mult_gen_v12_0_18_viv [\mult_gen_v12_0_18_viv(c_verbosi...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=8,length=3)\]
Compiling architecture synth of entity floating_point_v7_1_14.flt_recip_nr [\flt_recip_nr(c_xdevicefamily="a...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=23,length=12)\]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(alumodereg=0,carryinreg...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.op_resize [\op_resize(ai_width=25,bi_width=...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.dsp [\dsp(c_xdevicefamily="artix7",c_...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=34)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=34,length=0)\]
Compiling architecture synth of entity floating_point_v7_1_14.multadd [\multadd(c_xdevicefamily="artix7...]
Compiling architecture synth of entity floating_point_v7_1_14.flt_recip_reduction_calc [\flt_recip_reduction_calc(c_xdev...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.op_resize [\op_resize(ai_width=8,bi_width=8...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.dsp [\dsp(c_xdevicefamily="artix7",c_...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.mult_gen_v12_0_18_viv [\mult_gen_v12_0_18_viv(c_verbosi...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(adreg=0,alumodereg=0,ca...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=18,length=0)\]
Compiling architecture rtl of entity floating_point_v7_1_14.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=25,b_wi...]
Compiling architecture synth of entity floating_point_v7_1_14.multadd [\multadd(c_xdevicefamily="artix7...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=7,length=3)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=8,length=6)\]
Compiling architecture rtl of entity floating_point_v7_1_14.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=25,b_wi...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=26)\]
Compiling architecture synth of entity floating_point_v7_1_14.multadd [\multadd(c_xdevicefamily="artix7...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=22,length=10,fast_i...]
Compiling architecture synth of entity floating_point_v7_1_14.flt_recip_eval [\flt_recip_eval(c_xdevicefamily=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=23,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=46,fast_input=true)...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(alumodereg=0,a_input="C...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.op_resize [\op_resize(ai_width=29,bi_width=...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.dsp [\dsp(c_xdevicefamily="artix7",c_...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=46)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=11,length=4,fast_in...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=57,length=0)\]
Compiling architecture synth of entity floating_point_v7_1_14.multadd [\multadd(c_xdevicefamily="artix7...]
Compiling architecture synth of entity floating_point_v7_1_14.flt_recip_postprocess [\flt_recip_postprocess(c_xdevice...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=9,length=30)\]
Compiling architecture rtl of entity floating_point_v7_1_14.special_detect [\special_detect(c_xdevicefamily=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=2,length=29,fast_in...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(length=29,fast_input=true...]
Compiling architecture synth of entity floating_point_v7_1_14.flt_recip_specialcase [\flt_recip_specialcase(c_xdevice...]
Compiling architecture synth of entity floating_point_v7_1_14.flt_recip_recomb [\flt_recip_recomb(c_xdevicefamil...]
Compiling architecture synth of entity floating_point_v7_1_14.flt_recip [\flt_recip(c_xdevicefamily="arti...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture xilinx of entity floating_point_v7_1_14.floating_point_v7_1_14_viv [\floating_point_v7_1_14_viv(c_xd...]
Compiling architecture xilinx of entity floating_point_v7_1_14.floating_point_v7_1_14 [\floating_point_v7_1_14(c_xdevic...]
Compiling module xil_defaultlib.floating_point_re_sqrt
Compiling module xil_defaultlib.vec_reciprocal_square_root
Compiling module xil_defaultlib.vec_normalize
Compiling module xil_defaultlib.vec_multiply
Compiling module xil_defaultlib.vec_less_than
Compiling module xil_defaultlib.vec_max
Compiling module xil_defaultlib.get_pixel_color_default
Compiling module xil_defaultlib.get_pixel_color_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot get_pixel_color_tb_behav
execute_script: Time (s): cpu = 00:02:01 ; elapsed = 00:00:46 . Memory (MB): peak = 7913.418 ; gain = 0.000 ; free physical = 4036 ; free virtual = 11540
INFO: [USF-XSim-69] 'elaborate' step finished in '46' seconds
launch_simulation: Time (s): cpu = 00:02:01 ; elapsed = 00:00:47 . Memory (MB): peak = 7913.418 ; gain = 0.000 ; free physical = 4036 ; free virtual = 11541
Time resolution is 1 ps
Starting Sim
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/ex_to_float/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/ey_to_float/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/ez_to_float/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/ray_vec_scale/mult_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/ray_vec_scale/mult_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/ray_vec_scale/mult_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/should_render_arrow_mod/scaled_sub_0_sub/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/should_render_arrow_mod/scaled_sub_1_sub/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/should_render_arrow_mod/scaled_sub_comp_lte/mod/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/should_render_arrow_mod/block_pos_normalized_sub/sub_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/should_render_arrow_mod/block_pos_normalized_sub/sub_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/should_render_arrow_mod/block_pos_normalized_sub/sub_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/should_render_arrow_mod/add_a_ray/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/should_render_arrow_mod/add_a_block/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/should_render_arrow_mod/sub_c_ray/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/should_render_arrow_mod/sub_a_block/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/should_render_arrow_mod/add_ud_0/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/should_render_arrow_mod/add_ud_1/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/should_render_arrow_mod/add_lr_0/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/should_render_arrow_mod/add_lr_1/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/should_render_arrow_mod/lt_region_a/mod/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/should_render_arrow_mod/lt_region_c/mod/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/should_render_arrow_mod/lt_ud_0/mod/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/should_render_arrow_mod/lt_ud_1/mod/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/should_render_arrow_mod/lt_lr_0/mod/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/should_render_arrow_mod/lt_lr_1/mod/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/new_origin_add/add_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/new_origin_add/add_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/new_origin_add/add_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/normal_sub/sub_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/normal_sub/sub_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/normal_sub/sub_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/normalize_normal/mod/dot/mult_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/normalize_normal/mod/dot/mult_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/normalize_normal/mod/dot/mult_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/normalize_normal/mod/dot/add_xy/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/normalize_normal/mod/dot/add_z0/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/normalize_normal/mod/dot/add_xyz/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/normalize_normal/mod/mod/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/normalize_normal/mod2/mult_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/normalize_normal/mod2/mult_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/normalize_normal/mod2/mult_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[0].dist_sub/sub_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[0].dist_sub/sub_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[0].dist_sub/sub_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[0].ray_dir_normalize/mod/dot/mult_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[0].ray_dir_normalize/mod/dot/mult_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[0].ray_dir_normalize/mod/dot/mult_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[0].ray_dir_normalize/mod/dot/add_xy/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[0].ray_dir_normalize/mod/dot/add_z0/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[0].ray_dir_normalize/mod/dot/add_xyz/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[0].ray_dir_normalize/mod/mod/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[0].ray_dir_normalize/mod2/mult_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[0].ray_dir_normalize/mod2/mult_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[0].ray_dir_normalize/mod2/mult_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[0].lambert_dot/mult_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[0].lambert_dot/mult_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[0].lambert_dot/mult_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[0].lambert_dot/add_xy/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[0].lambert_dot/add_z0/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[0].lambert_dot/add_xyz/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[0].light_intense_mat_mult_multiply/multiply_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[0].light_intense_mat_mult_multiply/multiply_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[0].light_intense_mat_mult_multiply/multiply_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[0].lambert_scale_multiply/multiply_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[0].lambert_scale_multiply/multiply_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[0].lambert_scale_multiply/multiply_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[1].dist_sub/sub_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[1].dist_sub/sub_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[1].dist_sub/sub_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[1].ray_dir_normalize/mod/dot/mult_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[1].ray_dir_normalize/mod/dot/mult_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[1].ray_dir_normalize/mod/dot/mult_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[1].ray_dir_normalize/mod/dot/add_xy/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[1].ray_dir_normalize/mod/dot/add_z0/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[1].ray_dir_normalize/mod/dot/add_xyz/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[1].ray_dir_normalize/mod/mod/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[1].ray_dir_normalize/mod2/mult_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[1].ray_dir_normalize/mod2/mult_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[1].ray_dir_normalize/mod2/mult_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[1].lambert_dot/mult_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[1].lambert_dot/mult_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[1].lambert_dot/mult_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[1].lambert_dot/add_xy/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[1].lambert_dot/add_z0/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[1].lambert_dot/add_xyz/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[1].light_intense_mat_mult_multiply/multiply_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[1].light_intense_mat_mult_multiply/multiply_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[1].light_intense_mat_mult_multiply/multiply_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[1].lambert_scale_multiply/multiply_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[1].lambert_scale_multiply/multiply_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[1].lambert_scale_multiply/multiply_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[2].dist_sub/sub_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[2].dist_sub/sub_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[2].dist_sub/sub_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[2].ray_dir_normalize/mod/dot/mult_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[2].ray_dir_normalize/mod/dot/mult_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[2].ray_dir_normalize/mod/dot/mult_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[2].ray_dir_normalize/mod/dot/add_xy/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[2].ray_dir_normalize/mod/dot/add_z0/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[2].ray_dir_normalize/mod/dot/add_xyz/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[2].ray_dir_normalize/mod/mod/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[2].ray_dir_normalize/mod2/mult_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[2].ray_dir_normalize/mod2/mult_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[2].ray_dir_normalize/mod2/mult_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[2].lambert_dot/mult_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[2].lambert_dot/mult_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[2].lambert_dot/mult_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[2].lambert_dot/add_xy/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[2].lambert_dot/add_z0/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[2].lambert_dot/add_xyz/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[2].light_intense_mat_mult_multiply/multiply_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[2].light_intense_mat_mult_multiply/multiply_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[2].light_intense_mat_mult_multiply/multiply_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[2].lambert_scale_multiply/multiply_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[2].lambert_scale_multiply/multiply_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[2].lambert_scale_multiply/multiply_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/r_total_0_add/add_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/r_total_0_add/add_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/r_total_0_add/add_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/r_total_add/add_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/r_total_add/add_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/r_total_add/add_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/min_rgb_max/less_than/mod_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/min_rgb_max/less_than/mod_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/min_rgb_max/less_than/mod_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 115 ns  Iteration: 4  Process: /get_pixel_color_tb/mod/normalize_normal/mod/dot/add_xy/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /media/koops/VIVADO/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 115 ns  Iteration: 4  Process: /get_pixel_color_tb/mod/genblk1[0].ray_dir_normalize/mod/dot/add_xy/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /media/koops/VIVADO/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 115 ns  Iteration: 4  Process: /get_pixel_color_tb/mod/genblk1[1].ray_dir_normalize/mod/dot/add_xy/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /media/koops/VIVADO/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 115 ns  Iteration: 4  Process: /get_pixel_color_tb/mod/genblk1[2].ray_dir_normalize/mod/dot/add_xy/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /media/koops/VIVADO/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
SHOULD_RENDER? 0
SHOULD_RENDER? 0
OUTPUT         342: 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000
OUTPUT         343: 00000000000000000000000000000001 00000000000000000000000000000000 00000000000000000000000000000000
relaunch_sim: Time (s): cpu = 00:02:13 ; elapsed = 00:00:55 . Memory (MB): peak = 7913.418 ; gain = 23.410 ; free physical = 3924 ; free virtual = 11430
relaunch_sim
Command: launch_simulation -step compile -simset float_test -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'get_pixel_color_tb'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/media/koops/VIVADO/float_ip/float_testing_vivado/float_testing_vivado.sim/float_test/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'float_test'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/media/koops/VIVADO/float_ip/float_testing_vivado/float_testing_vivado.sim/float_test/behav/xsim'
xvlog --incr --relax -L uvm -prj get_pixel_color_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/media/koops/VIVADO/huah_cubed_3drender/src/float_functions.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vec_reciprocal_square_root
INFO: [VRFC 10-311] analyzing module vec_scale
INFO: [VRFC 10-311] analyzing module vec_add
INFO: [VRFC 10-311] analyzing module vec_divide
INFO: [VRFC 10-311] analyzing module vec_multiply
INFO: [VRFC 10-311] analyzing module vec_sub
INFO: [VRFC 10-311] analyzing module vec_dot
INFO: [VRFC 10-311] analyzing module vec_normalize
INFO: [VRFC 10-311] analyzing module float_less_than
INFO: [VRFC 10-311] analyzing module vec_less_than
INFO: [VRFC 10-311] analyzing module float_less_than_equal
INFO: [VRFC 10-311] analyzing module float_equals
INFO: [VRFC 10-311] analyzing module vec_comp
INFO: [VRFC 10-311] analyzing module vec_max
INFO: [VRFC 10-311] analyzing module vec_min
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/media/koops/VIVADO/huah_cubed_3drender/src/get_pixel_color.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module get_pixel_color
INFO: [VRFC 10-311] analyzing module get_pixel_color_should_draw_arrow
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/media/koops/VIVADO/huah_cubed_3drender/sim/get_pixel_color_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module get_pixel_color_tb
xvhdl --incr --relax -prj get_pixel_color_tb_vhdl.prj
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
Command: launch_simulation -step elaborate -simset float_test -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'get_pixel_color_tb'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/media/koops/VIVADO/float_ip/float_testing_vivado/float_testing_vivado.sim/float_test/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'float_test'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/media/koops/VIVADO/float_ip/float_testing_vivado/float_testing_vivado.sim/float_test/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L xbip_utils_v3_0_10 -L axi_utils_v2_0_6 -L xbip_pipe_v3_0_6 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_dsp48_addsub_v3_0_6 -L xbip_dsp48_multadd_v3_0_6 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_18 -L floating_point_v7_1_14 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot get_pixel_color_tb_behav xil_defaultlib.get_pixel_color_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2022.1
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /media/koops/VIVADO/Vivado/2022.1/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L xbip_utils_v3_0_10 -L axi_utils_v2_0_6 -L xbip_pipe_v3_0_6 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_dsp48_addsub_v3_0_6 -L xbip_dsp48_multadd_v3_0_6 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_18 -L floating_point_v7_1_14 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot get_pixel_color_tb_behav xil_defaultlib.get_pixel_color_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 3 for port 'block_dir' [/media/koops/VIVADO/huah_cubed_3drender/sim/get_pixel_color_tb.sv:51]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'rgb_valid' [/media/koops/VIVADO/huah_cubed_3drender/sim/get_pixel_color_tb.sv:63]
WARNING: [VRFC 10-3091] actual bit length 64 differs from formal bit length 32 for port 's_axis_a_tdata' [/media/koops/VIVADO/huah_cubed_3drender/src/get_pixel_color.sv:49]
WARNING: [VRFC 10-3091] actual bit length 64 differs from formal bit length 32 for port 's_axis_a_tdata' [/media/koops/VIVADO/huah_cubed_3drender/src/get_pixel_color.sv:59]
WARNING: [VRFC 10-3091] actual bit length 64 differs from formal bit length 32 for port 's_axis_a_tdata' [/media/koops/VIVADO/huah_cubed_3drender/src/get_pixel_color.sv:69]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package floating_point_v7_1_14.floating_point_v7_1_14_viv_comp
Compiling package ieee.numeric_std
Compiling package xbip_utils_v3_0_10.xbip_utils_v3_0_10_pkg
Compiling package axi_utils_v2_0_6.axi_utils_v2_0_6_pkg
Compiling package floating_point_v7_1_14.floating_point_v7_1_14_consts
Compiling package ieee.math_real
Compiling package floating_point_v7_1_14.floating_point_v7_1_14_exp_table...
Compiling package mult_gen_v12_0_18.mult_gen_v12_0_18_pkg
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_signed
Compiling package floating_point_v7_1_14.floating_point_v7_1_14_pkg
Compiling package floating_point_v7_1_14.flt_utils
Compiling package floating_point_v7_1_14.vt2mutils
Compiling package floating_point_v7_1_14.vt2mcomps
Compiling package unisim.vcomponents
Compiling package xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv_comp
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package mult_gen_v12_0_18.dsp_pkg
Compiling package floating_point_v7_1_14.flt_recipsqrt_sp_sqrt_r_rom
Compiling architecture muxcy_v of entity unisim.MUXCY [muxcy_default]
Compiling architecture xorcy_v of entity unisim.XORCY [xorcy_default]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=31,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=32)\]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=4)\]
Compiling architecture rtl of entity floating_point_v7_1_14.norm_zero_det [\norm_zero_det(data_width=7,norm...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=4,fast_input=true)\]
Compiling architecture rtl of entity floating_point_v7_1_14.mux4 [\mux4(c_xdevicefamily="artix7",w...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=2,length=2)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(fast_input=true)\]
Compiling architecture rtl of entity floating_point_v7_1_14.mux4 [\mux4(c_xdevicefamily="artix7",w...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=2)\]
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture fde_v of entity unisim.FDE [fde_default]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=8,length=0,fast_inp...]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [delay_default]
Compiling architecture rtl of entity floating_point_v7_1_14.lead_zero_encode [\lead_zero_encode(c_xdevicefamil...]
Compiling architecture rtl of entity floating_point_v7_1_14.shift_msb_first [\shift_msb_first(a_width=32,resu...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=8)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=8,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=11,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=12)\]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=11)\]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=14,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=25,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=3,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=2,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=2,length=0,fast_inp...]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture rtl of entity floating_point_v7_1_14.flt_round_bit [\flt_round_bit(c_xdevicefamily="...]
Compiling architecture rtl of entity floating_point_v7_1_14.renorm_and_round_logic [\renorm_and_round_logic(c_xdevic...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(length=5)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(length=2)\]
Compiling architecture synth of entity floating_point_v7_1_14.fix_to_flt_conv_exp [\fix_to_flt_conv_exp(c_xdevicefa...]
Compiling architecture synth of entity floating_point_v7_1_14.flt_dec_op [\flt_dec_op(c_xdevicefamily="art...]
Compiling architecture struct of entity floating_point_v7_1_14.fix_to_flt_conv [\fix_to_flt_conv(c_xdevicefamily...]
Compiling module unisims_ver.x_lut1_mux2
Compiling module unisims_ver.LUT1
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=32,length=0)\]
Compiling architecture xilinx of entity floating_point_v7_1_14.floating_point_v7_1_14_viv [\floating_point_v7_1_14_viv(c_xd...]
Compiling architecture xilinx of entity floating_point_v7_1_14.floating_point_v7_1_14 [\floating_point_v7_1_14(c_xdevic...]
Compiling module xil_defaultlib.floating_point_sint32_to_float
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=26,fast_input=true)...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=2,fast_input=true)\]
Compiling architecture xilinx of entity mult_gen_v12_0_18.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(alumodereg=0,carryinreg...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(a_input="CASCADE",bcasc...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.op_resize [\op_resize(ai_width=24,bi_width=...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.dsp [\dsp(c_xdevicefamily="artix7",c_...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.mult_gen_v12_0_18_viv [\mult_gen_v12_0_18_viv(c_verbosi...]
Compiling architecture rtl of entity floating_point_v7_1_14.fix_mult_xx [\fix_mult_xx(c_xdevicefamily="ar...]
Compiling architecture rtl of entity floating_point_v7_1_14.fix_mult [\fix_mult(c_xdevicefamily="artix...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=7)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=8,fast_input=true)\]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=4,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_14.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture rtl of entity floating_point_v7_1_14.special_detect [\special_detect(c_xdevicefamily=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(length=4)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=2,length=4,fast_inp...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(length=4,fast_input=true)...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(length=6,fast_input=true)...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=4,length=4,fast_inp...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=8,length=4)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(length=2,fast_input=true)...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=3,fast_input=true)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=4,length=2,fast_inp...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=14)\]
Compiling architecture rtl of entity floating_point_v7_1_14.flt_mult_exp [\flt_mult_exp(c_xdevicefamily="a...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=8,length=2)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=12,length=2,fast_in...]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=12,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=25,length=0,fast_in...]
Compiling architecture rtl of entity floating_point_v7_1_14.flt_round_bit [\flt_round_bit(c_xdevicefamily="...]
Compiling architecture rtl of entity floating_point_v7_1_14.renorm_and_round_logic [\renorm_and_round_logic(c_xdevic...]
Compiling architecture rtl of entity floating_point_v7_1_14.flt_mult_round [\flt_mult_round(c_xdevicefamily=...]
Compiling architecture synth of entity floating_point_v7_1_14.flt_dec_op_lat [\flt_dec_op_lat(c_xdevicefamily=...]
Compiling architecture rtl of entity floating_point_v7_1_14.flt_mult [\flt_mult(c_xdevicefamily="artix...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture xilinx of entity floating_point_v7_1_14.floating_point_v7_1_14_viv [\floating_point_v7_1_14_viv(c_xd...]
Compiling architecture xilinx of entity floating_point_v7_1_14.floating_point_v7_1_14 [\floating_point_v7_1_14(c_xdevic...]
Compiling module xil_defaultlib.floating_point_multiply
Compiling module xil_defaultlib.vec_scale
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=7,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_14.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=24,length=2,fast_in...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=16)\]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(mask="11111111000000000...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=48,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=24,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=16,length=0)\]
Compiling architecture rtl of entity floating_point_v7_1_14.dsp48e1_wrapper [\dsp48e1_wrapper(c_part="xc7a100...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(length=3)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=13,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=27,length=0)\]
Compiling architecture synth of entity floating_point_v7_1_14.align_add_dsp48e1_sgl [\align_add_dsp48e1_sgl(c_xdevice...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000001111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000000000...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=27)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=5)\]
Compiling architecture rtl of entity floating_point_v7_1_14.lead_zero_encode_shift [\lead_zero_encode_shift(ab_fw=24...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=3)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111110010101001011...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00010001010111110000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11101110101000001111...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=2,adreg=0,areg...]
Compiling architecture rtl of entity floating_point_v7_1_14.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=24,c_wi...]
Compiling architecture rtl of entity floating_point_v7_1_14.norm_and_round_dsp48e1_sgl [\norm_and_round_dsp48e1_sgl(c_mu...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10011001100110011001...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111000000001111...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=9,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=9)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=9,length=5)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=10)\]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_14.compare_gt [\compare_gt(c_xdevicefamily="art...]
Compiling architecture synth of entity floating_point_v7_1_14.compare [\compare(c_xdevicefamily="artix7...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=2,length=8,fast_inp...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(length=9,fast_input=true)...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(length=8,fast_input=true)...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(length=3,fast_input=true)...]
Compiling architecture rtl of entity floating_point_v7_1_14.flt_add_exp_sp [\flt_add_exp_sp(c_xdevicefamily=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=23)\]
Compiling architecture rtl of entity floating_point_v7_1_14.flt_add_dsp [\flt_add_dsp(c_xdevicefamily="ar...]
Compiling architecture rtl of entity floating_point_v7_1_14.flt_add [\flt_add(c_xdevicefamily="artix7...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture xilinx of entity floating_point_v7_1_14.floating_point_v7_1_14_viv [\floating_point_v7_1_14_viv(c_xd...]
Compiling architecture xilinx of entity floating_point_v7_1_14.floating_point_v7_1_14 [\floating_point_v7_1_14(c_xdevic...]
Compiling module xil_defaultlib.floating_point_sub
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_14.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_14.compare_ne_im [\compare_ne_im(c_xdevicefamily="...]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_14.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_14.compare_eq [\compare_eq(c_xdevicefamily="art...]
Compiling architecture rtl of entity floating_point_v7_1_14.fp_cmp [\fp_cmp(c_xdevicefamily="artix7"...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture xilinx of entity floating_point_v7_1_14.floating_point_v7_1_14_viv [\floating_point_v7_1_14_viv(c_xd...]
Compiling architecture xilinx of entity floating_point_v7_1_14.floating_point_v7_1_14 [\floating_point_v7_1_14(c_xdevic...]
Compiling module xil_defaultlib.floating_point_lte
Compiling module xil_defaultlib.float_less_than_equal
Compiling module xil_defaultlib.vec_sub
Compiling architecture rtl of entity floating_point_v7_1_14.flt_add [\flt_add(c_xdevicefamily="artix7...]
Compiling architecture xilinx of entity floating_point_v7_1_14.floating_point_v7_1_14_viv [\floating_point_v7_1_14_viv(c_xd...]
Compiling architecture xilinx of entity floating_point_v7_1_14.floating_point_v7_1_14 [\floating_point_v7_1_14(c_xdevic...]
Compiling module xil_defaultlib.floating_point_add
Compiling architecture xilinx of entity floating_point_v7_1_14.floating_point_v7_1_14_viv [\floating_point_v7_1_14_viv(c_xd...]
Compiling architecture xilinx of entity floating_point_v7_1_14.floating_point_v7_1_14 [\floating_point_v7_1_14(c_xdevic...]
Compiling module xil_defaultlib.floating_point_lt
Compiling module xil_defaultlib.float_less_than
Compiling module xil_defaultlib.get_pixel_color_should_draw_arro...
Compiling module xil_defaultlib.vec_add
Compiling module xil_defaultlib.vec_dot
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(length=25)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=8,length=13)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=28)\]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(alumodereg=0,bcascreg=2...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=10,length=0)\]
Compiling architecture rtl of entity floating_point_v7_1_14.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=10,b_wi...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.op_resize [\op_resize(ai_width=10,bi_width=...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.dsp [\dsp(c_xdevicefamily="artix7",c_...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.mult_gen_v12_0_18_viv [\mult_gen_v12_0_18_viv(c_verbosi...]
Compiling architecture synth of entity floating_point_v7_1_14.flt_recip_approx [\flt_recip_approx(c_xdevicefamil...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=7,length=4)\]
Compiling architecture xilinx of entity mult_gen_v12_0_18.op_resize [\op_resize(ai_width=8,bi_width=8...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.dsp [\dsp(c_xdevicefamily="artix7",c_...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.mult_gen_v12_0_18_viv [\mult_gen_v12_0_18_viv(c_verbosi...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=8,length=3)\]
Compiling architecture synth of entity floating_point_v7_1_14.flt_recip_nr [\flt_recip_nr(c_xdevicefamily="a...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=23,length=12)\]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(alumodereg=0,carryinreg...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.op_resize [\op_resize(ai_width=25,bi_width=...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.dsp [\dsp(c_xdevicefamily="artix7",c_...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=34)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=34,length=0)\]
Compiling architecture synth of entity floating_point_v7_1_14.multadd [\multadd(c_xdevicefamily="artix7...]
Compiling architecture synth of entity floating_point_v7_1_14.flt_recip_reduction_calc [\flt_recip_reduction_calc(c_xdev...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.op_resize [\op_resize(ai_width=8,bi_width=8...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.dsp [\dsp(c_xdevicefamily="artix7",c_...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.mult_gen_v12_0_18_viv [\mult_gen_v12_0_18_viv(c_verbosi...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(adreg=0,alumodereg=0,ca...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=18,length=0)\]
Compiling architecture rtl of entity floating_point_v7_1_14.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=25,b_wi...]
Compiling architecture synth of entity floating_point_v7_1_14.multadd [\multadd(c_xdevicefamily="artix7...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=7,length=3)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=8,length=6)\]
Compiling architecture rtl of entity floating_point_v7_1_14.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=25,b_wi...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=26)\]
Compiling architecture synth of entity floating_point_v7_1_14.multadd [\multadd(c_xdevicefamily="artix7...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=22,length=10,fast_i...]
Compiling architecture synth of entity floating_point_v7_1_14.flt_recip_eval [\flt_recip_eval(c_xdevicefamily=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=23,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=46,fast_input=true)...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(alumodereg=0,a_input="C...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.op_resize [\op_resize(ai_width=29,bi_width=...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.dsp [\dsp(c_xdevicefamily="artix7",c_...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=46)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=11,length=4,fast_in...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=57,length=0)\]
Compiling architecture synth of entity floating_point_v7_1_14.multadd [\multadd(c_xdevicefamily="artix7...]
Compiling architecture synth of entity floating_point_v7_1_14.flt_recip_postprocess [\flt_recip_postprocess(c_xdevice...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=9,length=30)\]
Compiling architecture rtl of entity floating_point_v7_1_14.special_detect [\special_detect(c_xdevicefamily=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=2,length=29,fast_in...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(length=29,fast_input=true...]
Compiling architecture synth of entity floating_point_v7_1_14.flt_recip_specialcase [\flt_recip_specialcase(c_xdevice...]
Compiling architecture synth of entity floating_point_v7_1_14.flt_recip_recomb [\flt_recip_recomb(c_xdevicefamil...]
Compiling architecture synth of entity floating_point_v7_1_14.flt_recip [\flt_recip(c_xdevicefamily="arti...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture xilinx of entity floating_point_v7_1_14.floating_point_v7_1_14_viv [\floating_point_v7_1_14_viv(c_xd...]
Compiling architecture xilinx of entity floating_point_v7_1_14.floating_point_v7_1_14 [\floating_point_v7_1_14(c_xdevic...]
Compiling module xil_defaultlib.floating_point_re_sqrt
Compiling module xil_defaultlib.vec_reciprocal_square_root
Compiling module xil_defaultlib.vec_normalize
Compiling module xil_defaultlib.vec_multiply
Compiling module xil_defaultlib.vec_less_than
Compiling module xil_defaultlib.vec_max
Compiling module xil_defaultlib.get_pixel_color_default
Compiling module xil_defaultlib.get_pixel_color_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot get_pixel_color_tb_behav
execute_script: Time (s): cpu = 00:01:57 ; elapsed = 00:00:51 . Memory (MB): peak = 7923.422 ; gain = 0.000 ; free physical = 3908 ; free virtual = 11418
INFO: [USF-XSim-69] 'elaborate' step finished in '51' seconds
launch_simulation: Time (s): cpu = 00:01:57 ; elapsed = 00:00:51 . Memory (MB): peak = 7923.422 ; gain = 0.000 ; free physical = 3908 ; free virtual = 11418
Time resolution is 1 ps
Starting Sim
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/ex_to_float/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/ey_to_float/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/ez_to_float/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/ray_vec_scale/mult_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/ray_vec_scale/mult_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/ray_vec_scale/mult_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/should_render_arrow_mod/scaled_sub_0_sub/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/should_render_arrow_mod/scaled_sub_1_sub/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/should_render_arrow_mod/scaled_sub_comp_lte/mod/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/should_render_arrow_mod/block_pos_normalized_sub/sub_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/should_render_arrow_mod/block_pos_normalized_sub/sub_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/should_render_arrow_mod/block_pos_normalized_sub/sub_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/should_render_arrow_mod/add_a_ray/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/should_render_arrow_mod/add_a_block/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/should_render_arrow_mod/sub_c_ray/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/should_render_arrow_mod/sub_a_block/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/should_render_arrow_mod/add_ud_0/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/should_render_arrow_mod/add_ud_1/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/should_render_arrow_mod/add_lr_0/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/should_render_arrow_mod/add_lr_1/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/should_render_arrow_mod/lt_region_a/mod/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/should_render_arrow_mod/lt_region_c/mod/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/should_render_arrow_mod/lt_ud_0/mod/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/should_render_arrow_mod/lt_ud_1/mod/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/should_render_arrow_mod/lt_lr_0/mod/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/should_render_arrow_mod/lt_lr_1/mod/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/new_origin_add/add_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/new_origin_add/add_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/new_origin_add/add_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/normal_sub/sub_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/normal_sub/sub_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/normal_sub/sub_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/normalize_normal/mod/dot/mult_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/normalize_normal/mod/dot/mult_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/normalize_normal/mod/dot/mult_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/normalize_normal/mod/dot/add_xy/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/normalize_normal/mod/dot/add_z0/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/normalize_normal/mod/dot/add_xyz/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/normalize_normal/mod/mod/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/normalize_normal/mod2/mult_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/normalize_normal/mod2/mult_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/normalize_normal/mod2/mult_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[0].dist_sub/sub_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[0].dist_sub/sub_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[0].dist_sub/sub_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[0].ray_dir_normalize/mod/dot/mult_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[0].ray_dir_normalize/mod/dot/mult_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[0].ray_dir_normalize/mod/dot/mult_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[0].ray_dir_normalize/mod/dot/add_xy/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[0].ray_dir_normalize/mod/dot/add_z0/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[0].ray_dir_normalize/mod/dot/add_xyz/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[0].ray_dir_normalize/mod/mod/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[0].ray_dir_normalize/mod2/mult_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[0].ray_dir_normalize/mod2/mult_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[0].ray_dir_normalize/mod2/mult_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[0].lambert_dot/mult_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[0].lambert_dot/mult_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[0].lambert_dot/mult_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[0].lambert_dot/add_xy/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[0].lambert_dot/add_z0/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[0].lambert_dot/add_xyz/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[0].light_intense_mat_mult_multiply/multiply_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[0].light_intense_mat_mult_multiply/multiply_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[0].light_intense_mat_mult_multiply/multiply_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[0].lambert_scale_multiply/multiply_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[0].lambert_scale_multiply/multiply_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[0].lambert_scale_multiply/multiply_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[1].dist_sub/sub_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[1].dist_sub/sub_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[1].dist_sub/sub_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[1].ray_dir_normalize/mod/dot/mult_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[1].ray_dir_normalize/mod/dot/mult_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[1].ray_dir_normalize/mod/dot/mult_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[1].ray_dir_normalize/mod/dot/add_xy/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[1].ray_dir_normalize/mod/dot/add_z0/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[1].ray_dir_normalize/mod/dot/add_xyz/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[1].ray_dir_normalize/mod/mod/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[1].ray_dir_normalize/mod2/mult_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[1].ray_dir_normalize/mod2/mult_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[1].ray_dir_normalize/mod2/mult_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[1].lambert_dot/mult_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[1].lambert_dot/mult_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[1].lambert_dot/mult_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[1].lambert_dot/add_xy/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[1].lambert_dot/add_z0/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[1].lambert_dot/add_xyz/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[1].light_intense_mat_mult_multiply/multiply_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[1].light_intense_mat_mult_multiply/multiply_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[1].light_intense_mat_mult_multiply/multiply_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[1].lambert_scale_multiply/multiply_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[1].lambert_scale_multiply/multiply_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[1].lambert_scale_multiply/multiply_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[2].dist_sub/sub_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[2].dist_sub/sub_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[2].dist_sub/sub_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[2].ray_dir_normalize/mod/dot/mult_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[2].ray_dir_normalize/mod/dot/mult_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[2].ray_dir_normalize/mod/dot/mult_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[2].ray_dir_normalize/mod/dot/add_xy/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[2].ray_dir_normalize/mod/dot/add_z0/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[2].ray_dir_normalize/mod/dot/add_xyz/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[2].ray_dir_normalize/mod/mod/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[2].ray_dir_normalize/mod2/mult_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[2].ray_dir_normalize/mod2/mult_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[2].ray_dir_normalize/mod2/mult_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[2].lambert_dot/mult_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[2].lambert_dot/mult_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[2].lambert_dot/mult_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[2].lambert_dot/add_xy/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[2].lambert_dot/add_z0/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[2].lambert_dot/add_xyz/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[2].light_intense_mat_mult_multiply/multiply_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[2].light_intense_mat_mult_multiply/multiply_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[2].light_intense_mat_mult_multiply/multiply_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[2].lambert_scale_multiply/multiply_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[2].lambert_scale_multiply/multiply_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[2].lambert_scale_multiply/multiply_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/r_total_0_add/add_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/r_total_0_add/add_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/r_total_0_add/add_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/r_total_add/add_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/r_total_add/add_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/r_total_add/add_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/min_rgb_max/less_than/mod_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/min_rgb_max/less_than/mod_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/min_rgb_max/less_than/mod_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 115 ns  Iteration: 4  Process: /get_pixel_color_tb/mod/normalize_normal/mod/dot/add_xy/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /media/koops/VIVADO/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 115 ns  Iteration: 4  Process: /get_pixel_color_tb/mod/genblk1[0].ray_dir_normalize/mod/dot/add_xy/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /media/koops/VIVADO/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 115 ns  Iteration: 4  Process: /get_pixel_color_tb/mod/genblk1[1].ray_dir_normalize/mod/dot/add_xy/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /media/koops/VIVADO/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 115 ns  Iteration: 4  Process: /get_pixel_color_tb/mod/genblk1[2].ray_dir_normalize/mod/dot/add_xy/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /media/koops/VIVADO/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
SHOULD_RENDER? 0
SHOULD_RENDER? 0
OUTPUT         342: 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000
OUTPUT         343: 00000000000000000000000000000001 00000000000000000000000000000000 00000000000000000000000000000000
relaunch_sim: Time (s): cpu = 00:02:07 ; elapsed = 00:00:59 . Memory (MB): peak = 7923.422 ; gain = 10.004 ; free physical = 3801 ; free virtual = 11313
relaunch_sim
Command: launch_simulation -step compile -simset float_test -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'get_pixel_color_tb'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/media/koops/VIVADO/float_ip/float_testing_vivado/float_testing_vivado.sim/float_test/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'float_test'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/media/koops/VIVADO/float_ip/float_testing_vivado/float_testing_vivado.sim/float_test/behav/xsim'
xvlog --incr --relax -L uvm -prj get_pixel_color_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/media/koops/VIVADO/huah_cubed_3drender/src/float_functions.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vec_reciprocal_square_root
INFO: [VRFC 10-311] analyzing module vec_scale
INFO: [VRFC 10-311] analyzing module vec_add
INFO: [VRFC 10-311] analyzing module vec_divide
INFO: [VRFC 10-311] analyzing module vec_multiply
INFO: [VRFC 10-311] analyzing module vec_sub
INFO: [VRFC 10-311] analyzing module vec_dot
INFO: [VRFC 10-311] analyzing module vec_normalize
INFO: [VRFC 10-311] analyzing module float_less_than
INFO: [VRFC 10-311] analyzing module vec_less_than
INFO: [VRFC 10-311] analyzing module float_less_than_equal
INFO: [VRFC 10-311] analyzing module float_equals
INFO: [VRFC 10-311] analyzing module vec_comp
INFO: [VRFC 10-311] analyzing module vec_max
INFO: [VRFC 10-311] analyzing module vec_min
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/media/koops/VIVADO/huah_cubed_3drender/src/get_pixel_color.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module get_pixel_color
INFO: [VRFC 10-311] analyzing module get_pixel_color_should_draw_arrow
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/media/koops/VIVADO/huah_cubed_3drender/sim/get_pixel_color_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module get_pixel_color_tb
xvhdl --incr --relax -prj get_pixel_color_tb_vhdl.prj
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
Command: launch_simulation -step elaborate -simset float_test -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'get_pixel_color_tb'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/media/koops/VIVADO/float_ip/float_testing_vivado/float_testing_vivado.sim/float_test/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'float_test'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/media/koops/VIVADO/float_ip/float_testing_vivado/float_testing_vivado.sim/float_test/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L xbip_utils_v3_0_10 -L axi_utils_v2_0_6 -L xbip_pipe_v3_0_6 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_dsp48_addsub_v3_0_6 -L xbip_dsp48_multadd_v3_0_6 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_18 -L floating_point_v7_1_14 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot get_pixel_color_tb_behav xil_defaultlib.get_pixel_color_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2022.1
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /media/koops/VIVADO/Vivado/2022.1/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L xbip_utils_v3_0_10 -L axi_utils_v2_0_6 -L xbip_pipe_v3_0_6 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_dsp48_addsub_v3_0_6 -L xbip_dsp48_multadd_v3_0_6 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_18 -L floating_point_v7_1_14 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot get_pixel_color_tb_behav xil_defaultlib.get_pixel_color_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 3 for port 'block_dir' [/media/koops/VIVADO/huah_cubed_3drender/sim/get_pixel_color_tb.sv:51]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'rgb_valid' [/media/koops/VIVADO/huah_cubed_3drender/sim/get_pixel_color_tb.sv:63]
WARNING: [VRFC 10-3091] actual bit length 64 differs from formal bit length 32 for port 's_axis_a_tdata' [/media/koops/VIVADO/huah_cubed_3drender/src/get_pixel_color.sv:49]
WARNING: [VRFC 10-3091] actual bit length 64 differs from formal bit length 32 for port 's_axis_a_tdata' [/media/koops/VIVADO/huah_cubed_3drender/src/get_pixel_color.sv:59]
WARNING: [VRFC 10-3091] actual bit length 64 differs from formal bit length 32 for port 's_axis_a_tdata' [/media/koops/VIVADO/huah_cubed_3drender/src/get_pixel_color.sv:69]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package floating_point_v7_1_14.floating_point_v7_1_14_viv_comp
Compiling package ieee.numeric_std
Compiling package xbip_utils_v3_0_10.xbip_utils_v3_0_10_pkg
Compiling package axi_utils_v2_0_6.axi_utils_v2_0_6_pkg
Compiling package floating_point_v7_1_14.floating_point_v7_1_14_consts
Compiling package ieee.math_real
Compiling package floating_point_v7_1_14.floating_point_v7_1_14_exp_table...
Compiling package mult_gen_v12_0_18.mult_gen_v12_0_18_pkg
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_signed
Compiling package floating_point_v7_1_14.floating_point_v7_1_14_pkg
Compiling package floating_point_v7_1_14.flt_utils
Compiling package floating_point_v7_1_14.vt2mutils
Compiling package floating_point_v7_1_14.vt2mcomps
Compiling package unisim.vcomponents
Compiling package xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv_comp
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package mult_gen_v12_0_18.dsp_pkg
Compiling package floating_point_v7_1_14.flt_recipsqrt_sp_sqrt_r_rom
Compiling architecture muxcy_v of entity unisim.MUXCY [muxcy_default]
Compiling architecture xorcy_v of entity unisim.XORCY [xorcy_default]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=31,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=32)\]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=4)\]
Compiling architecture rtl of entity floating_point_v7_1_14.norm_zero_det [\norm_zero_det(data_width=7,norm...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=4,fast_input=true)\]
Compiling architecture rtl of entity floating_point_v7_1_14.mux4 [\mux4(c_xdevicefamily="artix7",w...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=2,length=2)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(fast_input=true)\]
Compiling architecture rtl of entity floating_point_v7_1_14.mux4 [\mux4(c_xdevicefamily="artix7",w...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=2)\]
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture fde_v of entity unisim.FDE [fde_default]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=8,length=0,fast_inp...]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [delay_default]
Compiling architecture rtl of entity floating_point_v7_1_14.lead_zero_encode [\lead_zero_encode(c_xdevicefamil...]
Compiling architecture rtl of entity floating_point_v7_1_14.shift_msb_first [\shift_msb_first(a_width=32,resu...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=8)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=8,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=11,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=12)\]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=11)\]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=14,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=25,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=3,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=2,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=2,length=0,fast_inp...]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture rtl of entity floating_point_v7_1_14.flt_round_bit [\flt_round_bit(c_xdevicefamily="...]
Compiling architecture rtl of entity floating_point_v7_1_14.renorm_and_round_logic [\renorm_and_round_logic(c_xdevic...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(length=5)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(length=2)\]
Compiling architecture synth of entity floating_point_v7_1_14.fix_to_flt_conv_exp [\fix_to_flt_conv_exp(c_xdevicefa...]
Compiling architecture synth of entity floating_point_v7_1_14.flt_dec_op [\flt_dec_op(c_xdevicefamily="art...]
Compiling architecture struct of entity floating_point_v7_1_14.fix_to_flt_conv [\fix_to_flt_conv(c_xdevicefamily...]
Compiling module unisims_ver.x_lut1_mux2
Compiling module unisims_ver.LUT1
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=32,length=0)\]
Compiling architecture xilinx of entity floating_point_v7_1_14.floating_point_v7_1_14_viv [\floating_point_v7_1_14_viv(c_xd...]
Compiling architecture xilinx of entity floating_point_v7_1_14.floating_point_v7_1_14 [\floating_point_v7_1_14(c_xdevic...]
Compiling module xil_defaultlib.floating_point_sint32_to_float
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=26,fast_input=true)...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=2,fast_input=true)\]
Compiling architecture xilinx of entity mult_gen_v12_0_18.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(alumodereg=0,carryinreg...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(a_input="CASCADE",bcasc...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.op_resize [\op_resize(ai_width=24,bi_width=...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.dsp [\dsp(c_xdevicefamily="artix7",c_...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.mult_gen_v12_0_18_viv [\mult_gen_v12_0_18_viv(c_verbosi...]
Compiling architecture rtl of entity floating_point_v7_1_14.fix_mult_xx [\fix_mult_xx(c_xdevicefamily="ar...]
Compiling architecture rtl of entity floating_point_v7_1_14.fix_mult [\fix_mult(c_xdevicefamily="artix...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=7)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=8,fast_input=true)\]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=4,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_14.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture rtl of entity floating_point_v7_1_14.special_detect [\special_detect(c_xdevicefamily=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(length=4)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=2,length=4,fast_inp...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(length=4,fast_input=true)...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(length=6,fast_input=true)...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=4,length=4,fast_inp...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=8,length=4)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(length=2,fast_input=true)...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=3,fast_input=true)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=4,length=2,fast_inp...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=14)\]
Compiling architecture rtl of entity floating_point_v7_1_14.flt_mult_exp [\flt_mult_exp(c_xdevicefamily="a...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=8,length=2)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=12,length=2,fast_in...]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=12,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=25,length=0,fast_in...]
Compiling architecture rtl of entity floating_point_v7_1_14.flt_round_bit [\flt_round_bit(c_xdevicefamily="...]
Compiling architecture rtl of entity floating_point_v7_1_14.renorm_and_round_logic [\renorm_and_round_logic(c_xdevic...]
Compiling architecture rtl of entity floating_point_v7_1_14.flt_mult_round [\flt_mult_round(c_xdevicefamily=...]
Compiling architecture synth of entity floating_point_v7_1_14.flt_dec_op_lat [\flt_dec_op_lat(c_xdevicefamily=...]
Compiling architecture rtl of entity floating_point_v7_1_14.flt_mult [\flt_mult(c_xdevicefamily="artix...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture xilinx of entity floating_point_v7_1_14.floating_point_v7_1_14_viv [\floating_point_v7_1_14_viv(c_xd...]
Compiling architecture xilinx of entity floating_point_v7_1_14.floating_point_v7_1_14 [\floating_point_v7_1_14(c_xdevic...]
Compiling module xil_defaultlib.floating_point_multiply
Compiling module xil_defaultlib.vec_scale
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=7,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_14.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=24,length=2,fast_in...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=16)\]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(mask="11111111000000000...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=48,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=24,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=16,length=0)\]
Compiling architecture rtl of entity floating_point_v7_1_14.dsp48e1_wrapper [\dsp48e1_wrapper(c_part="xc7a100...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(length=3)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=13,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=27,length=0)\]
Compiling architecture synth of entity floating_point_v7_1_14.align_add_dsp48e1_sgl [\align_add_dsp48e1_sgl(c_xdevice...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000001111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000000000...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=27)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=5)\]
Compiling architecture rtl of entity floating_point_v7_1_14.lead_zero_encode_shift [\lead_zero_encode_shift(ab_fw=24...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=3)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111110010101001011...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00010001010111110000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11101110101000001111...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=2,adreg=0,areg...]
Compiling architecture rtl of entity floating_point_v7_1_14.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=24,c_wi...]
Compiling architecture rtl of entity floating_point_v7_1_14.norm_and_round_dsp48e1_sgl [\norm_and_round_dsp48e1_sgl(c_mu...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10011001100110011001...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111000000001111...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=9,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=9)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=9,length=5)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=10)\]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_14.compare_gt [\compare_gt(c_xdevicefamily="art...]
Compiling architecture synth of entity floating_point_v7_1_14.compare [\compare(c_xdevicefamily="artix7...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=2,length=8,fast_inp...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(length=9,fast_input=true)...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(length=8,fast_input=true)...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(length=3,fast_input=true)...]
Compiling architecture rtl of entity floating_point_v7_1_14.flt_add_exp_sp [\flt_add_exp_sp(c_xdevicefamily=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=23)\]
Compiling architecture rtl of entity floating_point_v7_1_14.flt_add_dsp [\flt_add_dsp(c_xdevicefamily="ar...]
Compiling architecture rtl of entity floating_point_v7_1_14.flt_add [\flt_add(c_xdevicefamily="artix7...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture xilinx of entity floating_point_v7_1_14.floating_point_v7_1_14_viv [\floating_point_v7_1_14_viv(c_xd...]
Compiling architecture xilinx of entity floating_point_v7_1_14.floating_point_v7_1_14 [\floating_point_v7_1_14(c_xdevic...]
Compiling module xil_defaultlib.floating_point_sub
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_14.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_14.compare_ne_im [\compare_ne_im(c_xdevicefamily="...]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_14.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_14.compare_eq [\compare_eq(c_xdevicefamily="art...]
Compiling architecture rtl of entity floating_point_v7_1_14.fp_cmp [\fp_cmp(c_xdevicefamily="artix7"...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture xilinx of entity floating_point_v7_1_14.floating_point_v7_1_14_viv [\floating_point_v7_1_14_viv(c_xd...]
Compiling architecture xilinx of entity floating_point_v7_1_14.floating_point_v7_1_14 [\floating_point_v7_1_14(c_xdevic...]
Compiling module xil_defaultlib.floating_point_lte
Compiling module xil_defaultlib.float_less_than_equal
Compiling module xil_defaultlib.vec_sub
Compiling architecture rtl of entity floating_point_v7_1_14.flt_add [\flt_add(c_xdevicefamily="artix7...]
Compiling architecture xilinx of entity floating_point_v7_1_14.floating_point_v7_1_14_viv [\floating_point_v7_1_14_viv(c_xd...]
Compiling architecture xilinx of entity floating_point_v7_1_14.floating_point_v7_1_14 [\floating_point_v7_1_14(c_xdevic...]
Compiling module xil_defaultlib.floating_point_add
Compiling architecture xilinx of entity floating_point_v7_1_14.floating_point_v7_1_14_viv [\floating_point_v7_1_14_viv(c_xd...]
Compiling architecture xilinx of entity floating_point_v7_1_14.floating_point_v7_1_14 [\floating_point_v7_1_14(c_xdevic...]
Compiling module xil_defaultlib.floating_point_lt
Compiling module xil_defaultlib.float_less_than
Compiling module xil_defaultlib.get_pixel_color_should_draw_arro...
Compiling module xil_defaultlib.vec_add
Compiling module xil_defaultlib.vec_dot
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(length=25)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=8,length=13)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=28)\]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(alumodereg=0,bcascreg=2...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=10,length=0)\]
Compiling architecture rtl of entity floating_point_v7_1_14.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=10,b_wi...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.op_resize [\op_resize(ai_width=10,bi_width=...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.dsp [\dsp(c_xdevicefamily="artix7",c_...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.mult_gen_v12_0_18_viv [\mult_gen_v12_0_18_viv(c_verbosi...]
Compiling architecture synth of entity floating_point_v7_1_14.flt_recip_approx [\flt_recip_approx(c_xdevicefamil...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=7,length=4)\]
Compiling architecture xilinx of entity mult_gen_v12_0_18.op_resize [\op_resize(ai_width=8,bi_width=8...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.dsp [\dsp(c_xdevicefamily="artix7",c_...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.mult_gen_v12_0_18_viv [\mult_gen_v12_0_18_viv(c_verbosi...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=8,length=3)\]
Compiling architecture synth of entity floating_point_v7_1_14.flt_recip_nr [\flt_recip_nr(c_xdevicefamily="a...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=23,length=12)\]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(alumodereg=0,carryinreg...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.op_resize [\op_resize(ai_width=25,bi_width=...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.dsp [\dsp(c_xdevicefamily="artix7",c_...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=34)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=34,length=0)\]
Compiling architecture synth of entity floating_point_v7_1_14.multadd [\multadd(c_xdevicefamily="artix7...]
Compiling architecture synth of entity floating_point_v7_1_14.flt_recip_reduction_calc [\flt_recip_reduction_calc(c_xdev...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.op_resize [\op_resize(ai_width=8,bi_width=8...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.dsp [\dsp(c_xdevicefamily="artix7",c_...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.mult_gen_v12_0_18_viv [\mult_gen_v12_0_18_viv(c_verbosi...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(adreg=0,alumodereg=0,ca...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=18,length=0)\]
Compiling architecture rtl of entity floating_point_v7_1_14.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=25,b_wi...]
Compiling architecture synth of entity floating_point_v7_1_14.multadd [\multadd(c_xdevicefamily="artix7...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=7,length=3)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=8,length=6)\]
Compiling architecture rtl of entity floating_point_v7_1_14.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=25,b_wi...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=26)\]
Compiling architecture synth of entity floating_point_v7_1_14.multadd [\multadd(c_xdevicefamily="artix7...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=22,length=10,fast_i...]
Compiling architecture synth of entity floating_point_v7_1_14.flt_recip_eval [\flt_recip_eval(c_xdevicefamily=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=23,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=46,fast_input=true)...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(alumodereg=0,a_input="C...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.op_resize [\op_resize(ai_width=29,bi_width=...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.dsp [\dsp(c_xdevicefamily="artix7",c_...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=46)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=11,length=4,fast_in...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=57,length=0)\]
Compiling architecture synth of entity floating_point_v7_1_14.multadd [\multadd(c_xdevicefamily="artix7...]
Compiling architecture synth of entity floating_point_v7_1_14.flt_recip_postprocess [\flt_recip_postprocess(c_xdevice...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=9,length=30)\]
Compiling architecture rtl of entity floating_point_v7_1_14.special_detect [\special_detect(c_xdevicefamily=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=2,length=29,fast_in...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(length=29,fast_input=true...]
Compiling architecture synth of entity floating_point_v7_1_14.flt_recip_specialcase [\flt_recip_specialcase(c_xdevice...]
Compiling architecture synth of entity floating_point_v7_1_14.flt_recip_recomb [\flt_recip_recomb(c_xdevicefamil...]
Compiling architecture synth of entity floating_point_v7_1_14.flt_recip [\flt_recip(c_xdevicefamily="arti...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture xilinx of entity floating_point_v7_1_14.floating_point_v7_1_14_viv [\floating_point_v7_1_14_viv(c_xd...]
Compiling architecture xilinx of entity floating_point_v7_1_14.floating_point_v7_1_14 [\floating_point_v7_1_14(c_xdevic...]
Compiling module xil_defaultlib.floating_point_re_sqrt
Compiling module xil_defaultlib.vec_reciprocal_square_root
Compiling module xil_defaultlib.vec_normalize
Compiling module xil_defaultlib.vec_multiply
Compiling module xil_defaultlib.vec_less_than
Compiling module xil_defaultlib.vec_max
Compiling module xil_defaultlib.get_pixel_color_default
Compiling module xil_defaultlib.get_pixel_color_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot get_pixel_color_tb_behav
execute_script: Time (s): cpu = 00:01:51 ; elapsed = 00:00:49 . Memory (MB): peak = 7969.262 ; gain = 0.000 ; free physical = 3855 ; free virtual = 11388
INFO: [USF-XSim-69] 'elaborate' step finished in '49' seconds
launch_simulation: Time (s): cpu = 00:01:51 ; elapsed = 00:00:49 . Memory (MB): peak = 7969.262 ; gain = 0.000 ; free physical = 3856 ; free virtual = 11388
Time resolution is 1 ps
Starting Sim
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/ex_to_float/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/ey_to_float/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/ez_to_float/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/ray_vec_scale/mult_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/ray_vec_scale/mult_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/ray_vec_scale/mult_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/should_render_arrow_mod/scaled_sub_0_sub/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/should_render_arrow_mod/scaled_sub_1_sub/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/should_render_arrow_mod/scaled_sub_comp_lte/mod/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/should_render_arrow_mod/block_pos_normalized_sub/sub_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/should_render_arrow_mod/block_pos_normalized_sub/sub_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/should_render_arrow_mod/block_pos_normalized_sub/sub_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/should_render_arrow_mod/add_a_ray/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/should_render_arrow_mod/add_a_block/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/should_render_arrow_mod/sub_c_ray/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/should_render_arrow_mod/sub_a_block/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/should_render_arrow_mod/add_ud_0/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/should_render_arrow_mod/add_ud_1/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/should_render_arrow_mod/add_lr_0/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/should_render_arrow_mod/add_lr_1/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/should_render_arrow_mod/lt_region_a/mod/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/should_render_arrow_mod/lt_region_c/mod/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/should_render_arrow_mod/lt_ud_0/mod/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/should_render_arrow_mod/lt_ud_1/mod/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/should_render_arrow_mod/lt_lr_0/mod/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/should_render_arrow_mod/lt_lr_1/mod/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/new_origin_add/add_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/new_origin_add/add_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/new_origin_add/add_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/normal_sub/sub_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/normal_sub/sub_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/normal_sub/sub_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/normalize_normal/mod/dot/mult_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/normalize_normal/mod/dot/mult_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/normalize_normal/mod/dot/mult_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/normalize_normal/mod/dot/add_xy/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/normalize_normal/mod/dot/add_z0/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/normalize_normal/mod/dot/add_xyz/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/normalize_normal/mod/mod/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/normalize_normal/mod2/mult_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/normalize_normal/mod2/mult_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/normalize_normal/mod2/mult_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[0].dist_sub/sub_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[0].dist_sub/sub_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[0].dist_sub/sub_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[0].ray_dir_normalize/mod/dot/mult_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[0].ray_dir_normalize/mod/dot/mult_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[0].ray_dir_normalize/mod/dot/mult_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[0].ray_dir_normalize/mod/dot/add_xy/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[0].ray_dir_normalize/mod/dot/add_z0/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[0].ray_dir_normalize/mod/dot/add_xyz/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[0].ray_dir_normalize/mod/mod/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[0].ray_dir_normalize/mod2/mult_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[0].ray_dir_normalize/mod2/mult_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[0].ray_dir_normalize/mod2/mult_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[0].lambert_dot/mult_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[0].lambert_dot/mult_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[0].lambert_dot/mult_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[0].lambert_dot/add_xy/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[0].lambert_dot/add_z0/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[0].lambert_dot/add_xyz/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[0].light_intense_mat_mult_multiply/multiply_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[0].light_intense_mat_mult_multiply/multiply_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[0].light_intense_mat_mult_multiply/multiply_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[0].lambert_scale_multiply/multiply_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[0].lambert_scale_multiply/multiply_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[0].lambert_scale_multiply/multiply_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[1].dist_sub/sub_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[1].dist_sub/sub_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[1].dist_sub/sub_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[1].ray_dir_normalize/mod/dot/mult_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[1].ray_dir_normalize/mod/dot/mult_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[1].ray_dir_normalize/mod/dot/mult_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[1].ray_dir_normalize/mod/dot/add_xy/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[1].ray_dir_normalize/mod/dot/add_z0/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[1].ray_dir_normalize/mod/dot/add_xyz/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[1].ray_dir_normalize/mod/mod/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[1].ray_dir_normalize/mod2/mult_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[1].ray_dir_normalize/mod2/mult_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[1].ray_dir_normalize/mod2/mult_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[1].lambert_dot/mult_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[1].lambert_dot/mult_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[1].lambert_dot/mult_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[1].lambert_dot/add_xy/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[1].lambert_dot/add_z0/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[1].lambert_dot/add_xyz/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[1].light_intense_mat_mult_multiply/multiply_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[1].light_intense_mat_mult_multiply/multiply_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[1].light_intense_mat_mult_multiply/multiply_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[1].lambert_scale_multiply/multiply_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[1].lambert_scale_multiply/multiply_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[1].lambert_scale_multiply/multiply_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[2].dist_sub/sub_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[2].dist_sub/sub_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[2].dist_sub/sub_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[2].ray_dir_normalize/mod/dot/mult_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[2].ray_dir_normalize/mod/dot/mult_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[2].ray_dir_normalize/mod/dot/mult_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[2].ray_dir_normalize/mod/dot/add_xy/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[2].ray_dir_normalize/mod/dot/add_z0/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[2].ray_dir_normalize/mod/dot/add_xyz/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[2].ray_dir_normalize/mod/mod/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[2].ray_dir_normalize/mod2/mult_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[2].ray_dir_normalize/mod2/mult_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[2].ray_dir_normalize/mod2/mult_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[2].lambert_dot/mult_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[2].lambert_dot/mult_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[2].lambert_dot/mult_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[2].lambert_dot/add_xy/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[2].lambert_dot/add_z0/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[2].lambert_dot/add_xyz/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[2].light_intense_mat_mult_multiply/multiply_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[2].light_intense_mat_mult_multiply/multiply_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[2].light_intense_mat_mult_multiply/multiply_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[2].lambert_scale_multiply/multiply_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[2].lambert_scale_multiply/multiply_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[2].lambert_scale_multiply/multiply_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/r_total_0_add/add_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/r_total_0_add/add_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/r_total_0_add/add_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/r_total_add/add_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/r_total_add/add_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/r_total_add/add_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/min_rgb_max/less_than/mod_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/min_rgb_max/less_than/mod_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/min_rgb_max/less_than/mod_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 115 ns  Iteration: 4  Process: /get_pixel_color_tb/mod/normalize_normal/mod/dot/add_xy/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /media/koops/VIVADO/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 115 ns  Iteration: 4  Process: /get_pixel_color_tb/mod/genblk1[0].ray_dir_normalize/mod/dot/add_xy/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /media/koops/VIVADO/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 115 ns  Iteration: 4  Process: /get_pixel_color_tb/mod/genblk1[1].ray_dir_normalize/mod/dot/add_xy/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /media/koops/VIVADO/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 115 ns  Iteration: 4  Process: /get_pixel_color_tb/mod/genblk1[2].ray_dir_normalize/mod/dot/add_xy/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /media/koops/VIVADO/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
BLOCK POS IS 1155596288 1155596288 1148846080
BLOCK POS IS 1155596288 1155596288 1147207680
PIPED BLOCK POS IS 1155596288 1155596288 1148846080
PIPED BLOCK POS IS 1155596288 1155596288 1147207680
SHOULD_RENDER? 0
SHOULD_RENDER? 0
OUTPUT         342: 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000
OUTPUT         343: 00000000000000000000000000000001 00000000000000000000000000000000 00000000000000000000000000000000
relaunch_sim: Time (s): cpu = 00:02:01 ; elapsed = 00:00:58 . Memory (MB): peak = 7969.262 ; gain = 0.000 ; free physical = 3733 ; free virtual = 11269
relaunch_sim
Command: launch_simulation -step compile -simset float_test -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'get_pixel_color_tb'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/media/koops/VIVADO/float_ip/float_testing_vivado/float_testing_vivado.sim/float_test/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'float_test'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/media/koops/VIVADO/float_ip/float_testing_vivado/float_testing_vivado.sim/float_test/behav/xsim'
xvlog --incr --relax -L uvm -prj get_pixel_color_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/media/koops/VIVADO/huah_cubed_3drender/src/float_functions.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vec_reciprocal_square_root
INFO: [VRFC 10-311] analyzing module vec_scale
INFO: [VRFC 10-311] analyzing module vec_add
INFO: [VRFC 10-311] analyzing module vec_divide
INFO: [VRFC 10-311] analyzing module vec_multiply
INFO: [VRFC 10-311] analyzing module vec_sub
INFO: [VRFC 10-311] analyzing module vec_dot
INFO: [VRFC 10-311] analyzing module vec_normalize
INFO: [VRFC 10-311] analyzing module float_less_than
INFO: [VRFC 10-311] analyzing module vec_less_than
INFO: [VRFC 10-311] analyzing module float_less_than_equal
INFO: [VRFC 10-311] analyzing module float_equals
INFO: [VRFC 10-311] analyzing module vec_comp
INFO: [VRFC 10-311] analyzing module vec_max
INFO: [VRFC 10-311] analyzing module vec_min
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/media/koops/VIVADO/huah_cubed_3drender/src/get_pixel_color.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module get_pixel_color
INFO: [VRFC 10-311] analyzing module get_pixel_color_should_draw_arrow
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/media/koops/VIVADO/huah_cubed_3drender/sim/get_pixel_color_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module get_pixel_color_tb
xvhdl --incr --relax -prj get_pixel_color_tb_vhdl.prj
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
Command: launch_simulation -step elaborate -simset float_test -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'get_pixel_color_tb'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/media/koops/VIVADO/float_ip/float_testing_vivado/float_testing_vivado.sim/float_test/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'float_test'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/media/koops/VIVADO/float_ip/float_testing_vivado/float_testing_vivado.sim/float_test/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L xbip_utils_v3_0_10 -L axi_utils_v2_0_6 -L xbip_pipe_v3_0_6 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_dsp48_addsub_v3_0_6 -L xbip_dsp48_multadd_v3_0_6 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_18 -L floating_point_v7_1_14 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot get_pixel_color_tb_behav xil_defaultlib.get_pixel_color_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2022.1
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /media/koops/VIVADO/Vivado/2022.1/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L xbip_utils_v3_0_10 -L axi_utils_v2_0_6 -L xbip_pipe_v3_0_6 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_dsp48_addsub_v3_0_6 -L xbip_dsp48_multadd_v3_0_6 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_18 -L floating_point_v7_1_14 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot get_pixel_color_tb_behav xil_defaultlib.get_pixel_color_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 3 for port 'block_dir' [/media/koops/VIVADO/huah_cubed_3drender/sim/get_pixel_color_tb.sv:51]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'rgb_valid' [/media/koops/VIVADO/huah_cubed_3drender/sim/get_pixel_color_tb.sv:63]
WARNING: [VRFC 10-3091] actual bit length 64 differs from formal bit length 32 for port 's_axis_a_tdata' [/media/koops/VIVADO/huah_cubed_3drender/src/get_pixel_color.sv:49]
WARNING: [VRFC 10-3091] actual bit length 64 differs from formal bit length 32 for port 's_axis_a_tdata' [/media/koops/VIVADO/huah_cubed_3drender/src/get_pixel_color.sv:59]
WARNING: [VRFC 10-3091] actual bit length 64 differs from formal bit length 32 for port 's_axis_a_tdata' [/media/koops/VIVADO/huah_cubed_3drender/src/get_pixel_color.sv:69]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package floating_point_v7_1_14.floating_point_v7_1_14_viv_comp
Compiling package ieee.numeric_std
Compiling package xbip_utils_v3_0_10.xbip_utils_v3_0_10_pkg
Compiling package axi_utils_v2_0_6.axi_utils_v2_0_6_pkg
Compiling package floating_point_v7_1_14.floating_point_v7_1_14_consts
Compiling package ieee.math_real
Compiling package floating_point_v7_1_14.floating_point_v7_1_14_exp_table...
Compiling package mult_gen_v12_0_18.mult_gen_v12_0_18_pkg
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_signed
Compiling package floating_point_v7_1_14.floating_point_v7_1_14_pkg
Compiling package floating_point_v7_1_14.flt_utils
Compiling package floating_point_v7_1_14.vt2mutils
Compiling package floating_point_v7_1_14.vt2mcomps
Compiling package unisim.vcomponents
Compiling package xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv_comp
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package mult_gen_v12_0_18.dsp_pkg
Compiling package floating_point_v7_1_14.flt_recipsqrt_sp_sqrt_r_rom
Compiling architecture muxcy_v of entity unisim.MUXCY [muxcy_default]
Compiling architecture xorcy_v of entity unisim.XORCY [xorcy_default]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=31,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=32)\]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=4)\]
Compiling architecture rtl of entity floating_point_v7_1_14.norm_zero_det [\norm_zero_det(data_width=7,norm...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=4,fast_input=true)\]
Compiling architecture rtl of entity floating_point_v7_1_14.mux4 [\mux4(c_xdevicefamily="artix7",w...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=2,length=2)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(fast_input=true)\]
Compiling architecture rtl of entity floating_point_v7_1_14.mux4 [\mux4(c_xdevicefamily="artix7",w...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=2)\]
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture fde_v of entity unisim.FDE [fde_default]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=8,length=0,fast_inp...]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [delay_default]
Compiling architecture rtl of entity floating_point_v7_1_14.lead_zero_encode [\lead_zero_encode(c_xdevicefamil...]
Compiling architecture rtl of entity floating_point_v7_1_14.shift_msb_first [\shift_msb_first(a_width=32,resu...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=8)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=8,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=11,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=12)\]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=11)\]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=14,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=25,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=3,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=2,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=2,length=0,fast_inp...]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture rtl of entity floating_point_v7_1_14.flt_round_bit [\flt_round_bit(c_xdevicefamily="...]
Compiling architecture rtl of entity floating_point_v7_1_14.renorm_and_round_logic [\renorm_and_round_logic(c_xdevic...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(length=5)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(length=2)\]
Compiling architecture synth of entity floating_point_v7_1_14.fix_to_flt_conv_exp [\fix_to_flt_conv_exp(c_xdevicefa...]
Compiling architecture synth of entity floating_point_v7_1_14.flt_dec_op [\flt_dec_op(c_xdevicefamily="art...]
Compiling architecture struct of entity floating_point_v7_1_14.fix_to_flt_conv [\fix_to_flt_conv(c_xdevicefamily...]
Compiling module unisims_ver.x_lut1_mux2
Compiling module unisims_ver.LUT1
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=32,length=0)\]
Compiling architecture xilinx of entity floating_point_v7_1_14.floating_point_v7_1_14_viv [\floating_point_v7_1_14_viv(c_xd...]
Compiling architecture xilinx of entity floating_point_v7_1_14.floating_point_v7_1_14 [\floating_point_v7_1_14(c_xdevic...]
Compiling module xil_defaultlib.floating_point_sint32_to_float
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=26,fast_input=true)...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=2,fast_input=true)\]
Compiling architecture xilinx of entity mult_gen_v12_0_18.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(alumodereg=0,carryinreg...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(a_input="CASCADE",bcasc...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.op_resize [\op_resize(ai_width=24,bi_width=...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.dsp [\dsp(c_xdevicefamily="artix7",c_...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.mult_gen_v12_0_18_viv [\mult_gen_v12_0_18_viv(c_verbosi...]
Compiling architecture rtl of entity floating_point_v7_1_14.fix_mult_xx [\fix_mult_xx(c_xdevicefamily="ar...]
Compiling architecture rtl of entity floating_point_v7_1_14.fix_mult [\fix_mult(c_xdevicefamily="artix...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=7)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=8,fast_input=true)\]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=4,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_14.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture rtl of entity floating_point_v7_1_14.special_detect [\special_detect(c_xdevicefamily=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(length=4)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=2,length=4,fast_inp...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(length=4,fast_input=true)...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(length=6,fast_input=true)...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=4,length=4,fast_inp...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=8,length=4)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(length=2,fast_input=true)...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=3,fast_input=true)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=4,length=2,fast_inp...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=14)\]
Compiling architecture rtl of entity floating_point_v7_1_14.flt_mult_exp [\flt_mult_exp(c_xdevicefamily="a...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=8,length=2)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=12,length=2,fast_in...]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=12,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=25,length=0,fast_in...]
Compiling architecture rtl of entity floating_point_v7_1_14.flt_round_bit [\flt_round_bit(c_xdevicefamily="...]
Compiling architecture rtl of entity floating_point_v7_1_14.renorm_and_round_logic [\renorm_and_round_logic(c_xdevic...]
Compiling architecture rtl of entity floating_point_v7_1_14.flt_mult_round [\flt_mult_round(c_xdevicefamily=...]
Compiling architecture synth of entity floating_point_v7_1_14.flt_dec_op_lat [\flt_dec_op_lat(c_xdevicefamily=...]
Compiling architecture rtl of entity floating_point_v7_1_14.flt_mult [\flt_mult(c_xdevicefamily="artix...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture xilinx of entity floating_point_v7_1_14.floating_point_v7_1_14_viv [\floating_point_v7_1_14_viv(c_xd...]
Compiling architecture xilinx of entity floating_point_v7_1_14.floating_point_v7_1_14 [\floating_point_v7_1_14(c_xdevic...]
Compiling module xil_defaultlib.floating_point_multiply
Compiling module xil_defaultlib.vec_scale
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=7,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_14.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=24,length=2,fast_in...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=16)\]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(mask="11111111000000000...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=48,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=24,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=16,length=0)\]
Compiling architecture rtl of entity floating_point_v7_1_14.dsp48e1_wrapper [\dsp48e1_wrapper(c_part="xc7a100...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(length=3)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=13,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=27,length=0)\]
Compiling architecture synth of entity floating_point_v7_1_14.align_add_dsp48e1_sgl [\align_add_dsp48e1_sgl(c_xdevice...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000001111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000000000...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=27)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=5)\]
Compiling architecture rtl of entity floating_point_v7_1_14.lead_zero_encode_shift [\lead_zero_encode_shift(ab_fw=24...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=3)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111110010101001011...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00010001010111110000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11101110101000001111...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=2,adreg=0,areg...]
Compiling architecture rtl of entity floating_point_v7_1_14.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=24,c_wi...]
Compiling architecture rtl of entity floating_point_v7_1_14.norm_and_round_dsp48e1_sgl [\norm_and_round_dsp48e1_sgl(c_mu...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10011001100110011001...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111000000001111...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=9,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=9)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=9,length=5)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=10)\]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_14.compare_gt [\compare_gt(c_xdevicefamily="art...]
Compiling architecture synth of entity floating_point_v7_1_14.compare [\compare(c_xdevicefamily="artix7...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=2,length=8,fast_inp...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(length=9,fast_input=true)...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(length=8,fast_input=true)...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(length=3,fast_input=true)...]
Compiling architecture rtl of entity floating_point_v7_1_14.flt_add_exp_sp [\flt_add_exp_sp(c_xdevicefamily=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=23)\]
Compiling architecture rtl of entity floating_point_v7_1_14.flt_add_dsp [\flt_add_dsp(c_xdevicefamily="ar...]
Compiling architecture rtl of entity floating_point_v7_1_14.flt_add [\flt_add(c_xdevicefamily="artix7...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture xilinx of entity floating_point_v7_1_14.floating_point_v7_1_14_viv [\floating_point_v7_1_14_viv(c_xd...]
Compiling architecture xilinx of entity floating_point_v7_1_14.floating_point_v7_1_14 [\floating_point_v7_1_14(c_xdevic...]
Compiling module xil_defaultlib.floating_point_sub
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_14.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_14.compare_ne_im [\compare_ne_im(c_xdevicefamily="...]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_14.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_14.compare_eq [\compare_eq(c_xdevicefamily="art...]
Compiling architecture rtl of entity floating_point_v7_1_14.fp_cmp [\fp_cmp(c_xdevicefamily="artix7"...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture xilinx of entity floating_point_v7_1_14.floating_point_v7_1_14_viv [\floating_point_v7_1_14_viv(c_xd...]
Compiling architecture xilinx of entity floating_point_v7_1_14.floating_point_v7_1_14 [\floating_point_v7_1_14(c_xdevic...]
Compiling module xil_defaultlib.floating_point_lte
Compiling module xil_defaultlib.float_less_than_equal
Compiling module xil_defaultlib.vec_sub
Compiling architecture rtl of entity floating_point_v7_1_14.flt_add [\flt_add(c_xdevicefamily="artix7...]
Compiling architecture xilinx of entity floating_point_v7_1_14.floating_point_v7_1_14_viv [\floating_point_v7_1_14_viv(c_xd...]
Compiling architecture xilinx of entity floating_point_v7_1_14.floating_point_v7_1_14 [\floating_point_v7_1_14(c_xdevic...]
Compiling module xil_defaultlib.floating_point_add
Compiling architecture xilinx of entity floating_point_v7_1_14.floating_point_v7_1_14_viv [\floating_point_v7_1_14_viv(c_xd...]
Compiling architecture xilinx of entity floating_point_v7_1_14.floating_point_v7_1_14 [\floating_point_v7_1_14(c_xdevic...]
Compiling module xil_defaultlib.floating_point_lt
Compiling module xil_defaultlib.float_less_than
Compiling module xil_defaultlib.get_pixel_color_should_draw_arro...
Compiling module xil_defaultlib.vec_add
Compiling module xil_defaultlib.vec_dot
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(length=25)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=8,length=13)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=28)\]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(alumodereg=0,bcascreg=2...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=10,length=0)\]
Compiling architecture rtl of entity floating_point_v7_1_14.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=10,b_wi...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.op_resize [\op_resize(ai_width=10,bi_width=...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.dsp [\dsp(c_xdevicefamily="artix7",c_...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.mult_gen_v12_0_18_viv [\mult_gen_v12_0_18_viv(c_verbosi...]
Compiling architecture synth of entity floating_point_v7_1_14.flt_recip_approx [\flt_recip_approx(c_xdevicefamil...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=7,length=4)\]
Compiling architecture xilinx of entity mult_gen_v12_0_18.op_resize [\op_resize(ai_width=8,bi_width=8...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.dsp [\dsp(c_xdevicefamily="artix7",c_...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.mult_gen_v12_0_18_viv [\mult_gen_v12_0_18_viv(c_verbosi...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=8,length=3)\]
Compiling architecture synth of entity floating_point_v7_1_14.flt_recip_nr [\flt_recip_nr(c_xdevicefamily="a...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=23,length=12)\]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(alumodereg=0,carryinreg...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.op_resize [\op_resize(ai_width=25,bi_width=...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.dsp [\dsp(c_xdevicefamily="artix7",c_...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=34)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=34,length=0)\]
Compiling architecture synth of entity floating_point_v7_1_14.multadd [\multadd(c_xdevicefamily="artix7...]
Compiling architecture synth of entity floating_point_v7_1_14.flt_recip_reduction_calc [\flt_recip_reduction_calc(c_xdev...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.op_resize [\op_resize(ai_width=8,bi_width=8...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.dsp [\dsp(c_xdevicefamily="artix7",c_...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.mult_gen_v12_0_18_viv [\mult_gen_v12_0_18_viv(c_verbosi...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(adreg=0,alumodereg=0,ca...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=18,length=0)\]
Compiling architecture rtl of entity floating_point_v7_1_14.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=25,b_wi...]
Compiling architecture synth of entity floating_point_v7_1_14.multadd [\multadd(c_xdevicefamily="artix7...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=7,length=3)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=8,length=6)\]
Compiling architecture rtl of entity floating_point_v7_1_14.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=25,b_wi...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=26)\]
Compiling architecture synth of entity floating_point_v7_1_14.multadd [\multadd(c_xdevicefamily="artix7...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=22,length=10,fast_i...]
Compiling architecture synth of entity floating_point_v7_1_14.flt_recip_eval [\flt_recip_eval(c_xdevicefamily=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=23,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=46,fast_input=true)...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(alumodereg=0,a_input="C...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.op_resize [\op_resize(ai_width=29,bi_width=...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.dsp [\dsp(c_xdevicefamily="artix7",c_...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=46)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=11,length=4,fast_in...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=57,length=0)\]
Compiling architecture synth of entity floating_point_v7_1_14.multadd [\multadd(c_xdevicefamily="artix7...]
Compiling architecture synth of entity floating_point_v7_1_14.flt_recip_postprocess [\flt_recip_postprocess(c_xdevice...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=9,length=30)\]
Compiling architecture rtl of entity floating_point_v7_1_14.special_detect [\special_detect(c_xdevicefamily=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=2,length=29,fast_in...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(length=29,fast_input=true...]
Compiling architecture synth of entity floating_point_v7_1_14.flt_recip_specialcase [\flt_recip_specialcase(c_xdevice...]
Compiling architecture synth of entity floating_point_v7_1_14.flt_recip_recomb [\flt_recip_recomb(c_xdevicefamil...]
Compiling architecture synth of entity floating_point_v7_1_14.flt_recip [\flt_recip(c_xdevicefamily="arti...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture xilinx of entity floating_point_v7_1_14.floating_point_v7_1_14_viv [\floating_point_v7_1_14_viv(c_xd...]
Compiling architecture xilinx of entity floating_point_v7_1_14.floating_point_v7_1_14 [\floating_point_v7_1_14(c_xdevic...]
Compiling module xil_defaultlib.floating_point_re_sqrt
Compiling module xil_defaultlib.vec_reciprocal_square_root
Compiling module xil_defaultlib.vec_normalize
Compiling module xil_defaultlib.vec_multiply
Compiling module xil_defaultlib.vec_less_than
Compiling module xil_defaultlib.vec_max
Compiling module xil_defaultlib.get_pixel_color_default
Compiling module xil_defaultlib.get_pixel_color_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot get_pixel_color_tb_behav
execute_script: Time (s): cpu = 00:02:06 ; elapsed = 00:00:54 . Memory (MB): peak = 7995.270 ; gain = 0.000 ; free physical = 3404 ; free virtual = 11136
INFO: [USF-XSim-69] 'elaborate' step finished in '54' seconds
launch_simulation: Time (s): cpu = 00:02:06 ; elapsed = 00:00:55 . Memory (MB): peak = 7995.270 ; gain = 0.000 ; free physical = 3404 ; free virtual = 11136
Time resolution is 1 ps
Starting Sim
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/ex_to_float/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/ey_to_float/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/ez_to_float/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/ray_vec_scale/mult_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/ray_vec_scale/mult_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/ray_vec_scale/mult_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/should_render_arrow_mod/scaled_sub_0_sub/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/should_render_arrow_mod/scaled_sub_1_sub/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/should_render_arrow_mod/scaled_sub_comp_lte/mod/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/should_render_arrow_mod/block_pos_normalized_sub/sub_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/should_render_arrow_mod/block_pos_normalized_sub/sub_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/should_render_arrow_mod/block_pos_normalized_sub/sub_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/should_render_arrow_mod/add_a_ray/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/should_render_arrow_mod/add_a_block/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/should_render_arrow_mod/sub_c_ray/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/should_render_arrow_mod/sub_a_block/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/should_render_arrow_mod/add_ud_0/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/should_render_arrow_mod/add_ud_1/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/should_render_arrow_mod/add_lr_0/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/should_render_arrow_mod/add_lr_1/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/should_render_arrow_mod/lt_region_a/mod/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/should_render_arrow_mod/lt_region_c/mod/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/should_render_arrow_mod/lt_ud_0/mod/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/should_render_arrow_mod/lt_ud_1/mod/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/should_render_arrow_mod/lt_lr_0/mod/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/should_render_arrow_mod/lt_lr_1/mod/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/new_origin_add/add_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/new_origin_add/add_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/new_origin_add/add_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/normal_sub/sub_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/normal_sub/sub_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/normal_sub/sub_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/normalize_normal/mod/dot/mult_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/normalize_normal/mod/dot/mult_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/normalize_normal/mod/dot/mult_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/normalize_normal/mod/dot/add_xy/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/normalize_normal/mod/dot/add_z0/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/normalize_normal/mod/dot/add_xyz/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/normalize_normal/mod/mod/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/normalize_normal/mod2/mult_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/normalize_normal/mod2/mult_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/normalize_normal/mod2/mult_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[0].dist_sub/sub_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[0].dist_sub/sub_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[0].dist_sub/sub_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[0].ray_dir_normalize/mod/dot/mult_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[0].ray_dir_normalize/mod/dot/mult_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[0].ray_dir_normalize/mod/dot/mult_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[0].ray_dir_normalize/mod/dot/add_xy/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[0].ray_dir_normalize/mod/dot/add_z0/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[0].ray_dir_normalize/mod/dot/add_xyz/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[0].ray_dir_normalize/mod/mod/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[0].ray_dir_normalize/mod2/mult_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[0].ray_dir_normalize/mod2/mult_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[0].ray_dir_normalize/mod2/mult_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[0].lambert_dot/mult_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[0].lambert_dot/mult_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[0].lambert_dot/mult_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[0].lambert_dot/add_xy/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[0].lambert_dot/add_z0/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[0].lambert_dot/add_xyz/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[0].light_intense_mat_mult_multiply/multiply_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[0].light_intense_mat_mult_multiply/multiply_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[0].light_intense_mat_mult_multiply/multiply_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[0].lambert_scale_multiply/multiply_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[0].lambert_scale_multiply/multiply_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[0].lambert_scale_multiply/multiply_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[1].dist_sub/sub_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[1].dist_sub/sub_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[1].dist_sub/sub_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[1].ray_dir_normalize/mod/dot/mult_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[1].ray_dir_normalize/mod/dot/mult_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[1].ray_dir_normalize/mod/dot/mult_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[1].ray_dir_normalize/mod/dot/add_xy/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[1].ray_dir_normalize/mod/dot/add_z0/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[1].ray_dir_normalize/mod/dot/add_xyz/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[1].ray_dir_normalize/mod/mod/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[1].ray_dir_normalize/mod2/mult_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[1].ray_dir_normalize/mod2/mult_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[1].ray_dir_normalize/mod2/mult_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[1].lambert_dot/mult_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[1].lambert_dot/mult_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[1].lambert_dot/mult_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[1].lambert_dot/add_xy/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[1].lambert_dot/add_z0/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[1].lambert_dot/add_xyz/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[1].light_intense_mat_mult_multiply/multiply_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[1].light_intense_mat_mult_multiply/multiply_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[1].light_intense_mat_mult_multiply/multiply_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[1].lambert_scale_multiply/multiply_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[1].lambert_scale_multiply/multiply_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[1].lambert_scale_multiply/multiply_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[2].dist_sub/sub_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[2].dist_sub/sub_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[2].dist_sub/sub_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[2].ray_dir_normalize/mod/dot/mult_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[2].ray_dir_normalize/mod/dot/mult_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[2].ray_dir_normalize/mod/dot/mult_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[2].ray_dir_normalize/mod/dot/add_xy/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[2].ray_dir_normalize/mod/dot/add_z0/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[2].ray_dir_normalize/mod/dot/add_xyz/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[2].ray_dir_normalize/mod/mod/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[2].ray_dir_normalize/mod2/mult_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[2].ray_dir_normalize/mod2/mult_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[2].ray_dir_normalize/mod2/mult_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[2].lambert_dot/mult_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[2].lambert_dot/mult_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[2].lambert_dot/mult_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[2].lambert_dot/add_xy/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[2].lambert_dot/add_z0/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[2].lambert_dot/add_xyz/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[2].light_intense_mat_mult_multiply/multiply_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[2].light_intense_mat_mult_multiply/multiply_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[2].light_intense_mat_mult_multiply/multiply_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[2].lambert_scale_multiply/multiply_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[2].lambert_scale_multiply/multiply_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[2].lambert_scale_multiply/multiply_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/r_total_0_add/add_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/r_total_0_add/add_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/r_total_0_add/add_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/r_total_add/add_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/r_total_add/add_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/r_total_add/add_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/min_rgb_max/less_than/mod_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/min_rgb_max/less_than/mod_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/min_rgb_max/less_than/mod_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 115 ns  Iteration: 4  Process: /get_pixel_color_tb/mod/normalize_normal/mod/dot/add_xy/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /media/koops/VIVADO/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 115 ns  Iteration: 4  Process: /get_pixel_color_tb/mod/genblk1[0].ray_dir_normalize/mod/dot/add_xy/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /media/koops/VIVADO/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 115 ns  Iteration: 4  Process: /get_pixel_color_tb/mod/genblk1[1].ray_dir_normalize/mod/dot/add_xy/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /media/koops/VIVADO/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 115 ns  Iteration: 4  Process: /get_pixel_color_tb/mod/genblk1[2].ray_dir_normalize/mod/dot/add_xy/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /media/koops/VIVADO/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
BLOCK POS IS 1155596288 1155596288 1148846080
BLOCK POS IS 1155596288 1155596288 1147207680
NORMALIZED BLOCK POS          0          0 1148846080
NORMALIZED BLOCK POS          0          0 1147207680
SHOULD_RENDER? 0
SHOULD_RENDER? 0
OUTPUT         342: 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000
OUTPUT         343: 00000000000000000000000000000001 00000000000000000000000000000000 00000000000000000000000000000000
relaunch_sim: Time (s): cpu = 00:02:17 ; elapsed = 00:01:03 . Memory (MB): peak = 7995.270 ; gain = 0.000 ; free physical = 3303 ; free virtual = 11035
relaunch_sim
Command: launch_simulation -step compile -simset float_test -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'get_pixel_color_tb'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/media/koops/VIVADO/float_ip/float_testing_vivado/float_testing_vivado.sim/float_test/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'float_test'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/media/koops/VIVADO/float_ip/float_testing_vivado/float_testing_vivado.sim/float_test/behav/xsim'
xvlog --incr --relax -L uvm -prj get_pixel_color_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/media/koops/VIVADO/huah_cubed_3drender/src/float_functions.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vec_reciprocal_square_root
INFO: [VRFC 10-311] analyzing module vec_scale
INFO: [VRFC 10-311] analyzing module vec_add
INFO: [VRFC 10-311] analyzing module vec_divide
INFO: [VRFC 10-311] analyzing module vec_multiply
INFO: [VRFC 10-311] analyzing module vec_sub
INFO: [VRFC 10-311] analyzing module vec_dot
INFO: [VRFC 10-311] analyzing module vec_normalize
INFO: [VRFC 10-311] analyzing module float_less_than
INFO: [VRFC 10-311] analyzing module vec_less_than
INFO: [VRFC 10-311] analyzing module float_less_than_equal
INFO: [VRFC 10-311] analyzing module float_equals
INFO: [VRFC 10-311] analyzing module vec_comp
INFO: [VRFC 10-311] analyzing module vec_max
INFO: [VRFC 10-311] analyzing module vec_min
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/media/koops/VIVADO/huah_cubed_3drender/src/get_pixel_color.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module get_pixel_color
INFO: [VRFC 10-311] analyzing module get_pixel_color_should_draw_arrow
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/media/koops/VIVADO/huah_cubed_3drender/sim/get_pixel_color_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module get_pixel_color_tb
xvhdl --incr --relax -prj get_pixel_color_tb_vhdl.prj
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
Command: launch_simulation -step elaborate -simset float_test -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'get_pixel_color_tb'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/media/koops/VIVADO/float_ip/float_testing_vivado/float_testing_vivado.sim/float_test/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'float_test'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/media/koops/VIVADO/float_ip/float_testing_vivado/float_testing_vivado.sim/float_test/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L xbip_utils_v3_0_10 -L axi_utils_v2_0_6 -L xbip_pipe_v3_0_6 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_dsp48_addsub_v3_0_6 -L xbip_dsp48_multadd_v3_0_6 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_18 -L floating_point_v7_1_14 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot get_pixel_color_tb_behav xil_defaultlib.get_pixel_color_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2022.1
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /media/koops/VIVADO/Vivado/2022.1/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L xbip_utils_v3_0_10 -L axi_utils_v2_0_6 -L xbip_pipe_v3_0_6 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_dsp48_addsub_v3_0_6 -L xbip_dsp48_multadd_v3_0_6 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_18 -L floating_point_v7_1_14 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot get_pixel_color_tb_behav xil_defaultlib.get_pixel_color_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 3 for port 'block_dir' [/media/koops/VIVADO/huah_cubed_3drender/sim/get_pixel_color_tb.sv:51]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'rgb_valid' [/media/koops/VIVADO/huah_cubed_3drender/sim/get_pixel_color_tb.sv:63]
WARNING: [VRFC 10-3091] actual bit length 64 differs from formal bit length 32 for port 's_axis_a_tdata' [/media/koops/VIVADO/huah_cubed_3drender/src/get_pixel_color.sv:49]
WARNING: [VRFC 10-3091] actual bit length 64 differs from formal bit length 32 for port 's_axis_a_tdata' [/media/koops/VIVADO/huah_cubed_3drender/src/get_pixel_color.sv:59]
WARNING: [VRFC 10-3091] actual bit length 64 differs from formal bit length 32 for port 's_axis_a_tdata' [/media/koops/VIVADO/huah_cubed_3drender/src/get_pixel_color.sv:69]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package floating_point_v7_1_14.floating_point_v7_1_14_viv_comp
Compiling package ieee.numeric_std
Compiling package xbip_utils_v3_0_10.xbip_utils_v3_0_10_pkg
Compiling package axi_utils_v2_0_6.axi_utils_v2_0_6_pkg
Compiling package floating_point_v7_1_14.floating_point_v7_1_14_consts
Compiling package ieee.math_real
Compiling package floating_point_v7_1_14.floating_point_v7_1_14_exp_table...
Compiling package mult_gen_v12_0_18.mult_gen_v12_0_18_pkg
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_signed
Compiling package floating_point_v7_1_14.floating_point_v7_1_14_pkg
Compiling package floating_point_v7_1_14.flt_utils
Compiling package floating_point_v7_1_14.vt2mutils
Compiling package floating_point_v7_1_14.vt2mcomps
Compiling package unisim.vcomponents
Compiling package xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv_comp
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package mult_gen_v12_0_18.dsp_pkg
Compiling package floating_point_v7_1_14.flt_recipsqrt_sp_sqrt_r_rom
Compiling architecture muxcy_v of entity unisim.MUXCY [muxcy_default]
Compiling architecture xorcy_v of entity unisim.XORCY [xorcy_default]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=31,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=32)\]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=4)\]
Compiling architecture rtl of entity floating_point_v7_1_14.norm_zero_det [\norm_zero_det(data_width=7,norm...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=4,fast_input=true)\]
Compiling architecture rtl of entity floating_point_v7_1_14.mux4 [\mux4(c_xdevicefamily="artix7",w...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=2,length=2)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(fast_input=true)\]
Compiling architecture rtl of entity floating_point_v7_1_14.mux4 [\mux4(c_xdevicefamily="artix7",w...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=2)\]
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture fde_v of entity unisim.FDE [fde_default]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=8,length=0,fast_inp...]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [delay_default]
Compiling architecture rtl of entity floating_point_v7_1_14.lead_zero_encode [\lead_zero_encode(c_xdevicefamil...]
Compiling architecture rtl of entity floating_point_v7_1_14.shift_msb_first [\shift_msb_first(a_width=32,resu...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=8)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=8,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=11,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=12)\]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=11)\]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=14,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=25,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=3,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=2,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=2,length=0,fast_inp...]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture rtl of entity floating_point_v7_1_14.flt_round_bit [\flt_round_bit(c_xdevicefamily="...]
Compiling architecture rtl of entity floating_point_v7_1_14.renorm_and_round_logic [\renorm_and_round_logic(c_xdevic...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(length=5)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(length=2)\]
Compiling architecture synth of entity floating_point_v7_1_14.fix_to_flt_conv_exp [\fix_to_flt_conv_exp(c_xdevicefa...]
Compiling architecture synth of entity floating_point_v7_1_14.flt_dec_op [\flt_dec_op(c_xdevicefamily="art...]
Compiling architecture struct of entity floating_point_v7_1_14.fix_to_flt_conv [\fix_to_flt_conv(c_xdevicefamily...]
Compiling module unisims_ver.x_lut1_mux2
Compiling module unisims_ver.LUT1
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=32,length=0)\]
Compiling architecture xilinx of entity floating_point_v7_1_14.floating_point_v7_1_14_viv [\floating_point_v7_1_14_viv(c_xd...]
Compiling architecture xilinx of entity floating_point_v7_1_14.floating_point_v7_1_14 [\floating_point_v7_1_14(c_xdevic...]
Compiling module xil_defaultlib.floating_point_sint32_to_float
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=26,fast_input=true)...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=2,fast_input=true)\]
Compiling architecture xilinx of entity mult_gen_v12_0_18.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(alumodereg=0,carryinreg...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(a_input="CASCADE",bcasc...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.op_resize [\op_resize(ai_width=24,bi_width=...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.dsp [\dsp(c_xdevicefamily="artix7",c_...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.mult_gen_v12_0_18_viv [\mult_gen_v12_0_18_viv(c_verbosi...]
Compiling architecture rtl of entity floating_point_v7_1_14.fix_mult_xx [\fix_mult_xx(c_xdevicefamily="ar...]
Compiling architecture rtl of entity floating_point_v7_1_14.fix_mult [\fix_mult(c_xdevicefamily="artix...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=7)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=8,fast_input=true)\]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=4,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_14.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture rtl of entity floating_point_v7_1_14.special_detect [\special_detect(c_xdevicefamily=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(length=4)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=2,length=4,fast_inp...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(length=4,fast_input=true)...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(length=6,fast_input=true)...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=4,length=4,fast_inp...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=8,length=4)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(length=2,fast_input=true)...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=3,fast_input=true)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=4,length=2,fast_inp...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=14)\]
Compiling architecture rtl of entity floating_point_v7_1_14.flt_mult_exp [\flt_mult_exp(c_xdevicefamily="a...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=8,length=2)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=12,length=2,fast_in...]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=12,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=25,length=0,fast_in...]
Compiling architecture rtl of entity floating_point_v7_1_14.flt_round_bit [\flt_round_bit(c_xdevicefamily="...]
Compiling architecture rtl of entity floating_point_v7_1_14.renorm_and_round_logic [\renorm_and_round_logic(c_xdevic...]
Compiling architecture rtl of entity floating_point_v7_1_14.flt_mult_round [\flt_mult_round(c_xdevicefamily=...]
Compiling architecture synth of entity floating_point_v7_1_14.flt_dec_op_lat [\flt_dec_op_lat(c_xdevicefamily=...]
Compiling architecture rtl of entity floating_point_v7_1_14.flt_mult [\flt_mult(c_xdevicefamily="artix...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture xilinx of entity floating_point_v7_1_14.floating_point_v7_1_14_viv [\floating_point_v7_1_14_viv(c_xd...]
Compiling architecture xilinx of entity floating_point_v7_1_14.floating_point_v7_1_14 [\floating_point_v7_1_14(c_xdevic...]
Compiling module xil_defaultlib.floating_point_multiply
Compiling module xil_defaultlib.vec_scale
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=7,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_14.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=24,length=2,fast_in...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=16)\]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(mask="11111111000000000...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=48,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=24,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=16,length=0)\]
Compiling architecture rtl of entity floating_point_v7_1_14.dsp48e1_wrapper [\dsp48e1_wrapper(c_part="xc7a100...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(length=3)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=13,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=27,length=0)\]
Compiling architecture synth of entity floating_point_v7_1_14.align_add_dsp48e1_sgl [\align_add_dsp48e1_sgl(c_xdevice...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000001111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000000000...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=27)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=5)\]
Compiling architecture rtl of entity floating_point_v7_1_14.lead_zero_encode_shift [\lead_zero_encode_shift(ab_fw=24...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=3)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111110010101001011...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00010001010111110000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11101110101000001111...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=2,adreg=0,areg...]
Compiling architecture rtl of entity floating_point_v7_1_14.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=24,c_wi...]
Compiling architecture rtl of entity floating_point_v7_1_14.norm_and_round_dsp48e1_sgl [\norm_and_round_dsp48e1_sgl(c_mu...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10011001100110011001...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111000000001111...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=9,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=9)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=9,length=5)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=10)\]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_14.compare_gt [\compare_gt(c_xdevicefamily="art...]
Compiling architecture synth of entity floating_point_v7_1_14.compare [\compare(c_xdevicefamily="artix7...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=2,length=8,fast_inp...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(length=9,fast_input=true)...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(length=8,fast_input=true)...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(length=3,fast_input=true)...]
Compiling architecture rtl of entity floating_point_v7_1_14.flt_add_exp_sp [\flt_add_exp_sp(c_xdevicefamily=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=23)\]
Compiling architecture rtl of entity floating_point_v7_1_14.flt_add_dsp [\flt_add_dsp(c_xdevicefamily="ar...]
Compiling architecture rtl of entity floating_point_v7_1_14.flt_add [\flt_add(c_xdevicefamily="artix7...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture xilinx of entity floating_point_v7_1_14.floating_point_v7_1_14_viv [\floating_point_v7_1_14_viv(c_xd...]
Compiling architecture xilinx of entity floating_point_v7_1_14.floating_point_v7_1_14 [\floating_point_v7_1_14(c_xdevic...]
Compiling module xil_defaultlib.floating_point_sub
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_14.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_14.compare_ne_im [\compare_ne_im(c_xdevicefamily="...]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_14.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_14.compare_eq [\compare_eq(c_xdevicefamily="art...]
Compiling architecture rtl of entity floating_point_v7_1_14.fp_cmp [\fp_cmp(c_xdevicefamily="artix7"...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture xilinx of entity floating_point_v7_1_14.floating_point_v7_1_14_viv [\floating_point_v7_1_14_viv(c_xd...]
Compiling architecture xilinx of entity floating_point_v7_1_14.floating_point_v7_1_14 [\floating_point_v7_1_14(c_xdevic...]
Compiling module xil_defaultlib.floating_point_lte
Compiling module xil_defaultlib.float_less_than_equal
Compiling module xil_defaultlib.vec_sub
Compiling architecture rtl of entity floating_point_v7_1_14.flt_add [\flt_add(c_xdevicefamily="artix7...]
Compiling architecture xilinx of entity floating_point_v7_1_14.floating_point_v7_1_14_viv [\floating_point_v7_1_14_viv(c_xd...]
Compiling architecture xilinx of entity floating_point_v7_1_14.floating_point_v7_1_14 [\floating_point_v7_1_14(c_xdevic...]
Compiling module xil_defaultlib.floating_point_add
Compiling architecture xilinx of entity floating_point_v7_1_14.floating_point_v7_1_14_viv [\floating_point_v7_1_14_viv(c_xd...]
Compiling architecture xilinx of entity floating_point_v7_1_14.floating_point_v7_1_14 [\floating_point_v7_1_14(c_xdevic...]
Compiling module xil_defaultlib.floating_point_lt
Compiling module xil_defaultlib.float_less_than
Compiling module xil_defaultlib.get_pixel_color_should_draw_arro...
Compiling module xil_defaultlib.vec_add
Compiling module xil_defaultlib.vec_dot
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(length=25)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=8,length=13)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=28)\]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(alumodereg=0,bcascreg=2...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=10,length=0)\]
Compiling architecture rtl of entity floating_point_v7_1_14.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=10,b_wi...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.op_resize [\op_resize(ai_width=10,bi_width=...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.dsp [\dsp(c_xdevicefamily="artix7",c_...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.mult_gen_v12_0_18_viv [\mult_gen_v12_0_18_viv(c_verbosi...]
Compiling architecture synth of entity floating_point_v7_1_14.flt_recip_approx [\flt_recip_approx(c_xdevicefamil...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=7,length=4)\]
Compiling architecture xilinx of entity mult_gen_v12_0_18.op_resize [\op_resize(ai_width=8,bi_width=8...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.dsp [\dsp(c_xdevicefamily="artix7",c_...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.mult_gen_v12_0_18_viv [\mult_gen_v12_0_18_viv(c_verbosi...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=8,length=3)\]
Compiling architecture synth of entity floating_point_v7_1_14.flt_recip_nr [\flt_recip_nr(c_xdevicefamily="a...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=23,length=12)\]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(alumodereg=0,carryinreg...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.op_resize [\op_resize(ai_width=25,bi_width=...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.dsp [\dsp(c_xdevicefamily="artix7",c_...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=34)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=34,length=0)\]
Compiling architecture synth of entity floating_point_v7_1_14.multadd [\multadd(c_xdevicefamily="artix7...]
Compiling architecture synth of entity floating_point_v7_1_14.flt_recip_reduction_calc [\flt_recip_reduction_calc(c_xdev...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.op_resize [\op_resize(ai_width=8,bi_width=8...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.dsp [\dsp(c_xdevicefamily="artix7",c_...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.mult_gen_v12_0_18_viv [\mult_gen_v12_0_18_viv(c_verbosi...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(adreg=0,alumodereg=0,ca...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=18,length=0)\]
Compiling architecture rtl of entity floating_point_v7_1_14.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=25,b_wi...]
Compiling architecture synth of entity floating_point_v7_1_14.multadd [\multadd(c_xdevicefamily="artix7...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=7,length=3)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=8,length=6)\]
Compiling architecture rtl of entity floating_point_v7_1_14.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=25,b_wi...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=26)\]
Compiling architecture synth of entity floating_point_v7_1_14.multadd [\multadd(c_xdevicefamily="artix7...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=22,length=10,fast_i...]
Compiling architecture synth of entity floating_point_v7_1_14.flt_recip_eval [\flt_recip_eval(c_xdevicefamily=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=23,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=46,fast_input=true)...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(alumodereg=0,a_input="C...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.op_resize [\op_resize(ai_width=29,bi_width=...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.dsp [\dsp(c_xdevicefamily="artix7",c_...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=46)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=11,length=4,fast_in...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=57,length=0)\]
Compiling architecture synth of entity floating_point_v7_1_14.multadd [\multadd(c_xdevicefamily="artix7...]
Compiling architecture synth of entity floating_point_v7_1_14.flt_recip_postprocess [\flt_recip_postprocess(c_xdevice...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=9,length=30)\]
Compiling architecture rtl of entity floating_point_v7_1_14.special_detect [\special_detect(c_xdevicefamily=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=2,length=29,fast_in...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(length=29,fast_input=true...]
Compiling architecture synth of entity floating_point_v7_1_14.flt_recip_specialcase [\flt_recip_specialcase(c_xdevice...]
Compiling architecture synth of entity floating_point_v7_1_14.flt_recip_recomb [\flt_recip_recomb(c_xdevicefamil...]
Compiling architecture synth of entity floating_point_v7_1_14.flt_recip [\flt_recip(c_xdevicefamily="arti...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture xilinx of entity floating_point_v7_1_14.floating_point_v7_1_14_viv [\floating_point_v7_1_14_viv(c_xd...]
Compiling architecture xilinx of entity floating_point_v7_1_14.floating_point_v7_1_14 [\floating_point_v7_1_14(c_xdevic...]
Compiling module xil_defaultlib.floating_point_re_sqrt
Compiling module xil_defaultlib.vec_reciprocal_square_root
Compiling module xil_defaultlib.vec_normalize
Compiling module xil_defaultlib.vec_multiply
Compiling module xil_defaultlib.vec_less_than
Compiling module xil_defaultlib.vec_max
Compiling module xil_defaultlib.get_pixel_color_default
Compiling module xil_defaultlib.get_pixel_color_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot get_pixel_color_tb_behav
execute_script: Time (s): cpu = 00:01:59 ; elapsed = 00:00:48 . Memory (MB): peak = 7995.270 ; gain = 0.000 ; free physical = 3494 ; free virtual = 11201
INFO: [USF-XSim-69] 'elaborate' step finished in '48' seconds
launch_simulation: Time (s): cpu = 00:01:59 ; elapsed = 00:00:48 . Memory (MB): peak = 7995.270 ; gain = 0.000 ; free physical = 3494 ; free virtual = 11201
Time resolution is 1 ps
Starting Sim
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/ex_to_float/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/ey_to_float/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/ez_to_float/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/ray_vec_scale/mult_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/ray_vec_scale/mult_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/ray_vec_scale/mult_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/should_render_arrow_mod/scaled_sub_0_sub/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/should_render_arrow_mod/scaled_sub_1_sub/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/should_render_arrow_mod/scaled_sub_comp_lte/mod/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/should_render_arrow_mod/block_pos_normalized_sub/sub_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/should_render_arrow_mod/block_pos_normalized_sub/sub_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/should_render_arrow_mod/block_pos_normalized_sub/sub_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/should_render_arrow_mod/add_a_ray/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/should_render_arrow_mod/add_a_block/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/should_render_arrow_mod/sub_c_ray/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/should_render_arrow_mod/sub_a_block/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/should_render_arrow_mod/add_ud_0/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/should_render_arrow_mod/add_ud_1/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/should_render_arrow_mod/add_lr_0/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/should_render_arrow_mod/add_lr_1/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/should_render_arrow_mod/lt_region_a/mod/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/should_render_arrow_mod/lt_region_c/mod/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/should_render_arrow_mod/lt_ud_0/mod/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/should_render_arrow_mod/lt_ud_1/mod/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/should_render_arrow_mod/lt_lr_0/mod/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/should_render_arrow_mod/lt_lr_1/mod/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/new_origin_add/add_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/new_origin_add/add_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/new_origin_add/add_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/normal_sub/sub_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/normal_sub/sub_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/normal_sub/sub_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/normalize_normal/mod/dot/mult_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/normalize_normal/mod/dot/mult_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/normalize_normal/mod/dot/mult_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/normalize_normal/mod/dot/add_xy/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/normalize_normal/mod/dot/add_z0/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/normalize_normal/mod/dot/add_xyz/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/normalize_normal/mod/mod/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/normalize_normal/mod2/mult_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/normalize_normal/mod2/mult_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/normalize_normal/mod2/mult_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[0].dist_sub/sub_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[0].dist_sub/sub_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[0].dist_sub/sub_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[0].ray_dir_normalize/mod/dot/mult_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[0].ray_dir_normalize/mod/dot/mult_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[0].ray_dir_normalize/mod/dot/mult_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[0].ray_dir_normalize/mod/dot/add_xy/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[0].ray_dir_normalize/mod/dot/add_z0/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[0].ray_dir_normalize/mod/dot/add_xyz/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[0].ray_dir_normalize/mod/mod/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[0].ray_dir_normalize/mod2/mult_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[0].ray_dir_normalize/mod2/mult_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[0].ray_dir_normalize/mod2/mult_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[0].lambert_dot/mult_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[0].lambert_dot/mult_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[0].lambert_dot/mult_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[0].lambert_dot/add_xy/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[0].lambert_dot/add_z0/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[0].lambert_dot/add_xyz/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[0].light_intense_mat_mult_multiply/multiply_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[0].light_intense_mat_mult_multiply/multiply_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[0].light_intense_mat_mult_multiply/multiply_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[0].lambert_scale_multiply/multiply_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[0].lambert_scale_multiply/multiply_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[0].lambert_scale_multiply/multiply_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[1].dist_sub/sub_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[1].dist_sub/sub_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[1].dist_sub/sub_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[1].ray_dir_normalize/mod/dot/mult_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[1].ray_dir_normalize/mod/dot/mult_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[1].ray_dir_normalize/mod/dot/mult_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[1].ray_dir_normalize/mod/dot/add_xy/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[1].ray_dir_normalize/mod/dot/add_z0/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[1].ray_dir_normalize/mod/dot/add_xyz/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[1].ray_dir_normalize/mod/mod/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[1].ray_dir_normalize/mod2/mult_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[1].ray_dir_normalize/mod2/mult_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[1].ray_dir_normalize/mod2/mult_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[1].lambert_dot/mult_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[1].lambert_dot/mult_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[1].lambert_dot/mult_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[1].lambert_dot/add_xy/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[1].lambert_dot/add_z0/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[1].lambert_dot/add_xyz/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[1].light_intense_mat_mult_multiply/multiply_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[1].light_intense_mat_mult_multiply/multiply_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[1].light_intense_mat_mult_multiply/multiply_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[1].lambert_scale_multiply/multiply_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[1].lambert_scale_multiply/multiply_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[1].lambert_scale_multiply/multiply_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[2].dist_sub/sub_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[2].dist_sub/sub_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[2].dist_sub/sub_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[2].ray_dir_normalize/mod/dot/mult_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[2].ray_dir_normalize/mod/dot/mult_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[2].ray_dir_normalize/mod/dot/mult_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[2].ray_dir_normalize/mod/dot/add_xy/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[2].ray_dir_normalize/mod/dot/add_z0/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[2].ray_dir_normalize/mod/dot/add_xyz/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[2].ray_dir_normalize/mod/mod/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[2].ray_dir_normalize/mod2/mult_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[2].ray_dir_normalize/mod2/mult_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[2].ray_dir_normalize/mod2/mult_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[2].lambert_dot/mult_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[2].lambert_dot/mult_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[2].lambert_dot/mult_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[2].lambert_dot/add_xy/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[2].lambert_dot/add_z0/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[2].lambert_dot/add_xyz/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[2].light_intense_mat_mult_multiply/multiply_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[2].light_intense_mat_mult_multiply/multiply_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[2].light_intense_mat_mult_multiply/multiply_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[2].lambert_scale_multiply/multiply_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[2].lambert_scale_multiply/multiply_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[2].lambert_scale_multiply/multiply_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/r_total_0_add/add_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/r_total_0_add/add_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/r_total_0_add/add_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/r_total_add/add_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/r_total_add/add_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/r_total_add/add_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/min_rgb_max/less_than/mod_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/min_rgb_max/less_than/mod_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/min_rgb_max/less_than/mod_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 115 ns  Iteration: 4  Process: /get_pixel_color_tb/mod/normalize_normal/mod/dot/add_xy/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /media/koops/VIVADO/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 115 ns  Iteration: 4  Process: /get_pixel_color_tb/mod/genblk1[0].ray_dir_normalize/mod/dot/add_xy/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /media/koops/VIVADO/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 115 ns  Iteration: 4  Process: /get_pixel_color_tb/mod/genblk1[1].ray_dir_normalize/mod/dot/add_xy/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /media/koops/VIVADO/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 115 ns  Iteration: 4  Process: /get_pixel_color_tb/mod/genblk1[2].ray_dir_normalize/mod/dot/add_xy/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /media/koops/VIVADO/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
BLOCK POS IS 1155596288 1155596288 1148846080
BLOCK POS IS 1155596288 1155596288 1147207680
NORMALIZED BLOCK POS 00000000000000000000000000000000 00000000000000000000000000000000 01000100011110100000000000000000
NORMALIZED BLOCK POS 00000000000000000000000000000000 00000000000000000000000000000000 01000100011000010000000000000000
SHOULD_RENDER? 0
SHOULD_RENDER? 0
OUTPUT         342: 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000
OUTPUT         343: 00000000000000000000000000000001 00000000000000000000000000000000 00000000000000000000000000000000
relaunch_sim: Time (s): cpu = 00:02:09 ; elapsed = 00:00:57 . Memory (MB): peak = 7995.270 ; gain = 0.000 ; free physical = 3380 ; free virtual = 11090
relaunch_sim
Command: launch_simulation -step compile -simset float_test -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'get_pixel_color_tb'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/media/koops/VIVADO/float_ip/float_testing_vivado/float_testing_vivado.sim/float_test/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'float_test'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/media/koops/VIVADO/float_ip/float_testing_vivado/float_testing_vivado.sim/float_test/behav/xsim'
xvlog --incr --relax -L uvm -prj get_pixel_color_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/media/koops/VIVADO/huah_cubed_3drender/src/float_functions.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vec_reciprocal_square_root
INFO: [VRFC 10-311] analyzing module vec_scale
INFO: [VRFC 10-311] analyzing module vec_add
INFO: [VRFC 10-311] analyzing module vec_divide
INFO: [VRFC 10-311] analyzing module vec_multiply
INFO: [VRFC 10-311] analyzing module vec_sub
INFO: [VRFC 10-311] analyzing module vec_dot
INFO: [VRFC 10-311] analyzing module vec_normalize
INFO: [VRFC 10-311] analyzing module float_less_than
INFO: [VRFC 10-311] analyzing module vec_less_than
INFO: [VRFC 10-311] analyzing module float_less_than_equal
INFO: [VRFC 10-311] analyzing module float_equals
INFO: [VRFC 10-311] analyzing module vec_comp
INFO: [VRFC 10-311] analyzing module vec_max
INFO: [VRFC 10-311] analyzing module vec_min
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/media/koops/VIVADO/huah_cubed_3drender/src/get_pixel_color.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module get_pixel_color
INFO: [VRFC 10-311] analyzing module get_pixel_color_should_draw_arrow
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/media/koops/VIVADO/huah_cubed_3drender/sim/get_pixel_color_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module get_pixel_color_tb
xvhdl --incr --relax -prj get_pixel_color_tb_vhdl.prj
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
Command: launch_simulation -step elaborate -simset float_test -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'get_pixel_color_tb'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/media/koops/VIVADO/float_ip/float_testing_vivado/float_testing_vivado.sim/float_test/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'float_test'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/media/koops/VIVADO/float_ip/float_testing_vivado/float_testing_vivado.sim/float_test/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L xbip_utils_v3_0_10 -L axi_utils_v2_0_6 -L xbip_pipe_v3_0_6 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_dsp48_addsub_v3_0_6 -L xbip_dsp48_multadd_v3_0_6 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_18 -L floating_point_v7_1_14 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot get_pixel_color_tb_behav xil_defaultlib.get_pixel_color_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2022.1
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /media/koops/VIVADO/Vivado/2022.1/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L xbip_utils_v3_0_10 -L axi_utils_v2_0_6 -L xbip_pipe_v3_0_6 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_dsp48_addsub_v3_0_6 -L xbip_dsp48_multadd_v3_0_6 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_18 -L floating_point_v7_1_14 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot get_pixel_color_tb_behav xil_defaultlib.get_pixel_color_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 3 for port 'block_dir' [/media/koops/VIVADO/huah_cubed_3drender/sim/get_pixel_color_tb.sv:51]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'rgb_valid' [/media/koops/VIVADO/huah_cubed_3drender/sim/get_pixel_color_tb.sv:63]
WARNING: [VRFC 10-3091] actual bit length 64 differs from formal bit length 32 for port 's_axis_a_tdata' [/media/koops/VIVADO/huah_cubed_3drender/src/get_pixel_color.sv:49]
WARNING: [VRFC 10-3091] actual bit length 64 differs from formal bit length 32 for port 's_axis_a_tdata' [/media/koops/VIVADO/huah_cubed_3drender/src/get_pixel_color.sv:59]
WARNING: [VRFC 10-3091] actual bit length 64 differs from formal bit length 32 for port 's_axis_a_tdata' [/media/koops/VIVADO/huah_cubed_3drender/src/get_pixel_color.sv:69]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package floating_point_v7_1_14.floating_point_v7_1_14_viv_comp
Compiling package ieee.numeric_std
Compiling package xbip_utils_v3_0_10.xbip_utils_v3_0_10_pkg
Compiling package axi_utils_v2_0_6.axi_utils_v2_0_6_pkg
Compiling package floating_point_v7_1_14.floating_point_v7_1_14_consts
Compiling package ieee.math_real
Compiling package floating_point_v7_1_14.floating_point_v7_1_14_exp_table...
Compiling package mult_gen_v12_0_18.mult_gen_v12_0_18_pkg
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_signed
Compiling package floating_point_v7_1_14.floating_point_v7_1_14_pkg
Compiling package floating_point_v7_1_14.flt_utils
Compiling package floating_point_v7_1_14.vt2mutils
Compiling package floating_point_v7_1_14.vt2mcomps
Compiling package unisim.vcomponents
Compiling package xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv_comp
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package mult_gen_v12_0_18.dsp_pkg
Compiling package floating_point_v7_1_14.flt_recipsqrt_sp_sqrt_r_rom
Compiling architecture muxcy_v of entity unisim.MUXCY [muxcy_default]
Compiling architecture xorcy_v of entity unisim.XORCY [xorcy_default]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=31,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=32)\]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=4)\]
Compiling architecture rtl of entity floating_point_v7_1_14.norm_zero_det [\norm_zero_det(data_width=7,norm...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=4,fast_input=true)\]
Compiling architecture rtl of entity floating_point_v7_1_14.mux4 [\mux4(c_xdevicefamily="artix7",w...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=2,length=2)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(fast_input=true)\]
Compiling architecture rtl of entity floating_point_v7_1_14.mux4 [\mux4(c_xdevicefamily="artix7",w...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=2)\]
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture fde_v of entity unisim.FDE [fde_default]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=8,length=0,fast_inp...]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [delay_default]
Compiling architecture rtl of entity floating_point_v7_1_14.lead_zero_encode [\lead_zero_encode(c_xdevicefamil...]
Compiling architecture rtl of entity floating_point_v7_1_14.shift_msb_first [\shift_msb_first(a_width=32,resu...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=8)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=8,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=11,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=12)\]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=11)\]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=14,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=25,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=3,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=2,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=2,length=0,fast_inp...]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture rtl of entity floating_point_v7_1_14.flt_round_bit [\flt_round_bit(c_xdevicefamily="...]
Compiling architecture rtl of entity floating_point_v7_1_14.renorm_and_round_logic [\renorm_and_round_logic(c_xdevic...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(length=5)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(length=2)\]
Compiling architecture synth of entity floating_point_v7_1_14.fix_to_flt_conv_exp [\fix_to_flt_conv_exp(c_xdevicefa...]
Compiling architecture synth of entity floating_point_v7_1_14.flt_dec_op [\flt_dec_op(c_xdevicefamily="art...]
Compiling architecture struct of entity floating_point_v7_1_14.fix_to_flt_conv [\fix_to_flt_conv(c_xdevicefamily...]
Compiling module unisims_ver.x_lut1_mux2
Compiling module unisims_ver.LUT1
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=32,length=0)\]
Compiling architecture xilinx of entity floating_point_v7_1_14.floating_point_v7_1_14_viv [\floating_point_v7_1_14_viv(c_xd...]
Compiling architecture xilinx of entity floating_point_v7_1_14.floating_point_v7_1_14 [\floating_point_v7_1_14(c_xdevic...]
Compiling module xil_defaultlib.floating_point_sint32_to_float
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=26,fast_input=true)...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=2,fast_input=true)\]
Compiling architecture xilinx of entity mult_gen_v12_0_18.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(alumodereg=0,carryinreg...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(a_input="CASCADE",bcasc...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.op_resize [\op_resize(ai_width=24,bi_width=...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.dsp [\dsp(c_xdevicefamily="artix7",c_...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.mult_gen_v12_0_18_viv [\mult_gen_v12_0_18_viv(c_verbosi...]
Compiling architecture rtl of entity floating_point_v7_1_14.fix_mult_xx [\fix_mult_xx(c_xdevicefamily="ar...]
Compiling architecture rtl of entity floating_point_v7_1_14.fix_mult [\fix_mult(c_xdevicefamily="artix...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=7)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=8,fast_input=true)\]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=4,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_14.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture rtl of entity floating_point_v7_1_14.special_detect [\special_detect(c_xdevicefamily=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(length=4)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=2,length=4,fast_inp...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(length=4,fast_input=true)...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(length=6,fast_input=true)...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=4,length=4,fast_inp...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=8,length=4)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(length=2,fast_input=true)...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=3,fast_input=true)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=4,length=2,fast_inp...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=14)\]
Compiling architecture rtl of entity floating_point_v7_1_14.flt_mult_exp [\flt_mult_exp(c_xdevicefamily="a...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=8,length=2)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=12,length=2,fast_in...]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=12,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=25,length=0,fast_in...]
Compiling architecture rtl of entity floating_point_v7_1_14.flt_round_bit [\flt_round_bit(c_xdevicefamily="...]
Compiling architecture rtl of entity floating_point_v7_1_14.renorm_and_round_logic [\renorm_and_round_logic(c_xdevic...]
Compiling architecture rtl of entity floating_point_v7_1_14.flt_mult_round [\flt_mult_round(c_xdevicefamily=...]
Compiling architecture synth of entity floating_point_v7_1_14.flt_dec_op_lat [\flt_dec_op_lat(c_xdevicefamily=...]
Compiling architecture rtl of entity floating_point_v7_1_14.flt_mult [\flt_mult(c_xdevicefamily="artix...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture xilinx of entity floating_point_v7_1_14.floating_point_v7_1_14_viv [\floating_point_v7_1_14_viv(c_xd...]
Compiling architecture xilinx of entity floating_point_v7_1_14.floating_point_v7_1_14 [\floating_point_v7_1_14(c_xdevic...]
Compiling module xil_defaultlib.floating_point_multiply
Compiling module xil_defaultlib.vec_scale
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=7,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_14.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=24,length=2,fast_in...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=16)\]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(mask="11111111000000000...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=48,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=24,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=16,length=0)\]
Compiling architecture rtl of entity floating_point_v7_1_14.dsp48e1_wrapper [\dsp48e1_wrapper(c_part="xc7a100...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(length=3)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=13,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=27,length=0)\]
Compiling architecture synth of entity floating_point_v7_1_14.align_add_dsp48e1_sgl [\align_add_dsp48e1_sgl(c_xdevice...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000001111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000000000...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=27)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=5)\]
Compiling architecture rtl of entity floating_point_v7_1_14.lead_zero_encode_shift [\lead_zero_encode_shift(ab_fw=24...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=3)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111110010101001011...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00010001010111110000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11101110101000001111...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=2,adreg=0,areg...]
Compiling architecture rtl of entity floating_point_v7_1_14.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=24,c_wi...]
Compiling architecture rtl of entity floating_point_v7_1_14.norm_and_round_dsp48e1_sgl [\norm_and_round_dsp48e1_sgl(c_mu...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10011001100110011001...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111000000001111...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=9,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=9)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=9,length=5)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=10)\]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_14.compare_gt [\compare_gt(c_xdevicefamily="art...]
Compiling architecture synth of entity floating_point_v7_1_14.compare [\compare(c_xdevicefamily="artix7...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=2,length=8,fast_inp...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(length=9,fast_input=true)...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(length=8,fast_input=true)...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(length=3,fast_input=true)...]
Compiling architecture rtl of entity floating_point_v7_1_14.flt_add_exp_sp [\flt_add_exp_sp(c_xdevicefamily=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=23)\]
Compiling architecture rtl of entity floating_point_v7_1_14.flt_add_dsp [\flt_add_dsp(c_xdevicefamily="ar...]
Compiling architecture rtl of entity floating_point_v7_1_14.flt_add [\flt_add(c_xdevicefamily="artix7...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture xilinx of entity floating_point_v7_1_14.floating_point_v7_1_14_viv [\floating_point_v7_1_14_viv(c_xd...]
Compiling architecture xilinx of entity floating_point_v7_1_14.floating_point_v7_1_14 [\floating_point_v7_1_14(c_xdevic...]
Compiling module xil_defaultlib.floating_point_sub
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_14.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_14.compare_ne_im [\compare_ne_im(c_xdevicefamily="...]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_14.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_14.compare_eq [\compare_eq(c_xdevicefamily="art...]
Compiling architecture rtl of entity floating_point_v7_1_14.fp_cmp [\fp_cmp(c_xdevicefamily="artix7"...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture xilinx of entity floating_point_v7_1_14.floating_point_v7_1_14_viv [\floating_point_v7_1_14_viv(c_xd...]
Compiling architecture xilinx of entity floating_point_v7_1_14.floating_point_v7_1_14 [\floating_point_v7_1_14(c_xdevic...]
Compiling module xil_defaultlib.floating_point_lte
Compiling module xil_defaultlib.float_less_than_equal
Compiling module xil_defaultlib.vec_sub
Compiling architecture rtl of entity floating_point_v7_1_14.flt_add [\flt_add(c_xdevicefamily="artix7...]
Compiling architecture xilinx of entity floating_point_v7_1_14.floating_point_v7_1_14_viv [\floating_point_v7_1_14_viv(c_xd...]
Compiling architecture xilinx of entity floating_point_v7_1_14.floating_point_v7_1_14 [\floating_point_v7_1_14(c_xdevic...]
Compiling module xil_defaultlib.floating_point_add
Compiling architecture xilinx of entity floating_point_v7_1_14.floating_point_v7_1_14_viv [\floating_point_v7_1_14_viv(c_xd...]
Compiling architecture xilinx of entity floating_point_v7_1_14.floating_point_v7_1_14 [\floating_point_v7_1_14(c_xdevic...]
Compiling module xil_defaultlib.floating_point_lt
Compiling module xil_defaultlib.float_less_than
Compiling module xil_defaultlib.get_pixel_color_should_draw_arro...
Compiling module xil_defaultlib.vec_add
Compiling module xil_defaultlib.vec_dot
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(length=25)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=8,length=13)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=28)\]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(alumodereg=0,bcascreg=2...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=10,length=0)\]
Compiling architecture rtl of entity floating_point_v7_1_14.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=10,b_wi...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.op_resize [\op_resize(ai_width=10,bi_width=...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.dsp [\dsp(c_xdevicefamily="artix7",c_...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.mult_gen_v12_0_18_viv [\mult_gen_v12_0_18_viv(c_verbosi...]
Compiling architecture synth of entity floating_point_v7_1_14.flt_recip_approx [\flt_recip_approx(c_xdevicefamil...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=7,length=4)\]
Compiling architecture xilinx of entity mult_gen_v12_0_18.op_resize [\op_resize(ai_width=8,bi_width=8...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.dsp [\dsp(c_xdevicefamily="artix7",c_...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.mult_gen_v12_0_18_viv [\mult_gen_v12_0_18_viv(c_verbosi...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=8,length=3)\]
Compiling architecture synth of entity floating_point_v7_1_14.flt_recip_nr [\flt_recip_nr(c_xdevicefamily="a...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=23,length=12)\]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(alumodereg=0,carryinreg...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.op_resize [\op_resize(ai_width=25,bi_width=...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.dsp [\dsp(c_xdevicefamily="artix7",c_...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=34)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=34,length=0)\]
Compiling architecture synth of entity floating_point_v7_1_14.multadd [\multadd(c_xdevicefamily="artix7...]
Compiling architecture synth of entity floating_point_v7_1_14.flt_recip_reduction_calc [\flt_recip_reduction_calc(c_xdev...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.op_resize [\op_resize(ai_width=8,bi_width=8...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.dsp [\dsp(c_xdevicefamily="artix7",c_...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.mult_gen_v12_0_18_viv [\mult_gen_v12_0_18_viv(c_verbosi...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(adreg=0,alumodereg=0,ca...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=18,length=0)\]
Compiling architecture rtl of entity floating_point_v7_1_14.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=25,b_wi...]
Compiling architecture synth of entity floating_point_v7_1_14.multadd [\multadd(c_xdevicefamily="artix7...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=7,length=3)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=8,length=6)\]
Compiling architecture rtl of entity floating_point_v7_1_14.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=25,b_wi...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=26)\]
Compiling architecture synth of entity floating_point_v7_1_14.multadd [\multadd(c_xdevicefamily="artix7...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=22,length=10,fast_i...]
Compiling architecture synth of entity floating_point_v7_1_14.flt_recip_eval [\flt_recip_eval(c_xdevicefamily=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=23,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=46,fast_input=true)...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(alumodereg=0,a_input="C...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.op_resize [\op_resize(ai_width=29,bi_width=...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.dsp [\dsp(c_xdevicefamily="artix7",c_...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=46)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=11,length=4,fast_in...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=57,length=0)\]
Compiling architecture synth of entity floating_point_v7_1_14.multadd [\multadd(c_xdevicefamily="artix7...]
Compiling architecture synth of entity floating_point_v7_1_14.flt_recip_postprocess [\flt_recip_postprocess(c_xdevice...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=9,length=30)\]
Compiling architecture rtl of entity floating_point_v7_1_14.special_detect [\special_detect(c_xdevicefamily=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=2,length=29,fast_in...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(length=29,fast_input=true...]
Compiling architecture synth of entity floating_point_v7_1_14.flt_recip_specialcase [\flt_recip_specialcase(c_xdevice...]
Compiling architecture synth of entity floating_point_v7_1_14.flt_recip_recomb [\flt_recip_recomb(c_xdevicefamil...]
Compiling architecture synth of entity floating_point_v7_1_14.flt_recip [\flt_recip(c_xdevicefamily="arti...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture xilinx of entity floating_point_v7_1_14.floating_point_v7_1_14_viv [\floating_point_v7_1_14_viv(c_xd...]
Compiling architecture xilinx of entity floating_point_v7_1_14.floating_point_v7_1_14 [\floating_point_v7_1_14(c_xdevic...]
Compiling module xil_defaultlib.floating_point_re_sqrt
Compiling module xil_defaultlib.vec_reciprocal_square_root
Compiling module xil_defaultlib.vec_normalize
Compiling module xil_defaultlib.vec_multiply
Compiling module xil_defaultlib.vec_less_than
Compiling module xil_defaultlib.vec_max
Compiling module xil_defaultlib.get_pixel_color_default
Compiling module xil_defaultlib.get_pixel_color_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot get_pixel_color_tb_behav
execute_script: Time (s): cpu = 00:01:59 ; elapsed = 00:00:51 . Memory (MB): peak = 8052.293 ; gain = 0.000 ; free physical = 3435 ; free virtual = 11167
INFO: [USF-XSim-69] 'elaborate' step finished in '51' seconds
launch_simulation: Time (s): cpu = 00:01:59 ; elapsed = 00:00:51 . Memory (MB): peak = 8052.293 ; gain = 0.000 ; free physical = 3435 ; free virtual = 11167
Time resolution is 1 ps
Starting Sim
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/ex_to_float/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/ey_to_float/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/ez_to_float/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/ray_vec_scale/mult_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/ray_vec_scale/mult_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/ray_vec_scale/mult_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/should_render_arrow_mod/scaled_sub_0_sub/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/should_render_arrow_mod/scaled_sub_1_sub/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/should_render_arrow_mod/scaled_sub_comp_lte/mod/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/should_render_arrow_mod/block_pos_normalized_sub/sub_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/should_render_arrow_mod/block_pos_normalized_sub/sub_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/should_render_arrow_mod/block_pos_normalized_sub/sub_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/should_render_arrow_mod/add_a_ray/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/should_render_arrow_mod/add_a_block/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/should_render_arrow_mod/sub_c_ray/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/should_render_arrow_mod/sub_a_block/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/should_render_arrow_mod/add_ud_0/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/should_render_arrow_mod/add_ud_1/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/should_render_arrow_mod/add_lr_0/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/should_render_arrow_mod/add_lr_1/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/should_render_arrow_mod/lt_region_a/mod/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/should_render_arrow_mod/lt_region_c/mod/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/should_render_arrow_mod/lt_ud_0/mod/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/should_render_arrow_mod/lt_ud_1/mod/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/should_render_arrow_mod/lt_lr_0/mod/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/should_render_arrow_mod/lt_lr_1/mod/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/new_origin_add/add_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/new_origin_add/add_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/new_origin_add/add_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/normal_sub/sub_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/normal_sub/sub_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/normal_sub/sub_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/normalize_normal/mod/dot/mult_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/normalize_normal/mod/dot/mult_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/normalize_normal/mod/dot/mult_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/normalize_normal/mod/dot/add_xy/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/normalize_normal/mod/dot/add_z0/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/normalize_normal/mod/dot/add_xyz/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/normalize_normal/mod/mod/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/normalize_normal/mod2/mult_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/normalize_normal/mod2/mult_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/normalize_normal/mod2/mult_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[0].dist_sub/sub_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[0].dist_sub/sub_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[0].dist_sub/sub_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[0].ray_dir_normalize/mod/dot/mult_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[0].ray_dir_normalize/mod/dot/mult_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[0].ray_dir_normalize/mod/dot/mult_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[0].ray_dir_normalize/mod/dot/add_xy/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[0].ray_dir_normalize/mod/dot/add_z0/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[0].ray_dir_normalize/mod/dot/add_xyz/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[0].ray_dir_normalize/mod/mod/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[0].ray_dir_normalize/mod2/mult_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[0].ray_dir_normalize/mod2/mult_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[0].ray_dir_normalize/mod2/mult_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[0].lambert_dot/mult_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[0].lambert_dot/mult_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[0].lambert_dot/mult_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[0].lambert_dot/add_xy/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[0].lambert_dot/add_z0/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[0].lambert_dot/add_xyz/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[0].light_intense_mat_mult_multiply/multiply_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[0].light_intense_mat_mult_multiply/multiply_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[0].light_intense_mat_mult_multiply/multiply_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[0].lambert_scale_multiply/multiply_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[0].lambert_scale_multiply/multiply_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[0].lambert_scale_multiply/multiply_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[1].dist_sub/sub_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[1].dist_sub/sub_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[1].dist_sub/sub_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[1].ray_dir_normalize/mod/dot/mult_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[1].ray_dir_normalize/mod/dot/mult_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[1].ray_dir_normalize/mod/dot/mult_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[1].ray_dir_normalize/mod/dot/add_xy/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[1].ray_dir_normalize/mod/dot/add_z0/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[1].ray_dir_normalize/mod/dot/add_xyz/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[1].ray_dir_normalize/mod/mod/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[1].ray_dir_normalize/mod2/mult_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[1].ray_dir_normalize/mod2/mult_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[1].ray_dir_normalize/mod2/mult_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[1].lambert_dot/mult_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[1].lambert_dot/mult_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[1].lambert_dot/mult_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[1].lambert_dot/add_xy/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[1].lambert_dot/add_z0/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[1].lambert_dot/add_xyz/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[1].light_intense_mat_mult_multiply/multiply_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[1].light_intense_mat_mult_multiply/multiply_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[1].light_intense_mat_mult_multiply/multiply_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[1].lambert_scale_multiply/multiply_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[1].lambert_scale_multiply/multiply_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[1].lambert_scale_multiply/multiply_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[2].dist_sub/sub_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[2].dist_sub/sub_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[2].dist_sub/sub_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[2].ray_dir_normalize/mod/dot/mult_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[2].ray_dir_normalize/mod/dot/mult_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[2].ray_dir_normalize/mod/dot/mult_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[2].ray_dir_normalize/mod/dot/add_xy/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[2].ray_dir_normalize/mod/dot/add_z0/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[2].ray_dir_normalize/mod/dot/add_xyz/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[2].ray_dir_normalize/mod/mod/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[2].ray_dir_normalize/mod2/mult_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[2].ray_dir_normalize/mod2/mult_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[2].ray_dir_normalize/mod2/mult_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[2].lambert_dot/mult_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[2].lambert_dot/mult_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[2].lambert_dot/mult_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[2].lambert_dot/add_xy/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[2].lambert_dot/add_z0/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[2].lambert_dot/add_xyz/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[2].light_intense_mat_mult_multiply/multiply_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[2].light_intense_mat_mult_multiply/multiply_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[2].light_intense_mat_mult_multiply/multiply_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[2].lambert_scale_multiply/multiply_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[2].lambert_scale_multiply/multiply_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[2].lambert_scale_multiply/multiply_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/r_total_0_add/add_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/r_total_0_add/add_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/r_total_0_add/add_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/r_total_add/add_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/r_total_add/add_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/r_total_add/add_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/min_rgb_max/less_than/mod_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/min_rgb_max/less_than/mod_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/min_rgb_max/less_than/mod_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 115 ns  Iteration: 4  Process: /get_pixel_color_tb/mod/normalize_normal/mod/dot/add_xy/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /media/koops/VIVADO/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 115 ns  Iteration: 4  Process: /get_pixel_color_tb/mod/genblk1[0].ray_dir_normalize/mod/dot/add_xy/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /media/koops/VIVADO/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 115 ns  Iteration: 4  Process: /get_pixel_color_tb/mod/genblk1[1].ray_dir_normalize/mod/dot/add_xy/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /media/koops/VIVADO/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 115 ns  Iteration: 4  Process: /get_pixel_color_tb/mod/genblk1[2].ray_dir_normalize/mod/dot/add_xy/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /media/koops/VIVADO/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
BLOCK POS IS 1155596288 1155596288 1148846080
BLOCK POS IS 1155596288 1155596288 1147207680
UDLR 11000010101000000000000000000000 01000010101000000000000000000000 11000010101000000000000000000000 01000010101000000000000000000000
UDLR 11000010101000000000000000000000 01000010101000000000000000000000 11000010101000000000000000000000 01000010101000000000000000000000
SHOULD_RENDER? 0
SHOULD_RENDER? 0
OUTPUT         342: 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000
OUTPUT         343: 00000000000000000000000000000001 00000000000000000000000000000000 00000000000000000000000000000000
relaunch_sim: Time (s): cpu = 00:02:07 ; elapsed = 00:00:59 . Memory (MB): peak = 8052.293 ; gain = 0.000 ; free physical = 3338 ; free virtual = 11072
relaunch_sim
Command: launch_simulation -step compile -simset float_test -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'get_pixel_color_tb'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/media/koops/VIVADO/float_ip/float_testing_vivado/float_testing_vivado.sim/float_test/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'float_test'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/media/koops/VIVADO/float_ip/float_testing_vivado/float_testing_vivado.sim/float_test/behav/xsim'
xvlog --incr --relax -L uvm -prj get_pixel_color_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/media/koops/VIVADO/huah_cubed_3drender/src/float_functions.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vec_reciprocal_square_root
INFO: [VRFC 10-311] analyzing module vec_scale
INFO: [VRFC 10-311] analyzing module vec_add
INFO: [VRFC 10-311] analyzing module vec_divide
INFO: [VRFC 10-311] analyzing module vec_multiply
INFO: [VRFC 10-311] analyzing module vec_sub
INFO: [VRFC 10-311] analyzing module vec_dot
INFO: [VRFC 10-311] analyzing module vec_normalize
INFO: [VRFC 10-311] analyzing module float_less_than
INFO: [VRFC 10-311] analyzing module vec_less_than
INFO: [VRFC 10-311] analyzing module float_less_than_equal
INFO: [VRFC 10-311] analyzing module float_equals
INFO: [VRFC 10-311] analyzing module vec_comp
INFO: [VRFC 10-311] analyzing module vec_max
INFO: [VRFC 10-311] analyzing module vec_min
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/media/koops/VIVADO/huah_cubed_3drender/src/get_pixel_color.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module get_pixel_color
INFO: [VRFC 10-311] analyzing module get_pixel_color_should_draw_arrow
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/media/koops/VIVADO/huah_cubed_3drender/sim/get_pixel_color_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module get_pixel_color_tb
xvhdl --incr --relax -prj get_pixel_color_tb_vhdl.prj
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
Command: launch_simulation -step elaborate -simset float_test -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'get_pixel_color_tb'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/media/koops/VIVADO/float_ip/float_testing_vivado/float_testing_vivado.sim/float_test/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'float_test'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/media/koops/VIVADO/float_ip/float_testing_vivado/float_testing_vivado.sim/float_test/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L xbip_utils_v3_0_10 -L axi_utils_v2_0_6 -L xbip_pipe_v3_0_6 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_dsp48_addsub_v3_0_6 -L xbip_dsp48_multadd_v3_0_6 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_18 -L floating_point_v7_1_14 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot get_pixel_color_tb_behav xil_defaultlib.get_pixel_color_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2022.1
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /media/koops/VIVADO/Vivado/2022.1/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L xbip_utils_v3_0_10 -L axi_utils_v2_0_6 -L xbip_pipe_v3_0_6 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_dsp48_addsub_v3_0_6 -L xbip_dsp48_multadd_v3_0_6 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_18 -L floating_point_v7_1_14 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot get_pixel_color_tb_behav xil_defaultlib.get_pixel_color_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 3 for port 'block_dir' [/media/koops/VIVADO/huah_cubed_3drender/sim/get_pixel_color_tb.sv:51]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'rgb_valid' [/media/koops/VIVADO/huah_cubed_3drender/sim/get_pixel_color_tb.sv:63]
WARNING: [VRFC 10-3091] actual bit length 64 differs from formal bit length 32 for port 's_axis_a_tdata' [/media/koops/VIVADO/huah_cubed_3drender/src/get_pixel_color.sv:49]
WARNING: [VRFC 10-3091] actual bit length 64 differs from formal bit length 32 for port 's_axis_a_tdata' [/media/koops/VIVADO/huah_cubed_3drender/src/get_pixel_color.sv:59]
WARNING: [VRFC 10-3091] actual bit length 64 differs from formal bit length 32 for port 's_axis_a_tdata' [/media/koops/VIVADO/huah_cubed_3drender/src/get_pixel_color.sv:69]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package floating_point_v7_1_14.floating_point_v7_1_14_viv_comp
Compiling package ieee.numeric_std
Compiling package xbip_utils_v3_0_10.xbip_utils_v3_0_10_pkg
Compiling package axi_utils_v2_0_6.axi_utils_v2_0_6_pkg
Compiling package floating_point_v7_1_14.floating_point_v7_1_14_consts
Compiling package ieee.math_real
Compiling package floating_point_v7_1_14.floating_point_v7_1_14_exp_table...
Compiling package mult_gen_v12_0_18.mult_gen_v12_0_18_pkg
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_signed
Compiling package floating_point_v7_1_14.floating_point_v7_1_14_pkg
Compiling package floating_point_v7_1_14.flt_utils
Compiling package floating_point_v7_1_14.vt2mutils
Compiling package floating_point_v7_1_14.vt2mcomps
Compiling package unisim.vcomponents
Compiling package xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv_comp
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package mult_gen_v12_0_18.dsp_pkg
Compiling package floating_point_v7_1_14.flt_recipsqrt_sp_sqrt_r_rom
Compiling architecture muxcy_v of entity unisim.MUXCY [muxcy_default]
Compiling architecture xorcy_v of entity unisim.XORCY [xorcy_default]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=31,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=32)\]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=4)\]
Compiling architecture rtl of entity floating_point_v7_1_14.norm_zero_det [\norm_zero_det(data_width=7,norm...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=4,fast_input=true)\]
Compiling architecture rtl of entity floating_point_v7_1_14.mux4 [\mux4(c_xdevicefamily="artix7",w...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=2,length=2)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(fast_input=true)\]
Compiling architecture rtl of entity floating_point_v7_1_14.mux4 [\mux4(c_xdevicefamily="artix7",w...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=2)\]
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture fde_v of entity unisim.FDE [fde_default]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=8,length=0,fast_inp...]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [delay_default]
Compiling architecture rtl of entity floating_point_v7_1_14.lead_zero_encode [\lead_zero_encode(c_xdevicefamil...]
Compiling architecture rtl of entity floating_point_v7_1_14.shift_msb_first [\shift_msb_first(a_width=32,resu...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=8)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=8,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=11,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=12)\]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=11)\]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=14,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=25,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=3,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=2,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=2,length=0,fast_inp...]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture rtl of entity floating_point_v7_1_14.flt_round_bit [\flt_round_bit(c_xdevicefamily="...]
Compiling architecture rtl of entity floating_point_v7_1_14.renorm_and_round_logic [\renorm_and_round_logic(c_xdevic...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(length=5)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(length=2)\]
Compiling architecture synth of entity floating_point_v7_1_14.fix_to_flt_conv_exp [\fix_to_flt_conv_exp(c_xdevicefa...]
Compiling architecture synth of entity floating_point_v7_1_14.flt_dec_op [\flt_dec_op(c_xdevicefamily="art...]
Compiling architecture struct of entity floating_point_v7_1_14.fix_to_flt_conv [\fix_to_flt_conv(c_xdevicefamily...]
Compiling module unisims_ver.x_lut1_mux2
Compiling module unisims_ver.LUT1
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=32,length=0)\]
Compiling architecture xilinx of entity floating_point_v7_1_14.floating_point_v7_1_14_viv [\floating_point_v7_1_14_viv(c_xd...]
Compiling architecture xilinx of entity floating_point_v7_1_14.floating_point_v7_1_14 [\floating_point_v7_1_14(c_xdevic...]
Compiling module xil_defaultlib.floating_point_sint32_to_float
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=26,fast_input=true)...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=2,fast_input=true)\]
Compiling architecture xilinx of entity mult_gen_v12_0_18.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(alumodereg=0,carryinreg...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(a_input="CASCADE",bcasc...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.op_resize [\op_resize(ai_width=24,bi_width=...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.dsp [\dsp(c_xdevicefamily="artix7",c_...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.mult_gen_v12_0_18_viv [\mult_gen_v12_0_18_viv(c_verbosi...]
Compiling architecture rtl of entity floating_point_v7_1_14.fix_mult_xx [\fix_mult_xx(c_xdevicefamily="ar...]
Compiling architecture rtl of entity floating_point_v7_1_14.fix_mult [\fix_mult(c_xdevicefamily="artix...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=7)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=8,fast_input=true)\]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=4,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_14.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture rtl of entity floating_point_v7_1_14.special_detect [\special_detect(c_xdevicefamily=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(length=4)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=2,length=4,fast_inp...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(length=4,fast_input=true)...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(length=6,fast_input=true)...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=4,length=4,fast_inp...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=8,length=4)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(length=2,fast_input=true)...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=3,fast_input=true)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=4,length=2,fast_inp...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=14)\]
Compiling architecture rtl of entity floating_point_v7_1_14.flt_mult_exp [\flt_mult_exp(c_xdevicefamily="a...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=8,length=2)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=12,length=2,fast_in...]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=12,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=25,length=0,fast_in...]
Compiling architecture rtl of entity floating_point_v7_1_14.flt_round_bit [\flt_round_bit(c_xdevicefamily="...]
Compiling architecture rtl of entity floating_point_v7_1_14.renorm_and_round_logic [\renorm_and_round_logic(c_xdevic...]
Compiling architecture rtl of entity floating_point_v7_1_14.flt_mult_round [\flt_mult_round(c_xdevicefamily=...]
Compiling architecture synth of entity floating_point_v7_1_14.flt_dec_op_lat [\flt_dec_op_lat(c_xdevicefamily=...]
Compiling architecture rtl of entity floating_point_v7_1_14.flt_mult [\flt_mult(c_xdevicefamily="artix...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture xilinx of entity floating_point_v7_1_14.floating_point_v7_1_14_viv [\floating_point_v7_1_14_viv(c_xd...]
Compiling architecture xilinx of entity floating_point_v7_1_14.floating_point_v7_1_14 [\floating_point_v7_1_14(c_xdevic...]
Compiling module xil_defaultlib.floating_point_multiply
Compiling module xil_defaultlib.vec_scale
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=7,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_14.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=24,length=2,fast_in...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=16)\]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(mask="11111111000000000...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=48,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=24,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=16,length=0)\]
Compiling architecture rtl of entity floating_point_v7_1_14.dsp48e1_wrapper [\dsp48e1_wrapper(c_part="xc7a100...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(length=3)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=13,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=27,length=0)\]
Compiling architecture synth of entity floating_point_v7_1_14.align_add_dsp48e1_sgl [\align_add_dsp48e1_sgl(c_xdevice...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000001111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000000000...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=27)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=5)\]
Compiling architecture rtl of entity floating_point_v7_1_14.lead_zero_encode_shift [\lead_zero_encode_shift(ab_fw=24...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=3)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111110010101001011...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00010001010111110000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11101110101000001111...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=2,adreg=0,areg...]
Compiling architecture rtl of entity floating_point_v7_1_14.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=24,c_wi...]
Compiling architecture rtl of entity floating_point_v7_1_14.norm_and_round_dsp48e1_sgl [\norm_and_round_dsp48e1_sgl(c_mu...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10011001100110011001...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111000000001111...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=9,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=9)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=9,length=5)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=10)\]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_14.compare_gt [\compare_gt(c_xdevicefamily="art...]
Compiling architecture synth of entity floating_point_v7_1_14.compare [\compare(c_xdevicefamily="artix7...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=2,length=8,fast_inp...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(length=9,fast_input=true)...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(length=8,fast_input=true)...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(length=3,fast_input=true)...]
Compiling architecture rtl of entity floating_point_v7_1_14.flt_add_exp_sp [\flt_add_exp_sp(c_xdevicefamily=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=23)\]
Compiling architecture rtl of entity floating_point_v7_1_14.flt_add_dsp [\flt_add_dsp(c_xdevicefamily="ar...]
Compiling architecture rtl of entity floating_point_v7_1_14.flt_add [\flt_add(c_xdevicefamily="artix7...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture xilinx of entity floating_point_v7_1_14.floating_point_v7_1_14_viv [\floating_point_v7_1_14_viv(c_xd...]
Compiling architecture xilinx of entity floating_point_v7_1_14.floating_point_v7_1_14 [\floating_point_v7_1_14(c_xdevic...]
Compiling module xil_defaultlib.floating_point_sub
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_14.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_14.compare_ne_im [\compare_ne_im(c_xdevicefamily="...]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_14.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_14.compare_eq [\compare_eq(c_xdevicefamily="art...]
Compiling architecture rtl of entity floating_point_v7_1_14.fp_cmp [\fp_cmp(c_xdevicefamily="artix7"...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture xilinx of entity floating_point_v7_1_14.floating_point_v7_1_14_viv [\floating_point_v7_1_14_viv(c_xd...]
Compiling architecture xilinx of entity floating_point_v7_1_14.floating_point_v7_1_14 [\floating_point_v7_1_14(c_xdevic...]
Compiling module xil_defaultlib.floating_point_lte
Compiling module xil_defaultlib.float_less_than_equal
Compiling module xil_defaultlib.vec_sub
Compiling architecture rtl of entity floating_point_v7_1_14.flt_add [\flt_add(c_xdevicefamily="artix7...]
Compiling architecture xilinx of entity floating_point_v7_1_14.floating_point_v7_1_14_viv [\floating_point_v7_1_14_viv(c_xd...]
Compiling architecture xilinx of entity floating_point_v7_1_14.floating_point_v7_1_14 [\floating_point_v7_1_14(c_xdevic...]
Compiling module xil_defaultlib.floating_point_add
Compiling architecture xilinx of entity floating_point_v7_1_14.floating_point_v7_1_14_viv [\floating_point_v7_1_14_viv(c_xd...]
Compiling architecture xilinx of entity floating_point_v7_1_14.floating_point_v7_1_14 [\floating_point_v7_1_14(c_xdevic...]
Compiling module xil_defaultlib.floating_point_lt
Compiling module xil_defaultlib.float_less_than
Compiling module xil_defaultlib.get_pixel_color_should_draw_arro...
Compiling module xil_defaultlib.vec_add
Compiling module xil_defaultlib.vec_dot
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(length=25)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=8,length=13)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=28)\]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(alumodereg=0,bcascreg=2...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=10,length=0)\]
Compiling architecture rtl of entity floating_point_v7_1_14.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=10,b_wi...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.op_resize [\op_resize(ai_width=10,bi_width=...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.dsp [\dsp(c_xdevicefamily="artix7",c_...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.mult_gen_v12_0_18_viv [\mult_gen_v12_0_18_viv(c_verbosi...]
Compiling architecture synth of entity floating_point_v7_1_14.flt_recip_approx [\flt_recip_approx(c_xdevicefamil...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=7,length=4)\]
Compiling architecture xilinx of entity mult_gen_v12_0_18.op_resize [\op_resize(ai_width=8,bi_width=8...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.dsp [\dsp(c_xdevicefamily="artix7",c_...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.mult_gen_v12_0_18_viv [\mult_gen_v12_0_18_viv(c_verbosi...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=8,length=3)\]
Compiling architecture synth of entity floating_point_v7_1_14.flt_recip_nr [\flt_recip_nr(c_xdevicefamily="a...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=23,length=12)\]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(alumodereg=0,carryinreg...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.op_resize [\op_resize(ai_width=25,bi_width=...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.dsp [\dsp(c_xdevicefamily="artix7",c_...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=34)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=34,length=0)\]
Compiling architecture synth of entity floating_point_v7_1_14.multadd [\multadd(c_xdevicefamily="artix7...]
Compiling architecture synth of entity floating_point_v7_1_14.flt_recip_reduction_calc [\flt_recip_reduction_calc(c_xdev...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.op_resize [\op_resize(ai_width=8,bi_width=8...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.dsp [\dsp(c_xdevicefamily="artix7",c_...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.mult_gen_v12_0_18_viv [\mult_gen_v12_0_18_viv(c_verbosi...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(adreg=0,alumodereg=0,ca...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=18,length=0)\]
Compiling architecture rtl of entity floating_point_v7_1_14.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=25,b_wi...]
Compiling architecture synth of entity floating_point_v7_1_14.multadd [\multadd(c_xdevicefamily="artix7...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=7,length=3)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=8,length=6)\]
Compiling architecture rtl of entity floating_point_v7_1_14.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=25,b_wi...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=26)\]
Compiling architecture synth of entity floating_point_v7_1_14.multadd [\multadd(c_xdevicefamily="artix7...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=22,length=10,fast_i...]
Compiling architecture synth of entity floating_point_v7_1_14.flt_recip_eval [\flt_recip_eval(c_xdevicefamily=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=23,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=46,fast_input=true)...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(alumodereg=0,a_input="C...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.op_resize [\op_resize(ai_width=29,bi_width=...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.dsp [\dsp(c_xdevicefamily="artix7",c_...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=46)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=11,length=4,fast_in...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=57,length=0)\]
Compiling architecture synth of entity floating_point_v7_1_14.multadd [\multadd(c_xdevicefamily="artix7...]
Compiling architecture synth of entity floating_point_v7_1_14.flt_recip_postprocess [\flt_recip_postprocess(c_xdevice...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=9,length=30)\]
Compiling architecture rtl of entity floating_point_v7_1_14.special_detect [\special_detect(c_xdevicefamily=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=2,length=29,fast_in...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(length=29,fast_input=true...]
Compiling architecture synth of entity floating_point_v7_1_14.flt_recip_specialcase [\flt_recip_specialcase(c_xdevice...]
Compiling architecture synth of entity floating_point_v7_1_14.flt_recip_recomb [\flt_recip_recomb(c_xdevicefamil...]
Compiling architecture synth of entity floating_point_v7_1_14.flt_recip [\flt_recip(c_xdevicefamily="arti...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture xilinx of entity floating_point_v7_1_14.floating_point_v7_1_14_viv [\floating_point_v7_1_14_viv(c_xd...]
Compiling architecture xilinx of entity floating_point_v7_1_14.floating_point_v7_1_14 [\floating_point_v7_1_14(c_xdevic...]
Compiling module xil_defaultlib.floating_point_re_sqrt
Compiling module xil_defaultlib.vec_reciprocal_square_root
Compiling module xil_defaultlib.vec_normalize
Compiling module xil_defaultlib.vec_multiply
Compiling module xil_defaultlib.vec_less_than
Compiling module xil_defaultlib.vec_max
Compiling module xil_defaultlib.get_pixel_color_default
Compiling module xil_defaultlib.get_pixel_color_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot get_pixel_color_tb_behav
execute_script: Time (s): cpu = 00:01:52 ; elapsed = 00:00:46 . Memory (MB): peak = 8108.320 ; gain = 0.000 ; free physical = 3424 ; free virtual = 11101
INFO: [USF-XSim-69] 'elaborate' step finished in '47' seconds
launch_simulation: Time (s): cpu = 00:01:52 ; elapsed = 00:00:47 . Memory (MB): peak = 8108.320 ; gain = 0.000 ; free physical = 3424 ; free virtual = 11101
Time resolution is 1 ps
Starting Sim
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/ex_to_float/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/ey_to_float/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/ez_to_float/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/ray_vec_scale/mult_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/ray_vec_scale/mult_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/ray_vec_scale/mult_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/should_render_arrow_mod/scaled_sub_0_sub/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/should_render_arrow_mod/scaled_sub_1_sub/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/should_render_arrow_mod/scaled_sub_comp_lte/mod/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/should_render_arrow_mod/block_pos_normalized_sub/sub_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/should_render_arrow_mod/block_pos_normalized_sub/sub_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/should_render_arrow_mod/block_pos_normalized_sub/sub_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/should_render_arrow_mod/add_a_ray/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/should_render_arrow_mod/add_a_block/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/should_render_arrow_mod/sub_c_ray/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/should_render_arrow_mod/sub_a_block/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/should_render_arrow_mod/add_ud_0/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/should_render_arrow_mod/add_ud_1/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/should_render_arrow_mod/add_lr_0/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/should_render_arrow_mod/add_lr_1/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/should_render_arrow_mod/lt_region_a/mod/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/should_render_arrow_mod/lt_region_c/mod/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/should_render_arrow_mod/lt_ud_0/mod/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/should_render_arrow_mod/lt_ud_1/mod/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/should_render_arrow_mod/lt_lr_0/mod/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/should_render_arrow_mod/lt_lr_1/mod/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/should_render_arrow_mod/x_ray_block_less_than_lt/mod/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/should_render_arrow_mod/y_ray_block_less_than_lt/mod/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/new_origin_add/add_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/new_origin_add/add_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/new_origin_add/add_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/normal_sub/sub_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/normal_sub/sub_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/normal_sub/sub_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/normalize_normal/mod/dot/mult_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/normalize_normal/mod/dot/mult_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/normalize_normal/mod/dot/mult_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/normalize_normal/mod/dot/add_xy/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/normalize_normal/mod/dot/add_z0/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/normalize_normal/mod/dot/add_xyz/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/normalize_normal/mod/mod/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/normalize_normal/mod2/mult_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/normalize_normal/mod2/mult_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/normalize_normal/mod2/mult_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[0].dist_sub/sub_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[0].dist_sub/sub_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[0].dist_sub/sub_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[0].ray_dir_normalize/mod/dot/mult_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[0].ray_dir_normalize/mod/dot/mult_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[0].ray_dir_normalize/mod/dot/mult_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[0].ray_dir_normalize/mod/dot/add_xy/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[0].ray_dir_normalize/mod/dot/add_z0/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[0].ray_dir_normalize/mod/dot/add_xyz/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[0].ray_dir_normalize/mod/mod/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[0].ray_dir_normalize/mod2/mult_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[0].ray_dir_normalize/mod2/mult_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[0].ray_dir_normalize/mod2/mult_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[0].lambert_dot/mult_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[0].lambert_dot/mult_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[0].lambert_dot/mult_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[0].lambert_dot/add_xy/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[0].lambert_dot/add_z0/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[0].lambert_dot/add_xyz/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[0].light_intense_mat_mult_multiply/multiply_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[0].light_intense_mat_mult_multiply/multiply_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[0].light_intense_mat_mult_multiply/multiply_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[0].lambert_scale_multiply/multiply_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[0].lambert_scale_multiply/multiply_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[0].lambert_scale_multiply/multiply_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[1].dist_sub/sub_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[1].dist_sub/sub_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[1].dist_sub/sub_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[1].ray_dir_normalize/mod/dot/mult_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[1].ray_dir_normalize/mod/dot/mult_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[1].ray_dir_normalize/mod/dot/mult_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[1].ray_dir_normalize/mod/dot/add_xy/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[1].ray_dir_normalize/mod/dot/add_z0/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[1].ray_dir_normalize/mod/dot/add_xyz/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[1].ray_dir_normalize/mod/mod/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[1].ray_dir_normalize/mod2/mult_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[1].ray_dir_normalize/mod2/mult_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[1].ray_dir_normalize/mod2/mult_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[1].lambert_dot/mult_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[1].lambert_dot/mult_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[1].lambert_dot/mult_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[1].lambert_dot/add_xy/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[1].lambert_dot/add_z0/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[1].lambert_dot/add_xyz/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[1].light_intense_mat_mult_multiply/multiply_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[1].light_intense_mat_mult_multiply/multiply_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[1].light_intense_mat_mult_multiply/multiply_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[1].lambert_scale_multiply/multiply_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[1].lambert_scale_multiply/multiply_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[1].lambert_scale_multiply/multiply_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[2].dist_sub/sub_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[2].dist_sub/sub_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[2].dist_sub/sub_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[2].ray_dir_normalize/mod/dot/mult_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[2].ray_dir_normalize/mod/dot/mult_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[2].ray_dir_normalize/mod/dot/mult_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[2].ray_dir_normalize/mod/dot/add_xy/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[2].ray_dir_normalize/mod/dot/add_z0/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[2].ray_dir_normalize/mod/dot/add_xyz/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[2].ray_dir_normalize/mod/mod/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[2].ray_dir_normalize/mod2/mult_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[2].ray_dir_normalize/mod2/mult_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[2].ray_dir_normalize/mod2/mult_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[2].lambert_dot/mult_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[2].lambert_dot/mult_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[2].lambert_dot/mult_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[2].lambert_dot/add_xy/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[2].lambert_dot/add_z0/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[2].lambert_dot/add_xyz/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[2].light_intense_mat_mult_multiply/multiply_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[2].light_intense_mat_mult_multiply/multiply_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[2].light_intense_mat_mult_multiply/multiply_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[2].lambert_scale_multiply/multiply_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[2].lambert_scale_multiply/multiply_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[2].lambert_scale_multiply/multiply_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/r_total_0_add/add_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/r_total_0_add/add_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/r_total_0_add/add_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/r_total_add/add_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/r_total_add/add_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/r_total_add/add_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/min_rgb_max/less_than/mod_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/min_rgb_max/less_than/mod_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/min_rgb_max/less_than/mod_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 115 ns  Iteration: 4  Process: /get_pixel_color_tb/mod/normalize_normal/mod/dot/add_xy/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /media/koops/VIVADO/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 115 ns  Iteration: 4  Process: /get_pixel_color_tb/mod/genblk1[0].ray_dir_normalize/mod/dot/add_xy/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /media/koops/VIVADO/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 115 ns  Iteration: 4  Process: /get_pixel_color_tb/mod/genblk1[1].ray_dir_normalize/mod/dot/add_xy/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /media/koops/VIVADO/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 115 ns  Iteration: 4  Process: /get_pixel_color_tb/mod/genblk1[2].ray_dir_normalize/mod/dot/add_xy/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /media/koops/VIVADO/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
BLOCK POS IS 1155596288 1155596288 1148846080
BLOCK POS IS 1155596288 1155596288 1147207680
SHOULD_RENDER? 0
SHOULD_RENDER? 0
OUTPUT         342: 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000
OUTPUT         343: 00000000000000000000000000000001 00000000000000000000000000000000 00000000000000000000000000000000
relaunch_sim: Time (s): cpu = 00:02:02 ; elapsed = 00:00:55 . Memory (MB): peak = 8108.320 ; gain = 0.000 ; free physical = 3321 ; free virtual = 11001
relaunch_sim
Command: launch_simulation -step compile -simset float_test -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'get_pixel_color_tb'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/media/koops/VIVADO/float_ip/float_testing_vivado/float_testing_vivado.sim/float_test/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'float_test'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/media/koops/VIVADO/float_ip/float_testing_vivado/float_testing_vivado.sim/float_test/behav/xsim'
xvlog --incr --relax -L uvm -prj get_pixel_color_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/media/koops/VIVADO/huah_cubed_3drender/src/float_functions.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vec_reciprocal_square_root
INFO: [VRFC 10-311] analyzing module vec_scale
INFO: [VRFC 10-311] analyzing module vec_add
INFO: [VRFC 10-311] analyzing module vec_divide
INFO: [VRFC 10-311] analyzing module vec_multiply
INFO: [VRFC 10-311] analyzing module vec_sub
INFO: [VRFC 10-311] analyzing module vec_dot
INFO: [VRFC 10-311] analyzing module vec_normalize
INFO: [VRFC 10-311] analyzing module float_less_than
INFO: [VRFC 10-311] analyzing module vec_less_than
INFO: [VRFC 10-311] analyzing module float_less_than_equal
INFO: [VRFC 10-311] analyzing module float_equals
INFO: [VRFC 10-311] analyzing module vec_comp
INFO: [VRFC 10-311] analyzing module vec_max
INFO: [VRFC 10-311] analyzing module vec_min
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/media/koops/VIVADO/huah_cubed_3drender/src/get_pixel_color.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module get_pixel_color
INFO: [VRFC 10-311] analyzing module get_pixel_color_should_draw_arrow
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/media/koops/VIVADO/huah_cubed_3drender/sim/get_pixel_color_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module get_pixel_color_tb
xvhdl --incr --relax -prj get_pixel_color_tb_vhdl.prj
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
Command: launch_simulation -step elaborate -simset float_test -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'get_pixel_color_tb'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/media/koops/VIVADO/float_ip/float_testing_vivado/float_testing_vivado.sim/float_test/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'float_test'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/media/koops/VIVADO/float_ip/float_testing_vivado/float_testing_vivado.sim/float_test/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L xbip_utils_v3_0_10 -L axi_utils_v2_0_6 -L xbip_pipe_v3_0_6 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_dsp48_addsub_v3_0_6 -L xbip_dsp48_multadd_v3_0_6 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_18 -L floating_point_v7_1_14 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot get_pixel_color_tb_behav xil_defaultlib.get_pixel_color_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2022.1
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /media/koops/VIVADO/Vivado/2022.1/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L xbip_utils_v3_0_10 -L axi_utils_v2_0_6 -L xbip_pipe_v3_0_6 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_dsp48_addsub_v3_0_6 -L xbip_dsp48_multadd_v3_0_6 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_18 -L floating_point_v7_1_14 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot get_pixel_color_tb_behav xil_defaultlib.get_pixel_color_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 3 for port 'block_dir' [/media/koops/VIVADO/huah_cubed_3drender/sim/get_pixel_color_tb.sv:51]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'rgb_valid' [/media/koops/VIVADO/huah_cubed_3drender/sim/get_pixel_color_tb.sv:63]
WARNING: [VRFC 10-3091] actual bit length 64 differs from formal bit length 32 for port 's_axis_a_tdata' [/media/koops/VIVADO/huah_cubed_3drender/src/get_pixel_color.sv:49]
WARNING: [VRFC 10-3091] actual bit length 64 differs from formal bit length 32 for port 's_axis_a_tdata' [/media/koops/VIVADO/huah_cubed_3drender/src/get_pixel_color.sv:59]
WARNING: [VRFC 10-3091] actual bit length 64 differs from formal bit length 32 for port 's_axis_a_tdata' [/media/koops/VIVADO/huah_cubed_3drender/src/get_pixel_color.sv:69]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package floating_point_v7_1_14.floating_point_v7_1_14_viv_comp
Compiling package ieee.numeric_std
Compiling package xbip_utils_v3_0_10.xbip_utils_v3_0_10_pkg
Compiling package axi_utils_v2_0_6.axi_utils_v2_0_6_pkg
Compiling package floating_point_v7_1_14.floating_point_v7_1_14_consts
Compiling package ieee.math_real
Compiling package floating_point_v7_1_14.floating_point_v7_1_14_exp_table...
Compiling package mult_gen_v12_0_18.mult_gen_v12_0_18_pkg
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_signed
Compiling package floating_point_v7_1_14.floating_point_v7_1_14_pkg
Compiling package floating_point_v7_1_14.flt_utils
Compiling package floating_point_v7_1_14.vt2mutils
Compiling package floating_point_v7_1_14.vt2mcomps
Compiling package unisim.vcomponents
Compiling package xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv_comp
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package mult_gen_v12_0_18.dsp_pkg
Compiling package floating_point_v7_1_14.flt_recipsqrt_sp_sqrt_r_rom
Compiling architecture muxcy_v of entity unisim.MUXCY [muxcy_default]
Compiling architecture xorcy_v of entity unisim.XORCY [xorcy_default]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=31,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=32)\]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=4)\]
Compiling architecture rtl of entity floating_point_v7_1_14.norm_zero_det [\norm_zero_det(data_width=7,norm...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=4,fast_input=true)\]
Compiling architecture rtl of entity floating_point_v7_1_14.mux4 [\mux4(c_xdevicefamily="artix7",w...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=2,length=2)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(fast_input=true)\]
Compiling architecture rtl of entity floating_point_v7_1_14.mux4 [\mux4(c_xdevicefamily="artix7",w...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=2)\]
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture fde_v of entity unisim.FDE [fde_default]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=8,length=0,fast_inp...]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [delay_default]
Compiling architecture rtl of entity floating_point_v7_1_14.lead_zero_encode [\lead_zero_encode(c_xdevicefamil...]
Compiling architecture rtl of entity floating_point_v7_1_14.shift_msb_first [\shift_msb_first(a_width=32,resu...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=8)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=8,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=11,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=12)\]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=11)\]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=14,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=25,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=3,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=2,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=2,length=0,fast_inp...]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture rtl of entity floating_point_v7_1_14.flt_round_bit [\flt_round_bit(c_xdevicefamily="...]
Compiling architecture rtl of entity floating_point_v7_1_14.renorm_and_round_logic [\renorm_and_round_logic(c_xdevic...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(length=5)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(length=2)\]
Compiling architecture synth of entity floating_point_v7_1_14.fix_to_flt_conv_exp [\fix_to_flt_conv_exp(c_xdevicefa...]
Compiling architecture synth of entity floating_point_v7_1_14.flt_dec_op [\flt_dec_op(c_xdevicefamily="art...]
Compiling architecture struct of entity floating_point_v7_1_14.fix_to_flt_conv [\fix_to_flt_conv(c_xdevicefamily...]
Compiling module unisims_ver.x_lut1_mux2
Compiling module unisims_ver.LUT1
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=32,length=0)\]
Compiling architecture xilinx of entity floating_point_v7_1_14.floating_point_v7_1_14_viv [\floating_point_v7_1_14_viv(c_xd...]
Compiling architecture xilinx of entity floating_point_v7_1_14.floating_point_v7_1_14 [\floating_point_v7_1_14(c_xdevic...]
Compiling module xil_defaultlib.floating_point_sint32_to_float
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=26,fast_input=true)...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=2,fast_input=true)\]
Compiling architecture xilinx of entity mult_gen_v12_0_18.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(alumodereg=0,carryinreg...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(a_input="CASCADE",bcasc...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.op_resize [\op_resize(ai_width=24,bi_width=...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.dsp [\dsp(c_xdevicefamily="artix7",c_...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.mult_gen_v12_0_18_viv [\mult_gen_v12_0_18_viv(c_verbosi...]
Compiling architecture rtl of entity floating_point_v7_1_14.fix_mult_xx [\fix_mult_xx(c_xdevicefamily="ar...]
Compiling architecture rtl of entity floating_point_v7_1_14.fix_mult [\fix_mult(c_xdevicefamily="artix...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=7)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=8,fast_input=true)\]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=4,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_14.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture rtl of entity floating_point_v7_1_14.special_detect [\special_detect(c_xdevicefamily=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(length=4)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=2,length=4,fast_inp...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(length=4,fast_input=true)...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(length=6,fast_input=true)...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=4,length=4,fast_inp...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=8,length=4)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(length=2,fast_input=true)...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=3,fast_input=true)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=4,length=2,fast_inp...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=14)\]
Compiling architecture rtl of entity floating_point_v7_1_14.flt_mult_exp [\flt_mult_exp(c_xdevicefamily="a...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=8,length=2)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=12,length=2,fast_in...]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=12,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=25,length=0,fast_in...]
Compiling architecture rtl of entity floating_point_v7_1_14.flt_round_bit [\flt_round_bit(c_xdevicefamily="...]
Compiling architecture rtl of entity floating_point_v7_1_14.renorm_and_round_logic [\renorm_and_round_logic(c_xdevic...]
Compiling architecture rtl of entity floating_point_v7_1_14.flt_mult_round [\flt_mult_round(c_xdevicefamily=...]
Compiling architecture synth of entity floating_point_v7_1_14.flt_dec_op_lat [\flt_dec_op_lat(c_xdevicefamily=...]
Compiling architecture rtl of entity floating_point_v7_1_14.flt_mult [\flt_mult(c_xdevicefamily="artix...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture xilinx of entity floating_point_v7_1_14.floating_point_v7_1_14_viv [\floating_point_v7_1_14_viv(c_xd...]
Compiling architecture xilinx of entity floating_point_v7_1_14.floating_point_v7_1_14 [\floating_point_v7_1_14(c_xdevic...]
Compiling module xil_defaultlib.floating_point_multiply
Compiling module xil_defaultlib.vec_scale
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=7,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_14.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=24,length=2,fast_in...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=16)\]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(mask="11111111000000000...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=48,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=24,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=16,length=0)\]
Compiling architecture rtl of entity floating_point_v7_1_14.dsp48e1_wrapper [\dsp48e1_wrapper(c_part="xc7a100...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(length=3)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=13,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=27,length=0)\]
Compiling architecture synth of entity floating_point_v7_1_14.align_add_dsp48e1_sgl [\align_add_dsp48e1_sgl(c_xdevice...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000001111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000000000...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=27)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=5)\]
Compiling architecture rtl of entity floating_point_v7_1_14.lead_zero_encode_shift [\lead_zero_encode_shift(ab_fw=24...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=3)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111110010101001011...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00010001010111110000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11101110101000001111...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=2,adreg=0,areg...]
Compiling architecture rtl of entity floating_point_v7_1_14.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=24,c_wi...]
Compiling architecture rtl of entity floating_point_v7_1_14.norm_and_round_dsp48e1_sgl [\norm_and_round_dsp48e1_sgl(c_mu...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10011001100110011001...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111000000001111...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=9,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=9)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=9,length=5)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=10)\]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_14.compare_gt [\compare_gt(c_xdevicefamily="art...]
Compiling architecture synth of entity floating_point_v7_1_14.compare [\compare(c_xdevicefamily="artix7...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=2,length=8,fast_inp...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(length=9,fast_input=true)...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(length=8,fast_input=true)...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(length=3,fast_input=true)...]
Compiling architecture rtl of entity floating_point_v7_1_14.flt_add_exp_sp [\flt_add_exp_sp(c_xdevicefamily=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=23)\]
Compiling architecture rtl of entity floating_point_v7_1_14.flt_add_dsp [\flt_add_dsp(c_xdevicefamily="ar...]
Compiling architecture rtl of entity floating_point_v7_1_14.flt_add [\flt_add(c_xdevicefamily="artix7...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture xilinx of entity floating_point_v7_1_14.floating_point_v7_1_14_viv [\floating_point_v7_1_14_viv(c_xd...]
Compiling architecture xilinx of entity floating_point_v7_1_14.floating_point_v7_1_14 [\floating_point_v7_1_14(c_xdevic...]
Compiling module xil_defaultlib.floating_point_sub
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_14.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_14.compare_ne_im [\compare_ne_im(c_xdevicefamily="...]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_14.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_14.compare_eq [\compare_eq(c_xdevicefamily="art...]
Compiling architecture rtl of entity floating_point_v7_1_14.fp_cmp [\fp_cmp(c_xdevicefamily="artix7"...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture xilinx of entity floating_point_v7_1_14.floating_point_v7_1_14_viv [\floating_point_v7_1_14_viv(c_xd...]
Compiling architecture xilinx of entity floating_point_v7_1_14.floating_point_v7_1_14 [\floating_point_v7_1_14(c_xdevic...]
Compiling module xil_defaultlib.floating_point_lte
Compiling module xil_defaultlib.float_less_than_equal
Compiling module xil_defaultlib.vec_sub
Compiling architecture rtl of entity floating_point_v7_1_14.flt_add [\flt_add(c_xdevicefamily="artix7...]
Compiling architecture xilinx of entity floating_point_v7_1_14.floating_point_v7_1_14_viv [\floating_point_v7_1_14_viv(c_xd...]
Compiling architecture xilinx of entity floating_point_v7_1_14.floating_point_v7_1_14 [\floating_point_v7_1_14(c_xdevic...]
Compiling module xil_defaultlib.floating_point_add
Compiling architecture xilinx of entity floating_point_v7_1_14.floating_point_v7_1_14_viv [\floating_point_v7_1_14_viv(c_xd...]
Compiling architecture xilinx of entity floating_point_v7_1_14.floating_point_v7_1_14 [\floating_point_v7_1_14(c_xdevic...]
Compiling module xil_defaultlib.floating_point_lt
Compiling module xil_defaultlib.float_less_than
Compiling module xil_defaultlib.get_pixel_color_should_draw_arro...
Compiling module xil_defaultlib.vec_add
Compiling module xil_defaultlib.vec_dot
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(length=25)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=8,length=13)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=28)\]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(alumodereg=0,bcascreg=2...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=10,length=0)\]
Compiling architecture rtl of entity floating_point_v7_1_14.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=10,b_wi...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.op_resize [\op_resize(ai_width=10,bi_width=...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.dsp [\dsp(c_xdevicefamily="artix7",c_...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.mult_gen_v12_0_18_viv [\mult_gen_v12_0_18_viv(c_verbosi...]
Compiling architecture synth of entity floating_point_v7_1_14.flt_recip_approx [\flt_recip_approx(c_xdevicefamil...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=7,length=4)\]
Compiling architecture xilinx of entity mult_gen_v12_0_18.op_resize [\op_resize(ai_width=8,bi_width=8...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.dsp [\dsp(c_xdevicefamily="artix7",c_...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.mult_gen_v12_0_18_viv [\mult_gen_v12_0_18_viv(c_verbosi...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=8,length=3)\]
Compiling architecture synth of entity floating_point_v7_1_14.flt_recip_nr [\flt_recip_nr(c_xdevicefamily="a...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=23,length=12)\]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(alumodereg=0,carryinreg...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.op_resize [\op_resize(ai_width=25,bi_width=...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.dsp [\dsp(c_xdevicefamily="artix7",c_...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=34)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=34,length=0)\]
Compiling architecture synth of entity floating_point_v7_1_14.multadd [\multadd(c_xdevicefamily="artix7...]
Compiling architecture synth of entity floating_point_v7_1_14.flt_recip_reduction_calc [\flt_recip_reduction_calc(c_xdev...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.op_resize [\op_resize(ai_width=8,bi_width=8...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.dsp [\dsp(c_xdevicefamily="artix7",c_...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.mult_gen_v12_0_18_viv [\mult_gen_v12_0_18_viv(c_verbosi...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(adreg=0,alumodereg=0,ca...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=18,length=0)\]
Compiling architecture rtl of entity floating_point_v7_1_14.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=25,b_wi...]
Compiling architecture synth of entity floating_point_v7_1_14.multadd [\multadd(c_xdevicefamily="artix7...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=7,length=3)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=8,length=6)\]
Compiling architecture rtl of entity floating_point_v7_1_14.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=25,b_wi...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=26)\]
Compiling architecture synth of entity floating_point_v7_1_14.multadd [\multadd(c_xdevicefamily="artix7...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=22,length=10,fast_i...]
Compiling architecture synth of entity floating_point_v7_1_14.flt_recip_eval [\flt_recip_eval(c_xdevicefamily=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=23,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=46,fast_input=true)...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(alumodereg=0,a_input="C...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.op_resize [\op_resize(ai_width=29,bi_width=...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.dsp [\dsp(c_xdevicefamily="artix7",c_...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=46)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=11,length=4,fast_in...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=57,length=0)\]
Compiling architecture synth of entity floating_point_v7_1_14.multadd [\multadd(c_xdevicefamily="artix7...]
Compiling architecture synth of entity floating_point_v7_1_14.flt_recip_postprocess [\flt_recip_postprocess(c_xdevice...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=9,length=30)\]
Compiling architecture rtl of entity floating_point_v7_1_14.special_detect [\special_detect(c_xdevicefamily=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=2,length=29,fast_in...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(length=29,fast_input=true...]
Compiling architecture synth of entity floating_point_v7_1_14.flt_recip_specialcase [\flt_recip_specialcase(c_xdevice...]
Compiling architecture synth of entity floating_point_v7_1_14.flt_recip_recomb [\flt_recip_recomb(c_xdevicefamil...]
Compiling architecture synth of entity floating_point_v7_1_14.flt_recip [\flt_recip(c_xdevicefamily="arti...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture xilinx of entity floating_point_v7_1_14.floating_point_v7_1_14_viv [\floating_point_v7_1_14_viv(c_xd...]
Compiling architecture xilinx of entity floating_point_v7_1_14.floating_point_v7_1_14 [\floating_point_v7_1_14(c_xdevic...]
Compiling module xil_defaultlib.floating_point_re_sqrt
Compiling module xil_defaultlib.vec_reciprocal_square_root
Compiling module xil_defaultlib.vec_normalize
Compiling module xil_defaultlib.vec_multiply
Compiling module xil_defaultlib.vec_less_than
Compiling module xil_defaultlib.vec_max
Compiling module xil_defaultlib.get_pixel_color_default
Compiling module xil_defaultlib.get_pixel_color_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot get_pixel_color_tb_behav
execute_script: Time (s): cpu = 00:01:48 ; elapsed = 00:00:44 . Memory (MB): peak = 8132.332 ; gain = 0.000 ; free physical = 3266 ; free virtual = 11024
INFO: [USF-XSim-69] 'elaborate' step finished in '44' seconds
launch_simulation: Time (s): cpu = 00:01:48 ; elapsed = 00:00:45 . Memory (MB): peak = 8132.332 ; gain = 0.000 ; free physical = 3266 ; free virtual = 11024
Time resolution is 1 ps
Starting Sim
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/ex_to_float/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/ey_to_float/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/ez_to_float/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/ray_vec_scale/mult_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/ray_vec_scale/mult_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/ray_vec_scale/mult_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/should_render_arrow_mod/scaled_sub_0_sub/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/should_render_arrow_mod/scaled_sub_1_sub/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/should_render_arrow_mod/scaled_sub_comp_lte/mod/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/should_render_arrow_mod/block_pos_normalized_sub/sub_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/should_render_arrow_mod/block_pos_normalized_sub/sub_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/should_render_arrow_mod/block_pos_normalized_sub/sub_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/should_render_arrow_mod/add_a_ray/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/should_render_arrow_mod/add_a_block/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/should_render_arrow_mod/sub_c_ray/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/should_render_arrow_mod/sub_a_block/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/should_render_arrow_mod/add_ud_0/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/should_render_arrow_mod/add_ud_1/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/should_render_arrow_mod/add_lr_0/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/should_render_arrow_mod/add_lr_1/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/should_render_arrow_mod/lt_region_a/mod/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/should_render_arrow_mod/lt_region_c/mod/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/should_render_arrow_mod/lt_ud_0/mod/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/should_render_arrow_mod/lt_ud_1/mod/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/should_render_arrow_mod/lt_lr_0/mod/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/should_render_arrow_mod/lt_lr_1/mod/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/should_render_arrow_mod/x_ray_block_less_than_lt/mod/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/should_render_arrow_mod/y_ray_block_less_than_lt/mod/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/new_origin_add/add_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/new_origin_add/add_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/new_origin_add/add_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/normal_sub/sub_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/normal_sub/sub_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/normal_sub/sub_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/normalize_normal/mod/dot/mult_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/normalize_normal/mod/dot/mult_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/normalize_normal/mod/dot/mult_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/normalize_normal/mod/dot/add_xy/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/normalize_normal/mod/dot/add_z0/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/normalize_normal/mod/dot/add_xyz/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/normalize_normal/mod/mod/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/normalize_normal/mod2/mult_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/normalize_normal/mod2/mult_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/normalize_normal/mod2/mult_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[0].dist_sub/sub_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[0].dist_sub/sub_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[0].dist_sub/sub_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[0].ray_dir_normalize/mod/dot/mult_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[0].ray_dir_normalize/mod/dot/mult_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[0].ray_dir_normalize/mod/dot/mult_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[0].ray_dir_normalize/mod/dot/add_xy/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[0].ray_dir_normalize/mod/dot/add_z0/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[0].ray_dir_normalize/mod/dot/add_xyz/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[0].ray_dir_normalize/mod/mod/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[0].ray_dir_normalize/mod2/mult_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[0].ray_dir_normalize/mod2/mult_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[0].ray_dir_normalize/mod2/mult_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[0].lambert_dot/mult_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[0].lambert_dot/mult_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[0].lambert_dot/mult_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[0].lambert_dot/add_xy/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[0].lambert_dot/add_z0/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[0].lambert_dot/add_xyz/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[0].light_intense_mat_mult_multiply/multiply_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[0].light_intense_mat_mult_multiply/multiply_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[0].light_intense_mat_mult_multiply/multiply_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[0].lambert_scale_multiply/multiply_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[0].lambert_scale_multiply/multiply_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[0].lambert_scale_multiply/multiply_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[1].dist_sub/sub_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[1].dist_sub/sub_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[1].dist_sub/sub_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[1].ray_dir_normalize/mod/dot/mult_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[1].ray_dir_normalize/mod/dot/mult_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[1].ray_dir_normalize/mod/dot/mult_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[1].ray_dir_normalize/mod/dot/add_xy/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[1].ray_dir_normalize/mod/dot/add_z0/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[1].ray_dir_normalize/mod/dot/add_xyz/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[1].ray_dir_normalize/mod/mod/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[1].ray_dir_normalize/mod2/mult_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[1].ray_dir_normalize/mod2/mult_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[1].ray_dir_normalize/mod2/mult_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[1].lambert_dot/mult_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[1].lambert_dot/mult_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[1].lambert_dot/mult_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[1].lambert_dot/add_xy/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[1].lambert_dot/add_z0/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[1].lambert_dot/add_xyz/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[1].light_intense_mat_mult_multiply/multiply_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[1].light_intense_mat_mult_multiply/multiply_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[1].light_intense_mat_mult_multiply/multiply_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[1].lambert_scale_multiply/multiply_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[1].lambert_scale_multiply/multiply_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[1].lambert_scale_multiply/multiply_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[2].dist_sub/sub_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[2].dist_sub/sub_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[2].dist_sub/sub_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[2].ray_dir_normalize/mod/dot/mult_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[2].ray_dir_normalize/mod/dot/mult_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[2].ray_dir_normalize/mod/dot/mult_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[2].ray_dir_normalize/mod/dot/add_xy/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[2].ray_dir_normalize/mod/dot/add_z0/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[2].ray_dir_normalize/mod/dot/add_xyz/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[2].ray_dir_normalize/mod/mod/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[2].ray_dir_normalize/mod2/mult_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[2].ray_dir_normalize/mod2/mult_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[2].ray_dir_normalize/mod2/mult_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[2].lambert_dot/mult_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[2].lambert_dot/mult_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[2].lambert_dot/mult_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[2].lambert_dot/add_xy/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[2].lambert_dot/add_z0/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[2].lambert_dot/add_xyz/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[2].light_intense_mat_mult_multiply/multiply_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[2].light_intense_mat_mult_multiply/multiply_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[2].light_intense_mat_mult_multiply/multiply_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[2].lambert_scale_multiply/multiply_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[2].lambert_scale_multiply/multiply_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[2].lambert_scale_multiply/multiply_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/r_total_0_add/add_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/r_total_0_add/add_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/r_total_0_add/add_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/r_total_add/add_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/r_total_add/add_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/r_total_add/add_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/min_rgb_max/less_than/mod_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/min_rgb_max/less_than/mod_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/min_rgb_max/less_than/mod_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 115 ns  Iteration: 4  Process: /get_pixel_color_tb/mod/normalize_normal/mod/dot/add_xy/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /media/koops/VIVADO/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 115 ns  Iteration: 4  Process: /get_pixel_color_tb/mod/genblk1[0].ray_dir_normalize/mod/dot/add_xy/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /media/koops/VIVADO/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 115 ns  Iteration: 4  Process: /get_pixel_color_tb/mod/genblk1[1].ray_dir_normalize/mod/dot/add_xy/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /media/koops/VIVADO/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 115 ns  Iteration: 4  Process: /get_pixel_color_tb/mod/genblk1[2].ray_dir_normalize/mod/dot/add_xy/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /media/koops/VIVADO/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
BLOCK POS IS 1155596288 1155596288 1148846080
BLOCK POS IS 1155596288 1155596288 1147207680
COMPS 0 0 1 1 1 1 0 0
COMPS 1 1 1 1 1 1 0 1
SHOULD_RENDER? 0
SHOULD_RENDER? 0
OUTPUT         342: 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000
OUTPUT         343: 00000000000000000000000000000001 00000000000000000000000000000000 00000000000000000000000000000000
relaunch_sim: Time (s): cpu = 00:01:58 ; elapsed = 00:00:54 . Memory (MB): peak = 8132.332 ; gain = 0.000 ; free physical = 3155 ; free virtual = 10916
relaunch_sim
Command: launch_simulation -step compile -simset float_test -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'get_pixel_color_tb'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/media/koops/VIVADO/float_ip/float_testing_vivado/float_testing_vivado.sim/float_test/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'float_test'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/media/koops/VIVADO/float_ip/float_testing_vivado/float_testing_vivado.sim/float_test/behav/xsim'
xvlog --incr --relax -L uvm -prj get_pixel_color_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/media/koops/VIVADO/huah_cubed_3drender/src/float_functions.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vec_reciprocal_square_root
INFO: [VRFC 10-311] analyzing module vec_scale
INFO: [VRFC 10-311] analyzing module vec_add
INFO: [VRFC 10-311] analyzing module vec_divide
INFO: [VRFC 10-311] analyzing module vec_multiply
INFO: [VRFC 10-311] analyzing module vec_sub
INFO: [VRFC 10-311] analyzing module vec_dot
INFO: [VRFC 10-311] analyzing module vec_normalize
INFO: [VRFC 10-311] analyzing module float_less_than
INFO: [VRFC 10-311] analyzing module vec_less_than
INFO: [VRFC 10-311] analyzing module float_less_than_equal
INFO: [VRFC 10-311] analyzing module float_equals
INFO: [VRFC 10-311] analyzing module vec_comp
INFO: [VRFC 10-311] analyzing module vec_max
INFO: [VRFC 10-311] analyzing module vec_min
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/media/koops/VIVADO/huah_cubed_3drender/src/get_pixel_color.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module get_pixel_color
INFO: [VRFC 10-311] analyzing module get_pixel_color_should_draw_arrow
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/media/koops/VIVADO/huah_cubed_3drender/sim/get_pixel_color_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module get_pixel_color_tb
xvhdl --incr --relax -prj get_pixel_color_tb_vhdl.prj
Waiting for jobs to finish...
No pending jobs, compilation finished.
execute_script: Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 8148.410 ; gain = 0.000 ; free physical = 3269 ; free virtual = 11049
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 8148.410 ; gain = 0.000 ; free physical = 3269 ; free virtual = 11049
Command: launch_simulation -step elaborate -simset float_test -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'get_pixel_color_tb'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/media/koops/VIVADO/float_ip/float_testing_vivado/float_testing_vivado.sim/float_test/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'float_test'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/media/koops/VIVADO/float_ip/float_testing_vivado/float_testing_vivado.sim/float_test/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L xbip_utils_v3_0_10 -L axi_utils_v2_0_6 -L xbip_pipe_v3_0_6 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_dsp48_addsub_v3_0_6 -L xbip_dsp48_multadd_v3_0_6 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_18 -L floating_point_v7_1_14 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot get_pixel_color_tb_behav xil_defaultlib.get_pixel_color_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2022.1
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /media/koops/VIVADO/Vivado/2022.1/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L xbip_utils_v3_0_10 -L axi_utils_v2_0_6 -L xbip_pipe_v3_0_6 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_dsp48_addsub_v3_0_6 -L xbip_dsp48_multadd_v3_0_6 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_18 -L floating_point_v7_1_14 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot get_pixel_color_tb_behav xil_defaultlib.get_pixel_color_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 3 for port 'block_dir' [/media/koops/VIVADO/huah_cubed_3drender/sim/get_pixel_color_tb.sv:51]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'rgb_valid' [/media/koops/VIVADO/huah_cubed_3drender/sim/get_pixel_color_tb.sv:63]
WARNING: [VRFC 10-3091] actual bit length 64 differs from formal bit length 32 for port 's_axis_a_tdata' [/media/koops/VIVADO/huah_cubed_3drender/src/get_pixel_color.sv:49]
WARNING: [VRFC 10-3091] actual bit length 64 differs from formal bit length 32 for port 's_axis_a_tdata' [/media/koops/VIVADO/huah_cubed_3drender/src/get_pixel_color.sv:59]
WARNING: [VRFC 10-3091] actual bit length 64 differs from formal bit length 32 for port 's_axis_a_tdata' [/media/koops/VIVADO/huah_cubed_3drender/src/get_pixel_color.sv:69]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package floating_point_v7_1_14.floating_point_v7_1_14_viv_comp
Compiling package ieee.numeric_std
Compiling package xbip_utils_v3_0_10.xbip_utils_v3_0_10_pkg
Compiling package axi_utils_v2_0_6.axi_utils_v2_0_6_pkg
Compiling package floating_point_v7_1_14.floating_point_v7_1_14_consts
Compiling package ieee.math_real
Compiling package floating_point_v7_1_14.floating_point_v7_1_14_exp_table...
Compiling package mult_gen_v12_0_18.mult_gen_v12_0_18_pkg
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_signed
Compiling package floating_point_v7_1_14.floating_point_v7_1_14_pkg
Compiling package floating_point_v7_1_14.flt_utils
Compiling package floating_point_v7_1_14.vt2mutils
Compiling package floating_point_v7_1_14.vt2mcomps
Compiling package unisim.vcomponents
Compiling package xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv_comp
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package mult_gen_v12_0_18.dsp_pkg
Compiling package floating_point_v7_1_14.flt_recipsqrt_sp_sqrt_r_rom
Compiling architecture muxcy_v of entity unisim.MUXCY [muxcy_default]
Compiling architecture xorcy_v of entity unisim.XORCY [xorcy_default]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=31,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=32)\]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=4)\]
Compiling architecture rtl of entity floating_point_v7_1_14.norm_zero_det [\norm_zero_det(data_width=7,norm...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=4,fast_input=true)\]
Compiling architecture rtl of entity floating_point_v7_1_14.mux4 [\mux4(c_xdevicefamily="artix7",w...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=2,length=2)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(fast_input=true)\]
Compiling architecture rtl of entity floating_point_v7_1_14.mux4 [\mux4(c_xdevicefamily="artix7",w...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=2)\]
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture fde_v of entity unisim.FDE [fde_default]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=8,length=0,fast_inp...]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [delay_default]
Compiling architecture rtl of entity floating_point_v7_1_14.lead_zero_encode [\lead_zero_encode(c_xdevicefamil...]
Compiling architecture rtl of entity floating_point_v7_1_14.shift_msb_first [\shift_msb_first(a_width=32,resu...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=8)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=8,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=11,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=12)\]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=11)\]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=14,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=25,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=3,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=2,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=2,length=0,fast_inp...]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture rtl of entity floating_point_v7_1_14.flt_round_bit [\flt_round_bit(c_xdevicefamily="...]
Compiling architecture rtl of entity floating_point_v7_1_14.renorm_and_round_logic [\renorm_and_round_logic(c_xdevic...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(length=5)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(length=2)\]
Compiling architecture synth of entity floating_point_v7_1_14.fix_to_flt_conv_exp [\fix_to_flt_conv_exp(c_xdevicefa...]
Compiling architecture synth of entity floating_point_v7_1_14.flt_dec_op [\flt_dec_op(c_xdevicefamily="art...]
Compiling architecture struct of entity floating_point_v7_1_14.fix_to_flt_conv [\fix_to_flt_conv(c_xdevicefamily...]
Compiling module unisims_ver.x_lut1_mux2
Compiling module unisims_ver.LUT1
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=32,length=0)\]
Compiling architecture xilinx of entity floating_point_v7_1_14.floating_point_v7_1_14_viv [\floating_point_v7_1_14_viv(c_xd...]
Compiling architecture xilinx of entity floating_point_v7_1_14.floating_point_v7_1_14 [\floating_point_v7_1_14(c_xdevic...]
Compiling module xil_defaultlib.floating_point_sint32_to_float
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=26,fast_input=true)...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=2,fast_input=true)\]
Compiling architecture xilinx of entity mult_gen_v12_0_18.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(alumodereg=0,carryinreg...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(a_input="CASCADE",bcasc...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.op_resize [\op_resize(ai_width=24,bi_width=...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.dsp [\dsp(c_xdevicefamily="artix7",c_...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.mult_gen_v12_0_18_viv [\mult_gen_v12_0_18_viv(c_verbosi...]
Compiling architecture rtl of entity floating_point_v7_1_14.fix_mult_xx [\fix_mult_xx(c_xdevicefamily="ar...]
Compiling architecture rtl of entity floating_point_v7_1_14.fix_mult [\fix_mult(c_xdevicefamily="artix...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=7)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=8,fast_input=true)\]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=4,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_14.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture rtl of entity floating_point_v7_1_14.special_detect [\special_detect(c_xdevicefamily=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(length=4)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=2,length=4,fast_inp...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(length=4,fast_input=true)...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(length=6,fast_input=true)...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=4,length=4,fast_inp...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=8,length=4)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(length=2,fast_input=true)...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=3,fast_input=true)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=4,length=2,fast_inp...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=14)\]
Compiling architecture rtl of entity floating_point_v7_1_14.flt_mult_exp [\flt_mult_exp(c_xdevicefamily="a...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=8,length=2)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=12,length=2,fast_in...]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=12,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=25,length=0,fast_in...]
Compiling architecture rtl of entity floating_point_v7_1_14.flt_round_bit [\flt_round_bit(c_xdevicefamily="...]
Compiling architecture rtl of entity floating_point_v7_1_14.renorm_and_round_logic [\renorm_and_round_logic(c_xdevic...]
Compiling architecture rtl of entity floating_point_v7_1_14.flt_mult_round [\flt_mult_round(c_xdevicefamily=...]
Compiling architecture synth of entity floating_point_v7_1_14.flt_dec_op_lat [\flt_dec_op_lat(c_xdevicefamily=...]
Compiling architecture rtl of entity floating_point_v7_1_14.flt_mult [\flt_mult(c_xdevicefamily="artix...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture xilinx of entity floating_point_v7_1_14.floating_point_v7_1_14_viv [\floating_point_v7_1_14_viv(c_xd...]
Compiling architecture xilinx of entity floating_point_v7_1_14.floating_point_v7_1_14 [\floating_point_v7_1_14(c_xdevic...]
Compiling module xil_defaultlib.floating_point_multiply
Compiling module xil_defaultlib.vec_scale
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=7,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_14.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=24,length=2,fast_in...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=16)\]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(mask="11111111000000000...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=48,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=24,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=16,length=0)\]
Compiling architecture rtl of entity floating_point_v7_1_14.dsp48e1_wrapper [\dsp48e1_wrapper(c_part="xc7a100...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(length=3)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=13,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=27,length=0)\]
Compiling architecture synth of entity floating_point_v7_1_14.align_add_dsp48e1_sgl [\align_add_dsp48e1_sgl(c_xdevice...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000001111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000000000...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=27)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=5)\]
Compiling architecture rtl of entity floating_point_v7_1_14.lead_zero_encode_shift [\lead_zero_encode_shift(ab_fw=24...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=3)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111110010101001011...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00010001010111110000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11101110101000001111...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=2,adreg=0,areg...]
Compiling architecture rtl of entity floating_point_v7_1_14.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=24,c_wi...]
Compiling architecture rtl of entity floating_point_v7_1_14.norm_and_round_dsp48e1_sgl [\norm_and_round_dsp48e1_sgl(c_mu...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10011001100110011001...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111000000001111...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=9,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=9)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=9,length=5)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=10)\]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_14.compare_gt [\compare_gt(c_xdevicefamily="art...]
Compiling architecture synth of entity floating_point_v7_1_14.compare [\compare(c_xdevicefamily="artix7...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=2,length=8,fast_inp...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(length=9,fast_input=true)...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(length=8,fast_input=true)...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(length=3,fast_input=true)...]
Compiling architecture rtl of entity floating_point_v7_1_14.flt_add_exp_sp [\flt_add_exp_sp(c_xdevicefamily=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=23)\]
Compiling architecture rtl of entity floating_point_v7_1_14.flt_add_dsp [\flt_add_dsp(c_xdevicefamily="ar...]
Compiling architecture rtl of entity floating_point_v7_1_14.flt_add [\flt_add(c_xdevicefamily="artix7...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture xilinx of entity floating_point_v7_1_14.floating_point_v7_1_14_viv [\floating_point_v7_1_14_viv(c_xd...]
Compiling architecture xilinx of entity floating_point_v7_1_14.floating_point_v7_1_14 [\floating_point_v7_1_14(c_xdevic...]
Compiling module xil_defaultlib.floating_point_sub
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_14.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_14.compare_ne_im [\compare_ne_im(c_xdevicefamily="...]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_14.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_14.compare_eq [\compare_eq(c_xdevicefamily="art...]
Compiling architecture rtl of entity floating_point_v7_1_14.fp_cmp [\fp_cmp(c_xdevicefamily="artix7"...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture xilinx of entity floating_point_v7_1_14.floating_point_v7_1_14_viv [\floating_point_v7_1_14_viv(c_xd...]
Compiling architecture xilinx of entity floating_point_v7_1_14.floating_point_v7_1_14 [\floating_point_v7_1_14(c_xdevic...]
Compiling module xil_defaultlib.floating_point_lte
Compiling module xil_defaultlib.float_less_than_equal
Compiling module xil_defaultlib.vec_sub
Compiling architecture rtl of entity floating_point_v7_1_14.flt_add [\flt_add(c_xdevicefamily="artix7...]
Compiling architecture xilinx of entity floating_point_v7_1_14.floating_point_v7_1_14_viv [\floating_point_v7_1_14_viv(c_xd...]
Compiling architecture xilinx of entity floating_point_v7_1_14.floating_point_v7_1_14 [\floating_point_v7_1_14(c_xdevic...]
Compiling module xil_defaultlib.floating_point_add
Compiling architecture xilinx of entity floating_point_v7_1_14.floating_point_v7_1_14_viv [\floating_point_v7_1_14_viv(c_xd...]
Compiling architecture xilinx of entity floating_point_v7_1_14.floating_point_v7_1_14 [\floating_point_v7_1_14(c_xdevic...]
Compiling module xil_defaultlib.floating_point_lt
Compiling module xil_defaultlib.float_less_than
Compiling module xil_defaultlib.get_pixel_color_should_draw_arro...
Compiling module xil_defaultlib.vec_add
Compiling module xil_defaultlib.vec_dot
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(length=25)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=8,length=13)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=28)\]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(alumodereg=0,bcascreg=2...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=10,length=0)\]
Compiling architecture rtl of entity floating_point_v7_1_14.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=10,b_wi...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.op_resize [\op_resize(ai_width=10,bi_width=...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.dsp [\dsp(c_xdevicefamily="artix7",c_...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.mult_gen_v12_0_18_viv [\mult_gen_v12_0_18_viv(c_verbosi...]
Compiling architecture synth of entity floating_point_v7_1_14.flt_recip_approx [\flt_recip_approx(c_xdevicefamil...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=7,length=4)\]
Compiling architecture xilinx of entity mult_gen_v12_0_18.op_resize [\op_resize(ai_width=8,bi_width=8...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.dsp [\dsp(c_xdevicefamily="artix7",c_...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.mult_gen_v12_0_18_viv [\mult_gen_v12_0_18_viv(c_verbosi...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=8,length=3)\]
Compiling architecture synth of entity floating_point_v7_1_14.flt_recip_nr [\flt_recip_nr(c_xdevicefamily="a...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=23,length=12)\]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(alumodereg=0,carryinreg...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.op_resize [\op_resize(ai_width=25,bi_width=...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.dsp [\dsp(c_xdevicefamily="artix7",c_...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=34)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=34,length=0)\]
Compiling architecture synth of entity floating_point_v7_1_14.multadd [\multadd(c_xdevicefamily="artix7...]
Compiling architecture synth of entity floating_point_v7_1_14.flt_recip_reduction_calc [\flt_recip_reduction_calc(c_xdev...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.op_resize [\op_resize(ai_width=8,bi_width=8...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.dsp [\dsp(c_xdevicefamily="artix7",c_...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.mult_gen_v12_0_18_viv [\mult_gen_v12_0_18_viv(c_verbosi...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(adreg=0,alumodereg=0,ca...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=18,length=0)\]
Compiling architecture rtl of entity floating_point_v7_1_14.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=25,b_wi...]
Compiling architecture synth of entity floating_point_v7_1_14.multadd [\multadd(c_xdevicefamily="artix7...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=7,length=3)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=8,length=6)\]
Compiling architecture rtl of entity floating_point_v7_1_14.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=25,b_wi...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=26)\]
Compiling architecture synth of entity floating_point_v7_1_14.multadd [\multadd(c_xdevicefamily="artix7...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=22,length=10,fast_i...]
Compiling architecture synth of entity floating_point_v7_1_14.flt_recip_eval [\flt_recip_eval(c_xdevicefamily=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=23,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=46,fast_input=true)...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(alumodereg=0,a_input="C...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.op_resize [\op_resize(ai_width=29,bi_width=...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.dsp [\dsp(c_xdevicefamily="artix7",c_...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=46)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=11,length=4,fast_in...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=57,length=0)\]
Compiling architecture synth of entity floating_point_v7_1_14.multadd [\multadd(c_xdevicefamily="artix7...]
Compiling architecture synth of entity floating_point_v7_1_14.flt_recip_postprocess [\flt_recip_postprocess(c_xdevice...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=9,length=30)\]
Compiling architecture rtl of entity floating_point_v7_1_14.special_detect [\special_detect(c_xdevicefamily=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=2,length=29,fast_in...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(length=29,fast_input=true...]
Compiling architecture synth of entity floating_point_v7_1_14.flt_recip_specialcase [\flt_recip_specialcase(c_xdevice...]
Compiling architecture synth of entity floating_point_v7_1_14.flt_recip_recomb [\flt_recip_recomb(c_xdevicefamil...]
Compiling architecture synth of entity floating_point_v7_1_14.flt_recip [\flt_recip(c_xdevicefamily="arti...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture xilinx of entity floating_point_v7_1_14.floating_point_v7_1_14_viv [\floating_point_v7_1_14_viv(c_xd...]
Compiling architecture xilinx of entity floating_point_v7_1_14.floating_point_v7_1_14 [\floating_point_v7_1_14(c_xdevic...]
Compiling module xil_defaultlib.floating_point_re_sqrt
Compiling module xil_defaultlib.vec_reciprocal_square_root
Compiling module xil_defaultlib.vec_normalize
Compiling module xil_defaultlib.vec_multiply
Compiling module xil_defaultlib.vec_less_than
Compiling module xil_defaultlib.vec_max
Compiling module xil_defaultlib.get_pixel_color_default
Compiling module xil_defaultlib.get_pixel_color_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot get_pixel_color_tb_behav
execute_script: Time (s): cpu = 00:01:52 ; elapsed = 00:00:49 . Memory (MB): peak = 8148.410 ; gain = 0.000 ; free physical = 3355 ; free virtual = 11077
INFO: [USF-XSim-69] 'elaborate' step finished in '49' seconds
launch_simulation: Time (s): cpu = 00:01:52 ; elapsed = 00:00:49 . Memory (MB): peak = 8148.410 ; gain = 0.000 ; free physical = 3355 ; free virtual = 11077
Time resolution is 1 ps
Starting Sim
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/ex_to_float/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/ey_to_float/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/ez_to_float/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/ray_vec_scale/mult_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/ray_vec_scale/mult_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/ray_vec_scale/mult_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/should_render_arrow_mod/scaled_sub_0_sub/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/should_render_arrow_mod/scaled_sub_1_sub/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/should_render_arrow_mod/scaled_sub_comp_lte/mod/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/should_render_arrow_mod/block_pos_normalized_sub/sub_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/should_render_arrow_mod/block_pos_normalized_sub/sub_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/should_render_arrow_mod/block_pos_normalized_sub/sub_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/should_render_arrow_mod/add_a_ray/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/should_render_arrow_mod/add_a_block/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/should_render_arrow_mod/sub_c_ray/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/should_render_arrow_mod/sub_a_block/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/should_render_arrow_mod/add_ud_0/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/should_render_arrow_mod/add_ud_1/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/should_render_arrow_mod/add_lr_0/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/should_render_arrow_mod/add_lr_1/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/should_render_arrow_mod/lt_region_a/mod/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/should_render_arrow_mod/lt_region_c/mod/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/should_render_arrow_mod/lt_ud_0/mod/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/should_render_arrow_mod/lt_ud_1/mod/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/should_render_arrow_mod/lt_lr_0/mod/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/should_render_arrow_mod/lt_lr_1/mod/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/should_render_arrow_mod/x_ray_block_less_than_lt/mod/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/should_render_arrow_mod/y_ray_block_less_than_lt/mod/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/new_origin_add/add_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/new_origin_add/add_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/new_origin_add/add_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/normal_sub/sub_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/normal_sub/sub_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/normal_sub/sub_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/normalize_normal/mod/dot/mult_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/normalize_normal/mod/dot/mult_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/normalize_normal/mod/dot/mult_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/normalize_normal/mod/dot/add_xy/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/normalize_normal/mod/dot/add_z0/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/normalize_normal/mod/dot/add_xyz/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/normalize_normal/mod/mod/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/normalize_normal/mod2/mult_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/normalize_normal/mod2/mult_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/normalize_normal/mod2/mult_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[0].dist_sub/sub_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[0].dist_sub/sub_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[0].dist_sub/sub_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[0].ray_dir_normalize/mod/dot/mult_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[0].ray_dir_normalize/mod/dot/mult_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[0].ray_dir_normalize/mod/dot/mult_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[0].ray_dir_normalize/mod/dot/add_xy/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[0].ray_dir_normalize/mod/dot/add_z0/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[0].ray_dir_normalize/mod/dot/add_xyz/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[0].ray_dir_normalize/mod/mod/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[0].ray_dir_normalize/mod2/mult_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[0].ray_dir_normalize/mod2/mult_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[0].ray_dir_normalize/mod2/mult_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[0].lambert_dot/mult_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[0].lambert_dot/mult_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[0].lambert_dot/mult_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[0].lambert_dot/add_xy/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[0].lambert_dot/add_z0/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[0].lambert_dot/add_xyz/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[0].light_intense_mat_mult_multiply/multiply_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[0].light_intense_mat_mult_multiply/multiply_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[0].light_intense_mat_mult_multiply/multiply_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[0].lambert_scale_multiply/multiply_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[0].lambert_scale_multiply/multiply_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[0].lambert_scale_multiply/multiply_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[1].dist_sub/sub_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[1].dist_sub/sub_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[1].dist_sub/sub_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[1].ray_dir_normalize/mod/dot/mult_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[1].ray_dir_normalize/mod/dot/mult_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[1].ray_dir_normalize/mod/dot/mult_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[1].ray_dir_normalize/mod/dot/add_xy/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[1].ray_dir_normalize/mod/dot/add_z0/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[1].ray_dir_normalize/mod/dot/add_xyz/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[1].ray_dir_normalize/mod/mod/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[1].ray_dir_normalize/mod2/mult_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[1].ray_dir_normalize/mod2/mult_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[1].ray_dir_normalize/mod2/mult_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[1].lambert_dot/mult_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[1].lambert_dot/mult_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[1].lambert_dot/mult_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[1].lambert_dot/add_xy/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[1].lambert_dot/add_z0/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[1].lambert_dot/add_xyz/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[1].light_intense_mat_mult_multiply/multiply_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[1].light_intense_mat_mult_multiply/multiply_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[1].light_intense_mat_mult_multiply/multiply_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[1].lambert_scale_multiply/multiply_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[1].lambert_scale_multiply/multiply_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[1].lambert_scale_multiply/multiply_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[2].dist_sub/sub_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[2].dist_sub/sub_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[2].dist_sub/sub_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[2].ray_dir_normalize/mod/dot/mult_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[2].ray_dir_normalize/mod/dot/mult_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[2].ray_dir_normalize/mod/dot/mult_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[2].ray_dir_normalize/mod/dot/add_xy/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[2].ray_dir_normalize/mod/dot/add_z0/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[2].ray_dir_normalize/mod/dot/add_xyz/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[2].ray_dir_normalize/mod/mod/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[2].ray_dir_normalize/mod2/mult_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[2].ray_dir_normalize/mod2/mult_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[2].ray_dir_normalize/mod2/mult_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[2].lambert_dot/mult_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[2].lambert_dot/mult_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[2].lambert_dot/mult_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[2].lambert_dot/add_xy/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[2].lambert_dot/add_z0/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[2].lambert_dot/add_xyz/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[2].light_intense_mat_mult_multiply/multiply_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[2].light_intense_mat_mult_multiply/multiply_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[2].light_intense_mat_mult_multiply/multiply_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[2].lambert_scale_multiply/multiply_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[2].lambert_scale_multiply/multiply_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[2].lambert_scale_multiply/multiply_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/r_total_0_add/add_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/r_total_0_add/add_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/r_total_0_add/add_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/r_total_add/add_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/r_total_add/add_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/r_total_add/add_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/min_rgb_max/less_than/mod_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/min_rgb_max/less_than/mod_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/min_rgb_max/less_than/mod_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 115 ns  Iteration: 4  Process: /get_pixel_color_tb/mod/normalize_normal/mod/dot/add_xy/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /media/koops/VIVADO/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 115 ns  Iteration: 4  Process: /get_pixel_color_tb/mod/genblk1[0].ray_dir_normalize/mod/dot/add_xy/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /media/koops/VIVADO/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 115 ns  Iteration: 4  Process: /get_pixel_color_tb/mod/genblk1[1].ray_dir_normalize/mod/dot/add_xy/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /media/koops/VIVADO/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 115 ns  Iteration: 4  Process: /get_pixel_color_tb/mod/genblk1[2].ray_dir_normalize/mod/dot/add_xy/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /media/koops/VIVADO/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
BLOCK POS IS 1155596288 1155596288 1148846080
BLOCK POS IS 1155596288 1155596288 1147207680
SHOULD_RENDER? 0
SHOULD_RENDER? 0
OUTPUT         342: 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000
OUTPUT         343: 00000000000000000000000000000001 00000000000000000000000000000000 00000000000000000000000000000000
relaunch_sim: Time (s): cpu = 00:02:03 ; elapsed = 00:01:00 . Memory (MB): peak = 8148.410 ; gain = 0.000 ; free physical = 3236 ; free virtual = 10960
relaunch_sim
Command: launch_simulation -step compile -simset float_test -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'get_pixel_color_tb'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/media/koops/VIVADO/float_ip/float_testing_vivado/float_testing_vivado.sim/float_test/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'float_test'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/media/koops/VIVADO/float_ip/float_testing_vivado/float_testing_vivado.sim/float_test/behav/xsim'
xvlog --incr --relax -L uvm -prj get_pixel_color_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/media/koops/VIVADO/huah_cubed_3drender/src/float_functions.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vec_reciprocal_square_root
INFO: [VRFC 10-311] analyzing module vec_scale
INFO: [VRFC 10-311] analyzing module vec_add
INFO: [VRFC 10-311] analyzing module vec_divide
INFO: [VRFC 10-311] analyzing module vec_multiply
INFO: [VRFC 10-311] analyzing module vec_sub
INFO: [VRFC 10-311] analyzing module vec_dot
INFO: [VRFC 10-311] analyzing module vec_normalize
INFO: [VRFC 10-311] analyzing module float_less_than
INFO: [VRFC 10-311] analyzing module vec_less_than
INFO: [VRFC 10-311] analyzing module float_less_than_equal
INFO: [VRFC 10-311] analyzing module float_equals
INFO: [VRFC 10-311] analyzing module vec_comp
INFO: [VRFC 10-311] analyzing module vec_max
INFO: [VRFC 10-311] analyzing module vec_min
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/media/koops/VIVADO/huah_cubed_3drender/src/get_pixel_color.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module get_pixel_color
INFO: [VRFC 10-311] analyzing module get_pixel_color_should_draw_arrow
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/media/koops/VIVADO/huah_cubed_3drender/sim/get_pixel_color_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module get_pixel_color_tb
xvhdl --incr --relax -prj get_pixel_color_tb_vhdl.prj
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 8196.434 ; gain = 0.000 ; free physical = 3129 ; free virtual = 10953
Command: launch_simulation -step elaborate -simset float_test -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'get_pixel_color_tb'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/media/koops/VIVADO/float_ip/float_testing_vivado/float_testing_vivado.sim/float_test/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'float_test'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/media/koops/VIVADO/float_ip/float_testing_vivado/float_testing_vivado.sim/float_test/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L xbip_utils_v3_0_10 -L axi_utils_v2_0_6 -L xbip_pipe_v3_0_6 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_dsp48_addsub_v3_0_6 -L xbip_dsp48_multadd_v3_0_6 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_18 -L floating_point_v7_1_14 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot get_pixel_color_tb_behav xil_defaultlib.get_pixel_color_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2022.1
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /media/koops/VIVADO/Vivado/2022.1/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L xbip_utils_v3_0_10 -L axi_utils_v2_0_6 -L xbip_pipe_v3_0_6 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_dsp48_addsub_v3_0_6 -L xbip_dsp48_multadd_v3_0_6 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_18 -L floating_point_v7_1_14 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot get_pixel_color_tb_behav xil_defaultlib.get_pixel_color_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'rgb_valid' [/media/koops/VIVADO/huah_cubed_3drender/sim/get_pixel_color_tb.sv:64]
WARNING: [VRFC 10-3091] actual bit length 64 differs from formal bit length 32 for port 's_axis_a_tdata' [/media/koops/VIVADO/huah_cubed_3drender/src/get_pixel_color.sv:49]
WARNING: [VRFC 10-3091] actual bit length 64 differs from formal bit length 32 for port 's_axis_a_tdata' [/media/koops/VIVADO/huah_cubed_3drender/src/get_pixel_color.sv:59]
WARNING: [VRFC 10-3091] actual bit length 64 differs from formal bit length 32 for port 's_axis_a_tdata' [/media/koops/VIVADO/huah_cubed_3drender/src/get_pixel_color.sv:69]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package floating_point_v7_1_14.floating_point_v7_1_14_viv_comp
Compiling package ieee.numeric_std
Compiling package xbip_utils_v3_0_10.xbip_utils_v3_0_10_pkg
Compiling package axi_utils_v2_0_6.axi_utils_v2_0_6_pkg
Compiling package floating_point_v7_1_14.floating_point_v7_1_14_consts
Compiling package ieee.math_real
Compiling package floating_point_v7_1_14.floating_point_v7_1_14_exp_table...
Compiling package mult_gen_v12_0_18.mult_gen_v12_0_18_pkg
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_signed
Compiling package floating_point_v7_1_14.floating_point_v7_1_14_pkg
Compiling package floating_point_v7_1_14.flt_utils
Compiling package floating_point_v7_1_14.vt2mutils
Compiling package floating_point_v7_1_14.vt2mcomps
Compiling package unisim.vcomponents
Compiling package xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv_comp
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package mult_gen_v12_0_18.dsp_pkg
Compiling package floating_point_v7_1_14.flt_recipsqrt_sp_sqrt_r_rom
Compiling architecture muxcy_v of entity unisim.MUXCY [muxcy_default]
Compiling architecture xorcy_v of entity unisim.XORCY [xorcy_default]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=31,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=32)\]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=4)\]
Compiling architecture rtl of entity floating_point_v7_1_14.norm_zero_det [\norm_zero_det(data_width=7,norm...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=4,fast_input=true)\]
Compiling architecture rtl of entity floating_point_v7_1_14.mux4 [\mux4(c_xdevicefamily="artix7",w...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=2,length=2)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(fast_input=true)\]
Compiling architecture rtl of entity floating_point_v7_1_14.mux4 [\mux4(c_xdevicefamily="artix7",w...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=2)\]
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture fde_v of entity unisim.FDE [fde_default]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=8,length=0,fast_inp...]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [delay_default]
Compiling architecture rtl of entity floating_point_v7_1_14.lead_zero_encode [\lead_zero_encode(c_xdevicefamil...]
Compiling architecture rtl of entity floating_point_v7_1_14.shift_msb_first [\shift_msb_first(a_width=32,resu...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=8)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=8,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=11,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=12)\]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=11)\]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=14,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=25,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=3,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=2,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=2,length=0,fast_inp...]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture rtl of entity floating_point_v7_1_14.flt_round_bit [\flt_round_bit(c_xdevicefamily="...]
Compiling architecture rtl of entity floating_point_v7_1_14.renorm_and_round_logic [\renorm_and_round_logic(c_xdevic...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(length=5)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(length=2)\]
Compiling architecture synth of entity floating_point_v7_1_14.fix_to_flt_conv_exp [\fix_to_flt_conv_exp(c_xdevicefa...]
Compiling architecture synth of entity floating_point_v7_1_14.flt_dec_op [\flt_dec_op(c_xdevicefamily="art...]
Compiling architecture struct of entity floating_point_v7_1_14.fix_to_flt_conv [\fix_to_flt_conv(c_xdevicefamily...]
Compiling module unisims_ver.x_lut1_mux2
Compiling module unisims_ver.LUT1
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=32,length=0)\]
Compiling architecture xilinx of entity floating_point_v7_1_14.floating_point_v7_1_14_viv [\floating_point_v7_1_14_viv(c_xd...]
Compiling architecture xilinx of entity floating_point_v7_1_14.floating_point_v7_1_14 [\floating_point_v7_1_14(c_xdevic...]
Compiling module xil_defaultlib.floating_point_sint32_to_float
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=26,fast_input=true)...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=2,fast_input=true)\]
Compiling architecture xilinx of entity mult_gen_v12_0_18.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(alumodereg=0,carryinreg...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(a_input="CASCADE",bcasc...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.op_resize [\op_resize(ai_width=24,bi_width=...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.dsp [\dsp(c_xdevicefamily="artix7",c_...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.mult_gen_v12_0_18_viv [\mult_gen_v12_0_18_viv(c_verbosi...]
Compiling architecture rtl of entity floating_point_v7_1_14.fix_mult_xx [\fix_mult_xx(c_xdevicefamily="ar...]
Compiling architecture rtl of entity floating_point_v7_1_14.fix_mult [\fix_mult(c_xdevicefamily="artix...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=7)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=8,fast_input=true)\]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=4,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_14.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture rtl of entity floating_point_v7_1_14.special_detect [\special_detect(c_xdevicefamily=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(length=4)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=2,length=4,fast_inp...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(length=4,fast_input=true)...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(length=6,fast_input=true)...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=4,length=4,fast_inp...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=8,length=4)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(length=2,fast_input=true)...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=3,fast_input=true)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=4,length=2,fast_inp...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=14)\]
Compiling architecture rtl of entity floating_point_v7_1_14.flt_mult_exp [\flt_mult_exp(c_xdevicefamily="a...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=8,length=2)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=12,length=2,fast_in...]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=12,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=25,length=0,fast_in...]
Compiling architecture rtl of entity floating_point_v7_1_14.flt_round_bit [\flt_round_bit(c_xdevicefamily="...]
Compiling architecture rtl of entity floating_point_v7_1_14.renorm_and_round_logic [\renorm_and_round_logic(c_xdevic...]
Compiling architecture rtl of entity floating_point_v7_1_14.flt_mult_round [\flt_mult_round(c_xdevicefamily=...]
Compiling architecture synth of entity floating_point_v7_1_14.flt_dec_op_lat [\flt_dec_op_lat(c_xdevicefamily=...]
Compiling architecture rtl of entity floating_point_v7_1_14.flt_mult [\flt_mult(c_xdevicefamily="artix...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture xilinx of entity floating_point_v7_1_14.floating_point_v7_1_14_viv [\floating_point_v7_1_14_viv(c_xd...]
Compiling architecture xilinx of entity floating_point_v7_1_14.floating_point_v7_1_14 [\floating_point_v7_1_14(c_xdevic...]
Compiling module xil_defaultlib.floating_point_multiply
Compiling module xil_defaultlib.vec_scale
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=7,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_14.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=24,length=2,fast_in...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=16)\]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(mask="11111111000000000...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=48,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=24,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=16,length=0)\]
Compiling architecture rtl of entity floating_point_v7_1_14.dsp48e1_wrapper [\dsp48e1_wrapper(c_part="xc7a100...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(length=3)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=13,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=27,length=0)\]
Compiling architecture synth of entity floating_point_v7_1_14.align_add_dsp48e1_sgl [\align_add_dsp48e1_sgl(c_xdevice...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000001111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000000000...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=27)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=5)\]
Compiling architecture rtl of entity floating_point_v7_1_14.lead_zero_encode_shift [\lead_zero_encode_shift(ab_fw=24...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=3)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111110010101001011...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00010001010111110000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11101110101000001111...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=2,adreg=0,areg...]
Compiling architecture rtl of entity floating_point_v7_1_14.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=24,c_wi...]
Compiling architecture rtl of entity floating_point_v7_1_14.norm_and_round_dsp48e1_sgl [\norm_and_round_dsp48e1_sgl(c_mu...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10011001100110011001...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111000000001111...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=9,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=9)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=9,length=5)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=10)\]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_14.compare_gt [\compare_gt(c_xdevicefamily="art...]
Compiling architecture synth of entity floating_point_v7_1_14.compare [\compare(c_xdevicefamily="artix7...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=2,length=8,fast_inp...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(length=9,fast_input=true)...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(length=8,fast_input=true)...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(length=3,fast_input=true)...]
Compiling architecture rtl of entity floating_point_v7_1_14.flt_add_exp_sp [\flt_add_exp_sp(c_xdevicefamily=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=23)\]
Compiling architecture rtl of entity floating_point_v7_1_14.flt_add_dsp [\flt_add_dsp(c_xdevicefamily="ar...]
Compiling architecture rtl of entity floating_point_v7_1_14.flt_add [\flt_add(c_xdevicefamily="artix7...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture xilinx of entity floating_point_v7_1_14.floating_point_v7_1_14_viv [\floating_point_v7_1_14_viv(c_xd...]
Compiling architecture xilinx of entity floating_point_v7_1_14.floating_point_v7_1_14 [\floating_point_v7_1_14(c_xdevic...]
Compiling module xil_defaultlib.floating_point_sub
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_14.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_14.compare_ne_im [\compare_ne_im(c_xdevicefamily="...]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_14.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_14.compare_eq [\compare_eq(c_xdevicefamily="art...]
Compiling architecture rtl of entity floating_point_v7_1_14.fp_cmp [\fp_cmp(c_xdevicefamily="artix7"...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture xilinx of entity floating_point_v7_1_14.floating_point_v7_1_14_viv [\floating_point_v7_1_14_viv(c_xd...]
Compiling architecture xilinx of entity floating_point_v7_1_14.floating_point_v7_1_14 [\floating_point_v7_1_14(c_xdevic...]
Compiling module xil_defaultlib.floating_point_lte
Compiling module xil_defaultlib.float_less_than_equal
Compiling module xil_defaultlib.vec_sub
Compiling architecture rtl of entity floating_point_v7_1_14.flt_add [\flt_add(c_xdevicefamily="artix7...]
Compiling architecture xilinx of entity floating_point_v7_1_14.floating_point_v7_1_14_viv [\floating_point_v7_1_14_viv(c_xd...]
Compiling architecture xilinx of entity floating_point_v7_1_14.floating_point_v7_1_14 [\floating_point_v7_1_14(c_xdevic...]
Compiling module xil_defaultlib.floating_point_add
Compiling architecture xilinx of entity floating_point_v7_1_14.floating_point_v7_1_14_viv [\floating_point_v7_1_14_viv(c_xd...]
Compiling architecture xilinx of entity floating_point_v7_1_14.floating_point_v7_1_14 [\floating_point_v7_1_14(c_xdevic...]
Compiling module xil_defaultlib.floating_point_lt
Compiling module xil_defaultlib.float_less_than
Compiling module xil_defaultlib.get_pixel_color_should_draw_arro...
Compiling module xil_defaultlib.vec_add
Compiling module xil_defaultlib.vec_dot
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(length=25)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=8,length=13)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=28)\]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(alumodereg=0,bcascreg=2...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=10,length=0)\]
Compiling architecture rtl of entity floating_point_v7_1_14.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=10,b_wi...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.op_resize [\op_resize(ai_width=10,bi_width=...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.dsp [\dsp(c_xdevicefamily="artix7",c_...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.mult_gen_v12_0_18_viv [\mult_gen_v12_0_18_viv(c_verbosi...]
Compiling architecture synth of entity floating_point_v7_1_14.flt_recip_approx [\flt_recip_approx(c_xdevicefamil...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=7,length=4)\]
Compiling architecture xilinx of entity mult_gen_v12_0_18.op_resize [\op_resize(ai_width=8,bi_width=8...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.dsp [\dsp(c_xdevicefamily="artix7",c_...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.mult_gen_v12_0_18_viv [\mult_gen_v12_0_18_viv(c_verbosi...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=8,length=3)\]
Compiling architecture synth of entity floating_point_v7_1_14.flt_recip_nr [\flt_recip_nr(c_xdevicefamily="a...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=23,length=12)\]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(alumodereg=0,carryinreg...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.op_resize [\op_resize(ai_width=25,bi_width=...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.dsp [\dsp(c_xdevicefamily="artix7",c_...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=34)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=34,length=0)\]
Compiling architecture synth of entity floating_point_v7_1_14.multadd [\multadd(c_xdevicefamily="artix7...]
Compiling architecture synth of entity floating_point_v7_1_14.flt_recip_reduction_calc [\flt_recip_reduction_calc(c_xdev...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.op_resize [\op_resize(ai_width=8,bi_width=8...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.dsp [\dsp(c_xdevicefamily="artix7",c_...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.mult_gen_v12_0_18_viv [\mult_gen_v12_0_18_viv(c_verbosi...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(adreg=0,alumodereg=0,ca...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=18,length=0)\]
Compiling architecture rtl of entity floating_point_v7_1_14.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=25,b_wi...]
Compiling architecture synth of entity floating_point_v7_1_14.multadd [\multadd(c_xdevicefamily="artix7...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=7,length=3)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=8,length=6)\]
Compiling architecture rtl of entity floating_point_v7_1_14.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=25,b_wi...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=26)\]
Compiling architecture synth of entity floating_point_v7_1_14.multadd [\multadd(c_xdevicefamily="artix7...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=22,length=10,fast_i...]
Compiling architecture synth of entity floating_point_v7_1_14.flt_recip_eval [\flt_recip_eval(c_xdevicefamily=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=23,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=46,fast_input=true)...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(alumodereg=0,a_input="C...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.op_resize [\op_resize(ai_width=29,bi_width=...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.dsp [\dsp(c_xdevicefamily="artix7",c_...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=46)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=11,length=4,fast_in...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=57,length=0)\]
Compiling architecture synth of entity floating_point_v7_1_14.multadd [\multadd(c_xdevicefamily="artix7...]
Compiling architecture synth of entity floating_point_v7_1_14.flt_recip_postprocess [\flt_recip_postprocess(c_xdevice...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=9,length=30)\]
Compiling architecture rtl of entity floating_point_v7_1_14.special_detect [\special_detect(c_xdevicefamily=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=2,length=29,fast_in...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(length=29,fast_input=true...]
Compiling architecture synth of entity floating_point_v7_1_14.flt_recip_specialcase [\flt_recip_specialcase(c_xdevice...]
Compiling architecture synth of entity floating_point_v7_1_14.flt_recip_recomb [\flt_recip_recomb(c_xdevicefamil...]
Compiling architecture synth of entity floating_point_v7_1_14.flt_recip [\flt_recip(c_xdevicefamily="arti...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture xilinx of entity floating_point_v7_1_14.floating_point_v7_1_14_viv [\floating_point_v7_1_14_viv(c_xd...]
Compiling architecture xilinx of entity floating_point_v7_1_14.floating_point_v7_1_14 [\floating_point_v7_1_14(c_xdevic...]
Compiling module xil_defaultlib.floating_point_re_sqrt
Compiling module xil_defaultlib.vec_reciprocal_square_root
Compiling module xil_defaultlib.vec_normalize
Compiling module xil_defaultlib.vec_multiply
Compiling module xil_defaultlib.vec_less_than
Compiling module xil_defaultlib.vec_max
Compiling module xil_defaultlib.get_pixel_color_default
Compiling module xil_defaultlib.get_pixel_color_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot get_pixel_color_tb_behav
execute_script: Time (s): cpu = 00:02:00 ; elapsed = 00:00:48 . Memory (MB): peak = 8196.434 ; gain = 0.000 ; free physical = 3241 ; free virtual = 10960
INFO: [USF-XSim-69] 'elaborate' step finished in '48' seconds
launch_simulation: Time (s): cpu = 00:02:01 ; elapsed = 00:00:48 . Memory (MB): peak = 8196.434 ; gain = 0.000 ; free physical = 3241 ; free virtual = 10960
Time resolution is 1 ps
Starting Sim
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/ex_to_float/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/ey_to_float/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/ez_to_float/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/ray_vec_scale/mult_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/ray_vec_scale/mult_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/ray_vec_scale/mult_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/should_render_arrow_mod/scaled_sub_0_sub/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/should_render_arrow_mod/scaled_sub_1_sub/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/should_render_arrow_mod/scaled_sub_comp_lte/mod/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/should_render_arrow_mod/block_pos_normalized_sub/sub_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/should_render_arrow_mod/block_pos_normalized_sub/sub_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/should_render_arrow_mod/block_pos_normalized_sub/sub_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/should_render_arrow_mod/add_a_ray/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/should_render_arrow_mod/add_a_block/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/should_render_arrow_mod/sub_c_ray/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/should_render_arrow_mod/sub_a_block/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/should_render_arrow_mod/add_ud_0/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/should_render_arrow_mod/add_ud_1/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/should_render_arrow_mod/add_lr_0/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/should_render_arrow_mod/add_lr_1/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/should_render_arrow_mod/lt_region_a/mod/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/should_render_arrow_mod/lt_region_c/mod/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/should_render_arrow_mod/lt_ud_0/mod/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/should_render_arrow_mod/lt_ud_1/mod/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/should_render_arrow_mod/lt_lr_0/mod/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/should_render_arrow_mod/lt_lr_1/mod/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/should_render_arrow_mod/x_ray_block_less_than_lt/mod/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/should_render_arrow_mod/y_ray_block_less_than_lt/mod/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/new_origin_add/add_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/new_origin_add/add_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/new_origin_add/add_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/normal_sub/sub_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/normal_sub/sub_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/normal_sub/sub_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/normalize_normal/mod/dot/mult_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/normalize_normal/mod/dot/mult_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/normalize_normal/mod/dot/mult_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/normalize_normal/mod/dot/add_xy/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/normalize_normal/mod/dot/add_z0/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/normalize_normal/mod/dot/add_xyz/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/normalize_normal/mod/mod/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/normalize_normal/mod2/mult_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/normalize_normal/mod2/mult_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/normalize_normal/mod2/mult_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[0].dist_sub/sub_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[0].dist_sub/sub_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[0].dist_sub/sub_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[0].ray_dir_normalize/mod/dot/mult_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[0].ray_dir_normalize/mod/dot/mult_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[0].ray_dir_normalize/mod/dot/mult_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[0].ray_dir_normalize/mod/dot/add_xy/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[0].ray_dir_normalize/mod/dot/add_z0/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[0].ray_dir_normalize/mod/dot/add_xyz/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[0].ray_dir_normalize/mod/mod/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[0].ray_dir_normalize/mod2/mult_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[0].ray_dir_normalize/mod2/mult_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[0].ray_dir_normalize/mod2/mult_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[0].lambert_dot/mult_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[0].lambert_dot/mult_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[0].lambert_dot/mult_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[0].lambert_dot/add_xy/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[0].lambert_dot/add_z0/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[0].lambert_dot/add_xyz/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[0].light_intense_mat_mult_multiply/multiply_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[0].light_intense_mat_mult_multiply/multiply_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[0].light_intense_mat_mult_multiply/multiply_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[0].lambert_scale_multiply/multiply_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[0].lambert_scale_multiply/multiply_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[0].lambert_scale_multiply/multiply_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[1].dist_sub/sub_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[1].dist_sub/sub_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[1].dist_sub/sub_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[1].ray_dir_normalize/mod/dot/mult_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[1].ray_dir_normalize/mod/dot/mult_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[1].ray_dir_normalize/mod/dot/mult_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[1].ray_dir_normalize/mod/dot/add_xy/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[1].ray_dir_normalize/mod/dot/add_z0/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[1].ray_dir_normalize/mod/dot/add_xyz/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[1].ray_dir_normalize/mod/mod/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[1].ray_dir_normalize/mod2/mult_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[1].ray_dir_normalize/mod2/mult_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[1].ray_dir_normalize/mod2/mult_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[1].lambert_dot/mult_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[1].lambert_dot/mult_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[1].lambert_dot/mult_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[1].lambert_dot/add_xy/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[1].lambert_dot/add_z0/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[1].lambert_dot/add_xyz/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[1].light_intense_mat_mult_multiply/multiply_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[1].light_intense_mat_mult_multiply/multiply_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[1].light_intense_mat_mult_multiply/multiply_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[1].lambert_scale_multiply/multiply_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[1].lambert_scale_multiply/multiply_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[1].lambert_scale_multiply/multiply_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[2].dist_sub/sub_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[2].dist_sub/sub_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[2].dist_sub/sub_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[2].ray_dir_normalize/mod/dot/mult_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[2].ray_dir_normalize/mod/dot/mult_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[2].ray_dir_normalize/mod/dot/mult_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[2].ray_dir_normalize/mod/dot/add_xy/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[2].ray_dir_normalize/mod/dot/add_z0/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[2].ray_dir_normalize/mod/dot/add_xyz/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[2].ray_dir_normalize/mod/mod/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[2].ray_dir_normalize/mod2/mult_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[2].ray_dir_normalize/mod2/mult_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[2].ray_dir_normalize/mod2/mult_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[2].lambert_dot/mult_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[2].lambert_dot/mult_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[2].lambert_dot/mult_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[2].lambert_dot/add_xy/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[2].lambert_dot/add_z0/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[2].lambert_dot/add_xyz/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[2].light_intense_mat_mult_multiply/multiply_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[2].light_intense_mat_mult_multiply/multiply_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[2].light_intense_mat_mult_multiply/multiply_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[2].lambert_scale_multiply/multiply_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[2].lambert_scale_multiply/multiply_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[2].lambert_scale_multiply/multiply_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/r_total_0_add/add_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/r_total_0_add/add_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/r_total_0_add/add_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/r_total_add/add_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/r_total_add/add_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/r_total_add/add_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/min_rgb_max/less_than/mod_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/min_rgb_max/less_than/mod_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/min_rgb_max/less_than/mod_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 115 ns  Iteration: 4  Process: /get_pixel_color_tb/mod/normalize_normal/mod/dot/add_xy/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /media/koops/VIVADO/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 115 ns  Iteration: 4  Process: /get_pixel_color_tb/mod/genblk1[0].ray_dir_normalize/mod/dot/add_xy/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /media/koops/VIVADO/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 115 ns  Iteration: 4  Process: /get_pixel_color_tb/mod/genblk1[1].ray_dir_normalize/mod/dot/add_xy/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /media/koops/VIVADO/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 115 ns  Iteration: 4  Process: /get_pixel_color_tb/mod/genblk1[2].ray_dir_normalize/mod/dot/add_xy/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /media/koops/VIVADO/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
COMP0 1 1 1
COMP1 1 0
COMP0 1 0 0
COMP1 0 1
SHOULD_RENDER? 0
SHOULD_RENDER? 0
OUTPUT         342: 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000
OUTPUT         343: 00000000000000000000000000000001 00000000000000000000000000000000 00000000000000000000000000000000
relaunch_sim: Time (s): cpu = 00:02:11 ; elapsed = 00:00:58 . Memory (MB): peak = 8196.434 ; gain = 0.000 ; free physical = 3193 ; free virtual = 10905
relaunch_sim
Command: launch_simulation -step compile -simset float_test -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'get_pixel_color_tb'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/media/koops/VIVADO/float_ip/float_testing_vivado/float_testing_vivado.sim/float_test/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'float_test'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/media/koops/VIVADO/float_ip/float_testing_vivado/float_testing_vivado.sim/float_test/behav/xsim'
xvlog --incr --relax -L uvm -prj get_pixel_color_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/media/koops/VIVADO/huah_cubed_3drender/src/float_functions.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vec_reciprocal_square_root
INFO: [VRFC 10-311] analyzing module vec_scale
INFO: [VRFC 10-311] analyzing module vec_add
INFO: [VRFC 10-311] analyzing module vec_divide
INFO: [VRFC 10-311] analyzing module vec_multiply
INFO: [VRFC 10-311] analyzing module vec_sub
INFO: [VRFC 10-311] analyzing module vec_dot
INFO: [VRFC 10-311] analyzing module vec_normalize
INFO: [VRFC 10-311] analyzing module float_less_than
INFO: [VRFC 10-311] analyzing module vec_less_than
INFO: [VRFC 10-311] analyzing module float_less_than_equal
INFO: [VRFC 10-311] analyzing module float_equals
INFO: [VRFC 10-311] analyzing module vec_comp
INFO: [VRFC 10-311] analyzing module vec_max
INFO: [VRFC 10-311] analyzing module vec_min
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/media/koops/VIVADO/huah_cubed_3drender/src/get_pixel_color.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module get_pixel_color
INFO: [VRFC 10-311] analyzing module get_pixel_color_should_draw_arrow
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/media/koops/VIVADO/huah_cubed_3drender/sim/get_pixel_color_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module get_pixel_color_tb
xvhdl --incr --relax -prj get_pixel_color_tb_vhdl.prj
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
Command: launch_simulation -step elaborate -simset float_test -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'get_pixel_color_tb'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/media/koops/VIVADO/float_ip/float_testing_vivado/float_testing_vivado.sim/float_test/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'float_test'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/media/koops/VIVADO/float_ip/float_testing_vivado/float_testing_vivado.sim/float_test/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L xbip_utils_v3_0_10 -L axi_utils_v2_0_6 -L xbip_pipe_v3_0_6 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_dsp48_addsub_v3_0_6 -L xbip_dsp48_multadd_v3_0_6 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_18 -L floating_point_v7_1_14 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot get_pixel_color_tb_behav xil_defaultlib.get_pixel_color_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2022.1
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /media/koops/VIVADO/Vivado/2022.1/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L xbip_utils_v3_0_10 -L axi_utils_v2_0_6 -L xbip_pipe_v3_0_6 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_dsp48_addsub_v3_0_6 -L xbip_dsp48_multadd_v3_0_6 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_18 -L floating_point_v7_1_14 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot get_pixel_color_tb_behav xil_defaultlib.get_pixel_color_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'rgb_valid' [/media/koops/VIVADO/huah_cubed_3drender/sim/get_pixel_color_tb.sv:64]
WARNING: [VRFC 10-3091] actual bit length 64 differs from formal bit length 32 for port 's_axis_a_tdata' [/media/koops/VIVADO/huah_cubed_3drender/src/get_pixel_color.sv:49]
WARNING: [VRFC 10-3091] actual bit length 64 differs from formal bit length 32 for port 's_axis_a_tdata' [/media/koops/VIVADO/huah_cubed_3drender/src/get_pixel_color.sv:59]
WARNING: [VRFC 10-3091] actual bit length 64 differs from formal bit length 32 for port 's_axis_a_tdata' [/media/koops/VIVADO/huah_cubed_3drender/src/get_pixel_color.sv:69]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package floating_point_v7_1_14.floating_point_v7_1_14_viv_comp
Compiling package ieee.numeric_std
Compiling package xbip_utils_v3_0_10.xbip_utils_v3_0_10_pkg
Compiling package axi_utils_v2_0_6.axi_utils_v2_0_6_pkg
Compiling package floating_point_v7_1_14.floating_point_v7_1_14_consts
Compiling package ieee.math_real
Compiling package floating_point_v7_1_14.floating_point_v7_1_14_exp_table...
Compiling package mult_gen_v12_0_18.mult_gen_v12_0_18_pkg
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_signed
Compiling package floating_point_v7_1_14.floating_point_v7_1_14_pkg
Compiling package floating_point_v7_1_14.flt_utils
Compiling package floating_point_v7_1_14.vt2mutils
Compiling package floating_point_v7_1_14.vt2mcomps
Compiling package unisim.vcomponents
Compiling package xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv_comp
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package mult_gen_v12_0_18.dsp_pkg
Compiling package floating_point_v7_1_14.flt_recipsqrt_sp_sqrt_r_rom
Compiling architecture muxcy_v of entity unisim.MUXCY [muxcy_default]
Compiling architecture xorcy_v of entity unisim.XORCY [xorcy_default]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=31,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=32)\]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=4)\]
Compiling architecture rtl of entity floating_point_v7_1_14.norm_zero_det [\norm_zero_det(data_width=7,norm...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=4,fast_input=true)\]
Compiling architecture rtl of entity floating_point_v7_1_14.mux4 [\mux4(c_xdevicefamily="artix7",w...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=2,length=2)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(fast_input=true)\]
Compiling architecture rtl of entity floating_point_v7_1_14.mux4 [\mux4(c_xdevicefamily="artix7",w...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=2)\]
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture fde_v of entity unisim.FDE [fde_default]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=8,length=0,fast_inp...]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [delay_default]
Compiling architecture rtl of entity floating_point_v7_1_14.lead_zero_encode [\lead_zero_encode(c_xdevicefamil...]
Compiling architecture rtl of entity floating_point_v7_1_14.shift_msb_first [\shift_msb_first(a_width=32,resu...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=8)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=8,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=11,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=12)\]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=11)\]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=14,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=25,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=3,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=2,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=2,length=0,fast_inp...]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture rtl of entity floating_point_v7_1_14.flt_round_bit [\flt_round_bit(c_xdevicefamily="...]
Compiling architecture rtl of entity floating_point_v7_1_14.renorm_and_round_logic [\renorm_and_round_logic(c_xdevic...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(length=5)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(length=2)\]
Compiling architecture synth of entity floating_point_v7_1_14.fix_to_flt_conv_exp [\fix_to_flt_conv_exp(c_xdevicefa...]
Compiling architecture synth of entity floating_point_v7_1_14.flt_dec_op [\flt_dec_op(c_xdevicefamily="art...]
Compiling architecture struct of entity floating_point_v7_1_14.fix_to_flt_conv [\fix_to_flt_conv(c_xdevicefamily...]
Compiling module unisims_ver.x_lut1_mux2
Compiling module unisims_ver.LUT1
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=32,length=0)\]
Compiling architecture xilinx of entity floating_point_v7_1_14.floating_point_v7_1_14_viv [\floating_point_v7_1_14_viv(c_xd...]
Compiling architecture xilinx of entity floating_point_v7_1_14.floating_point_v7_1_14 [\floating_point_v7_1_14(c_xdevic...]
Compiling module xil_defaultlib.floating_point_sint32_to_float
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=26,fast_input=true)...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=2,fast_input=true)\]
Compiling architecture xilinx of entity mult_gen_v12_0_18.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(alumodereg=0,carryinreg...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(a_input="CASCADE",bcasc...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.op_resize [\op_resize(ai_width=24,bi_width=...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.dsp [\dsp(c_xdevicefamily="artix7",c_...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.mult_gen_v12_0_18_viv [\mult_gen_v12_0_18_viv(c_verbosi...]
Compiling architecture rtl of entity floating_point_v7_1_14.fix_mult_xx [\fix_mult_xx(c_xdevicefamily="ar...]
Compiling architecture rtl of entity floating_point_v7_1_14.fix_mult [\fix_mult(c_xdevicefamily="artix...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=7)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=8,fast_input=true)\]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=4,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_14.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture rtl of entity floating_point_v7_1_14.special_detect [\special_detect(c_xdevicefamily=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(length=4)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=2,length=4,fast_inp...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(length=4,fast_input=true)...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(length=6,fast_input=true)...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=4,length=4,fast_inp...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=8,length=4)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(length=2,fast_input=true)...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=3,fast_input=true)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=4,length=2,fast_inp...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=14)\]
Compiling architecture rtl of entity floating_point_v7_1_14.flt_mult_exp [\flt_mult_exp(c_xdevicefamily="a...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=8,length=2)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=12,length=2,fast_in...]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=12,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=25,length=0,fast_in...]
Compiling architecture rtl of entity floating_point_v7_1_14.flt_round_bit [\flt_round_bit(c_xdevicefamily="...]
Compiling architecture rtl of entity floating_point_v7_1_14.renorm_and_round_logic [\renorm_and_round_logic(c_xdevic...]
Compiling architecture rtl of entity floating_point_v7_1_14.flt_mult_round [\flt_mult_round(c_xdevicefamily=...]
Compiling architecture synth of entity floating_point_v7_1_14.flt_dec_op_lat [\flt_dec_op_lat(c_xdevicefamily=...]
Compiling architecture rtl of entity floating_point_v7_1_14.flt_mult [\flt_mult(c_xdevicefamily="artix...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture xilinx of entity floating_point_v7_1_14.floating_point_v7_1_14_viv [\floating_point_v7_1_14_viv(c_xd...]
Compiling architecture xilinx of entity floating_point_v7_1_14.floating_point_v7_1_14 [\floating_point_v7_1_14(c_xdevic...]
Compiling module xil_defaultlib.floating_point_multiply
Compiling module xil_defaultlib.vec_scale
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=7,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_14.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=24,length=2,fast_in...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=16)\]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(mask="11111111000000000...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=48,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=24,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=16,length=0)\]
Compiling architecture rtl of entity floating_point_v7_1_14.dsp48e1_wrapper [\dsp48e1_wrapper(c_part="xc7a100...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(length=3)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=13,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=27,length=0)\]
Compiling architecture synth of entity floating_point_v7_1_14.align_add_dsp48e1_sgl [\align_add_dsp48e1_sgl(c_xdevice...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000001111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000000000...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=27)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=5)\]
Compiling architecture rtl of entity floating_point_v7_1_14.lead_zero_encode_shift [\lead_zero_encode_shift(ab_fw=24...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=3)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111110010101001011...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00010001010111110000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11101110101000001111...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=2,adreg=0,areg...]
Compiling architecture rtl of entity floating_point_v7_1_14.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=24,c_wi...]
Compiling architecture rtl of entity floating_point_v7_1_14.norm_and_round_dsp48e1_sgl [\norm_and_round_dsp48e1_sgl(c_mu...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10011001100110011001...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111000000001111...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=9,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=9)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=9,length=5)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=10)\]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_14.compare_gt [\compare_gt(c_xdevicefamily="art...]
Compiling architecture synth of entity floating_point_v7_1_14.compare [\compare(c_xdevicefamily="artix7...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=2,length=8,fast_inp...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(length=9,fast_input=true)...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(length=8,fast_input=true)...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(length=3,fast_input=true)...]
Compiling architecture rtl of entity floating_point_v7_1_14.flt_add_exp_sp [\flt_add_exp_sp(c_xdevicefamily=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=23)\]
Compiling architecture rtl of entity floating_point_v7_1_14.flt_add_dsp [\flt_add_dsp(c_xdevicefamily="ar...]
Compiling architecture rtl of entity floating_point_v7_1_14.flt_add [\flt_add(c_xdevicefamily="artix7...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture xilinx of entity floating_point_v7_1_14.floating_point_v7_1_14_viv [\floating_point_v7_1_14_viv(c_xd...]
Compiling architecture xilinx of entity floating_point_v7_1_14.floating_point_v7_1_14 [\floating_point_v7_1_14(c_xdevic...]
Compiling module xil_defaultlib.floating_point_sub
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_14.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_14.compare_ne_im [\compare_ne_im(c_xdevicefamily="...]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_14.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_14.compare_eq [\compare_eq(c_xdevicefamily="art...]
Compiling architecture rtl of entity floating_point_v7_1_14.fp_cmp [\fp_cmp(c_xdevicefamily="artix7"...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture xilinx of entity floating_point_v7_1_14.floating_point_v7_1_14_viv [\floating_point_v7_1_14_viv(c_xd...]
Compiling architecture xilinx of entity floating_point_v7_1_14.floating_point_v7_1_14 [\floating_point_v7_1_14(c_xdevic...]
Compiling module xil_defaultlib.floating_point_lte
Compiling module xil_defaultlib.float_less_than_equal
Compiling module xil_defaultlib.vec_sub
Compiling architecture rtl of entity floating_point_v7_1_14.flt_add [\flt_add(c_xdevicefamily="artix7...]
Compiling architecture xilinx of entity floating_point_v7_1_14.floating_point_v7_1_14_viv [\floating_point_v7_1_14_viv(c_xd...]
Compiling architecture xilinx of entity floating_point_v7_1_14.floating_point_v7_1_14 [\floating_point_v7_1_14(c_xdevic...]
Compiling module xil_defaultlib.floating_point_add
Compiling architecture xilinx of entity floating_point_v7_1_14.floating_point_v7_1_14_viv [\floating_point_v7_1_14_viv(c_xd...]
Compiling architecture xilinx of entity floating_point_v7_1_14.floating_point_v7_1_14 [\floating_point_v7_1_14(c_xdevic...]
Compiling module xil_defaultlib.floating_point_lt
Compiling module xil_defaultlib.float_less_than
Compiling module xil_defaultlib.get_pixel_color_should_draw_arro...
Compiling module xil_defaultlib.vec_add
Compiling module xil_defaultlib.vec_dot
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(length=25)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=8,length=13)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=28)\]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(alumodereg=0,bcascreg=2...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=10,length=0)\]
Compiling architecture rtl of entity floating_point_v7_1_14.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=10,b_wi...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.op_resize [\op_resize(ai_width=10,bi_width=...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.dsp [\dsp(c_xdevicefamily="artix7",c_...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.mult_gen_v12_0_18_viv [\mult_gen_v12_0_18_viv(c_verbosi...]
Compiling architecture synth of entity floating_point_v7_1_14.flt_recip_approx [\flt_recip_approx(c_xdevicefamil...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=7,length=4)\]
Compiling architecture xilinx of entity mult_gen_v12_0_18.op_resize [\op_resize(ai_width=8,bi_width=8...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.dsp [\dsp(c_xdevicefamily="artix7",c_...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.mult_gen_v12_0_18_viv [\mult_gen_v12_0_18_viv(c_verbosi...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=8,length=3)\]
Compiling architecture synth of entity floating_point_v7_1_14.flt_recip_nr [\flt_recip_nr(c_xdevicefamily="a...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=23,length=12)\]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(alumodereg=0,carryinreg...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.op_resize [\op_resize(ai_width=25,bi_width=...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.dsp [\dsp(c_xdevicefamily="artix7",c_...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=34)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=34,length=0)\]
Compiling architecture synth of entity floating_point_v7_1_14.multadd [\multadd(c_xdevicefamily="artix7...]
Compiling architecture synth of entity floating_point_v7_1_14.flt_recip_reduction_calc [\flt_recip_reduction_calc(c_xdev...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.op_resize [\op_resize(ai_width=8,bi_width=8...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.dsp [\dsp(c_xdevicefamily="artix7",c_...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.mult_gen_v12_0_18_viv [\mult_gen_v12_0_18_viv(c_verbosi...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(adreg=0,alumodereg=0,ca...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=18,length=0)\]
Compiling architecture rtl of entity floating_point_v7_1_14.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=25,b_wi...]
Compiling architecture synth of entity floating_point_v7_1_14.multadd [\multadd(c_xdevicefamily="artix7...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=7,length=3)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=8,length=6)\]
Compiling architecture rtl of entity floating_point_v7_1_14.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=25,b_wi...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=26)\]
Compiling architecture synth of entity floating_point_v7_1_14.multadd [\multadd(c_xdevicefamily="artix7...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=22,length=10,fast_i...]
Compiling architecture synth of entity floating_point_v7_1_14.flt_recip_eval [\flt_recip_eval(c_xdevicefamily=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=23,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=46,fast_input=true)...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(alumodereg=0,a_input="C...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.op_resize [\op_resize(ai_width=29,bi_width=...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.dsp [\dsp(c_xdevicefamily="artix7",c_...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=46)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=11,length=4,fast_in...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=57,length=0)\]
Compiling architecture synth of entity floating_point_v7_1_14.multadd [\multadd(c_xdevicefamily="artix7...]
Compiling architecture synth of entity floating_point_v7_1_14.flt_recip_postprocess [\flt_recip_postprocess(c_xdevice...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=9,length=30)\]
Compiling architecture rtl of entity floating_point_v7_1_14.special_detect [\special_detect(c_xdevicefamily=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=2,length=29,fast_in...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(length=29,fast_input=true...]
Compiling architecture synth of entity floating_point_v7_1_14.flt_recip_specialcase [\flt_recip_specialcase(c_xdevice...]
Compiling architecture synth of entity floating_point_v7_1_14.flt_recip_recomb [\flt_recip_recomb(c_xdevicefamil...]
Compiling architecture synth of entity floating_point_v7_1_14.flt_recip [\flt_recip(c_xdevicefamily="arti...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture xilinx of entity floating_point_v7_1_14.floating_point_v7_1_14_viv [\floating_point_v7_1_14_viv(c_xd...]
Compiling architecture xilinx of entity floating_point_v7_1_14.floating_point_v7_1_14 [\floating_point_v7_1_14(c_xdevic...]
Compiling module xil_defaultlib.floating_point_re_sqrt
Compiling module xil_defaultlib.vec_reciprocal_square_root
Compiling module xil_defaultlib.vec_normalize
Compiling module xil_defaultlib.vec_multiply
Compiling module xil_defaultlib.vec_less_than
Compiling module xil_defaultlib.vec_max
Compiling module xil_defaultlib.get_pixel_color_default
Compiling module xil_defaultlib.get_pixel_color_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot get_pixel_color_tb_behav
execute_script: Time (s): cpu = 00:02:11 ; elapsed = 00:00:49 . Memory (MB): peak = 8201.438 ; gain = 0.000 ; free physical = 3354 ; free virtual = 11094
INFO: [USF-XSim-69] 'elaborate' step finished in '49' seconds
launch_simulation: Time (s): cpu = 00:02:11 ; elapsed = 00:00:50 . Memory (MB): peak = 8201.438 ; gain = 0.000 ; free physical = 3354 ; free virtual = 11094
Time resolution is 1 ps
Starting Sim
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/ex_to_float/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/ey_to_float/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/ez_to_float/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/ray_vec_scale/mult_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/ray_vec_scale/mult_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/ray_vec_scale/mult_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/should_render_arrow_mod/scaled_sub_0_sub/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/should_render_arrow_mod/scaled_sub_1_sub/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/should_render_arrow_mod/scaled_sub_comp_lte/mod/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/should_render_arrow_mod/block_pos_normalized_sub/sub_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/should_render_arrow_mod/block_pos_normalized_sub/sub_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/should_render_arrow_mod/block_pos_normalized_sub/sub_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/should_render_arrow_mod/add_a_ray/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/should_render_arrow_mod/add_a_block/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/should_render_arrow_mod/sub_c_ray/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/should_render_arrow_mod/sub_a_block/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/should_render_arrow_mod/add_ud_0/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/should_render_arrow_mod/add_ud_1/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/should_render_arrow_mod/add_lr_0/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/should_render_arrow_mod/add_lr_1/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/should_render_arrow_mod/lt_region_a/mod/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/should_render_arrow_mod/lt_region_c/mod/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/should_render_arrow_mod/lt_ud_0/mod/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/should_render_arrow_mod/lt_ud_1/mod/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/should_render_arrow_mod/lt_lr_0/mod/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/should_render_arrow_mod/lt_lr_1/mod/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/should_render_arrow_mod/x_ray_block_less_than_lt/mod/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/should_render_arrow_mod/y_ray_block_less_than_lt/mod/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/new_origin_add/add_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/new_origin_add/add_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/new_origin_add/add_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/normal_sub/sub_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/normal_sub/sub_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/normal_sub/sub_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/normalize_normal/mod/dot/mult_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/normalize_normal/mod/dot/mult_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/normalize_normal/mod/dot/mult_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/normalize_normal/mod/dot/add_xy/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/normalize_normal/mod/dot/add_z0/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/normalize_normal/mod/dot/add_xyz/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/normalize_normal/mod/mod/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/normalize_normal/mod2/mult_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/normalize_normal/mod2/mult_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/normalize_normal/mod2/mult_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[0].dist_sub/sub_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[0].dist_sub/sub_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[0].dist_sub/sub_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[0].ray_dir_normalize/mod/dot/mult_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[0].ray_dir_normalize/mod/dot/mult_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[0].ray_dir_normalize/mod/dot/mult_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[0].ray_dir_normalize/mod/dot/add_xy/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[0].ray_dir_normalize/mod/dot/add_z0/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[0].ray_dir_normalize/mod/dot/add_xyz/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[0].ray_dir_normalize/mod/mod/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[0].ray_dir_normalize/mod2/mult_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[0].ray_dir_normalize/mod2/mult_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[0].ray_dir_normalize/mod2/mult_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[0].lambert_dot/mult_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[0].lambert_dot/mult_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[0].lambert_dot/mult_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[0].lambert_dot/add_xy/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[0].lambert_dot/add_z0/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[0].lambert_dot/add_xyz/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[0].light_intense_mat_mult_multiply/multiply_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[0].light_intense_mat_mult_multiply/multiply_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[0].light_intense_mat_mult_multiply/multiply_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[0].lambert_scale_multiply/multiply_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[0].lambert_scale_multiply/multiply_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[0].lambert_scale_multiply/multiply_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[1].dist_sub/sub_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[1].dist_sub/sub_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[1].dist_sub/sub_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[1].ray_dir_normalize/mod/dot/mult_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[1].ray_dir_normalize/mod/dot/mult_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[1].ray_dir_normalize/mod/dot/mult_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[1].ray_dir_normalize/mod/dot/add_xy/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[1].ray_dir_normalize/mod/dot/add_z0/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[1].ray_dir_normalize/mod/dot/add_xyz/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[1].ray_dir_normalize/mod/mod/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[1].ray_dir_normalize/mod2/mult_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[1].ray_dir_normalize/mod2/mult_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[1].ray_dir_normalize/mod2/mult_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[1].lambert_dot/mult_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[1].lambert_dot/mult_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[1].lambert_dot/mult_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[1].lambert_dot/add_xy/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[1].lambert_dot/add_z0/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[1].lambert_dot/add_xyz/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[1].light_intense_mat_mult_multiply/multiply_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[1].light_intense_mat_mult_multiply/multiply_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[1].light_intense_mat_mult_multiply/multiply_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[1].lambert_scale_multiply/multiply_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[1].lambert_scale_multiply/multiply_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[1].lambert_scale_multiply/multiply_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[2].dist_sub/sub_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[2].dist_sub/sub_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[2].dist_sub/sub_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[2].ray_dir_normalize/mod/dot/mult_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[2].ray_dir_normalize/mod/dot/mult_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[2].ray_dir_normalize/mod/dot/mult_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[2].ray_dir_normalize/mod/dot/add_xy/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[2].ray_dir_normalize/mod/dot/add_z0/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[2].ray_dir_normalize/mod/dot/add_xyz/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[2].ray_dir_normalize/mod/mod/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[2].ray_dir_normalize/mod2/mult_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[2].ray_dir_normalize/mod2/mult_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[2].ray_dir_normalize/mod2/mult_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[2].lambert_dot/mult_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[2].lambert_dot/mult_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[2].lambert_dot/mult_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[2].lambert_dot/add_xy/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[2].lambert_dot/add_z0/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[2].lambert_dot/add_xyz/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[2].light_intense_mat_mult_multiply/multiply_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[2].light_intense_mat_mult_multiply/multiply_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[2].light_intense_mat_mult_multiply/multiply_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[2].lambert_scale_multiply/multiply_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[2].lambert_scale_multiply/multiply_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[2].lambert_scale_multiply/multiply_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/r_total_0_add/add_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/r_total_0_add/add_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/r_total_0_add/add_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/r_total_add/add_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/r_total_add/add_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/r_total_add/add_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/min_rgb_max/less_than/mod_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/min_rgb_max/less_than/mod_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/min_rgb_max/less_than/mod_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 115 ns  Iteration: 4  Process: /get_pixel_color_tb/mod/normalize_normal/mod/dot/add_xy/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /media/koops/VIVADO/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 115 ns  Iteration: 4  Process: /get_pixel_color_tb/mod/genblk1[0].ray_dir_normalize/mod/dot/add_xy/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /media/koops/VIVADO/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 115 ns  Iteration: 4  Process: /get_pixel_color_tb/mod/genblk1[1].ray_dir_normalize/mod/dot/add_xy/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /media/koops/VIVADO/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 115 ns  Iteration: 4  Process: /get_pixel_color_tb/mod/genblk1[2].ray_dir_normalize/mod/dot/add_xy/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /media/koops/VIVADO/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
COMP0 1 1 1
COMP1 1 1
COMP0 1 0 0
COMP1 0 0
SHOULD_RENDER? 0
SHOULD_RENDER? 0
OUTPUT         342: 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000
OUTPUT         343: 00000000000000000000000000000001 00000000000000000000000000000000 00000000000000000000000000000000
relaunch_xsim_kernel: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 8201.438 ; gain = 0.000 ; free physical = 3155 ; free virtual = 10923
relaunch_sim: Time (s): cpu = 00:02:20 ; elapsed = 00:00:59 . Memory (MB): peak = 8201.438 ; gain = 0.000 ; free physical = 3155 ; free virtual = 10923
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation -simset [get_filesets float_test ]
Command: launch_simulation  -simset float_test
INFO: [Vivado 12-12493] Simulation top is 'get_pixel_color_tb'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/media/koops/VIVADO/float_ip/float_testing_vivado/float_testing_vivado.sim/float_test/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'float_test'
INFO: [SIM-utils-72] Using boost library from '/media/koops/VIVADO/Vivado/2022.1/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/media/koops/VIVADO/Vivado/2022.1/data/xsim/xsim.ini' copied to run dir:'/media/koops/VIVADO/float_ip/float_testing_vivado/float_testing_vivado.sim/float_test/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'get_pixel_color_tb' in fileset 'float_test'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'float_test'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/media/koops/VIVADO/float_ip/float_testing_vivado/float_testing_vivado.sim/float_test/behav/xsim'
xvlog --incr --relax -L uvm -prj get_pixel_color_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/media/koops/VIVADO/huah_cubed_3drender/src/float_functions.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vec_reciprocal_square_root
INFO: [VRFC 10-311] analyzing module vec_scale
INFO: [VRFC 10-311] analyzing module vec_add
INFO: [VRFC 10-311] analyzing module vec_divide
INFO: [VRFC 10-311] analyzing module vec_multiply
INFO: [VRFC 10-311] analyzing module vec_sub
INFO: [VRFC 10-311] analyzing module vec_dot
INFO: [VRFC 10-311] analyzing module vec_normalize
INFO: [VRFC 10-311] analyzing module float_less_than
INFO: [VRFC 10-311] analyzing module vec_less_than
INFO: [VRFC 10-311] analyzing module float_less_than_equal
INFO: [VRFC 10-311] analyzing module float_equals
INFO: [VRFC 10-311] analyzing module vec_comp
INFO: [VRFC 10-311] analyzing module vec_max
INFO: [VRFC 10-311] analyzing module vec_min
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/media/koops/VIVADO/huah_cubed_3drender/src/get_pixel_color.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module get_pixel_color
INFO: [VRFC 10-311] analyzing module get_pixel_color_should_draw_arrow
ERROR: [VRFC 10-4982] syntax error near 'end' [/media/koops/VIVADO/huah_cubed_3drender/src/get_pixel_color.sv:1115]
ERROR: [VRFC 10-8549] SystemVerilog keyword 'end' used in incorrect context [/media/koops/VIVADO/huah_cubed_3drender/src/get_pixel_color.sv:1115]
ERROR: [VRFC 10-8530] module 'get_pixel_color_should_draw_arrow' is ignored due to previous errors [/media/koops/VIVADO/huah_cubed_3drender/src/get_pixel_color.sv:635]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'/media/koops/VIVADO/float_ip/float_testing_vivado/float_testing_vivado.sim/float_test/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or '/media/koops/VIVADO/float_ip/float_testing_vivado/float_testing_vivado.sim/float_test/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation -simset [get_filesets float_test ]
Command: launch_simulation  -simset float_test
INFO: [Vivado 12-12493] Simulation top is 'get_pixel_color_tb'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/media/koops/VIVADO/float_ip/float_testing_vivado/float_testing_vivado.sim/float_test/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'float_test'
INFO: [SIM-utils-72] Using boost library from '/media/koops/VIVADO/Vivado/2022.1/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/media/koops/VIVADO/Vivado/2022.1/data/xsim/xsim.ini' copied to run dir:'/media/koops/VIVADO/float_ip/float_testing_vivado/float_testing_vivado.sim/float_test/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'get_pixel_color_tb' in fileset 'float_test'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'float_test'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/media/koops/VIVADO/float_ip/float_testing_vivado/float_testing_vivado.sim/float_test/behav/xsim'
xvlog --incr --relax -L uvm -prj get_pixel_color_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/media/koops/VIVADO/huah_cubed_3drender/src/float_functions.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vec_reciprocal_square_root
INFO: [VRFC 10-311] analyzing module vec_scale
INFO: [VRFC 10-311] analyzing module vec_add
INFO: [VRFC 10-311] analyzing module vec_divide
INFO: [VRFC 10-311] analyzing module vec_multiply
INFO: [VRFC 10-311] analyzing module vec_sub
INFO: [VRFC 10-311] analyzing module vec_dot
INFO: [VRFC 10-311] analyzing module vec_normalize
INFO: [VRFC 10-311] analyzing module float_less_than
INFO: [VRFC 10-311] analyzing module vec_less_than
INFO: [VRFC 10-311] analyzing module float_less_than_equal
INFO: [VRFC 10-311] analyzing module float_equals
INFO: [VRFC 10-311] analyzing module vec_comp
INFO: [VRFC 10-311] analyzing module vec_max
INFO: [VRFC 10-311] analyzing module vec_min
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/media/koops/VIVADO/huah_cubed_3drender/src/get_pixel_color.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module get_pixel_color
INFO: [VRFC 10-311] analyzing module get_pixel_color_should_draw_arrow
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/media/koops/VIVADO/huah_cubed_3drender/sim/get_pixel_color_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module get_pixel_color_tb
xvhdl --incr --relax -prj get_pixel_color_tb_vhdl.prj
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/media/koops/VIVADO/float_ip/float_testing_vivado/float_testing_vivado.sim/float_test/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L xbip_utils_v3_0_10 -L axi_utils_v2_0_6 -L xbip_pipe_v3_0_6 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_dsp48_addsub_v3_0_6 -L xbip_dsp48_multadd_v3_0_6 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_18 -L floating_point_v7_1_14 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot get_pixel_color_tb_behav xil_defaultlib.get_pixel_color_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2022.1
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /media/koops/VIVADO/Vivado/2022.1/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L xbip_utils_v3_0_10 -L axi_utils_v2_0_6 -L xbip_pipe_v3_0_6 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_dsp48_addsub_v3_0_6 -L xbip_dsp48_multadd_v3_0_6 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_18 -L floating_point_v7_1_14 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot get_pixel_color_tb_behav xil_defaultlib.get_pixel_color_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'rgb_valid' [/media/koops/VIVADO/huah_cubed_3drender/sim/get_pixel_color_tb.sv:64]
WARNING: [VRFC 10-3091] actual bit length 64 differs from formal bit length 32 for port 's_axis_a_tdata' [/media/koops/VIVADO/huah_cubed_3drender/src/get_pixel_color.sv:49]
WARNING: [VRFC 10-3091] actual bit length 64 differs from formal bit length 32 for port 's_axis_a_tdata' [/media/koops/VIVADO/huah_cubed_3drender/src/get_pixel_color.sv:59]
WARNING: [VRFC 10-3091] actual bit length 64 differs from formal bit length 32 for port 's_axis_a_tdata' [/media/koops/VIVADO/huah_cubed_3drender/src/get_pixel_color.sv:69]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package floating_point_v7_1_14.floating_point_v7_1_14_viv_comp
Compiling package ieee.numeric_std
Compiling package xbip_utils_v3_0_10.xbip_utils_v3_0_10_pkg
Compiling package axi_utils_v2_0_6.axi_utils_v2_0_6_pkg
Compiling package floating_point_v7_1_14.floating_point_v7_1_14_consts
Compiling package ieee.math_real
Compiling package floating_point_v7_1_14.floating_point_v7_1_14_exp_table...
Compiling package mult_gen_v12_0_18.mult_gen_v12_0_18_pkg
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_signed
Compiling package floating_point_v7_1_14.floating_point_v7_1_14_pkg
Compiling package floating_point_v7_1_14.flt_utils
Compiling package floating_point_v7_1_14.vt2mutils
Compiling package floating_point_v7_1_14.vt2mcomps
Compiling package unisim.vcomponents
Compiling package xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv_comp
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package mult_gen_v12_0_18.dsp_pkg
Compiling package floating_point_v7_1_14.flt_recipsqrt_sp_sqrt_r_rom
Compiling architecture muxcy_v of entity unisim.MUXCY [muxcy_default]
Compiling architecture xorcy_v of entity unisim.XORCY [xorcy_default]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=31,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=32)\]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=4)\]
Compiling architecture rtl of entity floating_point_v7_1_14.norm_zero_det [\norm_zero_det(data_width=7,norm...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=4,fast_input=true)\]
Compiling architecture rtl of entity floating_point_v7_1_14.mux4 [\mux4(c_xdevicefamily="artix7",w...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=2,length=2)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(fast_input=true)\]
Compiling architecture rtl of entity floating_point_v7_1_14.mux4 [\mux4(c_xdevicefamily="artix7",w...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=2)\]
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture fde_v of entity unisim.FDE [fde_default]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=8,length=0,fast_inp...]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [delay_default]
Compiling architecture rtl of entity floating_point_v7_1_14.lead_zero_encode [\lead_zero_encode(c_xdevicefamil...]
Compiling architecture rtl of entity floating_point_v7_1_14.shift_msb_first [\shift_msb_first(a_width=32,resu...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=8)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=8,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=11,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=12)\]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=11)\]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=14,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=25,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=3,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=2,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=2,length=0,fast_inp...]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture rtl of entity floating_point_v7_1_14.flt_round_bit [\flt_round_bit(c_xdevicefamily="...]
Compiling architecture rtl of entity floating_point_v7_1_14.renorm_and_round_logic [\renorm_and_round_logic(c_xdevic...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(length=5)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(length=2)\]
Compiling architecture synth of entity floating_point_v7_1_14.fix_to_flt_conv_exp [\fix_to_flt_conv_exp(c_xdevicefa...]
Compiling architecture synth of entity floating_point_v7_1_14.flt_dec_op [\flt_dec_op(c_xdevicefamily="art...]
Compiling architecture struct of entity floating_point_v7_1_14.fix_to_flt_conv [\fix_to_flt_conv(c_xdevicefamily...]
Compiling module unisims_ver.x_lut1_mux2
Compiling module unisims_ver.LUT1
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=32,length=0)\]
Compiling architecture xilinx of entity floating_point_v7_1_14.floating_point_v7_1_14_viv [\floating_point_v7_1_14_viv(c_xd...]
Compiling architecture xilinx of entity floating_point_v7_1_14.floating_point_v7_1_14 [\floating_point_v7_1_14(c_xdevic...]
Compiling module xil_defaultlib.floating_point_sint32_to_float
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=26,fast_input=true)...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=2,fast_input=true)\]
Compiling architecture xilinx of entity mult_gen_v12_0_18.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(alumodereg=0,carryinreg...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(a_input="CASCADE",bcasc...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.op_resize [\op_resize(ai_width=24,bi_width=...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.dsp [\dsp(c_xdevicefamily="artix7",c_...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.mult_gen_v12_0_18_viv [\mult_gen_v12_0_18_viv(c_verbosi...]
Compiling architecture rtl of entity floating_point_v7_1_14.fix_mult_xx [\fix_mult_xx(c_xdevicefamily="ar...]
Compiling architecture rtl of entity floating_point_v7_1_14.fix_mult [\fix_mult(c_xdevicefamily="artix...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=7)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=8,fast_input=true)\]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=4,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_14.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture rtl of entity floating_point_v7_1_14.special_detect [\special_detect(c_xdevicefamily=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(length=4)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=2,length=4,fast_inp...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(length=4,fast_input=true)...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(length=6,fast_input=true)...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=4,length=4,fast_inp...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=8,length=4)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(length=2,fast_input=true)...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=3,fast_input=true)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=4,length=2,fast_inp...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=14)\]
Compiling architecture rtl of entity floating_point_v7_1_14.flt_mult_exp [\flt_mult_exp(c_xdevicefamily="a...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=8,length=2)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=12,length=2,fast_in...]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=12,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=25,length=0,fast_in...]
Compiling architecture rtl of entity floating_point_v7_1_14.flt_round_bit [\flt_round_bit(c_xdevicefamily="...]
Compiling architecture rtl of entity floating_point_v7_1_14.renorm_and_round_logic [\renorm_and_round_logic(c_xdevic...]
Compiling architecture rtl of entity floating_point_v7_1_14.flt_mult_round [\flt_mult_round(c_xdevicefamily=...]
Compiling architecture synth of entity floating_point_v7_1_14.flt_dec_op_lat [\flt_dec_op_lat(c_xdevicefamily=...]
Compiling architecture rtl of entity floating_point_v7_1_14.flt_mult [\flt_mult(c_xdevicefamily="artix...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture xilinx of entity floating_point_v7_1_14.floating_point_v7_1_14_viv [\floating_point_v7_1_14_viv(c_xd...]
Compiling architecture xilinx of entity floating_point_v7_1_14.floating_point_v7_1_14 [\floating_point_v7_1_14(c_xdevic...]
Compiling module xil_defaultlib.floating_point_multiply
Compiling module xil_defaultlib.vec_scale
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=7,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_14.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=24,length=2,fast_in...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=16)\]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(mask="11111111000000000...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=48,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=24,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=16,length=0)\]
Compiling architecture rtl of entity floating_point_v7_1_14.dsp48e1_wrapper [\dsp48e1_wrapper(c_part="xc7a100...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(length=3)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=13,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=27,length=0)\]
Compiling architecture synth of entity floating_point_v7_1_14.align_add_dsp48e1_sgl [\align_add_dsp48e1_sgl(c_xdevice...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000001111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000000000...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=27)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=5)\]
Compiling architecture rtl of entity floating_point_v7_1_14.lead_zero_encode_shift [\lead_zero_encode_shift(ab_fw=24...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=3)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111110010101001011...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00010001010111110000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11101110101000001111...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=2,adreg=0,areg...]
Compiling architecture rtl of entity floating_point_v7_1_14.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=24,c_wi...]
Compiling architecture rtl of entity floating_point_v7_1_14.norm_and_round_dsp48e1_sgl [\norm_and_round_dsp48e1_sgl(c_mu...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10011001100110011001...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111000000001111...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=9,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=9)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=9,length=5)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=10)\]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_14.compare_gt [\compare_gt(c_xdevicefamily="art...]
Compiling architecture synth of entity floating_point_v7_1_14.compare [\compare(c_xdevicefamily="artix7...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=2,length=8,fast_inp...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(length=9,fast_input=true)...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(length=8,fast_input=true)...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(length=3,fast_input=true)...]
Compiling architecture rtl of entity floating_point_v7_1_14.flt_add_exp_sp [\flt_add_exp_sp(c_xdevicefamily=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=23)\]
Compiling architecture rtl of entity floating_point_v7_1_14.flt_add_dsp [\flt_add_dsp(c_xdevicefamily="ar...]
Compiling architecture rtl of entity floating_point_v7_1_14.flt_add [\flt_add(c_xdevicefamily="artix7...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture xilinx of entity floating_point_v7_1_14.floating_point_v7_1_14_viv [\floating_point_v7_1_14_viv(c_xd...]
Compiling architecture xilinx of entity floating_point_v7_1_14.floating_point_v7_1_14 [\floating_point_v7_1_14(c_xdevic...]
Compiling module xil_defaultlib.floating_point_sub
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_14.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_14.compare_ne_im [\compare_ne_im(c_xdevicefamily="...]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_14.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_14.compare_eq [\compare_eq(c_xdevicefamily="art...]
Compiling architecture rtl of entity floating_point_v7_1_14.fp_cmp [\fp_cmp(c_xdevicefamily="artix7"...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture xilinx of entity floating_point_v7_1_14.floating_point_v7_1_14_viv [\floating_point_v7_1_14_viv(c_xd...]
Compiling architecture xilinx of entity floating_point_v7_1_14.floating_point_v7_1_14 [\floating_point_v7_1_14(c_xdevic...]
Compiling module xil_defaultlib.floating_point_lte
Compiling module xil_defaultlib.float_less_than_equal
Compiling module xil_defaultlib.vec_sub
Compiling architecture rtl of entity floating_point_v7_1_14.flt_add [\flt_add(c_xdevicefamily="artix7...]
Compiling architecture xilinx of entity floating_point_v7_1_14.floating_point_v7_1_14_viv [\floating_point_v7_1_14_viv(c_xd...]
Compiling architecture xilinx of entity floating_point_v7_1_14.floating_point_v7_1_14 [\floating_point_v7_1_14(c_xdevic...]
Compiling module xil_defaultlib.floating_point_add
Compiling architecture xilinx of entity floating_point_v7_1_14.floating_point_v7_1_14_viv [\floating_point_v7_1_14_viv(c_xd...]
Compiling architecture xilinx of entity floating_point_v7_1_14.floating_point_v7_1_14 [\floating_point_v7_1_14(c_xdevic...]
Compiling module xil_defaultlib.floating_point_lt
Compiling module xil_defaultlib.float_less_than
Compiling module xil_defaultlib.get_pixel_color_should_draw_arro...
Compiling module xil_defaultlib.vec_add
Compiling module xil_defaultlib.vec_dot
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(length=25)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=8,length=13)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=28)\]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(alumodereg=0,bcascreg=2...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=10,length=0)\]
Compiling architecture rtl of entity floating_point_v7_1_14.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=10,b_wi...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.op_resize [\op_resize(ai_width=10,bi_width=...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.dsp [\dsp(c_xdevicefamily="artix7",c_...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.mult_gen_v12_0_18_viv [\mult_gen_v12_0_18_viv(c_verbosi...]
Compiling architecture synth of entity floating_point_v7_1_14.flt_recip_approx [\flt_recip_approx(c_xdevicefamil...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=7,length=4)\]
Compiling architecture xilinx of entity mult_gen_v12_0_18.op_resize [\op_resize(ai_width=8,bi_width=8...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.dsp [\dsp(c_xdevicefamily="artix7",c_...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.mult_gen_v12_0_18_viv [\mult_gen_v12_0_18_viv(c_verbosi...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=8,length=3)\]
Compiling architecture synth of entity floating_point_v7_1_14.flt_recip_nr [\flt_recip_nr(c_xdevicefamily="a...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=23,length=12)\]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(alumodereg=0,carryinreg...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.op_resize [\op_resize(ai_width=25,bi_width=...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.dsp [\dsp(c_xdevicefamily="artix7",c_...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=34)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=34,length=0)\]
Compiling architecture synth of entity floating_point_v7_1_14.multadd [\multadd(c_xdevicefamily="artix7...]
Compiling architecture synth of entity floating_point_v7_1_14.flt_recip_reduction_calc [\flt_recip_reduction_calc(c_xdev...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.op_resize [\op_resize(ai_width=8,bi_width=8...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.dsp [\dsp(c_xdevicefamily="artix7",c_...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.mult_gen_v12_0_18_viv [\mult_gen_v12_0_18_viv(c_verbosi...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(adreg=0,alumodereg=0,ca...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=18,length=0)\]
Compiling architecture rtl of entity floating_point_v7_1_14.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=25,b_wi...]
Compiling architecture synth of entity floating_point_v7_1_14.multadd [\multadd(c_xdevicefamily="artix7...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=7,length=3)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=8,length=6)\]
Compiling architecture rtl of entity floating_point_v7_1_14.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=25,b_wi...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=26)\]
Compiling architecture synth of entity floating_point_v7_1_14.multadd [\multadd(c_xdevicefamily="artix7...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=22,length=10,fast_i...]
Compiling architecture synth of entity floating_point_v7_1_14.flt_recip_eval [\flt_recip_eval(c_xdevicefamily=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=23,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=46,fast_input=true)...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(alumodereg=0,a_input="C...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.op_resize [\op_resize(ai_width=29,bi_width=...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.dsp [\dsp(c_xdevicefamily="artix7",c_...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=46)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=11,length=4,fast_in...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=57,length=0)\]
Compiling architecture synth of entity floating_point_v7_1_14.multadd [\multadd(c_xdevicefamily="artix7...]
Compiling architecture synth of entity floating_point_v7_1_14.flt_recip_postprocess [\flt_recip_postprocess(c_xdevice...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=9,length=30)\]
Compiling architecture rtl of entity floating_point_v7_1_14.special_detect [\special_detect(c_xdevicefamily=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=2,length=29,fast_in...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(length=29,fast_input=true...]
Compiling architecture synth of entity floating_point_v7_1_14.flt_recip_specialcase [\flt_recip_specialcase(c_xdevice...]
Compiling architecture synth of entity floating_point_v7_1_14.flt_recip_recomb [\flt_recip_recomb(c_xdevicefamil...]
Compiling architecture synth of entity floating_point_v7_1_14.flt_recip [\flt_recip(c_xdevicefamily="arti...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture xilinx of entity floating_point_v7_1_14.floating_point_v7_1_14_viv [\floating_point_v7_1_14_viv(c_xd...]
Compiling architecture xilinx of entity floating_point_v7_1_14.floating_point_v7_1_14 [\floating_point_v7_1_14(c_xdevic...]
Compiling module xil_defaultlib.floating_point_re_sqrt
Compiling module xil_defaultlib.vec_reciprocal_square_root
Compiling module xil_defaultlib.vec_normalize
Compiling module xil_defaultlib.vec_multiply
Compiling module xil_defaultlib.vec_less_than
Compiling module xil_defaultlib.vec_max
Compiling module xil_defaultlib.get_pixel_color_default
Compiling module xil_defaultlib.get_pixel_color_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot get_pixel_color_tb_behav
execute_script: Time (s): cpu = 00:01:56 ; elapsed = 00:00:49 . Memory (MB): peak = 8201.438 ; gain = 0.000 ; free physical = 3239 ; free virtual = 10947
INFO: [USF-XSim-69] 'elaborate' step finished in '48' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/media/koops/VIVADO/float_ip/float_testing_vivado/float_testing_vivado.sim/float_test/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "get_pixel_color_tb_behav -key {Behavioral:float_test:Functional:get_pixel_color_tb} -tclbatch {get_pixel_color_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source get_pixel_color_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 4000 ns
Starting Sim
    INVALID, SUBSCALEDIS x
    INVALID, SUBSCALEDIS x
    INVALID, SUBSCALEDIS 0
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/ex_to_float/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/ey_to_float/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/ez_to_float/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/ray_vec_scale/mult_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/ray_vec_scale/mult_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/ray_vec_scale/mult_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/should_render_arrow_mod/scaled_sub_0_sub/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/should_render_arrow_mod/scaled_sub_1_sub/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/should_render_arrow_mod/scaled_sub_comp_lte/mod/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/should_render_arrow_mod/block_pos_normalized_sub/sub_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/should_render_arrow_mod/block_pos_normalized_sub/sub_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/should_render_arrow_mod/block_pos_normalized_sub/sub_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/should_render_arrow_mod/add_a_ray/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/should_render_arrow_mod/add_a_block/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/should_render_arrow_mod/sub_c_ray/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/should_render_arrow_mod/sub_a_block/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/should_render_arrow_mod/add_ud_0/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/should_render_arrow_mod/add_ud_1/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/should_render_arrow_mod/add_lr_0/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/should_render_arrow_mod/add_lr_1/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/should_render_arrow_mod/lt_region_a/mod/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/should_render_arrow_mod/lt_region_c/mod/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/should_render_arrow_mod/lt_ud_0/mod/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/should_render_arrow_mod/lt_ud_1/mod/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/should_render_arrow_mod/lt_lr_0/mod/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/should_render_arrow_mod/lt_lr_1/mod/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/should_render_arrow_mod/x_ray_block_less_than_lt/mod/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/should_render_arrow_mod/y_ray_block_less_than_lt/mod/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/new_origin_add/add_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/new_origin_add/add_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/new_origin_add/add_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/normal_sub/sub_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/normal_sub/sub_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/normal_sub/sub_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/normalize_normal/mod/dot/mult_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/normalize_normal/mod/dot/mult_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/normalize_normal/mod/dot/mult_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/normalize_normal/mod/dot/add_xy/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/normalize_normal/mod/dot/add_z0/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/normalize_normal/mod/dot/add_xyz/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/normalize_normal/mod/mod/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/normalize_normal/mod2/mult_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/normalize_normal/mod2/mult_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/normalize_normal/mod2/mult_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[0].dist_sub/sub_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[0].dist_sub/sub_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[0].dist_sub/sub_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[0].ray_dir_normalize/mod/dot/mult_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[0].ray_dir_normalize/mod/dot/mult_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[0].ray_dir_normalize/mod/dot/mult_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[0].ray_dir_normalize/mod/dot/add_xy/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[0].ray_dir_normalize/mod/dot/add_z0/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[0].ray_dir_normalize/mod/dot/add_xyz/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[0].ray_dir_normalize/mod/mod/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[0].ray_dir_normalize/mod2/mult_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[0].ray_dir_normalize/mod2/mult_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[0].ray_dir_normalize/mod2/mult_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[0].lambert_dot/mult_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[0].lambert_dot/mult_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[0].lambert_dot/mult_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[0].lambert_dot/add_xy/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[0].lambert_dot/add_z0/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[0].lambert_dot/add_xyz/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[0].light_intense_mat_mult_multiply/multiply_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[0].light_intense_mat_mult_multiply/multiply_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[0].light_intense_mat_mult_multiply/multiply_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[0].lambert_scale_multiply/multiply_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[0].lambert_scale_multiply/multiply_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[0].lambert_scale_multiply/multiply_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[1].dist_sub/sub_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[1].dist_sub/sub_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[1].dist_sub/sub_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[1].ray_dir_normalize/mod/dot/mult_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[1].ray_dir_normalize/mod/dot/mult_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[1].ray_dir_normalize/mod/dot/mult_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[1].ray_dir_normalize/mod/dot/add_xy/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[1].ray_dir_normalize/mod/dot/add_z0/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[1].ray_dir_normalize/mod/dot/add_xyz/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[1].ray_dir_normalize/mod/mod/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[1].ray_dir_normalize/mod2/mult_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[1].ray_dir_normalize/mod2/mult_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[1].ray_dir_normalize/mod2/mult_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[1].lambert_dot/mult_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[1].lambert_dot/mult_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[1].lambert_dot/mult_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[1].lambert_dot/add_xy/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[1].lambert_dot/add_z0/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[1].lambert_dot/add_xyz/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[1].light_intense_mat_mult_multiply/multiply_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[1].light_intense_mat_mult_multiply/multiply_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[1].light_intense_mat_mult_multiply/multiply_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[1].lambert_scale_multiply/multiply_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[1].lambert_scale_multiply/multiply_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[1].lambert_scale_multiply/multiply_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[2].dist_sub/sub_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[2].dist_sub/sub_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[2].dist_sub/sub_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[2].ray_dir_normalize/mod/dot/mult_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[2].ray_dir_normalize/mod/dot/mult_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[2].ray_dir_normalize/mod/dot/mult_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[2].ray_dir_normalize/mod/dot/add_xy/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[2].ray_dir_normalize/mod/dot/add_z0/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[2].ray_dir_normalize/mod/dot/add_xyz/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[2].ray_dir_normalize/mod/mod/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[2].ray_dir_normalize/mod2/mult_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[2].ray_dir_normalize/mod2/mult_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[2].ray_dir_normalize/mod2/mult_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[2].lambert_dot/mult_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[2].lambert_dot/mult_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[2].lambert_dot/mult_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[2].lambert_dot/add_xy/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[2].lambert_dot/add_z0/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[2].lambert_dot/add_xyz/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[2].light_intense_mat_mult_multiply/multiply_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[2].light_intense_mat_mult_multiply/multiply_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[2].light_intense_mat_mult_multiply/multiply_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[2].lambert_scale_multiply/multiply_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[2].lambert_scale_multiply/multiply_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[2].lambert_scale_multiply/multiply_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/r_total_0_add/add_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/r_total_0_add/add_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/r_total_0_add/add_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/r_total_add/add_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/r_total_add/add_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/r_total_add/add_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/min_rgb_max/less_than/mod_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/min_rgb_max/less_than/mod_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/min_rgb_max/less_than/mod_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
    INVALID, SUBSCALEDIS 0
    INVALID, SUBSCALEDIS 0
    INVALID, SUBSCALEDIS 0
    INVALID, SUBSCALEDIS 0
    INVALID, SUBSCALEDIS 0
    INVALID, SUBSCALEDIS 0
    INVALID, SUBSCALEDIS 0
    INVALID, SUBSCALEDIS 0
    INVALID, SUBSCALEDIS 0
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 115 ns  Iteration: 4  Process: /get_pixel_color_tb/mod/normalize_normal/mod/dot/add_xy/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /media/koops/VIVADO/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 115 ns  Iteration: 4  Process: /get_pixel_color_tb/mod/genblk1[0].ray_dir_normalize/mod/dot/add_xy/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /media/koops/VIVADO/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 115 ns  Iteration: 4  Process: /get_pixel_color_tb/mod/genblk1[1].ray_dir_normalize/mod/dot/add_xy/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /media/koops/VIVADO/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 115 ns  Iteration: 4  Process: /get_pixel_color_tb/mod/genblk1[2].ray_dir_normalize/mod/dot/add_xy/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /media/koops/VIVADO/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
    INVALID, SUBSCALEDIS 0
    INVALID, SUBSCALEDIS 0
    INVALID, SUBSCALEDIS 0
    INVALID, SUBSCALEDIS 0
    INVALID, SUBSCALEDIS 0
    INVALID, SUBSCALEDIS 0
    INVALID, SUBSCALEDIS 0
    INVALID, SUBSCALEDIS 0
    INVALID, SUBSCALEDIS 0
    INVALID, SUBSCALEDIS 0
    INVALID, SUBSCALEDIS 0
    INVALID, SUBSCALEDIS 0
    INVALID, SUBSCALEDIS 0
    INVALID, SUBSCALEDIS 0
    INVALID, SUBSCALEDIS 0
    INVALID, SUBSCALEDIS 0
    INVALID, SUBSCALEDIS 0
    INVALID, SUBSCALEDIS 0
    INVALID, SUBSCALEDIS 0
    INVALID, SUBSCALEDIS 0
    INVALID, SUBSCALEDIS 0
    INVALID, SUBSCALEDIS 0
    INVALID, SUBSCALEDIS 0
    INVALID, SUBSCALEDIS 1
    INVALID, SUBSCALEDIS 1
    INVALID, SUBSCALEDIS 1
    INVALID, SUBSCALEDIS 1
    INVALID, SUBSCALEDIS 1
    INVALID, SUBSCALEDIS 1
    INVALID, SUBSCALEDIS 1
    INVALID, SUBSCALEDIS 1
    INVALID, SUBSCALEDIS 1
SCALED_SUB_COMP 1
    INVALID, SUBSCALEDIS 1
SCALED_SUB_COMP 0
    INVALID, SUBSCALEDIS 1
    INVALID, SUBSCALEDIS 1
    INVALID, SUBSCALEDIS 1
    INVALID, SUBSCALEDIS 1
    INVALID, SUBSCALEDIS 1
    INVALID, SUBSCALEDIS 1
    INVALID, SUBSCALEDIS 1
    INVALID, SUBSCALEDIS 1
    INVALID, SUBSCALEDIS 1
    INVALID, SUBSCALEDIS 1
    INVALID, SUBSCALEDIS 1
    INVALID, SUBSCALEDIS 1
    INVALID, SUBSCALEDIS 1
    INVALID, SUBSCALEDIS 1
    INVALID, SUBSCALEDIS 1
    INVALID, SUBSCALEDIS 1
    INVALID, SUBSCALEDIS 1
    INVALID, SUBSCALEDIS 1
    INVALID, SUBSCALEDIS 1
    INVALID, SUBSCALEDIS 1
    INVALID, SUBSCALEDIS 1
    INVALID, SUBSCALEDIS 1
    INVALID, SUBSCALEDIS 1
COMP0 1 1 1
COMP1 1 1
COMP0 1 0 0
COMP1 0 0
SHOULD_RENDER? 0
    INVALID, SUBSCALEDIS 0
SHOULD_RENDER? 0
    INVALID, SUBSCALEDIS 0
    INVALID, SUBSCALEDIS 0
    INVALID, SUBSCALEDIS 0
    INVALID, SUBSCALEDIS 0
    INVALID, SUBSCALEDIS 0
    INVALID, SUBSCALEDIS 0
    INVALID, SUBSCALEDIS 0
    INVALID, SUBSCALEDIS 0
    INVALID, SUBSCALEDIS 0
    INVALID, SUBSCALEDIS 0
    INVALID, SUBSCALEDIS 0
    INVALID, SUBSCALEDIS 0
    INVALID, SUBSCALEDIS 0
    INVALID, SUBSCALEDIS 0
    INVALID, SUBSCALEDIS 0
    INVALID, SUBSCALEDIS 0
    INVALID, SUBSCALEDIS 0
    INVALID, SUBSCALEDIS 0
    INVALID, SUBSCALEDIS 0
    INVALID, SUBSCALEDIS 0
    INVALID, SUBSCALEDIS 0
    INVALID, SUBSCALEDIS 0
    INVALID, SUBSCALEDIS 0
    INVALID, SUBSCALEDIS 0
    INVALID, SUBSCALEDIS 0
    INVALID, SUBSCALEDIS 0
    INVALID, SUBSCALEDIS 0
    INVALID, SUBSCALEDIS 0
    INVALID, SUBSCALEDIS 0
    INVALID, SUBSCALEDIS 0
    INVALID, SUBSCALEDIS 0
    INVALID, SUBSCALEDIS 0
    INVALID, SUBSCALEDIS 0
    INVALID, SUBSCALEDIS 0
    INVALID, SUBSCALEDIS 0
    INVALID, SUBSCALEDIS 0
    INVALID, SUBSCALEDIS 0
    INVALID, SUBSCALEDIS 0
    INVALID, SUBSCALEDIS 0
    INVALID, SUBSCALEDIS 0
    INVALID, SUBSCALEDIS 0
    INVALID, SUBSCALEDIS 0
    INVALID, SUBSCALEDIS 0
    INVALID, SUBSCALEDIS 0
    INVALID, SUBSCALEDIS 0
    INVALID, SUBSCALEDIS 0
    INVALID, SUBSCALEDIS 0
    INVALID, SUBSCALEDIS 0
    INVALID, SUBSCALEDIS 0
    INVALID, SUBSCALEDIS 0
    INVALID, SUBSCALEDIS 0
    INVALID, SUBSCALEDIS 0
    INVALID, SUBSCALEDIS 0
    INVALID, SUBSCALEDIS 0
    INVALID, SUBSCALEDIS 0
    INVALID, SUBSCALEDIS 0
    INVALID, SUBSCALEDIS 0
    INVALID, SUBSCALEDIS 0
    INVALID, SUBSCALEDIS 0
    INVALID, SUBSCALEDIS 0
    INVALID, SUBSCALEDIS 0
    INVALID, SUBSCALEDIS 0
    INVALID, SUBSCALEDIS 0
    INVALID, SUBSCALEDIS 0
    INVALID, SUBSCALEDIS 0
    INVALID, SUBSCALEDIS 0
    INVALID, SUBSCALEDIS 0
    INVALID, SUBSCALEDIS 0
    INVALID, SUBSCALEDIS 0
    INVALID, SUBSCALEDIS 0
    INVALID, SUBSCALEDIS 0
    INVALID, SUBSCALEDIS 0
    INVALID, SUBSCALEDIS 0
    INVALID, SUBSCALEDIS 0
    INVALID, SUBSCALEDIS 0
    INVALID, SUBSCALEDIS 0
    INVALID, SUBSCALEDIS 0
    INVALID, SUBSCALEDIS 0
    INVALID, SUBSCALEDIS 0
    INVALID, SUBSCALEDIS 0
    INVALID, SUBSCALEDIS 0
    INVALID, SUBSCALEDIS 0
    INVALID, SUBSCALEDIS 0
    INVALID, SUBSCALEDIS 0
    INVALID, SUBSCALEDIS 0
    INVALID, SUBSCALEDIS 0
    INVALID, SUBSCALEDIS 0
    INVALID, SUBSCALEDIS 0
    INVALID, SUBSCALEDIS 0
    INVALID, SUBSCALEDIS 0
    INVALID, SUBSCALEDIS 0
    INVALID, SUBSCALEDIS 0
    INVALID, SUBSCALEDIS 0
    INVALID, SUBSCALEDIS 0
    INVALID, SUBSCALEDIS 0
    INVALID, SUBSCALEDIS 0
    INVALID, SUBSCALEDIS 0
    INVALID, SUBSCALEDIS 0
    INVALID, SUBSCALEDIS 0
    INVALID, SUBSCALEDIS 0
    INVALID, SUBSCALEDIS 0
    INVALID, SUBSCALEDIS 0
    INVALID, SUBSCALEDIS 0
    INVALID, SUBSCALEDIS 0
    INVALID, SUBSCALEDIS 0
    INVALID, SUBSCALEDIS 0
    INVALID, SUBSCALEDIS 0
    INVALID, SUBSCALEDIS 0
    INVALID, SUBSCALEDIS 0
    INVALID, SUBSCALEDIS 0
    INVALID, SUBSCALEDIS 0
    INVALID, SUBSCALEDIS 0
    INVALID, SUBSCALEDIS 0
    INVALID, SUBSCALEDIS 0
    INVALID, SUBSCALEDIS 0
    INVALID, SUBSCALEDIS 0
    INVALID, SUBSCALEDIS 0
    INVALID, SUBSCALEDIS 0
    INVALID, SUBSCALEDIS 0
    INVALID, SUBSCALEDIS 0
    INVALID, SUBSCALEDIS 0
    INVALID, SUBSCALEDIS 0
    INVALID, SUBSCALEDIS 0
    INVALID, SUBSCALEDIS 0
    INVALID, SUBSCALEDIS 0
    INVALID, SUBSCALEDIS 0
    INVALID, SUBSCALEDIS 0
    INVALID, SUBSCALEDIS 0
    INVALID, SUBSCALEDIS 0
    INVALID, SUBSCALEDIS 0
    INVALID, SUBSCALEDIS 0
    INVALID, SUBSCALEDIS 0
    INVALID, SUBSCALEDIS 0
    INVALID, SUBSCALEDIS 0
    INVALID, SUBSCALEDIS 0
    INVALID, SUBSCALEDIS 0
    INVALID, SUBSCALEDIS 0
    INVALID, SUBSCALEDIS 0
    INVALID, SUBSCALEDIS 0
    INVALID, SUBSCALEDIS 0
    INVALID, SUBSCALEDIS 0
    INVALID, SUBSCALEDIS 0
    INVALID, SUBSCALEDIS 0
    INVALID, SUBSCALEDIS 0
    INVALID, SUBSCALEDIS 0
    INVALID, SUBSCALEDIS 0
    INVALID, SUBSCALEDIS 0
    INVALID, SUBSCALEDIS 0
    INVALID, SUBSCALEDIS 0
    INVALID, SUBSCALEDIS 0
    INVALID, SUBSCALEDIS 0
    INVALID, SUBSCALEDIS 0
    INVALID, SUBSCALEDIS 0
    INVALID, SUBSCALEDIS 0
    INVALID, SUBSCALEDIS 0
    INVALID, SUBSCALEDIS 0
    INVALID, SUBSCALEDIS 0
    INVALID, SUBSCALEDIS 0
    INVALID, SUBSCALEDIS 0
    INVALID, SUBSCALEDIS 0
    INVALID, SUBSCALEDIS 0
    INVALID, SUBSCALEDIS 0
    INVALID, SUBSCALEDIS 0
    INVALID, SUBSCALEDIS 0
    INVALID, SUBSCALEDIS 0
    INVALID, SUBSCALEDIS 0
    INVALID, SUBSCALEDIS 0
    INVALID, SUBSCALEDIS 0
    INVALID, SUBSCALEDIS 0
    INVALID, SUBSCALEDIS 0
    INVALID, SUBSCALEDIS 0
    INVALID, SUBSCALEDIS 0
    INVALID, SUBSCALEDIS 0
    INVALID, SUBSCALEDIS 0
    INVALID, SUBSCALEDIS 0
    INVALID, SUBSCALEDIS 0
    INVALID, SUBSCALEDIS 0
    INVALID, SUBSCALEDIS 0
    INVALID, SUBSCALEDIS 0
    INVALID, SUBSCALEDIS 0
    INVALID, SUBSCALEDIS 0
    INVALID, SUBSCALEDIS 0
    INVALID, SUBSCALEDIS 0
    INVALID, SUBSCALEDIS 0
    INVALID, SUBSCALEDIS 0
    INVALID, SUBSCALEDIS 0
    INVALID, SUBSCALEDIS 0
    INVALID, SUBSCALEDIS 0
    INVALID, SUBSCALEDIS 0
    INVALID, SUBSCALEDIS 0
    INVALID, SUBSCALEDIS 0
    INVALID, SUBSCALEDIS 0
    INVALID, SUBSCALEDIS 0
    INVALID, SUBSCALEDIS 0
    INVALID, SUBSCALEDIS 0
    INVALID, SUBSCALEDIS 0
    INVALID, SUBSCALEDIS 0
    INVALID, SUBSCALEDIS 0
    INVALID, SUBSCALEDIS 0
    INVALID, SUBSCALEDIS 0
    INVALID, SUBSCALEDIS 0
    INVALID, SUBSCALEDIS 0
    INVALID, SUBSCALEDIS 0
    INVALID, SUBSCALEDIS 0
    INVALID, SUBSCALEDIS 0
    INVALID, SUBSCALEDIS 0
    INVALID, SUBSCALEDIS 0
    INVALID, SUBSCALEDIS 0
    INVALID, SUBSCALEDIS 0
    INVALID, SUBSCALEDIS 0
    INVALID, SUBSCALEDIS 0
    INVALID, SUBSCALEDIS 0
    INVALID, SUBSCALEDIS 0
    INVALID, SUBSCALEDIS 0
    INVALID, SUBSCALEDIS 0
    INVALID, SUBSCALEDIS 0
    INVALID, SUBSCALEDIS 0
    INVALID, SUBSCALEDIS 0
    INVALID, SUBSCALEDIS 0
    INVALID, SUBSCALEDIS 0
    INVALID, SUBSCALEDIS 0
    INVALID, SUBSCALEDIS 0
    INVALID, SUBSCALEDIS 0
    INVALID, SUBSCALEDIS 0
    INVALID, SUBSCALEDIS 0
    INVALID, SUBSCALEDIS 0
    INVALID, SUBSCALEDIS 0
    INVALID, SUBSCALEDIS 0
    INVALID, SUBSCALEDIS 0
    INVALID, SUBSCALEDIS 0
    INVALID, SUBSCALEDIS 0
    INVALID, SUBSCALEDIS 0
    INVALID, SUBSCALEDIS 0
    INVALID, SUBSCALEDIS 0
    INVALID, SUBSCALEDIS 0
    INVALID, SUBSCALEDIS 0
    INVALID, SUBSCALEDIS 0
    INVALID, SUBSCALEDIS 0
    INVALID, SUBSCALEDIS 0
    INVALID, SUBSCALEDIS 0
    INVALID, SUBSCALEDIS 0
    INVALID, SUBSCALEDIS 0
    INVALID, SUBSCALEDIS 0
    INVALID, SUBSCALEDIS 0
    INVALID, SUBSCALEDIS 0
    INVALID, SUBSCALEDIS 0
    INVALID, SUBSCALEDIS 0
    INVALID, SUBSCALEDIS 0
    INVALID, SUBSCALEDIS 0
    INVALID, SUBSCALEDIS 0
    INVALID, SUBSCALEDIS 0
    INVALID, SUBSCALEDIS 0
    INVALID, SUBSCALEDIS 0
    INVALID, SUBSCALEDIS 0
    INVALID, SUBSCALEDIS 0
    INVALID, SUBSCALEDIS 0
    INVALID, SUBSCALEDIS 0
    INVALID, SUBSCALEDIS 0
    INVALID, SUBSCALEDIS 0
    INVALID, SUBSCALEDIS 0
    INVALID, SUBSCALEDIS 0
    INVALID, SUBSCALEDIS 0
    INVALID, SUBSCALEDIS 0
    INVALID, SUBSCALEDIS 0
    INVALID, SUBSCALEDIS 0
    INVALID, SUBSCALEDIS 0
    INVALID, SUBSCALEDIS 0
    INVALID, SUBSCALEDIS 0
    INVALID, SUBSCALEDIS 0
    INVALID, SUBSCALEDIS 0
    INVALID, SUBSCALEDIS 0
    INVALID, SUBSCALEDIS 0
    INVALID, SUBSCALEDIS 0
    INVALID, SUBSCALEDIS 0
    INVALID, SUBSCALEDIS 0
    INVALID, SUBSCALEDIS 0
    INVALID, SUBSCALEDIS 0
    INVALID, SUBSCALEDIS 0
    INVALID, SUBSCALEDIS 0
    INVALID, SUBSCALEDIS 0
    INVALID, SUBSCALEDIS 0
    INVALID, SUBSCALEDIS 0
    INVALID, SUBSCALEDIS 0
    INVALID, SUBSCALEDIS 0
    INVALID, SUBSCALEDIS 0
    INVALID, SUBSCALEDIS 0
OUTPUT         342: 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000
    INVALID, SUBSCALEDIS 0
OUTPUT         343: 00000000000000000000000000000001 00000000000000000000000000000000 00000000000000000000000000000000
    INVALID, SUBSCALEDIS 0
    INVALID, SUBSCALEDIS 0
    INVALID, SUBSCALEDIS 0
    INVALID, SUBSCALEDIS 0
    INVALID, SUBSCALEDIS 0
    INVALID, SUBSCALEDIS 0
    INVALID, SUBSCALEDIS 0
    INVALID, SUBSCALEDIS 0
    INVALID, SUBSCALEDIS 0
    INVALID, SUBSCALEDIS 0
    INVALID, SUBSCALEDIS 0
    INVALID, SUBSCALEDIS 0
    INVALID, SUBSCALEDIS 0
    INVALID, SUBSCALEDIS 0
    INVALID, SUBSCALEDIS 0
    INVALID, SUBSCALEDIS 0
    INVALID, SUBSCALEDIS 0
    INVALID, SUBSCALEDIS 0
    INVALID, SUBSCALEDIS 0
    INVALID, SUBSCALEDIS 0
    INVALID, SUBSCALEDIS 0
    INVALID, SUBSCALEDIS 0
    INVALID, SUBSCALEDIS 0
    INVALID, SUBSCALEDIS 0
    INVALID, SUBSCALEDIS 0
    INVALID, SUBSCALEDIS 0
    INVALID, SUBSCALEDIS 0
    INVALID, SUBSCALEDIS 0
    INVALID, SUBSCALEDIS 0
    INVALID, SUBSCALEDIS 0
    INVALID, SUBSCALEDIS 0
    INVALID, SUBSCALEDIS 0
    INVALID, SUBSCALEDIS 0
    INVALID, SUBSCALEDIS 0
    INVALID, SUBSCALEDIS 0
    INVALID, SUBSCALEDIS 0
    INVALID, SUBSCALEDIS 0
    INVALID, SUBSCALEDIS 0
    INVALID, SUBSCALEDIS 0
    INVALID, SUBSCALEDIS 0
    INVALID, SUBSCALEDIS 0
    INVALID, SUBSCALEDIS 0
xsim: Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 8201.438 ; gain = 0.000 ; free physical = 3100 ; free virtual = 10812
INFO: [USF-XSim-96] XSim completed. Design snapshot 'get_pixel_color_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 4000 ns
launch_simulation: Time (s): cpu = 00:02:12 ; elapsed = 00:01:01 . Memory (MB): peak = 8201.438 ; gain = 0.000 ; free physical = 3100 ; free virtual = 10812
relaunch_sim
Command: launch_simulation -step compile -simset float_test -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'get_pixel_color_tb'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/media/koops/VIVADO/float_ip/float_testing_vivado/float_testing_vivado.sim/float_test/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'float_test'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/media/koops/VIVADO/float_ip/float_testing_vivado/float_testing_vivado.sim/float_test/behav/xsim'
xvlog --incr --relax -L uvm -prj get_pixel_color_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/media/koops/VIVADO/huah_cubed_3drender/src/float_functions.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vec_reciprocal_square_root
INFO: [VRFC 10-311] analyzing module vec_scale
INFO: [VRFC 10-311] analyzing module vec_add
INFO: [VRFC 10-311] analyzing module vec_divide
INFO: [VRFC 10-311] analyzing module vec_multiply
INFO: [VRFC 10-311] analyzing module vec_sub
INFO: [VRFC 10-311] analyzing module vec_dot
INFO: [VRFC 10-311] analyzing module vec_normalize
INFO: [VRFC 10-311] analyzing module float_less_than
INFO: [VRFC 10-311] analyzing module vec_less_than
INFO: [VRFC 10-311] analyzing module float_less_than_equal
INFO: [VRFC 10-311] analyzing module float_equals
INFO: [VRFC 10-311] analyzing module vec_comp
INFO: [VRFC 10-311] analyzing module vec_max
INFO: [VRFC 10-311] analyzing module vec_min
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/media/koops/VIVADO/huah_cubed_3drender/src/get_pixel_color.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module get_pixel_color
INFO: [VRFC 10-311] analyzing module get_pixel_color_should_draw_arrow
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/media/koops/VIVADO/huah_cubed_3drender/sim/get_pixel_color_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module get_pixel_color_tb
xvhdl --incr --relax -prj get_pixel_color_tb_vhdl.prj
Waiting for jobs to finish...
No pending jobs, compilation finished.
execute_script: Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 8246.121 ; gain = 0.000 ; free physical = 3225 ; free virtual = 10949
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
launch_simulation: Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 8246.121 ; gain = 0.000 ; free physical = 3225 ; free virtual = 10949
Command: launch_simulation -step elaborate -simset float_test -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'get_pixel_color_tb'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/media/koops/VIVADO/float_ip/float_testing_vivado/float_testing_vivado.sim/float_test/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'float_test'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/media/koops/VIVADO/float_ip/float_testing_vivado/float_testing_vivado.sim/float_test/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L xbip_utils_v3_0_10 -L axi_utils_v2_0_6 -L xbip_pipe_v3_0_6 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_dsp48_addsub_v3_0_6 -L xbip_dsp48_multadd_v3_0_6 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_18 -L floating_point_v7_1_14 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot get_pixel_color_tb_behav xil_defaultlib.get_pixel_color_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2022.1
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /media/koops/VIVADO/Vivado/2022.1/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L xbip_utils_v3_0_10 -L axi_utils_v2_0_6 -L xbip_pipe_v3_0_6 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_dsp48_addsub_v3_0_6 -L xbip_dsp48_multadd_v3_0_6 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_18 -L floating_point_v7_1_14 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot get_pixel_color_tb_behav xil_defaultlib.get_pixel_color_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'rgb_valid' [/media/koops/VIVADO/huah_cubed_3drender/sim/get_pixel_color_tb.sv:64]
WARNING: [VRFC 10-3091] actual bit length 64 differs from formal bit length 32 for port 's_axis_a_tdata' [/media/koops/VIVADO/huah_cubed_3drender/src/get_pixel_color.sv:49]
WARNING: [VRFC 10-3091] actual bit length 64 differs from formal bit length 32 for port 's_axis_a_tdata' [/media/koops/VIVADO/huah_cubed_3drender/src/get_pixel_color.sv:59]
WARNING: [VRFC 10-3091] actual bit length 64 differs from formal bit length 32 for port 's_axis_a_tdata' [/media/koops/VIVADO/huah_cubed_3drender/src/get_pixel_color.sv:69]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package floating_point_v7_1_14.floating_point_v7_1_14_viv_comp
Compiling package ieee.numeric_std
Compiling package xbip_utils_v3_0_10.xbip_utils_v3_0_10_pkg
Compiling package axi_utils_v2_0_6.axi_utils_v2_0_6_pkg
Compiling package floating_point_v7_1_14.floating_point_v7_1_14_consts
Compiling package ieee.math_real
Compiling package floating_point_v7_1_14.floating_point_v7_1_14_exp_table...
Compiling package mult_gen_v12_0_18.mult_gen_v12_0_18_pkg
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_signed
Compiling package floating_point_v7_1_14.floating_point_v7_1_14_pkg
Compiling package floating_point_v7_1_14.flt_utils
Compiling package floating_point_v7_1_14.vt2mutils
Compiling package floating_point_v7_1_14.vt2mcomps
Compiling package unisim.vcomponents
Compiling package xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv_comp
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package mult_gen_v12_0_18.dsp_pkg
Compiling package floating_point_v7_1_14.flt_recipsqrt_sp_sqrt_r_rom
Compiling architecture muxcy_v of entity unisim.MUXCY [muxcy_default]
Compiling architecture xorcy_v of entity unisim.XORCY [xorcy_default]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=31,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=32)\]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=4)\]
Compiling architecture rtl of entity floating_point_v7_1_14.norm_zero_det [\norm_zero_det(data_width=7,norm...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=4,fast_input=true)\]
Compiling architecture rtl of entity floating_point_v7_1_14.mux4 [\mux4(c_xdevicefamily="artix7",w...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=2,length=2)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(fast_input=true)\]
Compiling architecture rtl of entity floating_point_v7_1_14.mux4 [\mux4(c_xdevicefamily="artix7",w...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=2)\]
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture fde_v of entity unisim.FDE [fde_default]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=8,length=0,fast_inp...]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [delay_default]
Compiling architecture rtl of entity floating_point_v7_1_14.lead_zero_encode [\lead_zero_encode(c_xdevicefamil...]
Compiling architecture rtl of entity floating_point_v7_1_14.shift_msb_first [\shift_msb_first(a_width=32,resu...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=8)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=8,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=11,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=12)\]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=11)\]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=14,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=25,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=3,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=2,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=2,length=0,fast_inp...]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture rtl of entity floating_point_v7_1_14.flt_round_bit [\flt_round_bit(c_xdevicefamily="...]
Compiling architecture rtl of entity floating_point_v7_1_14.renorm_and_round_logic [\renorm_and_round_logic(c_xdevic...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(length=5)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(length=2)\]
Compiling architecture synth of entity floating_point_v7_1_14.fix_to_flt_conv_exp [\fix_to_flt_conv_exp(c_xdevicefa...]
Compiling architecture synth of entity floating_point_v7_1_14.flt_dec_op [\flt_dec_op(c_xdevicefamily="art...]
Compiling architecture struct of entity floating_point_v7_1_14.fix_to_flt_conv [\fix_to_flt_conv(c_xdevicefamily...]
Compiling module unisims_ver.x_lut1_mux2
Compiling module unisims_ver.LUT1
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=32,length=0)\]
Compiling architecture xilinx of entity floating_point_v7_1_14.floating_point_v7_1_14_viv [\floating_point_v7_1_14_viv(c_xd...]
Compiling architecture xilinx of entity floating_point_v7_1_14.floating_point_v7_1_14 [\floating_point_v7_1_14(c_xdevic...]
Compiling module xil_defaultlib.floating_point_sint32_to_float
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=26,fast_input=true)...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=2,fast_input=true)\]
Compiling architecture xilinx of entity mult_gen_v12_0_18.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(alumodereg=0,carryinreg...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(a_input="CASCADE",bcasc...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.op_resize [\op_resize(ai_width=24,bi_width=...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.dsp [\dsp(c_xdevicefamily="artix7",c_...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.mult_gen_v12_0_18_viv [\mult_gen_v12_0_18_viv(c_verbosi...]
Compiling architecture rtl of entity floating_point_v7_1_14.fix_mult_xx [\fix_mult_xx(c_xdevicefamily="ar...]
Compiling architecture rtl of entity floating_point_v7_1_14.fix_mult [\fix_mult(c_xdevicefamily="artix...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=7)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=8,fast_input=true)\]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=4,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_14.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture rtl of entity floating_point_v7_1_14.special_detect [\special_detect(c_xdevicefamily=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(length=4)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=2,length=4,fast_inp...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(length=4,fast_input=true)...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(length=6,fast_input=true)...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=4,length=4,fast_inp...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=8,length=4)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(length=2,fast_input=true)...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=3,fast_input=true)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=4,length=2,fast_inp...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=14)\]
Compiling architecture rtl of entity floating_point_v7_1_14.flt_mult_exp [\flt_mult_exp(c_xdevicefamily="a...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=8,length=2)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=12,length=2,fast_in...]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=12,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=25,length=0,fast_in...]
Compiling architecture rtl of entity floating_point_v7_1_14.flt_round_bit [\flt_round_bit(c_xdevicefamily="...]
Compiling architecture rtl of entity floating_point_v7_1_14.renorm_and_round_logic [\renorm_and_round_logic(c_xdevic...]
Compiling architecture rtl of entity floating_point_v7_1_14.flt_mult_round [\flt_mult_round(c_xdevicefamily=...]
Compiling architecture synth of entity floating_point_v7_1_14.flt_dec_op_lat [\flt_dec_op_lat(c_xdevicefamily=...]
Compiling architecture rtl of entity floating_point_v7_1_14.flt_mult [\flt_mult(c_xdevicefamily="artix...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture xilinx of entity floating_point_v7_1_14.floating_point_v7_1_14_viv [\floating_point_v7_1_14_viv(c_xd...]
Compiling architecture xilinx of entity floating_point_v7_1_14.floating_point_v7_1_14 [\floating_point_v7_1_14(c_xdevic...]
Compiling module xil_defaultlib.floating_point_multiply
Compiling module xil_defaultlib.vec_scale
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=7,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_14.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=24,length=2,fast_in...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=16)\]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(mask="11111111000000000...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=48,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=24,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=16,length=0)\]
Compiling architecture rtl of entity floating_point_v7_1_14.dsp48e1_wrapper [\dsp48e1_wrapper(c_part="xc7a100...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(length=3)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=13,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=27,length=0)\]
Compiling architecture synth of entity floating_point_v7_1_14.align_add_dsp48e1_sgl [\align_add_dsp48e1_sgl(c_xdevice...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000001111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000000000...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=27)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=5)\]
Compiling architecture rtl of entity floating_point_v7_1_14.lead_zero_encode_shift [\lead_zero_encode_shift(ab_fw=24...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=3)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111110010101001011...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00010001010111110000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11101110101000001111...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=2,adreg=0,areg...]
Compiling architecture rtl of entity floating_point_v7_1_14.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=24,c_wi...]
Compiling architecture rtl of entity floating_point_v7_1_14.norm_and_round_dsp48e1_sgl [\norm_and_round_dsp48e1_sgl(c_mu...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10011001100110011001...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111000000001111...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=9,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=9)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=9,length=5)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=10)\]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_14.compare_gt [\compare_gt(c_xdevicefamily="art...]
Compiling architecture synth of entity floating_point_v7_1_14.compare [\compare(c_xdevicefamily="artix7...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=2,length=8,fast_inp...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(length=9,fast_input=true)...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(length=8,fast_input=true)...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(length=3,fast_input=true)...]
Compiling architecture rtl of entity floating_point_v7_1_14.flt_add_exp_sp [\flt_add_exp_sp(c_xdevicefamily=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=23)\]
Compiling architecture rtl of entity floating_point_v7_1_14.flt_add_dsp [\flt_add_dsp(c_xdevicefamily="ar...]
Compiling architecture rtl of entity floating_point_v7_1_14.flt_add [\flt_add(c_xdevicefamily="artix7...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture xilinx of entity floating_point_v7_1_14.floating_point_v7_1_14_viv [\floating_point_v7_1_14_viv(c_xd...]
Compiling architecture xilinx of entity floating_point_v7_1_14.floating_point_v7_1_14 [\floating_point_v7_1_14(c_xdevic...]
Compiling module xil_defaultlib.floating_point_sub
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_14.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_14.compare_ne_im [\compare_ne_im(c_xdevicefamily="...]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_14.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_14.compare_eq [\compare_eq(c_xdevicefamily="art...]
Compiling architecture rtl of entity floating_point_v7_1_14.fp_cmp [\fp_cmp(c_xdevicefamily="artix7"...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture xilinx of entity floating_point_v7_1_14.floating_point_v7_1_14_viv [\floating_point_v7_1_14_viv(c_xd...]
Compiling architecture xilinx of entity floating_point_v7_1_14.floating_point_v7_1_14 [\floating_point_v7_1_14(c_xdevic...]
Compiling module xil_defaultlib.floating_point_lte
Compiling module xil_defaultlib.float_less_than_equal
Compiling module xil_defaultlib.vec_sub
Compiling architecture rtl of entity floating_point_v7_1_14.flt_add [\flt_add(c_xdevicefamily="artix7...]
Compiling architecture xilinx of entity floating_point_v7_1_14.floating_point_v7_1_14_viv [\floating_point_v7_1_14_viv(c_xd...]
Compiling architecture xilinx of entity floating_point_v7_1_14.floating_point_v7_1_14 [\floating_point_v7_1_14(c_xdevic...]
Compiling module xil_defaultlib.floating_point_add
Compiling architecture xilinx of entity floating_point_v7_1_14.floating_point_v7_1_14_viv [\floating_point_v7_1_14_viv(c_xd...]
Compiling architecture xilinx of entity floating_point_v7_1_14.floating_point_v7_1_14 [\floating_point_v7_1_14(c_xdevic...]
Compiling module xil_defaultlib.floating_point_lt
Compiling module xil_defaultlib.float_less_than
Compiling module xil_defaultlib.get_pixel_color_should_draw_arro...
Compiling module xil_defaultlib.vec_add
Compiling module xil_defaultlib.vec_dot
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(length=25)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=8,length=13)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=28)\]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(alumodereg=0,bcascreg=2...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=10,length=0)\]
Compiling architecture rtl of entity floating_point_v7_1_14.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=10,b_wi...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.op_resize [\op_resize(ai_width=10,bi_width=...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.dsp [\dsp(c_xdevicefamily="artix7",c_...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.mult_gen_v12_0_18_viv [\mult_gen_v12_0_18_viv(c_verbosi...]
Compiling architecture synth of entity floating_point_v7_1_14.flt_recip_approx [\flt_recip_approx(c_xdevicefamil...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=7,length=4)\]
Compiling architecture xilinx of entity mult_gen_v12_0_18.op_resize [\op_resize(ai_width=8,bi_width=8...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.dsp [\dsp(c_xdevicefamily="artix7",c_...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.mult_gen_v12_0_18_viv [\mult_gen_v12_0_18_viv(c_verbosi...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=8,length=3)\]
Compiling architecture synth of entity floating_point_v7_1_14.flt_recip_nr [\flt_recip_nr(c_xdevicefamily="a...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=23,length=12)\]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(alumodereg=0,carryinreg...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.op_resize [\op_resize(ai_width=25,bi_width=...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.dsp [\dsp(c_xdevicefamily="artix7",c_...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=34)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=34,length=0)\]
Compiling architecture synth of entity floating_point_v7_1_14.multadd [\multadd(c_xdevicefamily="artix7...]
Compiling architecture synth of entity floating_point_v7_1_14.flt_recip_reduction_calc [\flt_recip_reduction_calc(c_xdev...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.op_resize [\op_resize(ai_width=8,bi_width=8...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.dsp [\dsp(c_xdevicefamily="artix7",c_...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.mult_gen_v12_0_18_viv [\mult_gen_v12_0_18_viv(c_verbosi...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(adreg=0,alumodereg=0,ca...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=18,length=0)\]
Compiling architecture rtl of entity floating_point_v7_1_14.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=25,b_wi...]
Compiling architecture synth of entity floating_point_v7_1_14.multadd [\multadd(c_xdevicefamily="artix7...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=7,length=3)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=8,length=6)\]
Compiling architecture rtl of entity floating_point_v7_1_14.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=25,b_wi...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=26)\]
Compiling architecture synth of entity floating_point_v7_1_14.multadd [\multadd(c_xdevicefamily="artix7...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=22,length=10,fast_i...]
Compiling architecture synth of entity floating_point_v7_1_14.flt_recip_eval [\flt_recip_eval(c_xdevicefamily=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=23,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=46,fast_input=true)...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(alumodereg=0,a_input="C...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.op_resize [\op_resize(ai_width=29,bi_width=...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.dsp [\dsp(c_xdevicefamily="artix7",c_...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=46)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=11,length=4,fast_in...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=57,length=0)\]
Compiling architecture synth of entity floating_point_v7_1_14.multadd [\multadd(c_xdevicefamily="artix7...]
Compiling architecture synth of entity floating_point_v7_1_14.flt_recip_postprocess [\flt_recip_postprocess(c_xdevice...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=9,length=30)\]
Compiling architecture rtl of entity floating_point_v7_1_14.special_detect [\special_detect(c_xdevicefamily=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=2,length=29,fast_in...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(length=29,fast_input=true...]
Compiling architecture synth of entity floating_point_v7_1_14.flt_recip_specialcase [\flt_recip_specialcase(c_xdevice...]
Compiling architecture synth of entity floating_point_v7_1_14.flt_recip_recomb [\flt_recip_recomb(c_xdevicefamil...]
Compiling architecture synth of entity floating_point_v7_1_14.flt_recip [\flt_recip(c_xdevicefamily="arti...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture xilinx of entity floating_point_v7_1_14.floating_point_v7_1_14_viv [\floating_point_v7_1_14_viv(c_xd...]
Compiling architecture xilinx of entity floating_point_v7_1_14.floating_point_v7_1_14 [\floating_point_v7_1_14(c_xdevic...]
Compiling module xil_defaultlib.floating_point_re_sqrt
Compiling module xil_defaultlib.vec_reciprocal_square_root
Compiling module xil_defaultlib.vec_normalize
Compiling module xil_defaultlib.vec_multiply
Compiling module xil_defaultlib.vec_less_than
Compiling module xil_defaultlib.vec_max
Compiling module xil_defaultlib.get_pixel_color_default
Compiling module xil_defaultlib.get_pixel_color_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot get_pixel_color_tb_behav
execute_script: Time (s): cpu = 00:02:02 ; elapsed = 00:00:50 . Memory (MB): peak = 8246.121 ; gain = 0.000 ; free physical = 3241 ; free virtual = 10965
INFO: [USF-XSim-69] 'elaborate' step finished in '50' seconds
launch_simulation: Time (s): cpu = 00:02:02 ; elapsed = 00:00:51 . Memory (MB): peak = 8246.121 ; gain = 0.000 ; free physical = 3241 ; free virtual = 10965
Time resolution is 1 ps
Starting Sim
    INVALID, SUBSCALEDIS x
    INVALID, SUBSCALEDIS x
    INVALID, SUBSCALEDIS 0
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/ex_to_float/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/ey_to_float/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/ez_to_float/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/ray_vec_scale/mult_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/ray_vec_scale/mult_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/ray_vec_scale/mult_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/should_render_arrow_mod/scaled_sub_0_sub/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/should_render_arrow_mod/scaled_sub_1_sub/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/should_render_arrow_mod/scaled_sub_comp_lte/mod/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/should_render_arrow_mod/block_pos_normalized_sub/sub_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/should_render_arrow_mod/block_pos_normalized_sub/sub_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/should_render_arrow_mod/block_pos_normalized_sub/sub_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/should_render_arrow_mod/add_a_ray/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/should_render_arrow_mod/add_a_block/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/should_render_arrow_mod/sub_c_ray/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/should_render_arrow_mod/sub_a_block/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/should_render_arrow_mod/add_ud_0/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/should_render_arrow_mod/add_ud_1/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/should_render_arrow_mod/add_lr_0/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/should_render_arrow_mod/add_lr_1/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/should_render_arrow_mod/lt_region_a/mod/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/should_render_arrow_mod/lt_region_c/mod/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/should_render_arrow_mod/lt_ud_0/mod/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/should_render_arrow_mod/lt_ud_1/mod/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/should_render_arrow_mod/lt_lr_0/mod/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/should_render_arrow_mod/lt_lr_1/mod/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/should_render_arrow_mod/x_ray_block_less_than_lt/mod/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/should_render_arrow_mod/y_ray_block_less_than_lt/mod/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/new_origin_add/add_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/new_origin_add/add_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/new_origin_add/add_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/normal_sub/sub_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/normal_sub/sub_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/normal_sub/sub_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/normalize_normal/mod/dot/mult_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/normalize_normal/mod/dot/mult_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/normalize_normal/mod/dot/mult_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/normalize_normal/mod/dot/add_xy/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/normalize_normal/mod/dot/add_z0/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/normalize_normal/mod/dot/add_xyz/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/normalize_normal/mod/mod/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/normalize_normal/mod2/mult_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/normalize_normal/mod2/mult_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/normalize_normal/mod2/mult_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[0].dist_sub/sub_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[0].dist_sub/sub_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[0].dist_sub/sub_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[0].ray_dir_normalize/mod/dot/mult_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[0].ray_dir_normalize/mod/dot/mult_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[0].ray_dir_normalize/mod/dot/mult_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[0].ray_dir_normalize/mod/dot/add_xy/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[0].ray_dir_normalize/mod/dot/add_z0/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[0].ray_dir_normalize/mod/dot/add_xyz/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[0].ray_dir_normalize/mod/mod/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[0].ray_dir_normalize/mod2/mult_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[0].ray_dir_normalize/mod2/mult_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[0].ray_dir_normalize/mod2/mult_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[0].lambert_dot/mult_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[0].lambert_dot/mult_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[0].lambert_dot/mult_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[0].lambert_dot/add_xy/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[0].lambert_dot/add_z0/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[0].lambert_dot/add_xyz/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[0].light_intense_mat_mult_multiply/multiply_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[0].light_intense_mat_mult_multiply/multiply_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[0].light_intense_mat_mult_multiply/multiply_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[0].lambert_scale_multiply/multiply_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[0].lambert_scale_multiply/multiply_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[0].lambert_scale_multiply/multiply_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[1].dist_sub/sub_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[1].dist_sub/sub_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[1].dist_sub/sub_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[1].ray_dir_normalize/mod/dot/mult_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[1].ray_dir_normalize/mod/dot/mult_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[1].ray_dir_normalize/mod/dot/mult_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[1].ray_dir_normalize/mod/dot/add_xy/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[1].ray_dir_normalize/mod/dot/add_z0/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[1].ray_dir_normalize/mod/dot/add_xyz/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[1].ray_dir_normalize/mod/mod/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[1].ray_dir_normalize/mod2/mult_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[1].ray_dir_normalize/mod2/mult_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[1].ray_dir_normalize/mod2/mult_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[1].lambert_dot/mult_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[1].lambert_dot/mult_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[1].lambert_dot/mult_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[1].lambert_dot/add_xy/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[1].lambert_dot/add_z0/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[1].lambert_dot/add_xyz/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[1].light_intense_mat_mult_multiply/multiply_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[1].light_intense_mat_mult_multiply/multiply_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[1].light_intense_mat_mult_multiply/multiply_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[1].lambert_scale_multiply/multiply_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[1].lambert_scale_multiply/multiply_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[1].lambert_scale_multiply/multiply_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[2].dist_sub/sub_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[2].dist_sub/sub_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[2].dist_sub/sub_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[2].ray_dir_normalize/mod/dot/mult_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[2].ray_dir_normalize/mod/dot/mult_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[2].ray_dir_normalize/mod/dot/mult_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[2].ray_dir_normalize/mod/dot/add_xy/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[2].ray_dir_normalize/mod/dot/add_z0/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[2].ray_dir_normalize/mod/dot/add_xyz/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[2].ray_dir_normalize/mod/mod/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[2].ray_dir_normalize/mod2/mult_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[2].ray_dir_normalize/mod2/mult_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[2].ray_dir_normalize/mod2/mult_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[2].lambert_dot/mult_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[2].lambert_dot/mult_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[2].lambert_dot/mult_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[2].lambert_dot/add_xy/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[2].lambert_dot/add_z0/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[2].lambert_dot/add_xyz/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[2].light_intense_mat_mult_multiply/multiply_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[2].light_intense_mat_mult_multiply/multiply_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[2].light_intense_mat_mult_multiply/multiply_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[2].lambert_scale_multiply/multiply_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[2].lambert_scale_multiply/multiply_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[2].lambert_scale_multiply/multiply_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/r_total_0_add/add_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/r_total_0_add/add_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/r_total_0_add/add_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/r_total_add/add_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/r_total_add/add_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/r_total_add/add_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/min_rgb_max/less_than/mod_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/min_rgb_max/less_than/mod_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/min_rgb_max/less_than/mod_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
    INVALID, SUBSCALEDIS 0
    INVALID, SUBSCALEDIS 0
    INVALID, SUBSCALEDIS 0
    INVALID, SUBSCALEDIS 0
    INVALID, SUBSCALEDIS 0
    INVALID, SUBSCALEDIS 0
    INVALID, SUBSCALEDIS 0
    INVALID, SUBSCALEDIS 0
    INVALID, SUBSCALEDIS 0
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 115 ns  Iteration: 4  Process: /get_pixel_color_tb/mod/normalize_normal/mod/dot/add_xy/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /media/koops/VIVADO/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 115 ns  Iteration: 4  Process: /get_pixel_color_tb/mod/genblk1[0].ray_dir_normalize/mod/dot/add_xy/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /media/koops/VIVADO/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 115 ns  Iteration: 4  Process: /get_pixel_color_tb/mod/genblk1[1].ray_dir_normalize/mod/dot/add_xy/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /media/koops/VIVADO/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 115 ns  Iteration: 4  Process: /get_pixel_color_tb/mod/genblk1[2].ray_dir_normalize/mod/dot/add_xy/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /media/koops/VIVADO/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
    INVALID, SUBSCALEDIS 0
    INVALID, SUBSCALEDIS 0
    INVALID, SUBSCALEDIS 0
    INVALID, SUBSCALEDIS 0
    INVALID, SUBSCALEDIS 0
    INVALID, SUBSCALEDIS 0
    INVALID, SUBSCALEDIS 0
    INVALID, SUBSCALEDIS 0
    INVALID, SUBSCALEDIS 0
    INVALID, SUBSCALEDIS 0
    INVALID, SUBSCALEDIS 0
    INVALID, SUBSCALEDIS 0
    INVALID, SUBSCALEDIS 0
    INVALID, SUBSCALEDIS 0
    INVALID, SUBSCALEDIS 0
    INVALID, SUBSCALEDIS 0
    INVALID, SUBSCALEDIS 0
    INVALID, SUBSCALEDIS 0
    INVALID, SUBSCALEDIS 0
    INVALID, SUBSCALEDIS 0
    INVALID, SUBSCALEDIS 0
    INVALID, SUBSCALEDIS 0
    INVALID, SUBSCALEDIS 1
    INVALID, SUBSCALEDIS 1
    INVALID, SUBSCALEDIS 1
    INVALID, SUBSCALEDIS 1
    INVALID, SUBSCALEDIS 1
    INVALID, SUBSCALEDIS 1
    INVALID, SUBSCALEDIS 1
    INVALID, SUBSCALEDIS 1
    INVALID, SUBSCALEDIS 1
    INVALID, SUBSCALEDIS 1
SCALED_SUB_COMP 1
    INVALID, SUBSCALEDIS 1
SCALED_SUB_COMP 0
    INVALID, SUBSCALEDIS 1
    INVALID, SUBSCALEDIS 1
    INVALID, SUBSCALEDIS 1
    INVALID, SUBSCALEDIS 1
    INVALID, SUBSCALEDIS 1
    INVALID, SUBSCALEDIS 1
    INVALID, SUBSCALEDIS 1
    INVALID, SUBSCALEDIS 1
    INVALID, SUBSCALEDIS 1
    INVALID, SUBSCALEDIS 1
    INVALID, SUBSCALEDIS 1
    INVALID, SUBSCALEDIS 1
    INVALID, SUBSCALEDIS 1
    INVALID, SUBSCALEDIS 1
    INVALID, SUBSCALEDIS 1
    INVALID, SUBSCALEDIS 1
    INVALID, SUBSCALEDIS 1
    INVALID, SUBSCALEDIS 1
    INVALID, SUBSCALEDIS 1
    INVALID, SUBSCALEDIS 1
    INVALID, SUBSCALEDIS 1
    INVALID, SUBSCALEDIS 1
    INVALID, SUBSCALEDIS 1
COMP0 1 1 1
COMP1 0 1
COMP0 1 0 0
COMP1 0 0
SHOULD_RENDER? 0
    INVALID, SUBSCALEDIS 0
SHOULD_RENDER? 0
    INVALID, SUBSCALEDIS 0
    INVALID, SUBSCALEDIS 0
    INVALID, SUBSCALEDIS 0
    INVALID, SUBSCALEDIS 0
    INVALID, SUBSCALEDIS 0
    INVALID, SUBSCALEDIS 0
    INVALID, SUBSCALEDIS 0
    INVALID, SUBSCALEDIS 0
    INVALID, SUBSCALEDIS 0
    INVALID, SUBSCALEDIS 0
    INVALID, SUBSCALEDIS 0
    INVALID, SUBSCALEDIS 0
    INVALID, SUBSCALEDIS 0
    INVALID, SUBSCALEDIS 0
    INVALID, SUBSCALEDIS 0
    INVALID, SUBSCALEDIS 0
    INVALID, SUBSCALEDIS 0
    INVALID, SUBSCALEDIS 0
    INVALID, SUBSCALEDIS 0
    INVALID, SUBSCALEDIS 0
    INVALID, SUBSCALEDIS 0
    INVALID, SUBSCALEDIS 0
    INVALID, SUBSCALEDIS 0
    INVALID, SUBSCALEDIS 0
    INVALID, SUBSCALEDIS 0
    INVALID, SUBSCALEDIS 0
    INVALID, SUBSCALEDIS 0
    INVALID, SUBSCALEDIS 0
    INVALID, SUBSCALEDIS 0
    INVALID, SUBSCALEDIS 0
    INVALID, SUBSCALEDIS 0
    INVALID, SUBSCALEDIS 0
    INVALID, SUBSCALEDIS 0
    INVALID, SUBSCALEDIS 0
    INVALID, SUBSCALEDIS 0
    INVALID, SUBSCALEDIS 0
    INVALID, SUBSCALEDIS 0
    INVALID, SUBSCALEDIS 0
    INVALID, SUBSCALEDIS 0
    INVALID, SUBSCALEDIS 0
    INVALID, SUBSCALEDIS 0
    INVALID, SUBSCALEDIS 0
    INVALID, SUBSCALEDIS 0
    INVALID, SUBSCALEDIS 0
    INVALID, SUBSCALEDIS 0
    INVALID, SUBSCALEDIS 0
    INVALID, SUBSCALEDIS 0
    INVALID, SUBSCALEDIS 0
    INVALID, SUBSCALEDIS 0
    INVALID, SUBSCALEDIS 0
    INVALID, SUBSCALEDIS 0
    INVALID, SUBSCALEDIS 0
    INVALID, SUBSCALEDIS 0
    INVALID, SUBSCALEDIS 0
    INVALID, SUBSCALEDIS 0
    INVALID, SUBSCALEDIS 0
    INVALID, SUBSCALEDIS 0
    INVALID, SUBSCALEDIS 0
    INVALID, SUBSCALEDIS 0
    INVALID, SUBSCALEDIS 0
    INVALID, SUBSCALEDIS 0
    INVALID, SUBSCALEDIS 0
    INVALID, SUBSCALEDIS 0
    INVALID, SUBSCALEDIS 0
    INVALID, SUBSCALEDIS 0
    INVALID, SUBSCALEDIS 0
    INVALID, SUBSCALEDIS 0
    INVALID, SUBSCALEDIS 0
    INVALID, SUBSCALEDIS 0
    INVALID, SUBSCALEDIS 0
    INVALID, SUBSCALEDIS 0
    INVALID, SUBSCALEDIS 0
    INVALID, SUBSCALEDIS 0
    INVALID, SUBSCALEDIS 0
    INVALID, SUBSCALEDIS 0
    INVALID, SUBSCALEDIS 0
    INVALID, SUBSCALEDIS 0
    INVALID, SUBSCALEDIS 0
    INVALID, SUBSCALEDIS 0
    INVALID, SUBSCALEDIS 0
    INVALID, SUBSCALEDIS 0
    INVALID, SUBSCALEDIS 0
    INVALID, SUBSCALEDIS 0
    INVALID, SUBSCALEDIS 0
    INVALID, SUBSCALEDIS 0
    INVALID, SUBSCALEDIS 0
    INVALID, SUBSCALEDIS 0
    INVALID, SUBSCALEDIS 0
    INVALID, SUBSCALEDIS 0
    INVALID, SUBSCALEDIS 0
    INVALID, SUBSCALEDIS 0
    INVALID, SUBSCALEDIS 0
    INVALID, SUBSCALEDIS 0
    INVALID, SUBSCALEDIS 0
    INVALID, SUBSCALEDIS 0
    INVALID, SUBSCALEDIS 0
    INVALID, SUBSCALEDIS 0
    INVALID, SUBSCALEDIS 0
    INVALID, SUBSCALEDIS 0
    INVALID, SUBSCALEDIS 0
    INVALID, SUBSCALEDIS 0
    INVALID, SUBSCALEDIS 0
    INVALID, SUBSCALEDIS 0
    INVALID, SUBSCALEDIS 0
    INVALID, SUBSCALEDIS 0
    INVALID, SUBSCALEDIS 0
    INVALID, SUBSCALEDIS 0
    INVALID, SUBSCALEDIS 0
    INVALID, SUBSCALEDIS 0
    INVALID, SUBSCALEDIS 0
    INVALID, SUBSCALEDIS 0
    INVALID, SUBSCALEDIS 0
    INVALID, SUBSCALEDIS 0
    INVALID, SUBSCALEDIS 0
    INVALID, SUBSCALEDIS 0
    INVALID, SUBSCALEDIS 0
    INVALID, SUBSCALEDIS 0
    INVALID, SUBSCALEDIS 0
    INVALID, SUBSCALEDIS 0
    INVALID, SUBSCALEDIS 0
    INVALID, SUBSCALEDIS 0
    INVALID, SUBSCALEDIS 0
    INVALID, SUBSCALEDIS 0
    INVALID, SUBSCALEDIS 0
    INVALID, SUBSCALEDIS 0
    INVALID, SUBSCALEDIS 0
    INVALID, SUBSCALEDIS 0
    INVALID, SUBSCALEDIS 0
    INVALID, SUBSCALEDIS 0
    INVALID, SUBSCALEDIS 0
    INVALID, SUBSCALEDIS 0
    INVALID, SUBSCALEDIS 0
    INVALID, SUBSCALEDIS 0
    INVALID, SUBSCALEDIS 0
    INVALID, SUBSCALEDIS 0
    INVALID, SUBSCALEDIS 0
    INVALID, SUBSCALEDIS 0
    INVALID, SUBSCALEDIS 0
    INVALID, SUBSCALEDIS 0
    INVALID, SUBSCALEDIS 0
    INVALID, SUBSCALEDIS 0
    INVALID, SUBSCALEDIS 0
    INVALID, SUBSCALEDIS 0
    INVALID, SUBSCALEDIS 0
    INVALID, SUBSCALEDIS 0
    INVALID, SUBSCALEDIS 0
    INVALID, SUBSCALEDIS 0
    INVALID, SUBSCALEDIS 0
    INVALID, SUBSCALEDIS 0
    INVALID, SUBSCALEDIS 0
    INVALID, SUBSCALEDIS 0
    INVALID, SUBSCALEDIS 0
    INVALID, SUBSCALEDIS 0
    INVALID, SUBSCALEDIS 0
    INVALID, SUBSCALEDIS 0
    INVALID, SUBSCALEDIS 0
    INVALID, SUBSCALEDIS 0
    INVALID, SUBSCALEDIS 0
    INVALID, SUBSCALEDIS 0
    INVALID, SUBSCALEDIS 0
    INVALID, SUBSCALEDIS 0
    INVALID, SUBSCALEDIS 0
    INVALID, SUBSCALEDIS 0
    INVALID, SUBSCALEDIS 0
    INVALID, SUBSCALEDIS 0
    INVALID, SUBSCALEDIS 0
    INVALID, SUBSCALEDIS 0
    INVALID, SUBSCALEDIS 0
    INVALID, SUBSCALEDIS 0
    INVALID, SUBSCALEDIS 0
    INVALID, SUBSCALEDIS 0
    INVALID, SUBSCALEDIS 0
    INVALID, SUBSCALEDIS 0
    INVALID, SUBSCALEDIS 0
    INVALID, SUBSCALEDIS 0
    INVALID, SUBSCALEDIS 0
    INVALID, SUBSCALEDIS 0
    INVALID, SUBSCALEDIS 0
    INVALID, SUBSCALEDIS 0
    INVALID, SUBSCALEDIS 0
    INVALID, SUBSCALEDIS 0
    INVALID, SUBSCALEDIS 0
    INVALID, SUBSCALEDIS 0
    INVALID, SUBSCALEDIS 0
    INVALID, SUBSCALEDIS 0
    INVALID, SUBSCALEDIS 0
    INVALID, SUBSCALEDIS 0
    INVALID, SUBSCALEDIS 0
    INVALID, SUBSCALEDIS 0
    INVALID, SUBSCALEDIS 0
    INVALID, SUBSCALEDIS 0
    INVALID, SUBSCALEDIS 0
    INVALID, SUBSCALEDIS 0
    INVALID, SUBSCALEDIS 0
    INVALID, SUBSCALEDIS 0
    INVALID, SUBSCALEDIS 0
    INVALID, SUBSCALEDIS 0
    INVALID, SUBSCALEDIS 0
    INVALID, SUBSCALEDIS 0
    INVALID, SUBSCALEDIS 0
    INVALID, SUBSCALEDIS 0
    INVALID, SUBSCALEDIS 0
    INVALID, SUBSCALEDIS 0
    INVALID, SUBSCALEDIS 0
    INVALID, SUBSCALEDIS 0
    INVALID, SUBSCALEDIS 0
    INVALID, SUBSCALEDIS 0
    INVALID, SUBSCALEDIS 0
    INVALID, SUBSCALEDIS 0
    INVALID, SUBSCALEDIS 0
    INVALID, SUBSCALEDIS 0
    INVALID, SUBSCALEDIS 0
    INVALID, SUBSCALEDIS 0
    INVALID, SUBSCALEDIS 0
    INVALID, SUBSCALEDIS 0
    INVALID, SUBSCALEDIS 0
    INVALID, SUBSCALEDIS 0
    INVALID, SUBSCALEDIS 0
    INVALID, SUBSCALEDIS 0
    INVALID, SUBSCALEDIS 0
    INVALID, SUBSCALEDIS 0
    INVALID, SUBSCALEDIS 0
    INVALID, SUBSCALEDIS 0
    INVALID, SUBSCALEDIS 0
    INVALID, SUBSCALEDIS 0
    INVALID, SUBSCALEDIS 0
    INVALID, SUBSCALEDIS 0
    INVALID, SUBSCALEDIS 0
    INVALID, SUBSCALEDIS 0
    INVALID, SUBSCALEDIS 0
    INVALID, SUBSCALEDIS 0
    INVALID, SUBSCALEDIS 0
    INVALID, SUBSCALEDIS 0
    INVALID, SUBSCALEDIS 0
    INVALID, SUBSCALEDIS 0
    INVALID, SUBSCALEDIS 0
    INVALID, SUBSCALEDIS 0
    INVALID, SUBSCALEDIS 0
    INVALID, SUBSCALEDIS 0
    INVALID, SUBSCALEDIS 0
    INVALID, SUBSCALEDIS 0
    INVALID, SUBSCALEDIS 0
    INVALID, SUBSCALEDIS 0
    INVALID, SUBSCALEDIS 0
    INVALID, SUBSCALEDIS 0
    INVALID, SUBSCALEDIS 0
    INVALID, SUBSCALEDIS 0
    INVALID, SUBSCALEDIS 0
    INVALID, SUBSCALEDIS 0
    INVALID, SUBSCALEDIS 0
    INVALID, SUBSCALEDIS 0
    INVALID, SUBSCALEDIS 0
    INVALID, SUBSCALEDIS 0
    INVALID, SUBSCALEDIS 0
    INVALID, SUBSCALEDIS 0
    INVALID, SUBSCALEDIS 0
    INVALID, SUBSCALEDIS 0
    INVALID, SUBSCALEDIS 0
    INVALID, SUBSCALEDIS 0
    INVALID, SUBSCALEDIS 0
    INVALID, SUBSCALEDIS 0
    INVALID, SUBSCALEDIS 0
    INVALID, SUBSCALEDIS 0
    INVALID, SUBSCALEDIS 0
    INVALID, SUBSCALEDIS 0
    INVALID, SUBSCALEDIS 0
    INVALID, SUBSCALEDIS 0
    INVALID, SUBSCALEDIS 0
    INVALID, SUBSCALEDIS 0
    INVALID, SUBSCALEDIS 0
    INVALID, SUBSCALEDIS 0
    INVALID, SUBSCALEDIS 0
    INVALID, SUBSCALEDIS 0
    INVALID, SUBSCALEDIS 0
    INVALID, SUBSCALEDIS 0
    INVALID, SUBSCALEDIS 0
    INVALID, SUBSCALEDIS 0
    INVALID, SUBSCALEDIS 0
    INVALID, SUBSCALEDIS 0
    INVALID, SUBSCALEDIS 0
    INVALID, SUBSCALEDIS 0
    INVALID, SUBSCALEDIS 0
    INVALID, SUBSCALEDIS 0
    INVALID, SUBSCALEDIS 0
    INVALID, SUBSCALEDIS 0
    INVALID, SUBSCALEDIS 0
OUTPUT         342: 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000
    INVALID, SUBSCALEDIS 0
OUTPUT         343: 00000000000000000000000000000001 00000000000000000000000000000000 00000000000000000000000000000000
    INVALID, SUBSCALEDIS 0
    INVALID, SUBSCALEDIS 0
    INVALID, SUBSCALEDIS 0
    INVALID, SUBSCALEDIS 0
    INVALID, SUBSCALEDIS 0
    INVALID, SUBSCALEDIS 0
    INVALID, SUBSCALEDIS 0
    INVALID, SUBSCALEDIS 0
    INVALID, SUBSCALEDIS 0
    INVALID, SUBSCALEDIS 0
    INVALID, SUBSCALEDIS 0
    INVALID, SUBSCALEDIS 0
    INVALID, SUBSCALEDIS 0
    INVALID, SUBSCALEDIS 0
    INVALID, SUBSCALEDIS 0
    INVALID, SUBSCALEDIS 0
    INVALID, SUBSCALEDIS 0
    INVALID, SUBSCALEDIS 0
    INVALID, SUBSCALEDIS 0
    INVALID, SUBSCALEDIS 0
    INVALID, SUBSCALEDIS 0
    INVALID, SUBSCALEDIS 0
    INVALID, SUBSCALEDIS 0
    INVALID, SUBSCALEDIS 0
    INVALID, SUBSCALEDIS 0
    INVALID, SUBSCALEDIS 0
    INVALID, SUBSCALEDIS 0
    INVALID, SUBSCALEDIS 0
    INVALID, SUBSCALEDIS 0
    INVALID, SUBSCALEDIS 0
    INVALID, SUBSCALEDIS 0
    INVALID, SUBSCALEDIS 0
    INVALID, SUBSCALEDIS 0
    INVALID, SUBSCALEDIS 0
    INVALID, SUBSCALEDIS 0
    INVALID, SUBSCALEDIS 0
    INVALID, SUBSCALEDIS 0
    INVALID, SUBSCALEDIS 0
    INVALID, SUBSCALEDIS 0
    INVALID, SUBSCALEDIS 0
    INVALID, SUBSCALEDIS 0
    INVALID, SUBSCALEDIS 0
relaunch_sim: Time (s): cpu = 00:02:16 ; elapsed = 00:01:01 . Memory (MB): peak = 8246.121 ; gain = 0.000 ; free physical = 3136 ; free virtual = 10864
relaunch_sim
Command: launch_simulation -step compile -simset float_test -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'get_pixel_color_tb'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/media/koops/VIVADO/float_ip/float_testing_vivado/float_testing_vivado.sim/float_test/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'float_test'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/media/koops/VIVADO/float_ip/float_testing_vivado/float_testing_vivado.sim/float_test/behav/xsim'
xvlog --incr --relax -L uvm -prj get_pixel_color_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/media/koops/VIVADO/huah_cubed_3drender/src/float_functions.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vec_reciprocal_square_root
INFO: [VRFC 10-311] analyzing module vec_scale
INFO: [VRFC 10-311] analyzing module vec_add
INFO: [VRFC 10-311] analyzing module vec_divide
INFO: [VRFC 10-311] analyzing module vec_multiply
INFO: [VRFC 10-311] analyzing module vec_sub
INFO: [VRFC 10-311] analyzing module vec_dot
INFO: [VRFC 10-311] analyzing module vec_normalize
INFO: [VRFC 10-311] analyzing module float_less_than
INFO: [VRFC 10-311] analyzing module vec_less_than
INFO: [VRFC 10-311] analyzing module float_less_than_equal
INFO: [VRFC 10-311] analyzing module float_equals
INFO: [VRFC 10-311] analyzing module vec_comp
INFO: [VRFC 10-311] analyzing module vec_max
INFO: [VRFC 10-311] analyzing module vec_min
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/media/koops/VIVADO/huah_cubed_3drender/src/get_pixel_color.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module get_pixel_color
INFO: [VRFC 10-311] analyzing module get_pixel_color_should_draw_arrow
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/media/koops/VIVADO/huah_cubed_3drender/sim/get_pixel_color_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module get_pixel_color_tb
xvhdl --incr --relax -prj get_pixel_color_tb_vhdl.prj
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
Command: launch_simulation -step elaborate -simset float_test -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'get_pixel_color_tb'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/media/koops/VIVADO/float_ip/float_testing_vivado/float_testing_vivado.sim/float_test/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'float_test'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/media/koops/VIVADO/float_ip/float_testing_vivado/float_testing_vivado.sim/float_test/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L xbip_utils_v3_0_10 -L axi_utils_v2_0_6 -L xbip_pipe_v3_0_6 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_dsp48_addsub_v3_0_6 -L xbip_dsp48_multadd_v3_0_6 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_18 -L floating_point_v7_1_14 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot get_pixel_color_tb_behav xil_defaultlib.get_pixel_color_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2022.1
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /media/koops/VIVADO/Vivado/2022.1/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L xbip_utils_v3_0_10 -L axi_utils_v2_0_6 -L xbip_pipe_v3_0_6 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_dsp48_addsub_v3_0_6 -L xbip_dsp48_multadd_v3_0_6 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_18 -L floating_point_v7_1_14 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot get_pixel_color_tb_behav xil_defaultlib.get_pixel_color_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'rgb_valid' [/media/koops/VIVADO/huah_cubed_3drender/sim/get_pixel_color_tb.sv:64]
WARNING: [VRFC 10-3091] actual bit length 64 differs from formal bit length 32 for port 's_axis_a_tdata' [/media/koops/VIVADO/huah_cubed_3drender/src/get_pixel_color.sv:49]
WARNING: [VRFC 10-3091] actual bit length 64 differs from formal bit length 32 for port 's_axis_a_tdata' [/media/koops/VIVADO/huah_cubed_3drender/src/get_pixel_color.sv:59]
WARNING: [VRFC 10-3091] actual bit length 64 differs from formal bit length 32 for port 's_axis_a_tdata' [/media/koops/VIVADO/huah_cubed_3drender/src/get_pixel_color.sv:69]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package floating_point_v7_1_14.floating_point_v7_1_14_viv_comp
Compiling package ieee.numeric_std
Compiling package xbip_utils_v3_0_10.xbip_utils_v3_0_10_pkg
Compiling package axi_utils_v2_0_6.axi_utils_v2_0_6_pkg
Compiling package floating_point_v7_1_14.floating_point_v7_1_14_consts
Compiling package ieee.math_real
Compiling package floating_point_v7_1_14.floating_point_v7_1_14_exp_table...
Compiling package mult_gen_v12_0_18.mult_gen_v12_0_18_pkg
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_signed
Compiling package floating_point_v7_1_14.floating_point_v7_1_14_pkg
Compiling package floating_point_v7_1_14.flt_utils
Compiling package floating_point_v7_1_14.vt2mutils
Compiling package floating_point_v7_1_14.vt2mcomps
Compiling package unisim.vcomponents
Compiling package xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv_comp
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package mult_gen_v12_0_18.dsp_pkg
Compiling package floating_point_v7_1_14.flt_recipsqrt_sp_sqrt_r_rom
Compiling architecture muxcy_v of entity unisim.MUXCY [muxcy_default]
Compiling architecture xorcy_v of entity unisim.XORCY [xorcy_default]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=31,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=32)\]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=4)\]
Compiling architecture rtl of entity floating_point_v7_1_14.norm_zero_det [\norm_zero_det(data_width=7,norm...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=4,fast_input=true)\]
Compiling architecture rtl of entity floating_point_v7_1_14.mux4 [\mux4(c_xdevicefamily="artix7",w...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=2,length=2)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(fast_input=true)\]
Compiling architecture rtl of entity floating_point_v7_1_14.mux4 [\mux4(c_xdevicefamily="artix7",w...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=2)\]
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture fde_v of entity unisim.FDE [fde_default]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=8,length=0,fast_inp...]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [delay_default]
Compiling architecture rtl of entity floating_point_v7_1_14.lead_zero_encode [\lead_zero_encode(c_xdevicefamil...]
Compiling architecture rtl of entity floating_point_v7_1_14.shift_msb_first [\shift_msb_first(a_width=32,resu...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=8)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=8,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=11,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=12)\]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=11)\]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=14,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=25,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=3,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=2,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=2,length=0,fast_inp...]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture rtl of entity floating_point_v7_1_14.flt_round_bit [\flt_round_bit(c_xdevicefamily="...]
Compiling architecture rtl of entity floating_point_v7_1_14.renorm_and_round_logic [\renorm_and_round_logic(c_xdevic...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(length=5)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(length=2)\]
Compiling architecture synth of entity floating_point_v7_1_14.fix_to_flt_conv_exp [\fix_to_flt_conv_exp(c_xdevicefa...]
Compiling architecture synth of entity floating_point_v7_1_14.flt_dec_op [\flt_dec_op(c_xdevicefamily="art...]
Compiling architecture struct of entity floating_point_v7_1_14.fix_to_flt_conv [\fix_to_flt_conv(c_xdevicefamily...]
Compiling module unisims_ver.x_lut1_mux2
Compiling module unisims_ver.LUT1
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=32,length=0)\]
Compiling architecture xilinx of entity floating_point_v7_1_14.floating_point_v7_1_14_viv [\floating_point_v7_1_14_viv(c_xd...]
Compiling architecture xilinx of entity floating_point_v7_1_14.floating_point_v7_1_14 [\floating_point_v7_1_14(c_xdevic...]
Compiling module xil_defaultlib.floating_point_sint32_to_float
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=26,fast_input=true)...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=2,fast_input=true)\]
Compiling architecture xilinx of entity mult_gen_v12_0_18.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(alumodereg=0,carryinreg...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(a_input="CASCADE",bcasc...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.op_resize [\op_resize(ai_width=24,bi_width=...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.dsp [\dsp(c_xdevicefamily="artix7",c_...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.mult_gen_v12_0_18_viv [\mult_gen_v12_0_18_viv(c_verbosi...]
Compiling architecture rtl of entity floating_point_v7_1_14.fix_mult_xx [\fix_mult_xx(c_xdevicefamily="ar...]
Compiling architecture rtl of entity floating_point_v7_1_14.fix_mult [\fix_mult(c_xdevicefamily="artix...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=7)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=8,fast_input=true)\]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=4,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_14.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture rtl of entity floating_point_v7_1_14.special_detect [\special_detect(c_xdevicefamily=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(length=4)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=2,length=4,fast_inp...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(length=4,fast_input=true)...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(length=6,fast_input=true)...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=4,length=4,fast_inp...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=8,length=4)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(length=2,fast_input=true)...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=3,fast_input=true)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=4,length=2,fast_inp...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=14)\]
Compiling architecture rtl of entity floating_point_v7_1_14.flt_mult_exp [\flt_mult_exp(c_xdevicefamily="a...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=8,length=2)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=12,length=2,fast_in...]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=12,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=25,length=0,fast_in...]
Compiling architecture rtl of entity floating_point_v7_1_14.flt_round_bit [\flt_round_bit(c_xdevicefamily="...]
Compiling architecture rtl of entity floating_point_v7_1_14.renorm_and_round_logic [\renorm_and_round_logic(c_xdevic...]
Compiling architecture rtl of entity floating_point_v7_1_14.flt_mult_round [\flt_mult_round(c_xdevicefamily=...]
Compiling architecture synth of entity floating_point_v7_1_14.flt_dec_op_lat [\flt_dec_op_lat(c_xdevicefamily=...]
Compiling architecture rtl of entity floating_point_v7_1_14.flt_mult [\flt_mult(c_xdevicefamily="artix...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture xilinx of entity floating_point_v7_1_14.floating_point_v7_1_14_viv [\floating_point_v7_1_14_viv(c_xd...]
Compiling architecture xilinx of entity floating_point_v7_1_14.floating_point_v7_1_14 [\floating_point_v7_1_14(c_xdevic...]
Compiling module xil_defaultlib.floating_point_multiply
Compiling module xil_defaultlib.vec_scale
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=7,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_14.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=24,length=2,fast_in...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=16)\]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(mask="11111111000000000...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=48,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=24,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=16,length=0)\]
Compiling architecture rtl of entity floating_point_v7_1_14.dsp48e1_wrapper [\dsp48e1_wrapper(c_part="xc7a100...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(length=3)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=13,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=27,length=0)\]
Compiling architecture synth of entity floating_point_v7_1_14.align_add_dsp48e1_sgl [\align_add_dsp48e1_sgl(c_xdevice...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000001111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000000000...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=27)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=5)\]
Compiling architecture rtl of entity floating_point_v7_1_14.lead_zero_encode_shift [\lead_zero_encode_shift(ab_fw=24...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=3)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111110010101001011...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00010001010111110000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11101110101000001111...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=2,adreg=0,areg...]
Compiling architecture rtl of entity floating_point_v7_1_14.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=24,c_wi...]
Compiling architecture rtl of entity floating_point_v7_1_14.norm_and_round_dsp48e1_sgl [\norm_and_round_dsp48e1_sgl(c_mu...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10011001100110011001...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111000000001111...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=9,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=9)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=9,length=5)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=10)\]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_14.compare_gt [\compare_gt(c_xdevicefamily="art...]
Compiling architecture synth of entity floating_point_v7_1_14.compare [\compare(c_xdevicefamily="artix7...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=2,length=8,fast_inp...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(length=9,fast_input=true)...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(length=8,fast_input=true)...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(length=3,fast_input=true)...]
Compiling architecture rtl of entity floating_point_v7_1_14.flt_add_exp_sp [\flt_add_exp_sp(c_xdevicefamily=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=23)\]
Compiling architecture rtl of entity floating_point_v7_1_14.flt_add_dsp [\flt_add_dsp(c_xdevicefamily="ar...]
Compiling architecture rtl of entity floating_point_v7_1_14.flt_add [\flt_add(c_xdevicefamily="artix7...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture xilinx of entity floating_point_v7_1_14.floating_point_v7_1_14_viv [\floating_point_v7_1_14_viv(c_xd...]
Compiling architecture xilinx of entity floating_point_v7_1_14.floating_point_v7_1_14 [\floating_point_v7_1_14(c_xdevic...]
Compiling module xil_defaultlib.floating_point_sub
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_14.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_14.compare_ne_im [\compare_ne_im(c_xdevicefamily="...]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_14.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_14.compare_eq [\compare_eq(c_xdevicefamily="art...]
Compiling architecture rtl of entity floating_point_v7_1_14.fp_cmp [\fp_cmp(c_xdevicefamily="artix7"...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture xilinx of entity floating_point_v7_1_14.floating_point_v7_1_14_viv [\floating_point_v7_1_14_viv(c_xd...]
Compiling architecture xilinx of entity floating_point_v7_1_14.floating_point_v7_1_14 [\floating_point_v7_1_14(c_xdevic...]
Compiling module xil_defaultlib.floating_point_lte
Compiling module xil_defaultlib.float_less_than_equal
Compiling module xil_defaultlib.vec_sub
Compiling architecture rtl of entity floating_point_v7_1_14.flt_add [\flt_add(c_xdevicefamily="artix7...]
Compiling architecture xilinx of entity floating_point_v7_1_14.floating_point_v7_1_14_viv [\floating_point_v7_1_14_viv(c_xd...]
Compiling architecture xilinx of entity floating_point_v7_1_14.floating_point_v7_1_14 [\floating_point_v7_1_14(c_xdevic...]
Compiling module xil_defaultlib.floating_point_add
Compiling architecture xilinx of entity floating_point_v7_1_14.floating_point_v7_1_14_viv [\floating_point_v7_1_14_viv(c_xd...]
Compiling architecture xilinx of entity floating_point_v7_1_14.floating_point_v7_1_14 [\floating_point_v7_1_14(c_xdevic...]
Compiling module xil_defaultlib.floating_point_lt
Compiling module xil_defaultlib.float_less_than
Compiling module xil_defaultlib.get_pixel_color_should_draw_arro...
Compiling module xil_defaultlib.vec_add
Compiling module xil_defaultlib.vec_dot
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(length=25)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=8,length=13)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=28)\]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(alumodereg=0,bcascreg=2...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=10,length=0)\]
Compiling architecture rtl of entity floating_point_v7_1_14.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=10,b_wi...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.op_resize [\op_resize(ai_width=10,bi_width=...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.dsp [\dsp(c_xdevicefamily="artix7",c_...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.mult_gen_v12_0_18_viv [\mult_gen_v12_0_18_viv(c_verbosi...]
Compiling architecture synth of entity floating_point_v7_1_14.flt_recip_approx [\flt_recip_approx(c_xdevicefamil...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=7,length=4)\]
Compiling architecture xilinx of entity mult_gen_v12_0_18.op_resize [\op_resize(ai_width=8,bi_width=8...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.dsp [\dsp(c_xdevicefamily="artix7",c_...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.mult_gen_v12_0_18_viv [\mult_gen_v12_0_18_viv(c_verbosi...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=8,length=3)\]
Compiling architecture synth of entity floating_point_v7_1_14.flt_recip_nr [\flt_recip_nr(c_xdevicefamily="a...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=23,length=12)\]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(alumodereg=0,carryinreg...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.op_resize [\op_resize(ai_width=25,bi_width=...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.dsp [\dsp(c_xdevicefamily="artix7",c_...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=34)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=34,length=0)\]
Compiling architecture synth of entity floating_point_v7_1_14.multadd [\multadd(c_xdevicefamily="artix7...]
Compiling architecture synth of entity floating_point_v7_1_14.flt_recip_reduction_calc [\flt_recip_reduction_calc(c_xdev...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.op_resize [\op_resize(ai_width=8,bi_width=8...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.dsp [\dsp(c_xdevicefamily="artix7",c_...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.mult_gen_v12_0_18_viv [\mult_gen_v12_0_18_viv(c_verbosi...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(adreg=0,alumodereg=0,ca...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=18,length=0)\]
Compiling architecture rtl of entity floating_point_v7_1_14.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=25,b_wi...]
Compiling architecture synth of entity floating_point_v7_1_14.multadd [\multadd(c_xdevicefamily="artix7...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=7,length=3)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=8,length=6)\]
Compiling architecture rtl of entity floating_point_v7_1_14.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=25,b_wi...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=26)\]
Compiling architecture synth of entity floating_point_v7_1_14.multadd [\multadd(c_xdevicefamily="artix7...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=22,length=10,fast_i...]
Compiling architecture synth of entity floating_point_v7_1_14.flt_recip_eval [\flt_recip_eval(c_xdevicefamily=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=23,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=46,fast_input=true)...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(alumodereg=0,a_input="C...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.op_resize [\op_resize(ai_width=29,bi_width=...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.dsp [\dsp(c_xdevicefamily="artix7",c_...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=46)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=11,length=4,fast_in...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=57,length=0)\]
Compiling architecture synth of entity floating_point_v7_1_14.multadd [\multadd(c_xdevicefamily="artix7...]
Compiling architecture synth of entity floating_point_v7_1_14.flt_recip_postprocess [\flt_recip_postprocess(c_xdevice...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=9,length=30)\]
Compiling architecture rtl of entity floating_point_v7_1_14.special_detect [\special_detect(c_xdevicefamily=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=2,length=29,fast_in...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(length=29,fast_input=true...]
Compiling architecture synth of entity floating_point_v7_1_14.flt_recip_specialcase [\flt_recip_specialcase(c_xdevice...]
Compiling architecture synth of entity floating_point_v7_1_14.flt_recip_recomb [\flt_recip_recomb(c_xdevicefamil...]
Compiling architecture synth of entity floating_point_v7_1_14.flt_recip [\flt_recip(c_xdevicefamily="arti...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture xilinx of entity floating_point_v7_1_14.floating_point_v7_1_14_viv [\floating_point_v7_1_14_viv(c_xd...]
Compiling architecture xilinx of entity floating_point_v7_1_14.floating_point_v7_1_14 [\floating_point_v7_1_14(c_xdevic...]
Compiling module xil_defaultlib.floating_point_re_sqrt
Compiling module xil_defaultlib.vec_reciprocal_square_root
Compiling module xil_defaultlib.vec_normalize
Compiling module xil_defaultlib.vec_multiply
Compiling module xil_defaultlib.vec_less_than
Compiling module xil_defaultlib.vec_max
Compiling module xil_defaultlib.get_pixel_color_default
Compiling module xil_defaultlib.get_pixel_color_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot get_pixel_color_tb_behav
execute_script: Time (s): cpu = 00:01:56 ; elapsed = 00:00:49 . Memory (MB): peak = 8246.121 ; gain = 0.000 ; free physical = 3231 ; free virtual = 10976
INFO: [USF-XSim-69] 'elaborate' step finished in '49' seconds
launch_simulation: Time (s): cpu = 00:01:56 ; elapsed = 00:00:49 . Memory (MB): peak = 8246.121 ; gain = 0.000 ; free physical = 3231 ; free virtual = 10976
Time resolution is 1 ps
Starting Sim
    INVALID, SUBSCALEDIS x
    INVALID, SUBSCALEDIS x
    INVALID, SUBSCALEDIS 0
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/ex_to_float/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/ey_to_float/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/ez_to_float/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/ray_vec_scale/mult_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/ray_vec_scale/mult_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/ray_vec_scale/mult_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/should_render_arrow_mod/scaled_sub_0_sub/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/should_render_arrow_mod/scaled_sub_1_sub/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/should_render_arrow_mod/scaled_sub_comp_lte/mod/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/should_render_arrow_mod/block_pos_normalized_sub/sub_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/should_render_arrow_mod/block_pos_normalized_sub/sub_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/should_render_arrow_mod/block_pos_normalized_sub/sub_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/should_render_arrow_mod/add_a_ray/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/should_render_arrow_mod/add_a_block/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/should_render_arrow_mod/sub_c_ray/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/should_render_arrow_mod/sub_a_block/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/should_render_arrow_mod/add_ud_0/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/should_render_arrow_mod/add_ud_1/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/should_render_arrow_mod/add_lr_0/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/should_render_arrow_mod/add_lr_1/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/should_render_arrow_mod/lt_region_a/mod/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/should_render_arrow_mod/lt_region_c/mod/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/should_render_arrow_mod/lt_ud_0/mod/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/should_render_arrow_mod/lt_ud_1/mod/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/should_render_arrow_mod/lt_lr_0/mod/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/should_render_arrow_mod/lt_lr_1/mod/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/should_render_arrow_mod/x_ray_block_less_than_lt/mod/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/should_render_arrow_mod/y_ray_block_less_than_lt/mod/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/new_origin_add/add_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/new_origin_add/add_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/new_origin_add/add_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/normal_sub/sub_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/normal_sub/sub_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/normal_sub/sub_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/normalize_normal/mod/dot/mult_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/normalize_normal/mod/dot/mult_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/normalize_normal/mod/dot/mult_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/normalize_normal/mod/dot/add_xy/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/normalize_normal/mod/dot/add_z0/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/normalize_normal/mod/dot/add_xyz/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/normalize_normal/mod/mod/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/normalize_normal/mod2/mult_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/normalize_normal/mod2/mult_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/normalize_normal/mod2/mult_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[0].dist_sub/sub_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[0].dist_sub/sub_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[0].dist_sub/sub_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[0].ray_dir_normalize/mod/dot/mult_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[0].ray_dir_normalize/mod/dot/mult_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[0].ray_dir_normalize/mod/dot/mult_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[0].ray_dir_normalize/mod/dot/add_xy/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[0].ray_dir_normalize/mod/dot/add_z0/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[0].ray_dir_normalize/mod/dot/add_xyz/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[0].ray_dir_normalize/mod/mod/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[0].ray_dir_normalize/mod2/mult_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[0].ray_dir_normalize/mod2/mult_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[0].ray_dir_normalize/mod2/mult_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[0].lambert_dot/mult_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[0].lambert_dot/mult_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[0].lambert_dot/mult_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[0].lambert_dot/add_xy/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[0].lambert_dot/add_z0/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[0].lambert_dot/add_xyz/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[0].light_intense_mat_mult_multiply/multiply_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[0].light_intense_mat_mult_multiply/multiply_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[0].light_intense_mat_mult_multiply/multiply_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[0].lambert_scale_multiply/multiply_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[0].lambert_scale_multiply/multiply_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[0].lambert_scale_multiply/multiply_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[1].dist_sub/sub_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[1].dist_sub/sub_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[1].dist_sub/sub_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[1].ray_dir_normalize/mod/dot/mult_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[1].ray_dir_normalize/mod/dot/mult_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[1].ray_dir_normalize/mod/dot/mult_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[1].ray_dir_normalize/mod/dot/add_xy/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[1].ray_dir_normalize/mod/dot/add_z0/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[1].ray_dir_normalize/mod/dot/add_xyz/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[1].ray_dir_normalize/mod/mod/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[1].ray_dir_normalize/mod2/mult_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[1].ray_dir_normalize/mod2/mult_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[1].ray_dir_normalize/mod2/mult_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[1].lambert_dot/mult_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[1].lambert_dot/mult_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[1].lambert_dot/mult_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[1].lambert_dot/add_xy/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[1].lambert_dot/add_z0/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[1].lambert_dot/add_xyz/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[1].light_intense_mat_mult_multiply/multiply_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[1].light_intense_mat_mult_multiply/multiply_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[1].light_intense_mat_mult_multiply/multiply_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[1].lambert_scale_multiply/multiply_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[1].lambert_scale_multiply/multiply_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[1].lambert_scale_multiply/multiply_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[2].dist_sub/sub_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[2].dist_sub/sub_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[2].dist_sub/sub_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[2].ray_dir_normalize/mod/dot/mult_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[2].ray_dir_normalize/mod/dot/mult_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[2].ray_dir_normalize/mod/dot/mult_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[2].ray_dir_normalize/mod/dot/add_xy/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[2].ray_dir_normalize/mod/dot/add_z0/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[2].ray_dir_normalize/mod/dot/add_xyz/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[2].ray_dir_normalize/mod/mod/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[2].ray_dir_normalize/mod2/mult_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[2].ray_dir_normalize/mod2/mult_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[2].ray_dir_normalize/mod2/mult_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[2].lambert_dot/mult_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[2].lambert_dot/mult_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[2].lambert_dot/mult_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[2].lambert_dot/add_xy/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[2].lambert_dot/add_z0/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[2].lambert_dot/add_xyz/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[2].light_intense_mat_mult_multiply/multiply_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[2].light_intense_mat_mult_multiply/multiply_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[2].light_intense_mat_mult_multiply/multiply_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[2].lambert_scale_multiply/multiply_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[2].lambert_scale_multiply/multiply_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[2].lambert_scale_multiply/multiply_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/r_total_0_add/add_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/r_total_0_add/add_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/r_total_0_add/add_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/r_total_add/add_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/r_total_add/add_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/r_total_add/add_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/min_rgb_max/less_than/mod_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/min_rgb_max/less_than/mod_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/min_rgb_max/less_than/mod_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
    INVALID, SUBSCALEDIS 0
    INVALID, SUBSCALEDIS 0
    INVALID, SUBSCALEDIS 0
    INVALID, SUBSCALEDIS 0
    INVALID, SUBSCALEDIS 0
    INVALID, SUBSCALEDIS 0
    INVALID, SUBSCALEDIS 0
    INVALID, SUBSCALEDIS 0
    INVALID, SUBSCALEDIS 0
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 115 ns  Iteration: 4  Process: /get_pixel_color_tb/mod/normalize_normal/mod/dot/add_xy/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /media/koops/VIVADO/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 115 ns  Iteration: 4  Process: /get_pixel_color_tb/mod/genblk1[0].ray_dir_normalize/mod/dot/add_xy/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /media/koops/VIVADO/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 115 ns  Iteration: 4  Process: /get_pixel_color_tb/mod/genblk1[1].ray_dir_normalize/mod/dot/add_xy/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /media/koops/VIVADO/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 115 ns  Iteration: 4  Process: /get_pixel_color_tb/mod/genblk1[2].ray_dir_normalize/mod/dot/add_xy/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /media/koops/VIVADO/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
    INVALID, SUBSCALEDIS 0
    INVALID, SUBSCALEDIS 0
    INVALID, SUBSCALEDIS 0
    INVALID, SUBSCALEDIS 0
    INVALID, SUBSCALEDIS 0
    INVALID, SUBSCALEDIS 0
    INVALID, SUBSCALEDIS 0
    INVALID, SUBSCALEDIS 0
    INVALID, SUBSCALEDIS 0
    INVALID, SUBSCALEDIS 0
    INVALID, SUBSCALEDIS 0
    INVALID, SUBSCALEDIS 0
    INVALID, SUBSCALEDIS 0
    INVALID, SUBSCALEDIS 0
    INVALID, SUBSCALEDIS 0
    INVALID, SUBSCALEDIS 0
    INVALID, SUBSCALEDIS 0
    INVALID, SUBSCALEDIS 0
    INVALID, SUBSCALEDIS 0
    INVALID, SUBSCALEDIS 0
    INVALID, SUBSCALEDIS 0
    INVALID, SUBSCALEDIS 0
    INVALID, SUBSCALEDIS 0
    INVALID, SUBSCALEDIS 0
    INVALID, SUBSCALEDIS 1
    INVALID, SUBSCALEDIS 1
    INVALID, SUBSCALEDIS 1
    INVALID, SUBSCALEDIS 1
    INVALID, SUBSCALEDIS 1
    INVALID, SUBSCALEDIS 1
    INVALID, SUBSCALEDIS 1
    INVALID, SUBSCALEDIS 1
SCALED_SUB_COMP 1
    INVALID, SUBSCALEDIS 1
SCALED_SUB_COMP 0
    INVALID, SUBSCALEDIS 1
    INVALID, SUBSCALEDIS 1
    INVALID, SUBSCALEDIS 1
    INVALID, SUBSCALEDIS 1
    INVALID, SUBSCALEDIS 1
    INVALID, SUBSCALEDIS 1
    INVALID, SUBSCALEDIS 1
    INVALID, SUBSCALEDIS 1
    INVALID, SUBSCALEDIS 1
    INVALID, SUBSCALEDIS 1
    INVALID, SUBSCALEDIS 1
    INVALID, SUBSCALEDIS 1
    INVALID, SUBSCALEDIS 1
    INVALID, SUBSCALEDIS 1
    INVALID, SUBSCALEDIS 1
    INVALID, SUBSCALEDIS 1
    INVALID, SUBSCALEDIS 1
    INVALID, SUBSCALEDIS 1
    INVALID, SUBSCALEDIS 1
    INVALID, SUBSCALEDIS 1
    INVALID, SUBSCALEDIS 1
    INVALID, SUBSCALEDIS 1
    INVALID, SUBSCALEDIS 1
COMP0 1 1 1
COMP1 1 1
COMP0 1 0 0
COMP1 1 0
SHOULD_RENDER? 0
    INVALID, SUBSCALEDIS 0
SHOULD_RENDER? 1
    INVALID, SUBSCALEDIS 0
    INVALID, SUBSCALEDIS 0
    INVALID, SUBSCALEDIS 0
    INVALID, SUBSCALEDIS 0
    INVALID, SUBSCALEDIS 0
    INVALID, SUBSCALEDIS 0
    INVALID, SUBSCALEDIS 0
    INVALID, SUBSCALEDIS 0
    INVALID, SUBSCALEDIS 0
    INVALID, SUBSCALEDIS 0
    INVALID, SUBSCALEDIS 0
    INVALID, SUBSCALEDIS 0
    INVALID, SUBSCALEDIS 0
    INVALID, SUBSCALEDIS 0
    INVALID, SUBSCALEDIS 0
    INVALID, SUBSCALEDIS 0
    INVALID, SUBSCALEDIS 0
    INVALID, SUBSCALEDIS 0
    INVALID, SUBSCALEDIS 0
    INVALID, SUBSCALEDIS 0
    INVALID, SUBSCALEDIS 0
    INVALID, SUBSCALEDIS 0
    INVALID, SUBSCALEDIS 0
    INVALID, SUBSCALEDIS 0
    INVALID, SUBSCALEDIS 0
    INVALID, SUBSCALEDIS 0
    INVALID, SUBSCALEDIS 0
    INVALID, SUBSCALEDIS 0
    INVALID, SUBSCALEDIS 0
    INVALID, SUBSCALEDIS 0
    INVALID, SUBSCALEDIS 0
    INVALID, SUBSCALEDIS 0
    INVALID, SUBSCALEDIS 0
    INVALID, SUBSCALEDIS 0
    INVALID, SUBSCALEDIS 0
    INVALID, SUBSCALEDIS 0
    INVALID, SUBSCALEDIS 0
    INVALID, SUBSCALEDIS 0
    INVALID, SUBSCALEDIS 0
    INVALID, SUBSCALEDIS 0
    INVALID, SUBSCALEDIS 0
    INVALID, SUBSCALEDIS 0
    INVALID, SUBSCALEDIS 0
    INVALID, SUBSCALEDIS 0
    INVALID, SUBSCALEDIS 0
    INVALID, SUBSCALEDIS 0
    INVALID, SUBSCALEDIS 0
    INVALID, SUBSCALEDIS 0
    INVALID, SUBSCALEDIS 0
    INVALID, SUBSCALEDIS 0
    INVALID, SUBSCALEDIS 0
    INVALID, SUBSCALEDIS 0
    INVALID, SUBSCALEDIS 0
    INVALID, SUBSCALEDIS 0
    INVALID, SUBSCALEDIS 0
    INVALID, SUBSCALEDIS 0
    INVALID, SUBSCALEDIS 0
    INVALID, SUBSCALEDIS 0
    INVALID, SUBSCALEDIS 0
    INVALID, SUBSCALEDIS 0
    INVALID, SUBSCALEDIS 0
    INVALID, SUBSCALEDIS 0
    INVALID, SUBSCALEDIS 0
    INVALID, SUBSCALEDIS 0
    INVALID, SUBSCALEDIS 0
    INVALID, SUBSCALEDIS 0
    INVALID, SUBSCALEDIS 0
    INVALID, SUBSCALEDIS 0
    INVALID, SUBSCALEDIS 0
    INVALID, SUBSCALEDIS 0
    INVALID, SUBSCALEDIS 0
    INVALID, SUBSCALEDIS 0
    INVALID, SUBSCALEDIS 0
    INVALID, SUBSCALEDIS 0
    INVALID, SUBSCALEDIS 0
    INVALID, SUBSCALEDIS 0
    INVALID, SUBSCALEDIS 0
    INVALID, SUBSCALEDIS 0
    INVALID, SUBSCALEDIS 0
    INVALID, SUBSCALEDIS 0
    INVALID, SUBSCALEDIS 0
    INVALID, SUBSCALEDIS 0
    INVALID, SUBSCALEDIS 0
    INVALID, SUBSCALEDIS 0
    INVALID, SUBSCALEDIS 0
    INVALID, SUBSCALEDIS 0
    INVALID, SUBSCALEDIS 0
    INVALID, SUBSCALEDIS 0
    INVALID, SUBSCALEDIS 0
    INVALID, SUBSCALEDIS 0
    INVALID, SUBSCALEDIS 0
    INVALID, SUBSCALEDIS 0
    INVALID, SUBSCALEDIS 0
    INVALID, SUBSCALEDIS 0
    INVALID, SUBSCALEDIS 0
    INVALID, SUBSCALEDIS 0
    INVALID, SUBSCALEDIS 0
    INVALID, SUBSCALEDIS 0
    INVALID, SUBSCALEDIS 0
    INVALID, SUBSCALEDIS 0
    INVALID, SUBSCALEDIS 0
    INVALID, SUBSCALEDIS 0
    INVALID, SUBSCALEDIS 0
    INVALID, SUBSCALEDIS 0
    INVALID, SUBSCALEDIS 0
    INVALID, SUBSCALEDIS 0
    INVALID, SUBSCALEDIS 0
    INVALID, SUBSCALEDIS 0
    INVALID, SUBSCALEDIS 0
    INVALID, SUBSCALEDIS 0
    INVALID, SUBSCALEDIS 0
    INVALID, SUBSCALEDIS 0
    INVALID, SUBSCALEDIS 0
    INVALID, SUBSCALEDIS 0
    INVALID, SUBSCALEDIS 0
    INVALID, SUBSCALEDIS 0
    INVALID, SUBSCALEDIS 0
    INVALID, SUBSCALEDIS 0
    INVALID, SUBSCALEDIS 0
    INVALID, SUBSCALEDIS 0
    INVALID, SUBSCALEDIS 0
    INVALID, SUBSCALEDIS 0
    INVALID, SUBSCALEDIS 0
    INVALID, SUBSCALEDIS 0
    INVALID, SUBSCALEDIS 0
    INVALID, SUBSCALEDIS 0
    INVALID, SUBSCALEDIS 0
    INVALID, SUBSCALEDIS 0
    INVALID, SUBSCALEDIS 0
    INVALID, SUBSCALEDIS 0
    INVALID, SUBSCALEDIS 0
    INVALID, SUBSCALEDIS 0
    INVALID, SUBSCALEDIS 0
    INVALID, SUBSCALEDIS 0
    INVALID, SUBSCALEDIS 0
    INVALID, SUBSCALEDIS 0
    INVALID, SUBSCALEDIS 0
    INVALID, SUBSCALEDIS 0
    INVALID, SUBSCALEDIS 0
    INVALID, SUBSCALEDIS 0
    INVALID, SUBSCALEDIS 0
    INVALID, SUBSCALEDIS 0
    INVALID, SUBSCALEDIS 0
    INVALID, SUBSCALEDIS 0
    INVALID, SUBSCALEDIS 0
    INVALID, SUBSCALEDIS 0
    INVALID, SUBSCALEDIS 0
    INVALID, SUBSCALEDIS 0
    INVALID, SUBSCALEDIS 0
    INVALID, SUBSCALEDIS 0
    INVALID, SUBSCALEDIS 0
    INVALID, SUBSCALEDIS 0
    INVALID, SUBSCALEDIS 0
    INVALID, SUBSCALEDIS 0
    INVALID, SUBSCALEDIS 0
    INVALID, SUBSCALEDIS 0
    INVALID, SUBSCALEDIS 0
    INVALID, SUBSCALEDIS 0
    INVALID, SUBSCALEDIS 0
    INVALID, SUBSCALEDIS 0
    INVALID, SUBSCALEDIS 0
    INVALID, SUBSCALEDIS 0
    INVALID, SUBSCALEDIS 0
    INVALID, SUBSCALEDIS 0
    INVALID, SUBSCALEDIS 0
    INVALID, SUBSCALEDIS 0
    INVALID, SUBSCALEDIS 0
    INVALID, SUBSCALEDIS 0
    INVALID, SUBSCALEDIS 0
    INVALID, SUBSCALEDIS 0
    INVALID, SUBSCALEDIS 0
    INVALID, SUBSCALEDIS 0
    INVALID, SUBSCALEDIS 0
    INVALID, SUBSCALEDIS 0
    INVALID, SUBSCALEDIS 0
    INVALID, SUBSCALEDIS 0
    INVALID, SUBSCALEDIS 0
    INVALID, SUBSCALEDIS 0
    INVALID, SUBSCALEDIS 0
    INVALID, SUBSCALEDIS 0
    INVALID, SUBSCALEDIS 0
    INVALID, SUBSCALEDIS 0
    INVALID, SUBSCALEDIS 0
    INVALID, SUBSCALEDIS 0
    INVALID, SUBSCALEDIS 0
    INVALID, SUBSCALEDIS 0
    INVALID, SUBSCALEDIS 0
    INVALID, SUBSCALEDIS 0
    INVALID, SUBSCALEDIS 0
    INVALID, SUBSCALEDIS 0
    INVALID, SUBSCALEDIS 0
    INVALID, SUBSCALEDIS 0
    INVALID, SUBSCALEDIS 0
    INVALID, SUBSCALEDIS 0
    INVALID, SUBSCALEDIS 0
    INVALID, SUBSCALEDIS 0
    INVALID, SUBSCALEDIS 0
    INVALID, SUBSCALEDIS 0
    INVALID, SUBSCALEDIS 0
    INVALID, SUBSCALEDIS 0
    INVALID, SUBSCALEDIS 0
    INVALID, SUBSCALEDIS 0
    INVALID, SUBSCALEDIS 0
    INVALID, SUBSCALEDIS 0
    INVALID, SUBSCALEDIS 0
    INVALID, SUBSCALEDIS 0
    INVALID, SUBSCALEDIS 0
    INVALID, SUBSCALEDIS 0
    INVALID, SUBSCALEDIS 0
    INVALID, SUBSCALEDIS 0
    INVALID, SUBSCALEDIS 0
    INVALID, SUBSCALEDIS 0
    INVALID, SUBSCALEDIS 0
    INVALID, SUBSCALEDIS 0
    INVALID, SUBSCALEDIS 0
    INVALID, SUBSCALEDIS 0
    INVALID, SUBSCALEDIS 0
    INVALID, SUBSCALEDIS 0
    INVALID, SUBSCALEDIS 0
    INVALID, SUBSCALEDIS 0
    INVALID, SUBSCALEDIS 0
    INVALID, SUBSCALEDIS 0
    INVALID, SUBSCALEDIS 0
    INVALID, SUBSCALEDIS 0
    INVALID, SUBSCALEDIS 0
    INVALID, SUBSCALEDIS 0
    INVALID, SUBSCALEDIS 0
    INVALID, SUBSCALEDIS 0
    INVALID, SUBSCALEDIS 0
    INVALID, SUBSCALEDIS 0
    INVALID, SUBSCALEDIS 0
    INVALID, SUBSCALEDIS 0
    INVALID, SUBSCALEDIS 0
    INVALID, SUBSCALEDIS 0
    INVALID, SUBSCALEDIS 0
    INVALID, SUBSCALEDIS 0
    INVALID, SUBSCALEDIS 0
    INVALID, SUBSCALEDIS 0
    INVALID, SUBSCALEDIS 0
    INVALID, SUBSCALEDIS 0
    INVALID, SUBSCALEDIS 0
    INVALID, SUBSCALEDIS 0
    INVALID, SUBSCALEDIS 0
    INVALID, SUBSCALEDIS 0
    INVALID, SUBSCALEDIS 0
    INVALID, SUBSCALEDIS 0
    INVALID, SUBSCALEDIS 0
    INVALID, SUBSCALEDIS 0
    INVALID, SUBSCALEDIS 0
    INVALID, SUBSCALEDIS 0
    INVALID, SUBSCALEDIS 0
    INVALID, SUBSCALEDIS 0
    INVALID, SUBSCALEDIS 0
    INVALID, SUBSCALEDIS 0
    INVALID, SUBSCALEDIS 0
    INVALID, SUBSCALEDIS 0
    INVALID, SUBSCALEDIS 0
    INVALID, SUBSCALEDIS 0
    INVALID, SUBSCALEDIS 0
    INVALID, SUBSCALEDIS 0
    INVALID, SUBSCALEDIS 0
    INVALID, SUBSCALEDIS 0
    INVALID, SUBSCALEDIS 0
    INVALID, SUBSCALEDIS 0
    INVALID, SUBSCALEDIS 0
    INVALID, SUBSCALEDIS 0
    INVALID, SUBSCALEDIS 0
    INVALID, SUBSCALEDIS 0
    INVALID, SUBSCALEDIS 0
    INVALID, SUBSCALEDIS 0
    INVALID, SUBSCALEDIS 0
    INVALID, SUBSCALEDIS 0
    INVALID, SUBSCALEDIS 0
    INVALID, SUBSCALEDIS 0
    INVALID, SUBSCALEDIS 0
    INVALID, SUBSCALEDIS 0
    INVALID, SUBSCALEDIS 0
    INVALID, SUBSCALEDIS 0
    INVALID, SUBSCALEDIS 0
    INVALID, SUBSCALEDIS 0
    INVALID, SUBSCALEDIS 0
    INVALID, SUBSCALEDIS 0
    INVALID, SUBSCALEDIS 0
    INVALID, SUBSCALEDIS 0
    INVALID, SUBSCALEDIS 0
    INVALID, SUBSCALEDIS 0
OUTPUT         342: 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000
    INVALID, SUBSCALEDIS 0
OUTPUT         343: 00000000000000000000000000000001 00000000000000000000000000000000 00000000000000000000000000000000
    INVALID, SUBSCALEDIS 0
    INVALID, SUBSCALEDIS 0
    INVALID, SUBSCALEDIS 0
    INVALID, SUBSCALEDIS 0
    INVALID, SUBSCALEDIS 0
    INVALID, SUBSCALEDIS 0
    INVALID, SUBSCALEDIS 0
    INVALID, SUBSCALEDIS 0
    INVALID, SUBSCALEDIS 0
    INVALID, SUBSCALEDIS 0
    INVALID, SUBSCALEDIS 0
    INVALID, SUBSCALEDIS 0
    INVALID, SUBSCALEDIS 0
    INVALID, SUBSCALEDIS 0
    INVALID, SUBSCALEDIS 0
    INVALID, SUBSCALEDIS 0
    INVALID, SUBSCALEDIS 0
    INVALID, SUBSCALEDIS 0
    INVALID, SUBSCALEDIS 0
    INVALID, SUBSCALEDIS 0
    INVALID, SUBSCALEDIS 0
    INVALID, SUBSCALEDIS 0
    INVALID, SUBSCALEDIS 0
    INVALID, SUBSCALEDIS 0
    INVALID, SUBSCALEDIS 0
    INVALID, SUBSCALEDIS 0
    INVALID, SUBSCALEDIS 0
    INVALID, SUBSCALEDIS 0
    INVALID, SUBSCALEDIS 0
    INVALID, SUBSCALEDIS 0
    INVALID, SUBSCALEDIS 0
    INVALID, SUBSCALEDIS 0
    INVALID, SUBSCALEDIS 0
    INVALID, SUBSCALEDIS 0
    INVALID, SUBSCALEDIS 0
    INVALID, SUBSCALEDIS 0
    INVALID, SUBSCALEDIS 0
    INVALID, SUBSCALEDIS 0
    INVALID, SUBSCALEDIS 0
    INVALID, SUBSCALEDIS 0
    INVALID, SUBSCALEDIS 0
    INVALID, SUBSCALEDIS 0
relaunch_sim: Time (s): cpu = 00:02:05 ; elapsed = 00:00:57 . Memory (MB): peak = 8246.121 ; gain = 0.000 ; free physical = 3115 ; free virtual = 10864
relaunch_sim
Command: launch_simulation -step compile -simset float_test -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'get_pixel_color_tb'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/media/koops/VIVADO/float_ip/float_testing_vivado/float_testing_vivado.sim/float_test/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'float_test'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/media/koops/VIVADO/float_ip/float_testing_vivado/float_testing_vivado.sim/float_test/behav/xsim'
xvlog --incr --relax -L uvm -prj get_pixel_color_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/media/koops/VIVADO/huah_cubed_3drender/src/float_functions.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vec_reciprocal_square_root
INFO: [VRFC 10-311] analyzing module vec_scale
INFO: [VRFC 10-311] analyzing module vec_add
INFO: [VRFC 10-311] analyzing module vec_divide
INFO: [VRFC 10-311] analyzing module vec_multiply
INFO: [VRFC 10-311] analyzing module vec_sub
INFO: [VRFC 10-311] analyzing module vec_dot
INFO: [VRFC 10-311] analyzing module vec_normalize
INFO: [VRFC 10-311] analyzing module float_less_than
INFO: [VRFC 10-311] analyzing module vec_less_than
INFO: [VRFC 10-311] analyzing module float_less_than_equal
INFO: [VRFC 10-311] analyzing module float_equals
INFO: [VRFC 10-311] analyzing module vec_comp
INFO: [VRFC 10-311] analyzing module vec_max
INFO: [VRFC 10-311] analyzing module vec_min
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/media/koops/VIVADO/huah_cubed_3drender/src/get_pixel_color.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module get_pixel_color
INFO: [VRFC 10-311] analyzing module get_pixel_color_should_draw_arrow
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/media/koops/VIVADO/huah_cubed_3drender/sim/get_pixel_color_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module get_pixel_color_tb
xvhdl --incr --relax -prj get_pixel_color_tb_vhdl.prj
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
Command: launch_simulation -step elaborate -simset float_test -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'get_pixel_color_tb'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/media/koops/VIVADO/float_ip/float_testing_vivado/float_testing_vivado.sim/float_test/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'float_test'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/media/koops/VIVADO/float_ip/float_testing_vivado/float_testing_vivado.sim/float_test/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L xbip_utils_v3_0_10 -L axi_utils_v2_0_6 -L xbip_pipe_v3_0_6 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_dsp48_addsub_v3_0_6 -L xbip_dsp48_multadd_v3_0_6 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_18 -L floating_point_v7_1_14 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot get_pixel_color_tb_behav xil_defaultlib.get_pixel_color_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2022.1
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /media/koops/VIVADO/Vivado/2022.1/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L xbip_utils_v3_0_10 -L axi_utils_v2_0_6 -L xbip_pipe_v3_0_6 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_dsp48_addsub_v3_0_6 -L xbip_dsp48_multadd_v3_0_6 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_18 -L floating_point_v7_1_14 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot get_pixel_color_tb_behav xil_defaultlib.get_pixel_color_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'rgb_valid' [/media/koops/VIVADO/huah_cubed_3drender/sim/get_pixel_color_tb.sv:64]
WARNING: [VRFC 10-3091] actual bit length 64 differs from formal bit length 32 for port 's_axis_a_tdata' [/media/koops/VIVADO/huah_cubed_3drender/src/get_pixel_color.sv:49]
WARNING: [VRFC 10-3091] actual bit length 64 differs from formal bit length 32 for port 's_axis_a_tdata' [/media/koops/VIVADO/huah_cubed_3drender/src/get_pixel_color.sv:59]
WARNING: [VRFC 10-3091] actual bit length 64 differs from formal bit length 32 for port 's_axis_a_tdata' [/media/koops/VIVADO/huah_cubed_3drender/src/get_pixel_color.sv:69]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package floating_point_v7_1_14.floating_point_v7_1_14_viv_comp
Compiling package ieee.numeric_std
Compiling package xbip_utils_v3_0_10.xbip_utils_v3_0_10_pkg
Compiling package axi_utils_v2_0_6.axi_utils_v2_0_6_pkg
Compiling package floating_point_v7_1_14.floating_point_v7_1_14_consts
Compiling package ieee.math_real
Compiling package floating_point_v7_1_14.floating_point_v7_1_14_exp_table...
Compiling package mult_gen_v12_0_18.mult_gen_v12_0_18_pkg
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_signed
Compiling package floating_point_v7_1_14.floating_point_v7_1_14_pkg
Compiling package floating_point_v7_1_14.flt_utils
Compiling package floating_point_v7_1_14.vt2mutils
Compiling package floating_point_v7_1_14.vt2mcomps
Compiling package unisim.vcomponents
Compiling package xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv_comp
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package mult_gen_v12_0_18.dsp_pkg
Compiling package floating_point_v7_1_14.flt_recipsqrt_sp_sqrt_r_rom
Compiling architecture muxcy_v of entity unisim.MUXCY [muxcy_default]
Compiling architecture xorcy_v of entity unisim.XORCY [xorcy_default]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=31,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=32)\]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=4)\]
Compiling architecture rtl of entity floating_point_v7_1_14.norm_zero_det [\norm_zero_det(data_width=7,norm...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=4,fast_input=true)\]
Compiling architecture rtl of entity floating_point_v7_1_14.mux4 [\mux4(c_xdevicefamily="artix7",w...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=2,length=2)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(fast_input=true)\]
Compiling architecture rtl of entity floating_point_v7_1_14.mux4 [\mux4(c_xdevicefamily="artix7",w...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=2)\]
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture fde_v of entity unisim.FDE [fde_default]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=8,length=0,fast_inp...]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [delay_default]
Compiling architecture rtl of entity floating_point_v7_1_14.lead_zero_encode [\lead_zero_encode(c_xdevicefamil...]
Compiling architecture rtl of entity floating_point_v7_1_14.shift_msb_first [\shift_msb_first(a_width=32,resu...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=8)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=8,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=11,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=12)\]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=11)\]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=14,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=25,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=3,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=2,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=2,length=0,fast_inp...]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture rtl of entity floating_point_v7_1_14.flt_round_bit [\flt_round_bit(c_xdevicefamily="...]
Compiling architecture rtl of entity floating_point_v7_1_14.renorm_and_round_logic [\renorm_and_round_logic(c_xdevic...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(length=5)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(length=2)\]
Compiling architecture synth of entity floating_point_v7_1_14.fix_to_flt_conv_exp [\fix_to_flt_conv_exp(c_xdevicefa...]
Compiling architecture synth of entity floating_point_v7_1_14.flt_dec_op [\flt_dec_op(c_xdevicefamily="art...]
Compiling architecture struct of entity floating_point_v7_1_14.fix_to_flt_conv [\fix_to_flt_conv(c_xdevicefamily...]
Compiling module unisims_ver.x_lut1_mux2
Compiling module unisims_ver.LUT1
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=32,length=0)\]
Compiling architecture xilinx of entity floating_point_v7_1_14.floating_point_v7_1_14_viv [\floating_point_v7_1_14_viv(c_xd...]
Compiling architecture xilinx of entity floating_point_v7_1_14.floating_point_v7_1_14 [\floating_point_v7_1_14(c_xdevic...]
Compiling module xil_defaultlib.floating_point_sint32_to_float
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=26,fast_input=true)...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=2,fast_input=true)\]
Compiling architecture xilinx of entity mult_gen_v12_0_18.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(alumodereg=0,carryinreg...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(a_input="CASCADE",bcasc...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.op_resize [\op_resize(ai_width=24,bi_width=...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.dsp [\dsp(c_xdevicefamily="artix7",c_...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.mult_gen_v12_0_18_viv [\mult_gen_v12_0_18_viv(c_verbosi...]
Compiling architecture rtl of entity floating_point_v7_1_14.fix_mult_xx [\fix_mult_xx(c_xdevicefamily="ar...]
Compiling architecture rtl of entity floating_point_v7_1_14.fix_mult [\fix_mult(c_xdevicefamily="artix...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=7)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=8,fast_input=true)\]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=4,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_14.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture rtl of entity floating_point_v7_1_14.special_detect [\special_detect(c_xdevicefamily=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(length=4)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=2,length=4,fast_inp...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(length=4,fast_input=true)...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(length=6,fast_input=true)...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=4,length=4,fast_inp...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=8,length=4)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(length=2,fast_input=true)...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=3,fast_input=true)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=4,length=2,fast_inp...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=14)\]
Compiling architecture rtl of entity floating_point_v7_1_14.flt_mult_exp [\flt_mult_exp(c_xdevicefamily="a...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=8,length=2)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=12,length=2,fast_in...]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=12,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=25,length=0,fast_in...]
Compiling architecture rtl of entity floating_point_v7_1_14.flt_round_bit [\flt_round_bit(c_xdevicefamily="...]
Compiling architecture rtl of entity floating_point_v7_1_14.renorm_and_round_logic [\renorm_and_round_logic(c_xdevic...]
Compiling architecture rtl of entity floating_point_v7_1_14.flt_mult_round [\flt_mult_round(c_xdevicefamily=...]
Compiling architecture synth of entity floating_point_v7_1_14.flt_dec_op_lat [\flt_dec_op_lat(c_xdevicefamily=...]
Compiling architecture rtl of entity floating_point_v7_1_14.flt_mult [\flt_mult(c_xdevicefamily="artix...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture xilinx of entity floating_point_v7_1_14.floating_point_v7_1_14_viv [\floating_point_v7_1_14_viv(c_xd...]
Compiling architecture xilinx of entity floating_point_v7_1_14.floating_point_v7_1_14 [\floating_point_v7_1_14(c_xdevic...]
Compiling module xil_defaultlib.floating_point_multiply
Compiling module xil_defaultlib.vec_scale
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=7,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_14.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=24,length=2,fast_in...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=16)\]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(mask="11111111000000000...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=48,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=24,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=16,length=0)\]
Compiling architecture rtl of entity floating_point_v7_1_14.dsp48e1_wrapper [\dsp48e1_wrapper(c_part="xc7a100...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(length=3)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=13,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=27,length=0)\]
Compiling architecture synth of entity floating_point_v7_1_14.align_add_dsp48e1_sgl [\align_add_dsp48e1_sgl(c_xdevice...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000001111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000000000...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=27)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=5)\]
Compiling architecture rtl of entity floating_point_v7_1_14.lead_zero_encode_shift [\lead_zero_encode_shift(ab_fw=24...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=3)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111110010101001011...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00010001010111110000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11101110101000001111...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=2,adreg=0,areg...]
Compiling architecture rtl of entity floating_point_v7_1_14.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=24,c_wi...]
Compiling architecture rtl of entity floating_point_v7_1_14.norm_and_round_dsp48e1_sgl [\norm_and_round_dsp48e1_sgl(c_mu...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10011001100110011001...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111000000001111...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=9,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=9)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=9,length=5)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=10)\]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_14.compare_gt [\compare_gt(c_xdevicefamily="art...]
Compiling architecture synth of entity floating_point_v7_1_14.compare [\compare(c_xdevicefamily="artix7...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=2,length=8,fast_inp...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(length=9,fast_input=true)...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(length=8,fast_input=true)...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(length=3,fast_input=true)...]
Compiling architecture rtl of entity floating_point_v7_1_14.flt_add_exp_sp [\flt_add_exp_sp(c_xdevicefamily=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=23)\]
Compiling architecture rtl of entity floating_point_v7_1_14.flt_add_dsp [\flt_add_dsp(c_xdevicefamily="ar...]
Compiling architecture rtl of entity floating_point_v7_1_14.flt_add [\flt_add(c_xdevicefamily="artix7...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture xilinx of entity floating_point_v7_1_14.floating_point_v7_1_14_viv [\floating_point_v7_1_14_viv(c_xd...]
Compiling architecture xilinx of entity floating_point_v7_1_14.floating_point_v7_1_14 [\floating_point_v7_1_14(c_xdevic...]
Compiling module xil_defaultlib.floating_point_sub
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_14.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_14.compare_ne_im [\compare_ne_im(c_xdevicefamily="...]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_14.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_14.compare_eq [\compare_eq(c_xdevicefamily="art...]
Compiling architecture rtl of entity floating_point_v7_1_14.fp_cmp [\fp_cmp(c_xdevicefamily="artix7"...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture xilinx of entity floating_point_v7_1_14.floating_point_v7_1_14_viv [\floating_point_v7_1_14_viv(c_xd...]
Compiling architecture xilinx of entity floating_point_v7_1_14.floating_point_v7_1_14 [\floating_point_v7_1_14(c_xdevic...]
Compiling module xil_defaultlib.floating_point_lte
Compiling module xil_defaultlib.float_less_than_equal
Compiling module xil_defaultlib.vec_sub
Compiling architecture rtl of entity floating_point_v7_1_14.flt_add [\flt_add(c_xdevicefamily="artix7...]
Compiling architecture xilinx of entity floating_point_v7_1_14.floating_point_v7_1_14_viv [\floating_point_v7_1_14_viv(c_xd...]
Compiling architecture xilinx of entity floating_point_v7_1_14.floating_point_v7_1_14 [\floating_point_v7_1_14(c_xdevic...]
Compiling module xil_defaultlib.floating_point_add
Compiling architecture xilinx of entity floating_point_v7_1_14.floating_point_v7_1_14_viv [\floating_point_v7_1_14_viv(c_xd...]
Compiling architecture xilinx of entity floating_point_v7_1_14.floating_point_v7_1_14 [\floating_point_v7_1_14(c_xdevic...]
Compiling module xil_defaultlib.floating_point_lt
Compiling module xil_defaultlib.float_less_than
Compiling module xil_defaultlib.get_pixel_color_should_draw_arro...
Compiling module xil_defaultlib.vec_add
Compiling module xil_defaultlib.vec_dot
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(length=25)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=8,length=13)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=28)\]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(alumodereg=0,bcascreg=2...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=10,length=0)\]
Compiling architecture rtl of entity floating_point_v7_1_14.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=10,b_wi...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.op_resize [\op_resize(ai_width=10,bi_width=...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.dsp [\dsp(c_xdevicefamily="artix7",c_...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.mult_gen_v12_0_18_viv [\mult_gen_v12_0_18_viv(c_verbosi...]
Compiling architecture synth of entity floating_point_v7_1_14.flt_recip_approx [\flt_recip_approx(c_xdevicefamil...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=7,length=4)\]
Compiling architecture xilinx of entity mult_gen_v12_0_18.op_resize [\op_resize(ai_width=8,bi_width=8...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.dsp [\dsp(c_xdevicefamily="artix7",c_...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.mult_gen_v12_0_18_viv [\mult_gen_v12_0_18_viv(c_verbosi...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=8,length=3)\]
Compiling architecture synth of entity floating_point_v7_1_14.flt_recip_nr [\flt_recip_nr(c_xdevicefamily="a...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=23,length=12)\]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(alumodereg=0,carryinreg...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.op_resize [\op_resize(ai_width=25,bi_width=...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.dsp [\dsp(c_xdevicefamily="artix7",c_...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=34)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=34,length=0)\]
Compiling architecture synth of entity floating_point_v7_1_14.multadd [\multadd(c_xdevicefamily="artix7...]
Compiling architecture synth of entity floating_point_v7_1_14.flt_recip_reduction_calc [\flt_recip_reduction_calc(c_xdev...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.op_resize [\op_resize(ai_width=8,bi_width=8...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.dsp [\dsp(c_xdevicefamily="artix7",c_...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.mult_gen_v12_0_18_viv [\mult_gen_v12_0_18_viv(c_verbosi...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(adreg=0,alumodereg=0,ca...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=18,length=0)\]
Compiling architecture rtl of entity floating_point_v7_1_14.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=25,b_wi...]
Compiling architecture synth of entity floating_point_v7_1_14.multadd [\multadd(c_xdevicefamily="artix7...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=7,length=3)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=8,length=6)\]
Compiling architecture rtl of entity floating_point_v7_1_14.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=25,b_wi...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=26)\]
Compiling architecture synth of entity floating_point_v7_1_14.multadd [\multadd(c_xdevicefamily="artix7...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=22,length=10,fast_i...]
Compiling architecture synth of entity floating_point_v7_1_14.flt_recip_eval [\flt_recip_eval(c_xdevicefamily=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=23,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=46,fast_input=true)...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(alumodereg=0,a_input="C...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.op_resize [\op_resize(ai_width=29,bi_width=...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.dsp [\dsp(c_xdevicefamily="artix7",c_...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=46)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=11,length=4,fast_in...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=57,length=0)\]
Compiling architecture synth of entity floating_point_v7_1_14.multadd [\multadd(c_xdevicefamily="artix7...]
Compiling architecture synth of entity floating_point_v7_1_14.flt_recip_postprocess [\flt_recip_postprocess(c_xdevice...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=9,length=30)\]
Compiling architecture rtl of entity floating_point_v7_1_14.special_detect [\special_detect(c_xdevicefamily=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=2,length=29,fast_in...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(length=29,fast_input=true...]
Compiling architecture synth of entity floating_point_v7_1_14.flt_recip_specialcase [\flt_recip_specialcase(c_xdevice...]
Compiling architecture synth of entity floating_point_v7_1_14.flt_recip_recomb [\flt_recip_recomb(c_xdevicefamil...]
Compiling architecture synth of entity floating_point_v7_1_14.flt_recip [\flt_recip(c_xdevicefamily="arti...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture xilinx of entity floating_point_v7_1_14.floating_point_v7_1_14_viv [\floating_point_v7_1_14_viv(c_xd...]
Compiling architecture xilinx of entity floating_point_v7_1_14.floating_point_v7_1_14 [\floating_point_v7_1_14(c_xdevic...]
Compiling module xil_defaultlib.floating_point_re_sqrt
Compiling module xil_defaultlib.vec_reciprocal_square_root
Compiling module xil_defaultlib.vec_normalize
Compiling module xil_defaultlib.vec_multiply
Compiling module xil_defaultlib.vec_less_than
Compiling module xil_defaultlib.vec_max
Compiling module xil_defaultlib.get_pixel_color_default
Compiling module xil_defaultlib.get_pixel_color_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot get_pixel_color_tb_behav
execute_script: Time (s): cpu = 00:01:47 ; elapsed = 00:00:39 . Memory (MB): peak = 8295.137 ; gain = 0.000 ; free physical = 3059 ; free virtual = 10893
INFO: [USF-XSim-69] 'elaborate' step finished in '38' seconds
launch_simulation: Time (s): cpu = 00:01:48 ; elapsed = 00:00:39 . Memory (MB): peak = 8295.137 ; gain = 0.000 ; free physical = 3059 ; free virtual = 10893
Time resolution is 1 ps
Starting Sim
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/ex_to_float/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/ey_to_float/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/ez_to_float/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/ray_vec_scale/mult_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/ray_vec_scale/mult_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/ray_vec_scale/mult_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/should_render_arrow_mod/scaled_sub_0_sub/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/should_render_arrow_mod/scaled_sub_1_sub/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/should_render_arrow_mod/scaled_sub_comp_lte/mod/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/should_render_arrow_mod/block_pos_normalized_sub/sub_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/should_render_arrow_mod/block_pos_normalized_sub/sub_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/should_render_arrow_mod/block_pos_normalized_sub/sub_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/should_render_arrow_mod/add_a_ray/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/should_render_arrow_mod/add_a_block/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/should_render_arrow_mod/sub_c_ray/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/should_render_arrow_mod/sub_a_block/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/should_render_arrow_mod/add_ud_0/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/should_render_arrow_mod/add_ud_1/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/should_render_arrow_mod/add_lr_0/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/should_render_arrow_mod/add_lr_1/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/should_render_arrow_mod/lt_region_a/mod/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/should_render_arrow_mod/lt_region_c/mod/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/should_render_arrow_mod/lt_ud_0/mod/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/should_render_arrow_mod/lt_ud_1/mod/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/should_render_arrow_mod/lt_lr_0/mod/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/should_render_arrow_mod/lt_lr_1/mod/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/should_render_arrow_mod/x_ray_block_less_than_lt/mod/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/should_render_arrow_mod/y_ray_block_less_than_lt/mod/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/new_origin_add/add_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/new_origin_add/add_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/new_origin_add/add_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/normal_sub/sub_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/normal_sub/sub_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/normal_sub/sub_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/normalize_normal/mod/dot/mult_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/normalize_normal/mod/dot/mult_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/normalize_normal/mod/dot/mult_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/normalize_normal/mod/dot/add_xy/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/normalize_normal/mod/dot/add_z0/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/normalize_normal/mod/dot/add_xyz/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/normalize_normal/mod/mod/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/normalize_normal/mod2/mult_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/normalize_normal/mod2/mult_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/normalize_normal/mod2/mult_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[0].dist_sub/sub_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[0].dist_sub/sub_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[0].dist_sub/sub_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[0].ray_dir_normalize/mod/dot/mult_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[0].ray_dir_normalize/mod/dot/mult_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[0].ray_dir_normalize/mod/dot/mult_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[0].ray_dir_normalize/mod/dot/add_xy/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[0].ray_dir_normalize/mod/dot/add_z0/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[0].ray_dir_normalize/mod/dot/add_xyz/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[0].ray_dir_normalize/mod/mod/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[0].ray_dir_normalize/mod2/mult_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[0].ray_dir_normalize/mod2/mult_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[0].ray_dir_normalize/mod2/mult_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[0].lambert_dot/mult_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[0].lambert_dot/mult_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[0].lambert_dot/mult_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[0].lambert_dot/add_xy/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[0].lambert_dot/add_z0/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[0].lambert_dot/add_xyz/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[0].light_intense_mat_mult_multiply/multiply_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[0].light_intense_mat_mult_multiply/multiply_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[0].light_intense_mat_mult_multiply/multiply_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[0].lambert_scale_multiply/multiply_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[0].lambert_scale_multiply/multiply_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[0].lambert_scale_multiply/multiply_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[1].dist_sub/sub_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[1].dist_sub/sub_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[1].dist_sub/sub_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[1].ray_dir_normalize/mod/dot/mult_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[1].ray_dir_normalize/mod/dot/mult_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[1].ray_dir_normalize/mod/dot/mult_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[1].ray_dir_normalize/mod/dot/add_xy/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[1].ray_dir_normalize/mod/dot/add_z0/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[1].ray_dir_normalize/mod/dot/add_xyz/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[1].ray_dir_normalize/mod/mod/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[1].ray_dir_normalize/mod2/mult_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[1].ray_dir_normalize/mod2/mult_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[1].ray_dir_normalize/mod2/mult_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[1].lambert_dot/mult_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[1].lambert_dot/mult_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[1].lambert_dot/mult_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[1].lambert_dot/add_xy/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[1].lambert_dot/add_z0/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[1].lambert_dot/add_xyz/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[1].light_intense_mat_mult_multiply/multiply_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[1].light_intense_mat_mult_multiply/multiply_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[1].light_intense_mat_mult_multiply/multiply_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[1].lambert_scale_multiply/multiply_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[1].lambert_scale_multiply/multiply_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[1].lambert_scale_multiply/multiply_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[2].dist_sub/sub_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[2].dist_sub/sub_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[2].dist_sub/sub_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[2].ray_dir_normalize/mod/dot/mult_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[2].ray_dir_normalize/mod/dot/mult_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[2].ray_dir_normalize/mod/dot/mult_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[2].ray_dir_normalize/mod/dot/add_xy/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[2].ray_dir_normalize/mod/dot/add_z0/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[2].ray_dir_normalize/mod/dot/add_xyz/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[2].ray_dir_normalize/mod/mod/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[2].ray_dir_normalize/mod2/mult_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[2].ray_dir_normalize/mod2/mult_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[2].ray_dir_normalize/mod2/mult_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[2].lambert_dot/mult_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[2].lambert_dot/mult_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[2].lambert_dot/mult_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[2].lambert_dot/add_xy/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[2].lambert_dot/add_z0/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[2].lambert_dot/add_xyz/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[2].light_intense_mat_mult_multiply/multiply_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[2].light_intense_mat_mult_multiply/multiply_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[2].light_intense_mat_mult_multiply/multiply_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[2].lambert_scale_multiply/multiply_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[2].lambert_scale_multiply/multiply_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[2].lambert_scale_multiply/multiply_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/r_total_0_add/add_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/r_total_0_add/add_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/r_total_0_add/add_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/r_total_add/add_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/r_total_add/add_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/r_total_add/add_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/min_rgb_max/less_than/mod_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/min_rgb_max/less_than/mod_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/min_rgb_max/less_than/mod_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 115 ns  Iteration: 4  Process: /get_pixel_color_tb/mod/normalize_normal/mod/dot/add_xy/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /media/koops/VIVADO/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 115 ns  Iteration: 4  Process: /get_pixel_color_tb/mod/genblk1[0].ray_dir_normalize/mod/dot/add_xy/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /media/koops/VIVADO/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 115 ns  Iteration: 4  Process: /get_pixel_color_tb/mod/genblk1[1].ray_dir_normalize/mod/dot/add_xy/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /media/koops/VIVADO/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 115 ns  Iteration: 4  Process: /get_pixel_color_tb/mod/genblk1[2].ray_dir_normalize/mod/dot/add_xy/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /media/koops/VIVADO/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
SHOULD_RENDER? 0
SHOULD_RENDER? 1
OUTPUT         342: 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000
OUTPUT         343: 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000
relaunch_sim: Time (s): cpu = 00:01:57 ; elapsed = 00:00:47 . Memory (MB): peak = 8295.137 ; gain = 0.000 ; free physical = 2982 ; free virtual = 10787
relaunch_sim
Command: launch_simulation -step compile -simset float_test -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'get_pixel_color_tb'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/media/koops/VIVADO/float_ip/float_testing_vivado/float_testing_vivado.sim/float_test/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'float_test'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/media/koops/VIVADO/float_ip/float_testing_vivado/float_testing_vivado.sim/float_test/behav/xsim'
xvlog --incr --relax -L uvm -prj get_pixel_color_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/media/koops/VIVADO/huah_cubed_3drender/src/float_functions.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vec_reciprocal_square_root
INFO: [VRFC 10-311] analyzing module vec_scale
INFO: [VRFC 10-311] analyzing module vec_add
INFO: [VRFC 10-311] analyzing module vec_divide
INFO: [VRFC 10-311] analyzing module vec_multiply
INFO: [VRFC 10-311] analyzing module vec_sub
INFO: [VRFC 10-311] analyzing module vec_dot
INFO: [VRFC 10-311] analyzing module vec_normalize
INFO: [VRFC 10-311] analyzing module float_less_than
INFO: [VRFC 10-311] analyzing module vec_less_than
INFO: [VRFC 10-311] analyzing module float_less_than_equal
INFO: [VRFC 10-311] analyzing module float_equals
INFO: [VRFC 10-311] analyzing module vec_comp
INFO: [VRFC 10-311] analyzing module vec_max
INFO: [VRFC 10-311] analyzing module vec_min
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/media/koops/VIVADO/huah_cubed_3drender/src/get_pixel_color.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module get_pixel_color
INFO: [VRFC 10-311] analyzing module get_pixel_color_should_draw_arrow
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/media/koops/VIVADO/huah_cubed_3drender/sim/get_pixel_color_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module get_pixel_color_tb
xvhdl --incr --relax -prj get_pixel_color_tb_vhdl.prj
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset float_test -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'get_pixel_color_tb'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/media/koops/VIVADO/float_ip/float_testing_vivado/float_testing_vivado.sim/float_test/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'float_test'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/media/koops/VIVADO/float_ip/float_testing_vivado/float_testing_vivado.sim/float_test/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L xbip_utils_v3_0_10 -L axi_utils_v2_0_6 -L xbip_pipe_v3_0_6 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_dsp48_addsub_v3_0_6 -L xbip_dsp48_multadd_v3_0_6 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_18 -L floating_point_v7_1_14 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot get_pixel_color_tb_behav xil_defaultlib.get_pixel_color_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2022.1
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /media/koops/VIVADO/Vivado/2022.1/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L xbip_utils_v3_0_10 -L axi_utils_v2_0_6 -L xbip_pipe_v3_0_6 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_dsp48_addsub_v3_0_6 -L xbip_dsp48_multadd_v3_0_6 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_18 -L floating_point_v7_1_14 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot get_pixel_color_tb_behav xil_defaultlib.get_pixel_color_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'rgb_valid' [/media/koops/VIVADO/huah_cubed_3drender/sim/get_pixel_color_tb.sv:64]
WARNING: [VRFC 10-3091] actual bit length 64 differs from formal bit length 32 for port 's_axis_a_tdata' [/media/koops/VIVADO/huah_cubed_3drender/src/get_pixel_color.sv:49]
WARNING: [VRFC 10-3091] actual bit length 64 differs from formal bit length 32 for port 's_axis_a_tdata' [/media/koops/VIVADO/huah_cubed_3drender/src/get_pixel_color.sv:59]
WARNING: [VRFC 10-3091] actual bit length 64 differs from formal bit length 32 for port 's_axis_a_tdata' [/media/koops/VIVADO/huah_cubed_3drender/src/get_pixel_color.sv:69]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package floating_point_v7_1_14.floating_point_v7_1_14_viv_comp
Compiling package ieee.numeric_std
Compiling package xbip_utils_v3_0_10.xbip_utils_v3_0_10_pkg
Compiling package axi_utils_v2_0_6.axi_utils_v2_0_6_pkg
Compiling package floating_point_v7_1_14.floating_point_v7_1_14_consts
Compiling package ieee.math_real
Compiling package floating_point_v7_1_14.floating_point_v7_1_14_exp_table...
Compiling package mult_gen_v12_0_18.mult_gen_v12_0_18_pkg
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_signed
Compiling package floating_point_v7_1_14.floating_point_v7_1_14_pkg
Compiling package floating_point_v7_1_14.flt_utils
Compiling package floating_point_v7_1_14.vt2mutils
Compiling package floating_point_v7_1_14.vt2mcomps
Compiling package unisim.vcomponents
Compiling package xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv_comp
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package mult_gen_v12_0_18.dsp_pkg
Compiling package floating_point_v7_1_14.flt_recipsqrt_sp_sqrt_r_rom
Compiling architecture muxcy_v of entity unisim.MUXCY [muxcy_default]
Compiling architecture xorcy_v of entity unisim.XORCY [xorcy_default]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=31,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=32)\]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=4)\]
Compiling architecture rtl of entity floating_point_v7_1_14.norm_zero_det [\norm_zero_det(data_width=7,norm...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=4,fast_input=true)\]
Compiling architecture rtl of entity floating_point_v7_1_14.mux4 [\mux4(c_xdevicefamily="artix7",w...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=2,length=2)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(fast_input=true)\]
Compiling architecture rtl of entity floating_point_v7_1_14.mux4 [\mux4(c_xdevicefamily="artix7",w...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=2)\]
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture fde_v of entity unisim.FDE [fde_default]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=8,length=0,fast_inp...]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [delay_default]
Compiling architecture rtl of entity floating_point_v7_1_14.lead_zero_encode [\lead_zero_encode(c_xdevicefamil...]
Compiling architecture rtl of entity floating_point_v7_1_14.shift_msb_first [\shift_msb_first(a_width=32,resu...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=8)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=8,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=11,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=12)\]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=11)\]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=14,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=25,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=3,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=2,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=2,length=0,fast_inp...]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture rtl of entity floating_point_v7_1_14.flt_round_bit [\flt_round_bit(c_xdevicefamily="...]
Compiling architecture rtl of entity floating_point_v7_1_14.renorm_and_round_logic [\renorm_and_round_logic(c_xdevic...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(length=5)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(length=2)\]
Compiling architecture synth of entity floating_point_v7_1_14.fix_to_flt_conv_exp [\fix_to_flt_conv_exp(c_xdevicefa...]
Compiling architecture synth of entity floating_point_v7_1_14.flt_dec_op [\flt_dec_op(c_xdevicefamily="art...]
Compiling architecture struct of entity floating_point_v7_1_14.fix_to_flt_conv [\fix_to_flt_conv(c_xdevicefamily...]
Compiling module unisims_ver.x_lut1_mux2
Compiling module unisims_ver.LUT1
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=32,length=0)\]
Compiling architecture xilinx of entity floating_point_v7_1_14.floating_point_v7_1_14_viv [\floating_point_v7_1_14_viv(c_xd...]
Compiling architecture xilinx of entity floating_point_v7_1_14.floating_point_v7_1_14 [\floating_point_v7_1_14(c_xdevic...]
Compiling module xil_defaultlib.floating_point_sint32_to_float
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=26,fast_input=true)...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=2,fast_input=true)\]
Compiling architecture xilinx of entity mult_gen_v12_0_18.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(alumodereg=0,carryinreg...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(a_input="CASCADE",bcasc...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.op_resize [\op_resize(ai_width=24,bi_width=...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.dsp [\dsp(c_xdevicefamily="artix7",c_...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.mult_gen_v12_0_18_viv [\mult_gen_v12_0_18_viv(c_verbosi...]
Compiling architecture rtl of entity floating_point_v7_1_14.fix_mult_xx [\fix_mult_xx(c_xdevicefamily="ar...]
Compiling architecture rtl of entity floating_point_v7_1_14.fix_mult [\fix_mult(c_xdevicefamily="artix...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=7)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=8,fast_input=true)\]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=4,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_14.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture rtl of entity floating_point_v7_1_14.special_detect [\special_detect(c_xdevicefamily=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(length=4)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=2,length=4,fast_inp...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(length=4,fast_input=true)...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(length=6,fast_input=true)...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=4,length=4,fast_inp...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=8,length=4)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(length=2,fast_input=true)...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=3,fast_input=true)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=4,length=2,fast_inp...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=14)\]
Compiling architecture rtl of entity floating_point_v7_1_14.flt_mult_exp [\flt_mult_exp(c_xdevicefamily="a...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=8,length=2)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=12,length=2,fast_in...]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=12,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=25,length=0,fast_in...]
Compiling architecture rtl of entity floating_point_v7_1_14.flt_round_bit [\flt_round_bit(c_xdevicefamily="...]
Compiling architecture rtl of entity floating_point_v7_1_14.renorm_and_round_logic [\renorm_and_round_logic(c_xdevic...]
Compiling architecture rtl of entity floating_point_v7_1_14.flt_mult_round [\flt_mult_round(c_xdevicefamily=...]
Compiling architecture synth of entity floating_point_v7_1_14.flt_dec_op_lat [\flt_dec_op_lat(c_xdevicefamily=...]
Compiling architecture rtl of entity floating_point_v7_1_14.flt_mult [\flt_mult(c_xdevicefamily="artix...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture xilinx of entity floating_point_v7_1_14.floating_point_v7_1_14_viv [\floating_point_v7_1_14_viv(c_xd...]
Compiling architecture xilinx of entity floating_point_v7_1_14.floating_point_v7_1_14 [\floating_point_v7_1_14(c_xdevic...]
Compiling module xil_defaultlib.floating_point_multiply
Compiling module xil_defaultlib.vec_scale
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=7,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_14.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=24,length=2,fast_in...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=16)\]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(mask="11111111000000000...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=48,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=24,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=16,length=0)\]
Compiling architecture rtl of entity floating_point_v7_1_14.dsp48e1_wrapper [\dsp48e1_wrapper(c_part="xc7a100...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(length=3)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=13,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=27,length=0)\]
Compiling architecture synth of entity floating_point_v7_1_14.align_add_dsp48e1_sgl [\align_add_dsp48e1_sgl(c_xdevice...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000001111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000000000...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=27)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=5)\]
Compiling architecture rtl of entity floating_point_v7_1_14.lead_zero_encode_shift [\lead_zero_encode_shift(ab_fw=24...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=3)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111110010101001011...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00010001010111110000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11101110101000001111...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=2,adreg=0,areg...]
Compiling architecture rtl of entity floating_point_v7_1_14.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=24,c_wi...]
Compiling architecture rtl of entity floating_point_v7_1_14.norm_and_round_dsp48e1_sgl [\norm_and_round_dsp48e1_sgl(c_mu...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10011001100110011001...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111000000001111...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=9,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=9)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=9,length=5)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=10)\]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_14.compare_gt [\compare_gt(c_xdevicefamily="art...]
Compiling architecture synth of entity floating_point_v7_1_14.compare [\compare(c_xdevicefamily="artix7...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=2,length=8,fast_inp...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(length=9,fast_input=true)...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(length=8,fast_input=true)...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(length=3,fast_input=true)...]
Compiling architecture rtl of entity floating_point_v7_1_14.flt_add_exp_sp [\flt_add_exp_sp(c_xdevicefamily=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=23)\]
Compiling architecture rtl of entity floating_point_v7_1_14.flt_add_dsp [\flt_add_dsp(c_xdevicefamily="ar...]
Compiling architecture rtl of entity floating_point_v7_1_14.flt_add [\flt_add(c_xdevicefamily="artix7...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture xilinx of entity floating_point_v7_1_14.floating_point_v7_1_14_viv [\floating_point_v7_1_14_viv(c_xd...]
Compiling architecture xilinx of entity floating_point_v7_1_14.floating_point_v7_1_14 [\floating_point_v7_1_14(c_xdevic...]
Compiling module xil_defaultlib.floating_point_sub
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_14.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_14.compare_ne_im [\compare_ne_im(c_xdevicefamily="...]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_14.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_14.compare_eq [\compare_eq(c_xdevicefamily="art...]
Compiling architecture rtl of entity floating_point_v7_1_14.fp_cmp [\fp_cmp(c_xdevicefamily="artix7"...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture xilinx of entity floating_point_v7_1_14.floating_point_v7_1_14_viv [\floating_point_v7_1_14_viv(c_xd...]
Compiling architecture xilinx of entity floating_point_v7_1_14.floating_point_v7_1_14 [\floating_point_v7_1_14(c_xdevic...]
Compiling module xil_defaultlib.floating_point_lte
Compiling module xil_defaultlib.float_less_than_equal
Compiling module xil_defaultlib.vec_sub
Compiling architecture rtl of entity floating_point_v7_1_14.flt_add [\flt_add(c_xdevicefamily="artix7...]
Compiling architecture xilinx of entity floating_point_v7_1_14.floating_point_v7_1_14_viv [\floating_point_v7_1_14_viv(c_xd...]
Compiling architecture xilinx of entity floating_point_v7_1_14.floating_point_v7_1_14 [\floating_point_v7_1_14(c_xdevic...]
Compiling module xil_defaultlib.floating_point_add
Compiling architecture xilinx of entity floating_point_v7_1_14.floating_point_v7_1_14_viv [\floating_point_v7_1_14_viv(c_xd...]
Compiling architecture xilinx of entity floating_point_v7_1_14.floating_point_v7_1_14 [\floating_point_v7_1_14(c_xdevic...]
Compiling module xil_defaultlib.floating_point_lt
Compiling module xil_defaultlib.float_less_than
Compiling module xil_defaultlib.get_pixel_color_should_draw_arro...
Compiling module xil_defaultlib.vec_add
Compiling module xil_defaultlib.vec_dot
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(length=25)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=8,length=13)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=28)\]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(alumodereg=0,bcascreg=2...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=10,length=0)\]
Compiling architecture rtl of entity floating_point_v7_1_14.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=10,b_wi...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.op_resize [\op_resize(ai_width=10,bi_width=...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.dsp [\dsp(c_xdevicefamily="artix7",c_...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.mult_gen_v12_0_18_viv [\mult_gen_v12_0_18_viv(c_verbosi...]
Compiling architecture synth of entity floating_point_v7_1_14.flt_recip_approx [\flt_recip_approx(c_xdevicefamil...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=7,length=4)\]
Compiling architecture xilinx of entity mult_gen_v12_0_18.op_resize [\op_resize(ai_width=8,bi_width=8...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.dsp [\dsp(c_xdevicefamily="artix7",c_...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.mult_gen_v12_0_18_viv [\mult_gen_v12_0_18_viv(c_verbosi...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=8,length=3)\]
Compiling architecture synth of entity floating_point_v7_1_14.flt_recip_nr [\flt_recip_nr(c_xdevicefamily="a...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=23,length=12)\]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(alumodereg=0,carryinreg...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.op_resize [\op_resize(ai_width=25,bi_width=...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.dsp [\dsp(c_xdevicefamily="artix7",c_...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=34)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=34,length=0)\]
Compiling architecture synth of entity floating_point_v7_1_14.multadd [\multadd(c_xdevicefamily="artix7...]
Compiling architecture synth of entity floating_point_v7_1_14.flt_recip_reduction_calc [\flt_recip_reduction_calc(c_xdev...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.op_resize [\op_resize(ai_width=8,bi_width=8...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.dsp [\dsp(c_xdevicefamily="artix7",c_...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.mult_gen_v12_0_18_viv [\mult_gen_v12_0_18_viv(c_verbosi...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(adreg=0,alumodereg=0,ca...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=18,length=0)\]
Compiling architecture rtl of entity floating_point_v7_1_14.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=25,b_wi...]
Compiling architecture synth of entity floating_point_v7_1_14.multadd [\multadd(c_xdevicefamily="artix7...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=7,length=3)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=8,length=6)\]
Compiling architecture rtl of entity floating_point_v7_1_14.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=25,b_wi...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=26)\]
Compiling architecture synth of entity floating_point_v7_1_14.multadd [\multadd(c_xdevicefamily="artix7...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=22,length=10,fast_i...]
Compiling architecture synth of entity floating_point_v7_1_14.flt_recip_eval [\flt_recip_eval(c_xdevicefamily=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=23,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=46,fast_input=true)...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(alumodereg=0,a_input="C...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.op_resize [\op_resize(ai_width=29,bi_width=...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.dsp [\dsp(c_xdevicefamily="artix7",c_...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=46)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=11,length=4,fast_in...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=57,length=0)\]
Compiling architecture synth of entity floating_point_v7_1_14.multadd [\multadd(c_xdevicefamily="artix7...]
Compiling architecture synth of entity floating_point_v7_1_14.flt_recip_postprocess [\flt_recip_postprocess(c_xdevice...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=9,length=30)\]
Compiling architecture rtl of entity floating_point_v7_1_14.special_detect [\special_detect(c_xdevicefamily=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=2,length=29,fast_in...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(length=29,fast_input=true...]
Compiling architecture synth of entity floating_point_v7_1_14.flt_recip_specialcase [\flt_recip_specialcase(c_xdevice...]
Compiling architecture synth of entity floating_point_v7_1_14.flt_recip_recomb [\flt_recip_recomb(c_xdevicefamil...]
Compiling architecture synth of entity floating_point_v7_1_14.flt_recip [\flt_recip(c_xdevicefamily="arti...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture xilinx of entity floating_point_v7_1_14.floating_point_v7_1_14_viv [\floating_point_v7_1_14_viv(c_xd...]
Compiling architecture xilinx of entity floating_point_v7_1_14.floating_point_v7_1_14 [\floating_point_v7_1_14(c_xdevic...]
Compiling module xil_defaultlib.floating_point_re_sqrt
Compiling module xil_defaultlib.vec_reciprocal_square_root
Compiling module xil_defaultlib.vec_normalize
Compiling module xil_defaultlib.vec_multiply
Compiling module xil_defaultlib.vec_less_than
Compiling module xil_defaultlib.vec_max
Compiling module xil_defaultlib.get_pixel_color_default
Compiling module xil_defaultlib.get_pixel_color_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot get_pixel_color_tb_behav
execute_script: Time (s): cpu = 00:01:43 ; elapsed = 00:00:40 . Memory (MB): peak = 8311.145 ; gain = 0.000 ; free physical = 2990 ; free virtual = 10869
INFO: [USF-XSim-69] 'elaborate' step finished in '40' seconds
launch_simulation: Time (s): cpu = 00:01:43 ; elapsed = 00:00:40 . Memory (MB): peak = 8311.145 ; gain = 0.000 ; free physical = 2990 ; free virtual = 10869
Time resolution is 1 ps
Starting Sim
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/ex_to_float/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/ey_to_float/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/ez_to_float/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/ray_vec_scale/mult_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/ray_vec_scale/mult_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/ray_vec_scale/mult_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/should_render_arrow_mod/scaled_sub_0_sub/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/should_render_arrow_mod/scaled_sub_1_sub/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/should_render_arrow_mod/scaled_sub_comp_lte/mod/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/should_render_arrow_mod/block_pos_normalized_sub/sub_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/should_render_arrow_mod/block_pos_normalized_sub/sub_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/should_render_arrow_mod/block_pos_normalized_sub/sub_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/should_render_arrow_mod/add_a_ray/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/should_render_arrow_mod/add_a_block/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/should_render_arrow_mod/sub_c_ray/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/should_render_arrow_mod/sub_a_block/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/should_render_arrow_mod/add_ud_0/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/should_render_arrow_mod/add_ud_1/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/should_render_arrow_mod/add_lr_0/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/should_render_arrow_mod/add_lr_1/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/should_render_arrow_mod/lt_region_a/mod/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/should_render_arrow_mod/lt_region_c/mod/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/should_render_arrow_mod/lt_ud_0/mod/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/should_render_arrow_mod/lt_ud_1/mod/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/should_render_arrow_mod/lt_lr_0/mod/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/should_render_arrow_mod/lt_lr_1/mod/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/should_render_arrow_mod/x_ray_block_less_than_lt/mod/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/should_render_arrow_mod/y_ray_block_less_than_lt/mod/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/new_origin_add/add_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/new_origin_add/add_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/new_origin_add/add_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/normal_sub/sub_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/normal_sub/sub_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/normal_sub/sub_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/normalize_normal/mod/dot/mult_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/normalize_normal/mod/dot/mult_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/normalize_normal/mod/dot/mult_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/normalize_normal/mod/dot/add_xy/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/normalize_normal/mod/dot/add_z0/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/normalize_normal/mod/dot/add_xyz/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/normalize_normal/mod/mod/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/normalize_normal/mod2/mult_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/normalize_normal/mod2/mult_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/normalize_normal/mod2/mult_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[0].dist_sub/sub_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[0].dist_sub/sub_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[0].dist_sub/sub_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[0].ray_dir_normalize/mod/dot/mult_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[0].ray_dir_normalize/mod/dot/mult_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[0].ray_dir_normalize/mod/dot/mult_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[0].ray_dir_normalize/mod/dot/add_xy/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[0].ray_dir_normalize/mod/dot/add_z0/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[0].ray_dir_normalize/mod/dot/add_xyz/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[0].ray_dir_normalize/mod/mod/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[0].ray_dir_normalize/mod2/mult_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[0].ray_dir_normalize/mod2/mult_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[0].ray_dir_normalize/mod2/mult_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[0].lambert_dot/mult_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[0].lambert_dot/mult_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[0].lambert_dot/mult_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[0].lambert_dot/add_xy/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[0].lambert_dot/add_z0/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[0].lambert_dot/add_xyz/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[0].light_intense_mat_mult_multiply/multiply_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[0].light_intense_mat_mult_multiply/multiply_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[0].light_intense_mat_mult_multiply/multiply_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[0].lambert_scale_multiply/multiply_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[0].lambert_scale_multiply/multiply_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[0].lambert_scale_multiply/multiply_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[1].dist_sub/sub_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[1].dist_sub/sub_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[1].dist_sub/sub_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[1].ray_dir_normalize/mod/dot/mult_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[1].ray_dir_normalize/mod/dot/mult_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[1].ray_dir_normalize/mod/dot/mult_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[1].ray_dir_normalize/mod/dot/add_xy/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[1].ray_dir_normalize/mod/dot/add_z0/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[1].ray_dir_normalize/mod/dot/add_xyz/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[1].ray_dir_normalize/mod/mod/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[1].ray_dir_normalize/mod2/mult_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[1].ray_dir_normalize/mod2/mult_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[1].ray_dir_normalize/mod2/mult_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[1].lambert_dot/mult_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[1].lambert_dot/mult_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[1].lambert_dot/mult_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[1].lambert_dot/add_xy/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[1].lambert_dot/add_z0/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[1].lambert_dot/add_xyz/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[1].light_intense_mat_mult_multiply/multiply_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[1].light_intense_mat_mult_multiply/multiply_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[1].light_intense_mat_mult_multiply/multiply_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[1].lambert_scale_multiply/multiply_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[1].lambert_scale_multiply/multiply_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[1].lambert_scale_multiply/multiply_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[2].dist_sub/sub_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[2].dist_sub/sub_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[2].dist_sub/sub_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[2].ray_dir_normalize/mod/dot/mult_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[2].ray_dir_normalize/mod/dot/mult_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[2].ray_dir_normalize/mod/dot/mult_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[2].ray_dir_normalize/mod/dot/add_xy/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[2].ray_dir_normalize/mod/dot/add_z0/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[2].ray_dir_normalize/mod/dot/add_xyz/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[2].ray_dir_normalize/mod/mod/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[2].ray_dir_normalize/mod2/mult_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[2].ray_dir_normalize/mod2/mult_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[2].ray_dir_normalize/mod2/mult_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[2].lambert_dot/mult_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[2].lambert_dot/mult_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[2].lambert_dot/mult_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[2].lambert_dot/add_xy/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[2].lambert_dot/add_z0/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[2].lambert_dot/add_xyz/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[2].light_intense_mat_mult_multiply/multiply_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[2].light_intense_mat_mult_multiply/multiply_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[2].light_intense_mat_mult_multiply/multiply_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[2].lambert_scale_multiply/multiply_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[2].lambert_scale_multiply/multiply_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[2].lambert_scale_multiply/multiply_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/r_total_0_add/add_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/r_total_0_add/add_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/r_total_0_add/add_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/r_total_add/add_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/r_total_add/add_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/r_total_add/add_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/min_rgb_max/less_than/mod_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/min_rgb_max/less_than/mod_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/min_rgb_max/less_than/mod_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 115 ns  Iteration: 4  Process: /get_pixel_color_tb/mod/normalize_normal/mod/dot/add_xy/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /media/koops/VIVADO/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 115 ns  Iteration: 4  Process: /get_pixel_color_tb/mod/genblk1[0].ray_dir_normalize/mod/dot/add_xy/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /media/koops/VIVADO/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 115 ns  Iteration: 4  Process: /get_pixel_color_tb/mod/genblk1[1].ray_dir_normalize/mod/dot/add_xy/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /media/koops/VIVADO/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 115 ns  Iteration: 4  Process: /get_pixel_color_tb/mod/genblk1[2].ray_dir_normalize/mod/dot/add_xy/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /media/koops/VIVADO/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
SHOULD_RENDER? 0
SHOULD_RENDER? 1
OUTPUT         342: 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000
OUTPUT         343: 00000000000000000000000000000001 00000000000000000000000000000000 00000000000000000000000000000000
relaunch_xsim_kernel: Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 8311.145 ; gain = 0.000 ; free physical = 2937 ; free virtual = 10794
relaunch_sim: Time (s): cpu = 00:01:52 ; elapsed = 00:00:48 . Memory (MB): peak = 8311.145 ; gain = 0.000 ; free physical = 2937 ; free virtual = 10794
relaunch_sim
Command: launch_simulation -step compile -simset float_test -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'get_pixel_color_tb'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/media/koops/VIVADO/float_ip/float_testing_vivado/float_testing_vivado.sim/float_test/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'float_test'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/media/koops/VIVADO/float_ip/float_testing_vivado/float_testing_vivado.sim/float_test/behav/xsim'
xvlog --incr --relax -L uvm -prj get_pixel_color_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/media/koops/VIVADO/huah_cubed_3drender/src/float_functions.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vec_reciprocal_square_root
INFO: [VRFC 10-311] analyzing module vec_scale
INFO: [VRFC 10-311] analyzing module vec_add
INFO: [VRFC 10-311] analyzing module vec_divide
INFO: [VRFC 10-311] analyzing module vec_multiply
INFO: [VRFC 10-311] analyzing module vec_sub
INFO: [VRFC 10-311] analyzing module vec_dot
INFO: [VRFC 10-311] analyzing module vec_normalize
INFO: [VRFC 10-311] analyzing module float_less_than
INFO: [VRFC 10-311] analyzing module vec_less_than
INFO: [VRFC 10-311] analyzing module float_less_than_equal
INFO: [VRFC 10-311] analyzing module float_equals
INFO: [VRFC 10-311] analyzing module vec_comp
INFO: [VRFC 10-311] analyzing module vec_max
INFO: [VRFC 10-311] analyzing module vec_min
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/media/koops/VIVADO/huah_cubed_3drender/src/get_pixel_color.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module get_pixel_color
INFO: [VRFC 10-311] analyzing module get_pixel_color_should_draw_arrow
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/media/koops/VIVADO/huah_cubed_3drender/sim/get_pixel_color_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module get_pixel_color_tb
xvhdl --incr --relax -prj get_pixel_color_tb_vhdl.prj
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
Command: launch_simulation -step elaborate -simset float_test -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'get_pixel_color_tb'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/media/koops/VIVADO/float_ip/float_testing_vivado/float_testing_vivado.sim/float_test/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'float_test'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/media/koops/VIVADO/float_ip/float_testing_vivado/float_testing_vivado.sim/float_test/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L xbip_utils_v3_0_10 -L axi_utils_v2_0_6 -L xbip_pipe_v3_0_6 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_dsp48_addsub_v3_0_6 -L xbip_dsp48_multadd_v3_0_6 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_18 -L floating_point_v7_1_14 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot get_pixel_color_tb_behav xil_defaultlib.get_pixel_color_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2022.1
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /media/koops/VIVADO/Vivado/2022.1/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L xbip_utils_v3_0_10 -L axi_utils_v2_0_6 -L xbip_pipe_v3_0_6 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_dsp48_addsub_v3_0_6 -L xbip_dsp48_multadd_v3_0_6 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_18 -L floating_point_v7_1_14 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot get_pixel_color_tb_behav xil_defaultlib.get_pixel_color_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'rgb_valid' [/media/koops/VIVADO/huah_cubed_3drender/sim/get_pixel_color_tb.sv:64]
WARNING: [VRFC 10-3091] actual bit length 64 differs from formal bit length 32 for port 's_axis_a_tdata' [/media/koops/VIVADO/huah_cubed_3drender/src/get_pixel_color.sv:49]
WARNING: [VRFC 10-3091] actual bit length 64 differs from formal bit length 32 for port 's_axis_a_tdata' [/media/koops/VIVADO/huah_cubed_3drender/src/get_pixel_color.sv:59]
WARNING: [VRFC 10-3091] actual bit length 64 differs from formal bit length 32 for port 's_axis_a_tdata' [/media/koops/VIVADO/huah_cubed_3drender/src/get_pixel_color.sv:69]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package floating_point_v7_1_14.floating_point_v7_1_14_viv_comp
Compiling package ieee.numeric_std
Compiling package xbip_utils_v3_0_10.xbip_utils_v3_0_10_pkg
Compiling package axi_utils_v2_0_6.axi_utils_v2_0_6_pkg
Compiling package floating_point_v7_1_14.floating_point_v7_1_14_consts
Compiling package ieee.math_real
Compiling package floating_point_v7_1_14.floating_point_v7_1_14_exp_table...
Compiling package mult_gen_v12_0_18.mult_gen_v12_0_18_pkg
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_signed
Compiling package floating_point_v7_1_14.floating_point_v7_1_14_pkg
Compiling package floating_point_v7_1_14.flt_utils
Compiling package floating_point_v7_1_14.vt2mutils
Compiling package floating_point_v7_1_14.vt2mcomps
Compiling package unisim.vcomponents
Compiling package xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv_comp
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package mult_gen_v12_0_18.dsp_pkg
Compiling package floating_point_v7_1_14.flt_recipsqrt_sp_sqrt_r_rom
Compiling architecture muxcy_v of entity unisim.MUXCY [muxcy_default]
Compiling architecture xorcy_v of entity unisim.XORCY [xorcy_default]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=31,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=32)\]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=4)\]
Compiling architecture rtl of entity floating_point_v7_1_14.norm_zero_det [\norm_zero_det(data_width=7,norm...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=4,fast_input=true)\]
Compiling architecture rtl of entity floating_point_v7_1_14.mux4 [\mux4(c_xdevicefamily="artix7",w...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=2,length=2)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(fast_input=true)\]
Compiling architecture rtl of entity floating_point_v7_1_14.mux4 [\mux4(c_xdevicefamily="artix7",w...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=2)\]
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture fde_v of entity unisim.FDE [fde_default]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=8,length=0,fast_inp...]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [delay_default]
Compiling architecture rtl of entity floating_point_v7_1_14.lead_zero_encode [\lead_zero_encode(c_xdevicefamil...]
Compiling architecture rtl of entity floating_point_v7_1_14.shift_msb_first [\shift_msb_first(a_width=32,resu...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=8)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=8,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=11,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=12)\]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=11)\]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=14,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=25,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=3,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=2,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=2,length=0,fast_inp...]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture rtl of entity floating_point_v7_1_14.flt_round_bit [\flt_round_bit(c_xdevicefamily="...]
Compiling architecture rtl of entity floating_point_v7_1_14.renorm_and_round_logic [\renorm_and_round_logic(c_xdevic...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(length=5)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(length=2)\]
Compiling architecture synth of entity floating_point_v7_1_14.fix_to_flt_conv_exp [\fix_to_flt_conv_exp(c_xdevicefa...]
Compiling architecture synth of entity floating_point_v7_1_14.flt_dec_op [\flt_dec_op(c_xdevicefamily="art...]
Compiling architecture struct of entity floating_point_v7_1_14.fix_to_flt_conv [\fix_to_flt_conv(c_xdevicefamily...]
Compiling module unisims_ver.x_lut1_mux2
Compiling module unisims_ver.LUT1
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=32,length=0)\]
Compiling architecture xilinx of entity floating_point_v7_1_14.floating_point_v7_1_14_viv [\floating_point_v7_1_14_viv(c_xd...]
Compiling architecture xilinx of entity floating_point_v7_1_14.floating_point_v7_1_14 [\floating_point_v7_1_14(c_xdevic...]
Compiling module xil_defaultlib.floating_point_sint32_to_float
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=26,fast_input=true)...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=2,fast_input=true)\]
Compiling architecture xilinx of entity mult_gen_v12_0_18.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(alumodereg=0,carryinreg...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(a_input="CASCADE",bcasc...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.op_resize [\op_resize(ai_width=24,bi_width=...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.dsp [\dsp(c_xdevicefamily="artix7",c_...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.mult_gen_v12_0_18_viv [\mult_gen_v12_0_18_viv(c_verbosi...]
Compiling architecture rtl of entity floating_point_v7_1_14.fix_mult_xx [\fix_mult_xx(c_xdevicefamily="ar...]
Compiling architecture rtl of entity floating_point_v7_1_14.fix_mult [\fix_mult(c_xdevicefamily="artix...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=7)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=8,fast_input=true)\]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=4,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_14.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture rtl of entity floating_point_v7_1_14.special_detect [\special_detect(c_xdevicefamily=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(length=4)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=2,length=4,fast_inp...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(length=4,fast_input=true)...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(length=6,fast_input=true)...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=4,length=4,fast_inp...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=8,length=4)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(length=2,fast_input=true)...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=3,fast_input=true)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=4,length=2,fast_inp...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=14)\]
Compiling architecture rtl of entity floating_point_v7_1_14.flt_mult_exp [\flt_mult_exp(c_xdevicefamily="a...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=8,length=2)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=12,length=2,fast_in...]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=12,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=25,length=0,fast_in...]
Compiling architecture rtl of entity floating_point_v7_1_14.flt_round_bit [\flt_round_bit(c_xdevicefamily="...]
Compiling architecture rtl of entity floating_point_v7_1_14.renorm_and_round_logic [\renorm_and_round_logic(c_xdevic...]
Compiling architecture rtl of entity floating_point_v7_1_14.flt_mult_round [\flt_mult_round(c_xdevicefamily=...]
Compiling architecture synth of entity floating_point_v7_1_14.flt_dec_op_lat [\flt_dec_op_lat(c_xdevicefamily=...]
Compiling architecture rtl of entity floating_point_v7_1_14.flt_mult [\flt_mult(c_xdevicefamily="artix...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture xilinx of entity floating_point_v7_1_14.floating_point_v7_1_14_viv [\floating_point_v7_1_14_viv(c_xd...]
Compiling architecture xilinx of entity floating_point_v7_1_14.floating_point_v7_1_14 [\floating_point_v7_1_14(c_xdevic...]
Compiling module xil_defaultlib.floating_point_multiply
Compiling module xil_defaultlib.vec_scale
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=7,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_14.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=24,length=2,fast_in...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=16)\]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(mask="11111111000000000...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=48,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=24,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=16,length=0)\]
Compiling architecture rtl of entity floating_point_v7_1_14.dsp48e1_wrapper [\dsp48e1_wrapper(c_part="xc7a100...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(length=3)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=13,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=27,length=0)\]
Compiling architecture synth of entity floating_point_v7_1_14.align_add_dsp48e1_sgl [\align_add_dsp48e1_sgl(c_xdevice...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000001111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000000000...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=27)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=5)\]
Compiling architecture rtl of entity floating_point_v7_1_14.lead_zero_encode_shift [\lead_zero_encode_shift(ab_fw=24...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=3)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111110010101001011...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00010001010111110000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11101110101000001111...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=2,adreg=0,areg...]
Compiling architecture rtl of entity floating_point_v7_1_14.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=24,c_wi...]
Compiling architecture rtl of entity floating_point_v7_1_14.norm_and_round_dsp48e1_sgl [\norm_and_round_dsp48e1_sgl(c_mu...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10011001100110011001...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111000000001111...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=9,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=9)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=9,length=5)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=10)\]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_14.compare_gt [\compare_gt(c_xdevicefamily="art...]
Compiling architecture synth of entity floating_point_v7_1_14.compare [\compare(c_xdevicefamily="artix7...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=2,length=8,fast_inp...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(length=9,fast_input=true)...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(length=8,fast_input=true)...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(length=3,fast_input=true)...]
Compiling architecture rtl of entity floating_point_v7_1_14.flt_add_exp_sp [\flt_add_exp_sp(c_xdevicefamily=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=23)\]
Compiling architecture rtl of entity floating_point_v7_1_14.flt_add_dsp [\flt_add_dsp(c_xdevicefamily="ar...]
Compiling architecture rtl of entity floating_point_v7_1_14.flt_add [\flt_add(c_xdevicefamily="artix7...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture xilinx of entity floating_point_v7_1_14.floating_point_v7_1_14_viv [\floating_point_v7_1_14_viv(c_xd...]
Compiling architecture xilinx of entity floating_point_v7_1_14.floating_point_v7_1_14 [\floating_point_v7_1_14(c_xdevic...]
Compiling module xil_defaultlib.floating_point_sub
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_14.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_14.compare_ne_im [\compare_ne_im(c_xdevicefamily="...]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_14.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_14.compare_eq [\compare_eq(c_xdevicefamily="art...]
Compiling architecture rtl of entity floating_point_v7_1_14.fp_cmp [\fp_cmp(c_xdevicefamily="artix7"...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture xilinx of entity floating_point_v7_1_14.floating_point_v7_1_14_viv [\floating_point_v7_1_14_viv(c_xd...]
Compiling architecture xilinx of entity floating_point_v7_1_14.floating_point_v7_1_14 [\floating_point_v7_1_14(c_xdevic...]
Compiling module xil_defaultlib.floating_point_lte
Compiling module xil_defaultlib.float_less_than_equal
Compiling module xil_defaultlib.vec_sub
Compiling architecture rtl of entity floating_point_v7_1_14.flt_add [\flt_add(c_xdevicefamily="artix7...]
Compiling architecture xilinx of entity floating_point_v7_1_14.floating_point_v7_1_14_viv [\floating_point_v7_1_14_viv(c_xd...]
Compiling architecture xilinx of entity floating_point_v7_1_14.floating_point_v7_1_14 [\floating_point_v7_1_14(c_xdevic...]
Compiling module xil_defaultlib.floating_point_add
Compiling architecture xilinx of entity floating_point_v7_1_14.floating_point_v7_1_14_viv [\floating_point_v7_1_14_viv(c_xd...]
Compiling architecture xilinx of entity floating_point_v7_1_14.floating_point_v7_1_14 [\floating_point_v7_1_14(c_xdevic...]
Compiling module xil_defaultlib.floating_point_lt
Compiling module xil_defaultlib.float_less_than
Compiling module xil_defaultlib.get_pixel_color_should_draw_arro...
Compiling module xil_defaultlib.vec_add
Compiling module xil_defaultlib.vec_dot
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(length=25)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=8,length=13)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=28)\]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(alumodereg=0,bcascreg=2...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=10,length=0)\]
Compiling architecture rtl of entity floating_point_v7_1_14.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=10,b_wi...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.op_resize [\op_resize(ai_width=10,bi_width=...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.dsp [\dsp(c_xdevicefamily="artix7",c_...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.mult_gen_v12_0_18_viv [\mult_gen_v12_0_18_viv(c_verbosi...]
Compiling architecture synth of entity floating_point_v7_1_14.flt_recip_approx [\flt_recip_approx(c_xdevicefamil...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=7,length=4)\]
Compiling architecture xilinx of entity mult_gen_v12_0_18.op_resize [\op_resize(ai_width=8,bi_width=8...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.dsp [\dsp(c_xdevicefamily="artix7",c_...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.mult_gen_v12_0_18_viv [\mult_gen_v12_0_18_viv(c_verbosi...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=8,length=3)\]
Compiling architecture synth of entity floating_point_v7_1_14.flt_recip_nr [\flt_recip_nr(c_xdevicefamily="a...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=23,length=12)\]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(alumodereg=0,carryinreg...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.op_resize [\op_resize(ai_width=25,bi_width=...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.dsp [\dsp(c_xdevicefamily="artix7",c_...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=34)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=34,length=0)\]
Compiling architecture synth of entity floating_point_v7_1_14.multadd [\multadd(c_xdevicefamily="artix7...]
Compiling architecture synth of entity floating_point_v7_1_14.flt_recip_reduction_calc [\flt_recip_reduction_calc(c_xdev...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.op_resize [\op_resize(ai_width=8,bi_width=8...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.dsp [\dsp(c_xdevicefamily="artix7",c_...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.mult_gen_v12_0_18_viv [\mult_gen_v12_0_18_viv(c_verbosi...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(adreg=0,alumodereg=0,ca...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=18,length=0)\]
Compiling architecture rtl of entity floating_point_v7_1_14.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=25,b_wi...]
Compiling architecture synth of entity floating_point_v7_1_14.multadd [\multadd(c_xdevicefamily="artix7...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=7,length=3)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=8,length=6)\]
Compiling architecture rtl of entity floating_point_v7_1_14.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=25,b_wi...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=26)\]
Compiling architecture synth of entity floating_point_v7_1_14.multadd [\multadd(c_xdevicefamily="artix7...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=22,length=10,fast_i...]
Compiling architecture synth of entity floating_point_v7_1_14.flt_recip_eval [\flt_recip_eval(c_xdevicefamily=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=23,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=46,fast_input=true)...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(alumodereg=0,a_input="C...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.op_resize [\op_resize(ai_width=29,bi_width=...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.dsp [\dsp(c_xdevicefamily="artix7",c_...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=46)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=11,length=4,fast_in...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=57,length=0)\]
Compiling architecture synth of entity floating_point_v7_1_14.multadd [\multadd(c_xdevicefamily="artix7...]
Compiling architecture synth of entity floating_point_v7_1_14.flt_recip_postprocess [\flt_recip_postprocess(c_xdevice...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=9,length=30)\]
Compiling architecture rtl of entity floating_point_v7_1_14.special_detect [\special_detect(c_xdevicefamily=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=2,length=29,fast_in...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(length=29,fast_input=true...]
Compiling architecture synth of entity floating_point_v7_1_14.flt_recip_specialcase [\flt_recip_specialcase(c_xdevice...]
Compiling architecture synth of entity floating_point_v7_1_14.flt_recip_recomb [\flt_recip_recomb(c_xdevicefamil...]
Compiling architecture synth of entity floating_point_v7_1_14.flt_recip [\flt_recip(c_xdevicefamily="arti...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture xilinx of entity floating_point_v7_1_14.floating_point_v7_1_14_viv [\floating_point_v7_1_14_viv(c_xd...]
Compiling architecture xilinx of entity floating_point_v7_1_14.floating_point_v7_1_14 [\floating_point_v7_1_14(c_xdevic...]
Compiling module xil_defaultlib.floating_point_re_sqrt
Compiling module xil_defaultlib.vec_reciprocal_square_root
Compiling module xil_defaultlib.vec_normalize
Compiling module xil_defaultlib.vec_multiply
Compiling module xil_defaultlib.vec_less_than
Compiling module xil_defaultlib.vec_max
Compiling module xil_defaultlib.get_pixel_color_default
Compiling module xil_defaultlib.get_pixel_color_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot get_pixel_color_tb_behav
execute_script: Time (s): cpu = 00:01:45 ; elapsed = 00:00:39 . Memory (MB): peak = 8327.152 ; gain = 0.000 ; free physical = 3040 ; free virtual = 10859
INFO: [USF-XSim-69] 'elaborate' step finished in '40' seconds
launch_simulation: Time (s): cpu = 00:01:46 ; elapsed = 00:00:40 . Memory (MB): peak = 8327.152 ; gain = 0.000 ; free physical = 3040 ; free virtual = 10859
Time resolution is 1 ps
Starting Sim
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/ex_to_float/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/ey_to_float/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/ez_to_float/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/ray_vec_scale/mult_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/ray_vec_scale/mult_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/ray_vec_scale/mult_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/should_render_arrow_mod/scaled_sub_0_sub/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/should_render_arrow_mod/scaled_sub_1_sub/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/should_render_arrow_mod/scaled_sub_comp_lte/mod/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/should_render_arrow_mod/block_pos_normalized_sub/sub_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/should_render_arrow_mod/block_pos_normalized_sub/sub_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/should_render_arrow_mod/block_pos_normalized_sub/sub_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/should_render_arrow_mod/add_a_ray/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/should_render_arrow_mod/add_a_block/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/should_render_arrow_mod/sub_c_ray/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/should_render_arrow_mod/sub_a_block/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/should_render_arrow_mod/add_ud_0/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/should_render_arrow_mod/add_ud_1/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/should_render_arrow_mod/add_lr_0/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/should_render_arrow_mod/add_lr_1/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/should_render_arrow_mod/lt_region_a/mod/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/should_render_arrow_mod/lt_region_c/mod/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/should_render_arrow_mod/lt_ud_0/mod/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/should_render_arrow_mod/lt_ud_1/mod/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/should_render_arrow_mod/lt_lr_0/mod/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/should_render_arrow_mod/lt_lr_1/mod/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/should_render_arrow_mod/x_ray_block_less_than_lt/mod/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/should_render_arrow_mod/y_ray_block_less_than_lt/mod/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/new_origin_add/add_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/new_origin_add/add_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/new_origin_add/add_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/normal_sub/sub_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/normal_sub/sub_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/normal_sub/sub_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/normalize_normal/mod/dot/mult_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/normalize_normal/mod/dot/mult_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/normalize_normal/mod/dot/mult_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/normalize_normal/mod/dot/add_xy/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/normalize_normal/mod/dot/add_z0/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/normalize_normal/mod/dot/add_xyz/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/normalize_normal/mod/mod/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/normalize_normal/mod2/mult_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/normalize_normal/mod2/mult_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/normalize_normal/mod2/mult_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[0].dist_sub/sub_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[0].dist_sub/sub_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[0].dist_sub/sub_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[0].ray_dir_normalize/mod/dot/mult_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[0].ray_dir_normalize/mod/dot/mult_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[0].ray_dir_normalize/mod/dot/mult_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[0].ray_dir_normalize/mod/dot/add_xy/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[0].ray_dir_normalize/mod/dot/add_z0/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[0].ray_dir_normalize/mod/dot/add_xyz/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[0].ray_dir_normalize/mod/mod/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[0].ray_dir_normalize/mod2/mult_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[0].ray_dir_normalize/mod2/mult_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[0].ray_dir_normalize/mod2/mult_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[0].lambert_dot/mult_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[0].lambert_dot/mult_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[0].lambert_dot/mult_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[0].lambert_dot/add_xy/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[0].lambert_dot/add_z0/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[0].lambert_dot/add_xyz/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[0].light_intense_mat_mult_multiply/multiply_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[0].light_intense_mat_mult_multiply/multiply_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[0].light_intense_mat_mult_multiply/multiply_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[0].lambert_scale_multiply/multiply_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[0].lambert_scale_multiply/multiply_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[0].lambert_scale_multiply/multiply_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[1].dist_sub/sub_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[1].dist_sub/sub_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[1].dist_sub/sub_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[1].ray_dir_normalize/mod/dot/mult_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[1].ray_dir_normalize/mod/dot/mult_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[1].ray_dir_normalize/mod/dot/mult_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[1].ray_dir_normalize/mod/dot/add_xy/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[1].ray_dir_normalize/mod/dot/add_z0/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[1].ray_dir_normalize/mod/dot/add_xyz/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[1].ray_dir_normalize/mod/mod/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[1].ray_dir_normalize/mod2/mult_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[1].ray_dir_normalize/mod2/mult_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[1].ray_dir_normalize/mod2/mult_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[1].lambert_dot/mult_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[1].lambert_dot/mult_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[1].lambert_dot/mult_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[1].lambert_dot/add_xy/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[1].lambert_dot/add_z0/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[1].lambert_dot/add_xyz/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[1].light_intense_mat_mult_multiply/multiply_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[1].light_intense_mat_mult_multiply/multiply_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[1].light_intense_mat_mult_multiply/multiply_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[1].lambert_scale_multiply/multiply_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[1].lambert_scale_multiply/multiply_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[1].lambert_scale_multiply/multiply_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[2].dist_sub/sub_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[2].dist_sub/sub_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[2].dist_sub/sub_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[2].ray_dir_normalize/mod/dot/mult_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[2].ray_dir_normalize/mod/dot/mult_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[2].ray_dir_normalize/mod/dot/mult_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[2].ray_dir_normalize/mod/dot/add_xy/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[2].ray_dir_normalize/mod/dot/add_z0/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[2].ray_dir_normalize/mod/dot/add_xyz/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[2].ray_dir_normalize/mod/mod/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[2].ray_dir_normalize/mod2/mult_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[2].ray_dir_normalize/mod2/mult_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[2].ray_dir_normalize/mod2/mult_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[2].lambert_dot/mult_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[2].lambert_dot/mult_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[2].lambert_dot/mult_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[2].lambert_dot/add_xy/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[2].lambert_dot/add_z0/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[2].lambert_dot/add_xyz/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[2].light_intense_mat_mult_multiply/multiply_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[2].light_intense_mat_mult_multiply/multiply_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[2].light_intense_mat_mult_multiply/multiply_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[2].lambert_scale_multiply/multiply_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[2].lambert_scale_multiply/multiply_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[2].lambert_scale_multiply/multiply_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/r_total_0_add/add_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/r_total_0_add/add_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/r_total_0_add/add_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/r_total_add/add_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/r_total_add/add_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/r_total_add/add_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/min_rgb_max/less_than/mod_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/min_rgb_max/less_than/mod_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/min_rgb_max/less_than/mod_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 115 ns  Iteration: 4  Process: /get_pixel_color_tb/mod/normalize_normal/mod/dot/add_xy/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /media/koops/VIVADO/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 115 ns  Iteration: 4  Process: /get_pixel_color_tb/mod/genblk1[0].ray_dir_normalize/mod/dot/add_xy/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /media/koops/VIVADO/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 115 ns  Iteration: 4  Process: /get_pixel_color_tb/mod/genblk1[1].ray_dir_normalize/mod/dot/add_xy/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /media/koops/VIVADO/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 115 ns  Iteration: 4  Process: /get_pixel_color_tb/mod/genblk1[2].ray_dir_normalize/mod/dot/add_xy/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /media/koops/VIVADO/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
SHOULD_RENDER? 0
SHOULD_RENDER? 1
SHOULD_RENDER_DELAY? 0
SHOULD_RENDER_DELAY? 1
OUTPUT         342: 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000
OUTPUT         343: 00000000000000000000000000000001 00000000000000000000000000000000 00000000000000000000000000000000
relaunch_sim: Time (s): cpu = 00:01:54 ; elapsed = 00:00:46 . Memory (MB): peak = 8327.152 ; gain = 0.000 ; free physical = 2935 ; free virtual = 10737
relaunch_sim
Command: launch_simulation -step compile -simset float_test -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'get_pixel_color_tb'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/media/koops/VIVADO/float_ip/float_testing_vivado/float_testing_vivado.sim/float_test/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'float_test'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/media/koops/VIVADO/float_ip/float_testing_vivado/float_testing_vivado.sim/float_test/behav/xsim'
xvlog --incr --relax -L uvm -prj get_pixel_color_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/media/koops/VIVADO/huah_cubed_3drender/src/float_functions.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vec_reciprocal_square_root
INFO: [VRFC 10-311] analyzing module vec_scale
INFO: [VRFC 10-311] analyzing module vec_add
INFO: [VRFC 10-311] analyzing module vec_divide
INFO: [VRFC 10-311] analyzing module vec_multiply
INFO: [VRFC 10-311] analyzing module vec_sub
INFO: [VRFC 10-311] analyzing module vec_dot
INFO: [VRFC 10-311] analyzing module vec_normalize
INFO: [VRFC 10-311] analyzing module float_less_than
INFO: [VRFC 10-311] analyzing module vec_less_than
INFO: [VRFC 10-311] analyzing module float_less_than_equal
INFO: [VRFC 10-311] analyzing module float_equals
INFO: [VRFC 10-311] analyzing module vec_comp
INFO: [VRFC 10-311] analyzing module vec_max
INFO: [VRFC 10-311] analyzing module vec_min
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/media/koops/VIVADO/huah_cubed_3drender/src/get_pixel_color.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module get_pixel_color
INFO: [VRFC 10-311] analyzing module get_pixel_color_should_draw_arrow
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/media/koops/VIVADO/huah_cubed_3drender/sim/get_pixel_color_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module get_pixel_color_tb
xvhdl --incr --relax -prj get_pixel_color_tb_vhdl.prj
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
Command: launch_simulation -step elaborate -simset float_test -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'get_pixel_color_tb'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/media/koops/VIVADO/float_ip/float_testing_vivado/float_testing_vivado.sim/float_test/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'float_test'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/media/koops/VIVADO/float_ip/float_testing_vivado/float_testing_vivado.sim/float_test/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L xbip_utils_v3_0_10 -L axi_utils_v2_0_6 -L xbip_pipe_v3_0_6 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_dsp48_addsub_v3_0_6 -L xbip_dsp48_multadd_v3_0_6 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_18 -L floating_point_v7_1_14 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot get_pixel_color_tb_behav xil_defaultlib.get_pixel_color_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2022.1
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /media/koops/VIVADO/Vivado/2022.1/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L xbip_utils_v3_0_10 -L axi_utils_v2_0_6 -L xbip_pipe_v3_0_6 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_dsp48_addsub_v3_0_6 -L xbip_dsp48_multadd_v3_0_6 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_18 -L floating_point_v7_1_14 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot get_pixel_color_tb_behav xil_defaultlib.get_pixel_color_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'rgb_valid' [/media/koops/VIVADO/huah_cubed_3drender/sim/get_pixel_color_tb.sv:64]
WARNING: [VRFC 10-3091] actual bit length 64 differs from formal bit length 32 for port 's_axis_a_tdata' [/media/koops/VIVADO/huah_cubed_3drender/src/get_pixel_color.sv:49]
WARNING: [VRFC 10-3091] actual bit length 64 differs from formal bit length 32 for port 's_axis_a_tdata' [/media/koops/VIVADO/huah_cubed_3drender/src/get_pixel_color.sv:59]
WARNING: [VRFC 10-3091] actual bit length 64 differs from formal bit length 32 for port 's_axis_a_tdata' [/media/koops/VIVADO/huah_cubed_3drender/src/get_pixel_color.sv:69]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package floating_point_v7_1_14.floating_point_v7_1_14_viv_comp
Compiling package ieee.numeric_std
Compiling package xbip_utils_v3_0_10.xbip_utils_v3_0_10_pkg
Compiling package axi_utils_v2_0_6.axi_utils_v2_0_6_pkg
Compiling package floating_point_v7_1_14.floating_point_v7_1_14_consts
Compiling package ieee.math_real
Compiling package floating_point_v7_1_14.floating_point_v7_1_14_exp_table...
Compiling package mult_gen_v12_0_18.mult_gen_v12_0_18_pkg
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_signed
Compiling package floating_point_v7_1_14.floating_point_v7_1_14_pkg
Compiling package floating_point_v7_1_14.flt_utils
Compiling package floating_point_v7_1_14.vt2mutils
Compiling package floating_point_v7_1_14.vt2mcomps
Compiling package unisim.vcomponents
Compiling package xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv_comp
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package mult_gen_v12_0_18.dsp_pkg
Compiling package floating_point_v7_1_14.flt_recipsqrt_sp_sqrt_r_rom
Compiling architecture muxcy_v of entity unisim.MUXCY [muxcy_default]
Compiling architecture xorcy_v of entity unisim.XORCY [xorcy_default]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=31,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=32)\]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=4)\]
Compiling architecture rtl of entity floating_point_v7_1_14.norm_zero_det [\norm_zero_det(data_width=7,norm...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=4,fast_input=true)\]
Compiling architecture rtl of entity floating_point_v7_1_14.mux4 [\mux4(c_xdevicefamily="artix7",w...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=2,length=2)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(fast_input=true)\]
Compiling architecture rtl of entity floating_point_v7_1_14.mux4 [\mux4(c_xdevicefamily="artix7",w...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=2)\]
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture fde_v of entity unisim.FDE [fde_default]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=8,length=0,fast_inp...]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [delay_default]
Compiling architecture rtl of entity floating_point_v7_1_14.lead_zero_encode [\lead_zero_encode(c_xdevicefamil...]
Compiling architecture rtl of entity floating_point_v7_1_14.shift_msb_first [\shift_msb_first(a_width=32,resu...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=8)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=8,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=11,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=12)\]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=11)\]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=14,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=25,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=3,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=2,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=2,length=0,fast_inp...]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture rtl of entity floating_point_v7_1_14.flt_round_bit [\flt_round_bit(c_xdevicefamily="...]
Compiling architecture rtl of entity floating_point_v7_1_14.renorm_and_round_logic [\renorm_and_round_logic(c_xdevic...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(length=5)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(length=2)\]
Compiling architecture synth of entity floating_point_v7_1_14.fix_to_flt_conv_exp [\fix_to_flt_conv_exp(c_xdevicefa...]
Compiling architecture synth of entity floating_point_v7_1_14.flt_dec_op [\flt_dec_op(c_xdevicefamily="art...]
Compiling architecture struct of entity floating_point_v7_1_14.fix_to_flt_conv [\fix_to_flt_conv(c_xdevicefamily...]
Compiling module unisims_ver.x_lut1_mux2
Compiling module unisims_ver.LUT1
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=32,length=0)\]
Compiling architecture xilinx of entity floating_point_v7_1_14.floating_point_v7_1_14_viv [\floating_point_v7_1_14_viv(c_xd...]
Compiling architecture xilinx of entity floating_point_v7_1_14.floating_point_v7_1_14 [\floating_point_v7_1_14(c_xdevic...]
Compiling module xil_defaultlib.floating_point_sint32_to_float
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=26,fast_input=true)...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=2,fast_input=true)\]
Compiling architecture xilinx of entity mult_gen_v12_0_18.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(alumodereg=0,carryinreg...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(a_input="CASCADE",bcasc...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.op_resize [\op_resize(ai_width=24,bi_width=...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.dsp [\dsp(c_xdevicefamily="artix7",c_...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.mult_gen_v12_0_18_viv [\mult_gen_v12_0_18_viv(c_verbosi...]
Compiling architecture rtl of entity floating_point_v7_1_14.fix_mult_xx [\fix_mult_xx(c_xdevicefamily="ar...]
Compiling architecture rtl of entity floating_point_v7_1_14.fix_mult [\fix_mult(c_xdevicefamily="artix...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=7)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=8,fast_input=true)\]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=4,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_14.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture rtl of entity floating_point_v7_1_14.special_detect [\special_detect(c_xdevicefamily=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(length=4)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=2,length=4,fast_inp...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(length=4,fast_input=true)...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(length=6,fast_input=true)...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=4,length=4,fast_inp...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=8,length=4)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(length=2,fast_input=true)...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=3,fast_input=true)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=4,length=2,fast_inp...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=14)\]
Compiling architecture rtl of entity floating_point_v7_1_14.flt_mult_exp [\flt_mult_exp(c_xdevicefamily="a...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=8,length=2)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=12,length=2,fast_in...]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=12,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=25,length=0,fast_in...]
Compiling architecture rtl of entity floating_point_v7_1_14.flt_round_bit [\flt_round_bit(c_xdevicefamily="...]
Compiling architecture rtl of entity floating_point_v7_1_14.renorm_and_round_logic [\renorm_and_round_logic(c_xdevic...]
Compiling architecture rtl of entity floating_point_v7_1_14.flt_mult_round [\flt_mult_round(c_xdevicefamily=...]
Compiling architecture synth of entity floating_point_v7_1_14.flt_dec_op_lat [\flt_dec_op_lat(c_xdevicefamily=...]
Compiling architecture rtl of entity floating_point_v7_1_14.flt_mult [\flt_mult(c_xdevicefamily="artix...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture xilinx of entity floating_point_v7_1_14.floating_point_v7_1_14_viv [\floating_point_v7_1_14_viv(c_xd...]
Compiling architecture xilinx of entity floating_point_v7_1_14.floating_point_v7_1_14 [\floating_point_v7_1_14(c_xdevic...]
Compiling module xil_defaultlib.floating_point_multiply
Compiling module xil_defaultlib.vec_scale
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=7,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_14.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=24,length=2,fast_in...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=16)\]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(mask="11111111000000000...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=48,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=24,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=16,length=0)\]
Compiling architecture rtl of entity floating_point_v7_1_14.dsp48e1_wrapper [\dsp48e1_wrapper(c_part="xc7a100...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(length=3)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=13,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=27,length=0)\]
Compiling architecture synth of entity floating_point_v7_1_14.align_add_dsp48e1_sgl [\align_add_dsp48e1_sgl(c_xdevice...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000001111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000000000...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=27)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=5)\]
Compiling architecture rtl of entity floating_point_v7_1_14.lead_zero_encode_shift [\lead_zero_encode_shift(ab_fw=24...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=3)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111110010101001011...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00010001010111110000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11101110101000001111...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=2,adreg=0,areg...]
Compiling architecture rtl of entity floating_point_v7_1_14.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=24,c_wi...]
Compiling architecture rtl of entity floating_point_v7_1_14.norm_and_round_dsp48e1_sgl [\norm_and_round_dsp48e1_sgl(c_mu...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10011001100110011001...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111000000001111...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=9,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=9)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=9,length=5)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=10)\]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_14.compare_gt [\compare_gt(c_xdevicefamily="art...]
Compiling architecture synth of entity floating_point_v7_1_14.compare [\compare(c_xdevicefamily="artix7...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=2,length=8,fast_inp...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(length=9,fast_input=true)...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(length=8,fast_input=true)...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(length=3,fast_input=true)...]
Compiling architecture rtl of entity floating_point_v7_1_14.flt_add_exp_sp [\flt_add_exp_sp(c_xdevicefamily=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=23)\]
Compiling architecture rtl of entity floating_point_v7_1_14.flt_add_dsp [\flt_add_dsp(c_xdevicefamily="ar...]
Compiling architecture rtl of entity floating_point_v7_1_14.flt_add [\flt_add(c_xdevicefamily="artix7...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture xilinx of entity floating_point_v7_1_14.floating_point_v7_1_14_viv [\floating_point_v7_1_14_viv(c_xd...]
Compiling architecture xilinx of entity floating_point_v7_1_14.floating_point_v7_1_14 [\floating_point_v7_1_14(c_xdevic...]
Compiling module xil_defaultlib.floating_point_sub
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_14.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_14.compare_ne_im [\compare_ne_im(c_xdevicefamily="...]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_14.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_14.compare_eq [\compare_eq(c_xdevicefamily="art...]
Compiling architecture rtl of entity floating_point_v7_1_14.fp_cmp [\fp_cmp(c_xdevicefamily="artix7"...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture xilinx of entity floating_point_v7_1_14.floating_point_v7_1_14_viv [\floating_point_v7_1_14_viv(c_xd...]
Compiling architecture xilinx of entity floating_point_v7_1_14.floating_point_v7_1_14 [\floating_point_v7_1_14(c_xdevic...]
Compiling module xil_defaultlib.floating_point_lte
Compiling module xil_defaultlib.float_less_than_equal
Compiling module xil_defaultlib.vec_sub
Compiling architecture rtl of entity floating_point_v7_1_14.flt_add [\flt_add(c_xdevicefamily="artix7...]
Compiling architecture xilinx of entity floating_point_v7_1_14.floating_point_v7_1_14_viv [\floating_point_v7_1_14_viv(c_xd...]
Compiling architecture xilinx of entity floating_point_v7_1_14.floating_point_v7_1_14 [\floating_point_v7_1_14(c_xdevic...]
Compiling module xil_defaultlib.floating_point_add
Compiling architecture xilinx of entity floating_point_v7_1_14.floating_point_v7_1_14_viv [\floating_point_v7_1_14_viv(c_xd...]
Compiling architecture xilinx of entity floating_point_v7_1_14.floating_point_v7_1_14 [\floating_point_v7_1_14(c_xdevic...]
Compiling module xil_defaultlib.floating_point_lt
Compiling module xil_defaultlib.float_less_than
Compiling module xil_defaultlib.get_pixel_color_should_draw_arro...
Compiling module xil_defaultlib.vec_add
Compiling module xil_defaultlib.vec_dot
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(length=25)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=8,length=13)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=28)\]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(alumodereg=0,bcascreg=2...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=10,length=0)\]
Compiling architecture rtl of entity floating_point_v7_1_14.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=10,b_wi...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.op_resize [\op_resize(ai_width=10,bi_width=...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.dsp [\dsp(c_xdevicefamily="artix7",c_...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.mult_gen_v12_0_18_viv [\mult_gen_v12_0_18_viv(c_verbosi...]
Compiling architecture synth of entity floating_point_v7_1_14.flt_recip_approx [\flt_recip_approx(c_xdevicefamil...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=7,length=4)\]
Compiling architecture xilinx of entity mult_gen_v12_0_18.op_resize [\op_resize(ai_width=8,bi_width=8...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.dsp [\dsp(c_xdevicefamily="artix7",c_...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.mult_gen_v12_0_18_viv [\mult_gen_v12_0_18_viv(c_verbosi...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=8,length=3)\]
Compiling architecture synth of entity floating_point_v7_1_14.flt_recip_nr [\flt_recip_nr(c_xdevicefamily="a...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=23,length=12)\]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(alumodereg=0,carryinreg...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.op_resize [\op_resize(ai_width=25,bi_width=...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.dsp [\dsp(c_xdevicefamily="artix7",c_...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=34)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=34,length=0)\]
Compiling architecture synth of entity floating_point_v7_1_14.multadd [\multadd(c_xdevicefamily="artix7...]
Compiling architecture synth of entity floating_point_v7_1_14.flt_recip_reduction_calc [\flt_recip_reduction_calc(c_xdev...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.op_resize [\op_resize(ai_width=8,bi_width=8...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.dsp [\dsp(c_xdevicefamily="artix7",c_...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.mult_gen_v12_0_18_viv [\mult_gen_v12_0_18_viv(c_verbosi...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(adreg=0,alumodereg=0,ca...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=18,length=0)\]
Compiling architecture rtl of entity floating_point_v7_1_14.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=25,b_wi...]
Compiling architecture synth of entity floating_point_v7_1_14.multadd [\multadd(c_xdevicefamily="artix7...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=7,length=3)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=8,length=6)\]
Compiling architecture rtl of entity floating_point_v7_1_14.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=25,b_wi...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=26)\]
Compiling architecture synth of entity floating_point_v7_1_14.multadd [\multadd(c_xdevicefamily="artix7...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=22,length=10,fast_i...]
Compiling architecture synth of entity floating_point_v7_1_14.flt_recip_eval [\flt_recip_eval(c_xdevicefamily=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=23,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=46,fast_input=true)...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(alumodereg=0,a_input="C...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.op_resize [\op_resize(ai_width=29,bi_width=...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.dsp [\dsp(c_xdevicefamily="artix7",c_...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=46)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=11,length=4,fast_in...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=57,length=0)\]
Compiling architecture synth of entity floating_point_v7_1_14.multadd [\multadd(c_xdevicefamily="artix7...]
Compiling architecture synth of entity floating_point_v7_1_14.flt_recip_postprocess [\flt_recip_postprocess(c_xdevice...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=9,length=30)\]
Compiling architecture rtl of entity floating_point_v7_1_14.special_detect [\special_detect(c_xdevicefamily=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=2,length=29,fast_in...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(length=29,fast_input=true...]
Compiling architecture synth of entity floating_point_v7_1_14.flt_recip_specialcase [\flt_recip_specialcase(c_xdevice...]
Compiling architecture synth of entity floating_point_v7_1_14.flt_recip_recomb [\flt_recip_recomb(c_xdevicefamil...]
Compiling architecture synth of entity floating_point_v7_1_14.flt_recip [\flt_recip(c_xdevicefamily="arti...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture xilinx of entity floating_point_v7_1_14.floating_point_v7_1_14_viv [\floating_point_v7_1_14_viv(c_xd...]
Compiling architecture xilinx of entity floating_point_v7_1_14.floating_point_v7_1_14 [\floating_point_v7_1_14(c_xdevic...]
Compiling module xil_defaultlib.floating_point_re_sqrt
Compiling module xil_defaultlib.vec_reciprocal_square_root
Compiling module xil_defaultlib.vec_normalize
Compiling module xil_defaultlib.vec_multiply
Compiling module xil_defaultlib.vec_less_than
Compiling module xil_defaultlib.vec_max
Compiling module xil_defaultlib.get_pixel_color_default
Compiling module xil_defaultlib.get_pixel_color_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot get_pixel_color_tb_behav
execute_script: Time (s): cpu = 00:01:52 ; elapsed = 00:00:44 . Memory (MB): peak = 8343.160 ; gain = 0.000 ; free physical = 2980 ; free virtual = 10780
INFO: [USF-XSim-69] 'elaborate' step finished in '43' seconds
launch_simulation: Time (s): cpu = 00:01:53 ; elapsed = 00:00:44 . Memory (MB): peak = 8343.160 ; gain = 0.000 ; free physical = 2980 ; free virtual = 10780
Time resolution is 1 ps
Starting Sim
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/ex_to_float/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/ey_to_float/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/ez_to_float/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/ray_vec_scale/mult_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/ray_vec_scale/mult_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/ray_vec_scale/mult_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/should_render_arrow_mod/scaled_sub_0_sub/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/should_render_arrow_mod/scaled_sub_1_sub/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/should_render_arrow_mod/scaled_sub_comp_lte/mod/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/should_render_arrow_mod/block_pos_normalized_sub/sub_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/should_render_arrow_mod/block_pos_normalized_sub/sub_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/should_render_arrow_mod/block_pos_normalized_sub/sub_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/should_render_arrow_mod/add_a_ray/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/should_render_arrow_mod/add_a_block/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/should_render_arrow_mod/sub_c_ray/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/should_render_arrow_mod/sub_a_block/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/should_render_arrow_mod/add_ud_0/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/should_render_arrow_mod/add_ud_1/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/should_render_arrow_mod/add_lr_0/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/should_render_arrow_mod/add_lr_1/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/should_render_arrow_mod/lt_region_a/mod/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/should_render_arrow_mod/lt_region_c/mod/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/should_render_arrow_mod/lt_ud_0/mod/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/should_render_arrow_mod/lt_ud_1/mod/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/should_render_arrow_mod/lt_lr_0/mod/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/should_render_arrow_mod/lt_lr_1/mod/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/should_render_arrow_mod/x_ray_block_less_than_lt/mod/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/should_render_arrow_mod/y_ray_block_less_than_lt/mod/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/new_origin_add/add_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/new_origin_add/add_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/new_origin_add/add_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/normal_sub/sub_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/normal_sub/sub_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/normal_sub/sub_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/normalize_normal/mod/dot/mult_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/normalize_normal/mod/dot/mult_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/normalize_normal/mod/dot/mult_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/normalize_normal/mod/dot/add_xy/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/normalize_normal/mod/dot/add_z0/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/normalize_normal/mod/dot/add_xyz/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/normalize_normal/mod/mod/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/normalize_normal/mod2/mult_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/normalize_normal/mod2/mult_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/normalize_normal/mod2/mult_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[0].dist_sub/sub_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[0].dist_sub/sub_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[0].dist_sub/sub_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[0].ray_dir_normalize/mod/dot/mult_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[0].ray_dir_normalize/mod/dot/mult_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[0].ray_dir_normalize/mod/dot/mult_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[0].ray_dir_normalize/mod/dot/add_xy/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[0].ray_dir_normalize/mod/dot/add_z0/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[0].ray_dir_normalize/mod/dot/add_xyz/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[0].ray_dir_normalize/mod/mod/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[0].ray_dir_normalize/mod2/mult_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[0].ray_dir_normalize/mod2/mult_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[0].ray_dir_normalize/mod2/mult_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[0].lambert_dot/mult_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[0].lambert_dot/mult_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[0].lambert_dot/mult_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[0].lambert_dot/add_xy/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[0].lambert_dot/add_z0/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[0].lambert_dot/add_xyz/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[0].light_intense_mat_mult_multiply/multiply_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[0].light_intense_mat_mult_multiply/multiply_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[0].light_intense_mat_mult_multiply/multiply_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[0].lambert_scale_multiply/multiply_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[0].lambert_scale_multiply/multiply_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[0].lambert_scale_multiply/multiply_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[1].dist_sub/sub_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[1].dist_sub/sub_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[1].dist_sub/sub_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[1].ray_dir_normalize/mod/dot/mult_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[1].ray_dir_normalize/mod/dot/mult_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[1].ray_dir_normalize/mod/dot/mult_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[1].ray_dir_normalize/mod/dot/add_xy/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[1].ray_dir_normalize/mod/dot/add_z0/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[1].ray_dir_normalize/mod/dot/add_xyz/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[1].ray_dir_normalize/mod/mod/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[1].ray_dir_normalize/mod2/mult_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[1].ray_dir_normalize/mod2/mult_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[1].ray_dir_normalize/mod2/mult_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[1].lambert_dot/mult_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[1].lambert_dot/mult_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[1].lambert_dot/mult_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[1].lambert_dot/add_xy/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[1].lambert_dot/add_z0/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[1].lambert_dot/add_xyz/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[1].light_intense_mat_mult_multiply/multiply_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[1].light_intense_mat_mult_multiply/multiply_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[1].light_intense_mat_mult_multiply/multiply_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[1].lambert_scale_multiply/multiply_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[1].lambert_scale_multiply/multiply_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[1].lambert_scale_multiply/multiply_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[2].dist_sub/sub_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[2].dist_sub/sub_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[2].dist_sub/sub_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[2].ray_dir_normalize/mod/dot/mult_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[2].ray_dir_normalize/mod/dot/mult_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[2].ray_dir_normalize/mod/dot/mult_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[2].ray_dir_normalize/mod/dot/add_xy/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[2].ray_dir_normalize/mod/dot/add_z0/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[2].ray_dir_normalize/mod/dot/add_xyz/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[2].ray_dir_normalize/mod/mod/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[2].ray_dir_normalize/mod2/mult_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[2].ray_dir_normalize/mod2/mult_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[2].ray_dir_normalize/mod2/mult_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[2].lambert_dot/mult_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[2].lambert_dot/mult_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[2].lambert_dot/mult_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[2].lambert_dot/add_xy/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[2].lambert_dot/add_z0/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[2].lambert_dot/add_xyz/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[2].light_intense_mat_mult_multiply/multiply_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[2].light_intense_mat_mult_multiply/multiply_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[2].light_intense_mat_mult_multiply/multiply_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[2].lambert_scale_multiply/multiply_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[2].lambert_scale_multiply/multiply_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[2].lambert_scale_multiply/multiply_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/r_total_0_add/add_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/r_total_0_add/add_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/r_total_0_add/add_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/r_total_add/add_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/r_total_add/add_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/r_total_add/add_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/min_rgb_max/less_than/mod_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/min_rgb_max/less_than/mod_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/min_rgb_max/less_than/mod_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 115 ns  Iteration: 4  Process: /get_pixel_color_tb/mod/normalize_normal/mod/dot/add_xy/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /media/koops/VIVADO/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 115 ns  Iteration: 4  Process: /get_pixel_color_tb/mod/genblk1[0].ray_dir_normalize/mod/dot/add_xy/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /media/koops/VIVADO/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 115 ns  Iteration: 4  Process: /get_pixel_color_tb/mod/genblk1[1].ray_dir_normalize/mod/dot/add_xy/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /media/koops/VIVADO/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 115 ns  Iteration: 4  Process: /get_pixel_color_tb/mod/genblk1[2].ray_dir_normalize/mod/dot/add_xy/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /media/koops/VIVADO/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 335 ns  Iteration: 4  Process: /get_pixel_color_tb/mod/normal_sub/sub_z/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /media/koops/VIVADO/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
SHOULD_RENDER? 0
SHOULD_RENDER? 1
SHOULD_RENDER_DELAY? 0
SHOULD_RENDER_DELAY? 1
OUTPUT         342: 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000
OUTPUT         343: 00000000000000000000000000000001 00000000000000000000000000000000 00000000000000000000000000000000
relaunch_sim: Time (s): cpu = 00:02:01 ; elapsed = 00:00:52 . Memory (MB): peak = 8343.160 ; gain = 0.000 ; free physical = 2881 ; free virtual = 10683
relaunch_sim
Command: launch_simulation -step compile -simset float_test -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'get_pixel_color_tb'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/media/koops/VIVADO/float_ip/float_testing_vivado/float_testing_vivado.sim/float_test/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'float_test'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/media/koops/VIVADO/float_ip/float_testing_vivado/float_testing_vivado.sim/float_test/behav/xsim'
xvlog --incr --relax -L uvm -prj get_pixel_color_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/media/koops/VIVADO/huah_cubed_3drender/src/float_functions.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vec_reciprocal_square_root
INFO: [VRFC 10-311] analyzing module vec_scale
INFO: [VRFC 10-311] analyzing module vec_add
INFO: [VRFC 10-311] analyzing module vec_divide
INFO: [VRFC 10-311] analyzing module vec_multiply
INFO: [VRFC 10-311] analyzing module vec_sub
INFO: [VRFC 10-311] analyzing module vec_dot
INFO: [VRFC 10-311] analyzing module vec_normalize
INFO: [VRFC 10-311] analyzing module float_less_than
INFO: [VRFC 10-311] analyzing module vec_less_than
INFO: [VRFC 10-311] analyzing module float_less_than_equal
INFO: [VRFC 10-311] analyzing module float_equals
INFO: [VRFC 10-311] analyzing module vec_comp
INFO: [VRFC 10-311] analyzing module vec_max
INFO: [VRFC 10-311] analyzing module vec_min
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/media/koops/VIVADO/huah_cubed_3drender/src/get_pixel_color.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module get_pixel_color
INFO: [VRFC 10-311] analyzing module get_pixel_color_should_draw_arrow
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/media/koops/VIVADO/huah_cubed_3drender/sim/get_pixel_color_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module get_pixel_color_tb
xvhdl --incr --relax -prj get_pixel_color_tb_vhdl.prj
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
Command: launch_simulation -step elaborate -simset float_test -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'get_pixel_color_tb'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/media/koops/VIVADO/float_ip/float_testing_vivado/float_testing_vivado.sim/float_test/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'float_test'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/media/koops/VIVADO/float_ip/float_testing_vivado/float_testing_vivado.sim/float_test/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L xbip_utils_v3_0_10 -L axi_utils_v2_0_6 -L xbip_pipe_v3_0_6 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_dsp48_addsub_v3_0_6 -L xbip_dsp48_multadd_v3_0_6 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_18 -L floating_point_v7_1_14 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot get_pixel_color_tb_behav xil_defaultlib.get_pixel_color_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2022.1
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /media/koops/VIVADO/Vivado/2022.1/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L xbip_utils_v3_0_10 -L axi_utils_v2_0_6 -L xbip_pipe_v3_0_6 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_dsp48_addsub_v3_0_6 -L xbip_dsp48_multadd_v3_0_6 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_18 -L floating_point_v7_1_14 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot get_pixel_color_tb_behav xil_defaultlib.get_pixel_color_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'rgb_valid' [/media/koops/VIVADO/huah_cubed_3drender/sim/get_pixel_color_tb.sv:64]
WARNING: [VRFC 10-3091] actual bit length 64 differs from formal bit length 32 for port 's_axis_a_tdata' [/media/koops/VIVADO/huah_cubed_3drender/src/get_pixel_color.sv:49]
WARNING: [VRFC 10-3091] actual bit length 64 differs from formal bit length 32 for port 's_axis_a_tdata' [/media/koops/VIVADO/huah_cubed_3drender/src/get_pixel_color.sv:59]
WARNING: [VRFC 10-3091] actual bit length 64 differs from formal bit length 32 for port 's_axis_a_tdata' [/media/koops/VIVADO/huah_cubed_3drender/src/get_pixel_color.sv:69]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package floating_point_v7_1_14.floating_point_v7_1_14_viv_comp
Compiling package ieee.numeric_std
Compiling package xbip_utils_v3_0_10.xbip_utils_v3_0_10_pkg
Compiling package axi_utils_v2_0_6.axi_utils_v2_0_6_pkg
Compiling package floating_point_v7_1_14.floating_point_v7_1_14_consts
Compiling package ieee.math_real
Compiling package floating_point_v7_1_14.floating_point_v7_1_14_exp_table...
Compiling package mult_gen_v12_0_18.mult_gen_v12_0_18_pkg
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_signed
Compiling package floating_point_v7_1_14.floating_point_v7_1_14_pkg
Compiling package floating_point_v7_1_14.flt_utils
Compiling package floating_point_v7_1_14.vt2mutils
Compiling package floating_point_v7_1_14.vt2mcomps
Compiling package unisim.vcomponents
Compiling package xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv_comp
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package mult_gen_v12_0_18.dsp_pkg
Compiling package floating_point_v7_1_14.flt_recipsqrt_sp_sqrt_r_rom
Compiling architecture muxcy_v of entity unisim.MUXCY [muxcy_default]
Compiling architecture xorcy_v of entity unisim.XORCY [xorcy_default]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=31,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=32)\]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=4)\]
Compiling architecture rtl of entity floating_point_v7_1_14.norm_zero_det [\norm_zero_det(data_width=7,norm...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=4,fast_input=true)\]
Compiling architecture rtl of entity floating_point_v7_1_14.mux4 [\mux4(c_xdevicefamily="artix7",w...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=2,length=2)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(fast_input=true)\]
Compiling architecture rtl of entity floating_point_v7_1_14.mux4 [\mux4(c_xdevicefamily="artix7",w...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=2)\]
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture fde_v of entity unisim.FDE [fde_default]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=8,length=0,fast_inp...]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [delay_default]
Compiling architecture rtl of entity floating_point_v7_1_14.lead_zero_encode [\lead_zero_encode(c_xdevicefamil...]
Compiling architecture rtl of entity floating_point_v7_1_14.shift_msb_first [\shift_msb_first(a_width=32,resu...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=8)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=8,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=11,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=12)\]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=11)\]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=14,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=25,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=3,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=2,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=2,length=0,fast_inp...]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture rtl of entity floating_point_v7_1_14.flt_round_bit [\flt_round_bit(c_xdevicefamily="...]
Compiling architecture rtl of entity floating_point_v7_1_14.renorm_and_round_logic [\renorm_and_round_logic(c_xdevic...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(length=5)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(length=2)\]
Compiling architecture synth of entity floating_point_v7_1_14.fix_to_flt_conv_exp [\fix_to_flt_conv_exp(c_xdevicefa...]
Compiling architecture synth of entity floating_point_v7_1_14.flt_dec_op [\flt_dec_op(c_xdevicefamily="art...]
Compiling architecture struct of entity floating_point_v7_1_14.fix_to_flt_conv [\fix_to_flt_conv(c_xdevicefamily...]
Compiling module unisims_ver.x_lut1_mux2
Compiling module unisims_ver.LUT1
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=32,length=0)\]
Compiling architecture xilinx of entity floating_point_v7_1_14.floating_point_v7_1_14_viv [\floating_point_v7_1_14_viv(c_xd...]
Compiling architecture xilinx of entity floating_point_v7_1_14.floating_point_v7_1_14 [\floating_point_v7_1_14(c_xdevic...]
Compiling module xil_defaultlib.floating_point_sint32_to_float
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=26,fast_input=true)...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=2,fast_input=true)\]
Compiling architecture xilinx of entity mult_gen_v12_0_18.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(alumodereg=0,carryinreg...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(a_input="CASCADE",bcasc...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.op_resize [\op_resize(ai_width=24,bi_width=...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.dsp [\dsp(c_xdevicefamily="artix7",c_...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.mult_gen_v12_0_18_viv [\mult_gen_v12_0_18_viv(c_verbosi...]
Compiling architecture rtl of entity floating_point_v7_1_14.fix_mult_xx [\fix_mult_xx(c_xdevicefamily="ar...]
Compiling architecture rtl of entity floating_point_v7_1_14.fix_mult [\fix_mult(c_xdevicefamily="artix...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=7)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=8,fast_input=true)\]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=4,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_14.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture rtl of entity floating_point_v7_1_14.special_detect [\special_detect(c_xdevicefamily=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(length=4)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=2,length=4,fast_inp...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(length=4,fast_input=true)...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(length=6,fast_input=true)...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=4,length=4,fast_inp...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=8,length=4)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(length=2,fast_input=true)...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=3,fast_input=true)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=4,length=2,fast_inp...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=14)\]
Compiling architecture rtl of entity floating_point_v7_1_14.flt_mult_exp [\flt_mult_exp(c_xdevicefamily="a...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=8,length=2)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=12,length=2,fast_in...]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=12,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=25,length=0,fast_in...]
Compiling architecture rtl of entity floating_point_v7_1_14.flt_round_bit [\flt_round_bit(c_xdevicefamily="...]
Compiling architecture rtl of entity floating_point_v7_1_14.renorm_and_round_logic [\renorm_and_round_logic(c_xdevic...]
Compiling architecture rtl of entity floating_point_v7_1_14.flt_mult_round [\flt_mult_round(c_xdevicefamily=...]
Compiling architecture synth of entity floating_point_v7_1_14.flt_dec_op_lat [\flt_dec_op_lat(c_xdevicefamily=...]
Compiling architecture rtl of entity floating_point_v7_1_14.flt_mult [\flt_mult(c_xdevicefamily="artix...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture xilinx of entity floating_point_v7_1_14.floating_point_v7_1_14_viv [\floating_point_v7_1_14_viv(c_xd...]
Compiling architecture xilinx of entity floating_point_v7_1_14.floating_point_v7_1_14 [\floating_point_v7_1_14(c_xdevic...]
Compiling module xil_defaultlib.floating_point_multiply
Compiling module xil_defaultlib.vec_scale
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=7,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_14.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=24,length=2,fast_in...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=16)\]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(mask="11111111000000000...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=48,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=24,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=16,length=0)\]
Compiling architecture rtl of entity floating_point_v7_1_14.dsp48e1_wrapper [\dsp48e1_wrapper(c_part="xc7a100...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(length=3)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=13,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=27,length=0)\]
Compiling architecture synth of entity floating_point_v7_1_14.align_add_dsp48e1_sgl [\align_add_dsp48e1_sgl(c_xdevice...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000001111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000000000...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=27)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=5)\]
Compiling architecture rtl of entity floating_point_v7_1_14.lead_zero_encode_shift [\lead_zero_encode_shift(ab_fw=24...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=3)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111110010101001011...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00010001010111110000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11101110101000001111...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=2,adreg=0,areg...]
Compiling architecture rtl of entity floating_point_v7_1_14.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=24,c_wi...]
Compiling architecture rtl of entity floating_point_v7_1_14.norm_and_round_dsp48e1_sgl [\norm_and_round_dsp48e1_sgl(c_mu...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10011001100110011001...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111000000001111...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=9,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=9)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=9,length=5)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=10)\]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_14.compare_gt [\compare_gt(c_xdevicefamily="art...]
Compiling architecture synth of entity floating_point_v7_1_14.compare [\compare(c_xdevicefamily="artix7...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=2,length=8,fast_inp...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(length=9,fast_input=true)...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(length=8,fast_input=true)...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(length=3,fast_input=true)...]
Compiling architecture rtl of entity floating_point_v7_1_14.flt_add_exp_sp [\flt_add_exp_sp(c_xdevicefamily=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=23)\]
Compiling architecture rtl of entity floating_point_v7_1_14.flt_add_dsp [\flt_add_dsp(c_xdevicefamily="ar...]
Compiling architecture rtl of entity floating_point_v7_1_14.flt_add [\flt_add(c_xdevicefamily="artix7...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture xilinx of entity floating_point_v7_1_14.floating_point_v7_1_14_viv [\floating_point_v7_1_14_viv(c_xd...]
Compiling architecture xilinx of entity floating_point_v7_1_14.floating_point_v7_1_14 [\floating_point_v7_1_14(c_xdevic...]
Compiling module xil_defaultlib.floating_point_sub
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_14.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_14.compare_ne_im [\compare_ne_im(c_xdevicefamily="...]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_14.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_14.compare_eq [\compare_eq(c_xdevicefamily="art...]
Compiling architecture rtl of entity floating_point_v7_1_14.fp_cmp [\fp_cmp(c_xdevicefamily="artix7"...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture xilinx of entity floating_point_v7_1_14.floating_point_v7_1_14_viv [\floating_point_v7_1_14_viv(c_xd...]
Compiling architecture xilinx of entity floating_point_v7_1_14.floating_point_v7_1_14 [\floating_point_v7_1_14(c_xdevic...]
Compiling module xil_defaultlib.floating_point_lte
Compiling module xil_defaultlib.float_less_than_equal
Compiling module xil_defaultlib.vec_sub
Compiling architecture rtl of entity floating_point_v7_1_14.flt_add [\flt_add(c_xdevicefamily="artix7...]
Compiling architecture xilinx of entity floating_point_v7_1_14.floating_point_v7_1_14_viv [\floating_point_v7_1_14_viv(c_xd...]
Compiling architecture xilinx of entity floating_point_v7_1_14.floating_point_v7_1_14 [\floating_point_v7_1_14(c_xdevic...]
Compiling module xil_defaultlib.floating_point_add
Compiling architecture xilinx of entity floating_point_v7_1_14.floating_point_v7_1_14_viv [\floating_point_v7_1_14_viv(c_xd...]
Compiling architecture xilinx of entity floating_point_v7_1_14.floating_point_v7_1_14 [\floating_point_v7_1_14(c_xdevic...]
Compiling module xil_defaultlib.floating_point_lt
Compiling module xil_defaultlib.float_less_than
Compiling module xil_defaultlib.get_pixel_color_should_draw_arro...
Compiling module xil_defaultlib.vec_add
Compiling module xil_defaultlib.vec_dot
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(length=25)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=8,length=13)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=28)\]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(alumodereg=0,bcascreg=2...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=10,length=0)\]
Compiling architecture rtl of entity floating_point_v7_1_14.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=10,b_wi...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.op_resize [\op_resize(ai_width=10,bi_width=...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.dsp [\dsp(c_xdevicefamily="artix7",c_...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.mult_gen_v12_0_18_viv [\mult_gen_v12_0_18_viv(c_verbosi...]
Compiling architecture synth of entity floating_point_v7_1_14.flt_recip_approx [\flt_recip_approx(c_xdevicefamil...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=7,length=4)\]
Compiling architecture xilinx of entity mult_gen_v12_0_18.op_resize [\op_resize(ai_width=8,bi_width=8...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.dsp [\dsp(c_xdevicefamily="artix7",c_...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.mult_gen_v12_0_18_viv [\mult_gen_v12_0_18_viv(c_verbosi...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=8,length=3)\]
Compiling architecture synth of entity floating_point_v7_1_14.flt_recip_nr [\flt_recip_nr(c_xdevicefamily="a...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=23,length=12)\]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(alumodereg=0,carryinreg...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.op_resize [\op_resize(ai_width=25,bi_width=...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.dsp [\dsp(c_xdevicefamily="artix7",c_...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=34)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=34,length=0)\]
Compiling architecture synth of entity floating_point_v7_1_14.multadd [\multadd(c_xdevicefamily="artix7...]
Compiling architecture synth of entity floating_point_v7_1_14.flt_recip_reduction_calc [\flt_recip_reduction_calc(c_xdev...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.op_resize [\op_resize(ai_width=8,bi_width=8...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.dsp [\dsp(c_xdevicefamily="artix7",c_...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.mult_gen_v12_0_18_viv [\mult_gen_v12_0_18_viv(c_verbosi...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(adreg=0,alumodereg=0,ca...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=18,length=0)\]
Compiling architecture rtl of entity floating_point_v7_1_14.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=25,b_wi...]
Compiling architecture synth of entity floating_point_v7_1_14.multadd [\multadd(c_xdevicefamily="artix7...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=7,length=3)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=8,length=6)\]
Compiling architecture rtl of entity floating_point_v7_1_14.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=25,b_wi...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=26)\]
Compiling architecture synth of entity floating_point_v7_1_14.multadd [\multadd(c_xdevicefamily="artix7...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=22,length=10,fast_i...]
Compiling architecture synth of entity floating_point_v7_1_14.flt_recip_eval [\flt_recip_eval(c_xdevicefamily=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=23,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=46,fast_input=true)...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(alumodereg=0,a_input="C...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.op_resize [\op_resize(ai_width=29,bi_width=...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.dsp [\dsp(c_xdevicefamily="artix7",c_...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=46)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=11,length=4,fast_in...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=57,length=0)\]
Compiling architecture synth of entity floating_point_v7_1_14.multadd [\multadd(c_xdevicefamily="artix7...]
Compiling architecture synth of entity floating_point_v7_1_14.flt_recip_postprocess [\flt_recip_postprocess(c_xdevice...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=9,length=30)\]
Compiling architecture rtl of entity floating_point_v7_1_14.special_detect [\special_detect(c_xdevicefamily=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=2,length=29,fast_in...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(length=29,fast_input=true...]
Compiling architecture synth of entity floating_point_v7_1_14.flt_recip_specialcase [\flt_recip_specialcase(c_xdevice...]
Compiling architecture synth of entity floating_point_v7_1_14.flt_recip_recomb [\flt_recip_recomb(c_xdevicefamil...]
Compiling architecture synth of entity floating_point_v7_1_14.flt_recip [\flt_recip(c_xdevicefamily="arti...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture xilinx of entity floating_point_v7_1_14.floating_point_v7_1_14_viv [\floating_point_v7_1_14_viv(c_xd...]
Compiling architecture xilinx of entity floating_point_v7_1_14.floating_point_v7_1_14 [\floating_point_v7_1_14(c_xdevic...]
Compiling module xil_defaultlib.floating_point_re_sqrt
Compiling module xil_defaultlib.vec_reciprocal_square_root
Compiling module xil_defaultlib.vec_normalize
Compiling module xil_defaultlib.vec_multiply
Compiling module xil_defaultlib.vec_less_than
Compiling module xil_defaultlib.vec_max
Compiling module xil_defaultlib.get_pixel_color_default
Compiling module xil_defaultlib.get_pixel_color_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot get_pixel_color_tb_behav
execute_script: Time (s): cpu = 00:01:42 ; elapsed = 00:00:39 . Memory (MB): peak = 8431.203 ; gain = 0.000 ; free physical = 3007 ; free virtual = 10825
INFO: [USF-XSim-69] 'elaborate' step finished in '39' seconds
launch_simulation: Time (s): cpu = 00:01:42 ; elapsed = 00:00:39 . Memory (MB): peak = 8431.203 ; gain = 0.000 ; free physical = 3007 ; free virtual = 10825
Time resolution is 1 ps
Starting Sim
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/ex_to_float/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/ey_to_float/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/ez_to_float/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/ray_vec_scale/mult_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/ray_vec_scale/mult_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/ray_vec_scale/mult_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/should_render_arrow_mod/scaled_sub_0_sub/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/should_render_arrow_mod/scaled_sub_1_sub/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/should_render_arrow_mod/scaled_sub_comp_lte/mod/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/should_render_arrow_mod/block_pos_normalized_sub/sub_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/should_render_arrow_mod/block_pos_normalized_sub/sub_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/should_render_arrow_mod/block_pos_normalized_sub/sub_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/should_render_arrow_mod/add_a_ray/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/should_render_arrow_mod/add_a_block/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/should_render_arrow_mod/sub_c_ray/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/should_render_arrow_mod/sub_a_block/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/should_render_arrow_mod/add_ud_0/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/should_render_arrow_mod/add_ud_1/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/should_render_arrow_mod/add_lr_0/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/should_render_arrow_mod/add_lr_1/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/should_render_arrow_mod/lt_region_a/mod/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/should_render_arrow_mod/lt_region_c/mod/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/should_render_arrow_mod/lt_ud_0/mod/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/should_render_arrow_mod/lt_ud_1/mod/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/should_render_arrow_mod/lt_lr_0/mod/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/should_render_arrow_mod/lt_lr_1/mod/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/should_render_arrow_mod/x_ray_block_less_than_lt/mod/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/should_render_arrow_mod/y_ray_block_less_than_lt/mod/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/new_origin_add/add_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/new_origin_add/add_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/new_origin_add/add_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/normal_sub/sub_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/normal_sub/sub_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/normal_sub/sub_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/normalize_normal/mod/dot/mult_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/normalize_normal/mod/dot/mult_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/normalize_normal/mod/dot/mult_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/normalize_normal/mod/dot/add_xy/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/normalize_normal/mod/dot/add_z0/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/normalize_normal/mod/dot/add_xyz/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/normalize_normal/mod/mod/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/normalize_normal/mod2/mult_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/normalize_normal/mod2/mult_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/normalize_normal/mod2/mult_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[0].dist_sub/sub_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[0].dist_sub/sub_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[0].dist_sub/sub_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[0].ray_dir_normalize/mod/dot/mult_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[0].ray_dir_normalize/mod/dot/mult_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[0].ray_dir_normalize/mod/dot/mult_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[0].ray_dir_normalize/mod/dot/add_xy/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[0].ray_dir_normalize/mod/dot/add_z0/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[0].ray_dir_normalize/mod/dot/add_xyz/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[0].ray_dir_normalize/mod/mod/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[0].ray_dir_normalize/mod2/mult_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[0].ray_dir_normalize/mod2/mult_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[0].ray_dir_normalize/mod2/mult_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[0].lambert_dot/mult_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[0].lambert_dot/mult_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[0].lambert_dot/mult_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[0].lambert_dot/add_xy/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[0].lambert_dot/add_z0/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[0].lambert_dot/add_xyz/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[0].light_intense_mat_mult_multiply/multiply_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[0].light_intense_mat_mult_multiply/multiply_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[0].light_intense_mat_mult_multiply/multiply_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[0].lambert_scale_multiply/multiply_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[0].lambert_scale_multiply/multiply_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[0].lambert_scale_multiply/multiply_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[1].dist_sub/sub_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[1].dist_sub/sub_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[1].dist_sub/sub_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[1].ray_dir_normalize/mod/dot/mult_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[1].ray_dir_normalize/mod/dot/mult_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[1].ray_dir_normalize/mod/dot/mult_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[1].ray_dir_normalize/mod/dot/add_xy/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[1].ray_dir_normalize/mod/dot/add_z0/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[1].ray_dir_normalize/mod/dot/add_xyz/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[1].ray_dir_normalize/mod/mod/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[1].ray_dir_normalize/mod2/mult_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[1].ray_dir_normalize/mod2/mult_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[1].ray_dir_normalize/mod2/mult_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[1].lambert_dot/mult_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[1].lambert_dot/mult_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[1].lambert_dot/mult_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[1].lambert_dot/add_xy/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[1].lambert_dot/add_z0/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[1].lambert_dot/add_xyz/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[1].light_intense_mat_mult_multiply/multiply_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[1].light_intense_mat_mult_multiply/multiply_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[1].light_intense_mat_mult_multiply/multiply_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[1].lambert_scale_multiply/multiply_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[1].lambert_scale_multiply/multiply_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[1].lambert_scale_multiply/multiply_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[2].dist_sub/sub_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[2].dist_sub/sub_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[2].dist_sub/sub_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[2].ray_dir_normalize/mod/dot/mult_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[2].ray_dir_normalize/mod/dot/mult_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[2].ray_dir_normalize/mod/dot/mult_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[2].ray_dir_normalize/mod/dot/add_xy/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[2].ray_dir_normalize/mod/dot/add_z0/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[2].ray_dir_normalize/mod/dot/add_xyz/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[2].ray_dir_normalize/mod/mod/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[2].ray_dir_normalize/mod2/mult_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[2].ray_dir_normalize/mod2/mult_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[2].ray_dir_normalize/mod2/mult_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[2].lambert_dot/mult_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[2].lambert_dot/mult_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[2].lambert_dot/mult_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[2].lambert_dot/add_xy/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[2].lambert_dot/add_z0/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[2].lambert_dot/add_xyz/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[2].light_intense_mat_mult_multiply/multiply_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[2].light_intense_mat_mult_multiply/multiply_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[2].light_intense_mat_mult_multiply/multiply_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[2].lambert_scale_multiply/multiply_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[2].lambert_scale_multiply/multiply_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[2].lambert_scale_multiply/multiply_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/r_total_0_add/add_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/r_total_0_add/add_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/r_total_0_add/add_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/r_total_add/add_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/r_total_add/add_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/r_total_add/add_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/min_rgb_max/less_than/mod_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/min_rgb_max/less_than/mod_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/min_rgb_max/less_than/mod_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 115 ns  Iteration: 4  Process: /get_pixel_color_tb/mod/normalize_normal/mod/dot/add_xy/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /media/koops/VIVADO/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 115 ns  Iteration: 4  Process: /get_pixel_color_tb/mod/genblk1[0].ray_dir_normalize/mod/dot/add_xy/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /media/koops/VIVADO/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 115 ns  Iteration: 4  Process: /get_pixel_color_tb/mod/genblk1[1].ray_dir_normalize/mod/dot/add_xy/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /media/koops/VIVADO/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 115 ns  Iteration: 4  Process: /get_pixel_color_tb/mod/genblk1[2].ray_dir_normalize/mod/dot/add_xy/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /media/koops/VIVADO/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 335 ns  Iteration: 4  Process: /get_pixel_color_tb/mod/normal_sub/sub_z/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /media/koops/VIVADO/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
SHOULD_RENDER? 0
SHOULD_RENDER? 1
ORI-RGB 10111111001010001111100110101111 10111111000000000000000000000000 10111111000000000000000000000000
ORI-RGB 00111110000100110100011111111111 10111100100010000110011011001010 10111100100010000110011011001010
RGB 1 0 0
OUTPUT         250: 10111111000000000000000000000000 10111111000000000000000000000000 10111111000000000000000000000000
RGB 1 0 0
OUTPUT         251: 00000000000000000000000000000001 00000000000000000000000000000000 00000000000000000000000000000000
relaunch_sim: Time (s): cpu = 00:01:53 ; elapsed = 00:00:47 . Memory (MB): peak = 8431.203 ; gain = 0.000 ; free physical = 2891 ; free virtual = 10714
relaunch_sim
Command: launch_simulation -step compile -simset float_test -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'get_pixel_color_tb'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/media/koops/VIVADO/float_ip/float_testing_vivado/float_testing_vivado.sim/float_test/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'float_test'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/media/koops/VIVADO/float_ip/float_testing_vivado/float_testing_vivado.sim/float_test/behav/xsim'
xvlog --incr --relax -L uvm -prj get_pixel_color_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/media/koops/VIVADO/huah_cubed_3drender/src/float_functions.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vec_reciprocal_square_root
INFO: [VRFC 10-311] analyzing module vec_scale
INFO: [VRFC 10-311] analyzing module vec_add
INFO: [VRFC 10-311] analyzing module vec_divide
INFO: [VRFC 10-311] analyzing module vec_multiply
INFO: [VRFC 10-311] analyzing module vec_sub
INFO: [VRFC 10-311] analyzing module vec_dot
INFO: [VRFC 10-311] analyzing module vec_normalize
INFO: [VRFC 10-311] analyzing module float_less_than
INFO: [VRFC 10-311] analyzing module vec_less_than
INFO: [VRFC 10-311] analyzing module float_less_than_equal
INFO: [VRFC 10-311] analyzing module float_equals
INFO: [VRFC 10-311] analyzing module vec_comp
INFO: [VRFC 10-311] analyzing module vec_max
INFO: [VRFC 10-311] analyzing module vec_min
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/media/koops/VIVADO/huah_cubed_3drender/src/get_pixel_color.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module get_pixel_color
INFO: [VRFC 10-311] analyzing module get_pixel_color_should_draw_arrow
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/media/koops/VIVADO/huah_cubed_3drender/sim/get_pixel_color_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module get_pixel_color_tb
xvhdl --incr --relax -prj get_pixel_color_tb_vhdl.prj
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
Command: launch_simulation -step elaborate -simset float_test -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'get_pixel_color_tb'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/media/koops/VIVADO/float_ip/float_testing_vivado/float_testing_vivado.sim/float_test/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'float_test'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/media/koops/VIVADO/float_ip/float_testing_vivado/float_testing_vivado.sim/float_test/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L xbip_utils_v3_0_10 -L axi_utils_v2_0_6 -L xbip_pipe_v3_0_6 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_dsp48_addsub_v3_0_6 -L xbip_dsp48_multadd_v3_0_6 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_18 -L floating_point_v7_1_14 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot get_pixel_color_tb_behav xil_defaultlib.get_pixel_color_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2022.1
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /media/koops/VIVADO/Vivado/2022.1/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L xbip_utils_v3_0_10 -L axi_utils_v2_0_6 -L xbip_pipe_v3_0_6 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_dsp48_addsub_v3_0_6 -L xbip_dsp48_multadd_v3_0_6 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_18 -L floating_point_v7_1_14 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot get_pixel_color_tb_behav xil_defaultlib.get_pixel_color_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'rgb_valid' [/media/koops/VIVADO/huah_cubed_3drender/sim/get_pixel_color_tb.sv:64]
WARNING: [VRFC 10-3091] actual bit length 64 differs from formal bit length 32 for port 's_axis_a_tdata' [/media/koops/VIVADO/huah_cubed_3drender/src/get_pixel_color.sv:49]
WARNING: [VRFC 10-3091] actual bit length 64 differs from formal bit length 32 for port 's_axis_a_tdata' [/media/koops/VIVADO/huah_cubed_3drender/src/get_pixel_color.sv:59]
WARNING: [VRFC 10-3091] actual bit length 64 differs from formal bit length 32 for port 's_axis_a_tdata' [/media/koops/VIVADO/huah_cubed_3drender/src/get_pixel_color.sv:69]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package floating_point_v7_1_14.floating_point_v7_1_14_viv_comp
Compiling package ieee.numeric_std
Compiling package xbip_utils_v3_0_10.xbip_utils_v3_0_10_pkg
Compiling package axi_utils_v2_0_6.axi_utils_v2_0_6_pkg
Compiling package floating_point_v7_1_14.floating_point_v7_1_14_consts
Compiling package ieee.math_real
Compiling package floating_point_v7_1_14.floating_point_v7_1_14_exp_table...
Compiling package mult_gen_v12_0_18.mult_gen_v12_0_18_pkg
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_signed
Compiling package floating_point_v7_1_14.floating_point_v7_1_14_pkg
Compiling package floating_point_v7_1_14.flt_utils
Compiling package floating_point_v7_1_14.vt2mutils
Compiling package floating_point_v7_1_14.vt2mcomps
Compiling package unisim.vcomponents
Compiling package xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv_comp
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package mult_gen_v12_0_18.dsp_pkg
Compiling package floating_point_v7_1_14.flt_recipsqrt_sp_sqrt_r_rom
Compiling architecture muxcy_v of entity unisim.MUXCY [muxcy_default]
Compiling architecture xorcy_v of entity unisim.XORCY [xorcy_default]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=31,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=32)\]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=4)\]
Compiling architecture rtl of entity floating_point_v7_1_14.norm_zero_det [\norm_zero_det(data_width=7,norm...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=4,fast_input=true)\]
Compiling architecture rtl of entity floating_point_v7_1_14.mux4 [\mux4(c_xdevicefamily="artix7",w...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=2,length=2)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(fast_input=true)\]
Compiling architecture rtl of entity floating_point_v7_1_14.mux4 [\mux4(c_xdevicefamily="artix7",w...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=2)\]
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture fde_v of entity unisim.FDE [fde_default]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=8,length=0,fast_inp...]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [delay_default]
Compiling architecture rtl of entity floating_point_v7_1_14.lead_zero_encode [\lead_zero_encode(c_xdevicefamil...]
Compiling architecture rtl of entity floating_point_v7_1_14.shift_msb_first [\shift_msb_first(a_width=32,resu...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=8)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=8,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=11,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=12)\]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=11)\]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=14,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=25,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=3,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=2,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=2,length=0,fast_inp...]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture rtl of entity floating_point_v7_1_14.flt_round_bit [\flt_round_bit(c_xdevicefamily="...]
Compiling architecture rtl of entity floating_point_v7_1_14.renorm_and_round_logic [\renorm_and_round_logic(c_xdevic...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(length=5)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(length=2)\]
Compiling architecture synth of entity floating_point_v7_1_14.fix_to_flt_conv_exp [\fix_to_flt_conv_exp(c_xdevicefa...]
Compiling architecture synth of entity floating_point_v7_1_14.flt_dec_op [\flt_dec_op(c_xdevicefamily="art...]
Compiling architecture struct of entity floating_point_v7_1_14.fix_to_flt_conv [\fix_to_flt_conv(c_xdevicefamily...]
Compiling module unisims_ver.x_lut1_mux2
Compiling module unisims_ver.LUT1
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=32,length=0)\]
Compiling architecture xilinx of entity floating_point_v7_1_14.floating_point_v7_1_14_viv [\floating_point_v7_1_14_viv(c_xd...]
Compiling architecture xilinx of entity floating_point_v7_1_14.floating_point_v7_1_14 [\floating_point_v7_1_14(c_xdevic...]
Compiling module xil_defaultlib.floating_point_sint32_to_float
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=26,fast_input=true)...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=2,fast_input=true)\]
Compiling architecture xilinx of entity mult_gen_v12_0_18.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(alumodereg=0,carryinreg...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(a_input="CASCADE",bcasc...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.op_resize [\op_resize(ai_width=24,bi_width=...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.dsp [\dsp(c_xdevicefamily="artix7",c_...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.mult_gen_v12_0_18_viv [\mult_gen_v12_0_18_viv(c_verbosi...]
Compiling architecture rtl of entity floating_point_v7_1_14.fix_mult_xx [\fix_mult_xx(c_xdevicefamily="ar...]
Compiling architecture rtl of entity floating_point_v7_1_14.fix_mult [\fix_mult(c_xdevicefamily="artix...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=7)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=8,fast_input=true)\]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=4,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_14.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture rtl of entity floating_point_v7_1_14.special_detect [\special_detect(c_xdevicefamily=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(length=4)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=2,length=4,fast_inp...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(length=4,fast_input=true)...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(length=6,fast_input=true)...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=4,length=4,fast_inp...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=8,length=4)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(length=2,fast_input=true)...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=3,fast_input=true)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=4,length=2,fast_inp...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=14)\]
Compiling architecture rtl of entity floating_point_v7_1_14.flt_mult_exp [\flt_mult_exp(c_xdevicefamily="a...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=8,length=2)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=12,length=2,fast_in...]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=12,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=25,length=0,fast_in...]
Compiling architecture rtl of entity floating_point_v7_1_14.flt_round_bit [\flt_round_bit(c_xdevicefamily="...]
Compiling architecture rtl of entity floating_point_v7_1_14.renorm_and_round_logic [\renorm_and_round_logic(c_xdevic...]
Compiling architecture rtl of entity floating_point_v7_1_14.flt_mult_round [\flt_mult_round(c_xdevicefamily=...]
Compiling architecture synth of entity floating_point_v7_1_14.flt_dec_op_lat [\flt_dec_op_lat(c_xdevicefamily=...]
Compiling architecture rtl of entity floating_point_v7_1_14.flt_mult [\flt_mult(c_xdevicefamily="artix...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture xilinx of entity floating_point_v7_1_14.floating_point_v7_1_14_viv [\floating_point_v7_1_14_viv(c_xd...]
Compiling architecture xilinx of entity floating_point_v7_1_14.floating_point_v7_1_14 [\floating_point_v7_1_14(c_xdevic...]
Compiling module xil_defaultlib.floating_point_multiply
Compiling module xil_defaultlib.vec_scale
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=7,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_14.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=24,length=2,fast_in...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=16)\]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(mask="11111111000000000...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=48,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=24,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=16,length=0)\]
Compiling architecture rtl of entity floating_point_v7_1_14.dsp48e1_wrapper [\dsp48e1_wrapper(c_part="xc7a100...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(length=3)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=13,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=27,length=0)\]
Compiling architecture synth of entity floating_point_v7_1_14.align_add_dsp48e1_sgl [\align_add_dsp48e1_sgl(c_xdevice...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000001111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000000000...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=27)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=5)\]
Compiling architecture rtl of entity floating_point_v7_1_14.lead_zero_encode_shift [\lead_zero_encode_shift(ab_fw=24...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=3)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111110010101001011...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00010001010111110000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11101110101000001111...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=2,adreg=0,areg...]
Compiling architecture rtl of entity floating_point_v7_1_14.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=24,c_wi...]
Compiling architecture rtl of entity floating_point_v7_1_14.norm_and_round_dsp48e1_sgl [\norm_and_round_dsp48e1_sgl(c_mu...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10011001100110011001...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111000000001111...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=9,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=9)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=9,length=5)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=10)\]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_14.compare_gt [\compare_gt(c_xdevicefamily="art...]
Compiling architecture synth of entity floating_point_v7_1_14.compare [\compare(c_xdevicefamily="artix7...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=2,length=8,fast_inp...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(length=9,fast_input=true)...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(length=8,fast_input=true)...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(length=3,fast_input=true)...]
Compiling architecture rtl of entity floating_point_v7_1_14.flt_add_exp_sp [\flt_add_exp_sp(c_xdevicefamily=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=23)\]
Compiling architecture rtl of entity floating_point_v7_1_14.flt_add_dsp [\flt_add_dsp(c_xdevicefamily="ar...]
Compiling architecture rtl of entity floating_point_v7_1_14.flt_add [\flt_add(c_xdevicefamily="artix7...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture xilinx of entity floating_point_v7_1_14.floating_point_v7_1_14_viv [\floating_point_v7_1_14_viv(c_xd...]
Compiling architecture xilinx of entity floating_point_v7_1_14.floating_point_v7_1_14 [\floating_point_v7_1_14(c_xdevic...]
Compiling module xil_defaultlib.floating_point_sub
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_14.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_14.compare_ne_im [\compare_ne_im(c_xdevicefamily="...]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_14.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_14.compare_eq [\compare_eq(c_xdevicefamily="art...]
Compiling architecture rtl of entity floating_point_v7_1_14.fp_cmp [\fp_cmp(c_xdevicefamily="artix7"...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture xilinx of entity floating_point_v7_1_14.floating_point_v7_1_14_viv [\floating_point_v7_1_14_viv(c_xd...]
Compiling architecture xilinx of entity floating_point_v7_1_14.floating_point_v7_1_14 [\floating_point_v7_1_14(c_xdevic...]
Compiling module xil_defaultlib.floating_point_lte
Compiling module xil_defaultlib.float_less_than_equal
Compiling module xil_defaultlib.vec_sub
Compiling architecture rtl of entity floating_point_v7_1_14.flt_add [\flt_add(c_xdevicefamily="artix7...]
Compiling architecture xilinx of entity floating_point_v7_1_14.floating_point_v7_1_14_viv [\floating_point_v7_1_14_viv(c_xd...]
Compiling architecture xilinx of entity floating_point_v7_1_14.floating_point_v7_1_14 [\floating_point_v7_1_14(c_xdevic...]
Compiling module xil_defaultlib.floating_point_add
Compiling architecture xilinx of entity floating_point_v7_1_14.floating_point_v7_1_14_viv [\floating_point_v7_1_14_viv(c_xd...]
Compiling architecture xilinx of entity floating_point_v7_1_14.floating_point_v7_1_14 [\floating_point_v7_1_14(c_xdevic...]
Compiling module xil_defaultlib.floating_point_lt
Compiling module xil_defaultlib.float_less_than
Compiling module xil_defaultlib.get_pixel_color_should_draw_arro...
Compiling module xil_defaultlib.vec_add
Compiling module xil_defaultlib.vec_dot
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(length=25)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=8,length=13)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=28)\]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(alumodereg=0,bcascreg=2...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=10,length=0)\]
Compiling architecture rtl of entity floating_point_v7_1_14.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=10,b_wi...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.op_resize [\op_resize(ai_width=10,bi_width=...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.dsp [\dsp(c_xdevicefamily="artix7",c_...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.mult_gen_v12_0_18_viv [\mult_gen_v12_0_18_viv(c_verbosi...]
Compiling architecture synth of entity floating_point_v7_1_14.flt_recip_approx [\flt_recip_approx(c_xdevicefamil...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=7,length=4)\]
Compiling architecture xilinx of entity mult_gen_v12_0_18.op_resize [\op_resize(ai_width=8,bi_width=8...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.dsp [\dsp(c_xdevicefamily="artix7",c_...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.mult_gen_v12_0_18_viv [\mult_gen_v12_0_18_viv(c_verbosi...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=8,length=3)\]
Compiling architecture synth of entity floating_point_v7_1_14.flt_recip_nr [\flt_recip_nr(c_xdevicefamily="a...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=23,length=12)\]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(alumodereg=0,carryinreg...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.op_resize [\op_resize(ai_width=25,bi_width=...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.dsp [\dsp(c_xdevicefamily="artix7",c_...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=34)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=34,length=0)\]
Compiling architecture synth of entity floating_point_v7_1_14.multadd [\multadd(c_xdevicefamily="artix7...]
Compiling architecture synth of entity floating_point_v7_1_14.flt_recip_reduction_calc [\flt_recip_reduction_calc(c_xdev...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.op_resize [\op_resize(ai_width=8,bi_width=8...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.dsp [\dsp(c_xdevicefamily="artix7",c_...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.mult_gen_v12_0_18_viv [\mult_gen_v12_0_18_viv(c_verbosi...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(adreg=0,alumodereg=0,ca...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=18,length=0)\]
Compiling architecture rtl of entity floating_point_v7_1_14.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=25,b_wi...]
Compiling architecture synth of entity floating_point_v7_1_14.multadd [\multadd(c_xdevicefamily="artix7...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=7,length=3)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=8,length=6)\]
Compiling architecture rtl of entity floating_point_v7_1_14.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=25,b_wi...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=26)\]
Compiling architecture synth of entity floating_point_v7_1_14.multadd [\multadd(c_xdevicefamily="artix7...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=22,length=10,fast_i...]
Compiling architecture synth of entity floating_point_v7_1_14.flt_recip_eval [\flt_recip_eval(c_xdevicefamily=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=23,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=46,fast_input=true)...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(alumodereg=0,a_input="C...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.op_resize [\op_resize(ai_width=29,bi_width=...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.dsp [\dsp(c_xdevicefamily="artix7",c_...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=46)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=11,length=4,fast_in...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=57,length=0)\]
Compiling architecture synth of entity floating_point_v7_1_14.multadd [\multadd(c_xdevicefamily="artix7...]
Compiling architecture synth of entity floating_point_v7_1_14.flt_recip_postprocess [\flt_recip_postprocess(c_xdevice...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=9,length=30)\]
Compiling architecture rtl of entity floating_point_v7_1_14.special_detect [\special_detect(c_xdevicefamily=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=2,length=29,fast_in...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(length=29,fast_input=true...]
Compiling architecture synth of entity floating_point_v7_1_14.flt_recip_specialcase [\flt_recip_specialcase(c_xdevice...]
Compiling architecture synth of entity floating_point_v7_1_14.flt_recip_recomb [\flt_recip_recomb(c_xdevicefamil...]
Compiling architecture synth of entity floating_point_v7_1_14.flt_recip [\flt_recip(c_xdevicefamily="arti...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture xilinx of entity floating_point_v7_1_14.floating_point_v7_1_14_viv [\floating_point_v7_1_14_viv(c_xd...]
Compiling architecture xilinx of entity floating_point_v7_1_14.floating_point_v7_1_14 [\floating_point_v7_1_14(c_xdevic...]
Compiling module xil_defaultlib.floating_point_re_sqrt
Compiling module xil_defaultlib.vec_reciprocal_square_root
Compiling module xil_defaultlib.vec_normalize
Compiling module xil_defaultlib.vec_multiply
Compiling module xil_defaultlib.vec_less_than
Compiling module xil_defaultlib.vec_max
Compiling module xil_defaultlib.get_pixel_color_default
Compiling module xil_defaultlib.get_pixel_color_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot get_pixel_color_tb_behav
execute_script: Time (s): cpu = 00:01:52 ; elapsed = 00:00:41 . Memory (MB): peak = 8447.211 ; gain = 0.000 ; free physical = 2975 ; free virtual = 10749
INFO: [USF-XSim-69] 'elaborate' step finished in '41' seconds
launch_simulation: Time (s): cpu = 00:01:52 ; elapsed = 00:00:41 . Memory (MB): peak = 8447.211 ; gain = 0.000 ; free physical = 2976 ; free virtual = 10750
Time resolution is 1 ps
Starting Sim
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/ex_to_float/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/ey_to_float/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/ez_to_float/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/ray_vec_scale/mult_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/ray_vec_scale/mult_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/ray_vec_scale/mult_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/should_render_arrow_mod/scaled_sub_0_sub/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/should_render_arrow_mod/scaled_sub_1_sub/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/should_render_arrow_mod/scaled_sub_comp_lte/mod/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/should_render_arrow_mod/block_pos_normalized_sub/sub_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/should_render_arrow_mod/block_pos_normalized_sub/sub_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/should_render_arrow_mod/block_pos_normalized_sub/sub_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/should_render_arrow_mod/add_a_ray/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/should_render_arrow_mod/add_a_block/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/should_render_arrow_mod/sub_c_ray/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/should_render_arrow_mod/sub_a_block/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/should_render_arrow_mod/add_ud_0/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/should_render_arrow_mod/add_ud_1/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/should_render_arrow_mod/add_lr_0/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/should_render_arrow_mod/add_lr_1/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/should_render_arrow_mod/lt_region_a/mod/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/should_render_arrow_mod/lt_region_c/mod/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/should_render_arrow_mod/lt_ud_0/mod/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/should_render_arrow_mod/lt_ud_1/mod/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/should_render_arrow_mod/lt_lr_0/mod/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/should_render_arrow_mod/lt_lr_1/mod/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/should_render_arrow_mod/x_ray_block_less_than_lt/mod/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/should_render_arrow_mod/y_ray_block_less_than_lt/mod/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/new_origin_add/add_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/new_origin_add/add_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/new_origin_add/add_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/normal_sub/sub_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/normal_sub/sub_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/normal_sub/sub_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/normalize_normal/mod/dot/mult_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/normalize_normal/mod/dot/mult_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/normalize_normal/mod/dot/mult_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/normalize_normal/mod/dot/add_xy/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/normalize_normal/mod/dot/add_z0/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/normalize_normal/mod/dot/add_xyz/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/normalize_normal/mod/mod/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/normalize_normal/mod2/mult_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/normalize_normal/mod2/mult_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/normalize_normal/mod2/mult_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[0].dist_sub/sub_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[0].dist_sub/sub_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[0].dist_sub/sub_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[0].ray_dir_normalize/mod/dot/mult_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[0].ray_dir_normalize/mod/dot/mult_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[0].ray_dir_normalize/mod/dot/mult_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[0].ray_dir_normalize/mod/dot/add_xy/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[0].ray_dir_normalize/mod/dot/add_z0/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[0].ray_dir_normalize/mod/dot/add_xyz/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[0].ray_dir_normalize/mod/mod/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[0].ray_dir_normalize/mod2/mult_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[0].ray_dir_normalize/mod2/mult_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[0].ray_dir_normalize/mod2/mult_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[0].lambert_dot/mult_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[0].lambert_dot/mult_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[0].lambert_dot/mult_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[0].lambert_dot/add_xy/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[0].lambert_dot/add_z0/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[0].lambert_dot/add_xyz/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[0].light_intense_mat_mult_multiply/multiply_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[0].light_intense_mat_mult_multiply/multiply_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[0].light_intense_mat_mult_multiply/multiply_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[0].lambert_scale_multiply/multiply_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[0].lambert_scale_multiply/multiply_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[0].lambert_scale_multiply/multiply_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[1].dist_sub/sub_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[1].dist_sub/sub_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[1].dist_sub/sub_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[1].ray_dir_normalize/mod/dot/mult_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[1].ray_dir_normalize/mod/dot/mult_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[1].ray_dir_normalize/mod/dot/mult_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[1].ray_dir_normalize/mod/dot/add_xy/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[1].ray_dir_normalize/mod/dot/add_z0/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[1].ray_dir_normalize/mod/dot/add_xyz/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[1].ray_dir_normalize/mod/mod/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[1].ray_dir_normalize/mod2/mult_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[1].ray_dir_normalize/mod2/mult_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[1].ray_dir_normalize/mod2/mult_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[1].lambert_dot/mult_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[1].lambert_dot/mult_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[1].lambert_dot/mult_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[1].lambert_dot/add_xy/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[1].lambert_dot/add_z0/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[1].lambert_dot/add_xyz/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[1].light_intense_mat_mult_multiply/multiply_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[1].light_intense_mat_mult_multiply/multiply_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[1].light_intense_mat_mult_multiply/multiply_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[1].lambert_scale_multiply/multiply_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[1].lambert_scale_multiply/multiply_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[1].lambert_scale_multiply/multiply_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[2].dist_sub/sub_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[2].dist_sub/sub_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[2].dist_sub/sub_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[2].ray_dir_normalize/mod/dot/mult_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[2].ray_dir_normalize/mod/dot/mult_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[2].ray_dir_normalize/mod/dot/mult_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[2].ray_dir_normalize/mod/dot/add_xy/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[2].ray_dir_normalize/mod/dot/add_z0/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[2].ray_dir_normalize/mod/dot/add_xyz/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[2].ray_dir_normalize/mod/mod/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[2].ray_dir_normalize/mod2/mult_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[2].ray_dir_normalize/mod2/mult_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[2].ray_dir_normalize/mod2/mult_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[2].lambert_dot/mult_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[2].lambert_dot/mult_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[2].lambert_dot/mult_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[2].lambert_dot/add_xy/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[2].lambert_dot/add_z0/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[2].lambert_dot/add_xyz/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[2].light_intense_mat_mult_multiply/multiply_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[2].light_intense_mat_mult_multiply/multiply_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[2].light_intense_mat_mult_multiply/multiply_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[2].lambert_scale_multiply/multiply_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[2].lambert_scale_multiply/multiply_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[2].lambert_scale_multiply/multiply_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/r_total_0_add/add_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/r_total_0_add/add_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/r_total_0_add/add_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/r_total_add/add_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/r_total_add/add_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/r_total_add/add_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/min_rgb_max/less_than/mod_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/min_rgb_max/less_than/mod_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/min_rgb_max/less_than/mod_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 115 ns  Iteration: 4  Process: /get_pixel_color_tb/mod/normalize_normal/mod/dot/add_xy/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /media/koops/VIVADO/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 115 ns  Iteration: 4  Process: /get_pixel_color_tb/mod/genblk1[0].ray_dir_normalize/mod/dot/add_xy/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /media/koops/VIVADO/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 115 ns  Iteration: 4  Process: /get_pixel_color_tb/mod/genblk1[1].ray_dir_normalize/mod/dot/add_xy/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /media/koops/VIVADO/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 115 ns  Iteration: 4  Process: /get_pixel_color_tb/mod/genblk1[2].ray_dir_normalize/mod/dot/add_xy/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /media/koops/VIVADO/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 335 ns  Iteration: 4  Process: /get_pixel_color_tb/mod/normal_sub/sub_z/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /media/koops/VIVADO/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
SHOULD_RENDER? 0
SHOULD_RENDER? 1
ORI-RGB 10111111001010001111100110101111 10111111000000000000000000000000 10111111000000000000000000000000
ORI-RGB 00111110000100110100011111111111 10111100100010000110011011001010 10111100100010000110011011001010
RGB 10111111001010001111100110101111 10111111000000000000000000000000 10111111000000000000000000000000
OUTPUT         250: 10111111000000000000000000000000 10111111000000000000000000000000 10111111000000000000000000000000
RGB 00111110000100110100011111111111 10111100100010000110011011001010 10111100100010000110011011001010
OUTPUT         251: 00111110000100110100011111111111 10111100100010000110011011001010 10111100100010000110011011001010
relaunch_xsim_kernel: Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 8447.211 ; gain = 0.000 ; free physical = 2859 ; free virtual = 10644
relaunch_sim: Time (s): cpu = 00:02:03 ; elapsed = 00:00:50 . Memory (MB): peak = 8447.211 ; gain = 0.000 ; free physical = 2859 ; free virtual = 10644
relaunch_sim
Command: launch_simulation -step compile -simset float_test -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'get_pixel_color_tb'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/media/koops/VIVADO/float_ip/float_testing_vivado/float_testing_vivado.sim/float_test/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'float_test'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/media/koops/VIVADO/float_ip/float_testing_vivado/float_testing_vivado.sim/float_test/behav/xsim'
xvlog --incr --relax -L uvm -prj get_pixel_color_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/media/koops/VIVADO/huah_cubed_3drender/src/float_functions.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vec_reciprocal_square_root
INFO: [VRFC 10-311] analyzing module vec_scale
INFO: [VRFC 10-311] analyzing module vec_add
INFO: [VRFC 10-311] analyzing module vec_divide
INFO: [VRFC 10-311] analyzing module vec_multiply
INFO: [VRFC 10-311] analyzing module vec_sub
INFO: [VRFC 10-311] analyzing module vec_dot
INFO: [VRFC 10-311] analyzing module vec_normalize
INFO: [VRFC 10-311] analyzing module float_less_than
INFO: [VRFC 10-311] analyzing module vec_less_than
INFO: [VRFC 10-311] analyzing module float_less_than_equal
INFO: [VRFC 10-311] analyzing module float_equals
INFO: [VRFC 10-311] analyzing module vec_comp
INFO: [VRFC 10-311] analyzing module vec_max
INFO: [VRFC 10-311] analyzing module vec_min
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/media/koops/VIVADO/huah_cubed_3drender/src/get_pixel_color.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module get_pixel_color
INFO: [VRFC 10-311] analyzing module get_pixel_color_should_draw_arrow
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/media/koops/VIVADO/huah_cubed_3drender/sim/get_pixel_color_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module get_pixel_color_tb
xvhdl --incr --relax -prj get_pixel_color_tb_vhdl.prj
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
Command: launch_simulation -step elaborate -simset float_test -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'get_pixel_color_tb'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/media/koops/VIVADO/float_ip/float_testing_vivado/float_testing_vivado.sim/float_test/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'float_test'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/media/koops/VIVADO/float_ip/float_testing_vivado/float_testing_vivado.sim/float_test/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L xbip_utils_v3_0_10 -L axi_utils_v2_0_6 -L xbip_pipe_v3_0_6 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_dsp48_addsub_v3_0_6 -L xbip_dsp48_multadd_v3_0_6 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_18 -L floating_point_v7_1_14 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot get_pixel_color_tb_behav xil_defaultlib.get_pixel_color_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2022.1
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /media/koops/VIVADO/Vivado/2022.1/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L xbip_utils_v3_0_10 -L axi_utils_v2_0_6 -L xbip_pipe_v3_0_6 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_dsp48_addsub_v3_0_6 -L xbip_dsp48_multadd_v3_0_6 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_18 -L floating_point_v7_1_14 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot get_pixel_color_tb_behav xil_defaultlib.get_pixel_color_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'rgb_valid' [/media/koops/VIVADO/huah_cubed_3drender/sim/get_pixel_color_tb.sv:64]
WARNING: [VRFC 10-3091] actual bit length 64 differs from formal bit length 32 for port 's_axis_a_tdata' [/media/koops/VIVADO/huah_cubed_3drender/src/get_pixel_color.sv:49]
WARNING: [VRFC 10-3091] actual bit length 64 differs from formal bit length 32 for port 's_axis_a_tdata' [/media/koops/VIVADO/huah_cubed_3drender/src/get_pixel_color.sv:59]
WARNING: [VRFC 10-3091] actual bit length 64 differs from formal bit length 32 for port 's_axis_a_tdata' [/media/koops/VIVADO/huah_cubed_3drender/src/get_pixel_color.sv:69]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package floating_point_v7_1_14.floating_point_v7_1_14_viv_comp
Compiling package ieee.numeric_std
Compiling package xbip_utils_v3_0_10.xbip_utils_v3_0_10_pkg
Compiling package axi_utils_v2_0_6.axi_utils_v2_0_6_pkg
Compiling package floating_point_v7_1_14.floating_point_v7_1_14_consts
Compiling package ieee.math_real
Compiling package floating_point_v7_1_14.floating_point_v7_1_14_exp_table...
Compiling package mult_gen_v12_0_18.mult_gen_v12_0_18_pkg
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_signed
Compiling package floating_point_v7_1_14.floating_point_v7_1_14_pkg
Compiling package floating_point_v7_1_14.flt_utils
Compiling package floating_point_v7_1_14.vt2mutils
Compiling package floating_point_v7_1_14.vt2mcomps
Compiling package unisim.vcomponents
Compiling package xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv_comp
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package mult_gen_v12_0_18.dsp_pkg
Compiling package floating_point_v7_1_14.flt_recipsqrt_sp_sqrt_r_rom
Compiling architecture muxcy_v of entity unisim.MUXCY [muxcy_default]
Compiling architecture xorcy_v of entity unisim.XORCY [xorcy_default]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=31,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=32)\]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=4)\]
Compiling architecture rtl of entity floating_point_v7_1_14.norm_zero_det [\norm_zero_det(data_width=7,norm...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=4,fast_input=true)\]
Compiling architecture rtl of entity floating_point_v7_1_14.mux4 [\mux4(c_xdevicefamily="artix7",w...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=2,length=2)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(fast_input=true)\]
Compiling architecture rtl of entity floating_point_v7_1_14.mux4 [\mux4(c_xdevicefamily="artix7",w...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=2)\]
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture fde_v of entity unisim.FDE [fde_default]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=8,length=0,fast_inp...]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [delay_default]
Compiling architecture rtl of entity floating_point_v7_1_14.lead_zero_encode [\lead_zero_encode(c_xdevicefamil...]
Compiling architecture rtl of entity floating_point_v7_1_14.shift_msb_first [\shift_msb_first(a_width=32,resu...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=8)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=8,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=11,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=12)\]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=11)\]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=14,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=25,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=3,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=2,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=2,length=0,fast_inp...]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture rtl of entity floating_point_v7_1_14.flt_round_bit [\flt_round_bit(c_xdevicefamily="...]
Compiling architecture rtl of entity floating_point_v7_1_14.renorm_and_round_logic [\renorm_and_round_logic(c_xdevic...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(length=5)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(length=2)\]
Compiling architecture synth of entity floating_point_v7_1_14.fix_to_flt_conv_exp [\fix_to_flt_conv_exp(c_xdevicefa...]
Compiling architecture synth of entity floating_point_v7_1_14.flt_dec_op [\flt_dec_op(c_xdevicefamily="art...]
Compiling architecture struct of entity floating_point_v7_1_14.fix_to_flt_conv [\fix_to_flt_conv(c_xdevicefamily...]
Compiling module unisims_ver.x_lut1_mux2
Compiling module unisims_ver.LUT1
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=32,length=0)\]
Compiling architecture xilinx of entity floating_point_v7_1_14.floating_point_v7_1_14_viv [\floating_point_v7_1_14_viv(c_xd...]
Compiling architecture xilinx of entity floating_point_v7_1_14.floating_point_v7_1_14 [\floating_point_v7_1_14(c_xdevic...]
Compiling module xil_defaultlib.floating_point_sint32_to_float
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=26,fast_input=true)...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=2,fast_input=true)\]
Compiling architecture xilinx of entity mult_gen_v12_0_18.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(alumodereg=0,carryinreg...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(a_input="CASCADE",bcasc...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.op_resize [\op_resize(ai_width=24,bi_width=...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.dsp [\dsp(c_xdevicefamily="artix7",c_...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.mult_gen_v12_0_18_viv [\mult_gen_v12_0_18_viv(c_verbosi...]
Compiling architecture rtl of entity floating_point_v7_1_14.fix_mult_xx [\fix_mult_xx(c_xdevicefamily="ar...]
Compiling architecture rtl of entity floating_point_v7_1_14.fix_mult [\fix_mult(c_xdevicefamily="artix...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=7)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=8,fast_input=true)\]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=4,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_14.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture rtl of entity floating_point_v7_1_14.special_detect [\special_detect(c_xdevicefamily=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(length=4)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=2,length=4,fast_inp...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(length=4,fast_input=true)...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(length=6,fast_input=true)...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=4,length=4,fast_inp...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=8,length=4)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(length=2,fast_input=true)...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=3,fast_input=true)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=4,length=2,fast_inp...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=14)\]
Compiling architecture rtl of entity floating_point_v7_1_14.flt_mult_exp [\flt_mult_exp(c_xdevicefamily="a...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=8,length=2)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=12,length=2,fast_in...]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=12,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=25,length=0,fast_in...]
Compiling architecture rtl of entity floating_point_v7_1_14.flt_round_bit [\flt_round_bit(c_xdevicefamily="...]
Compiling architecture rtl of entity floating_point_v7_1_14.renorm_and_round_logic [\renorm_and_round_logic(c_xdevic...]
Compiling architecture rtl of entity floating_point_v7_1_14.flt_mult_round [\flt_mult_round(c_xdevicefamily=...]
Compiling architecture synth of entity floating_point_v7_1_14.flt_dec_op_lat [\flt_dec_op_lat(c_xdevicefamily=...]
Compiling architecture rtl of entity floating_point_v7_1_14.flt_mult [\flt_mult(c_xdevicefamily="artix...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture xilinx of entity floating_point_v7_1_14.floating_point_v7_1_14_viv [\floating_point_v7_1_14_viv(c_xd...]
Compiling architecture xilinx of entity floating_point_v7_1_14.floating_point_v7_1_14 [\floating_point_v7_1_14(c_xdevic...]
Compiling module xil_defaultlib.floating_point_multiply
Compiling module xil_defaultlib.vec_scale
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=7,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_14.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=24,length=2,fast_in...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=16)\]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(mask="11111111000000000...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=48,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=24,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=16,length=0)\]
Compiling architecture rtl of entity floating_point_v7_1_14.dsp48e1_wrapper [\dsp48e1_wrapper(c_part="xc7a100...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(length=3)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=13,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=27,length=0)\]
Compiling architecture synth of entity floating_point_v7_1_14.align_add_dsp48e1_sgl [\align_add_dsp48e1_sgl(c_xdevice...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000001111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000000000...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=27)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=5)\]
Compiling architecture rtl of entity floating_point_v7_1_14.lead_zero_encode_shift [\lead_zero_encode_shift(ab_fw=24...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=3)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111110010101001011...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00010001010111110000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11101110101000001111...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=2,adreg=0,areg...]
Compiling architecture rtl of entity floating_point_v7_1_14.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=24,c_wi...]
Compiling architecture rtl of entity floating_point_v7_1_14.norm_and_round_dsp48e1_sgl [\norm_and_round_dsp48e1_sgl(c_mu...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10011001100110011001...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111000000001111...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=9,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=9)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=9,length=5)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=10)\]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_14.compare_gt [\compare_gt(c_xdevicefamily="art...]
Compiling architecture synth of entity floating_point_v7_1_14.compare [\compare(c_xdevicefamily="artix7...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=2,length=8,fast_inp...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(length=9,fast_input=true)...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(length=8,fast_input=true)...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(length=3,fast_input=true)...]
Compiling architecture rtl of entity floating_point_v7_1_14.flt_add_exp_sp [\flt_add_exp_sp(c_xdevicefamily=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=23)\]
Compiling architecture rtl of entity floating_point_v7_1_14.flt_add_dsp [\flt_add_dsp(c_xdevicefamily="ar...]
Compiling architecture rtl of entity floating_point_v7_1_14.flt_add [\flt_add(c_xdevicefamily="artix7...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture xilinx of entity floating_point_v7_1_14.floating_point_v7_1_14_viv [\floating_point_v7_1_14_viv(c_xd...]
Compiling architecture xilinx of entity floating_point_v7_1_14.floating_point_v7_1_14 [\floating_point_v7_1_14(c_xdevic...]
Compiling module xil_defaultlib.floating_point_sub
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_14.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_14.compare_ne_im [\compare_ne_im(c_xdevicefamily="...]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_14.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_14.compare_eq [\compare_eq(c_xdevicefamily="art...]
Compiling architecture rtl of entity floating_point_v7_1_14.fp_cmp [\fp_cmp(c_xdevicefamily="artix7"...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture xilinx of entity floating_point_v7_1_14.floating_point_v7_1_14_viv [\floating_point_v7_1_14_viv(c_xd...]
Compiling architecture xilinx of entity floating_point_v7_1_14.floating_point_v7_1_14 [\floating_point_v7_1_14(c_xdevic...]
Compiling module xil_defaultlib.floating_point_lte
Compiling module xil_defaultlib.float_less_than_equal
Compiling module xil_defaultlib.vec_sub
Compiling architecture rtl of entity floating_point_v7_1_14.flt_add [\flt_add(c_xdevicefamily="artix7...]
Compiling architecture xilinx of entity floating_point_v7_1_14.floating_point_v7_1_14_viv [\floating_point_v7_1_14_viv(c_xd...]
Compiling architecture xilinx of entity floating_point_v7_1_14.floating_point_v7_1_14 [\floating_point_v7_1_14(c_xdevic...]
Compiling module xil_defaultlib.floating_point_add
Compiling architecture xilinx of entity floating_point_v7_1_14.floating_point_v7_1_14_viv [\floating_point_v7_1_14_viv(c_xd...]
Compiling architecture xilinx of entity floating_point_v7_1_14.floating_point_v7_1_14 [\floating_point_v7_1_14(c_xdevic...]
Compiling module xil_defaultlib.floating_point_lt
Compiling module xil_defaultlib.float_less_than
Compiling module xil_defaultlib.get_pixel_color_should_draw_arro...
Compiling module xil_defaultlib.vec_add
Compiling module xil_defaultlib.vec_dot
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(length=25)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=8,length=13)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=28)\]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(alumodereg=0,bcascreg=2...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=10,length=0)\]
Compiling architecture rtl of entity floating_point_v7_1_14.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=10,b_wi...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.op_resize [\op_resize(ai_width=10,bi_width=...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.dsp [\dsp(c_xdevicefamily="artix7",c_...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.mult_gen_v12_0_18_viv [\mult_gen_v12_0_18_viv(c_verbosi...]
Compiling architecture synth of entity floating_point_v7_1_14.flt_recip_approx [\flt_recip_approx(c_xdevicefamil...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=7,length=4)\]
Compiling architecture xilinx of entity mult_gen_v12_0_18.op_resize [\op_resize(ai_width=8,bi_width=8...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.dsp [\dsp(c_xdevicefamily="artix7",c_...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.mult_gen_v12_0_18_viv [\mult_gen_v12_0_18_viv(c_verbosi...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=8,length=3)\]
Compiling architecture synth of entity floating_point_v7_1_14.flt_recip_nr [\flt_recip_nr(c_xdevicefamily="a...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=23,length=12)\]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(alumodereg=0,carryinreg...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.op_resize [\op_resize(ai_width=25,bi_width=...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.dsp [\dsp(c_xdevicefamily="artix7",c_...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=34)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=34,length=0)\]
Compiling architecture synth of entity floating_point_v7_1_14.multadd [\multadd(c_xdevicefamily="artix7...]
Compiling architecture synth of entity floating_point_v7_1_14.flt_recip_reduction_calc [\flt_recip_reduction_calc(c_xdev...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.op_resize [\op_resize(ai_width=8,bi_width=8...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.dsp [\dsp(c_xdevicefamily="artix7",c_...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.mult_gen_v12_0_18_viv [\mult_gen_v12_0_18_viv(c_verbosi...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(adreg=0,alumodereg=0,ca...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=18,length=0)\]
Compiling architecture rtl of entity floating_point_v7_1_14.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=25,b_wi...]
Compiling architecture synth of entity floating_point_v7_1_14.multadd [\multadd(c_xdevicefamily="artix7...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=7,length=3)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=8,length=6)\]
Compiling architecture rtl of entity floating_point_v7_1_14.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=25,b_wi...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=26)\]
Compiling architecture synth of entity floating_point_v7_1_14.multadd [\multadd(c_xdevicefamily="artix7...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=22,length=10,fast_i...]
Compiling architecture synth of entity floating_point_v7_1_14.flt_recip_eval [\flt_recip_eval(c_xdevicefamily=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=23,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=46,fast_input=true)...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(alumodereg=0,a_input="C...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.op_resize [\op_resize(ai_width=29,bi_width=...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.dsp [\dsp(c_xdevicefamily="artix7",c_...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=46)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=11,length=4,fast_in...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=57,length=0)\]
Compiling architecture synth of entity floating_point_v7_1_14.multadd [\multadd(c_xdevicefamily="artix7...]
Compiling architecture synth of entity floating_point_v7_1_14.flt_recip_postprocess [\flt_recip_postprocess(c_xdevice...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=9,length=30)\]
Compiling architecture rtl of entity floating_point_v7_1_14.special_detect [\special_detect(c_xdevicefamily=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=2,length=29,fast_in...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(length=29,fast_input=true...]
Compiling architecture synth of entity floating_point_v7_1_14.flt_recip_specialcase [\flt_recip_specialcase(c_xdevice...]
Compiling architecture synth of entity floating_point_v7_1_14.flt_recip_recomb [\flt_recip_recomb(c_xdevicefamil...]
Compiling architecture synth of entity floating_point_v7_1_14.flt_recip [\flt_recip(c_xdevicefamily="arti...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture xilinx of entity floating_point_v7_1_14.floating_point_v7_1_14_viv [\floating_point_v7_1_14_viv(c_xd...]
Compiling architecture xilinx of entity floating_point_v7_1_14.floating_point_v7_1_14 [\floating_point_v7_1_14(c_xdevic...]
Compiling module xil_defaultlib.floating_point_re_sqrt
Compiling module xil_defaultlib.vec_reciprocal_square_root
Compiling module xil_defaultlib.vec_normalize
Compiling module xil_defaultlib.vec_multiply
Compiling module xil_defaultlib.vec_less_than
Compiling module xil_defaultlib.vec_max
Compiling module xil_defaultlib.get_pixel_color_default
Compiling module xil_defaultlib.get_pixel_color_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot get_pixel_color_tb_behav
execute_script: Time (s): cpu = 00:01:55 ; elapsed = 00:00:41 . Memory (MB): peak = 8455.215 ; gain = 0.000 ; free physical = 2915 ; free virtual = 10730
INFO: [USF-XSim-69] 'elaborate' step finished in '41' seconds
launch_simulation: Time (s): cpu = 00:01:55 ; elapsed = 00:00:41 . Memory (MB): peak = 8455.215 ; gain = 0.000 ; free physical = 2915 ; free virtual = 10730
Time resolution is 1 ps
Starting Sim
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/ex_to_float/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/ey_to_float/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/ez_to_float/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/ray_vec_scale/mult_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/ray_vec_scale/mult_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/ray_vec_scale/mult_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/should_render_arrow_mod/scaled_sub_0_sub/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/should_render_arrow_mod/scaled_sub_1_sub/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/should_render_arrow_mod/scaled_sub_comp_lte/mod/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/should_render_arrow_mod/block_pos_normalized_sub/sub_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/should_render_arrow_mod/block_pos_normalized_sub/sub_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/should_render_arrow_mod/block_pos_normalized_sub/sub_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/should_render_arrow_mod/add_a_ray/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/should_render_arrow_mod/add_a_block/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/should_render_arrow_mod/sub_c_ray/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/should_render_arrow_mod/sub_a_block/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/should_render_arrow_mod/add_ud_0/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/should_render_arrow_mod/add_ud_1/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/should_render_arrow_mod/add_lr_0/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/should_render_arrow_mod/add_lr_1/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/should_render_arrow_mod/lt_region_a/mod/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/should_render_arrow_mod/lt_region_c/mod/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/should_render_arrow_mod/lt_ud_0/mod/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/should_render_arrow_mod/lt_ud_1/mod/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/should_render_arrow_mod/lt_lr_0/mod/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/should_render_arrow_mod/lt_lr_1/mod/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/should_render_arrow_mod/x_ray_block_less_than_lt/mod/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/should_render_arrow_mod/y_ray_block_less_than_lt/mod/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/new_origin_add/add_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/new_origin_add/add_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/new_origin_add/add_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/normal_sub/sub_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/normal_sub/sub_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/normal_sub/sub_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/normalize_normal/mod/dot/mult_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/normalize_normal/mod/dot/mult_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/normalize_normal/mod/dot/mult_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/normalize_normal/mod/dot/add_xy/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/normalize_normal/mod/dot/add_z0/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/normalize_normal/mod/dot/add_xyz/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/normalize_normal/mod/mod/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/normalize_normal/mod2/mult_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/normalize_normal/mod2/mult_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/normalize_normal/mod2/mult_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[0].dist_sub/sub_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[0].dist_sub/sub_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[0].dist_sub/sub_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[0].ray_dir_normalize/mod/dot/mult_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[0].ray_dir_normalize/mod/dot/mult_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[0].ray_dir_normalize/mod/dot/mult_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[0].ray_dir_normalize/mod/dot/add_xy/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[0].ray_dir_normalize/mod/dot/add_z0/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[0].ray_dir_normalize/mod/dot/add_xyz/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[0].ray_dir_normalize/mod/mod/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[0].ray_dir_normalize/mod2/mult_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[0].ray_dir_normalize/mod2/mult_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[0].ray_dir_normalize/mod2/mult_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[0].lambert_dot/mult_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[0].lambert_dot/mult_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[0].lambert_dot/mult_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[0].lambert_dot/add_xy/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[0].lambert_dot/add_z0/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[0].lambert_dot/add_xyz/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[0].light_intense_mat_mult_multiply/multiply_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[0].light_intense_mat_mult_multiply/multiply_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[0].light_intense_mat_mult_multiply/multiply_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[0].lambert_scale_multiply/multiply_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[0].lambert_scale_multiply/multiply_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[0].lambert_scale_multiply/multiply_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[1].dist_sub/sub_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[1].dist_sub/sub_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[1].dist_sub/sub_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[1].ray_dir_normalize/mod/dot/mult_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[1].ray_dir_normalize/mod/dot/mult_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[1].ray_dir_normalize/mod/dot/mult_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[1].ray_dir_normalize/mod/dot/add_xy/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[1].ray_dir_normalize/mod/dot/add_z0/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[1].ray_dir_normalize/mod/dot/add_xyz/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[1].ray_dir_normalize/mod/mod/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[1].ray_dir_normalize/mod2/mult_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[1].ray_dir_normalize/mod2/mult_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[1].ray_dir_normalize/mod2/mult_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[1].lambert_dot/mult_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[1].lambert_dot/mult_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[1].lambert_dot/mult_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[1].lambert_dot/add_xy/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[1].lambert_dot/add_z0/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[1].lambert_dot/add_xyz/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[1].light_intense_mat_mult_multiply/multiply_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[1].light_intense_mat_mult_multiply/multiply_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[1].light_intense_mat_mult_multiply/multiply_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[1].lambert_scale_multiply/multiply_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[1].lambert_scale_multiply/multiply_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[1].lambert_scale_multiply/multiply_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[2].dist_sub/sub_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[2].dist_sub/sub_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[2].dist_sub/sub_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[2].ray_dir_normalize/mod/dot/mult_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[2].ray_dir_normalize/mod/dot/mult_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[2].ray_dir_normalize/mod/dot/mult_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[2].ray_dir_normalize/mod/dot/add_xy/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[2].ray_dir_normalize/mod/dot/add_z0/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[2].ray_dir_normalize/mod/dot/add_xyz/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[2].ray_dir_normalize/mod/mod/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[2].ray_dir_normalize/mod2/mult_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[2].ray_dir_normalize/mod2/mult_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[2].ray_dir_normalize/mod2/mult_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[2].lambert_dot/mult_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[2].lambert_dot/mult_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[2].lambert_dot/mult_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[2].lambert_dot/add_xy/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[2].lambert_dot/add_z0/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[2].lambert_dot/add_xyz/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[2].light_intense_mat_mult_multiply/multiply_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[2].light_intense_mat_mult_multiply/multiply_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[2].light_intense_mat_mult_multiply/multiply_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[2].lambert_scale_multiply/multiply_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[2].lambert_scale_multiply/multiply_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[2].lambert_scale_multiply/multiply_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/r_total_0_add/add_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/r_total_0_add/add_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/r_total_0_add/add_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/r_total_add/add_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/r_total_add/add_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/r_total_add/add_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/min_rgb_max/less_than/mod_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/min_rgb_max/less_than/mod_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/min_rgb_max/less_than/mod_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 115 ns  Iteration: 4  Process: /get_pixel_color_tb/mod/normalize_normal/mod/dot/add_xy/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /media/koops/VIVADO/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 115 ns  Iteration: 4  Process: /get_pixel_color_tb/mod/genblk1[0].ray_dir_normalize/mod/dot/add_xy/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /media/koops/VIVADO/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 115 ns  Iteration: 4  Process: /get_pixel_color_tb/mod/genblk1[1].ray_dir_normalize/mod/dot/add_xy/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /media/koops/VIVADO/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 115 ns  Iteration: 4  Process: /get_pixel_color_tb/mod/genblk1[2].ray_dir_normalize/mod/dot/add_xy/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /media/koops/VIVADO/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 335 ns  Iteration: 4  Process: /get_pixel_color_tb/mod/normal_sub/sub_z/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /media/koops/VIVADO/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
SHOULD_RENDER? 0
SHOULD_RENDER? 1
ORI-RGB-0 SCALE0 10111011101101011000011101010001 10111100100010000110011011001010 00111110001010100000000100010011
ORI-RGB-1 10111100101101011100100010011110 10111100100010000110011011001010 10111100100010000110011011001010
ORI-RGB-2 10111111001010001111100110101111 10111111000000000000000000000000 10111111000000000000000000000000
ORI-RGB-0 SCALE0 10111011101101011000011101010001 10111100100010000110011011001010 00111110001010100000000100010011
ORI-RGB-1 10111100101101011100100010011110 10111100100010000110011011001010 10111100100010000110011011001010
ORI-RGB-2 00111110000100110100011111111111 10111100100010000110011011001010 10111100100010000110011011001010
RGB 10111111001010001111100110101111 10111111000000000000000000000000 10111111000000000000000000000000
OUTPUT         250: 10111111000000000000000000000000 10111111000000000000000000000000 10111111000000000000000000000000
RGB 00111110000100110100011111111111 10111100100010000110011011001010 10111100100010000110011011001010
OUTPUT         251: 00111110000100110100011111111111 10111100100010000110011011001010 10111100100010000110011011001010
relaunch_sim: Time (s): cpu = 00:02:05 ; elapsed = 00:00:49 . Memory (MB): peak = 8455.215 ; gain = 0.000 ; free physical = 2782 ; free virtual = 10595
relaunch_sim
Command: launch_simulation -step compile -simset float_test -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'get_pixel_color_tb'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/media/koops/VIVADO/float_ip/float_testing_vivado/float_testing_vivado.sim/float_test/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'float_test'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/media/koops/VIVADO/float_ip/float_testing_vivado/float_testing_vivado.sim/float_test/behav/xsim'
xvlog --incr --relax -L uvm -prj get_pixel_color_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/media/koops/VIVADO/huah_cubed_3drender/src/float_functions.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vec_reciprocal_square_root
INFO: [VRFC 10-311] analyzing module vec_scale
INFO: [VRFC 10-311] analyzing module vec_add
INFO: [VRFC 10-311] analyzing module vec_divide
INFO: [VRFC 10-311] analyzing module vec_multiply
INFO: [VRFC 10-311] analyzing module vec_sub
INFO: [VRFC 10-311] analyzing module vec_dot
INFO: [VRFC 10-311] analyzing module vec_normalize
INFO: [VRFC 10-311] analyzing module float_less_than
INFO: [VRFC 10-311] analyzing module vec_less_than
INFO: [VRFC 10-311] analyzing module float_less_than_equal
INFO: [VRFC 10-311] analyzing module float_equals
INFO: [VRFC 10-311] analyzing module vec_comp
INFO: [VRFC 10-311] analyzing module vec_max
INFO: [VRFC 10-311] analyzing module vec_min
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/media/koops/VIVADO/huah_cubed_3drender/src/get_pixel_color.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module get_pixel_color
INFO: [VRFC 10-311] analyzing module get_pixel_color_should_draw_arrow
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/media/koops/VIVADO/huah_cubed_3drender/sim/get_pixel_color_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module get_pixel_color_tb
xvhdl --incr --relax -prj get_pixel_color_tb_vhdl.prj
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
launch_simulation: Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 8471.223 ; gain = 0.000 ; free physical = 2801 ; free virtual = 10721
Command: launch_simulation -step elaborate -simset float_test -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'get_pixel_color_tb'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/media/koops/VIVADO/float_ip/float_testing_vivado/float_testing_vivado.sim/float_test/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'float_test'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/media/koops/VIVADO/float_ip/float_testing_vivado/float_testing_vivado.sim/float_test/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L xbip_utils_v3_0_10 -L axi_utils_v2_0_6 -L xbip_pipe_v3_0_6 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_dsp48_addsub_v3_0_6 -L xbip_dsp48_multadd_v3_0_6 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_18 -L floating_point_v7_1_14 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot get_pixel_color_tb_behav xil_defaultlib.get_pixel_color_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2022.1
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /media/koops/VIVADO/Vivado/2022.1/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L xbip_utils_v3_0_10 -L axi_utils_v2_0_6 -L xbip_pipe_v3_0_6 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_dsp48_addsub_v3_0_6 -L xbip_dsp48_multadd_v3_0_6 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_18 -L floating_point_v7_1_14 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot get_pixel_color_tb_behav xil_defaultlib.get_pixel_color_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'rgb_valid' [/media/koops/VIVADO/huah_cubed_3drender/sim/get_pixel_color_tb.sv:64]
WARNING: [VRFC 10-3091] actual bit length 64 differs from formal bit length 32 for port 's_axis_a_tdata' [/media/koops/VIVADO/huah_cubed_3drender/src/get_pixel_color.sv:49]
WARNING: [VRFC 10-3091] actual bit length 64 differs from formal bit length 32 for port 's_axis_a_tdata' [/media/koops/VIVADO/huah_cubed_3drender/src/get_pixel_color.sv:59]
WARNING: [VRFC 10-3091] actual bit length 64 differs from formal bit length 32 for port 's_axis_a_tdata' [/media/koops/VIVADO/huah_cubed_3drender/src/get_pixel_color.sv:69]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package floating_point_v7_1_14.floating_point_v7_1_14_viv_comp
Compiling package ieee.numeric_std
Compiling package xbip_utils_v3_0_10.xbip_utils_v3_0_10_pkg
Compiling package axi_utils_v2_0_6.axi_utils_v2_0_6_pkg
Compiling package floating_point_v7_1_14.floating_point_v7_1_14_consts
Compiling package ieee.math_real
Compiling package floating_point_v7_1_14.floating_point_v7_1_14_exp_table...
Compiling package mult_gen_v12_0_18.mult_gen_v12_0_18_pkg
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_signed
Compiling package floating_point_v7_1_14.floating_point_v7_1_14_pkg
Compiling package floating_point_v7_1_14.flt_utils
Compiling package floating_point_v7_1_14.vt2mutils
Compiling package floating_point_v7_1_14.vt2mcomps
Compiling package unisim.vcomponents
Compiling package xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv_comp
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package mult_gen_v12_0_18.dsp_pkg
Compiling package floating_point_v7_1_14.flt_recipsqrt_sp_sqrt_r_rom
Compiling architecture muxcy_v of entity unisim.MUXCY [muxcy_default]
Compiling architecture xorcy_v of entity unisim.XORCY [xorcy_default]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=31,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=32)\]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=4)\]
Compiling architecture rtl of entity floating_point_v7_1_14.norm_zero_det [\norm_zero_det(data_width=7,norm...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=4,fast_input=true)\]
Compiling architecture rtl of entity floating_point_v7_1_14.mux4 [\mux4(c_xdevicefamily="artix7",w...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=2,length=2)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(fast_input=true)\]
Compiling architecture rtl of entity floating_point_v7_1_14.mux4 [\mux4(c_xdevicefamily="artix7",w...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=2)\]
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture fde_v of entity unisim.FDE [fde_default]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=8,length=0,fast_inp...]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [delay_default]
Compiling architecture rtl of entity floating_point_v7_1_14.lead_zero_encode [\lead_zero_encode(c_xdevicefamil...]
Compiling architecture rtl of entity floating_point_v7_1_14.shift_msb_first [\shift_msb_first(a_width=32,resu...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=8)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=8,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=11,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=12)\]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=11)\]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=14,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=25,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=3,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=2,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=2,length=0,fast_inp...]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture rtl of entity floating_point_v7_1_14.flt_round_bit [\flt_round_bit(c_xdevicefamily="...]
Compiling architecture rtl of entity floating_point_v7_1_14.renorm_and_round_logic [\renorm_and_round_logic(c_xdevic...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(length=5)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(length=2)\]
Compiling architecture synth of entity floating_point_v7_1_14.fix_to_flt_conv_exp [\fix_to_flt_conv_exp(c_xdevicefa...]
Compiling architecture synth of entity floating_point_v7_1_14.flt_dec_op [\flt_dec_op(c_xdevicefamily="art...]
Compiling architecture struct of entity floating_point_v7_1_14.fix_to_flt_conv [\fix_to_flt_conv(c_xdevicefamily...]
Compiling module unisims_ver.x_lut1_mux2
Compiling module unisims_ver.LUT1
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=32,length=0)\]
Compiling architecture xilinx of entity floating_point_v7_1_14.floating_point_v7_1_14_viv [\floating_point_v7_1_14_viv(c_xd...]
Compiling architecture xilinx of entity floating_point_v7_1_14.floating_point_v7_1_14 [\floating_point_v7_1_14(c_xdevic...]
Compiling module xil_defaultlib.floating_point_sint32_to_float
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=26,fast_input=true)...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=2,fast_input=true)\]
Compiling architecture xilinx of entity mult_gen_v12_0_18.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(alumodereg=0,carryinreg...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(a_input="CASCADE",bcasc...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.op_resize [\op_resize(ai_width=24,bi_width=...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.dsp [\dsp(c_xdevicefamily="artix7",c_...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.mult_gen_v12_0_18_viv [\mult_gen_v12_0_18_viv(c_verbosi...]
Compiling architecture rtl of entity floating_point_v7_1_14.fix_mult_xx [\fix_mult_xx(c_xdevicefamily="ar...]
Compiling architecture rtl of entity floating_point_v7_1_14.fix_mult [\fix_mult(c_xdevicefamily="artix...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=7)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=8,fast_input=true)\]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=4,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_14.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture rtl of entity floating_point_v7_1_14.special_detect [\special_detect(c_xdevicefamily=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(length=4)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=2,length=4,fast_inp...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(length=4,fast_input=true)...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(length=6,fast_input=true)...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=4,length=4,fast_inp...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=8,length=4)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(length=2,fast_input=true)...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=3,fast_input=true)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=4,length=2,fast_inp...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=14)\]
Compiling architecture rtl of entity floating_point_v7_1_14.flt_mult_exp [\flt_mult_exp(c_xdevicefamily="a...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=8,length=2)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=12,length=2,fast_in...]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=12,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=25,length=0,fast_in...]
Compiling architecture rtl of entity floating_point_v7_1_14.flt_round_bit [\flt_round_bit(c_xdevicefamily="...]
Compiling architecture rtl of entity floating_point_v7_1_14.renorm_and_round_logic [\renorm_and_round_logic(c_xdevic...]
Compiling architecture rtl of entity floating_point_v7_1_14.flt_mult_round [\flt_mult_round(c_xdevicefamily=...]
Compiling architecture synth of entity floating_point_v7_1_14.flt_dec_op_lat [\flt_dec_op_lat(c_xdevicefamily=...]
Compiling architecture rtl of entity floating_point_v7_1_14.flt_mult [\flt_mult(c_xdevicefamily="artix...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture xilinx of entity floating_point_v7_1_14.floating_point_v7_1_14_viv [\floating_point_v7_1_14_viv(c_xd...]
Compiling architecture xilinx of entity floating_point_v7_1_14.floating_point_v7_1_14 [\floating_point_v7_1_14(c_xdevic...]
Compiling module xil_defaultlib.floating_point_multiply
Compiling module xil_defaultlib.vec_scale
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=7,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_14.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=24,length=2,fast_in...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=16)\]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(mask="11111111000000000...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=48,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=24,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=16,length=0)\]
Compiling architecture rtl of entity floating_point_v7_1_14.dsp48e1_wrapper [\dsp48e1_wrapper(c_part="xc7a100...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(length=3)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=13,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=27,length=0)\]
Compiling architecture synth of entity floating_point_v7_1_14.align_add_dsp48e1_sgl [\align_add_dsp48e1_sgl(c_xdevice...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000001111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000000000...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=27)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=5)\]
Compiling architecture rtl of entity floating_point_v7_1_14.lead_zero_encode_shift [\lead_zero_encode_shift(ab_fw=24...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=3)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111110010101001011...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00010001010111110000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11101110101000001111...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=2,adreg=0,areg...]
Compiling architecture rtl of entity floating_point_v7_1_14.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=24,c_wi...]
Compiling architecture rtl of entity floating_point_v7_1_14.norm_and_round_dsp48e1_sgl [\norm_and_round_dsp48e1_sgl(c_mu...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10011001100110011001...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111000000001111...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=9,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=9)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=9,length=5)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=10)\]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_14.compare_gt [\compare_gt(c_xdevicefamily="art...]
Compiling architecture synth of entity floating_point_v7_1_14.compare [\compare(c_xdevicefamily="artix7...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=2,length=8,fast_inp...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(length=9,fast_input=true)...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(length=8,fast_input=true)...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(length=3,fast_input=true)...]
Compiling architecture rtl of entity floating_point_v7_1_14.flt_add_exp_sp [\flt_add_exp_sp(c_xdevicefamily=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=23)\]
Compiling architecture rtl of entity floating_point_v7_1_14.flt_add_dsp [\flt_add_dsp(c_xdevicefamily="ar...]
Compiling architecture rtl of entity floating_point_v7_1_14.flt_add [\flt_add(c_xdevicefamily="artix7...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture xilinx of entity floating_point_v7_1_14.floating_point_v7_1_14_viv [\floating_point_v7_1_14_viv(c_xd...]
Compiling architecture xilinx of entity floating_point_v7_1_14.floating_point_v7_1_14 [\floating_point_v7_1_14(c_xdevic...]
Compiling module xil_defaultlib.floating_point_sub
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_14.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_14.compare_ne_im [\compare_ne_im(c_xdevicefamily="...]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_14.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_14.compare_eq [\compare_eq(c_xdevicefamily="art...]
Compiling architecture rtl of entity floating_point_v7_1_14.fp_cmp [\fp_cmp(c_xdevicefamily="artix7"...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture xilinx of entity floating_point_v7_1_14.floating_point_v7_1_14_viv [\floating_point_v7_1_14_viv(c_xd...]
Compiling architecture xilinx of entity floating_point_v7_1_14.floating_point_v7_1_14 [\floating_point_v7_1_14(c_xdevic...]
Compiling module xil_defaultlib.floating_point_lte
Compiling module xil_defaultlib.float_less_than_equal
Compiling module xil_defaultlib.vec_sub
Compiling architecture rtl of entity floating_point_v7_1_14.flt_add [\flt_add(c_xdevicefamily="artix7...]
Compiling architecture xilinx of entity floating_point_v7_1_14.floating_point_v7_1_14_viv [\floating_point_v7_1_14_viv(c_xd...]
Compiling architecture xilinx of entity floating_point_v7_1_14.floating_point_v7_1_14 [\floating_point_v7_1_14(c_xdevic...]
Compiling module xil_defaultlib.floating_point_add
Compiling architecture xilinx of entity floating_point_v7_1_14.floating_point_v7_1_14_viv [\floating_point_v7_1_14_viv(c_xd...]
Compiling architecture xilinx of entity floating_point_v7_1_14.floating_point_v7_1_14 [\floating_point_v7_1_14(c_xdevic...]
Compiling module xil_defaultlib.floating_point_lt
Compiling module xil_defaultlib.float_less_than
Compiling module xil_defaultlib.get_pixel_color_should_draw_arro...
Compiling module xil_defaultlib.vec_add
Compiling module xil_defaultlib.vec_dot
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(length=25)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=8,length=13)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=28)\]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(alumodereg=0,bcascreg=2...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=10,length=0)\]
Compiling architecture rtl of entity floating_point_v7_1_14.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=10,b_wi...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.op_resize [\op_resize(ai_width=10,bi_width=...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.dsp [\dsp(c_xdevicefamily="artix7",c_...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.mult_gen_v12_0_18_viv [\mult_gen_v12_0_18_viv(c_verbosi...]
Compiling architecture synth of entity floating_point_v7_1_14.flt_recip_approx [\flt_recip_approx(c_xdevicefamil...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=7,length=4)\]
Compiling architecture xilinx of entity mult_gen_v12_0_18.op_resize [\op_resize(ai_width=8,bi_width=8...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.dsp [\dsp(c_xdevicefamily="artix7",c_...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.mult_gen_v12_0_18_viv [\mult_gen_v12_0_18_viv(c_verbosi...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=8,length=3)\]
Compiling architecture synth of entity floating_point_v7_1_14.flt_recip_nr [\flt_recip_nr(c_xdevicefamily="a...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=23,length=12)\]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(alumodereg=0,carryinreg...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.op_resize [\op_resize(ai_width=25,bi_width=...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.dsp [\dsp(c_xdevicefamily="artix7",c_...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=34)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=34,length=0)\]
Compiling architecture synth of entity floating_point_v7_1_14.multadd [\multadd(c_xdevicefamily="artix7...]
Compiling architecture synth of entity floating_point_v7_1_14.flt_recip_reduction_calc [\flt_recip_reduction_calc(c_xdev...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.op_resize [\op_resize(ai_width=8,bi_width=8...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.dsp [\dsp(c_xdevicefamily="artix7",c_...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.mult_gen_v12_0_18_viv [\mult_gen_v12_0_18_viv(c_verbosi...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(adreg=0,alumodereg=0,ca...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=18,length=0)\]
Compiling architecture rtl of entity floating_point_v7_1_14.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=25,b_wi...]
Compiling architecture synth of entity floating_point_v7_1_14.multadd [\multadd(c_xdevicefamily="artix7...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=7,length=3)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=8,length=6)\]
Compiling architecture rtl of entity floating_point_v7_1_14.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=25,b_wi...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=26)\]
Compiling architecture synth of entity floating_point_v7_1_14.multadd [\multadd(c_xdevicefamily="artix7...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=22,length=10,fast_i...]
Compiling architecture synth of entity floating_point_v7_1_14.flt_recip_eval [\flt_recip_eval(c_xdevicefamily=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=23,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=46,fast_input=true)...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(alumodereg=0,a_input="C...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.op_resize [\op_resize(ai_width=29,bi_width=...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.dsp [\dsp(c_xdevicefamily="artix7",c_...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=46)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=11,length=4,fast_in...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=57,length=0)\]
Compiling architecture synth of entity floating_point_v7_1_14.multadd [\multadd(c_xdevicefamily="artix7...]
Compiling architecture synth of entity floating_point_v7_1_14.flt_recip_postprocess [\flt_recip_postprocess(c_xdevice...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=9,length=30)\]
Compiling architecture rtl of entity floating_point_v7_1_14.special_detect [\special_detect(c_xdevicefamily=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=2,length=29,fast_in...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(length=29,fast_input=true...]
Compiling architecture synth of entity floating_point_v7_1_14.flt_recip_specialcase [\flt_recip_specialcase(c_xdevice...]
Compiling architecture synth of entity floating_point_v7_1_14.flt_recip_recomb [\flt_recip_recomb(c_xdevicefamil...]
Compiling architecture synth of entity floating_point_v7_1_14.flt_recip [\flt_recip(c_xdevicefamily="arti...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture xilinx of entity floating_point_v7_1_14.floating_point_v7_1_14_viv [\floating_point_v7_1_14_viv(c_xd...]
Compiling architecture xilinx of entity floating_point_v7_1_14.floating_point_v7_1_14 [\floating_point_v7_1_14(c_xdevic...]
Compiling module xil_defaultlib.floating_point_re_sqrt
Compiling module xil_defaultlib.vec_reciprocal_square_root
Compiling module xil_defaultlib.vec_normalize
Compiling module xil_defaultlib.vec_multiply
Compiling module xil_defaultlib.vec_less_than
Compiling module xil_defaultlib.vec_max
Compiling module xil_defaultlib.get_pixel_color_default
Compiling module xil_defaultlib.get_pixel_color_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot get_pixel_color_tb_behav
execute_script: Time (s): cpu = 00:01:57 ; elapsed = 00:00:45 . Memory (MB): peak = 8471.223 ; gain = 0.000 ; free physical = 2724 ; free virtual = 10588
INFO: [USF-XSim-69] 'elaborate' step finished in '45' seconds
launch_simulation: Time (s): cpu = 00:01:57 ; elapsed = 00:00:45 . Memory (MB): peak = 8471.223 ; gain = 0.000 ; free physical = 2724 ; free virtual = 10588
Time resolution is 1 ps
Starting Sim
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/ex_to_float/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/ey_to_float/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/ez_to_float/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/ray_vec_scale/mult_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/ray_vec_scale/mult_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/ray_vec_scale/mult_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/should_render_arrow_mod/scaled_sub_0_sub/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/should_render_arrow_mod/scaled_sub_1_sub/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/should_render_arrow_mod/scaled_sub_comp_lte/mod/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/should_render_arrow_mod/block_pos_normalized_sub/sub_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/should_render_arrow_mod/block_pos_normalized_sub/sub_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/should_render_arrow_mod/block_pos_normalized_sub/sub_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/should_render_arrow_mod/add_a_ray/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/should_render_arrow_mod/add_a_block/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/should_render_arrow_mod/sub_c_ray/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/should_render_arrow_mod/sub_a_block/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/should_render_arrow_mod/add_ud_0/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/should_render_arrow_mod/add_ud_1/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/should_render_arrow_mod/add_lr_0/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/should_render_arrow_mod/add_lr_1/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/should_render_arrow_mod/lt_region_a/mod/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/should_render_arrow_mod/lt_region_c/mod/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/should_render_arrow_mod/lt_ud_0/mod/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/should_render_arrow_mod/lt_ud_1/mod/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/should_render_arrow_mod/lt_lr_0/mod/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/should_render_arrow_mod/lt_lr_1/mod/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/should_render_arrow_mod/x_ray_block_less_than_lt/mod/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/should_render_arrow_mod/y_ray_block_less_than_lt/mod/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/new_origin_add/add_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/new_origin_add/add_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/new_origin_add/add_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/normal_sub/sub_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/normal_sub/sub_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/normal_sub/sub_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/normalize_normal/mod/dot/mult_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/normalize_normal/mod/dot/mult_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/normalize_normal/mod/dot/mult_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/normalize_normal/mod/dot/add_xy/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/normalize_normal/mod/dot/add_z0/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/normalize_normal/mod/dot/add_xyz/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/normalize_normal/mod/mod/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/normalize_normal/mod2/mult_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/normalize_normal/mod2/mult_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/normalize_normal/mod2/mult_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[0].dist_sub/sub_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[0].dist_sub/sub_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[0].dist_sub/sub_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[0].ray_dir_normalize/mod/dot/mult_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[0].ray_dir_normalize/mod/dot/mult_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[0].ray_dir_normalize/mod/dot/mult_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[0].ray_dir_normalize/mod/dot/add_xy/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[0].ray_dir_normalize/mod/dot/add_z0/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[0].ray_dir_normalize/mod/dot/add_xyz/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[0].ray_dir_normalize/mod/mod/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[0].ray_dir_normalize/mod2/mult_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[0].ray_dir_normalize/mod2/mult_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[0].ray_dir_normalize/mod2/mult_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[0].lambert_dot/mult_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[0].lambert_dot/mult_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[0].lambert_dot/mult_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[0].lambert_dot/add_xy/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[0].lambert_dot/add_z0/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[0].lambert_dot/add_xyz/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[0].light_intense_mat_mult_multiply/multiply_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[0].light_intense_mat_mult_multiply/multiply_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[0].light_intense_mat_mult_multiply/multiply_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[0].lambert_scale_multiply/multiply_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[0].lambert_scale_multiply/multiply_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[0].lambert_scale_multiply/multiply_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[1].dist_sub/sub_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[1].dist_sub/sub_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[1].dist_sub/sub_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[1].ray_dir_normalize/mod/dot/mult_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[1].ray_dir_normalize/mod/dot/mult_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[1].ray_dir_normalize/mod/dot/mult_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[1].ray_dir_normalize/mod/dot/add_xy/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[1].ray_dir_normalize/mod/dot/add_z0/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[1].ray_dir_normalize/mod/dot/add_xyz/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[1].ray_dir_normalize/mod/mod/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[1].ray_dir_normalize/mod2/mult_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[1].ray_dir_normalize/mod2/mult_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[1].ray_dir_normalize/mod2/mult_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[1].lambert_dot/mult_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[1].lambert_dot/mult_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[1].lambert_dot/mult_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[1].lambert_dot/add_xy/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[1].lambert_dot/add_z0/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[1].lambert_dot/add_xyz/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[1].light_intense_mat_mult_multiply/multiply_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[1].light_intense_mat_mult_multiply/multiply_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[1].light_intense_mat_mult_multiply/multiply_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[1].lambert_scale_multiply/multiply_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[1].lambert_scale_multiply/multiply_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[1].lambert_scale_multiply/multiply_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[2].dist_sub/sub_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[2].dist_sub/sub_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[2].dist_sub/sub_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[2].ray_dir_normalize/mod/dot/mult_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[2].ray_dir_normalize/mod/dot/mult_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[2].ray_dir_normalize/mod/dot/mult_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[2].ray_dir_normalize/mod/dot/add_xy/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[2].ray_dir_normalize/mod/dot/add_z0/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[2].ray_dir_normalize/mod/dot/add_xyz/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[2].ray_dir_normalize/mod/mod/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[2].ray_dir_normalize/mod2/mult_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[2].ray_dir_normalize/mod2/mult_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[2].ray_dir_normalize/mod2/mult_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[2].lambert_dot/mult_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[2].lambert_dot/mult_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[2].lambert_dot/mult_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[2].lambert_dot/add_xy/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[2].lambert_dot/add_z0/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[2].lambert_dot/add_xyz/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[2].light_intense_mat_mult_multiply/multiply_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[2].light_intense_mat_mult_multiply/multiply_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[2].light_intense_mat_mult_multiply/multiply_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[2].lambert_scale_multiply/multiply_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[2].lambert_scale_multiply/multiply_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[2].lambert_scale_multiply/multiply_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/r_total_0_add/add_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/r_total_0_add/add_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/r_total_0_add/add_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/r_total_add/add_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/r_total_add/add_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/r_total_add/add_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/min_rgb_max/less_than/mod_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/min_rgb_max/less_than/mod_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/min_rgb_max/less_than/mod_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 115 ns  Iteration: 4  Process: /get_pixel_color_tb/mod/normalize_normal/mod/dot/add_xy/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /media/koops/VIVADO/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 115 ns  Iteration: 4  Process: /get_pixel_color_tb/mod/genblk1[0].ray_dir_normalize/mod/dot/add_xy/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /media/koops/VIVADO/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 115 ns  Iteration: 4  Process: /get_pixel_color_tb/mod/genblk1[1].ray_dir_normalize/mod/dot/add_xy/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /media/koops/VIVADO/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 115 ns  Iteration: 4  Process: /get_pixel_color_tb/mod/genblk1[2].ray_dir_normalize/mod/dot/add_xy/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /media/koops/VIVADO/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 335 ns  Iteration: 4  Process: /get_pixel_color_tb/mod/normal_sub/sub_z/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /media/koops/VIVADO/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
SHOULD_RENDER? 0
SHOULD_RENDER? 1
ORI-RGB-0 SCALE0 bbb58751 bc8866ca 3e2a0113
ORI-RGB-1 bcb5c89e bc8866ca bc8866ca
ORI-RGB-2 bf28f9af bf000000 bf000000
ORI-RGB-0 SCALE0 bbb58751 bc8866ca 3e2a0113
ORI-RGB-1 bcb5c89e bc8866ca bc8866ca
ORI-RGB-2 3e1347ff bc8866ca bc8866ca
RGB 10111111001010001111100110101111 10111111000000000000000000000000 10111111000000000000000000000000
OUTPUT         250: 10111111000000000000000000000000 10111111000000000000000000000000 10111111000000000000000000000000
RGB 00111110000100110100011111111111 10111100100010000110011011001010 10111100100010000110011011001010
OUTPUT         251: 00111110000100110100011111111111 10111100100010000110011011001010 10111100100010000110011011001010
relaunch_sim: Time (s): cpu = 00:02:10 ; elapsed = 00:00:56 . Memory (MB): peak = 8471.223 ; gain = 0.000 ; free physical = 2584 ; free virtual = 10449
relaunch_sim
Command: launch_simulation -step compile -simset float_test -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'get_pixel_color_tb'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/media/koops/VIVADO/float_ip/float_testing_vivado/float_testing_vivado.sim/float_test/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'float_test'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/media/koops/VIVADO/float_ip/float_testing_vivado/float_testing_vivado.sim/float_test/behav/xsim'
xvlog --incr --relax -L uvm -prj get_pixel_color_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/media/koops/VIVADO/huah_cubed_3drender/src/float_functions.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vec_reciprocal_square_root
INFO: [VRFC 10-311] analyzing module vec_scale
INFO: [VRFC 10-311] analyzing module vec_add
INFO: [VRFC 10-311] analyzing module vec_divide
INFO: [VRFC 10-311] analyzing module vec_multiply
INFO: [VRFC 10-311] analyzing module vec_sub
INFO: [VRFC 10-311] analyzing module vec_dot
INFO: [VRFC 10-311] analyzing module vec_normalize
INFO: [VRFC 10-311] analyzing module float_less_than
INFO: [VRFC 10-311] analyzing module vec_less_than
INFO: [VRFC 10-311] analyzing module float_less_than_equal
INFO: [VRFC 10-311] analyzing module float_equals
INFO: [VRFC 10-311] analyzing module vec_comp
INFO: [VRFC 10-311] analyzing module vec_max
INFO: [VRFC 10-311] analyzing module vec_min
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/media/koops/VIVADO/huah_cubed_3drender/src/get_pixel_color.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module get_pixel_color
INFO: [VRFC 10-311] analyzing module get_pixel_color_should_draw_arrow
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/media/koops/VIVADO/huah_cubed_3drender/sim/get_pixel_color_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module get_pixel_color_tb
xvhdl --incr --relax -prj get_pixel_color_tb_vhdl.prj
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
Command: launch_simulation -step elaborate -simset float_test -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'get_pixel_color_tb'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/media/koops/VIVADO/float_ip/float_testing_vivado/float_testing_vivado.sim/float_test/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'float_test'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/media/koops/VIVADO/float_ip/float_testing_vivado/float_testing_vivado.sim/float_test/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L xbip_utils_v3_0_10 -L axi_utils_v2_0_6 -L xbip_pipe_v3_0_6 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_dsp48_addsub_v3_0_6 -L xbip_dsp48_multadd_v3_0_6 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_18 -L floating_point_v7_1_14 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot get_pixel_color_tb_behav xil_defaultlib.get_pixel_color_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2022.1
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /media/koops/VIVADO/Vivado/2022.1/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L xbip_utils_v3_0_10 -L axi_utils_v2_0_6 -L xbip_pipe_v3_0_6 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_dsp48_addsub_v3_0_6 -L xbip_dsp48_multadd_v3_0_6 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_18 -L floating_point_v7_1_14 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot get_pixel_color_tb_behav xil_defaultlib.get_pixel_color_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'rgb_valid' [/media/koops/VIVADO/huah_cubed_3drender/sim/get_pixel_color_tb.sv:64]
WARNING: [VRFC 10-3091] actual bit length 64 differs from formal bit length 32 for port 's_axis_a_tdata' [/media/koops/VIVADO/huah_cubed_3drender/src/get_pixel_color.sv:49]
WARNING: [VRFC 10-3091] actual bit length 64 differs from formal bit length 32 for port 's_axis_a_tdata' [/media/koops/VIVADO/huah_cubed_3drender/src/get_pixel_color.sv:59]
WARNING: [VRFC 10-3091] actual bit length 64 differs from formal bit length 32 for port 's_axis_a_tdata' [/media/koops/VIVADO/huah_cubed_3drender/src/get_pixel_color.sv:69]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package floating_point_v7_1_14.floating_point_v7_1_14_viv_comp
Compiling package ieee.numeric_std
Compiling package xbip_utils_v3_0_10.xbip_utils_v3_0_10_pkg
Compiling package axi_utils_v2_0_6.axi_utils_v2_0_6_pkg
Compiling package floating_point_v7_1_14.floating_point_v7_1_14_consts
Compiling package ieee.math_real
Compiling package floating_point_v7_1_14.floating_point_v7_1_14_exp_table...
Compiling package mult_gen_v12_0_18.mult_gen_v12_0_18_pkg
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_signed
Compiling package floating_point_v7_1_14.floating_point_v7_1_14_pkg
Compiling package floating_point_v7_1_14.flt_utils
Compiling package floating_point_v7_1_14.vt2mutils
Compiling package floating_point_v7_1_14.vt2mcomps
Compiling package unisim.vcomponents
Compiling package xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv_comp
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package mult_gen_v12_0_18.dsp_pkg
Compiling package floating_point_v7_1_14.flt_recipsqrt_sp_sqrt_r_rom
Compiling architecture muxcy_v of entity unisim.MUXCY [muxcy_default]
Compiling architecture xorcy_v of entity unisim.XORCY [xorcy_default]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=31,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=32)\]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=4)\]
Compiling architecture rtl of entity floating_point_v7_1_14.norm_zero_det [\norm_zero_det(data_width=7,norm...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=4,fast_input=true)\]
Compiling architecture rtl of entity floating_point_v7_1_14.mux4 [\mux4(c_xdevicefamily="artix7",w...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=2,length=2)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(fast_input=true)\]
Compiling architecture rtl of entity floating_point_v7_1_14.mux4 [\mux4(c_xdevicefamily="artix7",w...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=2)\]
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture fde_v of entity unisim.FDE [fde_default]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=8,length=0,fast_inp...]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [delay_default]
Compiling architecture rtl of entity floating_point_v7_1_14.lead_zero_encode [\lead_zero_encode(c_xdevicefamil...]
Compiling architecture rtl of entity floating_point_v7_1_14.shift_msb_first [\shift_msb_first(a_width=32,resu...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=8)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=8,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=11,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=12)\]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=11)\]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=14,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=25,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=3,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=2,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=2,length=0,fast_inp...]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture rtl of entity floating_point_v7_1_14.flt_round_bit [\flt_round_bit(c_xdevicefamily="...]
Compiling architecture rtl of entity floating_point_v7_1_14.renorm_and_round_logic [\renorm_and_round_logic(c_xdevic...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(length=5)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(length=2)\]
Compiling architecture synth of entity floating_point_v7_1_14.fix_to_flt_conv_exp [\fix_to_flt_conv_exp(c_xdevicefa...]
Compiling architecture synth of entity floating_point_v7_1_14.flt_dec_op [\flt_dec_op(c_xdevicefamily="art...]
Compiling architecture struct of entity floating_point_v7_1_14.fix_to_flt_conv [\fix_to_flt_conv(c_xdevicefamily...]
Compiling module unisims_ver.x_lut1_mux2
Compiling module unisims_ver.LUT1
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=32,length=0)\]
Compiling architecture xilinx of entity floating_point_v7_1_14.floating_point_v7_1_14_viv [\floating_point_v7_1_14_viv(c_xd...]
Compiling architecture xilinx of entity floating_point_v7_1_14.floating_point_v7_1_14 [\floating_point_v7_1_14(c_xdevic...]
Compiling module xil_defaultlib.floating_point_sint32_to_float
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=26,fast_input=true)...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=2,fast_input=true)\]
Compiling architecture xilinx of entity mult_gen_v12_0_18.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(alumodereg=0,carryinreg...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(a_input="CASCADE",bcasc...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.op_resize [\op_resize(ai_width=24,bi_width=...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.dsp [\dsp(c_xdevicefamily="artix7",c_...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.mult_gen_v12_0_18_viv [\mult_gen_v12_0_18_viv(c_verbosi...]
Compiling architecture rtl of entity floating_point_v7_1_14.fix_mult_xx [\fix_mult_xx(c_xdevicefamily="ar...]
Compiling architecture rtl of entity floating_point_v7_1_14.fix_mult [\fix_mult(c_xdevicefamily="artix...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=7)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=8,fast_input=true)\]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=4,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_14.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture rtl of entity floating_point_v7_1_14.special_detect [\special_detect(c_xdevicefamily=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(length=4)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=2,length=4,fast_inp...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(length=4,fast_input=true)...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(length=6,fast_input=true)...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=4,length=4,fast_inp...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=8,length=4)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(length=2,fast_input=true)...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=3,fast_input=true)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=4,length=2,fast_inp...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=14)\]
Compiling architecture rtl of entity floating_point_v7_1_14.flt_mult_exp [\flt_mult_exp(c_xdevicefamily="a...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=8,length=2)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=12,length=2,fast_in...]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=12,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=25,length=0,fast_in...]
Compiling architecture rtl of entity floating_point_v7_1_14.flt_round_bit [\flt_round_bit(c_xdevicefamily="...]
Compiling architecture rtl of entity floating_point_v7_1_14.renorm_and_round_logic [\renorm_and_round_logic(c_xdevic...]
Compiling architecture rtl of entity floating_point_v7_1_14.flt_mult_round [\flt_mult_round(c_xdevicefamily=...]
Compiling architecture synth of entity floating_point_v7_1_14.flt_dec_op_lat [\flt_dec_op_lat(c_xdevicefamily=...]
Compiling architecture rtl of entity floating_point_v7_1_14.flt_mult [\flt_mult(c_xdevicefamily="artix...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture xilinx of entity floating_point_v7_1_14.floating_point_v7_1_14_viv [\floating_point_v7_1_14_viv(c_xd...]
Compiling architecture xilinx of entity floating_point_v7_1_14.floating_point_v7_1_14 [\floating_point_v7_1_14(c_xdevic...]
Compiling module xil_defaultlib.floating_point_multiply
Compiling module xil_defaultlib.vec_scale
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=7,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_14.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=24,length=2,fast_in...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=16)\]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(mask="11111111000000000...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=48,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=24,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=16,length=0)\]
Compiling architecture rtl of entity floating_point_v7_1_14.dsp48e1_wrapper [\dsp48e1_wrapper(c_part="xc7a100...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(length=3)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=13,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=27,length=0)\]
Compiling architecture synth of entity floating_point_v7_1_14.align_add_dsp48e1_sgl [\align_add_dsp48e1_sgl(c_xdevice...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000001111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000000000...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=27)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=5)\]
Compiling architecture rtl of entity floating_point_v7_1_14.lead_zero_encode_shift [\lead_zero_encode_shift(ab_fw=24...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=3)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111110010101001011...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00010001010111110000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11101110101000001111...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=2,adreg=0,areg...]
Compiling architecture rtl of entity floating_point_v7_1_14.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=24,c_wi...]
Compiling architecture rtl of entity floating_point_v7_1_14.norm_and_round_dsp48e1_sgl [\norm_and_round_dsp48e1_sgl(c_mu...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10011001100110011001...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111000000001111...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=9,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=9)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=9,length=5)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=10)\]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_14.compare_gt [\compare_gt(c_xdevicefamily="art...]
Compiling architecture synth of entity floating_point_v7_1_14.compare [\compare(c_xdevicefamily="artix7...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=2,length=8,fast_inp...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(length=9,fast_input=true)...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(length=8,fast_input=true)...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(length=3,fast_input=true)...]
Compiling architecture rtl of entity floating_point_v7_1_14.flt_add_exp_sp [\flt_add_exp_sp(c_xdevicefamily=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=23)\]
Compiling architecture rtl of entity floating_point_v7_1_14.flt_add_dsp [\flt_add_dsp(c_xdevicefamily="ar...]
Compiling architecture rtl of entity floating_point_v7_1_14.flt_add [\flt_add(c_xdevicefamily="artix7...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture xilinx of entity floating_point_v7_1_14.floating_point_v7_1_14_viv [\floating_point_v7_1_14_viv(c_xd...]
Compiling architecture xilinx of entity floating_point_v7_1_14.floating_point_v7_1_14 [\floating_point_v7_1_14(c_xdevic...]
Compiling module xil_defaultlib.floating_point_sub
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_14.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_14.compare_ne_im [\compare_ne_im(c_xdevicefamily="...]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_14.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_14.compare_eq [\compare_eq(c_xdevicefamily="art...]
Compiling architecture rtl of entity floating_point_v7_1_14.fp_cmp [\fp_cmp(c_xdevicefamily="artix7"...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture xilinx of entity floating_point_v7_1_14.floating_point_v7_1_14_viv [\floating_point_v7_1_14_viv(c_xd...]
Compiling architecture xilinx of entity floating_point_v7_1_14.floating_point_v7_1_14 [\floating_point_v7_1_14(c_xdevic...]
Compiling module xil_defaultlib.floating_point_lte
Compiling module xil_defaultlib.float_less_than_equal
Compiling module xil_defaultlib.vec_sub
Compiling architecture rtl of entity floating_point_v7_1_14.flt_add [\flt_add(c_xdevicefamily="artix7...]
Compiling architecture xilinx of entity floating_point_v7_1_14.floating_point_v7_1_14_viv [\floating_point_v7_1_14_viv(c_xd...]
Compiling architecture xilinx of entity floating_point_v7_1_14.floating_point_v7_1_14 [\floating_point_v7_1_14(c_xdevic...]
Compiling module xil_defaultlib.floating_point_add
Compiling architecture xilinx of entity floating_point_v7_1_14.floating_point_v7_1_14_viv [\floating_point_v7_1_14_viv(c_xd...]
Compiling architecture xilinx of entity floating_point_v7_1_14.floating_point_v7_1_14 [\floating_point_v7_1_14(c_xdevic...]
Compiling module xil_defaultlib.floating_point_lt
Compiling module xil_defaultlib.float_less_than
Compiling module xil_defaultlib.get_pixel_color_should_draw_arro...
Compiling module xil_defaultlib.vec_add
Compiling module xil_defaultlib.vec_dot
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(length=25)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=8,length=13)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=28)\]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(alumodereg=0,bcascreg=2...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=10,length=0)\]
Compiling architecture rtl of entity floating_point_v7_1_14.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=10,b_wi...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.op_resize [\op_resize(ai_width=10,bi_width=...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.dsp [\dsp(c_xdevicefamily="artix7",c_...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.mult_gen_v12_0_18_viv [\mult_gen_v12_0_18_viv(c_verbosi...]
Compiling architecture synth of entity floating_point_v7_1_14.flt_recip_approx [\flt_recip_approx(c_xdevicefamil...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=7,length=4)\]
Compiling architecture xilinx of entity mult_gen_v12_0_18.op_resize [\op_resize(ai_width=8,bi_width=8...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.dsp [\dsp(c_xdevicefamily="artix7",c_...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.mult_gen_v12_0_18_viv [\mult_gen_v12_0_18_viv(c_verbosi...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=8,length=3)\]
Compiling architecture synth of entity floating_point_v7_1_14.flt_recip_nr [\flt_recip_nr(c_xdevicefamily="a...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=23,length=12)\]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(alumodereg=0,carryinreg...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.op_resize [\op_resize(ai_width=25,bi_width=...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.dsp [\dsp(c_xdevicefamily="artix7",c_...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=34)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=34,length=0)\]
Compiling architecture synth of entity floating_point_v7_1_14.multadd [\multadd(c_xdevicefamily="artix7...]
Compiling architecture synth of entity floating_point_v7_1_14.flt_recip_reduction_calc [\flt_recip_reduction_calc(c_xdev...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.op_resize [\op_resize(ai_width=8,bi_width=8...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.dsp [\dsp(c_xdevicefamily="artix7",c_...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.mult_gen_v12_0_18_viv [\mult_gen_v12_0_18_viv(c_verbosi...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(adreg=0,alumodereg=0,ca...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=18,length=0)\]
Compiling architecture rtl of entity floating_point_v7_1_14.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=25,b_wi...]
Compiling architecture synth of entity floating_point_v7_1_14.multadd [\multadd(c_xdevicefamily="artix7...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=7,length=3)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=8,length=6)\]
Compiling architecture rtl of entity floating_point_v7_1_14.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=25,b_wi...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=26)\]
Compiling architecture synth of entity floating_point_v7_1_14.multadd [\multadd(c_xdevicefamily="artix7...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=22,length=10,fast_i...]
Compiling architecture synth of entity floating_point_v7_1_14.flt_recip_eval [\flt_recip_eval(c_xdevicefamily=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=23,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=46,fast_input=true)...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(alumodereg=0,a_input="C...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.op_resize [\op_resize(ai_width=29,bi_width=...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.dsp [\dsp(c_xdevicefamily="artix7",c_...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=46)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=11,length=4,fast_in...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=57,length=0)\]
Compiling architecture synth of entity floating_point_v7_1_14.multadd [\multadd(c_xdevicefamily="artix7...]
Compiling architecture synth of entity floating_point_v7_1_14.flt_recip_postprocess [\flt_recip_postprocess(c_xdevice...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=9,length=30)\]
Compiling architecture rtl of entity floating_point_v7_1_14.special_detect [\special_detect(c_xdevicefamily=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=2,length=29,fast_in...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(length=29,fast_input=true...]
Compiling architecture synth of entity floating_point_v7_1_14.flt_recip_specialcase [\flt_recip_specialcase(c_xdevice...]
Compiling architecture synth of entity floating_point_v7_1_14.flt_recip_recomb [\flt_recip_recomb(c_xdevicefamil...]
Compiling architecture synth of entity floating_point_v7_1_14.flt_recip [\flt_recip(c_xdevicefamily="arti...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture xilinx of entity floating_point_v7_1_14.floating_point_v7_1_14_viv [\floating_point_v7_1_14_viv(c_xd...]
Compiling architecture xilinx of entity floating_point_v7_1_14.floating_point_v7_1_14 [\floating_point_v7_1_14(c_xdevic...]
Compiling module xil_defaultlib.floating_point_re_sqrt
Compiling module xil_defaultlib.vec_reciprocal_square_root
Compiling module xil_defaultlib.vec_normalize
Compiling module xil_defaultlib.vec_multiply
Compiling module xil_defaultlib.vec_less_than
Compiling module xil_defaultlib.vec_max
Compiling module xil_defaultlib.get_pixel_color_default
Compiling module xil_defaultlib.get_pixel_color_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot get_pixel_color_tb_behav
execute_script: Time (s): cpu = 00:01:47 ; elapsed = 00:00:41 . Memory (MB): peak = 8479.227 ; gain = 0.000 ; free physical = 2756 ; free virtual = 10637
INFO: [USF-XSim-69] 'elaborate' step finished in '40' seconds
launch_simulation: Time (s): cpu = 00:01:47 ; elapsed = 00:00:41 . Memory (MB): peak = 8479.227 ; gain = 0.000 ; free physical = 2756 ; free virtual = 10637
Time resolution is 1 ps
Starting Sim
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/ex_to_float/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/ey_to_float/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/ez_to_float/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/ray_vec_scale/mult_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/ray_vec_scale/mult_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/ray_vec_scale/mult_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/should_render_arrow_mod/scaled_sub_0_sub/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/should_render_arrow_mod/scaled_sub_1_sub/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/should_render_arrow_mod/scaled_sub_comp_lte/mod/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/should_render_arrow_mod/block_pos_normalized_sub/sub_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/should_render_arrow_mod/block_pos_normalized_sub/sub_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/should_render_arrow_mod/block_pos_normalized_sub/sub_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/should_render_arrow_mod/add_a_ray/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/should_render_arrow_mod/add_a_block/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/should_render_arrow_mod/sub_c_ray/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/should_render_arrow_mod/sub_a_block/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/should_render_arrow_mod/add_ud_0/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/should_render_arrow_mod/add_ud_1/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/should_render_arrow_mod/add_lr_0/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/should_render_arrow_mod/add_lr_1/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/should_render_arrow_mod/lt_region_a/mod/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/should_render_arrow_mod/lt_region_c/mod/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/should_render_arrow_mod/lt_ud_0/mod/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/should_render_arrow_mod/lt_ud_1/mod/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/should_render_arrow_mod/lt_lr_0/mod/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/should_render_arrow_mod/lt_lr_1/mod/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/should_render_arrow_mod/x_ray_block_less_than_lt/mod/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/should_render_arrow_mod/y_ray_block_less_than_lt/mod/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/new_origin_add/add_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/new_origin_add/add_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/new_origin_add/add_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/normal_sub/sub_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/normal_sub/sub_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/normal_sub/sub_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/normalize_normal/mod/dot/mult_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/normalize_normal/mod/dot/mult_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/normalize_normal/mod/dot/mult_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/normalize_normal/mod/dot/add_xy/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/normalize_normal/mod/dot/add_z0/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/normalize_normal/mod/dot/add_xyz/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/normalize_normal/mod/mod/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/normalize_normal/mod2/mult_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/normalize_normal/mod2/mult_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/normalize_normal/mod2/mult_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[0].dist_sub/sub_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[0].dist_sub/sub_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[0].dist_sub/sub_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[0].ray_dir_normalize/mod/dot/mult_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[0].ray_dir_normalize/mod/dot/mult_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[0].ray_dir_normalize/mod/dot/mult_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[0].ray_dir_normalize/mod/dot/add_xy/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[0].ray_dir_normalize/mod/dot/add_z0/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[0].ray_dir_normalize/mod/dot/add_xyz/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[0].ray_dir_normalize/mod/mod/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[0].ray_dir_normalize/mod2/mult_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[0].ray_dir_normalize/mod2/mult_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[0].ray_dir_normalize/mod2/mult_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[0].lambert_dot/mult_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[0].lambert_dot/mult_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[0].lambert_dot/mult_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[0].lambert_dot/add_xy/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[0].lambert_dot/add_z0/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[0].lambert_dot/add_xyz/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[0].light_intense_mat_mult_multiply/multiply_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[0].light_intense_mat_mult_multiply/multiply_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[0].light_intense_mat_mult_multiply/multiply_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[0].lambert_scale_multiply/multiply_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[0].lambert_scale_multiply/multiply_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[0].lambert_scale_multiply/multiply_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[1].dist_sub/sub_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[1].dist_sub/sub_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[1].dist_sub/sub_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[1].ray_dir_normalize/mod/dot/mult_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[1].ray_dir_normalize/mod/dot/mult_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[1].ray_dir_normalize/mod/dot/mult_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[1].ray_dir_normalize/mod/dot/add_xy/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[1].ray_dir_normalize/mod/dot/add_z0/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[1].ray_dir_normalize/mod/dot/add_xyz/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[1].ray_dir_normalize/mod/mod/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[1].ray_dir_normalize/mod2/mult_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[1].ray_dir_normalize/mod2/mult_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[1].ray_dir_normalize/mod2/mult_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[1].lambert_dot/mult_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[1].lambert_dot/mult_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[1].lambert_dot/mult_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[1].lambert_dot/add_xy/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[1].lambert_dot/add_z0/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[1].lambert_dot/add_xyz/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[1].light_intense_mat_mult_multiply/multiply_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[1].light_intense_mat_mult_multiply/multiply_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[1].light_intense_mat_mult_multiply/multiply_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[1].lambert_scale_multiply/multiply_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[1].lambert_scale_multiply/multiply_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[1].lambert_scale_multiply/multiply_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[2].dist_sub/sub_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[2].dist_sub/sub_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[2].dist_sub/sub_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[2].ray_dir_normalize/mod/dot/mult_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[2].ray_dir_normalize/mod/dot/mult_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[2].ray_dir_normalize/mod/dot/mult_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[2].ray_dir_normalize/mod/dot/add_xy/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[2].ray_dir_normalize/mod/dot/add_z0/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[2].ray_dir_normalize/mod/dot/add_xyz/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[2].ray_dir_normalize/mod/mod/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[2].ray_dir_normalize/mod2/mult_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[2].ray_dir_normalize/mod2/mult_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[2].ray_dir_normalize/mod2/mult_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[2].lambert_dot/mult_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[2].lambert_dot/mult_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[2].lambert_dot/mult_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[2].lambert_dot/add_xy/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[2].lambert_dot/add_z0/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[2].lambert_dot/add_xyz/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[2].light_intense_mat_mult_multiply/multiply_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[2].light_intense_mat_mult_multiply/multiply_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[2].light_intense_mat_mult_multiply/multiply_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[2].lambert_scale_multiply/multiply_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[2].lambert_scale_multiply/multiply_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[2].lambert_scale_multiply/multiply_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/r_total_0_add/add_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/r_total_0_add/add_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/r_total_0_add/add_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/r_total_add/add_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/r_total_add/add_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/r_total_add/add_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/min_rgb_max/less_than/mod_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/min_rgb_max/less_than/mod_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/min_rgb_max/less_than/mod_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 115 ns  Iteration: 4  Process: /get_pixel_color_tb/mod/normalize_normal/mod/dot/add_xy/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /media/koops/VIVADO/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 115 ns  Iteration: 4  Process: /get_pixel_color_tb/mod/genblk1[0].ray_dir_normalize/mod/dot/add_xy/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /media/koops/VIVADO/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 115 ns  Iteration: 4  Process: /get_pixel_color_tb/mod/genblk1[1].ray_dir_normalize/mod/dot/add_xy/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /media/koops/VIVADO/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 115 ns  Iteration: 4  Process: /get_pixel_color_tb/mod/genblk1[2].ray_dir_normalize/mod/dot/add_xy/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /media/koops/VIVADO/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 335 ns  Iteration: 4  Process: /get_pixel_color_tb/mod/normal_sub/sub_z/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /media/koops/VIVADO/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
SHOULD_RENDER? 0
SHOULD_RENDER? 1
NORMAL 38fae147 38fae147 bf800000
NORMAL 39d12712 bf7fffff 00000000
ORI-RGB-0 SCALE0 bbb58751 bc8866ca 3e2a0113
ORI-RGB-1 bcb5c89e bc8866ca bc8866ca
ORI-RGB-2 bf28f9af bf000000 bf000000
ORI-RGB-0 SCALE0 bbb58751 bc8866ca 3e2a0113
ORI-RGB-1 bcb5c89e bc8866ca bc8866ca
ORI-RGB-2 3e1347ff bc8866ca bc8866ca
RGB 10111111001010001111100110101111 10111111000000000000000000000000 10111111000000000000000000000000
OUTPUT         250: 10111111000000000000000000000000 10111111000000000000000000000000 10111111000000000000000000000000
RGB 00111110000100110100011111111111 10111100100010000110011011001010 10111100100010000110011011001010
OUTPUT         251: 00111110000100110100011111111111 10111100100010000110011011001010 10111100100010000110011011001010
relaunch_sim: Time (s): cpu = 00:01:59 ; elapsed = 00:00:50 . Memory (MB): peak = 8479.227 ; gain = 0.000 ; free physical = 2672 ; free virtual = 10547
relaunch_sim
Command: launch_simulation -step compile -simset float_test -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'get_pixel_color_tb'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/media/koops/VIVADO/float_ip/float_testing_vivado/float_testing_vivado.sim/float_test/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'float_test'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/media/koops/VIVADO/float_ip/float_testing_vivado/float_testing_vivado.sim/float_test/behav/xsim'
xvlog --incr --relax -L uvm -prj get_pixel_color_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/media/koops/VIVADO/huah_cubed_3drender/src/float_functions.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vec_reciprocal_square_root
INFO: [VRFC 10-311] analyzing module vec_scale
INFO: [VRFC 10-311] analyzing module vec_add
INFO: [VRFC 10-311] analyzing module vec_divide
INFO: [VRFC 10-311] analyzing module vec_multiply
INFO: [VRFC 10-311] analyzing module vec_sub
INFO: [VRFC 10-311] analyzing module vec_dot
INFO: [VRFC 10-311] analyzing module vec_normalize
INFO: [VRFC 10-311] analyzing module float_less_than
INFO: [VRFC 10-311] analyzing module vec_less_than
INFO: [VRFC 10-311] analyzing module float_less_than_equal
INFO: [VRFC 10-311] analyzing module float_equals
INFO: [VRFC 10-311] analyzing module vec_comp
INFO: [VRFC 10-311] analyzing module vec_max
INFO: [VRFC 10-311] analyzing module vec_min
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/media/koops/VIVADO/huah_cubed_3drender/src/get_pixel_color.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module get_pixel_color
INFO: [VRFC 10-311] analyzing module get_pixel_color_should_draw_arrow
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/media/koops/VIVADO/huah_cubed_3drender/sim/get_pixel_color_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module get_pixel_color_tb
xvhdl --incr --relax -prj get_pixel_color_tb_vhdl.prj
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
Command: launch_simulation -step elaborate -simset float_test -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'get_pixel_color_tb'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/media/koops/VIVADO/float_ip/float_testing_vivado/float_testing_vivado.sim/float_test/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'float_test'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/media/koops/VIVADO/float_ip/float_testing_vivado/float_testing_vivado.sim/float_test/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L xbip_utils_v3_0_10 -L axi_utils_v2_0_6 -L xbip_pipe_v3_0_6 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_dsp48_addsub_v3_0_6 -L xbip_dsp48_multadd_v3_0_6 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_18 -L floating_point_v7_1_14 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot get_pixel_color_tb_behav xil_defaultlib.get_pixel_color_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2022.1
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /media/koops/VIVADO/Vivado/2022.1/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L xbip_utils_v3_0_10 -L axi_utils_v2_0_6 -L xbip_pipe_v3_0_6 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_dsp48_addsub_v3_0_6 -L xbip_dsp48_multadd_v3_0_6 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_18 -L floating_point_v7_1_14 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot get_pixel_color_tb_behav xil_defaultlib.get_pixel_color_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'rgb_valid' [/media/koops/VIVADO/huah_cubed_3drender/sim/get_pixel_color_tb.sv:64]
WARNING: [VRFC 10-3091] actual bit length 64 differs from formal bit length 32 for port 's_axis_a_tdata' [/media/koops/VIVADO/huah_cubed_3drender/src/get_pixel_color.sv:49]
WARNING: [VRFC 10-3091] actual bit length 64 differs from formal bit length 32 for port 's_axis_a_tdata' [/media/koops/VIVADO/huah_cubed_3drender/src/get_pixel_color.sv:59]
WARNING: [VRFC 10-3091] actual bit length 64 differs from formal bit length 32 for port 's_axis_a_tdata' [/media/koops/VIVADO/huah_cubed_3drender/src/get_pixel_color.sv:69]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package floating_point_v7_1_14.floating_point_v7_1_14_viv_comp
Compiling package ieee.numeric_std
Compiling package xbip_utils_v3_0_10.xbip_utils_v3_0_10_pkg
Compiling package axi_utils_v2_0_6.axi_utils_v2_0_6_pkg
Compiling package floating_point_v7_1_14.floating_point_v7_1_14_consts
Compiling package ieee.math_real
Compiling package floating_point_v7_1_14.floating_point_v7_1_14_exp_table...
Compiling package mult_gen_v12_0_18.mult_gen_v12_0_18_pkg
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_signed
Compiling package floating_point_v7_1_14.floating_point_v7_1_14_pkg
Compiling package floating_point_v7_1_14.flt_utils
Compiling package floating_point_v7_1_14.vt2mutils
Compiling package floating_point_v7_1_14.vt2mcomps
Compiling package unisim.vcomponents
Compiling package xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv_comp
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package mult_gen_v12_0_18.dsp_pkg
Compiling package floating_point_v7_1_14.flt_recipsqrt_sp_sqrt_r_rom
Compiling architecture muxcy_v of entity unisim.MUXCY [muxcy_default]
Compiling architecture xorcy_v of entity unisim.XORCY [xorcy_default]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=31,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=32)\]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=4)\]
Compiling architecture rtl of entity floating_point_v7_1_14.norm_zero_det [\norm_zero_det(data_width=7,norm...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=4,fast_input=true)\]
Compiling architecture rtl of entity floating_point_v7_1_14.mux4 [\mux4(c_xdevicefamily="artix7",w...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=2,length=2)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(fast_input=true)\]
Compiling architecture rtl of entity floating_point_v7_1_14.mux4 [\mux4(c_xdevicefamily="artix7",w...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=2)\]
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture fde_v of entity unisim.FDE [fde_default]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=8,length=0,fast_inp...]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [delay_default]
Compiling architecture rtl of entity floating_point_v7_1_14.lead_zero_encode [\lead_zero_encode(c_xdevicefamil...]
Compiling architecture rtl of entity floating_point_v7_1_14.shift_msb_first [\shift_msb_first(a_width=32,resu...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=8)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=8,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=11,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=12)\]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=11)\]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=14,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=25,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=3,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=2,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=2,length=0,fast_inp...]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture rtl of entity floating_point_v7_1_14.flt_round_bit [\flt_round_bit(c_xdevicefamily="...]
Compiling architecture rtl of entity floating_point_v7_1_14.renorm_and_round_logic [\renorm_and_round_logic(c_xdevic...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(length=5)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(length=2)\]
Compiling architecture synth of entity floating_point_v7_1_14.fix_to_flt_conv_exp [\fix_to_flt_conv_exp(c_xdevicefa...]
Compiling architecture synth of entity floating_point_v7_1_14.flt_dec_op [\flt_dec_op(c_xdevicefamily="art...]
Compiling architecture struct of entity floating_point_v7_1_14.fix_to_flt_conv [\fix_to_flt_conv(c_xdevicefamily...]
Compiling module unisims_ver.x_lut1_mux2
Compiling module unisims_ver.LUT1
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=32,length=0)\]
Compiling architecture xilinx of entity floating_point_v7_1_14.floating_point_v7_1_14_viv [\floating_point_v7_1_14_viv(c_xd...]
Compiling architecture xilinx of entity floating_point_v7_1_14.floating_point_v7_1_14 [\floating_point_v7_1_14(c_xdevic...]
Compiling module xil_defaultlib.floating_point_sint32_to_float
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=26,fast_input=true)...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=2,fast_input=true)\]
Compiling architecture xilinx of entity mult_gen_v12_0_18.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(alumodereg=0,carryinreg...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(a_input="CASCADE",bcasc...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.op_resize [\op_resize(ai_width=24,bi_width=...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.dsp [\dsp(c_xdevicefamily="artix7",c_...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.mult_gen_v12_0_18_viv [\mult_gen_v12_0_18_viv(c_verbosi...]
Compiling architecture rtl of entity floating_point_v7_1_14.fix_mult_xx [\fix_mult_xx(c_xdevicefamily="ar...]
Compiling architecture rtl of entity floating_point_v7_1_14.fix_mult [\fix_mult(c_xdevicefamily="artix...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=7)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=8,fast_input=true)\]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=4,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_14.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture rtl of entity floating_point_v7_1_14.special_detect [\special_detect(c_xdevicefamily=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(length=4)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=2,length=4,fast_inp...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(length=4,fast_input=true)...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(length=6,fast_input=true)...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=4,length=4,fast_inp...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=8,length=4)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(length=2,fast_input=true)...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=3,fast_input=true)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=4,length=2,fast_inp...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=14)\]
Compiling architecture rtl of entity floating_point_v7_1_14.flt_mult_exp [\flt_mult_exp(c_xdevicefamily="a...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=8,length=2)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=12,length=2,fast_in...]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=12,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=25,length=0,fast_in...]
Compiling architecture rtl of entity floating_point_v7_1_14.flt_round_bit [\flt_round_bit(c_xdevicefamily="...]
Compiling architecture rtl of entity floating_point_v7_1_14.renorm_and_round_logic [\renorm_and_round_logic(c_xdevic...]
Compiling architecture rtl of entity floating_point_v7_1_14.flt_mult_round [\flt_mult_round(c_xdevicefamily=...]
Compiling architecture synth of entity floating_point_v7_1_14.flt_dec_op_lat [\flt_dec_op_lat(c_xdevicefamily=...]
Compiling architecture rtl of entity floating_point_v7_1_14.flt_mult [\flt_mult(c_xdevicefamily="artix...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture xilinx of entity floating_point_v7_1_14.floating_point_v7_1_14_viv [\floating_point_v7_1_14_viv(c_xd...]
Compiling architecture xilinx of entity floating_point_v7_1_14.floating_point_v7_1_14 [\floating_point_v7_1_14(c_xdevic...]
Compiling module xil_defaultlib.floating_point_multiply
Compiling module xil_defaultlib.vec_scale
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=7,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_14.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=24,length=2,fast_in...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=16)\]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(mask="11111111000000000...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=48,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=24,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=16,length=0)\]
Compiling architecture rtl of entity floating_point_v7_1_14.dsp48e1_wrapper [\dsp48e1_wrapper(c_part="xc7a100...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(length=3)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=13,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=27,length=0)\]
Compiling architecture synth of entity floating_point_v7_1_14.align_add_dsp48e1_sgl [\align_add_dsp48e1_sgl(c_xdevice...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000001111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000000000...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=27)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=5)\]
Compiling architecture rtl of entity floating_point_v7_1_14.lead_zero_encode_shift [\lead_zero_encode_shift(ab_fw=24...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=3)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111110010101001011...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00010001010111110000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11101110101000001111...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=2,adreg=0,areg...]
Compiling architecture rtl of entity floating_point_v7_1_14.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=24,c_wi...]
Compiling architecture rtl of entity floating_point_v7_1_14.norm_and_round_dsp48e1_sgl [\norm_and_round_dsp48e1_sgl(c_mu...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10011001100110011001...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111000000001111...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=9,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=9)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=9,length=5)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=10)\]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_14.compare_gt [\compare_gt(c_xdevicefamily="art...]
Compiling architecture synth of entity floating_point_v7_1_14.compare [\compare(c_xdevicefamily="artix7...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=2,length=8,fast_inp...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(length=9,fast_input=true)...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(length=8,fast_input=true)...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(length=3,fast_input=true)...]
Compiling architecture rtl of entity floating_point_v7_1_14.flt_add_exp_sp [\flt_add_exp_sp(c_xdevicefamily=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=23)\]
Compiling architecture rtl of entity floating_point_v7_1_14.flt_add_dsp [\flt_add_dsp(c_xdevicefamily="ar...]
Compiling architecture rtl of entity floating_point_v7_1_14.flt_add [\flt_add(c_xdevicefamily="artix7...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture xilinx of entity floating_point_v7_1_14.floating_point_v7_1_14_viv [\floating_point_v7_1_14_viv(c_xd...]
Compiling architecture xilinx of entity floating_point_v7_1_14.floating_point_v7_1_14 [\floating_point_v7_1_14(c_xdevic...]
Compiling module xil_defaultlib.floating_point_sub
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_14.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_14.compare_ne_im [\compare_ne_im(c_xdevicefamily="...]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_14.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_14.compare_eq [\compare_eq(c_xdevicefamily="art...]
Compiling architecture rtl of entity floating_point_v7_1_14.fp_cmp [\fp_cmp(c_xdevicefamily="artix7"...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture xilinx of entity floating_point_v7_1_14.floating_point_v7_1_14_viv [\floating_point_v7_1_14_viv(c_xd...]
Compiling architecture xilinx of entity floating_point_v7_1_14.floating_point_v7_1_14 [\floating_point_v7_1_14(c_xdevic...]
Compiling module xil_defaultlib.floating_point_lte
Compiling module xil_defaultlib.float_less_than_equal
Compiling module xil_defaultlib.vec_sub
Compiling architecture rtl of entity floating_point_v7_1_14.flt_add [\flt_add(c_xdevicefamily="artix7...]
Compiling architecture xilinx of entity floating_point_v7_1_14.floating_point_v7_1_14_viv [\floating_point_v7_1_14_viv(c_xd...]
Compiling architecture xilinx of entity floating_point_v7_1_14.floating_point_v7_1_14 [\floating_point_v7_1_14(c_xdevic...]
Compiling module xil_defaultlib.floating_point_add
Compiling architecture xilinx of entity floating_point_v7_1_14.floating_point_v7_1_14_viv [\floating_point_v7_1_14_viv(c_xd...]
Compiling architecture xilinx of entity floating_point_v7_1_14.floating_point_v7_1_14 [\floating_point_v7_1_14(c_xdevic...]
Compiling module xil_defaultlib.floating_point_lt
Compiling module xil_defaultlib.float_less_than
Compiling module xil_defaultlib.get_pixel_color_should_draw_arro...
Compiling module xil_defaultlib.vec_add
Compiling module xil_defaultlib.vec_dot
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(length=25)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=8,length=13)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=28)\]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(alumodereg=0,bcascreg=2...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=10,length=0)\]
Compiling architecture rtl of entity floating_point_v7_1_14.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=10,b_wi...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.op_resize [\op_resize(ai_width=10,bi_width=...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.dsp [\dsp(c_xdevicefamily="artix7",c_...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.mult_gen_v12_0_18_viv [\mult_gen_v12_0_18_viv(c_verbosi...]
Compiling architecture synth of entity floating_point_v7_1_14.flt_recip_approx [\flt_recip_approx(c_xdevicefamil...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=7,length=4)\]
Compiling architecture xilinx of entity mult_gen_v12_0_18.op_resize [\op_resize(ai_width=8,bi_width=8...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.dsp [\dsp(c_xdevicefamily="artix7",c_...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.mult_gen_v12_0_18_viv [\mult_gen_v12_0_18_viv(c_verbosi...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=8,length=3)\]
Compiling architecture synth of entity floating_point_v7_1_14.flt_recip_nr [\flt_recip_nr(c_xdevicefamily="a...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=23,length=12)\]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(alumodereg=0,carryinreg...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.op_resize [\op_resize(ai_width=25,bi_width=...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.dsp [\dsp(c_xdevicefamily="artix7",c_...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=34)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=34,length=0)\]
Compiling architecture synth of entity floating_point_v7_1_14.multadd [\multadd(c_xdevicefamily="artix7...]
Compiling architecture synth of entity floating_point_v7_1_14.flt_recip_reduction_calc [\flt_recip_reduction_calc(c_xdev...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.op_resize [\op_resize(ai_width=8,bi_width=8...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.dsp [\dsp(c_xdevicefamily="artix7",c_...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.mult_gen_v12_0_18_viv [\mult_gen_v12_0_18_viv(c_verbosi...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(adreg=0,alumodereg=0,ca...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=18,length=0)\]
Compiling architecture rtl of entity floating_point_v7_1_14.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=25,b_wi...]
Compiling architecture synth of entity floating_point_v7_1_14.multadd [\multadd(c_xdevicefamily="artix7...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=7,length=3)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=8,length=6)\]
Compiling architecture rtl of entity floating_point_v7_1_14.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=25,b_wi...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=26)\]
Compiling architecture synth of entity floating_point_v7_1_14.multadd [\multadd(c_xdevicefamily="artix7...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=22,length=10,fast_i...]
Compiling architecture synth of entity floating_point_v7_1_14.flt_recip_eval [\flt_recip_eval(c_xdevicefamily=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=23,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=46,fast_input=true)...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(alumodereg=0,a_input="C...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.op_resize [\op_resize(ai_width=29,bi_width=...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.dsp [\dsp(c_xdevicefamily="artix7",c_...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=46)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=11,length=4,fast_in...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=57,length=0)\]
Compiling architecture synth of entity floating_point_v7_1_14.multadd [\multadd(c_xdevicefamily="artix7...]
Compiling architecture synth of entity floating_point_v7_1_14.flt_recip_postprocess [\flt_recip_postprocess(c_xdevice...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=9,length=30)\]
Compiling architecture rtl of entity floating_point_v7_1_14.special_detect [\special_detect(c_xdevicefamily=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=2,length=29,fast_in...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(length=29,fast_input=true...]
Compiling architecture synth of entity floating_point_v7_1_14.flt_recip_specialcase [\flt_recip_specialcase(c_xdevice...]
Compiling architecture synth of entity floating_point_v7_1_14.flt_recip_recomb [\flt_recip_recomb(c_xdevicefamil...]
Compiling architecture synth of entity floating_point_v7_1_14.flt_recip [\flt_recip(c_xdevicefamily="arti...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture xilinx of entity floating_point_v7_1_14.floating_point_v7_1_14_viv [\floating_point_v7_1_14_viv(c_xd...]
Compiling architecture xilinx of entity floating_point_v7_1_14.floating_point_v7_1_14 [\floating_point_v7_1_14(c_xdevic...]
Compiling module xil_defaultlib.floating_point_re_sqrt
Compiling module xil_defaultlib.vec_reciprocal_square_root
Compiling module xil_defaultlib.vec_normalize
Compiling module xil_defaultlib.vec_multiply
Compiling module xil_defaultlib.vec_less_than
Compiling module xil_defaultlib.vec_max
Compiling module xil_defaultlib.get_pixel_color_default
Compiling module xil_defaultlib.get_pixel_color_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot get_pixel_color_tb_behav
execute_script: Time (s): cpu = 00:01:42 ; elapsed = 00:00:39 . Memory (MB): peak = 8503.238 ; gain = 0.000 ; free physical = 2835 ; free virtual = 10673
INFO: [USF-XSim-69] 'elaborate' step finished in '39' seconds
launch_simulation: Time (s): cpu = 00:01:42 ; elapsed = 00:00:39 . Memory (MB): peak = 8503.238 ; gain = 0.000 ; free physical = 2835 ; free virtual = 10673
Time resolution is 1 ps
Starting Sim
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/ex_to_float/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/ey_to_float/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/ez_to_float/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/ray_vec_scale/mult_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/ray_vec_scale/mult_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/ray_vec_scale/mult_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/should_render_arrow_mod/scaled_sub_0_sub/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/should_render_arrow_mod/scaled_sub_1_sub/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/should_render_arrow_mod/scaled_sub_comp_lte/mod/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/should_render_arrow_mod/block_pos_normalized_sub/sub_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/should_render_arrow_mod/block_pos_normalized_sub/sub_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/should_render_arrow_mod/block_pos_normalized_sub/sub_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/should_render_arrow_mod/add_a_ray/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/should_render_arrow_mod/add_a_block/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/should_render_arrow_mod/sub_c_ray/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/should_render_arrow_mod/sub_a_block/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/should_render_arrow_mod/add_ud_0/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/should_render_arrow_mod/add_ud_1/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/should_render_arrow_mod/add_lr_0/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/should_render_arrow_mod/add_lr_1/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/should_render_arrow_mod/lt_region_a/mod/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/should_render_arrow_mod/lt_region_c/mod/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/should_render_arrow_mod/lt_ud_0/mod/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/should_render_arrow_mod/lt_ud_1/mod/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/should_render_arrow_mod/lt_lr_0/mod/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/should_render_arrow_mod/lt_lr_1/mod/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/should_render_arrow_mod/x_ray_block_less_than_lt/mod/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/should_render_arrow_mod/y_ray_block_less_than_lt/mod/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/new_origin_add/add_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/new_origin_add/add_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/new_origin_add/add_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/normal_sub/sub_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/normal_sub/sub_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/normal_sub/sub_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/normalize_normal/mod/dot/mult_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/normalize_normal/mod/dot/mult_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/normalize_normal/mod/dot/mult_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/normalize_normal/mod/dot/add_xy/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/normalize_normal/mod/dot/add_z0/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/normalize_normal/mod/dot/add_xyz/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/normalize_normal/mod/mod/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/normalize_normal/mod2/mult_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/normalize_normal/mod2/mult_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/normalize_normal/mod2/mult_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[0].dist_sub/sub_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[0].dist_sub/sub_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[0].dist_sub/sub_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[0].ray_dir_normalize/mod/dot/mult_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[0].ray_dir_normalize/mod/dot/mult_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[0].ray_dir_normalize/mod/dot/mult_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[0].ray_dir_normalize/mod/dot/add_xy/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[0].ray_dir_normalize/mod/dot/add_z0/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[0].ray_dir_normalize/mod/dot/add_xyz/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[0].ray_dir_normalize/mod/mod/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[0].ray_dir_normalize/mod2/mult_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[0].ray_dir_normalize/mod2/mult_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[0].ray_dir_normalize/mod2/mult_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[0].lambert_dot/mult_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[0].lambert_dot/mult_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[0].lambert_dot/mult_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[0].lambert_dot/add_xy/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[0].lambert_dot/add_z0/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[0].lambert_dot/add_xyz/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[0].light_intense_mat_mult_multiply/multiply_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[0].light_intense_mat_mult_multiply/multiply_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[0].light_intense_mat_mult_multiply/multiply_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[0].lambert_scale_multiply/multiply_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[0].lambert_scale_multiply/multiply_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[0].lambert_scale_multiply/multiply_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[1].dist_sub/sub_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[1].dist_sub/sub_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[1].dist_sub/sub_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[1].ray_dir_normalize/mod/dot/mult_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[1].ray_dir_normalize/mod/dot/mult_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[1].ray_dir_normalize/mod/dot/mult_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[1].ray_dir_normalize/mod/dot/add_xy/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[1].ray_dir_normalize/mod/dot/add_z0/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[1].ray_dir_normalize/mod/dot/add_xyz/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[1].ray_dir_normalize/mod/mod/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[1].ray_dir_normalize/mod2/mult_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[1].ray_dir_normalize/mod2/mult_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[1].ray_dir_normalize/mod2/mult_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[1].lambert_dot/mult_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[1].lambert_dot/mult_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[1].lambert_dot/mult_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[1].lambert_dot/add_xy/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[1].lambert_dot/add_z0/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[1].lambert_dot/add_xyz/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[1].light_intense_mat_mult_multiply/multiply_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[1].light_intense_mat_mult_multiply/multiply_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[1].light_intense_mat_mult_multiply/multiply_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[1].lambert_scale_multiply/multiply_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[1].lambert_scale_multiply/multiply_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[1].lambert_scale_multiply/multiply_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[2].dist_sub/sub_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[2].dist_sub/sub_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[2].dist_sub/sub_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[2].ray_dir_normalize/mod/dot/mult_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[2].ray_dir_normalize/mod/dot/mult_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[2].ray_dir_normalize/mod/dot/mult_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[2].ray_dir_normalize/mod/dot/add_xy/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[2].ray_dir_normalize/mod/dot/add_z0/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[2].ray_dir_normalize/mod/dot/add_xyz/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[2].ray_dir_normalize/mod/mod/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[2].ray_dir_normalize/mod2/mult_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[2].ray_dir_normalize/mod2/mult_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[2].ray_dir_normalize/mod2/mult_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[2].lambert_dot/mult_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[2].lambert_dot/mult_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[2].lambert_dot/mult_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[2].lambert_dot/add_xy/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[2].lambert_dot/add_z0/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[2].lambert_dot/add_xyz/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[2].light_intense_mat_mult_multiply/multiply_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[2].light_intense_mat_mult_multiply/multiply_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[2].light_intense_mat_mult_multiply/multiply_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[2].lambert_scale_multiply/multiply_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[2].lambert_scale_multiply/multiply_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[2].lambert_scale_multiply/multiply_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/r_total_0_add/add_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/r_total_0_add/add_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/r_total_0_add/add_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/r_total_add/add_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/r_total_add/add_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/r_total_add/add_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/min_rgb_max/less_than/mod_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/min_rgb_max/less_than/mod_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/min_rgb_max/less_than/mod_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 115 ns  Iteration: 4  Process: /get_pixel_color_tb/mod/normalize_normal/mod/dot/add_xy/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /media/koops/VIVADO/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 115 ns  Iteration: 4  Process: /get_pixel_color_tb/mod/genblk1[0].ray_dir_normalize/mod/dot/add_xy/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /media/koops/VIVADO/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 115 ns  Iteration: 4  Process: /get_pixel_color_tb/mod/genblk1[1].ray_dir_normalize/mod/dot/add_xy/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /media/koops/VIVADO/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 115 ns  Iteration: 4  Process: /get_pixel_color_tb/mod/genblk1[2].ray_dir_normalize/mod/dot/add_xy/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /media/koops/VIVADO/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 335 ns  Iteration: 4  Process: /get_pixel_color_tb/mod/normal_sub/sub_z/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /media/koops/VIVADO/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
NEW_ORIGIN 01000100111000010000000001100010 01000100110111010100000001100101 01000100011000010000000000000000
NORMAL_SUB 00111100010001000000000000000000 00111100010001000000000000000000 11000010110010000000000000000000
NEW_ORIGIN 01000100111000010000000001100010 01000100110111010100000001100101 01000100011000010000000000000000
NORMAL_SUB 00111100010001000000000000000000 11000001111011111110011011000000 00000000000000000000000000000000
SHOULD_RENDER? 0
SHOULD_RENDER? 1
NORMAL 38fae147 38fae147 bf800000
NORMAL 39d12712 bf7fffff 00000000
ORI-RGB-0 SCALE0 bbb58751 bc8866ca 3e2a0113
ORI-RGB-1 bcb5c89e bc8866ca bc8866ca
ORI-RGB-2 bf28f9af bf000000 bf000000
ORI-RGB-0 SCALE0 bbb58751 bc8866ca 3e2a0113
ORI-RGB-1 bcb5c89e bc8866ca bc8866ca
ORI-RGB-2 3e1347ff bc8866ca bc8866ca
RGB 10111111001010001111100110101111 10111111000000000000000000000000 10111111000000000000000000000000
OUTPUT         250: 10111111000000000000000000000000 10111111000000000000000000000000 10111111000000000000000000000000
RGB 00111110000100110100011111111111 10111100100010000110011011001010 10111100100010000110011011001010
OUTPUT         251: 00111110000100110100011111111111 10111100100010000110011011001010 10111100100010000110011011001010
relaunch_sim: Time (s): cpu = 00:01:52 ; elapsed = 00:00:47 . Memory (MB): peak = 8503.238 ; gain = 0.000 ; free physical = 2732 ; free virtual = 10573
relaunch_sim
Command: launch_simulation -step compile -simset float_test -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'get_pixel_color_tb'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/media/koops/VIVADO/float_ip/float_testing_vivado/float_testing_vivado.sim/float_test/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'float_test'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/media/koops/VIVADO/float_ip/float_testing_vivado/float_testing_vivado.sim/float_test/behav/xsim'
xvlog --incr --relax -L uvm -prj get_pixel_color_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/media/koops/VIVADO/huah_cubed_3drender/src/float_functions.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vec_reciprocal_square_root
INFO: [VRFC 10-311] analyzing module vec_scale
INFO: [VRFC 10-311] analyzing module vec_add
INFO: [VRFC 10-311] analyzing module vec_divide
INFO: [VRFC 10-311] analyzing module vec_multiply
INFO: [VRFC 10-311] analyzing module vec_sub
INFO: [VRFC 10-311] analyzing module vec_dot
INFO: [VRFC 10-311] analyzing module vec_normalize
INFO: [VRFC 10-311] analyzing module float_less_than
INFO: [VRFC 10-311] analyzing module vec_less_than
INFO: [VRFC 10-311] analyzing module float_less_than_equal
INFO: [VRFC 10-311] analyzing module float_equals
INFO: [VRFC 10-311] analyzing module vec_comp
INFO: [VRFC 10-311] analyzing module vec_max
INFO: [VRFC 10-311] analyzing module vec_min
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/media/koops/VIVADO/huah_cubed_3drender/src/get_pixel_color.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module get_pixel_color
INFO: [VRFC 10-311] analyzing module get_pixel_color_should_draw_arrow
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/media/koops/VIVADO/huah_cubed_3drender/sim/get_pixel_color_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module get_pixel_color_tb
xvhdl --incr --relax -prj get_pixel_color_tb_vhdl.prj
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
Command: launch_simulation -step elaborate -simset float_test -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'get_pixel_color_tb'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/media/koops/VIVADO/float_ip/float_testing_vivado/float_testing_vivado.sim/float_test/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'float_test'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/media/koops/VIVADO/float_ip/float_testing_vivado/float_testing_vivado.sim/float_test/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L xbip_utils_v3_0_10 -L axi_utils_v2_0_6 -L xbip_pipe_v3_0_6 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_dsp48_addsub_v3_0_6 -L xbip_dsp48_multadd_v3_0_6 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_18 -L floating_point_v7_1_14 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot get_pixel_color_tb_behav xil_defaultlib.get_pixel_color_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2022.1
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /media/koops/VIVADO/Vivado/2022.1/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L xbip_utils_v3_0_10 -L axi_utils_v2_0_6 -L xbip_pipe_v3_0_6 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_dsp48_addsub_v3_0_6 -L xbip_dsp48_multadd_v3_0_6 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_18 -L floating_point_v7_1_14 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot get_pixel_color_tb_behav xil_defaultlib.get_pixel_color_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'rgb_valid' [/media/koops/VIVADO/huah_cubed_3drender/sim/get_pixel_color_tb.sv:64]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package floating_point_v7_1_14.floating_point_v7_1_14_viv_comp
Compiling package ieee.numeric_std
Compiling package xbip_utils_v3_0_10.xbip_utils_v3_0_10_pkg
Compiling package axi_utils_v2_0_6.axi_utils_v2_0_6_pkg
Compiling package floating_point_v7_1_14.floating_point_v7_1_14_consts
Compiling package ieee.math_real
Compiling package floating_point_v7_1_14.floating_point_v7_1_14_exp_table...
Compiling package mult_gen_v12_0_18.mult_gen_v12_0_18_pkg
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_signed
Compiling package floating_point_v7_1_14.floating_point_v7_1_14_pkg
Compiling package floating_point_v7_1_14.flt_utils
Compiling package unisim.vcomponents
Compiling package mult_gen_v12_0_18.dsp_pkg
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv_comp
Compiling package floating_point_v7_1_14.flt_recipsqrt_sp_sqrt_r_rom
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=26,fast_input=true)...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=2,fast_input=true)\]
Compiling architecture xilinx of entity mult_gen_v12_0_18.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(alumodereg=0,carryinreg...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(a_input="CASCADE",bcasc...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.op_resize [\op_resize(ai_width=24,bi_width=...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.dsp [\dsp(c_xdevicefamily="artix7",c_...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.mult_gen_v12_0_18_viv [\mult_gen_v12_0_18_viv(c_verbosi...]
Compiling architecture rtl of entity floating_point_v7_1_14.fix_mult_xx [\fix_mult_xx(c_xdevicefamily="ar...]
Compiling architecture rtl of entity floating_point_v7_1_14.fix_mult [\fix_mult(c_xdevicefamily="artix...]
Compiling architecture muxcy_v of entity unisim.MUXCY [muxcy_default]
Compiling architecture xorcy_v of entity unisim.XORCY [xorcy_default]
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture fde_v of entity unisim.FDE [fde_default]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=7)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=8,fast_input=true)\]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=32,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=4,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_14.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(fast_input=true)\]
Compiling architecture rtl of entity floating_point_v7_1_14.special_detect [\special_detect(c_xdevicefamily=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [delay_default]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(length=4)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=2,length=4,fast_inp...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(length=4,fast_input=true)...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(length=6,fast_input=true)...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=4,length=4,fast_inp...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=8,length=4)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(length=2,fast_input=true)...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=3,fast_input=true)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=4,length=2,fast_inp...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=14)\]
Compiling architecture rtl of entity floating_point_v7_1_14.flt_mult_exp [\flt_mult_exp(c_xdevicefamily="a...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=8,length=2)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=8)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=11)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=12,length=2,fast_in...]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=12,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=8,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=14,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=25,length=0,fast_in...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=3,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=2,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture rtl of entity floating_point_v7_1_14.flt_round_bit [\flt_round_bit(c_xdevicefamily="...]
Compiling architecture rtl of entity floating_point_v7_1_14.renorm_and_round_logic [\renorm_and_round_logic(c_xdevic...]
Compiling architecture rtl of entity floating_point_v7_1_14.flt_mult_round [\flt_mult_round(c_xdevicefamily=...]
Compiling architecture synth of entity floating_point_v7_1_14.flt_dec_op_lat [\flt_dec_op_lat(c_xdevicefamily=...]
Compiling architecture rtl of entity floating_point_v7_1_14.flt_mult [\flt_mult(c_xdevicefamily="artix...]
Compiling module unisims_ver.x_lut1_mux2
Compiling module unisims_ver.LUT1
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture xilinx of entity floating_point_v7_1_14.floating_point_v7_1_14_viv [\floating_point_v7_1_14_viv(c_xd...]
Compiling architecture xilinx of entity floating_point_v7_1_14.floating_point_v7_1_14 [\floating_point_v7_1_14(c_xdevic...]
Compiling module xil_defaultlib.floating_point_multiply
Compiling module xil_defaultlib.vec_scale
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=7,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_14.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=24,length=2,fast_in...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=16)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(length=2)\]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(mask="11111111000000000...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=48,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=24,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=16,length=0)\]
Compiling architecture rtl of entity floating_point_v7_1_14.dsp48e1_wrapper [\dsp48e1_wrapper(c_part="xc7a100...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(length=3)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=13,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=27,length=0)\]
Compiling architecture synth of entity floating_point_v7_1_14.align_add_dsp48e1_sgl [\align_add_dsp48e1_sgl(c_xdevice...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000001111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000000000...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=27)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=5)\]
Compiling architecture rtl of entity floating_point_v7_1_14.lead_zero_encode_shift [\lead_zero_encode_shift(ab_fw=24...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=4)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=3)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111110010101001011...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00010001010111110000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11101110101000001111...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=2,length=2)\]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=2,adreg=0,areg...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=25,length=0)\]
Compiling architecture rtl of entity floating_point_v7_1_14.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=24,c_wi...]
Compiling architecture rtl of entity floating_point_v7_1_14.norm_and_round_dsp48e1_sgl [\norm_and_round_dsp48e1_sgl(c_mu...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10011001100110011001...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111000000001111...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=9,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=9)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=9,length=5)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=10)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=4,fast_input=true)\]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_14.compare_gt [\compare_gt(c_xdevicefamily="art...]
Compiling architecture synth of entity floating_point_v7_1_14.compare [\compare(c_xdevicefamily="artix7...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=2,length=8,fast_inp...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(length=9,fast_input=true)...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(length=8,fast_input=true)...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(length=3,fast_input=true)...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=2,length=0,fast_inp...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=12)\]
Compiling architecture rtl of entity floating_point_v7_1_14.flt_add_exp_sp [\flt_add_exp_sp(c_xdevicefamily=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=23)\]
Compiling architecture synth of entity floating_point_v7_1_14.flt_dec_op [\flt_dec_op(c_xdevicefamily="art...]
Compiling architecture rtl of entity floating_point_v7_1_14.flt_add_dsp [\flt_add_dsp(c_xdevicefamily="ar...]
Compiling architecture rtl of entity floating_point_v7_1_14.flt_add [\flt_add(c_xdevicefamily="artix7...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture xilinx of entity floating_point_v7_1_14.floating_point_v7_1_14_viv [\floating_point_v7_1_14_viv(c_xd...]
Compiling architecture xilinx of entity floating_point_v7_1_14.floating_point_v7_1_14 [\floating_point_v7_1_14(c_xdevic...]
Compiling module xil_defaultlib.floating_point_sub
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_14.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_14.compare_ne_im [\compare_ne_im(c_xdevicefamily="...]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_14.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=11,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_14.compare_eq [\compare_eq(c_xdevicefamily="art...]
Compiling architecture rtl of entity floating_point_v7_1_14.fp_cmp [\fp_cmp(c_xdevicefamily="artix7"...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture xilinx of entity floating_point_v7_1_14.floating_point_v7_1_14_viv [\floating_point_v7_1_14_viv(c_xd...]
Compiling architecture xilinx of entity floating_point_v7_1_14.floating_point_v7_1_14 [\floating_point_v7_1_14(c_xdevic...]
Compiling module xil_defaultlib.floating_point_lte
Compiling module xil_defaultlib.float_less_than_equal
Compiling module xil_defaultlib.vec_sub
Compiling architecture rtl of entity floating_point_v7_1_14.flt_add [\flt_add(c_xdevicefamily="artix7...]
Compiling architecture xilinx of entity floating_point_v7_1_14.floating_point_v7_1_14_viv [\floating_point_v7_1_14_viv(c_xd...]
Compiling architecture xilinx of entity floating_point_v7_1_14.floating_point_v7_1_14 [\floating_point_v7_1_14(c_xdevic...]
Compiling module xil_defaultlib.floating_point_add
Compiling architecture xilinx of entity floating_point_v7_1_14.floating_point_v7_1_14_viv [\floating_point_v7_1_14_viv(c_xd...]
Compiling architecture xilinx of entity floating_point_v7_1_14.floating_point_v7_1_14 [\floating_point_v7_1_14(c_xdevic...]
Compiling module xil_defaultlib.floating_point_lt
Compiling module xil_defaultlib.float_less_than
Compiling module xil_defaultlib.get_pixel_color_should_draw_arro...
Compiling module xil_defaultlib.vec_add
Compiling module xil_defaultlib.vec_dot
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(length=25)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=8,length=13)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=28)\]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(alumodereg=0,bcascreg=2...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=10,length=0)\]
Compiling architecture rtl of entity floating_point_v7_1_14.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=10,b_wi...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.op_resize [\op_resize(ai_width=10,bi_width=...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.dsp [\dsp(c_xdevicefamily="artix7",c_...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.mult_gen_v12_0_18_viv [\mult_gen_v12_0_18_viv(c_verbosi...]
Compiling architecture synth of entity floating_point_v7_1_14.flt_recip_approx [\flt_recip_approx(c_xdevicefamil...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=7,length=4)\]
Compiling architecture xilinx of entity mult_gen_v12_0_18.op_resize [\op_resize(ai_width=8,bi_width=8...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.dsp [\dsp(c_xdevicefamily="artix7",c_...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.mult_gen_v12_0_18_viv [\mult_gen_v12_0_18_viv(c_verbosi...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=8,length=3)\]
Compiling architecture synth of entity floating_point_v7_1_14.flt_recip_nr [\flt_recip_nr(c_xdevicefamily="a...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=23,length=12)\]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(alumodereg=0,carryinreg...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.op_resize [\op_resize(ai_width=25,bi_width=...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.dsp [\dsp(c_xdevicefamily="artix7",c_...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=34)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=34,length=0)\]
Compiling architecture synth of entity floating_point_v7_1_14.multadd [\multadd(c_xdevicefamily="artix7...]
Compiling architecture synth of entity floating_point_v7_1_14.flt_recip_reduction_calc [\flt_recip_reduction_calc(c_xdev...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.op_resize [\op_resize(ai_width=8,bi_width=8...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.dsp [\dsp(c_xdevicefamily="artix7",c_...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.mult_gen_v12_0_18_viv [\mult_gen_v12_0_18_viv(c_verbosi...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(adreg=0,alumodereg=0,ca...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=18,length=0)\]
Compiling architecture rtl of entity floating_point_v7_1_14.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=25,b_wi...]
Compiling architecture synth of entity floating_point_v7_1_14.multadd [\multadd(c_xdevicefamily="artix7...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=7,length=3)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=8,length=6)\]
Compiling architecture rtl of entity floating_point_v7_1_14.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=25,b_wi...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=26)\]
Compiling architecture synth of entity floating_point_v7_1_14.multadd [\multadd(c_xdevicefamily="artix7...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=22,length=10,fast_i...]
Compiling architecture synth of entity floating_point_v7_1_14.flt_recip_eval [\flt_recip_eval(c_xdevicefamily=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=23,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=46,fast_input=true)...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(alumodereg=0,a_input="C...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.op_resize [\op_resize(ai_width=29,bi_width=...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.dsp [\dsp(c_xdevicefamily="artix7",c_...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=46)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=11,length=4,fast_in...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=57,length=0)\]
Compiling architecture synth of entity floating_point_v7_1_14.multadd [\multadd(c_xdevicefamily="artix7...]
Compiling architecture synth of entity floating_point_v7_1_14.flt_recip_postprocess [\flt_recip_postprocess(c_xdevice...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=9,length=30)\]
Compiling architecture rtl of entity floating_point_v7_1_14.special_detect [\special_detect(c_xdevicefamily=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=2,length=29,fast_in...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(length=29,fast_input=true...]
Compiling architecture synth of entity floating_point_v7_1_14.flt_recip_specialcase [\flt_recip_specialcase(c_xdevice...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=2)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=32)\]
Compiling architecture synth of entity floating_point_v7_1_14.flt_recip_recomb [\flt_recip_recomb(c_xdevicefamil...]
Compiling architecture synth of entity floating_point_v7_1_14.flt_recip [\flt_recip(c_xdevicefamily="arti...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture xilinx of entity floating_point_v7_1_14.floating_point_v7_1_14_viv [\floating_point_v7_1_14_viv(c_xd...]
Compiling architecture xilinx of entity floating_point_v7_1_14.floating_point_v7_1_14 [\floating_point_v7_1_14(c_xdevic...]
Compiling module xil_defaultlib.floating_point_re_sqrt
Compiling module xil_defaultlib.vec_reciprocal_square_root
Compiling module xil_defaultlib.vec_normalize
Compiling module xil_defaultlib.vec_multiply
Compiling module xil_defaultlib.vec_less_than
Compiling module xil_defaultlib.vec_max
Compiling module xil_defaultlib.get_pixel_color_default
Compiling module xil_defaultlib.get_pixel_color_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot get_pixel_color_tb_behav
execute_script: Time (s): cpu = 00:01:52 ; elapsed = 00:00:40 . Memory (MB): peak = 8543.258 ; gain = 0.000 ; free physical = 2853 ; free virtual = 10718
INFO: [USF-XSim-69] 'elaborate' step finished in '40' seconds
launch_simulation: Time (s): cpu = 00:01:52 ; elapsed = 00:00:40 . Memory (MB): peak = 8543.258 ; gain = 0.000 ; free physical = 2853 ; free virtual = 10718
Time resolution is 1 ps
Starting Sim
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/ray_vec_scale/mult_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/ray_vec_scale/mult_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/ray_vec_scale/mult_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/should_render_arrow_mod/scaled_sub_0_sub/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/should_render_arrow_mod/scaled_sub_1_sub/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/should_render_arrow_mod/scaled_sub_comp_lte/mod/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/should_render_arrow_mod/block_pos_normalized_sub/sub_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/should_render_arrow_mod/block_pos_normalized_sub/sub_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/should_render_arrow_mod/block_pos_normalized_sub/sub_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/should_render_arrow_mod/add_a_ray/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/should_render_arrow_mod/add_a_block/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/should_render_arrow_mod/sub_c_ray/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/should_render_arrow_mod/sub_a_block/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/should_render_arrow_mod/add_ud_0/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/should_render_arrow_mod/add_ud_1/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/should_render_arrow_mod/add_lr_0/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/should_render_arrow_mod/add_lr_1/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/should_render_arrow_mod/lt_region_a/mod/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/should_render_arrow_mod/lt_region_c/mod/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/should_render_arrow_mod/lt_ud_0/mod/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/should_render_arrow_mod/lt_ud_1/mod/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/should_render_arrow_mod/lt_lr_0/mod/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/should_render_arrow_mod/lt_lr_1/mod/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/should_render_arrow_mod/x_ray_block_less_than_lt/mod/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/should_render_arrow_mod/y_ray_block_less_than_lt/mod/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/new_origin_add/add_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/new_origin_add/add_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/new_origin_add/add_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/normal_sub/sub_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/normal_sub/sub_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/normal_sub/sub_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/normalize_normal/mod/dot/mult_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/normalize_normal/mod/dot/mult_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/normalize_normal/mod/dot/mult_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/normalize_normal/mod/dot/add_xy/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/normalize_normal/mod/dot/add_z0/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/normalize_normal/mod/dot/add_xyz/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/normalize_normal/mod/mod/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/normalize_normal/mod2/mult_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/normalize_normal/mod2/mult_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/normalize_normal/mod2/mult_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[0].dist_sub/sub_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[0].dist_sub/sub_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[0].dist_sub/sub_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[0].ray_dir_normalize/mod/dot/mult_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[0].ray_dir_normalize/mod/dot/mult_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[0].ray_dir_normalize/mod/dot/mult_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[0].ray_dir_normalize/mod/dot/add_xy/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[0].ray_dir_normalize/mod/dot/add_z0/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[0].ray_dir_normalize/mod/dot/add_xyz/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[0].ray_dir_normalize/mod/mod/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[0].ray_dir_normalize/mod2/mult_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[0].ray_dir_normalize/mod2/mult_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[0].ray_dir_normalize/mod2/mult_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[0].lambert_dot/mult_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[0].lambert_dot/mult_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[0].lambert_dot/mult_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[0].lambert_dot/add_xy/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[0].lambert_dot/add_z0/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[0].lambert_dot/add_xyz/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[0].light_intense_mat_mult_multiply/multiply_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[0].light_intense_mat_mult_multiply/multiply_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[0].light_intense_mat_mult_multiply/multiply_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[0].lambert_scale_multiply/multiply_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[0].lambert_scale_multiply/multiply_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[0].lambert_scale_multiply/multiply_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[1].dist_sub/sub_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[1].dist_sub/sub_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[1].dist_sub/sub_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[1].ray_dir_normalize/mod/dot/mult_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[1].ray_dir_normalize/mod/dot/mult_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[1].ray_dir_normalize/mod/dot/mult_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[1].ray_dir_normalize/mod/dot/add_xy/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[1].ray_dir_normalize/mod/dot/add_z0/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[1].ray_dir_normalize/mod/dot/add_xyz/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[1].ray_dir_normalize/mod/mod/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[1].ray_dir_normalize/mod2/mult_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[1].ray_dir_normalize/mod2/mult_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[1].ray_dir_normalize/mod2/mult_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[1].lambert_dot/mult_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[1].lambert_dot/mult_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[1].lambert_dot/mult_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[1].lambert_dot/add_xy/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[1].lambert_dot/add_z0/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[1].lambert_dot/add_xyz/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[1].light_intense_mat_mult_multiply/multiply_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[1].light_intense_mat_mult_multiply/multiply_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[1].light_intense_mat_mult_multiply/multiply_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[1].lambert_scale_multiply/multiply_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[1].lambert_scale_multiply/multiply_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[1].lambert_scale_multiply/multiply_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[2].dist_sub/sub_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[2].dist_sub/sub_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[2].dist_sub/sub_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[2].ray_dir_normalize/mod/dot/mult_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[2].ray_dir_normalize/mod/dot/mult_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[2].ray_dir_normalize/mod/dot/mult_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[2].ray_dir_normalize/mod/dot/add_xy/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[2].ray_dir_normalize/mod/dot/add_z0/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[2].ray_dir_normalize/mod/dot/add_xyz/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[2].ray_dir_normalize/mod/mod/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[2].ray_dir_normalize/mod2/mult_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[2].ray_dir_normalize/mod2/mult_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[2].ray_dir_normalize/mod2/mult_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[2].lambert_dot/mult_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[2].lambert_dot/mult_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[2].lambert_dot/mult_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[2].lambert_dot/add_xy/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[2].lambert_dot/add_z0/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[2].lambert_dot/add_xyz/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[2].light_intense_mat_mult_multiply/multiply_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[2].light_intense_mat_mult_multiply/multiply_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[2].light_intense_mat_mult_multiply/multiply_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[2].lambert_scale_multiply/multiply_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[2].lambert_scale_multiply/multiply_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[2].lambert_scale_multiply/multiply_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/r_total_0_add/add_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/r_total_0_add/add_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/r_total_0_add/add_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/r_total_add/add_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/r_total_add/add_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/r_total_add/add_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/min_rgb_max/less_than/mod_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/min_rgb_max/less_than/mod_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/min_rgb_max/less_than/mod_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 115 ns  Iteration: 4  Process: /get_pixel_color_tb/mod/normalize_normal/mod/dot/add_xy/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /media/koops/VIVADO/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 115 ns  Iteration: 4  Process: /get_pixel_color_tb/mod/genblk1[0].ray_dir_normalize/mod/dot/add_xy/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /media/koops/VIVADO/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 115 ns  Iteration: 4  Process: /get_pixel_color_tb/mod/genblk1[1].ray_dir_normalize/mod/dot/add_xy/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /media/koops/VIVADO/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 115 ns  Iteration: 4  Process: /get_pixel_color_tb/mod/genblk1[2].ray_dir_normalize/mod/dot/add_xy/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /media/koops/VIVADO/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 335 ns  Iteration: 4  Process: /get_pixel_color_tb/mod/normal_sub/sub_z/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /media/koops/VIVADO/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
NEW_ORIGIN 01000100111000010000000001100011 01000100110111010100000001100110 01000100011000001111111111111110
NORMAL_SUB 00111100010001100000000000000000 00111100010001100000000000000000 11000010110010000000000000010000
NEW_ORIGIN 01000100111000010000000001100011 01000100110111010100000001100110 01000100011000001111111111111110
NORMAL_SUB 00111100010001100000000000000000 11000001111011111110011010000000 10111001000000000000000000000000
SHOULD_RENDER? 0
SHOULD_RENDER? 1
NORMAL 38fd708f 38fd708f bf800000
NORMAL 39d349a5 bf7fffff b688970b
ORI-RGB-0 SCALE0 bbb591cb bc886ae9 3e2a00fb
ORI-RGB-1 bcb5cf5c bc886ae9 bc886ae9
ORI-RGB-2 bf28f9b7 beffffff beffffff
ORI-RGB-0 SCALE0 bbb591cb bc886ae9 3e2a00fb
ORI-RGB-1 bcb5cf5c bc886ae9 bc886ae9
ORI-RGB-2 3e134710 bc886ae9 bc886ae9
RGB 10111111001010001111100110110111 10111110111111111111111111111111 10111110111111111111111111111111
OUTPUT         250: 10111110111111111111111111111111 10111110111111111111111111111111 10111110111111111111111111111111
RGB 00111110000100110100011100010000 10111100100010000110101011101001 10111100100010000110101011101001
OUTPUT         251: 00111110000100110100011100010000 10111100100010000110101011101001 10111100100010000110101011101001
relaunch_sim: Time (s): cpu = 00:02:01 ; elapsed = 00:00:47 . Memory (MB): peak = 8543.258 ; gain = 0.000 ; free physical = 2746 ; free virtual = 10613
relaunch_sim
Command: launch_simulation -step compile -simset float_test -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'get_pixel_color_tb'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/media/koops/VIVADO/float_ip/float_testing_vivado/float_testing_vivado.sim/float_test/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'float_test'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/media/koops/VIVADO/float_ip/float_testing_vivado/float_testing_vivado.sim/float_test/behav/xsim'
xvlog --incr --relax -L uvm -prj get_pixel_color_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/media/koops/VIVADO/huah_cubed_3drender/src/float_functions.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vec_reciprocal_square_root
INFO: [VRFC 10-311] analyzing module vec_scale
INFO: [VRFC 10-311] analyzing module vec_add
INFO: [VRFC 10-311] analyzing module vec_divide
INFO: [VRFC 10-311] analyzing module vec_multiply
INFO: [VRFC 10-311] analyzing module vec_sub
INFO: [VRFC 10-311] analyzing module vec_dot
INFO: [VRFC 10-311] analyzing module vec_normalize
INFO: [VRFC 10-311] analyzing module float_less_than
INFO: [VRFC 10-311] analyzing module vec_less_than
INFO: [VRFC 10-311] analyzing module float_less_than_equal
INFO: [VRFC 10-311] analyzing module float_equals
INFO: [VRFC 10-311] analyzing module vec_comp
INFO: [VRFC 10-311] analyzing module vec_max
INFO: [VRFC 10-311] analyzing module vec_min
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/media/koops/VIVADO/huah_cubed_3drender/src/get_pixel_color.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module get_pixel_color
INFO: [VRFC 10-311] analyzing module get_pixel_color_should_draw_arrow
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/media/koops/VIVADO/huah_cubed_3drender/sim/get_pixel_color_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module get_pixel_color_tb
xvhdl --incr --relax -prj get_pixel_color_tb_vhdl.prj
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
Command: launch_simulation -step elaborate -simset float_test -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'get_pixel_color_tb'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/media/koops/VIVADO/float_ip/float_testing_vivado/float_testing_vivado.sim/float_test/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'float_test'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/media/koops/VIVADO/float_ip/float_testing_vivado/float_testing_vivado.sim/float_test/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L xbip_utils_v3_0_10 -L axi_utils_v2_0_6 -L xbip_pipe_v3_0_6 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_dsp48_addsub_v3_0_6 -L xbip_dsp48_multadd_v3_0_6 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_18 -L floating_point_v7_1_14 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot get_pixel_color_tb_behav xil_defaultlib.get_pixel_color_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2022.1
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /media/koops/VIVADO/Vivado/2022.1/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L xbip_utils_v3_0_10 -L axi_utils_v2_0_6 -L xbip_pipe_v3_0_6 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_dsp48_addsub_v3_0_6 -L xbip_dsp48_multadd_v3_0_6 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_18 -L floating_point_v7_1_14 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot get_pixel_color_tb_behav xil_defaultlib.get_pixel_color_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'rgb_valid' [/media/koops/VIVADO/huah_cubed_3drender/sim/get_pixel_color_tb.sv:64]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package floating_point_v7_1_14.floating_point_v7_1_14_viv_comp
Compiling package ieee.numeric_std
Compiling package xbip_utils_v3_0_10.xbip_utils_v3_0_10_pkg
Compiling package axi_utils_v2_0_6.axi_utils_v2_0_6_pkg
Compiling package floating_point_v7_1_14.floating_point_v7_1_14_consts
Compiling package ieee.math_real
Compiling package floating_point_v7_1_14.floating_point_v7_1_14_exp_table...
Compiling package mult_gen_v12_0_18.mult_gen_v12_0_18_pkg
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_signed
Compiling package floating_point_v7_1_14.floating_point_v7_1_14_pkg
Compiling package floating_point_v7_1_14.flt_utils
Compiling package unisim.vcomponents
Compiling package mult_gen_v12_0_18.dsp_pkg
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv_comp
Compiling package floating_point_v7_1_14.flt_recipsqrt_sp_sqrt_r_rom
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=26,fast_input=true)...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=2,fast_input=true)\]
Compiling architecture xilinx of entity mult_gen_v12_0_18.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(alumodereg=0,carryinreg...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(a_input="CASCADE",bcasc...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.op_resize [\op_resize(ai_width=24,bi_width=...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.dsp [\dsp(c_xdevicefamily="artix7",c_...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.mult_gen_v12_0_18_viv [\mult_gen_v12_0_18_viv(c_verbosi...]
Compiling architecture rtl of entity floating_point_v7_1_14.fix_mult_xx [\fix_mult_xx(c_xdevicefamily="ar...]
Compiling architecture rtl of entity floating_point_v7_1_14.fix_mult [\fix_mult(c_xdevicefamily="artix...]
Compiling architecture muxcy_v of entity unisim.MUXCY [muxcy_default]
Compiling architecture xorcy_v of entity unisim.XORCY [xorcy_default]
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture fde_v of entity unisim.FDE [fde_default]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=7)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=8,fast_input=true)\]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=32,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=4,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_14.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(fast_input=true)\]
Compiling architecture rtl of entity floating_point_v7_1_14.special_detect [\special_detect(c_xdevicefamily=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [delay_default]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(length=4)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=2,length=4,fast_inp...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(length=4,fast_input=true)...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(length=6,fast_input=true)...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=4,length=4,fast_inp...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=8,length=4)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(length=2,fast_input=true)...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=3,fast_input=true)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=4,length=2,fast_inp...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=14)\]
Compiling architecture rtl of entity floating_point_v7_1_14.flt_mult_exp [\flt_mult_exp(c_xdevicefamily="a...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=8,length=2)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=8)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=11)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=12,length=2,fast_in...]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=12,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=8,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=14,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=25,length=0,fast_in...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=3,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=2,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture rtl of entity floating_point_v7_1_14.flt_round_bit [\flt_round_bit(c_xdevicefamily="...]
Compiling architecture rtl of entity floating_point_v7_1_14.renorm_and_round_logic [\renorm_and_round_logic(c_xdevic...]
Compiling architecture rtl of entity floating_point_v7_1_14.flt_mult_round [\flt_mult_round(c_xdevicefamily=...]
Compiling architecture synth of entity floating_point_v7_1_14.flt_dec_op_lat [\flt_dec_op_lat(c_xdevicefamily=...]
Compiling architecture rtl of entity floating_point_v7_1_14.flt_mult [\flt_mult(c_xdevicefamily="artix...]
Compiling module unisims_ver.x_lut1_mux2
Compiling module unisims_ver.LUT1
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture xilinx of entity floating_point_v7_1_14.floating_point_v7_1_14_viv [\floating_point_v7_1_14_viv(c_xd...]
Compiling architecture xilinx of entity floating_point_v7_1_14.floating_point_v7_1_14 [\floating_point_v7_1_14(c_xdevic...]
Compiling module xil_defaultlib.floating_point_multiply
Compiling module xil_defaultlib.vec_scale
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=7,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_14.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=24,length=2,fast_in...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=16)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(length=2)\]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(mask="11111111000000000...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=48,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=24,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=16,length=0)\]
Compiling architecture rtl of entity floating_point_v7_1_14.dsp48e1_wrapper [\dsp48e1_wrapper(c_part="xc7a100...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(length=3)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=13,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=27,length=0)\]
Compiling architecture synth of entity floating_point_v7_1_14.align_add_dsp48e1_sgl [\align_add_dsp48e1_sgl(c_xdevice...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000001111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000000000...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=27)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=5)\]
Compiling architecture rtl of entity floating_point_v7_1_14.lead_zero_encode_shift [\lead_zero_encode_shift(ab_fw=24...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=4)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=3)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111110010101001011...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00010001010111110000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11101110101000001111...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=2,length=2)\]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=2,adreg=0,areg...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=25,length=0)\]
Compiling architecture rtl of entity floating_point_v7_1_14.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=24,c_wi...]
Compiling architecture rtl of entity floating_point_v7_1_14.norm_and_round_dsp48e1_sgl [\norm_and_round_dsp48e1_sgl(c_mu...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10011001100110011001...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111000000001111...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=9,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=9)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=9,length=5)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=10)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=4,fast_input=true)\]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_14.compare_gt [\compare_gt(c_xdevicefamily="art...]
Compiling architecture synth of entity floating_point_v7_1_14.compare [\compare(c_xdevicefamily="artix7...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=2,length=8,fast_inp...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(length=9,fast_input=true)...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(length=8,fast_input=true)...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(length=3,fast_input=true)...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=2,length=0,fast_inp...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=12)\]
Compiling architecture rtl of entity floating_point_v7_1_14.flt_add_exp_sp [\flt_add_exp_sp(c_xdevicefamily=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=23)\]
Compiling architecture synth of entity floating_point_v7_1_14.flt_dec_op [\flt_dec_op(c_xdevicefamily="art...]
Compiling architecture rtl of entity floating_point_v7_1_14.flt_add_dsp [\flt_add_dsp(c_xdevicefamily="ar...]
Compiling architecture rtl of entity floating_point_v7_1_14.flt_add [\flt_add(c_xdevicefamily="artix7...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture xilinx of entity floating_point_v7_1_14.floating_point_v7_1_14_viv [\floating_point_v7_1_14_viv(c_xd...]
Compiling architecture xilinx of entity floating_point_v7_1_14.floating_point_v7_1_14 [\floating_point_v7_1_14(c_xdevic...]
Compiling module xil_defaultlib.floating_point_sub
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_14.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_14.compare_ne_im [\compare_ne_im(c_xdevicefamily="...]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_14.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=11,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_14.compare_eq [\compare_eq(c_xdevicefamily="art...]
Compiling architecture rtl of entity floating_point_v7_1_14.fp_cmp [\fp_cmp(c_xdevicefamily="artix7"...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture xilinx of entity floating_point_v7_1_14.floating_point_v7_1_14_viv [\floating_point_v7_1_14_viv(c_xd...]
Compiling architecture xilinx of entity floating_point_v7_1_14.floating_point_v7_1_14 [\floating_point_v7_1_14(c_xdevic...]
Compiling module xil_defaultlib.floating_point_lte
Compiling module xil_defaultlib.float_less_than_equal
Compiling module xil_defaultlib.vec_sub
Compiling architecture rtl of entity floating_point_v7_1_14.flt_add [\flt_add(c_xdevicefamily="artix7...]
Compiling architecture xilinx of entity floating_point_v7_1_14.floating_point_v7_1_14_viv [\floating_point_v7_1_14_viv(c_xd...]
Compiling architecture xilinx of entity floating_point_v7_1_14.floating_point_v7_1_14 [\floating_point_v7_1_14(c_xdevic...]
Compiling module xil_defaultlib.floating_point_add
Compiling architecture xilinx of entity floating_point_v7_1_14.floating_point_v7_1_14_viv [\floating_point_v7_1_14_viv(c_xd...]
Compiling architecture xilinx of entity floating_point_v7_1_14.floating_point_v7_1_14 [\floating_point_v7_1_14(c_xdevic...]
Compiling module xil_defaultlib.floating_point_lt
Compiling module xil_defaultlib.float_less_than
Compiling module xil_defaultlib.get_pixel_color_should_draw_arro...
Compiling module xil_defaultlib.vec_add
Compiling module xil_defaultlib.vec_dot
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(length=25)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=8,length=13)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=28)\]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(alumodereg=0,bcascreg=2...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=10,length=0)\]
Compiling architecture rtl of entity floating_point_v7_1_14.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=10,b_wi...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.op_resize [\op_resize(ai_width=10,bi_width=...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.dsp [\dsp(c_xdevicefamily="artix7",c_...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.mult_gen_v12_0_18_viv [\mult_gen_v12_0_18_viv(c_verbosi...]
Compiling architecture synth of entity floating_point_v7_1_14.flt_recip_approx [\flt_recip_approx(c_xdevicefamil...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=7,length=4)\]
Compiling architecture xilinx of entity mult_gen_v12_0_18.op_resize [\op_resize(ai_width=8,bi_width=8...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.dsp [\dsp(c_xdevicefamily="artix7",c_...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.mult_gen_v12_0_18_viv [\mult_gen_v12_0_18_viv(c_verbosi...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=8,length=3)\]
Compiling architecture synth of entity floating_point_v7_1_14.flt_recip_nr [\flt_recip_nr(c_xdevicefamily="a...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=23,length=12)\]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(alumodereg=0,carryinreg...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.op_resize [\op_resize(ai_width=25,bi_width=...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.dsp [\dsp(c_xdevicefamily="artix7",c_...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=34)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=34,length=0)\]
Compiling architecture synth of entity floating_point_v7_1_14.multadd [\multadd(c_xdevicefamily="artix7...]
Compiling architecture synth of entity floating_point_v7_1_14.flt_recip_reduction_calc [\flt_recip_reduction_calc(c_xdev...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.op_resize [\op_resize(ai_width=8,bi_width=8...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.dsp [\dsp(c_xdevicefamily="artix7",c_...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.mult_gen_v12_0_18_viv [\mult_gen_v12_0_18_viv(c_verbosi...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(adreg=0,alumodereg=0,ca...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=18,length=0)\]
Compiling architecture rtl of entity floating_point_v7_1_14.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=25,b_wi...]
Compiling architecture synth of entity floating_point_v7_1_14.multadd [\multadd(c_xdevicefamily="artix7...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=7,length=3)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=8,length=6)\]
Compiling architecture rtl of entity floating_point_v7_1_14.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=25,b_wi...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=26)\]
Compiling architecture synth of entity floating_point_v7_1_14.multadd [\multadd(c_xdevicefamily="artix7...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=22,length=10,fast_i...]
Compiling architecture synth of entity floating_point_v7_1_14.flt_recip_eval [\flt_recip_eval(c_xdevicefamily=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=23,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=46,fast_input=true)...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(alumodereg=0,a_input="C...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.op_resize [\op_resize(ai_width=29,bi_width=...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.dsp [\dsp(c_xdevicefamily="artix7",c_...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=46)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=11,length=4,fast_in...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=57,length=0)\]
Compiling architecture synth of entity floating_point_v7_1_14.multadd [\multadd(c_xdevicefamily="artix7...]
Compiling architecture synth of entity floating_point_v7_1_14.flt_recip_postprocess [\flt_recip_postprocess(c_xdevice...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=9,length=30)\]
Compiling architecture rtl of entity floating_point_v7_1_14.special_detect [\special_detect(c_xdevicefamily=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=2,length=29,fast_in...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(length=29,fast_input=true...]
Compiling architecture synth of entity floating_point_v7_1_14.flt_recip_specialcase [\flt_recip_specialcase(c_xdevice...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=2)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=32)\]
Compiling architecture synth of entity floating_point_v7_1_14.flt_recip_recomb [\flt_recip_recomb(c_xdevicefamil...]
Compiling architecture synth of entity floating_point_v7_1_14.flt_recip [\flt_recip(c_xdevicefamily="arti...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture xilinx of entity floating_point_v7_1_14.floating_point_v7_1_14_viv [\floating_point_v7_1_14_viv(c_xd...]
Compiling architecture xilinx of entity floating_point_v7_1_14.floating_point_v7_1_14 [\floating_point_v7_1_14(c_xdevic...]
Compiling module xil_defaultlib.floating_point_re_sqrt
Compiling module xil_defaultlib.vec_reciprocal_square_root
Compiling module xil_defaultlib.vec_normalize
Compiling module xil_defaultlib.vec_multiply
Compiling module xil_defaultlib.vec_less_than
Compiling module xil_defaultlib.vec_max
Compiling module xil_defaultlib.get_pixel_color_default
Compiling module xil_defaultlib.get_pixel_color_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot get_pixel_color_tb_behav
execute_script: Time (s): cpu = 00:01:40 ; elapsed = 00:00:39 . Memory (MB): peak = 8567.270 ; gain = 0.000 ; free physical = 2897 ; free virtual = 10658
INFO: [USF-XSim-69] 'elaborate' step finished in '39' seconds
launch_simulation: Time (s): cpu = 00:01:40 ; elapsed = 00:00:39 . Memory (MB): peak = 8567.270 ; gain = 0.000 ; free physical = 2897 ; free virtual = 10658
Time resolution is 1 ps
Starting Sim
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/ray_vec_scale/mult_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/ray_vec_scale/mult_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/ray_vec_scale/mult_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/should_render_arrow_mod/scaled_sub_0_sub/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/should_render_arrow_mod/scaled_sub_1_sub/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/should_render_arrow_mod/scaled_sub_comp_lte/mod/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/should_render_arrow_mod/block_pos_normalized_sub/sub_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/should_render_arrow_mod/block_pos_normalized_sub/sub_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/should_render_arrow_mod/block_pos_normalized_sub/sub_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/should_render_arrow_mod/add_a_ray/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/should_render_arrow_mod/add_a_block/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/should_render_arrow_mod/sub_c_ray/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/should_render_arrow_mod/sub_a_block/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/should_render_arrow_mod/add_ud_0/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/should_render_arrow_mod/add_ud_1/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/should_render_arrow_mod/add_lr_0/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/should_render_arrow_mod/add_lr_1/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/should_render_arrow_mod/lt_region_a/mod/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/should_render_arrow_mod/lt_region_c/mod/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/should_render_arrow_mod/lt_ud_0/mod/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/should_render_arrow_mod/lt_ud_1/mod/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/should_render_arrow_mod/lt_lr_0/mod/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/should_render_arrow_mod/lt_lr_1/mod/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/should_render_arrow_mod/x_ray_block_less_than_lt/mod/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/should_render_arrow_mod/y_ray_block_less_than_lt/mod/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/new_origin_add/add_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/new_origin_add/add_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/new_origin_add/add_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/normal_sub/sub_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/normal_sub/sub_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/normal_sub/sub_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/normalize_normal/mod/dot/mult_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/normalize_normal/mod/dot/mult_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/normalize_normal/mod/dot/mult_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/normalize_normal/mod/dot/add_xy/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/normalize_normal/mod/dot/add_z0/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/normalize_normal/mod/dot/add_xyz/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/normalize_normal/mod/mod/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/normalize_normal/mod2/mult_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/normalize_normal/mod2/mult_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/normalize_normal/mod2/mult_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[0].dist_sub/sub_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[0].dist_sub/sub_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[0].dist_sub/sub_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[0].ray_dir_normalize/mod/dot/mult_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[0].ray_dir_normalize/mod/dot/mult_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[0].ray_dir_normalize/mod/dot/mult_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[0].ray_dir_normalize/mod/dot/add_xy/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[0].ray_dir_normalize/mod/dot/add_z0/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[0].ray_dir_normalize/mod/dot/add_xyz/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[0].ray_dir_normalize/mod/mod/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[0].ray_dir_normalize/mod2/mult_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[0].ray_dir_normalize/mod2/mult_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[0].ray_dir_normalize/mod2/mult_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[0].lambert_dot/mult_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[0].lambert_dot/mult_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[0].lambert_dot/mult_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[0].lambert_dot/add_xy/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[0].lambert_dot/add_z0/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[0].lambert_dot/add_xyz/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[0].light_intense_mat_mult_multiply/multiply_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[0].light_intense_mat_mult_multiply/multiply_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[0].light_intense_mat_mult_multiply/multiply_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[0].lambert_scale_multiply/multiply_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[0].lambert_scale_multiply/multiply_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[0].lambert_scale_multiply/multiply_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[1].dist_sub/sub_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[1].dist_sub/sub_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[1].dist_sub/sub_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[1].ray_dir_normalize/mod/dot/mult_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[1].ray_dir_normalize/mod/dot/mult_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[1].ray_dir_normalize/mod/dot/mult_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[1].ray_dir_normalize/mod/dot/add_xy/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[1].ray_dir_normalize/mod/dot/add_z0/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[1].ray_dir_normalize/mod/dot/add_xyz/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[1].ray_dir_normalize/mod/mod/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[1].ray_dir_normalize/mod2/mult_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[1].ray_dir_normalize/mod2/mult_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[1].ray_dir_normalize/mod2/mult_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[1].lambert_dot/mult_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[1].lambert_dot/mult_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[1].lambert_dot/mult_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[1].lambert_dot/add_xy/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[1].lambert_dot/add_z0/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[1].lambert_dot/add_xyz/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[1].light_intense_mat_mult_multiply/multiply_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[1].light_intense_mat_mult_multiply/multiply_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[1].light_intense_mat_mult_multiply/multiply_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[1].lambert_scale_multiply/multiply_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[1].lambert_scale_multiply/multiply_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[1].lambert_scale_multiply/multiply_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[2].dist_sub/sub_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[2].dist_sub/sub_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[2].dist_sub/sub_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[2].ray_dir_normalize/mod/dot/mult_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[2].ray_dir_normalize/mod/dot/mult_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[2].ray_dir_normalize/mod/dot/mult_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[2].ray_dir_normalize/mod/dot/add_xy/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[2].ray_dir_normalize/mod/dot/add_z0/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[2].ray_dir_normalize/mod/dot/add_xyz/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[2].ray_dir_normalize/mod/mod/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[2].ray_dir_normalize/mod2/mult_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[2].ray_dir_normalize/mod2/mult_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[2].ray_dir_normalize/mod2/mult_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[2].lambert_dot/mult_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[2].lambert_dot/mult_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[2].lambert_dot/mult_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[2].lambert_dot/add_xy/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[2].lambert_dot/add_z0/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[2].lambert_dot/add_xyz/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[2].light_intense_mat_mult_multiply/multiply_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[2].light_intense_mat_mult_multiply/multiply_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[2].light_intense_mat_mult_multiply/multiply_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[2].lambert_scale_multiply/multiply_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[2].lambert_scale_multiply/multiply_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[2].lambert_scale_multiply/multiply_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/r_total_0_add/add_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/r_total_0_add/add_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/r_total_0_add/add_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/r_total_add/add_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/r_total_add/add_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/r_total_add/add_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/min_rgb_max/less_than/mod_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/min_rgb_max/less_than/mod_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/min_rgb_max/less_than/mod_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 115 ns  Iteration: 4  Process: /get_pixel_color_tb/mod/normalize_normal/mod/dot/add_xy/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /media/koops/VIVADO/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 115 ns  Iteration: 4  Process: /get_pixel_color_tb/mod/genblk1[0].ray_dir_normalize/mod/dot/add_xy/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /media/koops/VIVADO/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 115 ns  Iteration: 4  Process: /get_pixel_color_tb/mod/genblk1[1].ray_dir_normalize/mod/dot/add_xy/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /media/koops/VIVADO/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 115 ns  Iteration: 4  Process: /get_pixel_color_tb/mod/genblk1[2].ray_dir_normalize/mod/dot/add_xy/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /media/koops/VIVADO/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 335 ns  Iteration: 4  Process: /get_pixel_color_tb/mod/normal_sub/sub_z/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /media/koops/VIVADO/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
NEW_ORIGIN 01000100111000010000000001011011 01000100110111011001000001011101 01000100010001111111111111111110
NORMAL_SUB 00111100010001100000000000000000 00111100010001100000000000000000 11000010110010000000000000000000
NEW_ORIGIN 01000100111000010000000001011011 01000100110111011001000001011101 01000100010001111111111111111110
NORMAL_SUB 00111100001101100000000000000000 11000001110110111110100011000000 11000010110010000000000000010000
SHOULD_RENDER? 0
SHOULD_RENDER? 1
NORMAL 38fd70a3 38fd70a3 bf800000
NORMAL 38e0a0a7 be87b536 bf76d801
ORI-RGB-0 SCALE0 be6e977b bef89d75 3de653c8
ORI-RGB-1 bf37f499 bef89d75 bef89d75
ORI-RGB-2 bf28f9b7 bf000000 bf000000
ORI-RGB-0 SCALE0 be6e977b bef89d75 3de653c8
ORI-RGB-1 bf37f499 bef89d75 bef89d75
ORI-RGB-2 bf1b2a20 bef89d75 bef89d75
RGB 10111111001010001111100110110111 10111111000000000000000000000000 10111111000000000000000000000000
OUTPUT         250: 10111111000000000000000000000000 10111111000000000000000000000000 10111111000000000000000000000000
RGB 10111111000110110010101000100000 10111110111110001001110101110101 10111110111110001001110101110101
OUTPUT         251: 10111110111110001001110101110101 10111110111110001001110101110101 10111110111110001001110101110101
relaunch_sim: Time (s): cpu = 00:01:49 ; elapsed = 00:00:47 . Memory (MB): peak = 8567.270 ; gain = 0.000 ; free physical = 2784 ; free virtual = 10550
relaunch_sim
Command: launch_simulation -step compile -simset float_test -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'get_pixel_color_tb'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/media/koops/VIVADO/float_ip/float_testing_vivado/float_testing_vivado.sim/float_test/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'float_test'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/media/koops/VIVADO/float_ip/float_testing_vivado/float_testing_vivado.sim/float_test/behav/xsim'
xvlog --incr --relax -L uvm -prj get_pixel_color_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/media/koops/VIVADO/huah_cubed_3drender/src/float_functions.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vec_reciprocal_square_root
INFO: [VRFC 10-311] analyzing module vec_scale
INFO: [VRFC 10-311] analyzing module vec_add
INFO: [VRFC 10-311] analyzing module vec_divide
INFO: [VRFC 10-311] analyzing module vec_multiply
INFO: [VRFC 10-311] analyzing module vec_sub
INFO: [VRFC 10-311] analyzing module vec_dot
INFO: [VRFC 10-311] analyzing module vec_normalize
INFO: [VRFC 10-311] analyzing module float_less_than
INFO: [VRFC 10-311] analyzing module vec_less_than
INFO: [VRFC 10-311] analyzing module float_less_than_equal
INFO: [VRFC 10-311] analyzing module float_equals
INFO: [VRFC 10-311] analyzing module vec_comp
INFO: [VRFC 10-311] analyzing module vec_max
INFO: [VRFC 10-311] analyzing module vec_min
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/media/koops/VIVADO/huah_cubed_3drender/src/get_pixel_color.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module get_pixel_color
INFO: [VRFC 10-311] analyzing module get_pixel_color_should_draw_arrow
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/media/koops/VIVADO/huah_cubed_3drender/sim/get_pixel_color_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module get_pixel_color_tb
xvhdl --incr --relax -prj get_pixel_color_tb_vhdl.prj
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
Command: launch_simulation -step elaborate -simset float_test -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'get_pixel_color_tb'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/media/koops/VIVADO/float_ip/float_testing_vivado/float_testing_vivado.sim/float_test/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'float_test'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/media/koops/VIVADO/float_ip/float_testing_vivado/float_testing_vivado.sim/float_test/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L xbip_utils_v3_0_10 -L axi_utils_v2_0_6 -L xbip_pipe_v3_0_6 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_dsp48_addsub_v3_0_6 -L xbip_dsp48_multadd_v3_0_6 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_18 -L floating_point_v7_1_14 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot get_pixel_color_tb_behav xil_defaultlib.get_pixel_color_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2022.1
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /media/koops/VIVADO/Vivado/2022.1/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L xbip_utils_v3_0_10 -L axi_utils_v2_0_6 -L xbip_pipe_v3_0_6 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_dsp48_addsub_v3_0_6 -L xbip_dsp48_multadd_v3_0_6 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_18 -L floating_point_v7_1_14 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot get_pixel_color_tb_behav xil_defaultlib.get_pixel_color_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'rgb_valid' [/media/koops/VIVADO/huah_cubed_3drender/sim/get_pixel_color_tb.sv:64]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package floating_point_v7_1_14.floating_point_v7_1_14_viv_comp
Compiling package ieee.numeric_std
Compiling package xbip_utils_v3_0_10.xbip_utils_v3_0_10_pkg
Compiling package axi_utils_v2_0_6.axi_utils_v2_0_6_pkg
Compiling package floating_point_v7_1_14.floating_point_v7_1_14_consts
Compiling package ieee.math_real
Compiling package floating_point_v7_1_14.floating_point_v7_1_14_exp_table...
Compiling package mult_gen_v12_0_18.mult_gen_v12_0_18_pkg
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_signed
Compiling package floating_point_v7_1_14.floating_point_v7_1_14_pkg
Compiling package floating_point_v7_1_14.flt_utils
Compiling package unisim.vcomponents
Compiling package mult_gen_v12_0_18.dsp_pkg
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv_comp
Compiling package floating_point_v7_1_14.flt_recipsqrt_sp_sqrt_r_rom
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=26,fast_input=true)...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=2,fast_input=true)\]
Compiling architecture xilinx of entity mult_gen_v12_0_18.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(alumodereg=0,carryinreg...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(a_input="CASCADE",bcasc...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.op_resize [\op_resize(ai_width=24,bi_width=...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.dsp [\dsp(c_xdevicefamily="artix7",c_...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.mult_gen_v12_0_18_viv [\mult_gen_v12_0_18_viv(c_verbosi...]
Compiling architecture rtl of entity floating_point_v7_1_14.fix_mult_xx [\fix_mult_xx(c_xdevicefamily="ar...]
Compiling architecture rtl of entity floating_point_v7_1_14.fix_mult [\fix_mult(c_xdevicefamily="artix...]
Compiling architecture muxcy_v of entity unisim.MUXCY [muxcy_default]
Compiling architecture xorcy_v of entity unisim.XORCY [xorcy_default]
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture fde_v of entity unisim.FDE [fde_default]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=7)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=8,fast_input=true)\]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=32,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=4,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_14.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(fast_input=true)\]
Compiling architecture rtl of entity floating_point_v7_1_14.special_detect [\special_detect(c_xdevicefamily=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [delay_default]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(length=4)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=2,length=4,fast_inp...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(length=4,fast_input=true)...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(length=6,fast_input=true)...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=4,length=4,fast_inp...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=8,length=4)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(length=2,fast_input=true)...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=3,fast_input=true)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=4,length=2,fast_inp...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=14)\]
Compiling architecture rtl of entity floating_point_v7_1_14.flt_mult_exp [\flt_mult_exp(c_xdevicefamily="a...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=8,length=2)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=8)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=11)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=12,length=2,fast_in...]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=12,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=8,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=14,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=25,length=0,fast_in...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=3,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=2,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture rtl of entity floating_point_v7_1_14.flt_round_bit [\flt_round_bit(c_xdevicefamily="...]
Compiling architecture rtl of entity floating_point_v7_1_14.renorm_and_round_logic [\renorm_and_round_logic(c_xdevic...]
Compiling architecture rtl of entity floating_point_v7_1_14.flt_mult_round [\flt_mult_round(c_xdevicefamily=...]
Compiling architecture synth of entity floating_point_v7_1_14.flt_dec_op_lat [\flt_dec_op_lat(c_xdevicefamily=...]
Compiling architecture rtl of entity floating_point_v7_1_14.flt_mult [\flt_mult(c_xdevicefamily="artix...]
Compiling module unisims_ver.x_lut1_mux2
Compiling module unisims_ver.LUT1
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture xilinx of entity floating_point_v7_1_14.floating_point_v7_1_14_viv [\floating_point_v7_1_14_viv(c_xd...]
Compiling architecture xilinx of entity floating_point_v7_1_14.floating_point_v7_1_14 [\floating_point_v7_1_14(c_xdevic...]
Compiling module xil_defaultlib.floating_point_multiply
Compiling module xil_defaultlib.vec_scale
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=7,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_14.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=24,length=2,fast_in...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=16)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(length=2)\]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(mask="11111111000000000...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=48,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=24,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=16,length=0)\]
Compiling architecture rtl of entity floating_point_v7_1_14.dsp48e1_wrapper [\dsp48e1_wrapper(c_part="xc7a100...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(length=3)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=13,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=27,length=0)\]
Compiling architecture synth of entity floating_point_v7_1_14.align_add_dsp48e1_sgl [\align_add_dsp48e1_sgl(c_xdevice...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000001111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000000000...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=27)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=5)\]
Compiling architecture rtl of entity floating_point_v7_1_14.lead_zero_encode_shift [\lead_zero_encode_shift(ab_fw=24...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=4)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=3)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111110010101001011...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00010001010111110000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11101110101000001111...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=2,length=2)\]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=2,adreg=0,areg...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=25,length=0)\]
Compiling architecture rtl of entity floating_point_v7_1_14.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=24,c_wi...]
Compiling architecture rtl of entity floating_point_v7_1_14.norm_and_round_dsp48e1_sgl [\norm_and_round_dsp48e1_sgl(c_mu...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10011001100110011001...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111000000001111...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=9,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=9)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=9,length=5)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=10)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=4,fast_input=true)\]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_14.compare_gt [\compare_gt(c_xdevicefamily="art...]
Compiling architecture synth of entity floating_point_v7_1_14.compare [\compare(c_xdevicefamily="artix7...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=2,length=8,fast_inp...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(length=9,fast_input=true)...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(length=8,fast_input=true)...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(length=3,fast_input=true)...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=2,length=0,fast_inp...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=12)\]
Compiling architecture rtl of entity floating_point_v7_1_14.flt_add_exp_sp [\flt_add_exp_sp(c_xdevicefamily=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=23)\]
Compiling architecture synth of entity floating_point_v7_1_14.flt_dec_op [\flt_dec_op(c_xdevicefamily="art...]
Compiling architecture rtl of entity floating_point_v7_1_14.flt_add_dsp [\flt_add_dsp(c_xdevicefamily="ar...]
Compiling architecture rtl of entity floating_point_v7_1_14.flt_add [\flt_add(c_xdevicefamily="artix7...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture xilinx of entity floating_point_v7_1_14.floating_point_v7_1_14_viv [\floating_point_v7_1_14_viv(c_xd...]
Compiling architecture xilinx of entity floating_point_v7_1_14.floating_point_v7_1_14 [\floating_point_v7_1_14(c_xdevic...]
Compiling module xil_defaultlib.floating_point_sub
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_14.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_14.compare_ne_im [\compare_ne_im(c_xdevicefamily="...]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_14.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=11,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_14.compare_eq [\compare_eq(c_xdevicefamily="art...]
Compiling architecture rtl of entity floating_point_v7_1_14.fp_cmp [\fp_cmp(c_xdevicefamily="artix7"...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture xilinx of entity floating_point_v7_1_14.floating_point_v7_1_14_viv [\floating_point_v7_1_14_viv(c_xd...]
Compiling architecture xilinx of entity floating_point_v7_1_14.floating_point_v7_1_14 [\floating_point_v7_1_14(c_xdevic...]
Compiling module xil_defaultlib.floating_point_lte
Compiling module xil_defaultlib.float_less_than_equal
Compiling module xil_defaultlib.vec_sub
Compiling architecture rtl of entity floating_point_v7_1_14.flt_add [\flt_add(c_xdevicefamily="artix7...]
Compiling architecture xilinx of entity floating_point_v7_1_14.floating_point_v7_1_14_viv [\floating_point_v7_1_14_viv(c_xd...]
Compiling architecture xilinx of entity floating_point_v7_1_14.floating_point_v7_1_14 [\floating_point_v7_1_14(c_xdevic...]
Compiling module xil_defaultlib.floating_point_add
Compiling architecture xilinx of entity floating_point_v7_1_14.floating_point_v7_1_14_viv [\floating_point_v7_1_14_viv(c_xd...]
Compiling architecture xilinx of entity floating_point_v7_1_14.floating_point_v7_1_14 [\floating_point_v7_1_14(c_xdevic...]
Compiling module xil_defaultlib.floating_point_lt
Compiling module xil_defaultlib.float_less_than
Compiling module xil_defaultlib.get_pixel_color_should_draw_arro...
Compiling module xil_defaultlib.vec_add
Compiling module xil_defaultlib.vec_dot
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(length=25)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=8,length=13)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=28)\]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(alumodereg=0,bcascreg=2...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=10,length=0)\]
Compiling architecture rtl of entity floating_point_v7_1_14.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=10,b_wi...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.op_resize [\op_resize(ai_width=10,bi_width=...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.dsp [\dsp(c_xdevicefamily="artix7",c_...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.mult_gen_v12_0_18_viv [\mult_gen_v12_0_18_viv(c_verbosi...]
Compiling architecture synth of entity floating_point_v7_1_14.flt_recip_approx [\flt_recip_approx(c_xdevicefamil...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=7,length=4)\]
Compiling architecture xilinx of entity mult_gen_v12_0_18.op_resize [\op_resize(ai_width=8,bi_width=8...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.dsp [\dsp(c_xdevicefamily="artix7",c_...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.mult_gen_v12_0_18_viv [\mult_gen_v12_0_18_viv(c_verbosi...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=8,length=3)\]
Compiling architecture synth of entity floating_point_v7_1_14.flt_recip_nr [\flt_recip_nr(c_xdevicefamily="a...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=23,length=12)\]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(alumodereg=0,carryinreg...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.op_resize [\op_resize(ai_width=25,bi_width=...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.dsp [\dsp(c_xdevicefamily="artix7",c_...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=34)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=34,length=0)\]
Compiling architecture synth of entity floating_point_v7_1_14.multadd [\multadd(c_xdevicefamily="artix7...]
Compiling architecture synth of entity floating_point_v7_1_14.flt_recip_reduction_calc [\flt_recip_reduction_calc(c_xdev...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.op_resize [\op_resize(ai_width=8,bi_width=8...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.dsp [\dsp(c_xdevicefamily="artix7",c_...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.mult_gen_v12_0_18_viv [\mult_gen_v12_0_18_viv(c_verbosi...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(adreg=0,alumodereg=0,ca...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=18,length=0)\]
Compiling architecture rtl of entity floating_point_v7_1_14.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=25,b_wi...]
Compiling architecture synth of entity floating_point_v7_1_14.multadd [\multadd(c_xdevicefamily="artix7...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=7,length=3)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=8,length=6)\]
Compiling architecture rtl of entity floating_point_v7_1_14.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=25,b_wi...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=26)\]
Compiling architecture synth of entity floating_point_v7_1_14.multadd [\multadd(c_xdevicefamily="artix7...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=22,length=10,fast_i...]
Compiling architecture synth of entity floating_point_v7_1_14.flt_recip_eval [\flt_recip_eval(c_xdevicefamily=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=23,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=46,fast_input=true)...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(alumodereg=0,a_input="C...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.op_resize [\op_resize(ai_width=29,bi_width=...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.dsp [\dsp(c_xdevicefamily="artix7",c_...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=46)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=11,length=4,fast_in...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=57,length=0)\]
Compiling architecture synth of entity floating_point_v7_1_14.multadd [\multadd(c_xdevicefamily="artix7...]
Compiling architecture synth of entity floating_point_v7_1_14.flt_recip_postprocess [\flt_recip_postprocess(c_xdevice...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=9,length=30)\]
Compiling architecture rtl of entity floating_point_v7_1_14.special_detect [\special_detect(c_xdevicefamily=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=2,length=29,fast_in...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(length=29,fast_input=true...]
Compiling architecture synth of entity floating_point_v7_1_14.flt_recip_specialcase [\flt_recip_specialcase(c_xdevice...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=2)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=32)\]
Compiling architecture synth of entity floating_point_v7_1_14.flt_recip_recomb [\flt_recip_recomb(c_xdevicefamil...]
Compiling architecture synth of entity floating_point_v7_1_14.flt_recip [\flt_recip(c_xdevicefamily="arti...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture xilinx of entity floating_point_v7_1_14.floating_point_v7_1_14_viv [\floating_point_v7_1_14_viv(c_xd...]
Compiling architecture xilinx of entity floating_point_v7_1_14.floating_point_v7_1_14 [\floating_point_v7_1_14(c_xdevic...]
Compiling module xil_defaultlib.floating_point_re_sqrt
Compiling module xil_defaultlib.vec_reciprocal_square_root
Compiling module xil_defaultlib.vec_normalize
Compiling module xil_defaultlib.vec_multiply
Compiling module xil_defaultlib.vec_less_than
Compiling module xil_defaultlib.vec_max
Compiling module xil_defaultlib.get_pixel_color_default
Compiling module xil_defaultlib.get_pixel_color_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot get_pixel_color_tb_behav
execute_script: Time (s): cpu = 00:01:39 ; elapsed = 00:00:37 . Memory (MB): peak = 8567.270 ; gain = 0.000 ; free physical = 2837 ; free virtual = 10629
INFO: [USF-XSim-69] 'elaborate' step finished in '37' seconds
launch_simulation: Time (s): cpu = 00:01:39 ; elapsed = 00:00:37 . Memory (MB): peak = 8567.270 ; gain = 0.000 ; free physical = 2837 ; free virtual = 10629
Time resolution is 1 ps
Starting Sim
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/ray_vec_scale/mult_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/ray_vec_scale/mult_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/ray_vec_scale/mult_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/should_render_arrow_mod/scaled_sub_0_sub/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/should_render_arrow_mod/scaled_sub_1_sub/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/should_render_arrow_mod/scaled_sub_comp_lte/mod/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/should_render_arrow_mod/block_pos_normalized_sub/sub_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/should_render_arrow_mod/block_pos_normalized_sub/sub_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/should_render_arrow_mod/block_pos_normalized_sub/sub_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/should_render_arrow_mod/add_a_ray/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/should_render_arrow_mod/add_a_block/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/should_render_arrow_mod/sub_c_ray/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/should_render_arrow_mod/sub_a_block/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/should_render_arrow_mod/add_ud_0/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/should_render_arrow_mod/add_ud_1/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/should_render_arrow_mod/add_lr_0/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/should_render_arrow_mod/add_lr_1/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/should_render_arrow_mod/lt_region_a/mod/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/should_render_arrow_mod/lt_region_c/mod/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/should_render_arrow_mod/lt_ud_0/mod/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/should_render_arrow_mod/lt_ud_1/mod/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/should_render_arrow_mod/lt_lr_0/mod/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/should_render_arrow_mod/lt_lr_1/mod/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/should_render_arrow_mod/x_ray_block_less_than_lt/mod/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/should_render_arrow_mod/y_ray_block_less_than_lt/mod/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/new_origin_add/add_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/new_origin_add/add_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/new_origin_add/add_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/normal_sub/sub_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/normal_sub/sub_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/normal_sub/sub_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/normalize_normal/mod/dot/mult_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/normalize_normal/mod/dot/mult_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/normalize_normal/mod/dot/mult_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/normalize_normal/mod/dot/add_xy/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/normalize_normal/mod/dot/add_z0/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/normalize_normal/mod/dot/add_xyz/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/normalize_normal/mod/mod/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/normalize_normal/mod2/mult_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/normalize_normal/mod2/mult_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/normalize_normal/mod2/mult_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[0].dist_sub/sub_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[0].dist_sub/sub_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[0].dist_sub/sub_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[0].ray_dir_normalize/mod/dot/mult_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[0].ray_dir_normalize/mod/dot/mult_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[0].ray_dir_normalize/mod/dot/mult_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[0].ray_dir_normalize/mod/dot/add_xy/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[0].ray_dir_normalize/mod/dot/add_z0/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[0].ray_dir_normalize/mod/dot/add_xyz/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[0].ray_dir_normalize/mod/mod/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[0].ray_dir_normalize/mod2/mult_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[0].ray_dir_normalize/mod2/mult_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[0].ray_dir_normalize/mod2/mult_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[0].lambert_dot/mult_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[0].lambert_dot/mult_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[0].lambert_dot/mult_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[0].lambert_dot/add_xy/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[0].lambert_dot/add_z0/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[0].lambert_dot/add_xyz/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[0].light_intense_mat_mult_multiply/multiply_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[0].light_intense_mat_mult_multiply/multiply_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[0].light_intense_mat_mult_multiply/multiply_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[0].lambert_scale_multiply/multiply_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[0].lambert_scale_multiply/multiply_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[0].lambert_scale_multiply/multiply_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[1].dist_sub/sub_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[1].dist_sub/sub_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[1].dist_sub/sub_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[1].ray_dir_normalize/mod/dot/mult_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[1].ray_dir_normalize/mod/dot/mult_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[1].ray_dir_normalize/mod/dot/mult_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[1].ray_dir_normalize/mod/dot/add_xy/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[1].ray_dir_normalize/mod/dot/add_z0/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[1].ray_dir_normalize/mod/dot/add_xyz/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[1].ray_dir_normalize/mod/mod/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[1].ray_dir_normalize/mod2/mult_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[1].ray_dir_normalize/mod2/mult_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[1].ray_dir_normalize/mod2/mult_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[1].lambert_dot/mult_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[1].lambert_dot/mult_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[1].lambert_dot/mult_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[1].lambert_dot/add_xy/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[1].lambert_dot/add_z0/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[1].lambert_dot/add_xyz/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[1].light_intense_mat_mult_multiply/multiply_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[1].light_intense_mat_mult_multiply/multiply_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[1].light_intense_mat_mult_multiply/multiply_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[1].lambert_scale_multiply/multiply_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[1].lambert_scale_multiply/multiply_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[1].lambert_scale_multiply/multiply_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[2].dist_sub/sub_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[2].dist_sub/sub_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[2].dist_sub/sub_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[2].ray_dir_normalize/mod/dot/mult_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[2].ray_dir_normalize/mod/dot/mult_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[2].ray_dir_normalize/mod/dot/mult_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[2].ray_dir_normalize/mod/dot/add_xy/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[2].ray_dir_normalize/mod/dot/add_z0/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[2].ray_dir_normalize/mod/dot/add_xyz/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[2].ray_dir_normalize/mod/mod/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[2].ray_dir_normalize/mod2/mult_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[2].ray_dir_normalize/mod2/mult_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[2].ray_dir_normalize/mod2/mult_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[2].lambert_dot/mult_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[2].lambert_dot/mult_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[2].lambert_dot/mult_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[2].lambert_dot/add_xy/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[2].lambert_dot/add_z0/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[2].lambert_dot/add_xyz/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[2].light_intense_mat_mult_multiply/multiply_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[2].light_intense_mat_mult_multiply/multiply_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[2].light_intense_mat_mult_multiply/multiply_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[2].lambert_scale_multiply/multiply_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[2].lambert_scale_multiply/multiply_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[2].lambert_scale_multiply/multiply_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/r_total_0_add/add_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/r_total_0_add/add_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/r_total_0_add/add_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/r_total_add/add_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/r_total_add/add_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/r_total_add/add_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/min_rgb_max/less_than/mod_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/min_rgb_max/less_than/mod_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/min_rgb_max/less_than/mod_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 115 ns  Iteration: 4  Process: /get_pixel_color_tb/mod/normalize_normal/mod/dot/add_xy/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /media/koops/VIVADO/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 115 ns  Iteration: 4  Process: /get_pixel_color_tb/mod/genblk1[0].ray_dir_normalize/mod/dot/add_xy/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /media/koops/VIVADO/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 115 ns  Iteration: 4  Process: /get_pixel_color_tb/mod/genblk1[1].ray_dir_normalize/mod/dot/add_xy/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /media/koops/VIVADO/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 115 ns  Iteration: 4  Process: /get_pixel_color_tb/mod/genblk1[2].ray_dir_normalize/mod/dot/add_xy/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /media/koops/VIVADO/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
SCALED_RAY 00111100010001001001101100100110 00111100010001001001101100100110 01000100100101100000000000000001
SCALED_RAY 00111100001101000100011101001101 11000001110110111110100011101000 01000100100010011000000000000000
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 335 ns  Iteration: 4  Process: /get_pixel_color_tb/mod/normal_sub/sub_z/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /media/koops/VIVADO/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
NEW_ORIGIN 01000100111000010000000001011011 01000100110111011001000001011101 01000100010001111111111111111110
NORMAL_SUB 00111100010001100000000000000000 00111100010001100000000000000000 11000010110010000000000000000000
NEW_ORIGIN 01000100111000010000000001011011 01000100110111011001000001011101 01000100010001111111111111111110
NORMAL_SUB 00111100001101100000000000000000 11000001110110111110100011000000 11000010110010000000000000010000
SHOULD_RENDER? 0
SHOULD_RENDER? 1
NORMAL 38fd70a3 38fd70a3 bf800000
NORMAL 38e0a0a7 be87b536 bf76d801
ORI-RGB-0 SCALE0 be6e977b bef89d75 3de653c8
ORI-RGB-1 bf37f499 bef89d75 bef89d75
ORI-RGB-2 bf28f9b7 bf000000 bf000000
ORI-RGB-0 SCALE0 be6e977b bef89d75 3de653c8
ORI-RGB-1 bf37f499 bef89d75 bef89d75
ORI-RGB-2 bf1b2a20 bef89d75 bef89d75
RGB 10111111001010001111100110110111 10111111000000000000000000000000 10111111000000000000000000000000
OUTPUT         250: 10111111000000000000000000000000 10111111000000000000000000000000 10111111000000000000000000000000
RGB 10111111000110110010101000100000 10111110111110001001110101110101 10111110111110001001110101110101
OUTPUT         251: 10111110111110001001110101110101 10111110111110001001110101110101 10111110111110001001110101110101
relaunch_sim: Time (s): cpu = 00:01:49 ; elapsed = 00:00:45 . Memory (MB): peak = 8567.270 ; gain = 0.000 ; free physical = 2726 ; free virtual = 10521
relaunch_sim
Command: launch_simulation -step compile -simset float_test -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'get_pixel_color_tb'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/media/koops/VIVADO/float_ip/float_testing_vivado/float_testing_vivado.sim/float_test/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'float_test'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/media/koops/VIVADO/float_ip/float_testing_vivado/float_testing_vivado.sim/float_test/behav/xsim'
xvlog --incr --relax -L uvm -prj get_pixel_color_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/media/koops/VIVADO/huah_cubed_3drender/src/float_functions.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vec_reciprocal_square_root
INFO: [VRFC 10-311] analyzing module vec_scale
INFO: [VRFC 10-311] analyzing module vec_add
INFO: [VRFC 10-311] analyzing module vec_divide
INFO: [VRFC 10-311] analyzing module vec_multiply
INFO: [VRFC 10-311] analyzing module vec_sub
INFO: [VRFC 10-311] analyzing module vec_dot
INFO: [VRFC 10-311] analyzing module vec_normalize
INFO: [VRFC 10-311] analyzing module float_less_than
INFO: [VRFC 10-311] analyzing module vec_less_than
INFO: [VRFC 10-311] analyzing module float_less_than_equal
INFO: [VRFC 10-311] analyzing module float_equals
INFO: [VRFC 10-311] analyzing module vec_comp
INFO: [VRFC 10-311] analyzing module vec_max
INFO: [VRFC 10-311] analyzing module vec_min
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/media/koops/VIVADO/huah_cubed_3drender/src/get_pixel_color.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module get_pixel_color
INFO: [VRFC 10-311] analyzing module get_pixel_color_should_draw_arrow
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/media/koops/VIVADO/huah_cubed_3drender/sim/get_pixel_color_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module get_pixel_color_tb
xvhdl --incr --relax -prj get_pixel_color_tb_vhdl.prj
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset float_test -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'get_pixel_color_tb'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/media/koops/VIVADO/float_ip/float_testing_vivado/float_testing_vivado.sim/float_test/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'float_test'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/media/koops/VIVADO/float_ip/float_testing_vivado/float_testing_vivado.sim/float_test/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L xbip_utils_v3_0_10 -L axi_utils_v2_0_6 -L xbip_pipe_v3_0_6 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_dsp48_addsub_v3_0_6 -L xbip_dsp48_multadd_v3_0_6 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_18 -L floating_point_v7_1_14 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot get_pixel_color_tb_behav xil_defaultlib.get_pixel_color_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2022.1
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /media/koops/VIVADO/Vivado/2022.1/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L xbip_utils_v3_0_10 -L axi_utils_v2_0_6 -L xbip_pipe_v3_0_6 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_dsp48_addsub_v3_0_6 -L xbip_dsp48_multadd_v3_0_6 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_18 -L floating_point_v7_1_14 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot get_pixel_color_tb_behav xil_defaultlib.get_pixel_color_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'rgb_valid' [/media/koops/VIVADO/huah_cubed_3drender/sim/get_pixel_color_tb.sv:64]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package floating_point_v7_1_14.floating_point_v7_1_14_viv_comp
Compiling package ieee.numeric_std
Compiling package xbip_utils_v3_0_10.xbip_utils_v3_0_10_pkg
Compiling package axi_utils_v2_0_6.axi_utils_v2_0_6_pkg
Compiling package floating_point_v7_1_14.floating_point_v7_1_14_consts
Compiling package ieee.math_real
Compiling package floating_point_v7_1_14.floating_point_v7_1_14_exp_table...
Compiling package mult_gen_v12_0_18.mult_gen_v12_0_18_pkg
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_signed
Compiling package floating_point_v7_1_14.floating_point_v7_1_14_pkg
Compiling package floating_point_v7_1_14.flt_utils
Compiling package unisim.vcomponents
Compiling package mult_gen_v12_0_18.dsp_pkg
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv_comp
Compiling package floating_point_v7_1_14.flt_recipsqrt_sp_sqrt_r_rom
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=26,fast_input=true)...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=2,fast_input=true)\]
Compiling architecture xilinx of entity mult_gen_v12_0_18.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(alumodereg=0,carryinreg...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(a_input="CASCADE",bcasc...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.op_resize [\op_resize(ai_width=24,bi_width=...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.dsp [\dsp(c_xdevicefamily="artix7",c_...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.mult_gen_v12_0_18_viv [\mult_gen_v12_0_18_viv(c_verbosi...]
Compiling architecture rtl of entity floating_point_v7_1_14.fix_mult_xx [\fix_mult_xx(c_xdevicefamily="ar...]
Compiling architecture rtl of entity floating_point_v7_1_14.fix_mult [\fix_mult(c_xdevicefamily="artix...]
Compiling architecture muxcy_v of entity unisim.MUXCY [muxcy_default]
Compiling architecture xorcy_v of entity unisim.XORCY [xorcy_default]
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture fde_v of entity unisim.FDE [fde_default]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=7)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=8,fast_input=true)\]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=32,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=4,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_14.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(fast_input=true)\]
Compiling architecture rtl of entity floating_point_v7_1_14.special_detect [\special_detect(c_xdevicefamily=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [delay_default]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(length=4)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=2,length=4,fast_inp...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(length=4,fast_input=true)...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(length=6,fast_input=true)...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=4,length=4,fast_inp...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=8,length=4)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(length=2,fast_input=true)...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=3,fast_input=true)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=4,length=2,fast_inp...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=14)\]
Compiling architecture rtl of entity floating_point_v7_1_14.flt_mult_exp [\flt_mult_exp(c_xdevicefamily="a...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=8,length=2)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=8)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=11)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=12,length=2,fast_in...]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=12,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=8,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=14,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=25,length=0,fast_in...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=3,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=2,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture rtl of entity floating_point_v7_1_14.flt_round_bit [\flt_round_bit(c_xdevicefamily="...]
Compiling architecture rtl of entity floating_point_v7_1_14.renorm_and_round_logic [\renorm_and_round_logic(c_xdevic...]
Compiling architecture rtl of entity floating_point_v7_1_14.flt_mult_round [\flt_mult_round(c_xdevicefamily=...]
Compiling architecture synth of entity floating_point_v7_1_14.flt_dec_op_lat [\flt_dec_op_lat(c_xdevicefamily=...]
Compiling architecture rtl of entity floating_point_v7_1_14.flt_mult [\flt_mult(c_xdevicefamily="artix...]
Compiling module unisims_ver.x_lut1_mux2
Compiling module unisims_ver.LUT1
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture xilinx of entity floating_point_v7_1_14.floating_point_v7_1_14_viv [\floating_point_v7_1_14_viv(c_xd...]
Compiling architecture xilinx of entity floating_point_v7_1_14.floating_point_v7_1_14 [\floating_point_v7_1_14(c_xdevic...]
Compiling module xil_defaultlib.floating_point_multiply
Compiling module xil_defaultlib.vec_scale
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=7,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_14.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=24,length=2,fast_in...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=16)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(length=2)\]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(mask="11111111000000000...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=48,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=24,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=16,length=0)\]
Compiling architecture rtl of entity floating_point_v7_1_14.dsp48e1_wrapper [\dsp48e1_wrapper(c_part="xc7a100...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(length=3)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=13,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=27,length=0)\]
Compiling architecture synth of entity floating_point_v7_1_14.align_add_dsp48e1_sgl [\align_add_dsp48e1_sgl(c_xdevice...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000001111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000000000...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=27)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=5)\]
Compiling architecture rtl of entity floating_point_v7_1_14.lead_zero_encode_shift [\lead_zero_encode_shift(ab_fw=24...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=4)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=3)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111110010101001011...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00010001010111110000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11101110101000001111...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=2,length=2)\]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=2,adreg=0,areg...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=25,length=0)\]
Compiling architecture rtl of entity floating_point_v7_1_14.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=24,c_wi...]
Compiling architecture rtl of entity floating_point_v7_1_14.norm_and_round_dsp48e1_sgl [\norm_and_round_dsp48e1_sgl(c_mu...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10011001100110011001...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111000000001111...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=9,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=9)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=9,length=5)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=10)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=4,fast_input=true)\]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_14.compare_gt [\compare_gt(c_xdevicefamily="art...]
Compiling architecture synth of entity floating_point_v7_1_14.compare [\compare(c_xdevicefamily="artix7...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=2,length=8,fast_inp...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(length=9,fast_input=true)...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(length=8,fast_input=true)...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(length=3,fast_input=true)...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=2,length=0,fast_inp...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=12)\]
Compiling architecture rtl of entity floating_point_v7_1_14.flt_add_exp_sp [\flt_add_exp_sp(c_xdevicefamily=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=23)\]
Compiling architecture synth of entity floating_point_v7_1_14.flt_dec_op [\flt_dec_op(c_xdevicefamily="art...]
Compiling architecture rtl of entity floating_point_v7_1_14.flt_add_dsp [\flt_add_dsp(c_xdevicefamily="ar...]
Compiling architecture rtl of entity floating_point_v7_1_14.flt_add [\flt_add(c_xdevicefamily="artix7...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture xilinx of entity floating_point_v7_1_14.floating_point_v7_1_14_viv [\floating_point_v7_1_14_viv(c_xd...]
Compiling architecture xilinx of entity floating_point_v7_1_14.floating_point_v7_1_14 [\floating_point_v7_1_14(c_xdevic...]
Compiling module xil_defaultlib.floating_point_sub
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_14.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_14.compare_ne_im [\compare_ne_im(c_xdevicefamily="...]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_14.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=11,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_14.compare_eq [\compare_eq(c_xdevicefamily="art...]
Compiling architecture rtl of entity floating_point_v7_1_14.fp_cmp [\fp_cmp(c_xdevicefamily="artix7"...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture xilinx of entity floating_point_v7_1_14.floating_point_v7_1_14_viv [\floating_point_v7_1_14_viv(c_xd...]
Compiling architecture xilinx of entity floating_point_v7_1_14.floating_point_v7_1_14 [\floating_point_v7_1_14(c_xdevic...]
Compiling module xil_defaultlib.floating_point_lte
Compiling module xil_defaultlib.float_less_than_equal
Compiling module xil_defaultlib.vec_sub
Compiling architecture rtl of entity floating_point_v7_1_14.flt_add [\flt_add(c_xdevicefamily="artix7...]
Compiling architecture xilinx of entity floating_point_v7_1_14.floating_point_v7_1_14_viv [\floating_point_v7_1_14_viv(c_xd...]
Compiling architecture xilinx of entity floating_point_v7_1_14.floating_point_v7_1_14 [\floating_point_v7_1_14(c_xdevic...]
Compiling module xil_defaultlib.floating_point_add
Compiling architecture xilinx of entity floating_point_v7_1_14.floating_point_v7_1_14_viv [\floating_point_v7_1_14_viv(c_xd...]
Compiling architecture xilinx of entity floating_point_v7_1_14.floating_point_v7_1_14 [\floating_point_v7_1_14(c_xdevic...]
Compiling module xil_defaultlib.floating_point_lt
Compiling module xil_defaultlib.float_less_than
Compiling module xil_defaultlib.get_pixel_color_should_draw_arro...
Compiling module xil_defaultlib.vec_add
Compiling module xil_defaultlib.vec_dot
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(length=25)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=8,length=13)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=28)\]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(alumodereg=0,bcascreg=2...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=10,length=0)\]
Compiling architecture rtl of entity floating_point_v7_1_14.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=10,b_wi...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.op_resize [\op_resize(ai_width=10,bi_width=...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.dsp [\dsp(c_xdevicefamily="artix7",c_...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.mult_gen_v12_0_18_viv [\mult_gen_v12_0_18_viv(c_verbosi...]
Compiling architecture synth of entity floating_point_v7_1_14.flt_recip_approx [\flt_recip_approx(c_xdevicefamil...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=7,length=4)\]
Compiling architecture xilinx of entity mult_gen_v12_0_18.op_resize [\op_resize(ai_width=8,bi_width=8...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.dsp [\dsp(c_xdevicefamily="artix7",c_...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.mult_gen_v12_0_18_viv [\mult_gen_v12_0_18_viv(c_verbosi...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=8,length=3)\]
Compiling architecture synth of entity floating_point_v7_1_14.flt_recip_nr [\flt_recip_nr(c_xdevicefamily="a...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=23,length=12)\]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(alumodereg=0,carryinreg...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.op_resize [\op_resize(ai_width=25,bi_width=...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.dsp [\dsp(c_xdevicefamily="artix7",c_...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=34)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=34,length=0)\]
Compiling architecture synth of entity floating_point_v7_1_14.multadd [\multadd(c_xdevicefamily="artix7...]
Compiling architecture synth of entity floating_point_v7_1_14.flt_recip_reduction_calc [\flt_recip_reduction_calc(c_xdev...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.op_resize [\op_resize(ai_width=8,bi_width=8...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.dsp [\dsp(c_xdevicefamily="artix7",c_...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.mult_gen_v12_0_18_viv [\mult_gen_v12_0_18_viv(c_verbosi...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(adreg=0,alumodereg=0,ca...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=18,length=0)\]
Compiling architecture rtl of entity floating_point_v7_1_14.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=25,b_wi...]
Compiling architecture synth of entity floating_point_v7_1_14.multadd [\multadd(c_xdevicefamily="artix7...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=7,length=3)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=8,length=6)\]
Compiling architecture rtl of entity floating_point_v7_1_14.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=25,b_wi...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=26)\]
Compiling architecture synth of entity floating_point_v7_1_14.multadd [\multadd(c_xdevicefamily="artix7...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=22,length=10,fast_i...]
Compiling architecture synth of entity floating_point_v7_1_14.flt_recip_eval [\flt_recip_eval(c_xdevicefamily=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=23,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=46,fast_input=true)...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(alumodereg=0,a_input="C...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.op_resize [\op_resize(ai_width=29,bi_width=...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.dsp [\dsp(c_xdevicefamily="artix7",c_...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=46)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=11,length=4,fast_in...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=57,length=0)\]
Compiling architecture synth of entity floating_point_v7_1_14.multadd [\multadd(c_xdevicefamily="artix7...]
Compiling architecture synth of entity floating_point_v7_1_14.flt_recip_postprocess [\flt_recip_postprocess(c_xdevice...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=9,length=30)\]
Compiling architecture rtl of entity floating_point_v7_1_14.special_detect [\special_detect(c_xdevicefamily=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=2,length=29,fast_in...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(length=29,fast_input=true...]
Compiling architecture synth of entity floating_point_v7_1_14.flt_recip_specialcase [\flt_recip_specialcase(c_xdevice...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=2)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=32)\]
Compiling architecture synth of entity floating_point_v7_1_14.flt_recip_recomb [\flt_recip_recomb(c_xdevicefamil...]
Compiling architecture synth of entity floating_point_v7_1_14.flt_recip [\flt_recip(c_xdevicefamily="arti...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture xilinx of entity floating_point_v7_1_14.floating_point_v7_1_14_viv [\floating_point_v7_1_14_viv(c_xd...]
Compiling architecture xilinx of entity floating_point_v7_1_14.floating_point_v7_1_14 [\floating_point_v7_1_14(c_xdevic...]
Compiling module xil_defaultlib.floating_point_re_sqrt
Compiling module xil_defaultlib.vec_reciprocal_square_root
Compiling module xil_defaultlib.vec_normalize
Compiling module xil_defaultlib.vec_multiply
Compiling module xil_defaultlib.vec_less_than
Compiling module xil_defaultlib.vec_max
Compiling module xil_defaultlib.get_pixel_color_default
Compiling module xil_defaultlib.get_pixel_color_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot get_pixel_color_tb_behav
execute_script: Time (s): cpu = 00:01:39 ; elapsed = 00:00:37 . Memory (MB): peak = 8578.277 ; gain = 0.000 ; free physical = 2902 ; free virtual = 10676
INFO: [USF-XSim-69] 'elaborate' step finished in '38' seconds
launch_simulation: Time (s): cpu = 00:01:39 ; elapsed = 00:00:38 . Memory (MB): peak = 8578.277 ; gain = 0.000 ; free physical = 2902 ; free virtual = 10676
Time resolution is 1 ps
Starting Sim
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/ray_vec_scale/mult_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/ray_vec_scale/mult_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/ray_vec_scale/mult_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/should_render_arrow_mod/scaled_sub_0_sub/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/should_render_arrow_mod/scaled_sub_1_sub/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/should_render_arrow_mod/scaled_sub_comp_lte/mod/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/should_render_arrow_mod/block_pos_normalized_sub/sub_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/should_render_arrow_mod/block_pos_normalized_sub/sub_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/should_render_arrow_mod/block_pos_normalized_sub/sub_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/should_render_arrow_mod/add_a_ray/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/should_render_arrow_mod/add_a_block/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/should_render_arrow_mod/sub_c_ray/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/should_render_arrow_mod/sub_a_block/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/should_render_arrow_mod/add_ud_0/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/should_render_arrow_mod/add_ud_1/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/should_render_arrow_mod/add_lr_0/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/should_render_arrow_mod/add_lr_1/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/should_render_arrow_mod/lt_region_a/mod/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/should_render_arrow_mod/lt_region_c/mod/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/should_render_arrow_mod/lt_ud_0/mod/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/should_render_arrow_mod/lt_ud_1/mod/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/should_render_arrow_mod/lt_lr_0/mod/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/should_render_arrow_mod/lt_lr_1/mod/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/should_render_arrow_mod/x_ray_block_less_than_lt/mod/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/should_render_arrow_mod/y_ray_block_less_than_lt/mod/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/new_origin_add/add_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/new_origin_add/add_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/new_origin_add/add_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/normal_sub/sub_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/normal_sub/sub_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/normal_sub/sub_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/normalize_normal/mod/dot/mult_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/normalize_normal/mod/dot/mult_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/normalize_normal/mod/dot/mult_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/normalize_normal/mod/dot/add_xy/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/normalize_normal/mod/dot/add_z0/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/normalize_normal/mod/dot/add_xyz/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/normalize_normal/mod/mod/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/normalize_normal/mod2/mult_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/normalize_normal/mod2/mult_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/normalize_normal/mod2/mult_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[0].dist_sub/sub_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[0].dist_sub/sub_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[0].dist_sub/sub_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[0].ray_dir_normalize/mod/dot/mult_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[0].ray_dir_normalize/mod/dot/mult_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[0].ray_dir_normalize/mod/dot/mult_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[0].ray_dir_normalize/mod/dot/add_xy/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[0].ray_dir_normalize/mod/dot/add_z0/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[0].ray_dir_normalize/mod/dot/add_xyz/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[0].ray_dir_normalize/mod/mod/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[0].ray_dir_normalize/mod2/mult_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[0].ray_dir_normalize/mod2/mult_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[0].ray_dir_normalize/mod2/mult_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[0].lambert_dot/mult_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[0].lambert_dot/mult_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[0].lambert_dot/mult_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[0].lambert_dot/add_xy/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[0].lambert_dot/add_z0/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[0].lambert_dot/add_xyz/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[0].light_intense_mat_mult_multiply/multiply_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[0].light_intense_mat_mult_multiply/multiply_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[0].light_intense_mat_mult_multiply/multiply_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[0].lambert_scale_multiply/multiply_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[0].lambert_scale_multiply/multiply_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[0].lambert_scale_multiply/multiply_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[1].dist_sub/sub_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[1].dist_sub/sub_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[1].dist_sub/sub_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[1].ray_dir_normalize/mod/dot/mult_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[1].ray_dir_normalize/mod/dot/mult_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[1].ray_dir_normalize/mod/dot/mult_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[1].ray_dir_normalize/mod/dot/add_xy/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[1].ray_dir_normalize/mod/dot/add_z0/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[1].ray_dir_normalize/mod/dot/add_xyz/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[1].ray_dir_normalize/mod/mod/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[1].ray_dir_normalize/mod2/mult_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[1].ray_dir_normalize/mod2/mult_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[1].ray_dir_normalize/mod2/mult_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[1].lambert_dot/mult_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[1].lambert_dot/mult_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[1].lambert_dot/mult_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[1].lambert_dot/add_xy/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[1].lambert_dot/add_z0/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[1].lambert_dot/add_xyz/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[1].light_intense_mat_mult_multiply/multiply_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[1].light_intense_mat_mult_multiply/multiply_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[1].light_intense_mat_mult_multiply/multiply_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[1].lambert_scale_multiply/multiply_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[1].lambert_scale_multiply/multiply_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[1].lambert_scale_multiply/multiply_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[2].dist_sub/sub_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[2].dist_sub/sub_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[2].dist_sub/sub_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[2].ray_dir_normalize/mod/dot/mult_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[2].ray_dir_normalize/mod/dot/mult_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[2].ray_dir_normalize/mod/dot/mult_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[2].ray_dir_normalize/mod/dot/add_xy/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[2].ray_dir_normalize/mod/dot/add_z0/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[2].ray_dir_normalize/mod/dot/add_xyz/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[2].ray_dir_normalize/mod/mod/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[2].ray_dir_normalize/mod2/mult_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[2].ray_dir_normalize/mod2/mult_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[2].ray_dir_normalize/mod2/mult_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[2].lambert_dot/mult_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[2].lambert_dot/mult_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[2].lambert_dot/mult_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[2].lambert_dot/add_xy/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[2].lambert_dot/add_z0/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[2].lambert_dot/add_xyz/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[2].light_intense_mat_mult_multiply/multiply_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[2].light_intense_mat_mult_multiply/multiply_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[2].light_intense_mat_mult_multiply/multiply_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[2].lambert_scale_multiply/multiply_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[2].lambert_scale_multiply/multiply_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[2].lambert_scale_multiply/multiply_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/r_total_0_add/add_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/r_total_0_add/add_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/r_total_0_add/add_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/r_total_add/add_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/r_total_add/add_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/r_total_add/add_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/min_rgb_max/less_than/mod_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/min_rgb_max/less_than/mod_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/min_rgb_max/less_than/mod_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 115 ns  Iteration: 4  Process: /get_pixel_color_tb/mod/normalize_normal/mod/dot/add_xy/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /media/koops/VIVADO/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 115 ns  Iteration: 4  Process: /get_pixel_color_tb/mod/genblk1[0].ray_dir_normalize/mod/dot/add_xy/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /media/koops/VIVADO/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 115 ns  Iteration: 4  Process: /get_pixel_color_tb/mod/genblk1[1].ray_dir_normalize/mod/dot/add_xy/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /media/koops/VIVADO/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 115 ns  Iteration: 4  Process: /get_pixel_color_tb/mod/genblk1[2].ray_dir_normalize/mod/dot/add_xy/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /media/koops/VIVADO/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
NEW_ORIGIN 01000100111000010000000001100011 01000100111000010000000001100011 01000100011000010000000000000000
NEW_ORIGIN 01000100111000010000000001011011 01000100110111011001000001011101 01000100010001111111111111111110
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 335 ns  Iteration: 4  Process: /get_pixel_color_tb/mod/normal_sub/sub_z/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /media/koops/VIVADO/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
NORMAL_SUB 00111100010001100000000000000000 00111100010001100000000000000000 11000010110010000000000000000000
NORMAL_SUB 00111100001101100000000000000000 11000001110110111110100011000000 11000010110010000000000000010000
SHOULD_RENDER? 0
SHOULD_RENDER? 1
NORMAL 38fd70a3 38fd70a3 bf800000
NORMAL 38e0a0a7 be87b536 bf76d801
ORI-RGB-0 SCALE0 be6e977b bef89d75 3de653c8
ORI-RGB-1 bf37f499 bef89d75 bef89d75
ORI-RGB-2 bf28f9b7 bf000000 bf000000
ORI-RGB-0 SCALE0 be6e977b bef89d75 3de653c8
ORI-RGB-1 bf37f499 bef89d75 bef89d75
ORI-RGB-2 bf1b2a20 bef89d75 bef89d75
RGB 10111111001010001111100110110111 10111111000000000000000000000000 10111111000000000000000000000000
OUTPUT         250: 10111111000000000000000000000000 10111111000000000000000000000000 10111111000000000000000000000000
RGB 10111111000110110010101000100000 10111110111110001001110101110101 10111110111110001001110101110101
OUTPUT         251: 10111110111110001001110101110101 10111110111110001001110101110101 10111110111110001001110101110101
relaunch_sim: Time (s): cpu = 00:01:49 ; elapsed = 00:00:44 . Memory (MB): peak = 8578.277 ; gain = 0.000 ; free physical = 2826 ; free virtual = 10598
relaunch_sim
Command: launch_simulation -step compile -simset float_test -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'get_pixel_color_tb'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/media/koops/VIVADO/float_ip/float_testing_vivado/float_testing_vivado.sim/float_test/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'float_test'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/media/koops/VIVADO/float_ip/float_testing_vivado/float_testing_vivado.sim/float_test/behav/xsim'
xvlog --incr --relax -L uvm -prj get_pixel_color_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/media/koops/VIVADO/huah_cubed_3drender/src/float_functions.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vec_reciprocal_square_root
INFO: [VRFC 10-311] analyzing module vec_scale
INFO: [VRFC 10-311] analyzing module vec_add
INFO: [VRFC 10-311] analyzing module vec_divide
INFO: [VRFC 10-311] analyzing module vec_multiply
INFO: [VRFC 10-311] analyzing module vec_sub
INFO: [VRFC 10-311] analyzing module vec_dot
INFO: [VRFC 10-311] analyzing module vec_normalize
INFO: [VRFC 10-311] analyzing module float_less_than
INFO: [VRFC 10-311] analyzing module vec_less_than
INFO: [VRFC 10-311] analyzing module float_less_than_equal
INFO: [VRFC 10-311] analyzing module float_equals
INFO: [VRFC 10-311] analyzing module vec_comp
INFO: [VRFC 10-311] analyzing module vec_max
INFO: [VRFC 10-311] analyzing module vec_min
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/media/koops/VIVADO/huah_cubed_3drender/src/get_pixel_color.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module get_pixel_color
INFO: [VRFC 10-311] analyzing module get_pixel_color_should_draw_arrow
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/media/koops/VIVADO/huah_cubed_3drender/sim/get_pixel_color_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module get_pixel_color_tb
xvhdl --incr --relax -prj get_pixel_color_tb_vhdl.prj
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
Command: launch_simulation -step elaborate -simset float_test -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'get_pixel_color_tb'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/media/koops/VIVADO/float_ip/float_testing_vivado/float_testing_vivado.sim/float_test/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'float_test'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/media/koops/VIVADO/float_ip/float_testing_vivado/float_testing_vivado.sim/float_test/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L xbip_utils_v3_0_10 -L axi_utils_v2_0_6 -L xbip_pipe_v3_0_6 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_dsp48_addsub_v3_0_6 -L xbip_dsp48_multadd_v3_0_6 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_18 -L floating_point_v7_1_14 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot get_pixel_color_tb_behav xil_defaultlib.get_pixel_color_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2022.1
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /media/koops/VIVADO/Vivado/2022.1/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L xbip_utils_v3_0_10 -L axi_utils_v2_0_6 -L xbip_pipe_v3_0_6 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_dsp48_addsub_v3_0_6 -L xbip_dsp48_multadd_v3_0_6 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_18 -L floating_point_v7_1_14 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot get_pixel_color_tb_behav xil_defaultlib.get_pixel_color_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'rgb_valid' [/media/koops/VIVADO/huah_cubed_3drender/sim/get_pixel_color_tb.sv:64]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package floating_point_v7_1_14.floating_point_v7_1_14_viv_comp
Compiling package ieee.numeric_std
Compiling package xbip_utils_v3_0_10.xbip_utils_v3_0_10_pkg
Compiling package axi_utils_v2_0_6.axi_utils_v2_0_6_pkg
Compiling package floating_point_v7_1_14.floating_point_v7_1_14_consts
Compiling package ieee.math_real
Compiling package floating_point_v7_1_14.floating_point_v7_1_14_exp_table...
Compiling package mult_gen_v12_0_18.mult_gen_v12_0_18_pkg
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_signed
Compiling package floating_point_v7_1_14.floating_point_v7_1_14_pkg
Compiling package floating_point_v7_1_14.flt_utils
Compiling package unisim.vcomponents
Compiling package mult_gen_v12_0_18.dsp_pkg
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv_comp
Compiling package floating_point_v7_1_14.flt_recipsqrt_sp_sqrt_r_rom
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=26,fast_input=true)...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=2,fast_input=true)\]
Compiling architecture xilinx of entity mult_gen_v12_0_18.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(alumodereg=0,carryinreg...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(a_input="CASCADE",bcasc...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.op_resize [\op_resize(ai_width=24,bi_width=...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.dsp [\dsp(c_xdevicefamily="artix7",c_...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.mult_gen_v12_0_18_viv [\mult_gen_v12_0_18_viv(c_verbosi...]
Compiling architecture rtl of entity floating_point_v7_1_14.fix_mult_xx [\fix_mult_xx(c_xdevicefamily="ar...]
Compiling architecture rtl of entity floating_point_v7_1_14.fix_mult [\fix_mult(c_xdevicefamily="artix...]
Compiling architecture muxcy_v of entity unisim.MUXCY [muxcy_default]
Compiling architecture xorcy_v of entity unisim.XORCY [xorcy_default]
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture fde_v of entity unisim.FDE [fde_default]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=7)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=8,fast_input=true)\]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=32,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=4,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_14.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(fast_input=true)\]
Compiling architecture rtl of entity floating_point_v7_1_14.special_detect [\special_detect(c_xdevicefamily=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [delay_default]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(length=4)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=2,length=4,fast_inp...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(length=4,fast_input=true)...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(length=6,fast_input=true)...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=4,length=4,fast_inp...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=8,length=4)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(length=2,fast_input=true)...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=3,fast_input=true)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=4,length=2,fast_inp...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=14)\]
Compiling architecture rtl of entity floating_point_v7_1_14.flt_mult_exp [\flt_mult_exp(c_xdevicefamily="a...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=8,length=2)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=8)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=11)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=12,length=2,fast_in...]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=12,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=8,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=14,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=25,length=0,fast_in...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=3,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=2,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture rtl of entity floating_point_v7_1_14.flt_round_bit [\flt_round_bit(c_xdevicefamily="...]
Compiling architecture rtl of entity floating_point_v7_1_14.renorm_and_round_logic [\renorm_and_round_logic(c_xdevic...]
Compiling architecture rtl of entity floating_point_v7_1_14.flt_mult_round [\flt_mult_round(c_xdevicefamily=...]
Compiling architecture synth of entity floating_point_v7_1_14.flt_dec_op_lat [\flt_dec_op_lat(c_xdevicefamily=...]
Compiling architecture rtl of entity floating_point_v7_1_14.flt_mult [\flt_mult(c_xdevicefamily="artix...]
Compiling module unisims_ver.x_lut1_mux2
Compiling module unisims_ver.LUT1
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture xilinx of entity floating_point_v7_1_14.floating_point_v7_1_14_viv [\floating_point_v7_1_14_viv(c_xd...]
Compiling architecture xilinx of entity floating_point_v7_1_14.floating_point_v7_1_14 [\floating_point_v7_1_14(c_xdevic...]
Compiling module xil_defaultlib.floating_point_multiply
Compiling module xil_defaultlib.vec_scale
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=7,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_14.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=24,length=2,fast_in...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=16)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(length=2)\]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(mask="11111111000000000...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=48,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=24,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=16,length=0)\]
Compiling architecture rtl of entity floating_point_v7_1_14.dsp48e1_wrapper [\dsp48e1_wrapper(c_part="xc7a100...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(length=3)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=13,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=27,length=0)\]
Compiling architecture synth of entity floating_point_v7_1_14.align_add_dsp48e1_sgl [\align_add_dsp48e1_sgl(c_xdevice...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000001111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000000000...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=27)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=5)\]
Compiling architecture rtl of entity floating_point_v7_1_14.lead_zero_encode_shift [\lead_zero_encode_shift(ab_fw=24...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=4)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=3)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111110010101001011...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00010001010111110000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11101110101000001111...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=2,length=2)\]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=2,adreg=0,areg...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=25,length=0)\]
Compiling architecture rtl of entity floating_point_v7_1_14.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=24,c_wi...]
Compiling architecture rtl of entity floating_point_v7_1_14.norm_and_round_dsp48e1_sgl [\norm_and_round_dsp48e1_sgl(c_mu...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10011001100110011001...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111000000001111...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=9,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=9)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=9,length=5)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=10)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=4,fast_input=true)\]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_14.compare_gt [\compare_gt(c_xdevicefamily="art...]
Compiling architecture synth of entity floating_point_v7_1_14.compare [\compare(c_xdevicefamily="artix7...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=2,length=8,fast_inp...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(length=9,fast_input=true)...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(length=8,fast_input=true)...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(length=3,fast_input=true)...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=2,length=0,fast_inp...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=12)\]
Compiling architecture rtl of entity floating_point_v7_1_14.flt_add_exp_sp [\flt_add_exp_sp(c_xdevicefamily=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=23)\]
Compiling architecture synth of entity floating_point_v7_1_14.flt_dec_op [\flt_dec_op(c_xdevicefamily="art...]
Compiling architecture rtl of entity floating_point_v7_1_14.flt_add_dsp [\flt_add_dsp(c_xdevicefamily="ar...]
Compiling architecture rtl of entity floating_point_v7_1_14.flt_add [\flt_add(c_xdevicefamily="artix7...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture xilinx of entity floating_point_v7_1_14.floating_point_v7_1_14_viv [\floating_point_v7_1_14_viv(c_xd...]
Compiling architecture xilinx of entity floating_point_v7_1_14.floating_point_v7_1_14 [\floating_point_v7_1_14(c_xdevic...]
Compiling module xil_defaultlib.floating_point_sub
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_14.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_14.compare_ne_im [\compare_ne_im(c_xdevicefamily="...]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_14.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=11,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_14.compare_eq [\compare_eq(c_xdevicefamily="art...]
Compiling architecture rtl of entity floating_point_v7_1_14.fp_cmp [\fp_cmp(c_xdevicefamily="artix7"...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture xilinx of entity floating_point_v7_1_14.floating_point_v7_1_14_viv [\floating_point_v7_1_14_viv(c_xd...]
Compiling architecture xilinx of entity floating_point_v7_1_14.floating_point_v7_1_14 [\floating_point_v7_1_14(c_xdevic...]
Compiling module xil_defaultlib.floating_point_lte
Compiling module xil_defaultlib.float_less_than_equal
Compiling module xil_defaultlib.vec_sub
Compiling architecture rtl of entity floating_point_v7_1_14.flt_add [\flt_add(c_xdevicefamily="artix7...]
Compiling architecture xilinx of entity floating_point_v7_1_14.floating_point_v7_1_14_viv [\floating_point_v7_1_14_viv(c_xd...]
Compiling architecture xilinx of entity floating_point_v7_1_14.floating_point_v7_1_14 [\floating_point_v7_1_14(c_xdevic...]
Compiling module xil_defaultlib.floating_point_add
Compiling architecture xilinx of entity floating_point_v7_1_14.floating_point_v7_1_14_viv [\floating_point_v7_1_14_viv(c_xd...]
Compiling architecture xilinx of entity floating_point_v7_1_14.floating_point_v7_1_14 [\floating_point_v7_1_14(c_xdevic...]
Compiling module xil_defaultlib.floating_point_lt
Compiling module xil_defaultlib.float_less_than
Compiling module xil_defaultlib.get_pixel_color_should_draw_arro...
Compiling module xil_defaultlib.vec_add
Compiling module xil_defaultlib.vec_dot
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(length=25)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=8,length=13)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=28)\]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(alumodereg=0,bcascreg=2...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=10,length=0)\]
Compiling architecture rtl of entity floating_point_v7_1_14.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=10,b_wi...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.op_resize [\op_resize(ai_width=10,bi_width=...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.dsp [\dsp(c_xdevicefamily="artix7",c_...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.mult_gen_v12_0_18_viv [\mult_gen_v12_0_18_viv(c_verbosi...]
Compiling architecture synth of entity floating_point_v7_1_14.flt_recip_approx [\flt_recip_approx(c_xdevicefamil...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=7,length=4)\]
Compiling architecture xilinx of entity mult_gen_v12_0_18.op_resize [\op_resize(ai_width=8,bi_width=8...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.dsp [\dsp(c_xdevicefamily="artix7",c_...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.mult_gen_v12_0_18_viv [\mult_gen_v12_0_18_viv(c_verbosi...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=8,length=3)\]
Compiling architecture synth of entity floating_point_v7_1_14.flt_recip_nr [\flt_recip_nr(c_xdevicefamily="a...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=23,length=12)\]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(alumodereg=0,carryinreg...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.op_resize [\op_resize(ai_width=25,bi_width=...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.dsp [\dsp(c_xdevicefamily="artix7",c_...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=34)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=34,length=0)\]
Compiling architecture synth of entity floating_point_v7_1_14.multadd [\multadd(c_xdevicefamily="artix7...]
Compiling architecture synth of entity floating_point_v7_1_14.flt_recip_reduction_calc [\flt_recip_reduction_calc(c_xdev...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.op_resize [\op_resize(ai_width=8,bi_width=8...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.dsp [\dsp(c_xdevicefamily="artix7",c_...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.mult_gen_v12_0_18_viv [\mult_gen_v12_0_18_viv(c_verbosi...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(adreg=0,alumodereg=0,ca...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=18,length=0)\]
Compiling architecture rtl of entity floating_point_v7_1_14.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=25,b_wi...]
Compiling architecture synth of entity floating_point_v7_1_14.multadd [\multadd(c_xdevicefamily="artix7...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=7,length=3)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=8,length=6)\]
Compiling architecture rtl of entity floating_point_v7_1_14.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=25,b_wi...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=26)\]
Compiling architecture synth of entity floating_point_v7_1_14.multadd [\multadd(c_xdevicefamily="artix7...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=22,length=10,fast_i...]
Compiling architecture synth of entity floating_point_v7_1_14.flt_recip_eval [\flt_recip_eval(c_xdevicefamily=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=23,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=46,fast_input=true)...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(alumodereg=0,a_input="C...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.op_resize [\op_resize(ai_width=29,bi_width=...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.dsp [\dsp(c_xdevicefamily="artix7",c_...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=46)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=11,length=4,fast_in...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=57,length=0)\]
Compiling architecture synth of entity floating_point_v7_1_14.multadd [\multadd(c_xdevicefamily="artix7...]
Compiling architecture synth of entity floating_point_v7_1_14.flt_recip_postprocess [\flt_recip_postprocess(c_xdevice...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=9,length=30)\]
Compiling architecture rtl of entity floating_point_v7_1_14.special_detect [\special_detect(c_xdevicefamily=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=2,length=29,fast_in...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(length=29,fast_input=true...]
Compiling architecture synth of entity floating_point_v7_1_14.flt_recip_specialcase [\flt_recip_specialcase(c_xdevice...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=2)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=32)\]
Compiling architecture synth of entity floating_point_v7_1_14.flt_recip_recomb [\flt_recip_recomb(c_xdevicefamil...]
Compiling architecture synth of entity floating_point_v7_1_14.flt_recip [\flt_recip(c_xdevicefamily="arti...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture xilinx of entity floating_point_v7_1_14.floating_point_v7_1_14_viv [\floating_point_v7_1_14_viv(c_xd...]
Compiling architecture xilinx of entity floating_point_v7_1_14.floating_point_v7_1_14 [\floating_point_v7_1_14(c_xdevic...]
Compiling module xil_defaultlib.floating_point_re_sqrt
Compiling module xil_defaultlib.vec_reciprocal_square_root
Compiling module xil_defaultlib.vec_normalize
Compiling module xil_defaultlib.vec_multiply
Compiling module xil_defaultlib.vec_less_than
Compiling module xil_defaultlib.vec_max
Compiling module xil_defaultlib.get_pixel_color_default
Compiling module xil_defaultlib.get_pixel_color_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot get_pixel_color_tb_behav
execute_script: Time (s): cpu = 00:01:39 ; elapsed = 00:00:37 . Memory (MB): peak = 8633.301 ; gain = 0.000 ; free physical = 1524 ; free virtual = 10451
INFO: [USF-XSim-69] 'elaborate' step finished in '37' seconds
launch_simulation: Time (s): cpu = 00:01:39 ; elapsed = 00:00:37 . Memory (MB): peak = 8633.301 ; gain = 0.000 ; free physical = 1524 ; free virtual = 10451
Time resolution is 1 ps
Starting Sim
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/ray_vec_scale/mult_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/ray_vec_scale/mult_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/ray_vec_scale/mult_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/should_render_arrow_mod/scaled_sub_0_sub/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/should_render_arrow_mod/scaled_sub_1_sub/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/should_render_arrow_mod/scaled_sub_comp_lte/mod/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/should_render_arrow_mod/block_pos_normalized_sub/sub_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/should_render_arrow_mod/block_pos_normalized_sub/sub_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/should_render_arrow_mod/block_pos_normalized_sub/sub_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/should_render_arrow_mod/add_a_ray/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/should_render_arrow_mod/add_a_block/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/should_render_arrow_mod/sub_c_ray/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/should_render_arrow_mod/sub_a_block/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/should_render_arrow_mod/add_ud_0/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/should_render_arrow_mod/add_ud_1/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/should_render_arrow_mod/add_lr_0/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/should_render_arrow_mod/add_lr_1/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/should_render_arrow_mod/lt_region_a/mod/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/should_render_arrow_mod/lt_region_c/mod/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/should_render_arrow_mod/lt_ud_0/mod/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/should_render_arrow_mod/lt_ud_1/mod/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/should_render_arrow_mod/lt_lr_0/mod/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/should_render_arrow_mod/lt_lr_1/mod/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/should_render_arrow_mod/x_ray_block_less_than_lt/mod/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/should_render_arrow_mod/y_ray_block_less_than_lt/mod/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/new_origin_add/add_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/new_origin_add/add_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/new_origin_add/add_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/normal_sub/sub_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/normal_sub/sub_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/normal_sub/sub_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/normalize_normal/mod/dot/mult_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/normalize_normal/mod/dot/mult_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/normalize_normal/mod/dot/mult_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/normalize_normal/mod/dot/add_xy/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/normalize_normal/mod/dot/add_z0/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/normalize_normal/mod/dot/add_xyz/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/normalize_normal/mod/mod/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/normalize_normal/mod2/mult_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/normalize_normal/mod2/mult_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/normalize_normal/mod2/mult_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[0].dist_sub/sub_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[0].dist_sub/sub_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[0].dist_sub/sub_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[0].ray_dir_normalize/mod/dot/mult_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[0].ray_dir_normalize/mod/dot/mult_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[0].ray_dir_normalize/mod/dot/mult_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[0].ray_dir_normalize/mod/dot/add_xy/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[0].ray_dir_normalize/mod/dot/add_z0/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[0].ray_dir_normalize/mod/dot/add_xyz/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[0].ray_dir_normalize/mod/mod/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[0].ray_dir_normalize/mod2/mult_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[0].ray_dir_normalize/mod2/mult_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[0].ray_dir_normalize/mod2/mult_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[0].lambert_dot/mult_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[0].lambert_dot/mult_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[0].lambert_dot/mult_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[0].lambert_dot/add_xy/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[0].lambert_dot/add_z0/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[0].lambert_dot/add_xyz/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[0].light_intense_mat_mult_multiply/multiply_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[0].light_intense_mat_mult_multiply/multiply_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[0].light_intense_mat_mult_multiply/multiply_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[0].lambert_scale_multiply/multiply_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[0].lambert_scale_multiply/multiply_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[0].lambert_scale_multiply/multiply_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[1].dist_sub/sub_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[1].dist_sub/sub_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[1].dist_sub/sub_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[1].ray_dir_normalize/mod/dot/mult_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[1].ray_dir_normalize/mod/dot/mult_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[1].ray_dir_normalize/mod/dot/mult_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[1].ray_dir_normalize/mod/dot/add_xy/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[1].ray_dir_normalize/mod/dot/add_z0/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[1].ray_dir_normalize/mod/dot/add_xyz/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[1].ray_dir_normalize/mod/mod/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[1].ray_dir_normalize/mod2/mult_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[1].ray_dir_normalize/mod2/mult_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[1].ray_dir_normalize/mod2/mult_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[1].lambert_dot/mult_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[1].lambert_dot/mult_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[1].lambert_dot/mult_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[1].lambert_dot/add_xy/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[1].lambert_dot/add_z0/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[1].lambert_dot/add_xyz/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[1].light_intense_mat_mult_multiply/multiply_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[1].light_intense_mat_mult_multiply/multiply_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[1].light_intense_mat_mult_multiply/multiply_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[1].lambert_scale_multiply/multiply_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[1].lambert_scale_multiply/multiply_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[1].lambert_scale_multiply/multiply_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[2].dist_sub/sub_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[2].dist_sub/sub_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[2].dist_sub/sub_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[2].ray_dir_normalize/mod/dot/mult_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[2].ray_dir_normalize/mod/dot/mult_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[2].ray_dir_normalize/mod/dot/mult_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[2].ray_dir_normalize/mod/dot/add_xy/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[2].ray_dir_normalize/mod/dot/add_z0/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[2].ray_dir_normalize/mod/dot/add_xyz/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[2].ray_dir_normalize/mod/mod/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[2].ray_dir_normalize/mod2/mult_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[2].ray_dir_normalize/mod2/mult_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[2].ray_dir_normalize/mod2/mult_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[2].lambert_dot/mult_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[2].lambert_dot/mult_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[2].lambert_dot/mult_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[2].lambert_dot/add_xy/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[2].lambert_dot/add_z0/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[2].lambert_dot/add_xyz/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[2].light_intense_mat_mult_multiply/multiply_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[2].light_intense_mat_mult_multiply/multiply_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[2].light_intense_mat_mult_multiply/multiply_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[2].lambert_scale_multiply/multiply_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[2].lambert_scale_multiply/multiply_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[2].lambert_scale_multiply/multiply_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/r_total_0_add/add_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/r_total_0_add/add_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/r_total_0_add/add_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/r_total_add/add_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/r_total_add/add_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/r_total_add/add_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/min_rgb_max/less_than/mod_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/min_rgb_max/less_than/mod_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/min_rgb_max/less_than/mod_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 115 ns  Iteration: 4  Process: /get_pixel_color_tb/mod/normalize_normal/mod/dot/add_xy/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /media/koops/VIVADO/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 115 ns  Iteration: 4  Process: /get_pixel_color_tb/mod/genblk1[0].ray_dir_normalize/mod/dot/add_xy/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /media/koops/VIVADO/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 115 ns  Iteration: 4  Process: /get_pixel_color_tb/mod/genblk1[1].ray_dir_normalize/mod/dot/add_xy/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /media/koops/VIVADO/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 115 ns  Iteration: 4  Process: /get_pixel_color_tb/mod/genblk1[2].ray_dir_normalize/mod/dot/add_xy/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /media/koops/VIVADO/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 335 ns  Iteration: 4  Process: /get_pixel_color_tb/mod/normal_sub/sub_z/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /media/koops/VIVADO/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
ORI-RGB-0 SCALE0 3e53de64 3f36fe4b 3e53e618
ORI-RGB-1 3f6bf5e4 3f36fe4b 3f36fe4b
ORI-RGB-2 3f993e4c 3f400000 3f400000
ORI-RGB-0 SCALE0 3e53de64 3f36fe4b 3e53e618
ORI-RGB-1 3f6bf5e4 3f36fe4b 3f36fe4b
ORI-RGB-2 3f9077b5 3f36fe4b 3f36fe4b
RGB 00111111100110010011111001001100 00111111010000000000000000000000 00111111010000000000000000000000
OUTPUT         250: 00111111100110010011111001001100 00111111100110010011111001001100 00111111100110010011111001001100
RGB 00111111100100000111011110110101 00111111001101101111111001001011 00111111001101101111111001001011
OUTPUT         251: 00111111100100000111011110110101 00111111100100000111011110110101 00111111100100000111011110110101
relaunch_sim: Time (s): cpu = 00:01:48 ; elapsed = 00:00:46 . Memory (MB): peak = 8633.301 ; gain = 0.000 ; free physical = 1265 ; free virtual = 10300
relaunch_sim
Command: launch_simulation -step compile -simset float_test -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'get_pixel_color_tb'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/media/koops/VIVADO/float_ip/float_testing_vivado/float_testing_vivado.sim/float_test/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'float_test'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/media/koops/VIVADO/float_ip/float_testing_vivado/float_testing_vivado.sim/float_test/behav/xsim'
xvlog --incr --relax -L uvm -prj get_pixel_color_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/media/koops/VIVADO/huah_cubed_3drender/src/float_functions.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vec_reciprocal_square_root
INFO: [VRFC 10-311] analyzing module vec_scale
INFO: [VRFC 10-311] analyzing module vec_add
INFO: [VRFC 10-311] analyzing module vec_divide
INFO: [VRFC 10-311] analyzing module vec_multiply
INFO: [VRFC 10-311] analyzing module vec_sub
INFO: [VRFC 10-311] analyzing module vec_dot
INFO: [VRFC 10-311] analyzing module vec_normalize
INFO: [VRFC 10-311] analyzing module float_less_than
INFO: [VRFC 10-311] analyzing module vec_less_than
INFO: [VRFC 10-311] analyzing module float_less_than_equal
INFO: [VRFC 10-311] analyzing module float_equals
INFO: [VRFC 10-311] analyzing module vec_comp
INFO: [VRFC 10-311] analyzing module vec_max
INFO: [VRFC 10-311] analyzing module vec_min
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/media/koops/VIVADO/huah_cubed_3drender/src/get_pixel_color.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module get_pixel_color
INFO: [VRFC 10-311] analyzing module get_pixel_color_should_draw_arrow
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/media/koops/VIVADO/huah_cubed_3drender/sim/get_pixel_color_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module get_pixel_color_tb
xvhdl --incr --relax -prj get_pixel_color_tb_vhdl.prj
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
Command: launch_simulation -step elaborate -simset float_test -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'get_pixel_color_tb'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/media/koops/VIVADO/float_ip/float_testing_vivado/float_testing_vivado.sim/float_test/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'float_test'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/media/koops/VIVADO/float_ip/float_testing_vivado/float_testing_vivado.sim/float_test/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L xbip_utils_v3_0_10 -L axi_utils_v2_0_6 -L xbip_pipe_v3_0_6 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_dsp48_addsub_v3_0_6 -L xbip_dsp48_multadd_v3_0_6 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_18 -L floating_point_v7_1_14 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot get_pixel_color_tb_behav xil_defaultlib.get_pixel_color_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2022.1
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /media/koops/VIVADO/Vivado/2022.1/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L xbip_utils_v3_0_10 -L axi_utils_v2_0_6 -L xbip_pipe_v3_0_6 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_dsp48_addsub_v3_0_6 -L xbip_dsp48_multadd_v3_0_6 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_18 -L floating_point_v7_1_14 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot get_pixel_color_tb_behav xil_defaultlib.get_pixel_color_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'rgb_valid' [/media/koops/VIVADO/huah_cubed_3drender/sim/get_pixel_color_tb.sv:64]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package floating_point_v7_1_14.floating_point_v7_1_14_viv_comp
Compiling package ieee.numeric_std
Compiling package xbip_utils_v3_0_10.xbip_utils_v3_0_10_pkg
Compiling package axi_utils_v2_0_6.axi_utils_v2_0_6_pkg
Compiling package floating_point_v7_1_14.floating_point_v7_1_14_consts
Compiling package ieee.math_real
Compiling package floating_point_v7_1_14.floating_point_v7_1_14_exp_table...
Compiling package mult_gen_v12_0_18.mult_gen_v12_0_18_pkg
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_signed
Compiling package floating_point_v7_1_14.floating_point_v7_1_14_pkg
Compiling package floating_point_v7_1_14.flt_utils
Compiling package unisim.vcomponents
Compiling package mult_gen_v12_0_18.dsp_pkg
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv_comp
Compiling package floating_point_v7_1_14.flt_recipsqrt_sp_sqrt_r_rom
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=26,fast_input=true)...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=2,fast_input=true)\]
Compiling architecture xilinx of entity mult_gen_v12_0_18.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(alumodereg=0,carryinreg...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(a_input="CASCADE",bcasc...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.op_resize [\op_resize(ai_width=24,bi_width=...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.dsp [\dsp(c_xdevicefamily="artix7",c_...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.mult_gen_v12_0_18_viv [\mult_gen_v12_0_18_viv(c_verbosi...]
Compiling architecture rtl of entity floating_point_v7_1_14.fix_mult_xx [\fix_mult_xx(c_xdevicefamily="ar...]
Compiling architecture rtl of entity floating_point_v7_1_14.fix_mult [\fix_mult(c_xdevicefamily="artix...]
Compiling architecture muxcy_v of entity unisim.MUXCY [muxcy_default]
Compiling architecture xorcy_v of entity unisim.XORCY [xorcy_default]
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture fde_v of entity unisim.FDE [fde_default]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=7)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=8,fast_input=true)\]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=32,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=4,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_14.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(fast_input=true)\]
Compiling architecture rtl of entity floating_point_v7_1_14.special_detect [\special_detect(c_xdevicefamily=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [delay_default]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(length=4)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=2,length=4,fast_inp...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(length=4,fast_input=true)...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(length=6,fast_input=true)...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=4,length=4,fast_inp...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=8,length=4)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(length=2,fast_input=true)...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=3,fast_input=true)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=4,length=2,fast_inp...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=14)\]
Compiling architecture rtl of entity floating_point_v7_1_14.flt_mult_exp [\flt_mult_exp(c_xdevicefamily="a...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=8,length=2)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=8)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=11)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=12,length=2,fast_in...]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=12,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=8,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=14,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=25,length=0,fast_in...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=3,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=2,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture rtl of entity floating_point_v7_1_14.flt_round_bit [\flt_round_bit(c_xdevicefamily="...]
Compiling architecture rtl of entity floating_point_v7_1_14.renorm_and_round_logic [\renorm_and_round_logic(c_xdevic...]
Compiling architecture rtl of entity floating_point_v7_1_14.flt_mult_round [\flt_mult_round(c_xdevicefamily=...]
Compiling architecture synth of entity floating_point_v7_1_14.flt_dec_op_lat [\flt_dec_op_lat(c_xdevicefamily=...]
Compiling architecture rtl of entity floating_point_v7_1_14.flt_mult [\flt_mult(c_xdevicefamily="artix...]
Compiling module unisims_ver.x_lut1_mux2
Compiling module unisims_ver.LUT1
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture xilinx of entity floating_point_v7_1_14.floating_point_v7_1_14_viv [\floating_point_v7_1_14_viv(c_xd...]
Compiling architecture xilinx of entity floating_point_v7_1_14.floating_point_v7_1_14 [\floating_point_v7_1_14(c_xdevic...]
Compiling module xil_defaultlib.floating_point_multiply
Compiling module xil_defaultlib.vec_scale
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=7,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_14.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=24,length=2,fast_in...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=16)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(length=2)\]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(mask="11111111000000000...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=48,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=24,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=16,length=0)\]
Compiling architecture rtl of entity floating_point_v7_1_14.dsp48e1_wrapper [\dsp48e1_wrapper(c_part="xc7a100...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(length=3)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=13,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=27,length=0)\]
Compiling architecture synth of entity floating_point_v7_1_14.align_add_dsp48e1_sgl [\align_add_dsp48e1_sgl(c_xdevice...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000001111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000000000...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=27)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=5)\]
Compiling architecture rtl of entity floating_point_v7_1_14.lead_zero_encode_shift [\lead_zero_encode_shift(ab_fw=24...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=4)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=3)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111110010101001011...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00010001010111110000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11101110101000001111...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=2,length=2)\]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=2,adreg=0,areg...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=25,length=0)\]
Compiling architecture rtl of entity floating_point_v7_1_14.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=24,c_wi...]
Compiling architecture rtl of entity floating_point_v7_1_14.norm_and_round_dsp48e1_sgl [\norm_and_round_dsp48e1_sgl(c_mu...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10011001100110011001...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111000000001111...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=9,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=9)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=9,length=5)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=10)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=4,fast_input=true)\]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_14.compare_gt [\compare_gt(c_xdevicefamily="art...]
Compiling architecture synth of entity floating_point_v7_1_14.compare [\compare(c_xdevicefamily="artix7...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=2,length=8,fast_inp...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(length=9,fast_input=true)...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(length=8,fast_input=true)...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(length=3,fast_input=true)...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=2,length=0,fast_inp...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=12)\]
Compiling architecture rtl of entity floating_point_v7_1_14.flt_add_exp_sp [\flt_add_exp_sp(c_xdevicefamily=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=23)\]
Compiling architecture synth of entity floating_point_v7_1_14.flt_dec_op [\flt_dec_op(c_xdevicefamily="art...]
Compiling architecture rtl of entity floating_point_v7_1_14.flt_add_dsp [\flt_add_dsp(c_xdevicefamily="ar...]
Compiling architecture rtl of entity floating_point_v7_1_14.flt_add [\flt_add(c_xdevicefamily="artix7...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture xilinx of entity floating_point_v7_1_14.floating_point_v7_1_14_viv [\floating_point_v7_1_14_viv(c_xd...]
Compiling architecture xilinx of entity floating_point_v7_1_14.floating_point_v7_1_14 [\floating_point_v7_1_14(c_xdevic...]
Compiling module xil_defaultlib.floating_point_sub
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_14.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_14.compare_ne_im [\compare_ne_im(c_xdevicefamily="...]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_14.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=11,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_14.compare_eq [\compare_eq(c_xdevicefamily="art...]
Compiling architecture rtl of entity floating_point_v7_1_14.fp_cmp [\fp_cmp(c_xdevicefamily="artix7"...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture xilinx of entity floating_point_v7_1_14.floating_point_v7_1_14_viv [\floating_point_v7_1_14_viv(c_xd...]
Compiling architecture xilinx of entity floating_point_v7_1_14.floating_point_v7_1_14 [\floating_point_v7_1_14(c_xdevic...]
Compiling module xil_defaultlib.floating_point_lte
Compiling module xil_defaultlib.float_less_than_equal
Compiling module xil_defaultlib.vec_sub
Compiling architecture rtl of entity floating_point_v7_1_14.flt_add [\flt_add(c_xdevicefamily="artix7...]
Compiling architecture xilinx of entity floating_point_v7_1_14.floating_point_v7_1_14_viv [\floating_point_v7_1_14_viv(c_xd...]
Compiling architecture xilinx of entity floating_point_v7_1_14.floating_point_v7_1_14 [\floating_point_v7_1_14(c_xdevic...]
Compiling module xil_defaultlib.floating_point_add
Compiling architecture xilinx of entity floating_point_v7_1_14.floating_point_v7_1_14_viv [\floating_point_v7_1_14_viv(c_xd...]
Compiling architecture xilinx of entity floating_point_v7_1_14.floating_point_v7_1_14 [\floating_point_v7_1_14(c_xdevic...]
Compiling module xil_defaultlib.floating_point_lt
Compiling module xil_defaultlib.float_less_than
Compiling module xil_defaultlib.get_pixel_color_should_draw_arro...
Compiling module xil_defaultlib.vec_add
Compiling module xil_defaultlib.vec_dot
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(length=25)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=8,length=13)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=28)\]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(alumodereg=0,bcascreg=2...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=10,length=0)\]
Compiling architecture rtl of entity floating_point_v7_1_14.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=10,b_wi...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.op_resize [\op_resize(ai_width=10,bi_width=...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.dsp [\dsp(c_xdevicefamily="artix7",c_...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.mult_gen_v12_0_18_viv [\mult_gen_v12_0_18_viv(c_verbosi...]
Compiling architecture synth of entity floating_point_v7_1_14.flt_recip_approx [\flt_recip_approx(c_xdevicefamil...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=7,length=4)\]
Compiling architecture xilinx of entity mult_gen_v12_0_18.op_resize [\op_resize(ai_width=8,bi_width=8...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.dsp [\dsp(c_xdevicefamily="artix7",c_...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.mult_gen_v12_0_18_viv [\mult_gen_v12_0_18_viv(c_verbosi...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=8,length=3)\]
Compiling architecture synth of entity floating_point_v7_1_14.flt_recip_nr [\flt_recip_nr(c_xdevicefamily="a...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=23,length=12)\]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(alumodereg=0,carryinreg...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.op_resize [\op_resize(ai_width=25,bi_width=...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.dsp [\dsp(c_xdevicefamily="artix7",c_...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=34)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=34,length=0)\]
Compiling architecture synth of entity floating_point_v7_1_14.multadd [\multadd(c_xdevicefamily="artix7...]
Compiling architecture synth of entity floating_point_v7_1_14.flt_recip_reduction_calc [\flt_recip_reduction_calc(c_xdev...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.op_resize [\op_resize(ai_width=8,bi_width=8...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.dsp [\dsp(c_xdevicefamily="artix7",c_...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.mult_gen_v12_0_18_viv [\mult_gen_v12_0_18_viv(c_verbosi...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(adreg=0,alumodereg=0,ca...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=18,length=0)\]
Compiling architecture rtl of entity floating_point_v7_1_14.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=25,b_wi...]
Compiling architecture synth of entity floating_point_v7_1_14.multadd [\multadd(c_xdevicefamily="artix7...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=7,length=3)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=8,length=6)\]
Compiling architecture rtl of entity floating_point_v7_1_14.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=25,b_wi...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=26)\]
Compiling architecture synth of entity floating_point_v7_1_14.multadd [\multadd(c_xdevicefamily="artix7...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=22,length=10,fast_i...]
Compiling architecture synth of entity floating_point_v7_1_14.flt_recip_eval [\flt_recip_eval(c_xdevicefamily=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=23,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=46,fast_input=true)...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(alumodereg=0,a_input="C...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.op_resize [\op_resize(ai_width=29,bi_width=...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.dsp [\dsp(c_xdevicefamily="artix7",c_...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=46)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=11,length=4,fast_in...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=57,length=0)\]
Compiling architecture synth of entity floating_point_v7_1_14.multadd [\multadd(c_xdevicefamily="artix7...]
Compiling architecture synth of entity floating_point_v7_1_14.flt_recip_postprocess [\flt_recip_postprocess(c_xdevice...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=9,length=30)\]
Compiling architecture rtl of entity floating_point_v7_1_14.special_detect [\special_detect(c_xdevicefamily=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=2,length=29,fast_in...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(length=29,fast_input=true...]
Compiling architecture synth of entity floating_point_v7_1_14.flt_recip_specialcase [\flt_recip_specialcase(c_xdevice...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=2)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=32)\]
Compiling architecture synth of entity floating_point_v7_1_14.flt_recip_recomb [\flt_recip_recomb(c_xdevicefamil...]
Compiling architecture synth of entity floating_point_v7_1_14.flt_recip [\flt_recip(c_xdevicefamily="arti...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture xilinx of entity floating_point_v7_1_14.floating_point_v7_1_14_viv [\floating_point_v7_1_14_viv(c_xd...]
Compiling architecture xilinx of entity floating_point_v7_1_14.floating_point_v7_1_14 [\floating_point_v7_1_14(c_xdevic...]
Compiling module xil_defaultlib.floating_point_re_sqrt
Compiling module xil_defaultlib.vec_reciprocal_square_root
Compiling module xil_defaultlib.vec_normalize
Compiling module xil_defaultlib.vec_multiply
Compiling module xil_defaultlib.vec_less_than
Compiling module xil_defaultlib.vec_max
Compiling module xil_defaultlib.get_pixel_color_default
Compiling module xil_defaultlib.get_pixel_color_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot get_pixel_color_tb_behav
execute_script: Time (s): cpu = 00:01:42 ; elapsed = 00:00:36 . Memory (MB): peak = 8668.316 ; gain = 0.000 ; free physical = 1421 ; free virtual = 10411
INFO: [USF-XSim-69] 'elaborate' step finished in '36' seconds
launch_simulation: Time (s): cpu = 00:01:42 ; elapsed = 00:00:36 . Memory (MB): peak = 8668.316 ; gain = 0.000 ; free physical = 1421 ; free virtual = 10411
Time resolution is 1 ps
Starting Sim
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/ray_vec_scale/mult_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/ray_vec_scale/mult_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/ray_vec_scale/mult_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/should_render_arrow_mod/scaled_sub_0_sub/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/should_render_arrow_mod/scaled_sub_1_sub/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/should_render_arrow_mod/scaled_sub_comp_lte/mod/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/should_render_arrow_mod/block_pos_normalized_sub/sub_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/should_render_arrow_mod/block_pos_normalized_sub/sub_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/should_render_arrow_mod/block_pos_normalized_sub/sub_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/should_render_arrow_mod/add_a_ray/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/should_render_arrow_mod/add_a_block/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/should_render_arrow_mod/sub_c_ray/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/should_render_arrow_mod/sub_a_block/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/should_render_arrow_mod/add_ud_0/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/should_render_arrow_mod/add_ud_1/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/should_render_arrow_mod/add_lr_0/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/should_render_arrow_mod/add_lr_1/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/should_render_arrow_mod/lt_region_a/mod/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/should_render_arrow_mod/lt_region_c/mod/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/should_render_arrow_mod/lt_ud_0/mod/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/should_render_arrow_mod/lt_ud_1/mod/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/should_render_arrow_mod/lt_lr_0/mod/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/should_render_arrow_mod/lt_lr_1/mod/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/should_render_arrow_mod/x_ray_block_less_than_lt/mod/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/should_render_arrow_mod/y_ray_block_less_than_lt/mod/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/new_origin_add/add_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/new_origin_add/add_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/new_origin_add/add_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/normal_sub/sub_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/normal_sub/sub_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/normal_sub/sub_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/normalize_normal/mod/dot/mult_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/normalize_normal/mod/dot/mult_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/normalize_normal/mod/dot/mult_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/normalize_normal/mod/dot/add_xy/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/normalize_normal/mod/dot/add_z0/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/normalize_normal/mod/dot/add_xyz/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/normalize_normal/mod/mod/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/normalize_normal/mod2/mult_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/normalize_normal/mod2/mult_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/normalize_normal/mod2/mult_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[0].dist_sub/sub_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[0].dist_sub/sub_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[0].dist_sub/sub_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[0].ray_dir_normalize/mod/dot/mult_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[0].ray_dir_normalize/mod/dot/mult_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[0].ray_dir_normalize/mod/dot/mult_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[0].ray_dir_normalize/mod/dot/add_xy/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[0].ray_dir_normalize/mod/dot/add_z0/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[0].ray_dir_normalize/mod/dot/add_xyz/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[0].ray_dir_normalize/mod/mod/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[0].ray_dir_normalize/mod2/mult_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[0].ray_dir_normalize/mod2/mult_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[0].ray_dir_normalize/mod2/mult_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[0].lambert_dot/mult_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[0].lambert_dot/mult_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[0].lambert_dot/mult_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[0].lambert_dot/add_xy/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[0].lambert_dot/add_z0/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[0].lambert_dot/add_xyz/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[0].light_intense_mat_mult_multiply/multiply_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[0].light_intense_mat_mult_multiply/multiply_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[0].light_intense_mat_mult_multiply/multiply_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[0].lambert_scale_multiply/multiply_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[0].lambert_scale_multiply/multiply_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[0].lambert_scale_multiply/multiply_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[1].dist_sub/sub_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[1].dist_sub/sub_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[1].dist_sub/sub_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[1].ray_dir_normalize/mod/dot/mult_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[1].ray_dir_normalize/mod/dot/mult_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[1].ray_dir_normalize/mod/dot/mult_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[1].ray_dir_normalize/mod/dot/add_xy/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[1].ray_dir_normalize/mod/dot/add_z0/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[1].ray_dir_normalize/mod/dot/add_xyz/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[1].ray_dir_normalize/mod/mod/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[1].ray_dir_normalize/mod2/mult_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[1].ray_dir_normalize/mod2/mult_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[1].ray_dir_normalize/mod2/mult_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[1].lambert_dot/mult_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[1].lambert_dot/mult_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[1].lambert_dot/mult_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[1].lambert_dot/add_xy/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[1].lambert_dot/add_z0/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[1].lambert_dot/add_xyz/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[1].light_intense_mat_mult_multiply/multiply_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[1].light_intense_mat_mult_multiply/multiply_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[1].light_intense_mat_mult_multiply/multiply_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[1].lambert_scale_multiply/multiply_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[1].lambert_scale_multiply/multiply_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[1].lambert_scale_multiply/multiply_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[2].dist_sub/sub_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[2].dist_sub/sub_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[2].dist_sub/sub_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[2].ray_dir_normalize/mod/dot/mult_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[2].ray_dir_normalize/mod/dot/mult_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[2].ray_dir_normalize/mod/dot/mult_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[2].ray_dir_normalize/mod/dot/add_xy/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[2].ray_dir_normalize/mod/dot/add_z0/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[2].ray_dir_normalize/mod/dot/add_xyz/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[2].ray_dir_normalize/mod/mod/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[2].ray_dir_normalize/mod2/mult_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[2].ray_dir_normalize/mod2/mult_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[2].ray_dir_normalize/mod2/mult_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[2].lambert_dot/mult_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[2].lambert_dot/mult_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[2].lambert_dot/mult_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[2].lambert_dot/add_xy/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[2].lambert_dot/add_z0/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[2].lambert_dot/add_xyz/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[2].light_intense_mat_mult_multiply/multiply_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[2].light_intense_mat_mult_multiply/multiply_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[2].light_intense_mat_mult_multiply/multiply_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[2].lambert_scale_multiply/multiply_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[2].lambert_scale_multiply/multiply_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[2].lambert_scale_multiply/multiply_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/r_total_0_add/add_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/r_total_0_add/add_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/r_total_0_add/add_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/r_total_add/add_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/r_total_add/add_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/r_total_add/add_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/min_rgb_max/less_than/mod_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/min_rgb_max/less_than/mod_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/min_rgb_max/less_than/mod_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 115 ns  Iteration: 4  Process: /get_pixel_color_tb/mod/normalize_normal/mod/dot/add_xy/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /media/koops/VIVADO/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 115 ns  Iteration: 4  Process: /get_pixel_color_tb/mod/genblk1[0].ray_dir_normalize/mod/dot/add_xy/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /media/koops/VIVADO/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 115 ns  Iteration: 4  Process: /get_pixel_color_tb/mod/genblk1[1].ray_dir_normalize/mod/dot/add_xy/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /media/koops/VIVADO/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 115 ns  Iteration: 4  Process: /get_pixel_color_tb/mod/genblk1[2].ray_dir_normalize/mod/dot/add_xy/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /media/koops/VIVADO/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 335 ns  Iteration: 4  Process: /get_pixel_color_tb/mod/normal_sub/sub_z/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /media/koops/VIVADO/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
LIGHT_INTENSE 00111110011001001111010101001001 00111110111001001111010101001001 00111110011001001111010101001001
LIGHT_INTENSE 00111110010100111101111001100100 00111110110100111101111001100100 00111110010100111101111001100100
ORI-RGB-0 SCALE0 3e53de64 3f36fe4b 3e53e618
ORI-RGB-1 3f6bf5e4 3f36fe4b 3f36fe4b
ORI-RGB-2 3f993e4c 3f400000 3f400000
ORI-RGB-0 SCALE0 3e53de64 3f36fe4b 3e53e618
ORI-RGB-1 3f6bf5e4 3f36fe4b 3f36fe4b
ORI-RGB-2 3f9077b5 3f36fe4b 3f36fe4b
RGB 00111111100110010011111001001100 00111111010000000000000000000000 00111111010000000000000000000000
OUTPUT         250: 00111111100110010011111001001100 00111111100110010011111001001100 00111111100110010011111001001100
RGB 00111111100100000111011110110101 00111111001101101111111001001011 00111111001101101111111001001011
OUTPUT         251: 00111111100100000111011110110101 00111111100100000111011110110101 00111111100100000111011110110101
relaunch_xsim_kernel: Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 8668.316 ; gain = 0.000 ; free physical = 1228 ; free virtual = 10203
relaunch_sim: Time (s): cpu = 00:01:52 ; elapsed = 00:00:45 . Memory (MB): peak = 8668.316 ; gain = 0.000 ; free physical = 1228 ; free virtual = 10203
relaunch_sim
Command: launch_simulation -step compile -simset float_test -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'get_pixel_color_tb'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/media/koops/VIVADO/float_ip/float_testing_vivado/float_testing_vivado.sim/float_test/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'float_test'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/media/koops/VIVADO/float_ip/float_testing_vivado/float_testing_vivado.sim/float_test/behav/xsim'
xvlog --incr --relax -L uvm -prj get_pixel_color_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/media/koops/VIVADO/huah_cubed_3drender/src/float_functions.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vec_reciprocal_square_root
INFO: [VRFC 10-311] analyzing module vec_scale
INFO: [VRFC 10-311] analyzing module vec_add
INFO: [VRFC 10-311] analyzing module vec_divide
INFO: [VRFC 10-311] analyzing module vec_multiply
INFO: [VRFC 10-311] analyzing module vec_sub
INFO: [VRFC 10-311] analyzing module vec_dot
INFO: [VRFC 10-311] analyzing module vec_normalize
INFO: [VRFC 10-311] analyzing module float_less_than
INFO: [VRFC 10-311] analyzing module vec_less_than
INFO: [VRFC 10-311] analyzing module float_less_than_equal
INFO: [VRFC 10-311] analyzing module float_equals
INFO: [VRFC 10-311] analyzing module vec_comp
INFO: [VRFC 10-311] analyzing module vec_max
INFO: [VRFC 10-311] analyzing module vec_min
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/media/koops/VIVADO/huah_cubed_3drender/src/get_pixel_color.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module get_pixel_color
ERROR: [VRFC 10-805] illegal context for unpacked expression [/media/koops/VIVADO/huah_cubed_3drender/src/get_pixel_color.sv:509]
ERROR: [VRFC 10-8530] module 'get_pixel_color' is ignored due to previous errors [/media/koops/VIVADO/huah_cubed_3drender/src/get_pixel_color.sv:11]
INFO: [VRFC 10-311] analyzing module get_pixel_color_should_draw_arrow
ERROR: [VRFC 10-8530] module 'get_pixel_color_should_draw_arrow' is ignored due to previous errors [/media/koops/VIVADO/huah_cubed_3drender/src/get_pixel_color.sv:658]
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-99] Step results log file:'/media/koops/VIVADO/float_ip/float_testing_vivado/float_testing_vivado.sim/float_test/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or '/media/koops/VIVADO/float_ip/float_testing_vivado/float_testing_vivado.sim/float_test/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
INFO: [Common 17-17] undo 'relaunch_sim'
INFO: [Common 17-17] undo 'relaunch_sim'
INFO: [Common 17-17] undo 'relaunch_sim'
ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

relaunch_sim
Command: launch_simulation -step compile -simset float_test -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'get_pixel_color_tb'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/media/koops/VIVADO/float_ip/float_testing_vivado/float_testing_vivado.sim/float_test/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'float_test'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/media/koops/VIVADO/float_ip/float_testing_vivado/float_testing_vivado.sim/float_test/behav/xsim'
xvlog --incr --relax -L uvm -prj get_pixel_color_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/media/koops/VIVADO/huah_cubed_3drender/src/float_functions.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vec_reciprocal_square_root
INFO: [VRFC 10-311] analyzing module vec_scale
INFO: [VRFC 10-311] analyzing module vec_add
INFO: [VRFC 10-311] analyzing module vec_divide
INFO: [VRFC 10-311] analyzing module vec_multiply
INFO: [VRFC 10-311] analyzing module vec_sub
INFO: [VRFC 10-311] analyzing module vec_dot
INFO: [VRFC 10-311] analyzing module vec_normalize
INFO: [VRFC 10-311] analyzing module float_less_than
INFO: [VRFC 10-311] analyzing module vec_less_than
INFO: [VRFC 10-311] analyzing module float_less_than_equal
INFO: [VRFC 10-311] analyzing module float_equals
INFO: [VRFC 10-311] analyzing module vec_comp
INFO: [VRFC 10-311] analyzing module vec_max
INFO: [VRFC 10-311] analyzing module vec_min
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/media/koops/VIVADO/huah_cubed_3drender/src/get_pixel_color.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module get_pixel_color
INFO: [VRFC 10-311] analyzing module get_pixel_color_should_draw_arrow
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/media/koops/VIVADO/huah_cubed_3drender/sim/get_pixel_color_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module get_pixel_color_tb
xvhdl --incr --relax -prj get_pixel_color_tb_vhdl.prj
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset float_test -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'get_pixel_color_tb'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/media/koops/VIVADO/float_ip/float_testing_vivado/float_testing_vivado.sim/float_test/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'float_test'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/media/koops/VIVADO/float_ip/float_testing_vivado/float_testing_vivado.sim/float_test/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L xbip_utils_v3_0_10 -L axi_utils_v2_0_6 -L xbip_pipe_v3_0_6 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_dsp48_addsub_v3_0_6 -L xbip_dsp48_multadd_v3_0_6 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_18 -L floating_point_v7_1_14 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot get_pixel_color_tb_behav xil_defaultlib.get_pixel_color_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2022.1
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /media/koops/VIVADO/Vivado/2022.1/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L xbip_utils_v3_0_10 -L axi_utils_v2_0_6 -L xbip_pipe_v3_0_6 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_dsp48_addsub_v3_0_6 -L xbip_dsp48_multadd_v3_0_6 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_18 -L floating_point_v7_1_14 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot get_pixel_color_tb_behav xil_defaultlib.get_pixel_color_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'rgb_valid' [/media/koops/VIVADO/huah_cubed_3drender/sim/get_pixel_color_tb.sv:64]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package floating_point_v7_1_14.floating_point_v7_1_14_viv_comp
Compiling package ieee.numeric_std
Compiling package xbip_utils_v3_0_10.xbip_utils_v3_0_10_pkg
Compiling package axi_utils_v2_0_6.axi_utils_v2_0_6_pkg
Compiling package floating_point_v7_1_14.floating_point_v7_1_14_consts
Compiling package ieee.math_real
Compiling package floating_point_v7_1_14.floating_point_v7_1_14_exp_table...
Compiling package mult_gen_v12_0_18.mult_gen_v12_0_18_pkg
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_signed
Compiling package floating_point_v7_1_14.floating_point_v7_1_14_pkg
Compiling package floating_point_v7_1_14.flt_utils
Compiling package unisim.vcomponents
Compiling package mult_gen_v12_0_18.dsp_pkg
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv_comp
Compiling package floating_point_v7_1_14.flt_recipsqrt_sp_sqrt_r_rom
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=26,fast_input=true)...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=2,fast_input=true)\]
Compiling architecture xilinx of entity mult_gen_v12_0_18.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(alumodereg=0,carryinreg...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(a_input="CASCADE",bcasc...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.op_resize [\op_resize(ai_width=24,bi_width=...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.dsp [\dsp(c_xdevicefamily="artix7",c_...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.mult_gen_v12_0_18_viv [\mult_gen_v12_0_18_viv(c_verbosi...]
Compiling architecture rtl of entity floating_point_v7_1_14.fix_mult_xx [\fix_mult_xx(c_xdevicefamily="ar...]
Compiling architecture rtl of entity floating_point_v7_1_14.fix_mult [\fix_mult(c_xdevicefamily="artix...]
Compiling architecture muxcy_v of entity unisim.MUXCY [muxcy_default]
Compiling architecture xorcy_v of entity unisim.XORCY [xorcy_default]
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture fde_v of entity unisim.FDE [fde_default]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=7)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=8,fast_input=true)\]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=32,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=4,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_14.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(fast_input=true)\]
Compiling architecture rtl of entity floating_point_v7_1_14.special_detect [\special_detect(c_xdevicefamily=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [delay_default]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(length=4)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=2,length=4,fast_inp...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(length=4,fast_input=true)...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(length=6,fast_input=true)...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=4,length=4,fast_inp...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=8,length=4)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(length=2,fast_input=true)...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=3,fast_input=true)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=4,length=2,fast_inp...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=14)\]
Compiling architecture rtl of entity floating_point_v7_1_14.flt_mult_exp [\flt_mult_exp(c_xdevicefamily="a...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=8,length=2)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=8)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=11)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=12,length=2,fast_in...]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=12,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=8,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=14,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=25,length=0,fast_in...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=3,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=2,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture rtl of entity floating_point_v7_1_14.flt_round_bit [\flt_round_bit(c_xdevicefamily="...]
Compiling architecture rtl of entity floating_point_v7_1_14.renorm_and_round_logic [\renorm_and_round_logic(c_xdevic...]
Compiling architecture rtl of entity floating_point_v7_1_14.flt_mult_round [\flt_mult_round(c_xdevicefamily=...]
Compiling architecture synth of entity floating_point_v7_1_14.flt_dec_op_lat [\flt_dec_op_lat(c_xdevicefamily=...]
Compiling architecture rtl of entity floating_point_v7_1_14.flt_mult [\flt_mult(c_xdevicefamily="artix...]
Compiling module unisims_ver.x_lut1_mux2
Compiling module unisims_ver.LUT1
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture xilinx of entity floating_point_v7_1_14.floating_point_v7_1_14_viv [\floating_point_v7_1_14_viv(c_xd...]
Compiling architecture xilinx of entity floating_point_v7_1_14.floating_point_v7_1_14 [\floating_point_v7_1_14(c_xdevic...]
Compiling module xil_defaultlib.floating_point_multiply
Compiling module xil_defaultlib.vec_scale
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=7,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_14.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=24,length=2,fast_in...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=16)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(length=2)\]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(mask="11111111000000000...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=48,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=24,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=16,length=0)\]
Compiling architecture rtl of entity floating_point_v7_1_14.dsp48e1_wrapper [\dsp48e1_wrapper(c_part="xc7a100...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(length=3)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=13,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=27,length=0)\]
Compiling architecture synth of entity floating_point_v7_1_14.align_add_dsp48e1_sgl [\align_add_dsp48e1_sgl(c_xdevice...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000001111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000000000...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=27)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=5)\]
Compiling architecture rtl of entity floating_point_v7_1_14.lead_zero_encode_shift [\lead_zero_encode_shift(ab_fw=24...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=4)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=3)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111110010101001011...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00010001010111110000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11101110101000001111...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=2,length=2)\]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=2,adreg=0,areg...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=25,length=0)\]
Compiling architecture rtl of entity floating_point_v7_1_14.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=24,c_wi...]
Compiling architecture rtl of entity floating_point_v7_1_14.norm_and_round_dsp48e1_sgl [\norm_and_round_dsp48e1_sgl(c_mu...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10011001100110011001...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111000000001111...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=9,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=9)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=9,length=5)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=10)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=4,fast_input=true)\]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_14.compare_gt [\compare_gt(c_xdevicefamily="art...]
Compiling architecture synth of entity floating_point_v7_1_14.compare [\compare(c_xdevicefamily="artix7...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=2,length=8,fast_inp...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(length=9,fast_input=true)...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(length=8,fast_input=true)...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(length=3,fast_input=true)...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=2,length=0,fast_inp...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=12)\]
Compiling architecture rtl of entity floating_point_v7_1_14.flt_add_exp_sp [\flt_add_exp_sp(c_xdevicefamily=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=23)\]
Compiling architecture synth of entity floating_point_v7_1_14.flt_dec_op [\flt_dec_op(c_xdevicefamily="art...]
Compiling architecture rtl of entity floating_point_v7_1_14.flt_add_dsp [\flt_add_dsp(c_xdevicefamily="ar...]
Compiling architecture rtl of entity floating_point_v7_1_14.flt_add [\flt_add(c_xdevicefamily="artix7...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture xilinx of entity floating_point_v7_1_14.floating_point_v7_1_14_viv [\floating_point_v7_1_14_viv(c_xd...]
Compiling architecture xilinx of entity floating_point_v7_1_14.floating_point_v7_1_14 [\floating_point_v7_1_14(c_xdevic...]
Compiling module xil_defaultlib.floating_point_sub
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_14.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_14.compare_ne_im [\compare_ne_im(c_xdevicefamily="...]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_14.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=11,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_14.compare_eq [\compare_eq(c_xdevicefamily="art...]
Compiling architecture rtl of entity floating_point_v7_1_14.fp_cmp [\fp_cmp(c_xdevicefamily="artix7"...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture xilinx of entity floating_point_v7_1_14.floating_point_v7_1_14_viv [\floating_point_v7_1_14_viv(c_xd...]
Compiling architecture xilinx of entity floating_point_v7_1_14.floating_point_v7_1_14 [\floating_point_v7_1_14(c_xdevic...]
Compiling module xil_defaultlib.floating_point_lte
Compiling module xil_defaultlib.float_less_than_equal
Compiling module xil_defaultlib.vec_sub
Compiling architecture rtl of entity floating_point_v7_1_14.flt_add [\flt_add(c_xdevicefamily="artix7...]
Compiling architecture xilinx of entity floating_point_v7_1_14.floating_point_v7_1_14_viv [\floating_point_v7_1_14_viv(c_xd...]
Compiling architecture xilinx of entity floating_point_v7_1_14.floating_point_v7_1_14 [\floating_point_v7_1_14(c_xdevic...]
Compiling module xil_defaultlib.floating_point_add
Compiling architecture xilinx of entity floating_point_v7_1_14.floating_point_v7_1_14_viv [\floating_point_v7_1_14_viv(c_xd...]
Compiling architecture xilinx of entity floating_point_v7_1_14.floating_point_v7_1_14 [\floating_point_v7_1_14(c_xdevic...]
Compiling module xil_defaultlib.floating_point_lt
Compiling module xil_defaultlib.float_less_than
Compiling module xil_defaultlib.get_pixel_color_should_draw_arro...
Compiling module xil_defaultlib.vec_add
Compiling module xil_defaultlib.vec_dot
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(length=25)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=8,length=13)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=28)\]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(alumodereg=0,bcascreg=2...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=10,length=0)\]
Compiling architecture rtl of entity floating_point_v7_1_14.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=10,b_wi...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.op_resize [\op_resize(ai_width=10,bi_width=...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.dsp [\dsp(c_xdevicefamily="artix7",c_...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.mult_gen_v12_0_18_viv [\mult_gen_v12_0_18_viv(c_verbosi...]
Compiling architecture synth of entity floating_point_v7_1_14.flt_recip_approx [\flt_recip_approx(c_xdevicefamil...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=7,length=4)\]
Compiling architecture xilinx of entity mult_gen_v12_0_18.op_resize [\op_resize(ai_width=8,bi_width=8...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.dsp [\dsp(c_xdevicefamily="artix7",c_...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.mult_gen_v12_0_18_viv [\mult_gen_v12_0_18_viv(c_verbosi...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=8,length=3)\]
Compiling architecture synth of entity floating_point_v7_1_14.flt_recip_nr [\flt_recip_nr(c_xdevicefamily="a...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=23,length=12)\]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(alumodereg=0,carryinreg...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.op_resize [\op_resize(ai_width=25,bi_width=...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.dsp [\dsp(c_xdevicefamily="artix7",c_...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=34)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=34,length=0)\]
Compiling architecture synth of entity floating_point_v7_1_14.multadd [\multadd(c_xdevicefamily="artix7...]
Compiling architecture synth of entity floating_point_v7_1_14.flt_recip_reduction_calc [\flt_recip_reduction_calc(c_xdev...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.op_resize [\op_resize(ai_width=8,bi_width=8...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.dsp [\dsp(c_xdevicefamily="artix7",c_...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.mult_gen_v12_0_18_viv [\mult_gen_v12_0_18_viv(c_verbosi...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(adreg=0,alumodereg=0,ca...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=18,length=0)\]
Compiling architecture rtl of entity floating_point_v7_1_14.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=25,b_wi...]
Compiling architecture synth of entity floating_point_v7_1_14.multadd [\multadd(c_xdevicefamily="artix7...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=7,length=3)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=8,length=6)\]
Compiling architecture rtl of entity floating_point_v7_1_14.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=25,b_wi...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=26)\]
Compiling architecture synth of entity floating_point_v7_1_14.multadd [\multadd(c_xdevicefamily="artix7...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=22,length=10,fast_i...]
Compiling architecture synth of entity floating_point_v7_1_14.flt_recip_eval [\flt_recip_eval(c_xdevicefamily=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=23,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=46,fast_input=true)...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(alumodereg=0,a_input="C...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.op_resize [\op_resize(ai_width=29,bi_width=...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.dsp [\dsp(c_xdevicefamily="artix7",c_...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=46)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=11,length=4,fast_in...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=57,length=0)\]
Compiling architecture synth of entity floating_point_v7_1_14.multadd [\multadd(c_xdevicefamily="artix7...]
Compiling architecture synth of entity floating_point_v7_1_14.flt_recip_postprocess [\flt_recip_postprocess(c_xdevice...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=9,length=30)\]
Compiling architecture rtl of entity floating_point_v7_1_14.special_detect [\special_detect(c_xdevicefamily=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=2,length=29,fast_in...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(length=29,fast_input=true...]
Compiling architecture synth of entity floating_point_v7_1_14.flt_recip_specialcase [\flt_recip_specialcase(c_xdevice...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=2)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=32)\]
Compiling architecture synth of entity floating_point_v7_1_14.flt_recip_recomb [\flt_recip_recomb(c_xdevicefamil...]
Compiling architecture synth of entity floating_point_v7_1_14.flt_recip [\flt_recip(c_xdevicefamily="arti...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture xilinx of entity floating_point_v7_1_14.floating_point_v7_1_14_viv [\floating_point_v7_1_14_viv(c_xd...]
Compiling architecture xilinx of entity floating_point_v7_1_14.floating_point_v7_1_14 [\floating_point_v7_1_14(c_xdevic...]
Compiling module xil_defaultlib.floating_point_re_sqrt
Compiling module xil_defaultlib.vec_reciprocal_square_root
Compiling module xil_defaultlib.vec_normalize
Compiling module xil_defaultlib.vec_multiply
Compiling module xil_defaultlib.vec_less_than
Compiling module xil_defaultlib.vec_max
Compiling module xil_defaultlib.get_pixel_color_default
Compiling module xil_defaultlib.get_pixel_color_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot get_pixel_color_tb_behav
execute_script: Time (s): cpu = 00:01:50 ; elapsed = 00:00:41 . Memory (MB): peak = 8697.332 ; gain = 0.000 ; free physical = 6939 ; free virtual = 10060
INFO: [USF-XSim-69] 'elaborate' step finished in '41' seconds
launch_simulation: Time (s): cpu = 00:01:51 ; elapsed = 00:00:42 . Memory (MB): peak = 8697.332 ; gain = 0.000 ; free physical = 6939 ; free virtual = 10060
Time resolution is 1 ps
Starting Sim
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/ray_vec_scale/mult_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/ray_vec_scale/mult_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/ray_vec_scale/mult_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/should_render_arrow_mod/scaled_sub_0_sub/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/should_render_arrow_mod/scaled_sub_1_sub/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/should_render_arrow_mod/scaled_sub_comp_lte/mod/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/should_render_arrow_mod/block_pos_normalized_sub/sub_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/should_render_arrow_mod/block_pos_normalized_sub/sub_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/should_render_arrow_mod/block_pos_normalized_sub/sub_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/should_render_arrow_mod/add_a_ray/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/should_render_arrow_mod/add_a_block/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/should_render_arrow_mod/sub_c_ray/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/should_render_arrow_mod/sub_a_block/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/should_render_arrow_mod/add_ud_0/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/should_render_arrow_mod/add_ud_1/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/should_render_arrow_mod/add_lr_0/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/should_render_arrow_mod/add_lr_1/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/should_render_arrow_mod/lt_region_a/mod/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/should_render_arrow_mod/lt_region_c/mod/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/should_render_arrow_mod/lt_ud_0/mod/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/should_render_arrow_mod/lt_ud_1/mod/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/should_render_arrow_mod/lt_lr_0/mod/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/should_render_arrow_mod/lt_lr_1/mod/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/should_render_arrow_mod/x_ray_block_less_than_lt/mod/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/should_render_arrow_mod/y_ray_block_less_than_lt/mod/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/new_origin_add/add_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/new_origin_add/add_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/new_origin_add/add_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/normal_sub/sub_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/normal_sub/sub_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/normal_sub/sub_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/normalize_normal/mod/dot/mult_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/normalize_normal/mod/dot/mult_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/normalize_normal/mod/dot/mult_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/normalize_normal/mod/dot/add_xy/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/normalize_normal/mod/dot/add_z0/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/normalize_normal/mod/dot/add_xyz/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/normalize_normal/mod/mod/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/normalize_normal/mod2/mult_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/normalize_normal/mod2/mult_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/normalize_normal/mod2/mult_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[0].dist_sub/sub_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[0].dist_sub/sub_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[0].dist_sub/sub_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[0].ray_dir_normalize/mod/dot/mult_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[0].ray_dir_normalize/mod/dot/mult_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[0].ray_dir_normalize/mod/dot/mult_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[0].ray_dir_normalize/mod/dot/add_xy/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[0].ray_dir_normalize/mod/dot/add_z0/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[0].ray_dir_normalize/mod/dot/add_xyz/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[0].ray_dir_normalize/mod/mod/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[0].ray_dir_normalize/mod2/mult_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[0].ray_dir_normalize/mod2/mult_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[0].ray_dir_normalize/mod2/mult_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[0].lambert_dot/mult_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[0].lambert_dot/mult_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[0].lambert_dot/mult_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[0].lambert_dot/add_xy/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[0].lambert_dot/add_z0/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[0].lambert_dot/add_xyz/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[0].light_intense_mat_mult_multiply/multiply_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[0].light_intense_mat_mult_multiply/multiply_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[0].light_intense_mat_mult_multiply/multiply_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[0].lambert_scale_multiply/multiply_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[0].lambert_scale_multiply/multiply_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[0].lambert_scale_multiply/multiply_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[1].dist_sub/sub_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[1].dist_sub/sub_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[1].dist_sub/sub_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[1].ray_dir_normalize/mod/dot/mult_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[1].ray_dir_normalize/mod/dot/mult_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[1].ray_dir_normalize/mod/dot/mult_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[1].ray_dir_normalize/mod/dot/add_xy/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[1].ray_dir_normalize/mod/dot/add_z0/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[1].ray_dir_normalize/mod/dot/add_xyz/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[1].ray_dir_normalize/mod/mod/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[1].ray_dir_normalize/mod2/mult_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[1].ray_dir_normalize/mod2/mult_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[1].ray_dir_normalize/mod2/mult_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[1].lambert_dot/mult_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[1].lambert_dot/mult_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[1].lambert_dot/mult_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[1].lambert_dot/add_xy/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[1].lambert_dot/add_z0/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[1].lambert_dot/add_xyz/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[1].light_intense_mat_mult_multiply/multiply_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[1].light_intense_mat_mult_multiply/multiply_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[1].light_intense_mat_mult_multiply/multiply_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[1].lambert_scale_multiply/multiply_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[1].lambert_scale_multiply/multiply_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[1].lambert_scale_multiply/multiply_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[2].dist_sub/sub_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[2].dist_sub/sub_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[2].dist_sub/sub_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[2].ray_dir_normalize/mod/dot/mult_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[2].ray_dir_normalize/mod/dot/mult_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[2].ray_dir_normalize/mod/dot/mult_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[2].ray_dir_normalize/mod/dot/add_xy/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[2].ray_dir_normalize/mod/dot/add_z0/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[2].ray_dir_normalize/mod/dot/add_xyz/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[2].ray_dir_normalize/mod/mod/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[2].ray_dir_normalize/mod2/mult_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[2].ray_dir_normalize/mod2/mult_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[2].ray_dir_normalize/mod2/mult_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[2].lambert_dot/mult_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[2].lambert_dot/mult_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[2].lambert_dot/mult_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[2].lambert_dot/add_xy/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[2].lambert_dot/add_z0/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[2].lambert_dot/add_xyz/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[2].light_intense_mat_mult_multiply/multiply_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[2].light_intense_mat_mult_multiply/multiply_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[2].light_intense_mat_mult_multiply/multiply_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[2].lambert_scale_multiply/multiply_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[2].lambert_scale_multiply/multiply_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[2].lambert_scale_multiply/multiply_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/r_total_0_add/add_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/r_total_0_add/add_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/r_total_0_add/add_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/r_total_add/add_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/r_total_add/add_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/r_total_add/add_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/min_rgb_max/less_than/mod_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/min_rgb_max/less_than/mod_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/min_rgb_max/less_than/mod_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 115 ns  Iteration: 4  Process: /get_pixel_color_tb/mod/normalize_normal/mod/dot/add_xy/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /media/koops/VIVADO/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 115 ns  Iteration: 4  Process: /get_pixel_color_tb/mod/genblk1[0].ray_dir_normalize/mod/dot/add_xy/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /media/koops/VIVADO/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 115 ns  Iteration: 4  Process: /get_pixel_color_tb/mod/genblk1[1].ray_dir_normalize/mod/dot/add_xy/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /media/koops/VIVADO/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 115 ns  Iteration: 4  Process: /get_pixel_color_tb/mod/genblk1[2].ray_dir_normalize/mod/dot/add_xy/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /media/koops/VIVADO/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 335 ns  Iteration: 4  Process: /get_pixel_color_tb/mod/normal_sub/sub_z/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /media/koops/VIVADO/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
LIGHT_INTENSE 00111110011001001111010101001001 00111110111001001111010101001001 00111110011001001111010101001001
LIGHT_INTENSE 00111110010100111101111001100100 00111110110100111101111001100100 00111110010100111101111001100100
ORI-RGB-0 SCALE0 3e64f549 3f400000 3e64fd14
ORI-RGB-0 SCALE0 3e53de64 3f36fe4b 3e53e618
ORI-RGB-1 3f793d52 3f400000 3f400000
ORI-RGB-1 3f6bf5e4 3f36fe4b 3f36fe4b
ORI-RGB-2 3f993e4c 3f400000 3f400000
ORI-RGB-2 3f9077b5 3f36fe4b 3f36fe4b
RGB 00111111100110010011111001001100 00111111010000000000000000000000 00111111010000000000000000000000
OUTPUT         250: 00111111100110010011111001001100 00111111100110010011111001001100 00111111100110010011111001001100
RGB 00111111100100000111011110110101 00111111001101101111111001001011 00111111001101101111111001001011
OUTPUT         251: 00111111100100000111011110110101 00111111100100000111011110110101 00111111100100000111011110110101
relaunch_sim: Time (s): cpu = 00:01:58 ; elapsed = 00:00:50 . Memory (MB): peak = 8697.332 ; gain = 0.000 ; free physical = 6826 ; free virtual = 9957
relaunch_sim
Command: launch_simulation -step compile -simset float_test -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'get_pixel_color_tb'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/media/koops/VIVADO/float_ip/float_testing_vivado/float_testing_vivado.sim/float_test/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'float_test'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/media/koops/VIVADO/float_ip/float_testing_vivado/float_testing_vivado.sim/float_test/behav/xsim'
xvlog --incr --relax -L uvm -prj get_pixel_color_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/media/koops/VIVADO/huah_cubed_3drender/src/float_functions.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vec_reciprocal_square_root
INFO: [VRFC 10-311] analyzing module vec_scale
INFO: [VRFC 10-311] analyzing module vec_add
INFO: [VRFC 10-311] analyzing module vec_divide
INFO: [VRFC 10-311] analyzing module vec_multiply
INFO: [VRFC 10-311] analyzing module vec_sub
INFO: [VRFC 10-311] analyzing module vec_dot
INFO: [VRFC 10-311] analyzing module vec_normalize
INFO: [VRFC 10-311] analyzing module float_less_than
INFO: [VRFC 10-311] analyzing module vec_less_than
INFO: [VRFC 10-311] analyzing module float_less_than_equal
INFO: [VRFC 10-311] analyzing module float_equals
INFO: [VRFC 10-311] analyzing module vec_comp
INFO: [VRFC 10-311] analyzing module vec_max
INFO: [VRFC 10-311] analyzing module vec_min
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/media/koops/VIVADO/huah_cubed_3drender/src/get_pixel_color.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module get_pixel_color
INFO: [VRFC 10-311] analyzing module get_pixel_color_should_draw_arrow
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/media/koops/VIVADO/huah_cubed_3drender/sim/get_pixel_color_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module get_pixel_color_tb
xvhdl --incr --relax -prj get_pixel_color_tb_vhdl.prj
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset float_test -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'get_pixel_color_tb'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/media/koops/VIVADO/float_ip/float_testing_vivado/float_testing_vivado.sim/float_test/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'float_test'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/media/koops/VIVADO/float_ip/float_testing_vivado/float_testing_vivado.sim/float_test/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L xbip_utils_v3_0_10 -L axi_utils_v2_0_6 -L xbip_pipe_v3_0_6 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_dsp48_addsub_v3_0_6 -L xbip_dsp48_multadd_v3_0_6 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_18 -L floating_point_v7_1_14 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot get_pixel_color_tb_behav xil_defaultlib.get_pixel_color_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2022.1
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /media/koops/VIVADO/Vivado/2022.1/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L xbip_utils_v3_0_10 -L axi_utils_v2_0_6 -L xbip_pipe_v3_0_6 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_dsp48_addsub_v3_0_6 -L xbip_dsp48_multadd_v3_0_6 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_18 -L floating_point_v7_1_14 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot get_pixel_color_tb_behav xil_defaultlib.get_pixel_color_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'rgb_valid' [/media/koops/VIVADO/huah_cubed_3drender/sim/get_pixel_color_tb.sv:64]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package floating_point_v7_1_14.floating_point_v7_1_14_viv_comp
Compiling package ieee.numeric_std
Compiling package xbip_utils_v3_0_10.xbip_utils_v3_0_10_pkg
Compiling package axi_utils_v2_0_6.axi_utils_v2_0_6_pkg
Compiling package floating_point_v7_1_14.floating_point_v7_1_14_consts
Compiling package ieee.math_real
Compiling package floating_point_v7_1_14.floating_point_v7_1_14_exp_table...
Compiling package mult_gen_v12_0_18.mult_gen_v12_0_18_pkg
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_signed
Compiling package floating_point_v7_1_14.floating_point_v7_1_14_pkg
Compiling package floating_point_v7_1_14.flt_utils
Compiling package unisim.vcomponents
Compiling package mult_gen_v12_0_18.dsp_pkg
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv_comp
Compiling package floating_point_v7_1_14.flt_recipsqrt_sp_sqrt_r_rom
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=26,fast_input=true)...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=2,fast_input=true)\]
Compiling architecture xilinx of entity mult_gen_v12_0_18.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(alumodereg=0,carryinreg...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(a_input="CASCADE",bcasc...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.op_resize [\op_resize(ai_width=24,bi_width=...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.dsp [\dsp(c_xdevicefamily="artix7",c_...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.mult_gen_v12_0_18_viv [\mult_gen_v12_0_18_viv(c_verbosi...]
Compiling architecture rtl of entity floating_point_v7_1_14.fix_mult_xx [\fix_mult_xx(c_xdevicefamily="ar...]
Compiling architecture rtl of entity floating_point_v7_1_14.fix_mult [\fix_mult(c_xdevicefamily="artix...]
Compiling architecture muxcy_v of entity unisim.MUXCY [muxcy_default]
Compiling architecture xorcy_v of entity unisim.XORCY [xorcy_default]
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture fde_v of entity unisim.FDE [fde_default]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=7)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=8,fast_input=true)\]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=32,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=4,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_14.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(fast_input=true)\]
Compiling architecture rtl of entity floating_point_v7_1_14.special_detect [\special_detect(c_xdevicefamily=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [delay_default]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(length=4)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=2,length=4,fast_inp...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(length=4,fast_input=true)...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(length=6,fast_input=true)...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=4,length=4,fast_inp...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=8,length=4)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(length=2,fast_input=true)...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=3,fast_input=true)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=4,length=2,fast_inp...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=14)\]
Compiling architecture rtl of entity floating_point_v7_1_14.flt_mult_exp [\flt_mult_exp(c_xdevicefamily="a...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=8,length=2)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=8)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=11)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=12,length=2,fast_in...]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=12,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=8,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=14,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=25,length=0,fast_in...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=3,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=2,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture rtl of entity floating_point_v7_1_14.flt_round_bit [\flt_round_bit(c_xdevicefamily="...]
Compiling architecture rtl of entity floating_point_v7_1_14.renorm_and_round_logic [\renorm_and_round_logic(c_xdevic...]
Compiling architecture rtl of entity floating_point_v7_1_14.flt_mult_round [\flt_mult_round(c_xdevicefamily=...]
Compiling architecture synth of entity floating_point_v7_1_14.flt_dec_op_lat [\flt_dec_op_lat(c_xdevicefamily=...]
Compiling architecture rtl of entity floating_point_v7_1_14.flt_mult [\flt_mult(c_xdevicefamily="artix...]
Compiling module unisims_ver.x_lut1_mux2
Compiling module unisims_ver.LUT1
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture xilinx of entity floating_point_v7_1_14.floating_point_v7_1_14_viv [\floating_point_v7_1_14_viv(c_xd...]
Compiling architecture xilinx of entity floating_point_v7_1_14.floating_point_v7_1_14 [\floating_point_v7_1_14(c_xdevic...]
Compiling module xil_defaultlib.floating_point_multiply
Compiling module xil_defaultlib.vec_scale
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=7,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_14.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=24,length=2,fast_in...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=16)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(length=2)\]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(mask="11111111000000000...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=48,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=24,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=16,length=0)\]
Compiling architecture rtl of entity floating_point_v7_1_14.dsp48e1_wrapper [\dsp48e1_wrapper(c_part="xc7a100...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(length=3)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=13,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=27,length=0)\]
Compiling architecture synth of entity floating_point_v7_1_14.align_add_dsp48e1_sgl [\align_add_dsp48e1_sgl(c_xdevice...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000001111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000000000...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=27)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=5)\]
Compiling architecture rtl of entity floating_point_v7_1_14.lead_zero_encode_shift [\lead_zero_encode_shift(ab_fw=24...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=4)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=3)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111110010101001011...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00010001010111110000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11101110101000001111...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=2,length=2)\]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=2,adreg=0,areg...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=25,length=0)\]
Compiling architecture rtl of entity floating_point_v7_1_14.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=24,c_wi...]
Compiling architecture rtl of entity floating_point_v7_1_14.norm_and_round_dsp48e1_sgl [\norm_and_round_dsp48e1_sgl(c_mu...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10011001100110011001...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111000000001111...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=9,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=9)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=9,length=5)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=10)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=4,fast_input=true)\]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_14.compare_gt [\compare_gt(c_xdevicefamily="art...]
Compiling architecture synth of entity floating_point_v7_1_14.compare [\compare(c_xdevicefamily="artix7...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=2,length=8,fast_inp...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(length=9,fast_input=true)...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(length=8,fast_input=true)...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(length=3,fast_input=true)...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=2,length=0,fast_inp...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=12)\]
Compiling architecture rtl of entity floating_point_v7_1_14.flt_add_exp_sp [\flt_add_exp_sp(c_xdevicefamily=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=23)\]
Compiling architecture synth of entity floating_point_v7_1_14.flt_dec_op [\flt_dec_op(c_xdevicefamily="art...]
Compiling architecture rtl of entity floating_point_v7_1_14.flt_add_dsp [\flt_add_dsp(c_xdevicefamily="ar...]
Compiling architecture rtl of entity floating_point_v7_1_14.flt_add [\flt_add(c_xdevicefamily="artix7...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture xilinx of entity floating_point_v7_1_14.floating_point_v7_1_14_viv [\floating_point_v7_1_14_viv(c_xd...]
Compiling architecture xilinx of entity floating_point_v7_1_14.floating_point_v7_1_14 [\floating_point_v7_1_14(c_xdevic...]
Compiling module xil_defaultlib.floating_point_sub
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_14.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_14.compare_ne_im [\compare_ne_im(c_xdevicefamily="...]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_14.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=11,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_14.compare_eq [\compare_eq(c_xdevicefamily="art...]
Compiling architecture rtl of entity floating_point_v7_1_14.fp_cmp [\fp_cmp(c_xdevicefamily="artix7"...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture xilinx of entity floating_point_v7_1_14.floating_point_v7_1_14_viv [\floating_point_v7_1_14_viv(c_xd...]
Compiling architecture xilinx of entity floating_point_v7_1_14.floating_point_v7_1_14 [\floating_point_v7_1_14(c_xdevic...]
Compiling module xil_defaultlib.floating_point_lte
Compiling module xil_defaultlib.float_less_than_equal
Compiling module xil_defaultlib.vec_sub
Compiling architecture rtl of entity floating_point_v7_1_14.flt_add [\flt_add(c_xdevicefamily="artix7...]
Compiling architecture xilinx of entity floating_point_v7_1_14.floating_point_v7_1_14_viv [\floating_point_v7_1_14_viv(c_xd...]
Compiling architecture xilinx of entity floating_point_v7_1_14.floating_point_v7_1_14 [\floating_point_v7_1_14(c_xdevic...]
Compiling module xil_defaultlib.floating_point_add
Compiling architecture xilinx of entity floating_point_v7_1_14.floating_point_v7_1_14_viv [\floating_point_v7_1_14_viv(c_xd...]
Compiling architecture xilinx of entity floating_point_v7_1_14.floating_point_v7_1_14 [\floating_point_v7_1_14(c_xdevic...]
Compiling module xil_defaultlib.floating_point_lt
Compiling module xil_defaultlib.float_less_than
Compiling module xil_defaultlib.get_pixel_color_should_draw_arro...
Compiling module xil_defaultlib.vec_add
Compiling module xil_defaultlib.vec_dot
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(length=25)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=8,length=13)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=28)\]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(alumodereg=0,bcascreg=2...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=10,length=0)\]
Compiling architecture rtl of entity floating_point_v7_1_14.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=10,b_wi...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.op_resize [\op_resize(ai_width=10,bi_width=...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.dsp [\dsp(c_xdevicefamily="artix7",c_...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.mult_gen_v12_0_18_viv [\mult_gen_v12_0_18_viv(c_verbosi...]
Compiling architecture synth of entity floating_point_v7_1_14.flt_recip_approx [\flt_recip_approx(c_xdevicefamil...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=7,length=4)\]
Compiling architecture xilinx of entity mult_gen_v12_0_18.op_resize [\op_resize(ai_width=8,bi_width=8...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.dsp [\dsp(c_xdevicefamily="artix7",c_...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.mult_gen_v12_0_18_viv [\mult_gen_v12_0_18_viv(c_verbosi...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=8,length=3)\]
Compiling architecture synth of entity floating_point_v7_1_14.flt_recip_nr [\flt_recip_nr(c_xdevicefamily="a...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=23,length=12)\]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(alumodereg=0,carryinreg...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.op_resize [\op_resize(ai_width=25,bi_width=...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.dsp [\dsp(c_xdevicefamily="artix7",c_...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=34)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=34,length=0)\]
Compiling architecture synth of entity floating_point_v7_1_14.multadd [\multadd(c_xdevicefamily="artix7...]
Compiling architecture synth of entity floating_point_v7_1_14.flt_recip_reduction_calc [\flt_recip_reduction_calc(c_xdev...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.op_resize [\op_resize(ai_width=8,bi_width=8...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.dsp [\dsp(c_xdevicefamily="artix7",c_...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.mult_gen_v12_0_18_viv [\mult_gen_v12_0_18_viv(c_verbosi...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(adreg=0,alumodereg=0,ca...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=18,length=0)\]
Compiling architecture rtl of entity floating_point_v7_1_14.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=25,b_wi...]
Compiling architecture synth of entity floating_point_v7_1_14.multadd [\multadd(c_xdevicefamily="artix7...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=7,length=3)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=8,length=6)\]
Compiling architecture rtl of entity floating_point_v7_1_14.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=25,b_wi...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=26)\]
Compiling architecture synth of entity floating_point_v7_1_14.multadd [\multadd(c_xdevicefamily="artix7...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=22,length=10,fast_i...]
Compiling architecture synth of entity floating_point_v7_1_14.flt_recip_eval [\flt_recip_eval(c_xdevicefamily=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=23,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=46,fast_input=true)...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(alumodereg=0,a_input="C...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.op_resize [\op_resize(ai_width=29,bi_width=...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.dsp [\dsp(c_xdevicefamily="artix7",c_...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=46)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=11,length=4,fast_in...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=57,length=0)\]
Compiling architecture synth of entity floating_point_v7_1_14.multadd [\multadd(c_xdevicefamily="artix7...]
Compiling architecture synth of entity floating_point_v7_1_14.flt_recip_postprocess [\flt_recip_postprocess(c_xdevice...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=9,length=30)\]
Compiling architecture rtl of entity floating_point_v7_1_14.special_detect [\special_detect(c_xdevicefamily=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=2,length=29,fast_in...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(length=29,fast_input=true...]
Compiling architecture synth of entity floating_point_v7_1_14.flt_recip_specialcase [\flt_recip_specialcase(c_xdevice...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=2)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=32)\]
Compiling architecture synth of entity floating_point_v7_1_14.flt_recip_recomb [\flt_recip_recomb(c_xdevicefamil...]
Compiling architecture synth of entity floating_point_v7_1_14.flt_recip [\flt_recip(c_xdevicefamily="arti...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture xilinx of entity floating_point_v7_1_14.floating_point_v7_1_14_viv [\floating_point_v7_1_14_viv(c_xd...]
Compiling architecture xilinx of entity floating_point_v7_1_14.floating_point_v7_1_14 [\floating_point_v7_1_14(c_xdevic...]
Compiling module xil_defaultlib.floating_point_re_sqrt
Compiling module xil_defaultlib.vec_reciprocal_square_root
Compiling module xil_defaultlib.vec_normalize
Compiling module xil_defaultlib.vec_multiply
Compiling module xil_defaultlib.vec_less_than
Compiling module xil_defaultlib.vec_max
Compiling module xil_defaultlib.get_pixel_color_default
Compiling module xil_defaultlib.get_pixel_color_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot get_pixel_color_tb_behav
execute_script: Time (s): cpu = 00:01:35 ; elapsed = 00:00:35 . Memory (MB): peak = 8713.340 ; gain = 0.000 ; free physical = 5840 ; free virtual = 10080
INFO: [USF-XSim-69] 'elaborate' step finished in '34' seconds
launch_simulation: Time (s): cpu = 00:01:36 ; elapsed = 00:00:35 . Memory (MB): peak = 8713.340 ; gain = 0.000 ; free physical = 5840 ; free virtual = 10080
Time resolution is 1 ps
Starting Sim
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/ray_vec_scale/mult_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/ray_vec_scale/mult_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/ray_vec_scale/mult_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/should_render_arrow_mod/scaled_sub_0_sub/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/should_render_arrow_mod/scaled_sub_1_sub/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/should_render_arrow_mod/scaled_sub_comp_lte/mod/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/should_render_arrow_mod/block_pos_normalized_sub/sub_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/should_render_arrow_mod/block_pos_normalized_sub/sub_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/should_render_arrow_mod/block_pos_normalized_sub/sub_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/should_render_arrow_mod/add_a_ray/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/should_render_arrow_mod/add_a_block/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/should_render_arrow_mod/sub_c_ray/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/should_render_arrow_mod/sub_a_block/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/should_render_arrow_mod/add_ud_0/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/should_render_arrow_mod/add_ud_1/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/should_render_arrow_mod/add_lr_0/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/should_render_arrow_mod/add_lr_1/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/should_render_arrow_mod/lt_region_a/mod/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/should_render_arrow_mod/lt_region_c/mod/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/should_render_arrow_mod/lt_ud_0/mod/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/should_render_arrow_mod/lt_ud_1/mod/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/should_render_arrow_mod/lt_lr_0/mod/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/should_render_arrow_mod/lt_lr_1/mod/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/should_render_arrow_mod/x_ray_block_less_than_lt/mod/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/should_render_arrow_mod/y_ray_block_less_than_lt/mod/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/new_origin_add/add_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/new_origin_add/add_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/new_origin_add/add_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/normal_sub/sub_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/normal_sub/sub_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/normal_sub/sub_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/normalize_normal/mod/dot/mult_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/normalize_normal/mod/dot/mult_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/normalize_normal/mod/dot/mult_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/normalize_normal/mod/dot/add_xy/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/normalize_normal/mod/dot/add_z0/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/normalize_normal/mod/dot/add_xyz/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/normalize_normal/mod/mod/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/normalize_normal/mod2/mult_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/normalize_normal/mod2/mult_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/normalize_normal/mod2/mult_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[0].dist_sub/sub_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[0].dist_sub/sub_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[0].dist_sub/sub_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[0].ray_dir_normalize/mod/dot/mult_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[0].ray_dir_normalize/mod/dot/mult_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[0].ray_dir_normalize/mod/dot/mult_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[0].ray_dir_normalize/mod/dot/add_xy/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[0].ray_dir_normalize/mod/dot/add_z0/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[0].ray_dir_normalize/mod/dot/add_xyz/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[0].ray_dir_normalize/mod/mod/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[0].ray_dir_normalize/mod2/mult_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[0].ray_dir_normalize/mod2/mult_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[0].ray_dir_normalize/mod2/mult_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[0].lambert_dot/mult_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[0].lambert_dot/mult_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[0].lambert_dot/mult_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[0].lambert_dot/add_xy/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[0].lambert_dot/add_z0/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[0].lambert_dot/add_xyz/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[0].light_intense_mat_mult_multiply/multiply_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[0].light_intense_mat_mult_multiply/multiply_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[0].light_intense_mat_mult_multiply/multiply_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[0].lambert_scale_multiply/multiply_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[0].lambert_scale_multiply/multiply_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[0].lambert_scale_multiply/multiply_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[1].dist_sub/sub_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[1].dist_sub/sub_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[1].dist_sub/sub_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[1].ray_dir_normalize/mod/dot/mult_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[1].ray_dir_normalize/mod/dot/mult_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[1].ray_dir_normalize/mod/dot/mult_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[1].ray_dir_normalize/mod/dot/add_xy/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[1].ray_dir_normalize/mod/dot/add_z0/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[1].ray_dir_normalize/mod/dot/add_xyz/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[1].ray_dir_normalize/mod/mod/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[1].ray_dir_normalize/mod2/mult_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[1].ray_dir_normalize/mod2/mult_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[1].ray_dir_normalize/mod2/mult_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[1].lambert_dot/mult_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[1].lambert_dot/mult_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[1].lambert_dot/mult_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[1].lambert_dot/add_xy/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[1].lambert_dot/add_z0/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[1].lambert_dot/add_xyz/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[1].light_intense_mat_mult_multiply/multiply_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[1].light_intense_mat_mult_multiply/multiply_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[1].light_intense_mat_mult_multiply/multiply_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[1].lambert_scale_multiply/multiply_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[1].lambert_scale_multiply/multiply_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[1].lambert_scale_multiply/multiply_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[2].dist_sub/sub_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[2].dist_sub/sub_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[2].dist_sub/sub_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[2].ray_dir_normalize/mod/dot/mult_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[2].ray_dir_normalize/mod/dot/mult_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[2].ray_dir_normalize/mod/dot/mult_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[2].ray_dir_normalize/mod/dot/add_xy/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[2].ray_dir_normalize/mod/dot/add_z0/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[2].ray_dir_normalize/mod/dot/add_xyz/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[2].ray_dir_normalize/mod/mod/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[2].ray_dir_normalize/mod2/mult_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[2].ray_dir_normalize/mod2/mult_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[2].ray_dir_normalize/mod2/mult_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[2].lambert_dot/mult_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[2].lambert_dot/mult_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[2].lambert_dot/mult_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[2].lambert_dot/add_xy/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[2].lambert_dot/add_z0/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[2].lambert_dot/add_xyz/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[2].light_intense_mat_mult_multiply/multiply_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[2].light_intense_mat_mult_multiply/multiply_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[2].light_intense_mat_mult_multiply/multiply_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[2].lambert_scale_multiply/multiply_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[2].lambert_scale_multiply/multiply_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[2].lambert_scale_multiply/multiply_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/r_total_0_add/add_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/r_total_0_add/add_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/r_total_0_add/add_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/r_total_add/add_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/r_total_add/add_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/r_total_add/add_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/min_rgb_max/less_than/mod_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/min_rgb_max/less_than/mod_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/min_rgb_max/less_than/mod_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 115 ns  Iteration: 4  Process: /get_pixel_color_tb/mod/normalize_normal/mod/dot/add_xy/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /media/koops/VIVADO/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 115 ns  Iteration: 4  Process: /get_pixel_color_tb/mod/genblk1[0].ray_dir_normalize/mod/dot/add_xy/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /media/koops/VIVADO/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 115 ns  Iteration: 4  Process: /get_pixel_color_tb/mod/genblk1[1].ray_dir_normalize/mod/dot/add_xy/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /media/koops/VIVADO/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 115 ns  Iteration: 4  Process: /get_pixel_color_tb/mod/genblk1[2].ray_dir_normalize/mod/dot/add_xy/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /media/koops/VIVADO/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 335 ns  Iteration: 4  Process: /get_pixel_color_tb/mod/normal_sub/sub_z/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /media/koops/VIVADO/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
LIGHT_INTENSE 00111110011001001111010101001001 00111110111001001111010101001001 00111110011001001111010101001001
LIGHT_INTENSE 00111110010100111101111001100100 00111110110100111101111001100100 00111110010100111101111001100100
ORI-RGB-0 SCALE0 3e64f549 3f400000 3e64fd14
ORI-RGB-0 SCALE0 3e53de64 3f36fe4b 3e53e618
ORI-RGB-1 3f793d52 00000000 00000000
ORI-RGB-1 3f6bf5e4 00000000 00000000
ORI-RGB-2 3f993e4c 00000000 00000000
ORI-RGB-2 3f9077b5 00000000 00000000
RGB 00111111100110010011111001001100 00000000000000000000000000000000 00000000000000000000000000000000
OUTPUT         250: 00111111100110010011111001001100 00111111100110010011111001001100 00111111100110010011111001001100
RGB 00111111100100000111011110110101 00000000000000000000000000000000 00000000000000000000000000000000
OUTPUT         251: 00111111100100000111011110110101 00111111100100000111011110110101 00111111100100000111011110110101
relaunch_sim: Time (s): cpu = 00:01:44 ; elapsed = 00:00:42 . Memory (MB): peak = 8713.340 ; gain = 0.000 ; free physical = 5746 ; free virtual = 9987
relaunch_sim
Command: launch_simulation -step compile -simset float_test -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'get_pixel_color_tb'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/media/koops/VIVADO/float_ip/float_testing_vivado/float_testing_vivado.sim/float_test/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'float_test'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/media/koops/VIVADO/float_ip/float_testing_vivado/float_testing_vivado.sim/float_test/behav/xsim'
xvlog --incr --relax -L uvm -prj get_pixel_color_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/media/koops/VIVADO/huah_cubed_3drender/src/float_functions.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vec_reciprocal_square_root
INFO: [VRFC 10-311] analyzing module vec_scale
INFO: [VRFC 10-311] analyzing module vec_add
INFO: [VRFC 10-311] analyzing module vec_divide
INFO: [VRFC 10-311] analyzing module vec_multiply
INFO: [VRFC 10-311] analyzing module vec_sub
INFO: [VRFC 10-311] analyzing module vec_dot
INFO: [VRFC 10-311] analyzing module vec_normalize
INFO: [VRFC 10-311] analyzing module float_less_than
INFO: [VRFC 10-311] analyzing module vec_less_than
INFO: [VRFC 10-311] analyzing module float_less_than_equal
INFO: [VRFC 10-311] analyzing module float_equals
INFO: [VRFC 10-311] analyzing module vec_comp
INFO: [VRFC 10-311] analyzing module vec_max
INFO: [VRFC 10-311] analyzing module vec_min
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/media/koops/VIVADO/huah_cubed_3drender/src/get_pixel_color.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module get_pixel_color
INFO: [VRFC 10-311] analyzing module get_pixel_color_should_draw_arrow
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/media/koops/VIVADO/huah_cubed_3drender/sim/get_pixel_color_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module get_pixel_color_tb
xvhdl --incr --relax -prj get_pixel_color_tb_vhdl.prj
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
Command: launch_simulation -step elaborate -simset float_test -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'get_pixel_color_tb'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/media/koops/VIVADO/float_ip/float_testing_vivado/float_testing_vivado.sim/float_test/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'float_test'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/media/koops/VIVADO/float_ip/float_testing_vivado/float_testing_vivado.sim/float_test/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L xbip_utils_v3_0_10 -L axi_utils_v2_0_6 -L xbip_pipe_v3_0_6 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_dsp48_addsub_v3_0_6 -L xbip_dsp48_multadd_v3_0_6 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_18 -L floating_point_v7_1_14 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot get_pixel_color_tb_behav xil_defaultlib.get_pixel_color_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2022.1
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /media/koops/VIVADO/Vivado/2022.1/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L xbip_utils_v3_0_10 -L axi_utils_v2_0_6 -L xbip_pipe_v3_0_6 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_dsp48_addsub_v3_0_6 -L xbip_dsp48_multadd_v3_0_6 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_18 -L floating_point_v7_1_14 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot get_pixel_color_tb_behav xil_defaultlib.get_pixel_color_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'rgb_valid' [/media/koops/VIVADO/huah_cubed_3drender/sim/get_pixel_color_tb.sv:64]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package floating_point_v7_1_14.floating_point_v7_1_14_viv_comp
Compiling package ieee.numeric_std
Compiling package xbip_utils_v3_0_10.xbip_utils_v3_0_10_pkg
Compiling package axi_utils_v2_0_6.axi_utils_v2_0_6_pkg
Compiling package floating_point_v7_1_14.floating_point_v7_1_14_consts
Compiling package ieee.math_real
Compiling package floating_point_v7_1_14.floating_point_v7_1_14_exp_table...
Compiling package mult_gen_v12_0_18.mult_gen_v12_0_18_pkg
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_signed
Compiling package floating_point_v7_1_14.floating_point_v7_1_14_pkg
Compiling package floating_point_v7_1_14.flt_utils
Compiling package unisim.vcomponents
Compiling package mult_gen_v12_0_18.dsp_pkg
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv_comp
Compiling package floating_point_v7_1_14.flt_recipsqrt_sp_sqrt_r_rom
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=26,fast_input=true)...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=2,fast_input=true)\]
Compiling architecture xilinx of entity mult_gen_v12_0_18.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(alumodereg=0,carryinreg...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(a_input="CASCADE",bcasc...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.op_resize [\op_resize(ai_width=24,bi_width=...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.dsp [\dsp(c_xdevicefamily="artix7",c_...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.mult_gen_v12_0_18_viv [\mult_gen_v12_0_18_viv(c_verbosi...]
Compiling architecture rtl of entity floating_point_v7_1_14.fix_mult_xx [\fix_mult_xx(c_xdevicefamily="ar...]
Compiling architecture rtl of entity floating_point_v7_1_14.fix_mult [\fix_mult(c_xdevicefamily="artix...]
Compiling architecture muxcy_v of entity unisim.MUXCY [muxcy_default]
Compiling architecture xorcy_v of entity unisim.XORCY [xorcy_default]
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture fde_v of entity unisim.FDE [fde_default]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=7)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=8,fast_input=true)\]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=32,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=4,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_14.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(fast_input=true)\]
Compiling architecture rtl of entity floating_point_v7_1_14.special_detect [\special_detect(c_xdevicefamily=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [delay_default]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(length=4)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=2,length=4,fast_inp...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(length=4,fast_input=true)...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(length=6,fast_input=true)...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=4,length=4,fast_inp...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=8,length=4)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(length=2,fast_input=true)...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=3,fast_input=true)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=4,length=2,fast_inp...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=14)\]
Compiling architecture rtl of entity floating_point_v7_1_14.flt_mult_exp [\flt_mult_exp(c_xdevicefamily="a...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=8,length=2)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=8)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=11)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=12,length=2,fast_in...]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=12,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=8,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=14,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=25,length=0,fast_in...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=3,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=2,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture rtl of entity floating_point_v7_1_14.flt_round_bit [\flt_round_bit(c_xdevicefamily="...]
Compiling architecture rtl of entity floating_point_v7_1_14.renorm_and_round_logic [\renorm_and_round_logic(c_xdevic...]
Compiling architecture rtl of entity floating_point_v7_1_14.flt_mult_round [\flt_mult_round(c_xdevicefamily=...]
Compiling architecture synth of entity floating_point_v7_1_14.flt_dec_op_lat [\flt_dec_op_lat(c_xdevicefamily=...]
Compiling architecture rtl of entity floating_point_v7_1_14.flt_mult [\flt_mult(c_xdevicefamily="artix...]
Compiling module unisims_ver.x_lut1_mux2
Compiling module unisims_ver.LUT1
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture xilinx of entity floating_point_v7_1_14.floating_point_v7_1_14_viv [\floating_point_v7_1_14_viv(c_xd...]
Compiling architecture xilinx of entity floating_point_v7_1_14.floating_point_v7_1_14 [\floating_point_v7_1_14(c_xdevic...]
Compiling module xil_defaultlib.floating_point_multiply
Compiling module xil_defaultlib.vec_scale
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=7,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_14.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=24,length=2,fast_in...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=16)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(length=2)\]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(mask="11111111000000000...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=48,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=24,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=16,length=0)\]
Compiling architecture rtl of entity floating_point_v7_1_14.dsp48e1_wrapper [\dsp48e1_wrapper(c_part="xc7a100...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(length=3)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=13,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=27,length=0)\]
Compiling architecture synth of entity floating_point_v7_1_14.align_add_dsp48e1_sgl [\align_add_dsp48e1_sgl(c_xdevice...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000001111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000000000...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=27)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=5)\]
Compiling architecture rtl of entity floating_point_v7_1_14.lead_zero_encode_shift [\lead_zero_encode_shift(ab_fw=24...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=4)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=3)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111110010101001011...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00010001010111110000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11101110101000001111...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=2,length=2)\]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=2,adreg=0,areg...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=25,length=0)\]
Compiling architecture rtl of entity floating_point_v7_1_14.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=24,c_wi...]
Compiling architecture rtl of entity floating_point_v7_1_14.norm_and_round_dsp48e1_sgl [\norm_and_round_dsp48e1_sgl(c_mu...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10011001100110011001...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111000000001111...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=9,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=9)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=9,length=5)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=10)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=4,fast_input=true)\]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_14.compare_gt [\compare_gt(c_xdevicefamily="art...]
Compiling architecture synth of entity floating_point_v7_1_14.compare [\compare(c_xdevicefamily="artix7...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=2,length=8,fast_inp...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(length=9,fast_input=true)...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(length=8,fast_input=true)...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(length=3,fast_input=true)...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=2,length=0,fast_inp...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=12)\]
Compiling architecture rtl of entity floating_point_v7_1_14.flt_add_exp_sp [\flt_add_exp_sp(c_xdevicefamily=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=23)\]
Compiling architecture synth of entity floating_point_v7_1_14.flt_dec_op [\flt_dec_op(c_xdevicefamily="art...]
Compiling architecture rtl of entity floating_point_v7_1_14.flt_add_dsp [\flt_add_dsp(c_xdevicefamily="ar...]
Compiling architecture rtl of entity floating_point_v7_1_14.flt_add [\flt_add(c_xdevicefamily="artix7...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture xilinx of entity floating_point_v7_1_14.floating_point_v7_1_14_viv [\floating_point_v7_1_14_viv(c_xd...]
Compiling architecture xilinx of entity floating_point_v7_1_14.floating_point_v7_1_14 [\floating_point_v7_1_14(c_xdevic...]
Compiling module xil_defaultlib.floating_point_sub
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_14.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_14.compare_ne_im [\compare_ne_im(c_xdevicefamily="...]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_14.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=11,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_14.compare_eq [\compare_eq(c_xdevicefamily="art...]
Compiling architecture rtl of entity floating_point_v7_1_14.fp_cmp [\fp_cmp(c_xdevicefamily="artix7"...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture xilinx of entity floating_point_v7_1_14.floating_point_v7_1_14_viv [\floating_point_v7_1_14_viv(c_xd...]
Compiling architecture xilinx of entity floating_point_v7_1_14.floating_point_v7_1_14 [\floating_point_v7_1_14(c_xdevic...]
Compiling module xil_defaultlib.floating_point_lte
Compiling module xil_defaultlib.float_less_than_equal
Compiling module xil_defaultlib.vec_sub
Compiling architecture rtl of entity floating_point_v7_1_14.flt_add [\flt_add(c_xdevicefamily="artix7...]
Compiling architecture xilinx of entity floating_point_v7_1_14.floating_point_v7_1_14_viv [\floating_point_v7_1_14_viv(c_xd...]
Compiling architecture xilinx of entity floating_point_v7_1_14.floating_point_v7_1_14 [\floating_point_v7_1_14(c_xdevic...]
Compiling module xil_defaultlib.floating_point_add
Compiling architecture xilinx of entity floating_point_v7_1_14.floating_point_v7_1_14_viv [\floating_point_v7_1_14_viv(c_xd...]
Compiling architecture xilinx of entity floating_point_v7_1_14.floating_point_v7_1_14 [\floating_point_v7_1_14(c_xdevic...]
Compiling module xil_defaultlib.floating_point_lt
Compiling module xil_defaultlib.float_less_than
Compiling module xil_defaultlib.get_pixel_color_should_draw_arro...
Compiling module xil_defaultlib.vec_add
Compiling module xil_defaultlib.vec_dot
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(length=25)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=8,length=13)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=28)\]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(alumodereg=0,bcascreg=2...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=10,length=0)\]
Compiling architecture rtl of entity floating_point_v7_1_14.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=10,b_wi...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.op_resize [\op_resize(ai_width=10,bi_width=...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.dsp [\dsp(c_xdevicefamily="artix7",c_...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.mult_gen_v12_0_18_viv [\mult_gen_v12_0_18_viv(c_verbosi...]
Compiling architecture synth of entity floating_point_v7_1_14.flt_recip_approx [\flt_recip_approx(c_xdevicefamil...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=7,length=4)\]
Compiling architecture xilinx of entity mult_gen_v12_0_18.op_resize [\op_resize(ai_width=8,bi_width=8...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.dsp [\dsp(c_xdevicefamily="artix7",c_...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.mult_gen_v12_0_18_viv [\mult_gen_v12_0_18_viv(c_verbosi...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=8,length=3)\]
Compiling architecture synth of entity floating_point_v7_1_14.flt_recip_nr [\flt_recip_nr(c_xdevicefamily="a...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=23,length=12)\]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(alumodereg=0,carryinreg...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.op_resize [\op_resize(ai_width=25,bi_width=...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.dsp [\dsp(c_xdevicefamily="artix7",c_...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=34)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=34,length=0)\]
Compiling architecture synth of entity floating_point_v7_1_14.multadd [\multadd(c_xdevicefamily="artix7...]
Compiling architecture synth of entity floating_point_v7_1_14.flt_recip_reduction_calc [\flt_recip_reduction_calc(c_xdev...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.op_resize [\op_resize(ai_width=8,bi_width=8...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.dsp [\dsp(c_xdevicefamily="artix7",c_...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.mult_gen_v12_0_18_viv [\mult_gen_v12_0_18_viv(c_verbosi...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(adreg=0,alumodereg=0,ca...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=18,length=0)\]
Compiling architecture rtl of entity floating_point_v7_1_14.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=25,b_wi...]
Compiling architecture synth of entity floating_point_v7_1_14.multadd [\multadd(c_xdevicefamily="artix7...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=7,length=3)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=8,length=6)\]
Compiling architecture rtl of entity floating_point_v7_1_14.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=25,b_wi...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=26)\]
Compiling architecture synth of entity floating_point_v7_1_14.multadd [\multadd(c_xdevicefamily="artix7...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=22,length=10,fast_i...]
Compiling architecture synth of entity floating_point_v7_1_14.flt_recip_eval [\flt_recip_eval(c_xdevicefamily=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=23,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=46,fast_input=true)...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(alumodereg=0,a_input="C...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.op_resize [\op_resize(ai_width=29,bi_width=...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.dsp [\dsp(c_xdevicefamily="artix7",c_...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=46)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=11,length=4,fast_in...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=57,length=0)\]
Compiling architecture synth of entity floating_point_v7_1_14.multadd [\multadd(c_xdevicefamily="artix7...]
Compiling architecture synth of entity floating_point_v7_1_14.flt_recip_postprocess [\flt_recip_postprocess(c_xdevice...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=9,length=30)\]
Compiling architecture rtl of entity floating_point_v7_1_14.special_detect [\special_detect(c_xdevicefamily=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=2,length=29,fast_in...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(length=29,fast_input=true...]
Compiling architecture synth of entity floating_point_v7_1_14.flt_recip_specialcase [\flt_recip_specialcase(c_xdevice...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=2)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=32)\]
Compiling architecture synth of entity floating_point_v7_1_14.flt_recip_recomb [\flt_recip_recomb(c_xdevicefamil...]
Compiling architecture synth of entity floating_point_v7_1_14.flt_recip [\flt_recip(c_xdevicefamily="arti...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture xilinx of entity floating_point_v7_1_14.floating_point_v7_1_14_viv [\floating_point_v7_1_14_viv(c_xd...]
Compiling architecture xilinx of entity floating_point_v7_1_14.floating_point_v7_1_14 [\floating_point_v7_1_14(c_xdevic...]
Compiling module xil_defaultlib.floating_point_re_sqrt
Compiling module xil_defaultlib.vec_reciprocal_square_root
Compiling module xil_defaultlib.vec_normalize
Compiling module xil_defaultlib.vec_multiply
Compiling module xil_defaultlib.vec_less_than
Compiling module xil_defaultlib.vec_max
Compiling module xil_defaultlib.get_pixel_color_default
Compiling module xil_defaultlib.get_pixel_color_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot get_pixel_color_tb_behav
execute_script: Time (s): cpu = 00:01:51 ; elapsed = 00:00:39 . Memory (MB): peak = 8737.352 ; gain = 0.000 ; free physical = 5831 ; free virtual = 10085
INFO: [USF-XSim-69] 'elaborate' step finished in '39' seconds
launch_simulation: Time (s): cpu = 00:01:51 ; elapsed = 00:00:39 . Memory (MB): peak = 8737.352 ; gain = 0.000 ; free physical = 5831 ; free virtual = 10085
Time resolution is 1 ps
Starting Sim
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/ray_vec_scale/mult_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/ray_vec_scale/mult_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/ray_vec_scale/mult_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/should_render_arrow_mod/scaled_sub_0_sub/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/should_render_arrow_mod/scaled_sub_1_sub/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/should_render_arrow_mod/scaled_sub_comp_lte/mod/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/should_render_arrow_mod/block_pos_normalized_sub/sub_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/should_render_arrow_mod/block_pos_normalized_sub/sub_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/should_render_arrow_mod/block_pos_normalized_sub/sub_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/should_render_arrow_mod/add_a_ray/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/should_render_arrow_mod/add_a_block/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/should_render_arrow_mod/sub_c_ray/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/should_render_arrow_mod/sub_a_block/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/should_render_arrow_mod/add_ud_0/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/should_render_arrow_mod/add_ud_1/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/should_render_arrow_mod/add_lr_0/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/should_render_arrow_mod/add_lr_1/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/should_render_arrow_mod/lt_region_a/mod/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/should_render_arrow_mod/lt_region_c/mod/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/should_render_arrow_mod/lt_ud_0/mod/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/should_render_arrow_mod/lt_ud_1/mod/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/should_render_arrow_mod/lt_lr_0/mod/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/should_render_arrow_mod/lt_lr_1/mod/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/should_render_arrow_mod/x_ray_block_less_than_lt/mod/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/should_render_arrow_mod/y_ray_block_less_than_lt/mod/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/new_origin_add/add_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/new_origin_add/add_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/new_origin_add/add_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/normal_sub/sub_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/normal_sub/sub_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/normal_sub/sub_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/normalize_normal/mod/dot/mult_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/normalize_normal/mod/dot/mult_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/normalize_normal/mod/dot/mult_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/normalize_normal/mod/dot/add_xy/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/normalize_normal/mod/dot/add_z0/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/normalize_normal/mod/dot/add_xyz/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/normalize_normal/mod/mod/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/normalize_normal/mod2/mult_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/normalize_normal/mod2/mult_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/normalize_normal/mod2/mult_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[0].dist_sub/sub_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[0].dist_sub/sub_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[0].dist_sub/sub_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[0].ray_dir_normalize/mod/dot/mult_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[0].ray_dir_normalize/mod/dot/mult_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[0].ray_dir_normalize/mod/dot/mult_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[0].ray_dir_normalize/mod/dot/add_xy/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[0].ray_dir_normalize/mod/dot/add_z0/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[0].ray_dir_normalize/mod/dot/add_xyz/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[0].ray_dir_normalize/mod/mod/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[0].ray_dir_normalize/mod2/mult_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[0].ray_dir_normalize/mod2/mult_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[0].ray_dir_normalize/mod2/mult_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[0].lambert_dot/mult_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[0].lambert_dot/mult_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[0].lambert_dot/mult_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[0].lambert_dot/add_xy/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[0].lambert_dot/add_z0/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[0].lambert_dot/add_xyz/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[0].light_intense_mat_mult_multiply/multiply_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[0].light_intense_mat_mult_multiply/multiply_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[0].light_intense_mat_mult_multiply/multiply_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[0].lambert_scale_multiply/multiply_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[0].lambert_scale_multiply/multiply_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[0].lambert_scale_multiply/multiply_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[1].dist_sub/sub_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[1].dist_sub/sub_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[1].dist_sub/sub_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[1].ray_dir_normalize/mod/dot/mult_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[1].ray_dir_normalize/mod/dot/mult_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[1].ray_dir_normalize/mod/dot/mult_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[1].ray_dir_normalize/mod/dot/add_xy/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[1].ray_dir_normalize/mod/dot/add_z0/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[1].ray_dir_normalize/mod/dot/add_xyz/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[1].ray_dir_normalize/mod/mod/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[1].ray_dir_normalize/mod2/mult_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[1].ray_dir_normalize/mod2/mult_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[1].ray_dir_normalize/mod2/mult_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[1].lambert_dot/mult_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[1].lambert_dot/mult_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[1].lambert_dot/mult_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[1].lambert_dot/add_xy/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[1].lambert_dot/add_z0/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[1].lambert_dot/add_xyz/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[1].light_intense_mat_mult_multiply/multiply_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[1].light_intense_mat_mult_multiply/multiply_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[1].light_intense_mat_mult_multiply/multiply_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[1].lambert_scale_multiply/multiply_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[1].lambert_scale_multiply/multiply_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[1].lambert_scale_multiply/multiply_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[2].dist_sub/sub_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[2].dist_sub/sub_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[2].dist_sub/sub_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[2].ray_dir_normalize/mod/dot/mult_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[2].ray_dir_normalize/mod/dot/mult_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[2].ray_dir_normalize/mod/dot/mult_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[2].ray_dir_normalize/mod/dot/add_xy/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[2].ray_dir_normalize/mod/dot/add_z0/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[2].ray_dir_normalize/mod/dot/add_xyz/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[2].ray_dir_normalize/mod/mod/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[2].ray_dir_normalize/mod2/mult_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[2].ray_dir_normalize/mod2/mult_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[2].ray_dir_normalize/mod2/mult_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[2].lambert_dot/mult_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[2].lambert_dot/mult_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[2].lambert_dot/mult_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[2].lambert_dot/add_xy/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[2].lambert_dot/add_z0/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[2].lambert_dot/add_xyz/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[2].light_intense_mat_mult_multiply/multiply_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[2].light_intense_mat_mult_multiply/multiply_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[2].light_intense_mat_mult_multiply/multiply_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[2].lambert_scale_multiply/multiply_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[2].lambert_scale_multiply/multiply_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[2].lambert_scale_multiply/multiply_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/r_total_0_add/add_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/r_total_0_add/add_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/r_total_0_add/add_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/r_total_add/add_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/r_total_add/add_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/r_total_add/add_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/min_rgb_max/less_than/mod_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/min_rgb_max/less_than/mod_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/min_rgb_max/less_than/mod_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 115 ns  Iteration: 4  Process: /get_pixel_color_tb/mod/normalize_normal/mod/dot/add_xy/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /media/koops/VIVADO/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 115 ns  Iteration: 4  Process: /get_pixel_color_tb/mod/genblk1[0].ray_dir_normalize/mod/dot/add_xy/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /media/koops/VIVADO/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 115 ns  Iteration: 4  Process: /get_pixel_color_tb/mod/genblk1[1].ray_dir_normalize/mod/dot/add_xy/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /media/koops/VIVADO/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 115 ns  Iteration: 4  Process: /get_pixel_color_tb/mod/genblk1[2].ray_dir_normalize/mod/dot/add_xy/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /media/koops/VIVADO/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 335 ns  Iteration: 4  Process: /get_pixel_color_tb/mod/normal_sub/sub_z/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /media/koops/VIVADO/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
SHOULD_RENDER? 0
SHOULD_RENDER? 1
LIGHT_INTENSE 00111110011001001111010101001001 00111110111001001111010101001001 00111110011001001111010101001001
LIGHT_INTENSE 00111110010100111101111001100100 00111110110100111101111001100100 00111110010100111101111001100100
ORI-RGB-0 SCALE0 3e64f549 3f400000 3e64fd14
ORI-RGB-0 SCALE0 3e53de64 3f36fe4b 3e53e618
ORI-RGB-1 3f793d52 00000000 00000000
ORI-RGB-1 3f6bf5e4 00000000 00000000
ORI-RGB-2 3f993e4c 00000000 00000000
ORI-RGB-2 3f9077b5 00000000 00000000
SHOULD_RENDER_DELAY? 0
SHOULD_RENDER_DELAY? 1
RGB 00111111100110010011111001001100 00000000000000000000000000000000 00000000000000000000000000000000
OUTPUT         250: 00111111100110010011111001001100 00111111100110010011111001001100 00111111100110010011111001001100
RGB 00111111100100000111011110110101 00000000000000000000000000000000 00000000000000000000000000000000
OUTPUT         251: 00111111100100000111011110110101 00111111100100000111011110110101 00111111100100000111011110110101
relaunch_sim: Time (s): cpu = 00:02:00 ; elapsed = 00:00:46 . Memory (MB): peak = 8737.352 ; gain = 0.000 ; free physical = 5722 ; free virtual = 9984
relaunch_sim
Command: launch_simulation -step compile -simset float_test -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'get_pixel_color_tb'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/media/koops/VIVADO/float_ip/float_testing_vivado/float_testing_vivado.sim/float_test/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'float_test'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/media/koops/VIVADO/float_ip/float_testing_vivado/float_testing_vivado.sim/float_test/behav/xsim'
xvlog --incr --relax -L uvm -prj get_pixel_color_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/media/koops/VIVADO/huah_cubed_3drender/src/float_functions.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vec_reciprocal_square_root
INFO: [VRFC 10-311] analyzing module vec_scale
INFO: [VRFC 10-311] analyzing module vec_add
INFO: [VRFC 10-311] analyzing module vec_divide
INFO: [VRFC 10-311] analyzing module vec_multiply
INFO: [VRFC 10-311] analyzing module vec_sub
INFO: [VRFC 10-311] analyzing module vec_dot
INFO: [VRFC 10-311] analyzing module vec_normalize
INFO: [VRFC 10-311] analyzing module float_less_than
INFO: [VRFC 10-311] analyzing module vec_less_than
INFO: [VRFC 10-311] analyzing module float_less_than_equal
INFO: [VRFC 10-311] analyzing module float_equals
INFO: [VRFC 10-311] analyzing module vec_comp
INFO: [VRFC 10-311] analyzing module vec_max
INFO: [VRFC 10-311] analyzing module vec_min
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/media/koops/VIVADO/huah_cubed_3drender/src/get_pixel_color.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module get_pixel_color
INFO: [VRFC 10-311] analyzing module get_pixel_color_should_draw_arrow
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/media/koops/VIVADO/huah_cubed_3drender/sim/get_pixel_color_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module get_pixel_color_tb
xvhdl --incr --relax -prj get_pixel_color_tb_vhdl.prj
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset float_test -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'get_pixel_color_tb'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/media/koops/VIVADO/float_ip/float_testing_vivado/float_testing_vivado.sim/float_test/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'float_test'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/media/koops/VIVADO/float_ip/float_testing_vivado/float_testing_vivado.sim/float_test/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L xbip_utils_v3_0_10 -L axi_utils_v2_0_6 -L xbip_pipe_v3_0_6 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_dsp48_addsub_v3_0_6 -L xbip_dsp48_multadd_v3_0_6 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_18 -L floating_point_v7_1_14 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot get_pixel_color_tb_behav xil_defaultlib.get_pixel_color_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2022.1
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /media/koops/VIVADO/Vivado/2022.1/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L xbip_utils_v3_0_10 -L axi_utils_v2_0_6 -L xbip_pipe_v3_0_6 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_dsp48_addsub_v3_0_6 -L xbip_dsp48_multadd_v3_0_6 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_18 -L floating_point_v7_1_14 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot get_pixel_color_tb_behav xil_defaultlib.get_pixel_color_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'rgb_valid' [/media/koops/VIVADO/huah_cubed_3drender/sim/get_pixel_color_tb.sv:64]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package floating_point_v7_1_14.floating_point_v7_1_14_viv_comp
Compiling package ieee.numeric_std
Compiling package xbip_utils_v3_0_10.xbip_utils_v3_0_10_pkg
Compiling package axi_utils_v2_0_6.axi_utils_v2_0_6_pkg
Compiling package floating_point_v7_1_14.floating_point_v7_1_14_consts
Compiling package ieee.math_real
Compiling package floating_point_v7_1_14.floating_point_v7_1_14_exp_table...
Compiling package mult_gen_v12_0_18.mult_gen_v12_0_18_pkg
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_signed
Compiling package floating_point_v7_1_14.floating_point_v7_1_14_pkg
Compiling package floating_point_v7_1_14.flt_utils
Compiling package unisim.vcomponents
Compiling package mult_gen_v12_0_18.dsp_pkg
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv_comp
Compiling package floating_point_v7_1_14.flt_recipsqrt_sp_sqrt_r_rom
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=26,fast_input=true)...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=2,fast_input=true)\]
Compiling architecture xilinx of entity mult_gen_v12_0_18.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(alumodereg=0,carryinreg...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(a_input="CASCADE",bcasc...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.op_resize [\op_resize(ai_width=24,bi_width=...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.dsp [\dsp(c_xdevicefamily="artix7",c_...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.mult_gen_v12_0_18_viv [\mult_gen_v12_0_18_viv(c_verbosi...]
Compiling architecture rtl of entity floating_point_v7_1_14.fix_mult_xx [\fix_mult_xx(c_xdevicefamily="ar...]
Compiling architecture rtl of entity floating_point_v7_1_14.fix_mult [\fix_mult(c_xdevicefamily="artix...]
Compiling architecture muxcy_v of entity unisim.MUXCY [muxcy_default]
Compiling architecture xorcy_v of entity unisim.XORCY [xorcy_default]
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture fde_v of entity unisim.FDE [fde_default]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=7)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=8,fast_input=true)\]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=32,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=4,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_14.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(fast_input=true)\]
Compiling architecture rtl of entity floating_point_v7_1_14.special_detect [\special_detect(c_xdevicefamily=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [delay_default]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(length=4)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=2,length=4,fast_inp...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(length=4,fast_input=true)...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(length=6,fast_input=true)...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=4,length=4,fast_inp...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=8,length=4)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(length=2,fast_input=true)...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=3,fast_input=true)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=4,length=2,fast_inp...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=14)\]
Compiling architecture rtl of entity floating_point_v7_1_14.flt_mult_exp [\flt_mult_exp(c_xdevicefamily="a...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=8,length=2)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=8)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=11)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=12,length=2,fast_in...]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=12,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=8,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=14,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=25,length=0,fast_in...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=3,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=2,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture rtl of entity floating_point_v7_1_14.flt_round_bit [\flt_round_bit(c_xdevicefamily="...]
Compiling architecture rtl of entity floating_point_v7_1_14.renorm_and_round_logic [\renorm_and_round_logic(c_xdevic...]
Compiling architecture rtl of entity floating_point_v7_1_14.flt_mult_round [\flt_mult_round(c_xdevicefamily=...]
Compiling architecture synth of entity floating_point_v7_1_14.flt_dec_op_lat [\flt_dec_op_lat(c_xdevicefamily=...]
Compiling architecture rtl of entity floating_point_v7_1_14.flt_mult [\flt_mult(c_xdevicefamily="artix...]
Compiling module unisims_ver.x_lut1_mux2
Compiling module unisims_ver.LUT1
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture xilinx of entity floating_point_v7_1_14.floating_point_v7_1_14_viv [\floating_point_v7_1_14_viv(c_xd...]
Compiling architecture xilinx of entity floating_point_v7_1_14.floating_point_v7_1_14 [\floating_point_v7_1_14(c_xdevic...]
Compiling module xil_defaultlib.floating_point_multiply
Compiling module xil_defaultlib.vec_scale
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=7,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_14.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=24,length=2,fast_in...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=16)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(length=2)\]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(mask="11111111000000000...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=48,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=24,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=16,length=0)\]
Compiling architecture rtl of entity floating_point_v7_1_14.dsp48e1_wrapper [\dsp48e1_wrapper(c_part="xc7a100...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(length=3)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=13,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=27,length=0)\]
Compiling architecture synth of entity floating_point_v7_1_14.align_add_dsp48e1_sgl [\align_add_dsp48e1_sgl(c_xdevice...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000001111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000000000...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=27)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=5)\]
Compiling architecture rtl of entity floating_point_v7_1_14.lead_zero_encode_shift [\lead_zero_encode_shift(ab_fw=24...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=4)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=3)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111110010101001011...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00010001010111110000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11101110101000001111...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=2,length=2)\]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=2,adreg=0,areg...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=25,length=0)\]
Compiling architecture rtl of entity floating_point_v7_1_14.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=24,c_wi...]
Compiling architecture rtl of entity floating_point_v7_1_14.norm_and_round_dsp48e1_sgl [\norm_and_round_dsp48e1_sgl(c_mu...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10011001100110011001...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111000000001111...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=9,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=9)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=9,length=5)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=10)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=4,fast_input=true)\]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_14.compare_gt [\compare_gt(c_xdevicefamily="art...]
Compiling architecture synth of entity floating_point_v7_1_14.compare [\compare(c_xdevicefamily="artix7...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=2,length=8,fast_inp...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(length=9,fast_input=true)...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(length=8,fast_input=true)...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(length=3,fast_input=true)...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=2,length=0,fast_inp...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=12)\]
Compiling architecture rtl of entity floating_point_v7_1_14.flt_add_exp_sp [\flt_add_exp_sp(c_xdevicefamily=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=23)\]
Compiling architecture synth of entity floating_point_v7_1_14.flt_dec_op [\flt_dec_op(c_xdevicefamily="art...]
Compiling architecture rtl of entity floating_point_v7_1_14.flt_add_dsp [\flt_add_dsp(c_xdevicefamily="ar...]
Compiling architecture rtl of entity floating_point_v7_1_14.flt_add [\flt_add(c_xdevicefamily="artix7...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture xilinx of entity floating_point_v7_1_14.floating_point_v7_1_14_viv [\floating_point_v7_1_14_viv(c_xd...]
Compiling architecture xilinx of entity floating_point_v7_1_14.floating_point_v7_1_14 [\floating_point_v7_1_14(c_xdevic...]
Compiling module xil_defaultlib.floating_point_sub
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_14.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_14.compare_ne_im [\compare_ne_im(c_xdevicefamily="...]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_14.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=11,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_14.compare_eq [\compare_eq(c_xdevicefamily="art...]
Compiling architecture rtl of entity floating_point_v7_1_14.fp_cmp [\fp_cmp(c_xdevicefamily="artix7"...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture xilinx of entity floating_point_v7_1_14.floating_point_v7_1_14_viv [\floating_point_v7_1_14_viv(c_xd...]
Compiling architecture xilinx of entity floating_point_v7_1_14.floating_point_v7_1_14 [\floating_point_v7_1_14(c_xdevic...]
Compiling module xil_defaultlib.floating_point_lte
Compiling module xil_defaultlib.float_less_than_equal
Compiling module xil_defaultlib.vec_sub
Compiling architecture rtl of entity floating_point_v7_1_14.flt_add [\flt_add(c_xdevicefamily="artix7...]
Compiling architecture xilinx of entity floating_point_v7_1_14.floating_point_v7_1_14_viv [\floating_point_v7_1_14_viv(c_xd...]
Compiling architecture xilinx of entity floating_point_v7_1_14.floating_point_v7_1_14 [\floating_point_v7_1_14(c_xdevic...]
Compiling module xil_defaultlib.floating_point_add
Compiling architecture xilinx of entity floating_point_v7_1_14.floating_point_v7_1_14_viv [\floating_point_v7_1_14_viv(c_xd...]
Compiling architecture xilinx of entity floating_point_v7_1_14.floating_point_v7_1_14 [\floating_point_v7_1_14(c_xdevic...]
Compiling module xil_defaultlib.floating_point_lt
Compiling module xil_defaultlib.float_less_than
Compiling module xil_defaultlib.get_pixel_color_should_draw_arro...
Compiling module xil_defaultlib.vec_add
Compiling module xil_defaultlib.vec_dot
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(length=25)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=8,length=13)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=28)\]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(alumodereg=0,bcascreg=2...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=10,length=0)\]
Compiling architecture rtl of entity floating_point_v7_1_14.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=10,b_wi...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.op_resize [\op_resize(ai_width=10,bi_width=...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.dsp [\dsp(c_xdevicefamily="artix7",c_...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.mult_gen_v12_0_18_viv [\mult_gen_v12_0_18_viv(c_verbosi...]
Compiling architecture synth of entity floating_point_v7_1_14.flt_recip_approx [\flt_recip_approx(c_xdevicefamil...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=7,length=4)\]
Compiling architecture xilinx of entity mult_gen_v12_0_18.op_resize [\op_resize(ai_width=8,bi_width=8...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.dsp [\dsp(c_xdevicefamily="artix7",c_...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.mult_gen_v12_0_18_viv [\mult_gen_v12_0_18_viv(c_verbosi...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=8,length=3)\]
Compiling architecture synth of entity floating_point_v7_1_14.flt_recip_nr [\flt_recip_nr(c_xdevicefamily="a...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=23,length=12)\]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(alumodereg=0,carryinreg...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.op_resize [\op_resize(ai_width=25,bi_width=...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.dsp [\dsp(c_xdevicefamily="artix7",c_...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=34)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=34,length=0)\]
Compiling architecture synth of entity floating_point_v7_1_14.multadd [\multadd(c_xdevicefamily="artix7...]
Compiling architecture synth of entity floating_point_v7_1_14.flt_recip_reduction_calc [\flt_recip_reduction_calc(c_xdev...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.op_resize [\op_resize(ai_width=8,bi_width=8...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.dsp [\dsp(c_xdevicefamily="artix7",c_...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.mult_gen_v12_0_18_viv [\mult_gen_v12_0_18_viv(c_verbosi...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(adreg=0,alumodereg=0,ca...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=18,length=0)\]
Compiling architecture rtl of entity floating_point_v7_1_14.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=25,b_wi...]
Compiling architecture synth of entity floating_point_v7_1_14.multadd [\multadd(c_xdevicefamily="artix7...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=7,length=3)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=8,length=6)\]
Compiling architecture rtl of entity floating_point_v7_1_14.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=25,b_wi...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=26)\]
Compiling architecture synth of entity floating_point_v7_1_14.multadd [\multadd(c_xdevicefamily="artix7...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=22,length=10,fast_i...]
Compiling architecture synth of entity floating_point_v7_1_14.flt_recip_eval [\flt_recip_eval(c_xdevicefamily=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=23,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=46,fast_input=true)...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(alumodereg=0,a_input="C...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.op_resize [\op_resize(ai_width=29,bi_width=...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.dsp [\dsp(c_xdevicefamily="artix7",c_...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=46)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=11,length=4,fast_in...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=57,length=0)\]
Compiling architecture synth of entity floating_point_v7_1_14.multadd [\multadd(c_xdevicefamily="artix7...]
Compiling architecture synth of entity floating_point_v7_1_14.flt_recip_postprocess [\flt_recip_postprocess(c_xdevice...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=9,length=30)\]
Compiling architecture rtl of entity floating_point_v7_1_14.special_detect [\special_detect(c_xdevicefamily=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=2,length=29,fast_in...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(length=29,fast_input=true...]
Compiling architecture synth of entity floating_point_v7_1_14.flt_recip_specialcase [\flt_recip_specialcase(c_xdevice...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=2)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=32)\]
Compiling architecture synth of entity floating_point_v7_1_14.flt_recip_recomb [\flt_recip_recomb(c_xdevicefamil...]
Compiling architecture synth of entity floating_point_v7_1_14.flt_recip [\flt_recip(c_xdevicefamily="arti...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture xilinx of entity floating_point_v7_1_14.floating_point_v7_1_14_viv [\floating_point_v7_1_14_viv(c_xd...]
Compiling architecture xilinx of entity floating_point_v7_1_14.floating_point_v7_1_14 [\floating_point_v7_1_14(c_xdevic...]
Compiling module xil_defaultlib.floating_point_re_sqrt
Compiling module xil_defaultlib.vec_reciprocal_square_root
Compiling module xil_defaultlib.vec_normalize
Compiling module xil_defaultlib.vec_multiply
Compiling module xil_defaultlib.vec_less_than
Compiling module xil_defaultlib.vec_max
Compiling module xil_defaultlib.get_pixel_color_default
Compiling module xil_defaultlib.get_pixel_color_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot get_pixel_color_tb_behav
execute_script: Time (s): cpu = 00:01:51 ; elapsed = 00:00:42 . Memory (MB): peak = 8745.355 ; gain = 0.000 ; free physical = 5818 ; free virtual = 10123
INFO: [USF-XSim-69] 'elaborate' step finished in '41' seconds
launch_simulation: Time (s): cpu = 00:01:51 ; elapsed = 00:00:42 . Memory (MB): peak = 8745.355 ; gain = 0.000 ; free physical = 5818 ; free virtual = 10123
Time resolution is 1 ps
Starting Sim
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/ray_vec_scale/mult_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/ray_vec_scale/mult_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/ray_vec_scale/mult_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/should_render_arrow_mod/scaled_sub_0_sub/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/should_render_arrow_mod/scaled_sub_1_sub/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/should_render_arrow_mod/scaled_sub_comp_lte/mod/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/should_render_arrow_mod/block_pos_normalized_sub/sub_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/should_render_arrow_mod/block_pos_normalized_sub/sub_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/should_render_arrow_mod/block_pos_normalized_sub/sub_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/should_render_arrow_mod/add_a_ray/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/should_render_arrow_mod/add_a_block/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/should_render_arrow_mod/sub_c_ray/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/should_render_arrow_mod/sub_a_block/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/should_render_arrow_mod/add_ud_0/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/should_render_arrow_mod/add_ud_1/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/should_render_arrow_mod/add_lr_0/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/should_render_arrow_mod/add_lr_1/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/should_render_arrow_mod/lt_region_a/mod/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/should_render_arrow_mod/lt_region_c/mod/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/should_render_arrow_mod/lt_ud_0/mod/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/should_render_arrow_mod/lt_ud_1/mod/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/should_render_arrow_mod/lt_lr_0/mod/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/should_render_arrow_mod/lt_lr_1/mod/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/should_render_arrow_mod/x_ray_block_less_than_lt/mod/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/should_render_arrow_mod/y_ray_block_less_than_lt/mod/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/new_origin_add/add_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/new_origin_add/add_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/new_origin_add/add_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/normal_sub/sub_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/normal_sub/sub_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/normal_sub/sub_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/normalize_normal/mod/dot/mult_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/normalize_normal/mod/dot/mult_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/normalize_normal/mod/dot/mult_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/normalize_normal/mod/dot/add_xy/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/normalize_normal/mod/dot/add_z0/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/normalize_normal/mod/dot/add_xyz/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/normalize_normal/mod/mod/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/normalize_normal/mod2/mult_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/normalize_normal/mod2/mult_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/normalize_normal/mod2/mult_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[0].dist_sub/sub_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[0].dist_sub/sub_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[0].dist_sub/sub_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[0].ray_dir_normalize/mod/dot/mult_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[0].ray_dir_normalize/mod/dot/mult_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[0].ray_dir_normalize/mod/dot/mult_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[0].ray_dir_normalize/mod/dot/add_xy/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[0].ray_dir_normalize/mod/dot/add_z0/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[0].ray_dir_normalize/mod/dot/add_xyz/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[0].ray_dir_normalize/mod/mod/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[0].ray_dir_normalize/mod2/mult_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[0].ray_dir_normalize/mod2/mult_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[0].ray_dir_normalize/mod2/mult_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[0].lambert_dot/mult_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[0].lambert_dot/mult_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[0].lambert_dot/mult_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[0].lambert_dot/add_xy/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[0].lambert_dot/add_z0/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[0].lambert_dot/add_xyz/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[0].light_intense_mat_mult_multiply/multiply_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[0].light_intense_mat_mult_multiply/multiply_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[0].light_intense_mat_mult_multiply/multiply_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[0].lambert_scale_multiply/multiply_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[0].lambert_scale_multiply/multiply_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[0].lambert_scale_multiply/multiply_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[1].dist_sub/sub_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[1].dist_sub/sub_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[1].dist_sub/sub_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[1].ray_dir_normalize/mod/dot/mult_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[1].ray_dir_normalize/mod/dot/mult_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[1].ray_dir_normalize/mod/dot/mult_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[1].ray_dir_normalize/mod/dot/add_xy/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[1].ray_dir_normalize/mod/dot/add_z0/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[1].ray_dir_normalize/mod/dot/add_xyz/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[1].ray_dir_normalize/mod/mod/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[1].ray_dir_normalize/mod2/mult_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[1].ray_dir_normalize/mod2/mult_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[1].ray_dir_normalize/mod2/mult_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[1].lambert_dot/mult_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[1].lambert_dot/mult_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[1].lambert_dot/mult_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[1].lambert_dot/add_xy/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[1].lambert_dot/add_z0/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[1].lambert_dot/add_xyz/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[1].light_intense_mat_mult_multiply/multiply_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[1].light_intense_mat_mult_multiply/multiply_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[1].light_intense_mat_mult_multiply/multiply_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[1].lambert_scale_multiply/multiply_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[1].lambert_scale_multiply/multiply_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[1].lambert_scale_multiply/multiply_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[2].dist_sub/sub_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[2].dist_sub/sub_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[2].dist_sub/sub_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[2].ray_dir_normalize/mod/dot/mult_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[2].ray_dir_normalize/mod/dot/mult_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[2].ray_dir_normalize/mod/dot/mult_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[2].ray_dir_normalize/mod/dot/add_xy/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[2].ray_dir_normalize/mod/dot/add_z0/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[2].ray_dir_normalize/mod/dot/add_xyz/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[2].ray_dir_normalize/mod/mod/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[2].ray_dir_normalize/mod2/mult_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[2].ray_dir_normalize/mod2/mult_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[2].ray_dir_normalize/mod2/mult_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[2].lambert_dot/mult_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[2].lambert_dot/mult_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[2].lambert_dot/mult_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[2].lambert_dot/add_xy/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[2].lambert_dot/add_z0/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[2].lambert_dot/add_xyz/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[2].light_intense_mat_mult_multiply/multiply_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[2].light_intense_mat_mult_multiply/multiply_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[2].light_intense_mat_mult_multiply/multiply_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[2].lambert_scale_multiply/multiply_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[2].lambert_scale_multiply/multiply_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/genblk1[2].lambert_scale_multiply/multiply_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/r_total_0_add/add_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/r_total_0_add/add_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/r_total_0_add/add_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/r_total_add/add_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/r_total_add/add_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/r_total_add/add_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/min_rgb_max/less_than/mod_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/min_rgb_max/less_than/mod_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_color_tb/mod/min_rgb_max/less_than/mod_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 115 ns  Iteration: 4  Process: /get_pixel_color_tb/mod/normalize_normal/mod/dot/add_xy/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /media/koops/VIVADO/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 115 ns  Iteration: 4  Process: /get_pixel_color_tb/mod/genblk1[0].ray_dir_normalize/mod/dot/add_xy/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /media/koops/VIVADO/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 115 ns  Iteration: 4  Process: /get_pixel_color_tb/mod/genblk1[1].ray_dir_normalize/mod/dot/add_xy/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /media/koops/VIVADO/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 115 ns  Iteration: 4  Process: /get_pixel_color_tb/mod/genblk1[2].ray_dir_normalize/mod/dot/add_xy/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /media/koops/VIVADO/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 335 ns  Iteration: 4  Process: /get_pixel_color_tb/mod/normal_sub/sub_z/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /media/koops/VIVADO/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
SHOULD_RENDER? 0
SHOULD_RENDER? 1
LIGHT_INTENSE 00111110011001001111010101001001 00111110111001001111010101001001 00111110011001001111010101001001
LIGHT_INTENSE 00111110010100111101111001100100 00111110110100111101111001100100 00111110010100111101111001100100
ORI-RGB-0 SCALE0 3e64f549 3f400000 3e64fd14
ORI-RGB-0 SCALE0 3e53de64 3f36fe4b 3e53e618
ORI-RGB-1 3f793d52 00000000 00000000
ORI-RGB-1 3f6bf5e4 00000000 00000000
ORI-RGB-2 3f993e4c 00000000 00000000
ORI-RGB-2 3f9077b5 00000000 00000000
SHOULD_RENDER_DELAY? 0
RGB 00111111100110010011111001001100 00000000000000000000000000000000 00000000000000000000000000000000
OUTPUT         250: 00111111100110010011111001001100 00000000000000000000000000000000 00000000000000000000000000000000
SHOULD_RENDER_DELAY? 1
RGB 00111111100100000111011110110101 00000000000000000000000000000000 00000000000000000000000000000000
OUTPUT         251: 00111111100100000111011110110101 00111111100100000111011110110101 00111111100100000111011110110101
relaunch_sim: Time (s): cpu = 00:01:59 ; elapsed = 00:00:49 . Memory (MB): peak = 8745.355 ; gain = 0.000 ; free physical = 5691 ; free virtual = 10002
close_sim
INFO: [Simtcl 6-16] Simulation closed
set_property SOURCE_SET sources_1 [get_filesets float_test]
add_files -fileset float_test -norecurse /media/koops/VIVADO/huah_cubed_3drender/sim/get_pixel_rgb_formatted_tb.sv
update_compile_order -fileset float_test
set_property top get_pixel_rgb_formatted_tb [get_filesets float_test]
set_property top_lib xil_defaultlib [get_filesets float_test]
update_compile_order -fileset float_test
launch_simulation -simset [get_filesets float_test ]
Command: launch_simulation  -simset float_test
INFO: [Vivado 12-12493] Simulation top is 'get_pixel_rgb_formatted_tb'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/media/koops/VIVADO/float_ip/float_testing_vivado/float_testing_vivado.sim/float_test/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'float_test'
INFO: [SIM-utils-72] Using boost library from '/media/koops/VIVADO/Vivado/2022.1/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/media/koops/VIVADO/Vivado/2022.1/data/xsim/xsim.ini' copied to run dir:'/media/koops/VIVADO/float_ip/float_testing_vivado/float_testing_vivado.sim/float_test/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'get_pixel_rgb_formatted_tb' in fileset 'float_test'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'float_test'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/media/koops/VIVADO/float_ip/float_testing_vivado/float_testing_vivado.sim/float_test/behav/xsim'
xvlog --incr --relax -L uvm -prj get_pixel_rgb_formatted_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/media/koops/VIVADO/huah_cubed_3drender/sim/get_pixel_rgb_formatted_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module get_pixel_rgb_formatted_tb
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/media/koops/VIVADO/float_ip/float_testing_vivado/float_testing_vivado.sim/float_test/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot get_pixel_rgb_formatted_tb_behav xil_defaultlib.get_pixel_rgb_formatted_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2022.1
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /media/koops/VIVADO/Vivado/2022.1/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot get_pixel_rgb_formatted_tb_behav xil_defaultlib.get_pixel_rgb_formatted_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
ERROR: [VRFC 10-2063] Module <get_pixel_rgb_formatted> not found while processing module instance <mod> [/media/koops/VIVADO/huah_cubed_3drender/sim/get_pixel_rgb_formatted_tb.sv:75]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'/media/koops/VIVADO/float_ip/float_testing_vivado/float_testing_vivado.sim/float_test/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or '/media/koops/VIVADO/float_ip/float_testing_vivado/float_testing_vivado.sim/float_test/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
set_property SOURCE_SET sources_1 [get_filesets float_test]
add_files -fileset float_test -norecurse /media/koops/VIVADO/huah_cubed_3drender/src/get_pixel_rgb_formatted.sv
update_compile_order -fileset float_test
launch_simulation -simset [get_filesets float_test ]
Command: launch_simulation  -simset float_test
INFO: [Vivado 12-12493] Simulation top is 'get_pixel_rgb_formatted_tb'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/media/koops/VIVADO/float_ip/float_testing_vivado/float_testing_vivado.sim/float_test/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'float_test'
INFO: [SIM-utils-72] Using boost library from '/media/koops/VIVADO/Vivado/2022.1/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/media/koops/VIVADO/Vivado/2022.1/data/xsim/xsim.ini' copied to run dir:'/media/koops/VIVADO/float_ip/float_testing_vivado/float_testing_vivado.sim/float_test/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'get_pixel_rgb_formatted_tb' in fileset 'float_test'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'float_test'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/media/koops/VIVADO/float_ip/float_testing_vivado/float_testing_vivado.sim/float_test/behav/xsim'
xvlog --incr --relax -L uvm -prj get_pixel_rgb_formatted_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/media/koops/VIVADO/huah_cubed_3drender/src/float_functions.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vec_reciprocal_square_root
INFO: [VRFC 10-311] analyzing module vec_scale
INFO: [VRFC 10-311] analyzing module vec_add
INFO: [VRFC 10-311] analyzing module vec_divide
INFO: [VRFC 10-311] analyzing module vec_multiply
INFO: [VRFC 10-311] analyzing module vec_sub
INFO: [VRFC 10-311] analyzing module vec_dot
INFO: [VRFC 10-311] analyzing module vec_normalize
INFO: [VRFC 10-311] analyzing module float_less_than
INFO: [VRFC 10-311] analyzing module vec_less_than
INFO: [VRFC 10-311] analyzing module float_less_than_equal
INFO: [VRFC 10-311] analyzing module float_equals
INFO: [VRFC 10-311] analyzing module vec_comp
INFO: [VRFC 10-311] analyzing module vec_max
INFO: [VRFC 10-311] analyzing module vec_min
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/media/koops/VIVADO/huah_cubed_3drender/src/get_pixel_color.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module get_pixel_color
INFO: [VRFC 10-311] analyzing module get_pixel_color_should_draw_arrow
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/media/koops/VIVADO/huah_cubed_3drender/src/get_pixel_rgb_formatted.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module get_pixel_rgb_formatted
ERROR: [VRFC 10-2989] 'block_dir' is not declared [/media/koops/VIVADO/huah_cubed_3drender/src/get_pixel_rgb_formatted.sv:117]
ERROR: [VRFC 10-8530] module 'get_pixel_rgb_formatted' is ignored due to previous errors [/media/koops/VIVADO/huah_cubed_3drender/src/get_pixel_rgb_formatted.sv:10]
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'/media/koops/VIVADO/float_ip/float_testing_vivado/float_testing_vivado.sim/float_test/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or '/media/koops/VIVADO/float_ip/float_testing_vivado/float_testing_vivado.sim/float_test/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
set_property SOURCE_SET sources_1 [get_filesets float_test]
add_files -fileset float_test -norecurse /media/koops/VIVADO/huah_cubed_3drender/src/get_pixel_rgb_formatted.sv
WARNING: [filemgmt 56-12] File '/media/koops/VIVADO/huah_cubed_3drender/src/get_pixel_rgb_formatted.sv' cannot be added to the project because it already exists in the project, skipping this file
launch_simulation -simset [get_filesets float_test ]
Command: launch_simulation  -simset float_test
INFO: [Vivado 12-12493] Simulation top is 'get_pixel_rgb_formatted_tb'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/media/koops/VIVADO/float_ip/float_testing_vivado/float_testing_vivado.sim/float_test/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'float_test'
INFO: [SIM-utils-72] Using boost library from '/media/koops/VIVADO/Vivado/2022.1/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/media/koops/VIVADO/Vivado/2022.1/data/xsim/xsim.ini' copied to run dir:'/media/koops/VIVADO/float_ip/float_testing_vivado/float_testing_vivado.sim/float_test/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'get_pixel_rgb_formatted_tb' in fileset 'float_test'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'float_test'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/media/koops/VIVADO/float_ip/float_testing_vivado/float_testing_vivado.sim/float_test/behav/xsim'
xvlog --incr --relax -L uvm -prj get_pixel_rgb_formatted_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/media/koops/VIVADO/huah_cubed_3drender/src/float_functions.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vec_reciprocal_square_root
INFO: [VRFC 10-311] analyzing module vec_scale
INFO: [VRFC 10-311] analyzing module vec_add
INFO: [VRFC 10-311] analyzing module vec_divide
INFO: [VRFC 10-311] analyzing module vec_multiply
INFO: [VRFC 10-311] analyzing module vec_sub
INFO: [VRFC 10-311] analyzing module vec_dot
INFO: [VRFC 10-311] analyzing module vec_normalize
INFO: [VRFC 10-311] analyzing module float_less_than
INFO: [VRFC 10-311] analyzing module vec_less_than
INFO: [VRFC 10-311] analyzing module float_less_than_equal
INFO: [VRFC 10-311] analyzing module float_equals
INFO: [VRFC 10-311] analyzing module vec_comp
INFO: [VRFC 10-311] analyzing module vec_max
INFO: [VRFC 10-311] analyzing module vec_min
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/media/koops/VIVADO/huah_cubed_3drender/src/get_pixel_color.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module get_pixel_color
INFO: [VRFC 10-311] analyzing module get_pixel_color_should_draw_arrow
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/media/koops/VIVADO/huah_cubed_3drender/src/get_pixel_rgb_formatted.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module get_pixel_rgb_formatted
ERROR: [VRFC 10-2989] 'block_dir' is not declared [/media/koops/VIVADO/huah_cubed_3drender/src/get_pixel_rgb_formatted.sv:117]
ERROR: [VRFC 10-8530] module 'get_pixel_rgb_formatted' is ignored due to previous errors [/media/koops/VIVADO/huah_cubed_3drender/src/get_pixel_rgb_formatted.sv:10]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'/media/koops/VIVADO/float_ip/float_testing_vivado/float_testing_vivado.sim/float_test/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or '/media/koops/VIVADO/float_ip/float_testing_vivado/float_testing_vivado.sim/float_test/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation -simset [get_filesets float_test ]
Command: launch_simulation  -simset float_test
INFO: [Vivado 12-12493] Simulation top is 'get_pixel_rgb_formatted_tb'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/media/koops/VIVADO/float_ip/float_testing_vivado/float_testing_vivado.sim/float_test/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'float_test'
INFO: [SIM-utils-72] Using boost library from '/media/koops/VIVADO/Vivado/2022.1/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/media/koops/VIVADO/Vivado/2022.1/data/xsim/xsim.ini' copied to run dir:'/media/koops/VIVADO/float_ip/float_testing_vivado/float_testing_vivado.sim/float_test/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'get_pixel_rgb_formatted_tb' in fileset 'float_test'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'float_test'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/media/koops/VIVADO/float_ip/float_testing_vivado/float_testing_vivado.sim/float_test/behav/xsim'
xvlog --incr --relax -L uvm -prj get_pixel_rgb_formatted_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/media/koops/VIVADO/huah_cubed_3drender/src/float_functions.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vec_reciprocal_square_root
INFO: [VRFC 10-311] analyzing module vec_scale
INFO: [VRFC 10-311] analyzing module vec_add
INFO: [VRFC 10-311] analyzing module vec_divide
INFO: [VRFC 10-311] analyzing module vec_multiply
INFO: [VRFC 10-311] analyzing module vec_sub
INFO: [VRFC 10-311] analyzing module vec_dot
INFO: [VRFC 10-311] analyzing module vec_normalize
INFO: [VRFC 10-311] analyzing module float_less_than
INFO: [VRFC 10-311] analyzing module vec_less_than
INFO: [VRFC 10-311] analyzing module float_less_than_equal
INFO: [VRFC 10-311] analyzing module float_equals
INFO: [VRFC 10-311] analyzing module vec_comp
INFO: [VRFC 10-311] analyzing module vec_max
INFO: [VRFC 10-311] analyzing module vec_min
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/media/koops/VIVADO/huah_cubed_3drender/src/get_pixel_color.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module get_pixel_color
INFO: [VRFC 10-311] analyzing module get_pixel_color_should_draw_arrow
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/media/koops/VIVADO/huah_cubed_3drender/src/get_pixel_rgb_formatted.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module get_pixel_rgb_formatted
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/media/koops/VIVADO/huah_cubed_3drender/sim/get_pixel_rgb_formatted_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module get_pixel_rgb_formatted_tb
xvhdl --incr --relax -prj get_pixel_rgb_formatted_tb_vhdl.prj
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/media/koops/VIVADO/float_ip/float_testing_vivado/float_testing_vivado.sim/float_test/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L xbip_utils_v3_0_10 -L axi_utils_v2_0_6 -L xbip_pipe_v3_0_6 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_dsp48_addsub_v3_0_6 -L xbip_dsp48_multadd_v3_0_6 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_18 -L floating_point_v7_1_14 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot get_pixel_rgb_formatted_tb_behav xil_defaultlib.get_pixel_rgb_formatted_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2022.1
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /media/koops/VIVADO/Vivado/2022.1/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L xbip_utils_v3_0_10 -L axi_utils_v2_0_6 -L xbip_pipe_v3_0_6 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_dsp48_addsub_v3_0_6 -L xbip_dsp48_multadd_v3_0_6 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_18 -L floating_point_v7_1_14 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot get_pixel_rgb_formatted_tb_behav xil_defaultlib.get_pixel_rgb_formatted_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
ERROR: [VRFC 10-3180] cannot find port 'block_dir' on this module [/media/koops/VIVADO/huah_cubed_3drender/sim/get_pixel_rgb_formatted_tb.sv:85]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'/media/koops/VIVADO/float_ip/float_testing_vivado/float_testing_vivado.sim/float_test/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or '/media/koops/VIVADO/float_ip/float_testing_vivado/float_testing_vivado.sim/float_test/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 8795.566 ; gain = 0.000 ; free physical = 5258 ; free virtual = 10078
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation -simset [get_filesets float_test ]
Command: launch_simulation  -simset float_test
INFO: [Vivado 12-12493] Simulation top is 'get_pixel_rgb_formatted_tb'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/media/koops/VIVADO/float_ip/float_testing_vivado/float_testing_vivado.sim/float_test/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'float_test'
INFO: [SIM-utils-72] Using boost library from '/media/koops/VIVADO/Vivado/2022.1/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/media/koops/VIVADO/Vivado/2022.1/data/xsim/xsim.ini' copied to run dir:'/media/koops/VIVADO/float_ip/float_testing_vivado/float_testing_vivado.sim/float_test/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'get_pixel_rgb_formatted_tb' in fileset 'float_test'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'float_test'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/media/koops/VIVADO/float_ip/float_testing_vivado/float_testing_vivado.sim/float_test/behav/xsim'
xvlog --incr --relax -L uvm -prj get_pixel_rgb_formatted_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/media/koops/VIVADO/huah_cubed_3drender/src/get_pixel_rgb_formatted.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module get_pixel_rgb_formatted
xvhdl --incr --relax -prj get_pixel_rgb_formatted_tb_vhdl.prj
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/media/koops/VIVADO/float_ip/float_testing_vivado/float_testing_vivado.sim/float_test/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L xbip_utils_v3_0_10 -L axi_utils_v2_0_6 -L xbip_pipe_v3_0_6 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_dsp48_addsub_v3_0_6 -L xbip_dsp48_multadd_v3_0_6 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_18 -L floating_point_v7_1_14 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot get_pixel_rgb_formatted_tb_behav xil_defaultlib.get_pixel_rgb_formatted_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2022.1
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /media/koops/VIVADO/Vivado/2022.1/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L xbip_utils_v3_0_10 -L axi_utils_v2_0_6 -L xbip_pipe_v3_0_6 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_dsp48_addsub_v3_0_6 -L xbip_dsp48_multadd_v3_0_6 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_18 -L floating_point_v7_1_14 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot get_pixel_rgb_formatted_tb_behav xil_defaultlib.get_pixel_rgb_formatted_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 10 differs from formal bit length 11 for port 'y_out' [/media/koops/VIVADO/huah_cubed_3drender/sim/get_pixel_rgb_formatted_tb.sv:98]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'r_out' [/media/koops/VIVADO/huah_cubed_3drender/sim/get_pixel_rgb_formatted_tb.sv:99]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'g_out' [/media/koops/VIVADO/huah_cubed_3drender/sim/get_pixel_rgb_formatted_tb.sv:100]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'b_out' [/media/koops/VIVADO/huah_cubed_3drender/sim/get_pixel_rgb_formatted_tb.sv:101]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'rgb_valid' [/media/koops/VIVADO/huah_cubed_3drender/sim/get_pixel_rgb_formatted_tb.sv:102]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package floating_point_v7_1_14.floating_point_v7_1_14_viv_comp
Compiling package ieee.numeric_std
Compiling package xbip_utils_v3_0_10.xbip_utils_v3_0_10_pkg
Compiling package axi_utils_v2_0_6.axi_utils_v2_0_6_pkg
Compiling package floating_point_v7_1_14.floating_point_v7_1_14_consts
Compiling package ieee.math_real
Compiling package floating_point_v7_1_14.floating_point_v7_1_14_exp_table...
Compiling package mult_gen_v12_0_18.mult_gen_v12_0_18_pkg
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_signed
Compiling package floating_point_v7_1_14.floating_point_v7_1_14_pkg
Compiling package floating_point_v7_1_14.flt_utils
Compiling package unisim.vcomponents
Compiling package mult_gen_v12_0_18.dsp_pkg
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv_comp
Compiling package floating_point_v7_1_14.flt_recipsqrt_sp_sqrt_r_rom
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=26,fast_input=true)...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=2,fast_input=true)\]
Compiling architecture xilinx of entity mult_gen_v12_0_18.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(alumodereg=0,carryinreg...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(a_input="CASCADE",bcasc...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.op_resize [\op_resize(ai_width=24,bi_width=...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.dsp [\dsp(c_xdevicefamily="artix7",c_...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.mult_gen_v12_0_18_viv [\mult_gen_v12_0_18_viv(c_verbosi...]
Compiling architecture rtl of entity floating_point_v7_1_14.fix_mult_xx [\fix_mult_xx(c_xdevicefamily="ar...]
Compiling architecture rtl of entity floating_point_v7_1_14.fix_mult [\fix_mult(c_xdevicefamily="artix...]
Compiling architecture muxcy_v of entity unisim.MUXCY [muxcy_default]
Compiling architecture xorcy_v of entity unisim.XORCY [xorcy_default]
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture fde_v of entity unisim.FDE [fde_default]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=7)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=8,fast_input=true)\]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=32,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=4,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_14.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(fast_input=true)\]
Compiling architecture rtl of entity floating_point_v7_1_14.special_detect [\special_detect(c_xdevicefamily=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [delay_default]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(length=4)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=2,length=4,fast_inp...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(length=4,fast_input=true)...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(length=6,fast_input=true)...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=4,length=4,fast_inp...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=8,length=4)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(length=2,fast_input=true)...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=3,fast_input=true)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=4,length=2,fast_inp...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=14)\]
Compiling architecture rtl of entity floating_point_v7_1_14.flt_mult_exp [\flt_mult_exp(c_xdevicefamily="a...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=8,length=2)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=8)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=11)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=12,length=2,fast_in...]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=12,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=8,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=14,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=25,length=0,fast_in...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=3,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=2,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture rtl of entity floating_point_v7_1_14.flt_round_bit [\flt_round_bit(c_xdevicefamily="...]
Compiling architecture rtl of entity floating_point_v7_1_14.renorm_and_round_logic [\renorm_and_round_logic(c_xdevic...]
Compiling architecture rtl of entity floating_point_v7_1_14.flt_mult_round [\flt_mult_round(c_xdevicefamily=...]
Compiling architecture synth of entity floating_point_v7_1_14.flt_dec_op_lat [\flt_dec_op_lat(c_xdevicefamily=...]
Compiling architecture rtl of entity floating_point_v7_1_14.flt_mult [\flt_mult(c_xdevicefamily="artix...]
Compiling module unisims_ver.x_lut1_mux2
Compiling module unisims_ver.LUT1
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture xilinx of entity floating_point_v7_1_14.floating_point_v7_1_14_viv [\floating_point_v7_1_14_viv(c_xd...]
Compiling architecture xilinx of entity floating_point_v7_1_14.floating_point_v7_1_14 [\floating_point_v7_1_14(c_xdevic...]
Compiling module xil_defaultlib.floating_point_multiply
Compiling module xil_defaultlib.vec_scale
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=7,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_14.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=24,length=2,fast_in...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=16)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(length=2)\]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(mask="11111111000000000...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=48,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=24,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=16,length=0)\]
Compiling architecture rtl of entity floating_point_v7_1_14.dsp48e1_wrapper [\dsp48e1_wrapper(c_part="xc7a100...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(length=3)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=13,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=27,length=0)\]
Compiling architecture synth of entity floating_point_v7_1_14.align_add_dsp48e1_sgl [\align_add_dsp48e1_sgl(c_xdevice...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000001111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000000000...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=27)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=5)\]
Compiling architecture rtl of entity floating_point_v7_1_14.lead_zero_encode_shift [\lead_zero_encode_shift(ab_fw=24...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=4)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=3)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111110010101001011...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00010001010111110000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11101110101000001111...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=2,length=2)\]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=2,adreg=0,areg...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=25,length=0)\]
Compiling architecture rtl of entity floating_point_v7_1_14.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=24,c_wi...]
Compiling architecture rtl of entity floating_point_v7_1_14.norm_and_round_dsp48e1_sgl [\norm_and_round_dsp48e1_sgl(c_mu...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10011001100110011001...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111000000001111...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=9,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=9)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=9,length=5)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=10)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=4,fast_input=true)\]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_14.compare_gt [\compare_gt(c_xdevicefamily="art...]
Compiling architecture synth of entity floating_point_v7_1_14.compare [\compare(c_xdevicefamily="artix7...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=2,length=8,fast_inp...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(length=9,fast_input=true)...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(length=8,fast_input=true)...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(length=3,fast_input=true)...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=2,length=0,fast_inp...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=12)\]
Compiling architecture rtl of entity floating_point_v7_1_14.flt_add_exp_sp [\flt_add_exp_sp(c_xdevicefamily=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=23)\]
Compiling architecture synth of entity floating_point_v7_1_14.flt_dec_op [\flt_dec_op(c_xdevicefamily="art...]
Compiling architecture rtl of entity floating_point_v7_1_14.flt_add_dsp [\flt_add_dsp(c_xdevicefamily="ar...]
Compiling architecture rtl of entity floating_point_v7_1_14.flt_add [\flt_add(c_xdevicefamily="artix7...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture xilinx of entity floating_point_v7_1_14.floating_point_v7_1_14_viv [\floating_point_v7_1_14_viv(c_xd...]
Compiling architecture xilinx of entity floating_point_v7_1_14.floating_point_v7_1_14 [\floating_point_v7_1_14(c_xdevic...]
Compiling module xil_defaultlib.floating_point_sub
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_14.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_14.compare_ne_im [\compare_ne_im(c_xdevicefamily="...]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_14.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=11,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_14.compare_eq [\compare_eq(c_xdevicefamily="art...]
Compiling architecture rtl of entity floating_point_v7_1_14.fp_cmp [\fp_cmp(c_xdevicefamily="artix7"...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture xilinx of entity floating_point_v7_1_14.floating_point_v7_1_14_viv [\floating_point_v7_1_14_viv(c_xd...]
Compiling architecture xilinx of entity floating_point_v7_1_14.floating_point_v7_1_14 [\floating_point_v7_1_14(c_xdevic...]
Compiling module xil_defaultlib.floating_point_lte
Compiling module xil_defaultlib.float_less_than_equal
Compiling module xil_defaultlib.vec_sub
Compiling architecture rtl of entity floating_point_v7_1_14.flt_add [\flt_add(c_xdevicefamily="artix7...]
Compiling architecture xilinx of entity floating_point_v7_1_14.floating_point_v7_1_14_viv [\floating_point_v7_1_14_viv(c_xd...]
Compiling architecture xilinx of entity floating_point_v7_1_14.floating_point_v7_1_14 [\floating_point_v7_1_14(c_xdevic...]
Compiling module xil_defaultlib.floating_point_add
Compiling architecture xilinx of entity floating_point_v7_1_14.floating_point_v7_1_14_viv [\floating_point_v7_1_14_viv(c_xd...]
Compiling architecture xilinx of entity floating_point_v7_1_14.floating_point_v7_1_14 [\floating_point_v7_1_14(c_xdevic...]
Compiling module xil_defaultlib.floating_point_lt
Compiling module xil_defaultlib.float_less_than
Compiling module xil_defaultlib.get_pixel_color_should_draw_arro...
Compiling module xil_defaultlib.vec_add
Compiling module xil_defaultlib.vec_dot
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(length=25)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=8,length=13)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=28)\]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(alumodereg=0,bcascreg=2...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=10,length=0)\]
Compiling architecture rtl of entity floating_point_v7_1_14.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=10,b_wi...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.op_resize [\op_resize(ai_width=10,bi_width=...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.dsp [\dsp(c_xdevicefamily="artix7",c_...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.mult_gen_v12_0_18_viv [\mult_gen_v12_0_18_viv(c_verbosi...]
Compiling architecture synth of entity floating_point_v7_1_14.flt_recip_approx [\flt_recip_approx(c_xdevicefamil...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=7,length=4)\]
Compiling architecture xilinx of entity mult_gen_v12_0_18.op_resize [\op_resize(ai_width=8,bi_width=8...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.dsp [\dsp(c_xdevicefamily="artix7",c_...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.mult_gen_v12_0_18_viv [\mult_gen_v12_0_18_viv(c_verbosi...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=8,length=3)\]
Compiling architecture synth of entity floating_point_v7_1_14.flt_recip_nr [\flt_recip_nr(c_xdevicefamily="a...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=23,length=12)\]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(alumodereg=0,carryinreg...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.op_resize [\op_resize(ai_width=25,bi_width=...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.dsp [\dsp(c_xdevicefamily="artix7",c_...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=34)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=34,length=0)\]
Compiling architecture synth of entity floating_point_v7_1_14.multadd [\multadd(c_xdevicefamily="artix7...]
Compiling architecture synth of entity floating_point_v7_1_14.flt_recip_reduction_calc [\flt_recip_reduction_calc(c_xdev...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.op_resize [\op_resize(ai_width=8,bi_width=8...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.dsp [\dsp(c_xdevicefamily="artix7",c_...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.mult_gen_v12_0_18_viv [\mult_gen_v12_0_18_viv(c_verbosi...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(adreg=0,alumodereg=0,ca...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=18,length=0)\]
Compiling architecture rtl of entity floating_point_v7_1_14.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=25,b_wi...]
Compiling architecture synth of entity floating_point_v7_1_14.multadd [\multadd(c_xdevicefamily="artix7...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=7,length=3)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=8,length=6)\]
Compiling architecture rtl of entity floating_point_v7_1_14.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=25,b_wi...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=26)\]
Compiling architecture synth of entity floating_point_v7_1_14.multadd [\multadd(c_xdevicefamily="artix7...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=22,length=10,fast_i...]
Compiling architecture synth of entity floating_point_v7_1_14.flt_recip_eval [\flt_recip_eval(c_xdevicefamily=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=23,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=46,fast_input=true)...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(alumodereg=0,a_input="C...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.op_resize [\op_resize(ai_width=29,bi_width=...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.dsp [\dsp(c_xdevicefamily="artix7",c_...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=46)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=11,length=4,fast_in...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=57,length=0)\]
Compiling architecture synth of entity floating_point_v7_1_14.multadd [\multadd(c_xdevicefamily="artix7...]
Compiling architecture synth of entity floating_point_v7_1_14.flt_recip_postprocess [\flt_recip_postprocess(c_xdevice...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=9,length=30)\]
Compiling architecture rtl of entity floating_point_v7_1_14.special_detect [\special_detect(c_xdevicefamily=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=2,length=29,fast_in...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(length=29,fast_input=true...]
Compiling architecture synth of entity floating_point_v7_1_14.flt_recip_specialcase [\flt_recip_specialcase(c_xdevice...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=2)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=32)\]
Compiling architecture synth of entity floating_point_v7_1_14.flt_recip_recomb [\flt_recip_recomb(c_xdevicefamil...]
Compiling architecture synth of entity floating_point_v7_1_14.flt_recip [\flt_recip(c_xdevicefamily="arti...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture xilinx of entity floating_point_v7_1_14.floating_point_v7_1_14_viv [\floating_point_v7_1_14_viv(c_xd...]
Compiling architecture xilinx of entity floating_point_v7_1_14.floating_point_v7_1_14 [\floating_point_v7_1_14(c_xdevic...]
Compiling module xil_defaultlib.floating_point_re_sqrt
Compiling module xil_defaultlib.vec_reciprocal_square_root
Compiling module xil_defaultlib.vec_normalize
Compiling module xil_defaultlib.vec_multiply
Compiling module xil_defaultlib.vec_less_than
Compiling module xil_defaultlib.vec_max
Compiling module xil_defaultlib.get_pixel_color_default
Compiling module xil_defaultlib.vec_comp
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="ki...]
Compiling architecture synth of entity floating_point_v7_1_14.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture rtl of entity floating_point_v7_1_14.special_detect [\special_detect(a_fw=24)(1,7)\]
Compiling architecture rtl of entity floating_point_v7_1_14.delay_s [\delay_s(width=10)\]
Compiling architecture muxf7_v of entity unisim.MUXF7 [muxf7_default]
Compiling architecture muxf8_v of entity unisim.MUXF8 [muxf8_default]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=6,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_14.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture rtl of entity floating_point_v7_1_14.zero_det_sel [\zero_det_sel(c_xdevicefamily="a...]
Compiling architecture rtl of entity floating_point_v7_1_14.shift_msb_first [\shift_msb_first(a_width=24,resu...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=33,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_14.flt_to_fix_conv [\flt_to_fix_conv(c_xdevicefamily...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture xilinx of entity floating_point_v7_1_14.floating_point_v7_1_14_viv [\floating_point_v7_1_14_viv(c_xd...]
Compiling architecture xilinx of entity floating_point_v7_1_14.floating_point_v7_1_14 [\floating_point_v7_1_14(c_xdevic...]
Compiling module xil_defaultlib.floating_point_float_to_sint32
Compiling module xil_defaultlib.get_pixel_rgb_formatted
Compiling module xil_defaultlib.get_pixel_rgb_formatted_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot get_pixel_rgb_formatted_tb_behav
execute_script: Time (s): cpu = 00:01:49 ; elapsed = 00:00:39 . Memory (MB): peak = 8803.570 ; gain = 0.000 ; free physical = 5190 ; free virtual = 10057
INFO: [USF-XSim-69] 'elaborate' step finished in '39' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/media/koops/VIVADO/float_ip/float_testing_vivado/float_testing_vivado.sim/float_test/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "get_pixel_rgb_formatted_tb_behav -key {Behavioral:float_test:Functional:get_pixel_rgb_formatted_tb} -tclbatch {get_pixel_rgb_formatted_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source get_pixel_rgb_formatted_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 4000 ns
Starting Sim
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_rgb_formatted_tb/mod/get_pixel_color/ray_vec_scale/mult_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_rgb_formatted_tb/mod/get_pixel_color/ray_vec_scale/mult_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_rgb_formatted_tb/mod/get_pixel_color/ray_vec_scale/mult_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_rgb_formatted_tb/mod/get_pixel_color/should_render_arrow_mod/scaled_sub_0_sub/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_rgb_formatted_tb/mod/get_pixel_color/should_render_arrow_mod/scaled_sub_1_sub/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_rgb_formatted_tb/mod/get_pixel_color/should_render_arrow_mod/scaled_sub_comp_lte/mod/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_rgb_formatted_tb/mod/get_pixel_color/should_render_arrow_mod/block_pos_normalized_sub/sub_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_rgb_formatted_tb/mod/get_pixel_color/should_render_arrow_mod/block_pos_normalized_sub/sub_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_rgb_formatted_tb/mod/get_pixel_color/should_render_arrow_mod/block_pos_normalized_sub/sub_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_rgb_formatted_tb/mod/get_pixel_color/should_render_arrow_mod/add_a_ray/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_rgb_formatted_tb/mod/get_pixel_color/should_render_arrow_mod/add_a_block/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_rgb_formatted_tb/mod/get_pixel_color/should_render_arrow_mod/sub_c_ray/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_rgb_formatted_tb/mod/get_pixel_color/should_render_arrow_mod/sub_a_block/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_rgb_formatted_tb/mod/get_pixel_color/should_render_arrow_mod/add_ud_0/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_rgb_formatted_tb/mod/get_pixel_color/should_render_arrow_mod/add_ud_1/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_rgb_formatted_tb/mod/get_pixel_color/should_render_arrow_mod/add_lr_0/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_rgb_formatted_tb/mod/get_pixel_color/should_render_arrow_mod/add_lr_1/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_rgb_formatted_tb/mod/get_pixel_color/should_render_arrow_mod/lt_region_a/mod/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_rgb_formatted_tb/mod/get_pixel_color/should_render_arrow_mod/lt_region_c/mod/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_rgb_formatted_tb/mod/get_pixel_color/should_render_arrow_mod/lt_ud_0/mod/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_rgb_formatted_tb/mod/get_pixel_color/should_render_arrow_mod/lt_ud_1/mod/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_rgb_formatted_tb/mod/get_pixel_color/should_render_arrow_mod/lt_lr_0/mod/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_rgb_formatted_tb/mod/get_pixel_color/should_render_arrow_mod/lt_lr_1/mod/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_rgb_formatted_tb/mod/get_pixel_color/should_render_arrow_mod/x_ray_block_less_than_lt/mod/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_rgb_formatted_tb/mod/get_pixel_color/should_render_arrow_mod/y_ray_block_less_than_lt/mod/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_rgb_formatted_tb/mod/get_pixel_color/new_origin_add/add_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_rgb_formatted_tb/mod/get_pixel_color/new_origin_add/add_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_rgb_formatted_tb/mod/get_pixel_color/new_origin_add/add_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_rgb_formatted_tb/mod/get_pixel_color/normal_sub/sub_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_rgb_formatted_tb/mod/get_pixel_color/normal_sub/sub_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_rgb_formatted_tb/mod/get_pixel_color/normal_sub/sub_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_rgb_formatted_tb/mod/get_pixel_color/normalize_normal/mod/dot/mult_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_rgb_formatted_tb/mod/get_pixel_color/normalize_normal/mod/dot/mult_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_rgb_formatted_tb/mod/get_pixel_color/normalize_normal/mod/dot/mult_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_rgb_formatted_tb/mod/get_pixel_color/normalize_normal/mod/dot/add_xy/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_rgb_formatted_tb/mod/get_pixel_color/normalize_normal/mod/dot/add_z0/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_rgb_formatted_tb/mod/get_pixel_color/normalize_normal/mod/dot/add_xyz/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_rgb_formatted_tb/mod/get_pixel_color/normalize_normal/mod/mod/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_rgb_formatted_tb/mod/get_pixel_color/normalize_normal/mod2/mult_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_rgb_formatted_tb/mod/get_pixel_color/normalize_normal/mod2/mult_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_rgb_formatted_tb/mod/get_pixel_color/normalize_normal/mod2/mult_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_rgb_formatted_tb/mod/get_pixel_color/genblk1[0].dist_sub/sub_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_rgb_formatted_tb/mod/get_pixel_color/genblk1[0].dist_sub/sub_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_rgb_formatted_tb/mod/get_pixel_color/genblk1[0].dist_sub/sub_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_rgb_formatted_tb/mod/get_pixel_color/genblk1[0].ray_dir_normalize/mod/dot/mult_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_rgb_formatted_tb/mod/get_pixel_color/genblk1[0].ray_dir_normalize/mod/dot/mult_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_rgb_formatted_tb/mod/get_pixel_color/genblk1[0].ray_dir_normalize/mod/dot/mult_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_rgb_formatted_tb/mod/get_pixel_color/genblk1[0].ray_dir_normalize/mod/dot/add_xy/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_rgb_formatted_tb/mod/get_pixel_color/genblk1[0].ray_dir_normalize/mod/dot/add_z0/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_rgb_formatted_tb/mod/get_pixel_color/genblk1[0].ray_dir_normalize/mod/dot/add_xyz/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_rgb_formatted_tb/mod/get_pixel_color/genblk1[0].ray_dir_normalize/mod/mod/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_rgb_formatted_tb/mod/get_pixel_color/genblk1[0].ray_dir_normalize/mod2/mult_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_rgb_formatted_tb/mod/get_pixel_color/genblk1[0].ray_dir_normalize/mod2/mult_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_rgb_formatted_tb/mod/get_pixel_color/genblk1[0].ray_dir_normalize/mod2/mult_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_rgb_formatted_tb/mod/get_pixel_color/genblk1[0].lambert_dot/mult_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_rgb_formatted_tb/mod/get_pixel_color/genblk1[0].lambert_dot/mult_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_rgb_formatted_tb/mod/get_pixel_color/genblk1[0].lambert_dot/mult_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_rgb_formatted_tb/mod/get_pixel_color/genblk1[0].lambert_dot/add_xy/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_rgb_formatted_tb/mod/get_pixel_color/genblk1[0].lambert_dot/add_z0/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_rgb_formatted_tb/mod/get_pixel_color/genblk1[0].lambert_dot/add_xyz/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_rgb_formatted_tb/mod/get_pixel_color/genblk1[0].light_intense_mat_mult_multiply/multiply_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_rgb_formatted_tb/mod/get_pixel_color/genblk1[0].light_intense_mat_mult_multiply/multiply_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_rgb_formatted_tb/mod/get_pixel_color/genblk1[0].light_intense_mat_mult_multiply/multiply_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_rgb_formatted_tb/mod/get_pixel_color/genblk1[0].lambert_scale_multiply/multiply_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_rgb_formatted_tb/mod/get_pixel_color/genblk1[0].lambert_scale_multiply/multiply_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_rgb_formatted_tb/mod/get_pixel_color/genblk1[0].lambert_scale_multiply/multiply_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_rgb_formatted_tb/mod/get_pixel_color/genblk1[1].dist_sub/sub_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_rgb_formatted_tb/mod/get_pixel_color/genblk1[1].dist_sub/sub_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_rgb_formatted_tb/mod/get_pixel_color/genblk1[1].dist_sub/sub_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_rgb_formatted_tb/mod/get_pixel_color/genblk1[1].ray_dir_normalize/mod/dot/mult_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_rgb_formatted_tb/mod/get_pixel_color/genblk1[1].ray_dir_normalize/mod/dot/mult_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_rgb_formatted_tb/mod/get_pixel_color/genblk1[1].ray_dir_normalize/mod/dot/mult_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_rgb_formatted_tb/mod/get_pixel_color/genblk1[1].ray_dir_normalize/mod/dot/add_xy/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_rgb_formatted_tb/mod/get_pixel_color/genblk1[1].ray_dir_normalize/mod/dot/add_z0/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_rgb_formatted_tb/mod/get_pixel_color/genblk1[1].ray_dir_normalize/mod/dot/add_xyz/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_rgb_formatted_tb/mod/get_pixel_color/genblk1[1].ray_dir_normalize/mod/mod/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_rgb_formatted_tb/mod/get_pixel_color/genblk1[1].ray_dir_normalize/mod2/mult_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_rgb_formatted_tb/mod/get_pixel_color/genblk1[1].ray_dir_normalize/mod2/mult_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_rgb_formatted_tb/mod/get_pixel_color/genblk1[1].ray_dir_normalize/mod2/mult_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_rgb_formatted_tb/mod/get_pixel_color/genblk1[1].lambert_dot/mult_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_rgb_formatted_tb/mod/get_pixel_color/genblk1[1].lambert_dot/mult_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_rgb_formatted_tb/mod/get_pixel_color/genblk1[1].lambert_dot/mult_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_rgb_formatted_tb/mod/get_pixel_color/genblk1[1].lambert_dot/add_xy/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_rgb_formatted_tb/mod/get_pixel_color/genblk1[1].lambert_dot/add_z0/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_rgb_formatted_tb/mod/get_pixel_color/genblk1[1].lambert_dot/add_xyz/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_rgb_formatted_tb/mod/get_pixel_color/genblk1[1].light_intense_mat_mult_multiply/multiply_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_rgb_formatted_tb/mod/get_pixel_color/genblk1[1].light_intense_mat_mult_multiply/multiply_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_rgb_formatted_tb/mod/get_pixel_color/genblk1[1].light_intense_mat_mult_multiply/multiply_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_rgb_formatted_tb/mod/get_pixel_color/genblk1[1].lambert_scale_multiply/multiply_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_rgb_formatted_tb/mod/get_pixel_color/genblk1[1].lambert_scale_multiply/multiply_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_rgb_formatted_tb/mod/get_pixel_color/genblk1[1].lambert_scale_multiply/multiply_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_rgb_formatted_tb/mod/get_pixel_color/genblk1[2].dist_sub/sub_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_rgb_formatted_tb/mod/get_pixel_color/genblk1[2].dist_sub/sub_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_rgb_formatted_tb/mod/get_pixel_color/genblk1[2].dist_sub/sub_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_rgb_formatted_tb/mod/get_pixel_color/genblk1[2].ray_dir_normalize/mod/dot/mult_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_rgb_formatted_tb/mod/get_pixel_color/genblk1[2].ray_dir_normalize/mod/dot/mult_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_rgb_formatted_tb/mod/get_pixel_color/genblk1[2].ray_dir_normalize/mod/dot/mult_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_rgb_formatted_tb/mod/get_pixel_color/genblk1[2].ray_dir_normalize/mod/dot/add_xy/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_rgb_formatted_tb/mod/get_pixel_color/genblk1[2].ray_dir_normalize/mod/dot/add_z0/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_rgb_formatted_tb/mod/get_pixel_color/genblk1[2].ray_dir_normalize/mod/dot/add_xyz/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_rgb_formatted_tb/mod/get_pixel_color/genblk1[2].ray_dir_normalize/mod/mod/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_rgb_formatted_tb/mod/get_pixel_color/genblk1[2].ray_dir_normalize/mod2/mult_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_rgb_formatted_tb/mod/get_pixel_color/genblk1[2].ray_dir_normalize/mod2/mult_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_rgb_formatted_tb/mod/get_pixel_color/genblk1[2].ray_dir_normalize/mod2/mult_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_rgb_formatted_tb/mod/get_pixel_color/genblk1[2].lambert_dot/mult_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_rgb_formatted_tb/mod/get_pixel_color/genblk1[2].lambert_dot/mult_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_rgb_formatted_tb/mod/get_pixel_color/genblk1[2].lambert_dot/mult_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_rgb_formatted_tb/mod/get_pixel_color/genblk1[2].lambert_dot/add_xy/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_rgb_formatted_tb/mod/get_pixel_color/genblk1[2].lambert_dot/add_z0/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_rgb_formatted_tb/mod/get_pixel_color/genblk1[2].lambert_dot/add_xyz/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_rgb_formatted_tb/mod/get_pixel_color/genblk1[2].light_intense_mat_mult_multiply/multiply_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_rgb_formatted_tb/mod/get_pixel_color/genblk1[2].light_intense_mat_mult_multiply/multiply_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_rgb_formatted_tb/mod/get_pixel_color/genblk1[2].light_intense_mat_mult_multiply/multiply_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_rgb_formatted_tb/mod/get_pixel_color/genblk1[2].lambert_scale_multiply/multiply_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_rgb_formatted_tb/mod/get_pixel_color/genblk1[2].lambert_scale_multiply/multiply_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_rgb_formatted_tb/mod/get_pixel_color/genblk1[2].lambert_scale_multiply/multiply_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_rgb_formatted_tb/mod/get_pixel_color/r_total_0_add/add_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_rgb_formatted_tb/mod/get_pixel_color/r_total_0_add/add_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_rgb_formatted_tb/mod/get_pixel_color/r_total_0_add/add_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_rgb_formatted_tb/mod/get_pixel_color/r_total_add/add_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_rgb_formatted_tb/mod/get_pixel_color/r_total_add/add_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_rgb_formatted_tb/mod/get_pixel_color/r_total_add/add_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_rgb_formatted_tb/mod/get_pixel_color/min_rgb_max/less_than/mod_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_rgb_formatted_tb/mod/get_pixel_color/min_rgb_max/less_than/mod_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_rgb_formatted_tb/mod/get_pixel_color/min_rgb_max/less_than/mod_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_rgb_formatted_tb/mod/rgb_lt/mod_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_rgb_formatted_tb/mod/rgb_lt/mod_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_rgb_formatted_tb/mod/rgb_lt/mod_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_rgb_formatted_tb/mod/rgb_scaled_scale/mult_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_rgb_formatted_tb/mod/rgb_scaled_scale/mult_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_rgb_formatted_tb/mod/rgb_scaled_scale/mult_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_rgb_formatted_tb/mod/rgb_out_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_rgb_formatted_tb/mod/rgb_out_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_rgb_formatted_tb/mod/rgb_out_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 115 ns  Iteration: 4  Process: /get_pixel_rgb_formatted_tb/mod/get_pixel_color/normalize_normal/mod/dot/add_xy/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /media/koops/VIVADO/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 115 ns  Iteration: 4  Process: /get_pixel_rgb_formatted_tb/mod/get_pixel_color/genblk1[0].ray_dir_normalize/mod/dot/add_xy/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /media/koops/VIVADO/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 115 ns  Iteration: 4  Process: /get_pixel_rgb_formatted_tb/mod/get_pixel_color/genblk1[1].ray_dir_normalize/mod/dot/add_xy/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /media/koops/VIVADO/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 115 ns  Iteration: 4  Process: /get_pixel_rgb_formatted_tb/mod/get_pixel_color/genblk1[2].ray_dir_normalize/mod/dot/add_xy/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /media/koops/VIVADO/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
VALID_IN XY ( 100,   50)
VALID_IN XY ( 101,   50)
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 335 ns  Iteration: 4  Process: /get_pixel_rgb_formatted_tb/mod/get_pixel_color/normal_sub/sub_z/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /media/koops/VIVADO/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
OUTPUT         267: zzzzzzzzzzzzzzzzzzzzzzzzzzzz1111 zzzzzzzzzzzzzzzzzzzzzzzzzzzz0000 zzzzzzzzzzzzzzzzzzzzzzzzzzzz0000
OUTPUT XY  101   50
i:       268, RGB_VALID XY ( 101,   50)
OUTPUT         268: zzzzzzzzzzzzzzzzzzzzzzzzzzzz1111 zzzzzzzzzzzzzzzzzzzzzzzzzzzz1111 zzzzzzzzzzzzzzzzzzzzzzzzzzzz1111
OUTPUT XY  101   50
i:       269, RGB_VALID XY ( 101,   50)
xsim: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 8803.570 ; gain = 0.000 ; free physical = 5065 ; free virtual = 9939
INFO: [USF-XSim-96] XSim completed. Design snapshot 'get_pixel_rgb_formatted_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 4000 ns
launch_simulation: Time (s): cpu = 00:01:59 ; elapsed = 00:00:49 . Memory (MB): peak = 8803.570 ; gain = 0.000 ; free physical = 5065 ; free virtual = 9939
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation -simset [get_filesets float_test ]
Command: launch_simulation  -simset float_test
INFO: [Vivado 12-12493] Simulation top is 'get_pixel_rgb_formatted_tb'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/media/koops/VIVADO/float_ip/float_testing_vivado/float_testing_vivado.sim/float_test/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'float_test'
INFO: [SIM-utils-72] Using boost library from '/media/koops/VIVADO/Vivado/2022.1/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/media/koops/VIVADO/Vivado/2022.1/data/xsim/xsim.ini' copied to run dir:'/media/koops/VIVADO/float_ip/float_testing_vivado/float_testing_vivado.sim/float_test/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'get_pixel_rgb_formatted_tb' in fileset 'float_test'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'float_test'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/media/koops/VIVADO/float_ip/float_testing_vivado/float_testing_vivado.sim/float_test/behav/xsim'
xvlog --incr --relax -L uvm -prj get_pixel_rgb_formatted_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/media/koops/VIVADO/huah_cubed_3drender/src/float_functions.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vec_reciprocal_square_root
INFO: [VRFC 10-311] analyzing module vec_scale
INFO: [VRFC 10-311] analyzing module vec_add
INFO: [VRFC 10-311] analyzing module vec_divide
INFO: [VRFC 10-311] analyzing module vec_multiply
INFO: [VRFC 10-311] analyzing module vec_sub
INFO: [VRFC 10-311] analyzing module vec_dot
INFO: [VRFC 10-311] analyzing module vec_normalize
INFO: [VRFC 10-311] analyzing module float_less_than
INFO: [VRFC 10-311] analyzing module vec_less_than
INFO: [VRFC 10-311] analyzing module float_less_than_equal
INFO: [VRFC 10-311] analyzing module float_equals
INFO: [VRFC 10-311] analyzing module vec_comp
INFO: [VRFC 10-311] analyzing module vec_max
INFO: [VRFC 10-311] analyzing module vec_min
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/media/koops/VIVADO/huah_cubed_3drender/src/get_pixel_color.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module get_pixel_color
INFO: [VRFC 10-311] analyzing module get_pixel_color_should_draw_arrow
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/media/koops/VIVADO/huah_cubed_3drender/src/get_pixel_rgb_formatted.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module get_pixel_rgb_formatted
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/media/koops/VIVADO/huah_cubed_3drender/sim/get_pixel_rgb_formatted_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module get_pixel_rgb_formatted_tb
xvhdl --incr --relax -prj get_pixel_rgb_formatted_tb_vhdl.prj
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/media/koops/VIVADO/float_ip/float_testing_vivado/float_testing_vivado.sim/float_test/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L xbip_utils_v3_0_10 -L axi_utils_v2_0_6 -L xbip_pipe_v3_0_6 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_dsp48_addsub_v3_0_6 -L xbip_dsp48_multadd_v3_0_6 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_18 -L floating_point_v7_1_14 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot get_pixel_rgb_formatted_tb_behav xil_defaultlib.get_pixel_rgb_formatted_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2022.1
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /media/koops/VIVADO/Vivado/2022.1/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L xbip_utils_v3_0_10 -L axi_utils_v2_0_6 -L xbip_pipe_v3_0_6 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_dsp48_addsub_v3_0_6 -L xbip_dsp48_multadd_v3_0_6 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_18 -L floating_point_v7_1_14 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot get_pixel_rgb_formatted_tb_behav xil_defaultlib.get_pixel_rgb_formatted_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 10 differs from formal bit length 11 for port 'y_out' [/media/koops/VIVADO/huah_cubed_3drender/sim/get_pixel_rgb_formatted_tb.sv:98]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'r_out' [/media/koops/VIVADO/huah_cubed_3drender/sim/get_pixel_rgb_formatted_tb.sv:99]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'g_out' [/media/koops/VIVADO/huah_cubed_3drender/sim/get_pixel_rgb_formatted_tb.sv:100]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'b_out' [/media/koops/VIVADO/huah_cubed_3drender/sim/get_pixel_rgb_formatted_tb.sv:101]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'rgb_valid' [/media/koops/VIVADO/huah_cubed_3drender/sim/get_pixel_rgb_formatted_tb.sv:102]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package floating_point_v7_1_14.floating_point_v7_1_14_viv_comp
Compiling package ieee.numeric_std
Compiling package xbip_utils_v3_0_10.xbip_utils_v3_0_10_pkg
Compiling package axi_utils_v2_0_6.axi_utils_v2_0_6_pkg
Compiling package floating_point_v7_1_14.floating_point_v7_1_14_consts
Compiling package ieee.math_real
Compiling package floating_point_v7_1_14.floating_point_v7_1_14_exp_table...
Compiling package mult_gen_v12_0_18.mult_gen_v12_0_18_pkg
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_signed
Compiling package floating_point_v7_1_14.floating_point_v7_1_14_pkg
Compiling package floating_point_v7_1_14.flt_utils
Compiling package unisim.vcomponents
Compiling package mult_gen_v12_0_18.dsp_pkg
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv_comp
Compiling package floating_point_v7_1_14.flt_recipsqrt_sp_sqrt_r_rom
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=26,fast_input=true)...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=2,fast_input=true)\]
Compiling architecture xilinx of entity mult_gen_v12_0_18.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(alumodereg=0,carryinreg...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(a_input="CASCADE",bcasc...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.op_resize [\op_resize(ai_width=24,bi_width=...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.dsp [\dsp(c_xdevicefamily="artix7",c_...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.mult_gen_v12_0_18_viv [\mult_gen_v12_0_18_viv(c_verbosi...]
Compiling architecture rtl of entity floating_point_v7_1_14.fix_mult_xx [\fix_mult_xx(c_xdevicefamily="ar...]
Compiling architecture rtl of entity floating_point_v7_1_14.fix_mult [\fix_mult(c_xdevicefamily="artix...]
Compiling architecture muxcy_v of entity unisim.MUXCY [muxcy_default]
Compiling architecture xorcy_v of entity unisim.XORCY [xorcy_default]
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture fde_v of entity unisim.FDE [fde_default]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=7)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=8,fast_input=true)\]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=32,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=4,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_14.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(fast_input=true)\]
Compiling architecture rtl of entity floating_point_v7_1_14.special_detect [\special_detect(c_xdevicefamily=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [delay_default]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(length=4)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=2,length=4,fast_inp...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(length=4,fast_input=true)...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(length=6,fast_input=true)...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=4,length=4,fast_inp...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=8,length=4)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(length=2,fast_input=true)...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=3,fast_input=true)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=4,length=2,fast_inp...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=14)\]
Compiling architecture rtl of entity floating_point_v7_1_14.flt_mult_exp [\flt_mult_exp(c_xdevicefamily="a...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=8,length=2)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=8)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=11)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=12,length=2,fast_in...]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=12,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=8,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=14,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=25,length=0,fast_in...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=3,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=2,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture rtl of entity floating_point_v7_1_14.flt_round_bit [\flt_round_bit(c_xdevicefamily="...]
Compiling architecture rtl of entity floating_point_v7_1_14.renorm_and_round_logic [\renorm_and_round_logic(c_xdevic...]
Compiling architecture rtl of entity floating_point_v7_1_14.flt_mult_round [\flt_mult_round(c_xdevicefamily=...]
Compiling architecture synth of entity floating_point_v7_1_14.flt_dec_op_lat [\flt_dec_op_lat(c_xdevicefamily=...]
Compiling architecture rtl of entity floating_point_v7_1_14.flt_mult [\flt_mult(c_xdevicefamily="artix...]
Compiling module unisims_ver.x_lut1_mux2
Compiling module unisims_ver.LUT1
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture xilinx of entity floating_point_v7_1_14.floating_point_v7_1_14_viv [\floating_point_v7_1_14_viv(c_xd...]
Compiling architecture xilinx of entity floating_point_v7_1_14.floating_point_v7_1_14 [\floating_point_v7_1_14(c_xdevic...]
Compiling module xil_defaultlib.floating_point_multiply
Compiling module xil_defaultlib.vec_scale
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=7,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_14.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=24,length=2,fast_in...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=16)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(length=2)\]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(mask="11111111000000000...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=48,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=24,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=16,length=0)\]
Compiling architecture rtl of entity floating_point_v7_1_14.dsp48e1_wrapper [\dsp48e1_wrapper(c_part="xc7a100...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(length=3)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=13,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=27,length=0)\]
Compiling architecture synth of entity floating_point_v7_1_14.align_add_dsp48e1_sgl [\align_add_dsp48e1_sgl(c_xdevice...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000001111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000000000...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=27)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=5)\]
Compiling architecture rtl of entity floating_point_v7_1_14.lead_zero_encode_shift [\lead_zero_encode_shift(ab_fw=24...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=4)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=3)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111110010101001011...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00010001010111110000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11101110101000001111...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=2,length=2)\]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=2,adreg=0,areg...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=25,length=0)\]
Compiling architecture rtl of entity floating_point_v7_1_14.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=24,c_wi...]
Compiling architecture rtl of entity floating_point_v7_1_14.norm_and_round_dsp48e1_sgl [\norm_and_round_dsp48e1_sgl(c_mu...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10011001100110011001...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111000000001111...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=9,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=9)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=9,length=5)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=10)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=4,fast_input=true)\]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_14.compare_gt [\compare_gt(c_xdevicefamily="art...]
Compiling architecture synth of entity floating_point_v7_1_14.compare [\compare(c_xdevicefamily="artix7...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=2,length=8,fast_inp...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(length=9,fast_input=true)...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(length=8,fast_input=true)...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(length=3,fast_input=true)...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=2,length=0,fast_inp...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=12)\]
Compiling architecture rtl of entity floating_point_v7_1_14.flt_add_exp_sp [\flt_add_exp_sp(c_xdevicefamily=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=23)\]
Compiling architecture synth of entity floating_point_v7_1_14.flt_dec_op [\flt_dec_op(c_xdevicefamily="art...]
Compiling architecture rtl of entity floating_point_v7_1_14.flt_add_dsp [\flt_add_dsp(c_xdevicefamily="ar...]
Compiling architecture rtl of entity floating_point_v7_1_14.flt_add [\flt_add(c_xdevicefamily="artix7...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture xilinx of entity floating_point_v7_1_14.floating_point_v7_1_14_viv [\floating_point_v7_1_14_viv(c_xd...]
Compiling architecture xilinx of entity floating_point_v7_1_14.floating_point_v7_1_14 [\floating_point_v7_1_14(c_xdevic...]
Compiling module xil_defaultlib.floating_point_sub
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_14.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_14.compare_ne_im [\compare_ne_im(c_xdevicefamily="...]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_14.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=11,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_14.compare_eq [\compare_eq(c_xdevicefamily="art...]
Compiling architecture rtl of entity floating_point_v7_1_14.fp_cmp [\fp_cmp(c_xdevicefamily="artix7"...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture xilinx of entity floating_point_v7_1_14.floating_point_v7_1_14_viv [\floating_point_v7_1_14_viv(c_xd...]
Compiling architecture xilinx of entity floating_point_v7_1_14.floating_point_v7_1_14 [\floating_point_v7_1_14(c_xdevic...]
Compiling module xil_defaultlib.floating_point_lte
Compiling module xil_defaultlib.float_less_than_equal
Compiling module xil_defaultlib.vec_sub
Compiling architecture rtl of entity floating_point_v7_1_14.flt_add [\flt_add(c_xdevicefamily="artix7...]
Compiling architecture xilinx of entity floating_point_v7_1_14.floating_point_v7_1_14_viv [\floating_point_v7_1_14_viv(c_xd...]
Compiling architecture xilinx of entity floating_point_v7_1_14.floating_point_v7_1_14 [\floating_point_v7_1_14(c_xdevic...]
Compiling module xil_defaultlib.floating_point_add
Compiling architecture xilinx of entity floating_point_v7_1_14.floating_point_v7_1_14_viv [\floating_point_v7_1_14_viv(c_xd...]
Compiling architecture xilinx of entity floating_point_v7_1_14.floating_point_v7_1_14 [\floating_point_v7_1_14(c_xdevic...]
Compiling module xil_defaultlib.floating_point_lt
Compiling module xil_defaultlib.float_less_than
Compiling module xil_defaultlib.get_pixel_color_should_draw_arro...
Compiling module xil_defaultlib.vec_add
Compiling module xil_defaultlib.vec_dot
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(length=25)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=8,length=13)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=28)\]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(alumodereg=0,bcascreg=2...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=10,length=0)\]
Compiling architecture rtl of entity floating_point_v7_1_14.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=10,b_wi...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.op_resize [\op_resize(ai_width=10,bi_width=...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.dsp [\dsp(c_xdevicefamily="artix7",c_...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.mult_gen_v12_0_18_viv [\mult_gen_v12_0_18_viv(c_verbosi...]
Compiling architecture synth of entity floating_point_v7_1_14.flt_recip_approx [\flt_recip_approx(c_xdevicefamil...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=7,length=4)\]
Compiling architecture xilinx of entity mult_gen_v12_0_18.op_resize [\op_resize(ai_width=8,bi_width=8...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.dsp [\dsp(c_xdevicefamily="artix7",c_...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.mult_gen_v12_0_18_viv [\mult_gen_v12_0_18_viv(c_verbosi...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=8,length=3)\]
Compiling architecture synth of entity floating_point_v7_1_14.flt_recip_nr [\flt_recip_nr(c_xdevicefamily="a...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=23,length=12)\]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(alumodereg=0,carryinreg...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.op_resize [\op_resize(ai_width=25,bi_width=...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.dsp [\dsp(c_xdevicefamily="artix7",c_...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=34)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=34,length=0)\]
Compiling architecture synth of entity floating_point_v7_1_14.multadd [\multadd(c_xdevicefamily="artix7...]
Compiling architecture synth of entity floating_point_v7_1_14.flt_recip_reduction_calc [\flt_recip_reduction_calc(c_xdev...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.op_resize [\op_resize(ai_width=8,bi_width=8...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.dsp [\dsp(c_xdevicefamily="artix7",c_...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.mult_gen_v12_0_18_viv [\mult_gen_v12_0_18_viv(c_verbosi...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(adreg=0,alumodereg=0,ca...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=18,length=0)\]
Compiling architecture rtl of entity floating_point_v7_1_14.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=25,b_wi...]
Compiling architecture synth of entity floating_point_v7_1_14.multadd [\multadd(c_xdevicefamily="artix7...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=7,length=3)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=8,length=6)\]
Compiling architecture rtl of entity floating_point_v7_1_14.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=25,b_wi...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=26)\]
Compiling architecture synth of entity floating_point_v7_1_14.multadd [\multadd(c_xdevicefamily="artix7...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=22,length=10,fast_i...]
Compiling architecture synth of entity floating_point_v7_1_14.flt_recip_eval [\flt_recip_eval(c_xdevicefamily=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=23,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=46,fast_input=true)...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(alumodereg=0,a_input="C...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.op_resize [\op_resize(ai_width=29,bi_width=...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.dsp [\dsp(c_xdevicefamily="artix7",c_...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=46)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=11,length=4,fast_in...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=57,length=0)\]
Compiling architecture synth of entity floating_point_v7_1_14.multadd [\multadd(c_xdevicefamily="artix7...]
Compiling architecture synth of entity floating_point_v7_1_14.flt_recip_postprocess [\flt_recip_postprocess(c_xdevice...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=9,length=30)\]
Compiling architecture rtl of entity floating_point_v7_1_14.special_detect [\special_detect(c_xdevicefamily=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=2,length=29,fast_in...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(length=29,fast_input=true...]
Compiling architecture synth of entity floating_point_v7_1_14.flt_recip_specialcase [\flt_recip_specialcase(c_xdevice...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=2)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=32)\]
Compiling architecture synth of entity floating_point_v7_1_14.flt_recip_recomb [\flt_recip_recomb(c_xdevicefamil...]
Compiling architecture synth of entity floating_point_v7_1_14.flt_recip [\flt_recip(c_xdevicefamily="arti...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture xilinx of entity floating_point_v7_1_14.floating_point_v7_1_14_viv [\floating_point_v7_1_14_viv(c_xd...]
Compiling architecture xilinx of entity floating_point_v7_1_14.floating_point_v7_1_14 [\floating_point_v7_1_14(c_xdevic...]
Compiling module xil_defaultlib.floating_point_re_sqrt
Compiling module xil_defaultlib.vec_reciprocal_square_root
Compiling module xil_defaultlib.vec_normalize
Compiling module xil_defaultlib.vec_multiply
Compiling module xil_defaultlib.vec_less_than
Compiling module xil_defaultlib.vec_max
Compiling module xil_defaultlib.get_pixel_color_default
Compiling module xil_defaultlib.vec_comp
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="ki...]
Compiling architecture synth of entity floating_point_v7_1_14.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture rtl of entity floating_point_v7_1_14.special_detect [\special_detect(a_fw=24)(1,7)\]
Compiling architecture rtl of entity floating_point_v7_1_14.delay_s [\delay_s(width=10)\]
Compiling architecture muxf7_v of entity unisim.MUXF7 [muxf7_default]
Compiling architecture muxf8_v of entity unisim.MUXF8 [muxf8_default]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=6,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_14.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture rtl of entity floating_point_v7_1_14.zero_det_sel [\zero_det_sel(c_xdevicefamily="a...]
Compiling architecture rtl of entity floating_point_v7_1_14.shift_msb_first [\shift_msb_first(a_width=24,resu...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=33,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_14.flt_to_fix_conv [\flt_to_fix_conv(c_xdevicefamily...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture xilinx of entity floating_point_v7_1_14.floating_point_v7_1_14_viv [\floating_point_v7_1_14_viv(c_xd...]
Compiling architecture xilinx of entity floating_point_v7_1_14.floating_point_v7_1_14 [\floating_point_v7_1_14(c_xdevic...]
Compiling module xil_defaultlib.floating_point_float_to_sint32
Compiling module xil_defaultlib.get_pixel_rgb_formatted
Compiling module xil_defaultlib.get_pixel_rgb_formatted_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot get_pixel_rgb_formatted_tb_behav
execute_script: Time (s): cpu = 00:02:01 ; elapsed = 00:00:45 . Memory (MB): peak = 8891.426 ; gain = 0.000 ; free physical = 4925 ; free virtual = 9962
INFO: [USF-XSim-69] 'elaborate' step finished in '45' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/media/koops/VIVADO/float_ip/float_testing_vivado/float_testing_vivado.sim/float_test/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "get_pixel_rgb_formatted_tb_behav -key {Behavioral:float_test:Functional:get_pixel_rgb_formatted_tb} -tclbatch {get_pixel_rgb_formatted_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source get_pixel_rgb_formatted_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 4000 ns
Starting Sim
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_rgb_formatted_tb/mod/get_pixel_color/ray_vec_scale/mult_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_rgb_formatted_tb/mod/get_pixel_color/ray_vec_scale/mult_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_rgb_formatted_tb/mod/get_pixel_color/ray_vec_scale/mult_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_rgb_formatted_tb/mod/get_pixel_color/should_render_arrow_mod/scaled_sub_0_sub/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_rgb_formatted_tb/mod/get_pixel_color/should_render_arrow_mod/scaled_sub_1_sub/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_rgb_formatted_tb/mod/get_pixel_color/should_render_arrow_mod/scaled_sub_comp_lte/mod/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_rgb_formatted_tb/mod/get_pixel_color/should_render_arrow_mod/block_pos_normalized_sub/sub_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_rgb_formatted_tb/mod/get_pixel_color/should_render_arrow_mod/block_pos_normalized_sub/sub_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_rgb_formatted_tb/mod/get_pixel_color/should_render_arrow_mod/block_pos_normalized_sub/sub_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_rgb_formatted_tb/mod/get_pixel_color/should_render_arrow_mod/add_a_ray/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_rgb_formatted_tb/mod/get_pixel_color/should_render_arrow_mod/add_a_block/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_rgb_formatted_tb/mod/get_pixel_color/should_render_arrow_mod/sub_c_ray/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_rgb_formatted_tb/mod/get_pixel_color/should_render_arrow_mod/sub_a_block/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_rgb_formatted_tb/mod/get_pixel_color/should_render_arrow_mod/add_ud_0/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_rgb_formatted_tb/mod/get_pixel_color/should_render_arrow_mod/add_ud_1/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_rgb_formatted_tb/mod/get_pixel_color/should_render_arrow_mod/add_lr_0/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_rgb_formatted_tb/mod/get_pixel_color/should_render_arrow_mod/add_lr_1/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_rgb_formatted_tb/mod/get_pixel_color/should_render_arrow_mod/lt_region_a/mod/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_rgb_formatted_tb/mod/get_pixel_color/should_render_arrow_mod/lt_region_c/mod/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_rgb_formatted_tb/mod/get_pixel_color/should_render_arrow_mod/lt_ud_0/mod/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_rgb_formatted_tb/mod/get_pixel_color/should_render_arrow_mod/lt_ud_1/mod/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_rgb_formatted_tb/mod/get_pixel_color/should_render_arrow_mod/lt_lr_0/mod/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_rgb_formatted_tb/mod/get_pixel_color/should_render_arrow_mod/lt_lr_1/mod/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_rgb_formatted_tb/mod/get_pixel_color/should_render_arrow_mod/x_ray_block_less_than_lt/mod/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_rgb_formatted_tb/mod/get_pixel_color/should_render_arrow_mod/y_ray_block_less_than_lt/mod/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_rgb_formatted_tb/mod/get_pixel_color/new_origin_add/add_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_rgb_formatted_tb/mod/get_pixel_color/new_origin_add/add_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_rgb_formatted_tb/mod/get_pixel_color/new_origin_add/add_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_rgb_formatted_tb/mod/get_pixel_color/normal_sub/sub_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_rgb_formatted_tb/mod/get_pixel_color/normal_sub/sub_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_rgb_formatted_tb/mod/get_pixel_color/normal_sub/sub_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_rgb_formatted_tb/mod/get_pixel_color/normalize_normal/mod/dot/mult_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_rgb_formatted_tb/mod/get_pixel_color/normalize_normal/mod/dot/mult_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_rgb_formatted_tb/mod/get_pixel_color/normalize_normal/mod/dot/mult_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_rgb_formatted_tb/mod/get_pixel_color/normalize_normal/mod/dot/add_xy/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_rgb_formatted_tb/mod/get_pixel_color/normalize_normal/mod/dot/add_z0/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_rgb_formatted_tb/mod/get_pixel_color/normalize_normal/mod/dot/add_xyz/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_rgb_formatted_tb/mod/get_pixel_color/normalize_normal/mod/mod/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_rgb_formatted_tb/mod/get_pixel_color/normalize_normal/mod2/mult_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_rgb_formatted_tb/mod/get_pixel_color/normalize_normal/mod2/mult_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_rgb_formatted_tb/mod/get_pixel_color/normalize_normal/mod2/mult_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_rgb_formatted_tb/mod/get_pixel_color/genblk1[0].dist_sub/sub_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_rgb_formatted_tb/mod/get_pixel_color/genblk1[0].dist_sub/sub_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_rgb_formatted_tb/mod/get_pixel_color/genblk1[0].dist_sub/sub_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_rgb_formatted_tb/mod/get_pixel_color/genblk1[0].ray_dir_normalize/mod/dot/mult_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_rgb_formatted_tb/mod/get_pixel_color/genblk1[0].ray_dir_normalize/mod/dot/mult_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_rgb_formatted_tb/mod/get_pixel_color/genblk1[0].ray_dir_normalize/mod/dot/mult_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_rgb_formatted_tb/mod/get_pixel_color/genblk1[0].ray_dir_normalize/mod/dot/add_xy/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_rgb_formatted_tb/mod/get_pixel_color/genblk1[0].ray_dir_normalize/mod/dot/add_z0/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_rgb_formatted_tb/mod/get_pixel_color/genblk1[0].ray_dir_normalize/mod/dot/add_xyz/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_rgb_formatted_tb/mod/get_pixel_color/genblk1[0].ray_dir_normalize/mod/mod/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_rgb_formatted_tb/mod/get_pixel_color/genblk1[0].ray_dir_normalize/mod2/mult_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_rgb_formatted_tb/mod/get_pixel_color/genblk1[0].ray_dir_normalize/mod2/mult_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_rgb_formatted_tb/mod/get_pixel_color/genblk1[0].ray_dir_normalize/mod2/mult_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_rgb_formatted_tb/mod/get_pixel_color/genblk1[0].lambert_dot/mult_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_rgb_formatted_tb/mod/get_pixel_color/genblk1[0].lambert_dot/mult_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_rgb_formatted_tb/mod/get_pixel_color/genblk1[0].lambert_dot/mult_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_rgb_formatted_tb/mod/get_pixel_color/genblk1[0].lambert_dot/add_xy/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_rgb_formatted_tb/mod/get_pixel_color/genblk1[0].lambert_dot/add_z0/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_rgb_formatted_tb/mod/get_pixel_color/genblk1[0].lambert_dot/add_xyz/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_rgb_formatted_tb/mod/get_pixel_color/genblk1[0].light_intense_mat_mult_multiply/multiply_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_rgb_formatted_tb/mod/get_pixel_color/genblk1[0].light_intense_mat_mult_multiply/multiply_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_rgb_formatted_tb/mod/get_pixel_color/genblk1[0].light_intense_mat_mult_multiply/multiply_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_rgb_formatted_tb/mod/get_pixel_color/genblk1[0].lambert_scale_multiply/multiply_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_rgb_formatted_tb/mod/get_pixel_color/genblk1[0].lambert_scale_multiply/multiply_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_rgb_formatted_tb/mod/get_pixel_color/genblk1[0].lambert_scale_multiply/multiply_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_rgb_formatted_tb/mod/get_pixel_color/genblk1[1].dist_sub/sub_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_rgb_formatted_tb/mod/get_pixel_color/genblk1[1].dist_sub/sub_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_rgb_formatted_tb/mod/get_pixel_color/genblk1[1].dist_sub/sub_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_rgb_formatted_tb/mod/get_pixel_color/genblk1[1].ray_dir_normalize/mod/dot/mult_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_rgb_formatted_tb/mod/get_pixel_color/genblk1[1].ray_dir_normalize/mod/dot/mult_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_rgb_formatted_tb/mod/get_pixel_color/genblk1[1].ray_dir_normalize/mod/dot/mult_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_rgb_formatted_tb/mod/get_pixel_color/genblk1[1].ray_dir_normalize/mod/dot/add_xy/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_rgb_formatted_tb/mod/get_pixel_color/genblk1[1].ray_dir_normalize/mod/dot/add_z0/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_rgb_formatted_tb/mod/get_pixel_color/genblk1[1].ray_dir_normalize/mod/dot/add_xyz/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_rgb_formatted_tb/mod/get_pixel_color/genblk1[1].ray_dir_normalize/mod/mod/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_rgb_formatted_tb/mod/get_pixel_color/genblk1[1].ray_dir_normalize/mod2/mult_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_rgb_formatted_tb/mod/get_pixel_color/genblk1[1].ray_dir_normalize/mod2/mult_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_rgb_formatted_tb/mod/get_pixel_color/genblk1[1].ray_dir_normalize/mod2/mult_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_rgb_formatted_tb/mod/get_pixel_color/genblk1[1].lambert_dot/mult_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_rgb_formatted_tb/mod/get_pixel_color/genblk1[1].lambert_dot/mult_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_rgb_formatted_tb/mod/get_pixel_color/genblk1[1].lambert_dot/mult_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_rgb_formatted_tb/mod/get_pixel_color/genblk1[1].lambert_dot/add_xy/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_rgb_formatted_tb/mod/get_pixel_color/genblk1[1].lambert_dot/add_z0/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_rgb_formatted_tb/mod/get_pixel_color/genblk1[1].lambert_dot/add_xyz/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_rgb_formatted_tb/mod/get_pixel_color/genblk1[1].light_intense_mat_mult_multiply/multiply_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_rgb_formatted_tb/mod/get_pixel_color/genblk1[1].light_intense_mat_mult_multiply/multiply_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_rgb_formatted_tb/mod/get_pixel_color/genblk1[1].light_intense_mat_mult_multiply/multiply_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_rgb_formatted_tb/mod/get_pixel_color/genblk1[1].lambert_scale_multiply/multiply_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_rgb_formatted_tb/mod/get_pixel_color/genblk1[1].lambert_scale_multiply/multiply_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_rgb_formatted_tb/mod/get_pixel_color/genblk1[1].lambert_scale_multiply/multiply_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_rgb_formatted_tb/mod/get_pixel_color/genblk1[2].dist_sub/sub_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_rgb_formatted_tb/mod/get_pixel_color/genblk1[2].dist_sub/sub_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_rgb_formatted_tb/mod/get_pixel_color/genblk1[2].dist_sub/sub_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_rgb_formatted_tb/mod/get_pixel_color/genblk1[2].ray_dir_normalize/mod/dot/mult_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_rgb_formatted_tb/mod/get_pixel_color/genblk1[2].ray_dir_normalize/mod/dot/mult_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_rgb_formatted_tb/mod/get_pixel_color/genblk1[2].ray_dir_normalize/mod/dot/mult_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_rgb_formatted_tb/mod/get_pixel_color/genblk1[2].ray_dir_normalize/mod/dot/add_xy/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_rgb_formatted_tb/mod/get_pixel_color/genblk1[2].ray_dir_normalize/mod/dot/add_z0/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_rgb_formatted_tb/mod/get_pixel_color/genblk1[2].ray_dir_normalize/mod/dot/add_xyz/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_rgb_formatted_tb/mod/get_pixel_color/genblk1[2].ray_dir_normalize/mod/mod/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_rgb_formatted_tb/mod/get_pixel_color/genblk1[2].ray_dir_normalize/mod2/mult_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_rgb_formatted_tb/mod/get_pixel_color/genblk1[2].ray_dir_normalize/mod2/mult_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_rgb_formatted_tb/mod/get_pixel_color/genblk1[2].ray_dir_normalize/mod2/mult_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_rgb_formatted_tb/mod/get_pixel_color/genblk1[2].lambert_dot/mult_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_rgb_formatted_tb/mod/get_pixel_color/genblk1[2].lambert_dot/mult_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_rgb_formatted_tb/mod/get_pixel_color/genblk1[2].lambert_dot/mult_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_rgb_formatted_tb/mod/get_pixel_color/genblk1[2].lambert_dot/add_xy/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_rgb_formatted_tb/mod/get_pixel_color/genblk1[2].lambert_dot/add_z0/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_rgb_formatted_tb/mod/get_pixel_color/genblk1[2].lambert_dot/add_xyz/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_rgb_formatted_tb/mod/get_pixel_color/genblk1[2].light_intense_mat_mult_multiply/multiply_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_rgb_formatted_tb/mod/get_pixel_color/genblk1[2].light_intense_mat_mult_multiply/multiply_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_rgb_formatted_tb/mod/get_pixel_color/genblk1[2].light_intense_mat_mult_multiply/multiply_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_rgb_formatted_tb/mod/get_pixel_color/genblk1[2].lambert_scale_multiply/multiply_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_rgb_formatted_tb/mod/get_pixel_color/genblk1[2].lambert_scale_multiply/multiply_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_rgb_formatted_tb/mod/get_pixel_color/genblk1[2].lambert_scale_multiply/multiply_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_rgb_formatted_tb/mod/get_pixel_color/r_total_0_add/add_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_rgb_formatted_tb/mod/get_pixel_color/r_total_0_add/add_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_rgb_formatted_tb/mod/get_pixel_color/r_total_0_add/add_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_rgb_formatted_tb/mod/get_pixel_color/r_total_add/add_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_rgb_formatted_tb/mod/get_pixel_color/r_total_add/add_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_rgb_formatted_tb/mod/get_pixel_color/r_total_add/add_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_rgb_formatted_tb/mod/get_pixel_color/min_rgb_max/less_than/mod_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_rgb_formatted_tb/mod/get_pixel_color/min_rgb_max/less_than/mod_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_rgb_formatted_tb/mod/get_pixel_color/min_rgb_max/less_than/mod_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_rgb_formatted_tb/mod/rgb_lt/mod_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_rgb_formatted_tb/mod/rgb_lt/mod_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_rgb_formatted_tb/mod/rgb_lt/mod_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_rgb_formatted_tb/mod/rgb_scaled_scale/mult_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_rgb_formatted_tb/mod/rgb_scaled_scale/mult_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_rgb_formatted_tb/mod/rgb_scaled_scale/mult_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_rgb_formatted_tb/mod/rgb_out_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_rgb_formatted_tb/mod/rgb_out_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_rgb_formatted_tb/mod/rgb_out_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 115 ns  Iteration: 4  Process: /get_pixel_rgb_formatted_tb/mod/get_pixel_color/normalize_normal/mod/dot/add_xy/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /media/koops/VIVADO/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 115 ns  Iteration: 4  Process: /get_pixel_rgb_formatted_tb/mod/get_pixel_color/genblk1[0].ray_dir_normalize/mod/dot/add_xy/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /media/koops/VIVADO/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 115 ns  Iteration: 4  Process: /get_pixel_rgb_formatted_tb/mod/get_pixel_color/genblk1[1].ray_dir_normalize/mod/dot/add_xy/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /media/koops/VIVADO/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 115 ns  Iteration: 4  Process: /get_pixel_rgb_formatted_tb/mod/get_pixel_color/genblk1[2].ray_dir_normalize/mod/dot/add_xy/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /media/koops/VIVADO/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
VALID_IN XY ( 100,   50)
VALID_IN XY ( 101,   50)
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 335 ns  Iteration: 4  Process: /get_pixel_rgb_formatted_tb/mod/get_pixel_color/normal_sub/sub_z/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /media/koops/VIVADO/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
OUTPUT         267: zzzzzzzzzzzzzzzzzzzzzzzzzzzz1111 zzzzzzzzzzzzzzzzzzzzzzzzzzzz0000 zzzzzzzzzzzzzzzzzzzzzzzzzzzz0000
OUTPUT XY  101   50
i:       268, RGB_VALID XY ( 101,   50)
OUTPUT         268: zzzzzzzzzzzzzzzzzzzzzzzzzzzz1111 zzzzzzzzzzzzzzzzzzzzzzzzzzzz1111 zzzzzzzzzzzzzzzzzzzzzzzzzzzz1111
OUTPUT XY  101   50
i:       269, RGB_VALID XY ( 101,   50)
xsim: Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 8891.426 ; gain = 0.000 ; free physical = 4822 ; free virtual = 9854
INFO: [USF-XSim-96] XSim completed. Design snapshot 'get_pixel_rgb_formatted_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 4000 ns
launch_simulation: Time (s): cpu = 00:02:15 ; elapsed = 00:00:56 . Memory (MB): peak = 8891.426 ; gain = 0.000 ; free physical = 4822 ; free virtual = 9854
relaunch_sim
Command: launch_simulation -step compile -simset float_test -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'get_pixel_rgb_formatted_tb'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/media/koops/VIVADO/float_ip/float_testing_vivado/float_testing_vivado.sim/float_test/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'float_test'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/media/koops/VIVADO/float_ip/float_testing_vivado/float_testing_vivado.sim/float_test/behav/xsim'
xvlog --incr --relax -L uvm -prj get_pixel_rgb_formatted_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/media/koops/VIVADO/huah_cubed_3drender/src/float_functions.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vec_reciprocal_square_root
INFO: [VRFC 10-311] analyzing module vec_scale
INFO: [VRFC 10-311] analyzing module vec_add
INFO: [VRFC 10-311] analyzing module vec_divide
INFO: [VRFC 10-311] analyzing module vec_multiply
INFO: [VRFC 10-311] analyzing module vec_sub
INFO: [VRFC 10-311] analyzing module vec_dot
INFO: [VRFC 10-311] analyzing module vec_normalize
INFO: [VRFC 10-311] analyzing module float_less_than
INFO: [VRFC 10-311] analyzing module vec_less_than
INFO: [VRFC 10-311] analyzing module float_less_than_equal
INFO: [VRFC 10-311] analyzing module float_equals
INFO: [VRFC 10-311] analyzing module vec_comp
INFO: [VRFC 10-311] analyzing module vec_max
INFO: [VRFC 10-311] analyzing module vec_min
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/media/koops/VIVADO/huah_cubed_3drender/src/get_pixel_color.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module get_pixel_color
INFO: [VRFC 10-311] analyzing module get_pixel_color_should_draw_arrow
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/media/koops/VIVADO/huah_cubed_3drender/src/get_pixel_rgb_formatted.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module get_pixel_rgb_formatted
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/media/koops/VIVADO/huah_cubed_3drender/sim/get_pixel_rgb_formatted_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module get_pixel_rgb_formatted_tb
xvhdl --incr --relax -prj get_pixel_rgb_formatted_tb_vhdl.prj
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
Command: launch_simulation -step elaborate -simset float_test -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'get_pixel_rgb_formatted_tb'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/media/koops/VIVADO/float_ip/float_testing_vivado/float_testing_vivado.sim/float_test/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'float_test'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/media/koops/VIVADO/float_ip/float_testing_vivado/float_testing_vivado.sim/float_test/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L xbip_utils_v3_0_10 -L axi_utils_v2_0_6 -L xbip_pipe_v3_0_6 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_dsp48_addsub_v3_0_6 -L xbip_dsp48_multadd_v3_0_6 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_18 -L floating_point_v7_1_14 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot get_pixel_rgb_formatted_tb_behav xil_defaultlib.get_pixel_rgb_formatted_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2022.1
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /media/koops/VIVADO/Vivado/2022.1/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L xbip_utils_v3_0_10 -L axi_utils_v2_0_6 -L xbip_pipe_v3_0_6 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_dsp48_addsub_v3_0_6 -L xbip_dsp48_multadd_v3_0_6 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_18 -L floating_point_v7_1_14 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot get_pixel_rgb_formatted_tb_behav xil_defaultlib.get_pixel_rgb_formatted_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 10 differs from formal bit length 11 for port 'y_out' [/media/koops/VIVADO/huah_cubed_3drender/sim/get_pixel_rgb_formatted_tb.sv:98]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'r_out' [/media/koops/VIVADO/huah_cubed_3drender/sim/get_pixel_rgb_formatted_tb.sv:99]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'g_out' [/media/koops/VIVADO/huah_cubed_3drender/sim/get_pixel_rgb_formatted_tb.sv:100]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'b_out' [/media/koops/VIVADO/huah_cubed_3drender/sim/get_pixel_rgb_formatted_tb.sv:101]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'rgb_valid' [/media/koops/VIVADO/huah_cubed_3drender/sim/get_pixel_rgb_formatted_tb.sv:102]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package floating_point_v7_1_14.floating_point_v7_1_14_viv_comp
Compiling package ieee.numeric_std
Compiling package xbip_utils_v3_0_10.xbip_utils_v3_0_10_pkg
Compiling package axi_utils_v2_0_6.axi_utils_v2_0_6_pkg
Compiling package floating_point_v7_1_14.floating_point_v7_1_14_consts
Compiling package ieee.math_real
Compiling package floating_point_v7_1_14.floating_point_v7_1_14_exp_table...
Compiling package mult_gen_v12_0_18.mult_gen_v12_0_18_pkg
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_signed
Compiling package floating_point_v7_1_14.floating_point_v7_1_14_pkg
Compiling package floating_point_v7_1_14.flt_utils
Compiling package unisim.vcomponents
Compiling package mult_gen_v12_0_18.dsp_pkg
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv_comp
Compiling package floating_point_v7_1_14.flt_recipsqrt_sp_sqrt_r_rom
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=26,fast_input=true)...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=2,fast_input=true)\]
Compiling architecture xilinx of entity mult_gen_v12_0_18.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(alumodereg=0,carryinreg...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(a_input="CASCADE",bcasc...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.op_resize [\op_resize(ai_width=24,bi_width=...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.dsp [\dsp(c_xdevicefamily="artix7",c_...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.mult_gen_v12_0_18_viv [\mult_gen_v12_0_18_viv(c_verbosi...]
Compiling architecture rtl of entity floating_point_v7_1_14.fix_mult_xx [\fix_mult_xx(c_xdevicefamily="ar...]
Compiling architecture rtl of entity floating_point_v7_1_14.fix_mult [\fix_mult(c_xdevicefamily="artix...]
Compiling architecture muxcy_v of entity unisim.MUXCY [muxcy_default]
Compiling architecture xorcy_v of entity unisim.XORCY [xorcy_default]
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture fde_v of entity unisim.FDE [fde_default]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=7)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=8,fast_input=true)\]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=32,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=4,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_14.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(fast_input=true)\]
Compiling architecture rtl of entity floating_point_v7_1_14.special_detect [\special_detect(c_xdevicefamily=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [delay_default]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(length=4)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=2,length=4,fast_inp...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(length=4,fast_input=true)...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(length=6,fast_input=true)...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=4,length=4,fast_inp...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=8,length=4)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(length=2,fast_input=true)...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=3,fast_input=true)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=4,length=2,fast_inp...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=14)\]
Compiling architecture rtl of entity floating_point_v7_1_14.flt_mult_exp [\flt_mult_exp(c_xdevicefamily="a...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=8,length=2)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=8)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=11)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=12,length=2,fast_in...]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=12,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=8,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=14,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=25,length=0,fast_in...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=3,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=2,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture rtl of entity floating_point_v7_1_14.flt_round_bit [\flt_round_bit(c_xdevicefamily="...]
Compiling architecture rtl of entity floating_point_v7_1_14.renorm_and_round_logic [\renorm_and_round_logic(c_xdevic...]
Compiling architecture rtl of entity floating_point_v7_1_14.flt_mult_round [\flt_mult_round(c_xdevicefamily=...]
Compiling architecture synth of entity floating_point_v7_1_14.flt_dec_op_lat [\flt_dec_op_lat(c_xdevicefamily=...]
Compiling architecture rtl of entity floating_point_v7_1_14.flt_mult [\flt_mult(c_xdevicefamily="artix...]
Compiling module unisims_ver.x_lut1_mux2
Compiling module unisims_ver.LUT1
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture xilinx of entity floating_point_v7_1_14.floating_point_v7_1_14_viv [\floating_point_v7_1_14_viv(c_xd...]
Compiling architecture xilinx of entity floating_point_v7_1_14.floating_point_v7_1_14 [\floating_point_v7_1_14(c_xdevic...]
Compiling module xil_defaultlib.floating_point_multiply
Compiling module xil_defaultlib.vec_scale
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=7,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_14.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=24,length=2,fast_in...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=16)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(length=2)\]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(mask="11111111000000000...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=48,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=24,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=16,length=0)\]
Compiling architecture rtl of entity floating_point_v7_1_14.dsp48e1_wrapper [\dsp48e1_wrapper(c_part="xc7a100...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(length=3)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=13,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=27,length=0)\]
Compiling architecture synth of entity floating_point_v7_1_14.align_add_dsp48e1_sgl [\align_add_dsp48e1_sgl(c_xdevice...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000001111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000000000...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=27)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=5)\]
Compiling architecture rtl of entity floating_point_v7_1_14.lead_zero_encode_shift [\lead_zero_encode_shift(ab_fw=24...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=4)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=3)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111110010101001011...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00010001010111110000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11101110101000001111...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=2,length=2)\]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=2,adreg=0,areg...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=25,length=0)\]
Compiling architecture rtl of entity floating_point_v7_1_14.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=24,c_wi...]
Compiling architecture rtl of entity floating_point_v7_1_14.norm_and_round_dsp48e1_sgl [\norm_and_round_dsp48e1_sgl(c_mu...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10011001100110011001...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111000000001111...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=9,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=9)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=9,length=5)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=10)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=4,fast_input=true)\]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_14.compare_gt [\compare_gt(c_xdevicefamily="art...]
Compiling architecture synth of entity floating_point_v7_1_14.compare [\compare(c_xdevicefamily="artix7...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=2,length=8,fast_inp...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(length=9,fast_input=true)...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(length=8,fast_input=true)...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(length=3,fast_input=true)...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=2,length=0,fast_inp...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=12)\]
Compiling architecture rtl of entity floating_point_v7_1_14.flt_add_exp_sp [\flt_add_exp_sp(c_xdevicefamily=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=23)\]
Compiling architecture synth of entity floating_point_v7_1_14.flt_dec_op [\flt_dec_op(c_xdevicefamily="art...]
Compiling architecture rtl of entity floating_point_v7_1_14.flt_add_dsp [\flt_add_dsp(c_xdevicefamily="ar...]
Compiling architecture rtl of entity floating_point_v7_1_14.flt_add [\flt_add(c_xdevicefamily="artix7...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture xilinx of entity floating_point_v7_1_14.floating_point_v7_1_14_viv [\floating_point_v7_1_14_viv(c_xd...]
Compiling architecture xilinx of entity floating_point_v7_1_14.floating_point_v7_1_14 [\floating_point_v7_1_14(c_xdevic...]
Compiling module xil_defaultlib.floating_point_sub
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_14.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_14.compare_ne_im [\compare_ne_im(c_xdevicefamily="...]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_14.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=11,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_14.compare_eq [\compare_eq(c_xdevicefamily="art...]
Compiling architecture rtl of entity floating_point_v7_1_14.fp_cmp [\fp_cmp(c_xdevicefamily="artix7"...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture xilinx of entity floating_point_v7_1_14.floating_point_v7_1_14_viv [\floating_point_v7_1_14_viv(c_xd...]
Compiling architecture xilinx of entity floating_point_v7_1_14.floating_point_v7_1_14 [\floating_point_v7_1_14(c_xdevic...]
Compiling module xil_defaultlib.floating_point_lte
Compiling module xil_defaultlib.float_less_than_equal
Compiling module xil_defaultlib.vec_sub
Compiling architecture rtl of entity floating_point_v7_1_14.flt_add [\flt_add(c_xdevicefamily="artix7...]
Compiling architecture xilinx of entity floating_point_v7_1_14.floating_point_v7_1_14_viv [\floating_point_v7_1_14_viv(c_xd...]
Compiling architecture xilinx of entity floating_point_v7_1_14.floating_point_v7_1_14 [\floating_point_v7_1_14(c_xdevic...]
Compiling module xil_defaultlib.floating_point_add
Compiling architecture xilinx of entity floating_point_v7_1_14.floating_point_v7_1_14_viv [\floating_point_v7_1_14_viv(c_xd...]
Compiling architecture xilinx of entity floating_point_v7_1_14.floating_point_v7_1_14 [\floating_point_v7_1_14(c_xdevic...]
Compiling module xil_defaultlib.floating_point_lt
Compiling module xil_defaultlib.float_less_than
Compiling module xil_defaultlib.get_pixel_color_should_draw_arro...
Compiling module xil_defaultlib.vec_add
Compiling module xil_defaultlib.vec_dot
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(length=25)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=8,length=13)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=28)\]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(alumodereg=0,bcascreg=2...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=10,length=0)\]
Compiling architecture rtl of entity floating_point_v7_1_14.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=10,b_wi...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.op_resize [\op_resize(ai_width=10,bi_width=...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.dsp [\dsp(c_xdevicefamily="artix7",c_...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.mult_gen_v12_0_18_viv [\mult_gen_v12_0_18_viv(c_verbosi...]
Compiling architecture synth of entity floating_point_v7_1_14.flt_recip_approx [\flt_recip_approx(c_xdevicefamil...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=7,length=4)\]
Compiling architecture xilinx of entity mult_gen_v12_0_18.op_resize [\op_resize(ai_width=8,bi_width=8...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.dsp [\dsp(c_xdevicefamily="artix7",c_...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.mult_gen_v12_0_18_viv [\mult_gen_v12_0_18_viv(c_verbosi...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=8,length=3)\]
Compiling architecture synth of entity floating_point_v7_1_14.flt_recip_nr [\flt_recip_nr(c_xdevicefamily="a...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=23,length=12)\]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(alumodereg=0,carryinreg...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.op_resize [\op_resize(ai_width=25,bi_width=...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.dsp [\dsp(c_xdevicefamily="artix7",c_...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=34)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=34,length=0)\]
Compiling architecture synth of entity floating_point_v7_1_14.multadd [\multadd(c_xdevicefamily="artix7...]
Compiling architecture synth of entity floating_point_v7_1_14.flt_recip_reduction_calc [\flt_recip_reduction_calc(c_xdev...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.op_resize [\op_resize(ai_width=8,bi_width=8...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.dsp [\dsp(c_xdevicefamily="artix7",c_...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.mult_gen_v12_0_18_viv [\mult_gen_v12_0_18_viv(c_verbosi...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(adreg=0,alumodereg=0,ca...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=18,length=0)\]
Compiling architecture rtl of entity floating_point_v7_1_14.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=25,b_wi...]
Compiling architecture synth of entity floating_point_v7_1_14.multadd [\multadd(c_xdevicefamily="artix7...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=7,length=3)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=8,length=6)\]
Compiling architecture rtl of entity floating_point_v7_1_14.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=25,b_wi...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=26)\]
Compiling architecture synth of entity floating_point_v7_1_14.multadd [\multadd(c_xdevicefamily="artix7...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=22,length=10,fast_i...]
Compiling architecture synth of entity floating_point_v7_1_14.flt_recip_eval [\flt_recip_eval(c_xdevicefamily=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=23,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=46,fast_input=true)...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(alumodereg=0,a_input="C...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.op_resize [\op_resize(ai_width=29,bi_width=...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.dsp [\dsp(c_xdevicefamily="artix7",c_...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=46)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=11,length=4,fast_in...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=57,length=0)\]
Compiling architecture synth of entity floating_point_v7_1_14.multadd [\multadd(c_xdevicefamily="artix7...]
Compiling architecture synth of entity floating_point_v7_1_14.flt_recip_postprocess [\flt_recip_postprocess(c_xdevice...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=9,length=30)\]
Compiling architecture rtl of entity floating_point_v7_1_14.special_detect [\special_detect(c_xdevicefamily=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=2,length=29,fast_in...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(length=29,fast_input=true...]
Compiling architecture synth of entity floating_point_v7_1_14.flt_recip_specialcase [\flt_recip_specialcase(c_xdevice...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=2)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=32)\]
Compiling architecture synth of entity floating_point_v7_1_14.flt_recip_recomb [\flt_recip_recomb(c_xdevicefamil...]
Compiling architecture synth of entity floating_point_v7_1_14.flt_recip [\flt_recip(c_xdevicefamily="arti...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture xilinx of entity floating_point_v7_1_14.floating_point_v7_1_14_viv [\floating_point_v7_1_14_viv(c_xd...]
Compiling architecture xilinx of entity floating_point_v7_1_14.floating_point_v7_1_14 [\floating_point_v7_1_14(c_xdevic...]
Compiling module xil_defaultlib.floating_point_re_sqrt
Compiling module xil_defaultlib.vec_reciprocal_square_root
Compiling module xil_defaultlib.vec_normalize
Compiling module xil_defaultlib.vec_multiply
Compiling module xil_defaultlib.vec_less_than
Compiling module xil_defaultlib.vec_max
Compiling module xil_defaultlib.get_pixel_color_default
Compiling module xil_defaultlib.vec_comp
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="ki...]
Compiling architecture synth of entity floating_point_v7_1_14.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture rtl of entity floating_point_v7_1_14.special_detect [\special_detect(a_fw=24)(1,7)\]
Compiling architecture rtl of entity floating_point_v7_1_14.delay_s [\delay_s(width=10)\]
Compiling architecture muxf7_v of entity unisim.MUXF7 [muxf7_default]
Compiling architecture muxf8_v of entity unisim.MUXF8 [muxf8_default]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=6,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_14.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture rtl of entity floating_point_v7_1_14.zero_det_sel [\zero_det_sel(c_xdevicefamily="a...]
Compiling architecture rtl of entity floating_point_v7_1_14.shift_msb_first [\shift_msb_first(a_width=24,resu...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=33,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_14.flt_to_fix_conv [\flt_to_fix_conv(c_xdevicefamily...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture xilinx of entity floating_point_v7_1_14.floating_point_v7_1_14_viv [\floating_point_v7_1_14_viv(c_xd...]
Compiling architecture xilinx of entity floating_point_v7_1_14.floating_point_v7_1_14 [\floating_point_v7_1_14(c_xdevic...]
Compiling module xil_defaultlib.floating_point_float_to_sint32
Compiling module xil_defaultlib.get_pixel_rgb_formatted
Compiling module xil_defaultlib.get_pixel_rgb_formatted_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot get_pixel_rgb_formatted_tb_behav
execute_script: Time (s): cpu = 00:01:56 ; elapsed = 00:00:44 . Memory (MB): peak = 8934.133 ; gain = 0.000 ; free physical = 4770 ; free virtual = 9860
INFO: [USF-XSim-69] 'elaborate' step finished in '44' seconds
launch_simulation: Time (s): cpu = 00:01:56 ; elapsed = 00:00:44 . Memory (MB): peak = 8934.133 ; gain = 0.000 ; free physical = 4779 ; free virtual = 9869
Time resolution is 1 ps
Starting Sim
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_rgb_formatted_tb/mod/get_pixel_color/ray_vec_scale/mult_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_rgb_formatted_tb/mod/get_pixel_color/ray_vec_scale/mult_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_rgb_formatted_tb/mod/get_pixel_color/ray_vec_scale/mult_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_rgb_formatted_tb/mod/get_pixel_color/should_render_arrow_mod/scaled_sub_0_sub/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_rgb_formatted_tb/mod/get_pixel_color/should_render_arrow_mod/scaled_sub_1_sub/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_rgb_formatted_tb/mod/get_pixel_color/should_render_arrow_mod/scaled_sub_comp_lte/mod/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_rgb_formatted_tb/mod/get_pixel_color/should_render_arrow_mod/block_pos_normalized_sub/sub_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_rgb_formatted_tb/mod/get_pixel_color/should_render_arrow_mod/block_pos_normalized_sub/sub_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_rgb_formatted_tb/mod/get_pixel_color/should_render_arrow_mod/block_pos_normalized_sub/sub_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_rgb_formatted_tb/mod/get_pixel_color/should_render_arrow_mod/add_a_ray/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_rgb_formatted_tb/mod/get_pixel_color/should_render_arrow_mod/add_a_block/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_rgb_formatted_tb/mod/get_pixel_color/should_render_arrow_mod/sub_c_ray/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_rgb_formatted_tb/mod/get_pixel_color/should_render_arrow_mod/sub_a_block/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_rgb_formatted_tb/mod/get_pixel_color/should_render_arrow_mod/add_ud_0/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_rgb_formatted_tb/mod/get_pixel_color/should_render_arrow_mod/add_ud_1/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_rgb_formatted_tb/mod/get_pixel_color/should_render_arrow_mod/add_lr_0/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_rgb_formatted_tb/mod/get_pixel_color/should_render_arrow_mod/add_lr_1/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_rgb_formatted_tb/mod/get_pixel_color/should_render_arrow_mod/lt_region_a/mod/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_rgb_formatted_tb/mod/get_pixel_color/should_render_arrow_mod/lt_region_c/mod/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_rgb_formatted_tb/mod/get_pixel_color/should_render_arrow_mod/lt_ud_0/mod/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_rgb_formatted_tb/mod/get_pixel_color/should_render_arrow_mod/lt_ud_1/mod/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_rgb_formatted_tb/mod/get_pixel_color/should_render_arrow_mod/lt_lr_0/mod/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_rgb_formatted_tb/mod/get_pixel_color/should_render_arrow_mod/lt_lr_1/mod/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_rgb_formatted_tb/mod/get_pixel_color/should_render_arrow_mod/x_ray_block_less_than_lt/mod/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_rgb_formatted_tb/mod/get_pixel_color/should_render_arrow_mod/y_ray_block_less_than_lt/mod/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_rgb_formatted_tb/mod/get_pixel_color/new_origin_add/add_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_rgb_formatted_tb/mod/get_pixel_color/new_origin_add/add_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_rgb_formatted_tb/mod/get_pixel_color/new_origin_add/add_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_rgb_formatted_tb/mod/get_pixel_color/normal_sub/sub_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_rgb_formatted_tb/mod/get_pixel_color/normal_sub/sub_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_rgb_formatted_tb/mod/get_pixel_color/normal_sub/sub_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_rgb_formatted_tb/mod/get_pixel_color/normalize_normal/mod/dot/mult_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_rgb_formatted_tb/mod/get_pixel_color/normalize_normal/mod/dot/mult_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_rgb_formatted_tb/mod/get_pixel_color/normalize_normal/mod/dot/mult_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_rgb_formatted_tb/mod/get_pixel_color/normalize_normal/mod/dot/add_xy/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_rgb_formatted_tb/mod/get_pixel_color/normalize_normal/mod/dot/add_z0/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_rgb_formatted_tb/mod/get_pixel_color/normalize_normal/mod/dot/add_xyz/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_rgb_formatted_tb/mod/get_pixel_color/normalize_normal/mod/mod/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_rgb_formatted_tb/mod/get_pixel_color/normalize_normal/mod2/mult_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_rgb_formatted_tb/mod/get_pixel_color/normalize_normal/mod2/mult_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_rgb_formatted_tb/mod/get_pixel_color/normalize_normal/mod2/mult_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_rgb_formatted_tb/mod/get_pixel_color/genblk1[0].dist_sub/sub_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_rgb_formatted_tb/mod/get_pixel_color/genblk1[0].dist_sub/sub_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_rgb_formatted_tb/mod/get_pixel_color/genblk1[0].dist_sub/sub_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_rgb_formatted_tb/mod/get_pixel_color/genblk1[0].ray_dir_normalize/mod/dot/mult_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_rgb_formatted_tb/mod/get_pixel_color/genblk1[0].ray_dir_normalize/mod/dot/mult_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_rgb_formatted_tb/mod/get_pixel_color/genblk1[0].ray_dir_normalize/mod/dot/mult_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_rgb_formatted_tb/mod/get_pixel_color/genblk1[0].ray_dir_normalize/mod/dot/add_xy/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_rgb_formatted_tb/mod/get_pixel_color/genblk1[0].ray_dir_normalize/mod/dot/add_z0/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_rgb_formatted_tb/mod/get_pixel_color/genblk1[0].ray_dir_normalize/mod/dot/add_xyz/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_rgb_formatted_tb/mod/get_pixel_color/genblk1[0].ray_dir_normalize/mod/mod/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_rgb_formatted_tb/mod/get_pixel_color/genblk1[0].ray_dir_normalize/mod2/mult_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_rgb_formatted_tb/mod/get_pixel_color/genblk1[0].ray_dir_normalize/mod2/mult_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_rgb_formatted_tb/mod/get_pixel_color/genblk1[0].ray_dir_normalize/mod2/mult_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_rgb_formatted_tb/mod/get_pixel_color/genblk1[0].lambert_dot/mult_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_rgb_formatted_tb/mod/get_pixel_color/genblk1[0].lambert_dot/mult_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_rgb_formatted_tb/mod/get_pixel_color/genblk1[0].lambert_dot/mult_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_rgb_formatted_tb/mod/get_pixel_color/genblk1[0].lambert_dot/add_xy/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_rgb_formatted_tb/mod/get_pixel_color/genblk1[0].lambert_dot/add_z0/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_rgb_formatted_tb/mod/get_pixel_color/genblk1[0].lambert_dot/add_xyz/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_rgb_formatted_tb/mod/get_pixel_color/genblk1[0].light_intense_mat_mult_multiply/multiply_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_rgb_formatted_tb/mod/get_pixel_color/genblk1[0].light_intense_mat_mult_multiply/multiply_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_rgb_formatted_tb/mod/get_pixel_color/genblk1[0].light_intense_mat_mult_multiply/multiply_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_rgb_formatted_tb/mod/get_pixel_color/genblk1[0].lambert_scale_multiply/multiply_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_rgb_formatted_tb/mod/get_pixel_color/genblk1[0].lambert_scale_multiply/multiply_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_rgb_formatted_tb/mod/get_pixel_color/genblk1[0].lambert_scale_multiply/multiply_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_rgb_formatted_tb/mod/get_pixel_color/genblk1[1].dist_sub/sub_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_rgb_formatted_tb/mod/get_pixel_color/genblk1[1].dist_sub/sub_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_rgb_formatted_tb/mod/get_pixel_color/genblk1[1].dist_sub/sub_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_rgb_formatted_tb/mod/get_pixel_color/genblk1[1].ray_dir_normalize/mod/dot/mult_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_rgb_formatted_tb/mod/get_pixel_color/genblk1[1].ray_dir_normalize/mod/dot/mult_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_rgb_formatted_tb/mod/get_pixel_color/genblk1[1].ray_dir_normalize/mod/dot/mult_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_rgb_formatted_tb/mod/get_pixel_color/genblk1[1].ray_dir_normalize/mod/dot/add_xy/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_rgb_formatted_tb/mod/get_pixel_color/genblk1[1].ray_dir_normalize/mod/dot/add_z0/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_rgb_formatted_tb/mod/get_pixel_color/genblk1[1].ray_dir_normalize/mod/dot/add_xyz/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_rgb_formatted_tb/mod/get_pixel_color/genblk1[1].ray_dir_normalize/mod/mod/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_rgb_formatted_tb/mod/get_pixel_color/genblk1[1].ray_dir_normalize/mod2/mult_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_rgb_formatted_tb/mod/get_pixel_color/genblk1[1].ray_dir_normalize/mod2/mult_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_rgb_formatted_tb/mod/get_pixel_color/genblk1[1].ray_dir_normalize/mod2/mult_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_rgb_formatted_tb/mod/get_pixel_color/genblk1[1].lambert_dot/mult_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_rgb_formatted_tb/mod/get_pixel_color/genblk1[1].lambert_dot/mult_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_rgb_formatted_tb/mod/get_pixel_color/genblk1[1].lambert_dot/mult_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_rgb_formatted_tb/mod/get_pixel_color/genblk1[1].lambert_dot/add_xy/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_rgb_formatted_tb/mod/get_pixel_color/genblk1[1].lambert_dot/add_z0/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_rgb_formatted_tb/mod/get_pixel_color/genblk1[1].lambert_dot/add_xyz/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_rgb_formatted_tb/mod/get_pixel_color/genblk1[1].light_intense_mat_mult_multiply/multiply_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_rgb_formatted_tb/mod/get_pixel_color/genblk1[1].light_intense_mat_mult_multiply/multiply_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_rgb_formatted_tb/mod/get_pixel_color/genblk1[1].light_intense_mat_mult_multiply/multiply_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_rgb_formatted_tb/mod/get_pixel_color/genblk1[1].lambert_scale_multiply/multiply_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_rgb_formatted_tb/mod/get_pixel_color/genblk1[1].lambert_scale_multiply/multiply_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_rgb_formatted_tb/mod/get_pixel_color/genblk1[1].lambert_scale_multiply/multiply_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_rgb_formatted_tb/mod/get_pixel_color/genblk1[2].dist_sub/sub_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_rgb_formatted_tb/mod/get_pixel_color/genblk1[2].dist_sub/sub_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_rgb_formatted_tb/mod/get_pixel_color/genblk1[2].dist_sub/sub_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_rgb_formatted_tb/mod/get_pixel_color/genblk1[2].ray_dir_normalize/mod/dot/mult_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_rgb_formatted_tb/mod/get_pixel_color/genblk1[2].ray_dir_normalize/mod/dot/mult_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_rgb_formatted_tb/mod/get_pixel_color/genblk1[2].ray_dir_normalize/mod/dot/mult_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_rgb_formatted_tb/mod/get_pixel_color/genblk1[2].ray_dir_normalize/mod/dot/add_xy/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_rgb_formatted_tb/mod/get_pixel_color/genblk1[2].ray_dir_normalize/mod/dot/add_z0/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_rgb_formatted_tb/mod/get_pixel_color/genblk1[2].ray_dir_normalize/mod/dot/add_xyz/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_rgb_formatted_tb/mod/get_pixel_color/genblk1[2].ray_dir_normalize/mod/mod/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_rgb_formatted_tb/mod/get_pixel_color/genblk1[2].ray_dir_normalize/mod2/mult_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_rgb_formatted_tb/mod/get_pixel_color/genblk1[2].ray_dir_normalize/mod2/mult_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_rgb_formatted_tb/mod/get_pixel_color/genblk1[2].ray_dir_normalize/mod2/mult_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_rgb_formatted_tb/mod/get_pixel_color/genblk1[2].lambert_dot/mult_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_rgb_formatted_tb/mod/get_pixel_color/genblk1[2].lambert_dot/mult_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_rgb_formatted_tb/mod/get_pixel_color/genblk1[2].lambert_dot/mult_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_rgb_formatted_tb/mod/get_pixel_color/genblk1[2].lambert_dot/add_xy/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_rgb_formatted_tb/mod/get_pixel_color/genblk1[2].lambert_dot/add_z0/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_rgb_formatted_tb/mod/get_pixel_color/genblk1[2].lambert_dot/add_xyz/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_rgb_formatted_tb/mod/get_pixel_color/genblk1[2].light_intense_mat_mult_multiply/multiply_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_rgb_formatted_tb/mod/get_pixel_color/genblk1[2].light_intense_mat_mult_multiply/multiply_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_rgb_formatted_tb/mod/get_pixel_color/genblk1[2].light_intense_mat_mult_multiply/multiply_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_rgb_formatted_tb/mod/get_pixel_color/genblk1[2].lambert_scale_multiply/multiply_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_rgb_formatted_tb/mod/get_pixel_color/genblk1[2].lambert_scale_multiply/multiply_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_rgb_formatted_tb/mod/get_pixel_color/genblk1[2].lambert_scale_multiply/multiply_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_rgb_formatted_tb/mod/get_pixel_color/r_total_0_add/add_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_rgb_formatted_tb/mod/get_pixel_color/r_total_0_add/add_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_rgb_formatted_tb/mod/get_pixel_color/r_total_0_add/add_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_rgb_formatted_tb/mod/get_pixel_color/r_total_add/add_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_rgb_formatted_tb/mod/get_pixel_color/r_total_add/add_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_rgb_formatted_tb/mod/get_pixel_color/r_total_add/add_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_rgb_formatted_tb/mod/get_pixel_color/min_rgb_max/less_than/mod_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_rgb_formatted_tb/mod/get_pixel_color/min_rgb_max/less_than/mod_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_rgb_formatted_tb/mod/get_pixel_color/min_rgb_max/less_than/mod_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_rgb_formatted_tb/mod/rgb_lt/mod_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_rgb_formatted_tb/mod/rgb_lt/mod_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_rgb_formatted_tb/mod/rgb_lt/mod_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_rgb_formatted_tb/mod/rgb_scaled_scale/mult_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_rgb_formatted_tb/mod/rgb_scaled_scale/mult_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_rgb_formatted_tb/mod/rgb_scaled_scale/mult_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_rgb_formatted_tb/mod/rgb_out_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_rgb_formatted_tb/mod/rgb_out_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_rgb_formatted_tb/mod/rgb_out_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 115 ns  Iteration: 4  Process: /get_pixel_rgb_formatted_tb/mod/get_pixel_color/normalize_normal/mod/dot/add_xy/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /media/koops/VIVADO/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 115 ns  Iteration: 4  Process: /get_pixel_rgb_formatted_tb/mod/get_pixel_color/genblk1[0].ray_dir_normalize/mod/dot/add_xy/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /media/koops/VIVADO/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 115 ns  Iteration: 4  Process: /get_pixel_rgb_formatted_tb/mod/get_pixel_color/genblk1[1].ray_dir_normalize/mod/dot/add_xy/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /media/koops/VIVADO/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 115 ns  Iteration: 4  Process: /get_pixel_rgb_formatted_tb/mod/get_pixel_color/genblk1[2].ray_dir_normalize/mod/dot/add_xy/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /media/koops/VIVADO/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
VALID_IN XY ( 100,   50)
VALID_IN XY ( 101,   50)
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 335 ns  Iteration: 4  Process: /get_pixel_rgb_formatted_tb/mod/get_pixel_color/normal_sub/sub_z/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /media/koops/VIVADO/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
RGB_SCALED 01000011011111110000000000000000 00000000000000000000000000000000 00000000000000000000000000000000
RGB_SCALED 01000011011111110000000000000000 01000011011111110000000000000000 01000011011111110000000000000000
OUTPUT         267: zzzzzzzzzzzzzzzzzzzzzzzzzzzz1111 zzzzzzzzzzzzzzzzzzzzzzzzzzzz0000 zzzzzzzzzzzzzzzzzzzzzzzzzzzz0000
OUTPUT XY  101   50
i:       268, RGB_VALID XY ( 101,   50)
OUTPUT         268: zzzzzzzzzzzzzzzzzzzzzzzzzzzz1111 zzzzzzzzzzzzzzzzzzzzzzzzzzzz1111 zzzzzzzzzzzzzzzzzzzzzzzzzzzz1111
OUTPUT XY  101   50
i:       269, RGB_VALID XY ( 101,   50)
relaunch_sim: Time (s): cpu = 00:02:07 ; elapsed = 00:00:52 . Memory (MB): peak = 8934.133 ; gain = 0.000 ; free physical = 4684 ; free virtual = 9765
relaunch_sim
Command: launch_simulation -step compile -simset float_test -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'get_pixel_rgb_formatted_tb'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/media/koops/VIVADO/float_ip/float_testing_vivado/float_testing_vivado.sim/float_test/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'float_test'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/media/koops/VIVADO/float_ip/float_testing_vivado/float_testing_vivado.sim/float_test/behav/xsim'
xvlog --incr --relax -L uvm -prj get_pixel_rgb_formatted_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/media/koops/VIVADO/huah_cubed_3drender/src/float_functions.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vec_reciprocal_square_root
INFO: [VRFC 10-311] analyzing module vec_scale
INFO: [VRFC 10-311] analyzing module vec_add
INFO: [VRFC 10-311] analyzing module vec_divide
INFO: [VRFC 10-311] analyzing module vec_multiply
INFO: [VRFC 10-311] analyzing module vec_sub
INFO: [VRFC 10-311] analyzing module vec_dot
INFO: [VRFC 10-311] analyzing module vec_normalize
INFO: [VRFC 10-311] analyzing module float_less_than
INFO: [VRFC 10-311] analyzing module vec_less_than
INFO: [VRFC 10-311] analyzing module float_less_than_equal
INFO: [VRFC 10-311] analyzing module float_equals
INFO: [VRFC 10-311] analyzing module vec_comp
INFO: [VRFC 10-311] analyzing module vec_max
INFO: [VRFC 10-311] analyzing module vec_min
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/media/koops/VIVADO/huah_cubed_3drender/src/get_pixel_color.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module get_pixel_color
INFO: [VRFC 10-311] analyzing module get_pixel_color_should_draw_arrow
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/media/koops/VIVADO/huah_cubed_3drender/src/get_pixel_rgb_formatted.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module get_pixel_rgb_formatted
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/media/koops/VIVADO/huah_cubed_3drender/sim/get_pixel_rgb_formatted_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module get_pixel_rgb_formatted_tb
xvhdl --incr --relax -prj get_pixel_rgb_formatted_tb_vhdl.prj
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
Command: launch_simulation -step elaborate -simset float_test -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'get_pixel_rgb_formatted_tb'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/media/koops/VIVADO/float_ip/float_testing_vivado/float_testing_vivado.sim/float_test/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'float_test'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/media/koops/VIVADO/float_ip/float_testing_vivado/float_testing_vivado.sim/float_test/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L xbip_utils_v3_0_10 -L axi_utils_v2_0_6 -L xbip_pipe_v3_0_6 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_dsp48_addsub_v3_0_6 -L xbip_dsp48_multadd_v3_0_6 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_18 -L floating_point_v7_1_14 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot get_pixel_rgb_formatted_tb_behav xil_defaultlib.get_pixel_rgb_formatted_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2022.1
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /media/koops/VIVADO/Vivado/2022.1/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L xbip_utils_v3_0_10 -L axi_utils_v2_0_6 -L xbip_pipe_v3_0_6 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_dsp48_addsub_v3_0_6 -L xbip_dsp48_multadd_v3_0_6 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_18 -L floating_point_v7_1_14 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot get_pixel_rgb_formatted_tb_behav xil_defaultlib.get_pixel_rgb_formatted_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 10 differs from formal bit length 11 for port 'y_out' [/media/koops/VIVADO/huah_cubed_3drender/sim/get_pixel_rgb_formatted_tb.sv:98]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'rgb_valid' [/media/koops/VIVADO/huah_cubed_3drender/sim/get_pixel_rgb_formatted_tb.sv:102]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package floating_point_v7_1_14.floating_point_v7_1_14_viv_comp
Compiling package ieee.numeric_std
Compiling package xbip_utils_v3_0_10.xbip_utils_v3_0_10_pkg
Compiling package axi_utils_v2_0_6.axi_utils_v2_0_6_pkg
Compiling package floating_point_v7_1_14.floating_point_v7_1_14_consts
Compiling package ieee.math_real
Compiling package floating_point_v7_1_14.floating_point_v7_1_14_exp_table...
Compiling package mult_gen_v12_0_18.mult_gen_v12_0_18_pkg
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_signed
Compiling package floating_point_v7_1_14.floating_point_v7_1_14_pkg
Compiling package floating_point_v7_1_14.flt_utils
Compiling package unisim.vcomponents
Compiling package mult_gen_v12_0_18.dsp_pkg
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv_comp
Compiling package floating_point_v7_1_14.flt_recipsqrt_sp_sqrt_r_rom
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=26,fast_input=true)...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=2,fast_input=true)\]
Compiling architecture xilinx of entity mult_gen_v12_0_18.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(alumodereg=0,carryinreg...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(a_input="CASCADE",bcasc...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.op_resize [\op_resize(ai_width=24,bi_width=...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.dsp [\dsp(c_xdevicefamily="artix7",c_...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.mult_gen_v12_0_18_viv [\mult_gen_v12_0_18_viv(c_verbosi...]
Compiling architecture rtl of entity floating_point_v7_1_14.fix_mult_xx [\fix_mult_xx(c_xdevicefamily="ar...]
Compiling architecture rtl of entity floating_point_v7_1_14.fix_mult [\fix_mult(c_xdevicefamily="artix...]
Compiling architecture muxcy_v of entity unisim.MUXCY [muxcy_default]
Compiling architecture xorcy_v of entity unisim.XORCY [xorcy_default]
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture fde_v of entity unisim.FDE [fde_default]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=7)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=8,fast_input=true)\]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=32,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=4,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_14.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(fast_input=true)\]
Compiling architecture rtl of entity floating_point_v7_1_14.special_detect [\special_detect(c_xdevicefamily=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [delay_default]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(length=4)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=2,length=4,fast_inp...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(length=4,fast_input=true)...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(length=6,fast_input=true)...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=4,length=4,fast_inp...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=8,length=4)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(length=2,fast_input=true)...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=3,fast_input=true)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=4,length=2,fast_inp...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=14)\]
Compiling architecture rtl of entity floating_point_v7_1_14.flt_mult_exp [\flt_mult_exp(c_xdevicefamily="a...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=8,length=2)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=8)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=11)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=12,length=2,fast_in...]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=12,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=8,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=14,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=25,length=0,fast_in...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=3,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=2,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture rtl of entity floating_point_v7_1_14.flt_round_bit [\flt_round_bit(c_xdevicefamily="...]
Compiling architecture rtl of entity floating_point_v7_1_14.renorm_and_round_logic [\renorm_and_round_logic(c_xdevic...]
Compiling architecture rtl of entity floating_point_v7_1_14.flt_mult_round [\flt_mult_round(c_xdevicefamily=...]
Compiling architecture synth of entity floating_point_v7_1_14.flt_dec_op_lat [\flt_dec_op_lat(c_xdevicefamily=...]
Compiling architecture rtl of entity floating_point_v7_1_14.flt_mult [\flt_mult(c_xdevicefamily="artix...]
Compiling module unisims_ver.x_lut1_mux2
Compiling module unisims_ver.LUT1
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture xilinx of entity floating_point_v7_1_14.floating_point_v7_1_14_viv [\floating_point_v7_1_14_viv(c_xd...]
Compiling architecture xilinx of entity floating_point_v7_1_14.floating_point_v7_1_14 [\floating_point_v7_1_14(c_xdevic...]
Compiling module xil_defaultlib.floating_point_multiply
Compiling module xil_defaultlib.vec_scale
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=7,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_14.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=24,length=2,fast_in...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=16)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(length=2)\]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(mask="11111111000000000...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=48,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=24,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=16,length=0)\]
Compiling architecture rtl of entity floating_point_v7_1_14.dsp48e1_wrapper [\dsp48e1_wrapper(c_part="xc7a100...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(length=3)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=13,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=27,length=0)\]
Compiling architecture synth of entity floating_point_v7_1_14.align_add_dsp48e1_sgl [\align_add_dsp48e1_sgl(c_xdevice...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000001111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000000000...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=27)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=5)\]
Compiling architecture rtl of entity floating_point_v7_1_14.lead_zero_encode_shift [\lead_zero_encode_shift(ab_fw=24...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=4)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=3)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111110010101001011...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00010001010111110000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11101110101000001111...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=2,length=2)\]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=2,adreg=0,areg...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=25,length=0)\]
Compiling architecture rtl of entity floating_point_v7_1_14.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=24,c_wi...]
Compiling architecture rtl of entity floating_point_v7_1_14.norm_and_round_dsp48e1_sgl [\norm_and_round_dsp48e1_sgl(c_mu...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10011001100110011001...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111000000001111...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=9,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=9)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=9,length=5)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=10)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=4,fast_input=true)\]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_14.compare_gt [\compare_gt(c_xdevicefamily="art...]
Compiling architecture synth of entity floating_point_v7_1_14.compare [\compare(c_xdevicefamily="artix7...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=2,length=8,fast_inp...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(length=9,fast_input=true)...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(length=8,fast_input=true)...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(length=3,fast_input=true)...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=2,length=0,fast_inp...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=12)\]
Compiling architecture rtl of entity floating_point_v7_1_14.flt_add_exp_sp [\flt_add_exp_sp(c_xdevicefamily=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=23)\]
Compiling architecture synth of entity floating_point_v7_1_14.flt_dec_op [\flt_dec_op(c_xdevicefamily="art...]
Compiling architecture rtl of entity floating_point_v7_1_14.flt_add_dsp [\flt_add_dsp(c_xdevicefamily="ar...]
Compiling architecture rtl of entity floating_point_v7_1_14.flt_add [\flt_add(c_xdevicefamily="artix7...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture xilinx of entity floating_point_v7_1_14.floating_point_v7_1_14_viv [\floating_point_v7_1_14_viv(c_xd...]
Compiling architecture xilinx of entity floating_point_v7_1_14.floating_point_v7_1_14 [\floating_point_v7_1_14(c_xdevic...]
Compiling module xil_defaultlib.floating_point_sub
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_14.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_14.compare_ne_im [\compare_ne_im(c_xdevicefamily="...]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_14.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=11,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_14.compare_eq [\compare_eq(c_xdevicefamily="art...]
Compiling architecture rtl of entity floating_point_v7_1_14.fp_cmp [\fp_cmp(c_xdevicefamily="artix7"...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture xilinx of entity floating_point_v7_1_14.floating_point_v7_1_14_viv [\floating_point_v7_1_14_viv(c_xd...]
Compiling architecture xilinx of entity floating_point_v7_1_14.floating_point_v7_1_14 [\floating_point_v7_1_14(c_xdevic...]
Compiling module xil_defaultlib.floating_point_lte
Compiling module xil_defaultlib.float_less_than_equal
Compiling module xil_defaultlib.vec_sub
Compiling architecture rtl of entity floating_point_v7_1_14.flt_add [\flt_add(c_xdevicefamily="artix7...]
Compiling architecture xilinx of entity floating_point_v7_1_14.floating_point_v7_1_14_viv [\floating_point_v7_1_14_viv(c_xd...]
Compiling architecture xilinx of entity floating_point_v7_1_14.floating_point_v7_1_14 [\floating_point_v7_1_14(c_xdevic...]
Compiling module xil_defaultlib.floating_point_add
Compiling architecture xilinx of entity floating_point_v7_1_14.floating_point_v7_1_14_viv [\floating_point_v7_1_14_viv(c_xd...]
Compiling architecture xilinx of entity floating_point_v7_1_14.floating_point_v7_1_14 [\floating_point_v7_1_14(c_xdevic...]
Compiling module xil_defaultlib.floating_point_lt
Compiling module xil_defaultlib.float_less_than
Compiling module xil_defaultlib.get_pixel_color_should_draw_arro...
Compiling module xil_defaultlib.vec_add
Compiling module xil_defaultlib.vec_dot
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(length=25)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=8,length=13)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=28)\]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(alumodereg=0,bcascreg=2...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=10,length=0)\]
Compiling architecture rtl of entity floating_point_v7_1_14.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=10,b_wi...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.op_resize [\op_resize(ai_width=10,bi_width=...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.dsp [\dsp(c_xdevicefamily="artix7",c_...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.mult_gen_v12_0_18_viv [\mult_gen_v12_0_18_viv(c_verbosi...]
Compiling architecture synth of entity floating_point_v7_1_14.flt_recip_approx [\flt_recip_approx(c_xdevicefamil...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=7,length=4)\]
Compiling architecture xilinx of entity mult_gen_v12_0_18.op_resize [\op_resize(ai_width=8,bi_width=8...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.dsp [\dsp(c_xdevicefamily="artix7",c_...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.mult_gen_v12_0_18_viv [\mult_gen_v12_0_18_viv(c_verbosi...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=8,length=3)\]
Compiling architecture synth of entity floating_point_v7_1_14.flt_recip_nr [\flt_recip_nr(c_xdevicefamily="a...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=23,length=12)\]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(alumodereg=0,carryinreg...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.op_resize [\op_resize(ai_width=25,bi_width=...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.dsp [\dsp(c_xdevicefamily="artix7",c_...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=34)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=34,length=0)\]
Compiling architecture synth of entity floating_point_v7_1_14.multadd [\multadd(c_xdevicefamily="artix7...]
Compiling architecture synth of entity floating_point_v7_1_14.flt_recip_reduction_calc [\flt_recip_reduction_calc(c_xdev...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.op_resize [\op_resize(ai_width=8,bi_width=8...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.dsp [\dsp(c_xdevicefamily="artix7",c_...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.mult_gen_v12_0_18_viv [\mult_gen_v12_0_18_viv(c_verbosi...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(adreg=0,alumodereg=0,ca...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=18,length=0)\]
Compiling architecture rtl of entity floating_point_v7_1_14.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=25,b_wi...]
Compiling architecture synth of entity floating_point_v7_1_14.multadd [\multadd(c_xdevicefamily="artix7...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=7,length=3)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=8,length=6)\]
Compiling architecture rtl of entity floating_point_v7_1_14.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=25,b_wi...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=26)\]
Compiling architecture synth of entity floating_point_v7_1_14.multadd [\multadd(c_xdevicefamily="artix7...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=22,length=10,fast_i...]
Compiling architecture synth of entity floating_point_v7_1_14.flt_recip_eval [\flt_recip_eval(c_xdevicefamily=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=23,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=46,fast_input=true)...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(alumodereg=0,a_input="C...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.op_resize [\op_resize(ai_width=29,bi_width=...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.dsp [\dsp(c_xdevicefamily="artix7",c_...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=46)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=11,length=4,fast_in...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=57,length=0)\]
Compiling architecture synth of entity floating_point_v7_1_14.multadd [\multadd(c_xdevicefamily="artix7...]
Compiling architecture synth of entity floating_point_v7_1_14.flt_recip_postprocess [\flt_recip_postprocess(c_xdevice...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=9,length=30)\]
Compiling architecture rtl of entity floating_point_v7_1_14.special_detect [\special_detect(c_xdevicefamily=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=2,length=29,fast_in...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(length=29,fast_input=true...]
Compiling architecture synth of entity floating_point_v7_1_14.flt_recip_specialcase [\flt_recip_specialcase(c_xdevice...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=2)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=32)\]
Compiling architecture synth of entity floating_point_v7_1_14.flt_recip_recomb [\flt_recip_recomb(c_xdevicefamil...]
Compiling architecture synth of entity floating_point_v7_1_14.flt_recip [\flt_recip(c_xdevicefamily="arti...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture xilinx of entity floating_point_v7_1_14.floating_point_v7_1_14_viv [\floating_point_v7_1_14_viv(c_xd...]
Compiling architecture xilinx of entity floating_point_v7_1_14.floating_point_v7_1_14 [\floating_point_v7_1_14(c_xdevic...]
Compiling module xil_defaultlib.floating_point_re_sqrt
Compiling module xil_defaultlib.vec_reciprocal_square_root
Compiling module xil_defaultlib.vec_normalize
Compiling module xil_defaultlib.vec_multiply
Compiling module xil_defaultlib.vec_less_than
Compiling module xil_defaultlib.vec_max
Compiling module xil_defaultlib.get_pixel_color_default
Compiling module xil_defaultlib.vec_comp
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="ki...]
Compiling architecture synth of entity floating_point_v7_1_14.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture rtl of entity floating_point_v7_1_14.special_detect [\special_detect(a_fw=24)(1,7)\]
Compiling architecture rtl of entity floating_point_v7_1_14.delay_s [\delay_s(width=10)\]
Compiling architecture muxf7_v of entity unisim.MUXF7 [muxf7_default]
Compiling architecture muxf8_v of entity unisim.MUXF8 [muxf8_default]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=6,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_14.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture rtl of entity floating_point_v7_1_14.zero_det_sel [\zero_det_sel(c_xdevicefamily="a...]
Compiling architecture rtl of entity floating_point_v7_1_14.shift_msb_first [\shift_msb_first(a_width=24,resu...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=33,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_14.flt_to_fix_conv [\flt_to_fix_conv(c_xdevicefamily...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture xilinx of entity floating_point_v7_1_14.floating_point_v7_1_14_viv [\floating_point_v7_1_14_viv(c_xd...]
Compiling architecture xilinx of entity floating_point_v7_1_14.floating_point_v7_1_14 [\floating_point_v7_1_14(c_xdevic...]
Compiling module xil_defaultlib.floating_point_float_to_sint32
Compiling module xil_defaultlib.get_pixel_rgb_formatted
Compiling module xil_defaultlib.get_pixel_rgb_formatted_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot get_pixel_rgb_formatted_tb_behav
execute_script: Time (s): cpu = 00:02:03 ; elapsed = 00:00:45 . Memory (MB): peak = 8958.145 ; gain = 0.000 ; free physical = 4390 ; free virtual = 9813
INFO: [USF-XSim-69] 'elaborate' step finished in '45' seconds
launch_simulation: Time (s): cpu = 00:02:03 ; elapsed = 00:00:45 . Memory (MB): peak = 8958.145 ; gain = 0.000 ; free physical = 4390 ; free virtual = 9813
Time resolution is 1 ps
Starting Sim
    INVALID XY    x    x
    INVALID XY    x    x
    INVALID XY    0    0
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_rgb_formatted_tb/mod/get_pixel_color/ray_vec_scale/mult_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_rgb_formatted_tb/mod/get_pixel_color/ray_vec_scale/mult_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_rgb_formatted_tb/mod/get_pixel_color/ray_vec_scale/mult_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_rgb_formatted_tb/mod/get_pixel_color/should_render_arrow_mod/scaled_sub_0_sub/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_rgb_formatted_tb/mod/get_pixel_color/should_render_arrow_mod/scaled_sub_1_sub/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_rgb_formatted_tb/mod/get_pixel_color/should_render_arrow_mod/scaled_sub_comp_lte/mod/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_rgb_formatted_tb/mod/get_pixel_color/should_render_arrow_mod/block_pos_normalized_sub/sub_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_rgb_formatted_tb/mod/get_pixel_color/should_render_arrow_mod/block_pos_normalized_sub/sub_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_rgb_formatted_tb/mod/get_pixel_color/should_render_arrow_mod/block_pos_normalized_sub/sub_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_rgb_formatted_tb/mod/get_pixel_color/should_render_arrow_mod/add_a_ray/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_rgb_formatted_tb/mod/get_pixel_color/should_render_arrow_mod/add_a_block/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_rgb_formatted_tb/mod/get_pixel_color/should_render_arrow_mod/sub_c_ray/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_rgb_formatted_tb/mod/get_pixel_color/should_render_arrow_mod/sub_a_block/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_rgb_formatted_tb/mod/get_pixel_color/should_render_arrow_mod/add_ud_0/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_rgb_formatted_tb/mod/get_pixel_color/should_render_arrow_mod/add_ud_1/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_rgb_formatted_tb/mod/get_pixel_color/should_render_arrow_mod/add_lr_0/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_rgb_formatted_tb/mod/get_pixel_color/should_render_arrow_mod/add_lr_1/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_rgb_formatted_tb/mod/get_pixel_color/should_render_arrow_mod/lt_region_a/mod/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_rgb_formatted_tb/mod/get_pixel_color/should_render_arrow_mod/lt_region_c/mod/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_rgb_formatted_tb/mod/get_pixel_color/should_render_arrow_mod/lt_ud_0/mod/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_rgb_formatted_tb/mod/get_pixel_color/should_render_arrow_mod/lt_ud_1/mod/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_rgb_formatted_tb/mod/get_pixel_color/should_render_arrow_mod/lt_lr_0/mod/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_rgb_formatted_tb/mod/get_pixel_color/should_render_arrow_mod/lt_lr_1/mod/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_rgb_formatted_tb/mod/get_pixel_color/should_render_arrow_mod/x_ray_block_less_than_lt/mod/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_rgb_formatted_tb/mod/get_pixel_color/should_render_arrow_mod/y_ray_block_less_than_lt/mod/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_rgb_formatted_tb/mod/get_pixel_color/new_origin_add/add_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_rgb_formatted_tb/mod/get_pixel_color/new_origin_add/add_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_rgb_formatted_tb/mod/get_pixel_color/new_origin_add/add_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_rgb_formatted_tb/mod/get_pixel_color/normal_sub/sub_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_rgb_formatted_tb/mod/get_pixel_color/normal_sub/sub_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_rgb_formatted_tb/mod/get_pixel_color/normal_sub/sub_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_rgb_formatted_tb/mod/get_pixel_color/normalize_normal/mod/dot/mult_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_rgb_formatted_tb/mod/get_pixel_color/normalize_normal/mod/dot/mult_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_rgb_formatted_tb/mod/get_pixel_color/normalize_normal/mod/dot/mult_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_rgb_formatted_tb/mod/get_pixel_color/normalize_normal/mod/dot/add_xy/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_rgb_formatted_tb/mod/get_pixel_color/normalize_normal/mod/dot/add_z0/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_rgb_formatted_tb/mod/get_pixel_color/normalize_normal/mod/dot/add_xyz/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_rgb_formatted_tb/mod/get_pixel_color/normalize_normal/mod/mod/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_rgb_formatted_tb/mod/get_pixel_color/normalize_normal/mod2/mult_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_rgb_formatted_tb/mod/get_pixel_color/normalize_normal/mod2/mult_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_rgb_formatted_tb/mod/get_pixel_color/normalize_normal/mod2/mult_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_rgb_formatted_tb/mod/get_pixel_color/genblk1[0].dist_sub/sub_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_rgb_formatted_tb/mod/get_pixel_color/genblk1[0].dist_sub/sub_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_rgb_formatted_tb/mod/get_pixel_color/genblk1[0].dist_sub/sub_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_rgb_formatted_tb/mod/get_pixel_color/genblk1[0].ray_dir_normalize/mod/dot/mult_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_rgb_formatted_tb/mod/get_pixel_color/genblk1[0].ray_dir_normalize/mod/dot/mult_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_rgb_formatted_tb/mod/get_pixel_color/genblk1[0].ray_dir_normalize/mod/dot/mult_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_rgb_formatted_tb/mod/get_pixel_color/genblk1[0].ray_dir_normalize/mod/dot/add_xy/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_rgb_formatted_tb/mod/get_pixel_color/genblk1[0].ray_dir_normalize/mod/dot/add_z0/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_rgb_formatted_tb/mod/get_pixel_color/genblk1[0].ray_dir_normalize/mod/dot/add_xyz/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_rgb_formatted_tb/mod/get_pixel_color/genblk1[0].ray_dir_normalize/mod/mod/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_rgb_formatted_tb/mod/get_pixel_color/genblk1[0].ray_dir_normalize/mod2/mult_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_rgb_formatted_tb/mod/get_pixel_color/genblk1[0].ray_dir_normalize/mod2/mult_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_rgb_formatted_tb/mod/get_pixel_color/genblk1[0].ray_dir_normalize/mod2/mult_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_rgb_formatted_tb/mod/get_pixel_color/genblk1[0].lambert_dot/mult_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_rgb_formatted_tb/mod/get_pixel_color/genblk1[0].lambert_dot/mult_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_rgb_formatted_tb/mod/get_pixel_color/genblk1[0].lambert_dot/mult_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_rgb_formatted_tb/mod/get_pixel_color/genblk1[0].lambert_dot/add_xy/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_rgb_formatted_tb/mod/get_pixel_color/genblk1[0].lambert_dot/add_z0/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_rgb_formatted_tb/mod/get_pixel_color/genblk1[0].lambert_dot/add_xyz/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_rgb_formatted_tb/mod/get_pixel_color/genblk1[0].light_intense_mat_mult_multiply/multiply_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_rgb_formatted_tb/mod/get_pixel_color/genblk1[0].light_intense_mat_mult_multiply/multiply_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_rgb_formatted_tb/mod/get_pixel_color/genblk1[0].light_intense_mat_mult_multiply/multiply_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_rgb_formatted_tb/mod/get_pixel_color/genblk1[0].lambert_scale_multiply/multiply_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_rgb_formatted_tb/mod/get_pixel_color/genblk1[0].lambert_scale_multiply/multiply_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_rgb_formatted_tb/mod/get_pixel_color/genblk1[0].lambert_scale_multiply/multiply_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_rgb_formatted_tb/mod/get_pixel_color/genblk1[1].dist_sub/sub_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_rgb_formatted_tb/mod/get_pixel_color/genblk1[1].dist_sub/sub_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_rgb_formatted_tb/mod/get_pixel_color/genblk1[1].dist_sub/sub_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_rgb_formatted_tb/mod/get_pixel_color/genblk1[1].ray_dir_normalize/mod/dot/mult_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_rgb_formatted_tb/mod/get_pixel_color/genblk1[1].ray_dir_normalize/mod/dot/mult_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_rgb_formatted_tb/mod/get_pixel_color/genblk1[1].ray_dir_normalize/mod/dot/mult_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_rgb_formatted_tb/mod/get_pixel_color/genblk1[1].ray_dir_normalize/mod/dot/add_xy/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_rgb_formatted_tb/mod/get_pixel_color/genblk1[1].ray_dir_normalize/mod/dot/add_z0/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_rgb_formatted_tb/mod/get_pixel_color/genblk1[1].ray_dir_normalize/mod/dot/add_xyz/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_rgb_formatted_tb/mod/get_pixel_color/genblk1[1].ray_dir_normalize/mod/mod/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_rgb_formatted_tb/mod/get_pixel_color/genblk1[1].ray_dir_normalize/mod2/mult_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_rgb_formatted_tb/mod/get_pixel_color/genblk1[1].ray_dir_normalize/mod2/mult_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_rgb_formatted_tb/mod/get_pixel_color/genblk1[1].ray_dir_normalize/mod2/mult_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_rgb_formatted_tb/mod/get_pixel_color/genblk1[1].lambert_dot/mult_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_rgb_formatted_tb/mod/get_pixel_color/genblk1[1].lambert_dot/mult_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_rgb_formatted_tb/mod/get_pixel_color/genblk1[1].lambert_dot/mult_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_rgb_formatted_tb/mod/get_pixel_color/genblk1[1].lambert_dot/add_xy/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_rgb_formatted_tb/mod/get_pixel_color/genblk1[1].lambert_dot/add_z0/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_rgb_formatted_tb/mod/get_pixel_color/genblk1[1].lambert_dot/add_xyz/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_rgb_formatted_tb/mod/get_pixel_color/genblk1[1].light_intense_mat_mult_multiply/multiply_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_rgb_formatted_tb/mod/get_pixel_color/genblk1[1].light_intense_mat_mult_multiply/multiply_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_rgb_formatted_tb/mod/get_pixel_color/genblk1[1].light_intense_mat_mult_multiply/multiply_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_rgb_formatted_tb/mod/get_pixel_color/genblk1[1].lambert_scale_multiply/multiply_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_rgb_formatted_tb/mod/get_pixel_color/genblk1[1].lambert_scale_multiply/multiply_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_rgb_formatted_tb/mod/get_pixel_color/genblk1[1].lambert_scale_multiply/multiply_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_rgb_formatted_tb/mod/get_pixel_color/genblk1[2].dist_sub/sub_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_rgb_formatted_tb/mod/get_pixel_color/genblk1[2].dist_sub/sub_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_rgb_formatted_tb/mod/get_pixel_color/genblk1[2].dist_sub/sub_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_rgb_formatted_tb/mod/get_pixel_color/genblk1[2].ray_dir_normalize/mod/dot/mult_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_rgb_formatted_tb/mod/get_pixel_color/genblk1[2].ray_dir_normalize/mod/dot/mult_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_rgb_formatted_tb/mod/get_pixel_color/genblk1[2].ray_dir_normalize/mod/dot/mult_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_rgb_formatted_tb/mod/get_pixel_color/genblk1[2].ray_dir_normalize/mod/dot/add_xy/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_rgb_formatted_tb/mod/get_pixel_color/genblk1[2].ray_dir_normalize/mod/dot/add_z0/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_rgb_formatted_tb/mod/get_pixel_color/genblk1[2].ray_dir_normalize/mod/dot/add_xyz/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_rgb_formatted_tb/mod/get_pixel_color/genblk1[2].ray_dir_normalize/mod/mod/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_rgb_formatted_tb/mod/get_pixel_color/genblk1[2].ray_dir_normalize/mod2/mult_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_rgb_formatted_tb/mod/get_pixel_color/genblk1[2].ray_dir_normalize/mod2/mult_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_rgb_formatted_tb/mod/get_pixel_color/genblk1[2].ray_dir_normalize/mod2/mult_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_rgb_formatted_tb/mod/get_pixel_color/genblk1[2].lambert_dot/mult_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_rgb_formatted_tb/mod/get_pixel_color/genblk1[2].lambert_dot/mult_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_rgb_formatted_tb/mod/get_pixel_color/genblk1[2].lambert_dot/mult_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_rgb_formatted_tb/mod/get_pixel_color/genblk1[2].lambert_dot/add_xy/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_rgb_formatted_tb/mod/get_pixel_color/genblk1[2].lambert_dot/add_z0/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_rgb_formatted_tb/mod/get_pixel_color/genblk1[2].lambert_dot/add_xyz/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_rgb_formatted_tb/mod/get_pixel_color/genblk1[2].light_intense_mat_mult_multiply/multiply_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_rgb_formatted_tb/mod/get_pixel_color/genblk1[2].light_intense_mat_mult_multiply/multiply_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_rgb_formatted_tb/mod/get_pixel_color/genblk1[2].light_intense_mat_mult_multiply/multiply_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_rgb_formatted_tb/mod/get_pixel_color/genblk1[2].lambert_scale_multiply/multiply_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_rgb_formatted_tb/mod/get_pixel_color/genblk1[2].lambert_scale_multiply/multiply_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_rgb_formatted_tb/mod/get_pixel_color/genblk1[2].lambert_scale_multiply/multiply_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_rgb_formatted_tb/mod/get_pixel_color/r_total_0_add/add_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_rgb_formatted_tb/mod/get_pixel_color/r_total_0_add/add_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_rgb_formatted_tb/mod/get_pixel_color/r_total_0_add/add_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_rgb_formatted_tb/mod/get_pixel_color/r_total_add/add_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_rgb_formatted_tb/mod/get_pixel_color/r_total_add/add_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_rgb_formatted_tb/mod/get_pixel_color/r_total_add/add_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_rgb_formatted_tb/mod/get_pixel_color/min_rgb_max/less_than/mod_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_rgb_formatted_tb/mod/get_pixel_color/min_rgb_max/less_than/mod_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_rgb_formatted_tb/mod/get_pixel_color/min_rgb_max/less_than/mod_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_rgb_formatted_tb/mod/rgb_lt/mod_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_rgb_formatted_tb/mod/rgb_lt/mod_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_rgb_formatted_tb/mod/rgb_lt/mod_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_rgb_formatted_tb/mod/rgb_scaled_scale/mult_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_rgb_formatted_tb/mod/rgb_scaled_scale/mult_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_rgb_formatted_tb/mod/rgb_scaled_scale/mult_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_rgb_formatted_tb/mod/rgb_out_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_rgb_formatted_tb/mod/rgb_out_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_rgb_formatted_tb/mod/rgb_out_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
    INVALID XY    0    0
    INVALID XY    0    0
    INVALID XY    0    0
    INVALID XY    0    0
    INVALID XY    0    0
    INVALID XY    0    0
    INVALID XY    0    0
    INVALID XY    0    0
    INVALID XY    0    0
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 115 ns  Iteration: 4  Process: /get_pixel_rgb_formatted_tb/mod/get_pixel_color/normalize_normal/mod/dot/add_xy/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /media/koops/VIVADO/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 115 ns  Iteration: 4  Process: /get_pixel_rgb_formatted_tb/mod/get_pixel_color/genblk1[0].ray_dir_normalize/mod/dot/add_xy/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /media/koops/VIVADO/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 115 ns  Iteration: 4  Process: /get_pixel_rgb_formatted_tb/mod/get_pixel_color/genblk1[1].ray_dir_normalize/mod/dot/add_xy/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /media/koops/VIVADO/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 115 ns  Iteration: 4  Process: /get_pixel_rgb_formatted_tb/mod/get_pixel_color/genblk1[2].ray_dir_normalize/mod/dot/add_xy/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /media/koops/VIVADO/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
VALID_IN XY ( 100,   50)
    INVALID XY    0    0
VALID_IN XY ( 101,   50)
    INVALID XY    0    0
    INVALID XY    0    0
    INVALID XY    0    0
    INVALID XY    0    0
    INVALID XY    0    0
    INVALID XY    0    0
    INVALID XY    0    0
    INVALID XY    0    0
    INVALID XY    0    0
    INVALID XY    0    0
    INVALID XY    0    0
    INVALID XY    0    0
    INVALID XY    0    0
    INVALID XY    0    0
    INVALID XY    0    0
    INVALID XY    0    0
    INVALID XY    0    0
    INVALID XY    0    0
    INVALID XY    0    0
    INVALID XY    0    0
    INVALID XY    0    0
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 335 ns  Iteration: 4  Process: /get_pixel_rgb_formatted_tb/mod/get_pixel_color/normal_sub/sub_z/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /media/koops/VIVADO/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
    INVALID XY    0    0
    INVALID XY    0    0
    INVALID XY    0    0
    INVALID XY    0    0
    INVALID XY    0    0
    INVALID XY    0    0
    INVALID XY    0    0
    INVALID XY    0    0
    INVALID XY    0    0
    INVALID XY    0    0
    INVALID XY    0    0
    INVALID XY    0    0
    INVALID XY    0    0
    INVALID XY    0    0
    INVALID XY    0    0
    INVALID XY    0    0
    INVALID XY    0    0
    INVALID XY    0    0
    INVALID XY    0    0
    INVALID XY    0    0
    INVALID XY    0    0
    INVALID XY    0    0
    INVALID XY    0    0
    INVALID XY    0    0
    INVALID XY    0    0
    INVALID XY    0    0
    INVALID XY    0    0
    INVALID XY    0    0
    INVALID XY    0    0
    INVALID XY    0    0
    INVALID XY    0    0
    INVALID XY    0    0
    INVALID XY    0    0
    INVALID XY    0    0
    INVALID XY    0    0
    INVALID XY    0    0
    INVALID XY    0    0
    INVALID XY    0    0
    INVALID XY    0    0
    INVALID XY    0    0
    INVALID XY    0    0
    INVALID XY    0    0
    INVALID XY    0    0
    INVALID XY    0    0
    INVALID XY    0    0
    INVALID XY    0    0
    INVALID XY    0    0
    INVALID XY    0    0
    INVALID XY    0    0
    INVALID XY    0    0
    INVALID XY    0    0
    INVALID XY    0    0
    INVALID XY    0    0
    INVALID XY    0    0
    INVALID XY    0    0
    INVALID XY    0    0
    INVALID XY    0    0
    INVALID XY    0    0
    INVALID XY    0    0
    INVALID XY    0    0
    INVALID XY    0    0
    INVALID XY    0    0
    INVALID XY    0    0
    INVALID XY    0    0
    INVALID XY    0    0
    INVALID XY    0    0
    INVALID XY    0    0
    INVALID XY    0    0
    INVALID XY    0    0
    INVALID XY    0    0
    INVALID XY    0    0
    INVALID XY    0    0
    INVALID XY    0    0
    INVALID XY    0    0
    INVALID XY    0    0
    INVALID XY    0    0
    INVALID XY    0    0
    INVALID XY    0    0
    INVALID XY    0    0
    INVALID XY    0    0
    INVALID XY    0    0
    INVALID XY    0    0
    INVALID XY    0    0
    INVALID XY    0    0
    INVALID XY    0    0
    INVALID XY    0    0
    INVALID XY    0    0
    INVALID XY    0    0
    INVALID XY    0    0
    INVALID XY    0    0
    INVALID XY    0    0
    INVALID XY    0    0
    INVALID XY    0    0
    INVALID XY    0    0
    INVALID XY    0    0
    INVALID XY    0    0
    INVALID XY    0    0
    INVALID XY    0    0
    INVALID XY    0    0
    INVALID XY    0    0
    INVALID XY    0    0
    INVALID XY    0    0
    INVALID XY    0    0
    INVALID XY    0    0
    INVALID XY    0    0
    INVALID XY    0    0
    INVALID XY    0    0
    INVALID XY    0    0
    INVALID XY    0    0
    INVALID XY    0    0
    INVALID XY    0    0
    INVALID XY    0    0
    INVALID XY    0    0
    INVALID XY    0    0
    INVALID XY    0    0
    INVALID XY    0    0
    INVALID XY    0    0
    INVALID XY    0    0
    INVALID XY    0    0
    INVALID XY    0    0
    INVALID XY    0    0
    INVALID XY    0    0
    INVALID XY    0    0
    INVALID XY    0    0
    INVALID XY    0    0
    INVALID XY    0    0
    INVALID XY    0    0
    INVALID XY    0    0
    INVALID XY    0    0
    INVALID XY    0    0
    INVALID XY    0    0
    INVALID XY    0    0
    INVALID XY    0    0
    INVALID XY    0    0
    INVALID XY    0    0
    INVALID XY    0    0
    INVALID XY    0    0
    INVALID XY    0    0
    INVALID XY    0    0
    INVALID XY    0    0
    INVALID XY    0    0
    INVALID XY    0    0
    INVALID XY    0    0
    INVALID XY    0    0
    INVALID XY    0    0
    INVALID XY    0    0
    INVALID XY    0    0
    INVALID XY    0    0
    INVALID XY    0    0
    INVALID XY    0    0
    INVALID XY    0    0
    INVALID XY    0    0
    INVALID XY    0    0
    INVALID XY    0    0
    INVALID XY    0    0
    INVALID XY    0    0
    INVALID XY    0    0
    INVALID XY    0    0
    INVALID XY    0    0
    INVALID XY    0    0
    INVALID XY    0    0
    INVALID XY    0    0
    INVALID XY    0    0
    INVALID XY    0    0
    INVALID XY    0    0
    INVALID XY    0    0
    INVALID XY    0    0
    INVALID XY    0    0
    INVALID XY    0    0
    INVALID XY    0    0
    INVALID XY    0    0
    INVALID XY    0    0
    INVALID XY    0    0
    INVALID XY    0    0
    INVALID XY    0    0
    INVALID XY    0    0
    INVALID XY    0    0
    INVALID XY    0    0
    INVALID XY    0    0
    INVALID XY    0    0
    INVALID XY    0    0
    INVALID XY    0    0
    INVALID XY    0    0
    INVALID XY    0    0
    INVALID XY    0    0
    INVALID XY    0    0
    INVALID XY    0    0
    INVALID XY    0    0
    INVALID XY    0    0
    INVALID XY    0    0
    INVALID XY    0    0
    INVALID XY    0    0
    INVALID XY    0    0
    INVALID XY    0    0
    INVALID XY    0    0
    INVALID XY    0    0
    INVALID XY    0    0
    INVALID XY    0    0
    INVALID XY    0    0
    INVALID XY    0    0
    INVALID XY    0    0
    INVALID XY    0    0
    INVALID XY    0    0
    INVALID XY    0    0
    INVALID XY    0    0
    INVALID XY    0    0
    INVALID XY    0    0
    INVALID XY    0    0
    INVALID XY    0    0
    INVALID XY    0    0
    INVALID XY    0    0
    INVALID XY    0    0
    INVALID XY    0    0
    INVALID XY    0    0
    INVALID XY    0    0
    INVALID XY    0    0
    INVALID XY    0    0
    INVALID XY    0    0
    INVALID XY    0    0
    INVALID XY    0    0
    INVALID XY    0    0
    INVALID XY    0    0
    INVALID XY    0    0
    INVALID XY    0    0
    INVALID XY    0    0
    INVALID XY    0    0
    INVALID XY    0    0
    INVALID XY    0    0
    INVALID XY    0    0
    INVALID XY    0    0
    INVALID XY    0    0
    INVALID XY    0    0
    INVALID XY    0    0
    INVALID XY    0    0
    INVALID XY    0    0
    INVALID XY    0    0
    INVALID XY    0    0
    INVALID XY    0    0
    INVALID XY    0    0
    INVALID XY    0    0
    INVALID XY    0    0
    INVALID XY    0    0
    INVALID XY    0    0
    INVALID XY    0    0
    INVALID XY    0    0
    INVALID XY    0    0
    INVALID XY    x    x
    INVALID XY  100   50
OUTPUT         267: 1111 0000 0000
OUTPUT XY  101   50
i:       268, RGB_VALID XY ( 101,   50)
XY  101   50
OUTPUT         268: 1111 1111 1111
OUTPUT XY  101   50
i:       269, RGB_VALID XY ( 101,   50)
XY  101   50
    INVALID XY  101   50
    INVALID XY  101   50
    INVALID XY  101   50
    INVALID XY  101   50
    INVALID XY  101   50
    INVALID XY  101   50
    INVALID XY  101   50
    INVALID XY  101   50
    INVALID XY  101   50
    INVALID XY  101   50
    INVALID XY  101   50
    INVALID XY  101   50
    INVALID XY  101   50
    INVALID XY  101   50
    INVALID XY  101   50
    INVALID XY  101   50
    INVALID XY  101   50
    INVALID XY  101   50
    INVALID XY  101   50
    INVALID XY  101   50
    INVALID XY  101   50
    INVALID XY  101   50
    INVALID XY  101   50
    INVALID XY  101   50
    INVALID XY  101   50
    INVALID XY  101   50
    INVALID XY  101   50
    INVALID XY  101   50
    INVALID XY  101   50
    INVALID XY  101   50
    INVALID XY  101   50
    INVALID XY  101   50
    INVALID XY  101   50
    INVALID XY  101   50
    INVALID XY  101   50
    INVALID XY  101   50
    INVALID XY  101   50
    INVALID XY  101   50
    INVALID XY  101   50
    INVALID XY  101   50
    INVALID XY  101   50
    INVALID XY  101   50
    INVALID XY  101   50
    INVALID XY  101   50
    INVALID XY  101   50
    INVALID XY  101   50
    INVALID XY  101   50
    INVALID XY  101   50
    INVALID XY  101   50
    INVALID XY  101   50
    INVALID XY  101   50
    INVALID XY  101   50
    INVALID XY  101   50
    INVALID XY  101   50
    INVALID XY  101   50
    INVALID XY  101   50
    INVALID XY  101   50
    INVALID XY  101   50
    INVALID XY  101   50
    INVALID XY  101   50
    INVALID XY  101   50
    INVALID XY  101   50
    INVALID XY  101   50
    INVALID XY  101   50
    INVALID XY  101   50
    INVALID XY  101   50
    INVALID XY  101   50
    INVALID XY  101   50
    INVALID XY  101   50
    INVALID XY  101   50
    INVALID XY  101   50
    INVALID XY  101   50
    INVALID XY  101   50
    INVALID XY  101   50
    INVALID XY  101   50
    INVALID XY  101   50
    INVALID XY  101   50
    INVALID XY  101   50
    INVALID XY  101   50
    INVALID XY  101   50
    INVALID XY  101   50
    INVALID XY  101   50
    INVALID XY  101   50
    INVALID XY  101   50
    INVALID XY  101   50
    INVALID XY  101   50
    INVALID XY  101   50
    INVALID XY  101   50
    INVALID XY  101   50
    INVALID XY  101   50
    INVALID XY  101   50
    INVALID XY  101   50
    INVALID XY  101   50
    INVALID XY  101   50
    INVALID XY  101   50
    INVALID XY  101   50
    INVALID XY  101   50
    INVALID XY  101   50
    INVALID XY  101   50
    INVALID XY  101   50
    INVALID XY  101   50
    INVALID XY  101   50
    INVALID XY  101   50
    INVALID XY  101   50
    INVALID XY  101   50
    INVALID XY  101   50
    INVALID XY  101   50
    INVALID XY  101   50
    INVALID XY  101   50
    INVALID XY  101   50
    INVALID XY  101   50
    INVALID XY  101   50
    INVALID XY  101   50
    INVALID XY  101   50
    INVALID XY  101   50
    INVALID XY  101   50
relaunch_sim: Time (s): cpu = 00:02:14 ; elapsed = 00:00:55 . Memory (MB): peak = 8958.145 ; gain = 0.000 ; free physical = 4288 ; free virtual = 9715
relaunch_sim
Command: launch_simulation -step compile -simset float_test -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'get_pixel_rgb_formatted_tb'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/media/koops/VIVADO/float_ip/float_testing_vivado/float_testing_vivado.sim/float_test/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'float_test'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/media/koops/VIVADO/float_ip/float_testing_vivado/float_testing_vivado.sim/float_test/behav/xsim'
xvlog --incr --relax -L uvm -prj get_pixel_rgb_formatted_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/media/koops/VIVADO/huah_cubed_3drender/src/float_functions.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vec_reciprocal_square_root
INFO: [VRFC 10-311] analyzing module vec_scale
INFO: [VRFC 10-311] analyzing module vec_add
INFO: [VRFC 10-311] analyzing module vec_divide
INFO: [VRFC 10-311] analyzing module vec_multiply
INFO: [VRFC 10-311] analyzing module vec_sub
INFO: [VRFC 10-311] analyzing module vec_dot
INFO: [VRFC 10-311] analyzing module vec_normalize
INFO: [VRFC 10-311] analyzing module float_less_than
INFO: [VRFC 10-311] analyzing module vec_less_than
INFO: [VRFC 10-311] analyzing module float_less_than_equal
INFO: [VRFC 10-311] analyzing module float_equals
INFO: [VRFC 10-311] analyzing module vec_comp
INFO: [VRFC 10-311] analyzing module vec_max
INFO: [VRFC 10-311] analyzing module vec_min
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/media/koops/VIVADO/huah_cubed_3drender/src/get_pixel_color.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module get_pixel_color
INFO: [VRFC 10-311] analyzing module get_pixel_color_should_draw_arrow
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/media/koops/VIVADO/huah_cubed_3drender/src/get_pixel_rgb_formatted.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module get_pixel_rgb_formatted
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/media/koops/VIVADO/huah_cubed_3drender/sim/get_pixel_rgb_formatted_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module get_pixel_rgb_formatted_tb
xvhdl --incr --relax -prj get_pixel_rgb_formatted_tb_vhdl.prj
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
Command: launch_simulation -step elaborate -simset float_test -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'get_pixel_rgb_formatted_tb'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/media/koops/VIVADO/float_ip/float_testing_vivado/float_testing_vivado.sim/float_test/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'float_test'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/media/koops/VIVADO/float_ip/float_testing_vivado/float_testing_vivado.sim/float_test/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L xbip_utils_v3_0_10 -L axi_utils_v2_0_6 -L xbip_pipe_v3_0_6 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_dsp48_addsub_v3_0_6 -L xbip_dsp48_multadd_v3_0_6 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_18 -L floating_point_v7_1_14 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot get_pixel_rgb_formatted_tb_behav xil_defaultlib.get_pixel_rgb_formatted_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2022.1
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /media/koops/VIVADO/Vivado/2022.1/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L xbip_utils_v3_0_10 -L axi_utils_v2_0_6 -L xbip_pipe_v3_0_6 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_dsp48_addsub_v3_0_6 -L xbip_dsp48_multadd_v3_0_6 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_18 -L floating_point_v7_1_14 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot get_pixel_rgb_formatted_tb_behav xil_defaultlib.get_pixel_rgb_formatted_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 10 differs from formal bit length 11 for port 'y_out' [/media/koops/VIVADO/huah_cubed_3drender/sim/get_pixel_rgb_formatted_tb.sv:98]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'rgb_valid' [/media/koops/VIVADO/huah_cubed_3drender/sim/get_pixel_rgb_formatted_tb.sv:102]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package floating_point_v7_1_14.floating_point_v7_1_14_viv_comp
Compiling package ieee.numeric_std
Compiling package xbip_utils_v3_0_10.xbip_utils_v3_0_10_pkg
Compiling package axi_utils_v2_0_6.axi_utils_v2_0_6_pkg
Compiling package floating_point_v7_1_14.floating_point_v7_1_14_consts
Compiling package ieee.math_real
Compiling package floating_point_v7_1_14.floating_point_v7_1_14_exp_table...
Compiling package mult_gen_v12_0_18.mult_gen_v12_0_18_pkg
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_signed
Compiling package floating_point_v7_1_14.floating_point_v7_1_14_pkg
Compiling package floating_point_v7_1_14.flt_utils
Compiling package unisim.vcomponents
Compiling package mult_gen_v12_0_18.dsp_pkg
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv_comp
Compiling package floating_point_v7_1_14.flt_recipsqrt_sp_sqrt_r_rom
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=26,fast_input=true)...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=2,fast_input=true)\]
Compiling architecture xilinx of entity mult_gen_v12_0_18.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(alumodereg=0,carryinreg...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(a_input="CASCADE",bcasc...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.op_resize [\op_resize(ai_width=24,bi_width=...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.dsp [\dsp(c_xdevicefamily="artix7",c_...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.mult_gen_v12_0_18_viv [\mult_gen_v12_0_18_viv(c_verbosi...]
Compiling architecture rtl of entity floating_point_v7_1_14.fix_mult_xx [\fix_mult_xx(c_xdevicefamily="ar...]
Compiling architecture rtl of entity floating_point_v7_1_14.fix_mult [\fix_mult(c_xdevicefamily="artix...]
Compiling architecture muxcy_v of entity unisim.MUXCY [muxcy_default]
Compiling architecture xorcy_v of entity unisim.XORCY [xorcy_default]
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture fde_v of entity unisim.FDE [fde_default]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=7)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=8,fast_input=true)\]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=32,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=4,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_14.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(fast_input=true)\]
Compiling architecture rtl of entity floating_point_v7_1_14.special_detect [\special_detect(c_xdevicefamily=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [delay_default]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(length=4)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=2,length=4,fast_inp...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(length=4,fast_input=true)...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(length=6,fast_input=true)...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=4,length=4,fast_inp...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=8,length=4)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(length=2,fast_input=true)...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=3,fast_input=true)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=4,length=2,fast_inp...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=14)\]
Compiling architecture rtl of entity floating_point_v7_1_14.flt_mult_exp [\flt_mult_exp(c_xdevicefamily="a...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=8,length=2)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=8)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=11)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=12,length=2,fast_in...]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=12,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=8,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=14,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=25,length=0,fast_in...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=3,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=2,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture rtl of entity floating_point_v7_1_14.flt_round_bit [\flt_round_bit(c_xdevicefamily="...]
Compiling architecture rtl of entity floating_point_v7_1_14.renorm_and_round_logic [\renorm_and_round_logic(c_xdevic...]
Compiling architecture rtl of entity floating_point_v7_1_14.flt_mult_round [\flt_mult_round(c_xdevicefamily=...]
Compiling architecture synth of entity floating_point_v7_1_14.flt_dec_op_lat [\flt_dec_op_lat(c_xdevicefamily=...]
Compiling architecture rtl of entity floating_point_v7_1_14.flt_mult [\flt_mult(c_xdevicefamily="artix...]
Compiling module unisims_ver.x_lut1_mux2
Compiling module unisims_ver.LUT1
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture xilinx of entity floating_point_v7_1_14.floating_point_v7_1_14_viv [\floating_point_v7_1_14_viv(c_xd...]
Compiling architecture xilinx of entity floating_point_v7_1_14.floating_point_v7_1_14 [\floating_point_v7_1_14(c_xdevic...]
Compiling module xil_defaultlib.floating_point_multiply
Compiling module xil_defaultlib.vec_scale
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=7,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_14.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=24,length=2,fast_in...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=16)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(length=2)\]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(mask="11111111000000000...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=48,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=24,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=16,length=0)\]
Compiling architecture rtl of entity floating_point_v7_1_14.dsp48e1_wrapper [\dsp48e1_wrapper(c_part="xc7a100...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(length=3)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=13,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=27,length=0)\]
Compiling architecture synth of entity floating_point_v7_1_14.align_add_dsp48e1_sgl [\align_add_dsp48e1_sgl(c_xdevice...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000001111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000000000...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=27)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=5)\]
Compiling architecture rtl of entity floating_point_v7_1_14.lead_zero_encode_shift [\lead_zero_encode_shift(ab_fw=24...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=4)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=3)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111110010101001011...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00010001010111110000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11101110101000001111...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=2,length=2)\]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=2,adreg=0,areg...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=25,length=0)\]
Compiling architecture rtl of entity floating_point_v7_1_14.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=24,c_wi...]
Compiling architecture rtl of entity floating_point_v7_1_14.norm_and_round_dsp48e1_sgl [\norm_and_round_dsp48e1_sgl(c_mu...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10011001100110011001...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111000000001111...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=9,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=9)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=9,length=5)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=10)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=4,fast_input=true)\]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_14.compare_gt [\compare_gt(c_xdevicefamily="art...]
Compiling architecture synth of entity floating_point_v7_1_14.compare [\compare(c_xdevicefamily="artix7...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=2,length=8,fast_inp...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(length=9,fast_input=true)...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(length=8,fast_input=true)...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(length=3,fast_input=true)...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=2,length=0,fast_inp...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=12)\]
Compiling architecture rtl of entity floating_point_v7_1_14.flt_add_exp_sp [\flt_add_exp_sp(c_xdevicefamily=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=23)\]
Compiling architecture synth of entity floating_point_v7_1_14.flt_dec_op [\flt_dec_op(c_xdevicefamily="art...]
Compiling architecture rtl of entity floating_point_v7_1_14.flt_add_dsp [\flt_add_dsp(c_xdevicefamily="ar...]
Compiling architecture rtl of entity floating_point_v7_1_14.flt_add [\flt_add(c_xdevicefamily="artix7...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture xilinx of entity floating_point_v7_1_14.floating_point_v7_1_14_viv [\floating_point_v7_1_14_viv(c_xd...]
Compiling architecture xilinx of entity floating_point_v7_1_14.floating_point_v7_1_14 [\floating_point_v7_1_14(c_xdevic...]
Compiling module xil_defaultlib.floating_point_sub
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_14.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_14.compare_ne_im [\compare_ne_im(c_xdevicefamily="...]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_14.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=11,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_14.compare_eq [\compare_eq(c_xdevicefamily="art...]
Compiling architecture rtl of entity floating_point_v7_1_14.fp_cmp [\fp_cmp(c_xdevicefamily="artix7"...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture xilinx of entity floating_point_v7_1_14.floating_point_v7_1_14_viv [\floating_point_v7_1_14_viv(c_xd...]
Compiling architecture xilinx of entity floating_point_v7_1_14.floating_point_v7_1_14 [\floating_point_v7_1_14(c_xdevic...]
Compiling module xil_defaultlib.floating_point_lte
Compiling module xil_defaultlib.float_less_than_equal
Compiling module xil_defaultlib.vec_sub
Compiling architecture rtl of entity floating_point_v7_1_14.flt_add [\flt_add(c_xdevicefamily="artix7...]
Compiling architecture xilinx of entity floating_point_v7_1_14.floating_point_v7_1_14_viv [\floating_point_v7_1_14_viv(c_xd...]
Compiling architecture xilinx of entity floating_point_v7_1_14.floating_point_v7_1_14 [\floating_point_v7_1_14(c_xdevic...]
Compiling module xil_defaultlib.floating_point_add
Compiling architecture xilinx of entity floating_point_v7_1_14.floating_point_v7_1_14_viv [\floating_point_v7_1_14_viv(c_xd...]
Compiling architecture xilinx of entity floating_point_v7_1_14.floating_point_v7_1_14 [\floating_point_v7_1_14(c_xdevic...]
Compiling module xil_defaultlib.floating_point_lt
Compiling module xil_defaultlib.float_less_than
Compiling module xil_defaultlib.get_pixel_color_should_draw_arro...
Compiling module xil_defaultlib.vec_add
Compiling module xil_defaultlib.vec_dot
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(length=25)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=8,length=13)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=28)\]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(alumodereg=0,bcascreg=2...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=10,length=0)\]
Compiling architecture rtl of entity floating_point_v7_1_14.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=10,b_wi...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.op_resize [\op_resize(ai_width=10,bi_width=...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.dsp [\dsp(c_xdevicefamily="artix7",c_...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.mult_gen_v12_0_18_viv [\mult_gen_v12_0_18_viv(c_verbosi...]
Compiling architecture synth of entity floating_point_v7_1_14.flt_recip_approx [\flt_recip_approx(c_xdevicefamil...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=7,length=4)\]
Compiling architecture xilinx of entity mult_gen_v12_0_18.op_resize [\op_resize(ai_width=8,bi_width=8...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.dsp [\dsp(c_xdevicefamily="artix7",c_...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.mult_gen_v12_0_18_viv [\mult_gen_v12_0_18_viv(c_verbosi...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=8,length=3)\]
Compiling architecture synth of entity floating_point_v7_1_14.flt_recip_nr [\flt_recip_nr(c_xdevicefamily="a...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=23,length=12)\]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(alumodereg=0,carryinreg...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.op_resize [\op_resize(ai_width=25,bi_width=...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.dsp [\dsp(c_xdevicefamily="artix7",c_...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=34)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=34,length=0)\]
Compiling architecture synth of entity floating_point_v7_1_14.multadd [\multadd(c_xdevicefamily="artix7...]
Compiling architecture synth of entity floating_point_v7_1_14.flt_recip_reduction_calc [\flt_recip_reduction_calc(c_xdev...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.op_resize [\op_resize(ai_width=8,bi_width=8...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.dsp [\dsp(c_xdevicefamily="artix7",c_...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.mult_gen_v12_0_18_viv [\mult_gen_v12_0_18_viv(c_verbosi...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(adreg=0,alumodereg=0,ca...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=18,length=0)\]
Compiling architecture rtl of entity floating_point_v7_1_14.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=25,b_wi...]
Compiling architecture synth of entity floating_point_v7_1_14.multadd [\multadd(c_xdevicefamily="artix7...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=7,length=3)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=8,length=6)\]
Compiling architecture rtl of entity floating_point_v7_1_14.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=25,b_wi...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=26)\]
Compiling architecture synth of entity floating_point_v7_1_14.multadd [\multadd(c_xdevicefamily="artix7...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=22,length=10,fast_i...]
Compiling architecture synth of entity floating_point_v7_1_14.flt_recip_eval [\flt_recip_eval(c_xdevicefamily=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=23,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=46,fast_input=true)...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(alumodereg=0,a_input="C...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.op_resize [\op_resize(ai_width=29,bi_width=...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.dsp [\dsp(c_xdevicefamily="artix7",c_...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=46)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=11,length=4,fast_in...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=57,length=0)\]
Compiling architecture synth of entity floating_point_v7_1_14.multadd [\multadd(c_xdevicefamily="artix7...]
Compiling architecture synth of entity floating_point_v7_1_14.flt_recip_postprocess [\flt_recip_postprocess(c_xdevice...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=9,length=30)\]
Compiling architecture rtl of entity floating_point_v7_1_14.special_detect [\special_detect(c_xdevicefamily=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=2,length=29,fast_in...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(length=29,fast_input=true...]
Compiling architecture synth of entity floating_point_v7_1_14.flt_recip_specialcase [\flt_recip_specialcase(c_xdevice...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=2)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=32)\]
Compiling architecture synth of entity floating_point_v7_1_14.flt_recip_recomb [\flt_recip_recomb(c_xdevicefamil...]
Compiling architecture synth of entity floating_point_v7_1_14.flt_recip [\flt_recip(c_xdevicefamily="arti...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture xilinx of entity floating_point_v7_1_14.floating_point_v7_1_14_viv [\floating_point_v7_1_14_viv(c_xd...]
Compiling architecture xilinx of entity floating_point_v7_1_14.floating_point_v7_1_14 [\floating_point_v7_1_14(c_xdevic...]
Compiling module xil_defaultlib.floating_point_re_sqrt
Compiling module xil_defaultlib.vec_reciprocal_square_root
Compiling module xil_defaultlib.vec_normalize
Compiling module xil_defaultlib.vec_multiply
Compiling module xil_defaultlib.vec_less_than
Compiling module xil_defaultlib.vec_max
Compiling module xil_defaultlib.get_pixel_color_default
Compiling module xil_defaultlib.vec_comp
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="ki...]
Compiling architecture synth of entity floating_point_v7_1_14.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture rtl of entity floating_point_v7_1_14.special_detect [\special_detect(a_fw=24)(1,7)\]
Compiling architecture rtl of entity floating_point_v7_1_14.delay_s [\delay_s(width=10)\]
Compiling architecture muxf7_v of entity unisim.MUXF7 [muxf7_default]
Compiling architecture muxf8_v of entity unisim.MUXF8 [muxf8_default]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=6,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_14.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture rtl of entity floating_point_v7_1_14.zero_det_sel [\zero_det_sel(c_xdevicefamily="a...]
Compiling architecture rtl of entity floating_point_v7_1_14.shift_msb_first [\shift_msb_first(a_width=24,resu...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=33,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_14.flt_to_fix_conv [\flt_to_fix_conv(c_xdevicefamily...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture xilinx of entity floating_point_v7_1_14.floating_point_v7_1_14_viv [\floating_point_v7_1_14_viv(c_xd...]
Compiling architecture xilinx of entity floating_point_v7_1_14.floating_point_v7_1_14 [\floating_point_v7_1_14(c_xdevic...]
Compiling module xil_defaultlib.floating_point_float_to_sint32
Compiling module xil_defaultlib.get_pixel_rgb_formatted
Compiling module xil_defaultlib.get_pixel_rgb_formatted_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot get_pixel_rgb_formatted_tb_behav
execute_script: Time (s): cpu = 00:01:56 ; elapsed = 00:00:48 . Memory (MB): peak = 8982.156 ; gain = 0.000 ; free physical = 4388 ; free virtual = 9801
INFO: [USF-XSim-69] 'elaborate' step finished in '48' seconds
launch_simulation: Time (s): cpu = 00:01:56 ; elapsed = 00:00:48 . Memory (MB): peak = 8982.156 ; gain = 0.000 ; free physical = 4388 ; free virtual = 9801
Time resolution is 1 ps
Starting Sim
    INVALID XY    x    x
    INVALID XY    x    x
    INVALID XY    0    0
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_rgb_formatted_tb/mod/get_pixel_color/ray_vec_scale/mult_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_rgb_formatted_tb/mod/get_pixel_color/ray_vec_scale/mult_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_rgb_formatted_tb/mod/get_pixel_color/ray_vec_scale/mult_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_rgb_formatted_tb/mod/get_pixel_color/should_render_arrow_mod/scaled_sub_0_sub/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_rgb_formatted_tb/mod/get_pixel_color/should_render_arrow_mod/scaled_sub_1_sub/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_rgb_formatted_tb/mod/get_pixel_color/should_render_arrow_mod/scaled_sub_comp_lte/mod/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_rgb_formatted_tb/mod/get_pixel_color/should_render_arrow_mod/block_pos_normalized_sub/sub_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_rgb_formatted_tb/mod/get_pixel_color/should_render_arrow_mod/block_pos_normalized_sub/sub_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_rgb_formatted_tb/mod/get_pixel_color/should_render_arrow_mod/block_pos_normalized_sub/sub_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_rgb_formatted_tb/mod/get_pixel_color/should_render_arrow_mod/add_a_ray/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_rgb_formatted_tb/mod/get_pixel_color/should_render_arrow_mod/add_a_block/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_rgb_formatted_tb/mod/get_pixel_color/should_render_arrow_mod/sub_c_ray/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_rgb_formatted_tb/mod/get_pixel_color/should_render_arrow_mod/sub_a_block/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_rgb_formatted_tb/mod/get_pixel_color/should_render_arrow_mod/add_ud_0/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_rgb_formatted_tb/mod/get_pixel_color/should_render_arrow_mod/add_ud_1/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_rgb_formatted_tb/mod/get_pixel_color/should_render_arrow_mod/add_lr_0/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_rgb_formatted_tb/mod/get_pixel_color/should_render_arrow_mod/add_lr_1/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_rgb_formatted_tb/mod/get_pixel_color/should_render_arrow_mod/lt_region_a/mod/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_rgb_formatted_tb/mod/get_pixel_color/should_render_arrow_mod/lt_region_c/mod/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_rgb_formatted_tb/mod/get_pixel_color/should_render_arrow_mod/lt_ud_0/mod/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_rgb_formatted_tb/mod/get_pixel_color/should_render_arrow_mod/lt_ud_1/mod/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_rgb_formatted_tb/mod/get_pixel_color/should_render_arrow_mod/lt_lr_0/mod/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_rgb_formatted_tb/mod/get_pixel_color/should_render_arrow_mod/lt_lr_1/mod/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_rgb_formatted_tb/mod/get_pixel_color/should_render_arrow_mod/x_ray_block_less_than_lt/mod/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_rgb_formatted_tb/mod/get_pixel_color/should_render_arrow_mod/y_ray_block_less_than_lt/mod/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_rgb_formatted_tb/mod/get_pixel_color/new_origin_add/add_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_rgb_formatted_tb/mod/get_pixel_color/new_origin_add/add_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_rgb_formatted_tb/mod/get_pixel_color/new_origin_add/add_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_rgb_formatted_tb/mod/get_pixel_color/normal_sub/sub_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_rgb_formatted_tb/mod/get_pixel_color/normal_sub/sub_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_rgb_formatted_tb/mod/get_pixel_color/normal_sub/sub_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_rgb_formatted_tb/mod/get_pixel_color/normalize_normal/mod/dot/mult_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_rgb_formatted_tb/mod/get_pixel_color/normalize_normal/mod/dot/mult_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_rgb_formatted_tb/mod/get_pixel_color/normalize_normal/mod/dot/mult_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_rgb_formatted_tb/mod/get_pixel_color/normalize_normal/mod/dot/add_xy/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_rgb_formatted_tb/mod/get_pixel_color/normalize_normal/mod/dot/add_z0/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_rgb_formatted_tb/mod/get_pixel_color/normalize_normal/mod/dot/add_xyz/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_rgb_formatted_tb/mod/get_pixel_color/normalize_normal/mod/mod/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_rgb_formatted_tb/mod/get_pixel_color/normalize_normal/mod2/mult_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_rgb_formatted_tb/mod/get_pixel_color/normalize_normal/mod2/mult_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_rgb_formatted_tb/mod/get_pixel_color/normalize_normal/mod2/mult_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_rgb_formatted_tb/mod/get_pixel_color/genblk1[0].dist_sub/sub_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_rgb_formatted_tb/mod/get_pixel_color/genblk1[0].dist_sub/sub_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_rgb_formatted_tb/mod/get_pixel_color/genblk1[0].dist_sub/sub_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_rgb_formatted_tb/mod/get_pixel_color/genblk1[0].ray_dir_normalize/mod/dot/mult_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_rgb_formatted_tb/mod/get_pixel_color/genblk1[0].ray_dir_normalize/mod/dot/mult_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_rgb_formatted_tb/mod/get_pixel_color/genblk1[0].ray_dir_normalize/mod/dot/mult_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_rgb_formatted_tb/mod/get_pixel_color/genblk1[0].ray_dir_normalize/mod/dot/add_xy/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_rgb_formatted_tb/mod/get_pixel_color/genblk1[0].ray_dir_normalize/mod/dot/add_z0/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_rgb_formatted_tb/mod/get_pixel_color/genblk1[0].ray_dir_normalize/mod/dot/add_xyz/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_rgb_formatted_tb/mod/get_pixel_color/genblk1[0].ray_dir_normalize/mod/mod/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_rgb_formatted_tb/mod/get_pixel_color/genblk1[0].ray_dir_normalize/mod2/mult_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_rgb_formatted_tb/mod/get_pixel_color/genblk1[0].ray_dir_normalize/mod2/mult_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_rgb_formatted_tb/mod/get_pixel_color/genblk1[0].ray_dir_normalize/mod2/mult_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_rgb_formatted_tb/mod/get_pixel_color/genblk1[0].lambert_dot/mult_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_rgb_formatted_tb/mod/get_pixel_color/genblk1[0].lambert_dot/mult_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_rgb_formatted_tb/mod/get_pixel_color/genblk1[0].lambert_dot/mult_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_rgb_formatted_tb/mod/get_pixel_color/genblk1[0].lambert_dot/add_xy/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_rgb_formatted_tb/mod/get_pixel_color/genblk1[0].lambert_dot/add_z0/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_rgb_formatted_tb/mod/get_pixel_color/genblk1[0].lambert_dot/add_xyz/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_rgb_formatted_tb/mod/get_pixel_color/genblk1[0].light_intense_mat_mult_multiply/multiply_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_rgb_formatted_tb/mod/get_pixel_color/genblk1[0].light_intense_mat_mult_multiply/multiply_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_rgb_formatted_tb/mod/get_pixel_color/genblk1[0].light_intense_mat_mult_multiply/multiply_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_rgb_formatted_tb/mod/get_pixel_color/genblk1[0].lambert_scale_multiply/multiply_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_rgb_formatted_tb/mod/get_pixel_color/genblk1[0].lambert_scale_multiply/multiply_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_rgb_formatted_tb/mod/get_pixel_color/genblk1[0].lambert_scale_multiply/multiply_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_rgb_formatted_tb/mod/get_pixel_color/genblk1[1].dist_sub/sub_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_rgb_formatted_tb/mod/get_pixel_color/genblk1[1].dist_sub/sub_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_rgb_formatted_tb/mod/get_pixel_color/genblk1[1].dist_sub/sub_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_rgb_formatted_tb/mod/get_pixel_color/genblk1[1].ray_dir_normalize/mod/dot/mult_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_rgb_formatted_tb/mod/get_pixel_color/genblk1[1].ray_dir_normalize/mod/dot/mult_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_rgb_formatted_tb/mod/get_pixel_color/genblk1[1].ray_dir_normalize/mod/dot/mult_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_rgb_formatted_tb/mod/get_pixel_color/genblk1[1].ray_dir_normalize/mod/dot/add_xy/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_rgb_formatted_tb/mod/get_pixel_color/genblk1[1].ray_dir_normalize/mod/dot/add_z0/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_rgb_formatted_tb/mod/get_pixel_color/genblk1[1].ray_dir_normalize/mod/dot/add_xyz/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_rgb_formatted_tb/mod/get_pixel_color/genblk1[1].ray_dir_normalize/mod/mod/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_rgb_formatted_tb/mod/get_pixel_color/genblk1[1].ray_dir_normalize/mod2/mult_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_rgb_formatted_tb/mod/get_pixel_color/genblk1[1].ray_dir_normalize/mod2/mult_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_rgb_formatted_tb/mod/get_pixel_color/genblk1[1].ray_dir_normalize/mod2/mult_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_rgb_formatted_tb/mod/get_pixel_color/genblk1[1].lambert_dot/mult_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_rgb_formatted_tb/mod/get_pixel_color/genblk1[1].lambert_dot/mult_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_rgb_formatted_tb/mod/get_pixel_color/genblk1[1].lambert_dot/mult_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_rgb_formatted_tb/mod/get_pixel_color/genblk1[1].lambert_dot/add_xy/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_rgb_formatted_tb/mod/get_pixel_color/genblk1[1].lambert_dot/add_z0/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_rgb_formatted_tb/mod/get_pixel_color/genblk1[1].lambert_dot/add_xyz/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_rgb_formatted_tb/mod/get_pixel_color/genblk1[1].light_intense_mat_mult_multiply/multiply_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_rgb_formatted_tb/mod/get_pixel_color/genblk1[1].light_intense_mat_mult_multiply/multiply_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_rgb_formatted_tb/mod/get_pixel_color/genblk1[1].light_intense_mat_mult_multiply/multiply_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_rgb_formatted_tb/mod/get_pixel_color/genblk1[1].lambert_scale_multiply/multiply_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_rgb_formatted_tb/mod/get_pixel_color/genblk1[1].lambert_scale_multiply/multiply_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_rgb_formatted_tb/mod/get_pixel_color/genblk1[1].lambert_scale_multiply/multiply_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_rgb_formatted_tb/mod/get_pixel_color/genblk1[2].dist_sub/sub_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_rgb_formatted_tb/mod/get_pixel_color/genblk1[2].dist_sub/sub_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_rgb_formatted_tb/mod/get_pixel_color/genblk1[2].dist_sub/sub_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_rgb_formatted_tb/mod/get_pixel_color/genblk1[2].ray_dir_normalize/mod/dot/mult_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_rgb_formatted_tb/mod/get_pixel_color/genblk1[2].ray_dir_normalize/mod/dot/mult_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_rgb_formatted_tb/mod/get_pixel_color/genblk1[2].ray_dir_normalize/mod/dot/mult_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_rgb_formatted_tb/mod/get_pixel_color/genblk1[2].ray_dir_normalize/mod/dot/add_xy/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_rgb_formatted_tb/mod/get_pixel_color/genblk1[2].ray_dir_normalize/mod/dot/add_z0/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_rgb_formatted_tb/mod/get_pixel_color/genblk1[2].ray_dir_normalize/mod/dot/add_xyz/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_rgb_formatted_tb/mod/get_pixel_color/genblk1[2].ray_dir_normalize/mod/mod/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_rgb_formatted_tb/mod/get_pixel_color/genblk1[2].ray_dir_normalize/mod2/mult_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_rgb_formatted_tb/mod/get_pixel_color/genblk1[2].ray_dir_normalize/mod2/mult_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_rgb_formatted_tb/mod/get_pixel_color/genblk1[2].ray_dir_normalize/mod2/mult_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_rgb_formatted_tb/mod/get_pixel_color/genblk1[2].lambert_dot/mult_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_rgb_formatted_tb/mod/get_pixel_color/genblk1[2].lambert_dot/mult_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_rgb_formatted_tb/mod/get_pixel_color/genblk1[2].lambert_dot/mult_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_rgb_formatted_tb/mod/get_pixel_color/genblk1[2].lambert_dot/add_xy/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_rgb_formatted_tb/mod/get_pixel_color/genblk1[2].lambert_dot/add_z0/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_rgb_formatted_tb/mod/get_pixel_color/genblk1[2].lambert_dot/add_xyz/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_rgb_formatted_tb/mod/get_pixel_color/genblk1[2].light_intense_mat_mult_multiply/multiply_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_rgb_formatted_tb/mod/get_pixel_color/genblk1[2].light_intense_mat_mult_multiply/multiply_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_rgb_formatted_tb/mod/get_pixel_color/genblk1[2].light_intense_mat_mult_multiply/multiply_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_rgb_formatted_tb/mod/get_pixel_color/genblk1[2].lambert_scale_multiply/multiply_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_rgb_formatted_tb/mod/get_pixel_color/genblk1[2].lambert_scale_multiply/multiply_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_rgb_formatted_tb/mod/get_pixel_color/genblk1[2].lambert_scale_multiply/multiply_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_rgb_formatted_tb/mod/get_pixel_color/r_total_0_add/add_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_rgb_formatted_tb/mod/get_pixel_color/r_total_0_add/add_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_rgb_formatted_tb/mod/get_pixel_color/r_total_0_add/add_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_rgb_formatted_tb/mod/get_pixel_color/r_total_add/add_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_rgb_formatted_tb/mod/get_pixel_color/r_total_add/add_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_rgb_formatted_tb/mod/get_pixel_color/r_total_add/add_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_rgb_formatted_tb/mod/get_pixel_color/min_rgb_max/less_than/mod_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_rgb_formatted_tb/mod/get_pixel_color/min_rgb_max/less_than/mod_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_rgb_formatted_tb/mod/get_pixel_color/min_rgb_max/less_than/mod_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_rgb_formatted_tb/mod/rgb_lt/mod_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_rgb_formatted_tb/mod/rgb_lt/mod_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_rgb_formatted_tb/mod/rgb_lt/mod_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_rgb_formatted_tb/mod/rgb_scaled_scale/mult_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_rgb_formatted_tb/mod/rgb_scaled_scale/mult_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_rgb_formatted_tb/mod/rgb_scaled_scale/mult_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_rgb_formatted_tb/mod/rgb_out_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_rgb_formatted_tb/mod/rgb_out_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_rgb_formatted_tb/mod/rgb_out_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
    INVALID XY    0    0
    INVALID XY    0    0
    INVALID XY    0    0
    INVALID XY    0    0
    INVALID XY    0    0
    INVALID XY    0    0
    INVALID XY    0    0
    INVALID XY    0    0
    INVALID XY    0    0
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 115 ns  Iteration: 4  Process: /get_pixel_rgb_formatted_tb/mod/get_pixel_color/normalize_normal/mod/dot/add_xy/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /media/koops/VIVADO/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 115 ns  Iteration: 4  Process: /get_pixel_rgb_formatted_tb/mod/get_pixel_color/genblk1[0].ray_dir_normalize/mod/dot/add_xy/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /media/koops/VIVADO/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 115 ns  Iteration: 4  Process: /get_pixel_rgb_formatted_tb/mod/get_pixel_color/genblk1[1].ray_dir_normalize/mod/dot/add_xy/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /media/koops/VIVADO/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 115 ns  Iteration: 4  Process: /get_pixel_rgb_formatted_tb/mod/get_pixel_color/genblk1[2].ray_dir_normalize/mod/dot/add_xy/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /media/koops/VIVADO/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
VALID_IN XY ( 100,   50)
    INVALID XY    0    0
VALID_IN XY ( 101,   50)
    INVALID XY    0    0
    INVALID XY    0    0
    INVALID XY    0    0
    INVALID XY    0    0
    INVALID XY    0    0
    INVALID XY    0    0
    INVALID XY    0    0
    INVALID XY    0    0
    INVALID XY    0    0
    INVALID XY    0    0
    INVALID XY    0    0
    INVALID XY    0    0
    INVALID XY    0    0
    INVALID XY    0    0
    INVALID XY    0    0
    INVALID XY    0    0
    INVALID XY    0    0
    INVALID XY    0    0
    INVALID XY    0    0
    INVALID XY    0    0
    INVALID XY    0    0
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 335 ns  Iteration: 4  Process: /get_pixel_rgb_formatted_tb/mod/get_pixel_color/normal_sub/sub_z/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /media/koops/VIVADO/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
    INVALID XY    0    0
    INVALID XY    0    0
    INVALID XY    0    0
    INVALID XY    0    0
    INVALID XY    0    0
    INVALID XY    0    0
    INVALID XY    0    0
    INVALID XY    0    0
    INVALID XY    0    0
    INVALID XY    0    0
    INVALID XY    0    0
    INVALID XY    0    0
    INVALID XY    0    0
    INVALID XY    0    0
    INVALID XY    0    0
    INVALID XY    0    0
    INVALID XY    0    0
    INVALID XY    0    0
    INVALID XY    0    0
    INVALID XY    0    0
    INVALID XY    0    0
    INVALID XY    0    0
    INVALID XY    0    0
    INVALID XY    0    0
    INVALID XY    0    0
    INVALID XY    0    0
    INVALID XY    0    0
    INVALID XY    0    0
    INVALID XY    0    0
    INVALID XY    0    0
    INVALID XY    0    0
    INVALID XY    0    0
    INVALID XY    0    0
    INVALID XY    0    0
    INVALID XY    0    0
    INVALID XY    0    0
    INVALID XY    0    0
    INVALID XY    0    0
    INVALID XY    0    0
    INVALID XY    0    0
    INVALID XY    0    0
    INVALID XY    0    0
    INVALID XY    0    0
    INVALID XY    0    0
    INVALID XY    0    0
    INVALID XY    0    0
    INVALID XY    0    0
    INVALID XY    0    0
    INVALID XY    0    0
    INVALID XY    0    0
    INVALID XY    0    0
    INVALID XY    0    0
    INVALID XY    0    0
    INVALID XY    0    0
    INVALID XY    0    0
    INVALID XY    0    0
    INVALID XY    0    0
    INVALID XY    0    0
    INVALID XY    0    0
    INVALID XY    0    0
    INVALID XY    0    0
    INVALID XY    0    0
    INVALID XY    0    0
    INVALID XY    0    0
    INVALID XY    0    0
    INVALID XY    0    0
    INVALID XY    0    0
    INVALID XY    0    0
    INVALID XY    0    0
    INVALID XY    0    0
    INVALID XY    0    0
    INVALID XY    0    0
    INVALID XY    0    0
    INVALID XY    0    0
    INVALID XY    0    0
    INVALID XY    0    0
    INVALID XY    0    0
    INVALID XY    0    0
    INVALID XY    0    0
    INVALID XY    0    0
    INVALID XY    0    0
    INVALID XY    0    0
    INVALID XY    0    0
    INVALID XY    0    0
    INVALID XY    0    0
    INVALID XY    0    0
    INVALID XY    0    0
    INVALID XY    0    0
    INVALID XY    0    0
    INVALID XY    0    0
    INVALID XY    0    0
    INVALID XY    0    0
    INVALID XY    0    0
    INVALID XY    0    0
    INVALID XY    0    0
    INVALID XY    0    0
    INVALID XY    0    0
    INVALID XY    0    0
    INVALID XY    0    0
    INVALID XY    0    0
    INVALID XY    0    0
    INVALID XY    0    0
    INVALID XY    0    0
    INVALID XY    0    0
    INVALID XY    0    0
    INVALID XY    0    0
    INVALID XY    0    0
    INVALID XY    0    0
    INVALID XY    0    0
    INVALID XY    0    0
    INVALID XY    0    0
    INVALID XY    0    0
    INVALID XY    0    0
    INVALID XY    0    0
    INVALID XY    0    0
    INVALID XY    0    0
    INVALID XY    0    0
    INVALID XY    0    0
    INVALID XY    0    0
    INVALID XY    0    0
    INVALID XY    0    0
    INVALID XY    0    0
    INVALID XY    0    0
    INVALID XY    0    0
    INVALID XY    0    0
    INVALID XY    0    0
    INVALID XY    0    0
    INVALID XY    0    0
    INVALID XY    0    0
    INVALID XY    0    0
    INVALID XY    0    0
    INVALID XY    0    0
    INVALID XY    0    0
    INVALID XY    0    0
    INVALID XY    0    0
    INVALID XY    0    0
    INVALID XY    0    0
    INVALID XY    0    0
    INVALID XY    0    0
    INVALID XY    0    0
    INVALID XY    0    0
    INVALID XY    0    0
    INVALID XY    0    0
    INVALID XY    0    0
    INVALID XY    0    0
    INVALID XY    0    0
    INVALID XY    0    0
    INVALID XY    0    0
    INVALID XY    0    0
    INVALID XY    0    0
    INVALID XY    0    0
    INVALID XY    0    0
    INVALID XY    0    0
    INVALID XY    0    0
    INVALID XY    0    0
    INVALID XY    0    0
    INVALID XY    0    0
    INVALID XY    0    0
    INVALID XY    0    0
    INVALID XY    0    0
    INVALID XY    0    0
    INVALID XY    0    0
    INVALID XY    0    0
    INVALID XY    0    0
    INVALID XY    0    0
    INVALID XY    0    0
    INVALID XY    0    0
    INVALID XY    0    0
    INVALID XY    0    0
    INVALID XY    0    0
    INVALID XY    0    0
    INVALID XY    0    0
    INVALID XY    0    0
    INVALID XY    0    0
    INVALID XY    0    0
    INVALID XY    0    0
    INVALID XY    0    0
    INVALID XY    0    0
    INVALID XY    0    0
    INVALID XY    0    0
    INVALID XY    0    0
    INVALID XY    0    0
    INVALID XY    0    0
    INVALID XY    0    0
    INVALID XY    0    0
    INVALID XY    0    0
    INVALID XY    0    0
    INVALID XY    0    0
    INVALID XY    0    0
    INVALID XY    0    0
    INVALID XY    0    0
    INVALID XY    0    0
    INVALID XY    0    0
    INVALID XY    0    0
    INVALID XY    0    0
    INVALID XY    0    0
    INVALID XY    0    0
    INVALID XY    0    0
    INVALID XY    0    0
    INVALID XY    0    0
    INVALID XY    0    0
    INVALID XY    0    0
    INVALID XY    0    0
    INVALID XY    0    0
    INVALID XY    0    0
    INVALID XY    0    0
    INVALID XY    0    0
    INVALID XY    0    0
    INVALID XY    0    0
    INVALID XY    0    0
    INVALID XY    0    0
    INVALID XY    0    0
    INVALID XY    0    0
    INVALID XY    0    0
    INVALID XY    0    0
    INVALID XY    0    0
    INVALID XY    0    0
    INVALID XY    0    0
    INVALID XY    0    0
    INVALID XY    0    0
    INVALID XY    0    0
    INVALID XY    0    0
    INVALID XY    0    0
    INVALID XY    0    0
    INVALID XY    0    0
    INVALID XY    0    0
    INVALID XY    0    0
    INVALID XY    0    0
    INVALID XY    0    0
    INVALID XY    0    0
    INVALID XY    0    0
    INVALID XY    0    0
    INVALID XY    0    0
    INVALID XY    0    0
    INVALID XY    0    0
    INVALID XY    0    0
    INVALID XY    0    0
    INVALID XY    0    0
    INVALID XY    0    0
    INVALID XY    0    0
    INVALID XY    0    0
    INVALID XY    0    0
    INVALID XY    0    0
    INVALID XY    0    0
    INVALID XY    0    0
    INVALID XY    0    0
    INVALID XY    0    0
    INVALID XY    x    x
OUTPUT         267: 1111 0000 0000
OUTPUT XY  100   50
i:       268, RGB_VALID XY ( 101,   50)
XY  100   50
RGB 00000000000000000000000011111111 00000000000000000000000000000000 00000000000000000000000000000000
OUTPUT         268: 1111 1111 1111
OUTPUT XY  101   50
i:       269, RGB_VALID XY ( 101,   50)
XY  101   50
RGB 00000000000000000000000011111111 00000000000000000000000011111111 00000000000000000000000011111111
    INVALID XY  101   50
    INVALID XY  101   50
    INVALID XY  101   50
    INVALID XY  101   50
    INVALID XY  101   50
    INVALID XY  101   50
    INVALID XY  101   50
    INVALID XY  101   50
    INVALID XY  101   50
    INVALID XY  101   50
    INVALID XY  101   50
    INVALID XY  101   50
    INVALID XY  101   50
    INVALID XY  101   50
    INVALID XY  101   50
    INVALID XY  101   50
    INVALID XY  101   50
    INVALID XY  101   50
    INVALID XY  101   50
    INVALID XY  101   50
    INVALID XY  101   50
    INVALID XY  101   50
    INVALID XY  101   50
    INVALID XY  101   50
    INVALID XY  101   50
    INVALID XY  101   50
    INVALID XY  101   50
    INVALID XY  101   50
    INVALID XY  101   50
    INVALID XY  101   50
    INVALID XY  101   50
    INVALID XY  101   50
    INVALID XY  101   50
    INVALID XY  101   50
    INVALID XY  101   50
    INVALID XY  101   50
    INVALID XY  101   50
    INVALID XY  101   50
    INVALID XY  101   50
    INVALID XY  101   50
    INVALID XY  101   50
    INVALID XY  101   50
    INVALID XY  101   50
    INVALID XY  101   50
    INVALID XY  101   50
    INVALID XY  101   50
    INVALID XY  101   50
    INVALID XY  101   50
    INVALID XY  101   50
    INVALID XY  101   50
    INVALID XY  101   50
    INVALID XY  101   50
    INVALID XY  101   50
    INVALID XY  101   50
    INVALID XY  101   50
    INVALID XY  101   50
    INVALID XY  101   50
    INVALID XY  101   50
    INVALID XY  101   50
    INVALID XY  101   50
    INVALID XY  101   50
    INVALID XY  101   50
    INVALID XY  101   50
    INVALID XY  101   50
    INVALID XY  101   50
    INVALID XY  101   50
    INVALID XY  101   50
    INVALID XY  101   50
    INVALID XY  101   50
    INVALID XY  101   50
    INVALID XY  101   50
    INVALID XY  101   50
    INVALID XY  101   50
    INVALID XY  101   50
    INVALID XY  101   50
    INVALID XY  101   50
    INVALID XY  101   50
    INVALID XY  101   50
    INVALID XY  101   50
    INVALID XY  101   50
    INVALID XY  101   50
    INVALID XY  101   50
    INVALID XY  101   50
    INVALID XY  101   50
    INVALID XY  101   50
    INVALID XY  101   50
    INVALID XY  101   50
    INVALID XY  101   50
    INVALID XY  101   50
    INVALID XY  101   50
    INVALID XY  101   50
    INVALID XY  101   50
    INVALID XY  101   50
    INVALID XY  101   50
    INVALID XY  101   50
    INVALID XY  101   50
    INVALID XY  101   50
    INVALID XY  101   50
    INVALID XY  101   50
    INVALID XY  101   50
    INVALID XY  101   50
    INVALID XY  101   50
    INVALID XY  101   50
    INVALID XY  101   50
    INVALID XY  101   50
    INVALID XY  101   50
    INVALID XY  101   50
    INVALID XY  101   50
    INVALID XY  101   50
    INVALID XY  101   50
    INVALID XY  101   50
    INVALID XY  101   50
    INVALID XY  101   50
    INVALID XY  101   50
    INVALID XY  101   50
    INVALID XY  101   50
relaunch_sim: Time (s): cpu = 00:02:06 ; elapsed = 00:00:57 . Memory (MB): peak = 8982.156 ; gain = 0.000 ; free physical = 4276 ; free virtual = 9693
relaunch_sim
Command: launch_simulation -step compile -simset float_test -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'get_pixel_rgb_formatted_tb'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/media/koops/VIVADO/float_ip/float_testing_vivado/float_testing_vivado.sim/float_test/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'float_test'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/media/koops/VIVADO/float_ip/float_testing_vivado/float_testing_vivado.sim/float_test/behav/xsim'
xvlog --incr --relax -L uvm -prj get_pixel_rgb_formatted_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/media/koops/VIVADO/huah_cubed_3drender/src/float_functions.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vec_reciprocal_square_root
INFO: [VRFC 10-311] analyzing module vec_scale
INFO: [VRFC 10-311] analyzing module vec_add
INFO: [VRFC 10-311] analyzing module vec_divide
INFO: [VRFC 10-311] analyzing module vec_multiply
INFO: [VRFC 10-311] analyzing module vec_sub
INFO: [VRFC 10-311] analyzing module vec_dot
INFO: [VRFC 10-311] analyzing module vec_normalize
INFO: [VRFC 10-311] analyzing module float_less_than
INFO: [VRFC 10-311] analyzing module vec_less_than
INFO: [VRFC 10-311] analyzing module float_less_than_equal
INFO: [VRFC 10-311] analyzing module float_equals
INFO: [VRFC 10-311] analyzing module vec_comp
INFO: [VRFC 10-311] analyzing module vec_max
INFO: [VRFC 10-311] analyzing module vec_min
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/media/koops/VIVADO/huah_cubed_3drender/src/get_pixel_color.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module get_pixel_color
INFO: [VRFC 10-311] analyzing module get_pixel_color_should_draw_arrow
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/media/koops/VIVADO/huah_cubed_3drender/src/get_pixel_rgb_formatted.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module get_pixel_rgb_formatted
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/media/koops/VIVADO/huah_cubed_3drender/sim/get_pixel_rgb_formatted_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module get_pixel_rgb_formatted_tb
xvhdl --incr --relax -prj get_pixel_rgb_formatted_tb_vhdl.prj
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
launch_simulation: Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 9014.172 ; gain = 0.000 ; free physical = 4296 ; free virtual = 9802
Command: launch_simulation -step elaborate -simset float_test -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'get_pixel_rgb_formatted_tb'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/media/koops/VIVADO/float_ip/float_testing_vivado/float_testing_vivado.sim/float_test/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'float_test'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/media/koops/VIVADO/float_ip/float_testing_vivado/float_testing_vivado.sim/float_test/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L xbip_utils_v3_0_10 -L axi_utils_v2_0_6 -L xbip_pipe_v3_0_6 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_dsp48_addsub_v3_0_6 -L xbip_dsp48_multadd_v3_0_6 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_18 -L floating_point_v7_1_14 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot get_pixel_rgb_formatted_tb_behav xil_defaultlib.get_pixel_rgb_formatted_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2022.1
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /media/koops/VIVADO/Vivado/2022.1/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L xbip_utils_v3_0_10 -L axi_utils_v2_0_6 -L xbip_pipe_v3_0_6 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_dsp48_addsub_v3_0_6 -L xbip_dsp48_multadd_v3_0_6 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_18 -L floating_point_v7_1_14 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot get_pixel_rgb_formatted_tb_behav xil_defaultlib.get_pixel_rgb_formatted_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 10 differs from formal bit length 11 for port 'y_out' [/media/koops/VIVADO/huah_cubed_3drender/sim/get_pixel_rgb_formatted_tb.sv:98]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'rgb_valid' [/media/koops/VIVADO/huah_cubed_3drender/sim/get_pixel_rgb_formatted_tb.sv:102]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package floating_point_v7_1_14.floating_point_v7_1_14_viv_comp
Compiling package ieee.numeric_std
Compiling package xbip_utils_v3_0_10.xbip_utils_v3_0_10_pkg
Compiling package axi_utils_v2_0_6.axi_utils_v2_0_6_pkg
Compiling package floating_point_v7_1_14.floating_point_v7_1_14_consts
Compiling package ieee.math_real
Compiling package floating_point_v7_1_14.floating_point_v7_1_14_exp_table...
Compiling package mult_gen_v12_0_18.mult_gen_v12_0_18_pkg
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_signed
Compiling package floating_point_v7_1_14.floating_point_v7_1_14_pkg
Compiling package floating_point_v7_1_14.flt_utils
Compiling package unisim.vcomponents
Compiling package mult_gen_v12_0_18.dsp_pkg
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv_comp
Compiling package floating_point_v7_1_14.flt_recipsqrt_sp_sqrt_r_rom
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=26,fast_input=true)...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=2,fast_input=true)\]
Compiling architecture xilinx of entity mult_gen_v12_0_18.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(alumodereg=0,carryinreg...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(a_input="CASCADE",bcasc...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.op_resize [\op_resize(ai_width=24,bi_width=...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.dsp [\dsp(c_xdevicefamily="artix7",c_...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.mult_gen_v12_0_18_viv [\mult_gen_v12_0_18_viv(c_verbosi...]
Compiling architecture rtl of entity floating_point_v7_1_14.fix_mult_xx [\fix_mult_xx(c_xdevicefamily="ar...]
Compiling architecture rtl of entity floating_point_v7_1_14.fix_mult [\fix_mult(c_xdevicefamily="artix...]
Compiling architecture muxcy_v of entity unisim.MUXCY [muxcy_default]
Compiling architecture xorcy_v of entity unisim.XORCY [xorcy_default]
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture fde_v of entity unisim.FDE [fde_default]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=7)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=8,fast_input=true)\]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=32,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=4,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_14.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(fast_input=true)\]
Compiling architecture rtl of entity floating_point_v7_1_14.special_detect [\special_detect(c_xdevicefamily=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [delay_default]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(length=4)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=2,length=4,fast_inp...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(length=4,fast_input=true)...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(length=6,fast_input=true)...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=4,length=4,fast_inp...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=8,length=4)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(length=2,fast_input=true)...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=3,fast_input=true)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=4,length=2,fast_inp...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=14)\]
Compiling architecture rtl of entity floating_point_v7_1_14.flt_mult_exp [\flt_mult_exp(c_xdevicefamily="a...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=8,length=2)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=8)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=11)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=12,length=2,fast_in...]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=12,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=8,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=14,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=25,length=0,fast_in...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=3,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=2,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture rtl of entity floating_point_v7_1_14.flt_round_bit [\flt_round_bit(c_xdevicefamily="...]
Compiling architecture rtl of entity floating_point_v7_1_14.renorm_and_round_logic [\renorm_and_round_logic(c_xdevic...]
Compiling architecture rtl of entity floating_point_v7_1_14.flt_mult_round [\flt_mult_round(c_xdevicefamily=...]
Compiling architecture synth of entity floating_point_v7_1_14.flt_dec_op_lat [\flt_dec_op_lat(c_xdevicefamily=...]
Compiling architecture rtl of entity floating_point_v7_1_14.flt_mult [\flt_mult(c_xdevicefamily="artix...]
Compiling module unisims_ver.x_lut1_mux2
Compiling module unisims_ver.LUT1
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture xilinx of entity floating_point_v7_1_14.floating_point_v7_1_14_viv [\floating_point_v7_1_14_viv(c_xd...]
Compiling architecture xilinx of entity floating_point_v7_1_14.floating_point_v7_1_14 [\floating_point_v7_1_14(c_xdevic...]
Compiling module xil_defaultlib.floating_point_multiply
Compiling module xil_defaultlib.vec_scale
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=7,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_14.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=24,length=2,fast_in...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=16)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(length=2)\]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(mask="11111111000000000...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=48,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=24,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=16,length=0)\]
Compiling architecture rtl of entity floating_point_v7_1_14.dsp48e1_wrapper [\dsp48e1_wrapper(c_part="xc7a100...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(length=3)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=13,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=27,length=0)\]
Compiling architecture synth of entity floating_point_v7_1_14.align_add_dsp48e1_sgl [\align_add_dsp48e1_sgl(c_xdevice...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000001111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000000000...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=27)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=5)\]
Compiling architecture rtl of entity floating_point_v7_1_14.lead_zero_encode_shift [\lead_zero_encode_shift(ab_fw=24...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=4)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=3)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111110010101001011...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00010001010111110000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11101110101000001111...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=2,length=2)\]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=2,adreg=0,areg...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=25,length=0)\]
Compiling architecture rtl of entity floating_point_v7_1_14.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=24,c_wi...]
Compiling architecture rtl of entity floating_point_v7_1_14.norm_and_round_dsp48e1_sgl [\norm_and_round_dsp48e1_sgl(c_mu...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10011001100110011001...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111000000001111...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=9,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=9)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=9,length=5)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=10)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=4,fast_input=true)\]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_14.compare_gt [\compare_gt(c_xdevicefamily="art...]
Compiling architecture synth of entity floating_point_v7_1_14.compare [\compare(c_xdevicefamily="artix7...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=2,length=8,fast_inp...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(length=9,fast_input=true)...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(length=8,fast_input=true)...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(length=3,fast_input=true)...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=2,length=0,fast_inp...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=12)\]
Compiling architecture rtl of entity floating_point_v7_1_14.flt_add_exp_sp [\flt_add_exp_sp(c_xdevicefamily=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=23)\]
Compiling architecture synth of entity floating_point_v7_1_14.flt_dec_op [\flt_dec_op(c_xdevicefamily="art...]
Compiling architecture rtl of entity floating_point_v7_1_14.flt_add_dsp [\flt_add_dsp(c_xdevicefamily="ar...]
Compiling architecture rtl of entity floating_point_v7_1_14.flt_add [\flt_add(c_xdevicefamily="artix7...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture xilinx of entity floating_point_v7_1_14.floating_point_v7_1_14_viv [\floating_point_v7_1_14_viv(c_xd...]
Compiling architecture xilinx of entity floating_point_v7_1_14.floating_point_v7_1_14 [\floating_point_v7_1_14(c_xdevic...]
Compiling module xil_defaultlib.floating_point_sub
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_14.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_14.compare_ne_im [\compare_ne_im(c_xdevicefamily="...]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_14.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=11,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_14.compare_eq [\compare_eq(c_xdevicefamily="art...]
Compiling architecture rtl of entity floating_point_v7_1_14.fp_cmp [\fp_cmp(c_xdevicefamily="artix7"...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture xilinx of entity floating_point_v7_1_14.floating_point_v7_1_14_viv [\floating_point_v7_1_14_viv(c_xd...]
Compiling architecture xilinx of entity floating_point_v7_1_14.floating_point_v7_1_14 [\floating_point_v7_1_14(c_xdevic...]
Compiling module xil_defaultlib.floating_point_lte
Compiling module xil_defaultlib.float_less_than_equal
Compiling module xil_defaultlib.vec_sub
Compiling architecture rtl of entity floating_point_v7_1_14.flt_add [\flt_add(c_xdevicefamily="artix7...]
Compiling architecture xilinx of entity floating_point_v7_1_14.floating_point_v7_1_14_viv [\floating_point_v7_1_14_viv(c_xd...]
Compiling architecture xilinx of entity floating_point_v7_1_14.floating_point_v7_1_14 [\floating_point_v7_1_14(c_xdevic...]
Compiling module xil_defaultlib.floating_point_add
Compiling architecture xilinx of entity floating_point_v7_1_14.floating_point_v7_1_14_viv [\floating_point_v7_1_14_viv(c_xd...]
Compiling architecture xilinx of entity floating_point_v7_1_14.floating_point_v7_1_14 [\floating_point_v7_1_14(c_xdevic...]
Compiling module xil_defaultlib.floating_point_lt
Compiling module xil_defaultlib.float_less_than
Compiling module xil_defaultlib.get_pixel_color_should_draw_arro...
Compiling module xil_defaultlib.vec_add
Compiling module xil_defaultlib.vec_dot
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(length=25)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=8,length=13)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=28)\]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(alumodereg=0,bcascreg=2...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=10,length=0)\]
Compiling architecture rtl of entity floating_point_v7_1_14.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=10,b_wi...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.op_resize [\op_resize(ai_width=10,bi_width=...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.dsp [\dsp(c_xdevicefamily="artix7",c_...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.mult_gen_v12_0_18_viv [\mult_gen_v12_0_18_viv(c_verbosi...]
Compiling architecture synth of entity floating_point_v7_1_14.flt_recip_approx [\flt_recip_approx(c_xdevicefamil...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=7,length=4)\]
Compiling architecture xilinx of entity mult_gen_v12_0_18.op_resize [\op_resize(ai_width=8,bi_width=8...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.dsp [\dsp(c_xdevicefamily="artix7",c_...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.mult_gen_v12_0_18_viv [\mult_gen_v12_0_18_viv(c_verbosi...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=8,length=3)\]
Compiling architecture synth of entity floating_point_v7_1_14.flt_recip_nr [\flt_recip_nr(c_xdevicefamily="a...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=23,length=12)\]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(alumodereg=0,carryinreg...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.op_resize [\op_resize(ai_width=25,bi_width=...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.dsp [\dsp(c_xdevicefamily="artix7",c_...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=34)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=34,length=0)\]
Compiling architecture synth of entity floating_point_v7_1_14.multadd [\multadd(c_xdevicefamily="artix7...]
Compiling architecture synth of entity floating_point_v7_1_14.flt_recip_reduction_calc [\flt_recip_reduction_calc(c_xdev...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.op_resize [\op_resize(ai_width=8,bi_width=8...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.dsp [\dsp(c_xdevicefamily="artix7",c_...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.mult_gen_v12_0_18_viv [\mult_gen_v12_0_18_viv(c_verbosi...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(adreg=0,alumodereg=0,ca...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=18,length=0)\]
Compiling architecture rtl of entity floating_point_v7_1_14.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=25,b_wi...]
Compiling architecture synth of entity floating_point_v7_1_14.multadd [\multadd(c_xdevicefamily="artix7...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=7,length=3)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=8,length=6)\]
Compiling architecture rtl of entity floating_point_v7_1_14.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=25,b_wi...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=26)\]
Compiling architecture synth of entity floating_point_v7_1_14.multadd [\multadd(c_xdevicefamily="artix7...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=22,length=10,fast_i...]
Compiling architecture synth of entity floating_point_v7_1_14.flt_recip_eval [\flt_recip_eval(c_xdevicefamily=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=23,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=46,fast_input=true)...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(alumodereg=0,a_input="C...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.op_resize [\op_resize(ai_width=29,bi_width=...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.dsp [\dsp(c_xdevicefamily="artix7",c_...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=46)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=11,length=4,fast_in...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=57,length=0)\]
Compiling architecture synth of entity floating_point_v7_1_14.multadd [\multadd(c_xdevicefamily="artix7...]
Compiling architecture synth of entity floating_point_v7_1_14.flt_recip_postprocess [\flt_recip_postprocess(c_xdevice...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=9,length=30)\]
Compiling architecture rtl of entity floating_point_v7_1_14.special_detect [\special_detect(c_xdevicefamily=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=2,length=29,fast_in...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(length=29,fast_input=true...]
Compiling architecture synth of entity floating_point_v7_1_14.flt_recip_specialcase [\flt_recip_specialcase(c_xdevice...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=2)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=32)\]
Compiling architecture synth of entity floating_point_v7_1_14.flt_recip_recomb [\flt_recip_recomb(c_xdevicefamil...]
Compiling architecture synth of entity floating_point_v7_1_14.flt_recip [\flt_recip(c_xdevicefamily="arti...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture xilinx of entity floating_point_v7_1_14.floating_point_v7_1_14_viv [\floating_point_v7_1_14_viv(c_xd...]
Compiling architecture xilinx of entity floating_point_v7_1_14.floating_point_v7_1_14 [\floating_point_v7_1_14(c_xdevic...]
Compiling module xil_defaultlib.floating_point_re_sqrt
Compiling module xil_defaultlib.vec_reciprocal_square_root
Compiling module xil_defaultlib.vec_normalize
Compiling module xil_defaultlib.vec_multiply
Compiling module xil_defaultlib.vec_less_than
Compiling module xil_defaultlib.vec_max
Compiling module xil_defaultlib.get_pixel_color_default
Compiling module xil_defaultlib.vec_comp
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="ki...]
Compiling architecture synth of entity floating_point_v7_1_14.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture rtl of entity floating_point_v7_1_14.special_detect [\special_detect(a_fw=24)(1,7)\]
Compiling architecture rtl of entity floating_point_v7_1_14.delay_s [\delay_s(width=10)\]
Compiling architecture muxf7_v of entity unisim.MUXF7 [muxf7_default]
Compiling architecture muxf8_v of entity unisim.MUXF8 [muxf8_default]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=6,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_14.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture rtl of entity floating_point_v7_1_14.zero_det_sel [\zero_det_sel(c_xdevicefamily="a...]
Compiling architecture rtl of entity floating_point_v7_1_14.shift_msb_first [\shift_msb_first(a_width=24,resu...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=33,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_14.flt_to_fix_conv [\flt_to_fix_conv(c_xdevicefamily...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture xilinx of entity floating_point_v7_1_14.floating_point_v7_1_14_viv [\floating_point_v7_1_14_viv(c_xd...]
Compiling architecture xilinx of entity floating_point_v7_1_14.floating_point_v7_1_14 [\floating_point_v7_1_14(c_xdevic...]
Compiling module xil_defaultlib.floating_point_float_to_sint32
Compiling module xil_defaultlib.get_pixel_rgb_formatted
Compiling module xil_defaultlib.get_pixel_rgb_formatted_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot get_pixel_rgb_formatted_tb_behav
execute_script: Time (s): cpu = 00:01:55 ; elapsed = 00:00:46 . Memory (MB): peak = 9014.172 ; gain = 0.000 ; free physical = 4331 ; free virtual = 9818
INFO: [USF-XSim-69] 'elaborate' step finished in '46' seconds
launch_simulation: Time (s): cpu = 00:01:55 ; elapsed = 00:00:46 . Memory (MB): peak = 9014.172 ; gain = 0.000 ; free physical = 4331 ; free virtual = 9818
Time resolution is 1 ps
Starting Sim
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_rgb_formatted_tb/mod/get_pixel_color/ray_vec_scale/mult_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_rgb_formatted_tb/mod/get_pixel_color/ray_vec_scale/mult_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_rgb_formatted_tb/mod/get_pixel_color/ray_vec_scale/mult_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_rgb_formatted_tb/mod/get_pixel_color/should_render_arrow_mod/scaled_sub_0_sub/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_rgb_formatted_tb/mod/get_pixel_color/should_render_arrow_mod/scaled_sub_1_sub/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_rgb_formatted_tb/mod/get_pixel_color/should_render_arrow_mod/scaled_sub_comp_lte/mod/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_rgb_formatted_tb/mod/get_pixel_color/should_render_arrow_mod/block_pos_normalized_sub/sub_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_rgb_formatted_tb/mod/get_pixel_color/should_render_arrow_mod/block_pos_normalized_sub/sub_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_rgb_formatted_tb/mod/get_pixel_color/should_render_arrow_mod/block_pos_normalized_sub/sub_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_rgb_formatted_tb/mod/get_pixel_color/should_render_arrow_mod/add_a_ray/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_rgb_formatted_tb/mod/get_pixel_color/should_render_arrow_mod/add_a_block/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_rgb_formatted_tb/mod/get_pixel_color/should_render_arrow_mod/sub_c_ray/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_rgb_formatted_tb/mod/get_pixel_color/should_render_arrow_mod/sub_a_block/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_rgb_formatted_tb/mod/get_pixel_color/should_render_arrow_mod/add_ud_0/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_rgb_formatted_tb/mod/get_pixel_color/should_render_arrow_mod/add_ud_1/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_rgb_formatted_tb/mod/get_pixel_color/should_render_arrow_mod/add_lr_0/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_rgb_formatted_tb/mod/get_pixel_color/should_render_arrow_mod/add_lr_1/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_rgb_formatted_tb/mod/get_pixel_color/should_render_arrow_mod/lt_region_a/mod/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_rgb_formatted_tb/mod/get_pixel_color/should_render_arrow_mod/lt_region_c/mod/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_rgb_formatted_tb/mod/get_pixel_color/should_render_arrow_mod/lt_ud_0/mod/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_rgb_formatted_tb/mod/get_pixel_color/should_render_arrow_mod/lt_ud_1/mod/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_rgb_formatted_tb/mod/get_pixel_color/should_render_arrow_mod/lt_lr_0/mod/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_rgb_formatted_tb/mod/get_pixel_color/should_render_arrow_mod/lt_lr_1/mod/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_rgb_formatted_tb/mod/get_pixel_color/should_render_arrow_mod/x_ray_block_less_than_lt/mod/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_rgb_formatted_tb/mod/get_pixel_color/should_render_arrow_mod/y_ray_block_less_than_lt/mod/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_rgb_formatted_tb/mod/get_pixel_color/new_origin_add/add_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_rgb_formatted_tb/mod/get_pixel_color/new_origin_add/add_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_rgb_formatted_tb/mod/get_pixel_color/new_origin_add/add_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_rgb_formatted_tb/mod/get_pixel_color/normal_sub/sub_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_rgb_formatted_tb/mod/get_pixel_color/normal_sub/sub_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_rgb_formatted_tb/mod/get_pixel_color/normal_sub/sub_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_rgb_formatted_tb/mod/get_pixel_color/normalize_normal/mod/dot/mult_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_rgb_formatted_tb/mod/get_pixel_color/normalize_normal/mod/dot/mult_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_rgb_formatted_tb/mod/get_pixel_color/normalize_normal/mod/dot/mult_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_rgb_formatted_tb/mod/get_pixel_color/normalize_normal/mod/dot/add_xy/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_rgb_formatted_tb/mod/get_pixel_color/normalize_normal/mod/dot/add_z0/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_rgb_formatted_tb/mod/get_pixel_color/normalize_normal/mod/dot/add_xyz/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_rgb_formatted_tb/mod/get_pixel_color/normalize_normal/mod/mod/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_rgb_formatted_tb/mod/get_pixel_color/normalize_normal/mod2/mult_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_rgb_formatted_tb/mod/get_pixel_color/normalize_normal/mod2/mult_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_rgb_formatted_tb/mod/get_pixel_color/normalize_normal/mod2/mult_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_rgb_formatted_tb/mod/get_pixel_color/genblk1[0].dist_sub/sub_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_rgb_formatted_tb/mod/get_pixel_color/genblk1[0].dist_sub/sub_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_rgb_formatted_tb/mod/get_pixel_color/genblk1[0].dist_sub/sub_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_rgb_formatted_tb/mod/get_pixel_color/genblk1[0].ray_dir_normalize/mod/dot/mult_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_rgb_formatted_tb/mod/get_pixel_color/genblk1[0].ray_dir_normalize/mod/dot/mult_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_rgb_formatted_tb/mod/get_pixel_color/genblk1[0].ray_dir_normalize/mod/dot/mult_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_rgb_formatted_tb/mod/get_pixel_color/genblk1[0].ray_dir_normalize/mod/dot/add_xy/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_rgb_formatted_tb/mod/get_pixel_color/genblk1[0].ray_dir_normalize/mod/dot/add_z0/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_rgb_formatted_tb/mod/get_pixel_color/genblk1[0].ray_dir_normalize/mod/dot/add_xyz/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_rgb_formatted_tb/mod/get_pixel_color/genblk1[0].ray_dir_normalize/mod/mod/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_rgb_formatted_tb/mod/get_pixel_color/genblk1[0].ray_dir_normalize/mod2/mult_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_rgb_formatted_tb/mod/get_pixel_color/genblk1[0].ray_dir_normalize/mod2/mult_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_rgb_formatted_tb/mod/get_pixel_color/genblk1[0].ray_dir_normalize/mod2/mult_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_rgb_formatted_tb/mod/get_pixel_color/genblk1[0].lambert_dot/mult_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_rgb_formatted_tb/mod/get_pixel_color/genblk1[0].lambert_dot/mult_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_rgb_formatted_tb/mod/get_pixel_color/genblk1[0].lambert_dot/mult_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_rgb_formatted_tb/mod/get_pixel_color/genblk1[0].lambert_dot/add_xy/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_rgb_formatted_tb/mod/get_pixel_color/genblk1[0].lambert_dot/add_z0/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_rgb_formatted_tb/mod/get_pixel_color/genblk1[0].lambert_dot/add_xyz/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_rgb_formatted_tb/mod/get_pixel_color/genblk1[0].light_intense_mat_mult_multiply/multiply_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_rgb_formatted_tb/mod/get_pixel_color/genblk1[0].light_intense_mat_mult_multiply/multiply_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_rgb_formatted_tb/mod/get_pixel_color/genblk1[0].light_intense_mat_mult_multiply/multiply_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_rgb_formatted_tb/mod/get_pixel_color/genblk1[0].lambert_scale_multiply/multiply_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_rgb_formatted_tb/mod/get_pixel_color/genblk1[0].lambert_scale_multiply/multiply_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_rgb_formatted_tb/mod/get_pixel_color/genblk1[0].lambert_scale_multiply/multiply_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_rgb_formatted_tb/mod/get_pixel_color/genblk1[1].dist_sub/sub_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_rgb_formatted_tb/mod/get_pixel_color/genblk1[1].dist_sub/sub_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_rgb_formatted_tb/mod/get_pixel_color/genblk1[1].dist_sub/sub_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_rgb_formatted_tb/mod/get_pixel_color/genblk1[1].ray_dir_normalize/mod/dot/mult_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_rgb_formatted_tb/mod/get_pixel_color/genblk1[1].ray_dir_normalize/mod/dot/mult_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_rgb_formatted_tb/mod/get_pixel_color/genblk1[1].ray_dir_normalize/mod/dot/mult_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_rgb_formatted_tb/mod/get_pixel_color/genblk1[1].ray_dir_normalize/mod/dot/add_xy/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_rgb_formatted_tb/mod/get_pixel_color/genblk1[1].ray_dir_normalize/mod/dot/add_z0/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_rgb_formatted_tb/mod/get_pixel_color/genblk1[1].ray_dir_normalize/mod/dot/add_xyz/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_rgb_formatted_tb/mod/get_pixel_color/genblk1[1].ray_dir_normalize/mod/mod/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_rgb_formatted_tb/mod/get_pixel_color/genblk1[1].ray_dir_normalize/mod2/mult_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_rgb_formatted_tb/mod/get_pixel_color/genblk1[1].ray_dir_normalize/mod2/mult_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_rgb_formatted_tb/mod/get_pixel_color/genblk1[1].ray_dir_normalize/mod2/mult_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_rgb_formatted_tb/mod/get_pixel_color/genblk1[1].lambert_dot/mult_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_rgb_formatted_tb/mod/get_pixel_color/genblk1[1].lambert_dot/mult_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_rgb_formatted_tb/mod/get_pixel_color/genblk1[1].lambert_dot/mult_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_rgb_formatted_tb/mod/get_pixel_color/genblk1[1].lambert_dot/add_xy/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_rgb_formatted_tb/mod/get_pixel_color/genblk1[1].lambert_dot/add_z0/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_rgb_formatted_tb/mod/get_pixel_color/genblk1[1].lambert_dot/add_xyz/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_rgb_formatted_tb/mod/get_pixel_color/genblk1[1].light_intense_mat_mult_multiply/multiply_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_rgb_formatted_tb/mod/get_pixel_color/genblk1[1].light_intense_mat_mult_multiply/multiply_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_rgb_formatted_tb/mod/get_pixel_color/genblk1[1].light_intense_mat_mult_multiply/multiply_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_rgb_formatted_tb/mod/get_pixel_color/genblk1[1].lambert_scale_multiply/multiply_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_rgb_formatted_tb/mod/get_pixel_color/genblk1[1].lambert_scale_multiply/multiply_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_rgb_formatted_tb/mod/get_pixel_color/genblk1[1].lambert_scale_multiply/multiply_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_rgb_formatted_tb/mod/get_pixel_color/genblk1[2].dist_sub/sub_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_rgb_formatted_tb/mod/get_pixel_color/genblk1[2].dist_sub/sub_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_rgb_formatted_tb/mod/get_pixel_color/genblk1[2].dist_sub/sub_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_rgb_formatted_tb/mod/get_pixel_color/genblk1[2].ray_dir_normalize/mod/dot/mult_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_rgb_formatted_tb/mod/get_pixel_color/genblk1[2].ray_dir_normalize/mod/dot/mult_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_rgb_formatted_tb/mod/get_pixel_color/genblk1[2].ray_dir_normalize/mod/dot/mult_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_rgb_formatted_tb/mod/get_pixel_color/genblk1[2].ray_dir_normalize/mod/dot/add_xy/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_rgb_formatted_tb/mod/get_pixel_color/genblk1[2].ray_dir_normalize/mod/dot/add_z0/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_rgb_formatted_tb/mod/get_pixel_color/genblk1[2].ray_dir_normalize/mod/dot/add_xyz/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_rgb_formatted_tb/mod/get_pixel_color/genblk1[2].ray_dir_normalize/mod/mod/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_rgb_formatted_tb/mod/get_pixel_color/genblk1[2].ray_dir_normalize/mod2/mult_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_rgb_formatted_tb/mod/get_pixel_color/genblk1[2].ray_dir_normalize/mod2/mult_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_rgb_formatted_tb/mod/get_pixel_color/genblk1[2].ray_dir_normalize/mod2/mult_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_rgb_formatted_tb/mod/get_pixel_color/genblk1[2].lambert_dot/mult_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_rgb_formatted_tb/mod/get_pixel_color/genblk1[2].lambert_dot/mult_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_rgb_formatted_tb/mod/get_pixel_color/genblk1[2].lambert_dot/mult_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_rgb_formatted_tb/mod/get_pixel_color/genblk1[2].lambert_dot/add_xy/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_rgb_formatted_tb/mod/get_pixel_color/genblk1[2].lambert_dot/add_z0/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_rgb_formatted_tb/mod/get_pixel_color/genblk1[2].lambert_dot/add_xyz/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_rgb_formatted_tb/mod/get_pixel_color/genblk1[2].light_intense_mat_mult_multiply/multiply_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_rgb_formatted_tb/mod/get_pixel_color/genblk1[2].light_intense_mat_mult_multiply/multiply_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_rgb_formatted_tb/mod/get_pixel_color/genblk1[2].light_intense_mat_mult_multiply/multiply_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_rgb_formatted_tb/mod/get_pixel_color/genblk1[2].lambert_scale_multiply/multiply_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_rgb_formatted_tb/mod/get_pixel_color/genblk1[2].lambert_scale_multiply/multiply_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_rgb_formatted_tb/mod/get_pixel_color/genblk1[2].lambert_scale_multiply/multiply_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_rgb_formatted_tb/mod/get_pixel_color/r_total_0_add/add_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_rgb_formatted_tb/mod/get_pixel_color/r_total_0_add/add_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_rgb_formatted_tb/mod/get_pixel_color/r_total_0_add/add_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_rgb_formatted_tb/mod/get_pixel_color/r_total_add/add_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_rgb_formatted_tb/mod/get_pixel_color/r_total_add/add_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_rgb_formatted_tb/mod/get_pixel_color/r_total_add/add_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_rgb_formatted_tb/mod/get_pixel_color/min_rgb_max/less_than/mod_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_rgb_formatted_tb/mod/get_pixel_color/min_rgb_max/less_than/mod_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_rgb_formatted_tb/mod/get_pixel_color/min_rgb_max/less_than/mod_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_rgb_formatted_tb/mod/rgb_lt/mod_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_rgb_formatted_tb/mod/rgb_lt/mod_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_rgb_formatted_tb/mod/rgb_lt/mod_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_rgb_formatted_tb/mod/rgb_scaled_scale/mult_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_rgb_formatted_tb/mod/rgb_scaled_scale/mult_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_rgb_formatted_tb/mod/rgb_scaled_scale/mult_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_rgb_formatted_tb/mod/rgb_out_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_rgb_formatted_tb/mod/rgb_out_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_rgb_formatted_tb/mod/rgb_out_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 115 ns  Iteration: 4  Process: /get_pixel_rgb_formatted_tb/mod/get_pixel_color/normalize_normal/mod/dot/add_xy/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /media/koops/VIVADO/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 115 ns  Iteration: 4  Process: /get_pixel_rgb_formatted_tb/mod/get_pixel_color/genblk1[0].ray_dir_normalize/mod/dot/add_xy/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /media/koops/VIVADO/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 115 ns  Iteration: 4  Process: /get_pixel_rgb_formatted_tb/mod/get_pixel_color/genblk1[1].ray_dir_normalize/mod/dot/add_xy/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /media/koops/VIVADO/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 115 ns  Iteration: 4  Process: /get_pixel_rgb_formatted_tb/mod/get_pixel_color/genblk1[2].ray_dir_normalize/mod/dot/add_xy/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /media/koops/VIVADO/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 335 ns  Iteration: 4  Process: /get_pixel_rgb_formatted_tb/mod/get_pixel_color/normal_sub/sub_z/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /media/koops/VIVADO/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
OUTPUT         267: 1111 0000 0000
OUTPUT XY  100   50
OUTPUT         268: 1111 1111 1111
OUTPUT XY  101   50
relaunch_xsim_kernel: Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 9014.172 ; gain = 0.000 ; free physical = 4215 ; free virtual = 9711
relaunch_sim: Time (s): cpu = 00:02:09 ; elapsed = 00:00:57 . Memory (MB): peak = 9014.172 ; gain = 0.000 ; free physical = 4215 ; free virtual = 9711
relaunch_sim
Command: launch_simulation -step compile -simset float_test -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'get_pixel_rgb_formatted_tb'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/media/koops/VIVADO/float_ip/float_testing_vivado/float_testing_vivado.sim/float_test/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'float_test'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/media/koops/VIVADO/float_ip/float_testing_vivado/float_testing_vivado.sim/float_test/behav/xsim'
xvlog --incr --relax -L uvm -prj get_pixel_rgb_formatted_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/media/koops/VIVADO/huah_cubed_3drender/src/float_functions.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vec_reciprocal_square_root
INFO: [VRFC 10-311] analyzing module vec_scale
INFO: [VRFC 10-311] analyzing module vec_add
INFO: [VRFC 10-311] analyzing module vec_divide
INFO: [VRFC 10-311] analyzing module vec_multiply
INFO: [VRFC 10-311] analyzing module vec_sub
INFO: [VRFC 10-311] analyzing module vec_dot
INFO: [VRFC 10-311] analyzing module vec_normalize
INFO: [VRFC 10-311] analyzing module float_less_than
INFO: [VRFC 10-311] analyzing module vec_less_than
INFO: [VRFC 10-311] analyzing module float_less_than_equal
INFO: [VRFC 10-311] analyzing module float_equals
INFO: [VRFC 10-311] analyzing module vec_comp
INFO: [VRFC 10-311] analyzing module vec_max
INFO: [VRFC 10-311] analyzing module vec_min
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/media/koops/VIVADO/huah_cubed_3drender/src/get_pixel_color.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module get_pixel_color
INFO: [VRFC 10-311] analyzing module get_pixel_color_should_draw_arrow
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/media/koops/VIVADO/huah_cubed_3drender/src/get_pixel_rgb_formatted.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module get_pixel_rgb_formatted
ERROR: [VRFC 10-2989] 'block_mat_x' is not declared [/media/koops/VIVADO/huah_cubed_3drender/src/get_pixel_rgb_formatted.sv:54]
ERROR: [VRFC 10-2989] 'block_mat_y' is not declared [/media/koops/VIVADO/huah_cubed_3drender/src/get_pixel_rgb_formatted.sv:55]
ERROR: [VRFC 10-2989] 'block_mat_z' is not declared [/media/koops/VIVADO/huah_cubed_3drender/src/get_pixel_rgb_formatted.sv:56]
ERROR: [VRFC 10-2989] 'block_mat_x' is not declared [/media/koops/VIVADO/huah_cubed_3drender/src/get_pixel_rgb_formatted.sv:120]
ERROR: [VRFC 10-2989] 'block_mat_y' is not declared [/media/koops/VIVADO/huah_cubed_3drender/src/get_pixel_rgb_formatted.sv:121]
ERROR: [VRFC 10-2989] 'block_mat_z' is not declared [/media/koops/VIVADO/huah_cubed_3drender/src/get_pixel_rgb_formatted.sv:122]
ERROR: [VRFC 10-8530] module 'get_pixel_rgb_formatted' is ignored due to previous errors [/media/koops/VIVADO/huah_cubed_3drender/src/get_pixel_rgb_formatted.sv:10]
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-99] Step results log file:'/media/koops/VIVADO/float_ip/float_testing_vivado/float_testing_vivado.sim/float_test/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or '/media/koops/VIVADO/float_ip/float_testing_vivado/float_testing_vivado.sim/float_test/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
INFO: [Common 17-17] undo 'relaunch_sim'
INFO: [Common 17-17] undo 'relaunch_sim'
INFO: [Common 17-17] undo 'relaunch_sim'
ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

relaunch_sim
Command: launch_simulation -step compile -simset float_test -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'get_pixel_rgb_formatted_tb'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/media/koops/VIVADO/float_ip/float_testing_vivado/float_testing_vivado.sim/float_test/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'float_test'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/media/koops/VIVADO/float_ip/float_testing_vivado/float_testing_vivado.sim/float_test/behav/xsim'
xvlog --incr --relax -L uvm -prj get_pixel_rgb_formatted_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/media/koops/VIVADO/huah_cubed_3drender/src/float_functions.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vec_reciprocal_square_root
INFO: [VRFC 10-311] analyzing module vec_scale
INFO: [VRFC 10-311] analyzing module vec_add
INFO: [VRFC 10-311] analyzing module vec_divide
INFO: [VRFC 10-311] analyzing module vec_multiply
INFO: [VRFC 10-311] analyzing module vec_sub
INFO: [VRFC 10-311] analyzing module vec_dot
INFO: [VRFC 10-311] analyzing module vec_normalize
INFO: [VRFC 10-311] analyzing module float_less_than
INFO: [VRFC 10-311] analyzing module vec_less_than
INFO: [VRFC 10-311] analyzing module float_less_than_equal
INFO: [VRFC 10-311] analyzing module float_equals
INFO: [VRFC 10-311] analyzing module vec_comp
INFO: [VRFC 10-311] analyzing module vec_max
INFO: [VRFC 10-311] analyzing module vec_min
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/media/koops/VIVADO/huah_cubed_3drender/src/get_pixel_color.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module get_pixel_color
INFO: [VRFC 10-311] analyzing module get_pixel_color_should_draw_arrow
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/media/koops/VIVADO/huah_cubed_3drender/src/get_pixel_rgb_formatted.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module get_pixel_rgb_formatted
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/media/koops/VIVADO/huah_cubed_3drender/sim/get_pixel_rgb_formatted_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module get_pixel_rgb_formatted_tb
xvhdl --incr --relax -prj get_pixel_rgb_formatted_tb_vhdl.prj
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
Command: launch_simulation -step elaborate -simset float_test -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'get_pixel_rgb_formatted_tb'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/media/koops/VIVADO/float_ip/float_testing_vivado/float_testing_vivado.sim/float_test/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'float_test'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/media/koops/VIVADO/float_ip/float_testing_vivado/float_testing_vivado.sim/float_test/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L xbip_utils_v3_0_10 -L axi_utils_v2_0_6 -L xbip_pipe_v3_0_6 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_dsp48_addsub_v3_0_6 -L xbip_dsp48_multadd_v3_0_6 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_18 -L floating_point_v7_1_14 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot get_pixel_rgb_formatted_tb_behav xil_defaultlib.get_pixel_rgb_formatted_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2022.1
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /media/koops/VIVADO/Vivado/2022.1/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L xbip_utils_v3_0_10 -L axi_utils_v2_0_6 -L xbip_pipe_v3_0_6 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_dsp48_addsub_v3_0_6 -L xbip_dsp48_multadd_v3_0_6 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_18 -L floating_point_v7_1_14 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot get_pixel_rgb_formatted_tb_behav xil_defaultlib.get_pixel_rgb_formatted_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
ERROR: [VRFC 10-3180] cannot find port 'block_mat_x' on this module [/media/koops/VIVADO/huah_cubed_3drender/sim/get_pixel_rgb_formatted_tb.sv:82]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-99] Step results log file:'/media/koops/VIVADO/float_ip/float_testing_vivado/float_testing_vivado.sim/float_test/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or '/media/koops/VIVADO/float_ip/float_testing_vivado/float_testing_vivado.sim/float_test/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

relaunch_sim
Command: launch_simulation -step compile -simset float_test -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'get_pixel_rgb_formatted_tb'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/media/koops/VIVADO/float_ip/float_testing_vivado/float_testing_vivado.sim/float_test/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'float_test'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/media/koops/VIVADO/float_ip/float_testing_vivado/float_testing_vivado.sim/float_test/behav/xsim'
xvlog --incr --relax -L uvm -prj get_pixel_rgb_formatted_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/media/koops/VIVADO/huah_cubed_3drender/src/float_functions.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vec_reciprocal_square_root
INFO: [VRFC 10-311] analyzing module vec_scale
INFO: [VRFC 10-311] analyzing module vec_add
INFO: [VRFC 10-311] analyzing module vec_divide
INFO: [VRFC 10-311] analyzing module vec_multiply
INFO: [VRFC 10-311] analyzing module vec_sub
INFO: [VRFC 10-311] analyzing module vec_dot
INFO: [VRFC 10-311] analyzing module vec_normalize
INFO: [VRFC 10-311] analyzing module float_less_than
INFO: [VRFC 10-311] analyzing module vec_less_than
INFO: [VRFC 10-311] analyzing module float_less_than_equal
INFO: [VRFC 10-311] analyzing module float_equals
INFO: [VRFC 10-311] analyzing module vec_comp
INFO: [VRFC 10-311] analyzing module vec_max
INFO: [VRFC 10-311] analyzing module vec_min
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/media/koops/VIVADO/huah_cubed_3drender/src/get_pixel_color.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module get_pixel_color
INFO: [VRFC 10-311] analyzing module get_pixel_color_should_draw_arrow
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/media/koops/VIVADO/huah_cubed_3drender/src/get_pixel_rgb_formatted.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module get_pixel_rgb_formatted
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/media/koops/VIVADO/huah_cubed_3drender/sim/get_pixel_rgb_formatted_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module get_pixel_rgb_formatted_tb
xvhdl --incr --relax -prj get_pixel_rgb_formatted_tb_vhdl.prj
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
Command: launch_simulation -step elaborate -simset float_test -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'get_pixel_rgb_formatted_tb'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/media/koops/VIVADO/float_ip/float_testing_vivado/float_testing_vivado.sim/float_test/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'float_test'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/media/koops/VIVADO/float_ip/float_testing_vivado/float_testing_vivado.sim/float_test/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L xbip_utils_v3_0_10 -L axi_utils_v2_0_6 -L xbip_pipe_v3_0_6 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_dsp48_addsub_v3_0_6 -L xbip_dsp48_multadd_v3_0_6 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_18 -L floating_point_v7_1_14 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot get_pixel_rgb_formatted_tb_behav xil_defaultlib.get_pixel_rgb_formatted_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2022.1
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /media/koops/VIVADO/Vivado/2022.1/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L xbip_utils_v3_0_10 -L axi_utils_v2_0_6 -L xbip_pipe_v3_0_6 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_dsp48_addsub_v3_0_6 -L xbip_dsp48_multadd_v3_0_6 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_18 -L floating_point_v7_1_14 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot get_pixel_rgb_formatted_tb_behav xil_defaultlib.get_pixel_rgb_formatted_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
ERROR: [VRFC 10-3180] cannot find port 'block_mat_x' on this module [/media/koops/VIVADO/huah_cubed_3drender/sim/get_pixel_rgb_formatted_tb.sv:82]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'/media/koops/VIVADO/float_ip/float_testing_vivado/float_testing_vivado.sim/float_test/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or '/media/koops/VIVADO/float_ip/float_testing_vivado/float_testing_vivado.sim/float_test/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

relaunch_sim
Command: launch_simulation -step compile -simset float_test -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'get_pixel_rgb_formatted_tb'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/media/koops/VIVADO/float_ip/float_testing_vivado/float_testing_vivado.sim/float_test/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'float_test'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/media/koops/VIVADO/float_ip/float_testing_vivado/float_testing_vivado.sim/float_test/behav/xsim'
xvlog --incr --relax -L uvm -prj get_pixel_rgb_formatted_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/media/koops/VIVADO/huah_cubed_3drender/src/float_functions.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vec_reciprocal_square_root
INFO: [VRFC 10-311] analyzing module vec_scale
INFO: [VRFC 10-311] analyzing module vec_add
INFO: [VRFC 10-311] analyzing module vec_divide
INFO: [VRFC 10-311] analyzing module vec_multiply
INFO: [VRFC 10-311] analyzing module vec_sub
INFO: [VRFC 10-311] analyzing module vec_dot
INFO: [VRFC 10-311] analyzing module vec_normalize
INFO: [VRFC 10-311] analyzing module float_less_than
INFO: [VRFC 10-311] analyzing module vec_less_than
INFO: [VRFC 10-311] analyzing module float_less_than_equal
INFO: [VRFC 10-311] analyzing module float_equals
INFO: [VRFC 10-311] analyzing module vec_comp
INFO: [VRFC 10-311] analyzing module vec_max
INFO: [VRFC 10-311] analyzing module vec_min
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/media/koops/VIVADO/huah_cubed_3drender/src/get_pixel_color.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module get_pixel_color
INFO: [VRFC 10-311] analyzing module get_pixel_color_should_draw_arrow
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/media/koops/VIVADO/huah_cubed_3drender/src/get_pixel_rgb_formatted.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module get_pixel_rgb_formatted
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/media/koops/VIVADO/huah_cubed_3drender/sim/get_pixel_rgb_formatted_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module get_pixel_rgb_formatted_tb
xvhdl --incr --relax -prj get_pixel_rgb_formatted_tb_vhdl.prj
Waiting for jobs to finish...
No pending jobs, compilation finished.
execute_script: Time (s): cpu = 00:00:08 ; elapsed = 00:00:05 . Memory (MB): peak = 9054.191 ; gain = 0.000 ; free physical = 4089 ; free virtual = 9699
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
launch_simulation: Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 9054.191 ; gain = 0.000 ; free physical = 4089 ; free virtual = 9699
Command: launch_simulation -step elaborate -simset float_test -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'get_pixel_rgb_formatted_tb'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/media/koops/VIVADO/float_ip/float_testing_vivado/float_testing_vivado.sim/float_test/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'float_test'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/media/koops/VIVADO/float_ip/float_testing_vivado/float_testing_vivado.sim/float_test/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L xbip_utils_v3_0_10 -L axi_utils_v2_0_6 -L xbip_pipe_v3_0_6 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_dsp48_addsub_v3_0_6 -L xbip_dsp48_multadd_v3_0_6 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_18 -L floating_point_v7_1_14 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot get_pixel_rgb_formatted_tb_behav xil_defaultlib.get_pixel_rgb_formatted_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2022.1
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /media/koops/VIVADO/Vivado/2022.1/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L xbip_utils_v3_0_10 -L axi_utils_v2_0_6 -L xbip_pipe_v3_0_6 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_dsp48_addsub_v3_0_6 -L xbip_dsp48_multadd_v3_0_6 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_18 -L floating_point_v7_1_14 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot get_pixel_rgb_formatted_tb_behav xil_defaultlib.get_pixel_rgb_formatted_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 10 differs from formal bit length 11 for port 'y_out' [/media/koops/VIVADO/huah_cubed_3drender/sim/get_pixel_rgb_formatted_tb.sv:96]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'rgb_valid' [/media/koops/VIVADO/huah_cubed_3drender/sim/get_pixel_rgb_formatted_tb.sv:100]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package floating_point_v7_1_14.floating_point_v7_1_14_viv_comp
Compiling package ieee.numeric_std
Compiling package xbip_utils_v3_0_10.xbip_utils_v3_0_10_pkg
Compiling package axi_utils_v2_0_6.axi_utils_v2_0_6_pkg
Compiling package floating_point_v7_1_14.floating_point_v7_1_14_consts
Compiling package ieee.math_real
Compiling package floating_point_v7_1_14.floating_point_v7_1_14_exp_table...
Compiling package mult_gen_v12_0_18.mult_gen_v12_0_18_pkg
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_signed
Compiling package floating_point_v7_1_14.floating_point_v7_1_14_pkg
Compiling package floating_point_v7_1_14.flt_utils
Compiling package unisim.vcomponents
Compiling package mult_gen_v12_0_18.dsp_pkg
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv_comp
Compiling package floating_point_v7_1_14.flt_recipsqrt_sp_sqrt_r_rom
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=26,fast_input=true)...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=2,fast_input=true)\]
Compiling architecture xilinx of entity mult_gen_v12_0_18.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(alumodereg=0,carryinreg...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(a_input="CASCADE",bcasc...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.op_resize [\op_resize(ai_width=24,bi_width=...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.dsp [\dsp(c_xdevicefamily="artix7",c_...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.mult_gen_v12_0_18_viv [\mult_gen_v12_0_18_viv(c_verbosi...]
Compiling architecture rtl of entity floating_point_v7_1_14.fix_mult_xx [\fix_mult_xx(c_xdevicefamily="ar...]
Compiling architecture rtl of entity floating_point_v7_1_14.fix_mult [\fix_mult(c_xdevicefamily="artix...]
Compiling architecture muxcy_v of entity unisim.MUXCY [muxcy_default]
Compiling architecture xorcy_v of entity unisim.XORCY [xorcy_default]
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture fde_v of entity unisim.FDE [fde_default]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=7)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=8,fast_input=true)\]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=32,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=4,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_14.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(fast_input=true)\]
Compiling architecture rtl of entity floating_point_v7_1_14.special_detect [\special_detect(c_xdevicefamily=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [delay_default]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(length=4)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=2,length=4,fast_inp...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(length=4,fast_input=true)...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(length=6,fast_input=true)...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=4,length=4,fast_inp...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=8,length=4)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(length=2,fast_input=true)...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=3,fast_input=true)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=4,length=2,fast_inp...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=14)\]
Compiling architecture rtl of entity floating_point_v7_1_14.flt_mult_exp [\flt_mult_exp(c_xdevicefamily="a...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=8,length=2)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=8)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=11)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=12,length=2,fast_in...]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=12,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=8,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=14,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=25,length=0,fast_in...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=3,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=2,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture rtl of entity floating_point_v7_1_14.flt_round_bit [\flt_round_bit(c_xdevicefamily="...]
Compiling architecture rtl of entity floating_point_v7_1_14.renorm_and_round_logic [\renorm_and_round_logic(c_xdevic...]
Compiling architecture rtl of entity floating_point_v7_1_14.flt_mult_round [\flt_mult_round(c_xdevicefamily=...]
Compiling architecture synth of entity floating_point_v7_1_14.flt_dec_op_lat [\flt_dec_op_lat(c_xdevicefamily=...]
Compiling architecture rtl of entity floating_point_v7_1_14.flt_mult [\flt_mult(c_xdevicefamily="artix...]
Compiling module unisims_ver.x_lut1_mux2
Compiling module unisims_ver.LUT1
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture xilinx of entity floating_point_v7_1_14.floating_point_v7_1_14_viv [\floating_point_v7_1_14_viv(c_xd...]
Compiling architecture xilinx of entity floating_point_v7_1_14.floating_point_v7_1_14 [\floating_point_v7_1_14(c_xdevic...]
Compiling module xil_defaultlib.floating_point_multiply
Compiling module xil_defaultlib.vec_scale
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=7,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_14.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=24,length=2,fast_in...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=16)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(length=2)\]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(mask="11111111000000000...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=48,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=24,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=16,length=0)\]
Compiling architecture rtl of entity floating_point_v7_1_14.dsp48e1_wrapper [\dsp48e1_wrapper(c_part="xc7a100...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(length=3)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=13,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=27,length=0)\]
Compiling architecture synth of entity floating_point_v7_1_14.align_add_dsp48e1_sgl [\align_add_dsp48e1_sgl(c_xdevice...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000001111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000000000...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=27)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=5)\]
Compiling architecture rtl of entity floating_point_v7_1_14.lead_zero_encode_shift [\lead_zero_encode_shift(ab_fw=24...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=4)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=3)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111110010101001011...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00010001010111110000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11101110101000001111...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=2,length=2)\]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=2,adreg=0,areg...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=25,length=0)\]
Compiling architecture rtl of entity floating_point_v7_1_14.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=24,c_wi...]
Compiling architecture rtl of entity floating_point_v7_1_14.norm_and_round_dsp48e1_sgl [\norm_and_round_dsp48e1_sgl(c_mu...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10011001100110011001...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111000000001111...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=9,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=9)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=9,length=5)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=10)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=4,fast_input=true)\]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_14.compare_gt [\compare_gt(c_xdevicefamily="art...]
Compiling architecture synth of entity floating_point_v7_1_14.compare [\compare(c_xdevicefamily="artix7...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=2,length=8,fast_inp...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(length=9,fast_input=true)...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(length=8,fast_input=true)...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(length=3,fast_input=true)...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=2,length=0,fast_inp...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=12)\]
Compiling architecture rtl of entity floating_point_v7_1_14.flt_add_exp_sp [\flt_add_exp_sp(c_xdevicefamily=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=23)\]
Compiling architecture synth of entity floating_point_v7_1_14.flt_dec_op [\flt_dec_op(c_xdevicefamily="art...]
Compiling architecture rtl of entity floating_point_v7_1_14.flt_add_dsp [\flt_add_dsp(c_xdevicefamily="ar...]
Compiling architecture rtl of entity floating_point_v7_1_14.flt_add [\flt_add(c_xdevicefamily="artix7...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture xilinx of entity floating_point_v7_1_14.floating_point_v7_1_14_viv [\floating_point_v7_1_14_viv(c_xd...]
Compiling architecture xilinx of entity floating_point_v7_1_14.floating_point_v7_1_14 [\floating_point_v7_1_14(c_xdevic...]
Compiling module xil_defaultlib.floating_point_sub
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_14.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_14.compare_ne_im [\compare_ne_im(c_xdevicefamily="...]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_14.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=11,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_14.compare_eq [\compare_eq(c_xdevicefamily="art...]
Compiling architecture rtl of entity floating_point_v7_1_14.fp_cmp [\fp_cmp(c_xdevicefamily="artix7"...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture xilinx of entity floating_point_v7_1_14.floating_point_v7_1_14_viv [\floating_point_v7_1_14_viv(c_xd...]
Compiling architecture xilinx of entity floating_point_v7_1_14.floating_point_v7_1_14 [\floating_point_v7_1_14(c_xdevic...]
Compiling module xil_defaultlib.floating_point_lte
Compiling module xil_defaultlib.float_less_than_equal
Compiling module xil_defaultlib.vec_sub
Compiling architecture rtl of entity floating_point_v7_1_14.flt_add [\flt_add(c_xdevicefamily="artix7...]
Compiling architecture xilinx of entity floating_point_v7_1_14.floating_point_v7_1_14_viv [\floating_point_v7_1_14_viv(c_xd...]
Compiling architecture xilinx of entity floating_point_v7_1_14.floating_point_v7_1_14 [\floating_point_v7_1_14(c_xdevic...]
Compiling module xil_defaultlib.floating_point_add
Compiling architecture xilinx of entity floating_point_v7_1_14.floating_point_v7_1_14_viv [\floating_point_v7_1_14_viv(c_xd...]
Compiling architecture xilinx of entity floating_point_v7_1_14.floating_point_v7_1_14 [\floating_point_v7_1_14(c_xdevic...]
Compiling module xil_defaultlib.floating_point_lt
Compiling module xil_defaultlib.float_less_than
Compiling module xil_defaultlib.get_pixel_color_should_draw_arro...
Compiling module xil_defaultlib.vec_add
Compiling module xil_defaultlib.vec_dot
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(length=25)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=8,length=13)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=28)\]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(alumodereg=0,bcascreg=2...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=10,length=0)\]
Compiling architecture rtl of entity floating_point_v7_1_14.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=10,b_wi...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.op_resize [\op_resize(ai_width=10,bi_width=...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.dsp [\dsp(c_xdevicefamily="artix7",c_...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.mult_gen_v12_0_18_viv [\mult_gen_v12_0_18_viv(c_verbosi...]
Compiling architecture synth of entity floating_point_v7_1_14.flt_recip_approx [\flt_recip_approx(c_xdevicefamil...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=7,length=4)\]
Compiling architecture xilinx of entity mult_gen_v12_0_18.op_resize [\op_resize(ai_width=8,bi_width=8...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.dsp [\dsp(c_xdevicefamily="artix7",c_...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.mult_gen_v12_0_18_viv [\mult_gen_v12_0_18_viv(c_verbosi...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=8,length=3)\]
Compiling architecture synth of entity floating_point_v7_1_14.flt_recip_nr [\flt_recip_nr(c_xdevicefamily="a...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=23,length=12)\]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(alumodereg=0,carryinreg...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.op_resize [\op_resize(ai_width=25,bi_width=...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.dsp [\dsp(c_xdevicefamily="artix7",c_...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=34)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=34,length=0)\]
Compiling architecture synth of entity floating_point_v7_1_14.multadd [\multadd(c_xdevicefamily="artix7...]
Compiling architecture synth of entity floating_point_v7_1_14.flt_recip_reduction_calc [\flt_recip_reduction_calc(c_xdev...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.op_resize [\op_resize(ai_width=8,bi_width=8...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.dsp [\dsp(c_xdevicefamily="artix7",c_...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.mult_gen_v12_0_18_viv [\mult_gen_v12_0_18_viv(c_verbosi...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(adreg=0,alumodereg=0,ca...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=18,length=0)\]
Compiling architecture rtl of entity floating_point_v7_1_14.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=25,b_wi...]
Compiling architecture synth of entity floating_point_v7_1_14.multadd [\multadd(c_xdevicefamily="artix7...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=7,length=3)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=8,length=6)\]
Compiling architecture rtl of entity floating_point_v7_1_14.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=25,b_wi...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=26)\]
Compiling architecture synth of entity floating_point_v7_1_14.multadd [\multadd(c_xdevicefamily="artix7...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=22,length=10,fast_i...]
Compiling architecture synth of entity floating_point_v7_1_14.flt_recip_eval [\flt_recip_eval(c_xdevicefamily=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=23,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=46,fast_input=true)...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(alumodereg=0,a_input="C...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.op_resize [\op_resize(ai_width=29,bi_width=...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.dsp [\dsp(c_xdevicefamily="artix7",c_...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=46)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=11,length=4,fast_in...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=57,length=0)\]
Compiling architecture synth of entity floating_point_v7_1_14.multadd [\multadd(c_xdevicefamily="artix7...]
Compiling architecture synth of entity floating_point_v7_1_14.flt_recip_postprocess [\flt_recip_postprocess(c_xdevice...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=9,length=30)\]
Compiling architecture rtl of entity floating_point_v7_1_14.special_detect [\special_detect(c_xdevicefamily=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=2,length=29,fast_in...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(length=29,fast_input=true...]
Compiling architecture synth of entity floating_point_v7_1_14.flt_recip_specialcase [\flt_recip_specialcase(c_xdevice...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=2)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=32)\]
Compiling architecture synth of entity floating_point_v7_1_14.flt_recip_recomb [\flt_recip_recomb(c_xdevicefamil...]
Compiling architecture synth of entity floating_point_v7_1_14.flt_recip [\flt_recip(c_xdevicefamily="arti...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture xilinx of entity floating_point_v7_1_14.floating_point_v7_1_14_viv [\floating_point_v7_1_14_viv(c_xd...]
Compiling architecture xilinx of entity floating_point_v7_1_14.floating_point_v7_1_14 [\floating_point_v7_1_14(c_xdevic...]
Compiling module xil_defaultlib.floating_point_re_sqrt
Compiling module xil_defaultlib.vec_reciprocal_square_root
Compiling module xil_defaultlib.vec_normalize
Compiling module xil_defaultlib.vec_multiply
Compiling module xil_defaultlib.vec_less_than
Compiling module xil_defaultlib.vec_max
Compiling module xil_defaultlib.get_pixel_color_default
Compiling module xil_defaultlib.vec_comp
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="ki...]
Compiling architecture synth of entity floating_point_v7_1_14.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture rtl of entity floating_point_v7_1_14.special_detect [\special_detect(a_fw=24)(1,7)\]
Compiling architecture rtl of entity floating_point_v7_1_14.delay_s [\delay_s(width=10)\]
Compiling architecture muxf7_v of entity unisim.MUXF7 [muxf7_default]
Compiling architecture muxf8_v of entity unisim.MUXF8 [muxf8_default]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=6,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_14.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture rtl of entity floating_point_v7_1_14.zero_det_sel [\zero_det_sel(c_xdevicefamily="a...]
Compiling architecture rtl of entity floating_point_v7_1_14.shift_msb_first [\shift_msb_first(a_width=24,resu...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=33,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="ar...]
Compiling architecture synth of entity floating_point_v7_1_14.flt_to_fix_conv [\flt_to_fix_conv(c_xdevicefamily...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture xilinx of entity floating_point_v7_1_14.floating_point_v7_1_14_viv [\floating_point_v7_1_14_viv(c_xd...]
Compiling architecture xilinx of entity floating_point_v7_1_14.floating_point_v7_1_14 [\floating_point_v7_1_14(c_xdevic...]
Compiling module xil_defaultlib.floating_point_float_to_sint32
Compiling module xil_defaultlib.get_pixel_rgb_formatted
Compiling module xil_defaultlib.get_pixel_rgb_formatted_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot get_pixel_rgb_formatted_tb_behav
execute_script: Time (s): cpu = 00:02:15 ; elapsed = 00:00:54 . Memory (MB): peak = 9054.191 ; gain = 0.000 ; free physical = 3928 ; free virtual = 9654
INFO: [USF-XSim-69] 'elaborate' step finished in '54' seconds
launch_simulation: Time (s): cpu = 00:02:16 ; elapsed = 00:00:54 . Memory (MB): peak = 9054.191 ; gain = 0.000 ; free physical = 3928 ; free virtual = 9654
Time resolution is 1 ps
Starting Sim
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_rgb_formatted_tb/mod/get_pixel_color/ray_vec_scale/mult_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_rgb_formatted_tb/mod/get_pixel_color/ray_vec_scale/mult_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_rgb_formatted_tb/mod/get_pixel_color/ray_vec_scale/mult_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_rgb_formatted_tb/mod/get_pixel_color/should_render_arrow_mod/scaled_sub_0_sub/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_rgb_formatted_tb/mod/get_pixel_color/should_render_arrow_mod/scaled_sub_1_sub/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_rgb_formatted_tb/mod/get_pixel_color/should_render_arrow_mod/scaled_sub_comp_lte/mod/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_rgb_formatted_tb/mod/get_pixel_color/should_render_arrow_mod/block_pos_normalized_sub/sub_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_rgb_formatted_tb/mod/get_pixel_color/should_render_arrow_mod/block_pos_normalized_sub/sub_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_rgb_formatted_tb/mod/get_pixel_color/should_render_arrow_mod/block_pos_normalized_sub/sub_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_rgb_formatted_tb/mod/get_pixel_color/should_render_arrow_mod/add_a_ray/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_rgb_formatted_tb/mod/get_pixel_color/should_render_arrow_mod/add_a_block/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_rgb_formatted_tb/mod/get_pixel_color/should_render_arrow_mod/sub_c_ray/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_rgb_formatted_tb/mod/get_pixel_color/should_render_arrow_mod/sub_a_block/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_rgb_formatted_tb/mod/get_pixel_color/should_render_arrow_mod/add_ud_0/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_rgb_formatted_tb/mod/get_pixel_color/should_render_arrow_mod/add_ud_1/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_rgb_formatted_tb/mod/get_pixel_color/should_render_arrow_mod/add_lr_0/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_rgb_formatted_tb/mod/get_pixel_color/should_render_arrow_mod/add_lr_1/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_rgb_formatted_tb/mod/get_pixel_color/should_render_arrow_mod/lt_region_a/mod/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_rgb_formatted_tb/mod/get_pixel_color/should_render_arrow_mod/lt_region_c/mod/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_rgb_formatted_tb/mod/get_pixel_color/should_render_arrow_mod/lt_ud_0/mod/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_rgb_formatted_tb/mod/get_pixel_color/should_render_arrow_mod/lt_ud_1/mod/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_rgb_formatted_tb/mod/get_pixel_color/should_render_arrow_mod/lt_lr_0/mod/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_rgb_formatted_tb/mod/get_pixel_color/should_render_arrow_mod/lt_lr_1/mod/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_rgb_formatted_tb/mod/get_pixel_color/should_render_arrow_mod/x_ray_block_less_than_lt/mod/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_rgb_formatted_tb/mod/get_pixel_color/should_render_arrow_mod/y_ray_block_less_than_lt/mod/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_rgb_formatted_tb/mod/get_pixel_color/new_origin_add/add_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_rgb_formatted_tb/mod/get_pixel_color/new_origin_add/add_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_rgb_formatted_tb/mod/get_pixel_color/new_origin_add/add_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_rgb_formatted_tb/mod/get_pixel_color/normal_sub/sub_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_rgb_formatted_tb/mod/get_pixel_color/normal_sub/sub_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_rgb_formatted_tb/mod/get_pixel_color/normal_sub/sub_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_rgb_formatted_tb/mod/get_pixel_color/normalize_normal/mod/dot/mult_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_rgb_formatted_tb/mod/get_pixel_color/normalize_normal/mod/dot/mult_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_rgb_formatted_tb/mod/get_pixel_color/normalize_normal/mod/dot/mult_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_rgb_formatted_tb/mod/get_pixel_color/normalize_normal/mod/dot/add_xy/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_rgb_formatted_tb/mod/get_pixel_color/normalize_normal/mod/dot/add_z0/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_rgb_formatted_tb/mod/get_pixel_color/normalize_normal/mod/dot/add_xyz/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_rgb_formatted_tb/mod/get_pixel_color/normalize_normal/mod/mod/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_rgb_formatted_tb/mod/get_pixel_color/normalize_normal/mod2/mult_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_rgb_formatted_tb/mod/get_pixel_color/normalize_normal/mod2/mult_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_rgb_formatted_tb/mod/get_pixel_color/normalize_normal/mod2/mult_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_rgb_formatted_tb/mod/get_pixel_color/genblk1[0].dist_sub/sub_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_rgb_formatted_tb/mod/get_pixel_color/genblk1[0].dist_sub/sub_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_rgb_formatted_tb/mod/get_pixel_color/genblk1[0].dist_sub/sub_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_rgb_formatted_tb/mod/get_pixel_color/genblk1[0].ray_dir_normalize/mod/dot/mult_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_rgb_formatted_tb/mod/get_pixel_color/genblk1[0].ray_dir_normalize/mod/dot/mult_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_rgb_formatted_tb/mod/get_pixel_color/genblk1[0].ray_dir_normalize/mod/dot/mult_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_rgb_formatted_tb/mod/get_pixel_color/genblk1[0].ray_dir_normalize/mod/dot/add_xy/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_rgb_formatted_tb/mod/get_pixel_color/genblk1[0].ray_dir_normalize/mod/dot/add_z0/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_rgb_formatted_tb/mod/get_pixel_color/genblk1[0].ray_dir_normalize/mod/dot/add_xyz/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_rgb_formatted_tb/mod/get_pixel_color/genblk1[0].ray_dir_normalize/mod/mod/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_rgb_formatted_tb/mod/get_pixel_color/genblk1[0].ray_dir_normalize/mod2/mult_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_rgb_formatted_tb/mod/get_pixel_color/genblk1[0].ray_dir_normalize/mod2/mult_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_rgb_formatted_tb/mod/get_pixel_color/genblk1[0].ray_dir_normalize/mod2/mult_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_rgb_formatted_tb/mod/get_pixel_color/genblk1[0].lambert_dot/mult_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_rgb_formatted_tb/mod/get_pixel_color/genblk1[0].lambert_dot/mult_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_rgb_formatted_tb/mod/get_pixel_color/genblk1[0].lambert_dot/mult_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_rgb_formatted_tb/mod/get_pixel_color/genblk1[0].lambert_dot/add_xy/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_rgb_formatted_tb/mod/get_pixel_color/genblk1[0].lambert_dot/add_z0/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_rgb_formatted_tb/mod/get_pixel_color/genblk1[0].lambert_dot/add_xyz/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_rgb_formatted_tb/mod/get_pixel_color/genblk1[0].light_intense_mat_mult_multiply/multiply_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_rgb_formatted_tb/mod/get_pixel_color/genblk1[0].light_intense_mat_mult_multiply/multiply_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_rgb_formatted_tb/mod/get_pixel_color/genblk1[0].light_intense_mat_mult_multiply/multiply_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_rgb_formatted_tb/mod/get_pixel_color/genblk1[0].lambert_scale_multiply/multiply_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_rgb_formatted_tb/mod/get_pixel_color/genblk1[0].lambert_scale_multiply/multiply_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_rgb_formatted_tb/mod/get_pixel_color/genblk1[0].lambert_scale_multiply/multiply_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_rgb_formatted_tb/mod/get_pixel_color/genblk1[1].dist_sub/sub_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_rgb_formatted_tb/mod/get_pixel_color/genblk1[1].dist_sub/sub_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_rgb_formatted_tb/mod/get_pixel_color/genblk1[1].dist_sub/sub_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_rgb_formatted_tb/mod/get_pixel_color/genblk1[1].ray_dir_normalize/mod/dot/mult_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_rgb_formatted_tb/mod/get_pixel_color/genblk1[1].ray_dir_normalize/mod/dot/mult_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_rgb_formatted_tb/mod/get_pixel_color/genblk1[1].ray_dir_normalize/mod/dot/mult_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_rgb_formatted_tb/mod/get_pixel_color/genblk1[1].ray_dir_normalize/mod/dot/add_xy/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_rgb_formatted_tb/mod/get_pixel_color/genblk1[1].ray_dir_normalize/mod/dot/add_z0/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_rgb_formatted_tb/mod/get_pixel_color/genblk1[1].ray_dir_normalize/mod/dot/add_xyz/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_rgb_formatted_tb/mod/get_pixel_color/genblk1[1].ray_dir_normalize/mod/mod/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_rgb_formatted_tb/mod/get_pixel_color/genblk1[1].ray_dir_normalize/mod2/mult_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_rgb_formatted_tb/mod/get_pixel_color/genblk1[1].ray_dir_normalize/mod2/mult_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_rgb_formatted_tb/mod/get_pixel_color/genblk1[1].ray_dir_normalize/mod2/mult_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_rgb_formatted_tb/mod/get_pixel_color/genblk1[1].lambert_dot/mult_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_rgb_formatted_tb/mod/get_pixel_color/genblk1[1].lambert_dot/mult_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_rgb_formatted_tb/mod/get_pixel_color/genblk1[1].lambert_dot/mult_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_rgb_formatted_tb/mod/get_pixel_color/genblk1[1].lambert_dot/add_xy/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_rgb_formatted_tb/mod/get_pixel_color/genblk1[1].lambert_dot/add_z0/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_rgb_formatted_tb/mod/get_pixel_color/genblk1[1].lambert_dot/add_xyz/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_rgb_formatted_tb/mod/get_pixel_color/genblk1[1].light_intense_mat_mult_multiply/multiply_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_rgb_formatted_tb/mod/get_pixel_color/genblk1[1].light_intense_mat_mult_multiply/multiply_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_rgb_formatted_tb/mod/get_pixel_color/genblk1[1].light_intense_mat_mult_multiply/multiply_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_rgb_formatted_tb/mod/get_pixel_color/genblk1[1].lambert_scale_multiply/multiply_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_rgb_formatted_tb/mod/get_pixel_color/genblk1[1].lambert_scale_multiply/multiply_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_rgb_formatted_tb/mod/get_pixel_color/genblk1[1].lambert_scale_multiply/multiply_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_rgb_formatted_tb/mod/get_pixel_color/genblk1[2].dist_sub/sub_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_rgb_formatted_tb/mod/get_pixel_color/genblk1[2].dist_sub/sub_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_rgb_formatted_tb/mod/get_pixel_color/genblk1[2].dist_sub/sub_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_rgb_formatted_tb/mod/get_pixel_color/genblk1[2].ray_dir_normalize/mod/dot/mult_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_rgb_formatted_tb/mod/get_pixel_color/genblk1[2].ray_dir_normalize/mod/dot/mult_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_rgb_formatted_tb/mod/get_pixel_color/genblk1[2].ray_dir_normalize/mod/dot/mult_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_rgb_formatted_tb/mod/get_pixel_color/genblk1[2].ray_dir_normalize/mod/dot/add_xy/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_rgb_formatted_tb/mod/get_pixel_color/genblk1[2].ray_dir_normalize/mod/dot/add_z0/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_rgb_formatted_tb/mod/get_pixel_color/genblk1[2].ray_dir_normalize/mod/dot/add_xyz/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_rgb_formatted_tb/mod/get_pixel_color/genblk1[2].ray_dir_normalize/mod/mod/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_rgb_formatted_tb/mod/get_pixel_color/genblk1[2].ray_dir_normalize/mod2/mult_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_rgb_formatted_tb/mod/get_pixel_color/genblk1[2].ray_dir_normalize/mod2/mult_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_rgb_formatted_tb/mod/get_pixel_color/genblk1[2].ray_dir_normalize/mod2/mult_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_rgb_formatted_tb/mod/get_pixel_color/genblk1[2].lambert_dot/mult_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_rgb_formatted_tb/mod/get_pixel_color/genblk1[2].lambert_dot/mult_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_rgb_formatted_tb/mod/get_pixel_color/genblk1[2].lambert_dot/mult_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_rgb_formatted_tb/mod/get_pixel_color/genblk1[2].lambert_dot/add_xy/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_rgb_formatted_tb/mod/get_pixel_color/genblk1[2].lambert_dot/add_z0/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_rgb_formatted_tb/mod/get_pixel_color/genblk1[2].lambert_dot/add_xyz/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_rgb_formatted_tb/mod/get_pixel_color/genblk1[2].light_intense_mat_mult_multiply/multiply_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_rgb_formatted_tb/mod/get_pixel_color/genblk1[2].light_intense_mat_mult_multiply/multiply_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_rgb_formatted_tb/mod/get_pixel_color/genblk1[2].light_intense_mat_mult_multiply/multiply_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_rgb_formatted_tb/mod/get_pixel_color/genblk1[2].lambert_scale_multiply/multiply_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_rgb_formatted_tb/mod/get_pixel_color/genblk1[2].lambert_scale_multiply/multiply_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_rgb_formatted_tb/mod/get_pixel_color/genblk1[2].lambert_scale_multiply/multiply_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_rgb_formatted_tb/mod/get_pixel_color/r_total_0_add/add_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_rgb_formatted_tb/mod/get_pixel_color/r_total_0_add/add_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_rgb_formatted_tb/mod/get_pixel_color/r_total_0_add/add_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_rgb_formatted_tb/mod/get_pixel_color/r_total_add/add_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_rgb_formatted_tb/mod/get_pixel_color/r_total_add/add_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_rgb_formatted_tb/mod/get_pixel_color/r_total_add/add_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_rgb_formatted_tb/mod/get_pixel_color/min_rgb_max/less_than/mod_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_rgb_formatted_tb/mod/get_pixel_color/min_rgb_max/less_than/mod_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_rgb_formatted_tb/mod/get_pixel_color/min_rgb_max/less_than/mod_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_rgb_formatted_tb/mod/rgb_lt/mod_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_rgb_formatted_tb/mod/rgb_lt/mod_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_rgb_formatted_tb/mod/rgb_lt/mod_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_rgb_formatted_tb/mod/rgb_scaled_scale/mult_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_rgb_formatted_tb/mod/rgb_scaled_scale/mult_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_rgb_formatted_tb/mod/rgb_scaled_scale/mult_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_rgb_formatted_tb/mod/rgb_out_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_rgb_formatted_tb/mod/rgb_out_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_rgb_formatted_tb/mod/rgb_out_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 115 ns  Iteration: 4  Process: /get_pixel_rgb_formatted_tb/mod/get_pixel_color/normalize_normal/mod/dot/add_xy/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /media/koops/VIVADO/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 115 ns  Iteration: 4  Process: /get_pixel_rgb_formatted_tb/mod/get_pixel_color/genblk1[0].ray_dir_normalize/mod/dot/add_xy/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /media/koops/VIVADO/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 115 ns  Iteration: 4  Process: /get_pixel_rgb_formatted_tb/mod/get_pixel_color/genblk1[1].ray_dir_normalize/mod/dot/add_xy/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /media/koops/VIVADO/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 115 ns  Iteration: 4  Process: /get_pixel_rgb_formatted_tb/mod/get_pixel_color/genblk1[2].ray_dir_normalize/mod/dot/add_xy/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /media/koops/VIVADO/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 335 ns  Iteration: 4  Process: /get_pixel_rgb_formatted_tb/mod/get_pixel_color/normal_sub/sub_z/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /media/koops/VIVADO/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
OUTPUT         267: 0000 0000 1111
OUTPUT XY  100   50
OUTPUT         268: 1111 1111 1111
OUTPUT XY  101   50
relaunch_xsim_kernel: Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 9054.191 ; gain = 0.000 ; free physical = 3876 ; free virtual = 9532
relaunch_sim: Time (s): cpu = 00:02:29 ; elapsed = 00:01:06 . Memory (MB): peak = 9054.191 ; gain = 0.000 ; free physical = 3876 ; free virtual = 9532
relaunch_sim
Command: launch_simulation -step compile -simset float_test -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'get_pixel_rgb_formatted_tb'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/media/koops/VIVADO/float_ip/float_testing_vivado/float_testing_vivado.sim/float_test/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'float_test'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/media/koops/VIVADO/float_ip/float_testing_vivado/float_testing_vivado.sim/float_test/behav/xsim'
xvlog --incr --relax -L uvm -prj get_pixel_rgb_formatted_tb_vlog.prj
xvhdl --incr --relax -prj get_pixel_rgb_formatted_tb_vhdl.prj
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
Command: launch_simulation -step elaborate -simset float_test -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'get_pixel_rgb_formatted_tb'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/media/koops/VIVADO/float_ip/float_testing_vivado/float_testing_vivado.sim/float_test/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'float_test'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/media/koops/VIVADO/float_ip/float_testing_vivado/float_testing_vivado.sim/float_test/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L xbip_utils_v3_0_10 -L axi_utils_v2_0_6 -L xbip_pipe_v3_0_6 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_dsp48_addsub_v3_0_6 -L xbip_dsp48_multadd_v3_0_6 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_18 -L floating_point_v7_1_14 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot get_pixel_rgb_formatted_tb_behav xil_defaultlib.get_pixel_rgb_formatted_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2022.1
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /media/koops/VIVADO/Vivado/2022.1/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L xbip_utils_v3_0_10 -L axi_utils_v2_0_6 -L xbip_pipe_v3_0_6 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_dsp48_addsub_v3_0_6 -L xbip_dsp48_multadd_v3_0_6 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_18 -L floating_point_v7_1_14 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot get_pixel_rgb_formatted_tb_behav xil_defaultlib.get_pixel_rgb_formatted_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 10 differs from formal bit length 11 for port 'y_out' [/media/koops/VIVADO/huah_cubed_3drender/sim/get_pixel_rgb_formatted_tb.sv:96]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'rgb_valid' [/media/koops/VIVADO/huah_cubed_3drender/sim/get_pixel_rgb_formatted_tb.sv:100]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
execute_script: Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 9054.191 ; gain = 0.000 ; free physical = 4065 ; free virtual = 9623
INFO: [USF-XSim-69] 'elaborate' step finished in '8' seconds
launch_simulation: Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 9054.191 ; gain = 0.000 ; free physical = 4066 ; free virtual = 9624
Time resolution is 1 ps
Starting Sim
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_rgb_formatted_tb/mod/get_pixel_color/ray_vec_scale/mult_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_rgb_formatted_tb/mod/get_pixel_color/ray_vec_scale/mult_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_rgb_formatted_tb/mod/get_pixel_color/ray_vec_scale/mult_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_rgb_formatted_tb/mod/get_pixel_color/should_render_arrow_mod/scaled_sub_0_sub/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_rgb_formatted_tb/mod/get_pixel_color/should_render_arrow_mod/scaled_sub_1_sub/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_rgb_formatted_tb/mod/get_pixel_color/should_render_arrow_mod/scaled_sub_comp_lte/mod/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_rgb_formatted_tb/mod/get_pixel_color/should_render_arrow_mod/block_pos_normalized_sub/sub_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_rgb_formatted_tb/mod/get_pixel_color/should_render_arrow_mod/block_pos_normalized_sub/sub_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_rgb_formatted_tb/mod/get_pixel_color/should_render_arrow_mod/block_pos_normalized_sub/sub_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_rgb_formatted_tb/mod/get_pixel_color/should_render_arrow_mod/add_a_ray/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_rgb_formatted_tb/mod/get_pixel_color/should_render_arrow_mod/add_a_block/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_rgb_formatted_tb/mod/get_pixel_color/should_render_arrow_mod/sub_c_ray/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_rgb_formatted_tb/mod/get_pixel_color/should_render_arrow_mod/sub_a_block/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_rgb_formatted_tb/mod/get_pixel_color/should_render_arrow_mod/add_ud_0/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_rgb_formatted_tb/mod/get_pixel_color/should_render_arrow_mod/add_ud_1/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_rgb_formatted_tb/mod/get_pixel_color/should_render_arrow_mod/add_lr_0/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_rgb_formatted_tb/mod/get_pixel_color/should_render_arrow_mod/add_lr_1/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_rgb_formatted_tb/mod/get_pixel_color/should_render_arrow_mod/lt_region_a/mod/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_rgb_formatted_tb/mod/get_pixel_color/should_render_arrow_mod/lt_region_c/mod/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_rgb_formatted_tb/mod/get_pixel_color/should_render_arrow_mod/lt_ud_0/mod/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_rgb_formatted_tb/mod/get_pixel_color/should_render_arrow_mod/lt_ud_1/mod/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_rgb_formatted_tb/mod/get_pixel_color/should_render_arrow_mod/lt_lr_0/mod/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_rgb_formatted_tb/mod/get_pixel_color/should_render_arrow_mod/lt_lr_1/mod/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_rgb_formatted_tb/mod/get_pixel_color/should_render_arrow_mod/x_ray_block_less_than_lt/mod/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_rgb_formatted_tb/mod/get_pixel_color/should_render_arrow_mod/y_ray_block_less_than_lt/mod/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_rgb_formatted_tb/mod/get_pixel_color/new_origin_add/add_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_rgb_formatted_tb/mod/get_pixel_color/new_origin_add/add_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_rgb_formatted_tb/mod/get_pixel_color/new_origin_add/add_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_rgb_formatted_tb/mod/get_pixel_color/normal_sub/sub_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_rgb_formatted_tb/mod/get_pixel_color/normal_sub/sub_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_rgb_formatted_tb/mod/get_pixel_color/normal_sub/sub_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_rgb_formatted_tb/mod/get_pixel_color/normalize_normal/mod/dot/mult_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_rgb_formatted_tb/mod/get_pixel_color/normalize_normal/mod/dot/mult_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_rgb_formatted_tb/mod/get_pixel_color/normalize_normal/mod/dot/mult_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_rgb_formatted_tb/mod/get_pixel_color/normalize_normal/mod/dot/add_xy/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_rgb_formatted_tb/mod/get_pixel_color/normalize_normal/mod/dot/add_z0/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_rgb_formatted_tb/mod/get_pixel_color/normalize_normal/mod/dot/add_xyz/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_rgb_formatted_tb/mod/get_pixel_color/normalize_normal/mod/mod/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_rgb_formatted_tb/mod/get_pixel_color/normalize_normal/mod2/mult_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_rgb_formatted_tb/mod/get_pixel_color/normalize_normal/mod2/mult_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_rgb_formatted_tb/mod/get_pixel_color/normalize_normal/mod2/mult_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_rgb_formatted_tb/mod/get_pixel_color/genblk1[0].dist_sub/sub_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_rgb_formatted_tb/mod/get_pixel_color/genblk1[0].dist_sub/sub_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_rgb_formatted_tb/mod/get_pixel_color/genblk1[0].dist_sub/sub_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_rgb_formatted_tb/mod/get_pixel_color/genblk1[0].ray_dir_normalize/mod/dot/mult_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_rgb_formatted_tb/mod/get_pixel_color/genblk1[0].ray_dir_normalize/mod/dot/mult_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_rgb_formatted_tb/mod/get_pixel_color/genblk1[0].ray_dir_normalize/mod/dot/mult_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_rgb_formatted_tb/mod/get_pixel_color/genblk1[0].ray_dir_normalize/mod/dot/add_xy/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_rgb_formatted_tb/mod/get_pixel_color/genblk1[0].ray_dir_normalize/mod/dot/add_z0/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_rgb_formatted_tb/mod/get_pixel_color/genblk1[0].ray_dir_normalize/mod/dot/add_xyz/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_rgb_formatted_tb/mod/get_pixel_color/genblk1[0].ray_dir_normalize/mod/mod/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_rgb_formatted_tb/mod/get_pixel_color/genblk1[0].ray_dir_normalize/mod2/mult_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_rgb_formatted_tb/mod/get_pixel_color/genblk1[0].ray_dir_normalize/mod2/mult_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_rgb_formatted_tb/mod/get_pixel_color/genblk1[0].ray_dir_normalize/mod2/mult_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_rgb_formatted_tb/mod/get_pixel_color/genblk1[0].lambert_dot/mult_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_rgb_formatted_tb/mod/get_pixel_color/genblk1[0].lambert_dot/mult_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_rgb_formatted_tb/mod/get_pixel_color/genblk1[0].lambert_dot/mult_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_rgb_formatted_tb/mod/get_pixel_color/genblk1[0].lambert_dot/add_xy/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_rgb_formatted_tb/mod/get_pixel_color/genblk1[0].lambert_dot/add_z0/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_rgb_formatted_tb/mod/get_pixel_color/genblk1[0].lambert_dot/add_xyz/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_rgb_formatted_tb/mod/get_pixel_color/genblk1[0].light_intense_mat_mult_multiply/multiply_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_rgb_formatted_tb/mod/get_pixel_color/genblk1[0].light_intense_mat_mult_multiply/multiply_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_rgb_formatted_tb/mod/get_pixel_color/genblk1[0].light_intense_mat_mult_multiply/multiply_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_rgb_formatted_tb/mod/get_pixel_color/genblk1[0].lambert_scale_multiply/multiply_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_rgb_formatted_tb/mod/get_pixel_color/genblk1[0].lambert_scale_multiply/multiply_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_rgb_formatted_tb/mod/get_pixel_color/genblk1[0].lambert_scale_multiply/multiply_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_rgb_formatted_tb/mod/get_pixel_color/genblk1[1].dist_sub/sub_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_rgb_formatted_tb/mod/get_pixel_color/genblk1[1].dist_sub/sub_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_rgb_formatted_tb/mod/get_pixel_color/genblk1[1].dist_sub/sub_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_rgb_formatted_tb/mod/get_pixel_color/genblk1[1].ray_dir_normalize/mod/dot/mult_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_rgb_formatted_tb/mod/get_pixel_color/genblk1[1].ray_dir_normalize/mod/dot/mult_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_rgb_formatted_tb/mod/get_pixel_color/genblk1[1].ray_dir_normalize/mod/dot/mult_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_rgb_formatted_tb/mod/get_pixel_color/genblk1[1].ray_dir_normalize/mod/dot/add_xy/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_rgb_formatted_tb/mod/get_pixel_color/genblk1[1].ray_dir_normalize/mod/dot/add_z0/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_rgb_formatted_tb/mod/get_pixel_color/genblk1[1].ray_dir_normalize/mod/dot/add_xyz/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_rgb_formatted_tb/mod/get_pixel_color/genblk1[1].ray_dir_normalize/mod/mod/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_rgb_formatted_tb/mod/get_pixel_color/genblk1[1].ray_dir_normalize/mod2/mult_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_rgb_formatted_tb/mod/get_pixel_color/genblk1[1].ray_dir_normalize/mod2/mult_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_rgb_formatted_tb/mod/get_pixel_color/genblk1[1].ray_dir_normalize/mod2/mult_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_rgb_formatted_tb/mod/get_pixel_color/genblk1[1].lambert_dot/mult_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_rgb_formatted_tb/mod/get_pixel_color/genblk1[1].lambert_dot/mult_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_rgb_formatted_tb/mod/get_pixel_color/genblk1[1].lambert_dot/mult_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_rgb_formatted_tb/mod/get_pixel_color/genblk1[1].lambert_dot/add_xy/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_rgb_formatted_tb/mod/get_pixel_color/genblk1[1].lambert_dot/add_z0/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_rgb_formatted_tb/mod/get_pixel_color/genblk1[1].lambert_dot/add_xyz/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_rgb_formatted_tb/mod/get_pixel_color/genblk1[1].light_intense_mat_mult_multiply/multiply_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_rgb_formatted_tb/mod/get_pixel_color/genblk1[1].light_intense_mat_mult_multiply/multiply_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_rgb_formatted_tb/mod/get_pixel_color/genblk1[1].light_intense_mat_mult_multiply/multiply_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_rgb_formatted_tb/mod/get_pixel_color/genblk1[1].lambert_scale_multiply/multiply_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_rgb_formatted_tb/mod/get_pixel_color/genblk1[1].lambert_scale_multiply/multiply_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_rgb_formatted_tb/mod/get_pixel_color/genblk1[1].lambert_scale_multiply/multiply_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_rgb_formatted_tb/mod/get_pixel_color/genblk1[2].dist_sub/sub_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_rgb_formatted_tb/mod/get_pixel_color/genblk1[2].dist_sub/sub_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_rgb_formatted_tb/mod/get_pixel_color/genblk1[2].dist_sub/sub_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_rgb_formatted_tb/mod/get_pixel_color/genblk1[2].ray_dir_normalize/mod/dot/mult_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_rgb_formatted_tb/mod/get_pixel_color/genblk1[2].ray_dir_normalize/mod/dot/mult_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_rgb_formatted_tb/mod/get_pixel_color/genblk1[2].ray_dir_normalize/mod/dot/mult_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_rgb_formatted_tb/mod/get_pixel_color/genblk1[2].ray_dir_normalize/mod/dot/add_xy/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_rgb_formatted_tb/mod/get_pixel_color/genblk1[2].ray_dir_normalize/mod/dot/add_z0/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_rgb_formatted_tb/mod/get_pixel_color/genblk1[2].ray_dir_normalize/mod/dot/add_xyz/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_rgb_formatted_tb/mod/get_pixel_color/genblk1[2].ray_dir_normalize/mod/mod/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_rgb_formatted_tb/mod/get_pixel_color/genblk1[2].ray_dir_normalize/mod2/mult_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_rgb_formatted_tb/mod/get_pixel_color/genblk1[2].ray_dir_normalize/mod2/mult_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_rgb_formatted_tb/mod/get_pixel_color/genblk1[2].ray_dir_normalize/mod2/mult_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_rgb_formatted_tb/mod/get_pixel_color/genblk1[2].lambert_dot/mult_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_rgb_formatted_tb/mod/get_pixel_color/genblk1[2].lambert_dot/mult_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_rgb_formatted_tb/mod/get_pixel_color/genblk1[2].lambert_dot/mult_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_rgb_formatted_tb/mod/get_pixel_color/genblk1[2].lambert_dot/add_xy/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_rgb_formatted_tb/mod/get_pixel_color/genblk1[2].lambert_dot/add_z0/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_rgb_formatted_tb/mod/get_pixel_color/genblk1[2].lambert_dot/add_xyz/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_rgb_formatted_tb/mod/get_pixel_color/genblk1[2].light_intense_mat_mult_multiply/multiply_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_rgb_formatted_tb/mod/get_pixel_color/genblk1[2].light_intense_mat_mult_multiply/multiply_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_rgb_formatted_tb/mod/get_pixel_color/genblk1[2].light_intense_mat_mult_multiply/multiply_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_rgb_formatted_tb/mod/get_pixel_color/genblk1[2].lambert_scale_multiply/multiply_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_rgb_formatted_tb/mod/get_pixel_color/genblk1[2].lambert_scale_multiply/multiply_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_rgb_formatted_tb/mod/get_pixel_color/genblk1[2].lambert_scale_multiply/multiply_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_rgb_formatted_tb/mod/get_pixel_color/r_total_0_add/add_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_rgb_formatted_tb/mod/get_pixel_color/r_total_0_add/add_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_rgb_formatted_tb/mod/get_pixel_color/r_total_0_add/add_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_rgb_formatted_tb/mod/get_pixel_color/r_total_add/add_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_rgb_formatted_tb/mod/get_pixel_color/r_total_add/add_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_rgb_formatted_tb/mod/get_pixel_color/r_total_add/add_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_rgb_formatted_tb/mod/get_pixel_color/min_rgb_max/less_than/mod_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_rgb_formatted_tb/mod/get_pixel_color/min_rgb_max/less_than/mod_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_rgb_formatted_tb/mod/get_pixel_color/min_rgb_max/less_than/mod_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_rgb_formatted_tb/mod/rgb_lt/mod_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_rgb_formatted_tb/mod/rgb_lt/mod_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_rgb_formatted_tb/mod/rgb_lt/mod_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_rgb_formatted_tb/mod/rgb_scaled_scale/mult_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_rgb_formatted_tb/mod/rgb_scaled_scale/mult_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_rgb_formatted_tb/mod/rgb_scaled_scale/mult_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_rgb_formatted_tb/mod/rgb_out_x/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_rgb_formatted_tb/mod/rgb_out_y/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: WARNING : aresetn must be asserted or deasserted for a minimum of 2 cycles
Time: 25 ns  Iteration: 1  Process: /get_pixel_rgb_formatted_tb/mod/rgb_out_z/inst/i_synth/has_aresetn/check_reset  File: /media/koops/VIVADO/Vivado/2022.1/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_rfs.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 115 ns  Iteration: 4  Process: /get_pixel_rgb_formatted_tb/mod/get_pixel_color/normalize_normal/mod/dot/add_xy/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /media/koops/VIVADO/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 115 ns  Iteration: 4  Process: /get_pixel_rgb_formatted_tb/mod/get_pixel_color/genblk1[0].ray_dir_normalize/mod/dot/add_xy/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /media/koops/VIVADO/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 115 ns  Iteration: 4  Process: /get_pixel_rgb_formatted_tb/mod/get_pixel_color/genblk1[1].ray_dir_normalize/mod/dot/add_xy/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /media/koops/VIVADO/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 115 ns  Iteration: 4  Process: /get_pixel_rgb_formatted_tb/mod/get_pixel_color/genblk1[2].ray_dir_normalize/mod/dot/add_xy/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /media/koops/VIVADO/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 335 ns  Iteration: 4  Process: /get_pixel_rgb_formatted_tb/mod/get_pixel_color/normal_sub/sub_z/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /media/koops/VIVADO/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
OUTPUT         267: 0000 0000 1111
OUTPUT XY  100   50
OUTPUT         268: 1111 1111 1111
OUTPUT XY  101   50
relaunch_xsim_kernel: Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 9054.191 ; gain = 0.000 ; free physical = 3961 ; free virtual = 9520
relaunch_sim: Time (s): cpu = 00:00:24 ; elapsed = 00:00:18 . Memory (MB): peak = 9054.191 ; gain = 0.000 ; free physical = 3961 ; free virtual = 9520
