#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x144f590 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x1464460 .scope module, "tb" "tb" 3 122;
 .timescale -12 -12;
L_0x144fa20 .functor NOT 1, L_0x14bee10, C4<0>, C4<0>, C4<0>;
L_0x14beba0 .functor XOR 12, L_0x14bea60, L_0x14beb00, C4<000000000000>, C4<000000000000>;
L_0x14bed00 .functor XOR 12, L_0x14beba0, L_0x14bec60, C4<000000000000>, C4<000000000000>;
v0x14baa90_0 .net *"_ivl_10", 11 0, L_0x14bec60;  1 drivers
v0x14bab90_0 .net *"_ivl_12", 11 0, L_0x14bed00;  1 drivers
v0x14bac70_0 .net *"_ivl_2", 11 0, L_0x14be9c0;  1 drivers
v0x14bad30_0 .net *"_ivl_4", 11 0, L_0x14bea60;  1 drivers
v0x14bae10_0 .net *"_ivl_6", 11 0, L_0x14beb00;  1 drivers
v0x14baf40_0 .net *"_ivl_8", 11 0, L_0x14beba0;  1 drivers
v0x14bb020_0 .var "clk", 0 0;
v0x14bb0c0_0 .net "in", 0 0, v0x14b9750_0;  1 drivers
v0x14bb160_0 .net "next_state_dut", 9 0, v0x14ba320_0;  1 drivers
v0x14bb290_0 .net "next_state_ref", 9 0, L_0x14be240;  1 drivers
v0x14bb3a0_0 .net "out1_dut", 0 0, v0x14ba490_0;  1 drivers
v0x14bb440_0 .net "out1_ref", 0 0, L_0x1452870;  1 drivers
v0x14bb4e0_0 .net "out2_dut", 0 0, v0x14ba5a0_0;  1 drivers
v0x14bb580_0 .net "out2_ref", 0 0, L_0x1453710;  1 drivers
v0x14bb650_0 .net "state", 9 0, v0x14b9a80_0;  1 drivers
v0x14bb6f0_0 .var/2u "stats1", 287 0;
v0x14bb790_0 .var/2u "strobe", 0 0;
v0x14bb940_0 .net "tb_match", 0 0, L_0x14bee10;  1 drivers
v0x14bba10_0 .net "tb_mismatch", 0 0, L_0x144fa20;  1 drivers
v0x14bbab0_0 .net "wavedrom_enable", 0 0, v0x14b9cc0_0;  1 drivers
v0x14bbb80_0 .net "wavedrom_title", 511 0, v0x14b9d80_0;  1 drivers
L_0x14be9c0 .concat [ 1 1 10 0], L_0x1453710, L_0x1452870, L_0x14be240;
L_0x14bea60 .concat [ 1 1 10 0], L_0x1453710, L_0x1452870, L_0x14be240;
L_0x14beb00 .concat [ 1 1 10 0], v0x14ba5a0_0, v0x14ba490_0, v0x14ba320_0;
L_0x14bec60 .concat [ 1 1 10 0], L_0x1453710, L_0x1452870, L_0x14be240;
L_0x14bee10 .cmp/eeq 12, L_0x14be9c0, L_0x14bed00;
S_0x14645f0 .scope module, "good1" "reference_module" 3 171, 3 4 0, S_0x1464460;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "in";
    .port_info 1 /INPUT 10 "state";
    .port_info 2 /OUTPUT 10 "next_state";
    .port_info 3 /OUTPUT 1 "out1";
    .port_info 4 /OUTPUT 1 "out2";
L_0x1452870 .functor OR 1, L_0x14bbcd0, L_0x14bbd70, C4<0>, C4<0>;
L_0x1453710 .functor OR 1, L_0x14bbf00, L_0x14bbfa0, C4<0>, C4<0>;
L_0x1453e60 .functor OR 1, L_0x14bc480, L_0x14bc520, C4<0>, C4<0>;
L_0x1450870 .functor OR 1, L_0x1453e60, L_0x14bc6b0, C4<0>, C4<0>;
L_0x1472020 .functor OR 1, L_0x1450870, L_0x14bc820, C4<0>, C4<0>;
L_0x14900b0 .functor AND 1, L_0x14bc160, L_0x1472020, C4<1>, C4<1>;
L_0x14bcc00 .functor OR 1, L_0x14bca50, L_0x14bcaf0, C4<0>, C4<0>;
L_0x14bcdb0 .functor OR 1, L_0x14bcc00, L_0x14bcd10, C4<0>, C4<0>;
L_0x14bcf10 .functor AND 1, v0x14b9750_0, L_0x14bcdb0, C4<1>, C4<1>;
L_0x14bcb90 .functor AND 1, v0x14b9750_0, L_0x14bcfd0, C4<1>, C4<1>;
L_0x14bd450 .functor AND 1, v0x14b9750_0, L_0x14bd1a0, C4<1>, C4<1>;
L_0x14bd5f0 .functor AND 1, v0x14b9750_0, L_0x14bd4c0, C4<1>, C4<1>;
L_0x14bd7c0 .functor AND 1, v0x14b9750_0, L_0x14bd720, C4<1>, C4<1>;
L_0x14bd9f0 .functor AND 1, v0x14b9750_0, L_0x14bd8b0, C4<1>, C4<1>;
L_0x14bd6b0 .functor OR 1, L_0x14bdb60, L_0x14bdc00, C4<0>, C4<0>;
L_0x14bde50 .functor AND 1, v0x14b9750_0, L_0x14bd6b0, C4<1>, C4<1>;
L_0x14be100 .functor AND 1, L_0x14bd950, L_0x14bdfa0, C4<1>, C4<1>;
L_0x14be7c0 .functor AND 1, L_0x14be5b0, L_0x14be720, C4<1>, C4<1>;
v0x1452a20_0 .net *"_ivl_1", 0 0, L_0x14bbcd0;  1 drivers
v0x1453820_0 .net *"_ivl_100", 0 0, L_0x14be5b0;  1 drivers
v0x14538c0_0 .net *"_ivl_102", 0 0, L_0x14be720;  1 drivers
v0x14540d0_0 .net *"_ivl_104", 0 0, L_0x14be7c0;  1 drivers
v0x1454170_0 .net *"_ivl_15", 0 0, L_0x14bc160;  1 drivers
v0x14509c0_0 .net *"_ivl_17", 4 0, L_0x14bc290;  1 drivers
v0x1450a60_0 .net *"_ivl_19", 0 0, L_0x14bc480;  1 drivers
v0x14b6460_0 .net *"_ivl_21", 0 0, L_0x14bc520;  1 drivers
v0x14b6540_0 .net *"_ivl_22", 0 0, L_0x1453e60;  1 drivers
v0x14b6620_0 .net *"_ivl_25", 0 0, L_0x14bc6b0;  1 drivers
v0x14b6700_0 .net *"_ivl_26", 0 0, L_0x1450870;  1 drivers
v0x14b67e0_0 .net *"_ivl_29", 0 0, L_0x14bc820;  1 drivers
v0x14b68c0_0 .net *"_ivl_3", 0 0, L_0x14bbd70;  1 drivers
v0x14b69a0_0 .net *"_ivl_30", 0 0, L_0x1472020;  1 drivers
v0x14b6a80_0 .net *"_ivl_33", 0 0, L_0x14900b0;  1 drivers
v0x14b6b40_0 .net *"_ivl_37", 0 0, L_0x14bca50;  1 drivers
v0x14b6c20_0 .net *"_ivl_39", 0 0, L_0x14bcaf0;  1 drivers
v0x14b6d00_0 .net *"_ivl_40", 0 0, L_0x14bcc00;  1 drivers
v0x14b6de0_0 .net *"_ivl_43", 0 0, L_0x14bcd10;  1 drivers
v0x14b6ec0_0 .net *"_ivl_44", 0 0, L_0x14bcdb0;  1 drivers
v0x14b6fa0_0 .net *"_ivl_47", 0 0, L_0x14bcf10;  1 drivers
v0x14b7060_0 .net *"_ivl_51", 0 0, L_0x14bcfd0;  1 drivers
v0x14b7140_0 .net *"_ivl_53", 0 0, L_0x14bcb90;  1 drivers
v0x14b7200_0 .net *"_ivl_57", 0 0, L_0x14bd1a0;  1 drivers
v0x14b72e0_0 .net *"_ivl_59", 0 0, L_0x14bd450;  1 drivers
v0x14b73a0_0 .net *"_ivl_63", 0 0, L_0x14bd4c0;  1 drivers
v0x14b7480_0 .net *"_ivl_65", 0 0, L_0x14bd5f0;  1 drivers
v0x14b7540_0 .net *"_ivl_69", 0 0, L_0x14bd720;  1 drivers
v0x14b7620_0 .net *"_ivl_7", 0 0, L_0x14bbf00;  1 drivers
v0x14b7700_0 .net *"_ivl_71", 0 0, L_0x14bd7c0;  1 drivers
v0x14b77c0_0 .net *"_ivl_75", 0 0, L_0x14bd8b0;  1 drivers
v0x14b78a0_0 .net *"_ivl_77", 0 0, L_0x14bd9f0;  1 drivers
v0x14b7960_0 .net *"_ivl_81", 0 0, L_0x14bdb60;  1 drivers
v0x14b7a40_0 .net *"_ivl_83", 0 0, L_0x14bdc00;  1 drivers
v0x14b7b20_0 .net *"_ivl_84", 0 0, L_0x14bd6b0;  1 drivers
v0x14b7c00_0 .net *"_ivl_87", 0 0, L_0x14bde50;  1 drivers
v0x14b7cc0_0 .net *"_ivl_9", 0 0, L_0x14bbfa0;  1 drivers
v0x14b7da0_0 .net *"_ivl_91", 0 0, L_0x14bd950;  1 drivers
v0x14b7e60_0 .net *"_ivl_93", 0 0, L_0x14bdfa0;  1 drivers
v0x14b7f40_0 .net *"_ivl_95", 0 0, L_0x14be100;  1 drivers
v0x14b8000_0 .net "in", 0 0, v0x14b9750_0;  alias, 1 drivers
v0x14b80c0_0 .net "next_state", 9 0, L_0x14be240;  alias, 1 drivers
v0x14b81a0_0 .net "out1", 0 0, L_0x1452870;  alias, 1 drivers
v0x14b8260_0 .net "out2", 0 0, L_0x1453710;  alias, 1 drivers
v0x14b8320_0 .net "state", 9 0, v0x14b9a80_0;  alias, 1 drivers
L_0x14bbcd0 .part v0x14b9a80_0, 8, 1;
L_0x14bbd70 .part v0x14b9a80_0, 9, 1;
L_0x14bbf00 .part v0x14b9a80_0, 7, 1;
L_0x14bbfa0 .part v0x14b9a80_0, 9, 1;
L_0x14bc160 .reduce/nor v0x14b9750_0;
L_0x14bc290 .part v0x14b9a80_0, 0, 5;
L_0x14bc480 .reduce/or L_0x14bc290;
L_0x14bc520 .part v0x14b9a80_0, 7, 1;
L_0x14bc6b0 .part v0x14b9a80_0, 8, 1;
L_0x14bc820 .part v0x14b9a80_0, 9, 1;
L_0x14bca50 .part v0x14b9a80_0, 0, 1;
L_0x14bcaf0 .part v0x14b9a80_0, 8, 1;
L_0x14bcd10 .part v0x14b9a80_0, 9, 1;
L_0x14bcfd0 .part v0x14b9a80_0, 1, 1;
L_0x14bd1a0 .part v0x14b9a80_0, 2, 1;
L_0x14bd4c0 .part v0x14b9a80_0, 3, 1;
L_0x14bd720 .part v0x14b9a80_0, 4, 1;
L_0x14bd8b0 .part v0x14b9a80_0, 5, 1;
L_0x14bdb60 .part v0x14b9a80_0, 6, 1;
L_0x14bdc00 .part v0x14b9a80_0, 7, 1;
L_0x14bd950 .reduce/nor v0x14b9750_0;
L_0x14bdfa0 .part v0x14b9a80_0, 5, 1;
LS_0x14be240_0_0 .concat8 [ 1 1 1 1], L_0x14900b0, L_0x14bcf10, L_0x14bcb90, L_0x14bd450;
LS_0x14be240_0_4 .concat8 [ 1 1 1 1], L_0x14bd5f0, L_0x14bd7c0, L_0x14bd9f0, L_0x14bde50;
LS_0x14be240_0_8 .concat8 [ 1 1 0 0], L_0x14be100, L_0x14be7c0;
L_0x14be240 .concat8 [ 4 4 2 0], LS_0x14be240_0_0, LS_0x14be240_0_4, LS_0x14be240_0_8;
L_0x14be5b0 .reduce/nor v0x14b9750_0;
L_0x14be720 .part v0x14b9a80_0, 6, 1;
S_0x14b84a0 .scope module, "stim1" "stimulus_gen" 3 166, 3 29 0, S_0x1464460;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "in";
    .port_info 2 /OUTPUT 10 "state";
    .port_info 3 /INPUT 1 "tb_match";
    .port_info 4 /INPUT 10 "next_state_ref";
    .port_info 5 /INPUT 10 "next_state_dut";
    .port_info 6 /OUTPUT 512 "wavedrom_title";
    .port_info 7 /OUTPUT 1 "wavedrom_enable";
v0x14b94d0_0 .net "clk", 0 0, v0x14bb020_0;  1 drivers
v0x14b95b0_0 .var/2s "errored1", 31 0;
v0x14b9690_0 .var/2s "errored2", 31 0;
v0x14b9750_0 .var "in", 0 0;
v0x14b97f0_0 .net "next_state_dut", 9 0, v0x14ba320_0;  alias, 1 drivers
v0x14b9900_0 .net "next_state_ref", 9 0, L_0x14be240;  alias, 1 drivers
v0x14b99c0_0 .var/2s "onehot_error", 31 0;
v0x14b9a80_0 .var "state", 9 0;
v0x14b9b40_0 .var "state_error", 9 0;
v0x14b9c00_0 .net "tb_match", 0 0, L_0x14bee10;  alias, 1 drivers
v0x14b9cc0_0 .var "wavedrom_enable", 0 0;
v0x14b9d80_0 .var "wavedrom_title", 511 0;
E_0x1460270 .event negedge, v0x14b94d0_0;
E_0x14604c0 .event posedge, v0x14b94d0_0;
S_0x14b86e0 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 3 69, 3 69 0, S_0x14b84a0;
 .timescale -12 -12;
v0x14b8920_0 .var/2s "i", 31 0;
E_0x145fb40/0 .event negedge, v0x14b94d0_0;
E_0x145fb40/1 .event posedge, v0x14b94d0_0;
E_0x145fb40 .event/or E_0x145fb40/0, E_0x145fb40/1;
S_0x14b8a20 .scope begin, "$ivl_for_loop1" "$ivl_for_loop1" 3 74, 3 74 0, S_0x14b84a0;
 .timescale -12 -12;
v0x14b8c20_0 .var/2s "i", 31 0;
S_0x14b8d00 .scope begin, "$ivl_for_loop2" "$ivl_for_loop2" 3 114, 3 114 0, S_0x14b84a0;
 .timescale -12 -12;
v0x14b8ee0_0 .var/2s "i", 31 0;
S_0x14b8fc0 .scope task, "wavedrom_start" "wavedrom_start" 3 45, 3 45 0, S_0x14b84a0;
 .timescale -12 -12;
v0x14b91a0_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x14b92a0 .scope task, "wavedrom_stop" "wavedrom_stop" 3 48, 3 48 0, S_0x14b84a0;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x14b9f60 .scope module, "top_module1" "top_module" 3 178, 4 1 0, S_0x1464460;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 10 "state";
    .port_info 3 /OUTPUT 10 "next_state";
    .port_info 4 /OUTPUT 1 "out1";
    .port_info 5 /OUTPUT 1 "out2";
o0x7f49829fcd68 .functor BUFZ 1, C4<z>; HiZ drive
v0x14ba130_0 .net "clk", 0 0, o0x7f49829fcd68;  0 drivers
v0x14ba210_0 .net "in", 0 0, v0x14b9750_0;  alias, 1 drivers
v0x14ba320_0 .var "next_state", 9 0;
v0x14ba3f0_0 .var "next_state_temp", 9 0;
v0x14ba490_0 .var "out1", 0 0;
v0x14ba5a0_0 .var "out2", 0 0;
v0x14ba660_0 .net "state", 9 0, v0x14b9a80_0;  alias, 1 drivers
E_0x14988b0 .event posedge, v0x14ba130_0;
E_0x1498bd0 .event anyedge, v0x14b8000_0, v0x14b8320_0;
S_0x14ba870 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 187, 3 187 0, S_0x1464460;
 .timescale -12 -12;
E_0x1445a20 .event anyedge, v0x14bb790_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x14bb790_0;
    %nor/r;
    %assign/vec4 v0x14bb790_0, 0;
    %wait E_0x1445a20;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x14b84a0;
T_3 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x14b95b0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x14b9690_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x14b99c0_0, 0, 32;
    %pushi/vec4 0, 0, 10;
    %store/vec4 v0x14b9b40_0, 0, 10;
    %end;
    .thread T_3, $init;
    .scope S_0x14b84a0;
T_4 ;
    %pushi/vec4 2, 0, 32;
T_4.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_4.1, 5;
    %jmp/1 T_4.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x14604c0;
    %jmp T_4.0;
T_4.1 ;
    %pop/vec4 1;
T_4.2 ;
    %wait E_0x145fb40;
    %load/vec4 v0x14b9b40_0;
    %load/vec4 v0x14b9900_0;
    %load/vec4 v0x14b97f0_0;
    %xor;
    %or;
    %assign/vec4 v0x14b9b40_0, 0;
    %jmp T_4.2;
T_4.3 ;
    %end;
    .thread T_4;
    .scope S_0x14b84a0;
T_5 ;
    %pushi/vec4 0, 0, 10;
    %assign/vec4 v0x14b9a80_0, 0;
    %wait E_0x1460270;
    %fork t_1, S_0x14b86e0;
    %jmp t_0;
    .scope S_0x14b86e0;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x14b8920_0, 0, 32;
T_5.0 ; Top of for-loop 
    %load/vec4 v0x14b8920_0;
    %cmpi/s 10, 0, 32;
    %jmp/0xz T_5.1, 5;
    %wait E_0x145fb40;
    %pushi/vec4 1, 0, 10;
    %load/vec4 v0x14b8920_0;
    %ix/vec4 4;
    %shiftl 4;
    %assign/vec4 v0x14b9a80_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x14b9750_0, 0;
T_5.2 ; for-loop step statement
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x14b8920_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x14b8920_0, 0, 32;
    %jmp T_5.0;
T_5.1 ; for-loop exit label
    %end;
    .scope S_0x14b84a0;
t_0 %join;
    %fork t_3, S_0x14b8a20;
    %jmp t_2;
    .scope S_0x14b8a20;
t_3 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x14b8c20_0, 0, 32;
T_5.3 ; Top of for-loop 
    %load/vec4 v0x14b8c20_0;
    %cmpi/s 10, 0, 32;
    %jmp/0xz T_5.4, 5;
    %wait E_0x145fb40;
    %pushi/vec4 1, 0, 10;
    %load/vec4 v0x14b8c20_0;
    %ix/vec4 4;
    %shiftl 4;
    %assign/vec4 v0x14b9a80_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x14b9750_0, 0;
T_5.5 ; for-loop step statement
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x14b8c20_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x14b8c20_0, 0, 32;
    %jmp T_5.3;
T_5.4 ; for-loop exit label
    %end;
    .scope S_0x14b84a0;
t_2 %join;
    %wait E_0x1460270;
    %fork TD_tb.stim1.wavedrom_stop, S_0x14b92a0;
    %join;
    %pushi/vec4 200, 0, 32;
T_5.6 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_5.7, 5;
    %jmp/1 T_5.7, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x145fb40;
    %pushi/vec4 1, 0, 10;
    %vpi_func 3 83 "$random" 32 {0 0 0};
    %pushi/vec4 10, 0, 32;
    %mod;
    %ix/vec4 4;
    %shiftl 4;
    %assign/vec4 v0x14b9a80_0, 0;
    %vpi_func 3 84 "$random" 32 {0 0 0};
    %pad/s 1;
    %assign/vec4 v0x14b9750_0, 0;
    %load/vec4 v0x14b9c00_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.8, 8;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x14b99c0_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x14b99c0_0, 0, 32;
T_5.8 ;
    %jmp T_5.6;
T_5.7 ;
    %pop/vec4 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x14b95b0_0, 0, 32;
    %pushi/vec4 400, 0, 32;
T_5.10 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_5.11, 5;
    %jmp/1 T_5.11, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x145fb40;
    %pushi/vec4 1, 0, 10;
    %vpi_func 3 91 "$random" 32 {0 0 0};
    %pushi/vec4 10, 0, 32;
    %mod;
    %ix/vec4 4;
    %shiftl 4;
    %pushi/vec4 1, 0, 10;
    %vpi_func 3 91 "$random" 32 {0 0 0};
    %pushi/vec4 10, 0, 32;
    %mod;
    %ix/vec4 4;
    %shiftl 4;
    %or;
    %assign/vec4 v0x14b9a80_0, 0;
    %vpi_func 3 92 "$random" 32 {0 0 0};
    %pad/s 1;
    %assign/vec4 v0x14b9750_0, 0;
    %load/vec4 v0x14b9c00_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.12, 8;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x14b95b0_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x14b95b0_0, 0, 32;
T_5.12 ;
    %jmp T_5.10;
T_5.11 ;
    %pop/vec4 1;
    %load/vec4 v0x14b99c0_0;
    %nor/r;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_5.16, 9;
    %load/vec4 v0x14b95b0_0;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_5.16;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.14, 8;
    %vpi_call/w 3 98 "$display", "Hint: Your circuit passed when given only one-hot inputs, but not with two-hot inputs." {0 0 0};
T_5.14 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x14b9690_0, 0, 32;
    %pushi/vec4 800, 0, 32;
T_5.17 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_5.18, 5;
    %jmp/1 T_5.18, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x145fb40;
    %vpi_func 3 103 "$random" 32 {0 0 0};
    %pad/s 10;
    %assign/vec4 v0x14b9a80_0, 0;
    %vpi_func 3 104 "$random" 32 {0 0 0};
    %pad/s 1;
    %assign/vec4 v0x14b9750_0, 0;
    %load/vec4 v0x14b9c00_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.19, 8;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x14b9690_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x14b9690_0, 0, 32;
T_5.19 ;
    %jmp T_5.17;
T_5.18 ;
    %pop/vec4 1;
    %load/vec4 v0x14b99c0_0;
    %nor/r;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_5.23, 9;
    %load/vec4 v0x14b9690_0;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_5.23;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.21, 8;
    %vpi_call/w 3 109 "$display", "Hint: Your circuit passed when given only one-hot inputs, but not with random inputs." {0 0 0};
T_5.21 ;
    %load/vec4 v0x14b99c0_0;
    %nor/r;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_5.26, 9;
    %load/vec4 v0x14b95b0_0;
    %cmpi/ne 0, 0, 32;
    %flag_get/vec4 4;
    %jmp/1 T_5.27, 4;
    %load/vec4 v0x14b9690_0;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %or;
T_5.27;
    %and;
T_5.26;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.24, 8;
    %vpi_call/w 3 112 "$display", "Hint: Are you doing something more complicated than deriving state transition equations by inspection?\012" {0 0 0};
T_5.24 ;
    %fork t_5, S_0x14b8d00;
    %jmp t_4;
    .scope S_0x14b8d00;
t_5 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x14b8ee0_0, 0, 32;
T_5.28 ; Top of for-loop 
    %load/vec4 v0x14b8ee0_0;
    %cmpi/u 10, 0, 32;
    %jmp/0xz T_5.29, 5;
    %load/vec4 v0x14b9b40_0;
    %load/vec4 v0x14b8ee0_0;
    %part/s 1;
    %cmpi/e 0, 0, 1;
    %flag_mov 8, 6;
    %jmp/0 T_5.31, 8;
    %pushi/vec4 25455, 0, 32; draw_string_vec4
    %pushi/vec4 1920099683, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 116, 0, 8; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %jmp/1 T_5.32, 8;
T_5.31 ; End of true expr.
    %pushi/vec4 1768842095, 0, 32; draw_string_vec4
    %pushi/vec4 1920099683, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 116, 0, 8; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %jmp/0 T_5.32, 8;
 ; End of false expr.
    %blend;
T_5.32;
    %vpi_call/w 3 115 "$display", "Hint: next_state[%0d] is %s.", v0x14b8ee0_0, S<0,vec4,u72> {1 0 0};
T_5.30 ; for-loop step statement
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x14b8ee0_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x14b8ee0_0, 0, 32;
    %jmp T_5.28;
T_5.29 ; for-loop exit label
    %end;
    .scope S_0x14b84a0;
t_4 %join;
    %delay 1, 0;
    %vpi_call/w 3 117 "$finish" {0 0 0};
    %end;
    .thread T_5;
    .scope S_0x14b9f60;
T_6 ;
    %wait E_0x1498bd0;
    %load/vec4 v0x14ba660_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 10;
    %cmp/u;
    %jmp/1 T_6.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 10;
    %cmp/u;
    %jmp/1 T_6.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 10;
    %cmp/u;
    %jmp/1 T_6.2, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 10;
    %cmp/u;
    %jmp/1 T_6.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 10;
    %cmp/u;
    %jmp/1 T_6.4, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 10;
    %cmp/u;
    %jmp/1 T_6.5, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 10;
    %cmp/u;
    %jmp/1 T_6.6, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 10;
    %cmp/u;
    %jmp/1 T_6.7, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 10;
    %cmp/u;
    %jmp/1 T_6.8, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 10;
    %cmp/u;
    %jmp/1 T_6.9, 6;
    %pushi/vec4 0, 0, 10;
    %store/vec4 v0x14ba3f0_0, 0, 10;
    %jmp T_6.11;
T_6.0 ;
    %pushi/vec4 1, 0, 10;
    %load/vec4 v0x14ba210_0;
    %pad/u 10;
    %inv;
    %and;
    %store/vec4 v0x14ba3f0_0, 0, 10;
    %jmp T_6.11;
T_6.1 ;
    %pushi/vec4 1, 0, 10;
    %load/vec4 v0x14ba210_0;
    %pad/u 10;
    %and;
    %store/vec4 v0x14ba3f0_0, 0, 10;
    %jmp T_6.11;
T_6.2 ;
    %pushi/vec4 2, 0, 10;
    %load/vec4 v0x14ba210_0;
    %pad/u 10;
    %inv;
    %and;
    %store/vec4 v0x14ba3f0_0, 0, 10;
    %jmp T_6.11;
T_6.3 ;
    %pushi/vec4 2, 0, 10;
    %load/vec4 v0x14ba210_0;
    %pad/u 10;
    %and;
    %store/vec4 v0x14ba3f0_0, 0, 10;
    %jmp T_6.11;
T_6.4 ;
    %pushi/vec4 4, 0, 10;
    %load/vec4 v0x14ba210_0;
    %pad/u 10;
    %inv;
    %and;
    %store/vec4 v0x14ba3f0_0, 0, 10;
    %jmp T_6.11;
T_6.5 ;
    %pushi/vec4 4, 0, 10;
    %load/vec4 v0x14ba210_0;
    %pad/u 10;
    %and;
    %store/vec4 v0x14ba3f0_0, 0, 10;
    %jmp T_6.11;
T_6.6 ;
    %pushi/vec4 8, 0, 10;
    %load/vec4 v0x14ba210_0;
    %pad/u 10;
    %inv;
    %and;
    %store/vec4 v0x14ba3f0_0, 0, 10;
    %jmp T_6.11;
T_6.7 ;
    %pushi/vec4 8, 0, 10;
    %load/vec4 v0x14ba210_0;
    %pad/u 10;
    %and;
    %store/vec4 v0x14ba3f0_0, 0, 10;
    %jmp T_6.11;
T_6.8 ;
    %pushi/vec4 16, 0, 10;
    %load/vec4 v0x14ba210_0;
    %pad/u 10;
    %inv;
    %and;
    %store/vec4 v0x14ba3f0_0, 0, 10;
    %jmp T_6.11;
T_6.9 ;
    %pushi/vec4 16, 0, 10;
    %load/vec4 v0x14ba210_0;
    %pad/u 10;
    %and;
    %store/vec4 v0x14ba3f0_0, 0, 10;
    %jmp T_6.11;
T_6.11 ;
    %pop/vec4 1;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0x14b9f60;
T_7 ;
    %wait E_0x14988b0;
    %load/vec4 v0x14ba3f0_0;
    %assign/vec4 v0x14ba320_0, 0;
    %load/vec4 v0x14ba660_0;
    %dup/vec4;
    %pushi/vec4 832, 0, 10;
    %cmp/u;
    %jmp/1 T_7.0, 6;
    %dup/vec4;
    %pushi/vec4 896, 0, 10;
    %cmp/u;
    %jmp/1 T_7.1, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 10;
    %cmp/u;
    %jmp/1 T_7.2, 6;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x14ba490_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x14ba5a0_0, 0;
    %jmp T_7.4;
T_7.0 ;
    %load/vec4 v0x14ba210_0;
    %inv;
    %assign/vec4 v0x14ba490_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x14ba5a0_0, 0;
    %jmp T_7.4;
T_7.1 ;
    %load/vec4 v0x14ba210_0;
    %inv;
    %load/vec4 v0x14ba660_0;
    %parti/s 1, 7, 4;
    %and;
    %assign/vec4 v0x14ba490_0, 0;
    %load/vec4 v0x14ba210_0;
    %assign/vec4 v0x14ba5a0_0, 0;
    %jmp T_7.4;
T_7.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x14ba490_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x14ba5a0_0, 0;
    %jmp T_7.4;
T_7.4 ;
    %pop/vec4 1;
    %jmp T_7;
    .thread T_7;
    .scope S_0x1464460;
T_8 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x14bb020_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x14bb790_0, 0, 1;
    %end;
    .thread T_8, $init;
    .scope S_0x1464460;
T_9 ;
T_9.0 ;
    %delay 5, 0;
    %load/vec4 v0x14bb020_0;
    %inv;
    %store/vec4 v0x14bb020_0, 0, 1;
    %jmp T_9.0;
T_9.1 ;
    %end;
    .thread T_9;
    .scope S_0x1464460;
T_10 ;
    %vpi_call/w 3 158 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 159 "$dumpvars", 32'sb00000000000000000000000000000001, v0x14b94d0_0, v0x14bba10_0, v0x14bb0c0_0, v0x14bb650_0, v0x14bb290_0, v0x14bb160_0, v0x14bb440_0, v0x14bb3a0_0, v0x14bb580_0, v0x14bb4e0_0 {0 0 0};
    %end;
    .thread T_10;
    .scope S_0x1464460;
T_11 ;
    %load/vec4 v0x14bb6f0_0;
    %parti/u 32, 192, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_11.0, 4;
    %load/vec4 v0x14bb6f0_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x14bb6f0_0;
    %parti/u 32, 160, 32;
    %vpi_call/w 3 196 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "next_state", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_11.1;
T_11.0 ;
    %vpi_call/w 3 197 "$display", "Hint: Output '%s' has no mismatches.", "next_state" {0 0 0};
T_11.1 ;
    %load/vec4 v0x14bb6f0_0;
    %parti/u 32, 128, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_11.2, 4;
    %load/vec4 v0x14bb6f0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x14bb6f0_0;
    %parti/u 32, 96, 32;
    %vpi_call/w 3 198 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out1", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_11.3;
T_11.2 ;
    %vpi_call/w 3 199 "$display", "Hint: Output '%s' has no mismatches.", "out1" {0 0 0};
T_11.3 ;
    %load/vec4 v0x14bb6f0_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_11.4, 4;
    %load/vec4 v0x14bb6f0_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x14bb6f0_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 200 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out2", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_11.5;
T_11.4 ;
    %vpi_call/w 3 201 "$display", "Hint: Output '%s' has no mismatches.", "out2" {0 0 0};
T_11.5 ;
    %load/vec4 v0x14bb6f0_0;
    %parti/u 32, 256, 32;
    %load/vec4 v0x14bb6f0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 203 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 204 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x14bb6f0_0;
    %parti/u 32, 256, 32;
    %load/vec4 v0x14bb6f0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 205 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_11, $final;
    .scope S_0x1464460;
T_12 ;
    %wait E_0x145fb40;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x14bb6f0_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x14bb6f0_0, 4, 32;
    %load/vec4 v0x14bb940_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %load/vec4 v0x14bb6f0_0;
    %parti/u 32, 256, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_12.2, 4;
    %vpi_func 3 216 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 224, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x14bb6f0_0, 4, 32;
T_12.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x14bb6f0_0;
    %pushi/vec4 256, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 256, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x14bb6f0_0, 4, 32;
T_12.0 ;
    %load/vec4 v0x14bb290_0;
    %load/vec4 v0x14bb290_0;
    %load/vec4 v0x14bb160_0;
    %xor;
    %load/vec4 v0x14bb290_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_12.4, 6;
    %load/vec4 v0x14bb6f0_0;
    %parti/u 32, 192, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_12.6, 4;
    %vpi_func 3 220 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x14bb6f0_0, 4, 32;
T_12.6 ;
    %load/vec4 v0x14bb6f0_0;
    %parti/u 32, 192, 32;
    %addi 1, 0, 32;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x14bb6f0_0, 4, 32;
T_12.4 ;
    %load/vec4 v0x14bb440_0;
    %load/vec4 v0x14bb440_0;
    %load/vec4 v0x14bb3a0_0;
    %xor;
    %load/vec4 v0x14bb440_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_12.8, 6;
    %load/vec4 v0x14bb6f0_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_12.10, 4;
    %vpi_func 3 223 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x14bb6f0_0, 4, 32;
T_12.10 ;
    %load/vec4 v0x14bb6f0_0;
    %parti/u 32, 128, 32;
    %addi 1, 0, 32;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x14bb6f0_0, 4, 32;
T_12.8 ;
    %load/vec4 v0x14bb580_0;
    %load/vec4 v0x14bb580_0;
    %load/vec4 v0x14bb4e0_0;
    %xor;
    %load/vec4 v0x14bb580_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_12.12, 6;
    %load/vec4 v0x14bb6f0_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_12.14, 4;
    %vpi_func 3 226 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x14bb6f0_0, 4, 32;
T_12.14 ;
    %load/vec4 v0x14bb6f0_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x14bb6f0_0, 4, 32;
T_12.12 ;
    %jmp T_12;
    .thread T_12;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/fsm_onehot/fsm_onehot_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt3p5-ff/can1_depth5/human/fsm_onehot/iter4/response0/top_module.sv";
