// Seed: 2987321529
module module_0 (
    input  tri0  id_0,
    id_6,
    output tri1  id_1,
    input  tri0  id_2,
    input  uwire id_3,
    input  wire  id_4
);
  wire id_7;
  wire id_8, id_9, id_10, id_11, id_12;
endmodule
module module_1 (
    input wire id_0,
    output wor id_1,
    input tri id_2,
    input wire id_3,
    output supply0 id_4,
    input wand id_5,
    input tri0 id_6,
    input tri1 id_7,
    input tri1 id_8,
    input tri0 id_9,
    input tri id_10,
    input tri id_11,
    input logic id_12,
    input supply1 id_13,
    input tri1 id_14,
    input wire id_15,
    input supply0 id_16,
    input supply0 id_17,
    output logic id_18,
    output wire id_19,
    output supply1 id_20,
    output uwire id_21,
    input supply1 id_22,
    output wand id_23,
    output tri1 id_24,
    input uwire id_25,
    output wire id_26,
    output uwire id_27,
    input wand id_28
);
  always id_18 <= id_12;
  assign id_20 = (1);
  module_0 modCall_1 (
      id_8,
      id_21,
      id_5,
      id_5,
      id_14
  );
  assign modCall_1.id_4 = 0;
  assign id_27 = -1;
  assign id_21 = id_8;
  id_30(
      id_2, id_6 - id_10
  );
  assign id_26 = id_28;
  wor id_31 = -1'b0 + (id_25);
endmodule
