// Seed: 785927603
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  output wire id_5;
  output wire id_4;
  assign module_1.id_6 = 0;
  input wire id_3;
  output wire id_2;
  input wire id_1;
  integer id_6, id_7;
  wire id_8[1  ===  -1 : 1], id_9, id_10;
endmodule
module module_1 #(
    parameter id_1 = 32'd91
) (
    input supply1 id_0,
    input supply0 _id_1
    , id_8,
    output supply0 id_2,
    input wor id_3,
    input supply1 id_4,
    output wire id_5,
    output uwire id_6
);
  assign id_8[id_1] = 1;
  uwire id_9, id_10;
  logic id_11;
  wire  id_12;
  logic id_13 = id_3;
  assign id_11 = -1;
  wire [1  ==  -1  ==  1 : 1] id_14, id_15, id_16;
  assign id_6  = 1;
  assign id_10 = 1;
  assign id_11 = id_3;
  module_0 modCall_1 (
      id_14,
      id_12,
      id_12,
      id_14,
      id_9
  );
  logic id_17;
endmodule
