m255
K4
z2
!s11f vlog 2024.3 2024.09, Sep 10 2024
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 dE:/virtual_machine/Mount/DSP_on_FPGA/fir_low_design/03_syn/simulation/questa
vfir_sym_trans
2E:/virtual_machine/Mount/DSP_on_FPGA/fir_low_design/00_src/fir_sym_trans.sv
Z1 DXx6 sv_std 3 std 0 22 9oUSJO;AeEaW`l:M@^WG92
Z2 !s110 1751194028
!i10b 1
!s100 Si4B8j=7J2=c_>Ij7?[h10
I1VMbH^SZMf2PmRcIYK`LH0
S1
R0
w1751193077
8E:/virtual_machine/Mount/DSP_on_FPGA/fir_low_design/00_src/fir_sym_trans.sv
FE:/virtual_machine/Mount/DSP_on_FPGA/fir_low_design/00_src/fir_sym_trans.sv
!i122 1
L0 1 132
Z3 VDg1SIo80bB@j0V0VzS_@n1
Z4 OL;L;2024.3;79
r1
!s85 0
31
Z5 !s108 1751194028.000000
!s107 E:/virtual_machine/Mount/DSP_on_FPGA/fir_low_design/00_src/fir_sym_trans.sv|
!s90 -reportprogress|300|-sv|-work|work|+incdir+E:/virtual_machine/Mount/DSP_on_FPGA/fir_low_design/00_src|E:/virtual_machine/Mount/DSP_on_FPGA/fir_low_design/00_src/fir_sym_trans.sv|
!i113 0
Z6 o-sv -work work -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact
Z7 !s92 -sv -work work +incdir+E:/virtual_machine/Mount/DSP_on_FPGA/fir_low_design/00_src -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact
Z8 tCvgOpt 0
vfir_top
2E:/virtual_machine/Mount/DSP_on_FPGA/fir_low_design/00_src/fir_top.sv
R1
R2
!i10b 1
!s100 =7a7fF:h`iV0:eddFWbki1
I10MDZB]k47SKgN2^am:<N1
S1
R0
w1750264058
8E:/virtual_machine/Mount/DSP_on_FPGA/fir_low_design/00_src/fir_top.sv
FE:/virtual_machine/Mount/DSP_on_FPGA/fir_low_design/00_src/fir_top.sv
!i122 0
L0 1 44
R3
R4
r1
!s85 0
31
R5
!s107 E:/virtual_machine/Mount/DSP_on_FPGA/fir_low_design/00_src/fir_top.sv|
!s90 -reportprogress|300|-sv|-work|work|+incdir+E:/virtual_machine/Mount/DSP_on_FPGA/fir_low_design/00_src|E:/virtual_machine/Mount/DSP_on_FPGA/fir_low_design/00_src/fir_top.sv|
!i113 0
R6
R7
R8
