Classic Timing Analyzer report for ea05
Thu May 24 22:20:35 2018
Quartus II Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Parallel Compilation
  6. Clock Setup: 'CLK'
  7. tsu
  8. tco
  9. th
 10. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2010 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                              ;
+------------------------------+-------+---------------+----------------------------------+--------------------------+--------------------------+------------+----------+--------------+
; Type                         ; Slack ; Required Time ; Actual Time                      ; From                     ; To                       ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+-------+---------------+----------------------------------+--------------------------+--------------------------+------------+----------+--------------+
; Worst-case tsu               ; N/A   ; None          ; 1.204 ns                         ; Rst                      ; CtrlLogic:uCTRL|m_state  ; --         ; CLK      ; 0            ;
; Worst-case tco               ; N/A   ; None          ; 8.862 ns                         ; Reg:uL|F[2]              ; Low[2]                   ; CLK        ; --       ; 0            ;
; Worst-case th                ; N/A   ; None          ; -0.148 ns                        ; SI                       ; Reg:uB|F[3]              ; --         ; CLK      ; 0            ;
; Clock Setup: 'CLK'           ; N/A   ; None          ; 379.79 MHz ( period = 2.633 ns ) ; CtrlLogic:uCTRL|count[3] ; CtrlLogic:uCTRL|count[1] ; CLK        ; CLK      ; 0            ;
; Total number of failed paths ;       ;               ;                                  ;                          ;                          ;            ;          ; 0            ;
+------------------------------+-------+---------------+----------------------------------+--------------------------+--------------------------+------------+----------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                                                            ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                                                               ; Setting            ; From ; To ; Entity Name ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                                                          ; EP2C35F672C6       ;      ;    ;             ;
; Timing Models                                                                                        ; Final              ;      ;    ;             ;
; Default hold multicycle                                                                              ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                                                            ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                                                               ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                                                       ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                                                     ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                                                                ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                                                              ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                                                     ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                                                 ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                                                        ; Off                ;      ;    ;             ;
; Minimum Core Junction Temperature                                                                    ; 0                  ;      ;    ;             ;
; Maximum Core Junction Temperature                                                                    ; 85                 ;      ;    ;             ;
; Number of source nodes to report per destination node                                                ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                                                                ; 10                 ;      ;    ;             ;
; Number of paths to report                                                                            ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                                                         ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                                                               ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                                                           ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                                                         ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis                                       ; Off                ;      ;    ;             ;
; Reports worst-case timing paths for each clock domain and analysis                                   ; On                 ;      ;    ;             ;
; Specifies the maximum number of worst-case timing paths to report for each clock domain and analysis ; 100                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation                                  ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                                                           ; Near End           ;      ;    ;             ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; CLK             ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 2      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'CLK'                                                                                                                                                                                                           ;
+-------+------------------------------------------------+----------------------------+----------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)                           ; From                       ; To                         ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+------------------------------------------------+----------------------------+----------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; 379.79 MHz ( period = 2.633 ns )               ; CtrlLogic:uCTRL|count[3]   ; CtrlLogic:uCTRL|count[0]   ; CLK        ; CLK      ; None                        ; None                      ; 2.419 ns                ;
; N/A   ; 379.79 MHz ( period = 2.633 ns )               ; CtrlLogic:uCTRL|count[3]   ; CtrlLogic:uCTRL|count[1]   ; CLK        ; CLK      ; None                        ; None                      ; 2.419 ns                ;
; N/A   ; 386.70 MHz ( period = 2.586 ns )               ; CtrlLogic:uCTRL|count[2]   ; CtrlLogic:uCTRL|count[0]   ; CLK        ; CLK      ; None                        ; None                      ; 2.372 ns                ;
; N/A   ; 386.70 MHz ( period = 2.586 ns )               ; CtrlLogic:uCTRL|count[2]   ; CtrlLogic:uCTRL|count[1]   ; CLK        ; CLK      ; None                        ; None                      ; 2.372 ns                ;
; N/A   ; 395.88 MHz ( period = 2.526 ns )               ; CtrlLogic:uCTRL|state.MULT ; Reg:uL|F[0]                ; CLK        ; CLK      ; None                        ; None                      ; 2.313 ns                ;
; N/A   ; 395.88 MHz ( period = 2.526 ns )               ; CtrlLogic:uCTRL|state.MULT ; Reg:uL|F[1]                ; CLK        ; CLK      ; None                        ; None                      ; 2.313 ns                ;
; N/A   ; 395.88 MHz ( period = 2.526 ns )               ; CtrlLogic:uCTRL|state.MULT ; Reg:uL|F[2]                ; CLK        ; CLK      ; None                        ; None                      ; 2.313 ns                ;
; N/A   ; 395.88 MHz ( period = 2.526 ns )               ; CtrlLogic:uCTRL|state.MULT ; Reg:uL|F[3]                ; CLK        ; CLK      ; None                        ; None                      ; 2.313 ns                ;
; N/A   ; 399.84 MHz ( period = 2.501 ns )               ; Reg:uA|F[0]                ; Reg:uC|F[0]                ; CLK        ; CLK      ; None                        ; None                      ; 2.287 ns                ;
; N/A   ; 400.16 MHz ( period = 2.499 ns )               ; CtrlLogic:uCTRL|count[3]   ; CtrlLogic:uCTRL|count[2]   ; CLK        ; CLK      ; None                        ; None                      ; 2.285 ns                ;
; N/A   ; 400.16 MHz ( period = 2.499 ns )               ; CtrlLogic:uCTRL|count[0]   ; CtrlLogic:uCTRL|count[0]   ; CLK        ; CLK      ; None                        ; None                      ; 2.285 ns                ;
; N/A   ; 400.16 MHz ( period = 2.499 ns )               ; CtrlLogic:uCTRL|count[0]   ; CtrlLogic:uCTRL|count[1]   ; CLK        ; CLK      ; None                        ; None                      ; 2.285 ns                ;
; N/A   ; 402.90 MHz ( period = 2.482 ns )               ; Reg:uH|F[0]                ; Reg:uC|F[0]                ; CLK        ; CLK      ; None                        ; None                      ; 2.269 ns                ;
; N/A   ; 407.83 MHz ( period = 2.452 ns )               ; CtrlLogic:uCTRL|count[2]   ; CtrlLogic:uCTRL|count[2]   ; CLK        ; CLK      ; None                        ; None                      ; 2.238 ns                ;
; N/A   ; 408.66 MHz ( period = 2.447 ns )               ; Reg:uA|F[0]                ; Reg:uH|F[3]                ; CLK        ; CLK      ; None                        ; None                      ; 2.232 ns                ;
; N/A   ; 410.34 MHz ( period = 2.437 ns )               ; Reg:uA|F[1]                ; Reg:uC|F[0]                ; CLK        ; CLK      ; None                        ; None                      ; 2.223 ns                ;
; N/A   ; 411.86 MHz ( period = 2.428 ns )               ; Reg:uH|F[0]                ; Reg:uH|F[3]                ; CLK        ; CLK      ; None                        ; None                      ; 2.214 ns                ;
; N/A   ; 414.25 MHz ( period = 2.414 ns )               ; Reg:uH|F[1]                ; Reg:uC|F[0]                ; CLK        ; CLK      ; None                        ; None                      ; 2.201 ns                ;
; N/A   ; 414.77 MHz ( period = 2.411 ns )               ; Reg:uA|F[0]                ; Reg:uH|F[2]                ; CLK        ; CLK      ; None                        ; None                      ; 2.196 ns                ;
; N/A   ; 418.06 MHz ( period = 2.392 ns )               ; Reg:uH|F[0]                ; Reg:uH|F[2]                ; CLK        ; CLK      ; None                        ; None                      ; 2.178 ns                ;
; N/A   ; 418.94 MHz ( period = 2.387 ns )               ; CtrlLogic:uCTRL|count[3]   ; CtrlLogic:uCTRL|count[3]   ; CLK        ; CLK      ; None                        ; None                      ; 2.173 ns                ;
; N/A   ; 419.64 MHz ( period = 2.383 ns )               ; Reg:uA|F[1]                ; Reg:uH|F[3]                ; CLK        ; CLK      ; None                        ; None                      ; 2.168 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; Reg:uH|F[2]                ; Reg:uC|F[0]                ; CLK        ; CLK      ; None                        ; None                      ; 2.156 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; CtrlLogic:uCTRL|count[0]   ; CtrlLogic:uCTRL|count[2]   ; CLK        ; CLK      ; None                        ; None                      ; 2.151 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; Reg:uH|F[1]                ; Reg:uH|F[3]                ; CLK        ; CLK      ; None                        ; None                      ; 2.146 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; CtrlLogic:uCTRL|count[1]   ; CtrlLogic:uCTRL|count[0]   ; CLK        ; CLK      ; None                        ; None                      ; 2.136 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; CtrlLogic:uCTRL|count[1]   ; CtrlLogic:uCTRL|count[1]   ; CLK        ; CLK      ; None                        ; None                      ; 2.136 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; Reg:uA|F[1]                ; Reg:uH|F[2]                ; CLK        ; CLK      ; None                        ; None                      ; 2.132 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; CtrlLogic:uCTRL|count[2]   ; CtrlLogic:uCTRL|count[3]   ; CLK        ; CLK      ; None                        ; None                      ; 2.126 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; Reg:uA|F[0]                ; Reg:uH|F[1]                ; CLK        ; CLK      ; None                        ; None                      ; 2.123 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; Reg:uH|F[1]                ; Reg:uH|F[2]                ; CLK        ; CLK      ; None                        ; None                      ; 2.110 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; Reg:uH|F[0]                ; Reg:uH|F[1]                ; CLK        ; CLK      ; None                        ; None                      ; 2.105 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; Reg:uH|F[2]                ; Reg:uH|F[3]                ; CLK        ; CLK      ; None                        ; None                      ; 2.101 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; CtrlLogic:uCTRL|m_state    ; Reg:uL|F[0]                ; CLK        ; CLK      ; None                        ; None                      ; 2.049 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; CtrlLogic:uCTRL|m_state    ; Reg:uL|F[1]                ; CLK        ; CLK      ; None                        ; None                      ; 2.049 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; CtrlLogic:uCTRL|m_state    ; Reg:uL|F[2]                ; CLK        ; CLK      ; None                        ; None                      ; 2.049 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; CtrlLogic:uCTRL|m_state    ; Reg:uL|F[3]                ; CLK        ; CLK      ; None                        ; None                      ; 2.049 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; Reg:uH|F[3]                ; Reg:uC|F[0]                ; CLK        ; CLK      ; None                        ; None                      ; 2.044 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; CtrlLogic:uCTRL|count[0]   ; CtrlLogic:uCTRL|count[3]   ; CLK        ; CLK      ; None                        ; None                      ; 2.039 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; CtrlLogic:uCTRL|state.MULT ; Reg:uH|F[0]                ; CLK        ; CLK      ; None                        ; None                      ; 2.033 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; CtrlLogic:uCTRL|state.MULT ; Reg:uH|F[1]                ; CLK        ; CLK      ; None                        ; None                      ; 2.033 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; CtrlLogic:uCTRL|state.MULT ; Reg:uH|F[2]                ; CLK        ; CLK      ; None                        ; None                      ; 2.033 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; CtrlLogic:uCTRL|state.MULT ; Reg:uH|F[3]                ; CLK        ; CLK      ; None                        ; None                      ; 2.033 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; CtrlLogic:uCTRL|state.MULT ; Reg:uB|F[0]                ; CLK        ; CLK      ; None                        ; None                      ; 2.022 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; CtrlLogic:uCTRL|state.MULT ; Reg:uB|F[1]                ; CLK        ; CLK      ; None                        ; None                      ; 2.022 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; CtrlLogic:uCTRL|state.MULT ; Reg:uB|F[2]                ; CLK        ; CLK      ; None                        ; None                      ; 2.022 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; CtrlLogic:uCTRL|state.MULT ; Reg:uB|F[3]                ; CLK        ; CLK      ; None                        ; None                      ; 2.022 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; CtrlLogic:uCTRL|count[1]   ; CtrlLogic:uCTRL|count[2]   ; CLK        ; CLK      ; None                        ; None                      ; 2.002 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; Reg:uA|F[2]                ; Reg:uC|F[0]                ; CLK        ; CLK      ; None                        ; None                      ; 1.930 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; CtrlLogic:uCTRL|state.MULT ; CtrlLogic:uCTRL|state.LOAD ; CLK        ; CLK      ; None                        ; None                      ; 1.894 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; CtrlLogic:uCTRL|count[1]   ; CtrlLogic:uCTRL|count[3]   ; CLK        ; CLK      ; None                        ; None                      ; 1.890 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; Reg:uA|F[2]                ; Reg:uH|F[3]                ; CLK        ; CLK      ; None                        ; None                      ; 1.875 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; Reg:uA|F[3]                ; Reg:uC|F[0]                ; CLK        ; CLK      ; None                        ; None                      ; 1.863 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; CtrlLogic:uCTRL|state.LOAD ; Reg:uB|F[0]                ; CLK        ; CLK      ; None                        ; None                      ; 1.854 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; CtrlLogic:uCTRL|state.LOAD ; Reg:uB|F[1]                ; CLK        ; CLK      ; None                        ; None                      ; 1.854 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; CtrlLogic:uCTRL|state.LOAD ; Reg:uB|F[2]                ; CLK        ; CLK      ; None                        ; None                      ; 1.854 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; CtrlLogic:uCTRL|state.LOAD ; Reg:uB|F[3]                ; CLK        ; CLK      ; None                        ; None                      ; 1.854 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; Reg:uB|F[0]                ; Reg:uH|F[0]                ; CLK        ; CLK      ; None                        ; None                      ; 1.828 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; Reg:uB|F[0]                ; Reg:uH|F[1]                ; CLK        ; CLK      ; None                        ; None                      ; 1.828 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; Reg:uB|F[0]                ; Reg:uH|F[2]                ; CLK        ; CLK      ; None                        ; None                      ; 1.828 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; Reg:uB|F[0]                ; Reg:uH|F[3]                ; CLK        ; CLK      ; None                        ; None                      ; 1.828 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; CtrlLogic:uCTRL|m_state    ; Reg:uH|F[0]                ; CLK        ; CLK      ; None                        ; None                      ; 1.786 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; CtrlLogic:uCTRL|m_state    ; Reg:uH|F[1]                ; CLK        ; CLK      ; None                        ; None                      ; 1.786 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; CtrlLogic:uCTRL|m_state    ; Reg:uH|F[2]                ; CLK        ; CLK      ; None                        ; None                      ; 1.786 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; CtrlLogic:uCTRL|m_state    ; Reg:uH|F[3]                ; CLK        ; CLK      ; None                        ; None                      ; 1.786 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; CtrlLogic:uCTRL|m_state    ; Reg:uB|F[0]                ; CLK        ; CLK      ; None                        ; None                      ; 1.759 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; CtrlLogic:uCTRL|m_state    ; Reg:uB|F[1]                ; CLK        ; CLK      ; None                        ; None                      ; 1.759 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; CtrlLogic:uCTRL|m_state    ; Reg:uB|F[2]                ; CLK        ; CLK      ; None                        ; None                      ; 1.759 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; CtrlLogic:uCTRL|m_state    ; Reg:uB|F[3]                ; CLK        ; CLK      ; None                        ; None                      ; 1.759 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; Reg:uH|F[2]                ; Reg:uH|F[2]                ; CLK        ; CLK      ; None                        ; None                      ; 1.750 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; Reg:uA|F[1]                ; Reg:uH|F[1]                ; CLK        ; CLK      ; None                        ; None                      ; 1.744 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; Reg:uA|F[0]                ; Reg:uH|F[0]                ; CLK        ; CLK      ; None                        ; None                      ; 1.739 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; Reg:uH|F[0]                ; Reg:uH|F[0]                ; CLK        ; CLK      ; None                        ; None                      ; 1.725 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; Reg:uH|F[1]                ; Reg:uH|F[1]                ; CLK        ; CLK      ; None                        ; None                      ; 1.721 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; CtrlLogic:uCTRL|m_state    ; CtrlLogic:uCTRL|count[0]   ; CLK        ; CLK      ; None                        ; None                      ; 1.700 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; CtrlLogic:uCTRL|m_state    ; CtrlLogic:uCTRL|count[1]   ; CLK        ; CLK      ; None                        ; None                      ; 1.700 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; CtrlLogic:uCTRL|count[3]   ; CtrlLogic:uCTRL|state.HOLD ; CLK        ; CLK      ; None                        ; None                      ; 1.694 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; CtrlLogic:uCTRL|state.MULT ; Reg:uC|F[0]                ; CLK        ; CLK      ; None                        ; None                      ; 1.686 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; Reg:uH|F[3]                ; Reg:uH|F[3]                ; CLK        ; CLK      ; None                        ; None                      ; 1.672 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; CtrlLogic:uCTRL|count[2]   ; CtrlLogic:uCTRL|state.HOLD ; CLK        ; CLK      ; None                        ; None                      ; 1.647 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; CtrlLogic:uCTRL|m_state    ; CtrlLogic:uCTRL|state.LOAD ; CLK        ; CLK      ; None                        ; None                      ; 1.630 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; CtrlLogic:uCTRL|state.MULT ; CtrlLogic:uCTRL|m_state    ; CLK        ; CLK      ; None                        ; None                      ; 1.606 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; CtrlLogic:uCTRL|count[3]   ; CtrlLogic:uCTRL|m_state    ; CLK        ; CLK      ; None                        ; None                      ; 1.594 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; CtrlLogic:uCTRL|count[3]   ; CtrlLogic:uCTRL|state.LOAD ; CLK        ; CLK      ; None                        ; None                      ; 1.590 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; CtrlLogic:uCTRL|count[3]   ; CtrlLogic:uCTRL|state.MULT ; CLK        ; CLK      ; None                        ; None                      ; 1.583 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; CtrlLogic:uCTRL|m_state    ; CtrlLogic:uCTRL|state.MULT ; CLK        ; CLK      ; None                        ; None                      ; 1.575 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; CtrlLogic:uCTRL|m_state    ; CtrlLogic:uCTRL|count[2]   ; CLK        ; CLK      ; None                        ; None                      ; 1.566 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; CtrlLogic:uCTRL|count[0]   ; CtrlLogic:uCTRL|state.HOLD ; CLK        ; CLK      ; None                        ; None                      ; 1.560 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; CtrlLogic:uCTRL|count[2]   ; CtrlLogic:uCTRL|m_state    ; CLK        ; CLK      ; None                        ; None                      ; 1.554 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; CtrlLogic:uCTRL|state.MULT ; CtrlLogic:uCTRL|count[0]   ; CLK        ; CLK      ; None                        ; None                      ; 1.552 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; CtrlLogic:uCTRL|state.MULT ; CtrlLogic:uCTRL|count[1]   ; CLK        ; CLK      ; None                        ; None                      ; 1.552 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; CtrlLogic:uCTRL|count[2]   ; CtrlLogic:uCTRL|state.LOAD ; CLK        ; CLK      ; None                        ; None                      ; 1.543 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; CtrlLogic:uCTRL|count[2]   ; CtrlLogic:uCTRL|state.MULT ; CLK        ; CLK      ; None                        ; None                      ; 1.536 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; Reg:uA|F[2]                ; Reg:uH|F[2]                ; CLK        ; CLK      ; None                        ; None                      ; 1.527 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; CtrlLogic:uCTRL|state.LOAD ; CtrlLogic:uCTRL|count[3]   ; CLK        ; CLK      ; None                        ; None                      ; 1.502 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; Reg:uA|F[3]                ; Reg:uH|F[3]                ; CLK        ; CLK      ; None                        ; None                      ; 1.488 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; CtrlLogic:uCTRL|state.LOAD ; CtrlLogic:uCTRL|m_state    ; CLK        ; CLK      ; None                        ; None                      ; 1.468 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; CtrlLogic:uCTRL|count[0]   ; CtrlLogic:uCTRL|state.LOAD ; CLK        ; CLK      ; None                        ; None                      ; 1.456 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; CtrlLogic:uCTRL|m_state    ; CtrlLogic:uCTRL|count[3]   ; CLK        ; CLK      ; None                        ; None                      ; 1.454 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; CtrlLogic:uCTRL|m_state    ; Reg:uC|F[0]                ; CLK        ; CLK      ; None                        ; None                      ; 1.450 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; CtrlLogic:uCTRL|count[0]   ; CtrlLogic:uCTRL|state.MULT ; CLK        ; CLK      ; None                        ; None                      ; 1.449 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; CtrlLogic:uCTRL|state.MULT ; CtrlLogic:uCTRL|state.MULT ; CLK        ; CLK      ; None                        ; None                      ; 1.427 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; CtrlLogic:uCTRL|state.MULT ; CtrlLogic:uCTRL|count[2]   ; CLK        ; CLK      ; None                        ; None                      ; 1.418 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; CtrlLogic:uCTRL|count[0]   ; CtrlLogic:uCTRL|m_state    ; CLK        ; CLK      ; None                        ; None                      ; 1.417 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; CtrlLogic:uCTRL|count[1]   ; CtrlLogic:uCTRL|state.HOLD ; CLK        ; CLK      ; None                        ; None                      ; 1.411 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; CtrlLogic:uCTRL|state.HOLD ; CtrlLogic:uCTRL|count[0]   ; CLK        ; CLK      ; None                        ; None                      ; 1.383 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; CtrlLogic:uCTRL|state.HOLD ; CtrlLogic:uCTRL|count[1]   ; CLK        ; CLK      ; None                        ; None                      ; 1.383 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; CtrlLogic:uCTRL|state.LOAD ; Reg:uA|F[0]                ; CLK        ; CLK      ; None                        ; None                      ; 1.367 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; CtrlLogic:uCTRL|state.LOAD ; Reg:uA|F[1]                ; CLK        ; CLK      ; None                        ; None                      ; 1.367 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; CtrlLogic:uCTRL|state.LOAD ; Reg:uA|F[2]                ; CLK        ; CLK      ; None                        ; None                      ; 1.367 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; CtrlLogic:uCTRL|state.LOAD ; Reg:uA|F[3]                ; CLK        ; CLK      ; None                        ; None                      ; 1.367 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; CtrlLogic:uCTRL|count[1]   ; CtrlLogic:uCTRL|state.LOAD ; CLK        ; CLK      ; None                        ; None                      ; 1.307 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; CtrlLogic:uCTRL|state.MULT ; CtrlLogic:uCTRL|count[3]   ; CLK        ; CLK      ; None                        ; None                      ; 1.306 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; CtrlLogic:uCTRL|count[1]   ; CtrlLogic:uCTRL|state.MULT ; CLK        ; CLK      ; None                        ; None                      ; 1.300 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; CtrlLogic:uCTRL|state.LOAD ; CtrlLogic:uCTRL|state.MULT ; CLK        ; CLK      ; None                        ; None                      ; 1.286 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; CtrlLogic:uCTRL|count[1]   ; CtrlLogic:uCTRL|m_state    ; CLK        ; CLK      ; None                        ; None                      ; 1.269 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; CtrlLogic:uCTRL|state.HOLD ; CtrlLogic:uCTRL|count[2]   ; CLK        ; CLK      ; None                        ; None                      ; 1.249 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; CtrlLogic:uCTRL|state.LOAD ; CtrlLogic:uCTRL|count[2]   ; CLK        ; CLK      ; None                        ; None                      ; 1.227 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; Reg:uB|F[0]                ; Reg:uC|F[0]                ; CLK        ; CLK      ; None                        ; None                      ; 1.220 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; Reg:uH|F[0]                ; Reg:uL|F[3]                ; CLK        ; CLK      ; None                        ; None                      ; 1.153 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; CtrlLogic:uCTRL|state.HOLD ; CtrlLogic:uCTRL|count[3]   ; CLK        ; CLK      ; None                        ; None                      ; 1.137 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; Reg:uC|F[0]                ; Reg:uH|F[3]                ; CLK        ; CLK      ; None                        ; None                      ; 1.008 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; CtrlLogic:uCTRL|state.MULT ; CtrlLogic:uCTRL|state.HOLD ; CLK        ; CLK      ; None                        ; None                      ; 0.893 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; Reg:uA|F[1]                ; Reg:uA|F[0]                ; CLK        ; CLK      ; None                        ; None                      ; 0.865 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; Reg:uH|F[2]                ; Reg:uH|F[1]                ; CLK        ; CLK      ; None                        ; None                      ; 0.851 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; Reg:uB|F[1]                ; Reg:uB|F[0]                ; CLK        ; CLK      ; None                        ; None                      ; 0.851 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; Reg:uH|F[3]                ; Reg:uH|F[2]                ; CLK        ; CLK      ; None                        ; None                      ; 0.827 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; Reg:uH|F[1]                ; Reg:uH|F[0]                ; CLK        ; CLK      ; None                        ; None                      ; 0.825 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; Reg:uA|F[2]                ; Reg:uA|F[1]                ; CLK        ; CLK      ; None                        ; None                      ; 0.725 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; Reg:uB|F[2]                ; Reg:uB|F[1]                ; CLK        ; CLK      ; None                        ; None                      ; 0.678 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; CtrlLogic:uCTRL|m_state    ; CtrlLogic:uCTRL|state.HOLD ; CLK        ; CLK      ; None                        ; None                      ; 0.593 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; CtrlLogic:uCTRL|state.LOAD ; CtrlLogic:uCTRL|count[0]   ; CLK        ; CLK      ; None                        ; None                      ; 0.589 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; CtrlLogic:uCTRL|state.LOAD ; CtrlLogic:uCTRL|count[1]   ; CLK        ; CLK      ; None                        ; None                      ; 0.589 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; Reg:uL|F[2]                ; Reg:uL|F[1]                ; CLK        ; CLK      ; None                        ; None                      ; 0.542 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; Reg:uL|F[3]                ; Reg:uL|F[2]                ; CLK        ; CLK      ; None                        ; None                      ; 0.542 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; Reg:uL|F[1]                ; Reg:uL|F[0]                ; CLK        ; CLK      ; None                        ; None                      ; 0.540 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; Reg:uA|F[3]                ; Reg:uA|F[2]                ; CLK        ; CLK      ; None                        ; None                      ; 0.539 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; Reg:uB|F[3]                ; Reg:uB|F[2]                ; CLK        ; CLK      ; None                        ; None                      ; 0.537 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; CtrlLogic:uCTRL|state.LOAD ; CtrlLogic:uCTRL|state.LOAD ; CLK        ; CLK      ; None                        ; None                      ; 0.407 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; CtrlLogic:uCTRL|m_state    ; CtrlLogic:uCTRL|m_state    ; CLK        ; CLK      ; None                        ; None                      ; 0.407 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; CtrlLogic:uCTRL|state.HOLD ; CtrlLogic:uCTRL|state.HOLD ; CLK        ; CLK      ; None                        ; None                      ; 0.407 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; Reg:uC|F[0]                ; Reg:uC|F[0]                ; CLK        ; CLK      ; None                        ; None                      ; 0.407 ns                ;
+-------+------------------------------------------------+----------------------------+----------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+-------------------------------------------------------------------------------+
; tsu                                                                           ;
+-------+--------------+------------+------+-------------------------+----------+
; Slack ; Required tsu ; Actual tsu ; From ; To                      ; To Clock ;
+-------+--------------+------------+------+-------------------------+----------+
; N/A   ; None         ; 1.204 ns   ; Rst  ; CtrlLogic:uCTRL|m_state ; CLK      ;
; N/A   ; None         ; 0.578 ns   ; SI   ; Reg:uA|F[3]             ; CLK      ;
; N/A   ; None         ; 0.378 ns   ; SI   ; Reg:uB|F[3]             ; CLK      ;
+-------+--------------+------------+------+-------------------------+----------+


+------------------------------------------------------------------------+
; tco                                                                    ;
+-------+--------------+------------+-------------+---------+------------+
; Slack ; Required tco ; Actual tco ; From        ; To      ; From Clock ;
+-------+--------------+------------+-------------+---------+------------+
; N/A   ; None         ; 8.862 ns   ; Reg:uL|F[2] ; Low[2]  ; CLK        ;
; N/A   ; None         ; 7.703 ns   ; Reg:uL|F[3] ; Low[3]  ; CLK        ;
; N/A   ; None         ; 7.596 ns   ; Reg:uH|F[1] ; High[1] ; CLK        ;
; N/A   ; None         ; 7.454 ns   ; Reg:uL|F[1] ; Low[1]  ; CLK        ;
; N/A   ; None         ; 7.379 ns   ; Reg:uH|F[2] ; High[2] ; CLK        ;
; N/A   ; None         ; 7.353 ns   ; Reg:uH|F[0] ; High[0] ; CLK        ;
; N/A   ; None         ; 7.319 ns   ; Reg:uL|F[0] ; Low[0]  ; CLK        ;
; N/A   ; None         ; 7.293 ns   ; Reg:uH|F[3] ; High[3] ; CLK        ;
+-------+--------------+------------+-------------+---------+------------+


+-------------------------------------------------------------------------------------+
; th                                                                                  ;
+---------------+-------------+-----------+------+-------------------------+----------+
; Minimum Slack ; Required th ; Actual th ; From ; To                      ; To Clock ;
+---------------+-------------+-----------+------+-------------------------+----------+
; N/A           ; None        ; -0.148 ns ; SI   ; Reg:uB|F[3]             ; CLK      ;
; N/A           ; None        ; -0.348 ns ; SI   ; Reg:uA|F[3]             ; CLK      ;
; N/A           ; None        ; -0.974 ns ; Rst  ; CtrlLogic:uCTRL|m_state ; CLK      ;
+---------------+-------------+-----------+------+-------------------------+----------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition
    Info: Processing started: Thu May 24 22:20:33 2018
Info: Command: quartus_tan --read_settings_files=on --write_settings_files=off ea05 -c ea05 --speed=6
Info: Started post-fitting delay annotation
Warning: Found 8 output pins without output pin load capacitance assignment
    Info: Pin "Low[0]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "Low[1]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "Low[2]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "Low[3]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "High[0]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "High[1]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "High[2]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "High[3]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
Info: Delay annotation completed successfully
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "CLK" is an undefined clock
Info: Clock "CLK" has Internal fmax of 379.79 MHz between source register "CtrlLogic:uCTRL|count[3]" and destination register "CtrlLogic:uCTRL|count[0]" (period= 2.633 ns)
    Info: + Longest register to register delay is 2.419 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X42_Y21_N17; Fanout = 4; REG Node = 'CtrlLogic:uCTRL|count[3]'
        Info: 2: + IC(0.357 ns) + CELL(0.398 ns) = 0.755 ns; Loc. = LCCOMB_X42_Y21_N20; Fanout = 4; COMB Node = 'CtrlLogic:uCTRL|Selector5~0'
        Info: 3: + IC(0.312 ns) + CELL(0.438 ns) = 1.505 ns; Loc. = LCCOMB_X42_Y21_N8; Fanout = 4; COMB Node = 'CtrlLogic:uCTRL|count[3]~0'
        Info: 4: + IC(0.254 ns) + CELL(0.660 ns) = 2.419 ns; Loc. = LCFF_X42_Y21_N15; Fanout = 6; REG Node = 'CtrlLogic:uCTRL|count[0]'
        Info: Total cell delay = 1.496 ns ( 61.84 % )
        Info: Total interconnect delay = 0.923 ns ( 38.16 % )
    Info: - Smallest clock skew is 0.000 ns
        Info: + Shortest clock path from clock "CLK" to destination register is 2.678 ns
            Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 1; CLK Node = 'CLK'
            Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G3; Fanout = 25; COMB Node = 'CLK~clkctrl'
            Info: 3: + IC(1.024 ns) + CELL(0.537 ns) = 2.678 ns; Loc. = LCFF_X42_Y21_N15; Fanout = 6; REG Node = 'CtrlLogic:uCTRL|count[0]'
            Info: Total cell delay = 1.536 ns ( 57.36 % )
            Info: Total interconnect delay = 1.142 ns ( 42.64 % )
        Info: - Longest clock path from clock "CLK" to source register is 2.678 ns
            Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 1; CLK Node = 'CLK'
            Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G3; Fanout = 25; COMB Node = 'CLK~clkctrl'
            Info: 3: + IC(1.024 ns) + CELL(0.537 ns) = 2.678 ns; Loc. = LCFF_X42_Y21_N17; Fanout = 4; REG Node = 'CtrlLogic:uCTRL|count[3]'
            Info: Total cell delay = 1.536 ns ( 57.36 % )
            Info: Total interconnect delay = 1.142 ns ( 42.64 % )
    Info: + Micro clock to output delay of source is 0.250 ns
    Info: + Micro setup delay of destination is -0.036 ns
Info: tsu for register "CtrlLogic:uCTRL|m_state" (data pin = "Rst", clock pin = "CLK") is 1.204 ns
    Info: + Longest pin to register delay is 3.918 ns
        Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P1; Fanout = 2; PIN Node = 'Rst'
        Info: 2: + IC(1.574 ns) + CELL(0.378 ns) = 2.951 ns; Loc. = LCCOMB_X42_Y21_N4; Fanout = 1; COMB Node = 'CtrlLogic:uCTRL|m_state~0'
        Info: 3: + IC(0.445 ns) + CELL(0.438 ns) = 3.834 ns; Loc. = LCCOMB_X42_Y21_N18; Fanout = 1; COMB Node = 'CtrlLogic:uCTRL|m_state~1'
        Info: 4: + IC(0.000 ns) + CELL(0.084 ns) = 3.918 ns; Loc. = LCFF_X42_Y21_N19; Fanout = 12; REG Node = 'CtrlLogic:uCTRL|m_state'
        Info: Total cell delay = 1.899 ns ( 48.47 % )
        Info: Total interconnect delay = 2.019 ns ( 51.53 % )
    Info: + Micro setup delay of destination is -0.036 ns
    Info: - Shortest clock path from clock "CLK" to destination register is 2.678 ns
        Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 1; CLK Node = 'CLK'
        Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G3; Fanout = 25; COMB Node = 'CLK~clkctrl'
        Info: 3: + IC(1.024 ns) + CELL(0.537 ns) = 2.678 ns; Loc. = LCFF_X42_Y21_N19; Fanout = 12; REG Node = 'CtrlLogic:uCTRL|m_state'
        Info: Total cell delay = 1.536 ns ( 57.36 % )
        Info: Total interconnect delay = 1.142 ns ( 42.64 % )
Info: tco from clock "CLK" to destination pin "Low[2]" through register "Reg:uL|F[2]" is 8.862 ns
    Info: + Longest clock path from clock "CLK" to source register is 2.679 ns
        Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 1; CLK Node = 'CLK'
        Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G3; Fanout = 25; COMB Node = 'CLK~clkctrl'
        Info: 3: + IC(1.025 ns) + CELL(0.537 ns) = 2.679 ns; Loc. = LCFF_X41_Y20_N13; Fanout = 2; REG Node = 'Reg:uL|F[2]'
        Info: Total cell delay = 1.536 ns ( 57.33 % )
        Info: Total interconnect delay = 1.143 ns ( 42.67 % )
    Info: + Micro clock to output delay of source is 0.250 ns
    Info: + Longest register to pin delay is 5.933 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X41_Y20_N13; Fanout = 2; REG Node = 'Reg:uL|F[2]'
        Info: 2: + IC(3.145 ns) + CELL(2.788 ns) = 5.933 ns; Loc. = PIN_AA18; Fanout = 0; PIN Node = 'Low[2]'
        Info: Total cell delay = 2.788 ns ( 46.99 % )
        Info: Total interconnect delay = 3.145 ns ( 53.01 % )
Info: th for register "Reg:uB|F[3]" (data pin = "SI", clock pin = "CLK") is -0.148 ns
    Info: + Longest clock path from clock "CLK" to destination register is 2.676 ns
        Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 1; CLK Node = 'CLK'
        Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G3; Fanout = 25; COMB Node = 'CLK~clkctrl'
        Info: 3: + IC(1.022 ns) + CELL(0.537 ns) = 2.676 ns; Loc. = LCFF_X40_Y21_N23; Fanout = 1; REG Node = 'Reg:uB|F[3]'
        Info: Total cell delay = 1.536 ns ( 57.40 % )
        Info: Total interconnect delay = 1.140 ns ( 42.60 % )
    Info: + Micro hold delay of destination is 0.266 ns
    Info: - Shortest pin to register delay is 3.090 ns
        Info: 1: + IC(0.000 ns) + CELL(0.979 ns) = 0.979 ns; Loc. = PIN_C13; Fanout = 2; PIN Node = 'SI'
        Info: 2: + IC(1.878 ns) + CELL(0.149 ns) = 3.006 ns; Loc. = LCCOMB_X40_Y21_N22; Fanout = 1; COMB Node = 'Reg:uB|F[3]~feeder'
        Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 3.090 ns; Loc. = LCFF_X40_Y21_N23; Fanout = 1; REG Node = 'Reg:uB|F[3]'
        Info: Total cell delay = 1.212 ns ( 39.22 % )
        Info: Total interconnect delay = 1.878 ns ( 60.78 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 2 warnings
    Info: Peak virtual memory: 188 megabytes
    Info: Processing ended: Thu May 24 22:20:35 2018
    Info: Elapsed time: 00:00:02
    Info: Total CPU time (on all processors): 00:00:02


