<!DOCTYPE html><html lang=en><head><meta charset=utf-8><meta http-equiv=X-UA-Compatible content="IE=edge"><meta name=HandheldFriendly content=True><meta name=viewport content="width=device-width,initial-scale=1,maximum-scale=5"><meta name=description content="This comprehensive guide provides a detailed overview of using Verilog with simulation software. Learn how to set up your development environment, write Verilog code, simulate designs, and troubleshoo"><meta property=og:type content=article><meta property=og:title content="Using Verilog with Simulation Software: A Practical Guide"><meta property=og:url content=https://gitceo.com/Using-Verilog-with-Simulation-Software-A-Practical-Guide.html><meta property=og:site_name content="GitCEO - Computer Engineer Online"><meta property=og:description content="This comprehensive guide provides a detailed overview of using Verilog with simulation software. Learn how to set up your development environment, write Verilog code, simulate designs, and troubleshoo"><meta property=og:locale content=en_US><meta property=article:published_time content=2024-07-25T12:27:12.000Z><meta property=article:modified_time content=2024-08-01T06:32:26.156Z><meta property=article:author content="Travis Tang"><meta property=article:tag content=Verilog><meta property=article:tag content=FPGA><meta property=article:tag content="hardware description language"><meta property=article:tag content=simulation><meta name=twitter:card content=summary><link rel="shortcut icon" href=/images/favicon.png><link rel=icon type=image/png href=/images/logo.png sizes=192x192><link rel=apple-touch-icon sizes=180x180 href=/images/logo.png><title>Using Verilog with Simulation Software: A Practical Guide</title><link rel=stylesheet href=/css/style.css><link rel=alternate href=/true title="GitCEO - Computer Engineer Online" type=application/atom+xml><meta name=generator content="Hexo 7.3.0"></head><body class="max-width mx-auto px3 ltr"><div id=header-post><a id=menu-icon href=# aria-label=Menu><i class="fa-solid fa-bars fa-lg"></i></a> <a id=menu-icon-tablet href=# aria-label=Menu><i class="fa-solid fa-bars fa-lg"></i></a> <a id=top-icon-tablet href=# aria-label=Top onclick='$("html, body").animate({scrollTop:0},"fast")' style=display:none><i class="fa-solid fa-chevron-up fa-lg"></i></a> <span id=menu><span id=nav><ul><li><a href=/ >Home</a></li><li><a href=/categories/ >Categories</a></li><li><a href=/tags/ >Tags</a></li><li><a href=/archives/ >Writing</a></li><li><a href=/sitemap.xml>Sitemap</a></li><li><a href=/atom.xml>RSS</a></li></ul></span><br><span id=actions><ul><li><a class=icon aria-label="Previous post" href=/Using-VBScript-with-Windows-Script-Host-A-Beginners-Guide.html><i class="fa-solid fa-chevron-left" aria-hidden=true onmouseover='$("#i-prev").toggle()' onmouseout='$("#i-prev").toggle()'></i></a></li><li><a class=icon aria-label="Next post" href=/Using-WSDL-in-Enterprise-Applications-A-Beginners-Perspective.html><i class="fa-solid fa-chevron-right" aria-hidden=true onmouseover='$("#i-next").toggle()' onmouseout='$("#i-next").toggle()'></i></a></li><li><a class=icon aria-label="Back to top" href=# onclick='$("html, body").animate({scrollTop:0},"fast")'><i class="fa-solid fa-chevron-up" aria-hidden=true onmouseover='$("#i-top").toggle()' onmouseout='$("#i-top").toggle()'></i></a></li><li><a class=icon aria-label="Share post" href=#><i class="fa-solid fa-share-alt" aria-hidden=true onmouseover='$("#i-share").toggle()' onmouseout='$("#i-share").toggle()' onclick='return $("#share").toggle(),!1'></i></a></li></ul><span id=i-prev class=info style=display:none>Previous post</span> <span id=i-next class=info style=display:none>Next post</span> <span id=i-top class=info style=display:none>Back to top</span> <span id=i-share class=info style=display:none>Share post</span></span><br><div id=share style=display:none><ul><li><a class=icon target=_blank rel=noopener href="http://www.facebook.com/sharer.php?u=https://gitceo.com/Using-Verilog-with-Simulation-Software-A-Practical-Guide.html"><i class="fab fa-facebook" aria-hidden=true></i></a></li><li><a class=icon target=_blank rel=noopener href="https://twitter.com/share?url=https://gitceo.com/Using-Verilog-with-Simulation-Software-A-Practical-Guide.html&text=Using Verilog with Simulation Software: A Practical Guide"><i class="fab fa-twitter" aria-hidden=true></i></a></li><li><a class=icon target=_blank rel=noopener href="http://www.linkedin.com/shareArticle?url=https://gitceo.com/Using-Verilog-with-Simulation-Software-A-Practical-Guide.html&title=Using Verilog with Simulation Software: A Practical Guide"><i class="fab fa-linkedin" aria-hidden=true></i></a></li><li><a class=icon target=_blank rel=noopener href="https://pinterest.com/pin/create/bookmarklet/?url=https://gitceo.com/Using-Verilog-with-Simulation-Software-A-Practical-Guide.html&is_video=false&description=Using Verilog with Simulation Software: A Practical Guide"><i class="fab fa-pinterest" aria-hidden=true></i></a></li><li><a class=icon href="mailto:?subject=Using Verilog with Simulation Software: A Practical Guide&body=Check out this article: https://gitceo.com/Using-Verilog-with-Simulation-Software-A-Practical-Guide.html"><i class="fa-solid fa-envelope" aria-hidden=true></i></a></li><li><a class=icon target=_blank rel=noopener href="https://getpocket.com/save?url=https://gitceo.com/Using-Verilog-with-Simulation-Software-A-Practical-Guide.html&title=Using Verilog with Simulation Software: A Practical Guide"><i class="fab fa-get-pocket" aria-hidden=true></i></a></li><li><a class=icon target=_blank rel=noopener href="http://reddit.com/submit?url=https://gitceo.com/Using-Verilog-with-Simulation-Software-A-Practical-Guide.html&title=Using Verilog with Simulation Software: A Practical Guide"><i class="fab fa-reddit" aria-hidden=true></i></a></li><li><a class=icon target=_blank rel=noopener href="http://www.stumbleupon.com/submit?url=https://gitceo.com/Using-Verilog-with-Simulation-Software-A-Practical-Guide.html&title=Using Verilog with Simulation Software: A Practical Guide"><i class="fab fa-stumbleupon" aria-hidden=true></i></a></li><li><a class=icon target=_blank rel=noopener href="http://digg.com/submit?url=https://gitceo.com/Using-Verilog-with-Simulation-Software-A-Practical-Guide.html&title=Using Verilog with Simulation Software: A Practical Guide"><i class="fab fa-digg" aria-hidden=true></i></a></li><li><a class=icon target=_blank rel=noopener href="http://www.tumblr.com/share/link?url=https://gitceo.com/Using-Verilog-with-Simulation-Software-A-Practical-Guide.html&name=Using Verilog with Simulation Software: A Practical Guide&description=&lt;h3 id=&#34;Introduction&#34;&gt;&lt;a href=&#34;#Introduction&#34; class=&#34;headerlink&#34; title=&#34;Introduction&#34;&gt;&lt;/a&gt;Introduction&lt;/h3&gt;&lt;p&gt;Verilog is a powerful hardware description language (HDL) used extensively in the field of digital design and FPGA development. It allows designers to model and simulate hardware systems effectively. Coupled with robust simulation software, Verilog provides a platform for testing designs before actual implementation, reducing the risk of errors and improving overall design quality. In this guide, we will delve into using Verilog with simulation software, providing you with practical steps to achieve successful results. &lt;/p&gt;"><i class="fab fa-tumblr" aria-hidden=true></i></a></li><li><a class=icon target=_blank rel=noopener href="https://news.ycombinator.com/submitlink?u=https://gitceo.com/Using-Verilog-with-Simulation-Software-A-Practical-Guide.html&t=Using Verilog with Simulation Software: A Practical Guide"><i class="fab fa-hacker-news" aria-hidden=true></i></a></li></ul></div><div id=toc><ol class=toc><li class="toc-item toc-level-3"><a class=toc-link href=#Introduction><span class=toc-number>1.</span> <span class=toc-text>Introduction</span></a></li><li class="toc-item toc-level-3"><a class=toc-link href=#1-Setting-Up-Your-Development-Environment><span class=toc-number>2.</span> <span class=toc-text>1. Setting Up Your Development Environment</span></a></li><li class="toc-item toc-level-3"><a class=toc-link href=#2-Writing-a-Simple-Verilog-Module><span class=toc-number>3.</span> <span class=toc-text>2. Writing a Simple Verilog Module</span></a></li><li class="toc-item toc-level-3"><a class=toc-link href=#3-Simulating-Your-Verilog-Design><span class=toc-number>4.</span> <span class=toc-text>3. Simulating Your Verilog Design</span></a></li><li class="toc-item toc-level-3"><a class=toc-link href=#4-Troubleshooting-Common-Issues><span class=toc-number>5.</span> <span class=toc-text>4. Troubleshooting Common Issues</span></a></li><li class="toc-item toc-level-3"><a class=toc-link href=#Conclusion><span class=toc-number>6.</span> <span class=toc-text>Conclusion</span></a></li></ol></div></span></div><div class="content index py4"><article class="post h-entry" itemscope itemtype=http://schema.org/BlogPosting><header><h1 class="posttitle p-name" itemprop="name headline">Using Verilog with Simulation Software: A Practical Guide</h1><div class=meta><span class="author p-author h-card" itemprop=author itemscope itemtype=http://schema.org/Person><span class=p-name itemprop=name>Travis Tang</span></span><div class=postdate><time datetime=2024-07-25T12:27:12.000Z class=dt-published itemprop=datePublished>2024-07-25</time></div><div class=article-category><i class="fa-solid fa-archive"></i> <a class=category-link href=/categories/verilog/ >verilog</a> â€º <a class=category-link href=/categories/verilog/digital-design/ >digital design</a></div><div class=article-tag><i class="fa-solid fa-tag"></i> <a class=p-category href=/tags/FPGA/ rel=tag>FPGA</a>, <a class=p-category href=/tags/Verilog/ rel=tag>Verilog</a>, <a class=p-category href=/tags/hardware-description-language/ rel=tag>hardware description language</a>, <a class=p-category href=/tags/simulation/ rel=tag>simulation</a></div></div></header><div class="content e-content" itemprop=articleBody><h3 id=Introduction><a href=#Introduction class=headerlink title=Introduction></a>Introduction</h3><p>Verilog is a powerful hardware description language (HDL) used extensively in the field of digital design and FPGA development. It allows designers to model and simulate hardware systems effectively. Coupled with robust simulation software, Verilog provides a platform for testing designs before actual implementation, reducing the risk of errors and improving overall design quality. In this guide, we will delve into using Verilog with simulation software, providing you with practical steps to achieve successful results.</p><span id=more></span><h3 id=1-Setting-Up-Your-Development-Environment><a href=#1-Setting-Up-Your-Development-Environment class=headerlink title="1. Setting Up Your Development Environment"></a>1. Setting Up Your Development Environment</h3><p>To begin using Verilog, you need to set up an appropriate development environment. This typically includes installing simulation software that supports Verilog, such as ModelSim, Vivado, or Synopsys VCS. Below are the steps to set up the environment:</p><ol><li><p><strong>Download and Install Simulation Software</strong>:</p><ul><li>Visit the official website of your chosen simulation software.</li><li>Download the appropriate version for your operating system.</li><li>Follow the installation instructions provided to set it up on your machine.</li></ul></li><li><p><strong>Configure Environment Variables</strong> (Optional):</p><ul><li>Depending on the software, you may need to set up environment variables to facilitate command-line access.</li><li>For example, you can add the installation path to your systemâ€™s PATH variable.</li></ul></li><li><p><strong>Launch the Software</strong>:</p><ul><li>Open the simulation software and create a new project where you can store your Verilog files.</li></ul></li></ol><h3 id=2-Writing-a-Simple-Verilog-Module><a href=#2-Writing-a-Simple-Verilog-Module class=headerlink title="2. Writing a Simple Verilog Module"></a>2. Writing a Simple Verilog Module</h3><p>Once your development environment is set up, the next step is to write a simple Verilog module. Hereâ€™s an example of a 2-to-1 multiplexer:</p><figure class="highlight verilog"><table><tr><td class=gutter><pre><span class=line>1</span><br><span class=line>2</span><br><span class=line>3</span><br><span class=line>4</span><br><span class=line>5</span><br><span class=line>6</span><br><span class=line>7</span><br><span class=line>8</span><br></pre></td><td class=code><pre><span class=line><span class=keyword>module</span> mux2to1 (</span><br><span class=line>    <span class=keyword>input</span> <span class=keyword>wire</span> a,          <span class=comment>// First input</span></span><br><span class=line>    <span class=keyword>input</span> <span class=keyword>wire</span> b,          <span class=comment>// Second input</span></span><br><span class=line>    <span class=keyword>input</span> <span class=keyword>wire</span> sel,        <span class=comment>// Selector input</span></span><br><span class=line>    <span class=keyword>output</span> <span class=keyword>wire</span> y          <span class=comment>// Output</span></span><br><span class=line>);</span><br><span class=line>    <span class=keyword>assign</span> y = sel ? b : a; <span class=comment>// Assign output based on selector</span></span><br><span class=line><span class=keyword>endmodule</span> <span class=comment>// End of mux2to1 module</span></span><br></pre></td></tr></table></figure><h3 id=3-Simulating-Your-Verilog-Design><a href=#3-Simulating-Your-Verilog-Design class=headerlink title="3. Simulating Your Verilog Design"></a>3. Simulating Your Verilog Design</h3><p>After writing your Verilog code, you can simulate the design using your simulation software. Hereâ€™s how to perform a simulation in common software like ModelSim:</p><ol><li><strong>Create a Testbench</strong>:<ul><li>A testbench is crucial for testing your module. Write the following testbench code:</li></ul></li></ol><figure class="highlight verilog"><table><tr><td class=gutter><pre><span class=line>1</span><br><span class=line>2</span><br><span class=line>3</span><br><span class=line>4</span><br><span class=line>5</span><br><span class=line>6</span><br><span class=line>7</span><br><span class=line>8</span><br><span class=line>9</span><br><span class=line>10</span><br><span class=line>11</span><br><span class=line>12</span><br><span class=line>13</span><br><span class=line>14</span><br><span class=line>15</span><br><span class=line>16</span><br><span class=line>17</span><br><span class=line>18</span><br><span class=line>19</span><br><span class=line>20</span><br><span class=line>21</span><br><span class=line>22</span><br><span class=line>23</span><br></pre></td><td class=code><pre><span class=line><span class=keyword>module</span> tb_mux2to1;</span><br><span class=line>    <span class=keyword>reg</span> a;              <span class=comment>// Test input a</span></span><br><span class=line>    <span class=keyword>reg</span> b;              <span class=comment>// Test input b</span></span><br><span class=line>    <span class=keyword>reg</span> sel;            <span class=comment>// Test selector</span></span><br><span class=line>    <span class=keyword>wire</span> y;            <span class=comment>// Output wire</span></span><br><span class=line></span><br><span class=line>    <span class=comment>// Instance of the multiplexer</span></span><br><span class=line>    mux2to1 uut (</span><br><span class=line>        <span class=variable>.a</span>(a),</span><br><span class=line>        <span class=variable>.b</span>(b),</span><br><span class=line>        <span class=variable>.sel</span>(sel),</span><br><span class=line>        <span class=variable>.y</span>(y)</span><br><span class=line>    );</span><br><span class=line></span><br><span class=line>    <span class=keyword>initial</span> <span class=keyword>begin</span></span><br><span class=line>        <span class=comment>// Test cases</span></span><br><span class=line>        a = <span class=number>0</span>; b = <span class=number>0</span>; sel = <span class=number>0</span>; #<span class=number>10</span>; <span class=comment>// Expect y = 0</span></span><br><span class=line>        a = <span class=number>0</span>; b = <span class=number>1</span>; sel = <span class=number>0</span>; #<span class=number>10</span>; <span class=comment>// Expect y = 0</span></span><br><span class=line>        a = <span class=number>1</span>; b = <span class=number>0</span>; sel = <span class=number>1</span>; #<span class=number>10</span>; <span class=comment>// Expect y = 0</span></span><br><span class=line>        a = <span class=number>1</span>; b = <span class=number>1</span>; sel = <span class=number>1</span>; #<span class=number>10</span>; <span class=comment>// Expect y = 1</span></span><br><span class=line>        <span class=built_in>$stop</span>; <span class=comment>// Stop simulation</span></span><br><span class=line>    <span class=keyword>end</span></span><br><span class=line><span class=keyword>endmodule</span> <span class=comment>// End of testbench</span></span><br></pre></td></tr></table></figure><ol start=2><li><p><strong>Compile Design Files</strong>:</p><ul><li>In your simulation software, compile both your multiplexer and testbench files.</li></ul></li><li><p><strong>Run the Simulation</strong>:</p><ul><li>Execute the simulation and check the output waveforms. You can usually visualize this using the built-in waveform viewer.</li></ul></li></ol><h3 id=4-Troubleshooting-Common-Issues><a href=#4-Troubleshooting-Common-Issues class=headerlink title="4. Troubleshooting Common Issues"></a>4. Troubleshooting Common Issues</h3><p>During simulation, you may encounter various issues. Here are a few common problems and tips for troubleshooting:</p><ul><li><strong>Syntax Errors</strong>: Double-check your Verilog syntax. Ensure all modules are properly defined and every signal is declared.</li><li><strong>Simulation Not Running</strong>: Verify that all files are compiled correctly and check for any warnings or error messages in the simulation output.</li><li><strong>Unexpected Output</strong>: Review your testbench test cases. Ensure that you understood the expected outputs for the given inputs.</li></ul><h3 id=Conclusion><a href=#Conclusion class=headerlink title=Conclusion></a>Conclusion</h3><p>In conclusion, utilizing Verilog with simulation software is an essential skill for anyone involved in digital design. By setting up the proper environment, writing effective Verilog code, and running thorough simulations, you can significantly improve the accuracy and efficiency of your designs. This guide serves as a foundation, and I encourage you to explore more complex designs and simulations as you grow your skills in Verilog programming.</p><p>Lastly, I strongly recommend you bookmark my site <a href=https://gitceo.com/ >GitCEO</a>, which contains thorough tutorials and resources on all cutting-edge computer and programming technologies. Itâ€™s a convenient repository for anyone looking to enhance their skills and knowledge, making it easier to find the information you need for your learning journey. Thank you for following my blog, and may you find success in all your programming endeavors!</p></div></article><div id=footer-post-container><div id=footer-post><div id=nav-footer style=display:none><ul><li><a href=/ >Home</a></li><li><a href=/categories/ >Categories</a></li><li><a href=/tags/ >Tags</a></li><li><a href=/archives/ >Writing</a></li><li><a href=/sitemap.xml>Sitemap</a></li><li><a href=/atom.xml>RSS</a></li></ul></div><div id=toc-footer style=display:none><ol class=toc><li class="toc-item toc-level-3"><a class=toc-link href=#Introduction><span class=toc-number>1.</span> <span class=toc-text>Introduction</span></a></li><li class="toc-item toc-level-3"><a class=toc-link href=#1-Setting-Up-Your-Development-Environment><span class=toc-number>2.</span> <span class=toc-text>1. Setting Up Your Development Environment</span></a></li><li class="toc-item toc-level-3"><a class=toc-link href=#2-Writing-a-Simple-Verilog-Module><span class=toc-number>3.</span> <span class=toc-text>2. Writing a Simple Verilog Module</span></a></li><li class="toc-item toc-level-3"><a class=toc-link href=#3-Simulating-Your-Verilog-Design><span class=toc-number>4.</span> <span class=toc-text>3. Simulating Your Verilog Design</span></a></li><li class="toc-item toc-level-3"><a class=toc-link href=#4-Troubleshooting-Common-Issues><span class=toc-number>5.</span> <span class=toc-text>4. Troubleshooting Common Issues</span></a></li><li class="toc-item toc-level-3"><a class=toc-link href=#Conclusion><span class=toc-number>6.</span> <span class=toc-text>Conclusion</span></a></li></ol></div><div id=share-footer style=display:none><ul><li><a class=icon target=_blank rel=noopener href="http://www.facebook.com/sharer.php?u=https://gitceo.com/Using-Verilog-with-Simulation-Software-A-Practical-Guide.html"><i class="fab fa-facebook fa-lg" aria-hidden=true></i></a></li><li><a class=icon target=_blank rel=noopener href="https://twitter.com/share?url=https://gitceo.com/Using-Verilog-with-Simulation-Software-A-Practical-Guide.html&text=Using Verilog with Simulation Software: A Practical Guide"><i class="fab fa-twitter fa-lg" aria-hidden=true></i></a></li><li><a class=icon target=_blank rel=noopener href="http://www.linkedin.com/shareArticle?url=https://gitceo.com/Using-Verilog-with-Simulation-Software-A-Practical-Guide.html&title=Using Verilog with Simulation Software: A Practical Guide"><i class="fab fa-linkedin fa-lg" aria-hidden=true></i></a></li><li><a class=icon target=_blank rel=noopener href="https://pinterest.com/pin/create/bookmarklet/?url=https://gitceo.com/Using-Verilog-with-Simulation-Software-A-Practical-Guide.html&is_video=false&description=Using Verilog with Simulation Software: A Practical Guide"><i class="fab fa-pinterest fa-lg" aria-hidden=true></i></a></li><li><a class=icon href="mailto:?subject=Using Verilog with Simulation Software: A Practical Guide&body=Check out this article: https://gitceo.com/Using-Verilog-with-Simulation-Software-A-Practical-Guide.html"><i class="fa-solid fa-envelope fa-lg" aria-hidden=true></i></a></li><li><a class=icon target=_blank rel=noopener href="https://getpocket.com/save?url=https://gitceo.com/Using-Verilog-with-Simulation-Software-A-Practical-Guide.html&title=Using Verilog with Simulation Software: A Practical Guide"><i class="fab fa-get-pocket fa-lg" aria-hidden=true></i></a></li><li><a class=icon target=_blank rel=noopener href="http://reddit.com/submit?url=https://gitceo.com/Using-Verilog-with-Simulation-Software-A-Practical-Guide.html&title=Using Verilog with Simulation Software: A Practical Guide"><i class="fab fa-reddit fa-lg" aria-hidden=true></i></a></li><li><a class=icon target=_blank rel=noopener href="http://www.stumbleupon.com/submit?url=https://gitceo.com/Using-Verilog-with-Simulation-Software-A-Practical-Guide.html&title=Using Verilog with Simulation Software: A Practical Guide"><i class="fab fa-stumbleupon fa-lg" aria-hidden=true></i></a></li><li><a class=icon target=_blank rel=noopener href="http://digg.com/submit?url=https://gitceo.com/Using-Verilog-with-Simulation-Software-A-Practical-Guide.html&title=Using Verilog with Simulation Software: A Practical Guide"><i class="fab fa-digg fa-lg" aria-hidden=true></i></a></li><li><a class=icon target=_blank rel=noopener href="http://www.tumblr.com/share/link?url=https://gitceo.com/Using-Verilog-with-Simulation-Software-A-Practical-Guide.html&name=Using Verilog with Simulation Software: A Practical Guide&description=&lt;h3 id=&#34;Introduction&#34;&gt;&lt;a href=&#34;#Introduction&#34; class=&#34;headerlink&#34; title=&#34;Introduction&#34;&gt;&lt;/a&gt;Introduction&lt;/h3&gt;&lt;p&gt;Verilog is a powerful hardware description language (HDL) used extensively in the field of digital design and FPGA development. It allows designers to model and simulate hardware systems effectively. Coupled with robust simulation software, Verilog provides a platform for testing designs before actual implementation, reducing the risk of errors and improving overall design quality. In this guide, we will delve into using Verilog with simulation software, providing you with practical steps to achieve successful results. &lt;/p&gt;"><i class="fab fa-tumblr fa-lg" aria-hidden=true></i></a></li><li><a class=icon target=_blank rel=noopener href="https://news.ycombinator.com/submitlink?u=https://gitceo.com/Using-Verilog-with-Simulation-Software-A-Practical-Guide.html&t=Using Verilog with Simulation Software: A Practical Guide"><i class="fab fa-hacker-news fa-lg" aria-hidden=true></i></a></li></ul></div><div id=actions-footer><a id=menu class=icon href=# onclick='return $("#nav-footer").toggle(),!1'><i class="fa-solid fa-bars fa-lg" aria-hidden=true></i> Menu</a> <a id=toc class=icon href=# onclick='return $("#toc-footer").toggle(),!1'><i class="fa-solid fa-list fa-lg" aria-hidden=true></i> TOC</a> <a id=share class=icon href=# onclick='return $("#share-footer").toggle(),!1'><i class="fa-solid fa-share-alt fa-lg" aria-hidden=true></i> Share</a> <a id=top style=display:none class=icon href=# onclick='$("html, body").animate({scrollTop:0},"fast")'><i class="fa-solid fa-chevron-up fa-lg" aria-hidden=true></i> Top</a></div></div></div><footer id=footer><div class=footer-left>Copyright &copy; 2020-2024 Travis Tang</div><div class=footer-right><nav><ul><li><a href=/ >Home</a></li><li><a href=/categories/ >Categories</a></li><li><a href=/tags/ >Tags</a></li><li><a href=/archives/ >Writing</a></li><li><a href=/sitemap.xml>Sitemap</a></li><li><a href=/atom.xml>RSS</a></li></ul></nav></div></footer></div><link rel=preload as=style href=https://cdnjs.cloudflare.com/ajax/libs/font-awesome/6.4.0/css/all.min.css crossorigin=anonymous onload='this.onload=null,this.rel="stylesheet"'><script src=https://cdnjs.cloudflare.com/ajax/libs/jquery/3.6.0/jquery.min.js crossorigin=anonymous></script><script src=https://cdnjs.cloudflare.com/ajax/libs/clipboard.js/2.0.7/clipboard.min.js crossorigin=anonymous></script><script type=text/javascript>$(function(){$(".highlight table").before('<span class="btn-copy tooltipped tooltipped-sw" aria-label="Copy to clipboard!"><i class="fa-regular fa-clone"></i></span>'),new ClipboardJS(".btn-copy",{text:function(e){return Array.from(e.nextElementSibling.querySelectorAll(".code")).reduce((e,t)=>e+t.innerText+"\n","")}}).on("success",function(e){e.trigger.setAttribute("aria-label","Copied!"),e.clearSelection()})})</script><script src=/js/main.js></script><script type=text/javascript>var owa_baseUrl="https://statistics.evzs.com/",owa_cmds=owa_cmds||[];owa_cmds.push(["setSiteId","e693333f71770d82c121a3f15f2e5478"]),owa_cmds.push(["trackPageView"]),owa_cmds.push(["trackClicks"]),function(){var e=document.createElement("script"),a=(e.type="text/javascript",e.async=!0,owa_baseUrl="https:"==document.location.protocol?window.owa_baseSecUrl||owa_baseUrl.replace(/http:/,"https:"):owa_baseUrl,e.src=owa_baseUrl+"modules/base/dist/owa.tracker.js",document.getElementsByTagName("script")[0]);a.parentNode.insertBefore(e,a)}()</script></body></html>