{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1483072648893 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1483072648894 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Dec 30 12:37:28 2016 " "Processing started: Fri Dec 30 12:37:28 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1483072648894 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1483072648894 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off y86_ppl -c y86_ppl " "Command: quartus_map --read_settings_files=on --write_settings_files=off y86_ppl -c y86_ppl" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1483072648894 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1483072649265 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/y86_ppl.v 1 1 " "Found 1 design units, including 1 entities, in source file source/y86_ppl.v" { { "Info" "ISGN_ENTITY_NAME" "1 y86_ppl " "Found entity 1: y86_ppl" {  } { { "source/y86_ppl.v" "" { Text "E:/altera/FPGA/y86_ppl/source/y86_ppl.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1483072649313 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1483072649313 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/y86_rom.v 1 1 " "Found 1 design units, including 1 entities, in source file source/y86_rom.v" { { "Info" "ISGN_ENTITY_NAME" "1 y86_rom " "Found entity 1: y86_rom" {  } { { "source/y86_rom.v" "" { Text "E:/altera/FPGA/y86_ppl/source/y86_rom.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1483072649315 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1483072649315 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/y86_regw.v 1 1 " "Found 1 design units, including 1 entities, in source file source/y86_regw.v" { { "Info" "ISGN_ENTITY_NAME" "1 y86_regW " "Found entity 1: y86_regW" {  } { { "source/y86_regW.v" "" { Text "E:/altera/FPGA/y86_ppl/source/y86_regW.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1483072649317 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1483072649317 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/y86_regm.v 1 1 " "Found 1 design units, including 1 entities, in source file source/y86_regm.v" { { "Info" "ISGN_ENTITY_NAME" "1 y86_regM " "Found entity 1: y86_regM" {  } { { "source/y86_regM.v" "" { Text "E:/altera/FPGA/y86_ppl/source/y86_regM.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1483072649320 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1483072649320 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/y86_regfile.v 1 1 " "Found 1 design units, including 1 entities, in source file source/y86_regfile.v" { { "Info" "ISGN_ENTITY_NAME" "1 y86_regfile " "Found entity 1: y86_regfile" {  } { { "source/y86_regfile.v" "" { Text "E:/altera/FPGA/y86_ppl/source/y86_regfile.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1483072649322 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1483072649322 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/y86_regf.v 1 1 " "Found 1 design units, including 1 entities, in source file source/y86_regf.v" { { "Info" "ISGN_ENTITY_NAME" "1 y86_regF " "Found entity 1: y86_regF" {  } { { "source/y86_regF.v" "" { Text "E:/altera/FPGA/y86_ppl/source/y86_regF.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1483072649323 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1483072649323 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/y86_rege.v 1 1 " "Found 1 design units, including 1 entities, in source file source/y86_rege.v" { { "Info" "ISGN_ENTITY_NAME" "1 y86_regE " "Found entity 1: y86_regE" {  } { { "source/y86_regE.v" "" { Text "E:/altera/FPGA/y86_ppl/source/y86_regE.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1483072649326 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1483072649326 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/y86_regd.v 1 1 " "Found 1 design units, including 1 entities, in source file source/y86_regd.v" { { "Info" "ISGN_ENTITY_NAME" "1 y86_regD " "Found entity 1: y86_regD" {  } { { "source/y86_regD.v" "" { Text "E:/altera/FPGA/y86_ppl/source/y86_regD.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1483072649328 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1483072649328 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/y86_ram.v 1 1 " "Found 1 design units, including 1 entities, in source file source/y86_ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 y86_ram " "Found entity 1: y86_ram" {  } { { "source/y86_ram.v" "" { Text "E:/altera/FPGA/y86_ppl/source/y86_ram.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1483072649330 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1483072649330 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/y86_memory.v 1 1 " "Found 1 design units, including 1 entities, in source file source/y86_memory.v" { { "Info" "ISGN_ENTITY_NAME" "1 y86_memory " "Found entity 1: y86_memory" {  } { { "source/y86_memory.v" "" { Text "E:/altera/FPGA/y86_ppl/source/y86_memory.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1483072649333 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1483072649333 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/y86_instmem.v 1 1 " "Found 1 design units, including 1 entities, in source file source/y86_instmem.v" { { "Info" "ISGN_ENTITY_NAME" "1 y86_instmem " "Found entity 1: y86_instmem" {  } { { "source/y86_instmem.v" "" { Text "E:/altera/FPGA/y86_ppl/source/y86_instmem.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1483072649335 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1483072649335 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/y86_fetch.v 1 1 " "Found 1 design units, including 1 entities, in source file source/y86_fetch.v" { { "Info" "ISGN_ENTITY_NAME" "1 y86_fetch " "Found entity 1: y86_fetch" {  } { { "source/y86_fetch.v" "" { Text "E:/altera/FPGA/y86_ppl/source/y86_fetch.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1483072649337 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1483072649337 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/y86_execute.v 1 1 " "Found 1 design units, including 1 entities, in source file source/y86_execute.v" { { "Info" "ISGN_ENTITY_NAME" "1 y86_execute " "Found entity 1: y86_execute" {  } { { "source/y86_execute.v" "" { Text "E:/altera/FPGA/y86_ppl/source/y86_execute.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1483072649340 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1483072649340 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/y86_define.v 0 0 " "Found 0 design units, including 0 entities, in source file source/y86_define.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1483072649341 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/y86_decode.v 1 1 " "Found 1 design units, including 1 entities, in source file source/y86_decode.v" { { "Info" "ISGN_ENTITY_NAME" "1 y86_decode " "Found entity 1: y86_decode" {  } { { "source/y86_decode.v" "" { Text "E:/altera/FPGA/y86_ppl/source/y86_decode.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1483072649344 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1483072649344 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/y86_datamem.v 1 1 " "Found 1 design units, including 1 entities, in source file source/y86_datamem.v" { { "Info" "ISGN_ENTITY_NAME" "1 y86_datamem " "Found entity 1: y86_datamem" {  } { { "source/y86_datamem.v" "" { Text "E:/altera/FPGA/y86_ppl/source/y86_datamem.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1483072649346 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1483072649346 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/y86_cpu.v 1 1 " "Found 1 design units, including 1 entities, in source file source/y86_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 y86_cpu " "Found entity 1: y86_cpu" {  } { { "source/y86_cpu.v" "" { Text "E:/altera/FPGA/y86_ppl/source/y86_cpu.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1483072649349 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1483072649349 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/y86_alu.v 1 1 " "Found 1 design units, including 1 entities, in source file source/y86_alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 y86_alu " "Found entity 1: y86_alu" {  } { { "source/y86_alu.v" "" { Text "E:/altera/FPGA/y86_ppl/source/y86_alu.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1483072649351 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1483072649351 ""}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "zero_flag packed y86_alu.v(9) " "Verilog HDL Port Declaration warning at y86_alu.v(9): data type declaration for \"zero_flag\" declares packed dimensions but the port declaration declaration does not" {  } { { "source/y86_alu.v" "" { Text "E:/altera/FPGA/y86_ppl/source/y86_alu.v" 9 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "Quartus II" 0 -1 1483072649354 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "zero_flag y86_alu.v(8) " "HDL info at y86_alu.v(8): see declaration for object \"zero_flag\"" {  } { { "source/y86_alu.v" "" { Text "E:/altera/FPGA/y86_ppl/source/y86_alu.v" 8 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1483072649354 ""}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "signed_flag packed y86_alu.v(9) " "Verilog HDL Port Declaration warning at y86_alu.v(9): data type declaration for \"signed_flag\" declares packed dimensions but the port declaration declaration does not" {  } { { "source/y86_alu.v" "" { Text "E:/altera/FPGA/y86_ppl/source/y86_alu.v" 9 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "Quartus II" 0 -1 1483072649354 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "signed_flag y86_alu.v(8) " "HDL info at y86_alu.v(8): see declaration for object \"signed_flag\"" {  } { { "source/y86_alu.v" "" { Text "E:/altera/FPGA/y86_ppl/source/y86_alu.v" 8 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1483072649354 ""}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "overflow_flag packed y86_alu.v(9) " "Verilog HDL Port Declaration warning at y86_alu.v(9): data type declaration for \"overflow_flag\" declares packed dimensions but the port declaration declaration does not" {  } { { "source/y86_alu.v" "" { Text "E:/altera/FPGA/y86_ppl/source/y86_alu.v" 9 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "Quartus II" 0 -1 1483072649354 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "overflow_flag y86_alu.v(8) " "HDL info at y86_alu.v(8): see declaration for object \"overflow_flag\"" {  } { { "source/y86_alu.v" "" { Text "E:/altera/FPGA/y86_ppl/source/y86_alu.v" 8 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1483072649354 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "y86_cpu " "Elaborating entity \"y86_cpu\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1483072649394 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "stat y86_cpu.v(168) " "Verilog HDL Always Construct warning at y86_cpu.v(168): variable \"stat\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "source/y86_cpu.v" "" { Text "E:/altera/FPGA/y86_ppl/source/y86_cpu.v" 168 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1483072649399 "|y86_sim|y86_cpu:cpu"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "stat y86_cpu.v(165) " "Verilog HDL Always Construct warning at y86_cpu.v(165): inferring latch(es) for variable \"stat\", which holds its previous value in one or more paths through the always construct" {  } { { "source/y86_cpu.v" "" { Text "E:/altera/FPGA/y86_ppl/source/y86_cpu.v" 165 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1483072649399 "|y86_sim|y86_cpu:cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stat\[0\] y86_cpu.v(165) " "Inferred latch for \"stat\[0\]\" at y86_cpu.v(165)" {  } { { "source/y86_cpu.v" "" { Text "E:/altera/FPGA/y86_ppl/source/y86_cpu.v" 165 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1483072649399 "|y86_sim|y86_cpu:cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stat\[1\] y86_cpu.v(165) " "Inferred latch for \"stat\[1\]\" at y86_cpu.v(165)" {  } { { "source/y86_cpu.v" "" { Text "E:/altera/FPGA/y86_ppl/source/y86_cpu.v" 165 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1483072649399 "|y86_sim|y86_cpu:cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stat\[2\] y86_cpu.v(165) " "Inferred latch for \"stat\[2\]\" at y86_cpu.v(165)" {  } { { "source/y86_cpu.v" "" { Text "E:/altera/FPGA/y86_ppl/source/y86_cpu.v" 165 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1483072649399 "|y86_sim|y86_cpu:cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "stat\[3\] y86_cpu.v(165) " "Inferred latch for \"stat\[3\]\" at y86_cpu.v(165)" {  } { { "source/y86_cpu.v" "" { Text "E:/altera/FPGA/y86_ppl/source/y86_cpu.v" 165 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1483072649399 "|y86_sim|y86_cpu:cpu"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "y86_regF y86_regF:regF " "Elaborating entity \"y86_regF\" for hierarchy \"y86_regF:regF\"" {  } { { "source/y86_cpu.v" "regF" { Text "E:/altera/FPGA/y86_ppl/source/y86_cpu.v" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483072649401 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "y86_regD y86_regD:regD " "Elaborating entity \"y86_regD\" for hierarchy \"y86_regD:regD\"" {  } { { "source/y86_cpu.v" "regD" { Text "E:/altera/FPGA/y86_ppl/source/y86_cpu.v" 55 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483072649404 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "y86_regE y86_regE:regE " "Elaborating entity \"y86_regE\" for hierarchy \"y86_regE:regE\"" {  } { { "source/y86_cpu.v" "regE" { Text "E:/altera/FPGA/y86_ppl/source/y86_cpu.v" 74 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483072649406 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "y86_regM y86_regM:regM " "Elaborating entity \"y86_regM\" for hierarchy \"y86_regM:regM\"" {  } { { "source/y86_cpu.v" "regM" { Text "E:/altera/FPGA/y86_ppl/source/y86_cpu.v" 93 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483072649409 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "y86_regW y86_regW:regW " "Elaborating entity \"y86_regW\" for hierarchy \"y86_regW:regW\"" {  } { { "source/y86_cpu.v" "regW" { Text "E:/altera/FPGA/y86_ppl/source/y86_cpu.v" 112 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483072649411 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "y86_fetch y86_fetch:fetch " "Elaborating entity \"y86_fetch\" for hierarchy \"y86_fetch:fetch\"" {  } { { "source/y86_cpu.v" "fetch" { Text "E:/altera/FPGA/y86_ppl/source/y86_cpu.v" 128 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483072649413 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "y86_instmem y86_fetch:fetch\|y86_instmem:instruction_memory " "Elaborating entity \"y86_instmem\" for hierarchy \"y86_fetch:fetch\|y86_instmem:instruction_memory\"" {  } { { "source/y86_fetch.v" "instruction_memory" { Text "E:/altera/FPGA/y86_ppl/source/y86_fetch.v" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483072649416 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "y86_rom y86_fetch:fetch\|y86_instmem:instruction_memory\|y86_rom:irom " "Elaborating entity \"y86_rom\" for hierarchy \"y86_fetch:fetch\|y86_instmem:instruction_memory\|y86_rom:irom\"" {  } { { "source/y86_instmem.v" "irom" { Text "E:/altera/FPGA/y86_ppl/source/y86_instmem.v" 14 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483072649419 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram y86_fetch:fetch\|y86_instmem:instruction_memory\|y86_rom:irom\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"y86_fetch:fetch\|y86_instmem:instruction_memory\|y86_rom:irom\|altsyncram:altsyncram_component\"" {  } { { "source/y86_rom.v" "altsyncram_component" { Text "E:/altera/FPGA/y86_ppl/source/y86_rom.v" 93 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483072649448 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "y86_fetch:fetch\|y86_instmem:instruction_memory\|y86_rom:irom\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"y86_fetch:fetch\|y86_instmem:instruction_memory\|y86_rom:irom\|altsyncram:altsyncram_component\"" {  } { { "source/y86_rom.v" "" { Text "E:/altera/FPGA/y86_ppl/source/y86_rom.v" 93 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1483072649450 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "y86_fetch:fetch\|y86_instmem:instruction_memory\|y86_rom:irom\|altsyncram:altsyncram_component " "Instantiated megafunction \"y86_fetch:fetch\|y86_instmem:instruction_memory\|y86_rom:irom\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483072649450 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483072649450 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483072649450 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483072649450 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483072649450 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK0 " "Parameter \"indata_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483072649450 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ./source/y86_instmem.mif " "Parameter \"init_file\" = \"./source/y86_instmem.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483072649450 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483072649450 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483072649450 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483072649450 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 256 " "Parameter \"numwords_b\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483072649450 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode BIDIR_DUAL_PORT " "Parameter \"operation_mode\" = \"BIDIR_DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483072649450 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483072649450 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483072649450 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483072649450 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483072649450 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483072649450 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483072649450 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 8 " "Parameter \"widthad_b\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483072649450 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 64 " "Parameter \"width_a\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483072649450 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 64 " "Parameter \"width_b\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483072649450 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483072649450 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483072649450 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK0 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483072649450 ""}  } { { "source/y86_rom.v" "" { Text "E:/altera/FPGA/y86_ppl/source/y86_rom.v" 93 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1483072649450 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_5na2.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_5na2.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_5na2 " "Found entity 1: altsyncram_5na2" {  } { { "db/altsyncram_5na2.tdf" "" { Text "E:/altera/FPGA/y86_ppl/db/altsyncram_5na2.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1483072649530 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1483072649530 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_5na2 y86_fetch:fetch\|y86_instmem:instruction_memory\|y86_rom:irom\|altsyncram:altsyncram_component\|altsyncram_5na2:auto_generated " "Elaborating entity \"altsyncram_5na2\" for hierarchy \"y86_fetch:fetch\|y86_instmem:instruction_memory\|y86_rom:irom\|altsyncram:altsyncram_component\|altsyncram_5na2:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "e:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483072649530 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "y86_decode y86_decode:decode " "Elaborating entity \"y86_decode\" for hierarchy \"y86_decode:decode\"" {  } { { "source/y86_cpu.v" "decode" { Text "E:/altera/FPGA/y86_ppl/source/y86_cpu.v" 137 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483072649537 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "y86_regfile y86_decode:decode\|y86_regfile:register_file " "Elaborating entity \"y86_regfile\" for hierarchy \"y86_decode:decode\|y86_regfile:register_file\"" {  } { { "source/y86_decode.v" "register_file" { Text "E:/altera/FPGA/y86_ppl/source/y86_decode.v" 48 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483072649540 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "i y86_regfile.v(19) " "Verilog HDL Always Construct warning at y86_regfile.v(19): inferring latch(es) for variable \"i\", which holds its previous value in one or more paths through the always construct" {  } { { "source/y86_regfile.v" "" { Text "E:/altera/FPGA/y86_ppl/source/y86_regfile.v" 19 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1483072649544 "|y86_sim|y86_cpu:cpu|y86_decode:decode|y86_regfile:register_file"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "y86_execute y86_execute:execute " "Elaborating entity \"y86_execute\" for hierarchy \"y86_execute:execute\"" {  } { { "source/y86_cpu.v" "execute" { Text "E:/altera/FPGA/y86_ppl/source/y86_cpu.v" 147 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483072649545 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "y86_alu y86_execute:execute\|y86_alu:alu " "Elaborating entity \"y86_alu\" for hierarchy \"y86_execute:execute\|y86_alu:alu\"" {  } { { "source/y86_execute.v" "alu" { Text "E:/altera/FPGA/y86_ppl/source/y86_execute.v" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483072649547 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "zero_flag y86_alu.v(14) " "Verilog HDL Always Construct warning at y86_alu.v(14): inferring latch(es) for variable \"zero_flag\", which holds its previous value in one or more paths through the always construct" {  } { { "source/y86_alu.v" "" { Text "E:/altera/FPGA/y86_ppl/source/y86_alu.v" 14 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1483072649550 "|y86_sim|y86_cpu:cpu|y86_execute:execute|y86_alu:alu"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "signed_flag y86_alu.v(14) " "Verilog HDL Always Construct warning at y86_alu.v(14): inferring latch(es) for variable \"signed_flag\", which holds its previous value in one or more paths through the always construct" {  } { { "source/y86_alu.v" "" { Text "E:/altera/FPGA/y86_ppl/source/y86_alu.v" 14 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1483072649550 "|y86_sim|y86_cpu:cpu|y86_execute:execute|y86_alu:alu"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "overflow_flag y86_alu.v(14) " "Verilog HDL Always Construct warning at y86_alu.v(14): inferring latch(es) for variable \"overflow_flag\", which holds its previous value in one or more paths through the always construct" {  } { { "source/y86_alu.v" "" { Text "E:/altera/FPGA/y86_ppl/source/y86_alu.v" 14 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1483072649550 "|y86_sim|y86_cpu:cpu|y86_execute:execute|y86_alu:alu"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "e_valE y86_alu.v(14) " "Verilog HDL Always Construct warning at y86_alu.v(14): inferring latch(es) for variable \"e_valE\", which holds its previous value in one or more paths through the always construct" {  } { { "source/y86_alu.v" "" { Text "E:/altera/FPGA/y86_ppl/source/y86_alu.v" 14 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1483072649550 "|y86_sim|y86_cpu:cpu|y86_execute:execute|y86_alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "e_valE\[0\] y86_alu.v(19) " "Inferred latch for \"e_valE\[0\]\" at y86_alu.v(19)" {  } { { "source/y86_alu.v" "" { Text "E:/altera/FPGA/y86_ppl/source/y86_alu.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1483072649550 "|y86_sim|y86_cpu:cpu|y86_execute:execute|y86_alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "e_valE\[1\] y86_alu.v(19) " "Inferred latch for \"e_valE\[1\]\" at y86_alu.v(19)" {  } { { "source/y86_alu.v" "" { Text "E:/altera/FPGA/y86_ppl/source/y86_alu.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1483072649550 "|y86_sim|y86_cpu:cpu|y86_execute:execute|y86_alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "e_valE\[2\] y86_alu.v(19) " "Inferred latch for \"e_valE\[2\]\" at y86_alu.v(19)" {  } { { "source/y86_alu.v" "" { Text "E:/altera/FPGA/y86_ppl/source/y86_alu.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1483072649550 "|y86_sim|y86_cpu:cpu|y86_execute:execute|y86_alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "e_valE\[3\] y86_alu.v(19) " "Inferred latch for \"e_valE\[3\]\" at y86_alu.v(19)" {  } { { "source/y86_alu.v" "" { Text "E:/altera/FPGA/y86_ppl/source/y86_alu.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1483072649550 "|y86_sim|y86_cpu:cpu|y86_execute:execute|y86_alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "e_valE\[4\] y86_alu.v(19) " "Inferred latch for \"e_valE\[4\]\" at y86_alu.v(19)" {  } { { "source/y86_alu.v" "" { Text "E:/altera/FPGA/y86_ppl/source/y86_alu.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1483072649550 "|y86_sim|y86_cpu:cpu|y86_execute:execute|y86_alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "e_valE\[5\] y86_alu.v(19) " "Inferred latch for \"e_valE\[5\]\" at y86_alu.v(19)" {  } { { "source/y86_alu.v" "" { Text "E:/altera/FPGA/y86_ppl/source/y86_alu.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1483072649550 "|y86_sim|y86_cpu:cpu|y86_execute:execute|y86_alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "e_valE\[6\] y86_alu.v(19) " "Inferred latch for \"e_valE\[6\]\" at y86_alu.v(19)" {  } { { "source/y86_alu.v" "" { Text "E:/altera/FPGA/y86_ppl/source/y86_alu.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1483072649550 "|y86_sim|y86_cpu:cpu|y86_execute:execute|y86_alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "e_valE\[7\] y86_alu.v(19) " "Inferred latch for \"e_valE\[7\]\" at y86_alu.v(19)" {  } { { "source/y86_alu.v" "" { Text "E:/altera/FPGA/y86_ppl/source/y86_alu.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1483072649550 "|y86_sim|y86_cpu:cpu|y86_execute:execute|y86_alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "e_valE\[8\] y86_alu.v(19) " "Inferred latch for \"e_valE\[8\]\" at y86_alu.v(19)" {  } { { "source/y86_alu.v" "" { Text "E:/altera/FPGA/y86_ppl/source/y86_alu.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1483072649550 "|y86_sim|y86_cpu:cpu|y86_execute:execute|y86_alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "e_valE\[9\] y86_alu.v(19) " "Inferred latch for \"e_valE\[9\]\" at y86_alu.v(19)" {  } { { "source/y86_alu.v" "" { Text "E:/altera/FPGA/y86_ppl/source/y86_alu.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1483072649550 "|y86_sim|y86_cpu:cpu|y86_execute:execute|y86_alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "e_valE\[10\] y86_alu.v(19) " "Inferred latch for \"e_valE\[10\]\" at y86_alu.v(19)" {  } { { "source/y86_alu.v" "" { Text "E:/altera/FPGA/y86_ppl/source/y86_alu.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1483072649551 "|y86_sim|y86_cpu:cpu|y86_execute:execute|y86_alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "e_valE\[11\] y86_alu.v(19) " "Inferred latch for \"e_valE\[11\]\" at y86_alu.v(19)" {  } { { "source/y86_alu.v" "" { Text "E:/altera/FPGA/y86_ppl/source/y86_alu.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1483072649551 "|y86_sim|y86_cpu:cpu|y86_execute:execute|y86_alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "e_valE\[12\] y86_alu.v(19) " "Inferred latch for \"e_valE\[12\]\" at y86_alu.v(19)" {  } { { "source/y86_alu.v" "" { Text "E:/altera/FPGA/y86_ppl/source/y86_alu.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1483072649551 "|y86_sim|y86_cpu:cpu|y86_execute:execute|y86_alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "e_valE\[13\] y86_alu.v(19) " "Inferred latch for \"e_valE\[13\]\" at y86_alu.v(19)" {  } { { "source/y86_alu.v" "" { Text "E:/altera/FPGA/y86_ppl/source/y86_alu.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1483072649551 "|y86_sim|y86_cpu:cpu|y86_execute:execute|y86_alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "e_valE\[14\] y86_alu.v(19) " "Inferred latch for \"e_valE\[14\]\" at y86_alu.v(19)" {  } { { "source/y86_alu.v" "" { Text "E:/altera/FPGA/y86_ppl/source/y86_alu.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1483072649551 "|y86_sim|y86_cpu:cpu|y86_execute:execute|y86_alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "e_valE\[15\] y86_alu.v(19) " "Inferred latch for \"e_valE\[15\]\" at y86_alu.v(19)" {  } { { "source/y86_alu.v" "" { Text "E:/altera/FPGA/y86_ppl/source/y86_alu.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1483072649551 "|y86_sim|y86_cpu:cpu|y86_execute:execute|y86_alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "e_valE\[16\] y86_alu.v(19) " "Inferred latch for \"e_valE\[16\]\" at y86_alu.v(19)" {  } { { "source/y86_alu.v" "" { Text "E:/altera/FPGA/y86_ppl/source/y86_alu.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1483072649551 "|y86_sim|y86_cpu:cpu|y86_execute:execute|y86_alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "e_valE\[17\] y86_alu.v(19) " "Inferred latch for \"e_valE\[17\]\" at y86_alu.v(19)" {  } { { "source/y86_alu.v" "" { Text "E:/altera/FPGA/y86_ppl/source/y86_alu.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1483072649551 "|y86_sim|y86_cpu:cpu|y86_execute:execute|y86_alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "e_valE\[18\] y86_alu.v(19) " "Inferred latch for \"e_valE\[18\]\" at y86_alu.v(19)" {  } { { "source/y86_alu.v" "" { Text "E:/altera/FPGA/y86_ppl/source/y86_alu.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1483072649551 "|y86_sim|y86_cpu:cpu|y86_execute:execute|y86_alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "e_valE\[19\] y86_alu.v(19) " "Inferred latch for \"e_valE\[19\]\" at y86_alu.v(19)" {  } { { "source/y86_alu.v" "" { Text "E:/altera/FPGA/y86_ppl/source/y86_alu.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1483072649551 "|y86_sim|y86_cpu:cpu|y86_execute:execute|y86_alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "e_valE\[20\] y86_alu.v(19) " "Inferred latch for \"e_valE\[20\]\" at y86_alu.v(19)" {  } { { "source/y86_alu.v" "" { Text "E:/altera/FPGA/y86_ppl/source/y86_alu.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1483072649551 "|y86_sim|y86_cpu:cpu|y86_execute:execute|y86_alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "e_valE\[21\] y86_alu.v(19) " "Inferred latch for \"e_valE\[21\]\" at y86_alu.v(19)" {  } { { "source/y86_alu.v" "" { Text "E:/altera/FPGA/y86_ppl/source/y86_alu.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1483072649551 "|y86_sim|y86_cpu:cpu|y86_execute:execute|y86_alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "e_valE\[22\] y86_alu.v(19) " "Inferred latch for \"e_valE\[22\]\" at y86_alu.v(19)" {  } { { "source/y86_alu.v" "" { Text "E:/altera/FPGA/y86_ppl/source/y86_alu.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1483072649551 "|y86_sim|y86_cpu:cpu|y86_execute:execute|y86_alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "e_valE\[23\] y86_alu.v(19) " "Inferred latch for \"e_valE\[23\]\" at y86_alu.v(19)" {  } { { "source/y86_alu.v" "" { Text "E:/altera/FPGA/y86_ppl/source/y86_alu.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1483072649551 "|y86_sim|y86_cpu:cpu|y86_execute:execute|y86_alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "e_valE\[24\] y86_alu.v(19) " "Inferred latch for \"e_valE\[24\]\" at y86_alu.v(19)" {  } { { "source/y86_alu.v" "" { Text "E:/altera/FPGA/y86_ppl/source/y86_alu.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1483072649551 "|y86_sim|y86_cpu:cpu|y86_execute:execute|y86_alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "e_valE\[25\] y86_alu.v(19) " "Inferred latch for \"e_valE\[25\]\" at y86_alu.v(19)" {  } { { "source/y86_alu.v" "" { Text "E:/altera/FPGA/y86_ppl/source/y86_alu.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1483072649551 "|y86_sim|y86_cpu:cpu|y86_execute:execute|y86_alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "e_valE\[26\] y86_alu.v(19) " "Inferred latch for \"e_valE\[26\]\" at y86_alu.v(19)" {  } { { "source/y86_alu.v" "" { Text "E:/altera/FPGA/y86_ppl/source/y86_alu.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1483072649551 "|y86_sim|y86_cpu:cpu|y86_execute:execute|y86_alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "e_valE\[27\] y86_alu.v(19) " "Inferred latch for \"e_valE\[27\]\" at y86_alu.v(19)" {  } { { "source/y86_alu.v" "" { Text "E:/altera/FPGA/y86_ppl/source/y86_alu.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1483072649551 "|y86_sim|y86_cpu:cpu|y86_execute:execute|y86_alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "e_valE\[28\] y86_alu.v(19) " "Inferred latch for \"e_valE\[28\]\" at y86_alu.v(19)" {  } { { "source/y86_alu.v" "" { Text "E:/altera/FPGA/y86_ppl/source/y86_alu.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1483072649551 "|y86_sim|y86_cpu:cpu|y86_execute:execute|y86_alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "e_valE\[29\] y86_alu.v(19) " "Inferred latch for \"e_valE\[29\]\" at y86_alu.v(19)" {  } { { "source/y86_alu.v" "" { Text "E:/altera/FPGA/y86_ppl/source/y86_alu.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1483072649551 "|y86_sim|y86_cpu:cpu|y86_execute:execute|y86_alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "e_valE\[30\] y86_alu.v(19) " "Inferred latch for \"e_valE\[30\]\" at y86_alu.v(19)" {  } { { "source/y86_alu.v" "" { Text "E:/altera/FPGA/y86_ppl/source/y86_alu.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1483072649551 "|y86_sim|y86_cpu:cpu|y86_execute:execute|y86_alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "e_valE\[31\] y86_alu.v(19) " "Inferred latch for \"e_valE\[31\]\" at y86_alu.v(19)" {  } { { "source/y86_alu.v" "" { Text "E:/altera/FPGA/y86_ppl/source/y86_alu.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1483072649551 "|y86_sim|y86_cpu:cpu|y86_execute:execute|y86_alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "overflow_flag\[0\] y86_alu.v(19) " "Inferred latch for \"overflow_flag\[0\]\" at y86_alu.v(19)" {  } { { "source/y86_alu.v" "" { Text "E:/altera/FPGA/y86_ppl/source/y86_alu.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1483072649552 "|y86_sim|y86_cpu:cpu|y86_execute:execute|y86_alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "overflow_flag\[1\] y86_alu.v(19) " "Inferred latch for \"overflow_flag\[1\]\" at y86_alu.v(19)" {  } { { "source/y86_alu.v" "" { Text "E:/altera/FPGA/y86_ppl/source/y86_alu.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1483072649552 "|y86_sim|y86_cpu:cpu|y86_execute:execute|y86_alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "overflow_flag\[2\] y86_alu.v(19) " "Inferred latch for \"overflow_flag\[2\]\" at y86_alu.v(19)" {  } { { "source/y86_alu.v" "" { Text "E:/altera/FPGA/y86_ppl/source/y86_alu.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1483072649552 "|y86_sim|y86_cpu:cpu|y86_execute:execute|y86_alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "overflow_flag\[3\] y86_alu.v(19) " "Inferred latch for \"overflow_flag\[3\]\" at y86_alu.v(19)" {  } { { "source/y86_alu.v" "" { Text "E:/altera/FPGA/y86_ppl/source/y86_alu.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1483072649552 "|y86_sim|y86_cpu:cpu|y86_execute:execute|y86_alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "overflow_flag\[4\] y86_alu.v(19) " "Inferred latch for \"overflow_flag\[4\]\" at y86_alu.v(19)" {  } { { "source/y86_alu.v" "" { Text "E:/altera/FPGA/y86_ppl/source/y86_alu.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1483072649552 "|y86_sim|y86_cpu:cpu|y86_execute:execute|y86_alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "overflow_flag\[5\] y86_alu.v(19) " "Inferred latch for \"overflow_flag\[5\]\" at y86_alu.v(19)" {  } { { "source/y86_alu.v" "" { Text "E:/altera/FPGA/y86_ppl/source/y86_alu.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1483072649552 "|y86_sim|y86_cpu:cpu|y86_execute:execute|y86_alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "overflow_flag\[6\] y86_alu.v(19) " "Inferred latch for \"overflow_flag\[6\]\" at y86_alu.v(19)" {  } { { "source/y86_alu.v" "" { Text "E:/altera/FPGA/y86_ppl/source/y86_alu.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1483072649552 "|y86_sim|y86_cpu:cpu|y86_execute:execute|y86_alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "overflow_flag\[7\] y86_alu.v(19) " "Inferred latch for \"overflow_flag\[7\]\" at y86_alu.v(19)" {  } { { "source/y86_alu.v" "" { Text "E:/altera/FPGA/y86_ppl/source/y86_alu.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1483072649552 "|y86_sim|y86_cpu:cpu|y86_execute:execute|y86_alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "overflow_flag\[8\] y86_alu.v(19) " "Inferred latch for \"overflow_flag\[8\]\" at y86_alu.v(19)" {  } { { "source/y86_alu.v" "" { Text "E:/altera/FPGA/y86_ppl/source/y86_alu.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1483072649552 "|y86_sim|y86_cpu:cpu|y86_execute:execute|y86_alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "overflow_flag\[9\] y86_alu.v(19) " "Inferred latch for \"overflow_flag\[9\]\" at y86_alu.v(19)" {  } { { "source/y86_alu.v" "" { Text "E:/altera/FPGA/y86_ppl/source/y86_alu.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1483072649552 "|y86_sim|y86_cpu:cpu|y86_execute:execute|y86_alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "overflow_flag\[10\] y86_alu.v(19) " "Inferred latch for \"overflow_flag\[10\]\" at y86_alu.v(19)" {  } { { "source/y86_alu.v" "" { Text "E:/altera/FPGA/y86_ppl/source/y86_alu.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1483072649552 "|y86_sim|y86_cpu:cpu|y86_execute:execute|y86_alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "overflow_flag\[11\] y86_alu.v(19) " "Inferred latch for \"overflow_flag\[11\]\" at y86_alu.v(19)" {  } { { "source/y86_alu.v" "" { Text "E:/altera/FPGA/y86_ppl/source/y86_alu.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1483072649552 "|y86_sim|y86_cpu:cpu|y86_execute:execute|y86_alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "overflow_flag\[12\] y86_alu.v(19) " "Inferred latch for \"overflow_flag\[12\]\" at y86_alu.v(19)" {  } { { "source/y86_alu.v" "" { Text "E:/altera/FPGA/y86_ppl/source/y86_alu.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1483072649552 "|y86_sim|y86_cpu:cpu|y86_execute:execute|y86_alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "overflow_flag\[13\] y86_alu.v(19) " "Inferred latch for \"overflow_flag\[13\]\" at y86_alu.v(19)" {  } { { "source/y86_alu.v" "" { Text "E:/altera/FPGA/y86_ppl/source/y86_alu.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1483072649552 "|y86_sim|y86_cpu:cpu|y86_execute:execute|y86_alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "overflow_flag\[14\] y86_alu.v(19) " "Inferred latch for \"overflow_flag\[14\]\" at y86_alu.v(19)" {  } { { "source/y86_alu.v" "" { Text "E:/altera/FPGA/y86_ppl/source/y86_alu.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1483072649552 "|y86_sim|y86_cpu:cpu|y86_execute:execute|y86_alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "overflow_flag\[15\] y86_alu.v(19) " "Inferred latch for \"overflow_flag\[15\]\" at y86_alu.v(19)" {  } { { "source/y86_alu.v" "" { Text "E:/altera/FPGA/y86_ppl/source/y86_alu.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1483072649552 "|y86_sim|y86_cpu:cpu|y86_execute:execute|y86_alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "overflow_flag\[16\] y86_alu.v(19) " "Inferred latch for \"overflow_flag\[16\]\" at y86_alu.v(19)" {  } { { "source/y86_alu.v" "" { Text "E:/altera/FPGA/y86_ppl/source/y86_alu.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1483072649552 "|y86_sim|y86_cpu:cpu|y86_execute:execute|y86_alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "overflow_flag\[17\] y86_alu.v(19) " "Inferred latch for \"overflow_flag\[17\]\" at y86_alu.v(19)" {  } { { "source/y86_alu.v" "" { Text "E:/altera/FPGA/y86_ppl/source/y86_alu.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1483072649552 "|y86_sim|y86_cpu:cpu|y86_execute:execute|y86_alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "overflow_flag\[18\] y86_alu.v(19) " "Inferred latch for \"overflow_flag\[18\]\" at y86_alu.v(19)" {  } { { "source/y86_alu.v" "" { Text "E:/altera/FPGA/y86_ppl/source/y86_alu.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1483072649552 "|y86_sim|y86_cpu:cpu|y86_execute:execute|y86_alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "overflow_flag\[19\] y86_alu.v(19) " "Inferred latch for \"overflow_flag\[19\]\" at y86_alu.v(19)" {  } { { "source/y86_alu.v" "" { Text "E:/altera/FPGA/y86_ppl/source/y86_alu.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1483072649552 "|y86_sim|y86_cpu:cpu|y86_execute:execute|y86_alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "overflow_flag\[20\] y86_alu.v(19) " "Inferred latch for \"overflow_flag\[20\]\" at y86_alu.v(19)" {  } { { "source/y86_alu.v" "" { Text "E:/altera/FPGA/y86_ppl/source/y86_alu.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1483072649552 "|y86_sim|y86_cpu:cpu|y86_execute:execute|y86_alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "overflow_flag\[21\] y86_alu.v(19) " "Inferred latch for \"overflow_flag\[21\]\" at y86_alu.v(19)" {  } { { "source/y86_alu.v" "" { Text "E:/altera/FPGA/y86_ppl/source/y86_alu.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1483072649553 "|y86_sim|y86_cpu:cpu|y86_execute:execute|y86_alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "overflow_flag\[22\] y86_alu.v(19) " "Inferred latch for \"overflow_flag\[22\]\" at y86_alu.v(19)" {  } { { "source/y86_alu.v" "" { Text "E:/altera/FPGA/y86_ppl/source/y86_alu.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1483072649553 "|y86_sim|y86_cpu:cpu|y86_execute:execute|y86_alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "overflow_flag\[23\] y86_alu.v(19) " "Inferred latch for \"overflow_flag\[23\]\" at y86_alu.v(19)" {  } { { "source/y86_alu.v" "" { Text "E:/altera/FPGA/y86_ppl/source/y86_alu.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1483072649553 "|y86_sim|y86_cpu:cpu|y86_execute:execute|y86_alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "overflow_flag\[24\] y86_alu.v(19) " "Inferred latch for \"overflow_flag\[24\]\" at y86_alu.v(19)" {  } { { "source/y86_alu.v" "" { Text "E:/altera/FPGA/y86_ppl/source/y86_alu.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1483072649553 "|y86_sim|y86_cpu:cpu|y86_execute:execute|y86_alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "overflow_flag\[25\] y86_alu.v(19) " "Inferred latch for \"overflow_flag\[25\]\" at y86_alu.v(19)" {  } { { "source/y86_alu.v" "" { Text "E:/altera/FPGA/y86_ppl/source/y86_alu.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1483072649553 "|y86_sim|y86_cpu:cpu|y86_execute:execute|y86_alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "overflow_flag\[26\] y86_alu.v(19) " "Inferred latch for \"overflow_flag\[26\]\" at y86_alu.v(19)" {  } { { "source/y86_alu.v" "" { Text "E:/altera/FPGA/y86_ppl/source/y86_alu.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1483072649553 "|y86_sim|y86_cpu:cpu|y86_execute:execute|y86_alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "overflow_flag\[27\] y86_alu.v(19) " "Inferred latch for \"overflow_flag\[27\]\" at y86_alu.v(19)" {  } { { "source/y86_alu.v" "" { Text "E:/altera/FPGA/y86_ppl/source/y86_alu.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1483072649553 "|y86_sim|y86_cpu:cpu|y86_execute:execute|y86_alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "overflow_flag\[28\] y86_alu.v(19) " "Inferred latch for \"overflow_flag\[28\]\" at y86_alu.v(19)" {  } { { "source/y86_alu.v" "" { Text "E:/altera/FPGA/y86_ppl/source/y86_alu.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1483072649553 "|y86_sim|y86_cpu:cpu|y86_execute:execute|y86_alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "overflow_flag\[29\] y86_alu.v(19) " "Inferred latch for \"overflow_flag\[29\]\" at y86_alu.v(19)" {  } { { "source/y86_alu.v" "" { Text "E:/altera/FPGA/y86_ppl/source/y86_alu.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1483072649553 "|y86_sim|y86_cpu:cpu|y86_execute:execute|y86_alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "overflow_flag\[30\] y86_alu.v(19) " "Inferred latch for \"overflow_flag\[30\]\" at y86_alu.v(19)" {  } { { "source/y86_alu.v" "" { Text "E:/altera/FPGA/y86_ppl/source/y86_alu.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1483072649553 "|y86_sim|y86_cpu:cpu|y86_execute:execute|y86_alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "overflow_flag\[31\] y86_alu.v(19) " "Inferred latch for \"overflow_flag\[31\]\" at y86_alu.v(19)" {  } { { "source/y86_alu.v" "" { Text "E:/altera/FPGA/y86_ppl/source/y86_alu.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1483072649553 "|y86_sim|y86_cpu:cpu|y86_execute:execute|y86_alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signed_flag\[0\] y86_alu.v(19) " "Inferred latch for \"signed_flag\[0\]\" at y86_alu.v(19)" {  } { { "source/y86_alu.v" "" { Text "E:/altera/FPGA/y86_ppl/source/y86_alu.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1483072649553 "|y86_sim|y86_cpu:cpu|y86_execute:execute|y86_alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signed_flag\[1\] y86_alu.v(19) " "Inferred latch for \"signed_flag\[1\]\" at y86_alu.v(19)" {  } { { "source/y86_alu.v" "" { Text "E:/altera/FPGA/y86_ppl/source/y86_alu.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1483072649553 "|y86_sim|y86_cpu:cpu|y86_execute:execute|y86_alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signed_flag\[2\] y86_alu.v(19) " "Inferred latch for \"signed_flag\[2\]\" at y86_alu.v(19)" {  } { { "source/y86_alu.v" "" { Text "E:/altera/FPGA/y86_ppl/source/y86_alu.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1483072649553 "|y86_sim|y86_cpu:cpu|y86_execute:execute|y86_alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signed_flag\[3\] y86_alu.v(19) " "Inferred latch for \"signed_flag\[3\]\" at y86_alu.v(19)" {  } { { "source/y86_alu.v" "" { Text "E:/altera/FPGA/y86_ppl/source/y86_alu.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1483072649553 "|y86_sim|y86_cpu:cpu|y86_execute:execute|y86_alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signed_flag\[4\] y86_alu.v(19) " "Inferred latch for \"signed_flag\[4\]\" at y86_alu.v(19)" {  } { { "source/y86_alu.v" "" { Text "E:/altera/FPGA/y86_ppl/source/y86_alu.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1483072649553 "|y86_sim|y86_cpu:cpu|y86_execute:execute|y86_alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signed_flag\[5\] y86_alu.v(19) " "Inferred latch for \"signed_flag\[5\]\" at y86_alu.v(19)" {  } { { "source/y86_alu.v" "" { Text "E:/altera/FPGA/y86_ppl/source/y86_alu.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1483072649553 "|y86_sim|y86_cpu:cpu|y86_execute:execute|y86_alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signed_flag\[6\] y86_alu.v(19) " "Inferred latch for \"signed_flag\[6\]\" at y86_alu.v(19)" {  } { { "source/y86_alu.v" "" { Text "E:/altera/FPGA/y86_ppl/source/y86_alu.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1483072649553 "|y86_sim|y86_cpu:cpu|y86_execute:execute|y86_alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signed_flag\[7\] y86_alu.v(19) " "Inferred latch for \"signed_flag\[7\]\" at y86_alu.v(19)" {  } { { "source/y86_alu.v" "" { Text "E:/altera/FPGA/y86_ppl/source/y86_alu.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1483072649553 "|y86_sim|y86_cpu:cpu|y86_execute:execute|y86_alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signed_flag\[8\] y86_alu.v(19) " "Inferred latch for \"signed_flag\[8\]\" at y86_alu.v(19)" {  } { { "source/y86_alu.v" "" { Text "E:/altera/FPGA/y86_ppl/source/y86_alu.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1483072649553 "|y86_sim|y86_cpu:cpu|y86_execute:execute|y86_alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signed_flag\[9\] y86_alu.v(19) " "Inferred latch for \"signed_flag\[9\]\" at y86_alu.v(19)" {  } { { "source/y86_alu.v" "" { Text "E:/altera/FPGA/y86_ppl/source/y86_alu.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1483072649553 "|y86_sim|y86_cpu:cpu|y86_execute:execute|y86_alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signed_flag\[10\] y86_alu.v(19) " "Inferred latch for \"signed_flag\[10\]\" at y86_alu.v(19)" {  } { { "source/y86_alu.v" "" { Text "E:/altera/FPGA/y86_ppl/source/y86_alu.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1483072649553 "|y86_sim|y86_cpu:cpu|y86_execute:execute|y86_alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signed_flag\[11\] y86_alu.v(19) " "Inferred latch for \"signed_flag\[11\]\" at y86_alu.v(19)" {  } { { "source/y86_alu.v" "" { Text "E:/altera/FPGA/y86_ppl/source/y86_alu.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1483072649554 "|y86_sim|y86_cpu:cpu|y86_execute:execute|y86_alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signed_flag\[12\] y86_alu.v(19) " "Inferred latch for \"signed_flag\[12\]\" at y86_alu.v(19)" {  } { { "source/y86_alu.v" "" { Text "E:/altera/FPGA/y86_ppl/source/y86_alu.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1483072649554 "|y86_sim|y86_cpu:cpu|y86_execute:execute|y86_alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signed_flag\[13\] y86_alu.v(19) " "Inferred latch for \"signed_flag\[13\]\" at y86_alu.v(19)" {  } { { "source/y86_alu.v" "" { Text "E:/altera/FPGA/y86_ppl/source/y86_alu.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1483072649554 "|y86_sim|y86_cpu:cpu|y86_execute:execute|y86_alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signed_flag\[14\] y86_alu.v(19) " "Inferred latch for \"signed_flag\[14\]\" at y86_alu.v(19)" {  } { { "source/y86_alu.v" "" { Text "E:/altera/FPGA/y86_ppl/source/y86_alu.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1483072649554 "|y86_sim|y86_cpu:cpu|y86_execute:execute|y86_alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signed_flag\[15\] y86_alu.v(19) " "Inferred latch for \"signed_flag\[15\]\" at y86_alu.v(19)" {  } { { "source/y86_alu.v" "" { Text "E:/altera/FPGA/y86_ppl/source/y86_alu.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1483072649554 "|y86_sim|y86_cpu:cpu|y86_execute:execute|y86_alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signed_flag\[16\] y86_alu.v(19) " "Inferred latch for \"signed_flag\[16\]\" at y86_alu.v(19)" {  } { { "source/y86_alu.v" "" { Text "E:/altera/FPGA/y86_ppl/source/y86_alu.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1483072649554 "|y86_sim|y86_cpu:cpu|y86_execute:execute|y86_alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signed_flag\[17\] y86_alu.v(19) " "Inferred latch for \"signed_flag\[17\]\" at y86_alu.v(19)" {  } { { "source/y86_alu.v" "" { Text "E:/altera/FPGA/y86_ppl/source/y86_alu.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1483072649554 "|y86_sim|y86_cpu:cpu|y86_execute:execute|y86_alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signed_flag\[18\] y86_alu.v(19) " "Inferred latch for \"signed_flag\[18\]\" at y86_alu.v(19)" {  } { { "source/y86_alu.v" "" { Text "E:/altera/FPGA/y86_ppl/source/y86_alu.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1483072649554 "|y86_sim|y86_cpu:cpu|y86_execute:execute|y86_alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signed_flag\[19\] y86_alu.v(19) " "Inferred latch for \"signed_flag\[19\]\" at y86_alu.v(19)" {  } { { "source/y86_alu.v" "" { Text "E:/altera/FPGA/y86_ppl/source/y86_alu.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1483072649554 "|y86_sim|y86_cpu:cpu|y86_execute:execute|y86_alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signed_flag\[20\] y86_alu.v(19) " "Inferred latch for \"signed_flag\[20\]\" at y86_alu.v(19)" {  } { { "source/y86_alu.v" "" { Text "E:/altera/FPGA/y86_ppl/source/y86_alu.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1483072649554 "|y86_sim|y86_cpu:cpu|y86_execute:execute|y86_alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signed_flag\[21\] y86_alu.v(19) " "Inferred latch for \"signed_flag\[21\]\" at y86_alu.v(19)" {  } { { "source/y86_alu.v" "" { Text "E:/altera/FPGA/y86_ppl/source/y86_alu.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1483072649554 "|y86_sim|y86_cpu:cpu|y86_execute:execute|y86_alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signed_flag\[22\] y86_alu.v(19) " "Inferred latch for \"signed_flag\[22\]\" at y86_alu.v(19)" {  } { { "source/y86_alu.v" "" { Text "E:/altera/FPGA/y86_ppl/source/y86_alu.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1483072649554 "|y86_sim|y86_cpu:cpu|y86_execute:execute|y86_alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signed_flag\[23\] y86_alu.v(19) " "Inferred latch for \"signed_flag\[23\]\" at y86_alu.v(19)" {  } { { "source/y86_alu.v" "" { Text "E:/altera/FPGA/y86_ppl/source/y86_alu.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1483072649554 "|y86_sim|y86_cpu:cpu|y86_execute:execute|y86_alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signed_flag\[24\] y86_alu.v(19) " "Inferred latch for \"signed_flag\[24\]\" at y86_alu.v(19)" {  } { { "source/y86_alu.v" "" { Text "E:/altera/FPGA/y86_ppl/source/y86_alu.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1483072649554 "|y86_sim|y86_cpu:cpu|y86_execute:execute|y86_alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signed_flag\[25\] y86_alu.v(19) " "Inferred latch for \"signed_flag\[25\]\" at y86_alu.v(19)" {  } { { "source/y86_alu.v" "" { Text "E:/altera/FPGA/y86_ppl/source/y86_alu.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1483072649554 "|y86_sim|y86_cpu:cpu|y86_execute:execute|y86_alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signed_flag\[26\] y86_alu.v(19) " "Inferred latch for \"signed_flag\[26\]\" at y86_alu.v(19)" {  } { { "source/y86_alu.v" "" { Text "E:/altera/FPGA/y86_ppl/source/y86_alu.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1483072649554 "|y86_sim|y86_cpu:cpu|y86_execute:execute|y86_alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signed_flag\[27\] y86_alu.v(19) " "Inferred latch for \"signed_flag\[27\]\" at y86_alu.v(19)" {  } { { "source/y86_alu.v" "" { Text "E:/altera/FPGA/y86_ppl/source/y86_alu.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1483072649554 "|y86_sim|y86_cpu:cpu|y86_execute:execute|y86_alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signed_flag\[28\] y86_alu.v(19) " "Inferred latch for \"signed_flag\[28\]\" at y86_alu.v(19)" {  } { { "source/y86_alu.v" "" { Text "E:/altera/FPGA/y86_ppl/source/y86_alu.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1483072649554 "|y86_sim|y86_cpu:cpu|y86_execute:execute|y86_alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signed_flag\[29\] y86_alu.v(19) " "Inferred latch for \"signed_flag\[29\]\" at y86_alu.v(19)" {  } { { "source/y86_alu.v" "" { Text "E:/altera/FPGA/y86_ppl/source/y86_alu.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1483072649554 "|y86_sim|y86_cpu:cpu|y86_execute:execute|y86_alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signed_flag\[30\] y86_alu.v(19) " "Inferred latch for \"signed_flag\[30\]\" at y86_alu.v(19)" {  } { { "source/y86_alu.v" "" { Text "E:/altera/FPGA/y86_ppl/source/y86_alu.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1483072649554 "|y86_sim|y86_cpu:cpu|y86_execute:execute|y86_alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "signed_flag\[31\] y86_alu.v(19) " "Inferred latch for \"signed_flag\[31\]\" at y86_alu.v(19)" {  } { { "source/y86_alu.v" "" { Text "E:/altera/FPGA/y86_ppl/source/y86_alu.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1483072649554 "|y86_sim|y86_cpu:cpu|y86_execute:execute|y86_alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "zero_flag\[0\] y86_alu.v(19) " "Inferred latch for \"zero_flag\[0\]\" at y86_alu.v(19)" {  } { { "source/y86_alu.v" "" { Text "E:/altera/FPGA/y86_ppl/source/y86_alu.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1483072649555 "|y86_sim|y86_cpu:cpu|y86_execute:execute|y86_alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "zero_flag\[1\] y86_alu.v(19) " "Inferred latch for \"zero_flag\[1\]\" at y86_alu.v(19)" {  } { { "source/y86_alu.v" "" { Text "E:/altera/FPGA/y86_ppl/source/y86_alu.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1483072649555 "|y86_sim|y86_cpu:cpu|y86_execute:execute|y86_alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "zero_flag\[2\] y86_alu.v(19) " "Inferred latch for \"zero_flag\[2\]\" at y86_alu.v(19)" {  } { { "source/y86_alu.v" "" { Text "E:/altera/FPGA/y86_ppl/source/y86_alu.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1483072649555 "|y86_sim|y86_cpu:cpu|y86_execute:execute|y86_alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "zero_flag\[3\] y86_alu.v(19) " "Inferred latch for \"zero_flag\[3\]\" at y86_alu.v(19)" {  } { { "source/y86_alu.v" "" { Text "E:/altera/FPGA/y86_ppl/source/y86_alu.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1483072649555 "|y86_sim|y86_cpu:cpu|y86_execute:execute|y86_alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "zero_flag\[4\] y86_alu.v(19) " "Inferred latch for \"zero_flag\[4\]\" at y86_alu.v(19)" {  } { { "source/y86_alu.v" "" { Text "E:/altera/FPGA/y86_ppl/source/y86_alu.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1483072649555 "|y86_sim|y86_cpu:cpu|y86_execute:execute|y86_alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "zero_flag\[5\] y86_alu.v(19) " "Inferred latch for \"zero_flag\[5\]\" at y86_alu.v(19)" {  } { { "source/y86_alu.v" "" { Text "E:/altera/FPGA/y86_ppl/source/y86_alu.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1483072649555 "|y86_sim|y86_cpu:cpu|y86_execute:execute|y86_alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "zero_flag\[6\] y86_alu.v(19) " "Inferred latch for \"zero_flag\[6\]\" at y86_alu.v(19)" {  } { { "source/y86_alu.v" "" { Text "E:/altera/FPGA/y86_ppl/source/y86_alu.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1483072649555 "|y86_sim|y86_cpu:cpu|y86_execute:execute|y86_alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "zero_flag\[7\] y86_alu.v(19) " "Inferred latch for \"zero_flag\[7\]\" at y86_alu.v(19)" {  } { { "source/y86_alu.v" "" { Text "E:/altera/FPGA/y86_ppl/source/y86_alu.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1483072649555 "|y86_sim|y86_cpu:cpu|y86_execute:execute|y86_alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "zero_flag\[8\] y86_alu.v(19) " "Inferred latch for \"zero_flag\[8\]\" at y86_alu.v(19)" {  } { { "source/y86_alu.v" "" { Text "E:/altera/FPGA/y86_ppl/source/y86_alu.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1483072649555 "|y86_sim|y86_cpu:cpu|y86_execute:execute|y86_alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "zero_flag\[9\] y86_alu.v(19) " "Inferred latch for \"zero_flag\[9\]\" at y86_alu.v(19)" {  } { { "source/y86_alu.v" "" { Text "E:/altera/FPGA/y86_ppl/source/y86_alu.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1483072649555 "|y86_sim|y86_cpu:cpu|y86_execute:execute|y86_alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "zero_flag\[10\] y86_alu.v(19) " "Inferred latch for \"zero_flag\[10\]\" at y86_alu.v(19)" {  } { { "source/y86_alu.v" "" { Text "E:/altera/FPGA/y86_ppl/source/y86_alu.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1483072649555 "|y86_sim|y86_cpu:cpu|y86_execute:execute|y86_alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "zero_flag\[11\] y86_alu.v(19) " "Inferred latch for \"zero_flag\[11\]\" at y86_alu.v(19)" {  } { { "source/y86_alu.v" "" { Text "E:/altera/FPGA/y86_ppl/source/y86_alu.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1483072649555 "|y86_sim|y86_cpu:cpu|y86_execute:execute|y86_alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "zero_flag\[12\] y86_alu.v(19) " "Inferred latch for \"zero_flag\[12\]\" at y86_alu.v(19)" {  } { { "source/y86_alu.v" "" { Text "E:/altera/FPGA/y86_ppl/source/y86_alu.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1483072649555 "|y86_sim|y86_cpu:cpu|y86_execute:execute|y86_alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "zero_flag\[13\] y86_alu.v(19) " "Inferred latch for \"zero_flag\[13\]\" at y86_alu.v(19)" {  } { { "source/y86_alu.v" "" { Text "E:/altera/FPGA/y86_ppl/source/y86_alu.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1483072649555 "|y86_sim|y86_cpu:cpu|y86_execute:execute|y86_alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "zero_flag\[14\] y86_alu.v(19) " "Inferred latch for \"zero_flag\[14\]\" at y86_alu.v(19)" {  } { { "source/y86_alu.v" "" { Text "E:/altera/FPGA/y86_ppl/source/y86_alu.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1483072649555 "|y86_sim|y86_cpu:cpu|y86_execute:execute|y86_alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "zero_flag\[15\] y86_alu.v(19) " "Inferred latch for \"zero_flag\[15\]\" at y86_alu.v(19)" {  } { { "source/y86_alu.v" "" { Text "E:/altera/FPGA/y86_ppl/source/y86_alu.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1483072649555 "|y86_sim|y86_cpu:cpu|y86_execute:execute|y86_alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "zero_flag\[16\] y86_alu.v(19) " "Inferred latch for \"zero_flag\[16\]\" at y86_alu.v(19)" {  } { { "source/y86_alu.v" "" { Text "E:/altera/FPGA/y86_ppl/source/y86_alu.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1483072649555 "|y86_sim|y86_cpu:cpu|y86_execute:execute|y86_alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "zero_flag\[17\] y86_alu.v(19) " "Inferred latch for \"zero_flag\[17\]\" at y86_alu.v(19)" {  } { { "source/y86_alu.v" "" { Text "E:/altera/FPGA/y86_ppl/source/y86_alu.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1483072649555 "|y86_sim|y86_cpu:cpu|y86_execute:execute|y86_alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "zero_flag\[18\] y86_alu.v(19) " "Inferred latch for \"zero_flag\[18\]\" at y86_alu.v(19)" {  } { { "source/y86_alu.v" "" { Text "E:/altera/FPGA/y86_ppl/source/y86_alu.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1483072649555 "|y86_sim|y86_cpu:cpu|y86_execute:execute|y86_alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "zero_flag\[19\] y86_alu.v(19) " "Inferred latch for \"zero_flag\[19\]\" at y86_alu.v(19)" {  } { { "source/y86_alu.v" "" { Text "E:/altera/FPGA/y86_ppl/source/y86_alu.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1483072649555 "|y86_sim|y86_cpu:cpu|y86_execute:execute|y86_alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "zero_flag\[20\] y86_alu.v(19) " "Inferred latch for \"zero_flag\[20\]\" at y86_alu.v(19)" {  } { { "source/y86_alu.v" "" { Text "E:/altera/FPGA/y86_ppl/source/y86_alu.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1483072649555 "|y86_sim|y86_cpu:cpu|y86_execute:execute|y86_alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "zero_flag\[21\] y86_alu.v(19) " "Inferred latch for \"zero_flag\[21\]\" at y86_alu.v(19)" {  } { { "source/y86_alu.v" "" { Text "E:/altera/FPGA/y86_ppl/source/y86_alu.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1483072649556 "|y86_sim|y86_cpu:cpu|y86_execute:execute|y86_alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "zero_flag\[22\] y86_alu.v(19) " "Inferred latch for \"zero_flag\[22\]\" at y86_alu.v(19)" {  } { { "source/y86_alu.v" "" { Text "E:/altera/FPGA/y86_ppl/source/y86_alu.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1483072649556 "|y86_sim|y86_cpu:cpu|y86_execute:execute|y86_alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "zero_flag\[23\] y86_alu.v(19) " "Inferred latch for \"zero_flag\[23\]\" at y86_alu.v(19)" {  } { { "source/y86_alu.v" "" { Text "E:/altera/FPGA/y86_ppl/source/y86_alu.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1483072649556 "|y86_sim|y86_cpu:cpu|y86_execute:execute|y86_alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "zero_flag\[24\] y86_alu.v(19) " "Inferred latch for \"zero_flag\[24\]\" at y86_alu.v(19)" {  } { { "source/y86_alu.v" "" { Text "E:/altera/FPGA/y86_ppl/source/y86_alu.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1483072649556 "|y86_sim|y86_cpu:cpu|y86_execute:execute|y86_alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "zero_flag\[25\] y86_alu.v(19) " "Inferred latch for \"zero_flag\[25\]\" at y86_alu.v(19)" {  } { { "source/y86_alu.v" "" { Text "E:/altera/FPGA/y86_ppl/source/y86_alu.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1483072649556 "|y86_sim|y86_cpu:cpu|y86_execute:execute|y86_alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "zero_flag\[26\] y86_alu.v(19) " "Inferred latch for \"zero_flag\[26\]\" at y86_alu.v(19)" {  } { { "source/y86_alu.v" "" { Text "E:/altera/FPGA/y86_ppl/source/y86_alu.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1483072649556 "|y86_sim|y86_cpu:cpu|y86_execute:execute|y86_alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "zero_flag\[27\] y86_alu.v(19) " "Inferred latch for \"zero_flag\[27\]\" at y86_alu.v(19)" {  } { { "source/y86_alu.v" "" { Text "E:/altera/FPGA/y86_ppl/source/y86_alu.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1483072649556 "|y86_sim|y86_cpu:cpu|y86_execute:execute|y86_alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "zero_flag\[28\] y86_alu.v(19) " "Inferred latch for \"zero_flag\[28\]\" at y86_alu.v(19)" {  } { { "source/y86_alu.v" "" { Text "E:/altera/FPGA/y86_ppl/source/y86_alu.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1483072649556 "|y86_sim|y86_cpu:cpu|y86_execute:execute|y86_alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "zero_flag\[29\] y86_alu.v(19) " "Inferred latch for \"zero_flag\[29\]\" at y86_alu.v(19)" {  } { { "source/y86_alu.v" "" { Text "E:/altera/FPGA/y86_ppl/source/y86_alu.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1483072649556 "|y86_sim|y86_cpu:cpu|y86_execute:execute|y86_alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "zero_flag\[30\] y86_alu.v(19) " "Inferred latch for \"zero_flag\[30\]\" at y86_alu.v(19)" {  } { { "source/y86_alu.v" "" { Text "E:/altera/FPGA/y86_ppl/source/y86_alu.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1483072649556 "|y86_sim|y86_cpu:cpu|y86_execute:execute|y86_alu:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "zero_flag\[31\] y86_alu.v(19) " "Inferred latch for \"zero_flag\[31\]\" at y86_alu.v(19)" {  } { { "source/y86_alu.v" "" { Text "E:/altera/FPGA/y86_ppl/source/y86_alu.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1483072649556 "|y86_sim|y86_cpu:cpu|y86_execute:execute|y86_alu:alu"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "y86_memory y86_memory:memory " "Elaborating entity \"y86_memory\" for hierarchy \"y86_memory:memory\"" {  } { { "source/y86_cpu.v" "memory" { Text "E:/altera/FPGA/y86_ppl/source/y86_cpu.v" 158 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483072649557 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "y86_datamem y86_memory:memory\|y86_datamem:data_memory " "Elaborating entity \"y86_datamem\" for hierarchy \"y86_memory:memory\|y86_datamem:data_memory\"" {  } { { "source/y86_memory.v" "data_memory" { Text "E:/altera/FPGA/y86_ppl/source/y86_memory.v" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483072649559 ""}
{ "Warning" "WVRFX_VERI_CANT_ANALYZE_CASE_STATEMENT" "y86_datamem.v(34) " "Verilog HDL Case Statement warning at y86_datamem.v(34): can't check case statement for completeness because the case expression has too many possible states" {  } { { "source/y86_datamem.v" "" { Text "E:/altera/FPGA/y86_ppl/source/y86_datamem.v" 34 0 0 } }  } 0 10762 "Verilog HDL Case Statement warning at %1!s!: can't check case statement for completeness because the case expression has too many possible states" 0 0 "Quartus II" 0 -1 1483072649561 "|y86_sim|y86_cpu:cpu|y86_memory:memory|y86_datamem:data_memory"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "y86_ram y86_memory:memory\|y86_datamem:data_memory\|y86_ram:dram " "Elaborating entity \"y86_ram\" for hierarchy \"y86_memory:memory\|y86_datamem:data_memory\|y86_ram:dram\"" {  } { { "source/y86_datamem.v" "dram" { Text "E:/altera/FPGA/y86_ppl/source/y86_datamem.v" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483072649563 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram y86_memory:memory\|y86_datamem:data_memory\|y86_ram:dram\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"y86_memory:memory\|y86_datamem:data_memory\|y86_ram:dram\|altsyncram:altsyncram_component\"" {  } { { "source/y86_ram.v" "altsyncram_component" { Text "E:/altera/FPGA/y86_ppl/source/y86_ram.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483072649569 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "y86_memory:memory\|y86_datamem:data_memory\|y86_ram:dram\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"y86_memory:memory\|y86_datamem:data_memory\|y86_ram:dram\|altsyncram:altsyncram_component\"" {  } { { "source/y86_ram.v" "" { Text "E:/altera/FPGA/y86_ppl/source/y86_ram.v" 85 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1483072649571 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "y86_memory:memory\|y86_datamem:data_memory\|y86_ram:dram\|altsyncram:altsyncram_component " "Instantiated megafunction \"y86_memory:memory\|y86_datamem:data_memory\|y86_ram:dram\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483072649571 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483072649571 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ./source/y86_datamem.mif " "Parameter \"init_file\" = \"./source/y86_datamem.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483072649571 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483072649571 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483072649571 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483072649571 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 1024 " "Parameter \"numwords_a\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483072649571 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483072649571 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483072649571 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483072649571 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483072649571 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483072649571 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 10 " "Parameter \"widthad_a\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483072649571 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483072649571 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483072649571 ""}  } { { "source/y86_ram.v" "" { Text "E:/altera/FPGA/y86_ppl/source/y86_ram.v" 85 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1483072649571 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_hnp1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_hnp1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_hnp1 " "Found entity 1: altsyncram_hnp1" {  } { { "db/altsyncram_hnp1.tdf" "" { Text "E:/altera/FPGA/y86_ppl/db/altsyncram_hnp1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1483072649638 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1483072649638 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_hnp1 y86_memory:memory\|y86_datamem:data_memory\|y86_ram:dram\|altsyncram:altsyncram_component\|altsyncram_hnp1:auto_generated " "Elaborating entity \"altsyncram_hnp1\" for hierarchy \"y86_memory:memory\|y86_datamem:data_memory\|y86_ram:dram\|altsyncram:altsyncram_component\|altsyncram_hnp1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "e:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483072649639 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "9 " "Inferred 9 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "y86_memory:memory\|y86_datamem:data_memory\|Mod1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"y86_memory:memory\|y86_datamem:data_memory\|Mod1\"" {  } { { "source/y86_datamem.v" "Mod1" { Text "E:/altera/FPGA/y86_ppl/source/y86_datamem.v" 80 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1483072650806 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "y86_memory:memory\|y86_datamem:data_memory\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"y86_memory:memory\|y86_datamem:data_memory\|Mod0\"" {  } { { "source/y86_datamem.v" "Mod0" { Text "E:/altera/FPGA/y86_ppl/source/y86_datamem.v" 67 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1483072650806 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "y86_memory:memory\|y86_datamem:data_memory\|Div1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"y86_memory:memory\|y86_datamem:data_memory\|Div1\"" {  } { { "source/y86_datamem.v" "Div1" { Text "E:/altera/FPGA/y86_ppl/source/y86_datamem.v" 81 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1483072650806 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "y86_memory:memory\|y86_datamem:data_memory\|Mod2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"y86_memory:memory\|y86_datamem:data_memory\|Mod2\"" {  } { { "source/y86_datamem.v" "Mod2" { Text "E:/altera/FPGA/y86_ppl/source/y86_datamem.v" 81 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1483072650806 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "y86_memory:memory\|y86_datamem:data_memory\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"y86_memory:memory\|y86_datamem:data_memory\|Div0\"" {  } { { "source/y86_datamem.v" "Div0" { Text "E:/altera/FPGA/y86_ppl/source/y86_datamem.v" 66 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1483072650806 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "y86_memory:memory\|y86_datamem:data_memory\|Div2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"y86_memory:memory\|y86_datamem:data_memory\|Div2\"" {  } { { "source/y86_datamem.v" "Div2" { Text "E:/altera/FPGA/y86_ppl/source/y86_datamem.v" 82 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1483072650806 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "y86_memory:memory\|y86_datamem:data_memory\|Mod3 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"y86_memory:memory\|y86_datamem:data_memory\|Mod3\"" {  } { { "source/y86_datamem.v" "Mod3" { Text "E:/altera/FPGA/y86_ppl/source/y86_datamem.v" 82 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1483072650806 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "y86_memory:memory\|y86_datamem:data_memory\|Div3 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"y86_memory:memory\|y86_datamem:data_memory\|Div3\"" {  } { { "source/y86_datamem.v" "Div3" { Text "E:/altera/FPGA/y86_ppl/source/y86_datamem.v" 83 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1483072650806 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "y86_memory:memory\|y86_datamem:data_memory\|Mod4 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"y86_memory:memory\|y86_datamem:data_memory\|Mod4\"" {  } { { "source/y86_datamem.v" "Mod4" { Text "E:/altera/FPGA/y86_ppl/source/y86_datamem.v" 83 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1483072650806 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1483072650806 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "y86_memory:memory\|y86_datamem:data_memory\|lpm_divide:Mod1 " "Elaborated megafunction instantiation \"y86_memory:memory\|y86_datamem:data_memory\|lpm_divide:Mod1\"" {  } { { "source/y86_datamem.v" "" { Text "E:/altera/FPGA/y86_ppl/source/y86_datamem.v" 80 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1483072650842 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "y86_memory:memory\|y86_datamem:data_memory\|lpm_divide:Mod1 " "Instantiated megafunction \"y86_memory:memory\|y86_datamem:data_memory\|lpm_divide:Mod1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483072650842 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483072650842 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483072650842 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483072650842 ""}  } { { "source/y86_datamem.v" "" { Text "E:/altera/FPGA/y86_ppl/source/y86_datamem.v" 80 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1483072650842 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_l3m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_l3m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_l3m " "Found entity 1: lpm_divide_l3m" {  } { { "db/lpm_divide_l3m.tdf" "" { Text "E:/altera/FPGA/y86_ppl/db/lpm_divide_l3m.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1483072650900 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1483072650900 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_olh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_olh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_olh " "Found entity 1: sign_div_unsign_olh" {  } { { "db/sign_div_unsign_olh.tdf" "" { Text "E:/altera/FPGA/y86_ppl/db/sign_div_unsign_olh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1483072650910 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1483072650910 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_mve.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_mve.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_mve " "Found entity 1: alt_u_div_mve" {  } { { "db/alt_u_div_mve.tdf" "" { Text "E:/altera/FPGA/y86_ppl/db/alt_u_div_mve.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1483072650947 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1483072650947 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "y86_memory:memory\|y86_datamem:data_memory\|lpm_divide:Div1 " "Elaborated megafunction instantiation \"y86_memory:memory\|y86_datamem:data_memory\|lpm_divide:Div1\"" {  } { { "source/y86_datamem.v" "" { Text "E:/altera/FPGA/y86_ppl/source/y86_datamem.v" 81 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1483072650972 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "y86_memory:memory\|y86_datamem:data_memory\|lpm_divide:Div1 " "Instantiated megafunction \"y86_memory:memory\|y86_datamem:data_memory\|lpm_divide:Div1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483072650972 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483072650972 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483072650972 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483072650972 ""}  } { { "source/y86_datamem.v" "" { Text "E:/altera/FPGA/y86_ppl/source/y86_datamem.v" 81 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1483072650972 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_ibm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_ibm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_ibm " "Found entity 1: lpm_divide_ibm" {  } { { "db/lpm_divide_ibm.tdf" "" { Text "E:/altera/FPGA/y86_ppl/db/lpm_divide_ibm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1483072651028 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1483072651028 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "y86_memory:memory\|y86_datamem:data_memory\|lpm_divide:Div2 " "Elaborated megafunction instantiation \"y86_memory:memory\|y86_datamem:data_memory\|lpm_divide:Div2\"" {  } { { "source/y86_datamem.v" "" { Text "E:/altera/FPGA/y86_ppl/source/y86_datamem.v" 82 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1483072651055 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "y86_memory:memory\|y86_datamem:data_memory\|lpm_divide:Div2 " "Instantiated megafunction \"y86_memory:memory\|y86_datamem:data_memory\|lpm_divide:Div2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483072651055 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 7 " "Parameter \"LPM_WIDTHD\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483072651055 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483072651055 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483072651055 ""}  } { { "source/y86_datamem.v" "" { Text "E:/altera/FPGA/y86_ppl/source/y86_datamem.v" 82 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1483072651055 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_lbm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_lbm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_lbm " "Found entity 1: lpm_divide_lbm" {  } { { "db/lpm_divide_lbm.tdf" "" { Text "E:/altera/FPGA/y86_ppl/db/lpm_divide_lbm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1483072651115 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1483072651115 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_rlh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_rlh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_rlh " "Found entity 1: sign_div_unsign_rlh" {  } { { "db/sign_div_unsign_rlh.tdf" "" { Text "E:/altera/FPGA/y86_ppl/db/sign_div_unsign_rlh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1483072651125 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1483072651125 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_sve.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_sve.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_sve " "Found entity 1: alt_u_div_sve" {  } { { "db/alt_u_div_sve.tdf" "" { Text "E:/altera/FPGA/y86_ppl/db/alt_u_div_sve.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1483072651168 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1483072651168 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "y86_memory:memory\|y86_datamem:data_memory\|lpm_divide:Div3 " "Elaborated megafunction instantiation \"y86_memory:memory\|y86_datamem:data_memory\|lpm_divide:Div3\"" {  } { { "source/y86_datamem.v" "" { Text "E:/altera/FPGA/y86_ppl/source/y86_datamem.v" 83 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1483072651193 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "y86_memory:memory\|y86_datamem:data_memory\|lpm_divide:Div3 " "Instantiated megafunction \"y86_memory:memory\|y86_datamem:data_memory\|lpm_divide:Div3\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483072651193 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 10 " "Parameter \"LPM_WIDTHD\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483072651193 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483072651193 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1483072651193 ""}  } { { "source/y86_datamem.v" "" { Text "E:/altera/FPGA/y86_ppl/source/y86_datamem.v" 83 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1483072651193 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_vcm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_vcm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_vcm " "Found entity 1: lpm_divide_vcm" {  } { { "db/lpm_divide_vcm.tdf" "" { Text "E:/altera/FPGA/y86_ppl/db/lpm_divide_vcm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1483072651255 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1483072651255 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_5nh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_5nh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_5nh " "Found entity 1: sign_div_unsign_5nh" {  } { { "db/sign_div_unsign_5nh.tdf" "" { Text "E:/altera/FPGA/y86_ppl/db/sign_div_unsign_5nh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1483072651265 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1483072651265 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_g2f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_g2f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_g2f " "Found entity 1: alt_u_div_g2f" {  } { { "db/alt_u_div_g2f.tdf" "" { Text "E:/altera/FPGA/y86_ppl/db/alt_u_div_g2f.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1483072651311 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1483072651311 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1483072652092 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "y86_execute:execute\|y86_alu:alu\|signed_flag\[0\] " "Latch y86_execute:execute\|y86_alu:alu\|signed_flag\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA y86_regE:regE\|Eout_icode\[0\] " "Ports D and ENA on the latch are fed by the same signal y86_regE:regE\|Eout_icode\[0\]" {  } { { "source/y86_regE.v" "" { Text "E:/altera/FPGA/y86_ppl/source/y86_regE.v" 27 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1483072652178 ""}  } { { "source/y86_alu.v" "" { Text "E:/altera/FPGA/y86_ppl/source/y86_alu.v" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1483072652178 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "y86_execute:execute\|y86_alu:alu\|overflow_flag\[0\] " "Latch y86_execute:execute\|y86_alu:alu\|overflow_flag\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA y86_regE:regE\|Eout_icode\[0\] " "Ports D and ENA on the latch are fed by the same signal y86_regE:regE\|Eout_icode\[0\]" {  } { { "source/y86_regE.v" "" { Text "E:/altera/FPGA/y86_ppl/source/y86_regE.v" 27 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1483072652178 ""}  } { { "source/y86_alu.v" "" { Text "E:/altera/FPGA/y86_ppl/source/y86_alu.v" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1483072652178 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "y86_execute:execute\|y86_alu:alu\|zero_flag\[0\] " "Latch y86_execute:execute\|y86_alu:alu\|zero_flag\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA y86_regE:regE\|Eout_icode\[0\] " "Ports D and ENA on the latch are fed by the same signal y86_regE:regE\|Eout_icode\[0\]" {  } { { "source/y86_regE.v" "" { Text "E:/altera/FPGA/y86_ppl/source/y86_regE.v" 27 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1483072652178 ""}  } { { "source/y86_alu.v" "" { Text "E:/altera/FPGA/y86_ppl/source/y86_alu.v" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1483072652178 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1483072655227 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1483072657001 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1483072657001 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "4816 " "Implemented 4816 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "12 " "Implemented 12 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1483072657559 ""} { "Info" "ICUT_CUT_TM_OPINS" "52 " "Implemented 52 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1483072657559 ""} { "Info" "ICUT_CUT_TM_LCELLS" "4656 " "Implemented 4656 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1483072657559 ""} { "Info" "ICUT_CUT_TM_RAMS" "96 " "Implemented 96 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1483072657559 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1483072657559 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 19 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 19 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "629 " "Peak virtual memory: 629 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1483072657605 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Dec 30 12:37:37 2016 " "Processing ended: Fri Dec 30 12:37:37 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1483072657605 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1483072657605 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:09 " "Total CPU time (on all processors): 00:00:09" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1483072657605 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1483072657605 ""}
