| Wirelist created using version 5.2.
V 5.2
DESIGN_MAY_CONTAIN_RIPPERS__RECOMPILATION_AND_RELINKING_WITH_RIPPER_VERSION_OF_VIEWBASE_REQUIRED
K 7468887480 tst1
DW fifo_rdy
SA @SHEET=1 
SA @NAME=FIFO_RDY 
SA @DATETIME=9-12-2006_10:43 
|Q fd4cebus 1
AS fd4cebus LEVEL=MXILINX
AS fd4cebus @NAME=FD4CEBUS
AS fd4cebus PINORDER=C CE CLR D[3:0] Q[3:0]
AP fd4cebus 1 PINTYPE=IN
AP fd4cebus 2 PINTYPE=IN
AP fd4cebus 3 PINTYPE=IN
AP fd4cebus 4 PINTYPE=IN
AP fd4cebus 5 PINTYPE=OUT
|Q virtex:gnd 1
AS virtex:gnd LIBVER=2.0.0
AS virtex:gnd LEVEL=XILINX
AS virtex:gnd PINORDER=G
AP virtex:gnd 1 PINTYPE=OUT
|Q fd4pe 1
AS fd4pe LEVEL=MXILINX
AS fd4pe @NAME=FD4PE
AS fd4pe PINORDER=C CE D[3:0] PRE Q[3:0]
AP fd4pe 1 PINTYPE=IN
AP fd4pe 2 PINTYPE=IN
AP fd4pe 3 PINTYPE=IN
AP fd4pe 4 PINTYPE=IN
AP fd4pe 5 PINTYPE=OUT
|Q virtex:vcc 1
AS virtex:vcc LEVEL=XILINX
AS virtex:vcc LIBVER=2.0.0
AS virtex:vcc PINORDER=P
AP virtex:vcc 1 PINTYPE=OUT
|Q or4_bus 1
AS or4_bus LEVEL=MXILINX
AS or4_bus @NAME=OR4_BUS
AS or4_bus PINORDER=I[3:0] O
AP or4_bus 1 PINTYPE=IN
AP or4_bus 2 PINTYPE=OUT
|Q virtex:fdc 1
AS virtex:fdc LIBVER=2.0.0
AS virtex:fdc LEVEL=XILINX
AS virtex:fdc @INIT=0
AS virtex:fdc DEVICE=DFF
AS virtex:fdc PINORDER=C CLR D Q
AP virtex:fdc 1 PINTYPE=IN
AP virtex:fdc 2 PINTYPE=IN
AP virtex:fdc 3 PINTYPE=IN
AP virtex:fdc 4 PINTYPE=OUT
|Q 4and2 1
AS 4and2 LEVEL=MXILINX
AS 4and2 @NAME=4AND2
AS 4and2 PINORDER=A[3:0] B[3:0] O[3:0]
AP 4and2 1 PINTYPE=IN
AP 4and2 2 PINTYPE=IN
AP 4and2 3 PINTYPE=OUT
|Q virtex:nand2 1
AS virtex:nand2 DEVICE=NAND
AS virtex:nand2 LEVEL=XILINX
AS virtex:nand2 LIBVER=2.0.0
AS virtex:nand2 PINORDER=I0 I1 O
AP virtex:nand2 1 PINTYPE=IN
AP virtex:nand2 2 PINTYPE=IN
AP virtex:nand2 3 PINTYPE=OUT
AP virtex:nand2 3 PARAM=INV
|Q virtex:or2 1
AS virtex:or2 DEVICE=OR
AS virtex:or2 LEVEL=XILINX
AS virtex:or2 LIBVER=2.0.0
AS virtex:or2 PINORDER=I0 I1 O
AP virtex:or2 1 PINTYPE=IN
AP virtex:or2 2 PINTYPE=IN
AP virtex:or2 3 PINTYPE=OUT
|Q virtex:and2 1
AS virtex:and2 LEVEL=XILINX
AS virtex:and2 DEVICE=AND
AS virtex:and2 LIBVER=2.0.0
AS virtex:and2 PINORDER=I0 I1 O
AP virtex:and2 1 PINTYPE=IN
AP virtex:and2 2 PINTYPE=IN
AP virtex:and2 3 PINTYPE=OUT
|Q virtex:fdce 1
AS virtex:fdce @INIT=0
AS virtex:fdce LIBVER=2.0.0
AS virtex:fdce LEVEL=XILINX
AS virtex:fdce DEVICE=DFF
AS virtex:fdce PINORDER=C CE CLR D Q
AP virtex:fdce 1 PINTYPE=IN
AP virtex:fdce 2 PINTYPE=IN
AP virtex:fdce 3 PINTYPE=IN
AP virtex:fdce 4 PINTYPE=IN
AP virtex:fdce 5 PINTYPE=OUT
|Q virtex:and4 1
AS virtex:and4 LEVEL=XILINX
AS virtex:and4 DEVICE=AND
AS virtex:and4 LIBVER=2.0.0
AS virtex:and4 PINORDER=I0 I1 I2 I3 O
AP virtex:and4 1 PINTYPE=IN
AP virtex:and4 2 PINTYPE=IN
AP virtex:and4 3 PINTYPE=IN
AP virtex:and4 4 PINTYPE=IN
AP virtex:and4 5 PINTYPE=OUT
|Q virtex:and2b1 1
AS virtex:and2b1 LEVEL=XILINX
AS virtex:and2b1 DEVICE=AND
AS virtex:and2b1 LIBVER=2.0.0
AS virtex:and2b1 PINORDER=I0 I1 O
AP virtex:and2b1 1 PINTYPE=IN
AP virtex:and2b1 1 PARAM=INV
AP virtex:and2b1 2 PINTYPE=IN
AP virtex:and2b1 3 PINTYPE=OUT
|Q virtex2p:sr8ce 1
AS virtex2p:sr8ce LEVEL=MXILINX
AS virtex2p:sr8ce @INIT=0
AS virtex2p:sr8ce LIBVER=2.0.0
AS virtex2p:sr8ce PINORDER=C CE CLR Q[7:0] SLI
AP virtex2p:sr8ce 1 PINTYPE=IN
AP virtex2p:sr8ce 2 PINTYPE=IN
AP virtex2p:sr8ce 3 PINTYPE=IN
AP virtex2p:sr8ce 4 PINTYPE=OUT
AP virtex2p:sr8ce 5 PINTYPE=IN
|Q ifd4bus 1
AS ifd4bus LEVEL=MXILINX
AS ifd4bus @NAME=IFD4BUS
AS ifd4bus PINORDER=C D[3:0] Q[3:0]
AP ifd4bus 1 PINTYPE=IN
AP ifd4bus 2 PINTYPE=CHIPIN
AP ifd4bus 3 PINTYPE=OUT
|Q inv4_bus 1
AS inv4_bus LEVEL=MXILINX
AS inv4_bus @NAME=INV4_BUS
AS inv4_bus PINORDER=I[3:0] O[3:0]
AP inv4_bus 1 PINTYPE=IN
AP inv4_bus 2 PINTYPE=OUT
|Q buf4 1
AS buf4 LEVEL=MXILINX
AS buf4 @NAME=BUF4
AS buf4 PINORDER=I[3:0] O[3:0]
AP buf4 1 PINTYPE=IN
AP buf4 2 PINTYPE=OUT
AN FIBEROK[3:0] VLBUSISONSHEET=1
AN FOK[3:0] VLBUSISONSHEET=1
AN ~PAF[3:0] VLBUSISONSHEET=1
AN ~PAFIN[3:0] VLBUSISONSHEET=1
AN PAF[3:0] VLBUSISONSHEET=1
AN ~MT[3:0] VLBUSISONSHEET=1
AN MT[3:0] VLBUSISONSHEET=1
AN MT[3:0] VLBUSISONSHEET=1
AN MTIN[3:0] VLBUSISONSHEET=1
AN FFIN[3:0] VLBUSISONSHEET=1
AN LFOK[3:0] VLBUSISONSHEET=1
AN FIFOFULL[3:0] VLBUSISONSHEET=1
AN LFOK[3:0] VLBUSISONSHEET=1
AN FPAF[3:0] VLBUSISONSHEET=1
AN LFOK[3:0] VLBUSISONSHEET=1
AN FFUL[3:0] VLBUSISONSHEET=1
AN READY[3:0] VLBUSISONSHEET=1
AN RDY[3:0] VLBUSISONSHEET=1
AN NRDY[3:0] VLBUSISONSHEET=1
AN LFOK[3:0] VLBUSISONSHEET=1
AN LFOK[3:0] VLBUSISONSHEET=1
AN FIFOPAF[3:0] VLBUSISONSHEET=1
AN FIBEROK[3:0] VLBUSISONSHEET=1
AN END_RST-[7:0] VLBUSISONSHEET=1
AN FF[3:0] VLBUSISONSHEET=1
AN ~WCGE2F[3:0] VLBUSISONSHEET=1
AN LT2F[3:0] VLBUSISONSHEET=1
AN NOTRDY[3:0] VLBUSISONSHEET=1
AN LT2F[3:0] VLBUSISONSHEET=1
AN LT2F[3:0] VLBUSISONSHEET=1
AN GE2F[3:0] VLBUSISONSHEET=1
AN LFOK[3:0] VLBUSISONSHEET=1
AN ~EMPTY[3:0] VLBUSISONSHEET=1
AN SOMEDAT[3:0] VLBUSISONSHEET=1
W fd4cebus $1I3945
I $1I3945 fd4cebus CLK $1N3950 RST SOMEDAT[3:0] ~EMPTY[3:0] 
W virtex:gnd $1I3935
I $1I3935 virtex:gnd $1N3942 
W fd4pe $1I3936
I $1I3936 fd4pe CLK $1N3941 MTIN[3:0] $1N3942 MT[3:0] 
W virtex:vcc $1I3937
I $1I3937 virtex:vcc $1N3941 
W or4_bus $1I3890
I $1I3890 or4_bus FPAF[3:0] PAF_ERR 
W or4_bus $1I3893
I $1I3893 or4_bus FFUL[3:0] FF_ERR 
W fd4cebus $1I3884
I $1I3884 fd4cebus CLK $1N3853 RST_FC FIFOPAF[3:0] FPAF[3:0] 
W virtex:vcc $1I3883
I $1I3883 virtex:vcc $1N3853 
W virtex:fdc $1I3886
I $1I3886 virtex:fdc CLK RST PAF_ERR PAF_ERROR 
W 4and2 $1I3770
I $1I3770 4and2 LFOK[3:0] GE2F[3:0] READY[3:0] 
W fd4cebus $1I3757
I $1I3757 fd4cebus CLK $1N3761 RST READY[3:0] RDY[3:0] 
W virtex:nand2 $1I3381
I $1I3381 virtex:nand2 LFOK0 LT2F0 GO0 
W virtex:nand2 $1I3383
I $1I3383 virtex:nand2 LFOK3 LT2F3 GO3 
W virtex:nand2 $1I3384
I $1I3384 virtex:nand2 LFOK2 LT2F2 GO2 
W virtex:or2 $1I3642
I $1I3642 virtex:or2 D_RDY LSTART_TIMEOUT DATA_READY 
W virtex:and2 $1I3470
I $1I3470 virtex:and2 ALL_RDY ONE_RDY D_RDY 
W virtex:fdc $1I3636
I $1I3636 virtex:fdc CLK RST ONE_RDY-1 ONE_RDY 
W virtex:vcc $1I3740
I $1I3740 virtex:vcc $1N3741 
W virtex:vcc $1I3760
I $1I3760 virtex:vcc $1N3761 
W virtex:nand2 $1I3382
I $1I3382 virtex:nand2 LFOK1 LT2F1 GO1 
W 4and2 $1I3769
I $1I3769 4and2 LFOK[3:0] LT2F[3:0] NRDY[3:0] 
W virtex:fdce $1I3778
I $1I3778 virtex:fdce CLK IN_RDY RST ALL_RDY-1 ALL_RDY 
W virtex:and4 $1I3661
I $1I3661 virtex:and4 GO3 GO2 GO1 GO0 ALL_RDY-1 
W virtex:and2b1 $1I3469
I $1I3469 virtex:and2b1 ALL_RDY ONE_RDY NOT_READY 
W virtex:fdc $1I3622
I $1I3622 virtex:fdc CLK RST START_TIMEOUT LSTART_TIMEOUT 
W virtex:vcc $1I3874
I $1I3874 virtex:vcc $1N3870 
W fd4cebus $1I3875
I $1I3875 fd4cebus CLK $1N3870 RST_FC FIFOFULL[3:0] FFUL[3:0] 
W virtex:fdce $1I3879
I $1I3879 virtex:fdce CLK FF_ERR RST FF_ERR FF_ERROR 
W 4and2 $1I3892
I $1I3892 4and2 LFOK[3:0] FF[3:0] FIFOFULL[3:0] 
W 4and2 $1I3889
I $1I3889 4and2 LFOK[3:0] PAF[3:0] FIFOPAF[3:0] 
W or4_bus $1I3775
I $1I3775 or4_bus READY[3:0] ONE_RDY-1 
W virtex:vcc $1I3693
I $1I3693 virtex:vcc $1N3695 
W virtex2p:sr8ce $1I3923
I $1I3923 virtex2p:sr8ce CLK $1N3925 ENDRST END_RST-[7:0] IN_RDY 
W virtex:vcc $1I3926
I $1I3926 virtex:vcc $1N3925 
W virtex:fdce $1I3914
I $1I3914 virtex:fdce CLK END_RST-7 RST END_RST-7 RST_COMPLETE 
W ifd4bus $1I3891
I $1I3891 ifd4bus CLK FFIN[3:0] FF[3:0] 
W virtex:gnd $1I3933
I $1I3933 virtex:gnd $1N3934 
W fd4cebus $1I3651
I $1I3651 fd4cebus CLK END_RST-7 RST FIBEROK[3:0] LFOK[3:0] 
W fd4pe $1I3932
I $1I3932 fd4pe CLK $1N3695 ~WCGE2F[3:0] $1N3934 LT2F[3:0] 
W fd4cebus $1I3739
I $1I3739 fd4cebus CLK $1N3741 RST NRDY[3:0] NOTRDY[3:0] 
W virtex:or2 $1I3547
I $1I3547 virtex:or2 RST RST_COMPLETE ENDRST 
W inv4_bus $1I3777
I $1I3777 inv4_bus LT2F[3:0] GE2F[3:0] 
W virtex:vcc $1I3949
I $1I3949 virtex:vcc $1N3950 
W 4and2 $1I3948
I $1I3948 4and2 LFOK[3:0] ~MT[3:0] SOMEDAT[3:0] 
W inv4_bus $1I3954
I $1I3954 inv4_bus MT[3:0] ~MT[3:0] 
W inv4_bus $1I3956
I $1I3956 inv4_bus ~PAF[3:0] PAF[3:0] 
W ifd4bus $1I3880
I $1I3880 ifd4bus CLK ~PAFIN[3:0] ~PAF[3:0] 
W buf4 $1I3900
I $1I3900 buf4 FIBEROK[3:0] FOK[3:0] 
P ? END_TIMEOUT
I END_TIMEOUT ? END_TIMEOUT
P ? FIBEROK[3:0]
I FIBEROK[3:0] ? FIBEROK[3:0]
P ? CLK
I CLK ? CLK
P ? RST
I RST ? RST
P ? ~PAFIN[3:0]
I ~PAFIN[3:0] ? ~PAFIN[3:0]
P ? MT[3:0]
I MT[3:0] ? MT[3:0]
P ? MTIN[3:0]
I MTIN[3:0] ? MTIN[3:0]
P ? FFIN[3:0]
I FFIN[3:0] ? FFIN[3:0]
P ? IN_RDY
I IN_RDY ? IN_RDY
P ? FF_ERROR
I FF_ERROR ? FF_ERROR
P ? LFOK[3:0]
I LFOK[3:0] ? LFOK[3:0]
P ? FPAF[3:0]
I FPAF[3:0] ? FPAF[3:0]
P ? FFUL[3:0]
I FFUL[3:0] ? FFUL[3:0]
P ? PAF_ERROR
I PAF_ERROR ? PAF_ERROR
P ? START_TIMEOUT
I START_TIMEOUT ? START_TIMEOUT
P ? RDY[3:0]
I RDY[3:0] ? RDY[3:0]
P ? ONE_RDY
I ONE_RDY ? ONE_RDY
P ? NOT_READY
I NOT_READY ? NOT_READY
P ? DATA_READY
I DATA_READY ? DATA_READY
P ? ~WCGE2F[3:0]
I ~WCGE2F[3:0] ? ~WCGE2F[3:0]
P ? NOTRDY[3:0]
I NOTRDY[3:0] ? NOTRDY[3:0]
P ? ~EMPTY[3:0]
I ~EMPTY[3:0] ? ~EMPTY[3:0]
EW
