$date
	Thu Oct 18 22:30:00 2018
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module testbench $end
$var wire 1 ! x $end
$var reg 1 " a $end
$var reg 1 # b $end
$scope module r $end
$var wire 1 ! f $end
$var wire 1 " x $end
$var wire 1 # y $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
x#
x"
x!
$end
#5
0!
0#
0"
#10
1!
1#
#15
0#
1"
#20
1#
#25
