-- Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-- --------------------------------------------------------------------------------
-- Tool Version: Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
-- Date        : Fri Dec 29 19:02:53 2017
-- Host        : PC39 running 64-bit Service Pack 1  (build 7601)
-- Command     : write_vhdl -force -mode funcsim
--               d:/ADS/SoC_intr_cache_V2/SoC_intr_cache_V2.srcs/sources_1/bd/design_1/ip/design_1_system_cache_0_0/design_1_system_cache_0_0_sim_netlist.vhdl
-- Design      : design_1_system_cache_0_0
-- Purpose     : This VHDL netlist is a functional simulation representation of the design and should not be modified or
--               synthesized. This netlist cannot be used for SDF annotated simulation.
-- Device      : xc7z020clg484-1
-- --------------------------------------------------------------------------------
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_system_cache_0_0_carry_and is
  port (
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    w_pop_part : in STD_LOGIC;
    lopt : in STD_LOGIC;
    lopt_1 : out STD_LOGIC;
    lopt_2 : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_system_cache_0_0_carry_and : entity is "carry_and";
end design_1_system_cache_0_0_carry_and;

architecture STRUCTURE of design_1_system_cache_0_0_carry_and is
  signal \<const0>\ : STD_LOGIC;
  signal \<const1>\ : STD_LOGIC;
  signal \^e\ : STD_LOGIC_VECTOR ( 0 to 0 );
begin
  E(0) <= \^e\(0);
  \^e\(0) <= lopt;
  lopt_1 <= \<const0>\;
  lopt_2 <= \<const1>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
VCC: unisim.vcomponents.VCC
     port map (
      P => \<const1>\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_system_cache_0_0_carry_and_1 is
  port (
    r_pop_valid : out STD_LOGIC;
    \Use_Reg_Ctrl.queue_exist_i_reg\ : in STD_LOGIC;
    lopt : out STD_LOGIC;
    lopt_1 : in STD_LOGIC;
    lopt_2 : in STD_LOGIC;
    lopt_3 : out STD_LOGIC;
    lopt_4 : in STD_LOGIC;
    lopt_5 : in STD_LOGIC;
    lopt_6 : out STD_LOGIC;
    lopt_7 : in STD_LOGIC;
    lopt_8 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_system_cache_0_0_carry_and_1 : entity is "carry_and";
end design_1_system_cache_0_0_carry_and_1;

architecture STRUCTURE of design_1_system_cache_0_0_carry_and_1 is
  signal \^lopt_1\ : STD_LOGIC;
  signal \^lopt_2\ : STD_LOGIC;
  signal \^lopt_3\ : STD_LOGIC;
  signal \^lopt_4\ : STD_LOGIC;
  signal \^lopt_5\ : STD_LOGIC;
  signal \^lopt_6\ : STD_LOGIC;
  signal \^lopt_7\ : STD_LOGIC;
  signal \^lopt_8\ : STD_LOGIC;
  signal lopt_9 : STD_LOGIC;
  signal \NLW_Using_FPGA.MUXCY_I_CARRY4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \Using_FPGA.MUXCY_I_CARRY4\ : label is "(MUXCY,XORCY)";
  attribute XILINX_TRANSFORM_PINMAP : string;
  attribute XILINX_TRANSFORM_PINMAP of \Using_FPGA.MUXCY_I_CARRY4\ : label is "LO:O";
  attribute box_type : string;
  attribute box_type of \Using_FPGA.MUXCY_I_CARRY4\ : label is "PRIMITIVE";
begin
  \^lopt_2\ <= lopt_1;
  \^lopt_3\ <= lopt_2;
  \^lopt_5\ <= lopt_4;
  \^lopt_6\ <= lopt_5;
  \^lopt_8\ <= lopt_7;
  lopt <= \^lopt_1\;
  lopt_3 <= \^lopt_4\;
  lopt_6 <= \^lopt_7\;
  lopt_9 <= lopt_8;
\Using_FPGA.MUXCY_I_CARRY4\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \^lopt_7\,
      CO(2) => \^lopt_4\,
      CO(1) => \^lopt_1\,
      CO(0) => r_pop_valid,
      CYINIT => '1',
      DI(3) => \^lopt_8\,
      DI(2) => \^lopt_5\,
      DI(1) => \^lopt_2\,
      DI(0) => '0',
      O(3 downto 0) => \NLW_Using_FPGA.MUXCY_I_CARRY4_O_UNCONNECTED\(3 downto 0),
      S(3) => lopt_9,
      S(2) => \^lopt_6\,
      S(1) => \^lopt_3\,
      S(0) => \Use_Reg_Ctrl.queue_exist_i_reg\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_system_cache_0_0_carry_and_100 is
  port (
    update_tag_match_pre_0 : out STD_LOGIC;
    \The_Compare[5].sel_reg\ : in STD_LOGIC;
    carry_5 : in STD_LOGIC;
    lopt : in STD_LOGIC;
    lopt_1 : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_system_cache_0_0_carry_and_100 : entity is "carry_and";
end design_1_system_cache_0_0_carry_and_100;

architecture STRUCTURE of design_1_system_cache_0_0_carry_and_100 is
  signal \<const0>\ : STD_LOGIC;
  signal \^update_tag_match_pre_0\ : STD_LOGIC;
begin
  \^update_tag_match_pre_0\ <= lopt;
  lopt_1 <= \<const0>\;
  update_tag_match_pre_0 <= \^update_tag_match_pre_0\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_system_cache_0_0_carry_and_107 is
  port (
    lu_mem_valid_carry_0 : out STD_LOGIC;
    \update_release_tag_reg[Valid]\ : in STD_LOGIC;
    lopt : out STD_LOGIC;
    lopt_1 : in STD_LOGIC;
    lopt_2 : in STD_LOGIC;
    lopt_3 : out STD_LOGIC;
    lopt_4 : in STD_LOGIC;
    lopt_5 : in STD_LOGIC;
    lopt_6 : out STD_LOGIC;
    lopt_7 : in STD_LOGIC;
    lopt_8 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_system_cache_0_0_carry_and_107 : entity is "carry_and";
end design_1_system_cache_0_0_carry_and_107;

architecture STRUCTURE of design_1_system_cache_0_0_carry_and_107 is
  signal \^lopt_1\ : STD_LOGIC;
  signal \^lopt_2\ : STD_LOGIC;
  signal \^lopt_3\ : STD_LOGIC;
  signal \^lopt_4\ : STD_LOGIC;
  signal \^lopt_5\ : STD_LOGIC;
  signal \^lopt_6\ : STD_LOGIC;
  signal \^lopt_7\ : STD_LOGIC;
  signal \^lopt_8\ : STD_LOGIC;
  signal lopt_9 : STD_LOGIC;
  signal \NLW_Using_FPGA.MUXCY_I_CARRY4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \Using_FPGA.MUXCY_I_CARRY4\ : label is "(MUXCY,XORCY)";
  attribute XILINX_TRANSFORM_PINMAP : string;
  attribute XILINX_TRANSFORM_PINMAP of \Using_FPGA.MUXCY_I_CARRY4\ : label is "LO:O";
  attribute box_type : string;
  attribute box_type of \Using_FPGA.MUXCY_I_CARRY4\ : label is "PRIMITIVE";
begin
  \^lopt_2\ <= lopt_1;
  \^lopt_3\ <= lopt_2;
  \^lopt_5\ <= lopt_4;
  \^lopt_6\ <= lopt_5;
  \^lopt_8\ <= lopt_7;
  lopt <= \^lopt_1\;
  lopt_3 <= \^lopt_4\;
  lopt_6 <= \^lopt_7\;
  lopt_9 <= lopt_8;
\Using_FPGA.MUXCY_I_CARRY4\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \^lopt_7\,
      CO(2) => \^lopt_4\,
      CO(1) => \^lopt_1\,
      CO(0) => lu_mem_valid_carry_0,
      CYINIT => '1',
      DI(3) => \^lopt_8\,
      DI(2) => \^lopt_5\,
      DI(1) => \^lopt_2\,
      DI(0) => '0',
      O(3 downto 0) => \NLW_Using_FPGA.MUXCY_I_CARRY4_O_UNCONNECTED\(3 downto 0),
      S(3) => lopt_9,
      S(2) => \^lopt_6\,
      S(1) => \^lopt_3\,
      S(0) => \update_release_tag_reg[Valid]\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_system_cache_0_0_carry_and_109 is
  port (
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    lu_mem_valid_tag_0 : in STD_LOGIC;
    lu_mem_protect_conflict_reg : in STD_LOGIC;
    lu_mem_valid_reg : in STD_LOGIC;
    lopt : in STD_LOGIC;
    lopt_1 : out STD_LOGIC;
    lopt_2 : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_system_cache_0_0_carry_and_109 : entity is "carry_and";
end design_1_system_cache_0_0_carry_and_109;

architecture STRUCTURE of design_1_system_cache_0_0_carry_and_109 is
  signal \<const0>\ : STD_LOGIC;
  signal \^d\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \Using_FPGA.MUXCY_I_i_1__141_n_0\ : STD_LOGIC;
begin
  D(0) <= \^d\(0);
  \^d\(0) <= lopt;
  lopt_1 <= \<const0>\;
  lopt_2 <= \Using_FPGA.MUXCY_I_i_1__141_n_0\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
\Using_FPGA.MUXCY_I_i_1__141\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => lu_mem_protect_conflict_reg,
      I1 => lu_mem_valid_reg,
      O => \Using_FPGA.MUXCY_I_i_1__141_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_system_cache_0_0_carry_and_11 is
  port (
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    w_pop_part : in STD_LOGIC;
    lopt : in STD_LOGIC;
    lopt_1 : out STD_LOGIC;
    lopt_2 : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_system_cache_0_0_carry_and_11 : entity is "carry_and";
end design_1_system_cache_0_0_carry_and_11;

architecture STRUCTURE of design_1_system_cache_0_0_carry_and_11 is
  signal \<const0>\ : STD_LOGIC;
  signal \<const1>\ : STD_LOGIC;
  signal \^e\ : STD_LOGIC_VECTOR ( 0 to 0 );
begin
  E(0) <= \^e\(0);
  \^e\(0) <= lopt;
  lopt_1 <= \<const0>\;
  lopt_2 <= \<const1>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
VCC: unisim.vcomponents.VCC
     port map (
      P => \<const1>\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_system_cache_0_0_carry_and_110 is
  port (
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    lu_mem_protect_conflict_reg : in STD_LOGIC_VECTOR ( 0 to 0 );
    lopt : in STD_LOGIC;
    lopt_1 : out STD_LOGIC;
    lopt_2 : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_system_cache_0_0_carry_and_110 : entity is "carry_and";
end design_1_system_cache_0_0_carry_and_110;

architecture STRUCTURE of design_1_system_cache_0_0_carry_and_110 is
  signal \<const0>\ : STD_LOGIC;
  signal \<const1>\ : STD_LOGIC;
  signal \^d\ : STD_LOGIC_VECTOR ( 0 to 0 );
begin
  D(0) <= \^d\(0);
  \^d\(0) <= lopt;
  lopt_1 <= \<const0>\;
  lopt_2 <= \<const1>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
VCC: unisim.vcomponents.VCC
     port map (
      P => \<const1>\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_system_cache_0_0_carry_and_111 is
  port (
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    lu_mem_protect_conflict_reg : in STD_LOGIC_VECTOR ( 0 to 0 );
    lopt : in STD_LOGIC;
    lopt_1 : out STD_LOGIC;
    lopt_2 : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_system_cache_0_0_carry_and_111 : entity is "carry_and";
end design_1_system_cache_0_0_carry_and_111;

architecture STRUCTURE of design_1_system_cache_0_0_carry_and_111 is
  signal \<const0>\ : STD_LOGIC;
  signal \<const1>\ : STD_LOGIC;
  signal \^d\ : STD_LOGIC_VECTOR ( 0 to 0 );
begin
  D(0) <= \^d\(0);
  \^d\(0) <= lopt;
  lopt_1 <= \<const0>\;
  lopt_2 <= \<const1>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
VCC: unisim.vcomponents.VCC
     port map (
      P => \<const1>\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_system_cache_0_0_carry_and_112 is
  port (
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    lu_mem_protect_conflict_reg : in STD_LOGIC_VECTOR ( 0 to 0 );
    lopt : out STD_LOGIC;
    lopt_1 : in STD_LOGIC;
    lopt_2 : in STD_LOGIC;
    lopt_3 : out STD_LOGIC;
    lopt_4 : in STD_LOGIC;
    lopt_5 : in STD_LOGIC;
    lopt_6 : out STD_LOGIC;
    lopt_7 : in STD_LOGIC;
    lopt_8 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_system_cache_0_0_carry_and_112 : entity is "carry_and";
end design_1_system_cache_0_0_carry_and_112;

architecture STRUCTURE of design_1_system_cache_0_0_carry_and_112 is
  signal \^lopt_1\ : STD_LOGIC;
  signal \^lopt_2\ : STD_LOGIC;
  signal \^lopt_3\ : STD_LOGIC;
  signal \^lopt_4\ : STD_LOGIC;
  signal \^lopt_5\ : STD_LOGIC;
  signal \^lopt_6\ : STD_LOGIC;
  signal \^lopt_7\ : STD_LOGIC;
  signal \^lopt_8\ : STD_LOGIC;
  signal lopt_9 : STD_LOGIC;
  signal \NLW_Using_FPGA.MUXCY_I_CARRY4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \Using_FPGA.MUXCY_I_CARRY4\ : label is "(MUXCY,XORCY)";
  attribute XILINX_TRANSFORM_PINMAP : string;
  attribute XILINX_TRANSFORM_PINMAP of \Using_FPGA.MUXCY_I_CARRY4\ : label is "LO:O";
  attribute box_type : string;
  attribute box_type of \Using_FPGA.MUXCY_I_CARRY4\ : label is "PRIMITIVE";
begin
  \^lopt_2\ <= lopt_1;
  \^lopt_3\ <= lopt_2;
  \^lopt_5\ <= lopt_4;
  \^lopt_6\ <= lopt_5;
  \^lopt_8\ <= lopt_7;
  lopt <= \^lopt_1\;
  lopt_3 <= \^lopt_4\;
  lopt_6 <= \^lopt_7\;
  lopt_9 <= lopt_8;
\Using_FPGA.MUXCY_I_CARRY4\: unisim.vcomponents.CARRY4
     port map (
      CI => lu_mem_protect_conflict_reg(0),
      CO(3) => \^lopt_7\,
      CO(2) => \^lopt_4\,
      CO(1) => \^lopt_1\,
      CO(0) => D(0),
      CYINIT => '0',
      DI(3) => \^lopt_8\,
      DI(2) => \^lopt_5\,
      DI(1) => \^lopt_2\,
      DI(0) => '0',
      O(3 downto 0) => \NLW_Using_FPGA.MUXCY_I_CARRY4_O_UNCONNECTED\(3 downto 0),
      S(3) => lopt_9,
      S(2) => \^lopt_6\,
      S(1) => \^lopt_3\,
      S(0) => '1'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_system_cache_0_0_carry_and_113 is
  port (
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    lu_mem_protect_conflict_reg : in STD_LOGIC_VECTOR ( 0 to 0 );
    lopt : in STD_LOGIC;
    lopt_1 : out STD_LOGIC;
    lopt_2 : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_system_cache_0_0_carry_and_113 : entity is "carry_and";
end design_1_system_cache_0_0_carry_and_113;

architecture STRUCTURE of design_1_system_cache_0_0_carry_and_113 is
  signal \<const0>\ : STD_LOGIC;
  signal \<const1>\ : STD_LOGIC;
  signal \^d\ : STD_LOGIC_VECTOR ( 0 to 0 );
begin
  D(0) <= \^d\(0);
  \^d\(0) <= lopt;
  lopt_1 <= \<const0>\;
  lopt_2 <= \<const1>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
VCC: unisim.vcomponents.VCC
     port map (
      P => \<const1>\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_system_cache_0_0_carry_and_114 is
  port (
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    lu_mem_protect_conflict_reg : in STD_LOGIC_VECTOR ( 0 to 0 );
    lopt : in STD_LOGIC;
    lopt_1 : out STD_LOGIC;
    lopt_2 : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_system_cache_0_0_carry_and_114 : entity is "carry_and";
end design_1_system_cache_0_0_carry_and_114;

architecture STRUCTURE of design_1_system_cache_0_0_carry_and_114 is
  signal \<const0>\ : STD_LOGIC;
  signal \<const1>\ : STD_LOGIC;
  signal \^d\ : STD_LOGIC_VECTOR ( 0 to 0 );
begin
  D(0) <= \^d\(0);
  \^d\(0) <= lopt;
  lopt_1 <= \<const0>\;
  lopt_2 <= \<const1>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
VCC: unisim.vcomponents.VCC
     port map (
      P => \<const1>\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_system_cache_0_0_carry_and_115 is
  port (
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    lu_mem_protect_conflict_reg : in STD_LOGIC_VECTOR ( 0 to 0 );
    lopt : in STD_LOGIC;
    lopt_1 : out STD_LOGIC;
    lopt_2 : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_system_cache_0_0_carry_and_115 : entity is "carry_and";
end design_1_system_cache_0_0_carry_and_115;

architecture STRUCTURE of design_1_system_cache_0_0_carry_and_115 is
  signal \<const0>\ : STD_LOGIC;
  signal \<const1>\ : STD_LOGIC;
  signal \^d\ : STD_LOGIC_VECTOR ( 0 to 0 );
begin
  D(0) <= \^d\(0);
  \^d\(0) <= lopt;
  lopt_1 <= \<const0>\;
  lopt_2 <= \<const1>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
VCC: unisim.vcomponents.VCC
     port map (
      P => \<const1>\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_system_cache_0_0_carry_and_116 is
  port (
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    \The_Bit[0].Using_FPGA.Using_Reset.FDS_Inst\ : out STD_LOGIC;
    \Not_Using_XPM.Using_BRAM.Native.Using_B36_Sx.The_BRAMs[0].RAMB36_I1\ : in STD_LOGIC;
    lu_mem_protect_conflict_reg : in STD_LOGIC_VECTOR ( 0 to 0 );
    lu_mem_releasing_lock : in STD_LOGIC_VECTOR ( 0 to 0 );
    \lu_mem_release_lock_hold_reg[0]\ : in STD_LOGIC;
    \lu_mem_info_reg[Force_Hit]\ : in STD_LOGIC;
    lu_mem_protect_conflict_reg_0 : in STD_LOGIC;
    \lu_check_info_reg[KillHit]\ : in STD_LOGIC;
    lopt : out STD_LOGIC;
    lopt_1 : in STD_LOGIC;
    lopt_2 : in STD_LOGIC;
    lopt_3 : out STD_LOGIC;
    lopt_4 : in STD_LOGIC;
    lopt_5 : in STD_LOGIC;
    lopt_6 : out STD_LOGIC;
    lopt_7 : in STD_LOGIC;
    lopt_8 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_system_cache_0_0_carry_and_116 : entity is "carry_and";
end design_1_system_cache_0_0_carry_and_116;

architecture STRUCTURE of design_1_system_cache_0_0_carry_and_116 is
  signal \^lopt_1\ : STD_LOGIC;
  signal \^lopt_2\ : STD_LOGIC;
  signal \^lopt_3\ : STD_LOGIC;
  signal \^lopt_4\ : STD_LOGIC;
  signal \^lopt_5\ : STD_LOGIC;
  signal \^lopt_6\ : STD_LOGIC;
  signal \^lopt_7\ : STD_LOGIC;
  signal \^lopt_8\ : STD_LOGIC;
  signal lopt_9 : STD_LOGIC;
  signal \NLW_Using_FPGA.MUXCY_I_CARRY4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \Using_FPGA.MUXCY_I_CARRY4\ : label is "(MUXCY,XORCY)";
  attribute XILINX_TRANSFORM_PINMAP : string;
  attribute XILINX_TRANSFORM_PINMAP of \Using_FPGA.MUXCY_I_CARRY4\ : label is "LO:O";
  attribute box_type : string;
  attribute box_type of \Using_FPGA.MUXCY_I_CARRY4\ : label is "PRIMITIVE";
begin
  \^lopt_2\ <= lopt_1;
  \^lopt_3\ <= lopt_2;
  \^lopt_5\ <= lopt_4;
  \^lopt_6\ <= lopt_5;
  \^lopt_8\ <= lopt_7;
  lopt <= \^lopt_1\;
  lopt_3 <= \^lopt_4\;
  lopt_6 <= \^lopt_7\;
  lopt_9 <= lopt_8;
\The_Bit[0].Using_FPGA.Using_Reset.FDS_Inst_i_2__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE00FE"
    )
        port map (
      I0 => lu_mem_releasing_lock(0),
      I1 => \lu_mem_release_lock_hold_reg[0]\,
      I2 => \lu_mem_info_reg[Force_Hit]\,
      I3 => lu_mem_protect_conflict_reg_0,
      I4 => \lu_check_info_reg[KillHit]\,
      O => \The_Bit[0].Using_FPGA.Using_Reset.FDS_Inst\
    );
\Using_FPGA.MUXCY_I_CARRY4\: unisim.vcomponents.CARRY4
     port map (
      CI => lu_mem_protect_conflict_reg(0),
      CO(3) => \^lopt_7\,
      CO(2) => \^lopt_4\,
      CO(1) => \^lopt_1\,
      CO(0) => D(0),
      CYINIT => '0',
      DI(3) => \^lopt_8\,
      DI(2) => \^lopt_5\,
      DI(1) => \^lopt_2\,
      DI(0) => '0',
      O(3 downto 0) => \NLW_Using_FPGA.MUXCY_I_CARRY4_O_UNCONNECTED\(3 downto 0),
      S(3) => lopt_9,
      S(2) => \^lopt_6\,
      S(1) => \^lopt_3\,
      S(0) => \Not_Using_XPM.Using_BRAM.Native.Using_B36_Sx.The_BRAMs[0].RAMB36_I1\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_system_cache_0_0_carry_and_117 is
  port (
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    \Not_Using_XPM.Using_BRAM.Native.Using_B36_Sx.The_BRAMs[0].RAMB36_I1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    lopt : in STD_LOGIC;
    lopt_1 : out STD_LOGIC;
    lopt_2 : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_system_cache_0_0_carry_and_117 : entity is "carry_and";
end design_1_system_cache_0_0_carry_and_117;

architecture STRUCTURE of design_1_system_cache_0_0_carry_and_117 is
  signal \<const0>\ : STD_LOGIC;
  signal \<const1>\ : STD_LOGIC;
  signal \^d\ : STD_LOGIC_VECTOR ( 0 to 0 );
begin
  D(0) <= \^d\(0);
  \^d\(0) <= lopt;
  lopt_1 <= \<const0>\;
  lopt_2 <= \<const1>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
VCC: unisim.vcomponents.VCC
     port map (
      P => \<const1>\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_system_cache_0_0_carry_and_118 is
  port (
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    \Not_Using_XPM.Using_BRAM.Native.Using_B36_Sx.The_BRAMs[0].RAMB36_I1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \lu_check_info_reg[Wr]\ : in STD_LOGIC;
    lu_mem_protect_conflict_reg : in STD_LOGIC;
    \lu_mem_info_reg[Wr]\ : in STD_LOGIC;
    lopt : in STD_LOGIC;
    lopt_1 : out STD_LOGIC;
    lopt_2 : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_system_cache_0_0_carry_and_118 : entity is "carry_and";
end design_1_system_cache_0_0_carry_and_118;

architecture STRUCTURE of design_1_system_cache_0_0_carry_and_118 is
  signal \<const0>\ : STD_LOGIC;
  signal \^d\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \Using_FPGA.MUXCY_I_i_1__143_n_0\ : STD_LOGIC;
begin
  D(0) <= \^d\(0);
  \^d\(0) <= lopt;
  lopt_1 <= \<const0>\;
  lopt_2 <= \Using_FPGA.MUXCY_I_i_1__143_n_0\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
\Using_FPGA.MUXCY_I_i_1__143\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \lu_check_info_reg[Wr]\,
      I1 => lu_mem_protect_conflict_reg,
      I2 => \lu_mem_info_reg[Wr]\,
      O => \Using_FPGA.MUXCY_I_i_1__143_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_system_cache_0_0_carry_and_124 is
  port (
    lu_mem_valid_carry_1 : out STD_LOGIC;
    \update_release_tag_reg[Valid]\ : in STD_LOGIC;
    lopt : out STD_LOGIC;
    lopt_1 : in STD_LOGIC;
    lopt_2 : in STD_LOGIC;
    lopt_3 : out STD_LOGIC;
    lopt_4 : in STD_LOGIC;
    lopt_5 : in STD_LOGIC;
    lopt_6 : out STD_LOGIC;
    lopt_7 : in STD_LOGIC;
    lopt_8 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_system_cache_0_0_carry_and_124 : entity is "carry_and";
end design_1_system_cache_0_0_carry_and_124;

architecture STRUCTURE of design_1_system_cache_0_0_carry_and_124 is
  signal \^lopt_1\ : STD_LOGIC;
  signal \^lopt_2\ : STD_LOGIC;
  signal \^lopt_3\ : STD_LOGIC;
  signal \^lopt_4\ : STD_LOGIC;
  signal \^lopt_5\ : STD_LOGIC;
  signal \^lopt_6\ : STD_LOGIC;
  signal \^lopt_7\ : STD_LOGIC;
  signal \^lopt_8\ : STD_LOGIC;
  signal lopt_9 : STD_LOGIC;
  signal \NLW_Using_FPGA.MUXCY_I_CARRY4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \Using_FPGA.MUXCY_I_CARRY4\ : label is "(MUXCY,XORCY)";
  attribute XILINX_TRANSFORM_PINMAP : string;
  attribute XILINX_TRANSFORM_PINMAP of \Using_FPGA.MUXCY_I_CARRY4\ : label is "LO:O";
  attribute box_type : string;
  attribute box_type of \Using_FPGA.MUXCY_I_CARRY4\ : label is "PRIMITIVE";
begin
  \^lopt_2\ <= lopt_1;
  \^lopt_3\ <= lopt_2;
  \^lopt_5\ <= lopt_4;
  \^lopt_6\ <= lopt_5;
  \^lopt_8\ <= lopt_7;
  lopt <= \^lopt_1\;
  lopt_3 <= \^lopt_4\;
  lopt_6 <= \^lopt_7\;
  lopt_9 <= lopt_8;
\Using_FPGA.MUXCY_I_CARRY4\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \^lopt_7\,
      CO(2) => \^lopt_4\,
      CO(1) => \^lopt_1\,
      CO(0) => lu_mem_valid_carry_1,
      CYINIT => '1',
      DI(3) => \^lopt_8\,
      DI(2) => \^lopt_5\,
      DI(1) => \^lopt_2\,
      DI(0) => '0',
      O(3 downto 0) => \NLW_Using_FPGA.MUXCY_I_CARRY4_O_UNCONNECTED\(3 downto 0),
      S(3) => lopt_9,
      S(2) => \^lopt_6\,
      S(1) => \^lopt_3\,
      S(0) => \update_release_tag_reg[Valid]\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_system_cache_0_0_carry_and_126 is
  port (
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    lu_mem_valid_tag_1 : in STD_LOGIC;
    lu_mem_protect_conflict_reg : in STD_LOGIC;
    lu_mem_valid_reg : in STD_LOGIC;
    lopt : in STD_LOGIC;
    lopt_1 : out STD_LOGIC;
    lopt_2 : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_system_cache_0_0_carry_and_126 : entity is "carry_and";
end design_1_system_cache_0_0_carry_and_126;

architecture STRUCTURE of design_1_system_cache_0_0_carry_and_126 is
  signal \<const0>\ : STD_LOGIC;
  signal \^d\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \Using_FPGA.MUXCY_I_i_1__73_n_0\ : STD_LOGIC;
begin
  D(0) <= \^d\(0);
  \^d\(0) <= lopt;
  lopt_1 <= \<const0>\;
  lopt_2 <= \Using_FPGA.MUXCY_I_i_1__73_n_0\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
\Using_FPGA.MUXCY_I_i_1__73\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => lu_mem_protect_conflict_reg,
      I1 => lu_mem_valid_reg,
      O => \Using_FPGA.MUXCY_I_i_1__73_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_system_cache_0_0_carry_and_127 is
  port (
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    lu_mem_protect_conflict_reg : in STD_LOGIC_VECTOR ( 0 to 0 );
    lopt : in STD_LOGIC;
    lopt_1 : out STD_LOGIC;
    lopt_2 : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_system_cache_0_0_carry_and_127 : entity is "carry_and";
end design_1_system_cache_0_0_carry_and_127;

architecture STRUCTURE of design_1_system_cache_0_0_carry_and_127 is
  signal \<const0>\ : STD_LOGIC;
  signal \<const1>\ : STD_LOGIC;
  signal \^d\ : STD_LOGIC_VECTOR ( 0 to 0 );
begin
  D(0) <= \^d\(0);
  \^d\(0) <= lopt;
  lopt_1 <= \<const0>\;
  lopt_2 <= \<const1>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
VCC: unisim.vcomponents.VCC
     port map (
      P => \<const1>\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_system_cache_0_0_carry_and_128 is
  port (
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    lu_mem_protect_conflict_reg : in STD_LOGIC_VECTOR ( 0 to 0 );
    lopt : in STD_LOGIC;
    lopt_1 : out STD_LOGIC;
    lopt_2 : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_system_cache_0_0_carry_and_128 : entity is "carry_and";
end design_1_system_cache_0_0_carry_and_128;

architecture STRUCTURE of design_1_system_cache_0_0_carry_and_128 is
  signal \<const0>\ : STD_LOGIC;
  signal \<const1>\ : STD_LOGIC;
  signal \^d\ : STD_LOGIC_VECTOR ( 0 to 0 );
begin
  D(0) <= \^d\(0);
  \^d\(0) <= lopt;
  lopt_1 <= \<const0>\;
  lopt_2 <= \<const1>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
VCC: unisim.vcomponents.VCC
     port map (
      P => \<const1>\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_system_cache_0_0_carry_and_129 is
  port (
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    lu_mem_protect_conflict_reg : in STD_LOGIC_VECTOR ( 0 to 0 );
    lopt : out STD_LOGIC;
    lopt_1 : in STD_LOGIC;
    lopt_2 : in STD_LOGIC;
    lopt_3 : out STD_LOGIC;
    lopt_4 : in STD_LOGIC;
    lopt_5 : in STD_LOGIC;
    lopt_6 : out STD_LOGIC;
    lopt_7 : in STD_LOGIC;
    lopt_8 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_system_cache_0_0_carry_and_129 : entity is "carry_and";
end design_1_system_cache_0_0_carry_and_129;

architecture STRUCTURE of design_1_system_cache_0_0_carry_and_129 is
  signal \^lopt_1\ : STD_LOGIC;
  signal \^lopt_2\ : STD_LOGIC;
  signal \^lopt_3\ : STD_LOGIC;
  signal \^lopt_4\ : STD_LOGIC;
  signal \^lopt_5\ : STD_LOGIC;
  signal \^lopt_6\ : STD_LOGIC;
  signal \^lopt_7\ : STD_LOGIC;
  signal \^lopt_8\ : STD_LOGIC;
  signal lopt_9 : STD_LOGIC;
  signal \NLW_Using_FPGA.MUXCY_I_CARRY4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \Using_FPGA.MUXCY_I_CARRY4\ : label is "(MUXCY,XORCY)";
  attribute XILINX_TRANSFORM_PINMAP : string;
  attribute XILINX_TRANSFORM_PINMAP of \Using_FPGA.MUXCY_I_CARRY4\ : label is "LO:O";
  attribute box_type : string;
  attribute box_type of \Using_FPGA.MUXCY_I_CARRY4\ : label is "PRIMITIVE";
begin
  \^lopt_2\ <= lopt_1;
  \^lopt_3\ <= lopt_2;
  \^lopt_5\ <= lopt_4;
  \^lopt_6\ <= lopt_5;
  \^lopt_8\ <= lopt_7;
  lopt <= \^lopt_1\;
  lopt_3 <= \^lopt_4\;
  lopt_6 <= \^lopt_7\;
  lopt_9 <= lopt_8;
\Using_FPGA.MUXCY_I_CARRY4\: unisim.vcomponents.CARRY4
     port map (
      CI => lu_mem_protect_conflict_reg(0),
      CO(3) => \^lopt_7\,
      CO(2) => \^lopt_4\,
      CO(1) => \^lopt_1\,
      CO(0) => D(0),
      CYINIT => '0',
      DI(3) => \^lopt_8\,
      DI(2) => \^lopt_5\,
      DI(1) => \^lopt_2\,
      DI(0) => '0',
      O(3 downto 0) => \NLW_Using_FPGA.MUXCY_I_CARRY4_O_UNCONNECTED\(3 downto 0),
      S(3) => lopt_9,
      S(2) => \^lopt_6\,
      S(1) => \^lopt_3\,
      S(0) => '1'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_system_cache_0_0_carry_and_130 is
  port (
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    lu_mem_protect_conflict_reg : in STD_LOGIC_VECTOR ( 0 to 0 );
    lopt : in STD_LOGIC;
    lopt_1 : out STD_LOGIC;
    lopt_2 : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_system_cache_0_0_carry_and_130 : entity is "carry_and";
end design_1_system_cache_0_0_carry_and_130;

architecture STRUCTURE of design_1_system_cache_0_0_carry_and_130 is
  signal \<const0>\ : STD_LOGIC;
  signal \<const1>\ : STD_LOGIC;
  signal \^d\ : STD_LOGIC_VECTOR ( 0 to 0 );
begin
  D(0) <= \^d\(0);
  \^d\(0) <= lopt;
  lopt_1 <= \<const0>\;
  lopt_2 <= \<const1>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
VCC: unisim.vcomponents.VCC
     port map (
      P => \<const1>\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_system_cache_0_0_carry_and_131 is
  port (
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    lu_mem_protect_conflict_reg : in STD_LOGIC_VECTOR ( 0 to 0 );
    lopt : in STD_LOGIC;
    lopt_1 : out STD_LOGIC;
    lopt_2 : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_system_cache_0_0_carry_and_131 : entity is "carry_and";
end design_1_system_cache_0_0_carry_and_131;

architecture STRUCTURE of design_1_system_cache_0_0_carry_and_131 is
  signal \<const0>\ : STD_LOGIC;
  signal \<const1>\ : STD_LOGIC;
  signal \^d\ : STD_LOGIC_VECTOR ( 0 to 0 );
begin
  D(0) <= \^d\(0);
  \^d\(0) <= lopt;
  lopt_1 <= \<const0>\;
  lopt_2 <= \<const1>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
VCC: unisim.vcomponents.VCC
     port map (
      P => \<const1>\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_system_cache_0_0_carry_and_132 is
  port (
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    lu_mem_protect_conflict_reg : in STD_LOGIC_VECTOR ( 0 to 0 );
    lopt : in STD_LOGIC;
    lopt_1 : out STD_LOGIC;
    lopt_2 : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_system_cache_0_0_carry_and_132 : entity is "carry_and";
end design_1_system_cache_0_0_carry_and_132;

architecture STRUCTURE of design_1_system_cache_0_0_carry_and_132 is
  signal \<const0>\ : STD_LOGIC;
  signal \<const1>\ : STD_LOGIC;
  signal \^d\ : STD_LOGIC_VECTOR ( 0 to 0 );
begin
  D(0) <= \^d\(0);
  \^d\(0) <= lopt;
  lopt_1 <= \<const0>\;
  lopt_2 <= \<const1>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
VCC: unisim.vcomponents.VCC
     port map (
      P => \<const1>\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_system_cache_0_0_carry_and_133 is
  port (
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    \The_Bit[1].Using_FPGA.Using_Reset.FDS_Inst\ : out STD_LOGIC;
    \Not_Using_XPM.Using_BRAM.Native.Using_B36_Sx.The_BRAMs[1].RAMB36_I1\ : in STD_LOGIC;
    lu_mem_protect_conflict_reg : in STD_LOGIC_VECTOR ( 0 to 0 );
    lu_mem_releasing_lock : in STD_LOGIC_VECTOR ( 0 to 0 );
    \lu_mem_release_lock_hold_reg[1]\ : in STD_LOGIC;
    \lu_mem_info_reg[Force_Hit]\ : in STD_LOGIC;
    lu_mem_protect_conflict_reg_0 : in STD_LOGIC;
    \lu_check_info_reg[KillHit]\ : in STD_LOGIC;
    lopt : out STD_LOGIC;
    lopt_1 : in STD_LOGIC;
    lopt_2 : in STD_LOGIC;
    lopt_3 : out STD_LOGIC;
    lopt_4 : in STD_LOGIC;
    lopt_5 : in STD_LOGIC;
    lopt_6 : out STD_LOGIC;
    lopt_7 : in STD_LOGIC;
    lopt_8 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_system_cache_0_0_carry_and_133 : entity is "carry_and";
end design_1_system_cache_0_0_carry_and_133;

architecture STRUCTURE of design_1_system_cache_0_0_carry_and_133 is
  signal \^lopt_1\ : STD_LOGIC;
  signal \^lopt_2\ : STD_LOGIC;
  signal \^lopt_3\ : STD_LOGIC;
  signal \^lopt_4\ : STD_LOGIC;
  signal \^lopt_5\ : STD_LOGIC;
  signal \^lopt_6\ : STD_LOGIC;
  signal \^lopt_7\ : STD_LOGIC;
  signal \^lopt_8\ : STD_LOGIC;
  signal lopt_9 : STD_LOGIC;
  signal \NLW_Using_FPGA.MUXCY_I_CARRY4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \Using_FPGA.MUXCY_I_CARRY4\ : label is "(MUXCY,XORCY)";
  attribute XILINX_TRANSFORM_PINMAP : string;
  attribute XILINX_TRANSFORM_PINMAP of \Using_FPGA.MUXCY_I_CARRY4\ : label is "LO:O";
  attribute box_type : string;
  attribute box_type of \Using_FPGA.MUXCY_I_CARRY4\ : label is "PRIMITIVE";
begin
  \^lopt_2\ <= lopt_1;
  \^lopt_3\ <= lopt_2;
  \^lopt_5\ <= lopt_4;
  \^lopt_6\ <= lopt_5;
  \^lopt_8\ <= lopt_7;
  lopt <= \^lopt_1\;
  lopt_3 <= \^lopt_4\;
  lopt_6 <= \^lopt_7\;
  lopt_9 <= lopt_8;
\The_Bit[1].Using_FPGA.Using_Reset.FDS_Inst_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE00FE"
    )
        port map (
      I0 => lu_mem_releasing_lock(0),
      I1 => \lu_mem_release_lock_hold_reg[1]\,
      I2 => \lu_mem_info_reg[Force_Hit]\,
      I3 => lu_mem_protect_conflict_reg_0,
      I4 => \lu_check_info_reg[KillHit]\,
      O => \The_Bit[1].Using_FPGA.Using_Reset.FDS_Inst\
    );
\Using_FPGA.MUXCY_I_CARRY4\: unisim.vcomponents.CARRY4
     port map (
      CI => lu_mem_protect_conflict_reg(0),
      CO(3) => \^lopt_7\,
      CO(2) => \^lopt_4\,
      CO(1) => \^lopt_1\,
      CO(0) => D(0),
      CYINIT => '0',
      DI(3) => \^lopt_8\,
      DI(2) => \^lopt_5\,
      DI(1) => \^lopt_2\,
      DI(0) => '0',
      O(3 downto 0) => \NLW_Using_FPGA.MUXCY_I_CARRY4_O_UNCONNECTED\(3 downto 0),
      S(3) => lopt_9,
      S(2) => \^lopt_6\,
      S(1) => \^lopt_3\,
      S(0) => \Not_Using_XPM.Using_BRAM.Native.Using_B36_Sx.The_BRAMs[1].RAMB36_I1\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_system_cache_0_0_carry_and_134 is
  port (
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    \Not_Using_XPM.Using_BRAM.Native.Using_B36_Sx.The_BRAMs[1].RAMB36_I1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    lopt : in STD_LOGIC;
    lopt_1 : out STD_LOGIC;
    lopt_2 : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_system_cache_0_0_carry_and_134 : entity is "carry_and";
end design_1_system_cache_0_0_carry_and_134;

architecture STRUCTURE of design_1_system_cache_0_0_carry_and_134 is
  signal \<const0>\ : STD_LOGIC;
  signal \<const1>\ : STD_LOGIC;
  signal \^d\ : STD_LOGIC_VECTOR ( 0 to 0 );
begin
  D(0) <= \^d\(0);
  \^d\(0) <= lopt;
  lopt_1 <= \<const0>\;
  lopt_2 <= \<const1>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
VCC: unisim.vcomponents.VCC
     port map (
      P => \<const1>\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_system_cache_0_0_carry_and_135 is
  port (
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    \Not_Using_XPM.Using_BRAM.Native.Using_B36_Sx.The_BRAMs[1].RAMB36_I1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \lu_check_info_reg[Wr]\ : in STD_LOGIC;
    lu_mem_protect_conflict_reg : in STD_LOGIC;
    \lu_mem_info_reg[Wr]\ : in STD_LOGIC;
    lopt : in STD_LOGIC;
    lopt_1 : out STD_LOGIC;
    lopt_2 : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_system_cache_0_0_carry_and_135 : entity is "carry_and";
end design_1_system_cache_0_0_carry_and_135;

architecture STRUCTURE of design_1_system_cache_0_0_carry_and_135 is
  signal \<const0>\ : STD_LOGIC;
  signal \^d\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \Using_FPGA.MUXCY_I_i_1__79_n_0\ : STD_LOGIC;
begin
  D(0) <= \^d\(0);
  \^d\(0) <= lopt;
  lopt_1 <= \<const0>\;
  lopt_2 <= \Using_FPGA.MUXCY_I_i_1__79_n_0\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
\Using_FPGA.MUXCY_I_i_1__79\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \lu_check_info_reg[Wr]\,
      I1 => lu_mem_protect_conflict_reg,
      I2 => \lu_mem_info_reg[Wr]\,
      O => \Using_FPGA.MUXCY_I_i_1__79_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_system_cache_0_0_carry_and_146 is
  port (
    lud_step_offset_is_read : out STD_LOGIC;
    \lu_check_info_reg[Wr]\ : in STD_LOGIC;
    lud_step_offset : in STD_LOGIC;
    lopt : in STD_LOGIC;
    lopt_1 : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_system_cache_0_0_carry_and_146 : entity is "carry_and";
end design_1_system_cache_0_0_carry_and_146;

architecture STRUCTURE of design_1_system_cache_0_0_carry_and_146 is
  signal \<const0>\ : STD_LOGIC;
  signal \^lud_step_offset_is_read\ : STD_LOGIC;
begin
  \^lud_step_offset_is_read\ <= lopt;
  lopt_1 <= \<const0>\;
  lud_step_offset_is_read <= \^lud_step_offset_is_read\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_system_cache_0_0_carry_and_153 is
  port (
    lu_mem_valid_reg : out STD_LOGIC;
    \lu_mem_info_reg[Port_Num][0]\ : out STD_LOGIC;
    A121_out : in STD_LOGIC;
    lu_check_match_addr : in STD_LOGIC;
    Q : in STD_LOGIC;
    access_valid : in STD_LOGIC;
    lu_mem_valid_reg_0 : in STD_LOGIC;
    \Use_FPGA.Full_Inst\ : in STD_LOGIC;
    lookup_restart_mem_done_reg : in STD_LOGIC;
    lookup_protect_conflict : in STD_LOGIC;
    lu_mem_tag_conflict : in STD_LOGIC;
    update_tag_conflict : in STD_LOGIC;
    lookup_restart_mem_done : in STD_LOGIC;
    lu_mem_protect_conflict_reg : in STD_LOGIC;
    lopt : in STD_LOGIC;
    lopt_1 : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_system_cache_0_0_carry_and_153 : entity is "carry_and";
end design_1_system_cache_0_0_carry_and_153;

architecture STRUCTURE of design_1_system_cache_0_0_carry_and_153 is
  signal \<const0>\ : STD_LOGIC;
  signal \LU_Fetch_PR_And_Inst2/S\ : STD_LOGIC;
  signal lu_check_tag_conflict : STD_LOGIC;
begin
  lopt_1 <= \<const0>\;
  lu_check_tag_conflict <= lopt;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
\Using_FPGA.MUXCY_I_i_1__128\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0001000000010001"
    )
        port map (
      I0 => lu_check_tag_conflict,
      I1 => lookup_protect_conflict,
      I2 => lu_mem_tag_conflict,
      I3 => update_tag_conflict,
      I4 => lookup_restart_mem_done,
      I5 => lu_mem_protect_conflict_reg,
      O => \lu_mem_info_reg[Port_Num][0]\
    );
lu_mem_valid_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4040404000005500"
    )
        port map (
      I0 => Q,
      I1 => access_valid,
      I2 => \LU_Fetch_PR_And_Inst2/S\,
      I3 => lu_mem_valid_reg_0,
      I4 => \Use_FPGA.Full_Inst\,
      I5 => lookup_restart_mem_done_reg,
      O => lu_mem_valid_reg
    );
lu_mem_valid_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0001000000010001"
    )
        port map (
      I0 => lu_check_tag_conflict,
      I1 => lookup_protect_conflict,
      I2 => lu_mem_tag_conflict,
      I3 => update_tag_conflict,
      I4 => lookup_restart_mem_done,
      I5 => lu_mem_protect_conflict_reg,
      O => \LU_Fetch_PR_And_Inst2/S\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_system_cache_0_0_carry_and_156 is
  port (
    lu_io_full_block_read : out STD_LOGIC;
    lu_io_selected_full : in STD_LOGIC;
    \lu_check_info_reg[Wr]\ : in STD_LOGIC;
    lud_addr_pipeline_full_reg : in STD_LOGIC;
    lud_mem_completed_reg : in STD_LOGIC;
    lud_mem_keep_single_during_stall : in STD_LOGIC;
    lopt : in STD_LOGIC;
    lopt_1 : out STD_LOGIC;
    lopt_2 : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_system_cache_0_0_carry_and_156 : entity is "carry_and";
end design_1_system_cache_0_0_carry_and_156;

architecture STRUCTURE of design_1_system_cache_0_0_carry_and_156 is
  signal \<const0>\ : STD_LOGIC;
  signal A137_out : STD_LOGIC;
  signal \^lu_io_full_block_read\ : STD_LOGIC;
begin
  \^lu_io_full_block_read\ <= lopt;
  lopt_1 <= \<const0>\;
  lopt_2 <= A137_out;
  lu_io_full_block_read <= \^lu_io_full_block_read\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
\Using_FPGA.MUXCY_I_i_1__127\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4404"
    )
        port map (
      I0 => \lu_check_info_reg[Wr]\,
      I1 => lud_addr_pipeline_full_reg,
      I2 => lud_mem_completed_reg,
      I3 => lud_mem_keep_single_during_stall,
      O => A137_out
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_system_cache_0_0_carry_and_159 is
  port (
    lookup_io_stall_pre_valid : out STD_LOGIC;
    A134_out : in STD_LOGIC;
    lookup_io_stall_hit_carry_no_last : in STD_LOGIC;
    lopt : in STD_LOGIC;
    lopt_1 : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_system_cache_0_0_carry_and_159 : entity is "carry_and";
end design_1_system_cache_0_0_carry_and_159;

architecture STRUCTURE of design_1_system_cache_0_0_carry_and_159 is
  signal \<const0>\ : STD_LOGIC;
  signal \^lookup_io_stall_pre_valid\ : STD_LOGIC;
begin
  \^lookup_io_stall_pre_valid\ <= lopt;
  lookup_io_stall_pre_valid <= \^lookup_io_stall_pre_valid\;
  lopt_1 <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_system_cache_0_0_carry_and_16 is
  port (
    r_pop_valid : out STD_LOGIC;
    \Use_Reg_Ctrl.queue_exist_i_reg\ : in STD_LOGIC;
    lopt : out STD_LOGIC;
    lopt_1 : in STD_LOGIC;
    lopt_2 : in STD_LOGIC;
    lopt_3 : out STD_LOGIC;
    lopt_4 : in STD_LOGIC;
    lopt_5 : in STD_LOGIC;
    lopt_6 : out STD_LOGIC;
    lopt_7 : in STD_LOGIC;
    lopt_8 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_system_cache_0_0_carry_and_16 : entity is "carry_and";
end design_1_system_cache_0_0_carry_and_16;

architecture STRUCTURE of design_1_system_cache_0_0_carry_and_16 is
  signal \^lopt_1\ : STD_LOGIC;
  signal \^lopt_2\ : STD_LOGIC;
  signal \^lopt_3\ : STD_LOGIC;
  signal \^lopt_4\ : STD_LOGIC;
  signal \^lopt_5\ : STD_LOGIC;
  signal \^lopt_6\ : STD_LOGIC;
  signal \^lopt_7\ : STD_LOGIC;
  signal \^lopt_8\ : STD_LOGIC;
  signal lopt_9 : STD_LOGIC;
  signal \NLW_Using_FPGA.MUXCY_I_CARRY4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \Using_FPGA.MUXCY_I_CARRY4\ : label is "(MUXCY,XORCY)";
  attribute XILINX_TRANSFORM_PINMAP : string;
  attribute XILINX_TRANSFORM_PINMAP of \Using_FPGA.MUXCY_I_CARRY4\ : label is "LO:O";
  attribute box_type : string;
  attribute box_type of \Using_FPGA.MUXCY_I_CARRY4\ : label is "PRIMITIVE";
begin
  \^lopt_2\ <= lopt_1;
  \^lopt_3\ <= lopt_2;
  \^lopt_5\ <= lopt_4;
  \^lopt_6\ <= lopt_5;
  \^lopt_8\ <= lopt_7;
  lopt <= \^lopt_1\;
  lopt_3 <= \^lopt_4\;
  lopt_6 <= \^lopt_7\;
  lopt_9 <= lopt_8;
\Using_FPGA.MUXCY_I_CARRY4\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \^lopt_7\,
      CO(2) => \^lopt_4\,
      CO(1) => \^lopt_1\,
      CO(0) => r_pop_valid,
      CYINIT => '1',
      DI(3) => \^lopt_8\,
      DI(2) => \^lopt_5\,
      DI(1) => \^lopt_2\,
      DI(0) => '0',
      O(3 downto 0) => \NLW_Using_FPGA.MUXCY_I_CARRY4_O_UNCONNECTED\(3 downto 0),
      S(3) => lopt_9,
      S(2) => \^lopt_6\,
      S(1) => \^lopt_3\,
      S(0) => \Use_Reg_Ctrl.queue_exist_i_reg\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_system_cache_0_0_carry_and_165 is
  port (
    lu_ds_last_beat_multi_start : out STD_LOGIC;
    lu_check_multi_beat : in STD_LOGIC;
    lopt : out STD_LOGIC;
    lopt_1 : in STD_LOGIC;
    lopt_2 : in STD_LOGIC;
    lopt_3 : out STD_LOGIC;
    lopt_4 : in STD_LOGIC;
    lopt_5 : in STD_LOGIC;
    lopt_6 : out STD_LOGIC;
    lopt_7 : in STD_LOGIC;
    lopt_8 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_system_cache_0_0_carry_and_165 : entity is "carry_and";
end design_1_system_cache_0_0_carry_and_165;

architecture STRUCTURE of design_1_system_cache_0_0_carry_and_165 is
  signal \^lopt_1\ : STD_LOGIC;
  signal \^lopt_2\ : STD_LOGIC;
  signal \^lopt_3\ : STD_LOGIC;
  signal \^lopt_4\ : STD_LOGIC;
  signal \^lopt_5\ : STD_LOGIC;
  signal \^lopt_6\ : STD_LOGIC;
  signal \^lopt_7\ : STD_LOGIC;
  signal \^lopt_8\ : STD_LOGIC;
  signal lopt_9 : STD_LOGIC;
  signal \NLW_Using_FPGA.MUXCY_I_CARRY4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \Using_FPGA.MUXCY_I_CARRY4\ : label is "(MUXCY,XORCY)";
  attribute XILINX_TRANSFORM_PINMAP : string;
  attribute XILINX_TRANSFORM_PINMAP of \Using_FPGA.MUXCY_I_CARRY4\ : label is "LO:O";
  attribute box_type : string;
  attribute box_type of \Using_FPGA.MUXCY_I_CARRY4\ : label is "PRIMITIVE";
begin
  \^lopt_2\ <= lopt_1;
  \^lopt_3\ <= lopt_2;
  \^lopt_5\ <= lopt_4;
  \^lopt_6\ <= lopt_5;
  \^lopt_8\ <= lopt_7;
  lopt <= \^lopt_1\;
  lopt_3 <= \^lopt_4\;
  lopt_6 <= \^lopt_7\;
  lopt_9 <= lopt_8;
\Using_FPGA.MUXCY_I_CARRY4\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \^lopt_7\,
      CO(2) => \^lopt_4\,
      CO(1) => \^lopt_1\,
      CO(0) => lu_ds_last_beat_multi_start,
      CYINIT => '1',
      DI(3) => \^lopt_8\,
      DI(2) => \^lopt_5\,
      DI(1) => \^lopt_2\,
      DI(0) => '0',
      O(3 downto 0) => \NLW_Using_FPGA.MUXCY_I_CARRY4_O_UNCONNECTED\(3 downto 0),
      S(3) => lopt_9,
      S(2) => \^lopt_6\,
      S(1) => \^lopt_3\,
      S(0) => lu_check_multi_beat
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_system_cache_0_0_carry_and_168 is
  port (
    lu_ds_last_beat_valid_hit : out STD_LOGIC;
    \The_Bit[0].Using_FPGA.Using_Reset.FDS_Inst\ : in STD_LOGIC;
    Carry_OUT : in STD_LOGIC;
    lopt : out STD_LOGIC;
    lopt_1 : in STD_LOGIC;
    lopt_2 : in STD_LOGIC;
    lopt_3 : out STD_LOGIC;
    lopt_4 : in STD_LOGIC;
    lopt_5 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_system_cache_0_0_carry_and_168 : entity is "carry_and";
end design_1_system_cache_0_0_carry_and_168;

architecture STRUCTURE of design_1_system_cache_0_0_carry_and_168 is
  signal \^lopt_1\ : STD_LOGIC;
  signal \^lopt_2\ : STD_LOGIC;
  signal \^lopt_3\ : STD_LOGIC;
  signal \^lopt_4\ : STD_LOGIC;
  signal \^lopt_5\ : STD_LOGIC;
  signal lopt_6 : STD_LOGIC;
  signal \NLW_Using_FPGA.MUXCY_I_CARRY4_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_Using_FPGA.MUXCY_I_CARRY4_DI_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_Using_FPGA.MUXCY_I_CARRY4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_Using_FPGA.MUXCY_I_CARRY4_S_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \Using_FPGA.MUXCY_I_CARRY4\ : label is "(MUXCY,XORCY)";
  attribute XILINX_TRANSFORM_PINMAP : string;
  attribute XILINX_TRANSFORM_PINMAP of \Using_FPGA.MUXCY_I_CARRY4\ : label is "LO:O";
  attribute box_type : string;
  attribute box_type of \Using_FPGA.MUXCY_I_CARRY4\ : label is "PRIMITIVE";
begin
  \^lopt_2\ <= lopt_1;
  \^lopt_3\ <= lopt_2;
  \^lopt_5\ <= lopt_4;
  lopt <= \^lopt_1\;
  lopt_3 <= \^lopt_4\;
  lopt_6 <= lopt_5;
\Using_FPGA.MUXCY_I_CARRY4\: unisim.vcomponents.CARRY4
     port map (
      CI => Carry_OUT,
      CO(3) => \NLW_Using_FPGA.MUXCY_I_CARRY4_CO_UNCONNECTED\(3),
      CO(2) => \^lopt_4\,
      CO(1) => \^lopt_1\,
      CO(0) => lu_ds_last_beat_valid_hit,
      CYINIT => '0',
      DI(3) => \NLW_Using_FPGA.MUXCY_I_CARRY4_DI_UNCONNECTED\(3),
      DI(2) => \^lopt_5\,
      DI(1) => \^lopt_2\,
      DI(0) => '0',
      O(3 downto 0) => \NLW_Using_FPGA.MUXCY_I_CARRY4_O_UNCONNECTED\(3 downto 0),
      S(3) => \NLW_Using_FPGA.MUXCY_I_CARRY4_S_UNCONNECTED\(3),
      S(2) => lopt_6,
      S(1) => \^lopt_3\,
      S(0) => \The_Bit[0].Using_FPGA.Using_Reset.FDS_Inst\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_system_cache_0_0_carry_and_17 is
  port (
    r_pop : out STD_LOGIC;
    S0_AXI_RREADY : in STD_LOGIC;
    r_pop_valid : in STD_LOGIC;
    lopt : in STD_LOGIC;
    lopt_1 : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_system_cache_0_0_carry_and_17 : entity is "carry_and";
end design_1_system_cache_0_0_carry_and_17;

architecture STRUCTURE of design_1_system_cache_0_0_carry_and_17 is
  signal \<const0>\ : STD_LOGIC;
  signal \^r_pop\ : STD_LOGIC;
begin
  \^r_pop\ <= lopt;
  lopt_1 <= \<const0>\;
  r_pop <= \^r_pop\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_system_cache_0_0_carry_and_170 is
  port (
    lu_ds_rs_read_miss : out STD_LOGIC;
    A141_out : in STD_LOGIC;
    Carry_Out : in STD_LOGIC;
    lopt : in STD_LOGIC;
    lopt_1 : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_system_cache_0_0_carry_and_170 : entity is "carry_and";
end design_1_system_cache_0_0_carry_and_170;

architecture STRUCTURE of design_1_system_cache_0_0_carry_and_170 is
  signal \<const0>\ : STD_LOGIC;
  signal \^lu_ds_rs_read_miss\ : STD_LOGIC;
begin
  \^lu_ds_rs_read_miss\ <= lopt;
  lopt_1 <= \<const0>\;
  lu_ds_rs_read_miss <= \^lu_ds_rs_read_miss\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_system_cache_0_0_carry_and_171 is
  port (
    lu_ds_rs_new_read_no_rs : out STD_LOGIC;
    lu_ds_rs_read_miss : in STD_LOGIC;
    lu_mem_valid_reg : in STD_LOGIC;
    \lu_mem_info_reg[Wr]\ : in STD_LOGIC;
    lopt : in STD_LOGIC;
    lopt_1 : out STD_LOGIC;
    lopt_2 : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_system_cache_0_0_carry_and_171 : entity is "carry_and";
end design_1_system_cache_0_0_carry_and_171;

architecture STRUCTURE of design_1_system_cache_0_0_carry_and_171 is
  signal \<const0>\ : STD_LOGIC;
  signal \Using_FPGA.MUXCY_I_i_1__134_n_0\ : STD_LOGIC;
  signal \^lu_ds_rs_new_read_no_rs\ : STD_LOGIC;
begin
  \^lu_ds_rs_new_read_no_rs\ <= lopt;
  lopt_1 <= \<const0>\;
  lopt_2 <= \Using_FPGA.MUXCY_I_i_1__134_n_0\;
  lu_ds_rs_new_read_no_rs <= \^lu_ds_rs_new_read_no_rs\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
\Using_FPGA.MUXCY_I_i_1__134\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => lu_mem_valid_reg,
      I1 => \lu_mem_info_reg[Wr]\,
      O => \Using_FPGA.MUXCY_I_i_1__134_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_system_cache_0_0_carry_and_172 is
  port (
    lu_ds_rs_del_restart_no_rs : out STD_LOGIC;
    lu_ds_rs_new_read_no_rs : in STD_LOGIC;
    lu_mem_protect_conflict_reg : in STD_LOGIC;
    lud_addr_pipeline_full_reg : in STD_LOGIC;
    lopt : in STD_LOGIC;
    lopt_1 : out STD_LOGIC;
    lopt_2 : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_system_cache_0_0_carry_and_172 : entity is "carry_and";
end design_1_system_cache_0_0_carry_and_172;

architecture STRUCTURE of design_1_system_cache_0_0_carry_and_172 is
  signal \<const0>\ : STD_LOGIC;
  signal A139_out : STD_LOGIC;
  signal \^lu_ds_rs_del_restart_no_rs\ : STD_LOGIC;
begin
  \^lu_ds_rs_del_restart_no_rs\ <= lopt;
  lopt_1 <= \<const0>\;
  lopt_2 <= A139_out;
  lu_ds_rs_del_restart_no_rs <= \^lu_ds_rs_del_restart_no_rs\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
\Using_FPGA.MUXCY_I_i_1__68\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => lu_mem_protect_conflict_reg,
      I1 => lud_addr_pipeline_full_reg,
      O => A139_out
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_system_cache_0_0_carry_and_173 is
  port (
    \The_Bit[0].Using_FPGA.Using_Reset.FDS_Inst\ : out STD_LOGIC;
    lu_ds_rs_del_restart_no_rs : in STD_LOGIC;
    lu_mem_protect_conflict_reg : in STD_LOGIC;
    lookup_restart_mem_done : in STD_LOGIC;
    lookup_protect_conflict : in STD_LOGIC;
    lud_addr_pipeline_full_reg : in STD_LOGIC;
    lud_step_delayed_restart : in STD_LOGIC;
    lookup_io_data_stall : in STD_LOGIC;
    Carry_OUT : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_system_cache_0_0_carry_and_173 : entity is "carry_and";
end design_1_system_cache_0_0_carry_and_173;

architecture STRUCTURE of design_1_system_cache_0_0_carry_and_173 is
  signal A138_out : STD_LOGIC;
  signal lu_ds_lb_delayed_restart_conflict : STD_LOGIC;
  signal \NLW_Using_FPGA.MUXCY_I_CARRY4_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_Using_FPGA.MUXCY_I_CARRY4_DI_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_Using_FPGA.MUXCY_I_CARRY4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_Using_FPGA.MUXCY_I_CARRY4_S_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \Using_FPGA.MUXCY_I_CARRY4\ : label is "(MUXCY,XORCY)";
  attribute XILINX_TRANSFORM_PINMAP : string;
  attribute XILINX_TRANSFORM_PINMAP of \Using_FPGA.MUXCY_I_CARRY4\ : label is "LO:O";
  attribute box_type : string;
  attribute box_type of \Using_FPGA.MUXCY_I_CARRY4\ : label is "PRIMITIVE";
begin
\Using_FPGA.MUXCY_I_CARRY4\: unisim.vcomponents.CARRY4
     port map (
      CI => lu_ds_rs_del_restart_no_rs,
      CO(3 downto 1) => \NLW_Using_FPGA.MUXCY_I_CARRY4_CO_UNCONNECTED\(3 downto 1),
      CO(0) => lu_ds_lb_delayed_restart_conflict,
      CYINIT => '0',
      DI(3 downto 1) => \NLW_Using_FPGA.MUXCY_I_CARRY4_DI_UNCONNECTED\(3 downto 1),
      DI(0) => '0',
      O(3 downto 0) => \NLW_Using_FPGA.MUXCY_I_CARRY4_O_UNCONNECTED\(3 downto 0),
      S(3 downto 1) => \NLW_Using_FPGA.MUXCY_I_CARRY4_S_UNCONNECTED\(3 downto 1),
      S(0) => A138_out
    );
\Using_FPGA.MUXCY_I_i_1__64\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => lu_mem_protect_conflict_reg,
      I1 => lookup_restart_mem_done,
      O => A138_out
    );
\Using_FPGA.MUXCY_I_i_4__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFF222"
    )
        port map (
      I0 => lu_ds_lb_delayed_restart_conflict,
      I1 => lookup_protect_conflict,
      I2 => lud_addr_pipeline_full_reg,
      I3 => lud_step_delayed_restart,
      I4 => lookup_io_data_stall,
      I5 => Carry_OUT,
      O => \The_Bit[0].Using_FPGA.Using_Reset.FDS_Inst\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_system_cache_0_0_carry_and_174 is
  port (
    lookup_raw_hit_carry2 : out STD_LOGIC;
    \The_Bit[0].Using_FPGA.Using_Reset.FDS_Inst\ : in STD_LOGIC;
    lu_check_tag_hit_all_carry : in STD_LOGIC;
    lopt : in STD_LOGIC;
    lopt_1 : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_system_cache_0_0_carry_and_174 : entity is "carry_and";
end design_1_system_cache_0_0_carry_and_174;

architecture STRUCTURE of design_1_system_cache_0_0_carry_and_174 is
  signal \<const0>\ : STD_LOGIC;
  signal \^lookup_raw_hit_carry2\ : STD_LOGIC;
begin
  \^lookup_raw_hit_carry2\ <= lopt;
  lookup_raw_hit_carry2 <= \^lookup_raw_hit_carry2\;
  lopt_1 <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_system_cache_0_0_carry_and_176 is
  port (
    lookup_write_hit_carry : out STD_LOGIC;
    \lu_check_info_reg[Wr]\ : in STD_LOGIC;
    lookup_hit_carry : in STD_LOGIC;
    lopt : in STD_LOGIC;
    lopt_1 : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_system_cache_0_0_carry_and_176 : entity is "carry_and";
end design_1_system_cache_0_0_carry_and_176;

architecture STRUCTURE of design_1_system_cache_0_0_carry_and_176 is
  signal \<const0>\ : STD_LOGIC;
  signal \^lookup_write_hit_carry\ : STD_LOGIC;
begin
  \^lookup_write_hit_carry\ <= lopt;
  lookup_write_hit_carry <= \^lookup_write_hit_carry\;
  lopt_1 <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_system_cache_0_0_carry_and_178 is
  port (
    lu_fetch_piperun_pre2 : out STD_LOGIC;
    \Use_FPGA.Full_Inst\ : in STD_LOGIC;
    lopt : out STD_LOGIC;
    lopt_1 : in STD_LOGIC;
    lopt_2 : in STD_LOGIC;
    lopt_3 : out STD_LOGIC;
    lopt_4 : in STD_LOGIC;
    lopt_5 : in STD_LOGIC;
    lopt_6 : out STD_LOGIC;
    lopt_7 : in STD_LOGIC;
    lopt_8 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_system_cache_0_0_carry_and_178 : entity is "carry_and";
end design_1_system_cache_0_0_carry_and_178;

architecture STRUCTURE of design_1_system_cache_0_0_carry_and_178 is
  signal \^lopt_1\ : STD_LOGIC;
  signal \^lopt_2\ : STD_LOGIC;
  signal \^lopt_3\ : STD_LOGIC;
  signal \^lopt_4\ : STD_LOGIC;
  signal \^lopt_5\ : STD_LOGIC;
  signal \^lopt_6\ : STD_LOGIC;
  signal \^lopt_7\ : STD_LOGIC;
  signal \^lopt_8\ : STD_LOGIC;
  signal lopt_9 : STD_LOGIC;
  signal \NLW_Using_FPGA.MUXCY_I_CARRY4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \Using_FPGA.MUXCY_I_CARRY4\ : label is "(MUXCY,XORCY)";
  attribute XILINX_TRANSFORM_PINMAP : string;
  attribute XILINX_TRANSFORM_PINMAP of \Using_FPGA.MUXCY_I_CARRY4\ : label is "LO:O";
  attribute box_type : string;
  attribute box_type of \Using_FPGA.MUXCY_I_CARRY4\ : label is "PRIMITIVE";
begin
  \^lopt_2\ <= lopt_1;
  \^lopt_3\ <= lopt_2;
  \^lopt_5\ <= lopt_4;
  \^lopt_6\ <= lopt_5;
  \^lopt_8\ <= lopt_7;
  lopt <= \^lopt_1\;
  lopt_3 <= \^lopt_4\;
  lopt_6 <= \^lopt_7\;
  lopt_9 <= lopt_8;
\Using_FPGA.MUXCY_I_CARRY4\: unisim.vcomponents.CARRY4
     port map (
      CI => \Use_FPGA.Full_Inst\,
      CO(3) => \^lopt_7\,
      CO(2) => \^lopt_4\,
      CO(1) => \^lopt_1\,
      CO(0) => lu_fetch_piperun_pre2,
      CYINIT => '0',
      DI(3) => \^lopt_8\,
      DI(2) => \^lopt_5\,
      DI(1) => \^lopt_2\,
      DI(0) => '0',
      O(3 downto 0) => \NLW_Using_FPGA.MUXCY_I_CARRY4_O_UNCONNECTED\(3 downto 0),
      S(3) => lopt_9,
      S(2) => \^lopt_6\,
      S(1) => \^lopt_3\,
      S(0) => '1'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_system_cache_0_0_carry_and_183 is
  port (
    dirty_miss_valid : out STD_LOGIC;
    \The_Bit[0].Using_FPGA.Using_Reset.FDS_Inst\ : in STD_LOGIC;
    Carry_OUT : in STD_LOGIC;
    lopt : out STD_LOGIC;
    lopt_1 : in STD_LOGIC;
    lopt_2 : in STD_LOGIC;
    lopt_3 : out STD_LOGIC;
    lopt_4 : in STD_LOGIC;
    lopt_5 : in STD_LOGIC;
    lopt_6 : out STD_LOGIC;
    lopt_7 : in STD_LOGIC;
    lopt_8 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_system_cache_0_0_carry_and_183 : entity is "carry_and";
end design_1_system_cache_0_0_carry_and_183;

architecture STRUCTURE of design_1_system_cache_0_0_carry_and_183 is
  signal \^lopt_1\ : STD_LOGIC;
  signal \^lopt_2\ : STD_LOGIC;
  signal \^lopt_3\ : STD_LOGIC;
  signal \^lopt_4\ : STD_LOGIC;
  signal \^lopt_5\ : STD_LOGIC;
  signal \^lopt_6\ : STD_LOGIC;
  signal \^lopt_7\ : STD_LOGIC;
  signal \^lopt_8\ : STD_LOGIC;
  signal lopt_9 : STD_LOGIC;
  signal \NLW_Using_FPGA.MUXCY_I_CARRY4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \Using_FPGA.MUXCY_I_CARRY4\ : label is "(MUXCY,XORCY)";
  attribute XILINX_TRANSFORM_PINMAP : string;
  attribute XILINX_TRANSFORM_PINMAP of \Using_FPGA.MUXCY_I_CARRY4\ : label is "LO:O";
  attribute box_type : string;
  attribute box_type of \Using_FPGA.MUXCY_I_CARRY4\ : label is "PRIMITIVE";
begin
  \^lopt_2\ <= lopt_1;
  \^lopt_3\ <= lopt_2;
  \^lopt_5\ <= lopt_4;
  \^lopt_6\ <= lopt_5;
  \^lopt_8\ <= lopt_7;
  lopt <= \^lopt_1\;
  lopt_3 <= \^lopt_4\;
  lopt_6 <= \^lopt_7\;
  lopt_9 <= lopt_8;
\Using_FPGA.MUXCY_I_CARRY4\: unisim.vcomponents.CARRY4
     port map (
      CI => Carry_OUT,
      CO(3) => \^lopt_7\,
      CO(2) => \^lopt_4\,
      CO(1) => \^lopt_1\,
      CO(0) => dirty_miss_valid,
      CYINIT => '0',
      DI(3) => \^lopt_8\,
      DI(2) => \^lopt_5\,
      DI(1) => \^lopt_2\,
      DI(0) => '0',
      O(3 downto 0) => \NLW_Using_FPGA.MUXCY_I_CARRY4_O_UNCONNECTED\(3 downto 0),
      S(3) => lopt_9,
      S(2) => \^lopt_6\,
      S(1) => \^lopt_3\,
      S(0) => \The_Bit[0].Using_FPGA.Using_Reset.FDS_Inst\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_system_cache_0_0_carry_and_185 is
  port (
    lookup_miss_dirty_pre : out STD_LOGIC;
    dirty_bit_valid : in STD_LOGIC;
    lopt : in STD_LOGIC;
    lopt_1 : out STD_LOGIC;
    lopt_2 : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_system_cache_0_0_carry_and_185 : entity is "carry_and";
end design_1_system_cache_0_0_carry_and_185;

architecture STRUCTURE of design_1_system_cache_0_0_carry_and_185 is
  signal \<const0>\ : STD_LOGIC;
  signal \<const1>\ : STD_LOGIC;
  signal \^lookup_miss_dirty_pre\ : STD_LOGIC;
begin
  \^lookup_miss_dirty_pre\ <= lopt;
  lookup_miss_dirty_pre <= \^lookup_miss_dirty_pre\;
  lopt_1 <= \<const0>\;
  lopt_2 <= \<const1>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
VCC: unisim.vcomponents.VCC
     port map (
      P => \<const1>\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_system_cache_0_0_carry_and_186 is
  port (
    lookup_miss_dirty : out STD_LOGIC;
    lookup_wm_evict : out STD_LOGIC;
    \The_Bit[0].Using_FPGA.Using_Reset.FDS_Inst\ : in STD_LOGIC;
    lookup_miss_dirty_pre : in STD_LOGIC;
    \lu_check_info_reg[KillHit]\ : in STD_LOGIC;
    \lu_check_info_reg[Wr]\ : in STD_LOGIC;
    \lu_check_info_reg[Keep]\ : in STD_LOGIC;
    lopt : out STD_LOGIC;
    lopt_1 : in STD_LOGIC;
    lopt_2 : in STD_LOGIC;
    lopt_3 : out STD_LOGIC;
    lopt_4 : in STD_LOGIC;
    lopt_5 : in STD_LOGIC;
    lopt_6 : out STD_LOGIC;
    lopt_7 : in STD_LOGIC;
    lopt_8 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_system_cache_0_0_carry_and_186 : entity is "carry_and";
end design_1_system_cache_0_0_carry_and_186;

architecture STRUCTURE of design_1_system_cache_0_0_carry_and_186 is
  signal \^lookup_miss_dirty\ : STD_LOGIC;
  signal \^lopt_1\ : STD_LOGIC;
  signal \^lopt_2\ : STD_LOGIC;
  signal \^lopt_3\ : STD_LOGIC;
  signal \^lopt_4\ : STD_LOGIC;
  signal \^lopt_5\ : STD_LOGIC;
  signal \^lopt_6\ : STD_LOGIC;
  signal \^lopt_7\ : STD_LOGIC;
  signal \^lopt_8\ : STD_LOGIC;
  signal lopt_9 : STD_LOGIC;
  signal \NLW_Using_FPGA.MUXCY_I_CARRY4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \Using_FPGA.MUXCY_I_CARRY4\ : label is "(MUXCY,XORCY)";
  attribute XILINX_TRANSFORM_PINMAP : string;
  attribute XILINX_TRANSFORM_PINMAP of \Using_FPGA.MUXCY_I_CARRY4\ : label is "LO:O";
  attribute box_type : string;
  attribute box_type of \Using_FPGA.MUXCY_I_CARRY4\ : label is "PRIMITIVE";
begin
  \^lopt_2\ <= lopt_1;
  \^lopt_3\ <= lopt_2;
  \^lopt_5\ <= lopt_4;
  \^lopt_6\ <= lopt_5;
  \^lopt_8\ <= lopt_7;
  lookup_miss_dirty <= \^lookup_miss_dirty\;
  lopt <= \^lopt_1\;
  lopt_3 <= \^lopt_4\;
  lopt_6 <= \^lopt_7\;
  lopt_9 <= lopt_8;
\Using_FPGA.MUXCY_I_CARRY4\: unisim.vcomponents.CARRY4
     port map (
      CI => lookup_miss_dirty_pre,
      CO(3) => \^lopt_7\,
      CO(2) => \^lopt_4\,
      CO(1) => \^lopt_1\,
      CO(0) => \^lookup_miss_dirty\,
      CYINIT => '0',
      DI(3) => \^lopt_8\,
      DI(2) => \^lopt_5\,
      DI(1) => \^lopt_2\,
      DI(0) => '0',
      O(3 downto 0) => \NLW_Using_FPGA.MUXCY_I_CARRY4_O_UNCONNECTED\(3 downto 0),
      S(3) => lopt_9,
      S(2) => \^lopt_6\,
      S(1) => \^lopt_3\,
      S(0) => \The_Bit[0].Using_FPGA.Using_Reset.FDS_Inst\
    );
\wm_fifo_mem_reg[15][Evict][-1111111111]_srl16_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAABAAA"
    )
        port map (
      I0 => \^lookup_miss_dirty\,
      I1 => \lu_check_info_reg[KillHit]\,
      I2 => \lu_check_info_reg[Wr]\,
      I3 => \The_Bit[0].Using_FPGA.Using_Reset.FDS_Inst\,
      I4 => \lu_check_info_reg[Keep]\,
      O => lookup_wm_evict
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_system_cache_0_0_carry_and_19 is
  port (
    rip_pop : out STD_LOGIC;
    \Use_FPGA_2.S_AXI_RVALID_reg\ : out STD_LOGIC;
    \Use_Rd_Ctrl_Pipeline.ri_hit_reg\ : out STD_LOGIC;
    r_pop_safe_i : in STD_LOGIC;
    ri_exist : in STD_LOGIC;
    \Use_FPGA.Empty_Inst\ : in STD_LOGIC;
    Q : in STD_LOGIC;
    \Use_FPGA.Cnt_Bit_Gen[0].FDS_Inst\ : in STD_LOGIC;
    \p_4_out__2\ : in STD_LOGIC;
    \p_3_out__2\ : in STD_LOGIC;
    \Use_Rd_Ctrl_Pipeline.ri_hit_reg_0\ : in STD_LOGIC;
    r_hit_last : in STD_LOGIC;
    r_miss_last : in STD_LOGIC;
    lopt : in STD_LOGIC;
    lopt_1 : out STD_LOGIC;
    lopt_2 : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_system_cache_0_0_carry_and_19 : entity is "carry_and";
end design_1_system_cache_0_0_carry_and_19;

architecture STRUCTURE of design_1_system_cache_0_0_carry_and_19 is
  signal \<const0>\ : STD_LOGIC;
  signal A : STD_LOGIC;
  signal \Use_FPGA_2.S_AXI_RVALID_i_2_n_0\ : STD_LOGIC;
  signal \^rip_pop\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \Use_FPGA_2.S_AXI_RVALID_i_1\ : label is "soft_lutpair130";
  attribute SOFT_HLUTNM of \Use_Rd_Ctrl_Pipeline.ri_hit_i_1\ : label is "soft_lutpair130";
begin
  \^rip_pop\ <= lopt;
  lopt_1 <= \<const0>\;
  lopt_2 <= A;
  rip_pop <= \^rip_pop\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
\Use_FPGA_2.S_AXI_RVALID_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000008AA"
    )
        port map (
      I0 => \Use_FPGA_2.S_AXI_RVALID_i_2_n_0\,
      I1 => ri_exist,
      I2 => \^rip_pop\,
      I3 => \Use_FPGA.Empty_Inst\,
      I4 => Q,
      O => \Use_FPGA_2.S_AXI_RVALID_reg\
    );
\Use_FPGA_2.S_AXI_RVALID_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF45BA00FF758A00"
    )
        port map (
      I0 => \Use_FPGA.Cnt_Bit_Gen[0].FDS_Inst\,
      I1 => \^rip_pop\,
      I2 => ri_exist,
      I3 => \p_4_out__2\,
      I4 => \p_3_out__2\,
      I5 => \Use_Rd_Ctrl_Pipeline.ri_hit_reg_0\,
      O => \Use_FPGA_2.S_AXI_RVALID_i_2_n_0\
    );
\Use_Rd_Ctrl_Pipeline.ri_hit_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^rip_pop\,
      I1 => ri_exist,
      O => \Use_Rd_Ctrl_Pipeline.ri_hit_reg\
    );
\Using_FPGA.MUXCY_I_i_1__12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => r_hit_last,
      I1 => \Use_Rd_Ctrl_Pipeline.ri_hit_reg_0\,
      I2 => r_miss_last,
      O => A
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_system_cache_0_0_carry_and_191 is
  port (
    lu_mem_tag_conflict : out STD_LOGIC;
    lu_mem_match_addr : in STD_LOGIC;
    lu_mem_valid_reg : in STD_LOGIC;
    access_valid : in STD_LOGIC;
    lopt : in STD_LOGIC;
    lopt_1 : out STD_LOGIC;
    lopt_2 : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_system_cache_0_0_carry_and_191 : entity is "carry_and";
end design_1_system_cache_0_0_carry_and_191;

architecture STRUCTURE of design_1_system_cache_0_0_carry_and_191 is
  signal \<const0>\ : STD_LOGIC;
  signal A123_out : STD_LOGIC;
  signal \^lu_mem_tag_conflict\ : STD_LOGIC;
begin
  \^lu_mem_tag_conflict\ <= lopt;
  lopt_1 <= \<const0>\;
  lopt_2 <= A123_out;
  lu_mem_tag_conflict <= \^lu_mem_tag_conflict\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
\Using_FPGA.MUXCY_I_i_1__78\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => lu_mem_valid_reg,
      I1 => access_valid,
      O => A123_out
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_system_cache_0_0_carry_and_195 is
  port (
    protected_miss_valid : out STD_LOGIC;
    A149_out : in STD_LOGIC;
    Carry_Out : in STD_LOGIC;
    lopt : out STD_LOGIC;
    lopt_1 : in STD_LOGIC;
    lopt_2 : in STD_LOGIC;
    lopt_3 : out STD_LOGIC;
    lopt_4 : in STD_LOGIC;
    lopt_5 : in STD_LOGIC;
    lopt_6 : out STD_LOGIC;
    lopt_7 : in STD_LOGIC;
    lopt_8 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_system_cache_0_0_carry_and_195 : entity is "carry_and";
end design_1_system_cache_0_0_carry_and_195;

architecture STRUCTURE of design_1_system_cache_0_0_carry_and_195 is
  signal \^lopt_1\ : STD_LOGIC;
  signal \^lopt_2\ : STD_LOGIC;
  signal \^lopt_3\ : STD_LOGIC;
  signal \^lopt_4\ : STD_LOGIC;
  signal \^lopt_5\ : STD_LOGIC;
  signal \^lopt_6\ : STD_LOGIC;
  signal \^lopt_7\ : STD_LOGIC;
  signal \^lopt_8\ : STD_LOGIC;
  signal lopt_9 : STD_LOGIC;
  signal \NLW_Using_FPGA.MUXCY_I_CARRY4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \Using_FPGA.MUXCY_I_CARRY4\ : label is "(MUXCY,XORCY)";
  attribute XILINX_TRANSFORM_PINMAP : string;
  attribute XILINX_TRANSFORM_PINMAP of \Using_FPGA.MUXCY_I_CARRY4\ : label is "LO:O";
  attribute box_type : string;
  attribute box_type of \Using_FPGA.MUXCY_I_CARRY4\ : label is "PRIMITIVE";
begin
  \^lopt_2\ <= lopt_1;
  \^lopt_3\ <= lopt_2;
  \^lopt_5\ <= lopt_4;
  \^lopt_6\ <= lopt_5;
  \^lopt_8\ <= lopt_7;
  lopt <= \^lopt_1\;
  lopt_3 <= \^lopt_4\;
  lopt_6 <= \^lopt_7\;
  lopt_9 <= lopt_8;
\Using_FPGA.MUXCY_I_CARRY4\: unisim.vcomponents.CARRY4
     port map (
      CI => Carry_Out,
      CO(3) => \^lopt_7\,
      CO(2) => \^lopt_4\,
      CO(1) => \^lopt_1\,
      CO(0) => protected_miss_valid,
      CYINIT => '0',
      DI(3) => \^lopt_8\,
      DI(2) => \^lopt_5\,
      DI(1) => \^lopt_2\,
      DI(0) => '0',
      O(3 downto 0) => \NLW_Using_FPGA.MUXCY_I_CARRY4_O_UNCONNECTED\(3 downto 0),
      S(3) => lopt_9,
      S(2) => \^lopt_6\,
      S(1) => \^lopt_3\,
      S(0) => A149_out
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_system_cache_0_0_carry_and_197 is
  port (
    lookup_protect_conflict : out STD_LOGIC;
    lud_mem_completed_reg : out STD_LOGIC;
    lud_mem_completed_reg_0 : out STD_LOGIC;
    lud_reg_valid_reg : out STD_LOGIC;
    lud_reg_valid_reg_0 : out STD_LOGIC;
    lud_addr_pipeline_full_reg : out STD_LOGIC;
    lud_mem_delayed_read_data_reg : out STD_LOGIC;
    ADDRA : out STD_LOGIC_VECTOR ( 7 downto 0 );
    lookup_restart_mem : out STD_LOGIC;
    A21_out : out STD_LOGIC;
    lookup_restart_mem_done_reg : out STD_LOGIC;
    \The_Bit[0].Using_FPGA.Using_Reset.FDS_Inst\ : in STD_LOGIC;
    protection_with_coherency : in STD_LOGIC;
    Q : in STD_LOGIC;
    lookup_last_beat : in STD_LOGIC;
    lud_addr_piperun : in STD_LOGIC;
    lud_mem_completed_reg_1 : in STD_LOGIC;
    \The_Bit[0].Using_FPGA.Using_Reset.FDS_Inst_0\ : in STD_LOGIC;
    lud_reg_valid_reg_1 : in STD_LOGIC;
    lud_reg_piperun : in STD_LOGIC;
    lud_mem_piperun : in STD_LOGIC;
    \read_data_status[0,1][Hit_Pop]\ : in STD_LOGIC;
    \lud_reg_port_num_reg[0]\ : in STD_LOGIC;
    \read_data_status[0,0][Hit_Pop]\ : in STD_LOGIC;
    \lu_check_locked_hit_reg[0]\ : in STD_LOGIC;
    lud_mem_delayed_read_data : in STD_LOGIC;
    lud_mem_keep_single_during_stall : in STD_LOGIC;
    A_N160_out : in STD_LOGIC;
    \lu_check_locked_hit_reg[1]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    lu_mem_valid_reg : in STD_LOGIC;
    \lu_mem_info_reg[Wr]\ : in STD_LOGIC;
    \lu_check_info_reg[KillHit]\ : in STD_LOGIC;
    lookup_restart_mem_done : in STD_LOGIC;
    lu_mem_protect_conflict_reg : in STD_LOGIC;
    \arb_access_i_reg[Addr][13]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \lu_mem_info_reg[Addr][6]\ : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \lu_mem_info_reg[Addr][7]\ : in STD_LOGIC;
    \lu_mem_info_reg[Addr][8]\ : in STD_LOGIC;
    \lu_mem_info_reg[Addr][9]\ : in STD_LOGIC;
    \lu_mem_info_reg[Addr][10]\ : in STD_LOGIC;
    \lu_mem_info_reg[Addr][11]\ : in STD_LOGIC;
    \lu_mem_info_reg[Addr][12]\ : in STD_LOGIC;
    \lu_mem_info_reg[Addr][13]\ : in STD_LOGIC;
    lopt : in STD_LOGIC;
    lopt_1 : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_system_cache_0_0_carry_and_197 : entity is "carry_and";
end design_1_system_cache_0_0_carry_and_197;

architecture STRUCTURE of design_1_system_cache_0_0_carry_and_197 is
  signal \<const0>\ : STD_LOGIC;
  signal \^lookup_protect_conflict\ : STD_LOGIC;
  signal \^lud_mem_completed_reg_0\ : STD_LOGIC;
  signal \^lud_reg_valid_reg_0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \Using_FPGA.MUXCY_I_i_4__1\ : label is "soft_lutpair46";
  attribute SOFT_HLUTNM of \Using_FPGA.OR2L_Inst1_i_1\ : label is "soft_lutpair46";
  attribute SOFT_HLUTNM of lookup_restart_mem_done_i_2 : label is "soft_lutpair47";
  attribute SOFT_HLUTNM of lud_mem_delayed_read_data_i_2 : label is "soft_lutpair47";
begin
  \^lookup_protect_conflict\ <= lopt;
  lookup_protect_conflict <= \^lookup_protect_conflict\;
  lopt_1 <= \<const0>\;
  lud_mem_completed_reg_0 <= \^lud_mem_completed_reg_0\;
  lud_reg_valid_reg_0 <= \^lud_reg_valid_reg_0\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
\Not_Using_XPM.Using_BRAM.Native.Using_B36_Sx.The_BRAMs[0].RAMB36_I1_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF4B00000F4B0"
    )
        port map (
      I0 => lookup_restart_mem_done,
      I1 => lu_mem_protect_conflict_reg,
      I2 => \arb_access_i_reg[Addr][13]\(7),
      I3 => \lu_mem_info_reg[Addr][13]\,
      I4 => \^lookup_protect_conflict\,
      I5 => D(7),
      O => ADDRA(7)
    );
\Not_Using_XPM.Using_BRAM.Native.Using_B36_Sx.The_BRAMs[0].RAMB36_I1_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF4B00000F4B0"
    )
        port map (
      I0 => lookup_restart_mem_done,
      I1 => lu_mem_protect_conflict_reg,
      I2 => \arb_access_i_reg[Addr][13]\(6),
      I3 => \lu_mem_info_reg[Addr][12]\,
      I4 => \^lookup_protect_conflict\,
      I5 => D(6),
      O => ADDRA(6)
    );
\Not_Using_XPM.Using_BRAM.Native.Using_B36_Sx.The_BRAMs[0].RAMB36_I1_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF4B00000F4B0"
    )
        port map (
      I0 => lookup_restart_mem_done,
      I1 => lu_mem_protect_conflict_reg,
      I2 => \arb_access_i_reg[Addr][13]\(5),
      I3 => \lu_mem_info_reg[Addr][11]\,
      I4 => \^lookup_protect_conflict\,
      I5 => D(5),
      O => ADDRA(5)
    );
\Not_Using_XPM.Using_BRAM.Native.Using_B36_Sx.The_BRAMs[0].RAMB36_I1_i_5__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF4B00000F4B0"
    )
        port map (
      I0 => lookup_restart_mem_done,
      I1 => lu_mem_protect_conflict_reg,
      I2 => \arb_access_i_reg[Addr][13]\(4),
      I3 => \lu_mem_info_reg[Addr][10]\,
      I4 => \^lookup_protect_conflict\,
      I5 => D(4),
      O => ADDRA(4)
    );
\Not_Using_XPM.Using_BRAM.Native.Using_B36_Sx.The_BRAMs[0].RAMB36_I1_i_6__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF4B00000F4B0"
    )
        port map (
      I0 => lookup_restart_mem_done,
      I1 => lu_mem_protect_conflict_reg,
      I2 => \arb_access_i_reg[Addr][13]\(3),
      I3 => \lu_mem_info_reg[Addr][9]\,
      I4 => \^lookup_protect_conflict\,
      I5 => D(3),
      O => ADDRA(3)
    );
\Not_Using_XPM.Using_BRAM.Native.Using_B36_Sx.The_BRAMs[0].RAMB36_I1_i_7__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF4B00000F4B0"
    )
        port map (
      I0 => lookup_restart_mem_done,
      I1 => lu_mem_protect_conflict_reg,
      I2 => \arb_access_i_reg[Addr][13]\(2),
      I3 => \lu_mem_info_reg[Addr][8]\,
      I4 => \^lookup_protect_conflict\,
      I5 => D(2),
      O => ADDRA(2)
    );
\Not_Using_XPM.Using_BRAM.Native.Using_B36_Sx.The_BRAMs[0].RAMB36_I1_i_8__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF4B00000F4B0"
    )
        port map (
      I0 => lookup_restart_mem_done,
      I1 => lu_mem_protect_conflict_reg,
      I2 => \arb_access_i_reg[Addr][13]\(1),
      I3 => \lu_mem_info_reg[Addr][7]\,
      I4 => \^lookup_protect_conflict\,
      I5 => D(1),
      O => ADDRA(1)
    );
\Not_Using_XPM.Using_BRAM.Native.Using_B36_Sx.The_BRAMs[0].RAMB36_I1_i_9__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF4B00000F4B0"
    )
        port map (
      I0 => lookup_restart_mem_done,
      I1 => lu_mem_protect_conflict_reg,
      I2 => \arb_access_i_reg[Addr][13]\(0),
      I3 => \lu_mem_info_reg[Addr][6]\,
      I4 => \^lookup_protect_conflict\,
      I5 => D(0),
      O => ADDRA(0)
    );
\Using_FPGA.MUXCY_I_i_4__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => lookup_restart_mem_done,
      I1 => lu_mem_protect_conflict_reg,
      I2 => \^lookup_protect_conflict\,
      O => lookup_restart_mem
    );
\Using_FPGA.OR2L_Inst1_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => \^lookup_protect_conflict\,
      I1 => lookup_restart_mem_done,
      I2 => lu_mem_protect_conflict_reg,
      O => A21_out
    );
lookup_restart_mem_done_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F4"
    )
        port map (
      I0 => \^lookup_protect_conflict\,
      I1 => lu_mem_protect_conflict_reg,
      I2 => lookup_restart_mem_done,
      O => lookup_restart_mem_done_reg
    );
lud_addr_pipeline_full_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1000105000000000"
    )
        port map (
      I0 => \^lud_reg_valid_reg_0\,
      I1 => \read_data_status[0,1][Hit_Pop]\,
      I2 => lud_reg_valid_reg_1,
      I3 => \lud_reg_port_num_reg[0]\,
      I4 => \read_data_status[0,0][Hit_Pop]\,
      I5 => \lu_check_locked_hit_reg[0]\,
      O => lud_addr_pipeline_full_reg
    );
lud_addr_pipeline_full_i_5: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF00"
    )
        port map (
      I0 => lud_mem_delayed_read_data,
      I1 => lud_mem_keep_single_during_stall,
      I2 => \^lookup_protect_conflict\,
      I3 => A_N160_out,
      O => \^lud_reg_valid_reg_0\
    );
lud_mem_completed_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4055400000000000"
    )
        port map (
      I0 => Q,
      I1 => \^lud_mem_completed_reg_0\,
      I2 => lookup_last_beat,
      I3 => lud_addr_piperun,
      I4 => lud_mem_completed_reg_1,
      I5 => \The_Bit[0].Using_FPGA.Using_Reset.FDS_Inst_0\,
      O => lud_mem_completed_reg
    );
lud_mem_delayed_read_data_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \lu_check_locked_hit_reg[1]\(1),
      I1 => \lu_check_locked_hit_reg[1]\(0),
      I2 => \^lookup_protect_conflict\,
      O => lud_mem_delayed_read_data_reg
    );
lud_mem_waiting_for_pipe_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0400"
    )
        port map (
      I0 => \^lookup_protect_conflict\,
      I1 => lu_mem_valid_reg,
      I2 => \lu_mem_info_reg[Wr]\,
      I3 => \lu_check_info_reg[KillHit]\,
      O => \^lud_mem_completed_reg_0\
    );
lud_reg_valid_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0C0C000A"
    )
        port map (
      I0 => lud_reg_valid_reg_1,
      I1 => \^lud_reg_valid_reg_0\,
      I2 => Q,
      I3 => lud_reg_piperun,
      I4 => lud_mem_piperun,
      O => lud_reg_valid_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_system_cache_0_0_carry_and_2 is
  port (
    r_pop : out STD_LOGIC;
    S1_AXI_RREADY : in STD_LOGIC;
    r_pop_valid : in STD_LOGIC;
    lopt : in STD_LOGIC;
    lopt_1 : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_system_cache_0_0_carry_and_2 : entity is "carry_and";
end design_1_system_cache_0_0_carry_and_2;

architecture STRUCTURE of design_1_system_cache_0_0_carry_and_2 is
  signal \<const0>\ : STD_LOGIC;
  signal \^r_pop\ : STD_LOGIC;
begin
  \^r_pop\ <= lopt;
  lopt_1 <= \<const0>\;
  r_pop <= \^r_pop\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_system_cache_0_0_carry_and_203 is
  port (
    lookup_push_wm_stall : out STD_LOGIC;
    update_write_miss_full : in STD_LOGIC;
    lookup_push_write_miss_pre : in STD_LOGIC;
    lopt : in STD_LOGIC;
    lopt_1 : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_system_cache_0_0_carry_and_203 : entity is "carry_and";
end design_1_system_cache_0_0_carry_and_203;

architecture STRUCTURE of design_1_system_cache_0_0_carry_and_203 is
  signal \<const0>\ : STD_LOGIC;
  signal \^lookup_push_wm_stall\ : STD_LOGIC;
begin
  \^lookup_push_wm_stall\ <= lopt;
  lookup_push_wm_stall <= \^lookup_push_wm_stall\;
  lopt_1 <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_system_cache_0_0_carry_and_205 is
  port (
    lookup_md_wm_whne_valid : out STD_LOGIC;
    \The_Bit[0].Using_FPGA.Using_Reset.FDS_Inst\ : in STD_LOGIC;
    lookup_md_or_wm_or_whne2 : in STD_LOGIC;
    lopt : in STD_LOGIC;
    lopt_1 : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_system_cache_0_0_carry_and_205 : entity is "carry_and";
end design_1_system_cache_0_0_carry_and_205;

architecture STRUCTURE of design_1_system_cache_0_0_carry_and_205 is
  signal \<const0>\ : STD_LOGIC;
  signal \^lookup_md_wm_whne_valid\ : STD_LOGIC;
begin
  \^lookup_md_wm_whne_valid\ <= lopt;
  lookup_md_wm_whne_valid <= \^lookup_md_wm_whne_valid\;
  lopt_1 <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_system_cache_0_0_carry_and_223 is
  port (
    Carry_IN : out STD_LOGIC;
    lru_protected_bit : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    lopt : in STD_LOGIC;
    lopt_1 : out STD_LOGIC;
    lopt_2 : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_system_cache_0_0_carry_and_223 : entity is "carry_and";
end design_1_system_cache_0_0_carry_and_223;

architecture STRUCTURE of design_1_system_cache_0_0_carry_and_223 is
  signal \<const0>\ : STD_LOGIC;
  signal \^carry_in\ : STD_LOGIC;
  signal \Using_FPGA.MUXCY_I_i_1__58_n_0\ : STD_LOGIC;
begin
  Carry_IN <= \^carry_in\;
  \^carry_in\ <= lopt;
  lopt_1 <= \<const0>\;
  lopt_2 <= \Using_FPGA.MUXCY_I_i_1__58_n_0\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
\Using_FPGA.MUXCY_I_i_1__58\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Q(1),
      I1 => Q(0),
      O => \Using_FPGA.MUXCY_I_i_1__58_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_system_cache_0_0_carry_and_224 is
  port (
    carry_1 : out STD_LOGIC;
    \The_Compare[0].sel_reg\ : in STD_LOGIC;
    lopt : out STD_LOGIC;
    lopt_1 : in STD_LOGIC;
    lopt_2 : in STD_LOGIC;
    lopt_3 : out STD_LOGIC;
    lopt_4 : in STD_LOGIC;
    lopt_5 : in STD_LOGIC;
    lopt_6 : out STD_LOGIC;
    lopt_7 : in STD_LOGIC;
    lopt_8 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_system_cache_0_0_carry_and_224 : entity is "carry_and";
end design_1_system_cache_0_0_carry_and_224;

architecture STRUCTURE of design_1_system_cache_0_0_carry_and_224 is
  signal \^lopt_1\ : STD_LOGIC;
  signal \^lopt_2\ : STD_LOGIC;
  signal \^lopt_3\ : STD_LOGIC;
  signal \^lopt_4\ : STD_LOGIC;
  signal \^lopt_5\ : STD_LOGIC;
  signal \^lopt_6\ : STD_LOGIC;
  signal \^lopt_7\ : STD_LOGIC;
  signal \^lopt_8\ : STD_LOGIC;
  signal lopt_9 : STD_LOGIC;
  signal \NLW_Using_FPGA.MUXCY_I_CARRY4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \Using_FPGA.MUXCY_I_CARRY4\ : label is "(MUXCY,XORCY)";
  attribute XILINX_TRANSFORM_PINMAP : string;
  attribute XILINX_TRANSFORM_PINMAP of \Using_FPGA.MUXCY_I_CARRY4\ : label is "LO:O";
  attribute box_type : string;
  attribute box_type of \Using_FPGA.MUXCY_I_CARRY4\ : label is "PRIMITIVE";
begin
  \^lopt_2\ <= lopt_1;
  \^lopt_3\ <= lopt_2;
  \^lopt_5\ <= lopt_4;
  \^lopt_6\ <= lopt_5;
  \^lopt_8\ <= lopt_7;
  lopt <= \^lopt_1\;
  lopt_3 <= \^lopt_4\;
  lopt_6 <= \^lopt_7\;
  lopt_9 <= lopt_8;
\Using_FPGA.MUXCY_I_CARRY4\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \^lopt_7\,
      CO(2) => \^lopt_4\,
      CO(1) => \^lopt_1\,
      CO(0) => carry_1,
      CYINIT => '1',
      DI(3) => \^lopt_8\,
      DI(2) => \^lopt_5\,
      DI(1) => \^lopt_2\,
      DI(0) => '0',
      O(3 downto 0) => \NLW_Using_FPGA.MUXCY_I_CARRY4_O_UNCONNECTED\(3 downto 0),
      S(3) => lopt_9,
      S(2) => \^lopt_6\,
      S(1) => \^lopt_3\,
      S(0) => \The_Compare[0].sel_reg\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_system_cache_0_0_carry_and_225 is
  port (
    carry_2 : out STD_LOGIC;
    A_3 : in STD_LOGIC;
    carry_1 : in STD_LOGIC;
    lopt : in STD_LOGIC;
    lopt_1 : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_system_cache_0_0_carry_and_225 : entity is "carry_and";
end design_1_system_cache_0_0_carry_and_225;

architecture STRUCTURE of design_1_system_cache_0_0_carry_and_225 is
  signal \<const0>\ : STD_LOGIC;
  signal \^carry_2\ : STD_LOGIC;
begin
  \^carry_2\ <= lopt;
  carry_2 <= \^carry_2\;
  lopt_1 <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_system_cache_0_0_carry_and_226 is
  port (
    lu_mem_match_addr : out STD_LOGIC;
    carry_2 : in STD_LOGIC;
    \lu_mem_info_reg[Addr][13]\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \lu_mem_info_reg[Addr][12]\ : in STD_LOGIC;
    lopt : in STD_LOGIC;
    lopt_1 : out STD_LOGIC;
    lopt_2 : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_system_cache_0_0_carry_and_226 : entity is "carry_and";
end design_1_system_cache_0_0_carry_and_226;

architecture STRUCTURE of design_1_system_cache_0_0_carry_and_226 is
  signal \<const0>\ : STD_LOGIC;
  signal \The_Compare[2].sel_reg\ : STD_LOGIC;
  signal \^lu_mem_match_addr\ : STD_LOGIC;
begin
  \^lu_mem_match_addr\ <= lopt;
  lopt_1 <= \<const0>\;
  lopt_2 <= \The_Compare[2].sel_reg\;
  lu_mem_match_addr <= \^lu_mem_match_addr\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
\Using_FPGA.MUXCY_I_i_1__108\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \lu_mem_info_reg[Addr][13]\,
      I1 => Q(1),
      I2 => Q(0),
      I3 => \lu_mem_info_reg[Addr][12]\,
      O => \The_Compare[2].sel_reg\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_system_cache_0_0_carry_and_230 is
  port (
    dirty_bit_valid : out STD_LOGIC;
    dirty_bit : in STD_LOGIC;
    \lu_check_info_reg[KillHit]\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    lopt : in STD_LOGIC;
    lopt_1 : out STD_LOGIC;
    lopt_2 : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_system_cache_0_0_carry_and_230 : entity is "carry_and";
end design_1_system_cache_0_0_carry_and_230;

architecture STRUCTURE of design_1_system_cache_0_0_carry_and_230 is
  signal \<const0>\ : STD_LOGIC;
  signal \Using_FPGA.MUXCY_I_i_1__137_n_0\ : STD_LOGIC;
  signal \^dirty_bit_valid\ : STD_LOGIC;
begin
  \^dirty_bit_valid\ <= lopt;
  dirty_bit_valid <= \^dirty_bit_valid\;
  lopt_1 <= \<const0>\;
  lopt_2 <= \Using_FPGA.MUXCY_I_i_1__137_n_0\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
\Using_FPGA.MUXCY_I_i_1__137\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AB"
    )
        port map (
      I0 => \lu_check_info_reg[KillHit]\,
      I1 => Q(0),
      I2 => Q(1),
      O => \Using_FPGA.MUXCY_I_i_1__137_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_system_cache_0_0_carry_and_232 is
  port (
    Carry_IN : out STD_LOGIC;
    \The_Bit[0].Using_FPGA.Using_Reset.FDS_Inst\ : in STD_LOGIC;
    lru_dirty_bit : in STD_LOGIC;
    lopt : in STD_LOGIC;
    lopt_1 : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_system_cache_0_0_carry_and_232 : entity is "carry_and";
end design_1_system_cache_0_0_carry_and_232;

architecture STRUCTURE of design_1_system_cache_0_0_carry_and_232 is
  signal \<const0>\ : STD_LOGIC;
  signal \^carry_in\ : STD_LOGIC;
begin
  Carry_IN <= \^carry_in\;
  \^carry_in\ <= lopt;
  lopt_1 <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_system_cache_0_0_carry_and_234 is
  port (
    Carry_Out : out STD_LOGIC;
    Carry_In : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    lopt : in STD_LOGIC;
    lopt_1 : out STD_LOGIC;
    lopt_2 : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_system_cache_0_0_carry_and_234 : entity is "carry_and";
end design_1_system_cache_0_0_carry_and_234;

architecture STRUCTURE of design_1_system_cache_0_0_carry_and_234 is
  signal \<const0>\ : STD_LOGIC;
  signal \^carry_out\ : STD_LOGIC;
  signal \Using_FPGA.MUXCY_I_i_1__18_n_0\ : STD_LOGIC;
begin
  Carry_Out <= \^carry_out\;
  \^carry_out\ <= lopt;
  lopt_1 <= \<const0>\;
  lopt_2 <= \Using_FPGA.MUXCY_I_i_1__18_n_0\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
\Using_FPGA.MUXCY_I_i_1__18\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(0),
      I1 => Q(1),
      O => \Using_FPGA.MUXCY_I_i_1__18_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_system_cache_0_0_carry_and_235 is
  port (
    carry_1 : out STD_LOGIC;
    \The_Compare[0].sel_reg_5\ : in STD_LOGIC;
    Carry_Out : in STD_LOGIC;
    lopt : in STD_LOGIC;
    lopt_1 : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_system_cache_0_0_carry_and_235 : entity is "carry_and";
end design_1_system_cache_0_0_carry_and_235;

architecture STRUCTURE of design_1_system_cache_0_0_carry_and_235 is
  signal \<const0>\ : STD_LOGIC;
  signal \^carry_1\ : STD_LOGIC;
begin
  \^carry_1\ <= lopt;
  carry_1 <= \^carry_1\;
  lopt_1 <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_system_cache_0_0_carry_and_236 is
  port (
    WEA : out STD_LOGIC_VECTOR ( 3 downto 0 );
    A_6 : in STD_LOGIC;
    carry_1 : in STD_LOGIC;
    \wr_port_data_info_reg[0][BE][3]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \wr_port_data_info_reg[0][BE][3]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    lu_check_wait_for_update : in STD_LOGIC;
    lu_check_allow_write_reg : in STD_LOGIC;
    \lu_check_info_reg[Port_Num][0]\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_system_cache_0_0_carry_and_236 : entity is "carry_and";
end design_1_system_cache_0_0_carry_and_236;

architecture STRUCTURE of design_1_system_cache_0_0_carry_and_236 is
  signal lookup_write_hit_valid : STD_LOGIC;
  signal \NLW_Using_FPGA.MUXCY_I_CARRY4_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_Using_FPGA.MUXCY_I_CARRY4_DI_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_Using_FPGA.MUXCY_I_CARRY4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_Using_FPGA.MUXCY_I_CARRY4_S_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \Using_FPGA.MUXCY_I_CARRY4\ : label is "(MUXCY,XORCY)";
  attribute XILINX_TRANSFORM_PINMAP : string;
  attribute XILINX_TRANSFORM_PINMAP of \Using_FPGA.MUXCY_I_CARRY4\ : label is "LO:O";
  attribute box_type : string;
  attribute box_type of \Using_FPGA.MUXCY_I_CARRY4\ : label is "PRIMITIVE";
begin
\Not_Using_XPM.Using_BRAM.Native.Using_B36_Sx.The_BRAMs[0].RAMB36_I1_i_41\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0A0000000C000000"
    )
        port map (
      I0 => \wr_port_data_info_reg[0][BE][3]\(0),
      I1 => \wr_port_data_info_reg[0][BE][3]_0\(0),
      I2 => lu_check_wait_for_update,
      I3 => lookup_write_hit_valid,
      I4 => lu_check_allow_write_reg,
      I5 => \lu_check_info_reg[Port_Num][0]\,
      O => WEA(0)
    );
\Not_Using_XPM.Using_BRAM.Native.Using_B36_Sx.The_BRAMs[1].RAMB36_I1_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0A0000000C000000"
    )
        port map (
      I0 => \wr_port_data_info_reg[0][BE][3]\(1),
      I1 => \wr_port_data_info_reg[0][BE][3]_0\(1),
      I2 => lu_check_wait_for_update,
      I3 => lookup_write_hit_valid,
      I4 => lu_check_allow_write_reg,
      I5 => \lu_check_info_reg[Port_Num][0]\,
      O => WEA(1)
    );
\Not_Using_XPM.Using_BRAM.Native.Using_B36_Sx.The_BRAMs[2].RAMB36_I1_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0A0000000C000000"
    )
        port map (
      I0 => \wr_port_data_info_reg[0][BE][3]\(2),
      I1 => \wr_port_data_info_reg[0][BE][3]_0\(2),
      I2 => lu_check_wait_for_update,
      I3 => lookup_write_hit_valid,
      I4 => lu_check_allow_write_reg,
      I5 => \lu_check_info_reg[Port_Num][0]\,
      O => WEA(2)
    );
\Not_Using_XPM.Using_BRAM.Native.Using_B36_Sx.The_BRAMs[3].RAMB36_I1_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0A0000000C000000"
    )
        port map (
      I0 => \wr_port_data_info_reg[0][BE][3]\(3),
      I1 => \wr_port_data_info_reg[0][BE][3]_0\(3),
      I2 => lu_check_wait_for_update,
      I3 => lookup_write_hit_valid,
      I4 => lu_check_allow_write_reg,
      I5 => \lu_check_info_reg[Port_Num][0]\,
      O => WEA(3)
    );
\Using_FPGA.MUXCY_I_CARRY4\: unisim.vcomponents.CARRY4
     port map (
      CI => carry_1,
      CO(3 downto 1) => \NLW_Using_FPGA.MUXCY_I_CARRY4_CO_UNCONNECTED\(3 downto 1),
      CO(0) => lookup_write_hit_valid,
      CYINIT => '0',
      DI(3 downto 1) => \NLW_Using_FPGA.MUXCY_I_CARRY4_DI_UNCONNECTED\(3 downto 1),
      DI(0) => '0',
      O(3 downto 0) => \NLW_Using_FPGA.MUXCY_I_CARRY4_O_UNCONNECTED\(3 downto 0),
      S(3 downto 1) => \NLW_Using_FPGA.MUXCY_I_CARRY4_S_UNCONNECTED\(3 downto 1),
      S(0) => A_6
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_system_cache_0_0_carry_and_24 is
  port (
    arbiter_piperun_and_valid : out STD_LOGIC;
    reduce_or7_out : in STD_LOGIC;
    access_piperun : in STD_LOGIC;
    lopt : in STD_LOGIC;
    lopt_1 : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_system_cache_0_0_carry_and_24 : entity is "carry_and";
end design_1_system_cache_0_0_carry_and_24;

architecture STRUCTURE of design_1_system_cache_0_0_carry_and_24 is
  signal \<const0>\ : STD_LOGIC;
  signal \^arbiter_piperun_and_valid\ : STD_LOGIC;
begin
  \^arbiter_piperun_and_valid\ <= lopt;
  arbiter_piperun_and_valid <= \^arbiter_piperun_and_valid\;
  lopt_1 <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_system_cache_0_0_carry_and_247 is
  port (
    lookup_io_data_stall : out STD_LOGIC;
    lookup_io_stall_valid : in STD_LOGIC;
    \lu_check_info_reg[Wr]\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    lopt : in STD_LOGIC;
    lopt_1 : out STD_LOGIC;
    lopt_2 : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_system_cache_0_0_carry_and_247 : entity is "carry_and";
end design_1_system_cache_0_0_carry_and_247;

architecture STRUCTURE of design_1_system_cache_0_0_carry_and_247 is
  signal \<const0>\ : STD_LOGIC;
  signal \Using_FPGA.MUXCY_I_i_1__52_n_0\ : STD_LOGIC;
  signal \^lookup_io_data_stall\ : STD_LOGIC;
begin
  \^lookup_io_data_stall\ <= lopt;
  lookup_io_data_stall <= \^lookup_io_data_stall\;
  lopt_1 <= \<const0>\;
  lopt_2 <= \Using_FPGA.MUXCY_I_i_1__52_n_0\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
\Using_FPGA.MUXCY_I_i_1__52\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AB"
    )
        port map (
      I0 => \lu_check_info_reg[Wr]\,
      I1 => Q(1),
      I2 => Q(0),
      O => \Using_FPGA.MUXCY_I_i_1__52_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_system_cache_0_0_carry_and_250 is
  port (
    carry_1 : out STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 2 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    lopt : out STD_LOGIC;
    lopt_1 : in STD_LOGIC;
    lopt_2 : in STD_LOGIC;
    lopt_3 : out STD_LOGIC;
    lopt_4 : in STD_LOGIC;
    lopt_5 : in STD_LOGIC;
    lopt_6 : out STD_LOGIC;
    lopt_7 : in STD_LOGIC;
    lopt_8 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_system_cache_0_0_carry_and_250 : entity is "carry_and";
end design_1_system_cache_0_0_carry_and_250;

architecture STRUCTURE of design_1_system_cache_0_0_carry_and_250 is
  signal \The_Compare[0].sel_reg\ : STD_LOGIC;
  signal \^lopt_1\ : STD_LOGIC;
  signal \^lopt_2\ : STD_LOGIC;
  signal \^lopt_3\ : STD_LOGIC;
  signal \^lopt_4\ : STD_LOGIC;
  signal \^lopt_5\ : STD_LOGIC;
  signal \^lopt_6\ : STD_LOGIC;
  signal \^lopt_7\ : STD_LOGIC;
  signal \^lopt_8\ : STD_LOGIC;
  signal lopt_9 : STD_LOGIC;
  signal \NLW_Using_FPGA.MUXCY_I_CARRY4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \Using_FPGA.MUXCY_I_CARRY4\ : label is "(MUXCY,XORCY)";
  attribute XILINX_TRANSFORM_PINMAP : string;
  attribute XILINX_TRANSFORM_PINMAP of \Using_FPGA.MUXCY_I_CARRY4\ : label is "LO:O";
  attribute box_type : string;
  attribute box_type of \Using_FPGA.MUXCY_I_CARRY4\ : label is "PRIMITIVE";
begin
  \^lopt_2\ <= lopt_1;
  \^lopt_3\ <= lopt_2;
  \^lopt_5\ <= lopt_4;
  \^lopt_6\ <= lopt_5;
  \^lopt_8\ <= lopt_7;
  lopt <= \^lopt_1\;
  lopt_3 <= \^lopt_4\;
  lopt_6 <= \^lopt_7\;
  lopt_9 <= lopt_8;
\Using_FPGA.MUXCY_I_CARRY4\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \^lopt_7\,
      CO(2) => \^lopt_4\,
      CO(1) => \^lopt_1\,
      CO(0) => carry_1,
      CYINIT => '1',
      DI(3) => \^lopt_8\,
      DI(2) => \^lopt_5\,
      DI(1) => \^lopt_2\,
      DI(0) => '0',
      O(3 downto 0) => \NLW_Using_FPGA.MUXCY_I_CARRY4_O_UNCONNECTED\(3 downto 0),
      S(3) => lopt_9,
      S(2) => \^lopt_6\,
      S(1) => \^lopt_3\,
      S(0) => \The_Compare[0].sel_reg\
    );
\Using_FPGA.MUXCY_I_i_1__109\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => D(1),
      I1 => Q(1),
      I2 => D(2),
      I3 => Q(2),
      I4 => Q(0),
      I5 => D(0),
      O => \The_Compare[0].sel_reg\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_system_cache_0_0_carry_and_251 is
  port (
    carry_2 : out STD_LOGIC;
    carry_1 : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 2 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    lopt : in STD_LOGIC;
    lopt_1 : out STD_LOGIC;
    lopt_2 : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_system_cache_0_0_carry_and_251 : entity is "carry_and";
end design_1_system_cache_0_0_carry_and_251;

architecture STRUCTURE of design_1_system_cache_0_0_carry_and_251 is
  signal \<const0>\ : STD_LOGIC;
  signal A : STD_LOGIC;
  signal \^carry_2\ : STD_LOGIC;
begin
  \^carry_2\ <= lopt;
  carry_2 <= \^carry_2\;
  lopt_1 <= \<const0>\;
  lopt_2 <= A;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
\Using_FPGA.MUXCY_I_i_1__110\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => D(2),
      I1 => Q(2),
      I2 => D(1),
      I3 => Q(1),
      I4 => Q(0),
      I5 => D(0),
      O => A
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_system_cache_0_0_carry_and_252 is
  port (
    lu_check_match_addr : out STD_LOGIC;
    \The_Compare[2].sel_reg\ : in STD_LOGIC;
    carry_2 : in STD_LOGIC;
    lopt : in STD_LOGIC;
    lopt_1 : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_system_cache_0_0_carry_and_252 : entity is "carry_and";
end design_1_system_cache_0_0_carry_and_252;

architecture STRUCTURE of design_1_system_cache_0_0_carry_and_252 is
  signal \<const0>\ : STD_LOGIC;
  signal \^lu_check_match_addr\ : STD_LOGIC;
begin
  \^lu_check_match_addr\ <= lopt;
  lopt_1 <= \<const0>\;
  lu_check_match_addr <= \^lu_check_match_addr\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_system_cache_0_0_carry_and_255 is
  port (
    carry_1 : out STD_LOGIC;
    lu_mem_valid_carry_1 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    lu_mem_protect_conflict_reg : in STD_LOGIC;
    \lu_check_info_reg[Addr][16]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    DATA_OUTA : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \lu_check_info_reg[Addr][14]\ : in STD_LOGIC;
    lopt : in STD_LOGIC;
    lopt_1 : out STD_LOGIC;
    lopt_2 : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_system_cache_0_0_carry_and_255 : entity is "carry_and";
end design_1_system_cache_0_0_carry_and_255;

architecture STRUCTURE of design_1_system_cache_0_0_carry_and_255 is
  signal \<const0>\ : STD_LOGIC;
  signal \The_Compare[0].sel_reg\ : STD_LOGIC;
  signal \Using_FPGA.MUXCY_I_i_2__14_n_0\ : STD_LOGIC;
  signal \^carry_1\ : STD_LOGIC;
begin
  \^carry_1\ <= lopt;
  carry_1 <= \^carry_1\;
  lopt_1 <= \<const0>\;
  lopt_2 <= \The_Compare[0].sel_reg\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
\Using_FPGA.MUXCY_I_i_1__113\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A80802A2"
    )
        port map (
      I0 => \Using_FPGA.MUXCY_I_i_2__14_n_0\,
      I1 => Q(0),
      I2 => lu_mem_protect_conflict_reg,
      I3 => \lu_check_info_reg[Addr][16]\(0),
      I4 => DATA_OUTA(1),
      O => \The_Compare[0].sel_reg\
    );
\Using_FPGA.MUXCY_I_i_2__14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A95900000000A959"
    )
        port map (
      I0 => DATA_OUTA(2),
      I1 => Q(1),
      I2 => lu_mem_protect_conflict_reg,
      I3 => \lu_check_info_reg[Addr][16]\(1),
      I4 => \lu_check_info_reg[Addr][14]\,
      I5 => DATA_OUTA(0),
      O => \Using_FPGA.MUXCY_I_i_2__14_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_system_cache_0_0_carry_and_256 is
  port (
    carry_2 : out STD_LOGIC;
    carry_1 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    lu_mem_protect_conflict_reg : in STD_LOGIC;
    \lu_check_info_reg[Addr][19]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    DATA_OUTA : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \lu_check_info_reg[Addr][17]\ : in STD_LOGIC;
    lopt : in STD_LOGIC;
    lopt_1 : out STD_LOGIC;
    lopt_2 : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_system_cache_0_0_carry_and_256 : entity is "carry_and";
end design_1_system_cache_0_0_carry_and_256;

architecture STRUCTURE of design_1_system_cache_0_0_carry_and_256 is
  signal \<const0>\ : STD_LOGIC;
  signal A : STD_LOGIC;
  signal \Using_FPGA.MUXCY_I_i_2__16_n_0\ : STD_LOGIC;
  signal \^carry_2\ : STD_LOGIC;
begin
  \^carry_2\ <= lopt;
  carry_2 <= \^carry_2\;
  lopt_1 <= \<const0>\;
  lopt_2 <= A;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
\Using_FPGA.MUXCY_I_i_1__115\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A80802A2"
    )
        port map (
      I0 => \Using_FPGA.MUXCY_I_i_2__16_n_0\,
      I1 => Q(0),
      I2 => lu_mem_protect_conflict_reg,
      I3 => \lu_check_info_reg[Addr][19]\(0),
      I4 => DATA_OUTA(1),
      O => A
    );
\Using_FPGA.MUXCY_I_i_2__16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A95900000000A959"
    )
        port map (
      I0 => DATA_OUTA(2),
      I1 => Q(1),
      I2 => lu_mem_protect_conflict_reg,
      I3 => \lu_check_info_reg[Addr][19]\(1),
      I4 => \lu_check_info_reg[Addr][17]\,
      I5 => DATA_OUTA(0),
      O => \Using_FPGA.MUXCY_I_i_2__16_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_system_cache_0_0_carry_and_257 is
  port (
    carry_3 : out STD_LOGIC;
    carry_2 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    lu_mem_protect_conflict_reg : in STD_LOGIC;
    \lu_check_info_reg[Addr][22]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    DATA_OUTA : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \lu_check_info_reg[Addr][20]\ : in STD_LOGIC;
    lopt : in STD_LOGIC;
    lopt_1 : out STD_LOGIC;
    lopt_2 : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_system_cache_0_0_carry_and_257 : entity is "carry_and";
end design_1_system_cache_0_0_carry_and_257;

architecture STRUCTURE of design_1_system_cache_0_0_carry_and_257 is
  signal \<const0>\ : STD_LOGIC;
  signal \The_Compare[2].sel_reg\ : STD_LOGIC;
  signal \Using_FPGA.MUXCY_I_i_2__18_n_0\ : STD_LOGIC;
  signal \^carry_3\ : STD_LOGIC;
begin
  \^carry_3\ <= lopt;
  carry_3 <= \^carry_3\;
  lopt_1 <= \<const0>\;
  lopt_2 <= \The_Compare[2].sel_reg\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
\Using_FPGA.MUXCY_I_i_1__117\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A80802A2"
    )
        port map (
      I0 => \Using_FPGA.MUXCY_I_i_2__18_n_0\,
      I1 => Q(0),
      I2 => lu_mem_protect_conflict_reg,
      I3 => \lu_check_info_reg[Addr][22]\(0),
      I4 => DATA_OUTA(1),
      O => \The_Compare[2].sel_reg\
    );
\Using_FPGA.MUXCY_I_i_2__18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A95900000000A959"
    )
        port map (
      I0 => DATA_OUTA(2),
      I1 => Q(1),
      I2 => lu_mem_protect_conflict_reg,
      I3 => \lu_check_info_reg[Addr][22]\(1),
      I4 => \lu_check_info_reg[Addr][20]\,
      I5 => DATA_OUTA(0),
      O => \Using_FPGA.MUXCY_I_i_2__18_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_system_cache_0_0_carry_and_258 is
  port (
    carry_4 : out STD_LOGIC;
    carry_3 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    lu_mem_protect_conflict_reg : in STD_LOGIC;
    \lu_check_info_reg[Addr][25]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    DATA_OUTA : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \lu_check_info_reg[Addr][23]\ : in STD_LOGIC;
    lopt : out STD_LOGIC;
    lopt_1 : in STD_LOGIC;
    lopt_2 : in STD_LOGIC;
    lopt_3 : out STD_LOGIC;
    lopt_4 : in STD_LOGIC;
    lopt_5 : in STD_LOGIC;
    lopt_6 : out STD_LOGIC;
    lopt_7 : in STD_LOGIC;
    lopt_8 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_system_cache_0_0_carry_and_258 : entity is "carry_and";
end design_1_system_cache_0_0_carry_and_258;

architecture STRUCTURE of design_1_system_cache_0_0_carry_and_258 is
  signal \The_Compare[3].sel_reg\ : STD_LOGIC;
  signal \Using_FPGA.MUXCY_I_i_2__20_n_0\ : STD_LOGIC;
  signal \^lopt_1\ : STD_LOGIC;
  signal \^lopt_2\ : STD_LOGIC;
  signal \^lopt_3\ : STD_LOGIC;
  signal \^lopt_4\ : STD_LOGIC;
  signal \^lopt_5\ : STD_LOGIC;
  signal \^lopt_6\ : STD_LOGIC;
  signal \^lopt_7\ : STD_LOGIC;
  signal \^lopt_8\ : STD_LOGIC;
  signal lopt_9 : STD_LOGIC;
  signal \NLW_Using_FPGA.MUXCY_I_CARRY4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \Using_FPGA.MUXCY_I_CARRY4\ : label is "(MUXCY,XORCY)";
  attribute XILINX_TRANSFORM_PINMAP : string;
  attribute XILINX_TRANSFORM_PINMAP of \Using_FPGA.MUXCY_I_CARRY4\ : label is "LO:O";
  attribute box_type : string;
  attribute box_type of \Using_FPGA.MUXCY_I_CARRY4\ : label is "PRIMITIVE";
begin
  \^lopt_2\ <= lopt_1;
  \^lopt_3\ <= lopt_2;
  \^lopt_5\ <= lopt_4;
  \^lopt_6\ <= lopt_5;
  \^lopt_8\ <= lopt_7;
  lopt <= \^lopt_1\;
  lopt_3 <= \^lopt_4\;
  lopt_6 <= \^lopt_7\;
  lopt_9 <= lopt_8;
\Using_FPGA.MUXCY_I_CARRY4\: unisim.vcomponents.CARRY4
     port map (
      CI => carry_3,
      CO(3) => \^lopt_7\,
      CO(2) => \^lopt_4\,
      CO(1) => \^lopt_1\,
      CO(0) => carry_4,
      CYINIT => '0',
      DI(3) => \^lopt_8\,
      DI(2) => \^lopt_5\,
      DI(1) => \^lopt_2\,
      DI(0) => '0',
      O(3 downto 0) => \NLW_Using_FPGA.MUXCY_I_CARRY4_O_UNCONNECTED\(3 downto 0),
      S(3) => lopt_9,
      S(2) => \^lopt_6\,
      S(1) => \^lopt_3\,
      S(0) => \The_Compare[3].sel_reg\
    );
\Using_FPGA.MUXCY_I_i_1__119\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A80802A2"
    )
        port map (
      I0 => \Using_FPGA.MUXCY_I_i_2__20_n_0\,
      I1 => Q(0),
      I2 => lu_mem_protect_conflict_reg,
      I3 => \lu_check_info_reg[Addr][25]\(0),
      I4 => DATA_OUTA(1),
      O => \The_Compare[3].sel_reg\
    );
\Using_FPGA.MUXCY_I_i_2__20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A95900000000A959"
    )
        port map (
      I0 => DATA_OUTA(2),
      I1 => Q(1),
      I2 => lu_mem_protect_conflict_reg,
      I3 => \lu_check_info_reg[Addr][25]\(1),
      I4 => \lu_check_info_reg[Addr][23]\,
      I5 => DATA_OUTA(0),
      O => \Using_FPGA.MUXCY_I_i_2__20_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_system_cache_0_0_carry_and_259 is
  port (
    carry_5 : out STD_LOGIC;
    carry_4 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    lu_mem_protect_conflict_reg : in STD_LOGIC;
    \lu_check_info_reg[Addr][28]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    DATA_OUTA : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \lu_check_info_reg[Addr][26]\ : in STD_LOGIC;
    lopt : in STD_LOGIC;
    lopt_1 : out STD_LOGIC;
    lopt_2 : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_system_cache_0_0_carry_and_259 : entity is "carry_and";
end design_1_system_cache_0_0_carry_and_259;

architecture STRUCTURE of design_1_system_cache_0_0_carry_and_259 is
  signal \<const0>\ : STD_LOGIC;
  signal \The_Compare[4].sel_reg\ : STD_LOGIC;
  signal \Using_FPGA.MUXCY_I_i_2__22_n_0\ : STD_LOGIC;
  signal \^carry_5\ : STD_LOGIC;
begin
  \^carry_5\ <= lopt;
  carry_5 <= \^carry_5\;
  lopt_1 <= \<const0>\;
  lopt_2 <= \The_Compare[4].sel_reg\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
\Using_FPGA.MUXCY_I_i_1__121\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A80802A2"
    )
        port map (
      I0 => \Using_FPGA.MUXCY_I_i_2__22_n_0\,
      I1 => Q(0),
      I2 => lu_mem_protect_conflict_reg,
      I3 => \lu_check_info_reg[Addr][28]\(0),
      I4 => DATA_OUTA(1),
      O => \The_Compare[4].sel_reg\
    );
\Using_FPGA.MUXCY_I_i_2__22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A95900000000A959"
    )
        port map (
      I0 => DATA_OUTA(2),
      I1 => Q(1),
      I2 => lu_mem_protect_conflict_reg,
      I3 => \lu_check_info_reg[Addr][28]\(1),
      I4 => \lu_check_info_reg[Addr][26]\,
      I5 => DATA_OUTA(0),
      O => \Using_FPGA.MUXCY_I_i_2__22_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_system_cache_0_0_carry_and_26 is
  port (
    port_ready_0 : out STD_LOGIC;
    reduce_or7_out : out STD_LOGIC;
    ARESET_reg : in STD_LOGIC;
    port_ready_no_init_0 : in STD_LOGIC;
    port_ready_1 : in STD_LOGIC;
    lopt : out STD_LOGIC;
    lopt_1 : in STD_LOGIC;
    lopt_2 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_system_cache_0_0_carry_and_26 : entity is "carry_and";
end design_1_system_cache_0_0_carry_and_26;

architecture STRUCTURE of design_1_system_cache_0_0_carry_and_26 is
  signal \^lopt_1\ : STD_LOGIC;
  signal \^lopt_2\ : STD_LOGIC;
  signal lopt_3 : STD_LOGIC;
  signal \^port_ready_0\ : STD_LOGIC;
  signal \NLW_Using_FPGA.MUXCY_I_CARRY4_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_Using_FPGA.MUXCY_I_CARRY4_DI_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_Using_FPGA.MUXCY_I_CARRY4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_Using_FPGA.MUXCY_I_CARRY4_S_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \Using_FPGA.MUXCY_I_CARRY4\ : label is "(MUXCY,XORCY)";
  attribute XILINX_TRANSFORM_PINMAP : string;
  attribute XILINX_TRANSFORM_PINMAP of \Using_FPGA.MUXCY_I_CARRY4\ : label is "LO:O";
  attribute box_type : string;
  attribute box_type of \Using_FPGA.MUXCY_I_CARRY4\ : label is "PRIMITIVE";
begin
  \^lopt_2\ <= lopt_1;
  lopt <= \^lopt_1\;
  lopt_3 <= lopt_2;
  port_ready_0 <= \^port_ready_0\;
\Using_FPGA.MUXCY_I_CARRY4\: unisim.vcomponents.CARRY4
     port map (
      CI => port_ready_no_init_0,
      CO(3 downto 2) => \NLW_Using_FPGA.MUXCY_I_CARRY4_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \^lopt_1\,
      CO(0) => \^port_ready_0\,
      CYINIT => '0',
      DI(3 downto 2) => \NLW_Using_FPGA.MUXCY_I_CARRY4_DI_UNCONNECTED\(3 downto 2),
      DI(1) => \^lopt_2\,
      DI(0) => '0',
      O(3 downto 0) => \NLW_Using_FPGA.MUXCY_I_CARRY4_O_UNCONNECTED\(3 downto 0),
      S(3 downto 2) => \NLW_Using_FPGA.MUXCY_I_CARRY4_S_UNCONNECTED\(3 downto 2),
      S(1) => lopt_3,
      S(0) => ARESET_reg
    );
\Using_FPGA.MUXCY_I_i_1__11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^port_ready_0\,
      I1 => port_ready_1,
      O => reduce_or7_out
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_system_cache_0_0_carry_and_260 is
  port (
    lu_mem_pre_pure_valid_tag_1 : out STD_LOGIC;
    carry_5 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    lu_mem_protect_conflict_reg : in STD_LOGIC;
    \lu_check_info_reg[Addr][31]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    DATA_OUTA : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \lu_check_info_reg[Addr][29]\ : in STD_LOGIC;
    lopt : in STD_LOGIC;
    lopt_1 : out STD_LOGIC;
    lopt_2 : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_system_cache_0_0_carry_and_260 : entity is "carry_and";
end design_1_system_cache_0_0_carry_and_260;

architecture STRUCTURE of design_1_system_cache_0_0_carry_and_260 is
  signal \<const0>\ : STD_LOGIC;
  signal \The_Compare[5].sel_reg\ : STD_LOGIC;
  signal \Using_FPGA.MUXCY_I_i_2__24_n_0\ : STD_LOGIC;
  signal \^lu_mem_pre_pure_valid_tag_1\ : STD_LOGIC;
begin
  \^lu_mem_pre_pure_valid_tag_1\ <= lopt;
  lopt_1 <= \<const0>\;
  lopt_2 <= \The_Compare[5].sel_reg\;
  lu_mem_pre_pure_valid_tag_1 <= \^lu_mem_pre_pure_valid_tag_1\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
\Using_FPGA.MUXCY_I_i_1__123\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A80802A2"
    )
        port map (
      I0 => \Using_FPGA.MUXCY_I_i_2__24_n_0\,
      I1 => Q(0),
      I2 => lu_mem_protect_conflict_reg,
      I3 => \lu_check_info_reg[Addr][31]\(0),
      I4 => DATA_OUTA(1),
      O => \The_Compare[5].sel_reg\
    );
\Using_FPGA.MUXCY_I_i_2__24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A95900000000A959"
    )
        port map (
      I0 => DATA_OUTA(2),
      I1 => Q(1),
      I2 => lu_mem_protect_conflict_reg,
      I3 => \lu_check_info_reg[Addr][31]\(1),
      I4 => \lu_check_info_reg[Addr][29]\,
      I5 => DATA_OUTA(0),
      O => \Using_FPGA.MUXCY_I_i_2__24_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_system_cache_0_0_carry_and_261 is
  port (
    carry_1 : out STD_LOGIC;
    \lu_check_tag_hit_reg[0]\ : out STD_LOGIC;
    lu_mem_valid_carry_0 : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 2 downto 0 );
    lu_mem_protect_conflict_reg : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    DATA_OUTA : in STD_LOGIC_VECTOR ( 2 downto 0 );
    lopt : in STD_LOGIC;
    lopt_1 : out STD_LOGIC;
    lopt_2 : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_system_cache_0_0_carry_and_261 : entity is "carry_and";
end design_1_system_cache_0_0_carry_and_261;

architecture STRUCTURE of design_1_system_cache_0_0_carry_and_261 is
  signal \<const0>\ : STD_LOGIC;
  signal \The_Compare[0].sel_reg\ : STD_LOGIC;
  signal \Using_FPGA.MUXCY_I_i_2__15_n_0\ : STD_LOGIC;
  signal \^carry_1\ : STD_LOGIC;
  signal \^lu_check_tag_hit_reg[0]\ : STD_LOGIC;
begin
  \^carry_1\ <= lopt;
  carry_1 <= \^carry_1\;
  lopt_1 <= \<const0>\;
  lopt_2 <= \The_Compare[0].sel_reg\;
  \lu_check_tag_hit_reg[0]\ <= \^lu_check_tag_hit_reg[0]\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
\Using_FPGA.MUXCY_I_i_1__114\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A80802A2"
    )
        port map (
      I0 => \Using_FPGA.MUXCY_I_i_2__15_n_0\,
      I1 => D(1),
      I2 => lu_mem_protect_conflict_reg,
      I3 => Q(1),
      I4 => DATA_OUTA(1),
      O => \The_Compare[0].sel_reg\
    );
\Using_FPGA.MUXCY_I_i_2__15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A95900000000A959"
    )
        port map (
      I0 => DATA_OUTA(2),
      I1 => D(2),
      I2 => lu_mem_protect_conflict_reg,
      I3 => Q(2),
      I4 => \^lu_check_tag_hit_reg[0]\,
      I5 => DATA_OUTA(0),
      O => \Using_FPGA.MUXCY_I_i_2__15_n_0\
    );
\Using_FPGA.MUXCY_I_i_3__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(0),
      I1 => lu_mem_protect_conflict_reg,
      I2 => D(0),
      O => \^lu_check_tag_hit_reg[0]\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_system_cache_0_0_carry_and_262 is
  port (
    carry_2 : out STD_LOGIC;
    \lu_check_tag_hit_reg[0]\ : out STD_LOGIC;
    carry_1 : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 2 downto 0 );
    lu_mem_protect_conflict_reg : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    DATA_OUTA : in STD_LOGIC_VECTOR ( 2 downto 0 );
    lopt : in STD_LOGIC;
    lopt_1 : out STD_LOGIC;
    lopt_2 : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_system_cache_0_0_carry_and_262 : entity is "carry_and";
end design_1_system_cache_0_0_carry_and_262;

architecture STRUCTURE of design_1_system_cache_0_0_carry_and_262 is
  signal \<const0>\ : STD_LOGIC;
  signal A : STD_LOGIC;
  signal \Using_FPGA.MUXCY_I_i_2__17_n_0\ : STD_LOGIC;
  signal \^carry_2\ : STD_LOGIC;
  signal \^lu_check_tag_hit_reg[0]\ : STD_LOGIC;
begin
  \^carry_2\ <= lopt;
  carry_2 <= \^carry_2\;
  lopt_1 <= \<const0>\;
  lopt_2 <= A;
  \lu_check_tag_hit_reg[0]\ <= \^lu_check_tag_hit_reg[0]\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
\Using_FPGA.MUXCY_I_i_1__116\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A80802A2"
    )
        port map (
      I0 => \Using_FPGA.MUXCY_I_i_2__17_n_0\,
      I1 => D(1),
      I2 => lu_mem_protect_conflict_reg,
      I3 => Q(1),
      I4 => DATA_OUTA(1),
      O => A
    );
\Using_FPGA.MUXCY_I_i_2__17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A95900000000A959"
    )
        port map (
      I0 => DATA_OUTA(2),
      I1 => D(2),
      I2 => lu_mem_protect_conflict_reg,
      I3 => Q(2),
      I4 => \^lu_check_tag_hit_reg[0]\,
      I5 => DATA_OUTA(0),
      O => \Using_FPGA.MUXCY_I_i_2__17_n_0\
    );
\Using_FPGA.MUXCY_I_i_3__7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(0),
      I1 => lu_mem_protect_conflict_reg,
      I2 => D(0),
      O => \^lu_check_tag_hit_reg[0]\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_system_cache_0_0_carry_and_263 is
  port (
    carry_3 : out STD_LOGIC;
    \lu_check_tag_hit_reg[0]\ : out STD_LOGIC;
    carry_2 : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 2 downto 0 );
    lu_mem_protect_conflict_reg : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    DATA_OUTA : in STD_LOGIC_VECTOR ( 2 downto 0 );
    lopt : in STD_LOGIC;
    lopt_1 : out STD_LOGIC;
    lopt_2 : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_system_cache_0_0_carry_and_263 : entity is "carry_and";
end design_1_system_cache_0_0_carry_and_263;

architecture STRUCTURE of design_1_system_cache_0_0_carry_and_263 is
  signal \<const0>\ : STD_LOGIC;
  signal \The_Compare[2].sel_reg\ : STD_LOGIC;
  signal \Using_FPGA.MUXCY_I_i_2__19_n_0\ : STD_LOGIC;
  signal \^carry_3\ : STD_LOGIC;
  signal \^lu_check_tag_hit_reg[0]\ : STD_LOGIC;
begin
  \^carry_3\ <= lopt;
  carry_3 <= \^carry_3\;
  lopt_1 <= \<const0>\;
  lopt_2 <= \The_Compare[2].sel_reg\;
  \lu_check_tag_hit_reg[0]\ <= \^lu_check_tag_hit_reg[0]\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
\Using_FPGA.MUXCY_I_i_1__118\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A80802A2"
    )
        port map (
      I0 => \Using_FPGA.MUXCY_I_i_2__19_n_0\,
      I1 => D(1),
      I2 => lu_mem_protect_conflict_reg,
      I3 => Q(1),
      I4 => DATA_OUTA(1),
      O => \The_Compare[2].sel_reg\
    );
\Using_FPGA.MUXCY_I_i_2__19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A95900000000A959"
    )
        port map (
      I0 => DATA_OUTA(2),
      I1 => D(2),
      I2 => lu_mem_protect_conflict_reg,
      I3 => Q(2),
      I4 => \^lu_check_tag_hit_reg[0]\,
      I5 => DATA_OUTA(0),
      O => \Using_FPGA.MUXCY_I_i_2__19_n_0\
    );
\Using_FPGA.MUXCY_I_i_3__8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(0),
      I1 => lu_mem_protect_conflict_reg,
      I2 => D(0),
      O => \^lu_check_tag_hit_reg[0]\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_system_cache_0_0_carry_and_264 is
  port (
    carry_4 : out STD_LOGIC;
    \lu_check_tag_hit_reg[0]\ : out STD_LOGIC;
    carry_3 : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 2 downto 0 );
    lu_mem_protect_conflict_reg : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    DATA_OUTA : in STD_LOGIC_VECTOR ( 2 downto 0 );
    lopt : out STD_LOGIC;
    lopt_1 : in STD_LOGIC;
    lopt_2 : in STD_LOGIC;
    lopt_3 : out STD_LOGIC;
    lopt_4 : in STD_LOGIC;
    lopt_5 : in STD_LOGIC;
    lopt_6 : out STD_LOGIC;
    lopt_7 : in STD_LOGIC;
    lopt_8 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_system_cache_0_0_carry_and_264 : entity is "carry_and";
end design_1_system_cache_0_0_carry_and_264;

architecture STRUCTURE of design_1_system_cache_0_0_carry_and_264 is
  signal \The_Compare[3].sel_reg\ : STD_LOGIC;
  signal \Using_FPGA.MUXCY_I_i_2__21_n_0\ : STD_LOGIC;
  signal \^lopt_1\ : STD_LOGIC;
  signal \^lopt_2\ : STD_LOGIC;
  signal \^lopt_3\ : STD_LOGIC;
  signal \^lopt_4\ : STD_LOGIC;
  signal \^lopt_5\ : STD_LOGIC;
  signal \^lopt_6\ : STD_LOGIC;
  signal \^lopt_7\ : STD_LOGIC;
  signal \^lopt_8\ : STD_LOGIC;
  signal lopt_9 : STD_LOGIC;
  signal \^lu_check_tag_hit_reg[0]\ : STD_LOGIC;
  signal \NLW_Using_FPGA.MUXCY_I_CARRY4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \Using_FPGA.MUXCY_I_CARRY4\ : label is "(MUXCY,XORCY)";
  attribute XILINX_TRANSFORM_PINMAP : string;
  attribute XILINX_TRANSFORM_PINMAP of \Using_FPGA.MUXCY_I_CARRY4\ : label is "LO:O";
  attribute box_type : string;
  attribute box_type of \Using_FPGA.MUXCY_I_CARRY4\ : label is "PRIMITIVE";
begin
  \^lopt_2\ <= lopt_1;
  \^lopt_3\ <= lopt_2;
  \^lopt_5\ <= lopt_4;
  \^lopt_6\ <= lopt_5;
  \^lopt_8\ <= lopt_7;
  lopt <= \^lopt_1\;
  lopt_3 <= \^lopt_4\;
  lopt_6 <= \^lopt_7\;
  lopt_9 <= lopt_8;
  \lu_check_tag_hit_reg[0]\ <= \^lu_check_tag_hit_reg[0]\;
\Using_FPGA.MUXCY_I_CARRY4\: unisim.vcomponents.CARRY4
     port map (
      CI => carry_3,
      CO(3) => \^lopt_7\,
      CO(2) => \^lopt_4\,
      CO(1) => \^lopt_1\,
      CO(0) => carry_4,
      CYINIT => '0',
      DI(3) => \^lopt_8\,
      DI(2) => \^lopt_5\,
      DI(1) => \^lopt_2\,
      DI(0) => '0',
      O(3 downto 0) => \NLW_Using_FPGA.MUXCY_I_CARRY4_O_UNCONNECTED\(3 downto 0),
      S(3) => lopt_9,
      S(2) => \^lopt_6\,
      S(1) => \^lopt_3\,
      S(0) => \The_Compare[3].sel_reg\
    );
\Using_FPGA.MUXCY_I_i_1__120\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A80802A2"
    )
        port map (
      I0 => \Using_FPGA.MUXCY_I_i_2__21_n_0\,
      I1 => D(1),
      I2 => lu_mem_protect_conflict_reg,
      I3 => Q(1),
      I4 => DATA_OUTA(1),
      O => \The_Compare[3].sel_reg\
    );
\Using_FPGA.MUXCY_I_i_2__21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A95900000000A959"
    )
        port map (
      I0 => DATA_OUTA(2),
      I1 => D(2),
      I2 => lu_mem_protect_conflict_reg,
      I3 => Q(2),
      I4 => \^lu_check_tag_hit_reg[0]\,
      I5 => DATA_OUTA(0),
      O => \Using_FPGA.MUXCY_I_i_2__21_n_0\
    );
\Using_FPGA.MUXCY_I_i_3__9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(0),
      I1 => lu_mem_protect_conflict_reg,
      I2 => D(0),
      O => \^lu_check_tag_hit_reg[0]\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_system_cache_0_0_carry_and_265 is
  port (
    carry_5 : out STD_LOGIC;
    \lu_check_tag_hit_reg[0]\ : out STD_LOGIC;
    carry_4 : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 2 downto 0 );
    lu_mem_protect_conflict_reg : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    DATA_OUTA : in STD_LOGIC_VECTOR ( 2 downto 0 );
    lopt : in STD_LOGIC;
    lopt_1 : out STD_LOGIC;
    lopt_2 : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_system_cache_0_0_carry_and_265 : entity is "carry_and";
end design_1_system_cache_0_0_carry_and_265;

architecture STRUCTURE of design_1_system_cache_0_0_carry_and_265 is
  signal \<const0>\ : STD_LOGIC;
  signal \The_Compare[4].sel_reg\ : STD_LOGIC;
  signal \Using_FPGA.MUXCY_I_i_2__23_n_0\ : STD_LOGIC;
  signal \^carry_5\ : STD_LOGIC;
  signal \^lu_check_tag_hit_reg[0]\ : STD_LOGIC;
begin
  \^carry_5\ <= lopt;
  carry_5 <= \^carry_5\;
  lopt_1 <= \<const0>\;
  lopt_2 <= \The_Compare[4].sel_reg\;
  \lu_check_tag_hit_reg[0]\ <= \^lu_check_tag_hit_reg[0]\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
\Using_FPGA.MUXCY_I_i_1__122\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A80802A2"
    )
        port map (
      I0 => \Using_FPGA.MUXCY_I_i_2__23_n_0\,
      I1 => D(1),
      I2 => lu_mem_protect_conflict_reg,
      I3 => Q(1),
      I4 => DATA_OUTA(1),
      O => \The_Compare[4].sel_reg\
    );
\Using_FPGA.MUXCY_I_i_2__23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A95900000000A959"
    )
        port map (
      I0 => DATA_OUTA(2),
      I1 => D(2),
      I2 => lu_mem_protect_conflict_reg,
      I3 => Q(2),
      I4 => \^lu_check_tag_hit_reg[0]\,
      I5 => DATA_OUTA(0),
      O => \Using_FPGA.MUXCY_I_i_2__23_n_0\
    );
\Using_FPGA.MUXCY_I_i_3__10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(0),
      I1 => lu_mem_protect_conflict_reg,
      I2 => D(0),
      O => \^lu_check_tag_hit_reg[0]\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_system_cache_0_0_carry_and_266 is
  port (
    lu_mem_pre_pure_valid_tag_0 : out STD_LOGIC;
    \lu_check_tag_hit_reg[0]\ : out STD_LOGIC;
    carry_5 : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 2 downto 0 );
    lu_mem_protect_conflict_reg : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    DATA_OUTA : in STD_LOGIC_VECTOR ( 2 downto 0 );
    lopt : in STD_LOGIC;
    lopt_1 : out STD_LOGIC;
    lopt_2 : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_system_cache_0_0_carry_and_266 : entity is "carry_and";
end design_1_system_cache_0_0_carry_and_266;

architecture STRUCTURE of design_1_system_cache_0_0_carry_and_266 is
  signal \<const0>\ : STD_LOGIC;
  signal \The_Compare[5].sel_reg\ : STD_LOGIC;
  signal \Using_FPGA.MUXCY_I_i_2__25_n_0\ : STD_LOGIC;
  signal \^lu_check_tag_hit_reg[0]\ : STD_LOGIC;
  signal \^lu_mem_pre_pure_valid_tag_0\ : STD_LOGIC;
begin
  \^lu_mem_pre_pure_valid_tag_0\ <= lopt;
  lopt_1 <= \<const0>\;
  lopt_2 <= \The_Compare[5].sel_reg\;
  \lu_check_tag_hit_reg[0]\ <= \^lu_check_tag_hit_reg[0]\;
  lu_mem_pre_pure_valid_tag_0 <= \^lu_mem_pre_pure_valid_tag_0\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
\Using_FPGA.MUXCY_I_i_1__124\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A80802A2"
    )
        port map (
      I0 => \Using_FPGA.MUXCY_I_i_2__25_n_0\,
      I1 => D(1),
      I2 => lu_mem_protect_conflict_reg,
      I3 => Q(1),
      I4 => DATA_OUTA(1),
      O => \The_Compare[5].sel_reg\
    );
\Using_FPGA.MUXCY_I_i_2__25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A95900000000A959"
    )
        port map (
      I0 => DATA_OUTA(2),
      I1 => D(2),
      I2 => lu_mem_protect_conflict_reg,
      I3 => Q(2),
      I4 => \^lu_check_tag_hit_reg[0]\,
      I5 => DATA_OUTA(0),
      O => \Using_FPGA.MUXCY_I_i_2__25_n_0\
    );
\Using_FPGA.MUXCY_I_i_3__11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(0),
      I1 => lu_mem_protect_conflict_reg,
      I2 => D(0),
      O => \^lu_check_tag_hit_reg[0]\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_system_cache_0_0_carry_and_274 is
  port (
    \read_req_ordered_info[0][Valid]\ : out STD_LOGIC;
    M_AXI_ARVALID_I : out STD_LOGIC;
    A_0 : in STD_LOGIC;
    no_write_blocking_read : in STD_LOGIC;
    M_AXI_ARVALID_I_reg : in STD_LOGIC;
    M0_AXI_ARREADY : in STD_LOGIC;
    lopt : out STD_LOGIC;
    lopt_1 : in STD_LOGIC;
    lopt_2 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_system_cache_0_0_carry_and_274 : entity is "carry_and";
end design_1_system_cache_0_0_carry_and_274;

architecture STRUCTURE of design_1_system_cache_0_0_carry_and_274 is
  signal \^lopt_1\ : STD_LOGIC;
  signal \^lopt_2\ : STD_LOGIC;
  signal lopt_3 : STD_LOGIC;
  signal \^read_req_ordered_info[0][valid]\ : STD_LOGIC;
  signal \NLW_Using_FPGA.MUXCY_I_CARRY4_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_Using_FPGA.MUXCY_I_CARRY4_DI_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_Using_FPGA.MUXCY_I_CARRY4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_Using_FPGA.MUXCY_I_CARRY4_S_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \Using_FPGA.MUXCY_I_CARRY4\ : label is "(MUXCY,XORCY)";
  attribute XILINX_TRANSFORM_PINMAP : string;
  attribute XILINX_TRANSFORM_PINMAP of \Using_FPGA.MUXCY_I_CARRY4\ : label is "LO:O";
  attribute box_type : string;
  attribute box_type of \Using_FPGA.MUXCY_I_CARRY4\ : label is "PRIMITIVE";
begin
  \^lopt_2\ <= lopt_1;
  lopt <= \^lopt_1\;
  lopt_3 <= lopt_2;
  \read_req_ordered_info[0][Valid]\ <= \^read_req_ordered_info[0][valid]\;
M_AXI_ARVALID_I_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A2"
    )
        port map (
      I0 => \^read_req_ordered_info[0][valid]\,
      I1 => M_AXI_ARVALID_I_reg,
      I2 => M0_AXI_ARREADY,
      O => M_AXI_ARVALID_I
    );
\Using_FPGA.MUXCY_I_CARRY4\: unisim.vcomponents.CARRY4
     port map (
      CI => no_write_blocking_read,
      CO(3 downto 2) => \NLW_Using_FPGA.MUXCY_I_CARRY4_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \^lopt_1\,
      CO(0) => \^read_req_ordered_info[0][valid]\,
      CYINIT => '0',
      DI(3 downto 2) => \NLW_Using_FPGA.MUXCY_I_CARRY4_DI_UNCONNECTED\(3 downto 2),
      DI(1) => \^lopt_2\,
      DI(0) => '0',
      O(3 downto 0) => \NLW_Using_FPGA.MUXCY_I_CARRY4_O_UNCONNECTED\(3 downto 0),
      S(3 downto 2) => \NLW_Using_FPGA.MUXCY_I_CARRY4_S_UNCONNECTED\(3 downto 2),
      S(1) => lopt_3,
      S(0) => A_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_system_cache_0_0_carry_and_275 is
  port (
    ar_pop_i : out STD_LOGIC;
    M_AXI_ARVALID_I_reg : in STD_LOGIC;
    \read_req_ordered_info[0][Valid]\ : in STD_LOGIC;
    lopt : in STD_LOGIC;
    lopt_1 : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_system_cache_0_0_carry_and_275 : entity is "carry_and";
end design_1_system_cache_0_0_carry_and_275;

architecture STRUCTURE of design_1_system_cache_0_0_carry_and_275 is
  signal \<const0>\ : STD_LOGIC;
  signal \^ar_pop_i\ : STD_LOGIC;
begin
  \^ar_pop_i\ <= lopt;
  ar_pop_i <= \^ar_pop_i\;
  lopt_1 <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_system_cache_0_0_carry_and_29 is
  port (
    port_ready_no_init_0 : out STD_LOGIC;
    port_allow_ready_0 : in STD_LOGIC;
    any_port_forbid_0 : in STD_LOGIC;
    \arb_prohibit_read_reg[0]\ : in STD_LOGIC;
    S0_AXI_ARVALID : in STD_LOGIC;
    read_req_ready : in STD_LOGIC;
    queue_full : in STD_LOGIC;
    S0_AXI_AWVALID : in STD_LOGIC;
    \rd_port_access[0][Valid]\ : in STD_LOGIC;
    rd_port_multi_part_0 : in STD_LOGIC;
    \Gen_Port_Ready[0].Use_Slow_Port.Wr_FF_Inst\ : in STD_LOGIC;
    lopt : in STD_LOGIC;
    lopt_1 : out STD_LOGIC;
    lopt_2 : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_system_cache_0_0_carry_and_29 : entity is "carry_and";
end design_1_system_cache_0_0_carry_and_29;

architecture STRUCTURE of design_1_system_cache_0_0_carry_and_29 is
  signal \<const0>\ : STD_LOGIC;
  signal A16_out : STD_LOGIC;
  signal \Gen_Port_Ready[0].wr_port_exist_reg\ : STD_LOGIC;
  signal \^port_ready_no_init_0\ : STD_LOGIC;
begin
  \^port_ready_no_init_0\ <= lopt;
  lopt_1 <= \<const0>\;
  lopt_2 <= A16_out;
  port_ready_no_init_0 <= \^port_ready_no_init_0\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
\Using_FPGA.MUXCY_I_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ABAAAAAA"
    )
        port map (
      I0 => \Gen_Port_Ready[0].wr_port_exist_reg\,
      I1 => any_port_forbid_0,
      I2 => \arb_prohibit_read_reg[0]\,
      I3 => S0_AXI_ARVALID,
      I4 => read_req_ready,
      O => A16_out
    );
\Using_FPGA.MUXCY_I_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000004"
    )
        port map (
      I0 => queue_full,
      I1 => S0_AXI_AWVALID,
      I2 => any_port_forbid_0,
      I3 => \rd_port_access[0][Valid]\,
      I4 => rd_port_multi_part_0,
      I5 => \Gen_Port_Ready[0].Use_Slow_Port.Wr_FF_Inst\,
      O => \Gen_Port_Ready[0].wr_port_exist_reg\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_system_cache_0_0_carry_and_3 is
  port (
    rip_pop : out STD_LOGIC;
    \Use_FPGA_2.S_AXI_RVALID_reg\ : out STD_LOGIC;
    \Use_Rd_Ctrl_Pipeline.ri_hit_reg\ : out STD_LOGIC;
    r_pop_safe_i : in STD_LOGIC;
    ri_exist : in STD_LOGIC;
    \Use_FPGA.Empty_Inst\ : in STD_LOGIC;
    Q : in STD_LOGIC;
    \Use_FPGA.Cnt_Bit_Gen[0].FDS_Inst\ : in STD_LOGIC;
    \p_4_out__2\ : in STD_LOGIC;
    \p_3_out__2\ : in STD_LOGIC;
    \Use_Rd_Ctrl_Pipeline.ri_hit_reg_0\ : in STD_LOGIC;
    \r_hit_read_fifo_addr_reg[0]\ : in STD_LOGIC;
    \r_miss_read_fifo_addr_reg[0]\ : in STD_LOGIC;
    lopt : in STD_LOGIC;
    lopt_1 : out STD_LOGIC;
    lopt_2 : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_system_cache_0_0_carry_and_3 : entity is "carry_and";
end design_1_system_cache_0_0_carry_and_3;

architecture STRUCTURE of design_1_system_cache_0_0_carry_and_3 is
  signal \<const0>\ : STD_LOGIC;
  signal A : STD_LOGIC;
  signal \Use_FPGA_2.S_AXI_RVALID_i_2__0_n_0\ : STD_LOGIC;
  signal \^rip_pop\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \Use_FPGA_2.S_AXI_RVALID_i_1__0\ : label is "soft_lutpair156";
  attribute SOFT_HLUTNM of \Use_Rd_Ctrl_Pipeline.ri_hit_i_1__0\ : label is "soft_lutpair156";
begin
  \^rip_pop\ <= lopt;
  lopt_1 <= \<const0>\;
  lopt_2 <= A;
  rip_pop <= \^rip_pop\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
\Use_FPGA_2.S_AXI_RVALID_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000008AA"
    )
        port map (
      I0 => \Use_FPGA_2.S_AXI_RVALID_i_2__0_n_0\,
      I1 => ri_exist,
      I2 => \^rip_pop\,
      I3 => \Use_FPGA.Empty_Inst\,
      I4 => Q,
      O => \Use_FPGA_2.S_AXI_RVALID_reg\
    );
\Use_FPGA_2.S_AXI_RVALID_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF45BA00FF758A00"
    )
        port map (
      I0 => \Use_FPGA.Cnt_Bit_Gen[0].FDS_Inst\,
      I1 => \^rip_pop\,
      I2 => ri_exist,
      I3 => \p_4_out__2\,
      I4 => \p_3_out__2\,
      I5 => \Use_Rd_Ctrl_Pipeline.ri_hit_reg_0\,
      O => \Use_FPGA_2.S_AXI_RVALID_i_2__0_n_0\
    );
\Use_Rd_Ctrl_Pipeline.ri_hit_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^rip_pop\,
      I1 => ri_exist,
      O => \Use_Rd_Ctrl_Pipeline.ri_hit_reg\
    );
\Using_FPGA.MUXCY_I_i_1__13\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \r_hit_read_fifo_addr_reg[0]\,
      I1 => \Use_Rd_Ctrl_Pipeline.ri_hit_reg_0\,
      I2 => \r_miss_read_fifo_addr_reg[0]\,
      O => A
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_system_cache_0_0_carry_and_31 is
  port (
    wr_port_ready_cmb_0 : out STD_LOGIC;
    ctrl_ready_i_reg : out STD_LOGIC;
    reduce_or4_out : out STD_LOGIC;
    \arbiter_bp_push_i[0][Valid]\ : out STD_LOGIC;
    \arb_access_i_reg[Port_Num][0]\ : out STD_LOGIC;
    \arb_access_i_reg[Valid]\ : out STD_LOGIC;
    \arb_access_i_reg[Wr]\ : out STD_LOGIC;
    port_ready_0 : in STD_LOGIC;
    ctrl_ready_i_reg_0 : in STD_LOGIC;
    \reduce_or__0\ : in STD_LOGIC;
    \ctrl_access[Internal_Cmd]\ : in STD_LOGIC;
    Q : in STD_LOGIC;
    access_piperun : in STD_LOGIC;
    wr_port_ready_cmb_1 : in STD_LOGIC;
    \Multi_Port.Gen_Token[1].Forbid_FF_Inst\ : in STD_LOGIC;
    \Multi_Port.Gen_Token[0].Forbid_FF_Inst\ : in STD_LOGIC;
    port_ready_1 : in STD_LOGIC;
    queue_full : in STD_LOGIC;
    S0_AXI_AWVALID : in STD_LOGIC;
    any_port_forbid_0 : in STD_LOGIC;
    \rd_port_access[0][Valid]\ : in STD_LOGIC;
    rd_port_multi_part_0 : in STD_LOGIC;
    \Gen_Port_Ready[0].Use_Slow_Port.Wr_FF_Inst\ : in STD_LOGIC;
    lopt : in STD_LOGIC;
    lopt_1 : out STD_LOGIC;
    lopt_2 : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_system_cache_0_0_carry_and_31 : entity is "carry_and";
end design_1_system_cache_0_0_carry_and_31;

architecture STRUCTURE of design_1_system_cache_0_0_carry_and_31 is
  signal \<const0>\ : STD_LOGIC;
  signal \Using_FPGA.MUXCY_I_i_1__16_n_0\ : STD_LOGIC;
  signal \^reduce_or4_out\ : STD_LOGIC;
  signal \^wr_port_ready_cmb_0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \Gen_Port_Ready[0].Use_Slow_Port.Wr_FF_Inst_i_1\ : label is "soft_lutpair108";
  attribute SOFT_HLUTNM of \arb_access_i[Port_Num][0]_i_1\ : label is "soft_lutpair107";
  attribute SOFT_HLUTNM of \arb_access_i[Valid]_i_2\ : label is "soft_lutpair107";
  attribute SOFT_HLUTNM of \arb_access_i[Wr]_i_1\ : label is "soft_lutpair108";
begin
  \^wr_port_ready_cmb_0\ <= lopt;
  lopt_1 <= \<const0>\;
  lopt_2 <= \Using_FPGA.MUXCY_I_i_1__16_n_0\;
  reduce_or4_out <= \^reduce_or4_out\;
  wr_port_ready_cmb_0 <= \^wr_port_ready_cmb_0\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
\Gen_Port_Ready[0].Use_Slow_Port.Wr_FF_Inst_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^wr_port_ready_cmb_0\,
      I1 => access_piperun,
      O => \arbiter_bp_push_i[0][Valid]\
    );
\Using_FPGA.MUXCY_I_i_1__16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000004"
    )
        port map (
      I0 => queue_full,
      I1 => S0_AXI_AWVALID,
      I2 => any_port_forbid_0,
      I3 => \rd_port_access[0][Valid]\,
      I4 => rd_port_multi_part_0,
      I5 => \Gen_Port_Ready[0].Use_Slow_Port.Wr_FF_Inst\,
      O => \Using_FPGA.MUXCY_I_i_1__16_n_0\
    );
\arb_access_i[Port_Num][0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0000"
    )
        port map (
      I0 => \^wr_port_ready_cmb_0\,
      I1 => wr_port_ready_cmb_1,
      I2 => \Multi_Port.Gen_Token[1].Forbid_FF_Inst\,
      I3 => \Multi_Port.Gen_Token[0].Forbid_FF_Inst\,
      I4 => port_ready_1,
      O => \arb_access_i_reg[Port_Num][0]\
    );
\arb_access_i[Valid]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FCA8FCA8FCFDFCA8"
    )
        port map (
      I0 => \^reduce_or4_out\,
      I1 => port_ready_0,
      I2 => port_ready_1,
      I3 => \reduce_or__0\,
      I4 => \ctrl_access[Internal_Cmd]\,
      I5 => ctrl_ready_i_reg_0,
      O => \arb_access_i_reg[Valid]\
    );
\arb_access_i[Valid]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^wr_port_ready_cmb_0\,
      I1 => wr_port_ready_cmb_1,
      O => \^reduce_or4_out\
    );
\arb_access_i[Wr]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^wr_port_ready_cmb_0\,
      I1 => wr_port_ready_cmb_1,
      O => \arb_access_i_reg[Wr]\
    );
ctrl_ready_i_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAA9A8AAAA0000"
    )
        port map (
      I0 => ctrl_ready_i_reg_0,
      I1 => \^reduce_or4_out\,
      I2 => \reduce_or__0\,
      I3 => \ctrl_access[Internal_Cmd]\,
      I4 => Q,
      I5 => access_piperun,
      O => ctrl_ready_i_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_system_cache_0_0_carry_and_34 is
  port (
    port_ready_1 : out STD_LOGIC;
    \arb_access_i[Allocate]1__0\ : out STD_LOGIC;
    \arb_access_i_reg[Early]\ : out STD_LOGIC;
    dvm_2nd_part0 : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \arb_access_i_reg[Addr][31]\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \arb_access_i_reg[Size][2]\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \arb_access_i_reg[Kind]\ : out STD_LOGIC;
    \arb_access_i_reg[Allocate]\ : out STD_LOGIC;
    \Multi_Port.Gen_Token[1].Multi_FF_Inst\ : out STD_LOGIC;
    \Multi_Port.Gen_Token[1].Forbid_FF_Inst\ : out STD_LOGIC;
    A_10 : in STD_LOGIC;
    port_ready_no_init_1 : in STD_LOGIC;
    S1_AXI_AWCACHE : in STD_LOGIC_VECTOR ( 2 downto 0 );
    wr_port_keep : in STD_LOGIC_VECTOR ( 0 to 0 );
    S1_AXI_AWBAR : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Gen_Port_Ready[0].wr_port_early_reg\ : in STD_LOGIC;
    \Multi_Port.Gen_Token[0].Forbid_FF_Inst\ : in STD_LOGIC;
    \Multi_Port.Gen_Token[1].Forbid_FF_Inst_0\ : in STD_LOGIC;
    arb_want_multi_part : in STD_LOGIC_VECTOR ( 1 downto 0 );
    S1_AXI_AWLEN : in STD_LOGIC_VECTOR ( 7 downto 0 );
    S0_AXI_AWLEN : in STD_LOGIC_VECTOR ( 7 downto 0 );
    wr_port_ready_cmb_0 : in STD_LOGIC;
    wr_port_ready_cmb_1 : in STD_LOGIC;
    \Multi_Port.Gen_Token[1].Forbid_FF_Inst_1\ : in STD_LOGIC;
    \Multi_Port.Gen_Token[1].Forbid_FF_Inst_2\ : in STD_LOGIC;
    \Multi_Port.Gen_Token[1].Forbid_FF_Inst_3\ : in STD_LOGIC;
    \Multi_Port.Gen_Token[1].Forbid_FF_Inst_4\ : in STD_LOGIC;
    \Multi_Port.Gen_Token[1].Forbid_FF_Inst_5\ : in STD_LOGIC;
    \Multi_Port.Gen_Token[1].Forbid_FF_Inst_6\ : in STD_LOGIC;
    \Multi_Port.Gen_Token[1].Forbid_FF_Inst_7\ : in STD_LOGIC;
    \Multi_Port.Gen_Token[1].Forbid_FF_Inst_8\ : in STD_LOGIC;
    S1_AXI_AWADDR : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S0_AXI_AWADDR : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S1_AXI_ARADDR : in STD_LOGIC_VECTOR ( 8 downto 0 );
    S0_AXI_ARADDR : in STD_LOGIC_VECTOR ( 8 downto 0 );
    \ctrl_access[Addr]\ : in STD_LOGIC_VECTOR ( 8 downto 0 );
    \Multi_Port.Gen_Token[1].Forbid_FF_Inst_9\ : in STD_LOGIC;
    \Multi_Port.Gen_Token[1].Forbid_FF_Inst_10\ : in STD_LOGIC;
    \Multi_Port.Gen_Token[1].Forbid_FF_Inst_11\ : in STD_LOGIC;
    \Multi_Port.Gen_Token[1].Forbid_FF_Inst_12\ : in STD_LOGIC;
    \Multi_Port.Gen_Token[1].Forbid_FF_Inst_13\ : in STD_LOGIC;
    \Multi_Port.Gen_Token[1].Forbid_FF_Inst_14\ : in STD_LOGIC;
    \Multi_Port.Gen_Token[1].Forbid_FF_Inst_15\ : in STD_LOGIC;
    \Multi_Port.Gen_Token[1].Forbid_FF_Inst_16\ : in STD_LOGIC;
    \Multi_Port.Gen_Token[1].Forbid_FF_Inst_17\ : in STD_LOGIC;
    \Multi_Port.Gen_Token[1].Forbid_FF_Inst_18\ : in STD_LOGIC;
    \Multi_Port.Gen_Token[1].Forbid_FF_Inst_19\ : in STD_LOGIC;
    \Multi_Port.Gen_Token[1].Forbid_FF_Inst_20\ : in STD_LOGIC;
    \Multi_Port.Gen_Token[1].Forbid_FF_Inst_21\ : in STD_LOGIC;
    \Multi_Port.Gen_Token[1].Forbid_FF_Inst_22\ : in STD_LOGIC;
    \Multi_Port.Gen_Token[1].Forbid_FF_Inst_23\ : in STD_LOGIC;
    \Multi_Port.Gen_Token[1].Forbid_FF_Inst_24\ : in STD_LOGIC;
    \Multi_Port.Gen_Token[1].Forbid_FF_Inst_25\ : in STD_LOGIC;
    \Multi_Port.Gen_Token[1].Forbid_FF_Inst_26\ : in STD_LOGIC;
    \Multi_Port.Gen_Token[1].Forbid_FF_Inst_27\ : in STD_LOGIC;
    \Multi_Port.Gen_Token[1].Forbid_FF_Inst_28\ : in STD_LOGIC;
    \Multi_Port.Gen_Token[1].Forbid_FF_Inst_29\ : in STD_LOGIC;
    \Multi_Port.Gen_Token[1].Forbid_FF_Inst_30\ : in STD_LOGIC;
    \Multi_Port.Gen_Token[1].Forbid_FF_Inst_31\ : in STD_LOGIC;
    S1_AXI_AWSIZE : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S0_AXI_AWSIZE : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S1_AXI_ARSIZE : in STD_LOGIC_VECTOR ( 0 to 0 );
    S0_AXI_ARSIZE : in STD_LOGIC_VECTOR ( 0 to 0 );
    \ctrl_access[Size]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Multi_Port.Gen_Token[1].Forbid_FF_Inst_32\ : in STD_LOGIC;
    \Multi_Port.Gen_Token[1].Forbid_FF_Inst_33\ : in STD_LOGIC;
    reduce_or4_out : in STD_LOGIC;
    \ctrl_access[Internal_Cmd]\ : in STD_LOGIC;
    S1_AXI_ARBURST : in STD_LOGIC_VECTOR ( 1 downto 0 );
    S0_AXI_ARBURST : in STD_LOGIC_VECTOR ( 1 downto 0 );
    S1_AXI_AWBURST : in STD_LOGIC_VECTOR ( 1 downto 0 );
    S0_AXI_AWBURST : in STD_LOGIC_VECTOR ( 1 downto 0 );
    S1_AXI_ARCACHE : in STD_LOGIC_VECTOR ( 0 to 0 );
    S0_AXI_ARCACHE : in STD_LOGIC_VECTOR ( 0 to 0 );
    lopt : in STD_LOGIC;
    lopt_1 : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_system_cache_0_0_carry_and_34 : entity is "carry_and";
end design_1_system_cache_0_0_carry_and_34;

architecture STRUCTURE of design_1_system_cache_0_0_carry_and_34 is
  signal \<const0>\ : STD_LOGIC;
  signal \any_port_forbid_cmb1__0\ : STD_LOGIC;
  signal \arb_access_i[Addr][10]_i_2_n_0\ : STD_LOGIC;
  signal \arb_access_i[Addr][11]_i_2_n_0\ : STD_LOGIC;
  signal \arb_access_i[Addr][12]_i_2_n_0\ : STD_LOGIC;
  signal \arb_access_i[Addr][13]_i_2_n_0\ : STD_LOGIC;
  signal \arb_access_i[Addr][14]_i_2_n_0\ : STD_LOGIC;
  signal \arb_access_i[Addr][6]_i_2_n_0\ : STD_LOGIC;
  signal \arb_access_i[Addr][7]_i_2_n_0\ : STD_LOGIC;
  signal \arb_access_i[Addr][8]_i_2_n_0\ : STD_LOGIC;
  signal \arb_access_i[Addr][9]_i_2_n_0\ : STD_LOGIC;
  signal \arb_access_i[Kind]_i_2_n_0\ : STD_LOGIC;
  signal \arb_access_i[Kind]_i_3_n_0\ : STD_LOGIC;
  signal \arb_access_i[Size][1]_i_2_n_0\ : STD_LOGIC;
  signal \^port_ready_1\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \Multi_Port.Gen_Token[0].Forbid_FF_Inst_i_1\ : label is "soft_lutpair109";
  attribute SOFT_HLUTNM of dvm_2nd_part_i_1 : label is "soft_lutpair109";
begin
  \^port_ready_1\ <= lopt;
  lopt_1 <= \<const0>\;
  port_ready_1 <= \^port_ready_1\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
\Multi_Port.Gen_Token[0].Forbid_FF_Inst_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A800"
    )
        port map (
      I0 => \any_port_forbid_cmb1__0\,
      I1 => \Multi_Port.Gen_Token[1].Forbid_FF_Inst_0\,
      I2 => \Multi_Port.Gen_Token[0].Forbid_FF_Inst\,
      I3 => \^port_ready_1\,
      O => \Multi_Port.Gen_Token[1].Multi_FF_Inst\
    );
\Multi_Port.Gen_Token[0].Multi_FF_Inst_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00A8"
    )
        port map (
      I0 => \any_port_forbid_cmb1__0\,
      I1 => \Multi_Port.Gen_Token[1].Forbid_FF_Inst_0\,
      I2 => \Multi_Port.Gen_Token[0].Forbid_FF_Inst\,
      I3 => \^port_ready_1\,
      O => \Multi_Port.Gen_Token[1].Forbid_FF_Inst\
    );
\Multi_Port.Gen_Token[0].Multi_FF_Inst_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => arb_want_multi_part(0),
      I1 => arb_want_multi_part(1),
      O => \any_port_forbid_cmb1__0\,
      S => \^port_ready_1\
    );
\arb_access_i[Addr][0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B8B8FFB8B8B800"
    )
        port map (
      I0 => S1_AXI_AWADDR(0),
      I1 => \^port_ready_1\,
      I2 => S0_AXI_AWADDR(0),
      I3 => wr_port_ready_cmb_0,
      I4 => wr_port_ready_cmb_1,
      I5 => \Multi_Port.Gen_Token[1].Forbid_FF_Inst_31\,
      O => \arb_access_i_reg[Addr][31]\(0)
    );
\arb_access_i[Addr][10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B8B8FFB8B8B800"
    )
        port map (
      I0 => S1_AXI_AWADDR(10),
      I1 => \^port_ready_1\,
      I2 => S0_AXI_AWADDR(10),
      I3 => wr_port_ready_cmb_0,
      I4 => wr_port_ready_cmb_1,
      I5 => \arb_access_i[Addr][10]_i_2_n_0\,
      O => \arb_access_i_reg[Addr][31]\(10)
    );
\arb_access_i[Addr][10]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B8B8FFB8B8B800"
    )
        port map (
      I0 => S1_AXI_ARADDR(4),
      I1 => \^port_ready_1\,
      I2 => S0_AXI_ARADDR(4),
      I3 => \Multi_Port.Gen_Token[0].Forbid_FF_Inst\,
      I4 => \Multi_Port.Gen_Token[1].Forbid_FF_Inst_0\,
      I5 => \ctrl_access[Addr]\(4),
      O => \arb_access_i[Addr][10]_i_2_n_0\
    );
\arb_access_i[Addr][11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B8B8FFB8B8B800"
    )
        port map (
      I0 => S1_AXI_AWADDR(11),
      I1 => \^port_ready_1\,
      I2 => S0_AXI_AWADDR(11),
      I3 => wr_port_ready_cmb_0,
      I4 => wr_port_ready_cmb_1,
      I5 => \arb_access_i[Addr][11]_i_2_n_0\,
      O => \arb_access_i_reg[Addr][31]\(11)
    );
\arb_access_i[Addr][11]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B8B8FFB8B8B800"
    )
        port map (
      I0 => S1_AXI_ARADDR(5),
      I1 => \^port_ready_1\,
      I2 => S0_AXI_ARADDR(5),
      I3 => \Multi_Port.Gen_Token[0].Forbid_FF_Inst\,
      I4 => \Multi_Port.Gen_Token[1].Forbid_FF_Inst_0\,
      I5 => \ctrl_access[Addr]\(5),
      O => \arb_access_i[Addr][11]_i_2_n_0\
    );
\arb_access_i[Addr][12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B8B8FFB8B8B800"
    )
        port map (
      I0 => S1_AXI_AWADDR(12),
      I1 => \^port_ready_1\,
      I2 => S0_AXI_AWADDR(12),
      I3 => wr_port_ready_cmb_0,
      I4 => wr_port_ready_cmb_1,
      I5 => \arb_access_i[Addr][12]_i_2_n_0\,
      O => \arb_access_i_reg[Addr][31]\(12)
    );
\arb_access_i[Addr][12]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B8B8FFB8B8B800"
    )
        port map (
      I0 => S1_AXI_ARADDR(6),
      I1 => \^port_ready_1\,
      I2 => S0_AXI_ARADDR(6),
      I3 => \Multi_Port.Gen_Token[0].Forbid_FF_Inst\,
      I4 => \Multi_Port.Gen_Token[1].Forbid_FF_Inst_0\,
      I5 => \ctrl_access[Addr]\(6),
      O => \arb_access_i[Addr][12]_i_2_n_0\
    );
\arb_access_i[Addr][13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B8B8FFB8B8B800"
    )
        port map (
      I0 => S1_AXI_AWADDR(13),
      I1 => \^port_ready_1\,
      I2 => S0_AXI_AWADDR(13),
      I3 => wr_port_ready_cmb_0,
      I4 => wr_port_ready_cmb_1,
      I5 => \arb_access_i[Addr][13]_i_2_n_0\,
      O => \arb_access_i_reg[Addr][31]\(13)
    );
\arb_access_i[Addr][13]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B8B8FFB8B8B800"
    )
        port map (
      I0 => S1_AXI_ARADDR(7),
      I1 => \^port_ready_1\,
      I2 => S0_AXI_ARADDR(7),
      I3 => \Multi_Port.Gen_Token[0].Forbid_FF_Inst\,
      I4 => \Multi_Port.Gen_Token[1].Forbid_FF_Inst_0\,
      I5 => \ctrl_access[Addr]\(7),
      O => \arb_access_i[Addr][13]_i_2_n_0\
    );
\arb_access_i[Addr][14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B8B8FFB8B8B800"
    )
        port map (
      I0 => S1_AXI_AWADDR(14),
      I1 => \^port_ready_1\,
      I2 => S0_AXI_AWADDR(14),
      I3 => wr_port_ready_cmb_0,
      I4 => wr_port_ready_cmb_1,
      I5 => \arb_access_i[Addr][14]_i_2_n_0\,
      O => \arb_access_i_reg[Addr][31]\(14)
    );
\arb_access_i[Addr][14]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B8B8FFB8B8B800"
    )
        port map (
      I0 => S1_AXI_ARADDR(8),
      I1 => \^port_ready_1\,
      I2 => S0_AXI_ARADDR(8),
      I3 => \Multi_Port.Gen_Token[0].Forbid_FF_Inst\,
      I4 => \Multi_Port.Gen_Token[1].Forbid_FF_Inst_0\,
      I5 => \ctrl_access[Addr]\(8),
      O => \arb_access_i[Addr][14]_i_2_n_0\
    );
\arb_access_i[Addr][15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B8B8FFB8B8B800"
    )
        port map (
      I0 => S1_AXI_AWADDR(15),
      I1 => \^port_ready_1\,
      I2 => S0_AXI_AWADDR(15),
      I3 => wr_port_ready_cmb_0,
      I4 => wr_port_ready_cmb_1,
      I5 => \Multi_Port.Gen_Token[1].Forbid_FF_Inst_24\,
      O => \arb_access_i_reg[Addr][31]\(15)
    );
\arb_access_i[Addr][16]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B8B8FFB8B8B800"
    )
        port map (
      I0 => S1_AXI_AWADDR(16),
      I1 => \^port_ready_1\,
      I2 => S0_AXI_AWADDR(16),
      I3 => wr_port_ready_cmb_0,
      I4 => wr_port_ready_cmb_1,
      I5 => \Multi_Port.Gen_Token[1].Forbid_FF_Inst_25\,
      O => \arb_access_i_reg[Addr][31]\(16)
    );
\arb_access_i[Addr][17]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B8B8FFB8B8B800"
    )
        port map (
      I0 => S1_AXI_AWADDR(17),
      I1 => \^port_ready_1\,
      I2 => S0_AXI_AWADDR(17),
      I3 => wr_port_ready_cmb_0,
      I4 => wr_port_ready_cmb_1,
      I5 => \Multi_Port.Gen_Token[1].Forbid_FF_Inst_21\,
      O => \arb_access_i_reg[Addr][31]\(17)
    );
\arb_access_i[Addr][18]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B8B8FFB8B8B800"
    )
        port map (
      I0 => S1_AXI_AWADDR(18),
      I1 => \^port_ready_1\,
      I2 => S0_AXI_AWADDR(18),
      I3 => wr_port_ready_cmb_0,
      I4 => wr_port_ready_cmb_1,
      I5 => \Multi_Port.Gen_Token[1].Forbid_FF_Inst_22\,
      O => \arb_access_i_reg[Addr][31]\(18)
    );
\arb_access_i[Addr][19]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B8B8FFB8B8B800"
    )
        port map (
      I0 => S1_AXI_AWADDR(19),
      I1 => \^port_ready_1\,
      I2 => S0_AXI_AWADDR(19),
      I3 => wr_port_ready_cmb_0,
      I4 => wr_port_ready_cmb_1,
      I5 => \Multi_Port.Gen_Token[1].Forbid_FF_Inst_23\,
      O => \arb_access_i_reg[Addr][31]\(19)
    );
\arb_access_i[Addr][1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B8B8FFB8B8B800"
    )
        port map (
      I0 => S1_AXI_AWADDR(1),
      I1 => \^port_ready_1\,
      I2 => S0_AXI_AWADDR(1),
      I3 => wr_port_ready_cmb_0,
      I4 => wr_port_ready_cmb_1,
      I5 => \Multi_Port.Gen_Token[1].Forbid_FF_Inst_30\,
      O => \arb_access_i_reg[Addr][31]\(1)
    );
\arb_access_i[Addr][20]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B8B8FFB8B8B800"
    )
        port map (
      I0 => S1_AXI_AWADDR(20),
      I1 => \^port_ready_1\,
      I2 => S0_AXI_AWADDR(20),
      I3 => wr_port_ready_cmb_0,
      I4 => wr_port_ready_cmb_1,
      I5 => \Multi_Port.Gen_Token[1].Forbid_FF_Inst_18\,
      O => \arb_access_i_reg[Addr][31]\(20)
    );
\arb_access_i[Addr][21]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B8B8FFB8B8B800"
    )
        port map (
      I0 => S1_AXI_AWADDR(21),
      I1 => \^port_ready_1\,
      I2 => S0_AXI_AWADDR(21),
      I3 => wr_port_ready_cmb_0,
      I4 => wr_port_ready_cmb_1,
      I5 => \Multi_Port.Gen_Token[1].Forbid_FF_Inst_19\,
      O => \arb_access_i_reg[Addr][31]\(21)
    );
\arb_access_i[Addr][22]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B8B8FFB8B8B800"
    )
        port map (
      I0 => S1_AXI_AWADDR(22),
      I1 => \^port_ready_1\,
      I2 => S0_AXI_AWADDR(22),
      I3 => wr_port_ready_cmb_0,
      I4 => wr_port_ready_cmb_1,
      I5 => \Multi_Port.Gen_Token[1].Forbid_FF_Inst_20\,
      O => \arb_access_i_reg[Addr][31]\(22)
    );
\arb_access_i[Addr][23]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B8B8FFB8B8B800"
    )
        port map (
      I0 => S1_AXI_AWADDR(23),
      I1 => \^port_ready_1\,
      I2 => S0_AXI_AWADDR(23),
      I3 => wr_port_ready_cmb_0,
      I4 => wr_port_ready_cmb_1,
      I5 => \Multi_Port.Gen_Token[1].Forbid_FF_Inst_15\,
      O => \arb_access_i_reg[Addr][31]\(23)
    );
\arb_access_i[Addr][24]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B8B8FFB8B8B800"
    )
        port map (
      I0 => S1_AXI_AWADDR(24),
      I1 => \^port_ready_1\,
      I2 => S0_AXI_AWADDR(24),
      I3 => wr_port_ready_cmb_0,
      I4 => wr_port_ready_cmb_1,
      I5 => \Multi_Port.Gen_Token[1].Forbid_FF_Inst_16\,
      O => \arb_access_i_reg[Addr][31]\(24)
    );
\arb_access_i[Addr][25]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B8B8FFB8B8B800"
    )
        port map (
      I0 => S1_AXI_AWADDR(25),
      I1 => \^port_ready_1\,
      I2 => S0_AXI_AWADDR(25),
      I3 => wr_port_ready_cmb_0,
      I4 => wr_port_ready_cmb_1,
      I5 => \Multi_Port.Gen_Token[1].Forbid_FF_Inst_17\,
      O => \arb_access_i_reg[Addr][31]\(25)
    );
\arb_access_i[Addr][26]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B8B8FFB8B8B800"
    )
        port map (
      I0 => S1_AXI_AWADDR(26),
      I1 => \^port_ready_1\,
      I2 => S0_AXI_AWADDR(26),
      I3 => wr_port_ready_cmb_0,
      I4 => wr_port_ready_cmb_1,
      I5 => \Multi_Port.Gen_Token[1].Forbid_FF_Inst_12\,
      O => \arb_access_i_reg[Addr][31]\(26)
    );
\arb_access_i[Addr][27]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B8B8FFB8B8B800"
    )
        port map (
      I0 => S1_AXI_AWADDR(27),
      I1 => \^port_ready_1\,
      I2 => S0_AXI_AWADDR(27),
      I3 => wr_port_ready_cmb_0,
      I4 => wr_port_ready_cmb_1,
      I5 => \Multi_Port.Gen_Token[1].Forbid_FF_Inst_13\,
      O => \arb_access_i_reg[Addr][31]\(27)
    );
\arb_access_i[Addr][28]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B8B8FFB8B8B800"
    )
        port map (
      I0 => S1_AXI_AWADDR(28),
      I1 => \^port_ready_1\,
      I2 => S0_AXI_AWADDR(28),
      I3 => wr_port_ready_cmb_0,
      I4 => wr_port_ready_cmb_1,
      I5 => \Multi_Port.Gen_Token[1].Forbid_FF_Inst_14\,
      O => \arb_access_i_reg[Addr][31]\(28)
    );
\arb_access_i[Addr][29]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B8B8FFB8B8B800"
    )
        port map (
      I0 => S1_AXI_AWADDR(29),
      I1 => \^port_ready_1\,
      I2 => S0_AXI_AWADDR(29),
      I3 => wr_port_ready_cmb_0,
      I4 => wr_port_ready_cmb_1,
      I5 => \Multi_Port.Gen_Token[1].Forbid_FF_Inst_9\,
      O => \arb_access_i_reg[Addr][31]\(29)
    );
\arb_access_i[Addr][2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B8B8FFB8B8B800"
    )
        port map (
      I0 => S1_AXI_AWADDR(2),
      I1 => \^port_ready_1\,
      I2 => S0_AXI_AWADDR(2),
      I3 => wr_port_ready_cmb_0,
      I4 => wr_port_ready_cmb_1,
      I5 => \Multi_Port.Gen_Token[1].Forbid_FF_Inst_29\,
      O => \arb_access_i_reg[Addr][31]\(2)
    );
\arb_access_i[Addr][30]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B8B8FFB8B8B800"
    )
        port map (
      I0 => S1_AXI_AWADDR(30),
      I1 => \^port_ready_1\,
      I2 => S0_AXI_AWADDR(30),
      I3 => wr_port_ready_cmb_0,
      I4 => wr_port_ready_cmb_1,
      I5 => \Multi_Port.Gen_Token[1].Forbid_FF_Inst_10\,
      O => \arb_access_i_reg[Addr][31]\(30)
    );
\arb_access_i[Addr][31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B8B8FFB8B8B800"
    )
        port map (
      I0 => S1_AXI_AWADDR(31),
      I1 => \^port_ready_1\,
      I2 => S0_AXI_AWADDR(31),
      I3 => wr_port_ready_cmb_0,
      I4 => wr_port_ready_cmb_1,
      I5 => \Multi_Port.Gen_Token[1].Forbid_FF_Inst_11\,
      O => \arb_access_i_reg[Addr][31]\(31)
    );
\arb_access_i[Addr][3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B8B8FFB8B8B800"
    )
        port map (
      I0 => S1_AXI_AWADDR(3),
      I1 => \^port_ready_1\,
      I2 => S0_AXI_AWADDR(3),
      I3 => wr_port_ready_cmb_0,
      I4 => wr_port_ready_cmb_1,
      I5 => \Multi_Port.Gen_Token[1].Forbid_FF_Inst_28\,
      O => \arb_access_i_reg[Addr][31]\(3)
    );
\arb_access_i[Addr][4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B8B8FFB8B8B800"
    )
        port map (
      I0 => S1_AXI_AWADDR(4),
      I1 => \^port_ready_1\,
      I2 => S0_AXI_AWADDR(4),
      I3 => wr_port_ready_cmb_0,
      I4 => wr_port_ready_cmb_1,
      I5 => \Multi_Port.Gen_Token[1].Forbid_FF_Inst_27\,
      O => \arb_access_i_reg[Addr][31]\(4)
    );
\arb_access_i[Addr][5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B8B8FFB8B8B800"
    )
        port map (
      I0 => S1_AXI_AWADDR(5),
      I1 => \^port_ready_1\,
      I2 => S0_AXI_AWADDR(5),
      I3 => wr_port_ready_cmb_0,
      I4 => wr_port_ready_cmb_1,
      I5 => \Multi_Port.Gen_Token[1].Forbid_FF_Inst_26\,
      O => \arb_access_i_reg[Addr][31]\(5)
    );
\arb_access_i[Addr][6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B8B8FFB8B8B800"
    )
        port map (
      I0 => S1_AXI_AWADDR(6),
      I1 => \^port_ready_1\,
      I2 => S0_AXI_AWADDR(6),
      I3 => wr_port_ready_cmb_0,
      I4 => wr_port_ready_cmb_1,
      I5 => \arb_access_i[Addr][6]_i_2_n_0\,
      O => \arb_access_i_reg[Addr][31]\(6)
    );
\arb_access_i[Addr][6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B8B8FFB8B8B800"
    )
        port map (
      I0 => S1_AXI_ARADDR(0),
      I1 => \^port_ready_1\,
      I2 => S0_AXI_ARADDR(0),
      I3 => \Multi_Port.Gen_Token[0].Forbid_FF_Inst\,
      I4 => \Multi_Port.Gen_Token[1].Forbid_FF_Inst_0\,
      I5 => \ctrl_access[Addr]\(0),
      O => \arb_access_i[Addr][6]_i_2_n_0\
    );
\arb_access_i[Addr][7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B8B8FFB8B8B800"
    )
        port map (
      I0 => S1_AXI_AWADDR(7),
      I1 => \^port_ready_1\,
      I2 => S0_AXI_AWADDR(7),
      I3 => wr_port_ready_cmb_0,
      I4 => wr_port_ready_cmb_1,
      I5 => \arb_access_i[Addr][7]_i_2_n_0\,
      O => \arb_access_i_reg[Addr][31]\(7)
    );
\arb_access_i[Addr][7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B8B8FFB8B8B800"
    )
        port map (
      I0 => S1_AXI_ARADDR(1),
      I1 => \^port_ready_1\,
      I2 => S0_AXI_ARADDR(1),
      I3 => \Multi_Port.Gen_Token[0].Forbid_FF_Inst\,
      I4 => \Multi_Port.Gen_Token[1].Forbid_FF_Inst_0\,
      I5 => \ctrl_access[Addr]\(1),
      O => \arb_access_i[Addr][7]_i_2_n_0\
    );
\arb_access_i[Addr][8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B8B8FFB8B8B800"
    )
        port map (
      I0 => S1_AXI_AWADDR(8),
      I1 => \^port_ready_1\,
      I2 => S0_AXI_AWADDR(8),
      I3 => wr_port_ready_cmb_0,
      I4 => wr_port_ready_cmb_1,
      I5 => \arb_access_i[Addr][8]_i_2_n_0\,
      O => \arb_access_i_reg[Addr][31]\(8)
    );
\arb_access_i[Addr][8]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B8B8FFB8B8B800"
    )
        port map (
      I0 => S1_AXI_ARADDR(2),
      I1 => \^port_ready_1\,
      I2 => S0_AXI_ARADDR(2),
      I3 => \Multi_Port.Gen_Token[0].Forbid_FF_Inst\,
      I4 => \Multi_Port.Gen_Token[1].Forbid_FF_Inst_0\,
      I5 => \ctrl_access[Addr]\(2),
      O => \arb_access_i[Addr][8]_i_2_n_0\
    );
\arb_access_i[Addr][9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B8B8FFB8B8B800"
    )
        port map (
      I0 => S1_AXI_AWADDR(9),
      I1 => \^port_ready_1\,
      I2 => S0_AXI_AWADDR(9),
      I3 => wr_port_ready_cmb_0,
      I4 => wr_port_ready_cmb_1,
      I5 => \arb_access_i[Addr][9]_i_2_n_0\,
      O => \arb_access_i_reg[Addr][31]\(9)
    );
\arb_access_i[Addr][9]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B8B8FFB8B8B800"
    )
        port map (
      I0 => S1_AXI_ARADDR(3),
      I1 => \^port_ready_1\,
      I2 => S0_AXI_ARADDR(3),
      I3 => \Multi_Port.Gen_Token[0].Forbid_FF_Inst\,
      I4 => \Multi_Port.Gen_Token[1].Forbid_FF_Inst_0\,
      I5 => \ctrl_access[Addr]\(3),
      O => \arb_access_i[Addr][9]_i_2_n_0\
    );
\arb_access_i[Allocate]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000B8B8B800"
    )
        port map (
      I0 => S1_AXI_ARCACHE(0),
      I1 => \^port_ready_1\,
      I2 => S0_AXI_ARCACHE(0),
      I3 => \Multi_Port.Gen_Token[0].Forbid_FF_Inst\,
      I4 => \Multi_Port.Gen_Token[1].Forbid_FF_Inst_0\,
      I5 => reduce_or4_out,
      O => \arb_access_i_reg[Allocate]\
    );
\arb_access_i[Early]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FEFFFE00"
    )
        port map (
      I0 => S1_AXI_AWBAR(0),
      I1 => S1_AXI_AWCACHE(2),
      I2 => S1_AXI_AWCACHE(0),
      I3 => \^port_ready_1\,
      I4 => \Gen_Port_Ready[0].wr_port_early_reg\,
      O => \arb_access_i_reg[Early]\
    );
\arb_access_i[Keep]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80FF8000"
    )
        port map (
      I0 => S1_AXI_AWCACHE(1),
      I1 => S1_AXI_AWCACHE(2),
      I2 => S1_AXI_AWCACHE(0),
      I3 => \^port_ready_1\,
      I4 => wr_port_keep(0),
      O => \arb_access_i[Allocate]1__0\
    );
\arb_access_i[Kind]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B8B8BBB8B8B888"
    )
        port map (
      I0 => \arb_access_i[Kind]_i_2_n_0\,
      I1 => reduce_or4_out,
      I2 => \arb_access_i[Kind]_i_3_n_0\,
      I3 => \Multi_Port.Gen_Token[0].Forbid_FF_Inst\,
      I4 => \Multi_Port.Gen_Token[1].Forbid_FF_Inst_0\,
      I5 => \ctrl_access[Internal_Cmd]\,
      O => \arb_access_i_reg[Kind]\
    );
\arb_access_i[Kind]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20202F20"
    )
        port map (
      I0 => S1_AXI_AWBURST(1),
      I1 => S1_AXI_AWBURST(0),
      I2 => \^port_ready_1\,
      I3 => S0_AXI_AWBURST(1),
      I4 => S0_AXI_AWBURST(0),
      O => \arb_access_i[Kind]_i_2_n_0\
    );
\arb_access_i[Kind]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20202F20"
    )
        port map (
      I0 => S1_AXI_ARBURST(1),
      I1 => S1_AXI_ARBURST(0),
      I2 => \^port_ready_1\,
      I3 => S0_AXI_ARBURST(1),
      I4 => S0_AXI_ARBURST(0),
      O => \arb_access_i[Kind]_i_3_n_0\
    );
\arb_access_i[Len][0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B8B8FFB8B8B800"
    )
        port map (
      I0 => S1_AXI_AWLEN(0),
      I1 => \^port_ready_1\,
      I2 => S0_AXI_AWLEN(0),
      I3 => wr_port_ready_cmb_0,
      I4 => wr_port_ready_cmb_1,
      I5 => \Multi_Port.Gen_Token[1].Forbid_FF_Inst_1\,
      O => D(0)
    );
\arb_access_i[Len][1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B8B8FFB8B8B800"
    )
        port map (
      I0 => S1_AXI_AWLEN(1),
      I1 => \^port_ready_1\,
      I2 => S0_AXI_AWLEN(1),
      I3 => wr_port_ready_cmb_0,
      I4 => wr_port_ready_cmb_1,
      I5 => \Multi_Port.Gen_Token[1].Forbid_FF_Inst_2\,
      O => D(1)
    );
\arb_access_i[Len][2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B8B8FFB8B8B800"
    )
        port map (
      I0 => S1_AXI_AWLEN(2),
      I1 => \^port_ready_1\,
      I2 => S0_AXI_AWLEN(2),
      I3 => wr_port_ready_cmb_0,
      I4 => wr_port_ready_cmb_1,
      I5 => \Multi_Port.Gen_Token[1].Forbid_FF_Inst_3\,
      O => D(2)
    );
\arb_access_i[Len][3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B8B8FFB8B8B800"
    )
        port map (
      I0 => S1_AXI_AWLEN(3),
      I1 => \^port_ready_1\,
      I2 => S0_AXI_AWLEN(3),
      I3 => wr_port_ready_cmb_0,
      I4 => wr_port_ready_cmb_1,
      I5 => \Multi_Port.Gen_Token[1].Forbid_FF_Inst_4\,
      O => D(3)
    );
\arb_access_i[Len][4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B8B8FFB8B8B800"
    )
        port map (
      I0 => S1_AXI_AWLEN(4),
      I1 => \^port_ready_1\,
      I2 => S0_AXI_AWLEN(4),
      I3 => wr_port_ready_cmb_0,
      I4 => wr_port_ready_cmb_1,
      I5 => \Multi_Port.Gen_Token[1].Forbid_FF_Inst_5\,
      O => D(4)
    );
\arb_access_i[Len][5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B8B8FFB8B8B800"
    )
        port map (
      I0 => S1_AXI_AWLEN(5),
      I1 => \^port_ready_1\,
      I2 => S0_AXI_AWLEN(5),
      I3 => wr_port_ready_cmb_0,
      I4 => wr_port_ready_cmb_1,
      I5 => \Multi_Port.Gen_Token[1].Forbid_FF_Inst_6\,
      O => D(5)
    );
\arb_access_i[Len][6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B8B8FFB8B8B800"
    )
        port map (
      I0 => S1_AXI_AWLEN(6),
      I1 => \^port_ready_1\,
      I2 => S0_AXI_AWLEN(6),
      I3 => wr_port_ready_cmb_0,
      I4 => wr_port_ready_cmb_1,
      I5 => \Multi_Port.Gen_Token[1].Forbid_FF_Inst_8\,
      O => D(6)
    );
\arb_access_i[Len][7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B8B8FFB8B8B800"
    )
        port map (
      I0 => S1_AXI_AWLEN(7),
      I1 => \^port_ready_1\,
      I2 => S0_AXI_AWLEN(7),
      I3 => wr_port_ready_cmb_0,
      I4 => wr_port_ready_cmb_1,
      I5 => \Multi_Port.Gen_Token[1].Forbid_FF_Inst_7\,
      O => D(7)
    );
\arb_access_i[Size][0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B8B8FFB8B8B800"
    )
        port map (
      I0 => S1_AXI_AWSIZE(0),
      I1 => \^port_ready_1\,
      I2 => S0_AXI_AWSIZE(0),
      I3 => wr_port_ready_cmb_0,
      I4 => wr_port_ready_cmb_1,
      I5 => \Multi_Port.Gen_Token[1].Forbid_FF_Inst_33\,
      O => \arb_access_i_reg[Size][2]\(0)
    );
\arb_access_i[Size][1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B8B8FFB8B8B800"
    )
        port map (
      I0 => S1_AXI_AWSIZE(1),
      I1 => \^port_ready_1\,
      I2 => S0_AXI_AWSIZE(1),
      I3 => wr_port_ready_cmb_0,
      I4 => wr_port_ready_cmb_1,
      I5 => \arb_access_i[Size][1]_i_2_n_0\,
      O => \arb_access_i_reg[Size][2]\(1)
    );
\arb_access_i[Size][1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B8B8FFB8B8B800"
    )
        port map (
      I0 => S1_AXI_ARSIZE(0),
      I1 => \^port_ready_1\,
      I2 => S0_AXI_ARSIZE(0),
      I3 => \Multi_Port.Gen_Token[0].Forbid_FF_Inst\,
      I4 => \Multi_Port.Gen_Token[1].Forbid_FF_Inst_0\,
      I5 => \ctrl_access[Size]\(0),
      O => \arb_access_i[Size][1]_i_2_n_0\
    );
\arb_access_i[Size][2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B8B8FFB8B8B800"
    )
        port map (
      I0 => S1_AXI_AWSIZE(2),
      I1 => \^port_ready_1\,
      I2 => S0_AXI_AWSIZE(2),
      I3 => wr_port_ready_cmb_0,
      I4 => wr_port_ready_cmb_1,
      I5 => \Multi_Port.Gen_Token[1].Forbid_FF_Inst_32\,
      O => \arb_access_i_reg[Size][2]\(2)
    );
dvm_2nd_part_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E200"
    )
        port map (
      I0 => \Multi_Port.Gen_Token[0].Forbid_FF_Inst\,
      I1 => \^port_ready_1\,
      I2 => \Multi_Port.Gen_Token[1].Forbid_FF_Inst_0\,
      I3 => \any_port_forbid_cmb1__0\,
      O => dvm_2nd_part0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_system_cache_0_0_carry_and_37 is
  port (
    port_ready_no_init_1 : out STD_LOGIC;
    port_allow_ready_1 : in STD_LOGIC;
    \Gen_Port_Ready[1].Use_Slow_Port.Wr_FF_Inst\ : in STD_LOGIC;
    rd_port_multi_part_1 : in STD_LOGIC;
    \Use_FPGA.Full_Inst\ : in STD_LOGIC;
    any_port_forbid_1 : in STD_LOGIC;
    rd_port_ready_block_1 : in STD_LOGIC;
    \rd_port_access[1][Valid]\ : in STD_LOGIC;
    lopt : out STD_LOGIC;
    lopt_1 : in STD_LOGIC;
    lopt_2 : in STD_LOGIC;
    lopt_3 : out STD_LOGIC;
    lopt_4 : in STD_LOGIC;
    lopt_5 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_system_cache_0_0_carry_and_37 : entity is "carry_and";
end design_1_system_cache_0_0_carry_and_37;

architecture STRUCTURE of design_1_system_cache_0_0_carry_and_37 is
  signal A18_out : STD_LOGIC;
  signal \^lopt_1\ : STD_LOGIC;
  signal \^lopt_2\ : STD_LOGIC;
  signal \^lopt_3\ : STD_LOGIC;
  signal \^lopt_4\ : STD_LOGIC;
  signal \^lopt_5\ : STD_LOGIC;
  signal lopt_6 : STD_LOGIC;
  signal \NLW_Using_FPGA.MUXCY_I_CARRY4_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_Using_FPGA.MUXCY_I_CARRY4_DI_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_Using_FPGA.MUXCY_I_CARRY4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_Using_FPGA.MUXCY_I_CARRY4_S_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \Using_FPGA.MUXCY_I_CARRY4\ : label is "(MUXCY,XORCY)";
  attribute XILINX_TRANSFORM_PINMAP : string;
  attribute XILINX_TRANSFORM_PINMAP of \Using_FPGA.MUXCY_I_CARRY4\ : label is "LO:O";
  attribute box_type : string;
  attribute box_type of \Using_FPGA.MUXCY_I_CARRY4\ : label is "PRIMITIVE";
begin
  \^lopt_2\ <= lopt_1;
  \^lopt_3\ <= lopt_2;
  \^lopt_5\ <= lopt_4;
  lopt <= \^lopt_1\;
  lopt_3 <= \^lopt_4\;
  lopt_6 <= lopt_5;
\Using_FPGA.MUXCY_I_CARRY4\: unisim.vcomponents.CARRY4
     port map (
      CI => port_allow_ready_1,
      CO(3) => \NLW_Using_FPGA.MUXCY_I_CARRY4_CO_UNCONNECTED\(3),
      CO(2) => \^lopt_4\,
      CO(1) => \^lopt_1\,
      CO(0) => port_ready_no_init_1,
      CYINIT => '0',
      DI(3) => \NLW_Using_FPGA.MUXCY_I_CARRY4_DI_UNCONNECTED\(3),
      DI(2) => \^lopt_5\,
      DI(1) => \^lopt_2\,
      DI(0) => '0',
      O(3 downto 0) => \NLW_Using_FPGA.MUXCY_I_CARRY4_O_UNCONNECTED\(3 downto 0),
      S(3) => \NLW_Using_FPGA.MUXCY_I_CARRY4_S_UNCONNECTED\(3),
      S(2) => lopt_6,
      S(1) => \^lopt_3\,
      S(0) => A18_out
    );
\Using_FPGA.MUXCY_I_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000FF00100010"
    )
        port map (
      I0 => \Gen_Port_Ready[1].Use_Slow_Port.Wr_FF_Inst\,
      I1 => rd_port_multi_part_1,
      I2 => \Use_FPGA.Full_Inst\,
      I3 => any_port_forbid_1,
      I4 => rd_port_ready_block_1,
      I5 => \rd_port_access[1][Valid]\,
      O => A18_out
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_system_cache_0_0_carry_and_39 is
  port (
    wr_port_ready_cmb_1 : out STD_LOGIC;
    \arbiter_bp_push_i[1][Valid]\ : out STD_LOGIC;
    port_ready_1 : in STD_LOGIC;
    queue_full_1 : in STD_LOGIC;
    S1_AXI_AWVALID : in STD_LOGIC;
    any_port_forbid_1 : in STD_LOGIC;
    \rd_port_access[1][Valid]\ : in STD_LOGIC;
    rd_port_multi_part_1 : in STD_LOGIC;
    \Gen_Port_Ready[1].Use_Slow_Port.Wr_FF_Inst\ : in STD_LOGIC;
    access_piperun : in STD_LOGIC;
    lopt : in STD_LOGIC;
    lopt_1 : out STD_LOGIC;
    lopt_2 : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_system_cache_0_0_carry_and_39 : entity is "carry_and";
end design_1_system_cache_0_0_carry_and_39;

architecture STRUCTURE of design_1_system_cache_0_0_carry_and_39 is
  signal \<const0>\ : STD_LOGIC;
  signal A0_in : STD_LOGIC;
  signal \^wr_port_ready_cmb_1\ : STD_LOGIC;
begin
  \^wr_port_ready_cmb_1\ <= lopt;
  lopt_1 <= \<const0>\;
  lopt_2 <= A0_in;
  wr_port_ready_cmb_1 <= \^wr_port_ready_cmb_1\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
\Gen_Port_Ready[1].Use_Slow_Port.Wr_FF_Inst_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^wr_port_ready_cmb_1\,
      I1 => access_piperun,
      O => \arbiter_bp_push_i[1][Valid]\
    );
\Using_FPGA.MUXCY_I_i_1__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000004"
    )
        port map (
      I0 => queue_full_1,
      I1 => S1_AXI_AWVALID,
      I2 => any_port_forbid_1,
      I3 => \rd_port_access[1][Valid]\,
      I4 => rd_port_multi_part_1,
      I5 => \Gen_Port_Ready[1].Use_Slow_Port.Wr_FF_Inst\,
      O => A0_in
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_system_cache_0_0_carry_and_52 is
  port (
    update_sel_readback_tag_0 : out STD_LOGIC;
    ri_allocate_reg : in STD_LOGIC;
    \update_cur_tag_rd_way_reg[0]\ : in STD_LOGIC;
    lopt : out STD_LOGIC;
    lopt_1 : in STD_LOGIC;
    lopt_2 : in STD_LOGIC;
    lopt_3 : out STD_LOGIC;
    lopt_4 : in STD_LOGIC;
    lopt_5 : in STD_LOGIC;
    lopt_6 : out STD_LOGIC;
    lopt_7 : in STD_LOGIC;
    lopt_8 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_system_cache_0_0_carry_and_52 : entity is "carry_and";
end design_1_system_cache_0_0_carry_and_52;

architecture STRUCTURE of design_1_system_cache_0_0_carry_and_52 is
  signal \Gen_Set_Tag[0].update_select_readback_reg\ : STD_LOGIC;
  signal \^lopt_1\ : STD_LOGIC;
  signal \^lopt_2\ : STD_LOGIC;
  signal \^lopt_3\ : STD_LOGIC;
  signal \^lopt_4\ : STD_LOGIC;
  signal \^lopt_5\ : STD_LOGIC;
  signal \^lopt_6\ : STD_LOGIC;
  signal \^lopt_7\ : STD_LOGIC;
  signal \^lopt_8\ : STD_LOGIC;
  signal lopt_9 : STD_LOGIC;
  signal \NLW_Using_FPGA.MUXCY_I_CARRY4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \Using_FPGA.MUXCY_I_CARRY4\ : label is "(MUXCY,XORCY)";
  attribute XILINX_TRANSFORM_PINMAP : string;
  attribute XILINX_TRANSFORM_PINMAP of \Using_FPGA.MUXCY_I_CARRY4\ : label is "LO:O";
  attribute box_type : string;
  attribute box_type of \Using_FPGA.MUXCY_I_CARRY4\ : label is "PRIMITIVE";
begin
  \^lopt_2\ <= lopt_1;
  \^lopt_3\ <= lopt_2;
  \^lopt_5\ <= lopt_4;
  \^lopt_6\ <= lopt_5;
  \^lopt_8\ <= lopt_7;
  lopt <= \^lopt_1\;
  lopt_3 <= \^lopt_4\;
  lopt_6 <= \^lopt_7\;
  lopt_9 <= lopt_8;
\Using_FPGA.MUXCY_I_CARRY4\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \^lopt_7\,
      CO(2) => \^lopt_4\,
      CO(1) => \^lopt_1\,
      CO(0) => update_sel_readback_tag_0,
      CYINIT => ri_allocate_reg,
      DI(3) => \^lopt_8\,
      DI(2) => \^lopt_5\,
      DI(1) => \^lopt_2\,
      DI(0) => '0',
      O(3 downto 0) => \NLW_Using_FPGA.MUXCY_I_CARRY4_O_UNCONNECTED\(3 downto 0),
      S(3) => lopt_9,
      S(2) => \^lopt_6\,
      S(1) => \^lopt_3\,
      S(0) => \Gen_Set_Tag[0].update_select_readback_reg\
    );
\Using_FPGA.MUXCY_I_i_1__21\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \update_cur_tag_rd_way_reg[0]\,
      O => \Gen_Set_Tag[0].update_select_readback_reg\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_system_cache_0_0_carry_and_53 is
  port (
    update_tag_is_alive_0 : out STD_LOGIC;
    update_readback_available_reg : in STD_LOGIC;
    update_tag_match_pre_0 : in STD_LOGIC;
    lopt : in STD_LOGIC;
    lopt_1 : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_system_cache_0_0_carry_and_53 : entity is "carry_and";
end design_1_system_cache_0_0_carry_and_53;

architecture STRUCTURE of design_1_system_cache_0_0_carry_and_53 is
  signal \<const0>\ : STD_LOGIC;
  signal \^update_tag_is_alive_0\ : STD_LOGIC;
begin
  \^update_tag_is_alive_0\ <= lopt;
  lopt_1 <= \<const0>\;
  update_tag_is_alive_0 <= \^update_tag_is_alive_0\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_system_cache_0_0_carry_and_54 is
  port (
    update_tag_remove_lock_0 : out STD_LOGIC;
    \The_Bit[0].Using_FPGA.Using_Reset.FDS_Inst\ : in STD_LOGIC;
    update_tag_is_alive_0 : in STD_LOGIC;
    lopt : out STD_LOGIC;
    lopt_1 : in STD_LOGIC;
    lopt_2 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_system_cache_0_0_carry_and_54 : entity is "carry_and";
end design_1_system_cache_0_0_carry_and_54;

architecture STRUCTURE of design_1_system_cache_0_0_carry_and_54 is
  signal \^lopt_1\ : STD_LOGIC;
  signal \^lopt_2\ : STD_LOGIC;
  signal lopt_3 : STD_LOGIC;
  signal \NLW_Using_FPGA.MUXCY_I_CARRY4_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_Using_FPGA.MUXCY_I_CARRY4_DI_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_Using_FPGA.MUXCY_I_CARRY4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_Using_FPGA.MUXCY_I_CARRY4_S_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \Using_FPGA.MUXCY_I_CARRY4\ : label is "(MUXCY,XORCY)";
  attribute XILINX_TRANSFORM_PINMAP : string;
  attribute XILINX_TRANSFORM_PINMAP of \Using_FPGA.MUXCY_I_CARRY4\ : label is "LO:O";
  attribute box_type : string;
  attribute box_type of \Using_FPGA.MUXCY_I_CARRY4\ : label is "PRIMITIVE";
begin
  \^lopt_2\ <= lopt_1;
  lopt <= \^lopt_1\;
  lopt_3 <= lopt_2;
\Using_FPGA.MUXCY_I_CARRY4\: unisim.vcomponents.CARRY4
     port map (
      CI => update_tag_is_alive_0,
      CO(3 downto 2) => \NLW_Using_FPGA.MUXCY_I_CARRY4_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \^lopt_1\,
      CO(0) => update_tag_remove_lock_0,
      CYINIT => '0',
      DI(3 downto 2) => \NLW_Using_FPGA.MUXCY_I_CARRY4_DI_UNCONNECTED\(3 downto 2),
      DI(1) => \^lopt_2\,
      DI(0) => '0',
      O(3 downto 0) => \NLW_Using_FPGA.MUXCY_I_CARRY4_O_UNCONNECTED\(3 downto 0),
      S(3 downto 2) => \NLW_Using_FPGA.MUXCY_I_CARRY4_S_UNCONNECTED\(3 downto 2),
      S(1) => lopt_3,
      S(0) => \The_Bit[0].Using_FPGA.Using_Reset.FDS_Inst\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_system_cache_0_0_carry_and_56 is
  port (
    update_sel_readback_tag_1 : out STD_LOGIC;
    \update_cur_tag_rd_way_reg[0]\ : in STD_LOGIC;
    ri_allocate_reg : in STD_LOGIC;
    lopt : out STD_LOGIC;
    lopt_1 : in STD_LOGIC;
    lopt_2 : in STD_LOGIC;
    lopt_3 : out STD_LOGIC;
    lopt_4 : in STD_LOGIC;
    lopt_5 : in STD_LOGIC;
    lopt_6 : out STD_LOGIC;
    lopt_7 : in STD_LOGIC;
    lopt_8 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_system_cache_0_0_carry_and_56 : entity is "carry_and";
end design_1_system_cache_0_0_carry_and_56;

architecture STRUCTURE of design_1_system_cache_0_0_carry_and_56 is
  signal \^lopt_1\ : STD_LOGIC;
  signal \^lopt_2\ : STD_LOGIC;
  signal \^lopt_3\ : STD_LOGIC;
  signal \^lopt_4\ : STD_LOGIC;
  signal \^lopt_5\ : STD_LOGIC;
  signal \^lopt_6\ : STD_LOGIC;
  signal \^lopt_7\ : STD_LOGIC;
  signal \^lopt_8\ : STD_LOGIC;
  signal lopt_9 : STD_LOGIC;
  signal \NLW_Using_FPGA.MUXCY_I_CARRY4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \Using_FPGA.MUXCY_I_CARRY4\ : label is "(MUXCY,XORCY)";
  attribute XILINX_TRANSFORM_PINMAP : string;
  attribute XILINX_TRANSFORM_PINMAP of \Using_FPGA.MUXCY_I_CARRY4\ : label is "LO:O";
  attribute box_type : string;
  attribute box_type of \Using_FPGA.MUXCY_I_CARRY4\ : label is "PRIMITIVE";
begin
  \^lopt_2\ <= lopt_1;
  \^lopt_3\ <= lopt_2;
  \^lopt_5\ <= lopt_4;
  \^lopt_6\ <= lopt_5;
  \^lopt_8\ <= lopt_7;
  lopt <= \^lopt_1\;
  lopt_3 <= \^lopt_4\;
  lopt_6 <= \^lopt_7\;
  lopt_9 <= lopt_8;
\Using_FPGA.MUXCY_I_CARRY4\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \^lopt_7\,
      CO(2) => \^lopt_4\,
      CO(1) => \^lopt_1\,
      CO(0) => update_sel_readback_tag_1,
      CYINIT => ri_allocate_reg,
      DI(3) => \^lopt_8\,
      DI(2) => \^lopt_5\,
      DI(1) => \^lopt_2\,
      DI(0) => '0',
      O(3 downto 0) => \NLW_Using_FPGA.MUXCY_I_CARRY4_O_UNCONNECTED\(3 downto 0),
      S(3) => lopt_9,
      S(2) => \^lopt_6\,
      S(1) => \^lopt_3\,
      S(0) => \update_cur_tag_rd_way_reg[0]\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_system_cache_0_0_carry_and_57 is
  port (
    update_tag_is_alive_1 : out STD_LOGIC;
    update_readback_available_reg : in STD_LOGIC;
    update_tag_match_pre_1 : in STD_LOGIC;
    lopt : in STD_LOGIC;
    lopt_1 : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_system_cache_0_0_carry_and_57 : entity is "carry_and";
end design_1_system_cache_0_0_carry_and_57;

architecture STRUCTURE of design_1_system_cache_0_0_carry_and_57 is
  signal \<const0>\ : STD_LOGIC;
  signal \^update_tag_is_alive_1\ : STD_LOGIC;
begin
  \^update_tag_is_alive_1\ <= lopt;
  lopt_1 <= \<const0>\;
  update_tag_is_alive_1 <= \^update_tag_is_alive_1\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_system_cache_0_0_carry_and_58 is
  port (
    update_tag_remove_lock_1 : out STD_LOGIC;
    \The_Bit[0].Using_FPGA.Using_Reset.FDS_Inst\ : in STD_LOGIC;
    update_tag_is_alive_1 : in STD_LOGIC;
    lopt : out STD_LOGIC;
    lopt_1 : in STD_LOGIC;
    lopt_2 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_system_cache_0_0_carry_and_58 : entity is "carry_and";
end design_1_system_cache_0_0_carry_and_58;

architecture STRUCTURE of design_1_system_cache_0_0_carry_and_58 is
  signal \^lopt_1\ : STD_LOGIC;
  signal \^lopt_2\ : STD_LOGIC;
  signal lopt_3 : STD_LOGIC;
  signal \NLW_Using_FPGA.MUXCY_I_CARRY4_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_Using_FPGA.MUXCY_I_CARRY4_DI_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_Using_FPGA.MUXCY_I_CARRY4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_Using_FPGA.MUXCY_I_CARRY4_S_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \Using_FPGA.MUXCY_I_CARRY4\ : label is "(MUXCY,XORCY)";
  attribute XILINX_TRANSFORM_PINMAP : string;
  attribute XILINX_TRANSFORM_PINMAP of \Using_FPGA.MUXCY_I_CARRY4\ : label is "LO:O";
  attribute box_type : string;
  attribute box_type of \Using_FPGA.MUXCY_I_CARRY4\ : label is "PRIMITIVE";
begin
  \^lopt_2\ <= lopt_1;
  lopt <= \^lopt_1\;
  lopt_3 <= lopt_2;
\Using_FPGA.MUXCY_I_CARRY4\: unisim.vcomponents.CARRY4
     port map (
      CI => update_tag_is_alive_1,
      CO(3 downto 2) => \NLW_Using_FPGA.MUXCY_I_CARRY4_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \^lopt_1\,
      CO(0) => update_tag_remove_lock_1,
      CYINIT => '0',
      DI(3 downto 2) => \NLW_Using_FPGA.MUXCY_I_CARRY4_DI_UNCONNECTED\(3 downto 2),
      DI(1) => \^lopt_2\,
      DI(0) => '0',
      O(3 downto 0) => \NLW_Using_FPGA.MUXCY_I_CARRY4_O_UNCONNECTED\(3 downto 0),
      S(3 downto 2) => \NLW_Using_FPGA.MUXCY_I_CARRY4_S_UNCONNECTED\(3 downto 2),
      S(1) => lopt_3,
      S(0) => \The_Bit[0].Using_FPGA.Using_Reset.FDS_Inst\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_system_cache_0_0_carry_and_61 is
  port (
    ud_rm_use_resize_part_ok : out STD_LOGIC;
    update_read_miss_use_ok : in STD_LOGIC;
    lopt : in STD_LOGIC;
    lopt_1 : out STD_LOGIC;
    lopt_2 : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_system_cache_0_0_carry_and_61 : entity is "carry_and";
end design_1_system_cache_0_0_carry_and_61;

architecture STRUCTURE of design_1_system_cache_0_0_carry_and_61 is
  signal \<const0>\ : STD_LOGIC;
  signal \<const1>\ : STD_LOGIC;
  signal \^ud_rm_use_resize_part_ok\ : STD_LOGIC;
begin
  \^ud_rm_use_resize_part_ok\ <= lopt;
  lopt_1 <= \<const0>\;
  lopt_2 <= \<const1>\;
  ud_rm_use_resize_part_ok <= \^ud_rm_use_resize_part_ok\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
VCC: unisim.vcomponents.VCC
     port map (
      P => \<const1>\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_system_cache_0_0_carry_and_67 is
  port (
    ud_rm_available : out STD_LOGIC;
    A136_out : in STD_LOGIC;
    lopt : out STD_LOGIC;
    lopt_1 : in STD_LOGIC;
    lopt_2 : in STD_LOGIC;
    lopt_3 : out STD_LOGIC;
    lopt_4 : in STD_LOGIC;
    lopt_5 : in STD_LOGIC;
    lopt_6 : out STD_LOGIC;
    lopt_7 : in STD_LOGIC;
    lopt_8 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_system_cache_0_0_carry_and_67 : entity is "carry_and";
end design_1_system_cache_0_0_carry_and_67;

architecture STRUCTURE of design_1_system_cache_0_0_carry_and_67 is
  signal \^lopt_1\ : STD_LOGIC;
  signal \^lopt_2\ : STD_LOGIC;
  signal \^lopt_3\ : STD_LOGIC;
  signal \^lopt_4\ : STD_LOGIC;
  signal \^lopt_5\ : STD_LOGIC;
  signal \^lopt_6\ : STD_LOGIC;
  signal \^lopt_7\ : STD_LOGIC;
  signal \^lopt_8\ : STD_LOGIC;
  signal lopt_9 : STD_LOGIC;
  signal \NLW_Using_FPGA.MUXCY_I_CARRY4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \Using_FPGA.MUXCY_I_CARRY4\ : label is "(MUXCY,XORCY)";
  attribute XILINX_TRANSFORM_PINMAP : string;
  attribute XILINX_TRANSFORM_PINMAP of \Using_FPGA.MUXCY_I_CARRY4\ : label is "LO:O";
  attribute box_type : string;
  attribute box_type of \Using_FPGA.MUXCY_I_CARRY4\ : label is "PRIMITIVE";
begin
  \^lopt_2\ <= lopt_1;
  \^lopt_3\ <= lopt_2;
  \^lopt_5\ <= lopt_4;
  \^lopt_6\ <= lopt_5;
  \^lopt_8\ <= lopt_7;
  lopt <= \^lopt_1\;
  lopt_3 <= \^lopt_4\;
  lopt_6 <= \^lopt_7\;
  lopt_9 <= lopt_8;
\Using_FPGA.MUXCY_I_CARRY4\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \^lopt_7\,
      CO(2) => \^lopt_4\,
      CO(1) => \^lopt_1\,
      CO(0) => ud_rm_available,
      CYINIT => '1',
      DI(3) => \^lopt_8\,
      DI(2) => \^lopt_5\,
      DI(1) => \^lopt_2\,
      DI(0) => '0',
      O(3 downto 0) => \NLW_Using_FPGA.MUXCY_I_CARRY4_O_UNCONNECTED\(3 downto 0),
      S(3) => lopt_9,
      S(2) => \^lopt_6\,
      S(1) => \^lopt_3\,
      S(0) => A136_out
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_system_cache_0_0_carry_and_68 is
  port (
    ud_rm_use_pre_safe : out STD_LOGIC;
    ri_merge_reg : in STD_LOGIC;
    update_read_miss_resize_ok : in STD_LOGIC;
    lopt : in STD_LOGIC;
    lopt_1 : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_system_cache_0_0_carry_and_68 : entity is "carry_and";
end design_1_system_cache_0_0_carry_and_68;

architecture STRUCTURE of design_1_system_cache_0_0_carry_and_68 is
  signal \<const0>\ : STD_LOGIC;
  signal \^ud_rm_use_pre_safe\ : STD_LOGIC;
begin
  \^ud_rm_use_pre_safe\ <= lopt;
  lopt_1 <= \<const0>\;
  ud_rm_use_pre_safe <= \^ud_rm_use_pre_safe\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_system_cache_0_0_carry_and_69 is
  port (
    ud_rm_use_safe : out STD_LOGIC;
    update_read_miss_ongoing_reg : in STD_LOGIC;
    ud_rm_use_pre_safe : in STD_LOGIC;
    lopt : in STD_LOGIC;
    lopt_1 : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_system_cache_0_0_carry_and_69 : entity is "carry_and";
end design_1_system_cache_0_0_carry_and_69;

architecture STRUCTURE of design_1_system_cache_0_0_carry_and_69 is
  signal \<const0>\ : STD_LOGIC;
  signal \^ud_rm_use_safe\ : STD_LOGIC;
begin
  \^ud_rm_use_safe\ <= lopt;
  lopt_1 <= \<const0>\;
  ud_rm_use_safe <= \^ud_rm_use_safe\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_system_cache_0_0_carry_and_70 is
  port (
    ud_rm_use_and_lock_safe : out STD_LOGIC;
    ud_rm_use_safe : in STD_LOGIC;
    update_rm_alloc_ongoing_reg : in STD_LOGIC;
    update_word_cnt_almost_last : in STD_LOGIC;
    update_need_tag_write : in STD_LOGIC;
    update_readback_available_reg : in STD_LOGIC;
    update_done_tag_write_reg : in STD_LOGIC;
    update_remove_locked_safe3 : in STD_LOGIC;
    lopt : in STD_LOGIC;
    lopt_1 : out STD_LOGIC;
    lopt_2 : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_system_cache_0_0_carry_and_70 : entity is "carry_and";
end design_1_system_cache_0_0_carry_and_70;

architecture STRUCTURE of design_1_system_cache_0_0_carry_and_70 is
  signal \<const0>\ : STD_LOGIC;
  signal \Using_FPGA.MUXCY_I_i_1__49_n_0\ : STD_LOGIC;
  signal \^ud_rm_use_and_lock_safe\ : STD_LOGIC;
begin
  \^ud_rm_use_and_lock_safe\ <= lopt;
  lopt_1 <= \<const0>\;
  lopt_2 <= \Using_FPGA.MUXCY_I_i_1__49_n_0\;
  ud_rm_use_and_lock_safe <= \^ud_rm_use_and_lock_safe\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
\Using_FPGA.MUXCY_I_i_1__49\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFF7F"
    )
        port map (
      I0 => update_rm_alloc_ongoing_reg,
      I1 => update_word_cnt_almost_last,
      I2 => update_need_tag_write,
      I3 => update_readback_available_reg,
      I4 => update_done_tag_write_reg,
      I5 => update_remove_locked_safe3,
      O => \Using_FPGA.MUXCY_I_i_1__49_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_system_cache_0_0_carry_and_72 is
  port (
    Carry_IN : out STD_LOGIC;
    M0_AXI_RVALID : in STD_LOGIC;
    \The_Bit[0].Using_FPGA.Using_Reset.FDS_Inst\ : in STD_LOGIC;
    lopt : in STD_LOGIC;
    lopt_1 : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_system_cache_0_0_carry_and_72 : entity is "carry_and";
end design_1_system_cache_0_0_carry_and_72;

architecture STRUCTURE of design_1_system_cache_0_0_carry_and_72 is
  signal \<const0>\ : STD_LOGIC;
  signal \^carry_in\ : STD_LOGIC;
begin
  Carry_IN <= \^carry_in\;
  \^carry_in\ <= lopt;
  lopt_1 <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_system_cache_0_0_carry_and_74 is
  port (
    update_data_we : out STD_LOGIC;
    update_rm_alloc_ongoing : out STD_LOGIC;
    Carry_OUT : in STD_LOGIC;
    Q : in STD_LOGIC;
    Carry_IN : in STD_LOGIC;
    update_word_cnt_last_reg : in STD_LOGIC;
    update_read_miss_ongoing_reg : in STD_LOGIC;
    ri_allocate_reg : in STD_LOGIC;
    update_evict_ongoing_reg : in STD_LOGIC;
    lopt : in STD_LOGIC;
    lopt_1 : out STD_LOGIC;
    lopt_2 : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_system_cache_0_0_carry_and_74 : entity is "carry_and";
end design_1_system_cache_0_0_carry_and_74;

architecture STRUCTURE of design_1_system_cache_0_0_carry_and_74 is
  signal \<const0>\ : STD_LOGIC;
  signal \Using_FPGA.MUXCY_I_i_1__157_n_0\ : STD_LOGIC;
  signal \^update_data_we\ : STD_LOGIC;
begin
  \^update_data_we\ <= lopt;
  lopt_1 <= \<const0>\;
  lopt_2 <= \Using_FPGA.MUXCY_I_i_1__157_n_0\;
  update_data_we <= \^update_data_we\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
\Using_FPGA.MUXCY_I_i_1__157\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => ri_allocate_reg,
      I1 => update_evict_ongoing_reg,
      O => \Using_FPGA.MUXCY_I_i_1__157_n_0\
    );
update_rm_alloc_ongoing_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAAAAAAA"
    )
        port map (
      I0 => Q,
      I1 => \^update_data_we\,
      I2 => Carry_IN,
      I3 => update_word_cnt_last_reg,
      I4 => update_read_miss_ongoing_reg,
      O => update_rm_alloc_ongoing
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_system_cache_0_0_carry_and_77 is
  port (
    update_tag_conflict : out STD_LOGIC;
    access_valid : in STD_LOGIC;
    update_match_addr : in STD_LOGIC;
    lopt : in STD_LOGIC;
    lopt_1 : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_system_cache_0_0_carry_and_77 : entity is "carry_and";
end design_1_system_cache_0_0_carry_and_77;

architecture STRUCTURE of design_1_system_cache_0_0_carry_and_77 is
  signal \<const0>\ : STD_LOGIC;
  signal \^update_tag_conflict\ : STD_LOGIC;
begin
  \^update_tag_conflict\ <= lopt;
  lopt_1 <= \<const0>\;
  update_tag_conflict <= \^update_tag_conflict\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_system_cache_0_0_carry_and_78 is
  port (
    update_need_tag_write_pre4 : out STD_LOGIC;
    update_read_miss : in STD_LOGIC;
    update_need_tag_write_pre5 : in STD_LOGIC;
    lopt : in STD_LOGIC;
    lopt_1 : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_system_cache_0_0_carry_and_78 : entity is "carry_and";
end design_1_system_cache_0_0_carry_and_78;

architecture STRUCTURE of design_1_system_cache_0_0_carry_and_78 is
  signal \<const0>\ : STD_LOGIC;
  signal \^update_need_tag_write_pre4\ : STD_LOGIC;
begin
  \^update_need_tag_write_pre4\ <= lopt;
  lopt_1 <= \<const0>\;
  update_need_tag_write_pre4 <= \^update_need_tag_write_pre4\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_system_cache_0_0_carry_and_79 is
  port (
    update_need_tag_write_carry : out STD_LOGIC;
    update_valid : in STD_LOGIC;
    update_need_tag_write_pre1 : in STD_LOGIC;
    lopt : in STD_LOGIC;
    lopt_1 : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_system_cache_0_0_carry_and_79 : entity is "carry_and";
end design_1_system_cache_0_0_carry_and_79;

architecture STRUCTURE of design_1_system_cache_0_0_carry_and_79 is
  signal \<const0>\ : STD_LOGIC;
  signal \^update_need_tag_write_carry\ : STD_LOGIC;
begin
  \^update_need_tag_write_carry\ <= lopt;
  lopt_1 <= \<const0>\;
  update_need_tag_write_carry <= \^update_need_tag_write_carry\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_system_cache_0_0_carry_and_84 is
  port (
    carry_1 : out STD_LOGIC;
    \The_Compare[0].sel_reg\ : in STD_LOGIC;
    update_need_tag_write_carry : in STD_LOGIC;
    lopt : in STD_LOGIC;
    lopt_1 : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_system_cache_0_0_carry_and_84 : entity is "carry_and";
end design_1_system_cache_0_0_carry_and_84;

architecture STRUCTURE of design_1_system_cache_0_0_carry_and_84 is
  signal \<const0>\ : STD_LOGIC;
  signal \^carry_1\ : STD_LOGIC;
begin
  \^carry_1\ <= lopt;
  carry_1 <= \^carry_1\;
  lopt_1 <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_system_cache_0_0_carry_and_85 is
  port (
    carry_2 : out STD_LOGIC;
    A_0 : in STD_LOGIC;
    carry_1 : in STD_LOGIC;
    lopt : in STD_LOGIC;
    lopt_1 : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_system_cache_0_0_carry_and_85 : entity is "carry_and";
end design_1_system_cache_0_0_carry_and_85;

architecture STRUCTURE of design_1_system_cache_0_0_carry_and_85 is
  signal \<const0>\ : STD_LOGIC;
  signal \^carry_2\ : STD_LOGIC;
begin
  \^carry_2\ <= lopt;
  carry_2 <= \^carry_2\;
  lopt_1 <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_system_cache_0_0_carry_and_86 is
  port (
    update_match_addr : out STD_LOGIC;
    \The_Compare[2].sel_reg\ : in STD_LOGIC;
    carry_2 : in STD_LOGIC;
    lopt : out STD_LOGIC;
    lopt_1 : in STD_LOGIC;
    lopt_2 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_system_cache_0_0_carry_and_86 : entity is "carry_and";
end design_1_system_cache_0_0_carry_and_86;

architecture STRUCTURE of design_1_system_cache_0_0_carry_and_86 is
  signal \^lopt_1\ : STD_LOGIC;
  signal \^lopt_2\ : STD_LOGIC;
  signal lopt_3 : STD_LOGIC;
  signal \NLW_Using_FPGA.MUXCY_I_CARRY4_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_Using_FPGA.MUXCY_I_CARRY4_DI_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_Using_FPGA.MUXCY_I_CARRY4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_Using_FPGA.MUXCY_I_CARRY4_S_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \Using_FPGA.MUXCY_I_CARRY4\ : label is "(MUXCY,XORCY)";
  attribute XILINX_TRANSFORM_PINMAP : string;
  attribute XILINX_TRANSFORM_PINMAP of \Using_FPGA.MUXCY_I_CARRY4\ : label is "LO:O";
  attribute box_type : string;
  attribute box_type of \Using_FPGA.MUXCY_I_CARRY4\ : label is "PRIMITIVE";
begin
  \^lopt_2\ <= lopt_1;
  lopt <= \^lopt_1\;
  lopt_3 <= lopt_2;
\Using_FPGA.MUXCY_I_CARRY4\: unisim.vcomponents.CARRY4
     port map (
      CI => carry_2,
      CO(3 downto 2) => \NLW_Using_FPGA.MUXCY_I_CARRY4_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \^lopt_1\,
      CO(0) => update_match_addr,
      CYINIT => '0',
      DI(3 downto 2) => \NLW_Using_FPGA.MUXCY_I_CARRY4_DI_UNCONNECTED\(3 downto 2),
      DI(1) => \^lopt_2\,
      DI(0) => '0',
      O(3 downto 0) => \NLW_Using_FPGA.MUXCY_I_CARRY4_O_UNCONNECTED\(3 downto 0),
      S(3 downto 2) => \NLW_Using_FPGA.MUXCY_I_CARRY4_S_UNCONNECTED\(3 downto 2),
      S(1) => lopt_3,
      S(0) => \The_Compare[2].sel_reg\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_system_cache_0_0_carry_and_87 is
  port (
    carry_1 : out STD_LOGIC;
    ud_rm_use_resize_part_ok : in STD_LOGIC;
    ri_port : in STD_LOGIC;
    r_miss_fifo_full : in STD_LOGIC;
    \read_data_status[0,0][Hit_Full]\ : in STD_LOGIC;
    \lookup_read_data_info[0,0][Valid]\ : in STD_LOGIC;
    update_read_resize_finish_reg : in STD_LOGIC;
    update_read_resize_selected_reg : in STD_LOGIC;
    lopt : in STD_LOGIC;
    lopt_1 : out STD_LOGIC;
    lopt_2 : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_system_cache_0_0_carry_and_87 : entity is "carry_and";
end design_1_system_cache_0_0_carry_and_87;

architecture STRUCTURE of design_1_system_cache_0_0_carry_and_87 is
  signal \<const0>\ : STD_LOGIC;
  signal \The_Compare[0].sel_reg\ : STD_LOGIC;
  signal \^carry_1\ : STD_LOGIC;
begin
  \^carry_1\ <= lopt;
  carry_1 <= \^carry_1\;
  lopt_1 <= \<const0>\;
  lopt_2 <= \The_Compare[0].sel_reg\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
\Using_FPGA.MUXCY_I_i_1__19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFBABBFFFFFFFF"
    )
        port map (
      I0 => ri_port,
      I1 => r_miss_fifo_full,
      I2 => \read_data_status[0,0][Hit_Full]\,
      I3 => \lookup_read_data_info[0,0][Valid]\,
      I4 => update_read_resize_finish_reg,
      I5 => update_read_resize_selected_reg,
      O => \The_Compare[0].sel_reg\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_system_cache_0_0_carry_and_88 is
  port (
    update_read_miss_resize_ok : out STD_LOGIC;
    carry_1 : in STD_LOGIC;
    r_miss_fifo_full_8 : in STD_LOGIC;
    \read_data_status[0,1][Hit_Full]\ : in STD_LOGIC;
    \lookup_read_data_info[0,1][Valid]\ : in STD_LOGIC;
    update_read_resize_finish_reg : in STD_LOGIC;
    update_read_resize_selected_reg : in STD_LOGIC;
    ri_port : in STD_LOGIC;
    lopt : out STD_LOGIC;
    lopt_1 : in STD_LOGIC;
    lopt_2 : in STD_LOGIC;
    lopt_3 : out STD_LOGIC;
    lopt_4 : in STD_LOGIC;
    lopt_5 : in STD_LOGIC;
    lopt_6 : out STD_LOGIC;
    lopt_7 : in STD_LOGIC;
    lopt_8 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_system_cache_0_0_carry_and_88 : entity is "carry_and";
end design_1_system_cache_0_0_carry_and_88;

architecture STRUCTURE of design_1_system_cache_0_0_carry_and_88 is
  signal \Using_FPGA.MUXCY_I_i_1__152_n_0\ : STD_LOGIC;
  signal \^lopt_1\ : STD_LOGIC;
  signal \^lopt_2\ : STD_LOGIC;
  signal \^lopt_3\ : STD_LOGIC;
  signal \^lopt_4\ : STD_LOGIC;
  signal \^lopt_5\ : STD_LOGIC;
  signal \^lopt_6\ : STD_LOGIC;
  signal \^lopt_7\ : STD_LOGIC;
  signal \^lopt_8\ : STD_LOGIC;
  signal lopt_9 : STD_LOGIC;
  signal \NLW_Using_FPGA.MUXCY_I_CARRY4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \Using_FPGA.MUXCY_I_CARRY4\ : label is "(MUXCY,XORCY)";
  attribute XILINX_TRANSFORM_PINMAP : string;
  attribute XILINX_TRANSFORM_PINMAP of \Using_FPGA.MUXCY_I_CARRY4\ : label is "LO:O";
  attribute box_type : string;
  attribute box_type of \Using_FPGA.MUXCY_I_CARRY4\ : label is "PRIMITIVE";
begin
  \^lopt_2\ <= lopt_1;
  \^lopt_3\ <= lopt_2;
  \^lopt_5\ <= lopt_4;
  \^lopt_6\ <= lopt_5;
  \^lopt_8\ <= lopt_7;
  lopt <= \^lopt_1\;
  lopt_3 <= \^lopt_4\;
  lopt_6 <= \^lopt_7\;
  lopt_9 <= lopt_8;
\Using_FPGA.MUXCY_I_CARRY4\: unisim.vcomponents.CARRY4
     port map (
      CI => carry_1,
      CO(3) => \^lopt_7\,
      CO(2) => \^lopt_4\,
      CO(1) => \^lopt_1\,
      CO(0) => update_read_miss_resize_ok,
      CYINIT => '0',
      DI(3) => \^lopt_8\,
      DI(2) => \^lopt_5\,
      DI(1) => \^lopt_2\,
      DI(0) => '0',
      O(3 downto 0) => \NLW_Using_FPGA.MUXCY_I_CARRY4_O_UNCONNECTED\(3 downto 0),
      S(3) => lopt_9,
      S(2) => \^lopt_6\,
      S(1) => \^lopt_3\,
      S(0) => \Using_FPGA.MUXCY_I_i_1__152_n_0\
    );
\Using_FPGA.MUXCY_I_i_1__152\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF45FFFFFFFFFFFF"
    )
        port map (
      I0 => r_miss_fifo_full_8,
      I1 => \read_data_status[0,1][Hit_Full]\,
      I2 => \lookup_read_data_info[0,1][Valid]\,
      I3 => update_read_resize_finish_reg,
      I4 => update_read_resize_selected_reg,
      I5 => ri_port,
      O => \Using_FPGA.MUXCY_I_i_1__152_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_system_cache_0_0_carry_and_89 is
  port (
    carry_1 : out STD_LOGIC;
    \The_Compare[0].sel_reg_6\ : in STD_LOGIC;
    update_sel_readback_tag_1 : in STD_LOGIC;
    lopt : in STD_LOGIC;
    lopt_1 : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_system_cache_0_0_carry_and_89 : entity is "carry_and";
end design_1_system_cache_0_0_carry_and_89;

architecture STRUCTURE of design_1_system_cache_0_0_carry_and_89 is
  signal \<const0>\ : STD_LOGIC;
  signal \^carry_1\ : STD_LOGIC;
begin
  \^carry_1\ <= lopt;
  carry_1 <= \^carry_1\;
  lopt_1 <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_system_cache_0_0_carry_and_90 is
  port (
    carry_2 : out STD_LOGIC;
    A_7 : in STD_LOGIC;
    carry_1 : in STD_LOGIC;
    lopt : in STD_LOGIC;
    lopt_1 : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_system_cache_0_0_carry_and_90 : entity is "carry_and";
end design_1_system_cache_0_0_carry_and_90;

architecture STRUCTURE of design_1_system_cache_0_0_carry_and_90 is
  signal \<const0>\ : STD_LOGIC;
  signal \^carry_2\ : STD_LOGIC;
begin
  \^carry_2\ <= lopt;
  carry_2 <= \^carry_2\;
  lopt_1 <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_system_cache_0_0_carry_and_91 is
  port (
    carry_3 : out STD_LOGIC;
    \The_Compare[2].sel_reg_8\ : in STD_LOGIC;
    carry_2 : in STD_LOGIC;
    lopt : in STD_LOGIC;
    lopt_1 : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_system_cache_0_0_carry_and_91 : entity is "carry_and";
end design_1_system_cache_0_0_carry_and_91;

architecture STRUCTURE of design_1_system_cache_0_0_carry_and_91 is
  signal \<const0>\ : STD_LOGIC;
  signal \^carry_3\ : STD_LOGIC;
begin
  \^carry_3\ <= lopt;
  carry_3 <= \^carry_3\;
  lopt_1 <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_system_cache_0_0_carry_and_92 is
  port (
    carry_4 : out STD_LOGIC;
    \The_Compare[3].sel_reg_9\ : in STD_LOGIC;
    carry_3 : in STD_LOGIC;
    lopt : out STD_LOGIC;
    lopt_1 : in STD_LOGIC;
    lopt_2 : in STD_LOGIC;
    lopt_3 : out STD_LOGIC;
    lopt_4 : in STD_LOGIC;
    lopt_5 : in STD_LOGIC;
    lopt_6 : out STD_LOGIC;
    lopt_7 : in STD_LOGIC;
    lopt_8 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_system_cache_0_0_carry_and_92 : entity is "carry_and";
end design_1_system_cache_0_0_carry_and_92;

architecture STRUCTURE of design_1_system_cache_0_0_carry_and_92 is
  signal \^lopt_1\ : STD_LOGIC;
  signal \^lopt_2\ : STD_LOGIC;
  signal \^lopt_3\ : STD_LOGIC;
  signal \^lopt_4\ : STD_LOGIC;
  signal \^lopt_5\ : STD_LOGIC;
  signal \^lopt_6\ : STD_LOGIC;
  signal \^lopt_7\ : STD_LOGIC;
  signal \^lopt_8\ : STD_LOGIC;
  signal lopt_9 : STD_LOGIC;
  signal \NLW_Using_FPGA.MUXCY_I_CARRY4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \Using_FPGA.MUXCY_I_CARRY4\ : label is "(MUXCY,XORCY)";
  attribute XILINX_TRANSFORM_PINMAP : string;
  attribute XILINX_TRANSFORM_PINMAP of \Using_FPGA.MUXCY_I_CARRY4\ : label is "LO:O";
  attribute box_type : string;
  attribute box_type of \Using_FPGA.MUXCY_I_CARRY4\ : label is "PRIMITIVE";
begin
  \^lopt_2\ <= lopt_1;
  \^lopt_3\ <= lopt_2;
  \^lopt_5\ <= lopt_4;
  \^lopt_6\ <= lopt_5;
  \^lopt_8\ <= lopt_7;
  lopt <= \^lopt_1\;
  lopt_3 <= \^lopt_4\;
  lopt_6 <= \^lopt_7\;
  lopt_9 <= lopt_8;
\Using_FPGA.MUXCY_I_CARRY4\: unisim.vcomponents.CARRY4
     port map (
      CI => carry_3,
      CO(3) => \^lopt_7\,
      CO(2) => \^lopt_4\,
      CO(1) => \^lopt_1\,
      CO(0) => carry_4,
      CYINIT => '0',
      DI(3) => \^lopt_8\,
      DI(2) => \^lopt_5\,
      DI(1) => \^lopt_2\,
      DI(0) => '0',
      O(3 downto 0) => \NLW_Using_FPGA.MUXCY_I_CARRY4_O_UNCONNECTED\(3 downto 0),
      S(3) => lopt_9,
      S(2) => \^lopt_6\,
      S(1) => \^lopt_3\,
      S(0) => \The_Compare[3].sel_reg_9\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_system_cache_0_0_carry_and_93 is
  port (
    carry_5 : out STD_LOGIC;
    \The_Compare[4].sel_reg_10\ : in STD_LOGIC;
    carry_4 : in STD_LOGIC;
    lopt : in STD_LOGIC;
    lopt_1 : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_system_cache_0_0_carry_and_93 : entity is "carry_and";
end design_1_system_cache_0_0_carry_and_93;

architecture STRUCTURE of design_1_system_cache_0_0_carry_and_93 is
  signal \<const0>\ : STD_LOGIC;
  signal \^carry_5\ : STD_LOGIC;
begin
  \^carry_5\ <= lopt;
  carry_5 <= \^carry_5\;
  lopt_1 <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_system_cache_0_0_carry_and_94 is
  port (
    update_tag_match_pre_1 : out STD_LOGIC;
    \The_Compare[5].sel_reg_11\ : in STD_LOGIC;
    carry_5 : in STD_LOGIC;
    lopt : in STD_LOGIC;
    lopt_1 : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_system_cache_0_0_carry_and_94 : entity is "carry_and";
end design_1_system_cache_0_0_carry_and_94;

architecture STRUCTURE of design_1_system_cache_0_0_carry_and_94 is
  signal \<const0>\ : STD_LOGIC;
  signal \^update_tag_match_pre_1\ : STD_LOGIC;
begin
  \^update_tag_match_pre_1\ <= lopt;
  lopt_1 <= \<const0>\;
  update_tag_match_pre_1 <= \^update_tag_match_pre_1\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_system_cache_0_0_carry_and_95 is
  port (
    carry_1 : out STD_LOGIC;
    \The_Compare[0].sel_reg_3\ : in STD_LOGIC;
    update_sel_readback_tag_0 : in STD_LOGIC;
    lopt : in STD_LOGIC;
    lopt_1 : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_system_cache_0_0_carry_and_95 : entity is "carry_and";
end design_1_system_cache_0_0_carry_and_95;

architecture STRUCTURE of design_1_system_cache_0_0_carry_and_95 is
  signal \<const0>\ : STD_LOGIC;
  signal \^carry_1\ : STD_LOGIC;
begin
  \^carry_1\ <= lopt;
  carry_1 <= \^carry_1\;
  lopt_1 <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_system_cache_0_0_carry_and_96 is
  port (
    carry_2 : out STD_LOGIC;
    A_4 : in STD_LOGIC;
    carry_1 : in STD_LOGIC;
    lopt : in STD_LOGIC;
    lopt_1 : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_system_cache_0_0_carry_and_96 : entity is "carry_and";
end design_1_system_cache_0_0_carry_and_96;

architecture STRUCTURE of design_1_system_cache_0_0_carry_and_96 is
  signal \<const0>\ : STD_LOGIC;
  signal \^carry_2\ : STD_LOGIC;
begin
  \^carry_2\ <= lopt;
  carry_2 <= \^carry_2\;
  lopt_1 <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_system_cache_0_0_carry_and_97 is
  port (
    carry_3 : out STD_LOGIC;
    \The_Compare[2].sel_reg_5\ : in STD_LOGIC;
    carry_2 : in STD_LOGIC;
    lopt : in STD_LOGIC;
    lopt_1 : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_system_cache_0_0_carry_and_97 : entity is "carry_and";
end design_1_system_cache_0_0_carry_and_97;

architecture STRUCTURE of design_1_system_cache_0_0_carry_and_97 is
  signal \<const0>\ : STD_LOGIC;
  signal \^carry_3\ : STD_LOGIC;
begin
  \^carry_3\ <= lopt;
  carry_3 <= \^carry_3\;
  lopt_1 <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_system_cache_0_0_carry_and_98 is
  port (
    carry_4 : out STD_LOGIC;
    \The_Compare[3].sel_reg\ : in STD_LOGIC;
    carry_3 : in STD_LOGIC;
    lopt : out STD_LOGIC;
    lopt_1 : in STD_LOGIC;
    lopt_2 : in STD_LOGIC;
    lopt_3 : out STD_LOGIC;
    lopt_4 : in STD_LOGIC;
    lopt_5 : in STD_LOGIC;
    lopt_6 : out STD_LOGIC;
    lopt_7 : in STD_LOGIC;
    lopt_8 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_system_cache_0_0_carry_and_98 : entity is "carry_and";
end design_1_system_cache_0_0_carry_and_98;

architecture STRUCTURE of design_1_system_cache_0_0_carry_and_98 is
  signal \^lopt_1\ : STD_LOGIC;
  signal \^lopt_2\ : STD_LOGIC;
  signal \^lopt_3\ : STD_LOGIC;
  signal \^lopt_4\ : STD_LOGIC;
  signal \^lopt_5\ : STD_LOGIC;
  signal \^lopt_6\ : STD_LOGIC;
  signal \^lopt_7\ : STD_LOGIC;
  signal \^lopt_8\ : STD_LOGIC;
  signal lopt_9 : STD_LOGIC;
  signal \NLW_Using_FPGA.MUXCY_I_CARRY4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \Using_FPGA.MUXCY_I_CARRY4\ : label is "(MUXCY,XORCY)";
  attribute XILINX_TRANSFORM_PINMAP : string;
  attribute XILINX_TRANSFORM_PINMAP of \Using_FPGA.MUXCY_I_CARRY4\ : label is "LO:O";
  attribute box_type : string;
  attribute box_type of \Using_FPGA.MUXCY_I_CARRY4\ : label is "PRIMITIVE";
begin
  \^lopt_2\ <= lopt_1;
  \^lopt_3\ <= lopt_2;
  \^lopt_5\ <= lopt_4;
  \^lopt_6\ <= lopt_5;
  \^lopt_8\ <= lopt_7;
  lopt <= \^lopt_1\;
  lopt_3 <= \^lopt_4\;
  lopt_6 <= \^lopt_7\;
  lopt_9 <= lopt_8;
\Using_FPGA.MUXCY_I_CARRY4\: unisim.vcomponents.CARRY4
     port map (
      CI => carry_3,
      CO(3) => \^lopt_7\,
      CO(2) => \^lopt_4\,
      CO(1) => \^lopt_1\,
      CO(0) => carry_4,
      CYINIT => '0',
      DI(3) => \^lopt_8\,
      DI(2) => \^lopt_5\,
      DI(1) => \^lopt_2\,
      DI(0) => '0',
      O(3 downto 0) => \NLW_Using_FPGA.MUXCY_I_CARRY4_O_UNCONNECTED\(3 downto 0),
      S(3) => lopt_9,
      S(2) => \^lopt_6\,
      S(1) => \^lopt_3\,
      S(0) => \The_Compare[3].sel_reg\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_system_cache_0_0_carry_and_99 is
  port (
    carry_5 : out STD_LOGIC;
    \The_Compare[4].sel_reg\ : in STD_LOGIC;
    carry_4 : in STD_LOGIC;
    lopt : in STD_LOGIC;
    lopt_1 : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_system_cache_0_0_carry_and_99 : entity is "carry_and";
end design_1_system_cache_0_0_carry_and_99;

architecture STRUCTURE of design_1_system_cache_0_0_carry_and_99 is
  signal \<const0>\ : STD_LOGIC;
  signal \^carry_5\ : STD_LOGIC;
begin
  \^carry_5\ <= lopt;
  carry_5 <= \^carry_5\;
  lopt_1 <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_system_cache_0_0_carry_and__parameterized3\ is
  port (
    Carry_OUT : out STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    Carry_IN : in STD_LOGIC;
    lopt : in STD_LOGIC;
    lopt_1 : out STD_LOGIC;
    lopt_2 : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_system_cache_0_0_carry_and__parameterized3\ : entity is "carry_and";
end \design_1_system_cache_0_0_carry_and__parameterized3\;

architecture STRUCTURE of \design_1_system_cache_0_0_carry_and__parameterized3\ is
  signal \<const0>\ : STD_LOGIC;
  signal \^carry_out\ : STD_LOGIC;
  signal a_loc : STD_LOGIC;
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of a_loc : signal is "true";
begin
  Carry_OUT <= \^carry_out\;
  \^carry_out\ <= lopt;
  lopt_1 <= \<const0>\;
  lopt_2 <= a_loc;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
\a_loc_inferred_i_1__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => Q(1),
      I1 => Q(0),
      O => a_loc
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_system_cache_0_0_carry_and__parameterized3_167\ is
  port (
    Carry_OUT : out STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    Carry_IN : in STD_LOGIC;
    lopt : in STD_LOGIC;
    lopt_1 : out STD_LOGIC;
    lopt_2 : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_system_cache_0_0_carry_and__parameterized3_167\ : entity is "carry_and";
end \design_1_system_cache_0_0_carry_and__parameterized3_167\;

architecture STRUCTURE of \design_1_system_cache_0_0_carry_and__parameterized3_167\ is
  signal \<const0>\ : STD_LOGIC;
  signal \^carry_out\ : STD_LOGIC;
  signal a_loc : STD_LOGIC;
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of a_loc : signal is "true";
begin
  Carry_OUT <= \^carry_out\;
  \^carry_out\ <= lopt;
  lopt_1 <= \<const0>\;
  lopt_2 <= a_loc;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
\a_loc_inferred_i_1__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => Q(1),
      I1 => Q(0),
      O => a_loc
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_system_cache_0_0_carry_and__parameterized3_222\ is
  port (
    Carry_Out : out STD_LOGIC;
    Carry_In : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    lopt : in STD_LOGIC;
    lopt_1 : out STD_LOGIC;
    lopt_2 : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_system_cache_0_0_carry_and__parameterized3_222\ : entity is "carry_and";
end \design_1_system_cache_0_0_carry_and__parameterized3_222\;

architecture STRUCTURE of \design_1_system_cache_0_0_carry_and__parameterized3_222\ is
  signal \<const0>\ : STD_LOGIC;
  signal \^carry_out\ : STD_LOGIC;
  signal a_loc : STD_LOGIC;
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of a_loc : signal is "true";
begin
  Carry_Out <= \^carry_out\;
  \^carry_out\ <= lopt;
  lopt_1 <= \<const0>\;
  lopt_2 <= a_loc;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
\a_loc_inferred_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(0),
      I1 => Q(1),
      O => a_loc
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_system_cache_0_0_carry_and__parameterized3_231\ is
  port (
    Carry_OUT : out STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    Carry_IN : in STD_LOGIC;
    lopt : in STD_LOGIC;
    lopt_1 : out STD_LOGIC;
    lopt_2 : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_system_cache_0_0_carry_and__parameterized3_231\ : entity is "carry_and";
end \design_1_system_cache_0_0_carry_and__parameterized3_231\;

architecture STRUCTURE of \design_1_system_cache_0_0_carry_and__parameterized3_231\ is
  signal \<const0>\ : STD_LOGIC;
  signal \^carry_out\ : STD_LOGIC;
  signal a_loc : STD_LOGIC;
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of a_loc : signal is "true";
begin
  Carry_OUT <= \^carry_out\;
  \^carry_out\ <= lopt;
  lopt_1 <= \<const0>\;
  lopt_2 <= a_loc;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
\a_loc_inferred_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(1),
      I1 => Q(0),
      O => a_loc
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_system_cache_0_0_carry_and__parameterized3_239\ is
  port (
    Carry_Out : out STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    lopt : out STD_LOGIC;
    lopt_1 : in STD_LOGIC;
    lopt_2 : in STD_LOGIC;
    lopt_3 : out STD_LOGIC;
    lopt_4 : in STD_LOGIC;
    lopt_5 : in STD_LOGIC;
    lopt_6 : out STD_LOGIC;
    lopt_7 : in STD_LOGIC;
    lopt_8 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_system_cache_0_0_carry_and__parameterized3_239\ : entity is "carry_and";
end \design_1_system_cache_0_0_carry_and__parameterized3_239\;

architecture STRUCTURE of \design_1_system_cache_0_0_carry_and__parameterized3_239\ is
  signal a_loc : STD_LOGIC;
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of a_loc : signal is "true";
  signal \^lopt_1\ : STD_LOGIC;
  signal \^lopt_2\ : STD_LOGIC;
  signal \^lopt_3\ : STD_LOGIC;
  signal \^lopt_4\ : STD_LOGIC;
  signal \^lopt_5\ : STD_LOGIC;
  signal \^lopt_6\ : STD_LOGIC;
  signal \^lopt_7\ : STD_LOGIC;
  signal \^lopt_8\ : STD_LOGIC;
  signal lopt_9 : STD_LOGIC;
  signal \NLW_Using_FPGA_Keep.MUXCY_I_CARRY4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \Using_FPGA_Keep.MUXCY_I_CARRY4\ : label is "(MUXCY,XORCY)";
  attribute XILINX_TRANSFORM_PINMAP : string;
  attribute XILINX_TRANSFORM_PINMAP of \Using_FPGA_Keep.MUXCY_I_CARRY4\ : label is "LO:O";
  attribute box_type : string;
  attribute box_type of \Using_FPGA_Keep.MUXCY_I_CARRY4\ : label is "PRIMITIVE";
begin
  \^lopt_2\ <= lopt_1;
  \^lopt_3\ <= lopt_2;
  \^lopt_5\ <= lopt_4;
  \^lopt_6\ <= lopt_5;
  \^lopt_8\ <= lopt_7;
  lopt <= \^lopt_1\;
  lopt_3 <= \^lopt_4\;
  lopt_6 <= \^lopt_7\;
  lopt_9 <= lopt_8;
\Using_FPGA_Keep.MUXCY_I_CARRY4\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \^lopt_7\,
      CO(2) => \^lopt_4\,
      CO(1) => \^lopt_1\,
      CO(0) => Carry_Out,
      CYINIT => '1',
      DI(3) => \^lopt_8\,
      DI(2) => \^lopt_5\,
      DI(1) => \^lopt_2\,
      DI(0) => '0',
      O(3 downto 0) => \NLW_Using_FPGA_Keep.MUXCY_I_CARRY4_O_UNCONNECTED\(3 downto 0),
      S(3) => lopt_9,
      S(2) => \^lopt_6\,
      S(1) => \^lopt_3\,
      S(0) => a_loc
    );
a_loc_inferred_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(0),
      I1 => Q(1),
      O => a_loc
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_system_cache_0_0_carry_and__parameterized3_240\ is
  port (
    Carry_OUT : out STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \lu_check_info_reg[Wr]\ : in STD_LOGIC;
    Carry_IN : in STD_LOGIC;
    lopt : in STD_LOGIC;
    lopt_1 : out STD_LOGIC;
    lopt_2 : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_system_cache_0_0_carry_and__parameterized3_240\ : entity is "carry_and";
end \design_1_system_cache_0_0_carry_and__parameterized3_240\;

architecture STRUCTURE of \design_1_system_cache_0_0_carry_and__parameterized3_240\ is
  signal \<const0>\ : STD_LOGIC;
  signal \^carry_out\ : STD_LOGIC;
  signal a_loc : STD_LOGIC;
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of a_loc : signal is "true";
begin
  Carry_OUT <= \^carry_out\;
  \^carry_out\ <= lopt;
  lopt_1 <= \<const0>\;
  lopt_2 <= a_loc;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
\a_loc_inferred_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F1"
    )
        port map (
      I0 => Q(1),
      I1 => Q(0),
      I2 => \lu_check_info_reg[Wr]\,
      O => a_loc
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_system_cache_0_0_carry_and_di is
  port (
    lu_ds_last_beat : out STD_LOGIC;
    A32_out : in STD_LOGIC;
    lu_ds_last_beat_next_last_n_reg : in STD_LOGIC;
    lu_ds_last_beat_multi_start : in STD_LOGIC;
    lopt : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_system_cache_0_0_carry_and_di : entity is "carry_and_di";
end design_1_system_cache_0_0_carry_and_di;

architecture STRUCTURE of design_1_system_cache_0_0_carry_and_di is
  signal \^lu_ds_last_beat\ : STD_LOGIC;
begin
  \^lu_ds_last_beat\ <= lopt;
  lu_ds_last_beat <= \^lu_ds_last_beat\;
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_system_cache_0_0_carry_and_n is
  port (
    r_pop_safe_i : out STD_LOGIC;
    \Use_Rd_Ctrl_Pipeline.r_read_fifo_addr_reg[1]\ : out STD_LOGIC;
    \Use_Rd_Ctrl_Pipeline.r_read_fifo_addr_reg[2]\ : out STD_LOGIC;
    \Use_Rd_Ctrl_Pipeline.r_read_fifo_addr_reg[3]\ : out STD_LOGIC;
    \p_3_out__2\ : out STD_LOGIC;
    \Use_Rd_Ctrl_Pipeline.r_read_fifo_addr_reg[0]\ : out STD_LOGIC;
    \Use_Rd_Ctrl_Pipeline.r_read_fifo_addr_reg[0]_0\ : out STD_LOGIC;
    r_pop : in STD_LOGIC;
    rip_pop : in STD_LOGIC;
    ri_exist : in STD_LOGIC;
    \r_next_fifo_addr__7\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \Use_FPGA.Cnt_Bit_Gen[0].FDS_Inst\ : in STD_LOGIC;
    \Use_Rd_Ctrl_Pipeline.ri_hit_reg\ : in STD_LOGIC;
    \r_miss_read_fifo_addr_reg[1]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \Use_Reg_Ctrl.queue_exist_i_reg\ : in STD_LOGIC;
    r_miss_fifo_empty : in STD_LOGIC;
    I4 : in STD_LOGIC;
    r_miss_push : in STD_LOGIC;
    r_miss_fifo_almost_empty : in STD_LOGIC;
    \Use_Rd_Ctrl_Pipeline.r_read_fifo_addr_reg[0]_1\ : in STD_LOGIC;
    lopt : in STD_LOGIC;
    lopt_1 : out STD_LOGIC;
    lopt_2 : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_system_cache_0_0_carry_and_n : entity is "carry_and_n";
end design_1_system_cache_0_0_carry_and_n;

architecture STRUCTURE of design_1_system_cache_0_0_carry_and_n is
  signal \<const0>\ : STD_LOGIC;
  signal S : STD_LOGIC;
  signal \Use_Rd_Ctrl_Pipeline.r_read_fifo_addr[0]_i_2__0_n_0\ : STD_LOGIC;
  signal \Use_Rd_Ctrl_Pipeline.r_read_fifo_addr[1]_i_2__0_n_0\ : STD_LOGIC;
  signal \^r_pop_safe_i\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \Use_Rd_Ctrl_Pipeline.r_read_fifo_addr[1]_i_1__0\ : label is "soft_lutpair155";
  attribute SOFT_HLUTNM of \Use_Rd_Ctrl_Pipeline.r_read_fifo_addr[3]_i_1__0\ : label is "soft_lutpair155";
begin
  \^r_pop_safe_i\ <= lopt;
  lopt_1 <= \<const0>\;
  lopt_2 <= S;
  r_pop_safe_i <= \^r_pop_safe_i\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
\Use_FPGA_2.S_AXI_RVALID_i_4__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAEFFF"
    )
        port map (
      I0 => r_miss_push,
      I1 => \Use_Rd_Ctrl_Pipeline.ri_hit_reg\,
      I2 => \^r_pop_safe_i\,
      I3 => r_miss_fifo_almost_empty,
      I4 => r_miss_fifo_empty,
      O => \p_3_out__2\
    );
\Use_Rd_Ctrl_Pipeline.r_read_fifo_addr[0]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"C5CC"
    )
        port map (
      I0 => \Use_Rd_Ctrl_Pipeline.r_read_fifo_addr_reg[0]_1\,
      I1 => \Use_Rd_Ctrl_Pipeline.r_read_fifo_addr[0]_i_2__0_n_0\,
      I2 => rip_pop,
      I3 => ri_exist,
      O => \Use_Rd_Ctrl_Pipeline.r_read_fifo_addr_reg[0]_0\
    );
\Use_Rd_Ctrl_Pipeline.r_read_fifo_addr[0]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5FCFC5CF50C0C5C0"
    )
        port map (
      I0 => \Use_Rd_Ctrl_Pipeline.r_read_fifo_addr_reg[0]_1\,
      I1 => Q(0),
      I2 => \Use_FPGA.Cnt_Bit_Gen[0].FDS_Inst\,
      I3 => \^r_pop_safe_i\,
      I4 => \Use_Rd_Ctrl_Pipeline.ri_hit_reg\,
      I5 => \r_miss_read_fifo_addr_reg[1]\(0),
      O => \Use_Rd_Ctrl_Pipeline.r_read_fifo_addr[0]_i_2__0_n_0\
    );
\Use_Rd_Ctrl_Pipeline.r_read_fifo_addr[1]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \Use_Rd_Ctrl_Pipeline.r_read_fifo_addr[1]_i_2__0_n_0\,
      I1 => rip_pop,
      I2 => ri_exist,
      I3 => \r_next_fifo_addr__7\(0),
      O => \Use_Rd_Ctrl_Pipeline.r_read_fifo_addr_reg[1]\
    );
\Use_Rd_Ctrl_Pipeline.r_read_fifo_addr[1]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F3BBB8BBC088B888"
    )
        port map (
      I0 => Q(1),
      I1 => \Use_FPGA.Cnt_Bit_Gen[0].FDS_Inst\,
      I2 => \r_next_fifo_addr__7\(0),
      I3 => \^r_pop_safe_i\,
      I4 => \Use_Rd_Ctrl_Pipeline.ri_hit_reg\,
      I5 => \r_miss_read_fifo_addr_reg[1]\(1),
      O => \Use_Rd_Ctrl_Pipeline.r_read_fifo_addr[1]_i_2__0_n_0\
    );
\Use_Rd_Ctrl_Pipeline.r_read_fifo_addr[2]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FBBBFFFF38BB0000"
    )
        port map (
      I0 => Q(2),
      I1 => \Use_FPGA.Cnt_Bit_Gen[0].FDS_Inst\,
      I2 => \Use_Rd_Ctrl_Pipeline.ri_hit_reg\,
      I3 => \^r_pop_safe_i\,
      I4 => \Use_Reg_Ctrl.queue_exist_i_reg\,
      I5 => \r_next_fifo_addr__7\(1),
      O => \Use_Rd_Ctrl_Pipeline.r_read_fifo_addr_reg[2]\
    );
\Use_Rd_Ctrl_Pipeline.r_read_fifo_addr[3]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EF"
    )
        port map (
      I0 => \^r_pop_safe_i\,
      I1 => rip_pop,
      I2 => ri_exist,
      O => \Use_Rd_Ctrl_Pipeline.r_read_fifo_addr_reg[0]\
    );
\Use_Rd_Ctrl_Pipeline.r_read_fifo_addr[3]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FBBBFFFF38BB0000"
    )
        port map (
      I0 => Q(3),
      I1 => \Use_FPGA.Cnt_Bit_Gen[0].FDS_Inst\,
      I2 => \Use_Rd_Ctrl_Pipeline.ri_hit_reg\,
      I3 => \^r_pop_safe_i\,
      I4 => \Use_Reg_Ctrl.queue_exist_i_reg\,
      I5 => \r_next_fifo_addr__7\(2),
      O => \Use_Rd_Ctrl_Pipeline.r_read_fifo_addr_reg[3]\
    );
\Using_FPGA.MUXCY_I_i_1__7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1D"
    )
        port map (
      I0 => r_miss_fifo_empty,
      I1 => \Use_Rd_Ctrl_Pipeline.ri_hit_reg\,
      I2 => I4,
      O => S
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_system_cache_0_0_carry_and_n_108 is
  port (
    lu_mem_masked_valid_tag_0 : out STD_LOGIC;
    lu_mem_pre_pure_valid_tag_0 : in STD_LOGIC;
    \lu_mem_info_reg[Force_Hit]\ : in STD_LOGIC;
    lu_mem_protect_conflict_reg : in STD_LOGIC;
    \lu_check_info_reg[KillHit]\ : in STD_LOGIC;
    lopt : in STD_LOGIC;
    lopt_1 : out STD_LOGIC;
    lopt_2 : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_system_cache_0_0_carry_and_n_108 : entity is "carry_and_n";
end design_1_system_cache_0_0_carry_and_n_108;

architecture STRUCTURE of design_1_system_cache_0_0_carry_and_n_108 is
  signal \<const0>\ : STD_LOGIC;
  signal \Using_FPGA.MUXCY_I_i_1__140_n_0\ : STD_LOGIC;
  signal \^lu_mem_masked_valid_tag_0\ : STD_LOGIC;
begin
  \^lu_mem_masked_valid_tag_0\ <= lopt;
  lopt_1 <= \<const0>\;
  lopt_2 <= \Using_FPGA.MUXCY_I_i_1__140_n_0\;
  lu_mem_masked_valid_tag_0 <= \^lu_mem_masked_valid_tag_0\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
\Using_FPGA.MUXCY_I_i_1__140\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1D"
    )
        port map (
      I0 => \lu_mem_info_reg[Force_Hit]\,
      I1 => lu_mem_protect_conflict_reg,
      I2 => \lu_check_info_reg[KillHit]\,
      O => \Using_FPGA.MUXCY_I_i_1__140_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_system_cache_0_0_carry_and_n_125 is
  port (
    lu_mem_masked_valid_tag_1 : out STD_LOGIC;
    lu_mem_pre_pure_valid_tag_1 : in STD_LOGIC;
    \lu_mem_info_reg[Force_Hit]\ : in STD_LOGIC;
    lu_mem_protect_conflict_reg : in STD_LOGIC;
    \lu_check_info_reg[KillHit]\ : in STD_LOGIC;
    lopt : in STD_LOGIC;
    lopt_1 : out STD_LOGIC;
    lopt_2 : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_system_cache_0_0_carry_and_n_125 : entity is "carry_and_n";
end design_1_system_cache_0_0_carry_and_n_125;

architecture STRUCTURE of design_1_system_cache_0_0_carry_and_n_125 is
  signal \<const0>\ : STD_LOGIC;
  signal \^lu_mem_masked_valid_tag_1\ : STD_LOGIC;
  signal lu_mem_sel_locked_10 : STD_LOGIC;
begin
  \^lu_mem_masked_valid_tag_1\ <= lopt;
  lopt_1 <= \<const0>\;
  lopt_2 <= lu_mem_sel_locked_10;
  lu_mem_masked_valid_tag_1 <= \^lu_mem_masked_valid_tag_1\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
\Using_FPGA.MUXCY_I_i_1__76\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1D"
    )
        port map (
      I0 => \lu_mem_info_reg[Force_Hit]\,
      I1 => lu_mem_protect_conflict_reg,
      I2 => \lu_check_info_reg[KillHit]\,
      O => lu_mem_sel_locked_10
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_system_cache_0_0_carry_and_n_142 is
  port (
    lud_addr_piperun_pre2 : out STD_LOGIC;
    S : in STD_LOGIC;
    lud_addr_piperun_pre1 : in STD_LOGIC;
    lopt : in STD_LOGIC;
    lopt_1 : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_system_cache_0_0_carry_and_n_142 : entity is "carry_and_n";
end design_1_system_cache_0_0_carry_and_n_142;

architecture STRUCTURE of design_1_system_cache_0_0_carry_and_n_142 is
  signal \<const0>\ : STD_LOGIC;
  signal \^lud_addr_piperun_pre2\ : STD_LOGIC;
begin
  \^lud_addr_piperun_pre2\ <= lopt;
  lopt_1 <= \<const0>\;
  lud_addr_piperun_pre2 <= \^lud_addr_piperun_pre2\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_system_cache_0_0_carry_and_n_145 is
  port (
    lud_mem_piperun : out STD_LOGIC;
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    \Use_Rd_Pipeline.Gen_Set_Data_Array[1].lookup_read_data_word_i_reg[1][0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    lud_mem_completed_reg : out STD_LOGIC;
    lud_mem_keep_single_during_stall_reg : out STD_LOGIC;
    \lud_mem_way_d1_reg[0]\ : out STD_LOGIC;
    \lud_reg_port_num_reg[0]\ : out STD_LOGIC;
    lud_reg_last_reg : out STD_LOGIC;
    lud_reg_piperun : in STD_LOGIC;
    lud_mem_completed_reg_0 : in STD_LOGIC;
    lookup_protect_conflict : in STD_LOGIC;
    p_185_in : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    lud_mem_waiting_for_pipe_reg : in STD_LOGIC;
    lud_mem_way_d1 : in STD_LOGIC;
    lud_mem_keep_single_during_stall : in STD_LOGIC;
    lud_mem_delayed_read_data : in STD_LOGIC;
    \lu_check_tag_hit_reg[1]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    lud_addr_piperun : in STD_LOGIC;
    \lud_mem_port_one_hot_reg[1]\ : in STD_LOGIC;
    \lud_reg_port_num_reg[0]_0\ : in STD_LOGIC;
    lud_mem_last : in STD_LOGIC;
    \lookup_read_data_info[0,0][Last]\ : in STD_LOGIC;
    lopt : in STD_LOGIC;
    lopt_1 : out STD_LOGIC;
    lopt_2 : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_system_cache_0_0_carry_and_n_145 : entity is "carry_and_n";
end design_1_system_cache_0_0_carry_and_n_145;

architecture STRUCTURE of design_1_system_cache_0_0_carry_and_n_145 is
  signal \<const0>\ : STD_LOGIC;
  signal lud_mem_keep_single_during_stall0 : STD_LOGIC;
  signal \^lud_mem_piperun\ : STD_LOGIC;
  signal lud_step_pos_read_in_mem1 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \Use_Rd_Pipeline.Gen_Set_Data_Array[0].lookup_read_data_word_i[0][31]_i_1\ : label is "soft_lutpair42";
  attribute SOFT_HLUTNM of \Use_Rd_Pipeline.Gen_Set_Data_Array[1].lookup_read_data_word_i[1][31]_i_1\ : label is "soft_lutpair42";
  attribute SOFT_HLUTNM of lud_mem_completed_i_2 : label is "soft_lutpair43";
  attribute SOFT_HLUTNM of lud_mem_keep_single_during_stall_i_1 : label is "soft_lutpair43";
  attribute SOFT_HLUTNM of lud_reg_last_i_1 : label is "soft_lutpair44";
  attribute SOFT_HLUTNM of \lud_reg_port_num[0]_i_1\ : label is "soft_lutpair44";
begin
  \^lud_mem_piperun\ <= lopt;
  lopt_1 <= \<const0>\;
  lopt_2 <= lud_step_pos_read_in_mem1;
  lud_mem_piperun <= \^lud_mem_piperun\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
\Use_Rd_Pipeline.Gen_Set_Data_Array[0].lookup_read_data_word_i[0][31]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"888A8880"
    )
        port map (
      I0 => \^lud_mem_piperun\,
      I1 => lud_mem_way_d1,
      I2 => lud_mem_keep_single_during_stall,
      I3 => lud_mem_delayed_read_data,
      I4 => \lu_check_tag_hit_reg[1]\(0),
      O => SR(0)
    );
\Use_Rd_Pipeline.Gen_Set_Data_Array[1].lookup_read_data_word_i[1][31]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2220222A"
    )
        port map (
      I0 => \^lud_mem_piperun\,
      I1 => lud_mem_way_d1,
      I2 => lud_mem_keep_single_during_stall,
      I3 => lud_mem_delayed_read_data,
      I4 => \lu_check_tag_hit_reg[1]\(0),
      O => \Use_Rd_Pipeline.Gen_Set_Data_Array[1].lookup_read_data_word_i_reg[1][0]\(0)
    );
\Using_FPGA.MUXCY_I_i_1__65\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => lud_mem_waiting_for_pipe_reg,
      O => lud_step_pos_read_in_mem1
    );
lud_mem_completed_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F1"
    )
        port map (
      I0 => \^lud_mem_piperun\,
      I1 => lookup_protect_conflict,
      I2 => lud_addr_piperun,
      O => lud_mem_completed_reg
    );
lud_mem_keep_single_during_stall_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"DC"
    )
        port map (
      I0 => \^lud_mem_piperun\,
      I1 => lud_mem_keep_single_during_stall0,
      I2 => lud_mem_keep_single_during_stall,
      O => lud_mem_keep_single_during_stall_reg
    );
lud_mem_keep_single_during_stall_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000200"
    )
        port map (
      I0 => lud_mem_completed_reg_0,
      I1 => \^lud_mem_piperun\,
      I2 => lookup_protect_conflict,
      I3 => p_185_in,
      I4 => Q(0),
      I5 => Q(1),
      O => lud_mem_keep_single_during_stall0
    );
\lud_mem_way_d1[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAEFAA20"
    )
        port map (
      I0 => \lu_check_tag_hit_reg[1]\(0),
      I1 => lud_mem_keep_single_during_stall,
      I2 => lud_mem_keep_single_during_stall0,
      I3 => lud_addr_piperun,
      I4 => lud_mem_way_d1,
      O => \lud_mem_way_d1_reg[0]\
    );
lud_reg_last_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => lud_mem_last,
      I1 => \^lud_mem_piperun\,
      I2 => \lookup_read_data_info[0,0][Last]\,
      O => lud_reg_last_reg
    );
\lud_reg_port_num[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \lud_mem_port_one_hot_reg[1]\,
      I1 => \^lud_mem_piperun\,
      I2 => \lud_reg_port_num_reg[0]_0\,
      O => \lud_reg_port_num_reg[0]\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_system_cache_0_0_carry_and_n_148 is
  port (
    lud_step_offset : out STD_LOGIC;
    lud_step_delayed_restart_reg : out STD_LOGIC;
    S : in STD_LOGIC;
    lookup_data_en_ii_2 : in STD_LOGIC;
    Q : in STD_LOGIC;
    lud_step_delayed_restart : in STD_LOGIC;
    lud_addr_pipeline_full_reg : in STD_LOGIC;
    lu_mem_protect_conflict_reg : in STD_LOGIC;
    lud_mem_already_used_reg : in STD_LOGIC;
    lopt : out STD_LOGIC;
    lopt_1 : in STD_LOGIC;
    lopt_2 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_system_cache_0_0_carry_and_n_148 : entity is "carry_and_n";
end design_1_system_cache_0_0_carry_and_n_148;

architecture STRUCTURE of design_1_system_cache_0_0_carry_and_n_148 is
  signal \^lopt_1\ : STD_LOGIC;
  signal \^lopt_2\ : STD_LOGIC;
  signal lopt_3 : STD_LOGIC;
  signal \^lud_step_offset\ : STD_LOGIC;
  signal \NLW_Using_FPGA.MUXCY_I_CARRY4_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_Using_FPGA.MUXCY_I_CARRY4_DI_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_Using_FPGA.MUXCY_I_CARRY4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_Using_FPGA.MUXCY_I_CARRY4_S_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \Using_FPGA.MUXCY_I_CARRY4\ : label is "(MUXCY,XORCY)";
  attribute XILINX_TRANSFORM_PINMAP : string;
  attribute XILINX_TRANSFORM_PINMAP of \Using_FPGA.MUXCY_I_CARRY4\ : label is "LO:O";
  attribute box_type : string;
  attribute box_type of \Using_FPGA.MUXCY_I_CARRY4\ : label is "PRIMITIVE";
begin
  \^lopt_2\ <= lopt_1;
  lopt <= \^lopt_1\;
  lopt_3 <= lopt_2;
  lud_step_offset <= \^lud_step_offset\;
\Using_FPGA.MUXCY_I_CARRY4\: unisim.vcomponents.CARRY4
     port map (
      CI => lookup_data_en_ii_2,
      CO(3 downto 2) => \NLW_Using_FPGA.MUXCY_I_CARRY4_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \^lopt_1\,
      CO(0) => \^lud_step_offset\,
      CYINIT => '0',
      DI(3 downto 2) => \NLW_Using_FPGA.MUXCY_I_CARRY4_DI_UNCONNECTED\(3 downto 2),
      DI(1) => \^lopt_2\,
      DI(0) => '0',
      O(3 downto 0) => \NLW_Using_FPGA.MUXCY_I_CARRY4_O_UNCONNECTED\(3 downto 0),
      S(3 downto 2) => \NLW_Using_FPGA.MUXCY_I_CARRY4_S_UNCONNECTED\(3 downto 2),
      S(1) => lopt_3,
      S(0) => S
    );
lud_step_delayed_restart_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1010101011101010"
    )
        port map (
      I0 => Q,
      I1 => \^lud_step_offset\,
      I2 => lud_step_delayed_restart,
      I3 => lud_addr_pipeline_full_reg,
      I4 => lu_mem_protect_conflict_reg,
      I5 => lud_mem_already_used_reg,
      O => lud_step_delayed_restart_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_system_cache_0_0_carry_and_n_150 is
  port (
    lu_check_piperun_pre2 : out STD_LOGIC;
    lu_check_wr_already_pushed_reg : in STD_LOGIC;
    lu_check_piperun_pre1 : in STD_LOGIC;
    lopt : in STD_LOGIC;
    lopt_1 : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_system_cache_0_0_carry_and_n_150 : entity is "carry_and_n";
end design_1_system_cache_0_0_carry_and_n_150;

architecture STRUCTURE of design_1_system_cache_0_0_carry_and_n_150 is
  signal \<const0>\ : STD_LOGIC;
  signal \^lu_check_piperun_pre2\ : STD_LOGIC;
begin
  \^lu_check_piperun_pre2\ <= lopt;
  lopt_1 <= \<const0>\;
  lu_check_piperun_pre2 <= \^lu_check_piperun_pre2\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_system_cache_0_0_carry_and_n_151 is
  port (
    lu_check_piperun : out STD_LOGIC;
    update_reused_tag_reg : out STD_LOGIC;
    \The_Bit[0].Using_FPGA.Using_Reset.FDS_Inst\ : out STD_LOGIC;
    \The_Bit[0].Using_FPGA.Using_Reset.FDS_Inst_0\ : out STD_LOGIC;
    \The_Bit[0].Using_FPGA.Using_Reset.FDS_Inst_1\ : out STD_LOGIC;
    \The_Bit[0].Using_FPGA.Using_Reset.FDS_Inst_2\ : out STD_LOGIC;
    lu_check_piperun_pre2 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \The_Bit[0].Using_FPGA.Using_Reset.FDS_Inst_3\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \The_Bit[1].Using_FPGA.Using_Reset.FDS_Inst\ : in STD_LOGIC;
    \lru_check_next_way_i_reg[0]\ : in STD_LOGIC;
    update_reused_tag : in STD_LOGIC;
    \lu_check_info_reg[Allocate]\ : in STD_LOGIC;
    \The_Bit[0].Using_FPGA.Using_Reset.FDS_Inst_4\ : in STD_LOGIC;
    update_piperun : in STD_LOGIC;
    \The_Bit[0].Using_FPGA.Using_Reset.FDS_Inst_5\ : in STD_LOGIC;
    \The_Bit[0].Using_FPGA.Using_Reset.FDS_Inst_6\ : in STD_LOGIC;
    \write_req_info[0][Internal]\ : in STD_LOGIC;
    \lu_check_info_reg[KillHit]\ : in STD_LOGIC;
    \The_Bit[0].Using_FPGA.Using_Reset.FDS_Inst_7\ : in STD_LOGIC;
    \lu_check_info_reg[KillHit]_0\ : in STD_LOGIC;
    lopt : out STD_LOGIC;
    lopt_1 : in STD_LOGIC;
    lopt_2 : in STD_LOGIC;
    lopt_3 : out STD_LOGIC;
    lopt_4 : in STD_LOGIC;
    lopt_5 : in STD_LOGIC;
    lopt_6 : out STD_LOGIC;
    lopt_7 : in STD_LOGIC;
    lopt_8 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_system_cache_0_0_carry_and_n_151 : entity is "carry_and_n";
end design_1_system_cache_0_0_carry_and_n_151;

architecture STRUCTURE of design_1_system_cache_0_0_carry_and_n_151 is
  signal \^lopt_1\ : STD_LOGIC;
  signal \^lopt_2\ : STD_LOGIC;
  signal \^lopt_3\ : STD_LOGIC;
  signal \^lopt_4\ : STD_LOGIC;
  signal \^lopt_5\ : STD_LOGIC;
  signal \^lopt_6\ : STD_LOGIC;
  signal \^lopt_7\ : STD_LOGIC;
  signal \^lopt_8\ : STD_LOGIC;
  signal lopt_9 : STD_LOGIC;
  signal \^lu_check_piperun\ : STD_LOGIC;
  signal update_reused_tag_i_2_n_0 : STD_LOGIC;
  signal \NLW_Using_FPGA.MUXCY_I_CARRY4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \The_Bit[0].Using_FPGA.Using_Reset.FDS_Inst_i_1__3\ : label is "soft_lutpair45";
  attribute SOFT_HLUTNM of \The_Bit[0].Using_FPGA.Using_Reset.FDS_Inst_i_3__2\ : label is "soft_lutpair45";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \Using_FPGA.MUXCY_I_CARRY4\ : label is "(MUXCY,XORCY)";
  attribute XILINX_TRANSFORM_PINMAP : string;
  attribute XILINX_TRANSFORM_PINMAP of \Using_FPGA.MUXCY_I_CARRY4\ : label is "LO:O";
  attribute box_type : string;
  attribute box_type of \Using_FPGA.MUXCY_I_CARRY4\ : label is "PRIMITIVE";
begin
  \^lopt_2\ <= lopt_1;
  \^lopt_3\ <= lopt_2;
  \^lopt_5\ <= lopt_4;
  \^lopt_6\ <= lopt_5;
  \^lopt_8\ <= lopt_7;
  lopt <= \^lopt_1\;
  lopt_3 <= \^lopt_4\;
  lopt_6 <= \^lopt_7\;
  lopt_9 <= lopt_8;
  lu_check_piperun <= \^lu_check_piperun\;
\The_Bit[0].Using_FPGA.Using_Reset.FDS_Inst_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF10"
    )
        port map (
      I0 => \^lu_check_piperun\,
      I1 => update_piperun,
      I2 => \The_Bit[0].Using_FPGA.Using_Reset.FDS_Inst_5\,
      I3 => \The_Bit[0].Using_FPGA.Using_Reset.FDS_Inst_6\,
      O => \The_Bit[0].Using_FPGA.Using_Reset.FDS_Inst\
    );
\The_Bit[0].Using_FPGA.Using_Reset.FDS_Inst_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF10"
    )
        port map (
      I0 => \^lu_check_piperun\,
      I1 => update_piperun,
      I2 => \write_req_info[0][Internal]\,
      I3 => \lu_check_info_reg[KillHit]\,
      O => \The_Bit[0].Using_FPGA.Using_Reset.FDS_Inst_0\
    );
\The_Bit[0].Using_FPGA.Using_Reset.FDS_Inst_i_1__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"10FF"
    )
        port map (
      I0 => \^lu_check_piperun\,
      I1 => update_piperun,
      I2 => \The_Bit[0].Using_FPGA.Using_Reset.FDS_Inst_7\,
      I3 => \lu_check_info_reg[KillHit]_0\,
      O => \The_Bit[0].Using_FPGA.Using_Reset.FDS_Inst_1\
    );
\The_Bit[0].Using_FPGA.Using_Reset.FDS_Inst_i_3__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^lu_check_piperun\,
      I1 => update_piperun,
      O => \The_Bit[0].Using_FPGA.Using_Reset.FDS_Inst_2\
    );
\Using_FPGA.MUXCY_I_CARRY4\: unisim.vcomponents.CARRY4
     port map (
      CI => lu_check_piperun_pre2,
      CO(3) => \^lopt_7\,
      CO(2) => \^lopt_4\,
      CO(1) => \^lopt_1\,
      CO(0) => \^lu_check_piperun\,
      CYINIT => '0',
      DI(3) => \^lopt_8\,
      DI(2) => \^lopt_5\,
      DI(1) => \^lopt_2\,
      DI(0) => '0',
      O(3 downto 0) => \NLW_Using_FPGA.MUXCY_I_CARRY4_O_UNCONNECTED\(3 downto 0),
      S(3) => lopt_9,
      S(2) => \^lopt_6\,
      S(1) => \^lopt_3\,
      S(0) => '1'
    );
update_reused_tag_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"008000AAAAAAAAAA"
    )
        port map (
      I0 => update_reused_tag_i_2_n_0,
      I1 => Q(0),
      I2 => \The_Bit[0].Using_FPGA.Using_Reset.FDS_Inst_3\(0),
      I3 => \The_Bit[1].Using_FPGA.Using_Reset.FDS_Inst\,
      I4 => \lru_check_next_way_i_reg[0]\,
      I5 => \^lu_check_piperun\,
      O => update_reused_tag_reg
    );
update_reused_tag_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => update_reused_tag,
      I1 => \^lu_check_piperun\,
      I2 => \lu_check_info_reg[Allocate]\,
      I3 => \The_Bit[0].Using_FPGA.Using_Reset.FDS_Inst_4\,
      O => update_reused_tag_i_2_n_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_system_cache_0_0_carry_and_n_157 is
  port (
    lookup_io_stall_carry_no_wait : out STD_LOGIC;
    lookup_io_stall_carry : in STD_LOGIC;
    lu_check_wait_for_update : in STD_LOGIC;
    lopt : in STD_LOGIC;
    lopt_1 : out STD_LOGIC;
    lopt_2 : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_system_cache_0_0_carry_and_n_157 : entity is "carry_and_n";
end design_1_system_cache_0_0_carry_and_n_157;

architecture STRUCTURE of design_1_system_cache_0_0_carry_and_n_157 is
  signal \<const0>\ : STD_LOGIC;
  signal \^lookup_io_stall_carry_no_wait\ : STD_LOGIC;
  signal lud_step_want_check_step3 : STD_LOGIC;
begin
  \^lookup_io_stall_carry_no_wait\ <= lopt;
  lookup_io_stall_carry_no_wait <= \^lookup_io_stall_carry_no_wait\;
  lopt_1 <= \<const0>\;
  lopt_2 <= lud_step_want_check_step3;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
\Using_FPGA.MUXCY_I_i_1__62\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => lu_check_wait_for_update,
      O => lud_step_want_check_step3
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_system_cache_0_0_carry_and_n_158 is
  port (
    lookup_io_stall_hit_carry_no_last : out STD_LOGIC;
    S : in STD_LOGIC;
    Carry_OUT : in STD_LOGIC;
    lopt : in STD_LOGIC;
    lopt_1 : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_system_cache_0_0_carry_and_n_158 : entity is "carry_and_n";
end design_1_system_cache_0_0_carry_and_n_158;

architecture STRUCTURE of design_1_system_cache_0_0_carry_and_n_158 is
  signal \<const0>\ : STD_LOGIC;
  signal \^lookup_io_stall_hit_carry_no_last\ : STD_LOGIC;
begin
  \^lookup_io_stall_hit_carry_no_last\ <= lopt;
  lookup_io_stall_hit_carry_no_last <= \^lookup_io_stall_hit_carry_no_last\;
  lopt_1 <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_system_cache_0_0_carry_and_n_160 is
  port (
    lookup_io_stall_valid : out STD_LOGIC;
    lookup_io_stall_pre_valid : in STD_LOGIC;
    \lu_check_info_reg[KillHit]\ : in STD_LOGIC;
    lopt : out STD_LOGIC;
    lopt_1 : in STD_LOGIC;
    lopt_2 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_system_cache_0_0_carry_and_n_160 : entity is "carry_and_n";
end design_1_system_cache_0_0_carry_and_n_160;

architecture STRUCTURE of design_1_system_cache_0_0_carry_and_n_160 is
  signal \Using_FPGA.MUXCY_I_i_1__133_n_0\ : STD_LOGIC;
  signal \^lopt_1\ : STD_LOGIC;
  signal \^lopt_2\ : STD_LOGIC;
  signal lopt_3 : STD_LOGIC;
  signal \NLW_Using_FPGA.MUXCY_I_CARRY4_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_Using_FPGA.MUXCY_I_CARRY4_DI_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_Using_FPGA.MUXCY_I_CARRY4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_Using_FPGA.MUXCY_I_CARRY4_S_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \Using_FPGA.MUXCY_I_CARRY4\ : label is "(MUXCY,XORCY)";
  attribute XILINX_TRANSFORM_PINMAP : string;
  attribute XILINX_TRANSFORM_PINMAP of \Using_FPGA.MUXCY_I_CARRY4\ : label is "LO:O";
  attribute box_type : string;
  attribute box_type of \Using_FPGA.MUXCY_I_CARRY4\ : label is "PRIMITIVE";
begin
  \^lopt_2\ <= lopt_1;
  lopt <= \^lopt_1\;
  lopt_3 <= lopt_2;
\Using_FPGA.MUXCY_I_CARRY4\: unisim.vcomponents.CARRY4
     port map (
      CI => lookup_io_stall_pre_valid,
      CO(3 downto 2) => \NLW_Using_FPGA.MUXCY_I_CARRY4_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \^lopt_1\,
      CO(0) => lookup_io_stall_valid,
      CYINIT => '0',
      DI(3 downto 2) => \NLW_Using_FPGA.MUXCY_I_CARRY4_DI_UNCONNECTED\(3 downto 2),
      DI(1) => \^lopt_2\,
      DI(0) => '0',
      O(3 downto 0) => \NLW_Using_FPGA.MUXCY_I_CARRY4_O_UNCONNECTED\(3 downto 0),
      S(3 downto 2) => \NLW_Using_FPGA.MUXCY_I_CARRY4_S_UNCONNECTED\(3 downto 2),
      S(1) => lopt_3,
      S(0) => \Using_FPGA.MUXCY_I_i_1__133_n_0\
    );
\Using_FPGA.MUXCY_I_i_1__133\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \lu_check_info_reg[KillHit]\,
      O => \Using_FPGA.MUXCY_I_i_1__133_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_system_cache_0_0_carry_and_n_166 is
  port (
    Carry_IN : out STD_LOGIC;
    lu_ds_last_beat : in STD_LOGIC;
    lud_write_hit_done_reg : in STD_LOGIC;
    lu_check_wait_for_update : in STD_LOGIC;
    lopt : in STD_LOGIC;
    lopt_1 : out STD_LOGIC;
    lopt_2 : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_system_cache_0_0_carry_and_n_166 : entity is "carry_and_n";
end design_1_system_cache_0_0_carry_and_n_166;

architecture STRUCTURE of design_1_system_cache_0_0_carry_and_n_166 is
  signal \<const0>\ : STD_LOGIC;
  signal \^carry_in\ : STD_LOGIC;
  signal S : STD_LOGIC;
begin
  Carry_IN <= \^carry_in\;
  \^carry_in\ <= lopt;
  lopt_1 <= \<const0>\;
  lopt_2 <= S;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
\Using_FPGA.MUXCY_I_i_1__94\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => lud_write_hit_done_reg,
      I1 => lu_check_wait_for_update,
      O => S
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_system_cache_0_0_carry_and_n_169 is
  port (
    Carry_IN : out STD_LOGIC;
    lu_ds_last_beat_valid_hit : in STD_LOGIC;
    \lu_check_info_reg[KillHit]\ : in STD_LOGIC;
    lopt : in STD_LOGIC;
    lopt_1 : out STD_LOGIC;
    lopt_2 : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_system_cache_0_0_carry_and_n_169 : entity is "carry_and_n";
end design_1_system_cache_0_0_carry_and_n_169;

architecture STRUCTURE of design_1_system_cache_0_0_carry_and_n_169 is
  signal \<const0>\ : STD_LOGIC;
  signal \^carry_in\ : STD_LOGIC;
  signal lookup_hit0 : STD_LOGIC;
begin
  Carry_IN <= \^carry_in\;
  \^carry_in\ <= lopt;
  lopt_1 <= \<const0>\;
  lopt_2 <= lookup_hit0;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
\Using_FPGA.MUXCY_I_i_1__60\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \lu_check_info_reg[KillHit]\,
      O => lookup_hit0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_system_cache_0_0_carry_and_n_175 is
  port (
    lookup_hit_carry : out STD_LOGIC;
    lookup_raw_hit_carry2 : in STD_LOGIC;
    lopt : in STD_LOGIC;
    lopt_1 : out STD_LOGIC;
    lopt_2 : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_system_cache_0_0_carry_and_n_175 : entity is "carry_and_n";
end design_1_system_cache_0_0_carry_and_n_175;

architecture STRUCTURE of design_1_system_cache_0_0_carry_and_n_175 is
  signal \<const0>\ : STD_LOGIC;
  signal \<const1>\ : STD_LOGIC;
  signal \^lookup_hit_carry\ : STD_LOGIC;
begin
  \^lookup_hit_carry\ <= lopt;
  lookup_hit_carry <= \^lookup_hit_carry\;
  lopt_1 <= \<const0>\;
  lopt_2 <= \<const1>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
VCC: unisim.vcomponents.VCC
     port map (
      P => \<const1>\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_system_cache_0_0_carry_and_n_179 is
  port (
    \lu_mem_info_reg[Port_Num][0]\ : out STD_LOGIC;
    lu_mem_release_lock_hold : out STD_LOGIC;
    lookup_restart_mem_done_reg : in STD_LOGIC;
    lu_fetch_piperun_pre1 : in STD_LOGIC;
    Q : in STD_LOGIC;
    lopt : in STD_LOGIC;
    lopt_1 : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_system_cache_0_0_carry_and_n_179 : entity is "carry_and_n";
end design_1_system_cache_0_0_carry_and_n_179;

architecture STRUCTURE of design_1_system_cache_0_0_carry_and_n_179 is
  signal \<const0>\ : STD_LOGIC;
  signal \^lu_mem_info_reg[port_num][0]\ : STD_LOGIC;
begin
  \^lu_mem_info_reg[port_num][0]\ <= lopt;
  lopt_1 <= \<const0>\;
  \lu_mem_info_reg[Port_Num][0]\ <= \^lu_mem_info_reg[port_num][0]\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
\lu_mem_removed_way_hold[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => Q,
      I1 => \^lu_mem_info_reg[port_num][0]\,
      O => lu_mem_release_lock_hold
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_system_cache_0_0_carry_and_n_18 is
  port (
    r_pop_safe_i : out STD_LOGIC;
    \Use_Rd_Ctrl_Pipeline.r_read_fifo_addr_reg[1]\ : out STD_LOGIC;
    \Use_Rd_Ctrl_Pipeline.r_read_fifo_addr_reg[2]\ : out STD_LOGIC;
    \Use_Rd_Ctrl_Pipeline.r_read_fifo_addr_reg[3]\ : out STD_LOGIC;
    \p_3_out__2\ : out STD_LOGIC;
    \Use_Rd_Ctrl_Pipeline.r_read_fifo_addr_reg[0]\ : out STD_LOGIC;
    \Use_Rd_Ctrl_Pipeline.r_read_fifo_addr_reg[0]_0\ : out STD_LOGIC;
    r_pop : in STD_LOGIC;
    rip_pop : in STD_LOGIC;
    ri_exist : in STD_LOGIC;
    \r_next_fifo_addr__7\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \Use_FPGA.Cnt_Bit_Gen[0].FDS_Inst\ : in STD_LOGIC;
    \Use_Rd_Ctrl_Pipeline.ri_hit_reg\ : in STD_LOGIC;
    r_miss_full_fifo_addr : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \Use_Reg_Ctrl.queue_exist_i_reg\ : in STD_LOGIC;
    r_miss_fifo_empty : in STD_LOGIC;
    I4 : in STD_LOGIC;
    r_miss_push : in STD_LOGIC;
    r_miss_fifo_almost_empty : in STD_LOGIC;
    \Use_Rd_Ctrl_Pipeline.r_read_fifo_addr_reg[0]_1\ : in STD_LOGIC;
    lopt : in STD_LOGIC;
    lopt_1 : out STD_LOGIC;
    lopt_2 : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_system_cache_0_0_carry_and_n_18 : entity is "carry_and_n";
end design_1_system_cache_0_0_carry_and_n_18;

architecture STRUCTURE of design_1_system_cache_0_0_carry_and_n_18 is
  signal \<const0>\ : STD_LOGIC;
  signal S : STD_LOGIC;
  signal \Use_Rd_Ctrl_Pipeline.r_read_fifo_addr[0]_i_2_n_0\ : STD_LOGIC;
  signal \Use_Rd_Ctrl_Pipeline.r_read_fifo_addr[1]_i_2_n_0\ : STD_LOGIC;
  signal \^r_pop_safe_i\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \Use_Rd_Ctrl_Pipeline.r_read_fifo_addr[1]_i_1\ : label is "soft_lutpair129";
  attribute SOFT_HLUTNM of \Use_Rd_Ctrl_Pipeline.r_read_fifo_addr[3]_i_1\ : label is "soft_lutpair129";
begin
  \^r_pop_safe_i\ <= lopt;
  lopt_1 <= \<const0>\;
  lopt_2 <= S;
  r_pop_safe_i <= \^r_pop_safe_i\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
\Use_FPGA_2.S_AXI_RVALID_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAEFFF"
    )
        port map (
      I0 => r_miss_push,
      I1 => \Use_Rd_Ctrl_Pipeline.ri_hit_reg\,
      I2 => \^r_pop_safe_i\,
      I3 => r_miss_fifo_almost_empty,
      I4 => r_miss_fifo_empty,
      O => \p_3_out__2\
    );
\Use_Rd_Ctrl_Pipeline.r_read_fifo_addr[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"C5CC"
    )
        port map (
      I0 => \Use_Rd_Ctrl_Pipeline.r_read_fifo_addr_reg[0]_1\,
      I1 => \Use_Rd_Ctrl_Pipeline.r_read_fifo_addr[0]_i_2_n_0\,
      I2 => rip_pop,
      I3 => ri_exist,
      O => \Use_Rd_Ctrl_Pipeline.r_read_fifo_addr_reg[0]_0\
    );
\Use_Rd_Ctrl_Pipeline.r_read_fifo_addr[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5FCFC5CF50C0C5C0"
    )
        port map (
      I0 => \Use_Rd_Ctrl_Pipeline.r_read_fifo_addr_reg[0]_1\,
      I1 => Q(0),
      I2 => \Use_FPGA.Cnt_Bit_Gen[0].FDS_Inst\,
      I3 => \^r_pop_safe_i\,
      I4 => \Use_Rd_Ctrl_Pipeline.ri_hit_reg\,
      I5 => r_miss_full_fifo_addr(0),
      O => \Use_Rd_Ctrl_Pipeline.r_read_fifo_addr[0]_i_2_n_0\
    );
\Use_Rd_Ctrl_Pipeline.r_read_fifo_addr[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \Use_Rd_Ctrl_Pipeline.r_read_fifo_addr[1]_i_2_n_0\,
      I1 => rip_pop,
      I2 => ri_exist,
      I3 => \r_next_fifo_addr__7\(0),
      O => \Use_Rd_Ctrl_Pipeline.r_read_fifo_addr_reg[1]\
    );
\Use_Rd_Ctrl_Pipeline.r_read_fifo_addr[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F3BBB8BBC088B888"
    )
        port map (
      I0 => Q(1),
      I1 => \Use_FPGA.Cnt_Bit_Gen[0].FDS_Inst\,
      I2 => \r_next_fifo_addr__7\(0),
      I3 => \^r_pop_safe_i\,
      I4 => \Use_Rd_Ctrl_Pipeline.ri_hit_reg\,
      I5 => r_miss_full_fifo_addr(1),
      O => \Use_Rd_Ctrl_Pipeline.r_read_fifo_addr[1]_i_2_n_0\
    );
\Use_Rd_Ctrl_Pipeline.r_read_fifo_addr[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FBBBFFFF38BB0000"
    )
        port map (
      I0 => Q(2),
      I1 => \Use_FPGA.Cnt_Bit_Gen[0].FDS_Inst\,
      I2 => \Use_Rd_Ctrl_Pipeline.ri_hit_reg\,
      I3 => \^r_pop_safe_i\,
      I4 => \Use_Reg_Ctrl.queue_exist_i_reg\,
      I5 => \r_next_fifo_addr__7\(1),
      O => \Use_Rd_Ctrl_Pipeline.r_read_fifo_addr_reg[2]\
    );
\Use_Rd_Ctrl_Pipeline.r_read_fifo_addr[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EF"
    )
        port map (
      I0 => \^r_pop_safe_i\,
      I1 => rip_pop,
      I2 => ri_exist,
      O => \Use_Rd_Ctrl_Pipeline.r_read_fifo_addr_reg[0]\
    );
\Use_Rd_Ctrl_Pipeline.r_read_fifo_addr[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FBBBFFFF38BB0000"
    )
        port map (
      I0 => Q(3),
      I1 => \Use_FPGA.Cnt_Bit_Gen[0].FDS_Inst\,
      I2 => \Use_Rd_Ctrl_Pipeline.ri_hit_reg\,
      I3 => \^r_pop_safe_i\,
      I4 => \Use_Reg_Ctrl.queue_exist_i_reg\,
      I5 => \r_next_fifo_addr__7\(2),
      O => \Use_Rd_Ctrl_Pipeline.r_read_fifo_addr_reg[3]\
    );
\Using_FPGA.MUXCY_I_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1D"
    )
        port map (
      I0 => r_miss_fifo_empty,
      I1 => \Use_Rd_Ctrl_Pipeline.ri_hit_reg\,
      I2 => I4,
      O => S
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_system_cache_0_0_carry_and_n_188 is
  port (
    \The_Bit[0].Using_FPGA.Using_Set.FDS_Inst\ : out STD_LOGIC;
    lud_write_hit_done : out STD_LOGIC;
    p_162_in : out STD_LOGIC;
    S_2 : in STD_LOGIC;
    lu_mem_piperun_pre1 : in STD_LOGIC;
    Q : in STD_LOGIC;
    lu_mem_valid_reg : in STD_LOGIC;
    \lu_mem_info_reg[Wr]\ : in STD_LOGIC;
    lopt : in STD_LOGIC;
    lopt_1 : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_system_cache_0_0_carry_and_n_188 : entity is "carry_and_n";
end design_1_system_cache_0_0_carry_and_n_188;

architecture STRUCTURE of design_1_system_cache_0_0_carry_and_n_188 is
  signal \<const0>\ : STD_LOGIC;
  signal \^the_bit[0].using_fpga.using_set.fds_inst\ : STD_LOGIC;
begin
  \The_Bit[0].Using_FPGA.Using_Set.FDS_Inst\ <= \^the_bit[0].using_fpga.using_set.fds_inst\;
  \^the_bit[0].using_fpga.using_set.fds_inst\ <= lopt;
  lopt_1 <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
\Using_FPGA.MUXCY_I_i_3__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => lu_mem_valid_reg,
      I1 => \lu_mem_info_reg[Wr]\,
      O => p_162_in
    );
lookup_restart_mem_done_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^the_bit[0].using_fpga.using_set.fds_inst\,
      I1 => Q,
      O => lud_write_hit_done
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_system_cache_0_0_carry_and_n_204 is
  port (
    lookup_miss_dirty_no_clean : out STD_LOGIC;
    lookup_miss_dirty : in STD_LOGIC;
    \lu_check_info_reg[KillHit]\ : in STD_LOGIC;
    lopt : in STD_LOGIC;
    lopt_1 : out STD_LOGIC;
    lopt_2 : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_system_cache_0_0_carry_and_n_204 : entity is "carry_and_n";
end design_1_system_cache_0_0_carry_and_n_204;

architecture STRUCTURE of design_1_system_cache_0_0_carry_and_n_204 is
  signal \<const0>\ : STD_LOGIC;
  signal \Using_FPGA.MUXCY_I_i_1__131_n_0\ : STD_LOGIC;
  signal \^lookup_miss_dirty_no_clean\ : STD_LOGIC;
begin
  \^lookup_miss_dirty_no_clean\ <= lopt;
  lookup_miss_dirty_no_clean <= \^lookup_miss_dirty_no_clean\;
  lopt_1 <= \<const0>\;
  lopt_2 <= \Using_FPGA.MUXCY_I_i_1__131_n_0\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
\Using_FPGA.MUXCY_I_i_1__131\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \lu_check_info_reg[KillHit]\,
      O => \Using_FPGA.MUXCY_I_i_1__131_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_system_cache_0_0_carry_and_n_206 is
  port (
    lookup_push_write_miss_pre : out STD_LOGIC;
    lookup_md_wm_whne_valid : in STD_LOGIC;
    lu_check_wait_for_update : in STD_LOGIC;
    lopt : in STD_LOGIC;
    lopt_1 : out STD_LOGIC;
    lopt_2 : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_system_cache_0_0_carry_and_n_206 : entity is "carry_and_n";
end design_1_system_cache_0_0_carry_and_n_206;

architecture STRUCTURE of design_1_system_cache_0_0_carry_and_n_206 is
  signal \<const0>\ : STD_LOGIC;
  signal \Using_FPGA.MUXCY_I_i_1__132_n_0\ : STD_LOGIC;
  signal \^lookup_push_write_miss_pre\ : STD_LOGIC;
begin
  \^lookup_push_write_miss_pre\ <= lopt;
  lookup_push_write_miss_pre <= \^lookup_push_write_miss_pre\;
  lopt_1 <= \<const0>\;
  lopt_2 <= \Using_FPGA.MUXCY_I_i_1__132_n_0\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
\Using_FPGA.MUXCY_I_i_1__132\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => lu_check_wait_for_update,
      O => \Using_FPGA.MUXCY_I_i_1__132_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_system_cache_0_0_carry_and_n_21 is
  port (
    queue_pop_srl : out STD_LOGIC;
    \Use_FPGA.Use_Normal_Line.Line_Fit_Inst\ : out STD_LOGIC;
    \Use_FPGA.Empty_Inst\ : out STD_LOGIC;
    \Use_FPGA.Almost_Empty_Inst\ : out STD_LOGIC;
    \Use_FPGA.Full_Inst\ : out STD_LOGIC;
    D : out STD_LOGIC;
    rip_refresh_reg : in STD_LOGIC;
    \Use_FPGA.Cnt_Bit_Gen[1].FDS_Inst\ : in STD_LOGIC;
    \Gen_Port_Ready[0].Use_Slow_Port.Rd_FF_Inst\ : in STD_LOGIC;
    \Use_FPGA.Empty_Inst_0\ : in STD_LOGIC;
    \Use_FPGA.Use_Normal_Line.Line_Fit_Inst_0\ : in STD_LOGIC;
    \Use_FPGA.Almost_Empty_Inst_0\ : in STD_LOGIC;
    \Use_FPGA.Cnt_Bit_Gen[3].FDS_Inst\ : in STD_LOGIC;
    \Use_FPGA.Almost_Full_Inst\ : in STD_LOGIC;
    \Use_FPGA.Full_Inst_0\ : in STD_LOGIC;
    \Use_FPGA.Cnt_Bit_Gen[0].FDS_Inst\ : in STD_LOGIC;
    lopt : in STD_LOGIC;
    lopt_1 : out STD_LOGIC;
    lopt_2 : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_system_cache_0_0_carry_and_n_21 : entity is "carry_and_n";
end design_1_system_cache_0_0_carry_and_n_21;

architecture STRUCTURE of design_1_system_cache_0_0_carry_and_n_21 is
  signal \<const0>\ : STD_LOGIC;
  signal \^queue_pop_srl\ : STD_LOGIC;
  signal refresh_counter1 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \Use_FPGA.Almost_Empty_Inst_i_1__2\ : label is "soft_lutpair124";
  attribute SOFT_HLUTNM of \Use_FPGA.Empty_Inst_i_1__2\ : label is "soft_lutpair124";
begin
  \^queue_pop_srl\ <= lopt;
  lopt_1 <= \<const0>\;
  lopt_2 <= refresh_counter1;
  queue_pop_srl <= \^queue_pop_srl\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
\Use_FPGA.Almost_Empty_Inst_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FEF3C2C0"
    )
        port map (
      I0 => \Use_FPGA.Cnt_Bit_Gen[3].FDS_Inst\,
      I1 => \Gen_Port_Ready[0].Use_Slow_Port.Rd_FF_Inst\,
      I2 => \Use_FPGA.Empty_Inst_0\,
      I3 => \^queue_pop_srl\,
      I4 => \Use_FPGA.Almost_Empty_Inst_0\,
      O => \Use_FPGA.Almost_Empty_Inst\
    );
\Use_FPGA.Almost_Full_Inst_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFFCAFAFA00CA0A0"
    )
        port map (
      I0 => \Use_FPGA.Cnt_Bit_Gen[0].FDS_Inst\,
      I1 => \Use_FPGA.Full_Inst_0\,
      I2 => \Gen_Port_Ready[0].Use_Slow_Port.Rd_FF_Inst\,
      I3 => \Use_FPGA.Empty_Inst_0\,
      I4 => \^queue_pop_srl\,
      I5 => \Use_FPGA.Almost_Full_Inst\,
      O => D
    );
\Use_FPGA.Empty_Inst_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3230"
    )
        port map (
      I0 => \Use_FPGA.Almost_Empty_Inst_0\,
      I1 => \Gen_Port_Ready[0].Use_Slow_Port.Rd_FF_Inst\,
      I2 => \Use_FPGA.Empty_Inst_0\,
      I3 => \^queue_pop_srl\,
      O => \Use_FPGA.Empty_Inst\
    );
\Use_FPGA.Full_Inst_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BCBB8088"
    )
        port map (
      I0 => \Use_FPGA.Almost_Full_Inst\,
      I1 => \Gen_Port_Ready[0].Use_Slow_Port.Rd_FF_Inst\,
      I2 => \Use_FPGA.Empty_Inst_0\,
      I3 => \^queue_pop_srl\,
      I4 => \Use_FPGA.Full_Inst_0\,
      O => \Use_FPGA.Full_Inst\
    );
\Use_FPGA.Use_Normal_Line.Line_Fit_Inst_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BEBB8288"
    )
        port map (
      I0 => \Use_FPGA.Cnt_Bit_Gen[1].FDS_Inst\,
      I1 => \Gen_Port_Ready[0].Use_Slow_Port.Rd_FF_Inst\,
      I2 => \Use_FPGA.Empty_Inst_0\,
      I3 => \^queue_pop_srl\,
      I4 => \Use_FPGA.Use_Normal_Line.Line_Fit_Inst_0\,
      O => \Use_FPGA.Use_Normal_Line.Line_Fit_Inst\
    );
\Using_FPGA.MUXCY_I_i_1__3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \Use_FPGA.Empty_Inst_0\,
      O => refresh_counter1
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_system_cache_0_0_carry_and_n_220 is
  port (
    carry_1 : out STD_LOGIC;
    protected_bit : in STD_LOGIC;
    lu_mem_protect_conflict_d1 : in STD_LOGIC;
    \lu_check_protected_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    lu_check_protected_way : in STD_LOGIC;
    lopt : in STD_LOGIC;
    lopt_1 : out STD_LOGIC;
    lopt_2 : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_system_cache_0_0_carry_and_n_220 : entity is "carry_and_n";
end design_1_system_cache_0_0_carry_and_n_220;

architecture STRUCTURE of design_1_system_cache_0_0_carry_and_n_220 is
  signal \<const0>\ : STD_LOGIC;
  signal S : STD_LOGIC;
  signal \^carry_1\ : STD_LOGIC;
begin
  \^carry_1\ <= lopt;
  carry_1 <= \^carry_1\;
  lopt_1 <= \<const0>\;
  lopt_2 <= S;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
\Using_FPGA.MUXCY_I_i_1__101\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FD"
    )
        port map (
      I0 => lu_mem_protect_conflict_d1,
      I1 => \lu_check_protected_reg[0]\(0),
      I2 => lu_check_protected_way,
      O => S
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_system_cache_0_0_carry_and_n_221 is
  port (
    filtered_protection_bit : out STD_LOGIC;
    carry_1 : in STD_LOGIC;
    lu_mem_protect_conflict_d1 : in STD_LOGIC;
    lu_check_protected_way : in STD_LOGIC;
    \lu_check_protected_reg[1]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    lopt : in STD_LOGIC;
    lopt_1 : out STD_LOGIC;
    lopt_2 : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_system_cache_0_0_carry_and_n_221 : entity is "carry_and_n";
end design_1_system_cache_0_0_carry_and_n_221;

architecture STRUCTURE of design_1_system_cache_0_0_carry_and_n_221 is
  signal \<const0>\ : STD_LOGIC;
  signal S : STD_LOGIC;
  signal \^filtered_protection_bit\ : STD_LOGIC;
begin
  \^filtered_protection_bit\ <= lopt;
  filtered_protection_bit <= \^filtered_protection_bit\;
  lopt_1 <= \<const0>\;
  lopt_2 <= S;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
\Using_FPGA.MUXCY_I_i_1__102\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F7"
    )
        port map (
      I0 => lu_mem_protect_conflict_d1,
      I1 => lu_check_protected_way,
      I2 => \lu_check_protected_reg[1]\(0),
      O => S
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_system_cache_0_0_carry_and_n_237 is
  port (
    carry_1 : out STD_LOGIC;
    lookup_write_hit_carry : in STD_LOGIC;
    \lu_check_info_reg[Port_Num][0]\ : in STD_LOGIC;
    update_write_miss_busy : in STD_LOGIC_VECTOR ( 0 to 0 );
    lopt : out STD_LOGIC;
    lopt_1 : in STD_LOGIC;
    lopt_2 : in STD_LOGIC;
    lopt_3 : out STD_LOGIC;
    lopt_4 : in STD_LOGIC;
    lopt_5 : in STD_LOGIC;
    lopt_6 : out STD_LOGIC;
    lopt_7 : in STD_LOGIC;
    lopt_8 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_system_cache_0_0_carry_and_n_237 : entity is "carry_and_n";
end design_1_system_cache_0_0_carry_and_n_237;

architecture STRUCTURE of design_1_system_cache_0_0_carry_and_n_237 is
  signal S : STD_LOGIC;
  signal \^lopt_1\ : STD_LOGIC;
  signal \^lopt_2\ : STD_LOGIC;
  signal \^lopt_3\ : STD_LOGIC;
  signal \^lopt_4\ : STD_LOGIC;
  signal \^lopt_5\ : STD_LOGIC;
  signal \^lopt_6\ : STD_LOGIC;
  signal \^lopt_7\ : STD_LOGIC;
  signal \^lopt_8\ : STD_LOGIC;
  signal lopt_9 : STD_LOGIC;
  signal \NLW_Using_FPGA.MUXCY_I_CARRY4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \Using_FPGA.MUXCY_I_CARRY4\ : label is "(MUXCY,XORCY)";
  attribute XILINX_TRANSFORM_PINMAP : string;
  attribute XILINX_TRANSFORM_PINMAP of \Using_FPGA.MUXCY_I_CARRY4\ : label is "LO:O";
  attribute box_type : string;
  attribute box_type of \Using_FPGA.MUXCY_I_CARRY4\ : label is "PRIMITIVE";
begin
  \^lopt_2\ <= lopt_1;
  \^lopt_3\ <= lopt_2;
  \^lopt_5\ <= lopt_4;
  \^lopt_6\ <= lopt_5;
  \^lopt_8\ <= lopt_7;
  lopt <= \^lopt_1\;
  lopt_3 <= \^lopt_4\;
  lopt_6 <= \^lopt_7\;
  lopt_9 <= lopt_8;
\Using_FPGA.MUXCY_I_CARRY4\: unisim.vcomponents.CARRY4
     port map (
      CI => lookup_write_hit_carry,
      CO(3) => \^lopt_7\,
      CO(2) => \^lopt_4\,
      CO(1) => \^lopt_1\,
      CO(0) => carry_1,
      CYINIT => '0',
      DI(3) => \^lopt_8\,
      DI(2) => \^lopt_5\,
      DI(1) => \^lopt_2\,
      DI(0) => '0',
      O(3 downto 0) => \NLW_Using_FPGA.MUXCY_I_CARRY4_O_UNCONNECTED\(3 downto 0),
      S(3) => lopt_9,
      S(2) => \^lopt_6\,
      S(1) => \^lopt_3\,
      S(0) => S
    );
\Using_FPGA.MUXCY_I_i_1__84\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \lu_check_info_reg[Port_Num][0]\,
      I1 => update_write_miss_busy(0),
      O => S
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_system_cache_0_0_carry_and_n_238 is
  port (
    Carry_In : out STD_LOGIC;
    carry_1 : in STD_LOGIC;
    \lu_check_info_reg[Port_Num][0]\ : in STD_LOGIC;
    update_write_miss_busy : in STD_LOGIC_VECTOR ( 0 to 0 );
    lopt : in STD_LOGIC;
    lopt_1 : out STD_LOGIC;
    lopt_2 : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_system_cache_0_0_carry_and_n_238 : entity is "carry_and_n";
end design_1_system_cache_0_0_carry_and_n_238;

architecture STRUCTURE of design_1_system_cache_0_0_carry_and_n_238 is
  signal \<const0>\ : STD_LOGIC;
  signal \^carry_in\ : STD_LOGIC;
  signal S : STD_LOGIC;
begin
  Carry_In <= \^carry_in\;
  \^carry_in\ <= lopt;
  lopt_1 <= \<const0>\;
  lopt_2 <= S;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
\Using_FPGA.MUXCY_I_i_1__87\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \lu_check_info_reg[Port_Num][0]\,
      I1 => update_write_miss_busy(0),
      O => S
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_system_cache_0_0_carry_and_n_25 is
  port (
    idle_carry_3 : out STD_LOGIC;
    rd_port_multi_part_1 : in STD_LOGIC;
    \rd_port_access[1][Valid]\ : in STD_LOGIC;
    S1_AXI_AWVALID : in STD_LOGIC;
    queue_full_1 : in STD_LOGIC;
    any_port_forbid_1 : in STD_LOGIC;
    arb_token_1 : in STD_LOGIC;
    lopt : out STD_LOGIC;
    lopt_1 : in STD_LOGIC;
    lopt_2 : in STD_LOGIC;
    lopt_3 : out STD_LOGIC;
    lopt_4 : in STD_LOGIC;
    lopt_5 : out STD_LOGIC;
    lopt_6 : in STD_LOGIC;
    lopt_7 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_system_cache_0_0_carry_and_n_25 : entity is "carry_and_n";
end design_1_system_cache_0_0_carry_and_n_25;

architecture STRUCTURE of design_1_system_cache_0_0_carry_and_n_25 is
  signal \Using_FPGA.MUXCY_I_i_1__147_n_0\ : STD_LOGIC;
  signal \^lopt_1\ : STD_LOGIC;
  signal \^lopt_2\ : STD_LOGIC;
  signal \^lopt_3\ : STD_LOGIC;
  signal \^lopt_4\ : STD_LOGIC;
  signal \^lopt_5\ : STD_LOGIC;
  signal \^lopt_6\ : STD_LOGIC;
  signal \^lopt_7\ : STD_LOGIC;
  signal lopt_8 : STD_LOGIC;
  signal \NLW_Using_FPGA.MUXCY_I_CARRY4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \Using_FPGA.MUXCY_I_CARRY4\ : label is "(MUXCY,XORCY)";
  attribute XILINX_TRANSFORM_PINMAP : string;
  attribute XILINX_TRANSFORM_PINMAP of \Using_FPGA.MUXCY_I_CARRY4\ : label is "LO:O";
  attribute box_type : string;
  attribute box_type of \Using_FPGA.MUXCY_I_CARRY4\ : label is "PRIMITIVE";
begin
  \^lopt_2\ <= lopt_1;
  \^lopt_3\ <= lopt_2;
  \^lopt_5\ <= lopt_4;
  \^lopt_7\ <= lopt_6;
  lopt <= \^lopt_1\;
  lopt_3 <= \^lopt_4\;
  lopt_5 <= \^lopt_6\;
  lopt_8 <= lopt_7;
\Using_FPGA.MUXCY_I_CARRY4\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \^lopt_6\,
      CO(2) => \^lopt_4\,
      CO(1) => \^lopt_1\,
      CO(0) => idle_carry_3,
      CYINIT => '1',
      DI(3) => \^lopt_7\,
      DI(2) => \^lopt_5\,
      DI(1) => \^lopt_2\,
      DI(0) => '0',
      O(3 downto 0) => \NLW_Using_FPGA.MUXCY_I_CARRY4_O_UNCONNECTED\(3 downto 0),
      S(3) => lopt_8,
      S(2) => \^lopt_5\,
      S(1) => \^lopt_3\,
      S(0) => \Using_FPGA.MUXCY_I_i_1__147_n_0\
    );
\Using_FPGA.MUXCY_I_i_1__147\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7777330377777777"
    )
        port map (
      I0 => rd_port_multi_part_1,
      I1 => \rd_port_access[1][Valid]\,
      I2 => S1_AXI_AWVALID,
      I3 => queue_full_1,
      I4 => any_port_forbid_1,
      I5 => arb_token_1,
      O => \Using_FPGA.MUXCY_I_i_1__147_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_system_cache_0_0_carry_and_n_282 is
  port (
    Carry_IN : out STD_LOGIC;
    Carry_OUT : in STD_LOGIC;
    \update_info_reg[Evict]\ : in STD_LOGIC;
    lopt : in STD_LOGIC;
    lopt_1 : out STD_LOGIC;
    lopt_2 : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_system_cache_0_0_carry_and_n_282 : entity is "carry_and_n";
end design_1_system_cache_0_0_carry_and_n_282;

architecture STRUCTURE of design_1_system_cache_0_0_carry_and_n_282 is
  signal \<const0>\ : STD_LOGIC;
  signal \^carry_in\ : STD_LOGIC;
  signal S : STD_LOGIC;
begin
  Carry_IN <= \^carry_in\;
  \^carry_in\ <= lopt;
  lopt_1 <= \<const0>\;
  lopt_2 <= S;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
\Using_FPGA.MUXCY_I_i_1__153\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \update_info_reg[Evict]\,
      O => S
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_system_cache_0_0_carry_and_n_32 is
  port (
    idle_carry_1 : out STD_LOGIC;
    any_port_forbid_0 : in STD_LOGIC;
    \arb_prohibit_read_reg[0]\ : in STD_LOGIC;
    S0_AXI_ARVALID : in STD_LOGIC;
    read_req_ready : in STD_LOGIC;
    lopt : out STD_LOGIC;
    lopt_1 : in STD_LOGIC;
    lopt_2 : in STD_LOGIC;
    lopt_3 : out STD_LOGIC;
    lopt_4 : in STD_LOGIC;
    lopt_5 : in STD_LOGIC;
    lopt_6 : out STD_LOGIC;
    lopt_7 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_system_cache_0_0_carry_and_n_32 : entity is "carry_and_n";
end design_1_system_cache_0_0_carry_and_n_32;

architecture STRUCTURE of design_1_system_cache_0_0_carry_and_n_32 is
  signal \Using_FPGA.MUXCY_I_i_1__17_n_0\ : STD_LOGIC;
  signal \^lopt_1\ : STD_LOGIC;
  signal \^lopt_2\ : STD_LOGIC;
  signal \^lopt_3\ : STD_LOGIC;
  signal \^lopt_4\ : STD_LOGIC;
  signal \^lopt_5\ : STD_LOGIC;
  signal \^lopt_6\ : STD_LOGIC;
  signal \^lopt_7\ : STD_LOGIC;
  signal lopt_8 : STD_LOGIC;
  signal \NLW_Using_FPGA.MUXCY_I_CARRY4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \Using_FPGA.MUXCY_I_CARRY4\ : label is "(MUXCY,XORCY)";
  attribute XILINX_TRANSFORM_PINMAP : string;
  attribute XILINX_TRANSFORM_PINMAP of \Using_FPGA.MUXCY_I_CARRY4\ : label is "LO:O";
  attribute box_type : string;
  attribute box_type of \Using_FPGA.MUXCY_I_CARRY4\ : label is "PRIMITIVE";
begin
  \^lopt_2\ <= lopt_1;
  \^lopt_3\ <= lopt_2;
  \^lopt_5\ <= lopt_4;
  \^lopt_6\ <= lopt_5;
  lopt <= \^lopt_1\;
  lopt_3 <= \^lopt_4\;
  lopt_6 <= \^lopt_7\;
  lopt_8 <= lopt_7;
\Using_FPGA.MUXCY_I_CARRY4\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \^lopt_7\,
      CO(2) => \^lopt_4\,
      CO(1) => \^lopt_1\,
      CO(0) => idle_carry_1,
      CYINIT => '1',
      DI(3) => lopt_8,
      DI(2) => \^lopt_5\,
      DI(1) => \^lopt_2\,
      DI(0) => '0',
      O(3 downto 0) => \NLW_Using_FPGA.MUXCY_I_CARRY4_O_UNCONNECTED\(3 downto 0),
      S(3) => lopt_8,
      S(2) => \^lopt_6\,
      S(1) => \^lopt_3\,
      S(0) => \Using_FPGA.MUXCY_I_i_1__17_n_0\
    );
\Using_FPGA.MUXCY_I_i_1__17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EFFF"
    )
        port map (
      I0 => any_port_forbid_0,
      I1 => \arb_prohibit_read_reg[0]\,
      I2 => S0_AXI_ARVALID,
      I3 => read_req_ready,
      O => \Using_FPGA.MUXCY_I_i_1__17_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_system_cache_0_0_carry_and_n_33 is
  port (
    idle_carry_2 : out STD_LOGIC;
    idle_carry_1 : in STD_LOGIC;
    \Gen_Port_Ready[0].Use_Slow_Port.Wr_FF_Inst\ : in STD_LOGIC;
    rd_port_multi_part_0 : in STD_LOGIC;
    \rd_port_access[0][Valid]\ : in STD_LOGIC;
    any_port_forbid_0 : in STD_LOGIC;
    S0_AXI_AWVALID : in STD_LOGIC;
    queue_full : in STD_LOGIC;
    lopt : in STD_LOGIC;
    lopt_1 : out STD_LOGIC;
    lopt_2 : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_system_cache_0_0_carry_and_n_33 : entity is "carry_and_n";
end design_1_system_cache_0_0_carry_and_n_33;

architecture STRUCTURE of design_1_system_cache_0_0_carry_and_n_33 is
  signal \<const0>\ : STD_LOGIC;
  signal S : STD_LOGIC;
  signal \^idle_carry_2\ : STD_LOGIC;
begin
  \^idle_carry_2\ <= lopt;
  idle_carry_2 <= \^idle_carry_2\;
  lopt_1 <= \<const0>\;
  lopt_2 <= S;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
\Using_FPGA.MUXCY_I_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFEFFFF"
    )
        port map (
      I0 => \Gen_Port_Ready[0].Use_Slow_Port.Wr_FF_Inst\,
      I1 => rd_port_multi_part_0,
      I2 => \rd_port_access[0][Valid]\,
      I3 => any_port_forbid_0,
      I4 => S0_AXI_AWVALID,
      I5 => queue_full,
      O => S
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_system_cache_0_0_carry_and_n_4 is
  port (
    queue_pop_srl : out STD_LOGIC;
    \Use_FPGA.Use_Normal_Line.Line_Fit_Inst\ : out STD_LOGIC;
    \Use_FPGA.Empty_Inst\ : out STD_LOGIC;
    \Use_FPGA.Almost_Empty_Inst\ : out STD_LOGIC;
    \Use_FPGA.Full_Inst\ : out STD_LOGIC;
    D : out STD_LOGIC;
    rip_refresh_reg : in STD_LOGIC;
    \Use_FPGA.Cnt_Bit_Gen[1].FDS_Inst\ : in STD_LOGIC;
    \Gen_Port_Ready[1].Use_Slow_Port.Rd_FF_Inst\ : in STD_LOGIC;
    \Use_FPGA.Empty_Inst_0\ : in STD_LOGIC;
    \Use_FPGA.Use_Normal_Line.Line_Fit_Inst_0\ : in STD_LOGIC;
    \Use_FPGA.Almost_Empty_Inst_0\ : in STD_LOGIC;
    \Use_FPGA.Cnt_Bit_Gen[3].FDS_Inst\ : in STD_LOGIC;
    \Use_FPGA.Almost_Full_Inst\ : in STD_LOGIC;
    \Use_FPGA.Full_Inst_0\ : in STD_LOGIC;
    \Use_FPGA.Cnt_Bit_Gen[0].FDS_Inst\ : in STD_LOGIC;
    lopt : in STD_LOGIC;
    lopt_1 : out STD_LOGIC;
    lopt_2 : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_system_cache_0_0_carry_and_n_4 : entity is "carry_and_n";
end design_1_system_cache_0_0_carry_and_n_4;

architecture STRUCTURE of design_1_system_cache_0_0_carry_and_n_4 is
  signal \<const0>\ : STD_LOGIC;
  signal \^queue_pop_srl\ : STD_LOGIC;
  signal refresh_counter1 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \Use_FPGA.Almost_Empty_Inst_i_1__7\ : label is "soft_lutpair150";
  attribute SOFT_HLUTNM of \Use_FPGA.Empty_Inst_i_1__7\ : label is "soft_lutpair150";
begin
  \^queue_pop_srl\ <= lopt;
  lopt_1 <= \<const0>\;
  lopt_2 <= refresh_counter1;
  queue_pop_srl <= \^queue_pop_srl\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
\Use_FPGA.Almost_Empty_Inst_i_1__7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FEF3C2C0"
    )
        port map (
      I0 => \Use_FPGA.Cnt_Bit_Gen[3].FDS_Inst\,
      I1 => \Gen_Port_Ready[1].Use_Slow_Port.Rd_FF_Inst\,
      I2 => \Use_FPGA.Empty_Inst_0\,
      I3 => \^queue_pop_srl\,
      I4 => \Use_FPGA.Almost_Empty_Inst_0\,
      O => \Use_FPGA.Almost_Empty_Inst\
    );
\Use_FPGA.Almost_Full_Inst_i_1__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFFCAFAFA00CA0A0"
    )
        port map (
      I0 => \Use_FPGA.Cnt_Bit_Gen[0].FDS_Inst\,
      I1 => \Use_FPGA.Full_Inst_0\,
      I2 => \Gen_Port_Ready[1].Use_Slow_Port.Rd_FF_Inst\,
      I3 => \Use_FPGA.Empty_Inst_0\,
      I4 => \^queue_pop_srl\,
      I5 => \Use_FPGA.Almost_Full_Inst\,
      O => D
    );
\Use_FPGA.Empty_Inst_i_1__7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3230"
    )
        port map (
      I0 => \Use_FPGA.Almost_Empty_Inst_0\,
      I1 => \Gen_Port_Ready[1].Use_Slow_Port.Rd_FF_Inst\,
      I2 => \Use_FPGA.Empty_Inst_0\,
      I3 => \^queue_pop_srl\,
      O => \Use_FPGA.Empty_Inst\
    );
\Use_FPGA.Full_Inst_i_1__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BCBB8088"
    )
        port map (
      I0 => \Use_FPGA.Almost_Full_Inst\,
      I1 => \Gen_Port_Ready[1].Use_Slow_Port.Rd_FF_Inst\,
      I2 => \Use_FPGA.Empty_Inst_0\,
      I3 => \^queue_pop_srl\,
      I4 => \Use_FPGA.Full_Inst_0\,
      O => \Use_FPGA.Full_Inst\
    );
\Use_FPGA.Use_Normal_Line.Line_Fit_Inst_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BEBB8288"
    )
        port map (
      I0 => \Use_FPGA.Cnt_Bit_Gen[1].FDS_Inst\,
      I1 => \Gen_Port_Ready[1].Use_Slow_Port.Rd_FF_Inst\,
      I2 => \Use_FPGA.Empty_Inst_0\,
      I3 => \^queue_pop_srl\,
      I4 => \Use_FPGA.Use_Normal_Line.Line_Fit_Inst_0\,
      O => \Use_FPGA.Use_Normal_Line.Line_Fit_Inst\
    );
\Using_FPGA.MUXCY_I_i_1__8\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \Use_FPGA.Empty_Inst_0\,
      O => refresh_counter1
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_system_cache_0_0_carry_and_n_41 is
  port (
    access_piperun : out STD_LOGIC;
    lookup_piperun_post1 : in STD_LOGIC;
    lopt : in STD_LOGIC;
    lopt_1 : out STD_LOGIC;
    lopt_2 : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_system_cache_0_0_carry_and_n_41 : entity is "carry_and_n";
end design_1_system_cache_0_0_carry_and_n_41;

architecture STRUCTURE of design_1_system_cache_0_0_carry_and_n_41 is
  signal \<const0>\ : STD_LOGIC;
  signal \<const1>\ : STD_LOGIC;
  signal \^access_piperun\ : STD_LOGIC;
begin
  \^access_piperun\ <= lopt;
  access_piperun <= \^access_piperun\;
  lopt_1 <= \<const0>\;
  lopt_2 <= \<const1>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
VCC: unisim.vcomponents.VCC
     port map (
      P => \<const1>\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_system_cache_0_0_carry_and_n_66 is
  port (
    update_piperun : out STD_LOGIC;
    update_done_tag_write : out STD_LOGIC;
    update_piperun_pre1 : in STD_LOGIC;
    Q : in STD_LOGIC;
    update_done_tag_write_reg : in STD_LOGIC;
    update_readback_available_reg : in STD_LOGIC;
    update_need_tag_write : in STD_LOGIC;
    update_valid : in STD_LOGIC;
    \Long_External_Burst.update_rb_pos_phase_reg\ : in STD_LOGIC;
    update_read_miss_ongoing_reg : in STD_LOGIC;
    lopt : in STD_LOGIC;
    lopt_1 : out STD_LOGIC;
    lopt_2 : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_system_cache_0_0_carry_and_n_66 : entity is "carry_and_n";
end design_1_system_cache_0_0_carry_and_n_66;

architecture STRUCTURE of design_1_system_cache_0_0_carry_and_n_66 is
  signal \<const0>\ : STD_LOGIC;
  signal \Using_FPGA.MUXCY_I_i_1__151_n_0\ : STD_LOGIC;
  signal \^update_piperun\ : STD_LOGIC;
begin
  \^update_piperun\ <= lopt;
  lopt_1 <= \<const0>\;
  lopt_2 <= \Using_FPGA.MUXCY_I_i_1__151_n_0\;
  update_piperun <= \^update_piperun\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
\Using_FPGA.MUXCY_I_i_1__151\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1000FFFFFFFFFFFF"
    )
        port map (
      I0 => update_done_tag_write_reg,
      I1 => update_readback_available_reg,
      I2 => update_need_tag_write,
      I3 => update_valid,
      I4 => \Long_External_Burst.update_rb_pos_phase_reg\,
      I5 => update_read_miss_ongoing_reg,
      O => \Using_FPGA.MUXCY_I_i_1__151_n_0\
    );
update_done_tag_write_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => Q,
      I1 => \^update_piperun\,
      O => update_done_tag_write
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_system_cache_0_0_carry_and_n_71 is
  port (
    M0_AXI_RREADY : out STD_LOGIC;
    queue_pop129_out : out STD_LOGIC;
    queue_pop134_out : out STD_LOGIC;
    \Use_Reg_Ctrl.queue_exist_i_reg\ : out STD_LOGIC;
    ud_rm_use_and_lock_safe : in STD_LOGIC;
    M0_AXI_RVALID : in STD_LOGIC;
    M0_AXI_RLAST : in STD_LOGIC;
    ri_evicted : in STD_LOGIC;
    Q : in STD_LOGIC;
    ri_exist : in STD_LOGIC;
    lopt : out STD_LOGIC;
    lopt_1 : in STD_LOGIC;
    lopt_2 : out STD_LOGIC;
    lopt_3 : in STD_LOGIC;
    lopt_4 : in STD_LOGIC;
    lopt_5 : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_system_cache_0_0_carry_and_n_71 : entity is "carry_and_n";
end design_1_system_cache_0_0_carry_and_n_71;

architecture STRUCTURE of design_1_system_cache_0_0_carry_and_n_71 is
  signal \^m0_axi_rready\ : STD_LOGIC;
  signal S : STD_LOGIC;
  signal \^lopt_1\ : STD_LOGIC;
  signal \^lopt_2\ : STD_LOGIC;
  signal \^lopt_3\ : STD_LOGIC;
  signal \^lopt_4\ : STD_LOGIC;
  signal \^lopt_5\ : STD_LOGIC;
  signal lopt_6 : STD_LOGIC;
  signal \NLW_Using_FPGA.MUXCY_I_CARRY4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \Use_FPGA.Cnt_Bit_Gen[0].Active_Low.First_Bit.LUT_Inst_i_1__3\ : label is "soft_lutpair89";
  attribute SOFT_HLUTNM of \Use_Reg_Ctrl.queue_exist_i_i_1__4\ : label is "soft_lutpair89";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \Using_FPGA.MUXCY_I_CARRY4\ : label is "(MUXCY,XORCY)";
  attribute XILINX_TRANSFORM_PINMAP : string;
  attribute XILINX_TRANSFORM_PINMAP of \Using_FPGA.MUXCY_I_CARRY4\ : label is "LO:O";
  attribute box_type : string;
  attribute box_type of \Using_FPGA.MUXCY_I_CARRY4\ : label is "PRIMITIVE";
begin
  M0_AXI_RREADY <= \^m0_axi_rready\;
  \^lopt_2\ <= lopt_1;
  \^lopt_4\ <= lopt_3;
  \^lopt_5\ <= lopt_4;
  lopt <= \^lopt_1\;
  lopt_2 <= \^lopt_3\;
  lopt_5 <= lopt_6;
\Use_FPGA.Cnt_Bit_Gen[0].Active_Low.First_Bit.LUT_Inst_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => M0_AXI_RVALID,
      I1 => \^m0_axi_rready\,
      I2 => M0_AXI_RLAST,
      I3 => ri_evicted,
      O => queue_pop129_out
    );
\Use_FPGA.Cnt_Bit_Gen[0].No_Prot.First_Bit.LUT_Inst_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => M0_AXI_RLAST,
      I1 => \^m0_axi_rready\,
      I2 => M0_AXI_RVALID,
      O => queue_pop134_out
    );
\Use_Reg_Ctrl.queue_exist_i_i_1__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"80FF"
    )
        port map (
      I0 => M0_AXI_RVALID,
      I1 => \^m0_axi_rready\,
      I2 => M0_AXI_RLAST,
      I3 => ri_exist,
      O => \Use_Reg_Ctrl.queue_exist_i_reg\
    );
\Using_FPGA.MUXCY_I_CARRY4\: unisim.vcomponents.CARRY4
     port map (
      CI => ud_rm_use_and_lock_safe,
      CO(3) => lopt_6,
      CO(2) => \^lopt_3\,
      CO(1) => \^lopt_1\,
      CO(0) => \^m0_axi_rready\,
      CYINIT => '0',
      DI(3) => \^lopt_4\,
      DI(2) => \^lopt_4\,
      DI(1) => \^lopt_2\,
      DI(0) => '0',
      O(3 downto 0) => \NLW_Using_FPGA.MUXCY_I_CARRY4_O_UNCONNECTED\(3 downto 0),
      S(3) => \^lopt_5\,
      S(2) => \^lopt_5\,
      S(1) => M0_AXI_RVALID,
      S(0) => S
    );
\Using_FPGA.MUXCY_I_i_1__26\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q,
      O => S
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_system_cache_0_0_carry_latch_and is
  port (
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \p_4_out__2\ : out STD_LOGIC;
    r_pop_safe_i : in STD_LOGIC;
    \lud_reg_valid_one_hot_reg[1]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    r_hit_fifo_almost_empty : in STD_LOGIC;
    I4 : in STD_LOGIC;
    \Use_Rd_Ctrl_Pipeline.ri_hit_reg\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_system_cache_0_0_carry_latch_and : entity is "carry_latch_and";
end design_1_system_cache_0_0_carry_latch_and;

architecture STRUCTURE of design_1_system_cache_0_0_carry_latch_and is
  signal \^e\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal SRI : STD_LOGIC;
  attribute box_type : string;
  attribute box_type of \Using_FPGA.AND2B1L_Inst1\ : label is "PRIMITIVE";
begin
  E(0) <= \^e\(0);
\Use_FPGA_2.S_AXI_RVALID_i_3__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AABF"
    )
        port map (
      I0 => \lud_reg_valid_one_hot_reg[1]\(0),
      I1 => \^e\(0),
      I2 => r_hit_fifo_almost_empty,
      I3 => I4,
      O => \p_4_out__2\
    );
\Using_FPGA.AND2B1L_Inst1\: unisim.vcomponents.AND2B1L
    generic map(
      IS_SRI_INVERTED => '0'
    )
        port map (
      DI => r_pop_safe_i,
      O => \^e\(0),
      SRI => SRI
    );
\Using_FPGA.AND2B1L_Inst1_i_1__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \Use_Rd_Ctrl_Pipeline.ri_hit_reg\,
      O => SRI
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_system_cache_0_0_carry_latch_and_141 is
  port (
    \Not_Using_XPM.Using_BRAM.Native.Using_B36_Sx.The_BRAMs[3].RAMB36_I1\ : out STD_LOGIC;
    lud_step_want_step_offset : in STD_LOGIC;
    SRI : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_system_cache_0_0_carry_latch_and_141 : entity is "carry_latch_and";
end design_1_system_cache_0_0_carry_latch_and_141;

architecture STRUCTURE of design_1_system_cache_0_0_carry_latch_and_141 is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.AND2B1L_Inst1\ : label is "PRIMITIVE";
begin
\Using_FPGA.AND2B1L_Inst1\: unisim.vcomponents.AND2B1L
    generic map(
      IS_SRI_INVERTED => '0'
    )
        port map (
      DI => lud_step_want_step_offset,
      O => \Not_Using_XPM.Using_BRAM.Native.Using_B36_Sx.The_BRAMs[3].RAMB36_I1\,
      SRI => SRI
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_system_cache_0_0_carry_latch_and_181 is
  port (
    WEBWE : out STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    SRI : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_system_cache_0_0_carry_latch_and_181 : entity is "carry_latch_and";
end design_1_system_cache_0_0_carry_latch_and_181;

architecture STRUCTURE of design_1_system_cache_0_0_carry_latch_and_181 is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.AND2B1L_Inst1\ : label is "PRIMITIVE";
begin
\Using_FPGA.AND2B1L_Inst1\: unisim.vcomponents.AND2B1L
    generic map(
      IS_SRI_INVERTED => '0'
    )
        port map (
      DI => E(0),
      O => WEBWE(0),
      SRI => SRI
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_system_cache_0_0_carry_latch_and_20 is
  port (
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \p_4_out__2\ : out STD_LOGIC;
    lud_addr_pipeline_full0 : out STD_LOGIC;
    r_pop_safe_i : in STD_LOGIC;
    \lud_reg_valid_one_hot_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    r_hit_fifo_almost_empty : in STD_LOGIC;
    I4 : in STD_LOGIC;
    \Use_Rd_Ctrl_Pipeline.ri_hit_reg\ : in STD_LOGIC;
    \Use_FPGA_Flag_Hit.Full_Inst\ : in STD_LOGIC;
    lud_addr_pipeline_full : in STD_LOGIC;
    lud_reg_valid_reg : in STD_LOGIC;
    p_57_in : in STD_LOGIC;
    \lud_mem_port_one_hot_reg[1]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Use_Rd_Ctrl_Pipeline.ri_hit_reg_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Use_FPGA_Flag_Hit.Full_Inst_0\ : in STD_LOGIC;
    \Use_FPGA_Flag_Hit.Full_Inst_1\ : in STD_LOGIC;
    lud_reg_valid_reg_0 : in STD_LOGIC;
    \read_data_status[0,0][Hit_Almost_Full]\ : in STD_LOGIC;
    lud_reg_port_num : in STD_LOGIC;
    \read_data_status[0,1][Hit_Almost_Full]\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_system_cache_0_0_carry_latch_and_20 : entity is "carry_latch_and";
end design_1_system_cache_0_0_carry_latch_and_20;

architecture STRUCTURE of design_1_system_cache_0_0_carry_latch_and_20 is
  signal \^e\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal SRI : STD_LOGIC;
  signal lud_addr_pipeline_full_i_4_n_0 : STD_LOGIC;
  signal lud_addr_pipeline_full_i_6_n_0 : STD_LOGIC;
  attribute box_type : string;
  attribute box_type of \Using_FPGA.AND2B1L_Inst1\ : label is "PRIMITIVE";
begin
  E(0) <= \^e\(0);
\Use_FPGA_2.S_AXI_RVALID_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AABF"
    )
        port map (
      I0 => \lud_reg_valid_one_hot_reg[0]\(0),
      I1 => \^e\(0),
      I2 => r_hit_fifo_almost_empty,
      I3 => I4,
      O => \p_4_out__2\
    );
\Using_FPGA.AND2B1L_Inst1\: unisim.vcomponents.AND2B1L
    generic map(
      IS_SRI_INVERTED => '0'
    )
        port map (
      DI => r_pop_safe_i,
      O => \^e\(0),
      SRI => SRI
    );
\Using_FPGA.AND2B1L_Inst1_i_1__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \Use_Rd_Ctrl_Pipeline.ri_hit_reg\,
      O => SRI
    );
lud_addr_pipeline_full_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFA8A8A8FFA8A8"
    )
        port map (
      I0 => \Use_FPGA_Flag_Hit.Full_Inst\,
      I1 => lud_addr_pipeline_full,
      I2 => lud_reg_valid_reg,
      I3 => lud_addr_pipeline_full_i_4_n_0,
      I4 => p_57_in,
      I5 => lud_addr_pipeline_full_i_6_n_0,
      O => lud_addr_pipeline_full0
    );
lud_addr_pipeline_full_i_4: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFD8DD"
    )
        port map (
      I0 => \lud_mem_port_one_hot_reg[1]\(0),
      I1 => \Use_Rd_Ctrl_Pipeline.ri_hit_reg_0\(0),
      I2 => \^e\(0),
      I3 => \Use_FPGA_Flag_Hit.Full_Inst_0\,
      I4 => \Use_FPGA_Flag_Hit.Full_Inst_1\,
      O => lud_addr_pipeline_full_i_4_n_0
    );
lud_addr_pipeline_full_i_6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0C0C440000004400"
    )
        port map (
      I0 => \^e\(0),
      I1 => lud_reg_valid_reg_0,
      I2 => \Use_Rd_Ctrl_Pipeline.ri_hit_reg_0\(0),
      I3 => \read_data_status[0,0][Hit_Almost_Full]\,
      I4 => lud_reg_port_num,
      I5 => \read_data_status[0,1][Hit_Almost_Full]\,
      O => lud_addr_pipeline_full_i_6_n_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_system_cache_0_0_carry_latch_and_30 is
  port (
    \arb_prohibit_read_reg[0]\ : out STD_LOGIC;
    \arb_access_i_reg[Evict]\ : out STD_LOGIC;
    \reduce_or__0\ : out STD_LOGIC;
    arb_prohibit_read : out STD_LOGIC_VECTOR ( 0 to 0 );
    \arb_access_i_reg[Keep]\ : out STD_LOGIC;
    \arb_access_i_reg[Early]\ : out STD_LOGIC;
    \arb_prohibit_read_reg[0]_0\ : out STD_LOGIC;
    port_ready_0 : in STD_LOGIC;
    \arb_access_i_reg[Evict]_0\ : in STD_LOGIC;
    \ctrl_access[Internal_Cmd]\ : in STD_LOGIC;
    access_piperun : in STD_LOGIC;
    reduce_or4_out : in STD_LOGIC;
    Q : in STD_LOGIC;
    any_port_forbid_0 : in STD_LOGIC;
    \arb_prohibit_read_reg[0]_1\ : in STD_LOGIC;
    S0_AXI_ARVALID : in STD_LOGIC;
    read_req_ready : in STD_LOGIC;
    \Multi_Port.Gen_Token[1].Forbid_FF_Inst\ : in STD_LOGIC;
    \arb_access_i[Allocate]1__0\ : in STD_LOGIC;
    \access_info[0][Keep]\ : in STD_LOGIC;
    ARESET_reg : in STD_LOGIC;
    \access_info[0][Early]\ : in STD_LOGIC;
    \lookup_read_data_new[0,0][Valid]\ : in STD_LOGIC;
    \arb_prohibit_quick_reg[0]\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_system_cache_0_0_carry_latch_and_30 : entity is "carry_latch_and";
end design_1_system_cache_0_0_carry_latch_and_30;

architecture STRUCTURE of design_1_system_cache_0_0_carry_latch_and_30 is
  signal \Gen_Port_Ready[1].Detect_Idle[0].Lower_Prio.LP_Rd_Inst/S\ : STD_LOGIC;
  signal \^arb_prohibit_read_reg[0]\ : STD_LOGIC;
  signal \^reduce_or__0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \Gen_Port_Ready[0].Use_Slow_Port.Rd_FF_Inst_i_1\ : label is "soft_lutpair106";
  attribute box_type : string;
  attribute box_type of \Using_FPGA.AND2B1L_Inst1\ : label is "PRIMITIVE";
  attribute SOFT_HLUTNM of \arb_prohibit_read[0]_i_1\ : label is "soft_lutpair106";
begin
  \arb_prohibit_read_reg[0]\ <= \^arb_prohibit_read_reg[0]\;
  \reduce_or__0\ <= \^reduce_or__0\;
\Gen_Port_Ready[0].Use_Slow_Port.Rd_FF_Inst_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^arb_prohibit_read_reg[0]\,
      I1 => access_piperun,
      O => arb_prohibit_read(0)
    );
\Using_FPGA.AND2B1L_Inst1\: unisim.vcomponents.AND2B1L
    generic map(
      IS_SRI_INVERTED => '0'
    )
        port map (
      DI => port_ready_0,
      O => \^arb_prohibit_read_reg[0]\,
      SRI => \Gen_Port_Ready[1].Detect_Idle[0].Lower_Prio.LP_Rd_Inst/S\
    );
\Using_FPGA.AND2B1L_Inst1_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EFFF"
    )
        port map (
      I0 => any_port_forbid_0,
      I1 => \arb_prohibit_read_reg[0]_1\,
      I2 => S0_AXI_ARVALID,
      I3 => read_req_ready,
      O => \Gen_Port_Ready[1].Detect_Idle[0].Lower_Prio.LP_Rd_Inst/S\
    );
\arb_access_i[Early]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E200FF00E20000"
    )
        port map (
      I0 => \^reduce_or__0\,
      I1 => reduce_or4_out,
      I2 => ARESET_reg,
      I3 => Q,
      I4 => access_piperun,
      I5 => \access_info[0][Early]\,
      O => \arb_access_i_reg[Early]\
    );
\arb_access_i[Evict]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000A0A0ACA"
    )
        port map (
      I0 => \arb_access_i_reg[Evict]_0\,
      I1 => \ctrl_access[Internal_Cmd]\,
      I2 => access_piperun,
      I3 => \^reduce_or__0\,
      I4 => reduce_or4_out,
      I5 => Q,
      O => \arb_access_i_reg[Evict]\
    );
\arb_access_i[Keep]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E200FF00E20000"
    )
        port map (
      I0 => \^reduce_or__0\,
      I1 => reduce_or4_out,
      I2 => \arb_access_i[Allocate]1__0\,
      I3 => Q,
      I4 => access_piperun,
      I5 => \access_info[0][Keep]\,
      O => \arb_access_i_reg[Keep]\
    );
\arb_access_i[Valid]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^arb_prohibit_read_reg[0]\,
      I1 => \Multi_Port.Gen_Token[1].Forbid_FF_Inst\,
      O => \^reduce_or__0\
    );
\arb_prohibit_read[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F111F000"
    )
        port map (
      I0 => \lookup_read_data_new[0,0][Valid]\,
      I1 => \arb_prohibit_quick_reg[0]\,
      I2 => \^arb_prohibit_read_reg[0]\,
      I3 => access_piperun,
      I4 => \arb_prohibit_read_reg[0]_1\,
      O => \arb_prohibit_read_reg[0]_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_system_cache_0_0_carry_latch_and_38 is
  port (
    \arb_prohibit_read_reg[1]\ : out STD_LOGIC;
    arb_prohibit_read1 : out STD_LOGIC;
    \arb_access_i_reg[Len][0]\ : out STD_LOGIC;
    \arb_access_i_reg[Len][1]\ : out STD_LOGIC;
    \arb_access_i_reg[Len][2]\ : out STD_LOGIC;
    \arb_access_i_reg[Len][3]\ : out STD_LOGIC;
    \arb_access_i_reg[Len][4]\ : out STD_LOGIC;
    \arb_access_i_reg[Len][5]\ : out STD_LOGIC;
    \arb_access_i_reg[Len][7]\ : out STD_LOGIC;
    \arb_access_i_reg[Len][6]\ : out STD_LOGIC;
    \arb_access_i_reg[Addr][29]\ : out STD_LOGIC;
    \arb_access_i_reg[Addr][30]\ : out STD_LOGIC;
    \arb_access_i_reg[Addr][31]\ : out STD_LOGIC;
    \arb_access_i_reg[Addr][26]\ : out STD_LOGIC;
    \arb_access_i_reg[Addr][27]\ : out STD_LOGIC;
    \arb_access_i_reg[Addr][28]\ : out STD_LOGIC;
    \arb_access_i_reg[Addr][23]\ : out STD_LOGIC;
    \arb_access_i_reg[Addr][24]\ : out STD_LOGIC;
    \arb_access_i_reg[Addr][25]\ : out STD_LOGIC;
    \arb_access_i_reg[Addr][20]\ : out STD_LOGIC;
    \arb_access_i_reg[Addr][21]\ : out STD_LOGIC;
    \arb_access_i_reg[Addr][22]\ : out STD_LOGIC;
    \arb_access_i_reg[Addr][17]\ : out STD_LOGIC;
    \arb_access_i_reg[Addr][18]\ : out STD_LOGIC;
    \arb_access_i_reg[Addr][19]\ : out STD_LOGIC;
    \arb_access_i_reg[Addr][15]\ : out STD_LOGIC;
    \arb_access_i_reg[Addr][16]\ : out STD_LOGIC;
    \arb_access_i_reg[Addr][5]\ : out STD_LOGIC;
    \arb_access_i_reg[Addr][4]\ : out STD_LOGIC;
    \arb_access_i_reg[Addr][3]\ : out STD_LOGIC;
    \arb_access_i_reg[Addr][2]\ : out STD_LOGIC;
    \arb_access_i_reg[Addr][1]\ : out STD_LOGIC;
    \arb_access_i_reg[Addr][0]\ : out STD_LOGIC;
    \arb_access_i_reg[Size][2]\ : out STD_LOGIC;
    \arb_access_i_reg[Size][0]\ : out STD_LOGIC;
    \arb_prohibit_read_reg[1]_0\ : out STD_LOGIC;
    port_ready_1 : in STD_LOGIC;
    any_port_forbid_1 : in STD_LOGIC;
    rd_port_ready_block_1 : in STD_LOGIC;
    S1_AXI_ARVALID : in STD_LOGIC;
    read_req_ready_2 : in STD_LOGIC;
    access_piperun : in STD_LOGIC;
    \Multi_Port.Gen_Token[0].Forbid_FF_Inst\ : in STD_LOGIC;
    S0_AXI_ARLEN : in STD_LOGIC_VECTOR ( 7 downto 0 );
    S1_AXI_ARLEN : in STD_LOGIC_VECTOR ( 7 downto 0 );
    S0_AXI_ARADDR : in STD_LOGIC_VECTOR ( 22 downto 0 );
    S1_AXI_ARADDR : in STD_LOGIC_VECTOR ( 22 downto 0 );
    S0_AXI_ARSIZE : in STD_LOGIC_VECTOR ( 1 downto 0 );
    S1_AXI_ARSIZE : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \lookup_read_data_new[0,1][Valid]\ : in STD_LOGIC;
    p_0_in8_in : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_system_cache_0_0_carry_latch_and_38 : entity is "carry_latch_and";
end design_1_system_cache_0_0_carry_latch_and_38;

architecture STRUCTURE of design_1_system_cache_0_0_carry_latch_and_38 is
  signal SRI : STD_LOGIC;
  signal \^arb_prohibit_read_reg[1]\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \Gen_Port_Ready[1].Use_Slow_Port.Rd_FF_Inst_i_1\ : label is "soft_lutpair110";
  attribute box_type : string;
  attribute box_type of \Using_FPGA.AND2B1L_Inst1\ : label is "PRIMITIVE";
  attribute SOFT_HLUTNM of \arb_prohibit_read[1]_i_1\ : label is "soft_lutpair110";
begin
  \arb_prohibit_read_reg[1]\ <= \^arb_prohibit_read_reg[1]\;
\Gen_Port_Ready[1].Use_Slow_Port.Rd_FF_Inst_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^arb_prohibit_read_reg[1]\,
      I1 => access_piperun,
      O => arb_prohibit_read1
    );
\Using_FPGA.AND2B1L_Inst1\: unisim.vcomponents.AND2B1L
    generic map(
      IS_SRI_INVERTED => '0'
    )
        port map (
      DI => port_ready_1,
      O => \^arb_prohibit_read_reg[1]\,
      SRI => SRI
    );
\Using_FPGA.AND2B1L_Inst1_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EFFF"
    )
        port map (
      I0 => any_port_forbid_1,
      I1 => rd_port_ready_block_1,
      I2 => S1_AXI_ARVALID,
      I3 => read_req_ready_2,
      O => SRI
    );
\arb_access_i[Addr][0]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEE000E0"
    )
        port map (
      I0 => \^arb_prohibit_read_reg[1]\,
      I1 => \Multi_Port.Gen_Token[0].Forbid_FF_Inst\,
      I2 => S0_AXI_ARADDR(0),
      I3 => port_ready_1,
      I4 => S1_AXI_ARADDR(0),
      O => \arb_access_i_reg[Addr][0]\
    );
\arb_access_i[Addr][15]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEE000E0"
    )
        port map (
      I0 => \^arb_prohibit_read_reg[1]\,
      I1 => \Multi_Port.Gen_Token[0].Forbid_FF_Inst\,
      I2 => S0_AXI_ARADDR(6),
      I3 => port_ready_1,
      I4 => S1_AXI_ARADDR(6),
      O => \arb_access_i_reg[Addr][15]\
    );
\arb_access_i[Addr][16]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEE000E0"
    )
        port map (
      I0 => \^arb_prohibit_read_reg[1]\,
      I1 => \Multi_Port.Gen_Token[0].Forbid_FF_Inst\,
      I2 => S0_AXI_ARADDR(7),
      I3 => port_ready_1,
      I4 => S1_AXI_ARADDR(7),
      O => \arb_access_i_reg[Addr][16]\
    );
\arb_access_i[Addr][17]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEE000E0"
    )
        port map (
      I0 => \^arb_prohibit_read_reg[1]\,
      I1 => \Multi_Port.Gen_Token[0].Forbid_FF_Inst\,
      I2 => S0_AXI_ARADDR(8),
      I3 => port_ready_1,
      I4 => S1_AXI_ARADDR(8),
      O => \arb_access_i_reg[Addr][17]\
    );
\arb_access_i[Addr][18]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEE000E0"
    )
        port map (
      I0 => \^arb_prohibit_read_reg[1]\,
      I1 => \Multi_Port.Gen_Token[0].Forbid_FF_Inst\,
      I2 => S0_AXI_ARADDR(9),
      I3 => port_ready_1,
      I4 => S1_AXI_ARADDR(9),
      O => \arb_access_i_reg[Addr][18]\
    );
\arb_access_i[Addr][19]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEE000E0"
    )
        port map (
      I0 => \^arb_prohibit_read_reg[1]\,
      I1 => \Multi_Port.Gen_Token[0].Forbid_FF_Inst\,
      I2 => S0_AXI_ARADDR(10),
      I3 => port_ready_1,
      I4 => S1_AXI_ARADDR(10),
      O => \arb_access_i_reg[Addr][19]\
    );
\arb_access_i[Addr][1]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEE000E0"
    )
        port map (
      I0 => \^arb_prohibit_read_reg[1]\,
      I1 => \Multi_Port.Gen_Token[0].Forbid_FF_Inst\,
      I2 => S0_AXI_ARADDR(1),
      I3 => port_ready_1,
      I4 => S1_AXI_ARADDR(1),
      O => \arb_access_i_reg[Addr][1]\
    );
\arb_access_i[Addr][20]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEE000E0"
    )
        port map (
      I0 => \^arb_prohibit_read_reg[1]\,
      I1 => \Multi_Port.Gen_Token[0].Forbid_FF_Inst\,
      I2 => S0_AXI_ARADDR(11),
      I3 => port_ready_1,
      I4 => S1_AXI_ARADDR(11),
      O => \arb_access_i_reg[Addr][20]\
    );
\arb_access_i[Addr][21]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEE000E0"
    )
        port map (
      I0 => \^arb_prohibit_read_reg[1]\,
      I1 => \Multi_Port.Gen_Token[0].Forbid_FF_Inst\,
      I2 => S0_AXI_ARADDR(12),
      I3 => port_ready_1,
      I4 => S1_AXI_ARADDR(12),
      O => \arb_access_i_reg[Addr][21]\
    );
\arb_access_i[Addr][22]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEE000E0"
    )
        port map (
      I0 => \^arb_prohibit_read_reg[1]\,
      I1 => \Multi_Port.Gen_Token[0].Forbid_FF_Inst\,
      I2 => S0_AXI_ARADDR(13),
      I3 => port_ready_1,
      I4 => S1_AXI_ARADDR(13),
      O => \arb_access_i_reg[Addr][22]\
    );
\arb_access_i[Addr][23]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEE000E0"
    )
        port map (
      I0 => \^arb_prohibit_read_reg[1]\,
      I1 => \Multi_Port.Gen_Token[0].Forbid_FF_Inst\,
      I2 => S0_AXI_ARADDR(14),
      I3 => port_ready_1,
      I4 => S1_AXI_ARADDR(14),
      O => \arb_access_i_reg[Addr][23]\
    );
\arb_access_i[Addr][24]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEE000E0"
    )
        port map (
      I0 => \^arb_prohibit_read_reg[1]\,
      I1 => \Multi_Port.Gen_Token[0].Forbid_FF_Inst\,
      I2 => S0_AXI_ARADDR(15),
      I3 => port_ready_1,
      I4 => S1_AXI_ARADDR(15),
      O => \arb_access_i_reg[Addr][24]\
    );
\arb_access_i[Addr][25]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEE000E0"
    )
        port map (
      I0 => \^arb_prohibit_read_reg[1]\,
      I1 => \Multi_Port.Gen_Token[0].Forbid_FF_Inst\,
      I2 => S0_AXI_ARADDR(16),
      I3 => port_ready_1,
      I4 => S1_AXI_ARADDR(16),
      O => \arb_access_i_reg[Addr][25]\
    );
\arb_access_i[Addr][26]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEE000E0"
    )
        port map (
      I0 => \^arb_prohibit_read_reg[1]\,
      I1 => \Multi_Port.Gen_Token[0].Forbid_FF_Inst\,
      I2 => S0_AXI_ARADDR(17),
      I3 => port_ready_1,
      I4 => S1_AXI_ARADDR(17),
      O => \arb_access_i_reg[Addr][26]\
    );
\arb_access_i[Addr][27]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEE000E0"
    )
        port map (
      I0 => \^arb_prohibit_read_reg[1]\,
      I1 => \Multi_Port.Gen_Token[0].Forbid_FF_Inst\,
      I2 => S0_AXI_ARADDR(18),
      I3 => port_ready_1,
      I4 => S1_AXI_ARADDR(18),
      O => \arb_access_i_reg[Addr][27]\
    );
\arb_access_i[Addr][28]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEE000E0"
    )
        port map (
      I0 => \^arb_prohibit_read_reg[1]\,
      I1 => \Multi_Port.Gen_Token[0].Forbid_FF_Inst\,
      I2 => S0_AXI_ARADDR(19),
      I3 => port_ready_1,
      I4 => S1_AXI_ARADDR(19),
      O => \arb_access_i_reg[Addr][28]\
    );
\arb_access_i[Addr][29]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEE000E0"
    )
        port map (
      I0 => \^arb_prohibit_read_reg[1]\,
      I1 => \Multi_Port.Gen_Token[0].Forbid_FF_Inst\,
      I2 => S0_AXI_ARADDR(20),
      I3 => port_ready_1,
      I4 => S1_AXI_ARADDR(20),
      O => \arb_access_i_reg[Addr][29]\
    );
\arb_access_i[Addr][2]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEE000E0"
    )
        port map (
      I0 => \^arb_prohibit_read_reg[1]\,
      I1 => \Multi_Port.Gen_Token[0].Forbid_FF_Inst\,
      I2 => S0_AXI_ARADDR(2),
      I3 => port_ready_1,
      I4 => S1_AXI_ARADDR(2),
      O => \arb_access_i_reg[Addr][2]\
    );
\arb_access_i[Addr][30]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEE000E0"
    )
        port map (
      I0 => \^arb_prohibit_read_reg[1]\,
      I1 => \Multi_Port.Gen_Token[0].Forbid_FF_Inst\,
      I2 => S0_AXI_ARADDR(21),
      I3 => port_ready_1,
      I4 => S1_AXI_ARADDR(21),
      O => \arb_access_i_reg[Addr][30]\
    );
\arb_access_i[Addr][31]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEE000E0"
    )
        port map (
      I0 => \^arb_prohibit_read_reg[1]\,
      I1 => \Multi_Port.Gen_Token[0].Forbid_FF_Inst\,
      I2 => S0_AXI_ARADDR(22),
      I3 => port_ready_1,
      I4 => S1_AXI_ARADDR(22),
      O => \arb_access_i_reg[Addr][31]\
    );
\arb_access_i[Addr][3]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEE000E0"
    )
        port map (
      I0 => \^arb_prohibit_read_reg[1]\,
      I1 => \Multi_Port.Gen_Token[0].Forbid_FF_Inst\,
      I2 => S0_AXI_ARADDR(3),
      I3 => port_ready_1,
      I4 => S1_AXI_ARADDR(3),
      O => \arb_access_i_reg[Addr][3]\
    );
\arb_access_i[Addr][4]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEE000E0"
    )
        port map (
      I0 => \^arb_prohibit_read_reg[1]\,
      I1 => \Multi_Port.Gen_Token[0].Forbid_FF_Inst\,
      I2 => S0_AXI_ARADDR(4),
      I3 => port_ready_1,
      I4 => S1_AXI_ARADDR(4),
      O => \arb_access_i_reg[Addr][4]\
    );
\arb_access_i[Addr][5]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEE000E0"
    )
        port map (
      I0 => \^arb_prohibit_read_reg[1]\,
      I1 => \Multi_Port.Gen_Token[0].Forbid_FF_Inst\,
      I2 => S0_AXI_ARADDR(5),
      I3 => port_ready_1,
      I4 => S1_AXI_ARADDR(5),
      O => \arb_access_i_reg[Addr][5]\
    );
\arb_access_i[Len][0]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEE000E0"
    )
        port map (
      I0 => \^arb_prohibit_read_reg[1]\,
      I1 => \Multi_Port.Gen_Token[0].Forbid_FF_Inst\,
      I2 => S0_AXI_ARLEN(0),
      I3 => port_ready_1,
      I4 => S1_AXI_ARLEN(0),
      O => \arb_access_i_reg[Len][0]\
    );
\arb_access_i[Len][1]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEE000E0"
    )
        port map (
      I0 => \^arb_prohibit_read_reg[1]\,
      I1 => \Multi_Port.Gen_Token[0].Forbid_FF_Inst\,
      I2 => S0_AXI_ARLEN(1),
      I3 => port_ready_1,
      I4 => S1_AXI_ARLEN(1),
      O => \arb_access_i_reg[Len][1]\
    );
\arb_access_i[Len][2]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEE000E0"
    )
        port map (
      I0 => \^arb_prohibit_read_reg[1]\,
      I1 => \Multi_Port.Gen_Token[0].Forbid_FF_Inst\,
      I2 => S0_AXI_ARLEN(2),
      I3 => port_ready_1,
      I4 => S1_AXI_ARLEN(2),
      O => \arb_access_i_reg[Len][2]\
    );
\arb_access_i[Len][3]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEE000E0"
    )
        port map (
      I0 => \^arb_prohibit_read_reg[1]\,
      I1 => \Multi_Port.Gen_Token[0].Forbid_FF_Inst\,
      I2 => S0_AXI_ARLEN(3),
      I3 => port_ready_1,
      I4 => S1_AXI_ARLEN(3),
      O => \arb_access_i_reg[Len][3]\
    );
\arb_access_i[Len][4]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEE000E0"
    )
        port map (
      I0 => \^arb_prohibit_read_reg[1]\,
      I1 => \Multi_Port.Gen_Token[0].Forbid_FF_Inst\,
      I2 => S0_AXI_ARLEN(4),
      I3 => port_ready_1,
      I4 => S1_AXI_ARLEN(4),
      O => \arb_access_i_reg[Len][4]\
    );
\arb_access_i[Len][5]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEE000E0"
    )
        port map (
      I0 => \^arb_prohibit_read_reg[1]\,
      I1 => \Multi_Port.Gen_Token[0].Forbid_FF_Inst\,
      I2 => S0_AXI_ARLEN(5),
      I3 => port_ready_1,
      I4 => S1_AXI_ARLEN(5),
      O => \arb_access_i_reg[Len][5]\
    );
\arb_access_i[Len][6]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEE000E0"
    )
        port map (
      I0 => \^arb_prohibit_read_reg[1]\,
      I1 => \Multi_Port.Gen_Token[0].Forbid_FF_Inst\,
      I2 => S0_AXI_ARLEN(6),
      I3 => port_ready_1,
      I4 => S1_AXI_ARLEN(6),
      O => \arb_access_i_reg[Len][6]\
    );
\arb_access_i[Len][7]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEE000E0"
    )
        port map (
      I0 => \^arb_prohibit_read_reg[1]\,
      I1 => \Multi_Port.Gen_Token[0].Forbid_FF_Inst\,
      I2 => S0_AXI_ARLEN(7),
      I3 => port_ready_1,
      I4 => S1_AXI_ARLEN(7),
      O => \arb_access_i_reg[Len][7]\
    );
\arb_access_i[Size][0]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEE000E0"
    )
        port map (
      I0 => \^arb_prohibit_read_reg[1]\,
      I1 => \Multi_Port.Gen_Token[0].Forbid_FF_Inst\,
      I2 => S0_AXI_ARSIZE(0),
      I3 => port_ready_1,
      I4 => S1_AXI_ARSIZE(0),
      O => \arb_access_i_reg[Size][0]\
    );
\arb_access_i[Size][2]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEE000E0"
    )
        port map (
      I0 => \^arb_prohibit_read_reg[1]\,
      I1 => \Multi_Port.Gen_Token[0].Forbid_FF_Inst\,
      I2 => S0_AXI_ARSIZE(1),
      I3 => port_ready_1,
      I4 => S1_AXI_ARSIZE(1),
      O => \arb_access_i_reg[Size][2]\
    );
\arb_prohibit_read[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"888F8888"
    )
        port map (
      I0 => access_piperun,
      I1 => \^arb_prohibit_read_reg[1]\,
      I2 => \lookup_read_data_new[0,1][Valid]\,
      I3 => p_0_in8_in,
      I4 => rd_port_ready_block_1,
      O => \arb_prohibit_read_reg[1]_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_system_cache_0_0_carry_latch_and__parameterized2\ is
  port (
    \Not_Using_XPM.Using_BRAM.Native.Using_B36_Sx.The_BRAMs[3].RAMB36_I1\ : out STD_LOGIC;
    lookup_data_en_ii_2 : out STD_LOGIC;
    \lu_check_valid_bits_reg[1]\ : out STD_LOGIC;
    SRI : in STD_LOGIC;
    lud_step_want_step_offset : in STD_LOGIC;
    \lu_mem_info_reg[Addr][10]\ : in STD_LOGIC;
    \update_release_tag_reg[Addr][10]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \lu_mem_info_reg[Addr][9]\ : in STD_LOGIC;
    update_lock_release : in STD_LOGIC;
    lu_mem_valid_reg : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_system_cache_0_0_carry_latch_and__parameterized2\ : entity is "carry_latch_and";
end \design_1_system_cache_0_0_carry_latch_and__parameterized2\;

architecture STRUCTURE of \design_1_system_cache_0_0_carry_latch_and__parameterized2\ is
  signal carry_pad_1 : STD_LOGIC;
  signal carry_pad_2 : STD_LOGIC;
  signal carry_pad_3 : STD_LOGIC;
  signal \^lookup_data_en_ii_2\ : STD_LOGIC;
  signal \NLW_Using_FPGA.The_Pad[0].MUXCY_Inst_CARRY4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute box_type : string;
  attribute box_type of \Using_FPGA.AND2B1L_Inst1\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \Using_FPGA.The_Pad[0].MUXCY_Inst_CARRY4\ : label is "(MUXCY,XORCY)";
  attribute XILINX_TRANSFORM_PINMAP : string;
  attribute XILINX_TRANSFORM_PINMAP of \Using_FPGA.The_Pad[0].MUXCY_Inst_CARRY4\ : label is "LO:O";
  attribute box_type of \Using_FPGA.The_Pad[0].MUXCY_Inst_CARRY4\ : label is "PRIMITIVE";
begin
  lookup_data_en_ii_2 <= \^lookup_data_en_ii_2\;
\Using_FPGA.AND2B1L_Inst1\: unisim.vcomponents.AND2B1L
    generic map(
      IS_SRI_INVERTED => '0'
    )
        port map (
      DI => \^lookup_data_en_ii_2\,
      O => \Not_Using_XPM.Using_BRAM.Native.Using_B36_Sx.The_BRAMs[3].RAMB36_I1\,
      SRI => SRI
    );
\Using_FPGA.MUXCY_I_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFFFFFF"
    )
        port map (
      I0 => \lu_mem_info_reg[Addr][10]\,
      I1 => \update_release_tag_reg[Addr][10]\(1),
      I2 => \lu_mem_info_reg[Addr][9]\,
      I3 => \update_release_tag_reg[Addr][10]\(0),
      I4 => update_lock_release,
      I5 => lu_mem_valid_reg,
      O => \lu_check_valid_bits_reg[1]\
    );
\Using_FPGA.The_Pad[0].MUXCY_Inst_CARRY4\: unisim.vcomponents.CARRY4
     port map (
      CI => lud_step_want_step_offset,
      CO(3) => \^lookup_data_en_ii_2\,
      CO(2) => carry_pad_3,
      CO(1) => carry_pad_2,
      CO(0) => carry_pad_1,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_Using_FPGA.The_Pad[0].MUXCY_Inst_CARRY4_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => B"1111"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_system_cache_0_0_carry_latch_and_n is
  port (
    O : out STD_LOGIC;
    Carry_OUT : out STD_LOGIC;
    A_N : in STD_LOGIC;
    Carry_IN : in STD_LOGIC;
    lopt : out STD_LOGIC;
    lopt_1 : in STD_LOGIC;
    lopt_2 : in STD_LOGIC;
    lopt_3 : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_system_cache_0_0_carry_latch_and_n : entity is "carry_latch_and_n";
end design_1_system_cache_0_0_carry_latch_and_n;

architecture STRUCTURE of design_1_system_cache_0_0_carry_latch_and_n is
  signal \^carry_out\ : STD_LOGIC;
  signal carry_pad_1 : STD_LOGIC;
  signal \^lopt_1\ : STD_LOGIC;
  signal \^lopt_2\ : STD_LOGIC;
  signal \^lopt_3\ : STD_LOGIC;
  signal lopt_4 : STD_LOGIC;
  signal \NLW_Using_FPGA.The_Pad[0].MUXCY_Inst_CARRY4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute box_type : string;
  attribute box_type of \Using_FPGA.AND2B1L_Inst1\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \Using_FPGA.The_Pad[0].MUXCY_Inst_CARRY4\ : label is "(MUXCY,XORCY)";
  attribute XILINX_TRANSFORM_PINMAP : string;
  attribute XILINX_TRANSFORM_PINMAP of \Using_FPGA.The_Pad[0].MUXCY_Inst_CARRY4\ : label is "LO:O";
  attribute box_type of \Using_FPGA.The_Pad[0].MUXCY_Inst_CARRY4\ : label is "PRIMITIVE";
begin
  Carry_OUT <= \^carry_out\;
  \^lopt_2\ <= lopt_1;
  \^lopt_3\ <= lopt_2;
  lopt <= \^lopt_1\;
  lopt_3 <= lopt_4;
\Using_FPGA.AND2B1L_Inst1\: unisim.vcomponents.AND2B1L
    generic map(
      IS_SRI_INVERTED => '0'
    )
        port map (
      DI => \^carry_out\,
      O => O,
      SRI => A_N
    );
\Using_FPGA.The_Pad[0].MUXCY_Inst_CARRY4\: unisim.vcomponents.CARRY4
     port map (
      CI => Carry_IN,
      CO(3) => lopt_4,
      CO(2) => \^lopt_1\,
      CO(1) => \^carry_out\,
      CO(0) => carry_pad_1,
      CYINIT => '0',
      DI(3) => \^lopt_2\,
      DI(2) => \^lopt_2\,
      DI(1 downto 0) => B"00",
      O(3 downto 0) => \NLW_Using_FPGA.The_Pad[0].MUXCY_Inst_CARRY4_O_UNCONNECTED\(3 downto 0),
      S(3) => \^lopt_3\,
      S(2) => \^lopt_3\,
      S(1 downto 0) => B"11"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_system_cache_0_0_carry_latch_and_n__parameterized1\ is
  port (
    \Not_Using_XPM.Using_BRAM.Native.Using_B36_Sx.The_BRAMs[3].RAMB36_I1\ : out STD_LOGIC;
    A_N : in STD_LOGIC;
    Carry_IN : in STD_LOGIC;
    lopt : in STD_LOGIC;
    lopt_1 : out STD_LOGIC;
    lopt_2 : out STD_LOGIC;
    lopt_3 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_system_cache_0_0_carry_latch_and_n__parameterized1\ : entity is "carry_latch_and_n";
end \design_1_system_cache_0_0_carry_latch_and_n__parameterized1\;

architecture STRUCTURE of \design_1_system_cache_0_0_carry_latch_and_n__parameterized1\ is
  signal \<const0>\ : STD_LOGIC;
  signal \<const1>\ : STD_LOGIC;
  signal \Using_FPGA.The_Pad[3].MUXCY_Inst_n_0\ : STD_LOGIC;
  signal carry_pad_1 : STD_LOGIC;
  signal carry_pad_2 : STD_LOGIC;
  signal carry_pad_3 : STD_LOGIC;
  signal \NLW_Using_FPGA.The_Pad[2].MUXCY_Inst_CARRY4_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_Using_FPGA.The_Pad[2].MUXCY_Inst_CARRY4_DI_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_Using_FPGA.The_Pad[2].MUXCY_Inst_CARRY4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_Using_FPGA.The_Pad[2].MUXCY_Inst_CARRY4_S_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  attribute box_type : string;
  attribute box_type of \Using_FPGA.AND2B1L_Inst1\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \Using_FPGA.The_Pad[2].MUXCY_Inst_CARRY4\ : label is "(MUXCY,XORCY)";
  attribute XILINX_TRANSFORM_PINMAP : string;
  attribute XILINX_TRANSFORM_PINMAP of \Using_FPGA.The_Pad[2].MUXCY_Inst_CARRY4\ : label is "LO:O";
  attribute box_type of \Using_FPGA.The_Pad[2].MUXCY_Inst_CARRY4\ : label is "PRIMITIVE";
begin
  carry_pad_1 <= lopt;
  carry_pad_2 <= lopt_3;
  lopt_1 <= \<const0>\;
  lopt_2 <= \<const1>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
\Using_FPGA.AND2B1L_Inst1\: unisim.vcomponents.AND2B1L
    generic map(
      IS_SRI_INVERTED => '0'
    )
        port map (
      DI => \Using_FPGA.The_Pad[3].MUXCY_Inst_n_0\,
      O => \Not_Using_XPM.Using_BRAM.Native.Using_B36_Sx.The_BRAMs[3].RAMB36_I1\,
      SRI => A_N
    );
\Using_FPGA.The_Pad[2].MUXCY_Inst_CARRY4\: unisim.vcomponents.CARRY4
     port map (
      CI => carry_pad_2,
      CO(3 downto 2) => \NLW_Using_FPGA.The_Pad[2].MUXCY_Inst_CARRY4_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \Using_FPGA.The_Pad[3].MUXCY_Inst_n_0\,
      CO(0) => carry_pad_3,
      CYINIT => '0',
      DI(3 downto 2) => \NLW_Using_FPGA.The_Pad[2].MUXCY_Inst_CARRY4_DI_UNCONNECTED\(3 downto 2),
      DI(1 downto 0) => B"00",
      O(3 downto 0) => \NLW_Using_FPGA.The_Pad[2].MUXCY_Inst_CARRY4_O_UNCONNECTED\(3 downto 0),
      S(3 downto 2) => \NLW_Using_FPGA.The_Pad[2].MUXCY_Inst_CARRY4_S_UNCONNECTED\(3 downto 2),
      S(1 downto 0) => B"11"
    );
VCC: unisim.vcomponents.VCC
     port map (
      P => \<const1>\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_system_cache_0_0_carry_latch_and_n__parameterized1_73\ is
  port (
    O : out STD_LOGIC;
    Carry_OUT : out STD_LOGIC;
    A_N : in STD_LOGIC;
    Carry_IN : in STD_LOGIC;
    lopt : in STD_LOGIC;
    lopt_1 : out STD_LOGIC;
    lopt_2 : out STD_LOGIC;
    lopt_3 : in STD_LOGIC;
    lopt_4 : out STD_LOGIC;
    lopt_5 : in STD_LOGIC;
    lopt_6 : in STD_LOGIC;
    lopt_7 : out STD_LOGIC;
    lopt_8 : in STD_LOGIC;
    lopt_9 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_system_cache_0_0_carry_latch_and_n__parameterized1_73\ : entity is "carry_latch_and_n";
end \design_1_system_cache_0_0_carry_latch_and_n__parameterized1_73\;

architecture STRUCTURE of \design_1_system_cache_0_0_carry_latch_and_n__parameterized1_73\ is
  signal \<const0>\ : STD_LOGIC;
  signal \<const1>\ : STD_LOGIC;
  signal \^carry_out\ : STD_LOGIC;
  signal carry_pad_1 : STD_LOGIC;
  signal carry_pad_2 : STD_LOGIC;
  signal carry_pad_3 : STD_LOGIC;
  signal \^lopt_1\ : STD_LOGIC;
  signal \^lopt_2\ : STD_LOGIC;
  signal \^lopt_3\ : STD_LOGIC;
  signal \^lopt_4\ : STD_LOGIC;
  signal \^lopt_5\ : STD_LOGIC;
  signal \^lopt_6\ : STD_LOGIC;
  signal \NLW_Using_FPGA.The_Pad[2].MUXCY_Inst_CARRY4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute box_type : string;
  attribute box_type of \Using_FPGA.AND2B1L_Inst1\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \Using_FPGA.The_Pad[2].MUXCY_Inst_CARRY4\ : label is "(MUXCY,XORCY)";
  attribute XILINX_TRANSFORM_PINMAP : string;
  attribute XILINX_TRANSFORM_PINMAP of \Using_FPGA.The_Pad[2].MUXCY_Inst_CARRY4\ : label is "LO:O";
  attribute box_type of \Using_FPGA.The_Pad[2].MUXCY_Inst_CARRY4\ : label is "PRIMITIVE";
begin
  Carry_OUT <= \^carry_out\;
  \^lopt_2\ <= lopt_5;
  \^lopt_3\ <= lopt_6;
  \^lopt_5\ <= lopt_8;
  \^lopt_6\ <= lopt_9;
  carry_pad_1 <= lopt;
  carry_pad_2 <= lopt_3;
  lopt_1 <= \<const0>\;
  lopt_2 <= \<const1>\;
  lopt_4 <= \^lopt_1\;
  lopt_7 <= \^lopt_4\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
\Using_FPGA.AND2B1L_Inst1\: unisim.vcomponents.AND2B1L
    generic map(
      IS_SRI_INVERTED => '0'
    )
        port map (
      DI => \^carry_out\,
      O => O,
      SRI => A_N
    );
\Using_FPGA.The_Pad[2].MUXCY_Inst_CARRY4\: unisim.vcomponents.CARRY4
     port map (
      CI => carry_pad_2,
      CO(3) => \^lopt_4\,
      CO(2) => \^lopt_1\,
      CO(1) => \^carry_out\,
      CO(0) => carry_pad_3,
      CYINIT => '0',
      DI(3) => \^lopt_5\,
      DI(2) => \^lopt_2\,
      DI(1 downto 0) => B"00",
      O(3 downto 0) => \NLW_Using_FPGA.The_Pad[2].MUXCY_Inst_CARRY4_O_UNCONNECTED\(3 downto 0),
      S(3) => \^lopt_6\,
      S(2) => \^lopt_3\,
      S(1 downto 0) => B"11"
    );
VCC: unisim.vcomponents.VCC
     port map (
      P => \<const1>\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_system_cache_0_0_carry_latch_and_n__parameterized3\ is
  port (
    update_lock_release_reg : out STD_LOGIC;
    update_remove_locked : out STD_LOGIC;
    Carry_IN : in STD_LOGIC;
    M0_AXI_RLAST : in STD_LOGIC;
    ri_allocate_reg : in STD_LOGIC;
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    update_readback_available_reg : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_system_cache_0_0_carry_latch_and_n__parameterized3\ : entity is "carry_latch_and_n";
end \design_1_system_cache_0_0_carry_latch_and_n__parameterized3\;

architecture STRUCTURE of \design_1_system_cache_0_0_carry_latch_and_n__parameterized3\ is
  signal \Using_FPGA.AND2B1L_Inst1_i_1__3_n_0\ : STD_LOGIC;
  signal \^update_lock_release_reg\ : STD_LOGIC;
  attribute box_type : string;
  attribute box_type of \Using_FPGA.AND2B1L_Inst1\ : label is "PRIMITIVE";
begin
  update_lock_release_reg <= \^update_lock_release_reg\;
\Using_FPGA.AND2B1L_Inst1\: unisim.vcomponents.AND2B1L
    generic map(
      IS_SRI_INVERTED => '0'
    )
        port map (
      DI => Carry_IN,
      O => \^update_lock_release_reg\,
      SRI => \Using_FPGA.AND2B1L_Inst1_i_1__3_n_0\
    );
\Using_FPGA.AND2B1L_Inst1_i_1__3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => M0_AXI_RLAST,
      O => \Using_FPGA.AND2B1L_Inst1_i_1__3_n_0\
    );
update_lock_release_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2000"
    )
        port map (
      I0 => ri_allocate_reg,
      I1 => CO(0),
      I2 => \^update_lock_release_reg\,
      I3 => update_readback_available_reg,
      O => update_remove_locked
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_system_cache_0_0_carry_latch_or is
  port (
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \Use_FPGA.Full_Inst\ : in STD_LOGIC;
    lu_mem_protect_conflict_reg : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_system_cache_0_0_carry_latch_or : entity is "carry_latch_or";
end design_1_system_cache_0_0_carry_latch_or;

architecture STRUCTURE of design_1_system_cache_0_0_carry_latch_or is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.OR2L_Inst1\ : label is "PRIMITIVE";
begin
\Using_FPGA.OR2L_Inst1\: unisim.vcomponents.OR2L
    generic map(
      IS_SRI_INVERTED => '0'
    )
        port map (
      DI => \Use_FPGA.Full_Inst\,
      O => E(0),
      SRI => lu_mem_protect_conflict_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_system_cache_0_0_carry_latch_or_202 is
  port (
    ENA : out STD_LOGIC;
    lookup_restart_mem_done_reg : in STD_LOGIC;
    A21_out : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_system_cache_0_0_carry_latch_or_202 : entity is "carry_latch_or";
end design_1_system_cache_0_0_carry_latch_or_202;

architecture STRUCTURE of design_1_system_cache_0_0_carry_latch_or_202 is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.OR2L_Inst1\ : label is "PRIMITIVE";
begin
\Using_FPGA.OR2L_Inst1\: unisim.vcomponents.OR2L
    generic map(
      IS_SRI_INVERTED => '0'
    )
        port map (
      DI => lookup_restart_mem_done_reg,
      O => ENA,
      SRI => A21_out
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_system_cache_0_0_carry_latch_or_277 is
  port (
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    ar_pop_i : in STD_LOGIC;
    Q : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_system_cache_0_0_carry_latch_or_277 : entity is "carry_latch_or";
end design_1_system_cache_0_0_carry_latch_or_277;

architecture STRUCTURE of design_1_system_cache_0_0_carry_latch_or_277 is
  attribute box_type : string;
  attribute box_type of \Using_FPGA.OR2L_Inst1\ : label is "PRIMITIVE";
begin
\Using_FPGA.OR2L_Inst1\: unisim.vcomponents.OR2L
    generic map(
      IS_SRI_INVERTED => '0'
    )
        port map (
      DI => ar_pop_i,
      O => SR(0),
      SRI => Q
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_system_cache_0_0_carry_or is
  port (
    w_ready : out STD_LOGIC;
    S_9 : in STD_LOGIC;
    lopt : out STD_LOGIC;
    lopt_1 : in STD_LOGIC;
    lopt_2 : in STD_LOGIC;
    lopt_3 : out STD_LOGIC;
    lopt_4 : in STD_LOGIC;
    lopt_5 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_system_cache_0_0_carry_or : entity is "carry_or";
end design_1_system_cache_0_0_carry_or;

architecture STRUCTURE of design_1_system_cache_0_0_carry_or is
  signal \^lopt_1\ : STD_LOGIC;
  signal \^lopt_2\ : STD_LOGIC;
  signal \^lopt_3\ : STD_LOGIC;
  signal \^lopt_4\ : STD_LOGIC;
  signal \^lopt_5\ : STD_LOGIC;
  signal lopt_6 : STD_LOGIC;
  signal \NLW_Using_FPGA.MUXCY_I_CARRY4_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_Using_FPGA.MUXCY_I_CARRY4_DI_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_Using_FPGA.MUXCY_I_CARRY4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_Using_FPGA.MUXCY_I_CARRY4_S_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \Using_FPGA.MUXCY_I_CARRY4\ : label is "(MUXCY,XORCY)";
  attribute XILINX_TRANSFORM_PINMAP : string;
  attribute XILINX_TRANSFORM_PINMAP of \Using_FPGA.MUXCY_I_CARRY4\ : label is "LO:O";
  attribute box_type : string;
  attribute box_type of \Using_FPGA.MUXCY_I_CARRY4\ : label is "PRIMITIVE";
begin
  \^lopt_2\ <= lopt_1;
  \^lopt_3\ <= lopt_2;
  \^lopt_5\ <= lopt_4;
  lopt <= \^lopt_1\;
  lopt_3 <= \^lopt_4\;
  lopt_6 <= lopt_5;
\Using_FPGA.MUXCY_I_CARRY4\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \NLW_Using_FPGA.MUXCY_I_CARRY4_CO_UNCONNECTED\(3),
      CO(2) => \^lopt_4\,
      CO(1) => \^lopt_1\,
      CO(0) => w_ready,
      CYINIT => '0',
      DI(3) => \NLW_Using_FPGA.MUXCY_I_CARRY4_DI_UNCONNECTED\(3),
      DI(2) => \^lopt_5\,
      DI(1) => \^lopt_2\,
      DI(0) => '1',
      O(3 downto 0) => \NLW_Using_FPGA.MUXCY_I_CARRY4_O_UNCONNECTED\(3 downto 0),
      S(3) => \NLW_Using_FPGA.MUXCY_I_CARRY4_S_UNCONNECTED\(3),
      S(2) => lopt_6,
      S(1) => \^lopt_3\,
      S(0) => S_9
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_system_cache_0_0_carry_or_12 is
  port (
    w_ready : out STD_LOGIC;
    S_8 : in STD_LOGIC;
    lopt : out STD_LOGIC;
    lopt_1 : in STD_LOGIC;
    lopt_2 : in STD_LOGIC;
    lopt_3 : out STD_LOGIC;
    lopt_4 : in STD_LOGIC;
    lopt_5 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_system_cache_0_0_carry_or_12 : entity is "carry_or";
end design_1_system_cache_0_0_carry_or_12;

architecture STRUCTURE of design_1_system_cache_0_0_carry_or_12 is
  signal \^lopt_1\ : STD_LOGIC;
  signal \^lopt_2\ : STD_LOGIC;
  signal \^lopt_3\ : STD_LOGIC;
  signal \^lopt_4\ : STD_LOGIC;
  signal \^lopt_5\ : STD_LOGIC;
  signal lopt_6 : STD_LOGIC;
  signal \NLW_Using_FPGA.MUXCY_I_CARRY4_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_Using_FPGA.MUXCY_I_CARRY4_DI_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_Using_FPGA.MUXCY_I_CARRY4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_Using_FPGA.MUXCY_I_CARRY4_S_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \Using_FPGA.MUXCY_I_CARRY4\ : label is "(MUXCY,XORCY)";
  attribute XILINX_TRANSFORM_PINMAP : string;
  attribute XILINX_TRANSFORM_PINMAP of \Using_FPGA.MUXCY_I_CARRY4\ : label is "LO:O";
  attribute box_type : string;
  attribute box_type of \Using_FPGA.MUXCY_I_CARRY4\ : label is "PRIMITIVE";
begin
  \^lopt_2\ <= lopt_1;
  \^lopt_3\ <= lopt_2;
  \^lopt_5\ <= lopt_4;
  lopt <= \^lopt_1\;
  lopt_3 <= \^lopt_4\;
  lopt_6 <= lopt_5;
\Using_FPGA.MUXCY_I_CARRY4\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \NLW_Using_FPGA.MUXCY_I_CARRY4_CO_UNCONNECTED\(3),
      CO(2) => \^lopt_4\,
      CO(1) => \^lopt_1\,
      CO(0) => w_ready,
      CYINIT => '0',
      DI(3) => \NLW_Using_FPGA.MUXCY_I_CARRY4_DI_UNCONNECTED\(3),
      DI(2) => \^lopt_5\,
      DI(1) => \^lopt_2\,
      DI(0) => '1',
      O(3 downto 0) => \NLW_Using_FPGA.MUXCY_I_CARRY4_O_UNCONNECTED\(3 downto 0),
      S(3) => \NLW_Using_FPGA.MUXCY_I_CARRY4_S_UNCONNECTED\(3),
      S(2) => lopt_6,
      S(1) => \^lopt_3\,
      S(0) => S_8
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_system_cache_0_0_carry_or_120 is
  port (
    lu_mem_valid_tag_0 : out STD_LOGIC;
    lu_mem_masked_valid_tag_0 : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 0 to 0 );
    \lu_mem_info_reg[Force_Hit]\ : in STD_LOGIC;
    lu_mem_protect_conflict_reg : in STD_LOGIC;
    \lu_check_info_reg[KillHit]\ : in STD_LOGIC;
    lopt : out STD_LOGIC;
    lopt_1 : in STD_LOGIC;
    lopt_2 : in STD_LOGIC;
    lopt_3 : out STD_LOGIC;
    lopt_4 : in STD_LOGIC;
    lopt_5 : in STD_LOGIC;
    lopt_6 : out STD_LOGIC;
    lopt_7 : in STD_LOGIC;
    lopt_8 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_system_cache_0_0_carry_or_120 : entity is "carry_or";
end design_1_system_cache_0_0_carry_or_120;

architecture STRUCTURE of design_1_system_cache_0_0_carry_or_120 is
  signal S : STD_LOGIC;
  signal \^lopt_1\ : STD_LOGIC;
  signal \^lopt_2\ : STD_LOGIC;
  signal \^lopt_3\ : STD_LOGIC;
  signal \^lopt_4\ : STD_LOGIC;
  signal \^lopt_5\ : STD_LOGIC;
  signal \^lopt_6\ : STD_LOGIC;
  signal \^lopt_7\ : STD_LOGIC;
  signal \^lopt_8\ : STD_LOGIC;
  signal lopt_9 : STD_LOGIC;
  signal \NLW_Using_FPGA.MUXCY_I_CARRY4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \Using_FPGA.MUXCY_I_CARRY4\ : label is "(MUXCY,XORCY)";
  attribute XILINX_TRANSFORM_PINMAP : string;
  attribute XILINX_TRANSFORM_PINMAP of \Using_FPGA.MUXCY_I_CARRY4\ : label is "LO:O";
  attribute box_type : string;
  attribute box_type of \Using_FPGA.MUXCY_I_CARRY4\ : label is "PRIMITIVE";
begin
  \^lopt_2\ <= lopt_1;
  \^lopt_3\ <= lopt_2;
  \^lopt_5\ <= lopt_4;
  \^lopt_6\ <= lopt_5;
  \^lopt_8\ <= lopt_7;
  lopt <= \^lopt_1\;
  lopt_3 <= \^lopt_4\;
  lopt_6 <= \^lopt_7\;
  lopt_9 <= lopt_8;
\Using_FPGA.MUXCY_I_CARRY4\: unisim.vcomponents.CARRY4
     port map (
      CI => lu_mem_masked_valid_tag_0,
      CO(3) => \^lopt_7\,
      CO(2) => \^lopt_4\,
      CO(1) => \^lopt_1\,
      CO(0) => lu_mem_valid_tag_0,
      CYINIT => '0',
      DI(3) => \^lopt_8\,
      DI(2) => \^lopt_5\,
      DI(1) => \^lopt_2\,
      DI(0) => '1',
      O(3 downto 0) => \NLW_Using_FPGA.MUXCY_I_CARRY4_O_UNCONNECTED\(3 downto 0),
      S(3) => lopt_9,
      S(2) => \^lopt_6\,
      S(1) => \^lopt_3\,
      S(0) => S
    );
\Using_FPGA.MUXCY_I_i_1__75\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ABFB"
    )
        port map (
      I0 => D(0),
      I1 => \lu_mem_info_reg[Force_Hit]\,
      I2 => lu_mem_protect_conflict_reg,
      I3 => \lu_check_info_reg[KillHit]\,
      O => S
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_system_cache_0_0_carry_or_121 is
  port (
    lu_mem_protected_pre1_0 : out STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 0 to 0 );
    \update_release_tag_reg[Valid]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    lu_mem_protect_conflict_reg : in STD_LOGIC;
    lu_mem_valid_reg : in STD_LOGIC;
    \lu_mem_release_lock_hold_reg[0]\ : in STD_LOGIC;
    DATA_OUTA : in STD_LOGIC_VECTOR ( 1 downto 0 );
    lopt : in STD_LOGIC;
    lopt_1 : out STD_LOGIC;
    lopt_2 : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_system_cache_0_0_carry_or_121 : entity is "carry_or";
end design_1_system_cache_0_0_carry_or_121;

architecture STRUCTURE of design_1_system_cache_0_0_carry_or_121 is
  signal \<const1>\ : STD_LOGIC;
  signal S : STD_LOGIC;
  signal \^lu_mem_protected_pre1_0\ : STD_LOGIC;
begin
  \^lu_mem_protected_pre1_0\ <= lopt;
  lopt_1 <= \<const1>\;
  lopt_2 <= S;
  lu_mem_protected_pre1_0 <= \^lu_mem_protected_pre1_0\;
\Using_FPGA.MUXCY_I_i_1__72\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF57FFFFFFFFFFFF"
    )
        port map (
      I0 => \update_release_tag_reg[Valid]\(0),
      I1 => lu_mem_protect_conflict_reg,
      I2 => lu_mem_valid_reg,
      I3 => \lu_mem_release_lock_hold_reg[0]\,
      I4 => DATA_OUTA(1),
      I5 => DATA_OUTA(0),
      O => S
    );
VCC: unisim.vcomponents.VCC
     port map (
      P => \<const1>\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_system_cache_0_0_carry_or_122 is
  port (
    lu_mem_protected_pre2_0 : out STD_LOGIC;
    \lu_check_protected_reg[0]\ : out STD_LOGIC;
    lu_mem_protected_pre1_0 : in STD_LOGIC;
    \update_release_tag_reg[Valid]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    DATA_OUTA : in STD_LOGIC_VECTOR ( 0 to 0 );
    \lu_mem_release_lock_hold_reg[0]\ : in STD_LOGIC;
    lu_mem_protect_conflict_reg : in STD_LOGIC;
    lu_mem_releasing_lock : in STD_LOGIC_VECTOR ( 0 to 0 );
    lu_mem_valid_reg : in STD_LOGIC;
    lu_mem_write_alloc : in STD_LOGIC;
    lu_check_write_alloc : in STD_LOGIC;
    lopt : out STD_LOGIC;
    lopt_1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_system_cache_0_0_carry_or_122 : entity is "carry_or";
end design_1_system_cache_0_0_carry_or_122;

architecture STRUCTURE of design_1_system_cache_0_0_carry_or_122 is
  signal S : STD_LOGIC;
  signal \^lopt_1\ : STD_LOGIC;
  signal lopt_2 : STD_LOGIC;
  signal \^lu_check_protected_reg[0]\ : STD_LOGIC;
  signal \NLW_Using_FPGA.MUXCY_I_CARRY4_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_Using_FPGA.MUXCY_I_CARRY4_DI_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_Using_FPGA.MUXCY_I_CARRY4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_Using_FPGA.MUXCY_I_CARRY4_S_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \Using_FPGA.MUXCY_I_CARRY4\ : label is "(MUXCY,XORCY)";
  attribute XILINX_TRANSFORM_PINMAP : string;
  attribute XILINX_TRANSFORM_PINMAP of \Using_FPGA.MUXCY_I_CARRY4\ : label is "LO:O";
  attribute box_type : string;
  attribute box_type of \Using_FPGA.MUXCY_I_CARRY4\ : label is "PRIMITIVE";
begin
  lopt <= \^lopt_1\;
  lopt_2 <= lopt_1;
  \lu_check_protected_reg[0]\ <= \^lu_check_protected_reg[0]\;
\Using_FPGA.MUXCY_I_CARRY4\: unisim.vcomponents.CARRY4
     port map (
      CI => lu_mem_protected_pre1_0,
      CO(3 downto 2) => \NLW_Using_FPGA.MUXCY_I_CARRY4_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \^lopt_1\,
      CO(0) => lu_mem_protected_pre2_0,
      CYINIT => '0',
      DI(3 downto 2) => \NLW_Using_FPGA.MUXCY_I_CARRY4_DI_UNCONNECTED\(3 downto 2),
      DI(1) => lopt_2,
      DI(0) => '1',
      O(3 downto 0) => \NLW_Using_FPGA.MUXCY_I_CARRY4_O_UNCONNECTED\(3 downto 0),
      S(3 downto 2) => \NLW_Using_FPGA.MUXCY_I_CARRY4_S_UNCONNECTED\(3 downto 2),
      S(1) => lopt_2,
      S(0) => S
    );
\Using_FPGA.MUXCY_I_i_1__71\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DFDFFFFFDFDFFFDF"
    )
        port map (
      I0 => \update_release_tag_reg[Valid]\(0),
      I1 => \^lu_check_protected_reg[0]\,
      I2 => DATA_OUTA(0),
      I3 => \lu_mem_release_lock_hold_reg[0]\,
      I4 => lu_mem_protect_conflict_reg,
      I5 => lu_mem_releasing_lock(0),
      O => S
    );
\Using_FPGA.MUXCY_I_i_2__9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0F77"
    )
        port map (
      I0 => lu_mem_valid_reg,
      I1 => lu_mem_write_alloc,
      I2 => lu_check_write_alloc,
      I3 => lu_mem_protect_conflict_reg,
      O => \^lu_check_protected_reg[0]\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_system_cache_0_0_carry_or_123 is
  port (
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    lu_mem_protected_pre2_0 : in STD_LOGIC;
    lopt : in STD_LOGIC;
    lopt_1 : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_system_cache_0_0_carry_or_123 : entity is "carry_or";
end design_1_system_cache_0_0_carry_or_123;

architecture STRUCTURE of design_1_system_cache_0_0_carry_or_123 is
  signal \<const1>\ : STD_LOGIC;
  signal \^d\ : STD_LOGIC_VECTOR ( 0 to 0 );
begin
  D(0) <= \^d\(0);
  \^d\(0) <= lopt;
  lopt_1 <= \<const1>\;
VCC: unisim.vcomponents.VCC
     port map (
      P => \<const1>\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_system_cache_0_0_carry_or_137 is
  port (
    lu_mem_valid_tag_1 : out STD_LOGIC;
    lu_mem_masked_valid_tag_1 : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 0 to 0 );
    \lu_mem_info_reg[Force_Hit]\ : in STD_LOGIC;
    lu_mem_protect_conflict_reg : in STD_LOGIC;
    \lu_check_info_reg[KillHit]\ : in STD_LOGIC;
    lopt : out STD_LOGIC;
    lopt_1 : in STD_LOGIC;
    lopt_2 : in STD_LOGIC;
    lopt_3 : out STD_LOGIC;
    lopt_4 : in STD_LOGIC;
    lopt_5 : in STD_LOGIC;
    lopt_6 : out STD_LOGIC;
    lopt_7 : in STD_LOGIC;
    lopt_8 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_system_cache_0_0_carry_or_137 : entity is "carry_or";
end design_1_system_cache_0_0_carry_or_137;

architecture STRUCTURE of design_1_system_cache_0_0_carry_or_137 is
  signal S : STD_LOGIC;
  signal \^lopt_1\ : STD_LOGIC;
  signal \^lopt_2\ : STD_LOGIC;
  signal \^lopt_3\ : STD_LOGIC;
  signal \^lopt_4\ : STD_LOGIC;
  signal \^lopt_5\ : STD_LOGIC;
  signal \^lopt_6\ : STD_LOGIC;
  signal \^lopt_7\ : STD_LOGIC;
  signal \^lopt_8\ : STD_LOGIC;
  signal lopt_9 : STD_LOGIC;
  signal \NLW_Using_FPGA.MUXCY_I_CARRY4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \Using_FPGA.MUXCY_I_CARRY4\ : label is "(MUXCY,XORCY)";
  attribute XILINX_TRANSFORM_PINMAP : string;
  attribute XILINX_TRANSFORM_PINMAP of \Using_FPGA.MUXCY_I_CARRY4\ : label is "LO:O";
  attribute box_type : string;
  attribute box_type of \Using_FPGA.MUXCY_I_CARRY4\ : label is "PRIMITIVE";
begin
  \^lopt_2\ <= lopt_1;
  \^lopt_3\ <= lopt_2;
  \^lopt_5\ <= lopt_4;
  \^lopt_6\ <= lopt_5;
  \^lopt_8\ <= lopt_7;
  lopt <= \^lopt_1\;
  lopt_3 <= \^lopt_4\;
  lopt_6 <= \^lopt_7\;
  lopt_9 <= lopt_8;
\Using_FPGA.MUXCY_I_CARRY4\: unisim.vcomponents.CARRY4
     port map (
      CI => lu_mem_masked_valid_tag_1,
      CO(3) => \^lopt_7\,
      CO(2) => \^lopt_4\,
      CO(1) => \^lopt_1\,
      CO(0) => lu_mem_valid_tag_1,
      CYINIT => '0',
      DI(3) => \^lopt_8\,
      DI(2) => \^lopt_5\,
      DI(1) => \^lopt_2\,
      DI(0) => '1',
      O(3 downto 0) => \NLW_Using_FPGA.MUXCY_I_CARRY4_O_UNCONNECTED\(3 downto 0),
      S(3) => lopt_9,
      S(2) => \^lopt_6\,
      S(1) => \^lopt_3\,
      S(0) => S
    );
\Using_FPGA.MUXCY_I_i_1__74\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"57F7"
    )
        port map (
      I0 => D(0),
      I1 => \lu_mem_info_reg[Force_Hit]\,
      I2 => lu_mem_protect_conflict_reg,
      I3 => \lu_check_info_reg[KillHit]\,
      O => S
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_system_cache_0_0_carry_or_138 is
  port (
    lu_mem_protected_pre1_1 : out STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 0 to 0 );
    \update_release_tag_reg[Valid]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    lu_mem_protect_conflict_reg : in STD_LOGIC;
    lu_mem_valid_reg : in STD_LOGIC;
    \lu_mem_release_lock_hold_reg[1]\ : in STD_LOGIC;
    DATA_OUTA : in STD_LOGIC_VECTOR ( 1 downto 0 );
    lopt : in STD_LOGIC;
    lopt_1 : out STD_LOGIC;
    lopt_2 : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_system_cache_0_0_carry_or_138 : entity is "carry_or";
end design_1_system_cache_0_0_carry_or_138;

architecture STRUCTURE of design_1_system_cache_0_0_carry_or_138 is
  signal \<const1>\ : STD_LOGIC;
  signal S : STD_LOGIC;
  signal \^lu_mem_protected_pre1_1\ : STD_LOGIC;
begin
  \^lu_mem_protected_pre1_1\ <= lopt;
  lopt_1 <= \<const1>\;
  lopt_2 <= S;
  lu_mem_protected_pre1_1 <= \^lu_mem_protected_pre1_1\;
\Using_FPGA.MUXCY_I_i_1__69\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF57FFFFFFFFFFFF"
    )
        port map (
      I0 => \update_release_tag_reg[Valid]\(0),
      I1 => lu_mem_protect_conflict_reg,
      I2 => lu_mem_valid_reg,
      I3 => \lu_mem_release_lock_hold_reg[1]\,
      I4 => DATA_OUTA(1),
      I5 => DATA_OUTA(0),
      O => S
    );
VCC: unisim.vcomponents.VCC
     port map (
      P => \<const1>\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_system_cache_0_0_carry_or_139 is
  port (
    lu_mem_protected_pre2_1 : out STD_LOGIC;
    lu_mem_protected_pre1_1 : in STD_LOGIC;
    \update_release_tag_reg[Valid]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    lu_mem_valid_reg : in STD_LOGIC;
    DATA_OUTA : in STD_LOGIC_VECTOR ( 0 to 0 );
    \lu_mem_release_lock_hold_reg[1]\ : in STD_LOGIC;
    lu_mem_protect_conflict_reg : in STD_LOGIC;
    lu_mem_releasing_lock : in STD_LOGIC_VECTOR ( 0 to 0 );
    lopt : out STD_LOGIC;
    lopt_1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_system_cache_0_0_carry_or_139 : entity is "carry_or";
end design_1_system_cache_0_0_carry_or_139;

architecture STRUCTURE of design_1_system_cache_0_0_carry_or_139 is
  signal S : STD_LOGIC;
  signal \^lopt_1\ : STD_LOGIC;
  signal lopt_2 : STD_LOGIC;
  signal \NLW_Using_FPGA.MUXCY_I_CARRY4_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_Using_FPGA.MUXCY_I_CARRY4_DI_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_Using_FPGA.MUXCY_I_CARRY4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_Using_FPGA.MUXCY_I_CARRY4_S_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \Using_FPGA.MUXCY_I_CARRY4\ : label is "(MUXCY,XORCY)";
  attribute XILINX_TRANSFORM_PINMAP : string;
  attribute XILINX_TRANSFORM_PINMAP of \Using_FPGA.MUXCY_I_CARRY4\ : label is "LO:O";
  attribute box_type : string;
  attribute box_type of \Using_FPGA.MUXCY_I_CARRY4\ : label is "PRIMITIVE";
begin
  lopt <= \^lopt_1\;
  lopt_2 <= lopt_1;
\Using_FPGA.MUXCY_I_CARRY4\: unisim.vcomponents.CARRY4
     port map (
      CI => lu_mem_protected_pre1_1,
      CO(3 downto 2) => \NLW_Using_FPGA.MUXCY_I_CARRY4_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \^lopt_1\,
      CO(0) => lu_mem_protected_pre2_1,
      CYINIT => '0',
      DI(3 downto 2) => \NLW_Using_FPGA.MUXCY_I_CARRY4_DI_UNCONNECTED\(3 downto 2),
      DI(1) => lopt_2,
      DI(0) => '1',
      O(3 downto 0) => \NLW_Using_FPGA.MUXCY_I_CARRY4_O_UNCONNECTED\(3 downto 0),
      S(3 downto 2) => \NLW_Using_FPGA.MUXCY_I_CARRY4_S_UNCONNECTED\(3 downto 2),
      S(1) => lopt_2,
      S(0) => S
    );
\Using_FPGA.MUXCY_I_i_1__70\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DFDFFFFFDFDFFFDF"
    )
        port map (
      I0 => \update_release_tag_reg[Valid]\(0),
      I1 => lu_mem_valid_reg,
      I2 => DATA_OUTA(0),
      I3 => \lu_mem_release_lock_hold_reg[1]\,
      I4 => lu_mem_protect_conflict_reg,
      I5 => lu_mem_releasing_lock(0),
      O => S
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_system_cache_0_0_carry_or_140 is
  port (
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    lu_mem_protected_pre2_1 : in STD_LOGIC;
    lopt : in STD_LOGIC;
    lopt_1 : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_system_cache_0_0_carry_or_140 : entity is "carry_or";
end design_1_system_cache_0_0_carry_or_140;

architecture STRUCTURE of design_1_system_cache_0_0_carry_or_140 is
  signal \<const1>\ : STD_LOGIC;
  signal \^d\ : STD_LOGIC_VECTOR ( 0 to 0 );
begin
  D(0) <= \^d\(0);
  \^d\(0) <= lopt;
  lopt_1 <= \<const1>\;
VCC: unisim.vcomponents.VCC
     port map (
      P => \<const1>\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_system_cache_0_0_carry_or_144 is
  port (
    lud_addr_piperun : out STD_LOGIC;
    lud_mem_speculative_valid_reg : out STD_LOGIC;
    S : in STD_LOGIC;
    lud_addr_piperun_pre2 : in STD_LOGIC;
    lud_mem_piperun : in STD_LOGIC;
    lud_mem_speculative_valid : in STD_LOGIC;
    lopt : in STD_LOGIC;
    lopt_1 : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_system_cache_0_0_carry_or_144 : entity is "carry_or";
end design_1_system_cache_0_0_carry_or_144;

architecture STRUCTURE of design_1_system_cache_0_0_carry_or_144 is
  signal \<const1>\ : STD_LOGIC;
  signal \^lud_addr_piperun\ : STD_LOGIC;
begin
  \^lud_addr_piperun\ <= lopt;
  lopt_1 <= \<const1>\;
  lud_addr_piperun <= \^lud_addr_piperun\;
VCC: unisim.vcomponents.VCC
     port map (
      P => \<const1>\
    );
lud_mem_speculative_valid_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => \^lud_addr_piperun\,
      I1 => lud_mem_piperun,
      I2 => lud_mem_speculative_valid,
      O => lud_mem_speculative_valid_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_system_cache_0_0_carry_or_149 is
  port (
    lud_step_want_step_offset : out STD_LOGIC;
    S : in STD_LOGIC;
    lud_addr_piperun : in STD_LOGIC;
    lopt : in STD_LOGIC;
    lopt_1 : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_system_cache_0_0_carry_or_149 : entity is "carry_or";
end design_1_system_cache_0_0_carry_or_149;

architecture STRUCTURE of design_1_system_cache_0_0_carry_or_149 is
  signal \<const1>\ : STD_LOGIC;
  signal \^lud_step_want_step_offset\ : STD_LOGIC;
begin
  \^lud_step_want_step_offset\ <= lopt;
  lopt_1 <= \<const1>\;
  lud_step_want_step_offset <= \^lud_step_want_step_offset\;
VCC: unisim.vcomponents.VCC
     port map (
      P => \<const1>\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_system_cache_0_0_carry_or_155 is
  port (
    lookup_data_hit_stall : out STD_LOGIC;
    lookup_data_hit_pre_stall : in STD_LOGIC;
    lud_write_hit_done_reg : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_system_cache_0_0_carry_or_155 : entity is "carry_or";
end design_1_system_cache_0_0_carry_or_155;

architecture STRUCTURE of design_1_system_cache_0_0_carry_or_155 is
  signal S : STD_LOGIC;
  signal \NLW_Using_FPGA.MUXCY_I_CARRY4_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_Using_FPGA.MUXCY_I_CARRY4_DI_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_Using_FPGA.MUXCY_I_CARRY4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_Using_FPGA.MUXCY_I_CARRY4_S_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \Using_FPGA.MUXCY_I_CARRY4\ : label is "(MUXCY,XORCY)";
  attribute XILINX_TRANSFORM_PINMAP : string;
  attribute XILINX_TRANSFORM_PINMAP of \Using_FPGA.MUXCY_I_CARRY4\ : label is "LO:O";
  attribute box_type : string;
  attribute box_type of \Using_FPGA.MUXCY_I_CARRY4\ : label is "PRIMITIVE";
begin
\Using_FPGA.MUXCY_I_CARRY4\: unisim.vcomponents.CARRY4
     port map (
      CI => lookup_data_hit_pre_stall,
      CO(3 downto 1) => \NLW_Using_FPGA.MUXCY_I_CARRY4_CO_UNCONNECTED\(3 downto 1),
      CO(0) => lookup_data_hit_stall,
      CYINIT => '0',
      DI(3 downto 1) => \NLW_Using_FPGA.MUXCY_I_CARRY4_DI_UNCONNECTED\(3 downto 1),
      DI(0) => '1',
      O(3 downto 0) => \NLW_Using_FPGA.MUXCY_I_CARRY4_O_UNCONNECTED\(3 downto 0),
      S(3 downto 1) => \NLW_Using_FPGA.MUXCY_I_CARRY4_S_UNCONNECTED\(3 downto 1),
      S(0) => S
    );
\Using_FPGA.MUXCY_I_i_1__88\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => lud_write_hit_done_reg,
      O => S
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_system_cache_0_0_carry_or_162 is
  port (
    lu_io_lud_stall_pipe : out STD_LOGIC;
    S : in STD_LOGIC;
    lu_io_full_block_read : in STD_LOGIC;
    lopt : in STD_LOGIC;
    lopt_1 : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_system_cache_0_0_carry_or_162 : entity is "carry_or";
end design_1_system_cache_0_0_carry_or_162;

architecture STRUCTURE of design_1_system_cache_0_0_carry_or_162 is
  signal \<const1>\ : STD_LOGIC;
  signal \^lu_io_lud_stall_pipe\ : STD_LOGIC;
begin
  \^lu_io_lud_stall_pipe\ <= lopt;
  lopt_1 <= \<const1>\;
  lu_io_lud_stall_pipe <= \^lu_io_lud_stall_pipe\;
VCC: unisim.vcomponents.VCC
     port map (
      P => \<const1>\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_system_cache_0_0_carry_or_189 is
  port (
    lu_mem_piperun_pre2 : out STD_LOGIC;
    lu_check_wr_already_pushed_reg : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    lopt : in STD_LOGIC;
    lopt_1 : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_system_cache_0_0_carry_or_189 : entity is "carry_or";
end design_1_system_cache_0_0_carry_or_189;

architecture STRUCTURE of design_1_system_cache_0_0_carry_or_189 is
  signal \<const1>\ : STD_LOGIC;
  signal \^lu_mem_piperun_pre2\ : STD_LOGIC;
begin
  \^lu_mem_piperun_pre2\ <= lopt;
  lopt_1 <= \<const1>\;
  lu_mem_piperun_pre2 <= \^lu_mem_piperun_pre2\;
VCC: unisim.vcomponents.VCC
     port map (
      P => \<const1>\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_system_cache_0_0_carry_or_200 is
  port (
    protection_with_coherency : out STD_LOGIC;
    filtered_protection_bit : in STD_LOGIC;
    lopt : out STD_LOGIC;
    lopt_1 : in STD_LOGIC;
    lopt_2 : in STD_LOGIC;
    lopt_3 : out STD_LOGIC;
    lopt_4 : in STD_LOGIC;
    lopt_5 : in STD_LOGIC;
    lopt_6 : out STD_LOGIC;
    lopt_7 : in STD_LOGIC;
    lopt_8 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_system_cache_0_0_carry_or_200 : entity is "carry_or";
end design_1_system_cache_0_0_carry_or_200;

architecture STRUCTURE of design_1_system_cache_0_0_carry_or_200 is
  signal \^lopt_1\ : STD_LOGIC;
  signal \^lopt_2\ : STD_LOGIC;
  signal \^lopt_3\ : STD_LOGIC;
  signal \^lopt_4\ : STD_LOGIC;
  signal \^lopt_5\ : STD_LOGIC;
  signal \^lopt_6\ : STD_LOGIC;
  signal \^lopt_7\ : STD_LOGIC;
  signal \^lopt_8\ : STD_LOGIC;
  signal lopt_9 : STD_LOGIC;
  signal \NLW_Using_FPGA.MUXCY_I_CARRY4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \Using_FPGA.MUXCY_I_CARRY4\ : label is "(MUXCY,XORCY)";
  attribute XILINX_TRANSFORM_PINMAP : string;
  attribute XILINX_TRANSFORM_PINMAP of \Using_FPGA.MUXCY_I_CARRY4\ : label is "LO:O";
  attribute box_type : string;
  attribute box_type of \Using_FPGA.MUXCY_I_CARRY4\ : label is "PRIMITIVE";
begin
  \^lopt_2\ <= lopt_1;
  \^lopt_3\ <= lopt_2;
  \^lopt_5\ <= lopt_4;
  \^lopt_6\ <= lopt_5;
  \^lopt_8\ <= lopt_7;
  lopt <= \^lopt_1\;
  lopt_3 <= \^lopt_4\;
  lopt_6 <= \^lopt_7\;
  lopt_9 <= lopt_8;
\Using_FPGA.MUXCY_I_CARRY4\: unisim.vcomponents.CARRY4
     port map (
      CI => filtered_protection_bit,
      CO(3) => \^lopt_7\,
      CO(2) => \^lopt_4\,
      CO(1) => \^lopt_1\,
      CO(0) => protection_with_coherency,
      CYINIT => '0',
      DI(3) => \^lopt_8\,
      DI(2) => \^lopt_5\,
      DI(1) => \^lopt_2\,
      DI(0) => '1',
      O(3 downto 0) => \NLW_Using_FPGA.MUXCY_I_CARRY4_O_UNCONNECTED\(3 downto 0),
      S(3) => lopt_9,
      S(2) => \^lopt_6\,
      S(1) => \^lopt_3\,
      S(0) => '1'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_system_cache_0_0_carry_or_217 is
  port (
    protected_bit : out STD_LOGIC;
    protected_miss_valid : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \lu_check_protected_reg[1]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    lopt : in STD_LOGIC;
    lopt_1 : out STD_LOGIC;
    lopt_2 : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_system_cache_0_0_carry_or_217 : entity is "carry_or";
end design_1_system_cache_0_0_carry_or_217;

architecture STRUCTURE of design_1_system_cache_0_0_carry_or_217 is
  signal \<const1>\ : STD_LOGIC;
  signal S : STD_LOGIC;
  signal \^protected_bit\ : STD_LOGIC;
begin
  \^protected_bit\ <= lopt;
  lopt_1 <= \<const1>\;
  lopt_2 <= S;
  protected_bit <= \^protected_bit\;
\Using_FPGA.MUXCY_I_i_1__100\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0777"
    )
        port map (
      I0 => Q(0),
      I1 => \lu_check_protected_reg[1]\(0),
      I2 => \lu_check_protected_reg[1]\(1),
      I3 => Q(1),
      O => S
    );
VCC: unisim.vcomponents.VCC
     port map (
      P => \<const1>\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_system_cache_0_0_carry_or_218 is
  port (
    carry_1 : out STD_LOGIC;
    S_7 : in STD_LOGIC;
    lopt : out STD_LOGIC;
    lopt_1 : in STD_LOGIC;
    lopt_2 : in STD_LOGIC;
    lopt_3 : out STD_LOGIC;
    lopt_4 : in STD_LOGIC;
    lopt_5 : in STD_LOGIC;
    lopt_6 : out STD_LOGIC;
    lopt_7 : in STD_LOGIC;
    lopt_8 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_system_cache_0_0_carry_or_218 : entity is "carry_or";
end design_1_system_cache_0_0_carry_or_218;

architecture STRUCTURE of design_1_system_cache_0_0_carry_or_218 is
  signal \^lopt_1\ : STD_LOGIC;
  signal \^lopt_2\ : STD_LOGIC;
  signal \^lopt_3\ : STD_LOGIC;
  signal \^lopt_4\ : STD_LOGIC;
  signal \^lopt_5\ : STD_LOGIC;
  signal \^lopt_6\ : STD_LOGIC;
  signal \^lopt_7\ : STD_LOGIC;
  signal \^lopt_8\ : STD_LOGIC;
  signal lopt_9 : STD_LOGIC;
  signal \NLW_Using_FPGA.MUXCY_I_CARRY4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \Using_FPGA.MUXCY_I_CARRY4\ : label is "(MUXCY,XORCY)";
  attribute XILINX_TRANSFORM_PINMAP : string;
  attribute XILINX_TRANSFORM_PINMAP of \Using_FPGA.MUXCY_I_CARRY4\ : label is "LO:O";
  attribute box_type : string;
  attribute box_type of \Using_FPGA.MUXCY_I_CARRY4\ : label is "PRIMITIVE";
begin
  \^lopt_2\ <= lopt_1;
  \^lopt_3\ <= lopt_2;
  \^lopt_5\ <= lopt_4;
  \^lopt_6\ <= lopt_5;
  \^lopt_8\ <= lopt_7;
  lopt <= \^lopt_1\;
  lopt_3 <= \^lopt_4\;
  lopt_6 <= \^lopt_7\;
  lopt_9 <= lopt_8;
\Using_FPGA.MUXCY_I_CARRY4\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \^lopt_7\,
      CO(2) => \^lopt_4\,
      CO(1) => \^lopt_1\,
      CO(0) => carry_1,
      CYINIT => '0',
      DI(3) => \^lopt_8\,
      DI(2) => \^lopt_5\,
      DI(1) => \^lopt_2\,
      DI(0) => '1',
      O(3 downto 0) => \NLW_Using_FPGA.MUXCY_I_CARRY4_O_UNCONNECTED\(3 downto 0),
      S(3) => lopt_9,
      S(2) => \^lopt_6\,
      S(1) => \^lopt_3\,
      S(0) => S_7
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_system_cache_0_0_carry_or_219 is
  port (
    lru_protected_bit : out STD_LOGIC;
    S_8 : in STD_LOGIC;
    carry_1 : in STD_LOGIC;
    lopt : in STD_LOGIC;
    lopt_1 : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_system_cache_0_0_carry_or_219 : entity is "carry_or";
end design_1_system_cache_0_0_carry_or_219;

architecture STRUCTURE of design_1_system_cache_0_0_carry_or_219 is
  signal \<const1>\ : STD_LOGIC;
  signal \^lru_protected_bit\ : STD_LOGIC;
begin
  \^lru_protected_bit\ <= lopt;
  lopt_1 <= \<const1>\;
  lru_protected_bit <= \^lru_protected_bit\;
VCC: unisim.vcomponents.VCC
     port map (
      P => \<const1>\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_system_cache_0_0_carry_or_227 is
  port (
    dirty_bit : out STD_LOGIC;
    S : in STD_LOGIC;
    dirty_miss_valid : in STD_LOGIC;
    lopt : in STD_LOGIC;
    lopt_1 : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_system_cache_0_0_carry_or_227 : entity is "carry_or";
end design_1_system_cache_0_0_carry_or_227;

architecture STRUCTURE of design_1_system_cache_0_0_carry_or_227 is
  signal \<const1>\ : STD_LOGIC;
  signal \^dirty_bit\ : STD_LOGIC;
begin
  \^dirty_bit\ <= lopt;
  dirty_bit <= \^dirty_bit\;
  lopt_1 <= \<const1>\;
VCC: unisim.vcomponents.VCC
     port map (
      P => \<const1>\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_system_cache_0_0_carry_or_228 is
  port (
    carry_1 : out STD_LOGIC;
    S_6 : in STD_LOGIC;
    lopt : out STD_LOGIC;
    lopt_1 : in STD_LOGIC;
    lopt_2 : in STD_LOGIC;
    lopt_3 : out STD_LOGIC;
    lopt_4 : in STD_LOGIC;
    lopt_5 : in STD_LOGIC;
    lopt_6 : out STD_LOGIC;
    lopt_7 : in STD_LOGIC;
    lopt_8 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_system_cache_0_0_carry_or_228 : entity is "carry_or";
end design_1_system_cache_0_0_carry_or_228;

architecture STRUCTURE of design_1_system_cache_0_0_carry_or_228 is
  signal \^lopt_1\ : STD_LOGIC;
  signal \^lopt_2\ : STD_LOGIC;
  signal \^lopt_3\ : STD_LOGIC;
  signal \^lopt_4\ : STD_LOGIC;
  signal \^lopt_5\ : STD_LOGIC;
  signal \^lopt_6\ : STD_LOGIC;
  signal \^lopt_7\ : STD_LOGIC;
  signal \^lopt_8\ : STD_LOGIC;
  signal lopt_9 : STD_LOGIC;
  signal \NLW_Using_FPGA.MUXCY_I_CARRY4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \Using_FPGA.MUXCY_I_CARRY4\ : label is "(MUXCY,XORCY)";
  attribute XILINX_TRANSFORM_PINMAP : string;
  attribute XILINX_TRANSFORM_PINMAP of \Using_FPGA.MUXCY_I_CARRY4\ : label is "LO:O";
  attribute box_type : string;
  attribute box_type of \Using_FPGA.MUXCY_I_CARRY4\ : label is "PRIMITIVE";
begin
  \^lopt_2\ <= lopt_1;
  \^lopt_3\ <= lopt_2;
  \^lopt_5\ <= lopt_4;
  \^lopt_6\ <= lopt_5;
  \^lopt_8\ <= lopt_7;
  lopt <= \^lopt_1\;
  lopt_3 <= \^lopt_4\;
  lopt_6 <= \^lopt_7\;
  lopt_9 <= lopt_8;
\Using_FPGA.MUXCY_I_CARRY4\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \^lopt_7\,
      CO(2) => \^lopt_4\,
      CO(1) => \^lopt_1\,
      CO(0) => carry_1,
      CYINIT => '0',
      DI(3) => \^lopt_8\,
      DI(2) => \^lopt_5\,
      DI(1) => \^lopt_2\,
      DI(0) => '1',
      O(3 downto 0) => \NLW_Using_FPGA.MUXCY_I_CARRY4_O_UNCONNECTED\(3 downto 0),
      S(3) => lopt_9,
      S(2) => \^lopt_6\,
      S(1) => \^lopt_3\,
      S(0) => S_6
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_system_cache_0_0_carry_or_229 is
  port (
    lru_dirty_bit : out STD_LOGIC;
    S : in STD_LOGIC;
    carry_1 : in STD_LOGIC;
    lopt : in STD_LOGIC;
    lopt_1 : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_system_cache_0_0_carry_or_229 : entity is "carry_or";
end design_1_system_cache_0_0_carry_or_229;

architecture STRUCTURE of design_1_system_cache_0_0_carry_or_229 is
  signal \<const1>\ : STD_LOGIC;
  signal \^lru_dirty_bit\ : STD_LOGIC;
begin
  \^lru_dirty_bit\ <= lopt;
  lopt_1 <= \<const1>\;
  lru_dirty_bit <= \^lru_dirty_bit\;
VCC: unisim.vcomponents.VCC
     port map (
      P => \<const1>\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_system_cache_0_0_carry_or_233 is
  port (
    lu_check_tag_hit_all_carry : out STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    lopt : out STD_LOGIC;
    lopt_1 : in STD_LOGIC;
    lopt_2 : in STD_LOGIC;
    lopt_3 : out STD_LOGIC;
    lopt_4 : in STD_LOGIC;
    lopt_5 : in STD_LOGIC;
    lopt_6 : out STD_LOGIC;
    lopt_7 : in STD_LOGIC;
    lopt_8 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_system_cache_0_0_carry_or_233 : entity is "carry_or";
end design_1_system_cache_0_0_carry_or_233;

architecture STRUCTURE of design_1_system_cache_0_0_carry_or_233 is
  signal \Using_FPGA.MUXCY_I_i_1__135_n_0\ : STD_LOGIC;
  signal \^lopt_1\ : STD_LOGIC;
  signal \^lopt_2\ : STD_LOGIC;
  signal \^lopt_3\ : STD_LOGIC;
  signal \^lopt_4\ : STD_LOGIC;
  signal \^lopt_5\ : STD_LOGIC;
  signal \^lopt_6\ : STD_LOGIC;
  signal \^lopt_7\ : STD_LOGIC;
  signal \^lopt_8\ : STD_LOGIC;
  signal lopt_9 : STD_LOGIC;
  signal \NLW_Using_FPGA.MUXCY_I_CARRY4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \Using_FPGA.MUXCY_I_CARRY4\ : label is "(MUXCY,XORCY)";
  attribute XILINX_TRANSFORM_PINMAP : string;
  attribute XILINX_TRANSFORM_PINMAP of \Using_FPGA.MUXCY_I_CARRY4\ : label is "LO:O";
  attribute box_type : string;
  attribute box_type of \Using_FPGA.MUXCY_I_CARRY4\ : label is "PRIMITIVE";
begin
  \^lopt_2\ <= lopt_1;
  \^lopt_3\ <= lopt_2;
  \^lopt_5\ <= lopt_4;
  \^lopt_6\ <= lopt_5;
  \^lopt_8\ <= lopt_7;
  lopt <= \^lopt_1\;
  lopt_3 <= \^lopt_4\;
  lopt_6 <= \^lopt_7\;
  lopt_9 <= lopt_8;
\Using_FPGA.MUXCY_I_CARRY4\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \^lopt_7\,
      CO(2) => \^lopt_4\,
      CO(1) => \^lopt_1\,
      CO(0) => lu_check_tag_hit_all_carry,
      CYINIT => '0',
      DI(3) => \^lopt_8\,
      DI(2) => \^lopt_5\,
      DI(1) => \^lopt_2\,
      DI(0) => '1',
      O(3 downto 0) => \NLW_Using_FPGA.MUXCY_I_CARRY4_O_UNCONNECTED\(3 downto 0),
      S(3) => lopt_9,
      S(2) => \^lopt_6\,
      S(1) => \^lopt_3\,
      S(0) => \Using_FPGA.MUXCY_I_i_1__135_n_0\
    );
\Using_FPGA.MUXCY_I_i_1__135\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(1),
      I1 => Q(0),
      O => \Using_FPGA.MUXCY_I_i_1__135_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_system_cache_0_0_carry_or_241 is
  port (
    carry_1 : out STD_LOGIC;
    lookup_io_stall_carry_no_wait : in STD_LOGIC;
    lu_check_wait_for_update : in STD_LOGIC;
    \lu_check_info_reg[Port_Num][0]\ : in STD_LOGIC;
    update_write_miss_busy : in STD_LOGIC_VECTOR ( 0 to 0 );
    \lu_check_info_reg[Wr]\ : in STD_LOGIC;
    lopt : in STD_LOGIC;
    lopt_1 : out STD_LOGIC;
    lopt_2 : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_system_cache_0_0_carry_or_241 : entity is "carry_or";
end design_1_system_cache_0_0_carry_or_241;

architecture STRUCTURE of design_1_system_cache_0_0_carry_or_241 is
  signal \<const1>\ : STD_LOGIC;
  signal S : STD_LOGIC;
  signal \^carry_1\ : STD_LOGIC;
begin
  \^carry_1\ <= lopt;
  carry_1 <= \^carry_1\;
  lopt_1 <= \<const1>\;
  lopt_2 <= S;
\Using_FPGA.MUXCY_I_i_1__82\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EFFF"
    )
        port map (
      I0 => lu_check_wait_for_update,
      I1 => \lu_check_info_reg[Port_Num][0]\,
      I2 => update_write_miss_busy(0),
      I3 => \lu_check_info_reg[Wr]\,
      O => S
    );
VCC: unisim.vcomponents.VCC
     port map (
      P => \<const1>\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_system_cache_0_0_carry_or_242 is
  port (
    Carry_IN : out STD_LOGIC;
    carry_1 : in STD_LOGIC;
    lu_check_wait_for_update : in STD_LOGIC;
    \lu_check_info_reg[Port_Num][0]\ : in STD_LOGIC;
    update_write_miss_busy : in STD_LOGIC_VECTOR ( 0 to 0 );
    \lu_check_info_reg[Wr]\ : in STD_LOGIC;
    lopt : out STD_LOGIC;
    lopt_1 : in STD_LOGIC;
    lopt_2 : in STD_LOGIC;
    lopt_3 : out STD_LOGIC;
    lopt_4 : in STD_LOGIC;
    lopt_5 : in STD_LOGIC;
    lopt_6 : out STD_LOGIC;
    lopt_7 : in STD_LOGIC;
    lopt_8 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_system_cache_0_0_carry_or_242 : entity is "carry_or";
end design_1_system_cache_0_0_carry_or_242;

architecture STRUCTURE of design_1_system_cache_0_0_carry_or_242 is
  signal S : STD_LOGIC;
  signal \^lopt_1\ : STD_LOGIC;
  signal \^lopt_2\ : STD_LOGIC;
  signal \^lopt_3\ : STD_LOGIC;
  signal \^lopt_4\ : STD_LOGIC;
  signal \^lopt_5\ : STD_LOGIC;
  signal \^lopt_6\ : STD_LOGIC;
  signal \^lopt_7\ : STD_LOGIC;
  signal \^lopt_8\ : STD_LOGIC;
  signal lopt_9 : STD_LOGIC;
  signal \NLW_Using_FPGA.MUXCY_I_CARRY4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \Using_FPGA.MUXCY_I_CARRY4\ : label is "(MUXCY,XORCY)";
  attribute XILINX_TRANSFORM_PINMAP : string;
  attribute XILINX_TRANSFORM_PINMAP of \Using_FPGA.MUXCY_I_CARRY4\ : label is "LO:O";
  attribute box_type : string;
  attribute box_type of \Using_FPGA.MUXCY_I_CARRY4\ : label is "PRIMITIVE";
begin
  \^lopt_2\ <= lopt_1;
  \^lopt_3\ <= lopt_2;
  \^lopt_5\ <= lopt_4;
  \^lopt_6\ <= lopt_5;
  \^lopt_8\ <= lopt_7;
  lopt <= \^lopt_1\;
  lopt_3 <= \^lopt_4\;
  lopt_6 <= \^lopt_7\;
  lopt_9 <= lopt_8;
\Using_FPGA.MUXCY_I_CARRY4\: unisim.vcomponents.CARRY4
     port map (
      CI => carry_1,
      CO(3) => \^lopt_7\,
      CO(2) => \^lopt_4\,
      CO(1) => \^lopt_1\,
      CO(0) => Carry_IN,
      CYINIT => '0',
      DI(3) => \^lopt_8\,
      DI(2) => \^lopt_5\,
      DI(1) => \^lopt_2\,
      DI(0) => '1',
      O(3 downto 0) => \NLW_Using_FPGA.MUXCY_I_CARRY4_O_UNCONNECTED\(3 downto 0),
      S(3) => lopt_9,
      S(2) => \^lopt_6\,
      S(1) => \^lopt_3\,
      S(0) => S
    );
\Using_FPGA.MUXCY_I_i_1__85\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BFFF"
    )
        port map (
      I0 => lu_check_wait_for_update,
      I1 => \lu_check_info_reg[Port_Num][0]\,
      I2 => update_write_miss_busy(0),
      I3 => \lu_check_info_reg[Wr]\,
      O => S
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_system_cache_0_0_carry_or_243 is
  port (
    carry_1 : out STD_LOGIC;
    lu_io_lud_stall_pipe : in STD_LOGIC;
    \lu_check_info_reg[Wr]\ : in STD_LOGIC;
    \access_data_info[0,0][Valid]\ : in STD_LOGIC;
    \lu_check_info_reg[Port_Num][0]\ : in STD_LOGIC;
    lopt : out STD_LOGIC;
    lopt_1 : in STD_LOGIC;
    lopt_2 : in STD_LOGIC;
    lopt_3 : out STD_LOGIC;
    lopt_4 : in STD_LOGIC;
    lopt_5 : in STD_LOGIC;
    lopt_6 : out STD_LOGIC;
    lopt_7 : in STD_LOGIC;
    lopt_8 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_system_cache_0_0_carry_or_243 : entity is "carry_or";
end design_1_system_cache_0_0_carry_or_243;

architecture STRUCTURE of design_1_system_cache_0_0_carry_or_243 is
  signal S : STD_LOGIC;
  signal \^lopt_1\ : STD_LOGIC;
  signal \^lopt_2\ : STD_LOGIC;
  signal \^lopt_3\ : STD_LOGIC;
  signal \^lopt_4\ : STD_LOGIC;
  signal \^lopt_5\ : STD_LOGIC;
  signal \^lopt_6\ : STD_LOGIC;
  signal \^lopt_7\ : STD_LOGIC;
  signal \^lopt_8\ : STD_LOGIC;
  signal lopt_9 : STD_LOGIC;
  signal \NLW_Using_FPGA.MUXCY_I_CARRY4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \Using_FPGA.MUXCY_I_CARRY4\ : label is "(MUXCY,XORCY)";
  attribute XILINX_TRANSFORM_PINMAP : string;
  attribute XILINX_TRANSFORM_PINMAP of \Using_FPGA.MUXCY_I_CARRY4\ : label is "LO:O";
  attribute box_type : string;
  attribute box_type of \Using_FPGA.MUXCY_I_CARRY4\ : label is "PRIMITIVE";
begin
  \^lopt_2\ <= lopt_1;
  \^lopt_3\ <= lopt_2;
  \^lopt_5\ <= lopt_4;
  \^lopt_6\ <= lopt_5;
  \^lopt_8\ <= lopt_7;
  lopt <= \^lopt_1\;
  lopt_3 <= \^lopt_4\;
  lopt_6 <= \^lopt_7\;
  lopt_9 <= lopt_8;
\Using_FPGA.MUXCY_I_CARRY4\: unisim.vcomponents.CARRY4
     port map (
      CI => lu_io_lud_stall_pipe,
      CO(3) => \^lopt_7\,
      CO(2) => \^lopt_4\,
      CO(1) => \^lopt_1\,
      CO(0) => carry_1,
      CYINIT => '0',
      DI(3) => \^lopt_8\,
      DI(2) => \^lopt_5\,
      DI(1) => \^lopt_2\,
      DI(0) => '1',
      O(3 downto 0) => \NLW_Using_FPGA.MUXCY_I_CARRY4_O_UNCONNECTED\(3 downto 0),
      S(3) => lopt_9,
      S(2) => \^lopt_6\,
      S(1) => \^lopt_3\,
      S(0) => S
    );
\Using_FPGA.MUXCY_I_i_1__53\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FD"
    )
        port map (
      I0 => \lu_check_info_reg[Wr]\,
      I1 => \access_data_info[0,0][Valid]\,
      I2 => \lu_check_info_reg[Port_Num][0]\,
      O => S
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_system_cache_0_0_carry_or_244 is
  port (
    lookup_io_stall_carry : out STD_LOGIC;
    carry_1 : in STD_LOGIC;
    \lu_check_info_reg[Wr]\ : in STD_LOGIC;
    \access_data_info[0,1][Valid]\ : in STD_LOGIC;
    \lu_check_info_reg[Port_Num][0]\ : in STD_LOGIC;
    lopt : in STD_LOGIC;
    lopt_1 : out STD_LOGIC;
    lopt_2 : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_system_cache_0_0_carry_or_244 : entity is "carry_or";
end design_1_system_cache_0_0_carry_or_244;

architecture STRUCTURE of design_1_system_cache_0_0_carry_or_244 is
  signal \<const1>\ : STD_LOGIC;
  signal S : STD_LOGIC;
  signal \^lookup_io_stall_carry\ : STD_LOGIC;
begin
  \^lookup_io_stall_carry\ <= lopt;
  lookup_io_stall_carry <= \^lookup_io_stall_carry\;
  lopt_1 <= \<const1>\;
  lopt_2 <= S;
\Using_FPGA.MUXCY_I_i_1__92\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"DF"
    )
        port map (
      I0 => \lu_check_info_reg[Wr]\,
      I1 => \access_data_info[0,1][Valid]\,
      I2 => \lu_check_info_reg[Port_Num][0]\,
      O => S
    );
VCC: unisim.vcomponents.VCC
     port map (
      P => \<const1>\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_system_cache_0_0_carry_or_245 is
  port (
    carry_1 : out STD_LOGIC;
    \lud_reg_port_num_reg[0]\ : in STD_LOGIC;
    \read_data_status[0,0][Hit_Full]\ : in STD_LOGIC;
    lopt : out STD_LOGIC;
    lopt_1 : in STD_LOGIC;
    lopt_2 : in STD_LOGIC;
    lopt_3 : out STD_LOGIC;
    lopt_4 : in STD_LOGIC;
    lopt_5 : in STD_LOGIC;
    lopt_6 : out STD_LOGIC;
    lopt_7 : in STD_LOGIC;
    lopt_8 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_system_cache_0_0_carry_or_245 : entity is "carry_or";
end design_1_system_cache_0_0_carry_or_245;

architecture STRUCTURE of design_1_system_cache_0_0_carry_or_245 is
  signal S : STD_LOGIC;
  signal \^lopt_1\ : STD_LOGIC;
  signal \^lopt_2\ : STD_LOGIC;
  signal \^lopt_3\ : STD_LOGIC;
  signal \^lopt_4\ : STD_LOGIC;
  signal \^lopt_5\ : STD_LOGIC;
  signal \^lopt_6\ : STD_LOGIC;
  signal \^lopt_7\ : STD_LOGIC;
  signal \^lopt_8\ : STD_LOGIC;
  signal lopt_9 : STD_LOGIC;
  signal \NLW_Using_FPGA.MUXCY_I_CARRY4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \Using_FPGA.MUXCY_I_CARRY4\ : label is "(MUXCY,XORCY)";
  attribute XILINX_TRANSFORM_PINMAP : string;
  attribute XILINX_TRANSFORM_PINMAP of \Using_FPGA.MUXCY_I_CARRY4\ : label is "LO:O";
  attribute box_type : string;
  attribute box_type of \Using_FPGA.MUXCY_I_CARRY4\ : label is "PRIMITIVE";
begin
  \^lopt_2\ <= lopt_1;
  \^lopt_3\ <= lopt_2;
  \^lopt_5\ <= lopt_4;
  \^lopt_6\ <= lopt_5;
  \^lopt_8\ <= lopt_7;
  lopt <= \^lopt_1\;
  lopt_3 <= \^lopt_4\;
  lopt_6 <= \^lopt_7\;
  lopt_9 <= lopt_8;
\Using_FPGA.MUXCY_I_CARRY4\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \^lopt_7\,
      CO(2) => \^lopt_4\,
      CO(1) => \^lopt_1\,
      CO(0) => carry_1,
      CYINIT => '0',
      DI(3) => \^lopt_8\,
      DI(2) => \^lopt_5\,
      DI(1) => \^lopt_2\,
      DI(0) => '1',
      O(3 downto 0) => \NLW_Using_FPGA.MUXCY_I_CARRY4_O_UNCONNECTED\(3 downto 0),
      S(3) => lopt_9,
      S(2) => \^lopt_6\,
      S(1) => \^lopt_3\,
      S(0) => S
    );
\Using_FPGA.MUXCY_I_i_1__89\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \lud_reg_port_num_reg[0]\,
      I1 => \read_data_status[0,0][Hit_Full]\,
      O => S
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_system_cache_0_0_carry_or_246 is
  port (
    lu_io_selected_full : out STD_LOGIC;
    S_4 : in STD_LOGIC;
    carry_1 : in STD_LOGIC;
    lopt : in STD_LOGIC;
    lopt_1 : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_system_cache_0_0_carry_or_246 : entity is "carry_or";
end design_1_system_cache_0_0_carry_or_246;

architecture STRUCTURE of design_1_system_cache_0_0_carry_or_246 is
  signal \<const1>\ : STD_LOGIC;
  signal \^lu_io_selected_full\ : STD_LOGIC;
begin
  \^lu_io_selected_full\ <= lopt;
  lopt_1 <= \<const1>\;
  lu_io_selected_full <= \^lu_io_selected_full\;
VCC: unisim.vcomponents.VCC
     port map (
      P => \<const1>\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_system_cache_0_0_carry_or_248 is
  port (
    carry_1 : out STD_LOGIC;
    lookup_protect_conflict : in STD_LOGIC;
    update_write_miss_busy : in STD_LOGIC_VECTOR ( 0 to 0 );
    \lu_check_info_reg[Port_Num][0]\ : in STD_LOGIC;
    lu_check_wait_for_update : in STD_LOGIC;
    lopt : in STD_LOGIC;
    lopt_1 : out STD_LOGIC;
    lopt_2 : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_system_cache_0_0_carry_or_248 : entity is "carry_or";
end design_1_system_cache_0_0_carry_or_248;

architecture STRUCTURE of design_1_system_cache_0_0_carry_or_248 is
  signal \<const1>\ : STD_LOGIC;
  signal S : STD_LOGIC;
  signal \^carry_1\ : STD_LOGIC;
begin
  \^carry_1\ <= lopt;
  carry_1 <= \^carry_1\;
  lopt_1 <= \<const1>\;
  lopt_2 <= S;
\Using_FPGA.MUXCY_I_i_1__83\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FD"
    )
        port map (
      I0 => update_write_miss_busy(0),
      I1 => \lu_check_info_reg[Port_Num][0]\,
      I2 => lu_check_wait_for_update,
      O => S
    );
VCC: unisim.vcomponents.VCC
     port map (
      P => \<const1>\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_system_cache_0_0_carry_or_249 is
  port (
    lookup_data_hit_pre_stall : out STD_LOGIC;
    carry_1 : in STD_LOGIC;
    update_write_miss_busy : in STD_LOGIC_VECTOR ( 0 to 0 );
    \lu_check_info_reg[Port_Num][0]\ : in STD_LOGIC;
    lu_check_wait_for_update : in STD_LOGIC;
    lopt : in STD_LOGIC;
    lopt_1 : out STD_LOGIC;
    lopt_2 : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_system_cache_0_0_carry_or_249 : entity is "carry_or";
end design_1_system_cache_0_0_carry_or_249;

architecture STRUCTURE of design_1_system_cache_0_0_carry_or_249 is
  signal \<const1>\ : STD_LOGIC;
  signal S : STD_LOGIC;
  signal \^lookup_data_hit_pre_stall\ : STD_LOGIC;
begin
  \^lookup_data_hit_pre_stall\ <= lopt;
  lookup_data_hit_pre_stall <= \^lookup_data_hit_pre_stall\;
  lopt_1 <= \<const1>\;
  lopt_2 <= S;
\Using_FPGA.MUXCY_I_i_1__86\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F7"
    )
        port map (
      I0 => update_write_miss_busy(0),
      I1 => \lu_check_info_reg[Port_Num][0]\,
      I2 => lu_check_wait_for_update,
      O => S
    );
VCC: unisim.vcomponents.VCC
     port map (
      P => \<const1>\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_system_cache_0_0_carry_or_27 is
  port (
    port_allow_ready_0 : out STD_LOGIC;
    port_allow_ready_pre_0 : in STD_LOGIC;
    lopt : in STD_LOGIC;
    lopt_1 : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_system_cache_0_0_carry_or_27 : entity is "carry_or";
end design_1_system_cache_0_0_carry_or_27;

architecture STRUCTURE of design_1_system_cache_0_0_carry_or_27 is
  signal \<const1>\ : STD_LOGIC;
  signal \^port_allow_ready_0\ : STD_LOGIC;
begin
  \^port_allow_ready_0\ <= lopt;
  lopt_1 <= \<const1>\;
  port_allow_ready_0 <= \^port_allow_ready_0\;
VCC: unisim.vcomponents.VCC
     port map (
      P => \<const1>\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_system_cache_0_0_carry_or_278 is
  port (
    be_no_block_1to2_part : out STD_LOGIC;
    \Use_FPGA.Full_Inst\ : in STD_LOGIC;
    Carry_OUT : in STD_LOGIC;
    lopt : in STD_LOGIC;
    lopt_1 : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_system_cache_0_0_carry_or_278 : entity is "carry_or";
end design_1_system_cache_0_0_carry_or_278;

architecture STRUCTURE of design_1_system_cache_0_0_carry_or_278 is
  signal \<const1>\ : STD_LOGIC;
  signal \^be_no_block_1to2_part\ : STD_LOGIC;
begin
  \^be_no_block_1to2_part\ <= lopt;
  be_no_block_1to2_part <= \^be_no_block_1to2_part\;
  lopt_1 <= \<const1>\;
VCC: unisim.vcomponents.VCC
     port map (
      P => \<const1>\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_system_cache_0_0_carry_or_279 is
  port (
    be_no_block_1to3 : out STD_LOGIC;
    \Order_Optimization_4.search_count_reg[0]\ : out STD_LOGIC;
    be_no_block_1to2 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \Order_Optimization_4.search_count_reg[4]\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    lopt : in STD_LOGIC;
    lopt_1 : out STD_LOGIC;
    lopt_2 : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_system_cache_0_0_carry_or_279 : entity is "carry_or";
end design_1_system_cache_0_0_carry_or_279;

architecture STRUCTURE of design_1_system_cache_0_0_carry_or_279 is
  signal \<const1>\ : STD_LOGIC;
  signal \^order_optimization_4.search_count_reg[0]\ : STD_LOGIC;
  signal S : STD_LOGIC;
  signal \Using_FPGA.MUXCY_I_i_3__5_n_0\ : STD_LOGIC;
  signal \Using_FPGA.MUXCY_I_i_4__3_n_0\ : STD_LOGIC;
  signal \^be_no_block_1to3\ : STD_LOGIC;
begin
  \Order_Optimization_4.search_count_reg[0]\ <= \^order_optimization_4.search_count_reg[0]\;
  \^be_no_block_1to3\ <= lopt;
  be_no_block_1to3 <= \^be_no_block_1to3\;
  lopt_1 <= \<const1>\;
  lopt_2 <= S;
\Using_FPGA.MUXCY_I_i_1__104\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"0B"
    )
        port map (
      I0 => Q(4),
      I1 => \Order_Optimization_4.search_count_reg[4]\(4),
      I2 => \^order_optimization_4.search_count_reg[0]\,
      O => S
    );
\Using_FPGA.MUXCY_I_i_2__13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF00004F440000"
    )
        port map (
      I0 => Q(3),
      I1 => \Order_Optimization_4.search_count_reg[4]\(3),
      I2 => Q(2),
      I3 => \Order_Optimization_4.search_count_reg[4]\(2),
      I4 => \Using_FPGA.MUXCY_I_i_3__5_n_0\,
      I5 => \Using_FPGA.MUXCY_I_i_4__3_n_0\,
      O => \^order_optimization_4.search_count_reg[0]\
    );
\Using_FPGA.MUXCY_I_i_3__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D0DD"
    )
        port map (
      I0 => Q(3),
      I1 => \Order_Optimization_4.search_count_reg[4]\(3),
      I2 => \Order_Optimization_4.search_count_reg[4]\(4),
      I3 => Q(4),
      O => \Using_FPGA.MUXCY_I_i_3__5_n_0\
    );
\Using_FPGA.MUXCY_I_i_4__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2202FF0F00002202"
    )
        port map (
      I0 => \Order_Optimization_4.search_count_reg[4]\(0),
      I1 => Q(0),
      I2 => Q(2),
      I3 => \Order_Optimization_4.search_count_reg[4]\(2),
      I4 => Q(1),
      I5 => \Order_Optimization_4.search_count_reg[4]\(1),
      O => \Using_FPGA.MUXCY_I_i_4__3_n_0\
    );
VCC: unisim.vcomponents.VCC
     port map (
      P => \<const1>\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_system_cache_0_0_carry_or_28 is
  port (
    port_allow_ready_pre_0 : out STD_LOGIC;
    idle_carry_3 : in STD_LOGIC;
    arb_token_0 : in STD_LOGIC;
    lopt : in STD_LOGIC;
    lopt_1 : out STD_LOGIC;
    lopt_2 : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_system_cache_0_0_carry_or_28 : entity is "carry_or";
end design_1_system_cache_0_0_carry_or_28;

architecture STRUCTURE of design_1_system_cache_0_0_carry_or_28 is
  signal \<const1>\ : STD_LOGIC;
  signal S : STD_LOGIC;
  signal \^port_allow_ready_pre_0\ : STD_LOGIC;
begin
  \^port_allow_ready_pre_0\ <= lopt;
  lopt_1 <= \<const1>\;
  lopt_2 <= S;
  port_allow_ready_pre_0 <= \^port_allow_ready_pre_0\;
\Using_FPGA.MUXCY_I_i_1__9\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => arb_token_0,
      O => S
    );
VCC: unisim.vcomponents.VCC
     port map (
      P => \<const1>\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_system_cache_0_0_carry_or_280 is
  port (
    be_no_block_1to4 : out STD_LOGIC;
    S : in STD_LOGIC;
    be_no_block_1to3 : in STD_LOGIC;
    lopt : in STD_LOGIC;
    lopt_1 : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_system_cache_0_0_carry_or_280 : entity is "carry_or";
end design_1_system_cache_0_0_carry_or_280;

architecture STRUCTURE of design_1_system_cache_0_0_carry_or_280 is
  signal \<const1>\ : STD_LOGIC;
  signal \^be_no_block_1to4\ : STD_LOGIC;
begin
  \^be_no_block_1to4\ <= lopt;
  be_no_block_1to4 <= \^be_no_block_1to4\;
  lopt_1 <= \<const1>\;
VCC: unisim.vcomponents.VCC
     port map (
      P => \<const1>\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_system_cache_0_0_carry_or_281 is
  port (
    no_write_blocking_read : out STD_LOGIC;
    be_no_block_1to4 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 4 downto 0 );
    lopt : in STD_LOGIC;
    lopt_1 : out STD_LOGIC;
    lopt_2 : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_system_cache_0_0_carry_or_281 : entity is "carry_or";
end design_1_system_cache_0_0_carry_or_281;

architecture STRUCTURE of design_1_system_cache_0_0_carry_or_281 is
  signal \<const1>\ : STD_LOGIC;
  signal S : STD_LOGIC;
  signal \^no_write_blocking_read\ : STD_LOGIC;
begin
  \^no_write_blocking_read\ <= lopt;
  lopt_1 <= \<const1>\;
  lopt_2 <= S;
  no_write_blocking_read <= \^no_write_blocking_read\;
\Using_FPGA.MUXCY_I_i_1__103\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => Q(1),
      I1 => Q(0),
      I2 => Q(4),
      I3 => Q(3),
      I4 => Q(2),
      O => S
    );
VCC: unisim.vcomponents.VCC
     port map (
      P => \<const1>\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_system_cache_0_0_carry_or_35 is
  port (
    port_allow_ready_1 : out STD_LOGIC;
    port_allow_ready_pre_1 : in STD_LOGIC;
    lopt : in STD_LOGIC;
    lopt_1 : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_system_cache_0_0_carry_or_35 : entity is "carry_or";
end design_1_system_cache_0_0_carry_or_35;

architecture STRUCTURE of design_1_system_cache_0_0_carry_or_35 is
  signal \<const1>\ : STD_LOGIC;
  signal \^port_allow_ready_1\ : STD_LOGIC;
begin
  \^port_allow_ready_1\ <= lopt;
  lopt_1 <= \<const1>\;
  port_allow_ready_1 <= \^port_allow_ready_1\;
VCC: unisim.vcomponents.VCC
     port map (
      P => \<const1>\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_system_cache_0_0_carry_or_36 is
  port (
    port_allow_ready_pre_1 : out STD_LOGIC;
    idle_carry_2 : in STD_LOGIC;
    arb_token_1 : in STD_LOGIC;
    lopt : in STD_LOGIC;
    lopt_1 : out STD_LOGIC;
    lopt_2 : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_system_cache_0_0_carry_or_36 : entity is "carry_or";
end design_1_system_cache_0_0_carry_or_36;

architecture STRUCTURE of design_1_system_cache_0_0_carry_or_36 is
  signal \<const1>\ : STD_LOGIC;
  signal S : STD_LOGIC;
  signal \^port_allow_ready_pre_1\ : STD_LOGIC;
begin
  \^port_allow_ready_pre_1\ <= lopt;
  lopt_1 <= \<const1>\;
  lopt_2 <= S;
  port_allow_ready_pre_1 <= \^port_allow_ready_pre_1\;
\Using_FPGA.MUXCY_I_i_1__10\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => arb_token_1,
      O => S
    );
VCC: unisim.vcomponents.VCC
     port map (
      P => \<const1>\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_system_cache_0_0_carry_or_55 is
  port (
    WEB : out STD_LOGIC_VECTOR ( 0 to 0 );
    update_tag_remove_lock_0 : in STD_LOGIC;
    update_way : in STD_LOGIC;
    update_remove_locked_safe3 : in STD_LOGIC;
    \ri_way_reg[0]\ : in STD_LOGIC;
    update_readback_available_reg : in STD_LOGIC;
    update_need_tag_write : in STD_LOGIC;
    update_done_tag_write_reg : in STD_LOGIC;
    lopt : in STD_LOGIC;
    lopt_1 : out STD_LOGIC;
    lopt_2 : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_system_cache_0_0_carry_or_55 : entity is "carry_or";
end design_1_system_cache_0_0_carry_or_55;

architecture STRUCTURE of design_1_system_cache_0_0_carry_or_55 is
  signal \<const1>\ : STD_LOGIC;
  signal \Using_FPGA.MUXCY_I_i_1__148_n_0\ : STD_LOGIC;
  signal \^web\ : STD_LOGIC_VECTOR ( 0 to 0 );
begin
  WEB(0) <= \^web\(0);
  \^web\(0) <= lopt;
  lopt_1 <= \<const1>\;
  lopt_2 <= \Using_FPGA.MUXCY_I_i_1__148_n_0\;
\Using_FPGA.MUXCY_I_i_1__148\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFE2FFFF"
    )
        port map (
      I0 => update_way,
      I1 => update_remove_locked_safe3,
      I2 => \ri_way_reg[0]\,
      I3 => update_readback_available_reg,
      I4 => update_need_tag_write,
      I5 => update_done_tag_write_reg,
      O => \Using_FPGA.MUXCY_I_i_1__148_n_0\
    );
VCC: unisim.vcomponents.VCC
     port map (
      P => \<const1>\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_system_cache_0_0_carry_or_60 is
  port (
    WEB : out STD_LOGIC_VECTOR ( 0 to 0 );
    update_tag_remove_lock_1 : in STD_LOGIC;
    update_readback_available_reg : in STD_LOGIC;
    update_way : in STD_LOGIC;
    update_need_tag_write : in STD_LOGIC;
    update_done_tag_write_reg : in STD_LOGIC;
    update_remove_locked_safe3 : in STD_LOGIC;
    \ri_way_reg[0]\ : in STD_LOGIC;
    lopt : in STD_LOGIC;
    lopt_1 : out STD_LOGIC;
    lopt_2 : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_system_cache_0_0_carry_or_60 : entity is "carry_or";
end design_1_system_cache_0_0_carry_or_60;

architecture STRUCTURE of design_1_system_cache_0_0_carry_or_60 is
  signal \<const1>\ : STD_LOGIC;
  signal \Using_FPGA.MUXCY_I_i_1__149_n_0\ : STD_LOGIC;
  signal \^web\ : STD_LOGIC_VECTOR ( 0 to 0 );
begin
  WEB(0) <= \^web\(0);
  \^web\(0) <= lopt;
  lopt_1 <= \<const1>\;
  lopt_2 <= \Using_FPGA.MUXCY_I_i_1__149_n_0\;
\Using_FPGA.MUXCY_I_i_1__149\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFAFFFBFFFFFFFBF"
    )
        port map (
      I0 => update_readback_available_reg,
      I1 => update_way,
      I2 => update_need_tag_write,
      I3 => update_done_tag_write_reg,
      I4 => update_remove_locked_safe3,
      I5 => \ri_way_reg[0]\,
      O => \Using_FPGA.MUXCY_I_i_1__149_n_0\
    );
VCC: unisim.vcomponents.VCC
     port map (
      P => \<const1>\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_system_cache_0_0_carry_or_75 is
  port (
    update_read_miss_use_ok : out STD_LOGIC;
    update_read_miss_ongoing_reg : in STD_LOGIC;
    ud_rm_available : in STD_LOGIC;
    lopt : in STD_LOGIC;
    lopt_1 : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_system_cache_0_0_carry_or_75 : entity is "carry_or";
end design_1_system_cache_0_0_carry_or_75;

architecture STRUCTURE of design_1_system_cache_0_0_carry_or_75 is
  signal \<const1>\ : STD_LOGIC;
  signal \^update_read_miss_use_ok\ : STD_LOGIC;
begin
  \^update_read_miss_use_ok\ <= lopt;
  lopt_1 <= \<const1>\;
  update_read_miss_use_ok <= \^update_read_miss_use_ok\;
VCC: unisim.vcomponents.VCC
     port map (
      P => \<const1>\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_system_cache_0_0_carry_or_76 is
  port (
    Carry_IN : out STD_LOGIC;
    \Long_External_Burst.update_rb_pos_phase_reg\ : out STD_LOGIC;
    S : in STD_LOGIC;
    update_data_we : in STD_LOGIC;
    \Long_External_Burst.update_rb_pos_phase_reg_0\ : in STD_LOGIC;
    ri_allocate_reg : in STD_LOGIC;
    update_read_miss_ongoing_reg : in STD_LOGIC;
    Q : in STD_LOGIC;
    \update_word_cnt_len_reg[5]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    lopt : in STD_LOGIC;
    lopt_1 : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_system_cache_0_0_carry_or_76 : entity is "carry_or";
end design_1_system_cache_0_0_carry_or_76;

architecture STRUCTURE of design_1_system_cache_0_0_carry_or_76 is
  signal \<const1>\ : STD_LOGIC;
  signal \^carry_in\ : STD_LOGIC;
  signal \Long_External_Burst.update_rb_pos_phase_i_2_n_0\ : STD_LOGIC;
begin
  Carry_IN <= \^carry_in\;
  \^carry_in\ <= lopt;
  lopt_1 <= \<const1>\;
\Long_External_Burst.update_rb_pos_phase_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000E222"
    )
        port map (
      I0 => \Long_External_Burst.update_rb_pos_phase_reg_0\,
      I1 => \^carry_in\,
      I2 => ri_allocate_reg,
      I3 => update_read_miss_ongoing_reg,
      I4 => \Long_External_Burst.update_rb_pos_phase_i_2_n_0\,
      O => \Long_External_Burst.update_rb_pos_phase_reg\
    );
\Long_External_Burst.update_rb_pos_phase_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEEEEEEEEEEEEEAE"
    )
        port map (
      I0 => Q,
      I1 => \^carry_in\,
      I2 => \update_word_cnt_len_reg[5]\(1),
      I3 => \update_word_cnt_len_reg[5]\(2),
      I4 => \update_word_cnt_len_reg[5]\(0),
      I5 => \update_word_cnt_len_reg[5]\(3),
      O => \Long_External_Burst.update_rb_pos_phase_i_2_n_0\
    );
VCC: unisim.vcomponents.VCC
     port map (
      P => \<const1>\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_system_cache_0_0_carry_or_80 is
  port (
    update_need_tag_write_pre5 : out STD_LOGIC;
    ud_new_tag_valid2 : in STD_LOGIC;
    lopt : out STD_LOGIC;
    lopt_1 : in STD_LOGIC;
    lopt_2 : in STD_LOGIC;
    lopt_3 : out STD_LOGIC;
    lopt_4 : in STD_LOGIC;
    lopt_5 : in STD_LOGIC;
    lopt_6 : out STD_LOGIC;
    lopt_7 : in STD_LOGIC;
    lopt_8 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_system_cache_0_0_carry_or_80 : entity is "carry_or";
end design_1_system_cache_0_0_carry_or_80;

architecture STRUCTURE of design_1_system_cache_0_0_carry_or_80 is
  signal \^lopt_1\ : STD_LOGIC;
  signal \^lopt_2\ : STD_LOGIC;
  signal \^lopt_3\ : STD_LOGIC;
  signal \^lopt_4\ : STD_LOGIC;
  signal \^lopt_5\ : STD_LOGIC;
  signal \^lopt_6\ : STD_LOGIC;
  signal \^lopt_7\ : STD_LOGIC;
  signal \^lopt_8\ : STD_LOGIC;
  signal lopt_9 : STD_LOGIC;
  signal \NLW_Using_FPGA.MUXCY_I_CARRY4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \Using_FPGA.MUXCY_I_CARRY4\ : label is "(MUXCY,XORCY)";
  attribute XILINX_TRANSFORM_PINMAP : string;
  attribute XILINX_TRANSFORM_PINMAP of \Using_FPGA.MUXCY_I_CARRY4\ : label is "LO:O";
  attribute box_type : string;
  attribute box_type of \Using_FPGA.MUXCY_I_CARRY4\ : label is "PRIMITIVE";
begin
  \^lopt_2\ <= lopt_1;
  \^lopt_3\ <= lopt_2;
  \^lopt_5\ <= lopt_4;
  \^lopt_6\ <= lopt_5;
  \^lopt_8\ <= lopt_7;
  lopt <= \^lopt_1\;
  lopt_3 <= \^lopt_4\;
  lopt_6 <= \^lopt_7\;
  lopt_9 <= lopt_8;
\Using_FPGA.MUXCY_I_CARRY4\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \^lopt_7\,
      CO(2) => \^lopt_4\,
      CO(1) => \^lopt_1\,
      CO(0) => update_need_tag_write_pre5,
      CYINIT => '0',
      DI(3) => \^lopt_8\,
      DI(2) => \^lopt_5\,
      DI(1) => \^lopt_2\,
      DI(0) => '1',
      O(3 downto 0) => \NLW_Using_FPGA.MUXCY_I_CARRY4_O_UNCONNECTED\(3 downto 0),
      S(3) => lopt_9,
      S(2) => \^lopt_6\,
      S(1) => \^lopt_3\,
      S(0) => ud_new_tag_valid2
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_system_cache_0_0_carry_or_81 is
  port (
    update_need_tag_write_pre3 : out STD_LOGIC;
    S : in STD_LOGIC;
    update_need_tag_write_pre4 : in STD_LOGIC;
    lopt : in STD_LOGIC;
    lopt_1 : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_system_cache_0_0_carry_or_81 : entity is "carry_or";
end design_1_system_cache_0_0_carry_or_81;

architecture STRUCTURE of design_1_system_cache_0_0_carry_or_81 is
  signal \<const1>\ : STD_LOGIC;
  signal \^update_need_tag_write_pre3\ : STD_LOGIC;
begin
  \^update_need_tag_write_pre3\ <= lopt;
  lopt_1 <= \<const1>\;
  update_need_tag_write_pre3 <= \^update_need_tag_write_pre3\;
VCC: unisim.vcomponents.VCC
     port map (
      P => \<const1>\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_system_cache_0_0_carry_or_82 is
  port (
    update_need_tag_write_pre2 : out STD_LOGIC;
    S_2 : in STD_LOGIC;
    update_need_tag_write_pre3 : in STD_LOGIC;
    lopt : in STD_LOGIC;
    lopt_1 : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_system_cache_0_0_carry_or_82 : entity is "carry_or";
end design_1_system_cache_0_0_carry_or_82;

architecture STRUCTURE of design_1_system_cache_0_0_carry_or_82 is
  signal \<const1>\ : STD_LOGIC;
  signal \^update_need_tag_write_pre2\ : STD_LOGIC;
begin
  \^update_need_tag_write_pre2\ <= lopt;
  lopt_1 <= \<const1>\;
  update_need_tag_write_pre2 <= \^update_need_tag_write_pre2\;
VCC: unisim.vcomponents.VCC
     port map (
      P => \<const1>\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_system_cache_0_0_carry_or_83 is
  port (
    update_need_tag_write_pre1 : out STD_LOGIC;
    \update_info_reg[Allocate]\ : in STD_LOGIC;
    update_need_tag_write_pre2 : in STD_LOGIC;
    lopt : out STD_LOGIC;
    lopt_1 : in STD_LOGIC;
    lopt_2 : in STD_LOGIC;
    lopt_3 : out STD_LOGIC;
    lopt_4 : in STD_LOGIC;
    lopt_5 : in STD_LOGIC;
    lopt_6 : out STD_LOGIC;
    lopt_7 : in STD_LOGIC;
    lopt_8 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_system_cache_0_0_carry_or_83 : entity is "carry_or";
end design_1_system_cache_0_0_carry_or_83;

architecture STRUCTURE of design_1_system_cache_0_0_carry_or_83 is
  signal \^lopt_1\ : STD_LOGIC;
  signal \^lopt_2\ : STD_LOGIC;
  signal \^lopt_3\ : STD_LOGIC;
  signal \^lopt_4\ : STD_LOGIC;
  signal \^lopt_5\ : STD_LOGIC;
  signal \^lopt_6\ : STD_LOGIC;
  signal \^lopt_7\ : STD_LOGIC;
  signal \^lopt_8\ : STD_LOGIC;
  signal lopt_9 : STD_LOGIC;
  signal \NLW_Using_FPGA.MUXCY_I_CARRY4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \Using_FPGA.MUXCY_I_CARRY4\ : label is "(MUXCY,XORCY)";
  attribute XILINX_TRANSFORM_PINMAP : string;
  attribute XILINX_TRANSFORM_PINMAP of \Using_FPGA.MUXCY_I_CARRY4\ : label is "LO:O";
  attribute box_type : string;
  attribute box_type of \Using_FPGA.MUXCY_I_CARRY4\ : label is "PRIMITIVE";
begin
  \^lopt_2\ <= lopt_1;
  \^lopt_3\ <= lopt_2;
  \^lopt_5\ <= lopt_4;
  \^lopt_6\ <= lopt_5;
  \^lopt_8\ <= lopt_7;
  lopt <= \^lopt_1\;
  lopt_3 <= \^lopt_4\;
  lopt_6 <= \^lopt_7\;
  lopt_9 <= lopt_8;
\Using_FPGA.MUXCY_I_CARRY4\: unisim.vcomponents.CARRY4
     port map (
      CI => update_need_tag_write_pre2,
      CO(3) => \^lopt_7\,
      CO(2) => \^lopt_4\,
      CO(1) => \^lopt_1\,
      CO(0) => update_need_tag_write_pre1,
      CYINIT => '0',
      DI(3) => \^lopt_8\,
      DI(2) => \^lopt_5\,
      DI(1) => \^lopt_2\,
      DI(0) => '1',
      O(3 downto 0) => \NLW_Using_FPGA.MUXCY_I_CARRY4_O_UNCONNECTED\(3 downto 0),
      S(3) => lopt_9,
      S(2) => \^lopt_6\,
      S(1) => \^lopt_3\,
      S(0) => \update_info_reg[Allocate]\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_system_cache_0_0_carry_or__parameterized2\ is
  port (
    lookup_md_or_wm : out STD_LOGIC;
    lookup_miss_dirty_no_clean : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \lu_check_info_reg[Wr]\ : in STD_LOGIC;
    lopt : in STD_LOGIC;
    lopt_1 : out STD_LOGIC;
    lopt_2 : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_system_cache_0_0_carry_or__parameterized2\ : entity is "carry_or";
end \design_1_system_cache_0_0_carry_or__parameterized2\;

architecture STRUCTURE of \design_1_system_cache_0_0_carry_or__parameterized2\ is
  signal \<const1>\ : STD_LOGIC;
  signal A_N : STD_LOGIC;
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of A_N : signal is "true";
  signal \^lookup_md_or_wm\ : STD_LOGIC;
begin
  \^lookup_md_or_wm\ <= lopt;
  lookup_md_or_wm <= \^lookup_md_or_wm\;
  lopt_1 <= \<const1>\;
  lopt_2 <= A_N;
A_N_inferred_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EF"
    )
        port map (
      I0 => Q(1),
      I1 => Q(0),
      I2 => \lu_check_info_reg[Wr]\,
      O => A_N
    );
VCC: unisim.vcomponents.VCC
     port map (
      P => \<const1>\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_system_cache_0_0_carry_or__parameterized2_207\ is
  port (
    lookup_md_or_wm_or_whne : out STD_LOGIC;
    lookup_md_or_wm : in STD_LOGIC;
    lopt : in STD_LOGIC;
    lopt_1 : out STD_LOGIC;
    lopt_2 : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_system_cache_0_0_carry_or__parameterized2_207\ : entity is "carry_or";
end \design_1_system_cache_0_0_carry_or__parameterized2_207\;

architecture STRUCTURE of \design_1_system_cache_0_0_carry_or__parameterized2_207\ is
  signal \<const1>\ : STD_LOGIC;
  signal A_N : STD_LOGIC;
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of A_N : signal is "true";
  signal \^lookup_md_or_wm_or_whne\ : STD_LOGIC;
begin
  \^lookup_md_or_wm_or_whne\ <= lopt;
  lookup_md_or_wm_or_whne <= \^lookup_md_or_wm_or_whne\;
  lopt_1 <= \<const1>\;
  lopt_2 <= A_N;
VCC: unisim.vcomponents.VCC
     port map (
      P => \<const1>\
    );
i_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '1',
      O => A_N
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_system_cache_0_0_carry_or__parameterized2_208\ is
  port (
    lookup_md_or_wm_or_whne2 : out STD_LOGIC;
    lookup_md_or_wm_or_whne : in STD_LOGIC;
    lopt : out STD_LOGIC;
    lopt_1 : in STD_LOGIC;
    lopt_2 : in STD_LOGIC;
    lopt_3 : out STD_LOGIC;
    lopt_4 : in STD_LOGIC;
    lopt_5 : in STD_LOGIC;
    lopt_6 : out STD_LOGIC;
    lopt_7 : in STD_LOGIC;
    lopt_8 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_system_cache_0_0_carry_or__parameterized2_208\ : entity is "carry_or";
end \design_1_system_cache_0_0_carry_or__parameterized2_208\;

architecture STRUCTURE of \design_1_system_cache_0_0_carry_or__parameterized2_208\ is
  signal A_N : STD_LOGIC;
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of A_N : signal is "true";
  signal \^lopt_1\ : STD_LOGIC;
  signal \^lopt_2\ : STD_LOGIC;
  signal \^lopt_3\ : STD_LOGIC;
  signal \^lopt_4\ : STD_LOGIC;
  signal \^lopt_5\ : STD_LOGIC;
  signal \^lopt_6\ : STD_LOGIC;
  signal \^lopt_7\ : STD_LOGIC;
  signal \^lopt_8\ : STD_LOGIC;
  signal lopt_9 : STD_LOGIC;
  signal \NLW_Using_FPGA_Keep.MUXCY_I_CARRY4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \Using_FPGA_Keep.MUXCY_I_CARRY4\ : label is "(MUXCY,XORCY)";
  attribute XILINX_TRANSFORM_PINMAP : string;
  attribute XILINX_TRANSFORM_PINMAP of \Using_FPGA_Keep.MUXCY_I_CARRY4\ : label is "LO:O";
  attribute box_type : string;
  attribute box_type of \Using_FPGA_Keep.MUXCY_I_CARRY4\ : label is "PRIMITIVE";
begin
  \^lopt_2\ <= lopt_1;
  \^lopt_3\ <= lopt_2;
  \^lopt_5\ <= lopt_4;
  \^lopt_6\ <= lopt_5;
  \^lopt_8\ <= lopt_7;
  lopt <= \^lopt_1\;
  lopt_3 <= \^lopt_4\;
  lopt_6 <= \^lopt_7\;
  lopt_9 <= lopt_8;
\Using_FPGA_Keep.MUXCY_I_CARRY4\: unisim.vcomponents.CARRY4
     port map (
      CI => lookup_md_or_wm_or_whne,
      CO(3) => \^lopt_7\,
      CO(2) => \^lopt_4\,
      CO(1) => \^lopt_1\,
      CO(0) => lookup_md_or_wm_or_whne2,
      CYINIT => '0',
      DI(3) => \^lopt_8\,
      DI(2) => \^lopt_5\,
      DI(1) => \^lopt_2\,
      DI(0) => '1',
      O(3 downto 0) => \NLW_Using_FPGA_Keep.MUXCY_I_CARRY4_O_UNCONNECTED\(3 downto 0),
      S(3) => lopt_9,
      S(2) => \^lopt_6\,
      S(1) => \^lopt_3\,
      S(0) => A_N
    );
i_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '1',
      O => A_N
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_system_cache_0_0_carry_or_n is
  port (
    w_pop_part : out STD_LOGIC;
    wr_port_data_valid_i_reg : in STD_LOGIC;
    w_ready : in STD_LOGIC;
    lopt : in STD_LOGIC;
    lopt_1 : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_system_cache_0_0_carry_or_n : entity is "carry_or_n";
end design_1_system_cache_0_0_carry_or_n;

architecture STRUCTURE of design_1_system_cache_0_0_carry_or_n is
  signal \<const1>\ : STD_LOGIC;
  signal \^w_pop_part\ : STD_LOGIC;
begin
  \^w_pop_part\ <= lopt;
  lopt_1 <= \<const1>\;
  w_pop_part <= \^w_pop_part\;
VCC: unisim.vcomponents.VCC
     port map (
      P => \<const1>\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_system_cache_0_0_carry_or_n_13 is
  port (
    w_pop_part : out STD_LOGIC;
    wr_port_data_valid_i_reg : in STD_LOGIC;
    w_ready : in STD_LOGIC;
    lopt : in STD_LOGIC;
    lopt_1 : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_system_cache_0_0_carry_or_n_13 : entity is "carry_or_n";
end design_1_system_cache_0_0_carry_or_n_13;

architecture STRUCTURE of design_1_system_cache_0_0_carry_or_n_13 is
  signal \<const1>\ : STD_LOGIC;
  signal \^w_pop_part\ : STD_LOGIC;
begin
  \^w_pop_part\ <= lopt;
  lopt_1 <= \<const1>\;
  w_pop_part <= \^w_pop_part\;
VCC: unisim.vcomponents.VCC
     port map (
      P => \<const1>\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_system_cache_0_0_carry_or_n_143 is
  port (
    lud_addr_piperun_pre1 : out STD_LOGIC;
    lu_mem_protect_conflict_reg : in STD_LOGIC;
    lud_mem_piperun : in STD_LOGIC;
    lopt : out STD_LOGIC;
    lopt_1 : in STD_LOGIC;
    lopt_2 : in STD_LOGIC;
    lopt_3 : out STD_LOGIC;
    lopt_4 : in STD_LOGIC;
    lopt_5 : in STD_LOGIC;
    lopt_6 : out STD_LOGIC;
    lopt_7 : in STD_LOGIC;
    lopt_8 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_system_cache_0_0_carry_or_n_143 : entity is "carry_or_n";
end design_1_system_cache_0_0_carry_or_n_143;

architecture STRUCTURE of design_1_system_cache_0_0_carry_or_n_143 is
  signal \^lopt_1\ : STD_LOGIC;
  signal \^lopt_2\ : STD_LOGIC;
  signal \^lopt_3\ : STD_LOGIC;
  signal \^lopt_4\ : STD_LOGIC;
  signal \^lopt_5\ : STD_LOGIC;
  signal \^lopt_6\ : STD_LOGIC;
  signal \^lopt_7\ : STD_LOGIC;
  signal \^lopt_8\ : STD_LOGIC;
  signal lopt_9 : STD_LOGIC;
  signal \NLW_Using_FPGA.MUXCY_I_CARRY4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \Using_FPGA.MUXCY_I_CARRY4\ : label is "(MUXCY,XORCY)";
  attribute XILINX_TRANSFORM_PINMAP : string;
  attribute XILINX_TRANSFORM_PINMAP of \Using_FPGA.MUXCY_I_CARRY4\ : label is "LO:O";
  attribute box_type : string;
  attribute box_type of \Using_FPGA.MUXCY_I_CARRY4\ : label is "PRIMITIVE";
begin
  \^lopt_2\ <= lopt_1;
  \^lopt_3\ <= lopt_2;
  \^lopt_5\ <= lopt_4;
  \^lopt_6\ <= lopt_5;
  \^lopt_8\ <= lopt_7;
  lopt <= \^lopt_1\;
  lopt_3 <= \^lopt_4\;
  lopt_6 <= \^lopt_7\;
  lopt_9 <= lopt_8;
\Using_FPGA.MUXCY_I_CARRY4\: unisim.vcomponents.CARRY4
     port map (
      CI => lud_mem_piperun,
      CO(3) => \^lopt_7\,
      CO(2) => \^lopt_4\,
      CO(1) => \^lopt_1\,
      CO(0) => lud_addr_piperun_pre1,
      CYINIT => '0',
      DI(3) => \^lopt_8\,
      DI(2) => \^lopt_5\,
      DI(1) => \^lopt_2\,
      DI(0) => '1',
      O(3 downto 0) => \NLW_Using_FPGA.MUXCY_I_CARRY4_O_UNCONNECTED\(3 downto 0),
      S(3) => lopt_9,
      S(2) => \^lopt_6\,
      S(1) => \^lopt_3\,
      S(0) => lu_mem_protect_conflict_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_system_cache_0_0_carry_or_n_147 is
  port (
    lud_reg_piperun : out STD_LOGIC;
    lud_reg_valid_reg : in STD_LOGIC;
    lud_reg_piperun_pre1 : in STD_LOGIC;
    lopt : in STD_LOGIC;
    lopt_1 : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_system_cache_0_0_carry_or_n_147 : entity is "carry_or_n";
end design_1_system_cache_0_0_carry_or_n_147;

architecture STRUCTURE of design_1_system_cache_0_0_carry_or_n_147 is
  signal \<const1>\ : STD_LOGIC;
  signal \^lud_reg_piperun\ : STD_LOGIC;
begin
  \^lud_reg_piperun\ <= lopt;
  lopt_1 <= \<const1>\;
  lud_reg_piperun <= \^lud_reg_piperun\;
VCC: unisim.vcomponents.VCC
     port map (
      P => \<const1>\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_system_cache_0_0_carry_or_n_152 is
  port (
    lu_check_piperun_pre1 : out STD_LOGIC;
    \The_Bit[0].Using_FPGA.Using_Reset.FDS_Inst\ : in STD_LOGIC;
    update_piperun : in STD_LOGIC;
    lopt : in STD_LOGIC;
    lopt_1 : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_system_cache_0_0_carry_or_n_152 : entity is "carry_or_n";
end design_1_system_cache_0_0_carry_or_n_152;

architecture STRUCTURE of design_1_system_cache_0_0_carry_or_n_152 is
  signal \<const1>\ : STD_LOGIC;
  signal \^lu_check_piperun_pre1\ : STD_LOGIC;
begin
  \^lu_check_piperun_pre1\ <= lopt;
  lopt_1 <= \<const1>\;
  lu_check_piperun_pre1 <= \^lu_check_piperun_pre1\;
VCC: unisim.vcomponents.VCC
     port map (
      P => \<const1>\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_system_cache_0_0_carry_or_n_180 is
  port (
    lu_fetch_piperun_pre1 : out STD_LOGIC;
    lu_mem_valid_reg : in STD_LOGIC;
    lu_fetch_piperun_pre2 : in STD_LOGIC;
    lopt : in STD_LOGIC;
    lopt_1 : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_system_cache_0_0_carry_or_n_180 : entity is "carry_or_n";
end design_1_system_cache_0_0_carry_or_n_180;

architecture STRUCTURE of design_1_system_cache_0_0_carry_or_n_180 is
  signal \<const1>\ : STD_LOGIC;
  signal \^lu_fetch_piperun_pre1\ : STD_LOGIC;
begin
  \^lu_fetch_piperun_pre1\ <= lopt;
  lopt_1 <= \<const1>\;
  lu_fetch_piperun_pre1 <= \^lu_fetch_piperun_pre1\;
VCC: unisim.vcomponents.VCC
     port map (
      P => \<const1>\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_system_cache_0_0_carry_or_n_190 is
  port (
    lu_mem_piperun_pre1 : out STD_LOGIC;
    \The_Bit[0].Using_FPGA.Using_Reset.FDS_Inst\ : in STD_LOGIC;
    lu_mem_piperun_pre2 : in STD_LOGIC;
    lopt : in STD_LOGIC;
    lopt_1 : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_system_cache_0_0_carry_or_n_190 : entity is "carry_or_n";
end design_1_system_cache_0_0_carry_or_n_190;

architecture STRUCTURE of design_1_system_cache_0_0_carry_or_n_190 is
  signal \<const1>\ : STD_LOGIC;
  signal \^lu_mem_piperun_pre1\ : STD_LOGIC;
begin
  \^lu_mem_piperun_pre1\ <= lopt;
  lopt_1 <= \<const1>\;
  lu_mem_piperun_pre1 <= \^lu_mem_piperun_pre1\;
VCC: unisim.vcomponents.VCC
     port map (
      P => \<const1>\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_system_cache_0_0_carry_or_n_201 is
  port (
    lookup_piperun : out STD_LOGIC;
    access_valid : in STD_LOGIC;
    lookup_restart_mem_done_reg : in STD_LOGIC;
    lopt : in STD_LOGIC;
    lopt_1 : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_system_cache_0_0_carry_or_n_201 : entity is "carry_or_n";
end design_1_system_cache_0_0_carry_or_n_201;

architecture STRUCTURE of design_1_system_cache_0_0_carry_or_n_201 is
  signal \<const1>\ : STD_LOGIC;
  signal \^lookup_piperun\ : STD_LOGIC;
begin
  \^lookup_piperun\ <= lopt;
  lookup_piperun <= \^lookup_piperun\;
  lopt_1 <= \<const1>\;
VCC: unisim.vcomponents.VCC
     port map (
      P => \<const1>\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_system_cache_0_0_carry_or_n_22 is
  port (
    rip_refresh_reg : out STD_LOGIC;
    \Use_Reg_Ctrl.queue_exist_i_reg\ : out STD_LOGIC;
    \Use_Reg_Ctrl.queue_exist_i_reg_0\ : in STD_LOGIC;
    rip_pop : in STD_LOGIC;
    \Use_FPGA.Empty_Inst\ : in STD_LOGIC;
    lopt : out STD_LOGIC;
    lopt_1 : in STD_LOGIC;
    lopt_2 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_system_cache_0_0_carry_or_n_22 : entity is "carry_or_n";
end design_1_system_cache_0_0_carry_or_n_22;

architecture STRUCTURE of design_1_system_cache_0_0_carry_or_n_22 is
  signal \^lopt_1\ : STD_LOGIC;
  signal \^lopt_2\ : STD_LOGIC;
  signal lopt_3 : STD_LOGIC;
  signal \^rip_refresh_reg\ : STD_LOGIC;
  signal \NLW_Using_FPGA.MUXCY_I_CARRY4_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_Using_FPGA.MUXCY_I_CARRY4_DI_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_Using_FPGA.MUXCY_I_CARRY4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_Using_FPGA.MUXCY_I_CARRY4_S_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \Using_FPGA.MUXCY_I_CARRY4\ : label is "(MUXCY,XORCY)";
  attribute XILINX_TRANSFORM_PINMAP : string;
  attribute XILINX_TRANSFORM_PINMAP of \Using_FPGA.MUXCY_I_CARRY4\ : label is "LO:O";
  attribute box_type : string;
  attribute box_type of \Using_FPGA.MUXCY_I_CARRY4\ : label is "PRIMITIVE";
begin
  \^lopt_2\ <= lopt_1;
  lopt <= \^lopt_1\;
  lopt_3 <= lopt_2;
  rip_refresh_reg <= \^rip_refresh_reg\;
\Use_Reg_Ctrl.queue_exist_i_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"74"
    )
        port map (
      I0 => \Use_FPGA.Empty_Inst\,
      I1 => \^rip_refresh_reg\,
      I2 => \Use_Reg_Ctrl.queue_exist_i_reg_0\,
      O => \Use_Reg_Ctrl.queue_exist_i_reg\
    );
\Using_FPGA.MUXCY_I_CARRY4\: unisim.vcomponents.CARRY4
     port map (
      CI => rip_pop,
      CO(3 downto 2) => \NLW_Using_FPGA.MUXCY_I_CARRY4_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \^lopt_1\,
      CO(0) => \^rip_refresh_reg\,
      CYINIT => '0',
      DI(3 downto 2) => \NLW_Using_FPGA.MUXCY_I_CARRY4_DI_UNCONNECTED\(3 downto 2),
      DI(1) => \^lopt_2\,
      DI(0) => '1',
      O(3 downto 0) => \NLW_Using_FPGA.MUXCY_I_CARRY4_O_UNCONNECTED\(3 downto 0),
      S(3 downto 2) => \NLW_Using_FPGA.MUXCY_I_CARRY4_S_UNCONNECTED\(3 downto 2),
      S(1) => lopt_3,
      S(0) => \Use_Reg_Ctrl.queue_exist_i_reg_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_system_cache_0_0_carry_or_n_253 is
  port (
    carry_1 : out STD_LOGIC;
    \lud_reg_port_num_reg[0]\ : in STD_LOGIC;
    \read_data_status[0,0][Hit_Full]\ : in STD_LOGIC;
    lopt : out STD_LOGIC;
    lopt_1 : in STD_LOGIC;
    lopt_2 : in STD_LOGIC;
    lopt_3 : out STD_LOGIC;
    lopt_4 : in STD_LOGIC;
    lopt_5 : in STD_LOGIC;
    lopt_6 : out STD_LOGIC;
    lopt_7 : in STD_LOGIC;
    lopt_8 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_system_cache_0_0_carry_or_n_253 : entity is "carry_or_n";
end design_1_system_cache_0_0_carry_or_n_253;

architecture STRUCTURE of design_1_system_cache_0_0_carry_or_n_253 is
  signal \The_Compare[0].sel_reg\ : STD_LOGIC;
  signal \^lopt_1\ : STD_LOGIC;
  signal \^lopt_2\ : STD_LOGIC;
  signal \^lopt_3\ : STD_LOGIC;
  signal \^lopt_4\ : STD_LOGIC;
  signal \^lopt_5\ : STD_LOGIC;
  signal \^lopt_6\ : STD_LOGIC;
  signal \^lopt_7\ : STD_LOGIC;
  signal \^lopt_8\ : STD_LOGIC;
  signal lopt_9 : STD_LOGIC;
  signal \NLW_Using_FPGA.MUXCY_I_CARRY4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \Using_FPGA.MUXCY_I_CARRY4\ : label is "(MUXCY,XORCY)";
  attribute XILINX_TRANSFORM_PINMAP : string;
  attribute XILINX_TRANSFORM_PINMAP of \Using_FPGA.MUXCY_I_CARRY4\ : label is "LO:O";
  attribute box_type : string;
  attribute box_type of \Using_FPGA.MUXCY_I_CARRY4\ : label is "PRIMITIVE";
begin
  \^lopt_2\ <= lopt_1;
  \^lopt_3\ <= lopt_2;
  \^lopt_5\ <= lopt_4;
  \^lopt_6\ <= lopt_5;
  \^lopt_8\ <= lopt_7;
  lopt <= \^lopt_1\;
  lopt_3 <= \^lopt_4\;
  lopt_6 <= \^lopt_7\;
  lopt_9 <= lopt_8;
\Using_FPGA.MUXCY_I_CARRY4\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \^lopt_7\,
      CO(2) => \^lopt_4\,
      CO(1) => \^lopt_1\,
      CO(0) => carry_1,
      CYINIT => '0',
      DI(3) => \^lopt_8\,
      DI(2) => \^lopt_5\,
      DI(1) => \^lopt_2\,
      DI(0) => '1',
      O(3 downto 0) => \NLW_Using_FPGA.MUXCY_I_CARRY4_O_UNCONNECTED\(3 downto 0),
      S(3) => lopt_9,
      S(2) => \^lopt_6\,
      S(1) => \^lopt_3\,
      S(0) => \The_Compare[0].sel_reg\
    );
\Using_FPGA.MUXCY_I_i_1__59\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \lud_reg_port_num_reg[0]\,
      I1 => \read_data_status[0,0][Hit_Full]\,
      O => \The_Compare[0].sel_reg\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_system_cache_0_0_carry_or_n_254 is
  port (
    lud_reg_piperun_pre1 : out STD_LOGIC;
    A_N : in STD_LOGIC;
    carry_1 : in STD_LOGIC;
    lopt : in STD_LOGIC;
    lopt_1 : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_system_cache_0_0_carry_or_n_254 : entity is "carry_or_n";
end design_1_system_cache_0_0_carry_or_n_254;

architecture STRUCTURE of design_1_system_cache_0_0_carry_or_n_254 is
  signal \<const1>\ : STD_LOGIC;
  signal \^lud_reg_piperun_pre1\ : STD_LOGIC;
begin
  \^lud_reg_piperun_pre1\ <= lopt;
  lopt_1 <= \<const1>\;
  lud_reg_piperun_pre1 <= \^lud_reg_piperun_pre1\;
VCC: unisim.vcomponents.VCC
     port map (
      P => \<const1>\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_system_cache_0_0_carry_or_n_42 is
  port (
    lookup_piperun_post1 : out STD_LOGIC;
    access_valid : in STD_LOGIC;
    lookup_piperun : in STD_LOGIC;
    lopt : out STD_LOGIC;
    lopt_1 : in STD_LOGIC;
    lopt_2 : in STD_LOGIC;
    lopt_3 : out STD_LOGIC;
    lopt_4 : in STD_LOGIC;
    lopt_5 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_system_cache_0_0_carry_or_n_42 : entity is "carry_or_n";
end design_1_system_cache_0_0_carry_or_n_42;

architecture STRUCTURE of design_1_system_cache_0_0_carry_or_n_42 is
  signal \^lopt_1\ : STD_LOGIC;
  signal \^lopt_2\ : STD_LOGIC;
  signal \^lopt_3\ : STD_LOGIC;
  signal \^lopt_4\ : STD_LOGIC;
  signal \^lopt_5\ : STD_LOGIC;
  signal lopt_6 : STD_LOGIC;
  signal \NLW_Using_FPGA.MUXCY_I_CARRY4_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_Using_FPGA.MUXCY_I_CARRY4_DI_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_Using_FPGA.MUXCY_I_CARRY4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_Using_FPGA.MUXCY_I_CARRY4_S_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \Using_FPGA.MUXCY_I_CARRY4\ : label is "(MUXCY,XORCY)";
  attribute XILINX_TRANSFORM_PINMAP : string;
  attribute XILINX_TRANSFORM_PINMAP of \Using_FPGA.MUXCY_I_CARRY4\ : label is "LO:O";
  attribute box_type : string;
  attribute box_type of \Using_FPGA.MUXCY_I_CARRY4\ : label is "PRIMITIVE";
begin
  \^lopt_2\ <= lopt_1;
  \^lopt_3\ <= lopt_2;
  \^lopt_5\ <= lopt_4;
  lopt <= \^lopt_1\;
  lopt_3 <= \^lopt_4\;
  lopt_6 <= lopt_5;
\Using_FPGA.MUXCY_I_CARRY4\: unisim.vcomponents.CARRY4
     port map (
      CI => lookup_piperun,
      CO(3) => \NLW_Using_FPGA.MUXCY_I_CARRY4_CO_UNCONNECTED\(3),
      CO(2) => \^lopt_4\,
      CO(1) => \^lopt_1\,
      CO(0) => lookup_piperun_post1,
      CYINIT => '0',
      DI(3) => \NLW_Using_FPGA.MUXCY_I_CARRY4_DI_UNCONNECTED\(3),
      DI(2) => \^lopt_5\,
      DI(1) => \^lopt_2\,
      DI(0) => '1',
      O(3 downto 0) => \NLW_Using_FPGA.MUXCY_I_CARRY4_O_UNCONNECTED\(3 downto 0),
      S(3) => \NLW_Using_FPGA.MUXCY_I_CARRY4_S_UNCONNECTED\(3),
      S(2) => lopt_6,
      S(1) => \^lopt_3\,
      S(0) => access_valid
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_system_cache_0_0_carry_or_n_5 is
  port (
    rip_refresh_reg : out STD_LOGIC;
    \Use_Reg_Ctrl.queue_exist_i_reg\ : out STD_LOGIC;
    \Use_Reg_Ctrl.queue_exist_i_reg_0\ : in STD_LOGIC;
    rip_pop : in STD_LOGIC;
    \Use_FPGA.Empty_Inst\ : in STD_LOGIC;
    lopt : out STD_LOGIC;
    lopt_1 : in STD_LOGIC;
    lopt_2 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_system_cache_0_0_carry_or_n_5 : entity is "carry_or_n";
end design_1_system_cache_0_0_carry_or_n_5;

architecture STRUCTURE of design_1_system_cache_0_0_carry_or_n_5 is
  signal \^lopt_1\ : STD_LOGIC;
  signal \^lopt_2\ : STD_LOGIC;
  signal lopt_3 : STD_LOGIC;
  signal \^rip_refresh_reg\ : STD_LOGIC;
  signal \NLW_Using_FPGA.MUXCY_I_CARRY4_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_Using_FPGA.MUXCY_I_CARRY4_DI_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_Using_FPGA.MUXCY_I_CARRY4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_Using_FPGA.MUXCY_I_CARRY4_S_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \Using_FPGA.MUXCY_I_CARRY4\ : label is "(MUXCY,XORCY)";
  attribute XILINX_TRANSFORM_PINMAP : string;
  attribute XILINX_TRANSFORM_PINMAP of \Using_FPGA.MUXCY_I_CARRY4\ : label is "LO:O";
  attribute box_type : string;
  attribute box_type of \Using_FPGA.MUXCY_I_CARRY4\ : label is "PRIMITIVE";
begin
  \^lopt_2\ <= lopt_1;
  lopt <= \^lopt_1\;
  lopt_3 <= lopt_2;
  rip_refresh_reg <= \^rip_refresh_reg\;
\Use_Reg_Ctrl.queue_exist_i_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"74"
    )
        port map (
      I0 => \Use_FPGA.Empty_Inst\,
      I1 => \^rip_refresh_reg\,
      I2 => \Use_Reg_Ctrl.queue_exist_i_reg_0\,
      O => \Use_Reg_Ctrl.queue_exist_i_reg\
    );
\Using_FPGA.MUXCY_I_CARRY4\: unisim.vcomponents.CARRY4
     port map (
      CI => rip_pop,
      CO(3 downto 2) => \NLW_Using_FPGA.MUXCY_I_CARRY4_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \^lopt_1\,
      CO(0) => \^rip_refresh_reg\,
      CYINIT => '0',
      DI(3 downto 2) => \NLW_Using_FPGA.MUXCY_I_CARRY4_DI_UNCONNECTED\(3 downto 2),
      DI(1) => \^lopt_2\,
      DI(0) => '1',
      O(3 downto 0) => \NLW_Using_FPGA.MUXCY_I_CARRY4_O_UNCONNECTED\(3 downto 0),
      S(3 downto 2) => \NLW_Using_FPGA.MUXCY_I_CARRY4_S_UNCONNECTED\(3 downto 2),
      S(1) => lopt_3,
      S(0) => \Use_Reg_Ctrl.queue_exist_i_reg_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_system_cache_0_0_carry_piperun_step is
  port (
    update_piperun_pre5 : out STD_LOGIC;
    update_done_tag_write_reg : in STD_LOGIC;
    update_need_tag_write : in STD_LOGIC;
    update_readback_available_reg : in STD_LOGIC;
    lopt : out STD_LOGIC;
    lopt_1 : in STD_LOGIC;
    lopt_2 : in STD_LOGIC;
    lopt_3 : out STD_LOGIC;
    lopt_4 : in STD_LOGIC;
    lopt_5 : in STD_LOGIC;
    lopt_6 : out STD_LOGIC;
    lopt_7 : in STD_LOGIC;
    lopt_8 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_system_cache_0_0_carry_piperun_step : entity is "carry_piperun_step";
end design_1_system_cache_0_0_carry_piperun_step;

architecture STRUCTURE of design_1_system_cache_0_0_carry_piperun_step is
  signal S : STD_LOGIC;
  signal \^lopt_1\ : STD_LOGIC;
  signal \^lopt_2\ : STD_LOGIC;
  signal \^lopt_3\ : STD_LOGIC;
  signal \^lopt_4\ : STD_LOGIC;
  signal \^lopt_5\ : STD_LOGIC;
  signal \^lopt_6\ : STD_LOGIC;
  signal \^lopt_7\ : STD_LOGIC;
  signal \^lopt_8\ : STD_LOGIC;
  signal lopt_9 : STD_LOGIC;
  signal \NLW_Using_FPGA.MUXCY_I_CARRY4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \Using_FPGA.MUXCY_I_CARRY4\ : label is "(MUXCY,XORCY)";
  attribute XILINX_TRANSFORM_PINMAP : string;
  attribute XILINX_TRANSFORM_PINMAP of \Using_FPGA.MUXCY_I_CARRY4\ : label is "LO:O";
  attribute box_type : string;
  attribute box_type of \Using_FPGA.MUXCY_I_CARRY4\ : label is "PRIMITIVE";
begin
  \^lopt_2\ <= lopt_1;
  \^lopt_3\ <= lopt_2;
  \^lopt_5\ <= lopt_4;
  \^lopt_6\ <= lopt_5;
  \^lopt_8\ <= lopt_7;
  lopt <= \^lopt_1\;
  lopt_3 <= \^lopt_4\;
  lopt_6 <= \^lopt_7\;
  lopt_9 <= lopt_8;
\Using_FPGA.MUXCY_I_CARRY4\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \^lopt_7\,
      CO(2) => \^lopt_4\,
      CO(1) => \^lopt_1\,
      CO(0) => update_piperun_pre5,
      CYINIT => '1',
      DI(3) => \^lopt_8\,
      DI(2) => \^lopt_5\,
      DI(1) => \^lopt_2\,
      DI(0) => '0',
      O(3 downto 0) => \NLW_Using_FPGA.MUXCY_I_CARRY4_O_UNCONNECTED\(3 downto 0),
      S(3) => lopt_9,
      S(2) => \^lopt_6\,
      S(1) => \^lopt_3\,
      S(0) => S
    );
\Using_FPGA.MUXCY_I_i_1__30\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BF"
    )
        port map (
      I0 => update_done_tag_write_reg,
      I1 => update_need_tag_write,
      I2 => update_readback_available_reg,
      O => S
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_system_cache_0_0_carry_piperun_step_62 is
  port (
    update_piperun_pre4 : out STD_LOGIC;
    S : in STD_LOGIC;
    update_piperun_pre5 : in STD_LOGIC;
    lopt : in STD_LOGIC;
    lopt_1 : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_system_cache_0_0_carry_piperun_step_62 : entity is "carry_piperun_step";
end design_1_system_cache_0_0_carry_piperun_step_62;

architecture STRUCTURE of design_1_system_cache_0_0_carry_piperun_step_62 is
  signal \<const0>\ : STD_LOGIC;
  signal \^update_piperun_pre4\ : STD_LOGIC;
begin
  \^update_piperun_pre4\ <= lopt;
  lopt_1 <= \<const0>\;
  update_piperun_pre4 <= \^update_piperun_pre4\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_system_cache_0_0_carry_piperun_step_63 is
  port (
    update_piperun_pre3 : out STD_LOGIC;
    S : in STD_LOGIC;
    update_piperun_pre4 : in STD_LOGIC;
    lopt : in STD_LOGIC;
    lopt_1 : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_system_cache_0_0_carry_piperun_step_63 : entity is "carry_piperun_step";
end design_1_system_cache_0_0_carry_piperun_step_63;

architecture STRUCTURE of design_1_system_cache_0_0_carry_piperun_step_63 is
  signal \<const0>\ : STD_LOGIC;
  signal \^update_piperun_pre3\ : STD_LOGIC;
begin
  \^update_piperun_pre3\ <= lopt;
  lopt_1 <= \<const0>\;
  update_piperun_pre3 <= \^update_piperun_pre3\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_system_cache_0_0_carry_piperun_step_64 is
  port (
    update_piperun_pre2 : out STD_LOGIC;
    update_piperun_pre3 : in STD_LOGIC;
    update_done_aw_reg : in STD_LOGIC;
    \The_Bit[0].Using_FPGA.Using_Reset.FDS_Inst\ : in STD_LOGIC;
    aw_fifo_full : in STD_LOGIC;
    need_to_stall_write_reg : in STD_LOGIC;
    lopt : in STD_LOGIC;
    lopt_1 : out STD_LOGIC;
    lopt_2 : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_system_cache_0_0_carry_piperun_step_64 : entity is "carry_piperun_step";
end design_1_system_cache_0_0_carry_piperun_step_64;

architecture STRUCTURE of design_1_system_cache_0_0_carry_piperun_step_64 is
  signal \<const0>\ : STD_LOGIC;
  signal S : STD_LOGIC;
  signal \^update_piperun_pre2\ : STD_LOGIC;
begin
  \^update_piperun_pre2\ <= lopt;
  lopt_1 <= \<const0>\;
  lopt_2 <= S;
  update_piperun_pre2 <= \^update_piperun_pre2\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
\Using_FPGA.MUXCY_I_i_1__33\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BBBF"
    )
        port map (
      I0 => update_done_aw_reg,
      I1 => \The_Bit[0].Using_FPGA.Using_Reset.FDS_Inst\,
      I2 => aw_fifo_full,
      I3 => need_to_stall_write_reg,
      O => S
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_system_cache_0_0_carry_piperun_step_65 is
  port (
    update_piperun_pre1 : out STD_LOGIC;
    S : in STD_LOGIC;
    update_piperun_pre2 : in STD_LOGIC;
    lopt : out STD_LOGIC;
    lopt_1 : in STD_LOGIC;
    lopt_2 : in STD_LOGIC;
    lopt_3 : out STD_LOGIC;
    lopt_4 : in STD_LOGIC;
    lopt_5 : in STD_LOGIC;
    lopt_6 : out STD_LOGIC;
    lopt_7 : in STD_LOGIC;
    lopt_8 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_system_cache_0_0_carry_piperun_step_65 : entity is "carry_piperun_step";
end design_1_system_cache_0_0_carry_piperun_step_65;

architecture STRUCTURE of design_1_system_cache_0_0_carry_piperun_step_65 is
  signal \^lopt_1\ : STD_LOGIC;
  signal \^lopt_2\ : STD_LOGIC;
  signal \^lopt_3\ : STD_LOGIC;
  signal \^lopt_4\ : STD_LOGIC;
  signal \^lopt_5\ : STD_LOGIC;
  signal \^lopt_6\ : STD_LOGIC;
  signal \^lopt_7\ : STD_LOGIC;
  signal \^lopt_8\ : STD_LOGIC;
  signal lopt_9 : STD_LOGIC;
  signal \NLW_Using_FPGA.MUXCY_I_CARRY4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \Using_FPGA.MUXCY_I_CARRY4\ : label is "(MUXCY,XORCY)";
  attribute XILINX_TRANSFORM_PINMAP : string;
  attribute XILINX_TRANSFORM_PINMAP of \Using_FPGA.MUXCY_I_CARRY4\ : label is "LO:O";
  attribute box_type : string;
  attribute box_type of \Using_FPGA.MUXCY_I_CARRY4\ : label is "PRIMITIVE";
begin
  \^lopt_2\ <= lopt_1;
  \^lopt_3\ <= lopt_2;
  \^lopt_5\ <= lopt_4;
  \^lopt_6\ <= lopt_5;
  \^lopt_8\ <= lopt_7;
  lopt <= \^lopt_1\;
  lopt_3 <= \^lopt_4\;
  lopt_6 <= \^lopt_7\;
  lopt_9 <= lopt_8;
\Using_FPGA.MUXCY_I_CARRY4\: unisim.vcomponents.CARRY4
     port map (
      CI => update_piperun_pre2,
      CO(3) => \^lopt_7\,
      CO(2) => \^lopt_4\,
      CO(1) => \^lopt_1\,
      CO(0) => update_piperun_pre1,
      CYINIT => '0',
      DI(3) => \^lopt_8\,
      DI(2) => \^lopt_5\,
      DI(1) => \^lopt_2\,
      DI(0) => '0',
      O(3 downto 0) => \NLW_Using_FPGA.MUXCY_I_CARRY4_O_UNCONNECTED\(3 downto 0),
      S(3) => lopt_9,
      S(2) => \^lopt_6\,
      S(1) => \^lopt_3\,
      S(0) => S
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_system_cache_0_0_comparator is
  port (
    Carry_OUT : out STD_LOGIC;
    \out\ : in STD_LOGIC_VECTOR ( 17 downto 0 );
    \update_info_reg[Addr][31]\ : in STD_LOGIC_VECTOR ( 17 downto 0 );
    lopt : out STD_LOGIC;
    lopt_1 : in STD_LOGIC;
    lopt_2 : in STD_LOGIC;
    lopt_3 : out STD_LOGIC;
    lopt_4 : in STD_LOGIC;
    lopt_5 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_system_cache_0_0_comparator : entity is "comparator";
end design_1_system_cache_0_0_comparator;

architecture STRUCTURE of design_1_system_cache_0_0_comparator is
  signal S : STD_LOGIC;
  signal \Using_FPGA.The_Compare[1].sel_reg\ : STD_LOGIC;
  signal \Using_FPGA.The_Compare[2].sel_reg\ : STD_LOGIC;
  signal \Using_FPGA.The_Compare[3].sel_reg\ : STD_LOGIC;
  signal \Using_FPGA.The_Compare[4].sel_reg\ : STD_LOGIC;
  signal \Using_FPGA.The_Compare[5].sel_reg\ : STD_LOGIC;
  signal carry_1 : STD_LOGIC;
  signal carry_2 : STD_LOGIC;
  signal carry_3 : STD_LOGIC;
  signal carry_4 : STD_LOGIC;
  signal carry_5 : STD_LOGIC;
  signal \^lopt_2\ : STD_LOGIC;
  signal \^lopt_3\ : STD_LOGIC;
  signal \^lopt_4\ : STD_LOGIC;
  signal \^lopt_5\ : STD_LOGIC;
  signal lopt_6 : STD_LOGIC;
  signal lopt_7 : STD_LOGIC;
  signal \NLW_Using_FPGA.The_Compare[0].MUXCY_I_CARRY4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_Using_FPGA.The_Compare[4].MUXCY_I_CARRY4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \Using_FPGA.The_Compare[0].MUXCY_I_CARRY4\ : label is "(MUXCY,XORCY)";
  attribute XILINX_TRANSFORM_PINMAP : string;
  attribute XILINX_TRANSFORM_PINMAP of \Using_FPGA.The_Compare[0].MUXCY_I_CARRY4\ : label is "LO:O";
  attribute box_type : string;
  attribute box_type of \Using_FPGA.The_Compare[0].MUXCY_I_CARRY4\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \Using_FPGA.The_Compare[4].MUXCY_I_CARRY4\ : label is "(MUXCY,XORCY)";
  attribute XILINX_TRANSFORM_PINMAP of \Using_FPGA.The_Compare[4].MUXCY_I_CARRY4\ : label is "LO:O";
  attribute box_type of \Using_FPGA.The_Compare[4].MUXCY_I_CARRY4\ : label is "PRIMITIVE";
begin
  \^lopt_3\ <= lopt_1;
  \^lopt_4\ <= lopt_2;
  lopt <= \^lopt_2\;
  lopt_3 <= \^lopt_5\;
  lopt_6 <= lopt_4;
  lopt_7 <= lopt_5;
\Using_FPGA.The_Compare[0].MUXCY_I_CARRY4\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => carry_4,
      CO(2) => carry_3,
      CO(1) => carry_2,
      CO(0) => carry_1,
      CYINIT => '0',
      DI(3 downto 0) => B"1111",
      O(3 downto 0) => \NLW_Using_FPGA.The_Compare[0].MUXCY_I_CARRY4_O_UNCONNECTED\(3 downto 0),
      S(3) => \Using_FPGA.The_Compare[3].sel_reg\,
      S(2) => \Using_FPGA.The_Compare[2].sel_reg\,
      S(1) => \Using_FPGA.The_Compare[1].sel_reg\,
      S(0) => S
    );
\Using_FPGA.The_Compare[4].MUXCY_I_CARRY4\: unisim.vcomponents.CARRY4
     port map (
      CI => carry_4,
      CO(3) => \^lopt_5\,
      CO(2) => \^lopt_2\,
      CO(1) => Carry_OUT,
      CO(0) => carry_5,
      CYINIT => '0',
      DI(3) => lopt_6,
      DI(2) => \^lopt_3\,
      DI(1 downto 0) => B"11",
      O(3 downto 0) => \NLW_Using_FPGA.The_Compare[4].MUXCY_I_CARRY4_O_UNCONNECTED\(3 downto 0),
      S(3) => lopt_7,
      S(2) => \^lopt_4\,
      S(1) => \Using_FPGA.The_Compare[5].sel_reg\,
      S(0) => \Using_FPGA.The_Compare[4].sel_reg\
    );
sel0: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \out\(2),
      I1 => \update_info_reg[Addr][31]\(2),
      I2 => \update_info_reg[Addr][31]\(0),
      I3 => \out\(0),
      I4 => \update_info_reg[Addr][31]\(1),
      I5 => \out\(1),
      O => S
    );
\sel0_inferred__0/i_\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \out\(5),
      I1 => \update_info_reg[Addr][31]\(5),
      I2 => \update_info_reg[Addr][31]\(3),
      I3 => \out\(3),
      I4 => \update_info_reg[Addr][31]\(4),
      I5 => \out\(4),
      O => \Using_FPGA.The_Compare[1].sel_reg\
    );
\sel0_inferred__1/i_\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \out\(8),
      I1 => \update_info_reg[Addr][31]\(8),
      I2 => \update_info_reg[Addr][31]\(6),
      I3 => \out\(6),
      I4 => \update_info_reg[Addr][31]\(7),
      I5 => \out\(7),
      O => \Using_FPGA.The_Compare[2].sel_reg\
    );
\sel0_inferred__2/i_\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \out\(11),
      I1 => \update_info_reg[Addr][31]\(11),
      I2 => \update_info_reg[Addr][31]\(9),
      I3 => \out\(9),
      I4 => \update_info_reg[Addr][31]\(10),
      I5 => \out\(10),
      O => \Using_FPGA.The_Compare[3].sel_reg\
    );
\sel0_inferred__3/i_\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \out\(14),
      I1 => \update_info_reg[Addr][31]\(14),
      I2 => \update_info_reg[Addr][31]\(12),
      I3 => \out\(12),
      I4 => \update_info_reg[Addr][31]\(13),
      I5 => \out\(13),
      O => \Using_FPGA.The_Compare[4].sel_reg\
    );
\sel0_inferred__4/i_\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \out\(17),
      I1 => \update_info_reg[Addr][31]\(17),
      I2 => \update_info_reg[Addr][31]\(15),
      I3 => \out\(15),
      I4 => \update_info_reg[Addr][31]\(16),
      I5 => \out\(16),
      O => \Using_FPGA.The_Compare[5].sel_reg\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_system_cache_0_0_comparator__parameterized1\ is
  port (
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    Carry_OUT : out STD_LOGIC;
    queue_empty : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Order_Optimization_4.search_count_reg[3]\ : in STD_LOGIC;
    need_to_stall_write_reg : in STD_LOGIC_VECTOR ( 0 to 0 );
    \write_seq_id_reg[6]\ : in STD_LOGIC;
    \out\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \write_seq_id_reg[5]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \write_seq_id_reg[4]\ : in STD_LOGIC;
    \pending_write_reg[4]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \pending_write_reg[3]\ : in STD_LOGIC;
    Carry_IN : in STD_LOGIC;
    \update_info_reg[Addr][13]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \update_info_reg[Addr][13]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    lopt : in STD_LOGIC;
    lopt_1 : out STD_LOGIC;
    lopt_2 : out STD_LOGIC;
    lopt_3 : out STD_LOGIC;
    lopt_4 : in STD_LOGIC;
    lopt_5 : in STD_LOGIC;
    lopt_6 : out STD_LOGIC;
    lopt_7 : in STD_LOGIC;
    lopt_8 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_system_cache_0_0_comparator__parameterized1\ : entity is "comparator";
end \design_1_system_cache_0_0_comparator__parameterized1\;

architecture STRUCTURE of \design_1_system_cache_0_0_comparator__parameterized1\ is
  signal \<const1>\ : STD_LOGIC;
  signal \^carry_out\ : STD_LOGIC;
  signal \Order_Optimization_4.buffer_addr[4]_i_3_n_0\ : STD_LOGIC;
  signal \Order_Optimization_4.buffer_addr[4]_i_5_n_0\ : STD_LOGIC;
  signal S : STD_LOGIC;
  signal \Using_FPGA.The_Compare[1].sel_reg\ : STD_LOGIC;
  signal \Using_FPGA.The_Compare[2].sel_reg\ : STD_LOGIC;
  signal carry_1 : STD_LOGIC;
  signal carry_2 : STD_LOGIC;
  signal \^lopt_1\ : STD_LOGIC;
  signal \^lopt_2\ : STD_LOGIC;
  signal \^lopt_3\ : STD_LOGIC;
  signal \^lopt_4\ : STD_LOGIC;
  signal \^lopt_5\ : STD_LOGIC;
  signal \^lopt_6\ : STD_LOGIC;
  signal \NLW_Using_FPGA.The_Compare[1].MUXCY_I_CARRY4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \Using_FPGA.The_Compare[1].MUXCY_I_CARRY4\ : label is "(MUXCY,XORCY)";
  attribute XILINX_TRANSFORM_PINMAP : string;
  attribute XILINX_TRANSFORM_PINMAP of \Using_FPGA.The_Compare[1].MUXCY_I_CARRY4\ : label is "LO:O";
  attribute box_type : string;
  attribute box_type of \Using_FPGA.The_Compare[1].MUXCY_I_CARRY4\ : label is "PRIMITIVE";
begin
  Carry_OUT <= \^carry_out\;
  \^lopt_2\ <= lopt_4;
  \^lopt_3\ <= lopt_5;
  \^lopt_5\ <= lopt_7;
  \^lopt_6\ <= lopt_8;
  carry_1 <= lopt;
  lopt_1 <= \<const1>\;
  lopt_2 <= S;
  lopt_3 <= \^lopt_1\;
  lopt_6 <= \^lopt_4\;
\Order_Optimization_4.buffer_addr[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0222"
    )
        port map (
      I0 => \Order_Optimization_4.buffer_addr[4]_i_3_n_0\,
      I1 => queue_empty,
      I2 => Q(0),
      I3 => \Order_Optimization_4.search_count_reg[3]\,
      O => E(0)
    );
\Order_Optimization_4.buffer_addr[4]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEEFFEFEFFEFFEFF"
    )
        port map (
      I0 => \Order_Optimization_4.buffer_addr[4]_i_5_n_0\,
      I1 => need_to_stall_write_reg(0),
      I2 => \write_seq_id_reg[6]\,
      I3 => \out\(0),
      I4 => \write_seq_id_reg[5]\(0),
      I5 => \write_seq_id_reg[4]\,
      O => \Order_Optimization_4.buffer_addr[4]_i_3_n_0\
    );
\Order_Optimization_4.buffer_addr[4]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00D0"
    )
        port map (
      I0 => Q(0),
      I1 => \pending_write_reg[4]\(0),
      I2 => \^carry_out\,
      I3 => \pending_write_reg[3]\,
      O => \Order_Optimization_4.buffer_addr[4]_i_5_n_0\
    );
\Using_FPGA.The_Compare[1].MUXCY_I_CARRY4\: unisim.vcomponents.CARRY4
     port map (
      CI => carry_1,
      CO(3) => \^lopt_4\,
      CO(2) => \^lopt_1\,
      CO(1) => \^carry_out\,
      CO(0) => carry_2,
      CYINIT => '0',
      DI(3) => \^lopt_5\,
      DI(2) => \^lopt_2\,
      DI(1 downto 0) => B"11",
      O(3 downto 0) => \NLW_Using_FPGA.The_Compare[1].MUXCY_I_CARRY4_O_UNCONNECTED\(3 downto 0),
      S(3) => \^lopt_6\,
      S(2) => \^lopt_3\,
      S(1) => \Using_FPGA.The_Compare[2].sel_reg\,
      S(0) => \Using_FPGA.The_Compare[1].sel_reg\
    );
VCC: unisim.vcomponents.VCC
     port map (
      P => \<const1>\
    );
sel0: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \update_info_reg[Addr][13]\(1),
      I1 => \update_info_reg[Addr][13]_0\(1),
      I2 => \update_info_reg[Addr][13]\(0),
      I3 => \update_info_reg[Addr][13]_0\(0),
      O => S
    );
\sel0_inferred__0/i_\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \update_info_reg[Addr][13]\(4),
      I1 => \update_info_reg[Addr][13]_0\(4),
      I2 => \update_info_reg[Addr][13]_0\(2),
      I3 => \update_info_reg[Addr][13]\(2),
      I4 => \update_info_reg[Addr][13]_0\(3),
      I5 => \update_info_reg[Addr][13]\(3),
      O => \Using_FPGA.The_Compare[1].sel_reg\
    );
\sel0_inferred__1/i_\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \update_info_reg[Addr][13]\(7),
      I1 => \update_info_reg[Addr][13]_0\(7),
      I2 => \update_info_reg[Addr][13]_0\(5),
      I3 => \update_info_reg[Addr][13]\(5),
      I4 => \update_info_reg[Addr][13]_0\(6),
      I5 => \update_info_reg[Addr][13]\(6),
      O => \Using_FPGA.The_Compare[2].sel_reg\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_system_cache_0_0_comparator__parameterized3\ is
  port (
    be_no_block_1to2 : out STD_LOGIC;
    be_no_block_1to2_part : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \pending_write_reg[4]\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    lopt : in STD_LOGIC;
    lopt_1 : out STD_LOGIC;
    lopt_2 : out STD_LOGIC;
    lopt_3 : out STD_LOGIC;
    lopt_4 : in STD_LOGIC;
    lopt_5 : in STD_LOGIC;
    lopt_6 : out STD_LOGIC;
    lopt_7 : in STD_LOGIC;
    lopt_8 : in STD_LOGIC;
    lopt_9 : out STD_LOGIC;
    lopt_10 : in STD_LOGIC;
    lopt_11 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_system_cache_0_0_comparator__parameterized3\ : entity is "comparator";
end \design_1_system_cache_0_0_comparator__parameterized3\;

architecture STRUCTURE of \design_1_system_cache_0_0_comparator__parameterized3\ is
  signal \<const0>\ : STD_LOGIC;
  signal S : STD_LOGIC;
  signal \Using_FPGA.The_Compare[1].sel_reg\ : STD_LOGIC;
  signal carry_1 : STD_LOGIC;
  signal \^lopt_1\ : STD_LOGIC;
  signal \^lopt_2\ : STD_LOGIC;
  signal \^lopt_3\ : STD_LOGIC;
  signal \^lopt_4\ : STD_LOGIC;
  signal \^lopt_5\ : STD_LOGIC;
  signal \^lopt_6\ : STD_LOGIC;
  signal \^lopt_7\ : STD_LOGIC;
  signal \^lopt_8\ : STD_LOGIC;
  signal \^lopt_9\ : STD_LOGIC;
  signal \NLW_Using_FPGA.The_Compare[1].MUXCY_I_CARRY4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \Using_FPGA.The_Compare[1].MUXCY_I_CARRY4\ : label is "(MUXCY,XORCY)";
  attribute XILINX_TRANSFORM_PINMAP : string;
  attribute XILINX_TRANSFORM_PINMAP of \Using_FPGA.The_Compare[1].MUXCY_I_CARRY4\ : label is "LO:O";
  attribute box_type : string;
  attribute box_type of \Using_FPGA.The_Compare[1].MUXCY_I_CARRY4\ : label is "PRIMITIVE";
begin
  \^lopt_2\ <= lopt_4;
  \^lopt_3\ <= lopt_5;
  \^lopt_5\ <= lopt_7;
  \^lopt_6\ <= lopt_8;
  \^lopt_8\ <= lopt_10;
  \^lopt_9\ <= lopt_11;
  carry_1 <= lopt;
  lopt_1 <= \<const0>\;
  lopt_2 <= S;
  lopt_3 <= \^lopt_1\;
  lopt_6 <= \^lopt_4\;
  lopt_9 <= \^lopt_7\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
\Using_FPGA.The_Compare[0].MUXCY_I_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => Q(2),
      I1 => \pending_write_reg[4]\(2),
      I2 => Q(0),
      I3 => \pending_write_reg[4]\(0),
      I4 => \pending_write_reg[4]\(1),
      I5 => Q(1),
      O => S
    );
\Using_FPGA.The_Compare[1].MUXCY_I_CARRY4\: unisim.vcomponents.CARRY4
     port map (
      CI => carry_1,
      CO(3) => \^lopt_7\,
      CO(2) => \^lopt_4\,
      CO(1) => \^lopt_1\,
      CO(0) => be_no_block_1to2,
      CYINIT => '0',
      DI(3) => \^lopt_8\,
      DI(2) => \^lopt_5\,
      DI(1) => \^lopt_2\,
      DI(0) => '0',
      O(3 downto 0) => \NLW_Using_FPGA.The_Compare[1].MUXCY_I_CARRY4_O_UNCONNECTED\(3 downto 0),
      S(3) => \^lopt_9\,
      S(2) => \^lopt_6\,
      S(1) => \^lopt_3\,
      S(0) => \Using_FPGA.The_Compare[1].sel_reg\
    );
\Using_FPGA.The_Compare[1].MUXCY_I_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => Q(4),
      I1 => \pending_write_reg[4]\(4),
      I2 => Q(3),
      I3 => \pending_write_reg[4]\(3),
      O => \Using_FPGA.The_Compare[1].sel_reg\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_system_cache_0_0_reg_ce is
  port (
    Q : out STD_LOGIC;
    SR : in STD_LOGIC;
    CE : in STD_LOGIC_VECTOR ( 0 to 0 );
    D : in STD_LOGIC;
    CLK : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_system_cache_0_0_reg_ce : entity is "reg_ce";
end design_1_system_cache_0_0_reg_ce;

architecture STRUCTURE of design_1_system_cache_0_0_reg_ce is
  attribute box_type : string;
  attribute box_type of \The_Bit[0].Using_FPGA.Using_Reset.FDS_Inst\ : label is "PRIMITIVE";
begin
\The_Bit[0].Using_FPGA.Using_Reset.FDS_Inst\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => CLK,
      CE => CE(0),
      D => D,
      Q => Q,
      R => SR
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_system_cache_0_0_reg_ce_101 is
  port (
    Q : out STD_LOGIC;
    SR : in STD_LOGIC;
    CE : in STD_LOGIC_VECTOR ( 0 to 0 );
    D : in STD_LOGIC;
    CLK : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_system_cache_0_0_reg_ce_101 : entity is "reg_ce";
end design_1_system_cache_0_0_reg_ce_101;

architecture STRUCTURE of design_1_system_cache_0_0_reg_ce_101 is
  attribute box_type : string;
  attribute box_type of \The_Bit[0].Using_FPGA.Using_Reset.FDS_Inst\ : label is "PRIMITIVE";
begin
\The_Bit[0].Using_FPGA.Using_Reset.FDS_Inst\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => CLK,
      CE => CE(0),
      D => D,
      Q => Q,
      R => SR
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_system_cache_0_0_reg_ce_214 is
  port (
    \Not_Using_XPM.Using_BRAM.Native.Using_B36_Sx.The_BRAMs[1].RAMB36_I1\ : out STD_LOGIC;
    DATA_INB : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC;
    \The_Bit[0].Using_FPGA.Using_Reset.FDS_Inst_0\ : in STD_LOGIC;
    ACLK : in STD_LOGIC;
    update_readback_available : in STD_LOGIC;
    \update_info_reg[Allocate]\ : in STD_LOGIC;
    \update_info_reg[Evict]\ : in STD_LOGIC;
    update_need_tag_write : in STD_LOGIC;
    update_done_tag_write_reg : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_system_cache_0_0_reg_ce_214 : entity is "reg_ce";
end design_1_system_cache_0_0_reg_ce_214;

architecture STRUCTURE of design_1_system_cache_0_0_reg_ce_214 is
  signal \^not_using_xpm.using_bram.native.using_b36_sx.the_brams[1].ramb36_i1\ : STD_LOGIC;
  attribute box_type : string;
  attribute box_type of \The_Bit[0].Using_FPGA.Using_Reset.FDS_Inst\ : label is "PRIMITIVE";
begin
  \Not_Using_XPM.Using_BRAM.Native.Using_B36_Sx.The_BRAMs[1].RAMB36_I1\ <= \^not_using_xpm.using_bram.native.using_b36_sx.the_brams[1].ramb36_i1\;
\Not_Using_XPM.Using_BRAM.Native.Using_B36_Sx.The_BRAMs[0].RAMB36_I1_i_26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAFBFFAAAA"
    )
        port map (
      I0 => update_readback_available,
      I1 => \^not_using_xpm.using_bram.native.using_b36_sx.the_brams[1].ramb36_i1\,
      I2 => \update_info_reg[Allocate]\,
      I3 => \update_info_reg[Evict]\,
      I4 => update_need_tag_write,
      I5 => update_done_tag_write_reg,
      O => DATA_INB(0)
    );
\The_Bit[0].Using_FPGA.Using_Reset.FDS_Inst\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => ACLK,
      CE => '1',
      D => \The_Bit[0].Using_FPGA.Using_Reset.FDS_Inst_0\,
      Q => \^not_using_xpm.using_bram.native.using_b36_sx.the_brams[1].ramb36_i1\,
      R => Q
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_system_cache_0_0_reg_ce_215 is
  port (
    lud_mem_use_speculative : out STD_LOGIC;
    \The_Bit[0].Using_FPGA.Using_Reset.FDS_Inst_0\ : out STD_LOGIC;
    Q : in STD_LOGIC;
    lud_mem_completed_reg : in STD_LOGIC;
    ACLK : in STD_LOGIC;
    lud_mem_completed_reg_0 : in STD_LOGIC;
    lud_mem_waiting_for_pipe_reg : in STD_LOGIC;
    lookup_protect_conflict : in STD_LOGIC;
    lud_addr_piperun : in STD_LOGIC;
    \Use_FPGA.Full_Inst\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_system_cache_0_0_reg_ce_215 : entity is "reg_ce";
end design_1_system_cache_0_0_reg_ce_215;

architecture STRUCTURE of design_1_system_cache_0_0_reg_ce_215 is
  signal \^lud_mem_use_speculative\ : STD_LOGIC;
  attribute box_type : string;
  attribute box_type of \The_Bit[0].Using_FPGA.Using_Reset.FDS_Inst\ : label is "PRIMITIVE";
begin
  lud_mem_use_speculative <= \^lud_mem_use_speculative\;
\The_Bit[0].Using_FPGA.Using_Reset.FDS_Inst\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => ACLK,
      CE => '1',
      D => lud_mem_completed_reg,
      Q => \^lud_mem_use_speculative\,
      R => Q
    );
\The_Bit[0].Using_FPGA.Using_Reset.FDS_Inst_i_2__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00008888000000F0"
    )
        port map (
      I0 => lud_mem_completed_reg_0,
      I1 => lud_mem_waiting_for_pipe_reg,
      I2 => \^lud_mem_use_speculative\,
      I3 => lookup_protect_conflict,
      I4 => lud_addr_piperun,
      I5 => \Use_FPGA.Full_Inst\,
      O => \The_Bit[0].Using_FPGA.Using_Reset.FDS_Inst_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_system_cache_0_0_reg_ce_216 is
  port (
    \Not_Using_XPM.Using_BRAM.Native.Using_B36_Sx.The_BRAMs[1].RAMB36_I1\ : out STD_LOGIC;
    DATA_INB : out STD_LOGIC_VECTOR ( 1 downto 0 );
    update_first_write_hit_reg : out STD_LOGIC;
    Q : in STD_LOGIC;
    \The_Bit[0].Using_FPGA.Using_Reset.FDS_Inst_0\ : in STD_LOGIC;
    ACLK : in STD_LOGIC;
    ri_merge_reg : in STD_LOGIC;
    update_readback_available : in STD_LOGIC;
    update_first_write_hit : in STD_LOGIC;
    update_write_miss : in STD_LOGIC;
    \update_info_reg[Allocate]\ : in STD_LOGIC;
    update_reused_tag : in STD_LOGIC;
    update_done_tag_write_reg : in STD_LOGIC;
    \lu_check_info_reg[KillHit]\ : in STD_LOGIC;
    \lu_check_tag_hit_reg[1]\ : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_system_cache_0_0_reg_ce_216 : entity is "reg_ce";
end design_1_system_cache_0_0_reg_ce_216;

architecture STRUCTURE of design_1_system_cache_0_0_reg_ce_216 is
  signal \Not_Using_XPM.Using_BRAM.Native.Using_B36_Sx.The_BRAMs[0].RAMB36_I1_i_40_n_0\ : STD_LOGIC;
  signal \^not_using_xpm.using_bram.native.using_b36_sx.the_brams[1].ramb36_i1\ : STD_LOGIC;
  attribute box_type : string;
  attribute box_type of \The_Bit[0].Using_FPGA.Using_Reset.FDS_Inst\ : label is "PRIMITIVE";
begin
  \Not_Using_XPM.Using_BRAM.Native.Using_B36_Sx.The_BRAMs[1].RAMB36_I1\ <= \^not_using_xpm.using_bram.native.using_b36_sx.the_brams[1].ramb36_i1\;
\Not_Using_XPM.Using_BRAM.Native.Using_B36_Sx.The_BRAMs[0].RAMB36_I1_i_27\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0020"
    )
        port map (
      I0 => update_reused_tag,
      I1 => update_readback_available,
      I2 => \^not_using_xpm.using_bram.native.using_b36_sx.the_brams[1].ramb36_i1\,
      I3 => update_done_tag_write_reg,
      O => DATA_INB(1)
    );
\Not_Using_XPM.Using_BRAM.Native.Using_B36_Sx.The_BRAMs[0].RAMB36_I1_i_28\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B8B888B888B888"
    )
        port map (
      I0 => ri_merge_reg,
      I1 => update_readback_available,
      I2 => \Not_Using_XPM.Using_BRAM.Native.Using_B36_Sx.The_BRAMs[0].RAMB36_I1_i_40_n_0\,
      I3 => update_first_write_hit,
      I4 => update_write_miss,
      I5 => \update_info_reg[Allocate]\,
      O => DATA_INB(0)
    );
\Not_Using_XPM.Using_BRAM.Native.Using_B36_Sx.The_BRAMs[0].RAMB36_I1_i_40\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^not_using_xpm.using_bram.native.using_b36_sx.the_brams[1].ramb36_i1\,
      I1 => update_done_tag_write_reg,
      O => \Not_Using_XPM.Using_BRAM.Native.Using_B36_Sx.The_BRAMs[0].RAMB36_I1_i_40_n_0\
    );
\The_Bit[0].Using_FPGA.Using_Reset.FDS_Inst\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => ACLK,
      CE => '1',
      D => \The_Bit[0].Using_FPGA.Using_Reset.FDS_Inst_0\,
      Q => \^not_using_xpm.using_bram.native.using_b36_sx.the_brams[1].ramb36_i1\,
      R => Q
    );
\wm_fifo_mem_reg[15][Evict][-1111111111]_srl16_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AB"
    )
        port map (
      I0 => \lu_check_info_reg[KillHit]\,
      I1 => \lu_check_tag_hit_reg[1]\(0),
      I2 => \lu_check_tag_hit_reg[1]\(1),
      O => update_first_write_hit_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_system_cache_0_0_reg_ce_23 is
  port (
    Q : out STD_LOGIC;
    SR : in STD_LOGIC;
    CE : in STD_LOGIC_VECTOR ( 0 to 0 );
    D : in STD_LOGIC;
    CLK : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_system_cache_0_0_reg_ce_23 : entity is "reg_ce";
end design_1_system_cache_0_0_reg_ce_23;

architecture STRUCTURE of design_1_system_cache_0_0_reg_ce_23 is
  attribute box_type : string;
  attribute box_type of \The_Bit[0].Using_FPGA.Using_Reset.FDS_Inst\ : label is "PRIMITIVE";
begin
\The_Bit[0].Using_FPGA.Using_Reset.FDS_Inst\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => CLK,
      CE => CE(0),
      D => D,
      Q => Q,
      R => SR
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_system_cache_0_0_reg_ce_267 is
  port (
    \The_Bit[0].Using_FPGA.Using_Reset.FDS_Inst_0\ : out STD_LOGIC;
    \M_AXI_AWLEN_reg[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \M_AXI_AWSIZE_reg[1]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \M_AXI_AWADDR_reg[31]\ : out STD_LOGIC_VECTOR ( 23 downto 0 );
    \M_AXI_AWBURST_reg[1]\ : out STD_LOGIC;
    Q : in STD_LOGIC;
    \The_Bit[0].Using_FPGA.Using_Reset.FDS_Inst_1\ : in STD_LOGIC;
    ACLK : in STD_LOGIC;
    \update_info_reg[Len][7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \update_info_reg[Size][2]\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \update_info_reg[Size][2]_0\ : in STD_LOGIC;
    \update_info_reg[Size][2]_1\ : in STD_LOGIC;
    \update_info_reg[Len][2]\ : in STD_LOGIC;
    \update_info_reg[Len][1]\ : in STD_LOGIC;
    \update_info_reg[Len][0]\ : in STD_LOGIC;
    \update_info_reg[Len][0]_0\ : in STD_LOGIC;
    \update_info_reg[Len][1]_0\ : in STD_LOGIC;
    \update_info_reg[Len][0]_1\ : in STD_LOGIC;
    \update_info_reg[Evict]\ : in STD_LOGIC;
    \update_old_tag_reg[Addr][31]\ : in STD_LOGIC_VECTOR ( 17 downto 0 );
    \update_info_reg[Addr][31]\ : in STD_LOGIC_VECTOR ( 23 downto 0 );
    \update_info_reg[Kind]\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_system_cache_0_0_reg_ce_267 : entity is "reg_ce";
end design_1_system_cache_0_0_reg_ce_267;

architecture STRUCTURE of design_1_system_cache_0_0_reg_ce_267 is
  signal \^the_bit[0].using_fpga.using_reset.fds_inst_0\ : STD_LOGIC;
  attribute box_type : string;
  attribute box_type of \The_Bit[0].Using_FPGA.Using_Reset.FDS_Inst\ : label is "PRIMITIVE";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \aw_fifo_mem_reg[15][Addr][0]_srl16_i_1\ : label is "soft_lutpair41";
  attribute SOFT_HLUTNM of \aw_fifo_mem_reg[15][Addr][14]_srl16_i_1\ : label is "soft_lutpair36";
  attribute SOFT_HLUTNM of \aw_fifo_mem_reg[15][Addr][15]_srl16_i_1\ : label is "soft_lutpair37";
  attribute SOFT_HLUTNM of \aw_fifo_mem_reg[15][Addr][16]_srl16_i_1\ : label is "soft_lutpair38";
  attribute SOFT_HLUTNM of \aw_fifo_mem_reg[15][Addr][17]_srl16_i_1\ : label is "soft_lutpair39";
  attribute SOFT_HLUTNM of \aw_fifo_mem_reg[15][Addr][18]_srl16_i_1\ : label is "soft_lutpair40";
  attribute SOFT_HLUTNM of \aw_fifo_mem_reg[15][Addr][19]_srl16_i_1\ : label is "soft_lutpair41";
  attribute SOFT_HLUTNM of \aw_fifo_mem_reg[15][Addr][1]_srl16_i_1\ : label is "soft_lutpair40";
  attribute SOFT_HLUTNM of \aw_fifo_mem_reg[15][Addr][22]_srl16_i_1\ : label is "soft_lutpair34";
  attribute SOFT_HLUTNM of \aw_fifo_mem_reg[15][Addr][26]_srl16_i_1\ : label is "soft_lutpair35";
  attribute SOFT_HLUTNM of \aw_fifo_mem_reg[15][Addr][2]_srl16_i_1\ : label is "soft_lutpair39";
  attribute SOFT_HLUTNM of \aw_fifo_mem_reg[15][Addr][3]_srl16_i_1\ : label is "soft_lutpair38";
  attribute SOFT_HLUTNM of \aw_fifo_mem_reg[15][Addr][4]_srl16_i_1\ : label is "soft_lutpair37";
  attribute SOFT_HLUTNM of \aw_fifo_mem_reg[15][Addr][5]_srl16_i_1\ : label is "soft_lutpair36";
  attribute SOFT_HLUTNM of \aw_fifo_mem_reg[15][Kind][-1111111111]_srl16_i_1\ : label is "soft_lutpair35";
  attribute SOFT_HLUTNM of \aw_fifo_mem_reg[15][Len][0]_srl16_i_1\ : label is "soft_lutpair33";
  attribute SOFT_HLUTNM of \aw_fifo_mem_reg[15][Len][2]_srl16_i_1\ : label is "soft_lutpair34";
  attribute SOFT_HLUTNM of \aw_fifo_mem_reg[15][Size][0]_srl16_i_1\ : label is "soft_lutpair33";
begin
  \The_Bit[0].Using_FPGA.Using_Reset.FDS_Inst_0\ <= \^the_bit[0].using_fpga.using_reset.fds_inst_0\;
\The_Bit[0].Using_FPGA.Using_Reset.FDS_Inst\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => ACLK,
      CE => '1',
      D => \The_Bit[0].Using_FPGA.Using_Reset.FDS_Inst_1\,
      Q => \^the_bit[0].using_fpga.using_reset.fds_inst_0\,
      R => Q
    );
\aw_fifo_mem_reg[15][Addr][0]_srl16_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \update_info_reg[Addr][31]\(0),
      I1 => \^the_bit[0].using_fpga.using_reset.fds_inst_0\,
      O => \M_AXI_AWADDR_reg[31]\(0)
    );
\aw_fifo_mem_reg[15][Addr][14]_srl16_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
        port map (
      I0 => \update_info_reg[Evict]\,
      I1 => \update_old_tag_reg[Addr][31]\(0),
      I2 => \^the_bit[0].using_fpga.using_reset.fds_inst_0\,
      I3 => \update_info_reg[Addr][31]\(6),
      O => \M_AXI_AWADDR_reg[31]\(6)
    );
\aw_fifo_mem_reg[15][Addr][15]_srl16_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
        port map (
      I0 => \update_info_reg[Evict]\,
      I1 => \update_old_tag_reg[Addr][31]\(1),
      I2 => \^the_bit[0].using_fpga.using_reset.fds_inst_0\,
      I3 => \update_info_reg[Addr][31]\(7),
      O => \M_AXI_AWADDR_reg[31]\(7)
    );
\aw_fifo_mem_reg[15][Addr][16]_srl16_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
        port map (
      I0 => \update_info_reg[Evict]\,
      I1 => \update_old_tag_reg[Addr][31]\(2),
      I2 => \^the_bit[0].using_fpga.using_reset.fds_inst_0\,
      I3 => \update_info_reg[Addr][31]\(8),
      O => \M_AXI_AWADDR_reg[31]\(8)
    );
\aw_fifo_mem_reg[15][Addr][17]_srl16_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
        port map (
      I0 => \update_info_reg[Evict]\,
      I1 => \update_old_tag_reg[Addr][31]\(3),
      I2 => \^the_bit[0].using_fpga.using_reset.fds_inst_0\,
      I3 => \update_info_reg[Addr][31]\(9),
      O => \M_AXI_AWADDR_reg[31]\(9)
    );
\aw_fifo_mem_reg[15][Addr][18]_srl16_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
        port map (
      I0 => \update_info_reg[Evict]\,
      I1 => \update_old_tag_reg[Addr][31]\(4),
      I2 => \^the_bit[0].using_fpga.using_reset.fds_inst_0\,
      I3 => \update_info_reg[Addr][31]\(10),
      O => \M_AXI_AWADDR_reg[31]\(10)
    );
\aw_fifo_mem_reg[15][Addr][19]_srl16_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
        port map (
      I0 => \update_info_reg[Evict]\,
      I1 => \update_old_tag_reg[Addr][31]\(5),
      I2 => \^the_bit[0].using_fpga.using_reset.fds_inst_0\,
      I3 => \update_info_reg[Addr][31]\(11),
      O => \M_AXI_AWADDR_reg[31]\(11)
    );
\aw_fifo_mem_reg[15][Addr][1]_srl16_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \update_info_reg[Addr][31]\(1),
      I1 => \^the_bit[0].using_fpga.using_reset.fds_inst_0\,
      O => \M_AXI_AWADDR_reg[31]\(1)
    );
\aw_fifo_mem_reg[15][Addr][20]_srl16_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
        port map (
      I0 => \update_info_reg[Evict]\,
      I1 => \update_old_tag_reg[Addr][31]\(6),
      I2 => \^the_bit[0].using_fpga.using_reset.fds_inst_0\,
      I3 => \update_info_reg[Addr][31]\(12),
      O => \M_AXI_AWADDR_reg[31]\(12)
    );
\aw_fifo_mem_reg[15][Addr][21]_srl16_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
        port map (
      I0 => \update_info_reg[Evict]\,
      I1 => \update_old_tag_reg[Addr][31]\(7),
      I2 => \^the_bit[0].using_fpga.using_reset.fds_inst_0\,
      I3 => \update_info_reg[Addr][31]\(13),
      O => \M_AXI_AWADDR_reg[31]\(13)
    );
\aw_fifo_mem_reg[15][Addr][22]_srl16_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
        port map (
      I0 => \update_info_reg[Evict]\,
      I1 => \update_old_tag_reg[Addr][31]\(8),
      I2 => \^the_bit[0].using_fpga.using_reset.fds_inst_0\,
      I3 => \update_info_reg[Addr][31]\(14),
      O => \M_AXI_AWADDR_reg[31]\(14)
    );
\aw_fifo_mem_reg[15][Addr][23]_srl16_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
        port map (
      I0 => \update_info_reg[Evict]\,
      I1 => \update_old_tag_reg[Addr][31]\(9),
      I2 => \^the_bit[0].using_fpga.using_reset.fds_inst_0\,
      I3 => \update_info_reg[Addr][31]\(15),
      O => \M_AXI_AWADDR_reg[31]\(15)
    );
\aw_fifo_mem_reg[15][Addr][24]_srl16_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
        port map (
      I0 => \update_info_reg[Evict]\,
      I1 => \update_old_tag_reg[Addr][31]\(10),
      I2 => \^the_bit[0].using_fpga.using_reset.fds_inst_0\,
      I3 => \update_info_reg[Addr][31]\(16),
      O => \M_AXI_AWADDR_reg[31]\(16)
    );
\aw_fifo_mem_reg[15][Addr][25]_srl16_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
        port map (
      I0 => \update_info_reg[Evict]\,
      I1 => \update_old_tag_reg[Addr][31]\(11),
      I2 => \^the_bit[0].using_fpga.using_reset.fds_inst_0\,
      I3 => \update_info_reg[Addr][31]\(17),
      O => \M_AXI_AWADDR_reg[31]\(17)
    );
\aw_fifo_mem_reg[15][Addr][26]_srl16_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
        port map (
      I0 => \update_info_reg[Evict]\,
      I1 => \update_old_tag_reg[Addr][31]\(12),
      I2 => \^the_bit[0].using_fpga.using_reset.fds_inst_0\,
      I3 => \update_info_reg[Addr][31]\(18),
      O => \M_AXI_AWADDR_reg[31]\(18)
    );
\aw_fifo_mem_reg[15][Addr][27]_srl16_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
        port map (
      I0 => \update_info_reg[Evict]\,
      I1 => \update_old_tag_reg[Addr][31]\(13),
      I2 => \^the_bit[0].using_fpga.using_reset.fds_inst_0\,
      I3 => \update_info_reg[Addr][31]\(19),
      O => \M_AXI_AWADDR_reg[31]\(19)
    );
\aw_fifo_mem_reg[15][Addr][28]_srl16_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
        port map (
      I0 => \update_info_reg[Evict]\,
      I1 => \update_old_tag_reg[Addr][31]\(14),
      I2 => \^the_bit[0].using_fpga.using_reset.fds_inst_0\,
      I3 => \update_info_reg[Addr][31]\(20),
      O => \M_AXI_AWADDR_reg[31]\(20)
    );
\aw_fifo_mem_reg[15][Addr][29]_srl16_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
        port map (
      I0 => \update_info_reg[Evict]\,
      I1 => \update_old_tag_reg[Addr][31]\(15),
      I2 => \^the_bit[0].using_fpga.using_reset.fds_inst_0\,
      I3 => \update_info_reg[Addr][31]\(21),
      O => \M_AXI_AWADDR_reg[31]\(21)
    );
\aw_fifo_mem_reg[15][Addr][2]_srl16_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \update_info_reg[Addr][31]\(2),
      I1 => \^the_bit[0].using_fpga.using_reset.fds_inst_0\,
      O => \M_AXI_AWADDR_reg[31]\(2)
    );
\aw_fifo_mem_reg[15][Addr][30]_srl16_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
        port map (
      I0 => \update_info_reg[Evict]\,
      I1 => \update_old_tag_reg[Addr][31]\(16),
      I2 => \^the_bit[0].using_fpga.using_reset.fds_inst_0\,
      I3 => \update_info_reg[Addr][31]\(22),
      O => \M_AXI_AWADDR_reg[31]\(22)
    );
\aw_fifo_mem_reg[15][Addr][31]_srl16_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
        port map (
      I0 => \update_info_reg[Evict]\,
      I1 => \update_old_tag_reg[Addr][31]\(17),
      I2 => \^the_bit[0].using_fpga.using_reset.fds_inst_0\,
      I3 => \update_info_reg[Addr][31]\(23),
      O => \M_AXI_AWADDR_reg[31]\(23)
    );
\aw_fifo_mem_reg[15][Addr][3]_srl16_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \update_info_reg[Addr][31]\(3),
      I1 => \^the_bit[0].using_fpga.using_reset.fds_inst_0\,
      O => \M_AXI_AWADDR_reg[31]\(3)
    );
\aw_fifo_mem_reg[15][Addr][4]_srl16_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \update_info_reg[Addr][31]\(4),
      I1 => \^the_bit[0].using_fpga.using_reset.fds_inst_0\,
      O => \M_AXI_AWADDR_reg[31]\(4)
    );
\aw_fifo_mem_reg[15][Addr][5]_srl16_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \update_info_reg[Addr][31]\(5),
      I1 => \^the_bit[0].using_fpga.using_reset.fds_inst_0\,
      O => \M_AXI_AWADDR_reg[31]\(5)
    );
\aw_fifo_mem_reg[15][Kind][-1111111111]_srl16_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \update_info_reg[Kind]\,
      I1 => \^the_bit[0].using_fpga.using_reset.fds_inst_0\,
      O => \M_AXI_AWBURST_reg[1]\
    );
\aw_fifo_mem_reg[15][Len][0]_srl16_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFEEE"
    )
        port map (
      I0 => \update_info_reg[Len][7]\(0),
      I1 => \update_info_reg[Size][2]\(2),
      I2 => \update_info_reg[Size][2]\(1),
      I3 => \update_info_reg[Size][2]\(0),
      I4 => \^the_bit[0].using_fpga.using_reset.fds_inst_0\,
      O => \M_AXI_AWLEN_reg[7]\(0)
    );
\aw_fifo_mem_reg[15][Len][1]_srl16_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFE2AA"
    )
        port map (
      I0 => \update_info_reg[Len][7]\(1),
      I1 => \update_info_reg[Size][2]\(0),
      I2 => \update_info_reg[Len][7]\(0),
      I3 => \update_info_reg[Size][2]\(1),
      I4 => \update_info_reg[Size][2]\(2),
      I5 => \^the_bit[0].using_fpga.using_reset.fds_inst_0\,
      O => \M_AXI_AWLEN_reg[7]\(1)
    );
\aw_fifo_mem_reg[15][Len][2]_srl16_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \update_info_reg[Len][0]_1\,
      I1 => \^the_bit[0].using_fpga.using_reset.fds_inst_0\,
      O => \M_AXI_AWLEN_reg[7]\(2)
    );
\aw_fifo_mem_reg[15][Len][3]_srl16_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFE200E2"
    )
        port map (
      I0 => \update_info_reg[Len][7]\(3),
      I1 => \update_info_reg[Size][2]_0\,
      I2 => \update_info_reg[Len][7]\(2),
      I3 => \update_info_reg[Size][2]_1\,
      I4 => \update_info_reg[Len][1]_0\,
      I5 => \^the_bit[0].using_fpga.using_reset.fds_inst_0\,
      O => \M_AXI_AWLEN_reg[7]\(3)
    );
\aw_fifo_mem_reg[15][Len][4]_srl16_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000EEE222E2"
    )
        port map (
      I0 => \update_info_reg[Len][7]\(4),
      I1 => \update_info_reg[Size][2]_0\,
      I2 => \update_info_reg[Len][7]\(3),
      I3 => \update_info_reg[Size][2]_1\,
      I4 => \update_info_reg[Len][0]_0\,
      I5 => \^the_bit[0].using_fpga.using_reset.fds_inst_0\,
      O => \M_AXI_AWLEN_reg[7]\(4)
    );
\aw_fifo_mem_reg[15][Len][5]_srl16_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000EEE222E2"
    )
        port map (
      I0 => \update_info_reg[Len][7]\(5),
      I1 => \update_info_reg[Size][2]_0\,
      I2 => \update_info_reg[Len][7]\(4),
      I3 => \update_info_reg[Size][2]_1\,
      I4 => \update_info_reg[Len][0]\,
      I5 => \^the_bit[0].using_fpga.using_reset.fds_inst_0\,
      O => \M_AXI_AWLEN_reg[7]\(5)
    );
\aw_fifo_mem_reg[15][Len][6]_srl16_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000EEE222E2"
    )
        port map (
      I0 => \update_info_reg[Len][7]\(6),
      I1 => \update_info_reg[Size][2]_0\,
      I2 => \update_info_reg[Len][7]\(5),
      I3 => \update_info_reg[Size][2]_1\,
      I4 => \update_info_reg[Len][1]\,
      I5 => \^the_bit[0].using_fpga.using_reset.fds_inst_0\,
      O => \M_AXI_AWLEN_reg[7]\(6)
    );
\aw_fifo_mem_reg[15][Len][7]_srl16_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000EEE222E2"
    )
        port map (
      I0 => \update_info_reg[Len][7]\(7),
      I1 => \update_info_reg[Size][2]_0\,
      I2 => \update_info_reg[Len][7]\(6),
      I3 => \update_info_reg[Size][2]_1\,
      I4 => \update_info_reg[Len][2]\,
      I5 => \^the_bit[0].using_fpga.using_reset.fds_inst_0\,
      O => \M_AXI_AWLEN_reg[7]\(7)
    );
\aw_fifo_mem_reg[15][Size][0]_srl16_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0010"
    )
        port map (
      I0 => \update_info_reg[Size][2]\(1),
      I1 => \update_info_reg[Size][2]\(2),
      I2 => \update_info_reg[Size][2]\(0),
      I3 => \^the_bit[0].using_fpga.using_reset.fds_inst_0\,
      O => \M_AXI_AWSIZE_reg[1]\(0)
    );
\aw_fifo_mem_reg[15][Size][1]_srl16_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => \^the_bit[0].using_fpga.using_reset.fds_inst_0\,
      I1 => \update_info_reg[Size][2]\(2),
      I2 => \update_info_reg[Size][2]\(1),
      O => \M_AXI_AWSIZE_reg[1]\(1)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_system_cache_0_0_reg_ce_268 is
  port (
    lu_check_valid_delayed_reg : out STD_LOGIC;
    S : out STD_LOGIC;
    wr_port_data_valid_i_reg : out STD_LOGIC;
    S_0 : out STD_LOGIC;
    wr_port_data_ready : out STD_LOGIC;
    lud_mem_waiting_for_pipe_reg : out STD_LOGIC;
    \The_Bit[0].Using_FPGA.Using_Reset.FDS_Inst_0\ : out STD_LOGIC;
    lookup_write_miss : out STD_LOGIC;
    \The_Bit[0].Using_FPGA.Using_Reset.FDS_Inst_1\ : out STD_LOGIC;
    \The_Bit[0].Using_FPGA.Using_Reset.FDS_Inst_2\ : out STD_LOGIC;
    \The_Bit[0].Using_FPGA.Using_Reset.FDS_Inst_3\ : out STD_LOGIC;
    \The_Bit[0].Using_FPGA.Using_Reset.FDS_Inst_4\ : out STD_LOGIC;
    \The_Bit[0].Using_FPGA.Using_Reset.FDS_Inst_5\ : out STD_LOGIC;
    \update_info_reg[Allocate]\ : out STD_LOGIC;
    lookup_read_hit_d1_reg : out STD_LOGIC;
    A_N160_out : out STD_LOGIC;
    lookup_push_write_miss : out STD_LOGIC;
    S_1 : out STD_LOGIC;
    lud_step_delayed_restart_reg : out STD_LOGIC;
    S_2 : out STD_LOGIC;
    update_read_miss_reg : out STD_LOGIC;
    lud_mem_delayed_read_data0 : out STD_LOGIC;
    lud_mem_last_reg : out STD_LOGIC;
    \The_Bit[0].Using_FPGA.Using_Set.FDS_Inst\ : out STD_LOGIC;
    lud_addr_pipeline_full_reg : out STD_LOGIC;
    lud_addr_pipeline_full_reg_0 : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \lookup_read_data_new[0,0][Hit]\ : out STD_LOGIC;
    \update_old_tag_reg[Addr][14]\ : out STD_LOGIC;
    wm_evict_reg : out STD_LOGIC;
    \lookup_read_data_new[0,1][Valid]\ : out STD_LOGIC;
    \lookup_read_data_new[0,0][Valid]\ : out STD_LOGIC;
    lookup_write_hit : out STD_LOGIC;
    \update_info_reg[Evict]\ : out STD_LOGIC;
    lookup_wm_will_use : out STD_LOGIC;
    lookup_miss : out STD_LOGIC;
    DI : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \The_Bit[0].Using_FPGA.Using_Reset.FDS_Inst_6\ : out STD_LOGIC;
    ADDRARDADDR : out STD_LOGIC_VECTOR ( 9 downto 0 );
    \lookup_offset_len_cnt_reg[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    lookup_next_is_last_beat : out STD_LOGIC;
    lu_ds_last_beat_next_last_n : out STD_LOGIC;
    SRI : out STD_LOGIC;
    DIBDI : out STD_LOGIC_VECTOR ( 0 to 0 );
    lru_check_used_way : out STD_LOGIC;
    \lookup_offset_cnt_reg[5]\ : out STD_LOGIC_VECTOR ( 5 downto 0 );
    \lud_mem_port_one_hot_reg[0]\ : out STD_LOGIC;
    \lud_mem_port_one_hot_reg[1]\ : out STD_LOGIC;
    \The_Bit[0].Using_FPGA.Using_Set.FDS_Inst_0\ : out STD_LOGIC;
    S_3 : out STD_LOGIC;
    lud_addr_pipeline_full_reg_1 : out STD_LOGIC;
    A141_out : out STD_LOGIC;
    S_4 : out STD_LOGIC;
    S_5 : out STD_LOGIC;
    A121_out : out STD_LOGIC;
    A149_out : out STD_LOGIC;
    A134_out : out STD_LOGIC;
    \The_Bit[0].Using_FPGA.Using_Set.FDS_Inst_1\ : out STD_LOGIC;
    \update_old_tag_reg[Addr][14]_0\ : out STD_LOGIC;
    wm_evict_reg_0 : out STD_LOGIC;
    lud_mem_last_reg_0 : out STD_LOGIC;
    \lookup_offset_cnt_reg[5]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \lookup_offset_cnt_reg[3]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    lookup_offset_first_reg : out STD_LOGIC;
    lu_check_wait_for_update_reg : out STD_LOGIC;
    lu_check_wr_already_pushed_reg : out STD_LOGIC;
    lud_mem_already_used_reg : out STD_LOGIC;
    lud_write_hit_done_reg : out STD_LOGIC;
    lu_check_read_info_done_reg : out STD_LOGIC;
    \lu_check_protected_way_reg[0]\ : out STD_LOGIC;
    SRI_6 : out STD_LOGIC;
    SRI_7 : out STD_LOGIC;
    Q : in STD_LOGIC;
    ACLK : in STD_LOGIC;
    \lu_check_info_reg[Port_Num][0]\ : in STD_LOGIC;
    \wm_port_reg[0]\ : in STD_LOGIC;
    p_138_in : in STD_LOGIC;
    lu_mem_valid_reg : in STD_LOGIC;
    \Use_FPGA.Full_Inst\ : in STD_LOGIC;
    lud_addr_piperun : in STD_LOGIC;
    lud_mem_waiting_for_pipe_reg_0 : in STD_LOGIC;
    \The_Bit[1].Using_FPGA.Using_Reset.FDS_Inst\ : in STD_LOGIC;
    lu_check_piperun : in STD_LOGIC;
    \The_Bit[0].Using_FPGA.Using_Reset.FDS_Inst_7\ : in STD_LOGIC;
    update_piperun : in STD_LOGIC;
    \lu_check_locked_hit_reg[1]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \lu_check_tag_hit_reg[1]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \lu_check_info_reg[KillHit]\ : in STD_LOGIC;
    \The_Bit[0].Using_FPGA.Using_Reset.FDS_Inst_8\ : in STD_LOGIC;
    \lu_check_info_reg[Wr]_0\ : in STD_LOGIC;
    \lu_check_info_reg[KillHit]_0\ : in STD_LOGIC;
    update_need_bs : in STD_LOGIC;
    update_done_tag_write_reg : in STD_LOGIC;
    \lu_check_info_reg[Early]\ : in STD_LOGIC;
    \lu_check_info_reg[Wr]\ : in STD_LOGIC;
    lookup_miss_dirty : in STD_LOGIC;
    lu_mem_protect_conflict_reg : in STD_LOGIC;
    lookup_access_data_late : in STD_LOGIC;
    lud_mem_delayed_read_data : in STD_LOGIC;
    lud_mem_keep_single_during_stall : in STD_LOGIC;
    lud_mem_speculative_valid : in STD_LOGIC;
    lu_check_wr_already_pushed : in STD_LOGIC;
    update_write_miss_full : in STD_LOGIC;
    lookup_protect_conflict : in STD_LOGIC;
    lookup_push_write_miss_pre : in STD_LOGIC;
    lookup_push_wm_stall : in STD_LOGIC;
    lud_mem_already_used : in STD_LOGIC;
    lud_addr_pipeline_full_reg_2 : in STD_LOGIC;
    lud_addr_pipeline_full_reg_3 : in STD_LOGIC;
    lud_step_delayed_restart : in STD_LOGIC;
    \update_release_tag_reg[Addr][11]\ : in STD_LOGIC;
    lookup_restart_mem : in STD_LOGIC;
    \lu_mem_info_reg[Wr]\ : in STD_LOGIC;
    lu_mem_valid_reg_0 : in STD_LOGIC;
    \lu_check_locked_hit_reg[1]_0\ : in STD_LOGIC;
    \read_data_status[0,1][Hit_Full]\ : in STD_LOGIC;
    \lud_mem_port_one_hot_reg[1]_0\ : in STD_LOGIC;
    lud_step_offset_is_read : in STD_LOGIC;
    lud_reg_valid_reg : in STD_LOGIC;
    lud_step_offset : in STD_LOGIC;
    \access_data_info[0,0][Valid]\ : in STD_LOGIC;
    \access_data_info[0,1][Valid]\ : in STD_LOGIC;
    lu_check_wait_for_update : in STD_LOGIC;
    lookup_data_hit_stall : in STD_LOGIC;
    \lu_check_valid_bits_reg[1]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    lu_check_read_info_done : in STD_LOGIC;
    \lu_check_port_one_hot_reg[0]\ : in STD_LOGIC;
    \lu_check_info_reg[Keep]\ : in STD_LOGIC;
    \lookup_offset_cnt_reg[5]_1\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \lu_mem_info_reg[Addr][5]\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    D : in STD_LOGIC_VECTOR ( 13 downto 0 );
    lud_mem_completed_reg : in STD_LOGIC;
    p_162_in : in STD_LOGIC;
    lu_check_single_beat : in STD_LOGIC;
    lu_mem_single_beat_reg : in STD_LOGIC;
    lookup_next_is_last_beat_reg : in STD_LOGIC;
    \lu_mem_info_reg[Len][7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \lookup_offset_len_cnt_reg[7]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \lu_check_info_reg[Len][7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    lud_mem_waiting_for_pipe_reg_1 : in STD_LOGIC;
    lookup_offset_first_reg_0 : in STD_LOGIC;
    \lu_check_info_reg[Allocate]\ : in STD_LOGIC;
    lru_check_next_way : in STD_LOGIC;
    O : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \lu_check_info_reg[Addr_Use][5]\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \lu_mem_info_reg[Addr_Use][5]\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \lookup_offset_cnt_reg[4]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \lu_mem_info_reg[Kind]\ : in STD_LOGIC;
    \lu_check_info_reg[Kind]\ : in STD_LOGIC;
    \lu_mem_info_reg[Port_Num][0]\ : in STD_LOGIC;
    \lu_mem_info_reg[Addr][6]\ : in STD_LOGIC;
    \lu_mem_info_reg[Addr][7]\ : in STD_LOGIC;
    \lu_mem_info_reg[Addr][8]\ : in STD_LOGIC;
    \lu_mem_info_reg[Addr][9]\ : in STD_LOGIC;
    \lu_mem_info_reg[Addr][10]\ : in STD_LOGIC;
    \lu_mem_info_reg[Addr][11]\ : in STD_LOGIC;
    \lu_mem_info_reg[Addr][12]\ : in STD_LOGIC;
    \lu_mem_info_reg[Addr][13]\ : in STD_LOGIC;
    lud_mem_use_speculative : in STD_LOGIC;
    lud_write_hit_done_reg_0 : in STD_LOGIC;
    \lu_check_tag_hit_copy_wm_reg[1]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    access_valid : in STD_LOGIC;
    \lu_check_info_reg[Addr_Stp][5]\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \lu_mem_info_reg[Addr_Stp][5]\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    wr_port_data_last_i_reg : in STD_LOGIC;
    lu_check_protected_way : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_system_cache_0_0_reg_ce_268 : entity is "reg_ce";
end design_1_system_cache_0_0_reg_ce_268;

architecture STRUCTURE of design_1_system_cache_0_0_reg_ce_268 is
  signal \^addrardaddr\ : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal \^di\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal D_0 : STD_LOGIC;
  signal \^e\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \LU_Data_WE_Or_Inst1/The_Compare[0].carry_and_I1/S\ : STD_LOGIC;
  signal \Not_Using_XPM.Using_BRAM.Native.Using_B36_Sx.The_BRAMs[0].RAMB36_I1_i_42_n_0\ : STD_LOGIC;
  signal \^the_bit[0].using_fpga.using_reset.fds_inst_2\ : STD_LOGIC;
  signal \^the_bit[0].using_fpga.using_reset.fds_inst_4\ : STD_LOGIC;
  signal \^the_bit[0].using_fpga.using_reset.fds_inst_5\ : STD_LOGIC;
  signal \The_Bit[0].Using_FPGA.Using_Reset.FDS_Inst_i_2__0_n_0\ : STD_LOGIC;
  signal \The_Bit[0].Using_FPGA.Using_Reset.FDS_Inst_i_2_n_0\ : STD_LOGIC;
  signal \The_Bit[0].Using_FPGA.Using_Reset.FDS_Inst_i_3__1_n_0\ : STD_LOGIC;
  signal \The_Bit[0].Using_FPGA.Using_Reset.FDS_Inst_i_4__0_n_0\ : STD_LOGIC;
  signal \The_Bit[0].Using_FPGA.Using_Reset.FDS_Inst_i_4_n_0\ : STD_LOGIC;
  signal \^the_bit[0].using_fpga.using_set.fds_inst\ : STD_LOGIC;
  signal \The_Bit[0].Using_FPGA.Using_Set.FDS_Inst_i_4_n_0\ : STD_LOGIC;
  signal \Using_FPGA.MUXCY_I_i_2__5_n_0\ : STD_LOGIC;
  signal \Using_FPGA.MUXCY_I_i_2__6_n_0\ : STD_LOGIC;
  signal \Using_FPGA.MUXCY_I_i_2__7_n_0\ : STD_LOGIC;
  signal \Using_FPGA.MUXCY_I_i_2__8_n_0\ : STD_LOGIC;
  signal \Using_FPGA.MUXCY_I_i_3__1_n_0\ : STD_LOGIC;
  signal \Using_FPGA.MUXCY_I_i_3__2_n_0\ : STD_LOGIC;
  signal \Using_FPGA.MUXCY_I_i_3__4_n_0\ : STD_LOGIC;
  signal lookup_next_is_last_beat_i_3_n_0 : STD_LOGIC;
  signal lookup_next_is_last_beat_i_4_n_0 : STD_LOGIC;
  signal lookup_next_is_last_beat_i_5_n_0 : STD_LOGIC;
  signal lookup_next_is_last_beat_i_6_n_0 : STD_LOGIC;
  signal lookup_next_is_last_beat_i_7_n_0 : STD_LOGIC;
  signal lookup_next_is_last_beat_i_8_n_0 : STD_LOGIC;
  signal \lookup_offset_cnt[0]_i_2_n_0\ : STD_LOGIC;
  signal \lookup_offset_cnt[1]_i_2_n_0\ : STD_LOGIC;
  signal \lookup_offset_cnt[2]_i_2_n_0\ : STD_LOGIC;
  signal \lookup_offset_cnt[3]_i_2_n_0\ : STD_LOGIC;
  signal \lookup_offset_cnt[4]_i_2_n_0\ : STD_LOGIC;
  signal \lookup_offset_cnt[5]_i_2_n_0\ : STD_LOGIC;
  signal \lookup_offset_cnt[5]_i_3_n_0\ : STD_LOGIC;
  signal lookup_offset_first_i_2_n_0 : STD_LOGIC;
  signal lookup_offset_first_i_3_n_0 : STD_LOGIC;
  signal \lookup_offset_len_cnt[1]_i_2_n_0\ : STD_LOGIC;
  signal \lookup_offset_len_cnt[3]_i_2_n_0\ : STD_LOGIC;
  signal \lookup_offset_len_cnt[3]_i_3_n_0\ : STD_LOGIC;
  signal \lookup_offset_len_cnt[4]_i_2_n_0\ : STD_LOGIC;
  signal \lookup_offset_len_cnt[4]_i_3_n_0\ : STD_LOGIC;
  signal \lookup_offset_len_cnt[6]_i_2_n_0\ : STD_LOGIC;
  signal \lookup_offset_len_cnt[7]_i_2_n_0\ : STD_LOGIC;
  signal \lookup_offset_len_cnt[7]_i_3_n_0\ : STD_LOGIC;
  signal \lookup_offset_len_cnt[7]_i_4_n_0\ : STD_LOGIC;
  signal \^lookup_push_write_miss\ : STD_LOGIC;
  signal lookup_read_done_i : STD_LOGIC;
  signal \^lookup_read_hit_d1_reg\ : STD_LOGIC;
  signal \^lookup_write_miss\ : STD_LOGIC;
  signal \^lru_check_used_way\ : STD_LOGIC;
  signal lu_check_done0 : STD_LOGIC;
  signal \^lu_check_valid_delayed_reg\ : STD_LOGIC;
  signal lud_mem_already_used_i_2_n_0 : STD_LOGIC;
  signal \^lud_mem_last_reg\ : STD_LOGIC;
  signal \^lud_step_delayed_restart_reg\ : STD_LOGIC;
  signal lud_write_hit_done_i_2_n_0 : STD_LOGIC;
  signal \^update_old_tag_reg[addr][14]\ : STD_LOGIC;
  signal \^update_read_miss_reg\ : STD_LOGIC;
  signal \^wr_port_data_ready\ : STD_LOGIC;
  signal \^wr_port_data_valid_i_reg\ : STD_LOGIC;
  attribute box_type : string;
  attribute box_type of \The_Bit[0].Using_FPGA.Using_Reset.FDS_Inst\ : label is "PRIMITIVE";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \The_Bit[0].Using_FPGA.Using_Reset.FDS_Inst_i_2__3\ : label is "soft_lutpair22";
  attribute SOFT_HLUTNM of \The_Bit[0].Using_FPGA.Using_Reset.FDS_Inst_i_4\ : label is "soft_lutpair23";
  attribute SOFT_HLUTNM of \The_Bit[0].Using_FPGA.Using_Reset.FDS_Inst_i_5\ : label is "soft_lutpair26";
  attribute SOFT_HLUTNM of \The_Bit[0].Using_FPGA.Using_Set.FDS_Inst_i_4\ : label is "soft_lutpair32";
  attribute SOFT_HLUTNM of \Using_FPGA.MUXCY_I_i_2__1\ : label is "soft_lutpair25";
  attribute SOFT_HLUTNM of \Using_FPGA.MUXCY_I_i_2__2\ : label is "soft_lutpair25";
  attribute SOFT_HLUTNM of \Using_FPGA.MUXCY_I_i_2__6\ : label is "soft_lutpair26";
  attribute SOFT_HLUTNM of \Using_FPGA.MUXCY_I_i_4__0\ : label is "soft_lutpair32";
  attribute SOFT_HLUTNM of \Using_FPGA.MUXCY_I_i_6\ : label is "soft_lutpair21";
  attribute SOFT_HLUTNM of lookup_next_is_last_beat_i_2 : label is "soft_lutpair20";
  attribute SOFT_HLUTNM of \lookup_offset_cnt[0]_i_2\ : label is "soft_lutpair27";
  attribute SOFT_HLUTNM of \lookup_offset_cnt[1]_i_2\ : label is "soft_lutpair27";
  attribute SOFT_HLUTNM of \lookup_offset_cnt[2]_i_2\ : label is "soft_lutpair28";
  attribute SOFT_HLUTNM of \lookup_offset_cnt[3]_i_2\ : label is "soft_lutpair29";
  attribute SOFT_HLUTNM of \lookup_offset_cnt[4]_i_2\ : label is "soft_lutpair29";
  attribute SOFT_HLUTNM of \lookup_offset_cnt[5]_i_2\ : label is "soft_lutpair28";
  attribute SOFT_HLUTNM of \lookup_offset_cnt[5]_i_3\ : label is "soft_lutpair30";
  attribute SOFT_HLUTNM of lookup_offset_first_i_3 : label is "soft_lutpair24";
  attribute SOFT_HLUTNM of \lookup_offset_len_cnt[3]_i_1\ : label is "soft_lutpair31";
  attribute SOFT_HLUTNM of \lookup_offset_len_cnt[4]_i_1\ : label is "soft_lutpair31";
  attribute SOFT_HLUTNM of lookup_read_hit_d1_i_1 : label is "soft_lutpair18";
  attribute SOFT_HLUTNM of lu_check_wait_for_update_i_1 : label is "soft_lutpair22";
  attribute SOFT_HLUTNM of lu_ds_last_beat_next_last_n_i_1 : label is "soft_lutpair20";
  attribute SOFT_HLUTNM of lud_mem_already_used_i_2 : label is "soft_lutpair23";
  attribute SOFT_HLUTNM of \lud_mem_port_one_hot[0]_i_1\ : label is "soft_lutpair30";
  attribute SOFT_HLUTNM of \ri_fifo_mem_reg[15][Hit][-1111111111]_srl16_i_1\ : label is "soft_lutpair24";
  attribute SOFT_HLUTNM of update_miss_i_1 : label is "soft_lutpair21";
  attribute SOFT_HLUTNM of update_read_miss_i_1 : label is "soft_lutpair19";
  attribute SOFT_HLUTNM of update_write_hit_i_1 : label is "soft_lutpair18";
  attribute SOFT_HLUTNM of update_write_miss_i_1 : label is "soft_lutpair19";
begin
  ADDRARDADDR(9 downto 0) <= \^addrardaddr\(9 downto 0);
  DI(3 downto 0) <= \^di\(3 downto 0);
  E(0) <= \^e\(0);
  \The_Bit[0].Using_FPGA.Using_Reset.FDS_Inst_2\ <= \^the_bit[0].using_fpga.using_reset.fds_inst_2\;
  \The_Bit[0].Using_FPGA.Using_Reset.FDS_Inst_4\ <= \^the_bit[0].using_fpga.using_reset.fds_inst_4\;
  \The_Bit[0].Using_FPGA.Using_Reset.FDS_Inst_5\ <= \^the_bit[0].using_fpga.using_reset.fds_inst_5\;
  \The_Bit[0].Using_FPGA.Using_Set.FDS_Inst\ <= \^the_bit[0].using_fpga.using_set.fds_inst\;
  lookup_push_write_miss <= \^lookup_push_write_miss\;
  lookup_read_hit_d1_reg <= \^lookup_read_hit_d1_reg\;
  lookup_write_miss <= \^lookup_write_miss\;
  lru_check_used_way <= \^lru_check_used_way\;
  lu_check_valid_delayed_reg <= \^lu_check_valid_delayed_reg\;
  lud_mem_last_reg <= \^lud_mem_last_reg\;
  lud_step_delayed_restart_reg <= \^lud_step_delayed_restart_reg\;
  \update_old_tag_reg[Addr][14]\ <= \^update_old_tag_reg[addr][14]\;
  update_read_miss_reg <= \^update_read_miss_reg\;
  wr_port_data_ready <= \^wr_port_data_ready\;
  wr_port_data_valid_i_reg <= \^wr_port_data_valid_i_reg\;
\Not_Using_XPM.Using_BRAM.Native.Using_B36_Sx.The_BRAMs[0].RAMB36_I1_i_10__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \lookup_offset_cnt_reg[5]_1\(4),
      I1 => \Not_Using_XPM.Using_BRAM.Native.Using_B36_Sx.The_BRAMs[0].RAMB36_I1_i_42_n_0\,
      I2 => \lu_mem_info_reg[Addr][5]\(4),
      I3 => \^the_bit[0].using_fpga.using_set.fds_inst\,
      I4 => D(4),
      O => \^addrardaddr\(0)
    );
\Not_Using_XPM.Using_BRAM.Native.Using_B36_Sx.The_BRAMs[0].RAMB36_I1_i_11__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \lookup_offset_cnt_reg[5]_1\(3),
      I1 => \Not_Using_XPM.Using_BRAM.Native.Using_B36_Sx.The_BRAMs[0].RAMB36_I1_i_42_n_0\,
      I2 => \lu_mem_info_reg[Addr][5]\(3),
      I3 => \^the_bit[0].using_fpga.using_set.fds_inst\,
      I4 => D(3),
      O => \^di\(3)
    );
\Not_Using_XPM.Using_BRAM.Native.Using_B36_Sx.The_BRAMs[0].RAMB36_I1_i_12__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \lookup_offset_cnt_reg[5]_1\(2),
      I1 => \Not_Using_XPM.Using_BRAM.Native.Using_B36_Sx.The_BRAMs[0].RAMB36_I1_i_42_n_0\,
      I2 => \lu_mem_info_reg[Addr][5]\(2),
      I3 => \^the_bit[0].using_fpga.using_set.fds_inst\,
      I4 => D(2),
      O => \^di\(2)
    );
\Not_Using_XPM.Using_BRAM.Native.Using_B36_Sx.The_BRAMs[0].RAMB36_I1_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2077777720772077"
    )
        port map (
      I0 => \^lu_check_valid_delayed_reg\,
      I1 => \lu_check_tag_hit_reg[1]\(1),
      I2 => \lu_check_tag_hit_reg[1]\(0),
      I3 => \lu_check_valid_bits_reg[1]\(0),
      I4 => lru_check_next_way,
      I5 => \lu_check_valid_bits_reg[1]\(1),
      O => DIBDI(0)
    );
\Not_Using_XPM.Using_BRAM.Native.Using_B36_Sx.The_BRAMs[0].RAMB36_I1_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \lu_mem_info_reg[Addr][13]\,
      I1 => \^the_bit[0].using_fpga.using_set.fds_inst\,
      I2 => D(13),
      O => \^addrardaddr\(9)
    );
\Not_Using_XPM.Using_BRAM.Native.Using_B36_Sx.The_BRAMs[0].RAMB36_I1_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \lu_mem_info_reg[Addr][12]\,
      I1 => \^the_bit[0].using_fpga.using_set.fds_inst\,
      I2 => D(12),
      O => \^addrardaddr\(8)
    );
\Not_Using_XPM.Using_BRAM.Native.Using_B36_Sx.The_BRAMs[0].RAMB36_I1_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \lu_mem_info_reg[Addr][11]\,
      I1 => \^the_bit[0].using_fpga.using_set.fds_inst\,
      I2 => D(11),
      O => \^addrardaddr\(7)
    );
\Not_Using_XPM.Using_BRAM.Native.Using_B36_Sx.The_BRAMs[0].RAMB36_I1_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \lu_mem_info_reg[Addr][10]\,
      I1 => \^the_bit[0].using_fpga.using_set.fds_inst\,
      I2 => D(10),
      O => \^addrardaddr\(6)
    );
\Not_Using_XPM.Using_BRAM.Native.Using_B36_Sx.The_BRAMs[0].RAMB36_I1_i_42\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4444444455550555"
    )
        port map (
      I0 => lookup_offset_first_reg_0,
      I1 => \update_release_tag_reg[Addr][11]\,
      I2 => \lu_check_info_reg[KillHit]_0\,
      I3 => \^lu_check_valid_delayed_reg\,
      I4 => \lu_check_info_reg[Wr]\,
      I5 => lud_mem_waiting_for_pipe_reg_0,
      O => \Not_Using_XPM.Using_BRAM.Native.Using_B36_Sx.The_BRAMs[0].RAMB36_I1_i_42_n_0\
    );
\Not_Using_XPM.Using_BRAM.Native.Using_B36_Sx.The_BRAMs[0].RAMB36_I1_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \lu_mem_info_reg[Addr][9]\,
      I1 => \^the_bit[0].using_fpga.using_set.fds_inst\,
      I2 => D(9),
      O => \^addrardaddr\(5)
    );
\Not_Using_XPM.Using_BRAM.Native.Using_B36_Sx.The_BRAMs[0].RAMB36_I1_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \lu_mem_info_reg[Addr][8]\,
      I1 => \^the_bit[0].using_fpga.using_set.fds_inst\,
      I2 => D(8),
      O => \^addrardaddr\(4)
    );
\Not_Using_XPM.Using_BRAM.Native.Using_B36_Sx.The_BRAMs[0].RAMB36_I1_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \lu_mem_info_reg[Addr][7]\,
      I1 => \^the_bit[0].using_fpga.using_set.fds_inst\,
      I2 => D(7),
      O => \^addrardaddr\(3)
    );
\Not_Using_XPM.Using_BRAM.Native.Using_B36_Sx.The_BRAMs[0].RAMB36_I1_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \lu_mem_info_reg[Addr][6]\,
      I1 => \^the_bit[0].using_fpga.using_set.fds_inst\,
      I2 => D(6),
      O => \^addrardaddr\(2)
    );
\Not_Using_XPM.Using_BRAM.Native.Using_B36_Sx.The_BRAMs[0].RAMB36_I1_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \lookup_offset_cnt_reg[5]_1\(5),
      I1 => \Not_Using_XPM.Using_BRAM.Native.Using_B36_Sx.The_BRAMs[0].RAMB36_I1_i_42_n_0\,
      I2 => \lu_mem_info_reg[Addr][5]\(5),
      I3 => \^the_bit[0].using_fpga.using_set.fds_inst\,
      I4 => D(5),
      O => \^addrardaddr\(1)
    );
\The_Bit[0].Using_FPGA.Using_Reset.FDS_Inst\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => ACLK,
      CE => '1',
      D => D_0,
      Q => \^lu_check_valid_delayed_reg\,
      R => Q
    );
\The_Bit[0].Using_FPGA.Using_Reset.FDS_Inst_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BA00BA00BAFFBA00"
    )
        port map (
      I0 => \The_Bit[0].Using_FPGA.Using_Reset.FDS_Inst_i_2_n_0\,
      I1 => \The_Bit[1].Using_FPGA.Using_Reset.FDS_Inst\,
      I2 => \^lookup_write_miss\,
      I3 => lu_check_piperun,
      I4 => \The_Bit[0].Using_FPGA.Using_Reset.FDS_Inst_7\,
      I5 => update_piperun,
      O => \The_Bit[0].Using_FPGA.Using_Reset.FDS_Inst_0\
    );
\The_Bit[0].Using_FPGA.Using_Reset.FDS_Inst_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"111F1111"
    )
        port map (
      I0 => \^the_bit[0].using_fpga.using_reset.fds_inst_2\,
      I1 => \The_Bit[0].Using_FPGA.Using_Reset.FDS_Inst_i_2__0_n_0\,
      I2 => lu_check_piperun,
      I3 => update_piperun,
      I4 => \The_Bit[0].Using_FPGA.Using_Reset.FDS_Inst_8\,
      O => \The_Bit[0].Using_FPGA.Using_Reset.FDS_Inst_1\
    );
\The_Bit[0].Using_FPGA.Using_Reset.FDS_Inst_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AEAEAEAEAEAEAEFF"
    )
        port map (
      I0 => \^the_bit[0].using_fpga.using_reset.fds_inst_4\,
      I1 => update_need_bs,
      I2 => update_done_tag_write_reg,
      I3 => \^the_bit[0].using_fpga.using_reset.fds_inst_2\,
      I4 => \The_Bit[0].Using_FPGA.Using_Reset.FDS_Inst_i_4__0_n_0\,
      I5 => \lu_check_info_reg[Early]\,
      O => \The_Bit[0].Using_FPGA.Using_Reset.FDS_Inst_3\
    );
\The_Bit[0].Using_FPGA.Using_Reset.FDS_Inst_i_1__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAEAAAAAAAAAAA"
    )
        port map (
      I0 => lud_mem_completed_reg,
      I1 => \^lud_mem_last_reg\,
      I2 => \^the_bit[0].using_fpga.using_set.fds_inst\,
      I3 => p_162_in,
      I4 => lookup_protect_conflict,
      I5 => lud_addr_piperun,
      O => \The_Bit[0].Using_FPGA.Using_Reset.FDS_Inst_6\
    );
\The_Bit[0].Using_FPGA.Using_Reset.FDS_Inst_i_1__9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0F0F0F000770000"
    )
        port map (
      I0 => lu_check_done0,
      I1 => \Using_FPGA.MUXCY_I_i_3__1_n_0\,
      I2 => lu_mem_valid_reg_0,
      I3 => lu_check_piperun,
      I4 => \^lu_check_valid_delayed_reg\,
      I5 => \Use_FPGA.Full_Inst\,
      O => D_0
    );
\The_Bit[0].Using_FPGA.Using_Reset.FDS_Inst_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000E0E0E0F"
    )
        port map (
      I0 => \lu_check_locked_hit_reg[1]\(0),
      I1 => \lu_check_locked_hit_reg[1]\(1),
      I2 => \The_Bit[0].Using_FPGA.Using_Reset.FDS_Inst_i_4_n_0\,
      I3 => \lu_check_tag_hit_reg[1]\(0),
      I4 => \lu_check_tag_hit_reg[1]\(1),
      I5 => \lu_check_info_reg[KillHit]\,
      O => \The_Bit[0].Using_FPGA.Using_Reset.FDS_Inst_i_2_n_0\
    );
\The_Bit[0].Using_FPGA.Using_Reset.FDS_Inst_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0200020202020202"
    )
        port map (
      I0 => \lu_check_info_reg[Wr]_0\,
      I1 => \The_Bit[0].Using_FPGA.Using_Reset.FDS_Inst_i_3__1_n_0\,
      I2 => \lu_check_info_reg[KillHit]\,
      I3 => \The_Bit[1].Using_FPGA.Using_Reset.FDS_Inst\,
      I4 => \^lu_check_valid_delayed_reg\,
      I5 => \lu_check_info_reg[KillHit]_0\,
      O => \The_Bit[0].Using_FPGA.Using_Reset.FDS_Inst_i_2__0_n_0\
    );
\The_Bit[0].Using_FPGA.Using_Reset.FDS_Inst_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00008000"
    )
        port map (
      I0 => \The_Bit[1].Using_FPGA.Using_Reset.FDS_Inst\,
      I1 => \^lu_check_valid_delayed_reg\,
      I2 => \lu_check_info_reg[Wr]\,
      I3 => \lu_check_info_reg[KillHit]_0\,
      I4 => \^the_bit[0].using_fpga.using_reset.fds_inst_2\,
      I5 => \^the_bit[0].using_fpga.using_reset.fds_inst_5\,
      O => \^the_bit[0].using_fpga.using_reset.fds_inst_4\
    );
\The_Bit[0].Using_FPGA.Using_Reset.FDS_Inst_i_2__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000FFFF00004404"
    )
        port map (
      I0 => \The_Bit[1].Using_FPGA.Using_Reset.FDS_Inst\,
      I1 => lookup_miss_dirty,
      I2 => \lu_check_info_reg[KillHit]\,
      I3 => \lu_check_info_reg[Wr]\,
      I4 => \^the_bit[0].using_fpga.using_reset.fds_inst_2\,
      I5 => \The_Bit[0].Using_FPGA.Using_Reset.FDS_Inst_i_3__1_n_0\,
      O => \^the_bit[0].using_fpga.using_reset.fds_inst_5\
    );
\The_Bit[0].Using_FPGA.Using_Reset.FDS_Inst_i_2__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \Using_FPGA.MUXCY_I_i_3__1_n_0\,
      I1 => lu_check_piperun,
      O => \^the_bit[0].using_fpga.using_reset.fds_inst_2\
    );
\The_Bit[0].Using_FPGA.Using_Reset.FDS_Inst_i_3__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000040404000"
    )
        port map (
      I0 => \lu_check_info_reg[Keep]\,
      I1 => \^lu_check_valid_delayed_reg\,
      I2 => \lu_check_info_reg[Wr]\,
      I3 => \lu_check_tag_hit_reg[1]\(1),
      I4 => \lu_check_tag_hit_reg[1]\(0),
      I5 => \lu_check_info_reg[KillHit]\,
      O => \The_Bit[0].Using_FPGA.Using_Reset.FDS_Inst_i_3__1_n_0\
    );
\The_Bit[0].Using_FPGA.Using_Reset.FDS_Inst_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \lu_check_info_reg[Wr]\,
      I1 => \^lu_check_valid_delayed_reg\,
      O => \The_Bit[0].Using_FPGA.Using_Reset.FDS_Inst_i_4_n_0\
    );
\The_Bit[0].Using_FPGA.Using_Reset.FDS_Inst_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \^lu_check_valid_delayed_reg\,
      I1 => \lu_check_info_reg[Wr]\,
      O => \The_Bit[0].Using_FPGA.Using_Reset.FDS_Inst_i_4__0_n_0\
    );
\The_Bit[0].Using_FPGA.Using_Reset.FDS_Inst_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E0"
    )
        port map (
      I0 => \lu_check_locked_hit_reg[1]\(1),
      I1 => \lu_check_locked_hit_reg[1]\(0),
      I2 => \^lookup_read_hit_d1_reg\,
      O => \update_info_reg[Allocate]\
    );
\The_Bit[0].Using_FPGA.Using_Set.FDS_Inst_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8A888A8A8A8A8A8A"
    )
        port map (
      I0 => lu_mem_valid_reg_0,
      I1 => \lu_mem_info_reg[Wr]\,
      I2 => lud_mem_waiting_for_pipe_reg_0,
      I3 => lu_mem_protect_conflict_reg,
      I4 => \^the_bit[0].using_fpga.using_set.fds_inst\,
      I5 => lud_addr_piperun,
      O => \The_Bit[0].Using_FPGA.Using_Set.FDS_Inst_0\
    );
\The_Bit[0].Using_FPGA.Using_Set.FDS_Inst_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFEEFE"
    )
        port map (
      I0 => \lu_check_info_reg[KillHit]\,
      I1 => \The_Bit[0].Using_FPGA.Using_Set.FDS_Inst_i_4_n_0\,
      I2 => lud_mem_use_speculative,
      I3 => \lu_check_info_reg[Wr]\,
      I4 => lud_mem_already_used,
      I5 => lu_check_wait_for_update,
      O => \^the_bit[0].using_fpga.using_set.fds_inst\
    );
\The_Bit[0].Using_FPGA.Using_Set.FDS_Inst_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1F"
    )
        port map (
      I0 => \lu_check_tag_hit_reg[1]\(0),
      I1 => \lu_check_tag_hit_reg[1]\(1),
      I2 => \^lu_check_valid_delayed_reg\,
      O => \The_Bit[0].Using_FPGA.Using_Set.FDS_Inst_i_4_n_0\
    );
\Use_FPGA.Cnt_Bit_Gen[0].No_Prot.First_Bit.LUT_Inst_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000F400000000"
    )
        port map (
      I0 => lookup_protect_conflict,
      I1 => \^lookup_read_hit_d1_reg\,
      I2 => \^update_read_miss_reg\,
      I3 => lu_check_read_info_done,
      I4 => lu_check_wait_for_update,
      I5 => \lu_check_info_reg[Port_Num][0]\,
      O => \lookup_read_data_new[0,1][Valid]\
    );
\Use_FPGA.Cnt_Bit_Gen[0].No_Prot.First_Bit.LUT_Inst_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000000AA20"
    )
        port map (
      I0 => \lu_check_port_one_hot_reg[0]\,
      I1 => lookup_protect_conflict,
      I2 => \^lookup_read_hit_d1_reg\,
      I3 => \^update_read_miss_reg\,
      I4 => lu_check_read_info_done,
      I5 => lu_check_wait_for_update,
      O => \lookup_read_data_new[0,0][Valid]\
    );
\Use_FPGA.Cnt_Bit_Gen[0].No_Prot.First_Bit.LUT_Inst_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0101010001000100"
    )
        port map (
      I0 => lu_check_wr_already_pushed,
      I1 => update_write_miss_full,
      I2 => lookup_protect_conflict,
      I3 => lookup_push_write_miss_pre,
      I4 => \Using_FPGA.MUXCY_I_i_2__5_n_0\,
      I5 => \Using_FPGA.MUXCY_I_i_3__4_n_0\,
      O => \^lookup_push_write_miss\
    );
\Using_FPGA.AND2B1L_Inst1_i_1__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0FFF0FFF0FFFBFF"
    )
        port map (
      I0 => \lu_check_info_reg[Wr]\,
      I1 => \lu_check_info_reg[Allocate]\,
      I2 => \lu_check_info_reg[KillHit]\,
      I3 => \^lu_check_valid_delayed_reg\,
      I4 => \lu_check_tag_hit_reg[1]\(1),
      I5 => \lu_check_tag_hit_reg[1]\(0),
      O => SRI
    );
\Using_FPGA.AND2B1L_Inst1_i_1__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBB8BB0000B8BB"
    )
        port map (
      I0 => \update_release_tag_reg[Addr][11]\,
      I1 => lud_mem_waiting_for_pipe_reg_0,
      I2 => \lu_mem_info_reg[Wr]\,
      I3 => \^the_bit[0].using_fpga.using_set.fds_inst\,
      I4 => \lu_check_tag_hit_reg[1]\(0),
      I5 => lu_check_wait_for_update,
      O => SRI_6
    );
\Using_FPGA.AND2B1L_Inst1_i_1__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBB8BB0000B8BB"
    )
        port map (
      I0 => \update_release_tag_reg[Addr][11]\,
      I1 => lud_mem_waiting_for_pipe_reg_0,
      I2 => \lu_mem_info_reg[Wr]\,
      I3 => \^the_bit[0].using_fpga.using_set.fds_inst\,
      I4 => \lu_check_tag_hit_reg[1]\(1),
      I5 => lu_check_wait_for_update,
      O => SRI_7
    );
\Using_FPGA.MUXCY_I_i_1__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^wr_port_data_valid_i_reg\,
      O => S
    );
\Using_FPGA.MUXCY_I_i_1__125\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D0"
    )
        port map (
      I0 => lud_write_hit_done_reg_0,
      I1 => \lu_check_info_reg[Keep]\,
      I2 => \^lu_check_valid_delayed_reg\,
      O => A134_out
    );
\Using_FPGA.MUXCY_I_i_1__129\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => lu_check_done0,
      I1 => \Using_FPGA.MUXCY_I_i_3__1_n_0\,
      O => \The_Bit[0].Using_FPGA.Using_Set.FDS_Inst_1\
    );
\Using_FPGA.MUXCY_I_i_1__130\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000008AAA"
    )
        port map (
      I0 => \Using_FPGA.MUXCY_I_i_2__5_n_0\,
      I1 => lu_check_wr_already_pushed,
      I2 => update_write_miss_full,
      I3 => \Using_FPGA.MUXCY_I_i_3__4_n_0\,
      I4 => lookup_protect_conflict,
      I5 => lookup_push_wm_stall,
      O => \update_old_tag_reg[Addr][14]_0\
    );
\Using_FPGA.MUXCY_I_i_1__136\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^lu_check_valid_delayed_reg\,
      I1 => \lu_check_info_reg[Allocate]\,
      O => wm_evict_reg_0
    );
\Using_FPGA.MUXCY_I_i_1__138\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFF0100000000"
    )
        port map (
      I0 => \Using_FPGA.MUXCY_I_i_2__6_n_0\,
      I1 => lu_mem_protect_conflict_reg,
      I2 => lookup_access_data_late,
      I3 => lud_mem_delayed_read_data,
      I4 => lud_mem_keep_single_during_stall,
      I5 => lud_mem_speculative_valid,
      O => lud_mem_last_reg_0
    );
\Using_FPGA.MUXCY_I_i_1__50\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AFAB"
    )
        port map (
      I0 => lud_addr_pipeline_full_reg_2,
      I1 => lu_mem_protect_conflict_reg,
      I2 => lud_step_delayed_restart,
      I3 => \^lud_step_delayed_restart_reg\,
      O => S_1
    );
\Using_FPGA.MUXCY_I_i_1__51\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFEF00EF"
    )
        port map (
      I0 => \Using_FPGA.MUXCY_I_i_2__7_n_0\,
      I1 => \Using_FPGA.MUXCY_I_i_3__2_n_0\,
      I2 => \^lud_step_delayed_restart_reg\,
      I3 => lud_mem_waiting_for_pipe_reg_0,
      I4 => \update_release_tag_reg[Addr][11]\,
      O => S_2
    );
\Using_FPGA.MUXCY_I_i_1__55\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^lu_check_valid_delayed_reg\,
      I1 => \lu_check_valid_bits_reg[1]\(1),
      I2 => \lu_check_valid_bits_reg[1]\(0),
      O => wm_evict_reg
    );
\Using_FPGA.MUXCY_I_i_1__56\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAEAAAAAAAA"
    )
        port map (
      I0 => \Using_FPGA.MUXCY_I_i_2__8_n_0\,
      I1 => \^the_bit[0].using_fpga.using_set.fds_inst\,
      I2 => lu_mem_protect_conflict_reg,
      I3 => lud_mem_waiting_for_pipe_reg_0,
      I4 => \lu_mem_info_reg[Wr]\,
      I5 => lu_mem_valid_reg_0,
      O => S_3
    );
\Using_FPGA.MUXCY_I_i_1__57\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1D"
    )
        port map (
      I0 => \lu_check_info_reg[Wr]\,
      I1 => \^the_bit[0].using_fpga.using_set.fds_inst\,
      I2 => \lu_mem_info_reg[Wr]\,
      O => lud_addr_pipeline_full_reg_1
    );
\Using_FPGA.MUXCY_I_i_1__6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^wr_port_data_ready\,
      O => S_0
    );
\Using_FPGA.MUXCY_I_i_1__61\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => \^lu_check_valid_delayed_reg\,
      I1 => \lu_check_info_reg[Wr]\,
      I2 => \lu_check_info_reg[KillHit]\,
      O => A141_out
    );
\Using_FPGA.MUXCY_I_i_1__66\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DDDDDDDDDDDDDDD0"
    )
        port map (
      I0 => lud_mem_waiting_for_pipe_reg_0,
      I1 => \update_release_tag_reg[Addr][11]\,
      I2 => \The_Bit[0].Using_FPGA.Using_Reset.FDS_Inst_i_4__0_n_0\,
      I3 => lu_check_wait_for_update,
      I4 => lud_addr_pipeline_full_reg_2,
      I5 => lud_write_hit_done_reg_0,
      O => S_4
    );
\Using_FPGA.MUXCY_I_i_1__67\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7F"
    )
        port map (
      I0 => \lu_check_info_reg[Wr]\,
      I1 => \^lu_check_valid_delayed_reg\,
      I2 => lud_addr_pipeline_full_reg_2,
      O => S_5
    );
\Using_FPGA.MUXCY_I_i_1__77\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^lu_check_valid_delayed_reg\,
      I1 => access_valid,
      O => A121_out
    );
\Using_FPGA.MUXCY_I_i_1__80\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^lu_check_valid_delayed_reg\,
      I1 => \lu_check_info_reg[Allocate]\,
      O => A149_out
    );
\Using_FPGA.MUXCY_I_i_2__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => \lu_check_info_reg[Port_Num][0]\,
      I1 => lud_write_hit_done_i_2_n_0,
      I2 => \wm_port_reg[0]\,
      I3 => p_138_in,
      O => \^wr_port_data_valid_i_reg\
    );
\Using_FPGA.MUXCY_I_i_2__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \lu_check_info_reg[Port_Num][0]\,
      I1 => lud_write_hit_done_i_2_n_0,
      I2 => \wm_port_reg[0]\,
      I3 => p_138_in,
      O => \^wr_port_data_ready\
    );
\Using_FPGA.MUXCY_I_i_2__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000008AAA"
    )
        port map (
      I0 => \Using_FPGA.MUXCY_I_i_2__5_n_0\,
      I1 => lu_check_wr_already_pushed,
      I2 => update_write_miss_full,
      I3 => \Using_FPGA.MUXCY_I_i_3__4_n_0\,
      I4 => lookup_protect_conflict,
      I5 => lookup_push_wm_stall,
      O => lu_check_done0
    );
\Using_FPGA.MUXCY_I_i_2__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000EFFF"
    )
        port map (
      I0 => lud_mem_already_used,
      I1 => \Using_FPGA.MUXCY_I_i_2__6_n_0\,
      I2 => lu_mem_protect_conflict_reg,
      I3 => lud_addr_pipeline_full_reg_2,
      I4 => lud_addr_pipeline_full_reg_3,
      O => \Using_FPGA.MUXCY_I_i_2__5_n_0\
    );
\Using_FPGA.MUXCY_I_i_2__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EF"
    )
        port map (
      I0 => \lu_check_locked_hit_reg[1]\(1),
      I1 => \lu_check_locked_hit_reg[1]\(0),
      I2 => \^lookup_read_hit_d1_reg\,
      O => \Using_FPGA.MUXCY_I_i_2__6_n_0\
    );
\Using_FPGA.MUXCY_I_i_2__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000000000E4"
    )
        port map (
      I0 => \lu_check_info_reg[Port_Num][0]\,
      I1 => \access_data_info[0,0][Valid]\,
      I2 => \access_data_info[0,1][Valid]\,
      I3 => \^update_old_tag_reg[addr][14]\,
      I4 => lu_check_wait_for_update,
      I5 => lookup_data_hit_stall,
      O => \Using_FPGA.MUXCY_I_i_2__7_n_0\
    );
\Using_FPGA.MUXCY_I_i_2__8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \The_Bit[0].Using_FPGA.Using_Reset.FDS_Inst_i_4_n_0\,
      I1 => lu_mem_protect_conflict_reg,
      I2 => lu_check_wait_for_update,
      I3 => lud_mem_use_speculative,
      I4 => lud_mem_already_used,
      I5 => lud_mem_waiting_for_pipe_reg_0,
      O => \Using_FPGA.MUXCY_I_i_2__8_n_0\
    );
\Using_FPGA.MUXCY_I_i_3__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F8F0F8F0F8F0F9F"
    )
        port map (
      I0 => \LU_Data_WE_Or_Inst1/The_Compare[0].carry_and_I1/S\,
      I1 => \lu_check_info_reg[KillHit]\,
      I2 => \^lu_check_valid_delayed_reg\,
      I3 => \lu_check_info_reg[Wr]\,
      I4 => \lu_check_locked_hit_reg[1]\(0),
      I5 => \lu_check_locked_hit_reg[1]\(1),
      O => \Using_FPGA.MUXCY_I_i_3__1_n_0\
    );
\Using_FPGA.MUXCY_I_i_3__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00020000"
    )
        port map (
      I0 => lu_mem_valid_reg_0,
      I1 => \lu_mem_info_reg[Wr]\,
      I2 => lud_mem_waiting_for_pipe_reg_0,
      I3 => lu_mem_protect_conflict_reg,
      I4 => \^the_bit[0].using_fpga.using_set.fds_inst\,
      O => \Using_FPGA.MUXCY_I_i_3__2_n_0\
    );
\Using_FPGA.MUXCY_I_i_3__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0040004000400000"
    )
        port map (
      I0 => \lu_check_info_reg[Keep]\,
      I1 => \^lu_check_valid_delayed_reg\,
      I2 => \lu_check_info_reg[Wr]\,
      I3 => lu_check_wait_for_update,
      I4 => \lu_check_tag_hit_copy_wm_reg[1]\(0),
      I5 => \lu_check_tag_hit_copy_wm_reg[1]\(1),
      O => \Using_FPGA.MUXCY_I_i_3__4_n_0\
    );
\Using_FPGA.MUXCY_I_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEEE0EEEEEEEEEEE"
    )
        port map (
      I0 => \Using_FPGA.MUXCY_I_i_2__6_n_0\,
      I1 => lud_mem_already_used,
      I2 => \^update_read_miss_reg\,
      I3 => lookup_restart_mem,
      I4 => \lu_mem_info_reg[Wr]\,
      I5 => lu_mem_valid_reg_0,
      O => \^lud_step_delayed_restart_reg\
    );
\Using_FPGA.MUXCY_I_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \lu_check_tag_hit_reg[1]\(1),
      I1 => \lu_check_tag_hit_reg[1]\(0),
      O => \LU_Data_WE_Or_Inst1/The_Compare[0].carry_and_I1/S\
    );
\Using_FPGA.MUXCY_I_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F1FFFFFF"
    )
        port map (
      I0 => \lu_check_tag_hit_reg[1]\(1),
      I1 => \lu_check_tag_hit_reg[1]\(0),
      I2 => \lu_check_info_reg[KillHit]\,
      I3 => \lu_check_info_reg[Wr]\,
      I4 => \^lu_check_valid_delayed_reg\,
      O => \^update_old_tag_reg[addr][14]\
    );
lookup_next_is_last_beat_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF555700000000"
    )
        port map (
      I0 => \^lookup_read_hit_d1_reg\,
      I1 => lookup_protect_conflict,
      I2 => \lu_check_locked_hit_reg[1]\(0),
      I3 => \lu_check_locked_hit_reg[1]\(1),
      I4 => \^the_bit[0].using_fpga.using_set.fds_inst\,
      I5 => lud_step_offset,
      O => \^e\(0)
    );
lookup_next_is_last_beat_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"01000000"
    )
        port map (
      I0 => lookup_next_is_last_beat_i_3_n_0,
      I1 => lookup_next_is_last_beat_i_4_n_0,
      I2 => lookup_next_is_last_beat_i_5_n_0,
      I3 => lookup_next_is_last_beat_i_6_n_0,
      I4 => lookup_next_is_last_beat_i_7_n_0,
      O => lookup_next_is_last_beat
    );
lookup_next_is_last_beat_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFB8B8BB88"
    )
        port map (
      I0 => \lookup_offset_len_cnt_reg[7]_0\(3),
      I1 => \Not_Using_XPM.Using_BRAM.Native.Using_B36_Sx.The_BRAMs[0].RAMB36_I1_i_42_n_0\,
      I2 => \lu_mem_info_reg[Len][7]\(3),
      I3 => \lu_check_info_reg[Len][7]\(3),
      I4 => \^the_bit[0].using_fpga.using_set.fds_inst\,
      I5 => \lookup_offset_len_cnt[3]_i_3_n_0\,
      O => lookup_next_is_last_beat_i_3_n_0
    );
lookup_next_is_last_beat_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B8BB88FFFFFFFF"
    )
        port map (
      I0 => \lookup_offset_len_cnt_reg[7]_0\(1),
      I1 => \Not_Using_XPM.Using_BRAM.Native.Using_B36_Sx.The_BRAMs[0].RAMB36_I1_i_42_n_0\,
      I2 => \lu_mem_info_reg[Len][7]\(1),
      I3 => \lu_check_info_reg[Len][7]\(1),
      I4 => \^the_bit[0].using_fpga.using_set.fds_inst\,
      I5 => \lookup_offset_len_cnt[1]_i_2_n_0\,
      O => lookup_next_is_last_beat_i_4_n_0
    );
lookup_next_is_last_beat_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFB8B8BB88"
    )
        port map (
      I0 => \lookup_offset_len_cnt_reg[7]_0\(5),
      I1 => \Not_Using_XPM.Using_BRAM.Native.Using_B36_Sx.The_BRAMs[0].RAMB36_I1_i_42_n_0\,
      I2 => \lu_mem_info_reg[Len][7]\(5),
      I3 => \lu_check_info_reg[Len][7]\(5),
      I4 => \^the_bit[0].using_fpga.using_set.fds_inst\,
      I5 => \lookup_offset_len_cnt[4]_i_2_n_0\,
      O => lookup_next_is_last_beat_i_5_n_0
    );
lookup_next_is_last_beat_i_6: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30353F35"
    )
        port map (
      I0 => \lu_check_info_reg[Len][7]\(7),
      I1 => \lookup_offset_len_cnt_reg[7]_0\(7),
      I2 => \Not_Using_XPM.Using_BRAM.Native.Using_B36_Sx.The_BRAMs[0].RAMB36_I1_i_42_n_0\,
      I3 => \^the_bit[0].using_fpga.using_set.fds_inst\,
      I4 => \lu_mem_info_reg[Len][7]\(7),
      O => lookup_next_is_last_beat_i_6_n_0
    );
lookup_next_is_last_beat_i_7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"03005355F3FF5355"
    )
        port map (
      I0 => \lu_check_info_reg[Len][7]\(6),
      I1 => \lookup_offset_len_cnt_reg[7]_0\(6),
      I2 => lookup_next_is_last_beat_i_8_n_0,
      I3 => lud_mem_waiting_for_pipe_reg_1,
      I4 => \^the_bit[0].using_fpga.using_set.fds_inst\,
      I5 => \lu_mem_info_reg[Len][7]\(6),
      O => lookup_next_is_last_beat_i_7_n_0
    );
lookup_next_is_last_beat_i_8: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1010101000000010"
    )
        port map (
      I0 => lud_mem_waiting_for_pipe_reg_0,
      I1 => \lu_check_info_reg[Wr]\,
      I2 => \^lu_check_valid_delayed_reg\,
      I3 => \lu_check_tag_hit_reg[1]\(1),
      I4 => \lu_check_tag_hit_reg[1]\(0),
      I5 => \lu_check_info_reg[KillHit]\,
      O => lookup_next_is_last_beat_i_8_n_0
    );
\lookup_offset_cnt[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAABBBABAAA888A8"
    )
        port map (
      I0 => O(0),
      I1 => \lookup_offset_cnt[5]_i_2_n_0\,
      I2 => \lu_check_info_reg[Addr_Use][5]\(0),
      I3 => \^the_bit[0].using_fpga.using_set.fds_inst\,
      I4 => \lu_mem_info_reg[Addr_Use][5]\(0),
      I5 => \lookup_offset_cnt[0]_i_2_n_0\,
      O => \lookup_offset_cnt_reg[5]\(0)
    );
\lookup_offset_cnt[0]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \lu_mem_info_reg[Addr][5]\(0),
      I1 => \^the_bit[0].using_fpga.using_set.fds_inst\,
      I2 => D(0),
      O => \lookup_offset_cnt[0]_i_2_n_0\
    );
\lookup_offset_cnt[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAABBBABAAA888A8"
    )
        port map (
      I0 => O(1),
      I1 => \lookup_offset_cnt[5]_i_2_n_0\,
      I2 => \lu_check_info_reg[Addr_Use][5]\(1),
      I3 => \^the_bit[0].using_fpga.using_set.fds_inst\,
      I4 => \lu_mem_info_reg[Addr_Use][5]\(1),
      I5 => \lookup_offset_cnt[1]_i_2_n_0\,
      O => \lookup_offset_cnt_reg[5]\(1)
    );
\lookup_offset_cnt[1]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \lu_mem_info_reg[Addr][5]\(1),
      I1 => \^the_bit[0].using_fpga.using_set.fds_inst\,
      I2 => D(1),
      O => \lookup_offset_cnt[1]_i_2_n_0\
    );
\lookup_offset_cnt[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAABBBABAAA888A8"
    )
        port map (
      I0 => O(2),
      I1 => \lookup_offset_cnt[5]_i_2_n_0\,
      I2 => \lu_check_info_reg[Addr_Use][5]\(2),
      I3 => \^the_bit[0].using_fpga.using_set.fds_inst\,
      I4 => \lu_mem_info_reg[Addr_Use][5]\(2),
      I5 => \lookup_offset_cnt[2]_i_2_n_0\,
      O => \lookup_offset_cnt_reg[5]\(2)
    );
\lookup_offset_cnt[2]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \lu_mem_info_reg[Addr][5]\(2),
      I1 => \^the_bit[0].using_fpga.using_set.fds_inst\,
      I2 => D(2),
      O => \lookup_offset_cnt[2]_i_2_n_0\
    );
\lookup_offset_cnt[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAABBBABAAA888A8"
    )
        port map (
      I0 => O(3),
      I1 => \lookup_offset_cnt[5]_i_2_n_0\,
      I2 => \lu_check_info_reg[Addr_Use][5]\(3),
      I3 => \^the_bit[0].using_fpga.using_set.fds_inst\,
      I4 => \lu_mem_info_reg[Addr_Use][5]\(3),
      I5 => \lookup_offset_cnt[3]_i_2_n_0\,
      O => \lookup_offset_cnt_reg[5]\(3)
    );
\lookup_offset_cnt[3]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \lu_mem_info_reg[Addr][5]\(3),
      I1 => \^the_bit[0].using_fpga.using_set.fds_inst\,
      I2 => D(3),
      O => \lookup_offset_cnt[3]_i_2_n_0\
    );
\lookup_offset_cnt[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAABBBABAAA888A8"
    )
        port map (
      I0 => \lookup_offset_cnt_reg[4]\(0),
      I1 => \lookup_offset_cnt[5]_i_2_n_0\,
      I2 => \lu_check_info_reg[Addr_Use][5]\(4),
      I3 => \^the_bit[0].using_fpga.using_set.fds_inst\,
      I4 => \lu_mem_info_reg[Addr_Use][5]\(4),
      I5 => \lookup_offset_cnt[4]_i_2_n_0\,
      O => \lookup_offset_cnt_reg[5]\(4)
    );
\lookup_offset_cnt[4]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \lu_mem_info_reg[Addr][5]\(4),
      I1 => \^the_bit[0].using_fpga.using_set.fds_inst\,
      I2 => D(4),
      O => \lookup_offset_cnt[4]_i_2_n_0\
    );
\lookup_offset_cnt[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAABBBABAAA888A8"
    )
        port map (
      I0 => \lookup_offset_cnt_reg[4]\(1),
      I1 => \lookup_offset_cnt[5]_i_2_n_0\,
      I2 => \lu_check_info_reg[Addr_Use][5]\(5),
      I3 => \^the_bit[0].using_fpga.using_set.fds_inst\,
      I4 => \lu_mem_info_reg[Addr_Use][5]\(5),
      I5 => \lookup_offset_cnt[5]_i_3_n_0\,
      O => \lookup_offset_cnt_reg[5]\(5)
    );
\lookup_offset_cnt[5]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"47"
    )
        port map (
      I0 => \lu_mem_info_reg[Kind]\,
      I1 => \^the_bit[0].using_fpga.using_set.fds_inst\,
      I2 => \lu_check_info_reg[Kind]\,
      O => \lookup_offset_cnt[5]_i_2_n_0\
    );
\lookup_offset_cnt[5]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \lu_mem_info_reg[Addr][5]\(5),
      I1 => \^the_bit[0].using_fpga.using_set.fds_inst\,
      I2 => D(5),
      O => \lookup_offset_cnt[5]_i_3_n_0\
    );
\lookup_offset_cnt_cmb0_carry__0_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1DE2"
    )
        port map (
      I0 => \lu_check_info_reg[Addr_Stp][5]\(5),
      I1 => \^the_bit[0].using_fpga.using_set.fds_inst\,
      I2 => \lu_mem_info_reg[Addr_Stp][5]\(5),
      I3 => \^addrardaddr\(1),
      O => \lookup_offset_cnt_reg[5]_0\(1)
    );
\lookup_offset_cnt_cmb0_carry__0_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"56A6"
    )
        port map (
      I0 => \^addrardaddr\(0),
      I1 => \lu_check_info_reg[Addr_Stp][5]\(4),
      I2 => \^the_bit[0].using_fpga.using_set.fds_inst\,
      I3 => \lu_mem_info_reg[Addr_Stp][5]\(4),
      O => \lookup_offset_cnt_reg[5]_0\(0)
    );
lookup_offset_cnt_cmb0_carry_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \lookup_offset_cnt_reg[5]_1\(1),
      I1 => \Not_Using_XPM.Using_BRAM.Native.Using_B36_Sx.The_BRAMs[0].RAMB36_I1_i_42_n_0\,
      I2 => \lu_mem_info_reg[Addr][5]\(1),
      I3 => \^the_bit[0].using_fpga.using_set.fds_inst\,
      I4 => D(1),
      O => \^di\(1)
    );
lookup_offset_cnt_cmb0_carry_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \lookup_offset_cnt_reg[5]_1\(0),
      I1 => \Not_Using_XPM.Using_BRAM.Native.Using_B36_Sx.The_BRAMs[0].RAMB36_I1_i_42_n_0\,
      I2 => \lu_mem_info_reg[Addr][5]\(0),
      I3 => \^the_bit[0].using_fpga.using_set.fds_inst\,
      I4 => D(0),
      O => \^di\(0)
    );
lookup_offset_cnt_cmb0_carry_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"56A6"
    )
        port map (
      I0 => \^di\(3),
      I1 => \lu_check_info_reg[Addr_Stp][5]\(3),
      I2 => \^the_bit[0].using_fpga.using_set.fds_inst\,
      I3 => \lu_mem_info_reg[Addr_Stp][5]\(3),
      O => \lookup_offset_cnt_reg[3]\(3)
    );
lookup_offset_cnt_cmb0_carry_i_4: unisim.vcomponents.LUT4
    generic map(
      INIT => X"56A6"
    )
        port map (
      I0 => \^di\(2),
      I1 => \lu_check_info_reg[Addr_Stp][5]\(2),
      I2 => \^the_bit[0].using_fpga.using_set.fds_inst\,
      I3 => \lu_mem_info_reg[Addr_Stp][5]\(2),
      O => \lookup_offset_cnt_reg[3]\(2)
    );
lookup_offset_cnt_cmb0_carry_i_5: unisim.vcomponents.LUT4
    generic map(
      INIT => X"56A6"
    )
        port map (
      I0 => \^di\(1),
      I1 => \lu_check_info_reg[Addr_Stp][5]\(1),
      I2 => \^the_bit[0].using_fpga.using_set.fds_inst\,
      I3 => \lu_mem_info_reg[Addr_Stp][5]\(1),
      O => \lookup_offset_cnt_reg[3]\(1)
    );
lookup_offset_cnt_cmb0_carry_i_6: unisim.vcomponents.LUT4
    generic map(
      INIT => X"56A6"
    )
        port map (
      I0 => \^di\(0),
      I1 => \lu_check_info_reg[Addr_Stp][5]\(0),
      I2 => \^the_bit[0].using_fpga.using_set.fds_inst\,
      I3 => \lu_mem_info_reg[Addr_Stp][5]\(0),
      O => \lookup_offset_cnt_reg[3]\(0)
    );
lookup_offset_first_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FBFFFB00"
    )
        port map (
      I0 => \^lud_mem_last_reg\,
      I1 => \^e\(0),
      I2 => Q,
      I3 => lookup_offset_first_i_2_n_0,
      I4 => lookup_offset_first_reg_0,
      O => lookup_offset_first_reg
    );
lookup_offset_first_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFAE"
    )
        port map (
      I0 => \^e\(0),
      I1 => lookup_offset_first_i_3_n_0,
      I2 => lud_mem_waiting_for_pipe_reg_0,
      I3 => lookup_next_is_last_beat_i_8_n_0,
      I4 => Q,
      I5 => lu_mem_protect_conflict_reg,
      O => lookup_offset_first_i_2_n_0
    );
lookup_offset_first_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAA8"
    )
        port map (
      I0 => \^lookup_read_hit_d1_reg\,
      I1 => lookup_protect_conflict,
      I2 => \lu_check_locked_hit_reg[1]\(0),
      I3 => \lu_check_locked_hit_reg[1]\(1),
      O => lookup_offset_first_i_3_n_0
    );
\lookup_offset_len_cnt[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"47474477"
    )
        port map (
      I0 => \lookup_offset_len_cnt_reg[7]_0\(0),
      I1 => \Not_Using_XPM.Using_BRAM.Native.Using_B36_Sx.The_BRAMs[0].RAMB36_I1_i_42_n_0\,
      I2 => \lu_mem_info_reg[Len][7]\(0),
      I3 => \lu_check_info_reg[Len][7]\(0),
      I4 => \^the_bit[0].using_fpga.using_set.fds_inst\,
      O => \lookup_offset_len_cnt_reg[7]\(0)
    );
\lookup_offset_len_cnt[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B8BB8847474477"
    )
        port map (
      I0 => \lookup_offset_len_cnt_reg[7]_0\(1),
      I1 => \Not_Using_XPM.Using_BRAM.Native.Using_B36_Sx.The_BRAMs[0].RAMB36_I1_i_42_n_0\,
      I2 => \lu_mem_info_reg[Len][7]\(1),
      I3 => \lu_check_info_reg[Len][7]\(1),
      I4 => \^the_bit[0].using_fpga.using_set.fds_inst\,
      I5 => \lookup_offset_len_cnt[1]_i_2_n_0\,
      O => \lookup_offset_len_cnt_reg[7]\(1)
    );
\lookup_offset_len_cnt[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E4E4FFE4E4E400E4"
    )
        port map (
      I0 => \^the_bit[0].using_fpga.using_set.fds_inst\,
      I1 => \lu_check_info_reg[Len][7]\(0),
      I2 => \lu_mem_info_reg[Len][7]\(0),
      I3 => lud_mem_waiting_for_pipe_reg_1,
      I4 => lookup_next_is_last_beat_i_8_n_0,
      I5 => \lookup_offset_len_cnt_reg[7]_0\(0),
      O => \lookup_offset_len_cnt[1]_i_2_n_0\
    );
\lookup_offset_len_cnt[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFE400E4001BFF1B"
    )
        port map (
      I0 => \^the_bit[0].using_fpga.using_set.fds_inst\,
      I1 => \lu_check_info_reg[Len][7]\(2),
      I2 => \lu_mem_info_reg[Len][7]\(2),
      I3 => \Not_Using_XPM.Using_BRAM.Native.Using_B36_Sx.The_BRAMs[0].RAMB36_I1_i_42_n_0\,
      I4 => \lookup_offset_len_cnt_reg[7]_0\(2),
      I5 => \lookup_offset_len_cnt[4]_i_3_n_0\,
      O => \lookup_offset_len_cnt_reg[7]\(2)
    );
\lookup_offset_len_cnt[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A9"
    )
        port map (
      I0 => \lookup_offset_len_cnt[3]_i_2_n_0\,
      I1 => \lookup_offset_len_cnt[3]_i_3_n_0\,
      I2 => \lookup_offset_len_cnt[4]_i_3_n_0\,
      O => \lookup_offset_len_cnt_reg[7]\(3)
    );
\lookup_offset_len_cnt[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E4E4FFE4E4E400E4"
    )
        port map (
      I0 => \^the_bit[0].using_fpga.using_set.fds_inst\,
      I1 => \lu_check_info_reg[Len][7]\(3),
      I2 => \lu_mem_info_reg[Len][7]\(3),
      I3 => lud_mem_waiting_for_pipe_reg_1,
      I4 => lookup_next_is_last_beat_i_8_n_0,
      I5 => \lookup_offset_len_cnt_reg[7]_0\(3),
      O => \lookup_offset_len_cnt[3]_i_2_n_0\
    );
\lookup_offset_len_cnt[3]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E4E4FFE4E4E400E4"
    )
        port map (
      I0 => \^the_bit[0].using_fpga.using_set.fds_inst\,
      I1 => \lu_check_info_reg[Len][7]\(2),
      I2 => \lu_mem_info_reg[Len][7]\(2),
      I3 => lud_mem_waiting_for_pipe_reg_1,
      I4 => lookup_next_is_last_beat_i_8_n_0,
      I5 => \lookup_offset_len_cnt_reg[7]_0\(2),
      O => \lookup_offset_len_cnt[3]_i_3_n_0\
    );
\lookup_offset_len_cnt[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A9"
    )
        port map (
      I0 => \lookup_offset_len_cnt[4]_i_2_n_0\,
      I1 => lookup_next_is_last_beat_i_3_n_0,
      I2 => \lookup_offset_len_cnt[4]_i_3_n_0\,
      O => \lookup_offset_len_cnt_reg[7]\(4)
    );
\lookup_offset_len_cnt[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E4E4FFE4E4E400E4"
    )
        port map (
      I0 => \^the_bit[0].using_fpga.using_set.fds_inst\,
      I1 => \lu_check_info_reg[Len][7]\(4),
      I2 => \lu_mem_info_reg[Len][7]\(4),
      I3 => lud_mem_waiting_for_pipe_reg_1,
      I4 => lookup_next_is_last_beat_i_8_n_0,
      I5 => \lookup_offset_len_cnt_reg[7]_0\(4),
      O => \lookup_offset_len_cnt[4]_i_2_n_0\
    );
\lookup_offset_len_cnt[4]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFB8B8BB88"
    )
        port map (
      I0 => \lookup_offset_len_cnt_reg[7]_0\(1),
      I1 => \Not_Using_XPM.Using_BRAM.Native.Using_B36_Sx.The_BRAMs[0].RAMB36_I1_i_42_n_0\,
      I2 => \lu_mem_info_reg[Len][7]\(1),
      I3 => \lu_check_info_reg[Len][7]\(1),
      I4 => \^the_bit[0].using_fpga.using_set.fds_inst\,
      I5 => \lookup_offset_len_cnt[1]_i_2_n_0\,
      O => \lookup_offset_len_cnt[4]_i_3_n_0\
    );
\lookup_offset_len_cnt[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B8BB8847474477"
    )
        port map (
      I0 => \lookup_offset_len_cnt_reg[7]_0\(5),
      I1 => \Not_Using_XPM.Using_BRAM.Native.Using_B36_Sx.The_BRAMs[0].RAMB36_I1_i_42_n_0\,
      I2 => \lu_mem_info_reg[Len][7]\(5),
      I3 => \lu_check_info_reg[Len][7]\(5),
      I4 => \^the_bit[0].using_fpga.using_set.fds_inst\,
      I5 => \lookup_offset_len_cnt[7]_i_2_n_0\,
      O => \lookup_offset_len_cnt_reg[7]\(5)
    );
\lookup_offset_len_cnt[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA9A559AAA955595"
    )
        port map (
      I0 => \lookup_offset_len_cnt[6]_i_2_n_0\,
      I1 => \lu_mem_info_reg[Len][7]\(6),
      I2 => \^the_bit[0].using_fpga.using_set.fds_inst\,
      I3 => \Not_Using_XPM.Using_BRAM.Native.Using_B36_Sx.The_BRAMs[0].RAMB36_I1_i_42_n_0\,
      I4 => \lookup_offset_len_cnt_reg[7]_0\(6),
      I5 => \lu_check_info_reg[Len][7]\(6),
      O => \lookup_offset_len_cnt_reg[7]\(6)
    );
\lookup_offset_len_cnt[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \lookup_offset_len_cnt[4]_i_2_n_0\,
      I1 => \lookup_offset_len_cnt[3]_i_3_n_0\,
      I2 => \lookup_offset_len_cnt[3]_i_2_n_0\,
      I3 => \lookup_offset_len_cnt[1]_i_2_n_0\,
      I4 => \lookup_offset_len_cnt[7]_i_4_n_0\,
      I5 => \lookup_offset_len_cnt[7]_i_3_n_0\,
      O => \lookup_offset_len_cnt[6]_i_2_n_0\
    );
\lookup_offset_len_cnt[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"02FD"
    )
        port map (
      I0 => lookup_next_is_last_beat_i_7_n_0,
      I1 => \lookup_offset_len_cnt[7]_i_2_n_0\,
      I2 => \lookup_offset_len_cnt[7]_i_3_n_0\,
      I3 => lookup_next_is_last_beat_i_6_n_0,
      O => \lookup_offset_len_cnt_reg[7]\(7)
    );
\lookup_offset_len_cnt[7]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \lookup_offset_len_cnt[7]_i_4_n_0\,
      I1 => \lookup_offset_len_cnt[1]_i_2_n_0\,
      I2 => \lookup_offset_len_cnt[3]_i_2_n_0\,
      I3 => \lookup_offset_len_cnt[3]_i_3_n_0\,
      I4 => \lookup_offset_len_cnt[4]_i_2_n_0\,
      O => \lookup_offset_len_cnt[7]_i_2_n_0\
    );
\lookup_offset_len_cnt[7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E4E4FFE4E4E400E4"
    )
        port map (
      I0 => \^the_bit[0].using_fpga.using_set.fds_inst\,
      I1 => \lu_check_info_reg[Len][7]\(5),
      I2 => \lu_mem_info_reg[Len][7]\(5),
      I3 => lud_mem_waiting_for_pipe_reg_1,
      I4 => lookup_next_is_last_beat_i_8_n_0,
      I5 => \lookup_offset_len_cnt_reg[7]_0\(5),
      O => \lookup_offset_len_cnt[7]_i_3_n_0\
    );
\lookup_offset_len_cnt[7]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E4E4FFE4E4E400E4"
    )
        port map (
      I0 => \^the_bit[0].using_fpga.using_set.fds_inst\,
      I1 => \lu_check_info_reg[Len][7]\(1),
      I2 => \lu_mem_info_reg[Len][7]\(1),
      I3 => lud_mem_waiting_for_pipe_reg_1,
      I4 => lookup_next_is_last_beat_i_8_n_0,
      I5 => \lookup_offset_len_cnt_reg[7]_0\(1),
      O => \lookup_offset_len_cnt[7]_i_4_n_0\
    );
lookup_read_hit_d1_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000E00"
    )
        port map (
      I0 => \lu_check_tag_hit_reg[1]\(1),
      I1 => \lu_check_tag_hit_reg[1]\(0),
      I2 => \lu_check_info_reg[KillHit]\,
      I3 => \^lu_check_valid_delayed_reg\,
      I4 => \lu_check_info_reg[Wr]\,
      O => \^lookup_read_hit_d1_reg\
    );
\lu_check_protected_way[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^lru_check_used_way\,
      I1 => lookup_protect_conflict,
      I2 => lu_check_protected_way,
      O => \lu_check_protected_way_reg[0]\
    );
lu_check_read_info_done_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"000E"
    )
        port map (
      I0 => lu_check_read_info_done,
      I1 => lookup_read_done_i,
      I2 => Q,
      I3 => \Use_FPGA.Full_Inst\,
      O => lu_check_read_info_done_reg
    );
lu_check_read_info_done_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"10101110"
    )
        port map (
      I0 => lu_check_wait_for_update,
      I1 => lu_check_read_info_done,
      I2 => \^update_read_miss_reg\,
      I3 => \^lookup_read_hit_d1_reg\,
      I4 => lookup_protect_conflict,
      O => lookup_read_done_i
    );
lu_check_wait_for_update_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000000AE"
    )
        port map (
      I0 => lu_check_wait_for_update,
      I1 => lu_check_done0,
      I2 => \Using_FPGA.MUXCY_I_i_3__1_n_0\,
      I3 => lu_check_piperun,
      I4 => Q,
      O => lu_check_wait_for_update_reg
    );
lu_check_wr_already_pushed_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"000E"
    )
        port map (
      I0 => lu_check_wr_already_pushed,
      I1 => \^lookup_push_write_miss\,
      I2 => lu_check_piperun,
      I3 => Q,
      O => lu_check_wr_already_pushed_reg
    );
lu_ds_last_beat_next_last_n_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFF7"
    )
        port map (
      I0 => lookup_next_is_last_beat_i_7_n_0,
      I1 => lookup_next_is_last_beat_i_6_n_0,
      I2 => lookup_next_is_last_beat_i_5_n_0,
      I3 => lookup_next_is_last_beat_i_4_n_0,
      I4 => lookup_next_is_last_beat_i_3_n_0,
      O => lu_ds_last_beat_next_last_n
    );
lud_addr_pipeline_full_i_7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBBBBF00000000"
    )
        port map (
      I0 => \Using_FPGA.MUXCY_I_i_3__2_n_0\,
      I1 => \^lookup_read_hit_d1_reg\,
      I2 => lookup_protect_conflict,
      I3 => \lu_check_locked_hit_reg[1]\(0),
      I4 => \lu_check_locked_hit_reg[1]\(1),
      I5 => lud_step_offset_is_read,
      O => lud_addr_pipeline_full_reg_0
    );
lud_addr_pipeline_full_i_8: unisim.vcomponents.LUT6
    generic map(
      INIT => X"444444444F44FFFF"
    )
        port map (
      I0 => \read_data_status[0,1][Hit_Full]\,
      I1 => \lud_mem_port_one_hot_reg[1]_0\,
      I2 => \Using_FPGA.MUXCY_I_i_3__2_n_0\,
      I3 => lookup_offset_first_i_3_n_0,
      I4 => lud_step_offset_is_read,
      I5 => lud_reg_valid_reg,
      O => lud_addr_pipeline_full_reg
    );
lud_addr_pipeline_full_i_9: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFF0100000000"
    )
        port map (
      I0 => \Using_FPGA.MUXCY_I_i_2__6_n_0\,
      I1 => lu_mem_protect_conflict_reg,
      I2 => lookup_access_data_late,
      I3 => lud_mem_delayed_read_data,
      I4 => lud_mem_keep_single_during_stall,
      I5 => lud_mem_speculative_valid,
      O => A_N160_out
    );
lud_mem_already_used_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000000EA"
    )
        port map (
      I0 => lud_mem_already_used,
      I1 => lud_mem_already_used_i_2_n_0,
      I2 => \^lud_mem_last_reg\,
      I3 => Q,
      I4 => \Use_FPGA.Full_Inst\,
      O => lud_mem_already_used_reg
    );
lud_mem_already_used_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000040"
    )
        port map (
      I0 => lookup_offset_first_i_3_n_0,
      I1 => lud_step_offset,
      I2 => \^lu_check_valid_delayed_reg\,
      I3 => \lu_check_info_reg[Wr]\,
      I4 => \^the_bit[0].using_fpga.using_set.fds_inst\,
      O => lud_mem_already_used_i_2_n_0
    );
lud_mem_delayed_read_data_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0800080008080800"
    )
        port map (
      I0 => \^lookup_read_hit_d1_reg\,
      I1 => \lu_check_locked_hit_reg[1]_0\,
      I2 => lud_mem_already_used,
      I3 => lookup_access_data_late,
      I4 => \^lud_mem_last_reg\,
      I5 => \^the_bit[0].using_fpga.using_set.fds_inst\,
      O => lud_mem_delayed_read_data0
    );
lud_mem_last_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE400E4"
    )
        port map (
      I0 => \^the_bit[0].using_fpga.using_set.fds_inst\,
      I1 => lu_check_single_beat,
      I2 => lu_mem_single_beat_reg,
      I3 => \Not_Using_XPM.Using_BRAM.Native.Using_B36_Sx.The_BRAMs[0].RAMB36_I1_i_42_n_0\,
      I4 => lookup_next_is_last_beat_reg,
      O => \^lud_mem_last_reg\
    );
\lud_mem_port_one_hot[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1D"
    )
        port map (
      I0 => \lu_check_info_reg[Port_Num][0]\,
      I1 => \^the_bit[0].using_fpga.using_set.fds_inst\,
      I2 => \lu_mem_info_reg[Port_Num][0]\,
      O => \lud_mem_port_one_hot_reg[0]\
    );
\lud_mem_port_one_hot[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \lu_mem_info_reg[Port_Num][0]\,
      I1 => \^the_bit[0].using_fpga.using_set.fds_inst\,
      I2 => \lu_check_info_reg[Port_Num][0]\,
      O => \lud_mem_port_one_hot_reg[1]\
    );
lud_mem_waiting_for_pipe_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0055005500100000"
    )
        port map (
      I0 => Q,
      I1 => \Not_Using_XPM.Using_BRAM.Native.Using_B36_Sx.The_BRAMs[0].RAMB36_I1_i_42_n_0\,
      I2 => lu_mem_valid_reg,
      I3 => \Use_FPGA.Full_Inst\,
      I4 => lud_addr_piperun,
      I5 => lud_mem_waiting_for_pipe_reg_0,
      O => lud_mem_waiting_for_pipe_reg
    );
lud_write_hit_done_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000000AE"
    )
        port map (
      I0 => lud_write_hit_done_reg_0,
      I1 => lud_write_hit_done_i_2_n_0,
      I2 => wr_port_data_last_i_reg,
      I3 => Q,
      I4 => \Use_FPGA.Full_Inst\,
      O => lud_write_hit_done_reg
    );
lud_write_hit_done_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000040"
    )
        port map (
      I0 => \lu_check_info_reg[KillHit]_0\,
      I1 => \lu_check_info_reg[Wr]\,
      I2 => \^lu_check_valid_delayed_reg\,
      I3 => lu_check_wait_for_update,
      I4 => lookup_data_hit_stall,
      I5 => lud_addr_pipeline_full_reg_2,
      O => lud_write_hit_done_i_2_n_0
    );
\ri_fifo_mem_reg[15][Hit][-1111111111]_srl16_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0002"
    )
        port map (
      I0 => \^lookup_read_hit_d1_reg\,
      I1 => lookup_protect_conflict,
      I2 => \lu_check_locked_hit_reg[1]\(0),
      I3 => \lu_check_locked_hit_reg[1]\(1),
      O => \lookup_read_data_new[0,0][Hit]\
    );
\update_info[Evict]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BAAABAAABAAAAAAA"
    )
        port map (
      I0 => \lu_check_info_reg[KillHit]\,
      I1 => \lu_check_info_reg[Keep]\,
      I2 => \^lu_check_valid_delayed_reg\,
      I3 => \lu_check_info_reg[Wr]\,
      I4 => \lu_check_tag_hit_reg[1]\(1),
      I5 => \lu_check_tag_hit_reg[1]\(0),
      O => \update_info_reg[Evict]\
    );
update_miss_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AB00"
    )
        port map (
      I0 => \lu_check_info_reg[KillHit]\,
      I1 => \lu_check_tag_hit_reg[1]\(0),
      I2 => \lu_check_tag_hit_reg[1]\(1),
      I3 => \^lu_check_valid_delayed_reg\,
      O => lookup_miss
    );
update_read_miss_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000100"
    )
        port map (
      I0 => \lu_check_info_reg[KillHit]\,
      I1 => \lu_check_tag_hit_reg[1]\(1),
      I2 => \lu_check_tag_hit_reg[1]\(0),
      I3 => \^lu_check_valid_delayed_reg\,
      I4 => \lu_check_info_reg[Wr]\,
      O => \^update_read_miss_reg\
    );
\update_way[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF00D0D0D0D0D0"
    )
        port map (
      I0 => \lu_check_valid_bits_reg[1]\(1),
      I1 => lru_check_next_way,
      I2 => \lu_check_valid_bits_reg[1]\(0),
      I3 => \lu_check_tag_hit_reg[1]\(0),
      I4 => \lu_check_tag_hit_reg[1]\(1),
      I5 => \^lu_check_valid_delayed_reg\,
      O => \^lru_check_used_way\
    );
update_write_hit_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"08080800"
    )
        port map (
      I0 => \^lu_check_valid_delayed_reg\,
      I1 => \lu_check_info_reg[Wr]\,
      I2 => \lu_check_info_reg[KillHit]\,
      I3 => \lu_check_tag_hit_reg[1]\(0),
      I4 => \lu_check_tag_hit_reg[1]\(1),
      O => lookup_write_hit
    );
update_write_miss_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F1000000"
    )
        port map (
      I0 => \lu_check_tag_hit_reg[1]\(1),
      I1 => \lu_check_tag_hit_reg[1]\(0),
      I2 => \lu_check_info_reg[KillHit]\,
      I3 => \lu_check_info_reg[Wr]\,
      I4 => \^lu_check_valid_delayed_reg\,
      O => \^lookup_write_miss\
    );
\wm_fifo_mem_reg[15][Will_Use][-1111111111]_srl16_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5757FFFF0357FFFF"
    )
        port map (
      I0 => \lu_check_info_reg[KillHit]\,
      I1 => \lu_check_tag_hit_reg[1]\(0),
      I2 => \lu_check_tag_hit_reg[1]\(1),
      I3 => \lu_check_info_reg[Wr]\,
      I4 => \^lu_check_valid_delayed_reg\,
      I5 => \lu_check_info_reg[Keep]\,
      O => lookup_wm_will_use
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_system_cache_0_0_reg_ce_269 is
  port (
    update_need_bs : out STD_LOGIC;
    Q : in STD_LOGIC;
    \The_Bit[0].Using_FPGA.Using_Reset.FDS_Inst_0\ : in STD_LOGIC;
    ACLK : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_system_cache_0_0_reg_ce_269 : entity is "reg_ce";
end design_1_system_cache_0_0_reg_ce_269;

architecture STRUCTURE of design_1_system_cache_0_0_reg_ce_269 is
  attribute box_type : string;
  attribute box_type of \The_Bit[0].Using_FPGA.Using_Reset.FDS_Inst\ : label is "PRIMITIVE";
begin
\The_Bit[0].Using_FPGA.Using_Reset.FDS_Inst\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => ACLK,
      CE => '1',
      D => \The_Bit[0].Using_FPGA.Using_Reset.FDS_Inst_0\,
      Q => update_need_bs,
      R => Q
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_system_cache_0_0_reg_ce_270 is
  port (
    \The_Bit[0].Using_FPGA.Using_Reset.FDS_Inst_0\ : out STD_LOGIC;
    \bs_fifo_mem_reg[0][Src][1]\ : out STD_LOGIC;
    Q : in STD_LOGIC;
    \The_Bit[0].Using_FPGA.Using_Reset.FDS_Inst_1\ : in STD_LOGIC;
    ACLK : in STD_LOGIC;
    \bs_fifo_mem_reg[0][Src][1]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    update_write_hit : in STD_LOGIC;
    \update_info[Keep]\ : in STD_LOGIC;
    queue_push120_out : in STD_LOGIC;
    update_write_miss : in STD_LOGIC;
    \update_info_reg[Allocate]\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_system_cache_0_0_reg_ce_270 : entity is "reg_ce";
end design_1_system_cache_0_0_reg_ce_270;

architecture STRUCTURE of design_1_system_cache_0_0_reg_ce_270 is
  signal \Gen_Block[0].UD/new_bs_src\ : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \^the_bit[0].using_fpga.using_reset.fds_inst_0\ : STD_LOGIC;
  attribute box_type : string;
  attribute box_type of \The_Bit[0].Using_FPGA.Using_Reset.FDS_Inst\ : label is "PRIMITIVE";
begin
  \The_Bit[0].Using_FPGA.Using_Reset.FDS_Inst_0\ <= \^the_bit[0].using_fpga.using_reset.fds_inst_0\;
\The_Bit[0].Using_FPGA.Using_Reset.FDS_Inst\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => ACLK,
      CE => '1',
      D => \The_Bit[0].Using_FPGA.Using_Reset.FDS_Inst_1\,
      Q => \^the_bit[0].using_fpga.using_reset.fds_inst_0\,
      R => Q
    );
\bs_fifo_mem[0][Src][1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0CCCAAAA"
    )
        port map (
      I0 => \bs_fifo_mem_reg[0][Src][1]_0\(0),
      I1 => \Gen_Block[0].UD/new_bs_src\(1),
      I2 => update_write_hit,
      I3 => \update_info[Keep]\,
      I4 => queue_push120_out,
      O => \bs_fifo_mem_reg[0][Src][1]\
    );
\bs_fifo_mem[0][Src][1]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFDF"
    )
        port map (
      I0 => update_write_miss,
      I1 => \^the_bit[0].using_fpga.using_reset.fds_inst_0\,
      I2 => \update_info_reg[Allocate]\,
      I3 => update_write_hit,
      O => \Gen_Block[0].UD/new_bs_src\(1)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_system_cache_0_0_reg_ce_271 is
  port (
    \The_Bit[0].Using_FPGA.Using_Reset.FDS_Inst_0\ : out STD_LOGIC;
    Q : in STD_LOGIC;
    \The_Bit[0].Using_FPGA.Using_Reset.FDS_Inst_1\ : in STD_LOGIC;
    ACLK : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_system_cache_0_0_reg_ce_271 : entity is "reg_ce";
end design_1_system_cache_0_0_reg_ce_271;

architecture STRUCTURE of design_1_system_cache_0_0_reg_ce_271 is
  attribute box_type : string;
  attribute box_type of \The_Bit[0].Using_FPGA.Using_Reset.FDS_Inst\ : label is "PRIMITIVE";
begin
\The_Bit[0].Using_FPGA.Using_Reset.FDS_Inst\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => ACLK,
      CE => '1',
      D => \The_Bit[0].Using_FPGA.Using_Reset.FDS_Inst_1\,
      Q => \The_Bit[0].Using_FPGA.Using_Reset.FDS_Inst_0\,
      R => Q
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_system_cache_0_0_reg_ce_272 is
  port (
    Q : out STD_LOGIC;
    SR : in STD_LOGIC;
    CE : in STD_LOGIC_VECTOR ( 0 to 0 );
    D : in STD_LOGIC;
    CLK : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_system_cache_0_0_reg_ce_272 : entity is "reg_ce";
end design_1_system_cache_0_0_reg_ce_272;

architecture STRUCTURE of design_1_system_cache_0_0_reg_ce_272 is
  attribute box_type : string;
  attribute box_type of \The_Bit[0].Using_FPGA.Using_Reset.FDS_Inst\ : label is "PRIMITIVE";
begin
\The_Bit[0].Using_FPGA.Using_Reset.FDS_Inst\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => CLK,
      CE => CE(0),
      D => D,
      Q => Q,
      R => SR
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_system_cache_0_0_reg_ce_273 is
  port (
    Q : out STD_LOGIC;
    SR : in STD_LOGIC;
    CE : in STD_LOGIC_VECTOR ( 0 to 0 );
    D : in STD_LOGIC;
    CLK : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_system_cache_0_0_reg_ce_273 : entity is "reg_ce";
end design_1_system_cache_0_0_reg_ce_273;

architecture STRUCTURE of design_1_system_cache_0_0_reg_ce_273 is
  attribute box_type : string;
  attribute box_type of \The_Bit[0].Using_FPGA.Using_Reset.FDS_Inst\ : label is "PRIMITIVE";
begin
\The_Bit[0].Using_FPGA.Using_Reset.FDS_Inst\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => CLK,
      CE => CE(0),
      D => D,
      Q => Q,
      R => SR
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_system_cache_0_0_reg_ce_283 is
  port (
    Q : out STD_LOGIC;
    SR : in STD_LOGIC;
    CE : in STD_LOGIC_VECTOR ( 0 to 0 );
    D : in STD_LOGIC;
    CLK : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_system_cache_0_0_reg_ce_283 : entity is "reg_ce";
end design_1_system_cache_0_0_reg_ce_283;

architecture STRUCTURE of design_1_system_cache_0_0_reg_ce_283 is
  attribute box_type : string;
  attribute box_type of \The_Bit[0].Using_FPGA.Using_Reset.FDS_Inst\ : label is "PRIMITIVE";
begin
\The_Bit[0].Using_FPGA.Using_Reset.FDS_Inst\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => CLK,
      CE => CE(0),
      D => D,
      Q => Q,
      R => SR
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_system_cache_0_0_reg_ce_284 is
  port (
    Q : out STD_LOGIC;
    SR : in STD_LOGIC;
    CE : in STD_LOGIC_VECTOR ( 0 to 0 );
    D : in STD_LOGIC;
    CLK : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_system_cache_0_0_reg_ce_284 : entity is "reg_ce";
end design_1_system_cache_0_0_reg_ce_284;

architecture STRUCTURE of design_1_system_cache_0_0_reg_ce_284 is
  attribute box_type : string;
  attribute box_type of \The_Bit[0].Using_FPGA.Using_Reset.FDS_Inst\ : label is "PRIMITIVE";
begin
\The_Bit[0].Using_FPGA.Using_Reset.FDS_Inst\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => CLK,
      CE => CE(0),
      D => D,
      Q => Q,
      R => SR
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_system_cache_0_0_reg_ce_40 is
  port (
    Q : out STD_LOGIC;
    SR : in STD_LOGIC;
    CE : in STD_LOGIC_VECTOR ( 0 to 0 );
    D : in STD_LOGIC;
    CLK : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_system_cache_0_0_reg_ce_40 : entity is "reg_ce";
end design_1_system_cache_0_0_reg_ce_40;

architecture STRUCTURE of design_1_system_cache_0_0_reg_ce_40 is
  attribute box_type : string;
  attribute box_type of \The_Bit[0].Using_FPGA.Using_Reset.FDS_Inst\ : label is "PRIMITIVE";
begin
\The_Bit[0].Using_FPGA.Using_Reset.FDS_Inst\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => CLK,
      CE => CE(0),
      D => D,
      Q => Q,
      R => SR
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_system_cache_0_0_reg_ce_43 is
  port (
    in0 : out STD_LOGIC;
    ARESET : in STD_LOGIC;
    ACLK : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_system_cache_0_0_reg_ce_43 : entity is "reg_ce";
end design_1_system_cache_0_0_reg_ce_43;

architecture STRUCTURE of design_1_system_cache_0_0_reg_ce_43 is
  attribute box_type : string;
  attribute box_type of \The_Bit[0].Using_FPGA.Using_Reset.FDS_Inst\ : label is "PRIMITIVE";
begin
\The_Bit[0].Using_FPGA.Using_Reset.FDS_Inst\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => ACLK,
      CE => '1',
      D => ARESET,
      Q => in0,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_system_cache_0_0_reg_ce__parameterized1\ is
  port (
    lookup_access_data_late : out STD_LOGIC;
    S : out STD_LOGIC;
    A32_out : out STD_LOGIC;
    \Use_FPGA.Full_Inst\ : in STD_LOGIC;
    lu_mem_valid_reg : in STD_LOGIC;
    ACLK : in STD_LOGIC;
    lud_mem_speculative_valid : in STD_LOGIC;
    \lu_check_info_reg[Wr]\ : in STD_LOGIC;
    lud_mem_last : in STD_LOGIC;
    lud_mem_already_used : in STD_LOGIC;
    lu_mem_protect_conflict_reg : in STD_LOGIC;
    lu_mem_protect_conflict_d1 : in STD_LOGIC;
    \lu_check_info_delayed_reg[Wr]\ : in STD_LOGIC;
    lu_check_valid_delayed : in STD_LOGIC;
    lookup_read_hit_d1 : in STD_LOGIC;
    lookup_offset_first : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_system_cache_0_0_reg_ce__parameterized1\ : entity is "reg_ce";
end \design_1_system_cache_0_0_reg_ce__parameterized1\;

architecture STRUCTURE of \design_1_system_cache_0_0_reg_ce__parameterized1\ is
  signal SR : STD_LOGIC;
  signal \^lookup_access_data_late\ : STD_LOGIC;
  attribute box_type : string;
  attribute box_type of \The_Bit[0].Using_FPGA.Using_Set.FDS_Inst\ : label is "PRIMITIVE";
begin
  lookup_access_data_late <= \^lookup_access_data_late\;
\The_Bit[0].Using_FPGA.Using_Set.FDS_Inst\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_S_INVERTED => '0'
    )
        port map (
      C => ACLK,
      CE => \Use_FPGA.Full_Inst\,
      D => lu_mem_valid_reg,
      Q => \^lookup_access_data_late\,
      S => SR
    );
\The_Bit[0].Using_FPGA.Using_Set.FDS_Inst_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => lu_mem_protect_conflict_reg,
      I1 => lu_mem_protect_conflict_d1,
      O => SR
    );
\Using_FPGA.MUXCY_I_i_1__126\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF0020"
    )
        port map (
      I0 => \^lookup_access_data_late\,
      I1 => \lu_check_info_delayed_reg[Wr]\,
      I2 => lu_check_valid_delayed,
      I3 => lookup_read_hit_d1,
      I4 => lookup_offset_first,
      O => A32_out
    );
\Using_FPGA.MUXCY_I_i_1__93\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000FBFF"
    )
        port map (
      I0 => \^lookup_access_data_late\,
      I1 => lud_mem_speculative_valid,
      I2 => \lu_check_info_reg[Wr]\,
      I3 => lud_mem_last,
      I4 => lud_mem_already_used,
      O => S
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_system_cache_0_0_reg_ce__parameterized3\ is
  port (
    update_reused_tag_reg : out STD_LOGIC;
    \update_old_tag_reg[Addr][14]\ : out STD_LOGIC;
    S : out STD_LOGIC_VECTOR ( 3 downto 0 );
    D : out STD_LOGIC_VECTOR ( 17 downto 0 );
    update_reused_tag_reg_0 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    update_first_write_hit_reg : out STD_LOGIC_VECTOR ( 0 to 0 );
    lookup_first_write_hit : out STD_LOGIC;
    \The_Bit[0].Using_FPGA.Using_Reset.FDS_Inst_0\ : out STD_LOGIC;
    S_0 : out STD_LOGIC;
    S_1 : out STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \lu_check_valid_bits_reg[1]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    lookup_read_miss : in STD_LOGIC;
    lookup_write_miss : in STD_LOGIC;
    \lu_check_tag_reg[1][Addr][31]\ : in STD_LOGIC_VECTOR ( 17 downto 0 );
    \lu_check_tag_reg[0][Addr][31]\ : in STD_LOGIC_VECTOR ( 17 downto 0 );
    \lu_check_info_reg[Addr][31]\ : in STD_LOGIC_VECTOR ( 17 downto 0 );
    lru_check_next_way : in STD_LOGIC;
    \lu_check_tag_hit_reg[1]\ : in STD_LOGIC;
    \lu_check_tag_hit_reg[1]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \The_Bit[0].Using_FPGA.Using_Reset.FDS_Inst_1\ : in STD_LOGIC;
    \lu_check_info_reg[Wr]\ : in STD_LOGIC;
    \lu_check_info_reg[KillHit]_0\ : in STD_LOGIC;
    DATA_OUTA : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \lu_mem_info_reg[Force_Hit]\ : in STD_LOGIC;
    lu_mem_protect_conflict_reg : in STD_LOGIC;
    \lu_check_info_reg[KillHit]\ : in STD_LOGIC;
    \lu_check_tag_hit_copy_md_reg[1]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \The_Bit[0].Using_FPGA.Using_Reset.FDS_Inst_2\ : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    ACLK : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_system_cache_0_0_reg_ce__parameterized3\ : entity is "reg_ce";
end \design_1_system_cache_0_0_reg_ce__parameterized3\;

architecture STRUCTURE of \design_1_system_cache_0_0_reg_ce__parameterized3\ is
  signal D13_out : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal lu_check_dirty_bits : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \^update_first_write_hit_reg\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^update_old_tag_reg[addr][14]\ : STD_LOGIC;
  signal \update_reused_tag2_carry__0_i_3_n_0\ : STD_LOGIC;
  signal \update_reused_tag2_carry__0_i_4_n_0\ : STD_LOGIC;
  signal \update_reused_tag2_carry__0_i_5_n_0\ : STD_LOGIC;
  signal \update_reused_tag2_carry__0_i_6_n_0\ : STD_LOGIC;
  signal update_reused_tag2_carry_i_10_n_0 : STD_LOGIC;
  signal update_reused_tag2_carry_i_11_n_0 : STD_LOGIC;
  signal update_reused_tag2_carry_i_12_n_0 : STD_LOGIC;
  signal update_reused_tag2_carry_i_5_n_0 : STD_LOGIC;
  signal update_reused_tag2_carry_i_6_n_0 : STD_LOGIC;
  signal update_reused_tag2_carry_i_7_n_0 : STD_LOGIC;
  signal update_reused_tag2_carry_i_8_n_0 : STD_LOGIC;
  signal update_reused_tag2_carry_i_9_n_0 : STD_LOGIC;
  attribute box_type : string;
  attribute box_type of \The_Bit[0].Using_FPGA.Using_Reset.FDS_Inst\ : label is "PRIMITIVE";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \The_Bit[0].Using_FPGA.Using_Reset.FDS_Inst_i_1__6\ : label is "soft_lutpair48";
  attribute box_type of \The_Bit[1].Using_FPGA.Using_Reset.FDS_Inst\ : label is "PRIMITIVE";
  attribute SOFT_HLUTNM of \The_Bit[1].Using_FPGA.Using_Reset.FDS_Inst_i_1\ : label is "soft_lutpair48";
  attribute SOFT_HLUTNM of \update_old_tag[Addr][14]_i_1\ : label is "soft_lutpair54";
  attribute SOFT_HLUTNM of \update_old_tag[Addr][15]_i_1\ : label is "soft_lutpair55";
  attribute SOFT_HLUTNM of \update_old_tag[Addr][16]_i_1\ : label is "soft_lutpair50";
  attribute SOFT_HLUTNM of \update_old_tag[Addr][17]_i_1\ : label is "soft_lutpair55";
  attribute SOFT_HLUTNM of \update_old_tag[Addr][18]_i_1\ : label is "soft_lutpair56";
  attribute SOFT_HLUTNM of \update_old_tag[Addr][19]_i_1\ : label is "soft_lutpair56";
  attribute SOFT_HLUTNM of \update_old_tag[Addr][20]_i_1\ : label is "soft_lutpair57";
  attribute SOFT_HLUTNM of \update_old_tag[Addr][21]_i_1\ : label is "soft_lutpair57";
  attribute SOFT_HLUTNM of \update_old_tag[Addr][22]_i_1\ : label is "soft_lutpair52";
  attribute SOFT_HLUTNM of \update_old_tag[Addr][23]_i_1\ : label is "soft_lutpair58";
  attribute SOFT_HLUTNM of \update_old_tag[Addr][24]_i_1\ : label is "soft_lutpair58";
  attribute SOFT_HLUTNM of \update_old_tag[Addr][25]_i_1\ : label is "soft_lutpair49";
  attribute SOFT_HLUTNM of \update_old_tag[Addr][26]_i_1\ : label is "soft_lutpair59";
  attribute SOFT_HLUTNM of \update_old_tag[Addr][27]_i_1\ : label is "soft_lutpair59";
  attribute SOFT_HLUTNM of \update_old_tag[Addr][28]_i_1\ : label is "soft_lutpair51";
  attribute SOFT_HLUTNM of \update_old_tag[Addr][29]_i_1\ : label is "soft_lutpair60";
  attribute SOFT_HLUTNM of \update_old_tag[Addr][30]_i_1\ : label is "soft_lutpair60";
  attribute SOFT_HLUTNM of \update_old_tag[Addr][31]_i_1\ : label is "soft_lutpair53";
  attribute SOFT_HLUTNM of \update_reused_tag2_carry__0_i_5\ : label is "soft_lutpair53";
  attribute SOFT_HLUTNM of \update_reused_tag2_carry__0_i_6\ : label is "soft_lutpair51";
  attribute SOFT_HLUTNM of update_reused_tag2_carry_i_10 : label is "soft_lutpair52";
  attribute SOFT_HLUTNM of update_reused_tag2_carry_i_11 : label is "soft_lutpair54";
  attribute SOFT_HLUTNM of update_reused_tag2_carry_i_12 : label is "soft_lutpair50";
  attribute SOFT_HLUTNM of update_reused_tag2_carry_i_9 : label is "soft_lutpair49";
begin
  update_first_write_hit_reg(0) <= \^update_first_write_hit_reg\(0);
  \update_old_tag_reg[Addr][14]\ <= \^update_old_tag_reg[addr][14]\;
\The_Bit[0].Using_FPGA.Using_Reset.FDS_Inst\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => ACLK,
      CE => E(0),
      D => D13_out(0),
      Q => \^update_first_write_hit_reg\(0),
      R => \The_Bit[0].Using_FPGA.Using_Reset.FDS_Inst_2\
    );
\The_Bit[0].Using_FPGA.Using_Reset.FDS_Inst_i_1__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"02A2"
    )
        port map (
      I0 => DATA_OUTA(0),
      I1 => \lu_mem_info_reg[Force_Hit]\,
      I2 => lu_mem_protect_conflict_reg,
      I3 => \lu_check_info_reg[KillHit]\,
      O => D13_out(0)
    );
\The_Bit[0].Using_FPGA.Using_Reset.FDS_Inst_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFBFBFBFFFBF"
    )
        port map (
      I0 => \lu_check_info_reg[KillHit]_0\,
      I1 => \lu_check_info_reg[Wr]\,
      I2 => \The_Bit[0].Using_FPGA.Using_Reset.FDS_Inst_1\,
      I3 => \^update_first_write_hit_reg\(0),
      I4 => \lu_check_tag_hit_reg[1]_0\(0),
      I5 => lu_check_dirty_bits(1),
      O => \The_Bit[0].Using_FPGA.Using_Reset.FDS_Inst_0\
    );
\The_Bit[1].Using_FPGA.Using_Reset.FDS_Inst\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => ACLK,
      CE => E(0),
      D => D13_out(1),
      Q => lu_check_dirty_bits(1),
      R => \The_Bit[0].Using_FPGA.Using_Reset.FDS_Inst_2\
    );
\The_Bit[1].Using_FPGA.Using_Reset.FDS_Inst_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"02A2"
    )
        port map (
      I0 => DATA_OUTA(1),
      I1 => \lu_mem_info_reg[Force_Hit]\,
      I2 => lu_mem_protect_conflict_reg,
      I3 => \lu_check_info_reg[KillHit]\,
      O => D13_out(1)
    );
\Using_FPGA.MUXCY_I_i_1__96\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => lu_check_dirty_bits(1),
      I1 => lru_check_next_way,
      O => S_0
    );
\Using_FPGA.MUXCY_I_i_1__97\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0777"
    )
        port map (
      I0 => \lu_check_tag_hit_copy_md_reg[1]\(0),
      I1 => \^update_first_write_hit_reg\(0),
      I2 => lu_check_dirty_bits(1),
      I3 => \lu_check_tag_hit_copy_md_reg[1]\(1),
      O => S_1
    );
update_first_write_hit_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000047000000"
    )
        port map (
      I0 => lu_check_dirty_bits(1),
      I1 => \lu_check_tag_hit_reg[1]_0\(0),
      I2 => \^update_first_write_hit_reg\(0),
      I3 => \The_Bit[0].Using_FPGA.Using_Reset.FDS_Inst_1\,
      I4 => \lu_check_info_reg[Wr]\,
      I5 => \lu_check_info_reg[KillHit]_0\,
      O => lookup_first_write_hit
    );
\update_old_tag[Addr][14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \lu_check_tag_reg[1][Addr][31]\(0),
      I1 => \^update_old_tag_reg[addr][14]\,
      I2 => \lu_check_tag_reg[0][Addr][31]\(0),
      O => D(0)
    );
\update_old_tag[Addr][15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \lu_check_tag_reg[0][Addr][31]\(1),
      I1 => \^update_old_tag_reg[addr][14]\,
      I2 => \lu_check_tag_reg[1][Addr][31]\(1),
      O => D(1)
    );
\update_old_tag[Addr][16]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \lu_check_tag_reg[1][Addr][31]\(2),
      I1 => \^update_old_tag_reg[addr][14]\,
      I2 => \lu_check_tag_reg[0][Addr][31]\(2),
      O => D(2)
    );
\update_old_tag[Addr][17]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \lu_check_tag_reg[1][Addr][31]\(3),
      I1 => \^update_old_tag_reg[addr][14]\,
      I2 => \lu_check_tag_reg[0][Addr][31]\(3),
      O => D(3)
    );
\update_old_tag[Addr][18]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \lu_check_tag_reg[0][Addr][31]\(4),
      I1 => \^update_old_tag_reg[addr][14]\,
      I2 => \lu_check_tag_reg[1][Addr][31]\(4),
      O => D(4)
    );
\update_old_tag[Addr][19]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \lu_check_tag_reg[1][Addr][31]\(5),
      I1 => \^update_old_tag_reg[addr][14]\,
      I2 => \lu_check_tag_reg[0][Addr][31]\(5),
      O => D(5)
    );
\update_old_tag[Addr][20]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \lu_check_tag_reg[1][Addr][31]\(6),
      I1 => \^update_old_tag_reg[addr][14]\,
      I2 => \lu_check_tag_reg[0][Addr][31]\(6),
      O => D(6)
    );
\update_old_tag[Addr][21]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \lu_check_tag_reg[0][Addr][31]\(7),
      I1 => \^update_old_tag_reg[addr][14]\,
      I2 => \lu_check_tag_reg[1][Addr][31]\(7),
      O => D(7)
    );
\update_old_tag[Addr][22]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \lu_check_tag_reg[1][Addr][31]\(8),
      I1 => \^update_old_tag_reg[addr][14]\,
      I2 => \lu_check_tag_reg[0][Addr][31]\(8),
      O => D(8)
    );
\update_old_tag[Addr][23]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \lu_check_tag_reg[1][Addr][31]\(9),
      I1 => \^update_old_tag_reg[addr][14]\,
      I2 => \lu_check_tag_reg[0][Addr][31]\(9),
      O => D(9)
    );
\update_old_tag[Addr][24]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \lu_check_tag_reg[0][Addr][31]\(10),
      I1 => \^update_old_tag_reg[addr][14]\,
      I2 => \lu_check_tag_reg[1][Addr][31]\(10),
      O => D(10)
    );
\update_old_tag[Addr][25]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \lu_check_tag_reg[1][Addr][31]\(11),
      I1 => \^update_old_tag_reg[addr][14]\,
      I2 => \lu_check_tag_reg[0][Addr][31]\(11),
      O => D(11)
    );
\update_old_tag[Addr][26]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \lu_check_tag_reg[1][Addr][31]\(12),
      I1 => \^update_old_tag_reg[addr][14]\,
      I2 => \lu_check_tag_reg[0][Addr][31]\(12),
      O => D(12)
    );
\update_old_tag[Addr][27]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \lu_check_tag_reg[0][Addr][31]\(13),
      I1 => \^update_old_tag_reg[addr][14]\,
      I2 => \lu_check_tag_reg[1][Addr][31]\(13),
      O => D(13)
    );
\update_old_tag[Addr][28]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \lu_check_tag_reg[1][Addr][31]\(14),
      I1 => \^update_old_tag_reg[addr][14]\,
      I2 => \lu_check_tag_reg[0][Addr][31]\(14),
      O => D(14)
    );
\update_old_tag[Addr][29]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \lu_check_tag_reg[1][Addr][31]\(15),
      I1 => \^update_old_tag_reg[addr][14]\,
      I2 => \lu_check_tag_reg[0][Addr][31]\(15),
      O => D(15)
    );
\update_old_tag[Addr][30]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \lu_check_tag_reg[0][Addr][31]\(16),
      I1 => \^update_old_tag_reg[addr][14]\,
      I2 => \lu_check_tag_reg[1][Addr][31]\(16),
      O => D(16)
    );
\update_old_tag[Addr][31]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \lu_check_tag_reg[1][Addr][31]\(17),
      I1 => \^update_old_tag_reg[addr][14]\,
      I2 => \lu_check_tag_reg[0][Addr][31]\(17),
      O => D(17)
    );
\update_old_tag[Addr][31]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55574457"
    )
        port map (
      I0 => lru_check_next_way,
      I1 => \lu_check_tag_hit_reg[1]\,
      I2 => \^update_first_write_hit_reg\(0),
      I3 => \lu_check_tag_hit_reg[1]_0\(0),
      I4 => lu_check_dirty_bits(1),
      O => \^update_old_tag_reg[addr][14]\
    );
\update_reused_tag2_carry__0_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A80802A2"
    )
        port map (
      I0 => \update_reused_tag2_carry__0_i_3_n_0\,
      I1 => \lu_check_tag_reg[1][Addr][31]\(16),
      I2 => \^update_old_tag_reg[addr][14]\,
      I3 => \lu_check_tag_reg[0][Addr][31]\(16),
      I4 => \lu_check_info_reg[Addr][31]\(16),
      O => update_reused_tag_reg_0(1)
    );
\update_reused_tag2_carry__0_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A80802A2"
    )
        port map (
      I0 => \update_reused_tag2_carry__0_i_4_n_0\,
      I1 => \lu_check_tag_reg[1][Addr][31]\(13),
      I2 => \^update_old_tag_reg[addr][14]\,
      I3 => \lu_check_tag_reg[0][Addr][31]\(13),
      I4 => \lu_check_info_reg[Addr][31]\(13),
      O => update_reused_tag_reg_0(0)
    );
\update_reused_tag2_carry__0_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000A959A9590000"
    )
        port map (
      I0 => \lu_check_info_reg[Addr][31]\(15),
      I1 => \lu_check_tag_reg[1][Addr][31]\(15),
      I2 => \^update_old_tag_reg[addr][14]\,
      I3 => \lu_check_tag_reg[0][Addr][31]\(15),
      I4 => \lu_check_info_reg[Addr][31]\(17),
      I5 => \update_reused_tag2_carry__0_i_5_n_0\,
      O => \update_reused_tag2_carry__0_i_3_n_0\
    );
\update_reused_tag2_carry__0_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000A959A9590000"
    )
        port map (
      I0 => \lu_check_info_reg[Addr][31]\(12),
      I1 => \lu_check_tag_reg[1][Addr][31]\(12),
      I2 => \^update_old_tag_reg[addr][14]\,
      I3 => \lu_check_tag_reg[0][Addr][31]\(12),
      I4 => \lu_check_info_reg[Addr][31]\(14),
      I5 => \update_reused_tag2_carry__0_i_6_n_0\,
      O => \update_reused_tag2_carry__0_i_4_n_0\
    );
\update_reused_tag2_carry__0_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"47"
    )
        port map (
      I0 => \lu_check_tag_reg[0][Addr][31]\(17),
      I1 => \^update_old_tag_reg[addr][14]\,
      I2 => \lu_check_tag_reg[1][Addr][31]\(17),
      O => \update_reused_tag2_carry__0_i_5_n_0\
    );
\update_reused_tag2_carry__0_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"47"
    )
        port map (
      I0 => \lu_check_tag_reg[0][Addr][31]\(14),
      I1 => \^update_old_tag_reg[addr][14]\,
      I2 => \lu_check_tag_reg[1][Addr][31]\(14),
      O => \update_reused_tag2_carry__0_i_6_n_0\
    );
update_reused_tag2_carry_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A80802A2"
    )
        port map (
      I0 => update_reused_tag2_carry_i_5_n_0,
      I1 => \lu_check_tag_reg[1][Addr][31]\(10),
      I2 => \^update_old_tag_reg[addr][14]\,
      I3 => \lu_check_tag_reg[0][Addr][31]\(10),
      I4 => \lu_check_info_reg[Addr][31]\(10),
      O => S(3)
    );
update_reused_tag2_carry_i_10: unisim.vcomponents.LUT3
    generic map(
      INIT => X"47"
    )
        port map (
      I0 => \lu_check_tag_reg[0][Addr][31]\(8),
      I1 => \^update_old_tag_reg[addr][14]\,
      I2 => \lu_check_tag_reg[1][Addr][31]\(8),
      O => update_reused_tag2_carry_i_10_n_0
    );
update_reused_tag2_carry_i_11: unisim.vcomponents.LUT3
    generic map(
      INIT => X"47"
    )
        port map (
      I0 => \lu_check_tag_reg[0][Addr][31]\(5),
      I1 => \^update_old_tag_reg[addr][14]\,
      I2 => \lu_check_tag_reg[1][Addr][31]\(5),
      O => update_reused_tag2_carry_i_11_n_0
    );
update_reused_tag2_carry_i_12: unisim.vcomponents.LUT3
    generic map(
      INIT => X"47"
    )
        port map (
      I0 => \lu_check_tag_reg[0][Addr][31]\(2),
      I1 => \^update_old_tag_reg[addr][14]\,
      I2 => \lu_check_tag_reg[1][Addr][31]\(2),
      O => update_reused_tag2_carry_i_12_n_0
    );
update_reused_tag2_carry_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A80802A2"
    )
        port map (
      I0 => update_reused_tag2_carry_i_6_n_0,
      I1 => \lu_check_tag_reg[1][Addr][31]\(7),
      I2 => \^update_old_tag_reg[addr][14]\,
      I3 => \lu_check_tag_reg[0][Addr][31]\(7),
      I4 => \lu_check_info_reg[Addr][31]\(7),
      O => S(2)
    );
update_reused_tag2_carry_i_3: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A80802A2"
    )
        port map (
      I0 => update_reused_tag2_carry_i_7_n_0,
      I1 => \lu_check_tag_reg[1][Addr][31]\(4),
      I2 => \^update_old_tag_reg[addr][14]\,
      I3 => \lu_check_tag_reg[0][Addr][31]\(4),
      I4 => \lu_check_info_reg[Addr][31]\(4),
      O => S(1)
    );
update_reused_tag2_carry_i_4: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A80802A2"
    )
        port map (
      I0 => update_reused_tag2_carry_i_8_n_0,
      I1 => \lu_check_tag_reg[1][Addr][31]\(1),
      I2 => \^update_old_tag_reg[addr][14]\,
      I3 => \lu_check_tag_reg[0][Addr][31]\(1),
      I4 => \lu_check_info_reg[Addr][31]\(1),
      O => S(0)
    );
update_reused_tag2_carry_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000A959A9590000"
    )
        port map (
      I0 => \lu_check_info_reg[Addr][31]\(9),
      I1 => \lu_check_tag_reg[1][Addr][31]\(9),
      I2 => \^update_old_tag_reg[addr][14]\,
      I3 => \lu_check_tag_reg[0][Addr][31]\(9),
      I4 => \lu_check_info_reg[Addr][31]\(11),
      I5 => update_reused_tag2_carry_i_9_n_0,
      O => update_reused_tag2_carry_i_5_n_0
    );
update_reused_tag2_carry_i_6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000A959A9590000"
    )
        port map (
      I0 => \lu_check_info_reg[Addr][31]\(6),
      I1 => \lu_check_tag_reg[1][Addr][31]\(6),
      I2 => \^update_old_tag_reg[addr][14]\,
      I3 => \lu_check_tag_reg[0][Addr][31]\(6),
      I4 => \lu_check_info_reg[Addr][31]\(8),
      I5 => update_reused_tag2_carry_i_10_n_0,
      O => update_reused_tag2_carry_i_6_n_0
    );
update_reused_tag2_carry_i_7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000A959A9590000"
    )
        port map (
      I0 => \lu_check_info_reg[Addr][31]\(3),
      I1 => \lu_check_tag_reg[1][Addr][31]\(3),
      I2 => \^update_old_tag_reg[addr][14]\,
      I3 => \lu_check_tag_reg[0][Addr][31]\(3),
      I4 => \lu_check_info_reg[Addr][31]\(5),
      I5 => update_reused_tag2_carry_i_11_n_0,
      O => update_reused_tag2_carry_i_7_n_0
    );
update_reused_tag2_carry_i_8: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000A959A9590000"
    )
        port map (
      I0 => \lu_check_info_reg[Addr][31]\(0),
      I1 => \lu_check_tag_reg[1][Addr][31]\(0),
      I2 => \^update_old_tag_reg[addr][14]\,
      I3 => \lu_check_tag_reg[0][Addr][31]\(0),
      I4 => \lu_check_info_reg[Addr][31]\(2),
      I5 => update_reused_tag2_carry_i_12_n_0,
      O => update_reused_tag2_carry_i_8_n_0
    );
update_reused_tag2_carry_i_9: unisim.vcomponents.LUT3
    generic map(
      INIT => X"47"
    )
        port map (
      I0 => \lu_check_tag_reg[0][Addr][31]\(11),
      I1 => \^update_old_tag_reg[addr][14]\,
      I2 => \lu_check_tag_reg[1][Addr][31]\(11),
      O => update_reused_tag2_carry_i_9_n_0
    );
update_reused_tag_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"15FF15FF15FFFFFF"
    )
        port map (
      I0 => \^update_old_tag_reg[addr][14]\,
      I1 => Q(0),
      I2 => \lu_check_valid_bits_reg[1]\(0),
      I3 => CO(0),
      I4 => lookup_read_miss,
      I5 => lookup_write_miss,
      O => update_reused_tag_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_system_cache_0_0_reg_ce__parameterized3_209\ is
  port (
    Q : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \The_Bit[0].Using_FPGA.Using_Reset.FDS_Inst_0\ : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Not_Using_XPM.Using_BRAM.Native.Using_B36_Sx.The_BRAMs[1].RAMB36_I1\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ACLK : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_system_cache_0_0_reg_ce__parameterized3_209\ : entity is "reg_ce";
end \design_1_system_cache_0_0_reg_ce__parameterized3_209\;

architecture STRUCTURE of \design_1_system_cache_0_0_reg_ce__parameterized3_209\ is
  attribute box_type : string;
  attribute box_type of \The_Bit[0].Using_FPGA.Using_Reset.FDS_Inst\ : label is "PRIMITIVE";
  attribute box_type of \The_Bit[1].Using_FPGA.Using_Reset.FDS_Inst\ : label is "PRIMITIVE";
begin
\The_Bit[0].Using_FPGA.Using_Reset.FDS_Inst\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => ACLK,
      CE => E(0),
      D => \Not_Using_XPM.Using_BRAM.Native.Using_B36_Sx.The_BRAMs[1].RAMB36_I1\(0),
      Q => Q(0),
      R => \The_Bit[0].Using_FPGA.Using_Reset.FDS_Inst_0\
    );
\The_Bit[1].Using_FPGA.Using_Reset.FDS_Inst\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => ACLK,
      CE => E(0),
      D => \Not_Using_XPM.Using_BRAM.Native.Using_B36_Sx.The_BRAMs[1].RAMB36_I1\(1),
      Q => Q(1),
      R => \The_Bit[0].Using_FPGA.Using_Reset.FDS_Inst_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_system_cache_0_0_reg_ce__parameterized3_210\ is
  port (
    \update_info_reg[Allocate]\ : out STD_LOGIC;
    \update_info_reg[Allocate]_0\ : out STD_LOGIC;
    lookup_read_miss : in STD_LOGIC;
    \lru_check_next_way_i_reg[0]\ : in STD_LOGIC;
    \lu_check_info_reg[Allocate]\ : in STD_LOGIC;
    \lu_check_locked_hit_reg[1]\ : in STD_LOGIC;
    Q : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Not_Using_XPM.Using_BRAM.Native.Using_B36_Sx.The_BRAMs[1].RAMB36_I1\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ACLK : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_system_cache_0_0_reg_ce__parameterized3_210\ : entity is "reg_ce";
end \design_1_system_cache_0_0_reg_ce__parameterized3_210\;

architecture STRUCTURE of \design_1_system_cache_0_0_reg_ce__parameterized3_210\ is
  signal lu_check_reused_bits : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \^update_info_reg[allocate]_0\ : STD_LOGIC;
  attribute box_type : string;
  attribute box_type of \The_Bit[0].Using_FPGA.Using_Reset.FDS_Inst\ : label is "PRIMITIVE";
  attribute box_type of \The_Bit[1].Using_FPGA.Using_Reset.FDS_Inst\ : label is "PRIMITIVE";
begin
  \update_info_reg[Allocate]_0\ <= \^update_info_reg[allocate]_0\;
\The_Bit[0].Using_FPGA.Using_Reset.FDS_Inst\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => ACLK,
      CE => E(0),
      D => \Not_Using_XPM.Using_BRAM.Native.Using_B36_Sx.The_BRAMs[1].RAMB36_I1\(0),
      Q => lu_check_reused_bits(0),
      R => Q
    );
\The_Bit[0].Using_FPGA.Using_Reset.FDS_Inst_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFC808FFFF"
    )
        port map (
      I0 => lu_check_reused_bits(1),
      I1 => lookup_read_miss,
      I2 => \lru_check_next_way_i_reg[0]\,
      I3 => lu_check_reused_bits(0),
      I4 => \lu_check_info_reg[Allocate]\,
      I5 => \lu_check_locked_hit_reg[1]\,
      O => \^update_info_reg[allocate]_0\
    );
\The_Bit[1].Using_FPGA.Using_Reset.FDS_Inst\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => ACLK,
      CE => E(0),
      D => \Not_Using_XPM.Using_BRAM.Native.Using_B36_Sx.The_BRAMs[1].RAMB36_I1\(1),
      Q => lu_check_reused_bits(1),
      R => Q
    );
\update_info[Allocate]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^update_info_reg[allocate]_0\,
      O => \update_info_reg[Allocate]\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_system_cache_0_0_sc_ram_module is
  port (
    DOADO : out STD_LOGIC_VECTOR ( 0 to 0 );
    ACLK : in STD_LOGIC;
    lookup_fetch_piperun : in STD_LOGIC;
    WEBWE : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    D : in STD_LOGIC_VECTOR ( 7 downto 0 );
    DIBDI : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_system_cache_0_0_sc_ram_module : entity is "sc_ram_module";
end design_1_system_cache_0_0_sc_ram_module;

architecture STRUCTURE of design_1_system_cache_0_0_sc_ram_module is
  signal \Not_Using_XPM.Using_BRAM.Native.Using_B36_Sx.The_BRAMs[0].RAMB36_I1_n_84\ : STD_LOGIC;
  signal \NLW_Not_Using_XPM.Using_BRAM.Native.Using_B36_Sx.The_BRAMs[0].RAMB36_I1_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Not_Using_XPM.Using_BRAM.Native.Using_B36_Sx.The_BRAMs[0].RAMB36_I1_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Not_Using_XPM.Using_BRAM.Native.Using_B36_Sx.The_BRAMs[0].RAMB36_I1_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Not_Using_XPM.Using_BRAM.Native.Using_B36_Sx.The_BRAMs[0].RAMB36_I1_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Not_Using_XPM.Using_BRAM.Native.Using_B36_Sx.The_BRAMs[0].RAMB36_I1_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal \NLW_Not_Using_XPM.Using_BRAM.Native.Using_B36_Sx.The_BRAMs[0].RAMB36_I1_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal \NLW_Not_Using_XPM.Using_BRAM.Native.Using_B36_Sx.The_BRAMs[0].RAMB36_I1_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_Not_Using_XPM.Using_BRAM.Native.Using_B36_Sx.The_BRAMs[0].RAMB36_I1_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_Not_Using_XPM.Using_BRAM.Native.Using_B36_Sx.The_BRAMs[0].RAMB36_I1_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_Not_Using_XPM.Using_BRAM.Native.Using_B36_Sx.The_BRAMs[0].RAMB36_I1_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \Not_Using_XPM.Using_BRAM.Native.Using_B36_Sx.The_BRAMs[0].RAMB36_I1\ : label is "PRIMITIVE";
begin
\Not_Using_XPM.Using_BRAM.Native.Using_B36_Sx.The_BRAMs[0].RAMB36_I1\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 36,
      READ_WIDTH_B => 36,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "NONE",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "READ_FIRST",
      WRITE_WIDTH_A => 36,
      WRITE_WIDTH_B => 36
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 7) => Q(7 downto 0),
      ADDRARDADDR(6 downto 0) => B"1111111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 7) => D(7 downto 0),
      ADDRBWRADDR(6 downto 0) => B"1111111",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_Not_Using_XPM.Using_BRAM.Native.Using_B36_Sx.The_BRAMs[0].RAMB36_I1_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_Not_Using_XPM.Using_BRAM.Native.Using_B36_Sx.The_BRAMs[0].RAMB36_I1_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => ACLK,
      CLKBWRCLK => ACLK,
      DBITERR => \NLW_Not_Using_XPM.Using_BRAM.Native.Using_B36_Sx.The_BRAMs[0].RAMB36_I1_DBITERR_UNCONNECTED\,
      DIADI(31 downto 0) => B"00000000000000000000000000000000",
      DIBDI(31 downto 1) => B"0000000000000000000000000000000",
      DIBDI(0) => DIBDI(0),
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 1) => \NLW_Not_Using_XPM.Using_BRAM.Native.Using_B36_Sx.The_BRAMs[0].RAMB36_I1_DOADO_UNCONNECTED\(31 downto 1),
      DOADO(0) => DOADO(0),
      DOBDO(31 downto 1) => \NLW_Not_Using_XPM.Using_BRAM.Native.Using_B36_Sx.The_BRAMs[0].RAMB36_I1_DOBDO_UNCONNECTED\(31 downto 1),
      DOBDO(0) => \Not_Using_XPM.Using_BRAM.Native.Using_B36_Sx.The_BRAMs[0].RAMB36_I1_n_84\,
      DOPADOP(3 downto 0) => \NLW_Not_Using_XPM.Using_BRAM.Native.Using_B36_Sx.The_BRAMs[0].RAMB36_I1_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 0) => \NLW_Not_Using_XPM.Using_BRAM.Native.Using_B36_Sx.The_BRAMs[0].RAMB36_I1_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_Not_Using_XPM.Using_BRAM.Native.Using_B36_Sx.The_BRAMs[0].RAMB36_I1_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => lookup_fetch_piperun,
      ENBWREN => WEBWE(0),
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_Not_Using_XPM.Using_BRAM.Native.Using_B36_Sx.The_BRAMs[0].RAMB36_I1_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '1',
      REGCEB => '1',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_Not_Using_XPM.Using_BRAM.Native.Using_B36_Sx.The_BRAMs[0].RAMB36_I1_SBITERR_UNCONNECTED\,
      WEA(3 downto 0) => B"0000",
      WEBWE(7 downto 1) => B"0000000",
      WEBWE(0) => WEBWE(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_system_cache_0_0_sc_ram_module__parameterized1\ is
  port (
    \The_Compare[0].sel_reg\ : out STD_LOGIC;
    DATA_OUTB : out STD_LOGIC_VECTOR ( 35 downto 0 );
    A : out STD_LOGIC;
    \The_Compare[2].sel_reg\ : out STD_LOGIC;
    \The_Compare[3].sel_reg\ : out STD_LOGIC;
    \The_Compare[4].sel_reg\ : out STD_LOGIC;
    \The_Compare[5].sel_reg\ : out STD_LOGIC;
    \The_Compare[0].sel_reg_0\ : out STD_LOGIC;
    A_1 : out STD_LOGIC;
    \The_Compare[2].sel_reg_2\ : out STD_LOGIC;
    \The_Compare[3].sel_reg_3\ : out STD_LOGIC;
    \The_Compare[4].sel_reg_4\ : out STD_LOGIC;
    \The_Compare[5].sel_reg_5\ : out STD_LOGIC;
    \The_Bit[1].Using_FPGA.Using_Reset.FDS_Inst\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    DATA_OUTA : out STD_LOGIC_VECTOR ( 43 downto 0 );
    \The_Bit[1].Using_FPGA.Using_Reset.FDS_Inst_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \lu_check_locked_hit_reg[0]\ : out STD_LOGIC;
    \lu_check_locked_hit_reg[1]\ : out STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 17 downto 0 );
    \lu_mem_release_lock_hold_reg[1]\ : in STD_LOGIC;
    \lu_mem_release_lock_hold_reg[0]\ : in STD_LOGIC;
    ACLK : in STD_LOGIC;
    ENA : in STD_LOGIC;
    ENB : in STD_LOGIC;
    ADDRA : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ADDRB : in STD_LOGIC_VECTOR ( 7 downto 0 );
    DATA_INB : in STD_LOGIC_VECTOR ( 21 downto 0 );
    WEB : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_system_cache_0_0_sc_ram_module__parameterized1\ : entity is "sc_ram_module";
end \design_1_system_cache_0_0_sc_ram_module__parameterized1\;

architecture STRUCTURE of \design_1_system_cache_0_0_sc_ram_module__parameterized1\ is
  signal \^data_outa\ : STD_LOGIC_VECTOR ( 43 downto 0 );
  signal \^data_outb\ : STD_LOGIC_VECTOR ( 35 downto 0 );
  signal p_0_out : STD_LOGIC_VECTOR ( 23 downto 22 );
  signal p_1_out : STD_LOGIC_VECTOR ( 23 downto 22 );
  signal update_tag_current_word_i : STD_LOGIC_VECTOR ( 43 downto 18 );
  signal \NLW_Not_Using_XPM.Using_BRAM.Native.Using_B36_Sx.The_BRAMs[0].RAMB36_I1_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Not_Using_XPM.Using_BRAM.Native.Using_B36_Sx.The_BRAMs[0].RAMB36_I1_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Not_Using_XPM.Using_BRAM.Native.Using_B36_Sx.The_BRAMs[0].RAMB36_I1_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Not_Using_XPM.Using_BRAM.Native.Using_B36_Sx.The_BRAMs[0].RAMB36_I1_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Not_Using_XPM.Using_BRAM.Native.Using_B36_Sx.The_BRAMs[0].RAMB36_I1_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_Not_Using_XPM.Using_BRAM.Native.Using_B36_Sx.The_BRAMs[0].RAMB36_I1_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_Not_Using_XPM.Using_BRAM.Native.Using_B36_Sx.The_BRAMs[0].RAMB36_I1_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_Not_Using_XPM.Using_BRAM.Native.Using_B36_Sx.The_BRAMs[0].RAMB36_I1_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \NLW_Not_Using_XPM.Using_BRAM.Native.Using_B36_Sx.The_BRAMs[1].RAMB36_I1_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Not_Using_XPM.Using_BRAM.Native.Using_B36_Sx.The_BRAMs[1].RAMB36_I1_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Not_Using_XPM.Using_BRAM.Native.Using_B36_Sx.The_BRAMs[1].RAMB36_I1_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Not_Using_XPM.Using_BRAM.Native.Using_B36_Sx.The_BRAMs[1].RAMB36_I1_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Not_Using_XPM.Using_BRAM.Native.Using_B36_Sx.The_BRAMs[1].RAMB36_I1_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 14 );
  signal \NLW_Not_Using_XPM.Using_BRAM.Native.Using_B36_Sx.The_BRAMs[1].RAMB36_I1_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 14 );
  signal \NLW_Not_Using_XPM.Using_BRAM.Native.Using_B36_Sx.The_BRAMs[1].RAMB36_I1_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_Not_Using_XPM.Using_BRAM.Native.Using_B36_Sx.The_BRAMs[1].RAMB36_I1_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_Not_Using_XPM.Using_BRAM.Native.Using_B36_Sx.The_BRAMs[1].RAMB36_I1_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_Not_Using_XPM.Using_BRAM.Native.Using_B36_Sx.The_BRAMs[1].RAMB36_I1_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \Not_Using_XPM.Using_BRAM.Native.Using_B36_Sx.The_BRAMs[0].RAMB36_I1\ : label is "PRIMITIVE";
  attribute box_type of \Not_Using_XPM.Using_BRAM.Native.Using_B36_Sx.The_BRAMs[1].RAMB36_I1\ : label is "PRIMITIVE";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \The_Bit[0].Using_FPGA.Using_Reset.FDS_Inst_i_1__7\ : label is "soft_lutpair70";
  attribute SOFT_HLUTNM of \The_Bit[0].Using_FPGA.Using_Reset.FDS_Inst_i_1__8\ : label is "soft_lutpair70";
  attribute SOFT_HLUTNM of \The_Bit[1].Using_FPGA.Using_Reset.FDS_Inst_i_1__0\ : label is "soft_lutpair69";
  attribute SOFT_HLUTNM of \The_Bit[1].Using_FPGA.Using_Reset.FDS_Inst_i_1__1\ : label is "soft_lutpair69";
begin
  DATA_OUTA(43 downto 0) <= \^data_outa\(43 downto 0);
  DATA_OUTB(35 downto 0) <= \^data_outb\(35 downto 0);
\Not_Using_XPM.Using_BRAM.Native.Using_B36_Sx.The_BRAMs[0].RAMB36_I1\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 36,
      READ_WIDTH_B => 36,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "NONE",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "READ_FIRST",
      WRITE_WIDTH_A => 36,
      WRITE_WIDTH_B => 36
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 7) => ADDRA(7 downto 0),
      ADDRARDADDR(6 downto 0) => B"1111111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 7) => ADDRB(7 downto 0),
      ADDRBWRADDR(6 downto 0) => B"1111111",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_Not_Using_XPM.Using_BRAM.Native.Using_B36_Sx.The_BRAMs[0].RAMB36_I1_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_Not_Using_XPM.Using_BRAM.Native.Using_B36_Sx.The_BRAMs[0].RAMB36_I1_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => ACLK,
      CLKBWRCLK => ACLK,
      DBITERR => \NLW_Not_Using_XPM.Using_BRAM.Native.Using_B36_Sx.The_BRAMs[0].RAMB36_I1_DBITERR_UNCONNECTED\,
      DIADI(31 downto 0) => B"00000000000000000000000000000000",
      DIBDI(31 downto 24) => DATA_INB(7 downto 0),
      DIBDI(23 downto 22) => B"00",
      DIBDI(21 downto 0) => DATA_INB(21 downto 0),
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 24) => \^data_outa\(29 downto 22),
      DOADO(23 downto 22) => p_0_out(23 downto 22),
      DOADO(21 downto 0) => \^data_outa\(21 downto 0),
      DOBDO(31 downto 24) => \^data_outb\(25 downto 18),
      DOBDO(23 downto 22) => p_1_out(23 downto 22),
      DOBDO(21 downto 18) => update_tag_current_word_i(21 downto 18),
      DOBDO(17 downto 0) => \^data_outb\(17 downto 0),
      DOPADOP(3 downto 0) => \NLW_Not_Using_XPM.Using_BRAM.Native.Using_B36_Sx.The_BRAMs[0].RAMB36_I1_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 0) => \NLW_Not_Using_XPM.Using_BRAM.Native.Using_B36_Sx.The_BRAMs[0].RAMB36_I1_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_Not_Using_XPM.Using_BRAM.Native.Using_B36_Sx.The_BRAMs[0].RAMB36_I1_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ENA,
      ENBWREN => ENB,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_Not_Using_XPM.Using_BRAM.Native.Using_B36_Sx.The_BRAMs[0].RAMB36_I1_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '1',
      REGCEB => '1',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_Not_Using_XPM.Using_BRAM.Native.Using_B36_Sx.The_BRAMs[0].RAMB36_I1_SBITERR_UNCONNECTED\,
      WEA(3 downto 0) => B"0000",
      WEBWE(7 downto 4) => B"0000",
      WEBWE(3 downto 2) => WEB(1 downto 0),
      WEBWE(1) => WEB(0),
      WEBWE(0) => WEB(0)
    );
\Not_Using_XPM.Using_BRAM.Native.Using_B36_Sx.The_BRAMs[1].RAMB36_I1\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 36,
      READ_WIDTH_B => 36,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "NONE",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "READ_FIRST",
      WRITE_WIDTH_A => 36,
      WRITE_WIDTH_B => 36
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 7) => ADDRA(7 downto 0),
      ADDRARDADDR(6 downto 0) => B"1111111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 7) => ADDRB(7 downto 0),
      ADDRBWRADDR(6 downto 0) => B"1111111",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_Not_Using_XPM.Using_BRAM.Native.Using_B36_Sx.The_BRAMs[1].RAMB36_I1_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_Not_Using_XPM.Using_BRAM.Native.Using_B36_Sx.The_BRAMs[1].RAMB36_I1_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => ACLK,
      CLKBWRCLK => ACLK,
      DBITERR => \NLW_Not_Using_XPM.Using_BRAM.Native.Using_B36_Sx.The_BRAMs[1].RAMB36_I1_DBITERR_UNCONNECTED\,
      DIADI(31 downto 0) => B"00000000000000000000000000000000",
      DIBDI(31 downto 14) => B"000000000000000000",
      DIBDI(13 downto 0) => DATA_INB(21 downto 8),
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 14) => \NLW_Not_Using_XPM.Using_BRAM.Native.Using_B36_Sx.The_BRAMs[1].RAMB36_I1_DOADO_UNCONNECTED\(31 downto 14),
      DOADO(13 downto 0) => \^data_outa\(43 downto 30),
      DOBDO(31 downto 14) => \NLW_Not_Using_XPM.Using_BRAM.Native.Using_B36_Sx.The_BRAMs[1].RAMB36_I1_DOBDO_UNCONNECTED\(31 downto 14),
      DOBDO(13 downto 10) => update_tag_current_word_i(43 downto 40),
      DOBDO(9 downto 0) => \^data_outb\(35 downto 26),
      DOPADOP(3 downto 0) => \NLW_Not_Using_XPM.Using_BRAM.Native.Using_B36_Sx.The_BRAMs[1].RAMB36_I1_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 0) => \NLW_Not_Using_XPM.Using_BRAM.Native.Using_B36_Sx.The_BRAMs[1].RAMB36_I1_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_Not_Using_XPM.Using_BRAM.Native.Using_B36_Sx.The_BRAMs[1].RAMB36_I1_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ENA,
      ENBWREN => ENB,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_Not_Using_XPM.Using_BRAM.Native.Using_B36_Sx.The_BRAMs[1].RAMB36_I1_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '1',
      REGCEB => '1',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_Not_Using_XPM.Using_BRAM.Native.Using_B36_Sx.The_BRAMs[1].RAMB36_I1_SBITERR_UNCONNECTED\,
      WEA(3 downto 0) => B"0000",
      WEBWE(7 downto 2) => B"000000",
      WEBWE(1) => WEB(1),
      WEBWE(0) => WEB(1)
    );
\The_Bit[0].Using_FPGA.Using_Reset.FDS_Inst_i_1__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^data_outa\(20),
      I1 => \lu_mem_release_lock_hold_reg[0]\,
      O => \The_Bit[1].Using_FPGA.Using_Reset.FDS_Inst\(0)
    );
\The_Bit[0].Using_FPGA.Using_Reset.FDS_Inst_i_1__8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^data_outa\(18),
      I1 => \lu_mem_release_lock_hold_reg[0]\,
      O => \The_Bit[1].Using_FPGA.Using_Reset.FDS_Inst_0\(0)
    );
\The_Bit[1].Using_FPGA.Using_Reset.FDS_Inst_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^data_outa\(42),
      I1 => \lu_mem_release_lock_hold_reg[1]\,
      O => \The_Bit[1].Using_FPGA.Using_Reset.FDS_Inst\(1)
    );
\The_Bit[1].Using_FPGA.Using_Reset.FDS_Inst_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^data_outa\(40),
      I1 => \lu_mem_release_lock_hold_reg[1]\,
      O => \The_Bit[1].Using_FPGA.Using_Reset.FDS_Inst_0\(1)
    );
\Using_FPGA.MUXCY_I_i_1__142\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^data_outa\(18),
      I1 => \lu_mem_release_lock_hold_reg[0]\,
      O => \lu_check_locked_hit_reg[0]\
    );
\Using_FPGA.MUXCY_I_i_1__145\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^data_outa\(40),
      I1 => \lu_mem_release_lock_hold_reg[1]\,
      O => \lu_check_locked_hit_reg[1]\
    );
\Using_FPGA.MUXCY_I_i_1__35\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^data_outb\(2),
      I1 => Q(2),
      I2 => Q(0),
      I3 => \^data_outb\(0),
      I4 => Q(1),
      I5 => \^data_outb\(1),
      O => \The_Compare[0].sel_reg\
    );
\Using_FPGA.MUXCY_I_i_1__36\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^data_outb\(5),
      I1 => Q(5),
      I2 => Q(3),
      I3 => \^data_outb\(3),
      I4 => Q(4),
      I5 => \^data_outb\(4),
      O => A
    );
\Using_FPGA.MUXCY_I_i_1__37\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^data_outb\(8),
      I1 => Q(8),
      I2 => Q(6),
      I3 => \^data_outb\(6),
      I4 => Q(7),
      I5 => \^data_outb\(7),
      O => \The_Compare[2].sel_reg\
    );
\Using_FPGA.MUXCY_I_i_1__38\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^data_outb\(11),
      I1 => Q(11),
      I2 => Q(9),
      I3 => \^data_outb\(9),
      I4 => Q(10),
      I5 => \^data_outb\(10),
      O => \The_Compare[3].sel_reg\
    );
\Using_FPGA.MUXCY_I_i_1__39\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^data_outb\(14),
      I1 => Q(14),
      I2 => Q(12),
      I3 => \^data_outb\(12),
      I4 => Q(13),
      I5 => \^data_outb\(13),
      O => \The_Compare[4].sel_reg\
    );
\Using_FPGA.MUXCY_I_i_1__40\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^data_outb\(17),
      I1 => Q(17),
      I2 => Q(15),
      I3 => \^data_outb\(15),
      I4 => Q(16),
      I5 => \^data_outb\(16),
      O => \The_Compare[5].sel_reg\
    );
\Using_FPGA.MUXCY_I_i_1__41\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^data_outb\(20),
      I1 => Q(2),
      I2 => Q(0),
      I3 => \^data_outb\(18),
      I4 => Q(1),
      I5 => \^data_outb\(19),
      O => \The_Compare[0].sel_reg_0\
    );
\Using_FPGA.MUXCY_I_i_1__42\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^data_outb\(23),
      I1 => Q(5),
      I2 => Q(3),
      I3 => \^data_outb\(21),
      I4 => Q(4),
      I5 => \^data_outb\(22),
      O => A_1
    );
\Using_FPGA.MUXCY_I_i_1__43\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^data_outb\(26),
      I1 => Q(8),
      I2 => Q(6),
      I3 => \^data_outb\(24),
      I4 => Q(7),
      I5 => \^data_outb\(25),
      O => \The_Compare[2].sel_reg_2\
    );
\Using_FPGA.MUXCY_I_i_1__44\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^data_outb\(29),
      I1 => Q(11),
      I2 => Q(9),
      I3 => \^data_outb\(27),
      I4 => Q(10),
      I5 => \^data_outb\(28),
      O => \The_Compare[3].sel_reg_3\
    );
\Using_FPGA.MUXCY_I_i_1__45\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^data_outb\(32),
      I1 => Q(14),
      I2 => Q(12),
      I3 => \^data_outb\(30),
      I4 => Q(13),
      I5 => \^data_outb\(31),
      O => \The_Compare[4].sel_reg_4\
    );
\Using_FPGA.MUXCY_I_i_1__46\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^data_outb\(35),
      I1 => Q(17),
      I2 => Q(15),
      I3 => \^data_outb\(33),
      I4 => Q(16),
      I5 => \^data_outb\(34),
      O => \The_Compare[5].sel_reg_5\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_system_cache_0_0_sc_ram_module__parameterized3\ is
  port (
    DATA_OUTA : out STD_LOGIC_VECTOR ( 31 downto 0 );
    DATA_OUTB : out STD_LOGIC_VECTOR ( 31 downto 0 );
    ACLK : in STD_LOGIC;
    lud_mem_waiting_for_pipe_reg : in STD_LOGIC;
    O : in STD_LOGIC;
    ADDRARDADDR : in STD_LOGIC_VECTOR ( 11 downto 0 );
    ADDRBWRADDR : in STD_LOGIC_VECTOR ( 11 downto 0 );
    DATA_INA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    DATA_INB : in STD_LOGIC_VECTOR ( 31 downto 0 );
    WEA : in STD_LOGIC_VECTOR ( 3 downto 0 );
    update_data_we : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_system_cache_0_0_sc_ram_module__parameterized3\ : entity is "sc_ram_module";
end \design_1_system_cache_0_0_sc_ram_module__parameterized3\;

architecture STRUCTURE of \design_1_system_cache_0_0_sc_ram_module__parameterized3\ is
  signal \NLW_Not_Using_XPM.Using_BRAM.Native.Using_B36_Sx.The_BRAMs[0].RAMB36_I1_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Not_Using_XPM.Using_BRAM.Native.Using_B36_Sx.The_BRAMs[0].RAMB36_I1_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Not_Using_XPM.Using_BRAM.Native.Using_B36_Sx.The_BRAMs[0].RAMB36_I1_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Not_Using_XPM.Using_BRAM.Native.Using_B36_Sx.The_BRAMs[0].RAMB36_I1_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Not_Using_XPM.Using_BRAM.Native.Using_B36_Sx.The_BRAMs[0].RAMB36_I1_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_Not_Using_XPM.Using_BRAM.Native.Using_B36_Sx.The_BRAMs[0].RAMB36_I1_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_Not_Using_XPM.Using_BRAM.Native.Using_B36_Sx.The_BRAMs[0].RAMB36_I1_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_Not_Using_XPM.Using_BRAM.Native.Using_B36_Sx.The_BRAMs[0].RAMB36_I1_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_Not_Using_XPM.Using_BRAM.Native.Using_B36_Sx.The_BRAMs[0].RAMB36_I1_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_Not_Using_XPM.Using_BRAM.Native.Using_B36_Sx.The_BRAMs[0].RAMB36_I1_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \NLW_Not_Using_XPM.Using_BRAM.Native.Using_B36_Sx.The_BRAMs[1].RAMB36_I1_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Not_Using_XPM.Using_BRAM.Native.Using_B36_Sx.The_BRAMs[1].RAMB36_I1_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Not_Using_XPM.Using_BRAM.Native.Using_B36_Sx.The_BRAMs[1].RAMB36_I1_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Not_Using_XPM.Using_BRAM.Native.Using_B36_Sx.The_BRAMs[1].RAMB36_I1_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Not_Using_XPM.Using_BRAM.Native.Using_B36_Sx.The_BRAMs[1].RAMB36_I1_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_Not_Using_XPM.Using_BRAM.Native.Using_B36_Sx.The_BRAMs[1].RAMB36_I1_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_Not_Using_XPM.Using_BRAM.Native.Using_B36_Sx.The_BRAMs[1].RAMB36_I1_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_Not_Using_XPM.Using_BRAM.Native.Using_B36_Sx.The_BRAMs[1].RAMB36_I1_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_Not_Using_XPM.Using_BRAM.Native.Using_B36_Sx.The_BRAMs[1].RAMB36_I1_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_Not_Using_XPM.Using_BRAM.Native.Using_B36_Sx.The_BRAMs[1].RAMB36_I1_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \NLW_Not_Using_XPM.Using_BRAM.Native.Using_B36_Sx.The_BRAMs[2].RAMB36_I1_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Not_Using_XPM.Using_BRAM.Native.Using_B36_Sx.The_BRAMs[2].RAMB36_I1_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Not_Using_XPM.Using_BRAM.Native.Using_B36_Sx.The_BRAMs[2].RAMB36_I1_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Not_Using_XPM.Using_BRAM.Native.Using_B36_Sx.The_BRAMs[2].RAMB36_I1_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Not_Using_XPM.Using_BRAM.Native.Using_B36_Sx.The_BRAMs[2].RAMB36_I1_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_Not_Using_XPM.Using_BRAM.Native.Using_B36_Sx.The_BRAMs[2].RAMB36_I1_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_Not_Using_XPM.Using_BRAM.Native.Using_B36_Sx.The_BRAMs[2].RAMB36_I1_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_Not_Using_XPM.Using_BRAM.Native.Using_B36_Sx.The_BRAMs[2].RAMB36_I1_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_Not_Using_XPM.Using_BRAM.Native.Using_B36_Sx.The_BRAMs[2].RAMB36_I1_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_Not_Using_XPM.Using_BRAM.Native.Using_B36_Sx.The_BRAMs[2].RAMB36_I1_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \NLW_Not_Using_XPM.Using_BRAM.Native.Using_B36_Sx.The_BRAMs[3].RAMB36_I1_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Not_Using_XPM.Using_BRAM.Native.Using_B36_Sx.The_BRAMs[3].RAMB36_I1_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Not_Using_XPM.Using_BRAM.Native.Using_B36_Sx.The_BRAMs[3].RAMB36_I1_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Not_Using_XPM.Using_BRAM.Native.Using_B36_Sx.The_BRAMs[3].RAMB36_I1_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Not_Using_XPM.Using_BRAM.Native.Using_B36_Sx.The_BRAMs[3].RAMB36_I1_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_Not_Using_XPM.Using_BRAM.Native.Using_B36_Sx.The_BRAMs[3].RAMB36_I1_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_Not_Using_XPM.Using_BRAM.Native.Using_B36_Sx.The_BRAMs[3].RAMB36_I1_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_Not_Using_XPM.Using_BRAM.Native.Using_B36_Sx.The_BRAMs[3].RAMB36_I1_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_Not_Using_XPM.Using_BRAM.Native.Using_B36_Sx.The_BRAMs[3].RAMB36_I1_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_Not_Using_XPM.Using_BRAM.Native.Using_B36_Sx.The_BRAMs[3].RAMB36_I1_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \Not_Using_XPM.Using_BRAM.Native.Using_B36_Sx.The_BRAMs[0].RAMB36_I1\ : label is "PRIMITIVE";
  attribute box_type of \Not_Using_XPM.Using_BRAM.Native.Using_B36_Sx.The_BRAMs[1].RAMB36_I1\ : label is "PRIMITIVE";
  attribute box_type of \Not_Using_XPM.Using_BRAM.Native.Using_B36_Sx.The_BRAMs[2].RAMB36_I1\ : label is "PRIMITIVE";
  attribute box_type of \Not_Using_XPM.Using_BRAM.Native.Using_B36_Sx.The_BRAMs[3].RAMB36_I1\ : label is "PRIMITIVE";
begin
\Not_Using_XPM.Using_BRAM.Native.Using_B36_Sx.The_BRAMs[0].RAMB36_I1\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "NONE",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "READ_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => ADDRARDADDR(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 3) => ADDRBWRADDR(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_Not_Using_XPM.Using_BRAM.Native.Using_B36_Sx.The_BRAMs[0].RAMB36_I1_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_Not_Using_XPM.Using_BRAM.Native.Using_B36_Sx.The_BRAMs[0].RAMB36_I1_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => ACLK,
      CLKBWRCLK => ACLK,
      DBITERR => \NLW_Not_Using_XPM.Using_BRAM.Native.Using_B36_Sx.The_BRAMs[0].RAMB36_I1_DBITERR_UNCONNECTED\,
      DIADI(31 downto 8) => B"000000000000000000000000",
      DIADI(7 downto 0) => DATA_INA(7 downto 0),
      DIBDI(31 downto 8) => B"000000000000000000000000",
      DIBDI(7 downto 0) => DATA_INB(7 downto 0),
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 8) => \NLW_Not_Using_XPM.Using_BRAM.Native.Using_B36_Sx.The_BRAMs[0].RAMB36_I1_DOADO_UNCONNECTED\(31 downto 8),
      DOADO(7 downto 0) => DATA_OUTA(7 downto 0),
      DOBDO(31 downto 8) => \NLW_Not_Using_XPM.Using_BRAM.Native.Using_B36_Sx.The_BRAMs[0].RAMB36_I1_DOBDO_UNCONNECTED\(31 downto 8),
      DOBDO(7 downto 0) => DATA_OUTB(7 downto 0),
      DOPADOP(3 downto 0) => \NLW_Not_Using_XPM.Using_BRAM.Native.Using_B36_Sx.The_BRAMs[0].RAMB36_I1_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 0) => \NLW_Not_Using_XPM.Using_BRAM.Native.Using_B36_Sx.The_BRAMs[0].RAMB36_I1_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_Not_Using_XPM.Using_BRAM.Native.Using_B36_Sx.The_BRAMs[0].RAMB36_I1_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => lud_mem_waiting_for_pipe_reg,
      ENBWREN => O,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_Not_Using_XPM.Using_BRAM.Native.Using_B36_Sx.The_BRAMs[0].RAMB36_I1_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '1',
      REGCEB => '1',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_Not_Using_XPM.Using_BRAM.Native.Using_B36_Sx.The_BRAMs[0].RAMB36_I1_SBITERR_UNCONNECTED\,
      WEA(3 downto 1) => B"000",
      WEA(0) => WEA(0),
      WEBWE(7 downto 1) => B"0000000",
      WEBWE(0) => update_data_we
    );
\Not_Using_XPM.Using_BRAM.Native.Using_B36_Sx.The_BRAMs[1].RAMB36_I1\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "NONE",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "READ_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => ADDRARDADDR(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 3) => ADDRBWRADDR(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_Not_Using_XPM.Using_BRAM.Native.Using_B36_Sx.The_BRAMs[1].RAMB36_I1_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_Not_Using_XPM.Using_BRAM.Native.Using_B36_Sx.The_BRAMs[1].RAMB36_I1_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => ACLK,
      CLKBWRCLK => ACLK,
      DBITERR => \NLW_Not_Using_XPM.Using_BRAM.Native.Using_B36_Sx.The_BRAMs[1].RAMB36_I1_DBITERR_UNCONNECTED\,
      DIADI(31 downto 8) => B"000000000000000000000000",
      DIADI(7 downto 0) => DATA_INA(15 downto 8),
      DIBDI(31 downto 8) => B"000000000000000000000000",
      DIBDI(7 downto 0) => DATA_INB(15 downto 8),
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 8) => \NLW_Not_Using_XPM.Using_BRAM.Native.Using_B36_Sx.The_BRAMs[1].RAMB36_I1_DOADO_UNCONNECTED\(31 downto 8),
      DOADO(7 downto 0) => DATA_OUTA(15 downto 8),
      DOBDO(31 downto 8) => \NLW_Not_Using_XPM.Using_BRAM.Native.Using_B36_Sx.The_BRAMs[1].RAMB36_I1_DOBDO_UNCONNECTED\(31 downto 8),
      DOBDO(7 downto 0) => DATA_OUTB(15 downto 8),
      DOPADOP(3 downto 0) => \NLW_Not_Using_XPM.Using_BRAM.Native.Using_B36_Sx.The_BRAMs[1].RAMB36_I1_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 0) => \NLW_Not_Using_XPM.Using_BRAM.Native.Using_B36_Sx.The_BRAMs[1].RAMB36_I1_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_Not_Using_XPM.Using_BRAM.Native.Using_B36_Sx.The_BRAMs[1].RAMB36_I1_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => lud_mem_waiting_for_pipe_reg,
      ENBWREN => O,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_Not_Using_XPM.Using_BRAM.Native.Using_B36_Sx.The_BRAMs[1].RAMB36_I1_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '1',
      REGCEB => '1',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_Not_Using_XPM.Using_BRAM.Native.Using_B36_Sx.The_BRAMs[1].RAMB36_I1_SBITERR_UNCONNECTED\,
      WEA(3 downto 1) => B"000",
      WEA(0) => WEA(1),
      WEBWE(7 downto 1) => B"0000000",
      WEBWE(0) => update_data_we
    );
\Not_Using_XPM.Using_BRAM.Native.Using_B36_Sx.The_BRAMs[2].RAMB36_I1\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "NONE",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "READ_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => ADDRARDADDR(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 3) => ADDRBWRADDR(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_Not_Using_XPM.Using_BRAM.Native.Using_B36_Sx.The_BRAMs[2].RAMB36_I1_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_Not_Using_XPM.Using_BRAM.Native.Using_B36_Sx.The_BRAMs[2].RAMB36_I1_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => ACLK,
      CLKBWRCLK => ACLK,
      DBITERR => \NLW_Not_Using_XPM.Using_BRAM.Native.Using_B36_Sx.The_BRAMs[2].RAMB36_I1_DBITERR_UNCONNECTED\,
      DIADI(31 downto 8) => B"000000000000000000000000",
      DIADI(7 downto 0) => DATA_INA(23 downto 16),
      DIBDI(31 downto 8) => B"000000000000000000000000",
      DIBDI(7 downto 0) => DATA_INB(23 downto 16),
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 8) => \NLW_Not_Using_XPM.Using_BRAM.Native.Using_B36_Sx.The_BRAMs[2].RAMB36_I1_DOADO_UNCONNECTED\(31 downto 8),
      DOADO(7 downto 0) => DATA_OUTA(23 downto 16),
      DOBDO(31 downto 8) => \NLW_Not_Using_XPM.Using_BRAM.Native.Using_B36_Sx.The_BRAMs[2].RAMB36_I1_DOBDO_UNCONNECTED\(31 downto 8),
      DOBDO(7 downto 0) => DATA_OUTB(23 downto 16),
      DOPADOP(3 downto 0) => \NLW_Not_Using_XPM.Using_BRAM.Native.Using_B36_Sx.The_BRAMs[2].RAMB36_I1_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 0) => \NLW_Not_Using_XPM.Using_BRAM.Native.Using_B36_Sx.The_BRAMs[2].RAMB36_I1_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_Not_Using_XPM.Using_BRAM.Native.Using_B36_Sx.The_BRAMs[2].RAMB36_I1_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => lud_mem_waiting_for_pipe_reg,
      ENBWREN => O,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_Not_Using_XPM.Using_BRAM.Native.Using_B36_Sx.The_BRAMs[2].RAMB36_I1_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '1',
      REGCEB => '1',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_Not_Using_XPM.Using_BRAM.Native.Using_B36_Sx.The_BRAMs[2].RAMB36_I1_SBITERR_UNCONNECTED\,
      WEA(3 downto 1) => B"000",
      WEA(0) => WEA(2),
      WEBWE(7 downto 1) => B"0000000",
      WEBWE(0) => update_data_we
    );
\Not_Using_XPM.Using_BRAM.Native.Using_B36_Sx.The_BRAMs[3].RAMB36_I1\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "NONE",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "READ_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => ADDRARDADDR(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 3) => ADDRBWRADDR(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_Not_Using_XPM.Using_BRAM.Native.Using_B36_Sx.The_BRAMs[3].RAMB36_I1_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_Not_Using_XPM.Using_BRAM.Native.Using_B36_Sx.The_BRAMs[3].RAMB36_I1_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => ACLK,
      CLKBWRCLK => ACLK,
      DBITERR => \NLW_Not_Using_XPM.Using_BRAM.Native.Using_B36_Sx.The_BRAMs[3].RAMB36_I1_DBITERR_UNCONNECTED\,
      DIADI(31 downto 8) => B"000000000000000000000000",
      DIADI(7 downto 0) => DATA_INA(31 downto 24),
      DIBDI(31 downto 8) => B"000000000000000000000000",
      DIBDI(7 downto 0) => DATA_INB(31 downto 24),
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 8) => \NLW_Not_Using_XPM.Using_BRAM.Native.Using_B36_Sx.The_BRAMs[3].RAMB36_I1_DOADO_UNCONNECTED\(31 downto 8),
      DOADO(7 downto 0) => DATA_OUTA(31 downto 24),
      DOBDO(31 downto 8) => \NLW_Not_Using_XPM.Using_BRAM.Native.Using_B36_Sx.The_BRAMs[3].RAMB36_I1_DOBDO_UNCONNECTED\(31 downto 8),
      DOBDO(7 downto 0) => DATA_OUTB(31 downto 24),
      DOPADOP(3 downto 0) => \NLW_Not_Using_XPM.Using_BRAM.Native.Using_B36_Sx.The_BRAMs[3].RAMB36_I1_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 0) => \NLW_Not_Using_XPM.Using_BRAM.Native.Using_B36_Sx.The_BRAMs[3].RAMB36_I1_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_Not_Using_XPM.Using_BRAM.Native.Using_B36_Sx.The_BRAMs[3].RAMB36_I1_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => lud_mem_waiting_for_pipe_reg,
      ENBWREN => O,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_Not_Using_XPM.Using_BRAM.Native.Using_B36_Sx.The_BRAMs[3].RAMB36_I1_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '1',
      REGCEB => '1',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_Not_Using_XPM.Using_BRAM.Native.Using_B36_Sx.The_BRAMs[3].RAMB36_I1_SBITERR_UNCONNECTED\,
      WEA(3 downto 1) => B"000",
      WEA(0) => WEA(3),
      WEBWE(7 downto 1) => B"0000000",
      WEBWE(0) => update_data_we
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_system_cache_0_0_sc_ram_module__parameterized3_44\ is
  port (
    DATA_OUTA : out STD_LOGIC_VECTOR ( 31 downto 0 );
    DATA_OUTB : out STD_LOGIC_VECTOR ( 31 downto 0 );
    ACLK : in STD_LOGIC;
    lud_mem_waiting_for_pipe_reg : in STD_LOGIC;
    O : in STD_LOGIC;
    ADDRARDADDR : in STD_LOGIC_VECTOR ( 11 downto 0 );
    ADDRBWRADDR : in STD_LOGIC_VECTOR ( 11 downto 0 );
    DATA_INA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    DATA_INB : in STD_LOGIC_VECTOR ( 31 downto 0 );
    WEA : in STD_LOGIC_VECTOR ( 3 downto 0 );
    update_data_we : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_system_cache_0_0_sc_ram_module__parameterized3_44\ : entity is "sc_ram_module";
end \design_1_system_cache_0_0_sc_ram_module__parameterized3_44\;

architecture STRUCTURE of \design_1_system_cache_0_0_sc_ram_module__parameterized3_44\ is
  signal \NLW_Not_Using_XPM.Using_BRAM.Native.Using_B36_Sx.The_BRAMs[0].RAMB36_I1_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Not_Using_XPM.Using_BRAM.Native.Using_B36_Sx.The_BRAMs[0].RAMB36_I1_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Not_Using_XPM.Using_BRAM.Native.Using_B36_Sx.The_BRAMs[0].RAMB36_I1_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Not_Using_XPM.Using_BRAM.Native.Using_B36_Sx.The_BRAMs[0].RAMB36_I1_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Not_Using_XPM.Using_BRAM.Native.Using_B36_Sx.The_BRAMs[0].RAMB36_I1_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_Not_Using_XPM.Using_BRAM.Native.Using_B36_Sx.The_BRAMs[0].RAMB36_I1_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_Not_Using_XPM.Using_BRAM.Native.Using_B36_Sx.The_BRAMs[0].RAMB36_I1_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_Not_Using_XPM.Using_BRAM.Native.Using_B36_Sx.The_BRAMs[0].RAMB36_I1_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_Not_Using_XPM.Using_BRAM.Native.Using_B36_Sx.The_BRAMs[0].RAMB36_I1_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_Not_Using_XPM.Using_BRAM.Native.Using_B36_Sx.The_BRAMs[0].RAMB36_I1_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \NLW_Not_Using_XPM.Using_BRAM.Native.Using_B36_Sx.The_BRAMs[1].RAMB36_I1_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Not_Using_XPM.Using_BRAM.Native.Using_B36_Sx.The_BRAMs[1].RAMB36_I1_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Not_Using_XPM.Using_BRAM.Native.Using_B36_Sx.The_BRAMs[1].RAMB36_I1_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Not_Using_XPM.Using_BRAM.Native.Using_B36_Sx.The_BRAMs[1].RAMB36_I1_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Not_Using_XPM.Using_BRAM.Native.Using_B36_Sx.The_BRAMs[1].RAMB36_I1_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_Not_Using_XPM.Using_BRAM.Native.Using_B36_Sx.The_BRAMs[1].RAMB36_I1_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_Not_Using_XPM.Using_BRAM.Native.Using_B36_Sx.The_BRAMs[1].RAMB36_I1_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_Not_Using_XPM.Using_BRAM.Native.Using_B36_Sx.The_BRAMs[1].RAMB36_I1_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_Not_Using_XPM.Using_BRAM.Native.Using_B36_Sx.The_BRAMs[1].RAMB36_I1_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_Not_Using_XPM.Using_BRAM.Native.Using_B36_Sx.The_BRAMs[1].RAMB36_I1_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \NLW_Not_Using_XPM.Using_BRAM.Native.Using_B36_Sx.The_BRAMs[2].RAMB36_I1_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Not_Using_XPM.Using_BRAM.Native.Using_B36_Sx.The_BRAMs[2].RAMB36_I1_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Not_Using_XPM.Using_BRAM.Native.Using_B36_Sx.The_BRAMs[2].RAMB36_I1_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Not_Using_XPM.Using_BRAM.Native.Using_B36_Sx.The_BRAMs[2].RAMB36_I1_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Not_Using_XPM.Using_BRAM.Native.Using_B36_Sx.The_BRAMs[2].RAMB36_I1_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_Not_Using_XPM.Using_BRAM.Native.Using_B36_Sx.The_BRAMs[2].RAMB36_I1_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_Not_Using_XPM.Using_BRAM.Native.Using_B36_Sx.The_BRAMs[2].RAMB36_I1_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_Not_Using_XPM.Using_BRAM.Native.Using_B36_Sx.The_BRAMs[2].RAMB36_I1_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_Not_Using_XPM.Using_BRAM.Native.Using_B36_Sx.The_BRAMs[2].RAMB36_I1_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_Not_Using_XPM.Using_BRAM.Native.Using_B36_Sx.The_BRAMs[2].RAMB36_I1_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \NLW_Not_Using_XPM.Using_BRAM.Native.Using_B36_Sx.The_BRAMs[3].RAMB36_I1_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Not_Using_XPM.Using_BRAM.Native.Using_B36_Sx.The_BRAMs[3].RAMB36_I1_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Not_Using_XPM.Using_BRAM.Native.Using_B36_Sx.The_BRAMs[3].RAMB36_I1_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Not_Using_XPM.Using_BRAM.Native.Using_B36_Sx.The_BRAMs[3].RAMB36_I1_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Not_Using_XPM.Using_BRAM.Native.Using_B36_Sx.The_BRAMs[3].RAMB36_I1_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_Not_Using_XPM.Using_BRAM.Native.Using_B36_Sx.The_BRAMs[3].RAMB36_I1_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_Not_Using_XPM.Using_BRAM.Native.Using_B36_Sx.The_BRAMs[3].RAMB36_I1_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_Not_Using_XPM.Using_BRAM.Native.Using_B36_Sx.The_BRAMs[3].RAMB36_I1_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_Not_Using_XPM.Using_BRAM.Native.Using_B36_Sx.The_BRAMs[3].RAMB36_I1_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_Not_Using_XPM.Using_BRAM.Native.Using_B36_Sx.The_BRAMs[3].RAMB36_I1_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \Not_Using_XPM.Using_BRAM.Native.Using_B36_Sx.The_BRAMs[0].RAMB36_I1\ : label is "PRIMITIVE";
  attribute box_type of \Not_Using_XPM.Using_BRAM.Native.Using_B36_Sx.The_BRAMs[1].RAMB36_I1\ : label is "PRIMITIVE";
  attribute box_type of \Not_Using_XPM.Using_BRAM.Native.Using_B36_Sx.The_BRAMs[2].RAMB36_I1\ : label is "PRIMITIVE";
  attribute box_type of \Not_Using_XPM.Using_BRAM.Native.Using_B36_Sx.The_BRAMs[3].RAMB36_I1\ : label is "PRIMITIVE";
begin
\Not_Using_XPM.Using_BRAM.Native.Using_B36_Sx.The_BRAMs[0].RAMB36_I1\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "NONE",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "READ_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => ADDRARDADDR(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 3) => ADDRBWRADDR(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_Not_Using_XPM.Using_BRAM.Native.Using_B36_Sx.The_BRAMs[0].RAMB36_I1_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_Not_Using_XPM.Using_BRAM.Native.Using_B36_Sx.The_BRAMs[0].RAMB36_I1_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => ACLK,
      CLKBWRCLK => ACLK,
      DBITERR => \NLW_Not_Using_XPM.Using_BRAM.Native.Using_B36_Sx.The_BRAMs[0].RAMB36_I1_DBITERR_UNCONNECTED\,
      DIADI(31 downto 8) => B"000000000000000000000000",
      DIADI(7 downto 0) => DATA_INA(7 downto 0),
      DIBDI(31 downto 8) => B"000000000000000000000000",
      DIBDI(7 downto 0) => DATA_INB(7 downto 0),
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 8) => \NLW_Not_Using_XPM.Using_BRAM.Native.Using_B36_Sx.The_BRAMs[0].RAMB36_I1_DOADO_UNCONNECTED\(31 downto 8),
      DOADO(7 downto 0) => DATA_OUTA(7 downto 0),
      DOBDO(31 downto 8) => \NLW_Not_Using_XPM.Using_BRAM.Native.Using_B36_Sx.The_BRAMs[0].RAMB36_I1_DOBDO_UNCONNECTED\(31 downto 8),
      DOBDO(7 downto 0) => DATA_OUTB(7 downto 0),
      DOPADOP(3 downto 0) => \NLW_Not_Using_XPM.Using_BRAM.Native.Using_B36_Sx.The_BRAMs[0].RAMB36_I1_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 0) => \NLW_Not_Using_XPM.Using_BRAM.Native.Using_B36_Sx.The_BRAMs[0].RAMB36_I1_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_Not_Using_XPM.Using_BRAM.Native.Using_B36_Sx.The_BRAMs[0].RAMB36_I1_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => lud_mem_waiting_for_pipe_reg,
      ENBWREN => O,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_Not_Using_XPM.Using_BRAM.Native.Using_B36_Sx.The_BRAMs[0].RAMB36_I1_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '1',
      REGCEB => '1',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_Not_Using_XPM.Using_BRAM.Native.Using_B36_Sx.The_BRAMs[0].RAMB36_I1_SBITERR_UNCONNECTED\,
      WEA(3 downto 1) => B"000",
      WEA(0) => WEA(0),
      WEBWE(7 downto 1) => B"0000000",
      WEBWE(0) => update_data_we
    );
\Not_Using_XPM.Using_BRAM.Native.Using_B36_Sx.The_BRAMs[1].RAMB36_I1\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "NONE",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "READ_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => ADDRARDADDR(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 3) => ADDRBWRADDR(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_Not_Using_XPM.Using_BRAM.Native.Using_B36_Sx.The_BRAMs[1].RAMB36_I1_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_Not_Using_XPM.Using_BRAM.Native.Using_B36_Sx.The_BRAMs[1].RAMB36_I1_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => ACLK,
      CLKBWRCLK => ACLK,
      DBITERR => \NLW_Not_Using_XPM.Using_BRAM.Native.Using_B36_Sx.The_BRAMs[1].RAMB36_I1_DBITERR_UNCONNECTED\,
      DIADI(31 downto 8) => B"000000000000000000000000",
      DIADI(7 downto 0) => DATA_INA(15 downto 8),
      DIBDI(31 downto 8) => B"000000000000000000000000",
      DIBDI(7 downto 0) => DATA_INB(15 downto 8),
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 8) => \NLW_Not_Using_XPM.Using_BRAM.Native.Using_B36_Sx.The_BRAMs[1].RAMB36_I1_DOADO_UNCONNECTED\(31 downto 8),
      DOADO(7 downto 0) => DATA_OUTA(15 downto 8),
      DOBDO(31 downto 8) => \NLW_Not_Using_XPM.Using_BRAM.Native.Using_B36_Sx.The_BRAMs[1].RAMB36_I1_DOBDO_UNCONNECTED\(31 downto 8),
      DOBDO(7 downto 0) => DATA_OUTB(15 downto 8),
      DOPADOP(3 downto 0) => \NLW_Not_Using_XPM.Using_BRAM.Native.Using_B36_Sx.The_BRAMs[1].RAMB36_I1_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 0) => \NLW_Not_Using_XPM.Using_BRAM.Native.Using_B36_Sx.The_BRAMs[1].RAMB36_I1_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_Not_Using_XPM.Using_BRAM.Native.Using_B36_Sx.The_BRAMs[1].RAMB36_I1_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => lud_mem_waiting_for_pipe_reg,
      ENBWREN => O,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_Not_Using_XPM.Using_BRAM.Native.Using_B36_Sx.The_BRAMs[1].RAMB36_I1_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '1',
      REGCEB => '1',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_Not_Using_XPM.Using_BRAM.Native.Using_B36_Sx.The_BRAMs[1].RAMB36_I1_SBITERR_UNCONNECTED\,
      WEA(3 downto 1) => B"000",
      WEA(0) => WEA(1),
      WEBWE(7 downto 1) => B"0000000",
      WEBWE(0) => update_data_we
    );
\Not_Using_XPM.Using_BRAM.Native.Using_B36_Sx.The_BRAMs[2].RAMB36_I1\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "NONE",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "READ_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => ADDRARDADDR(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 3) => ADDRBWRADDR(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_Not_Using_XPM.Using_BRAM.Native.Using_B36_Sx.The_BRAMs[2].RAMB36_I1_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_Not_Using_XPM.Using_BRAM.Native.Using_B36_Sx.The_BRAMs[2].RAMB36_I1_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => ACLK,
      CLKBWRCLK => ACLK,
      DBITERR => \NLW_Not_Using_XPM.Using_BRAM.Native.Using_B36_Sx.The_BRAMs[2].RAMB36_I1_DBITERR_UNCONNECTED\,
      DIADI(31 downto 8) => B"000000000000000000000000",
      DIADI(7 downto 0) => DATA_INA(23 downto 16),
      DIBDI(31 downto 8) => B"000000000000000000000000",
      DIBDI(7 downto 0) => DATA_INB(23 downto 16),
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 8) => \NLW_Not_Using_XPM.Using_BRAM.Native.Using_B36_Sx.The_BRAMs[2].RAMB36_I1_DOADO_UNCONNECTED\(31 downto 8),
      DOADO(7 downto 0) => DATA_OUTA(23 downto 16),
      DOBDO(31 downto 8) => \NLW_Not_Using_XPM.Using_BRAM.Native.Using_B36_Sx.The_BRAMs[2].RAMB36_I1_DOBDO_UNCONNECTED\(31 downto 8),
      DOBDO(7 downto 0) => DATA_OUTB(23 downto 16),
      DOPADOP(3 downto 0) => \NLW_Not_Using_XPM.Using_BRAM.Native.Using_B36_Sx.The_BRAMs[2].RAMB36_I1_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 0) => \NLW_Not_Using_XPM.Using_BRAM.Native.Using_B36_Sx.The_BRAMs[2].RAMB36_I1_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_Not_Using_XPM.Using_BRAM.Native.Using_B36_Sx.The_BRAMs[2].RAMB36_I1_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => lud_mem_waiting_for_pipe_reg,
      ENBWREN => O,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_Not_Using_XPM.Using_BRAM.Native.Using_B36_Sx.The_BRAMs[2].RAMB36_I1_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '1',
      REGCEB => '1',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_Not_Using_XPM.Using_BRAM.Native.Using_B36_Sx.The_BRAMs[2].RAMB36_I1_SBITERR_UNCONNECTED\,
      WEA(3 downto 1) => B"000",
      WEA(0) => WEA(2),
      WEBWE(7 downto 1) => B"0000000",
      WEBWE(0) => update_data_we
    );
\Not_Using_XPM.Using_BRAM.Native.Using_B36_Sx.The_BRAMs[3].RAMB36_I1\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "NONE",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "READ_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => ADDRARDADDR(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 3) => ADDRBWRADDR(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_Not_Using_XPM.Using_BRAM.Native.Using_B36_Sx.The_BRAMs[3].RAMB36_I1_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_Not_Using_XPM.Using_BRAM.Native.Using_B36_Sx.The_BRAMs[3].RAMB36_I1_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => ACLK,
      CLKBWRCLK => ACLK,
      DBITERR => \NLW_Not_Using_XPM.Using_BRAM.Native.Using_B36_Sx.The_BRAMs[3].RAMB36_I1_DBITERR_UNCONNECTED\,
      DIADI(31 downto 8) => B"000000000000000000000000",
      DIADI(7 downto 0) => DATA_INA(31 downto 24),
      DIBDI(31 downto 8) => B"000000000000000000000000",
      DIBDI(7 downto 0) => DATA_INB(31 downto 24),
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 8) => \NLW_Not_Using_XPM.Using_BRAM.Native.Using_B36_Sx.The_BRAMs[3].RAMB36_I1_DOADO_UNCONNECTED\(31 downto 8),
      DOADO(7 downto 0) => DATA_OUTA(31 downto 24),
      DOBDO(31 downto 8) => \NLW_Not_Using_XPM.Using_BRAM.Native.Using_B36_Sx.The_BRAMs[3].RAMB36_I1_DOBDO_UNCONNECTED\(31 downto 8),
      DOBDO(7 downto 0) => DATA_OUTB(31 downto 24),
      DOPADOP(3 downto 0) => \NLW_Not_Using_XPM.Using_BRAM.Native.Using_B36_Sx.The_BRAMs[3].RAMB36_I1_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 0) => \NLW_Not_Using_XPM.Using_BRAM.Native.Using_B36_Sx.The_BRAMs[3].RAMB36_I1_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_Not_Using_XPM.Using_BRAM.Native.Using_B36_Sx.The_BRAMs[3].RAMB36_I1_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => lud_mem_waiting_for_pipe_reg,
      ENBWREN => O,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_Not_Using_XPM.Using_BRAM.Native.Using_B36_Sx.The_BRAMs[3].RAMB36_I1_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '1',
      REGCEB => '1',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_Not_Using_XPM.Using_BRAM.Native.Using_B36_Sx.The_BRAMs[3].RAMB36_I1_SBITERR_UNCONNECTED\,
      WEA(3 downto 1) => B"000",
      WEA(0) => WEA(3),
      WEBWE(7 downto 1) => B"0000000",
      WEBWE(0) => update_data_we
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_system_cache_0_0_sc_srl_fifo_counter is
  port (
    w_read_fifo_addr : out STD_LOGIC_VECTOR ( 3 downto 0 );
    wr_port_data_valid_i_reg : out STD_LOGIC;
    queue_push : out STD_LOGIC;
    S1_AXI_WREADY : out STD_LOGIC;
    sel : out STD_LOGIC;
    Q : in STD_LOGIC;
    ACLK : in STD_LOGIC;
    w_pop : in STD_LOGIC;
    S1_AXI_WVALID : in STD_LOGIC;
    wr_port_data_valid_i_reg_0 : in STD_LOGIC;
    wr_port_data_ready : in STD_LOGIC;
    S1_AXI_WLAST : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_system_cache_0_0_sc_srl_fifo_counter : entity is "sc_srl_fifo_counter";
end design_1_system_cache_0_0_sc_srl_fifo_counter;

architecture STRUCTURE of design_1_system_cache_0_0_sc_srl_fifo_counter is
  signal CI : STD_LOGIC;
  signal D : STD_LOGIC;
  signal DI : STD_LOGIC;
  signal LI : STD_LOGIC;
  signal \Use_FPGA.Almost_Empty_Inst_i_1__4_n_0\ : STD_LOGIC;
  signal \Use_FPGA.Almost_Empty_Inst_i_2__4_n_0\ : STD_LOGIC;
  signal \Use_FPGA.Almost_Empty_Inst_n_0\ : STD_LOGIC;
  signal \Use_FPGA.Almost_Full_Inst_n_0\ : STD_LOGIC;
  signal \Use_FPGA.Empty_Inst_i_1__4_n_0\ : STD_LOGIC;
  signal \Use_FPGA.Full_Inst_i_1__3_n_0\ : STD_LOGIC;
  signal carry_2 : STD_LOGIC;
  signal carry_3 : STD_LOGIC;
  signal cnt_di_1 : STD_LOGIC;
  signal cnt_di_2 : STD_LOGIC;
  signal cnt_s_1 : STD_LOGIC;
  signal cnt_s_2 : STD_LOGIC;
  signal cnt_s_3 : STD_LOGIC;
  signal \queue_almost_full_next__5\ : STD_LOGIC;
  signal read_fifo_addr_next_0 : STD_LOGIC;
  signal read_fifo_addr_next_1 : STD_LOGIC;
  signal read_fifo_addr_next_2 : STD_LOGIC;
  signal read_fifo_addr_next_3 : STD_LOGIC;
  signal w_fifo_empty : STD_LOGIC;
  signal w_fifo_full : STD_LOGIC;
  signal \^w_read_fifo_addr\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_Use_FPGA.Cnt_Bit_Gen[0].Use_Muxcy.MUXCY_Inst_CARRY4_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_Use_FPGA.Cnt_Bit_Gen[0].Use_Muxcy.MUXCY_Inst_CARRY4_DI_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of S1_AXI_WREADY_INST_0 : label is "soft_lutpair149";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \Use_FPGA.Almost_Empty_Inst\ : label is "FDR";
  attribute box_type : string;
  attribute box_type of \Use_FPGA.Almost_Empty_Inst\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \Use_FPGA.Almost_Full_Inst\ : label is "FDR";
  attribute box_type of \Use_FPGA.Almost_Full_Inst\ : label is "PRIMITIVE";
  attribute box_type of \Use_FPGA.Cnt_Bit_Gen[0].Active_Low.First_Bit.LUT_Inst\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \Use_FPGA.Cnt_Bit_Gen[0].FDS_Inst\ : label is "FDS";
  attribute box_type of \Use_FPGA.Cnt_Bit_Gen[0].FDS_Inst\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \Use_FPGA.Cnt_Bit_Gen[0].Use_Muxcy.MUXCY_Inst_CARRY4\ : label is "(MUXCY,XORCY)";
  attribute XILINX_TRANSFORM_PINMAP : string;
  attribute XILINX_TRANSFORM_PINMAP of \Use_FPGA.Cnt_Bit_Gen[0].Use_Muxcy.MUXCY_Inst_CARRY4\ : label is "LO:O";
  attribute box_type of \Use_FPGA.Cnt_Bit_Gen[0].Use_Muxcy.MUXCY_Inst_CARRY4\ : label is "PRIMITIVE";
  attribute box_type of \Use_FPGA.Cnt_Bit_Gen[1].Active_Low.Other_Bits.LUT_Inst\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \Use_FPGA.Cnt_Bit_Gen[1].FDS_Inst\ : label is "FDS";
  attribute box_type of \Use_FPGA.Cnt_Bit_Gen[1].FDS_Inst\ : label is "PRIMITIVE";
  attribute box_type of \Use_FPGA.Cnt_Bit_Gen[2].Active_Low.Other_Bits.LUT_Inst\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \Use_FPGA.Cnt_Bit_Gen[2].FDS_Inst\ : label is "FDS";
  attribute box_type of \Use_FPGA.Cnt_Bit_Gen[2].FDS_Inst\ : label is "PRIMITIVE";
  attribute box_type of \Use_FPGA.Cnt_Bit_Gen[3].Active_Low.Last_Bit.LUT_Inst\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \Use_FPGA.Cnt_Bit_Gen[3].FDS_Inst\ : label is "FDS";
  attribute box_type of \Use_FPGA.Cnt_Bit_Gen[3].FDS_Inst\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \Use_FPGA.Empty_Inst\ : label is "FDS";
  attribute box_type of \Use_FPGA.Empty_Inst\ : label is "PRIMITIVE";
  attribute SOFT_HLUTNM of \Use_FPGA.Empty_Inst_i_1__4\ : label is "soft_lutpair149";
  attribute XILINX_LEGACY_PRIM of \Use_FPGA.Full_Inst\ : label is "FDR";
  attribute box_type of \Use_FPGA.Full_Inst\ : label is "PRIMITIVE";
  attribute SOFT_HLUTNM of \Use_FPGA.Full_Inst_i_1__3\ : label is "soft_lutpair148";
  attribute SOFT_HLUTNM of \w_fifo_mem_reg[15][Last][-1111111111]_srl16_i_1__0\ : label is "soft_lutpair148";
begin
  w_read_fifo_addr(3 downto 0) <= \^w_read_fifo_addr\(3 downto 0);
S1_AXI_WREADY_INST_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => w_fifo_full,
      O => S1_AXI_WREADY
    );
\Use_FPGA.Almost_Empty_Inst\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ACLK,
      CE => '1',
      D => \Use_FPGA.Almost_Empty_Inst_i_1__4_n_0\,
      Q => \Use_FPGA.Almost_Empty_Inst_n_0\,
      R => Q
    );
\Use_FPGA.Almost_Empty_Inst_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFBAFFCF308A3000"
    )
        port map (
      I0 => \Use_FPGA.Almost_Empty_Inst_i_2__4_n_0\,
      I1 => w_fifo_full,
      I2 => S1_AXI_WVALID,
      I3 => w_fifo_empty,
      I4 => w_pop,
      I5 => \Use_FPGA.Almost_Empty_Inst_n_0\,
      O => \Use_FPGA.Almost_Empty_Inst_i_1__4_n_0\
    );
\Use_FPGA.Almost_Empty_Inst_i_2__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0010"
    )
        port map (
      I0 => \^w_read_fifo_addr\(3),
      I1 => \^w_read_fifo_addr\(2),
      I2 => \^w_read_fifo_addr\(0),
      I3 => \^w_read_fifo_addr\(1),
      O => \Use_FPGA.Almost_Empty_Inst_i_2__4_n_0\
    );
\Use_FPGA.Almost_Full_Inst\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ACLK,
      CE => '1',
      D => D,
      Q => \Use_FPGA.Almost_Full_Inst_n_0\,
      R => Q
    );
\Use_FPGA.Almost_Full_Inst_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFBAEFEF208A2020"
    )
        port map (
      I0 => \queue_almost_full_next__5\,
      I1 => w_fifo_full,
      I2 => S1_AXI_WVALID,
      I3 => w_fifo_empty,
      I4 => w_pop,
      I5 => \Use_FPGA.Almost_Full_Inst_n_0\,
      O => D
    );
\Use_FPGA.Almost_Full_Inst_i_2__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF10000000"
    )
        port map (
      I0 => \^w_read_fifo_addr\(0),
      I1 => \^w_read_fifo_addr\(1),
      I2 => \^w_read_fifo_addr\(3),
      I3 => \^w_read_fifo_addr\(2),
      I4 => S1_AXI_WVALID,
      I5 => w_fifo_full,
      O => \queue_almost_full_next__5\
    );
\Use_FPGA.Cnt_Bit_Gen[0].Active_Low.First_Bit.LUT_Inst\: unisim.vcomponents.LUT6_2
    generic map(
      INIT => X"9CAF635063506350"
    )
        port map (
      I0 => w_fifo_empty,
      I1 => w_fifo_full,
      I2 => w_pop,
      I3 => S1_AXI_WVALID,
      I4 => \^w_read_fifo_addr\(0),
      I5 => '1',
      O5 => DI,
      O6 => LI
    );
\Use_FPGA.Cnt_Bit_Gen[0].Active_Low.First_Bit.LUT_Inst_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
        port map (
      I0 => S1_AXI_WLAST,
      I1 => w_fifo_full,
      I2 => S1_AXI_WVALID,
      O => queue_push
    );
\Use_FPGA.Cnt_Bit_Gen[0].FDS_Inst\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ACLK,
      CE => '1',
      D => read_fifo_addr_next_0,
      Q => \^w_read_fifo_addr\(0),
      S => Q
    );
\Use_FPGA.Cnt_Bit_Gen[0].Use_Muxcy.MUXCY_Inst_CARRY4\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \NLW_Use_FPGA.Cnt_Bit_Gen[0].Use_Muxcy.MUXCY_Inst_CARRY4_CO_UNCONNECTED\(3),
      CO(2) => carry_3,
      CO(1) => carry_2,
      CO(0) => CI,
      CYINIT => '0',
      DI(3) => \NLW_Use_FPGA.Cnt_Bit_Gen[0].Use_Muxcy.MUXCY_Inst_CARRY4_DI_UNCONNECTED\(3),
      DI(2) => cnt_di_2,
      DI(1) => cnt_di_1,
      DI(0) => DI,
      O(3) => read_fifo_addr_next_3,
      O(2) => read_fifo_addr_next_2,
      O(1) => read_fifo_addr_next_1,
      O(0) => read_fifo_addr_next_0,
      S(3) => cnt_s_3,
      S(2) => cnt_s_2,
      S(1) => cnt_s_1,
      S(0) => LI
    );
\Use_FPGA.Cnt_Bit_Gen[1].Active_Low.Other_Bits.LUT_Inst\: unisim.vcomponents.LUT6_2
    generic map(
      INIT => X"BFAF405040504050"
    )
        port map (
      I0 => w_fifo_empty,
      I1 => w_fifo_full,
      I2 => w_pop,
      I3 => S1_AXI_WVALID,
      I4 => \^w_read_fifo_addr\(1),
      I5 => '1',
      O5 => cnt_di_1,
      O6 => cnt_s_1
    );
\Use_FPGA.Cnt_Bit_Gen[1].FDS_Inst\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ACLK,
      CE => '1',
      D => read_fifo_addr_next_1,
      Q => \^w_read_fifo_addr\(1),
      S => Q
    );
\Use_FPGA.Cnt_Bit_Gen[2].Active_Low.Other_Bits.LUT_Inst\: unisim.vcomponents.LUT6_2
    generic map(
      INIT => X"BFAF405040504050"
    )
        port map (
      I0 => w_fifo_empty,
      I1 => w_fifo_full,
      I2 => w_pop,
      I3 => S1_AXI_WVALID,
      I4 => \^w_read_fifo_addr\(2),
      I5 => '1',
      O5 => cnt_di_2,
      O6 => cnt_s_2
    );
\Use_FPGA.Cnt_Bit_Gen[2].FDS_Inst\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ACLK,
      CE => '1',
      D => read_fifo_addr_next_2,
      Q => \^w_read_fifo_addr\(2),
      S => Q
    );
\Use_FPGA.Cnt_Bit_Gen[3].Active_Low.Last_Bit.LUT_Inst\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFAF405040504050"
    )
        port map (
      I0 => w_fifo_empty,
      I1 => w_fifo_full,
      I2 => w_pop,
      I3 => S1_AXI_WVALID,
      I4 => \^w_read_fifo_addr\(3),
      I5 => '1',
      O => cnt_s_3
    );
\Use_FPGA.Cnt_Bit_Gen[3].FDS_Inst\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ACLK,
      CE => '1',
      D => read_fifo_addr_next_3,
      Q => \^w_read_fifo_addr\(3),
      S => Q
    );
\Use_FPGA.Empty_Inst\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ACLK,
      CE => '1',
      D => \Use_FPGA.Empty_Inst_i_1__4_n_0\,
      Q => w_fifo_empty,
      S => Q
    );
\Use_FPGA.Empty_Inst_i_1__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CF8ACF00"
    )
        port map (
      I0 => \Use_FPGA.Almost_Empty_Inst_n_0\,
      I1 => w_fifo_full,
      I2 => S1_AXI_WVALID,
      I3 => w_fifo_empty,
      I4 => w_pop,
      O => \Use_FPGA.Empty_Inst_i_1__4_n_0\
    );
\Use_FPGA.Full_Inst\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ACLK,
      CE => '1',
      D => \Use_FPGA.Full_Inst_i_1__3_n_0\,
      Q => w_fifo_full,
      R => Q
    );
\Use_FPGA.Full_Inst_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EC00ECEC"
    )
        port map (
      I0 => \Use_FPGA.Almost_Full_Inst_n_0\,
      I1 => w_fifo_full,
      I2 => S1_AXI_WVALID,
      I3 => w_fifo_empty,
      I4 => w_pop,
      O => \Use_FPGA.Full_Inst_i_1__3_n_0\
    );
\w_fifo_mem_reg[15][Last][-1111111111]_srl16_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => S1_AXI_WVALID,
      I1 => w_fifo_full,
      O => sel
    );
\wr_port_data_valid_i_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000330A"
    )
        port map (
      I0 => wr_port_data_valid_i_reg_0,
      I1 => w_fifo_empty,
      I2 => wr_port_data_ready,
      I3 => w_pop,
      I4 => Q,
      O => wr_port_data_valid_i_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_system_cache_0_0_sc_srl_fifo_counter_9 is
  port (
    w_read_fifo_addr : out STD_LOGIC_VECTOR ( 3 downto 0 );
    wr_port_data_valid_i_reg : out STD_LOGIC;
    queue_push : out STD_LOGIC;
    S0_AXI_WREADY : out STD_LOGIC;
    sel : out STD_LOGIC;
    Q : in STD_LOGIC;
    ACLK : in STD_LOGIC;
    w_pop : in STD_LOGIC;
    S0_AXI_WVALID : in STD_LOGIC;
    wr_port_data_valid_i_reg_0 : in STD_LOGIC;
    \lu_check_info_reg[Port_Num][0]\ : in STD_LOGIC;
    S0_AXI_WLAST : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_system_cache_0_0_sc_srl_fifo_counter_9 : entity is "sc_srl_fifo_counter";
end design_1_system_cache_0_0_sc_srl_fifo_counter_9;

architecture STRUCTURE of design_1_system_cache_0_0_sc_srl_fifo_counter_9 is
  signal CI : STD_LOGIC;
  signal D : STD_LOGIC;
  signal DI : STD_LOGIC;
  signal LI : STD_LOGIC;
  signal \Use_FPGA.Almost_Empty_Inst_i_1_n_0\ : STD_LOGIC;
  signal \Use_FPGA.Almost_Empty_Inst_i_2_n_0\ : STD_LOGIC;
  signal \Use_FPGA.Almost_Empty_Inst_n_0\ : STD_LOGIC;
  signal \Use_FPGA.Almost_Full_Inst_n_0\ : STD_LOGIC;
  signal \Use_FPGA.Empty_Inst_i_1_n_0\ : STD_LOGIC;
  signal \Use_FPGA.Full_Inst_i_1_n_0\ : STD_LOGIC;
  signal carry_2 : STD_LOGIC;
  signal carry_3 : STD_LOGIC;
  signal cnt_di_1 : STD_LOGIC;
  signal cnt_di_2 : STD_LOGIC;
  signal cnt_s_1 : STD_LOGIC;
  signal cnt_s_2 : STD_LOGIC;
  signal cnt_s_3 : STD_LOGIC;
  signal queue_almost_full_next : STD_LOGIC;
  signal read_fifo_addr_next_0 : STD_LOGIC;
  signal read_fifo_addr_next_1 : STD_LOGIC;
  signal read_fifo_addr_next_2 : STD_LOGIC;
  signal read_fifo_addr_next_3 : STD_LOGIC;
  signal w_fifo_empty : STD_LOGIC;
  signal w_fifo_full : STD_LOGIC;
  signal \^w_read_fifo_addr\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_Use_FPGA.Cnt_Bit_Gen[0].Use_Muxcy.MUXCY_Inst_CARRY4_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_Use_FPGA.Cnt_Bit_Gen[0].Use_Muxcy.MUXCY_Inst_CARRY4_DI_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of S0_AXI_WREADY_INST_0 : label is "soft_lutpair123";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \Use_FPGA.Almost_Empty_Inst\ : label is "FDR";
  attribute box_type : string;
  attribute box_type of \Use_FPGA.Almost_Empty_Inst\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \Use_FPGA.Almost_Full_Inst\ : label is "FDR";
  attribute box_type of \Use_FPGA.Almost_Full_Inst\ : label is "PRIMITIVE";
  attribute box_type of \Use_FPGA.Cnt_Bit_Gen[0].Active_Low.First_Bit.LUT_Inst\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \Use_FPGA.Cnt_Bit_Gen[0].FDS_Inst\ : label is "FDS";
  attribute box_type of \Use_FPGA.Cnt_Bit_Gen[0].FDS_Inst\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \Use_FPGA.Cnt_Bit_Gen[0].Use_Muxcy.MUXCY_Inst_CARRY4\ : label is "(MUXCY,XORCY)";
  attribute XILINX_TRANSFORM_PINMAP : string;
  attribute XILINX_TRANSFORM_PINMAP of \Use_FPGA.Cnt_Bit_Gen[0].Use_Muxcy.MUXCY_Inst_CARRY4\ : label is "LO:O";
  attribute box_type of \Use_FPGA.Cnt_Bit_Gen[0].Use_Muxcy.MUXCY_Inst_CARRY4\ : label is "PRIMITIVE";
  attribute box_type of \Use_FPGA.Cnt_Bit_Gen[1].Active_Low.Other_Bits.LUT_Inst\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \Use_FPGA.Cnt_Bit_Gen[1].FDS_Inst\ : label is "FDS";
  attribute box_type of \Use_FPGA.Cnt_Bit_Gen[1].FDS_Inst\ : label is "PRIMITIVE";
  attribute box_type of \Use_FPGA.Cnt_Bit_Gen[2].Active_Low.Other_Bits.LUT_Inst\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \Use_FPGA.Cnt_Bit_Gen[2].FDS_Inst\ : label is "FDS";
  attribute box_type of \Use_FPGA.Cnt_Bit_Gen[2].FDS_Inst\ : label is "PRIMITIVE";
  attribute box_type of \Use_FPGA.Cnt_Bit_Gen[3].Active_Low.Last_Bit.LUT_Inst\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \Use_FPGA.Cnt_Bit_Gen[3].FDS_Inst\ : label is "FDS";
  attribute box_type of \Use_FPGA.Cnt_Bit_Gen[3].FDS_Inst\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \Use_FPGA.Empty_Inst\ : label is "FDS";
  attribute box_type of \Use_FPGA.Empty_Inst\ : label is "PRIMITIVE";
  attribute SOFT_HLUTNM of \Use_FPGA.Empty_Inst_i_1\ : label is "soft_lutpair123";
  attribute XILINX_LEGACY_PRIM of \Use_FPGA.Full_Inst\ : label is "FDR";
  attribute box_type of \Use_FPGA.Full_Inst\ : label is "PRIMITIVE";
  attribute SOFT_HLUTNM of \Use_FPGA.Full_Inst_i_1\ : label is "soft_lutpair122";
  attribute SOFT_HLUTNM of \w_fifo_mem_reg[15][Last][-1111111111]_srl16_i_1\ : label is "soft_lutpair122";
begin
  w_read_fifo_addr(3 downto 0) <= \^w_read_fifo_addr\(3 downto 0);
S0_AXI_WREADY_INST_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => w_fifo_full,
      O => S0_AXI_WREADY
    );
\Use_FPGA.Almost_Empty_Inst\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ACLK,
      CE => '1',
      D => \Use_FPGA.Almost_Empty_Inst_i_1_n_0\,
      Q => \Use_FPGA.Almost_Empty_Inst_n_0\,
      R => Q
    );
\Use_FPGA.Almost_Empty_Inst_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFBAFFCF308A3000"
    )
        port map (
      I0 => \Use_FPGA.Almost_Empty_Inst_i_2_n_0\,
      I1 => w_fifo_full,
      I2 => S0_AXI_WVALID,
      I3 => w_fifo_empty,
      I4 => w_pop,
      I5 => \Use_FPGA.Almost_Empty_Inst_n_0\,
      O => \Use_FPGA.Almost_Empty_Inst_i_1_n_0\
    );
\Use_FPGA.Almost_Empty_Inst_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0010"
    )
        port map (
      I0 => \^w_read_fifo_addr\(3),
      I1 => \^w_read_fifo_addr\(2),
      I2 => \^w_read_fifo_addr\(0),
      I3 => \^w_read_fifo_addr\(1),
      O => \Use_FPGA.Almost_Empty_Inst_i_2_n_0\
    );
\Use_FPGA.Almost_Full_Inst\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ACLK,
      CE => '1',
      D => D,
      Q => \Use_FPGA.Almost_Full_Inst_n_0\,
      R => Q
    );
\Use_FPGA.Almost_Full_Inst_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFBAEFEF208A2020"
    )
        port map (
      I0 => queue_almost_full_next,
      I1 => w_fifo_full,
      I2 => S0_AXI_WVALID,
      I3 => w_fifo_empty,
      I4 => w_pop,
      I5 => \Use_FPGA.Almost_Full_Inst_n_0\,
      O => D
    );
\Use_FPGA.Almost_Full_Inst_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF10000000"
    )
        port map (
      I0 => \^w_read_fifo_addr\(0),
      I1 => \^w_read_fifo_addr\(1),
      I2 => \^w_read_fifo_addr\(3),
      I3 => \^w_read_fifo_addr\(2),
      I4 => S0_AXI_WVALID,
      I5 => w_fifo_full,
      O => queue_almost_full_next
    );
\Use_FPGA.Cnt_Bit_Gen[0].Active_Low.First_Bit.LUT_Inst\: unisim.vcomponents.LUT6_2
    generic map(
      INIT => X"9CAF635063506350"
    )
        port map (
      I0 => w_fifo_empty,
      I1 => w_fifo_full,
      I2 => w_pop,
      I3 => S0_AXI_WVALID,
      I4 => \^w_read_fifo_addr\(0),
      I5 => '1',
      O5 => DI,
      O6 => LI
    );
\Use_FPGA.Cnt_Bit_Gen[0].Active_Low.First_Bit.LUT_Inst_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
        port map (
      I0 => S0_AXI_WLAST,
      I1 => w_fifo_full,
      I2 => S0_AXI_WVALID,
      O => queue_push
    );
\Use_FPGA.Cnt_Bit_Gen[0].FDS_Inst\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ACLK,
      CE => '1',
      D => read_fifo_addr_next_0,
      Q => \^w_read_fifo_addr\(0),
      S => Q
    );
\Use_FPGA.Cnt_Bit_Gen[0].Use_Muxcy.MUXCY_Inst_CARRY4\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \NLW_Use_FPGA.Cnt_Bit_Gen[0].Use_Muxcy.MUXCY_Inst_CARRY4_CO_UNCONNECTED\(3),
      CO(2) => carry_3,
      CO(1) => carry_2,
      CO(0) => CI,
      CYINIT => '0',
      DI(3) => \NLW_Use_FPGA.Cnt_Bit_Gen[0].Use_Muxcy.MUXCY_Inst_CARRY4_DI_UNCONNECTED\(3),
      DI(2) => cnt_di_2,
      DI(1) => cnt_di_1,
      DI(0) => DI,
      O(3) => read_fifo_addr_next_3,
      O(2) => read_fifo_addr_next_2,
      O(1) => read_fifo_addr_next_1,
      O(0) => read_fifo_addr_next_0,
      S(3) => cnt_s_3,
      S(2) => cnt_s_2,
      S(1) => cnt_s_1,
      S(0) => LI
    );
\Use_FPGA.Cnt_Bit_Gen[1].Active_Low.Other_Bits.LUT_Inst\: unisim.vcomponents.LUT6_2
    generic map(
      INIT => X"BFAF405040504050"
    )
        port map (
      I0 => w_fifo_empty,
      I1 => w_fifo_full,
      I2 => w_pop,
      I3 => S0_AXI_WVALID,
      I4 => \^w_read_fifo_addr\(1),
      I5 => '1',
      O5 => cnt_di_1,
      O6 => cnt_s_1
    );
\Use_FPGA.Cnt_Bit_Gen[1].FDS_Inst\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ACLK,
      CE => '1',
      D => read_fifo_addr_next_1,
      Q => \^w_read_fifo_addr\(1),
      S => Q
    );
\Use_FPGA.Cnt_Bit_Gen[2].Active_Low.Other_Bits.LUT_Inst\: unisim.vcomponents.LUT6_2
    generic map(
      INIT => X"BFAF405040504050"
    )
        port map (
      I0 => w_fifo_empty,
      I1 => w_fifo_full,
      I2 => w_pop,
      I3 => S0_AXI_WVALID,
      I4 => \^w_read_fifo_addr\(2),
      I5 => '1',
      O5 => cnt_di_2,
      O6 => cnt_s_2
    );
\Use_FPGA.Cnt_Bit_Gen[2].FDS_Inst\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ACLK,
      CE => '1',
      D => read_fifo_addr_next_2,
      Q => \^w_read_fifo_addr\(2),
      S => Q
    );
\Use_FPGA.Cnt_Bit_Gen[3].Active_Low.Last_Bit.LUT_Inst\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFAF405040504050"
    )
        port map (
      I0 => w_fifo_empty,
      I1 => w_fifo_full,
      I2 => w_pop,
      I3 => S0_AXI_WVALID,
      I4 => \^w_read_fifo_addr\(3),
      I5 => '1',
      O => cnt_s_3
    );
\Use_FPGA.Cnt_Bit_Gen[3].FDS_Inst\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ACLK,
      CE => '1',
      D => read_fifo_addr_next_3,
      Q => \^w_read_fifo_addr\(3),
      S => Q
    );
\Use_FPGA.Empty_Inst\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ACLK,
      CE => '1',
      D => \Use_FPGA.Empty_Inst_i_1_n_0\,
      Q => w_fifo_empty,
      S => Q
    );
\Use_FPGA.Empty_Inst_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CF8ACF00"
    )
        port map (
      I0 => \Use_FPGA.Almost_Empty_Inst_n_0\,
      I1 => w_fifo_full,
      I2 => S0_AXI_WVALID,
      I3 => w_fifo_empty,
      I4 => w_pop,
      O => \Use_FPGA.Empty_Inst_i_1_n_0\
    );
\Use_FPGA.Full_Inst\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ACLK,
      CE => '1',
      D => \Use_FPGA.Full_Inst_i_1_n_0\,
      Q => w_fifo_full,
      R => Q
    );
\Use_FPGA.Full_Inst_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EC00ECEC"
    )
        port map (
      I0 => \Use_FPGA.Almost_Full_Inst_n_0\,
      I1 => w_fifo_full,
      I2 => S0_AXI_WVALID,
      I3 => w_fifo_empty,
      I4 => w_pop,
      O => \Use_FPGA.Full_Inst_i_1_n_0\
    );
\w_fifo_mem_reg[15][Last][-1111111111]_srl16_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => S0_AXI_WVALID,
      I1 => w_fifo_full,
      O => sel
    );
wr_port_data_valid_i_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000330A"
    )
        port map (
      I0 => wr_port_data_valid_i_reg_0,
      I1 => w_fifo_empty,
      I2 => \lu_check_info_reg[Port_Num][0]\,
      I3 => w_pop,
      I4 => Q,
      O => wr_port_data_valid_i_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_system_cache_0_0_sc_srl_fifo_counter__parameterized1\ is
  port (
    wc_fifo_empty : out STD_LOGIC;
    Q : in STD_LOGIC;
    ACLK : in STD_LOGIC;
    \bs_port_num_reg[0]\ : in STD_LOGIC;
    queue_push : in STD_LOGIC;
    \Use_FPGA.Full_Inst\ : in STD_LOGIC;
    S1_AXI_WLAST : in STD_LOGIC;
    \arbiter_bp_push_i_reg[1][Valid]\ : in STD_LOGIC;
    queue_pop7_out : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_system_cache_0_0_sc_srl_fifo_counter__parameterized1\ : entity is "sc_srl_fifo_counter";
end \design_1_system_cache_0_0_sc_srl_fifo_counter__parameterized1\;

architecture STRUCTURE of \design_1_system_cache_0_0_sc_srl_fifo_counter__parameterized1\ is
  signal CI : STD_LOGIC;
  signal DI : STD_LOGIC;
  signal LI : STD_LOGIC;
  signal \Use_FPGA.Almost_Empty_Inst_i_1__5_n_0\ : STD_LOGIC;
  signal \Use_FPGA.Almost_Empty_Inst_i_2__8_n_0\ : STD_LOGIC;
  signal \Use_FPGA.Almost_Empty_Inst_n_0\ : STD_LOGIC;
  signal \Use_FPGA.Cnt_Bit_Gen[0].FDS_Inst_n_0\ : STD_LOGIC;
  signal \Use_FPGA.Cnt_Bit_Gen[1].FDS_Inst_n_0\ : STD_LOGIC;
  signal \Use_FPGA.Cnt_Bit_Gen[2].FDS_Inst_n_0\ : STD_LOGIC;
  signal \Use_FPGA.Cnt_Bit_Gen[3].FDS_Inst_n_0\ : STD_LOGIC;
  signal \Use_FPGA.Cnt_Bit_Gen[4].FDS_Inst_n_0\ : STD_LOGIC;
  signal \Use_FPGA.Cnt_Bit_Gen[5].FDS_Inst_n_0\ : STD_LOGIC;
  signal \Use_FPGA.Empty_Inst_i_1__5_n_0\ : STD_LOGIC;
  signal carry_2 : STD_LOGIC;
  signal carry_3 : STD_LOGIC;
  signal carry_4 : STD_LOGIC;
  signal carry_5 : STD_LOGIC;
  signal cnt_di_1 : STD_LOGIC;
  signal cnt_di_2 : STD_LOGIC;
  signal cnt_di_3 : STD_LOGIC;
  signal cnt_di_4 : STD_LOGIC;
  signal cnt_s_1 : STD_LOGIC;
  signal cnt_s_2 : STD_LOGIC;
  signal cnt_s_3 : STD_LOGIC;
  signal cnt_s_4 : STD_LOGIC;
  signal cnt_s_5 : STD_LOGIC;
  signal read_fifo_addr_next_0 : STD_LOGIC;
  signal read_fifo_addr_next_1 : STD_LOGIC;
  signal read_fifo_addr_next_2 : STD_LOGIC;
  signal read_fifo_addr_next_3 : STD_LOGIC;
  signal read_fifo_addr_next_4 : STD_LOGIC;
  signal read_fifo_addr_next_5 : STD_LOGIC;
  signal \^wc_fifo_empty\ : STD_LOGIC;
  signal \NLW_Use_FPGA.Cnt_Bit_Gen[4].Use_Muxcy.MUXCY_Inst_CARRY4_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_Use_FPGA.Cnt_Bit_Gen[4].Use_Muxcy.MUXCY_Inst_CARRY4_DI_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_Use_FPGA.Cnt_Bit_Gen[4].Use_Muxcy.MUXCY_Inst_CARRY4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_Use_FPGA.Cnt_Bit_Gen[4].Use_Muxcy.MUXCY_Inst_CARRY4_S_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \Use_FPGA.Almost_Empty_Inst\ : label is "FDR";
  attribute box_type : string;
  attribute box_type of \Use_FPGA.Almost_Empty_Inst\ : label is "PRIMITIVE";
  attribute box_type of \Use_FPGA.Cnt_Bit_Gen[0].Active_Low.First_Bit.LUT_Inst\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \Use_FPGA.Cnt_Bit_Gen[0].FDS_Inst\ : label is "FDS";
  attribute box_type of \Use_FPGA.Cnt_Bit_Gen[0].FDS_Inst\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \Use_FPGA.Cnt_Bit_Gen[0].Use_Muxcy.MUXCY_Inst_CARRY4\ : label is "(MUXCY,XORCY)";
  attribute XILINX_TRANSFORM_PINMAP : string;
  attribute XILINX_TRANSFORM_PINMAP of \Use_FPGA.Cnt_Bit_Gen[0].Use_Muxcy.MUXCY_Inst_CARRY4\ : label is "LO:O";
  attribute box_type of \Use_FPGA.Cnt_Bit_Gen[0].Use_Muxcy.MUXCY_Inst_CARRY4\ : label is "PRIMITIVE";
  attribute box_type of \Use_FPGA.Cnt_Bit_Gen[1].Active_Low.Other_Bits.LUT_Inst\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \Use_FPGA.Cnt_Bit_Gen[1].FDS_Inst\ : label is "FDS";
  attribute box_type of \Use_FPGA.Cnt_Bit_Gen[1].FDS_Inst\ : label is "PRIMITIVE";
  attribute box_type of \Use_FPGA.Cnt_Bit_Gen[2].Active_Low.Other_Bits.LUT_Inst\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \Use_FPGA.Cnt_Bit_Gen[2].FDS_Inst\ : label is "FDS";
  attribute box_type of \Use_FPGA.Cnt_Bit_Gen[2].FDS_Inst\ : label is "PRIMITIVE";
  attribute box_type of \Use_FPGA.Cnt_Bit_Gen[3].Active_Low.Other_Bits.LUT_Inst\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \Use_FPGA.Cnt_Bit_Gen[3].FDS_Inst\ : label is "FDS";
  attribute box_type of \Use_FPGA.Cnt_Bit_Gen[3].FDS_Inst\ : label is "PRIMITIVE";
  attribute box_type of \Use_FPGA.Cnt_Bit_Gen[4].Active_Low.Other_Bits.LUT_Inst\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \Use_FPGA.Cnt_Bit_Gen[4].FDS_Inst\ : label is "FDS";
  attribute box_type of \Use_FPGA.Cnt_Bit_Gen[4].FDS_Inst\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \Use_FPGA.Cnt_Bit_Gen[4].Use_Muxcy.MUXCY_Inst_CARRY4\ : label is "(MUXCY,XORCY)";
  attribute XILINX_TRANSFORM_PINMAP of \Use_FPGA.Cnt_Bit_Gen[4].Use_Muxcy.MUXCY_Inst_CARRY4\ : label is "LO:O";
  attribute box_type of \Use_FPGA.Cnt_Bit_Gen[4].Use_Muxcy.MUXCY_Inst_CARRY4\ : label is "PRIMITIVE";
  attribute box_type of \Use_FPGA.Cnt_Bit_Gen[5].Active_Low.Last_Bit.LUT_Inst\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \Use_FPGA.Cnt_Bit_Gen[5].FDS_Inst\ : label is "FDS";
  attribute box_type of \Use_FPGA.Cnt_Bit_Gen[5].FDS_Inst\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \Use_FPGA.Empty_Inst\ : label is "FDS";
  attribute box_type of \Use_FPGA.Empty_Inst\ : label is "PRIMITIVE";
begin
  wc_fifo_empty <= \^wc_fifo_empty\;
\Use_FPGA.Almost_Empty_Inst\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ACLK,
      CE => '1',
      D => \Use_FPGA.Almost_Empty_Inst_i_1__5_n_0\,
      Q => \Use_FPGA.Almost_Empty_Inst_n_0\,
      R => Q
    );
\Use_FPGA.Almost_Empty_Inst_i_1__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FCCCAFFF0CCCA000"
    )
        port map (
      I0 => \^wc_fifo_empty\,
      I1 => \Use_FPGA.Almost_Empty_Inst_i_2__8_n_0\,
      I2 => \Use_FPGA.Full_Inst\,
      I3 => S1_AXI_WLAST,
      I4 => \bs_port_num_reg[0]\,
      I5 => \Use_FPGA.Almost_Empty_Inst_n_0\,
      O => \Use_FPGA.Almost_Empty_Inst_i_1__5_n_0\
    );
\Use_FPGA.Almost_Empty_Inst_i_2__8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000100"
    )
        port map (
      I0 => \Use_FPGA.Cnt_Bit_Gen[5].FDS_Inst_n_0\,
      I1 => \Use_FPGA.Cnt_Bit_Gen[4].FDS_Inst_n_0\,
      I2 => \Use_FPGA.Cnt_Bit_Gen[1].FDS_Inst_n_0\,
      I3 => \Use_FPGA.Cnt_Bit_Gen[0].FDS_Inst_n_0\,
      I4 => \Use_FPGA.Cnt_Bit_Gen[3].FDS_Inst_n_0\,
      I5 => \Use_FPGA.Cnt_Bit_Gen[2].FDS_Inst_n_0\,
      O => \Use_FPGA.Almost_Empty_Inst_i_2__8_n_0\
    );
\Use_FPGA.Cnt_Bit_Gen[0].Active_Low.First_Bit.LUT_Inst\: unisim.vcomponents.LUT6_2
    generic map(
      INIT => X"9CAF635063506350"
    )
        port map (
      I0 => '0',
      I1 => '0',
      I2 => \bs_port_num_reg[0]\,
      I3 => queue_push,
      I4 => \Use_FPGA.Cnt_Bit_Gen[0].FDS_Inst_n_0\,
      I5 => '1',
      O5 => DI,
      O6 => LI
    );
\Use_FPGA.Cnt_Bit_Gen[0].FDS_Inst\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ACLK,
      CE => '1',
      D => read_fifo_addr_next_0,
      Q => \Use_FPGA.Cnt_Bit_Gen[0].FDS_Inst_n_0\,
      S => Q
    );
\Use_FPGA.Cnt_Bit_Gen[0].Use_Muxcy.MUXCY_Inst_CARRY4\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => carry_4,
      CO(2) => carry_3,
      CO(1) => carry_2,
      CO(0) => CI,
      CYINIT => '0',
      DI(3) => cnt_di_3,
      DI(2) => cnt_di_2,
      DI(1) => cnt_di_1,
      DI(0) => DI,
      O(3) => read_fifo_addr_next_3,
      O(2) => read_fifo_addr_next_2,
      O(1) => read_fifo_addr_next_1,
      O(0) => read_fifo_addr_next_0,
      S(3) => cnt_s_3,
      S(2) => cnt_s_2,
      S(1) => cnt_s_1,
      S(0) => LI
    );
\Use_FPGA.Cnt_Bit_Gen[1].Active_Low.Other_Bits.LUT_Inst\: unisim.vcomponents.LUT6_2
    generic map(
      INIT => X"BFAF405040504050"
    )
        port map (
      I0 => '0',
      I1 => '0',
      I2 => \bs_port_num_reg[0]\,
      I3 => queue_push,
      I4 => \Use_FPGA.Cnt_Bit_Gen[1].FDS_Inst_n_0\,
      I5 => '1',
      O5 => cnt_di_1,
      O6 => cnt_s_1
    );
\Use_FPGA.Cnt_Bit_Gen[1].FDS_Inst\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ACLK,
      CE => '1',
      D => read_fifo_addr_next_1,
      Q => \Use_FPGA.Cnt_Bit_Gen[1].FDS_Inst_n_0\,
      S => Q
    );
\Use_FPGA.Cnt_Bit_Gen[2].Active_Low.Other_Bits.LUT_Inst\: unisim.vcomponents.LUT6_2
    generic map(
      INIT => X"BFAF405040504050"
    )
        port map (
      I0 => '0',
      I1 => '0',
      I2 => \bs_port_num_reg[0]\,
      I3 => queue_push,
      I4 => \Use_FPGA.Cnt_Bit_Gen[2].FDS_Inst_n_0\,
      I5 => '1',
      O5 => cnt_di_2,
      O6 => cnt_s_2
    );
\Use_FPGA.Cnt_Bit_Gen[2].FDS_Inst\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ACLK,
      CE => '1',
      D => read_fifo_addr_next_2,
      Q => \Use_FPGA.Cnt_Bit_Gen[2].FDS_Inst_n_0\,
      S => Q
    );
\Use_FPGA.Cnt_Bit_Gen[3].Active_Low.Other_Bits.LUT_Inst\: unisim.vcomponents.LUT6_2
    generic map(
      INIT => X"BFAF405040504050"
    )
        port map (
      I0 => '0',
      I1 => '0',
      I2 => \bs_port_num_reg[0]\,
      I3 => queue_push,
      I4 => \Use_FPGA.Cnt_Bit_Gen[3].FDS_Inst_n_0\,
      I5 => '1',
      O5 => cnt_di_3,
      O6 => cnt_s_3
    );
\Use_FPGA.Cnt_Bit_Gen[3].FDS_Inst\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ACLK,
      CE => '1',
      D => read_fifo_addr_next_3,
      Q => \Use_FPGA.Cnt_Bit_Gen[3].FDS_Inst_n_0\,
      S => Q
    );
\Use_FPGA.Cnt_Bit_Gen[4].Active_Low.Other_Bits.LUT_Inst\: unisim.vcomponents.LUT6_2
    generic map(
      INIT => X"BFAF405040504050"
    )
        port map (
      I0 => '0',
      I1 => '0',
      I2 => \bs_port_num_reg[0]\,
      I3 => queue_push,
      I4 => \Use_FPGA.Cnt_Bit_Gen[4].FDS_Inst_n_0\,
      I5 => '1',
      O5 => cnt_di_4,
      O6 => cnt_s_4
    );
\Use_FPGA.Cnt_Bit_Gen[4].FDS_Inst\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ACLK,
      CE => '1',
      D => read_fifo_addr_next_4,
      Q => \Use_FPGA.Cnt_Bit_Gen[4].FDS_Inst_n_0\,
      S => Q
    );
\Use_FPGA.Cnt_Bit_Gen[4].Use_Muxcy.MUXCY_Inst_CARRY4\: unisim.vcomponents.CARRY4
     port map (
      CI => carry_4,
      CO(3 downto 1) => \NLW_Use_FPGA.Cnt_Bit_Gen[4].Use_Muxcy.MUXCY_Inst_CARRY4_CO_UNCONNECTED\(3 downto 1),
      CO(0) => carry_5,
      CYINIT => '0',
      DI(3 downto 1) => \NLW_Use_FPGA.Cnt_Bit_Gen[4].Use_Muxcy.MUXCY_Inst_CARRY4_DI_UNCONNECTED\(3 downto 1),
      DI(0) => cnt_di_4,
      O(3 downto 2) => \NLW_Use_FPGA.Cnt_Bit_Gen[4].Use_Muxcy.MUXCY_Inst_CARRY4_O_UNCONNECTED\(3 downto 2),
      O(1) => read_fifo_addr_next_5,
      O(0) => read_fifo_addr_next_4,
      S(3 downto 2) => \NLW_Use_FPGA.Cnt_Bit_Gen[4].Use_Muxcy.MUXCY_Inst_CARRY4_S_UNCONNECTED\(3 downto 2),
      S(1) => cnt_s_5,
      S(0) => cnt_s_4
    );
\Use_FPGA.Cnt_Bit_Gen[5].Active_Low.Last_Bit.LUT_Inst\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFAF405040504050"
    )
        port map (
      I0 => '0',
      I1 => '0',
      I2 => \bs_port_num_reg[0]\,
      I3 => queue_push,
      I4 => \Use_FPGA.Cnt_Bit_Gen[5].FDS_Inst_n_0\,
      I5 => '1',
      O => cnt_s_5
    );
\Use_FPGA.Cnt_Bit_Gen[5].FDS_Inst\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ACLK,
      CE => '1',
      D => read_fifo_addr_next_5,
      Q => \Use_FPGA.Cnt_Bit_Gen[5].FDS_Inst_n_0\,
      S => Q
    );
\Use_FPGA.Empty_Inst\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ACLK,
      CE => '1',
      D => \Use_FPGA.Empty_Inst_i_1__5_n_0\,
      Q => \^wc_fifo_empty\,
      S => Q
    );
\Use_FPGA.Empty_Inst_i_1__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3FEA3F3F002A0000"
    )
        port map (
      I0 => \Use_FPGA.Almost_Empty_Inst_n_0\,
      I1 => \Use_FPGA.Full_Inst\,
      I2 => S1_AXI_WLAST,
      I3 => \arbiter_bp_push_i_reg[1][Valid]\,
      I4 => queue_pop7_out,
      I5 => \^wc_fifo_empty\,
      O => \Use_FPGA.Empty_Inst_i_1__5_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_system_cache_0_0_sc_srl_fifo_counter__parameterized10\ is
  port (
    \Use_FPGA.Cnt_Bit_Gen[6].FDS_Inst_0\ : out STD_LOGIC_VECTOR ( 6 downto 0 );
    wma_merge_done_reg : out STD_LOGIC;
    \write_data_info[0][Valid]\ : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    queue_push118_out : out STD_LOGIC;
    update_write_miss_ongoing_reg : out STD_LOGIC;
    wma_word_done_d1_reg : out STD_LOGIC;
    wma_word_done_d1_reg_0 : out STD_LOGIC;
    p_20_in : out STD_LOGIC;
    \Use_Reg_Ctrl.queue_exist_i_reg\ : out STD_LOGIC;
    update_evict_ongoing_reg : out STD_LOGIC;
    update_evict_valid_reg : out STD_LOGIC;
    A18_out : out STD_LOGIC;
    A_N : out STD_LOGIC;
    \Use_Reg_Ctrl.queue_exist_i_reg_0\ : out STD_LOGIC;
    queue_push : out STD_LOGIC;
    \Use_FPGA.Almost_Full_Inst_0\ : out STD_LOGIC;
    \Use_FPGA.Almost_Full_Inst_1\ : out STD_LOGIC;
    \update_wma_data_reg[24]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \Use_Reg_Ctrl.queue_exist_i_reg_1\ : out STD_LOGIC;
    \Not_Using_XPM.Using_BRAM.Native.Using_B36_Sx.The_BRAMs[3].RAMB36_I1\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    update_wm_pop_normal_hold_reg : out STD_LOGIC;
    \update_wma_strb_reg[3]\ : out STD_LOGIC;
    \update_wma_strb_reg[2]\ : out STD_LOGIC;
    \update_wma_strb_reg[1]\ : out STD_LOGIC;
    \update_wma_strb_reg[0]\ : out STD_LOGIC;
    Q : in STD_LOGIC;
    ACLK : in STD_LOGIC;
    O : in STD_LOGIC;
    wma_word_done_d1 : in STD_LOGIC;
    wma_merge_done : in STD_LOGIC;
    \The_Bit[0].Using_FPGA.Using_Reset.FDS_Inst\ : in STD_LOGIC;
    update_evict_valid : in STD_LOGIC;
    update_evict_busy : in STD_LOGIC;
    wm_allocate_reg : in STD_LOGIC;
    wm_local_wrap_reg : in STD_LOGIC;
    wm_exist : in STD_LOGIC;
    \access_data_info[0,1][Last]\ : in STD_LOGIC;
    \wm_port_reg[0]\ : in STD_LOGIC;
    \access_data_info[0,0][Last]\ : in STD_LOGIC;
    update_write_miss_ongoing : in STD_LOGIC;
    wm_kind : in STD_LOGIC;
    wm_local_wrap : in STD_LOGIC;
    \wm_remove_unaligned_reg[0]\ : in STD_LOGIC;
    update_wr_miss_rs_last : in STD_LOGIC;
    wm_evict_reg : in STD_LOGIC;
    \Use_Reg_Ctrl.queue_exist_i_reg_2\ : in STD_LOGIC;
    wr_port_data_valid_i_reg : in STD_LOGIC;
    update_wma_select_port3 : in STD_LOGIC;
    ri_evicted : in STD_LOGIC;
    update_read_miss_ongoing_reg : in STD_LOGIC;
    ri_merge_reg : in STD_LOGIC;
    ri_exist : in STD_LOGIC;
    write_data_full : in STD_LOGIC;
    \Use_FPGA.Cnt_Bit_Gen[4].FDS_Inst_0\ : in STD_LOGIC;
    A : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Use_FPGA.Empty_Inst_0\ : in STD_LOGIC;
    wm_allow_reg : in STD_LOGIC;
    \wr_port_data_info_reg[0][BE][3]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \wr_port_data_info_reg[0][BE][3]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \wm_offset_reg[0]\ : in STD_LOGIC;
    \wm_offset_reg[3]\ : in STD_LOGIC;
    M0_AXI_RDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \Use_FPGA.Cnt_Bit_Gen[6].FDS_Inst_1\ : in STD_LOGIC;
    \Use_FPGA.Cnt_Bit_Gen[6].FDS_Inst_2\ : in STD_LOGIC;
    \Use_FPGA.Cnt_Bit_Gen[6].FDS_Inst_3\ : in STD_LOGIC;
    \Use_FPGA.Cnt_Bit_Gen[6].FDS_Inst_4\ : in STD_LOGIC;
    \Use_FPGA.Cnt_Bit_Gen[6].FDS_Inst_5\ : in STD_LOGIC;
    \Use_FPGA.Cnt_Bit_Gen[6].FDS_Inst_6\ : in STD_LOGIC;
    \Use_FPGA.Cnt_Bit_Gen[6].FDS_Inst_7\ : in STD_LOGIC;
    \Use_FPGA.Cnt_Bit_Gen[6].FDS_Inst_8\ : in STD_LOGIC;
    \Use_FPGA.Cnt_Bit_Gen[6].FDS_Inst_9\ : in STD_LOGIC;
    \Use_FPGA.Cnt_Bit_Gen[6].FDS_Inst_10\ : in STD_LOGIC;
    \Use_FPGA.Cnt_Bit_Gen[6].FDS_Inst_11\ : in STD_LOGIC;
    \Use_FPGA.Cnt_Bit_Gen[6].FDS_Inst_12\ : in STD_LOGIC;
    \Use_FPGA.Cnt_Bit_Gen[6].FDS_Inst_13\ : in STD_LOGIC;
    \Use_FPGA.Cnt_Bit_Gen[6].FDS_Inst_14\ : in STD_LOGIC;
    \Use_FPGA.Cnt_Bit_Gen[6].FDS_Inst_15\ : in STD_LOGIC;
    \Use_FPGA.Cnt_Bit_Gen[6].FDS_Inst_16\ : in STD_LOGIC;
    \Use_FPGA.Cnt_Bit_Gen[6].FDS_Inst_17\ : in STD_LOGIC;
    \Use_FPGA.Cnt_Bit_Gen[6].FDS_Inst_18\ : in STD_LOGIC;
    \Use_FPGA.Cnt_Bit_Gen[6].FDS_Inst_19\ : in STD_LOGIC;
    \Use_FPGA.Cnt_Bit_Gen[6].FDS_Inst_20\ : in STD_LOGIC;
    \Use_FPGA.Cnt_Bit_Gen[6].FDS_Inst_21\ : in STD_LOGIC;
    \Use_FPGA.Cnt_Bit_Gen[6].FDS_Inst_22\ : in STD_LOGIC;
    \Use_FPGA.Cnt_Bit_Gen[6].FDS_Inst_23\ : in STD_LOGIC;
    \Use_FPGA.Cnt_Bit_Gen[6].FDS_Inst_24\ : in STD_LOGIC;
    \Use_FPGA.Cnt_Bit_Gen[6].FDS_Inst_25\ : in STD_LOGIC;
    \Use_FPGA.Cnt_Bit_Gen[6].FDS_Inst_26\ : in STD_LOGIC;
    \Use_FPGA.Cnt_Bit_Gen[6].FDS_Inst_27\ : in STD_LOGIC;
    \Use_FPGA.Cnt_Bit_Gen[6].FDS_Inst_28\ : in STD_LOGIC;
    \Use_FPGA.Cnt_Bit_Gen[6].FDS_Inst_29\ : in STD_LOGIC;
    \Use_FPGA.Cnt_Bit_Gen[6].FDS_Inst_30\ : in STD_LOGIC;
    \Use_FPGA.Cnt_Bit_Gen[6].FDS_Inst_31\ : in STD_LOGIC;
    \Use_FPGA.Cnt_Bit_Gen[6].FDS_Inst_32\ : in STD_LOGIC;
    \Use_FPGA.Cnt_Bit_Gen[6].FDS_Inst_33\ : in STD_LOGIC;
    \Use_FPGA.Cnt_Bit_Gen[6].FDS_Inst_34\ : in STD_LOGIC;
    \Use_FPGA.Cnt_Bit_Gen[6].FDS_Inst_35\ : in STD_LOGIC;
    \Use_FPGA.Cnt_Bit_Gen[6].FDS_Inst_36\ : in STD_LOGIC;
    \Use_FPGA.Cnt_Bit_Gen[6].FDS_Inst_37\ : in STD_LOGIC;
    \Use_FPGA.Cnt_Bit_Gen[6].FDS_Inst_38\ : in STD_LOGIC;
    \Use_FPGA.Cnt_Bit_Gen[6].FDS_Inst_39\ : in STD_LOGIC;
    \Use_FPGA.Cnt_Bit_Gen[6].FDS_Inst_40\ : in STD_LOGIC;
    \Use_FPGA.Cnt_Bit_Gen[6].FDS_Inst_41\ : in STD_LOGIC;
    \Use_FPGA.Cnt_Bit_Gen[6].FDS_Inst_42\ : in STD_LOGIC;
    \Use_FPGA.Cnt_Bit_Gen[6].FDS_Inst_43\ : in STD_LOGIC;
    \Use_FPGA.Cnt_Bit_Gen[6].FDS_Inst_44\ : in STD_LOGIC;
    \Use_FPGA.Cnt_Bit_Gen[6].FDS_Inst_45\ : in STD_LOGIC;
    \Use_FPGA.Cnt_Bit_Gen[6].FDS_Inst_46\ : in STD_LOGIC;
    \Use_FPGA.Cnt_Bit_Gen[6].FDS_Inst_47\ : in STD_LOGIC;
    \Use_FPGA.Cnt_Bit_Gen[6].FDS_Inst_48\ : in STD_LOGIC;
    \Use_FPGA.Cnt_Bit_Gen[6].FDS_Inst_49\ : in STD_LOGIC;
    \Use_FPGA.Cnt_Bit_Gen[6].FDS_Inst_50\ : in STD_LOGIC;
    \Use_FPGA.Cnt_Bit_Gen[6].FDS_Inst_51\ : in STD_LOGIC;
    \Use_FPGA.Cnt_Bit_Gen[6].FDS_Inst_52\ : in STD_LOGIC;
    \Use_FPGA.Cnt_Bit_Gen[6].FDS_Inst_53\ : in STD_LOGIC;
    \Use_FPGA.Cnt_Bit_Gen[6].FDS_Inst_54\ : in STD_LOGIC;
    \Use_FPGA.Cnt_Bit_Gen[6].FDS_Inst_55\ : in STD_LOGIC;
    \Use_FPGA.Cnt_Bit_Gen[6].FDS_Inst_56\ : in STD_LOGIC;
    \Use_FPGA.Cnt_Bit_Gen[6].FDS_Inst_57\ : in STD_LOGIC;
    \Use_FPGA.Cnt_Bit_Gen[6].FDS_Inst_58\ : in STD_LOGIC;
    \Use_FPGA.Cnt_Bit_Gen[6].FDS_Inst_59\ : in STD_LOGIC;
    \Use_FPGA.Cnt_Bit_Gen[6].FDS_Inst_60\ : in STD_LOGIC;
    \Use_FPGA.Cnt_Bit_Gen[6].FDS_Inst_61\ : in STD_LOGIC;
    \Use_FPGA.Cnt_Bit_Gen[6].FDS_Inst_62\ : in STD_LOGIC;
    \Use_FPGA.Cnt_Bit_Gen[6].FDS_Inst_63\ : in STD_LOGIC;
    \Use_FPGA.Cnt_Bit_Gen[6].FDS_Inst_64\ : in STD_LOGIC;
    \Use_FPGA.Cnt_Bit_Gen[6].FDS_Inst_65\ : in STD_LOGIC;
    \Use_FPGA.Cnt_Bit_Gen[6].FDS_Inst_66\ : in STD_LOGIC;
    \Use_FPGA.Cnt_Bit_Gen[6].FDS_Inst_67\ : in STD_LOGIC;
    \Use_FPGA.Cnt_Bit_Gen[6].FDS_Inst_68\ : in STD_LOGIC;
    \Use_FPGA.Cnt_Bit_Gen[6].FDS_Inst_69\ : in STD_LOGIC;
    \Use_FPGA.Cnt_Bit_Gen[6].FDS_Inst_70\ : in STD_LOGIC;
    \Use_FPGA.Cnt_Bit_Gen[6].FDS_Inst_71\ : in STD_LOGIC;
    \Use_FPGA.Cnt_Bit_Gen[6].FDS_Inst_72\ : in STD_LOGIC;
    \Use_FPGA.Cnt_Bit_Gen[6].FDS_Inst_73\ : in STD_LOGIC;
    \Use_FPGA.Cnt_Bit_Gen[6].FDS_Inst_74\ : in STD_LOGIC;
    \Use_FPGA.Cnt_Bit_Gen[6].FDS_Inst_75\ : in STD_LOGIC;
    \Use_FPGA.Cnt_Bit_Gen[6].FDS_Inst_76\ : in STD_LOGIC;
    \Use_FPGA.Cnt_Bit_Gen[6].FDS_Inst_77\ : in STD_LOGIC;
    \Use_FPGA.Cnt_Bit_Gen[6].FDS_Inst_78\ : in STD_LOGIC;
    \Use_FPGA.Cnt_Bit_Gen[6].FDS_Inst_79\ : in STD_LOGIC;
    \Use_FPGA.Cnt_Bit_Gen[6].FDS_Inst_80\ : in STD_LOGIC;
    \Use_FPGA.Cnt_Bit_Gen[6].FDS_Inst_81\ : in STD_LOGIC;
    \Use_FPGA.Cnt_Bit_Gen[6].FDS_Inst_82\ : in STD_LOGIC;
    \Use_FPGA.Cnt_Bit_Gen[6].FDS_Inst_83\ : in STD_LOGIC;
    \Use_FPGA.Cnt_Bit_Gen[6].FDS_Inst_84\ : in STD_LOGIC;
    \Use_FPGA.Cnt_Bit_Gen[6].FDS_Inst_85\ : in STD_LOGIC;
    \Use_FPGA.Cnt_Bit_Gen[6].FDS_Inst_86\ : in STD_LOGIC;
    \Use_FPGA.Cnt_Bit_Gen[6].FDS_Inst_87\ : in STD_LOGIC;
    \Use_FPGA.Cnt_Bit_Gen[6].FDS_Inst_88\ : in STD_LOGIC;
    \Use_FPGA.Cnt_Bit_Gen[6].FDS_Inst_89\ : in STD_LOGIC;
    \Use_FPGA.Cnt_Bit_Gen[6].FDS_Inst_90\ : in STD_LOGIC;
    \Use_FPGA.Cnt_Bit_Gen[6].FDS_Inst_91\ : in STD_LOGIC;
    \Use_FPGA.Cnt_Bit_Gen[6].FDS_Inst_92\ : in STD_LOGIC;
    \Use_FPGA.Cnt_Bit_Gen[6].FDS_Inst_93\ : in STD_LOGIC;
    \Use_FPGA.Cnt_Bit_Gen[6].FDS_Inst_94\ : in STD_LOGIC;
    \Use_FPGA.Cnt_Bit_Gen[6].FDS_Inst_95\ : in STD_LOGIC;
    \Use_FPGA.Cnt_Bit_Gen[6].FDS_Inst_96\ : in STD_LOGIC;
    \Use_FPGA.Cnt_Bit_Gen[6].FDS_Inst_97\ : in STD_LOGIC;
    \Use_FPGA.Cnt_Bit_Gen[6].FDS_Inst_98\ : in STD_LOGIC;
    \Use_FPGA.Cnt_Bit_Gen[6].FDS_Inst_99\ : in STD_LOGIC;
    \Use_FPGA.Cnt_Bit_Gen[6].FDS_Inst_100\ : in STD_LOGIC;
    \Use_FPGA.Cnt_Bit_Gen[6].FDS_Inst_101\ : in STD_LOGIC;
    \Use_FPGA.Cnt_Bit_Gen[6].FDS_Inst_102\ : in STD_LOGIC;
    \Use_FPGA.Cnt_Bit_Gen[6].FDS_Inst_103\ : in STD_LOGIC;
    \Use_FPGA.Cnt_Bit_Gen[6].FDS_Inst_104\ : in STD_LOGIC;
    \Use_FPGA.Cnt_Bit_Gen[6].FDS_Inst_105\ : in STD_LOGIC;
    \Use_FPGA.Cnt_Bit_Gen[6].FDS_Inst_106\ : in STD_LOGIC;
    \Use_FPGA.Cnt_Bit_Gen[6].FDS_Inst_107\ : in STD_LOGIC;
    \Use_FPGA.Cnt_Bit_Gen[6].FDS_Inst_108\ : in STD_LOGIC;
    \Use_FPGA.Cnt_Bit_Gen[6].FDS_Inst_109\ : in STD_LOGIC;
    \Use_FPGA.Cnt_Bit_Gen[6].FDS_Inst_110\ : in STD_LOGIC;
    \Use_FPGA.Cnt_Bit_Gen[6].FDS_Inst_111\ : in STD_LOGIC;
    \Use_FPGA.Cnt_Bit_Gen[6].FDS_Inst_112\ : in STD_LOGIC;
    \Use_FPGA.Cnt_Bit_Gen[6].FDS_Inst_113\ : in STD_LOGIC;
    \Use_FPGA.Cnt_Bit_Gen[6].FDS_Inst_114\ : in STD_LOGIC;
    \Use_FPGA.Cnt_Bit_Gen[6].FDS_Inst_115\ : in STD_LOGIC;
    \Use_FPGA.Cnt_Bit_Gen[6].FDS_Inst_116\ : in STD_LOGIC;
    \Use_FPGA.Cnt_Bit_Gen[6].FDS_Inst_117\ : in STD_LOGIC;
    \Use_FPGA.Cnt_Bit_Gen[6].FDS_Inst_118\ : in STD_LOGIC;
    \Use_FPGA.Cnt_Bit_Gen[6].FDS_Inst_119\ : in STD_LOGIC;
    \Use_FPGA.Cnt_Bit_Gen[6].FDS_Inst_120\ : in STD_LOGIC;
    \Use_FPGA.Cnt_Bit_Gen[6].FDS_Inst_121\ : in STD_LOGIC;
    \Use_FPGA.Cnt_Bit_Gen[6].FDS_Inst_122\ : in STD_LOGIC;
    \Use_FPGA.Cnt_Bit_Gen[6].FDS_Inst_123\ : in STD_LOGIC;
    \Use_FPGA.Cnt_Bit_Gen[6].FDS_Inst_124\ : in STD_LOGIC;
    \Use_FPGA.Cnt_Bit_Gen[6].FDS_Inst_125\ : in STD_LOGIC;
    \Use_FPGA.Cnt_Bit_Gen[6].FDS_Inst_126\ : in STD_LOGIC;
    \Use_FPGA.Cnt_Bit_Gen[6].FDS_Inst_127\ : in STD_LOGIC;
    \Use_FPGA.Cnt_Bit_Gen[6].FDS_Inst_128\ : in STD_LOGIC;
    \Use_FPGA.Cnt_Bit_Gen[6].FDS_Inst_129\ : in STD_LOGIC;
    \Use_FPGA.Cnt_Bit_Gen[6].FDS_Inst_130\ : in STD_LOGIC;
    \Use_FPGA.Cnt_Bit_Gen[6].FDS_Inst_131\ : in STD_LOGIC;
    \Use_FPGA.Cnt_Bit_Gen[6].FDS_Inst_132\ : in STD_LOGIC;
    \Use_FPGA.Cnt_Bit_Gen[6].FDS_Inst_133\ : in STD_LOGIC;
    \Use_FPGA.Cnt_Bit_Gen[6].FDS_Inst_134\ : in STD_LOGIC;
    \Use_FPGA.Cnt_Bit_Gen[6].FDS_Inst_135\ : in STD_LOGIC;
    \Use_FPGA.Cnt_Bit_Gen[6].FDS_Inst_136\ : in STD_LOGIC;
    \Use_FPGA.Cnt_Bit_Gen[6].FDS_Inst_137\ : in STD_LOGIC;
    \Use_FPGA.Cnt_Bit_Gen[6].FDS_Inst_138\ : in STD_LOGIC;
    \Use_FPGA.Cnt_Bit_Gen[6].FDS_Inst_139\ : in STD_LOGIC;
    \Use_FPGA.Cnt_Bit_Gen[6].FDS_Inst_140\ : in STD_LOGIC;
    \Use_FPGA.Cnt_Bit_Gen[6].FDS_Inst_141\ : in STD_LOGIC;
    \Use_FPGA.Cnt_Bit_Gen[6].FDS_Inst_142\ : in STD_LOGIC;
    \Use_FPGA.Cnt_Bit_Gen[6].FDS_Inst_143\ : in STD_LOGIC;
    \Use_FPGA.Cnt_Bit_Gen[6].FDS_Inst_144\ : in STD_LOGIC;
    \Use_FPGA.Cnt_Bit_Gen[6].FDS_Inst_145\ : in STD_LOGIC;
    \Use_FPGA.Cnt_Bit_Gen[6].FDS_Inst_146\ : in STD_LOGIC;
    \Use_FPGA.Cnt_Bit_Gen[6].FDS_Inst_147\ : in STD_LOGIC;
    \Use_FPGA.Cnt_Bit_Gen[6].FDS_Inst_148\ : in STD_LOGIC;
    update_wm_pop_normal_hold_reg_0 : in STD_LOGIC;
    queue_pop : in STD_LOGIC;
    p_3_in : in STD_LOGIC;
    update_wma_strb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    p_2_in : in STD_LOGIC;
    p_1_in3_in : in STD_LOGIC;
    \wr_port_data_info_reg[0][BE][0]\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_system_cache_0_0_sc_srl_fifo_counter__parameterized10\ : entity is "sc_srl_fifo_counter";
end \design_1_system_cache_0_0_sc_srl_fifo_counter__parameterized10\;

architecture STRUCTURE of \design_1_system_cache_0_0_sc_srl_fifo_counter__parameterized10\ is
  signal CI : STD_LOGIC;
  signal D : STD_LOGIC;
  signal DI : STD_LOGIC;
  signal LI : STD_LOGIC;
  signal \Not_Using_XPM.Using_BRAM.Native.Using_B36_Sx.The_BRAMs[0].RAMB36_I1_i_43_n_0\ : STD_LOGIC;
  signal \Not_Using_XPM.Using_BRAM.Native.Using_B36_Sx.The_BRAMs[0].RAMB36_I1_i_44_n_0\ : STD_LOGIC;
  signal \Not_Using_XPM.Using_BRAM.Native.Using_B36_Sx.The_BRAMs[0].RAMB36_I1_i_45_n_0\ : STD_LOGIC;
  signal \Not_Using_XPM.Using_BRAM.Native.Using_B36_Sx.The_BRAMs[0].RAMB36_I1_i_46_n_0\ : STD_LOGIC;
  signal \Not_Using_XPM.Using_BRAM.Native.Using_B36_Sx.The_BRAMs[0].RAMB36_I1_i_47_n_0\ : STD_LOGIC;
  signal \Not_Using_XPM.Using_BRAM.Native.Using_B36_Sx.The_BRAMs[0].RAMB36_I1_i_48_n_0\ : STD_LOGIC;
  signal \Not_Using_XPM.Using_BRAM.Native.Using_B36_Sx.The_BRAMs[0].RAMB36_I1_i_49_n_0\ : STD_LOGIC;
  signal \Not_Using_XPM.Using_BRAM.Native.Using_B36_Sx.The_BRAMs[0].RAMB36_I1_i_50_n_0\ : STD_LOGIC;
  signal \Not_Using_XPM.Using_BRAM.Native.Using_B36_Sx.The_BRAMs[0].RAMB36_I1_i_51_n_0\ : STD_LOGIC;
  signal \Not_Using_XPM.Using_BRAM.Native.Using_B36_Sx.The_BRAMs[1].RAMB36_I1_i_18_n_0\ : STD_LOGIC;
  signal \Not_Using_XPM.Using_BRAM.Native.Using_B36_Sx.The_BRAMs[2].RAMB36_I1_i_18_n_0\ : STD_LOGIC;
  signal \Not_Using_XPM.Using_BRAM.Native.Using_B36_Sx.The_BRAMs[3].RAMB36_I1_i_18_n_0\ : STD_LOGIC;
  signal \Not_Using_XPM.Using_BRAM.Native.Using_B36_Sx.The_BRAMs[3].RAMB36_I1_i_19_n_0\ : STD_LOGIC;
  signal \Not_Using_XPM.Using_BRAM.Native.Using_B36_Sx.The_BRAMs[3].RAMB36_I1_i_20_n_0\ : STD_LOGIC;
  signal \Not_Using_XPM.Using_BRAM.Native.Using_B36_Sx.The_BRAMs[3].RAMB36_I1_i_21_n_0\ : STD_LOGIC;
  signal \Not_Using_XPM.Using_BRAM.Native.Using_B36_Sx.The_BRAMs[3].RAMB36_I1_i_22_n_0\ : STD_LOGIC;
  signal \Not_Using_XPM.Using_BRAM.Native.Using_B36_Sx.The_BRAMs[3].RAMB36_I1_i_23_n_0\ : STD_LOGIC;
  signal \Not_Using_XPM.Using_BRAM.Native.Using_B36_Sx.The_BRAMs[3].RAMB36_I1_i_24_n_0\ : STD_LOGIC;
  signal \Not_Using_XPM.Using_BRAM.Native.Using_B36_Sx.The_BRAMs[3].RAMB36_I1_i_25_n_0\ : STD_LOGIC;
  signal \Not_Using_XPM.Using_BRAM.Native.Using_B36_Sx.The_BRAMs[3].RAMB36_I1_i_26_n_0\ : STD_LOGIC;
  signal \Use_FPGA.Almost_Empty_Inst_i_1__12_n_0\ : STD_LOGIC;
  signal \Use_FPGA.Almost_Empty_Inst_i_2__16_n_0\ : STD_LOGIC;
  signal \Use_FPGA.Almost_Empty_Inst_i_3_n_0\ : STD_LOGIC;
  signal \Use_FPGA.Almost_Empty_Inst_n_0\ : STD_LOGIC;
  signal \Use_FPGA.Almost_Full_Inst_i_2__12_n_0\ : STD_LOGIC;
  signal \Use_FPGA.Almost_Full_Inst_i_3_n_0\ : STD_LOGIC;
  signal \^use_fpga.cnt_bit_gen[6].fds_inst_0\ : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal \Use_FPGA.Empty_Inst_i_1__12_n_0\ : STD_LOGIC;
  signal \Use_FPGA.Full_Inst_i_1__9_n_0\ : STD_LOGIC;
  signal carry_2 : STD_LOGIC;
  signal carry_3 : STD_LOGIC;
  signal carry_4 : STD_LOGIC;
  signal carry_5 : STD_LOGIC;
  signal carry_6 : STD_LOGIC;
  signal carry_7 : STD_LOGIC;
  signal carry_8 : STD_LOGIC;
  signal cnt_di_1 : STD_LOGIC;
  signal cnt_di_2 : STD_LOGIC;
  signal cnt_di_3 : STD_LOGIC;
  signal cnt_di_4 : STD_LOGIC;
  signal cnt_di_5 : STD_LOGIC;
  signal cnt_di_6 : STD_LOGIC;
  signal cnt_di_7 : STD_LOGIC;
  signal cnt_s_1 : STD_LOGIC;
  signal cnt_s_2 : STD_LOGIC;
  signal cnt_s_3 : STD_LOGIC;
  signal cnt_s_4 : STD_LOGIC;
  signal cnt_s_5 : STD_LOGIC;
  signal cnt_s_6 : STD_LOGIC;
  signal cnt_s_7 : STD_LOGIC;
  signal cnt_s_8 : STD_LOGIC;
  signal \^p_20_in\ : STD_LOGIC;
  signal p_4_in : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal p_7_in : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal queue_almost_full : STD_LOGIC;
  signal read_fifo_addr_next_0 : STD_LOGIC;
  signal read_fifo_addr_next_1 : STD_LOGIC;
  signal read_fifo_addr_next_2 : STD_LOGIC;
  signal read_fifo_addr_next_3 : STD_LOGIC;
  signal read_fifo_addr_next_4 : STD_LOGIC;
  signal read_fifo_addr_next_5 : STD_LOGIC;
  signal read_fifo_addr_next_6 : STD_LOGIC;
  signal read_fifo_addr_next_7 : STD_LOGIC;
  signal read_fifo_addr_next_8 : STD_LOGIC;
  signal update_wr_miss_rs_valid : STD_LOGIC;
  signal wma_fifo_empty : STD_LOGIC;
  signal wma_fifo_full : STD_LOGIC;
  signal wma_merge_done_i_2_n_0 : STD_LOGIC;
  signal wma_read_fifo_addr : STD_LOGIC_VECTOR ( 8 downto 7 );
  signal \^wma_word_done_d1_reg_0\ : STD_LOGIC;
  signal \NLW_Use_FPGA.Cnt_Bit_Gen[8].XOR_Inst_CARRY4_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_Use_FPGA.Cnt_Bit_Gen[8].XOR_Inst_CARRY4_DI_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_Use_FPGA.Cnt_Bit_Gen[8].XOR_Inst_CARRY4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_Use_FPGA.Cnt_Bit_Gen[8].XOR_Inst_CARRY4_S_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \Use_FPGA.Almost_Empty_Inst\ : label is "FDR";
  attribute box_type : string;
  attribute box_type of \Use_FPGA.Almost_Empty_Inst\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \Use_FPGA.Almost_Full_Inst\ : label is "FDR";
  attribute box_type of \Use_FPGA.Almost_Full_Inst\ : label is "PRIMITIVE";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \Use_FPGA.Almost_Full_Inst_i_1__9\ : label is "soft_lutpair83";
  attribute box_type of \Use_FPGA.Cnt_Bit_Gen[0].Active_Low.First_Bit.LUT_Inst\ : label is "PRIMITIVE";
  attribute SOFT_HLUTNM of \Use_FPGA.Cnt_Bit_Gen[0].Active_Low.First_Bit.LUT_Inst_i_1__8\ : label is "soft_lutpair84";
  attribute XILINX_LEGACY_PRIM of \Use_FPGA.Cnt_Bit_Gen[0].FDS_Inst\ : label is "FDS";
  attribute box_type of \Use_FPGA.Cnt_Bit_Gen[0].FDS_Inst\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \Use_FPGA.Cnt_Bit_Gen[0].Use_Muxcy.MUXCY_Inst_CARRY4\ : label is "(MUXCY,XORCY)";
  attribute XILINX_TRANSFORM_PINMAP : string;
  attribute XILINX_TRANSFORM_PINMAP of \Use_FPGA.Cnt_Bit_Gen[0].Use_Muxcy.MUXCY_Inst_CARRY4\ : label is "LO:O";
  attribute box_type of \Use_FPGA.Cnt_Bit_Gen[0].Use_Muxcy.MUXCY_Inst_CARRY4\ : label is "PRIMITIVE";
  attribute box_type of \Use_FPGA.Cnt_Bit_Gen[1].Active_Low.Other_Bits.LUT_Inst\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \Use_FPGA.Cnt_Bit_Gen[1].FDS_Inst\ : label is "FDS";
  attribute box_type of \Use_FPGA.Cnt_Bit_Gen[1].FDS_Inst\ : label is "PRIMITIVE";
  attribute box_type of \Use_FPGA.Cnt_Bit_Gen[2].Active_Low.Other_Bits.LUT_Inst\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \Use_FPGA.Cnt_Bit_Gen[2].FDS_Inst\ : label is "FDS";
  attribute box_type of \Use_FPGA.Cnt_Bit_Gen[2].FDS_Inst\ : label is "PRIMITIVE";
  attribute box_type of \Use_FPGA.Cnt_Bit_Gen[3].Active_Low.Other_Bits.LUT_Inst\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \Use_FPGA.Cnt_Bit_Gen[3].FDS_Inst\ : label is "FDS";
  attribute box_type of \Use_FPGA.Cnt_Bit_Gen[3].FDS_Inst\ : label is "PRIMITIVE";
  attribute box_type of \Use_FPGA.Cnt_Bit_Gen[4].Active_Low.Other_Bits.LUT_Inst\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \Use_FPGA.Cnt_Bit_Gen[4].FDS_Inst\ : label is "FDS";
  attribute box_type of \Use_FPGA.Cnt_Bit_Gen[4].FDS_Inst\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \Use_FPGA.Cnt_Bit_Gen[4].Use_Muxcy.MUXCY_Inst_CARRY4\ : label is "(MUXCY,XORCY)";
  attribute XILINX_TRANSFORM_PINMAP of \Use_FPGA.Cnt_Bit_Gen[4].Use_Muxcy.MUXCY_Inst_CARRY4\ : label is "LO:O";
  attribute box_type of \Use_FPGA.Cnt_Bit_Gen[4].Use_Muxcy.MUXCY_Inst_CARRY4\ : label is "PRIMITIVE";
  attribute box_type of \Use_FPGA.Cnt_Bit_Gen[5].Active_Low.Other_Bits.LUT_Inst\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \Use_FPGA.Cnt_Bit_Gen[5].FDS_Inst\ : label is "FDS";
  attribute box_type of \Use_FPGA.Cnt_Bit_Gen[5].FDS_Inst\ : label is "PRIMITIVE";
  attribute box_type of \Use_FPGA.Cnt_Bit_Gen[6].Active_Low.Other_Bits.LUT_Inst\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \Use_FPGA.Cnt_Bit_Gen[6].FDS_Inst\ : label is "FDS";
  attribute box_type of \Use_FPGA.Cnt_Bit_Gen[6].FDS_Inst\ : label is "PRIMITIVE";
  attribute box_type of \Use_FPGA.Cnt_Bit_Gen[7].Active_Low.Other_Bits.LUT_Inst\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \Use_FPGA.Cnt_Bit_Gen[7].FDS_Inst\ : label is "FDS";
  attribute box_type of \Use_FPGA.Cnt_Bit_Gen[7].FDS_Inst\ : label is "PRIMITIVE";
  attribute box_type of \Use_FPGA.Cnt_Bit_Gen[8].Active_Low.Last_Bit.LUT_Inst\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \Use_FPGA.Cnt_Bit_Gen[8].FDS_Inst\ : label is "FDS";
  attribute box_type of \Use_FPGA.Cnt_Bit_Gen[8].FDS_Inst\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \Use_FPGA.Cnt_Bit_Gen[8].XOR_Inst_CARRY4\ : label is "(MUXCY,XORCY)";
  attribute box_type of \Use_FPGA.Cnt_Bit_Gen[8].XOR_Inst_CARRY4\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \Use_FPGA.Empty_Inst\ : label is "FDS";
  attribute box_type of \Use_FPGA.Empty_Inst\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \Use_FPGA.Full_Inst\ : label is "FDR";
  attribute box_type of \Use_FPGA.Full_Inst\ : label is "PRIMITIVE";
  attribute SOFT_HLUTNM of \Use_FPGA.Full_Inst_i_1__9\ : label is "soft_lutpair83";
  attribute SOFT_HLUTNM of \Use_FPGA.Full_Inst_i_2\ : label is "soft_lutpair84";
  attribute SOFT_HLUTNM of \Using_FPGA.AND2B1L_Inst1_i_3\ : label is "soft_lutpair85";
  attribute SOFT_HLUTNM of update_evict_valid_i_3 : label is "soft_lutpair85";
begin
  \Use_FPGA.Cnt_Bit_Gen[6].FDS_Inst_0\(6 downto 0) <= \^use_fpga.cnt_bit_gen[6].fds_inst_0\(6 downto 0);
  p_20_in <= \^p_20_in\;
  wma_word_done_d1_reg_0 <= \^wma_word_done_d1_reg_0\;
\Not_Using_XPM.Using_BRAM.Native.Using_B36_Sx.The_BRAMs[0].RAMB36_I1_i_33__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF20DF00"
    )
        port map (
      I0 => ri_merge_reg,
      I1 => wma_merge_done,
      I2 => \Not_Using_XPM.Using_BRAM.Native.Using_B36_Sx.The_BRAMs[0].RAMB36_I1_i_43_n_0\,
      I3 => M0_AXI_RDATA(7),
      I4 => \Not_Using_XPM.Using_BRAM.Native.Using_B36_Sx.The_BRAMs[0].RAMB36_I1_i_44_n_0\,
      O => \Not_Using_XPM.Using_BRAM.Native.Using_B36_Sx.The_BRAMs[3].RAMB36_I1\(7)
    );
\Not_Using_XPM.Using_BRAM.Native.Using_B36_Sx.The_BRAMs[0].RAMB36_I1_i_34__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF20DF00"
    )
        port map (
      I0 => ri_merge_reg,
      I1 => wma_merge_done,
      I2 => \Not_Using_XPM.Using_BRAM.Native.Using_B36_Sx.The_BRAMs[0].RAMB36_I1_i_43_n_0\,
      I3 => M0_AXI_RDATA(6),
      I4 => \Not_Using_XPM.Using_BRAM.Native.Using_B36_Sx.The_BRAMs[0].RAMB36_I1_i_45_n_0\,
      O => \Not_Using_XPM.Using_BRAM.Native.Using_B36_Sx.The_BRAMs[3].RAMB36_I1\(6)
    );
\Not_Using_XPM.Using_BRAM.Native.Using_B36_Sx.The_BRAMs[0].RAMB36_I1_i_35__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF20DF00"
    )
        port map (
      I0 => ri_merge_reg,
      I1 => wma_merge_done,
      I2 => \Not_Using_XPM.Using_BRAM.Native.Using_B36_Sx.The_BRAMs[0].RAMB36_I1_i_43_n_0\,
      I3 => M0_AXI_RDATA(5),
      I4 => \Not_Using_XPM.Using_BRAM.Native.Using_B36_Sx.The_BRAMs[0].RAMB36_I1_i_46_n_0\,
      O => \Not_Using_XPM.Using_BRAM.Native.Using_B36_Sx.The_BRAMs[3].RAMB36_I1\(5)
    );
\Not_Using_XPM.Using_BRAM.Native.Using_B36_Sx.The_BRAMs[0].RAMB36_I1_i_36__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF20DF00"
    )
        port map (
      I0 => ri_merge_reg,
      I1 => wma_merge_done,
      I2 => \Not_Using_XPM.Using_BRAM.Native.Using_B36_Sx.The_BRAMs[0].RAMB36_I1_i_43_n_0\,
      I3 => M0_AXI_RDATA(4),
      I4 => \Not_Using_XPM.Using_BRAM.Native.Using_B36_Sx.The_BRAMs[0].RAMB36_I1_i_47_n_0\,
      O => \Not_Using_XPM.Using_BRAM.Native.Using_B36_Sx.The_BRAMs[3].RAMB36_I1\(4)
    );
\Not_Using_XPM.Using_BRAM.Native.Using_B36_Sx.The_BRAMs[0].RAMB36_I1_i_37__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF20DF00"
    )
        port map (
      I0 => ri_merge_reg,
      I1 => wma_merge_done,
      I2 => \Not_Using_XPM.Using_BRAM.Native.Using_B36_Sx.The_BRAMs[0].RAMB36_I1_i_43_n_0\,
      I3 => M0_AXI_RDATA(3),
      I4 => \Not_Using_XPM.Using_BRAM.Native.Using_B36_Sx.The_BRAMs[0].RAMB36_I1_i_48_n_0\,
      O => \Not_Using_XPM.Using_BRAM.Native.Using_B36_Sx.The_BRAMs[3].RAMB36_I1\(3)
    );
\Not_Using_XPM.Using_BRAM.Native.Using_B36_Sx.The_BRAMs[0].RAMB36_I1_i_38__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF20DF00"
    )
        port map (
      I0 => ri_merge_reg,
      I1 => wma_merge_done,
      I2 => \Not_Using_XPM.Using_BRAM.Native.Using_B36_Sx.The_BRAMs[0].RAMB36_I1_i_43_n_0\,
      I3 => M0_AXI_RDATA(2),
      I4 => \Not_Using_XPM.Using_BRAM.Native.Using_B36_Sx.The_BRAMs[0].RAMB36_I1_i_49_n_0\,
      O => \Not_Using_XPM.Using_BRAM.Native.Using_B36_Sx.The_BRAMs[3].RAMB36_I1\(2)
    );
\Not_Using_XPM.Using_BRAM.Native.Using_B36_Sx.The_BRAMs[0].RAMB36_I1_i_39__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF20DF00"
    )
        port map (
      I0 => ri_merge_reg,
      I1 => wma_merge_done,
      I2 => \Not_Using_XPM.Using_BRAM.Native.Using_B36_Sx.The_BRAMs[0].RAMB36_I1_i_43_n_0\,
      I3 => M0_AXI_RDATA(1),
      I4 => \Not_Using_XPM.Using_BRAM.Native.Using_B36_Sx.The_BRAMs[0].RAMB36_I1_i_50_n_0\,
      O => \Not_Using_XPM.Using_BRAM.Native.Using_B36_Sx.The_BRAMs[3].RAMB36_I1\(1)
    );
\Not_Using_XPM.Using_BRAM.Native.Using_B36_Sx.The_BRAMs[0].RAMB36_I1_i_40__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF20DF00"
    )
        port map (
      I0 => ri_merge_reg,
      I1 => wma_merge_done,
      I2 => \Not_Using_XPM.Using_BRAM.Native.Using_B36_Sx.The_BRAMs[0].RAMB36_I1_i_43_n_0\,
      I3 => M0_AXI_RDATA(0),
      I4 => \Not_Using_XPM.Using_BRAM.Native.Using_B36_Sx.The_BRAMs[0].RAMB36_I1_i_51_n_0\,
      O => \Not_Using_XPM.Using_BRAM.Native.Using_B36_Sx.The_BRAMs[3].RAMB36_I1\(0)
    );
\Not_Using_XPM.Using_BRAM.Native.Using_B36_Sx.The_BRAMs[0].RAMB36_I1_i_43\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \Use_FPGA.Cnt_Bit_Gen[6].FDS_Inst_5\,
      I1 => \Use_FPGA.Cnt_Bit_Gen[6].FDS_Inst_6\,
      I2 => wma_read_fifo_addr(8),
      I3 => \Use_FPGA.Cnt_Bit_Gen[6].FDS_Inst_7\,
      I4 => wma_read_fifo_addr(7),
      I5 => \Use_FPGA.Cnt_Bit_Gen[6].FDS_Inst_8\,
      O => \Not_Using_XPM.Using_BRAM.Native.Using_B36_Sx.The_BRAMs[0].RAMB36_I1_i_43_n_0\
    );
\Not_Using_XPM.Using_BRAM.Native.Using_B36_Sx.The_BRAMs[0].RAMB36_I1_i_44\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \Use_FPGA.Cnt_Bit_Gen[6].FDS_Inst_49\,
      I1 => \Use_FPGA.Cnt_Bit_Gen[6].FDS_Inst_50\,
      I2 => wma_read_fifo_addr(8),
      I3 => \Use_FPGA.Cnt_Bit_Gen[6].FDS_Inst_51\,
      I4 => wma_read_fifo_addr(7),
      I5 => \Use_FPGA.Cnt_Bit_Gen[6].FDS_Inst_52\,
      O => \Not_Using_XPM.Using_BRAM.Native.Using_B36_Sx.The_BRAMs[0].RAMB36_I1_i_44_n_0\
    );
\Not_Using_XPM.Using_BRAM.Native.Using_B36_Sx.The_BRAMs[0].RAMB36_I1_i_45\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \Use_FPGA.Cnt_Bit_Gen[6].FDS_Inst_45\,
      I1 => \Use_FPGA.Cnt_Bit_Gen[6].FDS_Inst_46\,
      I2 => wma_read_fifo_addr(8),
      I3 => \Use_FPGA.Cnt_Bit_Gen[6].FDS_Inst_47\,
      I4 => wma_read_fifo_addr(7),
      I5 => \Use_FPGA.Cnt_Bit_Gen[6].FDS_Inst_48\,
      O => \Not_Using_XPM.Using_BRAM.Native.Using_B36_Sx.The_BRAMs[0].RAMB36_I1_i_45_n_0\
    );
\Not_Using_XPM.Using_BRAM.Native.Using_B36_Sx.The_BRAMs[0].RAMB36_I1_i_46\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \Use_FPGA.Cnt_Bit_Gen[6].FDS_Inst_41\,
      I1 => \Use_FPGA.Cnt_Bit_Gen[6].FDS_Inst_42\,
      I2 => wma_read_fifo_addr(8),
      I3 => \Use_FPGA.Cnt_Bit_Gen[6].FDS_Inst_43\,
      I4 => wma_read_fifo_addr(7),
      I5 => \Use_FPGA.Cnt_Bit_Gen[6].FDS_Inst_44\,
      O => \Not_Using_XPM.Using_BRAM.Native.Using_B36_Sx.The_BRAMs[0].RAMB36_I1_i_46_n_0\
    );
\Not_Using_XPM.Using_BRAM.Native.Using_B36_Sx.The_BRAMs[0].RAMB36_I1_i_47\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \Use_FPGA.Cnt_Bit_Gen[6].FDS_Inst_37\,
      I1 => \Use_FPGA.Cnt_Bit_Gen[6].FDS_Inst_38\,
      I2 => wma_read_fifo_addr(8),
      I3 => \Use_FPGA.Cnt_Bit_Gen[6].FDS_Inst_39\,
      I4 => wma_read_fifo_addr(7),
      I5 => \Use_FPGA.Cnt_Bit_Gen[6].FDS_Inst_40\,
      O => \Not_Using_XPM.Using_BRAM.Native.Using_B36_Sx.The_BRAMs[0].RAMB36_I1_i_47_n_0\
    );
\Not_Using_XPM.Using_BRAM.Native.Using_B36_Sx.The_BRAMs[0].RAMB36_I1_i_48\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \Use_FPGA.Cnt_Bit_Gen[6].FDS_Inst_33\,
      I1 => \Use_FPGA.Cnt_Bit_Gen[6].FDS_Inst_34\,
      I2 => wma_read_fifo_addr(8),
      I3 => \Use_FPGA.Cnt_Bit_Gen[6].FDS_Inst_35\,
      I4 => wma_read_fifo_addr(7),
      I5 => \Use_FPGA.Cnt_Bit_Gen[6].FDS_Inst_36\,
      O => \Not_Using_XPM.Using_BRAM.Native.Using_B36_Sx.The_BRAMs[0].RAMB36_I1_i_48_n_0\
    );
\Not_Using_XPM.Using_BRAM.Native.Using_B36_Sx.The_BRAMs[0].RAMB36_I1_i_49\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \Use_FPGA.Cnt_Bit_Gen[6].FDS_Inst_29\,
      I1 => \Use_FPGA.Cnt_Bit_Gen[6].FDS_Inst_30\,
      I2 => wma_read_fifo_addr(8),
      I3 => \Use_FPGA.Cnt_Bit_Gen[6].FDS_Inst_31\,
      I4 => wma_read_fifo_addr(7),
      I5 => \Use_FPGA.Cnt_Bit_Gen[6].FDS_Inst_32\,
      O => \Not_Using_XPM.Using_BRAM.Native.Using_B36_Sx.The_BRAMs[0].RAMB36_I1_i_49_n_0\
    );
\Not_Using_XPM.Using_BRAM.Native.Using_B36_Sx.The_BRAMs[0].RAMB36_I1_i_50\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \Use_FPGA.Cnt_Bit_Gen[6].FDS_Inst_25\,
      I1 => \Use_FPGA.Cnt_Bit_Gen[6].FDS_Inst_26\,
      I2 => wma_read_fifo_addr(8),
      I3 => \Use_FPGA.Cnt_Bit_Gen[6].FDS_Inst_27\,
      I4 => wma_read_fifo_addr(7),
      I5 => \Use_FPGA.Cnt_Bit_Gen[6].FDS_Inst_28\,
      O => \Not_Using_XPM.Using_BRAM.Native.Using_B36_Sx.The_BRAMs[0].RAMB36_I1_i_50_n_0\
    );
\Not_Using_XPM.Using_BRAM.Native.Using_B36_Sx.The_BRAMs[0].RAMB36_I1_i_51\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \Use_FPGA.Cnt_Bit_Gen[6].FDS_Inst_21\,
      I1 => \Use_FPGA.Cnt_Bit_Gen[6].FDS_Inst_22\,
      I2 => wma_read_fifo_addr(8),
      I3 => \Use_FPGA.Cnt_Bit_Gen[6].FDS_Inst_23\,
      I4 => wma_read_fifo_addr(7),
      I5 => \Use_FPGA.Cnt_Bit_Gen[6].FDS_Inst_24\,
      O => \Not_Using_XPM.Using_BRAM.Native.Using_B36_Sx.The_BRAMs[0].RAMB36_I1_i_51_n_0\
    );
\Not_Using_XPM.Using_BRAM.Native.Using_B36_Sx.The_BRAMs[1].RAMB36_I1_i_10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF20DF00"
    )
        port map (
      I0 => ri_merge_reg,
      I1 => wma_merge_done,
      I2 => \Not_Using_XPM.Using_BRAM.Native.Using_B36_Sx.The_BRAMs[1].RAMB36_I1_i_18_n_0\,
      I3 => M0_AXI_RDATA(14),
      I4 => p_4_in(6),
      O => \Not_Using_XPM.Using_BRAM.Native.Using_B36_Sx.The_BRAMs[3].RAMB36_I1\(14)
    );
\Not_Using_XPM.Using_BRAM.Native.Using_B36_Sx.The_BRAMs[1].RAMB36_I1_i_11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF20DF00"
    )
        port map (
      I0 => ri_merge_reg,
      I1 => wma_merge_done,
      I2 => \Not_Using_XPM.Using_BRAM.Native.Using_B36_Sx.The_BRAMs[1].RAMB36_I1_i_18_n_0\,
      I3 => M0_AXI_RDATA(13),
      I4 => p_4_in(5),
      O => \Not_Using_XPM.Using_BRAM.Native.Using_B36_Sx.The_BRAMs[3].RAMB36_I1\(13)
    );
\Not_Using_XPM.Using_BRAM.Native.Using_B36_Sx.The_BRAMs[1].RAMB36_I1_i_12\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF20DF00"
    )
        port map (
      I0 => ri_merge_reg,
      I1 => wma_merge_done,
      I2 => \Not_Using_XPM.Using_BRAM.Native.Using_B36_Sx.The_BRAMs[1].RAMB36_I1_i_18_n_0\,
      I3 => M0_AXI_RDATA(12),
      I4 => p_4_in(4),
      O => \Not_Using_XPM.Using_BRAM.Native.Using_B36_Sx.The_BRAMs[3].RAMB36_I1\(12)
    );
\Not_Using_XPM.Using_BRAM.Native.Using_B36_Sx.The_BRAMs[1].RAMB36_I1_i_13\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF20DF00"
    )
        port map (
      I0 => ri_merge_reg,
      I1 => wma_merge_done,
      I2 => \Not_Using_XPM.Using_BRAM.Native.Using_B36_Sx.The_BRAMs[1].RAMB36_I1_i_18_n_0\,
      I3 => M0_AXI_RDATA(11),
      I4 => p_4_in(3),
      O => \Not_Using_XPM.Using_BRAM.Native.Using_B36_Sx.The_BRAMs[3].RAMB36_I1\(11)
    );
\Not_Using_XPM.Using_BRAM.Native.Using_B36_Sx.The_BRAMs[1].RAMB36_I1_i_14\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF20DF00"
    )
        port map (
      I0 => ri_merge_reg,
      I1 => wma_merge_done,
      I2 => \Not_Using_XPM.Using_BRAM.Native.Using_B36_Sx.The_BRAMs[1].RAMB36_I1_i_18_n_0\,
      I3 => M0_AXI_RDATA(10),
      I4 => p_4_in(2),
      O => \Not_Using_XPM.Using_BRAM.Native.Using_B36_Sx.The_BRAMs[3].RAMB36_I1\(10)
    );
\Not_Using_XPM.Using_BRAM.Native.Using_B36_Sx.The_BRAMs[1].RAMB36_I1_i_15\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF20DF00"
    )
        port map (
      I0 => ri_merge_reg,
      I1 => wma_merge_done,
      I2 => \Not_Using_XPM.Using_BRAM.Native.Using_B36_Sx.The_BRAMs[1].RAMB36_I1_i_18_n_0\,
      I3 => M0_AXI_RDATA(9),
      I4 => p_4_in(1),
      O => \Not_Using_XPM.Using_BRAM.Native.Using_B36_Sx.The_BRAMs[3].RAMB36_I1\(9)
    );
\Not_Using_XPM.Using_BRAM.Native.Using_B36_Sx.The_BRAMs[1].RAMB36_I1_i_16\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF20DF00"
    )
        port map (
      I0 => ri_merge_reg,
      I1 => wma_merge_done,
      I2 => \Not_Using_XPM.Using_BRAM.Native.Using_B36_Sx.The_BRAMs[1].RAMB36_I1_i_18_n_0\,
      I3 => M0_AXI_RDATA(8),
      I4 => p_4_in(0),
      O => \Not_Using_XPM.Using_BRAM.Native.Using_B36_Sx.The_BRAMs[3].RAMB36_I1\(8)
    );
\Not_Using_XPM.Using_BRAM.Native.Using_B36_Sx.The_BRAMs[1].RAMB36_I1_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \Use_FPGA.Cnt_Bit_Gen[6].FDS_Inst_9\,
      I1 => \Use_FPGA.Cnt_Bit_Gen[6].FDS_Inst_10\,
      I2 => wma_read_fifo_addr(8),
      I3 => \Use_FPGA.Cnt_Bit_Gen[6].FDS_Inst_11\,
      I4 => wma_read_fifo_addr(7),
      I5 => \Use_FPGA.Cnt_Bit_Gen[6].FDS_Inst_12\,
      O => \Not_Using_XPM.Using_BRAM.Native.Using_B36_Sx.The_BRAMs[1].RAMB36_I1_i_18_n_0\
    );
\Not_Using_XPM.Using_BRAM.Native.Using_B36_Sx.The_BRAMs[1].RAMB36_I1_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \Use_FPGA.Cnt_Bit_Gen[6].FDS_Inst_81\,
      I1 => \Use_FPGA.Cnt_Bit_Gen[6].FDS_Inst_82\,
      I2 => wma_read_fifo_addr(8),
      I3 => \Use_FPGA.Cnt_Bit_Gen[6].FDS_Inst_83\,
      I4 => wma_read_fifo_addr(7),
      I5 => \Use_FPGA.Cnt_Bit_Gen[6].FDS_Inst_84\,
      O => p_4_in(7)
    );
\Not_Using_XPM.Using_BRAM.Native.Using_B36_Sx.The_BRAMs[1].RAMB36_I1_i_20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \Use_FPGA.Cnt_Bit_Gen[6].FDS_Inst_77\,
      I1 => \Use_FPGA.Cnt_Bit_Gen[6].FDS_Inst_78\,
      I2 => wma_read_fifo_addr(8),
      I3 => \Use_FPGA.Cnt_Bit_Gen[6].FDS_Inst_79\,
      I4 => wma_read_fifo_addr(7),
      I5 => \Use_FPGA.Cnt_Bit_Gen[6].FDS_Inst_80\,
      O => p_4_in(6)
    );
\Not_Using_XPM.Using_BRAM.Native.Using_B36_Sx.The_BRAMs[1].RAMB36_I1_i_21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \Use_FPGA.Cnt_Bit_Gen[6].FDS_Inst_73\,
      I1 => \Use_FPGA.Cnt_Bit_Gen[6].FDS_Inst_74\,
      I2 => wma_read_fifo_addr(8),
      I3 => \Use_FPGA.Cnt_Bit_Gen[6].FDS_Inst_75\,
      I4 => wma_read_fifo_addr(7),
      I5 => \Use_FPGA.Cnt_Bit_Gen[6].FDS_Inst_76\,
      O => p_4_in(5)
    );
\Not_Using_XPM.Using_BRAM.Native.Using_B36_Sx.The_BRAMs[1].RAMB36_I1_i_22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \Use_FPGA.Cnt_Bit_Gen[6].FDS_Inst_69\,
      I1 => \Use_FPGA.Cnt_Bit_Gen[6].FDS_Inst_70\,
      I2 => wma_read_fifo_addr(8),
      I3 => \Use_FPGA.Cnt_Bit_Gen[6].FDS_Inst_71\,
      I4 => wma_read_fifo_addr(7),
      I5 => \Use_FPGA.Cnt_Bit_Gen[6].FDS_Inst_72\,
      O => p_4_in(4)
    );
\Not_Using_XPM.Using_BRAM.Native.Using_B36_Sx.The_BRAMs[1].RAMB36_I1_i_23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \Use_FPGA.Cnt_Bit_Gen[6].FDS_Inst_65\,
      I1 => \Use_FPGA.Cnt_Bit_Gen[6].FDS_Inst_66\,
      I2 => wma_read_fifo_addr(8),
      I3 => \Use_FPGA.Cnt_Bit_Gen[6].FDS_Inst_67\,
      I4 => wma_read_fifo_addr(7),
      I5 => \Use_FPGA.Cnt_Bit_Gen[6].FDS_Inst_68\,
      O => p_4_in(3)
    );
\Not_Using_XPM.Using_BRAM.Native.Using_B36_Sx.The_BRAMs[1].RAMB36_I1_i_24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \Use_FPGA.Cnt_Bit_Gen[6].FDS_Inst_61\,
      I1 => \Use_FPGA.Cnt_Bit_Gen[6].FDS_Inst_62\,
      I2 => wma_read_fifo_addr(8),
      I3 => \Use_FPGA.Cnt_Bit_Gen[6].FDS_Inst_63\,
      I4 => wma_read_fifo_addr(7),
      I5 => \Use_FPGA.Cnt_Bit_Gen[6].FDS_Inst_64\,
      O => p_4_in(2)
    );
\Not_Using_XPM.Using_BRAM.Native.Using_B36_Sx.The_BRAMs[1].RAMB36_I1_i_25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \Use_FPGA.Cnt_Bit_Gen[6].FDS_Inst_57\,
      I1 => \Use_FPGA.Cnt_Bit_Gen[6].FDS_Inst_58\,
      I2 => wma_read_fifo_addr(8),
      I3 => \Use_FPGA.Cnt_Bit_Gen[6].FDS_Inst_59\,
      I4 => wma_read_fifo_addr(7),
      I5 => \Use_FPGA.Cnt_Bit_Gen[6].FDS_Inst_60\,
      O => p_4_in(1)
    );
\Not_Using_XPM.Using_BRAM.Native.Using_B36_Sx.The_BRAMs[1].RAMB36_I1_i_26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \Use_FPGA.Cnt_Bit_Gen[6].FDS_Inst_53\,
      I1 => \Use_FPGA.Cnt_Bit_Gen[6].FDS_Inst_54\,
      I2 => wma_read_fifo_addr(8),
      I3 => \Use_FPGA.Cnt_Bit_Gen[6].FDS_Inst_55\,
      I4 => wma_read_fifo_addr(7),
      I5 => \Use_FPGA.Cnt_Bit_Gen[6].FDS_Inst_56\,
      O => p_4_in(0)
    );
\Not_Using_XPM.Using_BRAM.Native.Using_B36_Sx.The_BRAMs[1].RAMB36_I1_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF20DF00"
    )
        port map (
      I0 => ri_merge_reg,
      I1 => wma_merge_done,
      I2 => \Not_Using_XPM.Using_BRAM.Native.Using_B36_Sx.The_BRAMs[1].RAMB36_I1_i_18_n_0\,
      I3 => M0_AXI_RDATA(15),
      I4 => p_4_in(7),
      O => \Not_Using_XPM.Using_BRAM.Native.Using_B36_Sx.The_BRAMs[3].RAMB36_I1\(15)
    );
\Not_Using_XPM.Using_BRAM.Native.Using_B36_Sx.The_BRAMs[2].RAMB36_I1_i_10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF20DF00"
    )
        port map (
      I0 => ri_merge_reg,
      I1 => wma_merge_done,
      I2 => \Not_Using_XPM.Using_BRAM.Native.Using_B36_Sx.The_BRAMs[2].RAMB36_I1_i_18_n_0\,
      I3 => M0_AXI_RDATA(22),
      I4 => p_7_in(6),
      O => \Not_Using_XPM.Using_BRAM.Native.Using_B36_Sx.The_BRAMs[3].RAMB36_I1\(22)
    );
\Not_Using_XPM.Using_BRAM.Native.Using_B36_Sx.The_BRAMs[2].RAMB36_I1_i_11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF20DF00"
    )
        port map (
      I0 => ri_merge_reg,
      I1 => wma_merge_done,
      I2 => \Not_Using_XPM.Using_BRAM.Native.Using_B36_Sx.The_BRAMs[2].RAMB36_I1_i_18_n_0\,
      I3 => M0_AXI_RDATA(21),
      I4 => p_7_in(5),
      O => \Not_Using_XPM.Using_BRAM.Native.Using_B36_Sx.The_BRAMs[3].RAMB36_I1\(21)
    );
\Not_Using_XPM.Using_BRAM.Native.Using_B36_Sx.The_BRAMs[2].RAMB36_I1_i_12\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF20DF00"
    )
        port map (
      I0 => ri_merge_reg,
      I1 => wma_merge_done,
      I2 => \Not_Using_XPM.Using_BRAM.Native.Using_B36_Sx.The_BRAMs[2].RAMB36_I1_i_18_n_0\,
      I3 => M0_AXI_RDATA(20),
      I4 => p_7_in(4),
      O => \Not_Using_XPM.Using_BRAM.Native.Using_B36_Sx.The_BRAMs[3].RAMB36_I1\(20)
    );
\Not_Using_XPM.Using_BRAM.Native.Using_B36_Sx.The_BRAMs[2].RAMB36_I1_i_13\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF20DF00"
    )
        port map (
      I0 => ri_merge_reg,
      I1 => wma_merge_done,
      I2 => \Not_Using_XPM.Using_BRAM.Native.Using_B36_Sx.The_BRAMs[2].RAMB36_I1_i_18_n_0\,
      I3 => M0_AXI_RDATA(19),
      I4 => p_7_in(3),
      O => \Not_Using_XPM.Using_BRAM.Native.Using_B36_Sx.The_BRAMs[3].RAMB36_I1\(19)
    );
\Not_Using_XPM.Using_BRAM.Native.Using_B36_Sx.The_BRAMs[2].RAMB36_I1_i_14\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF20DF00"
    )
        port map (
      I0 => ri_merge_reg,
      I1 => wma_merge_done,
      I2 => \Not_Using_XPM.Using_BRAM.Native.Using_B36_Sx.The_BRAMs[2].RAMB36_I1_i_18_n_0\,
      I3 => M0_AXI_RDATA(18),
      I4 => p_7_in(2),
      O => \Not_Using_XPM.Using_BRAM.Native.Using_B36_Sx.The_BRAMs[3].RAMB36_I1\(18)
    );
\Not_Using_XPM.Using_BRAM.Native.Using_B36_Sx.The_BRAMs[2].RAMB36_I1_i_15\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF20DF00"
    )
        port map (
      I0 => ri_merge_reg,
      I1 => wma_merge_done,
      I2 => \Not_Using_XPM.Using_BRAM.Native.Using_B36_Sx.The_BRAMs[2].RAMB36_I1_i_18_n_0\,
      I3 => M0_AXI_RDATA(17),
      I4 => p_7_in(1),
      O => \Not_Using_XPM.Using_BRAM.Native.Using_B36_Sx.The_BRAMs[3].RAMB36_I1\(17)
    );
\Not_Using_XPM.Using_BRAM.Native.Using_B36_Sx.The_BRAMs[2].RAMB36_I1_i_16\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF20DF00"
    )
        port map (
      I0 => ri_merge_reg,
      I1 => wma_merge_done,
      I2 => \Not_Using_XPM.Using_BRAM.Native.Using_B36_Sx.The_BRAMs[2].RAMB36_I1_i_18_n_0\,
      I3 => M0_AXI_RDATA(16),
      I4 => p_7_in(0),
      O => \Not_Using_XPM.Using_BRAM.Native.Using_B36_Sx.The_BRAMs[3].RAMB36_I1\(16)
    );
\Not_Using_XPM.Using_BRAM.Native.Using_B36_Sx.The_BRAMs[2].RAMB36_I1_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \Use_FPGA.Cnt_Bit_Gen[6].FDS_Inst_13\,
      I1 => \Use_FPGA.Cnt_Bit_Gen[6].FDS_Inst_14\,
      I2 => wma_read_fifo_addr(8),
      I3 => \Use_FPGA.Cnt_Bit_Gen[6].FDS_Inst_15\,
      I4 => wma_read_fifo_addr(7),
      I5 => \Use_FPGA.Cnt_Bit_Gen[6].FDS_Inst_16\,
      O => \Not_Using_XPM.Using_BRAM.Native.Using_B36_Sx.The_BRAMs[2].RAMB36_I1_i_18_n_0\
    );
\Not_Using_XPM.Using_BRAM.Native.Using_B36_Sx.The_BRAMs[2].RAMB36_I1_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \Use_FPGA.Cnt_Bit_Gen[6].FDS_Inst_113\,
      I1 => \Use_FPGA.Cnt_Bit_Gen[6].FDS_Inst_114\,
      I2 => wma_read_fifo_addr(8),
      I3 => \Use_FPGA.Cnt_Bit_Gen[6].FDS_Inst_115\,
      I4 => wma_read_fifo_addr(7),
      I5 => \Use_FPGA.Cnt_Bit_Gen[6].FDS_Inst_116\,
      O => p_7_in(7)
    );
\Not_Using_XPM.Using_BRAM.Native.Using_B36_Sx.The_BRAMs[2].RAMB36_I1_i_20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \Use_FPGA.Cnt_Bit_Gen[6].FDS_Inst_109\,
      I1 => \Use_FPGA.Cnt_Bit_Gen[6].FDS_Inst_110\,
      I2 => wma_read_fifo_addr(8),
      I3 => \Use_FPGA.Cnt_Bit_Gen[6].FDS_Inst_111\,
      I4 => wma_read_fifo_addr(7),
      I5 => \Use_FPGA.Cnt_Bit_Gen[6].FDS_Inst_112\,
      O => p_7_in(6)
    );
\Not_Using_XPM.Using_BRAM.Native.Using_B36_Sx.The_BRAMs[2].RAMB36_I1_i_21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \Use_FPGA.Cnt_Bit_Gen[6].FDS_Inst_105\,
      I1 => \Use_FPGA.Cnt_Bit_Gen[6].FDS_Inst_106\,
      I2 => wma_read_fifo_addr(8),
      I3 => \Use_FPGA.Cnt_Bit_Gen[6].FDS_Inst_107\,
      I4 => wma_read_fifo_addr(7),
      I5 => \Use_FPGA.Cnt_Bit_Gen[6].FDS_Inst_108\,
      O => p_7_in(5)
    );
\Not_Using_XPM.Using_BRAM.Native.Using_B36_Sx.The_BRAMs[2].RAMB36_I1_i_22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \Use_FPGA.Cnt_Bit_Gen[6].FDS_Inst_101\,
      I1 => \Use_FPGA.Cnt_Bit_Gen[6].FDS_Inst_102\,
      I2 => wma_read_fifo_addr(8),
      I3 => \Use_FPGA.Cnt_Bit_Gen[6].FDS_Inst_103\,
      I4 => wma_read_fifo_addr(7),
      I5 => \Use_FPGA.Cnt_Bit_Gen[6].FDS_Inst_104\,
      O => p_7_in(4)
    );
\Not_Using_XPM.Using_BRAM.Native.Using_B36_Sx.The_BRAMs[2].RAMB36_I1_i_23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \Use_FPGA.Cnt_Bit_Gen[6].FDS_Inst_97\,
      I1 => \Use_FPGA.Cnt_Bit_Gen[6].FDS_Inst_98\,
      I2 => wma_read_fifo_addr(8),
      I3 => \Use_FPGA.Cnt_Bit_Gen[6].FDS_Inst_99\,
      I4 => wma_read_fifo_addr(7),
      I5 => \Use_FPGA.Cnt_Bit_Gen[6].FDS_Inst_100\,
      O => p_7_in(3)
    );
\Not_Using_XPM.Using_BRAM.Native.Using_B36_Sx.The_BRAMs[2].RAMB36_I1_i_24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \Use_FPGA.Cnt_Bit_Gen[6].FDS_Inst_93\,
      I1 => \Use_FPGA.Cnt_Bit_Gen[6].FDS_Inst_94\,
      I2 => wma_read_fifo_addr(8),
      I3 => \Use_FPGA.Cnt_Bit_Gen[6].FDS_Inst_95\,
      I4 => wma_read_fifo_addr(7),
      I5 => \Use_FPGA.Cnt_Bit_Gen[6].FDS_Inst_96\,
      O => p_7_in(2)
    );
\Not_Using_XPM.Using_BRAM.Native.Using_B36_Sx.The_BRAMs[2].RAMB36_I1_i_25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \Use_FPGA.Cnt_Bit_Gen[6].FDS_Inst_89\,
      I1 => \Use_FPGA.Cnt_Bit_Gen[6].FDS_Inst_90\,
      I2 => wma_read_fifo_addr(8),
      I3 => \Use_FPGA.Cnt_Bit_Gen[6].FDS_Inst_91\,
      I4 => wma_read_fifo_addr(7),
      I5 => \Use_FPGA.Cnt_Bit_Gen[6].FDS_Inst_92\,
      O => p_7_in(1)
    );
\Not_Using_XPM.Using_BRAM.Native.Using_B36_Sx.The_BRAMs[2].RAMB36_I1_i_26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \Use_FPGA.Cnt_Bit_Gen[6].FDS_Inst_85\,
      I1 => \Use_FPGA.Cnt_Bit_Gen[6].FDS_Inst_86\,
      I2 => wma_read_fifo_addr(8),
      I3 => \Use_FPGA.Cnt_Bit_Gen[6].FDS_Inst_87\,
      I4 => wma_read_fifo_addr(7),
      I5 => \Use_FPGA.Cnt_Bit_Gen[6].FDS_Inst_88\,
      O => p_7_in(0)
    );
\Not_Using_XPM.Using_BRAM.Native.Using_B36_Sx.The_BRAMs[2].RAMB36_I1_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF20DF00"
    )
        port map (
      I0 => ri_merge_reg,
      I1 => wma_merge_done,
      I2 => \Not_Using_XPM.Using_BRAM.Native.Using_B36_Sx.The_BRAMs[2].RAMB36_I1_i_18_n_0\,
      I3 => M0_AXI_RDATA(23),
      I4 => p_7_in(7),
      O => \Not_Using_XPM.Using_BRAM.Native.Using_B36_Sx.The_BRAMs[3].RAMB36_I1\(23)
    );
\Not_Using_XPM.Using_BRAM.Native.Using_B36_Sx.The_BRAMs[3].RAMB36_I1_i_10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF20DF00"
    )
        port map (
      I0 => ri_merge_reg,
      I1 => wma_merge_done,
      I2 => \Not_Using_XPM.Using_BRAM.Native.Using_B36_Sx.The_BRAMs[3].RAMB36_I1_i_18_n_0\,
      I3 => M0_AXI_RDATA(30),
      I4 => \Not_Using_XPM.Using_BRAM.Native.Using_B36_Sx.The_BRAMs[3].RAMB36_I1_i_20_n_0\,
      O => \Not_Using_XPM.Using_BRAM.Native.Using_B36_Sx.The_BRAMs[3].RAMB36_I1\(30)
    );
\Not_Using_XPM.Using_BRAM.Native.Using_B36_Sx.The_BRAMs[3].RAMB36_I1_i_11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF20DF00"
    )
        port map (
      I0 => ri_merge_reg,
      I1 => wma_merge_done,
      I2 => \Not_Using_XPM.Using_BRAM.Native.Using_B36_Sx.The_BRAMs[3].RAMB36_I1_i_18_n_0\,
      I3 => M0_AXI_RDATA(29),
      I4 => \Not_Using_XPM.Using_BRAM.Native.Using_B36_Sx.The_BRAMs[3].RAMB36_I1_i_21_n_0\,
      O => \Not_Using_XPM.Using_BRAM.Native.Using_B36_Sx.The_BRAMs[3].RAMB36_I1\(29)
    );
\Not_Using_XPM.Using_BRAM.Native.Using_B36_Sx.The_BRAMs[3].RAMB36_I1_i_12\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF20DF00"
    )
        port map (
      I0 => ri_merge_reg,
      I1 => wma_merge_done,
      I2 => \Not_Using_XPM.Using_BRAM.Native.Using_B36_Sx.The_BRAMs[3].RAMB36_I1_i_18_n_0\,
      I3 => M0_AXI_RDATA(28),
      I4 => \Not_Using_XPM.Using_BRAM.Native.Using_B36_Sx.The_BRAMs[3].RAMB36_I1_i_22_n_0\,
      O => \Not_Using_XPM.Using_BRAM.Native.Using_B36_Sx.The_BRAMs[3].RAMB36_I1\(28)
    );
\Not_Using_XPM.Using_BRAM.Native.Using_B36_Sx.The_BRAMs[3].RAMB36_I1_i_13\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF20DF00"
    )
        port map (
      I0 => ri_merge_reg,
      I1 => wma_merge_done,
      I2 => \Not_Using_XPM.Using_BRAM.Native.Using_B36_Sx.The_BRAMs[3].RAMB36_I1_i_18_n_0\,
      I3 => M0_AXI_RDATA(27),
      I4 => \Not_Using_XPM.Using_BRAM.Native.Using_B36_Sx.The_BRAMs[3].RAMB36_I1_i_23_n_0\,
      O => \Not_Using_XPM.Using_BRAM.Native.Using_B36_Sx.The_BRAMs[3].RAMB36_I1\(27)
    );
\Not_Using_XPM.Using_BRAM.Native.Using_B36_Sx.The_BRAMs[3].RAMB36_I1_i_14\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF20DF00"
    )
        port map (
      I0 => ri_merge_reg,
      I1 => wma_merge_done,
      I2 => \Not_Using_XPM.Using_BRAM.Native.Using_B36_Sx.The_BRAMs[3].RAMB36_I1_i_18_n_0\,
      I3 => M0_AXI_RDATA(26),
      I4 => \Not_Using_XPM.Using_BRAM.Native.Using_B36_Sx.The_BRAMs[3].RAMB36_I1_i_24_n_0\,
      O => \Not_Using_XPM.Using_BRAM.Native.Using_B36_Sx.The_BRAMs[3].RAMB36_I1\(26)
    );
\Not_Using_XPM.Using_BRAM.Native.Using_B36_Sx.The_BRAMs[3].RAMB36_I1_i_15\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF20DF00"
    )
        port map (
      I0 => ri_merge_reg,
      I1 => wma_merge_done,
      I2 => \Not_Using_XPM.Using_BRAM.Native.Using_B36_Sx.The_BRAMs[3].RAMB36_I1_i_18_n_0\,
      I3 => M0_AXI_RDATA(25),
      I4 => \Not_Using_XPM.Using_BRAM.Native.Using_B36_Sx.The_BRAMs[3].RAMB36_I1_i_25_n_0\,
      O => \Not_Using_XPM.Using_BRAM.Native.Using_B36_Sx.The_BRAMs[3].RAMB36_I1\(25)
    );
\Not_Using_XPM.Using_BRAM.Native.Using_B36_Sx.The_BRAMs[3].RAMB36_I1_i_16\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF20DF00"
    )
        port map (
      I0 => ri_merge_reg,
      I1 => wma_merge_done,
      I2 => \Not_Using_XPM.Using_BRAM.Native.Using_B36_Sx.The_BRAMs[3].RAMB36_I1_i_18_n_0\,
      I3 => M0_AXI_RDATA(24),
      I4 => \Not_Using_XPM.Using_BRAM.Native.Using_B36_Sx.The_BRAMs[3].RAMB36_I1_i_26_n_0\,
      O => \Not_Using_XPM.Using_BRAM.Native.Using_B36_Sx.The_BRAMs[3].RAMB36_I1\(24)
    );
\Not_Using_XPM.Using_BRAM.Native.Using_B36_Sx.The_BRAMs[3].RAMB36_I1_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \Use_FPGA.Cnt_Bit_Gen[6].FDS_Inst_17\,
      I1 => \Use_FPGA.Cnt_Bit_Gen[6].FDS_Inst_18\,
      I2 => wma_read_fifo_addr(8),
      I3 => \Use_FPGA.Cnt_Bit_Gen[6].FDS_Inst_19\,
      I4 => wma_read_fifo_addr(7),
      I5 => \Use_FPGA.Cnt_Bit_Gen[6].FDS_Inst_20\,
      O => \Not_Using_XPM.Using_BRAM.Native.Using_B36_Sx.The_BRAMs[3].RAMB36_I1_i_18_n_0\
    );
\Not_Using_XPM.Using_BRAM.Native.Using_B36_Sx.The_BRAMs[3].RAMB36_I1_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \Use_FPGA.Cnt_Bit_Gen[6].FDS_Inst_145\,
      I1 => \Use_FPGA.Cnt_Bit_Gen[6].FDS_Inst_146\,
      I2 => wma_read_fifo_addr(8),
      I3 => \Use_FPGA.Cnt_Bit_Gen[6].FDS_Inst_147\,
      I4 => wma_read_fifo_addr(7),
      I5 => \Use_FPGA.Cnt_Bit_Gen[6].FDS_Inst_148\,
      O => \Not_Using_XPM.Using_BRAM.Native.Using_B36_Sx.The_BRAMs[3].RAMB36_I1_i_19_n_0\
    );
\Not_Using_XPM.Using_BRAM.Native.Using_B36_Sx.The_BRAMs[3].RAMB36_I1_i_20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \Use_FPGA.Cnt_Bit_Gen[6].FDS_Inst_141\,
      I1 => \Use_FPGA.Cnt_Bit_Gen[6].FDS_Inst_142\,
      I2 => wma_read_fifo_addr(8),
      I3 => \Use_FPGA.Cnt_Bit_Gen[6].FDS_Inst_143\,
      I4 => wma_read_fifo_addr(7),
      I5 => \Use_FPGA.Cnt_Bit_Gen[6].FDS_Inst_144\,
      O => \Not_Using_XPM.Using_BRAM.Native.Using_B36_Sx.The_BRAMs[3].RAMB36_I1_i_20_n_0\
    );
\Not_Using_XPM.Using_BRAM.Native.Using_B36_Sx.The_BRAMs[3].RAMB36_I1_i_21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \Use_FPGA.Cnt_Bit_Gen[6].FDS_Inst_137\,
      I1 => \Use_FPGA.Cnt_Bit_Gen[6].FDS_Inst_138\,
      I2 => wma_read_fifo_addr(8),
      I3 => \Use_FPGA.Cnt_Bit_Gen[6].FDS_Inst_139\,
      I4 => wma_read_fifo_addr(7),
      I5 => \Use_FPGA.Cnt_Bit_Gen[6].FDS_Inst_140\,
      O => \Not_Using_XPM.Using_BRAM.Native.Using_B36_Sx.The_BRAMs[3].RAMB36_I1_i_21_n_0\
    );
\Not_Using_XPM.Using_BRAM.Native.Using_B36_Sx.The_BRAMs[3].RAMB36_I1_i_22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \Use_FPGA.Cnt_Bit_Gen[6].FDS_Inst_133\,
      I1 => \Use_FPGA.Cnt_Bit_Gen[6].FDS_Inst_134\,
      I2 => wma_read_fifo_addr(8),
      I3 => \Use_FPGA.Cnt_Bit_Gen[6].FDS_Inst_135\,
      I4 => wma_read_fifo_addr(7),
      I5 => \Use_FPGA.Cnt_Bit_Gen[6].FDS_Inst_136\,
      O => \Not_Using_XPM.Using_BRAM.Native.Using_B36_Sx.The_BRAMs[3].RAMB36_I1_i_22_n_0\
    );
\Not_Using_XPM.Using_BRAM.Native.Using_B36_Sx.The_BRAMs[3].RAMB36_I1_i_23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \Use_FPGA.Cnt_Bit_Gen[6].FDS_Inst_129\,
      I1 => \Use_FPGA.Cnt_Bit_Gen[6].FDS_Inst_130\,
      I2 => wma_read_fifo_addr(8),
      I3 => \Use_FPGA.Cnt_Bit_Gen[6].FDS_Inst_131\,
      I4 => wma_read_fifo_addr(7),
      I5 => \Use_FPGA.Cnt_Bit_Gen[6].FDS_Inst_132\,
      O => \Not_Using_XPM.Using_BRAM.Native.Using_B36_Sx.The_BRAMs[3].RAMB36_I1_i_23_n_0\
    );
\Not_Using_XPM.Using_BRAM.Native.Using_B36_Sx.The_BRAMs[3].RAMB36_I1_i_24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \Use_FPGA.Cnt_Bit_Gen[6].FDS_Inst_125\,
      I1 => \Use_FPGA.Cnt_Bit_Gen[6].FDS_Inst_126\,
      I2 => wma_read_fifo_addr(8),
      I3 => \Use_FPGA.Cnt_Bit_Gen[6].FDS_Inst_127\,
      I4 => wma_read_fifo_addr(7),
      I5 => \Use_FPGA.Cnt_Bit_Gen[6].FDS_Inst_128\,
      O => \Not_Using_XPM.Using_BRAM.Native.Using_B36_Sx.The_BRAMs[3].RAMB36_I1_i_24_n_0\
    );
\Not_Using_XPM.Using_BRAM.Native.Using_B36_Sx.The_BRAMs[3].RAMB36_I1_i_25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \Use_FPGA.Cnt_Bit_Gen[6].FDS_Inst_121\,
      I1 => \Use_FPGA.Cnt_Bit_Gen[6].FDS_Inst_122\,
      I2 => wma_read_fifo_addr(8),
      I3 => \Use_FPGA.Cnt_Bit_Gen[6].FDS_Inst_123\,
      I4 => wma_read_fifo_addr(7),
      I5 => \Use_FPGA.Cnt_Bit_Gen[6].FDS_Inst_124\,
      O => \Not_Using_XPM.Using_BRAM.Native.Using_B36_Sx.The_BRAMs[3].RAMB36_I1_i_25_n_0\
    );
\Not_Using_XPM.Using_BRAM.Native.Using_B36_Sx.The_BRAMs[3].RAMB36_I1_i_26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \Use_FPGA.Cnt_Bit_Gen[6].FDS_Inst_117\,
      I1 => \Use_FPGA.Cnt_Bit_Gen[6].FDS_Inst_118\,
      I2 => wma_read_fifo_addr(8),
      I3 => \Use_FPGA.Cnt_Bit_Gen[6].FDS_Inst_119\,
      I4 => wma_read_fifo_addr(7),
      I5 => \Use_FPGA.Cnt_Bit_Gen[6].FDS_Inst_120\,
      O => \Not_Using_XPM.Using_BRAM.Native.Using_B36_Sx.The_BRAMs[3].RAMB36_I1_i_26_n_0\
    );
\Not_Using_XPM.Using_BRAM.Native.Using_B36_Sx.The_BRAMs[3].RAMB36_I1_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF20DF00"
    )
        port map (
      I0 => ri_merge_reg,
      I1 => wma_merge_done,
      I2 => \Not_Using_XPM.Using_BRAM.Native.Using_B36_Sx.The_BRAMs[3].RAMB36_I1_i_18_n_0\,
      I3 => M0_AXI_RDATA(31),
      I4 => \Not_Using_XPM.Using_BRAM.Native.Using_B36_Sx.The_BRAMs[3].RAMB36_I1_i_19_n_0\,
      O => \Not_Using_XPM.Using_BRAM.Native.Using_B36_Sx.The_BRAMs[3].RAMB36_I1\(31)
    );
\Use_FPGA.Almost_Empty_Inst\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ACLK,
      CE => '1',
      D => \Use_FPGA.Almost_Empty_Inst_i_1__12_n_0\,
      Q => \Use_FPGA.Almost_Empty_Inst_n_0\,
      R => Q
    );
\Use_FPGA.Almost_Empty_Inst_i_1__12\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FCAF0CA0"
    )
        port map (
      I0 => wma_fifo_empty,
      I1 => \Use_FPGA.Almost_Empty_Inst_i_2__16_n_0\,
      I2 => wma_word_done_d1,
      I3 => O,
      I4 => \Use_FPGA.Almost_Empty_Inst_n_0\,
      O => \Use_FPGA.Almost_Empty_Inst_i_1__12_n_0\
    );
\Use_FPGA.Almost_Empty_Inst_i_2__16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000002"
    )
        port map (
      I0 => \^use_fpga.cnt_bit_gen[6].fds_inst_0\(0),
      I1 => \Use_FPGA.Almost_Empty_Inst_i_3_n_0\,
      I2 => wma_read_fifo_addr(8),
      I3 => wma_read_fifo_addr(7),
      I4 => \^use_fpga.cnt_bit_gen[6].fds_inst_0\(5),
      I5 => \^use_fpga.cnt_bit_gen[6].fds_inst_0\(6),
      O => \Use_FPGA.Almost_Empty_Inst_i_2__16_n_0\
    );
\Use_FPGA.Almost_Empty_Inst_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \^use_fpga.cnt_bit_gen[6].fds_inst_0\(3),
      I1 => \^use_fpga.cnt_bit_gen[6].fds_inst_0\(4),
      I2 => \^use_fpga.cnt_bit_gen[6].fds_inst_0\(1),
      I3 => \^use_fpga.cnt_bit_gen[6].fds_inst_0\(2),
      O => \Use_FPGA.Almost_Empty_Inst_i_3_n_0\
    );
\Use_FPGA.Almost_Full_Inst\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ACLK,
      CE => '1',
      D => D,
      Q => queue_almost_full,
      R => Q
    );
\Use_FPGA.Almost_Full_Inst_i_1__9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FCAF0CA0"
    )
        port map (
      I0 => \Use_FPGA.Almost_Full_Inst_i_2__12_n_0\,
      I1 => wma_fifo_full,
      I2 => wma_word_done_d1,
      I3 => O,
      I4 => queue_almost_full,
      O => D
    );
\Use_FPGA.Almost_Full_Inst_i_2__12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0010000000000000"
    )
        port map (
      I0 => \^use_fpga.cnt_bit_gen[6].fds_inst_0\(1),
      I1 => \Use_FPGA.Almost_Full_Inst_i_3_n_0\,
      I2 => wma_read_fifo_addr(7),
      I3 => \^use_fpga.cnt_bit_gen[6].fds_inst_0\(0),
      I4 => \^use_fpga.cnt_bit_gen[6].fds_inst_0\(4),
      I5 => \^use_fpga.cnt_bit_gen[6].fds_inst_0\(5),
      O => \Use_FPGA.Almost_Full_Inst_i_2__12_n_0\
    );
\Use_FPGA.Almost_Full_Inst_i_2__15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6555655565666555"
    )
        port map (
      I0 => \Use_FPGA.Empty_Inst_0\,
      I1 => write_data_full,
      I2 => update_evict_valid,
      I3 => update_evict_busy,
      I4 => update_wr_miss_rs_valid,
      I5 => wm_allocate_reg,
      O => \Use_FPGA.Almost_Full_Inst_1\
    );
\Use_FPGA.Almost_Full_Inst_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => \^use_fpga.cnt_bit_gen[6].fds_inst_0\(2),
      I1 => \^use_fpga.cnt_bit_gen[6].fds_inst_0\(3),
      I2 => wma_read_fifo_addr(8),
      I3 => \^use_fpga.cnt_bit_gen[6].fds_inst_0\(6),
      O => \Use_FPGA.Almost_Full_Inst_i_3_n_0\
    );
\Use_FPGA.Almost_Full_Inst_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFFFBFFFBFBBBFFF"
    )
        port map (
      I0 => \Use_FPGA.Cnt_Bit_Gen[4].FDS_Inst_0\,
      I1 => A(0),
      I2 => update_evict_valid,
      I3 => update_evict_busy,
      I4 => update_wr_miss_rs_valid,
      I5 => wm_allocate_reg,
      O => \Use_FPGA.Almost_Full_Inst_0\
    );
\Use_FPGA.Cnt_Bit_Gen[0].Active_Low.First_Bit.LUT_Inst\: unisim.vcomponents.LUT6_2
    generic map(
      INIT => X"9CAF635063506350"
    )
        port map (
      I0 => '0',
      I1 => '0',
      I2 => O,
      I3 => wma_word_done_d1,
      I4 => \^use_fpga.cnt_bit_gen[6].fds_inst_0\(0),
      I5 => '1',
      O5 => DI,
      O6 => LI
    );
\Use_FPGA.Cnt_Bit_Gen[0].Active_Low.First_Bit.LUT_Inst_i_1__8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000F404"
    )
        port map (
      I0 => wm_allocate_reg,
      I1 => update_wr_miss_rs_valid,
      I2 => update_evict_busy,
      I3 => update_evict_valid,
      I4 => write_data_full,
      O => queue_push
    );
\Use_FPGA.Cnt_Bit_Gen[0].Active_Low.First_Bit.LUT_Inst_i_2__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8000000"
    )
        port map (
      I0 => \access_data_info[0,1][Last]\,
      I1 => \wm_port_reg[0]\,
      I2 => \access_data_info[0,0][Last]\,
      I3 => update_wr_miss_rs_valid,
      I4 => wm_allocate_reg,
      O => queue_push118_out
    );
\Use_FPGA.Cnt_Bit_Gen[0].Active_Low.First_Bit.LUT_Inst_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2F20000000000000"
    )
        port map (
      I0 => wm_local_wrap_reg,
      I1 => \^p_20_in\,
      I2 => wm_allocate_reg,
      I3 => wm_evict_reg,
      I4 => \Use_Reg_Ctrl.queue_exist_i_reg_2\,
      I5 => wr_port_data_valid_i_reg,
      O => update_wr_miss_rs_valid
    );
\Use_FPGA.Cnt_Bit_Gen[0].Active_Low.First_Bit.LUT_Inst_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => wma_fifo_full,
      I1 => queue_almost_full,
      O => \^p_20_in\
    );
\Use_FPGA.Cnt_Bit_Gen[0].FDS_Inst\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ACLK,
      CE => '1',
      D => read_fifo_addr_next_0,
      Q => \^use_fpga.cnt_bit_gen[6].fds_inst_0\(0),
      S => Q
    );
\Use_FPGA.Cnt_Bit_Gen[0].No_Prot.First_Bit.LUT_Inst_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000000FFD5"
    )
        port map (
      I0 => wm_kind,
      I1 => \wm_offset_reg[0]\,
      I2 => \wm_offset_reg[3]\,
      I3 => wm_local_wrap,
      I4 => queue_almost_full,
      I5 => wma_fifo_full,
      O => \Use_Reg_Ctrl.queue_exist_i_reg_1\
    );
\Use_FPGA.Cnt_Bit_Gen[0].Use_Muxcy.MUXCY_Inst_CARRY4\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => carry_4,
      CO(2) => carry_3,
      CO(1) => carry_2,
      CO(0) => CI,
      CYINIT => '0',
      DI(3) => cnt_di_3,
      DI(2) => cnt_di_2,
      DI(1) => cnt_di_1,
      DI(0) => DI,
      O(3) => read_fifo_addr_next_3,
      O(2) => read_fifo_addr_next_2,
      O(1) => read_fifo_addr_next_1,
      O(0) => read_fifo_addr_next_0,
      S(3) => cnt_s_3,
      S(2) => cnt_s_2,
      S(1) => cnt_s_1,
      S(0) => LI
    );
\Use_FPGA.Cnt_Bit_Gen[1].Active_Low.Other_Bits.LUT_Inst\: unisim.vcomponents.LUT6_2
    generic map(
      INIT => X"BFAF405040504050"
    )
        port map (
      I0 => '0',
      I1 => '0',
      I2 => O,
      I3 => wma_word_done_d1,
      I4 => \^use_fpga.cnt_bit_gen[6].fds_inst_0\(1),
      I5 => '1',
      O5 => cnt_di_1,
      O6 => cnt_s_1
    );
\Use_FPGA.Cnt_Bit_Gen[1].FDS_Inst\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ACLK,
      CE => '1',
      D => read_fifo_addr_next_1,
      Q => \^use_fpga.cnt_bit_gen[6].fds_inst_0\(1),
      S => Q
    );
\Use_FPGA.Cnt_Bit_Gen[2].Active_Low.Other_Bits.LUT_Inst\: unisim.vcomponents.LUT6_2
    generic map(
      INIT => X"BFAF405040504050"
    )
        port map (
      I0 => '0',
      I1 => '0',
      I2 => O,
      I3 => wma_word_done_d1,
      I4 => \^use_fpga.cnt_bit_gen[6].fds_inst_0\(2),
      I5 => '1',
      O5 => cnt_di_2,
      O6 => cnt_s_2
    );
\Use_FPGA.Cnt_Bit_Gen[2].FDS_Inst\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ACLK,
      CE => '1',
      D => read_fifo_addr_next_2,
      Q => \^use_fpga.cnt_bit_gen[6].fds_inst_0\(2),
      S => Q
    );
\Use_FPGA.Cnt_Bit_Gen[3].Active_Low.Other_Bits.LUT_Inst\: unisim.vcomponents.LUT6_2
    generic map(
      INIT => X"BFAF405040504050"
    )
        port map (
      I0 => '0',
      I1 => '0',
      I2 => O,
      I3 => wma_word_done_d1,
      I4 => \^use_fpga.cnt_bit_gen[6].fds_inst_0\(3),
      I5 => '1',
      O5 => cnt_di_3,
      O6 => cnt_s_3
    );
\Use_FPGA.Cnt_Bit_Gen[3].FDS_Inst\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ACLK,
      CE => '1',
      D => read_fifo_addr_next_3,
      Q => \^use_fpga.cnt_bit_gen[6].fds_inst_0\(3),
      S => Q
    );
\Use_FPGA.Cnt_Bit_Gen[4].Active_Low.Other_Bits.LUT_Inst\: unisim.vcomponents.LUT6_2
    generic map(
      INIT => X"BFAF405040504050"
    )
        port map (
      I0 => '0',
      I1 => '0',
      I2 => O,
      I3 => wma_word_done_d1,
      I4 => \^use_fpga.cnt_bit_gen[6].fds_inst_0\(4),
      I5 => '1',
      O5 => cnt_di_4,
      O6 => cnt_s_4
    );
\Use_FPGA.Cnt_Bit_Gen[4].FDS_Inst\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ACLK,
      CE => '1',
      D => read_fifo_addr_next_4,
      Q => \^use_fpga.cnt_bit_gen[6].fds_inst_0\(4),
      S => Q
    );
\Use_FPGA.Cnt_Bit_Gen[4].Use_Muxcy.MUXCY_Inst_CARRY4\: unisim.vcomponents.CARRY4
     port map (
      CI => carry_4,
      CO(3) => carry_8,
      CO(2) => carry_7,
      CO(1) => carry_6,
      CO(0) => carry_5,
      CYINIT => '0',
      DI(3) => cnt_di_7,
      DI(2) => cnt_di_6,
      DI(1) => cnt_di_5,
      DI(0) => cnt_di_4,
      O(3) => read_fifo_addr_next_7,
      O(2) => read_fifo_addr_next_6,
      O(1) => read_fifo_addr_next_5,
      O(0) => read_fifo_addr_next_4,
      S(3) => cnt_s_7,
      S(2) => cnt_s_6,
      S(1) => cnt_s_5,
      S(0) => cnt_s_4
    );
\Use_FPGA.Cnt_Bit_Gen[5].Active_Low.Other_Bits.LUT_Inst\: unisim.vcomponents.LUT6_2
    generic map(
      INIT => X"BFAF405040504050"
    )
        port map (
      I0 => '0',
      I1 => '0',
      I2 => O,
      I3 => wma_word_done_d1,
      I4 => \^use_fpga.cnt_bit_gen[6].fds_inst_0\(5),
      I5 => '1',
      O5 => cnt_di_5,
      O6 => cnt_s_5
    );
\Use_FPGA.Cnt_Bit_Gen[5].FDS_Inst\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ACLK,
      CE => '1',
      D => read_fifo_addr_next_5,
      Q => \^use_fpga.cnt_bit_gen[6].fds_inst_0\(5),
      S => Q
    );
\Use_FPGA.Cnt_Bit_Gen[6].Active_Low.Other_Bits.LUT_Inst\: unisim.vcomponents.LUT6_2
    generic map(
      INIT => X"BFAF405040504050"
    )
        port map (
      I0 => '0',
      I1 => '0',
      I2 => O,
      I3 => wma_word_done_d1,
      I4 => \^use_fpga.cnt_bit_gen[6].fds_inst_0\(6),
      I5 => '1',
      O5 => cnt_di_6,
      O6 => cnt_s_6
    );
\Use_FPGA.Cnt_Bit_Gen[6].FDS_Inst\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ACLK,
      CE => '1',
      D => read_fifo_addr_next_6,
      Q => \^use_fpga.cnt_bit_gen[6].fds_inst_0\(6),
      S => Q
    );
\Use_FPGA.Cnt_Bit_Gen[7].Active_Low.Other_Bits.LUT_Inst\: unisim.vcomponents.LUT6_2
    generic map(
      INIT => X"BFAF405040504050"
    )
        port map (
      I0 => '0',
      I1 => '0',
      I2 => O,
      I3 => wma_word_done_d1,
      I4 => wma_read_fifo_addr(7),
      I5 => '1',
      O5 => cnt_di_7,
      O6 => cnt_s_7
    );
\Use_FPGA.Cnt_Bit_Gen[7].FDS_Inst\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ACLK,
      CE => '1',
      D => read_fifo_addr_next_7,
      Q => wma_read_fifo_addr(7),
      S => Q
    );
\Use_FPGA.Cnt_Bit_Gen[8].Active_Low.Last_Bit.LUT_Inst\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFAF405040504050"
    )
        port map (
      I0 => '0',
      I1 => '0',
      I2 => O,
      I3 => wma_word_done_d1,
      I4 => wma_read_fifo_addr(8),
      I5 => '1',
      O => cnt_s_8
    );
\Use_FPGA.Cnt_Bit_Gen[8].FDS_Inst\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ACLK,
      CE => '1',
      D => read_fifo_addr_next_8,
      Q => wma_read_fifo_addr(8),
      S => Q
    );
\Use_FPGA.Cnt_Bit_Gen[8].XOR_Inst_CARRY4\: unisim.vcomponents.CARRY4
     port map (
      CI => carry_8,
      CO(3 downto 0) => \NLW_Use_FPGA.Cnt_Bit_Gen[8].XOR_Inst_CARRY4_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => \NLW_Use_FPGA.Cnt_Bit_Gen[8].XOR_Inst_CARRY4_DI_UNCONNECTED\(3 downto 0),
      O(3 downto 1) => \NLW_Use_FPGA.Cnt_Bit_Gen[8].XOR_Inst_CARRY4_O_UNCONNECTED\(3 downto 1),
      O(0) => read_fifo_addr_next_8,
      S(3 downto 1) => \NLW_Use_FPGA.Cnt_Bit_Gen[8].XOR_Inst_CARRY4_S_UNCONNECTED\(3 downto 1),
      S(0) => cnt_s_8
    );
\Use_FPGA.Empty_Inst\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ACLK,
      CE => '1',
      D => \Use_FPGA.Empty_Inst_i_1__12_n_0\,
      Q => wma_fifo_empty,
      S => Q
    );
\Use_FPGA.Empty_Inst_i_1__12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E320"
    )
        port map (
      I0 => \Use_FPGA.Almost_Empty_Inst_n_0\,
      I1 => wma_word_done_d1,
      I2 => O,
      I3 => wma_fifo_empty,
      O => \Use_FPGA.Empty_Inst_i_1__12_n_0\
    );
\Use_FPGA.Full_Inst\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ACLK,
      CE => '1',
      D => \Use_FPGA.Full_Inst_i_1__9_n_0\,
      Q => wma_fifo_full,
      R => Q
    );
\Use_FPGA.Full_Inst_i_1__9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CB08"
    )
        port map (
      I0 => queue_almost_full,
      I1 => wma_word_done_d1,
      I2 => O,
      I3 => wma_fifo_full,
      O => \Use_FPGA.Full_Inst_i_1__9_n_0\
    );
\Use_FPGA.Full_Inst_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88B8"
    )
        port map (
      I0 => update_evict_valid,
      I1 => update_evict_busy,
      I2 => update_wr_miss_rs_valid,
      I3 => wm_allocate_reg,
      O => \write_data_info[0][Valid]\
    );
\Use_Reg_Ctrl.queue_exist_i_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00FDFFFF00FD0000"
    )
        port map (
      I0 => wm_kind,
      I1 => update_wma_select_port3,
      I2 => wm_local_wrap,
      I3 => \^p_20_in\,
      I4 => wm_allocate_reg,
      I5 => wm_evict_reg,
      O => \Use_Reg_Ctrl.queue_exist_i_reg\
    );
\Using_FPGA.AND2B1L_Inst1_i_1__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FB"
    )
        port map (
      I0 => wma_merge_done,
      I1 => ri_merge_reg,
      I2 => wma_fifo_empty,
      O => A_N
    );
\Using_FPGA.AND2B1L_Inst1_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"DF"
    )
        port map (
      I0 => ri_merge_reg,
      I1 => wma_merge_done,
      I2 => wma_fifo_empty,
      O => A18_out
    );
\Using_FPGA.MUXCY_I_i_1__47\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"DF"
    )
        port map (
      I0 => ri_merge_reg,
      I1 => wma_merge_done,
      I2 => wma_fifo_empty,
      O => \Use_Reg_Ctrl.queue_exist_i_reg_0\
    );
update_evict_ongoing_i_4: unisim.vcomponents.LUT5
    generic map(
      INIT => X"32222222"
    )
        port map (
      I0 => ri_evicted,
      I1 => update_read_miss_ongoing_reg,
      I2 => ri_merge_reg,
      I3 => wma_fifo_empty,
      I4 => ri_exist,
      O => update_evict_ongoing_reg
    );
update_evict_valid_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"20FF"
    )
        port map (
      I0 => wma_fifo_empty,
      I1 => wma_merge_done,
      I2 => ri_merge_reg,
      I3 => ri_exist,
      O => update_evict_valid_reg
    );
update_wm_pop_normal_hold_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000000EA"
    )
        port map (
      I0 => update_wm_pop_normal_hold_reg_0,
      I1 => update_wr_miss_rs_valid,
      I2 => update_wr_miss_rs_last,
      I3 => queue_pop,
      I4 => Q,
      O => update_wm_pop_normal_hold_reg
    );
\update_wma_data[15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80888000"
    )
        port map (
      I0 => \^wma_word_done_d1_reg_0\,
      I1 => wm_allow_reg,
      I2 => \wr_port_data_info_reg[0][BE][3]\(1),
      I3 => \wm_port_reg[0]\,
      I4 => \wr_port_data_info_reg[0][BE][3]_0\(1),
      O => \update_wma_data_reg[24]\(1)
    );
\update_wma_data[23]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80888000"
    )
        port map (
      I0 => \^wma_word_done_d1_reg_0\,
      I1 => wm_allow_reg,
      I2 => \wr_port_data_info_reg[0][BE][3]\(2),
      I3 => \wm_port_reg[0]\,
      I4 => \wr_port_data_info_reg[0][BE][3]_0\(2),
      O => \update_wma_data_reg[24]\(2)
    );
\update_wma_data[31]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80888000"
    )
        port map (
      I0 => \^wma_word_done_d1_reg_0\,
      I1 => wm_allow_reg,
      I2 => \wr_port_data_info_reg[0][BE][3]\(3),
      I3 => \wm_port_reg[0]\,
      I4 => \wr_port_data_info_reg[0][BE][3]_0\(3),
      O => \update_wma_data_reg[24]\(3)
    );
\update_wma_data[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80888000"
    )
        port map (
      I0 => \^wma_word_done_d1_reg_0\,
      I1 => wm_allow_reg,
      I2 => \wr_port_data_info_reg[0][BE][3]\(0),
      I3 => \wm_port_reg[0]\,
      I4 => \wr_port_data_info_reg[0][BE][3]_0\(0),
      O => \update_wma_data_reg[24]\(0)
    );
\update_wma_strb[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80BF8080"
    )
        port map (
      I0 => wm_local_wrap_reg,
      I1 => \wr_port_data_info_reg[0][BE][0]\,
      I2 => \^wma_word_done_d1_reg_0\,
      I3 => wma_word_done_d1,
      I4 => update_wma_strb(0),
      O => \update_wma_strb_reg[0]\
    );
\update_wma_strb[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80BF8080"
    )
        port map (
      I0 => wm_local_wrap_reg,
      I1 => p_1_in3_in,
      I2 => \^wma_word_done_d1_reg_0\,
      I3 => wma_word_done_d1,
      I4 => update_wma_strb(1),
      O => \update_wma_strb_reg[1]\
    );
\update_wma_strb[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80BF8080"
    )
        port map (
      I0 => wm_local_wrap_reg,
      I1 => p_2_in,
      I2 => \^wma_word_done_d1_reg_0\,
      I3 => wma_word_done_d1,
      I4 => update_wma_strb(2),
      O => \update_wma_strb_reg[2]\
    );
\update_wma_strb[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80BF8080"
    )
        port map (
      I0 => wm_local_wrap_reg,
      I1 => p_3_in,
      I2 => \^wma_word_done_d1_reg_0\,
      I3 => wma_word_done_d1,
      I4 => update_wma_strb(3),
      O => \update_wma_strb_reg[3]\
    );
\update_wma_strb[3]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF02000200000000"
    )
        port map (
      I0 => wm_exist,
      I1 => queue_almost_full,
      I2 => wma_fifo_full,
      I3 => wm_local_wrap_reg,
      I4 => update_wr_miss_rs_valid,
      I5 => wm_allocate_reg,
      O => \^wma_word_done_d1_reg_0\
    );
\update_wr_offset_cnt[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAABAAAAAAAAA"
    )
        port map (
      I0 => update_wr_miss_rs_valid,
      I1 => wm_local_wrap_reg,
      I2 => wm_exist,
      I3 => queue_almost_full,
      I4 => wma_fifo_full,
      I5 => wm_allocate_reg,
      O => E(0)
    );
update_write_miss_ongoing_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000222EEE2E"
    )
        port map (
      I0 => update_write_miss_ongoing,
      I1 => update_wr_miss_rs_valid,
      I2 => \access_data_info[0,0][Last]\,
      I3 => \wm_port_reg[0]\,
      I4 => \access_data_info[0,1][Last]\,
      I5 => Q,
      O => update_write_miss_ongoing_reg
    );
wma_merge_done_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000000EA"
    )
        port map (
      I0 => wma_merge_done,
      I1 => wma_merge_done_i_2_n_0,
      I2 => O,
      I3 => \The_Bit[0].Using_FPGA.Using_Reset.FDS_Inst\,
      I4 => Q,
      O => wma_merge_done_reg
    );
wma_merge_done_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \Use_FPGA.Cnt_Bit_Gen[6].FDS_Inst_1\,
      I1 => \Use_FPGA.Cnt_Bit_Gen[6].FDS_Inst_2\,
      I2 => wma_read_fifo_addr(8),
      I3 => \Use_FPGA.Cnt_Bit_Gen[6].FDS_Inst_3\,
      I4 => wma_read_fifo_addr(7),
      I5 => \Use_FPGA.Cnt_Bit_Gen[6].FDS_Inst_4\,
      O => wma_merge_done_i_2_n_0
    );
wma_word_done_d1_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FF700000"
    )
        port map (
      I0 => wm_kind,
      I1 => wm_local_wrap,
      I2 => \wm_remove_unaligned_reg[0]\,
      I3 => update_wr_miss_rs_last,
      I4 => \^wma_word_done_d1_reg_0\,
      I5 => Q,
      O => wma_word_done_d1_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_system_cache_0_0_sc_srl_fifo_counter__parameterized12\ is
  port (
    write_data_almost_full : out STD_LOGIC;
    write_data_full : out STD_LOGIC;
    A : out STD_LOGIC_VECTOR ( 4 downto 0 );
    M_AXI_WVALID_I_reg : out STD_LOGIC;
    \Use_FPGA.Almost_Full_Inst_0\ : out STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    ACLK : in STD_LOGIC;
    queue_push : in STD_LOGIC;
    \Use_FPGA.Full_Inst_0\ : in STD_LOGIC;
    \Use_FPGA.Cnt_Bit_Gen[3].FDS_Inst_0\ : in STD_LOGIC;
    M_AXI_WVALID_I_reg_0 : in STD_LOGIC;
    M0_AXI_WREADY : in STD_LOGIC;
    \write_data_info[0][Valid]\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_system_cache_0_0_sc_srl_fifo_counter__parameterized12\ : entity is "sc_srl_fifo_counter";
end \design_1_system_cache_0_0_sc_srl_fifo_counter__parameterized12\;

architecture STRUCTURE of \design_1_system_cache_0_0_sc_srl_fifo_counter__parameterized12\ is
  signal \^a\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal CI : STD_LOGIC;
  signal D : STD_LOGIC;
  signal DI : STD_LOGIC;
  signal LI : STD_LOGIC;
  signal \^m_axi_wvalid_i_reg\ : STD_LOGIC;
  signal \Use_FPGA.Almost_Empty_Inst_i_1__19_n_0\ : STD_LOGIC;
  signal \Use_FPGA.Almost_Empty_Inst_i_2__19_n_0\ : STD_LOGIC;
  signal \Use_FPGA.Almost_Empty_Inst_n_0\ : STD_LOGIC;
  signal \Use_FPGA.Empty_Inst_i_1__19_n_0\ : STD_LOGIC;
  signal \Use_FPGA.Full_Inst_i_1__15_n_0\ : STD_LOGIC;
  signal carry_2 : STD_LOGIC;
  signal carry_3 : STD_LOGIC;
  signal carry_4 : STD_LOGIC;
  signal cnt_di_1 : STD_LOGIC;
  signal cnt_di_2 : STD_LOGIC;
  signal cnt_di_3 : STD_LOGIC;
  signal cnt_s_1 : STD_LOGIC;
  signal cnt_s_2 : STD_LOGIC;
  signal cnt_s_3 : STD_LOGIC;
  signal cnt_s_4 : STD_LOGIC;
  signal read_fifo_addr_next_0 : STD_LOGIC;
  signal read_fifo_addr_next_1 : STD_LOGIC;
  signal read_fifo_addr_next_2 : STD_LOGIC;
  signal read_fifo_addr_next_3 : STD_LOGIC;
  signal read_fifo_addr_next_4 : STD_LOGIC;
  signal w_fifo_empty : STD_LOGIC;
  signal \^write_data_almost_full\ : STD_LOGIC;
  signal \^write_data_full\ : STD_LOGIC;
  signal \NLW_Use_FPGA.Cnt_Bit_Gen[4].XOR_Inst_CARRY4_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_Use_FPGA.Cnt_Bit_Gen[4].XOR_Inst_CARRY4_DI_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_Use_FPGA.Cnt_Bit_Gen[4].XOR_Inst_CARRY4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_Use_FPGA.Cnt_Bit_Gen[4].XOR_Inst_CARRY4_S_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of M_AXI_WVALID_I_i_1 : label is "soft_lutpair8";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \Use_FPGA.Almost_Empty_Inst\ : label is "FDR";
  attribute box_type : string;
  attribute box_type of \Use_FPGA.Almost_Empty_Inst\ : label is "PRIMITIVE";
  attribute SOFT_HLUTNM of \Use_FPGA.Almost_Empty_Inst_i_2__19\ : label is "soft_lutpair9";
  attribute XILINX_LEGACY_PRIM of \Use_FPGA.Almost_Full_Inst\ : label is "FDR";
  attribute box_type of \Use_FPGA.Almost_Full_Inst\ : label is "PRIMITIVE";
  attribute SOFT_HLUTNM of \Use_FPGA.Almost_Full_Inst_i_4\ : label is "soft_lutpair9";
  attribute box_type of \Use_FPGA.Cnt_Bit_Gen[0].Active_Low.First_Bit.LUT_Inst\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \Use_FPGA.Cnt_Bit_Gen[0].FDS_Inst\ : label is "FDS";
  attribute box_type of \Use_FPGA.Cnt_Bit_Gen[0].FDS_Inst\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \Use_FPGA.Cnt_Bit_Gen[0].Use_Muxcy.MUXCY_Inst_CARRY4\ : label is "(MUXCY,XORCY)";
  attribute XILINX_TRANSFORM_PINMAP : string;
  attribute XILINX_TRANSFORM_PINMAP of \Use_FPGA.Cnt_Bit_Gen[0].Use_Muxcy.MUXCY_Inst_CARRY4\ : label is "LO:O";
  attribute box_type of \Use_FPGA.Cnt_Bit_Gen[0].Use_Muxcy.MUXCY_Inst_CARRY4\ : label is "PRIMITIVE";
  attribute box_type of \Use_FPGA.Cnt_Bit_Gen[1].Active_Low.Other_Bits.LUT_Inst\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \Use_FPGA.Cnt_Bit_Gen[1].FDS_Inst\ : label is "FDS";
  attribute box_type of \Use_FPGA.Cnt_Bit_Gen[1].FDS_Inst\ : label is "PRIMITIVE";
  attribute box_type of \Use_FPGA.Cnt_Bit_Gen[2].Active_Low.Other_Bits.LUT_Inst\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \Use_FPGA.Cnt_Bit_Gen[2].FDS_Inst\ : label is "FDS";
  attribute box_type of \Use_FPGA.Cnt_Bit_Gen[2].FDS_Inst\ : label is "PRIMITIVE";
  attribute box_type of \Use_FPGA.Cnt_Bit_Gen[3].Active_Low.Other_Bits.LUT_Inst\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \Use_FPGA.Cnt_Bit_Gen[3].FDS_Inst\ : label is "FDS";
  attribute box_type of \Use_FPGA.Cnt_Bit_Gen[3].FDS_Inst\ : label is "PRIMITIVE";
  attribute box_type of \Use_FPGA.Cnt_Bit_Gen[4].Active_Low.Last_Bit.LUT_Inst\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \Use_FPGA.Cnt_Bit_Gen[4].FDS_Inst\ : label is "FDS";
  attribute box_type of \Use_FPGA.Cnt_Bit_Gen[4].FDS_Inst\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \Use_FPGA.Cnt_Bit_Gen[4].XOR_Inst_CARRY4\ : label is "(MUXCY,XORCY)";
  attribute box_type of \Use_FPGA.Cnt_Bit_Gen[4].XOR_Inst_CARRY4\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \Use_FPGA.Empty_Inst\ : label is "FDS";
  attribute box_type of \Use_FPGA.Empty_Inst\ : label is "PRIMITIVE";
  attribute SOFT_HLUTNM of \Use_FPGA.Empty_Inst_i_1__19\ : label is "soft_lutpair8";
  attribute XILINX_LEGACY_PRIM of \Use_FPGA.Full_Inst\ : label is "FDR";
  attribute box_type of \Use_FPGA.Full_Inst\ : label is "PRIMITIVE";
begin
  A(4 downto 0) <= \^a\(4 downto 0);
  M_AXI_WVALID_I_reg <= \^m_axi_wvalid_i_reg\;
  write_data_almost_full <= \^write_data_almost_full\;
  write_data_full <= \^write_data_full\;
M_AXI_WVALID_I_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"45"
    )
        port map (
      I0 => w_fifo_empty,
      I1 => M0_AXI_WREADY,
      I2 => M_AXI_WVALID_I_reg_0,
      O => \^m_axi_wvalid_i_reg\
    );
\Use_FPGA.Almost_Empty_Inst\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ACLK,
      CE => '1',
      D => \Use_FPGA.Almost_Empty_Inst_i_1__19_n_0\,
      Q => \Use_FPGA.Almost_Empty_Inst_n_0\,
      R => SR(0)
    );
\Use_FPGA.Almost_Empty_Inst_i_1__19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFA2AAFBFFA2AA08"
    )
        port map (
      I0 => \Use_FPGA.Almost_Empty_Inst_n_0\,
      I1 => M_AXI_WVALID_I_reg_0,
      I2 => M0_AXI_WREADY,
      I3 => w_fifo_empty,
      I4 => queue_push,
      I5 => \Use_FPGA.Almost_Empty_Inst_i_2__19_n_0\,
      O => \Use_FPGA.Almost_Empty_Inst_i_1__19_n_0\
    );
\Use_FPGA.Almost_Empty_Inst_i_2__19\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000100"
    )
        port map (
      I0 => \^a\(1),
      I1 => \^a\(2),
      I2 => \^a\(4),
      I3 => \^a\(0),
      I4 => \^a\(3),
      O => \Use_FPGA.Almost_Empty_Inst_i_2__19_n_0\
    );
\Use_FPGA.Almost_Full_Inst\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ACLK,
      CE => '1',
      D => D,
      Q => \^write_data_almost_full\,
      R => SR(0)
    );
\Use_FPGA.Almost_Full_Inst_i_1__15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B8B8B8B8B8B8BB"
    )
        port map (
      I0 => \^write_data_almost_full\,
      I1 => \Use_FPGA.Full_Inst_0\,
      I2 => \^write_data_full\,
      I3 => \Use_FPGA.Cnt_Bit_Gen[3].FDS_Inst_0\,
      I4 => \^a\(1),
      I5 => \^a\(0),
      O => D
    );
\Use_FPGA.Almost_Full_Inst_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \^a\(4),
      I1 => \^a\(2),
      O => \Use_FPGA.Almost_Full_Inst_0\
    );
\Use_FPGA.Cnt_Bit_Gen[0].Active_Low.First_Bit.LUT_Inst\: unisim.vcomponents.LUT6_2
    generic map(
      INIT => X"9CAF635063506350"
    )
        port map (
      I0 => '0',
      I1 => '0',
      I2 => \^m_axi_wvalid_i_reg\,
      I3 => queue_push,
      I4 => \^a\(0),
      I5 => '1',
      O5 => DI,
      O6 => LI
    );
\Use_FPGA.Cnt_Bit_Gen[0].FDS_Inst\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ACLK,
      CE => '1',
      D => read_fifo_addr_next_0,
      Q => \^a\(0),
      S => SR(0)
    );
\Use_FPGA.Cnt_Bit_Gen[0].Use_Muxcy.MUXCY_Inst_CARRY4\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => carry_4,
      CO(2) => carry_3,
      CO(1) => carry_2,
      CO(0) => CI,
      CYINIT => '0',
      DI(3) => cnt_di_3,
      DI(2) => cnt_di_2,
      DI(1) => cnt_di_1,
      DI(0) => DI,
      O(3) => read_fifo_addr_next_3,
      O(2) => read_fifo_addr_next_2,
      O(1) => read_fifo_addr_next_1,
      O(0) => read_fifo_addr_next_0,
      S(3) => cnt_s_3,
      S(2) => cnt_s_2,
      S(1) => cnt_s_1,
      S(0) => LI
    );
\Use_FPGA.Cnt_Bit_Gen[1].Active_Low.Other_Bits.LUT_Inst\: unisim.vcomponents.LUT6_2
    generic map(
      INIT => X"BFAF405040504050"
    )
        port map (
      I0 => '0',
      I1 => '0',
      I2 => \^m_axi_wvalid_i_reg\,
      I3 => queue_push,
      I4 => \^a\(1),
      I5 => '1',
      O5 => cnt_di_1,
      O6 => cnt_s_1
    );
\Use_FPGA.Cnt_Bit_Gen[1].FDS_Inst\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ACLK,
      CE => '1',
      D => read_fifo_addr_next_1,
      Q => \^a\(1),
      S => SR(0)
    );
\Use_FPGA.Cnt_Bit_Gen[2].Active_Low.Other_Bits.LUT_Inst\: unisim.vcomponents.LUT6_2
    generic map(
      INIT => X"BFAF405040504050"
    )
        port map (
      I0 => '0',
      I1 => '0',
      I2 => \^m_axi_wvalid_i_reg\,
      I3 => queue_push,
      I4 => \^a\(2),
      I5 => '1',
      O5 => cnt_di_2,
      O6 => cnt_s_2
    );
\Use_FPGA.Cnt_Bit_Gen[2].FDS_Inst\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ACLK,
      CE => '1',
      D => read_fifo_addr_next_2,
      Q => \^a\(2),
      S => SR(0)
    );
\Use_FPGA.Cnt_Bit_Gen[3].Active_Low.Other_Bits.LUT_Inst\: unisim.vcomponents.LUT6_2
    generic map(
      INIT => X"BFAF405040504050"
    )
        port map (
      I0 => '0',
      I1 => '0',
      I2 => \^m_axi_wvalid_i_reg\,
      I3 => queue_push,
      I4 => \^a\(3),
      I5 => '1',
      O5 => cnt_di_3,
      O6 => cnt_s_3
    );
\Use_FPGA.Cnt_Bit_Gen[3].FDS_Inst\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ACLK,
      CE => '1',
      D => read_fifo_addr_next_3,
      Q => \^a\(3),
      S => SR(0)
    );
\Use_FPGA.Cnt_Bit_Gen[4].Active_Low.Last_Bit.LUT_Inst\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFAF405040504050"
    )
        port map (
      I0 => '0',
      I1 => '0',
      I2 => \^m_axi_wvalid_i_reg\,
      I3 => queue_push,
      I4 => \^a\(4),
      I5 => '1',
      O => cnt_s_4
    );
\Use_FPGA.Cnt_Bit_Gen[4].FDS_Inst\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ACLK,
      CE => '1',
      D => read_fifo_addr_next_4,
      Q => \^a\(4),
      S => SR(0)
    );
\Use_FPGA.Cnt_Bit_Gen[4].XOR_Inst_CARRY4\: unisim.vcomponents.CARRY4
     port map (
      CI => carry_4,
      CO(3 downto 0) => \NLW_Use_FPGA.Cnt_Bit_Gen[4].XOR_Inst_CARRY4_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => \NLW_Use_FPGA.Cnt_Bit_Gen[4].XOR_Inst_CARRY4_DI_UNCONNECTED\(3 downto 0),
      O(3 downto 1) => \NLW_Use_FPGA.Cnt_Bit_Gen[4].XOR_Inst_CARRY4_O_UNCONNECTED\(3 downto 1),
      O(0) => read_fifo_addr_next_4,
      S(3 downto 1) => \NLW_Use_FPGA.Cnt_Bit_Gen[4].XOR_Inst_CARRY4_S_UNCONNECTED\(3 downto 1),
      S(0) => cnt_s_4
    );
\Use_FPGA.Empty_Inst\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ACLK,
      CE => '1',
      D => \Use_FPGA.Empty_Inst_i_1__19_n_0\,
      Q => w_fifo_empty,
      S => SR(0)
    );
\Use_FPGA.Empty_Inst_i_1__19\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55554044"
    )
        port map (
      I0 => queue_push,
      I1 => \Use_FPGA.Almost_Empty_Inst_n_0\,
      I2 => M0_AXI_WREADY,
      I3 => M_AXI_WVALID_I_reg_0,
      I4 => w_fifo_empty,
      O => \Use_FPGA.Empty_Inst_i_1__19_n_0\
    );
\Use_FPGA.Full_Inst\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ACLK,
      CE => '1',
      D => \Use_FPGA.Full_Inst_i_1__15_n_0\,
      Q => \^write_data_full\,
      R => SR(0)
    );
\Use_FPGA.Full_Inst_i_1__15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F8F8F8F80000F800"
    )
        port map (
      I0 => \^write_data_almost_full\,
      I1 => \write_data_info[0][Valid]\,
      I2 => \^write_data_full\,
      I3 => M_AXI_WVALID_I_reg_0,
      I4 => M0_AXI_WREADY,
      I5 => w_fifo_empty,
      O => \Use_FPGA.Full_Inst_i_1__15_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_system_cache_0_0_sc_srl_fifo_counter__parameterized14\ is
  port (
    \Use_FPGA.Full_Inst_0\ : out STD_LOGIC;
    queue_empty : out STD_LOGIC;
    ar_read_fifo_addr : out STD_LOGIC_VECTOR ( 3 downto 0 );
    A_0 : out STD_LOGIC;
    need_to_stall_write_reg : out STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    ACLK : in STD_LOGIC;
    ar_pop_i : in STD_LOGIC;
    queue_push29_out : in STD_LOGIC;
    \read_req_info[0][Valid]\ : in STD_LOGIC;
    ri_fifo_full : in STD_LOGIC;
    update_done_ar : in STD_LOGIC;
    update_need_ar : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \out\ : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_system_cache_0_0_sc_srl_fifo_counter__parameterized14\ : entity is "sc_srl_fifo_counter";
end \design_1_system_cache_0_0_sc_srl_fifo_counter__parameterized14\;

architecture STRUCTURE of \design_1_system_cache_0_0_sc_srl_fifo_counter__parameterized14\ is
  signal CI : STD_LOGIC;
  signal D : STD_LOGIC;
  signal DI : STD_LOGIC;
  signal LI : STD_LOGIC;
  signal \Use_FPGA.Almost_Empty_Inst_i_1__17_n_0\ : STD_LOGIC;
  signal \Use_FPGA.Almost_Empty_Inst_i_2__18_n_0\ : STD_LOGIC;
  signal \Use_FPGA.Almost_Empty_Inst_n_0\ : STD_LOGIC;
  signal \Use_FPGA.Almost_Full_Inst_i_2__14_n_0\ : STD_LOGIC;
  signal \Use_FPGA.Almost_Full_Inst_n_0\ : STD_LOGIC;
  signal \Use_FPGA.Empty_Inst_i_1__17_n_0\ : STD_LOGIC;
  signal \^use_fpga.full_inst_0\ : STD_LOGIC;
  signal \Use_FPGA.Full_Inst_i_1__13_n_0\ : STD_LOGIC;
  signal \^ar_read_fifo_addr\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal carry_2 : STD_LOGIC;
  signal carry_3 : STD_LOGIC;
  signal cnt_di_1 : STD_LOGIC;
  signal cnt_di_2 : STD_LOGIC;
  signal cnt_s_1 : STD_LOGIC;
  signal cnt_s_2 : STD_LOGIC;
  signal cnt_s_3 : STD_LOGIC;
  signal \^queue_empty\ : STD_LOGIC;
  signal read_fifo_addr_next_0 : STD_LOGIC;
  signal read_fifo_addr_next_1 : STD_LOGIC;
  signal read_fifo_addr_next_2 : STD_LOGIC;
  signal read_fifo_addr_next_3 : STD_LOGIC;
  signal \NLW_Use_FPGA.Cnt_Bit_Gen[0].Use_Muxcy.MUXCY_Inst_CARRY4_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_Use_FPGA.Cnt_Bit_Gen[0].Use_Muxcy.MUXCY_Inst_CARRY4_DI_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \Use_FPGA.Almost_Empty_Inst\ : label is "FDR";
  attribute box_type : string;
  attribute box_type of \Use_FPGA.Almost_Empty_Inst\ : label is "PRIMITIVE";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \Use_FPGA.Almost_Empty_Inst_i_2__18\ : label is "soft_lutpair4";
  attribute XILINX_LEGACY_PRIM of \Use_FPGA.Almost_Full_Inst\ : label is "FDR";
  attribute box_type of \Use_FPGA.Almost_Full_Inst\ : label is "PRIMITIVE";
  attribute SOFT_HLUTNM of \Use_FPGA.Almost_Full_Inst_i_2__14\ : label is "soft_lutpair4";
  attribute box_type of \Use_FPGA.Cnt_Bit_Gen[0].Active_Low.First_Bit.LUT_Inst\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \Use_FPGA.Cnt_Bit_Gen[0].FDS_Inst\ : label is "FDS";
  attribute box_type of \Use_FPGA.Cnt_Bit_Gen[0].FDS_Inst\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \Use_FPGA.Cnt_Bit_Gen[0].Use_Muxcy.MUXCY_Inst_CARRY4\ : label is "(MUXCY,XORCY)";
  attribute XILINX_TRANSFORM_PINMAP : string;
  attribute XILINX_TRANSFORM_PINMAP of \Use_FPGA.Cnt_Bit_Gen[0].Use_Muxcy.MUXCY_Inst_CARRY4\ : label is "LO:O";
  attribute box_type of \Use_FPGA.Cnt_Bit_Gen[0].Use_Muxcy.MUXCY_Inst_CARRY4\ : label is "PRIMITIVE";
  attribute box_type of \Use_FPGA.Cnt_Bit_Gen[1].Active_Low.Other_Bits.LUT_Inst\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \Use_FPGA.Cnt_Bit_Gen[1].FDS_Inst\ : label is "FDS";
  attribute box_type of \Use_FPGA.Cnt_Bit_Gen[1].FDS_Inst\ : label is "PRIMITIVE";
  attribute box_type of \Use_FPGA.Cnt_Bit_Gen[2].Active_Low.Other_Bits.LUT_Inst\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \Use_FPGA.Cnt_Bit_Gen[2].FDS_Inst\ : label is "FDS";
  attribute box_type of \Use_FPGA.Cnt_Bit_Gen[2].FDS_Inst\ : label is "PRIMITIVE";
  attribute box_type of \Use_FPGA.Cnt_Bit_Gen[3].Active_Low.Last_Bit.LUT_Inst\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \Use_FPGA.Cnt_Bit_Gen[3].FDS_Inst\ : label is "FDS";
  attribute box_type of \Use_FPGA.Cnt_Bit_Gen[3].FDS_Inst\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \Use_FPGA.Empty_Inst\ : label is "FDS";
  attribute box_type of \Use_FPGA.Empty_Inst\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \Use_FPGA.Full_Inst\ : label is "FDR";
  attribute box_type of \Use_FPGA.Full_Inst\ : label is "PRIMITIVE";
begin
  \Use_FPGA.Full_Inst_0\ <= \^use_fpga.full_inst_0\;
  ar_read_fifo_addr(3 downto 0) <= \^ar_read_fifo_addr\(3 downto 0);
  queue_empty <= \^queue_empty\;
\Use_FPGA.Almost_Empty_Inst\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ACLK,
      CE => '1',
      D => \Use_FPGA.Almost_Empty_Inst_i_1__17_n_0\,
      Q => \Use_FPGA.Almost_Empty_Inst_n_0\,
      R => SR(0)
    );
\Use_FPGA.Almost_Empty_Inst_i_1__17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFAAFCFFA0AA0C00"
    )
        port map (
      I0 => \Use_FPGA.Almost_Empty_Inst_i_2__18_n_0\,
      I1 => \^queue_empty\,
      I2 => \^use_fpga.full_inst_0\,
      I3 => \read_req_info[0][Valid]\,
      I4 => ar_pop_i,
      I5 => \Use_FPGA.Almost_Empty_Inst_n_0\,
      O => \Use_FPGA.Almost_Empty_Inst_i_1__17_n_0\
    );
\Use_FPGA.Almost_Empty_Inst_i_2__18\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0004"
    )
        port map (
      I0 => \^ar_read_fifo_addr\(1),
      I1 => \^ar_read_fifo_addr\(0),
      I2 => \^ar_read_fifo_addr\(3),
      I3 => \^ar_read_fifo_addr\(2),
      O => \Use_FPGA.Almost_Empty_Inst_i_2__18_n_0\
    );
\Use_FPGA.Almost_Full_Inst\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ACLK,
      CE => '1',
      D => D,
      Q => \Use_FPGA.Almost_Full_Inst_n_0\,
      R => SR(0)
    );
\Use_FPGA.Almost_Full_Inst_i_1__13\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ECBAEC8A"
    )
        port map (
      I0 => \Use_FPGA.Almost_Full_Inst_n_0\,
      I1 => \^use_fpga.full_inst_0\,
      I2 => \read_req_info[0][Valid]\,
      I3 => ar_pop_i,
      I4 => \Use_FPGA.Almost_Full_Inst_i_2__14_n_0\,
      O => D
    );
\Use_FPGA.Almost_Full_Inst_i_2__14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1000"
    )
        port map (
      I0 => \^ar_read_fifo_addr\(1),
      I1 => \^ar_read_fifo_addr\(0),
      I2 => \^ar_read_fifo_addr\(3),
      I3 => \^ar_read_fifo_addr\(2),
      O => \Use_FPGA.Almost_Full_Inst_i_2__14_n_0\
    );
\Use_FPGA.Cnt_Bit_Gen[0].Active_Low.First_Bit.LUT_Inst\: unisim.vcomponents.LUT6_2
    generic map(
      INIT => X"9CAF635063506350"
    )
        port map (
      I0 => '0',
      I1 => '0',
      I2 => ar_pop_i,
      I3 => queue_push29_out,
      I4 => \^ar_read_fifo_addr\(0),
      I5 => '1',
      O5 => DI,
      O6 => LI
    );
\Use_FPGA.Cnt_Bit_Gen[0].FDS_Inst\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ACLK,
      CE => '1',
      D => read_fifo_addr_next_0,
      Q => \^ar_read_fifo_addr\(0),
      S => SR(0)
    );
\Use_FPGA.Cnt_Bit_Gen[0].Use_Muxcy.MUXCY_Inst_CARRY4\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \NLW_Use_FPGA.Cnt_Bit_Gen[0].Use_Muxcy.MUXCY_Inst_CARRY4_CO_UNCONNECTED\(3),
      CO(2) => carry_3,
      CO(1) => carry_2,
      CO(0) => CI,
      CYINIT => '0',
      DI(3) => \NLW_Use_FPGA.Cnt_Bit_Gen[0].Use_Muxcy.MUXCY_Inst_CARRY4_DI_UNCONNECTED\(3),
      DI(2) => cnt_di_2,
      DI(1) => cnt_di_1,
      DI(0) => DI,
      O(3) => read_fifo_addr_next_3,
      O(2) => read_fifo_addr_next_2,
      O(1) => read_fifo_addr_next_1,
      O(0) => read_fifo_addr_next_0,
      S(3) => cnt_s_3,
      S(2) => cnt_s_2,
      S(1) => cnt_s_1,
      S(0) => LI
    );
\Use_FPGA.Cnt_Bit_Gen[1].Active_Low.Other_Bits.LUT_Inst\: unisim.vcomponents.LUT6_2
    generic map(
      INIT => X"BFAF405040504050"
    )
        port map (
      I0 => '0',
      I1 => '0',
      I2 => ar_pop_i,
      I3 => queue_push29_out,
      I4 => \^ar_read_fifo_addr\(1),
      I5 => '1',
      O5 => cnt_di_1,
      O6 => cnt_s_1
    );
\Use_FPGA.Cnt_Bit_Gen[1].FDS_Inst\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ACLK,
      CE => '1',
      D => read_fifo_addr_next_1,
      Q => \^ar_read_fifo_addr\(1),
      S => SR(0)
    );
\Use_FPGA.Cnt_Bit_Gen[2].Active_Low.Other_Bits.LUT_Inst\: unisim.vcomponents.LUT6_2
    generic map(
      INIT => X"BFAF405040504050"
    )
        port map (
      I0 => '0',
      I1 => '0',
      I2 => ar_pop_i,
      I3 => queue_push29_out,
      I4 => \^ar_read_fifo_addr\(2),
      I5 => '1',
      O5 => cnt_di_2,
      O6 => cnt_s_2
    );
\Use_FPGA.Cnt_Bit_Gen[2].FDS_Inst\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ACLK,
      CE => '1',
      D => read_fifo_addr_next_2,
      Q => \^ar_read_fifo_addr\(2),
      S => SR(0)
    );
\Use_FPGA.Cnt_Bit_Gen[3].Active_Low.Last_Bit.LUT_Inst\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFAF405040504050"
    )
        port map (
      I0 => '0',
      I1 => '0',
      I2 => ar_pop_i,
      I3 => queue_push29_out,
      I4 => \^ar_read_fifo_addr\(3),
      I5 => '1',
      O => cnt_s_3
    );
\Use_FPGA.Cnt_Bit_Gen[3].FDS_Inst\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ACLK,
      CE => '1',
      D => read_fifo_addr_next_3,
      Q => \^ar_read_fifo_addr\(3),
      S => SR(0)
    );
\Use_FPGA.Empty_Inst\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ACLK,
      CE => '1',
      D => \Use_FPGA.Empty_Inst_i_1__17_n_0\,
      Q => \^queue_empty\,
      S => SR(0)
    );
\Use_FPGA.Empty_Inst_i_1__17\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EF8A208A"
    )
        port map (
      I0 => \^queue_empty\,
      I1 => \^use_fpga.full_inst_0\,
      I2 => \read_req_info[0][Valid]\,
      I3 => ar_pop_i,
      I4 => \Use_FPGA.Almost_Empty_Inst_n_0\,
      O => \Use_FPGA.Empty_Inst_i_1__17_n_0\
    );
\Use_FPGA.Full_Inst\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ACLK,
      CE => '1',
      D => \Use_FPGA.Full_Inst_i_1__13_n_0\,
      Q => \^use_fpga.full_inst_0\,
      R => SR(0)
    );
\Use_FPGA.Full_Inst_i_1__13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000FFFF00000200"
    )
        port map (
      I0 => \Use_FPGA.Almost_Full_Inst_n_0\,
      I1 => ri_fifo_full,
      I2 => update_done_ar,
      I3 => update_need_ar,
      I4 => ar_pop_i,
      I5 => \^use_fpga.full_inst_0\,
      O => \Use_FPGA.Full_Inst_i_1__13_n_0\
    );
\Using_FPGA.MUXCY_I_i_1__81\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^queue_empty\,
      O => A_0
    );
need_to_stall_write_i_3: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00004BB4"
    )
        port map (
      I0 => Q(0),
      I1 => \out\(0),
      I2 => \out\(1),
      I3 => Q(1),
      I4 => \^queue_empty\,
      O => need_to_stall_write_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_system_cache_0_0_sc_srl_fifo_counter__parameterized1_8\ is
  port (
    wc_fifo_empty : out STD_LOGIC;
    Q : in STD_LOGIC;
    ACLK : in STD_LOGIC;
    \bs_port_num_reg[0]\ : in STD_LOGIC;
    queue_push : in STD_LOGIC;
    \Use_FPGA.Full_Inst\ : in STD_LOGIC;
    S0_AXI_WLAST : in STD_LOGIC;
    \arbiter_bp_push_i_reg[0][Valid]\ : in STD_LOGIC;
    queue_pop7_out : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_system_cache_0_0_sc_srl_fifo_counter__parameterized1_8\ : entity is "sc_srl_fifo_counter";
end \design_1_system_cache_0_0_sc_srl_fifo_counter__parameterized1_8\;

architecture STRUCTURE of \design_1_system_cache_0_0_sc_srl_fifo_counter__parameterized1_8\ is
  signal CI : STD_LOGIC;
  signal DI : STD_LOGIC;
  signal LI : STD_LOGIC;
  signal \Use_FPGA.Almost_Empty_Inst_i_1__0_n_0\ : STD_LOGIC;
  signal \Use_FPGA.Almost_Empty_Inst_i_2__3_n_0\ : STD_LOGIC;
  signal \Use_FPGA.Almost_Empty_Inst_n_0\ : STD_LOGIC;
  signal \Use_FPGA.Cnt_Bit_Gen[0].FDS_Inst_n_0\ : STD_LOGIC;
  signal \Use_FPGA.Cnt_Bit_Gen[1].FDS_Inst_n_0\ : STD_LOGIC;
  signal \Use_FPGA.Cnt_Bit_Gen[2].FDS_Inst_n_0\ : STD_LOGIC;
  signal \Use_FPGA.Cnt_Bit_Gen[3].FDS_Inst_n_0\ : STD_LOGIC;
  signal \Use_FPGA.Cnt_Bit_Gen[4].FDS_Inst_n_0\ : STD_LOGIC;
  signal \Use_FPGA.Cnt_Bit_Gen[5].FDS_Inst_n_0\ : STD_LOGIC;
  signal \Use_FPGA.Empty_Inst_i_1__0_n_0\ : STD_LOGIC;
  signal carry_2 : STD_LOGIC;
  signal carry_3 : STD_LOGIC;
  signal carry_4 : STD_LOGIC;
  signal carry_5 : STD_LOGIC;
  signal cnt_di_1 : STD_LOGIC;
  signal cnt_di_2 : STD_LOGIC;
  signal cnt_di_3 : STD_LOGIC;
  signal cnt_di_4 : STD_LOGIC;
  signal cnt_s_1 : STD_LOGIC;
  signal cnt_s_2 : STD_LOGIC;
  signal cnt_s_3 : STD_LOGIC;
  signal cnt_s_4 : STD_LOGIC;
  signal cnt_s_5 : STD_LOGIC;
  signal read_fifo_addr_next_0 : STD_LOGIC;
  signal read_fifo_addr_next_1 : STD_LOGIC;
  signal read_fifo_addr_next_2 : STD_LOGIC;
  signal read_fifo_addr_next_3 : STD_LOGIC;
  signal read_fifo_addr_next_4 : STD_LOGIC;
  signal read_fifo_addr_next_5 : STD_LOGIC;
  signal \^wc_fifo_empty\ : STD_LOGIC;
  signal \NLW_Use_FPGA.Cnt_Bit_Gen[4].Use_Muxcy.MUXCY_Inst_CARRY4_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_Use_FPGA.Cnt_Bit_Gen[4].Use_Muxcy.MUXCY_Inst_CARRY4_DI_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_Use_FPGA.Cnt_Bit_Gen[4].Use_Muxcy.MUXCY_Inst_CARRY4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_Use_FPGA.Cnt_Bit_Gen[4].Use_Muxcy.MUXCY_Inst_CARRY4_S_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \Use_FPGA.Almost_Empty_Inst\ : label is "FDR";
  attribute box_type : string;
  attribute box_type of \Use_FPGA.Almost_Empty_Inst\ : label is "PRIMITIVE";
  attribute box_type of \Use_FPGA.Cnt_Bit_Gen[0].Active_Low.First_Bit.LUT_Inst\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \Use_FPGA.Cnt_Bit_Gen[0].FDS_Inst\ : label is "FDS";
  attribute box_type of \Use_FPGA.Cnt_Bit_Gen[0].FDS_Inst\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \Use_FPGA.Cnt_Bit_Gen[0].Use_Muxcy.MUXCY_Inst_CARRY4\ : label is "(MUXCY,XORCY)";
  attribute XILINX_TRANSFORM_PINMAP : string;
  attribute XILINX_TRANSFORM_PINMAP of \Use_FPGA.Cnt_Bit_Gen[0].Use_Muxcy.MUXCY_Inst_CARRY4\ : label is "LO:O";
  attribute box_type of \Use_FPGA.Cnt_Bit_Gen[0].Use_Muxcy.MUXCY_Inst_CARRY4\ : label is "PRIMITIVE";
  attribute box_type of \Use_FPGA.Cnt_Bit_Gen[1].Active_Low.Other_Bits.LUT_Inst\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \Use_FPGA.Cnt_Bit_Gen[1].FDS_Inst\ : label is "FDS";
  attribute box_type of \Use_FPGA.Cnt_Bit_Gen[1].FDS_Inst\ : label is "PRIMITIVE";
  attribute box_type of \Use_FPGA.Cnt_Bit_Gen[2].Active_Low.Other_Bits.LUT_Inst\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \Use_FPGA.Cnt_Bit_Gen[2].FDS_Inst\ : label is "FDS";
  attribute box_type of \Use_FPGA.Cnt_Bit_Gen[2].FDS_Inst\ : label is "PRIMITIVE";
  attribute box_type of \Use_FPGA.Cnt_Bit_Gen[3].Active_Low.Other_Bits.LUT_Inst\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \Use_FPGA.Cnt_Bit_Gen[3].FDS_Inst\ : label is "FDS";
  attribute box_type of \Use_FPGA.Cnt_Bit_Gen[3].FDS_Inst\ : label is "PRIMITIVE";
  attribute box_type of \Use_FPGA.Cnt_Bit_Gen[4].Active_Low.Other_Bits.LUT_Inst\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \Use_FPGA.Cnt_Bit_Gen[4].FDS_Inst\ : label is "FDS";
  attribute box_type of \Use_FPGA.Cnt_Bit_Gen[4].FDS_Inst\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \Use_FPGA.Cnt_Bit_Gen[4].Use_Muxcy.MUXCY_Inst_CARRY4\ : label is "(MUXCY,XORCY)";
  attribute XILINX_TRANSFORM_PINMAP of \Use_FPGA.Cnt_Bit_Gen[4].Use_Muxcy.MUXCY_Inst_CARRY4\ : label is "LO:O";
  attribute box_type of \Use_FPGA.Cnt_Bit_Gen[4].Use_Muxcy.MUXCY_Inst_CARRY4\ : label is "PRIMITIVE";
  attribute box_type of \Use_FPGA.Cnt_Bit_Gen[5].Active_Low.Last_Bit.LUT_Inst\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \Use_FPGA.Cnt_Bit_Gen[5].FDS_Inst\ : label is "FDS";
  attribute box_type of \Use_FPGA.Cnt_Bit_Gen[5].FDS_Inst\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \Use_FPGA.Empty_Inst\ : label is "FDS";
  attribute box_type of \Use_FPGA.Empty_Inst\ : label is "PRIMITIVE";
begin
  wc_fifo_empty <= \^wc_fifo_empty\;
\Use_FPGA.Almost_Empty_Inst\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ACLK,
      CE => '1',
      D => \Use_FPGA.Almost_Empty_Inst_i_1__0_n_0\,
      Q => \Use_FPGA.Almost_Empty_Inst_n_0\,
      R => Q
    );
\Use_FPGA.Almost_Empty_Inst_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FCCCAFFF0CCCA000"
    )
        port map (
      I0 => \^wc_fifo_empty\,
      I1 => \Use_FPGA.Almost_Empty_Inst_i_2__3_n_0\,
      I2 => \Use_FPGA.Full_Inst\,
      I3 => S0_AXI_WLAST,
      I4 => \bs_port_num_reg[0]\,
      I5 => \Use_FPGA.Almost_Empty_Inst_n_0\,
      O => \Use_FPGA.Almost_Empty_Inst_i_1__0_n_0\
    );
\Use_FPGA.Almost_Empty_Inst_i_2__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000100"
    )
        port map (
      I0 => \Use_FPGA.Cnt_Bit_Gen[5].FDS_Inst_n_0\,
      I1 => \Use_FPGA.Cnt_Bit_Gen[4].FDS_Inst_n_0\,
      I2 => \Use_FPGA.Cnt_Bit_Gen[1].FDS_Inst_n_0\,
      I3 => \Use_FPGA.Cnt_Bit_Gen[0].FDS_Inst_n_0\,
      I4 => \Use_FPGA.Cnt_Bit_Gen[3].FDS_Inst_n_0\,
      I5 => \Use_FPGA.Cnt_Bit_Gen[2].FDS_Inst_n_0\,
      O => \Use_FPGA.Almost_Empty_Inst_i_2__3_n_0\
    );
\Use_FPGA.Cnt_Bit_Gen[0].Active_Low.First_Bit.LUT_Inst\: unisim.vcomponents.LUT6_2
    generic map(
      INIT => X"9CAF635063506350"
    )
        port map (
      I0 => '0',
      I1 => '0',
      I2 => \bs_port_num_reg[0]\,
      I3 => queue_push,
      I4 => \Use_FPGA.Cnt_Bit_Gen[0].FDS_Inst_n_0\,
      I5 => '1',
      O5 => DI,
      O6 => LI
    );
\Use_FPGA.Cnt_Bit_Gen[0].FDS_Inst\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ACLK,
      CE => '1',
      D => read_fifo_addr_next_0,
      Q => \Use_FPGA.Cnt_Bit_Gen[0].FDS_Inst_n_0\,
      S => Q
    );
\Use_FPGA.Cnt_Bit_Gen[0].Use_Muxcy.MUXCY_Inst_CARRY4\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => carry_4,
      CO(2) => carry_3,
      CO(1) => carry_2,
      CO(0) => CI,
      CYINIT => '0',
      DI(3) => cnt_di_3,
      DI(2) => cnt_di_2,
      DI(1) => cnt_di_1,
      DI(0) => DI,
      O(3) => read_fifo_addr_next_3,
      O(2) => read_fifo_addr_next_2,
      O(1) => read_fifo_addr_next_1,
      O(0) => read_fifo_addr_next_0,
      S(3) => cnt_s_3,
      S(2) => cnt_s_2,
      S(1) => cnt_s_1,
      S(0) => LI
    );
\Use_FPGA.Cnt_Bit_Gen[1].Active_Low.Other_Bits.LUT_Inst\: unisim.vcomponents.LUT6_2
    generic map(
      INIT => X"BFAF405040504050"
    )
        port map (
      I0 => '0',
      I1 => '0',
      I2 => \bs_port_num_reg[0]\,
      I3 => queue_push,
      I4 => \Use_FPGA.Cnt_Bit_Gen[1].FDS_Inst_n_0\,
      I5 => '1',
      O5 => cnt_di_1,
      O6 => cnt_s_1
    );
\Use_FPGA.Cnt_Bit_Gen[1].FDS_Inst\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ACLK,
      CE => '1',
      D => read_fifo_addr_next_1,
      Q => \Use_FPGA.Cnt_Bit_Gen[1].FDS_Inst_n_0\,
      S => Q
    );
\Use_FPGA.Cnt_Bit_Gen[2].Active_Low.Other_Bits.LUT_Inst\: unisim.vcomponents.LUT6_2
    generic map(
      INIT => X"BFAF405040504050"
    )
        port map (
      I0 => '0',
      I1 => '0',
      I2 => \bs_port_num_reg[0]\,
      I3 => queue_push,
      I4 => \Use_FPGA.Cnt_Bit_Gen[2].FDS_Inst_n_0\,
      I5 => '1',
      O5 => cnt_di_2,
      O6 => cnt_s_2
    );
\Use_FPGA.Cnt_Bit_Gen[2].FDS_Inst\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ACLK,
      CE => '1',
      D => read_fifo_addr_next_2,
      Q => \Use_FPGA.Cnt_Bit_Gen[2].FDS_Inst_n_0\,
      S => Q
    );
\Use_FPGA.Cnt_Bit_Gen[3].Active_Low.Other_Bits.LUT_Inst\: unisim.vcomponents.LUT6_2
    generic map(
      INIT => X"BFAF405040504050"
    )
        port map (
      I0 => '0',
      I1 => '0',
      I2 => \bs_port_num_reg[0]\,
      I3 => queue_push,
      I4 => \Use_FPGA.Cnt_Bit_Gen[3].FDS_Inst_n_0\,
      I5 => '1',
      O5 => cnt_di_3,
      O6 => cnt_s_3
    );
\Use_FPGA.Cnt_Bit_Gen[3].FDS_Inst\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ACLK,
      CE => '1',
      D => read_fifo_addr_next_3,
      Q => \Use_FPGA.Cnt_Bit_Gen[3].FDS_Inst_n_0\,
      S => Q
    );
\Use_FPGA.Cnt_Bit_Gen[4].Active_Low.Other_Bits.LUT_Inst\: unisim.vcomponents.LUT6_2
    generic map(
      INIT => X"BFAF405040504050"
    )
        port map (
      I0 => '0',
      I1 => '0',
      I2 => \bs_port_num_reg[0]\,
      I3 => queue_push,
      I4 => \Use_FPGA.Cnt_Bit_Gen[4].FDS_Inst_n_0\,
      I5 => '1',
      O5 => cnt_di_4,
      O6 => cnt_s_4
    );
\Use_FPGA.Cnt_Bit_Gen[4].FDS_Inst\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ACLK,
      CE => '1',
      D => read_fifo_addr_next_4,
      Q => \Use_FPGA.Cnt_Bit_Gen[4].FDS_Inst_n_0\,
      S => Q
    );
\Use_FPGA.Cnt_Bit_Gen[4].Use_Muxcy.MUXCY_Inst_CARRY4\: unisim.vcomponents.CARRY4
     port map (
      CI => carry_4,
      CO(3 downto 1) => \NLW_Use_FPGA.Cnt_Bit_Gen[4].Use_Muxcy.MUXCY_Inst_CARRY4_CO_UNCONNECTED\(3 downto 1),
      CO(0) => carry_5,
      CYINIT => '0',
      DI(3 downto 1) => \NLW_Use_FPGA.Cnt_Bit_Gen[4].Use_Muxcy.MUXCY_Inst_CARRY4_DI_UNCONNECTED\(3 downto 1),
      DI(0) => cnt_di_4,
      O(3 downto 2) => \NLW_Use_FPGA.Cnt_Bit_Gen[4].Use_Muxcy.MUXCY_Inst_CARRY4_O_UNCONNECTED\(3 downto 2),
      O(1) => read_fifo_addr_next_5,
      O(0) => read_fifo_addr_next_4,
      S(3 downto 2) => \NLW_Use_FPGA.Cnt_Bit_Gen[4].Use_Muxcy.MUXCY_Inst_CARRY4_S_UNCONNECTED\(3 downto 2),
      S(1) => cnt_s_5,
      S(0) => cnt_s_4
    );
\Use_FPGA.Cnt_Bit_Gen[5].Active_Low.Last_Bit.LUT_Inst\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFAF405040504050"
    )
        port map (
      I0 => '0',
      I1 => '0',
      I2 => \bs_port_num_reg[0]\,
      I3 => queue_push,
      I4 => \Use_FPGA.Cnt_Bit_Gen[5].FDS_Inst_n_0\,
      I5 => '1',
      O => cnt_s_5
    );
\Use_FPGA.Cnt_Bit_Gen[5].FDS_Inst\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ACLK,
      CE => '1',
      D => read_fifo_addr_next_5,
      Q => \Use_FPGA.Cnt_Bit_Gen[5].FDS_Inst_n_0\,
      S => Q
    );
\Use_FPGA.Empty_Inst\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ACLK,
      CE => '1',
      D => \Use_FPGA.Empty_Inst_i_1__0_n_0\,
      Q => \^wc_fifo_empty\,
      S => Q
    );
\Use_FPGA.Empty_Inst_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3FEA3F3F002A0000"
    )
        port map (
      I0 => \Use_FPGA.Almost_Empty_Inst_n_0\,
      I1 => \Use_FPGA.Full_Inst\,
      I2 => S0_AXI_WLAST,
      I3 => \arbiter_bp_push_i_reg[0][Valid]\,
      I4 => queue_pop7_out,
      I5 => \^wc_fifo_empty\,
      O => \Use_FPGA.Empty_Inst_i_1__0_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_system_cache_0_0_sc_srl_fifo_counter__parameterized3\ is
  port (
    \Use_FPGA.Almost_Empty_Inst_0\ : out STD_LOGIC;
    queue_index : out STD_LOGIC_VECTOR ( 3 downto 0 );
    ri_exist : out STD_LOGIC;
    S : out STD_LOGIC;
    Q : in STD_LOGIC;
    ACLK : in STD_LOGIC;
    rip_pop : in STD_LOGIC;
    \lookup_read_data_new[0,1][Valid]\ : in STD_LOGIC;
    \Use_Reg_Ctrl.queue_exist_i_reg_0\ : in STD_LOGIC;
    \lu_mem_info_reg[Port_Num][0]\ : in STD_LOGIC;
    \read_info_status[0,0][Full]\ : in STD_LOGIC;
    p_162_in : in STD_LOGIC;
    lookup_restart_mem : in STD_LOGIC;
    \read_info_status[0,0][Almost_Full]\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_system_cache_0_0_sc_srl_fifo_counter__parameterized3\ : entity is "sc_srl_fifo_counter";
end \design_1_system_cache_0_0_sc_srl_fifo_counter__parameterized3\;

architecture STRUCTURE of \design_1_system_cache_0_0_sc_srl_fifo_counter__parameterized3\ is
  signal CI : STD_LOGIC;
  signal D : STD_LOGIC;
  signal DI : STD_LOGIC;
  signal LI : STD_LOGIC;
  signal \^use_fpga.almost_empty_inst_0\ : STD_LOGIC;
  signal \Use_FPGA.Almost_Empty_Inst_i_1__6_n_0\ : STD_LOGIC;
  signal \Use_FPGA.Almost_Empty_Inst_i_2__5_n_0\ : STD_LOGIC;
  signal \Use_FPGA.Almost_Empty_Inst_n_0\ : STD_LOGIC;
  signal \Use_FPGA.Almost_Full_Inst_i_2__5_n_0\ : STD_LOGIC;
  signal \Use_FPGA.Empty_Inst_i_1__6_n_0\ : STD_LOGIC;
  signal \Use_FPGA.Full_Inst_i_1__4_n_0\ : STD_LOGIC;
  signal \Use_Reg_Ctrl.queue_exist_i_i_1__1_n_0\ : STD_LOGIC;
  signal \Using_FPGA.MUXCY_I_i_2__12_n_0\ : STD_LOGIC;
  signal carry_2 : STD_LOGIC;
  signal carry_3 : STD_LOGIC;
  signal cnt_di_1 : STD_LOGIC;
  signal cnt_di_2 : STD_LOGIC;
  signal cnt_s_1 : STD_LOGIC;
  signal cnt_s_2 : STD_LOGIC;
  signal cnt_s_3 : STD_LOGIC;
  signal \^queue_index\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal read_fifo_addr_next_0 : STD_LOGIC;
  signal read_fifo_addr_next_1 : STD_LOGIC;
  signal read_fifo_addr_next_2 : STD_LOGIC;
  signal read_fifo_addr_next_3 : STD_LOGIC;
  signal \read_info_status[0,1][Almost_Full]\ : STD_LOGIC;
  signal \read_info_status[0,1][Full]\ : STD_LOGIC;
  signal \^ri_exist\ : STD_LOGIC;
  signal \NLW_Use_FPGA.Cnt_Bit_Gen[0].Use_Muxcy.MUXCY_Inst_CARRY4_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_Use_FPGA.Cnt_Bit_Gen[0].Use_Muxcy.MUXCY_Inst_CARRY4_DI_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \Use_FPGA.Almost_Empty_Inst\ : label is "FDR";
  attribute box_type : string;
  attribute box_type of \Use_FPGA.Almost_Empty_Inst\ : label is "PRIMITIVE";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \Use_FPGA.Almost_Empty_Inst_i_2__5\ : label is "soft_lutpair154";
  attribute XILINX_LEGACY_PRIM of \Use_FPGA.Almost_Full_Inst\ : label is "FDR";
  attribute box_type of \Use_FPGA.Almost_Full_Inst\ : label is "PRIMITIVE";
  attribute SOFT_HLUTNM of \Use_FPGA.Almost_Full_Inst_i_2__5\ : label is "soft_lutpair154";
  attribute XILINX_LEGACY_PRIM of \Use_FPGA.Cnt_Bit_Gen[0].FDS_Inst\ : label is "FDS";
  attribute box_type of \Use_FPGA.Cnt_Bit_Gen[0].FDS_Inst\ : label is "PRIMITIVE";
  attribute box_type of \Use_FPGA.Cnt_Bit_Gen[0].No_Prot.First_Bit.LUT_Inst\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \Use_FPGA.Cnt_Bit_Gen[0].Use_Muxcy.MUXCY_Inst_CARRY4\ : label is "(MUXCY,XORCY)";
  attribute XILINX_TRANSFORM_PINMAP : string;
  attribute XILINX_TRANSFORM_PINMAP of \Use_FPGA.Cnt_Bit_Gen[0].Use_Muxcy.MUXCY_Inst_CARRY4\ : label is "LO:O";
  attribute box_type of \Use_FPGA.Cnt_Bit_Gen[0].Use_Muxcy.MUXCY_Inst_CARRY4\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \Use_FPGA.Cnt_Bit_Gen[1].FDS_Inst\ : label is "FDS";
  attribute box_type of \Use_FPGA.Cnt_Bit_Gen[1].FDS_Inst\ : label is "PRIMITIVE";
  attribute box_type of \Use_FPGA.Cnt_Bit_Gen[1].No_Prot.Other_Bits.LUT_Inst\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \Use_FPGA.Cnt_Bit_Gen[2].FDS_Inst\ : label is "FDS";
  attribute box_type of \Use_FPGA.Cnt_Bit_Gen[2].FDS_Inst\ : label is "PRIMITIVE";
  attribute box_type of \Use_FPGA.Cnt_Bit_Gen[2].No_Prot.Other_Bits.LUT_Inst\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \Use_FPGA.Cnt_Bit_Gen[3].FDS_Inst\ : label is "FDS";
  attribute box_type of \Use_FPGA.Cnt_Bit_Gen[3].FDS_Inst\ : label is "PRIMITIVE";
  attribute box_type of \Use_FPGA.Cnt_Bit_Gen[3].No_Prot.Last_Bit.LUT_Inst\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \Use_FPGA.Empty_Inst\ : label is "FDS";
  attribute box_type of \Use_FPGA.Empty_Inst\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \Use_FPGA.Full_Inst\ : label is "FDR";
  attribute box_type of \Use_FPGA.Full_Inst\ : label is "PRIMITIVE";
begin
  \Use_FPGA.Almost_Empty_Inst_0\ <= \^use_fpga.almost_empty_inst_0\;
  queue_index(3 downto 0) <= \^queue_index\(3 downto 0);
  ri_exist <= \^ri_exist\;
\Use_FPGA.Almost_Empty_Inst\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ACLK,
      CE => '1',
      D => \Use_FPGA.Almost_Empty_Inst_i_1__6_n_0\,
      Q => \Use_FPGA.Almost_Empty_Inst_n_0\,
      R => Q
    );
\Use_FPGA.Almost_Empty_Inst_i_1__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEF3FEFEC2C0C2C2"
    )
        port map (
      I0 => \Use_FPGA.Almost_Empty_Inst_i_2__5_n_0\,
      I1 => \lookup_read_data_new[0,1][Valid]\,
      I2 => \^use_fpga.almost_empty_inst_0\,
      I3 => rip_pop,
      I4 => \^ri_exist\,
      I5 => \Use_FPGA.Almost_Empty_Inst_n_0\,
      O => \Use_FPGA.Almost_Empty_Inst_i_1__6_n_0\
    );
\Use_FPGA.Almost_Empty_Inst_i_2__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0010"
    )
        port map (
      I0 => \^queue_index\(3),
      I1 => \^queue_index\(2),
      I2 => \^queue_index\(0),
      I3 => \^queue_index\(1),
      O => \Use_FPGA.Almost_Empty_Inst_i_2__5_n_0\
    );
\Use_FPGA.Almost_Full_Inst\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ACLK,
      CE => '1',
      D => D,
      Q => \read_info_status[0,1][Almost_Full]\,
      R => Q
    );
\Use_FPGA.Almost_Full_Inst_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFFCAFAFA00CA0A0"
    )
        port map (
      I0 => \Use_FPGA.Almost_Full_Inst_i_2__5_n_0\,
      I1 => \read_info_status[0,1][Full]\,
      I2 => \lookup_read_data_new[0,1][Valid]\,
      I3 => \^use_fpga.almost_empty_inst_0\,
      I4 => \Use_Reg_Ctrl.queue_exist_i_reg_0\,
      I5 => \read_info_status[0,1][Almost_Full]\,
      O => D
    );
\Use_FPGA.Almost_Full_Inst_i_2__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1000"
    )
        port map (
      I0 => \^queue_index\(0),
      I1 => \^queue_index\(1),
      I2 => \^queue_index\(3),
      I3 => \^queue_index\(2),
      O => \Use_FPGA.Almost_Full_Inst_i_2__5_n_0\
    );
\Use_FPGA.Cnt_Bit_Gen[0].FDS_Inst\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ACLK,
      CE => '1',
      D => read_fifo_addr_next_0,
      Q => \^queue_index\(0),
      S => Q
    );
\Use_FPGA.Cnt_Bit_Gen[0].No_Prot.First_Bit.LUT_Inst\: unisim.vcomponents.LUT6_2
    generic map(
      INIT => X"51AEAE51AE51AE51"
    )
        port map (
      I0 => \^use_fpga.almost_empty_inst_0\,
      I1 => \^ri_exist\,
      I2 => rip_pop,
      I3 => \lookup_read_data_new[0,1][Valid]\,
      I4 => \^queue_index\(0),
      I5 => '1',
      O5 => DI,
      O6 => LI
    );
\Use_FPGA.Cnt_Bit_Gen[0].Use_Muxcy.MUXCY_Inst_CARRY4\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \NLW_Use_FPGA.Cnt_Bit_Gen[0].Use_Muxcy.MUXCY_Inst_CARRY4_CO_UNCONNECTED\(3),
      CO(2) => carry_3,
      CO(1) => carry_2,
      CO(0) => CI,
      CYINIT => '0',
      DI(3) => \NLW_Use_FPGA.Cnt_Bit_Gen[0].Use_Muxcy.MUXCY_Inst_CARRY4_DI_UNCONNECTED\(3),
      DI(2) => cnt_di_2,
      DI(1) => cnt_di_1,
      DI(0) => DI,
      O(3) => read_fifo_addr_next_3,
      O(2) => read_fifo_addr_next_2,
      O(1) => read_fifo_addr_next_1,
      O(0) => read_fifo_addr_next_0,
      S(3) => cnt_s_3,
      S(2) => cnt_s_2,
      S(1) => cnt_s_1,
      S(0) => LI
    );
\Use_FPGA.Cnt_Bit_Gen[1].FDS_Inst\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ACLK,
      CE => '1',
      D => read_fifo_addr_next_1,
      Q => \^queue_index\(1),
      S => Q
    );
\Use_FPGA.Cnt_Bit_Gen[1].No_Prot.Other_Bits.LUT_Inst\: unisim.vcomponents.LUT6_2
    generic map(
      INIT => X"FFAE005100510051"
    )
        port map (
      I0 => \^use_fpga.almost_empty_inst_0\,
      I1 => \^ri_exist\,
      I2 => rip_pop,
      I3 => \lookup_read_data_new[0,1][Valid]\,
      I4 => \^queue_index\(1),
      I5 => '1',
      O5 => cnt_di_1,
      O6 => cnt_s_1
    );
\Use_FPGA.Cnt_Bit_Gen[2].FDS_Inst\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ACLK,
      CE => '1',
      D => read_fifo_addr_next_2,
      Q => \^queue_index\(2),
      S => Q
    );
\Use_FPGA.Cnt_Bit_Gen[2].No_Prot.Other_Bits.LUT_Inst\: unisim.vcomponents.LUT6_2
    generic map(
      INIT => X"FFAE005100510051"
    )
        port map (
      I0 => \^use_fpga.almost_empty_inst_0\,
      I1 => \^ri_exist\,
      I2 => rip_pop,
      I3 => \lookup_read_data_new[0,1][Valid]\,
      I4 => \^queue_index\(2),
      I5 => '1',
      O5 => cnt_di_2,
      O6 => cnt_s_2
    );
\Use_FPGA.Cnt_Bit_Gen[3].FDS_Inst\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ACLK,
      CE => '1',
      D => read_fifo_addr_next_3,
      Q => \^queue_index\(3),
      S => Q
    );
\Use_FPGA.Cnt_Bit_Gen[3].No_Prot.Last_Bit.LUT_Inst\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFAE005100510051"
    )
        port map (
      I0 => \^use_fpga.almost_empty_inst_0\,
      I1 => \^ri_exist\,
      I2 => rip_pop,
      I3 => \lookup_read_data_new[0,1][Valid]\,
      I4 => \^queue_index\(3),
      I5 => '1',
      O => cnt_s_3
    );
\Use_FPGA.Empty_Inst\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ACLK,
      CE => '1',
      D => \Use_FPGA.Empty_Inst_i_1__6_n_0\,
      Q => \^use_fpga.almost_empty_inst_0\,
      S => Q
    );
\Use_FPGA.Empty_Inst_i_1__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"32303232"
    )
        port map (
      I0 => \Use_FPGA.Almost_Empty_Inst_n_0\,
      I1 => \lookup_read_data_new[0,1][Valid]\,
      I2 => \^use_fpga.almost_empty_inst_0\,
      I3 => rip_pop,
      I4 => \^ri_exist\,
      O => \Use_FPGA.Empty_Inst_i_1__6_n_0\
    );
\Use_FPGA.Full_Inst\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ACLK,
      CE => '1',
      D => \Use_FPGA.Full_Inst_i_1__4_n_0\,
      Q => \read_info_status[0,1][Full]\,
      R => Q
    );
\Use_FPGA.Full_Inst_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BCBBBCBC80888080"
    )
        port map (
      I0 => \read_info_status[0,1][Almost_Full]\,
      I1 => \lookup_read_data_new[0,1][Valid]\,
      I2 => \^use_fpga.almost_empty_inst_0\,
      I3 => rip_pop,
      I4 => \^ri_exist\,
      I5 => \read_info_status[0,1][Full]\,
      O => \Use_FPGA.Full_Inst_i_1__4_n_0\
    );
\Use_Reg_Ctrl.queue_exist_i_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"75"
    )
        port map (
      I0 => \^use_fpga.almost_empty_inst_0\,
      I1 => rip_pop,
      I2 => \^ri_exist\,
      O => \Use_Reg_Ctrl.queue_exist_i_i_1__1_n_0\
    );
\Use_Reg_Ctrl.queue_exist_i_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ACLK,
      CE => '1',
      D => \Use_Reg_Ctrl.queue_exist_i_i_1__1_n_0\,
      Q => \^ri_exist\,
      R => Q
    );
\Using_FPGA.MUXCY_I_i_1__63\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000407FFFF"
    )
        port map (
      I0 => \read_info_status[0,1][Full]\,
      I1 => \lu_mem_info_reg[Port_Num][0]\,
      I2 => \Using_FPGA.MUXCY_I_i_2__12_n_0\,
      I3 => \read_info_status[0,0][Full]\,
      I4 => p_162_in,
      I5 => lookup_restart_mem,
      O => S
    );
\Using_FPGA.MUXCY_I_i_2__12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \read_info_status[0,1][Almost_Full]\,
      I1 => \lu_mem_info_reg[Port_Num][0]\,
      I2 => \read_info_status[0,0][Almost_Full]\,
      O => \Using_FPGA.MUXCY_I_i_2__12_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_system_cache_0_0_sc_srl_fifo_counter__parameterized3_15\ is
  port (
    \read_info_status[0,0][Almost_Full]\ : out STD_LOGIC;
    \read_info_status[0,0][Full]\ : out STD_LOGIC;
    \Use_FPGA.Almost_Empty_Inst_0\ : out STD_LOGIC;
    queue_index : out STD_LOGIC_VECTOR ( 3 downto 0 );
    ri_exist : out STD_LOGIC;
    Q : in STD_LOGIC;
    ACLK : in STD_LOGIC;
    rip_pop : in STD_LOGIC;
    \lookup_read_data_new[0,0][Valid]\ : in STD_LOGIC;
    \Use_Reg_Ctrl.queue_exist_i_reg_0\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_system_cache_0_0_sc_srl_fifo_counter__parameterized3_15\ : entity is "sc_srl_fifo_counter";
end \design_1_system_cache_0_0_sc_srl_fifo_counter__parameterized3_15\;

architecture STRUCTURE of \design_1_system_cache_0_0_sc_srl_fifo_counter__parameterized3_15\ is
  signal CI : STD_LOGIC;
  signal D : STD_LOGIC;
  signal DI : STD_LOGIC;
  signal LI : STD_LOGIC;
  signal \^use_fpga.almost_empty_inst_0\ : STD_LOGIC;
  signal \Use_FPGA.Almost_Empty_Inst_i_1__1_n_0\ : STD_LOGIC;
  signal \Use_FPGA.Almost_Empty_Inst_i_2__0_n_0\ : STD_LOGIC;
  signal \Use_FPGA.Almost_Empty_Inst_n_0\ : STD_LOGIC;
  signal \Use_FPGA.Almost_Full_Inst_i_2__2_n_0\ : STD_LOGIC;
  signal \Use_FPGA.Empty_Inst_i_1__1_n_0\ : STD_LOGIC;
  signal \Use_FPGA.Full_Inst_i_1__0_n_0\ : STD_LOGIC;
  signal \Use_Reg_Ctrl.queue_exist_i_i_1_n_0\ : STD_LOGIC;
  signal carry_2 : STD_LOGIC;
  signal carry_3 : STD_LOGIC;
  signal cnt_di_1 : STD_LOGIC;
  signal cnt_di_2 : STD_LOGIC;
  signal cnt_s_1 : STD_LOGIC;
  signal cnt_s_2 : STD_LOGIC;
  signal cnt_s_3 : STD_LOGIC;
  signal \^queue_index\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal read_fifo_addr_next_0 : STD_LOGIC;
  signal read_fifo_addr_next_1 : STD_LOGIC;
  signal read_fifo_addr_next_2 : STD_LOGIC;
  signal read_fifo_addr_next_3 : STD_LOGIC;
  signal \^read_info_status[0,0][almost_full]\ : STD_LOGIC;
  signal \^read_info_status[0,0][full]\ : STD_LOGIC;
  signal \^ri_exist\ : STD_LOGIC;
  signal \NLW_Use_FPGA.Cnt_Bit_Gen[0].Use_Muxcy.MUXCY_Inst_CARRY4_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_Use_FPGA.Cnt_Bit_Gen[0].Use_Muxcy.MUXCY_Inst_CARRY4_DI_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \Use_FPGA.Almost_Empty_Inst\ : label is "FDR";
  attribute box_type : string;
  attribute box_type of \Use_FPGA.Almost_Empty_Inst\ : label is "PRIMITIVE";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \Use_FPGA.Almost_Empty_Inst_i_2__0\ : label is "soft_lutpair128";
  attribute XILINX_LEGACY_PRIM of \Use_FPGA.Almost_Full_Inst\ : label is "FDR";
  attribute box_type of \Use_FPGA.Almost_Full_Inst\ : label is "PRIMITIVE";
  attribute SOFT_HLUTNM of \Use_FPGA.Almost_Full_Inst_i_2__2\ : label is "soft_lutpair128";
  attribute XILINX_LEGACY_PRIM of \Use_FPGA.Cnt_Bit_Gen[0].FDS_Inst\ : label is "FDS";
  attribute box_type of \Use_FPGA.Cnt_Bit_Gen[0].FDS_Inst\ : label is "PRIMITIVE";
  attribute box_type of \Use_FPGA.Cnt_Bit_Gen[0].No_Prot.First_Bit.LUT_Inst\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \Use_FPGA.Cnt_Bit_Gen[0].Use_Muxcy.MUXCY_Inst_CARRY4\ : label is "(MUXCY,XORCY)";
  attribute XILINX_TRANSFORM_PINMAP : string;
  attribute XILINX_TRANSFORM_PINMAP of \Use_FPGA.Cnt_Bit_Gen[0].Use_Muxcy.MUXCY_Inst_CARRY4\ : label is "LO:O";
  attribute box_type of \Use_FPGA.Cnt_Bit_Gen[0].Use_Muxcy.MUXCY_Inst_CARRY4\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \Use_FPGA.Cnt_Bit_Gen[1].FDS_Inst\ : label is "FDS";
  attribute box_type of \Use_FPGA.Cnt_Bit_Gen[1].FDS_Inst\ : label is "PRIMITIVE";
  attribute box_type of \Use_FPGA.Cnt_Bit_Gen[1].No_Prot.Other_Bits.LUT_Inst\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \Use_FPGA.Cnt_Bit_Gen[2].FDS_Inst\ : label is "FDS";
  attribute box_type of \Use_FPGA.Cnt_Bit_Gen[2].FDS_Inst\ : label is "PRIMITIVE";
  attribute box_type of \Use_FPGA.Cnt_Bit_Gen[2].No_Prot.Other_Bits.LUT_Inst\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \Use_FPGA.Cnt_Bit_Gen[3].FDS_Inst\ : label is "FDS";
  attribute box_type of \Use_FPGA.Cnt_Bit_Gen[3].FDS_Inst\ : label is "PRIMITIVE";
  attribute box_type of \Use_FPGA.Cnt_Bit_Gen[3].No_Prot.Last_Bit.LUT_Inst\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \Use_FPGA.Empty_Inst\ : label is "FDS";
  attribute box_type of \Use_FPGA.Empty_Inst\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \Use_FPGA.Full_Inst\ : label is "FDR";
  attribute box_type of \Use_FPGA.Full_Inst\ : label is "PRIMITIVE";
begin
  \Use_FPGA.Almost_Empty_Inst_0\ <= \^use_fpga.almost_empty_inst_0\;
  queue_index(3 downto 0) <= \^queue_index\(3 downto 0);
  \read_info_status[0,0][Almost_Full]\ <= \^read_info_status[0,0][almost_full]\;
  \read_info_status[0,0][Full]\ <= \^read_info_status[0,0][full]\;
  ri_exist <= \^ri_exist\;
\Use_FPGA.Almost_Empty_Inst\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ACLK,
      CE => '1',
      D => \Use_FPGA.Almost_Empty_Inst_i_1__1_n_0\,
      Q => \Use_FPGA.Almost_Empty_Inst_n_0\,
      R => Q
    );
\Use_FPGA.Almost_Empty_Inst_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEF3FEFEC2C0C2C2"
    )
        port map (
      I0 => \Use_FPGA.Almost_Empty_Inst_i_2__0_n_0\,
      I1 => \lookup_read_data_new[0,0][Valid]\,
      I2 => \^use_fpga.almost_empty_inst_0\,
      I3 => rip_pop,
      I4 => \^ri_exist\,
      I5 => \Use_FPGA.Almost_Empty_Inst_n_0\,
      O => \Use_FPGA.Almost_Empty_Inst_i_1__1_n_0\
    );
\Use_FPGA.Almost_Empty_Inst_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0010"
    )
        port map (
      I0 => \^queue_index\(3),
      I1 => \^queue_index\(2),
      I2 => \^queue_index\(0),
      I3 => \^queue_index\(1),
      O => \Use_FPGA.Almost_Empty_Inst_i_2__0_n_0\
    );
\Use_FPGA.Almost_Full_Inst\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ACLK,
      CE => '1',
      D => D,
      Q => \^read_info_status[0,0][almost_full]\,
      R => Q
    );
\Use_FPGA.Almost_Full_Inst_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFFCAFAFA00CA0A0"
    )
        port map (
      I0 => \Use_FPGA.Almost_Full_Inst_i_2__2_n_0\,
      I1 => \^read_info_status[0,0][full]\,
      I2 => \lookup_read_data_new[0,0][Valid]\,
      I3 => \^use_fpga.almost_empty_inst_0\,
      I4 => \Use_Reg_Ctrl.queue_exist_i_reg_0\,
      I5 => \^read_info_status[0,0][almost_full]\,
      O => D
    );
\Use_FPGA.Almost_Full_Inst_i_2__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1000"
    )
        port map (
      I0 => \^queue_index\(0),
      I1 => \^queue_index\(1),
      I2 => \^queue_index\(3),
      I3 => \^queue_index\(2),
      O => \Use_FPGA.Almost_Full_Inst_i_2__2_n_0\
    );
\Use_FPGA.Cnt_Bit_Gen[0].FDS_Inst\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ACLK,
      CE => '1',
      D => read_fifo_addr_next_0,
      Q => \^queue_index\(0),
      S => Q
    );
\Use_FPGA.Cnt_Bit_Gen[0].No_Prot.First_Bit.LUT_Inst\: unisim.vcomponents.LUT6_2
    generic map(
      INIT => X"51AEAE51AE51AE51"
    )
        port map (
      I0 => \^use_fpga.almost_empty_inst_0\,
      I1 => \^ri_exist\,
      I2 => rip_pop,
      I3 => \lookup_read_data_new[0,0][Valid]\,
      I4 => \^queue_index\(0),
      I5 => '1',
      O5 => DI,
      O6 => LI
    );
\Use_FPGA.Cnt_Bit_Gen[0].Use_Muxcy.MUXCY_Inst_CARRY4\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \NLW_Use_FPGA.Cnt_Bit_Gen[0].Use_Muxcy.MUXCY_Inst_CARRY4_CO_UNCONNECTED\(3),
      CO(2) => carry_3,
      CO(1) => carry_2,
      CO(0) => CI,
      CYINIT => '0',
      DI(3) => \NLW_Use_FPGA.Cnt_Bit_Gen[0].Use_Muxcy.MUXCY_Inst_CARRY4_DI_UNCONNECTED\(3),
      DI(2) => cnt_di_2,
      DI(1) => cnt_di_1,
      DI(0) => DI,
      O(3) => read_fifo_addr_next_3,
      O(2) => read_fifo_addr_next_2,
      O(1) => read_fifo_addr_next_1,
      O(0) => read_fifo_addr_next_0,
      S(3) => cnt_s_3,
      S(2) => cnt_s_2,
      S(1) => cnt_s_1,
      S(0) => LI
    );
\Use_FPGA.Cnt_Bit_Gen[1].FDS_Inst\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ACLK,
      CE => '1',
      D => read_fifo_addr_next_1,
      Q => \^queue_index\(1),
      S => Q
    );
\Use_FPGA.Cnt_Bit_Gen[1].No_Prot.Other_Bits.LUT_Inst\: unisim.vcomponents.LUT6_2
    generic map(
      INIT => X"FFAE005100510051"
    )
        port map (
      I0 => \^use_fpga.almost_empty_inst_0\,
      I1 => \^ri_exist\,
      I2 => rip_pop,
      I3 => \lookup_read_data_new[0,0][Valid]\,
      I4 => \^queue_index\(1),
      I5 => '1',
      O5 => cnt_di_1,
      O6 => cnt_s_1
    );
\Use_FPGA.Cnt_Bit_Gen[2].FDS_Inst\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ACLK,
      CE => '1',
      D => read_fifo_addr_next_2,
      Q => \^queue_index\(2),
      S => Q
    );
\Use_FPGA.Cnt_Bit_Gen[2].No_Prot.Other_Bits.LUT_Inst\: unisim.vcomponents.LUT6_2
    generic map(
      INIT => X"FFAE005100510051"
    )
        port map (
      I0 => \^use_fpga.almost_empty_inst_0\,
      I1 => \^ri_exist\,
      I2 => rip_pop,
      I3 => \lookup_read_data_new[0,0][Valid]\,
      I4 => \^queue_index\(2),
      I5 => '1',
      O5 => cnt_di_2,
      O6 => cnt_s_2
    );
\Use_FPGA.Cnt_Bit_Gen[3].FDS_Inst\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ACLK,
      CE => '1',
      D => read_fifo_addr_next_3,
      Q => \^queue_index\(3),
      S => Q
    );
\Use_FPGA.Cnt_Bit_Gen[3].No_Prot.Last_Bit.LUT_Inst\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFAE005100510051"
    )
        port map (
      I0 => \^use_fpga.almost_empty_inst_0\,
      I1 => \^ri_exist\,
      I2 => rip_pop,
      I3 => \lookup_read_data_new[0,0][Valid]\,
      I4 => \^queue_index\(3),
      I5 => '1',
      O => cnt_s_3
    );
\Use_FPGA.Empty_Inst\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ACLK,
      CE => '1',
      D => \Use_FPGA.Empty_Inst_i_1__1_n_0\,
      Q => \^use_fpga.almost_empty_inst_0\,
      S => Q
    );
\Use_FPGA.Empty_Inst_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"32303232"
    )
        port map (
      I0 => \Use_FPGA.Almost_Empty_Inst_n_0\,
      I1 => \lookup_read_data_new[0,0][Valid]\,
      I2 => \^use_fpga.almost_empty_inst_0\,
      I3 => rip_pop,
      I4 => \^ri_exist\,
      O => \Use_FPGA.Empty_Inst_i_1__1_n_0\
    );
\Use_FPGA.Full_Inst\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ACLK,
      CE => '1',
      D => \Use_FPGA.Full_Inst_i_1__0_n_0\,
      Q => \^read_info_status[0,0][full]\,
      R => Q
    );
\Use_FPGA.Full_Inst_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BCBBBCBC80888080"
    )
        port map (
      I0 => \^read_info_status[0,0][almost_full]\,
      I1 => \lookup_read_data_new[0,0][Valid]\,
      I2 => \^use_fpga.almost_empty_inst_0\,
      I3 => rip_pop,
      I4 => \^ri_exist\,
      I5 => \^read_info_status[0,0][full]\,
      O => \Use_FPGA.Full_Inst_i_1__0_n_0\
    );
\Use_Reg_Ctrl.queue_exist_i_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"75"
    )
        port map (
      I0 => \^use_fpga.almost_empty_inst_0\,
      I1 => rip_pop,
      I2 => \^ri_exist\,
      O => \Use_Reg_Ctrl.queue_exist_i_i_1_n_0\
    );
\Use_Reg_Ctrl.queue_exist_i_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ACLK,
      CE => '1',
      D => \Use_Reg_Ctrl.queue_exist_i_i_1_n_0\,
      Q => \^ri_exist\,
      R => Q
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_system_cache_0_0_sc_srl_fifo_counter__parameterized3_46\ is
  port (
    \bs_fifo_mem_reg[1][Src][1]\ : out STD_LOGIC;
    bs_read_fifo_addr : out STD_LOGIC_VECTOR ( 3 downto 0 );
    bs_exist : out STD_LOGIC;
    \bs_fifo_mem_reg[1][Src][1]_0\ : out STD_LOGIC;
    \Use_Reg_Ctrl.queue_exist_i_reg_0\ : out STD_LOGIC;
    update_ext_bresp_any : out STD_LOGIC;
    S : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    queue_pop112_out : out STD_LOGIC;
    queue_pop116_out : out STD_LOGIC;
    Q : in STD_LOGIC;
    ACLK : in STD_LOGIC;
    update_done_bs_reg : in STD_LOGIC;
    update_need_bs : in STD_LOGIC;
    wmad_fifo_empty : in STD_LOGIC;
    \bs_src_reg[1]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    bp_fifo_empty : in STD_LOGIC;
    bs_slv : in STD_LOGIC;
    \Use_FPGA.Empty_Inst_0\ : in STD_LOGIC;
    \bs_port_num_reg[0]\ : in STD_LOGIC;
    \Use_FPGA.Empty_Inst_1\ : in STD_LOGIC;
    p_107_in : in STD_LOGIC;
    \bs_fifo_mem_reg[3][Src][1]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \bs_fifo_mem_reg[2][Src][1]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \bs_fifo_mem_reg[1][Src][1]_1\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \bs_fifo_mem_reg[0][Src][1]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \bs_fifo_mem_reg[7][Src][1]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \bs_fifo_mem_reg[6][Src][1]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \bs_fifo_mem_reg[5][Src][1]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \bs_fifo_mem_reg[4][Src][1]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \bs_fifo_mem_reg[11][Src][1]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \bs_fifo_mem_reg[10][Src][1]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \bs_fifo_mem_reg[9][Src][1]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \bs_fifo_mem_reg[8][Src][1]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \bs_fifo_mem_reg[15][Src][1]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \bs_fifo_mem_reg[14][Src][1]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \bs_fifo_mem_reg[13][Src][1]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \bs_fifo_mem_reg[12][Src][1]\ : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_system_cache_0_0_sc_srl_fifo_counter__parameterized3_46\ : entity is "sc_srl_fifo_counter";
end \design_1_system_cache_0_0_sc_srl_fifo_counter__parameterized3_46\;

architecture STRUCTURE of \design_1_system_cache_0_0_sc_srl_fifo_counter__parameterized3_46\ is
  signal CI : STD_LOGIC;
  signal DI : STD_LOGIC;
  signal D_0 : STD_LOGIC;
  signal LI : STD_LOGIC;
  signal \Use_FPGA.Almost_Empty_Inst_i_1__15_n_0\ : STD_LOGIC;
  signal \Use_FPGA.Almost_Empty_Inst_i_2__14_n_0\ : STD_LOGIC;
  signal \Use_FPGA.Almost_Empty_Inst_n_0\ : STD_LOGIC;
  signal \Use_FPGA.Almost_Full_Inst_i_2__10_n_0\ : STD_LOGIC;
  signal \Use_FPGA.Almost_Full_Inst_n_0\ : STD_LOGIC;
  signal \Use_FPGA.Cnt_Bit_Gen[0].No_Prot.First_Bit.LUT_Inst_i_1__0_n_0\ : STD_LOGIC;
  signal \Use_FPGA.Empty_Inst_i_1__15_n_0\ : STD_LOGIC;
  signal \Use_FPGA.Full_Inst_i_1__11_n_0\ : STD_LOGIC;
  signal \^use_reg_ctrl.queue_exist_i_reg_0\ : STD_LOGIC;
  signal \^bs_exist\ : STD_LOGIC;
  signal bs_fifo_empty : STD_LOGIC;
  signal \^bs_fifo_mem_reg[1][src][1]\ : STD_LOGIC;
  signal \^bs_fifo_mem_reg[1][src][1]_0\ : STD_LOGIC;
  signal \^bs_read_fifo_addr\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \bs_src[0]_i_4_n_0\ : STD_LOGIC;
  signal \bs_src[0]_i_5_n_0\ : STD_LOGIC;
  signal \bs_src[0]_i_6_n_0\ : STD_LOGIC;
  signal \bs_src[0]_i_7_n_0\ : STD_LOGIC;
  signal \bs_src[1]_i_4_n_0\ : STD_LOGIC;
  signal \bs_src[1]_i_5_n_0\ : STD_LOGIC;
  signal \bs_src[1]_i_6_n_0\ : STD_LOGIC;
  signal \bs_src[1]_i_7_n_0\ : STD_LOGIC;
  signal \bs_src_reg[0]_i_2_n_0\ : STD_LOGIC;
  signal \bs_src_reg[0]_i_3_n_0\ : STD_LOGIC;
  signal \bs_src_reg[1]_i_2_n_0\ : STD_LOGIC;
  signal \bs_src_reg[1]_i_3_n_0\ : STD_LOGIC;
  signal carry_2 : STD_LOGIC;
  signal carry_3 : STD_LOGIC;
  signal cnt_di_1 : STD_LOGIC;
  signal cnt_di_2 : STD_LOGIC;
  signal cnt_s_1 : STD_LOGIC;
  signal cnt_s_2 : STD_LOGIC;
  signal cnt_s_3 : STD_LOGIC;
  signal p_164_in : STD_LOGIC;
  signal queue_pop_srl0 : STD_LOGIC;
  signal read_fifo_addr_next_0 : STD_LOGIC;
  signal read_fifo_addr_next_1 : STD_LOGIC;
  signal read_fifo_addr_next_2 : STD_LOGIC;
  signal read_fifo_addr_next_3 : STD_LOGIC;
  signal \NLW_Use_FPGA.Cnt_Bit_Gen[0].Use_Muxcy.MUXCY_Inst_CARRY4_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_Use_FPGA.Cnt_Bit_Gen[0].Use_Muxcy.MUXCY_Inst_CARRY4_DI_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \Use_FPGA.Almost_Empty_Inst\ : label is "FDR";
  attribute box_type : string;
  attribute box_type of \Use_FPGA.Almost_Empty_Inst\ : label is "PRIMITIVE";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \Use_FPGA.Almost_Empty_Inst_i_2__14\ : label is "soft_lutpair73";
  attribute XILINX_LEGACY_PRIM of \Use_FPGA.Almost_Full_Inst\ : label is "FDR";
  attribute box_type of \Use_FPGA.Almost_Full_Inst\ : label is "PRIMITIVE";
  attribute SOFT_HLUTNM of \Use_FPGA.Almost_Full_Inst_i_2__10\ : label is "soft_lutpair73";
  attribute XILINX_LEGACY_PRIM of \Use_FPGA.Cnt_Bit_Gen[0].FDS_Inst\ : label is "FDS";
  attribute box_type of \Use_FPGA.Cnt_Bit_Gen[0].FDS_Inst\ : label is "PRIMITIVE";
  attribute box_type of \Use_FPGA.Cnt_Bit_Gen[0].No_Prot.First_Bit.LUT_Inst\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \Use_FPGA.Cnt_Bit_Gen[0].Use_Muxcy.MUXCY_Inst_CARRY4\ : label is "(MUXCY,XORCY)";
  attribute XILINX_TRANSFORM_PINMAP : string;
  attribute XILINX_TRANSFORM_PINMAP of \Use_FPGA.Cnt_Bit_Gen[0].Use_Muxcy.MUXCY_Inst_CARRY4\ : label is "LO:O";
  attribute box_type of \Use_FPGA.Cnt_Bit_Gen[0].Use_Muxcy.MUXCY_Inst_CARRY4\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \Use_FPGA.Cnt_Bit_Gen[1].FDS_Inst\ : label is "FDS";
  attribute box_type of \Use_FPGA.Cnt_Bit_Gen[1].FDS_Inst\ : label is "PRIMITIVE";
  attribute box_type of \Use_FPGA.Cnt_Bit_Gen[1].No_Prot.Other_Bits.LUT_Inst\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \Use_FPGA.Cnt_Bit_Gen[2].FDS_Inst\ : label is "FDS";
  attribute box_type of \Use_FPGA.Cnt_Bit_Gen[2].FDS_Inst\ : label is "PRIMITIVE";
  attribute box_type of \Use_FPGA.Cnt_Bit_Gen[2].No_Prot.Other_Bits.LUT_Inst\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \Use_FPGA.Cnt_Bit_Gen[3].FDS_Inst\ : label is "FDS";
  attribute box_type of \Use_FPGA.Cnt_Bit_Gen[3].FDS_Inst\ : label is "PRIMITIVE";
  attribute box_type of \Use_FPGA.Cnt_Bit_Gen[3].No_Prot.Last_Bit.LUT_Inst\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \Use_FPGA.Empty_Inst\ : label is "FDS";
  attribute box_type of \Use_FPGA.Empty_Inst\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \Use_FPGA.Full_Inst\ : label is "FDR";
  attribute box_type of \Use_FPGA.Full_Inst\ : label is "PRIMITIVE";
begin
  \Use_Reg_Ctrl.queue_exist_i_reg_0\ <= \^use_reg_ctrl.queue_exist_i_reg_0\;
  bs_exist <= \^bs_exist\;
  \bs_fifo_mem_reg[1][Src][1]\ <= \^bs_fifo_mem_reg[1][src][1]\;
  \bs_fifo_mem_reg[1][Src][1]_0\ <= \^bs_fifo_mem_reg[1][src][1]_0\;
  bs_read_fifo_addr(3 downto 0) <= \^bs_read_fifo_addr\(3 downto 0);
\S_AXI_BID[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000088808880888"
    )
        port map (
      I0 => bs_slv,
      I1 => \^bs_exist\,
      I2 => \bs_src_reg[1]\(1),
      I3 => bp_fifo_empty,
      I4 => \bs_src_reg[1]\(0),
      I5 => wmad_fifo_empty,
      O => update_ext_bresp_any
    );
\Use_FPGA.Almost_Empty_Inst\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ACLK,
      CE => '1',
      D => \Use_FPGA.Almost_Empty_Inst_i_1__15_n_0\,
      Q => \Use_FPGA.Almost_Empty_Inst_n_0\,
      R => Q
    );
\Use_FPGA.Almost_Empty_Inst_i_1__15\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FEF3C2C0"
    )
        port map (
      I0 => \Use_FPGA.Almost_Empty_Inst_i_2__14_n_0\,
      I1 => \^bs_fifo_mem_reg[1][src][1]_0\,
      I2 => bs_fifo_empty,
      I3 => \^use_reg_ctrl.queue_exist_i_reg_0\,
      I4 => \Use_FPGA.Almost_Empty_Inst_n_0\,
      O => \Use_FPGA.Almost_Empty_Inst_i_1__15_n_0\
    );
\Use_FPGA.Almost_Empty_Inst_i_2__14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0010"
    )
        port map (
      I0 => \^bs_read_fifo_addr\(3),
      I1 => \^bs_read_fifo_addr\(2),
      I2 => \^bs_read_fifo_addr\(0),
      I3 => \^bs_read_fifo_addr\(1),
      O => \Use_FPGA.Almost_Empty_Inst_i_2__14_n_0\
    );
\Use_FPGA.Almost_Full_Inst\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ACLK,
      CE => '1',
      D => D_0,
      Q => \Use_FPGA.Almost_Full_Inst_n_0\,
      R => Q
    );
\Use_FPGA.Almost_Full_Inst_i_1__11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFFCAFAFA00CA0A0"
    )
        port map (
      I0 => \Use_FPGA.Almost_Full_Inst_i_2__10_n_0\,
      I1 => \^bs_fifo_mem_reg[1][src][1]\,
      I2 => \^bs_fifo_mem_reg[1][src][1]_0\,
      I3 => bs_fifo_empty,
      I4 => \^use_reg_ctrl.queue_exist_i_reg_0\,
      I5 => \Use_FPGA.Almost_Full_Inst_n_0\,
      O => D_0
    );
\Use_FPGA.Almost_Full_Inst_i_2__10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1000"
    )
        port map (
      I0 => \^bs_read_fifo_addr\(0),
      I1 => \^bs_read_fifo_addr\(1),
      I2 => \^bs_read_fifo_addr\(3),
      I3 => \^bs_read_fifo_addr\(2),
      O => \Use_FPGA.Almost_Full_Inst_i_2__10_n_0\
    );
\Use_FPGA.Cnt_Bit_Gen[0].Active_Low.First_Bit.LUT_Inst_i_1__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2000"
    )
        port map (
      I0 => \Use_FPGA.Cnt_Bit_Gen[0].No_Prot.First_Bit.LUT_Inst_i_1__0_n_0\,
      I1 => bp_fifo_empty,
      I2 => \bs_src_reg[1]\(1),
      I3 => \^bs_exist\,
      O => queue_pop112_out
    );
\Use_FPGA.Cnt_Bit_Gen[0].Active_Low.First_Bit.LUT_Inst_i_1__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => \Use_FPGA.Cnt_Bit_Gen[0].No_Prot.First_Bit.LUT_Inst_i_1__0_n_0\,
      I1 => \bs_src_reg[1]\(0),
      I2 => \^bs_exist\,
      I3 => wmad_fifo_empty,
      O => queue_pop116_out
    );
\Use_FPGA.Cnt_Bit_Gen[0].FDS_Inst\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ACLK,
      CE => '1',
      D => read_fifo_addr_next_0,
      Q => \^bs_read_fifo_addr\(0),
      S => Q
    );
\Use_FPGA.Cnt_Bit_Gen[0].No_Prot.First_Bit.LUT_Inst\: unisim.vcomponents.LUT6_2
    generic map(
      INIT => X"51AEAE51AE51AE51"
    )
        port map (
      I0 => bs_fifo_empty,
      I1 => \^bs_exist\,
      I2 => \Use_FPGA.Cnt_Bit_Gen[0].No_Prot.First_Bit.LUT_Inst_i_1__0_n_0\,
      I3 => \^bs_fifo_mem_reg[1][src][1]_0\,
      I4 => \^bs_read_fifo_addr\(0),
      I5 => '1',
      O5 => DI,
      O6 => LI
    );
\Use_FPGA.Cnt_Bit_Gen[0].No_Prot.First_Bit.LUT_Inst_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0700773300000000"
    )
        port map (
      I0 => wmad_fifo_empty,
      I1 => \bs_src_reg[1]\(0),
      I2 => bp_fifo_empty,
      I3 => \^bs_exist\,
      I4 => \bs_src_reg[1]\(1),
      I5 => p_164_in,
      O => \Use_FPGA.Cnt_Bit_Gen[0].No_Prot.First_Bit.LUT_Inst_i_1__0_n_0\
    );
\Use_FPGA.Cnt_Bit_Gen[0].No_Prot.First_Bit.LUT_Inst_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => update_need_bs,
      I1 => update_done_bs_reg,
      I2 => \^bs_fifo_mem_reg[1][src][1]\,
      O => \^bs_fifo_mem_reg[1][src][1]_0\
    );
\Use_FPGA.Cnt_Bit_Gen[0].No_Prot.First_Bit.LUT_Inst_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A2AAA22200000000"
    )
        port map (
      I0 => \^bs_exist\,
      I1 => bs_slv,
      I2 => \Use_FPGA.Empty_Inst_0\,
      I3 => \bs_port_num_reg[0]\,
      I4 => \Use_FPGA.Empty_Inst_1\,
      I5 => p_107_in,
      O => p_164_in
    );
\Use_FPGA.Cnt_Bit_Gen[0].Use_Muxcy.MUXCY_Inst_CARRY4\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \NLW_Use_FPGA.Cnt_Bit_Gen[0].Use_Muxcy.MUXCY_Inst_CARRY4_CO_UNCONNECTED\(3),
      CO(2) => carry_3,
      CO(1) => carry_2,
      CO(0) => CI,
      CYINIT => '0',
      DI(3) => \NLW_Use_FPGA.Cnt_Bit_Gen[0].Use_Muxcy.MUXCY_Inst_CARRY4_DI_UNCONNECTED\(3),
      DI(2) => cnt_di_2,
      DI(1) => cnt_di_1,
      DI(0) => DI,
      O(3) => read_fifo_addr_next_3,
      O(2) => read_fifo_addr_next_2,
      O(1) => read_fifo_addr_next_1,
      O(0) => read_fifo_addr_next_0,
      S(3) => cnt_s_3,
      S(2) => cnt_s_2,
      S(1) => cnt_s_1,
      S(0) => LI
    );
\Use_FPGA.Cnt_Bit_Gen[1].FDS_Inst\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ACLK,
      CE => '1',
      D => read_fifo_addr_next_1,
      Q => \^bs_read_fifo_addr\(1),
      S => Q
    );
\Use_FPGA.Cnt_Bit_Gen[1].No_Prot.Other_Bits.LUT_Inst\: unisim.vcomponents.LUT6_2
    generic map(
      INIT => X"FFAE005100510051"
    )
        port map (
      I0 => bs_fifo_empty,
      I1 => \^bs_exist\,
      I2 => \Use_FPGA.Cnt_Bit_Gen[0].No_Prot.First_Bit.LUT_Inst_i_1__0_n_0\,
      I3 => \^bs_fifo_mem_reg[1][src][1]_0\,
      I4 => \^bs_read_fifo_addr\(1),
      I5 => '1',
      O5 => cnt_di_1,
      O6 => cnt_s_1
    );
\Use_FPGA.Cnt_Bit_Gen[2].FDS_Inst\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ACLK,
      CE => '1',
      D => read_fifo_addr_next_2,
      Q => \^bs_read_fifo_addr\(2),
      S => Q
    );
\Use_FPGA.Cnt_Bit_Gen[2].No_Prot.Other_Bits.LUT_Inst\: unisim.vcomponents.LUT6_2
    generic map(
      INIT => X"FFAE005100510051"
    )
        port map (
      I0 => bs_fifo_empty,
      I1 => \^bs_exist\,
      I2 => \Use_FPGA.Cnt_Bit_Gen[0].No_Prot.First_Bit.LUT_Inst_i_1__0_n_0\,
      I3 => \^bs_fifo_mem_reg[1][src][1]_0\,
      I4 => \^bs_read_fifo_addr\(2),
      I5 => '1',
      O5 => cnt_di_2,
      O6 => cnt_s_2
    );
\Use_FPGA.Cnt_Bit_Gen[3].FDS_Inst\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ACLK,
      CE => '1',
      D => read_fifo_addr_next_3,
      Q => \^bs_read_fifo_addr\(3),
      S => Q
    );
\Use_FPGA.Cnt_Bit_Gen[3].No_Prot.Last_Bit.LUT_Inst\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFAE005100510051"
    )
        port map (
      I0 => bs_fifo_empty,
      I1 => \^bs_exist\,
      I2 => \Use_FPGA.Cnt_Bit_Gen[0].No_Prot.First_Bit.LUT_Inst_i_1__0_n_0\,
      I3 => \^bs_fifo_mem_reg[1][src][1]_0\,
      I4 => \^bs_read_fifo_addr\(3),
      I5 => '1',
      O => cnt_s_3
    );
\Use_FPGA.Empty_Inst\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ACLK,
      CE => '1',
      D => \Use_FPGA.Empty_Inst_i_1__15_n_0\,
      Q => bs_fifo_empty,
      S => Q
    );
\Use_FPGA.Empty_Inst_i_1__15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FCFFA8AAFCFF0000"
    )
        port map (
      I0 => \Use_FPGA.Almost_Empty_Inst_n_0\,
      I1 => \^bs_fifo_mem_reg[1][src][1]\,
      I2 => update_done_bs_reg,
      I3 => update_need_bs,
      I4 => bs_fifo_empty,
      I5 => \^use_reg_ctrl.queue_exist_i_reg_0\,
      O => \Use_FPGA.Empty_Inst_i_1__15_n_0\
    );
\Use_FPGA.Full_Inst\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ACLK,
      CE => '1',
      D => \Use_FPGA.Full_Inst_i_1__11_n_0\,
      Q => \^bs_fifo_mem_reg[1][src][1]\,
      R => Q
    );
\Use_FPGA.Full_Inst_i_1__11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CECC0000CECCCECC"
    )
        port map (
      I0 => \Use_FPGA.Almost_Full_Inst_n_0\,
      I1 => \^bs_fifo_mem_reg[1][src][1]\,
      I2 => update_done_bs_reg,
      I3 => update_need_bs,
      I4 => bs_fifo_empty,
      I5 => \^use_reg_ctrl.queue_exist_i_reg_0\,
      O => \Use_FPGA.Full_Inst_i_1__11_n_0\
    );
\Use_Reg_Ctrl.queue_exist_i_i_1__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \Use_FPGA.Cnt_Bit_Gen[0].No_Prot.First_Bit.LUT_Inst_i_1__0_n_0\,
      I1 => \^bs_exist\,
      O => \^use_reg_ctrl.queue_exist_i_reg_0\
    );
\Use_Reg_Ctrl.queue_exist_i_i_2__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => bs_fifo_empty,
      O => queue_pop_srl0
    );
\Use_Reg_Ctrl.queue_exist_i_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ACLK,
      CE => \^use_reg_ctrl.queue_exist_i_reg_0\,
      D => queue_pop_srl0,
      Q => \^bs_exist\,
      R => Q
    );
\Using_FPGA.MUXCY_I_i_1__32\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BF"
    )
        port map (
      I0 => update_done_bs_reg,
      I1 => update_need_bs,
      I2 => \^bs_fifo_mem_reg[1][src][1]\,
      O => S
    );
\bs_src[0]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \bs_fifo_mem_reg[3][Src][1]\(0),
      I1 => \bs_fifo_mem_reg[2][Src][1]\(0),
      I2 => \^bs_read_fifo_addr\(1),
      I3 => \bs_fifo_mem_reg[1][Src][1]_1\(0),
      I4 => \^bs_read_fifo_addr\(0),
      I5 => \bs_fifo_mem_reg[0][Src][1]\(0),
      O => \bs_src[0]_i_4_n_0\
    );
\bs_src[0]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \bs_fifo_mem_reg[7][Src][1]\(0),
      I1 => \bs_fifo_mem_reg[6][Src][1]\(0),
      I2 => \^bs_read_fifo_addr\(1),
      I3 => \bs_fifo_mem_reg[5][Src][1]\(0),
      I4 => \^bs_read_fifo_addr\(0),
      I5 => \bs_fifo_mem_reg[4][Src][1]\(0),
      O => \bs_src[0]_i_5_n_0\
    );
\bs_src[0]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \bs_fifo_mem_reg[11][Src][1]\(0),
      I1 => \bs_fifo_mem_reg[10][Src][1]\(0),
      I2 => \^bs_read_fifo_addr\(1),
      I3 => \bs_fifo_mem_reg[9][Src][1]\(0),
      I4 => \^bs_read_fifo_addr\(0),
      I5 => \bs_fifo_mem_reg[8][Src][1]\(0),
      O => \bs_src[0]_i_6_n_0\
    );
\bs_src[0]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \bs_fifo_mem_reg[15][Src][1]\(0),
      I1 => \bs_fifo_mem_reg[14][Src][1]\(0),
      I2 => \^bs_read_fifo_addr\(1),
      I3 => \bs_fifo_mem_reg[13][Src][1]\(0),
      I4 => \^bs_read_fifo_addr\(0),
      I5 => \bs_fifo_mem_reg[12][Src][1]\(0),
      O => \bs_src[0]_i_7_n_0\
    );
\bs_src[1]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \bs_fifo_mem_reg[3][Src][1]\(1),
      I1 => \bs_fifo_mem_reg[2][Src][1]\(1),
      I2 => \^bs_read_fifo_addr\(1),
      I3 => \bs_fifo_mem_reg[1][Src][1]_1\(1),
      I4 => \^bs_read_fifo_addr\(0),
      I5 => \bs_fifo_mem_reg[0][Src][1]\(1),
      O => \bs_src[1]_i_4_n_0\
    );
\bs_src[1]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \bs_fifo_mem_reg[7][Src][1]\(1),
      I1 => \bs_fifo_mem_reg[6][Src][1]\(1),
      I2 => \^bs_read_fifo_addr\(1),
      I3 => \bs_fifo_mem_reg[5][Src][1]\(1),
      I4 => \^bs_read_fifo_addr\(0),
      I5 => \bs_fifo_mem_reg[4][Src][1]\(1),
      O => \bs_src[1]_i_5_n_0\
    );
\bs_src[1]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \bs_fifo_mem_reg[11][Src][1]\(1),
      I1 => \bs_fifo_mem_reg[10][Src][1]\(1),
      I2 => \^bs_read_fifo_addr\(1),
      I3 => \bs_fifo_mem_reg[9][Src][1]\(1),
      I4 => \^bs_read_fifo_addr\(0),
      I5 => \bs_fifo_mem_reg[8][Src][1]\(1),
      O => \bs_src[1]_i_6_n_0\
    );
\bs_src[1]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \bs_fifo_mem_reg[15][Src][1]\(1),
      I1 => \bs_fifo_mem_reg[14][Src][1]\(1),
      I2 => \^bs_read_fifo_addr\(1),
      I3 => \bs_fifo_mem_reg[13][Src][1]\(1),
      I4 => \^bs_read_fifo_addr\(0),
      I5 => \bs_fifo_mem_reg[12][Src][1]\(1),
      O => \bs_src[1]_i_7_n_0\
    );
\bs_src_reg[0]_i_1\: unisim.vcomponents.MUXF8
     port map (
      I0 => \bs_src_reg[0]_i_2_n_0\,
      I1 => \bs_src_reg[0]_i_3_n_0\,
      O => D(0),
      S => \^bs_read_fifo_addr\(3)
    );
\bs_src_reg[0]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \bs_src[0]_i_4_n_0\,
      I1 => \bs_src[0]_i_5_n_0\,
      O => \bs_src_reg[0]_i_2_n_0\,
      S => \^bs_read_fifo_addr\(2)
    );
\bs_src_reg[0]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \bs_src[0]_i_6_n_0\,
      I1 => \bs_src[0]_i_7_n_0\,
      O => \bs_src_reg[0]_i_3_n_0\,
      S => \^bs_read_fifo_addr\(2)
    );
\bs_src_reg[1]_i_1\: unisim.vcomponents.MUXF8
     port map (
      I0 => \bs_src_reg[1]_i_2_n_0\,
      I1 => \bs_src_reg[1]_i_3_n_0\,
      O => D(1),
      S => \^bs_read_fifo_addr\(3)
    );
\bs_src_reg[1]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \bs_src[1]_i_4_n_0\,
      I1 => \bs_src[1]_i_5_n_0\,
      O => \bs_src_reg[1]_i_2_n_0\,
      S => \^bs_read_fifo_addr\(2)
    );
\bs_src_reg[1]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \bs_src[1]_i_6_n_0\,
      I1 => \bs_src[1]_i_7_n_0\,
      O => \bs_src_reg[1]_i_3_n_0\,
      S => \^bs_read_fifo_addr\(2)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_system_cache_0_0_sc_srl_fifo_counter__parameterized3_49\ is
  port (
    \Use_FPGA.Full_Inst_0\ : out STD_LOGIC;
    ri_read_fifo_addr : out STD_LOGIC_VECTOR ( 3 downto 0 );
    ri_exist : out STD_LOGIC;
    \Use_FPGA.Almost_Empty_Inst_0\ : out STD_LOGIC;
    A136_out : out STD_LOGIC;
    S : out STD_LOGIC;
    update_read_miss_start : out STD_LOGIC;
    queue_push29_out : out STD_LOGIC;
    \Use_Reg_Ctrl.queue_exist_i_reg_0\ : out STD_LOGIC;
    Q : in STD_LOGIC;
    ACLK : in STD_LOGIC;
    queue_pop134_out : in STD_LOGIC;
    \Use_Reg_Ctrl.queue_exist_i_reg_1\ : in STD_LOGIC;
    update_evict_ongoing_reg : in STD_LOGIC;
    ri_allocate_reg : in STD_LOGIC;
    update_done_ar_reg : in STD_LOGIC;
    \The_Bit[0].Using_FPGA.Using_Reset.FDS_Inst\ : in STD_LOGIC;
    queue_full : in STD_LOGIC;
    A18_out : in STD_LOGIC;
    A17_out : in STD_LOGIC;
    M0_AXI_RVALID : in STD_LOGIC;
    update_read_miss_ongoing_reg : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_system_cache_0_0_sc_srl_fifo_counter__parameterized3_49\ : entity is "sc_srl_fifo_counter";
end \design_1_system_cache_0_0_sc_srl_fifo_counter__parameterized3_49\;

architecture STRUCTURE of \design_1_system_cache_0_0_sc_srl_fifo_counter__parameterized3_49\ is
  signal CI : STD_LOGIC;
  signal D : STD_LOGIC;
  signal DI : STD_LOGIC;
  signal LI : STD_LOGIC;
  signal \^use_fpga.almost_empty_inst_0\ : STD_LOGIC;
  signal \Use_FPGA.Almost_Empty_Inst_i_1__14_n_0\ : STD_LOGIC;
  signal \Use_FPGA.Almost_Empty_Inst_i_2__13_n_0\ : STD_LOGIC;
  signal \Use_FPGA.Almost_Empty_Inst_n_0\ : STD_LOGIC;
  signal \Use_FPGA.Almost_Full_Inst_i_2__9_n_0\ : STD_LOGIC;
  signal \Use_FPGA.Almost_Full_Inst_n_0\ : STD_LOGIC;
  signal \Use_FPGA.Empty_Inst_i_1__14_n_0\ : STD_LOGIC;
  signal \^use_fpga.full_inst_0\ : STD_LOGIC;
  signal \Use_FPGA.Full_Inst_i_1__10_n_0\ : STD_LOGIC;
  signal carry_2 : STD_LOGIC;
  signal carry_3 : STD_LOGIC;
  signal cnt_di_1 : STD_LOGIC;
  signal cnt_di_2 : STD_LOGIC;
  signal cnt_s_1 : STD_LOGIC;
  signal cnt_s_2 : STD_LOGIC;
  signal cnt_s_3 : STD_LOGIC;
  signal queue_pop_srl0 : STD_LOGIC;
  signal read_fifo_addr_next_0 : STD_LOGIC;
  signal read_fifo_addr_next_1 : STD_LOGIC;
  signal read_fifo_addr_next_2 : STD_LOGIC;
  signal read_fifo_addr_next_3 : STD_LOGIC;
  signal \^ri_exist\ : STD_LOGIC;
  signal ri_fifo_empty : STD_LOGIC;
  signal \^ri_read_fifo_addr\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_Use_FPGA.Cnt_Bit_Gen[0].Use_Muxcy.MUXCY_Inst_CARRY4_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_Use_FPGA.Cnt_Bit_Gen[0].Use_Muxcy.MUXCY_Inst_CARRY4_DI_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \Use_FPGA.Almost_Empty_Inst\ : label is "FDR";
  attribute box_type : string;
  attribute box_type of \Use_FPGA.Almost_Empty_Inst\ : label is "PRIMITIVE";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \Use_FPGA.Almost_Empty_Inst_i_2__13\ : label is "soft_lutpair82";
  attribute XILINX_LEGACY_PRIM of \Use_FPGA.Almost_Full_Inst\ : label is "FDR";
  attribute box_type of \Use_FPGA.Almost_Full_Inst\ : label is "PRIMITIVE";
  attribute SOFT_HLUTNM of \Use_FPGA.Almost_Full_Inst_i_2__9\ : label is "soft_lutpair82";
  attribute SOFT_HLUTNM of \Use_FPGA.Cnt_Bit_Gen[0].Active_Low.First_Bit.LUT_Inst_i_1__6\ : label is "soft_lutpair81";
  attribute XILINX_LEGACY_PRIM of \Use_FPGA.Cnt_Bit_Gen[0].FDS_Inst\ : label is "FDS";
  attribute box_type of \Use_FPGA.Cnt_Bit_Gen[0].FDS_Inst\ : label is "PRIMITIVE";
  attribute box_type of \Use_FPGA.Cnt_Bit_Gen[0].No_Prot.First_Bit.LUT_Inst\ : label is "PRIMITIVE";
  attribute SOFT_HLUTNM of \Use_FPGA.Cnt_Bit_Gen[0].No_Prot.First_Bit.LUT_Inst_i_2\ : label is "soft_lutpair81";
  attribute XILINX_LEGACY_PRIM of \Use_FPGA.Cnt_Bit_Gen[0].Use_Muxcy.MUXCY_Inst_CARRY4\ : label is "(MUXCY,XORCY)";
  attribute XILINX_TRANSFORM_PINMAP : string;
  attribute XILINX_TRANSFORM_PINMAP of \Use_FPGA.Cnt_Bit_Gen[0].Use_Muxcy.MUXCY_Inst_CARRY4\ : label is "LO:O";
  attribute box_type of \Use_FPGA.Cnt_Bit_Gen[0].Use_Muxcy.MUXCY_Inst_CARRY4\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \Use_FPGA.Cnt_Bit_Gen[1].FDS_Inst\ : label is "FDS";
  attribute box_type of \Use_FPGA.Cnt_Bit_Gen[1].FDS_Inst\ : label is "PRIMITIVE";
  attribute box_type of \Use_FPGA.Cnt_Bit_Gen[1].No_Prot.Other_Bits.LUT_Inst\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \Use_FPGA.Cnt_Bit_Gen[2].FDS_Inst\ : label is "FDS";
  attribute box_type of \Use_FPGA.Cnt_Bit_Gen[2].FDS_Inst\ : label is "PRIMITIVE";
  attribute box_type of \Use_FPGA.Cnt_Bit_Gen[2].No_Prot.Other_Bits.LUT_Inst\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \Use_FPGA.Cnt_Bit_Gen[3].FDS_Inst\ : label is "FDS";
  attribute box_type of \Use_FPGA.Cnt_Bit_Gen[3].FDS_Inst\ : label is "PRIMITIVE";
  attribute box_type of \Use_FPGA.Cnt_Bit_Gen[3].No_Prot.Last_Bit.LUT_Inst\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \Use_FPGA.Empty_Inst\ : label is "FDS";
  attribute box_type of \Use_FPGA.Empty_Inst\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \Use_FPGA.Full_Inst\ : label is "FDR";
  attribute box_type of \Use_FPGA.Full_Inst\ : label is "PRIMITIVE";
begin
  \Use_FPGA.Almost_Empty_Inst_0\ <= \^use_fpga.almost_empty_inst_0\;
  \Use_FPGA.Full_Inst_0\ <= \^use_fpga.full_inst_0\;
  ri_exist <= \^ri_exist\;
  ri_read_fifo_addr(3 downto 0) <= \^ri_read_fifo_addr\(3 downto 0);
\Use_FPGA.Almost_Empty_Inst\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ACLK,
      CE => '1',
      D => \Use_FPGA.Almost_Empty_Inst_i_1__14_n_0\,
      Q => \Use_FPGA.Almost_Empty_Inst_n_0\,
      R => Q
    );
\Use_FPGA.Almost_Empty_Inst_i_1__14\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FEF3C2C0"
    )
        port map (
      I0 => \Use_FPGA.Almost_Empty_Inst_i_2__13_n_0\,
      I1 => \^use_fpga.almost_empty_inst_0\,
      I2 => ri_fifo_empty,
      I3 => \Use_Reg_Ctrl.queue_exist_i_reg_1\,
      I4 => \Use_FPGA.Almost_Empty_Inst_n_0\,
      O => \Use_FPGA.Almost_Empty_Inst_i_1__14_n_0\
    );
\Use_FPGA.Almost_Empty_Inst_i_2__13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0010"
    )
        port map (
      I0 => \^ri_read_fifo_addr\(3),
      I1 => \^ri_read_fifo_addr\(2),
      I2 => \^ri_read_fifo_addr\(0),
      I3 => \^ri_read_fifo_addr\(1),
      O => \Use_FPGA.Almost_Empty_Inst_i_2__13_n_0\
    );
\Use_FPGA.Almost_Full_Inst\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ACLK,
      CE => '1',
      D => D,
      Q => \Use_FPGA.Almost_Full_Inst_n_0\,
      R => Q
    );
\Use_FPGA.Almost_Full_Inst_i_1__10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFFCAFAFA00CA0A0"
    )
        port map (
      I0 => \Use_FPGA.Almost_Full_Inst_i_2__9_n_0\,
      I1 => \^use_fpga.full_inst_0\,
      I2 => \^use_fpga.almost_empty_inst_0\,
      I3 => ri_fifo_empty,
      I4 => \Use_Reg_Ctrl.queue_exist_i_reg_1\,
      I5 => \Use_FPGA.Almost_Full_Inst_n_0\,
      O => D
    );
\Use_FPGA.Almost_Full_Inst_i_2__9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1000"
    )
        port map (
      I0 => \^ri_read_fifo_addr\(0),
      I1 => \^ri_read_fifo_addr\(1),
      I2 => \^ri_read_fifo_addr\(3),
      I3 => \^ri_read_fifo_addr\(2),
      O => \Use_FPGA.Almost_Full_Inst_i_2__9_n_0\
    );
\Use_FPGA.Cnt_Bit_Gen[0].Active_Low.First_Bit.LUT_Inst_i_1__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0010"
    )
        port map (
      I0 => \^use_fpga.full_inst_0\,
      I1 => update_done_ar_reg,
      I2 => \The_Bit[0].Using_FPGA.Using_Reset.FDS_Inst\,
      I3 => queue_full,
      O => queue_push29_out
    );
\Use_FPGA.Cnt_Bit_Gen[0].FDS_Inst\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ACLK,
      CE => '1',
      D => read_fifo_addr_next_0,
      Q => \^ri_read_fifo_addr\(0),
      S => Q
    );
\Use_FPGA.Cnt_Bit_Gen[0].No_Prot.First_Bit.LUT_Inst\: unisim.vcomponents.LUT6_2
    generic map(
      INIT => X"51AEAE51AE51AE51"
    )
        port map (
      I0 => ri_fifo_empty,
      I1 => \^ri_exist\,
      I2 => queue_pop134_out,
      I3 => \^use_fpga.almost_empty_inst_0\,
      I4 => \^ri_read_fifo_addr\(0),
      I5 => '1',
      O5 => DI,
      O6 => LI
    );
\Use_FPGA.Cnt_Bit_Gen[0].No_Prot.First_Bit.LUT_Inst_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0002"
    )
        port map (
      I0 => \The_Bit[0].Using_FPGA.Using_Reset.FDS_Inst\,
      I1 => update_done_ar_reg,
      I2 => queue_full,
      I3 => \^use_fpga.full_inst_0\,
      O => \^use_fpga.almost_empty_inst_0\
    );
\Use_FPGA.Cnt_Bit_Gen[0].Use_Muxcy.MUXCY_Inst_CARRY4\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \NLW_Use_FPGA.Cnt_Bit_Gen[0].Use_Muxcy.MUXCY_Inst_CARRY4_CO_UNCONNECTED\(3),
      CO(2) => carry_3,
      CO(1) => carry_2,
      CO(0) => CI,
      CYINIT => '0',
      DI(3) => \NLW_Use_FPGA.Cnt_Bit_Gen[0].Use_Muxcy.MUXCY_Inst_CARRY4_DI_UNCONNECTED\(3),
      DI(2) => cnt_di_2,
      DI(1) => cnt_di_1,
      DI(0) => DI,
      O(3) => read_fifo_addr_next_3,
      O(2) => read_fifo_addr_next_2,
      O(1) => read_fifo_addr_next_1,
      O(0) => read_fifo_addr_next_0,
      S(3) => cnt_s_3,
      S(2) => cnt_s_2,
      S(1) => cnt_s_1,
      S(0) => LI
    );
\Use_FPGA.Cnt_Bit_Gen[1].FDS_Inst\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ACLK,
      CE => '1',
      D => read_fifo_addr_next_1,
      Q => \^ri_read_fifo_addr\(1),
      S => Q
    );
\Use_FPGA.Cnt_Bit_Gen[1].No_Prot.Other_Bits.LUT_Inst\: unisim.vcomponents.LUT6_2
    generic map(
      INIT => X"FFAE005100510051"
    )
        port map (
      I0 => ri_fifo_empty,
      I1 => \^ri_exist\,
      I2 => queue_pop134_out,
      I3 => \^use_fpga.almost_empty_inst_0\,
      I4 => \^ri_read_fifo_addr\(1),
      I5 => '1',
      O5 => cnt_di_1,
      O6 => cnt_s_1
    );
\Use_FPGA.Cnt_Bit_Gen[2].FDS_Inst\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ACLK,
      CE => '1',
      D => read_fifo_addr_next_2,
      Q => \^ri_read_fifo_addr\(2),
      S => Q
    );
\Use_FPGA.Cnt_Bit_Gen[2].No_Prot.Other_Bits.LUT_Inst\: unisim.vcomponents.LUT6_2
    generic map(
      INIT => X"FFAE005100510051"
    )
        port map (
      I0 => ri_fifo_empty,
      I1 => \^ri_exist\,
      I2 => queue_pop134_out,
      I3 => \^use_fpga.almost_empty_inst_0\,
      I4 => \^ri_read_fifo_addr\(2),
      I5 => '1',
      O5 => cnt_di_2,
      O6 => cnt_s_2
    );
\Use_FPGA.Cnt_Bit_Gen[3].FDS_Inst\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ACLK,
      CE => '1',
      D => read_fifo_addr_next_3,
      Q => \^ri_read_fifo_addr\(3),
      S => Q
    );
\Use_FPGA.Cnt_Bit_Gen[3].No_Prot.Last_Bit.LUT_Inst\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFAE005100510051"
    )
        port map (
      I0 => ri_fifo_empty,
      I1 => \^ri_exist\,
      I2 => queue_pop134_out,
      I3 => \^use_fpga.almost_empty_inst_0\,
      I4 => \^ri_read_fifo_addr\(3),
      I5 => '1',
      O => cnt_s_3
    );
\Use_FPGA.Empty_Inst\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ACLK,
      CE => '1',
      D => \Use_FPGA.Empty_Inst_i_1__14_n_0\,
      Q => ri_fifo_empty,
      S => Q
    );
\Use_FPGA.Empty_Inst_i_1__14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3230"
    )
        port map (
      I0 => \Use_FPGA.Almost_Empty_Inst_n_0\,
      I1 => \^use_fpga.almost_empty_inst_0\,
      I2 => ri_fifo_empty,
      I3 => \Use_Reg_Ctrl.queue_exist_i_reg_1\,
      O => \Use_FPGA.Empty_Inst_i_1__14_n_0\
    );
\Use_FPGA.Full_Inst\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ACLK,
      CE => '1',
      D => \Use_FPGA.Full_Inst_i_1__10_n_0\,
      Q => \^use_fpga.full_inst_0\,
      R => Q
    );
\Use_FPGA.Full_Inst_i_1__10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BCBB8088"
    )
        port map (
      I0 => \Use_FPGA.Almost_Full_Inst_n_0\,
      I1 => \^use_fpga.almost_empty_inst_0\,
      I2 => ri_fifo_empty,
      I3 => \Use_Reg_Ctrl.queue_exist_i_reg_1\,
      I4 => \^use_fpga.full_inst_0\,
      O => \Use_FPGA.Full_Inst_i_1__10_n_0\
    );
\Use_Reg_Ctrl.queue_exist_i_i_2__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => ri_fifo_empty,
      O => queue_pop_srl0
    );
\Use_Reg_Ctrl.queue_exist_i_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ACLK,
      CE => \Use_Reg_Ctrl.queue_exist_i_reg_1\,
      D => queue_pop_srl0,
      Q => \^ri_exist\,
      R => Q
    );
\Using_FPGA.MUXCY_I_i_1__156\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"45"
    )
        port map (
      I0 => update_read_miss_ongoing_reg,
      I1 => ri_allocate_reg,
      I2 => \^ri_exist\,
      O => \Use_Reg_Ctrl.queue_exist_i_reg_0\
    );
\Using_FPGA.MUXCY_I_i_1__22\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => update_evict_ongoing_reg,
      I1 => ri_allocate_reg,
      I2 => \^ri_exist\,
      O => A136_out
    );
\Using_FPGA.MUXCY_I_i_1__34\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BBBF"
    )
        port map (
      I0 => update_done_ar_reg,
      I1 => \The_Bit[0].Using_FPGA.Using_Reset.FDS_Inst\,
      I2 => queue_full,
      I3 => \^use_fpga.full_inst_0\,
      O => S
    );
update_read_miss_ongoing_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0080000000000000"
    )
        port map (
      I0 => \^ri_exist\,
      I1 => A18_out,
      I2 => ri_allocate_reg,
      I3 => update_evict_ongoing_reg,
      I4 => A17_out,
      I5 => M0_AXI_RVALID,
      O => update_read_miss_start
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_system_cache_0_0_sc_srl_fifo_counter__parameterized3_51\ is
  port (
    update_write_miss_full : out STD_LOGIC;
    wm_read_fifo_addr : out STD_LOGIC_VECTOR ( 3 downto 0 );
    wm_exist : out STD_LOGIC;
    update_wm_pop_normal : out STD_LOGIC;
    \Use_Reg_Ctrl.queue_exist_i_reg_0\ : out STD_LOGIC;
    \Use_Reg_Ctrl.queue_exist_i_reg_1\ : out STD_LOGIC;
    p_138_in : out STD_LOGIC;
    \Use_Reg_Ctrl.queue_exist_i_reg_2\ : out STD_LOGIC;
    update_wma_select_port3 : out STD_LOGIC;
    update_evict_ongoing_reg : out STD_LOGIC;
    \update_write_miss_busy_i_reg[1]\ : out STD_LOGIC;
    \update_write_miss_busy_i_reg[0]\ : out STD_LOGIC;
    Q : in STD_LOGIC;
    ACLK : in STD_LOGIC;
    queue_pop : in STD_LOGIC;
    lookup_push_write_miss : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    wr_port_data_valid_i_reg : in STD_LOGIC;
    wm_allocate_reg : in STD_LOGIC;
    wm_kind_reg : in STD_LOGIC;
    update_wr_miss_rs_last : in STD_LOGIC;
    update_wm_pop_normal_hold_reg : in STD_LOGIC;
    p_20_in : in STD_LOGIC;
    wm_local_wrap_reg : in STD_LOGIC;
    wm_evict : in STD_LOGIC;
    update_wm_pop_evict_hold : in STD_LOGIC;
    \wm_use_bits_reg[1]\ : in STD_LOGIC;
    \wm_use_bits_reg[2]\ : in STD_LOGIC;
    \wm_use_bits_reg[4]\ : in STD_LOGIC;
    \wm_use_bits_reg[5]\ : in STD_LOGIC;
    \wm_use_bits_reg[3]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \update_wr_offset_cnt_reg[3]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    update_write_miss_ongoing : in STD_LOGIC;
    \wm_offset_reg[3]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    e_fifo_empty : in STD_LOGIC;
    write_data_full : in STD_LOGIC;
    update_evict_busy : in STD_LOGIC;
    \lu_check_info_reg[Port_Num][0]\ : in STD_LOGIC;
    update_write_miss_busy : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_system_cache_0_0_sc_srl_fifo_counter__parameterized3_51\ : entity is "sc_srl_fifo_counter";
end \design_1_system_cache_0_0_sc_srl_fifo_counter__parameterized3_51\;

architecture STRUCTURE of \design_1_system_cache_0_0_sc_srl_fifo_counter__parameterized3_51\ is
  signal CI : STD_LOGIC;
  signal D : STD_LOGIC;
  signal DI : STD_LOGIC;
  signal LI : STD_LOGIC;
  signal \Use_FPGA.Almost_Empty_Inst_i_1__11_n_0\ : STD_LOGIC;
  signal \Use_FPGA.Almost_Empty_Inst_i_2__11_n_0\ : STD_LOGIC;
  signal \Use_FPGA.Almost_Empty_Inst_n_0\ : STD_LOGIC;
  signal \Use_FPGA.Almost_Full_Inst_i_2__8_n_0\ : STD_LOGIC;
  signal \Use_FPGA.Almost_Full_Inst_n_0\ : STD_LOGIC;
  signal \Use_FPGA.Empty_Inst_i_1__11_n_0\ : STD_LOGIC;
  signal \Use_FPGA.Full_Inst_i_1__8_n_0\ : STD_LOGIC;
  signal \Use_Reg_Ctrl.queue_exist_i_i_8_n_0\ : STD_LOGIC;
  signal \Use_Reg_Ctrl.queue_exist_i_i_9_n_0\ : STD_LOGIC;
  signal \^use_reg_ctrl.queue_exist_i_reg_0\ : STD_LOGIC;
  signal \^use_reg_ctrl.queue_exist_i_reg_1\ : STD_LOGIC;
  signal carry_2 : STD_LOGIC;
  signal carry_3 : STD_LOGIC;
  signal cnt_di_1 : STD_LOGIC;
  signal cnt_di_2 : STD_LOGIC;
  signal cnt_s_1 : STD_LOGIC;
  signal cnt_s_2 : STD_LOGIC;
  signal cnt_s_3 : STD_LOGIC;
  signal queue_pop_srl0 : STD_LOGIC;
  signal read_fifo_addr_next_0 : STD_LOGIC;
  signal read_fifo_addr_next_1 : STD_LOGIC;
  signal read_fifo_addr_next_2 : STD_LOGIC;
  signal read_fifo_addr_next_3 : STD_LOGIC;
  signal \^update_write_miss_full\ : STD_LOGIC;
  signal \^wm_exist\ : STD_LOGIC;
  signal wm_fifo_empty : STD_LOGIC;
  signal \^wm_read_fifo_addr\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_Use_FPGA.Cnt_Bit_Gen[0].Use_Muxcy.MUXCY_Inst_CARRY4_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_Use_FPGA.Cnt_Bit_Gen[0].Use_Muxcy.MUXCY_Inst_CARRY4_DI_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \Use_FPGA.Almost_Empty_Inst\ : label is "FDR";
  attribute box_type : string;
  attribute box_type of \Use_FPGA.Almost_Empty_Inst\ : label is "PRIMITIVE";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \Use_FPGA.Almost_Empty_Inst_i_2__11\ : label is "soft_lutpair86";
  attribute XILINX_LEGACY_PRIM of \Use_FPGA.Almost_Full_Inst\ : label is "FDR";
  attribute box_type of \Use_FPGA.Almost_Full_Inst\ : label is "PRIMITIVE";
  attribute SOFT_HLUTNM of \Use_FPGA.Almost_Full_Inst_i_2__8\ : label is "soft_lutpair86";
  attribute XILINX_LEGACY_PRIM of \Use_FPGA.Cnt_Bit_Gen[0].FDS_Inst\ : label is "FDS";
  attribute box_type of \Use_FPGA.Cnt_Bit_Gen[0].FDS_Inst\ : label is "PRIMITIVE";
  attribute box_type of \Use_FPGA.Cnt_Bit_Gen[0].No_Prot.First_Bit.LUT_Inst\ : label is "PRIMITIVE";
  attribute SOFT_HLUTNM of \Use_FPGA.Cnt_Bit_Gen[0].No_Prot.First_Bit.LUT_Inst_i_6__0\ : label is "soft_lutpair87";
  attribute SOFT_HLUTNM of \Use_FPGA.Cnt_Bit_Gen[0].No_Prot.First_Bit.LUT_Inst_i_7\ : label is "soft_lutpair88";
  attribute XILINX_LEGACY_PRIM of \Use_FPGA.Cnt_Bit_Gen[0].Use_Muxcy.MUXCY_Inst_CARRY4\ : label is "(MUXCY,XORCY)";
  attribute XILINX_TRANSFORM_PINMAP : string;
  attribute XILINX_TRANSFORM_PINMAP of \Use_FPGA.Cnt_Bit_Gen[0].Use_Muxcy.MUXCY_Inst_CARRY4\ : label is "LO:O";
  attribute box_type of \Use_FPGA.Cnt_Bit_Gen[0].Use_Muxcy.MUXCY_Inst_CARRY4\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \Use_FPGA.Cnt_Bit_Gen[1].FDS_Inst\ : label is "FDS";
  attribute box_type of \Use_FPGA.Cnt_Bit_Gen[1].FDS_Inst\ : label is "PRIMITIVE";
  attribute box_type of \Use_FPGA.Cnt_Bit_Gen[1].No_Prot.Other_Bits.LUT_Inst\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \Use_FPGA.Cnt_Bit_Gen[2].FDS_Inst\ : label is "FDS";
  attribute box_type of \Use_FPGA.Cnt_Bit_Gen[2].FDS_Inst\ : label is "PRIMITIVE";
  attribute box_type of \Use_FPGA.Cnt_Bit_Gen[2].No_Prot.Other_Bits.LUT_Inst\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \Use_FPGA.Cnt_Bit_Gen[3].FDS_Inst\ : label is "FDS";
  attribute box_type of \Use_FPGA.Cnt_Bit_Gen[3].FDS_Inst\ : label is "PRIMITIVE";
  attribute box_type of \Use_FPGA.Cnt_Bit_Gen[3].No_Prot.Last_Bit.LUT_Inst\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \Use_FPGA.Empty_Inst\ : label is "FDS";
  attribute box_type of \Use_FPGA.Empty_Inst\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \Use_FPGA.Full_Inst\ : label is "FDR";
  attribute box_type of \Use_FPGA.Full_Inst\ : label is "PRIMITIVE";
  attribute SOFT_HLUTNM of \Use_Reg_Ctrl.queue_exist_i_i_6\ : label is "soft_lutpair87";
  attribute SOFT_HLUTNM of update_evict_ongoing_i_5 : label is "soft_lutpair88";
begin
  \Use_Reg_Ctrl.queue_exist_i_reg_0\ <= \^use_reg_ctrl.queue_exist_i_reg_0\;
  \Use_Reg_Ctrl.queue_exist_i_reg_1\ <= \^use_reg_ctrl.queue_exist_i_reg_1\;
  update_write_miss_full <= \^update_write_miss_full\;
  wm_exist <= \^wm_exist\;
  wm_read_fifo_addr(3 downto 0) <= \^wm_read_fifo_addr\(3 downto 0);
\Use_FPGA.Almost_Empty_Inst\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ACLK,
      CE => '1',
      D => \Use_FPGA.Almost_Empty_Inst_i_1__11_n_0\,
      Q => \Use_FPGA.Almost_Empty_Inst_n_0\,
      R => Q
    );
\Use_FPGA.Almost_Empty_Inst_i_1__11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEF3FEFEC2C0C2C2"
    )
        port map (
      I0 => \Use_FPGA.Almost_Empty_Inst_i_2__11_n_0\,
      I1 => lookup_push_write_miss,
      I2 => wm_fifo_empty,
      I3 => queue_pop,
      I4 => \^wm_exist\,
      I5 => \Use_FPGA.Almost_Empty_Inst_n_0\,
      O => \Use_FPGA.Almost_Empty_Inst_i_1__11_n_0\
    );
\Use_FPGA.Almost_Empty_Inst_i_2__11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0010"
    )
        port map (
      I0 => \^wm_read_fifo_addr\(3),
      I1 => \^wm_read_fifo_addr\(2),
      I2 => \^wm_read_fifo_addr\(0),
      I3 => \^wm_read_fifo_addr\(1),
      O => \Use_FPGA.Almost_Empty_Inst_i_2__11_n_0\
    );
\Use_FPGA.Almost_Full_Inst\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ACLK,
      CE => '1',
      D => D,
      Q => \Use_FPGA.Almost_Full_Inst_n_0\,
      R => Q
    );
\Use_FPGA.Almost_Full_Inst_i_1__8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFFCAFAFA00CA0A0"
    )
        port map (
      I0 => \Use_FPGA.Almost_Full_Inst_i_2__8_n_0\,
      I1 => \^update_write_miss_full\,
      I2 => lookup_push_write_miss,
      I3 => wm_fifo_empty,
      I4 => E(0),
      I5 => \Use_FPGA.Almost_Full_Inst_n_0\,
      O => D
    );
\Use_FPGA.Almost_Full_Inst_i_2__8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1000"
    )
        port map (
      I0 => \^wm_read_fifo_addr\(0),
      I1 => \^wm_read_fifo_addr\(1),
      I2 => \^wm_read_fifo_addr\(3),
      I3 => \^wm_read_fifo_addr\(2),
      O => \Use_FPGA.Almost_Full_Inst_i_2__8_n_0\
    );
\Use_FPGA.Cnt_Bit_Gen[0].FDS_Inst\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ACLK,
      CE => '1',
      D => read_fifo_addr_next_0,
      Q => \^wm_read_fifo_addr\(0),
      S => Q
    );
\Use_FPGA.Cnt_Bit_Gen[0].No_Prot.First_Bit.LUT_Inst\: unisim.vcomponents.LUT6_2
    generic map(
      INIT => X"51AEAE51AE51AE51"
    )
        port map (
      I0 => wm_fifo_empty,
      I1 => \^wm_exist\,
      I2 => queue_pop,
      I3 => lookup_push_write_miss,
      I4 => \^wm_read_fifo_addr\(0),
      I5 => '1',
      O5 => DI,
      O6 => LI
    );
\Use_FPGA.Cnt_Bit_Gen[0].No_Prot.First_Bit.LUT_Inst_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8880008000000000"
    )
        port map (
      I0 => wr_port_data_valid_i_reg,
      I1 => \^use_reg_ctrl.queue_exist_i_reg_0\,
      I2 => \^use_reg_ctrl.queue_exist_i_reg_1\,
      I3 => wm_allocate_reg,
      I4 => wm_kind_reg,
      I5 => update_wr_miss_rs_last,
      O => update_wm_pop_normal
    );
\Use_FPGA.Cnt_Bit_Gen[0].No_Prot.First_Bit.LUT_Inst_i_6__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^wm_exist\,
      I1 => update_wm_pop_normal_hold_reg,
      O => \^use_reg_ctrl.queue_exist_i_reg_0\
    );
\Use_FPGA.Cnt_Bit_Gen[0].No_Prot.First_Bit.LUT_Inst_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => wm_evict,
      I1 => write_data_full,
      I2 => update_evict_busy,
      O => \^use_reg_ctrl.queue_exist_i_reg_1\
    );
\Use_FPGA.Cnt_Bit_Gen[0].Use_Muxcy.MUXCY_Inst_CARRY4\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \NLW_Use_FPGA.Cnt_Bit_Gen[0].Use_Muxcy.MUXCY_Inst_CARRY4_CO_UNCONNECTED\(3),
      CO(2) => carry_3,
      CO(1) => carry_2,
      CO(0) => CI,
      CYINIT => '0',
      DI(3) => \NLW_Use_FPGA.Cnt_Bit_Gen[0].Use_Muxcy.MUXCY_Inst_CARRY4_DI_UNCONNECTED\(3),
      DI(2) => cnt_di_2,
      DI(1) => cnt_di_1,
      DI(0) => DI,
      O(3) => read_fifo_addr_next_3,
      O(2) => read_fifo_addr_next_2,
      O(1) => read_fifo_addr_next_1,
      O(0) => read_fifo_addr_next_0,
      S(3) => cnt_s_3,
      S(2) => cnt_s_2,
      S(1) => cnt_s_1,
      S(0) => LI
    );
\Use_FPGA.Cnt_Bit_Gen[1].FDS_Inst\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ACLK,
      CE => '1',
      D => read_fifo_addr_next_1,
      Q => \^wm_read_fifo_addr\(1),
      S => Q
    );
\Use_FPGA.Cnt_Bit_Gen[1].No_Prot.Other_Bits.LUT_Inst\: unisim.vcomponents.LUT6_2
    generic map(
      INIT => X"FFAE005100510051"
    )
        port map (
      I0 => wm_fifo_empty,
      I1 => \^wm_exist\,
      I2 => queue_pop,
      I3 => lookup_push_write_miss,
      I4 => \^wm_read_fifo_addr\(1),
      I5 => '1',
      O5 => cnt_di_1,
      O6 => cnt_s_1
    );
\Use_FPGA.Cnt_Bit_Gen[2].FDS_Inst\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ACLK,
      CE => '1',
      D => read_fifo_addr_next_2,
      Q => \^wm_read_fifo_addr\(2),
      S => Q
    );
\Use_FPGA.Cnt_Bit_Gen[2].No_Prot.Other_Bits.LUT_Inst\: unisim.vcomponents.LUT6_2
    generic map(
      INIT => X"FFAE005100510051"
    )
        port map (
      I0 => wm_fifo_empty,
      I1 => \^wm_exist\,
      I2 => queue_pop,
      I3 => lookup_push_write_miss,
      I4 => \^wm_read_fifo_addr\(2),
      I5 => '1',
      O5 => cnt_di_2,
      O6 => cnt_s_2
    );
\Use_FPGA.Cnt_Bit_Gen[3].FDS_Inst\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ACLK,
      CE => '1',
      D => read_fifo_addr_next_3,
      Q => \^wm_read_fifo_addr\(3),
      S => Q
    );
\Use_FPGA.Cnt_Bit_Gen[3].No_Prot.Last_Bit.LUT_Inst\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFAE005100510051"
    )
        port map (
      I0 => wm_fifo_empty,
      I1 => \^wm_exist\,
      I2 => queue_pop,
      I3 => lookup_push_write_miss,
      I4 => \^wm_read_fifo_addr\(3),
      I5 => '1',
      O => cnt_s_3
    );
\Use_FPGA.Empty_Inst\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ACLK,
      CE => '1',
      D => \Use_FPGA.Empty_Inst_i_1__11_n_0\,
      Q => wm_fifo_empty,
      S => Q
    );
\Use_FPGA.Empty_Inst_i_1__11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"32303232"
    )
        port map (
      I0 => \Use_FPGA.Almost_Empty_Inst_n_0\,
      I1 => lookup_push_write_miss,
      I2 => wm_fifo_empty,
      I3 => queue_pop,
      I4 => \^wm_exist\,
      O => \Use_FPGA.Empty_Inst_i_1__11_n_0\
    );
\Use_FPGA.Full_Inst\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ACLK,
      CE => '1',
      D => \Use_FPGA.Full_Inst_i_1__8_n_0\,
      Q => \^update_write_miss_full\,
      R => Q
    );
\Use_FPGA.Full_Inst_i_1__8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BCBBBCBC80888080"
    )
        port map (
      I0 => \Use_FPGA.Almost_Full_Inst_n_0\,
      I1 => lookup_push_write_miss,
      I2 => wm_fifo_empty,
      I3 => queue_pop,
      I4 => \^wm_exist\,
      I5 => \^update_write_miss_full\,
      O => \Use_FPGA.Full_Inst_i_1__8_n_0\
    );
\Use_Reg_Ctrl.queue_exist_i_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => wm_fifo_empty,
      O => queue_pop_srl0
    );
\Use_Reg_Ctrl.queue_exist_i_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A2"
    )
        port map (
      I0 => update_wm_pop_normal_hold_reg,
      I1 => wm_evict,
      I2 => update_wm_pop_evict_hold,
      O => \Use_Reg_Ctrl.queue_exist_i_reg_2\
    );
\Use_Reg_Ctrl.queue_exist_i_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \wm_use_bits_reg[1]\,
      I1 => \wm_use_bits_reg[2]\,
      I2 => \Use_Reg_Ctrl.queue_exist_i_i_8_n_0\,
      I3 => \wm_use_bits_reg[4]\,
      I4 => \wm_use_bits_reg[5]\,
      I5 => \Use_Reg_Ctrl.queue_exist_i_i_9_n_0\,
      O => update_wma_select_port3
    );
\Use_Reg_Ctrl.queue_exist_i_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EFBF"
    )
        port map (
      I0 => \wm_use_bits_reg[3]\(0),
      I1 => \update_wr_offset_cnt_reg[3]\(0),
      I2 => update_write_miss_ongoing,
      I3 => \wm_offset_reg[3]\(0),
      O => \Use_Reg_Ctrl.queue_exist_i_i_8_n_0\
    );
\Use_Reg_Ctrl.queue_exist_i_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EFBF"
    )
        port map (
      I0 => \wm_use_bits_reg[3]\(1),
      I1 => \update_wr_offset_cnt_reg[3]\(1),
      I2 => update_write_miss_ongoing,
      I3 => \wm_offset_reg[3]\(1),
      O => \Use_Reg_Ctrl.queue_exist_i_i_9_n_0\
    );
\Use_Reg_Ctrl.queue_exist_i_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ACLK,
      CE => E(0),
      D => queue_pop_srl0,
      Q => \^wm_exist\,
      R => Q
    );
\Using_FPGA.MUXCY_I_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0040444000400040"
    )
        port map (
      I0 => update_wm_pop_normal_hold_reg,
      I1 => \^wm_exist\,
      I2 => \^use_reg_ctrl.queue_exist_i_reg_1\,
      I3 => wm_allocate_reg,
      I4 => p_20_in,
      I5 => wm_local_wrap_reg,
      O => p_138_in
    );
update_evict_ongoing_i_5: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => wm_evict,
      I1 => \^wm_exist\,
      I2 => e_fifo_empty,
      O => update_evict_ongoing_reg
    );
\update_write_miss_busy_i[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4FFFFFFF44444444"
    )
        port map (
      I0 => \lu_check_info_reg[Port_Num][0]\,
      I1 => lookup_push_write_miss,
      I2 => \^wm_exist\,
      I3 => queue_pop,
      I4 => wm_fifo_empty,
      I5 => update_write_miss_busy(0),
      O => \update_write_miss_busy_i_reg[0]\
    );
\update_write_miss_busy_i[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8FFFFFFF88888888"
    )
        port map (
      I0 => lookup_push_write_miss,
      I1 => \lu_check_info_reg[Port_Num][0]\,
      I2 => \^wm_exist\,
      I3 => queue_pop,
      I4 => wm_fifo_empty,
      I5 => update_write_miss_busy(1),
      O => \update_write_miss_busy_i_reg[1]\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_system_cache_0_0_sc_srl_fifo_counter__parameterized7\ is
  port (
    \Use_FPGA.Almost_Full_Inst_0\ : out STD_LOGIC;
    bip_read_fifo_addr : out STD_LOGIC_VECTOR ( 3 downto 0 );
    dvm_2nd_part_reg : out STD_LOGIC;
    Q : in STD_LOGIC;
    ACLK : in STD_LOGIC;
    queue_pop7_out : in STD_LOGIC;
    queue_push9_out : in STD_LOGIC;
    S1_AXI_AWVALID : in STD_LOGIC;
    wr_port_ready : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_system_cache_0_0_sc_srl_fifo_counter__parameterized7\ : entity is "sc_srl_fifo_counter";
end \design_1_system_cache_0_0_sc_srl_fifo_counter__parameterized7\;

architecture STRUCTURE of \design_1_system_cache_0_0_sc_srl_fifo_counter__parameterized7\ is
  signal CI : STD_LOGIC;
  signal D : STD_LOGIC;
  signal DI : STD_LOGIC;
  signal LI : STD_LOGIC;
  signal \^use_fpga.almost_full_inst_0\ : STD_LOGIC;
  signal \Use_FPGA.Almost_Full_Inst_i_2__6_n_0\ : STD_LOGIC;
  signal \Use_FPGA.Almost_Full_Inst_n_0\ : STD_LOGIC;
  signal \Use_FPGA.Full_Inst_i_1__6_n_0\ : STD_LOGIC;
  signal \^bip_read_fifo_addr\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal carry_2 : STD_LOGIC;
  signal carry_3 : STD_LOGIC;
  signal cnt_di_1 : STD_LOGIC;
  signal cnt_di_2 : STD_LOGIC;
  signal cnt_s_1 : STD_LOGIC;
  signal cnt_s_2 : STD_LOGIC;
  signal cnt_s_3 : STD_LOGIC;
  signal read_fifo_addr_next_0 : STD_LOGIC;
  signal read_fifo_addr_next_1 : STD_LOGIC;
  signal read_fifo_addr_next_2 : STD_LOGIC;
  signal read_fifo_addr_next_3 : STD_LOGIC;
  signal \NLW_Use_FPGA.Cnt_Bit_Gen[0].Use_Muxcy.MUXCY_Inst_CARRY4_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_Use_FPGA.Cnt_Bit_Gen[0].Use_Muxcy.MUXCY_Inst_CARRY4_DI_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \Use_FPGA.Almost_Full_Inst\ : label is "FDR";
  attribute box_type : string;
  attribute box_type of \Use_FPGA.Almost_Full_Inst\ : label is "PRIMITIVE";
  attribute box_type of \Use_FPGA.Cnt_Bit_Gen[0].Active_Low.First_Bit.LUT_Inst\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \Use_FPGA.Cnt_Bit_Gen[0].FDS_Inst\ : label is "FDS";
  attribute box_type of \Use_FPGA.Cnt_Bit_Gen[0].FDS_Inst\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \Use_FPGA.Cnt_Bit_Gen[0].Use_Muxcy.MUXCY_Inst_CARRY4\ : label is "(MUXCY,XORCY)";
  attribute XILINX_TRANSFORM_PINMAP : string;
  attribute XILINX_TRANSFORM_PINMAP of \Use_FPGA.Cnt_Bit_Gen[0].Use_Muxcy.MUXCY_Inst_CARRY4\ : label is "LO:O";
  attribute box_type of \Use_FPGA.Cnt_Bit_Gen[0].Use_Muxcy.MUXCY_Inst_CARRY4\ : label is "PRIMITIVE";
  attribute box_type of \Use_FPGA.Cnt_Bit_Gen[1].Active_Low.Other_Bits.LUT_Inst\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \Use_FPGA.Cnt_Bit_Gen[1].FDS_Inst\ : label is "FDS";
  attribute box_type of \Use_FPGA.Cnt_Bit_Gen[1].FDS_Inst\ : label is "PRIMITIVE";
  attribute box_type of \Use_FPGA.Cnt_Bit_Gen[2].Active_Low.Other_Bits.LUT_Inst\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \Use_FPGA.Cnt_Bit_Gen[2].FDS_Inst\ : label is "FDS";
  attribute box_type of \Use_FPGA.Cnt_Bit_Gen[2].FDS_Inst\ : label is "PRIMITIVE";
  attribute box_type of \Use_FPGA.Cnt_Bit_Gen[3].Active_Low.Last_Bit.LUT_Inst\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \Use_FPGA.Cnt_Bit_Gen[3].FDS_Inst\ : label is "FDS";
  attribute box_type of \Use_FPGA.Cnt_Bit_Gen[3].FDS_Inst\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \Use_FPGA.Full_Inst\ : label is "FDR";
  attribute box_type of \Use_FPGA.Full_Inst\ : label is "PRIMITIVE";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \Use_FPGA.Full_Inst_i_1__6\ : label is "soft_lutpair145";
  attribute SOFT_HLUTNM of \Using_FPGA.MUXCY_I_i_2__26\ : label is "soft_lutpair145";
begin
  \Use_FPGA.Almost_Full_Inst_0\ <= \^use_fpga.almost_full_inst_0\;
  bip_read_fifo_addr(3 downto 0) <= \^bip_read_fifo_addr\(3 downto 0);
\Use_FPGA.Almost_Full_Inst\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ACLK,
      CE => '1',
      D => D,
      Q => \Use_FPGA.Almost_Full_Inst_n_0\,
      R => Q
    );
\Use_FPGA.Almost_Full_Inst_i_1__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FCF0FBFFF0F00800"
    )
        port map (
      I0 => \Use_FPGA.Almost_Full_Inst_i_2__6_n_0\,
      I1 => S1_AXI_AWVALID,
      I2 => \^use_fpga.almost_full_inst_0\,
      I3 => wr_port_ready,
      I4 => queue_pop7_out,
      I5 => \Use_FPGA.Almost_Full_Inst_n_0\,
      O => D
    );
\Use_FPGA.Almost_Full_Inst_i_2__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1000"
    )
        port map (
      I0 => \^bip_read_fifo_addr\(0),
      I1 => \^bip_read_fifo_addr\(1),
      I2 => \^bip_read_fifo_addr\(3),
      I3 => \^bip_read_fifo_addr\(2),
      O => \Use_FPGA.Almost_Full_Inst_i_2__6_n_0\
    );
\Use_FPGA.Cnt_Bit_Gen[0].Active_Low.First_Bit.LUT_Inst\: unisim.vcomponents.LUT6_2
    generic map(
      INIT => X"9CAF635063506350"
    )
        port map (
      I0 => '0',
      I1 => '0',
      I2 => queue_pop7_out,
      I3 => queue_push9_out,
      I4 => \^bip_read_fifo_addr\(0),
      I5 => '1',
      O5 => DI,
      O6 => LI
    );
\Use_FPGA.Cnt_Bit_Gen[0].FDS_Inst\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ACLK,
      CE => '1',
      D => read_fifo_addr_next_0,
      Q => \^bip_read_fifo_addr\(0),
      S => Q
    );
\Use_FPGA.Cnt_Bit_Gen[0].Use_Muxcy.MUXCY_Inst_CARRY4\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \NLW_Use_FPGA.Cnt_Bit_Gen[0].Use_Muxcy.MUXCY_Inst_CARRY4_CO_UNCONNECTED\(3),
      CO(2) => carry_3,
      CO(1) => carry_2,
      CO(0) => CI,
      CYINIT => '0',
      DI(3) => \NLW_Use_FPGA.Cnt_Bit_Gen[0].Use_Muxcy.MUXCY_Inst_CARRY4_DI_UNCONNECTED\(3),
      DI(2) => cnt_di_2,
      DI(1) => cnt_di_1,
      DI(0) => DI,
      O(3) => read_fifo_addr_next_3,
      O(2) => read_fifo_addr_next_2,
      O(1) => read_fifo_addr_next_1,
      O(0) => read_fifo_addr_next_0,
      S(3) => cnt_s_3,
      S(2) => cnt_s_2,
      S(1) => cnt_s_1,
      S(0) => LI
    );
\Use_FPGA.Cnt_Bit_Gen[1].Active_Low.Other_Bits.LUT_Inst\: unisim.vcomponents.LUT6_2
    generic map(
      INIT => X"BFAF405040504050"
    )
        port map (
      I0 => '0',
      I1 => '0',
      I2 => queue_pop7_out,
      I3 => queue_push9_out,
      I4 => \^bip_read_fifo_addr\(1),
      I5 => '1',
      O5 => cnt_di_1,
      O6 => cnt_s_1
    );
\Use_FPGA.Cnt_Bit_Gen[1].FDS_Inst\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ACLK,
      CE => '1',
      D => read_fifo_addr_next_1,
      Q => \^bip_read_fifo_addr\(1),
      S => Q
    );
\Use_FPGA.Cnt_Bit_Gen[2].Active_Low.Other_Bits.LUT_Inst\: unisim.vcomponents.LUT6_2
    generic map(
      INIT => X"BFAF405040504050"
    )
        port map (
      I0 => '0',
      I1 => '0',
      I2 => queue_pop7_out,
      I3 => queue_push9_out,
      I4 => \^bip_read_fifo_addr\(2),
      I5 => '1',
      O5 => cnt_di_2,
      O6 => cnt_s_2
    );
\Use_FPGA.Cnt_Bit_Gen[2].FDS_Inst\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ACLK,
      CE => '1',
      D => read_fifo_addr_next_2,
      Q => \^bip_read_fifo_addr\(2),
      S => Q
    );
\Use_FPGA.Cnt_Bit_Gen[3].Active_Low.Last_Bit.LUT_Inst\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFAF405040504050"
    )
        port map (
      I0 => '0',
      I1 => '0',
      I2 => queue_pop7_out,
      I3 => queue_push9_out,
      I4 => \^bip_read_fifo_addr\(3),
      I5 => '1',
      O => cnt_s_3
    );
\Use_FPGA.Cnt_Bit_Gen[3].FDS_Inst\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ACLK,
      CE => '1',
      D => read_fifo_addr_next_3,
      Q => \^bip_read_fifo_addr\(3),
      S => Q
    );
\Use_FPGA.Full_Inst\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ACLK,
      CE => '1',
      D => \Use_FPGA.Full_Inst_i_1__6_n_0\,
      Q => \^use_fpga.almost_full_inst_0\,
      R => Q
    );
\Use_FPGA.Full_Inst_i_1__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000F8F0"
    )
        port map (
      I0 => \Use_FPGA.Almost_Full_Inst_n_0\,
      I1 => S1_AXI_AWVALID,
      I2 => \^use_fpga.almost_full_inst_0\,
      I3 => wr_port_ready,
      I4 => queue_pop7_out,
      O => \Use_FPGA.Full_Inst_i_1__6_n_0\
    );
\Using_FPGA.MUXCY_I_i_2__26\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => S1_AXI_AWVALID,
      I1 => \^use_fpga.almost_full_inst_0\,
      O => dvm_2nd_part_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_system_cache_0_0_sc_srl_fifo_counter__parameterized7_0\ is
  port (
    bp_read_fifo_addr : out STD_LOGIC_VECTOR ( 3 downto 0 );
    queue_pop7_out : out STD_LOGIC;
    S_AXI_BVALID_I_reg : out STD_LOGIC;
    \Use_FPGA.Almost_Empty_Inst_0\ : out STD_LOGIC;
    \Use_Reg_Ctrl.queue_exist_i_reg\ : out STD_LOGIC;
    \S_AXI_BRESP_reg[1]\ : out STD_LOGIC;
    \S_AXI_BRESP_reg[0]\ : out STD_LOGIC;
    Q : in STD_LOGIC;
    ACLK : in STD_LOGIC;
    \arbiter_bp_push_prt[1][Valid]\ : in STD_LOGIC;
    update_ext_bresp_any : in STD_LOGIC;
    \bs_port_num_reg[0]\ : in STD_LOGIC;
    \arbiter_bp_push_i_reg[1][Valid]\ : in STD_LOGIC;
    wc_fifo_empty : in STD_LOGIC;
    \arbiter_bp_push_i_reg[1][Valid]_0\ : in STD_LOGIC;
    S_AXI_BVALID_I_reg_0 : in STD_LOGIC;
    S1_AXI_BREADY : in STD_LOGIC;
    S1_AXI_BRESP : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \bs_src_reg[0]\ : in STD_LOGIC;
    \bs_src_reg[0]_0\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_system_cache_0_0_sc_srl_fifo_counter__parameterized7_0\ : entity is "sc_srl_fifo_counter";
end \design_1_system_cache_0_0_sc_srl_fifo_counter__parameterized7_0\;

architecture STRUCTURE of \design_1_system_cache_0_0_sc_srl_fifo_counter__parameterized7_0\ is
  signal CI : STD_LOGIC;
  signal DI : STD_LOGIC;
  signal LI : STD_LOGIC;
  signal \S_AXI_BID[0]_i_2__0_n_0\ : STD_LOGIC;
  signal \Use_FPGA.Almost_Empty_Inst_i_1__8_n_0\ : STD_LOGIC;
  signal \Use_FPGA.Almost_Empty_Inst_n_0\ : STD_LOGIC;
  signal \Use_FPGA.Empty_Inst_i_1__8_n_0\ : STD_LOGIC;
  signal bp_fifo_empty : STD_LOGIC;
  signal \^bp_read_fifo_addr\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal carry_2 : STD_LOGIC;
  signal carry_3 : STD_LOGIC;
  signal cnt_di_1 : STD_LOGIC;
  signal cnt_di_2 : STD_LOGIC;
  signal cnt_s_1 : STD_LOGIC;
  signal cnt_s_2 : STD_LOGIC;
  signal cnt_s_3 : STD_LOGIC;
  signal \queue_almost_empty_next__10\ : STD_LOGIC;
  signal \^queue_pop7_out\ : STD_LOGIC;
  signal read_fifo_addr_next_0 : STD_LOGIC;
  signal read_fifo_addr_next_1 : STD_LOGIC;
  signal read_fifo_addr_next_2 : STD_LOGIC;
  signal read_fifo_addr_next_3 : STD_LOGIC;
  signal \NLW_Use_FPGA.Cnt_Bit_Gen[0].Use_Muxcy.MUXCY_Inst_CARRY4_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_Use_FPGA.Cnt_Bit_Gen[0].Use_Muxcy.MUXCY_Inst_CARRY4_DI_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \S_AXI_BID[0]_i_2__0\ : label is "soft_lutpair147";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \Use_FPGA.Almost_Empty_Inst\ : label is "FDR";
  attribute box_type : string;
  attribute box_type of \Use_FPGA.Almost_Empty_Inst\ : label is "PRIMITIVE";
  attribute SOFT_HLUTNM of \Use_FPGA.Almost_Empty_Inst_i_1__8\ : label is "soft_lutpair146";
  attribute box_type of \Use_FPGA.Cnt_Bit_Gen[0].Active_Low.First_Bit.LUT_Inst\ : label is "PRIMITIVE";
  attribute SOFT_HLUTNM of \Use_FPGA.Cnt_Bit_Gen[0].Active_Low.First_Bit.LUT_Inst_i_1__10\ : label is "soft_lutpair146";
  attribute XILINX_LEGACY_PRIM of \Use_FPGA.Cnt_Bit_Gen[0].FDS_Inst\ : label is "FDS";
  attribute box_type of \Use_FPGA.Cnt_Bit_Gen[0].FDS_Inst\ : label is "PRIMITIVE";
  attribute SOFT_HLUTNM of \Use_FPGA.Cnt_Bit_Gen[0].No_Prot.First_Bit.LUT_Inst_i_4__0\ : label is "soft_lutpair147";
  attribute XILINX_LEGACY_PRIM of \Use_FPGA.Cnt_Bit_Gen[0].Use_Muxcy.MUXCY_Inst_CARRY4\ : label is "(MUXCY,XORCY)";
  attribute XILINX_TRANSFORM_PINMAP : string;
  attribute XILINX_TRANSFORM_PINMAP of \Use_FPGA.Cnt_Bit_Gen[0].Use_Muxcy.MUXCY_Inst_CARRY4\ : label is "LO:O";
  attribute box_type of \Use_FPGA.Cnt_Bit_Gen[0].Use_Muxcy.MUXCY_Inst_CARRY4\ : label is "PRIMITIVE";
  attribute box_type of \Use_FPGA.Cnt_Bit_Gen[1].Active_Low.Other_Bits.LUT_Inst\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \Use_FPGA.Cnt_Bit_Gen[1].FDS_Inst\ : label is "FDS";
  attribute box_type of \Use_FPGA.Cnt_Bit_Gen[1].FDS_Inst\ : label is "PRIMITIVE";
  attribute box_type of \Use_FPGA.Cnt_Bit_Gen[2].Active_Low.Other_Bits.LUT_Inst\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \Use_FPGA.Cnt_Bit_Gen[2].FDS_Inst\ : label is "FDS";
  attribute box_type of \Use_FPGA.Cnt_Bit_Gen[2].FDS_Inst\ : label is "PRIMITIVE";
  attribute box_type of \Use_FPGA.Cnt_Bit_Gen[3].Active_Low.Last_Bit.LUT_Inst\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \Use_FPGA.Cnt_Bit_Gen[3].FDS_Inst\ : label is "FDS";
  attribute box_type of \Use_FPGA.Cnt_Bit_Gen[3].FDS_Inst\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \Use_FPGA.Empty_Inst\ : label is "FDS";
  attribute box_type of \Use_FPGA.Empty_Inst\ : label is "PRIMITIVE";
begin
  bp_read_fifo_addr(3 downto 0) <= \^bp_read_fifo_addr\(3 downto 0);
  queue_pop7_out <= \^queue_pop7_out\;
\S_AXI_BID[0]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA80AA800080AA80"
    )
        port map (
      I0 => \S_AXI_BID[0]_i_2__0_n_0\,
      I1 => update_ext_bresp_any,
      I2 => \bs_port_num_reg[0]\,
      I3 => \arbiter_bp_push_i_reg[1][Valid]\,
      I4 => wc_fifo_empty,
      I5 => \arbiter_bp_push_i_reg[1][Valid]_0\,
      O => \^queue_pop7_out\
    );
\S_AXI_BID[0]_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"0D"
    )
        port map (
      I0 => S_AXI_BVALID_I_reg_0,
      I1 => S1_AXI_BREADY,
      I2 => bp_fifo_empty,
      O => \S_AXI_BID[0]_i_2__0_n_0\
    );
\S_AXI_BRESP[0]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000ACA"
    )
        port map (
      I0 => S1_AXI_BRESP(0),
      I1 => \bs_src_reg[0]_0\,
      I2 => \^queue_pop7_out\,
      I3 => \arbiter_bp_push_i_reg[1][Valid]\,
      I4 => Q,
      O => \S_AXI_BRESP_reg[0]\
    );
\S_AXI_BRESP[1]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000ACA"
    )
        port map (
      I0 => S1_AXI_BRESP(1),
      I1 => \bs_src_reg[0]\,
      I2 => \^queue_pop7_out\,
      I3 => \arbiter_bp_push_i_reg[1][Valid]\,
      I4 => Q,
      O => \S_AXI_BRESP_reg[1]\
    );
\S_AXI_BVALID_I_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AE"
    )
        port map (
      I0 => \^queue_pop7_out\,
      I1 => S_AXI_BVALID_I_reg_0,
      I2 => S1_AXI_BREADY,
      O => S_AXI_BVALID_I_reg
    );
\Use_FPGA.Almost_Empty_Inst\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ACLK,
      CE => '1',
      D => \Use_FPGA.Almost_Empty_Inst_i_1__8_n_0\,
      Q => \Use_FPGA.Almost_Empty_Inst_n_0\,
      R => Q
    );
\Use_FPGA.Almost_Empty_Inst_i_1__8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EB28"
    )
        port map (
      I0 => \queue_almost_empty_next__10\,
      I1 => \arbiter_bp_push_prt[1][Valid]\,
      I2 => \^queue_pop7_out\,
      I3 => \Use_FPGA.Almost_Empty_Inst_n_0\,
      O => \Use_FPGA.Almost_Empty_Inst_i_1__8_n_0\
    );
\Use_FPGA.Almost_Empty_Inst_i_2__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88888888888B8888"
    )
        port map (
      I0 => bp_fifo_empty,
      I1 => \arbiter_bp_push_prt[1][Valid]\,
      I2 => \^bp_read_fifo_addr\(3),
      I3 => \^bp_read_fifo_addr\(2),
      I4 => \^bp_read_fifo_addr\(0),
      I5 => \^bp_read_fifo_addr\(1),
      O => \queue_almost_empty_next__10\
    );
\Use_FPGA.Cnt_Bit_Gen[0].Active_Low.First_Bit.LUT_Inst\: unisim.vcomponents.LUT6_2
    generic map(
      INIT => X"9CAF635063506350"
    )
        port map (
      I0 => '0',
      I1 => '0',
      I2 => \^queue_pop7_out\,
      I3 => \arbiter_bp_push_prt[1][Valid]\,
      I4 => \^bp_read_fifo_addr\(0),
      I5 => '1',
      O5 => DI,
      O6 => LI
    );
\Use_FPGA.Cnt_Bit_Gen[0].Active_Low.First_Bit.LUT_Inst_i_1__10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^queue_pop7_out\,
      I1 => \arbiter_bp_push_i_reg[1][Valid]_0\,
      O => \Use_FPGA.Almost_Empty_Inst_0\
    );
\Use_FPGA.Cnt_Bit_Gen[0].FDS_Inst\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ACLK,
      CE => '1',
      D => read_fifo_addr_next_0,
      Q => \^bp_read_fifo_addr\(0),
      S => Q
    );
\Use_FPGA.Cnt_Bit_Gen[0].No_Prot.First_Bit.LUT_Inst_i_4__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0045"
    )
        port map (
      I0 => bp_fifo_empty,
      I1 => S1_AXI_BREADY,
      I2 => S_AXI_BVALID_I_reg_0,
      I3 => \arbiter_bp_push_i_reg[1][Valid]\,
      O => \Use_Reg_Ctrl.queue_exist_i_reg\
    );
\Use_FPGA.Cnt_Bit_Gen[0].Use_Muxcy.MUXCY_Inst_CARRY4\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \NLW_Use_FPGA.Cnt_Bit_Gen[0].Use_Muxcy.MUXCY_Inst_CARRY4_CO_UNCONNECTED\(3),
      CO(2) => carry_3,
      CO(1) => carry_2,
      CO(0) => CI,
      CYINIT => '0',
      DI(3) => \NLW_Use_FPGA.Cnt_Bit_Gen[0].Use_Muxcy.MUXCY_Inst_CARRY4_DI_UNCONNECTED\(3),
      DI(2) => cnt_di_2,
      DI(1) => cnt_di_1,
      DI(0) => DI,
      O(3) => read_fifo_addr_next_3,
      O(2) => read_fifo_addr_next_2,
      O(1) => read_fifo_addr_next_1,
      O(0) => read_fifo_addr_next_0,
      S(3) => cnt_s_3,
      S(2) => cnt_s_2,
      S(1) => cnt_s_1,
      S(0) => LI
    );
\Use_FPGA.Cnt_Bit_Gen[1].Active_Low.Other_Bits.LUT_Inst\: unisim.vcomponents.LUT6_2
    generic map(
      INIT => X"BFAF405040504050"
    )
        port map (
      I0 => '0',
      I1 => '0',
      I2 => \^queue_pop7_out\,
      I3 => \arbiter_bp_push_prt[1][Valid]\,
      I4 => \^bp_read_fifo_addr\(1),
      I5 => '1',
      O5 => cnt_di_1,
      O6 => cnt_s_1
    );
\Use_FPGA.Cnt_Bit_Gen[1].FDS_Inst\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ACLK,
      CE => '1',
      D => read_fifo_addr_next_1,
      Q => \^bp_read_fifo_addr\(1),
      S => Q
    );
\Use_FPGA.Cnt_Bit_Gen[2].Active_Low.Other_Bits.LUT_Inst\: unisim.vcomponents.LUT6_2
    generic map(
      INIT => X"BFAF405040504050"
    )
        port map (
      I0 => '0',
      I1 => '0',
      I2 => \^queue_pop7_out\,
      I3 => \arbiter_bp_push_prt[1][Valid]\,
      I4 => \^bp_read_fifo_addr\(2),
      I5 => '1',
      O5 => cnt_di_2,
      O6 => cnt_s_2
    );
\Use_FPGA.Cnt_Bit_Gen[2].FDS_Inst\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ACLK,
      CE => '1',
      D => read_fifo_addr_next_2,
      Q => \^bp_read_fifo_addr\(2),
      S => Q
    );
\Use_FPGA.Cnt_Bit_Gen[3].Active_Low.Last_Bit.LUT_Inst\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFAF405040504050"
    )
        port map (
      I0 => '0',
      I1 => '0',
      I2 => \^queue_pop7_out\,
      I3 => \arbiter_bp_push_prt[1][Valid]\,
      I4 => \^bp_read_fifo_addr\(3),
      I5 => '1',
      O => cnt_s_3
    );
\Use_FPGA.Cnt_Bit_Gen[3].FDS_Inst\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ACLK,
      CE => '1',
      D => read_fifo_addr_next_3,
      Q => \^bp_read_fifo_addr\(3),
      S => Q
    );
\Use_FPGA.Empty_Inst\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ACLK,
      CE => '1',
      D => \Use_FPGA.Empty_Inst_i_1__8_n_0\,
      Q => bp_fifo_empty,
      S => Q
    );
\Use_FPGA.Empty_Inst_i_1__8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E320"
    )
        port map (
      I0 => \Use_FPGA.Almost_Empty_Inst_n_0\,
      I1 => \arbiter_bp_push_prt[1][Valid]\,
      I2 => \^queue_pop7_out\,
      I3 => bp_fifo_empty,
      O => \Use_FPGA.Empty_Inst_i_1__8_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_system_cache_0_0_sc_srl_fifo_counter__parameterized7_276\ is
  port (
    \write_seq_id_reg[6]\ : out STD_LOGIC;
    \Use_FPGA.Full_Inst_0\ : out STD_LOGIC;
    queue_index : out STD_LOGIC_VECTOR ( 3 downto 0 );
    queue_push26_out : out STD_LOGIC;
    update_done_aw_reg : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 3 downto 0 );
    need_to_stall_write_reg : out STD_LOGIC;
    pending_write_is_1_reg : out STD_LOGIC;
    Q : in STD_LOGIC;
    ACLK : in STD_LOGIC;
    M_AXI_AWVALID_I : in STD_LOGIC;
    need_to_stall_write_reg_0 : in STD_LOGIC;
    update_need_aw : in STD_LOGIC;
    update_done_aw : in STD_LOGIC;
    \pending_write_reg[4]\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \pending_write_reg[2]\ : in STD_LOGIC;
    \Use_FPGA.Full_Inst_1\ : in STD_LOGIC;
    \write_seq_id_reg[5]\ : in STD_LOGIC;
    M0_AXI_AWREADY : in STD_LOGIC;
    M_AXI_AWVALID_I_reg : in STD_LOGIC;
    \pending_write_reg[2]_0\ : in STD_LOGIC;
    \The_Bit[0].Using_FPGA.Using_Reset.FDS_Inst\ : in STD_LOGIC;
    pending_write_is_1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_system_cache_0_0_sc_srl_fifo_counter__parameterized7_276\ : entity is "sc_srl_fifo_counter";
end \design_1_system_cache_0_0_sc_srl_fifo_counter__parameterized7_276\;

architecture STRUCTURE of \design_1_system_cache_0_0_sc_srl_fifo_counter__parameterized7_276\ is
  signal CI : STD_LOGIC;
  signal DI : STD_LOGIC;
  signal D_0 : STD_LOGIC;
  signal LI : STD_LOGIC;
  signal \Use_FPGA.Almost_Empty_Inst_i_1__18_n_0\ : STD_LOGIC;
  signal \Use_FPGA.Almost_Empty_Inst_i_2__17_n_0\ : STD_LOGIC;
  signal \Use_FPGA.Almost_Empty_Inst_n_0\ : STD_LOGIC;
  signal \Use_FPGA.Almost_Full_Inst_i_2__13_n_0\ : STD_LOGIC;
  signal \Use_FPGA.Almost_Full_Inst_n_0\ : STD_LOGIC;
  signal \Use_FPGA.Empty_Inst_i_1__18_n_0\ : STD_LOGIC;
  signal \^use_fpga.full_inst_0\ : STD_LOGIC;
  signal \Use_FPGA.Full_Inst_i_1__14_n_0\ : STD_LOGIC;
  signal carry_2 : STD_LOGIC;
  signal carry_3 : STD_LOGIC;
  signal cnt_di_1 : STD_LOGIC;
  signal cnt_di_2 : STD_LOGIC;
  signal cnt_s_1 : STD_LOGIC;
  signal cnt_s_2 : STD_LOGIC;
  signal cnt_s_3 : STD_LOGIC;
  signal pending_write_is_1_i_2_n_0 : STD_LOGIC;
  signal \^queue_index\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^queue_push26_out\ : STD_LOGIC;
  signal read_fifo_addr_next_0 : STD_LOGIC;
  signal read_fifo_addr_next_1 : STD_LOGIC;
  signal read_fifo_addr_next_2 : STD_LOGIC;
  signal read_fifo_addr_next_3 : STD_LOGIC;
  signal \^write_seq_id_reg[6]\ : STD_LOGIC;
  signal \NLW_Use_FPGA.Cnt_Bit_Gen[0].Use_Muxcy.MUXCY_Inst_CARRY4_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_Use_FPGA.Cnt_Bit_Gen[0].Use_Muxcy.MUXCY_Inst_CARRY4_DI_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \Use_FPGA.Almost_Empty_Inst\ : label is "FDR";
  attribute box_type : string;
  attribute box_type of \Use_FPGA.Almost_Empty_Inst\ : label is "PRIMITIVE";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \Use_FPGA.Almost_Empty_Inst_i_2__17\ : label is "soft_lutpair7";
  attribute XILINX_LEGACY_PRIM of \Use_FPGA.Almost_Full_Inst\ : label is "FDR";
  attribute box_type of \Use_FPGA.Almost_Full_Inst\ : label is "PRIMITIVE";
  attribute SOFT_HLUTNM of \Use_FPGA.Almost_Full_Inst_i_2__13\ : label is "soft_lutpair7";
  attribute box_type of \Use_FPGA.Cnt_Bit_Gen[0].Active_Low.First_Bit.LUT_Inst\ : label is "PRIMITIVE";
  attribute SOFT_HLUTNM of \Use_FPGA.Cnt_Bit_Gen[0].Active_Low.First_Bit.LUT_Inst_i_1__7\ : label is "soft_lutpair6";
  attribute XILINX_LEGACY_PRIM of \Use_FPGA.Cnt_Bit_Gen[0].FDS_Inst\ : label is "FDS";
  attribute box_type of \Use_FPGA.Cnt_Bit_Gen[0].FDS_Inst\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \Use_FPGA.Cnt_Bit_Gen[0].Use_Muxcy.MUXCY_Inst_CARRY4\ : label is "(MUXCY,XORCY)";
  attribute XILINX_TRANSFORM_PINMAP : string;
  attribute XILINX_TRANSFORM_PINMAP of \Use_FPGA.Cnt_Bit_Gen[0].Use_Muxcy.MUXCY_Inst_CARRY4\ : label is "LO:O";
  attribute box_type of \Use_FPGA.Cnt_Bit_Gen[0].Use_Muxcy.MUXCY_Inst_CARRY4\ : label is "PRIMITIVE";
  attribute box_type of \Use_FPGA.Cnt_Bit_Gen[1].Active_Low.Other_Bits.LUT_Inst\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \Use_FPGA.Cnt_Bit_Gen[1].FDS_Inst\ : label is "FDS";
  attribute box_type of \Use_FPGA.Cnt_Bit_Gen[1].FDS_Inst\ : label is "PRIMITIVE";
  attribute box_type of \Use_FPGA.Cnt_Bit_Gen[2].Active_Low.Other_Bits.LUT_Inst\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \Use_FPGA.Cnt_Bit_Gen[2].FDS_Inst\ : label is "FDS";
  attribute box_type of \Use_FPGA.Cnt_Bit_Gen[2].FDS_Inst\ : label is "PRIMITIVE";
  attribute box_type of \Use_FPGA.Cnt_Bit_Gen[3].Active_Low.Last_Bit.LUT_Inst\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \Use_FPGA.Cnt_Bit_Gen[3].FDS_Inst\ : label is "FDS";
  attribute box_type of \Use_FPGA.Cnt_Bit_Gen[3].FDS_Inst\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \Use_FPGA.Empty_Inst\ : label is "FDS";
  attribute box_type of \Use_FPGA.Empty_Inst\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \Use_FPGA.Full_Inst\ : label is "FDR";
  attribute box_type of \Use_FPGA.Full_Inst\ : label is "PRIMITIVE";
  attribute SOFT_HLUTNM of \pending_write[2]_i_1\ : label is "soft_lutpair5";
  attribute SOFT_HLUTNM of \pending_write[3]_i_1\ : label is "soft_lutpair5";
  attribute SOFT_HLUTNM of pending_write_is_1_i_2 : label is "soft_lutpair6";
begin
  \Use_FPGA.Full_Inst_0\ <= \^use_fpga.full_inst_0\;
  queue_index(3 downto 0) <= \^queue_index\(3 downto 0);
  queue_push26_out <= \^queue_push26_out\;
  \write_seq_id_reg[6]\ <= \^write_seq_id_reg[6]\;
\Use_FPGA.Almost_Empty_Inst\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ACLK,
      CE => '1',
      D => \Use_FPGA.Almost_Empty_Inst_i_1__18_n_0\,
      Q => \Use_FPGA.Almost_Empty_Inst_n_0\,
      R => Q
    );
\Use_FPGA.Almost_Empty_Inst_i_1__18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFCFEEFECCCC2202"
    )
        port map (
      I0 => \Use_FPGA.Almost_Empty_Inst_i_2__17_n_0\,
      I1 => \^use_fpga.full_inst_0\,
      I2 => M_AXI_AWVALID_I_reg,
      I3 => M0_AXI_AWREADY,
      I4 => \^queue_push26_out\,
      I5 => \Use_FPGA.Almost_Empty_Inst_n_0\,
      O => \Use_FPGA.Almost_Empty_Inst_i_1__18_n_0\
    );
\Use_FPGA.Almost_Empty_Inst_i_2__17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0004"
    )
        port map (
      I0 => \^queue_index\(1),
      I1 => \^queue_index\(0),
      I2 => \^queue_index\(3),
      I3 => \^queue_index\(2),
      O => \Use_FPGA.Almost_Empty_Inst_i_2__17_n_0\
    );
\Use_FPGA.Almost_Full_Inst\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ACLK,
      CE => '1',
      D => D_0,
      Q => \Use_FPGA.Almost_Full_Inst_n_0\,
      R => Q
    );
\Use_FPGA.Almost_Full_Inst_i_1__14\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FEAF0EA0"
    )
        port map (
      I0 => \^write_seq_id_reg[6]\,
      I1 => \Use_FPGA.Almost_Full_Inst_i_2__13_n_0\,
      I2 => M_AXI_AWVALID_I,
      I3 => \^queue_push26_out\,
      I4 => \Use_FPGA.Almost_Full_Inst_n_0\,
      O => D_0
    );
\Use_FPGA.Almost_Full_Inst_i_2__13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1000"
    )
        port map (
      I0 => \^queue_index\(1),
      I1 => \^queue_index\(0),
      I2 => \^queue_index\(3),
      I3 => \^queue_index\(2),
      O => \Use_FPGA.Almost_Full_Inst_i_2__13_n_0\
    );
\Use_FPGA.Cnt_Bit_Gen[0].Active_Low.First_Bit.LUT_Inst\: unisim.vcomponents.LUT6_2
    generic map(
      INIT => X"9CAF635063506350"
    )
        port map (
      I0 => '0',
      I1 => '0',
      I2 => M_AXI_AWVALID_I,
      I3 => \^queue_push26_out\,
      I4 => \^queue_index\(0),
      I5 => '1',
      O5 => DI,
      O6 => LI
    );
\Use_FPGA.Cnt_Bit_Gen[0].Active_Low.First_Bit.LUT_Inst_i_1__7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0100"
    )
        port map (
      I0 => need_to_stall_write_reg_0,
      I1 => \^write_seq_id_reg[6]\,
      I2 => update_done_aw,
      I3 => update_need_aw,
      O => \^queue_push26_out\
    );
\Use_FPGA.Cnt_Bit_Gen[0].FDS_Inst\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ACLK,
      CE => '1',
      D => read_fifo_addr_next_0,
      Q => \^queue_index\(0),
      S => Q
    );
\Use_FPGA.Cnt_Bit_Gen[0].Use_Muxcy.MUXCY_Inst_CARRY4\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \NLW_Use_FPGA.Cnt_Bit_Gen[0].Use_Muxcy.MUXCY_Inst_CARRY4_CO_UNCONNECTED\(3),
      CO(2) => carry_3,
      CO(1) => carry_2,
      CO(0) => CI,
      CYINIT => '0',
      DI(3) => \NLW_Use_FPGA.Cnt_Bit_Gen[0].Use_Muxcy.MUXCY_Inst_CARRY4_DI_UNCONNECTED\(3),
      DI(2) => cnt_di_2,
      DI(1) => cnt_di_1,
      DI(0) => DI,
      O(3) => read_fifo_addr_next_3,
      O(2) => read_fifo_addr_next_2,
      O(1) => read_fifo_addr_next_1,
      O(0) => read_fifo_addr_next_0,
      S(3) => cnt_s_3,
      S(2) => cnt_s_2,
      S(1) => cnt_s_1,
      S(0) => LI
    );
\Use_FPGA.Cnt_Bit_Gen[1].Active_Low.Other_Bits.LUT_Inst\: unisim.vcomponents.LUT6_2
    generic map(
      INIT => X"BFAF405040504050"
    )
        port map (
      I0 => '0',
      I1 => '0',
      I2 => M_AXI_AWVALID_I,
      I3 => \^queue_push26_out\,
      I4 => \^queue_index\(1),
      I5 => '1',
      O5 => cnt_di_1,
      O6 => cnt_s_1
    );
\Use_FPGA.Cnt_Bit_Gen[1].FDS_Inst\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ACLK,
      CE => '1',
      D => read_fifo_addr_next_1,
      Q => \^queue_index\(1),
      S => Q
    );
\Use_FPGA.Cnt_Bit_Gen[2].Active_Low.Other_Bits.LUT_Inst\: unisim.vcomponents.LUT6_2
    generic map(
      INIT => X"BFAF405040504050"
    )
        port map (
      I0 => '0',
      I1 => '0',
      I2 => M_AXI_AWVALID_I,
      I3 => \^queue_push26_out\,
      I4 => \^queue_index\(2),
      I5 => '1',
      O5 => cnt_di_2,
      O6 => cnt_s_2
    );
\Use_FPGA.Cnt_Bit_Gen[2].FDS_Inst\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ACLK,
      CE => '1',
      D => read_fifo_addr_next_2,
      Q => \^queue_index\(2),
      S => Q
    );
\Use_FPGA.Cnt_Bit_Gen[3].Active_Low.Last_Bit.LUT_Inst\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFAF405040504050"
    )
        port map (
      I0 => '0',
      I1 => '0',
      I2 => M_AXI_AWVALID_I,
      I3 => \^queue_push26_out\,
      I4 => \^queue_index\(3),
      I5 => '1',
      O => cnt_s_3
    );
\Use_FPGA.Cnt_Bit_Gen[3].FDS_Inst\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ACLK,
      CE => '1',
      D => read_fifo_addr_next_3,
      Q => \^queue_index\(3),
      S => Q
    );
\Use_FPGA.Empty_Inst\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ACLK,
      CE => '1',
      D => \Use_FPGA.Empty_Inst_i_1__18_n_0\,
      Q => \^use_fpga.full_inst_0\,
      S => Q
    );
\Use_FPGA.Empty_Inst_i_1__18\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00FF008A"
    )
        port map (
      I0 => \Use_FPGA.Almost_Empty_Inst_n_0\,
      I1 => M0_AXI_AWREADY,
      I2 => M_AXI_AWVALID_I_reg,
      I3 => \^queue_push26_out\,
      I4 => \^use_fpga.full_inst_0\,
      O => \Use_FPGA.Empty_Inst_i_1__18_n_0\
    );
\Use_FPGA.Full_Inst\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ACLK,
      CE => '1',
      D => \Use_FPGA.Full_Inst_i_1__14_n_0\,
      Q => \^write_seq_id_reg[6]\,
      R => Q
    );
\Use_FPGA.Full_Inst_i_1__14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF0F0088880800"
    )
        port map (
      I0 => \^queue_push26_out\,
      I1 => \Use_FPGA.Almost_Full_Inst_n_0\,
      I2 => M0_AXI_AWREADY,
      I3 => M_AXI_AWVALID_I_reg,
      I4 => \^use_fpga.full_inst_0\,
      I5 => \^write_seq_id_reg[6]\,
      O => \Use_FPGA.Full_Inst_i_1__14_n_0\
    );
need_to_stall_write_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4455004444500044"
    )
        port map (
      I0 => Q,
      I1 => need_to_stall_write_reg_0,
      I2 => \pending_write_reg[2]\,
      I3 => \Use_FPGA.Full_Inst_1\,
      I4 => \^queue_push26_out\,
      I5 => \write_seq_id_reg[5]\,
      O => need_to_stall_write_reg
    );
\pending_write[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEFF01000100FEFF"
    )
        port map (
      I0 => need_to_stall_write_reg_0,
      I1 => \^write_seq_id_reg[6]\,
      I2 => update_done_aw,
      I3 => update_need_aw,
      I4 => \pending_write_reg[4]\(1),
      I5 => \pending_write_reg[4]\(0),
      O => D(0)
    );
\pending_write[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7E81"
    )
        port map (
      I0 => \pending_write_reg[4]\(1),
      I1 => \pending_write_reg[4]\(0),
      I2 => \^queue_push26_out\,
      I3 => \pending_write_reg[4]\(2),
      O => D(1)
    );
\pending_write[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7F80FE01"
    )
        port map (
      I0 => \^queue_push26_out\,
      I1 => \pending_write_reg[4]\(0),
      I2 => \pending_write_reg[4]\(1),
      I3 => \pending_write_reg[4]\(3),
      I4 => \pending_write_reg[4]\(2),
      O => D(2)
    );
\pending_write[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAA9"
    )
        port map (
      I0 => \pending_write_reg[4]\(4),
      I1 => \pending_write_reg[4]\(3),
      I2 => \^queue_push26_out\,
      I3 => \pending_write_reg[4]\(0),
      I4 => \pending_write_reg[4]\(1),
      I5 => \pending_write_reg[4]\(2),
      O => D(3)
    );
pending_write_is_1_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00FF000200000002"
    )
        port map (
      I0 => pending_write_is_1_i_2_n_0,
      I1 => \pending_write_reg[4]\(0),
      I2 => \pending_write_reg[2]_0\,
      I3 => Q,
      I4 => \The_Bit[0].Using_FPGA.Using_Reset.FDS_Inst\,
      I5 => pending_write_is_1,
      O => pending_write_is_1_reg
    );
pending_write_is_1_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAAAA6"
    )
        port map (
      I0 => \pending_write_reg[4]\(1),
      I1 => update_need_aw,
      I2 => update_done_aw,
      I3 => \^write_seq_id_reg[6]\,
      I4 => need_to_stall_write_reg_0,
      O => pending_write_is_1_i_2_n_0
    );
update_done_aw_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF10"
    )
        port map (
      I0 => need_to_stall_write_reg_0,
      I1 => \^write_seq_id_reg[6]\,
      I2 => update_need_aw,
      I3 => update_done_aw,
      O => update_done_aw_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_system_cache_0_0_sc_srl_fifo_counter__parameterized7_45\ is
  port (
    bp_fifo_empty : out STD_LOGIC;
    bp_read_fifo_addr : out STD_LOGIC_VECTOR ( 3 downto 0 );
    need_to_stall_write_reg : out STD_LOGIC;
    M0_AXI_BREADY : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    pending_write_is_1_reg : out STD_LOGIC;
    S_1 : out STD_LOGIC;
    M_AXI_ARVALID_I_reg : out STD_LOGIC;
    Q : in STD_LOGIC;
    ACLK : in STD_LOGIC;
    queue_pop112_out : in STD_LOGIC;
    M0_AXI_BVALID : in STD_LOGIC;
    need_to_stall_write_reg_0 : in STD_LOGIC;
    aw_fifo_full : in STD_LOGIC;
    update_done_aw_reg : in STD_LOGIC;
    \The_Bit[0].Using_FPGA.Using_Reset.FDS_Inst\ : in STD_LOGIC;
    pending_write_is_1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_system_cache_0_0_sc_srl_fifo_counter__parameterized7_45\ : entity is "sc_srl_fifo_counter";
end \design_1_system_cache_0_0_sc_srl_fifo_counter__parameterized7_45\;

architecture STRUCTURE of \design_1_system_cache_0_0_sc_srl_fifo_counter__parameterized7_45\ is
  signal CI : STD_LOGIC;
  signal D : STD_LOGIC;
  signal DI : STD_LOGIC;
  signal LI : STD_LOGIC;
  signal \Use_FPGA.Almost_Empty_Inst_i_1__16_n_0\ : STD_LOGIC;
  signal \Use_FPGA.Almost_Empty_Inst_i_2__15_n_0\ : STD_LOGIC;
  signal \Use_FPGA.Almost_Empty_Inst_n_0\ : STD_LOGIC;
  signal \Use_FPGA.Almost_Full_Inst_n_0\ : STD_LOGIC;
  signal \Use_FPGA.Empty_Inst_i_1__16_n_0\ : STD_LOGIC;
  signal \Use_FPGA.Full_Inst_i_1__12_n_0\ : STD_LOGIC;
  signal \^bp_fifo_empty\ : STD_LOGIC;
  signal bp_fifo_full : STD_LOGIC;
  signal \^bp_read_fifo_addr\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal carry_2 : STD_LOGIC;
  signal carry_3 : STD_LOGIC;
  signal cnt_di_1 : STD_LOGIC;
  signal cnt_di_2 : STD_LOGIC;
  signal cnt_s_1 : STD_LOGIC;
  signal cnt_s_2 : STD_LOGIC;
  signal cnt_s_3 : STD_LOGIC;
  signal \^need_to_stall_write_reg\ : STD_LOGIC;
  signal \queue_almost_full_next__3\ : STD_LOGIC;
  signal read_fifo_addr_next_0 : STD_LOGIC;
  signal read_fifo_addr_next_1 : STD_LOGIC;
  signal read_fifo_addr_next_2 : STD_LOGIC;
  signal read_fifo_addr_next_3 : STD_LOGIC;
  signal \NLW_Use_FPGA.Cnt_Bit_Gen[0].Use_Muxcy.MUXCY_Inst_CARRY4_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_Use_FPGA.Cnt_Bit_Gen[0].Use_Muxcy.MUXCY_Inst_CARRY4_DI_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \Use_FPGA.Almost_Empty_Inst\ : label is "FDR";
  attribute box_type : string;
  attribute box_type of \Use_FPGA.Almost_Empty_Inst\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \Use_FPGA.Almost_Full_Inst\ : label is "FDR";
  attribute box_type of \Use_FPGA.Almost_Full_Inst\ : label is "PRIMITIVE";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \Use_FPGA.Almost_Full_Inst_i_1__12\ : label is "soft_lutpair71";
  attribute box_type of \Use_FPGA.Cnt_Bit_Gen[0].Active_Low.First_Bit.LUT_Inst\ : label is "PRIMITIVE";
  attribute SOFT_HLUTNM of \Use_FPGA.Cnt_Bit_Gen[0].Active_Low.First_Bit.LUT_Inst_i_2__4\ : label is "soft_lutpair72";
  attribute XILINX_LEGACY_PRIM of \Use_FPGA.Cnt_Bit_Gen[0].FDS_Inst\ : label is "FDS";
  attribute box_type of \Use_FPGA.Cnt_Bit_Gen[0].FDS_Inst\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \Use_FPGA.Cnt_Bit_Gen[0].Use_Muxcy.MUXCY_Inst_CARRY4\ : label is "(MUXCY,XORCY)";
  attribute XILINX_TRANSFORM_PINMAP : string;
  attribute XILINX_TRANSFORM_PINMAP of \Use_FPGA.Cnt_Bit_Gen[0].Use_Muxcy.MUXCY_Inst_CARRY4\ : label is "LO:O";
  attribute box_type of \Use_FPGA.Cnt_Bit_Gen[0].Use_Muxcy.MUXCY_Inst_CARRY4\ : label is "PRIMITIVE";
  attribute box_type of \Use_FPGA.Cnt_Bit_Gen[1].Active_Low.Other_Bits.LUT_Inst\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \Use_FPGA.Cnt_Bit_Gen[1].FDS_Inst\ : label is "FDS";
  attribute box_type of \Use_FPGA.Cnt_Bit_Gen[1].FDS_Inst\ : label is "PRIMITIVE";
  attribute box_type of \Use_FPGA.Cnt_Bit_Gen[2].Active_Low.Other_Bits.LUT_Inst\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \Use_FPGA.Cnt_Bit_Gen[2].FDS_Inst\ : label is "FDS";
  attribute box_type of \Use_FPGA.Cnt_Bit_Gen[2].FDS_Inst\ : label is "PRIMITIVE";
  attribute box_type of \Use_FPGA.Cnt_Bit_Gen[3].Active_Low.Last_Bit.LUT_Inst\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \Use_FPGA.Cnt_Bit_Gen[3].FDS_Inst\ : label is "FDS";
  attribute box_type of \Use_FPGA.Cnt_Bit_Gen[3].FDS_Inst\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \Use_FPGA.Empty_Inst\ : label is "FDS";
  attribute box_type of \Use_FPGA.Empty_Inst\ : label is "PRIMITIVE";
  attribute SOFT_HLUTNM of \Use_FPGA.Empty_Inst_i_1__16\ : label is "soft_lutpair72";
  attribute XILINX_LEGACY_PRIM of \Use_FPGA.Full_Inst\ : label is "FDR";
  attribute box_type of \Use_FPGA.Full_Inst\ : label is "PRIMITIVE";
  attribute SOFT_HLUTNM of \Use_FPGA.Full_Inst_i_1__12\ : label is "soft_lutpair71";
begin
  bp_fifo_empty <= \^bp_fifo_empty\;
  bp_read_fifo_addr(3 downto 0) <= \^bp_read_fifo_addr\(3 downto 0);
  need_to_stall_write_reg <= \^need_to_stall_write_reg\;
M0_AXI_BREADY_INST_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => bp_fifo_full,
      O => M0_AXI_BREADY
    );
\Use_FPGA.Almost_Empty_Inst\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ACLK,
      CE => '1',
      D => \Use_FPGA.Almost_Empty_Inst_i_1__16_n_0\,
      Q => \Use_FPGA.Almost_Empty_Inst_n_0\,
      R => Q
    );
\Use_FPGA.Almost_Empty_Inst_i_1__16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFCCFAFFC0CC0A00"
    )
        port map (
      I0 => \^bp_fifo_empty\,
      I1 => \Use_FPGA.Almost_Empty_Inst_i_2__15_n_0\,
      I2 => bp_fifo_full,
      I3 => M0_AXI_BVALID,
      I4 => queue_pop112_out,
      I5 => \Use_FPGA.Almost_Empty_Inst_n_0\,
      O => \Use_FPGA.Almost_Empty_Inst_i_1__16_n_0\
    );
\Use_FPGA.Almost_Empty_Inst_i_2__15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0010"
    )
        port map (
      I0 => \^bp_read_fifo_addr\(3),
      I1 => \^bp_read_fifo_addr\(2),
      I2 => \^bp_read_fifo_addr\(0),
      I3 => \^bp_read_fifo_addr\(1),
      O => \Use_FPGA.Almost_Empty_Inst_i_2__15_n_0\
    );
\Use_FPGA.Almost_Full_Inst\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ACLK,
      CE => '1',
      D => D,
      Q => \Use_FPGA.Almost_Full_Inst_n_0\,
      R => Q
    );
\Use_FPGA.Almost_Full_Inst_i_1__12\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BAEF8A20"
    )
        port map (
      I0 => \queue_almost_full_next__3\,
      I1 => bp_fifo_full,
      I2 => M0_AXI_BVALID,
      I3 => queue_pop112_out,
      I4 => \Use_FPGA.Almost_Full_Inst_n_0\,
      O => D
    );
\Use_FPGA.Almost_Full_Inst_i_2__11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF10000000"
    )
        port map (
      I0 => \^bp_read_fifo_addr\(0),
      I1 => \^bp_read_fifo_addr\(1),
      I2 => \^bp_read_fifo_addr\(3),
      I3 => \^bp_read_fifo_addr\(2),
      I4 => M0_AXI_BVALID,
      I5 => bp_fifo_full,
      O => \queue_almost_full_next__3\
    );
\Use_FPGA.Cnt_Bit_Gen[0].Active_Low.First_Bit.LUT_Inst\: unisim.vcomponents.LUT6_2
    generic map(
      INIT => X"9CAF635063506350"
    )
        port map (
      I0 => '0',
      I1 => '0',
      I2 => queue_pop112_out,
      I3 => \^need_to_stall_write_reg\,
      I4 => \^bp_read_fifo_addr\(0),
      I5 => '1',
      O5 => DI,
      O6 => LI
    );
\Use_FPGA.Cnt_Bit_Gen[0].Active_Low.First_Bit.LUT_Inst_i_2__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => M0_AXI_BVALID,
      I1 => bp_fifo_full,
      O => \^need_to_stall_write_reg\
    );
\Use_FPGA.Cnt_Bit_Gen[0].FDS_Inst\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ACLK,
      CE => '1',
      D => read_fifo_addr_next_0,
      Q => \^bp_read_fifo_addr\(0),
      S => Q
    );
\Use_FPGA.Cnt_Bit_Gen[0].Use_Muxcy.MUXCY_Inst_CARRY4\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \NLW_Use_FPGA.Cnt_Bit_Gen[0].Use_Muxcy.MUXCY_Inst_CARRY4_CO_UNCONNECTED\(3),
      CO(2) => carry_3,
      CO(1) => carry_2,
      CO(0) => CI,
      CYINIT => '0',
      DI(3) => \NLW_Use_FPGA.Cnt_Bit_Gen[0].Use_Muxcy.MUXCY_Inst_CARRY4_DI_UNCONNECTED\(3),
      DI(2) => cnt_di_2,
      DI(1) => cnt_di_1,
      DI(0) => DI,
      O(3) => read_fifo_addr_next_3,
      O(2) => read_fifo_addr_next_2,
      O(1) => read_fifo_addr_next_1,
      O(0) => read_fifo_addr_next_0,
      S(3) => cnt_s_3,
      S(2) => cnt_s_2,
      S(1) => cnt_s_1,
      S(0) => LI
    );
\Use_FPGA.Cnt_Bit_Gen[1].Active_Low.Other_Bits.LUT_Inst\: unisim.vcomponents.LUT6_2
    generic map(
      INIT => X"BFAF405040504050"
    )
        port map (
      I0 => '0',
      I1 => '0',
      I2 => queue_pop112_out,
      I3 => \^need_to_stall_write_reg\,
      I4 => \^bp_read_fifo_addr\(1),
      I5 => '1',
      O5 => cnt_di_1,
      O6 => cnt_s_1
    );
\Use_FPGA.Cnt_Bit_Gen[1].FDS_Inst\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ACLK,
      CE => '1',
      D => read_fifo_addr_next_1,
      Q => \^bp_read_fifo_addr\(1),
      S => Q
    );
\Use_FPGA.Cnt_Bit_Gen[2].Active_Low.Other_Bits.LUT_Inst\: unisim.vcomponents.LUT6_2
    generic map(
      INIT => X"BFAF405040504050"
    )
        port map (
      I0 => '0',
      I1 => '0',
      I2 => queue_pop112_out,
      I3 => \^need_to_stall_write_reg\,
      I4 => \^bp_read_fifo_addr\(2),
      I5 => '1',
      O5 => cnt_di_2,
      O6 => cnt_s_2
    );
\Use_FPGA.Cnt_Bit_Gen[2].FDS_Inst\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ACLK,
      CE => '1',
      D => read_fifo_addr_next_2,
      Q => \^bp_read_fifo_addr\(2),
      S => Q
    );
\Use_FPGA.Cnt_Bit_Gen[3].Active_Low.Last_Bit.LUT_Inst\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFAF405040504050"
    )
        port map (
      I0 => '0',
      I1 => '0',
      I2 => queue_pop112_out,
      I3 => \^need_to_stall_write_reg\,
      I4 => \^bp_read_fifo_addr\(3),
      I5 => '1',
      O => cnt_s_3
    );
\Use_FPGA.Cnt_Bit_Gen[3].FDS_Inst\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ACLK,
      CE => '1',
      D => read_fifo_addr_next_3,
      Q => \^bp_read_fifo_addr\(3),
      S => Q
    );
\Use_FPGA.Empty_Inst\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ACLK,
      CE => '1',
      D => \Use_FPGA.Empty_Inst_i_1__16_n_0\,
      Q => \^bp_fifo_empty\,
      S => Q
    );
\Use_FPGA.Empty_Inst_i_1__16\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BACF8A00"
    )
        port map (
      I0 => \Use_FPGA.Almost_Empty_Inst_n_0\,
      I1 => bp_fifo_full,
      I2 => M0_AXI_BVALID,
      I3 => queue_pop112_out,
      I4 => \^bp_fifo_empty\,
      O => \Use_FPGA.Empty_Inst_i_1__16_n_0\
    );
\Use_FPGA.Full_Inst\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ACLK,
      CE => '1',
      D => \Use_FPGA.Full_Inst_i_1__12_n_0\,
      Q => bp_fifo_full,
      R => Q
    );
\Use_FPGA.Full_Inst_i_1__12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00EC"
    )
        port map (
      I0 => \Use_FPGA.Almost_Full_Inst_n_0\,
      I1 => bp_fifo_full,
      I2 => M0_AXI_BVALID,
      I3 => queue_pop112_out,
      O => \Use_FPGA.Full_Inst_i_1__12_n_0\
    );
\Using_FPGA.MUXCY_I_i_1__105\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"DF"
    )
        port map (
      I0 => M0_AXI_BVALID,
      I1 => bp_fifo_full,
      I2 => pending_write_is_1,
      O => S_1
    );
\Using_FPGA.MUXCY_I_i_1__158\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => bp_fifo_full,
      I1 => M0_AXI_BVALID,
      O => M_AXI_ARVALID_I_reg
    );
\pending_write[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4444444B44444444"
    )
        port map (
      I0 => bp_fifo_full,
      I1 => M0_AXI_BVALID,
      I2 => need_to_stall_write_reg_0,
      I3 => aw_fifo_full,
      I4 => update_done_aw_reg,
      I5 => \The_Bit[0].Using_FPGA.Using_Reset.FDS_Inst\,
      O => E(0)
    );
pending_write_is_1_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFDFFFD0002FFFD"
    )
        port map (
      I0 => \The_Bit[0].Using_FPGA.Using_Reset.FDS_Inst\,
      I1 => update_done_aw_reg,
      I2 => aw_fifo_full,
      I3 => need_to_stall_write_reg_0,
      I4 => M0_AXI_BVALID,
      I5 => bp_fifo_full,
      O => pending_write_is_1_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_system_cache_0_0_sc_srl_fifo_counter__parameterized7_47\ is
  port (
    update_read_resize_selected_reg : out STD_LOGIC;
    update_evict_busy_reg : out STD_LOGIC;
    SS : out STD_LOGIC_VECTOR ( 0 to 0 );
    queue_pop : out STD_LOGIC;
    update_evict_ongoing_reg : out STD_LOGIC;
    p_155_in : out STD_LOGIC;
    S : out STD_LOGIC;
    p_154_in : out STD_LOGIC;
    \Use_FPGA.Empty_Inst_0\ : out STD_LOGIC;
    update_read_resize_finish_reg : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \update_read_data_info[0,1][Valid]\ : out STD_LOGIC;
    \update_read_data_info[0,0][Valid]\ : out STD_LOGIC;
    A17_out : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \Not_Using_XPM.Using_BRAM.Native.Using_B36_Sx.The_BRAMs[3].RAMB36_I1\ : out STD_LOGIC;
    \Not_Using_XPM.Using_BRAM.Native.Using_B36_Sx.The_BRAMs[3].RAMB36_I1_0\ : out STD_LOGIC;
    ADDRBWRADDR : out STD_LOGIC_VECTOR ( 9 downto 0 );
    \Use_Reg_Ctrl.queue_exist_i_reg\ : out STD_LOGIC;
    \update_rd_len_cnt_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    A_N : out STD_LOGIC;
    \Not_Using_XPM.Using_BRAM.Native.Using_B36_Sx.The_BRAMs[3].RAMB36_I1_1\ : out STD_LOGIC;
    \Use_Reg_Ctrl.queue_exist_i_reg_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    update_wm_pop_evict_hold_reg : out STD_LOGIC;
    Q : in STD_LOGIC;
    ACLK : in STD_LOGIC;
    queue_pop129_out : in STD_LOGIC;
    update_read_resize_selected_reg_0 : in STD_LOGIC;
    \update_read_data_info[0,0][Last]\ : in STD_LOGIC;
    ri_kind : in STD_LOGIC;
    update_read_resize_selected0 : in STD_LOGIC;
    update_evict_busy : in STD_LOGIC;
    update_evict_last : in STD_LOGIC;
    ri_evicted : in STD_LOGIC;
    queue_pop134_out : in STD_LOGIC;
    \lu_check_info_reg[Kind]\ : in STD_LOGIC;
    \Use_FPGA.Cnt_Bit_Gen[0].FDS_Inst_0\ : in STD_LOGIC;
    wm_exist : in STD_LOGIC;
    update_wm_pop_normal : in STD_LOGIC;
    update_wm_pop_evict_hold : in STD_LOGIC;
    wm_evict : in STD_LOGIC;
    update_wm_pop_normal_hold_reg : in STD_LOGIC;
    wm_allocate_reg : in STD_LOGIC;
    wr_port_data_valid_i_reg : in STD_LOGIC;
    \Use_Reg_Ctrl.queue_exist_i_reg_1\ : in STD_LOGIC;
    wm_kind_reg : in STD_LOGIC;
    update_wr_miss_rs_last : in STD_LOGIC;
    update_wm_pop_normal_hold_reg_0 : in STD_LOGIC;
    update_evict_ongoing_reg_0 : in STD_LOGIC;
    Carry_IN : in STD_LOGIC;
    ri_evicted_reg : in STD_LOGIC;
    update_read_miss_ongoing_reg : in STD_LOGIC;
    M0_AXI_RVALID : in STD_LOGIC;
    ri_allocate_reg : in STD_LOGIC;
    wm_evict_reg : in STD_LOGIC;
    wm_will_use : in STD_LOGIC;
    update_word_cnt_last_reg : in STD_LOGIC;
    update_read_miss_ongoing_reg_0 : in STD_LOGIC;
    \Use_FPGA.Empty_Inst_1\ : in STD_LOGIC;
    write_data_full : in STD_LOGIC;
    write_data_almost_full : in STD_LOGIC;
    write_data_full_d1 : in STD_LOGIC;
    update_read_resize_finish_reg_0 : in STD_LOGIC;
    ri_kind_reg : in STD_LOGIC;
    M0_AXI_RLAST : in STD_LOGIC;
    ri_port : in STD_LOGIC;
    ri_hot_port : in STD_LOGIC_VECTOR ( 0 to 0 );
    ri_merge_reg : in STD_LOGIC;
    update_rm_alloc_ongoing_reg : in STD_LOGIC;
    \ri_addr_reg[13]\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    update_word_cnt_first : in STD_LOGIC;
    \update_word_cnt_next_reg[5]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    A18_out : in STD_LOGIC;
    e_fifo_empty : in STD_LOGIC;
    \lud_reg_valid_one_hot_reg[1]\ : in STD_LOGIC;
    \lud_reg_valid_one_hot_reg[0]\ : in STD_LOGIC;
    \out\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \ri_way_reg[0]\ : in STD_LOGIC;
    \update_way_reg[0]\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_system_cache_0_0_sc_srl_fifo_counter__parameterized7_47\ : entity is "sc_srl_fifo_counter";
end \design_1_system_cache_0_0_sc_srl_fifo_counter__parameterized7_47\;

architecture STRUCTURE of \design_1_system_cache_0_0_sc_srl_fifo_counter__parameterized7_47\ is
  signal \^a17_out\ : STD_LOGIC;
  signal \^addrbwraddr\ : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal CI : STD_LOGIC;
  signal DI : STD_LOGIC;
  signal \^e\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal LI : STD_LOGIC;
  signal \^not_using_xpm.using_bram.native.using_b36_sx.the_brams[3].ramb36_i1\ : STD_LOGIC;
  signal \^not_using_xpm.using_bram.native.using_b36_sx.the_brams[3].ramb36_i1_0\ : STD_LOGIC;
  signal \Use_FPGA.Almost_Empty_Inst_i_1__10_n_0\ : STD_LOGIC;
  signal \Use_FPGA.Almost_Empty_Inst_i_2__10_n_0\ : STD_LOGIC;
  signal \Use_FPGA.Almost_Empty_Inst_n_0\ : STD_LOGIC;
  signal \Use_FPGA.Cnt_Bit_Gen[0].FDS_Inst_n_0\ : STD_LOGIC;
  signal \Use_FPGA.Cnt_Bit_Gen[1].FDS_Inst_n_0\ : STD_LOGIC;
  signal \Use_FPGA.Cnt_Bit_Gen[2].FDS_Inst_n_0\ : STD_LOGIC;
  signal \Use_FPGA.Cnt_Bit_Gen[3].FDS_Inst_n_0\ : STD_LOGIC;
  signal \^use_fpga.empty_inst_0\ : STD_LOGIC;
  signal \Use_FPGA.Empty_Inst_i_1__10_n_0\ : STD_LOGIC;
  signal \Use_Reg_Ctrl.queue_exist_i_i_3_n_0\ : STD_LOGIC;
  signal \Use_Reg_Ctrl.queue_exist_i_i_4_n_0\ : STD_LOGIC;
  signal \Using_FPGA.AND2B1L_Inst1_i_2_n_0\ : STD_LOGIC;
  signal carry_2 : STD_LOGIC;
  signal carry_3 : STD_LOGIC;
  signal cnt_di_1 : STD_LOGIC;
  signal cnt_di_2 : STD_LOGIC;
  signal cnt_s_1 : STD_LOGIC;
  signal cnt_s_2 : STD_LOGIC;
  signal cnt_s_3 : STD_LOGIC;
  signal ed_fifo_empty : STD_LOGIC;
  signal p_108_in : STD_LOGIC;
  signal \^p_154_in\ : STD_LOGIC;
  signal \^p_155_in\ : STD_LOGIC;
  signal \^queue_pop\ : STD_LOGIC;
  signal queue_push131_out : STD_LOGIC;
  signal read_fifo_addr_next_0 : STD_LOGIC;
  signal read_fifo_addr_next_1 : STD_LOGIC;
  signal read_fifo_addr_next_2 : STD_LOGIC;
  signal read_fifo_addr_next_3 : STD_LOGIC;
  signal update_evict_ongoing88_out : STD_LOGIC;
  signal update_evict_ongoing_i_3_n_0 : STD_LOGIC;
  signal update_evict_valid_i_4_n_0 : STD_LOGIC;
  signal update_evict_valid_i_5_n_0 : STD_LOGIC;
  signal update_read_resize_selected1 : STD_LOGIC;
  signal update_read_resize_selected_i_4_n_0 : STD_LOGIC;
  signal update_wm_pop_evict : STD_LOGIC;
  signal \NLW_Use_FPGA.Cnt_Bit_Gen[0].Use_Muxcy.MUXCY_Inst_CARRY4_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_Use_FPGA.Cnt_Bit_Gen[0].Use_Muxcy.MUXCY_Inst_CARRY4_DI_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \Use_FPGA.Almost_Empty_Inst\ : label is "FDR";
  attribute box_type : string;
  attribute box_type of \Use_FPGA.Almost_Empty_Inst\ : label is "PRIMITIVE";
  attribute box_type of \Use_FPGA.Cnt_Bit_Gen[0].Active_Low.First_Bit.LUT_Inst\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \Use_FPGA.Cnt_Bit_Gen[0].FDS_Inst\ : label is "FDS";
  attribute box_type of \Use_FPGA.Cnt_Bit_Gen[0].FDS_Inst\ : label is "PRIMITIVE";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \Use_FPGA.Cnt_Bit_Gen[0].No_Prot.First_Bit.LUT_Inst_i_3\ : label is "soft_lutpair74";
  attribute XILINX_LEGACY_PRIM of \Use_FPGA.Cnt_Bit_Gen[0].Use_Muxcy.MUXCY_Inst_CARRY4\ : label is "(MUXCY,XORCY)";
  attribute XILINX_TRANSFORM_PINMAP : string;
  attribute XILINX_TRANSFORM_PINMAP of \Use_FPGA.Cnt_Bit_Gen[0].Use_Muxcy.MUXCY_Inst_CARRY4\ : label is "LO:O";
  attribute box_type of \Use_FPGA.Cnt_Bit_Gen[0].Use_Muxcy.MUXCY_Inst_CARRY4\ : label is "PRIMITIVE";
  attribute box_type of \Use_FPGA.Cnt_Bit_Gen[1].Active_Low.Other_Bits.LUT_Inst\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \Use_FPGA.Cnt_Bit_Gen[1].FDS_Inst\ : label is "FDS";
  attribute box_type of \Use_FPGA.Cnt_Bit_Gen[1].FDS_Inst\ : label is "PRIMITIVE";
  attribute box_type of \Use_FPGA.Cnt_Bit_Gen[2].Active_Low.Other_Bits.LUT_Inst\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \Use_FPGA.Cnt_Bit_Gen[2].FDS_Inst\ : label is "FDS";
  attribute box_type of \Use_FPGA.Cnt_Bit_Gen[2].FDS_Inst\ : label is "PRIMITIVE";
  attribute box_type of \Use_FPGA.Cnt_Bit_Gen[3].Active_Low.Last_Bit.LUT_Inst\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \Use_FPGA.Cnt_Bit_Gen[3].FDS_Inst\ : label is "FDS";
  attribute box_type of \Use_FPGA.Cnt_Bit_Gen[3].FDS_Inst\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \Use_FPGA.Empty_Inst\ : label is "FDS";
  attribute box_type of \Use_FPGA.Empty_Inst\ : label is "PRIMITIVE";
  attribute SOFT_HLUTNM of \Use_FPGA_1.LUT_Refresh_Inst_i_1\ : label is "soft_lutpair77";
  attribute SOFT_HLUTNM of \Use_FPGA_1.LUT_Refresh_Inst_i_1__0\ : label is "soft_lutpair77";
  attribute SOFT_HLUTNM of \Using_FPGA.AND2B1L_Inst1_i_1__8\ : label is "soft_lutpair75";
  attribute SOFT_HLUTNM of \Using_FPGA.AND2B1L_Inst1_i_1__9\ : label is "soft_lutpair75";
  attribute SOFT_HLUTNM of update_evict_last_i_1 : label is "soft_lutpair74";
  attribute SOFT_HLUTNM of \update_word_cnt_next[2]_i_1\ : label is "soft_lutpair78";
  attribute SOFT_HLUTNM of \update_word_cnt_next[3]_i_1\ : label is "soft_lutpair78";
  attribute SOFT_HLUTNM of \update_word_cnt_next[4]_i_1\ : label is "soft_lutpair76";
  attribute SOFT_HLUTNM of \update_word_cnt_next[5]_i_1\ : label is "soft_lutpair76";
begin
  A17_out <= \^a17_out\;
  ADDRBWRADDR(9 downto 0) <= \^addrbwraddr\(9 downto 0);
  E(0) <= \^e\(0);
  \Not_Using_XPM.Using_BRAM.Native.Using_B36_Sx.The_BRAMs[3].RAMB36_I1\ <= \^not_using_xpm.using_bram.native.using_b36_sx.the_brams[3].ramb36_i1\;
  \Not_Using_XPM.Using_BRAM.Native.Using_B36_Sx.The_BRAMs[3].RAMB36_I1_0\ <= \^not_using_xpm.using_bram.native.using_b36_sx.the_brams[3].ramb36_i1_0\;
  \Use_FPGA.Empty_Inst_0\ <= \^use_fpga.empty_inst_0\;
  p_154_in <= \^p_154_in\;
  p_155_in <= \^p_155_in\;
  queue_pop <= \^queue_pop\;
\Not_Using_XPM.Using_BRAM.Native.Using_B36_Sx.The_BRAMs[0].RAMB36_I1_i_13__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD20"
    )
        port map (
      I0 => \Using_FPGA.AND2B1L_Inst1_i_2_n_0\,
      I1 => update_evict_ongoing_reg_0,
      I2 => \ri_addr_reg[13]\(11),
      I3 => \out\(7),
      O => \^addrbwraddr\(9)
    );
\Not_Using_XPM.Using_BRAM.Native.Using_B36_Sx.The_BRAMs[0].RAMB36_I1_i_14__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD20"
    )
        port map (
      I0 => \Using_FPGA.AND2B1L_Inst1_i_2_n_0\,
      I1 => update_evict_ongoing_reg_0,
      I2 => \ri_addr_reg[13]\(10),
      I3 => \out\(6),
      O => \^addrbwraddr\(8)
    );
\Not_Using_XPM.Using_BRAM.Native.Using_B36_Sx.The_BRAMs[0].RAMB36_I1_i_15__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD20"
    )
        port map (
      I0 => \Using_FPGA.AND2B1L_Inst1_i_2_n_0\,
      I1 => update_evict_ongoing_reg_0,
      I2 => \ri_addr_reg[13]\(9),
      I3 => \out\(5),
      O => \^addrbwraddr\(7)
    );
\Not_Using_XPM.Using_BRAM.Native.Using_B36_Sx.The_BRAMs[0].RAMB36_I1_i_16__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD20"
    )
        port map (
      I0 => \Using_FPGA.AND2B1L_Inst1_i_2_n_0\,
      I1 => update_evict_ongoing_reg_0,
      I2 => \ri_addr_reg[13]\(8),
      I3 => \out\(4),
      O => \^addrbwraddr\(6)
    );
\Not_Using_XPM.Using_BRAM.Native.Using_B36_Sx.The_BRAMs[0].RAMB36_I1_i_17__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD20"
    )
        port map (
      I0 => \Using_FPGA.AND2B1L_Inst1_i_2_n_0\,
      I1 => update_evict_ongoing_reg_0,
      I2 => \ri_addr_reg[13]\(7),
      I3 => \out\(3),
      O => \^addrbwraddr\(5)
    );
\Not_Using_XPM.Using_BRAM.Native.Using_B36_Sx.The_BRAMs[0].RAMB36_I1_i_18__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD20"
    )
        port map (
      I0 => \Using_FPGA.AND2B1L_Inst1_i_2_n_0\,
      I1 => update_evict_ongoing_reg_0,
      I2 => \ri_addr_reg[13]\(6),
      I3 => \out\(2),
      O => \^addrbwraddr\(4)
    );
\Not_Using_XPM.Using_BRAM.Native.Using_B36_Sx.The_BRAMs[0].RAMB36_I1_i_19__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD20"
    )
        port map (
      I0 => \Using_FPGA.AND2B1L_Inst1_i_2_n_0\,
      I1 => update_evict_ongoing_reg_0,
      I2 => \ri_addr_reg[13]\(5),
      I3 => \out\(1),
      O => \^addrbwraddr\(3)
    );
\Not_Using_XPM.Using_BRAM.Native.Using_B36_Sx.The_BRAMs[0].RAMB36_I1_i_20__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD20"
    )
        port map (
      I0 => \Using_FPGA.AND2B1L_Inst1_i_2_n_0\,
      I1 => update_evict_ongoing_reg_0,
      I2 => \ri_addr_reg[13]\(4),
      I3 => \out\(0),
      O => \^addrbwraddr\(2)
    );
\Not_Using_XPM.Using_BRAM.Native.Using_B36_Sx.The_BRAMs[0].RAMB36_I1_i_21\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F80"
    )
        port map (
      I0 => \Using_FPGA.AND2B1L_Inst1_i_2_n_0\,
      I1 => \ri_addr_reg[13]\(3),
      I2 => update_word_cnt_first,
      I3 => \update_word_cnt_next_reg[5]\(3),
      O => \^addrbwraddr\(1)
    );
\Not_Using_XPM.Using_BRAM.Native.Using_B36_Sx.The_BRAMs[0].RAMB36_I1_i_22\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F80"
    )
        port map (
      I0 => \Using_FPGA.AND2B1L_Inst1_i_2_n_0\,
      I1 => \ri_addr_reg[13]\(2),
      I2 => update_word_cnt_first,
      I3 => \update_word_cnt_next_reg[5]\(2),
      O => \^addrbwraddr\(0)
    );
\Not_Using_XPM.Using_BRAM.Native.Using_B36_Sx.The_BRAMs[0].RAMB36_I1_i_23\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F80"
    )
        port map (
      I0 => \Using_FPGA.AND2B1L_Inst1_i_2_n_0\,
      I1 => \ri_addr_reg[13]\(1),
      I2 => update_word_cnt_first,
      I3 => \update_word_cnt_next_reg[5]\(1),
      O => \^not_using_xpm.using_bram.native.using_b36_sx.the_brams[3].ramb36_i1_0\
    );
\Not_Using_XPM.Using_BRAM.Native.Using_B36_Sx.The_BRAMs[0].RAMB36_I1_i_24\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F80"
    )
        port map (
      I0 => \Using_FPGA.AND2B1L_Inst1_i_2_n_0\,
      I1 => \ri_addr_reg[13]\(0),
      I2 => update_word_cnt_first,
      I3 => \update_word_cnt_next_reg[5]\(0),
      O => \^not_using_xpm.using_bram.native.using_b36_sx.the_brams[3].ramb36_i1\
    );
\Use_FPGA.Almost_Empty_Inst\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ACLK,
      CE => '1',
      D => \Use_FPGA.Almost_Empty_Inst_i_1__10_n_0\,
      Q => \Use_FPGA.Almost_Empty_Inst_n_0\,
      R => Q
    );
\Use_FPGA.Almost_Empty_Inst_i_1__10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FCAFAFAF0CA0A0A0"
    )
        port map (
      I0 => ed_fifo_empty,
      I1 => \Use_FPGA.Almost_Empty_Inst_i_2__10_n_0\,
      I2 => queue_push131_out,
      I3 => ri_evicted,
      I4 => queue_pop134_out,
      I5 => \Use_FPGA.Almost_Empty_Inst_n_0\,
      O => \Use_FPGA.Almost_Empty_Inst_i_1__10_n_0\
    );
\Use_FPGA.Almost_Empty_Inst_i_2__10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0010"
    )
        port map (
      I0 => \Use_FPGA.Cnt_Bit_Gen[3].FDS_Inst_n_0\,
      I1 => \Use_FPGA.Cnt_Bit_Gen[2].FDS_Inst_n_0\,
      I2 => \Use_FPGA.Cnt_Bit_Gen[0].FDS_Inst_n_0\,
      I3 => \Use_FPGA.Cnt_Bit_Gen[1].FDS_Inst_n_0\,
      O => \Use_FPGA.Almost_Empty_Inst_i_2__10_n_0\
    );
\Use_FPGA.Cnt_Bit_Gen[0].Active_Low.First_Bit.LUT_Inst\: unisim.vcomponents.LUT6_2
    generic map(
      INIT => X"9CAF635063506350"
    )
        port map (
      I0 => '0',
      I1 => '0',
      I2 => queue_pop129_out,
      I3 => queue_push131_out,
      I4 => \Use_FPGA.Cnt_Bit_Gen[0].FDS_Inst_n_0\,
      I5 => '1',
      O5 => DI,
      O6 => LI
    );
\Use_FPGA.Cnt_Bit_Gen[0].Active_Low.First_Bit.LUT_Inst_i_1__11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^p_155_in\,
      I1 => e_fifo_empty,
      O => \^use_fpga.empty_inst_0\
    );
\Use_FPGA.Cnt_Bit_Gen[0].Active_Low.First_Bit.LUT_Inst_i_2__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => wm_will_use,
      I1 => wm_evict,
      I2 => \^use_fpga.empty_inst_0\,
      O => queue_push131_out
    );
\Use_FPGA.Cnt_Bit_Gen[0].FDS_Inst\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ACLK,
      CE => '1',
      D => read_fifo_addr_next_0,
      Q => \Use_FPGA.Cnt_Bit_Gen[0].FDS_Inst_n_0\,
      S => Q
    );
\Use_FPGA.Cnt_Bit_Gen[0].No_Prot.First_Bit.LUT_Inst_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FAFFC8CCFEFFEEEE"
    )
        port map (
      I0 => update_wm_pop_evict,
      I1 => update_wm_pop_normal,
      I2 => update_wm_pop_evict_hold,
      I3 => wm_evict,
      I4 => update_wm_pop_normal_hold_reg,
      I5 => wm_allocate_reg,
      O => \^queue_pop\
    );
\Use_FPGA.Cnt_Bit_Gen[0].No_Prot.First_Bit.LUT_Inst_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => update_word_cnt_last_reg,
      I1 => update_evict_ongoing_reg_0,
      I2 => \^p_154_in\,
      I3 => wm_exist,
      O => update_wm_pop_evict
    );
\Use_FPGA.Cnt_Bit_Gen[0].Use_Muxcy.MUXCY_Inst_CARRY4\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \NLW_Use_FPGA.Cnt_Bit_Gen[0].Use_Muxcy.MUXCY_Inst_CARRY4_CO_UNCONNECTED\(3),
      CO(2) => carry_3,
      CO(1) => carry_2,
      CO(0) => CI,
      CYINIT => '0',
      DI(3) => \NLW_Use_FPGA.Cnt_Bit_Gen[0].Use_Muxcy.MUXCY_Inst_CARRY4_DI_UNCONNECTED\(3),
      DI(2) => cnt_di_2,
      DI(1) => cnt_di_1,
      DI(0) => DI,
      O(3) => read_fifo_addr_next_3,
      O(2) => read_fifo_addr_next_2,
      O(1) => read_fifo_addr_next_1,
      O(0) => read_fifo_addr_next_0,
      S(3) => cnt_s_3,
      S(2) => cnt_s_2,
      S(1) => cnt_s_1,
      S(0) => LI
    );
\Use_FPGA.Cnt_Bit_Gen[1].Active_Low.Other_Bits.LUT_Inst\: unisim.vcomponents.LUT6_2
    generic map(
      INIT => X"BFAF405040504050"
    )
        port map (
      I0 => '0',
      I1 => '0',
      I2 => queue_pop129_out,
      I3 => queue_push131_out,
      I4 => \Use_FPGA.Cnt_Bit_Gen[1].FDS_Inst_n_0\,
      I5 => '1',
      O5 => cnt_di_1,
      O6 => cnt_s_1
    );
\Use_FPGA.Cnt_Bit_Gen[1].FDS_Inst\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ACLK,
      CE => '1',
      D => read_fifo_addr_next_1,
      Q => \Use_FPGA.Cnt_Bit_Gen[1].FDS_Inst_n_0\,
      S => Q
    );
\Use_FPGA.Cnt_Bit_Gen[2].Active_Low.Other_Bits.LUT_Inst\: unisim.vcomponents.LUT6_2
    generic map(
      INIT => X"BFAF405040504050"
    )
        port map (
      I0 => '0',
      I1 => '0',
      I2 => queue_pop129_out,
      I3 => queue_push131_out,
      I4 => \Use_FPGA.Cnt_Bit_Gen[2].FDS_Inst_n_0\,
      I5 => '1',
      O5 => cnt_di_2,
      O6 => cnt_s_2
    );
\Use_FPGA.Cnt_Bit_Gen[2].FDS_Inst\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ACLK,
      CE => '1',
      D => read_fifo_addr_next_2,
      Q => \Use_FPGA.Cnt_Bit_Gen[2].FDS_Inst_n_0\,
      S => Q
    );
\Use_FPGA.Cnt_Bit_Gen[3].Active_Low.Last_Bit.LUT_Inst\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFAF405040504050"
    )
        port map (
      I0 => '0',
      I1 => '0',
      I2 => queue_pop129_out,
      I3 => queue_push131_out,
      I4 => \Use_FPGA.Cnt_Bit_Gen[3].FDS_Inst_n_0\,
      I5 => '1',
      O => cnt_s_3
    );
\Use_FPGA.Cnt_Bit_Gen[3].FDS_Inst\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ACLK,
      CE => '1',
      D => read_fifo_addr_next_3,
      Q => \Use_FPGA.Cnt_Bit_Gen[3].FDS_Inst_n_0\,
      S => Q
    );
\Use_FPGA.Empty_Inst\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ACLK,
      CE => '1',
      D => \Use_FPGA.Empty_Inst_i_1__10_n_0\,
      Q => ed_fifo_empty,
      S => Q
    );
\Use_FPGA.Empty_Inst_i_1__10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E3332000"
    )
        port map (
      I0 => \Use_FPGA.Almost_Empty_Inst_n_0\,
      I1 => queue_push131_out,
      I2 => ri_evicted,
      I3 => queue_pop134_out,
      I4 => ed_fifo_empty,
      O => \Use_FPGA.Empty_Inst_i_1__10_n_0\
    );
\Use_FPGA_1.LUT_Refresh_Inst_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4000"
    )
        port map (
      I0 => update_read_resize_finish_reg_0,
      I1 => update_read_resize_selected_reg_0,
      I2 => p_108_in,
      I3 => ri_port,
      O => \update_read_data_info[0,1][Valid]\
    );
\Use_FPGA_1.LUT_Refresh_Inst_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4000"
    )
        port map (
      I0 => update_read_resize_finish_reg_0,
      I1 => update_read_resize_selected_reg_0,
      I2 => p_108_in,
      I3 => ri_hot_port(0),
      O => \update_read_data_info[0,0][Valid]\
    );
\Use_FPGA_1.LUT_Refresh_Inst_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0444000000000000"
    )
        port map (
      I0 => ri_merge_reg,
      I1 => M0_AXI_RVALID,
      I2 => ri_allocate_reg,
      I3 => update_evict_ongoing_reg_0,
      I4 => update_rm_alloc_ongoing_reg,
      I5 => \^a17_out\,
      O => p_108_in
    );
\Use_FPGA_1.LUT_Refresh_Inst_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BF"
    )
        port map (
      I0 => update_read_miss_ongoing_reg,
      I1 => ri_evicted,
      I2 => ed_fifo_empty,
      O => \^a17_out\
    );
\Use_Reg_Ctrl.queue_exist_i_i_1__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F000B000FFFFFFFF"
    )
        port map (
      I0 => update_wm_pop_normal_hold_reg,
      I1 => wm_allocate_reg,
      I2 => \Use_Reg_Ctrl.queue_exist_i_i_3_n_0\,
      I3 => \Use_Reg_Ctrl.queue_exist_i_i_4_n_0\,
      I4 => update_wm_pop_normal,
      I5 => wm_exist,
      O => \Use_Reg_Ctrl.queue_exist_i_reg_0\(0)
    );
\Use_Reg_Ctrl.queue_exist_i_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFDFDFDF"
    )
        port map (
      I0 => wm_evict,
      I1 => update_wm_pop_evict_hold,
      I2 => wm_allocate_reg,
      I3 => \^p_155_in\,
      I4 => wm_exist,
      O => \Use_Reg_Ctrl.queue_exist_i_i_3_n_0\
    );
\Use_Reg_Ctrl.queue_exist_i_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFEAAAAAAA"
    )
        port map (
      I0 => update_wm_pop_evict,
      I1 => wr_port_data_valid_i_reg,
      I2 => \Use_Reg_Ctrl.queue_exist_i_reg_1\,
      I3 => wm_kind_reg,
      I4 => update_wr_miss_rs_last,
      I5 => update_wm_pop_normal_hold_reg_0,
      O => \Use_Reg_Ctrl.queue_exist_i_i_4_n_0\
    );
\Using_FPGA.AND2B1L_Inst1_i_1__8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD20"
    )
        port map (
      I0 => \Using_FPGA.AND2B1L_Inst1_i_2_n_0\,
      I1 => update_evict_ongoing_reg_0,
      I2 => \ri_way_reg[0]\,
      I3 => \update_way_reg[0]\,
      O => A_N
    );
\Using_FPGA.AND2B1L_Inst1_i_1__9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0D2F"
    )
        port map (
      I0 => \Using_FPGA.AND2B1L_Inst1_i_2_n_0\,
      I1 => update_evict_ongoing_reg_0,
      I2 => \update_way_reg[0]\,
      I3 => \ri_way_reg[0]\,
      O => \Not_Using_XPM.Using_BRAM.Native.Using_B36_Sx.The_BRAMs[3].RAMB36_I1_1\
    );
\Using_FPGA.AND2B1L_Inst1_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F700000000000000"
    )
        port map (
      I0 => ed_fifo_empty,
      I1 => ri_evicted,
      I2 => update_read_miss_ongoing_reg,
      I3 => M0_AXI_RVALID,
      I4 => ri_allocate_reg,
      I5 => A18_out,
      O => \Using_FPGA.AND2B1L_Inst1_i_2_n_0\
    );
\Using_FPGA.MUXCY_I_i_1__20\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^p_154_in\,
      O => S
    );
\Using_FPGA.MUXCY_I_i_1__48\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BF"
    )
        port map (
      I0 => update_read_miss_ongoing_reg,
      I1 => ri_evicted,
      I2 => ed_fifo_empty,
      O => \Use_Reg_Ctrl.queue_exist_i_reg\
    );
update_evict_busy_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F0F2"
    )
        port map (
      I0 => update_evict_busy,
      I1 => Q,
      I2 => update_evict_ongoing88_out,
      I3 => update_evict_last,
      O => update_evict_busy_reg
    );
update_evict_last_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^p_154_in\,
      I1 => update_evict_ongoing_reg_0,
      I2 => update_word_cnt_last_reg,
      O => \^p_155_in\
    );
update_evict_ongoing_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000EEE"
    )
        port map (
      I0 => update_evict_ongoing_reg_0,
      I1 => update_evict_ongoing88_out,
      I2 => Carry_IN,
      I3 => \^p_155_in\,
      I4 => Q,
      O => update_evict_ongoing_reg
    );
update_evict_ongoing_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"888AAAAA"
    )
        port map (
      I0 => update_evict_ongoing_i_3_n_0,
      I1 => ri_evicted_reg,
      I2 => update_read_miss_ongoing_reg,
      I3 => M0_AXI_RVALID,
      I4 => ri_allocate_reg,
      O => update_evict_ongoing88_out
    );
update_evict_ongoing_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4555000000000000"
    )
        port map (
      I0 => update_wm_pop_evict_hold,
      I1 => ed_fifo_empty,
      I2 => ri_evicted,
      I3 => M0_AXI_RVALID,
      I4 => Carry_IN,
      I5 => wm_evict_reg,
      O => update_evict_ongoing_i_3_n_0
    );
update_evict_valid_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000054"
    )
        port map (
      I0 => update_read_miss_ongoing_reg_0,
      I1 => \Use_FPGA.Empty_Inst_1\,
      I2 => update_evict_valid_i_4_n_0,
      I3 => update_evict_valid_i_5_n_0,
      I4 => update_wm_pop_evict_hold,
      I5 => write_data_full,
      O => \^p_154_in\
    );
update_evict_valid_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF7555FFFFFFFF"
    )
        port map (
      I0 => M0_AXI_RVALID,
      I1 => update_read_miss_ongoing_reg,
      I2 => ri_evicted,
      I3 => ed_fifo_empty,
      I4 => update_evict_ongoing_reg_0,
      I5 => ri_allocate_reg,
      O => update_evict_valid_i_4_n_0
    );
update_evict_valid_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"222222222F222222"
    )
        port map (
      I0 => write_data_almost_full,
      I1 => write_data_full_d1,
      I2 => ed_fifo_empty,
      I3 => ri_evicted,
      I4 => M0_AXI_RVALID,
      I5 => update_evict_ongoing_reg_0,
      O => update_evict_valid_i_5_n_0
    );
\update_rd_len_cnt[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A8AAA88800000000"
    )
        port map (
      I0 => update_read_resize_selected_reg_0,
      I1 => update_read_resize_finish_reg_0,
      I2 => \lud_reg_valid_one_hot_reg[1]\,
      I3 => ri_port,
      I4 => \lud_reg_valid_one_hot_reg[0]\,
      I5 => p_108_in,
      O => \update_rd_len_cnt_reg[0]\(0)
    );
update_read_resize_finish_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000AEA"
    )
        port map (
      I0 => update_read_resize_finish_reg_0,
      I1 => ri_kind_reg,
      I2 => \^e\(0),
      I3 => M0_AXI_RLAST,
      I4 => Q,
      O => update_read_resize_finish_reg
    );
update_read_resize_first_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FDFFFDDD00000000"
    )
        port map (
      I0 => update_read_resize_selected_reg_0,
      I1 => update_read_resize_finish_reg_0,
      I2 => \lud_reg_valid_one_hot_reg[1]\,
      I3 => ri_port,
      I4 => \lud_reg_valid_one_hot_reg[0]\,
      I5 => p_108_in,
      O => \^e\(0)
    );
update_read_resize_selected_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFEE2A222A"
    )
        port map (
      I0 => update_read_resize_selected_reg_0,
      I1 => update_read_resize_selected1,
      I2 => \update_read_data_info[0,0][Last]\,
      I3 => ri_kind,
      I4 => update_read_resize_selected0,
      I5 => update_read_resize_selected_i_4_n_0,
      O => update_read_resize_selected_reg
    );
update_read_resize_selected_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FDFFFDDD00000000"
    )
        port map (
      I0 => update_read_resize_selected_reg_0,
      I1 => update_read_resize_finish_reg_0,
      I2 => \lud_reg_valid_one_hot_reg[1]\,
      I3 => ri_port,
      I4 => \lud_reg_valid_one_hot_reg[0]\,
      I5 => p_108_in,
      O => update_read_resize_selected1
    );
update_read_resize_selected_i_4: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AEAA"
    )
        port map (
      I0 => Q,
      I1 => M0_AXI_RLAST,
      I2 => ri_kind,
      I3 => update_read_resize_selected1,
      O => update_read_resize_selected_i_4_n_0
    );
update_wm_pop_evict_hold_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000000EA"
    )
        port map (
      I0 => update_wm_pop_evict_hold,
      I1 => \^p_155_in\,
      I2 => wm_exist,
      I3 => \^queue_pop\,
      I4 => Q,
      O => update_wm_pop_evict_hold_reg
    );
\update_word_cnt_next[2]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^not_using_xpm.using_bram.native.using_b36_sx.the_brams[3].ramb36_i1\,
      O => D(0)
    );
\update_word_cnt_next[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^not_using_xpm.using_bram.native.using_b36_sx.the_brams[3].ramb36_i1\,
      I1 => \^not_using_xpm.using_bram.native.using_b36_sx.the_brams[3].ramb36_i1_0\,
      O => D(1)
    );
\update_word_cnt_next[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^not_using_xpm.using_bram.native.using_b36_sx.the_brams[3].ramb36_i1\,
      I1 => \^not_using_xpm.using_bram.native.using_b36_sx.the_brams[3].ramb36_i1_0\,
      I2 => \^addrbwraddr\(0),
      O => D(2)
    );
\update_word_cnt_next[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \^not_using_xpm.using_bram.native.using_b36_sx.the_brams[3].ramb36_i1_0\,
      I1 => \^not_using_xpm.using_bram.native.using_b36_sx.the_brams[3].ramb36_i1\,
      I2 => \^addrbwraddr\(0),
      I3 => \^addrbwraddr\(1),
      O => D(3)
    );
\wm_remove_unaligned[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFAAEFEF"
    )
        port map (
      I0 => Q,
      I1 => \lu_check_info_reg[Kind]\,
      I2 => \Use_FPGA.Cnt_Bit_Gen[0].FDS_Inst_0\,
      I3 => \^queue_pop\,
      I4 => wm_exist,
      O => SS(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_system_cache_0_0_sc_srl_fifo_counter__parameterized7_48\ is
  port (
    \Use_FPGA.Almost_Full_Inst_0\ : out STD_LOGIC;
    e_fifo_empty : out STD_LOGIC;
    e_read_fifo_addr : out STD_LOGIC_VECTOR ( 3 downto 0 );
    queue_push125_out : out STD_LOGIC;
    S : out STD_LOGIC;
    update_evict_valid_reg : out STD_LOGIC;
    Q : in STD_LOGIC;
    ACLK : in STD_LOGIC;
    \Use_FPGA.Empty_Inst_0\ : in STD_LOGIC;
    update_done_evict_reg : in STD_LOGIC;
    \write_req_info[0][Internal]\ : in STD_LOGIC;
    update_read_miss_ongoing_reg : in STD_LOGIC;
    wm_exist : in STD_LOGIC;
    wm_evict : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_system_cache_0_0_sc_srl_fifo_counter__parameterized7_48\ : entity is "sc_srl_fifo_counter";
end \design_1_system_cache_0_0_sc_srl_fifo_counter__parameterized7_48\;

architecture STRUCTURE of \design_1_system_cache_0_0_sc_srl_fifo_counter__parameterized7_48\ is
  signal CI : STD_LOGIC;
  signal D : STD_LOGIC;
  signal DI : STD_LOGIC;
  signal LI : STD_LOGIC;
  signal \Use_FPGA.Almost_Empty_Inst_i_1__9_n_0\ : STD_LOGIC;
  signal \Use_FPGA.Almost_Empty_Inst_i_2__9_n_0\ : STD_LOGIC;
  signal \Use_FPGA.Almost_Empty_Inst_n_0\ : STD_LOGIC;
  signal \^use_fpga.almost_full_inst_0\ : STD_LOGIC;
  signal \Use_FPGA.Almost_Full_Inst_i_2__7_n_0\ : STD_LOGIC;
  signal \Use_FPGA.Almost_Full_Inst_n_0\ : STD_LOGIC;
  signal \Use_FPGA.Empty_Inst_i_1__9_n_0\ : STD_LOGIC;
  signal \Use_FPGA.Full_Inst_i_1__7_n_0\ : STD_LOGIC;
  signal carry_2 : STD_LOGIC;
  signal carry_3 : STD_LOGIC;
  signal cnt_di_1 : STD_LOGIC;
  signal cnt_di_2 : STD_LOGIC;
  signal cnt_s_1 : STD_LOGIC;
  signal cnt_s_2 : STD_LOGIC;
  signal cnt_s_3 : STD_LOGIC;
  signal \^e_fifo_empty\ : STD_LOGIC;
  signal \^e_read_fifo_addr\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^queue_push125_out\ : STD_LOGIC;
  signal read_fifo_addr_next_0 : STD_LOGIC;
  signal read_fifo_addr_next_1 : STD_LOGIC;
  signal read_fifo_addr_next_2 : STD_LOGIC;
  signal read_fifo_addr_next_3 : STD_LOGIC;
  signal \NLW_Use_FPGA.Cnt_Bit_Gen[0].Use_Muxcy.MUXCY_Inst_CARRY4_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_Use_FPGA.Cnt_Bit_Gen[0].Use_Muxcy.MUXCY_Inst_CARRY4_DI_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \Use_FPGA.Almost_Empty_Inst\ : label is "FDR";
  attribute box_type : string;
  attribute box_type of \Use_FPGA.Almost_Empty_Inst\ : label is "PRIMITIVE";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \Use_FPGA.Almost_Empty_Inst_i_2__9\ : label is "soft_lutpair80";
  attribute XILINX_LEGACY_PRIM of \Use_FPGA.Almost_Full_Inst\ : label is "FDR";
  attribute box_type of \Use_FPGA.Almost_Full_Inst\ : label is "PRIMITIVE";
  attribute SOFT_HLUTNM of \Use_FPGA.Almost_Full_Inst_i_2__7\ : label is "soft_lutpair80";
  attribute box_type of \Use_FPGA.Cnt_Bit_Gen[0].Active_Low.First_Bit.LUT_Inst\ : label is "PRIMITIVE";
  attribute SOFT_HLUTNM of \Use_FPGA.Cnt_Bit_Gen[0].Active_Low.First_Bit.LUT_Inst_i_2__3\ : label is "soft_lutpair79";
  attribute XILINX_LEGACY_PRIM of \Use_FPGA.Cnt_Bit_Gen[0].FDS_Inst\ : label is "FDS";
  attribute box_type of \Use_FPGA.Cnt_Bit_Gen[0].FDS_Inst\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \Use_FPGA.Cnt_Bit_Gen[0].Use_Muxcy.MUXCY_Inst_CARRY4\ : label is "(MUXCY,XORCY)";
  attribute XILINX_TRANSFORM_PINMAP : string;
  attribute XILINX_TRANSFORM_PINMAP of \Use_FPGA.Cnt_Bit_Gen[0].Use_Muxcy.MUXCY_Inst_CARRY4\ : label is "LO:O";
  attribute box_type of \Use_FPGA.Cnt_Bit_Gen[0].Use_Muxcy.MUXCY_Inst_CARRY4\ : label is "PRIMITIVE";
  attribute box_type of \Use_FPGA.Cnt_Bit_Gen[1].Active_Low.Other_Bits.LUT_Inst\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \Use_FPGA.Cnt_Bit_Gen[1].FDS_Inst\ : label is "FDS";
  attribute box_type of \Use_FPGA.Cnt_Bit_Gen[1].FDS_Inst\ : label is "PRIMITIVE";
  attribute box_type of \Use_FPGA.Cnt_Bit_Gen[2].Active_Low.Other_Bits.LUT_Inst\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \Use_FPGA.Cnt_Bit_Gen[2].FDS_Inst\ : label is "FDS";
  attribute box_type of \Use_FPGA.Cnt_Bit_Gen[2].FDS_Inst\ : label is "PRIMITIVE";
  attribute box_type of \Use_FPGA.Cnt_Bit_Gen[3].Active_Low.Last_Bit.LUT_Inst\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \Use_FPGA.Cnt_Bit_Gen[3].FDS_Inst\ : label is "FDS";
  attribute box_type of \Use_FPGA.Cnt_Bit_Gen[3].FDS_Inst\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \Use_FPGA.Empty_Inst\ : label is "FDS";
  attribute box_type of \Use_FPGA.Empty_Inst\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \Use_FPGA.Full_Inst\ : label is "FDR";
  attribute box_type of \Use_FPGA.Full_Inst\ : label is "PRIMITIVE";
  attribute SOFT_HLUTNM of \Use_FPGA.Full_Inst_i_1__7\ : label is "soft_lutpair79";
begin
  \Use_FPGA.Almost_Full_Inst_0\ <= \^use_fpga.almost_full_inst_0\;
  e_fifo_empty <= \^e_fifo_empty\;
  e_read_fifo_addr(3 downto 0) <= \^e_read_fifo_addr\(3 downto 0);
  queue_push125_out <= \^queue_push125_out\;
\Use_FPGA.Almost_Empty_Inst\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ACLK,
      CE => '1',
      D => \Use_FPGA.Almost_Empty_Inst_i_1__9_n_0\,
      Q => \Use_FPGA.Almost_Empty_Inst_n_0\,
      R => Q
    );
\Use_FPGA.Almost_Empty_Inst_i_1__9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FCAF0CA0"
    )
        port map (
      I0 => \^e_fifo_empty\,
      I1 => \Use_FPGA.Almost_Empty_Inst_i_2__9_n_0\,
      I2 => \^queue_push125_out\,
      I3 => \Use_FPGA.Empty_Inst_0\,
      I4 => \Use_FPGA.Almost_Empty_Inst_n_0\,
      O => \Use_FPGA.Almost_Empty_Inst_i_1__9_n_0\
    );
\Use_FPGA.Almost_Empty_Inst_i_2__9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0010"
    )
        port map (
      I0 => \^e_read_fifo_addr\(3),
      I1 => \^e_read_fifo_addr\(2),
      I2 => \^e_read_fifo_addr\(0),
      I3 => \^e_read_fifo_addr\(1),
      O => \Use_FPGA.Almost_Empty_Inst_i_2__9_n_0\
    );
\Use_FPGA.Almost_Full_Inst\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ACLK,
      CE => '1',
      D => D,
      Q => \Use_FPGA.Almost_Full_Inst_n_0\,
      R => Q
    );
\Use_FPGA.Almost_Full_Inst_i_1__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F3F0FEFFF0F00200"
    )
        port map (
      I0 => \Use_FPGA.Almost_Full_Inst_i_2__7_n_0\,
      I1 => update_done_evict_reg,
      I2 => \^use_fpga.almost_full_inst_0\,
      I3 => \write_req_info[0][Internal]\,
      I4 => \Use_FPGA.Empty_Inst_0\,
      I5 => \Use_FPGA.Almost_Full_Inst_n_0\,
      O => D
    );
\Use_FPGA.Almost_Full_Inst_i_2__7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1000"
    )
        port map (
      I0 => \^e_read_fifo_addr\(0),
      I1 => \^e_read_fifo_addr\(1),
      I2 => \^e_read_fifo_addr\(3),
      I3 => \^e_read_fifo_addr\(2),
      O => \Use_FPGA.Almost_Full_Inst_i_2__7_n_0\
    );
\Use_FPGA.Cnt_Bit_Gen[0].Active_Low.First_Bit.LUT_Inst\: unisim.vcomponents.LUT6_2
    generic map(
      INIT => X"9CAF635063506350"
    )
        port map (
      I0 => '0',
      I1 => '0',
      I2 => \Use_FPGA.Empty_Inst_0\,
      I3 => \^queue_push125_out\,
      I4 => \^e_read_fifo_addr\(0),
      I5 => '1',
      O5 => DI,
      O6 => LI
    );
\Use_FPGA.Cnt_Bit_Gen[0].Active_Low.First_Bit.LUT_Inst_i_2__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => \write_req_info[0][Internal]\,
      I1 => \^use_fpga.almost_full_inst_0\,
      I2 => update_done_evict_reg,
      O => \^queue_push125_out\
    );
\Use_FPGA.Cnt_Bit_Gen[0].FDS_Inst\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ACLK,
      CE => '1',
      D => read_fifo_addr_next_0,
      Q => \^e_read_fifo_addr\(0),
      S => Q
    );
\Use_FPGA.Cnt_Bit_Gen[0].Use_Muxcy.MUXCY_Inst_CARRY4\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \NLW_Use_FPGA.Cnt_Bit_Gen[0].Use_Muxcy.MUXCY_Inst_CARRY4_CO_UNCONNECTED\(3),
      CO(2) => carry_3,
      CO(1) => carry_2,
      CO(0) => CI,
      CYINIT => '0',
      DI(3) => \NLW_Use_FPGA.Cnt_Bit_Gen[0].Use_Muxcy.MUXCY_Inst_CARRY4_DI_UNCONNECTED\(3),
      DI(2) => cnt_di_2,
      DI(1) => cnt_di_1,
      DI(0) => DI,
      O(3) => read_fifo_addr_next_3,
      O(2) => read_fifo_addr_next_2,
      O(1) => read_fifo_addr_next_1,
      O(0) => read_fifo_addr_next_0,
      S(3) => cnt_s_3,
      S(2) => cnt_s_2,
      S(1) => cnt_s_1,
      S(0) => LI
    );
\Use_FPGA.Cnt_Bit_Gen[1].Active_Low.Other_Bits.LUT_Inst\: unisim.vcomponents.LUT6_2
    generic map(
      INIT => X"BFAF405040504050"
    )
        port map (
      I0 => '0',
      I1 => '0',
      I2 => \Use_FPGA.Empty_Inst_0\,
      I3 => \^queue_push125_out\,
      I4 => \^e_read_fifo_addr\(1),
      I5 => '1',
      O5 => cnt_di_1,
      O6 => cnt_s_1
    );
\Use_FPGA.Cnt_Bit_Gen[1].FDS_Inst\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ACLK,
      CE => '1',
      D => read_fifo_addr_next_1,
      Q => \^e_read_fifo_addr\(1),
      S => Q
    );
\Use_FPGA.Cnt_Bit_Gen[2].Active_Low.Other_Bits.LUT_Inst\: unisim.vcomponents.LUT6_2
    generic map(
      INIT => X"BFAF405040504050"
    )
        port map (
      I0 => '0',
      I1 => '0',
      I2 => \Use_FPGA.Empty_Inst_0\,
      I3 => \^queue_push125_out\,
      I4 => \^e_read_fifo_addr\(2),
      I5 => '1',
      O5 => cnt_di_2,
      O6 => cnt_s_2
    );
\Use_FPGA.Cnt_Bit_Gen[2].FDS_Inst\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ACLK,
      CE => '1',
      D => read_fifo_addr_next_2,
      Q => \^e_read_fifo_addr\(2),
      S => Q
    );
\Use_FPGA.Cnt_Bit_Gen[3].Active_Low.Last_Bit.LUT_Inst\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFAF405040504050"
    )
        port map (
      I0 => '0',
      I1 => '0',
      I2 => \Use_FPGA.Empty_Inst_0\,
      I3 => \^queue_push125_out\,
      I4 => \^e_read_fifo_addr\(3),
      I5 => '1',
      O => cnt_s_3
    );
\Use_FPGA.Cnt_Bit_Gen[3].FDS_Inst\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ACLK,
      CE => '1',
      D => read_fifo_addr_next_3,
      Q => \^e_read_fifo_addr\(3),
      S => Q
    );
\Use_FPGA.Empty_Inst\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ACLK,
      CE => '1',
      D => \Use_FPGA.Empty_Inst_i_1__9_n_0\,
      Q => \^e_fifo_empty\,
      S => Q
    );
\Use_FPGA.Empty_Inst_i_1__9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ABAAFCFFA8AA0000"
    )
        port map (
      I0 => \Use_FPGA.Almost_Empty_Inst_n_0\,
      I1 => update_done_evict_reg,
      I2 => \^use_fpga.almost_full_inst_0\,
      I3 => \write_req_info[0][Internal]\,
      I4 => \Use_FPGA.Empty_Inst_0\,
      I5 => \^e_fifo_empty\,
      O => \Use_FPGA.Empty_Inst_i_1__9_n_0\
    );
\Use_FPGA.Full_Inst\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ACLK,
      CE => '1',
      D => \Use_FPGA.Full_Inst_i_1__7_n_0\,
      Q => \^use_fpga.almost_full_inst_0\,
      R => Q
    );
\Use_FPGA.Full_Inst_i_1__7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000F2F0"
    )
        port map (
      I0 => \Use_FPGA.Almost_Full_Inst_n_0\,
      I1 => update_done_evict_reg,
      I2 => \^use_fpga.almost_full_inst_0\,
      I3 => \write_req_info[0][Internal]\,
      I4 => \Use_FPGA.Empty_Inst_0\,
      O => \Use_FPGA.Full_Inst_i_1__7_n_0\
    );
\Using_FPGA.MUXCY_I_i_1__31\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BF"
    )
        port map (
      I0 => update_done_evict_reg,
      I1 => \write_req_info[0][Internal]\,
      I2 => \^use_fpga.almost_full_inst_0\,
      O => S
    );
update_evict_valid_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EFFF"
    )
        port map (
      I0 => update_read_miss_ongoing_reg,
      I1 => \^e_fifo_empty\,
      I2 => wm_exist,
      I3 => wm_evict,
      O => update_evict_valid_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_system_cache_0_0_sc_srl_fifo_counter__parameterized7_50\ is
  port (
    wmad_fifo_empty : out STD_LOGIC;
    p_107_in : out STD_LOGIC;
    \update_wr_offset_cnt_reg[0]\ : out STD_LOGIC;
    \update_wr_offset_cnt_reg[0]_0\ : out STD_LOGIC;
    \update_wr_offset_cnt_reg[0]_1\ : out STD_LOGIC;
    \update_wr_offset_cnt_reg[0]_2\ : out STD_LOGIC;
    \update_wr_offset_cnt_reg[0]_3\ : out STD_LOGIC;
    \update_wr_offset_cnt_reg[0]_4\ : out STD_LOGIC;
    \update_wr_offset_cnt_reg[0]_5\ : out STD_LOGIC;
    Q : in STD_LOGIC;
    ACLK : in STD_LOGIC;
    queue_pop116_out : in STD_LOGIC;
    queue_push118_out : in STD_LOGIC;
    \bs_src_reg[1]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    bp_fifo_empty : in STD_LOGIC;
    bs_exist : in STD_LOGIC;
    \wm_offset_reg[5]\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    update_write_miss_ongoing : in STD_LOGIC;
    \update_wr_offset_cnt_reg[5]\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \wm_use_bits_reg[5]\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    wm_local_wrap : in STD_LOGIC;
    wm_kind : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_system_cache_0_0_sc_srl_fifo_counter__parameterized7_50\ : entity is "sc_srl_fifo_counter";
end \design_1_system_cache_0_0_sc_srl_fifo_counter__parameterized7_50\;

architecture STRUCTURE of \design_1_system_cache_0_0_sc_srl_fifo_counter__parameterized7_50\ is
  signal CI : STD_LOGIC;
  signal DI : STD_LOGIC;
  signal LI : STD_LOGIC;
  signal \Use_FPGA.Almost_Empty_Inst_i_1__13_n_0\ : STD_LOGIC;
  signal \Use_FPGA.Almost_Empty_Inst_i_2__12_n_0\ : STD_LOGIC;
  signal \Use_FPGA.Almost_Empty_Inst_n_0\ : STD_LOGIC;
  signal \Use_FPGA.Cnt_Bit_Gen[0].FDS_Inst_n_0\ : STD_LOGIC;
  signal \Use_FPGA.Cnt_Bit_Gen[1].FDS_Inst_n_0\ : STD_LOGIC;
  signal \Use_FPGA.Cnt_Bit_Gen[2].FDS_Inst_n_0\ : STD_LOGIC;
  signal \Use_FPGA.Cnt_Bit_Gen[3].FDS_Inst_n_0\ : STD_LOGIC;
  signal \Use_FPGA.Empty_Inst_i_1__13_n_0\ : STD_LOGIC;
  signal carry_2 : STD_LOGIC;
  signal carry_3 : STD_LOGIC;
  signal cnt_di_1 : STD_LOGIC;
  signal cnt_di_2 : STD_LOGIC;
  signal cnt_s_1 : STD_LOGIC;
  signal cnt_s_2 : STD_LOGIC;
  signal cnt_s_3 : STD_LOGIC;
  signal read_fifo_addr_next_0 : STD_LOGIC;
  signal read_fifo_addr_next_1 : STD_LOGIC;
  signal read_fifo_addr_next_2 : STD_LOGIC;
  signal read_fifo_addr_next_3 : STD_LOGIC;
  signal \^update_wr_offset_cnt_reg[0]\ : STD_LOGIC;
  signal \^update_wr_offset_cnt_reg[0]_0\ : STD_LOGIC;
  signal \^update_wr_offset_cnt_reg[0]_1\ : STD_LOGIC;
  signal \^update_wr_offset_cnt_reg[0]_2\ : STD_LOGIC;
  signal \^update_wr_offset_cnt_reg[0]_3\ : STD_LOGIC;
  signal \^update_wr_offset_cnt_reg[0]_4\ : STD_LOGIC;
  signal \^wmad_fifo_empty\ : STD_LOGIC;
  signal \NLW_Use_FPGA.Cnt_Bit_Gen[0].Use_Muxcy.MUXCY_Inst_CARRY4_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_Use_FPGA.Cnt_Bit_Gen[0].Use_Muxcy.MUXCY_Inst_CARRY4_DI_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \Use_FPGA.Almost_Empty_Inst\ : label is "FDR";
  attribute box_type : string;
  attribute box_type of \Use_FPGA.Almost_Empty_Inst\ : label is "PRIMITIVE";
  attribute box_type of \Use_FPGA.Cnt_Bit_Gen[0].Active_Low.First_Bit.LUT_Inst\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \Use_FPGA.Cnt_Bit_Gen[0].FDS_Inst\ : label is "FDS";
  attribute box_type of \Use_FPGA.Cnt_Bit_Gen[0].FDS_Inst\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \Use_FPGA.Cnt_Bit_Gen[0].Use_Muxcy.MUXCY_Inst_CARRY4\ : label is "(MUXCY,XORCY)";
  attribute XILINX_TRANSFORM_PINMAP : string;
  attribute XILINX_TRANSFORM_PINMAP of \Use_FPGA.Cnt_Bit_Gen[0].Use_Muxcy.MUXCY_Inst_CARRY4\ : label is "LO:O";
  attribute box_type of \Use_FPGA.Cnt_Bit_Gen[0].Use_Muxcy.MUXCY_Inst_CARRY4\ : label is "PRIMITIVE";
  attribute box_type of \Use_FPGA.Cnt_Bit_Gen[1].Active_Low.Other_Bits.LUT_Inst\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \Use_FPGA.Cnt_Bit_Gen[1].FDS_Inst\ : label is "FDS";
  attribute box_type of \Use_FPGA.Cnt_Bit_Gen[1].FDS_Inst\ : label is "PRIMITIVE";
  attribute box_type of \Use_FPGA.Cnt_Bit_Gen[2].Active_Low.Other_Bits.LUT_Inst\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \Use_FPGA.Cnt_Bit_Gen[2].FDS_Inst\ : label is "FDS";
  attribute box_type of \Use_FPGA.Cnt_Bit_Gen[2].FDS_Inst\ : label is "PRIMITIVE";
  attribute box_type of \Use_FPGA.Cnt_Bit_Gen[3].Active_Low.Last_Bit.LUT_Inst\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \Use_FPGA.Cnt_Bit_Gen[3].FDS_Inst\ : label is "FDS";
  attribute box_type of \Use_FPGA.Cnt_Bit_Gen[3].FDS_Inst\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \Use_FPGA.Empty_Inst\ : label is "FDS";
  attribute box_type of \Use_FPGA.Empty_Inst\ : label is "PRIMITIVE";
begin
  \update_wr_offset_cnt_reg[0]\ <= \^update_wr_offset_cnt_reg[0]\;
  \update_wr_offset_cnt_reg[0]_0\ <= \^update_wr_offset_cnt_reg[0]_0\;
  \update_wr_offset_cnt_reg[0]_1\ <= \^update_wr_offset_cnt_reg[0]_1\;
  \update_wr_offset_cnt_reg[0]_2\ <= \^update_wr_offset_cnt_reg[0]_2\;
  \update_wr_offset_cnt_reg[0]_3\ <= \^update_wr_offset_cnt_reg[0]_3\;
  \update_wr_offset_cnt_reg[0]_4\ <= \^update_wr_offset_cnt_reg[0]_4\;
  wmad_fifo_empty <= \^wmad_fifo_empty\;
\Use_FPGA.Almost_Empty_Inst\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ACLK,
      CE => '1',
      D => \Use_FPGA.Almost_Empty_Inst_i_1__13_n_0\,
      Q => \Use_FPGA.Almost_Empty_Inst_n_0\,
      R => Q
    );
\Use_FPGA.Almost_Empty_Inst_i_1__13\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FCAF0CA0"
    )
        port map (
      I0 => \^wmad_fifo_empty\,
      I1 => \Use_FPGA.Almost_Empty_Inst_i_2__12_n_0\,
      I2 => queue_push118_out,
      I3 => queue_pop116_out,
      I4 => \Use_FPGA.Almost_Empty_Inst_n_0\,
      O => \Use_FPGA.Almost_Empty_Inst_i_1__13_n_0\
    );
\Use_FPGA.Almost_Empty_Inst_i_2__12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0010"
    )
        port map (
      I0 => \Use_FPGA.Cnt_Bit_Gen[3].FDS_Inst_n_0\,
      I1 => \Use_FPGA.Cnt_Bit_Gen[2].FDS_Inst_n_0\,
      I2 => \Use_FPGA.Cnt_Bit_Gen[0].FDS_Inst_n_0\,
      I3 => \Use_FPGA.Cnt_Bit_Gen[1].FDS_Inst_n_0\,
      O => \Use_FPGA.Almost_Empty_Inst_i_2__12_n_0\
    );
\Use_FPGA.Cnt_Bit_Gen[0].Active_Low.First_Bit.LUT_Inst\: unisim.vcomponents.LUT6_2
    generic map(
      INIT => X"9CAF635063506350"
    )
        port map (
      I0 => '0',
      I1 => '0',
      I2 => queue_pop116_out,
      I3 => queue_push118_out,
      I4 => \Use_FPGA.Cnt_Bit_Gen[0].FDS_Inst_n_0\,
      I5 => '1',
      O5 => DI,
      O6 => LI
    );
\Use_FPGA.Cnt_Bit_Gen[0].FDS_Inst\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ACLK,
      CE => '1',
      D => read_fifo_addr_next_0,
      Q => \Use_FPGA.Cnt_Bit_Gen[0].FDS_Inst_n_0\,
      S => Q
    );
\Use_FPGA.Cnt_Bit_Gen[0].No_Prot.First_Bit.LUT_Inst_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"07770000"
    )
        port map (
      I0 => \^wmad_fifo_empty\,
      I1 => \bs_src_reg[1]\(0),
      I2 => bp_fifo_empty,
      I3 => \bs_src_reg[1]\(1),
      I4 => bs_exist,
      O => p_107_in
    );
\Use_FPGA.Cnt_Bit_Gen[0].Use_Muxcy.MUXCY_Inst_CARRY4\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \NLW_Use_FPGA.Cnt_Bit_Gen[0].Use_Muxcy.MUXCY_Inst_CARRY4_CO_UNCONNECTED\(3),
      CO(2) => carry_3,
      CO(1) => carry_2,
      CO(0) => CI,
      CYINIT => '0',
      DI(3) => \NLW_Use_FPGA.Cnt_Bit_Gen[0].Use_Muxcy.MUXCY_Inst_CARRY4_DI_UNCONNECTED\(3),
      DI(2) => cnt_di_2,
      DI(1) => cnt_di_1,
      DI(0) => DI,
      O(3) => read_fifo_addr_next_3,
      O(2) => read_fifo_addr_next_2,
      O(1) => read_fifo_addr_next_1,
      O(0) => read_fifo_addr_next_0,
      S(3) => cnt_s_3,
      S(2) => cnt_s_2,
      S(1) => cnt_s_1,
      S(0) => LI
    );
\Use_FPGA.Cnt_Bit_Gen[1].Active_Low.Other_Bits.LUT_Inst\: unisim.vcomponents.LUT6_2
    generic map(
      INIT => X"BFAF405040504050"
    )
        port map (
      I0 => '0',
      I1 => '0',
      I2 => queue_pop116_out,
      I3 => queue_push118_out,
      I4 => \Use_FPGA.Cnt_Bit_Gen[1].FDS_Inst_n_0\,
      I5 => '1',
      O5 => cnt_di_1,
      O6 => cnt_s_1
    );
\Use_FPGA.Cnt_Bit_Gen[1].FDS_Inst\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ACLK,
      CE => '1',
      D => read_fifo_addr_next_1,
      Q => \Use_FPGA.Cnt_Bit_Gen[1].FDS_Inst_n_0\,
      S => Q
    );
\Use_FPGA.Cnt_Bit_Gen[2].Active_Low.Other_Bits.LUT_Inst\: unisim.vcomponents.LUT6_2
    generic map(
      INIT => X"BFAF405040504050"
    )
        port map (
      I0 => '0',
      I1 => '0',
      I2 => queue_pop116_out,
      I3 => queue_push118_out,
      I4 => \Use_FPGA.Cnt_Bit_Gen[2].FDS_Inst_n_0\,
      I5 => '1',
      O5 => cnt_di_2,
      O6 => cnt_s_2
    );
\Use_FPGA.Cnt_Bit_Gen[2].FDS_Inst\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ACLK,
      CE => '1',
      D => read_fifo_addr_next_2,
      Q => \Use_FPGA.Cnt_Bit_Gen[2].FDS_Inst_n_0\,
      S => Q
    );
\Use_FPGA.Cnt_Bit_Gen[3].Active_Low.Last_Bit.LUT_Inst\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFAF405040504050"
    )
        port map (
      I0 => '0',
      I1 => '0',
      I2 => queue_pop116_out,
      I3 => queue_push118_out,
      I4 => \Use_FPGA.Cnt_Bit_Gen[3].FDS_Inst_n_0\,
      I5 => '1',
      O => cnt_s_3
    );
\Use_FPGA.Cnt_Bit_Gen[3].FDS_Inst\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ACLK,
      CE => '1',
      D => read_fifo_addr_next_3,
      Q => \Use_FPGA.Cnt_Bit_Gen[3].FDS_Inst_n_0\,
      S => Q
    );
\Use_FPGA.Empty_Inst\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ACLK,
      CE => '1',
      D => \Use_FPGA.Empty_Inst_i_1__13_n_0\,
      Q => \^wmad_fifo_empty\,
      S => Q
    );
\Use_FPGA.Empty_Inst_i_1__13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E320"
    )
        port map (
      I0 => \Use_FPGA.Almost_Empty_Inst_n_0\,
      I1 => queue_push118_out,
      I2 => queue_pop116_out,
      I3 => \^wmad_fifo_empty\,
      O => \Use_FPGA.Empty_Inst_i_1__13_n_0\
    );
\update_wr_offset_cnt[5]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EFBF"
    )
        port map (
      I0 => \wm_use_bits_reg[5]\(4),
      I1 => \update_wr_offset_cnt_reg[5]\(4),
      I2 => update_write_miss_ongoing,
      I3 => \wm_offset_reg[5]\(4),
      O => \^update_wr_offset_cnt_reg[0]_4\
    );
\update_wr_offset_cnt[5]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EFBF"
    )
        port map (
      I0 => \wm_use_bits_reg[5]\(2),
      I1 => \update_wr_offset_cnt_reg[5]\(2),
      I2 => update_write_miss_ongoing,
      I3 => \wm_offset_reg[5]\(2),
      O => \^update_wr_offset_cnt_reg[0]_0\
    );
\update_wr_offset_cnt[5]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EFBF"
    )
        port map (
      I0 => \wm_use_bits_reg[5]\(1),
      I1 => \update_wr_offset_cnt_reg[5]\(1),
      I2 => update_write_miss_ongoing,
      I3 => \wm_offset_reg[5]\(1),
      O => \^update_wr_offset_cnt_reg[0]_1\
    );
\update_wr_offset_cnt[5]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EAFF"
    )
        port map (
      I0 => wm_local_wrap,
      I1 => \^update_wr_offset_cnt_reg[0]_2\,
      I2 => \^update_wr_offset_cnt_reg[0]\,
      I3 => wm_kind,
      O => \update_wr_offset_cnt_reg[0]_5\
    );
\update_wr_offset_cnt[5]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFB7000000000000"
    )
        port map (
      I0 => \wm_offset_reg[5]\(3),
      I1 => update_write_miss_ongoing,
      I2 => \update_wr_offset_cnt_reg[5]\(3),
      I3 => \wm_use_bits_reg[5]\(3),
      I4 => \^update_wr_offset_cnt_reg[0]_3\,
      I5 => \^update_wr_offset_cnt_reg[0]_4\,
      O => \^update_wr_offset_cnt_reg[0]_2\
    );
\update_wr_offset_cnt[5]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFB7000000000000"
    )
        port map (
      I0 => \wm_offset_reg[5]\(0),
      I1 => update_write_miss_ongoing,
      I2 => \update_wr_offset_cnt_reg[5]\(0),
      I3 => \wm_use_bits_reg[5]\(0),
      I4 => \^update_wr_offset_cnt_reg[0]_0\,
      I5 => \^update_wr_offset_cnt_reg[0]_1\,
      O => \^update_wr_offset_cnt_reg[0]\
    );
\update_wr_offset_cnt[5]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EFBF"
    )
        port map (
      I0 => \wm_use_bits_reg[5]\(5),
      I1 => \update_wr_offset_cnt_reg[5]\(5),
      I2 => update_write_miss_ongoing,
      I3 => \wm_offset_reg[5]\(5),
      O => \^update_wr_offset_cnt_reg[0]_3\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_system_cache_0_0_sc_srl_fifo_counter__parameterized7_6\ is
  port (
    queue_full : out STD_LOGIC;
    bip_read_fifo_addr : out STD_LOGIC_VECTOR ( 3 downto 0 );
    Q : in STD_LOGIC;
    ACLK : in STD_LOGIC;
    queue_pop7_out : in STD_LOGIC;
    queue_push9_out : in STD_LOGIC;
    S0_AXI_AWVALID : in STD_LOGIC;
    \Gen_Port_Ready[0].Use_Slow_Port.Wr_FF_Inst\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_system_cache_0_0_sc_srl_fifo_counter__parameterized7_6\ : entity is "sc_srl_fifo_counter";
end \design_1_system_cache_0_0_sc_srl_fifo_counter__parameterized7_6\;

architecture STRUCTURE of \design_1_system_cache_0_0_sc_srl_fifo_counter__parameterized7_6\ is
  signal CI : STD_LOGIC;
  signal D : STD_LOGIC;
  signal DI : STD_LOGIC;
  signal LI : STD_LOGIC;
  signal \Use_FPGA.Almost_Full_Inst_i_2__3_n_0\ : STD_LOGIC;
  signal \Use_FPGA.Almost_Full_Inst_n_0\ : STD_LOGIC;
  signal \Use_FPGA.Full_Inst_i_1__2_n_0\ : STD_LOGIC;
  signal \^bip_read_fifo_addr\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal carry_2 : STD_LOGIC;
  signal carry_3 : STD_LOGIC;
  signal cnt_di_1 : STD_LOGIC;
  signal cnt_di_2 : STD_LOGIC;
  signal cnt_s_1 : STD_LOGIC;
  signal cnt_s_2 : STD_LOGIC;
  signal cnt_s_3 : STD_LOGIC;
  signal \^queue_full\ : STD_LOGIC;
  signal read_fifo_addr_next_0 : STD_LOGIC;
  signal read_fifo_addr_next_1 : STD_LOGIC;
  signal read_fifo_addr_next_2 : STD_LOGIC;
  signal read_fifo_addr_next_3 : STD_LOGIC;
  signal \NLW_Use_FPGA.Cnt_Bit_Gen[0].Use_Muxcy.MUXCY_Inst_CARRY4_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_Use_FPGA.Cnt_Bit_Gen[0].Use_Muxcy.MUXCY_Inst_CARRY4_DI_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \Use_FPGA.Almost_Full_Inst\ : label is "FDR";
  attribute box_type : string;
  attribute box_type of \Use_FPGA.Almost_Full_Inst\ : label is "PRIMITIVE";
  attribute box_type of \Use_FPGA.Cnt_Bit_Gen[0].Active_Low.First_Bit.LUT_Inst\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \Use_FPGA.Cnt_Bit_Gen[0].FDS_Inst\ : label is "FDS";
  attribute box_type of \Use_FPGA.Cnt_Bit_Gen[0].FDS_Inst\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \Use_FPGA.Cnt_Bit_Gen[0].Use_Muxcy.MUXCY_Inst_CARRY4\ : label is "(MUXCY,XORCY)";
  attribute XILINX_TRANSFORM_PINMAP : string;
  attribute XILINX_TRANSFORM_PINMAP of \Use_FPGA.Cnt_Bit_Gen[0].Use_Muxcy.MUXCY_Inst_CARRY4\ : label is "LO:O";
  attribute box_type of \Use_FPGA.Cnt_Bit_Gen[0].Use_Muxcy.MUXCY_Inst_CARRY4\ : label is "PRIMITIVE";
  attribute box_type of \Use_FPGA.Cnt_Bit_Gen[1].Active_Low.Other_Bits.LUT_Inst\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \Use_FPGA.Cnt_Bit_Gen[1].FDS_Inst\ : label is "FDS";
  attribute box_type of \Use_FPGA.Cnt_Bit_Gen[1].FDS_Inst\ : label is "PRIMITIVE";
  attribute box_type of \Use_FPGA.Cnt_Bit_Gen[2].Active_Low.Other_Bits.LUT_Inst\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \Use_FPGA.Cnt_Bit_Gen[2].FDS_Inst\ : label is "FDS";
  attribute box_type of \Use_FPGA.Cnt_Bit_Gen[2].FDS_Inst\ : label is "PRIMITIVE";
  attribute box_type of \Use_FPGA.Cnt_Bit_Gen[3].Active_Low.Last_Bit.LUT_Inst\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \Use_FPGA.Cnt_Bit_Gen[3].FDS_Inst\ : label is "FDS";
  attribute box_type of \Use_FPGA.Cnt_Bit_Gen[3].FDS_Inst\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \Use_FPGA.Full_Inst\ : label is "FDR";
  attribute box_type of \Use_FPGA.Full_Inst\ : label is "PRIMITIVE";
begin
  bip_read_fifo_addr(3 downto 0) <= \^bip_read_fifo_addr\(3 downto 0);
  queue_full <= \^queue_full\;
\Use_FPGA.Almost_Full_Inst\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ACLK,
      CE => '1',
      D => D,
      Q => \Use_FPGA.Almost_Full_Inst_n_0\,
      R => Q
    );
\Use_FPGA.Almost_Full_Inst_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FCF0FBFFF0F00800"
    )
        port map (
      I0 => \Use_FPGA.Almost_Full_Inst_i_2__3_n_0\,
      I1 => S0_AXI_AWVALID,
      I2 => \^queue_full\,
      I3 => \Gen_Port_Ready[0].Use_Slow_Port.Wr_FF_Inst\,
      I4 => queue_pop7_out,
      I5 => \Use_FPGA.Almost_Full_Inst_n_0\,
      O => D
    );
\Use_FPGA.Almost_Full_Inst_i_2__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1000"
    )
        port map (
      I0 => \^bip_read_fifo_addr\(0),
      I1 => \^bip_read_fifo_addr\(1),
      I2 => \^bip_read_fifo_addr\(3),
      I3 => \^bip_read_fifo_addr\(2),
      O => \Use_FPGA.Almost_Full_Inst_i_2__3_n_0\
    );
\Use_FPGA.Cnt_Bit_Gen[0].Active_Low.First_Bit.LUT_Inst\: unisim.vcomponents.LUT6_2
    generic map(
      INIT => X"9CAF635063506350"
    )
        port map (
      I0 => '0',
      I1 => '0',
      I2 => queue_pop7_out,
      I3 => queue_push9_out,
      I4 => \^bip_read_fifo_addr\(0),
      I5 => '1',
      O5 => DI,
      O6 => LI
    );
\Use_FPGA.Cnt_Bit_Gen[0].FDS_Inst\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ACLK,
      CE => '1',
      D => read_fifo_addr_next_0,
      Q => \^bip_read_fifo_addr\(0),
      S => Q
    );
\Use_FPGA.Cnt_Bit_Gen[0].Use_Muxcy.MUXCY_Inst_CARRY4\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \NLW_Use_FPGA.Cnt_Bit_Gen[0].Use_Muxcy.MUXCY_Inst_CARRY4_CO_UNCONNECTED\(3),
      CO(2) => carry_3,
      CO(1) => carry_2,
      CO(0) => CI,
      CYINIT => '0',
      DI(3) => \NLW_Use_FPGA.Cnt_Bit_Gen[0].Use_Muxcy.MUXCY_Inst_CARRY4_DI_UNCONNECTED\(3),
      DI(2) => cnt_di_2,
      DI(1) => cnt_di_1,
      DI(0) => DI,
      O(3) => read_fifo_addr_next_3,
      O(2) => read_fifo_addr_next_2,
      O(1) => read_fifo_addr_next_1,
      O(0) => read_fifo_addr_next_0,
      S(3) => cnt_s_3,
      S(2) => cnt_s_2,
      S(1) => cnt_s_1,
      S(0) => LI
    );
\Use_FPGA.Cnt_Bit_Gen[1].Active_Low.Other_Bits.LUT_Inst\: unisim.vcomponents.LUT6_2
    generic map(
      INIT => X"BFAF405040504050"
    )
        port map (
      I0 => '0',
      I1 => '0',
      I2 => queue_pop7_out,
      I3 => queue_push9_out,
      I4 => \^bip_read_fifo_addr\(1),
      I5 => '1',
      O5 => cnt_di_1,
      O6 => cnt_s_1
    );
\Use_FPGA.Cnt_Bit_Gen[1].FDS_Inst\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ACLK,
      CE => '1',
      D => read_fifo_addr_next_1,
      Q => \^bip_read_fifo_addr\(1),
      S => Q
    );
\Use_FPGA.Cnt_Bit_Gen[2].Active_Low.Other_Bits.LUT_Inst\: unisim.vcomponents.LUT6_2
    generic map(
      INIT => X"BFAF405040504050"
    )
        port map (
      I0 => '0',
      I1 => '0',
      I2 => queue_pop7_out,
      I3 => queue_push9_out,
      I4 => \^bip_read_fifo_addr\(2),
      I5 => '1',
      O5 => cnt_di_2,
      O6 => cnt_s_2
    );
\Use_FPGA.Cnt_Bit_Gen[2].FDS_Inst\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ACLK,
      CE => '1',
      D => read_fifo_addr_next_2,
      Q => \^bip_read_fifo_addr\(2),
      S => Q
    );
\Use_FPGA.Cnt_Bit_Gen[3].Active_Low.Last_Bit.LUT_Inst\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFAF405040504050"
    )
        port map (
      I0 => '0',
      I1 => '0',
      I2 => queue_pop7_out,
      I3 => queue_push9_out,
      I4 => \^bip_read_fifo_addr\(3),
      I5 => '1',
      O => cnt_s_3
    );
\Use_FPGA.Cnt_Bit_Gen[3].FDS_Inst\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ACLK,
      CE => '1',
      D => read_fifo_addr_next_3,
      Q => \^bip_read_fifo_addr\(3),
      S => Q
    );
\Use_FPGA.Full_Inst\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ACLK,
      CE => '1',
      D => \Use_FPGA.Full_Inst_i_1__2_n_0\,
      Q => \^queue_full\,
      R => Q
    );
\Use_FPGA.Full_Inst_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000F8F0"
    )
        port map (
      I0 => \Use_FPGA.Almost_Full_Inst_n_0\,
      I1 => S0_AXI_AWVALID,
      I2 => \^queue_full\,
      I3 => \Gen_Port_Ready[0].Use_Slow_Port.Wr_FF_Inst\,
      I4 => queue_pop7_out,
      O => \Use_FPGA.Full_Inst_i_1__2_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_system_cache_0_0_sc_srl_fifo_counter__parameterized7_7\ is
  port (
    bp_read_fifo_addr : out STD_LOGIC_VECTOR ( 3 downto 0 );
    queue_pop7_out : out STD_LOGIC;
    S_AXI_BVALID_I_reg : out STD_LOGIC;
    \Use_FPGA.Almost_Empty_Inst_0\ : out STD_LOGIC;
    \Use_Reg_Ctrl.queue_exist_i_reg\ : out STD_LOGIC;
    \S_AXI_BRESP_reg[1]\ : out STD_LOGIC;
    \S_AXI_BRESP_reg[0]\ : out STD_LOGIC;
    Q : in STD_LOGIC;
    ACLK : in STD_LOGIC;
    \arbiter_bp_push_prt[0][Valid]\ : in STD_LOGIC;
    \bs_port_num_reg[0]\ : in STD_LOGIC;
    update_ext_bresp_any : in STD_LOGIC;
    \arbiter_bp_push_i_reg[0][Valid]\ : in STD_LOGIC;
    wc_fifo_empty : in STD_LOGIC;
    \arbiter_bp_push_i_reg[0][Valid]_0\ : in STD_LOGIC;
    S_AXI_BVALID_I_reg_0 : in STD_LOGIC;
    S0_AXI_BREADY : in STD_LOGIC;
    S0_AXI_BRESP : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \bs_src_reg[0]\ : in STD_LOGIC;
    \bs_src_reg[0]_0\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_system_cache_0_0_sc_srl_fifo_counter__parameterized7_7\ : entity is "sc_srl_fifo_counter";
end \design_1_system_cache_0_0_sc_srl_fifo_counter__parameterized7_7\;

architecture STRUCTURE of \design_1_system_cache_0_0_sc_srl_fifo_counter__parameterized7_7\ is
  signal CI : STD_LOGIC;
  signal DI : STD_LOGIC;
  signal LI : STD_LOGIC;
  signal \S_AXI_BID[0]_i_2_n_0\ : STD_LOGIC;
  signal \Use_FPGA.Almost_Empty_Inst_i_1__3_n_0\ : STD_LOGIC;
  signal \Use_FPGA.Almost_Empty_Inst_n_0\ : STD_LOGIC;
  signal \Use_FPGA.Empty_Inst_i_1__3_n_0\ : STD_LOGIC;
  signal bp_fifo_empty : STD_LOGIC;
  signal \^bp_read_fifo_addr\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal carry_2 : STD_LOGIC;
  signal carry_3 : STD_LOGIC;
  signal cnt_di_1 : STD_LOGIC;
  signal cnt_di_2 : STD_LOGIC;
  signal cnt_s_1 : STD_LOGIC;
  signal cnt_s_2 : STD_LOGIC;
  signal cnt_s_3 : STD_LOGIC;
  signal \queue_almost_empty_next__4\ : STD_LOGIC;
  signal \^queue_pop7_out\ : STD_LOGIC;
  signal read_fifo_addr_next_0 : STD_LOGIC;
  signal read_fifo_addr_next_1 : STD_LOGIC;
  signal read_fifo_addr_next_2 : STD_LOGIC;
  signal read_fifo_addr_next_3 : STD_LOGIC;
  signal \NLW_Use_FPGA.Cnt_Bit_Gen[0].Use_Muxcy.MUXCY_Inst_CARRY4_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_Use_FPGA.Cnt_Bit_Gen[0].Use_Muxcy.MUXCY_Inst_CARRY4_DI_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \S_AXI_BID[0]_i_2\ : label is "soft_lutpair121";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \Use_FPGA.Almost_Empty_Inst\ : label is "FDR";
  attribute box_type : string;
  attribute box_type of \Use_FPGA.Almost_Empty_Inst\ : label is "PRIMITIVE";
  attribute SOFT_HLUTNM of \Use_FPGA.Almost_Empty_Inst_i_1__3\ : label is "soft_lutpair120";
  attribute box_type of \Use_FPGA.Cnt_Bit_Gen[0].Active_Low.First_Bit.LUT_Inst\ : label is "PRIMITIVE";
  attribute SOFT_HLUTNM of \Use_FPGA.Cnt_Bit_Gen[0].Active_Low.First_Bit.LUT_Inst_i_1__9\ : label is "soft_lutpair120";
  attribute XILINX_LEGACY_PRIM of \Use_FPGA.Cnt_Bit_Gen[0].FDS_Inst\ : label is "FDS";
  attribute box_type of \Use_FPGA.Cnt_Bit_Gen[0].FDS_Inst\ : label is "PRIMITIVE";
  attribute SOFT_HLUTNM of \Use_FPGA.Cnt_Bit_Gen[0].No_Prot.First_Bit.LUT_Inst_i_5__0\ : label is "soft_lutpair121";
  attribute XILINX_LEGACY_PRIM of \Use_FPGA.Cnt_Bit_Gen[0].Use_Muxcy.MUXCY_Inst_CARRY4\ : label is "(MUXCY,XORCY)";
  attribute XILINX_TRANSFORM_PINMAP : string;
  attribute XILINX_TRANSFORM_PINMAP of \Use_FPGA.Cnt_Bit_Gen[0].Use_Muxcy.MUXCY_Inst_CARRY4\ : label is "LO:O";
  attribute box_type of \Use_FPGA.Cnt_Bit_Gen[0].Use_Muxcy.MUXCY_Inst_CARRY4\ : label is "PRIMITIVE";
  attribute box_type of \Use_FPGA.Cnt_Bit_Gen[1].Active_Low.Other_Bits.LUT_Inst\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \Use_FPGA.Cnt_Bit_Gen[1].FDS_Inst\ : label is "FDS";
  attribute box_type of \Use_FPGA.Cnt_Bit_Gen[1].FDS_Inst\ : label is "PRIMITIVE";
  attribute box_type of \Use_FPGA.Cnt_Bit_Gen[2].Active_Low.Other_Bits.LUT_Inst\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \Use_FPGA.Cnt_Bit_Gen[2].FDS_Inst\ : label is "FDS";
  attribute box_type of \Use_FPGA.Cnt_Bit_Gen[2].FDS_Inst\ : label is "PRIMITIVE";
  attribute box_type of \Use_FPGA.Cnt_Bit_Gen[3].Active_Low.Last_Bit.LUT_Inst\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \Use_FPGA.Cnt_Bit_Gen[3].FDS_Inst\ : label is "FDS";
  attribute box_type of \Use_FPGA.Cnt_Bit_Gen[3].FDS_Inst\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \Use_FPGA.Empty_Inst\ : label is "FDS";
  attribute box_type of \Use_FPGA.Empty_Inst\ : label is "PRIMITIVE";
begin
  bp_read_fifo_addr(3 downto 0) <= \^bp_read_fifo_addr\(3 downto 0);
  queue_pop7_out <= \^queue_pop7_out\;
\S_AXI_BID[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA20AA200020AA20"
    )
        port map (
      I0 => \S_AXI_BID[0]_i_2_n_0\,
      I1 => \bs_port_num_reg[0]\,
      I2 => update_ext_bresp_any,
      I3 => \arbiter_bp_push_i_reg[0][Valid]\,
      I4 => wc_fifo_empty,
      I5 => \arbiter_bp_push_i_reg[0][Valid]_0\,
      O => \^queue_pop7_out\
    );
\S_AXI_BID[0]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"0D"
    )
        port map (
      I0 => S_AXI_BVALID_I_reg_0,
      I1 => S0_AXI_BREADY,
      I2 => bp_fifo_empty,
      O => \S_AXI_BID[0]_i_2_n_0\
    );
\S_AXI_BRESP[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000ACA"
    )
        port map (
      I0 => S0_AXI_BRESP(0),
      I1 => \bs_src_reg[0]_0\,
      I2 => \^queue_pop7_out\,
      I3 => \arbiter_bp_push_i_reg[0][Valid]\,
      I4 => Q,
      O => \S_AXI_BRESP_reg[0]\
    );
\S_AXI_BRESP[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000ACA"
    )
        port map (
      I0 => S0_AXI_BRESP(1),
      I1 => \bs_src_reg[0]\,
      I2 => \^queue_pop7_out\,
      I3 => \arbiter_bp_push_i_reg[0][Valid]\,
      I4 => Q,
      O => \S_AXI_BRESP_reg[1]\
    );
S_AXI_BVALID_I_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AE"
    )
        port map (
      I0 => \^queue_pop7_out\,
      I1 => S_AXI_BVALID_I_reg_0,
      I2 => S0_AXI_BREADY,
      O => S_AXI_BVALID_I_reg
    );
\Use_FPGA.Almost_Empty_Inst\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ACLK,
      CE => '1',
      D => \Use_FPGA.Almost_Empty_Inst_i_1__3_n_0\,
      Q => \Use_FPGA.Almost_Empty_Inst_n_0\,
      R => Q
    );
\Use_FPGA.Almost_Empty_Inst_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EB28"
    )
        port map (
      I0 => \queue_almost_empty_next__4\,
      I1 => \arbiter_bp_push_prt[0][Valid]\,
      I2 => \^queue_pop7_out\,
      I3 => \Use_FPGA.Almost_Empty_Inst_n_0\,
      O => \Use_FPGA.Almost_Empty_Inst_i_1__3_n_0\
    );
\Use_FPGA.Almost_Empty_Inst_i_2__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88888888888B8888"
    )
        port map (
      I0 => bp_fifo_empty,
      I1 => \arbiter_bp_push_prt[0][Valid]\,
      I2 => \^bp_read_fifo_addr\(3),
      I3 => \^bp_read_fifo_addr\(2),
      I4 => \^bp_read_fifo_addr\(0),
      I5 => \^bp_read_fifo_addr\(1),
      O => \queue_almost_empty_next__4\
    );
\Use_FPGA.Cnt_Bit_Gen[0].Active_Low.First_Bit.LUT_Inst\: unisim.vcomponents.LUT6_2
    generic map(
      INIT => X"9CAF635063506350"
    )
        port map (
      I0 => '0',
      I1 => '0',
      I2 => \^queue_pop7_out\,
      I3 => \arbiter_bp_push_prt[0][Valid]\,
      I4 => \^bp_read_fifo_addr\(0),
      I5 => '1',
      O5 => DI,
      O6 => LI
    );
\Use_FPGA.Cnt_Bit_Gen[0].Active_Low.First_Bit.LUT_Inst_i_1__9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^queue_pop7_out\,
      I1 => \arbiter_bp_push_i_reg[0][Valid]_0\,
      O => \Use_FPGA.Almost_Empty_Inst_0\
    );
\Use_FPGA.Cnt_Bit_Gen[0].FDS_Inst\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ACLK,
      CE => '1',
      D => read_fifo_addr_next_0,
      Q => \^bp_read_fifo_addr\(0),
      S => Q
    );
\Use_FPGA.Cnt_Bit_Gen[0].No_Prot.First_Bit.LUT_Inst_i_5__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0045"
    )
        port map (
      I0 => bp_fifo_empty,
      I1 => S0_AXI_BREADY,
      I2 => S_AXI_BVALID_I_reg_0,
      I3 => \arbiter_bp_push_i_reg[0][Valid]\,
      O => \Use_Reg_Ctrl.queue_exist_i_reg\
    );
\Use_FPGA.Cnt_Bit_Gen[0].Use_Muxcy.MUXCY_Inst_CARRY4\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \NLW_Use_FPGA.Cnt_Bit_Gen[0].Use_Muxcy.MUXCY_Inst_CARRY4_CO_UNCONNECTED\(3),
      CO(2) => carry_3,
      CO(1) => carry_2,
      CO(0) => CI,
      CYINIT => '0',
      DI(3) => \NLW_Use_FPGA.Cnt_Bit_Gen[0].Use_Muxcy.MUXCY_Inst_CARRY4_DI_UNCONNECTED\(3),
      DI(2) => cnt_di_2,
      DI(1) => cnt_di_1,
      DI(0) => DI,
      O(3) => read_fifo_addr_next_3,
      O(2) => read_fifo_addr_next_2,
      O(1) => read_fifo_addr_next_1,
      O(0) => read_fifo_addr_next_0,
      S(3) => cnt_s_3,
      S(2) => cnt_s_2,
      S(1) => cnt_s_1,
      S(0) => LI
    );
\Use_FPGA.Cnt_Bit_Gen[1].Active_Low.Other_Bits.LUT_Inst\: unisim.vcomponents.LUT6_2
    generic map(
      INIT => X"BFAF405040504050"
    )
        port map (
      I0 => '0',
      I1 => '0',
      I2 => \^queue_pop7_out\,
      I3 => \arbiter_bp_push_prt[0][Valid]\,
      I4 => \^bp_read_fifo_addr\(1),
      I5 => '1',
      O5 => cnt_di_1,
      O6 => cnt_s_1
    );
\Use_FPGA.Cnt_Bit_Gen[1].FDS_Inst\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ACLK,
      CE => '1',
      D => read_fifo_addr_next_1,
      Q => \^bp_read_fifo_addr\(1),
      S => Q
    );
\Use_FPGA.Cnt_Bit_Gen[2].Active_Low.Other_Bits.LUT_Inst\: unisim.vcomponents.LUT6_2
    generic map(
      INIT => X"BFAF405040504050"
    )
        port map (
      I0 => '0',
      I1 => '0',
      I2 => \^queue_pop7_out\,
      I3 => \arbiter_bp_push_prt[0][Valid]\,
      I4 => \^bp_read_fifo_addr\(2),
      I5 => '1',
      O5 => cnt_di_2,
      O6 => cnt_s_2
    );
\Use_FPGA.Cnt_Bit_Gen[2].FDS_Inst\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ACLK,
      CE => '1',
      D => read_fifo_addr_next_2,
      Q => \^bp_read_fifo_addr\(2),
      S => Q
    );
\Use_FPGA.Cnt_Bit_Gen[3].Active_Low.Last_Bit.LUT_Inst\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFAF405040504050"
    )
        port map (
      I0 => '0',
      I1 => '0',
      I2 => \^queue_pop7_out\,
      I3 => \arbiter_bp_push_prt[0][Valid]\,
      I4 => \^bp_read_fifo_addr\(3),
      I5 => '1',
      O => cnt_s_3
    );
\Use_FPGA.Cnt_Bit_Gen[3].FDS_Inst\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ACLK,
      CE => '1',
      D => read_fifo_addr_next_3,
      Q => \^bp_read_fifo_addr\(3),
      S => Q
    );
\Use_FPGA.Empty_Inst\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ACLK,
      CE => '1',
      D => \Use_FPGA.Empty_Inst_i_1__3_n_0\,
      Q => bp_fifo_empty,
      S => Q
    );
\Use_FPGA.Empty_Inst_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E320"
    )
        port map (
      I0 => \Use_FPGA.Almost_Empty_Inst_n_0\,
      I1 => \arbiter_bp_push_prt[0][Valid]\,
      I2 => \^queue_pop7_out\,
      I3 => bp_fifo_empty,
      O => \Use_FPGA.Empty_Inst_i_1__3_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_system_cache_0_0_bit_reg_ce is
  port (
    CLK : in STD_LOGIC;
    SR : in STD_LOGIC;
    CE : in STD_LOGIC_VECTOR ( 0 to 0 );
    D : in STD_LOGIC;
    Q : out STD_LOGIC
  );
  attribute C_CE_LOW : string;
  attribute C_CE_LOW of design_1_system_cache_0_0_bit_reg_ce : entity is "1'b0";
  attribute C_IS_SET : string;
  attribute C_IS_SET of design_1_system_cache_0_0_bit_reg_ce : entity is "1'b0";
  attribute C_NUM_CE : integer;
  attribute C_NUM_CE of design_1_system_cache_0_0_bit_reg_ce : entity is 1;
  attribute C_TARGET : integer;
  attribute C_TARGET of design_1_system_cache_0_0_bit_reg_ce : entity is 3;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_system_cache_0_0_bit_reg_ce : entity is "bit_reg_ce";
end design_1_system_cache_0_0_bit_reg_ce;

architecture STRUCTURE of design_1_system_cache_0_0_bit_reg_ce is
begin
Inst: entity work.design_1_system_cache_0_0_reg_ce_284
     port map (
      CE(0) => CE(0),
      CLK => CLK,
      D => D,
      Q => Q,
      SR => SR
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_system_cache_0_0_bit_reg_ce_102 is
  port (
    \The_Bit[0].Using_FPGA.Using_Reset.FDS_Inst\ : out STD_LOGIC;
    Q : in STD_LOGIC;
    \The_Bit[0].Using_FPGA.Using_Reset.FDS_Inst_0\ : in STD_LOGIC;
    ACLK : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_system_cache_0_0_bit_reg_ce_102 : entity is "bit_reg_ce";
end design_1_system_cache_0_0_bit_reg_ce_102;

architecture STRUCTURE of design_1_system_cache_0_0_bit_reg_ce_102 is
begin
Inst: entity work.design_1_system_cache_0_0_reg_ce_271
     port map (
      ACLK => ACLK,
      Q => Q,
      \The_Bit[0].Using_FPGA.Using_Reset.FDS_Inst_0\ => \The_Bit[0].Using_FPGA.Using_Reset.FDS_Inst\,
      \The_Bit[0].Using_FPGA.Using_Reset.FDS_Inst_1\ => \The_Bit[0].Using_FPGA.Using_Reset.FDS_Inst_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_system_cache_0_0_bit_reg_ce_103 is
  port (
    \The_Bit[0].Using_FPGA.Using_Reset.FDS_Inst\ : out STD_LOGIC;
    \bs_fifo_mem_reg[0][Src][1]\ : out STD_LOGIC;
    Q : in STD_LOGIC;
    \The_Bit[0].Using_FPGA.Using_Reset.FDS_Inst_0\ : in STD_LOGIC;
    ACLK : in STD_LOGIC;
    \bs_fifo_mem_reg[0][Src][1]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    update_write_hit : in STD_LOGIC;
    \update_info[Keep]\ : in STD_LOGIC;
    queue_push120_out : in STD_LOGIC;
    update_write_miss : in STD_LOGIC;
    \update_info_reg[Allocate]\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_system_cache_0_0_bit_reg_ce_103 : entity is "bit_reg_ce";
end design_1_system_cache_0_0_bit_reg_ce_103;

architecture STRUCTURE of design_1_system_cache_0_0_bit_reg_ce_103 is
begin
Inst: entity work.design_1_system_cache_0_0_reg_ce_270
     port map (
      ACLK => ACLK,
      Q => Q,
      \The_Bit[0].Using_FPGA.Using_Reset.FDS_Inst_0\ => \The_Bit[0].Using_FPGA.Using_Reset.FDS_Inst\,
      \The_Bit[0].Using_FPGA.Using_Reset.FDS_Inst_1\ => \The_Bit[0].Using_FPGA.Using_Reset.FDS_Inst_0\,
      \bs_fifo_mem_reg[0][Src][1]\ => \bs_fifo_mem_reg[0][Src][1]\,
      \bs_fifo_mem_reg[0][Src][1]_0\(0) => \bs_fifo_mem_reg[0][Src][1]_0\(0),
      queue_push120_out => queue_push120_out,
      \update_info[Keep]\ => \update_info[Keep]\,
      \update_info_reg[Allocate]\ => \update_info_reg[Allocate]\,
      update_write_hit => update_write_hit,
      update_write_miss => update_write_miss
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_system_cache_0_0_bit_reg_ce_104 is
  port (
    update_need_bs : out STD_LOGIC;
    Q : in STD_LOGIC;
    \The_Bit[0].Using_FPGA.Using_Reset.FDS_Inst\ : in STD_LOGIC;
    ACLK : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_system_cache_0_0_bit_reg_ce_104 : entity is "bit_reg_ce";
end design_1_system_cache_0_0_bit_reg_ce_104;

architecture STRUCTURE of design_1_system_cache_0_0_bit_reg_ce_104 is
begin
Inst: entity work.design_1_system_cache_0_0_reg_ce_269
     port map (
      ACLK => ACLK,
      Q => Q,
      \The_Bit[0].Using_FPGA.Using_Reset.FDS_Inst_0\ => \The_Bit[0].Using_FPGA.Using_Reset.FDS_Inst\,
      update_need_bs => update_need_bs
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_system_cache_0_0_bit_reg_ce_105 is
  port (
    lu_check_valid_delayed_reg : out STD_LOGIC;
    S : out STD_LOGIC;
    wr_port_data_valid_i_reg : out STD_LOGIC;
    S_0 : out STD_LOGIC;
    wr_port_data_ready : out STD_LOGIC;
    lud_mem_waiting_for_pipe_reg : out STD_LOGIC;
    \The_Bit[0].Using_FPGA.Using_Reset.FDS_Inst\ : out STD_LOGIC;
    lookup_write_miss : out STD_LOGIC;
    \The_Bit[0].Using_FPGA.Using_Reset.FDS_Inst_0\ : out STD_LOGIC;
    \The_Bit[0].Using_FPGA.Using_Reset.FDS_Inst_1\ : out STD_LOGIC;
    \The_Bit[0].Using_FPGA.Using_Reset.FDS_Inst_2\ : out STD_LOGIC;
    \The_Bit[0].Using_FPGA.Using_Reset.FDS_Inst_3\ : out STD_LOGIC;
    \The_Bit[0].Using_FPGA.Using_Reset.FDS_Inst_4\ : out STD_LOGIC;
    \update_info_reg[Allocate]\ : out STD_LOGIC;
    p_185_in : out STD_LOGIC;
    A_N160_out : out STD_LOGIC;
    lookup_push_write_miss : out STD_LOGIC;
    S_1 : out STD_LOGIC;
    lud_step_delayed_restart_reg : out STD_LOGIC;
    S_2 : out STD_LOGIC;
    lookup_read_miss : out STD_LOGIC;
    lud_mem_delayed_read_data0 : out STD_LOGIC;
    lookup_last_beat : out STD_LOGIC;
    \The_Bit[0].Using_FPGA.Using_Set.FDS_Inst\ : out STD_LOGIC;
    lud_addr_pipeline_full_reg : out STD_LOGIC;
    lud_addr_pipeline_full_reg_0 : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \lookup_read_data_new[0,0][Hit]\ : out STD_LOGIC;
    \update_old_tag_reg[Addr][14]\ : out STD_LOGIC;
    wm_evict_reg : out STD_LOGIC;
    \lookup_read_data_new[0,1][Valid]\ : out STD_LOGIC;
    \lookup_read_data_new[0,0][Valid]\ : out STD_LOGIC;
    lookup_write_hit : out STD_LOGIC;
    \update_info_reg[Evict]\ : out STD_LOGIC;
    lookup_wm_will_use : out STD_LOGIC;
    lookup_miss : out STD_LOGIC;
    DI : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \The_Bit[0].Using_FPGA.Using_Reset.FDS_Inst_5\ : out STD_LOGIC;
    ADDRARDADDR : out STD_LOGIC_VECTOR ( 9 downto 0 );
    \lookup_offset_len_cnt_reg[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    lookup_next_is_last_beat : out STD_LOGIC;
    lu_ds_last_beat_next_last_n : out STD_LOGIC;
    SRI : out STD_LOGIC;
    DIBDI : out STD_LOGIC_VECTOR ( 0 to 0 );
    lru_check_used_way : out STD_LOGIC;
    \lookup_offset_cnt_reg[5]\ : out STD_LOGIC_VECTOR ( 5 downto 0 );
    \lud_mem_port_one_hot_reg[0]\ : out STD_LOGIC;
    \lud_mem_port_one_hot_reg[1]\ : out STD_LOGIC;
    \The_Bit[0].Using_FPGA.Using_Set.FDS_Inst_0\ : out STD_LOGIC;
    S_3 : out STD_LOGIC;
    lud_addr_pipeline_full_reg_1 : out STD_LOGIC;
    A141_out : out STD_LOGIC;
    S_4 : out STD_LOGIC;
    S_5 : out STD_LOGIC;
    A121_out : out STD_LOGIC;
    A149_out : out STD_LOGIC;
    A134_out : out STD_LOGIC;
    \The_Bit[0].Using_FPGA.Using_Set.FDS_Inst_1\ : out STD_LOGIC;
    \update_old_tag_reg[Addr][14]_0\ : out STD_LOGIC;
    wm_evict_reg_0 : out STD_LOGIC;
    lud_mem_last_reg : out STD_LOGIC;
    \lookup_offset_cnt_reg[5]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \lookup_offset_cnt_reg[3]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    lookup_offset_first_reg : out STD_LOGIC;
    lu_check_wait_for_update_reg : out STD_LOGIC;
    lu_check_wr_already_pushed_reg : out STD_LOGIC;
    lud_mem_already_used_reg : out STD_LOGIC;
    lud_write_hit_done_reg : out STD_LOGIC;
    lu_check_read_info_done_reg : out STD_LOGIC;
    \lu_check_protected_way_reg[0]\ : out STD_LOGIC;
    SRI_6 : out STD_LOGIC;
    SRI_7 : out STD_LOGIC;
    Q : in STD_LOGIC;
    ACLK : in STD_LOGIC;
    \lu_check_info_reg[Port_Num][0]\ : in STD_LOGIC;
    \wm_port_reg[0]\ : in STD_LOGIC;
    p_138_in : in STD_LOGIC;
    lu_mem_valid_reg : in STD_LOGIC;
    \Use_FPGA.Full_Inst\ : in STD_LOGIC;
    lud_addr_piperun : in STD_LOGIC;
    lud_mem_waiting_for_pipe_reg_0 : in STD_LOGIC;
    \The_Bit[1].Using_FPGA.Using_Reset.FDS_Inst\ : in STD_LOGIC;
    lu_check_piperun : in STD_LOGIC;
    \The_Bit[0].Using_FPGA.Using_Reset.FDS_Inst_6\ : in STD_LOGIC;
    update_piperun : in STD_LOGIC;
    \lu_check_locked_hit_reg[1]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \lu_check_tag_hit_reg[1]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \lu_check_info_reg[KillHit]\ : in STD_LOGIC;
    \The_Bit[0].Using_FPGA.Using_Reset.FDS_Inst_7\ : in STD_LOGIC;
    \lu_check_info_reg[Wr]_0\ : in STD_LOGIC;
    \lu_check_info_reg[KillHit]_0\ : in STD_LOGIC;
    update_need_bs : in STD_LOGIC;
    update_done_tag_write_reg : in STD_LOGIC;
    \lu_check_info_reg[Early]\ : in STD_LOGIC;
    \lu_check_info_reg[Wr]\ : in STD_LOGIC;
    lookup_miss_dirty : in STD_LOGIC;
    lu_mem_protect_conflict_reg : in STD_LOGIC;
    lookup_access_data_late : in STD_LOGIC;
    lud_mem_delayed_read_data : in STD_LOGIC;
    lud_mem_keep_single_during_stall : in STD_LOGIC;
    lud_mem_speculative_valid : in STD_LOGIC;
    lu_check_wr_already_pushed : in STD_LOGIC;
    update_write_miss_full : in STD_LOGIC;
    lookup_protect_conflict : in STD_LOGIC;
    lookup_push_write_miss_pre : in STD_LOGIC;
    lookup_push_wm_stall : in STD_LOGIC;
    lud_mem_already_used : in STD_LOGIC;
    lud_addr_pipeline_full_reg_2 : in STD_LOGIC;
    lud_addr_pipeline_full_reg_3 : in STD_LOGIC;
    lud_step_delayed_restart : in STD_LOGIC;
    \update_release_tag_reg[Addr][11]\ : in STD_LOGIC;
    lookup_restart_mem : in STD_LOGIC;
    \lu_mem_info_reg[Wr]\ : in STD_LOGIC;
    lu_mem_valid_reg_0 : in STD_LOGIC;
    \lu_check_locked_hit_reg[1]_0\ : in STD_LOGIC;
    \read_data_status[0,1][Hit_Full]\ : in STD_LOGIC;
    \lud_mem_port_one_hot_reg[1]_0\ : in STD_LOGIC;
    lud_step_offset_is_read : in STD_LOGIC;
    lud_reg_valid_reg : in STD_LOGIC;
    lud_step_offset : in STD_LOGIC;
    \access_data_info[0,0][Valid]\ : in STD_LOGIC;
    \access_data_info[0,1][Valid]\ : in STD_LOGIC;
    lu_check_wait_for_update : in STD_LOGIC;
    lookup_data_hit_stall : in STD_LOGIC;
    \lu_check_valid_bits_reg[1]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    lu_check_read_info_done : in STD_LOGIC;
    \lu_check_port_one_hot_reg[0]\ : in STD_LOGIC;
    \lu_check_info_reg[Keep]\ : in STD_LOGIC;
    \lookup_offset_cnt_reg[5]_1\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \lu_mem_info_reg[Addr][5]\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    D : in STD_LOGIC_VECTOR ( 13 downto 0 );
    lud_mem_completed_reg : in STD_LOGIC;
    p_162_in : in STD_LOGIC;
    lu_check_single_beat : in STD_LOGIC;
    lu_mem_single_beat_reg : in STD_LOGIC;
    lookup_next_is_last_beat_reg : in STD_LOGIC;
    \lu_mem_info_reg[Len][7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \lookup_offset_len_cnt_reg[7]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \lu_check_info_reg[Len][7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    lud_mem_waiting_for_pipe_reg_1 : in STD_LOGIC;
    lookup_offset_first_reg_0 : in STD_LOGIC;
    \lu_check_info_reg[Allocate]\ : in STD_LOGIC;
    lru_check_next_way : in STD_LOGIC;
    O : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \lu_check_info_reg[Addr_Use][5]\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \lu_mem_info_reg[Addr_Use][5]\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \lookup_offset_cnt_reg[4]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \lu_mem_info_reg[Kind]\ : in STD_LOGIC;
    \lu_check_info_reg[Kind]\ : in STD_LOGIC;
    \lu_mem_info_reg[Port_Num][0]\ : in STD_LOGIC;
    \lu_mem_info_reg[Addr][6]\ : in STD_LOGIC;
    \lu_mem_info_reg[Addr][7]\ : in STD_LOGIC;
    \lu_mem_info_reg[Addr][8]\ : in STD_LOGIC;
    \lu_mem_info_reg[Addr][9]\ : in STD_LOGIC;
    \lu_mem_info_reg[Addr][10]\ : in STD_LOGIC;
    \lu_mem_info_reg[Addr][11]\ : in STD_LOGIC;
    \lu_mem_info_reg[Addr][12]\ : in STD_LOGIC;
    \lu_mem_info_reg[Addr][13]\ : in STD_LOGIC;
    lud_mem_use_speculative : in STD_LOGIC;
    lud_write_hit_done_reg_0 : in STD_LOGIC;
    \lu_check_tag_hit_copy_wm_reg[1]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    access_valid : in STD_LOGIC;
    \lu_check_info_reg[Addr_Stp][5]\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \lu_mem_info_reg[Addr_Stp][5]\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    wr_port_data_last_i_reg : in STD_LOGIC;
    lu_check_protected_way : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_system_cache_0_0_bit_reg_ce_105 : entity is "bit_reg_ce";
end design_1_system_cache_0_0_bit_reg_ce_105;

architecture STRUCTURE of design_1_system_cache_0_0_bit_reg_ce_105 is
begin
Inst: entity work.design_1_system_cache_0_0_reg_ce_268
     port map (
      A121_out => A121_out,
      A134_out => A134_out,
      A141_out => A141_out,
      A149_out => A149_out,
      ACLK => ACLK,
      ADDRARDADDR(9 downto 0) => ADDRARDADDR(9 downto 0),
      A_N160_out => A_N160_out,
      D(13 downto 0) => D(13 downto 0),
      DI(3 downto 0) => DI(3 downto 0),
      DIBDI(0) => DIBDI(0),
      E(0) => E(0),
      O(3 downto 0) => O(3 downto 0),
      Q => Q,
      S => S,
      SRI => SRI,
      SRI_6 => SRI_6,
      SRI_7 => SRI_7,
      S_0 => S_0,
      S_1 => S_1,
      S_2 => S_2,
      S_3 => S_3,
      S_4 => S_4,
      S_5 => S_5,
      \The_Bit[0].Using_FPGA.Using_Reset.FDS_Inst_0\ => \The_Bit[0].Using_FPGA.Using_Reset.FDS_Inst\,
      \The_Bit[0].Using_FPGA.Using_Reset.FDS_Inst_1\ => \The_Bit[0].Using_FPGA.Using_Reset.FDS_Inst_0\,
      \The_Bit[0].Using_FPGA.Using_Reset.FDS_Inst_2\ => \The_Bit[0].Using_FPGA.Using_Reset.FDS_Inst_1\,
      \The_Bit[0].Using_FPGA.Using_Reset.FDS_Inst_3\ => \The_Bit[0].Using_FPGA.Using_Reset.FDS_Inst_2\,
      \The_Bit[0].Using_FPGA.Using_Reset.FDS_Inst_4\ => \The_Bit[0].Using_FPGA.Using_Reset.FDS_Inst_3\,
      \The_Bit[0].Using_FPGA.Using_Reset.FDS_Inst_5\ => \The_Bit[0].Using_FPGA.Using_Reset.FDS_Inst_4\,
      \The_Bit[0].Using_FPGA.Using_Reset.FDS_Inst_6\ => \The_Bit[0].Using_FPGA.Using_Reset.FDS_Inst_5\,
      \The_Bit[0].Using_FPGA.Using_Reset.FDS_Inst_7\ => \The_Bit[0].Using_FPGA.Using_Reset.FDS_Inst_6\,
      \The_Bit[0].Using_FPGA.Using_Reset.FDS_Inst_8\ => \The_Bit[0].Using_FPGA.Using_Reset.FDS_Inst_7\,
      \The_Bit[0].Using_FPGA.Using_Set.FDS_Inst\ => \The_Bit[0].Using_FPGA.Using_Set.FDS_Inst\,
      \The_Bit[0].Using_FPGA.Using_Set.FDS_Inst_0\ => \The_Bit[0].Using_FPGA.Using_Set.FDS_Inst_0\,
      \The_Bit[0].Using_FPGA.Using_Set.FDS_Inst_1\ => \The_Bit[0].Using_FPGA.Using_Set.FDS_Inst_1\,
      \The_Bit[1].Using_FPGA.Using_Reset.FDS_Inst\ => \The_Bit[1].Using_FPGA.Using_Reset.FDS_Inst\,
      \Use_FPGA.Full_Inst\ => \Use_FPGA.Full_Inst\,
      \access_data_info[0,0][Valid]\ => \access_data_info[0,0][Valid]\,
      \access_data_info[0,1][Valid]\ => \access_data_info[0,1][Valid]\,
      access_valid => access_valid,
      lookup_access_data_late => lookup_access_data_late,
      lookup_data_hit_stall => lookup_data_hit_stall,
      lookup_miss => lookup_miss,
      lookup_miss_dirty => lookup_miss_dirty,
      lookup_next_is_last_beat => lookup_next_is_last_beat,
      lookup_next_is_last_beat_reg => lookup_next_is_last_beat_reg,
      \lookup_offset_cnt_reg[3]\(3 downto 0) => \lookup_offset_cnt_reg[3]\(3 downto 0),
      \lookup_offset_cnt_reg[4]\(1 downto 0) => \lookup_offset_cnt_reg[4]\(1 downto 0),
      \lookup_offset_cnt_reg[5]\(5 downto 0) => \lookup_offset_cnt_reg[5]\(5 downto 0),
      \lookup_offset_cnt_reg[5]_0\(1 downto 0) => \lookup_offset_cnt_reg[5]_0\(1 downto 0),
      \lookup_offset_cnt_reg[5]_1\(5 downto 0) => \lookup_offset_cnt_reg[5]_1\(5 downto 0),
      lookup_offset_first_reg => lookup_offset_first_reg,
      lookup_offset_first_reg_0 => lookup_offset_first_reg_0,
      \lookup_offset_len_cnt_reg[7]\(7 downto 0) => \lookup_offset_len_cnt_reg[7]\(7 downto 0),
      \lookup_offset_len_cnt_reg[7]_0\(7 downto 0) => \lookup_offset_len_cnt_reg[7]_0\(7 downto 0),
      lookup_protect_conflict => lookup_protect_conflict,
      lookup_push_wm_stall => lookup_push_wm_stall,
      lookup_push_write_miss => lookup_push_write_miss,
      lookup_push_write_miss_pre => lookup_push_write_miss_pre,
      \lookup_read_data_new[0,0][Hit]\ => \lookup_read_data_new[0,0][Hit]\,
      \lookup_read_data_new[0,0][Valid]\ => \lookup_read_data_new[0,0][Valid]\,
      \lookup_read_data_new[0,1][Valid]\ => \lookup_read_data_new[0,1][Valid]\,
      lookup_read_hit_d1_reg => p_185_in,
      lookup_restart_mem => lookup_restart_mem,
      lookup_wm_will_use => lookup_wm_will_use,
      lookup_write_hit => lookup_write_hit,
      lookup_write_miss => lookup_write_miss,
      lru_check_next_way => lru_check_next_way,
      lru_check_used_way => lru_check_used_way,
      \lu_check_info_reg[Addr_Stp][5]\(5 downto 0) => \lu_check_info_reg[Addr_Stp][5]\(5 downto 0),
      \lu_check_info_reg[Addr_Use][5]\(5 downto 0) => \lu_check_info_reg[Addr_Use][5]\(5 downto 0),
      \lu_check_info_reg[Allocate]\ => \lu_check_info_reg[Allocate]\,
      \lu_check_info_reg[Early]\ => \lu_check_info_reg[Early]\,
      \lu_check_info_reg[Keep]\ => \lu_check_info_reg[Keep]\,
      \lu_check_info_reg[KillHit]\ => \lu_check_info_reg[KillHit]\,
      \lu_check_info_reg[KillHit]_0\ => \lu_check_info_reg[KillHit]_0\,
      \lu_check_info_reg[Kind]\ => \lu_check_info_reg[Kind]\,
      \lu_check_info_reg[Len][7]\(7 downto 0) => \lu_check_info_reg[Len][7]\(7 downto 0),
      \lu_check_info_reg[Port_Num][0]\ => \lu_check_info_reg[Port_Num][0]\,
      \lu_check_info_reg[Wr]\ => \lu_check_info_reg[Wr]\,
      \lu_check_info_reg[Wr]_0\ => \lu_check_info_reg[Wr]_0\,
      \lu_check_locked_hit_reg[1]\(1 downto 0) => \lu_check_locked_hit_reg[1]\(1 downto 0),
      \lu_check_locked_hit_reg[1]_0\ => \lu_check_locked_hit_reg[1]_0\,
      lu_check_piperun => lu_check_piperun,
      \lu_check_port_one_hot_reg[0]\ => \lu_check_port_one_hot_reg[0]\,
      lu_check_protected_way => lu_check_protected_way,
      \lu_check_protected_way_reg[0]\ => \lu_check_protected_way_reg[0]\,
      lu_check_read_info_done => lu_check_read_info_done,
      lu_check_read_info_done_reg => lu_check_read_info_done_reg,
      lu_check_single_beat => lu_check_single_beat,
      \lu_check_tag_hit_copy_wm_reg[1]\(1 downto 0) => \lu_check_tag_hit_copy_wm_reg[1]\(1 downto 0),
      \lu_check_tag_hit_reg[1]\(1 downto 0) => \lu_check_tag_hit_reg[1]\(1 downto 0),
      \lu_check_valid_bits_reg[1]\(1 downto 0) => \lu_check_valid_bits_reg[1]\(1 downto 0),
      lu_check_valid_delayed_reg => lu_check_valid_delayed_reg,
      lu_check_wait_for_update => lu_check_wait_for_update,
      lu_check_wait_for_update_reg => lu_check_wait_for_update_reg,
      lu_check_wr_already_pushed => lu_check_wr_already_pushed,
      lu_check_wr_already_pushed_reg => lu_check_wr_already_pushed_reg,
      lu_ds_last_beat_next_last_n => lu_ds_last_beat_next_last_n,
      \lu_mem_info_reg[Addr][10]\ => \lu_mem_info_reg[Addr][10]\,
      \lu_mem_info_reg[Addr][11]\ => \lu_mem_info_reg[Addr][11]\,
      \lu_mem_info_reg[Addr][12]\ => \lu_mem_info_reg[Addr][12]\,
      \lu_mem_info_reg[Addr][13]\ => \lu_mem_info_reg[Addr][13]\,
      \lu_mem_info_reg[Addr][5]\(5 downto 0) => \lu_mem_info_reg[Addr][5]\(5 downto 0),
      \lu_mem_info_reg[Addr][6]\ => \lu_mem_info_reg[Addr][6]\,
      \lu_mem_info_reg[Addr][7]\ => \lu_mem_info_reg[Addr][7]\,
      \lu_mem_info_reg[Addr][8]\ => \lu_mem_info_reg[Addr][8]\,
      \lu_mem_info_reg[Addr][9]\ => \lu_mem_info_reg[Addr][9]\,
      \lu_mem_info_reg[Addr_Stp][5]\(5 downto 0) => \lu_mem_info_reg[Addr_Stp][5]\(5 downto 0),
      \lu_mem_info_reg[Addr_Use][5]\(5 downto 0) => \lu_mem_info_reg[Addr_Use][5]\(5 downto 0),
      \lu_mem_info_reg[Kind]\ => \lu_mem_info_reg[Kind]\,
      \lu_mem_info_reg[Len][7]\(7 downto 0) => \lu_mem_info_reg[Len][7]\(7 downto 0),
      \lu_mem_info_reg[Port_Num][0]\ => \lu_mem_info_reg[Port_Num][0]\,
      \lu_mem_info_reg[Wr]\ => \lu_mem_info_reg[Wr]\,
      lu_mem_protect_conflict_reg => lu_mem_protect_conflict_reg,
      lu_mem_single_beat_reg => lu_mem_single_beat_reg,
      lu_mem_valid_reg => lu_mem_valid_reg,
      lu_mem_valid_reg_0 => lu_mem_valid_reg_0,
      lud_addr_pipeline_full_reg => lud_addr_pipeline_full_reg,
      lud_addr_pipeline_full_reg_0 => lud_addr_pipeline_full_reg_0,
      lud_addr_pipeline_full_reg_1 => lud_addr_pipeline_full_reg_1,
      lud_addr_pipeline_full_reg_2 => lud_addr_pipeline_full_reg_2,
      lud_addr_pipeline_full_reg_3 => lud_addr_pipeline_full_reg_3,
      lud_addr_piperun => lud_addr_piperun,
      lud_mem_already_used => lud_mem_already_used,
      lud_mem_already_used_reg => lud_mem_already_used_reg,
      lud_mem_completed_reg => lud_mem_completed_reg,
      lud_mem_delayed_read_data => lud_mem_delayed_read_data,
      lud_mem_delayed_read_data0 => lud_mem_delayed_read_data0,
      lud_mem_keep_single_during_stall => lud_mem_keep_single_during_stall,
      lud_mem_last_reg => lookup_last_beat,
      lud_mem_last_reg_0 => lud_mem_last_reg,
      \lud_mem_port_one_hot_reg[0]\ => \lud_mem_port_one_hot_reg[0]\,
      \lud_mem_port_one_hot_reg[1]\ => \lud_mem_port_one_hot_reg[1]\,
      \lud_mem_port_one_hot_reg[1]_0\ => \lud_mem_port_one_hot_reg[1]_0\,
      lud_mem_speculative_valid => lud_mem_speculative_valid,
      lud_mem_use_speculative => lud_mem_use_speculative,
      lud_mem_waiting_for_pipe_reg => lud_mem_waiting_for_pipe_reg,
      lud_mem_waiting_for_pipe_reg_0 => lud_mem_waiting_for_pipe_reg_0,
      lud_mem_waiting_for_pipe_reg_1 => lud_mem_waiting_for_pipe_reg_1,
      lud_reg_valid_reg => lud_reg_valid_reg,
      lud_step_delayed_restart => lud_step_delayed_restart,
      lud_step_delayed_restart_reg => lud_step_delayed_restart_reg,
      lud_step_offset => lud_step_offset,
      lud_step_offset_is_read => lud_step_offset_is_read,
      lud_write_hit_done_reg => lud_write_hit_done_reg,
      lud_write_hit_done_reg_0 => lud_write_hit_done_reg_0,
      p_138_in => p_138_in,
      p_162_in => p_162_in,
      \read_data_status[0,1][Hit_Full]\ => \read_data_status[0,1][Hit_Full]\,
      update_done_tag_write_reg => update_done_tag_write_reg,
      \update_info_reg[Allocate]\ => \update_info_reg[Allocate]\,
      \update_info_reg[Evict]\ => \update_info_reg[Evict]\,
      update_need_bs => update_need_bs,
      \update_old_tag_reg[Addr][14]\ => \update_old_tag_reg[Addr][14]\,
      \update_old_tag_reg[Addr][14]_0\ => \update_old_tag_reg[Addr][14]_0\,
      update_piperun => update_piperun,
      update_read_miss_reg => lookup_read_miss,
      \update_release_tag_reg[Addr][11]\ => \update_release_tag_reg[Addr][11]\,
      update_write_miss_full => update_write_miss_full,
      wm_evict_reg => wm_evict_reg,
      wm_evict_reg_0 => wm_evict_reg_0,
      \wm_port_reg[0]\ => \wm_port_reg[0]\,
      wr_port_data_last_i_reg => wr_port_data_last_i_reg,
      wr_port_data_ready => wr_port_data_ready,
      wr_port_data_valid_i_reg => wr_port_data_valid_i_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_system_cache_0_0_bit_reg_ce_106 is
  port (
    \The_Bit[0].Using_FPGA.Using_Reset.FDS_Inst\ : out STD_LOGIC;
    \M_AXI_AWLEN_reg[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \M_AXI_AWSIZE_reg[1]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \M_AXI_AWADDR_reg[31]\ : out STD_LOGIC_VECTOR ( 23 downto 0 );
    \M_AXI_AWBURST_reg[1]\ : out STD_LOGIC;
    Q : in STD_LOGIC;
    \The_Bit[0].Using_FPGA.Using_Reset.FDS_Inst_0\ : in STD_LOGIC;
    ACLK : in STD_LOGIC;
    \update_info_reg[Len][7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \update_info_reg[Size][2]\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \update_info_reg[Size][2]_0\ : in STD_LOGIC;
    \update_info_reg[Size][2]_1\ : in STD_LOGIC;
    \update_info_reg[Len][2]\ : in STD_LOGIC;
    \update_info_reg[Len][1]\ : in STD_LOGIC;
    \update_info_reg[Len][0]\ : in STD_LOGIC;
    \update_info_reg[Len][0]_0\ : in STD_LOGIC;
    \update_info_reg[Len][1]_0\ : in STD_LOGIC;
    \update_info_reg[Len][0]_1\ : in STD_LOGIC;
    \update_info_reg[Evict]\ : in STD_LOGIC;
    \update_old_tag_reg[Addr][31]\ : in STD_LOGIC_VECTOR ( 17 downto 0 );
    \update_info_reg[Addr][31]\ : in STD_LOGIC_VECTOR ( 23 downto 0 );
    \update_info_reg[Kind]\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_system_cache_0_0_bit_reg_ce_106 : entity is "bit_reg_ce";
end design_1_system_cache_0_0_bit_reg_ce_106;

architecture STRUCTURE of design_1_system_cache_0_0_bit_reg_ce_106 is
begin
Inst: entity work.design_1_system_cache_0_0_reg_ce_267
     port map (
      ACLK => ACLK,
      \M_AXI_AWADDR_reg[31]\(23 downto 0) => \M_AXI_AWADDR_reg[31]\(23 downto 0),
      \M_AXI_AWBURST_reg[1]\ => \M_AXI_AWBURST_reg[1]\,
      \M_AXI_AWLEN_reg[7]\(7 downto 0) => \M_AXI_AWLEN_reg[7]\(7 downto 0),
      \M_AXI_AWSIZE_reg[1]\(1 downto 0) => \M_AXI_AWSIZE_reg[1]\(1 downto 0),
      Q => Q,
      \The_Bit[0].Using_FPGA.Using_Reset.FDS_Inst_0\ => \The_Bit[0].Using_FPGA.Using_Reset.FDS_Inst\,
      \The_Bit[0].Using_FPGA.Using_Reset.FDS_Inst_1\ => \The_Bit[0].Using_FPGA.Using_Reset.FDS_Inst_0\,
      \update_info_reg[Addr][31]\(23 downto 0) => \update_info_reg[Addr][31]\(23 downto 0),
      \update_info_reg[Evict]\ => \update_info_reg[Evict]\,
      \update_info_reg[Kind]\ => \update_info_reg[Kind]\,
      \update_info_reg[Len][0]\ => \update_info_reg[Len][0]\,
      \update_info_reg[Len][0]_0\ => \update_info_reg[Len][0]_0\,
      \update_info_reg[Len][0]_1\ => \update_info_reg[Len][0]_1\,
      \update_info_reg[Len][1]\ => \update_info_reg[Len][1]\,
      \update_info_reg[Len][1]_0\ => \update_info_reg[Len][1]_0\,
      \update_info_reg[Len][2]\ => \update_info_reg[Len][2]\,
      \update_info_reg[Len][7]\(7 downto 0) => \update_info_reg[Len][7]\(7 downto 0),
      \update_info_reg[Size][2]\(2 downto 0) => \update_info_reg[Size][2]\(2 downto 0),
      \update_info_reg[Size][2]_0\ => \update_info_reg[Size][2]_0\,
      \update_info_reg[Size][2]_1\ => \update_info_reg[Size][2]_1\,
      \update_old_tag_reg[Addr][31]\(17 downto 0) => \update_old_tag_reg[Addr][31]\(17 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_system_cache_0_0_bit_reg_ce_211 is
  port (
    \Not_Using_XPM.Using_BRAM.Native.Using_B36_Sx.The_BRAMs[1].RAMB36_I1\ : out STD_LOGIC;
    DATA_INB : out STD_LOGIC_VECTOR ( 1 downto 0 );
    update_first_write_hit_reg : out STD_LOGIC;
    Q : in STD_LOGIC;
    \The_Bit[0].Using_FPGA.Using_Reset.FDS_Inst\ : in STD_LOGIC;
    ACLK : in STD_LOGIC;
    ri_merge_reg : in STD_LOGIC;
    update_readback_available : in STD_LOGIC;
    update_first_write_hit : in STD_LOGIC;
    update_write_miss : in STD_LOGIC;
    \update_info_reg[Allocate]\ : in STD_LOGIC;
    update_reused_tag : in STD_LOGIC;
    update_done_tag_write_reg : in STD_LOGIC;
    \lu_check_info_reg[KillHit]\ : in STD_LOGIC;
    \lu_check_tag_hit_reg[1]\ : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_system_cache_0_0_bit_reg_ce_211 : entity is "bit_reg_ce";
end design_1_system_cache_0_0_bit_reg_ce_211;

architecture STRUCTURE of design_1_system_cache_0_0_bit_reg_ce_211 is
begin
Inst: entity work.design_1_system_cache_0_0_reg_ce_216
     port map (
      ACLK => ACLK,
      DATA_INB(1 downto 0) => DATA_INB(1 downto 0),
      \Not_Using_XPM.Using_BRAM.Native.Using_B36_Sx.The_BRAMs[1].RAMB36_I1\ => \Not_Using_XPM.Using_BRAM.Native.Using_B36_Sx.The_BRAMs[1].RAMB36_I1\,
      Q => Q,
      \The_Bit[0].Using_FPGA.Using_Reset.FDS_Inst_0\ => \The_Bit[0].Using_FPGA.Using_Reset.FDS_Inst\,
      \lu_check_info_reg[KillHit]\ => \lu_check_info_reg[KillHit]\,
      \lu_check_tag_hit_reg[1]\(1 downto 0) => \lu_check_tag_hit_reg[1]\(1 downto 0),
      ri_merge_reg => ri_merge_reg,
      update_done_tag_write_reg => update_done_tag_write_reg,
      update_first_write_hit => update_first_write_hit,
      update_first_write_hit_reg => update_first_write_hit_reg,
      \update_info_reg[Allocate]\ => \update_info_reg[Allocate]\,
      update_readback_available => update_readback_available,
      update_reused_tag => update_reused_tag,
      update_write_miss => update_write_miss
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_system_cache_0_0_bit_reg_ce_212 is
  port (
    lud_mem_use_speculative : out STD_LOGIC;
    \The_Bit[0].Using_FPGA.Using_Reset.FDS_Inst\ : out STD_LOGIC;
    Q : in STD_LOGIC;
    lud_mem_completed_reg : in STD_LOGIC;
    ACLK : in STD_LOGIC;
    lud_mem_completed_reg_0 : in STD_LOGIC;
    lud_mem_waiting_for_pipe_reg : in STD_LOGIC;
    lookup_protect_conflict : in STD_LOGIC;
    lud_addr_piperun : in STD_LOGIC;
    \Use_FPGA.Full_Inst\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_system_cache_0_0_bit_reg_ce_212 : entity is "bit_reg_ce";
end design_1_system_cache_0_0_bit_reg_ce_212;

architecture STRUCTURE of design_1_system_cache_0_0_bit_reg_ce_212 is
begin
Inst: entity work.design_1_system_cache_0_0_reg_ce_215
     port map (
      ACLK => ACLK,
      Q => Q,
      \The_Bit[0].Using_FPGA.Using_Reset.FDS_Inst_0\ => \The_Bit[0].Using_FPGA.Using_Reset.FDS_Inst\,
      \Use_FPGA.Full_Inst\ => \Use_FPGA.Full_Inst\,
      lookup_protect_conflict => lookup_protect_conflict,
      lud_addr_piperun => lud_addr_piperun,
      lud_mem_completed_reg => lud_mem_completed_reg,
      lud_mem_completed_reg_0 => lud_mem_completed_reg_0,
      lud_mem_use_speculative => lud_mem_use_speculative,
      lud_mem_waiting_for_pipe_reg => lud_mem_waiting_for_pipe_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_system_cache_0_0_bit_reg_ce_213 is
  port (
    \Not_Using_XPM.Using_BRAM.Native.Using_B36_Sx.The_BRAMs[1].RAMB36_I1\ : out STD_LOGIC;
    DATA_INB : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC;
    \The_Bit[0].Using_FPGA.Using_Reset.FDS_Inst\ : in STD_LOGIC;
    ACLK : in STD_LOGIC;
    update_readback_available : in STD_LOGIC;
    \update_info_reg[Allocate]\ : in STD_LOGIC;
    \update_info_reg[Evict]\ : in STD_LOGIC;
    update_need_tag_write : in STD_LOGIC;
    update_done_tag_write_reg : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_system_cache_0_0_bit_reg_ce_213 : entity is "bit_reg_ce";
end design_1_system_cache_0_0_bit_reg_ce_213;

architecture STRUCTURE of design_1_system_cache_0_0_bit_reg_ce_213 is
begin
Inst: entity work.design_1_system_cache_0_0_reg_ce_214
     port map (
      ACLK => ACLK,
      DATA_INB(0) => DATA_INB(0),
      \Not_Using_XPM.Using_BRAM.Native.Using_B36_Sx.The_BRAMs[1].RAMB36_I1\ => \Not_Using_XPM.Using_BRAM.Native.Using_B36_Sx.The_BRAMs[1].RAMB36_I1\,
      Q => Q,
      \The_Bit[0].Using_FPGA.Using_Reset.FDS_Inst_0\ => \The_Bit[0].Using_FPGA.Using_Reset.FDS_Inst\,
      update_done_tag_write_reg => update_done_tag_write_reg,
      \update_info_reg[Allocate]\ => \update_info_reg[Allocate]\,
      \update_info_reg[Evict]\ => \update_info_reg[Evict]\,
      update_need_tag_write => update_need_tag_write,
      update_readback_available => update_readback_available
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_system_cache_0_0_bit_reg_ce__10\ is
  port (
    CLK : in STD_LOGIC;
    SR : in STD_LOGIC;
    CE : in STD_LOGIC_VECTOR ( 0 to 0 );
    D : in STD_LOGIC;
    Q : out STD_LOGIC
  );
  attribute C_CE_LOW : string;
  attribute C_CE_LOW of \design_1_system_cache_0_0_bit_reg_ce__10\ : entity is "1'b0";
  attribute C_IS_SET : string;
  attribute C_IS_SET of \design_1_system_cache_0_0_bit_reg_ce__10\ : entity is "1'b0";
  attribute C_NUM_CE : integer;
  attribute C_NUM_CE of \design_1_system_cache_0_0_bit_reg_ce__10\ : entity is 1;
  attribute C_TARGET : integer;
  attribute C_TARGET of \design_1_system_cache_0_0_bit_reg_ce__10\ : entity is 3;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_system_cache_0_0_bit_reg_ce__10\ : entity is "bit_reg_ce";
end \design_1_system_cache_0_0_bit_reg_ce__10\;

architecture STRUCTURE of \design_1_system_cache_0_0_bit_reg_ce__10\ is
begin
Inst: entity work.design_1_system_cache_0_0_reg_ce_23
     port map (
      CE(0) => CE(0),
      CLK => CLK,
      D => D,
      Q => Q,
      SR => SR
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_system_cache_0_0_bit_reg_ce__11\ is
  port (
    CLK : in STD_LOGIC;
    SR : in STD_LOGIC;
    CE : in STD_LOGIC_VECTOR ( 0 to 0 );
    D : in STD_LOGIC;
    Q : out STD_LOGIC
  );
  attribute C_CE_LOW : string;
  attribute C_CE_LOW of \design_1_system_cache_0_0_bit_reg_ce__11\ : entity is "1'b0";
  attribute C_IS_SET : string;
  attribute C_IS_SET of \design_1_system_cache_0_0_bit_reg_ce__11\ : entity is "1'b0";
  attribute C_NUM_CE : integer;
  attribute C_NUM_CE of \design_1_system_cache_0_0_bit_reg_ce__11\ : entity is 1;
  attribute C_TARGET : integer;
  attribute C_TARGET of \design_1_system_cache_0_0_bit_reg_ce__11\ : entity is 3;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_system_cache_0_0_bit_reg_ce__11\ : entity is "bit_reg_ce";
end \design_1_system_cache_0_0_bit_reg_ce__11\;

architecture STRUCTURE of \design_1_system_cache_0_0_bit_reg_ce__11\ is
begin
Inst: entity work.design_1_system_cache_0_0_reg_ce
     port map (
      CE(0) => CE(0),
      CLK => CLK,
      D => D,
      Q => Q,
      SR => SR
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_system_cache_0_0_bit_reg_ce__12\ is
  port (
    CLK : in STD_LOGIC;
    SR : in STD_LOGIC;
    CE : in STD_LOGIC_VECTOR ( 0 to 0 );
    D : in STD_LOGIC;
    Q : out STD_LOGIC
  );
  attribute C_CE_LOW : string;
  attribute C_CE_LOW of \design_1_system_cache_0_0_bit_reg_ce__12\ : entity is "1'b0";
  attribute C_IS_SET : string;
  attribute C_IS_SET of \design_1_system_cache_0_0_bit_reg_ce__12\ : entity is "1'b0";
  attribute C_NUM_CE : integer;
  attribute C_NUM_CE of \design_1_system_cache_0_0_bit_reg_ce__12\ : entity is 1;
  attribute C_TARGET : integer;
  attribute C_TARGET of \design_1_system_cache_0_0_bit_reg_ce__12\ : entity is 3;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_system_cache_0_0_bit_reg_ce__12\ : entity is "bit_reg_ce";
end \design_1_system_cache_0_0_bit_reg_ce__12\;

architecture STRUCTURE of \design_1_system_cache_0_0_bit_reg_ce__12\ is
begin
Inst: entity work.design_1_system_cache_0_0_reg_ce_40
     port map (
      CE(0) => CE(0),
      CLK => CLK,
      D => D,
      Q => Q,
      SR => SR
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_system_cache_0_0_bit_reg_ce__13\ is
  port (
    CLK : in STD_LOGIC;
    SR : in STD_LOGIC;
    CE : in STD_LOGIC_VECTOR ( 0 to 0 );
    D : in STD_LOGIC;
    Q : out STD_LOGIC
  );
  attribute C_CE_LOW : string;
  attribute C_CE_LOW of \design_1_system_cache_0_0_bit_reg_ce__13\ : entity is "1'b0";
  attribute C_IS_SET : string;
  attribute C_IS_SET of \design_1_system_cache_0_0_bit_reg_ce__13\ : entity is "1'b0";
  attribute C_NUM_CE : integer;
  attribute C_NUM_CE of \design_1_system_cache_0_0_bit_reg_ce__13\ : entity is 1;
  attribute C_TARGET : integer;
  attribute C_TARGET of \design_1_system_cache_0_0_bit_reg_ce__13\ : entity is 3;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_system_cache_0_0_bit_reg_ce__13\ : entity is "bit_reg_ce";
end \design_1_system_cache_0_0_bit_reg_ce__13\;

architecture STRUCTURE of \design_1_system_cache_0_0_bit_reg_ce__13\ is
begin
Inst: entity work.design_1_system_cache_0_0_reg_ce_272
     port map (
      CE(0) => CE(0),
      CLK => CLK,
      D => D,
      Q => Q,
      SR => SR
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_system_cache_0_0_bit_reg_ce__14\ is
  port (
    CLK : in STD_LOGIC;
    SR : in STD_LOGIC;
    CE : in STD_LOGIC_VECTOR ( 0 to 0 );
    D : in STD_LOGIC;
    Q : out STD_LOGIC
  );
  attribute C_CE_LOW : string;
  attribute C_CE_LOW of \design_1_system_cache_0_0_bit_reg_ce__14\ : entity is "1'b0";
  attribute C_IS_SET : string;
  attribute C_IS_SET of \design_1_system_cache_0_0_bit_reg_ce__14\ : entity is "1'b0";
  attribute C_NUM_CE : integer;
  attribute C_NUM_CE of \design_1_system_cache_0_0_bit_reg_ce__14\ : entity is 1;
  attribute C_TARGET : integer;
  attribute C_TARGET of \design_1_system_cache_0_0_bit_reg_ce__14\ : entity is 3;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_system_cache_0_0_bit_reg_ce__14\ : entity is "bit_reg_ce";
end \design_1_system_cache_0_0_bit_reg_ce__14\;

architecture STRUCTURE of \design_1_system_cache_0_0_bit_reg_ce__14\ is
begin
Inst: entity work.design_1_system_cache_0_0_reg_ce_101
     port map (
      CE(0) => CE(0),
      CLK => CLK,
      D => D,
      Q => Q,
      SR => SR
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_system_cache_0_0_bit_reg_ce__15\ is
  port (
    CLK : in STD_LOGIC;
    SR : in STD_LOGIC;
    CE : in STD_LOGIC_VECTOR ( 0 to 0 );
    D : in STD_LOGIC;
    Q : out STD_LOGIC
  );
  attribute C_CE_LOW : string;
  attribute C_CE_LOW of \design_1_system_cache_0_0_bit_reg_ce__15\ : entity is "1'b0";
  attribute C_IS_SET : string;
  attribute C_IS_SET of \design_1_system_cache_0_0_bit_reg_ce__15\ : entity is "1'b0";
  attribute C_NUM_CE : integer;
  attribute C_NUM_CE of \design_1_system_cache_0_0_bit_reg_ce__15\ : entity is 1;
  attribute C_TARGET : integer;
  attribute C_TARGET of \design_1_system_cache_0_0_bit_reg_ce__15\ : entity is 3;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_system_cache_0_0_bit_reg_ce__15\ : entity is "bit_reg_ce";
end \design_1_system_cache_0_0_bit_reg_ce__15\;

architecture STRUCTURE of \design_1_system_cache_0_0_bit_reg_ce__15\ is
begin
Inst: entity work.design_1_system_cache_0_0_reg_ce_283
     port map (
      CE(0) => CE(0),
      CLK => CLK,
      D => D,
      Q => Q,
      SR => SR
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_system_cache_0_0_bit_reg_ce__16\ is
  port (
    CLK : in STD_LOGIC;
    SR : in STD_LOGIC;
    CE : in STD_LOGIC_VECTOR ( 0 to 0 );
    D : in STD_LOGIC;
    Q : out STD_LOGIC
  );
  attribute C_CE_LOW : string;
  attribute C_CE_LOW of \design_1_system_cache_0_0_bit_reg_ce__16\ : entity is "1'b0";
  attribute C_IS_SET : string;
  attribute C_IS_SET of \design_1_system_cache_0_0_bit_reg_ce__16\ : entity is "1'b0";
  attribute C_NUM_CE : integer;
  attribute C_NUM_CE of \design_1_system_cache_0_0_bit_reg_ce__16\ : entity is 1;
  attribute C_TARGET : integer;
  attribute C_TARGET of \design_1_system_cache_0_0_bit_reg_ce__16\ : entity is 3;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_system_cache_0_0_bit_reg_ce__16\ : entity is "bit_reg_ce";
end \design_1_system_cache_0_0_bit_reg_ce__16\;

architecture STRUCTURE of \design_1_system_cache_0_0_bit_reg_ce__16\ is
begin
Inst: entity work.design_1_system_cache_0_0_reg_ce_273
     port map (
      CE(0) => CE(0),
      CLK => CLK,
      D => D,
      Q => Q,
      SR => SR
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_system_cache_0_0_bit_reg_ce__17\ is
  port (
    in0 : out STD_LOGIC;
    ARESET : in STD_LOGIC;
    ACLK : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_system_cache_0_0_bit_reg_ce__17\ : entity is "bit_reg_ce";
end \design_1_system_cache_0_0_bit_reg_ce__17\;

architecture STRUCTURE of \design_1_system_cache_0_0_bit_reg_ce__17\ is
begin
Inst: entity work.design_1_system_cache_0_0_reg_ce_43
     port map (
      ACLK => ACLK,
      ARESET => ARESET,
      in0 => in0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_system_cache_0_0_bit_reg_ce__parameterized2\ is
  port (
    lookup_access_data_late : out STD_LOGIC;
    S : out STD_LOGIC;
    A32_out : out STD_LOGIC;
    \Use_FPGA.Full_Inst\ : in STD_LOGIC;
    lu_mem_valid_reg : in STD_LOGIC;
    ACLK : in STD_LOGIC;
    lud_mem_speculative_valid : in STD_LOGIC;
    \lu_check_info_reg[Wr]\ : in STD_LOGIC;
    lud_mem_last : in STD_LOGIC;
    lud_mem_already_used : in STD_LOGIC;
    lu_mem_protect_conflict_reg : in STD_LOGIC;
    lu_mem_protect_conflict_d1 : in STD_LOGIC;
    \lu_check_info_delayed_reg[Wr]\ : in STD_LOGIC;
    lu_check_valid_delayed : in STD_LOGIC;
    lookup_read_hit_d1 : in STD_LOGIC;
    lookup_offset_first : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_system_cache_0_0_bit_reg_ce__parameterized2\ : entity is "bit_reg_ce";
end \design_1_system_cache_0_0_bit_reg_ce__parameterized2\;

architecture STRUCTURE of \design_1_system_cache_0_0_bit_reg_ce__parameterized2\ is
begin
Inst: entity work.\design_1_system_cache_0_0_reg_ce__parameterized1\
     port map (
      A32_out => A32_out,
      ACLK => ACLK,
      S => S,
      \Use_FPGA.Full_Inst\ => \Use_FPGA.Full_Inst\,
      lookup_access_data_late => lookup_access_data_late,
      lookup_offset_first => lookup_offset_first,
      lookup_read_hit_d1 => lookup_read_hit_d1,
      \lu_check_info_delayed_reg[Wr]\ => \lu_check_info_delayed_reg[Wr]\,
      \lu_check_info_reg[Wr]\ => \lu_check_info_reg[Wr]\,
      lu_check_valid_delayed => lu_check_valid_delayed,
      lu_mem_protect_conflict_d1 => lu_mem_protect_conflict_d1,
      lu_mem_protect_conflict_reg => lu_mem_protect_conflict_reg,
      lu_mem_valid_reg => lu_mem_valid_reg,
      lud_mem_already_used => lud_mem_already_used,
      lud_mem_last => lud_mem_last,
      lud_mem_speculative_valid => lud_mem_speculative_valid
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_system_cache_0_0_carry_compare is
  port (
    update_match_addr : out STD_LOGIC;
    \The_Compare[0].sel_reg\ : in STD_LOGIC;
    update_need_tag_write_carry : in STD_LOGIC;
    A_0 : in STD_LOGIC;
    \The_Compare[2].sel_reg\ : in STD_LOGIC;
    lopt : in STD_LOGIC;
    lopt_1 : out STD_LOGIC;
    lopt_2 : in STD_LOGIC;
    lopt_3 : out STD_LOGIC;
    lopt_4 : out STD_LOGIC;
    lopt_5 : in STD_LOGIC;
    lopt_6 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_system_cache_0_0_carry_compare : entity is "carry_compare";
end design_1_system_cache_0_0_carry_compare;

architecture STRUCTURE of design_1_system_cache_0_0_carry_compare is
  signal carry_1 : STD_LOGIC;
  signal carry_2 : STD_LOGIC;
begin
\The_Compare[0].carry_and_I1\: entity work.design_1_system_cache_0_0_carry_and_84
     port map (
      \The_Compare[0].sel_reg\ => \The_Compare[0].sel_reg\,
      carry_1 => carry_1,
      lopt => lopt,
      lopt_1 => lopt_1,
      update_need_tag_write_carry => update_need_tag_write_carry
    );
\The_Compare[1].carry_and_I1\: entity work.design_1_system_cache_0_0_carry_and_85
     port map (
      A_0 => A_0,
      carry_1 => carry_1,
      carry_2 => carry_2,
      lopt => lopt_2,
      lopt_1 => lopt_3
    );
\The_Compare[2].carry_and_I1\: entity work.design_1_system_cache_0_0_carry_and_86
     port map (
      \The_Compare[2].sel_reg\ => \The_Compare[2].sel_reg\,
      carry_2 => carry_2,
      lopt => lopt_4,
      lopt_1 => lopt_5,
      lopt_2 => lopt_6,
      update_match_addr => update_match_addr
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_system_cache_0_0_carry_compare_154 is
  port (
    lu_check_match_addr : out STD_LOGIC;
    \The_Compare[2].sel_reg\ : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 5 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 5 downto 0 );
    lopt : out STD_LOGIC;
    lopt_1 : in STD_LOGIC;
    lopt_2 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_system_cache_0_0_carry_compare_154 : entity is "carry_compare";
end design_1_system_cache_0_0_carry_compare_154;

architecture STRUCTURE of design_1_system_cache_0_0_carry_compare_154 is
  signal carry_1 : STD_LOGIC;
  signal carry_2 : STD_LOGIC;
  signal \^lopt\ : STD_LOGIC;
  signal \^lopt_1\ : STD_LOGIC;
  signal \^lopt_2\ : STD_LOGIC;
  signal lopt_3 : STD_LOGIC;
  signal lopt_4 : STD_LOGIC;
  signal lopt_5 : STD_LOGIC;
  signal lopt_6 : STD_LOGIC;
  signal lopt_7 : STD_LOGIC;
begin
  lopt <= lopt_5;
  lopt_6 <= lopt_1;
  lopt_7 <= lopt_2;
\The_Compare[0].carry_and_I1\: entity work.design_1_system_cache_0_0_carry_and_250
     port map (
      D(2 downto 0) => D(2 downto 0),
      Q(2 downto 0) => Q(2 downto 0),
      carry_1 => carry_1,
      lopt => \^lopt\,
      lopt_1 => \^lopt_1\,
      lopt_2 => \^lopt_2\,
      lopt_3 => lopt_3,
      lopt_4 => lopt_4,
      lopt_5 => \The_Compare[2].sel_reg\,
      lopt_6 => lopt_5,
      lopt_7 => lopt_6,
      lopt_8 => lopt_7
    );
\The_Compare[1].carry_and_I1\: entity work.design_1_system_cache_0_0_carry_and_251
     port map (
      D(2 downto 0) => D(5 downto 3),
      Q(2 downto 0) => Q(5 downto 3),
      carry_1 => carry_1,
      carry_2 => carry_2,
      lopt => \^lopt\,
      lopt_1 => \^lopt_1\,
      lopt_2 => \^lopt_2\
    );
\The_Compare[2].carry_and_I1\: entity work.design_1_system_cache_0_0_carry_and_252
     port map (
      \The_Compare[2].sel_reg\ => \The_Compare[2].sel_reg\,
      carry_2 => carry_2,
      lopt => lopt_3,
      lopt_1 => lopt_4,
      lu_check_match_addr => lu_check_match_addr
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_system_cache_0_0_carry_compare_192 is
  port (
    lu_mem_match_addr : out STD_LOGIC;
    \The_Compare[0].sel_reg\ : in STD_LOGIC;
    A_3 : in STD_LOGIC;
    \lu_mem_info_reg[Addr][13]\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \lu_mem_info_reg[Addr][12]\ : in STD_LOGIC;
    lopt : out STD_LOGIC;
    lopt_1 : in STD_LOGIC;
    lopt_2 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_system_cache_0_0_carry_compare_192 : entity is "carry_compare";
end design_1_system_cache_0_0_carry_compare_192;

architecture STRUCTURE of design_1_system_cache_0_0_carry_compare_192 is
  signal carry_1 : STD_LOGIC;
  signal carry_2 : STD_LOGIC;
  signal \^lopt\ : STD_LOGIC;
  signal \^lopt_1\ : STD_LOGIC;
  signal \^lopt_2\ : STD_LOGIC;
  signal lopt_3 : STD_LOGIC;
  signal lopt_4 : STD_LOGIC;
  signal lopt_5 : STD_LOGIC;
  signal lopt_6 : STD_LOGIC;
  signal lopt_7 : STD_LOGIC;
begin
  lopt <= lopt_5;
  lopt_6 <= lopt_1;
  lopt_7 <= lopt_2;
\The_Compare[0].carry_and_I1\: entity work.design_1_system_cache_0_0_carry_and_224
     port map (
      \The_Compare[0].sel_reg\ => \The_Compare[0].sel_reg\,
      carry_1 => carry_1,
      lopt => \^lopt\,
      lopt_1 => \^lopt_1\,
      lopt_2 => A_3,
      lopt_3 => \^lopt_2\,
      lopt_4 => lopt_3,
      lopt_5 => lopt_4,
      lopt_6 => lopt_5,
      lopt_7 => lopt_6,
      lopt_8 => lopt_7
    );
\The_Compare[1].carry_and_I1\: entity work.design_1_system_cache_0_0_carry_and_225
     port map (
      A_3 => A_3,
      carry_1 => carry_1,
      carry_2 => carry_2,
      lopt => \^lopt\,
      lopt_1 => \^lopt_1\
    );
\The_Compare[2].carry_and_I1\: entity work.design_1_system_cache_0_0_carry_and_226
     port map (
      Q(1 downto 0) => Q(1 downto 0),
      carry_2 => carry_2,
      lopt => \^lopt_2\,
      lopt_1 => lopt_3,
      lopt_2 => lopt_4,
      \lu_mem_info_reg[Addr][12]\ => \lu_mem_info_reg[Addr][12]\,
      \lu_mem_info_reg[Addr][13]\ => \lu_mem_info_reg[Addr][13]\,
      lu_mem_match_addr => lu_mem_match_addr
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_system_cache_0_0_carry_compare__parameterized2\ is
  port (
    update_tag_match_pre_0 : out STD_LOGIC;
    \The_Compare[0].sel_reg_3\ : in STD_LOGIC;
    update_sel_readback_tag_0 : in STD_LOGIC;
    A_4 : in STD_LOGIC;
    \The_Compare[2].sel_reg_5\ : in STD_LOGIC;
    \The_Compare[3].sel_reg\ : in STD_LOGIC;
    \The_Compare[4].sel_reg\ : in STD_LOGIC;
    \The_Compare[5].sel_reg\ : in STD_LOGIC;
    lopt : in STD_LOGIC;
    lopt_1 : out STD_LOGIC;
    lopt_2 : in STD_LOGIC;
    lopt_3 : out STD_LOGIC;
    lopt_4 : in STD_LOGIC;
    lopt_5 : out STD_LOGIC;
    lopt_6 : out STD_LOGIC;
    lopt_7 : in STD_LOGIC;
    lopt_8 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_system_cache_0_0_carry_compare__parameterized2\ : entity is "carry_compare";
end \design_1_system_cache_0_0_carry_compare__parameterized2\;

architecture STRUCTURE of \design_1_system_cache_0_0_carry_compare__parameterized2\ is
  signal carry_1 : STD_LOGIC;
  signal carry_2 : STD_LOGIC;
  signal carry_3 : STD_LOGIC;
  signal carry_4 : STD_LOGIC;
  signal carry_5 : STD_LOGIC;
  signal lopt_10 : STD_LOGIC;
  signal lopt_11 : STD_LOGIC;
  signal lopt_12 : STD_LOGIC;
  signal \^lopt_6\ : STD_LOGIC;
  signal \^lopt_7\ : STD_LOGIC;
  signal \^lopt_8\ : STD_LOGIC;
  signal lopt_9 : STD_LOGIC;
begin
  lopt_11 <= lopt_7;
  lopt_12 <= lopt_8;
  lopt_6 <= lopt_10;
\The_Compare[0].carry_and_I1\: entity work.design_1_system_cache_0_0_carry_and_95
     port map (
      \The_Compare[0].sel_reg_3\ => \The_Compare[0].sel_reg_3\,
      carry_1 => carry_1,
      lopt => lopt,
      lopt_1 => lopt_1,
      update_sel_readback_tag_0 => update_sel_readback_tag_0
    );
\The_Compare[1].carry_and_I1\: entity work.design_1_system_cache_0_0_carry_and_96
     port map (
      A_4 => A_4,
      carry_1 => carry_1,
      carry_2 => carry_2,
      lopt => lopt_2,
      lopt_1 => lopt_3
    );
\The_Compare[2].carry_and_I1\: entity work.design_1_system_cache_0_0_carry_and_97
     port map (
      \The_Compare[2].sel_reg_5\ => \The_Compare[2].sel_reg_5\,
      carry_2 => carry_2,
      carry_3 => carry_3,
      lopt => lopt_4,
      lopt_1 => lopt_5
    );
\The_Compare[3].carry_and_I1\: entity work.design_1_system_cache_0_0_carry_and_98
     port map (
      \The_Compare[3].sel_reg\ => \The_Compare[3].sel_reg\,
      carry_3 => carry_3,
      carry_4 => carry_4,
      lopt => \^lopt_6\,
      lopt_1 => \^lopt_7\,
      lopt_2 => \The_Compare[4].sel_reg\,
      lopt_3 => \^lopt_8\,
      lopt_4 => lopt_9,
      lopt_5 => \The_Compare[5].sel_reg\,
      lopt_6 => lopt_10,
      lopt_7 => lopt_11,
      lopt_8 => lopt_12
    );
\The_Compare[4].carry_and_I1\: entity work.design_1_system_cache_0_0_carry_and_99
     port map (
      \The_Compare[4].sel_reg\ => \The_Compare[4].sel_reg\,
      carry_4 => carry_4,
      carry_5 => carry_5,
      lopt => \^lopt_6\,
      lopt_1 => \^lopt_7\
    );
\The_Compare[5].carry_and_I1\: entity work.design_1_system_cache_0_0_carry_and_100
     port map (
      \The_Compare[5].sel_reg\ => \The_Compare[5].sel_reg\,
      carry_5 => carry_5,
      lopt => \^lopt_8\,
      lopt_1 => lopt_9,
      update_tag_match_pre_0 => update_tag_match_pre_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_system_cache_0_0_carry_compare__parameterized2_119\ is
  port (
    lu_mem_pre_pure_valid_tag_0 : out STD_LOGIC;
    \lu_check_tag_hit_reg[0]\ : out STD_LOGIC;
    \lu_check_tag_hit_reg[0]_0\ : out STD_LOGIC;
    \lu_check_tag_hit_reg[0]_1\ : out STD_LOGIC;
    \lu_check_tag_hit_reg[0]_2\ : out STD_LOGIC;
    \lu_check_tag_hit_reg[0]_3\ : out STD_LOGIC;
    \lu_check_tag_hit_reg[0]_4\ : out STD_LOGIC;
    lu_mem_valid_carry_0 : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 17 downto 0 );
    lu_mem_protect_conflict_reg : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 17 downto 0 );
    DATA_OUTA : in STD_LOGIC_VECTOR ( 17 downto 0 );
    lopt : in STD_LOGIC;
    lopt_1 : out STD_LOGIC;
    lopt_2 : out STD_LOGIC;
    lopt_3 : in STD_LOGIC;
    lopt_4 : out STD_LOGIC;
    lopt_5 : out STD_LOGIC;
    lopt_6 : in STD_LOGIC;
    lopt_7 : out STD_LOGIC;
    lopt_8 : out STD_LOGIC;
    lopt_9 : out STD_LOGIC;
    lopt_10 : in STD_LOGIC;
    lopt_11 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_system_cache_0_0_carry_compare__parameterized2_119\ : entity is "carry_compare";
end \design_1_system_cache_0_0_carry_compare__parameterized2_119\;

architecture STRUCTURE of \design_1_system_cache_0_0_carry_compare__parameterized2_119\ is
  signal carry_1 : STD_LOGIC;
  signal carry_2 : STD_LOGIC;
  signal carry_3 : STD_LOGIC;
  signal carry_4 : STD_LOGIC;
  signal carry_5 : STD_LOGIC;
  signal \^lopt_10\ : STD_LOGIC;
  signal \^lopt_11\ : STD_LOGIC;
  signal lopt_12 : STD_LOGIC;
  signal lopt_13 : STD_LOGIC;
  signal lopt_14 : STD_LOGIC;
  signal lopt_15 : STD_LOGIC;
  signal lopt_16 : STD_LOGIC;
  signal lopt_17 : STD_LOGIC;
  signal \^lopt_9\ : STD_LOGIC;
begin
  lopt_16 <= lopt_10;
  lopt_17 <= lopt_11;
  lopt_9 <= lopt_15;
\The_Compare[0].carry_and_I1\: entity work.design_1_system_cache_0_0_carry_and_261
     port map (
      D(2 downto 0) => D(2 downto 0),
      DATA_OUTA(2 downto 0) => DATA_OUTA(2 downto 0),
      Q(2 downto 0) => Q(2 downto 0),
      carry_1 => carry_1,
      lopt => lopt,
      lopt_1 => lopt_1,
      lopt_2 => lopt_2,
      \lu_check_tag_hit_reg[0]\ => \lu_check_tag_hit_reg[0]\,
      lu_mem_protect_conflict_reg => lu_mem_protect_conflict_reg,
      lu_mem_valid_carry_0 => lu_mem_valid_carry_0
    );
\The_Compare[1].carry_and_I1\: entity work.design_1_system_cache_0_0_carry_and_262
     port map (
      D(2 downto 0) => D(5 downto 3),
      DATA_OUTA(2 downto 0) => DATA_OUTA(5 downto 3),
      Q(2 downto 0) => Q(5 downto 3),
      carry_1 => carry_1,
      carry_2 => carry_2,
      lopt => lopt_3,
      lopt_1 => lopt_4,
      lopt_2 => lopt_5,
      \lu_check_tag_hit_reg[0]\ => \lu_check_tag_hit_reg[0]_0\,
      lu_mem_protect_conflict_reg => lu_mem_protect_conflict_reg
    );
\The_Compare[2].carry_and_I1\: entity work.design_1_system_cache_0_0_carry_and_263
     port map (
      D(2 downto 0) => D(8 downto 6),
      DATA_OUTA(2 downto 0) => DATA_OUTA(8 downto 6),
      Q(2 downto 0) => Q(8 downto 6),
      carry_2 => carry_2,
      carry_3 => carry_3,
      lopt => lopt_6,
      lopt_1 => lopt_7,
      lopt_2 => lopt_8,
      \lu_check_tag_hit_reg[0]\ => \lu_check_tag_hit_reg[0]_1\,
      lu_mem_protect_conflict_reg => lu_mem_protect_conflict_reg
    );
\The_Compare[3].carry_and_I1\: entity work.design_1_system_cache_0_0_carry_and_264
     port map (
      D(2 downto 0) => D(11 downto 9),
      DATA_OUTA(2 downto 0) => DATA_OUTA(11 downto 9),
      Q(2 downto 0) => Q(11 downto 9),
      carry_3 => carry_3,
      carry_4 => carry_4,
      lopt => \^lopt_9\,
      lopt_1 => \^lopt_10\,
      lopt_2 => \^lopt_11\,
      lopt_3 => lopt_12,
      lopt_4 => lopt_13,
      lopt_5 => lopt_14,
      lopt_6 => lopt_15,
      lopt_7 => lopt_16,
      lopt_8 => lopt_17,
      \lu_check_tag_hit_reg[0]\ => \lu_check_tag_hit_reg[0]_2\,
      lu_mem_protect_conflict_reg => lu_mem_protect_conflict_reg
    );
\The_Compare[4].carry_and_I1\: entity work.design_1_system_cache_0_0_carry_and_265
     port map (
      D(2 downto 0) => D(14 downto 12),
      DATA_OUTA(2 downto 0) => DATA_OUTA(14 downto 12),
      Q(2 downto 0) => Q(14 downto 12),
      carry_4 => carry_4,
      carry_5 => carry_5,
      lopt => \^lopt_9\,
      lopt_1 => \^lopt_10\,
      lopt_2 => \^lopt_11\,
      \lu_check_tag_hit_reg[0]\ => \lu_check_tag_hit_reg[0]_3\,
      lu_mem_protect_conflict_reg => lu_mem_protect_conflict_reg
    );
\The_Compare[5].carry_and_I1\: entity work.design_1_system_cache_0_0_carry_and_266
     port map (
      D(2 downto 0) => D(17 downto 15),
      DATA_OUTA(2 downto 0) => DATA_OUTA(17 downto 15),
      Q(2 downto 0) => Q(17 downto 15),
      carry_5 => carry_5,
      lopt => lopt_12,
      lopt_1 => lopt_13,
      lopt_2 => lopt_14,
      \lu_check_tag_hit_reg[0]\ => \lu_check_tag_hit_reg[0]_4\,
      lu_mem_pre_pure_valid_tag_0 => lu_mem_pre_pure_valid_tag_0,
      lu_mem_protect_conflict_reg => lu_mem_protect_conflict_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_system_cache_0_0_carry_compare__parameterized2_136\ is
  port (
    lu_mem_pre_pure_valid_tag_1 : out STD_LOGIC;
    lu_mem_valid_carry_1 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 11 downto 0 );
    lu_mem_protect_conflict_reg : in STD_LOGIC;
    \lu_check_info_reg[Addr][31]\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    DATA_OUTA : in STD_LOGIC_VECTOR ( 17 downto 0 );
    \lu_check_info_reg[Addr][14]\ : in STD_LOGIC;
    \lu_check_info_reg[Addr][17]\ : in STD_LOGIC;
    \lu_check_info_reg[Addr][20]\ : in STD_LOGIC;
    \lu_check_info_reg[Addr][23]\ : in STD_LOGIC;
    \lu_check_info_reg[Addr][26]\ : in STD_LOGIC;
    \lu_check_info_reg[Addr][29]\ : in STD_LOGIC;
    lopt : in STD_LOGIC;
    lopt_1 : out STD_LOGIC;
    lopt_2 : out STD_LOGIC;
    lopt_3 : in STD_LOGIC;
    lopt_4 : out STD_LOGIC;
    lopt_5 : out STD_LOGIC;
    lopt_6 : in STD_LOGIC;
    lopt_7 : out STD_LOGIC;
    lopt_8 : out STD_LOGIC;
    lopt_9 : out STD_LOGIC;
    lopt_10 : in STD_LOGIC;
    lopt_11 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_system_cache_0_0_carry_compare__parameterized2_136\ : entity is "carry_compare";
end \design_1_system_cache_0_0_carry_compare__parameterized2_136\;

architecture STRUCTURE of \design_1_system_cache_0_0_carry_compare__parameterized2_136\ is
  signal carry_1 : STD_LOGIC;
  signal carry_2 : STD_LOGIC;
  signal carry_3 : STD_LOGIC;
  signal carry_4 : STD_LOGIC;
  signal carry_5 : STD_LOGIC;
  signal \^lopt_10\ : STD_LOGIC;
  signal \^lopt_11\ : STD_LOGIC;
  signal lopt_12 : STD_LOGIC;
  signal lopt_13 : STD_LOGIC;
  signal lopt_14 : STD_LOGIC;
  signal lopt_15 : STD_LOGIC;
  signal lopt_16 : STD_LOGIC;
  signal lopt_17 : STD_LOGIC;
  signal \^lopt_9\ : STD_LOGIC;
begin
  lopt_16 <= lopt_10;
  lopt_17 <= lopt_11;
  lopt_9 <= lopt_15;
\The_Compare[0].carry_and_I1\: entity work.design_1_system_cache_0_0_carry_and_255
     port map (
      DATA_OUTA(2 downto 0) => DATA_OUTA(2 downto 0),
      Q(1 downto 0) => Q(1 downto 0),
      carry_1 => carry_1,
      lopt => lopt,
      lopt_1 => lopt_1,
      lopt_2 => lopt_2,
      \lu_check_info_reg[Addr][14]\ => \lu_check_info_reg[Addr][14]\,
      \lu_check_info_reg[Addr][16]\(1 downto 0) => \lu_check_info_reg[Addr][31]\(1 downto 0),
      lu_mem_protect_conflict_reg => lu_mem_protect_conflict_reg,
      lu_mem_valid_carry_1 => lu_mem_valid_carry_1
    );
\The_Compare[1].carry_and_I1\: entity work.design_1_system_cache_0_0_carry_and_256
     port map (
      DATA_OUTA(2 downto 0) => DATA_OUTA(5 downto 3),
      Q(1 downto 0) => Q(3 downto 2),
      carry_1 => carry_1,
      carry_2 => carry_2,
      lopt => lopt_3,
      lopt_1 => lopt_4,
      lopt_2 => lopt_5,
      \lu_check_info_reg[Addr][17]\ => \lu_check_info_reg[Addr][17]\,
      \lu_check_info_reg[Addr][19]\(1 downto 0) => \lu_check_info_reg[Addr][31]\(3 downto 2),
      lu_mem_protect_conflict_reg => lu_mem_protect_conflict_reg
    );
\The_Compare[2].carry_and_I1\: entity work.design_1_system_cache_0_0_carry_and_257
     port map (
      DATA_OUTA(2 downto 0) => DATA_OUTA(8 downto 6),
      Q(1 downto 0) => Q(5 downto 4),
      carry_2 => carry_2,
      carry_3 => carry_3,
      lopt => lopt_6,
      lopt_1 => lopt_7,
      lopt_2 => lopt_8,
      \lu_check_info_reg[Addr][20]\ => \lu_check_info_reg[Addr][20]\,
      \lu_check_info_reg[Addr][22]\(1 downto 0) => \lu_check_info_reg[Addr][31]\(5 downto 4),
      lu_mem_protect_conflict_reg => lu_mem_protect_conflict_reg
    );
\The_Compare[3].carry_and_I1\: entity work.design_1_system_cache_0_0_carry_and_258
     port map (
      DATA_OUTA(2 downto 0) => DATA_OUTA(11 downto 9),
      Q(1 downto 0) => Q(7 downto 6),
      carry_3 => carry_3,
      carry_4 => carry_4,
      lopt => \^lopt_9\,
      lopt_1 => \^lopt_10\,
      lopt_2 => \^lopt_11\,
      lopt_3 => lopt_12,
      lopt_4 => lopt_13,
      lopt_5 => lopt_14,
      lopt_6 => lopt_15,
      lopt_7 => lopt_16,
      lopt_8 => lopt_17,
      \lu_check_info_reg[Addr][23]\ => \lu_check_info_reg[Addr][23]\,
      \lu_check_info_reg[Addr][25]\(1 downto 0) => \lu_check_info_reg[Addr][31]\(7 downto 6),
      lu_mem_protect_conflict_reg => lu_mem_protect_conflict_reg
    );
\The_Compare[4].carry_and_I1\: entity work.design_1_system_cache_0_0_carry_and_259
     port map (
      DATA_OUTA(2 downto 0) => DATA_OUTA(14 downto 12),
      Q(1 downto 0) => Q(9 downto 8),
      carry_4 => carry_4,
      carry_5 => carry_5,
      lopt => \^lopt_9\,
      lopt_1 => \^lopt_10\,
      lopt_2 => \^lopt_11\,
      \lu_check_info_reg[Addr][26]\ => \lu_check_info_reg[Addr][26]\,
      \lu_check_info_reg[Addr][28]\(1 downto 0) => \lu_check_info_reg[Addr][31]\(9 downto 8),
      lu_mem_protect_conflict_reg => lu_mem_protect_conflict_reg
    );
\The_Compare[5].carry_and_I1\: entity work.design_1_system_cache_0_0_carry_and_260
     port map (
      DATA_OUTA(2 downto 0) => DATA_OUTA(17 downto 15),
      Q(1 downto 0) => Q(11 downto 10),
      carry_5 => carry_5,
      lopt => lopt_12,
      lopt_1 => lopt_13,
      lopt_2 => lopt_14,
      \lu_check_info_reg[Addr][29]\ => \lu_check_info_reg[Addr][29]\,
      \lu_check_info_reg[Addr][31]\(1 downto 0) => \lu_check_info_reg[Addr][31]\(11 downto 10),
      lu_mem_pre_pure_valid_tag_1 => lu_mem_pre_pure_valid_tag_1,
      lu_mem_protect_conflict_reg => lu_mem_protect_conflict_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_system_cache_0_0_carry_compare__parameterized2_59\ is
  port (
    update_tag_match_pre_1 : out STD_LOGIC;
    \The_Compare[0].sel_reg_6\ : in STD_LOGIC;
    update_sel_readback_tag_1 : in STD_LOGIC;
    A_7 : in STD_LOGIC;
    \The_Compare[2].sel_reg_8\ : in STD_LOGIC;
    \The_Compare[3].sel_reg_9\ : in STD_LOGIC;
    \The_Compare[4].sel_reg_10\ : in STD_LOGIC;
    \The_Compare[5].sel_reg_11\ : in STD_LOGIC;
    lopt : in STD_LOGIC;
    lopt_1 : out STD_LOGIC;
    lopt_2 : in STD_LOGIC;
    lopt_3 : out STD_LOGIC;
    lopt_4 : in STD_LOGIC;
    lopt_5 : out STD_LOGIC;
    lopt_6 : out STD_LOGIC;
    lopt_7 : in STD_LOGIC;
    lopt_8 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_system_cache_0_0_carry_compare__parameterized2_59\ : entity is "carry_compare";
end \design_1_system_cache_0_0_carry_compare__parameterized2_59\;

architecture STRUCTURE of \design_1_system_cache_0_0_carry_compare__parameterized2_59\ is
  signal carry_1 : STD_LOGIC;
  signal carry_2 : STD_LOGIC;
  signal carry_3 : STD_LOGIC;
  signal carry_4 : STD_LOGIC;
  signal carry_5 : STD_LOGIC;
  signal lopt_10 : STD_LOGIC;
  signal lopt_11 : STD_LOGIC;
  signal lopt_12 : STD_LOGIC;
  signal \^lopt_6\ : STD_LOGIC;
  signal \^lopt_7\ : STD_LOGIC;
  signal \^lopt_8\ : STD_LOGIC;
  signal lopt_9 : STD_LOGIC;
begin
  lopt_11 <= lopt_7;
  lopt_12 <= lopt_8;
  lopt_6 <= lopt_10;
\The_Compare[0].carry_and_I1\: entity work.design_1_system_cache_0_0_carry_and_89
     port map (
      \The_Compare[0].sel_reg_6\ => \The_Compare[0].sel_reg_6\,
      carry_1 => carry_1,
      lopt => lopt,
      lopt_1 => lopt_1,
      update_sel_readback_tag_1 => update_sel_readback_tag_1
    );
\The_Compare[1].carry_and_I1\: entity work.design_1_system_cache_0_0_carry_and_90
     port map (
      A_7 => A_7,
      carry_1 => carry_1,
      carry_2 => carry_2,
      lopt => lopt_2,
      lopt_1 => lopt_3
    );
\The_Compare[2].carry_and_I1\: entity work.design_1_system_cache_0_0_carry_and_91
     port map (
      \The_Compare[2].sel_reg_8\ => \The_Compare[2].sel_reg_8\,
      carry_2 => carry_2,
      carry_3 => carry_3,
      lopt => lopt_4,
      lopt_1 => lopt_5
    );
\The_Compare[3].carry_and_I1\: entity work.design_1_system_cache_0_0_carry_and_92
     port map (
      \The_Compare[3].sel_reg_9\ => \The_Compare[3].sel_reg_9\,
      carry_3 => carry_3,
      carry_4 => carry_4,
      lopt => \^lopt_6\,
      lopt_1 => \^lopt_7\,
      lopt_2 => \The_Compare[4].sel_reg_10\,
      lopt_3 => \^lopt_8\,
      lopt_4 => lopt_9,
      lopt_5 => \The_Compare[5].sel_reg_11\,
      lopt_6 => lopt_10,
      lopt_7 => lopt_11,
      lopt_8 => lopt_12
    );
\The_Compare[4].carry_and_I1\: entity work.design_1_system_cache_0_0_carry_and_93
     port map (
      \The_Compare[4].sel_reg_10\ => \The_Compare[4].sel_reg_10\,
      carry_4 => carry_4,
      carry_5 => carry_5,
      lopt => \^lopt_6\,
      lopt_1 => \^lopt_7\
    );
\The_Compare[5].carry_and_I1\: entity work.design_1_system_cache_0_0_carry_and_94
     port map (
      \The_Compare[5].sel_reg_11\ => \The_Compare[5].sel_reg_11\,
      carry_5 => carry_5,
      lopt => \^lopt_8\,
      lopt_1 => lopt_9,
      update_tag_match_pre_1 => update_tag_match_pre_1
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_system_cache_0_0_carry_compare_const is
  port (
    lookup_io_data_stall : out STD_LOGIC;
    lookup_io_stall_valid : in STD_LOGIC;
    \lu_check_info_reg[Wr]\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    lopt : in STD_LOGIC;
    lopt_1 : out STD_LOGIC;
    lopt_2 : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_system_cache_0_0_carry_compare_const : entity is "carry_compare_const";
end design_1_system_cache_0_0_carry_compare_const;

architecture STRUCTURE of design_1_system_cache_0_0_carry_compare_const is
begin
\The_Compare[0].carry_and_I1\: entity work.design_1_system_cache_0_0_carry_and_247
     port map (
      Q(1 downto 0) => Q(1 downto 0),
      lookup_io_data_stall => lookup_io_data_stall,
      lookup_io_stall_valid => lookup_io_stall_valid,
      lopt => lopt,
      lopt_1 => lopt_1,
      lopt_2 => lopt_2,
      \lu_check_info_reg[Wr]\ => \lu_check_info_reg[Wr]\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_system_cache_0_0_carry_compare_const_184 is
  port (
    dirty_bit_valid : out STD_LOGIC;
    dirty_bit : in STD_LOGIC;
    \lu_check_info_reg[KillHit]\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    lopt : in STD_LOGIC;
    lopt_1 : out STD_LOGIC;
    lopt_2 : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_system_cache_0_0_carry_compare_const_184 : entity is "carry_compare_const";
end design_1_system_cache_0_0_carry_compare_const_184;

architecture STRUCTURE of design_1_system_cache_0_0_carry_compare_const_184 is
begin
\The_Compare[0].carry_and_I1\: entity work.design_1_system_cache_0_0_carry_and_230
     port map (
      Q(1 downto 0) => Q(1 downto 0),
      dirty_bit => dirty_bit,
      dirty_bit_valid => dirty_bit_valid,
      lopt => lopt,
      lopt_1 => lopt_1,
      lopt_2 => lopt_2,
      \lu_check_info_reg[KillHit]\ => \lu_check_info_reg[KillHit]\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_system_cache_0_0_carry_compare_const__parameterized1\ is
  port (
    Carry_OUT : out STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \lu_check_info_reg[Wr]\ : in STD_LOGIC;
    Carry_IN : in STD_LOGIC;
    lopt : in STD_LOGIC;
    lopt_1 : out STD_LOGIC;
    lopt_2 : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_system_cache_0_0_carry_compare_const__parameterized1\ : entity is "carry_compare_const";
end \design_1_system_cache_0_0_carry_compare_const__parameterized1\;

architecture STRUCTURE of \design_1_system_cache_0_0_carry_compare_const__parameterized1\ is
begin
\The_Compare[0].carry_and_I1\: entity work.\design_1_system_cache_0_0_carry_and__parameterized3_240\
     port map (
      Carry_IN => Carry_IN,
      Carry_OUT => Carry_OUT,
      Q(1 downto 0) => Q(1 downto 0),
      lopt => lopt,
      lopt_1 => lopt_1,
      lopt_2 => lopt_2,
      \lu_check_info_reg[Wr]\ => \lu_check_info_reg[Wr]\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_system_cache_0_0_carry_compare_const__parameterized3\ is
  port (
    Carry_Out : out STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    lopt : out STD_LOGIC;
    lopt_1 : in STD_LOGIC;
    lopt_2 : in STD_LOGIC;
    lopt_3 : out STD_LOGIC;
    lopt_4 : in STD_LOGIC;
    lopt_5 : in STD_LOGIC;
    lopt_6 : out STD_LOGIC;
    lopt_7 : in STD_LOGIC;
    lopt_8 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_system_cache_0_0_carry_compare_const__parameterized3\ : entity is "carry_compare_const";
end \design_1_system_cache_0_0_carry_compare_const__parameterized3\;

architecture STRUCTURE of \design_1_system_cache_0_0_carry_compare_const__parameterized3\ is
begin
\The_Compare[0].carry_and_I1\: entity work.\design_1_system_cache_0_0_carry_and__parameterized3_239\
     port map (
      Carry_Out => Carry_Out,
      Q(1 downto 0) => Q(1 downto 0),
      lopt => lopt,
      lopt_1 => lopt_1,
      lopt_2 => lopt_2,
      lopt_3 => lopt_3,
      lopt_4 => lopt_4,
      lopt_5 => lopt_5,
      lopt_6 => lopt_6,
      lopt_7 => lopt_7,
      lopt_8 => lopt_8
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_system_cache_0_0_carry_compare_const__parameterized3_182\ is
  port (
    Carry_OUT : out STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    Carry_IN : in STD_LOGIC;
    lopt : in STD_LOGIC;
    lopt_1 : out STD_LOGIC;
    lopt_2 : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_system_cache_0_0_carry_compare_const__parameterized3_182\ : entity is "carry_compare_const";
end \design_1_system_cache_0_0_carry_compare_const__parameterized3_182\;

architecture STRUCTURE of \design_1_system_cache_0_0_carry_compare_const__parameterized3_182\ is
begin
\The_Compare[0].carry_and_I1\: entity work.\design_1_system_cache_0_0_carry_and__parameterized3_231\
     port map (
      Carry_IN => Carry_IN,
      Carry_OUT => Carry_OUT,
      Q(1 downto 0) => Q(1 downto 0),
      lopt => lopt,
      lopt_1 => lopt_1,
      lopt_2 => lopt_2
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_system_cache_0_0_carry_compare_const__parameterized3_194\ is
  port (
    Carry_Out : out STD_LOGIC;
    Carry_In : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    lopt : in STD_LOGIC;
    lopt_1 : out STD_LOGIC;
    lopt_2 : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_system_cache_0_0_carry_compare_const__parameterized3_194\ : entity is "carry_compare_const";
end \design_1_system_cache_0_0_carry_compare_const__parameterized3_194\;

architecture STRUCTURE of \design_1_system_cache_0_0_carry_compare_const__parameterized3_194\ is
begin
\The_Compare[0].carry_and_I1\: entity work.\design_1_system_cache_0_0_carry_and__parameterized3_222\
     port map (
      Carry_In => Carry_In,
      Carry_Out => Carry_Out,
      Q(1 downto 0) => Q(1 downto 0),
      lopt => lopt,
      lopt_1 => lopt_1,
      lopt_2 => lopt_2
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_system_cache_0_0_carry_compare_const__parameterized5\ is
  port (
    Carry_Out : out STD_LOGIC;
    Carry_In : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    lopt : in STD_LOGIC;
    lopt_1 : out STD_LOGIC;
    lopt_2 : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_system_cache_0_0_carry_compare_const__parameterized5\ : entity is "carry_compare_const";
end \design_1_system_cache_0_0_carry_compare_const__parameterized5\;

architecture STRUCTURE of \design_1_system_cache_0_0_carry_compare_const__parameterized5\ is
begin
\The_Compare[0].carry_and_I1\: entity work.design_1_system_cache_0_0_carry_and_234
     port map (
      Carry_In => Carry_In,
      Carry_Out => Carry_Out,
      Q(1 downto 0) => Q(1 downto 0),
      lopt => lopt,
      lopt_1 => lopt_1,
      lopt_2 => lopt_2
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_system_cache_0_0_carry_compare_const__parameterized7\ is
  port (
    Carry_IN : out STD_LOGIC;
    \The_Bit[0].Using_FPGA.Using_Reset.FDS_Inst\ : in STD_LOGIC;
    lru_dirty_bit : in STD_LOGIC;
    lopt : in STD_LOGIC;
    lopt_1 : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_system_cache_0_0_carry_compare_const__parameterized7\ : entity is "carry_compare_const";
end \design_1_system_cache_0_0_carry_compare_const__parameterized7\;

architecture STRUCTURE of \design_1_system_cache_0_0_carry_compare_const__parameterized7\ is
begin
\The_Compare[0].carry_and_I1\: entity work.design_1_system_cache_0_0_carry_and_232
     port map (
      Carry_IN => Carry_IN,
      \The_Bit[0].Using_FPGA.Using_Reset.FDS_Inst\ => \The_Bit[0].Using_FPGA.Using_Reset.FDS_Inst\,
      lopt => lopt,
      lopt_1 => lopt_1,
      lru_dirty_bit => lru_dirty_bit
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_system_cache_0_0_carry_compare_const__parameterized7_193\ is
  port (
    Carry_IN : out STD_LOGIC;
    lru_protected_bit : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    lopt : in STD_LOGIC;
    lopt_1 : out STD_LOGIC;
    lopt_2 : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_system_cache_0_0_carry_compare_const__parameterized7_193\ : entity is "carry_compare_const";
end \design_1_system_cache_0_0_carry_compare_const__parameterized7_193\;

architecture STRUCTURE of \design_1_system_cache_0_0_carry_compare_const__parameterized7_193\ is
begin
\The_Compare[0].carry_and_I1\: entity work.design_1_system_cache_0_0_carry_and_223
     port map (
      Carry_IN => Carry_IN,
      Q(1 downto 0) => Q(1 downto 0),
      lopt => lopt,
      lopt_1 => lopt_1,
      lopt_2 => lopt_2,
      lru_protected_bit => lru_protected_bit
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_system_cache_0_0_carry_select_and is
  port (
    update_read_miss_resize_ok : out STD_LOGIC;
    ud_rm_use_resize_part_ok : in STD_LOGIC;
    ri_port : in STD_LOGIC;
    r_miss_fifo_full : in STD_LOGIC;
    \read_data_status[0,0][Hit_Full]\ : in STD_LOGIC;
    \lookup_read_data_info[0,0][Valid]\ : in STD_LOGIC;
    update_read_resize_finish_reg : in STD_LOGIC;
    update_read_resize_selected_reg : in STD_LOGIC;
    r_miss_fifo_full_8 : in STD_LOGIC;
    \read_data_status[0,1][Hit_Full]\ : in STD_LOGIC;
    \lookup_read_data_info[0,1][Valid]\ : in STD_LOGIC;
    lopt : in STD_LOGIC;
    lopt_1 : out STD_LOGIC;
    lopt_2 : out STD_LOGIC;
    lopt_3 : out STD_LOGIC;
    lopt_4 : in STD_LOGIC;
    lopt_5 : in STD_LOGIC;
    lopt_6 : out STD_LOGIC;
    lopt_7 : in STD_LOGIC;
    lopt_8 : in STD_LOGIC;
    lopt_9 : out STD_LOGIC;
    lopt_10 : in STD_LOGIC;
    lopt_11 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_system_cache_0_0_carry_select_and : entity is "carry_select_and";
end design_1_system_cache_0_0_carry_select_and;

architecture STRUCTURE of design_1_system_cache_0_0_carry_select_and is
  signal carry_1 : STD_LOGIC;
begin
\The_Compare[0].carry_and_I1\: entity work.design_1_system_cache_0_0_carry_and_87
     port map (
      carry_1 => carry_1,
      \lookup_read_data_info[0,0][Valid]\ => \lookup_read_data_info[0,0][Valid]\,
      lopt => lopt,
      lopt_1 => lopt_1,
      lopt_2 => lopt_2,
      r_miss_fifo_full => r_miss_fifo_full,
      \read_data_status[0,0][Hit_Full]\ => \read_data_status[0,0][Hit_Full]\,
      ri_port => ri_port,
      ud_rm_use_resize_part_ok => ud_rm_use_resize_part_ok,
      update_read_resize_finish_reg => update_read_resize_finish_reg,
      update_read_resize_selected_reg => update_read_resize_selected_reg
    );
\The_Compare[1].carry_and_I1\: entity work.design_1_system_cache_0_0_carry_and_88
     port map (
      carry_1 => carry_1,
      \lookup_read_data_info[0,1][Valid]\ => \lookup_read_data_info[0,1][Valid]\,
      lopt => lopt_3,
      lopt_1 => lopt_4,
      lopt_2 => lopt_5,
      lopt_3 => lopt_6,
      lopt_4 => lopt_7,
      lopt_5 => lopt_8,
      lopt_6 => lopt_9,
      lopt_7 => lopt_10,
      lopt_8 => lopt_11,
      r_miss_fifo_full_8 => r_miss_fifo_full_8,
      \read_data_status[0,1][Hit_Full]\ => \read_data_status[0,1][Hit_Full]\,
      ri_port => ri_port,
      update_read_miss_resize_ok => update_read_miss_resize_ok,
      update_read_resize_finish_reg => update_read_resize_finish_reg,
      update_read_resize_selected_reg => update_read_resize_selected_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_system_cache_0_0_carry_select_and_177 is
  port (
    WEA : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \The_Compare[0].sel_reg_5\ : in STD_LOGIC;
    Carry_Out : in STD_LOGIC;
    A_6 : in STD_LOGIC;
    \wr_port_data_info_reg[0][BE][3]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \wr_port_data_info_reg[0][BE][3]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    lu_check_wait_for_update : in STD_LOGIC;
    lu_check_allow_write_reg : in STD_LOGIC;
    \lu_check_info_reg[Port_Num][0]\ : in STD_LOGIC;
    lopt : in STD_LOGIC;
    lopt_1 : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_system_cache_0_0_carry_select_and_177 : entity is "carry_select_and";
end design_1_system_cache_0_0_carry_select_and_177;

architecture STRUCTURE of design_1_system_cache_0_0_carry_select_and_177 is
  signal carry_1 : STD_LOGIC;
begin
\The_Compare[0].carry_and_I1\: entity work.design_1_system_cache_0_0_carry_and_235
     port map (
      Carry_Out => Carry_Out,
      \The_Compare[0].sel_reg_5\ => \The_Compare[0].sel_reg_5\,
      carry_1 => carry_1,
      lopt => lopt,
      lopt_1 => lopt_1
    );
\The_Compare[1].carry_and_I1\: entity work.design_1_system_cache_0_0_carry_and_236
     port map (
      A_6 => A_6,
      WEA(3 downto 0) => WEA(3 downto 0),
      carry_1 => carry_1,
      lu_check_allow_write_reg => lu_check_allow_write_reg,
      \lu_check_info_reg[Port_Num][0]\ => \lu_check_info_reg[Port_Num][0]\,
      lu_check_wait_for_update => lu_check_wait_for_update,
      \wr_port_data_info_reg[0][BE][3]\(3 downto 0) => \wr_port_data_info_reg[0][BE][3]\(3 downto 0),
      \wr_port_data_info_reg[0][BE][3]_0\(3 downto 0) => \wr_port_data_info_reg[0][BE][3]_0\(3 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_system_cache_0_0_carry_select_and_n is
  port (
    Carry_In : out STD_LOGIC;
    lookup_write_hit_carry : in STD_LOGIC;
    \lu_check_info_reg[Port_Num][0]\ : in STD_LOGIC;
    update_write_miss_busy : in STD_LOGIC_VECTOR ( 1 downto 0 );
    lopt : out STD_LOGIC;
    lopt_1 : in STD_LOGIC;
    lopt_2 : in STD_LOGIC;
    lopt_3 : out STD_LOGIC;
    lopt_4 : in STD_LOGIC;
    lopt_5 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_system_cache_0_0_carry_select_and_n : entity is "carry_select_and_n";
end design_1_system_cache_0_0_carry_select_and_n;

architecture STRUCTURE of design_1_system_cache_0_0_carry_select_and_n is
  signal carry_1 : STD_LOGIC;
  signal \^lopt\ : STD_LOGIC;
  signal \^lopt_1\ : STD_LOGIC;
  signal \^lopt_2\ : STD_LOGIC;
  signal \^lopt_3\ : STD_LOGIC;
  signal \^lopt_4\ : STD_LOGIC;
  signal \^lopt_5\ : STD_LOGIC;
  signal lopt_6 : STD_LOGIC;
  signal lopt_7 : STD_LOGIC;
  signal lopt_8 : STD_LOGIC;
begin
  \^lopt_4\ <= lopt_1;
  \^lopt_5\ <= lopt_2;
  lopt <= \^lopt_3\;
  lopt_3 <= lopt_6;
  lopt_7 <= lopt_4;
  lopt_8 <= lopt_5;
\The_Compare[0].carry_and_I1\: entity work.design_1_system_cache_0_0_carry_and_n_237
     port map (
      carry_1 => carry_1,
      lookup_write_hit_carry => lookup_write_hit_carry,
      lopt => \^lopt\,
      lopt_1 => \^lopt_1\,
      lopt_2 => \^lopt_2\,
      lopt_3 => \^lopt_3\,
      lopt_4 => \^lopt_4\,
      lopt_5 => \^lopt_5\,
      lopt_6 => lopt_6,
      lopt_7 => lopt_7,
      lopt_8 => lopt_8,
      \lu_check_info_reg[Port_Num][0]\ => \lu_check_info_reg[Port_Num][0]\,
      update_write_miss_busy(0) => update_write_miss_busy(0)
    );
\The_Compare[1].carry_and_I1\: entity work.design_1_system_cache_0_0_carry_and_n_238
     port map (
      Carry_In => Carry_In,
      carry_1 => carry_1,
      lopt => \^lopt\,
      lopt_1 => \^lopt_1\,
      lopt_2 => \^lopt_2\,
      \lu_check_info_reg[Port_Num][0]\ => \lu_check_info_reg[Port_Num][0]\,
      update_write_miss_busy(0) => update_write_miss_busy(1)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_system_cache_0_0_carry_select_and_n_196 is
  port (
    filtered_protection_bit : out STD_LOGIC;
    protected_bit : in STD_LOGIC;
    lu_mem_protect_conflict_d1 : in STD_LOGIC;
    \lu_check_protected_reg[1]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    lu_check_protected_way : in STD_LOGIC;
    lopt : in STD_LOGIC;
    lopt_1 : out STD_LOGIC;
    lopt_2 : out STD_LOGIC;
    lopt_3 : in STD_LOGIC;
    lopt_4 : out STD_LOGIC;
    lopt_5 : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_system_cache_0_0_carry_select_and_n_196 : entity is "carry_select_and_n";
end design_1_system_cache_0_0_carry_select_and_n_196;

architecture STRUCTURE of design_1_system_cache_0_0_carry_select_and_n_196 is
  signal carry_1 : STD_LOGIC;
begin
\The_Compare[0].carry_and_I1\: entity work.design_1_system_cache_0_0_carry_and_n_220
     port map (
      carry_1 => carry_1,
      lopt => lopt,
      lopt_1 => lopt_1,
      lopt_2 => lopt_2,
      \lu_check_protected_reg[0]\(0) => \lu_check_protected_reg[1]\(0),
      lu_check_protected_way => lu_check_protected_way,
      lu_mem_protect_conflict_d1 => lu_mem_protect_conflict_d1,
      protected_bit => protected_bit
    );
\The_Compare[1].carry_and_I1\: entity work.design_1_system_cache_0_0_carry_and_n_221
     port map (
      carry_1 => carry_1,
      filtered_protection_bit => filtered_protection_bit,
      lopt => lopt_3,
      lopt_1 => lopt_4,
      lopt_2 => lopt_5,
      \lu_check_protected_reg[1]\(0) => \lu_check_protected_reg[1]\(1),
      lu_check_protected_way => lu_check_protected_way,
      lu_mem_protect_conflict_d1 => lu_mem_protect_conflict_d1
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_system_cache_0_0_carry_select_or is
  port (
    lookup_data_hit_pre_stall : out STD_LOGIC;
    lookup_protect_conflict : in STD_LOGIC;
    update_write_miss_busy : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \lu_check_info_reg[Port_Num][0]\ : in STD_LOGIC;
    lu_check_wait_for_update : in STD_LOGIC;
    lopt : in STD_LOGIC;
    lopt_1 : out STD_LOGIC;
    lopt_2 : out STD_LOGIC;
    lopt_3 : in STD_LOGIC;
    lopt_4 : out STD_LOGIC;
    lopt_5 : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_system_cache_0_0_carry_select_or : entity is "carry_select_or";
end design_1_system_cache_0_0_carry_select_or;

architecture STRUCTURE of design_1_system_cache_0_0_carry_select_or is
  signal carry_1 : STD_LOGIC;
begin
\The_Compare[0].carry_or_I1\: entity work.design_1_system_cache_0_0_carry_or_248
     port map (
      carry_1 => carry_1,
      lookup_protect_conflict => lookup_protect_conflict,
      lopt => lopt,
      lopt_1 => lopt_1,
      lopt_2 => lopt_2,
      \lu_check_info_reg[Port_Num][0]\ => \lu_check_info_reg[Port_Num][0]\,
      lu_check_wait_for_update => lu_check_wait_for_update,
      update_write_miss_busy(0) => update_write_miss_busy(0)
    );
\The_Compare[1].carry_or_I1\: entity work.design_1_system_cache_0_0_carry_or_249
     port map (
      carry_1 => carry_1,
      lookup_data_hit_pre_stall => lookup_data_hit_pre_stall,
      lopt => lopt_3,
      lopt_1 => lopt_4,
      lopt_2 => lopt_5,
      \lu_check_info_reg[Port_Num][0]\ => \lu_check_info_reg[Port_Num][0]\,
      lu_check_wait_for_update => lu_check_wait_for_update,
      update_write_miss_busy(0) => update_write_miss_busy(1)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_system_cache_0_0_carry_select_or_161 is
  port (
    lu_io_selected_full : out STD_LOGIC;
    S_4 : in STD_LOGIC;
    \lud_reg_port_num_reg[0]\ : in STD_LOGIC;
    \read_data_status[0,0][Hit_Full]\ : in STD_LOGIC;
    lopt : out STD_LOGIC;
    lopt_1 : in STD_LOGIC;
    lopt_2 : in STD_LOGIC;
    lopt_3 : out STD_LOGIC;
    lopt_4 : in STD_LOGIC;
    lopt_5 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_system_cache_0_0_carry_select_or_161 : entity is "carry_select_or";
end design_1_system_cache_0_0_carry_select_or_161;

architecture STRUCTURE of design_1_system_cache_0_0_carry_select_or_161 is
  signal carry_1 : STD_LOGIC;
  signal \^lopt\ : STD_LOGIC;
  signal \^lopt_1\ : STD_LOGIC;
  signal \^lopt_2\ : STD_LOGIC;
  signal \^lopt_3\ : STD_LOGIC;
  signal \^lopt_4\ : STD_LOGIC;
  signal \^lopt_5\ : STD_LOGIC;
  signal lopt_6 : STD_LOGIC;
  signal lopt_7 : STD_LOGIC;
begin
  \^lopt_3\ <= lopt_1;
  \^lopt_4\ <= lopt_2;
  lopt <= \^lopt_2\;
  lopt_3 <= \^lopt_5\;
  lopt_6 <= lopt_4;
  lopt_7 <= lopt_5;
\The_Compare[0].carry_or_I1\: entity work.design_1_system_cache_0_0_carry_or_245
     port map (
      carry_1 => carry_1,
      lopt => \^lopt\,
      lopt_1 => \^lopt_1\,
      lopt_2 => S_4,
      lopt_3 => \^lopt_2\,
      lopt_4 => \^lopt_3\,
      lopt_5 => \^lopt_4\,
      lopt_6 => \^lopt_5\,
      lopt_7 => lopt_6,
      lopt_8 => lopt_7,
      \lud_reg_port_num_reg[0]\ => \lud_reg_port_num_reg[0]\,
      \read_data_status[0,0][Hit_Full]\ => \read_data_status[0,0][Hit_Full]\
    );
\The_Compare[1].carry_or_I1\: entity work.design_1_system_cache_0_0_carry_or_246
     port map (
      S_4 => S_4,
      carry_1 => carry_1,
      lopt => \^lopt\,
      lopt_1 => \^lopt_1\,
      lu_io_selected_full => lu_io_selected_full
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_system_cache_0_0_carry_select_or_163 is
  port (
    lookup_io_stall_carry : out STD_LOGIC;
    lu_io_lud_stall_pipe : in STD_LOGIC;
    \lu_check_info_reg[Wr]\ : in STD_LOGIC;
    \access_data_info[0,0][Valid]\ : in STD_LOGIC;
    \lu_check_info_reg[Port_Num][0]\ : in STD_LOGIC;
    \access_data_info[0,1][Valid]\ : in STD_LOGIC;
    lopt : out STD_LOGIC;
    lopt_1 : in STD_LOGIC;
    lopt_2 : in STD_LOGIC;
    lopt_3 : out STD_LOGIC;
    lopt_4 : in STD_LOGIC;
    lopt_5 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_system_cache_0_0_carry_select_or_163 : entity is "carry_select_or";
end design_1_system_cache_0_0_carry_select_or_163;

architecture STRUCTURE of design_1_system_cache_0_0_carry_select_or_163 is
  signal carry_1 : STD_LOGIC;
  signal \^lopt\ : STD_LOGIC;
  signal \^lopt_1\ : STD_LOGIC;
  signal \^lopt_2\ : STD_LOGIC;
  signal \^lopt_3\ : STD_LOGIC;
  signal \^lopt_4\ : STD_LOGIC;
  signal \^lopt_5\ : STD_LOGIC;
  signal lopt_6 : STD_LOGIC;
  signal lopt_7 : STD_LOGIC;
  signal lopt_8 : STD_LOGIC;
begin
  \^lopt_4\ <= lopt_1;
  \^lopt_5\ <= lopt_2;
  lopt <= \^lopt_3\;
  lopt_3 <= lopt_6;
  lopt_7 <= lopt_4;
  lopt_8 <= lopt_5;
\The_Compare[0].carry_or_I1\: entity work.design_1_system_cache_0_0_carry_or_243
     port map (
      \access_data_info[0,0][Valid]\ => \access_data_info[0,0][Valid]\,
      carry_1 => carry_1,
      lopt => \^lopt\,
      lopt_1 => \^lopt_1\,
      lopt_2 => \^lopt_2\,
      lopt_3 => \^lopt_3\,
      lopt_4 => \^lopt_4\,
      lopt_5 => \^lopt_5\,
      lopt_6 => lopt_6,
      lopt_7 => lopt_7,
      lopt_8 => lopt_8,
      \lu_check_info_reg[Port_Num][0]\ => \lu_check_info_reg[Port_Num][0]\,
      \lu_check_info_reg[Wr]\ => \lu_check_info_reg[Wr]\,
      lu_io_lud_stall_pipe => lu_io_lud_stall_pipe
    );
\The_Compare[1].carry_or_I1\: entity work.design_1_system_cache_0_0_carry_or_244
     port map (
      \access_data_info[0,1][Valid]\ => \access_data_info[0,1][Valid]\,
      carry_1 => carry_1,
      lookup_io_stall_carry => lookup_io_stall_carry,
      lopt => \^lopt\,
      lopt_1 => \^lopt_1\,
      lopt_2 => \^lopt_2\,
      \lu_check_info_reg[Port_Num][0]\ => \lu_check_info_reg[Port_Num][0]\,
      \lu_check_info_reg[Wr]\ => \lu_check_info_reg[Wr]\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_system_cache_0_0_carry_select_or_164 is
  port (
    Carry_IN : out STD_LOGIC;
    lookup_io_stall_carry_no_wait : in STD_LOGIC;
    lu_check_wait_for_update : in STD_LOGIC;
    \lu_check_info_reg[Port_Num][0]\ : in STD_LOGIC;
    update_write_miss_busy : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \lu_check_info_reg[Wr]\ : in STD_LOGIC;
    lopt : in STD_LOGIC;
    lopt_1 : out STD_LOGIC;
    lopt_2 : out STD_LOGIC;
    lopt_3 : out STD_LOGIC;
    lopt_4 : in STD_LOGIC;
    lopt_5 : in STD_LOGIC;
    lopt_6 : out STD_LOGIC;
    lopt_7 : in STD_LOGIC;
    lopt_8 : in STD_LOGIC;
    lopt_9 : out STD_LOGIC;
    lopt_10 : in STD_LOGIC;
    lopt_11 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_system_cache_0_0_carry_select_or_164 : entity is "carry_select_or";
end design_1_system_cache_0_0_carry_select_or_164;

architecture STRUCTURE of design_1_system_cache_0_0_carry_select_or_164 is
  signal carry_1 : STD_LOGIC;
begin
\The_Compare[0].carry_or_I1\: entity work.design_1_system_cache_0_0_carry_or_241
     port map (
      carry_1 => carry_1,
      lookup_io_stall_carry_no_wait => lookup_io_stall_carry_no_wait,
      lopt => lopt,
      lopt_1 => lopt_1,
      lopt_2 => lopt_2,
      \lu_check_info_reg[Port_Num][0]\ => \lu_check_info_reg[Port_Num][0]\,
      \lu_check_info_reg[Wr]\ => \lu_check_info_reg[Wr]\,
      lu_check_wait_for_update => lu_check_wait_for_update,
      update_write_miss_busy(0) => update_write_miss_busy(0)
    );
\The_Compare[1].carry_or_I1\: entity work.design_1_system_cache_0_0_carry_or_242
     port map (
      Carry_IN => Carry_IN,
      carry_1 => carry_1,
      lopt => lopt_3,
      lopt_1 => lopt_4,
      lopt_2 => lopt_5,
      lopt_3 => lopt_6,
      lopt_4 => lopt_7,
      lopt_5 => lopt_8,
      lopt_6 => lopt_9,
      lopt_7 => lopt_10,
      lopt_8 => lopt_11,
      \lu_check_info_reg[Port_Num][0]\ => \lu_check_info_reg[Port_Num][0]\,
      \lu_check_info_reg[Wr]\ => \lu_check_info_reg[Wr]\,
      lu_check_wait_for_update => lu_check_wait_for_update,
      update_write_miss_busy(0) => update_write_miss_busy(1)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_system_cache_0_0_carry_select_or_187 is
  port (
    lru_dirty_bit : out STD_LOGIC;
    S_6 : in STD_LOGIC;
    S : in STD_LOGIC;
    lopt : out STD_LOGIC;
    lopt_1 : in STD_LOGIC;
    lopt_2 : in STD_LOGIC;
    lopt_3 : out STD_LOGIC;
    lopt_4 : in STD_LOGIC;
    lopt_5 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_system_cache_0_0_carry_select_or_187 : entity is "carry_select_or";
end design_1_system_cache_0_0_carry_select_or_187;

architecture STRUCTURE of design_1_system_cache_0_0_carry_select_or_187 is
  signal carry_1 : STD_LOGIC;
  signal \^lopt\ : STD_LOGIC;
  signal \^lopt_1\ : STD_LOGIC;
  signal \^lopt_2\ : STD_LOGIC;
  signal \^lopt_3\ : STD_LOGIC;
  signal \^lopt_4\ : STD_LOGIC;
  signal \^lopt_5\ : STD_LOGIC;
  signal lopt_6 : STD_LOGIC;
  signal lopt_7 : STD_LOGIC;
begin
  \^lopt_3\ <= lopt_1;
  \^lopt_4\ <= lopt_2;
  lopt <= \^lopt_2\;
  lopt_3 <= \^lopt_5\;
  lopt_6 <= lopt_4;
  lopt_7 <= lopt_5;
\The_Compare[0].carry_or_I1\: entity work.design_1_system_cache_0_0_carry_or_228
     port map (
      S_6 => S_6,
      carry_1 => carry_1,
      lopt => \^lopt\,
      lopt_1 => \^lopt_1\,
      lopt_2 => S,
      lopt_3 => \^lopt_2\,
      lopt_4 => \^lopt_3\,
      lopt_5 => \^lopt_4\,
      lopt_6 => \^lopt_5\,
      lopt_7 => lopt_6,
      lopt_8 => lopt_7
    );
\The_Compare[1].carry_or_I1\: entity work.design_1_system_cache_0_0_carry_or_229
     port map (
      S => S,
      carry_1 => carry_1,
      lopt => \^lopt\,
      lopt_1 => \^lopt_1\,
      lru_dirty_bit => lru_dirty_bit
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_system_cache_0_0_carry_select_or_198 is
  port (
    lru_protected_bit : out STD_LOGIC;
    S_7 : in STD_LOGIC;
    S_8 : in STD_LOGIC;
    lopt : out STD_LOGIC;
    lopt_1 : in STD_LOGIC;
    lopt_2 : in STD_LOGIC;
    lopt_3 : out STD_LOGIC;
    lopt_4 : in STD_LOGIC;
    lopt_5 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_system_cache_0_0_carry_select_or_198 : entity is "carry_select_or";
end design_1_system_cache_0_0_carry_select_or_198;

architecture STRUCTURE of design_1_system_cache_0_0_carry_select_or_198 is
  signal carry_1 : STD_LOGIC;
  signal \^lopt\ : STD_LOGIC;
  signal \^lopt_1\ : STD_LOGIC;
  signal \^lopt_2\ : STD_LOGIC;
  signal \^lopt_3\ : STD_LOGIC;
  signal \^lopt_4\ : STD_LOGIC;
  signal \^lopt_5\ : STD_LOGIC;
  signal lopt_6 : STD_LOGIC;
  signal lopt_7 : STD_LOGIC;
begin
  \^lopt_3\ <= lopt_1;
  \^lopt_4\ <= lopt_2;
  lopt <= \^lopt_2\;
  lopt_3 <= \^lopt_5\;
  lopt_6 <= lopt_4;
  lopt_7 <= lopt_5;
\The_Compare[0].carry_or_I1\: entity work.design_1_system_cache_0_0_carry_or_218
     port map (
      S_7 => S_7,
      carry_1 => carry_1,
      lopt => \^lopt\,
      lopt_1 => \^lopt_1\,
      lopt_2 => S_8,
      lopt_3 => \^lopt_2\,
      lopt_4 => \^lopt_3\,
      lopt_5 => \^lopt_4\,
      lopt_6 => \^lopt_5\,
      lopt_7 => lopt_6,
      lopt_8 => lopt_7
    );
\The_Compare[1].carry_or_I1\: entity work.design_1_system_cache_0_0_carry_or_219
     port map (
      S_8 => S_8,
      carry_1 => carry_1,
      lopt => \^lopt\,
      lopt_1 => \^lopt_1\,
      lru_protected_bit => lru_protected_bit
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_system_cache_0_0_carry_select_or_n is
  port (
    lud_reg_piperun_pre1 : out STD_LOGIC;
    A_N : in STD_LOGIC;
    \lud_reg_port_num_reg[0]\ : in STD_LOGIC;
    \read_data_status[0,0][Hit_Full]\ : in STD_LOGIC;
    lopt : out STD_LOGIC;
    lopt_1 : in STD_LOGIC;
    lopt_2 : in STD_LOGIC;
    lopt_3 : out STD_LOGIC;
    lopt_4 : in STD_LOGIC;
    lopt_5 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_system_cache_0_0_carry_select_or_n : entity is "carry_select_or_n";
end design_1_system_cache_0_0_carry_select_or_n;

architecture STRUCTURE of design_1_system_cache_0_0_carry_select_or_n is
  signal carry_1 : STD_LOGIC;
  signal \^lopt\ : STD_LOGIC;
  signal \^lopt_1\ : STD_LOGIC;
  signal \^lopt_2\ : STD_LOGIC;
  signal \^lopt_3\ : STD_LOGIC;
  signal \^lopt_4\ : STD_LOGIC;
  signal \^lopt_5\ : STD_LOGIC;
  signal lopt_6 : STD_LOGIC;
  signal lopt_7 : STD_LOGIC;
begin
  \^lopt_3\ <= lopt_1;
  \^lopt_4\ <= lopt_2;
  lopt <= \^lopt_2\;
  lopt_3 <= \^lopt_5\;
  lopt_6 <= lopt_4;
  lopt_7 <= lopt_5;
\The_Compare[0].carry_or_I1\: entity work.design_1_system_cache_0_0_carry_or_n_253
     port map (
      carry_1 => carry_1,
      lopt => \^lopt\,
      lopt_1 => \^lopt_1\,
      lopt_2 => A_N,
      lopt_3 => \^lopt_2\,
      lopt_4 => \^lopt_3\,
      lopt_5 => \^lopt_4\,
      lopt_6 => \^lopt_5\,
      lopt_7 => lopt_6,
      lopt_8 => lopt_7,
      \lud_reg_port_num_reg[0]\ => \lud_reg_port_num_reg[0]\,
      \read_data_status[0,0][Hit_Full]\ => \read_data_status[0,0][Hit_Full]\
    );
\The_Compare[1].carry_or_I1\: entity work.design_1_system_cache_0_0_carry_or_n_254
     port map (
      A_N => A_N,
      carry_1 => carry_1,
      lopt => \^lopt\,
      lopt_1 => \^lopt_1\,
      lud_reg_piperun_pre1 => lud_reg_piperun_pre1
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_system_cache_0_0_carry_vec_or is
  port (
    lu_check_tag_hit_all_carry : out STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    lopt : out STD_LOGIC;
    lopt_1 : in STD_LOGIC;
    lopt_2 : in STD_LOGIC;
    lopt_3 : out STD_LOGIC;
    lopt_4 : in STD_LOGIC;
    lopt_5 : in STD_LOGIC;
    lopt_6 : out STD_LOGIC;
    lopt_7 : in STD_LOGIC;
    lopt_8 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_system_cache_0_0_carry_vec_or : entity is "carry_vec_or";
end design_1_system_cache_0_0_carry_vec_or;

architecture STRUCTURE of design_1_system_cache_0_0_carry_vec_or is
begin
\The_Compare[0].carry_and_I1\: entity work.design_1_system_cache_0_0_carry_or_233
     port map (
      Q(1 downto 0) => Q(1 downto 0),
      lopt => lopt,
      lopt_1 => lopt_1,
      lopt_2 => lopt_2,
      lopt_3 => lopt_3,
      lopt_4 => lopt_4,
      lopt_5 => lopt_5,
      lopt_6 => lopt_6,
      lopt_7 => lopt_7,
      lopt_8 => lopt_8,
      lu_check_tag_hit_all_carry => lu_check_tag_hit_all_carry
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_system_cache_0_0_carry_vec_or__parameterized1\ is
  port (
    dirty_bit : out STD_LOGIC;
    S : in STD_LOGIC;
    dirty_miss_valid : in STD_LOGIC;
    lopt : in STD_LOGIC;
    lopt_1 : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_system_cache_0_0_carry_vec_or__parameterized1\ : entity is "carry_vec_or";
end \design_1_system_cache_0_0_carry_vec_or__parameterized1\;

architecture STRUCTURE of \design_1_system_cache_0_0_carry_vec_or__parameterized1\ is
begin
\The_Compare[0].carry_and_I1\: entity work.design_1_system_cache_0_0_carry_or_227
     port map (
      S => S,
      dirty_bit => dirty_bit,
      dirty_miss_valid => dirty_miss_valid,
      lopt => lopt,
      lopt_1 => lopt_1
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_system_cache_0_0_carry_vec_or__parameterized1_199\ is
  port (
    protected_bit : out STD_LOGIC;
    protected_miss_valid : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \lu_check_protected_reg[1]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    lopt : in STD_LOGIC;
    lopt_1 : out STD_LOGIC;
    lopt_2 : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_system_cache_0_0_carry_vec_or__parameterized1_199\ : entity is "carry_vec_or";
end \design_1_system_cache_0_0_carry_vec_or__parameterized1_199\;

architecture STRUCTURE of \design_1_system_cache_0_0_carry_vec_or__parameterized1_199\ is
begin
\The_Compare[0].carry_and_I1\: entity work.design_1_system_cache_0_0_carry_or_217
     port map (
      Q(1 downto 0) => Q(1 downto 0),
      lopt => lopt,
      lopt_1 => lopt_1,
      lopt_2 => lopt_2,
      \lu_check_protected_reg[1]\(1 downto 0) => \lu_check_protected_reg[1]\(1 downto 0),
      protected_bit => protected_bit,
      protected_miss_valid => protected_miss_valid
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_system_cache_0_0_sc_lru_module is
  port (
    lru_check_next_way : out STD_LOGIC;
    S : out STD_LOGIC;
    S_0 : out STD_LOGIC;
    S_1 : out STD_LOGIC;
    ACLK : in STD_LOGIC;
    lookup_fetch_piperun : in STD_LOGIC;
    WEBWE : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    D : in STD_LOGIC_VECTOR ( 7 downto 0 );
    DIBDI : in STD_LOGIC_VECTOR ( 0 to 0 );
    ARESET : in STD_LOGIC;
    lookup_mem_piperun : in STD_LOGIC;
    \The_Bit[0].Using_FPGA.Using_Reset.FDS_Inst\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \lu_check_protected_reg[1]\ : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_system_cache_0_0_sc_lru_module : entity is "sc_lru_module";
end design_1_system_cache_0_0_sc_lru_module;

architecture STRUCTURE of design_1_system_cache_0_0_sc_lru_module is
  signal \^lru_check_next_way\ : STD_LOGIC;
  signal mem_current_tree : STD_LOGIC;
begin
  lru_check_next_way <= \^lru_check_next_way\;
LRU: entity work.design_1_system_cache_0_0_sc_ram_module
     port map (
      ACLK => ACLK,
      D(7 downto 0) => D(7 downto 0),
      DIBDI(0) => DIBDI(0),
      DOADO(0) => mem_current_tree,
      Q(7 downto 0) => Q(7 downto 0),
      WEBWE(0) => WEBWE(0),
      lookup_fetch_piperun => lookup_fetch_piperun
    );
\Using_FPGA.MUXCY_I_i_1__95\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^lru_check_next_way\,
      I1 => \The_Bit[0].Using_FPGA.Using_Reset.FDS_Inst\(0),
      O => S
    );
\Using_FPGA.MUXCY_I_i_1__98\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^lru_check_next_way\,
      I1 => \lu_check_protected_reg[1]\(0),
      O => S_0
    );
\Using_FPGA.MUXCY_I_i_1__99\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \^lru_check_next_way\,
      I1 => \lu_check_protected_reg[1]\(1),
      O => S_1
    );
\lru_check_next_way_i_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => lookup_mem_piperun,
      D => mem_current_tree,
      Q => \^lru_check_next_way\,
      R => ARESET
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_system_cache_0_0_sc_srl_fifo_counter__parameterized5\ is
  port (
    rip_refresh_reg : out STD_LOGIC;
    rip_read_fifo_addr : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \Use_FPGA.Use_Normal_Line.Line_Fit_Inst_0\ : out STD_LOGIC;
    \Use_FPGA.Almost_Full_Inst_0\ : out STD_LOGIC;
    S1_AXI_ARREADY : out STD_LOGIC;
    \rd_port_access[1][Valid]\ : out STD_LOGIC;
    \r_hit_write_fifo_addr_reg[3]\ : out STD_LOGIC;
    rip_pop : in STD_LOGIC;
    Q : in STD_LOGIC;
    ACLK : in STD_LOGIC;
    rd_port_ready : in STD_LOGIC;
    S1_AXI_ARVALID : in STD_LOGIC;
    ri_exist : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_system_cache_0_0_sc_srl_fifo_counter__parameterized5\ : entity is "sc_srl_fifo_counter";
end \design_1_system_cache_0_0_sc_srl_fifo_counter__parameterized5\;

architecture STRUCTURE of \design_1_system_cache_0_0_sc_srl_fifo_counter__parameterized5\ is
  signal CI : STD_LOGIC;
  signal D : STD_LOGIC;
  signal DI : STD_LOGIC;
  signal LI : STD_LOGIC;
  signal \Use_FPGA.Almost_Empty_Inst_i_2__6_n_0\ : STD_LOGIC;
  signal \Use_FPGA.Almost_Empty_Inst_n_0\ : STD_LOGIC;
  signal \^use_fpga.almost_full_inst_0\ : STD_LOGIC;
  signal \Use_FPGA.Almost_Full_Inst_i_2__0_n_0\ : STD_LOGIC;
  signal \Use_FPGA.Almost_Full_Inst_n_0\ : STD_LOGIC;
  signal \Use_FPGA.Empty_Inst_n_0\ : STD_LOGIC;
  signal \Use_FPGA.Full_Inst_n_0\ : STD_LOGIC;
  signal \^use_fpga.use_normal_line.line_fit_inst_0\ : STD_LOGIC;
  signal \Use_FPGA.Use_Normal_Line.Line_Fit_Inst_i_2__0_n_0\ : STD_LOGIC;
  signal \Use_Reg_Ctrl.Use_Pop_Carry.SRL_And_Inst1_n_1\ : STD_LOGIC;
  signal \Use_Reg_Ctrl.Use_Pop_Carry.SRL_And_Inst1_n_2\ : STD_LOGIC;
  signal \Use_Reg_Ctrl.Use_Pop_Carry.SRL_And_Inst1_n_3\ : STD_LOGIC;
  signal \Use_Reg_Ctrl.Use_Pop_Carry.SRL_And_Inst1_n_4\ : STD_LOGIC;
  signal \Use_Reg_Ctrl.Use_Pop_Carry.SRL_Or_Inst1_n_1\ : STD_LOGIC;
  signal \Use_Reg_Ctrl.queue_exist_i_reg_n_0\ : STD_LOGIC;
  signal carry_2 : STD_LOGIC;
  signal carry_3 : STD_LOGIC;
  signal cnt_di_1 : STD_LOGIC;
  signal cnt_di_2 : STD_LOGIC;
  signal cnt_s_1 : STD_LOGIC;
  signal cnt_s_2 : STD_LOGIC;
  signal cnt_s_3 : STD_LOGIC;
  signal lopt : STD_LOGIC;
  signal lopt_1 : STD_LOGIC;
  signal lopt_2 : STD_LOGIC;
  signal queue_pop_srl : STD_LOGIC;
  signal read_fifo_addr_next_0 : STD_LOGIC;
  signal read_fifo_addr_next_1 : STD_LOGIC;
  signal read_fifo_addr_next_2 : STD_LOGIC;
  signal read_fifo_addr_next_3 : STD_LOGIC;
  signal read_req_valid : STD_LOGIC;
  signal \^rip_read_fifo_addr\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^rip_refresh_reg\ : STD_LOGIC;
  signal \NLW_Use_FPGA.Cnt_Bit_Gen[0].Use_Muxcy.MUXCY_Inst_CARRY4_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_Use_FPGA.Cnt_Bit_Gen[0].Use_Muxcy.MUXCY_Inst_CARRY4_DI_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of S1_AXI_ARREADY_INST_0 : label is "soft_lutpair153";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \Use_FPGA.Almost_Empty_Inst\ : label is "FDR";
  attribute box_type : string;
  attribute box_type of \Use_FPGA.Almost_Empty_Inst\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \Use_FPGA.Almost_Full_Inst\ : label is "FDR";
  attribute box_type of \Use_FPGA.Almost_Full_Inst\ : label is "PRIMITIVE";
  attribute SOFT_HLUTNM of \Use_FPGA.Almost_Full_Inst_i_2__0\ : label is "soft_lutpair151";
  attribute box_type of \Use_FPGA.Cnt_Bit_Gen[0].Active_Low.First_Bit.LUT_Inst\ : label is "PRIMITIVE";
  attribute SOFT_HLUTNM of \Use_FPGA.Cnt_Bit_Gen[0].Active_Low.First_Bit.LUT_Inst_i_1__2\ : label is "soft_lutpair152";
  attribute XILINX_LEGACY_PRIM of \Use_FPGA.Cnt_Bit_Gen[0].FDS_Inst\ : label is "FDS";
  attribute box_type of \Use_FPGA.Cnt_Bit_Gen[0].FDS_Inst\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \Use_FPGA.Cnt_Bit_Gen[0].Use_Muxcy.MUXCY_Inst_CARRY4\ : label is "(MUXCY,XORCY)";
  attribute XILINX_TRANSFORM_PINMAP : string;
  attribute XILINX_TRANSFORM_PINMAP of \Use_FPGA.Cnt_Bit_Gen[0].Use_Muxcy.MUXCY_Inst_CARRY4\ : label is "LO:O";
  attribute box_type of \Use_FPGA.Cnt_Bit_Gen[0].Use_Muxcy.MUXCY_Inst_CARRY4\ : label is "PRIMITIVE";
  attribute box_type of \Use_FPGA.Cnt_Bit_Gen[1].Active_Low.Other_Bits.LUT_Inst\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \Use_FPGA.Cnt_Bit_Gen[1].FDS_Inst\ : label is "FDS";
  attribute box_type of \Use_FPGA.Cnt_Bit_Gen[1].FDS_Inst\ : label is "PRIMITIVE";
  attribute box_type of \Use_FPGA.Cnt_Bit_Gen[2].Active_Low.Other_Bits.LUT_Inst\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \Use_FPGA.Cnt_Bit_Gen[2].FDS_Inst\ : label is "FDS";
  attribute box_type of \Use_FPGA.Cnt_Bit_Gen[2].FDS_Inst\ : label is "PRIMITIVE";
  attribute box_type of \Use_FPGA.Cnt_Bit_Gen[3].Active_Low.Last_Bit.LUT_Inst\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \Use_FPGA.Cnt_Bit_Gen[3].FDS_Inst\ : label is "FDS";
  attribute box_type of \Use_FPGA.Cnt_Bit_Gen[3].FDS_Inst\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \Use_FPGA.Empty_Inst\ : label is "FDS";
  attribute box_type of \Use_FPGA.Empty_Inst\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \Use_FPGA.Full_Inst\ : label is "FDR";
  attribute box_type of \Use_FPGA.Full_Inst\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \Use_FPGA.Use_Normal_Line.Line_Fit_Inst\ : label is "FDS";
  attribute box_type of \Use_FPGA.Use_Normal_Line.Line_Fit_Inst\ : label is "PRIMITIVE";
  attribute SOFT_HLUTNM of \Use_FPGA.Use_Normal_Line.Line_Fit_Inst_i_2__0\ : label is "soft_lutpair151";
  attribute SOFT_HLUTNM of \Using_FPGA.MUXCY_I_i_3\ : label is "soft_lutpair153";
  attribute SOFT_HLUTNM of \rip_fifo_mem_reg[15][ID][0]_srl16_i_1__0\ : label is "soft_lutpair152";
begin
  \Use_FPGA.Almost_Full_Inst_0\ <= \^use_fpga.almost_full_inst_0\;
  \Use_FPGA.Use_Normal_Line.Line_Fit_Inst_0\ <= \^use_fpga.use_normal_line.line_fit_inst_0\;
  rip_read_fifo_addr(3 downto 0) <= \^rip_read_fifo_addr\(3 downto 0);
  rip_refresh_reg <= \^rip_refresh_reg\;
S1_AXI_ARREADY_INST_0: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^use_fpga.use_normal_line.line_fit_inst_0\,
      I1 => rd_port_ready,
      O => S1_AXI_ARREADY
    );
\Use_FPGA.Almost_Empty_Inst\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ACLK,
      CE => '1',
      D => \Use_Reg_Ctrl.Use_Pop_Carry.SRL_And_Inst1_n_3\,
      Q => \Use_FPGA.Almost_Empty_Inst_n_0\,
      R => Q
    );
\Use_FPGA.Almost_Empty_Inst_i_2__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0010"
    )
        port map (
      I0 => \^rip_read_fifo_addr\(3),
      I1 => \^rip_read_fifo_addr\(2),
      I2 => \^rip_read_fifo_addr\(0),
      I3 => \^rip_read_fifo_addr\(1),
      O => \Use_FPGA.Almost_Empty_Inst_i_2__6_n_0\
    );
\Use_FPGA.Almost_Full_Inst\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ACLK,
      CE => '1',
      D => D,
      Q => \Use_FPGA.Almost_Full_Inst_n_0\,
      R => Q
    );
\Use_FPGA.Almost_Full_Inst_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1000"
    )
        port map (
      I0 => \^rip_read_fifo_addr\(0),
      I1 => \^rip_read_fifo_addr\(1),
      I2 => \^rip_read_fifo_addr\(3),
      I3 => \^rip_read_fifo_addr\(2),
      O => \Use_FPGA.Almost_Full_Inst_i_2__0_n_0\
    );
\Use_FPGA.Cnt_Bit_Gen[0].Active_Low.First_Bit.LUT_Inst\: unisim.vcomponents.LUT6_2
    generic map(
      INIT => X"9CAF635063506350"
    )
        port map (
      I0 => \Use_FPGA.Empty_Inst_n_0\,
      I1 => \Use_FPGA.Full_Inst_n_0\,
      I2 => queue_pop_srl,
      I3 => read_req_valid,
      I4 => \^rip_read_fifo_addr\(0),
      I5 => '1',
      O5 => DI,
      O6 => LI
    );
\Use_FPGA.Cnt_Bit_Gen[0].Active_Low.First_Bit.LUT_Inst_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => S1_AXI_ARVALID,
      I1 => \^use_fpga.use_normal_line.line_fit_inst_0\,
      I2 => rd_port_ready,
      O => read_req_valid
    );
\Use_FPGA.Cnt_Bit_Gen[0].FDS_Inst\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ACLK,
      CE => '1',
      D => read_fifo_addr_next_0,
      Q => \^rip_read_fifo_addr\(0),
      S => Q
    );
\Use_FPGA.Cnt_Bit_Gen[0].Use_Muxcy.MUXCY_Inst_CARRY4\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \NLW_Use_FPGA.Cnt_Bit_Gen[0].Use_Muxcy.MUXCY_Inst_CARRY4_CO_UNCONNECTED\(3),
      CO(2) => carry_3,
      CO(1) => carry_2,
      CO(0) => CI,
      CYINIT => '0',
      DI(3) => \NLW_Use_FPGA.Cnt_Bit_Gen[0].Use_Muxcy.MUXCY_Inst_CARRY4_DI_UNCONNECTED\(3),
      DI(2) => cnt_di_2,
      DI(1) => cnt_di_1,
      DI(0) => DI,
      O(3) => read_fifo_addr_next_3,
      O(2) => read_fifo_addr_next_2,
      O(1) => read_fifo_addr_next_1,
      O(0) => read_fifo_addr_next_0,
      S(3) => cnt_s_3,
      S(2) => cnt_s_2,
      S(1) => cnt_s_1,
      S(0) => LI
    );
\Use_FPGA.Cnt_Bit_Gen[1].Active_Low.Other_Bits.LUT_Inst\: unisim.vcomponents.LUT6_2
    generic map(
      INIT => X"BFAF405040504050"
    )
        port map (
      I0 => \Use_FPGA.Empty_Inst_n_0\,
      I1 => \Use_FPGA.Full_Inst_n_0\,
      I2 => queue_pop_srl,
      I3 => read_req_valid,
      I4 => \^rip_read_fifo_addr\(1),
      I5 => '1',
      O5 => cnt_di_1,
      O6 => cnt_s_1
    );
\Use_FPGA.Cnt_Bit_Gen[1].FDS_Inst\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ACLK,
      CE => '1',
      D => read_fifo_addr_next_1,
      Q => \^rip_read_fifo_addr\(1),
      S => Q
    );
\Use_FPGA.Cnt_Bit_Gen[2].Active_Low.Other_Bits.LUT_Inst\: unisim.vcomponents.LUT6_2
    generic map(
      INIT => X"BFAF405040504050"
    )
        port map (
      I0 => \Use_FPGA.Empty_Inst_n_0\,
      I1 => \Use_FPGA.Full_Inst_n_0\,
      I2 => queue_pop_srl,
      I3 => read_req_valid,
      I4 => \^rip_read_fifo_addr\(2),
      I5 => '1',
      O5 => cnt_di_2,
      O6 => cnt_s_2
    );
\Use_FPGA.Cnt_Bit_Gen[2].FDS_Inst\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ACLK,
      CE => '1',
      D => read_fifo_addr_next_2,
      Q => \^rip_read_fifo_addr\(2),
      S => Q
    );
\Use_FPGA.Cnt_Bit_Gen[3].Active_Low.Last_Bit.LUT_Inst\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFAF405040504050"
    )
        port map (
      I0 => \Use_FPGA.Empty_Inst_n_0\,
      I1 => \Use_FPGA.Full_Inst_n_0\,
      I2 => queue_pop_srl,
      I3 => read_req_valid,
      I4 => \^rip_read_fifo_addr\(3),
      I5 => '1',
      O => cnt_s_3
    );
\Use_FPGA.Cnt_Bit_Gen[3].FDS_Inst\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ACLK,
      CE => '1',
      D => read_fifo_addr_next_3,
      Q => \^rip_read_fifo_addr\(3),
      S => Q
    );
\Use_FPGA.Empty_Inst\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ACLK,
      CE => '1',
      D => \Use_Reg_Ctrl.Use_Pop_Carry.SRL_And_Inst1_n_2\,
      Q => \Use_FPGA.Empty_Inst_n_0\,
      S => Q
    );
\Use_FPGA.Full_Inst\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ACLK,
      CE => '1',
      D => \Use_Reg_Ctrl.Use_Pop_Carry.SRL_And_Inst1_n_4\,
      Q => \Use_FPGA.Full_Inst_n_0\,
      R => Q
    );
\Use_FPGA.Use_Normal_Line.Line_Fit_Inst\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ACLK,
      CE => '1',
      D => \Use_Reg_Ctrl.Use_Pop_Carry.SRL_And_Inst1_n_1\,
      Q => \^use_fpga.use_normal_line.line_fit_inst_0\,
      S => Q
    );
\Use_FPGA.Use_Normal_Line.Line_Fit_Inst_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"81FF7FFF"
    )
        port map (
      I0 => \^use_fpga.almost_full_inst_0\,
      I1 => \^rip_read_fifo_addr\(1),
      I2 => \^rip_read_fifo_addr\(0),
      I3 => \^rip_read_fifo_addr\(3),
      I4 => \^rip_read_fifo_addr\(2),
      O => \Use_FPGA.Use_Normal_Line.Line_Fit_Inst_i_2__0_n_0\
    );
\Use_Reg_Ctrl.Use_Pop_Carry.SRL_And_Inst1\: entity work.design_1_system_cache_0_0_carry_and_n_4
     port map (
      D => D,
      \Gen_Port_Ready[1].Use_Slow_Port.Rd_FF_Inst\ => \^use_fpga.almost_full_inst_0\,
      \Use_FPGA.Almost_Empty_Inst\ => \Use_Reg_Ctrl.Use_Pop_Carry.SRL_And_Inst1_n_3\,
      \Use_FPGA.Almost_Empty_Inst_0\ => \Use_FPGA.Almost_Empty_Inst_n_0\,
      \Use_FPGA.Almost_Full_Inst\ => \Use_FPGA.Almost_Full_Inst_n_0\,
      \Use_FPGA.Cnt_Bit_Gen[0].FDS_Inst\ => \Use_FPGA.Almost_Full_Inst_i_2__0_n_0\,
      \Use_FPGA.Cnt_Bit_Gen[1].FDS_Inst\ => \Use_FPGA.Use_Normal_Line.Line_Fit_Inst_i_2__0_n_0\,
      \Use_FPGA.Cnt_Bit_Gen[3].FDS_Inst\ => \Use_FPGA.Almost_Empty_Inst_i_2__6_n_0\,
      \Use_FPGA.Empty_Inst\ => \Use_Reg_Ctrl.Use_Pop_Carry.SRL_And_Inst1_n_2\,
      \Use_FPGA.Empty_Inst_0\ => \Use_FPGA.Empty_Inst_n_0\,
      \Use_FPGA.Full_Inst\ => \Use_Reg_Ctrl.Use_Pop_Carry.SRL_And_Inst1_n_4\,
      \Use_FPGA.Full_Inst_0\ => \Use_FPGA.Full_Inst_n_0\,
      \Use_FPGA.Use_Normal_Line.Line_Fit_Inst\ => \Use_Reg_Ctrl.Use_Pop_Carry.SRL_And_Inst1_n_1\,
      \Use_FPGA.Use_Normal_Line.Line_Fit_Inst_0\ => \^use_fpga.use_normal_line.line_fit_inst_0\,
      lopt => lopt,
      lopt_1 => lopt_1,
      lopt_2 => lopt_2,
      queue_pop_srl => queue_pop_srl,
      rip_refresh_reg => \^rip_refresh_reg\
    );
\Use_Reg_Ctrl.Use_Pop_Carry.SRL_Or_Inst1\: entity work.design_1_system_cache_0_0_carry_or_n_5
     port map (
      \Use_FPGA.Empty_Inst\ => \Use_FPGA.Empty_Inst_n_0\,
      \Use_Reg_Ctrl.queue_exist_i_reg\ => \Use_Reg_Ctrl.Use_Pop_Carry.SRL_Or_Inst1_n_1\,
      \Use_Reg_Ctrl.queue_exist_i_reg_0\ => \Use_Reg_Ctrl.queue_exist_i_reg_n_0\,
      lopt => lopt,
      lopt_1 => lopt_1,
      lopt_2 => lopt_2,
      rip_pop => rip_pop,
      rip_refresh_reg => \^rip_refresh_reg\
    );
\Use_Reg_Ctrl.queue_exist_i_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ACLK,
      CE => '1',
      D => \Use_Reg_Ctrl.Use_Pop_Carry.SRL_Or_Inst1_n_1\,
      Q => \Use_Reg_Ctrl.queue_exist_i_reg_n_0\,
      R => Q
    );
\Using_FPGA.MUXCY_I_i_1__155\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \Use_Reg_Ctrl.queue_exist_i_reg_n_0\,
      I1 => ri_exist,
      O => \r_hit_write_fifo_addr_reg[3]\
    );
\Using_FPGA.MUXCY_I_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^use_fpga.use_normal_line.line_fit_inst_0\,
      I1 => S1_AXI_ARVALID,
      O => \rd_port_access[1][Valid]\
    );
\rip_fifo_mem_reg[15][ID][0]_srl16_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => rd_port_ready,
      I1 => \^use_fpga.use_normal_line.line_fit_inst_0\,
      I2 => S1_AXI_ARVALID,
      I3 => \Use_FPGA.Full_Inst_n_0\,
      O => \^use_fpga.almost_full_inst_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_system_cache_0_0_sc_srl_fifo_counter__parameterized5_14\ is
  port (
    rip_refresh_reg : out STD_LOGIC;
    rip_read_fifo_addr : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \Use_FPGA.Use_Normal_Line.Line_Fit_Inst_0\ : out STD_LOGIC;
    \Use_FPGA.Almost_Full_Inst_0\ : out STD_LOGIC;
    S0_AXI_ARREADY : out STD_LOGIC;
    \rd_port_access[0][Valid]\ : out STD_LOGIC;
    \r_hit_write_fifo_addr_reg[3]\ : out STD_LOGIC;
    rip_pop : in STD_LOGIC;
    Q : in STD_LOGIC;
    ACLK : in STD_LOGIC;
    \Gen_Port_Ready[0].Use_Slow_Port.Rd_FF_Inst\ : in STD_LOGIC;
    S0_AXI_ARVALID : in STD_LOGIC;
    ri_exist : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_system_cache_0_0_sc_srl_fifo_counter__parameterized5_14\ : entity is "sc_srl_fifo_counter";
end \design_1_system_cache_0_0_sc_srl_fifo_counter__parameterized5_14\;

architecture STRUCTURE of \design_1_system_cache_0_0_sc_srl_fifo_counter__parameterized5_14\ is
  signal CI : STD_LOGIC;
  signal D : STD_LOGIC;
  signal DI : STD_LOGIC;
  signal LI : STD_LOGIC;
  signal \Use_FPGA.Almost_Empty_Inst_i_2__1_n_0\ : STD_LOGIC;
  signal \Use_FPGA.Almost_Empty_Inst_n_0\ : STD_LOGIC;
  signal \^use_fpga.almost_full_inst_0\ : STD_LOGIC;
  signal \Use_FPGA.Almost_Full_Inst_i_2_n_0\ : STD_LOGIC;
  signal \Use_FPGA.Almost_Full_Inst_n_0\ : STD_LOGIC;
  signal \Use_FPGA.Empty_Inst_n_0\ : STD_LOGIC;
  signal \Use_FPGA.Full_Inst_n_0\ : STD_LOGIC;
  signal \^use_fpga.use_normal_line.line_fit_inst_0\ : STD_LOGIC;
  signal \Use_FPGA.Use_Normal_Line.Line_Fit_Inst_i_2_n_0\ : STD_LOGIC;
  signal \Use_Reg_Ctrl.Use_Pop_Carry.SRL_And_Inst1_n_1\ : STD_LOGIC;
  signal \Use_Reg_Ctrl.Use_Pop_Carry.SRL_And_Inst1_n_2\ : STD_LOGIC;
  signal \Use_Reg_Ctrl.Use_Pop_Carry.SRL_And_Inst1_n_3\ : STD_LOGIC;
  signal \Use_Reg_Ctrl.Use_Pop_Carry.SRL_And_Inst1_n_4\ : STD_LOGIC;
  signal \Use_Reg_Ctrl.Use_Pop_Carry.SRL_Or_Inst1_n_1\ : STD_LOGIC;
  signal \Use_Reg_Ctrl.queue_exist_i_reg_n_0\ : STD_LOGIC;
  signal carry_2 : STD_LOGIC;
  signal carry_3 : STD_LOGIC;
  signal cnt_di_1 : STD_LOGIC;
  signal cnt_di_2 : STD_LOGIC;
  signal cnt_s_1 : STD_LOGIC;
  signal cnt_s_2 : STD_LOGIC;
  signal cnt_s_3 : STD_LOGIC;
  signal lopt : STD_LOGIC;
  signal lopt_1 : STD_LOGIC;
  signal lopt_2 : STD_LOGIC;
  signal queue_pop_srl : STD_LOGIC;
  signal read_fifo_addr_next_0 : STD_LOGIC;
  signal read_fifo_addr_next_1 : STD_LOGIC;
  signal read_fifo_addr_next_2 : STD_LOGIC;
  signal read_fifo_addr_next_3 : STD_LOGIC;
  signal read_req_valid : STD_LOGIC;
  signal \^rip_read_fifo_addr\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^rip_refresh_reg\ : STD_LOGIC;
  signal \NLW_Use_FPGA.Cnt_Bit_Gen[0].Use_Muxcy.MUXCY_Inst_CARRY4_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_Use_FPGA.Cnt_Bit_Gen[0].Use_Muxcy.MUXCY_Inst_CARRY4_DI_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of S0_AXI_ARREADY_INST_0 : label is "soft_lutpair127";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \Use_FPGA.Almost_Empty_Inst\ : label is "FDR";
  attribute box_type : string;
  attribute box_type of \Use_FPGA.Almost_Empty_Inst\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \Use_FPGA.Almost_Full_Inst\ : label is "FDR";
  attribute box_type of \Use_FPGA.Almost_Full_Inst\ : label is "PRIMITIVE";
  attribute SOFT_HLUTNM of \Use_FPGA.Almost_Full_Inst_i_2\ : label is "soft_lutpair125";
  attribute box_type of \Use_FPGA.Cnt_Bit_Gen[0].Active_Low.First_Bit.LUT_Inst\ : label is "PRIMITIVE";
  attribute SOFT_HLUTNM of \Use_FPGA.Cnt_Bit_Gen[0].Active_Low.First_Bit.LUT_Inst_i_1__0\ : label is "soft_lutpair126";
  attribute XILINX_LEGACY_PRIM of \Use_FPGA.Cnt_Bit_Gen[0].FDS_Inst\ : label is "FDS";
  attribute box_type of \Use_FPGA.Cnt_Bit_Gen[0].FDS_Inst\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \Use_FPGA.Cnt_Bit_Gen[0].Use_Muxcy.MUXCY_Inst_CARRY4\ : label is "(MUXCY,XORCY)";
  attribute XILINX_TRANSFORM_PINMAP : string;
  attribute XILINX_TRANSFORM_PINMAP of \Use_FPGA.Cnt_Bit_Gen[0].Use_Muxcy.MUXCY_Inst_CARRY4\ : label is "LO:O";
  attribute box_type of \Use_FPGA.Cnt_Bit_Gen[0].Use_Muxcy.MUXCY_Inst_CARRY4\ : label is "PRIMITIVE";
  attribute box_type of \Use_FPGA.Cnt_Bit_Gen[1].Active_Low.Other_Bits.LUT_Inst\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \Use_FPGA.Cnt_Bit_Gen[1].FDS_Inst\ : label is "FDS";
  attribute box_type of \Use_FPGA.Cnt_Bit_Gen[1].FDS_Inst\ : label is "PRIMITIVE";
  attribute box_type of \Use_FPGA.Cnt_Bit_Gen[2].Active_Low.Other_Bits.LUT_Inst\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \Use_FPGA.Cnt_Bit_Gen[2].FDS_Inst\ : label is "FDS";
  attribute box_type of \Use_FPGA.Cnt_Bit_Gen[2].FDS_Inst\ : label is "PRIMITIVE";
  attribute box_type of \Use_FPGA.Cnt_Bit_Gen[3].Active_Low.Last_Bit.LUT_Inst\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \Use_FPGA.Cnt_Bit_Gen[3].FDS_Inst\ : label is "FDS";
  attribute box_type of \Use_FPGA.Cnt_Bit_Gen[3].FDS_Inst\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \Use_FPGA.Empty_Inst\ : label is "FDS";
  attribute box_type of \Use_FPGA.Empty_Inst\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \Use_FPGA.Full_Inst\ : label is "FDR";
  attribute box_type of \Use_FPGA.Full_Inst\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \Use_FPGA.Use_Normal_Line.Line_Fit_Inst\ : label is "FDS";
  attribute box_type of \Use_FPGA.Use_Normal_Line.Line_Fit_Inst\ : label is "PRIMITIVE";
  attribute SOFT_HLUTNM of \Use_FPGA.Use_Normal_Line.Line_Fit_Inst_i_2\ : label is "soft_lutpair125";
  attribute SOFT_HLUTNM of \Using_FPGA.MUXCY_I_i_2__0\ : label is "soft_lutpair127";
  attribute SOFT_HLUTNM of \rip_fifo_mem_reg[15][ID][0]_srl16_i_1\ : label is "soft_lutpair126";
begin
  \Use_FPGA.Almost_Full_Inst_0\ <= \^use_fpga.almost_full_inst_0\;
  \Use_FPGA.Use_Normal_Line.Line_Fit_Inst_0\ <= \^use_fpga.use_normal_line.line_fit_inst_0\;
  rip_read_fifo_addr(3 downto 0) <= \^rip_read_fifo_addr\(3 downto 0);
  rip_refresh_reg <= \^rip_refresh_reg\;
S0_AXI_ARREADY_INST_0: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^use_fpga.use_normal_line.line_fit_inst_0\,
      I1 => \Gen_Port_Ready[0].Use_Slow_Port.Rd_FF_Inst\,
      O => S0_AXI_ARREADY
    );
\Use_FPGA.Almost_Empty_Inst\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ACLK,
      CE => '1',
      D => \Use_Reg_Ctrl.Use_Pop_Carry.SRL_And_Inst1_n_3\,
      Q => \Use_FPGA.Almost_Empty_Inst_n_0\,
      R => Q
    );
\Use_FPGA.Almost_Empty_Inst_i_2__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0010"
    )
        port map (
      I0 => \^rip_read_fifo_addr\(3),
      I1 => \^rip_read_fifo_addr\(2),
      I2 => \^rip_read_fifo_addr\(0),
      I3 => \^rip_read_fifo_addr\(1),
      O => \Use_FPGA.Almost_Empty_Inst_i_2__1_n_0\
    );
\Use_FPGA.Almost_Full_Inst\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ACLK,
      CE => '1',
      D => D,
      Q => \Use_FPGA.Almost_Full_Inst_n_0\,
      R => Q
    );
\Use_FPGA.Almost_Full_Inst_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1000"
    )
        port map (
      I0 => \^rip_read_fifo_addr\(0),
      I1 => \^rip_read_fifo_addr\(1),
      I2 => \^rip_read_fifo_addr\(3),
      I3 => \^rip_read_fifo_addr\(2),
      O => \Use_FPGA.Almost_Full_Inst_i_2_n_0\
    );
\Use_FPGA.Cnt_Bit_Gen[0].Active_Low.First_Bit.LUT_Inst\: unisim.vcomponents.LUT6_2
    generic map(
      INIT => X"9CAF635063506350"
    )
        port map (
      I0 => \Use_FPGA.Empty_Inst_n_0\,
      I1 => \Use_FPGA.Full_Inst_n_0\,
      I2 => queue_pop_srl,
      I3 => read_req_valid,
      I4 => \^rip_read_fifo_addr\(0),
      I5 => '1',
      O5 => DI,
      O6 => LI
    );
\Use_FPGA.Cnt_Bit_Gen[0].Active_Low.First_Bit.LUT_Inst_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => S0_AXI_ARVALID,
      I1 => \^use_fpga.use_normal_line.line_fit_inst_0\,
      I2 => \Gen_Port_Ready[0].Use_Slow_Port.Rd_FF_Inst\,
      O => read_req_valid
    );
\Use_FPGA.Cnt_Bit_Gen[0].FDS_Inst\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ACLK,
      CE => '1',
      D => read_fifo_addr_next_0,
      Q => \^rip_read_fifo_addr\(0),
      S => Q
    );
\Use_FPGA.Cnt_Bit_Gen[0].Use_Muxcy.MUXCY_Inst_CARRY4\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \NLW_Use_FPGA.Cnt_Bit_Gen[0].Use_Muxcy.MUXCY_Inst_CARRY4_CO_UNCONNECTED\(3),
      CO(2) => carry_3,
      CO(1) => carry_2,
      CO(0) => CI,
      CYINIT => '0',
      DI(3) => \NLW_Use_FPGA.Cnt_Bit_Gen[0].Use_Muxcy.MUXCY_Inst_CARRY4_DI_UNCONNECTED\(3),
      DI(2) => cnt_di_2,
      DI(1) => cnt_di_1,
      DI(0) => DI,
      O(3) => read_fifo_addr_next_3,
      O(2) => read_fifo_addr_next_2,
      O(1) => read_fifo_addr_next_1,
      O(0) => read_fifo_addr_next_0,
      S(3) => cnt_s_3,
      S(2) => cnt_s_2,
      S(1) => cnt_s_1,
      S(0) => LI
    );
\Use_FPGA.Cnt_Bit_Gen[1].Active_Low.Other_Bits.LUT_Inst\: unisim.vcomponents.LUT6_2
    generic map(
      INIT => X"BFAF405040504050"
    )
        port map (
      I0 => \Use_FPGA.Empty_Inst_n_0\,
      I1 => \Use_FPGA.Full_Inst_n_0\,
      I2 => queue_pop_srl,
      I3 => read_req_valid,
      I4 => \^rip_read_fifo_addr\(1),
      I5 => '1',
      O5 => cnt_di_1,
      O6 => cnt_s_1
    );
\Use_FPGA.Cnt_Bit_Gen[1].FDS_Inst\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ACLK,
      CE => '1',
      D => read_fifo_addr_next_1,
      Q => \^rip_read_fifo_addr\(1),
      S => Q
    );
\Use_FPGA.Cnt_Bit_Gen[2].Active_Low.Other_Bits.LUT_Inst\: unisim.vcomponents.LUT6_2
    generic map(
      INIT => X"BFAF405040504050"
    )
        port map (
      I0 => \Use_FPGA.Empty_Inst_n_0\,
      I1 => \Use_FPGA.Full_Inst_n_0\,
      I2 => queue_pop_srl,
      I3 => read_req_valid,
      I4 => \^rip_read_fifo_addr\(2),
      I5 => '1',
      O5 => cnt_di_2,
      O6 => cnt_s_2
    );
\Use_FPGA.Cnt_Bit_Gen[2].FDS_Inst\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ACLK,
      CE => '1',
      D => read_fifo_addr_next_2,
      Q => \^rip_read_fifo_addr\(2),
      S => Q
    );
\Use_FPGA.Cnt_Bit_Gen[3].Active_Low.Last_Bit.LUT_Inst\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFAF405040504050"
    )
        port map (
      I0 => \Use_FPGA.Empty_Inst_n_0\,
      I1 => \Use_FPGA.Full_Inst_n_0\,
      I2 => queue_pop_srl,
      I3 => read_req_valid,
      I4 => \^rip_read_fifo_addr\(3),
      I5 => '1',
      O => cnt_s_3
    );
\Use_FPGA.Cnt_Bit_Gen[3].FDS_Inst\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ACLK,
      CE => '1',
      D => read_fifo_addr_next_3,
      Q => \^rip_read_fifo_addr\(3),
      S => Q
    );
\Use_FPGA.Empty_Inst\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ACLK,
      CE => '1',
      D => \Use_Reg_Ctrl.Use_Pop_Carry.SRL_And_Inst1_n_2\,
      Q => \Use_FPGA.Empty_Inst_n_0\,
      S => Q
    );
\Use_FPGA.Full_Inst\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ACLK,
      CE => '1',
      D => \Use_Reg_Ctrl.Use_Pop_Carry.SRL_And_Inst1_n_4\,
      Q => \Use_FPGA.Full_Inst_n_0\,
      R => Q
    );
\Use_FPGA.Use_Normal_Line.Line_Fit_Inst\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ACLK,
      CE => '1',
      D => \Use_Reg_Ctrl.Use_Pop_Carry.SRL_And_Inst1_n_1\,
      Q => \^use_fpga.use_normal_line.line_fit_inst_0\,
      S => Q
    );
\Use_FPGA.Use_Normal_Line.Line_Fit_Inst_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"81FF7FFF"
    )
        port map (
      I0 => \^use_fpga.almost_full_inst_0\,
      I1 => \^rip_read_fifo_addr\(1),
      I2 => \^rip_read_fifo_addr\(0),
      I3 => \^rip_read_fifo_addr\(3),
      I4 => \^rip_read_fifo_addr\(2),
      O => \Use_FPGA.Use_Normal_Line.Line_Fit_Inst_i_2_n_0\
    );
\Use_Reg_Ctrl.Use_Pop_Carry.SRL_And_Inst1\: entity work.design_1_system_cache_0_0_carry_and_n_21
     port map (
      D => D,
      \Gen_Port_Ready[0].Use_Slow_Port.Rd_FF_Inst\ => \^use_fpga.almost_full_inst_0\,
      \Use_FPGA.Almost_Empty_Inst\ => \Use_Reg_Ctrl.Use_Pop_Carry.SRL_And_Inst1_n_3\,
      \Use_FPGA.Almost_Empty_Inst_0\ => \Use_FPGA.Almost_Empty_Inst_n_0\,
      \Use_FPGA.Almost_Full_Inst\ => \Use_FPGA.Almost_Full_Inst_n_0\,
      \Use_FPGA.Cnt_Bit_Gen[0].FDS_Inst\ => \Use_FPGA.Almost_Full_Inst_i_2_n_0\,
      \Use_FPGA.Cnt_Bit_Gen[1].FDS_Inst\ => \Use_FPGA.Use_Normal_Line.Line_Fit_Inst_i_2_n_0\,
      \Use_FPGA.Cnt_Bit_Gen[3].FDS_Inst\ => \Use_FPGA.Almost_Empty_Inst_i_2__1_n_0\,
      \Use_FPGA.Empty_Inst\ => \Use_Reg_Ctrl.Use_Pop_Carry.SRL_And_Inst1_n_2\,
      \Use_FPGA.Empty_Inst_0\ => \Use_FPGA.Empty_Inst_n_0\,
      \Use_FPGA.Full_Inst\ => \Use_Reg_Ctrl.Use_Pop_Carry.SRL_And_Inst1_n_4\,
      \Use_FPGA.Full_Inst_0\ => \Use_FPGA.Full_Inst_n_0\,
      \Use_FPGA.Use_Normal_Line.Line_Fit_Inst\ => \Use_Reg_Ctrl.Use_Pop_Carry.SRL_And_Inst1_n_1\,
      \Use_FPGA.Use_Normal_Line.Line_Fit_Inst_0\ => \^use_fpga.use_normal_line.line_fit_inst_0\,
      lopt => lopt,
      lopt_1 => lopt_1,
      lopt_2 => lopt_2,
      queue_pop_srl => queue_pop_srl,
      rip_refresh_reg => \^rip_refresh_reg\
    );
\Use_Reg_Ctrl.Use_Pop_Carry.SRL_Or_Inst1\: entity work.design_1_system_cache_0_0_carry_or_n_22
     port map (
      \Use_FPGA.Empty_Inst\ => \Use_FPGA.Empty_Inst_n_0\,
      \Use_Reg_Ctrl.queue_exist_i_reg\ => \Use_Reg_Ctrl.Use_Pop_Carry.SRL_Or_Inst1_n_1\,
      \Use_Reg_Ctrl.queue_exist_i_reg_0\ => \Use_Reg_Ctrl.queue_exist_i_reg_n_0\,
      lopt => lopt,
      lopt_1 => lopt_1,
      lopt_2 => lopt_2,
      rip_pop => rip_pop,
      rip_refresh_reg => \^rip_refresh_reg\
    );
\Use_Reg_Ctrl.queue_exist_i_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ACLK,
      CE => '1',
      D => \Use_Reg_Ctrl.Use_Pop_Carry.SRL_Or_Inst1_n_1\,
      Q => \Use_Reg_Ctrl.queue_exist_i_reg_n_0\,
      R => Q
    );
\Using_FPGA.MUXCY_I_i_1__154\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \Use_Reg_Ctrl.queue_exist_i_reg_n_0\,
      I1 => ri_exist,
      O => \r_hit_write_fifo_addr_reg[3]\
    );
\Using_FPGA.MUXCY_I_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^use_fpga.use_normal_line.line_fit_inst_0\,
      I1 => S0_AXI_ARVALID,
      O => \rd_port_access[0][Valid]\
    );
\rip_fifo_mem_reg[15][ID][0]_srl16_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => \Gen_Port_Ready[0].Use_Slow_Port.Rd_FF_Inst\,
      I1 => \^use_fpga.use_normal_line.line_fit_inst_0\,
      I2 => S0_AXI_ARVALID,
      I3 => \Use_FPGA.Full_Inst_n_0\,
      O => \^use_fpga.almost_full_inst_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_system_cache_0_0_sc_access is
  port (
    access_piperun : out STD_LOGIC;
    ARESET : in STD_LOGIC;
    ACLK : in STD_LOGIC;
    access_valid : in STD_LOGIC;
    lookup_piperun : in STD_LOGIC;
    lopt : out STD_LOGIC;
    lopt_1 : in STD_LOGIC;
    lopt_2 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_system_cache_0_0_sc_access : entity is "sc_access";
end design_1_system_cache_0_0_sc_access;

architecture STRUCTURE of design_1_system_cache_0_0_sc_access is
  signal ARESET_I : STD_LOGIC;
  attribute DIRECT_RESET : boolean;
  attribute DIRECT_RESET of ARESET_I : signal is std.standard.true;
  signal lookup_piperun_post1 : STD_LOGIC;
  signal \^lopt\ : STD_LOGIC;
  signal \^lopt_1\ : STD_LOGIC;
  signal \^lopt_2\ : STD_LOGIC;
  signal lopt_3 : STD_LOGIC;
  signal lopt_4 : STD_LOGIC;
  signal lopt_5 : STD_LOGIC;
begin
  lopt <= lopt_3;
  lopt_4 <= lopt_1;
  lopt_5 <= lopt_2;
FE_Acs_PR_And_Inst1: entity work.design_1_system_cache_0_0_carry_and_n_41
     port map (
      access_piperun => access_piperun,
      lookup_piperun_post1 => lookup_piperun_post1,
      lopt => \^lopt\,
      lopt_1 => \^lopt_1\,
      lopt_2 => \^lopt_2\
    );
FE_Acs_PR_Or_Inst1: entity work.design_1_system_cache_0_0_carry_or_n_42
     port map (
      access_valid => access_valid,
      lookup_piperun => lookup_piperun,
      lookup_piperun_post1 => lookup_piperun_post1,
      lopt => \^lopt\,
      lopt_1 => \^lopt_1\,
      lopt_2 => \^lopt_2\,
      lopt_3 => lopt_3,
      lopt_4 => lopt_4,
      lopt_5 => lopt_5
    );
Reset_Inst: entity work.\design_1_system_cache_0_0_bit_reg_ce__17\
     port map (
      ACLK => ACLK,
      ARESET => ARESET,
      in0 => ARESET_I
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_system_cache_0_0_sc_arbiter is
  port (
    Q : out STD_LOGIC;
    rd_port_ready_cmb_0 : out STD_LOGIC;
    rd_port_ready_cmb_1 : out STD_LOGIC;
    \Use_FPGA.Almost_Full_Inst\ : out STD_LOGIC;
    \Use_FPGA.Almost_Full_Inst_0\ : out STD_LOGIC;
    rd_port_ready : out STD_LOGIC;
    wr_port_ready : out STD_LOGIC;
    access_valid : out STD_LOGIC;
    \access_info[0][Wr]\ : out STD_LOGIC;
    \access_info[0][Port_Num]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \access_info[0][Kind]\ : out STD_LOGIC;
    \arbiter_bp_push_prt[1][Valid]\ : out STD_LOGIC;
    \arbiter_bp_push_prt[1][Early]\ : out STD_LOGIC;
    \arbiter_bp_push_prt[1][Barrier]\ : out STD_LOGIC;
    \arbiter_bp_push_prt[0][Valid]\ : out STD_LOGIC;
    \arbiter_bp_push_prt[0][Early]\ : out STD_LOGIC;
    \arbiter_bp_push_prt[0][Barrier]\ : out STD_LOGIC;
    ctrl_ready_i_reg_0 : out STD_LOGIC;
    \lu_mem_info_reg[Force_Hit]\ : out STD_LOGIC;
    \access_info[0][Early]\ : out STD_LOGIC;
    \access_info[0][Keep]\ : out STD_LOGIC;
    queue_push9_out : out STD_LOGIC;
    queue_push9_out_0 : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \The_Compare[0].sel_reg_6\ : out STD_LOGIC;
    \lu_mem_info_reg[Addr][31]\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    A_7 : out STD_LOGIC;
    \The_Compare[2].sel_reg\ : out STD_LOGIC;
    \lu_mem_info_reg[Addr_Stp][5]\ : out STD_LOGIC_VECTOR ( 5 downto 0 );
    \lu_mem_info_reg[Size][2]\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    lu_mem_write_alloc0 : out STD_LOGIC;
    \lu_mem_info_reg[Allocate]\ : out STD_LOGIC;
    S0_AXI_AWREADY : out STD_LOGIC;
    S1_AXI_AWREADY : out STD_LOGIC;
    \lu_mem_info_reg[Len][7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \lu_mem_info_reg[Addr_Use][5]\ : out STD_LOGIC_VECTOR ( 5 downto 0 );
    ACLK : in STD_LOGIC;
    ARESET : in STD_LOGIC;
    access_piperun : in STD_LOGIC;
    ARESET_reg : in STD_LOGIC;
    A_10 : in STD_LOGIC;
    S1_AXI_AWBAR : in STD_LOGIC_VECTOR ( 0 to 0 );
    S0_AXI_AWBAR : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Use_FPGA_Flag_Hit.Use_Normal_Line.Line_Fit_Inst\ : in STD_LOGIC;
    \Use_FPGA_Flag_Hit.Use_Normal_Line.Line_Fit_Inst_0\ : in STD_LOGIC;
    \ctrl_access[Internal_Cmd]\ : in STD_LOGIC;
    queue_full : in STD_LOGIC;
    S0_AXI_AWVALID : in STD_LOGIC;
    S0_AXI_ARVALID : in STD_LOGIC;
    read_req_ready : in STD_LOGIC;
    \rd_port_access[0][Valid]\ : in STD_LOGIC;
    queue_full_1 : in STD_LOGIC;
    S1_AXI_AWVALID : in STD_LOGIC;
    S1_AXI_ARVALID : in STD_LOGIC;
    read_req_ready_2 : in STD_LOGIC;
    \Use_FPGA.Full_Inst\ : in STD_LOGIC;
    \rd_port_access[1][Valid]\ : in STD_LOGIC;
    S1_AXI_AWCACHE : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S0_AXI_AWCACHE : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S1_AXI_AWLEN : in STD_LOGIC_VECTOR ( 7 downto 0 );
    S0_AXI_AWLEN : in STD_LOGIC_VECTOR ( 7 downto 0 );
    S0_AXI_ARLEN : in STD_LOGIC_VECTOR ( 7 downto 0 );
    S1_AXI_ARLEN : in STD_LOGIC_VECTOR ( 7 downto 0 );
    S1_AXI_AWADDR : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S0_AXI_AWADDR : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S1_AXI_ARADDR : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S0_AXI_ARADDR : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \ctrl_access[Addr]\ : in STD_LOGIC_VECTOR ( 8 downto 0 );
    S1_AXI_AWSIZE : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S0_AXI_AWSIZE : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S1_AXI_ARSIZE : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S0_AXI_ARSIZE : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \ctrl_access[Size]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    S1_AXI_ARBURST : in STD_LOGIC_VECTOR ( 1 downto 0 );
    S0_AXI_ARBURST : in STD_LOGIC_VECTOR ( 1 downto 0 );
    S1_AXI_AWBURST : in STD_LOGIC_VECTOR ( 1 downto 0 );
    S0_AXI_AWBURST : in STD_LOGIC_VECTOR ( 1 downto 0 );
    S0_AXI_ARSNOOP : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S1_AXI_ARSNOOP : in STD_LOGIC_VECTOR ( 3 downto 0 );
    ctrl_init_done_i : in STD_LOGIC;
    \lu_mem_info_reg[Addr][11]\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \lu_check_tag_addr_reg[13]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    S1_AXI_ARCACHE : in STD_LOGIC_VECTOR ( 0 to 0 );
    S0_AXI_ARCACHE : in STD_LOGIC_VECTOR ( 0 to 0 );
    \lookup_read_data_new[0,1][Valid]\ : in STD_LOGIC;
    \lookup_read_data_new[0,0][Valid]\ : in STD_LOGIC;
    lopt : in STD_LOGIC;
    lopt_1 : out STD_LOGIC;
    lopt_2 : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_system_cache_0_0_sc_arbiter : entity is "sc_arbiter";
end design_1_system_cache_0_0_sc_arbiter;

architecture STRUCTURE of design_1_system_cache_0_0_sc_arbiter is
  signal \Gen_Port_Ready[0].Use_Slow_Port.Rd_Inst_n_1\ : STD_LOGIC;
  signal \Gen_Port_Ready[0].Use_Slow_Port.Rd_Inst_n_4\ : STD_LOGIC;
  signal \Gen_Port_Ready[0].Use_Slow_Port.Rd_Inst_n_5\ : STD_LOGIC;
  signal \Gen_Port_Ready[0].Use_Slow_Port.Rd_Inst_n_6\ : STD_LOGIC;
  signal \Gen_Port_Ready[0].Use_Slow_Port.Wr_Inst_n_1\ : STD_LOGIC;
  signal \Gen_Port_Ready[0].Use_Slow_Port.Wr_Inst_n_4\ : STD_LOGIC;
  signal \Gen_Port_Ready[0].Use_Slow_Port.Wr_Inst_n_5\ : STD_LOGIC;
  signal \Gen_Port_Ready[0].Use_Slow_Port.Wr_Inst_n_6\ : STD_LOGIC;
  signal \Gen_Port_Ready[0].wr_port_early_reg\ : STD_LOGIC;
  signal \Gen_Port_Ready[1].Init_Inst_n_10\ : STD_LOGIC;
  signal \Gen_Port_Ready[1].Init_Inst_n_11\ : STD_LOGIC;
  signal \Gen_Port_Ready[1].Init_Inst_n_12\ : STD_LOGIC;
  signal \Gen_Port_Ready[1].Init_Inst_n_13\ : STD_LOGIC;
  signal \Gen_Port_Ready[1].Init_Inst_n_14\ : STD_LOGIC;
  signal \Gen_Port_Ready[1].Init_Inst_n_15\ : STD_LOGIC;
  signal \Gen_Port_Ready[1].Init_Inst_n_16\ : STD_LOGIC;
  signal \Gen_Port_Ready[1].Init_Inst_n_17\ : STD_LOGIC;
  signal \Gen_Port_Ready[1].Init_Inst_n_18\ : STD_LOGIC;
  signal \Gen_Port_Ready[1].Init_Inst_n_19\ : STD_LOGIC;
  signal \Gen_Port_Ready[1].Init_Inst_n_2\ : STD_LOGIC;
  signal \Gen_Port_Ready[1].Init_Inst_n_20\ : STD_LOGIC;
  signal \Gen_Port_Ready[1].Init_Inst_n_21\ : STD_LOGIC;
  signal \Gen_Port_Ready[1].Init_Inst_n_22\ : STD_LOGIC;
  signal \Gen_Port_Ready[1].Init_Inst_n_23\ : STD_LOGIC;
  signal \Gen_Port_Ready[1].Init_Inst_n_24\ : STD_LOGIC;
  signal \Gen_Port_Ready[1].Init_Inst_n_25\ : STD_LOGIC;
  signal \Gen_Port_Ready[1].Init_Inst_n_26\ : STD_LOGIC;
  signal \Gen_Port_Ready[1].Init_Inst_n_27\ : STD_LOGIC;
  signal \Gen_Port_Ready[1].Init_Inst_n_28\ : STD_LOGIC;
  signal \Gen_Port_Ready[1].Init_Inst_n_29\ : STD_LOGIC;
  signal \Gen_Port_Ready[1].Init_Inst_n_30\ : STD_LOGIC;
  signal \Gen_Port_Ready[1].Init_Inst_n_31\ : STD_LOGIC;
  signal \Gen_Port_Ready[1].Init_Inst_n_32\ : STD_LOGIC;
  signal \Gen_Port_Ready[1].Init_Inst_n_33\ : STD_LOGIC;
  signal \Gen_Port_Ready[1].Init_Inst_n_34\ : STD_LOGIC;
  signal \Gen_Port_Ready[1].Init_Inst_n_35\ : STD_LOGIC;
  signal \Gen_Port_Ready[1].Init_Inst_n_36\ : STD_LOGIC;
  signal \Gen_Port_Ready[1].Init_Inst_n_37\ : STD_LOGIC;
  signal \Gen_Port_Ready[1].Init_Inst_n_38\ : STD_LOGIC;
  signal \Gen_Port_Ready[1].Init_Inst_n_39\ : STD_LOGIC;
  signal \Gen_Port_Ready[1].Init_Inst_n_4\ : STD_LOGIC;
  signal \Gen_Port_Ready[1].Init_Inst_n_40\ : STD_LOGIC;
  signal \Gen_Port_Ready[1].Init_Inst_n_41\ : STD_LOGIC;
  signal \Gen_Port_Ready[1].Init_Inst_n_42\ : STD_LOGIC;
  signal \Gen_Port_Ready[1].Init_Inst_n_43\ : STD_LOGIC;
  signal \Gen_Port_Ready[1].Init_Inst_n_44\ : STD_LOGIC;
  signal \Gen_Port_Ready[1].Init_Inst_n_45\ : STD_LOGIC;
  signal \Gen_Port_Ready[1].Init_Inst_n_46\ : STD_LOGIC;
  signal \Gen_Port_Ready[1].Init_Inst_n_47\ : STD_LOGIC;
  signal \Gen_Port_Ready[1].Init_Inst_n_48\ : STD_LOGIC;
  signal \Gen_Port_Ready[1].Init_Inst_n_49\ : STD_LOGIC;
  signal \Gen_Port_Ready[1].Init_Inst_n_5\ : STD_LOGIC;
  signal \Gen_Port_Ready[1].Init_Inst_n_50\ : STD_LOGIC;
  signal \Gen_Port_Ready[1].Init_Inst_n_6\ : STD_LOGIC;
  signal \Gen_Port_Ready[1].Init_Inst_n_7\ : STD_LOGIC;
  signal \Gen_Port_Ready[1].Init_Inst_n_8\ : STD_LOGIC;
  signal \Gen_Port_Ready[1].Init_Inst_n_9\ : STD_LOGIC;
  signal \Gen_Port_Ready[1].Use_Slow_Port.Rd_Inst_n_10\ : STD_LOGIC;
  signal \Gen_Port_Ready[1].Use_Slow_Port.Rd_Inst_n_11\ : STD_LOGIC;
  signal \Gen_Port_Ready[1].Use_Slow_Port.Rd_Inst_n_12\ : STD_LOGIC;
  signal \Gen_Port_Ready[1].Use_Slow_Port.Rd_Inst_n_13\ : STD_LOGIC;
  signal \Gen_Port_Ready[1].Use_Slow_Port.Rd_Inst_n_14\ : STD_LOGIC;
  signal \Gen_Port_Ready[1].Use_Slow_Port.Rd_Inst_n_15\ : STD_LOGIC;
  signal \Gen_Port_Ready[1].Use_Slow_Port.Rd_Inst_n_16\ : STD_LOGIC;
  signal \Gen_Port_Ready[1].Use_Slow_Port.Rd_Inst_n_17\ : STD_LOGIC;
  signal \Gen_Port_Ready[1].Use_Slow_Port.Rd_Inst_n_18\ : STD_LOGIC;
  signal \Gen_Port_Ready[1].Use_Slow_Port.Rd_Inst_n_19\ : STD_LOGIC;
  signal \Gen_Port_Ready[1].Use_Slow_Port.Rd_Inst_n_2\ : STD_LOGIC;
  signal \Gen_Port_Ready[1].Use_Slow_Port.Rd_Inst_n_20\ : STD_LOGIC;
  signal \Gen_Port_Ready[1].Use_Slow_Port.Rd_Inst_n_21\ : STD_LOGIC;
  signal \Gen_Port_Ready[1].Use_Slow_Port.Rd_Inst_n_22\ : STD_LOGIC;
  signal \Gen_Port_Ready[1].Use_Slow_Port.Rd_Inst_n_23\ : STD_LOGIC;
  signal \Gen_Port_Ready[1].Use_Slow_Port.Rd_Inst_n_24\ : STD_LOGIC;
  signal \Gen_Port_Ready[1].Use_Slow_Port.Rd_Inst_n_25\ : STD_LOGIC;
  signal \Gen_Port_Ready[1].Use_Slow_Port.Rd_Inst_n_26\ : STD_LOGIC;
  signal \Gen_Port_Ready[1].Use_Slow_Port.Rd_Inst_n_27\ : STD_LOGIC;
  signal \Gen_Port_Ready[1].Use_Slow_Port.Rd_Inst_n_28\ : STD_LOGIC;
  signal \Gen_Port_Ready[1].Use_Slow_Port.Rd_Inst_n_29\ : STD_LOGIC;
  signal \Gen_Port_Ready[1].Use_Slow_Port.Rd_Inst_n_3\ : STD_LOGIC;
  signal \Gen_Port_Ready[1].Use_Slow_Port.Rd_Inst_n_30\ : STD_LOGIC;
  signal \Gen_Port_Ready[1].Use_Slow_Port.Rd_Inst_n_31\ : STD_LOGIC;
  signal \Gen_Port_Ready[1].Use_Slow_Port.Rd_Inst_n_32\ : STD_LOGIC;
  signal \Gen_Port_Ready[1].Use_Slow_Port.Rd_Inst_n_33\ : STD_LOGIC;
  signal \Gen_Port_Ready[1].Use_Slow_Port.Rd_Inst_n_34\ : STD_LOGIC;
  signal \Gen_Port_Ready[1].Use_Slow_Port.Rd_Inst_n_35\ : STD_LOGIC;
  signal \Gen_Port_Ready[1].Use_Slow_Port.Rd_Inst_n_4\ : STD_LOGIC;
  signal \Gen_Port_Ready[1].Use_Slow_Port.Rd_Inst_n_5\ : STD_LOGIC;
  signal \Gen_Port_Ready[1].Use_Slow_Port.Rd_Inst_n_6\ : STD_LOGIC;
  signal \Gen_Port_Ready[1].Use_Slow_Port.Rd_Inst_n_7\ : STD_LOGIC;
  signal \Gen_Port_Ready[1].Use_Slow_Port.Rd_Inst_n_8\ : STD_LOGIC;
  signal \Gen_Port_Ready[1].Use_Slow_Port.Rd_Inst_n_9\ : STD_LOGIC;
  signal \Multi_Port.Gen_Token[0].First_Inst.FF_Inst_i_1_n_0\ : STD_LOGIC;
  signal \Multi_Port.Gen_Token[1].Other_Inst.FF_Inst_i_1_n_0\ : STD_LOGIC;
  signal \^use_fpga.almost_full_inst_0\ : STD_LOGIC;
  signal \^access_info[0][early]\ : STD_LOGIC;
  signal \^access_info[0][keep]\ : STD_LOGIC;
  signal \^access_info[0][wr]\ : STD_LOGIC;
  signal any_port_forbid_0 : STD_LOGIC;
  signal any_port_forbid_1 : STD_LOGIC;
  signal \arb_access[Allocate]\ : STD_LOGIC;
  signal \arb_access_i[Allocate]1__0\ : STD_LOGIC;
  signal \arb_prohibit_quick_reg_n_0_[0]\ : STD_LOGIC;
  signal arb_prohibit_read : STD_LOGIC_VECTOR ( 0 to 0 );
  signal arb_prohibit_read1 : STD_LOGIC;
  signal \arb_prohibit_read_reg_n_0_[0]\ : STD_LOGIC;
  signal arb_token_0 : STD_LOGIC;
  signal arb_token_1 : STD_LOGIC;
  signal arb_want_multi_part : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \arbiter_bp_push_i[0][Valid]\ : STD_LOGIC;
  signal \arbiter_bp_push_i[1][Valid]\ : STD_LOGIC;
  signal arbiter_piperun_and_valid : STD_LOGIC;
  signal \^ctrl_ready_i_reg_0\ : STD_LOGIC;
  signal dvm_2nd_part : STD_LOGIC;
  signal dvm_2nd_part0 : STD_LOGIC;
  signal idle_carry_1 : STD_LOGIC;
  signal idle_carry_2 : STD_LOGIC;
  signal idle_carry_3 : STD_LOGIC;
  signal lopt_10 : STD_LOGIC;
  signal lopt_11 : STD_LOGIC;
  signal lopt_12 : STD_LOGIC;
  signal lopt_13 : STD_LOGIC;
  signal lopt_14 : STD_LOGIC;
  signal lopt_15 : STD_LOGIC;
  signal lopt_16 : STD_LOGIC;
  signal lopt_17 : STD_LOGIC;
  signal lopt_18 : STD_LOGIC;
  signal lopt_19 : STD_LOGIC;
  signal \^lopt_2\ : STD_LOGIC;
  signal lopt_20 : STD_LOGIC;
  signal lopt_21 : STD_LOGIC;
  signal lopt_22 : STD_LOGIC;
  signal lopt_23 : STD_LOGIC;
  signal lopt_24 : STD_LOGIC;
  signal lopt_25 : STD_LOGIC;
  signal lopt_3 : STD_LOGIC;
  signal lopt_4 : STD_LOGIC;
  signal lopt_5 : STD_LOGIC;
  signal lopt_6 : STD_LOGIC;
  signal lopt_7 : STD_LOGIC;
  signal lopt_8 : STD_LOGIC;
  signal lopt_9 : STD_LOGIC;
  signal \lu_mem_info[Addr_Use][3]_i_2_n_0\ : STD_LOGIC;
  signal \lu_mem_info[Addr_Use][4]_i_2_n_0\ : STD_LOGIC;
  signal \lu_mem_info[Addr_Use][5]_i_2_n_0\ : STD_LOGIC;
  signal \^lu_mem_info_reg[addr][31]\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \^lu_mem_info_reg[force_hit]\ : STD_LOGIC;
  signal \^lu_mem_info_reg[len][7]\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \^lu_mem_info_reg[size][2]\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal p_0_in8_in : STD_LOGIC;
  signal p_2_out : STD_LOGIC;
  signal port_allow_ready_0 : STD_LOGIC;
  signal port_allow_ready_1 : STD_LOGIC;
  signal port_allow_ready_pre_0 : STD_LOGIC;
  signal port_allow_ready_pre_1 : STD_LOGIC;
  signal port_ready_0 : STD_LOGIC;
  signal port_ready_1 : STD_LOGIC;
  signal port_ready_no_init_0 : STD_LOGIC;
  signal port_ready_no_init_1 : STD_LOGIC;
  signal prohibit_rst : STD_LOGIC;
  attribute DIRECT_RESET : boolean;
  attribute DIRECT_RESET of prohibit_rst : signal is std.standard.true;
  signal rd_port_multi_part_0 : STD_LOGIC;
  signal rd_port_multi_part_1 : STD_LOGIC;
  signal rd_port_ready_block_1 : STD_LOGIC;
  signal \^rd_port_ready_cmb_0\ : STD_LOGIC;
  signal \^rd_port_ready_cmb_1\ : STD_LOGIC;
  signal reduce_or4_out : STD_LOGIC;
  signal reduce_or7_out : STD_LOGIC;
  signal \reduce_or__0\ : STD_LOGIC;
  signal wr_port_keep : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^wr_port_ready\ : STD_LOGIC;
  signal wr_port_ready_cmb_0 : STD_LOGIC;
  signal wr_port_ready_cmb_1 : STD_LOGIC;
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \Gen_Port_Ready[0].Use_Slow_Port.Rd_FF_Inst\ : label is "FDR";
  attribute box_type : string;
  attribute box_type of \Gen_Port_Ready[0].Use_Slow_Port.Rd_FF_Inst\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \Gen_Port_Ready[0].Use_Slow_Port.Wr_FF_Inst\ : label is "FDR";
  attribute box_type of \Gen_Port_Ready[0].Use_Slow_Port.Wr_FF_Inst\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \Gen_Port_Ready[1].Use_Slow_Port.Rd_FF_Inst\ : label is "FDR";
  attribute box_type of \Gen_Port_Ready[1].Use_Slow_Port.Rd_FF_Inst\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \Gen_Port_Ready[1].Use_Slow_Port.Wr_FF_Inst\ : label is "FDR";
  attribute box_type of \Gen_Port_Ready[1].Use_Slow_Port.Wr_FF_Inst\ : label is "PRIMITIVE";
  attribute box_type of \Multi_Port.Gen_Token[0].First_Inst.FF_Inst\ : label is "PRIMITIVE";
  attribute box_type of \Multi_Port.Gen_Token[0].Forbid_FF_Inst\ : label is "PRIMITIVE";
  attribute box_type of \Multi_Port.Gen_Token[0].Multi_FF_Inst\ : label is "PRIMITIVE";
  attribute box_type of \Multi_Port.Gen_Token[1].Forbid_FF_Inst\ : label is "PRIMITIVE";
  attribute box_type of \Multi_Port.Gen_Token[1].Multi_FF_Inst\ : label is "PRIMITIVE";
  attribute box_type of \Multi_Port.Gen_Token[1].Other_Inst.FF_Inst\ : label is "PRIMITIVE";
  attribute C_CE_LOW : string;
  attribute C_CE_LOW of Reset_Inst : label is "1'b0";
  attribute C_IS_SET : string;
  attribute C_IS_SET of Reset_Inst : label is "1'b0";
  attribute C_NUM_CE : integer;
  attribute C_NUM_CE of Reset_Inst : label is 1;
  attribute C_TARGET : integer;
  attribute C_TARGET of Reset_Inst : label is 3;
  attribute DONT_TOUCH : boolean;
  attribute DONT_TOUCH of Reset_Inst : label is std.standard.true;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of S0_AXI_AWREADY_INST_0 : label is "soft_lutpair118";
  attribute SOFT_HLUTNM of S1_AXI_AWREADY_INST_0 : label is "soft_lutpair113";
  attribute SOFT_HLUTNM of \Use_FPGA.Cnt_Bit_Gen[0].Active_Low.First_Bit.LUT_Inst_i_1\ : label is "soft_lutpair118";
  attribute SOFT_HLUTNM of \Use_FPGA.Cnt_Bit_Gen[0].Active_Low.First_Bit.LUT_Inst_i_1__1\ : label is "soft_lutpair113";
  attribute SOFT_HLUTNM of \arb_access_i[Keep]_i_3\ : label is "soft_lutpair115";
  attribute SOFT_HLUTNM of \arbiter_bp_push_i[0][Early]_i_1\ : label is "soft_lutpair115";
  attribute SOFT_HLUTNM of \lu_mem_info[Addr_Stp][0]_i_1\ : label is "soft_lutpair112";
  attribute SOFT_HLUTNM of \lu_mem_info[Addr_Stp][1]_i_1\ : label is "soft_lutpair114";
  attribute SOFT_HLUTNM of \lu_mem_info[Addr_Stp][2]_i_1\ : label is "soft_lutpair116";
  attribute SOFT_HLUTNM of \lu_mem_info[Addr_Stp][3]_i_1\ : label is "soft_lutpair116";
  attribute SOFT_HLUTNM of \lu_mem_info[Addr_Stp][4]_i_1\ : label is "soft_lutpair117";
  attribute SOFT_HLUTNM of \lu_mem_info[Addr_Stp][5]_i_1\ : label is "soft_lutpair117";
  attribute SOFT_HLUTNM of \lu_mem_info[Addr_Use][0]_i_1\ : label is "soft_lutpair111";
  attribute SOFT_HLUTNM of \lu_mem_info[Addr_Use][1]_i_1\ : label is "soft_lutpair112";
  attribute SOFT_HLUTNM of \lu_mem_info[Addr_Use][3]_i_2\ : label is "soft_lutpair114";
  attribute SOFT_HLUTNM of \lu_mem_info[Addr_Use][4]_i_1\ : label is "soft_lutpair111";
  attribute SOFT_HLUTNM of \lu_mem_info[Allocate]_i_1\ : label is "soft_lutpair119";
  attribute SOFT_HLUTNM of lu_mem_write_alloc_i_1 : label is "soft_lutpair119";
begin
  Q <= prohibit_rst;
  \Use_FPGA.Almost_Full_Inst_0\ <= \^use_fpga.almost_full_inst_0\;
  \access_info[0][Early]\ <= \^access_info[0][early]\;
  \access_info[0][Keep]\ <= \^access_info[0][keep]\;
  \access_info[0][Wr]\ <= \^access_info[0][wr]\;
  ctrl_ready_i_reg_0 <= \^ctrl_ready_i_reg_0\;
  lopt_2 <= reduce_or7_out;
  \lu_mem_info_reg[Addr][31]\(31 downto 0) <= \^lu_mem_info_reg[addr][31]\(31 downto 0);
  \lu_mem_info_reg[Force_Hit]\ <= \^lu_mem_info_reg[force_hit]\;
  \lu_mem_info_reg[Len][7]\(7 downto 0) <= \^lu_mem_info_reg[len][7]\(7 downto 0);
  \lu_mem_info_reg[Size][2]\(2 downto 0) <= \^lu_mem_info_reg[size][2]\(2 downto 0);
  rd_port_ready_cmb_0 <= \^rd_port_ready_cmb_0\;
  rd_port_ready_cmb_1 <= \^rd_port_ready_cmb_1\;
  wr_port_ready <= \^wr_port_ready\;
FE_Arb_PR_Valid_Inst1: entity work.design_1_system_cache_0_0_carry_and_24
     port map (
      access_piperun => access_piperun,
      arbiter_piperun_and_valid => arbiter_piperun_and_valid,
      lopt => lopt,
      lopt_1 => lopt_1,
      reduce_or7_out => reduce_or7_out
    );
\Gen_Port_Ready[0].Detect_Idle[1].Taken_Block.TB_Inst\: entity work.design_1_system_cache_0_0_carry_and_n_25
     port map (
      S1_AXI_AWVALID => S1_AXI_AWVALID,
      any_port_forbid_1 => any_port_forbid_1,
      arb_token_1 => arb_token_1,
      idle_carry_3 => idle_carry_3,
      lopt => \^lopt_2\,
      lopt_1 => lopt_3,
      lopt_2 => lopt_4,
      lopt_3 => lopt_5,
      lopt_4 => lopt_6,
      lopt_5 => lopt_7,
      lopt_6 => lopt_8,
      lopt_7 => lopt_9,
      queue_full_1 => queue_full_1,
      \rd_port_access[1][Valid]\ => \rd_port_access[1][Valid]\,
      rd_port_multi_part_1 => rd_port_multi_part_1
    );
\Gen_Port_Ready[0].Init_Inst\: entity work.design_1_system_cache_0_0_carry_and_26
     port map (
      ARESET_reg => ARESET_reg,
      lopt => lopt_10,
      lopt_1 => lopt_11,
      lopt_2 => lopt_12,
      port_ready_0 => port_ready_0,
      port_ready_1 => port_ready_1,
      port_ready_no_init_0 => port_ready_no_init_0,
      reduce_or7_out => reduce_or7_out
    );
\Gen_Port_Ready[0].Prio_Inst\: entity work.design_1_system_cache_0_0_carry_or_27
     port map (
      lopt => lopt_5,
      lopt_1 => lopt_6,
      port_allow_ready_0 => port_allow_ready_0,
      port_allow_ready_pre_0 => port_allow_ready_pre_0
    );
\Gen_Port_Ready[0].Token_Inst\: entity work.design_1_system_cache_0_0_carry_or_28
     port map (
      arb_token_0 => arb_token_0,
      idle_carry_3 => idle_carry_3,
      lopt => \^lopt_2\,
      lopt_1 => lopt_3,
      lopt_2 => lopt_4,
      port_allow_ready_pre_0 => port_allow_ready_pre_0
    );
\Gen_Port_Ready[0].Use_Inst\: entity work.design_1_system_cache_0_0_carry_and_29
     port map (
      \Gen_Port_Ready[0].Use_Slow_Port.Wr_FF_Inst\ => \^use_fpga.almost_full_inst_0\,
      S0_AXI_ARVALID => S0_AXI_ARVALID,
      S0_AXI_AWVALID => S0_AXI_AWVALID,
      any_port_forbid_0 => any_port_forbid_0,
      \arb_prohibit_read_reg[0]\ => \arb_prohibit_read_reg_n_0_[0]\,
      lopt => lopt_7,
      lopt_1 => lopt_8,
      lopt_2 => lopt_9,
      port_allow_ready_0 => port_allow_ready_0,
      port_ready_no_init_0 => port_ready_no_init_0,
      queue_full => queue_full,
      \rd_port_access[0][Valid]\ => \rd_port_access[0][Valid]\,
      rd_port_multi_part_0 => rd_port_multi_part_0,
      read_req_ready => read_req_ready
    );
\Gen_Port_Ready[0].Use_Slow_Port.Rd_FF_Inst\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ACLK,
      CE => '1',
      D => arb_prohibit_read(0),
      Q => \Use_FPGA.Almost_Full_Inst\,
      R => prohibit_rst
    );
\Gen_Port_Ready[0].Use_Slow_Port.Rd_Inst\: entity work.design_1_system_cache_0_0_carry_latch_and_30
     port map (
      ARESET_reg => \Gen_Port_Ready[1].Init_Inst_n_2\,
      \Multi_Port.Gen_Token[1].Forbid_FF_Inst\ => \^rd_port_ready_cmb_1\,
      Q => prohibit_rst,
      S0_AXI_ARVALID => S0_AXI_ARVALID,
      \access_info[0][Early]\ => \^access_info[0][early]\,
      \access_info[0][Keep]\ => \^access_info[0][keep]\,
      access_piperun => access_piperun,
      any_port_forbid_0 => any_port_forbid_0,
      \arb_access_i[Allocate]1__0\ => \arb_access_i[Allocate]1__0\,
      \arb_access_i_reg[Early]\ => \Gen_Port_Ready[0].Use_Slow_Port.Rd_Inst_n_5\,
      \arb_access_i_reg[Evict]\ => \Gen_Port_Ready[0].Use_Slow_Port.Rd_Inst_n_1\,
      \arb_access_i_reg[Evict]_0\ => \^lu_mem_info_reg[force_hit]\,
      \arb_access_i_reg[Keep]\ => \Gen_Port_Ready[0].Use_Slow_Port.Rd_Inst_n_4\,
      \arb_prohibit_quick_reg[0]\ => \arb_prohibit_quick_reg_n_0_[0]\,
      arb_prohibit_read(0) => arb_prohibit_read(0),
      \arb_prohibit_read_reg[0]\ => \^rd_port_ready_cmb_0\,
      \arb_prohibit_read_reg[0]_0\ => \Gen_Port_Ready[0].Use_Slow_Port.Rd_Inst_n_6\,
      \arb_prohibit_read_reg[0]_1\ => \arb_prohibit_read_reg_n_0_[0]\,
      \ctrl_access[Internal_Cmd]\ => \ctrl_access[Internal_Cmd]\,
      \lookup_read_data_new[0,0][Valid]\ => \lookup_read_data_new[0,0][Valid]\,
      port_ready_0 => port_ready_0,
      read_req_ready => read_req_ready,
      reduce_or4_out => reduce_or4_out,
      \reduce_or__0\ => \reduce_or__0\
    );
\Gen_Port_Ready[0].Use_Slow_Port.Wr_FF_Inst\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ACLK,
      CE => '1',
      D => \arbiter_bp_push_i[0][Valid]\,
      Q => \^use_fpga.almost_full_inst_0\,
      R => prohibit_rst
    );
\Gen_Port_Ready[0].Use_Slow_Port.Wr_Inst\: entity work.design_1_system_cache_0_0_carry_and_31
     port map (
      \Gen_Port_Ready[0].Use_Slow_Port.Wr_FF_Inst\ => \^use_fpga.almost_full_inst_0\,
      \Multi_Port.Gen_Token[0].Forbid_FF_Inst\ => \^rd_port_ready_cmb_0\,
      \Multi_Port.Gen_Token[1].Forbid_FF_Inst\ => \^rd_port_ready_cmb_1\,
      Q => prohibit_rst,
      S0_AXI_AWVALID => S0_AXI_AWVALID,
      access_piperun => access_piperun,
      any_port_forbid_0 => any_port_forbid_0,
      \arb_access_i_reg[Port_Num][0]\ => \Gen_Port_Ready[0].Use_Slow_Port.Wr_Inst_n_4\,
      \arb_access_i_reg[Valid]\ => \Gen_Port_Ready[0].Use_Slow_Port.Wr_Inst_n_5\,
      \arb_access_i_reg[Wr]\ => \Gen_Port_Ready[0].Use_Slow_Port.Wr_Inst_n_6\,
      \arbiter_bp_push_i[0][Valid]\ => \arbiter_bp_push_i[0][Valid]\,
      \ctrl_access[Internal_Cmd]\ => \ctrl_access[Internal_Cmd]\,
      ctrl_ready_i_reg => \Gen_Port_Ready[0].Use_Slow_Port.Wr_Inst_n_1\,
      ctrl_ready_i_reg_0 => \^ctrl_ready_i_reg_0\,
      lopt => lopt_10,
      lopt_1 => lopt_11,
      lopt_2 => lopt_12,
      port_ready_0 => port_ready_0,
      port_ready_1 => port_ready_1,
      queue_full => queue_full,
      \rd_port_access[0][Valid]\ => \rd_port_access[0][Valid]\,
      rd_port_multi_part_0 => rd_port_multi_part_0,
      reduce_or4_out => reduce_or4_out,
      \reduce_or__0\ => \reduce_or__0\,
      wr_port_ready_cmb_0 => wr_port_ready_cmb_0,
      wr_port_ready_cmb_1 => wr_port_ready_cmb_1
    );
\Gen_Port_Ready[1].Detect_Idle[0].Lower_Prio.LP_Rd_Inst\: entity work.design_1_system_cache_0_0_carry_and_n_32
     port map (
      S0_AXI_ARVALID => S0_AXI_ARVALID,
      any_port_forbid_0 => any_port_forbid_0,
      \arb_prohibit_read_reg[0]\ => \arb_prohibit_read_reg_n_0_[0]\,
      idle_carry_1 => idle_carry_1,
      lopt => lopt_13,
      lopt_1 => lopt_14,
      lopt_2 => lopt_15,
      lopt_3 => lopt_16,
      lopt_4 => lopt_17,
      lopt_5 => lopt_18,
      lopt_6 => lopt_19,
      lopt_7 => lopt_20,
      read_req_ready => read_req_ready
    );
\Gen_Port_Ready[1].Detect_Idle[0].Lower_Prio.LP_Wr_Inst\: entity work.design_1_system_cache_0_0_carry_and_n_33
     port map (
      \Gen_Port_Ready[0].Use_Slow_Port.Wr_FF_Inst\ => \^use_fpga.almost_full_inst_0\,
      S0_AXI_AWVALID => S0_AXI_AWVALID,
      any_port_forbid_0 => any_port_forbid_0,
      idle_carry_1 => idle_carry_1,
      idle_carry_2 => idle_carry_2,
      lopt => lopt_13,
      lopt_1 => lopt_14,
      lopt_2 => lopt_15,
      queue_full => queue_full,
      \rd_port_access[0][Valid]\ => \rd_port_access[0][Valid]\,
      rd_port_multi_part_0 => rd_port_multi_part_0
    );
\Gen_Port_Ready[1].Init_Inst\: entity work.design_1_system_cache_0_0_carry_and_34
     port map (
      A_10 => A_10,
      D(7) => \Gen_Port_Ready[1].Init_Inst_n_4\,
      D(6) => \Gen_Port_Ready[1].Init_Inst_n_5\,
      D(5) => \Gen_Port_Ready[1].Init_Inst_n_6\,
      D(4) => \Gen_Port_Ready[1].Init_Inst_n_7\,
      D(3) => \Gen_Port_Ready[1].Init_Inst_n_8\,
      D(2) => \Gen_Port_Ready[1].Init_Inst_n_9\,
      D(1) => \Gen_Port_Ready[1].Init_Inst_n_10\,
      D(0) => \Gen_Port_Ready[1].Init_Inst_n_11\,
      \Gen_Port_Ready[0].wr_port_early_reg\ => \Gen_Port_Ready[0].wr_port_early_reg\,
      \Multi_Port.Gen_Token[0].Forbid_FF_Inst\ => \^rd_port_ready_cmb_0\,
      \Multi_Port.Gen_Token[1].Forbid_FF_Inst\ => \Gen_Port_Ready[1].Init_Inst_n_50\,
      \Multi_Port.Gen_Token[1].Forbid_FF_Inst_0\ => \^rd_port_ready_cmb_1\,
      \Multi_Port.Gen_Token[1].Forbid_FF_Inst_1\ => \Gen_Port_Ready[1].Use_Slow_Port.Rd_Inst_n_2\,
      \Multi_Port.Gen_Token[1].Forbid_FF_Inst_10\ => \Gen_Port_Ready[1].Use_Slow_Port.Rd_Inst_n_11\,
      \Multi_Port.Gen_Token[1].Forbid_FF_Inst_11\ => \Gen_Port_Ready[1].Use_Slow_Port.Rd_Inst_n_12\,
      \Multi_Port.Gen_Token[1].Forbid_FF_Inst_12\ => \Gen_Port_Ready[1].Use_Slow_Port.Rd_Inst_n_13\,
      \Multi_Port.Gen_Token[1].Forbid_FF_Inst_13\ => \Gen_Port_Ready[1].Use_Slow_Port.Rd_Inst_n_14\,
      \Multi_Port.Gen_Token[1].Forbid_FF_Inst_14\ => \Gen_Port_Ready[1].Use_Slow_Port.Rd_Inst_n_15\,
      \Multi_Port.Gen_Token[1].Forbid_FF_Inst_15\ => \Gen_Port_Ready[1].Use_Slow_Port.Rd_Inst_n_16\,
      \Multi_Port.Gen_Token[1].Forbid_FF_Inst_16\ => \Gen_Port_Ready[1].Use_Slow_Port.Rd_Inst_n_17\,
      \Multi_Port.Gen_Token[1].Forbid_FF_Inst_17\ => \Gen_Port_Ready[1].Use_Slow_Port.Rd_Inst_n_18\,
      \Multi_Port.Gen_Token[1].Forbid_FF_Inst_18\ => \Gen_Port_Ready[1].Use_Slow_Port.Rd_Inst_n_19\,
      \Multi_Port.Gen_Token[1].Forbid_FF_Inst_19\ => \Gen_Port_Ready[1].Use_Slow_Port.Rd_Inst_n_20\,
      \Multi_Port.Gen_Token[1].Forbid_FF_Inst_2\ => \Gen_Port_Ready[1].Use_Slow_Port.Rd_Inst_n_3\,
      \Multi_Port.Gen_Token[1].Forbid_FF_Inst_20\ => \Gen_Port_Ready[1].Use_Slow_Port.Rd_Inst_n_21\,
      \Multi_Port.Gen_Token[1].Forbid_FF_Inst_21\ => \Gen_Port_Ready[1].Use_Slow_Port.Rd_Inst_n_22\,
      \Multi_Port.Gen_Token[1].Forbid_FF_Inst_22\ => \Gen_Port_Ready[1].Use_Slow_Port.Rd_Inst_n_23\,
      \Multi_Port.Gen_Token[1].Forbid_FF_Inst_23\ => \Gen_Port_Ready[1].Use_Slow_Port.Rd_Inst_n_24\,
      \Multi_Port.Gen_Token[1].Forbid_FF_Inst_24\ => \Gen_Port_Ready[1].Use_Slow_Port.Rd_Inst_n_25\,
      \Multi_Port.Gen_Token[1].Forbid_FF_Inst_25\ => \Gen_Port_Ready[1].Use_Slow_Port.Rd_Inst_n_26\,
      \Multi_Port.Gen_Token[1].Forbid_FF_Inst_26\ => \Gen_Port_Ready[1].Use_Slow_Port.Rd_Inst_n_27\,
      \Multi_Port.Gen_Token[1].Forbid_FF_Inst_27\ => \Gen_Port_Ready[1].Use_Slow_Port.Rd_Inst_n_28\,
      \Multi_Port.Gen_Token[1].Forbid_FF_Inst_28\ => \Gen_Port_Ready[1].Use_Slow_Port.Rd_Inst_n_29\,
      \Multi_Port.Gen_Token[1].Forbid_FF_Inst_29\ => \Gen_Port_Ready[1].Use_Slow_Port.Rd_Inst_n_30\,
      \Multi_Port.Gen_Token[1].Forbid_FF_Inst_3\ => \Gen_Port_Ready[1].Use_Slow_Port.Rd_Inst_n_4\,
      \Multi_Port.Gen_Token[1].Forbid_FF_Inst_30\ => \Gen_Port_Ready[1].Use_Slow_Port.Rd_Inst_n_31\,
      \Multi_Port.Gen_Token[1].Forbid_FF_Inst_31\ => \Gen_Port_Ready[1].Use_Slow_Port.Rd_Inst_n_32\,
      \Multi_Port.Gen_Token[1].Forbid_FF_Inst_32\ => \Gen_Port_Ready[1].Use_Slow_Port.Rd_Inst_n_33\,
      \Multi_Port.Gen_Token[1].Forbid_FF_Inst_33\ => \Gen_Port_Ready[1].Use_Slow_Port.Rd_Inst_n_34\,
      \Multi_Port.Gen_Token[1].Forbid_FF_Inst_4\ => \Gen_Port_Ready[1].Use_Slow_Port.Rd_Inst_n_5\,
      \Multi_Port.Gen_Token[1].Forbid_FF_Inst_5\ => \Gen_Port_Ready[1].Use_Slow_Port.Rd_Inst_n_6\,
      \Multi_Port.Gen_Token[1].Forbid_FF_Inst_6\ => \Gen_Port_Ready[1].Use_Slow_Port.Rd_Inst_n_7\,
      \Multi_Port.Gen_Token[1].Forbid_FF_Inst_7\ => \Gen_Port_Ready[1].Use_Slow_Port.Rd_Inst_n_8\,
      \Multi_Port.Gen_Token[1].Forbid_FF_Inst_8\ => \Gen_Port_Ready[1].Use_Slow_Port.Rd_Inst_n_9\,
      \Multi_Port.Gen_Token[1].Forbid_FF_Inst_9\ => \Gen_Port_Ready[1].Use_Slow_Port.Rd_Inst_n_10\,
      \Multi_Port.Gen_Token[1].Multi_FF_Inst\ => \Gen_Port_Ready[1].Init_Inst_n_49\,
      S0_AXI_ARADDR(8 downto 0) => S0_AXI_ARADDR(14 downto 6),
      S0_AXI_ARBURST(1 downto 0) => S0_AXI_ARBURST(1 downto 0),
      S0_AXI_ARCACHE(0) => S0_AXI_ARCACHE(0),
      S0_AXI_ARSIZE(0) => S0_AXI_ARSIZE(1),
      S0_AXI_AWADDR(31 downto 0) => S0_AXI_AWADDR(31 downto 0),
      S0_AXI_AWBURST(1 downto 0) => S0_AXI_AWBURST(1 downto 0),
      S0_AXI_AWLEN(7 downto 0) => S0_AXI_AWLEN(7 downto 0),
      S0_AXI_AWSIZE(2 downto 0) => S0_AXI_AWSIZE(2 downto 0),
      S1_AXI_ARADDR(8 downto 0) => S1_AXI_ARADDR(14 downto 6),
      S1_AXI_ARBURST(1 downto 0) => S1_AXI_ARBURST(1 downto 0),
      S1_AXI_ARCACHE(0) => S1_AXI_ARCACHE(0),
      S1_AXI_ARSIZE(0) => S1_AXI_ARSIZE(1),
      S1_AXI_AWADDR(31 downto 0) => S1_AXI_AWADDR(31 downto 0),
      S1_AXI_AWBAR(0) => S1_AXI_AWBAR(0),
      S1_AXI_AWBURST(1 downto 0) => S1_AXI_AWBURST(1 downto 0),
      S1_AXI_AWCACHE(2 downto 0) => S1_AXI_AWCACHE(2 downto 0),
      S1_AXI_AWLEN(7 downto 0) => S1_AXI_AWLEN(7 downto 0),
      S1_AXI_AWSIZE(2 downto 0) => S1_AXI_AWSIZE(2 downto 0),
      \arb_access_i[Allocate]1__0\ => \arb_access_i[Allocate]1__0\,
      \arb_access_i_reg[Addr][31]\(31) => \Gen_Port_Ready[1].Init_Inst_n_12\,
      \arb_access_i_reg[Addr][31]\(30) => \Gen_Port_Ready[1].Init_Inst_n_13\,
      \arb_access_i_reg[Addr][31]\(29) => \Gen_Port_Ready[1].Init_Inst_n_14\,
      \arb_access_i_reg[Addr][31]\(28) => \Gen_Port_Ready[1].Init_Inst_n_15\,
      \arb_access_i_reg[Addr][31]\(27) => \Gen_Port_Ready[1].Init_Inst_n_16\,
      \arb_access_i_reg[Addr][31]\(26) => \Gen_Port_Ready[1].Init_Inst_n_17\,
      \arb_access_i_reg[Addr][31]\(25) => \Gen_Port_Ready[1].Init_Inst_n_18\,
      \arb_access_i_reg[Addr][31]\(24) => \Gen_Port_Ready[1].Init_Inst_n_19\,
      \arb_access_i_reg[Addr][31]\(23) => \Gen_Port_Ready[1].Init_Inst_n_20\,
      \arb_access_i_reg[Addr][31]\(22) => \Gen_Port_Ready[1].Init_Inst_n_21\,
      \arb_access_i_reg[Addr][31]\(21) => \Gen_Port_Ready[1].Init_Inst_n_22\,
      \arb_access_i_reg[Addr][31]\(20) => \Gen_Port_Ready[1].Init_Inst_n_23\,
      \arb_access_i_reg[Addr][31]\(19) => \Gen_Port_Ready[1].Init_Inst_n_24\,
      \arb_access_i_reg[Addr][31]\(18) => \Gen_Port_Ready[1].Init_Inst_n_25\,
      \arb_access_i_reg[Addr][31]\(17) => \Gen_Port_Ready[1].Init_Inst_n_26\,
      \arb_access_i_reg[Addr][31]\(16) => \Gen_Port_Ready[1].Init_Inst_n_27\,
      \arb_access_i_reg[Addr][31]\(15) => \Gen_Port_Ready[1].Init_Inst_n_28\,
      \arb_access_i_reg[Addr][31]\(14) => \Gen_Port_Ready[1].Init_Inst_n_29\,
      \arb_access_i_reg[Addr][31]\(13) => \Gen_Port_Ready[1].Init_Inst_n_30\,
      \arb_access_i_reg[Addr][31]\(12) => \Gen_Port_Ready[1].Init_Inst_n_31\,
      \arb_access_i_reg[Addr][31]\(11) => \Gen_Port_Ready[1].Init_Inst_n_32\,
      \arb_access_i_reg[Addr][31]\(10) => \Gen_Port_Ready[1].Init_Inst_n_33\,
      \arb_access_i_reg[Addr][31]\(9) => \Gen_Port_Ready[1].Init_Inst_n_34\,
      \arb_access_i_reg[Addr][31]\(8) => \Gen_Port_Ready[1].Init_Inst_n_35\,
      \arb_access_i_reg[Addr][31]\(7) => \Gen_Port_Ready[1].Init_Inst_n_36\,
      \arb_access_i_reg[Addr][31]\(6) => \Gen_Port_Ready[1].Init_Inst_n_37\,
      \arb_access_i_reg[Addr][31]\(5) => \Gen_Port_Ready[1].Init_Inst_n_38\,
      \arb_access_i_reg[Addr][31]\(4) => \Gen_Port_Ready[1].Init_Inst_n_39\,
      \arb_access_i_reg[Addr][31]\(3) => \Gen_Port_Ready[1].Init_Inst_n_40\,
      \arb_access_i_reg[Addr][31]\(2) => \Gen_Port_Ready[1].Init_Inst_n_41\,
      \arb_access_i_reg[Addr][31]\(1) => \Gen_Port_Ready[1].Init_Inst_n_42\,
      \arb_access_i_reg[Addr][31]\(0) => \Gen_Port_Ready[1].Init_Inst_n_43\,
      \arb_access_i_reg[Allocate]\ => \Gen_Port_Ready[1].Init_Inst_n_48\,
      \arb_access_i_reg[Early]\ => \Gen_Port_Ready[1].Init_Inst_n_2\,
      \arb_access_i_reg[Kind]\ => \Gen_Port_Ready[1].Init_Inst_n_47\,
      \arb_access_i_reg[Size][2]\(2) => \Gen_Port_Ready[1].Init_Inst_n_44\,
      \arb_access_i_reg[Size][2]\(1) => \Gen_Port_Ready[1].Init_Inst_n_45\,
      \arb_access_i_reg[Size][2]\(0) => \Gen_Port_Ready[1].Init_Inst_n_46\,
      arb_want_multi_part(1 downto 0) => arb_want_multi_part(1 downto 0),
      \ctrl_access[Addr]\(8 downto 0) => \ctrl_access[Addr]\(8 downto 0),
      \ctrl_access[Internal_Cmd]\ => \ctrl_access[Internal_Cmd]\,
      \ctrl_access[Size]\(0) => \ctrl_access[Size]\(0),
      dvm_2nd_part0 => dvm_2nd_part0,
      lopt => lopt_21,
      lopt_1 => lopt_22,
      port_ready_1 => port_ready_1,
      port_ready_no_init_1 => port_ready_no_init_1,
      reduce_or4_out => reduce_or4_out,
      wr_port_keep(0) => wr_port_keep(0),
      wr_port_ready_cmb_0 => wr_port_ready_cmb_0,
      wr_port_ready_cmb_1 => wr_port_ready_cmb_1
    );
\Gen_Port_Ready[1].Prio_Inst\: entity work.design_1_system_cache_0_0_carry_or_35
     port map (
      lopt => lopt_19,
      lopt_1 => lopt_20,
      port_allow_ready_1 => port_allow_ready_1,
      port_allow_ready_pre_1 => port_allow_ready_pre_1
    );
\Gen_Port_Ready[1].Token_Inst\: entity work.design_1_system_cache_0_0_carry_or_36
     port map (
      arb_token_1 => arb_token_1,
      idle_carry_2 => idle_carry_2,
      lopt => lopt_16,
      lopt_1 => lopt_17,
      lopt_2 => lopt_18,
      port_allow_ready_pre_1 => port_allow_ready_pre_1
    );
\Gen_Port_Ready[1].Use_Inst\: entity work.design_1_system_cache_0_0_carry_and_37
     port map (
      \Gen_Port_Ready[1].Use_Slow_Port.Wr_FF_Inst\ => \^wr_port_ready\,
      \Use_FPGA.Full_Inst\ => \Use_FPGA.Full_Inst\,
      any_port_forbid_1 => any_port_forbid_1,
      lopt => lopt_21,
      lopt_1 => lopt_22,
      lopt_2 => A_10,
      lopt_3 => lopt_23,
      lopt_4 => lopt_24,
      lopt_5 => lopt_25,
      port_allow_ready_1 => port_allow_ready_1,
      port_ready_no_init_1 => port_ready_no_init_1,
      \rd_port_access[1][Valid]\ => \rd_port_access[1][Valid]\,
      rd_port_multi_part_1 => rd_port_multi_part_1,
      rd_port_ready_block_1 => rd_port_ready_block_1
    );
\Gen_Port_Ready[1].Use_Slow_Port.Rd_FF_Inst\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ACLK,
      CE => '1',
      D => arb_prohibit_read1,
      Q => rd_port_ready,
      R => prohibit_rst
    );
\Gen_Port_Ready[1].Use_Slow_Port.Rd_Inst\: entity work.design_1_system_cache_0_0_carry_latch_and_38
     port map (
      \Multi_Port.Gen_Token[0].Forbid_FF_Inst\ => \^rd_port_ready_cmb_0\,
      S0_AXI_ARADDR(22 downto 6) => S0_AXI_ARADDR(31 downto 15),
      S0_AXI_ARADDR(5 downto 0) => S0_AXI_ARADDR(5 downto 0),
      S0_AXI_ARLEN(7 downto 0) => S0_AXI_ARLEN(7 downto 0),
      S0_AXI_ARSIZE(1) => S0_AXI_ARSIZE(2),
      S0_AXI_ARSIZE(0) => S0_AXI_ARSIZE(0),
      S1_AXI_ARADDR(22 downto 6) => S1_AXI_ARADDR(31 downto 15),
      S1_AXI_ARADDR(5 downto 0) => S1_AXI_ARADDR(5 downto 0),
      S1_AXI_ARLEN(7 downto 0) => S1_AXI_ARLEN(7 downto 0),
      S1_AXI_ARSIZE(1) => S1_AXI_ARSIZE(2),
      S1_AXI_ARSIZE(0) => S1_AXI_ARSIZE(0),
      S1_AXI_ARVALID => S1_AXI_ARVALID,
      access_piperun => access_piperun,
      any_port_forbid_1 => any_port_forbid_1,
      \arb_access_i_reg[Addr][0]\ => \Gen_Port_Ready[1].Use_Slow_Port.Rd_Inst_n_32\,
      \arb_access_i_reg[Addr][15]\ => \Gen_Port_Ready[1].Use_Slow_Port.Rd_Inst_n_25\,
      \arb_access_i_reg[Addr][16]\ => \Gen_Port_Ready[1].Use_Slow_Port.Rd_Inst_n_26\,
      \arb_access_i_reg[Addr][17]\ => \Gen_Port_Ready[1].Use_Slow_Port.Rd_Inst_n_22\,
      \arb_access_i_reg[Addr][18]\ => \Gen_Port_Ready[1].Use_Slow_Port.Rd_Inst_n_23\,
      \arb_access_i_reg[Addr][19]\ => \Gen_Port_Ready[1].Use_Slow_Port.Rd_Inst_n_24\,
      \arb_access_i_reg[Addr][1]\ => \Gen_Port_Ready[1].Use_Slow_Port.Rd_Inst_n_31\,
      \arb_access_i_reg[Addr][20]\ => \Gen_Port_Ready[1].Use_Slow_Port.Rd_Inst_n_19\,
      \arb_access_i_reg[Addr][21]\ => \Gen_Port_Ready[1].Use_Slow_Port.Rd_Inst_n_20\,
      \arb_access_i_reg[Addr][22]\ => \Gen_Port_Ready[1].Use_Slow_Port.Rd_Inst_n_21\,
      \arb_access_i_reg[Addr][23]\ => \Gen_Port_Ready[1].Use_Slow_Port.Rd_Inst_n_16\,
      \arb_access_i_reg[Addr][24]\ => \Gen_Port_Ready[1].Use_Slow_Port.Rd_Inst_n_17\,
      \arb_access_i_reg[Addr][25]\ => \Gen_Port_Ready[1].Use_Slow_Port.Rd_Inst_n_18\,
      \arb_access_i_reg[Addr][26]\ => \Gen_Port_Ready[1].Use_Slow_Port.Rd_Inst_n_13\,
      \arb_access_i_reg[Addr][27]\ => \Gen_Port_Ready[1].Use_Slow_Port.Rd_Inst_n_14\,
      \arb_access_i_reg[Addr][28]\ => \Gen_Port_Ready[1].Use_Slow_Port.Rd_Inst_n_15\,
      \arb_access_i_reg[Addr][29]\ => \Gen_Port_Ready[1].Use_Slow_Port.Rd_Inst_n_10\,
      \arb_access_i_reg[Addr][2]\ => \Gen_Port_Ready[1].Use_Slow_Port.Rd_Inst_n_30\,
      \arb_access_i_reg[Addr][30]\ => \Gen_Port_Ready[1].Use_Slow_Port.Rd_Inst_n_11\,
      \arb_access_i_reg[Addr][31]\ => \Gen_Port_Ready[1].Use_Slow_Port.Rd_Inst_n_12\,
      \arb_access_i_reg[Addr][3]\ => \Gen_Port_Ready[1].Use_Slow_Port.Rd_Inst_n_29\,
      \arb_access_i_reg[Addr][4]\ => \Gen_Port_Ready[1].Use_Slow_Port.Rd_Inst_n_28\,
      \arb_access_i_reg[Addr][5]\ => \Gen_Port_Ready[1].Use_Slow_Port.Rd_Inst_n_27\,
      \arb_access_i_reg[Len][0]\ => \Gen_Port_Ready[1].Use_Slow_Port.Rd_Inst_n_2\,
      \arb_access_i_reg[Len][1]\ => \Gen_Port_Ready[1].Use_Slow_Port.Rd_Inst_n_3\,
      \arb_access_i_reg[Len][2]\ => \Gen_Port_Ready[1].Use_Slow_Port.Rd_Inst_n_4\,
      \arb_access_i_reg[Len][3]\ => \Gen_Port_Ready[1].Use_Slow_Port.Rd_Inst_n_5\,
      \arb_access_i_reg[Len][4]\ => \Gen_Port_Ready[1].Use_Slow_Port.Rd_Inst_n_6\,
      \arb_access_i_reg[Len][5]\ => \Gen_Port_Ready[1].Use_Slow_Port.Rd_Inst_n_7\,
      \arb_access_i_reg[Len][6]\ => \Gen_Port_Ready[1].Use_Slow_Port.Rd_Inst_n_9\,
      \arb_access_i_reg[Len][7]\ => \Gen_Port_Ready[1].Use_Slow_Port.Rd_Inst_n_8\,
      \arb_access_i_reg[Size][0]\ => \Gen_Port_Ready[1].Use_Slow_Port.Rd_Inst_n_34\,
      \arb_access_i_reg[Size][2]\ => \Gen_Port_Ready[1].Use_Slow_Port.Rd_Inst_n_33\,
      arb_prohibit_read1 => arb_prohibit_read1,
      \arb_prohibit_read_reg[1]\ => \^rd_port_ready_cmb_1\,
      \arb_prohibit_read_reg[1]_0\ => \Gen_Port_Ready[1].Use_Slow_Port.Rd_Inst_n_35\,
      \lookup_read_data_new[0,1][Valid]\ => \lookup_read_data_new[0,1][Valid]\,
      p_0_in8_in => p_0_in8_in,
      port_ready_1 => port_ready_1,
      rd_port_ready_block_1 => rd_port_ready_block_1,
      read_req_ready_2 => read_req_ready_2
    );
\Gen_Port_Ready[1].Use_Slow_Port.Wr_FF_Inst\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ACLK,
      CE => '1',
      D => \arbiter_bp_push_i[1][Valid]\,
      Q => \^wr_port_ready\,
      R => prohibit_rst
    );
\Gen_Port_Ready[1].Use_Slow_Port.Wr_Inst\: entity work.design_1_system_cache_0_0_carry_and_39
     port map (
      \Gen_Port_Ready[1].Use_Slow_Port.Wr_FF_Inst\ => \^wr_port_ready\,
      S1_AXI_AWVALID => S1_AXI_AWVALID,
      access_piperun => access_piperun,
      any_port_forbid_1 => any_port_forbid_1,
      \arbiter_bp_push_i[1][Valid]\ => \arbiter_bp_push_i[1][Valid]\,
      lopt => lopt_23,
      lopt_1 => lopt_24,
      lopt_2 => lopt_25,
      port_ready_1 => port_ready_1,
      queue_full_1 => queue_full_1,
      \rd_port_access[1][Valid]\ => \rd_port_access[1][Valid]\,
      rd_port_multi_part_1 => rd_port_multi_part_1,
      wr_port_ready_cmb_1 => wr_port_ready_cmb_1
    );
\Multi_Port.Gen_Token[0].First_Inst.FF_Inst\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_S_INVERTED => '0'
    )
        port map (
      C => ACLK,
      CE => arbiter_piperun_and_valid,
      D => \Multi_Port.Gen_Token[0].First_Inst.FF_Inst_i_1_n_0\,
      Q => arb_token_0,
      S => prohibit_rst
    );
\Multi_Port.Gen_Token[0].First_Inst.FF_Inst_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => arb_token_0,
      I1 => dvm_2nd_part,
      I2 => arb_token_1,
      O => \Multi_Port.Gen_Token[0].First_Inst.FF_Inst_i_1_n_0\
    );
\Multi_Port.Gen_Token[0].Forbid_FF_Inst\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => ACLK,
      CE => arbiter_piperun_and_valid,
      D => \Gen_Port_Ready[1].Init_Inst_n_49\,
      Q => any_port_forbid_0,
      R => prohibit_rst
    );
\Multi_Port.Gen_Token[0].Multi_FF_Inst\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => ACLK,
      CE => arbiter_piperun_and_valid,
      D => \Gen_Port_Ready[1].Init_Inst_n_50\,
      Q => rd_port_multi_part_0,
      R => prohibit_rst
    );
\Multi_Port.Gen_Token[0].Multi_FF_Inst_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0080000000000000"
    )
        port map (
      I0 => S0_AXI_ARSNOOP(3),
      I1 => S0_AXI_ARSNOOP(1),
      I2 => S0_AXI_ARSNOOP(0),
      I3 => dvm_2nd_part,
      I4 => S0_AXI_ARADDR(0),
      I5 => S0_AXI_ARSNOOP(2),
      O => arb_want_multi_part(0)
    );
\Multi_Port.Gen_Token[0].Multi_FF_Inst_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4000000000000000"
    )
        port map (
      I0 => dvm_2nd_part,
      I1 => S1_AXI_ARADDR(0),
      I2 => S1_AXI_ARSNOOP(2),
      I3 => S1_AXI_ARSNOOP(3),
      I4 => S1_AXI_ARSNOOP(0),
      I5 => S1_AXI_ARSNOOP(1),
      O => arb_want_multi_part(1)
    );
\Multi_Port.Gen_Token[1].Forbid_FF_Inst\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => ACLK,
      CE => arbiter_piperun_and_valid,
      D => \Gen_Port_Ready[1].Init_Inst_n_50\,
      Q => any_port_forbid_1,
      R => prohibit_rst
    );
\Multi_Port.Gen_Token[1].Multi_FF_Inst\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => ACLK,
      CE => arbiter_piperun_and_valid,
      D => \Gen_Port_Ready[1].Init_Inst_n_49\,
      Q => rd_port_multi_part_1,
      R => prohibit_rst
    );
\Multi_Port.Gen_Token[1].Other_Inst.FF_Inst\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => ACLK,
      CE => arbiter_piperun_and_valid,
      D => \Multi_Port.Gen_Token[1].Other_Inst.FF_Inst_i_1_n_0\,
      Q => arb_token_1,
      R => prohibit_rst
    );
\Multi_Port.Gen_Token[1].Other_Inst.FF_Inst_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => arb_token_1,
      I1 => dvm_2nd_part,
      I2 => arb_token_0,
      O => \Multi_Port.Gen_Token[1].Other_Inst.FF_Inst_i_1_n_0\
    );
Reset_Inst: entity work.\design_1_system_cache_0_0_bit_reg_ce__12\
     port map (
      CE(0) => '1',
      CLK => ACLK,
      D => ARESET,
      Q => prohibit_rst,
      SR => '0'
    );
S0_AXI_AWREADY_INST_0: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^use_fpga.almost_full_inst_0\,
      I1 => queue_full,
      O => S0_AXI_AWREADY
    );
S1_AXI_AWREADY_INST_0: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^wr_port_ready\,
      I1 => queue_full_1,
      O => S1_AXI_AWREADY
    );
\Use_FPGA.Cnt_Bit_Gen[0].Active_Low.First_Bit.LUT_Inst_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
        port map (
      I0 => \^use_fpga.almost_full_inst_0\,
      I1 => queue_full,
      I2 => S0_AXI_AWVALID,
      O => queue_push9_out
    );
\Use_FPGA.Cnt_Bit_Gen[0].Active_Low.First_Bit.LUT_Inst_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
        port map (
      I0 => \^wr_port_ready\,
      I1 => queue_full_1,
      I2 => S1_AXI_AWVALID,
      O => queue_push9_out_0
    );
\Using_FPGA.MUXCY_I_i_1__106\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^lu_mem_info_reg[addr][31]\(7),
      I1 => \lu_mem_info_reg[Addr][11]\(1),
      I2 => \^lu_mem_info_reg[addr][31]\(8),
      I3 => \lu_mem_info_reg[Addr][11]\(2),
      I4 => \^lu_mem_info_reg[addr][31]\(6),
      I5 => \lu_mem_info_reg[Addr][11]\(0),
      O => \The_Compare[0].sel_reg_6\
    );
\Using_FPGA.MUXCY_I_i_1__107\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^lu_mem_info_reg[addr][31]\(10),
      I1 => \lu_mem_info_reg[Addr][11]\(4),
      I2 => \^lu_mem_info_reg[addr][31]\(11),
      I3 => \lu_mem_info_reg[Addr][11]\(5),
      I4 => \^lu_mem_info_reg[addr][31]\(9),
      I5 => \lu_mem_info_reg[Addr][11]\(3),
      O => A_7
    );
\Using_FPGA.MUXCY_I_i_1__111\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^lu_mem_info_reg[addr][31]\(13),
      I1 => \lu_check_tag_addr_reg[13]\(1),
      I2 => \^lu_mem_info_reg[addr][31]\(12),
      I3 => \lu_check_tag_addr_reg[13]\(0),
      O => \The_Compare[2].sel_reg\
    );
\arb_access_i[Keep]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => S0_AXI_AWCACHE(1),
      I1 => S0_AXI_AWCACHE(2),
      I2 => S0_AXI_AWCACHE(0),
      O => wr_port_keep(0)
    );
\arb_access_i_reg[Addr][0]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => access_piperun,
      D => \Gen_Port_Ready[1].Init_Inst_n_43\,
      Q => \^lu_mem_info_reg[addr][31]\(0),
      R => prohibit_rst
    );
\arb_access_i_reg[Addr][10]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => access_piperun,
      D => \Gen_Port_Ready[1].Init_Inst_n_33\,
      Q => \^lu_mem_info_reg[addr][31]\(10),
      R => prohibit_rst
    );
\arb_access_i_reg[Addr][11]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => access_piperun,
      D => \Gen_Port_Ready[1].Init_Inst_n_32\,
      Q => \^lu_mem_info_reg[addr][31]\(11),
      R => prohibit_rst
    );
\arb_access_i_reg[Addr][12]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => access_piperun,
      D => \Gen_Port_Ready[1].Init_Inst_n_31\,
      Q => \^lu_mem_info_reg[addr][31]\(12),
      R => prohibit_rst
    );
\arb_access_i_reg[Addr][13]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => access_piperun,
      D => \Gen_Port_Ready[1].Init_Inst_n_30\,
      Q => \^lu_mem_info_reg[addr][31]\(13),
      R => prohibit_rst
    );
\arb_access_i_reg[Addr][14]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => access_piperun,
      D => \Gen_Port_Ready[1].Init_Inst_n_29\,
      Q => \^lu_mem_info_reg[addr][31]\(14),
      R => prohibit_rst
    );
\arb_access_i_reg[Addr][15]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => access_piperun,
      D => \Gen_Port_Ready[1].Init_Inst_n_28\,
      Q => \^lu_mem_info_reg[addr][31]\(15),
      R => prohibit_rst
    );
\arb_access_i_reg[Addr][16]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => access_piperun,
      D => \Gen_Port_Ready[1].Init_Inst_n_27\,
      Q => \^lu_mem_info_reg[addr][31]\(16),
      R => prohibit_rst
    );
\arb_access_i_reg[Addr][17]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => access_piperun,
      D => \Gen_Port_Ready[1].Init_Inst_n_26\,
      Q => \^lu_mem_info_reg[addr][31]\(17),
      R => prohibit_rst
    );
\arb_access_i_reg[Addr][18]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => access_piperun,
      D => \Gen_Port_Ready[1].Init_Inst_n_25\,
      Q => \^lu_mem_info_reg[addr][31]\(18),
      R => prohibit_rst
    );
\arb_access_i_reg[Addr][19]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => access_piperun,
      D => \Gen_Port_Ready[1].Init_Inst_n_24\,
      Q => \^lu_mem_info_reg[addr][31]\(19),
      R => prohibit_rst
    );
\arb_access_i_reg[Addr][1]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => access_piperun,
      D => \Gen_Port_Ready[1].Init_Inst_n_42\,
      Q => \^lu_mem_info_reg[addr][31]\(1),
      R => prohibit_rst
    );
\arb_access_i_reg[Addr][20]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => access_piperun,
      D => \Gen_Port_Ready[1].Init_Inst_n_23\,
      Q => \^lu_mem_info_reg[addr][31]\(20),
      R => prohibit_rst
    );
\arb_access_i_reg[Addr][21]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => access_piperun,
      D => \Gen_Port_Ready[1].Init_Inst_n_22\,
      Q => \^lu_mem_info_reg[addr][31]\(21),
      R => prohibit_rst
    );
\arb_access_i_reg[Addr][22]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => access_piperun,
      D => \Gen_Port_Ready[1].Init_Inst_n_21\,
      Q => \^lu_mem_info_reg[addr][31]\(22),
      R => prohibit_rst
    );
\arb_access_i_reg[Addr][23]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => access_piperun,
      D => \Gen_Port_Ready[1].Init_Inst_n_20\,
      Q => \^lu_mem_info_reg[addr][31]\(23),
      R => prohibit_rst
    );
\arb_access_i_reg[Addr][24]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => access_piperun,
      D => \Gen_Port_Ready[1].Init_Inst_n_19\,
      Q => \^lu_mem_info_reg[addr][31]\(24),
      R => prohibit_rst
    );
\arb_access_i_reg[Addr][25]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => access_piperun,
      D => \Gen_Port_Ready[1].Init_Inst_n_18\,
      Q => \^lu_mem_info_reg[addr][31]\(25),
      R => prohibit_rst
    );
\arb_access_i_reg[Addr][26]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => access_piperun,
      D => \Gen_Port_Ready[1].Init_Inst_n_17\,
      Q => \^lu_mem_info_reg[addr][31]\(26),
      R => prohibit_rst
    );
\arb_access_i_reg[Addr][27]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => access_piperun,
      D => \Gen_Port_Ready[1].Init_Inst_n_16\,
      Q => \^lu_mem_info_reg[addr][31]\(27),
      R => prohibit_rst
    );
\arb_access_i_reg[Addr][28]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => access_piperun,
      D => \Gen_Port_Ready[1].Init_Inst_n_15\,
      Q => \^lu_mem_info_reg[addr][31]\(28),
      R => prohibit_rst
    );
\arb_access_i_reg[Addr][29]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => access_piperun,
      D => \Gen_Port_Ready[1].Init_Inst_n_14\,
      Q => \^lu_mem_info_reg[addr][31]\(29),
      R => prohibit_rst
    );
\arb_access_i_reg[Addr][2]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => access_piperun,
      D => \Gen_Port_Ready[1].Init_Inst_n_41\,
      Q => \^lu_mem_info_reg[addr][31]\(2),
      R => prohibit_rst
    );
\arb_access_i_reg[Addr][30]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => access_piperun,
      D => \Gen_Port_Ready[1].Init_Inst_n_13\,
      Q => \^lu_mem_info_reg[addr][31]\(30),
      R => prohibit_rst
    );
\arb_access_i_reg[Addr][31]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => access_piperun,
      D => \Gen_Port_Ready[1].Init_Inst_n_12\,
      Q => \^lu_mem_info_reg[addr][31]\(31),
      R => prohibit_rst
    );
\arb_access_i_reg[Addr][3]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => access_piperun,
      D => \Gen_Port_Ready[1].Init_Inst_n_40\,
      Q => \^lu_mem_info_reg[addr][31]\(3),
      R => prohibit_rst
    );
\arb_access_i_reg[Addr][4]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => access_piperun,
      D => \Gen_Port_Ready[1].Init_Inst_n_39\,
      Q => \^lu_mem_info_reg[addr][31]\(4),
      R => prohibit_rst
    );
\arb_access_i_reg[Addr][5]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => access_piperun,
      D => \Gen_Port_Ready[1].Init_Inst_n_38\,
      Q => \^lu_mem_info_reg[addr][31]\(5),
      R => prohibit_rst
    );
\arb_access_i_reg[Addr][6]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => access_piperun,
      D => \Gen_Port_Ready[1].Init_Inst_n_37\,
      Q => \^lu_mem_info_reg[addr][31]\(6),
      R => prohibit_rst
    );
\arb_access_i_reg[Addr][7]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => access_piperun,
      D => \Gen_Port_Ready[1].Init_Inst_n_36\,
      Q => \^lu_mem_info_reg[addr][31]\(7),
      R => prohibit_rst
    );
\arb_access_i_reg[Addr][8]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => access_piperun,
      D => \Gen_Port_Ready[1].Init_Inst_n_35\,
      Q => \^lu_mem_info_reg[addr][31]\(8),
      R => prohibit_rst
    );
\arb_access_i_reg[Addr][9]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => access_piperun,
      D => \Gen_Port_Ready[1].Init_Inst_n_34\,
      Q => \^lu_mem_info_reg[addr][31]\(9),
      R => prohibit_rst
    );
\arb_access_i_reg[Allocate]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => access_piperun,
      D => \Gen_Port_Ready[1].Init_Inst_n_48\,
      Q => \arb_access[Allocate]\,
      R => prohibit_rst
    );
\arb_access_i_reg[Early]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => '1',
      D => \Gen_Port_Ready[0].Use_Slow_Port.Rd_Inst_n_5\,
      Q => \^access_info[0][early]\,
      R => '0'
    );
\arb_access_i_reg[Evict]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => '1',
      D => \Gen_Port_Ready[0].Use_Slow_Port.Rd_Inst_n_1\,
      Q => \^lu_mem_info_reg[force_hit]\,
      R => '0'
    );
\arb_access_i_reg[Keep]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => '1',
      D => \Gen_Port_Ready[0].Use_Slow_Port.Rd_Inst_n_4\,
      Q => \^access_info[0][keep]\,
      R => '0'
    );
\arb_access_i_reg[Kind]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => access_piperun,
      D => \Gen_Port_Ready[1].Init_Inst_n_47\,
      Q => \access_info[0][Kind]\,
      R => prohibit_rst
    );
\arb_access_i_reg[Len][0]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => access_piperun,
      D => \Gen_Port_Ready[1].Init_Inst_n_11\,
      Q => \^lu_mem_info_reg[len][7]\(0),
      R => prohibit_rst
    );
\arb_access_i_reg[Len][1]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => access_piperun,
      D => \Gen_Port_Ready[1].Init_Inst_n_10\,
      Q => \^lu_mem_info_reg[len][7]\(1),
      R => prohibit_rst
    );
\arb_access_i_reg[Len][2]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => access_piperun,
      D => \Gen_Port_Ready[1].Init_Inst_n_9\,
      Q => \^lu_mem_info_reg[len][7]\(2),
      R => prohibit_rst
    );
\arb_access_i_reg[Len][3]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => access_piperun,
      D => \Gen_Port_Ready[1].Init_Inst_n_8\,
      Q => \^lu_mem_info_reg[len][7]\(3),
      R => prohibit_rst
    );
\arb_access_i_reg[Len][4]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => access_piperun,
      D => \Gen_Port_Ready[1].Init_Inst_n_7\,
      Q => \^lu_mem_info_reg[len][7]\(4),
      R => prohibit_rst
    );
\arb_access_i_reg[Len][5]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => access_piperun,
      D => \Gen_Port_Ready[1].Init_Inst_n_6\,
      Q => \^lu_mem_info_reg[len][7]\(5),
      R => prohibit_rst
    );
\arb_access_i_reg[Len][6]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => access_piperun,
      D => \Gen_Port_Ready[1].Init_Inst_n_5\,
      Q => \^lu_mem_info_reg[len][7]\(6),
      R => prohibit_rst
    );
\arb_access_i_reg[Len][7]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => access_piperun,
      D => \Gen_Port_Ready[1].Init_Inst_n_4\,
      Q => \^lu_mem_info_reg[len][7]\(7),
      R => prohibit_rst
    );
\arb_access_i_reg[Port_Num][0]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => access_piperun,
      D => \Gen_Port_Ready[0].Use_Slow_Port.Wr_Inst_n_4\,
      Q => \access_info[0][Port_Num]\(0),
      R => prohibit_rst
    );
\arb_access_i_reg[Size][0]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => access_piperun,
      D => \Gen_Port_Ready[1].Init_Inst_n_46\,
      Q => \^lu_mem_info_reg[size][2]\(0),
      R => prohibit_rst
    );
\arb_access_i_reg[Size][1]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => access_piperun,
      D => \Gen_Port_Ready[1].Init_Inst_n_45\,
      Q => \^lu_mem_info_reg[size][2]\(1),
      R => prohibit_rst
    );
\arb_access_i_reg[Size][2]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => access_piperun,
      D => \Gen_Port_Ready[1].Init_Inst_n_44\,
      Q => \^lu_mem_info_reg[size][2]\(2),
      R => prohibit_rst
    );
\arb_access_i_reg[Valid]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => access_piperun,
      D => \Gen_Port_Ready[0].Use_Slow_Port.Wr_Inst_n_5\,
      Q => access_valid,
      R => prohibit_rst
    );
\arb_access_i_reg[Wr]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => access_piperun,
      D => \Gen_Port_Ready[0].Use_Slow_Port.Wr_Inst_n_6\,
      Q => \^access_info[0][wr]\,
      R => prohibit_rst
    );
\arb_prohibit_quick_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => '1',
      D => \Use_FPGA_Flag_Hit.Use_Normal_Line.Line_Fit_Inst_0\,
      Q => \arb_prohibit_quick_reg_n_0_[0]\,
      R => prohibit_rst
    );
\arb_prohibit_quick_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => '1',
      D => \Use_FPGA_Flag_Hit.Use_Normal_Line.Line_Fit_Inst\,
      Q => p_0_in8_in,
      R => prohibit_rst
    );
\arb_prohibit_read_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => '1',
      D => \Gen_Port_Ready[0].Use_Slow_Port.Rd_Inst_n_6\,
      Q => \arb_prohibit_read_reg_n_0_[0]\,
      R => prohibit_rst
    );
\arb_prohibit_read_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => '1',
      D => \Gen_Port_Ready[1].Use_Slow_Port.Rd_Inst_n_35\,
      Q => rd_port_ready_block_1,
      R => prohibit_rst
    );
\arbiter_bp_push_i[0][Early]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => S0_AXI_AWBAR(0),
      I1 => S0_AXI_AWCACHE(2),
      I2 => S0_AXI_AWCACHE(0),
      O => \Gen_Port_Ready[0].wr_port_early_reg\
    );
\arbiter_bp_push_i[1][Early]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => S1_AXI_AWBAR(0),
      I1 => S1_AXI_AWCACHE(2),
      I2 => S1_AXI_AWCACHE(0),
      O => p_2_out
    );
\arbiter_bp_push_i_reg[0][Barrier]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => '1',
      D => S0_AXI_AWBAR(0),
      Q => \arbiter_bp_push_prt[0][Barrier]\,
      R => prohibit_rst
    );
\arbiter_bp_push_i_reg[0][Early]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => '1',
      D => \Gen_Port_Ready[0].wr_port_early_reg\,
      Q => \arbiter_bp_push_prt[0][Early]\,
      R => prohibit_rst
    );
\arbiter_bp_push_i_reg[0][Valid]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => '1',
      D => \arbiter_bp_push_i[0][Valid]\,
      Q => \arbiter_bp_push_prt[0][Valid]\,
      R => prohibit_rst
    );
\arbiter_bp_push_i_reg[1][Barrier]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => '1',
      D => S1_AXI_AWBAR(0),
      Q => \arbiter_bp_push_prt[1][Barrier]\,
      R => prohibit_rst
    );
\arbiter_bp_push_i_reg[1][Early]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => '1',
      D => p_2_out,
      Q => \arbiter_bp_push_prt[1][Early]\,
      R => prohibit_rst
    );
\arbiter_bp_push_i_reg[1][Valid]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => '1',
      D => \arbiter_bp_push_i[1][Valid]\,
      Q => \arbiter_bp_push_prt[1][Valid]\,
      R => prohibit_rst
    );
ctrl_init_last_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^ctrl_ready_i_reg_0\,
      I1 => ctrl_init_done_i,
      O => E(0)
    );
ctrl_ready_i_reg: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => '1',
      D => \Gen_Port_Ready[0].Use_Slow_Port.Wr_Inst_n_1\,
      Q => \^ctrl_ready_i_reg_0\,
      R => '0'
    );
dvm_2nd_part_reg: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => arbiter_piperun_and_valid,
      D => dvm_2nd_part0,
      Q => dvm_2nd_part,
      R => prohibit_rst
    );
\lu_mem_info[Addr_Stp][0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \^lu_mem_info_reg[size][2]\(2),
      I1 => \^lu_mem_info_reg[size][2]\(0),
      I2 => \^lu_mem_info_reg[size][2]\(1),
      O => \lu_mem_info_reg[Addr_Stp][5]\(0)
    );
\lu_mem_info[Addr_Stp][1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => \^lu_mem_info_reg[size][2]\(0),
      I1 => \^lu_mem_info_reg[size][2]\(2),
      I2 => \^lu_mem_info_reg[size][2]\(1),
      O => \lu_mem_info_reg[Addr_Stp][5]\(1)
    );
\lu_mem_info[Addr_Stp][2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => \^lu_mem_info_reg[size][2]\(1),
      I1 => \^lu_mem_info_reg[size][2]\(2),
      I2 => \^lu_mem_info_reg[size][2]\(0),
      O => \lu_mem_info_reg[Addr_Stp][5]\(2)
    );
\lu_mem_info[Addr_Stp][3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \^lu_mem_info_reg[size][2]\(2),
      I1 => \^lu_mem_info_reg[size][2]\(0),
      I2 => \^lu_mem_info_reg[size][2]\(1),
      O => \lu_mem_info_reg[Addr_Stp][5]\(3)
    );
\lu_mem_info[Addr_Stp][4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => \^lu_mem_info_reg[size][2]\(2),
      I1 => \^lu_mem_info_reg[size][2]\(0),
      I2 => \^lu_mem_info_reg[size][2]\(1),
      O => \lu_mem_info_reg[Addr_Stp][5]\(4)
    );
\lu_mem_info[Addr_Stp][5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \^lu_mem_info_reg[size][2]\(1),
      I1 => \^lu_mem_info_reg[size][2]\(0),
      I2 => \^lu_mem_info_reg[size][2]\(2),
      O => \lu_mem_info_reg[Addr_Stp][5]\(5)
    );
\lu_mem_info[Addr_Use][0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \^lu_mem_info_reg[size][2]\(2),
      I1 => \^lu_mem_info_reg[size][2]\(0),
      I2 => \^lu_mem_info_reg[len][7]\(0),
      I3 => \^lu_mem_info_reg[size][2]\(1),
      O => \lu_mem_info_reg[Addr_Use][5]\(0)
    );
\lu_mem_info[Addr_Use][1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFEFEA"
    )
        port map (
      I0 => \^lu_mem_info_reg[size][2]\(2),
      I1 => \^lu_mem_info_reg[len][7]\(0),
      I2 => \^lu_mem_info_reg[size][2]\(0),
      I3 => \^lu_mem_info_reg[len][7]\(1),
      I4 => \^lu_mem_info_reg[size][2]\(1),
      O => \lu_mem_info_reg[Addr_Use][5]\(1)
    );
\lu_mem_info[Addr_Use][2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFEAEFAFAFEAE"
    )
        port map (
      I0 => \^lu_mem_info_reg[size][2]\(2),
      I1 => \^lu_mem_info_reg[len][7]\(2),
      I2 => \^lu_mem_info_reg[size][2]\(0),
      I3 => \^lu_mem_info_reg[len][7]\(1),
      I4 => \^lu_mem_info_reg[size][2]\(1),
      I5 => \^lu_mem_info_reg[len][7]\(0),
      O => \lu_mem_info_reg[Addr_Use][5]\(2)
    );
\lu_mem_info[Addr_Use][3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEFEFEAEAEAEFEAE"
    )
        port map (
      I0 => \^lu_mem_info_reg[size][2]\(2),
      I1 => \lu_mem_info[Addr_Use][3]_i_2_n_0\,
      I2 => \^lu_mem_info_reg[size][2]\(1),
      I3 => \^lu_mem_info_reg[len][7]\(1),
      I4 => \^lu_mem_info_reg[size][2]\(0),
      I5 => \^lu_mem_info_reg[len][7]\(0),
      O => \lu_mem_info_reg[Addr_Use][5]\(3)
    );
\lu_mem_info[Addr_Use][3]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^lu_mem_info_reg[len][7]\(2),
      I1 => \^lu_mem_info_reg[size][2]\(0),
      I2 => \^lu_mem_info_reg[len][7]\(3),
      O => \lu_mem_info[Addr_Use][3]_i_2_n_0\
    );
\lu_mem_info[Addr_Use][4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FEFFFE00"
    )
        port map (
      I0 => \^lu_mem_info_reg[size][2]\(1),
      I1 => \^lu_mem_info_reg[len][7]\(0),
      I2 => \^lu_mem_info_reg[size][2]\(0),
      I3 => \^lu_mem_info_reg[size][2]\(2),
      I4 => \lu_mem_info[Addr_Use][4]_i_2_n_0\,
      O => \lu_mem_info_reg[Addr_Use][5]\(4)
    );
\lu_mem_info[Addr_Use][4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^lu_mem_info_reg[len][7]\(1),
      I1 => \^lu_mem_info_reg[len][7]\(2),
      I2 => \^lu_mem_info_reg[size][2]\(1),
      I3 => \^lu_mem_info_reg[len][7]\(3),
      I4 => \^lu_mem_info_reg[size][2]\(0),
      I5 => \^lu_mem_info_reg[len][7]\(4),
      O => \lu_mem_info[Addr_Use][4]_i_2_n_0\
    );
\lu_mem_info[Addr_Use][5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEAEFFFFFEAE0000"
    )
        port map (
      I0 => \^lu_mem_info_reg[size][2]\(1),
      I1 => \^lu_mem_info_reg[len][7]\(1),
      I2 => \^lu_mem_info_reg[size][2]\(0),
      I3 => \^lu_mem_info_reg[len][7]\(0),
      I4 => \^lu_mem_info_reg[size][2]\(2),
      I5 => \lu_mem_info[Addr_Use][5]_i_2_n_0\,
      O => \lu_mem_info_reg[Addr_Use][5]\(5)
    );
\lu_mem_info[Addr_Use][5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^lu_mem_info_reg[len][7]\(2),
      I1 => \^lu_mem_info_reg[len][7]\(3),
      I2 => \^lu_mem_info_reg[size][2]\(1),
      I3 => \^lu_mem_info_reg[len][7]\(4),
      I4 => \^lu_mem_info_reg[size][2]\(0),
      I5 => \^lu_mem_info_reg[len][7]\(5),
      O => \lu_mem_info[Addr_Use][5]_i_2_n_0\
    );
\lu_mem_info[Allocate]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \arb_access[Allocate]\,
      I1 => \^lu_mem_info_reg[force_hit]\,
      O => \lu_mem_info_reg[Allocate]\
    );
lu_mem_write_alloc_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
        port map (
      I0 => \^access_info[0][wr]\,
      I1 => \^lu_mem_info_reg[force_hit]\,
      I2 => \arb_access[Allocate]\,
      O => lu_mem_write_alloc0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_system_cache_0_0_sc_lookup is
  port (
    lookup_piperun : out STD_LOGIC;
    lookup_fetch_piperun : out STD_LOGIC;
    lookup_mem_piperun : out STD_LOGIC;
    lu_check_valid_delayed_reg_0 : out STD_LOGIC;
    lud_mem_conflict : out STD_LOGIC;
    update_valid : out STD_LOGIC;
    update_need_bs : out STD_LOGIC;
    \The_Bit[0].Using_FPGA.Using_Reset.FDS_Inst\ : out STD_LOGIC;
    \The_Bit[0].Using_FPGA.Using_Reset.FDS_Inst_0\ : out STD_LOGIC;
    \write_req_info[0][Internal]\ : out STD_LOGIC;
    update_need_tag_write : out STD_LOGIC;
    WEBWE : out STD_LOGIC_VECTOR ( 0 to 0 );
    ENA : out STD_LOGIC;
    lud_reg_valid_reg_0 : out STD_LOGIC;
    \Not_Using_XPM.Using_BRAM.Native.Using_B36_Sx.The_BRAMs[3].RAMB36_I1\ : out STD_LOGIC;
    \Not_Using_XPM.Using_BRAM.Native.Using_B36_Sx.The_BRAMs[3].RAMB36_I1_0\ : out STD_LOGIC;
    \lu_check_info_reg[Port_Num][0]_0\ : out STD_LOGIC;
    lud_step_delayed_restart_reg_0 : out STD_LOGIC;
    \update_info_reg[Kind]_0\ : out STD_LOGIC;
    lookup_wm_allow_write : out STD_LOGIC;
    update_way : out STD_LOGIC;
    \write_req_info[0][Port_Num]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \update_info_reg[Port_Num][0]_0\ : out STD_LOGIC;
    \update_info[Allocate]\ : out STD_LOGIC;
    \Not_Using_XPM.Using_BRAM.Native.Using_B36_Sx.The_BRAMs[1].RAMB36_I1\ : out STD_LOGIC;
    \update_info[Kind]\ : out STD_LOGIC;
    \update_info[Wr]\ : out STD_LOGIC;
    \update_info[Internal_Cmd]\ : out STD_LOGIC;
    \update_info[Early]\ : out STD_LOGIC;
    update_miss : out STD_LOGIC;
    update_read_miss : out STD_LOGIC;
    \lu_check_tag_addr_reg[6]_0\ : out STD_LOGIC;
    \lu_check_tag_addr_reg[7]_0\ : out STD_LOGIC;
    \lu_check_tag_addr_reg[8]_0\ : out STD_LOGIC;
    \lu_check_tag_addr_reg[9]_0\ : out STD_LOGIC;
    \lu_check_tag_addr_reg[10]_0\ : out STD_LOGIC;
    \lu_check_tag_addr_reg[11]_0\ : out STD_LOGIC;
    B_Vec : out STD_LOGIC_VECTOR ( 1 downto 0 );
    D : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ADDRARDADDR : out STD_LOGIC_VECTOR ( 11 downto 0 );
    \lud_reg_port_num_reg[0]_0\ : out STD_LOGIC;
    lud_mem_waiting_for_pipe_reg_0 : out STD_LOGIC;
    lookup_offset_first : out STD_LOGIC;
    \lud_reg_port_num_reg[0]_1\ : out STD_LOGIC;
    new_read_data_last : out STD_LOGIC;
    S : out STD_LOGIC;
    wr_port_data_valid_i_reg : out STD_LOGIC;
    \Use_FPGA_2.S_AXI_RVALID_reg\ : out STD_LOGIC;
    S_0 : out STD_LOGIC;
    wr_port_data_ready : out STD_LOGIC;
    new_read_data_word : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \S0_AXI_RDATA[30]\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \bs_fifo_mem_reg[0][Src][1]\ : out STD_LOGIC;
    DATA_INB : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \read_req_info[0][Kind]\ : out STD_LOGIC;
    ud_new_tag_valid2 : out STD_LOGIC;
    S_1 : out STD_LOGIC;
    S_3 : out STD_LOGIC;
    \The_Compare[0].sel_reg_4\ : out STD_LOGIC;
    \Not_Using_XPM.Using_BRAM.Native.Using_B36_Sx.The_BRAMs[1].RAMB36_I1_0\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    A : out STD_LOGIC;
    \The_Compare[2].sel_reg_5\ : out STD_LOGIC;
    \ri_len_reg[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \M_AXI_ARSIZE_reg[2]\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \M_AXI_ARLEN_reg[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \M_AXI_AWLEN_reg[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \M_AXI_AWSIZE_reg[1]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \M_AXI_AWADDR_reg[31]\ : out STD_LOGIC_VECTOR ( 23 downto 0 );
    \bs_fifo_mem_reg[0][Src][0]\ : out STD_LOGIC;
    lud_reg_valid_reg_1 : out STD_LOGIC;
    lud_addr_pipeline_full_reg_0 : out STD_LOGIC;
    lookup_push_write_miss : out STD_LOGIC;
    lookup_restart_mem : out STD_LOGIC;
    lud_addr_pipeline_full_reg_1 : out STD_LOGIC;
    \lookup_read_data_new[0,0][Hit]\ : out STD_LOGIC;
    \lookup_read_data_new[0,1][Valid]\ : out STD_LOGIC;
    \lookup_read_data_new[0,0][Valid]\ : out STD_LOGIC;
    \update_info_reg[Addr][5]_0\ : out STD_LOGIC_VECTOR ( 5 downto 0 );
    update_first_write_hit_reg_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    lookup_wm_will_use : out STD_LOGIC;
    lookup_wm_evict : out STD_LOGIC;
    p_162_in : out STD_LOGIC;
    DIBDI : out STD_LOGIC_VECTOR ( 0 to 0 );
    \update_info_reg[Addr_Use][5]_0\ : out STD_LOGIC_VECTOR ( 5 downto 0 );
    ADDRA : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \The_Bit[1].Using_FPGA.Using_Reset.FDS_Inst\ : out STD_LOGIC;
    \The_Bit[0].Using_FPGA.Using_Reset.FDS_Inst_1\ : out STD_LOGIC;
    \lu_check_valid_bits_reg[1]_0\ : out STD_LOGIC;
    lu_mem_protect_conflict_reg_0 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    WEA : out STD_LOGIC_VECTOR ( 3 downto 0 );
    lookup_wm_allocate : out STD_LOGIC;
    \update_info_reg[Addr_Stp][5]_0\ : out STD_LOGIC_VECTOR ( 5 downto 0 );
    \lu_mem_info_reg[Port_Num][0]_0\ : out STD_LOGIC;
    \in\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \M_AXI_AWBURST_reg[1]\ : out STD_LOGIC;
    \lookup_read_data_info[0,1][Valid]\ : out STD_LOGIC;
    \lookup_read_data_info[0,0][Valid]\ : out STD_LOGIC;
    lu_mem_removed_way_hold : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \ri_use_reg[5]\ : out STD_LOGIC_VECTOR ( 5 downto 0 );
    \ri_stp_reg[5]\ : out STD_LOGIC_VECTOR ( 5 downto 0 );
    ACLK : in STD_LOGIC;
    ARESET : in STD_LOGIC;
    access_valid : in STD_LOGIC;
    S_2 : in STD_LOGIC;
    update_piperun : in STD_LOGIC;
    update_write_miss_full : in STD_LOGIC;
    \The_Compare[0].sel_reg\ : in STD_LOGIC;
    A_3 : in STD_LOGIC;
    \The_Compare[2].sel_reg\ : in STD_LOGIC;
    S_4 : in STD_LOGIC;
    \The_Compare[0].sel_reg_5\ : in STD_LOGIC;
    A_6 : in STD_LOGIC;
    S_6 : in STD_LOGIC;
    S_7 : in STD_LOGIC;
    S_8 : in STD_LOGIC;
    A_N : in STD_LOGIC;
    \update_release_tag_reg[Valid]\ : in STD_LOGIC;
    \Not_Using_XPM.Using_BRAM.Native.Using_B36_Sx.The_BRAMs[0].RAMB36_I1\ : in STD_LOGIC;
    \update_release_tag_reg[Valid]_0\ : in STD_LOGIC;
    \Not_Using_XPM.Using_BRAM.Native.Using_B36_Sx.The_BRAMs[1].RAMB36_I1_1\ : in STD_LOGIC;
    \access_info[0][Port_Num]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \access_info[0][Wr]\ : in STD_LOGIC;
    \access_info[0][Keep]\ : in STD_LOGIC;
    lud_addr_pipeline_full0 : in STD_LOGIC;
    \access_info[0][Early]\ : in STD_LOGIC;
    \access_info[0][Kind]\ : in STD_LOGIC;
    \arb_access_i_reg[Allocate]\ : in STD_LOGIC;
    \access_info[0][Force_Hit]\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 31 downto 0 );
    lu_mem_write_alloc0 : in STD_LOGIC;
    r_hit_push : in STD_LOGIC;
    \update_read_data_info[0,0][Last]\ : in STD_LOGIC;
    r_hit_push_7 : in STD_LOGIC;
    M0_AXI_RDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \wm_port_reg[0]\ : in STD_LOGIC;
    p_138_in : in STD_LOGIC;
    \bs_fifo_mem_reg[0][Src][1]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    queue_push120_out : in STD_LOGIC;
    ri_merge_reg : in STD_LOGIC;
    update_readback_available : in STD_LOGIC;
    update_done_tag_write_reg : in STD_LOGIC;
    \read_data_status[0,1][Hit_Pop]\ : in STD_LOGIC;
    \read_data_status[0,0][Hit_Pop]\ : in STD_LOGIC;
    \update_release_tag_reg[Addr][11]\ : in STD_LOGIC;
    \read_data_status[0,1][Hit_Full]\ : in STD_LOGIC;
    \access_data_info[0,0][Valid]\ : in STD_LOGIC;
    \access_data_info[0,1][Valid]\ : in STD_LOGIC;
    lru_check_next_way : in STD_LOGIC;
    lud_mem_waiting_for_pipe_reg_1 : in STD_LOGIC;
    \read_data_status[0,0][Hit_Full]\ : in STD_LOGIC;
    update_tag_conflict : in STD_LOGIC;
    \update_release_tag_reg[Valid]_1\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    DATA_OUTA : in STD_LOGIC_VECTOR ( 41 downto 0 );
    lu_mem_releasing_lock : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \update_release_tag_reg[Addr][10]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    update_lock_release : in STD_LOGIC;
    update_write_miss_busy : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \wr_port_data_info_reg[0][BE][3]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \wr_port_data_info_reg[0][BE][3]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    wr_port_data_last_i_reg : in STD_LOGIC;
    \Not_Using_XPM.Using_BRAM.Native.Using_B36_Sx.The_BRAMs[1].RAMB36_I1_2\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \Not_Using_XPM.Using_BRAM.Native.Using_B36_Sx.The_BRAMs[1].RAMB36_I1_3\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \arb_access_i_reg[Len][7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \Not_Using_XPM.Using_BRAM.Native.Using_B36_Sx.The_BRAMs[3].RAMB36_I1_1\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \Not_Using_XPM.Using_BRAM.Native.Using_B36_Sx.The_BRAMs[3].RAMB36_I1_2\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \arb_access_i_reg[Size][1]\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \arb_access_i_reg[Size][1]_0\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \update_release_tag[Valid]\ : in STD_LOGIC;
    \arb_access_i_reg[Size][2]\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    lopt : in STD_LOGIC;
    lopt_1 : out STD_LOGIC;
    lopt_2 : in STD_LOGIC;
    lopt_3 : out STD_LOGIC;
    lopt_4 : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_system_cache_0_0_sc_lookup : entity is "sc_lookup";
end design_1_system_cache_0_0_sc_lookup;

architecture STRUCTURE of design_1_system_cache_0_0_sc_lookup is
  signal A121_out : STD_LOGIC;
  signal A134_out : STD_LOGIC;
  signal A141_out : STD_LOGIC;
  signal A149_out : STD_LOGIC;
  signal A21_out : STD_LOGIC;
  signal A32_out : STD_LOGIC;
  signal \^addrardaddr\ : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal ARESET_I : STD_LOGIC;
  signal A_N160_out : STD_LOGIC;
  signal \^b_vec\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal Chk_Valid_Inst_n_10 : STD_LOGIC;
  signal Chk_Valid_Inst_n_11 : STD_LOGIC;
  signal Chk_Valid_Inst_n_12 : STD_LOGIC;
  signal Chk_Valid_Inst_n_13 : STD_LOGIC;
  signal Chk_Valid_Inst_n_18 : STD_LOGIC;
  signal Chk_Valid_Inst_n_23 : STD_LOGIC;
  signal Chk_Valid_Inst_n_25 : STD_LOGIC;
  signal Chk_Valid_Inst_n_28 : STD_LOGIC;
  signal Chk_Valid_Inst_n_29 : STD_LOGIC;
  signal Chk_Valid_Inst_n_33 : STD_LOGIC;
  signal Chk_Valid_Inst_n_38 : STD_LOGIC;
  signal Chk_Valid_Inst_n_39 : STD_LOGIC;
  signal Chk_Valid_Inst_n_40 : STD_LOGIC;
  signal Chk_Valid_Inst_n_5 : STD_LOGIC;
  signal Chk_Valid_Inst_n_53 : STD_LOGIC;
  signal Chk_Valid_Inst_n_6 : STD_LOGIC;
  signal Chk_Valid_Inst_n_70 : STD_LOGIC;
  signal Chk_Valid_Inst_n_71 : STD_LOGIC;
  signal Chk_Valid_Inst_n_72 : STD_LOGIC;
  signal Chk_Valid_Inst_n_74 : STD_LOGIC;
  signal Chk_Valid_Inst_n_8 : STD_LOGIC;
  signal Chk_Valid_Inst_n_81 : STD_LOGIC;
  signal Chk_Valid_Inst_n_82 : STD_LOGIC;
  signal Chk_Valid_Inst_n_83 : STD_LOGIC;
  signal Chk_Valid_Inst_n_84 : STD_LOGIC;
  signal Chk_Valid_Inst_n_85 : STD_LOGIC;
  signal Chk_Valid_Inst_n_86 : STD_LOGIC;
  signal Chk_Valid_Inst_n_87 : STD_LOGIC;
  signal Chk_Valid_Inst_n_88 : STD_LOGIC;
  signal Chk_Valid_Inst_n_89 : STD_LOGIC;
  signal Chk_Valid_Inst_n_9 : STD_LOGIC;
  signal Chk_Valid_Inst_n_90 : STD_LOGIC;
  signal Chk_Valid_Inst_n_91 : STD_LOGIC;
  signal Chk_Valid_Inst_n_92 : STD_LOGIC;
  signal Chk_Valid_Inst_n_93 : STD_LOGIC;
  signal Chk_Valid_Inst_n_94 : STD_LOGIC;
  signal Chk_Valid_Inst_n_95 : STD_LOGIC;
  signal Chk_Valid_Inst_n_96 : STD_LOGIC;
  signal Chk_Valid_Inst_n_97 : STD_LOGIC;
  signal \^d\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \Gen_Block[0].UD/read_req_kind_i1\ : STD_LOGIC;
  signal \Gen_Set_Cachehit_Mem[0].LU_Tag_Compare_Inst1_n_1\ : STD_LOGIC;
  signal \Gen_Set_Cachehit_Mem[0].LU_Tag_Compare_Inst1_n_2\ : STD_LOGIC;
  signal \Gen_Set_Cachehit_Mem[0].LU_Tag_Compare_Inst1_n_3\ : STD_LOGIC;
  signal \Gen_Set_Cachehit_Mem[0].LU_Tag_Compare_Inst1_n_4\ : STD_LOGIC;
  signal \Gen_Set_Cachehit_Mem[0].LU_Tag_Compare_Inst1_n_5\ : STD_LOGIC;
  signal \Gen_Set_Cachehit_Mem[0].LU_Tag_Compare_Inst1_n_6\ : STD_LOGIC;
  signal \Gen_Set_Cachehit_Mem[0].LU_Tag_Or_Inst3_n_1\ : STD_LOGIC;
  signal LUD_Addr_PR_Or_Inst2_n_1 : STD_LOGIC;
  signal LUD_Mem_PR_And_Inst1_n_3 : STD_LOGIC;
  signal LUD_Mem_PR_And_Inst1_n_4 : STD_LOGIC;
  signal LUD_Mem_PR_And_Inst1_n_5 : STD_LOGIC;
  signal LUD_Mem_PR_And_Inst1_n_6 : STD_LOGIC;
  signal LUD_Mem_PR_And_Inst1_n_7 : STD_LOGIC;
  signal LUD_Step_PR_And_Inst1_n_1 : STD_LOGIC;
  signal LU_Check_PR_And_Inst2_n_1 : STD_LOGIC;
  signal LU_Check_PR_And_Inst2_n_2 : STD_LOGIC;
  signal LU_Check_PR_And_Inst2_n_3 : STD_LOGIC;
  signal LU_Check_PR_And_Inst2_n_4 : STD_LOGIC;
  signal LU_Check_PR_And_Inst2_n_5 : STD_LOGIC;
  signal LU_Check_TagConf_And_Inst1_n_0 : STD_LOGIC;
  signal LU_Check_TagConf_And_Inst1_n_1 : STD_LOGIC;
  signal LU_DS_RS_And_Inst5_n_0 : STD_LOGIC;
  signal LU_PC_And_Inst5_n_1 : STD_LOGIC;
  signal LU_PC_And_Inst5_n_17 : STD_LOGIC;
  signal LU_PC_And_Inst5_n_2 : STD_LOGIC;
  signal LU_PC_And_Inst5_n_3 : STD_LOGIC;
  signal LU_PC_And_Inst5_n_6 : STD_LOGIC;
  signal \^not_using_xpm.using_bram.native.using_b36_sx.the_brams[1].ramb36_i1\ : STD_LOGIC;
  signal \^not_using_xpm.using_bram.native.using_b36_sx.the_brams[1].ramb36_i1_0\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal Par_Dirty_Inst_n_0 : STD_LOGIC;
  signal Par_Dirty_Inst_n_1 : STD_LOGIC;
  signal Par_Dirty_Inst_n_10 : STD_LOGIC;
  signal Par_Dirty_Inst_n_11 : STD_LOGIC;
  signal Par_Dirty_Inst_n_12 : STD_LOGIC;
  signal Par_Dirty_Inst_n_13 : STD_LOGIC;
  signal Par_Dirty_Inst_n_14 : STD_LOGIC;
  signal Par_Dirty_Inst_n_15 : STD_LOGIC;
  signal Par_Dirty_Inst_n_16 : STD_LOGIC;
  signal Par_Dirty_Inst_n_17 : STD_LOGIC;
  signal Par_Dirty_Inst_n_18 : STD_LOGIC;
  signal Par_Dirty_Inst_n_19 : STD_LOGIC;
  signal Par_Dirty_Inst_n_2 : STD_LOGIC;
  signal Par_Dirty_Inst_n_20 : STD_LOGIC;
  signal Par_Dirty_Inst_n_21 : STD_LOGIC;
  signal Par_Dirty_Inst_n_22 : STD_LOGIC;
  signal Par_Dirty_Inst_n_23 : STD_LOGIC;
  signal Par_Dirty_Inst_n_24 : STD_LOGIC;
  signal Par_Dirty_Inst_n_25 : STD_LOGIC;
  signal Par_Dirty_Inst_n_28 : STD_LOGIC;
  signal Par_Dirty_Inst_n_3 : STD_LOGIC;
  signal Par_Dirty_Inst_n_4 : STD_LOGIC;
  signal Par_Dirty_Inst_n_5 : STD_LOGIC;
  signal Par_Dirty_Inst_n_6 : STD_LOGIC;
  signal Par_Dirty_Inst_n_7 : STD_LOGIC;
  signal Par_Dirty_Inst_n_8 : STD_LOGIC;
  signal Par_Dirty_Inst_n_9 : STD_LOGIC;
  signal Par_Reuse_Inst_n_0 : STD_LOGIC;
  signal Par_Reuse_Inst_n_1 : STD_LOGIC;
  signal SRI : STD_LOGIC;
  signal SRI_0 : STD_LOGIC;
  signal SRI_11 : STD_LOGIC;
  signal S_10 : STD_LOGIC;
  signal S_12 : STD_LOGIC;
  signal S_13 : STD_LOGIC;
  signal S_14 : STD_LOGIC;
  signal S_5 : STD_LOGIC;
  signal S_9 : STD_LOGIC;
  signal TAG_Need_Inst_n_3 : STD_LOGIC;
  signal \^the_bit[0].using_fpga.using_reset.fds_inst\ : STD_LOGIC;
  signal \^the_bit[0].using_fpga.using_reset.fds_inst_0\ : STD_LOGIC;
  signal \^the_bit[0].using_fpga.using_reset.fds_inst_1\ : STD_LOGIC;
  signal \^the_bit[1].using_fpga.using_reset.fds_inst\ : STD_LOGIC;
  signal \The_Compare[0].carry_and_I1/S\ : STD_LOGIC;
  signal \The_Compare[1].carry_or_I1/S\ : STD_LOGIC;
  signal USpec_Inst_n_1 : STD_LOGIC;
  signal \ar_fifo_mem_reg[15][Kind][-1111111111]_srl16_i_3_n_0\ : STD_LOGIC;
  signal \aw_fifo_mem_reg[15][Len][2]_srl16_i_2_n_0\ : STD_LOGIC;
  signal \aw_fifo_mem_reg[15][Len][3]_srl16_i_2_n_0\ : STD_LOGIC;
  signal \aw_fifo_mem_reg[15][Len][3]_srl16_i_3_n_0\ : STD_LOGIC;
  signal \aw_fifo_mem_reg[15][Len][3]_srl16_i_4_n_0\ : STD_LOGIC;
  signal \aw_fifo_mem_reg[15][Len][4]_srl16_i_2_n_0\ : STD_LOGIC;
  signal \aw_fifo_mem_reg[15][Len][5]_srl16_i_2_n_0\ : STD_LOGIC;
  signal \aw_fifo_mem_reg[15][Len][6]_srl16_i_2_n_0\ : STD_LOGIC;
  signal \aw_fifo_mem_reg[15][Len][7]_srl16_i_2_n_0\ : STD_LOGIC;
  signal dirty_bit : STD_LOGIC;
  signal dirty_bit_miss : STD_LOGIC;
  signal dirty_bit_miss_valid : STD_LOGIC;
  signal dirty_bit_valid : STD_LOGIC;
  signal dirty_miss_valid : STD_LOGIC;
  signal filtered_protection_bit : STD_LOGIC;
  signal lookup_access_data_late : STD_LOGIC;
  signal lookup_data_en_ii_2 : STD_LOGIC;
  signal lookup_data_hit_pre_stall : STD_LOGIC;
  signal lookup_data_hit_stall : STD_LOGIC;
  signal \^lookup_fetch_piperun\ : STD_LOGIC;
  signal lookup_first_write_hit : STD_LOGIC;
  signal lookup_hit_carry : STD_LOGIC;
  signal lookup_io_and_conflict_stall : STD_LOGIC;
  signal lookup_io_data_stall : STD_LOGIC;
  signal lookup_io_stall_carry : STD_LOGIC;
  signal lookup_io_stall_carry_no_wait : STD_LOGIC;
  signal lookup_io_stall_hit_carry : STD_LOGIC;
  signal lookup_io_stall_hit_carry_no_last : STD_LOGIC;
  signal lookup_io_stall_pre_valid : STD_LOGIC;
  signal lookup_io_stall_valid : STD_LOGIC;
  signal lookup_last_beat : STD_LOGIC;
  signal lookup_md_or_wm : STD_LOGIC;
  signal lookup_md_or_wm_or_whne : STD_LOGIC;
  signal lookup_md_or_wm_or_whne2 : STD_LOGIC;
  signal lookup_md_wm_whne_valid : STD_LOGIC;
  signal \^lookup_mem_piperun\ : STD_LOGIC;
  signal lookup_miss : STD_LOGIC;
  signal lookup_miss_dirty : STD_LOGIC;
  signal lookup_miss_dirty_no_clean : STD_LOGIC;
  signal lookup_miss_dirty_pre : STD_LOGIC;
  signal lookup_next_is_last_beat : STD_LOGIC;
  signal lookup_next_is_last_beat_reg_n_0 : STD_LOGIC;
  signal lookup_offset_cnt : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal lookup_offset_cnt_cmb : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \lookup_offset_cnt_cmb0_carry__0_n_3\ : STD_LOGIC;
  signal \lookup_offset_cnt_cmb0_carry__0_n_6\ : STD_LOGIC;
  signal lookup_offset_cnt_cmb0_carry_n_0 : STD_LOGIC;
  signal lookup_offset_cnt_cmb0_carry_n_1 : STD_LOGIC;
  signal lookup_offset_cnt_cmb0_carry_n_2 : STD_LOGIC;
  signal lookup_offset_cnt_cmb0_carry_n_3 : STD_LOGIC;
  signal lookup_offset_cnt_cmb0_carry_n_5 : STD_LOGIC;
  signal lookup_offset_cnt_cmb0_carry_n_7 : STD_LOGIC;
  signal \^lookup_offset_first\ : STD_LOGIC;
  signal lookup_offset_first1 : STD_LOGIC;
  signal \lookup_offset_len_cnt_reg__0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal lookup_protect_conflict : STD_LOGIC;
  signal lookup_push_wm_stall : STD_LOGIC;
  signal lookup_push_write_miss_pre : STD_LOGIC;
  signal lookup_raw_hit_carry2 : STD_LOGIC;
  signal \lookup_read_data_info[0,0][Data][0]\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \lookup_read_data_info[0,0][Data][1]\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \lookup_read_data_info[0,0][Last]\ : STD_LOGIC;
  signal \^lookup_read_data_info[0,0][valid]\ : STD_LOGIC;
  signal \^lookup_read_data_info[0,1][valid]\ : STD_LOGIC;
  signal lookup_read_hit_d1 : STD_LOGIC;
  signal lookup_read_miss : STD_LOGIC;
  signal \^lookup_restart_mem\ : STD_LOGIC;
  signal lookup_restart_mem_done : STD_LOGIC;
  signal lookup_stall_addr : STD_LOGIC_VECTOR ( 31 downto 14 );
  signal lookup_tag_assoc_way : STD_LOGIC;
  signal \^lookup_wm_allow_write\ : STD_LOGIC;
  signal lookup_write_hit : STD_LOGIC;
  signal lookup_write_hit_carry : STD_LOGIC;
  signal lookup_write_hit_no_busy : STD_LOGIC;
  signal lookup_write_hit_no_conflict : STD_LOGIC;
  signal lookup_write_miss : STD_LOGIC;
  signal \^lopt\ : STD_LOGIC;
  signal \^lopt_1\ : STD_LOGIC;
  signal lopt_10 : STD_LOGIC;
  signal lopt_100 : STD_LOGIC;
  signal lopt_101 : STD_LOGIC;
  signal lopt_102 : STD_LOGIC;
  signal lopt_103 : STD_LOGIC;
  signal lopt_104 : STD_LOGIC;
  signal lopt_105 : STD_LOGIC;
  signal lopt_106 : STD_LOGIC;
  signal lopt_107 : STD_LOGIC;
  signal lopt_108 : STD_LOGIC;
  signal lopt_109 : STD_LOGIC;
  signal lopt_11 : STD_LOGIC;
  signal lopt_110 : STD_LOGIC;
  signal lopt_111 : STD_LOGIC;
  signal lopt_112 : STD_LOGIC;
  signal lopt_113 : STD_LOGIC;
  signal lopt_114 : STD_LOGIC;
  signal lopt_115 : STD_LOGIC;
  signal lopt_116 : STD_LOGIC;
  signal lopt_117 : STD_LOGIC;
  signal lopt_118 : STD_LOGIC;
  signal lopt_119 : STD_LOGIC;
  signal lopt_12 : STD_LOGIC;
  signal lopt_120 : STD_LOGIC;
  signal lopt_121 : STD_LOGIC;
  signal lopt_122 : STD_LOGIC;
  signal lopt_123 : STD_LOGIC;
  signal lopt_124 : STD_LOGIC;
  signal lopt_125 : STD_LOGIC;
  signal lopt_126 : STD_LOGIC;
  signal lopt_127 : STD_LOGIC;
  signal lopt_128 : STD_LOGIC;
  signal lopt_129 : STD_LOGIC;
  signal lopt_13 : STD_LOGIC;
  signal lopt_130 : STD_LOGIC;
  signal lopt_131 : STD_LOGIC;
  signal lopt_132 : STD_LOGIC;
  signal lopt_133 : STD_LOGIC;
  signal lopt_134 : STD_LOGIC;
  signal lopt_135 : STD_LOGIC;
  signal lopt_136 : STD_LOGIC;
  signal lopt_137 : STD_LOGIC;
  signal lopt_138 : STD_LOGIC;
  signal lopt_139 : STD_LOGIC;
  signal lopt_14 : STD_LOGIC;
  signal lopt_140 : STD_LOGIC;
  signal lopt_141 : STD_LOGIC;
  signal lopt_142 : STD_LOGIC;
  signal lopt_143 : STD_LOGIC;
  signal lopt_144 : STD_LOGIC;
  signal lopt_145 : STD_LOGIC;
  signal lopt_146 : STD_LOGIC;
  signal lopt_147 : STD_LOGIC;
  signal lopt_148 : STD_LOGIC;
  signal lopt_149 : STD_LOGIC;
  signal lopt_15 : STD_LOGIC;
  signal lopt_150 : STD_LOGIC;
  signal lopt_151 : STD_LOGIC;
  signal lopt_152 : STD_LOGIC;
  signal lopt_153 : STD_LOGIC;
  signal lopt_154 : STD_LOGIC;
  signal lopt_155 : STD_LOGIC;
  signal lopt_156 : STD_LOGIC;
  signal lopt_157 : STD_LOGIC;
  signal lopt_158 : STD_LOGIC;
  signal lopt_159 : STD_LOGIC;
  signal lopt_16 : STD_LOGIC;
  signal lopt_160 : STD_LOGIC;
  signal lopt_161 : STD_LOGIC;
  signal lopt_162 : STD_LOGIC;
  signal lopt_163 : STD_LOGIC;
  signal lopt_164 : STD_LOGIC;
  signal lopt_165 : STD_LOGIC;
  signal lopt_166 : STD_LOGIC;
  signal lopt_167 : STD_LOGIC;
  signal lopt_168 : STD_LOGIC;
  signal lopt_169 : STD_LOGIC;
  signal lopt_17 : STD_LOGIC;
  signal lopt_170 : STD_LOGIC;
  signal lopt_171 : STD_LOGIC;
  signal lopt_172 : STD_LOGIC;
  signal lopt_173 : STD_LOGIC;
  signal lopt_174 : STD_LOGIC;
  signal lopt_175 : STD_LOGIC;
  signal lopt_176 : STD_LOGIC;
  signal lopt_177 : STD_LOGIC;
  signal lopt_178 : STD_LOGIC;
  signal lopt_179 : STD_LOGIC;
  signal lopt_18 : STD_LOGIC;
  signal lopt_180 : STD_LOGIC;
  signal lopt_181 : STD_LOGIC;
  signal lopt_182 : STD_LOGIC;
  signal lopt_183 : STD_LOGIC;
  signal lopt_184 : STD_LOGIC;
  signal lopt_185 : STD_LOGIC;
  signal lopt_186 : STD_LOGIC;
  signal lopt_187 : STD_LOGIC;
  signal lopt_188 : STD_LOGIC;
  signal lopt_189 : STD_LOGIC;
  signal lopt_19 : STD_LOGIC;
  signal lopt_190 : STD_LOGIC;
  signal lopt_191 : STD_LOGIC;
  signal lopt_192 : STD_LOGIC;
  signal lopt_193 : STD_LOGIC;
  signal lopt_194 : STD_LOGIC;
  signal lopt_195 : STD_LOGIC;
  signal lopt_196 : STD_LOGIC;
  signal lopt_197 : STD_LOGIC;
  signal lopt_198 : STD_LOGIC;
  signal lopt_199 : STD_LOGIC;
  signal \^lopt_2\ : STD_LOGIC;
  signal lopt_20 : STD_LOGIC;
  signal lopt_200 : STD_LOGIC;
  signal lopt_201 : STD_LOGIC;
  signal lopt_202 : STD_LOGIC;
  signal lopt_203 : STD_LOGIC;
  signal lopt_204 : STD_LOGIC;
  signal lopt_205 : STD_LOGIC;
  signal lopt_206 : STD_LOGIC;
  signal lopt_207 : STD_LOGIC;
  signal lopt_208 : STD_LOGIC;
  signal lopt_209 : STD_LOGIC;
  signal lopt_21 : STD_LOGIC;
  signal lopt_210 : STD_LOGIC;
  signal lopt_211 : STD_LOGIC;
  signal lopt_212 : STD_LOGIC;
  signal lopt_213 : STD_LOGIC;
  signal lopt_214 : STD_LOGIC;
  signal lopt_215 : STD_LOGIC;
  signal lopt_216 : STD_LOGIC;
  signal lopt_217 : STD_LOGIC;
  signal lopt_218 : STD_LOGIC;
  signal lopt_219 : STD_LOGIC;
  signal lopt_22 : STD_LOGIC;
  signal lopt_220 : STD_LOGIC;
  signal lopt_221 : STD_LOGIC;
  signal lopt_23 : STD_LOGIC;
  signal lopt_24 : STD_LOGIC;
  signal lopt_25 : STD_LOGIC;
  signal lopt_26 : STD_LOGIC;
  signal lopt_27 : STD_LOGIC;
  signal lopt_28 : STD_LOGIC;
  signal lopt_29 : STD_LOGIC;
  signal \^lopt_3\ : STD_LOGIC;
  signal lopt_30 : STD_LOGIC;
  signal lopt_31 : STD_LOGIC;
  signal lopt_32 : STD_LOGIC;
  signal lopt_33 : STD_LOGIC;
  signal lopt_34 : STD_LOGIC;
  signal lopt_35 : STD_LOGIC;
  signal lopt_36 : STD_LOGIC;
  signal lopt_37 : STD_LOGIC;
  signal lopt_38 : STD_LOGIC;
  signal lopt_39 : STD_LOGIC;
  signal \^lopt_4\ : STD_LOGIC;
  signal lopt_40 : STD_LOGIC;
  signal lopt_41 : STD_LOGIC;
  signal lopt_42 : STD_LOGIC;
  signal lopt_43 : STD_LOGIC;
  signal lopt_44 : STD_LOGIC;
  signal lopt_45 : STD_LOGIC;
  signal lopt_46 : STD_LOGIC;
  signal lopt_47 : STD_LOGIC;
  signal lopt_48 : STD_LOGIC;
  signal lopt_49 : STD_LOGIC;
  signal lopt_5 : STD_LOGIC;
  signal lopt_50 : STD_LOGIC;
  signal lopt_51 : STD_LOGIC;
  signal lopt_52 : STD_LOGIC;
  signal lopt_53 : STD_LOGIC;
  signal lopt_54 : STD_LOGIC;
  signal lopt_55 : STD_LOGIC;
  signal lopt_56 : STD_LOGIC;
  signal lopt_57 : STD_LOGIC;
  signal lopt_58 : STD_LOGIC;
  signal lopt_59 : STD_LOGIC;
  signal lopt_6 : STD_LOGIC;
  signal lopt_60 : STD_LOGIC;
  signal lopt_61 : STD_LOGIC;
  signal lopt_62 : STD_LOGIC;
  signal lopt_63 : STD_LOGIC;
  signal lopt_64 : STD_LOGIC;
  signal lopt_65 : STD_LOGIC;
  signal lopt_66 : STD_LOGIC;
  signal lopt_67 : STD_LOGIC;
  signal lopt_68 : STD_LOGIC;
  signal lopt_69 : STD_LOGIC;
  signal lopt_7 : STD_LOGIC;
  signal lopt_70 : STD_LOGIC;
  signal lopt_71 : STD_LOGIC;
  signal lopt_72 : STD_LOGIC;
  signal lopt_73 : STD_LOGIC;
  signal lopt_74 : STD_LOGIC;
  signal lopt_75 : STD_LOGIC;
  signal lopt_76 : STD_LOGIC;
  signal lopt_77 : STD_LOGIC;
  signal lopt_78 : STD_LOGIC;
  signal lopt_79 : STD_LOGIC;
  signal lopt_8 : STD_LOGIC;
  signal lopt_80 : STD_LOGIC;
  signal lopt_81 : STD_LOGIC;
  signal lopt_82 : STD_LOGIC;
  signal lopt_83 : STD_LOGIC;
  signal lopt_84 : STD_LOGIC;
  signal lopt_85 : STD_LOGIC;
  signal lopt_86 : STD_LOGIC;
  signal lopt_87 : STD_LOGIC;
  signal lopt_88 : STD_LOGIC;
  signal lopt_89 : STD_LOGIC;
  signal lopt_9 : STD_LOGIC;
  signal lopt_90 : STD_LOGIC;
  signal lopt_91 : STD_LOGIC;
  signal lopt_92 : STD_LOGIC;
  signal lopt_93 : STD_LOGIC;
  signal lopt_94 : STD_LOGIC;
  signal lopt_95 : STD_LOGIC;
  signal lopt_96 : STD_LOGIC;
  signal lopt_97 : STD_LOGIC;
  signal lopt_98 : STD_LOGIC;
  signal lopt_99 : STD_LOGIC;
  signal lru_check_used_way : STD_LOGIC;
  signal lru_dirty_bit : STD_LOGIC;
  signal lru_protected_bit : STD_LOGIC;
  signal \lu_check_info_delayed_reg[Wr_n_0_]\ : STD_LOGIC;
  signal \lu_check_info_reg[Allocate]__0\ : STD_LOGIC;
  signal \lu_check_info_reg[Early]__0\ : STD_LOGIC;
  signal \lu_check_info_reg[Keep_n_0_]\ : STD_LOGIC;
  signal \lu_check_info_reg[KillHit]__0\ : STD_LOGIC;
  signal \lu_check_info_reg[Len]\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \^lu_check_info_reg[port_num][0]_0\ : STD_LOGIC;
  signal \lu_check_info_reg[Size_n_0_][0]\ : STD_LOGIC;
  signal \lu_check_info_reg[Size_n_0_][1]\ : STD_LOGIC;
  signal \lu_check_info_reg[Size_n_0_][2]\ : STD_LOGIC;
  signal \lu_check_info_reg[Wr]__0\ : STD_LOGIC;
  signal lu_check_locked_bits : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal lu_check_locked_hit : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal lu_check_locked_hit_copy_lb : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \lu_check_locked_write_reg_n_0_[0]\ : STD_LOGIC;
  signal \lu_check_locked_write_reg_n_0_[1]\ : STD_LOGIC;
  signal lu_check_match_addr : STD_LOGIC;
  signal lu_check_multi_beat : STD_LOGIC;
  signal lu_check_multi_beat_i_1_n_0 : STD_LOGIC;
  signal lu_check_piperun : STD_LOGIC;
  signal lu_check_piperun_pre1 : STD_LOGIC;
  signal lu_check_piperun_pre2 : STD_LOGIC;
  signal \lu_check_port_one_hot[0]_i_1_n_0\ : STD_LOGIC;
  signal \lu_check_port_one_hot_reg_n_0_[0]\ : STD_LOGIC;
  signal lu_check_protected_way : STD_LOGIC;
  signal lu_check_read_info_done : STD_LOGIC;
  signal lu_check_single_beat : STD_LOGIC;
  signal \^lu_check_tag_addr_reg[10]_0\ : STD_LOGIC;
  signal \^lu_check_tag_addr_reg[11]_0\ : STD_LOGIC;
  signal \^lu_check_tag_addr_reg[6]_0\ : STD_LOGIC;
  signal \^lu_check_tag_addr_reg[7]_0\ : STD_LOGIC;
  signal \^lu_check_tag_addr_reg[8]_0\ : STD_LOGIC;
  signal \^lu_check_tag_addr_reg[9]_0\ : STD_LOGIC;
  signal lu_check_tag_hit_all_carry : STD_LOGIC;
  signal lu_check_tag_hit_copy_ds : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal lu_check_tag_hit_copy_lb : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal lu_check_tag_hit_copy_md : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal lu_check_tag_hit_copy_pc : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal lu_check_tag_hit_copy_rs : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal lu_check_tag_hit_copy_wm : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \lu_check_tag_hit_reg_n_0_[0]\ : STD_LOGIC;
  signal \lu_check_tag_reg[0][Addr]\ : STD_LOGIC_VECTOR ( 31 downto 14 );
  signal \lu_check_tag_reg[1][Addr]\ : STD_LOGIC_VECTOR ( 31 downto 14 );
  signal lu_check_valid_bits : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal lu_check_valid_delayed : STD_LOGIC;
  signal \^lu_check_valid_delayed_reg_0\ : STD_LOGIC;
  signal lu_check_wait_for_update : STD_LOGIC;
  signal lu_check_wr_already_pushed : STD_LOGIC;
  signal lu_check_write_alloc : STD_LOGIC;
  signal lu_ds_last_beat : STD_LOGIC;
  signal lu_ds_last_beat_hit : STD_LOGIC;
  signal lu_ds_last_beat_multi_start : STD_LOGIC;
  signal lu_ds_last_beat_next_last_n : STD_LOGIC;
  signal lu_ds_last_beat_next_last_n_reg_n_0 : STD_LOGIC;
  signal lu_ds_last_beat_no_wait : STD_LOGIC;
  signal lu_ds_last_beat_stall_pre : STD_LOGIC;
  signal lu_ds_last_beat_valid : STD_LOGIC;
  signal lu_ds_last_beat_valid_hit : STD_LOGIC;
  signal lu_ds_rs_del_restart_no_rs : STD_LOGIC;
  signal lu_ds_rs_miss : STD_LOGIC;
  signal lu_ds_rs_new_read_no_rs : STD_LOGIC;
  signal lu_ds_rs_read_miss : STD_LOGIC;
  signal lu_fetch_piperun_pre1 : STD_LOGIC;
  signal lu_fetch_piperun_pre2 : STD_LOGIC;
  signal lu_io_full_block_read : STD_LOGIC;
  signal lu_io_lud_stall_pipe : STD_LOGIC;
  signal lu_io_selected_full : STD_LOGIC;
  signal lu_mem_force_way : STD_LOGIC;
  signal \lu_mem_info_reg[Addr_Stp_n_0_][0]\ : STD_LOGIC;
  signal \lu_mem_info_reg[Addr_Stp_n_0_][1]\ : STD_LOGIC;
  signal \lu_mem_info_reg[Addr_Stp_n_0_][2]\ : STD_LOGIC;
  signal \lu_mem_info_reg[Addr_Stp_n_0_][3]\ : STD_LOGIC;
  signal \lu_mem_info_reg[Addr_Stp_n_0_][4]\ : STD_LOGIC;
  signal \lu_mem_info_reg[Addr_Stp_n_0_][5]\ : STD_LOGIC;
  signal \lu_mem_info_reg[Addr_Use_n_0_][0]\ : STD_LOGIC;
  signal \lu_mem_info_reg[Addr_Use_n_0_][1]\ : STD_LOGIC;
  signal \lu_mem_info_reg[Addr_Use_n_0_][2]\ : STD_LOGIC;
  signal \lu_mem_info_reg[Addr_Use_n_0_][3]\ : STD_LOGIC;
  signal \lu_mem_info_reg[Addr_Use_n_0_][4]\ : STD_LOGIC;
  signal \lu_mem_info_reg[Addr_Use_n_0_][5]\ : STD_LOGIC;
  signal \lu_mem_info_reg[Addr_n_0_][0]\ : STD_LOGIC;
  signal \lu_mem_info_reg[Addr_n_0_][15]\ : STD_LOGIC;
  signal \lu_mem_info_reg[Addr_n_0_][16]\ : STD_LOGIC;
  signal \lu_mem_info_reg[Addr_n_0_][17]\ : STD_LOGIC;
  signal \lu_mem_info_reg[Addr_n_0_][18]\ : STD_LOGIC;
  signal \lu_mem_info_reg[Addr_n_0_][19]\ : STD_LOGIC;
  signal \lu_mem_info_reg[Addr_n_0_][1]\ : STD_LOGIC;
  signal \lu_mem_info_reg[Addr_n_0_][20]\ : STD_LOGIC;
  signal \lu_mem_info_reg[Addr_n_0_][21]\ : STD_LOGIC;
  signal \lu_mem_info_reg[Addr_n_0_][22]\ : STD_LOGIC;
  signal \lu_mem_info_reg[Addr_n_0_][23]\ : STD_LOGIC;
  signal \lu_mem_info_reg[Addr_n_0_][24]\ : STD_LOGIC;
  signal \lu_mem_info_reg[Addr_n_0_][25]\ : STD_LOGIC;
  signal \lu_mem_info_reg[Addr_n_0_][26]\ : STD_LOGIC;
  signal \lu_mem_info_reg[Addr_n_0_][27]\ : STD_LOGIC;
  signal \lu_mem_info_reg[Addr_n_0_][28]\ : STD_LOGIC;
  signal \lu_mem_info_reg[Addr_n_0_][29]\ : STD_LOGIC;
  signal \lu_mem_info_reg[Addr_n_0_][2]\ : STD_LOGIC;
  signal \lu_mem_info_reg[Addr_n_0_][30]\ : STD_LOGIC;
  signal \lu_mem_info_reg[Addr_n_0_][31]\ : STD_LOGIC;
  signal \lu_mem_info_reg[Addr_n_0_][3]\ : STD_LOGIC;
  signal \lu_mem_info_reg[Addr_n_0_][4]\ : STD_LOGIC;
  signal \lu_mem_info_reg[Addr_n_0_][5]\ : STD_LOGIC;
  signal \lu_mem_info_reg[Allocate]__0\ : STD_LOGIC;
  signal \lu_mem_info_reg[Early]__0\ : STD_LOGIC;
  signal \lu_mem_info_reg[Force_Hit_n_0_]\ : STD_LOGIC;
  signal \lu_mem_info_reg[Keep]__0\ : STD_LOGIC;
  signal \lu_mem_info_reg[Kind_n_0_]\ : STD_LOGIC;
  signal \lu_mem_info_reg[Len]\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \lu_mem_info_reg[Size]\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \lu_mem_info_reg[Wr]__0\ : STD_LOGIC;
  signal lu_mem_locked_hit_0 : STD_LOGIC;
  signal lu_mem_locked_hit_1 : STD_LOGIC;
  signal lu_mem_locked_hit_copy_lb_0 : STD_LOGIC;
  signal lu_mem_locked_hit_copy_lb_1 : STD_LOGIC;
  signal lu_mem_locked_write_0 : STD_LOGIC;
  signal lu_mem_locked_write_1 : STD_LOGIC;
  signal lu_mem_masked_valid_tag_0 : STD_LOGIC;
  signal lu_mem_masked_valid_tag_1 : STD_LOGIC;
  signal lu_mem_match_addr : STD_LOGIC;
  signal lu_mem_piperun_or_conflict : STD_LOGIC;
  signal lu_mem_piperun_pre1 : STD_LOGIC;
  signal lu_mem_piperun_pre2 : STD_LOGIC;
  signal lu_mem_pre_pure_valid_tag_0 : STD_LOGIC;
  signal lu_mem_pre_pure_valid_tag_1 : STD_LOGIC;
  signal lu_mem_protect_conflict_d1 : STD_LOGIC;
  signal \^lu_mem_protect_conflict_reg_0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal lu_mem_protected : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal lu_mem_protected_pre1_0 : STD_LOGIC;
  signal lu_mem_protected_pre1_1 : STD_LOGIC;
  signal lu_mem_protected_pre2_0 : STD_LOGIC;
  signal lu_mem_protected_pre2_1 : STD_LOGIC;
  signal lu_mem_release_lock_hold : STD_LOGIC;
  signal \lu_mem_release_lock_hold[0]_i_1_n_0\ : STD_LOGIC;
  signal \lu_mem_release_lock_hold[1]_i_1_n_0\ : STD_LOGIC;
  signal \lu_mem_release_lock_hold_reg_n_0_[0]\ : STD_LOGIC;
  signal \lu_mem_release_lock_hold_reg_n_0_[1]\ : STD_LOGIC;
  signal \^lu_mem_removed_way_hold\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \lu_mem_removed_way_hold[0]_i_1_n_0\ : STD_LOGIC;
  signal \lu_mem_removed_way_hold[1]_i_2_n_0\ : STD_LOGIC;
  signal \lu_mem_single_beat__0\ : STD_LOGIC;
  signal lu_mem_single_beat_i_2_n_0 : STD_LOGIC;
  signal lu_mem_single_beat_reg_n_0 : STD_LOGIC;
  signal lu_mem_tag_conflict : STD_LOGIC;
  signal lu_mem_tag_hit_0 : STD_LOGIC;
  signal lu_mem_tag_hit_1 : STD_LOGIC;
  signal lu_mem_tag_hit_copy_ds_0 : STD_LOGIC;
  signal lu_mem_tag_hit_copy_ds_1 : STD_LOGIC;
  signal lu_mem_tag_hit_copy_lb_0 : STD_LOGIC;
  signal lu_mem_tag_hit_copy_lb_1 : STD_LOGIC;
  signal lu_mem_tag_hit_copy_md_0 : STD_LOGIC;
  signal lu_mem_tag_hit_copy_md_1 : STD_LOGIC;
  signal lu_mem_tag_hit_copy_pc_0 : STD_LOGIC;
  signal lu_mem_tag_hit_copy_pc_1 : STD_LOGIC;
  signal lu_mem_tag_hit_copy_rs_0 : STD_LOGIC;
  signal lu_mem_tag_hit_copy_rs_1 : STD_LOGIC;
  signal lu_mem_tag_hit_copy_wm_0 : STD_LOGIC;
  signal lu_mem_tag_hit_copy_wm_1 : STD_LOGIC;
  signal lu_mem_valid_carry_0 : STD_LOGIC;
  signal lu_mem_valid_carry_1 : STD_LOGIC;
  signal lu_mem_valid_reg_n_0 : STD_LOGIC;
  signal lu_mem_valid_tag_0 : STD_LOGIC;
  signal lu_mem_valid_tag_1 : STD_LOGIC;
  signal lu_mem_write_alloc : STD_LOGIC;
  signal lud_addr_piperun : STD_LOGIC;
  signal lud_addr_piperun_pre1 : STD_LOGIC;
  signal lud_addr_piperun_pre2 : STD_LOGIC;
  signal lud_mem_already_used : STD_LOGIC;
  signal lud_mem_completed_reg_n_0 : STD_LOGIC;
  signal \^lud_mem_conflict\ : STD_LOGIC;
  signal lud_mem_delayed_read_data : STD_LOGIC;
  signal lud_mem_delayed_read_data0 : STD_LOGIC;
  signal lud_mem_keep_single_during_stall : STD_LOGIC;
  signal lud_mem_last : STD_LOGIC;
  signal lud_mem_piperun : STD_LOGIC;
  signal lud_mem_port_one_hot : STD_LOGIC_VECTOR ( 0 to 0 );
  signal lud_mem_speculative_valid : STD_LOGIC;
  signal lud_mem_use_speculative : STD_LOGIC;
  signal \^lud_mem_waiting_for_pipe_reg_0\ : STD_LOGIC;
  signal lud_mem_way_d1 : STD_LOGIC;
  signal lud_reg_piperun : STD_LOGIC;
  signal lud_reg_piperun_pre1 : STD_LOGIC;
  signal \^lud_reg_port_num_reg[0]_0\ : STD_LOGIC;
  signal \^lud_reg_port_num_reg[0]_1\ : STD_LOGIC;
  signal \lud_reg_valid_one_hot[0]_i_1_n_0\ : STD_LOGIC;
  signal \lud_reg_valid_one_hot[1]_i_1_n_0\ : STD_LOGIC;
  signal \^lud_reg_valid_reg_0\ : STD_LOGIC;
  signal \^lud_reg_valid_reg_1\ : STD_LOGIC;
  signal lud_step_delayed_restart : STD_LOGIC;
  signal \^lud_step_delayed_restart_reg_0\ : STD_LOGIC;
  signal lud_step_offset : STD_LOGIC;
  signal lud_step_offset_is_read : STD_LOGIC;
  signal lud_step_want_step_offset : STD_LOGIC;
  signal lud_write_hit_done : STD_LOGIC;
  signal lud_write_hit_done_reg_n_0 : STD_LOGIC;
  signal minusOp : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal p_11_in : STD_LOGIC;
  signal p_11_out : STD_LOGIC;
  signal p_13_in : STD_LOGIC;
  signal p_13_out : STD_LOGIC;
  signal \^p_162_in\ : STD_LOGIC;
  signal p_185_in : STD_LOGIC;
  signal p_7_in : STD_LOGIC;
  signal protected_bit : STD_LOGIC;
  signal protected_bit_miss : STD_LOGIC;
  signal protected_bit_miss_valid : STD_LOGIC;
  signal protected_miss_valid : STD_LOGIC;
  signal protection_with_coherency : STD_LOGIC;
  signal \^ri_len_reg[7]\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal update_first_write_hit : STD_LOGIC;
  signal \^update_info[allocate]\ : STD_LOGIC;
  signal \update_info[Keep]\ : STD_LOGIC;
  signal \^update_info[kind]\ : STD_LOGIC;
  signal \update_info[Size]\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \^update_info_reg[addr][5]_0\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \^update_info_reg[addr_stp][5]_0\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \^update_info_reg[addr_use][5]_0\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \^update_info_reg[kind]_0\ : STD_LOGIC;
  signal \^update_info_reg[port_num][0]_0\ : STD_LOGIC;
  signal \^update_need_bs\ : STD_LOGIC;
  signal \^update_need_tag_write\ : STD_LOGIC;
  signal \update_old_tag[Addr]\ : STD_LOGIC_VECTOR ( 31 downto 14 );
  signal update_reused_tag : STD_LOGIC;
  signal update_reused_tag2 : STD_LOGIC;
  signal \update_reused_tag2_carry__0_n_3\ : STD_LOGIC;
  signal update_reused_tag2_carry_n_0 : STD_LOGIC;
  signal update_reused_tag2_carry_n_1 : STD_LOGIC;
  signal update_reused_tag2_carry_n_2 : STD_LOGIC;
  signal update_reused_tag2_carry_n_3 : STD_LOGIC;
  signal \^update_valid\ : STD_LOGIC;
  signal update_write_hit : STD_LOGIC;
  signal update_write_miss : STD_LOGIC;
  signal \^write_req_info[0][internal]\ : STD_LOGIC;
  signal \NLW_lookup_offset_cnt_cmb0_carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_lookup_offset_cnt_cmb0_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal NLW_update_reused_tag2_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_update_reused_tag2_carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_update_reused_tag2_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute C_CE_LOW : string;
  attribute C_CE_LOW of Reset_Inst : label is "1'b0";
  attribute C_IS_SET : string;
  attribute C_IS_SET of Reset_Inst : label is "1'b0";
  attribute C_NUM_CE : integer;
  attribute C_NUM_CE of Reset_Inst : label is 1;
  attribute C_TARGET : integer;
  attribute C_TARGET of Reset_Inst : label is 3;
  attribute DONT_TOUCH : boolean;
  attribute DONT_TOUCH of Reset_Inst : label is std.standard.true;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \ar_fifo_mem_reg[15][Kind][-1111111111]_srl16_i_1\ : label is "soft_lutpair64";
  attribute SOFT_HLUTNM of \ar_fifo_mem_reg[15][Kind][-1111111111]_srl16_i_3\ : label is "soft_lutpair61";
  attribute SOFT_HLUTNM of \ar_fifo_mem_reg[15][Len][0]_srl16_i_1\ : label is "soft_lutpair65";
  attribute SOFT_HLUTNM of \ar_fifo_mem_reg[15][Len][1]_srl16_i_1\ : label is "soft_lutpair65";
  attribute SOFT_HLUTNM of \ar_fifo_mem_reg[15][Len][2]_srl16_i_1\ : label is "soft_lutpair66";
  attribute SOFT_HLUTNM of \ar_fifo_mem_reg[15][Len][3]_srl16_i_1\ : label is "soft_lutpair61";
  attribute SOFT_HLUTNM of \ar_fifo_mem_reg[15][Len][4]_srl16_i_1\ : label is "soft_lutpair66";
  attribute SOFT_HLUTNM of \ar_fifo_mem_reg[15][Len][5]_srl16_i_1\ : label is "soft_lutpair67";
  attribute SOFT_HLUTNM of \ar_fifo_mem_reg[15][Len][6]_srl16_i_1\ : label is "soft_lutpair67";
  attribute SOFT_HLUTNM of \ar_fifo_mem_reg[15][Len][7]_srl16_i_1\ : label is "soft_lutpair68";
  attribute SOFT_HLUTNM of \ar_fifo_mem_reg[15][Size][1]_srl16_i_1\ : label is "soft_lutpair64";
  attribute SOFT_HLUTNM of \ar_fifo_mem_reg[15][Size][2]_srl16_i_1\ : label is "soft_lutpair68";
  attribute SOFT_HLUTNM of \aw_fifo_mem_reg[15][Len][3]_srl16_i_2\ : label is "soft_lutpair62";
  attribute SOFT_HLUTNM of \aw_fifo_mem_reg[15][Len][3]_srl16_i_3\ : label is "soft_lutpair62";
  attribute SOFT_HLUTNM of \lu_mem_removed_way_hold[0]_i_1\ : label is "soft_lutpair63";
  attribute SOFT_HLUTNM of \lu_mem_removed_way_hold[1]_i_2\ : label is "soft_lutpair63";
begin
  ADDRARDADDR(11 downto 0) <= \^addrardaddr\(11 downto 0);
  B_Vec(1 downto 0) <= \^b_vec\(1 downto 0);
  D(7 downto 0) <= \^d\(7 downto 0);
  \Not_Using_XPM.Using_BRAM.Native.Using_B36_Sx.The_BRAMs[1].RAMB36_I1\ <= \^not_using_xpm.using_bram.native.using_b36_sx.the_brams[1].ramb36_i1\;
  \Not_Using_XPM.Using_BRAM.Native.Using_B36_Sx.The_BRAMs[1].RAMB36_I1_0\(31 downto 0) <= \^not_using_xpm.using_bram.native.using_b36_sx.the_brams[1].ramb36_i1_0\(31 downto 0);
  \The_Bit[0].Using_FPGA.Using_Reset.FDS_Inst\ <= \^the_bit[0].using_fpga.using_reset.fds_inst\;
  \The_Bit[0].Using_FPGA.Using_Reset.FDS_Inst_0\ <= \^the_bit[0].using_fpga.using_reset.fds_inst_0\;
  \The_Bit[0].Using_FPGA.Using_Reset.FDS_Inst_1\ <= \^the_bit[0].using_fpga.using_reset.fds_inst_1\;
  \The_Bit[1].Using_FPGA.Using_Reset.FDS_Inst\ <= \^the_bit[1].using_fpga.using_reset.fds_inst\;
  lookup_fetch_piperun <= \^lookup_fetch_piperun\;
  lookup_mem_piperun <= \^lookup_mem_piperun\;
  lookup_offset_first <= \^lookup_offset_first\;
  \lookup_read_data_info[0,0][Valid]\ <= \^lookup_read_data_info[0,0][valid]\;
  \lookup_read_data_info[0,1][Valid]\ <= \^lookup_read_data_info[0,1][valid]\;
  lookup_restart_mem <= \^lookup_restart_mem\;
  lookup_wm_allow_write <= \^lookup_wm_allow_write\;
  lopt_1 <= lopt_96;
  lopt_3 <= lopt_98;
  lopt_4 <= Chk_Valid_Inst_n_82;
  lopt_95 <= lopt;
  lopt_97 <= lopt_2;
  \lu_check_info_reg[Port_Num][0]_0\ <= \^lu_check_info_reg[port_num][0]_0\;
  \lu_check_tag_addr_reg[10]_0\ <= \^lu_check_tag_addr_reg[10]_0\;
  \lu_check_tag_addr_reg[11]_0\ <= \^lu_check_tag_addr_reg[11]_0\;
  \lu_check_tag_addr_reg[6]_0\ <= \^lu_check_tag_addr_reg[6]_0\;
  \lu_check_tag_addr_reg[7]_0\ <= \^lu_check_tag_addr_reg[7]_0\;
  \lu_check_tag_addr_reg[8]_0\ <= \^lu_check_tag_addr_reg[8]_0\;
  \lu_check_tag_addr_reg[9]_0\ <= \^lu_check_tag_addr_reg[9]_0\;
  lu_check_valid_delayed_reg_0 <= \^lu_check_valid_delayed_reg_0\;
  lu_mem_protect_conflict_reg_0(1 downto 0) <= \^lu_mem_protect_conflict_reg_0\(1 downto 0);
  lu_mem_removed_way_hold(1 downto 0) <= \^lu_mem_removed_way_hold\(1 downto 0);
  lud_mem_conflict <= \^lud_mem_conflict\;
  lud_mem_waiting_for_pipe_reg_0 <= \^lud_mem_waiting_for_pipe_reg_0\;
  \lud_reg_port_num_reg[0]_0\ <= \^lud_reg_port_num_reg[0]_0\;
  \lud_reg_port_num_reg[0]_1\ <= \^lud_reg_port_num_reg[0]_1\;
  lud_reg_valid_reg_0 <= \^lud_reg_valid_reg_0\;
  lud_reg_valid_reg_1 <= \^lud_reg_valid_reg_1\;
  lud_step_delayed_restart_reg_0 <= \^lud_step_delayed_restart_reg_0\;
  p_162_in <= \^p_162_in\;
  \ri_len_reg[7]\(7 downto 0) <= \^ri_len_reg[7]\(7 downto 0);
  \update_info[Allocate]\ <= \^update_info[allocate]\;
  \update_info[Kind]\ <= \^update_info[kind]\;
  \update_info_reg[Addr][5]_0\(5 downto 0) <= \^update_info_reg[addr][5]_0\(5 downto 0);
  \update_info_reg[Addr_Stp][5]_0\(5 downto 0) <= \^update_info_reg[addr_stp][5]_0\(5 downto 0);
  \update_info_reg[Addr_Use][5]_0\(5 downto 0) <= \^update_info_reg[addr_use][5]_0\(5 downto 0);
  \update_info_reg[Kind]_0\ <= \^update_info_reg[kind]_0\;
  \update_info_reg[Port_Num][0]_0\ <= \^update_info_reg[port_num][0]_0\;
  update_need_bs <= \^update_need_bs\;
  update_need_tag_write <= \^update_need_tag_write\;
  update_valid <= \^update_valid\;
  \write_req_info[0][Internal]\ <= \^write_req_info[0][internal]\;
AR_Need_Inst: entity work.design_1_system_cache_0_0_bit_reg_ce_102
     port map (
      ACLK => ACLK,
      Q => ARESET_I,
      \The_Bit[0].Using_FPGA.Using_Reset.FDS_Inst\ => \^the_bit[0].using_fpga.using_reset.fds_inst\,
      \The_Bit[0].Using_FPGA.Using_Reset.FDS_Inst_0\ => Chk_Valid_Inst_n_6
    );
AW_Need_Inst: entity work.design_1_system_cache_0_0_bit_reg_ce_103
     port map (
      ACLK => ACLK,
      Q => ARESET_I,
      \The_Bit[0].Using_FPGA.Using_Reset.FDS_Inst\ => \^the_bit[0].using_fpga.using_reset.fds_inst_0\,
      \The_Bit[0].Using_FPGA.Using_Reset.FDS_Inst_0\ => LU_Check_PR_And_Inst2_n_2,
      \bs_fifo_mem_reg[0][Src][1]\ => \bs_fifo_mem_reg[0][Src][1]\,
      \bs_fifo_mem_reg[0][Src][1]_0\(0) => \bs_fifo_mem_reg[0][Src][1]_0\(1),
      queue_push120_out => queue_push120_out,
      \update_info[Keep]\ => \update_info[Keep]\,
      \update_info_reg[Allocate]\ => \^update_info[allocate]\,
      update_write_hit => update_write_hit,
      update_write_miss => update_write_miss
    );
BS_Need_Inst: entity work.design_1_system_cache_0_0_bit_reg_ce_104
     port map (
      ACLK => ACLK,
      Q => ARESET_I,
      \The_Bit[0].Using_FPGA.Using_Reset.FDS_Inst\ => Chk_Valid_Inst_n_10,
      update_need_bs => \^update_need_bs\
    );
Chk_Valid_Inst: entity work.design_1_system_cache_0_0_bit_reg_ce_105
     port map (
      A121_out => A121_out,
      A134_out => A134_out,
      A141_out => A141_out,
      A149_out => A149_out,
      ACLK => ACLK,
      ADDRARDADDR(9 downto 0) => \^addrardaddr\(11 downto 2),
      A_N160_out => A_N160_out,
      D(13 downto 6) => \^d\(7 downto 0),
      D(5 downto 0) => \^update_info_reg[addr][5]_0\(5 downto 0),
      DI(3 downto 2) => \^addrardaddr\(1 downto 0),
      DI(1) => Chk_Valid_Inst_n_38,
      DI(0) => Chk_Valid_Inst_n_39,
      DIBDI(0) => DIBDI(0),
      E(0) => lookup_offset_first1,
      O(3) => p_11_in,
      O(2) => lookup_offset_cnt_cmb0_carry_n_5,
      O(1) => p_7_in,
      O(0) => lookup_offset_cnt_cmb0_carry_n_7,
      Q => ARESET_I,
      S => S,
      SRI => SRI_11,
      SRI_6 => SRI_0,
      SRI_7 => SRI,
      S_0 => S_0,
      S_1 => S_13,
      S_2 => S_12,
      S_3 => S_10,
      S_4 => S_9,
      S_5 => S_5,
      \The_Bit[0].Using_FPGA.Using_Reset.FDS_Inst\ => Chk_Valid_Inst_n_6,
      \The_Bit[0].Using_FPGA.Using_Reset.FDS_Inst_0\ => Chk_Valid_Inst_n_8,
      \The_Bit[0].Using_FPGA.Using_Reset.FDS_Inst_1\ => Chk_Valid_Inst_n_9,
      \The_Bit[0].Using_FPGA.Using_Reset.FDS_Inst_2\ => Chk_Valid_Inst_n_10,
      \The_Bit[0].Using_FPGA.Using_Reset.FDS_Inst_3\ => Chk_Valid_Inst_n_11,
      \The_Bit[0].Using_FPGA.Using_Reset.FDS_Inst_4\ => Chk_Valid_Inst_n_12,
      \The_Bit[0].Using_FPGA.Using_Reset.FDS_Inst_5\ => Chk_Valid_Inst_n_40,
      \The_Bit[0].Using_FPGA.Using_Reset.FDS_Inst_6\ => \^the_bit[0].using_fpga.using_reset.fds_inst\,
      \The_Bit[0].Using_FPGA.Using_Reset.FDS_Inst_7\ => \^update_need_tag_write\,
      \The_Bit[0].Using_FPGA.Using_Set.FDS_Inst\ => Chk_Valid_Inst_n_23,
      \The_Bit[0].Using_FPGA.Using_Set.FDS_Inst_0\ => Chk_Valid_Inst_n_72,
      \The_Bit[0].Using_FPGA.Using_Set.FDS_Inst_1\ => Chk_Valid_Inst_n_81,
      \The_Bit[1].Using_FPGA.Using_Reset.FDS_Inst\ => Par_Reuse_Inst_n_1,
      \Use_FPGA.Full_Inst\ => \^lookup_mem_piperun\,
      \access_data_info[0,0][Valid]\ => \access_data_info[0,0][Valid]\,
      \access_data_info[0,1][Valid]\ => \access_data_info[0,1][Valid]\,
      access_valid => access_valid,
      lookup_access_data_late => lookup_access_data_late,
      lookup_data_hit_stall => lookup_data_hit_stall,
      lookup_last_beat => lookup_last_beat,
      lookup_miss => lookup_miss,
      lookup_miss_dirty => lookup_miss_dirty,
      lookup_next_is_last_beat => lookup_next_is_last_beat,
      lookup_next_is_last_beat_reg => lookup_next_is_last_beat_reg_n_0,
      \lookup_offset_cnt_reg[3]\(3) => Chk_Valid_Inst_n_87,
      \lookup_offset_cnt_reg[3]\(2) => Chk_Valid_Inst_n_88,
      \lookup_offset_cnt_reg[3]\(1) => Chk_Valid_Inst_n_89,
      \lookup_offset_cnt_reg[3]\(0) => Chk_Valid_Inst_n_90,
      \lookup_offset_cnt_reg[4]\(1) => \lookup_offset_cnt_cmb0_carry__0_n_6\,
      \lookup_offset_cnt_reg[4]\(0) => p_13_in,
      \lookup_offset_cnt_reg[5]\(5 downto 0) => lookup_offset_cnt_cmb(5 downto 0),
      \lookup_offset_cnt_reg[5]_0\(1) => Chk_Valid_Inst_n_85,
      \lookup_offset_cnt_reg[5]_0\(0) => Chk_Valid_Inst_n_86,
      \lookup_offset_cnt_reg[5]_1\(5 downto 0) => lookup_offset_cnt(5 downto 0),
      lookup_offset_first_reg => Chk_Valid_Inst_n_91,
      lookup_offset_first_reg_0 => \^lookup_offset_first\,
      \lookup_offset_len_cnt_reg[7]\(7 downto 6) => minusOp(7 downto 6),
      \lookup_offset_len_cnt_reg[7]\(5) => Chk_Valid_Inst_n_53,
      \lookup_offset_len_cnt_reg[7]\(4 downto 0) => minusOp(4 downto 0),
      \lookup_offset_len_cnt_reg[7]_0\(7 downto 0) => \lookup_offset_len_cnt_reg__0\(7 downto 0),
      lookup_protect_conflict => lookup_protect_conflict,
      lookup_push_wm_stall => lookup_push_wm_stall,
      lookup_push_write_miss => lookup_push_write_miss,
      lookup_push_write_miss_pre => lookup_push_write_miss_pre,
      \lookup_read_data_new[0,0][Hit]\ => \lookup_read_data_new[0,0][Hit]\,
      \lookup_read_data_new[0,0][Valid]\ => \lookup_read_data_new[0,0][Valid]\,
      \lookup_read_data_new[0,1][Valid]\ => \lookup_read_data_new[0,1][Valid]\,
      lookup_read_miss => lookup_read_miss,
      lookup_restart_mem => \^lookup_restart_mem\,
      lookup_wm_will_use => lookup_wm_will_use,
      lookup_write_hit => lookup_write_hit,
      lookup_write_miss => lookup_write_miss,
      lru_check_next_way => lru_check_next_way,
      lru_check_used_way => lru_check_used_way,
      \lu_check_info_reg[Addr_Stp][5]\(5 downto 0) => \^update_info_reg[addr_stp][5]_0\(5 downto 0),
      \lu_check_info_reg[Addr_Use][5]\(5 downto 0) => \^update_info_reg[addr_use][5]_0\(5 downto 0),
      \lu_check_info_reg[Allocate]\ => \lu_check_info_reg[Allocate]__0\,
      \lu_check_info_reg[Early]\ => \lu_check_info_reg[Early]__0\,
      \lu_check_info_reg[Keep]\ => \lu_check_info_reg[Keep_n_0_]\,
      \lu_check_info_reg[KillHit]\ => \lu_check_info_reg[KillHit]__0\,
      \lu_check_info_reg[KillHit]_0\ => TAG_Need_Inst_n_3,
      \lu_check_info_reg[Kind]\ => \^update_info_reg[kind]_0\,
      \lu_check_info_reg[Len][7]\(7 downto 0) => \lu_check_info_reg[Len]\(7 downto 0),
      \lu_check_info_reg[Port_Num][0]\ => \^update_info_reg[port_num][0]_0\,
      \lu_check_info_reg[Wr]\ => \lu_check_info_reg[Wr]__0\,
      \lu_check_info_reg[Wr]_0\ => Par_Dirty_Inst_n_28,
      \lu_check_locked_hit_reg[1]\(1 downto 0) => lu_check_locked_hit(1 downto 0),
      \lu_check_locked_hit_reg[1]_0\ => LU_PC_And_Inst5_n_6,
      lu_check_piperun => lu_check_piperun,
      \lu_check_port_one_hot_reg[0]\ => \lu_check_port_one_hot_reg_n_0_[0]\,
      lu_check_protected_way => lu_check_protected_way,
      \lu_check_protected_way_reg[0]\ => Chk_Valid_Inst_n_97,
      lu_check_read_info_done => lu_check_read_info_done,
      lu_check_read_info_done_reg => Chk_Valid_Inst_n_96,
      lu_check_single_beat => lu_check_single_beat,
      \lu_check_tag_hit_copy_wm_reg[1]\(1 downto 0) => lu_check_tag_hit_copy_wm(1 downto 0),
      \lu_check_tag_hit_reg[1]\(1) => lookup_tag_assoc_way,
      \lu_check_tag_hit_reg[1]\(0) => \lu_check_tag_hit_reg_n_0_[0]\,
      \lu_check_valid_bits_reg[1]\(1 downto 0) => lu_check_valid_bits(1 downto 0),
      lu_check_valid_delayed_reg => \^lu_check_valid_delayed_reg_0\,
      lu_check_wait_for_update => lu_check_wait_for_update,
      lu_check_wait_for_update_reg => Chk_Valid_Inst_n_92,
      lu_check_wr_already_pushed => lu_check_wr_already_pushed,
      lu_check_wr_already_pushed_reg => Chk_Valid_Inst_n_93,
      lu_ds_last_beat_next_last_n => lu_ds_last_beat_next_last_n,
      \lu_mem_info_reg[Addr][10]\ => \^lu_check_tag_addr_reg[10]_0\,
      \lu_mem_info_reg[Addr][11]\ => \^lu_check_tag_addr_reg[11]_0\,
      \lu_mem_info_reg[Addr][12]\ => \^b_vec\(0),
      \lu_mem_info_reg[Addr][13]\ => \^b_vec\(1),
      \lu_mem_info_reg[Addr][5]\(5) => \lu_mem_info_reg[Addr_n_0_][5]\,
      \lu_mem_info_reg[Addr][5]\(4) => \lu_mem_info_reg[Addr_n_0_][4]\,
      \lu_mem_info_reg[Addr][5]\(3) => \lu_mem_info_reg[Addr_n_0_][3]\,
      \lu_mem_info_reg[Addr][5]\(2) => \lu_mem_info_reg[Addr_n_0_][2]\,
      \lu_mem_info_reg[Addr][5]\(1) => \lu_mem_info_reg[Addr_n_0_][1]\,
      \lu_mem_info_reg[Addr][5]\(0) => \lu_mem_info_reg[Addr_n_0_][0]\,
      \lu_mem_info_reg[Addr][6]\ => \^lu_check_tag_addr_reg[6]_0\,
      \lu_mem_info_reg[Addr][7]\ => \^lu_check_tag_addr_reg[7]_0\,
      \lu_mem_info_reg[Addr][8]\ => \^lu_check_tag_addr_reg[8]_0\,
      \lu_mem_info_reg[Addr][9]\ => \^lu_check_tag_addr_reg[9]_0\,
      \lu_mem_info_reg[Addr_Stp][5]\(5) => \lu_mem_info_reg[Addr_Stp_n_0_][5]\,
      \lu_mem_info_reg[Addr_Stp][5]\(4) => \lu_mem_info_reg[Addr_Stp_n_0_][4]\,
      \lu_mem_info_reg[Addr_Stp][5]\(3) => \lu_mem_info_reg[Addr_Stp_n_0_][3]\,
      \lu_mem_info_reg[Addr_Stp][5]\(2) => \lu_mem_info_reg[Addr_Stp_n_0_][2]\,
      \lu_mem_info_reg[Addr_Stp][5]\(1) => \lu_mem_info_reg[Addr_Stp_n_0_][1]\,
      \lu_mem_info_reg[Addr_Stp][5]\(0) => \lu_mem_info_reg[Addr_Stp_n_0_][0]\,
      \lu_mem_info_reg[Addr_Use][5]\(5) => \lu_mem_info_reg[Addr_Use_n_0_][5]\,
      \lu_mem_info_reg[Addr_Use][5]\(4) => \lu_mem_info_reg[Addr_Use_n_0_][4]\,
      \lu_mem_info_reg[Addr_Use][5]\(3) => \lu_mem_info_reg[Addr_Use_n_0_][3]\,
      \lu_mem_info_reg[Addr_Use][5]\(2) => \lu_mem_info_reg[Addr_Use_n_0_][2]\,
      \lu_mem_info_reg[Addr_Use][5]\(1) => \lu_mem_info_reg[Addr_Use_n_0_][1]\,
      \lu_mem_info_reg[Addr_Use][5]\(0) => \lu_mem_info_reg[Addr_Use_n_0_][0]\,
      \lu_mem_info_reg[Kind]\ => \lu_mem_info_reg[Kind_n_0_]\,
      \lu_mem_info_reg[Len][7]\(7 downto 0) => \lu_mem_info_reg[Len]\(7 downto 0),
      \lu_mem_info_reg[Port_Num][0]\ => \^lu_check_info_reg[port_num][0]_0\,
      \lu_mem_info_reg[Wr]\ => \lu_mem_info_reg[Wr]__0\,
      lu_mem_protect_conflict_reg => \^lud_mem_conflict\,
      lu_mem_single_beat_reg => lu_mem_single_beat_reg_n_0,
      lu_mem_valid_reg => LU_PC_And_Inst5_n_2,
      lu_mem_valid_reg_0 => lu_mem_valid_reg_n_0,
      lud_addr_pipeline_full_reg => lud_addr_pipeline_full_reg_1,
      lud_addr_pipeline_full_reg_0 => Chk_Valid_Inst_n_25,
      lud_addr_pipeline_full_reg_1 => Chk_Valid_Inst_n_74,
      lud_addr_pipeline_full_reg_2 => \^lud_step_delayed_restart_reg_0\,
      lud_addr_pipeline_full_reg_3 => LU_DS_RS_And_Inst5_n_0,
      lud_addr_piperun => lud_addr_piperun,
      lud_mem_already_used => lud_mem_already_used,
      lud_mem_already_used_reg => Chk_Valid_Inst_n_94,
      lud_mem_completed_reg => USpec_Inst_n_1,
      lud_mem_delayed_read_data => lud_mem_delayed_read_data,
      lud_mem_delayed_read_data0 => lud_mem_delayed_read_data0,
      lud_mem_keep_single_during_stall => lud_mem_keep_single_during_stall,
      lud_mem_last_reg => Chk_Valid_Inst_n_84,
      \lud_mem_port_one_hot_reg[0]\ => Chk_Valid_Inst_n_70,
      \lud_mem_port_one_hot_reg[1]\ => Chk_Valid_Inst_n_71,
      \lud_mem_port_one_hot_reg[1]_0\ => \^lud_reg_port_num_reg[0]_0\,
      lud_mem_speculative_valid => lud_mem_speculative_valid,
      lud_mem_use_speculative => lud_mem_use_speculative,
      lud_mem_waiting_for_pipe_reg => Chk_Valid_Inst_n_5,
      lud_mem_waiting_for_pipe_reg_0 => \^lud_mem_waiting_for_pipe_reg_0\,
      lud_mem_waiting_for_pipe_reg_1 => lud_mem_waiting_for_pipe_reg_1,
      lud_reg_valid_reg => \^lud_reg_valid_reg_0\,
      lud_step_delayed_restart => lud_step_delayed_restart,
      lud_step_delayed_restart_reg => Chk_Valid_Inst_n_18,
      lud_step_offset => lud_step_offset,
      lud_step_offset_is_read => lud_step_offset_is_read,
      lud_write_hit_done_reg => Chk_Valid_Inst_n_95,
      lud_write_hit_done_reg_0 => lud_write_hit_done_reg_n_0,
      p_138_in => p_138_in,
      p_162_in => \^p_162_in\,
      p_185_in => p_185_in,
      \read_data_status[0,1][Hit_Full]\ => \read_data_status[0,1][Hit_Full]\,
      update_done_tag_write_reg => LU_Check_PR_And_Inst2_n_5,
      \update_info_reg[Allocate]\ => Chk_Valid_Inst_n_13,
      \update_info_reg[Evict]\ => Chk_Valid_Inst_n_33,
      update_need_bs => \^update_need_bs\,
      \update_old_tag_reg[Addr][14]\ => Chk_Valid_Inst_n_28,
      \update_old_tag_reg[Addr][14]_0\ => Chk_Valid_Inst_n_82,
      update_piperun => update_piperun,
      \update_release_tag_reg[Addr][11]\ => \update_release_tag_reg[Addr][11]\,
      update_write_miss_full => update_write_miss_full,
      wm_evict_reg => Chk_Valid_Inst_n_29,
      wm_evict_reg_0 => Chk_Valid_Inst_n_83,
      \wm_port_reg[0]\ => \wm_port_reg[0]\,
      wr_port_data_last_i_reg => wr_port_data_last_i_reg,
      wr_port_data_ready => wr_port_data_ready,
      wr_port_data_valid_i_reg => wr_port_data_valid_i_reg
    );
E_Need_Inst: entity work.design_1_system_cache_0_0_bit_reg_ce_106
     port map (
      ACLK => ACLK,
      \M_AXI_AWADDR_reg[31]\(23 downto 0) => \M_AXI_AWADDR_reg[31]\(23 downto 0),
      \M_AXI_AWBURST_reg[1]\ => \M_AXI_AWBURST_reg[1]\,
      \M_AXI_AWLEN_reg[7]\(7 downto 0) => \M_AXI_AWLEN_reg[7]\(7 downto 0),
      \M_AXI_AWSIZE_reg[1]\(1 downto 0) => \M_AXI_AWSIZE_reg[1]\(1 downto 0),
      Q => ARESET_I,
      \The_Bit[0].Using_FPGA.Using_Reset.FDS_Inst\ => \^write_req_info[0][internal]\,
      \The_Bit[0].Using_FPGA.Using_Reset.FDS_Inst_0\ => LU_Check_PR_And_Inst2_n_3,
      \update_info_reg[Addr][31]\(23 downto 6) => \^not_using_xpm.using_bram.native.using_b36_sx.the_brams[1].ramb36_i1_0\(31 downto 14),
      \update_info_reg[Addr][31]\(5 downto 0) => \^not_using_xpm.using_bram.native.using_b36_sx.the_brams[1].ramb36_i1_0\(5 downto 0),
      \update_info_reg[Evict]\ => \^not_using_xpm.using_bram.native.using_b36_sx.the_brams[1].ramb36_i1\,
      \update_info_reg[Kind]\ => \^update_info[kind]\,
      \update_info_reg[Len][0]\ => \aw_fifo_mem_reg[15][Len][5]_srl16_i_2_n_0\,
      \update_info_reg[Len][0]_0\ => \aw_fifo_mem_reg[15][Len][4]_srl16_i_2_n_0\,
      \update_info_reg[Len][0]_1\ => \aw_fifo_mem_reg[15][Len][2]_srl16_i_2_n_0\,
      \update_info_reg[Len][1]\ => \aw_fifo_mem_reg[15][Len][6]_srl16_i_2_n_0\,
      \update_info_reg[Len][1]_0\ => \aw_fifo_mem_reg[15][Len][3]_srl16_i_4_n_0\,
      \update_info_reg[Len][2]\ => \aw_fifo_mem_reg[15][Len][7]_srl16_i_2_n_0\,
      \update_info_reg[Len][7]\(7 downto 0) => \^ri_len_reg[7]\(7 downto 0),
      \update_info_reg[Size][2]\(2 downto 0) => \update_info[Size]\(2 downto 0),
      \update_info_reg[Size][2]_0\ => \aw_fifo_mem_reg[15][Len][3]_srl16_i_2_n_0\,
      \update_info_reg[Size][2]_1\ => \aw_fifo_mem_reg[15][Len][3]_srl16_i_3_n_0\,
      \update_old_tag_reg[Addr][31]\(17 downto 0) => \update_old_tag[Addr]\(31 downto 14)
    );
\Gen_Set_Cachehit_Mem[0].LU_Tag_And_Inst1\: entity work.design_1_system_cache_0_0_carry_and_107
     port map (
      lopt => \^lopt\,
      lopt_1 => \^lopt_1\,
      lopt_2 => \^lopt_2\,
      lopt_3 => \^lopt_3\,
      lopt_4 => \^lopt_4\,
      lopt_5 => lopt_5,
      lopt_6 => lopt_6,
      lopt_7 => lopt_7,
      lopt_8 => lopt_8,
      lu_mem_valid_carry_0 => lu_mem_valid_carry_0,
      \update_release_tag_reg[Valid]\ => \update_release_tag_reg[Valid]\
    );
\Gen_Set_Cachehit_Mem[0].LU_Tag_And_Inst2\: entity work.design_1_system_cache_0_0_carry_and_n_108
     port map (
      lopt => lopt_9,
      lopt_1 => lopt_10,
      lopt_2 => lopt_11,
      \lu_check_info_reg[KillHit]\ => \lu_check_info_reg[KillHit]__0\,
      \lu_mem_info_reg[Force_Hit]\ => \lu_mem_info_reg[Force_Hit_n_0_]\,
      lu_mem_masked_valid_tag_0 => lu_mem_masked_valid_tag_0,
      lu_mem_pre_pure_valid_tag_0 => lu_mem_pre_pure_valid_tag_0,
      lu_mem_protect_conflict_reg => \^lud_mem_conflict\
    );
\Gen_Set_Cachehit_Mem[0].LU_Tag_And_Inst3\: entity work.design_1_system_cache_0_0_carry_and_109
     port map (
      D(0) => lu_mem_tag_hit_0,
      lopt => lopt_12,
      lopt_1 => lopt_13,
      lopt_2 => lopt_14,
      lu_mem_protect_conflict_reg => \^lud_mem_conflict\,
      lu_mem_valid_reg => lu_mem_valid_reg_n_0,
      lu_mem_valid_tag_0 => lu_mem_valid_tag_0
    );
\Gen_Set_Cachehit_Mem[0].LU_Tag_And_Inst3b\: entity work.design_1_system_cache_0_0_carry_and_110
     port map (
      D(0) => lu_mem_tag_hit_copy_pc_0,
      lopt => lopt_15,
      lopt_1 => lopt_16,
      lopt_2 => lopt_17,
      lu_mem_protect_conflict_reg(0) => lu_mem_tag_hit_0
    );
\Gen_Set_Cachehit_Mem[0].LU_Tag_And_Inst3c\: entity work.design_1_system_cache_0_0_carry_and_111
     port map (
      D(0) => lu_mem_tag_hit_copy_md_0,
      lopt => lopt_18,
      lopt_1 => lopt_19,
      lopt_2 => lopt_20,
      lu_mem_protect_conflict_reg(0) => lu_mem_tag_hit_copy_pc_0
    );
\Gen_Set_Cachehit_Mem[0].LU_Tag_And_Inst3d\: entity work.design_1_system_cache_0_0_carry_and_112
     port map (
      D(0) => lu_mem_tag_hit_copy_wm_0,
      lopt => lopt_21,
      lopt_1 => lopt_22,
      lopt_2 => lopt_23,
      lopt_3 => lopt_24,
      lopt_4 => lopt_25,
      lopt_5 => lopt_26,
      lopt_6 => lopt_27,
      lopt_7 => lopt_28,
      lopt_8 => lopt_29,
      lu_mem_protect_conflict_reg(0) => lu_mem_tag_hit_copy_md_0
    );
\Gen_Set_Cachehit_Mem[0].LU_Tag_And_Inst3e\: entity work.design_1_system_cache_0_0_carry_and_113
     port map (
      D(0) => lu_mem_tag_hit_copy_ds_0,
      lopt => lopt_21,
      lopt_1 => lopt_22,
      lopt_2 => lopt_23,
      lu_mem_protect_conflict_reg(0) => lu_mem_tag_hit_copy_wm_0
    );
\Gen_Set_Cachehit_Mem[0].LU_Tag_And_Inst3f\: entity work.design_1_system_cache_0_0_carry_and_114
     port map (
      D(0) => lu_mem_tag_hit_copy_lb_0,
      lopt => lopt_24,
      lopt_1 => lopt_25,
      lopt_2 => lopt_26,
      lu_mem_protect_conflict_reg(0) => lu_mem_tag_hit_copy_ds_0
    );
\Gen_Set_Cachehit_Mem[0].LU_Tag_And_Inst3g\: entity work.design_1_system_cache_0_0_carry_and_115
     port map (
      D(0) => lu_mem_tag_hit_copy_rs_0,
      lopt => lopt_27,
      lopt_1 => lopt_28,
      lopt_2 => lopt_29,
      lu_mem_protect_conflict_reg(0) => lu_mem_tag_hit_copy_lb_0
    );
\Gen_Set_Cachehit_Mem[0].LU_Tag_And_Inst4\: entity work.design_1_system_cache_0_0_carry_and_116
     port map (
      D(0) => lu_mem_locked_hit_0,
      \Not_Using_XPM.Using_BRAM.Native.Using_B36_Sx.The_BRAMs[0].RAMB36_I1\ => \Not_Using_XPM.Using_BRAM.Native.Using_B36_Sx.The_BRAMs[0].RAMB36_I1\,
      \The_Bit[0].Using_FPGA.Using_Reset.FDS_Inst\ => \^the_bit[0].using_fpga.using_reset.fds_inst_1\,
      lopt => lopt_30,
      lopt_1 => lopt_31,
      lopt_2 => lopt_32,
      lopt_3 => lopt_33,
      lopt_4 => lopt_34,
      lopt_5 => lopt_35,
      lopt_6 => lopt_36,
      lopt_7 => lopt_37,
      lopt_8 => lopt_38,
      \lu_check_info_reg[KillHit]\ => \lu_check_info_reg[KillHit]__0\,
      \lu_mem_info_reg[Force_Hit]\ => \lu_mem_info_reg[Force_Hit_n_0_]\,
      lu_mem_protect_conflict_reg(0) => lu_mem_tag_hit_copy_rs_0,
      lu_mem_protect_conflict_reg_0 => \^lud_mem_conflict\,
      \lu_mem_release_lock_hold_reg[0]\ => \lu_mem_release_lock_hold_reg_n_0_[0]\,
      lu_mem_releasing_lock(0) => lu_mem_releasing_lock(0)
    );
\Gen_Set_Cachehit_Mem[0].LU_Tag_And_Inst4b\: entity work.design_1_system_cache_0_0_carry_and_117
     port map (
      D(0) => lu_mem_locked_hit_copy_lb_0,
      \Not_Using_XPM.Using_BRAM.Native.Using_B36_Sx.The_BRAMs[0].RAMB36_I1\(0) => lu_mem_locked_hit_0,
      lopt => lopt_30,
      lopt_1 => lopt_31,
      lopt_2 => lopt_32
    );
\Gen_Set_Cachehit_Mem[0].LU_Tag_And_Inst5\: entity work.design_1_system_cache_0_0_carry_and_118
     port map (
      D(0) => lu_mem_locked_write_0,
      \Not_Using_XPM.Using_BRAM.Native.Using_B36_Sx.The_BRAMs[0].RAMB36_I1\(0) => lu_mem_locked_hit_copy_lb_0,
      lopt => lopt_33,
      lopt_1 => lopt_34,
      lopt_2 => lopt_35,
      \lu_check_info_reg[Wr]\ => \lu_check_info_reg[Wr]__0\,
      \lu_mem_info_reg[Wr]\ => \lu_mem_info_reg[Wr]__0\,
      lu_mem_protect_conflict_reg => \^lud_mem_conflict\
    );
\Gen_Set_Cachehit_Mem[0].LU_Tag_Compare_Inst1\: entity work.\design_1_system_cache_0_0_carry_compare__parameterized2_119\
     port map (
      D(17) => \lu_mem_info_reg[Addr_n_0_][31]\,
      D(16) => \lu_mem_info_reg[Addr_n_0_][30]\,
      D(15) => \lu_mem_info_reg[Addr_n_0_][29]\,
      D(14) => \lu_mem_info_reg[Addr_n_0_][28]\,
      D(13) => \lu_mem_info_reg[Addr_n_0_][27]\,
      D(12) => \lu_mem_info_reg[Addr_n_0_][26]\,
      D(11) => \lu_mem_info_reg[Addr_n_0_][25]\,
      D(10) => \lu_mem_info_reg[Addr_n_0_][24]\,
      D(9) => \lu_mem_info_reg[Addr_n_0_][23]\,
      D(8) => \lu_mem_info_reg[Addr_n_0_][22]\,
      D(7) => \lu_mem_info_reg[Addr_n_0_][21]\,
      D(6) => \lu_mem_info_reg[Addr_n_0_][20]\,
      D(5) => \lu_mem_info_reg[Addr_n_0_][19]\,
      D(4) => \lu_mem_info_reg[Addr_n_0_][18]\,
      D(3) => \lu_mem_info_reg[Addr_n_0_][17]\,
      D(2) => \lu_mem_info_reg[Addr_n_0_][16]\,
      D(1) => \lu_mem_info_reg[Addr_n_0_][15]\,
      D(0) => lu_mem_force_way,
      DATA_OUTA(17 downto 0) => DATA_OUTA(17 downto 0),
      Q(17 downto 0) => lookup_stall_addr(31 downto 14),
      lopt => \^lopt\,
      lopt_1 => \^lopt_1\,
      lopt_10 => lopt_10,
      lopt_11 => lopt_11,
      lopt_2 => \^lopt_2\,
      lopt_3 => \^lopt_3\,
      lopt_4 => \^lopt_4\,
      lopt_5 => lopt_5,
      lopt_6 => lopt_6,
      lopt_7 => lopt_7,
      lopt_8 => lopt_8,
      lopt_9 => lopt_9,
      \lu_check_tag_hit_reg[0]\ => \Gen_Set_Cachehit_Mem[0].LU_Tag_Compare_Inst1_n_1\,
      \lu_check_tag_hit_reg[0]_0\ => \Gen_Set_Cachehit_Mem[0].LU_Tag_Compare_Inst1_n_2\,
      \lu_check_tag_hit_reg[0]_1\ => \Gen_Set_Cachehit_Mem[0].LU_Tag_Compare_Inst1_n_3\,
      \lu_check_tag_hit_reg[0]_2\ => \Gen_Set_Cachehit_Mem[0].LU_Tag_Compare_Inst1_n_4\,
      \lu_check_tag_hit_reg[0]_3\ => \Gen_Set_Cachehit_Mem[0].LU_Tag_Compare_Inst1_n_5\,
      \lu_check_tag_hit_reg[0]_4\ => \Gen_Set_Cachehit_Mem[0].LU_Tag_Compare_Inst1_n_6\,
      lu_mem_pre_pure_valid_tag_0 => lu_mem_pre_pure_valid_tag_0,
      lu_mem_protect_conflict_reg => \^lud_mem_conflict\,
      lu_mem_valid_carry_0 => lu_mem_valid_carry_0
    );
\Gen_Set_Cachehit_Mem[0].LU_Tag_Or_Inst1\: entity work.design_1_system_cache_0_0_carry_or_120
     port map (
      D(0) => lu_mem_force_way,
      lopt => lopt_12,
      lopt_1 => lopt_13,
      lopt_2 => lopt_14,
      lopt_3 => lopt_15,
      lopt_4 => lopt_16,
      lopt_5 => lopt_17,
      lopt_6 => lopt_18,
      lopt_7 => lopt_19,
      lopt_8 => lopt_20,
      \lu_check_info_reg[KillHit]\ => \lu_check_info_reg[KillHit]__0\,
      \lu_mem_info_reg[Force_Hit]\ => \lu_mem_info_reg[Force_Hit_n_0_]\,
      lu_mem_masked_valid_tag_0 => lu_mem_masked_valid_tag_0,
      lu_mem_protect_conflict_reg => \^lud_mem_conflict\,
      lu_mem_valid_tag_0 => lu_mem_valid_tag_0
    );
\Gen_Set_Cachehit_Mem[0].LU_Tag_Or_Inst2\: entity work.design_1_system_cache_0_0_carry_or_121
     port map (
      D(0) => lu_mem_locked_write_0,
      DATA_OUTA(1 downto 0) => DATA_OUTA(19 downto 18),
      lopt => lopt_36,
      lopt_1 => lopt_37,
      lopt_2 => lopt_38,
      lu_mem_protect_conflict_reg => \^lud_mem_conflict\,
      lu_mem_protected_pre1_0 => lu_mem_protected_pre1_0,
      \lu_mem_release_lock_hold_reg[0]\ => \^the_bit[0].using_fpga.using_reset.fds_inst_1\,
      lu_mem_valid_reg => lu_mem_valid_reg_n_0,
      \update_release_tag_reg[Valid]\(0) => \update_release_tag_reg[Valid]_1\(0)
    );
\Gen_Set_Cachehit_Mem[0].LU_Tag_Or_Inst3\: entity work.design_1_system_cache_0_0_carry_or_122
     port map (
      DATA_OUTA(0) => DATA_OUTA(20),
      lopt => lopt_39,
      lopt_1 => lopt_40,
      \lu_check_protected_reg[0]\ => \Gen_Set_Cachehit_Mem[0].LU_Tag_Or_Inst3_n_1\,
      lu_check_write_alloc => lu_check_write_alloc,
      lu_mem_protect_conflict_reg => \^lud_mem_conflict\,
      lu_mem_protected_pre1_0 => lu_mem_protected_pre1_0,
      lu_mem_protected_pre2_0 => lu_mem_protected_pre2_0,
      \lu_mem_release_lock_hold_reg[0]\ => \lu_mem_release_lock_hold_reg_n_0_[0]\,
      lu_mem_releasing_lock(0) => lu_mem_releasing_lock(0),
      lu_mem_valid_reg => lu_mem_valid_reg_n_0,
      lu_mem_write_alloc => lu_mem_write_alloc,
      \update_release_tag_reg[Valid]\(0) => \update_release_tag_reg[Valid]_1\(0)
    );
\Gen_Set_Cachehit_Mem[0].LU_Tag_Or_Inst4\: entity work.design_1_system_cache_0_0_carry_or_123
     port map (
      D(0) => lu_mem_protected(0),
      lopt => lopt_39,
      lopt_1 => lopt_40,
      lu_mem_protected_pre2_0 => lu_mem_protected_pre2_0
    );
\Gen_Set_Cachehit_Mem[1].LU_Tag_And_Inst1\: entity work.design_1_system_cache_0_0_carry_and_124
     port map (
      lopt => lopt_41,
      lopt_1 => lopt_42,
      lopt_2 => lopt_43,
      lopt_3 => lopt_44,
      lopt_4 => lopt_45,
      lopt_5 => lopt_46,
      lopt_6 => lopt_47,
      lopt_7 => lopt_48,
      lopt_8 => lopt_49,
      lu_mem_valid_carry_1 => lu_mem_valid_carry_1,
      \update_release_tag_reg[Valid]\ => \update_release_tag_reg[Valid]_0\
    );
\Gen_Set_Cachehit_Mem[1].LU_Tag_And_Inst2\: entity work.design_1_system_cache_0_0_carry_and_n_125
     port map (
      lopt => lopt_50,
      lopt_1 => lopt_51,
      lopt_2 => lopt_52,
      \lu_check_info_reg[KillHit]\ => \lu_check_info_reg[KillHit]__0\,
      \lu_mem_info_reg[Force_Hit]\ => \lu_mem_info_reg[Force_Hit_n_0_]\,
      lu_mem_masked_valid_tag_1 => lu_mem_masked_valid_tag_1,
      lu_mem_pre_pure_valid_tag_1 => lu_mem_pre_pure_valid_tag_1,
      lu_mem_protect_conflict_reg => \^lud_mem_conflict\
    );
\Gen_Set_Cachehit_Mem[1].LU_Tag_And_Inst3\: entity work.design_1_system_cache_0_0_carry_and_126
     port map (
      D(0) => lu_mem_tag_hit_1,
      lopt => lopt_53,
      lopt_1 => lopt_54,
      lopt_2 => lopt_55,
      lu_mem_protect_conflict_reg => \^lud_mem_conflict\,
      lu_mem_valid_reg => lu_mem_valid_reg_n_0,
      lu_mem_valid_tag_1 => lu_mem_valid_tag_1
    );
\Gen_Set_Cachehit_Mem[1].LU_Tag_And_Inst3b\: entity work.design_1_system_cache_0_0_carry_and_127
     port map (
      D(0) => lu_mem_tag_hit_copy_pc_1,
      lopt => lopt_56,
      lopt_1 => lopt_57,
      lopt_2 => lopt_58,
      lu_mem_protect_conflict_reg(0) => lu_mem_tag_hit_1
    );
\Gen_Set_Cachehit_Mem[1].LU_Tag_And_Inst3c\: entity work.design_1_system_cache_0_0_carry_and_128
     port map (
      D(0) => lu_mem_tag_hit_copy_md_1,
      lopt => lopt_59,
      lopt_1 => lopt_60,
      lopt_2 => lopt_61,
      lu_mem_protect_conflict_reg(0) => lu_mem_tag_hit_copy_pc_1
    );
\Gen_Set_Cachehit_Mem[1].LU_Tag_And_Inst3d\: entity work.design_1_system_cache_0_0_carry_and_129
     port map (
      D(0) => lu_mem_tag_hit_copy_wm_1,
      lopt => lopt_62,
      lopt_1 => lopt_63,
      lopt_2 => lopt_64,
      lopt_3 => lopt_65,
      lopt_4 => lopt_66,
      lopt_5 => lopt_67,
      lopt_6 => lopt_68,
      lopt_7 => lopt_69,
      lopt_8 => lopt_70,
      lu_mem_protect_conflict_reg(0) => lu_mem_tag_hit_copy_md_1
    );
\Gen_Set_Cachehit_Mem[1].LU_Tag_And_Inst3e\: entity work.design_1_system_cache_0_0_carry_and_130
     port map (
      D(0) => lu_mem_tag_hit_copy_ds_1,
      lopt => lopt_62,
      lopt_1 => lopt_63,
      lopt_2 => lopt_64,
      lu_mem_protect_conflict_reg(0) => lu_mem_tag_hit_copy_wm_1
    );
\Gen_Set_Cachehit_Mem[1].LU_Tag_And_Inst3f\: entity work.design_1_system_cache_0_0_carry_and_131
     port map (
      D(0) => lu_mem_tag_hit_copy_lb_1,
      lopt => lopt_65,
      lopt_1 => lopt_66,
      lopt_2 => lopt_67,
      lu_mem_protect_conflict_reg(0) => lu_mem_tag_hit_copy_ds_1
    );
\Gen_Set_Cachehit_Mem[1].LU_Tag_And_Inst3g\: entity work.design_1_system_cache_0_0_carry_and_132
     port map (
      D(0) => lu_mem_tag_hit_copy_rs_1,
      lopt => lopt_68,
      lopt_1 => lopt_69,
      lopt_2 => lopt_70,
      lu_mem_protect_conflict_reg(0) => lu_mem_tag_hit_copy_lb_1
    );
\Gen_Set_Cachehit_Mem[1].LU_Tag_And_Inst4\: entity work.design_1_system_cache_0_0_carry_and_133
     port map (
      D(0) => lu_mem_locked_hit_1,
      \Not_Using_XPM.Using_BRAM.Native.Using_B36_Sx.The_BRAMs[1].RAMB36_I1\ => \Not_Using_XPM.Using_BRAM.Native.Using_B36_Sx.The_BRAMs[1].RAMB36_I1_1\,
      \The_Bit[1].Using_FPGA.Using_Reset.FDS_Inst\ => \^the_bit[1].using_fpga.using_reset.fds_inst\,
      lopt => lopt_71,
      lopt_1 => lopt_72,
      lopt_2 => lopt_73,
      lopt_3 => lopt_74,
      lopt_4 => lopt_75,
      lopt_5 => lopt_76,
      lopt_6 => lopt_77,
      lopt_7 => lopt_78,
      lopt_8 => lopt_79,
      \lu_check_info_reg[KillHit]\ => \lu_check_info_reg[KillHit]__0\,
      \lu_mem_info_reg[Force_Hit]\ => \lu_mem_info_reg[Force_Hit_n_0_]\,
      lu_mem_protect_conflict_reg(0) => lu_mem_tag_hit_copy_rs_1,
      lu_mem_protect_conflict_reg_0 => \^lud_mem_conflict\,
      \lu_mem_release_lock_hold_reg[1]\ => \lu_mem_release_lock_hold_reg_n_0_[1]\,
      lu_mem_releasing_lock(0) => lu_mem_releasing_lock(1)
    );
\Gen_Set_Cachehit_Mem[1].LU_Tag_And_Inst4b\: entity work.design_1_system_cache_0_0_carry_and_134
     port map (
      D(0) => lu_mem_locked_hit_copy_lb_1,
      \Not_Using_XPM.Using_BRAM.Native.Using_B36_Sx.The_BRAMs[1].RAMB36_I1\(0) => lu_mem_locked_hit_1,
      lopt => lopt_71,
      lopt_1 => lopt_72,
      lopt_2 => lopt_73
    );
\Gen_Set_Cachehit_Mem[1].LU_Tag_And_Inst5\: entity work.design_1_system_cache_0_0_carry_and_135
     port map (
      D(0) => lu_mem_locked_write_1,
      \Not_Using_XPM.Using_BRAM.Native.Using_B36_Sx.The_BRAMs[1].RAMB36_I1\(0) => lu_mem_locked_hit_copy_lb_1,
      lopt => lopt_74,
      lopt_1 => lopt_75,
      lopt_2 => lopt_76,
      \lu_check_info_reg[Wr]\ => \lu_check_info_reg[Wr]__0\,
      \lu_mem_info_reg[Wr]\ => \lu_mem_info_reg[Wr]__0\,
      lu_mem_protect_conflict_reg => \^lud_mem_conflict\
    );
\Gen_Set_Cachehit_Mem[1].LU_Tag_Compare_Inst1\: entity work.\design_1_system_cache_0_0_carry_compare__parameterized2_136\
     port map (
      DATA_OUTA(17 downto 0) => DATA_OUTA(38 downto 21),
      Q(11) => \lu_mem_info_reg[Addr_n_0_][31]\,
      Q(10) => \lu_mem_info_reg[Addr_n_0_][30]\,
      Q(9) => \lu_mem_info_reg[Addr_n_0_][28]\,
      Q(8) => \lu_mem_info_reg[Addr_n_0_][27]\,
      Q(7) => \lu_mem_info_reg[Addr_n_0_][25]\,
      Q(6) => \lu_mem_info_reg[Addr_n_0_][24]\,
      Q(5) => \lu_mem_info_reg[Addr_n_0_][22]\,
      Q(4) => \lu_mem_info_reg[Addr_n_0_][21]\,
      Q(3) => \lu_mem_info_reg[Addr_n_0_][19]\,
      Q(2) => \lu_mem_info_reg[Addr_n_0_][18]\,
      Q(1) => \lu_mem_info_reg[Addr_n_0_][16]\,
      Q(0) => \lu_mem_info_reg[Addr_n_0_][15]\,
      lopt => lopt_41,
      lopt_1 => lopt_42,
      lopt_10 => lopt_51,
      lopt_11 => lopt_52,
      lopt_2 => lopt_43,
      lopt_3 => lopt_44,
      lopt_4 => lopt_45,
      lopt_5 => lopt_46,
      lopt_6 => lopt_47,
      lopt_7 => lopt_48,
      lopt_8 => lopt_49,
      lopt_9 => lopt_50,
      \lu_check_info_reg[Addr][14]\ => \Gen_Set_Cachehit_Mem[0].LU_Tag_Compare_Inst1_n_1\,
      \lu_check_info_reg[Addr][17]\ => \Gen_Set_Cachehit_Mem[0].LU_Tag_Compare_Inst1_n_2\,
      \lu_check_info_reg[Addr][20]\ => \Gen_Set_Cachehit_Mem[0].LU_Tag_Compare_Inst1_n_3\,
      \lu_check_info_reg[Addr][23]\ => \Gen_Set_Cachehit_Mem[0].LU_Tag_Compare_Inst1_n_4\,
      \lu_check_info_reg[Addr][26]\ => \Gen_Set_Cachehit_Mem[0].LU_Tag_Compare_Inst1_n_5\,
      \lu_check_info_reg[Addr][29]\ => \Gen_Set_Cachehit_Mem[0].LU_Tag_Compare_Inst1_n_6\,
      \lu_check_info_reg[Addr][31]\(11 downto 10) => lookup_stall_addr(31 downto 30),
      \lu_check_info_reg[Addr][31]\(9 downto 8) => lookup_stall_addr(28 downto 27),
      \lu_check_info_reg[Addr][31]\(7 downto 6) => lookup_stall_addr(25 downto 24),
      \lu_check_info_reg[Addr][31]\(5 downto 4) => lookup_stall_addr(22 downto 21),
      \lu_check_info_reg[Addr][31]\(3 downto 2) => lookup_stall_addr(19 downto 18),
      \lu_check_info_reg[Addr][31]\(1 downto 0) => lookup_stall_addr(16 downto 15),
      lu_mem_pre_pure_valid_tag_1 => lu_mem_pre_pure_valid_tag_1,
      lu_mem_protect_conflict_reg => \^lud_mem_conflict\,
      lu_mem_valid_carry_1 => lu_mem_valid_carry_1
    );
\Gen_Set_Cachehit_Mem[1].LU_Tag_Or_Inst1\: entity work.design_1_system_cache_0_0_carry_or_137
     port map (
      D(0) => lu_mem_force_way,
      lopt => lopt_53,
      lopt_1 => lopt_54,
      lopt_2 => lopt_55,
      lopt_3 => lopt_56,
      lopt_4 => lopt_57,
      lopt_5 => lopt_58,
      lopt_6 => lopt_59,
      lopt_7 => lopt_60,
      lopt_8 => lopt_61,
      \lu_check_info_reg[KillHit]\ => \lu_check_info_reg[KillHit]__0\,
      \lu_mem_info_reg[Force_Hit]\ => \lu_mem_info_reg[Force_Hit_n_0_]\,
      lu_mem_masked_valid_tag_1 => lu_mem_masked_valid_tag_1,
      lu_mem_protect_conflict_reg => \^lud_mem_conflict\,
      lu_mem_valid_tag_1 => lu_mem_valid_tag_1
    );
\Gen_Set_Cachehit_Mem[1].LU_Tag_Or_Inst2\: entity work.design_1_system_cache_0_0_carry_or_138
     port map (
      D(0) => lu_mem_locked_write_1,
      DATA_OUTA(1 downto 0) => DATA_OUTA(40 downto 39),
      lopt => lopt_77,
      lopt_1 => lopt_78,
      lopt_2 => lopt_79,
      lu_mem_protect_conflict_reg => \^lud_mem_conflict\,
      lu_mem_protected_pre1_1 => lu_mem_protected_pre1_1,
      \lu_mem_release_lock_hold_reg[1]\ => \^the_bit[1].using_fpga.using_reset.fds_inst\,
      lu_mem_valid_reg => lu_mem_valid_reg_n_0,
      \update_release_tag_reg[Valid]\(0) => \update_release_tag_reg[Valid]_1\(1)
    );
\Gen_Set_Cachehit_Mem[1].LU_Tag_Or_Inst3\: entity work.design_1_system_cache_0_0_carry_or_139
     port map (
      DATA_OUTA(0) => DATA_OUTA(41),
      lopt => lopt_80,
      lopt_1 => lopt_81,
      lu_mem_protect_conflict_reg => \^lud_mem_conflict\,
      lu_mem_protected_pre1_1 => lu_mem_protected_pre1_1,
      lu_mem_protected_pre2_1 => lu_mem_protected_pre2_1,
      \lu_mem_release_lock_hold_reg[1]\ => \lu_mem_release_lock_hold_reg_n_0_[1]\,
      lu_mem_releasing_lock(0) => lu_mem_releasing_lock(1),
      lu_mem_valid_reg => \Gen_Set_Cachehit_Mem[0].LU_Tag_Or_Inst3_n_1\,
      \update_release_tag_reg[Valid]\(0) => \update_release_tag_reg[Valid]_1\(1)
    );
\Gen_Set_Cachehit_Mem[1].LU_Tag_Or_Inst4\: entity work.design_1_system_cache_0_0_carry_or_140
     port map (
      D(0) => lu_mem_protected(1),
      lopt => lopt_80,
      lopt_1 => lopt_81,
      lu_mem_protected_pre2_1 => lu_mem_protected_pre2_1
    );
\Gen_Set_Data_En[0].LUD_WStep_PR_And_Inst1\: entity work.design_1_system_cache_0_0_carry_latch_and_141
     port map (
      \Not_Using_XPM.Using_BRAM.Native.Using_B36_Sx.The_BRAMs[3].RAMB36_I1\ => \Not_Using_XPM.Using_BRAM.Native.Using_B36_Sx.The_BRAMs[3].RAMB36_I1\,
      SRI => SRI_0,
      lud_step_want_step_offset => lud_step_want_step_offset
    );
\Gen_Set_Data_En[1].LUD_WStep_PR_And_Inst1\: entity work.\design_1_system_cache_0_0_carry_latch_and__parameterized2\
     port map (
      \Not_Using_XPM.Using_BRAM.Native.Using_B36_Sx.The_BRAMs[3].RAMB36_I1\ => \Not_Using_XPM.Using_BRAM.Native.Using_B36_Sx.The_BRAMs[3].RAMB36_I1_0\,
      SRI => SRI,
      lookup_data_en_ii_2 => lookup_data_en_ii_2,
      \lu_check_valid_bits_reg[1]\ => \lu_check_valid_bits_reg[1]_0\,
      \lu_mem_info_reg[Addr][10]\ => \^lu_check_tag_addr_reg[10]_0\,
      \lu_mem_info_reg[Addr][9]\ => \^lu_check_tag_addr_reg[9]_0\,
      lu_mem_valid_reg => lu_mem_valid_reg_n_0,
      lud_step_want_step_offset => lud_step_want_step_offset,
      update_lock_release => update_lock_release,
      \update_release_tag_reg[Addr][10]\(1 downto 0) => \update_release_tag_reg[Addr][10]\(1 downto 0)
    );
LUD_Addr_PR_And_Inst1: entity work.design_1_system_cache_0_0_carry_and_n_142
     port map (
      S => S_10,
      lopt => lopt_87,
      lopt_1 => lopt_88,
      lud_addr_piperun_pre1 => lud_addr_piperun_pre1,
      lud_addr_piperun_pre2 => lud_addr_piperun_pre2
    );
LUD_Addr_PR_Or_Inst1: entity work.design_1_system_cache_0_0_carry_or_n_143
     port map (
      lopt => lopt_87,
      lopt_1 => lopt_88,
      lopt_2 => S_10,
      lopt_3 => lopt_89,
      lopt_4 => lopt_90,
      lopt_5 => S_13,
      lopt_6 => lopt_91,
      lopt_7 => lopt_92,
      lopt_8 => S_9,
      lu_mem_protect_conflict_reg => Chk_Valid_Inst_n_84,
      lud_addr_piperun_pre1 => lud_addr_piperun_pre1,
      lud_mem_piperun => lud_mem_piperun
    );
LUD_Addr_PR_Or_Inst2: entity work.design_1_system_cache_0_0_carry_or_144
     port map (
      S => S_13,
      lopt => lopt_89,
      lopt_1 => lopt_90,
      lud_addr_piperun => lud_addr_piperun,
      lud_addr_piperun_pre2 => lud_addr_piperun_pre2,
      lud_mem_piperun => lud_mem_piperun,
      lud_mem_speculative_valid => lud_mem_speculative_valid,
      lud_mem_speculative_valid_reg => LUD_Addr_PR_Or_Inst2_n_1
    );
LUD_Mem_PR_And_Inst1: entity work.design_1_system_cache_0_0_carry_and_n_145
     port map (
      Q(1 downto 0) => lu_check_locked_hit(1 downto 0),
      SR(0) => p_13_out,
      \Use_Rd_Pipeline.Gen_Set_Data_Array[1].lookup_read_data_word_i_reg[1][0]\(0) => p_11_out,
      lookup_protect_conflict => lookup_protect_conflict,
      \lookup_read_data_info[0,0][Last]\ => \lookup_read_data_info[0,0][Last]\,
      lopt => lopt_84,
      lopt_1 => lopt_85,
      lopt_2 => lopt_86,
      \lu_check_tag_hit_reg[1]\(0) => lookup_tag_assoc_way,
      lud_addr_piperun => lud_addr_piperun,
      lud_mem_completed_reg => LUD_Mem_PR_And_Inst1_n_3,
      lud_mem_completed_reg_0 => lud_mem_completed_reg_n_0,
      lud_mem_delayed_read_data => lud_mem_delayed_read_data,
      lud_mem_keep_single_during_stall => lud_mem_keep_single_during_stall,
      lud_mem_keep_single_during_stall_reg => LUD_Mem_PR_And_Inst1_n_4,
      lud_mem_last => lud_mem_last,
      lud_mem_piperun => lud_mem_piperun,
      \lud_mem_port_one_hot_reg[1]\ => \^lud_reg_port_num_reg[0]_0\,
      lud_mem_waiting_for_pipe_reg => \^lud_mem_waiting_for_pipe_reg_0\,
      lud_mem_way_d1 => lud_mem_way_d1,
      \lud_mem_way_d1_reg[0]\ => LUD_Mem_PR_And_Inst1_n_5,
      lud_reg_last_reg => LUD_Mem_PR_And_Inst1_n_7,
      lud_reg_piperun => lud_reg_piperun,
      \lud_reg_port_num_reg[0]\ => LUD_Mem_PR_And_Inst1_n_6,
      \lud_reg_port_num_reg[0]_0\ => \^lud_reg_port_num_reg[0]_1\,
      p_185_in => p_185_in
    );
LUD_Read_PR_And_Inst1: entity work.design_1_system_cache_0_0_carry_and_146
     port map (
      lopt => lopt_93,
      lopt_1 => lopt_94,
      \lu_check_info_reg[Wr]\ => Chk_Valid_Inst_n_74,
      lud_step_offset => lud_step_offset,
      lud_step_offset_is_read => lud_step_offset_is_read
    );
LUD_Reg_PR_Or_Inst1: entity work.design_1_system_cache_0_0_carry_select_or_n
     port map (
      A_N => A_N,
      lopt => lopt_82,
      lopt_1 => lopt_83,
      lopt_2 => \^lud_reg_valid_reg_0\,
      lopt_3 => lopt_84,
      lopt_4 => lopt_85,
      lopt_5 => lopt_86,
      lud_reg_piperun_pre1 => lud_reg_piperun_pre1,
      \lud_reg_port_num_reg[0]\ => \^lud_reg_port_num_reg[0]_1\,
      \read_data_status[0,0][Hit_Full]\ => \read_data_status[0,0][Hit_Full]\
    );
LUD_Reg_PR_Or_Inst2: entity work.design_1_system_cache_0_0_carry_or_n_147
     port map (
      lopt => lopt_82,
      lopt_1 => lopt_83,
      lud_reg_piperun => lud_reg_piperun,
      lud_reg_piperun_pre1 => lud_reg_piperun_pre1,
      lud_reg_valid_reg => \^lud_reg_valid_reg_0\
    );
LUD_Step_PR_And_Inst1: entity work.design_1_system_cache_0_0_carry_and_n_148
     port map (
      Q => ARESET_I,
      S => S_12,
      lookup_data_en_ii_2 => lookup_data_en_ii_2,
      lopt => lopt_93,
      lopt_1 => lopt_94,
      lopt_2 => Chk_Valid_Inst_n_74,
      lu_mem_protect_conflict_reg => \^lud_mem_conflict\,
      lud_addr_pipeline_full_reg => \^lud_step_delayed_restart_reg_0\,
      lud_mem_already_used_reg => Chk_Valid_Inst_n_18,
      lud_step_delayed_restart => lud_step_delayed_restart,
      lud_step_delayed_restart_reg => LUD_Step_PR_And_Inst1_n_1,
      lud_step_offset => lud_step_offset
    );
LUD_WStep_PR_Or_Inst1: entity work.design_1_system_cache_0_0_carry_or_149
     port map (
      S => S_9,
      lopt => lopt_91,
      lopt_1 => lopt_92,
      lud_addr_piperun => lud_addr_piperun,
      lud_step_want_step_offset => lud_step_want_step_offset
    );
LU_Check_PR_And_Inst1: entity work.design_1_system_cache_0_0_carry_and_n_150
     port map (
      lopt => lopt_97,
      lopt_1 => lopt_98,
      lu_check_piperun_pre1 => lu_check_piperun_pre1,
      lu_check_piperun_pre2 => lu_check_piperun_pre2,
      lu_check_wr_already_pushed_reg => Chk_Valid_Inst_n_82
    );
LU_Check_PR_And_Inst2: entity work.design_1_system_cache_0_0_carry_and_n_151
     port map (
      Q(0) => lu_check_valid_bits(0),
      \The_Bit[0].Using_FPGA.Using_Reset.FDS_Inst\ => LU_Check_PR_And_Inst2_n_2,
      \The_Bit[0].Using_FPGA.Using_Reset.FDS_Inst_0\ => LU_Check_PR_And_Inst2_n_3,
      \The_Bit[0].Using_FPGA.Using_Reset.FDS_Inst_1\ => LU_Check_PR_And_Inst2_n_4,
      \The_Bit[0].Using_FPGA.Using_Reset.FDS_Inst_2\ => LU_Check_PR_And_Inst2_n_5,
      \The_Bit[0].Using_FPGA.Using_Reset.FDS_Inst_3\(0) => lu_check_locked_bits(0),
      \The_Bit[0].Using_FPGA.Using_Reset.FDS_Inst_4\ => ARESET_I,
      \The_Bit[0].Using_FPGA.Using_Reset.FDS_Inst_5\ => \^the_bit[0].using_fpga.using_reset.fds_inst_0\,
      \The_Bit[0].Using_FPGA.Using_Reset.FDS_Inst_6\ => Chk_Valid_Inst_n_11,
      \The_Bit[0].Using_FPGA.Using_Reset.FDS_Inst_7\ => \^update_valid\,
      \The_Bit[1].Using_FPGA.Using_Reset.FDS_Inst\ => Par_Dirty_Inst_n_0,
      lopt => lopt_99,
      lopt_1 => lopt_100,
      lopt_2 => Chk_Valid_Inst_n_81,
      lopt_3 => lopt_101,
      lopt_4 => lopt_102,
      lopt_5 => \^lu_check_valid_delayed_reg_0\,
      lopt_6 => lopt_103,
      lopt_7 => lopt_104,
      lopt_8 => S_2,
      \lru_check_next_way_i_reg[0]\ => Par_Dirty_Inst_n_1,
      \lu_check_info_reg[Allocate]\ => \lu_check_info_reg[Allocate]__0\,
      \lu_check_info_reg[KillHit]\ => Chk_Valid_Inst_n_12,
      \lu_check_info_reg[KillHit]_0\ => Chk_Valid_Inst_n_9,
      lu_check_piperun => lu_check_piperun,
      lu_check_piperun_pre2 => lu_check_piperun_pre2,
      update_piperun => update_piperun,
      update_reused_tag => update_reused_tag,
      update_reused_tag_reg => LU_Check_PR_And_Inst2_n_1,
      \write_req_info[0][Internal]\ => \^write_req_info[0][internal]\
    );
LU_Check_PR_Or_Inst1: entity work.design_1_system_cache_0_0_carry_or_n_152
     port map (
      \The_Bit[0].Using_FPGA.Using_Reset.FDS_Inst\ => \^update_valid\,
      lopt => lopt_95,
      lopt_1 => lopt_96,
      lu_check_piperun_pre1 => lu_check_piperun_pre1,
      update_piperun => update_piperun
    );
LU_Check_TagConf_And_Inst1: entity work.design_1_system_cache_0_0_carry_and_153
     port map (
      A121_out => A121_out,
      Q => ARESET_I,
      \Use_FPGA.Full_Inst\ => \^lookup_mem_piperun\,
      access_valid => access_valid,
      lookup_protect_conflict => lookup_protect_conflict,
      lookup_restart_mem_done => lookup_restart_mem_done,
      lookup_restart_mem_done_reg => \^lookup_fetch_piperun\,
      lopt => lopt_105,
      lopt_1 => lopt_106,
      lu_check_match_addr => lu_check_match_addr,
      \lu_mem_info_reg[Port_Num][0]\ => LU_Check_TagConf_And_Inst1_n_1,
      lu_mem_protect_conflict_reg => \^lud_mem_conflict\,
      lu_mem_tag_conflict => lu_mem_tag_conflict,
      lu_mem_valid_reg => LU_Check_TagConf_And_Inst1_n_0,
      lu_mem_valid_reg_0 => lu_mem_valid_reg_n_0,
      update_tag_conflict => update_tag_conflict
    );
LU_Check_TagConf_Compare_Inst1: entity work.design_1_system_cache_0_0_carry_compare_154
     port map (
      D(5 downto 0) => \^d\(5 downto 0),
      Q(5 downto 0) => Q(11 downto 6),
      \The_Compare[2].sel_reg\ => \The_Compare[2].sel_reg\,
      lopt => lopt_105,
      lopt_1 => lopt_106,
      lopt_2 => A121_out,
      lu_check_match_addr => lu_check_match_addr
    );
LU_DHS_Or_Inst1: entity work.design_1_system_cache_0_0_carry_select_or
     port map (
      lookup_data_hit_pre_stall => lookup_data_hit_pre_stall,
      lookup_protect_conflict => lookup_protect_conflict,
      lopt => lopt_124,
      lopt_1 => lopt_125,
      lopt_2 => lopt_126,
      lopt_3 => lopt_127,
      lopt_4 => lopt_128,
      lopt_5 => lopt_129,
      \lu_check_info_reg[Port_Num][0]\ => \^update_info_reg[port_num][0]_0\,
      lu_check_wait_for_update => lu_check_wait_for_update,
      update_write_miss_busy(1 downto 0) => update_write_miss_busy(1 downto 0)
    );
LU_DHS_Or_Inst2: entity work.design_1_system_cache_0_0_carry_or_155
     port map (
      lookup_data_hit_pre_stall => lookup_data_hit_pre_stall,
      lookup_data_hit_stall => lookup_data_hit_stall,
      lud_write_hit_done_reg => lud_write_hit_done_reg_n_0
    );
LU_DS_IO_And_Inst1: entity work.design_1_system_cache_0_0_carry_and_156
     port map (
      lopt => lopt_130,
      lopt_1 => lopt_131,
      lopt_2 => lopt_132,
      \lu_check_info_reg[Wr]\ => \lu_check_info_reg[Wr]__0\,
      lu_io_full_block_read => lu_io_full_block_read,
      lu_io_selected_full => lu_io_selected_full,
      lud_addr_pipeline_full_reg => \^lud_step_delayed_restart_reg_0\,
      lud_mem_completed_reg => lud_mem_completed_reg_n_0,
      lud_mem_keep_single_during_stall => lud_mem_keep_single_during_stall
    );
LU_DS_IO_And_Inst2: entity work.design_1_system_cache_0_0_carry_and_n_157
     port map (
      lookup_io_stall_carry => lookup_io_stall_carry,
      lookup_io_stall_carry_no_wait => lookup_io_stall_carry_no_wait,
      lopt => lopt_135,
      lopt_1 => lopt_136,
      lopt_2 => lopt_137,
      lu_check_wait_for_update => lu_check_wait_for_update
    );
LU_DS_IO_And_Inst3: entity work.\design_1_system_cache_0_0_carry_and__parameterized3\
     port map (
      Carry_IN => lookup_io_and_conflict_stall,
      Carry_OUT => lookup_io_stall_hit_carry,
      Q(1 downto 0) => lu_check_tag_hit_copy_ds(1 downto 0),
      lopt => lopt_141,
      lopt_1 => lopt_142,
      lopt_2 => lopt_143
    );
LU_DS_IO_And_Inst4: entity work.design_1_system_cache_0_0_carry_and_n_158
     port map (
      Carry_OUT => lookup_io_stall_hit_carry,
      S => S_14,
      lookup_io_stall_hit_carry_no_last => lookup_io_stall_hit_carry_no_last,
      lopt => lopt_144,
      lopt_1 => lopt_145
    );
LU_DS_IO_And_Inst5: entity work.design_1_system_cache_0_0_carry_and_159
     port map (
      A134_out => A134_out,
      lookup_io_stall_hit_carry_no_last => lookup_io_stall_hit_carry_no_last,
      lookup_io_stall_pre_valid => lookup_io_stall_pre_valid,
      lopt => lopt_146,
      lopt_1 => lopt_147
    );
LU_DS_IO_And_Inst6: entity work.design_1_system_cache_0_0_carry_and_n_160
     port map (
      lookup_io_stall_pre_valid => lookup_io_stall_pre_valid,
      lookup_io_stall_valid => lookup_io_stall_valid,
      lopt => lopt_148,
      lopt_1 => lopt_149,
      lopt_2 => lopt_150,
      \lu_check_info_reg[KillHit]\ => \lu_check_info_reg[KillHit]__0\
    );
LU_DS_IO_And_Inst7: entity work.design_1_system_cache_0_0_carry_compare_const
     port map (
      Q(1 downto 0) => lu_check_locked_hit(1 downto 0),
      lookup_io_data_stall => lookup_io_data_stall,
      lookup_io_stall_valid => lookup_io_stall_valid,
      lopt => lopt_148,
      lopt_1 => lopt_149,
      lopt_2 => lopt_150,
      \lu_check_info_reg[Wr]\ => \lu_check_info_reg[Wr]__0\
    );
LU_DS_IO_Or_Inst1: entity work.design_1_system_cache_0_0_carry_select_or_161
     port map (
      S_4 => S_4,
      lopt => lopt_130,
      lopt_1 => lopt_131,
      lopt_2 => lopt_132,
      lopt_3 => lopt_133,
      lopt_4 => lopt_134,
      lopt_5 => S_5,
      lu_io_selected_full => lu_io_selected_full,
      \lud_reg_port_num_reg[0]\ => \^lud_reg_port_num_reg[0]_1\,
      \read_data_status[0,0][Hit_Full]\ => \read_data_status[0,0][Hit_Full]\
    );
LU_DS_IO_Or_Inst2: entity work.design_1_system_cache_0_0_carry_or_162
     port map (
      S => S_5,
      lopt => lopt_133,
      lopt_1 => lopt_134,
      lu_io_full_block_read => lu_io_full_block_read,
      lu_io_lud_stall_pipe => lu_io_lud_stall_pipe
    );
LU_DS_IO_Or_Inst3: entity work.design_1_system_cache_0_0_carry_select_or_163
     port map (
      \access_data_info[0,0][Valid]\ => \access_data_info[0,0][Valid]\,
      \access_data_info[0,1][Valid]\ => \access_data_info[0,1][Valid]\,
      lookup_io_stall_carry => lookup_io_stall_carry,
      lopt => lopt_135,
      lopt_1 => lopt_136,
      lopt_2 => lopt_137,
      lopt_3 => lopt_138,
      lopt_4 => lopt_139,
      lopt_5 => lopt_140,
      \lu_check_info_reg[Port_Num][0]\ => \^update_info_reg[port_num][0]_0\,
      \lu_check_info_reg[Wr]\ => \lu_check_info_reg[Wr]__0\,
      lu_io_lud_stall_pipe => lu_io_lud_stall_pipe
    );
LU_DS_IO_Or_Inst4: entity work.design_1_system_cache_0_0_carry_select_or_164
     port map (
      Carry_IN => lookup_io_and_conflict_stall,
      lookup_io_stall_carry_no_wait => lookup_io_stall_carry_no_wait,
      lopt => lopt_138,
      lopt_1 => lopt_139,
      lopt_10 => lopt_147,
      lopt_11 => A134_out,
      lopt_2 => lopt_140,
      lopt_3 => lopt_141,
      lopt_4 => lopt_142,
      lopt_5 => lopt_143,
      lopt_6 => lopt_144,
      lopt_7 => lopt_145,
      lopt_8 => S_14,
      lopt_9 => lopt_146,
      \lu_check_info_reg[Port_Num][0]\ => \^update_info_reg[port_num][0]_0\,
      \lu_check_info_reg[Wr]\ => \lu_check_info_reg[Wr]__0\,
      lu_check_wait_for_update => lu_check_wait_for_update,
      update_write_miss_busy(1 downto 0) => update_write_miss_busy(1 downto 0)
    );
LU_DS_LB_And_Inst0: entity work.design_1_system_cache_0_0_carry_and_165
     port map (
      lopt => lopt_151,
      lopt_1 => lu_ds_last_beat_next_last_n_reg_n_0,
      lopt_2 => A32_out,
      lopt_3 => lopt_152,
      lopt_4 => lopt_153,
      lopt_5 => lopt_154,
      lopt_6 => lopt_155,
      lopt_7 => lopt_156,
      lopt_8 => lopt_157,
      lu_check_multi_beat => lu_check_multi_beat,
      lu_ds_last_beat_multi_start => lu_ds_last_beat_multi_start
    );
LU_DS_LB_And_Inst1: entity work.design_1_system_cache_0_0_carry_and_di
     port map (
      A32_out => A32_out,
      lopt => lopt_151,
      lu_ds_last_beat => lu_ds_last_beat,
      lu_ds_last_beat_multi_start => lu_ds_last_beat_multi_start,
      lu_ds_last_beat_next_last_n_reg => lu_ds_last_beat_next_last_n_reg_n_0
    );
LU_DS_LB_And_Inst2: entity work.design_1_system_cache_0_0_carry_and_n_166
     port map (
      Carry_IN => lu_ds_last_beat_no_wait,
      lopt => lopt_152,
      lopt_1 => lopt_153,
      lopt_2 => lopt_154,
      lu_check_wait_for_update => lu_check_wait_for_update,
      lu_ds_last_beat => lu_ds_last_beat,
      lud_write_hit_done_reg => lud_write_hit_done_reg_n_0
    );
LU_DS_LB_And_Inst3: entity work.\design_1_system_cache_0_0_carry_and__parameterized3_167\
     port map (
      Carry_IN => lu_ds_last_beat_no_wait,
      Carry_OUT => lu_ds_last_beat_hit,
      Q(1 downto 0) => lu_check_tag_hit_copy_lb(1 downto 0),
      lopt => lopt_155,
      lopt_1 => lopt_156,
      lopt_2 => lopt_157
    );
LU_DS_LB_And_Inst4: entity work.design_1_system_cache_0_0_carry_and_168
     port map (
      Carry_OUT => lu_ds_last_beat_hit,
      \The_Bit[0].Using_FPGA.Using_Reset.FDS_Inst\ => \^lu_check_valid_delayed_reg_0\,
      lopt => lopt_158,
      lopt_1 => lopt_159,
      lopt_2 => lopt_160,
      lopt_3 => lopt_161,
      lopt_4 => lopt_162,
      lopt_5 => lopt_163,
      lu_ds_last_beat_valid_hit => lu_ds_last_beat_valid_hit
    );
LU_DS_LB_And_Inst5: entity work.design_1_system_cache_0_0_carry_and_n_169
     port map (
      Carry_IN => lu_ds_last_beat_valid,
      lopt => lopt_158,
      lopt_1 => lopt_159,
      lopt_2 => lopt_160,
      \lu_check_info_reg[KillHit]\ => \lu_check_info_reg[KillHit]__0\,
      lu_ds_last_beat_valid_hit => lu_ds_last_beat_valid_hit
    );
LU_DS_LB_And_Inst6: entity work.\design_1_system_cache_0_0_carry_compare_const__parameterized1\
     port map (
      Carry_IN => lu_ds_last_beat_valid,
      Carry_OUT => lu_ds_last_beat_stall_pre,
      Q(1 downto 0) => lu_check_locked_hit_copy_lb(1 downto 0),
      lopt => lopt_161,
      lopt_1 => lopt_162,
      lopt_2 => lopt_163,
      \lu_check_info_reg[Wr]\ => \lu_check_info_reg[Wr]__0\
    );
LU_DS_RS_And_Inst1: entity work.\design_1_system_cache_0_0_carry_compare_const__parameterized3\
     port map (
      Carry_Out => lu_ds_rs_miss,
      Q(1 downto 0) => lu_check_tag_hit_copy_rs(1 downto 0),
      lopt => lopt_164,
      lopt_1 => lopt_165,
      lopt_2 => A141_out,
      lopt_3 => lopt_166,
      lopt_4 => lopt_167,
      lopt_5 => lopt_168,
      lopt_6 => lopt_169,
      lopt_7 => lopt_170,
      lopt_8 => lopt_171
    );
LU_DS_RS_And_Inst2: entity work.design_1_system_cache_0_0_carry_and_170
     port map (
      A141_out => A141_out,
      Carry_Out => lu_ds_rs_miss,
      lopt => lopt_164,
      lopt_1 => lopt_165,
      lu_ds_rs_read_miss => lu_ds_rs_read_miss
    );
LU_DS_RS_And_Inst3: entity work.design_1_system_cache_0_0_carry_and_171
     port map (
      lopt => lopt_166,
      lopt_1 => lopt_167,
      lopt_2 => lopt_168,
      lu_ds_rs_new_read_no_rs => lu_ds_rs_new_read_no_rs,
      lu_ds_rs_read_miss => lu_ds_rs_read_miss,
      \lu_mem_info_reg[Wr]\ => \lu_mem_info_reg[Wr]__0\,
      lu_mem_valid_reg => lu_mem_valid_reg_n_0
    );
LU_DS_RS_And_Inst4: entity work.design_1_system_cache_0_0_carry_and_172
     port map (
      lopt => lopt_169,
      lopt_1 => lopt_170,
      lopt_2 => lopt_171,
      lu_ds_rs_del_restart_no_rs => lu_ds_rs_del_restart_no_rs,
      lu_ds_rs_new_read_no_rs => lu_ds_rs_new_read_no_rs,
      lu_mem_protect_conflict_reg => \^lud_mem_conflict\,
      lud_addr_pipeline_full_reg => \^lud_step_delayed_restart_reg_0\
    );
LU_DS_RS_And_Inst5: entity work.design_1_system_cache_0_0_carry_and_173
     port map (
      Carry_OUT => lu_ds_last_beat_stall_pre,
      \The_Bit[0].Using_FPGA.Using_Reset.FDS_Inst\ => LU_DS_RS_And_Inst5_n_0,
      lookup_io_data_stall => lookup_io_data_stall,
      lookup_protect_conflict => lookup_protect_conflict,
      lookup_restart_mem_done => lookup_restart_mem_done,
      lu_ds_rs_del_restart_no_rs => lu_ds_rs_del_restart_no_rs,
      lu_mem_protect_conflict_reg => \^lud_mem_conflict\,
      lud_addr_pipeline_full_reg => \^lud_step_delayed_restart_reg_0\,
      lud_step_delayed_restart => lud_step_delayed_restart
    );
LU_Data_WE_And_Inst1: entity work.design_1_system_cache_0_0_carry_and_174
     port map (
      \The_Bit[0].Using_FPGA.Using_Reset.FDS_Inst\ => \^lu_check_valid_delayed_reg_0\,
      lookup_raw_hit_carry2 => lookup_raw_hit_carry2,
      lopt => lopt_172,
      lopt_1 => lopt_173,
      lu_check_tag_hit_all_carry => lu_check_tag_hit_all_carry
    );
LU_Data_WE_And_Inst2: entity work.design_1_system_cache_0_0_carry_and_n_175
     port map (
      lookup_hit_carry => lookup_hit_carry,
      lookup_raw_hit_carry2 => lookup_raw_hit_carry2,
      lopt => lopt_174,
      lopt_1 => lopt_175,
      lopt_2 => lopt_176
    );
LU_Data_WE_And_Inst3: entity work.design_1_system_cache_0_0_carry_and_176
     port map (
      lookup_hit_carry => lookup_hit_carry,
      lookup_write_hit_carry => lookup_write_hit_carry,
      lopt => lopt_177,
      lopt_1 => lopt_178,
      \lu_check_info_reg[Wr]\ => \lu_check_info_reg[Wr]__0\
    );
LU_Data_WE_And_Inst4: entity work.design_1_system_cache_0_0_carry_select_and_n
     port map (
      Carry_In => lookup_write_hit_no_busy,
      lookup_write_hit_carry => lookup_write_hit_carry,
      lopt => lopt_179,
      lopt_1 => lopt_180,
      lopt_2 => lopt_181,
      lopt_3 => lopt_182,
      lopt_4 => lopt_183,
      lopt_5 => \The_Compare[0].sel_reg_5\,
      \lu_check_info_reg[Port_Num][0]\ => \^update_info_reg[port_num][0]_0\,
      update_write_miss_busy(1 downto 0) => update_write_miss_busy(1 downto 0)
    );
LU_Data_WE_And_Inst5: entity work.design_1_system_cache_0_0_carry_select_and_177
     port map (
      A_6 => A_6,
      Carry_Out => lookup_write_hit_no_conflict,
      \The_Compare[0].sel_reg_5\ => \The_Compare[0].sel_reg_5\,
      WEA(3 downto 0) => WEA(3 downto 0),
      lopt => lopt_182,
      lopt_1 => lopt_183,
      lu_check_allow_write_reg => \^lookup_wm_allow_write\,
      \lu_check_info_reg[Port_Num][0]\ => \^update_info_reg[port_num][0]_0\,
      lu_check_wait_for_update => lu_check_wait_for_update,
      \wr_port_data_info_reg[0][BE][3]\(3 downto 0) => \wr_port_data_info_reg[0][BE][3]\(3 downto 0),
      \wr_port_data_info_reg[0][BE][3]_0\(3 downto 0) => \wr_port_data_info_reg[0][BE][3]_0\(3 downto 0)
    );
LU_Data_WE_Const_Inst1: entity work.\design_1_system_cache_0_0_carry_compare_const__parameterized5\
     port map (
      Carry_In => lookup_write_hit_no_busy,
      Carry_Out => lookup_write_hit_no_conflict,
      Q(1) => \lu_check_locked_write_reg_n_0_[1]\,
      Q(0) => \lu_check_locked_write_reg_n_0_[0]\,
      lopt => lopt_179,
      lopt_1 => lopt_180,
      lopt_2 => lopt_181
    );
LU_Data_WE_Or_Inst1: entity work.design_1_system_cache_0_0_carry_vec_or
     port map (
      Q(1) => lookup_tag_assoc_way,
      Q(0) => \lu_check_tag_hit_reg_n_0_[0]\,
      lopt => lopt_172,
      lopt_1 => lopt_173,
      lopt_2 => \^lu_check_valid_delayed_reg_0\,
      lopt_3 => lopt_174,
      lopt_4 => lopt_175,
      lopt_5 => lopt_176,
      lopt_6 => lopt_177,
      lopt_7 => lopt_178,
      lopt_8 => \lu_check_info_reg[Wr]__0\,
      lu_check_tag_hit_all_carry => lu_check_tag_hit_all_carry
    );
LU_Fetch_PR_And_Inst1: entity work.design_1_system_cache_0_0_carry_and_178
     port map (
      \Use_FPGA.Full_Inst\ => \^lookup_mem_piperun\,
      lopt => lopt_184,
      lopt_1 => lopt_185,
      lopt_2 => lu_mem_valid_reg_n_0,
      lopt_3 => lopt_186,
      lopt_4 => lopt_187,
      lopt_5 => LU_Check_TagConf_And_Inst1_n_1,
      lopt_6 => lopt_188,
      lopt_7 => lopt_189,
      lopt_8 => access_valid,
      lu_fetch_piperun_pre2 => lu_fetch_piperun_pre2
    );
LU_Fetch_PR_And_Inst2: entity work.design_1_system_cache_0_0_carry_and_n_179
     port map (
      Q => ARESET_I,
      lookup_restart_mem_done_reg => LU_Check_TagConf_And_Inst1_n_1,
      lopt => lopt_186,
      lopt_1 => lopt_187,
      lu_fetch_piperun_pre1 => lu_fetch_piperun_pre1,
      \lu_mem_info_reg[Port_Num][0]\ => \^lookup_fetch_piperun\,
      lu_mem_release_lock_hold => lu_mem_release_lock_hold
    );
LU_Fetch_PR_Or_Inst2: entity work.design_1_system_cache_0_0_carry_or_n_180
     port map (
      lopt => lopt_184,
      lopt_1 => lopt_185,
      lu_fetch_piperun_pre1 => lu_fetch_piperun_pre1,
      lu_fetch_piperun_pre2 => lu_fetch_piperun_pre2,
      lu_mem_valid_reg => lu_mem_valid_reg_n_0
    );
LU_LRU_Latch_Inst1: entity work.design_1_system_cache_0_0_carry_latch_and_181
     port map (
      E(0) => lu_check_piperun,
      SRI => SRI_11,
      WEBWE(0) => WEBWE(0)
    );
LU_MD_And_Inst1: entity work.\design_1_system_cache_0_0_carry_compare_const__parameterized7\
     port map (
      Carry_IN => dirty_bit_miss,
      \The_Bit[0].Using_FPGA.Using_Reset.FDS_Inst\ => Chk_Valid_Inst_n_29,
      lopt => lopt_190,
      lopt_1 => lopt_191,
      lru_dirty_bit => lru_dirty_bit
    );
LU_MD_And_Inst2: entity work.\design_1_system_cache_0_0_carry_compare_const__parameterized3_182\
     port map (
      Carry_IN => dirty_bit_miss,
      Carry_OUT => dirty_bit_miss_valid,
      Q(1 downto 0) => lu_check_tag_hit_copy_md(1 downto 0),
      lopt => lopt_192,
      lopt_1 => lopt_193,
      lopt_2 => lopt_194
    );
LU_MD_And_Inst3: entity work.design_1_system_cache_0_0_carry_and_183
     port map (
      Carry_OUT => dirty_bit_miss_valid,
      \The_Bit[0].Using_FPGA.Using_Reset.FDS_Inst\ => Chk_Valid_Inst_n_83,
      dirty_miss_valid => dirty_miss_valid,
      lopt => lopt_195,
      lopt_1 => lopt_196,
      lopt_2 => \The_Compare[0].carry_and_I1/S\,
      lopt_3 => lopt_197,
      lopt_4 => lopt_198,
      lopt_5 => lopt_199,
      lopt_6 => lopt_200,
      lopt_7 => lopt_201,
      lopt_8 => lopt_202
    );
LU_MD_And_Inst4: entity work.design_1_system_cache_0_0_carry_compare_const_184
     port map (
      Q(1) => lookup_tag_assoc_way,
      Q(0) => \lu_check_tag_hit_reg_n_0_[0]\,
      dirty_bit => dirty_bit,
      dirty_bit_valid => dirty_bit_valid,
      lopt => lopt_197,
      lopt_1 => lopt_198,
      lopt_2 => lopt_199,
      \lu_check_info_reg[KillHit]\ => \lu_check_info_reg[KillHit]__0\
    );
LU_MD_And_Inst5: entity work.design_1_system_cache_0_0_carry_and_185
     port map (
      dirty_bit_valid => dirty_bit_valid,
      lookup_miss_dirty_pre => lookup_miss_dirty_pre,
      lopt => lopt_200,
      lopt_1 => lopt_201,
      lopt_2 => lopt_202
    );
LU_MD_And_Inst6: entity work.design_1_system_cache_0_0_carry_and_186
     port map (
      \The_Bit[0].Using_FPGA.Using_Reset.FDS_Inst\ => \^lu_check_valid_delayed_reg_0\,
      lookup_miss_dirty => lookup_miss_dirty,
      lookup_miss_dirty_pre => lookup_miss_dirty_pre,
      lookup_wm_evict => lookup_wm_evict,
      lopt => lopt_203,
      lopt_1 => lopt_204,
      lopt_2 => lopt_205,
      lopt_3 => lopt_206,
      lopt_4 => lopt_207,
      lopt_5 => lopt_208,
      lopt_6 => lopt_209,
      lopt_7 => lopt_210,
      lopt_8 => lopt_211,
      \lu_check_info_reg[Keep]\ => \lu_check_info_reg[Keep_n_0_]\,
      \lu_check_info_reg[KillHit]\ => TAG_Need_Inst_n_3,
      \lu_check_info_reg[Wr]\ => \lu_check_info_reg[Wr]__0\
    );
LU_MD_Or_Inst1: entity work.design_1_system_cache_0_0_carry_select_or_187
     port map (
      S => \The_Compare[1].carry_or_I1/S\,
      S_6 => S_6,
      lopt => lopt_190,
      lopt_1 => lopt_191,
      lopt_2 => Chk_Valid_Inst_n_29,
      lopt_3 => lopt_192,
      lopt_4 => lopt_193,
      lopt_5 => lopt_194,
      lru_dirty_bit => lru_dirty_bit
    );
LU_MD_Or_Inst3: entity work.\design_1_system_cache_0_0_carry_vec_or__parameterized1\
     port map (
      S => \The_Compare[0].carry_and_I1/S\,
      dirty_bit => dirty_bit,
      dirty_miss_valid => dirty_miss_valid,
      lopt => lopt_195,
      lopt_1 => lopt_196
    );
LU_Mem_PR_And_Inst1: entity work.design_1_system_cache_0_0_carry_and_n_188
     port map (
      Q => ARESET_I,
      S_2 => S_2,
      \The_Bit[0].Using_FPGA.Using_Set.FDS_Inst\ => \^lookup_mem_piperun\,
      lopt => lopt_103,
      lopt_1 => lopt_104,
      \lu_mem_info_reg[Wr]\ => \lu_mem_info_reg[Wr]__0\,
      lu_mem_piperun_pre1 => lu_mem_piperun_pre1,
      lu_mem_valid_reg => lu_mem_valid_reg_n_0,
      lud_write_hit_done => lud_write_hit_done,
      p_162_in => \^p_162_in\
    );
LU_Mem_PR_Latch_Inst1: entity work.design_1_system_cache_0_0_carry_latch_or
     port map (
      E(0) => lu_mem_piperun_or_conflict,
      \Use_FPGA.Full_Inst\ => \^lookup_mem_piperun\,
      lu_mem_protect_conflict_reg => \^lud_mem_conflict\
    );
LU_Mem_PR_Or_Inst1: entity work.design_1_system_cache_0_0_carry_or_189
     port map (
      E(0) => lu_check_piperun,
      lopt => lopt_99,
      lopt_1 => lopt_100,
      lu_check_wr_already_pushed_reg => Chk_Valid_Inst_n_81,
      lu_mem_piperun_pre2 => lu_mem_piperun_pre2
    );
LU_Mem_PR_Or_Inst2: entity work.design_1_system_cache_0_0_carry_or_n_190
     port map (
      \The_Bit[0].Using_FPGA.Using_Reset.FDS_Inst\ => \^lu_check_valid_delayed_reg_0\,
      lopt => lopt_101,
      lopt_1 => lopt_102,
      lu_mem_piperun_pre1 => lu_mem_piperun_pre1,
      lu_mem_piperun_pre2 => lu_mem_piperun_pre2
    );
LU_Mem_TagConf_And_Inst1: entity work.design_1_system_cache_0_0_carry_and_191
     port map (
      access_valid => access_valid,
      lopt => lopt_212,
      lopt_1 => lopt_213,
      lopt_2 => lopt_214,
      lu_mem_match_addr => lu_mem_match_addr,
      lu_mem_tag_conflict => lu_mem_tag_conflict,
      lu_mem_valid_reg => lu_mem_valid_reg_n_0
    );
LU_Mem_TagConf_Compare_Inst1: entity work.design_1_system_cache_0_0_carry_compare_192
     port map (
      A_3 => A_3,
      Q(1 downto 0) => Q(13 downto 12),
      \The_Compare[0].sel_reg\ => \The_Compare[0].sel_reg\,
      lopt => lopt_212,
      lopt_1 => lopt_213,
      lopt_2 => lopt_214,
      \lu_mem_info_reg[Addr][12]\ => \^b_vec\(0),
      \lu_mem_info_reg[Addr][13]\ => \^b_vec\(1),
      lu_mem_match_addr => lu_mem_match_addr
    );
LU_PC_And_Inst1: entity work.\design_1_system_cache_0_0_carry_compare_const__parameterized7_193\
     port map (
      Carry_IN => protected_bit_miss,
      Q(1 downto 0) => lu_check_valid_bits(1 downto 0),
      lopt => lopt_107,
      lopt_1 => lopt_108,
      lopt_2 => lopt_109,
      lru_protected_bit => lru_protected_bit
    );
LU_PC_And_Inst2: entity work.\design_1_system_cache_0_0_carry_compare_const__parameterized3_194\
     port map (
      Carry_In => protected_bit_miss,
      Carry_Out => protected_bit_miss_valid,
      Q(1 downto 0) => lu_check_tag_hit_copy_pc(1 downto 0),
      lopt => lopt_110,
      lopt_1 => lopt_111,
      lopt_2 => lopt_112
    );
LU_PC_And_Inst3: entity work.design_1_system_cache_0_0_carry_and_195
     port map (
      A149_out => A149_out,
      Carry_Out => protected_bit_miss_valid,
      lopt => lopt_113,
      lopt_1 => lopt_114,
      lopt_2 => lopt_115,
      lopt_3 => lopt_116,
      lopt_4 => lopt_117,
      lopt_5 => lopt_118,
      lopt_6 => lopt_119,
      lopt_7 => lopt_120,
      lopt_8 => lopt_121,
      protected_miss_valid => protected_miss_valid
    );
LU_PC_And_Inst4: entity work.design_1_system_cache_0_0_carry_select_and_n_196
     port map (
      filtered_protection_bit => filtered_protection_bit,
      lopt => lopt_116,
      lopt_1 => lopt_117,
      lopt_2 => lopt_118,
      lopt_3 => lopt_119,
      lopt_4 => lopt_120,
      lopt_5 => lopt_121,
      \lu_check_protected_reg[1]\(1 downto 0) => \^lu_mem_protect_conflict_reg_0\(1 downto 0),
      lu_check_protected_way => lu_check_protected_way,
      lu_mem_protect_conflict_d1 => lu_mem_protect_conflict_d1,
      protected_bit => protected_bit
    );
LU_PC_And_Inst5: entity work.design_1_system_cache_0_0_carry_and_197
     port map (
      A21_out => A21_out,
      ADDRA(7 downto 0) => ADDRA(7 downto 0),
      A_N160_out => A_N160_out,
      D(7 downto 0) => \^d\(7 downto 0),
      Q => ARESET_I,
      \The_Bit[0].Using_FPGA.Using_Reset.FDS_Inst\ => \^lu_check_valid_delayed_reg_0\,
      \The_Bit[0].Using_FPGA.Using_Reset.FDS_Inst_0\ => LUD_Mem_PR_And_Inst1_n_3,
      \arb_access_i_reg[Addr][13]\(7 downto 0) => Q(13 downto 6),
      lookup_last_beat => lookup_last_beat,
      lookup_protect_conflict => lookup_protect_conflict,
      lookup_restart_mem => \^lookup_restart_mem\,
      lookup_restart_mem_done => lookup_restart_mem_done,
      lookup_restart_mem_done_reg => LU_PC_And_Inst5_n_17,
      lopt => lopt_122,
      lopt_1 => lopt_123,
      \lu_check_info_reg[KillHit]\ => Chk_Valid_Inst_n_23,
      \lu_check_locked_hit_reg[0]\ => Chk_Valid_Inst_n_25,
      \lu_check_locked_hit_reg[1]\(1 downto 0) => lu_check_locked_hit(1 downto 0),
      \lu_mem_info_reg[Addr][10]\ => \^lu_check_tag_addr_reg[10]_0\,
      \lu_mem_info_reg[Addr][11]\ => \^lu_check_tag_addr_reg[11]_0\,
      \lu_mem_info_reg[Addr][12]\ => \^b_vec\(0),
      \lu_mem_info_reg[Addr][13]\ => \^b_vec\(1),
      \lu_mem_info_reg[Addr][6]\ => \^lu_check_tag_addr_reg[6]_0\,
      \lu_mem_info_reg[Addr][7]\ => \^lu_check_tag_addr_reg[7]_0\,
      \lu_mem_info_reg[Addr][8]\ => \^lu_check_tag_addr_reg[8]_0\,
      \lu_mem_info_reg[Addr][9]\ => \^lu_check_tag_addr_reg[9]_0\,
      \lu_mem_info_reg[Wr]\ => \lu_mem_info_reg[Wr]__0\,
      lu_mem_protect_conflict_reg => \^lud_mem_conflict\,
      lu_mem_valid_reg => lu_mem_valid_reg_n_0,
      lud_addr_pipeline_full_reg => lud_addr_pipeline_full_reg_0,
      lud_addr_piperun => lud_addr_piperun,
      lud_mem_completed_reg => LU_PC_And_Inst5_n_1,
      lud_mem_completed_reg_0 => LU_PC_And_Inst5_n_2,
      lud_mem_completed_reg_1 => lud_mem_completed_reg_n_0,
      lud_mem_delayed_read_data => lud_mem_delayed_read_data,
      lud_mem_delayed_read_data_reg => LU_PC_And_Inst5_n_6,
      lud_mem_keep_single_during_stall => lud_mem_keep_single_during_stall,
      lud_mem_piperun => lud_mem_piperun,
      lud_reg_piperun => lud_reg_piperun,
      \lud_reg_port_num_reg[0]\ => \^lud_reg_port_num_reg[0]_1\,
      lud_reg_valid_reg => LU_PC_And_Inst5_n_3,
      lud_reg_valid_reg_0 => \^lud_reg_valid_reg_1\,
      lud_reg_valid_reg_1 => \^lud_reg_valid_reg_0\,
      protection_with_coherency => protection_with_coherency,
      \read_data_status[0,0][Hit_Pop]\ => \read_data_status[0,0][Hit_Pop]\,
      \read_data_status[0,1][Hit_Pop]\ => \read_data_status[0,1][Hit_Pop]\
    );
LU_PC_Or_Inst1: entity work.design_1_system_cache_0_0_carry_select_or_198
     port map (
      S_7 => S_7,
      S_8 => S_8,
      lopt => lopt_107,
      lopt_1 => lopt_108,
      lopt_2 => lopt_109,
      lopt_3 => lopt_110,
      lopt_4 => lopt_111,
      lopt_5 => lopt_112,
      lru_protected_bit => lru_protected_bit
    );
LU_PC_Or_Inst3: entity work.\design_1_system_cache_0_0_carry_vec_or__parameterized1_199\
     port map (
      Q(1) => lookup_tag_assoc_way,
      Q(0) => \lu_check_tag_hit_reg_n_0_[0]\,
      lopt => lopt_113,
      lopt_1 => lopt_114,
      lopt_2 => lopt_115,
      \lu_check_protected_reg[1]\(1 downto 0) => \^lu_mem_protect_conflict_reg_0\(1 downto 0),
      protected_bit => protected_bit,
      protected_miss_valid => protected_miss_valid
    );
LU_PC_Or_Inst4: entity work.design_1_system_cache_0_0_carry_or_200
     port map (
      filtered_protection_bit => filtered_protection_bit,
      lopt => lopt_122,
      lopt_1 => lopt_123,
      lopt_2 => \^lu_check_valid_delayed_reg_0\,
      lopt_3 => lopt_124,
      lopt_4 => lopt_125,
      lopt_5 => lopt_126,
      lopt_6 => lopt_127,
      lopt_7 => lopt_128,
      lopt_8 => lopt_129,
      protection_with_coherency => protection_with_coherency
    );
LU_PR_Or_Inst1: entity work.design_1_system_cache_0_0_carry_or_n_201
     port map (
      access_valid => access_valid,
      lookup_piperun => lookup_piperun,
      lookup_restart_mem_done_reg => \^lookup_fetch_piperun\,
      lopt => lopt_188,
      lopt_1 => lopt_189
    );
LU_Tag_En_Latch_Inst1: entity work.design_1_system_cache_0_0_carry_latch_or_202
     port map (
      A21_out => A21_out,
      ENA => ENA,
      lookup_restart_mem_done_reg => \^lookup_fetch_piperun\
    );
LU_WMS_And_Inst1: entity work.design_1_system_cache_0_0_carry_and_203
     port map (
      lookup_push_wm_stall => lookup_push_wm_stall,
      lookup_push_write_miss_pre => lookup_push_write_miss_pre,
      lopt => lopt_220,
      lopt_1 => lopt_221,
      update_write_miss_full => update_write_miss_full
    );
LU_WM_And_Inst0: entity work.design_1_system_cache_0_0_carry_and_n_204
     port map (
      lookup_miss_dirty => lookup_miss_dirty,
      lookup_miss_dirty_no_clean => lookup_miss_dirty_no_clean,
      lopt => lopt_203,
      lopt_1 => lopt_204,
      lopt_2 => lopt_205,
      \lu_check_info_reg[KillHit]\ => \lu_check_info_reg[KillHit]__0\
    );
LU_WM_And_Inst1: entity work.design_1_system_cache_0_0_carry_and_205
     port map (
      \The_Bit[0].Using_FPGA.Using_Reset.FDS_Inst\ => \^lu_check_valid_delayed_reg_0\,
      lookup_md_or_wm_or_whne2 => lookup_md_or_wm_or_whne2,
      lookup_md_wm_whne_valid => lookup_md_wm_whne_valid,
      lopt => lopt_215,
      lopt_1 => lopt_216
    );
LU_WM_And_Inst2: entity work.design_1_system_cache_0_0_carry_and_n_206
     port map (
      lookup_md_wm_whne_valid => lookup_md_wm_whne_valid,
      lookup_push_write_miss_pre => lookup_push_write_miss_pre,
      lopt => lopt_217,
      lopt_1 => lopt_218,
      lopt_2 => lopt_219,
      lu_check_wait_for_update => lu_check_wait_for_update
    );
LU_WM_Or_Inst1: entity work.\design_1_system_cache_0_0_carry_or__parameterized2\
     port map (
      Q(1 downto 0) => lu_check_tag_hit_copy_wm(1 downto 0),
      lookup_md_or_wm => lookup_md_or_wm,
      lookup_miss_dirty_no_clean => lookup_miss_dirty_no_clean,
      lopt => lopt_206,
      lopt_1 => lopt_207,
      lopt_2 => lopt_208,
      \lu_check_info_reg[Wr]\ => \lu_check_info_reg[Wr]__0\
    );
LU_WM_Or_Inst2: entity work.\design_1_system_cache_0_0_carry_or__parameterized2_207\
     port map (
      lookup_md_or_wm => lookup_md_or_wm,
      lookup_md_or_wm_or_whne => lookup_md_or_wm_or_whne,
      lopt => lopt_209,
      lopt_1 => lopt_210,
      lopt_2 => lopt_211
    );
LU_WM_Or_Inst3: entity work.\design_1_system_cache_0_0_carry_or__parameterized2_208\
     port map (
      lookup_md_or_wm_or_whne => lookup_md_or_wm_or_whne,
      lookup_md_or_wm_or_whne2 => lookup_md_or_wm_or_whne2,
      lopt => lopt_215,
      lopt_1 => lopt_216,
      lopt_2 => \^lu_check_valid_delayed_reg_0\,
      lopt_3 => lopt_217,
      lopt_4 => lopt_218,
      lopt_5 => lopt_219,
      lopt_6 => lopt_220,
      lopt_7 => lopt_221,
      lopt_8 => update_write_miss_full
    );
Late_Inst: entity work.\design_1_system_cache_0_0_bit_reg_ce__parameterized2\
     port map (
      A32_out => A32_out,
      ACLK => ACLK,
      S => S_14,
      \Use_FPGA.Full_Inst\ => \^lookup_mem_piperun\,
      lookup_access_data_late => lookup_access_data_late,
      lookup_offset_first => \^lookup_offset_first\,
      lookup_read_hit_d1 => lookup_read_hit_d1,
      \lu_check_info_delayed_reg[Wr]\ => \lu_check_info_delayed_reg[Wr_n_0_]\,
      \lu_check_info_reg[Wr]\ => \lu_check_info_reg[Wr]__0\,
      lu_check_valid_delayed => lu_check_valid_delayed,
      lu_mem_protect_conflict_d1 => lu_mem_protect_conflict_d1,
      lu_mem_protect_conflict_reg => \^lud_mem_conflict\,
      lu_mem_valid_reg => Chk_Valid_Inst_n_72,
      lud_mem_already_used => lud_mem_already_used,
      lud_mem_last => lud_mem_last,
      lud_mem_speculative_valid => lud_mem_speculative_valid
    );
Par_Dirty_Inst: entity work.\design_1_system_cache_0_0_reg_ce__parameterized3\
     port map (
      ACLK => ACLK,
      CO(0) => update_reused_tag2,
      D(17) => Par_Dirty_Inst_n_6,
      D(16) => Par_Dirty_Inst_n_7,
      D(15) => Par_Dirty_Inst_n_8,
      D(14) => Par_Dirty_Inst_n_9,
      D(13) => Par_Dirty_Inst_n_10,
      D(12) => Par_Dirty_Inst_n_11,
      D(11) => Par_Dirty_Inst_n_12,
      D(10) => Par_Dirty_Inst_n_13,
      D(9) => Par_Dirty_Inst_n_14,
      D(8) => Par_Dirty_Inst_n_15,
      D(7) => Par_Dirty_Inst_n_16,
      D(6) => Par_Dirty_Inst_n_17,
      D(5) => Par_Dirty_Inst_n_18,
      D(4) => Par_Dirty_Inst_n_19,
      D(3) => Par_Dirty_Inst_n_20,
      D(2) => Par_Dirty_Inst_n_21,
      D(1) => Par_Dirty_Inst_n_22,
      D(0) => Par_Dirty_Inst_n_23,
      DATA_OUTA(1) => DATA_OUTA(40),
      DATA_OUTA(0) => DATA_OUTA(19),
      E(0) => lu_mem_piperun_or_conflict,
      Q(0) => lu_check_locked_bits(1),
      S(3) => Par_Dirty_Inst_n_2,
      S(2) => Par_Dirty_Inst_n_3,
      S(1) => Par_Dirty_Inst_n_4,
      S(0) => Par_Dirty_Inst_n_5,
      S_0 => \The_Compare[1].carry_or_I1/S\,
      S_1 => \The_Compare[0].carry_and_I1/S\,
      \The_Bit[0].Using_FPGA.Using_Reset.FDS_Inst_0\ => Par_Dirty_Inst_n_28,
      \The_Bit[0].Using_FPGA.Using_Reset.FDS_Inst_1\ => \^lu_check_valid_delayed_reg_0\,
      \The_Bit[0].Using_FPGA.Using_Reset.FDS_Inst_2\ => ARESET_I,
      lookup_first_write_hit => lookup_first_write_hit,
      lookup_read_miss => lookup_read_miss,
      lookup_write_miss => lookup_write_miss,
      lru_check_next_way => lru_check_next_way,
      \lu_check_info_reg[Addr][31]\(17 downto 0) => lookup_stall_addr(31 downto 14),
      \lu_check_info_reg[KillHit]\ => \lu_check_info_reg[KillHit]__0\,
      \lu_check_info_reg[KillHit]_0\ => TAG_Need_Inst_n_3,
      \lu_check_info_reg[Wr]\ => \lu_check_info_reg[Wr]__0\,
      \lu_check_tag_hit_copy_md_reg[1]\(1 downto 0) => lu_check_tag_hit_copy_md(1 downto 0),
      \lu_check_tag_hit_reg[1]\ => Chk_Valid_Inst_n_28,
      \lu_check_tag_hit_reg[1]_0\(0) => lookup_tag_assoc_way,
      \lu_check_tag_reg[0][Addr][31]\(17 downto 0) => \lu_check_tag_reg[0][Addr]\(31 downto 14),
      \lu_check_tag_reg[1][Addr][31]\(17 downto 0) => \lu_check_tag_reg[1][Addr]\(31 downto 14),
      \lu_check_valid_bits_reg[1]\(0) => lu_check_valid_bits(1),
      \lu_mem_info_reg[Force_Hit]\ => \lu_mem_info_reg[Force_Hit_n_0_]\,
      lu_mem_protect_conflict_reg => \^lud_mem_conflict\,
      update_first_write_hit_reg(0) => update_first_write_hit_reg_0(0),
      \update_old_tag_reg[Addr][14]\ => Par_Dirty_Inst_n_1,
      update_reused_tag_reg => Par_Dirty_Inst_n_0,
      update_reused_tag_reg_0(1) => Par_Dirty_Inst_n_24,
      update_reused_tag_reg_0(0) => Par_Dirty_Inst_n_25
    );
Par_Locked_Inst: entity work.\design_1_system_cache_0_0_reg_ce__parameterized3_209\
     port map (
      ACLK => ACLK,
      E(0) => lu_mem_piperun_or_conflict,
      \Not_Using_XPM.Using_BRAM.Native.Using_B36_Sx.The_BRAMs[1].RAMB36_I1\(1 downto 0) => \Not_Using_XPM.Using_BRAM.Native.Using_B36_Sx.The_BRAMs[1].RAMB36_I1_3\(1 downto 0),
      Q(1 downto 0) => lu_check_locked_bits(1 downto 0),
      \The_Bit[0].Using_FPGA.Using_Reset.FDS_Inst_0\ => ARESET_I
    );
Par_Reuse_Inst: entity work.\design_1_system_cache_0_0_reg_ce__parameterized3_210\
     port map (
      ACLK => ACLK,
      E(0) => lu_mem_piperun_or_conflict,
      \Not_Using_XPM.Using_BRAM.Native.Using_B36_Sx.The_BRAMs[1].RAMB36_I1\(1 downto 0) => \Not_Using_XPM.Using_BRAM.Native.Using_B36_Sx.The_BRAMs[1].RAMB36_I1_2\(1 downto 0),
      Q => ARESET_I,
      lookup_read_miss => lookup_read_miss,
      \lru_check_next_way_i_reg[0]\ => Par_Dirty_Inst_n_1,
      \lu_check_info_reg[Allocate]\ => \lu_check_info_reg[Allocate]__0\,
      \lu_check_locked_hit_reg[1]\ => Chk_Valid_Inst_n_13,
      \update_info_reg[Allocate]\ => Par_Reuse_Inst_n_0,
      \update_info_reg[Allocate]_0\ => Par_Reuse_Inst_n_1
    );
Reset_Inst: entity work.\design_1_system_cache_0_0_bit_reg_ce__13\
     port map (
      CE(0) => '1',
      CLK => ACLK,
      D => ARESET,
      Q => ARESET_I,
      SR => '0'
    );
TAG_Need_Inst: entity work.design_1_system_cache_0_0_bit_reg_ce_211
     port map (
      ACLK => ACLK,
      DATA_INB(1 downto 0) => DATA_INB(1 downto 0),
      \Not_Using_XPM.Using_BRAM.Native.Using_B36_Sx.The_BRAMs[1].RAMB36_I1\ => \^update_need_tag_write\,
      Q => ARESET_I,
      \The_Bit[0].Using_FPGA.Using_Reset.FDS_Inst\ => Chk_Valid_Inst_n_8,
      \lu_check_info_reg[KillHit]\ => \lu_check_info_reg[KillHit]__0\,
      \lu_check_tag_hit_reg[1]\(1) => lookup_tag_assoc_way,
      \lu_check_tag_hit_reg[1]\(0) => \lu_check_tag_hit_reg_n_0_[0]\,
      ri_merge_reg => ri_merge_reg,
      update_done_tag_write_reg => update_done_tag_write_reg,
      update_first_write_hit => update_first_write_hit,
      update_first_write_hit_reg => TAG_Need_Inst_n_3,
      \update_info_reg[Allocate]\ => \^update_info[allocate]\,
      update_readback_available => update_readback_available,
      update_reused_tag => update_reused_tag,
      update_write_miss => update_write_miss
    );
USpec_Inst: entity work.design_1_system_cache_0_0_bit_reg_ce_212
     port map (
      ACLK => ACLK,
      Q => ARESET_I,
      \The_Bit[0].Using_FPGA.Using_Reset.FDS_Inst\ => USpec_Inst_n_1,
      \Use_FPGA.Full_Inst\ => \^lookup_mem_piperun\,
      lookup_protect_conflict => lookup_protect_conflict,
      lud_addr_piperun => lud_addr_piperun,
      lud_mem_completed_reg => Chk_Valid_Inst_n_40,
      lud_mem_completed_reg_0 => lud_mem_completed_reg_n_0,
      lud_mem_use_speculative => lud_mem_use_speculative,
      lud_mem_waiting_for_pipe_reg => \^lud_mem_waiting_for_pipe_reg_0\
    );
Ud_Valid_Inst: entity work.design_1_system_cache_0_0_bit_reg_ce_213
     port map (
      ACLK => ACLK,
      DATA_INB(0) => DATA_INB(2),
      \Not_Using_XPM.Using_BRAM.Native.Using_B36_Sx.The_BRAMs[1].RAMB36_I1\ => \^update_valid\,
      Q => ARESET_I,
      \The_Bit[0].Using_FPGA.Using_Reset.FDS_Inst\ => LU_Check_PR_And_Inst2_n_4,
      update_done_tag_write_reg => update_done_tag_write_reg,
      \update_info_reg[Allocate]\ => \^update_info[allocate]\,
      \update_info_reg[Evict]\ => \^not_using_xpm.using_bram.native.using_b36_sx.the_brams[1].ramb36_i1\,
      update_need_tag_write => \^update_need_tag_write\,
      update_readback_available => update_readback_available
    );
\Use_Rd_Pipeline.Gen_Set_Data_Array[0].lookup_read_data_word_i_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => lud_mem_piperun,
      D => \Not_Using_XPM.Using_BRAM.Native.Using_B36_Sx.The_BRAMs[3].RAMB36_I1_2\(0),
      Q => \lookup_read_data_info[0,0][Data][0]\(0),
      R => p_13_out
    );
\Use_Rd_Pipeline.Gen_Set_Data_Array[0].lookup_read_data_word_i_reg[0][10]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => lud_mem_piperun,
      D => \Not_Using_XPM.Using_BRAM.Native.Using_B36_Sx.The_BRAMs[3].RAMB36_I1_2\(10),
      Q => \lookup_read_data_info[0,0][Data][0]\(10),
      R => p_13_out
    );
\Use_Rd_Pipeline.Gen_Set_Data_Array[0].lookup_read_data_word_i_reg[0][11]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => lud_mem_piperun,
      D => \Not_Using_XPM.Using_BRAM.Native.Using_B36_Sx.The_BRAMs[3].RAMB36_I1_2\(11),
      Q => \lookup_read_data_info[0,0][Data][0]\(11),
      R => p_13_out
    );
\Use_Rd_Pipeline.Gen_Set_Data_Array[0].lookup_read_data_word_i_reg[0][12]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => lud_mem_piperun,
      D => \Not_Using_XPM.Using_BRAM.Native.Using_B36_Sx.The_BRAMs[3].RAMB36_I1_2\(12),
      Q => \lookup_read_data_info[0,0][Data][0]\(12),
      R => p_13_out
    );
\Use_Rd_Pipeline.Gen_Set_Data_Array[0].lookup_read_data_word_i_reg[0][13]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => lud_mem_piperun,
      D => \Not_Using_XPM.Using_BRAM.Native.Using_B36_Sx.The_BRAMs[3].RAMB36_I1_2\(13),
      Q => \lookup_read_data_info[0,0][Data][0]\(13),
      R => p_13_out
    );
\Use_Rd_Pipeline.Gen_Set_Data_Array[0].lookup_read_data_word_i_reg[0][14]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => lud_mem_piperun,
      D => \Not_Using_XPM.Using_BRAM.Native.Using_B36_Sx.The_BRAMs[3].RAMB36_I1_2\(14),
      Q => \lookup_read_data_info[0,0][Data][0]\(14),
      R => p_13_out
    );
\Use_Rd_Pipeline.Gen_Set_Data_Array[0].lookup_read_data_word_i_reg[0][15]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => lud_mem_piperun,
      D => \Not_Using_XPM.Using_BRAM.Native.Using_B36_Sx.The_BRAMs[3].RAMB36_I1_2\(15),
      Q => \lookup_read_data_info[0,0][Data][0]\(15),
      R => p_13_out
    );
\Use_Rd_Pipeline.Gen_Set_Data_Array[0].lookup_read_data_word_i_reg[0][16]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => lud_mem_piperun,
      D => \Not_Using_XPM.Using_BRAM.Native.Using_B36_Sx.The_BRAMs[3].RAMB36_I1_2\(16),
      Q => \lookup_read_data_info[0,0][Data][0]\(16),
      R => p_13_out
    );
\Use_Rd_Pipeline.Gen_Set_Data_Array[0].lookup_read_data_word_i_reg[0][17]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => lud_mem_piperun,
      D => \Not_Using_XPM.Using_BRAM.Native.Using_B36_Sx.The_BRAMs[3].RAMB36_I1_2\(17),
      Q => \lookup_read_data_info[0,0][Data][0]\(17),
      R => p_13_out
    );
\Use_Rd_Pipeline.Gen_Set_Data_Array[0].lookup_read_data_word_i_reg[0][18]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => lud_mem_piperun,
      D => \Not_Using_XPM.Using_BRAM.Native.Using_B36_Sx.The_BRAMs[3].RAMB36_I1_2\(18),
      Q => \lookup_read_data_info[0,0][Data][0]\(18),
      R => p_13_out
    );
\Use_Rd_Pipeline.Gen_Set_Data_Array[0].lookup_read_data_word_i_reg[0][19]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => lud_mem_piperun,
      D => \Not_Using_XPM.Using_BRAM.Native.Using_B36_Sx.The_BRAMs[3].RAMB36_I1_2\(19),
      Q => \lookup_read_data_info[0,0][Data][0]\(19),
      R => p_13_out
    );
\Use_Rd_Pipeline.Gen_Set_Data_Array[0].lookup_read_data_word_i_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => lud_mem_piperun,
      D => \Not_Using_XPM.Using_BRAM.Native.Using_B36_Sx.The_BRAMs[3].RAMB36_I1_2\(1),
      Q => \lookup_read_data_info[0,0][Data][0]\(1),
      R => p_13_out
    );
\Use_Rd_Pipeline.Gen_Set_Data_Array[0].lookup_read_data_word_i_reg[0][20]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => lud_mem_piperun,
      D => \Not_Using_XPM.Using_BRAM.Native.Using_B36_Sx.The_BRAMs[3].RAMB36_I1_2\(20),
      Q => \lookup_read_data_info[0,0][Data][0]\(20),
      R => p_13_out
    );
\Use_Rd_Pipeline.Gen_Set_Data_Array[0].lookup_read_data_word_i_reg[0][21]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => lud_mem_piperun,
      D => \Not_Using_XPM.Using_BRAM.Native.Using_B36_Sx.The_BRAMs[3].RAMB36_I1_2\(21),
      Q => \lookup_read_data_info[0,0][Data][0]\(21),
      R => p_13_out
    );
\Use_Rd_Pipeline.Gen_Set_Data_Array[0].lookup_read_data_word_i_reg[0][22]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => lud_mem_piperun,
      D => \Not_Using_XPM.Using_BRAM.Native.Using_B36_Sx.The_BRAMs[3].RAMB36_I1_2\(22),
      Q => \lookup_read_data_info[0,0][Data][0]\(22),
      R => p_13_out
    );
\Use_Rd_Pipeline.Gen_Set_Data_Array[0].lookup_read_data_word_i_reg[0][23]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => lud_mem_piperun,
      D => \Not_Using_XPM.Using_BRAM.Native.Using_B36_Sx.The_BRAMs[3].RAMB36_I1_2\(23),
      Q => \lookup_read_data_info[0,0][Data][0]\(23),
      R => p_13_out
    );
\Use_Rd_Pipeline.Gen_Set_Data_Array[0].lookup_read_data_word_i_reg[0][24]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => lud_mem_piperun,
      D => \Not_Using_XPM.Using_BRAM.Native.Using_B36_Sx.The_BRAMs[3].RAMB36_I1_2\(24),
      Q => \lookup_read_data_info[0,0][Data][0]\(24),
      R => p_13_out
    );
\Use_Rd_Pipeline.Gen_Set_Data_Array[0].lookup_read_data_word_i_reg[0][25]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => lud_mem_piperun,
      D => \Not_Using_XPM.Using_BRAM.Native.Using_B36_Sx.The_BRAMs[3].RAMB36_I1_2\(25),
      Q => \lookup_read_data_info[0,0][Data][0]\(25),
      R => p_13_out
    );
\Use_Rd_Pipeline.Gen_Set_Data_Array[0].lookup_read_data_word_i_reg[0][26]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => lud_mem_piperun,
      D => \Not_Using_XPM.Using_BRAM.Native.Using_B36_Sx.The_BRAMs[3].RAMB36_I1_2\(26),
      Q => \lookup_read_data_info[0,0][Data][0]\(26),
      R => p_13_out
    );
\Use_Rd_Pipeline.Gen_Set_Data_Array[0].lookup_read_data_word_i_reg[0][27]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => lud_mem_piperun,
      D => \Not_Using_XPM.Using_BRAM.Native.Using_B36_Sx.The_BRAMs[3].RAMB36_I1_2\(27),
      Q => \lookup_read_data_info[0,0][Data][0]\(27),
      R => p_13_out
    );
\Use_Rd_Pipeline.Gen_Set_Data_Array[0].lookup_read_data_word_i_reg[0][28]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => lud_mem_piperun,
      D => \Not_Using_XPM.Using_BRAM.Native.Using_B36_Sx.The_BRAMs[3].RAMB36_I1_2\(28),
      Q => \lookup_read_data_info[0,0][Data][0]\(28),
      R => p_13_out
    );
\Use_Rd_Pipeline.Gen_Set_Data_Array[0].lookup_read_data_word_i_reg[0][29]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => lud_mem_piperun,
      D => \Not_Using_XPM.Using_BRAM.Native.Using_B36_Sx.The_BRAMs[3].RAMB36_I1_2\(29),
      Q => \lookup_read_data_info[0,0][Data][0]\(29),
      R => p_13_out
    );
\Use_Rd_Pipeline.Gen_Set_Data_Array[0].lookup_read_data_word_i_reg[0][2]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => lud_mem_piperun,
      D => \Not_Using_XPM.Using_BRAM.Native.Using_B36_Sx.The_BRAMs[3].RAMB36_I1_2\(2),
      Q => \lookup_read_data_info[0,0][Data][0]\(2),
      R => p_13_out
    );
\Use_Rd_Pipeline.Gen_Set_Data_Array[0].lookup_read_data_word_i_reg[0][30]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => lud_mem_piperun,
      D => \Not_Using_XPM.Using_BRAM.Native.Using_B36_Sx.The_BRAMs[3].RAMB36_I1_2\(30),
      Q => \lookup_read_data_info[0,0][Data][0]\(30),
      R => p_13_out
    );
\Use_Rd_Pipeline.Gen_Set_Data_Array[0].lookup_read_data_word_i_reg[0][31]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => lud_mem_piperun,
      D => \Not_Using_XPM.Using_BRAM.Native.Using_B36_Sx.The_BRAMs[3].RAMB36_I1_2\(31),
      Q => \lookup_read_data_info[0,0][Data][0]\(31),
      R => p_13_out
    );
\Use_Rd_Pipeline.Gen_Set_Data_Array[0].lookup_read_data_word_i_reg[0][3]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => lud_mem_piperun,
      D => \Not_Using_XPM.Using_BRAM.Native.Using_B36_Sx.The_BRAMs[3].RAMB36_I1_2\(3),
      Q => \lookup_read_data_info[0,0][Data][0]\(3),
      R => p_13_out
    );
\Use_Rd_Pipeline.Gen_Set_Data_Array[0].lookup_read_data_word_i_reg[0][4]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => lud_mem_piperun,
      D => \Not_Using_XPM.Using_BRAM.Native.Using_B36_Sx.The_BRAMs[3].RAMB36_I1_2\(4),
      Q => \lookup_read_data_info[0,0][Data][0]\(4),
      R => p_13_out
    );
\Use_Rd_Pipeline.Gen_Set_Data_Array[0].lookup_read_data_word_i_reg[0][5]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => lud_mem_piperun,
      D => \Not_Using_XPM.Using_BRAM.Native.Using_B36_Sx.The_BRAMs[3].RAMB36_I1_2\(5),
      Q => \lookup_read_data_info[0,0][Data][0]\(5),
      R => p_13_out
    );
\Use_Rd_Pipeline.Gen_Set_Data_Array[0].lookup_read_data_word_i_reg[0][6]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => lud_mem_piperun,
      D => \Not_Using_XPM.Using_BRAM.Native.Using_B36_Sx.The_BRAMs[3].RAMB36_I1_2\(6),
      Q => \lookup_read_data_info[0,0][Data][0]\(6),
      R => p_13_out
    );
\Use_Rd_Pipeline.Gen_Set_Data_Array[0].lookup_read_data_word_i_reg[0][7]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => lud_mem_piperun,
      D => \Not_Using_XPM.Using_BRAM.Native.Using_B36_Sx.The_BRAMs[3].RAMB36_I1_2\(7),
      Q => \lookup_read_data_info[0,0][Data][0]\(7),
      R => p_13_out
    );
\Use_Rd_Pipeline.Gen_Set_Data_Array[0].lookup_read_data_word_i_reg[0][8]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => lud_mem_piperun,
      D => \Not_Using_XPM.Using_BRAM.Native.Using_B36_Sx.The_BRAMs[3].RAMB36_I1_2\(8),
      Q => \lookup_read_data_info[0,0][Data][0]\(8),
      R => p_13_out
    );
\Use_Rd_Pipeline.Gen_Set_Data_Array[0].lookup_read_data_word_i_reg[0][9]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => lud_mem_piperun,
      D => \Not_Using_XPM.Using_BRAM.Native.Using_B36_Sx.The_BRAMs[3].RAMB36_I1_2\(9),
      Q => \lookup_read_data_info[0,0][Data][0]\(9),
      R => p_13_out
    );
\Use_Rd_Pipeline.Gen_Set_Data_Array[1].lookup_read_data_word_i_reg[1][0]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => lud_mem_piperun,
      D => \Not_Using_XPM.Using_BRAM.Native.Using_B36_Sx.The_BRAMs[3].RAMB36_I1_1\(0),
      Q => \lookup_read_data_info[0,0][Data][1]\(0),
      R => p_11_out
    );
\Use_Rd_Pipeline.Gen_Set_Data_Array[1].lookup_read_data_word_i_reg[1][10]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => lud_mem_piperun,
      D => \Not_Using_XPM.Using_BRAM.Native.Using_B36_Sx.The_BRAMs[3].RAMB36_I1_1\(10),
      Q => \lookup_read_data_info[0,0][Data][1]\(10),
      R => p_11_out
    );
\Use_Rd_Pipeline.Gen_Set_Data_Array[1].lookup_read_data_word_i_reg[1][11]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => lud_mem_piperun,
      D => \Not_Using_XPM.Using_BRAM.Native.Using_B36_Sx.The_BRAMs[3].RAMB36_I1_1\(11),
      Q => \lookup_read_data_info[0,0][Data][1]\(11),
      R => p_11_out
    );
\Use_Rd_Pipeline.Gen_Set_Data_Array[1].lookup_read_data_word_i_reg[1][12]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => lud_mem_piperun,
      D => \Not_Using_XPM.Using_BRAM.Native.Using_B36_Sx.The_BRAMs[3].RAMB36_I1_1\(12),
      Q => \lookup_read_data_info[0,0][Data][1]\(12),
      R => p_11_out
    );
\Use_Rd_Pipeline.Gen_Set_Data_Array[1].lookup_read_data_word_i_reg[1][13]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => lud_mem_piperun,
      D => \Not_Using_XPM.Using_BRAM.Native.Using_B36_Sx.The_BRAMs[3].RAMB36_I1_1\(13),
      Q => \lookup_read_data_info[0,0][Data][1]\(13),
      R => p_11_out
    );
\Use_Rd_Pipeline.Gen_Set_Data_Array[1].lookup_read_data_word_i_reg[1][14]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => lud_mem_piperun,
      D => \Not_Using_XPM.Using_BRAM.Native.Using_B36_Sx.The_BRAMs[3].RAMB36_I1_1\(14),
      Q => \lookup_read_data_info[0,0][Data][1]\(14),
      R => p_11_out
    );
\Use_Rd_Pipeline.Gen_Set_Data_Array[1].lookup_read_data_word_i_reg[1][15]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => lud_mem_piperun,
      D => \Not_Using_XPM.Using_BRAM.Native.Using_B36_Sx.The_BRAMs[3].RAMB36_I1_1\(15),
      Q => \lookup_read_data_info[0,0][Data][1]\(15),
      R => p_11_out
    );
\Use_Rd_Pipeline.Gen_Set_Data_Array[1].lookup_read_data_word_i_reg[1][16]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => lud_mem_piperun,
      D => \Not_Using_XPM.Using_BRAM.Native.Using_B36_Sx.The_BRAMs[3].RAMB36_I1_1\(16),
      Q => \lookup_read_data_info[0,0][Data][1]\(16),
      R => p_11_out
    );
\Use_Rd_Pipeline.Gen_Set_Data_Array[1].lookup_read_data_word_i_reg[1][17]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => lud_mem_piperun,
      D => \Not_Using_XPM.Using_BRAM.Native.Using_B36_Sx.The_BRAMs[3].RAMB36_I1_1\(17),
      Q => \lookup_read_data_info[0,0][Data][1]\(17),
      R => p_11_out
    );
\Use_Rd_Pipeline.Gen_Set_Data_Array[1].lookup_read_data_word_i_reg[1][18]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => lud_mem_piperun,
      D => \Not_Using_XPM.Using_BRAM.Native.Using_B36_Sx.The_BRAMs[3].RAMB36_I1_1\(18),
      Q => \lookup_read_data_info[0,0][Data][1]\(18),
      R => p_11_out
    );
\Use_Rd_Pipeline.Gen_Set_Data_Array[1].lookup_read_data_word_i_reg[1][19]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => lud_mem_piperun,
      D => \Not_Using_XPM.Using_BRAM.Native.Using_B36_Sx.The_BRAMs[3].RAMB36_I1_1\(19),
      Q => \lookup_read_data_info[0,0][Data][1]\(19),
      R => p_11_out
    );
\Use_Rd_Pipeline.Gen_Set_Data_Array[1].lookup_read_data_word_i_reg[1][1]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => lud_mem_piperun,
      D => \Not_Using_XPM.Using_BRAM.Native.Using_B36_Sx.The_BRAMs[3].RAMB36_I1_1\(1),
      Q => \lookup_read_data_info[0,0][Data][1]\(1),
      R => p_11_out
    );
\Use_Rd_Pipeline.Gen_Set_Data_Array[1].lookup_read_data_word_i_reg[1][20]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => lud_mem_piperun,
      D => \Not_Using_XPM.Using_BRAM.Native.Using_B36_Sx.The_BRAMs[3].RAMB36_I1_1\(20),
      Q => \lookup_read_data_info[0,0][Data][1]\(20),
      R => p_11_out
    );
\Use_Rd_Pipeline.Gen_Set_Data_Array[1].lookup_read_data_word_i_reg[1][21]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => lud_mem_piperun,
      D => \Not_Using_XPM.Using_BRAM.Native.Using_B36_Sx.The_BRAMs[3].RAMB36_I1_1\(21),
      Q => \lookup_read_data_info[0,0][Data][1]\(21),
      R => p_11_out
    );
\Use_Rd_Pipeline.Gen_Set_Data_Array[1].lookup_read_data_word_i_reg[1][22]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => lud_mem_piperun,
      D => \Not_Using_XPM.Using_BRAM.Native.Using_B36_Sx.The_BRAMs[3].RAMB36_I1_1\(22),
      Q => \lookup_read_data_info[0,0][Data][1]\(22),
      R => p_11_out
    );
\Use_Rd_Pipeline.Gen_Set_Data_Array[1].lookup_read_data_word_i_reg[1][23]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => lud_mem_piperun,
      D => \Not_Using_XPM.Using_BRAM.Native.Using_B36_Sx.The_BRAMs[3].RAMB36_I1_1\(23),
      Q => \lookup_read_data_info[0,0][Data][1]\(23),
      R => p_11_out
    );
\Use_Rd_Pipeline.Gen_Set_Data_Array[1].lookup_read_data_word_i_reg[1][24]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => lud_mem_piperun,
      D => \Not_Using_XPM.Using_BRAM.Native.Using_B36_Sx.The_BRAMs[3].RAMB36_I1_1\(24),
      Q => \lookup_read_data_info[0,0][Data][1]\(24),
      R => p_11_out
    );
\Use_Rd_Pipeline.Gen_Set_Data_Array[1].lookup_read_data_word_i_reg[1][25]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => lud_mem_piperun,
      D => \Not_Using_XPM.Using_BRAM.Native.Using_B36_Sx.The_BRAMs[3].RAMB36_I1_1\(25),
      Q => \lookup_read_data_info[0,0][Data][1]\(25),
      R => p_11_out
    );
\Use_Rd_Pipeline.Gen_Set_Data_Array[1].lookup_read_data_word_i_reg[1][26]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => lud_mem_piperun,
      D => \Not_Using_XPM.Using_BRAM.Native.Using_B36_Sx.The_BRAMs[3].RAMB36_I1_1\(26),
      Q => \lookup_read_data_info[0,0][Data][1]\(26),
      R => p_11_out
    );
\Use_Rd_Pipeline.Gen_Set_Data_Array[1].lookup_read_data_word_i_reg[1][27]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => lud_mem_piperun,
      D => \Not_Using_XPM.Using_BRAM.Native.Using_B36_Sx.The_BRAMs[3].RAMB36_I1_1\(27),
      Q => \lookup_read_data_info[0,0][Data][1]\(27),
      R => p_11_out
    );
\Use_Rd_Pipeline.Gen_Set_Data_Array[1].lookup_read_data_word_i_reg[1][28]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => lud_mem_piperun,
      D => \Not_Using_XPM.Using_BRAM.Native.Using_B36_Sx.The_BRAMs[3].RAMB36_I1_1\(28),
      Q => \lookup_read_data_info[0,0][Data][1]\(28),
      R => p_11_out
    );
\Use_Rd_Pipeline.Gen_Set_Data_Array[1].lookup_read_data_word_i_reg[1][29]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => lud_mem_piperun,
      D => \Not_Using_XPM.Using_BRAM.Native.Using_B36_Sx.The_BRAMs[3].RAMB36_I1_1\(29),
      Q => \lookup_read_data_info[0,0][Data][1]\(29),
      R => p_11_out
    );
\Use_Rd_Pipeline.Gen_Set_Data_Array[1].lookup_read_data_word_i_reg[1][2]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => lud_mem_piperun,
      D => \Not_Using_XPM.Using_BRAM.Native.Using_B36_Sx.The_BRAMs[3].RAMB36_I1_1\(2),
      Q => \lookup_read_data_info[0,0][Data][1]\(2),
      R => p_11_out
    );
\Use_Rd_Pipeline.Gen_Set_Data_Array[1].lookup_read_data_word_i_reg[1][30]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => lud_mem_piperun,
      D => \Not_Using_XPM.Using_BRAM.Native.Using_B36_Sx.The_BRAMs[3].RAMB36_I1_1\(30),
      Q => \lookup_read_data_info[0,0][Data][1]\(30),
      R => p_11_out
    );
\Use_Rd_Pipeline.Gen_Set_Data_Array[1].lookup_read_data_word_i_reg[1][31]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => lud_mem_piperun,
      D => \Not_Using_XPM.Using_BRAM.Native.Using_B36_Sx.The_BRAMs[3].RAMB36_I1_1\(31),
      Q => \lookup_read_data_info[0,0][Data][1]\(31),
      R => p_11_out
    );
\Use_Rd_Pipeline.Gen_Set_Data_Array[1].lookup_read_data_word_i_reg[1][3]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => lud_mem_piperun,
      D => \Not_Using_XPM.Using_BRAM.Native.Using_B36_Sx.The_BRAMs[3].RAMB36_I1_1\(3),
      Q => \lookup_read_data_info[0,0][Data][1]\(3),
      R => p_11_out
    );
\Use_Rd_Pipeline.Gen_Set_Data_Array[1].lookup_read_data_word_i_reg[1][4]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => lud_mem_piperun,
      D => \Not_Using_XPM.Using_BRAM.Native.Using_B36_Sx.The_BRAMs[3].RAMB36_I1_1\(4),
      Q => \lookup_read_data_info[0,0][Data][1]\(4),
      R => p_11_out
    );
\Use_Rd_Pipeline.Gen_Set_Data_Array[1].lookup_read_data_word_i_reg[1][5]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => lud_mem_piperun,
      D => \Not_Using_XPM.Using_BRAM.Native.Using_B36_Sx.The_BRAMs[3].RAMB36_I1_1\(5),
      Q => \lookup_read_data_info[0,0][Data][1]\(5),
      R => p_11_out
    );
\Use_Rd_Pipeline.Gen_Set_Data_Array[1].lookup_read_data_word_i_reg[1][6]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => lud_mem_piperun,
      D => \Not_Using_XPM.Using_BRAM.Native.Using_B36_Sx.The_BRAMs[3].RAMB36_I1_1\(6),
      Q => \lookup_read_data_info[0,0][Data][1]\(6),
      R => p_11_out
    );
\Use_Rd_Pipeline.Gen_Set_Data_Array[1].lookup_read_data_word_i_reg[1][7]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => lud_mem_piperun,
      D => \Not_Using_XPM.Using_BRAM.Native.Using_B36_Sx.The_BRAMs[3].RAMB36_I1_1\(7),
      Q => \lookup_read_data_info[0,0][Data][1]\(7),
      R => p_11_out
    );
\Use_Rd_Pipeline.Gen_Set_Data_Array[1].lookup_read_data_word_i_reg[1][8]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => lud_mem_piperun,
      D => \Not_Using_XPM.Using_BRAM.Native.Using_B36_Sx.The_BRAMs[3].RAMB36_I1_1\(8),
      Q => \lookup_read_data_info[0,0][Data][1]\(8),
      R => p_11_out
    );
\Use_Rd_Pipeline.Gen_Set_Data_Array[1].lookup_read_data_word_i_reg[1][9]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => lud_mem_piperun,
      D => \Not_Using_XPM.Using_BRAM.Native.Using_B36_Sx.The_BRAMs[3].RAMB36_I1_1\(9),
      Q => \lookup_read_data_info[0,0][Data][1]\(9),
      R => p_11_out
    );
\Using_FPGA.MUXCY_I_i_1__150\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \^update_info[allocate]\,
      I1 => update_write_miss,
      O => \lu_mem_info_reg[Port_Num][0]_0\
    );
\Using_FPGA.MUXCY_I_i_1__23\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^update_info[allocate]\,
      O => ud_new_tag_valid2
    );
\Using_FPGA.MUXCY_I_i_1__24\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^not_using_xpm.using_bram.native.using_b36_sx.the_brams[1].ramb36_i1\,
      O => S_1
    );
\Using_FPGA.MUXCY_I_i_1__25\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => update_first_write_hit,
      O => S_3
    );
\Using_FPGA.MUXCY_I_i_1__27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^not_using_xpm.using_bram.native.using_b36_sx.the_brams[1].ramb36_i1_0\(8),
      I1 => Q(8),
      I2 => Q(6),
      I3 => \^not_using_xpm.using_bram.native.using_b36_sx.the_brams[1].ramb36_i1_0\(6),
      I4 => Q(7),
      I5 => \^not_using_xpm.using_bram.native.using_b36_sx.the_brams[1].ramb36_i1_0\(7),
      O => \The_Compare[0].sel_reg_4\
    );
\Using_FPGA.MUXCY_I_i_1__28\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^not_using_xpm.using_bram.native.using_b36_sx.the_brams[1].ramb36_i1_0\(11),
      I1 => Q(11),
      I2 => Q(9),
      I3 => \^not_using_xpm.using_bram.native.using_b36_sx.the_brams[1].ramb36_i1_0\(9),
      I4 => Q(10),
      I5 => \^not_using_xpm.using_bram.native.using_b36_sx.the_brams[1].ramb36_i1_0\(10),
      O => A
    );
\Using_FPGA.MUXCY_I_i_1__29\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^not_using_xpm.using_bram.native.using_b36_sx.the_brams[1].ramb36_i1_0\(12),
      I1 => Q(12),
      I2 => \^not_using_xpm.using_bram.native.using_b36_sx.the_brams[1].ramb36_i1_0\(13),
      I3 => Q(13),
      O => \The_Compare[2].sel_reg_5\
    );
\ar_fifo_mem_reg[15][Addr][0]_srl16_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000AAA2A2AA"
    )
        port map (
      I0 => \^not_using_xpm.using_bram.native.using_b36_sx.the_brams[1].ramb36_i1_0\(0),
      I1 => \Gen_Block[0].UD/read_req_kind_i1\,
      I2 => \update_info[Size]\(2),
      I3 => \update_info[Size]\(1),
      I4 => \update_info[Size]\(0),
      I5 => \^update_info[allocate]\,
      O => \in\(0)
    );
\ar_fifo_mem_reg[15][Addr][1]_srl16_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000AAAAA2AA"
    )
        port map (
      I0 => \^not_using_xpm.using_bram.native.using_b36_sx.the_brams[1].ramb36_i1_0\(1),
      I1 => \Gen_Block[0].UD/read_req_kind_i1\,
      I2 => \update_info[Size]\(0),
      I3 => \update_info[Size]\(1),
      I4 => \update_info[Size]\(2),
      I5 => \^update_info[allocate]\,
      O => \in\(1)
    );
\ar_fifo_mem_reg[15][Kind][-1111111111]_srl16_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => \^update_info[allocate]\,
      I1 => \Gen_Block[0].UD/read_req_kind_i1\,
      I2 => \^update_info[kind]\,
      O => \read_req_info[0][Kind]\
    );
\ar_fifo_mem_reg[15][Kind][-1111111111]_srl16_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000002"
    )
        port map (
      I0 => \^update_info[kind]\,
      I1 => \ar_fifo_mem_reg[15][Kind][-1111111111]_srl16_i_3_n_0\,
      I2 => \^ri_len_reg[7]\(0),
      I3 => \^ri_len_reg[7]\(7),
      I4 => \^ri_len_reg[7]\(5),
      I5 => \^ri_len_reg[7]\(6),
      O => \Gen_Block[0].UD/read_req_kind_i1\
    );
\ar_fifo_mem_reg[15][Kind][-1111111111]_srl16_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \^ri_len_reg[7]\(3),
      I1 => \^ri_len_reg[7]\(4),
      I2 => \^ri_len_reg[7]\(1),
      I3 => \^ri_len_reg[7]\(2),
      O => \ar_fifo_mem_reg[15][Kind][-1111111111]_srl16_i_3_n_0\
    );
\ar_fifo_mem_reg[15][Len][0]_srl16_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^ri_len_reg[7]\(0),
      I1 => \^update_info[allocate]\,
      O => \M_AXI_ARLEN_reg[7]\(0)
    );
\ar_fifo_mem_reg[15][Len][1]_srl16_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^ri_len_reg[7]\(1),
      I1 => \^update_info[allocate]\,
      O => \M_AXI_ARLEN_reg[7]\(1)
    );
\ar_fifo_mem_reg[15][Len][2]_srl16_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^ri_len_reg[7]\(2),
      I1 => \^update_info[allocate]\,
      O => \M_AXI_ARLEN_reg[7]\(2)
    );
\ar_fifo_mem_reg[15][Len][3]_srl16_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^ri_len_reg[7]\(3),
      I1 => \^update_info[allocate]\,
      O => \M_AXI_ARLEN_reg[7]\(3)
    );
\ar_fifo_mem_reg[15][Len][4]_srl16_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^ri_len_reg[7]\(4),
      I1 => \^update_info[allocate]\,
      O => \M_AXI_ARLEN_reg[7]\(4)
    );
\ar_fifo_mem_reg[15][Len][5]_srl16_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^ri_len_reg[7]\(5),
      I1 => \^update_info[allocate]\,
      O => \M_AXI_ARLEN_reg[7]\(5)
    );
\ar_fifo_mem_reg[15][Len][6]_srl16_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^ri_len_reg[7]\(6),
      I1 => \^update_info[allocate]\,
      O => \M_AXI_ARLEN_reg[7]\(6)
    );
\ar_fifo_mem_reg[15][Len][7]_srl16_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^ri_len_reg[7]\(7),
      I1 => \^update_info[allocate]\,
      O => \M_AXI_ARLEN_reg[7]\(7)
    );
\ar_fifo_mem_reg[15][Size][0]_srl16_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \update_info[Size]\(0),
      I1 => \^update_info[allocate]\,
      O => \M_AXI_ARSIZE_reg[2]\(0)
    );
\ar_fifo_mem_reg[15][Size][1]_srl16_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^update_info[allocate]\,
      I1 => \update_info[Size]\(1),
      O => \M_AXI_ARSIZE_reg[2]\(1)
    );
\ar_fifo_mem_reg[15][Size][2]_srl16_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \update_info[Size]\(2),
      I1 => \^update_info[allocate]\,
      O => \M_AXI_ARSIZE_reg[2]\(2)
    );
\aw_fifo_mem_reg[15][Len][2]_srl16_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFCFFBFBFCCCC8C8"
    )
        port map (
      I0 => \^ri_len_reg[7]\(0),
      I1 => \update_info[Size]\(2),
      I2 => \update_info[Size]\(1),
      I3 => \^ri_len_reg[7]\(1),
      I4 => \update_info[Size]\(0),
      I5 => \^ri_len_reg[7]\(2),
      O => \aw_fifo_mem_reg[15][Len][2]_srl16_i_2_n_0\
    );
\aw_fifo_mem_reg[15][Len][3]_srl16_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \update_info[Size]\(2),
      I1 => \update_info[Size]\(1),
      I2 => \update_info[Size]\(0),
      O => \aw_fifo_mem_reg[15][Len][3]_srl16_i_2_n_0\
    );
\aw_fifo_mem_reg[15][Len][3]_srl16_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \update_info[Size]\(2),
      I1 => \update_info[Size]\(1),
      O => \aw_fifo_mem_reg[15][Len][3]_srl16_i_3_n_0\
    );
\aw_fifo_mem_reg[15][Len][3]_srl16_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFCFFFAFFFC0F0A0"
    )
        port map (
      I0 => \^ri_len_reg[7]\(1),
      I1 => \^ri_len_reg[7]\(0),
      I2 => \update_info[Size]\(2),
      I3 => \update_info[Size]\(1),
      I4 => \update_info[Size]\(0),
      I5 => \^ri_len_reg[7]\(3),
      O => \aw_fifo_mem_reg[15][Len][3]_srl16_i_4_n_0\
    );
\aw_fifo_mem_reg[15][Len][4]_srl16_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FCBBFC88"
    )
        port map (
      I0 => \^ri_len_reg[7]\(0),
      I1 => \update_info[Size]\(1),
      I2 => \^ri_len_reg[7]\(1),
      I3 => \update_info[Size]\(0),
      I4 => \^ri_len_reg[7]\(2),
      O => \aw_fifo_mem_reg[15][Len][4]_srl16_i_2_n_0\
    );
\aw_fifo_mem_reg[15][Len][5]_srl16_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^ri_len_reg[7]\(0),
      I1 => \^ri_len_reg[7]\(1),
      I2 => \update_info[Size]\(1),
      I3 => \^ri_len_reg[7]\(2),
      I4 => \update_info[Size]\(0),
      I5 => \^ri_len_reg[7]\(3),
      O => \aw_fifo_mem_reg[15][Len][5]_srl16_i_2_n_0\
    );
\aw_fifo_mem_reg[15][Len][6]_srl16_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^ri_len_reg[7]\(1),
      I1 => \^ri_len_reg[7]\(2),
      I2 => \update_info[Size]\(1),
      I3 => \^ri_len_reg[7]\(3),
      I4 => \update_info[Size]\(0),
      I5 => \^ri_len_reg[7]\(4),
      O => \aw_fifo_mem_reg[15][Len][6]_srl16_i_2_n_0\
    );
\aw_fifo_mem_reg[15][Len][7]_srl16_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^ri_len_reg[7]\(2),
      I1 => \^ri_len_reg[7]\(3),
      I2 => \update_info[Size]\(1),
      I3 => \^ri_len_reg[7]\(4),
      I4 => \update_info[Size]\(0),
      I5 => \^ri_len_reg[7]\(5),
      O => \aw_fifo_mem_reg[15][Len][7]_srl16_i_2_n_0\
    );
\bs_fifo_mem[0][Src][0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00C0AAAA"
    )
        port map (
      I0 => \bs_fifo_mem_reg[0][Src][1]_0\(0),
      I1 => \^update_info[allocate]\,
      I2 => update_write_miss,
      I3 => update_write_hit,
      I4 => queue_push120_out,
      O => \bs_fifo_mem_reg[0][Src][0]\
    );
lookup_next_is_last_beat_reg: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => lookup_offset_first1,
      D => lookup_next_is_last_beat,
      Q => lookup_next_is_last_beat_reg_n_0,
      R => ARESET_I
    );
lookup_offset_cnt_cmb0_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => lookup_offset_cnt_cmb0_carry_n_0,
      CO(2) => lookup_offset_cnt_cmb0_carry_n_1,
      CO(1) => lookup_offset_cnt_cmb0_carry_n_2,
      CO(0) => lookup_offset_cnt_cmb0_carry_n_3,
      CYINIT => '0',
      DI(3 downto 2) => \^addrardaddr\(1 downto 0),
      DI(1) => Chk_Valid_Inst_n_38,
      DI(0) => Chk_Valid_Inst_n_39,
      O(3) => p_11_in,
      O(2) => lookup_offset_cnt_cmb0_carry_n_5,
      O(1) => p_7_in,
      O(0) => lookup_offset_cnt_cmb0_carry_n_7,
      S(3) => Chk_Valid_Inst_n_87,
      S(2) => Chk_Valid_Inst_n_88,
      S(1) => Chk_Valid_Inst_n_89,
      S(0) => Chk_Valid_Inst_n_90
    );
\lookup_offset_cnt_cmb0_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => lookup_offset_cnt_cmb0_carry_n_0,
      CO(3 downto 1) => \NLW_lookup_offset_cnt_cmb0_carry__0_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \lookup_offset_cnt_cmb0_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \^addrardaddr\(2),
      O(3 downto 2) => \NLW_lookup_offset_cnt_cmb0_carry__0_O_UNCONNECTED\(3 downto 2),
      O(1) => \lookup_offset_cnt_cmb0_carry__0_n_6\,
      O(0) => p_13_in,
      S(3 downto 2) => B"00",
      S(1) => Chk_Valid_Inst_n_85,
      S(0) => Chk_Valid_Inst_n_86
    );
\lookup_offset_cnt_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => lookup_offset_first1,
      D => lookup_offset_cnt_cmb(0),
      Q => lookup_offset_cnt(0),
      R => ARESET_I
    );
\lookup_offset_cnt_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => lookup_offset_first1,
      D => lookup_offset_cnt_cmb(1),
      Q => lookup_offset_cnt(1),
      R => ARESET_I
    );
\lookup_offset_cnt_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => lookup_offset_first1,
      D => lookup_offset_cnt_cmb(2),
      Q => lookup_offset_cnt(2),
      R => ARESET_I
    );
\lookup_offset_cnt_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => lookup_offset_first1,
      D => lookup_offset_cnt_cmb(3),
      Q => lookup_offset_cnt(3),
      R => ARESET_I
    );
\lookup_offset_cnt_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => lookup_offset_first1,
      D => lookup_offset_cnt_cmb(4),
      Q => lookup_offset_cnt(4),
      R => ARESET_I
    );
\lookup_offset_cnt_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => lookup_offset_first1,
      D => lookup_offset_cnt_cmb(5),
      Q => lookup_offset_cnt(5),
      R => ARESET_I
    );
lookup_offset_first_reg: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => '1',
      D => Chk_Valid_Inst_n_91,
      Q => \^lookup_offset_first\,
      R => '0'
    );
\lookup_offset_len_cnt_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => lookup_offset_first1,
      D => minusOp(0),
      Q => \lookup_offset_len_cnt_reg__0\(0),
      R => ARESET_I
    );
\lookup_offset_len_cnt_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => lookup_offset_first1,
      D => minusOp(1),
      Q => \lookup_offset_len_cnt_reg__0\(1),
      R => ARESET_I
    );
\lookup_offset_len_cnt_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => lookup_offset_first1,
      D => minusOp(2),
      Q => \lookup_offset_len_cnt_reg__0\(2),
      R => ARESET_I
    );
\lookup_offset_len_cnt_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => lookup_offset_first1,
      D => minusOp(3),
      Q => \lookup_offset_len_cnt_reg__0\(3),
      R => ARESET_I
    );
\lookup_offset_len_cnt_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => lookup_offset_first1,
      D => minusOp(4),
      Q => \lookup_offset_len_cnt_reg__0\(4),
      R => ARESET_I
    );
\lookup_offset_len_cnt_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => lookup_offset_first1,
      D => Chk_Valid_Inst_n_53,
      Q => \lookup_offset_len_cnt_reg__0\(5),
      R => ARESET_I
    );
\lookup_offset_len_cnt_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => lookup_offset_first1,
      D => minusOp(6),
      Q => \lookup_offset_len_cnt_reg__0\(6),
      R => ARESET_I
    );
\lookup_offset_len_cnt_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => lookup_offset_first1,
      D => minusOp(7),
      Q => \lookup_offset_len_cnt_reg__0\(7),
      R => ARESET_I
    );
lookup_read_hit_d1_reg: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => '1',
      D => p_185_in,
      Q => lookup_read_hit_d1,
      R => ARESET_I
    );
lookup_restart_mem_done_reg: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => '1',
      D => LU_PC_And_Inst5_n_17,
      Q => lookup_restart_mem_done,
      R => lud_write_hit_done
    );
lu_check_allow_write_reg: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \^lookup_mem_piperun\,
      D => '1',
      Q => \^lookup_wm_allow_write\,
      R => ARESET_I
    );
\lu_check_info_delayed_reg[Wr]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => '1',
      D => \lu_check_info_reg[Wr]__0\,
      Q => \lu_check_info_delayed_reg[Wr_n_0_]\,
      R => ARESET_I
    );
\lu_check_info_reg[Addr][0]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \^lookup_mem_piperun\,
      D => \lu_mem_info_reg[Addr_n_0_][0]\,
      Q => \^update_info_reg[addr][5]_0\(0),
      R => ARESET_I
    );
\lu_check_info_reg[Addr][14]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \^lookup_mem_piperun\,
      D => lu_mem_force_way,
      Q => lookup_stall_addr(14),
      R => ARESET_I
    );
\lu_check_info_reg[Addr][15]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \^lookup_mem_piperun\,
      D => \lu_mem_info_reg[Addr_n_0_][15]\,
      Q => lookup_stall_addr(15),
      R => ARESET_I
    );
\lu_check_info_reg[Addr][16]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \^lookup_mem_piperun\,
      D => \lu_mem_info_reg[Addr_n_0_][16]\,
      Q => lookup_stall_addr(16),
      R => ARESET_I
    );
\lu_check_info_reg[Addr][17]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \^lookup_mem_piperun\,
      D => \lu_mem_info_reg[Addr_n_0_][17]\,
      Q => lookup_stall_addr(17),
      R => ARESET_I
    );
\lu_check_info_reg[Addr][18]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \^lookup_mem_piperun\,
      D => \lu_mem_info_reg[Addr_n_0_][18]\,
      Q => lookup_stall_addr(18),
      R => ARESET_I
    );
\lu_check_info_reg[Addr][19]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \^lookup_mem_piperun\,
      D => \lu_mem_info_reg[Addr_n_0_][19]\,
      Q => lookup_stall_addr(19),
      R => ARESET_I
    );
\lu_check_info_reg[Addr][1]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \^lookup_mem_piperun\,
      D => \lu_mem_info_reg[Addr_n_0_][1]\,
      Q => \^update_info_reg[addr][5]_0\(1),
      R => ARESET_I
    );
\lu_check_info_reg[Addr][20]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \^lookup_mem_piperun\,
      D => \lu_mem_info_reg[Addr_n_0_][20]\,
      Q => lookup_stall_addr(20),
      R => ARESET_I
    );
\lu_check_info_reg[Addr][21]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \^lookup_mem_piperun\,
      D => \lu_mem_info_reg[Addr_n_0_][21]\,
      Q => lookup_stall_addr(21),
      R => ARESET_I
    );
\lu_check_info_reg[Addr][22]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \^lookup_mem_piperun\,
      D => \lu_mem_info_reg[Addr_n_0_][22]\,
      Q => lookup_stall_addr(22),
      R => ARESET_I
    );
\lu_check_info_reg[Addr][23]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \^lookup_mem_piperun\,
      D => \lu_mem_info_reg[Addr_n_0_][23]\,
      Q => lookup_stall_addr(23),
      R => ARESET_I
    );
\lu_check_info_reg[Addr][24]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \^lookup_mem_piperun\,
      D => \lu_mem_info_reg[Addr_n_0_][24]\,
      Q => lookup_stall_addr(24),
      R => ARESET_I
    );
\lu_check_info_reg[Addr][25]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \^lookup_mem_piperun\,
      D => \lu_mem_info_reg[Addr_n_0_][25]\,
      Q => lookup_stall_addr(25),
      R => ARESET_I
    );
\lu_check_info_reg[Addr][26]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \^lookup_mem_piperun\,
      D => \lu_mem_info_reg[Addr_n_0_][26]\,
      Q => lookup_stall_addr(26),
      R => ARESET_I
    );
\lu_check_info_reg[Addr][27]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \^lookup_mem_piperun\,
      D => \lu_mem_info_reg[Addr_n_0_][27]\,
      Q => lookup_stall_addr(27),
      R => ARESET_I
    );
\lu_check_info_reg[Addr][28]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \^lookup_mem_piperun\,
      D => \lu_mem_info_reg[Addr_n_0_][28]\,
      Q => lookup_stall_addr(28),
      R => ARESET_I
    );
\lu_check_info_reg[Addr][29]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \^lookup_mem_piperun\,
      D => \lu_mem_info_reg[Addr_n_0_][29]\,
      Q => lookup_stall_addr(29),
      R => ARESET_I
    );
\lu_check_info_reg[Addr][2]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \^lookup_mem_piperun\,
      D => \lu_mem_info_reg[Addr_n_0_][2]\,
      Q => \^update_info_reg[addr][5]_0\(2),
      R => ARESET_I
    );
\lu_check_info_reg[Addr][30]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \^lookup_mem_piperun\,
      D => \lu_mem_info_reg[Addr_n_0_][30]\,
      Q => lookup_stall_addr(30),
      R => ARESET_I
    );
\lu_check_info_reg[Addr][31]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \^lookup_mem_piperun\,
      D => \lu_mem_info_reg[Addr_n_0_][31]\,
      Q => lookup_stall_addr(31),
      R => ARESET_I
    );
\lu_check_info_reg[Addr][3]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \^lookup_mem_piperun\,
      D => \lu_mem_info_reg[Addr_n_0_][3]\,
      Q => \^update_info_reg[addr][5]_0\(3),
      R => ARESET_I
    );
\lu_check_info_reg[Addr][4]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \^lookup_mem_piperun\,
      D => \lu_mem_info_reg[Addr_n_0_][4]\,
      Q => \^update_info_reg[addr][5]_0\(4),
      R => ARESET_I
    );
\lu_check_info_reg[Addr][5]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \^lookup_mem_piperun\,
      D => \lu_mem_info_reg[Addr_n_0_][5]\,
      Q => \^update_info_reg[addr][5]_0\(5),
      R => ARESET_I
    );
\lu_check_info_reg[Addr_Stp][0]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \^lookup_mem_piperun\,
      D => \lu_mem_info_reg[Addr_Stp_n_0_][0]\,
      Q => \^update_info_reg[addr_stp][5]_0\(0),
      R => ARESET_I
    );
\lu_check_info_reg[Addr_Stp][1]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \^lookup_mem_piperun\,
      D => \lu_mem_info_reg[Addr_Stp_n_0_][1]\,
      Q => \^update_info_reg[addr_stp][5]_0\(1),
      R => ARESET_I
    );
\lu_check_info_reg[Addr_Stp][2]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \^lookup_mem_piperun\,
      D => \lu_mem_info_reg[Addr_Stp_n_0_][2]\,
      Q => \^update_info_reg[addr_stp][5]_0\(2),
      R => ARESET_I
    );
\lu_check_info_reg[Addr_Stp][3]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \^lookup_mem_piperun\,
      D => \lu_mem_info_reg[Addr_Stp_n_0_][3]\,
      Q => \^update_info_reg[addr_stp][5]_0\(3),
      R => ARESET_I
    );
\lu_check_info_reg[Addr_Stp][4]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \^lookup_mem_piperun\,
      D => \lu_mem_info_reg[Addr_Stp_n_0_][4]\,
      Q => \^update_info_reg[addr_stp][5]_0\(4),
      R => ARESET_I
    );
\lu_check_info_reg[Addr_Stp][5]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \^lookup_mem_piperun\,
      D => \lu_mem_info_reg[Addr_Stp_n_0_][5]\,
      Q => \^update_info_reg[addr_stp][5]_0\(5),
      R => ARESET_I
    );
\lu_check_info_reg[Addr_Use][0]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \^lookup_mem_piperun\,
      D => \lu_mem_info_reg[Addr_Use_n_0_][0]\,
      Q => \^update_info_reg[addr_use][5]_0\(0),
      R => ARESET_I
    );
\lu_check_info_reg[Addr_Use][1]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \^lookup_mem_piperun\,
      D => \lu_mem_info_reg[Addr_Use_n_0_][1]\,
      Q => \^update_info_reg[addr_use][5]_0\(1),
      R => ARESET_I
    );
\lu_check_info_reg[Addr_Use][2]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \^lookup_mem_piperun\,
      D => \lu_mem_info_reg[Addr_Use_n_0_][2]\,
      Q => \^update_info_reg[addr_use][5]_0\(2),
      R => ARESET_I
    );
\lu_check_info_reg[Addr_Use][3]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \^lookup_mem_piperun\,
      D => \lu_mem_info_reg[Addr_Use_n_0_][3]\,
      Q => \^update_info_reg[addr_use][5]_0\(3),
      R => ARESET_I
    );
\lu_check_info_reg[Addr_Use][4]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \^lookup_mem_piperun\,
      D => \lu_mem_info_reg[Addr_Use_n_0_][4]\,
      Q => \^update_info_reg[addr_use][5]_0\(4),
      R => ARESET_I
    );
\lu_check_info_reg[Addr_Use][5]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \^lookup_mem_piperun\,
      D => \lu_mem_info_reg[Addr_Use_n_0_][5]\,
      Q => \^update_info_reg[addr_use][5]_0\(5),
      R => ARESET_I
    );
\lu_check_info_reg[Allocate]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \^lookup_mem_piperun\,
      D => \lu_mem_info_reg[Allocate]__0\,
      Q => \lu_check_info_reg[Allocate]__0\,
      R => ARESET_I
    );
\lu_check_info_reg[Early]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \^lookup_mem_piperun\,
      D => \lu_mem_info_reg[Early]__0\,
      Q => \lu_check_info_reg[Early]__0\,
      R => ARESET_I
    );
\lu_check_info_reg[Keep]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \^lookup_mem_piperun\,
      D => \lu_mem_info_reg[Keep]__0\,
      Q => \lu_check_info_reg[Keep_n_0_]\,
      R => ARESET_I
    );
\lu_check_info_reg[KillHit]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \^lookup_mem_piperun\,
      D => \lu_mem_info_reg[Force_Hit_n_0_]\,
      Q => \lu_check_info_reg[KillHit]__0\,
      R => ARESET_I
    );
\lu_check_info_reg[Kind]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \^lookup_mem_piperun\,
      D => \lu_mem_info_reg[Kind_n_0_]\,
      Q => \^update_info_reg[kind]_0\,
      R => ARESET_I
    );
\lu_check_info_reg[Len][0]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \^lookup_mem_piperun\,
      D => \lu_mem_info_reg[Len]\(0),
      Q => \lu_check_info_reg[Len]\(0),
      R => ARESET_I
    );
\lu_check_info_reg[Len][1]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \^lookup_mem_piperun\,
      D => \lu_mem_info_reg[Len]\(1),
      Q => \lu_check_info_reg[Len]\(1),
      R => ARESET_I
    );
\lu_check_info_reg[Len][2]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \^lookup_mem_piperun\,
      D => \lu_mem_info_reg[Len]\(2),
      Q => \lu_check_info_reg[Len]\(2),
      R => ARESET_I
    );
\lu_check_info_reg[Len][3]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \^lookup_mem_piperun\,
      D => \lu_mem_info_reg[Len]\(3),
      Q => \lu_check_info_reg[Len]\(3),
      R => ARESET_I
    );
\lu_check_info_reg[Len][4]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \^lookup_mem_piperun\,
      D => \lu_mem_info_reg[Len]\(4),
      Q => \lu_check_info_reg[Len]\(4),
      R => ARESET_I
    );
\lu_check_info_reg[Len][5]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \^lookup_mem_piperun\,
      D => \lu_mem_info_reg[Len]\(5),
      Q => \lu_check_info_reg[Len]\(5),
      R => ARESET_I
    );
\lu_check_info_reg[Len][6]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \^lookup_mem_piperun\,
      D => \lu_mem_info_reg[Len]\(6),
      Q => \lu_check_info_reg[Len]\(6),
      R => ARESET_I
    );
\lu_check_info_reg[Len][7]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \^lookup_mem_piperun\,
      D => \lu_mem_info_reg[Len]\(7),
      Q => \lu_check_info_reg[Len]\(7),
      R => ARESET_I
    );
\lu_check_info_reg[Port_Num][0]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \^lookup_mem_piperun\,
      D => \^lu_check_info_reg[port_num][0]_0\,
      Q => \^update_info_reg[port_num][0]_0\,
      R => ARESET_I
    );
\lu_check_info_reg[Size][0]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \^lookup_mem_piperun\,
      D => \lu_mem_info_reg[Size]\(0),
      Q => \lu_check_info_reg[Size_n_0_][0]\,
      R => ARESET_I
    );
\lu_check_info_reg[Size][1]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \^lookup_mem_piperun\,
      D => \lu_mem_info_reg[Size]\(1),
      Q => \lu_check_info_reg[Size_n_0_][1]\,
      R => ARESET_I
    );
\lu_check_info_reg[Size][2]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \^lookup_mem_piperun\,
      D => \lu_mem_info_reg[Size]\(2),
      Q => \lu_check_info_reg[Size_n_0_][2]\,
      R => ARESET_I
    );
\lu_check_info_reg[Wr]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \^lookup_mem_piperun\,
      D => \lu_mem_info_reg[Wr]__0\,
      Q => \lu_check_info_reg[Wr]__0\,
      R => ARESET_I
    );
\lu_check_locked_hit_copy_lb_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => lu_mem_piperun_or_conflict,
      D => lu_mem_locked_hit_copy_lb_0,
      Q => lu_check_locked_hit_copy_lb(0),
      R => ARESET_I
    );
\lu_check_locked_hit_copy_lb_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => lu_mem_piperun_or_conflict,
      D => lu_mem_locked_hit_copy_lb_1,
      Q => lu_check_locked_hit_copy_lb(1),
      R => ARESET_I
    );
\lu_check_locked_hit_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => lu_mem_piperun_or_conflict,
      D => lu_mem_locked_hit_0,
      Q => lu_check_locked_hit(0),
      R => ARESET_I
    );
\lu_check_locked_hit_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => lu_mem_piperun_or_conflict,
      D => lu_mem_locked_hit_1,
      Q => lu_check_locked_hit(1),
      R => ARESET_I
    );
\lu_check_locked_write_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => lu_mem_piperun_or_conflict,
      D => lu_mem_locked_write_0,
      Q => \lu_check_locked_write_reg_n_0_[0]\,
      R => ARESET_I
    );
\lu_check_locked_write_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => lu_mem_piperun_or_conflict,
      D => lu_mem_locked_write_1,
      Q => \lu_check_locked_write_reg_n_0_[1]\,
      R => ARESET_I
    );
lu_check_multi_beat_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => lu_mem_single_beat_reg_n_0,
      O => lu_check_multi_beat_i_1_n_0
    );
lu_check_multi_beat_reg: unisim.vcomponents.FDSE
     port map (
      C => ACLK,
      CE => \^lookup_mem_piperun\,
      D => lu_check_multi_beat_i_1_n_0,
      Q => lu_check_multi_beat,
      S => ARESET_I
    );
\lu_check_port_one_hot[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^lu_check_info_reg[port_num][0]_0\,
      O => \lu_check_port_one_hot[0]_i_1_n_0\
    );
\lu_check_port_one_hot_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \^lookup_mem_piperun\,
      D => \lu_check_port_one_hot[0]_i_1_n_0\,
      Q => \lu_check_port_one_hot_reg_n_0_[0]\,
      R => ARESET_I
    );
\lu_check_protected_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => lu_mem_piperun_or_conflict,
      D => lu_mem_protected(0),
      Q => \^lu_mem_protect_conflict_reg_0\(0),
      R => ARESET_I
    );
\lu_check_protected_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => lu_mem_piperun_or_conflict,
      D => lu_mem_protected(1),
      Q => \^lu_mem_protect_conflict_reg_0\(1),
      R => ARESET_I
    );
\lu_check_protected_way_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => '1',
      D => Chk_Valid_Inst_n_97,
      Q => lu_check_protected_way,
      R => ARESET_I
    );
lu_check_read_info_done_reg: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => '1',
      D => Chk_Valid_Inst_n_96,
      Q => lu_check_read_info_done,
      R => '0'
    );
lu_check_single_beat_reg: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \^lookup_mem_piperun\,
      D => lu_mem_single_beat_reg_n_0,
      Q => lu_check_single_beat,
      R => ARESET_I
    );
\lu_check_tag_addr_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \^lookup_mem_piperun\,
      D => \^lu_check_tag_addr_reg[10]_0\,
      Q => \^d\(4),
      R => ARESET_I
    );
\lu_check_tag_addr_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \^lookup_mem_piperun\,
      D => \^lu_check_tag_addr_reg[11]_0\,
      Q => \^d\(5),
      R => ARESET_I
    );
\lu_check_tag_addr_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \^lookup_mem_piperun\,
      D => \^b_vec\(0),
      Q => \^d\(6),
      R => ARESET_I
    );
\lu_check_tag_addr_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \^lookup_mem_piperun\,
      D => \^b_vec\(1),
      Q => \^d\(7),
      R => ARESET_I
    );
\lu_check_tag_addr_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \^lookup_mem_piperun\,
      D => \^lu_check_tag_addr_reg[6]_0\,
      Q => \^d\(0),
      R => ARESET_I
    );
\lu_check_tag_addr_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \^lookup_mem_piperun\,
      D => \^lu_check_tag_addr_reg[7]_0\,
      Q => \^d\(1),
      R => ARESET_I
    );
\lu_check_tag_addr_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \^lookup_mem_piperun\,
      D => \^lu_check_tag_addr_reg[8]_0\,
      Q => \^d\(2),
      R => ARESET_I
    );
\lu_check_tag_addr_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \^lookup_mem_piperun\,
      D => \^lu_check_tag_addr_reg[9]_0\,
      Q => \^d\(3),
      R => ARESET_I
    );
\lu_check_tag_hit_copy_ds_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => lu_mem_piperun_or_conflict,
      D => lu_mem_tag_hit_copy_ds_0,
      Q => lu_check_tag_hit_copy_ds(0),
      R => ARESET_I
    );
\lu_check_tag_hit_copy_ds_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => lu_mem_piperun_or_conflict,
      D => lu_mem_tag_hit_copy_ds_1,
      Q => lu_check_tag_hit_copy_ds(1),
      R => ARESET_I
    );
\lu_check_tag_hit_copy_lb_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => lu_mem_piperun_or_conflict,
      D => lu_mem_tag_hit_copy_lb_0,
      Q => lu_check_tag_hit_copy_lb(0),
      R => ARESET_I
    );
\lu_check_tag_hit_copy_lb_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => lu_mem_piperun_or_conflict,
      D => lu_mem_tag_hit_copy_lb_1,
      Q => lu_check_tag_hit_copy_lb(1),
      R => ARESET_I
    );
\lu_check_tag_hit_copy_md_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => lu_mem_piperun_or_conflict,
      D => lu_mem_tag_hit_copy_md_0,
      Q => lu_check_tag_hit_copy_md(0),
      R => ARESET_I
    );
\lu_check_tag_hit_copy_md_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => lu_mem_piperun_or_conflict,
      D => lu_mem_tag_hit_copy_md_1,
      Q => lu_check_tag_hit_copy_md(1),
      R => ARESET_I
    );
\lu_check_tag_hit_copy_pc_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => lu_mem_piperun_or_conflict,
      D => lu_mem_tag_hit_copy_pc_0,
      Q => lu_check_tag_hit_copy_pc(0),
      R => ARESET_I
    );
\lu_check_tag_hit_copy_pc_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => lu_mem_piperun_or_conflict,
      D => lu_mem_tag_hit_copy_pc_1,
      Q => lu_check_tag_hit_copy_pc(1),
      R => ARESET_I
    );
\lu_check_tag_hit_copy_rs_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => lu_mem_piperun_or_conflict,
      D => lu_mem_tag_hit_copy_rs_0,
      Q => lu_check_tag_hit_copy_rs(0),
      R => ARESET_I
    );
\lu_check_tag_hit_copy_rs_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => lu_mem_piperun_or_conflict,
      D => lu_mem_tag_hit_copy_rs_1,
      Q => lu_check_tag_hit_copy_rs(1),
      R => ARESET_I
    );
\lu_check_tag_hit_copy_wm_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => lu_mem_piperun_or_conflict,
      D => lu_mem_tag_hit_copy_wm_0,
      Q => lu_check_tag_hit_copy_wm(0),
      R => ARESET_I
    );
\lu_check_tag_hit_copy_wm_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => lu_mem_piperun_or_conflict,
      D => lu_mem_tag_hit_copy_wm_1,
      Q => lu_check_tag_hit_copy_wm(1),
      R => ARESET_I
    );
\lu_check_tag_hit_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => lu_mem_piperun_or_conflict,
      D => lu_mem_tag_hit_0,
      Q => \lu_check_tag_hit_reg_n_0_[0]\,
      R => ARESET_I
    );
\lu_check_tag_hit_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => lu_mem_piperun_or_conflict,
      D => lu_mem_tag_hit_1,
      Q => lookup_tag_assoc_way,
      R => ARESET_I
    );
\lu_check_tag_reg[0][Addr][14]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => lu_mem_piperun_or_conflict,
      D => DATA_OUTA(0),
      Q => \lu_check_tag_reg[0][Addr]\(14),
      R => ARESET_I
    );
\lu_check_tag_reg[0][Addr][15]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => lu_mem_piperun_or_conflict,
      D => DATA_OUTA(1),
      Q => \lu_check_tag_reg[0][Addr]\(15),
      R => ARESET_I
    );
\lu_check_tag_reg[0][Addr][16]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => lu_mem_piperun_or_conflict,
      D => DATA_OUTA(2),
      Q => \lu_check_tag_reg[0][Addr]\(16),
      R => ARESET_I
    );
\lu_check_tag_reg[0][Addr][17]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => lu_mem_piperun_or_conflict,
      D => DATA_OUTA(3),
      Q => \lu_check_tag_reg[0][Addr]\(17),
      R => ARESET_I
    );
\lu_check_tag_reg[0][Addr][18]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => lu_mem_piperun_or_conflict,
      D => DATA_OUTA(4),
      Q => \lu_check_tag_reg[0][Addr]\(18),
      R => ARESET_I
    );
\lu_check_tag_reg[0][Addr][19]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => lu_mem_piperun_or_conflict,
      D => DATA_OUTA(5),
      Q => \lu_check_tag_reg[0][Addr]\(19),
      R => ARESET_I
    );
\lu_check_tag_reg[0][Addr][20]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => lu_mem_piperun_or_conflict,
      D => DATA_OUTA(6),
      Q => \lu_check_tag_reg[0][Addr]\(20),
      R => ARESET_I
    );
\lu_check_tag_reg[0][Addr][21]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => lu_mem_piperun_or_conflict,
      D => DATA_OUTA(7),
      Q => \lu_check_tag_reg[0][Addr]\(21),
      R => ARESET_I
    );
\lu_check_tag_reg[0][Addr][22]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => lu_mem_piperun_or_conflict,
      D => DATA_OUTA(8),
      Q => \lu_check_tag_reg[0][Addr]\(22),
      R => ARESET_I
    );
\lu_check_tag_reg[0][Addr][23]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => lu_mem_piperun_or_conflict,
      D => DATA_OUTA(9),
      Q => \lu_check_tag_reg[0][Addr]\(23),
      R => ARESET_I
    );
\lu_check_tag_reg[0][Addr][24]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => lu_mem_piperun_or_conflict,
      D => DATA_OUTA(10),
      Q => \lu_check_tag_reg[0][Addr]\(24),
      R => ARESET_I
    );
\lu_check_tag_reg[0][Addr][25]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => lu_mem_piperun_or_conflict,
      D => DATA_OUTA(11),
      Q => \lu_check_tag_reg[0][Addr]\(25),
      R => ARESET_I
    );
\lu_check_tag_reg[0][Addr][26]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => lu_mem_piperun_or_conflict,
      D => DATA_OUTA(12),
      Q => \lu_check_tag_reg[0][Addr]\(26),
      R => ARESET_I
    );
\lu_check_tag_reg[0][Addr][27]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => lu_mem_piperun_or_conflict,
      D => DATA_OUTA(13),
      Q => \lu_check_tag_reg[0][Addr]\(27),
      R => ARESET_I
    );
\lu_check_tag_reg[0][Addr][28]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => lu_mem_piperun_or_conflict,
      D => DATA_OUTA(14),
      Q => \lu_check_tag_reg[0][Addr]\(28),
      R => ARESET_I
    );
\lu_check_tag_reg[0][Addr][29]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => lu_mem_piperun_or_conflict,
      D => DATA_OUTA(15),
      Q => \lu_check_tag_reg[0][Addr]\(29),
      R => ARESET_I
    );
\lu_check_tag_reg[0][Addr][30]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => lu_mem_piperun_or_conflict,
      D => DATA_OUTA(16),
      Q => \lu_check_tag_reg[0][Addr]\(30),
      R => ARESET_I
    );
\lu_check_tag_reg[0][Addr][31]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => lu_mem_piperun_or_conflict,
      D => DATA_OUTA(17),
      Q => \lu_check_tag_reg[0][Addr]\(31),
      R => ARESET_I
    );
\lu_check_tag_reg[1][Addr][14]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => lu_mem_piperun_or_conflict,
      D => DATA_OUTA(21),
      Q => \lu_check_tag_reg[1][Addr]\(14),
      R => ARESET_I
    );
\lu_check_tag_reg[1][Addr][15]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => lu_mem_piperun_or_conflict,
      D => DATA_OUTA(22),
      Q => \lu_check_tag_reg[1][Addr]\(15),
      R => ARESET_I
    );
\lu_check_tag_reg[1][Addr][16]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => lu_mem_piperun_or_conflict,
      D => DATA_OUTA(23),
      Q => \lu_check_tag_reg[1][Addr]\(16),
      R => ARESET_I
    );
\lu_check_tag_reg[1][Addr][17]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => lu_mem_piperun_or_conflict,
      D => DATA_OUTA(24),
      Q => \lu_check_tag_reg[1][Addr]\(17),
      R => ARESET_I
    );
\lu_check_tag_reg[1][Addr][18]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => lu_mem_piperun_or_conflict,
      D => DATA_OUTA(25),
      Q => \lu_check_tag_reg[1][Addr]\(18),
      R => ARESET_I
    );
\lu_check_tag_reg[1][Addr][19]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => lu_mem_piperun_or_conflict,
      D => DATA_OUTA(26),
      Q => \lu_check_tag_reg[1][Addr]\(19),
      R => ARESET_I
    );
\lu_check_tag_reg[1][Addr][20]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => lu_mem_piperun_or_conflict,
      D => DATA_OUTA(27),
      Q => \lu_check_tag_reg[1][Addr]\(20),
      R => ARESET_I
    );
\lu_check_tag_reg[1][Addr][21]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => lu_mem_piperun_or_conflict,
      D => DATA_OUTA(28),
      Q => \lu_check_tag_reg[1][Addr]\(21),
      R => ARESET_I
    );
\lu_check_tag_reg[1][Addr][22]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => lu_mem_piperun_or_conflict,
      D => DATA_OUTA(29),
      Q => \lu_check_tag_reg[1][Addr]\(22),
      R => ARESET_I
    );
\lu_check_tag_reg[1][Addr][23]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => lu_mem_piperun_or_conflict,
      D => DATA_OUTA(30),
      Q => \lu_check_tag_reg[1][Addr]\(23),
      R => ARESET_I
    );
\lu_check_tag_reg[1][Addr][24]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => lu_mem_piperun_or_conflict,
      D => DATA_OUTA(31),
      Q => \lu_check_tag_reg[1][Addr]\(24),
      R => ARESET_I
    );
\lu_check_tag_reg[1][Addr][25]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => lu_mem_piperun_or_conflict,
      D => DATA_OUTA(32),
      Q => \lu_check_tag_reg[1][Addr]\(25),
      R => ARESET_I
    );
\lu_check_tag_reg[1][Addr][26]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => lu_mem_piperun_or_conflict,
      D => DATA_OUTA(33),
      Q => \lu_check_tag_reg[1][Addr]\(26),
      R => ARESET_I
    );
\lu_check_tag_reg[1][Addr][27]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => lu_mem_piperun_or_conflict,
      D => DATA_OUTA(34),
      Q => \lu_check_tag_reg[1][Addr]\(27),
      R => ARESET_I
    );
\lu_check_tag_reg[1][Addr][28]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => lu_mem_piperun_or_conflict,
      D => DATA_OUTA(35),
      Q => \lu_check_tag_reg[1][Addr]\(28),
      R => ARESET_I
    );
\lu_check_tag_reg[1][Addr][29]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => lu_mem_piperun_or_conflict,
      D => DATA_OUTA(36),
      Q => \lu_check_tag_reg[1][Addr]\(29),
      R => ARESET_I
    );
\lu_check_tag_reg[1][Addr][30]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => lu_mem_piperun_or_conflict,
      D => DATA_OUTA(37),
      Q => \lu_check_tag_reg[1][Addr]\(30),
      R => ARESET_I
    );
\lu_check_tag_reg[1][Addr][31]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => lu_mem_piperun_or_conflict,
      D => DATA_OUTA(38),
      Q => \lu_check_tag_reg[1][Addr]\(31),
      R => ARESET_I
    );
\lu_check_valid_bits_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => lu_mem_piperun_or_conflict,
      D => \update_release_tag_reg[Valid]_1\(0),
      Q => lu_check_valid_bits(0),
      R => ARESET_I
    );
\lu_check_valid_bits_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => lu_mem_piperun_or_conflict,
      D => \update_release_tag_reg[Valid]_1\(1),
      Q => lu_check_valid_bits(1),
      R => ARESET_I
    );
lu_check_valid_delayed_reg: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => '1',
      D => \^lu_check_valid_delayed_reg_0\,
      Q => lu_check_valid_delayed,
      R => ARESET_I
    );
lu_check_wait_for_update_reg: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => '1',
      D => Chk_Valid_Inst_n_92,
      Q => lu_check_wait_for_update,
      R => '0'
    );
lu_check_wr_already_pushed_reg: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => '1',
      D => Chk_Valid_Inst_n_93,
      Q => lu_check_wr_already_pushed,
      R => '0'
    );
lu_check_write_alloc_reg: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \^lookup_mem_piperun\,
      D => lu_mem_write_alloc,
      Q => lu_check_write_alloc,
      R => ARESET_I
    );
lu_ds_last_beat_next_last_n_reg: unisim.vcomponents.FDSE
     port map (
      C => ACLK,
      CE => lookup_offset_first1,
      D => lu_ds_last_beat_next_last_n,
      Q => lu_ds_last_beat_next_last_n_reg_n_0,
      S => ARESET_I
    );
\lu_mem_force_way_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \^lookup_fetch_piperun\,
      D => Q(14),
      Q => lu_mem_force_way,
      R => ARESET_I
    );
\lu_mem_info_reg[Addr][0]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \^lookup_fetch_piperun\,
      D => Q(0),
      Q => \lu_mem_info_reg[Addr_n_0_][0]\,
      R => ARESET_I
    );
\lu_mem_info_reg[Addr][10]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \^lookup_fetch_piperun\,
      D => Q(10),
      Q => \^lu_check_tag_addr_reg[10]_0\,
      R => ARESET_I
    );
\lu_mem_info_reg[Addr][11]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \^lookup_fetch_piperun\,
      D => Q(11),
      Q => \^lu_check_tag_addr_reg[11]_0\,
      R => ARESET_I
    );
\lu_mem_info_reg[Addr][12]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \^lookup_fetch_piperun\,
      D => Q(12),
      Q => \^b_vec\(0),
      R => ARESET_I
    );
\lu_mem_info_reg[Addr][13]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \^lookup_fetch_piperun\,
      D => Q(13),
      Q => \^b_vec\(1),
      R => ARESET_I
    );
\lu_mem_info_reg[Addr][15]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \^lookup_fetch_piperun\,
      D => Q(15),
      Q => \lu_mem_info_reg[Addr_n_0_][15]\,
      R => ARESET_I
    );
\lu_mem_info_reg[Addr][16]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \^lookup_fetch_piperun\,
      D => Q(16),
      Q => \lu_mem_info_reg[Addr_n_0_][16]\,
      R => ARESET_I
    );
\lu_mem_info_reg[Addr][17]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \^lookup_fetch_piperun\,
      D => Q(17),
      Q => \lu_mem_info_reg[Addr_n_0_][17]\,
      R => ARESET_I
    );
\lu_mem_info_reg[Addr][18]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \^lookup_fetch_piperun\,
      D => Q(18),
      Q => \lu_mem_info_reg[Addr_n_0_][18]\,
      R => ARESET_I
    );
\lu_mem_info_reg[Addr][19]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \^lookup_fetch_piperun\,
      D => Q(19),
      Q => \lu_mem_info_reg[Addr_n_0_][19]\,
      R => ARESET_I
    );
\lu_mem_info_reg[Addr][1]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \^lookup_fetch_piperun\,
      D => Q(1),
      Q => \lu_mem_info_reg[Addr_n_0_][1]\,
      R => ARESET_I
    );
\lu_mem_info_reg[Addr][20]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \^lookup_fetch_piperun\,
      D => Q(20),
      Q => \lu_mem_info_reg[Addr_n_0_][20]\,
      R => ARESET_I
    );
\lu_mem_info_reg[Addr][21]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \^lookup_fetch_piperun\,
      D => Q(21),
      Q => \lu_mem_info_reg[Addr_n_0_][21]\,
      R => ARESET_I
    );
\lu_mem_info_reg[Addr][22]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \^lookup_fetch_piperun\,
      D => Q(22),
      Q => \lu_mem_info_reg[Addr_n_0_][22]\,
      R => ARESET_I
    );
\lu_mem_info_reg[Addr][23]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \^lookup_fetch_piperun\,
      D => Q(23),
      Q => \lu_mem_info_reg[Addr_n_0_][23]\,
      R => ARESET_I
    );
\lu_mem_info_reg[Addr][24]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \^lookup_fetch_piperun\,
      D => Q(24),
      Q => \lu_mem_info_reg[Addr_n_0_][24]\,
      R => ARESET_I
    );
\lu_mem_info_reg[Addr][25]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \^lookup_fetch_piperun\,
      D => Q(25),
      Q => \lu_mem_info_reg[Addr_n_0_][25]\,
      R => ARESET_I
    );
\lu_mem_info_reg[Addr][26]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \^lookup_fetch_piperun\,
      D => Q(26),
      Q => \lu_mem_info_reg[Addr_n_0_][26]\,
      R => ARESET_I
    );
\lu_mem_info_reg[Addr][27]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \^lookup_fetch_piperun\,
      D => Q(27),
      Q => \lu_mem_info_reg[Addr_n_0_][27]\,
      R => ARESET_I
    );
\lu_mem_info_reg[Addr][28]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \^lookup_fetch_piperun\,
      D => Q(28),
      Q => \lu_mem_info_reg[Addr_n_0_][28]\,
      R => ARESET_I
    );
\lu_mem_info_reg[Addr][29]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \^lookup_fetch_piperun\,
      D => Q(29),
      Q => \lu_mem_info_reg[Addr_n_0_][29]\,
      R => ARESET_I
    );
\lu_mem_info_reg[Addr][2]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \^lookup_fetch_piperun\,
      D => Q(2),
      Q => \lu_mem_info_reg[Addr_n_0_][2]\,
      R => ARESET_I
    );
\lu_mem_info_reg[Addr][30]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \^lookup_fetch_piperun\,
      D => Q(30),
      Q => \lu_mem_info_reg[Addr_n_0_][30]\,
      R => ARESET_I
    );
\lu_mem_info_reg[Addr][31]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \^lookup_fetch_piperun\,
      D => Q(31),
      Q => \lu_mem_info_reg[Addr_n_0_][31]\,
      R => ARESET_I
    );
\lu_mem_info_reg[Addr][3]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \^lookup_fetch_piperun\,
      D => Q(3),
      Q => \lu_mem_info_reg[Addr_n_0_][3]\,
      R => ARESET_I
    );
\lu_mem_info_reg[Addr][4]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \^lookup_fetch_piperun\,
      D => Q(4),
      Q => \lu_mem_info_reg[Addr_n_0_][4]\,
      R => ARESET_I
    );
\lu_mem_info_reg[Addr][5]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \^lookup_fetch_piperun\,
      D => Q(5),
      Q => \lu_mem_info_reg[Addr_n_0_][5]\,
      R => ARESET_I
    );
\lu_mem_info_reg[Addr][6]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \^lookup_fetch_piperun\,
      D => Q(6),
      Q => \^lu_check_tag_addr_reg[6]_0\,
      R => ARESET_I
    );
\lu_mem_info_reg[Addr][7]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \^lookup_fetch_piperun\,
      D => Q(7),
      Q => \^lu_check_tag_addr_reg[7]_0\,
      R => ARESET_I
    );
\lu_mem_info_reg[Addr][8]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \^lookup_fetch_piperun\,
      D => Q(8),
      Q => \^lu_check_tag_addr_reg[8]_0\,
      R => ARESET_I
    );
\lu_mem_info_reg[Addr][9]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \^lookup_fetch_piperun\,
      D => Q(9),
      Q => \^lu_check_tag_addr_reg[9]_0\,
      R => ARESET_I
    );
\lu_mem_info_reg[Addr_Stp][0]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \^lookup_fetch_piperun\,
      D => \arb_access_i_reg[Size][1]_0\(0),
      Q => \lu_mem_info_reg[Addr_Stp_n_0_][0]\,
      R => ARESET_I
    );
\lu_mem_info_reg[Addr_Stp][1]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \^lookup_fetch_piperun\,
      D => \arb_access_i_reg[Size][1]_0\(1),
      Q => \lu_mem_info_reg[Addr_Stp_n_0_][1]\,
      R => ARESET_I
    );
\lu_mem_info_reg[Addr_Stp][2]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \^lookup_fetch_piperun\,
      D => \arb_access_i_reg[Size][1]_0\(2),
      Q => \lu_mem_info_reg[Addr_Stp_n_0_][2]\,
      R => ARESET_I
    );
\lu_mem_info_reg[Addr_Stp][3]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \^lookup_fetch_piperun\,
      D => \arb_access_i_reg[Size][1]_0\(3),
      Q => \lu_mem_info_reg[Addr_Stp_n_0_][3]\,
      R => ARESET_I
    );
\lu_mem_info_reg[Addr_Stp][4]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \^lookup_fetch_piperun\,
      D => \arb_access_i_reg[Size][1]_0\(4),
      Q => \lu_mem_info_reg[Addr_Stp_n_0_][4]\,
      R => ARESET_I
    );
\lu_mem_info_reg[Addr_Stp][5]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \^lookup_fetch_piperun\,
      D => \arb_access_i_reg[Size][1]_0\(5),
      Q => \lu_mem_info_reg[Addr_Stp_n_0_][5]\,
      R => ARESET_I
    );
\lu_mem_info_reg[Addr_Use][0]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \^lookup_fetch_piperun\,
      D => \arb_access_i_reg[Size][1]\(0),
      Q => \lu_mem_info_reg[Addr_Use_n_0_][0]\,
      R => ARESET_I
    );
\lu_mem_info_reg[Addr_Use][1]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \^lookup_fetch_piperun\,
      D => \arb_access_i_reg[Size][1]\(1),
      Q => \lu_mem_info_reg[Addr_Use_n_0_][1]\,
      R => ARESET_I
    );
\lu_mem_info_reg[Addr_Use][2]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \^lookup_fetch_piperun\,
      D => \arb_access_i_reg[Size][1]\(2),
      Q => \lu_mem_info_reg[Addr_Use_n_0_][2]\,
      R => ARESET_I
    );
\lu_mem_info_reg[Addr_Use][3]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \^lookup_fetch_piperun\,
      D => \arb_access_i_reg[Size][1]\(3),
      Q => \lu_mem_info_reg[Addr_Use_n_0_][3]\,
      R => ARESET_I
    );
\lu_mem_info_reg[Addr_Use][4]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \^lookup_fetch_piperun\,
      D => \arb_access_i_reg[Size][1]\(4),
      Q => \lu_mem_info_reg[Addr_Use_n_0_][4]\,
      R => ARESET_I
    );
\lu_mem_info_reg[Addr_Use][5]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \^lookup_fetch_piperun\,
      D => \arb_access_i_reg[Size][1]\(5),
      Q => \lu_mem_info_reg[Addr_Use_n_0_][5]\,
      R => ARESET_I
    );
\lu_mem_info_reg[Allocate]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \^lookup_fetch_piperun\,
      D => \arb_access_i_reg[Allocate]\,
      Q => \lu_mem_info_reg[Allocate]__0\,
      R => ARESET_I
    );
\lu_mem_info_reg[Early]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \^lookup_fetch_piperun\,
      D => \access_info[0][Early]\,
      Q => \lu_mem_info_reg[Early]__0\,
      R => ARESET_I
    );
\lu_mem_info_reg[Force_Hit]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \^lookup_fetch_piperun\,
      D => \access_info[0][Force_Hit]\,
      Q => \lu_mem_info_reg[Force_Hit_n_0_]\,
      R => ARESET_I
    );
\lu_mem_info_reg[Keep]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \^lookup_fetch_piperun\,
      D => \access_info[0][Keep]\,
      Q => \lu_mem_info_reg[Keep]__0\,
      R => ARESET_I
    );
\lu_mem_info_reg[Kind]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \^lookup_fetch_piperun\,
      D => \access_info[0][Kind]\,
      Q => \lu_mem_info_reg[Kind_n_0_]\,
      R => ARESET_I
    );
\lu_mem_info_reg[Len][0]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \^lookup_fetch_piperun\,
      D => \arb_access_i_reg[Len][7]\(0),
      Q => \lu_mem_info_reg[Len]\(0),
      R => ARESET_I
    );
\lu_mem_info_reg[Len][1]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \^lookup_fetch_piperun\,
      D => \arb_access_i_reg[Len][7]\(1),
      Q => \lu_mem_info_reg[Len]\(1),
      R => ARESET_I
    );
\lu_mem_info_reg[Len][2]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \^lookup_fetch_piperun\,
      D => \arb_access_i_reg[Len][7]\(2),
      Q => \lu_mem_info_reg[Len]\(2),
      R => ARESET_I
    );
\lu_mem_info_reg[Len][3]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \^lookup_fetch_piperun\,
      D => \arb_access_i_reg[Len][7]\(3),
      Q => \lu_mem_info_reg[Len]\(3),
      R => ARESET_I
    );
\lu_mem_info_reg[Len][4]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \^lookup_fetch_piperun\,
      D => \arb_access_i_reg[Len][7]\(4),
      Q => \lu_mem_info_reg[Len]\(4),
      R => ARESET_I
    );
\lu_mem_info_reg[Len][5]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \^lookup_fetch_piperun\,
      D => \arb_access_i_reg[Len][7]\(5),
      Q => \lu_mem_info_reg[Len]\(5),
      R => ARESET_I
    );
\lu_mem_info_reg[Len][6]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \^lookup_fetch_piperun\,
      D => \arb_access_i_reg[Len][7]\(6),
      Q => \lu_mem_info_reg[Len]\(6),
      R => ARESET_I
    );
\lu_mem_info_reg[Len][7]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \^lookup_fetch_piperun\,
      D => \arb_access_i_reg[Len][7]\(7),
      Q => \lu_mem_info_reg[Len]\(7),
      R => ARESET_I
    );
\lu_mem_info_reg[Port_Num][0]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \^lookup_fetch_piperun\,
      D => \access_info[0][Port_Num]\(0),
      Q => \^lu_check_info_reg[port_num][0]_0\,
      R => ARESET_I
    );
\lu_mem_info_reg[Size][0]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \^lookup_fetch_piperun\,
      D => \arb_access_i_reg[Size][2]\(0),
      Q => \lu_mem_info_reg[Size]\(0),
      R => ARESET_I
    );
\lu_mem_info_reg[Size][1]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \^lookup_fetch_piperun\,
      D => \arb_access_i_reg[Size][2]\(1),
      Q => \lu_mem_info_reg[Size]\(1),
      R => ARESET_I
    );
\lu_mem_info_reg[Size][2]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \^lookup_fetch_piperun\,
      D => \arb_access_i_reg[Size][2]\(2),
      Q => \lu_mem_info_reg[Size]\(2),
      R => ARESET_I
    );
\lu_mem_info_reg[Wr]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \^lookup_fetch_piperun\,
      D => \access_info[0][Wr]\,
      Q => \lu_mem_info_reg[Wr]__0\,
      R => ARESET_I
    );
lu_mem_protect_conflict_d1_reg: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => '1',
      D => \^lud_mem_conflict\,
      Q => lu_mem_protect_conflict_d1,
      R => ARESET_I
    );
lu_mem_protect_conflict_reg: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => '1',
      D => lookup_protect_conflict,
      Q => \^lud_mem_conflict\,
      R => ARESET_I
    );
\lu_mem_release_lock_hold[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => lu_mem_releasing_lock(0),
      I1 => \lu_mem_release_lock_hold_reg_n_0_[0]\,
      O => \lu_mem_release_lock_hold[0]_i_1_n_0\
    );
\lu_mem_release_lock_hold[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => lu_mem_releasing_lock(1),
      I1 => \lu_mem_release_lock_hold_reg_n_0_[1]\,
      O => \lu_mem_release_lock_hold[1]_i_1_n_0\
    );
\lu_mem_release_lock_hold_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => '1',
      D => \lu_mem_release_lock_hold[0]_i_1_n_0\,
      Q => \lu_mem_release_lock_hold_reg_n_0_[0]\,
      R => lu_mem_release_lock_hold
    );
\lu_mem_release_lock_hold_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => '1',
      D => \lu_mem_release_lock_hold[1]_i_1_n_0\,
      Q => \lu_mem_release_lock_hold_reg_n_0_[1]\,
      R => lu_mem_release_lock_hold
    );
\lu_mem_removed_way_hold[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F4"
    )
        port map (
      I0 => \update_release_tag[Valid]\,
      I1 => lu_mem_releasing_lock(0),
      I2 => \^lu_mem_removed_way_hold\(0),
      O => \lu_mem_removed_way_hold[0]_i_1_n_0\
    );
\lu_mem_removed_way_hold[1]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F4"
    )
        port map (
      I0 => \update_release_tag[Valid]\,
      I1 => lu_mem_releasing_lock(1),
      I2 => \^lu_mem_removed_way_hold\(1),
      O => \lu_mem_removed_way_hold[1]_i_2_n_0\
    );
\lu_mem_removed_way_hold_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => '1',
      D => \lu_mem_removed_way_hold[0]_i_1_n_0\,
      Q => \^lu_mem_removed_way_hold\(0),
      R => lu_mem_release_lock_hold
    );
\lu_mem_removed_way_hold_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => '1',
      D => \lu_mem_removed_way_hold[1]_i_2_n_0\,
      Q => \^lu_mem_removed_way_hold\(1),
      R => lu_mem_release_lock_hold
    );
lu_mem_single_beat_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => \arb_access_i_reg[Len][7]\(5),
      I1 => \arb_access_i_reg[Len][7]\(4),
      I2 => \arb_access_i_reg[Len][7]\(6),
      I3 => \arb_access_i_reg[Len][7]\(7),
      I4 => lu_mem_single_beat_i_2_n_0,
      O => \lu_mem_single_beat__0\
    );
lu_mem_single_beat_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \arb_access_i_reg[Len][7]\(2),
      I1 => \arb_access_i_reg[Len][7]\(3),
      I2 => \arb_access_i_reg[Len][7]\(0),
      I3 => \arb_access_i_reg[Len][7]\(1),
      O => lu_mem_single_beat_i_2_n_0
    );
lu_mem_single_beat_reg: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \^lookup_fetch_piperun\,
      D => \lu_mem_single_beat__0\,
      Q => lu_mem_single_beat_reg_n_0,
      R => ARESET_I
    );
lu_mem_valid_reg: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => '1',
      D => LU_Check_TagConf_And_Inst1_n_0,
      Q => lu_mem_valid_reg_n_0,
      R => '0'
    );
lu_mem_write_alloc_reg: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \^lookup_fetch_piperun\,
      D => lu_mem_write_alloc0,
      Q => lu_mem_write_alloc,
      R => ARESET_I
    );
lud_addr_pipeline_full_reg: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => '1',
      D => lud_addr_pipeline_full0,
      Q => \^lud_step_delayed_restart_reg_0\,
      R => ARESET_I
    );
lud_mem_already_used_reg: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => '1',
      D => Chk_Valid_Inst_n_94,
      Q => lud_mem_already_used,
      R => '0'
    );
lud_mem_completed_reg: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => '1',
      D => LU_PC_And_Inst5_n_1,
      Q => lud_mem_completed_reg_n_0,
      R => '0'
    );
lud_mem_delayed_read_data_reg: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => lud_addr_piperun,
      D => lud_mem_delayed_read_data0,
      Q => lud_mem_delayed_read_data,
      R => ARESET_I
    );
lud_mem_keep_single_during_stall_reg: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => '1',
      D => LUD_Mem_PR_And_Inst1_n_4,
      Q => lud_mem_keep_single_during_stall,
      R => ARESET_I
    );
lud_mem_last_reg: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => lud_addr_piperun,
      D => lookup_last_beat,
      Q => lud_mem_last,
      R => ARESET_I
    );
\lud_mem_port_one_hot_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => lud_addr_piperun,
      D => Chk_Valid_Inst_n_70,
      Q => lud_mem_port_one_hot(0),
      R => ARESET_I
    );
\lud_mem_port_one_hot_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => lud_addr_piperun,
      D => Chk_Valid_Inst_n_71,
      Q => \^lud_reg_port_num_reg[0]_0\,
      R => ARESET_I
    );
lud_mem_speculative_valid_reg: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => '1',
      D => LUD_Addr_PR_Or_Inst2_n_1,
      Q => lud_mem_speculative_valid,
      R => ARESET_I
    );
lud_mem_waiting_for_pipe_reg: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => '1',
      D => Chk_Valid_Inst_n_5,
      Q => \^lud_mem_waiting_for_pipe_reg_0\,
      R => '0'
    );
\lud_mem_way_d1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => '1',
      D => LUD_Mem_PR_And_Inst1_n_5,
      Q => lud_mem_way_d1,
      R => ARESET_I
    );
lud_reg_last_reg: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => '1',
      D => LUD_Mem_PR_And_Inst1_n_7,
      Q => \lookup_read_data_info[0,0][Last]\,
      R => ARESET_I
    );
\lud_reg_port_num_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => '1',
      D => LUD_Mem_PR_And_Inst1_n_6,
      Q => \^lud_reg_port_num_reg[0]_1\,
      R => ARESET_I
    );
\lud_reg_valid_one_hot[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00C000C0000000AA"
    )
        port map (
      I0 => \^lookup_read_data_info[0,0][valid]\,
      I1 => \^lud_reg_valid_reg_1\,
      I2 => lud_mem_port_one_hot(0),
      I3 => ARESET_I,
      I4 => lud_reg_piperun,
      I5 => lud_mem_piperun,
      O => \lud_reg_valid_one_hot[0]_i_1_n_0\
    );
\lud_reg_valid_one_hot[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00C000C0000000AA"
    )
        port map (
      I0 => \^lookup_read_data_info[0,1][valid]\,
      I1 => \^lud_reg_valid_reg_1\,
      I2 => \^lud_reg_port_num_reg[0]_0\,
      I3 => ARESET_I,
      I4 => lud_reg_piperun,
      I5 => lud_mem_piperun,
      O => \lud_reg_valid_one_hot[1]_i_1_n_0\
    );
\lud_reg_valid_one_hot_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => '1',
      D => \lud_reg_valid_one_hot[0]_i_1_n_0\,
      Q => \^lookup_read_data_info[0,0][valid]\,
      R => '0'
    );
\lud_reg_valid_one_hot_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => '1',
      D => \lud_reg_valid_one_hot[1]_i_1_n_0\,
      Q => \^lookup_read_data_info[0,1][valid]\,
      R => '0'
    );
lud_reg_valid_reg: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => '1',
      D => LU_PC_And_Inst5_n_3,
      Q => \^lud_reg_valid_reg_0\,
      R => '0'
    );
lud_step_delayed_restart_reg: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => '1',
      D => LUD_Step_PR_And_Inst1_n_1,
      Q => lud_step_delayed_restart,
      R => '0'
    );
lud_write_hit_done_reg: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => '1',
      D => Chk_Valid_Inst_n_95,
      Q => lud_write_hit_done_reg_n_0,
      R => '0'
    );
rl_fifo_mem_reg_r1_0_15_0_0_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \lookup_read_data_info[0,0][Last]\,
      I1 => r_hit_push,
      I2 => \update_read_data_info[0,0][Last]\,
      O => new_read_data_last
    );
\rl_fifo_mem_reg_r1_0_15_0_0_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \lookup_read_data_info[0,0][Last]\,
      I1 => r_hit_push_7,
      I2 => \update_read_data_info[0,0][Last]\,
      O => \Use_FPGA_2.S_AXI_RVALID_reg\
    );
rw_fifo_mem_reg_0_15_0_5_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EEF0"
    )
        port map (
      I0 => \lookup_read_data_info[0,0][Data][0]\(1),
      I1 => \lookup_read_data_info[0,0][Data][1]\(1),
      I2 => M0_AXI_RDATA(1),
      I3 => r_hit_push_7,
      O => new_read_data_word(1)
    );
\rw_fifo_mem_reg_0_15_0_5_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EEF0"
    )
        port map (
      I0 => \lookup_read_data_info[0,0][Data][0]\(1),
      I1 => \lookup_read_data_info[0,0][Data][1]\(1),
      I2 => M0_AXI_RDATA(1),
      I3 => r_hit_push,
      O => \S0_AXI_RDATA[30]\(1)
    );
rw_fifo_mem_reg_0_15_0_5_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EEF0"
    )
        port map (
      I0 => \lookup_read_data_info[0,0][Data][0]\(0),
      I1 => \lookup_read_data_info[0,0][Data][1]\(0),
      I2 => M0_AXI_RDATA(0),
      I3 => r_hit_push_7,
      O => new_read_data_word(0)
    );
\rw_fifo_mem_reg_0_15_0_5_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EEF0"
    )
        port map (
      I0 => \lookup_read_data_info[0,0][Data][0]\(0),
      I1 => \lookup_read_data_info[0,0][Data][1]\(0),
      I2 => M0_AXI_RDATA(0),
      I3 => r_hit_push,
      O => \S0_AXI_RDATA[30]\(0)
    );
rw_fifo_mem_reg_0_15_0_5_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EEF0"
    )
        port map (
      I0 => \lookup_read_data_info[0,0][Data][0]\(3),
      I1 => \lookup_read_data_info[0,0][Data][1]\(3),
      I2 => M0_AXI_RDATA(3),
      I3 => r_hit_push_7,
      O => new_read_data_word(3)
    );
\rw_fifo_mem_reg_0_15_0_5_i_3__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EEF0"
    )
        port map (
      I0 => \lookup_read_data_info[0,0][Data][0]\(3),
      I1 => \lookup_read_data_info[0,0][Data][1]\(3),
      I2 => M0_AXI_RDATA(3),
      I3 => r_hit_push,
      O => \S0_AXI_RDATA[30]\(3)
    );
rw_fifo_mem_reg_0_15_0_5_i_4: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EEF0"
    )
        port map (
      I0 => \lookup_read_data_info[0,0][Data][0]\(2),
      I1 => \lookup_read_data_info[0,0][Data][1]\(2),
      I2 => M0_AXI_RDATA(2),
      I3 => r_hit_push_7,
      O => new_read_data_word(2)
    );
\rw_fifo_mem_reg_0_15_0_5_i_4__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EEF0"
    )
        port map (
      I0 => \lookup_read_data_info[0,0][Data][0]\(2),
      I1 => \lookup_read_data_info[0,0][Data][1]\(2),
      I2 => M0_AXI_RDATA(2),
      I3 => r_hit_push,
      O => \S0_AXI_RDATA[30]\(2)
    );
rw_fifo_mem_reg_0_15_0_5_i_5: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EEF0"
    )
        port map (
      I0 => \lookup_read_data_info[0,0][Data][0]\(5),
      I1 => \lookup_read_data_info[0,0][Data][1]\(5),
      I2 => M0_AXI_RDATA(5),
      I3 => r_hit_push_7,
      O => new_read_data_word(5)
    );
\rw_fifo_mem_reg_0_15_0_5_i_5__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EEF0"
    )
        port map (
      I0 => \lookup_read_data_info[0,0][Data][0]\(5),
      I1 => \lookup_read_data_info[0,0][Data][1]\(5),
      I2 => M0_AXI_RDATA(5),
      I3 => r_hit_push,
      O => \S0_AXI_RDATA[30]\(5)
    );
rw_fifo_mem_reg_0_15_0_5_i_6: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EEF0"
    )
        port map (
      I0 => \lookup_read_data_info[0,0][Data][0]\(4),
      I1 => \lookup_read_data_info[0,0][Data][1]\(4),
      I2 => M0_AXI_RDATA(4),
      I3 => r_hit_push_7,
      O => new_read_data_word(4)
    );
\rw_fifo_mem_reg_0_15_0_5_i_6__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EEF0"
    )
        port map (
      I0 => \lookup_read_data_info[0,0][Data][0]\(4),
      I1 => \lookup_read_data_info[0,0][Data][1]\(4),
      I2 => M0_AXI_RDATA(4),
      I3 => r_hit_push,
      O => \S0_AXI_RDATA[30]\(4)
    );
rw_fifo_mem_reg_0_15_12_17_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EEF0"
    )
        port map (
      I0 => \lookup_read_data_info[0,0][Data][0]\(13),
      I1 => \lookup_read_data_info[0,0][Data][1]\(13),
      I2 => M0_AXI_RDATA(13),
      I3 => r_hit_push_7,
      O => new_read_data_word(13)
    );
\rw_fifo_mem_reg_0_15_12_17_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EEF0"
    )
        port map (
      I0 => \lookup_read_data_info[0,0][Data][0]\(13),
      I1 => \lookup_read_data_info[0,0][Data][1]\(13),
      I2 => M0_AXI_RDATA(13),
      I3 => r_hit_push,
      O => \S0_AXI_RDATA[30]\(13)
    );
rw_fifo_mem_reg_0_15_12_17_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EEF0"
    )
        port map (
      I0 => \lookup_read_data_info[0,0][Data][0]\(12),
      I1 => \lookup_read_data_info[0,0][Data][1]\(12),
      I2 => M0_AXI_RDATA(12),
      I3 => r_hit_push_7,
      O => new_read_data_word(12)
    );
\rw_fifo_mem_reg_0_15_12_17_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EEF0"
    )
        port map (
      I0 => \lookup_read_data_info[0,0][Data][0]\(12),
      I1 => \lookup_read_data_info[0,0][Data][1]\(12),
      I2 => M0_AXI_RDATA(12),
      I3 => r_hit_push,
      O => \S0_AXI_RDATA[30]\(12)
    );
rw_fifo_mem_reg_0_15_12_17_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EEF0"
    )
        port map (
      I0 => \lookup_read_data_info[0,0][Data][0]\(15),
      I1 => \lookup_read_data_info[0,0][Data][1]\(15),
      I2 => M0_AXI_RDATA(15),
      I3 => r_hit_push_7,
      O => new_read_data_word(15)
    );
\rw_fifo_mem_reg_0_15_12_17_i_3__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EEF0"
    )
        port map (
      I0 => \lookup_read_data_info[0,0][Data][0]\(15),
      I1 => \lookup_read_data_info[0,0][Data][1]\(15),
      I2 => M0_AXI_RDATA(15),
      I3 => r_hit_push,
      O => \S0_AXI_RDATA[30]\(15)
    );
rw_fifo_mem_reg_0_15_12_17_i_4: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EEF0"
    )
        port map (
      I0 => \lookup_read_data_info[0,0][Data][0]\(14),
      I1 => \lookup_read_data_info[0,0][Data][1]\(14),
      I2 => M0_AXI_RDATA(14),
      I3 => r_hit_push_7,
      O => new_read_data_word(14)
    );
\rw_fifo_mem_reg_0_15_12_17_i_4__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EEF0"
    )
        port map (
      I0 => \lookup_read_data_info[0,0][Data][0]\(14),
      I1 => \lookup_read_data_info[0,0][Data][1]\(14),
      I2 => M0_AXI_RDATA(14),
      I3 => r_hit_push,
      O => \S0_AXI_RDATA[30]\(14)
    );
rw_fifo_mem_reg_0_15_12_17_i_5: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EEF0"
    )
        port map (
      I0 => \lookup_read_data_info[0,0][Data][0]\(17),
      I1 => \lookup_read_data_info[0,0][Data][1]\(17),
      I2 => M0_AXI_RDATA(17),
      I3 => r_hit_push_7,
      O => new_read_data_word(17)
    );
\rw_fifo_mem_reg_0_15_12_17_i_5__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EEF0"
    )
        port map (
      I0 => \lookup_read_data_info[0,0][Data][0]\(17),
      I1 => \lookup_read_data_info[0,0][Data][1]\(17),
      I2 => M0_AXI_RDATA(17),
      I3 => r_hit_push,
      O => \S0_AXI_RDATA[30]\(17)
    );
rw_fifo_mem_reg_0_15_12_17_i_6: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EEF0"
    )
        port map (
      I0 => \lookup_read_data_info[0,0][Data][0]\(16),
      I1 => \lookup_read_data_info[0,0][Data][1]\(16),
      I2 => M0_AXI_RDATA(16),
      I3 => r_hit_push_7,
      O => new_read_data_word(16)
    );
\rw_fifo_mem_reg_0_15_12_17_i_6__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EEF0"
    )
        port map (
      I0 => \lookup_read_data_info[0,0][Data][0]\(16),
      I1 => \lookup_read_data_info[0,0][Data][1]\(16),
      I2 => M0_AXI_RDATA(16),
      I3 => r_hit_push,
      O => \S0_AXI_RDATA[30]\(16)
    );
rw_fifo_mem_reg_0_15_18_23_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EEF0"
    )
        port map (
      I0 => \lookup_read_data_info[0,0][Data][0]\(19),
      I1 => \lookup_read_data_info[0,0][Data][1]\(19),
      I2 => M0_AXI_RDATA(19),
      I3 => r_hit_push_7,
      O => new_read_data_word(19)
    );
\rw_fifo_mem_reg_0_15_18_23_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EEF0"
    )
        port map (
      I0 => \lookup_read_data_info[0,0][Data][0]\(19),
      I1 => \lookup_read_data_info[0,0][Data][1]\(19),
      I2 => M0_AXI_RDATA(19),
      I3 => r_hit_push,
      O => \S0_AXI_RDATA[30]\(19)
    );
rw_fifo_mem_reg_0_15_18_23_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EEF0"
    )
        port map (
      I0 => \lookup_read_data_info[0,0][Data][0]\(18),
      I1 => \lookup_read_data_info[0,0][Data][1]\(18),
      I2 => M0_AXI_RDATA(18),
      I3 => r_hit_push_7,
      O => new_read_data_word(18)
    );
\rw_fifo_mem_reg_0_15_18_23_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EEF0"
    )
        port map (
      I0 => \lookup_read_data_info[0,0][Data][0]\(18),
      I1 => \lookup_read_data_info[0,0][Data][1]\(18),
      I2 => M0_AXI_RDATA(18),
      I3 => r_hit_push,
      O => \S0_AXI_RDATA[30]\(18)
    );
rw_fifo_mem_reg_0_15_18_23_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EEF0"
    )
        port map (
      I0 => \lookup_read_data_info[0,0][Data][0]\(21),
      I1 => \lookup_read_data_info[0,0][Data][1]\(21),
      I2 => M0_AXI_RDATA(21),
      I3 => r_hit_push_7,
      O => new_read_data_word(21)
    );
\rw_fifo_mem_reg_0_15_18_23_i_3__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EEF0"
    )
        port map (
      I0 => \lookup_read_data_info[0,0][Data][0]\(21),
      I1 => \lookup_read_data_info[0,0][Data][1]\(21),
      I2 => M0_AXI_RDATA(21),
      I3 => r_hit_push,
      O => \S0_AXI_RDATA[30]\(21)
    );
rw_fifo_mem_reg_0_15_18_23_i_4: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EEF0"
    )
        port map (
      I0 => \lookup_read_data_info[0,0][Data][0]\(20),
      I1 => \lookup_read_data_info[0,0][Data][1]\(20),
      I2 => M0_AXI_RDATA(20),
      I3 => r_hit_push_7,
      O => new_read_data_word(20)
    );
\rw_fifo_mem_reg_0_15_18_23_i_4__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EEF0"
    )
        port map (
      I0 => \lookup_read_data_info[0,0][Data][0]\(20),
      I1 => \lookup_read_data_info[0,0][Data][1]\(20),
      I2 => M0_AXI_RDATA(20),
      I3 => r_hit_push,
      O => \S0_AXI_RDATA[30]\(20)
    );
rw_fifo_mem_reg_0_15_18_23_i_5: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EEF0"
    )
        port map (
      I0 => \lookup_read_data_info[0,0][Data][0]\(23),
      I1 => \lookup_read_data_info[0,0][Data][1]\(23),
      I2 => M0_AXI_RDATA(23),
      I3 => r_hit_push_7,
      O => new_read_data_word(23)
    );
\rw_fifo_mem_reg_0_15_18_23_i_5__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EEF0"
    )
        port map (
      I0 => \lookup_read_data_info[0,0][Data][0]\(23),
      I1 => \lookup_read_data_info[0,0][Data][1]\(23),
      I2 => M0_AXI_RDATA(23),
      I3 => r_hit_push,
      O => \S0_AXI_RDATA[30]\(23)
    );
rw_fifo_mem_reg_0_15_18_23_i_6: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EEF0"
    )
        port map (
      I0 => \lookup_read_data_info[0,0][Data][0]\(22),
      I1 => \lookup_read_data_info[0,0][Data][1]\(22),
      I2 => M0_AXI_RDATA(22),
      I3 => r_hit_push_7,
      O => new_read_data_word(22)
    );
\rw_fifo_mem_reg_0_15_18_23_i_6__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EEF0"
    )
        port map (
      I0 => \lookup_read_data_info[0,0][Data][0]\(22),
      I1 => \lookup_read_data_info[0,0][Data][1]\(22),
      I2 => M0_AXI_RDATA(22),
      I3 => r_hit_push,
      O => \S0_AXI_RDATA[30]\(22)
    );
rw_fifo_mem_reg_0_15_24_29_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EEF0"
    )
        port map (
      I0 => \lookup_read_data_info[0,0][Data][0]\(25),
      I1 => \lookup_read_data_info[0,0][Data][1]\(25),
      I2 => M0_AXI_RDATA(25),
      I3 => r_hit_push_7,
      O => new_read_data_word(25)
    );
\rw_fifo_mem_reg_0_15_24_29_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EEF0"
    )
        port map (
      I0 => \lookup_read_data_info[0,0][Data][0]\(25),
      I1 => \lookup_read_data_info[0,0][Data][1]\(25),
      I2 => M0_AXI_RDATA(25),
      I3 => r_hit_push,
      O => \S0_AXI_RDATA[30]\(25)
    );
rw_fifo_mem_reg_0_15_24_29_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EEF0"
    )
        port map (
      I0 => \lookup_read_data_info[0,0][Data][0]\(24),
      I1 => \lookup_read_data_info[0,0][Data][1]\(24),
      I2 => M0_AXI_RDATA(24),
      I3 => r_hit_push_7,
      O => new_read_data_word(24)
    );
\rw_fifo_mem_reg_0_15_24_29_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EEF0"
    )
        port map (
      I0 => \lookup_read_data_info[0,0][Data][0]\(24),
      I1 => \lookup_read_data_info[0,0][Data][1]\(24),
      I2 => M0_AXI_RDATA(24),
      I3 => r_hit_push,
      O => \S0_AXI_RDATA[30]\(24)
    );
rw_fifo_mem_reg_0_15_24_29_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EEF0"
    )
        port map (
      I0 => \lookup_read_data_info[0,0][Data][0]\(27),
      I1 => \lookup_read_data_info[0,0][Data][1]\(27),
      I2 => M0_AXI_RDATA(27),
      I3 => r_hit_push_7,
      O => new_read_data_word(27)
    );
\rw_fifo_mem_reg_0_15_24_29_i_3__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EEF0"
    )
        port map (
      I0 => \lookup_read_data_info[0,0][Data][0]\(27),
      I1 => \lookup_read_data_info[0,0][Data][1]\(27),
      I2 => M0_AXI_RDATA(27),
      I3 => r_hit_push,
      O => \S0_AXI_RDATA[30]\(27)
    );
rw_fifo_mem_reg_0_15_24_29_i_4: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EEF0"
    )
        port map (
      I0 => \lookup_read_data_info[0,0][Data][0]\(26),
      I1 => \lookup_read_data_info[0,0][Data][1]\(26),
      I2 => M0_AXI_RDATA(26),
      I3 => r_hit_push_7,
      O => new_read_data_word(26)
    );
\rw_fifo_mem_reg_0_15_24_29_i_4__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EEF0"
    )
        port map (
      I0 => \lookup_read_data_info[0,0][Data][0]\(26),
      I1 => \lookup_read_data_info[0,0][Data][1]\(26),
      I2 => M0_AXI_RDATA(26),
      I3 => r_hit_push,
      O => \S0_AXI_RDATA[30]\(26)
    );
rw_fifo_mem_reg_0_15_24_29_i_5: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EEF0"
    )
        port map (
      I0 => \lookup_read_data_info[0,0][Data][0]\(29),
      I1 => \lookup_read_data_info[0,0][Data][1]\(29),
      I2 => M0_AXI_RDATA(29),
      I3 => r_hit_push_7,
      O => new_read_data_word(29)
    );
\rw_fifo_mem_reg_0_15_24_29_i_5__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EEF0"
    )
        port map (
      I0 => \lookup_read_data_info[0,0][Data][0]\(29),
      I1 => \lookup_read_data_info[0,0][Data][1]\(29),
      I2 => M0_AXI_RDATA(29),
      I3 => r_hit_push,
      O => \S0_AXI_RDATA[30]\(29)
    );
rw_fifo_mem_reg_0_15_24_29_i_6: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EEF0"
    )
        port map (
      I0 => \lookup_read_data_info[0,0][Data][0]\(28),
      I1 => \lookup_read_data_info[0,0][Data][1]\(28),
      I2 => M0_AXI_RDATA(28),
      I3 => r_hit_push_7,
      O => new_read_data_word(28)
    );
\rw_fifo_mem_reg_0_15_24_29_i_6__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EEF0"
    )
        port map (
      I0 => \lookup_read_data_info[0,0][Data][0]\(28),
      I1 => \lookup_read_data_info[0,0][Data][1]\(28),
      I2 => M0_AXI_RDATA(28),
      I3 => r_hit_push,
      O => \S0_AXI_RDATA[30]\(28)
    );
rw_fifo_mem_reg_0_15_30_31_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EEF0"
    )
        port map (
      I0 => \lookup_read_data_info[0,0][Data][0]\(31),
      I1 => \lookup_read_data_info[0,0][Data][1]\(31),
      I2 => M0_AXI_RDATA(31),
      I3 => r_hit_push_7,
      O => new_read_data_word(31)
    );
\rw_fifo_mem_reg_0_15_30_31_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EEF0"
    )
        port map (
      I0 => \lookup_read_data_info[0,0][Data][0]\(31),
      I1 => \lookup_read_data_info[0,0][Data][1]\(31),
      I2 => M0_AXI_RDATA(31),
      I3 => r_hit_push,
      O => \S0_AXI_RDATA[30]\(31)
    );
rw_fifo_mem_reg_0_15_30_31_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EEF0"
    )
        port map (
      I0 => \lookup_read_data_info[0,0][Data][0]\(30),
      I1 => \lookup_read_data_info[0,0][Data][1]\(30),
      I2 => M0_AXI_RDATA(30),
      I3 => r_hit_push_7,
      O => new_read_data_word(30)
    );
\rw_fifo_mem_reg_0_15_30_31_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EEF0"
    )
        port map (
      I0 => \lookup_read_data_info[0,0][Data][0]\(30),
      I1 => \lookup_read_data_info[0,0][Data][1]\(30),
      I2 => M0_AXI_RDATA(30),
      I3 => r_hit_push,
      O => \S0_AXI_RDATA[30]\(30)
    );
rw_fifo_mem_reg_0_15_6_11_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EEF0"
    )
        port map (
      I0 => \lookup_read_data_info[0,0][Data][0]\(7),
      I1 => \lookup_read_data_info[0,0][Data][1]\(7),
      I2 => M0_AXI_RDATA(7),
      I3 => r_hit_push_7,
      O => new_read_data_word(7)
    );
\rw_fifo_mem_reg_0_15_6_11_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EEF0"
    )
        port map (
      I0 => \lookup_read_data_info[0,0][Data][0]\(7),
      I1 => \lookup_read_data_info[0,0][Data][1]\(7),
      I2 => M0_AXI_RDATA(7),
      I3 => r_hit_push,
      O => \S0_AXI_RDATA[30]\(7)
    );
rw_fifo_mem_reg_0_15_6_11_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EEF0"
    )
        port map (
      I0 => \lookup_read_data_info[0,0][Data][0]\(6),
      I1 => \lookup_read_data_info[0,0][Data][1]\(6),
      I2 => M0_AXI_RDATA(6),
      I3 => r_hit_push_7,
      O => new_read_data_word(6)
    );
\rw_fifo_mem_reg_0_15_6_11_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EEF0"
    )
        port map (
      I0 => \lookup_read_data_info[0,0][Data][0]\(6),
      I1 => \lookup_read_data_info[0,0][Data][1]\(6),
      I2 => M0_AXI_RDATA(6),
      I3 => r_hit_push,
      O => \S0_AXI_RDATA[30]\(6)
    );
rw_fifo_mem_reg_0_15_6_11_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EEF0"
    )
        port map (
      I0 => \lookup_read_data_info[0,0][Data][0]\(9),
      I1 => \lookup_read_data_info[0,0][Data][1]\(9),
      I2 => M0_AXI_RDATA(9),
      I3 => r_hit_push_7,
      O => new_read_data_word(9)
    );
\rw_fifo_mem_reg_0_15_6_11_i_3__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EEF0"
    )
        port map (
      I0 => \lookup_read_data_info[0,0][Data][0]\(9),
      I1 => \lookup_read_data_info[0,0][Data][1]\(9),
      I2 => M0_AXI_RDATA(9),
      I3 => r_hit_push,
      O => \S0_AXI_RDATA[30]\(9)
    );
rw_fifo_mem_reg_0_15_6_11_i_4: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EEF0"
    )
        port map (
      I0 => \lookup_read_data_info[0,0][Data][0]\(8),
      I1 => \lookup_read_data_info[0,0][Data][1]\(8),
      I2 => M0_AXI_RDATA(8),
      I3 => r_hit_push_7,
      O => new_read_data_word(8)
    );
\rw_fifo_mem_reg_0_15_6_11_i_4__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EEF0"
    )
        port map (
      I0 => \lookup_read_data_info[0,0][Data][0]\(8),
      I1 => \lookup_read_data_info[0,0][Data][1]\(8),
      I2 => M0_AXI_RDATA(8),
      I3 => r_hit_push,
      O => \S0_AXI_RDATA[30]\(8)
    );
rw_fifo_mem_reg_0_15_6_11_i_5: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EEF0"
    )
        port map (
      I0 => \lookup_read_data_info[0,0][Data][0]\(11),
      I1 => \lookup_read_data_info[0,0][Data][1]\(11),
      I2 => M0_AXI_RDATA(11),
      I3 => r_hit_push_7,
      O => new_read_data_word(11)
    );
\rw_fifo_mem_reg_0_15_6_11_i_5__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EEF0"
    )
        port map (
      I0 => \lookup_read_data_info[0,0][Data][0]\(11),
      I1 => \lookup_read_data_info[0,0][Data][1]\(11),
      I2 => M0_AXI_RDATA(11),
      I3 => r_hit_push,
      O => \S0_AXI_RDATA[30]\(11)
    );
rw_fifo_mem_reg_0_15_6_11_i_6: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EEF0"
    )
        port map (
      I0 => \lookup_read_data_info[0,0][Data][0]\(10),
      I1 => \lookup_read_data_info[0,0][Data][1]\(10),
      I2 => M0_AXI_RDATA(10),
      I3 => r_hit_push_7,
      O => new_read_data_word(10)
    );
\rw_fifo_mem_reg_0_15_6_11_i_6__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EEF0"
    )
        port map (
      I0 => \lookup_read_data_info[0,0][Data][0]\(10),
      I1 => \lookup_read_data_info[0,0][Data][1]\(10),
      I2 => M0_AXI_RDATA(10),
      I3 => r_hit_push,
      O => \S0_AXI_RDATA[30]\(10)
    );
update_first_write_hit_reg: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => lu_check_piperun,
      D => lookup_first_write_hit,
      Q => update_first_write_hit,
      R => ARESET_I
    );
\update_info_reg[Addr][0]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => lu_check_piperun,
      D => \^update_info_reg[addr][5]_0\(0),
      Q => \^not_using_xpm.using_bram.native.using_b36_sx.the_brams[1].ramb36_i1_0\(0),
      R => ARESET_I
    );
\update_info_reg[Addr][10]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => lu_check_piperun,
      D => \^d\(4),
      Q => \^not_using_xpm.using_bram.native.using_b36_sx.the_brams[1].ramb36_i1_0\(10),
      R => ARESET_I
    );
\update_info_reg[Addr][11]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => lu_check_piperun,
      D => \^d\(5),
      Q => \^not_using_xpm.using_bram.native.using_b36_sx.the_brams[1].ramb36_i1_0\(11),
      R => ARESET_I
    );
\update_info_reg[Addr][12]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => lu_check_piperun,
      D => \^d\(6),
      Q => \^not_using_xpm.using_bram.native.using_b36_sx.the_brams[1].ramb36_i1_0\(12),
      R => ARESET_I
    );
\update_info_reg[Addr][13]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => lu_check_piperun,
      D => \^d\(7),
      Q => \^not_using_xpm.using_bram.native.using_b36_sx.the_brams[1].ramb36_i1_0\(13),
      R => ARESET_I
    );
\update_info_reg[Addr][14]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => lu_check_piperun,
      D => lookup_stall_addr(14),
      Q => \^not_using_xpm.using_bram.native.using_b36_sx.the_brams[1].ramb36_i1_0\(14),
      R => ARESET_I
    );
\update_info_reg[Addr][15]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => lu_check_piperun,
      D => lookup_stall_addr(15),
      Q => \^not_using_xpm.using_bram.native.using_b36_sx.the_brams[1].ramb36_i1_0\(15),
      R => ARESET_I
    );
\update_info_reg[Addr][16]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => lu_check_piperun,
      D => lookup_stall_addr(16),
      Q => \^not_using_xpm.using_bram.native.using_b36_sx.the_brams[1].ramb36_i1_0\(16),
      R => ARESET_I
    );
\update_info_reg[Addr][17]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => lu_check_piperun,
      D => lookup_stall_addr(17),
      Q => \^not_using_xpm.using_bram.native.using_b36_sx.the_brams[1].ramb36_i1_0\(17),
      R => ARESET_I
    );
\update_info_reg[Addr][18]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => lu_check_piperun,
      D => lookup_stall_addr(18),
      Q => \^not_using_xpm.using_bram.native.using_b36_sx.the_brams[1].ramb36_i1_0\(18),
      R => ARESET_I
    );
\update_info_reg[Addr][19]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => lu_check_piperun,
      D => lookup_stall_addr(19),
      Q => \^not_using_xpm.using_bram.native.using_b36_sx.the_brams[1].ramb36_i1_0\(19),
      R => ARESET_I
    );
\update_info_reg[Addr][1]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => lu_check_piperun,
      D => \^update_info_reg[addr][5]_0\(1),
      Q => \^not_using_xpm.using_bram.native.using_b36_sx.the_brams[1].ramb36_i1_0\(1),
      R => ARESET_I
    );
\update_info_reg[Addr][20]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => lu_check_piperun,
      D => lookup_stall_addr(20),
      Q => \^not_using_xpm.using_bram.native.using_b36_sx.the_brams[1].ramb36_i1_0\(20),
      R => ARESET_I
    );
\update_info_reg[Addr][21]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => lu_check_piperun,
      D => lookup_stall_addr(21),
      Q => \^not_using_xpm.using_bram.native.using_b36_sx.the_brams[1].ramb36_i1_0\(21),
      R => ARESET_I
    );
\update_info_reg[Addr][22]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => lu_check_piperun,
      D => lookup_stall_addr(22),
      Q => \^not_using_xpm.using_bram.native.using_b36_sx.the_brams[1].ramb36_i1_0\(22),
      R => ARESET_I
    );
\update_info_reg[Addr][23]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => lu_check_piperun,
      D => lookup_stall_addr(23),
      Q => \^not_using_xpm.using_bram.native.using_b36_sx.the_brams[1].ramb36_i1_0\(23),
      R => ARESET_I
    );
\update_info_reg[Addr][24]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => lu_check_piperun,
      D => lookup_stall_addr(24),
      Q => \^not_using_xpm.using_bram.native.using_b36_sx.the_brams[1].ramb36_i1_0\(24),
      R => ARESET_I
    );
\update_info_reg[Addr][25]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => lu_check_piperun,
      D => lookup_stall_addr(25),
      Q => \^not_using_xpm.using_bram.native.using_b36_sx.the_brams[1].ramb36_i1_0\(25),
      R => ARESET_I
    );
\update_info_reg[Addr][26]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => lu_check_piperun,
      D => lookup_stall_addr(26),
      Q => \^not_using_xpm.using_bram.native.using_b36_sx.the_brams[1].ramb36_i1_0\(26),
      R => ARESET_I
    );
\update_info_reg[Addr][27]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => lu_check_piperun,
      D => lookup_stall_addr(27),
      Q => \^not_using_xpm.using_bram.native.using_b36_sx.the_brams[1].ramb36_i1_0\(27),
      R => ARESET_I
    );
\update_info_reg[Addr][28]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => lu_check_piperun,
      D => lookup_stall_addr(28),
      Q => \^not_using_xpm.using_bram.native.using_b36_sx.the_brams[1].ramb36_i1_0\(28),
      R => ARESET_I
    );
\update_info_reg[Addr][29]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => lu_check_piperun,
      D => lookup_stall_addr(29),
      Q => \^not_using_xpm.using_bram.native.using_b36_sx.the_brams[1].ramb36_i1_0\(29),
      R => ARESET_I
    );
\update_info_reg[Addr][2]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => lu_check_piperun,
      D => \^update_info_reg[addr][5]_0\(2),
      Q => \^not_using_xpm.using_bram.native.using_b36_sx.the_brams[1].ramb36_i1_0\(2),
      R => ARESET_I
    );
\update_info_reg[Addr][30]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => lu_check_piperun,
      D => lookup_stall_addr(30),
      Q => \^not_using_xpm.using_bram.native.using_b36_sx.the_brams[1].ramb36_i1_0\(30),
      R => ARESET_I
    );
\update_info_reg[Addr][31]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => lu_check_piperun,
      D => lookup_stall_addr(31),
      Q => \^not_using_xpm.using_bram.native.using_b36_sx.the_brams[1].ramb36_i1_0\(31),
      R => ARESET_I
    );
\update_info_reg[Addr][3]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => lu_check_piperun,
      D => \^update_info_reg[addr][5]_0\(3),
      Q => \^not_using_xpm.using_bram.native.using_b36_sx.the_brams[1].ramb36_i1_0\(3),
      R => ARESET_I
    );
\update_info_reg[Addr][4]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => lu_check_piperun,
      D => \^update_info_reg[addr][5]_0\(4),
      Q => \^not_using_xpm.using_bram.native.using_b36_sx.the_brams[1].ramb36_i1_0\(4),
      R => ARESET_I
    );
\update_info_reg[Addr][5]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => lu_check_piperun,
      D => \^update_info_reg[addr][5]_0\(5),
      Q => \^not_using_xpm.using_bram.native.using_b36_sx.the_brams[1].ramb36_i1_0\(5),
      R => ARESET_I
    );
\update_info_reg[Addr][6]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => lu_check_piperun,
      D => \^d\(0),
      Q => \^not_using_xpm.using_bram.native.using_b36_sx.the_brams[1].ramb36_i1_0\(6),
      R => ARESET_I
    );
\update_info_reg[Addr][7]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => lu_check_piperun,
      D => \^d\(1),
      Q => \^not_using_xpm.using_bram.native.using_b36_sx.the_brams[1].ramb36_i1_0\(7),
      R => ARESET_I
    );
\update_info_reg[Addr][8]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => lu_check_piperun,
      D => \^d\(2),
      Q => \^not_using_xpm.using_bram.native.using_b36_sx.the_brams[1].ramb36_i1_0\(8),
      R => ARESET_I
    );
\update_info_reg[Addr][9]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => lu_check_piperun,
      D => \^d\(3),
      Q => \^not_using_xpm.using_bram.native.using_b36_sx.the_brams[1].ramb36_i1_0\(9),
      R => ARESET_I
    );
\update_info_reg[Addr_Stp][0]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => lu_check_piperun,
      D => \^update_info_reg[addr_stp][5]_0\(0),
      Q => \ri_stp_reg[5]\(0),
      R => ARESET_I
    );
\update_info_reg[Addr_Stp][1]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => lu_check_piperun,
      D => \^update_info_reg[addr_stp][5]_0\(1),
      Q => \ri_stp_reg[5]\(1),
      R => ARESET_I
    );
\update_info_reg[Addr_Stp][2]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => lu_check_piperun,
      D => \^update_info_reg[addr_stp][5]_0\(2),
      Q => \ri_stp_reg[5]\(2),
      R => ARESET_I
    );
\update_info_reg[Addr_Stp][3]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => lu_check_piperun,
      D => \^update_info_reg[addr_stp][5]_0\(3),
      Q => \ri_stp_reg[5]\(3),
      R => ARESET_I
    );
\update_info_reg[Addr_Stp][4]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => lu_check_piperun,
      D => \^update_info_reg[addr_stp][5]_0\(4),
      Q => \ri_stp_reg[5]\(4),
      R => ARESET_I
    );
\update_info_reg[Addr_Stp][5]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => lu_check_piperun,
      D => \^update_info_reg[addr_stp][5]_0\(5),
      Q => \ri_stp_reg[5]\(5),
      R => ARESET_I
    );
\update_info_reg[Addr_Use][0]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => lu_check_piperun,
      D => \^update_info_reg[addr_use][5]_0\(0),
      Q => \ri_use_reg[5]\(0),
      R => ARESET_I
    );
\update_info_reg[Addr_Use][1]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => lu_check_piperun,
      D => \^update_info_reg[addr_use][5]_0\(1),
      Q => \ri_use_reg[5]\(1),
      R => ARESET_I
    );
\update_info_reg[Addr_Use][2]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => lu_check_piperun,
      D => \^update_info_reg[addr_use][5]_0\(2),
      Q => \ri_use_reg[5]\(2),
      R => ARESET_I
    );
\update_info_reg[Addr_Use][3]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => lu_check_piperun,
      D => \^update_info_reg[addr_use][5]_0\(3),
      Q => \ri_use_reg[5]\(3),
      R => ARESET_I
    );
\update_info_reg[Addr_Use][4]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => lu_check_piperun,
      D => \^update_info_reg[addr_use][5]_0\(4),
      Q => \ri_use_reg[5]\(4),
      R => ARESET_I
    );
\update_info_reg[Addr_Use][5]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => lu_check_piperun,
      D => \^update_info_reg[addr_use][5]_0\(5),
      Q => \ri_use_reg[5]\(5),
      R => ARESET_I
    );
\update_info_reg[Allocate]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => lu_check_piperun,
      D => Par_Reuse_Inst_n_0,
      Q => \^update_info[allocate]\,
      R => ARESET_I
    );
\update_info_reg[Early]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => lu_check_piperun,
      D => \lu_check_info_reg[Early]__0\,
      Q => \update_info[Early]\,
      R => ARESET_I
    );
\update_info_reg[Evict]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => lu_check_piperun,
      D => Chk_Valid_Inst_n_33,
      Q => \^not_using_xpm.using_bram.native.using_b36_sx.the_brams[1].ramb36_i1\,
      R => ARESET_I
    );
\update_info_reg[Internal_Cmd]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => lu_check_piperun,
      D => \lu_check_info_reg[KillHit]__0\,
      Q => \update_info[Internal_Cmd]\,
      R => ARESET_I
    );
\update_info_reg[Keep]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => lu_check_piperun,
      D => \lu_check_info_reg[Keep_n_0_]\,
      Q => \update_info[Keep]\,
      R => ARESET_I
    );
\update_info_reg[Kind]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => lu_check_piperun,
      D => \^update_info_reg[kind]_0\,
      Q => \^update_info[kind]\,
      R => ARESET_I
    );
\update_info_reg[Len][0]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => lu_check_piperun,
      D => \lu_check_info_reg[Len]\(0),
      Q => \^ri_len_reg[7]\(0),
      R => ARESET_I
    );
\update_info_reg[Len][1]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => lu_check_piperun,
      D => \lu_check_info_reg[Len]\(1),
      Q => \^ri_len_reg[7]\(1),
      R => ARESET_I
    );
\update_info_reg[Len][2]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => lu_check_piperun,
      D => \lu_check_info_reg[Len]\(2),
      Q => \^ri_len_reg[7]\(2),
      R => ARESET_I
    );
\update_info_reg[Len][3]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => lu_check_piperun,
      D => \lu_check_info_reg[Len]\(3),
      Q => \^ri_len_reg[7]\(3),
      R => ARESET_I
    );
\update_info_reg[Len][4]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => lu_check_piperun,
      D => \lu_check_info_reg[Len]\(4),
      Q => \^ri_len_reg[7]\(4),
      R => ARESET_I
    );
\update_info_reg[Len][5]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => lu_check_piperun,
      D => \lu_check_info_reg[Len]\(5),
      Q => \^ri_len_reg[7]\(5),
      R => ARESET_I
    );
\update_info_reg[Len][6]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => lu_check_piperun,
      D => \lu_check_info_reg[Len]\(6),
      Q => \^ri_len_reg[7]\(6),
      R => ARESET_I
    );
\update_info_reg[Len][7]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => lu_check_piperun,
      D => \lu_check_info_reg[Len]\(7),
      Q => \^ri_len_reg[7]\(7),
      R => ARESET_I
    );
\update_info_reg[Port_Num][0]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => lu_check_piperun,
      D => \^update_info_reg[port_num][0]_0\,
      Q => \write_req_info[0][Port_Num]\(0),
      R => ARESET_I
    );
\update_info_reg[Size][0]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => lu_check_piperun,
      D => \lu_check_info_reg[Size_n_0_][0]\,
      Q => \update_info[Size]\(0),
      R => ARESET_I
    );
\update_info_reg[Size][1]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => lu_check_piperun,
      D => \lu_check_info_reg[Size_n_0_][1]\,
      Q => \update_info[Size]\(1),
      R => ARESET_I
    );
\update_info_reg[Size][2]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => lu_check_piperun,
      D => \lu_check_info_reg[Size_n_0_][2]\,
      Q => \update_info[Size]\(2),
      R => ARESET_I
    );
\update_info_reg[Wr]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => lu_check_piperun,
      D => \lu_check_info_reg[Wr]__0\,
      Q => \update_info[Wr]\,
      R => ARESET_I
    );
update_miss_reg: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => lu_check_piperun,
      D => lookup_miss,
      Q => update_miss,
      R => ARESET_I
    );
\update_old_tag_reg[Addr][14]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => lu_check_piperun,
      D => Par_Dirty_Inst_n_23,
      Q => \update_old_tag[Addr]\(14),
      R => ARESET_I
    );
\update_old_tag_reg[Addr][15]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => lu_check_piperun,
      D => Par_Dirty_Inst_n_22,
      Q => \update_old_tag[Addr]\(15),
      R => ARESET_I
    );
\update_old_tag_reg[Addr][16]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => lu_check_piperun,
      D => Par_Dirty_Inst_n_21,
      Q => \update_old_tag[Addr]\(16),
      R => ARESET_I
    );
\update_old_tag_reg[Addr][17]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => lu_check_piperun,
      D => Par_Dirty_Inst_n_20,
      Q => \update_old_tag[Addr]\(17),
      R => ARESET_I
    );
\update_old_tag_reg[Addr][18]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => lu_check_piperun,
      D => Par_Dirty_Inst_n_19,
      Q => \update_old_tag[Addr]\(18),
      R => ARESET_I
    );
\update_old_tag_reg[Addr][19]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => lu_check_piperun,
      D => Par_Dirty_Inst_n_18,
      Q => \update_old_tag[Addr]\(19),
      R => ARESET_I
    );
\update_old_tag_reg[Addr][20]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => lu_check_piperun,
      D => Par_Dirty_Inst_n_17,
      Q => \update_old_tag[Addr]\(20),
      R => ARESET_I
    );
\update_old_tag_reg[Addr][21]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => lu_check_piperun,
      D => Par_Dirty_Inst_n_16,
      Q => \update_old_tag[Addr]\(21),
      R => ARESET_I
    );
\update_old_tag_reg[Addr][22]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => lu_check_piperun,
      D => Par_Dirty_Inst_n_15,
      Q => \update_old_tag[Addr]\(22),
      R => ARESET_I
    );
\update_old_tag_reg[Addr][23]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => lu_check_piperun,
      D => Par_Dirty_Inst_n_14,
      Q => \update_old_tag[Addr]\(23),
      R => ARESET_I
    );
\update_old_tag_reg[Addr][24]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => lu_check_piperun,
      D => Par_Dirty_Inst_n_13,
      Q => \update_old_tag[Addr]\(24),
      R => ARESET_I
    );
\update_old_tag_reg[Addr][25]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => lu_check_piperun,
      D => Par_Dirty_Inst_n_12,
      Q => \update_old_tag[Addr]\(25),
      R => ARESET_I
    );
\update_old_tag_reg[Addr][26]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => lu_check_piperun,
      D => Par_Dirty_Inst_n_11,
      Q => \update_old_tag[Addr]\(26),
      R => ARESET_I
    );
\update_old_tag_reg[Addr][27]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => lu_check_piperun,
      D => Par_Dirty_Inst_n_10,
      Q => \update_old_tag[Addr]\(27),
      R => ARESET_I
    );
\update_old_tag_reg[Addr][28]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => lu_check_piperun,
      D => Par_Dirty_Inst_n_9,
      Q => \update_old_tag[Addr]\(28),
      R => ARESET_I
    );
\update_old_tag_reg[Addr][29]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => lu_check_piperun,
      D => Par_Dirty_Inst_n_8,
      Q => \update_old_tag[Addr]\(29),
      R => ARESET_I
    );
\update_old_tag_reg[Addr][30]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => lu_check_piperun,
      D => Par_Dirty_Inst_n_7,
      Q => \update_old_tag[Addr]\(30),
      R => ARESET_I
    );
\update_old_tag_reg[Addr][31]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => lu_check_piperun,
      D => Par_Dirty_Inst_n_6,
      Q => \update_old_tag[Addr]\(31),
      R => ARESET_I
    );
update_read_miss_reg: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => lu_check_piperun,
      D => lookup_read_miss,
      Q => update_read_miss,
      R => ARESET_I
    );
update_reused_tag2_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => update_reused_tag2_carry_n_0,
      CO(2) => update_reused_tag2_carry_n_1,
      CO(1) => update_reused_tag2_carry_n_2,
      CO(0) => update_reused_tag2_carry_n_3,
      CYINIT => '0',
      DI(3 downto 0) => B"1111",
      O(3 downto 0) => NLW_update_reused_tag2_carry_O_UNCONNECTED(3 downto 0),
      S(3) => Par_Dirty_Inst_n_2,
      S(2) => Par_Dirty_Inst_n_3,
      S(1) => Par_Dirty_Inst_n_4,
      S(0) => Par_Dirty_Inst_n_5
    );
\update_reused_tag2_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => update_reused_tag2_carry_n_0,
      CO(3 downto 2) => \NLW_update_reused_tag2_carry__0_CO_UNCONNECTED\(3 downto 2),
      CO(1) => update_reused_tag2,
      CO(0) => \update_reused_tag2_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0011",
      O(3 downto 0) => \NLW_update_reused_tag2_carry__0_O_UNCONNECTED\(3 downto 0),
      S(3 downto 2) => B"00",
      S(1) => Par_Dirty_Inst_n_24,
      S(0) => Par_Dirty_Inst_n_25
    );
update_reused_tag_reg: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => '1',
      D => LU_Check_PR_And_Inst2_n_1,
      Q => update_reused_tag,
      R => '0'
    );
\update_way_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => lu_check_piperun,
      D => lru_check_used_way,
      Q => update_way,
      R => ARESET_I
    );
update_write_hit_reg: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => lu_check_piperun,
      D => lookup_write_hit,
      Q => update_write_hit,
      R => ARESET_I
    );
update_write_miss_reg: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => lu_check_piperun,
      D => lookup_write_miss,
      Q => update_write_miss,
      R => ARESET_I
    );
\wm_fifo_mem_reg[15][Allocate][-1111111111]_srl16_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \lu_check_info_reg[Wr]__0\,
      I1 => \lu_check_info_reg[Allocate]__0\,
      O => lookup_wm_allocate
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_system_cache_0_0_sc_m_axi_interface is
  port (
    M0_AXI_AWPROT : out STD_LOGIC_VECTOR ( 0 to 0 );
    M0_AXI_WLAST : out STD_LOGIC;
    M0_AXI_ARPROT : out STD_LOGIC_VECTOR ( 0 to 0 );
    M0_AXI_AWVALID : out STD_LOGIC;
    M_AXI_AWVALID_I : out STD_LOGIC;
    M0_AXI_WVALID : out STD_LOGIC;
    M0_AXI_ARVALID : out STD_LOGIC;
    \Order_Optimization_4.search_count_reg[1]\ : out STD_LOGIC;
    M0_AXI_AWADDR : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M0_AXI_AWLEN : out STD_LOGIC_VECTOR ( 7 downto 0 );
    M0_AXI_AWSIZE : out STD_LOGIC_VECTOR ( 1 downto 0 );
    M0_AXI_AWBURST : out STD_LOGIC_VECTOR ( 1 downto 0 );
    M0_AXI_WDATA : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M0_AXI_WSTRB : out STD_LOGIC_VECTOR ( 3 downto 0 );
    M0_AXI_ARADDR : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M0_AXI_ARLEN : out STD_LOGIC_VECTOR ( 7 downto 0 );
    M0_AXI_ARSIZE : out STD_LOGIC_VECTOR ( 2 downto 0 );
    M0_AXI_ARBURST : out STD_LOGIC_VECTOR ( 1 downto 0 );
    ACLK : in STD_LOGIC;
    ARESET : in STD_LOGIC;
    \write_req_ordered_info[0][Prot]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \write_data_ordered_info[0][Last]\ : in STD_LOGIC;
    \read_req_ordered_info[0][Prot]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Use_FPGA.Empty_Inst\ : in STD_LOGIC;
    M_AXI_ARVALID_I : in STD_LOGIC;
    M0_AXI_AWREADY : in STD_LOGIC;
    aw_fifo_empty : in STD_LOGIC;
    M0_AXI_ARREADY : in STD_LOGIC;
    M0_AXI_WREADY : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \Use_FPGA.Cnt_Bit_Gen[0].FDS_Inst\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \Use_FPGA.Cnt_Bit_Gen[0].FDS_Inst_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \write_req_ordered_info[0][Kind]\ : in STD_LOGIC;
    \Use_FPGA.Cnt_Bit_Gen[4].FDS_Inst\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \Use_FPGA.Cnt_Bit_Gen[4].FDS_Inst_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \update_info_reg[Addr][31]\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \Use_FPGA.Cnt_Bit_Gen[0].FDS_Inst_1\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \Use_FPGA.Cnt_Bit_Gen[0].FDS_Inst_2\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \read_req_ordered_info[0][Kind]\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_system_cache_0_0_sc_m_axi_interface : entity is "sc_m_axi_interface";
end design_1_system_cache_0_0_sc_m_axi_interface;

architecture STRUCTURE of design_1_system_cache_0_0_sc_m_axi_interface is
  signal ARESET_I : STD_LOGIC;
  signal \^m0_axi_arburst\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \^m0_axi_arvalid\ : STD_LOGIC;
  signal \^m0_axi_awburst\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \^m0_axi_awvalid\ : STD_LOGIC;
  signal \^m0_axi_wvalid\ : STD_LOGIC;
  signal \M_AXI_ARADDR[31]_i_1_n_0\ : STD_LOGIC;
  signal \M_AXI_ARBURST[0]_i_1_n_0\ : STD_LOGIC;
  signal \M_AXI_AWADDR[31]_i_1_n_0\ : STD_LOGIC;
  signal \M_AXI_AWBURST[0]_i_1_n_0\ : STD_LOGIC;
  signal \^m_axi_awvalid_i\ : STD_LOGIC;
  signal read_req_ordered_ready : STD_LOGIC;
  signal write_data_ordered_ready : STD_LOGIC;
  signal write_req_ordered_ready : STD_LOGIC;
  attribute C_CE_LOW : string;
  attribute C_CE_LOW of Reset_Inst : label is "1'b0";
  attribute C_IS_SET : string;
  attribute C_IS_SET of Reset_Inst : label is "1'b0";
  attribute C_NUM_CE : integer;
  attribute C_NUM_CE of Reset_Inst : label is 1;
  attribute C_TARGET : integer;
  attribute C_TARGET of Reset_Inst : label is 3;
  attribute DONT_TOUCH : boolean;
  attribute DONT_TOUCH of Reset_Inst : label is std.standard.true;
begin
  M0_AXI_ARBURST(1 downto 0) <= \^m0_axi_arburst\(1 downto 0);
  M0_AXI_ARVALID <= \^m0_axi_arvalid\;
  M0_AXI_AWBURST(1 downto 0) <= \^m0_axi_awburst\(1 downto 0);
  M0_AXI_AWVALID <= \^m0_axi_awvalid\;
  M0_AXI_WVALID <= \^m0_axi_wvalid\;
  M_AXI_AWVALID_I <= \^m_axi_awvalid_i\;
\M_AXI_ARADDR[31]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FB"
    )
        port map (
      I0 => ARESET_I,
      I1 => \^m0_axi_arvalid\,
      I2 => M0_AXI_ARREADY,
      O => \M_AXI_ARADDR[31]_i_1_n_0\
    );
\M_AXI_ARADDR_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \M_AXI_ARADDR[31]_i_1_n_0\,
      D => \update_info_reg[Addr][31]\(0),
      Q => M0_AXI_ARADDR(0),
      R => ARESET_I
    );
\M_AXI_ARADDR_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \M_AXI_ARADDR[31]_i_1_n_0\,
      D => \update_info_reg[Addr][31]\(10),
      Q => M0_AXI_ARADDR(10),
      R => ARESET_I
    );
\M_AXI_ARADDR_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \M_AXI_ARADDR[31]_i_1_n_0\,
      D => \update_info_reg[Addr][31]\(11),
      Q => M0_AXI_ARADDR(11),
      R => ARESET_I
    );
\M_AXI_ARADDR_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \M_AXI_ARADDR[31]_i_1_n_0\,
      D => \update_info_reg[Addr][31]\(12),
      Q => M0_AXI_ARADDR(12),
      R => ARESET_I
    );
\M_AXI_ARADDR_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \M_AXI_ARADDR[31]_i_1_n_0\,
      D => \update_info_reg[Addr][31]\(13),
      Q => M0_AXI_ARADDR(13),
      R => ARESET_I
    );
\M_AXI_ARADDR_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \M_AXI_ARADDR[31]_i_1_n_0\,
      D => \update_info_reg[Addr][31]\(14),
      Q => M0_AXI_ARADDR(14),
      R => ARESET_I
    );
\M_AXI_ARADDR_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \M_AXI_ARADDR[31]_i_1_n_0\,
      D => \update_info_reg[Addr][31]\(15),
      Q => M0_AXI_ARADDR(15),
      R => ARESET_I
    );
\M_AXI_ARADDR_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \M_AXI_ARADDR[31]_i_1_n_0\,
      D => \update_info_reg[Addr][31]\(16),
      Q => M0_AXI_ARADDR(16),
      R => ARESET_I
    );
\M_AXI_ARADDR_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \M_AXI_ARADDR[31]_i_1_n_0\,
      D => \update_info_reg[Addr][31]\(17),
      Q => M0_AXI_ARADDR(17),
      R => ARESET_I
    );
\M_AXI_ARADDR_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \M_AXI_ARADDR[31]_i_1_n_0\,
      D => \update_info_reg[Addr][31]\(18),
      Q => M0_AXI_ARADDR(18),
      R => ARESET_I
    );
\M_AXI_ARADDR_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \M_AXI_ARADDR[31]_i_1_n_0\,
      D => \update_info_reg[Addr][31]\(19),
      Q => M0_AXI_ARADDR(19),
      R => ARESET_I
    );
\M_AXI_ARADDR_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \M_AXI_ARADDR[31]_i_1_n_0\,
      D => \update_info_reg[Addr][31]\(1),
      Q => M0_AXI_ARADDR(1),
      R => ARESET_I
    );
\M_AXI_ARADDR_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \M_AXI_ARADDR[31]_i_1_n_0\,
      D => \update_info_reg[Addr][31]\(20),
      Q => M0_AXI_ARADDR(20),
      R => ARESET_I
    );
\M_AXI_ARADDR_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \M_AXI_ARADDR[31]_i_1_n_0\,
      D => \update_info_reg[Addr][31]\(21),
      Q => M0_AXI_ARADDR(21),
      R => ARESET_I
    );
\M_AXI_ARADDR_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \M_AXI_ARADDR[31]_i_1_n_0\,
      D => \update_info_reg[Addr][31]\(22),
      Q => M0_AXI_ARADDR(22),
      R => ARESET_I
    );
\M_AXI_ARADDR_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \M_AXI_ARADDR[31]_i_1_n_0\,
      D => \update_info_reg[Addr][31]\(23),
      Q => M0_AXI_ARADDR(23),
      R => ARESET_I
    );
\M_AXI_ARADDR_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \M_AXI_ARADDR[31]_i_1_n_0\,
      D => \update_info_reg[Addr][31]\(24),
      Q => M0_AXI_ARADDR(24),
      R => ARESET_I
    );
\M_AXI_ARADDR_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \M_AXI_ARADDR[31]_i_1_n_0\,
      D => \update_info_reg[Addr][31]\(25),
      Q => M0_AXI_ARADDR(25),
      R => ARESET_I
    );
\M_AXI_ARADDR_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \M_AXI_ARADDR[31]_i_1_n_0\,
      D => \update_info_reg[Addr][31]\(26),
      Q => M0_AXI_ARADDR(26),
      R => ARESET_I
    );
\M_AXI_ARADDR_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \M_AXI_ARADDR[31]_i_1_n_0\,
      D => \update_info_reg[Addr][31]\(27),
      Q => M0_AXI_ARADDR(27),
      R => ARESET_I
    );
\M_AXI_ARADDR_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \M_AXI_ARADDR[31]_i_1_n_0\,
      D => \update_info_reg[Addr][31]\(28),
      Q => M0_AXI_ARADDR(28),
      R => ARESET_I
    );
\M_AXI_ARADDR_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \M_AXI_ARADDR[31]_i_1_n_0\,
      D => \update_info_reg[Addr][31]\(29),
      Q => M0_AXI_ARADDR(29),
      R => ARESET_I
    );
\M_AXI_ARADDR_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \M_AXI_ARADDR[31]_i_1_n_0\,
      D => \update_info_reg[Addr][31]\(2),
      Q => M0_AXI_ARADDR(2),
      R => ARESET_I
    );
\M_AXI_ARADDR_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \M_AXI_ARADDR[31]_i_1_n_0\,
      D => \update_info_reg[Addr][31]\(30),
      Q => M0_AXI_ARADDR(30),
      R => ARESET_I
    );
\M_AXI_ARADDR_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \M_AXI_ARADDR[31]_i_1_n_0\,
      D => \update_info_reg[Addr][31]\(31),
      Q => M0_AXI_ARADDR(31),
      R => ARESET_I
    );
\M_AXI_ARADDR_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \M_AXI_ARADDR[31]_i_1_n_0\,
      D => \update_info_reg[Addr][31]\(3),
      Q => M0_AXI_ARADDR(3),
      R => ARESET_I
    );
\M_AXI_ARADDR_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \M_AXI_ARADDR[31]_i_1_n_0\,
      D => \update_info_reg[Addr][31]\(4),
      Q => M0_AXI_ARADDR(4),
      R => ARESET_I
    );
\M_AXI_ARADDR_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \M_AXI_ARADDR[31]_i_1_n_0\,
      D => \update_info_reg[Addr][31]\(5),
      Q => M0_AXI_ARADDR(5),
      R => ARESET_I
    );
\M_AXI_ARADDR_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \M_AXI_ARADDR[31]_i_1_n_0\,
      D => \update_info_reg[Addr][31]\(6),
      Q => M0_AXI_ARADDR(6),
      R => ARESET_I
    );
\M_AXI_ARADDR_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \M_AXI_ARADDR[31]_i_1_n_0\,
      D => \update_info_reg[Addr][31]\(7),
      Q => M0_AXI_ARADDR(7),
      R => ARESET_I
    );
\M_AXI_ARADDR_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \M_AXI_ARADDR[31]_i_1_n_0\,
      D => \update_info_reg[Addr][31]\(8),
      Q => M0_AXI_ARADDR(8),
      R => ARESET_I
    );
\M_AXI_ARADDR_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \M_AXI_ARADDR[31]_i_1_n_0\,
      D => \update_info_reg[Addr][31]\(9),
      Q => M0_AXI_ARADDR(9),
      R => ARESET_I
    );
\M_AXI_ARBURST[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"03030A03"
    )
        port map (
      I0 => \^m0_axi_arburst\(0),
      I1 => \read_req_ordered_info[0][Kind]\,
      I2 => ARESET_I,
      I3 => \^m0_axi_arvalid\,
      I4 => M0_AXI_ARREADY,
      O => \M_AXI_ARBURST[0]_i_1_n_0\
    );
\M_AXI_ARBURST_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => '1',
      D => \M_AXI_ARBURST[0]_i_1_n_0\,
      Q => \^m0_axi_arburst\(0),
      R => '0'
    );
\M_AXI_ARBURST_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \M_AXI_ARADDR[31]_i_1_n_0\,
      D => \read_req_ordered_info[0][Kind]\,
      Q => \^m0_axi_arburst\(1),
      R => ARESET_I
    );
\M_AXI_ARLEN[7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => M0_AXI_ARREADY,
      I1 => \^m0_axi_arvalid\,
      O => read_req_ordered_ready
    );
\M_AXI_ARLEN_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => read_req_ordered_ready,
      D => \Use_FPGA.Cnt_Bit_Gen[0].FDS_Inst_1\(0),
      Q => M0_AXI_ARLEN(0),
      R => ARESET_I
    );
\M_AXI_ARLEN_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => read_req_ordered_ready,
      D => \Use_FPGA.Cnt_Bit_Gen[0].FDS_Inst_1\(1),
      Q => M0_AXI_ARLEN(1),
      R => ARESET_I
    );
\M_AXI_ARLEN_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => read_req_ordered_ready,
      D => \Use_FPGA.Cnt_Bit_Gen[0].FDS_Inst_1\(2),
      Q => M0_AXI_ARLEN(2),
      R => ARESET_I
    );
\M_AXI_ARLEN_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => read_req_ordered_ready,
      D => \Use_FPGA.Cnt_Bit_Gen[0].FDS_Inst_1\(3),
      Q => M0_AXI_ARLEN(3),
      R => ARESET_I
    );
\M_AXI_ARLEN_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => read_req_ordered_ready,
      D => \Use_FPGA.Cnt_Bit_Gen[0].FDS_Inst_1\(4),
      Q => M0_AXI_ARLEN(4),
      R => ARESET_I
    );
\M_AXI_ARLEN_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => read_req_ordered_ready,
      D => \Use_FPGA.Cnt_Bit_Gen[0].FDS_Inst_1\(5),
      Q => M0_AXI_ARLEN(5),
      R => ARESET_I
    );
\M_AXI_ARLEN_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => read_req_ordered_ready,
      D => \Use_FPGA.Cnt_Bit_Gen[0].FDS_Inst_1\(6),
      Q => M0_AXI_ARLEN(6),
      R => ARESET_I
    );
\M_AXI_ARLEN_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => read_req_ordered_ready,
      D => \Use_FPGA.Cnt_Bit_Gen[0].FDS_Inst_1\(7),
      Q => M0_AXI_ARLEN(7),
      R => ARESET_I
    );
\M_AXI_ARPROT_reg[1]\: unisim.vcomponents.FDSE
     port map (
      C => ACLK,
      CE => read_req_ordered_ready,
      D => \read_req_ordered_info[0][Prot]\(0),
      Q => M0_AXI_ARPROT(0),
      S => ARESET_I
    );
\M_AXI_ARSIZE_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => read_req_ordered_ready,
      D => \Use_FPGA.Cnt_Bit_Gen[0].FDS_Inst_2\(0),
      Q => M0_AXI_ARSIZE(0),
      R => ARESET_I
    );
\M_AXI_ARSIZE_reg[1]\: unisim.vcomponents.FDSE
     port map (
      C => ACLK,
      CE => read_req_ordered_ready,
      D => \Use_FPGA.Cnt_Bit_Gen[0].FDS_Inst_2\(1),
      Q => M0_AXI_ARSIZE(1),
      S => ARESET_I
    );
\M_AXI_ARSIZE_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => read_req_ordered_ready,
      D => \Use_FPGA.Cnt_Bit_Gen[0].FDS_Inst_2\(2),
      Q => M0_AXI_ARSIZE(2),
      R => ARESET_I
    );
M_AXI_ARVALID_I_reg: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => read_req_ordered_ready,
      D => M_AXI_ARVALID_I,
      Q => \^m0_axi_arvalid\,
      R => ARESET_I
    );
\M_AXI_AWADDR[31]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EF"
    )
        port map (
      I0 => ARESET_I,
      I1 => M0_AXI_AWREADY,
      I2 => \^m0_axi_awvalid\,
      O => \M_AXI_AWADDR[31]_i_1_n_0\
    );
\M_AXI_AWADDR_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \M_AXI_AWADDR[31]_i_1_n_0\,
      D => D(0),
      Q => M0_AXI_AWADDR(0),
      R => ARESET_I
    );
\M_AXI_AWADDR_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \M_AXI_AWADDR[31]_i_1_n_0\,
      D => D(10),
      Q => M0_AXI_AWADDR(10),
      R => ARESET_I
    );
\M_AXI_AWADDR_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \M_AXI_AWADDR[31]_i_1_n_0\,
      D => D(11),
      Q => M0_AXI_AWADDR(11),
      R => ARESET_I
    );
\M_AXI_AWADDR_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \M_AXI_AWADDR[31]_i_1_n_0\,
      D => D(12),
      Q => M0_AXI_AWADDR(12),
      R => ARESET_I
    );
\M_AXI_AWADDR_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \M_AXI_AWADDR[31]_i_1_n_0\,
      D => D(13),
      Q => M0_AXI_AWADDR(13),
      R => ARESET_I
    );
\M_AXI_AWADDR_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \M_AXI_AWADDR[31]_i_1_n_0\,
      D => D(14),
      Q => M0_AXI_AWADDR(14),
      R => ARESET_I
    );
\M_AXI_AWADDR_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \M_AXI_AWADDR[31]_i_1_n_0\,
      D => D(15),
      Q => M0_AXI_AWADDR(15),
      R => ARESET_I
    );
\M_AXI_AWADDR_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \M_AXI_AWADDR[31]_i_1_n_0\,
      D => D(16),
      Q => M0_AXI_AWADDR(16),
      R => ARESET_I
    );
\M_AXI_AWADDR_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \M_AXI_AWADDR[31]_i_1_n_0\,
      D => D(17),
      Q => M0_AXI_AWADDR(17),
      R => ARESET_I
    );
\M_AXI_AWADDR_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \M_AXI_AWADDR[31]_i_1_n_0\,
      D => D(18),
      Q => M0_AXI_AWADDR(18),
      R => ARESET_I
    );
\M_AXI_AWADDR_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \M_AXI_AWADDR[31]_i_1_n_0\,
      D => D(19),
      Q => M0_AXI_AWADDR(19),
      R => ARESET_I
    );
\M_AXI_AWADDR_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \M_AXI_AWADDR[31]_i_1_n_0\,
      D => D(1),
      Q => M0_AXI_AWADDR(1),
      R => ARESET_I
    );
\M_AXI_AWADDR_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \M_AXI_AWADDR[31]_i_1_n_0\,
      D => D(20),
      Q => M0_AXI_AWADDR(20),
      R => ARESET_I
    );
\M_AXI_AWADDR_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \M_AXI_AWADDR[31]_i_1_n_0\,
      D => D(21),
      Q => M0_AXI_AWADDR(21),
      R => ARESET_I
    );
\M_AXI_AWADDR_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \M_AXI_AWADDR[31]_i_1_n_0\,
      D => D(22),
      Q => M0_AXI_AWADDR(22),
      R => ARESET_I
    );
\M_AXI_AWADDR_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \M_AXI_AWADDR[31]_i_1_n_0\,
      D => D(23),
      Q => M0_AXI_AWADDR(23),
      R => ARESET_I
    );
\M_AXI_AWADDR_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \M_AXI_AWADDR[31]_i_1_n_0\,
      D => D(24),
      Q => M0_AXI_AWADDR(24),
      R => ARESET_I
    );
\M_AXI_AWADDR_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \M_AXI_AWADDR[31]_i_1_n_0\,
      D => D(25),
      Q => M0_AXI_AWADDR(25),
      R => ARESET_I
    );
\M_AXI_AWADDR_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \M_AXI_AWADDR[31]_i_1_n_0\,
      D => D(26),
      Q => M0_AXI_AWADDR(26),
      R => ARESET_I
    );
\M_AXI_AWADDR_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \M_AXI_AWADDR[31]_i_1_n_0\,
      D => D(27),
      Q => M0_AXI_AWADDR(27),
      R => ARESET_I
    );
\M_AXI_AWADDR_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \M_AXI_AWADDR[31]_i_1_n_0\,
      D => D(28),
      Q => M0_AXI_AWADDR(28),
      R => ARESET_I
    );
\M_AXI_AWADDR_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \M_AXI_AWADDR[31]_i_1_n_0\,
      D => D(29),
      Q => M0_AXI_AWADDR(29),
      R => ARESET_I
    );
\M_AXI_AWADDR_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \M_AXI_AWADDR[31]_i_1_n_0\,
      D => D(2),
      Q => M0_AXI_AWADDR(2),
      R => ARESET_I
    );
\M_AXI_AWADDR_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \M_AXI_AWADDR[31]_i_1_n_0\,
      D => D(30),
      Q => M0_AXI_AWADDR(30),
      R => ARESET_I
    );
\M_AXI_AWADDR_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \M_AXI_AWADDR[31]_i_1_n_0\,
      D => D(31),
      Q => M0_AXI_AWADDR(31),
      R => ARESET_I
    );
\M_AXI_AWADDR_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \M_AXI_AWADDR[31]_i_1_n_0\,
      D => D(3),
      Q => M0_AXI_AWADDR(3),
      R => ARESET_I
    );
\M_AXI_AWADDR_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \M_AXI_AWADDR[31]_i_1_n_0\,
      D => D(4),
      Q => M0_AXI_AWADDR(4),
      R => ARESET_I
    );
\M_AXI_AWADDR_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \M_AXI_AWADDR[31]_i_1_n_0\,
      D => D(5),
      Q => M0_AXI_AWADDR(5),
      R => ARESET_I
    );
\M_AXI_AWADDR_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \M_AXI_AWADDR[31]_i_1_n_0\,
      D => D(6),
      Q => M0_AXI_AWADDR(6),
      R => ARESET_I
    );
\M_AXI_AWADDR_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \M_AXI_AWADDR[31]_i_1_n_0\,
      D => D(7),
      Q => M0_AXI_AWADDR(7),
      R => ARESET_I
    );
\M_AXI_AWADDR_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \M_AXI_AWADDR[31]_i_1_n_0\,
      D => D(8),
      Q => M0_AXI_AWADDR(8),
      R => ARESET_I
    );
\M_AXI_AWADDR_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \M_AXI_AWADDR[31]_i_1_n_0\,
      D => D(9),
      Q => M0_AXI_AWADDR(9),
      R => ARESET_I
    );
\M_AXI_AWBURST[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"030A0303"
    )
        port map (
      I0 => \^m0_axi_awburst\(0),
      I1 => \write_req_ordered_info[0][Kind]\,
      I2 => ARESET_I,
      I3 => M0_AXI_AWREADY,
      I4 => \^m0_axi_awvalid\,
      O => \M_AXI_AWBURST[0]_i_1_n_0\
    );
\M_AXI_AWBURST_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => '1',
      D => \M_AXI_AWBURST[0]_i_1_n_0\,
      Q => \^m0_axi_awburst\(0),
      R => '0'
    );
\M_AXI_AWBURST_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \M_AXI_AWADDR[31]_i_1_n_0\,
      D => \write_req_ordered_info[0][Kind]\,
      Q => \^m0_axi_awburst\(1),
      R => ARESET_I
    );
\M_AXI_AWLEN[7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => M0_AXI_AWREADY,
      I1 => \^m0_axi_awvalid\,
      O => write_req_ordered_ready
    );
\M_AXI_AWLEN_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => write_req_ordered_ready,
      D => \Use_FPGA.Cnt_Bit_Gen[0].FDS_Inst\(0),
      Q => M0_AXI_AWLEN(0),
      R => ARESET_I
    );
\M_AXI_AWLEN_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => write_req_ordered_ready,
      D => \Use_FPGA.Cnt_Bit_Gen[0].FDS_Inst\(1),
      Q => M0_AXI_AWLEN(1),
      R => ARESET_I
    );
\M_AXI_AWLEN_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => write_req_ordered_ready,
      D => \Use_FPGA.Cnt_Bit_Gen[0].FDS_Inst\(2),
      Q => M0_AXI_AWLEN(2),
      R => ARESET_I
    );
\M_AXI_AWLEN_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => write_req_ordered_ready,
      D => \Use_FPGA.Cnt_Bit_Gen[0].FDS_Inst\(3),
      Q => M0_AXI_AWLEN(3),
      R => ARESET_I
    );
\M_AXI_AWLEN_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => write_req_ordered_ready,
      D => \Use_FPGA.Cnt_Bit_Gen[0].FDS_Inst\(4),
      Q => M0_AXI_AWLEN(4),
      R => ARESET_I
    );
\M_AXI_AWLEN_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => write_req_ordered_ready,
      D => \Use_FPGA.Cnt_Bit_Gen[0].FDS_Inst\(5),
      Q => M0_AXI_AWLEN(5),
      R => ARESET_I
    );
\M_AXI_AWLEN_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => write_req_ordered_ready,
      D => \Use_FPGA.Cnt_Bit_Gen[0].FDS_Inst\(6),
      Q => M0_AXI_AWLEN(6),
      R => ARESET_I
    );
\M_AXI_AWLEN_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => write_req_ordered_ready,
      D => \Use_FPGA.Cnt_Bit_Gen[0].FDS_Inst\(7),
      Q => M0_AXI_AWLEN(7),
      R => ARESET_I
    );
\M_AXI_AWPROT_reg[1]\: unisim.vcomponents.FDSE
     port map (
      C => ACLK,
      CE => write_req_ordered_ready,
      D => \write_req_ordered_info[0][Prot]\(0),
      Q => M0_AXI_AWPROT(0),
      S => ARESET_I
    );
\M_AXI_AWSIZE_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => write_req_ordered_ready,
      D => \Use_FPGA.Cnt_Bit_Gen[0].FDS_Inst_0\(0),
      Q => M0_AXI_AWSIZE(0),
      R => ARESET_I
    );
\M_AXI_AWSIZE_reg[1]\: unisim.vcomponents.FDSE
     port map (
      C => ACLK,
      CE => write_req_ordered_ready,
      D => \Use_FPGA.Cnt_Bit_Gen[0].FDS_Inst_0\(1),
      Q => M0_AXI_AWSIZE(1),
      S => ARESET_I
    );
M_AXI_AWVALID_I_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"0B"
    )
        port map (
      I0 => M0_AXI_AWREADY,
      I1 => \^m0_axi_awvalid\,
      I2 => aw_fifo_empty,
      O => \^m_axi_awvalid_i\
    );
M_AXI_AWVALID_I_reg: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => write_req_ordered_ready,
      D => \^m_axi_awvalid_i\,
      Q => \^m0_axi_awvalid\,
      R => ARESET_I
    );
\M_AXI_WDATA[31]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => M0_AXI_WREADY,
      I1 => \^m0_axi_wvalid\,
      O => write_data_ordered_ready
    );
\M_AXI_WDATA_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => write_data_ordered_ready,
      D => \Use_FPGA.Cnt_Bit_Gen[4].FDS_Inst\(0),
      Q => M0_AXI_WDATA(0),
      R => ARESET_I
    );
\M_AXI_WDATA_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => write_data_ordered_ready,
      D => \Use_FPGA.Cnt_Bit_Gen[4].FDS_Inst\(10),
      Q => M0_AXI_WDATA(10),
      R => ARESET_I
    );
\M_AXI_WDATA_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => write_data_ordered_ready,
      D => \Use_FPGA.Cnt_Bit_Gen[4].FDS_Inst\(11),
      Q => M0_AXI_WDATA(11),
      R => ARESET_I
    );
\M_AXI_WDATA_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => write_data_ordered_ready,
      D => \Use_FPGA.Cnt_Bit_Gen[4].FDS_Inst\(12),
      Q => M0_AXI_WDATA(12),
      R => ARESET_I
    );
\M_AXI_WDATA_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => write_data_ordered_ready,
      D => \Use_FPGA.Cnt_Bit_Gen[4].FDS_Inst\(13),
      Q => M0_AXI_WDATA(13),
      R => ARESET_I
    );
\M_AXI_WDATA_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => write_data_ordered_ready,
      D => \Use_FPGA.Cnt_Bit_Gen[4].FDS_Inst\(14),
      Q => M0_AXI_WDATA(14),
      R => ARESET_I
    );
\M_AXI_WDATA_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => write_data_ordered_ready,
      D => \Use_FPGA.Cnt_Bit_Gen[4].FDS_Inst\(15),
      Q => M0_AXI_WDATA(15),
      R => ARESET_I
    );
\M_AXI_WDATA_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => write_data_ordered_ready,
      D => \Use_FPGA.Cnt_Bit_Gen[4].FDS_Inst\(16),
      Q => M0_AXI_WDATA(16),
      R => ARESET_I
    );
\M_AXI_WDATA_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => write_data_ordered_ready,
      D => \Use_FPGA.Cnt_Bit_Gen[4].FDS_Inst\(17),
      Q => M0_AXI_WDATA(17),
      R => ARESET_I
    );
\M_AXI_WDATA_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => write_data_ordered_ready,
      D => \Use_FPGA.Cnt_Bit_Gen[4].FDS_Inst\(18),
      Q => M0_AXI_WDATA(18),
      R => ARESET_I
    );
\M_AXI_WDATA_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => write_data_ordered_ready,
      D => \Use_FPGA.Cnt_Bit_Gen[4].FDS_Inst\(19),
      Q => M0_AXI_WDATA(19),
      R => ARESET_I
    );
\M_AXI_WDATA_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => write_data_ordered_ready,
      D => \Use_FPGA.Cnt_Bit_Gen[4].FDS_Inst\(1),
      Q => M0_AXI_WDATA(1),
      R => ARESET_I
    );
\M_AXI_WDATA_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => write_data_ordered_ready,
      D => \Use_FPGA.Cnt_Bit_Gen[4].FDS_Inst\(20),
      Q => M0_AXI_WDATA(20),
      R => ARESET_I
    );
\M_AXI_WDATA_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => write_data_ordered_ready,
      D => \Use_FPGA.Cnt_Bit_Gen[4].FDS_Inst\(21),
      Q => M0_AXI_WDATA(21),
      R => ARESET_I
    );
\M_AXI_WDATA_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => write_data_ordered_ready,
      D => \Use_FPGA.Cnt_Bit_Gen[4].FDS_Inst\(22),
      Q => M0_AXI_WDATA(22),
      R => ARESET_I
    );
\M_AXI_WDATA_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => write_data_ordered_ready,
      D => \Use_FPGA.Cnt_Bit_Gen[4].FDS_Inst\(23),
      Q => M0_AXI_WDATA(23),
      R => ARESET_I
    );
\M_AXI_WDATA_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => write_data_ordered_ready,
      D => \Use_FPGA.Cnt_Bit_Gen[4].FDS_Inst\(24),
      Q => M0_AXI_WDATA(24),
      R => ARESET_I
    );
\M_AXI_WDATA_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => write_data_ordered_ready,
      D => \Use_FPGA.Cnt_Bit_Gen[4].FDS_Inst\(25),
      Q => M0_AXI_WDATA(25),
      R => ARESET_I
    );
\M_AXI_WDATA_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => write_data_ordered_ready,
      D => \Use_FPGA.Cnt_Bit_Gen[4].FDS_Inst\(26),
      Q => M0_AXI_WDATA(26),
      R => ARESET_I
    );
\M_AXI_WDATA_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => write_data_ordered_ready,
      D => \Use_FPGA.Cnt_Bit_Gen[4].FDS_Inst\(27),
      Q => M0_AXI_WDATA(27),
      R => ARESET_I
    );
\M_AXI_WDATA_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => write_data_ordered_ready,
      D => \Use_FPGA.Cnt_Bit_Gen[4].FDS_Inst\(28),
      Q => M0_AXI_WDATA(28),
      R => ARESET_I
    );
\M_AXI_WDATA_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => write_data_ordered_ready,
      D => \Use_FPGA.Cnt_Bit_Gen[4].FDS_Inst\(29),
      Q => M0_AXI_WDATA(29),
      R => ARESET_I
    );
\M_AXI_WDATA_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => write_data_ordered_ready,
      D => \Use_FPGA.Cnt_Bit_Gen[4].FDS_Inst\(2),
      Q => M0_AXI_WDATA(2),
      R => ARESET_I
    );
\M_AXI_WDATA_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => write_data_ordered_ready,
      D => \Use_FPGA.Cnt_Bit_Gen[4].FDS_Inst\(30),
      Q => M0_AXI_WDATA(30),
      R => ARESET_I
    );
\M_AXI_WDATA_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => write_data_ordered_ready,
      D => \Use_FPGA.Cnt_Bit_Gen[4].FDS_Inst\(31),
      Q => M0_AXI_WDATA(31),
      R => ARESET_I
    );
\M_AXI_WDATA_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => write_data_ordered_ready,
      D => \Use_FPGA.Cnt_Bit_Gen[4].FDS_Inst\(3),
      Q => M0_AXI_WDATA(3),
      R => ARESET_I
    );
\M_AXI_WDATA_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => write_data_ordered_ready,
      D => \Use_FPGA.Cnt_Bit_Gen[4].FDS_Inst\(4),
      Q => M0_AXI_WDATA(4),
      R => ARESET_I
    );
\M_AXI_WDATA_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => write_data_ordered_ready,
      D => \Use_FPGA.Cnt_Bit_Gen[4].FDS_Inst\(5),
      Q => M0_AXI_WDATA(5),
      R => ARESET_I
    );
\M_AXI_WDATA_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => write_data_ordered_ready,
      D => \Use_FPGA.Cnt_Bit_Gen[4].FDS_Inst\(6),
      Q => M0_AXI_WDATA(6),
      R => ARESET_I
    );
\M_AXI_WDATA_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => write_data_ordered_ready,
      D => \Use_FPGA.Cnt_Bit_Gen[4].FDS_Inst\(7),
      Q => M0_AXI_WDATA(7),
      R => ARESET_I
    );
\M_AXI_WDATA_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => write_data_ordered_ready,
      D => \Use_FPGA.Cnt_Bit_Gen[4].FDS_Inst\(8),
      Q => M0_AXI_WDATA(8),
      R => ARESET_I
    );
\M_AXI_WDATA_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => write_data_ordered_ready,
      D => \Use_FPGA.Cnt_Bit_Gen[4].FDS_Inst\(9),
      Q => M0_AXI_WDATA(9),
      R => ARESET_I
    );
M_AXI_WLAST_I_reg: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => write_data_ordered_ready,
      D => \write_data_ordered_info[0][Last]\,
      Q => M0_AXI_WLAST,
      R => ARESET_I
    );
\M_AXI_WSTRB_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => write_data_ordered_ready,
      D => \Use_FPGA.Cnt_Bit_Gen[4].FDS_Inst_0\(0),
      Q => M0_AXI_WSTRB(0),
      R => ARESET_I
    );
\M_AXI_WSTRB_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => write_data_ordered_ready,
      D => \Use_FPGA.Cnt_Bit_Gen[4].FDS_Inst_0\(1),
      Q => M0_AXI_WSTRB(1),
      R => ARESET_I
    );
\M_AXI_WSTRB_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => write_data_ordered_ready,
      D => \Use_FPGA.Cnt_Bit_Gen[4].FDS_Inst_0\(2),
      Q => M0_AXI_WSTRB(2),
      R => ARESET_I
    );
\M_AXI_WSTRB_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => write_data_ordered_ready,
      D => \Use_FPGA.Cnt_Bit_Gen[4].FDS_Inst_0\(3),
      Q => M0_AXI_WSTRB(3),
      R => ARESET_I
    );
M_AXI_WVALID_I_reg: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => write_data_ordered_ready,
      D => \Use_FPGA.Empty_Inst\,
      Q => \^m0_axi_wvalid\,
      R => ARESET_I
    );
Reset_Inst: entity work.\design_1_system_cache_0_0_bit_reg_ce__16\
     port map (
      CE(0) => '1',
      CLK => ACLK,
      D => ARESET,
      Q => ARESET_I,
      SR => '0'
    );
\Using_FPGA.MUXCY_I_i_1__146\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => M0_AXI_ARREADY,
      I1 => \^m0_axi_arvalid\,
      O => \Order_Optimization_4.search_count_reg[1]\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_system_cache_0_0_sc_s_axi_ctrl_interface is
  port (
    ctrl_init_done_i : out STD_LOGIC;
    \ctrl_access[Internal_Cmd]\ : out STD_LOGIC;
    \ctrl_access[Size]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    A : out STD_LOGIC;
    \arb_access_i_reg[Valid]\ : out STD_LOGIC;
    \ctrl_access[Addr]\ : out STD_LOGIC_VECTOR ( 8 downto 0 );
    ACLK : in STD_LOGIC;
    ARESET : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC;
    ctrl_ready : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_system_cache_0_0_sc_s_axi_ctrl_interface : entity is "sc_s_axi_ctrl_interface";
end design_1_system_cache_0_0_sc_s_axi_ctrl_interface;

architecture STRUCTURE of design_1_system_cache_0_0_sc_s_axi_ctrl_interface is
  signal ARESET_I : STD_LOGIC;
  signal b2s : STD_LOGIC;
  signal \^ctrl_access[internal_cmd]\ : STD_LOGIC;
  signal \^ctrl_access[size]\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \ctrl_access_i[Addr][14]_i_1_n_0\ : STD_LOGIC;
  signal \ctrl_access_i[Barrier]\ : STD_LOGIC;
  signal \ctrl_access_i[Prot][1]_i_1_n_0\ : STD_LOGIC;
  signal \ctrl_access_i[Valid]_i_1_n_0\ : STD_LOGIC;
  signal \ctrl_init_cnt_reg__0\ : STD_LOGIC_VECTOR ( 14 downto 6 );
  signal \^ctrl_init_done_i\ : STD_LOGIC;
  signal ctrl_init_last : STD_LOGIC;
  signal ctrl_init_last_i_3_n_0 : STD_LOGIC;
  signal plusOp : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute C_CE_LOW : string;
  attribute C_CE_LOW of Reset_Inst : label is "1'b0";
  attribute C_IS_SET : string;
  attribute C_IS_SET of Reset_Inst : label is "1'b0";
  attribute C_NUM_CE : integer;
  attribute C_NUM_CE of Reset_Inst : label is 1;
  attribute C_TARGET : integer;
  attribute C_TARGET of Reset_Inst : label is 3;
  attribute DONT_TOUCH : boolean;
  attribute DONT_TOUCH of Reset_Inst : label is std.standard.true;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \ctrl_init_cnt[10]_i_1\ : label is "soft_lutpair0";
  attribute SOFT_HLUTNM of \ctrl_init_cnt[12]_i_1\ : label is "soft_lutpair3";
  attribute SOFT_HLUTNM of \ctrl_init_cnt[13]_i_1\ : label is "soft_lutpair3";
  attribute SOFT_HLUTNM of \ctrl_init_cnt[14]_i_1\ : label is "soft_lutpair1";
  attribute SOFT_HLUTNM of \ctrl_init_cnt[7]_i_1\ : label is "soft_lutpair2";
  attribute SOFT_HLUTNM of \ctrl_init_cnt[8]_i_1\ : label is "soft_lutpair2";
  attribute SOFT_HLUTNM of \ctrl_init_cnt[9]_i_1\ : label is "soft_lutpair0";
  attribute SOFT_HLUTNM of ctrl_init_last_i_2 : label is "soft_lutpair1";
begin
  \ctrl_access[Internal_Cmd]\ <= \^ctrl_access[internal_cmd]\;
  \ctrl_access[Size]\(0) <= \^ctrl_access[size]\(0);
  ctrl_init_done_i <= \^ctrl_init_done_i\;
Reset_Inst: entity work.design_1_system_cache_0_0_bit_reg_ce
     port map (
      CE(0) => '1',
      CLK => ACLK,
      D => ARESET,
      Q => ARESET_I,
      SR => '0'
    );
\Using_FPGA.MUXCY_I_i_1__14\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => ARESET,
      I1 => \^ctrl_init_done_i\,
      I2 => Q,
      O => A
    );
\Using_FPGA.MUXCY_I_i_1__15\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => ARESET,
      I1 => \^ctrl_init_done_i\,
      I2 => Q,
      O => \arb_access_i_reg[Valid]\
    );
\ctrl_access_i[Addr][14]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FEAA"
    )
        port map (
      I0 => ARESET_I,
      I1 => \^ctrl_init_done_i\,
      I2 => ctrl_init_last,
      I3 => ctrl_ready,
      O => \ctrl_access_i[Addr][14]_i_1_n_0\
    );
\ctrl_access_i[Addr][14]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF01"
    )
        port map (
      I0 => \^ctrl_init_done_i\,
      I1 => ctrl_init_last,
      I2 => \^ctrl_access[internal_cmd]\,
      I3 => ctrl_ready,
      O => \ctrl_access_i[Barrier]\
    );
\ctrl_access_i[Prot][1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000303AAAB"
    )
        port map (
      I0 => \^ctrl_access[size]\(0),
      I1 => \^ctrl_init_done_i\,
      I2 => ctrl_init_last,
      I3 => \^ctrl_access[internal_cmd]\,
      I4 => ctrl_ready,
      I5 => ARESET_I,
      O => \ctrl_access_i[Prot][1]_i_1_n_0\
    );
\ctrl_access_i[Valid]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000011F1"
    )
        port map (
      I0 => \^ctrl_init_done_i\,
      I1 => ctrl_init_last,
      I2 => \^ctrl_access[internal_cmd]\,
      I3 => ctrl_ready,
      I4 => ARESET_I,
      O => \ctrl_access_i[Valid]_i_1_n_0\
    );
\ctrl_access_i_reg[Addr][10]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \ctrl_access_i[Barrier]\,
      D => \ctrl_init_cnt_reg__0\(10),
      Q => \ctrl_access[Addr]\(4),
      R => \ctrl_access_i[Addr][14]_i_1_n_0\
    );
\ctrl_access_i_reg[Addr][11]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \ctrl_access_i[Barrier]\,
      D => \ctrl_init_cnt_reg__0\(11),
      Q => \ctrl_access[Addr]\(5),
      R => \ctrl_access_i[Addr][14]_i_1_n_0\
    );
\ctrl_access_i_reg[Addr][12]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \ctrl_access_i[Barrier]\,
      D => \ctrl_init_cnt_reg__0\(12),
      Q => \ctrl_access[Addr]\(6),
      R => \ctrl_access_i[Addr][14]_i_1_n_0\
    );
\ctrl_access_i_reg[Addr][13]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \ctrl_access_i[Barrier]\,
      D => \ctrl_init_cnt_reg__0\(13),
      Q => \ctrl_access[Addr]\(7),
      R => \ctrl_access_i[Addr][14]_i_1_n_0\
    );
\ctrl_access_i_reg[Addr][14]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \ctrl_access_i[Barrier]\,
      D => \ctrl_init_cnt_reg__0\(14),
      Q => \ctrl_access[Addr]\(8),
      R => \ctrl_access_i[Addr][14]_i_1_n_0\
    );
\ctrl_access_i_reg[Addr][6]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \ctrl_access_i[Barrier]\,
      D => \ctrl_init_cnt_reg__0\(6),
      Q => \ctrl_access[Addr]\(0),
      R => \ctrl_access_i[Addr][14]_i_1_n_0\
    );
\ctrl_access_i_reg[Addr][7]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \ctrl_access_i[Barrier]\,
      D => \ctrl_init_cnt_reg__0\(7),
      Q => \ctrl_access[Addr]\(1),
      R => \ctrl_access_i[Addr][14]_i_1_n_0\
    );
\ctrl_access_i_reg[Addr][8]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \ctrl_access_i[Barrier]\,
      D => \ctrl_init_cnt_reg__0\(8),
      Q => \ctrl_access[Addr]\(2),
      R => \ctrl_access_i[Addr][14]_i_1_n_0\
    );
\ctrl_access_i_reg[Addr][9]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \ctrl_access_i[Barrier]\,
      D => \ctrl_init_cnt_reg__0\(9),
      Q => \ctrl_access[Addr]\(3),
      R => \ctrl_access_i[Addr][14]_i_1_n_0\
    );
\ctrl_access_i_reg[Prot][1]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => '1',
      D => \ctrl_access_i[Prot][1]_i_1_n_0\,
      Q => \^ctrl_access[size]\(0),
      R => '0'
    );
\ctrl_access_i_reg[Valid]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => '1',
      D => \ctrl_access_i[Valid]_i_1_n_0\,
      Q => \^ctrl_access[internal_cmd]\,
      R => '0'
    );
\ctrl_init_cnt[10]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => \ctrl_init_cnt_reg__0\(10),
      I1 => \ctrl_init_cnt_reg__0\(8),
      I2 => \ctrl_init_cnt_reg__0\(7),
      I3 => \ctrl_init_cnt_reg__0\(6),
      I4 => \ctrl_init_cnt_reg__0\(9),
      O => plusOp(4)
    );
\ctrl_init_cnt[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
        port map (
      I0 => \ctrl_init_cnt_reg__0\(11),
      I1 => \ctrl_init_cnt_reg__0\(9),
      I2 => \ctrl_init_cnt_reg__0\(6),
      I3 => \ctrl_init_cnt_reg__0\(7),
      I4 => \ctrl_init_cnt_reg__0\(8),
      I5 => \ctrl_init_cnt_reg__0\(10),
      O => plusOp(5)
    );
\ctrl_init_cnt[12]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \ctrl_init_cnt_reg__0\(12),
      I1 => ctrl_init_last_i_3_n_0,
      O => plusOp(6)
    );
\ctrl_init_cnt[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \ctrl_init_cnt_reg__0\(13),
      I1 => ctrl_init_last_i_3_n_0,
      I2 => \ctrl_init_cnt_reg__0\(12),
      O => plusOp(7)
    );
\ctrl_init_cnt[14]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => \ctrl_init_cnt_reg__0\(14),
      I1 => \ctrl_init_cnt_reg__0\(12),
      I2 => ctrl_init_last_i_3_n_0,
      I3 => \ctrl_init_cnt_reg__0\(13),
      O => plusOp(8)
    );
\ctrl_init_cnt[6]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \ctrl_init_cnt_reg__0\(6),
      O => plusOp(0)
    );
\ctrl_init_cnt[7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \ctrl_init_cnt_reg__0\(6),
      I1 => \ctrl_init_cnt_reg__0\(7),
      O => plusOp(1)
    );
\ctrl_init_cnt[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \ctrl_init_cnt_reg__0\(8),
      I1 => \ctrl_init_cnt_reg__0\(7),
      I2 => \ctrl_init_cnt_reg__0\(6),
      O => plusOp(2)
    );
\ctrl_init_cnt[9]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => \ctrl_init_cnt_reg__0\(9),
      I1 => \ctrl_init_cnt_reg__0\(6),
      I2 => \ctrl_init_cnt_reg__0\(7),
      I3 => \ctrl_init_cnt_reg__0\(8),
      O => plusOp(3)
    );
\ctrl_init_cnt_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => E(0),
      D => plusOp(4),
      Q => \ctrl_init_cnt_reg__0\(10),
      R => ARESET_I
    );
\ctrl_init_cnt_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => E(0),
      D => plusOp(5),
      Q => \ctrl_init_cnt_reg__0\(11),
      R => ARESET_I
    );
\ctrl_init_cnt_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => E(0),
      D => plusOp(6),
      Q => \ctrl_init_cnt_reg__0\(12),
      R => ARESET_I
    );
\ctrl_init_cnt_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => E(0),
      D => plusOp(7),
      Q => \ctrl_init_cnt_reg__0\(13),
      R => ARESET_I
    );
\ctrl_init_cnt_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => E(0),
      D => plusOp(8),
      Q => \ctrl_init_cnt_reg__0\(14),
      R => ARESET_I
    );
\ctrl_init_cnt_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => E(0),
      D => plusOp(0),
      Q => \ctrl_init_cnt_reg__0\(6),
      R => ARESET_I
    );
\ctrl_init_cnt_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => E(0),
      D => plusOp(1),
      Q => \ctrl_init_cnt_reg__0\(7),
      R => ARESET_I
    );
\ctrl_init_cnt_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => E(0),
      D => plusOp(2),
      Q => \ctrl_init_cnt_reg__0\(8),
      R => ARESET_I
    );
\ctrl_init_cnt_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => E(0),
      D => plusOp(3),
      Q => \ctrl_init_cnt_reg__0\(9),
      R => ARESET_I
    );
ctrl_init_done_i_reg: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => E(0),
      D => ctrl_init_last,
      Q => \^ctrl_init_done_i\,
      R => ARESET_I
    );
ctrl_init_last_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \ctrl_init_cnt_reg__0\(14),
      I1 => \ctrl_init_cnt_reg__0\(12),
      I2 => ctrl_init_last_i_3_n_0,
      I3 => \ctrl_init_cnt_reg__0\(13),
      O => b2s
    );
ctrl_init_last_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \ctrl_init_cnt_reg__0\(11),
      I1 => \ctrl_init_cnt_reg__0\(9),
      I2 => \ctrl_init_cnt_reg__0\(6),
      I3 => \ctrl_init_cnt_reg__0\(7),
      I4 => \ctrl_init_cnt_reg__0\(8),
      I5 => \ctrl_init_cnt_reg__0\(10),
      O => ctrl_init_last_i_3_n_0
    );
ctrl_init_last_reg: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => E(0),
      D => b2s,
      Q => ctrl_init_last,
      R => ARESET_I
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_system_cache_0_0_sc_s_axi_r_channel is
  port (
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \Use_FPGA.Use_Normal_Line.Line_Fit_Inst\ : out STD_LOGIC;
    \r_hit_write_fifo_addr_reg[3]_0\ : out STD_LOGIC;
    \r_hit_write_fifo_addr_reg[3]_1\ : out STD_LOGIC;
    \Use_Rd_Ctrl_Pipeline.r_read_fifo_addr_reg[3]_0\ : out STD_LOGIC;
    \r_miss_fifo_len_reg[3]_0\ : out STD_LOGIC;
    \Use_FPGA_2.S_AXI_RVALID_reg_0\ : out STD_LOGIC;
    \read_data_status[0,1][Hit_Almost_Full]\ : out STD_LOGIC;
    S1_AXI_RID : out STD_LOGIC_VECTOR ( 0 to 0 );
    rip_last_3 : out STD_LOGIC;
    S1_AXI_RVALID : out STD_LOGIC;
    \Use_Rd_Ctrl_Pipeline.r_read_fifo_addr_reg[3]_1\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_miss_read_fifo_addr_reg[1]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S1_AXI_ARREADY : out STD_LOGIC;
    \rd_port_access[1][Valid]\ : out STD_LOGIC;
    \Use_Rd_Ctrl_Pipeline.r_read_fifo_addr_reg[2]_0\ : out STD_LOGIC;
    \Use_Rd_Ctrl_Pipeline.r_read_fifo_addr_reg[0]_0\ : out STD_LOGIC;
    r_read_fifo_addr_4 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \Use_FPGA_2.S_AXI_RVALID_reg_1\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    lud_addr_pipeline_full_reg : out STD_LOGIC;
    S : out STD_LOGIC;
    S_5 : out STD_LOGIC;
    A_N : out STD_LOGIC;
    \update_rd_offset_cnt_reg[0]\ : out STD_LOGIC;
    \S1_AXI_RRESP[1]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \arb_prohibit_quick_reg[1]\ : out STD_LOGIC;
    Q : in STD_LOGIC;
    ACLK : in STD_LOGIC;
    \lookup_read_data_new[0,1][Valid]\ : in STD_LOGIC;
    S1_AXI_RREADY : in STD_LOGIC;
    \lookup_read_data_info[0,1][Valid]\ : in STD_LOGIC;
    \update_read_data_info[0,1][Valid]\ : in STD_LOGIC;
    S1_AXI_ARID : in STD_LOGIC_VECTOR ( 0 to 0 );
    \lookup_read_data_new[0,0][Hit]\ : in STD_LOGIC;
    rd_port_ready : in STD_LOGIC;
    S1_AXI_ARVALID : in STD_LOGIC;
    \r_hit_read_fifo_addr_reg[0]_0\ : in STD_LOGIC;
    \r_miss_read_fifo_addr_reg[0]_0\ : in STD_LOGIC;
    \read_data_status[0,0][Hit_Full]\ : in STD_LOGIC;
    lud_reg_port_num : in STD_LOGIC;
    \lu_mem_info_reg[Port_Num][0]\ : in STD_LOGIC;
    \read_info_status[0,0][Full]\ : in STD_LOGIC;
    p_162_in : in STD_LOGIC;
    lookup_restart_mem : in STD_LOGIC;
    \read_info_status[0,0][Almost_Full]\ : in STD_LOGIC;
    M0_AXI_RRESP : in STD_LOGIC_VECTOR ( 1 downto 0 );
    access_piperun : in STD_LOGIC;
    rd_port_ready_cmb_1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_system_cache_0_0_sc_s_axi_r_channel : entity is "sc_s_axi_r_channel";
end design_1_system_cache_0_0_sc_s_axi_r_channel;

architecture STRUCTURE of design_1_system_cache_0_0_sc_s_axi_r_channel is
  signal D : STD_LOGIC;
  signal \^e\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal FIFO_RIP_Pointer_n_6 : STD_LOGIC;
  signal FIFO_RIP_Pointer_n_9 : STD_LOGIC;
  signal FIFO_RI_Pointer_n_0 : STD_LOGIC;
  signal I4 : STD_LOGIC;
  signal RC_And_Inst5_n_1 : STD_LOGIC;
  signal RC_And_Inst5_n_2 : STD_LOGIC;
  signal RC_And_Inst5_n_3 : STD_LOGIC;
  signal RC_And_Inst5_n_5 : STD_LOGIC;
  signal RC_And_Inst5_n_6 : STD_LOGIC;
  signal RC_And_Inst6_n_1 : STD_LOGIC;
  signal RC_And_Inst6_n_2 : STD_LOGIC;
  signal \Use_FPGA_Flag_Hit.Almost_Empty_Inst_i_1__0_n_0\ : STD_LOGIC;
  signal \Use_FPGA_Flag_Hit.Empty_Inst_i_1__0_n_0\ : STD_LOGIC;
  signal \Use_FPGA_Flag_Hit.Full_Inst_i_1__0_n_0\ : STD_LOGIC;
  signal \Use_FPGA_Flag_Hit.Use_Normal_Line.Line_Fit_Inst_i_1__0_n_0\ : STD_LOGIC;
  signal \Use_FPGA_Flag_Hit.Use_Normal_Line.Line_Fit_Inst_i_2__0_n_0\ : STD_LOGIC;
  signal \Use_FPGA_Flag_Hit.Use_Normal_Line.Line_Fit_Inst_n_0\ : STD_LOGIC;
  signal \Use_FPGA_Flag_Miss.Almost_Empty_Inst_i_1__0_n_0\ : STD_LOGIC;
  signal \Use_FPGA_Flag_Miss.Almost_Full_Inst_i_1__0_n_0\ : STD_LOGIC;
  signal \Use_FPGA_Flag_Miss.Empty_Inst_i_1__0_n_0\ : STD_LOGIC;
  signal \Use_FPGA_Flag_Miss.Full_Inst_i_1__0_n_0\ : STD_LOGIC;
  signal \^use_rd_ctrl_pipeline.r_read_fifo_addr_reg[0]_0\ : STD_LOGIC;
  signal \^use_rd_ctrl_pipeline.r_read_fifo_addr_reg[2]_0\ : STD_LOGIC;
  signal \^use_rd_ctrl_pipeline.r_read_fifo_addr_reg[3]_0\ : STD_LOGIC;
  signal \^use_rd_ctrl_pipeline.r_read_fifo_addr_reg[3]_1\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal lopt : STD_LOGIC;
  signal lopt_1 : STD_LOGIC;
  signal lopt_2 : STD_LOGIC;
  signal lopt_3 : STD_LOGIC;
  signal lopt_4 : STD_LOGIC;
  signal lopt_5 : STD_LOGIC;
  signal lopt_6 : STD_LOGIC;
  signal lopt_7 : STD_LOGIC;
  signal \p_3_out__2\ : STD_LOGIC;
  signal \p_4_out__2\ : STD_LOGIC;
  signal \queue_almost_empty_next__8\ : STD_LOGIC;
  signal \queue_almost_empty_next__9\ : STD_LOGIC;
  signal \queue_almost_full_next__8\ : STD_LOGIC;
  signal \queue_almost_full_next__9\ : STD_LOGIC;
  signal queue_index : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal r_hit_fifo_almost_empty : STD_LOGIC;
  signal \r_hit_fifo_len[0]_i_1__0_n_0\ : STD_LOGIC;
  signal \r_hit_fifo_len[1]_i_1__0_n_0\ : STD_LOGIC;
  signal \r_hit_fifo_len[2]_i_1__0_n_0\ : STD_LOGIC;
  signal \r_hit_fifo_len[3]_i_1__0_n_0\ : STD_LOGIC;
  signal r_hit_fifo_len_reg : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \r_hit_read_fifo_addr[0]_i_1__0_n_0\ : STD_LOGIC;
  signal \r_hit_read_fifo_addr[1]_i_1__0_n_0\ : STD_LOGIC;
  signal \r_hit_read_fifo_addr[2]_i_1__0_n_0\ : STD_LOGIC;
  signal \r_hit_read_fifo_addr[3]_i_1__0_n_0\ : STD_LOGIC;
  signal r_hit_refresh : STD_LOGIC;
  signal r_hit_write_fifo_addr : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \r_hit_write_fifo_addr[0]_i_1__0_n_0\ : STD_LOGIC;
  signal \r_hit_write_fifo_addr[1]_i_1__0_n_0\ : STD_LOGIC;
  signal \r_hit_write_fifo_addr[2]_i_1__0_n_0\ : STD_LOGIC;
  signal \r_hit_write_fifo_addr[3]_i_1__0_n_0\ : STD_LOGIC;
  signal \^r_hit_write_fifo_addr_reg[3]_0\ : STD_LOGIC;
  signal \^r_hit_write_fifo_addr_reg[3]_1\ : STD_LOGIC;
  signal r_miss_fifo_almost_empty : STD_LOGIC;
  signal r_miss_fifo_almost_full : STD_LOGIC;
  signal r_miss_fifo_empty : STD_LOGIC;
  signal \r_miss_fifo_len[0]_i_1_n_0\ : STD_LOGIC;
  signal \r_miss_fifo_len[1]_i_1__0_n_0\ : STD_LOGIC;
  signal \r_miss_fifo_len[2]_i_1__0_n_0\ : STD_LOGIC;
  signal \r_miss_fifo_len[3]_i_1__0_n_0\ : STD_LOGIC;
  signal r_miss_fifo_len_reg : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^r_miss_fifo_len_reg[3]_0\ : STD_LOGIC;
  signal r_miss_push : STD_LOGIC;
  signal \r_miss_read_fifo_addr[0]_i_1__0_n_0\ : STD_LOGIC;
  signal \r_miss_read_fifo_addr[1]_i_1__0_n_0\ : STD_LOGIC;
  signal \^r_miss_read_fifo_addr_reg[1]_0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal r_miss_refresh : STD_LOGIC;
  signal r_miss_write_fifo_addr : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \r_miss_write_fifo_addr[0]_i_1__0_n_0\ : STD_LOGIC;
  signal \r_miss_write_fifo_addr[1]_i_1__0_n_0\ : STD_LOGIC;
  signal \r_next_fifo_addr__7\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal r_pop : STD_LOGIC;
  signal r_pop_safe_i : STD_LOGIC;
  signal r_pop_valid : STD_LOGIC;
  signal \^r_read_fifo_addr_4\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \^read_data_status[0,1][hit_almost_full]\ : STD_LOGIC;
  signal ri_exist : STD_LOGIC;
  signal \ri_fifo_mem_reg[15][Hit][-1111111111]_srl16_n_0\ : STD_LOGIC;
  signal \rip_fifo_mem_reg[15][ID][0]_srl16_n_0\ : STD_LOGIC;
  signal \rip_fifo_mem_reg[15][Last][-1111111111]_srl16_n_0\ : STD_LOGIC;
  signal rip_pop : STD_LOGIC;
  signal rip_read_fifo_addr : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal rip_refresh_reg : STD_LOGIC;
  signal \NLW_Use_FPGA_1.LUT_Refresh_Inst_O5_UNCONNECTED\ : STD_LOGIC;
  attribute box_type : string;
  attribute box_type of \Use_FPGA_1.LUT_Hit_Inst\ : label is "PRIMITIVE";
  attribute box_type of \Use_FPGA_1.LUT_Push_Inst\ : label is "PRIMITIVE";
  attribute box_type of \Use_FPGA_1.LUT_Refresh_Inst\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \Use_FPGA_Flag_Hit.Almost_Empty_Inst\ : label is "FDR";
  attribute box_type of \Use_FPGA_Flag_Hit.Almost_Empty_Inst\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \Use_FPGA_Flag_Hit.Almost_Full_Inst\ : label is "FDR";
  attribute box_type of \Use_FPGA_Flag_Hit.Almost_Full_Inst\ : label is "PRIMITIVE";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \Use_FPGA_Flag_Hit.Almost_Full_Inst_i_1__0\ : label is "soft_lutpair162";
  attribute XILINX_LEGACY_PRIM of \Use_FPGA_Flag_Hit.Empty_Inst\ : label is "FDS";
  attribute box_type of \Use_FPGA_Flag_Hit.Empty_Inst\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \Use_FPGA_Flag_Hit.Full_Inst\ : label is "FDR";
  attribute box_type of \Use_FPGA_Flag_Hit.Full_Inst\ : label is "PRIMITIVE";
  attribute SOFT_HLUTNM of \Use_FPGA_Flag_Hit.Full_Inst_i_1__0\ : label is "soft_lutpair162";
  attribute XILINX_LEGACY_PRIM of \Use_FPGA_Flag_Hit.Use_Normal_Line.Line_Fit_Inst\ : label is "FDS";
  attribute box_type of \Use_FPGA_Flag_Hit.Use_Normal_Line.Line_Fit_Inst\ : label is "PRIMITIVE";
  attribute SOFT_HLUTNM of \Use_FPGA_Flag_Hit.Use_Normal_Line.Line_Fit_Inst_i_1__0\ : label is "soft_lutpair166";
  attribute SOFT_HLUTNM of \Use_FPGA_Flag_Hit.Use_Normal_Line.Line_Fit_Inst_i_2__0\ : label is "soft_lutpair157";
  attribute XILINX_LEGACY_PRIM of \Use_FPGA_Flag_Miss.Almost_Empty_Inst\ : label is "FDR";
  attribute box_type of \Use_FPGA_Flag_Miss.Almost_Empty_Inst\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \Use_FPGA_Flag_Miss.Almost_Full_Inst\ : label is "FDR";
  attribute box_type of \Use_FPGA_Flag_Miss.Almost_Full_Inst\ : label is "PRIMITIVE";
  attribute SOFT_HLUTNM of \Use_FPGA_Flag_Miss.Almost_Full_Inst_i_1__0\ : label is "soft_lutpair165";
  attribute XILINX_LEGACY_PRIM of \Use_FPGA_Flag_Miss.Empty_Inst\ : label is "FDS";
  attribute box_type of \Use_FPGA_Flag_Miss.Empty_Inst\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \Use_FPGA_Flag_Miss.Full_Inst\ : label is "FDR";
  attribute box_type of \Use_FPGA_Flag_Miss.Full_Inst\ : label is "PRIMITIVE";
  attribute SOFT_HLUTNM of \Use_FPGA_Flag_Miss.Full_Inst_i_1__0\ : label is "soft_lutpair165";
  attribute SOFT_HLUTNM of \Use_Rd_Ctrl_Pipeline.r_read_fifo_addr[2]_i_2__0\ : label is "soft_lutpair159";
  attribute SOFT_HLUTNM of \Use_Rd_Ctrl_Pipeline.r_read_fifo_addr[3]_i_3__0\ : label is "soft_lutpair159";
  attribute SOFT_HLUTNM of \arb_prohibit_quick[1]_i_1\ : label is "soft_lutpair166";
  attribute SOFT_HLUTNM of lud_addr_pipeline_full_i_2 : label is "soft_lutpair167";
  attribute SOFT_HLUTNM of \r_hit_fifo_len[1]_i_1__0\ : label is "soft_lutpair164";
  attribute SOFT_HLUTNM of \r_hit_fifo_len[2]_i_1__0\ : label is "soft_lutpair164";
  attribute SOFT_HLUTNM of \r_hit_fifo_len[3]_i_1__0\ : label is "soft_lutpair157";
  attribute SOFT_HLUTNM of \r_hit_read_fifo_addr[0]_i_1__0\ : label is "soft_lutpair170";
  attribute SOFT_HLUTNM of \r_hit_read_fifo_addr[1]_i_1__0\ : label is "soft_lutpair170";
  attribute SOFT_HLUTNM of \r_hit_read_fifo_addr[2]_i_1__0\ : label is "soft_lutpair161";
  attribute SOFT_HLUTNM of \r_hit_read_fifo_addr[3]_i_1__0\ : label is "soft_lutpair161";
  attribute SOFT_HLUTNM of \r_hit_write_fifo_addr[0]_i_1__0\ : label is "soft_lutpair171";
  attribute SOFT_HLUTNM of \r_hit_write_fifo_addr[1]_i_1__0\ : label is "soft_lutpair171";
  attribute SOFT_HLUTNM of \r_hit_write_fifo_addr[2]_i_1__0\ : label is "soft_lutpair163";
  attribute SOFT_HLUTNM of \r_hit_write_fifo_addr[3]_i_1__0\ : label is "soft_lutpair163";
  attribute SOFT_HLUTNM of \r_miss_fifo_len[0]_i_1\ : label is "soft_lutpair168";
  attribute SOFT_HLUTNM of \r_miss_fifo_len[1]_i_1__0\ : label is "soft_lutpair168";
  attribute SOFT_HLUTNM of \r_miss_fifo_len[2]_i_1__0\ : label is "soft_lutpair158";
  attribute SOFT_HLUTNM of \r_miss_fifo_len[3]_i_1__0\ : label is "soft_lutpair158";
  attribute SOFT_HLUTNM of \r_miss_read_fifo_addr[0]_i_1__0\ : label is "soft_lutpair160";
  attribute SOFT_HLUTNM of \r_miss_read_fifo_addr[1]_i_1__0\ : label is "soft_lutpair160";
  attribute SOFT_HLUTNM of \r_miss_write_fifo_addr[0]_i_1__0\ : label is "soft_lutpair169";
  attribute SOFT_HLUTNM of \r_miss_write_fifo_addr[1]_i_1__0\ : label is "soft_lutpair169";
  attribute srl_bus_name : string;
  attribute srl_bus_name of \ri_fifo_mem_reg[15][Hit][-1111111111]_srl16\ : label is "U0/\FE/Use_Port_1.AXI_1/R_Channel/ri_fifo_mem_reg[15][Hit] ";
  attribute srl_name : string;
  attribute srl_name of \ri_fifo_mem_reg[15][Hit][-1111111111]_srl16\ : label is "U0/\FE/Use_Port_1.AXI_1/R_Channel/ri_fifo_mem_reg[15][Hit][-1111111111]_srl16 ";
  attribute srl_bus_name of \rip_fifo_mem_reg[15][ID][0]_srl16\ : label is "U0/\FE/Use_Port_1.AXI_1/R_Channel/rip_fifo_mem_reg[15][ID] ";
  attribute srl_name of \rip_fifo_mem_reg[15][ID][0]_srl16\ : label is "U0/\FE/Use_Port_1.AXI_1/R_Channel/rip_fifo_mem_reg[15][ID][0]_srl16 ";
  attribute srl_bus_name of \rip_fifo_mem_reg[15][Last][-1111111111]_srl16\ : label is "U0/\FE/Use_Port_1.AXI_1/R_Channel/rip_fifo_mem_reg[15][Last] ";
  attribute srl_name of \rip_fifo_mem_reg[15][Last][-1111111111]_srl16\ : label is "U0/\FE/Use_Port_1.AXI_1/R_Channel/rip_fifo_mem_reg[15][Last][-1111111111]_srl16 ";
  attribute SOFT_HLUTNM of update_read_resize_first_i_3 : label is "soft_lutpair167";
begin
  E(0) <= \^e\(0);
  \Use_Rd_Ctrl_Pipeline.r_read_fifo_addr_reg[0]_0\ <= \^use_rd_ctrl_pipeline.r_read_fifo_addr_reg[0]_0\;
  \Use_Rd_Ctrl_Pipeline.r_read_fifo_addr_reg[2]_0\ <= \^use_rd_ctrl_pipeline.r_read_fifo_addr_reg[2]_0\;
  \Use_Rd_Ctrl_Pipeline.r_read_fifo_addr_reg[3]_0\ <= \^use_rd_ctrl_pipeline.r_read_fifo_addr_reg[3]_0\;
  \Use_Rd_Ctrl_Pipeline.r_read_fifo_addr_reg[3]_1\(3 downto 0) <= \^use_rd_ctrl_pipeline.r_read_fifo_addr_reg[3]_1\(3 downto 0);
  \r_hit_write_fifo_addr_reg[3]_0\ <= \^r_hit_write_fifo_addr_reg[3]_0\;
  \r_hit_write_fifo_addr_reg[3]_1\ <= \^r_hit_write_fifo_addr_reg[3]_1\;
  \r_miss_fifo_len_reg[3]_0\ <= \^r_miss_fifo_len_reg[3]_0\;
  \r_miss_read_fifo_addr_reg[1]_0\(1 downto 0) <= \^r_miss_read_fifo_addr_reg[1]_0\(1 downto 0);
  r_read_fifo_addr_4(1 downto 0) <= \^r_read_fifo_addr_4\(1 downto 0);
  \read_data_status[0,1][Hit_Almost_Full]\ <= \^read_data_status[0,1][hit_almost_full]\;
FIFO_RIP_Pointer: entity work.\design_1_system_cache_0_0_sc_srl_fifo_counter__parameterized5\
     port map (
      ACLK => ACLK,
      Q => Q,
      S1_AXI_ARREADY => S1_AXI_ARREADY,
      S1_AXI_ARVALID => S1_AXI_ARVALID,
      \Use_FPGA.Almost_Full_Inst_0\ => FIFO_RIP_Pointer_n_6,
      \Use_FPGA.Use_Normal_Line.Line_Fit_Inst_0\ => \Use_FPGA.Use_Normal_Line.Line_Fit_Inst\,
      \r_hit_write_fifo_addr_reg[3]\ => FIFO_RIP_Pointer_n_9,
      \rd_port_access[1][Valid]\ => \rd_port_access[1][Valid]\,
      rd_port_ready => rd_port_ready,
      ri_exist => ri_exist,
      rip_pop => rip_pop,
      rip_read_fifo_addr(3 downto 0) => rip_read_fifo_addr(3 downto 0),
      rip_refresh_reg => rip_refresh_reg
    );
FIFO_RI_Pointer: entity work.\design_1_system_cache_0_0_sc_srl_fifo_counter__parameterized3\
     port map (
      ACLK => ACLK,
      Q => Q,
      S => S,
      \Use_FPGA.Almost_Empty_Inst_0\ => FIFO_RI_Pointer_n_0,
      \Use_Reg_Ctrl.queue_exist_i_reg_0\ => RC_And_Inst6_n_2,
      \lookup_read_data_new[0,1][Valid]\ => \lookup_read_data_new[0,1][Valid]\,
      lookup_restart_mem => lookup_restart_mem,
      \lu_mem_info_reg[Port_Num][0]\ => \lu_mem_info_reg[Port_Num][0]\,
      p_162_in => p_162_in,
      queue_index(3 downto 0) => queue_index(3 downto 0),
      \read_info_status[0,0][Almost_Full]\ => \read_info_status[0,0][Almost_Full]\,
      \read_info_status[0,0][Full]\ => \read_info_status[0,0][Full]\,
      ri_exist => ri_exist,
      rip_pop => rip_pop
    );
RC_And_Inst3: entity work.design_1_system_cache_0_0_carry_and_1
     port map (
      \Use_Reg_Ctrl.queue_exist_i_reg\ => FIFO_RIP_Pointer_n_9,
      lopt => lopt,
      lopt_1 => lopt_1,
      lopt_2 => S1_AXI_RREADY,
      lopt_3 => lopt_2,
      lopt_4 => lopt_3,
      lopt_5 => lopt_4,
      lopt_6 => lopt_5,
      lopt_7 => lopt_6,
      lopt_8 => lopt_7,
      r_pop_valid => r_pop_valid
    );
RC_And_Inst4: entity work.design_1_system_cache_0_0_carry_and_2
     port map (
      S1_AXI_RREADY => S1_AXI_RREADY,
      lopt => lopt,
      lopt_1 => lopt_1,
      r_pop => r_pop,
      r_pop_valid => r_pop_valid
    );
RC_And_Inst5: entity work.design_1_system_cache_0_0_carry_and_n
     port map (
      I4 => I4,
      Q(3 downto 0) => \^use_rd_ctrl_pipeline.r_read_fifo_addr_reg[3]_1\(3 downto 0),
      \Use_FPGA.Cnt_Bit_Gen[0].FDS_Inst\ => \ri_fifo_mem_reg[15][Hit][-1111111111]_srl16_n_0\,
      \Use_Rd_Ctrl_Pipeline.r_read_fifo_addr_reg[0]\ => RC_And_Inst5_n_5,
      \Use_Rd_Ctrl_Pipeline.r_read_fifo_addr_reg[0]_0\ => RC_And_Inst5_n_6,
      \Use_Rd_Ctrl_Pipeline.r_read_fifo_addr_reg[0]_1\ => \^use_rd_ctrl_pipeline.r_read_fifo_addr_reg[0]_0\,
      \Use_Rd_Ctrl_Pipeline.r_read_fifo_addr_reg[1]\ => RC_And_Inst5_n_1,
      \Use_Rd_Ctrl_Pipeline.r_read_fifo_addr_reg[2]\ => RC_And_Inst5_n_2,
      \Use_Rd_Ctrl_Pipeline.r_read_fifo_addr_reg[3]\ => RC_And_Inst5_n_3,
      \Use_Rd_Ctrl_Pipeline.ri_hit_reg\ => \^use_rd_ctrl_pipeline.r_read_fifo_addr_reg[3]_0\,
      \Use_Reg_Ctrl.queue_exist_i_reg\ => RC_And_Inst6_n_2,
      lopt => lopt_2,
      lopt_1 => lopt_3,
      lopt_2 => lopt_4,
      \p_3_out__2\ => \p_3_out__2\,
      r_miss_fifo_almost_empty => r_miss_fifo_almost_empty,
      r_miss_fifo_empty => r_miss_fifo_empty,
      r_miss_push => r_miss_push,
      \r_miss_read_fifo_addr_reg[1]\(1 downto 0) => \^r_miss_read_fifo_addr_reg[1]_0\(1 downto 0),
      \r_next_fifo_addr__7\(2 downto 0) => \r_next_fifo_addr__7\(3 downto 1),
      r_pop => r_pop,
      r_pop_safe_i => r_pop_safe_i,
      ri_exist => ri_exist,
      rip_pop => rip_pop
    );
RC_And_Inst6: entity work.design_1_system_cache_0_0_carry_and_3
     port map (
      Q => Q,
      \Use_FPGA.Cnt_Bit_Gen[0].FDS_Inst\ => \ri_fifo_mem_reg[15][Hit][-1111111111]_srl16_n_0\,
      \Use_FPGA.Empty_Inst\ => FIFO_RI_Pointer_n_0,
      \Use_FPGA_2.S_AXI_RVALID_reg\ => RC_And_Inst6_n_1,
      \Use_Rd_Ctrl_Pipeline.ri_hit_reg\ => RC_And_Inst6_n_2,
      \Use_Rd_Ctrl_Pipeline.ri_hit_reg_0\ => \^use_rd_ctrl_pipeline.r_read_fifo_addr_reg[3]_0\,
      lopt => lopt_5,
      lopt_1 => lopt_6,
      lopt_2 => lopt_7,
      \p_3_out__2\ => \p_3_out__2\,
      \p_4_out__2\ => \p_4_out__2\,
      \r_hit_read_fifo_addr_reg[0]\ => \r_hit_read_fifo_addr_reg[0]_0\,
      \r_miss_read_fifo_addr_reg[0]\ => \r_miss_read_fifo_addr_reg[0]_0\,
      r_pop_safe_i => r_pop_safe_i,
      ri_exist => ri_exist,
      rip_pop => rip_pop
    );
RC_Latch_Inst1: entity work.design_1_system_cache_0_0_carry_latch_and
     port map (
      E(0) => \^e\(0),
      I4 => I4,
      \Use_Rd_Ctrl_Pipeline.ri_hit_reg\ => \^use_rd_ctrl_pipeline.r_read_fifo_addr_reg[3]_0\,
      \lud_reg_valid_one_hot_reg[1]\(0) => \^r_hit_write_fifo_addr_reg[3]_0\,
      \p_4_out__2\ => \p_4_out__2\,
      r_hit_fifo_almost_empty => r_hit_fifo_almost_empty,
      r_pop_safe_i => r_pop_safe_i
    );
\Use_FPGA_1.LUT_Hit_Inst\: unisim.vcomponents.LUT6_2
    generic map(
      INIT => X"2222D22222222222"
    )
        port map (
      I0 => \lookup_read_data_info[0,1][Valid]\,
      I1 => \^r_hit_write_fifo_addr_reg[3]_1\,
      I2 => r_pop,
      I3 => \^use_rd_ctrl_pipeline.r_read_fifo_addr_reg[3]_0\,
      I4 => I4,
      I5 => '1',
      O5 => \^r_hit_write_fifo_addr_reg[3]_0\,
      O6 => r_hit_refresh
    );
\Use_FPGA_1.LUT_Push_Inst\: unisim.vcomponents.LUT6_2
    generic map(
      INIT => X"2F222F220D000D00"
    )
        port map (
      I0 => \lookup_read_data_info[0,1][Valid]\,
      I1 => \^r_hit_write_fifo_addr_reg[3]_1\,
      I2 => \^r_miss_fifo_len_reg[3]_0\,
      I3 => \update_read_data_info[0,1][Valid]\,
      I4 => '0',
      I5 => '1',
      O5 => r_miss_push,
      O6 => \Use_FPGA_2.S_AXI_RVALID_reg_0\
    );
\Use_FPGA_1.LUT_Refresh_Inst\: unisim.vcomponents.LUT6_2
    generic map(
      INIT => X"0D000D00F2FF0D00"
    )
        port map (
      I0 => \lookup_read_data_info[0,1][Valid]\,
      I1 => \^r_hit_write_fifo_addr_reg[3]_1\,
      I2 => \^r_miss_fifo_len_reg[3]_0\,
      I3 => \update_read_data_info[0,1][Valid]\,
      I4 => r_pop_safe_i,
      I5 => \^use_rd_ctrl_pipeline.r_read_fifo_addr_reg[3]_0\,
      O5 => \NLW_Use_FPGA_1.LUT_Refresh_Inst_O5_UNCONNECTED\,
      O6 => r_miss_refresh
    );
\Use_FPGA_2.S_AXI_RVALID_reg\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => '1',
      D => RC_And_Inst6_n_1,
      Q => S1_AXI_RVALID,
      R => '0'
    );
\Use_FPGA_Flag_Hit.Almost_Empty_Inst\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ACLK,
      CE => '1',
      D => \Use_FPGA_Flag_Hit.Almost_Empty_Inst_i_1__0_n_0\,
      Q => r_hit_fifo_almost_empty,
      R => Q
    );
\Use_FPGA_Flag_Hit.Almost_Empty_Inst_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \queue_almost_empty_next__9\,
      I1 => r_hit_refresh,
      I2 => r_hit_fifo_almost_empty,
      O => \Use_FPGA_Flag_Hit.Almost_Empty_Inst_i_1__0_n_0\
    );
\Use_FPGA_Flag_Hit.Almost_Empty_Inst_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88888888888B8888"
    )
        port map (
      I0 => I4,
      I1 => \^r_hit_write_fifo_addr_reg[3]_0\,
      I2 => r_hit_fifo_len_reg(3),
      I3 => r_hit_fifo_len_reg(2),
      I4 => r_hit_fifo_len_reg(1),
      I5 => r_hit_fifo_len_reg(0),
      O => \queue_almost_empty_next__9\
    );
\Use_FPGA_Flag_Hit.Almost_Full_Inst\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ACLK,
      CE => '1',
      D => D,
      Q => \^read_data_status[0,1][hit_almost_full]\,
      R => Q
    );
\Use_FPGA_Flag_Hit.Almost_Full_Inst_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \queue_almost_full_next__8\,
      I1 => r_hit_refresh,
      I2 => \^read_data_status[0,1][hit_almost_full]\,
      O => D
    );
\Use_FPGA_Flag_Hit.Almost_Full_Inst_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1000FFFF10000000"
    )
        port map (
      I0 => r_hit_fifo_len_reg(1),
      I1 => r_hit_fifo_len_reg(2),
      I2 => r_hit_fifo_len_reg(0),
      I3 => r_hit_fifo_len_reg(3),
      I4 => \^r_hit_write_fifo_addr_reg[3]_0\,
      I5 => \^r_hit_write_fifo_addr_reg[3]_1\,
      O => \queue_almost_full_next__8\
    );
\Use_FPGA_Flag_Hit.Empty_Inst\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ACLK,
      CE => '1',
      D => \Use_FPGA_Flag_Hit.Empty_Inst_i_1__0_n_0\,
      Q => I4,
      S => Q
    );
\Use_FPGA_Flag_Hit.Empty_Inst_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => r_hit_fifo_almost_empty,
      I1 => \^r_hit_write_fifo_addr_reg[3]_0\,
      I2 => r_hit_refresh,
      I3 => I4,
      O => \Use_FPGA_Flag_Hit.Empty_Inst_i_1__0_n_0\
    );
\Use_FPGA_Flag_Hit.Full_Inst\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ACLK,
      CE => '1',
      D => \Use_FPGA_Flag_Hit.Full_Inst_i_1__0_n_0\,
      Q => \^r_hit_write_fifo_addr_reg[3]_1\,
      R => Q
    );
\Use_FPGA_Flag_Hit.Full_Inst_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F80"
    )
        port map (
      I0 => \^r_hit_write_fifo_addr_reg[3]_0\,
      I1 => \^read_data_status[0,1][hit_almost_full]\,
      I2 => r_hit_refresh,
      I3 => \^r_hit_write_fifo_addr_reg[3]_1\,
      O => \Use_FPGA_Flag_Hit.Full_Inst_i_1__0_n_0\
    );
\Use_FPGA_Flag_Hit.Use_Normal_Line.Line_Fit_Inst\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ACLK,
      CE => '1',
      D => \Use_FPGA_Flag_Hit.Use_Normal_Line.Line_Fit_Inst_i_1__0_n_0\,
      Q => \Use_FPGA_Flag_Hit.Use_Normal_Line.Line_Fit_Inst_n_0\,
      S => Q
    );
\Use_FPGA_Flag_Hit.Use_Normal_Line.Line_Fit_Inst_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \Use_FPGA_Flag_Hit.Use_Normal_Line.Line_Fit_Inst_i_2__0_n_0\,
      I1 => r_hit_refresh,
      I2 => \Use_FPGA_Flag_Hit.Use_Normal_Line.Line_Fit_Inst_n_0\,
      O => \Use_FPGA_Flag_Hit.Use_Normal_Line.Line_Fit_Inst_i_1__0_n_0\
    );
\Use_FPGA_Flag_Hit.Use_Normal_Line.Line_Fit_Inst_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"001FFFFF"
    )
        port map (
      I0 => r_hit_fifo_len_reg(0),
      I1 => r_hit_fifo_len_reg(1),
      I2 => \^r_hit_write_fifo_addr_reg[3]_0\,
      I3 => r_hit_fifo_len_reg(2),
      I4 => r_hit_fifo_len_reg(3),
      O => \Use_FPGA_Flag_Hit.Use_Normal_Line.Line_Fit_Inst_i_2__0_n_0\
    );
\Use_FPGA_Flag_Miss.Almost_Empty_Inst\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ACLK,
      CE => '1',
      D => \Use_FPGA_Flag_Miss.Almost_Empty_Inst_i_1__0_n_0\,
      Q => r_miss_fifo_almost_empty,
      R => Q
    );
\Use_FPGA_Flag_Miss.Almost_Empty_Inst_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \queue_almost_empty_next__8\,
      I1 => r_miss_refresh,
      I2 => r_miss_fifo_almost_empty,
      O => \Use_FPGA_Flag_Miss.Almost_Empty_Inst_i_1__0_n_0\
    );
\Use_FPGA_Flag_Miss.Almost_Empty_Inst_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88888888888B8888"
    )
        port map (
      I0 => r_miss_fifo_empty,
      I1 => r_miss_push,
      I2 => r_miss_fifo_len_reg(3),
      I3 => r_miss_fifo_len_reg(2),
      I4 => r_miss_fifo_len_reg(1),
      I5 => r_miss_fifo_len_reg(0),
      O => \queue_almost_empty_next__8\
    );
\Use_FPGA_Flag_Miss.Almost_Full_Inst\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ACLK,
      CE => '1',
      D => \Use_FPGA_Flag_Miss.Almost_Full_Inst_i_1__0_n_0\,
      Q => r_miss_fifo_almost_full,
      R => Q
    );
\Use_FPGA_Flag_Miss.Almost_Full_Inst_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \queue_almost_full_next__9\,
      I1 => r_miss_refresh,
      I2 => r_miss_fifo_almost_full,
      O => \Use_FPGA_Flag_Miss.Almost_Full_Inst_i_1__0_n_0\
    );
\Use_FPGA_Flag_Miss.Almost_Full_Inst_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0010FFFF00100000"
    )
        port map (
      I0 => r_miss_fifo_len_reg(3),
      I1 => r_miss_fifo_len_reg(2),
      I2 => r_miss_fifo_len_reg(0),
      I3 => r_miss_fifo_len_reg(1),
      I4 => r_miss_push,
      I5 => \^r_miss_fifo_len_reg[3]_0\,
      O => \queue_almost_full_next__9\
    );
\Use_FPGA_Flag_Miss.Empty_Inst\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ACLK,
      CE => '1',
      D => \Use_FPGA_Flag_Miss.Empty_Inst_i_1__0_n_0\,
      Q => r_miss_fifo_empty,
      S => Q
    );
\Use_FPGA_Flag_Miss.Empty_Inst_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => r_miss_fifo_almost_empty,
      I1 => r_miss_push,
      I2 => r_miss_refresh,
      I3 => r_miss_fifo_empty,
      O => \Use_FPGA_Flag_Miss.Empty_Inst_i_1__0_n_0\
    );
\Use_FPGA_Flag_Miss.Full_Inst\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ACLK,
      CE => '1',
      D => \Use_FPGA_Flag_Miss.Full_Inst_i_1__0_n_0\,
      Q => \^r_miss_fifo_len_reg[3]_0\,
      R => Q
    );
\Use_FPGA_Flag_Miss.Full_Inst_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F80"
    )
        port map (
      I0 => r_miss_push,
      I1 => r_miss_fifo_almost_full,
      I2 => r_miss_refresh,
      I3 => \^r_miss_fifo_len_reg[3]_0\,
      O => \Use_FPGA_Flag_Miss.Full_Inst_i_1__0_n_0\
    );
\Use_Rd_Ctrl_Pipeline.r_read_fifo_addr[1]_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^use_rd_ctrl_pipeline.r_read_fifo_addr_reg[2]_0\,
      I1 => \^use_rd_ctrl_pipeline.r_read_fifo_addr_reg[0]_0\,
      O => \r_next_fifo_addr__7\(1)
    );
\Use_Rd_Ctrl_Pipeline.r_read_fifo_addr[2]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7F403FC0"
    )
        port map (
      I0 => \^use_rd_ctrl_pipeline.r_read_fifo_addr_reg[3]_0\,
      I1 => \^use_rd_ctrl_pipeline.r_read_fifo_addr_reg[2]_0\,
      I2 => \^use_rd_ctrl_pipeline.r_read_fifo_addr_reg[0]_0\,
      I3 => \^r_read_fifo_addr_4\(0),
      I4 => \^r_read_fifo_addr_4\(1),
      O => \r_next_fifo_addr__7\(2)
    );
\Use_Rd_Ctrl_Pipeline.r_read_fifo_addr[3]_i_3__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7F7FC000"
    )
        port map (
      I0 => \^use_rd_ctrl_pipeline.r_read_fifo_addr_reg[3]_0\,
      I1 => \^use_rd_ctrl_pipeline.r_read_fifo_addr_reg[2]_0\,
      I2 => \^use_rd_ctrl_pipeline.r_read_fifo_addr_reg[0]_0\,
      I3 => \^r_read_fifo_addr_4\(0),
      I4 => \^r_read_fifo_addr_4\(1),
      O => \r_next_fifo_addr__7\(3)
    );
\Use_Rd_Ctrl_Pipeline.r_read_fifo_addr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ACLK,
      CE => RC_And_Inst5_n_5,
      D => RC_And_Inst5_n_6,
      Q => \^use_rd_ctrl_pipeline.r_read_fifo_addr_reg[0]_0\,
      R => Q
    );
\Use_Rd_Ctrl_Pipeline.r_read_fifo_addr_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ACLK,
      CE => RC_And_Inst5_n_5,
      D => RC_And_Inst5_n_1,
      Q => \^use_rd_ctrl_pipeline.r_read_fifo_addr_reg[2]_0\,
      R => Q
    );
\Use_Rd_Ctrl_Pipeline.r_read_fifo_addr_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ACLK,
      CE => RC_And_Inst5_n_5,
      D => RC_And_Inst5_n_2,
      Q => \^r_read_fifo_addr_4\(0),
      R => Q
    );
\Use_Rd_Ctrl_Pipeline.r_read_fifo_addr_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ACLK,
      CE => RC_And_Inst5_n_5,
      D => RC_And_Inst5_n_3,
      Q => \^r_read_fifo_addr_4\(1),
      R => Q
    );
\Use_Rd_Ctrl_Pipeline.ri_hit_reg\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => RC_And_Inst6_n_2,
      D => \ri_fifo_mem_reg[15][Hit][-1111111111]_srl16_n_0\,
      Q => \^use_rd_ctrl_pipeline.r_read_fifo_addr_reg[3]_0\,
      R => Q
    );
\Using_FPGA.MUXCY_I_i_1__112\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^r_hit_write_fifo_addr_reg[3]_1\,
      I1 => lud_reg_port_num,
      O => A_N
    );
\Using_FPGA.MUXCY_I_i_1__90\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \^r_hit_write_fifo_addr_reg[3]_1\,
      I1 => lud_reg_port_num,
      O => S_5
    );
\arb_prohibit_quick[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \Use_FPGA_Flag_Hit.Use_Normal_Line.Line_Fit_Inst_n_0\,
      I1 => access_piperun,
      I2 => rd_port_ready_cmb_1,
      O => \arb_prohibit_quick_reg[1]\
    );
lud_addr_pipeline_full_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \^r_hit_write_fifo_addr_reg[3]_1\,
      I1 => \read_data_status[0,0][Hit_Full]\,
      I2 => lud_reg_port_num,
      O => lud_addr_pipeline_full_reg
    );
\r_hit_fifo_len[0]_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => r_hit_fifo_len_reg(0),
      O => \r_hit_fifo_len[0]_i_1__0_n_0\
    );
\r_hit_fifo_len[1]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => r_hit_fifo_len_reg(0),
      I1 => \^r_hit_write_fifo_addr_reg[3]_0\,
      I2 => r_hit_fifo_len_reg(1),
      O => \r_hit_fifo_len[1]_i_1__0_n_0\
    );
\r_hit_fifo_len[2]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"78E1"
    )
        port map (
      I0 => r_hit_fifo_len_reg(0),
      I1 => \^r_hit_write_fifo_addr_reg[3]_0\,
      I2 => r_hit_fifo_len_reg(2),
      I3 => r_hit_fifo_len_reg(1),
      O => \r_hit_fifo_len[2]_i_1__0_n_0\
    );
\r_hit_fifo_len[3]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7F80FE01"
    )
        port map (
      I0 => \^r_hit_write_fifo_addr_reg[3]_0\,
      I1 => r_hit_fifo_len_reg(0),
      I2 => r_hit_fifo_len_reg(1),
      I3 => r_hit_fifo_len_reg(3),
      I4 => r_hit_fifo_len_reg(2),
      O => \r_hit_fifo_len[3]_i_1__0_n_0\
    );
\r_hit_fifo_len_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ACLK,
      CE => r_hit_refresh,
      D => \r_hit_fifo_len[0]_i_1__0_n_0\,
      Q => r_hit_fifo_len_reg(0),
      R => Q
    );
\r_hit_fifo_len_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ACLK,
      CE => r_hit_refresh,
      D => \r_hit_fifo_len[1]_i_1__0_n_0\,
      Q => r_hit_fifo_len_reg(1),
      R => Q
    );
\r_hit_fifo_len_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ACLK,
      CE => r_hit_refresh,
      D => \r_hit_fifo_len[2]_i_1__0_n_0\,
      Q => r_hit_fifo_len_reg(2),
      R => Q
    );
\r_hit_fifo_len_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ACLK,
      CE => r_hit_refresh,
      D => \r_hit_fifo_len[3]_i_1__0_n_0\,
      Q => r_hit_fifo_len_reg(3),
      R => Q
    );
\r_hit_read_fifo_addr[0]_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^use_rd_ctrl_pipeline.r_read_fifo_addr_reg[3]_1\(0),
      O => \r_hit_read_fifo_addr[0]_i_1__0_n_0\
    );
\r_hit_read_fifo_addr[1]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^use_rd_ctrl_pipeline.r_read_fifo_addr_reg[3]_1\(1),
      I1 => \^use_rd_ctrl_pipeline.r_read_fifo_addr_reg[3]_1\(0),
      O => \r_hit_read_fifo_addr[1]_i_1__0_n_0\
    );
\r_hit_read_fifo_addr[2]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2A6A"
    )
        port map (
      I0 => \^use_rd_ctrl_pipeline.r_read_fifo_addr_reg[3]_1\(2),
      I1 => \^use_rd_ctrl_pipeline.r_read_fifo_addr_reg[3]_1\(1),
      I2 => \^use_rd_ctrl_pipeline.r_read_fifo_addr_reg[3]_1\(0),
      I3 => \^use_rd_ctrl_pipeline.r_read_fifo_addr_reg[3]_1\(3),
      O => \r_hit_read_fifo_addr[2]_i_1__0_n_0\
    );
\r_hit_read_fifo_addr[3]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3F80"
    )
        port map (
      I0 => \^use_rd_ctrl_pipeline.r_read_fifo_addr_reg[3]_1\(2),
      I1 => \^use_rd_ctrl_pipeline.r_read_fifo_addr_reg[3]_1\(1),
      I2 => \^use_rd_ctrl_pipeline.r_read_fifo_addr_reg[3]_1\(0),
      I3 => \^use_rd_ctrl_pipeline.r_read_fifo_addr_reg[3]_1\(3),
      O => \r_hit_read_fifo_addr[3]_i_1__0_n_0\
    );
\r_hit_read_fifo_addr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ACLK,
      CE => \^e\(0),
      D => \r_hit_read_fifo_addr[0]_i_1__0_n_0\,
      Q => \^use_rd_ctrl_pipeline.r_read_fifo_addr_reg[3]_1\(0),
      R => Q
    );
\r_hit_read_fifo_addr_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ACLK,
      CE => \^e\(0),
      D => \r_hit_read_fifo_addr[1]_i_1__0_n_0\,
      Q => \^use_rd_ctrl_pipeline.r_read_fifo_addr_reg[3]_1\(1),
      R => Q
    );
\r_hit_read_fifo_addr_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ACLK,
      CE => \^e\(0),
      D => \r_hit_read_fifo_addr[2]_i_1__0_n_0\,
      Q => \^use_rd_ctrl_pipeline.r_read_fifo_addr_reg[3]_1\(2),
      R => Q
    );
\r_hit_read_fifo_addr_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ACLK,
      CE => \^e\(0),
      D => \r_hit_read_fifo_addr[3]_i_1__0_n_0\,
      Q => \^use_rd_ctrl_pipeline.r_read_fifo_addr_reg[3]_1\(3),
      R => Q
    );
\r_hit_write_fifo_addr[0]_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => r_hit_write_fifo_addr(0),
      O => \r_hit_write_fifo_addr[0]_i_1__0_n_0\
    );
\r_hit_write_fifo_addr[1]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => r_hit_write_fifo_addr(1),
      I1 => r_hit_write_fifo_addr(0),
      O => \r_hit_write_fifo_addr[1]_i_1__0_n_0\
    );
\r_hit_write_fifo_addr[2]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2A6A"
    )
        port map (
      I0 => r_hit_write_fifo_addr(2),
      I1 => r_hit_write_fifo_addr(1),
      I2 => r_hit_write_fifo_addr(0),
      I3 => r_hit_write_fifo_addr(3),
      O => \r_hit_write_fifo_addr[2]_i_1__0_n_0\
    );
\r_hit_write_fifo_addr[3]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3F80"
    )
        port map (
      I0 => r_hit_write_fifo_addr(2),
      I1 => r_hit_write_fifo_addr(1),
      I2 => r_hit_write_fifo_addr(0),
      I3 => r_hit_write_fifo_addr(3),
      O => \r_hit_write_fifo_addr[3]_i_1__0_n_0\
    );
\r_hit_write_fifo_addr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ACLK,
      CE => \^r_hit_write_fifo_addr_reg[3]_0\,
      D => \r_hit_write_fifo_addr[0]_i_1__0_n_0\,
      Q => r_hit_write_fifo_addr(0),
      R => Q
    );
\r_hit_write_fifo_addr_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ACLK,
      CE => \^r_hit_write_fifo_addr_reg[3]_0\,
      D => \r_hit_write_fifo_addr[1]_i_1__0_n_0\,
      Q => r_hit_write_fifo_addr(1),
      R => Q
    );
\r_hit_write_fifo_addr_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ACLK,
      CE => \^r_hit_write_fifo_addr_reg[3]_0\,
      D => \r_hit_write_fifo_addr[2]_i_1__0_n_0\,
      Q => r_hit_write_fifo_addr(2),
      R => Q
    );
\r_hit_write_fifo_addr_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ACLK,
      CE => \^r_hit_write_fifo_addr_reg[3]_0\,
      D => \r_hit_write_fifo_addr[3]_i_1__0_n_0\,
      Q => r_hit_write_fifo_addr(3),
      R => Q
    );
\r_miss_fifo_len[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => r_miss_fifo_len_reg(0),
      O => \r_miss_fifo_len[0]_i_1_n_0\
    );
\r_miss_fifo_len[1]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => r_miss_fifo_len_reg(0),
      I1 => r_miss_push,
      I2 => r_miss_fifo_len_reg(1),
      O => \r_miss_fifo_len[1]_i_1__0_n_0\
    );
\r_miss_fifo_len[2]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"78E1"
    )
        port map (
      I0 => r_miss_fifo_len_reg(0),
      I1 => r_miss_push,
      I2 => r_miss_fifo_len_reg(2),
      I3 => r_miss_fifo_len_reg(1),
      O => \r_miss_fifo_len[2]_i_1__0_n_0\
    );
\r_miss_fifo_len[3]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7F80FE01"
    )
        port map (
      I0 => r_miss_push,
      I1 => r_miss_fifo_len_reg(0),
      I2 => r_miss_fifo_len_reg(1),
      I3 => r_miss_fifo_len_reg(3),
      I4 => r_miss_fifo_len_reg(2),
      O => \r_miss_fifo_len[3]_i_1__0_n_0\
    );
\r_miss_fifo_len_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ACLK,
      CE => r_miss_refresh,
      D => \r_miss_fifo_len[0]_i_1_n_0\,
      Q => r_miss_fifo_len_reg(0),
      R => Q
    );
\r_miss_fifo_len_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ACLK,
      CE => r_miss_refresh,
      D => \r_miss_fifo_len[1]_i_1__0_n_0\,
      Q => r_miss_fifo_len_reg(1),
      R => Q
    );
\r_miss_fifo_len_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ACLK,
      CE => r_miss_refresh,
      D => \r_miss_fifo_len[2]_i_1__0_n_0\,
      Q => r_miss_fifo_len_reg(2),
      R => Q
    );
\r_miss_fifo_len_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ACLK,
      CE => r_miss_refresh,
      D => \r_miss_fifo_len[3]_i_1__0_n_0\,
      Q => r_miss_fifo_len_reg(3),
      R => Q
    );
\r_miss_read_fifo_addr[0]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => \^use_rd_ctrl_pipeline.r_read_fifo_addr_reg[3]_0\,
      I1 => r_pop_safe_i,
      I2 => \^r_miss_read_fifo_addr_reg[1]_0\(0),
      O => \r_miss_read_fifo_addr[0]_i_1__0_n_0\
    );
\r_miss_read_fifo_addr[1]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F708"
    )
        port map (
      I0 => \^r_miss_read_fifo_addr_reg[1]_0\(0),
      I1 => r_pop_safe_i,
      I2 => \^use_rd_ctrl_pipeline.r_read_fifo_addr_reg[3]_0\,
      I3 => \^r_miss_read_fifo_addr_reg[1]_0\(1),
      O => \r_miss_read_fifo_addr[1]_i_1__0_n_0\
    );
\r_miss_read_fifo_addr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ACLK,
      CE => '1',
      D => \r_miss_read_fifo_addr[0]_i_1__0_n_0\,
      Q => \^r_miss_read_fifo_addr_reg[1]_0\(0),
      R => Q
    );
\r_miss_read_fifo_addr_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ACLK,
      CE => '1',
      D => \r_miss_read_fifo_addr[1]_i_1__0_n_0\,
      Q => \^r_miss_read_fifo_addr_reg[1]_0\(1),
      R => Q
    );
\r_miss_write_fifo_addr[0]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => r_miss_push,
      I1 => r_miss_write_fifo_addr(0),
      O => \r_miss_write_fifo_addr[0]_i_1__0_n_0\
    );
\r_miss_write_fifo_addr[1]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => r_miss_write_fifo_addr(0),
      I1 => r_miss_push,
      I2 => r_miss_write_fifo_addr(1),
      O => \r_miss_write_fifo_addr[1]_i_1__0_n_0\
    );
\r_miss_write_fifo_addr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ACLK,
      CE => '1',
      D => \r_miss_write_fifo_addr[0]_i_1__0_n_0\,
      Q => r_miss_write_fifo_addr(0),
      R => Q
    );
\r_miss_write_fifo_addr_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ACLK,
      CE => '1',
      D => \r_miss_write_fifo_addr[1]_i_1__0_n_0\,
      Q => r_miss_write_fifo_addr(1),
      R => Q
    );
\ri_fifo_mem_reg[15][Hit][-1111111111]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => queue_index(0),
      A1 => queue_index(1),
      A2 => queue_index(2),
      A3 => queue_index(3),
      CE => \lookup_read_data_new[0,1][Valid]\,
      CLK => ACLK,
      D => \lookup_read_data_new[0,0][Hit]\,
      Q => \ri_fifo_mem_reg[15][Hit][-1111111111]_srl16_n_0\
    );
\rip_fifo_mem_reg[15][ID][0]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => rip_read_fifo_addr(0),
      A1 => rip_read_fifo_addr(1),
      A2 => rip_read_fifo_addr(2),
      A3 => rip_read_fifo_addr(3),
      CE => FIFO_RIP_Pointer_n_6,
      CLK => ACLK,
      D => S1_AXI_ARID(0),
      Q => \rip_fifo_mem_reg[15][ID][0]_srl16_n_0\
    );
\rip_fifo_mem_reg[15][Last][-1111111111]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => rip_read_fifo_addr(0),
      A1 => rip_read_fifo_addr(1),
      A2 => rip_read_fifo_addr(2),
      A3 => rip_read_fifo_addr(3),
      CE => FIFO_RIP_Pointer_n_6,
      CLK => ACLK,
      D => '1',
      Q => \rip_fifo_mem_reg[15][Last][-1111111111]_srl16_n_0\
    );
\rip_id_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => rip_refresh_reg,
      D => \rip_fifo_mem_reg[15][ID][0]_srl16_n_0\,
      Q => S1_AXI_RID(0),
      R => Q
    );
rip_last_reg: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => rip_refresh_reg,
      D => \rip_fifo_mem_reg[15][Last][-1111111111]_srl16_n_0\,
      Q => rip_last_3,
      R => Q
    );
\rr_fifo_mem_reg_0_15_0_0_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => M0_AXI_RRESP(0),
      I1 => \^r_hit_write_fifo_addr_reg[3]_0\,
      O => \S1_AXI_RRESP[1]\(0)
    );
\rr_fifo_mem_reg_0_15_1_1_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => M0_AXI_RRESP(1),
      I1 => \^r_hit_write_fifo_addr_reg[3]_0\,
      O => \S1_AXI_RRESP[1]\(1)
    );
\rw_fifo_mem_reg_0_15_30_31_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => r_hit_write_fifo_addr(3),
      I1 => \^r_hit_write_fifo_addr_reg[3]_0\,
      O => \Use_FPGA_2.S_AXI_RVALID_reg_1\(3)
    );
\rw_fifo_mem_reg_0_15_30_31_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => r_hit_write_fifo_addr(2),
      I1 => \^r_hit_write_fifo_addr_reg[3]_0\,
      O => \Use_FPGA_2.S_AXI_RVALID_reg_1\(2)
    );
\rw_fifo_mem_reg_0_15_30_31_i_5__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => r_hit_write_fifo_addr(1),
      I1 => \^r_hit_write_fifo_addr_reg[3]_0\,
      I2 => r_miss_write_fifo_addr(1),
      O => \Use_FPGA_2.S_AXI_RVALID_reg_1\(1)
    );
\rw_fifo_mem_reg_0_15_30_31_i_6__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => r_hit_write_fifo_addr(0),
      I1 => \^r_hit_write_fifo_addr_reg[3]_0\,
      I2 => r_miss_write_fifo_addr(0),
      O => \Use_FPGA_2.S_AXI_RVALID_reg_1\(0)
    );
update_read_resize_first_i_3: unisim.vcomponents.LUT3
    generic map(
      INIT => X"0D"
    )
        port map (
      I0 => \lookup_read_data_info[0,1][Valid]\,
      I1 => \^r_hit_write_fifo_addr_reg[3]_1\,
      I2 => \^r_miss_fifo_len_reg[3]_0\,
      O => \update_rd_offset_cnt_reg[0]\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_system_cache_0_0_sc_s_axi_r_channel_10 is
  port (
    \read_info_status[0,0][Almost_Full]\ : out STD_LOGIC;
    \read_info_status[0,0][Full]\ : out STD_LOGIC;
    \r_hit_read_fifo_addr_reg[0]_0\ : out STD_LOGIC;
    \Use_FPGA.Use_Normal_Line.Line_Fit_Inst\ : out STD_LOGIC;
    \r_hit_write_fifo_addr_reg[3]_0\ : out STD_LOGIC;
    \r_hit_write_fifo_addr_reg[3]_1\ : out STD_LOGIC;
    \Use_Rd_Ctrl_Pipeline.r_read_fifo_addr_reg[3]_0\ : out STD_LOGIC;
    \r_miss_fifo_len_reg[3]_0\ : out STD_LOGIC;
    r_push_safe : out STD_LOGIC;
    S0_AXI_RID : out STD_LOGIC_VECTOR ( 0 to 0 );
    rip_last : out STD_LOGIC;
    S0_AXI_RVALID : out STD_LOGIC;
    \Use_Rd_Ctrl_Pipeline.r_read_fifo_addr_reg[3]_1\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    r_miss_full_fifo_addr : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S0_AXI_ARREADY : out STD_LOGIC;
    \rd_port_access[0][Valid]\ : out STD_LOGIC;
    \Use_Rd_Ctrl_Pipeline.r_read_fifo_addr_reg[2]_0\ : out STD_LOGIC;
    \Use_Rd_Ctrl_Pipeline.r_read_fifo_addr_reg[0]_0\ : out STD_LOGIC;
    r_read_fifo_addr : out STD_LOGIC_VECTOR ( 1 downto 0 );
    r_write_fifo_addr : out STD_LOGIC_VECTOR ( 3 downto 0 );
    lud_addr_pipeline_full0 : out STD_LOGIC;
    \update_rd_offset_cnt_reg[0]\ : out STD_LOGIC;
    new_read_data_resp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \arb_prohibit_quick_reg[0]\ : out STD_LOGIC;
    Q : in STD_LOGIC;
    ACLK : in STD_LOGIC;
    \lookup_read_data_new[0,0][Valid]\ : in STD_LOGIC;
    S0_AXI_RREADY : in STD_LOGIC;
    \lookup_read_data_info[0,0][Valid]\ : in STD_LOGIC;
    \update_read_data_info[0,0][Valid]\ : in STD_LOGIC;
    S0_AXI_ARID : in STD_LOGIC_VECTOR ( 0 to 0 );
    \lookup_read_data_new[0,0][Hit]\ : in STD_LOGIC;
    \Gen_Port_Ready[0].Use_Slow_Port.Rd_FF_Inst\ : in STD_LOGIC;
    S0_AXI_ARVALID : in STD_LOGIC;
    r_hit_last : in STD_LOGIC;
    r_miss_last : in STD_LOGIC;
    \Use_FPGA_Flag_Hit.Full_Inst_0\ : in STD_LOGIC;
    lud_addr_pipeline_full : in STD_LOGIC;
    lud_reg_valid_reg : in STD_LOGIC;
    p_57_in : in STD_LOGIC;
    \lud_mem_port_one_hot_reg[1]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Use_Rd_Ctrl_Pipeline.ri_hit_reg_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Use_FPGA_Flag_Hit.Full_Inst_1\ : in STD_LOGIC;
    lud_reg_valid_reg_0 : in STD_LOGIC;
    lud_reg_port_num : in STD_LOGIC;
    \read_data_status[0,1][Hit_Almost_Full]\ : in STD_LOGIC;
    M0_AXI_RRESP : in STD_LOGIC_VECTOR ( 1 downto 0 );
    rd_port_ready_cmb_0 : in STD_LOGIC;
    access_piperun : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_system_cache_0_0_sc_s_axi_r_channel_10 : entity is "sc_s_axi_r_channel";
end design_1_system_cache_0_0_sc_s_axi_r_channel_10;

architecture STRUCTURE of design_1_system_cache_0_0_sc_s_axi_r_channel_10 is
  signal D : STD_LOGIC;
  signal FIFO_RIP_Pointer_n_6 : STD_LOGIC;
  signal FIFO_RIP_Pointer_n_9 : STD_LOGIC;
  signal FIFO_RI_Pointer_n_2 : STD_LOGIC;
  signal I4 : STD_LOGIC;
  signal RC_And_Inst5_n_1 : STD_LOGIC;
  signal RC_And_Inst5_n_2 : STD_LOGIC;
  signal RC_And_Inst5_n_3 : STD_LOGIC;
  signal RC_And_Inst5_n_5 : STD_LOGIC;
  signal RC_And_Inst5_n_6 : STD_LOGIC;
  signal RC_And_Inst6_n_1 : STD_LOGIC;
  signal RC_And_Inst6_n_2 : STD_LOGIC;
  signal \Use_FPGA_Flag_Hit.Almost_Empty_Inst_i_1_n_0\ : STD_LOGIC;
  signal \Use_FPGA_Flag_Hit.Empty_Inst_i_1_n_0\ : STD_LOGIC;
  signal \Use_FPGA_Flag_Hit.Full_Inst_i_1_n_0\ : STD_LOGIC;
  signal \Use_FPGA_Flag_Hit.Use_Normal_Line.Line_Fit_Inst_i_1_n_0\ : STD_LOGIC;
  signal \Use_FPGA_Flag_Hit.Use_Normal_Line.Line_Fit_Inst_i_2_n_0\ : STD_LOGIC;
  signal \Use_FPGA_Flag_Hit.Use_Normal_Line.Line_Fit_Inst_n_0\ : STD_LOGIC;
  signal \Use_FPGA_Flag_Miss.Almost_Empty_Inst_i_1_n_0\ : STD_LOGIC;
  signal \Use_FPGA_Flag_Miss.Almost_Full_Inst_i_1_n_0\ : STD_LOGIC;
  signal \Use_FPGA_Flag_Miss.Empty_Inst_i_1_n_0\ : STD_LOGIC;
  signal \Use_FPGA_Flag_Miss.Full_Inst_i_1_n_0\ : STD_LOGIC;
  signal \^use_rd_ctrl_pipeline.r_read_fifo_addr_reg[0]_0\ : STD_LOGIC;
  signal \^use_rd_ctrl_pipeline.r_read_fifo_addr_reg[2]_0\ : STD_LOGIC;
  signal \^use_rd_ctrl_pipeline.r_read_fifo_addr_reg[3]_0\ : STD_LOGIC;
  signal \^use_rd_ctrl_pipeline.r_read_fifo_addr_reg[3]_1\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal lopt : STD_LOGIC;
  signal lopt_1 : STD_LOGIC;
  signal lopt_2 : STD_LOGIC;
  signal lopt_3 : STD_LOGIC;
  signal lopt_4 : STD_LOGIC;
  signal lopt_5 : STD_LOGIC;
  signal lopt_6 : STD_LOGIC;
  signal lopt_7 : STD_LOGIC;
  signal \p_3_out__2\ : STD_LOGIC;
  signal \p_4_out__2\ : STD_LOGIC;
  signal \queue_almost_empty_next__2\ : STD_LOGIC;
  signal \queue_almost_empty_next__3\ : STD_LOGIC;
  signal \queue_almost_full_next__2\ : STD_LOGIC;
  signal \queue_almost_full_next__3\ : STD_LOGIC;
  signal queue_index : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal r_hit_fifo_almost_empty : STD_LOGIC;
  signal \r_hit_fifo_len[0]_i_1_n_0\ : STD_LOGIC;
  signal \r_hit_fifo_len[1]_i_1_n_0\ : STD_LOGIC;
  signal \r_hit_fifo_len[2]_i_1_n_0\ : STD_LOGIC;
  signal \r_hit_fifo_len[3]_i_1_n_0\ : STD_LOGIC;
  signal \r_hit_fifo_len_reg__0\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \r_hit_read_fifo_addr[0]_i_1_n_0\ : STD_LOGIC;
  signal \r_hit_read_fifo_addr[1]_i_1_n_0\ : STD_LOGIC;
  signal \r_hit_read_fifo_addr[2]_i_1_n_0\ : STD_LOGIC;
  signal \r_hit_read_fifo_addr[3]_i_1_n_0\ : STD_LOGIC;
  signal \^r_hit_read_fifo_addr_reg[0]_0\ : STD_LOGIC;
  signal r_hit_refresh : STD_LOGIC;
  signal r_hit_write_fifo_addr : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \r_hit_write_fifo_addr[0]_i_1_n_0\ : STD_LOGIC;
  signal \r_hit_write_fifo_addr[1]_i_1_n_0\ : STD_LOGIC;
  signal \r_hit_write_fifo_addr[2]_i_1_n_0\ : STD_LOGIC;
  signal \r_hit_write_fifo_addr[3]_i_1_n_0\ : STD_LOGIC;
  signal \^r_hit_write_fifo_addr_reg[3]_0\ : STD_LOGIC;
  signal \^r_hit_write_fifo_addr_reg[3]_1\ : STD_LOGIC;
  signal r_miss_fifo_almost_empty : STD_LOGIC;
  signal r_miss_fifo_almost_full : STD_LOGIC;
  signal r_miss_fifo_empty : STD_LOGIC;
  signal \r_miss_fifo_len[0]_i_1__0_n_0\ : STD_LOGIC;
  signal \r_miss_fifo_len[1]_i_1_n_0\ : STD_LOGIC;
  signal \r_miss_fifo_len[2]_i_1_n_0\ : STD_LOGIC;
  signal \r_miss_fifo_len[3]_i_1_n_0\ : STD_LOGIC;
  signal \^r_miss_fifo_len_reg[3]_0\ : STD_LOGIC;
  signal \r_miss_fifo_len_reg__0\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^r_miss_full_fifo_addr\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal r_miss_push : STD_LOGIC;
  signal \r_miss_read_fifo_addr[0]_i_1_n_0\ : STD_LOGIC;
  signal \r_miss_read_fifo_addr[1]_i_1_n_0\ : STD_LOGIC;
  signal r_miss_refresh : STD_LOGIC;
  signal r_miss_write_fifo_addr : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \r_miss_write_fifo_addr[0]_i_1_n_0\ : STD_LOGIC;
  signal \r_miss_write_fifo_addr[1]_i_1_n_0\ : STD_LOGIC;
  signal \r_next_fifo_addr__7\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal r_pop : STD_LOGIC;
  signal r_pop_safe_i : STD_LOGIC;
  signal r_pop_valid : STD_LOGIC;
  signal \^r_read_fifo_addr\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \read_data_status[0,0][Hit_Almost_Full]\ : STD_LOGIC;
  signal ri_exist : STD_LOGIC;
  signal \ri_fifo_mem_reg[15][Hit][-1111111111]_srl16_n_0\ : STD_LOGIC;
  signal \rip_fifo_mem_reg[15][ID][0]_srl16_n_0\ : STD_LOGIC;
  signal \rip_fifo_mem_reg[15][Last][-1111111111]_srl16_n_0\ : STD_LOGIC;
  signal rip_pop : STD_LOGIC;
  signal rip_read_fifo_addr : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal rip_refresh_reg : STD_LOGIC;
  signal \NLW_Use_FPGA_1.LUT_Refresh_Inst_O5_UNCONNECTED\ : STD_LOGIC;
  attribute box_type : string;
  attribute box_type of \Use_FPGA_1.LUT_Hit_Inst\ : label is "PRIMITIVE";
  attribute box_type of \Use_FPGA_1.LUT_Push_Inst\ : label is "PRIMITIVE";
  attribute box_type of \Use_FPGA_1.LUT_Refresh_Inst\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \Use_FPGA_Flag_Hit.Almost_Empty_Inst\ : label is "FDR";
  attribute box_type of \Use_FPGA_Flag_Hit.Almost_Empty_Inst\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \Use_FPGA_Flag_Hit.Almost_Full_Inst\ : label is "FDR";
  attribute box_type of \Use_FPGA_Flag_Hit.Almost_Full_Inst\ : label is "PRIMITIVE";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \Use_FPGA_Flag_Hit.Almost_Full_Inst_i_1\ : label is "soft_lutpair136";
  attribute XILINX_LEGACY_PRIM of \Use_FPGA_Flag_Hit.Empty_Inst\ : label is "FDS";
  attribute box_type of \Use_FPGA_Flag_Hit.Empty_Inst\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \Use_FPGA_Flag_Hit.Full_Inst\ : label is "FDR";
  attribute box_type of \Use_FPGA_Flag_Hit.Full_Inst\ : label is "PRIMITIVE";
  attribute SOFT_HLUTNM of \Use_FPGA_Flag_Hit.Full_Inst_i_1\ : label is "soft_lutpair136";
  attribute XILINX_LEGACY_PRIM of \Use_FPGA_Flag_Hit.Use_Normal_Line.Line_Fit_Inst\ : label is "FDS";
  attribute box_type of \Use_FPGA_Flag_Hit.Use_Normal_Line.Line_Fit_Inst\ : label is "PRIMITIVE";
  attribute SOFT_HLUTNM of \Use_FPGA_Flag_Hit.Use_Normal_Line.Line_Fit_Inst_i_1\ : label is "soft_lutpair140";
  attribute SOFT_HLUTNM of \Use_FPGA_Flag_Hit.Use_Normal_Line.Line_Fit_Inst_i_2\ : label is "soft_lutpair132";
  attribute XILINX_LEGACY_PRIM of \Use_FPGA_Flag_Miss.Almost_Empty_Inst\ : label is "FDR";
  attribute box_type of \Use_FPGA_Flag_Miss.Almost_Empty_Inst\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \Use_FPGA_Flag_Miss.Almost_Full_Inst\ : label is "FDR";
  attribute box_type of \Use_FPGA_Flag_Miss.Almost_Full_Inst\ : label is "PRIMITIVE";
  attribute SOFT_HLUTNM of \Use_FPGA_Flag_Miss.Almost_Full_Inst_i_1\ : label is "soft_lutpair137";
  attribute XILINX_LEGACY_PRIM of \Use_FPGA_Flag_Miss.Empty_Inst\ : label is "FDS";
  attribute box_type of \Use_FPGA_Flag_Miss.Empty_Inst\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of \Use_FPGA_Flag_Miss.Full_Inst\ : label is "FDR";
  attribute box_type of \Use_FPGA_Flag_Miss.Full_Inst\ : label is "PRIMITIVE";
  attribute SOFT_HLUTNM of \Use_FPGA_Flag_Miss.Full_Inst_i_1\ : label is "soft_lutpair137";
  attribute SOFT_HLUTNM of \Use_Rd_Ctrl_Pipeline.r_read_fifo_addr[2]_i_2\ : label is "soft_lutpair133";
  attribute SOFT_HLUTNM of \Use_Rd_Ctrl_Pipeline.r_read_fifo_addr[3]_i_3\ : label is "soft_lutpair133";
  attribute SOFT_HLUTNM of \arb_prohibit_quick[0]_i_1\ : label is "soft_lutpair140";
  attribute SOFT_HLUTNM of \r_hit_fifo_len[1]_i_1\ : label is "soft_lutpair139";
  attribute SOFT_HLUTNM of \r_hit_fifo_len[2]_i_1\ : label is "soft_lutpair139";
  attribute SOFT_HLUTNM of \r_hit_fifo_len[3]_i_1\ : label is "soft_lutpair132";
  attribute SOFT_HLUTNM of \r_hit_read_fifo_addr[0]_i_1\ : label is "soft_lutpair143";
  attribute SOFT_HLUTNM of \r_hit_read_fifo_addr[1]_i_1\ : label is "soft_lutpair143";
  attribute SOFT_HLUTNM of \r_hit_read_fifo_addr[2]_i_1\ : label is "soft_lutpair135";
  attribute SOFT_HLUTNM of \r_hit_read_fifo_addr[3]_i_1\ : label is "soft_lutpair135";
  attribute SOFT_HLUTNM of \r_hit_write_fifo_addr[0]_i_1\ : label is "soft_lutpair144";
  attribute SOFT_HLUTNM of \r_hit_write_fifo_addr[1]_i_1\ : label is "soft_lutpair144";
  attribute SOFT_HLUTNM of \r_hit_write_fifo_addr[2]_i_1\ : label is "soft_lutpair138";
  attribute SOFT_HLUTNM of \r_hit_write_fifo_addr[3]_i_1\ : label is "soft_lutpair138";
  attribute SOFT_HLUTNM of \r_miss_fifo_len[0]_i_1__0\ : label is "soft_lutpair141";
  attribute SOFT_HLUTNM of \r_miss_fifo_len[1]_i_1\ : label is "soft_lutpair141";
  attribute SOFT_HLUTNM of \r_miss_fifo_len[2]_i_1\ : label is "soft_lutpair131";
  attribute SOFT_HLUTNM of \r_miss_fifo_len[3]_i_1\ : label is "soft_lutpair131";
  attribute SOFT_HLUTNM of \r_miss_read_fifo_addr[0]_i_1\ : label is "soft_lutpair134";
  attribute SOFT_HLUTNM of \r_miss_read_fifo_addr[1]_i_1\ : label is "soft_lutpair134";
  attribute SOFT_HLUTNM of \r_miss_write_fifo_addr[0]_i_1\ : label is "soft_lutpair142";
  attribute SOFT_HLUTNM of \r_miss_write_fifo_addr[1]_i_1\ : label is "soft_lutpair142";
  attribute srl_bus_name : string;
  attribute srl_bus_name of \ri_fifo_mem_reg[15][Hit][-1111111111]_srl16\ : label is "U0/\FE/Use_Port_0.AXI_0/R_Channel/ri_fifo_mem_reg[15][Hit] ";
  attribute srl_name : string;
  attribute srl_name of \ri_fifo_mem_reg[15][Hit][-1111111111]_srl16\ : label is "U0/\FE/Use_Port_0.AXI_0/R_Channel/ri_fifo_mem_reg[15][Hit][-1111111111]_srl16 ";
  attribute srl_bus_name of \rip_fifo_mem_reg[15][ID][0]_srl16\ : label is "U0/\FE/Use_Port_0.AXI_0/R_Channel/rip_fifo_mem_reg[15][ID] ";
  attribute srl_name of \rip_fifo_mem_reg[15][ID][0]_srl16\ : label is "U0/\FE/Use_Port_0.AXI_0/R_Channel/rip_fifo_mem_reg[15][ID][0]_srl16 ";
  attribute srl_bus_name of \rip_fifo_mem_reg[15][Last][-1111111111]_srl16\ : label is "U0/\FE/Use_Port_0.AXI_0/R_Channel/rip_fifo_mem_reg[15][Last] ";
  attribute srl_name of \rip_fifo_mem_reg[15][Last][-1111111111]_srl16\ : label is "U0/\FE/Use_Port_0.AXI_0/R_Channel/rip_fifo_mem_reg[15][Last][-1111111111]_srl16 ";
begin
  \Use_Rd_Ctrl_Pipeline.r_read_fifo_addr_reg[0]_0\ <= \^use_rd_ctrl_pipeline.r_read_fifo_addr_reg[0]_0\;
  \Use_Rd_Ctrl_Pipeline.r_read_fifo_addr_reg[2]_0\ <= \^use_rd_ctrl_pipeline.r_read_fifo_addr_reg[2]_0\;
  \Use_Rd_Ctrl_Pipeline.r_read_fifo_addr_reg[3]_0\ <= \^use_rd_ctrl_pipeline.r_read_fifo_addr_reg[3]_0\;
  \Use_Rd_Ctrl_Pipeline.r_read_fifo_addr_reg[3]_1\(3 downto 0) <= \^use_rd_ctrl_pipeline.r_read_fifo_addr_reg[3]_1\(3 downto 0);
  \r_hit_read_fifo_addr_reg[0]_0\ <= \^r_hit_read_fifo_addr_reg[0]_0\;
  \r_hit_write_fifo_addr_reg[3]_0\ <= \^r_hit_write_fifo_addr_reg[3]_0\;
  \r_hit_write_fifo_addr_reg[3]_1\ <= \^r_hit_write_fifo_addr_reg[3]_1\;
  \r_miss_fifo_len_reg[3]_0\ <= \^r_miss_fifo_len_reg[3]_0\;
  r_miss_full_fifo_addr(1 downto 0) <= \^r_miss_full_fifo_addr\(1 downto 0);
  r_read_fifo_addr(1 downto 0) <= \^r_read_fifo_addr\(1 downto 0);
FIFO_RIP_Pointer: entity work.\design_1_system_cache_0_0_sc_srl_fifo_counter__parameterized5_14\
     port map (
      ACLK => ACLK,
      \Gen_Port_Ready[0].Use_Slow_Port.Rd_FF_Inst\ => \Gen_Port_Ready[0].Use_Slow_Port.Rd_FF_Inst\,
      Q => Q,
      S0_AXI_ARREADY => S0_AXI_ARREADY,
      S0_AXI_ARVALID => S0_AXI_ARVALID,
      \Use_FPGA.Almost_Full_Inst_0\ => FIFO_RIP_Pointer_n_6,
      \Use_FPGA.Use_Normal_Line.Line_Fit_Inst_0\ => \Use_FPGA.Use_Normal_Line.Line_Fit_Inst\,
      \r_hit_write_fifo_addr_reg[3]\ => FIFO_RIP_Pointer_n_9,
      \rd_port_access[0][Valid]\ => \rd_port_access[0][Valid]\,
      ri_exist => ri_exist,
      rip_pop => rip_pop,
      rip_read_fifo_addr(3 downto 0) => rip_read_fifo_addr(3 downto 0),
      rip_refresh_reg => rip_refresh_reg
    );
FIFO_RI_Pointer: entity work.\design_1_system_cache_0_0_sc_srl_fifo_counter__parameterized3_15\
     port map (
      ACLK => ACLK,
      Q => Q,
      \Use_FPGA.Almost_Empty_Inst_0\ => FIFO_RI_Pointer_n_2,
      \Use_Reg_Ctrl.queue_exist_i_reg_0\ => RC_And_Inst6_n_2,
      \lookup_read_data_new[0,0][Valid]\ => \lookup_read_data_new[0,0][Valid]\,
      queue_index(3 downto 0) => queue_index(3 downto 0),
      \read_info_status[0,0][Almost_Full]\ => \read_info_status[0,0][Almost_Full]\,
      \read_info_status[0,0][Full]\ => \read_info_status[0,0][Full]\,
      ri_exist => ri_exist,
      rip_pop => rip_pop
    );
RC_And_Inst3: entity work.design_1_system_cache_0_0_carry_and_16
     port map (
      \Use_Reg_Ctrl.queue_exist_i_reg\ => FIFO_RIP_Pointer_n_9,
      lopt => lopt,
      lopt_1 => lopt_1,
      lopt_2 => S0_AXI_RREADY,
      lopt_3 => lopt_2,
      lopt_4 => lopt_3,
      lopt_5 => lopt_4,
      lopt_6 => lopt_5,
      lopt_7 => lopt_6,
      lopt_8 => lopt_7,
      r_pop_valid => r_pop_valid
    );
RC_And_Inst4: entity work.design_1_system_cache_0_0_carry_and_17
     port map (
      S0_AXI_RREADY => S0_AXI_RREADY,
      lopt => lopt,
      lopt_1 => lopt_1,
      r_pop => r_pop,
      r_pop_valid => r_pop_valid
    );
RC_And_Inst5: entity work.design_1_system_cache_0_0_carry_and_n_18
     port map (
      I4 => I4,
      Q(3 downto 0) => \^use_rd_ctrl_pipeline.r_read_fifo_addr_reg[3]_1\(3 downto 0),
      \Use_FPGA.Cnt_Bit_Gen[0].FDS_Inst\ => \ri_fifo_mem_reg[15][Hit][-1111111111]_srl16_n_0\,
      \Use_Rd_Ctrl_Pipeline.r_read_fifo_addr_reg[0]\ => RC_And_Inst5_n_5,
      \Use_Rd_Ctrl_Pipeline.r_read_fifo_addr_reg[0]_0\ => RC_And_Inst5_n_6,
      \Use_Rd_Ctrl_Pipeline.r_read_fifo_addr_reg[0]_1\ => \^use_rd_ctrl_pipeline.r_read_fifo_addr_reg[0]_0\,
      \Use_Rd_Ctrl_Pipeline.r_read_fifo_addr_reg[1]\ => RC_And_Inst5_n_1,
      \Use_Rd_Ctrl_Pipeline.r_read_fifo_addr_reg[2]\ => RC_And_Inst5_n_2,
      \Use_Rd_Ctrl_Pipeline.r_read_fifo_addr_reg[3]\ => RC_And_Inst5_n_3,
      \Use_Rd_Ctrl_Pipeline.ri_hit_reg\ => \^use_rd_ctrl_pipeline.r_read_fifo_addr_reg[3]_0\,
      \Use_Reg_Ctrl.queue_exist_i_reg\ => RC_And_Inst6_n_2,
      lopt => lopt_2,
      lopt_1 => lopt_3,
      lopt_2 => lopt_4,
      \p_3_out__2\ => \p_3_out__2\,
      r_miss_fifo_almost_empty => r_miss_fifo_almost_empty,
      r_miss_fifo_empty => r_miss_fifo_empty,
      r_miss_full_fifo_addr(1 downto 0) => \^r_miss_full_fifo_addr\(1 downto 0),
      r_miss_push => r_miss_push,
      \r_next_fifo_addr__7\(2 downto 0) => \r_next_fifo_addr__7\(3 downto 1),
      r_pop => r_pop,
      r_pop_safe_i => r_pop_safe_i,
      ri_exist => ri_exist,
      rip_pop => rip_pop
    );
RC_And_Inst6: entity work.design_1_system_cache_0_0_carry_and_19
     port map (
      Q => Q,
      \Use_FPGA.Cnt_Bit_Gen[0].FDS_Inst\ => \ri_fifo_mem_reg[15][Hit][-1111111111]_srl16_n_0\,
      \Use_FPGA.Empty_Inst\ => FIFO_RI_Pointer_n_2,
      \Use_FPGA_2.S_AXI_RVALID_reg\ => RC_And_Inst6_n_1,
      \Use_Rd_Ctrl_Pipeline.ri_hit_reg\ => RC_And_Inst6_n_2,
      \Use_Rd_Ctrl_Pipeline.ri_hit_reg_0\ => \^use_rd_ctrl_pipeline.r_read_fifo_addr_reg[3]_0\,
      lopt => lopt_5,
      lopt_1 => lopt_6,
      lopt_2 => lopt_7,
      \p_3_out__2\ => \p_3_out__2\,
      \p_4_out__2\ => \p_4_out__2\,
      r_hit_last => r_hit_last,
      r_miss_last => r_miss_last,
      r_pop_safe_i => r_pop_safe_i,
      ri_exist => ri_exist,
      rip_pop => rip_pop
    );
RC_Latch_Inst1: entity work.design_1_system_cache_0_0_carry_latch_and_20
     port map (
      E(0) => \^r_hit_read_fifo_addr_reg[0]_0\,
      I4 => I4,
      \Use_FPGA_Flag_Hit.Full_Inst\ => \Use_FPGA_Flag_Hit.Full_Inst_0\,
      \Use_FPGA_Flag_Hit.Full_Inst_0\ => \^r_hit_write_fifo_addr_reg[3]_1\,
      \Use_FPGA_Flag_Hit.Full_Inst_1\ => \Use_FPGA_Flag_Hit.Full_Inst_1\,
      \Use_Rd_Ctrl_Pipeline.ri_hit_reg\ => \^use_rd_ctrl_pipeline.r_read_fifo_addr_reg[3]_0\,
      \Use_Rd_Ctrl_Pipeline.ri_hit_reg_0\(0) => \Use_Rd_Ctrl_Pipeline.ri_hit_reg_0\(0),
      lud_addr_pipeline_full => lud_addr_pipeline_full,
      lud_addr_pipeline_full0 => lud_addr_pipeline_full0,
      \lud_mem_port_one_hot_reg[1]\(0) => \lud_mem_port_one_hot_reg[1]\(0),
      lud_reg_port_num => lud_reg_port_num,
      \lud_reg_valid_one_hot_reg[0]\(0) => \^r_hit_write_fifo_addr_reg[3]_0\,
      lud_reg_valid_reg => lud_reg_valid_reg,
      lud_reg_valid_reg_0 => lud_reg_valid_reg_0,
      \p_4_out__2\ => \p_4_out__2\,
      p_57_in => p_57_in,
      r_hit_fifo_almost_empty => r_hit_fifo_almost_empty,
      r_pop_safe_i => r_pop_safe_i,
      \read_data_status[0,0][Hit_Almost_Full]\ => \read_data_status[0,0][Hit_Almost_Full]\,
      \read_data_status[0,1][Hit_Almost_Full]\ => \read_data_status[0,1][Hit_Almost_Full]\
    );
\Use_FPGA_1.LUT_Hit_Inst\: unisim.vcomponents.LUT6_2
    generic map(
      INIT => X"2222D22222222222"
    )
        port map (
      I0 => \lookup_read_data_info[0,0][Valid]\,
      I1 => \^r_hit_write_fifo_addr_reg[3]_1\,
      I2 => r_pop,
      I3 => \^use_rd_ctrl_pipeline.r_read_fifo_addr_reg[3]_0\,
      I4 => I4,
      I5 => '1',
      O5 => \^r_hit_write_fifo_addr_reg[3]_0\,
      O6 => r_hit_refresh
    );
\Use_FPGA_1.LUT_Push_Inst\: unisim.vcomponents.LUT6_2
    generic map(
      INIT => X"2F222F220D000D00"
    )
        port map (
      I0 => \lookup_read_data_info[0,0][Valid]\,
      I1 => \^r_hit_write_fifo_addr_reg[3]_1\,
      I2 => \^r_miss_fifo_len_reg[3]_0\,
      I3 => \update_read_data_info[0,0][Valid]\,
      I4 => '0',
      I5 => '1',
      O5 => r_miss_push,
      O6 => r_push_safe
    );
\Use_FPGA_1.LUT_Refresh_Inst\: unisim.vcomponents.LUT6_2
    generic map(
      INIT => X"0D000D00F2FF0D00"
    )
        port map (
      I0 => \lookup_read_data_info[0,0][Valid]\,
      I1 => \^r_hit_write_fifo_addr_reg[3]_1\,
      I2 => \^r_miss_fifo_len_reg[3]_0\,
      I3 => \update_read_data_info[0,0][Valid]\,
      I4 => r_pop_safe_i,
      I5 => \^use_rd_ctrl_pipeline.r_read_fifo_addr_reg[3]_0\,
      O5 => \NLW_Use_FPGA_1.LUT_Refresh_Inst_O5_UNCONNECTED\,
      O6 => r_miss_refresh
    );
\Use_FPGA_2.S_AXI_RVALID_reg\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => '1',
      D => RC_And_Inst6_n_1,
      Q => S0_AXI_RVALID,
      R => '0'
    );
\Use_FPGA_Flag_Hit.Almost_Empty_Inst\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ACLK,
      CE => '1',
      D => \Use_FPGA_Flag_Hit.Almost_Empty_Inst_i_1_n_0\,
      Q => r_hit_fifo_almost_empty,
      R => Q
    );
\Use_FPGA_Flag_Hit.Almost_Empty_Inst_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \queue_almost_empty_next__3\,
      I1 => r_hit_refresh,
      I2 => r_hit_fifo_almost_empty,
      O => \Use_FPGA_Flag_Hit.Almost_Empty_Inst_i_1_n_0\
    );
\Use_FPGA_Flag_Hit.Almost_Empty_Inst_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88888888888B8888"
    )
        port map (
      I0 => I4,
      I1 => \^r_hit_write_fifo_addr_reg[3]_0\,
      I2 => \r_hit_fifo_len_reg__0\(3),
      I3 => \r_hit_fifo_len_reg__0\(2),
      I4 => \r_hit_fifo_len_reg__0\(1),
      I5 => \r_hit_fifo_len_reg__0\(0),
      O => \queue_almost_empty_next__3\
    );
\Use_FPGA_Flag_Hit.Almost_Full_Inst\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ACLK,
      CE => '1',
      D => D,
      Q => \read_data_status[0,0][Hit_Almost_Full]\,
      R => Q
    );
\Use_FPGA_Flag_Hit.Almost_Full_Inst_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \queue_almost_full_next__2\,
      I1 => r_hit_refresh,
      I2 => \read_data_status[0,0][Hit_Almost_Full]\,
      O => D
    );
\Use_FPGA_Flag_Hit.Almost_Full_Inst_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1000FFFF10000000"
    )
        port map (
      I0 => \r_hit_fifo_len_reg__0\(1),
      I1 => \r_hit_fifo_len_reg__0\(2),
      I2 => \r_hit_fifo_len_reg__0\(0),
      I3 => \r_hit_fifo_len_reg__0\(3),
      I4 => \^r_hit_write_fifo_addr_reg[3]_0\,
      I5 => \^r_hit_write_fifo_addr_reg[3]_1\,
      O => \queue_almost_full_next__2\
    );
\Use_FPGA_Flag_Hit.Empty_Inst\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ACLK,
      CE => '1',
      D => \Use_FPGA_Flag_Hit.Empty_Inst_i_1_n_0\,
      Q => I4,
      S => Q
    );
\Use_FPGA_Flag_Hit.Empty_Inst_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => r_hit_fifo_almost_empty,
      I1 => \^r_hit_write_fifo_addr_reg[3]_0\,
      I2 => r_hit_refresh,
      I3 => I4,
      O => \Use_FPGA_Flag_Hit.Empty_Inst_i_1_n_0\
    );
\Use_FPGA_Flag_Hit.Full_Inst\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ACLK,
      CE => '1',
      D => \Use_FPGA_Flag_Hit.Full_Inst_i_1_n_0\,
      Q => \^r_hit_write_fifo_addr_reg[3]_1\,
      R => Q
    );
\Use_FPGA_Flag_Hit.Full_Inst_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F80"
    )
        port map (
      I0 => \^r_hit_write_fifo_addr_reg[3]_0\,
      I1 => \read_data_status[0,0][Hit_Almost_Full]\,
      I2 => r_hit_refresh,
      I3 => \^r_hit_write_fifo_addr_reg[3]_1\,
      O => \Use_FPGA_Flag_Hit.Full_Inst_i_1_n_0\
    );
\Use_FPGA_Flag_Hit.Use_Normal_Line.Line_Fit_Inst\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ACLK,
      CE => '1',
      D => \Use_FPGA_Flag_Hit.Use_Normal_Line.Line_Fit_Inst_i_1_n_0\,
      Q => \Use_FPGA_Flag_Hit.Use_Normal_Line.Line_Fit_Inst_n_0\,
      S => Q
    );
\Use_FPGA_Flag_Hit.Use_Normal_Line.Line_Fit_Inst_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \Use_FPGA_Flag_Hit.Use_Normal_Line.Line_Fit_Inst_i_2_n_0\,
      I1 => r_hit_refresh,
      I2 => \Use_FPGA_Flag_Hit.Use_Normal_Line.Line_Fit_Inst_n_0\,
      O => \Use_FPGA_Flag_Hit.Use_Normal_Line.Line_Fit_Inst_i_1_n_0\
    );
\Use_FPGA_Flag_Hit.Use_Normal_Line.Line_Fit_Inst_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"001FFFFF"
    )
        port map (
      I0 => \r_hit_fifo_len_reg__0\(0),
      I1 => \r_hit_fifo_len_reg__0\(1),
      I2 => \^r_hit_write_fifo_addr_reg[3]_0\,
      I3 => \r_hit_fifo_len_reg__0\(2),
      I4 => \r_hit_fifo_len_reg__0\(3),
      O => \Use_FPGA_Flag_Hit.Use_Normal_Line.Line_Fit_Inst_i_2_n_0\
    );
\Use_FPGA_Flag_Miss.Almost_Empty_Inst\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ACLK,
      CE => '1',
      D => \Use_FPGA_Flag_Miss.Almost_Empty_Inst_i_1_n_0\,
      Q => r_miss_fifo_almost_empty,
      R => Q
    );
\Use_FPGA_Flag_Miss.Almost_Empty_Inst_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \queue_almost_empty_next__2\,
      I1 => r_miss_refresh,
      I2 => r_miss_fifo_almost_empty,
      O => \Use_FPGA_Flag_Miss.Almost_Empty_Inst_i_1_n_0\
    );
\Use_FPGA_Flag_Miss.Almost_Empty_Inst_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88888888888B8888"
    )
        port map (
      I0 => r_miss_fifo_empty,
      I1 => r_miss_push,
      I2 => \r_miss_fifo_len_reg__0\(3),
      I3 => \r_miss_fifo_len_reg__0\(2),
      I4 => \r_miss_fifo_len_reg__0\(1),
      I5 => \r_miss_fifo_len_reg__0\(0),
      O => \queue_almost_empty_next__2\
    );
\Use_FPGA_Flag_Miss.Almost_Full_Inst\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ACLK,
      CE => '1',
      D => \Use_FPGA_Flag_Miss.Almost_Full_Inst_i_1_n_0\,
      Q => r_miss_fifo_almost_full,
      R => Q
    );
\Use_FPGA_Flag_Miss.Almost_Full_Inst_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \queue_almost_full_next__3\,
      I1 => r_miss_refresh,
      I2 => r_miss_fifo_almost_full,
      O => \Use_FPGA_Flag_Miss.Almost_Full_Inst_i_1_n_0\
    );
\Use_FPGA_Flag_Miss.Almost_Full_Inst_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0010FFFF00100000"
    )
        port map (
      I0 => \r_miss_fifo_len_reg__0\(3),
      I1 => \r_miss_fifo_len_reg__0\(2),
      I2 => \r_miss_fifo_len_reg__0\(0),
      I3 => \r_miss_fifo_len_reg__0\(1),
      I4 => r_miss_push,
      I5 => \^r_miss_fifo_len_reg[3]_0\,
      O => \queue_almost_full_next__3\
    );
\Use_FPGA_Flag_Miss.Empty_Inst\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ACLK,
      CE => '1',
      D => \Use_FPGA_Flag_Miss.Empty_Inst_i_1_n_0\,
      Q => r_miss_fifo_empty,
      S => Q
    );
\Use_FPGA_Flag_Miss.Empty_Inst_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => r_miss_fifo_almost_empty,
      I1 => r_miss_push,
      I2 => r_miss_refresh,
      I3 => r_miss_fifo_empty,
      O => \Use_FPGA_Flag_Miss.Empty_Inst_i_1_n_0\
    );
\Use_FPGA_Flag_Miss.Full_Inst\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ACLK,
      CE => '1',
      D => \Use_FPGA_Flag_Miss.Full_Inst_i_1_n_0\,
      Q => \^r_miss_fifo_len_reg[3]_0\,
      R => Q
    );
\Use_FPGA_Flag_Miss.Full_Inst_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F80"
    )
        port map (
      I0 => r_miss_push,
      I1 => r_miss_fifo_almost_full,
      I2 => r_miss_refresh,
      I3 => \^r_miss_fifo_len_reg[3]_0\,
      O => \Use_FPGA_Flag_Miss.Full_Inst_i_1_n_0\
    );
\Use_Rd_Ctrl_Pipeline.r_read_fifo_addr[1]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^use_rd_ctrl_pipeline.r_read_fifo_addr_reg[2]_0\,
      I1 => \^use_rd_ctrl_pipeline.r_read_fifo_addr_reg[0]_0\,
      O => \r_next_fifo_addr__7\(1)
    );
\Use_Rd_Ctrl_Pipeline.r_read_fifo_addr[2]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7F403FC0"
    )
        port map (
      I0 => \^use_rd_ctrl_pipeline.r_read_fifo_addr_reg[3]_0\,
      I1 => \^use_rd_ctrl_pipeline.r_read_fifo_addr_reg[2]_0\,
      I2 => \^use_rd_ctrl_pipeline.r_read_fifo_addr_reg[0]_0\,
      I3 => \^r_read_fifo_addr\(0),
      I4 => \^r_read_fifo_addr\(1),
      O => \r_next_fifo_addr__7\(2)
    );
\Use_Rd_Ctrl_Pipeline.r_read_fifo_addr[3]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7F7FC000"
    )
        port map (
      I0 => \^use_rd_ctrl_pipeline.r_read_fifo_addr_reg[3]_0\,
      I1 => \^use_rd_ctrl_pipeline.r_read_fifo_addr_reg[2]_0\,
      I2 => \^use_rd_ctrl_pipeline.r_read_fifo_addr_reg[0]_0\,
      I3 => \^r_read_fifo_addr\(0),
      I4 => \^r_read_fifo_addr\(1),
      O => \r_next_fifo_addr__7\(3)
    );
\Use_Rd_Ctrl_Pipeline.r_read_fifo_addr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ACLK,
      CE => RC_And_Inst5_n_5,
      D => RC_And_Inst5_n_6,
      Q => \^use_rd_ctrl_pipeline.r_read_fifo_addr_reg[0]_0\,
      R => Q
    );
\Use_Rd_Ctrl_Pipeline.r_read_fifo_addr_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ACLK,
      CE => RC_And_Inst5_n_5,
      D => RC_And_Inst5_n_1,
      Q => \^use_rd_ctrl_pipeline.r_read_fifo_addr_reg[2]_0\,
      R => Q
    );
\Use_Rd_Ctrl_Pipeline.r_read_fifo_addr_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ACLK,
      CE => RC_And_Inst5_n_5,
      D => RC_And_Inst5_n_2,
      Q => \^r_read_fifo_addr\(0),
      R => Q
    );
\Use_Rd_Ctrl_Pipeline.r_read_fifo_addr_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ACLK,
      CE => RC_And_Inst5_n_5,
      D => RC_And_Inst5_n_3,
      Q => \^r_read_fifo_addr\(1),
      R => Q
    );
\Use_Rd_Ctrl_Pipeline.ri_hit_reg\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => RC_And_Inst6_n_2,
      D => \ri_fifo_mem_reg[15][Hit][-1111111111]_srl16_n_0\,
      Q => \^use_rd_ctrl_pipeline.r_read_fifo_addr_reg[3]_0\,
      R => Q
    );
\arb_prohibit_quick[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \Use_FPGA_Flag_Hit.Use_Normal_Line.Line_Fit_Inst_n_0\,
      I1 => rd_port_ready_cmb_0,
      I2 => access_piperun,
      O => \arb_prohibit_quick_reg[0]\
    );
\r_hit_fifo_len[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \r_hit_fifo_len_reg__0\(0),
      O => \r_hit_fifo_len[0]_i_1_n_0\
    );
\r_hit_fifo_len[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \r_hit_fifo_len_reg__0\(0),
      I1 => \^r_hit_write_fifo_addr_reg[3]_0\,
      I2 => \r_hit_fifo_len_reg__0\(1),
      O => \r_hit_fifo_len[1]_i_1_n_0\
    );
\r_hit_fifo_len[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"78E1"
    )
        port map (
      I0 => \r_hit_fifo_len_reg__0\(0),
      I1 => \^r_hit_write_fifo_addr_reg[3]_0\,
      I2 => \r_hit_fifo_len_reg__0\(2),
      I3 => \r_hit_fifo_len_reg__0\(1),
      O => \r_hit_fifo_len[2]_i_1_n_0\
    );
\r_hit_fifo_len[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7F80FE01"
    )
        port map (
      I0 => \^r_hit_write_fifo_addr_reg[3]_0\,
      I1 => \r_hit_fifo_len_reg__0\(0),
      I2 => \r_hit_fifo_len_reg__0\(1),
      I3 => \r_hit_fifo_len_reg__0\(3),
      I4 => \r_hit_fifo_len_reg__0\(2),
      O => \r_hit_fifo_len[3]_i_1_n_0\
    );
\r_hit_fifo_len_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ACLK,
      CE => r_hit_refresh,
      D => \r_hit_fifo_len[0]_i_1_n_0\,
      Q => \r_hit_fifo_len_reg__0\(0),
      R => Q
    );
\r_hit_fifo_len_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ACLK,
      CE => r_hit_refresh,
      D => \r_hit_fifo_len[1]_i_1_n_0\,
      Q => \r_hit_fifo_len_reg__0\(1),
      R => Q
    );
\r_hit_fifo_len_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ACLK,
      CE => r_hit_refresh,
      D => \r_hit_fifo_len[2]_i_1_n_0\,
      Q => \r_hit_fifo_len_reg__0\(2),
      R => Q
    );
\r_hit_fifo_len_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ACLK,
      CE => r_hit_refresh,
      D => \r_hit_fifo_len[3]_i_1_n_0\,
      Q => \r_hit_fifo_len_reg__0\(3),
      R => Q
    );
\r_hit_read_fifo_addr[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^use_rd_ctrl_pipeline.r_read_fifo_addr_reg[3]_1\(0),
      O => \r_hit_read_fifo_addr[0]_i_1_n_0\
    );
\r_hit_read_fifo_addr[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^use_rd_ctrl_pipeline.r_read_fifo_addr_reg[3]_1\(1),
      I1 => \^use_rd_ctrl_pipeline.r_read_fifo_addr_reg[3]_1\(0),
      O => \r_hit_read_fifo_addr[1]_i_1_n_0\
    );
\r_hit_read_fifo_addr[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2A6A"
    )
        port map (
      I0 => \^use_rd_ctrl_pipeline.r_read_fifo_addr_reg[3]_1\(2),
      I1 => \^use_rd_ctrl_pipeline.r_read_fifo_addr_reg[3]_1\(1),
      I2 => \^use_rd_ctrl_pipeline.r_read_fifo_addr_reg[3]_1\(0),
      I3 => \^use_rd_ctrl_pipeline.r_read_fifo_addr_reg[3]_1\(3),
      O => \r_hit_read_fifo_addr[2]_i_1_n_0\
    );
\r_hit_read_fifo_addr[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3F80"
    )
        port map (
      I0 => \^use_rd_ctrl_pipeline.r_read_fifo_addr_reg[3]_1\(2),
      I1 => \^use_rd_ctrl_pipeline.r_read_fifo_addr_reg[3]_1\(1),
      I2 => \^use_rd_ctrl_pipeline.r_read_fifo_addr_reg[3]_1\(0),
      I3 => \^use_rd_ctrl_pipeline.r_read_fifo_addr_reg[3]_1\(3),
      O => \r_hit_read_fifo_addr[3]_i_1_n_0\
    );
\r_hit_read_fifo_addr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ACLK,
      CE => \^r_hit_read_fifo_addr_reg[0]_0\,
      D => \r_hit_read_fifo_addr[0]_i_1_n_0\,
      Q => \^use_rd_ctrl_pipeline.r_read_fifo_addr_reg[3]_1\(0),
      R => Q
    );
\r_hit_read_fifo_addr_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ACLK,
      CE => \^r_hit_read_fifo_addr_reg[0]_0\,
      D => \r_hit_read_fifo_addr[1]_i_1_n_0\,
      Q => \^use_rd_ctrl_pipeline.r_read_fifo_addr_reg[3]_1\(1),
      R => Q
    );
\r_hit_read_fifo_addr_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ACLK,
      CE => \^r_hit_read_fifo_addr_reg[0]_0\,
      D => \r_hit_read_fifo_addr[2]_i_1_n_0\,
      Q => \^use_rd_ctrl_pipeline.r_read_fifo_addr_reg[3]_1\(2),
      R => Q
    );
\r_hit_read_fifo_addr_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ACLK,
      CE => \^r_hit_read_fifo_addr_reg[0]_0\,
      D => \r_hit_read_fifo_addr[3]_i_1_n_0\,
      Q => \^use_rd_ctrl_pipeline.r_read_fifo_addr_reg[3]_1\(3),
      R => Q
    );
\r_hit_write_fifo_addr[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => r_hit_write_fifo_addr(0),
      O => \r_hit_write_fifo_addr[0]_i_1_n_0\
    );
\r_hit_write_fifo_addr[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => r_hit_write_fifo_addr(1),
      I1 => r_hit_write_fifo_addr(0),
      O => \r_hit_write_fifo_addr[1]_i_1_n_0\
    );
\r_hit_write_fifo_addr[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2A6A"
    )
        port map (
      I0 => r_hit_write_fifo_addr(2),
      I1 => r_hit_write_fifo_addr(1),
      I2 => r_hit_write_fifo_addr(0),
      I3 => r_hit_write_fifo_addr(3),
      O => \r_hit_write_fifo_addr[2]_i_1_n_0\
    );
\r_hit_write_fifo_addr[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3F80"
    )
        port map (
      I0 => r_hit_write_fifo_addr(2),
      I1 => r_hit_write_fifo_addr(1),
      I2 => r_hit_write_fifo_addr(0),
      I3 => r_hit_write_fifo_addr(3),
      O => \r_hit_write_fifo_addr[3]_i_1_n_0\
    );
\r_hit_write_fifo_addr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ACLK,
      CE => \^r_hit_write_fifo_addr_reg[3]_0\,
      D => \r_hit_write_fifo_addr[0]_i_1_n_0\,
      Q => r_hit_write_fifo_addr(0),
      R => Q
    );
\r_hit_write_fifo_addr_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ACLK,
      CE => \^r_hit_write_fifo_addr_reg[3]_0\,
      D => \r_hit_write_fifo_addr[1]_i_1_n_0\,
      Q => r_hit_write_fifo_addr(1),
      R => Q
    );
\r_hit_write_fifo_addr_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ACLK,
      CE => \^r_hit_write_fifo_addr_reg[3]_0\,
      D => \r_hit_write_fifo_addr[2]_i_1_n_0\,
      Q => r_hit_write_fifo_addr(2),
      R => Q
    );
\r_hit_write_fifo_addr_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ACLK,
      CE => \^r_hit_write_fifo_addr_reg[3]_0\,
      D => \r_hit_write_fifo_addr[3]_i_1_n_0\,
      Q => r_hit_write_fifo_addr(3),
      R => Q
    );
\r_miss_fifo_len[0]_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \r_miss_fifo_len_reg__0\(0),
      O => \r_miss_fifo_len[0]_i_1__0_n_0\
    );
\r_miss_fifo_len[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \r_miss_fifo_len_reg__0\(0),
      I1 => r_miss_push,
      I2 => \r_miss_fifo_len_reg__0\(1),
      O => \r_miss_fifo_len[1]_i_1_n_0\
    );
\r_miss_fifo_len[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"78E1"
    )
        port map (
      I0 => \r_miss_fifo_len_reg__0\(0),
      I1 => r_miss_push,
      I2 => \r_miss_fifo_len_reg__0\(2),
      I3 => \r_miss_fifo_len_reg__0\(1),
      O => \r_miss_fifo_len[2]_i_1_n_0\
    );
\r_miss_fifo_len[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7F80FE01"
    )
        port map (
      I0 => r_miss_push,
      I1 => \r_miss_fifo_len_reg__0\(0),
      I2 => \r_miss_fifo_len_reg__0\(1),
      I3 => \r_miss_fifo_len_reg__0\(3),
      I4 => \r_miss_fifo_len_reg__0\(2),
      O => \r_miss_fifo_len[3]_i_1_n_0\
    );
\r_miss_fifo_len_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ACLK,
      CE => r_miss_refresh,
      D => \r_miss_fifo_len[0]_i_1__0_n_0\,
      Q => \r_miss_fifo_len_reg__0\(0),
      R => Q
    );
\r_miss_fifo_len_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ACLK,
      CE => r_miss_refresh,
      D => \r_miss_fifo_len[1]_i_1_n_0\,
      Q => \r_miss_fifo_len_reg__0\(1),
      R => Q
    );
\r_miss_fifo_len_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ACLK,
      CE => r_miss_refresh,
      D => \r_miss_fifo_len[2]_i_1_n_0\,
      Q => \r_miss_fifo_len_reg__0\(2),
      R => Q
    );
\r_miss_fifo_len_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ACLK,
      CE => r_miss_refresh,
      D => \r_miss_fifo_len[3]_i_1_n_0\,
      Q => \r_miss_fifo_len_reg__0\(3),
      R => Q
    );
\r_miss_read_fifo_addr[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => \^use_rd_ctrl_pipeline.r_read_fifo_addr_reg[3]_0\,
      I1 => r_pop_safe_i,
      I2 => \^r_miss_full_fifo_addr\(0),
      O => \r_miss_read_fifo_addr[0]_i_1_n_0\
    );
\r_miss_read_fifo_addr[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F708"
    )
        port map (
      I0 => \^r_miss_full_fifo_addr\(0),
      I1 => r_pop_safe_i,
      I2 => \^use_rd_ctrl_pipeline.r_read_fifo_addr_reg[3]_0\,
      I3 => \^r_miss_full_fifo_addr\(1),
      O => \r_miss_read_fifo_addr[1]_i_1_n_0\
    );
\r_miss_read_fifo_addr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ACLK,
      CE => '1',
      D => \r_miss_read_fifo_addr[0]_i_1_n_0\,
      Q => \^r_miss_full_fifo_addr\(0),
      R => Q
    );
\r_miss_read_fifo_addr_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ACLK,
      CE => '1',
      D => \r_miss_read_fifo_addr[1]_i_1_n_0\,
      Q => \^r_miss_full_fifo_addr\(1),
      R => Q
    );
\r_miss_write_fifo_addr[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => r_miss_push,
      I1 => r_miss_write_fifo_addr(0),
      O => \r_miss_write_fifo_addr[0]_i_1_n_0\
    );
\r_miss_write_fifo_addr[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => r_miss_write_fifo_addr(0),
      I1 => r_miss_push,
      I2 => r_miss_write_fifo_addr(1),
      O => \r_miss_write_fifo_addr[1]_i_1_n_0\
    );
\r_miss_write_fifo_addr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ACLK,
      CE => '1',
      D => \r_miss_write_fifo_addr[0]_i_1_n_0\,
      Q => r_miss_write_fifo_addr(0),
      R => Q
    );
\r_miss_write_fifo_addr_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ACLK,
      CE => '1',
      D => \r_miss_write_fifo_addr[1]_i_1_n_0\,
      Q => r_miss_write_fifo_addr(1),
      R => Q
    );
\ri_fifo_mem_reg[15][Hit][-1111111111]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => queue_index(0),
      A1 => queue_index(1),
      A2 => queue_index(2),
      A3 => queue_index(3),
      CE => \lookup_read_data_new[0,0][Valid]\,
      CLK => ACLK,
      D => \lookup_read_data_new[0,0][Hit]\,
      Q => \ri_fifo_mem_reg[15][Hit][-1111111111]_srl16_n_0\
    );
\rip_fifo_mem_reg[15][ID][0]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => rip_read_fifo_addr(0),
      A1 => rip_read_fifo_addr(1),
      A2 => rip_read_fifo_addr(2),
      A3 => rip_read_fifo_addr(3),
      CE => FIFO_RIP_Pointer_n_6,
      CLK => ACLK,
      D => S0_AXI_ARID(0),
      Q => \rip_fifo_mem_reg[15][ID][0]_srl16_n_0\
    );
\rip_fifo_mem_reg[15][Last][-1111111111]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => rip_read_fifo_addr(0),
      A1 => rip_read_fifo_addr(1),
      A2 => rip_read_fifo_addr(2),
      A3 => rip_read_fifo_addr(3),
      CE => FIFO_RIP_Pointer_n_6,
      CLK => ACLK,
      D => '1',
      Q => \rip_fifo_mem_reg[15][Last][-1111111111]_srl16_n_0\
    );
\rip_id_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => rip_refresh_reg,
      D => \rip_fifo_mem_reg[15][ID][0]_srl16_n_0\,
      Q => S0_AXI_RID(0),
      R => Q
    );
rip_last_reg: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => rip_refresh_reg,
      D => \rip_fifo_mem_reg[15][Last][-1111111111]_srl16_n_0\,
      Q => rip_last,
      R => Q
    );
rr_fifo_mem_reg_0_15_0_0_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => M0_AXI_RRESP(0),
      I1 => \^r_hit_write_fifo_addr_reg[3]_0\,
      O => new_read_data_resp(0)
    );
rr_fifo_mem_reg_0_15_1_1_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => M0_AXI_RRESP(1),
      I1 => \^r_hit_write_fifo_addr_reg[3]_0\,
      O => new_read_data_resp(1)
    );
rw_fifo_mem_reg_0_15_30_31_i_3: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => r_hit_write_fifo_addr(3),
      I1 => \^r_hit_write_fifo_addr_reg[3]_0\,
      O => r_write_fifo_addr(3)
    );
rw_fifo_mem_reg_0_15_30_31_i_4: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => r_hit_write_fifo_addr(2),
      I1 => \^r_hit_write_fifo_addr_reg[3]_0\,
      O => r_write_fifo_addr(2)
    );
rw_fifo_mem_reg_0_15_30_31_i_5: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => r_hit_write_fifo_addr(1),
      I1 => \^r_hit_write_fifo_addr_reg[3]_0\,
      I2 => r_miss_write_fifo_addr(1),
      O => r_write_fifo_addr(1)
    );
rw_fifo_mem_reg_0_15_30_31_i_6: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => r_hit_write_fifo_addr(0),
      I1 => \^r_hit_write_fifo_addr_reg[3]_0\,
      I2 => r_miss_write_fifo_addr(0),
      O => r_write_fifo_addr(0)
    );
update_read_resize_first_i_4: unisim.vcomponents.LUT3
    generic map(
      INIT => X"0D"
    )
        port map (
      I0 => \lookup_read_data_info[0,0][Valid]\,
      I1 => \^r_hit_write_fifo_addr_reg[3]_1\,
      I2 => \^r_miss_fifo_len_reg[3]_0\,
      O => \update_rd_offset_cnt_reg[0]\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_system_cache_0_0_sc_transaction_ordering is
  port (
    \write_seq_id_reg[6]_0\ : out STD_LOGIC;
    \Use_FPGA.Full_Inst\ : out STD_LOGIC;
    write_data_almost_full : out STD_LOGIC;
    write_data_full : out STD_LOGIC;
    A : out STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_WVALID_I_reg : out STD_LOGIC;
    \Use_FPGA.Full_Inst_0\ : out STD_LOGIC;
    \read_req_ordered_info[0][Kind]\ : out STD_LOGIC;
    \read_req_ordered_info[0][Prot]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \write_req_ordered_info[0][Kind]\ : out STD_LOGIC;
    \write_req_ordered_info[0][Prot]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \write_data_ordered_info[0][Last]\ : out STD_LOGIC;
    \write_seq_id_reg[6]_1\ : out STD_LOGIC;
    pending_write_is_1 : out STD_LOGIC;
    update_done_aw_reg : out STD_LOGIC;
    M_AXI_ARVALID_I : out STD_LOGIC;
    \Use_FPGA.Almost_Full_Inst\ : out STD_LOGIC;
    \out\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \M_AXI_ARLEN_reg[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \M_AXI_ARSIZE_reg[2]\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \M_AXI_AWADDR_reg[31]\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \M_AXI_AWLEN_reg[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \M_AXI_AWSIZE_reg[1]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \M_AXI_WSTRB_reg[3]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \M_AXI_WDATA_reg[31]\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    ACLK : in STD_LOGIC;
    ARESET : in STD_LOGIC;
    M_AXI_AWVALID_I : in STD_LOGIC;
    queue_push : in STD_LOGIC;
    M_AXI_ARVALID_I_reg : in STD_LOGIC;
    queue_push29_out : in STD_LOGIC;
    \Use_FPGA.Full_Inst_1\ : in STD_LOGIC;
    S : in STD_LOGIC;
    \read_req_info[0][Kind]\ : in STD_LOGIC;
    \update_info_reg[Kind]\ : in STD_LOGIC;
    \write_data_info[0][Last]\ : in STD_LOGIC;
    \write_req_info[0][Line_Only]\ : in STD_LOGIC;
    update_need_aw : in STD_LOGIC;
    update_done_aw : in STD_LOGIC;
    \read_req_info[0][Valid]\ : in STD_LOGIC;
    ri_fifo_full : in STD_LOGIC;
    update_done_ar : in STD_LOGIC;
    update_need_ar : in STD_LOGIC;
    \Use_FPGA.Full_Inst_2\ : in STD_LOGIC;
    M0_AXI_AWREADY : in STD_LOGIC;
    M_AXI_AWVALID_I_reg : in STD_LOGIC;
    M_AXI_ARVALID_I_reg_0 : in STD_LOGIC;
    M0_AXI_ARREADY : in STD_LOGIC;
    \Use_FPGA.Full_Inst_3\ : in STD_LOGIC;
    \Use_FPGA.Cnt_Bit_Gen[3].FDS_Inst\ : in STD_LOGIC;
    M_AXI_WVALID_I_reg_0 : in STD_LOGIC;
    M0_AXI_WREADY : in STD_LOGIC;
    \write_data_info[0][Valid]\ : in STD_LOGIC;
    \The_Bit[0].Using_FPGA.Using_Reset.FDS_Inst\ : in STD_LOGIC;
    \in\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \update_info_reg[Len][7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \update_info_reg[Size][2]\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \update_info_reg[Evict]\ : in STD_LOGIC_VECTOR ( 23 downto 0 );
    \update_info_reg[Len][7]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \The_Bit[0].Using_FPGA.Using_Reset.FDS_Inst_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    update_evict_busy_reg : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \Not_Using_XPM.Using_BRAM.Native.Using_B36_Sx.The_BRAMs[3].RAMB36_I1\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_system_cache_0_0_sc_transaction_ordering : entity is "sc_transaction_ordering";
end design_1_system_cache_0_0_sc_transaction_ordering;

architecture STRUCTURE of design_1_system_cache_0_0_sc_transaction_ordering is
  signal \^a\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal ARESET_I : STD_LOGIC;
  signal A_0 : STD_LOGIC;
  signal FIFO_AR_Pointer_n_7 : STD_LOGIC;
  signal FIFO_AW_Pointer_n_10 : STD_LOGIC;
  signal FIFO_AW_Pointer_n_11 : STD_LOGIC;
  signal FIFO_AW_Pointer_n_12 : STD_LOGIC;
  signal FIFO_AW_Pointer_n_13 : STD_LOGIC;
  signal FIFO_AW_Pointer_n_8 : STD_LOGIC;
  signal FIFO_AW_Pointer_n_9 : STD_LOGIC;
  signal \Order_Optimization_4.BE_Block_Or_Inst2_n_1\ : STD_LOGIC;
  signal \Order_Optimization_4.buffer_addr[4]_i_4_n_0\ : STD_LOGIC;
  signal \Order_Optimization_4.buffer_addr[4]_i_6_n_0\ : STD_LOGIC;
  signal \Order_Optimization_4.buffer_addr[4]_i_7_n_0\ : STD_LOGIC;
  signal \Order_Optimization_4.buffer_addr[4]_i_8_n_0\ : STD_LOGIC;
  signal \Order_Optimization_4.buffer_addr[4]_i_9_n_0\ : STD_LOGIC;
  signal \Order_Optimization_4.buffer_addr_reg__0\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \Order_Optimization_4.hist_fifo_mem_reg[31][Line_Only][-1111111111]_srl32_n_0\ : STD_LOGIC;
  signal \Order_Optimization_4.hist_fifo_mem_reg[31][SeqId][0]_srl32_n_0\ : STD_LOGIC;
  signal \Order_Optimization_4.hist_fifo_mem_reg[31][SeqId][1]_srl32_n_0\ : STD_LOGIC;
  signal \Order_Optimization_4.hist_fifo_mem_reg[31][SeqId][2]_srl32_n_0\ : STD_LOGIC;
  signal \Order_Optimization_4.hist_fifo_mem_reg[31][SeqId][3]_srl32_n_0\ : STD_LOGIC;
  signal \Order_Optimization_4.hist_fifo_mem_reg[31][SeqId][4]_srl32_n_0\ : STD_LOGIC;
  signal \Order_Optimization_4.search_count[0]_i_1_n_0\ : STD_LOGIC;
  signal \Order_Optimization_4.search_count_reg__0\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \ar_id_fifo_mem_reg[15][0]_srl16_n_0\ : STD_LOGIC;
  signal \ar_id_fifo_mem_reg[15][1]_srl16_n_0\ : STD_LOGIC;
  signal \ar_id_fifo_mem_reg[15][2]_srl16_n_0\ : STD_LOGIC;
  signal \ar_id_fifo_mem_reg[15][3]_srl16_n_0\ : STD_LOGIC;
  signal \ar_id_fifo_mem_reg[15][4]_srl16_n_0\ : STD_LOGIC;
  signal ar_pop_i : STD_LOGIC;
  signal ar_pop_or_reset : STD_LOGIC;
  signal ar_read_fifo_addr : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal ar_seq_block : STD_LOGIC_VECTOR ( 6 downto 5 );
  signal be_no_block_1to2 : STD_LOGIC;
  signal be_no_block_1to2_part : STD_LOGIC;
  signal be_no_block_1to3 : STD_LOGIC;
  signal be_no_block_1to4 : STD_LOGIC;
  signal lopt : STD_LOGIC;
  signal lopt_1 : STD_LOGIC;
  signal lopt_10 : STD_LOGIC;
  signal lopt_11 : STD_LOGIC;
  signal lopt_12 : STD_LOGIC;
  signal lopt_13 : STD_LOGIC;
  signal lopt_14 : STD_LOGIC;
  signal lopt_15 : STD_LOGIC;
  signal lopt_16 : STD_LOGIC;
  signal lopt_17 : STD_LOGIC;
  signal lopt_18 : STD_LOGIC;
  signal lopt_19 : STD_LOGIC;
  signal lopt_2 : STD_LOGIC;
  signal lopt_20 : STD_LOGIC;
  signal lopt_3 : STD_LOGIC;
  signal lopt_4 : STD_LOGIC;
  signal lopt_5 : STD_LOGIC;
  signal lopt_6 : STD_LOGIC;
  signal lopt_7 : STD_LOGIC;
  signal lopt_8 : STD_LOGIC;
  signal lopt_9 : STD_LOGIC;
  signal need_to_stall_write_i_2_n_0 : STD_LOGIC;
  signal no_write_blocking_read : STD_LOGIC;
  signal \^out\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal p_0_in : STD_LOGIC_VECTOR ( 4 downto 1 );
  signal p_20_out : STD_LOGIC;
  signal \pending_write[0]_i_1_n_0\ : STD_LOGIC;
  signal \^pending_write_is_1\ : STD_LOGIC;
  signal pending_write_is_1_i_3_n_0 : STD_LOGIC;
  signal \pending_write_reg__0\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal plusOp : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \plusOp__0\ : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal protected_read_addr : STD_LOGIC_VECTOR ( 31 downto 6 );
  signal protected_read_hit_high_n : STD_LOGIC;
  signal protected_read_hit_n : STD_LOGIC;
  signal protected_read_hit_other_n : STD_LOGIC;
  signal protected_seq_block : STD_LOGIC_VECTOR ( 6 downto 5 );
  signal queue_empty : STD_LOGIC;
  signal queue_index : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal queue_push26_out : STD_LOGIC;
  signal \read_req_ordered_info[0][Valid]\ : STD_LOGIC;
  signal w_read_fifo_addr : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \write_seq_id[6]_i_2_n_0\ : STD_LOGIC;
  signal \^write_seq_id_reg[6]_1\ : STD_LOGIC;
  signal \write_seq_id_reg__0\ : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal \NLW_Order_Optimization_4.hist_fifo_mem_reg[31][Addr][10]_srl32_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Order_Optimization_4.hist_fifo_mem_reg[31][Addr][11]_srl32_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Order_Optimization_4.hist_fifo_mem_reg[31][Addr][12]_srl32_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Order_Optimization_4.hist_fifo_mem_reg[31][Addr][13]_srl32_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Order_Optimization_4.hist_fifo_mem_reg[31][Addr][14]_srl32_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Order_Optimization_4.hist_fifo_mem_reg[31][Addr][15]_srl32_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Order_Optimization_4.hist_fifo_mem_reg[31][Addr][16]_srl32_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Order_Optimization_4.hist_fifo_mem_reg[31][Addr][17]_srl32_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Order_Optimization_4.hist_fifo_mem_reg[31][Addr][18]_srl32_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Order_Optimization_4.hist_fifo_mem_reg[31][Addr][19]_srl32_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Order_Optimization_4.hist_fifo_mem_reg[31][Addr][20]_srl32_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Order_Optimization_4.hist_fifo_mem_reg[31][Addr][21]_srl32_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Order_Optimization_4.hist_fifo_mem_reg[31][Addr][22]_srl32_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Order_Optimization_4.hist_fifo_mem_reg[31][Addr][23]_srl32_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Order_Optimization_4.hist_fifo_mem_reg[31][Addr][24]_srl32_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Order_Optimization_4.hist_fifo_mem_reg[31][Addr][25]_srl32_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Order_Optimization_4.hist_fifo_mem_reg[31][Addr][26]_srl32_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Order_Optimization_4.hist_fifo_mem_reg[31][Addr][27]_srl32_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Order_Optimization_4.hist_fifo_mem_reg[31][Addr][28]_srl32_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Order_Optimization_4.hist_fifo_mem_reg[31][Addr][29]_srl32_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Order_Optimization_4.hist_fifo_mem_reg[31][Addr][30]_srl32_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Order_Optimization_4.hist_fifo_mem_reg[31][Addr][31]_srl32_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Order_Optimization_4.hist_fifo_mem_reg[31][Addr][6]_srl32_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Order_Optimization_4.hist_fifo_mem_reg[31][Addr][7]_srl32_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Order_Optimization_4.hist_fifo_mem_reg[31][Addr][8]_srl32_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Order_Optimization_4.hist_fifo_mem_reg[31][Addr][9]_srl32_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Order_Optimization_4.hist_fifo_mem_reg[31][Line_Only][-1111111111]_srl32_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Order_Optimization_4.hist_fifo_mem_reg[31][SeqId][0]_srl32_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Order_Optimization_4.hist_fifo_mem_reg[31][SeqId][1]_srl32_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Order_Optimization_4.hist_fifo_mem_reg[31][SeqId][2]_srl32_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Order_Optimization_4.hist_fifo_mem_reg[31][SeqId][3]_srl32_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Order_Optimization_4.hist_fifo_mem_reg[31][SeqId][4]_srl32_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Order_Optimization_4.hist_fifo_mem_reg[31][SeqId][5]_srl32_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Order_Optimization_4.hist_fifo_mem_reg[31][SeqId][6]_srl32_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_w_fifo_mem_reg[31][BE][0]_srl32_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_w_fifo_mem_reg[31][BE][1]_srl32_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_w_fifo_mem_reg[31][BE][2]_srl32_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_w_fifo_mem_reg[31][BE][3]_srl32_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_w_fifo_mem_reg[31][Data][0]_srl32_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_w_fifo_mem_reg[31][Data][10]_srl32_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_w_fifo_mem_reg[31][Data][11]_srl32_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_w_fifo_mem_reg[31][Data][12]_srl32_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_w_fifo_mem_reg[31][Data][13]_srl32_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_w_fifo_mem_reg[31][Data][14]_srl32_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_w_fifo_mem_reg[31][Data][15]_srl32_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_w_fifo_mem_reg[31][Data][16]_srl32_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_w_fifo_mem_reg[31][Data][17]_srl32_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_w_fifo_mem_reg[31][Data][18]_srl32_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_w_fifo_mem_reg[31][Data][19]_srl32_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_w_fifo_mem_reg[31][Data][1]_srl32_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_w_fifo_mem_reg[31][Data][20]_srl32_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_w_fifo_mem_reg[31][Data][21]_srl32_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_w_fifo_mem_reg[31][Data][22]_srl32_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_w_fifo_mem_reg[31][Data][23]_srl32_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_w_fifo_mem_reg[31][Data][24]_srl32_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_w_fifo_mem_reg[31][Data][25]_srl32_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_w_fifo_mem_reg[31][Data][26]_srl32_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_w_fifo_mem_reg[31][Data][27]_srl32_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_w_fifo_mem_reg[31][Data][28]_srl32_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_w_fifo_mem_reg[31][Data][29]_srl32_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_w_fifo_mem_reg[31][Data][2]_srl32_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_w_fifo_mem_reg[31][Data][30]_srl32_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_w_fifo_mem_reg[31][Data][31]_srl32_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_w_fifo_mem_reg[31][Data][3]_srl32_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_w_fifo_mem_reg[31][Data][4]_srl32_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_w_fifo_mem_reg[31][Data][5]_srl32_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_w_fifo_mem_reg[31][Data][6]_srl32_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_w_fifo_mem_reg[31][Data][7]_srl32_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_w_fifo_mem_reg[31][Data][8]_srl32_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_w_fifo_mem_reg[31][Data][9]_srl32_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_w_fifo_mem_reg[31][Last][-1111111111]_srl32_Q31_UNCONNECTED\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \Order_Optimization_4.buffer_addr[1]_i_1\ : label is "soft_lutpair16";
  attribute SOFT_HLUTNM of \Order_Optimization_4.buffer_addr[2]_i_1\ : label is "soft_lutpair16";
  attribute SOFT_HLUTNM of \Order_Optimization_4.buffer_addr[3]_i_1\ : label is "soft_lutpair12";
  attribute SOFT_HLUTNM of \Order_Optimization_4.buffer_addr[4]_i_2\ : label is "soft_lutpair12";
  attribute SOFT_HLUTNM of \Order_Optimization_4.buffer_addr[4]_i_4\ : label is "soft_lutpair11";
  attribute srl_bus_name : string;
  attribute srl_bus_name of \Order_Optimization_4.hist_fifo_mem_reg[31][Addr][10]_srl32\ : label is "U0/\BE/CB/Gen_Master_Ports[0].TransOrd/Order_Optimization_4.hist_fifo_mem_reg[31][Addr] ";
  attribute srl_name : string;
  attribute srl_name of \Order_Optimization_4.hist_fifo_mem_reg[31][Addr][10]_srl32\ : label is "U0/\BE/CB/Gen_Master_Ports[0].TransOrd/Order_Optimization_4.hist_fifo_mem_reg[31][Addr][10]_srl32 ";
  attribute srl_bus_name of \Order_Optimization_4.hist_fifo_mem_reg[31][Addr][11]_srl32\ : label is "U0/\BE/CB/Gen_Master_Ports[0].TransOrd/Order_Optimization_4.hist_fifo_mem_reg[31][Addr] ";
  attribute srl_name of \Order_Optimization_4.hist_fifo_mem_reg[31][Addr][11]_srl32\ : label is "U0/\BE/CB/Gen_Master_Ports[0].TransOrd/Order_Optimization_4.hist_fifo_mem_reg[31][Addr][11]_srl32 ";
  attribute srl_bus_name of \Order_Optimization_4.hist_fifo_mem_reg[31][Addr][12]_srl32\ : label is "U0/\BE/CB/Gen_Master_Ports[0].TransOrd/Order_Optimization_4.hist_fifo_mem_reg[31][Addr] ";
  attribute srl_name of \Order_Optimization_4.hist_fifo_mem_reg[31][Addr][12]_srl32\ : label is "U0/\BE/CB/Gen_Master_Ports[0].TransOrd/Order_Optimization_4.hist_fifo_mem_reg[31][Addr][12]_srl32 ";
  attribute srl_bus_name of \Order_Optimization_4.hist_fifo_mem_reg[31][Addr][13]_srl32\ : label is "U0/\BE/CB/Gen_Master_Ports[0].TransOrd/Order_Optimization_4.hist_fifo_mem_reg[31][Addr] ";
  attribute srl_name of \Order_Optimization_4.hist_fifo_mem_reg[31][Addr][13]_srl32\ : label is "U0/\BE/CB/Gen_Master_Ports[0].TransOrd/Order_Optimization_4.hist_fifo_mem_reg[31][Addr][13]_srl32 ";
  attribute srl_bus_name of \Order_Optimization_4.hist_fifo_mem_reg[31][Addr][14]_srl32\ : label is "U0/\BE/CB/Gen_Master_Ports[0].TransOrd/Order_Optimization_4.hist_fifo_mem_reg[31][Addr] ";
  attribute srl_name of \Order_Optimization_4.hist_fifo_mem_reg[31][Addr][14]_srl32\ : label is "U0/\BE/CB/Gen_Master_Ports[0].TransOrd/Order_Optimization_4.hist_fifo_mem_reg[31][Addr][14]_srl32 ";
  attribute srl_bus_name of \Order_Optimization_4.hist_fifo_mem_reg[31][Addr][15]_srl32\ : label is "U0/\BE/CB/Gen_Master_Ports[0].TransOrd/Order_Optimization_4.hist_fifo_mem_reg[31][Addr] ";
  attribute srl_name of \Order_Optimization_4.hist_fifo_mem_reg[31][Addr][15]_srl32\ : label is "U0/\BE/CB/Gen_Master_Ports[0].TransOrd/Order_Optimization_4.hist_fifo_mem_reg[31][Addr][15]_srl32 ";
  attribute srl_bus_name of \Order_Optimization_4.hist_fifo_mem_reg[31][Addr][16]_srl32\ : label is "U0/\BE/CB/Gen_Master_Ports[0].TransOrd/Order_Optimization_4.hist_fifo_mem_reg[31][Addr] ";
  attribute srl_name of \Order_Optimization_4.hist_fifo_mem_reg[31][Addr][16]_srl32\ : label is "U0/\BE/CB/Gen_Master_Ports[0].TransOrd/Order_Optimization_4.hist_fifo_mem_reg[31][Addr][16]_srl32 ";
  attribute srl_bus_name of \Order_Optimization_4.hist_fifo_mem_reg[31][Addr][17]_srl32\ : label is "U0/\BE/CB/Gen_Master_Ports[0].TransOrd/Order_Optimization_4.hist_fifo_mem_reg[31][Addr] ";
  attribute srl_name of \Order_Optimization_4.hist_fifo_mem_reg[31][Addr][17]_srl32\ : label is "U0/\BE/CB/Gen_Master_Ports[0].TransOrd/Order_Optimization_4.hist_fifo_mem_reg[31][Addr][17]_srl32 ";
  attribute srl_bus_name of \Order_Optimization_4.hist_fifo_mem_reg[31][Addr][18]_srl32\ : label is "U0/\BE/CB/Gen_Master_Ports[0].TransOrd/Order_Optimization_4.hist_fifo_mem_reg[31][Addr] ";
  attribute srl_name of \Order_Optimization_4.hist_fifo_mem_reg[31][Addr][18]_srl32\ : label is "U0/\BE/CB/Gen_Master_Ports[0].TransOrd/Order_Optimization_4.hist_fifo_mem_reg[31][Addr][18]_srl32 ";
  attribute srl_bus_name of \Order_Optimization_4.hist_fifo_mem_reg[31][Addr][19]_srl32\ : label is "U0/\BE/CB/Gen_Master_Ports[0].TransOrd/Order_Optimization_4.hist_fifo_mem_reg[31][Addr] ";
  attribute srl_name of \Order_Optimization_4.hist_fifo_mem_reg[31][Addr][19]_srl32\ : label is "U0/\BE/CB/Gen_Master_Ports[0].TransOrd/Order_Optimization_4.hist_fifo_mem_reg[31][Addr][19]_srl32 ";
  attribute srl_bus_name of \Order_Optimization_4.hist_fifo_mem_reg[31][Addr][20]_srl32\ : label is "U0/\BE/CB/Gen_Master_Ports[0].TransOrd/Order_Optimization_4.hist_fifo_mem_reg[31][Addr] ";
  attribute srl_name of \Order_Optimization_4.hist_fifo_mem_reg[31][Addr][20]_srl32\ : label is "U0/\BE/CB/Gen_Master_Ports[0].TransOrd/Order_Optimization_4.hist_fifo_mem_reg[31][Addr][20]_srl32 ";
  attribute srl_bus_name of \Order_Optimization_4.hist_fifo_mem_reg[31][Addr][21]_srl32\ : label is "U0/\BE/CB/Gen_Master_Ports[0].TransOrd/Order_Optimization_4.hist_fifo_mem_reg[31][Addr] ";
  attribute srl_name of \Order_Optimization_4.hist_fifo_mem_reg[31][Addr][21]_srl32\ : label is "U0/\BE/CB/Gen_Master_Ports[0].TransOrd/Order_Optimization_4.hist_fifo_mem_reg[31][Addr][21]_srl32 ";
  attribute srl_bus_name of \Order_Optimization_4.hist_fifo_mem_reg[31][Addr][22]_srl32\ : label is "U0/\BE/CB/Gen_Master_Ports[0].TransOrd/Order_Optimization_4.hist_fifo_mem_reg[31][Addr] ";
  attribute srl_name of \Order_Optimization_4.hist_fifo_mem_reg[31][Addr][22]_srl32\ : label is "U0/\BE/CB/Gen_Master_Ports[0].TransOrd/Order_Optimization_4.hist_fifo_mem_reg[31][Addr][22]_srl32 ";
  attribute srl_bus_name of \Order_Optimization_4.hist_fifo_mem_reg[31][Addr][23]_srl32\ : label is "U0/\BE/CB/Gen_Master_Ports[0].TransOrd/Order_Optimization_4.hist_fifo_mem_reg[31][Addr] ";
  attribute srl_name of \Order_Optimization_4.hist_fifo_mem_reg[31][Addr][23]_srl32\ : label is "U0/\BE/CB/Gen_Master_Ports[0].TransOrd/Order_Optimization_4.hist_fifo_mem_reg[31][Addr][23]_srl32 ";
  attribute srl_bus_name of \Order_Optimization_4.hist_fifo_mem_reg[31][Addr][24]_srl32\ : label is "U0/\BE/CB/Gen_Master_Ports[0].TransOrd/Order_Optimization_4.hist_fifo_mem_reg[31][Addr] ";
  attribute srl_name of \Order_Optimization_4.hist_fifo_mem_reg[31][Addr][24]_srl32\ : label is "U0/\BE/CB/Gen_Master_Ports[0].TransOrd/Order_Optimization_4.hist_fifo_mem_reg[31][Addr][24]_srl32 ";
  attribute srl_bus_name of \Order_Optimization_4.hist_fifo_mem_reg[31][Addr][25]_srl32\ : label is "U0/\BE/CB/Gen_Master_Ports[0].TransOrd/Order_Optimization_4.hist_fifo_mem_reg[31][Addr] ";
  attribute srl_name of \Order_Optimization_4.hist_fifo_mem_reg[31][Addr][25]_srl32\ : label is "U0/\BE/CB/Gen_Master_Ports[0].TransOrd/Order_Optimization_4.hist_fifo_mem_reg[31][Addr][25]_srl32 ";
  attribute srl_bus_name of \Order_Optimization_4.hist_fifo_mem_reg[31][Addr][26]_srl32\ : label is "U0/\BE/CB/Gen_Master_Ports[0].TransOrd/Order_Optimization_4.hist_fifo_mem_reg[31][Addr] ";
  attribute srl_name of \Order_Optimization_4.hist_fifo_mem_reg[31][Addr][26]_srl32\ : label is "U0/\BE/CB/Gen_Master_Ports[0].TransOrd/Order_Optimization_4.hist_fifo_mem_reg[31][Addr][26]_srl32 ";
  attribute srl_bus_name of \Order_Optimization_4.hist_fifo_mem_reg[31][Addr][27]_srl32\ : label is "U0/\BE/CB/Gen_Master_Ports[0].TransOrd/Order_Optimization_4.hist_fifo_mem_reg[31][Addr] ";
  attribute srl_name of \Order_Optimization_4.hist_fifo_mem_reg[31][Addr][27]_srl32\ : label is "U0/\BE/CB/Gen_Master_Ports[0].TransOrd/Order_Optimization_4.hist_fifo_mem_reg[31][Addr][27]_srl32 ";
  attribute srl_bus_name of \Order_Optimization_4.hist_fifo_mem_reg[31][Addr][28]_srl32\ : label is "U0/\BE/CB/Gen_Master_Ports[0].TransOrd/Order_Optimization_4.hist_fifo_mem_reg[31][Addr] ";
  attribute srl_name of \Order_Optimization_4.hist_fifo_mem_reg[31][Addr][28]_srl32\ : label is "U0/\BE/CB/Gen_Master_Ports[0].TransOrd/Order_Optimization_4.hist_fifo_mem_reg[31][Addr][28]_srl32 ";
  attribute srl_bus_name of \Order_Optimization_4.hist_fifo_mem_reg[31][Addr][29]_srl32\ : label is "U0/\BE/CB/Gen_Master_Ports[0].TransOrd/Order_Optimization_4.hist_fifo_mem_reg[31][Addr] ";
  attribute srl_name of \Order_Optimization_4.hist_fifo_mem_reg[31][Addr][29]_srl32\ : label is "U0/\BE/CB/Gen_Master_Ports[0].TransOrd/Order_Optimization_4.hist_fifo_mem_reg[31][Addr][29]_srl32 ";
  attribute srl_bus_name of \Order_Optimization_4.hist_fifo_mem_reg[31][Addr][30]_srl32\ : label is "U0/\BE/CB/Gen_Master_Ports[0].TransOrd/Order_Optimization_4.hist_fifo_mem_reg[31][Addr] ";
  attribute srl_name of \Order_Optimization_4.hist_fifo_mem_reg[31][Addr][30]_srl32\ : label is "U0/\BE/CB/Gen_Master_Ports[0].TransOrd/Order_Optimization_4.hist_fifo_mem_reg[31][Addr][30]_srl32 ";
  attribute srl_bus_name of \Order_Optimization_4.hist_fifo_mem_reg[31][Addr][31]_srl32\ : label is "U0/\BE/CB/Gen_Master_Ports[0].TransOrd/Order_Optimization_4.hist_fifo_mem_reg[31][Addr] ";
  attribute srl_name of \Order_Optimization_4.hist_fifo_mem_reg[31][Addr][31]_srl32\ : label is "U0/\BE/CB/Gen_Master_Ports[0].TransOrd/Order_Optimization_4.hist_fifo_mem_reg[31][Addr][31]_srl32 ";
  attribute srl_bus_name of \Order_Optimization_4.hist_fifo_mem_reg[31][Addr][6]_srl32\ : label is "U0/\BE/CB/Gen_Master_Ports[0].TransOrd/Order_Optimization_4.hist_fifo_mem_reg[31][Addr] ";
  attribute srl_name of \Order_Optimization_4.hist_fifo_mem_reg[31][Addr][6]_srl32\ : label is "U0/\BE/CB/Gen_Master_Ports[0].TransOrd/Order_Optimization_4.hist_fifo_mem_reg[31][Addr][6]_srl32 ";
  attribute srl_bus_name of \Order_Optimization_4.hist_fifo_mem_reg[31][Addr][7]_srl32\ : label is "U0/\BE/CB/Gen_Master_Ports[0].TransOrd/Order_Optimization_4.hist_fifo_mem_reg[31][Addr] ";
  attribute srl_name of \Order_Optimization_4.hist_fifo_mem_reg[31][Addr][7]_srl32\ : label is "U0/\BE/CB/Gen_Master_Ports[0].TransOrd/Order_Optimization_4.hist_fifo_mem_reg[31][Addr][7]_srl32 ";
  attribute srl_bus_name of \Order_Optimization_4.hist_fifo_mem_reg[31][Addr][8]_srl32\ : label is "U0/\BE/CB/Gen_Master_Ports[0].TransOrd/Order_Optimization_4.hist_fifo_mem_reg[31][Addr] ";
  attribute srl_name of \Order_Optimization_4.hist_fifo_mem_reg[31][Addr][8]_srl32\ : label is "U0/\BE/CB/Gen_Master_Ports[0].TransOrd/Order_Optimization_4.hist_fifo_mem_reg[31][Addr][8]_srl32 ";
  attribute srl_bus_name of \Order_Optimization_4.hist_fifo_mem_reg[31][Addr][9]_srl32\ : label is "U0/\BE/CB/Gen_Master_Ports[0].TransOrd/Order_Optimization_4.hist_fifo_mem_reg[31][Addr] ";
  attribute srl_name of \Order_Optimization_4.hist_fifo_mem_reg[31][Addr][9]_srl32\ : label is "U0/\BE/CB/Gen_Master_Ports[0].TransOrd/Order_Optimization_4.hist_fifo_mem_reg[31][Addr][9]_srl32 ";
  attribute srl_bus_name of \Order_Optimization_4.hist_fifo_mem_reg[31][Line_Only][-1111111111]_srl32\ : label is "U0/\BE/CB/Gen_Master_Ports[0].TransOrd/Order_Optimization_4.hist_fifo_mem_reg[31][Line_Only] ";
  attribute srl_name of \Order_Optimization_4.hist_fifo_mem_reg[31][Line_Only][-1111111111]_srl32\ : label is "U0/\BE/CB/Gen_Master_Ports[0].TransOrd/Order_Optimization_4.hist_fifo_mem_reg[31][Line_Only][-1111111111]_srl32 ";
  attribute srl_bus_name of \Order_Optimization_4.hist_fifo_mem_reg[31][SeqId][0]_srl32\ : label is "U0/\BE/CB/Gen_Master_Ports[0].TransOrd/Order_Optimization_4.hist_fifo_mem_reg[31][SeqId] ";
  attribute srl_name of \Order_Optimization_4.hist_fifo_mem_reg[31][SeqId][0]_srl32\ : label is "U0/\BE/CB/Gen_Master_Ports[0].TransOrd/Order_Optimization_4.hist_fifo_mem_reg[31][SeqId][0]_srl32 ";
  attribute srl_bus_name of \Order_Optimization_4.hist_fifo_mem_reg[31][SeqId][1]_srl32\ : label is "U0/\BE/CB/Gen_Master_Ports[0].TransOrd/Order_Optimization_4.hist_fifo_mem_reg[31][SeqId] ";
  attribute srl_name of \Order_Optimization_4.hist_fifo_mem_reg[31][SeqId][1]_srl32\ : label is "U0/\BE/CB/Gen_Master_Ports[0].TransOrd/Order_Optimization_4.hist_fifo_mem_reg[31][SeqId][1]_srl32 ";
  attribute srl_bus_name of \Order_Optimization_4.hist_fifo_mem_reg[31][SeqId][2]_srl32\ : label is "U0/\BE/CB/Gen_Master_Ports[0].TransOrd/Order_Optimization_4.hist_fifo_mem_reg[31][SeqId] ";
  attribute srl_name of \Order_Optimization_4.hist_fifo_mem_reg[31][SeqId][2]_srl32\ : label is "U0/\BE/CB/Gen_Master_Ports[0].TransOrd/Order_Optimization_4.hist_fifo_mem_reg[31][SeqId][2]_srl32 ";
  attribute srl_bus_name of \Order_Optimization_4.hist_fifo_mem_reg[31][SeqId][3]_srl32\ : label is "U0/\BE/CB/Gen_Master_Ports[0].TransOrd/Order_Optimization_4.hist_fifo_mem_reg[31][SeqId] ";
  attribute srl_name of \Order_Optimization_4.hist_fifo_mem_reg[31][SeqId][3]_srl32\ : label is "U0/\BE/CB/Gen_Master_Ports[0].TransOrd/Order_Optimization_4.hist_fifo_mem_reg[31][SeqId][3]_srl32 ";
  attribute srl_bus_name of \Order_Optimization_4.hist_fifo_mem_reg[31][SeqId][4]_srl32\ : label is "U0/\BE/CB/Gen_Master_Ports[0].TransOrd/Order_Optimization_4.hist_fifo_mem_reg[31][SeqId] ";
  attribute srl_name of \Order_Optimization_4.hist_fifo_mem_reg[31][SeqId][4]_srl32\ : label is "U0/\BE/CB/Gen_Master_Ports[0].TransOrd/Order_Optimization_4.hist_fifo_mem_reg[31][SeqId][4]_srl32 ";
  attribute srl_bus_name of \Order_Optimization_4.hist_fifo_mem_reg[31][SeqId][5]_srl32\ : label is "U0/\BE/CB/Gen_Master_Ports[0].TransOrd/Order_Optimization_4.hist_fifo_mem_reg[31][SeqId] ";
  attribute srl_name of \Order_Optimization_4.hist_fifo_mem_reg[31][SeqId][5]_srl32\ : label is "U0/\BE/CB/Gen_Master_Ports[0].TransOrd/Order_Optimization_4.hist_fifo_mem_reg[31][SeqId][5]_srl32 ";
  attribute srl_bus_name of \Order_Optimization_4.hist_fifo_mem_reg[31][SeqId][6]_srl32\ : label is "U0/\BE/CB/Gen_Master_Ports[0].TransOrd/Order_Optimization_4.hist_fifo_mem_reg[31][SeqId] ";
  attribute srl_name of \Order_Optimization_4.hist_fifo_mem_reg[31][SeqId][6]_srl32\ : label is "U0/\BE/CB/Gen_Master_Ports[0].TransOrd/Order_Optimization_4.hist_fifo_mem_reg[31][SeqId][6]_srl32 ";
  attribute SOFT_HLUTNM of \Order_Optimization_4.search_count[2]_i_1\ : label is "soft_lutpair15";
  attribute SOFT_HLUTNM of \Order_Optimization_4.search_count[3]_i_1\ : label is "soft_lutpair15";
  attribute SOFT_HLUTNM of \Order_Optimization_4.search_count[4]_i_1\ : label is "soft_lutpair11";
  attribute C_CE_LOW : string;
  attribute C_CE_LOW of Reset_Inst : label is "1'b0";
  attribute C_IS_SET : string;
  attribute C_IS_SET of Reset_Inst : label is "1'b0";
  attribute C_NUM_CE : integer;
  attribute C_NUM_CE of Reset_Inst : label is 1;
  attribute C_TARGET : integer;
  attribute C_TARGET of Reset_Inst : label is 3;
  attribute DONT_TOUCH : boolean;
  attribute DONT_TOUCH of Reset_Inst : label is std.standard.true;
  attribute srl_bus_name of \ar_fifo_mem_reg[15][Addr][0]_srl16\ : label is "U0/\BE/CB/Gen_Master_Ports[0].TransOrd/ar_fifo_mem_reg[15][Addr] ";
  attribute srl_name of \ar_fifo_mem_reg[15][Addr][0]_srl16\ : label is "U0/\BE/CB/Gen_Master_Ports[0].TransOrd/ar_fifo_mem_reg[15][Addr][0]_srl16 ";
  attribute srl_bus_name of \ar_fifo_mem_reg[15][Addr][10]_srl16\ : label is "U0/\BE/CB/Gen_Master_Ports[0].TransOrd/ar_fifo_mem_reg[15][Addr] ";
  attribute srl_name of \ar_fifo_mem_reg[15][Addr][10]_srl16\ : label is "U0/\BE/CB/Gen_Master_Ports[0].TransOrd/ar_fifo_mem_reg[15][Addr][10]_srl16 ";
  attribute srl_bus_name of \ar_fifo_mem_reg[15][Addr][11]_srl16\ : label is "U0/\BE/CB/Gen_Master_Ports[0].TransOrd/ar_fifo_mem_reg[15][Addr] ";
  attribute srl_name of \ar_fifo_mem_reg[15][Addr][11]_srl16\ : label is "U0/\BE/CB/Gen_Master_Ports[0].TransOrd/ar_fifo_mem_reg[15][Addr][11]_srl16 ";
  attribute srl_bus_name of \ar_fifo_mem_reg[15][Addr][12]_srl16\ : label is "U0/\BE/CB/Gen_Master_Ports[0].TransOrd/ar_fifo_mem_reg[15][Addr] ";
  attribute srl_name of \ar_fifo_mem_reg[15][Addr][12]_srl16\ : label is "U0/\BE/CB/Gen_Master_Ports[0].TransOrd/ar_fifo_mem_reg[15][Addr][12]_srl16 ";
  attribute srl_bus_name of \ar_fifo_mem_reg[15][Addr][13]_srl16\ : label is "U0/\BE/CB/Gen_Master_Ports[0].TransOrd/ar_fifo_mem_reg[15][Addr] ";
  attribute srl_name of \ar_fifo_mem_reg[15][Addr][13]_srl16\ : label is "U0/\BE/CB/Gen_Master_Ports[0].TransOrd/ar_fifo_mem_reg[15][Addr][13]_srl16 ";
  attribute srl_bus_name of \ar_fifo_mem_reg[15][Addr][14]_srl16\ : label is "U0/\BE/CB/Gen_Master_Ports[0].TransOrd/ar_fifo_mem_reg[15][Addr] ";
  attribute srl_name of \ar_fifo_mem_reg[15][Addr][14]_srl16\ : label is "U0/\BE/CB/Gen_Master_Ports[0].TransOrd/ar_fifo_mem_reg[15][Addr][14]_srl16 ";
  attribute srl_bus_name of \ar_fifo_mem_reg[15][Addr][15]_srl16\ : label is "U0/\BE/CB/Gen_Master_Ports[0].TransOrd/ar_fifo_mem_reg[15][Addr] ";
  attribute srl_name of \ar_fifo_mem_reg[15][Addr][15]_srl16\ : label is "U0/\BE/CB/Gen_Master_Ports[0].TransOrd/ar_fifo_mem_reg[15][Addr][15]_srl16 ";
  attribute srl_bus_name of \ar_fifo_mem_reg[15][Addr][16]_srl16\ : label is "U0/\BE/CB/Gen_Master_Ports[0].TransOrd/ar_fifo_mem_reg[15][Addr] ";
  attribute srl_name of \ar_fifo_mem_reg[15][Addr][16]_srl16\ : label is "U0/\BE/CB/Gen_Master_Ports[0].TransOrd/ar_fifo_mem_reg[15][Addr][16]_srl16 ";
  attribute srl_bus_name of \ar_fifo_mem_reg[15][Addr][17]_srl16\ : label is "U0/\BE/CB/Gen_Master_Ports[0].TransOrd/ar_fifo_mem_reg[15][Addr] ";
  attribute srl_name of \ar_fifo_mem_reg[15][Addr][17]_srl16\ : label is "U0/\BE/CB/Gen_Master_Ports[0].TransOrd/ar_fifo_mem_reg[15][Addr][17]_srl16 ";
  attribute srl_bus_name of \ar_fifo_mem_reg[15][Addr][18]_srl16\ : label is "U0/\BE/CB/Gen_Master_Ports[0].TransOrd/ar_fifo_mem_reg[15][Addr] ";
  attribute srl_name of \ar_fifo_mem_reg[15][Addr][18]_srl16\ : label is "U0/\BE/CB/Gen_Master_Ports[0].TransOrd/ar_fifo_mem_reg[15][Addr][18]_srl16 ";
  attribute srl_bus_name of \ar_fifo_mem_reg[15][Addr][19]_srl16\ : label is "U0/\BE/CB/Gen_Master_Ports[0].TransOrd/ar_fifo_mem_reg[15][Addr] ";
  attribute srl_name of \ar_fifo_mem_reg[15][Addr][19]_srl16\ : label is "U0/\BE/CB/Gen_Master_Ports[0].TransOrd/ar_fifo_mem_reg[15][Addr][19]_srl16 ";
  attribute srl_bus_name of \ar_fifo_mem_reg[15][Addr][1]_srl16\ : label is "U0/\BE/CB/Gen_Master_Ports[0].TransOrd/ar_fifo_mem_reg[15][Addr] ";
  attribute srl_name of \ar_fifo_mem_reg[15][Addr][1]_srl16\ : label is "U0/\BE/CB/Gen_Master_Ports[0].TransOrd/ar_fifo_mem_reg[15][Addr][1]_srl16 ";
  attribute srl_bus_name of \ar_fifo_mem_reg[15][Addr][20]_srl16\ : label is "U0/\BE/CB/Gen_Master_Ports[0].TransOrd/ar_fifo_mem_reg[15][Addr] ";
  attribute srl_name of \ar_fifo_mem_reg[15][Addr][20]_srl16\ : label is "U0/\BE/CB/Gen_Master_Ports[0].TransOrd/ar_fifo_mem_reg[15][Addr][20]_srl16 ";
  attribute srl_bus_name of \ar_fifo_mem_reg[15][Addr][21]_srl16\ : label is "U0/\BE/CB/Gen_Master_Ports[0].TransOrd/ar_fifo_mem_reg[15][Addr] ";
  attribute srl_name of \ar_fifo_mem_reg[15][Addr][21]_srl16\ : label is "U0/\BE/CB/Gen_Master_Ports[0].TransOrd/ar_fifo_mem_reg[15][Addr][21]_srl16 ";
  attribute srl_bus_name of \ar_fifo_mem_reg[15][Addr][22]_srl16\ : label is "U0/\BE/CB/Gen_Master_Ports[0].TransOrd/ar_fifo_mem_reg[15][Addr] ";
  attribute srl_name of \ar_fifo_mem_reg[15][Addr][22]_srl16\ : label is "U0/\BE/CB/Gen_Master_Ports[0].TransOrd/ar_fifo_mem_reg[15][Addr][22]_srl16 ";
  attribute srl_bus_name of \ar_fifo_mem_reg[15][Addr][23]_srl16\ : label is "U0/\BE/CB/Gen_Master_Ports[0].TransOrd/ar_fifo_mem_reg[15][Addr] ";
  attribute srl_name of \ar_fifo_mem_reg[15][Addr][23]_srl16\ : label is "U0/\BE/CB/Gen_Master_Ports[0].TransOrd/ar_fifo_mem_reg[15][Addr][23]_srl16 ";
  attribute srl_bus_name of \ar_fifo_mem_reg[15][Addr][24]_srl16\ : label is "U0/\BE/CB/Gen_Master_Ports[0].TransOrd/ar_fifo_mem_reg[15][Addr] ";
  attribute srl_name of \ar_fifo_mem_reg[15][Addr][24]_srl16\ : label is "U0/\BE/CB/Gen_Master_Ports[0].TransOrd/ar_fifo_mem_reg[15][Addr][24]_srl16 ";
  attribute srl_bus_name of \ar_fifo_mem_reg[15][Addr][25]_srl16\ : label is "U0/\BE/CB/Gen_Master_Ports[0].TransOrd/ar_fifo_mem_reg[15][Addr] ";
  attribute srl_name of \ar_fifo_mem_reg[15][Addr][25]_srl16\ : label is "U0/\BE/CB/Gen_Master_Ports[0].TransOrd/ar_fifo_mem_reg[15][Addr][25]_srl16 ";
  attribute srl_bus_name of \ar_fifo_mem_reg[15][Addr][26]_srl16\ : label is "U0/\BE/CB/Gen_Master_Ports[0].TransOrd/ar_fifo_mem_reg[15][Addr] ";
  attribute srl_name of \ar_fifo_mem_reg[15][Addr][26]_srl16\ : label is "U0/\BE/CB/Gen_Master_Ports[0].TransOrd/ar_fifo_mem_reg[15][Addr][26]_srl16 ";
  attribute srl_bus_name of \ar_fifo_mem_reg[15][Addr][27]_srl16\ : label is "U0/\BE/CB/Gen_Master_Ports[0].TransOrd/ar_fifo_mem_reg[15][Addr] ";
  attribute srl_name of \ar_fifo_mem_reg[15][Addr][27]_srl16\ : label is "U0/\BE/CB/Gen_Master_Ports[0].TransOrd/ar_fifo_mem_reg[15][Addr][27]_srl16 ";
  attribute srl_bus_name of \ar_fifo_mem_reg[15][Addr][28]_srl16\ : label is "U0/\BE/CB/Gen_Master_Ports[0].TransOrd/ar_fifo_mem_reg[15][Addr] ";
  attribute srl_name of \ar_fifo_mem_reg[15][Addr][28]_srl16\ : label is "U0/\BE/CB/Gen_Master_Ports[0].TransOrd/ar_fifo_mem_reg[15][Addr][28]_srl16 ";
  attribute srl_bus_name of \ar_fifo_mem_reg[15][Addr][29]_srl16\ : label is "U0/\BE/CB/Gen_Master_Ports[0].TransOrd/ar_fifo_mem_reg[15][Addr] ";
  attribute srl_name of \ar_fifo_mem_reg[15][Addr][29]_srl16\ : label is "U0/\BE/CB/Gen_Master_Ports[0].TransOrd/ar_fifo_mem_reg[15][Addr][29]_srl16 ";
  attribute srl_bus_name of \ar_fifo_mem_reg[15][Addr][2]_srl16\ : label is "U0/\BE/CB/Gen_Master_Ports[0].TransOrd/ar_fifo_mem_reg[15][Addr] ";
  attribute srl_name of \ar_fifo_mem_reg[15][Addr][2]_srl16\ : label is "U0/\BE/CB/Gen_Master_Ports[0].TransOrd/ar_fifo_mem_reg[15][Addr][2]_srl16 ";
  attribute srl_bus_name of \ar_fifo_mem_reg[15][Addr][30]_srl16\ : label is "U0/\BE/CB/Gen_Master_Ports[0].TransOrd/ar_fifo_mem_reg[15][Addr] ";
  attribute srl_name of \ar_fifo_mem_reg[15][Addr][30]_srl16\ : label is "U0/\BE/CB/Gen_Master_Ports[0].TransOrd/ar_fifo_mem_reg[15][Addr][30]_srl16 ";
  attribute srl_bus_name of \ar_fifo_mem_reg[15][Addr][31]_srl16\ : label is "U0/\BE/CB/Gen_Master_Ports[0].TransOrd/ar_fifo_mem_reg[15][Addr] ";
  attribute srl_name of \ar_fifo_mem_reg[15][Addr][31]_srl16\ : label is "U0/\BE/CB/Gen_Master_Ports[0].TransOrd/ar_fifo_mem_reg[15][Addr][31]_srl16 ";
  attribute srl_bus_name of \ar_fifo_mem_reg[15][Addr][3]_srl16\ : label is "U0/\BE/CB/Gen_Master_Ports[0].TransOrd/ar_fifo_mem_reg[15][Addr] ";
  attribute srl_name of \ar_fifo_mem_reg[15][Addr][3]_srl16\ : label is "U0/\BE/CB/Gen_Master_Ports[0].TransOrd/ar_fifo_mem_reg[15][Addr][3]_srl16 ";
  attribute srl_bus_name of \ar_fifo_mem_reg[15][Addr][4]_srl16\ : label is "U0/\BE/CB/Gen_Master_Ports[0].TransOrd/ar_fifo_mem_reg[15][Addr] ";
  attribute srl_name of \ar_fifo_mem_reg[15][Addr][4]_srl16\ : label is "U0/\BE/CB/Gen_Master_Ports[0].TransOrd/ar_fifo_mem_reg[15][Addr][4]_srl16 ";
  attribute srl_bus_name of \ar_fifo_mem_reg[15][Addr][5]_srl16\ : label is "U0/\BE/CB/Gen_Master_Ports[0].TransOrd/ar_fifo_mem_reg[15][Addr] ";
  attribute srl_name of \ar_fifo_mem_reg[15][Addr][5]_srl16\ : label is "U0/\BE/CB/Gen_Master_Ports[0].TransOrd/ar_fifo_mem_reg[15][Addr][5]_srl16 ";
  attribute srl_bus_name of \ar_fifo_mem_reg[15][Addr][6]_srl16\ : label is "U0/\BE/CB/Gen_Master_Ports[0].TransOrd/ar_fifo_mem_reg[15][Addr] ";
  attribute srl_name of \ar_fifo_mem_reg[15][Addr][6]_srl16\ : label is "U0/\BE/CB/Gen_Master_Ports[0].TransOrd/ar_fifo_mem_reg[15][Addr][6]_srl16 ";
  attribute srl_bus_name of \ar_fifo_mem_reg[15][Addr][7]_srl16\ : label is "U0/\BE/CB/Gen_Master_Ports[0].TransOrd/ar_fifo_mem_reg[15][Addr] ";
  attribute srl_name of \ar_fifo_mem_reg[15][Addr][7]_srl16\ : label is "U0/\BE/CB/Gen_Master_Ports[0].TransOrd/ar_fifo_mem_reg[15][Addr][7]_srl16 ";
  attribute srl_bus_name of \ar_fifo_mem_reg[15][Addr][8]_srl16\ : label is "U0/\BE/CB/Gen_Master_Ports[0].TransOrd/ar_fifo_mem_reg[15][Addr] ";
  attribute srl_name of \ar_fifo_mem_reg[15][Addr][8]_srl16\ : label is "U0/\BE/CB/Gen_Master_Ports[0].TransOrd/ar_fifo_mem_reg[15][Addr][8]_srl16 ";
  attribute srl_bus_name of \ar_fifo_mem_reg[15][Addr][9]_srl16\ : label is "U0/\BE/CB/Gen_Master_Ports[0].TransOrd/ar_fifo_mem_reg[15][Addr] ";
  attribute srl_name of \ar_fifo_mem_reg[15][Addr][9]_srl16\ : label is "U0/\BE/CB/Gen_Master_Ports[0].TransOrd/ar_fifo_mem_reg[15][Addr][9]_srl16 ";
  attribute srl_bus_name of \ar_fifo_mem_reg[15][Kind][-1111111111]_srl16\ : label is "U0/\BE/CB/Gen_Master_Ports[0].TransOrd/ar_fifo_mem_reg[15][Kind] ";
  attribute srl_name of \ar_fifo_mem_reg[15][Kind][-1111111111]_srl16\ : label is "U0/\BE/CB/Gen_Master_Ports[0].TransOrd/ar_fifo_mem_reg[15][Kind][-1111111111]_srl16 ";
  attribute srl_bus_name of \ar_fifo_mem_reg[15][Len][0]_srl16\ : label is "U0/\BE/CB/Gen_Master_Ports[0].TransOrd/ar_fifo_mem_reg[15][Len] ";
  attribute srl_name of \ar_fifo_mem_reg[15][Len][0]_srl16\ : label is "U0/\BE/CB/Gen_Master_Ports[0].TransOrd/ar_fifo_mem_reg[15][Len][0]_srl16 ";
  attribute srl_bus_name of \ar_fifo_mem_reg[15][Len][1]_srl16\ : label is "U0/\BE/CB/Gen_Master_Ports[0].TransOrd/ar_fifo_mem_reg[15][Len] ";
  attribute srl_name of \ar_fifo_mem_reg[15][Len][1]_srl16\ : label is "U0/\BE/CB/Gen_Master_Ports[0].TransOrd/ar_fifo_mem_reg[15][Len][1]_srl16 ";
  attribute srl_bus_name of \ar_fifo_mem_reg[15][Len][2]_srl16\ : label is "U0/\BE/CB/Gen_Master_Ports[0].TransOrd/ar_fifo_mem_reg[15][Len] ";
  attribute srl_name of \ar_fifo_mem_reg[15][Len][2]_srl16\ : label is "U0/\BE/CB/Gen_Master_Ports[0].TransOrd/ar_fifo_mem_reg[15][Len][2]_srl16 ";
  attribute srl_bus_name of \ar_fifo_mem_reg[15][Len][3]_srl16\ : label is "U0/\BE/CB/Gen_Master_Ports[0].TransOrd/ar_fifo_mem_reg[15][Len] ";
  attribute srl_name of \ar_fifo_mem_reg[15][Len][3]_srl16\ : label is "U0/\BE/CB/Gen_Master_Ports[0].TransOrd/ar_fifo_mem_reg[15][Len][3]_srl16 ";
  attribute srl_bus_name of \ar_fifo_mem_reg[15][Len][4]_srl16\ : label is "U0/\BE/CB/Gen_Master_Ports[0].TransOrd/ar_fifo_mem_reg[15][Len] ";
  attribute srl_name of \ar_fifo_mem_reg[15][Len][4]_srl16\ : label is "U0/\BE/CB/Gen_Master_Ports[0].TransOrd/ar_fifo_mem_reg[15][Len][4]_srl16 ";
  attribute srl_bus_name of \ar_fifo_mem_reg[15][Len][5]_srl16\ : label is "U0/\BE/CB/Gen_Master_Ports[0].TransOrd/ar_fifo_mem_reg[15][Len] ";
  attribute srl_name of \ar_fifo_mem_reg[15][Len][5]_srl16\ : label is "U0/\BE/CB/Gen_Master_Ports[0].TransOrd/ar_fifo_mem_reg[15][Len][5]_srl16 ";
  attribute srl_bus_name of \ar_fifo_mem_reg[15][Len][6]_srl16\ : label is "U0/\BE/CB/Gen_Master_Ports[0].TransOrd/ar_fifo_mem_reg[15][Len] ";
  attribute srl_name of \ar_fifo_mem_reg[15][Len][6]_srl16\ : label is "U0/\BE/CB/Gen_Master_Ports[0].TransOrd/ar_fifo_mem_reg[15][Len][6]_srl16 ";
  attribute srl_bus_name of \ar_fifo_mem_reg[15][Len][7]_srl16\ : label is "U0/\BE/CB/Gen_Master_Ports[0].TransOrd/ar_fifo_mem_reg[15][Len] ";
  attribute srl_name of \ar_fifo_mem_reg[15][Len][7]_srl16\ : label is "U0/\BE/CB/Gen_Master_Ports[0].TransOrd/ar_fifo_mem_reg[15][Len][7]_srl16 ";
  attribute srl_bus_name of \ar_fifo_mem_reg[15][Prot][1]_srl16\ : label is "U0/\BE/CB/Gen_Master_Ports[0].TransOrd/ar_fifo_mem_reg[15][Prot] ";
  attribute srl_name of \ar_fifo_mem_reg[15][Prot][1]_srl16\ : label is "U0/\BE/CB/Gen_Master_Ports[0].TransOrd/ar_fifo_mem_reg[15][Prot][1]_srl16 ";
  attribute srl_bus_name of \ar_fifo_mem_reg[15][Size][0]_srl16\ : label is "U0/\BE/CB/Gen_Master_Ports[0].TransOrd/ar_fifo_mem_reg[15][Size] ";
  attribute srl_name of \ar_fifo_mem_reg[15][Size][0]_srl16\ : label is "U0/\BE/CB/Gen_Master_Ports[0].TransOrd/ar_fifo_mem_reg[15][Size][0]_srl16 ";
  attribute srl_bus_name of \ar_fifo_mem_reg[15][Size][1]_srl16\ : label is "U0/\BE/CB/Gen_Master_Ports[0].TransOrd/ar_fifo_mem_reg[15][Size] ";
  attribute srl_name of \ar_fifo_mem_reg[15][Size][1]_srl16\ : label is "U0/\BE/CB/Gen_Master_Ports[0].TransOrd/ar_fifo_mem_reg[15][Size][1]_srl16 ";
  attribute srl_bus_name of \ar_fifo_mem_reg[15][Size][2]_srl16\ : label is "U0/\BE/CB/Gen_Master_Ports[0].TransOrd/ar_fifo_mem_reg[15][Size] ";
  attribute srl_name of \ar_fifo_mem_reg[15][Size][2]_srl16\ : label is "U0/\BE/CB/Gen_Master_Ports[0].TransOrd/ar_fifo_mem_reg[15][Size][2]_srl16 ";
  attribute srl_bus_name of \ar_id_fifo_mem_reg[15][0]_srl16\ : label is "U0/\BE/CB/Gen_Master_Ports[0].TransOrd/ar_id_fifo_mem_reg[15] ";
  attribute srl_name of \ar_id_fifo_mem_reg[15][0]_srl16\ : label is "U0/\BE/CB/Gen_Master_Ports[0].TransOrd/ar_id_fifo_mem_reg[15][0]_srl16 ";
  attribute srl_bus_name of \ar_id_fifo_mem_reg[15][1]_srl16\ : label is "U0/\BE/CB/Gen_Master_Ports[0].TransOrd/ar_id_fifo_mem_reg[15] ";
  attribute srl_name of \ar_id_fifo_mem_reg[15][1]_srl16\ : label is "U0/\BE/CB/Gen_Master_Ports[0].TransOrd/ar_id_fifo_mem_reg[15][1]_srl16 ";
  attribute srl_bus_name of \ar_id_fifo_mem_reg[15][2]_srl16\ : label is "U0/\BE/CB/Gen_Master_Ports[0].TransOrd/ar_id_fifo_mem_reg[15] ";
  attribute srl_name of \ar_id_fifo_mem_reg[15][2]_srl16\ : label is "U0/\BE/CB/Gen_Master_Ports[0].TransOrd/ar_id_fifo_mem_reg[15][2]_srl16 ";
  attribute srl_bus_name of \ar_id_fifo_mem_reg[15][3]_srl16\ : label is "U0/\BE/CB/Gen_Master_Ports[0].TransOrd/ar_id_fifo_mem_reg[15] ";
  attribute srl_name of \ar_id_fifo_mem_reg[15][3]_srl16\ : label is "U0/\BE/CB/Gen_Master_Ports[0].TransOrd/ar_id_fifo_mem_reg[15][3]_srl16 ";
  attribute srl_bus_name of \ar_id_fifo_mem_reg[15][4]_srl16\ : label is "U0/\BE/CB/Gen_Master_Ports[0].TransOrd/ar_id_fifo_mem_reg[15] ";
  attribute srl_name of \ar_id_fifo_mem_reg[15][4]_srl16\ : label is "U0/\BE/CB/Gen_Master_Ports[0].TransOrd/ar_id_fifo_mem_reg[15][4]_srl16 ";
  attribute srl_bus_name of \ar_id_fifo_mem_reg[15][5]_srl16\ : label is "U0/\BE/CB/Gen_Master_Ports[0].TransOrd/ar_id_fifo_mem_reg[15] ";
  attribute srl_name of \ar_id_fifo_mem_reg[15][5]_srl16\ : label is "U0/\BE/CB/Gen_Master_Ports[0].TransOrd/ar_id_fifo_mem_reg[15][5]_srl16 ";
  attribute srl_bus_name of \ar_id_fifo_mem_reg[15][6]_srl16\ : label is "U0/\BE/CB/Gen_Master_Ports[0].TransOrd/ar_id_fifo_mem_reg[15] ";
  attribute srl_name of \ar_id_fifo_mem_reg[15][6]_srl16\ : label is "U0/\BE/CB/Gen_Master_Ports[0].TransOrd/ar_id_fifo_mem_reg[15][6]_srl16 ";
  attribute srl_bus_name of \aw_fifo_mem_reg[15][Addr][0]_srl16\ : label is "U0/\BE/CB/Gen_Master_Ports[0].TransOrd/aw_fifo_mem_reg[15][Addr] ";
  attribute srl_name of \aw_fifo_mem_reg[15][Addr][0]_srl16\ : label is "U0/\BE/CB/Gen_Master_Ports[0].TransOrd/aw_fifo_mem_reg[15][Addr][0]_srl16 ";
  attribute srl_bus_name of \aw_fifo_mem_reg[15][Addr][10]_srl16\ : label is "U0/\BE/CB/Gen_Master_Ports[0].TransOrd/aw_fifo_mem_reg[15][Addr] ";
  attribute srl_name of \aw_fifo_mem_reg[15][Addr][10]_srl16\ : label is "U0/\BE/CB/Gen_Master_Ports[0].TransOrd/aw_fifo_mem_reg[15][Addr][10]_srl16 ";
  attribute srl_bus_name of \aw_fifo_mem_reg[15][Addr][11]_srl16\ : label is "U0/\BE/CB/Gen_Master_Ports[0].TransOrd/aw_fifo_mem_reg[15][Addr] ";
  attribute srl_name of \aw_fifo_mem_reg[15][Addr][11]_srl16\ : label is "U0/\BE/CB/Gen_Master_Ports[0].TransOrd/aw_fifo_mem_reg[15][Addr][11]_srl16 ";
  attribute srl_bus_name of \aw_fifo_mem_reg[15][Addr][12]_srl16\ : label is "U0/\BE/CB/Gen_Master_Ports[0].TransOrd/aw_fifo_mem_reg[15][Addr] ";
  attribute srl_name of \aw_fifo_mem_reg[15][Addr][12]_srl16\ : label is "U0/\BE/CB/Gen_Master_Ports[0].TransOrd/aw_fifo_mem_reg[15][Addr][12]_srl16 ";
  attribute srl_bus_name of \aw_fifo_mem_reg[15][Addr][13]_srl16\ : label is "U0/\BE/CB/Gen_Master_Ports[0].TransOrd/aw_fifo_mem_reg[15][Addr] ";
  attribute srl_name of \aw_fifo_mem_reg[15][Addr][13]_srl16\ : label is "U0/\BE/CB/Gen_Master_Ports[0].TransOrd/aw_fifo_mem_reg[15][Addr][13]_srl16 ";
  attribute srl_bus_name of \aw_fifo_mem_reg[15][Addr][14]_srl16\ : label is "U0/\BE/CB/Gen_Master_Ports[0].TransOrd/aw_fifo_mem_reg[15][Addr] ";
  attribute srl_name of \aw_fifo_mem_reg[15][Addr][14]_srl16\ : label is "U0/\BE/CB/Gen_Master_Ports[0].TransOrd/aw_fifo_mem_reg[15][Addr][14]_srl16 ";
  attribute srl_bus_name of \aw_fifo_mem_reg[15][Addr][15]_srl16\ : label is "U0/\BE/CB/Gen_Master_Ports[0].TransOrd/aw_fifo_mem_reg[15][Addr] ";
  attribute srl_name of \aw_fifo_mem_reg[15][Addr][15]_srl16\ : label is "U0/\BE/CB/Gen_Master_Ports[0].TransOrd/aw_fifo_mem_reg[15][Addr][15]_srl16 ";
  attribute srl_bus_name of \aw_fifo_mem_reg[15][Addr][16]_srl16\ : label is "U0/\BE/CB/Gen_Master_Ports[0].TransOrd/aw_fifo_mem_reg[15][Addr] ";
  attribute srl_name of \aw_fifo_mem_reg[15][Addr][16]_srl16\ : label is "U0/\BE/CB/Gen_Master_Ports[0].TransOrd/aw_fifo_mem_reg[15][Addr][16]_srl16 ";
  attribute srl_bus_name of \aw_fifo_mem_reg[15][Addr][17]_srl16\ : label is "U0/\BE/CB/Gen_Master_Ports[0].TransOrd/aw_fifo_mem_reg[15][Addr] ";
  attribute srl_name of \aw_fifo_mem_reg[15][Addr][17]_srl16\ : label is "U0/\BE/CB/Gen_Master_Ports[0].TransOrd/aw_fifo_mem_reg[15][Addr][17]_srl16 ";
  attribute srl_bus_name of \aw_fifo_mem_reg[15][Addr][18]_srl16\ : label is "U0/\BE/CB/Gen_Master_Ports[0].TransOrd/aw_fifo_mem_reg[15][Addr] ";
  attribute srl_name of \aw_fifo_mem_reg[15][Addr][18]_srl16\ : label is "U0/\BE/CB/Gen_Master_Ports[0].TransOrd/aw_fifo_mem_reg[15][Addr][18]_srl16 ";
  attribute srl_bus_name of \aw_fifo_mem_reg[15][Addr][19]_srl16\ : label is "U0/\BE/CB/Gen_Master_Ports[0].TransOrd/aw_fifo_mem_reg[15][Addr] ";
  attribute srl_name of \aw_fifo_mem_reg[15][Addr][19]_srl16\ : label is "U0/\BE/CB/Gen_Master_Ports[0].TransOrd/aw_fifo_mem_reg[15][Addr][19]_srl16 ";
  attribute srl_bus_name of \aw_fifo_mem_reg[15][Addr][1]_srl16\ : label is "U0/\BE/CB/Gen_Master_Ports[0].TransOrd/aw_fifo_mem_reg[15][Addr] ";
  attribute srl_name of \aw_fifo_mem_reg[15][Addr][1]_srl16\ : label is "U0/\BE/CB/Gen_Master_Ports[0].TransOrd/aw_fifo_mem_reg[15][Addr][1]_srl16 ";
  attribute srl_bus_name of \aw_fifo_mem_reg[15][Addr][20]_srl16\ : label is "U0/\BE/CB/Gen_Master_Ports[0].TransOrd/aw_fifo_mem_reg[15][Addr] ";
  attribute srl_name of \aw_fifo_mem_reg[15][Addr][20]_srl16\ : label is "U0/\BE/CB/Gen_Master_Ports[0].TransOrd/aw_fifo_mem_reg[15][Addr][20]_srl16 ";
  attribute srl_bus_name of \aw_fifo_mem_reg[15][Addr][21]_srl16\ : label is "U0/\BE/CB/Gen_Master_Ports[0].TransOrd/aw_fifo_mem_reg[15][Addr] ";
  attribute srl_name of \aw_fifo_mem_reg[15][Addr][21]_srl16\ : label is "U0/\BE/CB/Gen_Master_Ports[0].TransOrd/aw_fifo_mem_reg[15][Addr][21]_srl16 ";
  attribute srl_bus_name of \aw_fifo_mem_reg[15][Addr][22]_srl16\ : label is "U0/\BE/CB/Gen_Master_Ports[0].TransOrd/aw_fifo_mem_reg[15][Addr] ";
  attribute srl_name of \aw_fifo_mem_reg[15][Addr][22]_srl16\ : label is "U0/\BE/CB/Gen_Master_Ports[0].TransOrd/aw_fifo_mem_reg[15][Addr][22]_srl16 ";
  attribute srl_bus_name of \aw_fifo_mem_reg[15][Addr][23]_srl16\ : label is "U0/\BE/CB/Gen_Master_Ports[0].TransOrd/aw_fifo_mem_reg[15][Addr] ";
  attribute srl_name of \aw_fifo_mem_reg[15][Addr][23]_srl16\ : label is "U0/\BE/CB/Gen_Master_Ports[0].TransOrd/aw_fifo_mem_reg[15][Addr][23]_srl16 ";
  attribute srl_bus_name of \aw_fifo_mem_reg[15][Addr][24]_srl16\ : label is "U0/\BE/CB/Gen_Master_Ports[0].TransOrd/aw_fifo_mem_reg[15][Addr] ";
  attribute srl_name of \aw_fifo_mem_reg[15][Addr][24]_srl16\ : label is "U0/\BE/CB/Gen_Master_Ports[0].TransOrd/aw_fifo_mem_reg[15][Addr][24]_srl16 ";
  attribute srl_bus_name of \aw_fifo_mem_reg[15][Addr][25]_srl16\ : label is "U0/\BE/CB/Gen_Master_Ports[0].TransOrd/aw_fifo_mem_reg[15][Addr] ";
  attribute srl_name of \aw_fifo_mem_reg[15][Addr][25]_srl16\ : label is "U0/\BE/CB/Gen_Master_Ports[0].TransOrd/aw_fifo_mem_reg[15][Addr][25]_srl16 ";
  attribute srl_bus_name of \aw_fifo_mem_reg[15][Addr][26]_srl16\ : label is "U0/\BE/CB/Gen_Master_Ports[0].TransOrd/aw_fifo_mem_reg[15][Addr] ";
  attribute srl_name of \aw_fifo_mem_reg[15][Addr][26]_srl16\ : label is "U0/\BE/CB/Gen_Master_Ports[0].TransOrd/aw_fifo_mem_reg[15][Addr][26]_srl16 ";
  attribute srl_bus_name of \aw_fifo_mem_reg[15][Addr][27]_srl16\ : label is "U0/\BE/CB/Gen_Master_Ports[0].TransOrd/aw_fifo_mem_reg[15][Addr] ";
  attribute srl_name of \aw_fifo_mem_reg[15][Addr][27]_srl16\ : label is "U0/\BE/CB/Gen_Master_Ports[0].TransOrd/aw_fifo_mem_reg[15][Addr][27]_srl16 ";
  attribute srl_bus_name of \aw_fifo_mem_reg[15][Addr][28]_srl16\ : label is "U0/\BE/CB/Gen_Master_Ports[0].TransOrd/aw_fifo_mem_reg[15][Addr] ";
  attribute srl_name of \aw_fifo_mem_reg[15][Addr][28]_srl16\ : label is "U0/\BE/CB/Gen_Master_Ports[0].TransOrd/aw_fifo_mem_reg[15][Addr][28]_srl16 ";
  attribute srl_bus_name of \aw_fifo_mem_reg[15][Addr][29]_srl16\ : label is "U0/\BE/CB/Gen_Master_Ports[0].TransOrd/aw_fifo_mem_reg[15][Addr] ";
  attribute srl_name of \aw_fifo_mem_reg[15][Addr][29]_srl16\ : label is "U0/\BE/CB/Gen_Master_Ports[0].TransOrd/aw_fifo_mem_reg[15][Addr][29]_srl16 ";
  attribute srl_bus_name of \aw_fifo_mem_reg[15][Addr][2]_srl16\ : label is "U0/\BE/CB/Gen_Master_Ports[0].TransOrd/aw_fifo_mem_reg[15][Addr] ";
  attribute srl_name of \aw_fifo_mem_reg[15][Addr][2]_srl16\ : label is "U0/\BE/CB/Gen_Master_Ports[0].TransOrd/aw_fifo_mem_reg[15][Addr][2]_srl16 ";
  attribute srl_bus_name of \aw_fifo_mem_reg[15][Addr][30]_srl16\ : label is "U0/\BE/CB/Gen_Master_Ports[0].TransOrd/aw_fifo_mem_reg[15][Addr] ";
  attribute srl_name of \aw_fifo_mem_reg[15][Addr][30]_srl16\ : label is "U0/\BE/CB/Gen_Master_Ports[0].TransOrd/aw_fifo_mem_reg[15][Addr][30]_srl16 ";
  attribute srl_bus_name of \aw_fifo_mem_reg[15][Addr][31]_srl16\ : label is "U0/\BE/CB/Gen_Master_Ports[0].TransOrd/aw_fifo_mem_reg[15][Addr] ";
  attribute srl_name of \aw_fifo_mem_reg[15][Addr][31]_srl16\ : label is "U0/\BE/CB/Gen_Master_Ports[0].TransOrd/aw_fifo_mem_reg[15][Addr][31]_srl16 ";
  attribute srl_bus_name of \aw_fifo_mem_reg[15][Addr][3]_srl16\ : label is "U0/\BE/CB/Gen_Master_Ports[0].TransOrd/aw_fifo_mem_reg[15][Addr] ";
  attribute srl_name of \aw_fifo_mem_reg[15][Addr][3]_srl16\ : label is "U0/\BE/CB/Gen_Master_Ports[0].TransOrd/aw_fifo_mem_reg[15][Addr][3]_srl16 ";
  attribute srl_bus_name of \aw_fifo_mem_reg[15][Addr][4]_srl16\ : label is "U0/\BE/CB/Gen_Master_Ports[0].TransOrd/aw_fifo_mem_reg[15][Addr] ";
  attribute srl_name of \aw_fifo_mem_reg[15][Addr][4]_srl16\ : label is "U0/\BE/CB/Gen_Master_Ports[0].TransOrd/aw_fifo_mem_reg[15][Addr][4]_srl16 ";
  attribute srl_bus_name of \aw_fifo_mem_reg[15][Addr][5]_srl16\ : label is "U0/\BE/CB/Gen_Master_Ports[0].TransOrd/aw_fifo_mem_reg[15][Addr] ";
  attribute srl_name of \aw_fifo_mem_reg[15][Addr][5]_srl16\ : label is "U0/\BE/CB/Gen_Master_Ports[0].TransOrd/aw_fifo_mem_reg[15][Addr][5]_srl16 ";
  attribute srl_bus_name of \aw_fifo_mem_reg[15][Addr][6]_srl16\ : label is "U0/\BE/CB/Gen_Master_Ports[0].TransOrd/aw_fifo_mem_reg[15][Addr] ";
  attribute srl_name of \aw_fifo_mem_reg[15][Addr][6]_srl16\ : label is "U0/\BE/CB/Gen_Master_Ports[0].TransOrd/aw_fifo_mem_reg[15][Addr][6]_srl16 ";
  attribute srl_bus_name of \aw_fifo_mem_reg[15][Addr][7]_srl16\ : label is "U0/\BE/CB/Gen_Master_Ports[0].TransOrd/aw_fifo_mem_reg[15][Addr] ";
  attribute srl_name of \aw_fifo_mem_reg[15][Addr][7]_srl16\ : label is "U0/\BE/CB/Gen_Master_Ports[0].TransOrd/aw_fifo_mem_reg[15][Addr][7]_srl16 ";
  attribute srl_bus_name of \aw_fifo_mem_reg[15][Addr][8]_srl16\ : label is "U0/\BE/CB/Gen_Master_Ports[0].TransOrd/aw_fifo_mem_reg[15][Addr] ";
  attribute srl_name of \aw_fifo_mem_reg[15][Addr][8]_srl16\ : label is "U0/\BE/CB/Gen_Master_Ports[0].TransOrd/aw_fifo_mem_reg[15][Addr][8]_srl16 ";
  attribute srl_bus_name of \aw_fifo_mem_reg[15][Addr][9]_srl16\ : label is "U0/\BE/CB/Gen_Master_Ports[0].TransOrd/aw_fifo_mem_reg[15][Addr] ";
  attribute srl_name of \aw_fifo_mem_reg[15][Addr][9]_srl16\ : label is "U0/\BE/CB/Gen_Master_Ports[0].TransOrd/aw_fifo_mem_reg[15][Addr][9]_srl16 ";
  attribute srl_bus_name of \aw_fifo_mem_reg[15][Kind][-1111111111]_srl16\ : label is "U0/\BE/CB/Gen_Master_Ports[0].TransOrd/aw_fifo_mem_reg[15][Kind] ";
  attribute srl_name of \aw_fifo_mem_reg[15][Kind][-1111111111]_srl16\ : label is "U0/\BE/CB/Gen_Master_Ports[0].TransOrd/aw_fifo_mem_reg[15][Kind][-1111111111]_srl16 ";
  attribute srl_bus_name of \aw_fifo_mem_reg[15][Len][0]_srl16\ : label is "U0/\BE/CB/Gen_Master_Ports[0].TransOrd/aw_fifo_mem_reg[15][Len] ";
  attribute srl_name of \aw_fifo_mem_reg[15][Len][0]_srl16\ : label is "U0/\BE/CB/Gen_Master_Ports[0].TransOrd/aw_fifo_mem_reg[15][Len][0]_srl16 ";
  attribute srl_bus_name of \aw_fifo_mem_reg[15][Len][1]_srl16\ : label is "U0/\BE/CB/Gen_Master_Ports[0].TransOrd/aw_fifo_mem_reg[15][Len] ";
  attribute srl_name of \aw_fifo_mem_reg[15][Len][1]_srl16\ : label is "U0/\BE/CB/Gen_Master_Ports[0].TransOrd/aw_fifo_mem_reg[15][Len][1]_srl16 ";
  attribute srl_bus_name of \aw_fifo_mem_reg[15][Len][2]_srl16\ : label is "U0/\BE/CB/Gen_Master_Ports[0].TransOrd/aw_fifo_mem_reg[15][Len] ";
  attribute srl_name of \aw_fifo_mem_reg[15][Len][2]_srl16\ : label is "U0/\BE/CB/Gen_Master_Ports[0].TransOrd/aw_fifo_mem_reg[15][Len][2]_srl16 ";
  attribute srl_bus_name of \aw_fifo_mem_reg[15][Len][3]_srl16\ : label is "U0/\BE/CB/Gen_Master_Ports[0].TransOrd/aw_fifo_mem_reg[15][Len] ";
  attribute srl_name of \aw_fifo_mem_reg[15][Len][3]_srl16\ : label is "U0/\BE/CB/Gen_Master_Ports[0].TransOrd/aw_fifo_mem_reg[15][Len][3]_srl16 ";
  attribute srl_bus_name of \aw_fifo_mem_reg[15][Len][4]_srl16\ : label is "U0/\BE/CB/Gen_Master_Ports[0].TransOrd/aw_fifo_mem_reg[15][Len] ";
  attribute srl_name of \aw_fifo_mem_reg[15][Len][4]_srl16\ : label is "U0/\BE/CB/Gen_Master_Ports[0].TransOrd/aw_fifo_mem_reg[15][Len][4]_srl16 ";
  attribute srl_bus_name of \aw_fifo_mem_reg[15][Len][5]_srl16\ : label is "U0/\BE/CB/Gen_Master_Ports[0].TransOrd/aw_fifo_mem_reg[15][Len] ";
  attribute srl_name of \aw_fifo_mem_reg[15][Len][5]_srl16\ : label is "U0/\BE/CB/Gen_Master_Ports[0].TransOrd/aw_fifo_mem_reg[15][Len][5]_srl16 ";
  attribute srl_bus_name of \aw_fifo_mem_reg[15][Len][6]_srl16\ : label is "U0/\BE/CB/Gen_Master_Ports[0].TransOrd/aw_fifo_mem_reg[15][Len] ";
  attribute srl_name of \aw_fifo_mem_reg[15][Len][6]_srl16\ : label is "U0/\BE/CB/Gen_Master_Ports[0].TransOrd/aw_fifo_mem_reg[15][Len][6]_srl16 ";
  attribute srl_bus_name of \aw_fifo_mem_reg[15][Len][7]_srl16\ : label is "U0/\BE/CB/Gen_Master_Ports[0].TransOrd/aw_fifo_mem_reg[15][Len] ";
  attribute srl_name of \aw_fifo_mem_reg[15][Len][7]_srl16\ : label is "U0/\BE/CB/Gen_Master_Ports[0].TransOrd/aw_fifo_mem_reg[15][Len][7]_srl16 ";
  attribute srl_bus_name of \aw_fifo_mem_reg[15][Prot][1]_srl16\ : label is "U0/\BE/CB/Gen_Master_Ports[0].TransOrd/aw_fifo_mem_reg[15][Prot] ";
  attribute srl_name of \aw_fifo_mem_reg[15][Prot][1]_srl16\ : label is "U0/\BE/CB/Gen_Master_Ports[0].TransOrd/aw_fifo_mem_reg[15][Prot][1]_srl16 ";
  attribute srl_bus_name of \aw_fifo_mem_reg[15][Size][0]_srl16\ : label is "U0/\BE/CB/Gen_Master_Ports[0].TransOrd/aw_fifo_mem_reg[15][Size] ";
  attribute srl_name of \aw_fifo_mem_reg[15][Size][0]_srl16\ : label is "U0/\BE/CB/Gen_Master_Ports[0].TransOrd/aw_fifo_mem_reg[15][Size][0]_srl16 ";
  attribute srl_bus_name of \aw_fifo_mem_reg[15][Size][1]_srl16\ : label is "U0/\BE/CB/Gen_Master_Ports[0].TransOrd/aw_fifo_mem_reg[15][Size] ";
  attribute srl_name of \aw_fifo_mem_reg[15][Size][1]_srl16\ : label is "U0/\BE/CB/Gen_Master_Ports[0].TransOrd/aw_fifo_mem_reg[15][Size][1]_srl16 ";
  attribute SOFT_HLUTNM of need_to_stall_write_i_2 : label is "soft_lutpair13";
  attribute SOFT_HLUTNM of pending_write_is_1_i_3 : label is "soft_lutpair13";
  attribute srl_bus_name of \w_fifo_mem_reg[31][BE][0]_srl32\ : label is "U0/\BE/CB/Gen_Master_Ports[0].TransOrd/w_fifo_mem_reg[31][BE] ";
  attribute srl_name of \w_fifo_mem_reg[31][BE][0]_srl32\ : label is "U0/\BE/CB/Gen_Master_Ports[0].TransOrd/w_fifo_mem_reg[31][BE][0]_srl32 ";
  attribute srl_bus_name of \w_fifo_mem_reg[31][BE][1]_srl32\ : label is "U0/\BE/CB/Gen_Master_Ports[0].TransOrd/w_fifo_mem_reg[31][BE] ";
  attribute srl_name of \w_fifo_mem_reg[31][BE][1]_srl32\ : label is "U0/\BE/CB/Gen_Master_Ports[0].TransOrd/w_fifo_mem_reg[31][BE][1]_srl32 ";
  attribute srl_bus_name of \w_fifo_mem_reg[31][BE][2]_srl32\ : label is "U0/\BE/CB/Gen_Master_Ports[0].TransOrd/w_fifo_mem_reg[31][BE] ";
  attribute srl_name of \w_fifo_mem_reg[31][BE][2]_srl32\ : label is "U0/\BE/CB/Gen_Master_Ports[0].TransOrd/w_fifo_mem_reg[31][BE][2]_srl32 ";
  attribute srl_bus_name of \w_fifo_mem_reg[31][BE][3]_srl32\ : label is "U0/\BE/CB/Gen_Master_Ports[0].TransOrd/w_fifo_mem_reg[31][BE] ";
  attribute srl_name of \w_fifo_mem_reg[31][BE][3]_srl32\ : label is "U0/\BE/CB/Gen_Master_Ports[0].TransOrd/w_fifo_mem_reg[31][BE][3]_srl32 ";
  attribute srl_bus_name of \w_fifo_mem_reg[31][Data][0]_srl32\ : label is "U0/\BE/CB/Gen_Master_Ports[0].TransOrd/w_fifo_mem_reg[31][Data] ";
  attribute srl_name of \w_fifo_mem_reg[31][Data][0]_srl32\ : label is "U0/\BE/CB/Gen_Master_Ports[0].TransOrd/w_fifo_mem_reg[31][Data][0]_srl32 ";
  attribute srl_bus_name of \w_fifo_mem_reg[31][Data][10]_srl32\ : label is "U0/\BE/CB/Gen_Master_Ports[0].TransOrd/w_fifo_mem_reg[31][Data] ";
  attribute srl_name of \w_fifo_mem_reg[31][Data][10]_srl32\ : label is "U0/\BE/CB/Gen_Master_Ports[0].TransOrd/w_fifo_mem_reg[31][Data][10]_srl32 ";
  attribute srl_bus_name of \w_fifo_mem_reg[31][Data][11]_srl32\ : label is "U0/\BE/CB/Gen_Master_Ports[0].TransOrd/w_fifo_mem_reg[31][Data] ";
  attribute srl_name of \w_fifo_mem_reg[31][Data][11]_srl32\ : label is "U0/\BE/CB/Gen_Master_Ports[0].TransOrd/w_fifo_mem_reg[31][Data][11]_srl32 ";
  attribute srl_bus_name of \w_fifo_mem_reg[31][Data][12]_srl32\ : label is "U0/\BE/CB/Gen_Master_Ports[0].TransOrd/w_fifo_mem_reg[31][Data] ";
  attribute srl_name of \w_fifo_mem_reg[31][Data][12]_srl32\ : label is "U0/\BE/CB/Gen_Master_Ports[0].TransOrd/w_fifo_mem_reg[31][Data][12]_srl32 ";
  attribute srl_bus_name of \w_fifo_mem_reg[31][Data][13]_srl32\ : label is "U0/\BE/CB/Gen_Master_Ports[0].TransOrd/w_fifo_mem_reg[31][Data] ";
  attribute srl_name of \w_fifo_mem_reg[31][Data][13]_srl32\ : label is "U0/\BE/CB/Gen_Master_Ports[0].TransOrd/w_fifo_mem_reg[31][Data][13]_srl32 ";
  attribute srl_bus_name of \w_fifo_mem_reg[31][Data][14]_srl32\ : label is "U0/\BE/CB/Gen_Master_Ports[0].TransOrd/w_fifo_mem_reg[31][Data] ";
  attribute srl_name of \w_fifo_mem_reg[31][Data][14]_srl32\ : label is "U0/\BE/CB/Gen_Master_Ports[0].TransOrd/w_fifo_mem_reg[31][Data][14]_srl32 ";
  attribute srl_bus_name of \w_fifo_mem_reg[31][Data][15]_srl32\ : label is "U0/\BE/CB/Gen_Master_Ports[0].TransOrd/w_fifo_mem_reg[31][Data] ";
  attribute srl_name of \w_fifo_mem_reg[31][Data][15]_srl32\ : label is "U0/\BE/CB/Gen_Master_Ports[0].TransOrd/w_fifo_mem_reg[31][Data][15]_srl32 ";
  attribute srl_bus_name of \w_fifo_mem_reg[31][Data][16]_srl32\ : label is "U0/\BE/CB/Gen_Master_Ports[0].TransOrd/w_fifo_mem_reg[31][Data] ";
  attribute srl_name of \w_fifo_mem_reg[31][Data][16]_srl32\ : label is "U0/\BE/CB/Gen_Master_Ports[0].TransOrd/w_fifo_mem_reg[31][Data][16]_srl32 ";
  attribute srl_bus_name of \w_fifo_mem_reg[31][Data][17]_srl32\ : label is "U0/\BE/CB/Gen_Master_Ports[0].TransOrd/w_fifo_mem_reg[31][Data] ";
  attribute srl_name of \w_fifo_mem_reg[31][Data][17]_srl32\ : label is "U0/\BE/CB/Gen_Master_Ports[0].TransOrd/w_fifo_mem_reg[31][Data][17]_srl32 ";
  attribute srl_bus_name of \w_fifo_mem_reg[31][Data][18]_srl32\ : label is "U0/\BE/CB/Gen_Master_Ports[0].TransOrd/w_fifo_mem_reg[31][Data] ";
  attribute srl_name of \w_fifo_mem_reg[31][Data][18]_srl32\ : label is "U0/\BE/CB/Gen_Master_Ports[0].TransOrd/w_fifo_mem_reg[31][Data][18]_srl32 ";
  attribute srl_bus_name of \w_fifo_mem_reg[31][Data][19]_srl32\ : label is "U0/\BE/CB/Gen_Master_Ports[0].TransOrd/w_fifo_mem_reg[31][Data] ";
  attribute srl_name of \w_fifo_mem_reg[31][Data][19]_srl32\ : label is "U0/\BE/CB/Gen_Master_Ports[0].TransOrd/w_fifo_mem_reg[31][Data][19]_srl32 ";
  attribute srl_bus_name of \w_fifo_mem_reg[31][Data][1]_srl32\ : label is "U0/\BE/CB/Gen_Master_Ports[0].TransOrd/w_fifo_mem_reg[31][Data] ";
  attribute srl_name of \w_fifo_mem_reg[31][Data][1]_srl32\ : label is "U0/\BE/CB/Gen_Master_Ports[0].TransOrd/w_fifo_mem_reg[31][Data][1]_srl32 ";
  attribute srl_bus_name of \w_fifo_mem_reg[31][Data][20]_srl32\ : label is "U0/\BE/CB/Gen_Master_Ports[0].TransOrd/w_fifo_mem_reg[31][Data] ";
  attribute srl_name of \w_fifo_mem_reg[31][Data][20]_srl32\ : label is "U0/\BE/CB/Gen_Master_Ports[0].TransOrd/w_fifo_mem_reg[31][Data][20]_srl32 ";
  attribute srl_bus_name of \w_fifo_mem_reg[31][Data][21]_srl32\ : label is "U0/\BE/CB/Gen_Master_Ports[0].TransOrd/w_fifo_mem_reg[31][Data] ";
  attribute srl_name of \w_fifo_mem_reg[31][Data][21]_srl32\ : label is "U0/\BE/CB/Gen_Master_Ports[0].TransOrd/w_fifo_mem_reg[31][Data][21]_srl32 ";
  attribute srl_bus_name of \w_fifo_mem_reg[31][Data][22]_srl32\ : label is "U0/\BE/CB/Gen_Master_Ports[0].TransOrd/w_fifo_mem_reg[31][Data] ";
  attribute srl_name of \w_fifo_mem_reg[31][Data][22]_srl32\ : label is "U0/\BE/CB/Gen_Master_Ports[0].TransOrd/w_fifo_mem_reg[31][Data][22]_srl32 ";
  attribute srl_bus_name of \w_fifo_mem_reg[31][Data][23]_srl32\ : label is "U0/\BE/CB/Gen_Master_Ports[0].TransOrd/w_fifo_mem_reg[31][Data] ";
  attribute srl_name of \w_fifo_mem_reg[31][Data][23]_srl32\ : label is "U0/\BE/CB/Gen_Master_Ports[0].TransOrd/w_fifo_mem_reg[31][Data][23]_srl32 ";
  attribute srl_bus_name of \w_fifo_mem_reg[31][Data][24]_srl32\ : label is "U0/\BE/CB/Gen_Master_Ports[0].TransOrd/w_fifo_mem_reg[31][Data] ";
  attribute srl_name of \w_fifo_mem_reg[31][Data][24]_srl32\ : label is "U0/\BE/CB/Gen_Master_Ports[0].TransOrd/w_fifo_mem_reg[31][Data][24]_srl32 ";
  attribute srl_bus_name of \w_fifo_mem_reg[31][Data][25]_srl32\ : label is "U0/\BE/CB/Gen_Master_Ports[0].TransOrd/w_fifo_mem_reg[31][Data] ";
  attribute srl_name of \w_fifo_mem_reg[31][Data][25]_srl32\ : label is "U0/\BE/CB/Gen_Master_Ports[0].TransOrd/w_fifo_mem_reg[31][Data][25]_srl32 ";
  attribute srl_bus_name of \w_fifo_mem_reg[31][Data][26]_srl32\ : label is "U0/\BE/CB/Gen_Master_Ports[0].TransOrd/w_fifo_mem_reg[31][Data] ";
  attribute srl_name of \w_fifo_mem_reg[31][Data][26]_srl32\ : label is "U0/\BE/CB/Gen_Master_Ports[0].TransOrd/w_fifo_mem_reg[31][Data][26]_srl32 ";
  attribute srl_bus_name of \w_fifo_mem_reg[31][Data][27]_srl32\ : label is "U0/\BE/CB/Gen_Master_Ports[0].TransOrd/w_fifo_mem_reg[31][Data] ";
  attribute srl_name of \w_fifo_mem_reg[31][Data][27]_srl32\ : label is "U0/\BE/CB/Gen_Master_Ports[0].TransOrd/w_fifo_mem_reg[31][Data][27]_srl32 ";
  attribute srl_bus_name of \w_fifo_mem_reg[31][Data][28]_srl32\ : label is "U0/\BE/CB/Gen_Master_Ports[0].TransOrd/w_fifo_mem_reg[31][Data] ";
  attribute srl_name of \w_fifo_mem_reg[31][Data][28]_srl32\ : label is "U0/\BE/CB/Gen_Master_Ports[0].TransOrd/w_fifo_mem_reg[31][Data][28]_srl32 ";
  attribute srl_bus_name of \w_fifo_mem_reg[31][Data][29]_srl32\ : label is "U0/\BE/CB/Gen_Master_Ports[0].TransOrd/w_fifo_mem_reg[31][Data] ";
  attribute srl_name of \w_fifo_mem_reg[31][Data][29]_srl32\ : label is "U0/\BE/CB/Gen_Master_Ports[0].TransOrd/w_fifo_mem_reg[31][Data][29]_srl32 ";
  attribute srl_bus_name of \w_fifo_mem_reg[31][Data][2]_srl32\ : label is "U0/\BE/CB/Gen_Master_Ports[0].TransOrd/w_fifo_mem_reg[31][Data] ";
  attribute srl_name of \w_fifo_mem_reg[31][Data][2]_srl32\ : label is "U0/\BE/CB/Gen_Master_Ports[0].TransOrd/w_fifo_mem_reg[31][Data][2]_srl32 ";
  attribute srl_bus_name of \w_fifo_mem_reg[31][Data][30]_srl32\ : label is "U0/\BE/CB/Gen_Master_Ports[0].TransOrd/w_fifo_mem_reg[31][Data] ";
  attribute srl_name of \w_fifo_mem_reg[31][Data][30]_srl32\ : label is "U0/\BE/CB/Gen_Master_Ports[0].TransOrd/w_fifo_mem_reg[31][Data][30]_srl32 ";
  attribute srl_bus_name of \w_fifo_mem_reg[31][Data][31]_srl32\ : label is "U0/\BE/CB/Gen_Master_Ports[0].TransOrd/w_fifo_mem_reg[31][Data] ";
  attribute srl_name of \w_fifo_mem_reg[31][Data][31]_srl32\ : label is "U0/\BE/CB/Gen_Master_Ports[0].TransOrd/w_fifo_mem_reg[31][Data][31]_srl32 ";
  attribute srl_bus_name of \w_fifo_mem_reg[31][Data][3]_srl32\ : label is "U0/\BE/CB/Gen_Master_Ports[0].TransOrd/w_fifo_mem_reg[31][Data] ";
  attribute srl_name of \w_fifo_mem_reg[31][Data][3]_srl32\ : label is "U0/\BE/CB/Gen_Master_Ports[0].TransOrd/w_fifo_mem_reg[31][Data][3]_srl32 ";
  attribute srl_bus_name of \w_fifo_mem_reg[31][Data][4]_srl32\ : label is "U0/\BE/CB/Gen_Master_Ports[0].TransOrd/w_fifo_mem_reg[31][Data] ";
  attribute srl_name of \w_fifo_mem_reg[31][Data][4]_srl32\ : label is "U0/\BE/CB/Gen_Master_Ports[0].TransOrd/w_fifo_mem_reg[31][Data][4]_srl32 ";
  attribute srl_bus_name of \w_fifo_mem_reg[31][Data][5]_srl32\ : label is "U0/\BE/CB/Gen_Master_Ports[0].TransOrd/w_fifo_mem_reg[31][Data] ";
  attribute srl_name of \w_fifo_mem_reg[31][Data][5]_srl32\ : label is "U0/\BE/CB/Gen_Master_Ports[0].TransOrd/w_fifo_mem_reg[31][Data][5]_srl32 ";
  attribute srl_bus_name of \w_fifo_mem_reg[31][Data][6]_srl32\ : label is "U0/\BE/CB/Gen_Master_Ports[0].TransOrd/w_fifo_mem_reg[31][Data] ";
  attribute srl_name of \w_fifo_mem_reg[31][Data][6]_srl32\ : label is "U0/\BE/CB/Gen_Master_Ports[0].TransOrd/w_fifo_mem_reg[31][Data][6]_srl32 ";
  attribute srl_bus_name of \w_fifo_mem_reg[31][Data][7]_srl32\ : label is "U0/\BE/CB/Gen_Master_Ports[0].TransOrd/w_fifo_mem_reg[31][Data] ";
  attribute srl_name of \w_fifo_mem_reg[31][Data][7]_srl32\ : label is "U0/\BE/CB/Gen_Master_Ports[0].TransOrd/w_fifo_mem_reg[31][Data][7]_srl32 ";
  attribute srl_bus_name of \w_fifo_mem_reg[31][Data][8]_srl32\ : label is "U0/\BE/CB/Gen_Master_Ports[0].TransOrd/w_fifo_mem_reg[31][Data] ";
  attribute srl_name of \w_fifo_mem_reg[31][Data][8]_srl32\ : label is "U0/\BE/CB/Gen_Master_Ports[0].TransOrd/w_fifo_mem_reg[31][Data][8]_srl32 ";
  attribute srl_bus_name of \w_fifo_mem_reg[31][Data][9]_srl32\ : label is "U0/\BE/CB/Gen_Master_Ports[0].TransOrd/w_fifo_mem_reg[31][Data] ";
  attribute srl_name of \w_fifo_mem_reg[31][Data][9]_srl32\ : label is "U0/\BE/CB/Gen_Master_Ports[0].TransOrd/w_fifo_mem_reg[31][Data][9]_srl32 ";
  attribute srl_bus_name of \w_fifo_mem_reg[31][Last][-1111111111]_srl32\ : label is "U0/\BE/CB/Gen_Master_Ports[0].TransOrd/w_fifo_mem_reg[31][Last] ";
  attribute srl_name of \w_fifo_mem_reg[31][Last][-1111111111]_srl32\ : label is "U0/\BE/CB/Gen_Master_Ports[0].TransOrd/w_fifo_mem_reg[31][Last][-1111111111]_srl32 ";
  attribute SOFT_HLUTNM of \write_seq_id[0]_i_1\ : label is "soft_lutpair17";
  attribute SOFT_HLUTNM of \write_seq_id[1]_i_1\ : label is "soft_lutpair17";
  attribute SOFT_HLUTNM of \write_seq_id[2]_i_1\ : label is "soft_lutpair14";
  attribute SOFT_HLUTNM of \write_seq_id[3]_i_1\ : label is "soft_lutpair14";
  attribute SOFT_HLUTNM of \write_seq_id[4]_i_1\ : label is "soft_lutpair10";
  attribute SOFT_HLUTNM of \write_seq_id[6]_i_2\ : label is "soft_lutpair10";
begin
  A(0) <= \^a\(0);
  \out\(31 downto 0) <= \^out\(31 downto 0);
  pending_write_is_1 <= \^pending_write_is_1\;
  \write_seq_id_reg[6]_1\ <= \^write_seq_id_reg[6]_1\;
BE_Valid_And_Inst1: entity work.design_1_system_cache_0_0_carry_and_274
     port map (
      A_0 => A_0,
      M0_AXI_ARREADY => M0_AXI_ARREADY,
      M_AXI_ARVALID_I => M_AXI_ARVALID_I,
      M_AXI_ARVALID_I_reg => M_AXI_ARVALID_I_reg_0,
      lopt => lopt_19,
      lopt_1 => lopt_20,
      lopt_2 => M_AXI_ARVALID_I_reg,
      no_write_blocking_read => no_write_blocking_read,
      \read_req_ordered_info[0][Valid]\ => \read_req_ordered_info[0][Valid]\
    );
BE_Valid_And_Inst2: entity work.design_1_system_cache_0_0_carry_and_275
     port map (
      M_AXI_ARVALID_I_reg => M_AXI_ARVALID_I_reg,
      ar_pop_i => ar_pop_i,
      lopt => lopt_19,
      lopt_1 => lopt_20,
      \read_req_ordered_info[0][Valid]\ => \read_req_ordered_info[0][Valid]\
    );
FIFO_AR_Pointer: entity work.\design_1_system_cache_0_0_sc_srl_fifo_counter__parameterized14\
     port map (
      ACLK => ACLK,
      A_0 => A_0,
      Q(1 downto 0) => \write_seq_id_reg__0\(6 downto 5),
      SR(0) => ARESET_I,
      \Use_FPGA.Full_Inst_0\ => \Use_FPGA.Full_Inst_0\,
      ar_pop_i => ar_pop_i,
      ar_read_fifo_addr(3 downto 0) => ar_read_fifo_addr(3 downto 0),
      need_to_stall_write_reg => FIFO_AR_Pointer_n_7,
      \out\(1 downto 0) => ar_seq_block(6 downto 5),
      queue_empty => queue_empty,
      queue_push29_out => queue_push29_out,
      \read_req_info[0][Valid]\ => \read_req_info[0][Valid]\,
      ri_fifo_full => ri_fifo_full,
      update_done_ar => update_done_ar,
      update_need_ar => update_need_ar
    );
FIFO_AW_Pointer: entity work.\design_1_system_cache_0_0_sc_srl_fifo_counter__parameterized7_276\
     port map (
      ACLK => ACLK,
      D(3) => FIFO_AW_Pointer_n_8,
      D(2) => FIFO_AW_Pointer_n_9,
      D(1) => FIFO_AW_Pointer_n_10,
      D(0) => FIFO_AW_Pointer_n_11,
      M0_AXI_AWREADY => M0_AXI_AWREADY,
      M_AXI_AWVALID_I => M_AXI_AWVALID_I,
      M_AXI_AWVALID_I_reg => M_AXI_AWVALID_I_reg,
      Q => ARESET_I,
      \The_Bit[0].Using_FPGA.Using_Reset.FDS_Inst\ => \The_Bit[0].Using_FPGA.Using_Reset.FDS_Inst\,
      \Use_FPGA.Full_Inst_0\ => \Use_FPGA.Full_Inst\,
      \Use_FPGA.Full_Inst_1\ => \Use_FPGA.Full_Inst_2\,
      need_to_stall_write_reg => FIFO_AW_Pointer_n_12,
      need_to_stall_write_reg_0 => \^write_seq_id_reg[6]_1\,
      pending_write_is_1 => \^pending_write_is_1\,
      pending_write_is_1_reg => FIFO_AW_Pointer_n_13,
      \pending_write_reg[2]\ => need_to_stall_write_i_2_n_0,
      \pending_write_reg[2]_0\ => pending_write_is_1_i_3_n_0,
      \pending_write_reg[4]\(4 downto 0) => \pending_write_reg__0\(4 downto 0),
      queue_index(3 downto 0) => queue_index(3 downto 0),
      queue_push26_out => queue_push26_out,
      update_done_aw => update_done_aw,
      update_done_aw_reg => update_done_aw_reg,
      update_need_aw => update_need_aw,
      \write_seq_id_reg[5]\ => FIFO_AR_Pointer_n_7,
      \write_seq_id_reg[6]\ => \write_seq_id_reg[6]_0\
    );
FIFO_W_Pointer: entity work.\design_1_system_cache_0_0_sc_srl_fifo_counter__parameterized12\
     port map (
      A(4) => w_read_fifo_addr(4),
      A(3) => \^a\(0),
      A(2 downto 0) => w_read_fifo_addr(2 downto 0),
      ACLK => ACLK,
      M0_AXI_WREADY => M0_AXI_WREADY,
      M_AXI_WVALID_I_reg => M_AXI_WVALID_I_reg,
      M_AXI_WVALID_I_reg_0 => M_AXI_WVALID_I_reg_0,
      SR(0) => ARESET_I,
      \Use_FPGA.Almost_Full_Inst_0\ => \Use_FPGA.Almost_Full_Inst\,
      \Use_FPGA.Cnt_Bit_Gen[3].FDS_Inst_0\ => \Use_FPGA.Cnt_Bit_Gen[3].FDS_Inst\,
      \Use_FPGA.Full_Inst_0\ => \Use_FPGA.Full_Inst_3\,
      queue_push => queue_push,
      write_data_almost_full => write_data_almost_full,
      write_data_full => write_data_full,
      \write_data_info[0][Valid]\ => \write_data_info[0][Valid]\
    );
LU_Mem_PR_Latch_Inst1: entity work.design_1_system_cache_0_0_carry_latch_or_277
     port map (
      Q => ARESET_I,
      SR(0) => ar_pop_or_reset,
      ar_pop_i => ar_pop_i
    );
\Order_Optimization_4.BE_Block_Or_Inst1\: entity work.design_1_system_cache_0_0_carry_or_278
     port map (
      Carry_OUT => protected_read_hit_n,
      \Use_FPGA.Full_Inst\ => \Use_FPGA.Full_Inst_1\,
      be_no_block_1to2_part => be_no_block_1to2_part,
      lopt => lopt_6,
      lopt_1 => lopt_7
    );
\Order_Optimization_4.BE_Block_Or_Inst2\: entity work.design_1_system_cache_0_0_carry_or_279
     port map (
      \Order_Optimization_4.search_count_reg[0]\ => \Order_Optimization_4.BE_Block_Or_Inst2_n_1\,
      \Order_Optimization_4.search_count_reg[4]\(4 downto 0) => \Order_Optimization_4.search_count_reg__0\(4 downto 0),
      Q(4 downto 0) => \pending_write_reg__0\(4 downto 0),
      be_no_block_1to2 => be_no_block_1to2,
      be_no_block_1to3 => be_no_block_1to3,
      lopt => lopt_11,
      lopt_1 => lopt_12,
      lopt_2 => lopt_13
    );
\Order_Optimization_4.BE_Block_Or_Inst3\: entity work.design_1_system_cache_0_0_carry_or_280
     port map (
      S => S,
      be_no_block_1to3 => be_no_block_1to3,
      be_no_block_1to4 => be_no_block_1to4,
      lopt => lopt_14,
      lopt_1 => lopt_15
    );
\Order_Optimization_4.BE_Block_Or_Inst4\: entity work.design_1_system_cache_0_0_carry_or_281
     port map (
      Q(4 downto 0) => \pending_write_reg__0\(4 downto 0),
      be_no_block_1to4 => be_no_block_1to4,
      lopt => lopt_16,
      lopt_1 => lopt_17,
      lopt_2 => lopt_18,
      no_write_blocking_read => no_write_blocking_read
    );
\Order_Optimization_4.Pos_Inst\: entity work.\design_1_system_cache_0_0_comparator__parameterized3\
     port map (
      Q(4 downto 0) => \Order_Optimization_4.search_count_reg__0\(4 downto 0),
      be_no_block_1to2 => be_no_block_1to2,
      be_no_block_1to2_part => be_no_block_1to2_part,
      lopt => lopt_8,
      lopt_1 => lopt_9,
      lopt_10 => lopt_17,
      lopt_11 => lopt_18,
      lopt_2 => lopt_10,
      lopt_3 => lopt_11,
      lopt_4 => lopt_12,
      lopt_5 => lopt_13,
      lopt_6 => lopt_14,
      lopt_7 => lopt_15,
      lopt_8 => S,
      lopt_9 => lopt_16,
      \pending_write_reg[4]\(4 downto 0) => \pending_write_reg__0\(4 downto 0)
    );
\Order_Optimization_4.Prot_Inst_High\: entity work.design_1_system_cache_0_0_comparator
     port map (
      Carry_OUT => protected_read_hit_high_n,
      lopt => lopt,
      lopt_1 => lopt_1,
      lopt_2 => lopt_2,
      lopt_3 => lopt_3,
      lopt_4 => lopt_4,
      lopt_5 => lopt_5,
      \out\(17 downto 0) => protected_read_addr(31 downto 14),
      \update_info_reg[Addr][31]\(17 downto 0) => \^out\(31 downto 14)
    );
\Order_Optimization_4.Prot_Inst_Low\: entity work.\design_1_system_cache_0_0_comparator__parameterized1\
     port map (
      Carry_IN => protected_read_hit_other_n,
      Carry_OUT => protected_read_hit_n,
      E(0) => p_20_out,
      \Order_Optimization_4.search_count_reg[3]\ => \Order_Optimization_4.buffer_addr[4]_i_4_n_0\,
      Q(0) => \Order_Optimization_4.search_count_reg__0\(4),
      lopt => lopt_3,
      lopt_1 => lopt_4,
      lopt_2 => lopt_5,
      lopt_3 => lopt_6,
      lopt_4 => lopt_7,
      lopt_5 => \Use_FPGA.Full_Inst_1\,
      lopt_6 => lopt_8,
      lopt_7 => lopt_9,
      lopt_8 => lopt_10,
      need_to_stall_write_reg(0) => queue_push26_out,
      \out\(0) => ar_seq_block(5),
      \pending_write_reg[3]\ => \Order_Optimization_4.BE_Block_Or_Inst2_n_1\,
      \pending_write_reg[4]\(0) => \pending_write_reg__0\(4),
      queue_empty => queue_empty,
      \update_info_reg[Addr][13]\(7 downto 0) => protected_read_addr(13 downto 6),
      \update_info_reg[Addr][13]_0\(7 downto 0) => \^out\(13 downto 6),
      \write_seq_id_reg[4]\ => \Order_Optimization_4.buffer_addr[4]_i_7_n_0\,
      \write_seq_id_reg[5]\(0) => protected_seq_block(5),
      \write_seq_id_reg[6]\ => \Order_Optimization_4.buffer_addr[4]_i_6_n_0\
    );
\Order_Optimization_4.Prot_Inst_Select\: entity work.design_1_system_cache_0_0_carry_and_n_282
     port map (
      Carry_IN => protected_read_hit_other_n,
      Carry_OUT => protected_read_hit_high_n,
      lopt => lopt,
      lopt_1 => lopt_1,
      lopt_2 => lopt_2,
      \update_info_reg[Evict]\ => \Order_Optimization_4.hist_fifo_mem_reg[31][Line_Only][-1111111111]_srl32_n_0\
    );
\Order_Optimization_4.buffer_addr[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \Order_Optimization_4.buffer_addr_reg__0\(0),
      O => plusOp(0)
    );
\Order_Optimization_4.buffer_addr[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \Order_Optimization_4.buffer_addr_reg__0\(0),
      I1 => \Order_Optimization_4.buffer_addr_reg__0\(1),
      O => plusOp(1)
    );
\Order_Optimization_4.buffer_addr[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \Order_Optimization_4.buffer_addr_reg__0\(2),
      I1 => \Order_Optimization_4.buffer_addr_reg__0\(1),
      I2 => \Order_Optimization_4.buffer_addr_reg__0\(0),
      O => plusOp(2)
    );
\Order_Optimization_4.buffer_addr[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => \Order_Optimization_4.buffer_addr_reg__0\(3),
      I1 => \Order_Optimization_4.buffer_addr_reg__0\(0),
      I2 => \Order_Optimization_4.buffer_addr_reg__0\(1),
      I3 => \Order_Optimization_4.buffer_addr_reg__0\(2),
      O => plusOp(3)
    );
\Order_Optimization_4.buffer_addr[4]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => \Order_Optimization_4.buffer_addr_reg__0\(4),
      I1 => \Order_Optimization_4.buffer_addr_reg__0\(2),
      I2 => \Order_Optimization_4.buffer_addr_reg__0\(1),
      I3 => \Order_Optimization_4.buffer_addr_reg__0\(0),
      I4 => \Order_Optimization_4.buffer_addr_reg__0\(3),
      O => plusOp(4)
    );
\Order_Optimization_4.buffer_addr[4]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \Order_Optimization_4.search_count_reg__0\(3),
      I1 => \Order_Optimization_4.search_count_reg__0\(1),
      I2 => \Order_Optimization_4.search_count_reg__0\(0),
      I3 => \Order_Optimization_4.search_count_reg__0\(2),
      O => \Order_Optimization_4.buffer_addr[4]_i_4_n_0\
    );
\Order_Optimization_4.buffer_addr[4]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => ar_seq_block(6),
      I1 => protected_seq_block(6),
      O => \Order_Optimization_4.buffer_addr[4]_i_6_n_0\
    );
\Order_Optimization_4.buffer_addr[4]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B2BBB2BBB2BB2222"
    )
        port map (
      I0 => \ar_id_fifo_mem_reg[15][4]_srl16_n_0\,
      I1 => \Order_Optimization_4.hist_fifo_mem_reg[31][SeqId][4]_srl32_n_0\,
      I2 => \ar_id_fifo_mem_reg[15][3]_srl16_n_0\,
      I3 => \Order_Optimization_4.hist_fifo_mem_reg[31][SeqId][3]_srl32_n_0\,
      I4 => \Order_Optimization_4.buffer_addr[4]_i_8_n_0\,
      I5 => \Order_Optimization_4.buffer_addr[4]_i_9_n_0\,
      O => \Order_Optimization_4.buffer_addr[4]_i_7_n_0\
    );
\Order_Optimization_4.buffer_addr[4]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"20220000F0FF2022"
    )
        port map (
      I0 => \ar_id_fifo_mem_reg[15][0]_srl16_n_0\,
      I1 => \Order_Optimization_4.hist_fifo_mem_reg[31][SeqId][0]_srl32_n_0\,
      I2 => \ar_id_fifo_mem_reg[15][2]_srl16_n_0\,
      I3 => \Order_Optimization_4.hist_fifo_mem_reg[31][SeqId][2]_srl32_n_0\,
      I4 => \ar_id_fifo_mem_reg[15][1]_srl16_n_0\,
      I5 => \Order_Optimization_4.hist_fifo_mem_reg[31][SeqId][1]_srl32_n_0\,
      O => \Order_Optimization_4.buffer_addr[4]_i_8_n_0\
    );
\Order_Optimization_4.buffer_addr[4]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => \Order_Optimization_4.hist_fifo_mem_reg[31][SeqId][2]_srl32_n_0\,
      I1 => \ar_id_fifo_mem_reg[15][2]_srl16_n_0\,
      I2 => \Order_Optimization_4.hist_fifo_mem_reg[31][SeqId][3]_srl32_n_0\,
      I3 => \ar_id_fifo_mem_reg[15][3]_srl16_n_0\,
      O => \Order_Optimization_4.buffer_addr[4]_i_9_n_0\
    );
\Order_Optimization_4.buffer_addr_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => p_20_out,
      D => plusOp(0),
      Q => \Order_Optimization_4.buffer_addr_reg__0\(0),
      R => ar_pop_or_reset
    );
\Order_Optimization_4.buffer_addr_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => p_20_out,
      D => plusOp(1),
      Q => \Order_Optimization_4.buffer_addr_reg__0\(1),
      R => ar_pop_or_reset
    );
\Order_Optimization_4.buffer_addr_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => p_20_out,
      D => plusOp(2),
      Q => \Order_Optimization_4.buffer_addr_reg__0\(2),
      R => ar_pop_or_reset
    );
\Order_Optimization_4.buffer_addr_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => p_20_out,
      D => plusOp(3),
      Q => \Order_Optimization_4.buffer_addr_reg__0\(3),
      R => ar_pop_or_reset
    );
\Order_Optimization_4.buffer_addr_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => p_20_out,
      D => plusOp(4),
      Q => \Order_Optimization_4.buffer_addr_reg__0\(4),
      R => ar_pop_or_reset
    );
\Order_Optimization_4.hist_fifo_mem_reg[31][Addr][10]_srl32\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => \Order_Optimization_4.buffer_addr_reg__0\(4 downto 0),
      CE => queue_push26_out,
      CLK => ACLK,
      D => \in\(10),
      Q => protected_read_addr(10),
      Q31 => \NLW_Order_Optimization_4.hist_fifo_mem_reg[31][Addr][10]_srl32_Q31_UNCONNECTED\
    );
\Order_Optimization_4.hist_fifo_mem_reg[31][Addr][11]_srl32\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => \Order_Optimization_4.buffer_addr_reg__0\(4 downto 0),
      CE => queue_push26_out,
      CLK => ACLK,
      D => \in\(11),
      Q => protected_read_addr(11),
      Q31 => \NLW_Order_Optimization_4.hist_fifo_mem_reg[31][Addr][11]_srl32_Q31_UNCONNECTED\
    );
\Order_Optimization_4.hist_fifo_mem_reg[31][Addr][12]_srl32\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => \Order_Optimization_4.buffer_addr_reg__0\(4 downto 0),
      CE => queue_push26_out,
      CLK => ACLK,
      D => \in\(12),
      Q => protected_read_addr(12),
      Q31 => \NLW_Order_Optimization_4.hist_fifo_mem_reg[31][Addr][12]_srl32_Q31_UNCONNECTED\
    );
\Order_Optimization_4.hist_fifo_mem_reg[31][Addr][13]_srl32\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => \Order_Optimization_4.buffer_addr_reg__0\(4 downto 0),
      CE => queue_push26_out,
      CLK => ACLK,
      D => \in\(13),
      Q => protected_read_addr(13),
      Q31 => \NLW_Order_Optimization_4.hist_fifo_mem_reg[31][Addr][13]_srl32_Q31_UNCONNECTED\
    );
\Order_Optimization_4.hist_fifo_mem_reg[31][Addr][14]_srl32\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => \Order_Optimization_4.buffer_addr_reg__0\(4 downto 0),
      CE => queue_push26_out,
      CLK => ACLK,
      D => \update_info_reg[Evict]\(6),
      Q => protected_read_addr(14),
      Q31 => \NLW_Order_Optimization_4.hist_fifo_mem_reg[31][Addr][14]_srl32_Q31_UNCONNECTED\
    );
\Order_Optimization_4.hist_fifo_mem_reg[31][Addr][15]_srl32\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => \Order_Optimization_4.buffer_addr_reg__0\(4 downto 0),
      CE => queue_push26_out,
      CLK => ACLK,
      D => \update_info_reg[Evict]\(7),
      Q => protected_read_addr(15),
      Q31 => \NLW_Order_Optimization_4.hist_fifo_mem_reg[31][Addr][15]_srl32_Q31_UNCONNECTED\
    );
\Order_Optimization_4.hist_fifo_mem_reg[31][Addr][16]_srl32\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => \Order_Optimization_4.buffer_addr_reg__0\(4 downto 0),
      CE => queue_push26_out,
      CLK => ACLK,
      D => \update_info_reg[Evict]\(8),
      Q => protected_read_addr(16),
      Q31 => \NLW_Order_Optimization_4.hist_fifo_mem_reg[31][Addr][16]_srl32_Q31_UNCONNECTED\
    );
\Order_Optimization_4.hist_fifo_mem_reg[31][Addr][17]_srl32\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => \Order_Optimization_4.buffer_addr_reg__0\(4 downto 0),
      CE => queue_push26_out,
      CLK => ACLK,
      D => \update_info_reg[Evict]\(9),
      Q => protected_read_addr(17),
      Q31 => \NLW_Order_Optimization_4.hist_fifo_mem_reg[31][Addr][17]_srl32_Q31_UNCONNECTED\
    );
\Order_Optimization_4.hist_fifo_mem_reg[31][Addr][18]_srl32\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => \Order_Optimization_4.buffer_addr_reg__0\(4 downto 0),
      CE => queue_push26_out,
      CLK => ACLK,
      D => \update_info_reg[Evict]\(10),
      Q => protected_read_addr(18),
      Q31 => \NLW_Order_Optimization_4.hist_fifo_mem_reg[31][Addr][18]_srl32_Q31_UNCONNECTED\
    );
\Order_Optimization_4.hist_fifo_mem_reg[31][Addr][19]_srl32\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => \Order_Optimization_4.buffer_addr_reg__0\(4 downto 0),
      CE => queue_push26_out,
      CLK => ACLK,
      D => \update_info_reg[Evict]\(11),
      Q => protected_read_addr(19),
      Q31 => \NLW_Order_Optimization_4.hist_fifo_mem_reg[31][Addr][19]_srl32_Q31_UNCONNECTED\
    );
\Order_Optimization_4.hist_fifo_mem_reg[31][Addr][20]_srl32\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => \Order_Optimization_4.buffer_addr_reg__0\(4 downto 0),
      CE => queue_push26_out,
      CLK => ACLK,
      D => \update_info_reg[Evict]\(12),
      Q => protected_read_addr(20),
      Q31 => \NLW_Order_Optimization_4.hist_fifo_mem_reg[31][Addr][20]_srl32_Q31_UNCONNECTED\
    );
\Order_Optimization_4.hist_fifo_mem_reg[31][Addr][21]_srl32\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => \Order_Optimization_4.buffer_addr_reg__0\(4 downto 0),
      CE => queue_push26_out,
      CLK => ACLK,
      D => \update_info_reg[Evict]\(13),
      Q => protected_read_addr(21),
      Q31 => \NLW_Order_Optimization_4.hist_fifo_mem_reg[31][Addr][21]_srl32_Q31_UNCONNECTED\
    );
\Order_Optimization_4.hist_fifo_mem_reg[31][Addr][22]_srl32\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => \Order_Optimization_4.buffer_addr_reg__0\(4 downto 0),
      CE => queue_push26_out,
      CLK => ACLK,
      D => \update_info_reg[Evict]\(14),
      Q => protected_read_addr(22),
      Q31 => \NLW_Order_Optimization_4.hist_fifo_mem_reg[31][Addr][22]_srl32_Q31_UNCONNECTED\
    );
\Order_Optimization_4.hist_fifo_mem_reg[31][Addr][23]_srl32\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => \Order_Optimization_4.buffer_addr_reg__0\(4 downto 0),
      CE => queue_push26_out,
      CLK => ACLK,
      D => \update_info_reg[Evict]\(15),
      Q => protected_read_addr(23),
      Q31 => \NLW_Order_Optimization_4.hist_fifo_mem_reg[31][Addr][23]_srl32_Q31_UNCONNECTED\
    );
\Order_Optimization_4.hist_fifo_mem_reg[31][Addr][24]_srl32\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => \Order_Optimization_4.buffer_addr_reg__0\(4 downto 0),
      CE => queue_push26_out,
      CLK => ACLK,
      D => \update_info_reg[Evict]\(16),
      Q => protected_read_addr(24),
      Q31 => \NLW_Order_Optimization_4.hist_fifo_mem_reg[31][Addr][24]_srl32_Q31_UNCONNECTED\
    );
\Order_Optimization_4.hist_fifo_mem_reg[31][Addr][25]_srl32\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => \Order_Optimization_4.buffer_addr_reg__0\(4 downto 0),
      CE => queue_push26_out,
      CLK => ACLK,
      D => \update_info_reg[Evict]\(17),
      Q => protected_read_addr(25),
      Q31 => \NLW_Order_Optimization_4.hist_fifo_mem_reg[31][Addr][25]_srl32_Q31_UNCONNECTED\
    );
\Order_Optimization_4.hist_fifo_mem_reg[31][Addr][26]_srl32\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => \Order_Optimization_4.buffer_addr_reg__0\(4 downto 0),
      CE => queue_push26_out,
      CLK => ACLK,
      D => \update_info_reg[Evict]\(18),
      Q => protected_read_addr(26),
      Q31 => \NLW_Order_Optimization_4.hist_fifo_mem_reg[31][Addr][26]_srl32_Q31_UNCONNECTED\
    );
\Order_Optimization_4.hist_fifo_mem_reg[31][Addr][27]_srl32\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => \Order_Optimization_4.buffer_addr_reg__0\(4 downto 0),
      CE => queue_push26_out,
      CLK => ACLK,
      D => \update_info_reg[Evict]\(19),
      Q => protected_read_addr(27),
      Q31 => \NLW_Order_Optimization_4.hist_fifo_mem_reg[31][Addr][27]_srl32_Q31_UNCONNECTED\
    );
\Order_Optimization_4.hist_fifo_mem_reg[31][Addr][28]_srl32\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => \Order_Optimization_4.buffer_addr_reg__0\(4 downto 0),
      CE => queue_push26_out,
      CLK => ACLK,
      D => \update_info_reg[Evict]\(20),
      Q => protected_read_addr(28),
      Q31 => \NLW_Order_Optimization_4.hist_fifo_mem_reg[31][Addr][28]_srl32_Q31_UNCONNECTED\
    );
\Order_Optimization_4.hist_fifo_mem_reg[31][Addr][29]_srl32\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => \Order_Optimization_4.buffer_addr_reg__0\(4 downto 0),
      CE => queue_push26_out,
      CLK => ACLK,
      D => \update_info_reg[Evict]\(21),
      Q => protected_read_addr(29),
      Q31 => \NLW_Order_Optimization_4.hist_fifo_mem_reg[31][Addr][29]_srl32_Q31_UNCONNECTED\
    );
\Order_Optimization_4.hist_fifo_mem_reg[31][Addr][30]_srl32\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => \Order_Optimization_4.buffer_addr_reg__0\(4 downto 0),
      CE => queue_push26_out,
      CLK => ACLK,
      D => \update_info_reg[Evict]\(22),
      Q => protected_read_addr(30),
      Q31 => \NLW_Order_Optimization_4.hist_fifo_mem_reg[31][Addr][30]_srl32_Q31_UNCONNECTED\
    );
\Order_Optimization_4.hist_fifo_mem_reg[31][Addr][31]_srl32\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => \Order_Optimization_4.buffer_addr_reg__0\(4 downto 0),
      CE => queue_push26_out,
      CLK => ACLK,
      D => \update_info_reg[Evict]\(23),
      Q => protected_read_addr(31),
      Q31 => \NLW_Order_Optimization_4.hist_fifo_mem_reg[31][Addr][31]_srl32_Q31_UNCONNECTED\
    );
\Order_Optimization_4.hist_fifo_mem_reg[31][Addr][6]_srl32\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => \Order_Optimization_4.buffer_addr_reg__0\(4 downto 0),
      CE => queue_push26_out,
      CLK => ACLK,
      D => \in\(6),
      Q => protected_read_addr(6),
      Q31 => \NLW_Order_Optimization_4.hist_fifo_mem_reg[31][Addr][6]_srl32_Q31_UNCONNECTED\
    );
\Order_Optimization_4.hist_fifo_mem_reg[31][Addr][7]_srl32\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => \Order_Optimization_4.buffer_addr_reg__0\(4 downto 0),
      CE => queue_push26_out,
      CLK => ACLK,
      D => \in\(7),
      Q => protected_read_addr(7),
      Q31 => \NLW_Order_Optimization_4.hist_fifo_mem_reg[31][Addr][7]_srl32_Q31_UNCONNECTED\
    );
\Order_Optimization_4.hist_fifo_mem_reg[31][Addr][8]_srl32\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => \Order_Optimization_4.buffer_addr_reg__0\(4 downto 0),
      CE => queue_push26_out,
      CLK => ACLK,
      D => \in\(8),
      Q => protected_read_addr(8),
      Q31 => \NLW_Order_Optimization_4.hist_fifo_mem_reg[31][Addr][8]_srl32_Q31_UNCONNECTED\
    );
\Order_Optimization_4.hist_fifo_mem_reg[31][Addr][9]_srl32\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => \Order_Optimization_4.buffer_addr_reg__0\(4 downto 0),
      CE => queue_push26_out,
      CLK => ACLK,
      D => \in\(9),
      Q => protected_read_addr(9),
      Q31 => \NLW_Order_Optimization_4.hist_fifo_mem_reg[31][Addr][9]_srl32_Q31_UNCONNECTED\
    );
\Order_Optimization_4.hist_fifo_mem_reg[31][Line_Only][-1111111111]_srl32\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => \Order_Optimization_4.buffer_addr_reg__0\(4 downto 0),
      CE => queue_push26_out,
      CLK => ACLK,
      D => \write_req_info[0][Line_Only]\,
      Q => \Order_Optimization_4.hist_fifo_mem_reg[31][Line_Only][-1111111111]_srl32_n_0\,
      Q31 => \NLW_Order_Optimization_4.hist_fifo_mem_reg[31][Line_Only][-1111111111]_srl32_Q31_UNCONNECTED\
    );
\Order_Optimization_4.hist_fifo_mem_reg[31][SeqId][0]_srl32\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => \Order_Optimization_4.buffer_addr_reg__0\(4 downto 0),
      CE => queue_push26_out,
      CLK => ACLK,
      D => \write_seq_id_reg__0\(0),
      Q => \Order_Optimization_4.hist_fifo_mem_reg[31][SeqId][0]_srl32_n_0\,
      Q31 => \NLW_Order_Optimization_4.hist_fifo_mem_reg[31][SeqId][0]_srl32_Q31_UNCONNECTED\
    );
\Order_Optimization_4.hist_fifo_mem_reg[31][SeqId][1]_srl32\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => \Order_Optimization_4.buffer_addr_reg__0\(4 downto 0),
      CE => queue_push26_out,
      CLK => ACLK,
      D => \write_seq_id_reg__0\(1),
      Q => \Order_Optimization_4.hist_fifo_mem_reg[31][SeqId][1]_srl32_n_0\,
      Q31 => \NLW_Order_Optimization_4.hist_fifo_mem_reg[31][SeqId][1]_srl32_Q31_UNCONNECTED\
    );
\Order_Optimization_4.hist_fifo_mem_reg[31][SeqId][2]_srl32\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => \Order_Optimization_4.buffer_addr_reg__0\(4 downto 0),
      CE => queue_push26_out,
      CLK => ACLK,
      D => \write_seq_id_reg__0\(2),
      Q => \Order_Optimization_4.hist_fifo_mem_reg[31][SeqId][2]_srl32_n_0\,
      Q31 => \NLW_Order_Optimization_4.hist_fifo_mem_reg[31][SeqId][2]_srl32_Q31_UNCONNECTED\
    );
\Order_Optimization_4.hist_fifo_mem_reg[31][SeqId][3]_srl32\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => \Order_Optimization_4.buffer_addr_reg__0\(4 downto 0),
      CE => queue_push26_out,
      CLK => ACLK,
      D => \write_seq_id_reg__0\(3),
      Q => \Order_Optimization_4.hist_fifo_mem_reg[31][SeqId][3]_srl32_n_0\,
      Q31 => \NLW_Order_Optimization_4.hist_fifo_mem_reg[31][SeqId][3]_srl32_Q31_UNCONNECTED\
    );
\Order_Optimization_4.hist_fifo_mem_reg[31][SeqId][4]_srl32\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => \Order_Optimization_4.buffer_addr_reg__0\(4 downto 0),
      CE => queue_push26_out,
      CLK => ACLK,
      D => \write_seq_id_reg__0\(4),
      Q => \Order_Optimization_4.hist_fifo_mem_reg[31][SeqId][4]_srl32_n_0\,
      Q31 => \NLW_Order_Optimization_4.hist_fifo_mem_reg[31][SeqId][4]_srl32_Q31_UNCONNECTED\
    );
\Order_Optimization_4.hist_fifo_mem_reg[31][SeqId][5]_srl32\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => \Order_Optimization_4.buffer_addr_reg__0\(4 downto 0),
      CE => queue_push26_out,
      CLK => ACLK,
      D => \write_seq_id_reg__0\(5),
      Q => protected_seq_block(5),
      Q31 => \NLW_Order_Optimization_4.hist_fifo_mem_reg[31][SeqId][5]_srl32_Q31_UNCONNECTED\
    );
\Order_Optimization_4.hist_fifo_mem_reg[31][SeqId][6]_srl32\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => \Order_Optimization_4.buffer_addr_reg__0\(4 downto 0),
      CE => queue_push26_out,
      CLK => ACLK,
      D => \write_seq_id_reg__0\(6),
      Q => protected_seq_block(6),
      Q31 => \NLW_Order_Optimization_4.hist_fifo_mem_reg[31][SeqId][6]_srl32_Q31_UNCONNECTED\
    );
\Order_Optimization_4.search_count[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \Order_Optimization_4.search_count_reg__0\(0),
      O => \Order_Optimization_4.search_count[0]_i_1_n_0\
    );
\Order_Optimization_4.search_count[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \Order_Optimization_4.search_count_reg__0\(1),
      I1 => \Order_Optimization_4.search_count_reg__0\(0),
      O => p_0_in(1)
    );
\Order_Optimization_4.search_count[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \Order_Optimization_4.search_count_reg__0\(2),
      I1 => \Order_Optimization_4.search_count_reg__0\(0),
      I2 => \Order_Optimization_4.search_count_reg__0\(1),
      O => p_0_in(2)
    );
\Order_Optimization_4.search_count[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => \Order_Optimization_4.search_count_reg__0\(3),
      I1 => \Order_Optimization_4.search_count_reg__0\(1),
      I2 => \Order_Optimization_4.search_count_reg__0\(0),
      I3 => \Order_Optimization_4.search_count_reg__0\(2),
      O => p_0_in(3)
    );
\Order_Optimization_4.search_count[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => \Order_Optimization_4.search_count_reg__0\(4),
      I1 => \Order_Optimization_4.search_count_reg__0\(2),
      I2 => \Order_Optimization_4.search_count_reg__0\(0),
      I3 => \Order_Optimization_4.search_count_reg__0\(1),
      I4 => \Order_Optimization_4.search_count_reg__0\(3),
      O => p_0_in(4)
    );
\Order_Optimization_4.search_count_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => ACLK,
      CE => p_20_out,
      D => \Order_Optimization_4.search_count[0]_i_1_n_0\,
      Q => \Order_Optimization_4.search_count_reg__0\(0),
      S => ar_pop_or_reset
    );
\Order_Optimization_4.search_count_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => p_20_out,
      D => p_0_in(1),
      Q => \Order_Optimization_4.search_count_reg__0\(1),
      R => ar_pop_or_reset
    );
\Order_Optimization_4.search_count_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => p_20_out,
      D => p_0_in(2),
      Q => \Order_Optimization_4.search_count_reg__0\(2),
      R => ar_pop_or_reset
    );
\Order_Optimization_4.search_count_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => p_20_out,
      D => p_0_in(3),
      Q => \Order_Optimization_4.search_count_reg__0\(3),
      R => ar_pop_or_reset
    );
\Order_Optimization_4.search_count_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => p_20_out,
      D => p_0_in(4),
      Q => \Order_Optimization_4.search_count_reg__0\(4),
      R => ar_pop_or_reset
    );
Reset_Inst: entity work.\design_1_system_cache_0_0_bit_reg_ce__15\
     port map (
      CE(0) => '1',
      CLK => ACLK,
      D => ARESET,
      Q => ARESET_I,
      SR => '0'
    );
\ar_fifo_mem_reg[15][Addr][0]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => ar_read_fifo_addr(0),
      A1 => ar_read_fifo_addr(1),
      A2 => ar_read_fifo_addr(2),
      A3 => ar_read_fifo_addr(3),
      CE => queue_push29_out,
      CLK => ACLK,
      D => \in\(0),
      Q => \^out\(0)
    );
\ar_fifo_mem_reg[15][Addr][10]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => ar_read_fifo_addr(0),
      A1 => ar_read_fifo_addr(1),
      A2 => ar_read_fifo_addr(2),
      A3 => ar_read_fifo_addr(3),
      CE => queue_push29_out,
      CLK => ACLK,
      D => \in\(10),
      Q => \^out\(10)
    );
\ar_fifo_mem_reg[15][Addr][11]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => ar_read_fifo_addr(0),
      A1 => ar_read_fifo_addr(1),
      A2 => ar_read_fifo_addr(2),
      A3 => ar_read_fifo_addr(3),
      CE => queue_push29_out,
      CLK => ACLK,
      D => \in\(11),
      Q => \^out\(11)
    );
\ar_fifo_mem_reg[15][Addr][12]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => ar_read_fifo_addr(0),
      A1 => ar_read_fifo_addr(1),
      A2 => ar_read_fifo_addr(2),
      A3 => ar_read_fifo_addr(3),
      CE => queue_push29_out,
      CLK => ACLK,
      D => \in\(12),
      Q => \^out\(12)
    );
\ar_fifo_mem_reg[15][Addr][13]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => ar_read_fifo_addr(0),
      A1 => ar_read_fifo_addr(1),
      A2 => ar_read_fifo_addr(2),
      A3 => ar_read_fifo_addr(3),
      CE => queue_push29_out,
      CLK => ACLK,
      D => \in\(13),
      Q => \^out\(13)
    );
\ar_fifo_mem_reg[15][Addr][14]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => ar_read_fifo_addr(0),
      A1 => ar_read_fifo_addr(1),
      A2 => ar_read_fifo_addr(2),
      A3 => ar_read_fifo_addr(3),
      CE => queue_push29_out,
      CLK => ACLK,
      D => \in\(14),
      Q => \^out\(14)
    );
\ar_fifo_mem_reg[15][Addr][15]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => ar_read_fifo_addr(0),
      A1 => ar_read_fifo_addr(1),
      A2 => ar_read_fifo_addr(2),
      A3 => ar_read_fifo_addr(3),
      CE => queue_push29_out,
      CLK => ACLK,
      D => \in\(15),
      Q => \^out\(15)
    );
\ar_fifo_mem_reg[15][Addr][16]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => ar_read_fifo_addr(0),
      A1 => ar_read_fifo_addr(1),
      A2 => ar_read_fifo_addr(2),
      A3 => ar_read_fifo_addr(3),
      CE => queue_push29_out,
      CLK => ACLK,
      D => \in\(16),
      Q => \^out\(16)
    );
\ar_fifo_mem_reg[15][Addr][17]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => ar_read_fifo_addr(0),
      A1 => ar_read_fifo_addr(1),
      A2 => ar_read_fifo_addr(2),
      A3 => ar_read_fifo_addr(3),
      CE => queue_push29_out,
      CLK => ACLK,
      D => \in\(17),
      Q => \^out\(17)
    );
\ar_fifo_mem_reg[15][Addr][18]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => ar_read_fifo_addr(0),
      A1 => ar_read_fifo_addr(1),
      A2 => ar_read_fifo_addr(2),
      A3 => ar_read_fifo_addr(3),
      CE => queue_push29_out,
      CLK => ACLK,
      D => \in\(18),
      Q => \^out\(18)
    );
\ar_fifo_mem_reg[15][Addr][19]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => ar_read_fifo_addr(0),
      A1 => ar_read_fifo_addr(1),
      A2 => ar_read_fifo_addr(2),
      A3 => ar_read_fifo_addr(3),
      CE => queue_push29_out,
      CLK => ACLK,
      D => \in\(19),
      Q => \^out\(19)
    );
\ar_fifo_mem_reg[15][Addr][1]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => ar_read_fifo_addr(0),
      A1 => ar_read_fifo_addr(1),
      A2 => ar_read_fifo_addr(2),
      A3 => ar_read_fifo_addr(3),
      CE => queue_push29_out,
      CLK => ACLK,
      D => \in\(1),
      Q => \^out\(1)
    );
\ar_fifo_mem_reg[15][Addr][20]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => ar_read_fifo_addr(0),
      A1 => ar_read_fifo_addr(1),
      A2 => ar_read_fifo_addr(2),
      A3 => ar_read_fifo_addr(3),
      CE => queue_push29_out,
      CLK => ACLK,
      D => \in\(20),
      Q => \^out\(20)
    );
\ar_fifo_mem_reg[15][Addr][21]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => ar_read_fifo_addr(0),
      A1 => ar_read_fifo_addr(1),
      A2 => ar_read_fifo_addr(2),
      A3 => ar_read_fifo_addr(3),
      CE => queue_push29_out,
      CLK => ACLK,
      D => \in\(21),
      Q => \^out\(21)
    );
\ar_fifo_mem_reg[15][Addr][22]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => ar_read_fifo_addr(0),
      A1 => ar_read_fifo_addr(1),
      A2 => ar_read_fifo_addr(2),
      A3 => ar_read_fifo_addr(3),
      CE => queue_push29_out,
      CLK => ACLK,
      D => \in\(22),
      Q => \^out\(22)
    );
\ar_fifo_mem_reg[15][Addr][23]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => ar_read_fifo_addr(0),
      A1 => ar_read_fifo_addr(1),
      A2 => ar_read_fifo_addr(2),
      A3 => ar_read_fifo_addr(3),
      CE => queue_push29_out,
      CLK => ACLK,
      D => \in\(23),
      Q => \^out\(23)
    );
\ar_fifo_mem_reg[15][Addr][24]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => ar_read_fifo_addr(0),
      A1 => ar_read_fifo_addr(1),
      A2 => ar_read_fifo_addr(2),
      A3 => ar_read_fifo_addr(3),
      CE => queue_push29_out,
      CLK => ACLK,
      D => \in\(24),
      Q => \^out\(24)
    );
\ar_fifo_mem_reg[15][Addr][25]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => ar_read_fifo_addr(0),
      A1 => ar_read_fifo_addr(1),
      A2 => ar_read_fifo_addr(2),
      A3 => ar_read_fifo_addr(3),
      CE => queue_push29_out,
      CLK => ACLK,
      D => \in\(25),
      Q => \^out\(25)
    );
\ar_fifo_mem_reg[15][Addr][26]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => ar_read_fifo_addr(0),
      A1 => ar_read_fifo_addr(1),
      A2 => ar_read_fifo_addr(2),
      A3 => ar_read_fifo_addr(3),
      CE => queue_push29_out,
      CLK => ACLK,
      D => \in\(26),
      Q => \^out\(26)
    );
\ar_fifo_mem_reg[15][Addr][27]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => ar_read_fifo_addr(0),
      A1 => ar_read_fifo_addr(1),
      A2 => ar_read_fifo_addr(2),
      A3 => ar_read_fifo_addr(3),
      CE => queue_push29_out,
      CLK => ACLK,
      D => \in\(27),
      Q => \^out\(27)
    );
\ar_fifo_mem_reg[15][Addr][28]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => ar_read_fifo_addr(0),
      A1 => ar_read_fifo_addr(1),
      A2 => ar_read_fifo_addr(2),
      A3 => ar_read_fifo_addr(3),
      CE => queue_push29_out,
      CLK => ACLK,
      D => \in\(28),
      Q => \^out\(28)
    );
\ar_fifo_mem_reg[15][Addr][29]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => ar_read_fifo_addr(0),
      A1 => ar_read_fifo_addr(1),
      A2 => ar_read_fifo_addr(2),
      A3 => ar_read_fifo_addr(3),
      CE => queue_push29_out,
      CLK => ACLK,
      D => \in\(29),
      Q => \^out\(29)
    );
\ar_fifo_mem_reg[15][Addr][2]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => ar_read_fifo_addr(0),
      A1 => ar_read_fifo_addr(1),
      A2 => ar_read_fifo_addr(2),
      A3 => ar_read_fifo_addr(3),
      CE => queue_push29_out,
      CLK => ACLK,
      D => \in\(2),
      Q => \^out\(2)
    );
\ar_fifo_mem_reg[15][Addr][30]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => ar_read_fifo_addr(0),
      A1 => ar_read_fifo_addr(1),
      A2 => ar_read_fifo_addr(2),
      A3 => ar_read_fifo_addr(3),
      CE => queue_push29_out,
      CLK => ACLK,
      D => \in\(30),
      Q => \^out\(30)
    );
\ar_fifo_mem_reg[15][Addr][31]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => ar_read_fifo_addr(0),
      A1 => ar_read_fifo_addr(1),
      A2 => ar_read_fifo_addr(2),
      A3 => ar_read_fifo_addr(3),
      CE => queue_push29_out,
      CLK => ACLK,
      D => \in\(31),
      Q => \^out\(31)
    );
\ar_fifo_mem_reg[15][Addr][3]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => ar_read_fifo_addr(0),
      A1 => ar_read_fifo_addr(1),
      A2 => ar_read_fifo_addr(2),
      A3 => ar_read_fifo_addr(3),
      CE => queue_push29_out,
      CLK => ACLK,
      D => \in\(3),
      Q => \^out\(3)
    );
\ar_fifo_mem_reg[15][Addr][4]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => ar_read_fifo_addr(0),
      A1 => ar_read_fifo_addr(1),
      A2 => ar_read_fifo_addr(2),
      A3 => ar_read_fifo_addr(3),
      CE => queue_push29_out,
      CLK => ACLK,
      D => \in\(4),
      Q => \^out\(4)
    );
\ar_fifo_mem_reg[15][Addr][5]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => ar_read_fifo_addr(0),
      A1 => ar_read_fifo_addr(1),
      A2 => ar_read_fifo_addr(2),
      A3 => ar_read_fifo_addr(3),
      CE => queue_push29_out,
      CLK => ACLK,
      D => \in\(5),
      Q => \^out\(5)
    );
\ar_fifo_mem_reg[15][Addr][6]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => ar_read_fifo_addr(0),
      A1 => ar_read_fifo_addr(1),
      A2 => ar_read_fifo_addr(2),
      A3 => ar_read_fifo_addr(3),
      CE => queue_push29_out,
      CLK => ACLK,
      D => \in\(6),
      Q => \^out\(6)
    );
\ar_fifo_mem_reg[15][Addr][7]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => ar_read_fifo_addr(0),
      A1 => ar_read_fifo_addr(1),
      A2 => ar_read_fifo_addr(2),
      A3 => ar_read_fifo_addr(3),
      CE => queue_push29_out,
      CLK => ACLK,
      D => \in\(7),
      Q => \^out\(7)
    );
\ar_fifo_mem_reg[15][Addr][8]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => ar_read_fifo_addr(0),
      A1 => ar_read_fifo_addr(1),
      A2 => ar_read_fifo_addr(2),
      A3 => ar_read_fifo_addr(3),
      CE => queue_push29_out,
      CLK => ACLK,
      D => \in\(8),
      Q => \^out\(8)
    );
\ar_fifo_mem_reg[15][Addr][9]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => ar_read_fifo_addr(0),
      A1 => ar_read_fifo_addr(1),
      A2 => ar_read_fifo_addr(2),
      A3 => ar_read_fifo_addr(3),
      CE => queue_push29_out,
      CLK => ACLK,
      D => \in\(9),
      Q => \^out\(9)
    );
\ar_fifo_mem_reg[15][Kind][-1111111111]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => ar_read_fifo_addr(0),
      A1 => ar_read_fifo_addr(1),
      A2 => ar_read_fifo_addr(2),
      A3 => ar_read_fifo_addr(3),
      CE => queue_push29_out,
      CLK => ACLK,
      D => \read_req_info[0][Kind]\,
      Q => \read_req_ordered_info[0][Kind]\
    );
\ar_fifo_mem_reg[15][Len][0]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => ar_read_fifo_addr(0),
      A1 => ar_read_fifo_addr(1),
      A2 => ar_read_fifo_addr(2),
      A3 => ar_read_fifo_addr(3),
      CE => queue_push29_out,
      CLK => ACLK,
      D => \update_info_reg[Len][7]\(0),
      Q => \M_AXI_ARLEN_reg[7]\(0)
    );
\ar_fifo_mem_reg[15][Len][1]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => ar_read_fifo_addr(0),
      A1 => ar_read_fifo_addr(1),
      A2 => ar_read_fifo_addr(2),
      A3 => ar_read_fifo_addr(3),
      CE => queue_push29_out,
      CLK => ACLK,
      D => \update_info_reg[Len][7]\(1),
      Q => \M_AXI_ARLEN_reg[7]\(1)
    );
\ar_fifo_mem_reg[15][Len][2]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => ar_read_fifo_addr(0),
      A1 => ar_read_fifo_addr(1),
      A2 => ar_read_fifo_addr(2),
      A3 => ar_read_fifo_addr(3),
      CE => queue_push29_out,
      CLK => ACLK,
      D => \update_info_reg[Len][7]\(2),
      Q => \M_AXI_ARLEN_reg[7]\(2)
    );
\ar_fifo_mem_reg[15][Len][3]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => ar_read_fifo_addr(0),
      A1 => ar_read_fifo_addr(1),
      A2 => ar_read_fifo_addr(2),
      A3 => ar_read_fifo_addr(3),
      CE => queue_push29_out,
      CLK => ACLK,
      D => \update_info_reg[Len][7]\(3),
      Q => \M_AXI_ARLEN_reg[7]\(3)
    );
\ar_fifo_mem_reg[15][Len][4]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => ar_read_fifo_addr(0),
      A1 => ar_read_fifo_addr(1),
      A2 => ar_read_fifo_addr(2),
      A3 => ar_read_fifo_addr(3),
      CE => queue_push29_out,
      CLK => ACLK,
      D => \update_info_reg[Len][7]\(4),
      Q => \M_AXI_ARLEN_reg[7]\(4)
    );
\ar_fifo_mem_reg[15][Len][5]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => ar_read_fifo_addr(0),
      A1 => ar_read_fifo_addr(1),
      A2 => ar_read_fifo_addr(2),
      A3 => ar_read_fifo_addr(3),
      CE => queue_push29_out,
      CLK => ACLK,
      D => \update_info_reg[Len][7]\(5),
      Q => \M_AXI_ARLEN_reg[7]\(5)
    );
\ar_fifo_mem_reg[15][Len][6]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => ar_read_fifo_addr(0),
      A1 => ar_read_fifo_addr(1),
      A2 => ar_read_fifo_addr(2),
      A3 => ar_read_fifo_addr(3),
      CE => queue_push29_out,
      CLK => ACLK,
      D => \update_info_reg[Len][7]\(6),
      Q => \M_AXI_ARLEN_reg[7]\(6)
    );
\ar_fifo_mem_reg[15][Len][7]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => ar_read_fifo_addr(0),
      A1 => ar_read_fifo_addr(1),
      A2 => ar_read_fifo_addr(2),
      A3 => ar_read_fifo_addr(3),
      CE => queue_push29_out,
      CLK => ACLK,
      D => \update_info_reg[Len][7]\(7),
      Q => \M_AXI_ARLEN_reg[7]\(7)
    );
\ar_fifo_mem_reg[15][Prot][1]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => ar_read_fifo_addr(0),
      A1 => ar_read_fifo_addr(1),
      A2 => ar_read_fifo_addr(2),
      A3 => ar_read_fifo_addr(3),
      CE => queue_push29_out,
      CLK => ACLK,
      D => '1',
      Q => \read_req_ordered_info[0][Prot]\(0)
    );
\ar_fifo_mem_reg[15][Size][0]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => ar_read_fifo_addr(0),
      A1 => ar_read_fifo_addr(1),
      A2 => ar_read_fifo_addr(2),
      A3 => ar_read_fifo_addr(3),
      CE => queue_push29_out,
      CLK => ACLK,
      D => \update_info_reg[Size][2]\(0),
      Q => \M_AXI_ARSIZE_reg[2]\(0)
    );
\ar_fifo_mem_reg[15][Size][1]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => ar_read_fifo_addr(0),
      A1 => ar_read_fifo_addr(1),
      A2 => ar_read_fifo_addr(2),
      A3 => ar_read_fifo_addr(3),
      CE => queue_push29_out,
      CLK => ACLK,
      D => \update_info_reg[Size][2]\(1),
      Q => \M_AXI_ARSIZE_reg[2]\(1)
    );
\ar_fifo_mem_reg[15][Size][2]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => ar_read_fifo_addr(0),
      A1 => ar_read_fifo_addr(1),
      A2 => ar_read_fifo_addr(2),
      A3 => ar_read_fifo_addr(3),
      CE => queue_push29_out,
      CLK => ACLK,
      D => \update_info_reg[Size][2]\(2),
      Q => \M_AXI_ARSIZE_reg[2]\(2)
    );
\ar_id_fifo_mem_reg[15][0]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => ar_read_fifo_addr(0),
      A1 => ar_read_fifo_addr(1),
      A2 => ar_read_fifo_addr(2),
      A3 => ar_read_fifo_addr(3),
      CE => queue_push29_out,
      CLK => ACLK,
      D => \write_seq_id_reg__0\(0),
      Q => \ar_id_fifo_mem_reg[15][0]_srl16_n_0\
    );
\ar_id_fifo_mem_reg[15][1]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => ar_read_fifo_addr(0),
      A1 => ar_read_fifo_addr(1),
      A2 => ar_read_fifo_addr(2),
      A3 => ar_read_fifo_addr(3),
      CE => queue_push29_out,
      CLK => ACLK,
      D => \write_seq_id_reg__0\(1),
      Q => \ar_id_fifo_mem_reg[15][1]_srl16_n_0\
    );
\ar_id_fifo_mem_reg[15][2]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => ar_read_fifo_addr(0),
      A1 => ar_read_fifo_addr(1),
      A2 => ar_read_fifo_addr(2),
      A3 => ar_read_fifo_addr(3),
      CE => queue_push29_out,
      CLK => ACLK,
      D => \write_seq_id_reg__0\(2),
      Q => \ar_id_fifo_mem_reg[15][2]_srl16_n_0\
    );
\ar_id_fifo_mem_reg[15][3]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => ar_read_fifo_addr(0),
      A1 => ar_read_fifo_addr(1),
      A2 => ar_read_fifo_addr(2),
      A3 => ar_read_fifo_addr(3),
      CE => queue_push29_out,
      CLK => ACLK,
      D => \write_seq_id_reg__0\(3),
      Q => \ar_id_fifo_mem_reg[15][3]_srl16_n_0\
    );
\ar_id_fifo_mem_reg[15][4]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => ar_read_fifo_addr(0),
      A1 => ar_read_fifo_addr(1),
      A2 => ar_read_fifo_addr(2),
      A3 => ar_read_fifo_addr(3),
      CE => queue_push29_out,
      CLK => ACLK,
      D => \write_seq_id_reg__0\(4),
      Q => \ar_id_fifo_mem_reg[15][4]_srl16_n_0\
    );
\ar_id_fifo_mem_reg[15][5]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => ar_read_fifo_addr(0),
      A1 => ar_read_fifo_addr(1),
      A2 => ar_read_fifo_addr(2),
      A3 => ar_read_fifo_addr(3),
      CE => queue_push29_out,
      CLK => ACLK,
      D => \write_seq_id_reg__0\(5),
      Q => ar_seq_block(5)
    );
\ar_id_fifo_mem_reg[15][6]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => ar_read_fifo_addr(0),
      A1 => ar_read_fifo_addr(1),
      A2 => ar_read_fifo_addr(2),
      A3 => ar_read_fifo_addr(3),
      CE => queue_push29_out,
      CLK => ACLK,
      D => \write_seq_id_reg__0\(6),
      Q => ar_seq_block(6)
    );
\aw_fifo_mem_reg[15][Addr][0]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => queue_index(0),
      A1 => queue_index(1),
      A2 => queue_index(2),
      A3 => queue_index(3),
      CE => queue_push26_out,
      CLK => ACLK,
      D => \update_info_reg[Evict]\(0),
      Q => \M_AXI_AWADDR_reg[31]\(0)
    );
\aw_fifo_mem_reg[15][Addr][10]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => queue_index(0),
      A1 => queue_index(1),
      A2 => queue_index(2),
      A3 => queue_index(3),
      CE => queue_push26_out,
      CLK => ACLK,
      D => \in\(10),
      Q => \M_AXI_AWADDR_reg[31]\(10)
    );
\aw_fifo_mem_reg[15][Addr][11]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => queue_index(0),
      A1 => queue_index(1),
      A2 => queue_index(2),
      A3 => queue_index(3),
      CE => queue_push26_out,
      CLK => ACLK,
      D => \in\(11),
      Q => \M_AXI_AWADDR_reg[31]\(11)
    );
\aw_fifo_mem_reg[15][Addr][12]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => queue_index(0),
      A1 => queue_index(1),
      A2 => queue_index(2),
      A3 => queue_index(3),
      CE => queue_push26_out,
      CLK => ACLK,
      D => \in\(12),
      Q => \M_AXI_AWADDR_reg[31]\(12)
    );
\aw_fifo_mem_reg[15][Addr][13]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => queue_index(0),
      A1 => queue_index(1),
      A2 => queue_index(2),
      A3 => queue_index(3),
      CE => queue_push26_out,
      CLK => ACLK,
      D => \in\(13),
      Q => \M_AXI_AWADDR_reg[31]\(13)
    );
\aw_fifo_mem_reg[15][Addr][14]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => queue_index(0),
      A1 => queue_index(1),
      A2 => queue_index(2),
      A3 => queue_index(3),
      CE => queue_push26_out,
      CLK => ACLK,
      D => \update_info_reg[Evict]\(6),
      Q => \M_AXI_AWADDR_reg[31]\(14)
    );
\aw_fifo_mem_reg[15][Addr][15]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => queue_index(0),
      A1 => queue_index(1),
      A2 => queue_index(2),
      A3 => queue_index(3),
      CE => queue_push26_out,
      CLK => ACLK,
      D => \update_info_reg[Evict]\(7),
      Q => \M_AXI_AWADDR_reg[31]\(15)
    );
\aw_fifo_mem_reg[15][Addr][16]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => queue_index(0),
      A1 => queue_index(1),
      A2 => queue_index(2),
      A3 => queue_index(3),
      CE => queue_push26_out,
      CLK => ACLK,
      D => \update_info_reg[Evict]\(8),
      Q => \M_AXI_AWADDR_reg[31]\(16)
    );
\aw_fifo_mem_reg[15][Addr][17]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => queue_index(0),
      A1 => queue_index(1),
      A2 => queue_index(2),
      A3 => queue_index(3),
      CE => queue_push26_out,
      CLK => ACLK,
      D => \update_info_reg[Evict]\(9),
      Q => \M_AXI_AWADDR_reg[31]\(17)
    );
\aw_fifo_mem_reg[15][Addr][18]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => queue_index(0),
      A1 => queue_index(1),
      A2 => queue_index(2),
      A3 => queue_index(3),
      CE => queue_push26_out,
      CLK => ACLK,
      D => \update_info_reg[Evict]\(10),
      Q => \M_AXI_AWADDR_reg[31]\(18)
    );
\aw_fifo_mem_reg[15][Addr][19]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => queue_index(0),
      A1 => queue_index(1),
      A2 => queue_index(2),
      A3 => queue_index(3),
      CE => queue_push26_out,
      CLK => ACLK,
      D => \update_info_reg[Evict]\(11),
      Q => \M_AXI_AWADDR_reg[31]\(19)
    );
\aw_fifo_mem_reg[15][Addr][1]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => queue_index(0),
      A1 => queue_index(1),
      A2 => queue_index(2),
      A3 => queue_index(3),
      CE => queue_push26_out,
      CLK => ACLK,
      D => \update_info_reg[Evict]\(1),
      Q => \M_AXI_AWADDR_reg[31]\(1)
    );
\aw_fifo_mem_reg[15][Addr][20]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => queue_index(0),
      A1 => queue_index(1),
      A2 => queue_index(2),
      A3 => queue_index(3),
      CE => queue_push26_out,
      CLK => ACLK,
      D => \update_info_reg[Evict]\(12),
      Q => \M_AXI_AWADDR_reg[31]\(20)
    );
\aw_fifo_mem_reg[15][Addr][21]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => queue_index(0),
      A1 => queue_index(1),
      A2 => queue_index(2),
      A3 => queue_index(3),
      CE => queue_push26_out,
      CLK => ACLK,
      D => \update_info_reg[Evict]\(13),
      Q => \M_AXI_AWADDR_reg[31]\(21)
    );
\aw_fifo_mem_reg[15][Addr][22]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => queue_index(0),
      A1 => queue_index(1),
      A2 => queue_index(2),
      A3 => queue_index(3),
      CE => queue_push26_out,
      CLK => ACLK,
      D => \update_info_reg[Evict]\(14),
      Q => \M_AXI_AWADDR_reg[31]\(22)
    );
\aw_fifo_mem_reg[15][Addr][23]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => queue_index(0),
      A1 => queue_index(1),
      A2 => queue_index(2),
      A3 => queue_index(3),
      CE => queue_push26_out,
      CLK => ACLK,
      D => \update_info_reg[Evict]\(15),
      Q => \M_AXI_AWADDR_reg[31]\(23)
    );
\aw_fifo_mem_reg[15][Addr][24]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => queue_index(0),
      A1 => queue_index(1),
      A2 => queue_index(2),
      A3 => queue_index(3),
      CE => queue_push26_out,
      CLK => ACLK,
      D => \update_info_reg[Evict]\(16),
      Q => \M_AXI_AWADDR_reg[31]\(24)
    );
\aw_fifo_mem_reg[15][Addr][25]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => queue_index(0),
      A1 => queue_index(1),
      A2 => queue_index(2),
      A3 => queue_index(3),
      CE => queue_push26_out,
      CLK => ACLK,
      D => \update_info_reg[Evict]\(17),
      Q => \M_AXI_AWADDR_reg[31]\(25)
    );
\aw_fifo_mem_reg[15][Addr][26]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => queue_index(0),
      A1 => queue_index(1),
      A2 => queue_index(2),
      A3 => queue_index(3),
      CE => queue_push26_out,
      CLK => ACLK,
      D => \update_info_reg[Evict]\(18),
      Q => \M_AXI_AWADDR_reg[31]\(26)
    );
\aw_fifo_mem_reg[15][Addr][27]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => queue_index(0),
      A1 => queue_index(1),
      A2 => queue_index(2),
      A3 => queue_index(3),
      CE => queue_push26_out,
      CLK => ACLK,
      D => \update_info_reg[Evict]\(19),
      Q => \M_AXI_AWADDR_reg[31]\(27)
    );
\aw_fifo_mem_reg[15][Addr][28]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => queue_index(0),
      A1 => queue_index(1),
      A2 => queue_index(2),
      A3 => queue_index(3),
      CE => queue_push26_out,
      CLK => ACLK,
      D => \update_info_reg[Evict]\(20),
      Q => \M_AXI_AWADDR_reg[31]\(28)
    );
\aw_fifo_mem_reg[15][Addr][29]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => queue_index(0),
      A1 => queue_index(1),
      A2 => queue_index(2),
      A3 => queue_index(3),
      CE => queue_push26_out,
      CLK => ACLK,
      D => \update_info_reg[Evict]\(21),
      Q => \M_AXI_AWADDR_reg[31]\(29)
    );
\aw_fifo_mem_reg[15][Addr][2]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => queue_index(0),
      A1 => queue_index(1),
      A2 => queue_index(2),
      A3 => queue_index(3),
      CE => queue_push26_out,
      CLK => ACLK,
      D => \update_info_reg[Evict]\(2),
      Q => \M_AXI_AWADDR_reg[31]\(2)
    );
\aw_fifo_mem_reg[15][Addr][30]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => queue_index(0),
      A1 => queue_index(1),
      A2 => queue_index(2),
      A3 => queue_index(3),
      CE => queue_push26_out,
      CLK => ACLK,
      D => \update_info_reg[Evict]\(22),
      Q => \M_AXI_AWADDR_reg[31]\(30)
    );
\aw_fifo_mem_reg[15][Addr][31]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => queue_index(0),
      A1 => queue_index(1),
      A2 => queue_index(2),
      A3 => queue_index(3),
      CE => queue_push26_out,
      CLK => ACLK,
      D => \update_info_reg[Evict]\(23),
      Q => \M_AXI_AWADDR_reg[31]\(31)
    );
\aw_fifo_mem_reg[15][Addr][3]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => queue_index(0),
      A1 => queue_index(1),
      A2 => queue_index(2),
      A3 => queue_index(3),
      CE => queue_push26_out,
      CLK => ACLK,
      D => \update_info_reg[Evict]\(3),
      Q => \M_AXI_AWADDR_reg[31]\(3)
    );
\aw_fifo_mem_reg[15][Addr][4]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => queue_index(0),
      A1 => queue_index(1),
      A2 => queue_index(2),
      A3 => queue_index(3),
      CE => queue_push26_out,
      CLK => ACLK,
      D => \update_info_reg[Evict]\(4),
      Q => \M_AXI_AWADDR_reg[31]\(4)
    );
\aw_fifo_mem_reg[15][Addr][5]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => queue_index(0),
      A1 => queue_index(1),
      A2 => queue_index(2),
      A3 => queue_index(3),
      CE => queue_push26_out,
      CLK => ACLK,
      D => \update_info_reg[Evict]\(5),
      Q => \M_AXI_AWADDR_reg[31]\(5)
    );
\aw_fifo_mem_reg[15][Addr][6]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => queue_index(0),
      A1 => queue_index(1),
      A2 => queue_index(2),
      A3 => queue_index(3),
      CE => queue_push26_out,
      CLK => ACLK,
      D => \in\(6),
      Q => \M_AXI_AWADDR_reg[31]\(6)
    );
\aw_fifo_mem_reg[15][Addr][7]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => queue_index(0),
      A1 => queue_index(1),
      A2 => queue_index(2),
      A3 => queue_index(3),
      CE => queue_push26_out,
      CLK => ACLK,
      D => \in\(7),
      Q => \M_AXI_AWADDR_reg[31]\(7)
    );
\aw_fifo_mem_reg[15][Addr][8]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => queue_index(0),
      A1 => queue_index(1),
      A2 => queue_index(2),
      A3 => queue_index(3),
      CE => queue_push26_out,
      CLK => ACLK,
      D => \in\(8),
      Q => \M_AXI_AWADDR_reg[31]\(8)
    );
\aw_fifo_mem_reg[15][Addr][9]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => queue_index(0),
      A1 => queue_index(1),
      A2 => queue_index(2),
      A3 => queue_index(3),
      CE => queue_push26_out,
      CLK => ACLK,
      D => \in\(9),
      Q => \M_AXI_AWADDR_reg[31]\(9)
    );
\aw_fifo_mem_reg[15][Kind][-1111111111]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => queue_index(0),
      A1 => queue_index(1),
      A2 => queue_index(2),
      A3 => queue_index(3),
      CE => queue_push26_out,
      CLK => ACLK,
      D => \update_info_reg[Kind]\,
      Q => \write_req_ordered_info[0][Kind]\
    );
\aw_fifo_mem_reg[15][Len][0]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => queue_index(0),
      A1 => queue_index(1),
      A2 => queue_index(2),
      A3 => queue_index(3),
      CE => queue_push26_out,
      CLK => ACLK,
      D => \update_info_reg[Len][7]_0\(0),
      Q => \M_AXI_AWLEN_reg[7]\(0)
    );
\aw_fifo_mem_reg[15][Len][1]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => queue_index(0),
      A1 => queue_index(1),
      A2 => queue_index(2),
      A3 => queue_index(3),
      CE => queue_push26_out,
      CLK => ACLK,
      D => \update_info_reg[Len][7]_0\(1),
      Q => \M_AXI_AWLEN_reg[7]\(1)
    );
\aw_fifo_mem_reg[15][Len][2]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => queue_index(0),
      A1 => queue_index(1),
      A2 => queue_index(2),
      A3 => queue_index(3),
      CE => queue_push26_out,
      CLK => ACLK,
      D => \update_info_reg[Len][7]_0\(2),
      Q => \M_AXI_AWLEN_reg[7]\(2)
    );
\aw_fifo_mem_reg[15][Len][3]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => queue_index(0),
      A1 => queue_index(1),
      A2 => queue_index(2),
      A3 => queue_index(3),
      CE => queue_push26_out,
      CLK => ACLK,
      D => \update_info_reg[Len][7]_0\(3),
      Q => \M_AXI_AWLEN_reg[7]\(3)
    );
\aw_fifo_mem_reg[15][Len][4]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => queue_index(0),
      A1 => queue_index(1),
      A2 => queue_index(2),
      A3 => queue_index(3),
      CE => queue_push26_out,
      CLK => ACLK,
      D => \update_info_reg[Len][7]_0\(4),
      Q => \M_AXI_AWLEN_reg[7]\(4)
    );
\aw_fifo_mem_reg[15][Len][5]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => queue_index(0),
      A1 => queue_index(1),
      A2 => queue_index(2),
      A3 => queue_index(3),
      CE => queue_push26_out,
      CLK => ACLK,
      D => \update_info_reg[Len][7]_0\(5),
      Q => \M_AXI_AWLEN_reg[7]\(5)
    );
\aw_fifo_mem_reg[15][Len][6]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => queue_index(0),
      A1 => queue_index(1),
      A2 => queue_index(2),
      A3 => queue_index(3),
      CE => queue_push26_out,
      CLK => ACLK,
      D => \update_info_reg[Len][7]_0\(6),
      Q => \M_AXI_AWLEN_reg[7]\(6)
    );
\aw_fifo_mem_reg[15][Len][7]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => queue_index(0),
      A1 => queue_index(1),
      A2 => queue_index(2),
      A3 => queue_index(3),
      CE => queue_push26_out,
      CLK => ACLK,
      D => \update_info_reg[Len][7]_0\(7),
      Q => \M_AXI_AWLEN_reg[7]\(7)
    );
\aw_fifo_mem_reg[15][Prot][1]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => queue_index(0),
      A1 => queue_index(1),
      A2 => queue_index(2),
      A3 => queue_index(3),
      CE => queue_push26_out,
      CLK => ACLK,
      D => '1',
      Q => \write_req_ordered_info[0][Prot]\(0)
    );
\aw_fifo_mem_reg[15][Size][0]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => queue_index(0),
      A1 => queue_index(1),
      A2 => queue_index(2),
      A3 => queue_index(3),
      CE => queue_push26_out,
      CLK => ACLK,
      D => \The_Bit[0].Using_FPGA.Using_Reset.FDS_Inst_0\(0),
      Q => \M_AXI_AWSIZE_reg[1]\(0)
    );
\aw_fifo_mem_reg[15][Size][1]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => queue_index(0),
      A1 => queue_index(1),
      A2 => queue_index(2),
      A3 => queue_index(3),
      CE => queue_push26_out,
      CLK => ACLK,
      D => \The_Bit[0].Using_FPGA.Using_Reset.FDS_Inst_0\(1),
      Q => \M_AXI_AWSIZE_reg[1]\(1)
    );
need_to_stall_write_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \pending_write_reg__0\(2),
      I1 => \pending_write_reg__0\(1),
      I2 => \pending_write_reg__0\(4),
      I3 => \pending_write_reg__0\(3),
      O => need_to_stall_write_i_2_n_0
    );
need_to_stall_write_reg: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => '1',
      D => FIFO_AW_Pointer_n_12,
      Q => \^write_seq_id_reg[6]_1\,
      R => '0'
    );
\pending_write[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \pending_write_reg__0\(0),
      O => \pending_write[0]_i_1_n_0\
    );
pending_write_is_1_i_3: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => \pending_write_reg__0\(2),
      I1 => \pending_write_reg__0\(3),
      I2 => \pending_write_reg__0\(4),
      O => pending_write_is_1_i_3_n_0
    );
pending_write_is_1_reg: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => '1',
      D => FIFO_AW_Pointer_n_13,
      Q => \^pending_write_is_1\,
      R => '0'
    );
\pending_write_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => E(0),
      D => \pending_write[0]_i_1_n_0\,
      Q => \pending_write_reg__0\(0),
      R => ARESET_I
    );
\pending_write_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => E(0),
      D => FIFO_AW_Pointer_n_11,
      Q => \pending_write_reg__0\(1),
      R => ARESET_I
    );
\pending_write_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => E(0),
      D => FIFO_AW_Pointer_n_10,
      Q => \pending_write_reg__0\(2),
      R => ARESET_I
    );
\pending_write_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => E(0),
      D => FIFO_AW_Pointer_n_9,
      Q => \pending_write_reg__0\(3),
      R => ARESET_I
    );
\pending_write_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => E(0),
      D => FIFO_AW_Pointer_n_8,
      Q => \pending_write_reg__0\(4),
      R => ARESET_I
    );
\w_fifo_mem_reg[31][BE][0]_srl32\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4) => w_read_fifo_addr(4),
      A(3) => \^a\(0),
      A(2 downto 0) => w_read_fifo_addr(2 downto 0),
      CE => queue_push,
      CLK => ACLK,
      D => update_evict_busy_reg(0),
      Q => \M_AXI_WSTRB_reg[3]\(0),
      Q31 => \NLW_w_fifo_mem_reg[31][BE][0]_srl32_Q31_UNCONNECTED\
    );
\w_fifo_mem_reg[31][BE][1]_srl32\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4) => w_read_fifo_addr(4),
      A(3) => \^a\(0),
      A(2 downto 0) => w_read_fifo_addr(2 downto 0),
      CE => queue_push,
      CLK => ACLK,
      D => update_evict_busy_reg(1),
      Q => \M_AXI_WSTRB_reg[3]\(1),
      Q31 => \NLW_w_fifo_mem_reg[31][BE][1]_srl32_Q31_UNCONNECTED\
    );
\w_fifo_mem_reg[31][BE][2]_srl32\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4) => w_read_fifo_addr(4),
      A(3) => \^a\(0),
      A(2 downto 0) => w_read_fifo_addr(2 downto 0),
      CE => queue_push,
      CLK => ACLK,
      D => update_evict_busy_reg(2),
      Q => \M_AXI_WSTRB_reg[3]\(2),
      Q31 => \NLW_w_fifo_mem_reg[31][BE][2]_srl32_Q31_UNCONNECTED\
    );
\w_fifo_mem_reg[31][BE][3]_srl32\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4) => w_read_fifo_addr(4),
      A(3) => \^a\(0),
      A(2 downto 0) => w_read_fifo_addr(2 downto 0),
      CE => queue_push,
      CLK => ACLK,
      D => update_evict_busy_reg(3),
      Q => \M_AXI_WSTRB_reg[3]\(3),
      Q31 => \NLW_w_fifo_mem_reg[31][BE][3]_srl32_Q31_UNCONNECTED\
    );
\w_fifo_mem_reg[31][Data][0]_srl32\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4) => w_read_fifo_addr(4),
      A(3) => \^a\(0),
      A(2 downto 0) => w_read_fifo_addr(2 downto 0),
      CE => queue_push,
      CLK => ACLK,
      D => \Not_Using_XPM.Using_BRAM.Native.Using_B36_Sx.The_BRAMs[3].RAMB36_I1\(0),
      Q => \M_AXI_WDATA_reg[31]\(0),
      Q31 => \NLW_w_fifo_mem_reg[31][Data][0]_srl32_Q31_UNCONNECTED\
    );
\w_fifo_mem_reg[31][Data][10]_srl32\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4) => w_read_fifo_addr(4),
      A(3) => \^a\(0),
      A(2 downto 0) => w_read_fifo_addr(2 downto 0),
      CE => queue_push,
      CLK => ACLK,
      D => \Not_Using_XPM.Using_BRAM.Native.Using_B36_Sx.The_BRAMs[3].RAMB36_I1\(10),
      Q => \M_AXI_WDATA_reg[31]\(10),
      Q31 => \NLW_w_fifo_mem_reg[31][Data][10]_srl32_Q31_UNCONNECTED\
    );
\w_fifo_mem_reg[31][Data][11]_srl32\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4) => w_read_fifo_addr(4),
      A(3) => \^a\(0),
      A(2 downto 0) => w_read_fifo_addr(2 downto 0),
      CE => queue_push,
      CLK => ACLK,
      D => \Not_Using_XPM.Using_BRAM.Native.Using_B36_Sx.The_BRAMs[3].RAMB36_I1\(11),
      Q => \M_AXI_WDATA_reg[31]\(11),
      Q31 => \NLW_w_fifo_mem_reg[31][Data][11]_srl32_Q31_UNCONNECTED\
    );
\w_fifo_mem_reg[31][Data][12]_srl32\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4) => w_read_fifo_addr(4),
      A(3) => \^a\(0),
      A(2 downto 0) => w_read_fifo_addr(2 downto 0),
      CE => queue_push,
      CLK => ACLK,
      D => \Not_Using_XPM.Using_BRAM.Native.Using_B36_Sx.The_BRAMs[3].RAMB36_I1\(12),
      Q => \M_AXI_WDATA_reg[31]\(12),
      Q31 => \NLW_w_fifo_mem_reg[31][Data][12]_srl32_Q31_UNCONNECTED\
    );
\w_fifo_mem_reg[31][Data][13]_srl32\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4) => w_read_fifo_addr(4),
      A(3) => \^a\(0),
      A(2 downto 0) => w_read_fifo_addr(2 downto 0),
      CE => queue_push,
      CLK => ACLK,
      D => \Not_Using_XPM.Using_BRAM.Native.Using_B36_Sx.The_BRAMs[3].RAMB36_I1\(13),
      Q => \M_AXI_WDATA_reg[31]\(13),
      Q31 => \NLW_w_fifo_mem_reg[31][Data][13]_srl32_Q31_UNCONNECTED\
    );
\w_fifo_mem_reg[31][Data][14]_srl32\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4) => w_read_fifo_addr(4),
      A(3) => \^a\(0),
      A(2 downto 0) => w_read_fifo_addr(2 downto 0),
      CE => queue_push,
      CLK => ACLK,
      D => \Not_Using_XPM.Using_BRAM.Native.Using_B36_Sx.The_BRAMs[3].RAMB36_I1\(14),
      Q => \M_AXI_WDATA_reg[31]\(14),
      Q31 => \NLW_w_fifo_mem_reg[31][Data][14]_srl32_Q31_UNCONNECTED\
    );
\w_fifo_mem_reg[31][Data][15]_srl32\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4) => w_read_fifo_addr(4),
      A(3) => \^a\(0),
      A(2 downto 0) => w_read_fifo_addr(2 downto 0),
      CE => queue_push,
      CLK => ACLK,
      D => \Not_Using_XPM.Using_BRAM.Native.Using_B36_Sx.The_BRAMs[3].RAMB36_I1\(15),
      Q => \M_AXI_WDATA_reg[31]\(15),
      Q31 => \NLW_w_fifo_mem_reg[31][Data][15]_srl32_Q31_UNCONNECTED\
    );
\w_fifo_mem_reg[31][Data][16]_srl32\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4) => w_read_fifo_addr(4),
      A(3) => \^a\(0),
      A(2 downto 0) => w_read_fifo_addr(2 downto 0),
      CE => queue_push,
      CLK => ACLK,
      D => \Not_Using_XPM.Using_BRAM.Native.Using_B36_Sx.The_BRAMs[3].RAMB36_I1\(16),
      Q => \M_AXI_WDATA_reg[31]\(16),
      Q31 => \NLW_w_fifo_mem_reg[31][Data][16]_srl32_Q31_UNCONNECTED\
    );
\w_fifo_mem_reg[31][Data][17]_srl32\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4) => w_read_fifo_addr(4),
      A(3) => \^a\(0),
      A(2 downto 0) => w_read_fifo_addr(2 downto 0),
      CE => queue_push,
      CLK => ACLK,
      D => \Not_Using_XPM.Using_BRAM.Native.Using_B36_Sx.The_BRAMs[3].RAMB36_I1\(17),
      Q => \M_AXI_WDATA_reg[31]\(17),
      Q31 => \NLW_w_fifo_mem_reg[31][Data][17]_srl32_Q31_UNCONNECTED\
    );
\w_fifo_mem_reg[31][Data][18]_srl32\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4) => w_read_fifo_addr(4),
      A(3) => \^a\(0),
      A(2 downto 0) => w_read_fifo_addr(2 downto 0),
      CE => queue_push,
      CLK => ACLK,
      D => \Not_Using_XPM.Using_BRAM.Native.Using_B36_Sx.The_BRAMs[3].RAMB36_I1\(18),
      Q => \M_AXI_WDATA_reg[31]\(18),
      Q31 => \NLW_w_fifo_mem_reg[31][Data][18]_srl32_Q31_UNCONNECTED\
    );
\w_fifo_mem_reg[31][Data][19]_srl32\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4) => w_read_fifo_addr(4),
      A(3) => \^a\(0),
      A(2 downto 0) => w_read_fifo_addr(2 downto 0),
      CE => queue_push,
      CLK => ACLK,
      D => \Not_Using_XPM.Using_BRAM.Native.Using_B36_Sx.The_BRAMs[3].RAMB36_I1\(19),
      Q => \M_AXI_WDATA_reg[31]\(19),
      Q31 => \NLW_w_fifo_mem_reg[31][Data][19]_srl32_Q31_UNCONNECTED\
    );
\w_fifo_mem_reg[31][Data][1]_srl32\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4) => w_read_fifo_addr(4),
      A(3) => \^a\(0),
      A(2 downto 0) => w_read_fifo_addr(2 downto 0),
      CE => queue_push,
      CLK => ACLK,
      D => \Not_Using_XPM.Using_BRAM.Native.Using_B36_Sx.The_BRAMs[3].RAMB36_I1\(1),
      Q => \M_AXI_WDATA_reg[31]\(1),
      Q31 => \NLW_w_fifo_mem_reg[31][Data][1]_srl32_Q31_UNCONNECTED\
    );
\w_fifo_mem_reg[31][Data][20]_srl32\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4) => w_read_fifo_addr(4),
      A(3) => \^a\(0),
      A(2 downto 0) => w_read_fifo_addr(2 downto 0),
      CE => queue_push,
      CLK => ACLK,
      D => \Not_Using_XPM.Using_BRAM.Native.Using_B36_Sx.The_BRAMs[3].RAMB36_I1\(20),
      Q => \M_AXI_WDATA_reg[31]\(20),
      Q31 => \NLW_w_fifo_mem_reg[31][Data][20]_srl32_Q31_UNCONNECTED\
    );
\w_fifo_mem_reg[31][Data][21]_srl32\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4) => w_read_fifo_addr(4),
      A(3) => \^a\(0),
      A(2 downto 0) => w_read_fifo_addr(2 downto 0),
      CE => queue_push,
      CLK => ACLK,
      D => \Not_Using_XPM.Using_BRAM.Native.Using_B36_Sx.The_BRAMs[3].RAMB36_I1\(21),
      Q => \M_AXI_WDATA_reg[31]\(21),
      Q31 => \NLW_w_fifo_mem_reg[31][Data][21]_srl32_Q31_UNCONNECTED\
    );
\w_fifo_mem_reg[31][Data][22]_srl32\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4) => w_read_fifo_addr(4),
      A(3) => \^a\(0),
      A(2 downto 0) => w_read_fifo_addr(2 downto 0),
      CE => queue_push,
      CLK => ACLK,
      D => \Not_Using_XPM.Using_BRAM.Native.Using_B36_Sx.The_BRAMs[3].RAMB36_I1\(22),
      Q => \M_AXI_WDATA_reg[31]\(22),
      Q31 => \NLW_w_fifo_mem_reg[31][Data][22]_srl32_Q31_UNCONNECTED\
    );
\w_fifo_mem_reg[31][Data][23]_srl32\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4) => w_read_fifo_addr(4),
      A(3) => \^a\(0),
      A(2 downto 0) => w_read_fifo_addr(2 downto 0),
      CE => queue_push,
      CLK => ACLK,
      D => \Not_Using_XPM.Using_BRAM.Native.Using_B36_Sx.The_BRAMs[3].RAMB36_I1\(23),
      Q => \M_AXI_WDATA_reg[31]\(23),
      Q31 => \NLW_w_fifo_mem_reg[31][Data][23]_srl32_Q31_UNCONNECTED\
    );
\w_fifo_mem_reg[31][Data][24]_srl32\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4) => w_read_fifo_addr(4),
      A(3) => \^a\(0),
      A(2 downto 0) => w_read_fifo_addr(2 downto 0),
      CE => queue_push,
      CLK => ACLK,
      D => \Not_Using_XPM.Using_BRAM.Native.Using_B36_Sx.The_BRAMs[3].RAMB36_I1\(24),
      Q => \M_AXI_WDATA_reg[31]\(24),
      Q31 => \NLW_w_fifo_mem_reg[31][Data][24]_srl32_Q31_UNCONNECTED\
    );
\w_fifo_mem_reg[31][Data][25]_srl32\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4) => w_read_fifo_addr(4),
      A(3) => \^a\(0),
      A(2 downto 0) => w_read_fifo_addr(2 downto 0),
      CE => queue_push,
      CLK => ACLK,
      D => \Not_Using_XPM.Using_BRAM.Native.Using_B36_Sx.The_BRAMs[3].RAMB36_I1\(25),
      Q => \M_AXI_WDATA_reg[31]\(25),
      Q31 => \NLW_w_fifo_mem_reg[31][Data][25]_srl32_Q31_UNCONNECTED\
    );
\w_fifo_mem_reg[31][Data][26]_srl32\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4) => w_read_fifo_addr(4),
      A(3) => \^a\(0),
      A(2 downto 0) => w_read_fifo_addr(2 downto 0),
      CE => queue_push,
      CLK => ACLK,
      D => \Not_Using_XPM.Using_BRAM.Native.Using_B36_Sx.The_BRAMs[3].RAMB36_I1\(26),
      Q => \M_AXI_WDATA_reg[31]\(26),
      Q31 => \NLW_w_fifo_mem_reg[31][Data][26]_srl32_Q31_UNCONNECTED\
    );
\w_fifo_mem_reg[31][Data][27]_srl32\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4) => w_read_fifo_addr(4),
      A(3) => \^a\(0),
      A(2 downto 0) => w_read_fifo_addr(2 downto 0),
      CE => queue_push,
      CLK => ACLK,
      D => \Not_Using_XPM.Using_BRAM.Native.Using_B36_Sx.The_BRAMs[3].RAMB36_I1\(27),
      Q => \M_AXI_WDATA_reg[31]\(27),
      Q31 => \NLW_w_fifo_mem_reg[31][Data][27]_srl32_Q31_UNCONNECTED\
    );
\w_fifo_mem_reg[31][Data][28]_srl32\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4) => w_read_fifo_addr(4),
      A(3) => \^a\(0),
      A(2 downto 0) => w_read_fifo_addr(2 downto 0),
      CE => queue_push,
      CLK => ACLK,
      D => \Not_Using_XPM.Using_BRAM.Native.Using_B36_Sx.The_BRAMs[3].RAMB36_I1\(28),
      Q => \M_AXI_WDATA_reg[31]\(28),
      Q31 => \NLW_w_fifo_mem_reg[31][Data][28]_srl32_Q31_UNCONNECTED\
    );
\w_fifo_mem_reg[31][Data][29]_srl32\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4) => w_read_fifo_addr(4),
      A(3) => \^a\(0),
      A(2 downto 0) => w_read_fifo_addr(2 downto 0),
      CE => queue_push,
      CLK => ACLK,
      D => \Not_Using_XPM.Using_BRAM.Native.Using_B36_Sx.The_BRAMs[3].RAMB36_I1\(29),
      Q => \M_AXI_WDATA_reg[31]\(29),
      Q31 => \NLW_w_fifo_mem_reg[31][Data][29]_srl32_Q31_UNCONNECTED\
    );
\w_fifo_mem_reg[31][Data][2]_srl32\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4) => w_read_fifo_addr(4),
      A(3) => \^a\(0),
      A(2 downto 0) => w_read_fifo_addr(2 downto 0),
      CE => queue_push,
      CLK => ACLK,
      D => \Not_Using_XPM.Using_BRAM.Native.Using_B36_Sx.The_BRAMs[3].RAMB36_I1\(2),
      Q => \M_AXI_WDATA_reg[31]\(2),
      Q31 => \NLW_w_fifo_mem_reg[31][Data][2]_srl32_Q31_UNCONNECTED\
    );
\w_fifo_mem_reg[31][Data][30]_srl32\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4) => w_read_fifo_addr(4),
      A(3) => \^a\(0),
      A(2 downto 0) => w_read_fifo_addr(2 downto 0),
      CE => queue_push,
      CLK => ACLK,
      D => \Not_Using_XPM.Using_BRAM.Native.Using_B36_Sx.The_BRAMs[3].RAMB36_I1\(30),
      Q => \M_AXI_WDATA_reg[31]\(30),
      Q31 => \NLW_w_fifo_mem_reg[31][Data][30]_srl32_Q31_UNCONNECTED\
    );
\w_fifo_mem_reg[31][Data][31]_srl32\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4) => w_read_fifo_addr(4),
      A(3) => \^a\(0),
      A(2 downto 0) => w_read_fifo_addr(2 downto 0),
      CE => queue_push,
      CLK => ACLK,
      D => \Not_Using_XPM.Using_BRAM.Native.Using_B36_Sx.The_BRAMs[3].RAMB36_I1\(31),
      Q => \M_AXI_WDATA_reg[31]\(31),
      Q31 => \NLW_w_fifo_mem_reg[31][Data][31]_srl32_Q31_UNCONNECTED\
    );
\w_fifo_mem_reg[31][Data][3]_srl32\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4) => w_read_fifo_addr(4),
      A(3) => \^a\(0),
      A(2 downto 0) => w_read_fifo_addr(2 downto 0),
      CE => queue_push,
      CLK => ACLK,
      D => \Not_Using_XPM.Using_BRAM.Native.Using_B36_Sx.The_BRAMs[3].RAMB36_I1\(3),
      Q => \M_AXI_WDATA_reg[31]\(3),
      Q31 => \NLW_w_fifo_mem_reg[31][Data][3]_srl32_Q31_UNCONNECTED\
    );
\w_fifo_mem_reg[31][Data][4]_srl32\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4) => w_read_fifo_addr(4),
      A(3) => \^a\(0),
      A(2 downto 0) => w_read_fifo_addr(2 downto 0),
      CE => queue_push,
      CLK => ACLK,
      D => \Not_Using_XPM.Using_BRAM.Native.Using_B36_Sx.The_BRAMs[3].RAMB36_I1\(4),
      Q => \M_AXI_WDATA_reg[31]\(4),
      Q31 => \NLW_w_fifo_mem_reg[31][Data][4]_srl32_Q31_UNCONNECTED\
    );
\w_fifo_mem_reg[31][Data][5]_srl32\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4) => w_read_fifo_addr(4),
      A(3) => \^a\(0),
      A(2 downto 0) => w_read_fifo_addr(2 downto 0),
      CE => queue_push,
      CLK => ACLK,
      D => \Not_Using_XPM.Using_BRAM.Native.Using_B36_Sx.The_BRAMs[3].RAMB36_I1\(5),
      Q => \M_AXI_WDATA_reg[31]\(5),
      Q31 => \NLW_w_fifo_mem_reg[31][Data][5]_srl32_Q31_UNCONNECTED\
    );
\w_fifo_mem_reg[31][Data][6]_srl32\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4) => w_read_fifo_addr(4),
      A(3) => \^a\(0),
      A(2 downto 0) => w_read_fifo_addr(2 downto 0),
      CE => queue_push,
      CLK => ACLK,
      D => \Not_Using_XPM.Using_BRAM.Native.Using_B36_Sx.The_BRAMs[3].RAMB36_I1\(6),
      Q => \M_AXI_WDATA_reg[31]\(6),
      Q31 => \NLW_w_fifo_mem_reg[31][Data][6]_srl32_Q31_UNCONNECTED\
    );
\w_fifo_mem_reg[31][Data][7]_srl32\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4) => w_read_fifo_addr(4),
      A(3) => \^a\(0),
      A(2 downto 0) => w_read_fifo_addr(2 downto 0),
      CE => queue_push,
      CLK => ACLK,
      D => \Not_Using_XPM.Using_BRAM.Native.Using_B36_Sx.The_BRAMs[3].RAMB36_I1\(7),
      Q => \M_AXI_WDATA_reg[31]\(7),
      Q31 => \NLW_w_fifo_mem_reg[31][Data][7]_srl32_Q31_UNCONNECTED\
    );
\w_fifo_mem_reg[31][Data][8]_srl32\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4) => w_read_fifo_addr(4),
      A(3) => \^a\(0),
      A(2 downto 0) => w_read_fifo_addr(2 downto 0),
      CE => queue_push,
      CLK => ACLK,
      D => \Not_Using_XPM.Using_BRAM.Native.Using_B36_Sx.The_BRAMs[3].RAMB36_I1\(8),
      Q => \M_AXI_WDATA_reg[31]\(8),
      Q31 => \NLW_w_fifo_mem_reg[31][Data][8]_srl32_Q31_UNCONNECTED\
    );
\w_fifo_mem_reg[31][Data][9]_srl32\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4) => w_read_fifo_addr(4),
      A(3) => \^a\(0),
      A(2 downto 0) => w_read_fifo_addr(2 downto 0),
      CE => queue_push,
      CLK => ACLK,
      D => \Not_Using_XPM.Using_BRAM.Native.Using_B36_Sx.The_BRAMs[3].RAMB36_I1\(9),
      Q => \M_AXI_WDATA_reg[31]\(9),
      Q31 => \NLW_w_fifo_mem_reg[31][Data][9]_srl32_Q31_UNCONNECTED\
    );
\w_fifo_mem_reg[31][Last][-1111111111]_srl32\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4) => w_read_fifo_addr(4),
      A(3) => \^a\(0),
      A(2 downto 0) => w_read_fifo_addr(2 downto 0),
      CE => queue_push,
      CLK => ACLK,
      D => \write_data_info[0][Last]\,
      Q => \write_data_ordered_info[0][Last]\,
      Q31 => \NLW_w_fifo_mem_reg[31][Last][-1111111111]_srl32_Q31_UNCONNECTED\
    );
\write_seq_id[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \write_seq_id_reg__0\(0),
      O => \plusOp__0\(0)
    );
\write_seq_id[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \write_seq_id_reg__0\(0),
      I1 => \write_seq_id_reg__0\(1),
      O => \plusOp__0\(1)
    );
\write_seq_id[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \write_seq_id_reg__0\(2),
      I1 => \write_seq_id_reg__0\(1),
      I2 => \write_seq_id_reg__0\(0),
      O => \plusOp__0\(2)
    );
\write_seq_id[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => \write_seq_id_reg__0\(3),
      I1 => \write_seq_id_reg__0\(0),
      I2 => \write_seq_id_reg__0\(1),
      I3 => \write_seq_id_reg__0\(2),
      O => \plusOp__0\(3)
    );
\write_seq_id[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => \write_seq_id_reg__0\(4),
      I1 => \write_seq_id_reg__0\(2),
      I2 => \write_seq_id_reg__0\(1),
      I3 => \write_seq_id_reg__0\(0),
      I4 => \write_seq_id_reg__0\(3),
      O => \plusOp__0\(4)
    );
\write_seq_id[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
        port map (
      I0 => \write_seq_id_reg__0\(5),
      I1 => \write_seq_id_reg__0\(3),
      I2 => \write_seq_id_reg__0\(0),
      I3 => \write_seq_id_reg__0\(1),
      I4 => \write_seq_id_reg__0\(2),
      I5 => \write_seq_id_reg__0\(4),
      O => \plusOp__0\(5)
    );
\write_seq_id[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \write_seq_id_reg__0\(6),
      I1 => \write_seq_id[6]_i_2_n_0\,
      I2 => \write_seq_id_reg__0\(5),
      O => \plusOp__0\(6)
    );
\write_seq_id[6]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => \write_seq_id_reg__0\(4),
      I1 => \write_seq_id_reg__0\(2),
      I2 => \write_seq_id_reg__0\(1),
      I3 => \write_seq_id_reg__0\(0),
      I4 => \write_seq_id_reg__0\(3),
      O => \write_seq_id[6]_i_2_n_0\
    );
\write_seq_id_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => queue_push26_out,
      D => \plusOp__0\(0),
      Q => \write_seq_id_reg__0\(0),
      R => ARESET_I
    );
\write_seq_id_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => queue_push26_out,
      D => \plusOp__0\(1),
      Q => \write_seq_id_reg__0\(1),
      R => ARESET_I
    );
\write_seq_id_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => queue_push26_out,
      D => \plusOp__0\(2),
      Q => \write_seq_id_reg__0\(2),
      R => ARESET_I
    );
\write_seq_id_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => queue_push26_out,
      D => \plusOp__0\(3),
      Q => \write_seq_id_reg__0\(3),
      R => ARESET_I
    );
\write_seq_id_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => queue_push26_out,
      D => \plusOp__0\(4),
      Q => \write_seq_id_reg__0\(4),
      R => ARESET_I
    );
\write_seq_id_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => queue_push26_out,
      D => \plusOp__0\(5),
      Q => \write_seq_id_reg__0\(5),
      R => ARESET_I
    );
\write_seq_id_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => queue_push26_out,
      D => \plusOp__0\(6),
      Q => \write_seq_id_reg__0\(6),
      R => ARESET_I
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_system_cache_0_0_sc_update is
  port (
    Q : out STD_LOGIC;
    update_tag_conflict : out STD_LOGIC;
    update_piperun : out STD_LOGIC;
    e_fifo_full : out STD_LOGIC;
    M0_AXI_RREADY : out STD_LOGIC;
    update_data_we : out STD_LOGIC;
    update_word_cnt_en : out STD_LOGIC;
    update_write_miss_full : out STD_LOGIC;
    \Use_FPGA.Full_Inst\ : out STD_LOGIC;
    \Use_FPGA.Almost_Empty_Inst\ : out STD_LOGIC;
    backend_rd_data_pop : out STD_LOGIC;
    bs_fifo_full : out STD_LOGIC;
    queue_push120_out : out STD_LOGIC;
    sel : out STD_LOGIC;
    ri_allocate : out STD_LOGIC;
    update_readback_available : out STD_LOGIC;
    WEB : out STD_LOGIC_VECTOR ( 1 downto 0 );
    update_cur_tag_rd_way : out STD_LOGIC;
    \ri_port_reg[0]_0\ : out STD_LOGIC;
    \Not_Using_XPM.Using_BRAM.Native.Using_B36_Sx.The_BRAMs[3].RAMB36_I1\ : out STD_LOGIC;
    update_write_miss_ongoing_reg_0 : out STD_LOGIC;
    update_word_cnt_last : out STD_LOGIC;
    ri_way : out STD_LOGIC;
    update_lock_release : out STD_LOGIC;
    \update_release_tag[Valid]\ : out STD_LOGIC;
    \S_AXI_BID_reg[0]\ : out STD_LOGIC;
    \update_wma_data_reg[24]_0\ : out STD_LOGIC;
    \pending_write_reg[4]\ : out STD_LOGIC;
    update_done_ar_reg_0 : out STD_LOGIC;
    \Long_External_Burst.update_rb_pos_phase_reg_0\ : out STD_LOGIC;
    \in\ : out STD_LOGIC;
    \Long_External_Burst.update_rb_pos_phase_reg_1\ : out STD_LOGIC;
    update_done_evict : out STD_LOGIC;
    update_done_bs : out STD_LOGIC;
    update_rm_alloc_ongoing_reg_0 : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \update_read_data_info[0,0][Last]\ : out STD_LOGIC;
    \write_data_info[0][Valid]\ : out STD_LOGIC;
    \update_wr_offset_cnt_reg[0]_0\ : out STD_LOGIC;
    update_wma_data_valid : out STD_LOGIC;
    p_138_in : out STD_LOGIC;
    \write_data_info[0][Last]\ : out STD_LOGIC;
    update_rm_alloc_ongoing : out STD_LOGIC;
    ADDRB : out STD_LOGIC_VECTOR ( 7 downto 0 );
    update_done_tag_write_reg_0 : out STD_LOGIC;
    \update_read_data_info[0,1][Valid]\ : out STD_LOGIC;
    \update_read_data_info[0,0][Valid]\ : out STD_LOGIC;
    update_ext_bresp_any : out STD_LOGIC;
    \Not_Using_XPM.Using_BRAM.Native.Using_B36_Sx.The_BRAMs[1].RAMB36_I1\ : out STD_LOGIC_VECTOR ( 17 downto 0 );
    ADDRBWRADDR : out STD_LOGIC_VECTOR ( 11 downto 0 );
    M0_AXI_BREADY : out STD_LOGIC;
    update_readback_possible : out STD_LOGIC;
    update_read_miss_start : out STD_LOGIC;
    ENB : out STD_LOGIC;
    DATA_INB : out STD_LOGIC_VECTOR ( 18 downto 0 );
    \M_AXI_WSTRB_reg[3]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \M_AXI_WDATA_reg[31]\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    queue_push29_out : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    pending_write_is_1_reg : out STD_LOGIC;
    \lu_check_valid_bits_reg[1]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    lu_mem_releasing_lock : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \lu_check_valid_bits_reg[1]_0\ : out STD_LOGIC;
    \lu_check_valid_bits_reg[1]_1\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S_1 : out STD_LOGIC;
    \lu_check_tag_hit_reg[0]\ : out STD_LOGIC;
    \lu_check_tag_hit_reg[1]\ : out STD_LOGIC;
    queue_push : out STD_LOGIC;
    \Use_FPGA.Almost_Full_Inst\ : out STD_LOGIC;
    \Use_FPGA.Almost_Full_Inst_0\ : out STD_LOGIC;
    \S_AXI_BRESP_reg[0]\ : out STD_LOGIC;
    \S_AXI_BRESP_reg[1]\ : out STD_LOGIC;
    M_AXI_ARVALID_I_reg : out STD_LOGIC;
    \lookup_offset_len_cnt_reg[3]\ : out STD_LOGIC;
    \Not_Using_XPM.Using_BRAM.Native.Using_B36_Sx.The_BRAMs[3].RAMB36_I1_0\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    O : out STD_LOGIC;
    \Not_Using_XPM.Using_BRAM.Native.Using_B36_Sx.The_BRAMs[3].RAMB36_I1_1\ : out STD_LOGIC;
    update_write_miss_busy : out STD_LOGIC_VECTOR ( 1 downto 0 );
    ACLK : in STD_LOGIC;
    ARESET : in STD_LOGIC;
    \The_Compare[0].sel_reg\ : in STD_LOGIC;
    A_0 : in STD_LOGIC;
    \The_Compare[2].sel_reg\ : in STD_LOGIC;
    access_valid : in STD_LOGIC;
    ud_new_tag_valid2 : in STD_LOGIC;
    update_read_miss : in STD_LOGIC;
    S : in STD_LOGIC;
    S_2 : in STD_LOGIC;
    \update_info_reg[Allocate]\ : in STD_LOGIC;
    update_valid : in STD_LOGIC;
    lookup_push_write_miss : in STD_LOGIC;
    M0_AXI_RVALID : in STD_LOGIC;
    \The_Compare[0].sel_reg_3\ : in STD_LOGIC;
    A_4 : in STD_LOGIC;
    \The_Compare[2].sel_reg_5\ : in STD_LOGIC;
    \The_Compare[3].sel_reg\ : in STD_LOGIC;
    \The_Compare[4].sel_reg\ : in STD_LOGIC;
    \The_Compare[5].sel_reg\ : in STD_LOGIC;
    \The_Compare[0].sel_reg_6\ : in STD_LOGIC;
    A_7 : in STD_LOGIC;
    \The_Compare[2].sel_reg_8\ : in STD_LOGIC;
    \The_Compare[3].sel_reg_9\ : in STD_LOGIC;
    \The_Compare[4].sel_reg_10\ : in STD_LOGIC;
    \The_Compare[5].sel_reg_11\ : in STD_LOGIC;
    \update_info[Allocate]\ : in STD_LOGIC;
    \update_info[Wr]\ : in STD_LOGIC;
    \lu_check_info_reg[Port_Num][0]\ : in STD_LOGIC;
    lookup_wm_allocate : in STD_LOGIC;
    \write_req_info[0][Internal]\ : in STD_LOGIC;
    lookup_wm_evict : in STD_LOGIC;
    \lu_check_info_reg[Kind]\ : in STD_LOGIC;
    update_way : in STD_LOGIC;
    \write_req_info[0][Port_Num]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \update_info[Kind]\ : in STD_LOGIC;
    \update_info[Early]\ : in STD_LOGIC;
    \update_info[Internal_Cmd]\ : in STD_LOGIC;
    lookup_wm_allow_write : in STD_LOGIC;
    lookup_wm_will_use : in STD_LOGIC;
    write_data_full : in STD_LOGIC;
    \update_info_reg[Port_Num][0]\ : in STD_LOGIC;
    need_to_stall_write_reg : in STD_LOGIC;
    update_done_tag_write_reg_1 : in STD_LOGIC;
    \Use_FPGA.Full_Inst_0\ : in STD_LOGIC;
    update_read_miss_ongoing_reg_0 : in STD_LOGIC;
    wr_port_data_last_i_reg : in STD_LOGIC;
    \ri_way_reg[0]_0\ : in STD_LOGIC;
    \Use_FPGA.Full_Inst_1\ : in STD_LOGIC;
    \Use_FPGA.Full_Inst_2\ : in STD_LOGIC;
    update_rm_alloc_ongoing_reg_1 : in STD_LOGIC;
    \bs_fifo_mem_reg[0][Src][1]_0\ : in STD_LOGIC;
    \bs_fifo_mem_reg[0][Src][0]_0\ : in STD_LOGIC;
    update_need_bs : in STD_LOGIC;
    M0_AXI_BVALID : in STD_LOGIC;
    r_miss_fifo_full : in STD_LOGIC;
    \read_data_status[0,0][Hit_Full]\ : in STD_LOGIC;
    \lookup_read_data_info[0,0][Valid]\ : in STD_LOGIC;
    \access_data_info[0,1][Last]\ : in STD_LOGIC;
    \access_data_info[0,0][Last]\ : in STD_LOGIC;
    wr_port_data_valid_i_reg : in STD_LOGIC;
    update_wr_miss_rs_last : in STD_LOGIC;
    write_data_almost_full : in STD_LOGIC;
    update_need_tag_write : in STD_LOGIC;
    \update_info_reg[Addr][31]\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    M0_AXI_RLAST : in STD_LOGIC;
    \Use_FPGA.Empty_Inst\ : in STD_LOGIC;
    \Use_FPGA.Empty_Inst_0\ : in STD_LOGIC;
    DATA_OUTB : in STD_LOGIC_VECTOR ( 35 downto 0 );
    \The_Bit[0].Using_FPGA.Using_Reset.FDS_Inst\ : in STD_LOGIC;
    aw_fifo_full : in STD_LOGIC;
    need_to_stall_write_reg_0 : in STD_LOGIC;
    \The_Bit[0].Using_FPGA.Using_Reset.FDS_Inst_0\ : in STD_LOGIC;
    queue_full : in STD_LOGIC;
    update_miss : in STD_LOGIC;
    \wr_port_data_info_reg[0][BE][3]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \wr_port_data_info_reg[0][BE][3]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \Not_Using_XPM.Using_BRAM.Native.Using_B36_Sx.The_BRAMs[3].RAMB36_I1_2\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \Not_Using_XPM.Using_BRAM.Native.Using_B36_Sx.The_BRAMs[3].RAMB36_I1_3\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \wr_port_data_info_reg[0][Data][31]\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    lu_mem_removed_way_hold : in STD_LOGIC_VECTOR ( 1 downto 0 );
    lud_mem_conflict : in STD_LOGIC;
    DATA_OUTA : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \lu_mem_info_reg[Addr][11]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    B_Vec : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \lu_mem_info_reg[Addr][10]\ : in STD_LOGIC;
    pending_write_is_1 : in STD_LOGIC;
    \Use_FPGA.Cnt_Bit_Gen[4].FDS_Inst\ : in STD_LOGIC;
    A : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Use_FPGA.Empty_Inst_1\ : in STD_LOGIC;
    r_miss_fifo_full_8 : in STD_LOGIC;
    \read_data_status[0,1][Hit_Full]\ : in STD_LOGIC;
    \lookup_read_data_info[0,1][Valid]\ : in STD_LOGIC;
    \lud_reg_valid_one_hot_reg[1]\ : in STD_LOGIC;
    \lud_reg_valid_one_hot_reg[0]\ : in STD_LOGIC;
    lud_mem_waiting_for_pipe_reg : in STD_LOGIC;
    lookup_offset_first : in STD_LOGIC;
    M0_AXI_RDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \lu_check_info_reg[Addr_Use][5]\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \lu_check_info_reg[Addr][5]\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \lu_check_info_reg[Addr_Stp][5]\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \update_info_reg[Len][7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \update_info_reg[Addr_Use][5]\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \update_info_reg[Addr_Stp][5]\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    M0_AXI_BRESP : in STD_LOGIC_VECTOR ( 1 downto 0 );
    p_3_in : in STD_LOGIC;
    p_2_in : in STD_LOGIC;
    p_1_in3_in : in STD_LOGIC;
    \wr_port_data_info_reg[0][BE][0]\ : in STD_LOGIC;
    lopt : out STD_LOGIC;
    lopt_1 : in STD_LOGIC;
    lopt_2 : out STD_LOGIC;
    lopt_3 : in STD_LOGIC;
    lopt_4 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_system_cache_0_0_sc_update : entity is "sc_update";
end design_1_system_cache_0_0_sc_update;

architecture STRUCTURE of design_1_system_cache_0_0_sc_update is
  signal A136_out : STD_LOGIC;
  signal A17_out : STD_LOGIC;
  signal A18_out : STD_LOGIC;
  signal A_N : STD_LOGIC;
  signal \^d\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal FIFO_BS_Pointer_n_7 : STD_LOGIC;
  signal FIFO_ED_Pointer_n_0 : STD_LOGIC;
  signal FIFO_ED_Pointer_n_1 : STD_LOGIC;
  signal FIFO_ED_Pointer_n_2 : STD_LOGIC;
  signal FIFO_ED_Pointer_n_30 : STD_LOGIC;
  signal FIFO_ED_Pointer_n_34 : STD_LOGIC;
  signal FIFO_ED_Pointer_n_35 : STD_LOGIC;
  signal FIFO_ED_Pointer_n_4 : STD_LOGIC;
  signal FIFO_ED_Pointer_n_8 : STD_LOGIC;
  signal FIFO_ED_Pointer_n_9 : STD_LOGIC;
  signal FIFO_E_Pointer_n_8 : STD_LOGIC;
  signal FIFO_RI_Pointer_n_11 : STD_LOGIC;
  signal FIFO_WMAD_Pointer_n_2 : STD_LOGIC;
  signal FIFO_WMAD_Pointer_n_3 : STD_LOGIC;
  signal FIFO_WMAD_Pointer_n_4 : STD_LOGIC;
  signal FIFO_WMAD_Pointer_n_5 : STD_LOGIC;
  signal FIFO_WMAD_Pointer_n_6 : STD_LOGIC;
  signal FIFO_WMAD_Pointer_n_7 : STD_LOGIC;
  signal FIFO_WMA_Pointer_n_11 : STD_LOGIC;
  signal FIFO_WMA_Pointer_n_12 : STD_LOGIC;
  signal FIFO_WMA_Pointer_n_15 : STD_LOGIC;
  signal FIFO_WMA_Pointer_n_16 : STD_LOGIC;
  signal FIFO_WMA_Pointer_n_17 : STD_LOGIC;
  signal FIFO_WMA_Pointer_n_19 : STD_LOGIC;
  signal FIFO_WMA_Pointer_n_20 : STD_LOGIC;
  signal FIFO_WMA_Pointer_n_24 : STD_LOGIC;
  signal FIFO_WMA_Pointer_n_25 : STD_LOGIC;
  signal FIFO_WMA_Pointer_n_26 : STD_LOGIC;
  signal FIFO_WMA_Pointer_n_27 : STD_LOGIC;
  signal FIFO_WMA_Pointer_n_28 : STD_LOGIC;
  signal FIFO_WMA_Pointer_n_61 : STD_LOGIC;
  signal FIFO_WMA_Pointer_n_62 : STD_LOGIC;
  signal FIFO_WMA_Pointer_n_63 : STD_LOGIC;
  signal FIFO_WMA_Pointer_n_64 : STD_LOGIC;
  signal FIFO_WMA_Pointer_n_65 : STD_LOGIC;
  signal FIFO_WMA_Pointer_n_7 : STD_LOGIC;
  signal FIFO_WM_Pointer_n_10 : STD_LOGIC;
  signal FIFO_WM_Pointer_n_12 : STD_LOGIC;
  signal FIFO_WM_Pointer_n_13 : STD_LOGIC;
  signal FIFO_WM_Pointer_n_14 : STD_LOGIC;
  signal FIFO_WM_Pointer_n_7 : STD_LOGIC;
  signal FIFO_WM_Pointer_n_8 : STD_LOGIC;
  signal \^long_external_burst.update_rb_pos_phase_reg_0\ : STD_LOGIC;
  signal \^long_external_burst.update_rb_pos_phase_reg_1\ : STD_LOGIC;
  signal \^m0_axi_rready\ : STD_LOGIC;
  signal \^not_using_xpm.using_bram.native.using_b36_sx.the_brams[1].ramb36_i1\ : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal \^not_using_xpm.using_bram.native.using_b36_sx.the_brams[3].ramb36_i1\ : STD_LOGIC;
  signal \^q\ : STD_LOGIC;
  signal S_0 : STD_LOGIC;
  signal S_3 : STD_LOGIC;
  signal S_4 : STD_LOGIC;
  signal S_5 : STD_LOGIC;
  signal \^s_axi_bid_reg[0]\ : STD_LOGIC;
  signal UD_RD_And_Inst7_n_3 : STD_LOGIC;
  signal UD_RD_Or_Inst3_n_1 : STD_LOGIC;
  signal \^use_fpga.almost_empty_inst\ : STD_LOGIC;
  signal \Use_FPGA_1.LUT_Refresh_Inst_i_3_n_0\ : STD_LOGIC;
  signal \Using_FPGA.MUXCY_I_i_8_n_0\ : STD_LOGIC;
  signal \Using_FPGA.MUXCY_I_i_9_n_0\ : STD_LOGIC;
  signal \^backend_rd_data_pop\ : STD_LOGIC;
  signal backend_rd_data_use : STD_LOGIC;
  signal backend_rd_data_use_ii : STD_LOGIC;
  signal bp_fifo_empty : STD_LOGIC;
  signal \bp_fifo_mem_reg[15][BRESP][0]_srl16_n_0\ : STD_LOGIC;
  signal \bp_fifo_mem_reg[15][BRESP][1]_srl16_n_0\ : STD_LOGIC;
  signal bp_read_fifo_addr : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal bs_exist : STD_LOGIC;
  signal \bs_fifo_mem[15][Src]\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \bs_fifo_mem_reg[10][Src]__0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \bs_fifo_mem_reg[11][Src]__0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \bs_fifo_mem_reg[12][Src]__0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \bs_fifo_mem_reg[13][Src]__0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \bs_fifo_mem_reg[14][Src]__0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \bs_fifo_mem_reg[15][Port_Num][0]_srl16_n_0\ : STD_LOGIC;
  signal \bs_fifo_mem_reg[15][Slv][-1111111111]_srl16_n_0\ : STD_LOGIC;
  signal \bs_fifo_mem_reg[15][Src]__0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \bs_fifo_mem_reg[1][Src]__0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \bs_fifo_mem_reg[2][Src]__0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \bs_fifo_mem_reg[3][Src]__0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \bs_fifo_mem_reg[4][Src]__0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \bs_fifo_mem_reg[5][Src]__0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \bs_fifo_mem_reg[6][Src]__0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \bs_fifo_mem_reg[7][Src]__0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \bs_fifo_mem_reg[8][Src]__0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \bs_fifo_mem_reg[9][Src]__0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal bs_read_fifo_addr : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal bs_slv : STD_LOGIC;
  signal bs_src : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal e_fifo_empty : STD_LOGIC;
  signal \e_fifo_mem_reg[15][Offset][10]_srl16_n_0\ : STD_LOGIC;
  signal \e_fifo_mem_reg[15][Offset][11]_srl16_n_0\ : STD_LOGIC;
  signal \e_fifo_mem_reg[15][Offset][12]_srl16_n_0\ : STD_LOGIC;
  signal \e_fifo_mem_reg[15][Offset][13]_srl16_n_0\ : STD_LOGIC;
  signal \e_fifo_mem_reg[15][Offset][6]_srl16_n_0\ : STD_LOGIC;
  signal \e_fifo_mem_reg[15][Offset][7]_srl16_n_0\ : STD_LOGIC;
  signal \e_fifo_mem_reg[15][Offset][8]_srl16_n_0\ : STD_LOGIC;
  signal \e_fifo_mem_reg[15][Offset][9]_srl16_n_0\ : STD_LOGIC;
  signal \e_fifo_mem_reg[15][Way][0]_srl16_n_0\ : STD_LOGIC;
  signal e_read_fifo_addr : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^in\ : STD_LOGIC;
  signal lookup_next_is_last_beat_i_10_n_0 : STD_LOGIC;
  signal lookup_next_is_last_beat_i_11_n_0 : STD_LOGIC;
  signal \^lopt\ : STD_LOGIC;
  signal \^lopt_1\ : STD_LOGIC;
  signal lopt_10 : STD_LOGIC;
  signal lopt_11 : STD_LOGIC;
  signal lopt_12 : STD_LOGIC;
  signal lopt_13 : STD_LOGIC;
  signal lopt_14 : STD_LOGIC;
  signal lopt_15 : STD_LOGIC;
  signal lopt_16 : STD_LOGIC;
  signal lopt_17 : STD_LOGIC;
  signal lopt_18 : STD_LOGIC;
  signal lopt_19 : STD_LOGIC;
  signal \^lopt_2\ : STD_LOGIC;
  signal lopt_20 : STD_LOGIC;
  signal lopt_21 : STD_LOGIC;
  signal lopt_22 : STD_LOGIC;
  signal lopt_23 : STD_LOGIC;
  signal lopt_24 : STD_LOGIC;
  signal lopt_25 : STD_LOGIC;
  signal lopt_26 : STD_LOGIC;
  signal lopt_27 : STD_LOGIC;
  signal lopt_28 : STD_LOGIC;
  signal lopt_29 : STD_LOGIC;
  signal \^lopt_3\ : STD_LOGIC;
  signal lopt_30 : STD_LOGIC;
  signal lopt_31 : STD_LOGIC;
  signal lopt_32 : STD_LOGIC;
  signal lopt_33 : STD_LOGIC;
  signal lopt_34 : STD_LOGIC;
  signal lopt_35 : STD_LOGIC;
  signal lopt_36 : STD_LOGIC;
  signal lopt_37 : STD_LOGIC;
  signal lopt_38 : STD_LOGIC;
  signal lopt_39 : STD_LOGIC;
  signal \^lopt_4\ : STD_LOGIC;
  signal lopt_40 : STD_LOGIC;
  signal lopt_41 : STD_LOGIC;
  signal lopt_42 : STD_LOGIC;
  signal lopt_43 : STD_LOGIC;
  signal lopt_44 : STD_LOGIC;
  signal lopt_45 : STD_LOGIC;
  signal lopt_46 : STD_LOGIC;
  signal lopt_47 : STD_LOGIC;
  signal lopt_48 : STD_LOGIC;
  signal lopt_49 : STD_LOGIC;
  signal lopt_5 : STD_LOGIC;
  signal lopt_50 : STD_LOGIC;
  signal lopt_51 : STD_LOGIC;
  signal lopt_52 : STD_LOGIC;
  signal lopt_53 : STD_LOGIC;
  signal lopt_54 : STD_LOGIC;
  signal lopt_55 : STD_LOGIC;
  signal lopt_56 : STD_LOGIC;
  signal lopt_57 : STD_LOGIC;
  signal lopt_58 : STD_LOGIC;
  signal lopt_59 : STD_LOGIC;
  signal lopt_6 : STD_LOGIC;
  signal lopt_60 : STD_LOGIC;
  signal lopt_61 : STD_LOGIC;
  signal lopt_62 : STD_LOGIC;
  signal lopt_63 : STD_LOGIC;
  signal lopt_64 : STD_LOGIC;
  signal lopt_65 : STD_LOGIC;
  signal lopt_66 : STD_LOGIC;
  signal lopt_67 : STD_LOGIC;
  signal lopt_68 : STD_LOGIC;
  signal lopt_69 : STD_LOGIC;
  signal lopt_7 : STD_LOGIC;
  signal lopt_70 : STD_LOGIC;
  signal lopt_71 : STD_LOGIC;
  signal lopt_72 : STD_LOGIC;
  signal lopt_73 : STD_LOGIC;
  signal lopt_74 : STD_LOGIC;
  signal lopt_75 : STD_LOGIC;
  signal lopt_76 : STD_LOGIC;
  signal lopt_77 : STD_LOGIC;
  signal lopt_78 : STD_LOGIC;
  signal lopt_79 : STD_LOGIC;
  signal lopt_8 : STD_LOGIC;
  signal lopt_80 : STD_LOGIC;
  signal lopt_9 : STD_LOGIC;
  signal \^lu_check_valid_bits_reg[1]_0\ : STD_LOGIC;
  signal \^lu_mem_releasing_lock\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal minusOp : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \minusOp__0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal p_0_in40_in : STD_LOGIC;
  signal p_0_in45_in : STD_LOGIC;
  signal p_0_in50_in : STD_LOGIC;
  signal p_0_in55_in : STD_LOGIC;
  signal p_0_in60_in : STD_LOGIC;
  signal p_107_in : STD_LOGIC;
  signal p_154_in : STD_LOGIC;
  signal p_155_in : STD_LOGIC;
  signal p_1_in : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal p_20_in : STD_LOGIC;
  signal \^pending_write_reg[4]\ : STD_LOGIC;
  signal plusOp : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal queue_pop : STD_LOGIC;
  signal queue_pop112_out : STD_LOGIC;
  signal queue_pop116_out : STD_LOGIC;
  signal queue_pop129_out : STD_LOGIC;
  signal queue_pop134_out : STD_LOGIC;
  signal queue_push118_out : STD_LOGIC;
  signal \^queue_push120_out\ : STD_LOGIC;
  signal queue_push125_out : STD_LOGIC;
  signal \ri_addr_reg_n_0_[0]\ : STD_LOGIC;
  signal \ri_addr_reg_n_0_[1]\ : STD_LOGIC;
  signal \ri_addr_reg_n_0_[2]\ : STD_LOGIC;
  signal \ri_addr_reg_n_0_[3]\ : STD_LOGIC;
  signal \ri_addr_reg_n_0_[4]\ : STD_LOGIC;
  signal \ri_addr_reg_n_0_[5]\ : STD_LOGIC;
  signal \^ri_allocate\ : STD_LOGIC;
  signal ri_evicted : STD_LOGIC;
  signal ri_exist : STD_LOGIC;
  signal \ri_fifo_mem_reg[15][Addr][0]_srl16_n_0\ : STD_LOGIC;
  signal \ri_fifo_mem_reg[15][Addr][10]_srl16_n_0\ : STD_LOGIC;
  signal \ri_fifo_mem_reg[15][Addr][11]_srl16_n_0\ : STD_LOGIC;
  signal \ri_fifo_mem_reg[15][Addr][12]_srl16_n_0\ : STD_LOGIC;
  signal \ri_fifo_mem_reg[15][Addr][13]_srl16_n_0\ : STD_LOGIC;
  signal \ri_fifo_mem_reg[15][Addr][14]_srl16_n_0\ : STD_LOGIC;
  signal \ri_fifo_mem_reg[15][Addr][15]_srl16_n_0\ : STD_LOGIC;
  signal \ri_fifo_mem_reg[15][Addr][16]_srl16_n_0\ : STD_LOGIC;
  signal \ri_fifo_mem_reg[15][Addr][17]_srl16_n_0\ : STD_LOGIC;
  signal \ri_fifo_mem_reg[15][Addr][18]_srl16_n_0\ : STD_LOGIC;
  signal \ri_fifo_mem_reg[15][Addr][19]_srl16_n_0\ : STD_LOGIC;
  signal \ri_fifo_mem_reg[15][Addr][1]_srl16_n_0\ : STD_LOGIC;
  signal \ri_fifo_mem_reg[15][Addr][20]_srl16_n_0\ : STD_LOGIC;
  signal \ri_fifo_mem_reg[15][Addr][21]_srl16_n_0\ : STD_LOGIC;
  signal \ri_fifo_mem_reg[15][Addr][22]_srl16_n_0\ : STD_LOGIC;
  signal \ri_fifo_mem_reg[15][Addr][23]_srl16_n_0\ : STD_LOGIC;
  signal \ri_fifo_mem_reg[15][Addr][24]_srl16_n_0\ : STD_LOGIC;
  signal \ri_fifo_mem_reg[15][Addr][25]_srl16_n_0\ : STD_LOGIC;
  signal \ri_fifo_mem_reg[15][Addr][26]_srl16_n_0\ : STD_LOGIC;
  signal \ri_fifo_mem_reg[15][Addr][27]_srl16_n_0\ : STD_LOGIC;
  signal \ri_fifo_mem_reg[15][Addr][28]_srl16_n_0\ : STD_LOGIC;
  signal \ri_fifo_mem_reg[15][Addr][29]_srl16_n_0\ : STD_LOGIC;
  signal \ri_fifo_mem_reg[15][Addr][2]_srl16_n_0\ : STD_LOGIC;
  signal \ri_fifo_mem_reg[15][Addr][30]_srl16_n_0\ : STD_LOGIC;
  signal \ri_fifo_mem_reg[15][Addr][31]_srl16_n_0\ : STD_LOGIC;
  signal \ri_fifo_mem_reg[15][Addr][3]_srl16_n_0\ : STD_LOGIC;
  signal \ri_fifo_mem_reg[15][Addr][4]_srl16_n_0\ : STD_LOGIC;
  signal \ri_fifo_mem_reg[15][Addr][5]_srl16_n_0\ : STD_LOGIC;
  signal \ri_fifo_mem_reg[15][Addr][6]_srl16_n_0\ : STD_LOGIC;
  signal \ri_fifo_mem_reg[15][Addr][7]_srl16_n_0\ : STD_LOGIC;
  signal \ri_fifo_mem_reg[15][Addr][8]_srl16_n_0\ : STD_LOGIC;
  signal \ri_fifo_mem_reg[15][Addr][9]_srl16_n_0\ : STD_LOGIC;
  signal \ri_fifo_mem_reg[15][Allocate][-1111111111]_srl16_n_0\ : STD_LOGIC;
  signal \ri_fifo_mem_reg[15][Evicted_Line][-1111111111]_srl16_n_0\ : STD_LOGIC;
  signal \ri_fifo_mem_reg[15][Kind][-1111111111]_srl16_n_0\ : STD_LOGIC;
  signal \ri_fifo_mem_reg[15][Len][0]_srl16_n_0\ : STD_LOGIC;
  signal \ri_fifo_mem_reg[15][Len][1]_srl16_n_0\ : STD_LOGIC;
  signal \ri_fifo_mem_reg[15][Len][2]_srl16_n_0\ : STD_LOGIC;
  signal \ri_fifo_mem_reg[15][Len][3]_srl16_n_0\ : STD_LOGIC;
  signal \ri_fifo_mem_reg[15][Len][4]_srl16_n_0\ : STD_LOGIC;
  signal \ri_fifo_mem_reg[15][Len][5]_srl16_n_0\ : STD_LOGIC;
  signal \ri_fifo_mem_reg[15][Len][6]_srl16_n_0\ : STD_LOGIC;
  signal \ri_fifo_mem_reg[15][Len][7]_srl16_n_0\ : STD_LOGIC;
  signal \ri_fifo_mem_reg[15][Stp_Bits][0]_srl16_n_0\ : STD_LOGIC;
  signal \ri_fifo_mem_reg[15][Stp_Bits][1]_srl16_n_0\ : STD_LOGIC;
  signal \ri_fifo_mem_reg[15][Stp_Bits][2]_srl16_n_0\ : STD_LOGIC;
  signal \ri_fifo_mem_reg[15][Stp_Bits][3]_srl16_n_0\ : STD_LOGIC;
  signal \ri_fifo_mem_reg[15][Stp_Bits][4]_srl16_n_0\ : STD_LOGIC;
  signal \ri_fifo_mem_reg[15][Stp_Bits][5]_srl16_n_0\ : STD_LOGIC;
  signal \ri_fifo_mem_reg[15][Use_Bits][0]_srl16_n_0\ : STD_LOGIC;
  signal \ri_fifo_mem_reg[15][Use_Bits][1]_srl16_n_0\ : STD_LOGIC;
  signal \ri_fifo_mem_reg[15][Use_Bits][2]_srl16_n_0\ : STD_LOGIC;
  signal \ri_fifo_mem_reg[15][Use_Bits][3]_srl16_n_0\ : STD_LOGIC;
  signal \ri_fifo_mem_reg[15][Use_Bits][4]_srl16_n_0\ : STD_LOGIC;
  signal \ri_fifo_mem_reg[15][Use_Bits][5]_srl16_n_0\ : STD_LOGIC;
  signal \ri_fifo_mem_reg[15][Way][0]_srl16_n_0\ : STD_LOGIC;
  signal \ri_fifo_mem_reg[15][Write_Merge][-1111111111]_srl16_n_0\ : STD_LOGIC;
  signal ri_hot_port : STD_LOGIC_VECTOR ( 0 to 0 );
  signal ri_kind : STD_LOGIC;
  signal ri_len : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal ri_port : STD_LOGIC;
  signal \^ri_port_reg[0]_0\ : STD_LOGIC;
  signal ri_read_fifo_addr : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal ri_stp : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal ri_use : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \^ri_way\ : STD_LOGIC;
  signal rl_fifo_mem_reg_r1_0_15_0_0_i_3_n_0 : STD_LOGIC;
  signal rl_fifo_mem_reg_r1_0_15_0_0_i_4_n_0 : STD_LOGIC;
  signal rl_fifo_mem_reg_r1_0_15_0_0_i_5_n_0 : STD_LOGIC;
  signal rl_fifo_mem_reg_r1_0_15_0_0_i_6_n_0 : STD_LOGIC;
  signal s2b_n_0 : STD_LOGIC;
  signal \^sel\ : STD_LOGIC;
  signal ud_rm_available : STD_LOGIC;
  signal ud_rm_use_and_lock_safe : STD_LOGIC;
  signal ud_rm_use_pre_safe : STD_LOGIC;
  signal ud_rm_use_resize_part_ok : STD_LOGIC;
  signal ud_rm_use_safe : STD_LOGIC;
  signal update_cur_data_way : STD_LOGIC;
  signal update_cur_evict_way_d1 : STD_LOGIC;
  signal \^update_cur_tag_rd_way\ : STD_LOGIC;
  signal update_data_en_ii_1 : STD_LOGIC;
  signal \^update_data_we\ : STD_LOGIC;
  signal \^update_done_ar_reg_0\ : STD_LOGIC;
  signal \^update_done_bs\ : STD_LOGIC;
  signal \^update_done_evict\ : STD_LOGIC;
  signal update_done_tag_write : STD_LOGIC;
  signal update_done_tag_write_i_2_n_0 : STD_LOGIC;
  signal \^update_done_tag_write_reg_0\ : STD_LOGIC;
  signal update_evict_busy : STD_LOGIC;
  signal update_evict_last : STD_LOGIC;
  signal update_evict_ongoing_reg_n_0 : STD_LOGIC;
  signal update_evict_valid : STD_LOGIC;
  signal update_lock_release_i_10_n_0 : STD_LOGIC;
  signal update_lock_release_i_11_n_0 : STD_LOGIC;
  signal update_lock_release_i_12_n_0 : STD_LOGIC;
  signal update_lock_release_i_13_n_0 : STD_LOGIC;
  signal update_lock_release_i_14_n_0 : STD_LOGIC;
  signal update_lock_release_i_15_n_0 : STD_LOGIC;
  signal update_lock_release_i_16_n_0 : STD_LOGIC;
  signal update_lock_release_i_17_n_0 : STD_LOGIC;
  signal update_lock_release_i_18_n_0 : STD_LOGIC;
  signal update_lock_release_i_19_n_0 : STD_LOGIC;
  signal update_lock_release_i_20_n_0 : STD_LOGIC;
  signal update_lock_release_i_21_n_0 : STD_LOGIC;
  signal update_lock_release_i_4_n_0 : STD_LOGIC;
  signal update_lock_release_i_5_n_0 : STD_LOGIC;
  signal update_lock_release_i_6_n_0 : STD_LOGIC;
  signal update_lock_release_i_7_n_0 : STD_LOGIC;
  signal update_lock_release_i_8_n_0 : STD_LOGIC;
  signal update_lock_release_i_9_n_0 : STD_LOGIC;
  signal update_lock_release_reg_i_2_n_3 : STD_LOGIC;
  signal update_lock_release_reg_i_3_n_0 : STD_LOGIC;
  signal update_lock_release_reg_i_3_n_1 : STD_LOGIC;
  signal update_lock_release_reg_i_3_n_2 : STD_LOGIC;
  signal update_lock_release_reg_i_3_n_3 : STD_LOGIC;
  signal update_lock_way : STD_LOGIC;
  signal update_locked_tag_is_dead0 : STD_LOGIC;
  signal update_match_addr : STD_LOGIC;
  signal update_need_tag_write_carry : STD_LOGIC;
  signal update_need_tag_write_pre1 : STD_LOGIC;
  signal update_need_tag_write_pre2 : STD_LOGIC;
  signal update_need_tag_write_pre3 : STD_LOGIC;
  signal update_need_tag_write_pre4 : STD_LOGIC;
  signal update_need_tag_write_pre5 : STD_LOGIC;
  signal update_piperun_pre1 : STD_LOGIC;
  signal update_piperun_pre2 : STD_LOGIC;
  signal update_piperun_pre3 : STD_LOGIC;
  signal update_piperun_pre4 : STD_LOGIC;
  signal update_piperun_pre5 : STD_LOGIC;
  signal update_rd_len : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \update_rd_len_cnt[1]_i_1_n_0\ : STD_LOGIC;
  signal \update_rd_len_cnt[2]_i_1_n_0\ : STD_LOGIC;
  signal \update_rd_len_cnt[3]_i_1_n_0\ : STD_LOGIC;
  signal \update_rd_len_cnt[3]_i_2_n_0\ : STD_LOGIC;
  signal \update_rd_len_cnt[4]_i_1_n_0\ : STD_LOGIC;
  signal \update_rd_len_cnt[4]_i_2_n_0\ : STD_LOGIC;
  signal \update_rd_len_cnt[5]_i_1_n_0\ : STD_LOGIC;
  signal \update_rd_len_cnt[5]_i_2_n_0\ : STD_LOGIC;
  signal \update_rd_len_cnt[6]_i_1_n_0\ : STD_LOGIC;
  signal \update_rd_len_cnt[6]_i_2_n_0\ : STD_LOGIC;
  signal \update_rd_len_cnt[7]_i_2_n_0\ : STD_LOGIC;
  signal \update_rd_len_cnt[7]_i_3_n_0\ : STD_LOGIC;
  signal \update_rd_len_cnt_reg__0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal update_rd_offset_cnt : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal update_rd_offset_cnt0 : STD_LOGIC;
  signal update_rd_offset_cnt1 : STD_LOGIC;
  signal \update_rd_offset_cnt[3]_i_3_n_0\ : STD_LOGIC;
  signal \update_rd_offset_cnt[3]_i_4_n_0\ : STD_LOGIC;
  signal \update_rd_offset_cnt[3]_i_5_n_0\ : STD_LOGIC;
  signal \update_rd_offset_cnt[3]_i_6_n_0\ : STD_LOGIC;
  signal \update_rd_offset_cnt[5]_i_3_n_0\ : STD_LOGIC;
  signal \update_rd_offset_cnt[5]_i_4_n_0\ : STD_LOGIC;
  signal update_rd_offset_cnt_next : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \update_rd_offset_cnt_reg[3]_i_2_n_0\ : STD_LOGIC;
  signal \update_rd_offset_cnt_reg[3]_i_2_n_1\ : STD_LOGIC;
  signal \update_rd_offset_cnt_reg[3]_i_2_n_2\ : STD_LOGIC;
  signal \update_rd_offset_cnt_reg[3]_i_2_n_3\ : STD_LOGIC;
  signal \update_rd_offset_cnt_reg[3]_i_2_n_4\ : STD_LOGIC;
  signal \update_rd_offset_cnt_reg[3]_i_2_n_5\ : STD_LOGIC;
  signal \update_rd_offset_cnt_reg[3]_i_2_n_6\ : STD_LOGIC;
  signal \update_rd_offset_cnt_reg[3]_i_2_n_7\ : STD_LOGIC;
  signal \update_rd_offset_cnt_reg[5]_i_2_n_3\ : STD_LOGIC;
  signal \update_rd_offset_cnt_reg[5]_i_2_n_6\ : STD_LOGIC;
  signal \update_rd_offset_cnt_reg[5]_i_2_n_7\ : STD_LOGIC;
  signal \^update_read_data_info[0,0][last]\ : STD_LOGIC;
  signal update_read_miss_resize_ok : STD_LOGIC;
  signal update_read_miss_use_ok : STD_LOGIC;
  signal update_read_resize_finish_i_2_n_0 : STD_LOGIC;
  signal update_read_resize_finish_reg_n_0 : STD_LOGIC;
  signal update_read_resize_first : STD_LOGIC;
  signal update_read_resize_first0 : STD_LOGIC;
  signal update_read_resize_selected0 : STD_LOGIC;
  signal update_read_resize_selected_i_10_n_0 : STD_LOGIC;
  signal update_read_resize_selected_i_11_n_0 : STD_LOGIC;
  signal update_read_resize_selected_i_5_n_0 : STD_LOGIC;
  signal update_read_resize_selected_i_6_n_0 : STD_LOGIC;
  signal update_read_resize_selected_i_7_n_0 : STD_LOGIC;
  signal update_read_resize_selected_i_8_n_0 : STD_LOGIC;
  signal update_read_resize_selected_i_9_n_0 : STD_LOGIC;
  signal update_read_resize_selected_reg_n_0 : STD_LOGIC;
  signal \^update_readback_available\ : STD_LOGIC;
  signal \update_release_tag[Addr]\ : STD_LOGIC_VECTOR ( 13 downto 6 );
  signal \^update_release_tag[valid]\ : STD_LOGIC;
  signal update_remove_locked : STD_LOGIC;
  signal update_remove_locked_safe3 : STD_LOGIC;
  signal \^update_rm_alloc_ongoing_reg_0\ : STD_LOGIC;
  signal update_sel_readback_tag_0 : STD_LOGIC;
  signal update_sel_readback_tag_1 : STD_LOGIC;
  signal update_tag_is_alive_0 : STD_LOGIC;
  signal update_tag_is_alive_1 : STD_LOGIC;
  signal update_tag_match_pre_0 : STD_LOGIC;
  signal update_tag_match_pre_1 : STD_LOGIC;
  signal update_tag_remove_lock_0 : STD_LOGIC;
  signal update_tag_remove_lock_1 : STD_LOGIC;
  signal update_tag_unlock_addr : STD_LOGIC_VECTOR ( 13 downto 6 );
  signal update_wm_pop_evict_hold : STD_LOGIC;
  signal update_wm_pop_normal : STD_LOGIC;
  signal update_wm_pop_normal_hold_reg_n_0 : STD_LOGIC;
  signal update_wma_data : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \^update_wma_data_reg[24]_0\ : STD_LOGIC;
  signal update_wma_select_port3 : STD_LOGIC;
  signal update_wma_strb : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal update_word_cnt_almost_last : STD_LOGIC;
  signal update_word_cnt_almost_last_i_1_n_0 : STD_LOGIC;
  signal \^update_word_cnt_en\ : STD_LOGIC;
  signal update_word_cnt_first : STD_LOGIC;
  signal \^update_word_cnt_last\ : STD_LOGIC;
  signal update_word_cnt_last_i_1_n_0 : STD_LOGIC;
  signal \update_word_cnt_len[3]_i_1_n_0\ : STD_LOGIC;
  signal \update_word_cnt_len[4]_i_1_n_0\ : STD_LOGIC;
  signal \update_word_cnt_len[5]_i_1_n_0\ : STD_LOGIC;
  signal \update_word_cnt_len_reg__0\ : STD_LOGIC_VECTOR ( 5 downto 2 );
  signal \update_word_cnt_next_reg__0\ : STD_LOGIC_VECTOR ( 5 downto 2 );
  signal update_wr_offset_cnt : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal update_wr_offset_cnt0 : STD_LOGIC;
  signal \update_wr_offset_cnt[3]_i_3_n_0\ : STD_LOGIC;
  signal \update_wr_offset_cnt[3]_i_4_n_0\ : STD_LOGIC;
  signal \update_wr_offset_cnt[3]_i_5_n_0\ : STD_LOGIC;
  signal \update_wr_offset_cnt[3]_i_6_n_0\ : STD_LOGIC;
  signal \update_wr_offset_cnt[5]_i_7_n_0\ : STD_LOGIC;
  signal \update_wr_offset_cnt[5]_i_8_n_0\ : STD_LOGIC;
  signal update_wr_offset_cnt_cmb : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \^update_wr_offset_cnt_reg[0]_0\ : STD_LOGIC;
  signal \update_wr_offset_cnt_reg[3]_i_2_n_0\ : STD_LOGIC;
  signal \update_wr_offset_cnt_reg[3]_i_2_n_1\ : STD_LOGIC;
  signal \update_wr_offset_cnt_reg[3]_i_2_n_2\ : STD_LOGIC;
  signal \update_wr_offset_cnt_reg[3]_i_2_n_3\ : STD_LOGIC;
  signal \update_wr_offset_cnt_reg[5]_i_4_n_3\ : STD_LOGIC;
  signal \^update_write_miss_busy\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal update_write_miss_ongoing : STD_LOGIC;
  signal \^update_write_miss_ongoing_reg_0\ : STD_LOGIC;
  signal wm_allocate_reg_n_0 : STD_LOGIC;
  signal wm_evict : STD_LOGIC;
  signal wm_exist : STD_LOGIC;
  signal \wm_fifo_mem_reg[15][Allocate][-1111111111]_srl16_n_0\ : STD_LOGIC;
  signal \wm_fifo_mem_reg[15][Allow][-1111111111]_srl16_n_0\ : STD_LOGIC;
  signal \wm_fifo_mem_reg[15][Evict][-1111111111]_srl16_n_0\ : STD_LOGIC;
  signal \wm_fifo_mem_reg[15][Kind][-1111111111]_srl16_n_0\ : STD_LOGIC;
  signal \wm_fifo_mem_reg[15][Offset][0]_srl16_n_0\ : STD_LOGIC;
  signal \wm_fifo_mem_reg[15][Offset][1]_srl16_n_0\ : STD_LOGIC;
  signal \wm_fifo_mem_reg[15][Offset][2]_srl16_n_0\ : STD_LOGIC;
  signal \wm_fifo_mem_reg[15][Offset][3]_srl16_n_0\ : STD_LOGIC;
  signal \wm_fifo_mem_reg[15][Offset][4]_srl16_n_0\ : STD_LOGIC;
  signal \wm_fifo_mem_reg[15][Offset][5]_srl16_n_0\ : STD_LOGIC;
  signal \wm_fifo_mem_reg[15][Port_Num][0]_srl16_n_0\ : STD_LOGIC;
  signal \wm_fifo_mem_reg[15][Stp_Bits][0]_srl16_n_0\ : STD_LOGIC;
  signal \wm_fifo_mem_reg[15][Stp_Bits][1]_srl16_n_0\ : STD_LOGIC;
  signal \wm_fifo_mem_reg[15][Stp_Bits][2]_srl16_n_0\ : STD_LOGIC;
  signal \wm_fifo_mem_reg[15][Stp_Bits][3]_srl16_n_0\ : STD_LOGIC;
  signal \wm_fifo_mem_reg[15][Stp_Bits][4]_srl16_n_0\ : STD_LOGIC;
  signal \wm_fifo_mem_reg[15][Stp_Bits][5]_srl16_n_0\ : STD_LOGIC;
  signal \wm_fifo_mem_reg[15][Use_Bits][0]_srl16_n_0\ : STD_LOGIC;
  signal \wm_fifo_mem_reg[15][Use_Bits][1]_srl16_n_0\ : STD_LOGIC;
  signal \wm_fifo_mem_reg[15][Use_Bits][2]_srl16_n_0\ : STD_LOGIC;
  signal \wm_fifo_mem_reg[15][Use_Bits][3]_srl16_n_0\ : STD_LOGIC;
  signal \wm_fifo_mem_reg[15][Use_Bits][4]_srl16_n_0\ : STD_LOGIC;
  signal \wm_fifo_mem_reg[15][Use_Bits][5]_srl16_n_0\ : STD_LOGIC;
  signal \wm_fifo_mem_reg[15][Will_Use][-1111111111]_srl16_n_0\ : STD_LOGIC;
  signal wm_kind : STD_LOGIC;
  signal wm_local_wrap : STD_LOGIC;
  signal wm_local_wrap0_n_0 : STD_LOGIC;
  signal wm_offset : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal wm_read_fifo_addr : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \wm_remove_unaligned[1]_i_1_n_0\ : STD_LOGIC;
  signal \wm_remove_unaligned[2]_i_1_n_0\ : STD_LOGIC;
  signal \wm_remove_unaligned[3]_i_1_n_0\ : STD_LOGIC;
  signal \wm_remove_unaligned[4]_i_1_n_0\ : STD_LOGIC;
  signal \wm_remove_unaligned[5]_i_2_n_0\ : STD_LOGIC;
  signal \wm_remove_unaligned_reg_n_0_[0]\ : STD_LOGIC;
  signal wm_stp_bits : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal wm_use_bits : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal wm_will_use : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][0]_mux__0_n_0\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][0]_mux__10_n_0\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][0]_mux__1_n_0\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][0]_mux__2_n_0\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][0]_mux__3_n_0\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][0]_mux__4_n_0\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][0]_mux__5_n_0\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][0]_mux__6_n_0\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][0]_mux__7_n_0\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][0]_mux__8_n_0\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][0]_mux__9_n_0\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][0]_mux_n_0\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][0]_srl32__0_n_0\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][0]_srl32__0_n_1\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][0]_srl32__10_n_0\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][0]_srl32__10_n_1\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][0]_srl32__11_n_0\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][0]_srl32__11_n_1\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][0]_srl32__12_n_0\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][0]_srl32__12_n_1\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][0]_srl32__13_n_0\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][0]_srl32__13_n_1\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][0]_srl32__14_n_0\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][0]_srl32__1_n_0\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][0]_srl32__1_n_1\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][0]_srl32__2_n_0\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][0]_srl32__2_n_1\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][0]_srl32__3_n_0\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][0]_srl32__3_n_1\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][0]_srl32__4_n_0\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][0]_srl32__4_n_1\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][0]_srl32__5_n_0\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][0]_srl32__5_n_1\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][0]_srl32__6_n_0\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][0]_srl32__6_n_1\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][0]_srl32__7_n_0\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][0]_srl32__7_n_1\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][0]_srl32__8_n_0\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][0]_srl32__8_n_1\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][0]_srl32__9_n_0\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][0]_srl32__9_n_1\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][0]_srl32_n_0\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][0]_srl32_n_1\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][10]_mux__0_n_0\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][10]_mux__10_n_0\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][10]_mux__1_n_0\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][10]_mux__2_n_0\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][10]_mux__3_n_0\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][10]_mux__4_n_0\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][10]_mux__5_n_0\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][10]_mux__6_n_0\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][10]_mux__7_n_0\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][10]_mux__8_n_0\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][10]_mux__9_n_0\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][10]_mux_n_0\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][10]_srl32__0_n_0\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][10]_srl32__0_n_1\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][10]_srl32__10_n_0\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][10]_srl32__10_n_1\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][10]_srl32__11_n_0\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][10]_srl32__11_n_1\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][10]_srl32__12_n_0\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][10]_srl32__12_n_1\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][10]_srl32__13_n_0\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][10]_srl32__13_n_1\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][10]_srl32__14_n_0\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][10]_srl32__1_n_0\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][10]_srl32__1_n_1\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][10]_srl32__2_n_0\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][10]_srl32__2_n_1\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][10]_srl32__3_n_0\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][10]_srl32__3_n_1\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][10]_srl32__4_n_0\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][10]_srl32__4_n_1\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][10]_srl32__5_n_0\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][10]_srl32__5_n_1\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][10]_srl32__6_n_0\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][10]_srl32__6_n_1\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][10]_srl32__7_n_0\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][10]_srl32__7_n_1\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][10]_srl32__8_n_0\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][10]_srl32__8_n_1\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][10]_srl32__9_n_0\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][10]_srl32__9_n_1\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][10]_srl32_n_0\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][10]_srl32_n_1\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][11]_mux__0_n_0\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][11]_mux__10_n_0\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][11]_mux__1_n_0\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][11]_mux__2_n_0\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][11]_mux__3_n_0\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][11]_mux__4_n_0\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][11]_mux__5_n_0\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][11]_mux__6_n_0\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][11]_mux__7_n_0\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][11]_mux__8_n_0\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][11]_mux__9_n_0\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][11]_mux_n_0\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][11]_srl32__0_n_0\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][11]_srl32__0_n_1\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][11]_srl32__10_n_0\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][11]_srl32__10_n_1\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][11]_srl32__11_n_0\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][11]_srl32__11_n_1\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][11]_srl32__12_n_0\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][11]_srl32__12_n_1\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][11]_srl32__13_n_0\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][11]_srl32__13_n_1\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][11]_srl32__14_n_0\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][11]_srl32__1_n_0\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][11]_srl32__1_n_1\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][11]_srl32__2_n_0\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][11]_srl32__2_n_1\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][11]_srl32__3_n_0\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][11]_srl32__3_n_1\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][11]_srl32__4_n_0\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][11]_srl32__4_n_1\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][11]_srl32__5_n_0\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][11]_srl32__5_n_1\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][11]_srl32__6_n_0\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][11]_srl32__6_n_1\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][11]_srl32__7_n_0\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][11]_srl32__7_n_1\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][11]_srl32__8_n_0\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][11]_srl32__8_n_1\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][11]_srl32__9_n_0\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][11]_srl32__9_n_1\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][11]_srl32_n_0\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][11]_srl32_n_1\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][12]_mux__0_n_0\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][12]_mux__10_n_0\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][12]_mux__1_n_0\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][12]_mux__2_n_0\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][12]_mux__3_n_0\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][12]_mux__4_n_0\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][12]_mux__5_n_0\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][12]_mux__6_n_0\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][12]_mux__7_n_0\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][12]_mux__8_n_0\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][12]_mux__9_n_0\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][12]_mux_n_0\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][12]_srl32__0_n_0\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][12]_srl32__0_n_1\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][12]_srl32__10_n_0\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][12]_srl32__10_n_1\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][12]_srl32__11_n_0\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][12]_srl32__11_n_1\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][12]_srl32__12_n_0\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][12]_srl32__12_n_1\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][12]_srl32__13_n_0\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][12]_srl32__13_n_1\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][12]_srl32__14_n_0\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][12]_srl32__1_n_0\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][12]_srl32__1_n_1\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][12]_srl32__2_n_0\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][12]_srl32__2_n_1\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][12]_srl32__3_n_0\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][12]_srl32__3_n_1\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][12]_srl32__4_n_0\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][12]_srl32__4_n_1\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][12]_srl32__5_n_0\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][12]_srl32__5_n_1\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][12]_srl32__6_n_0\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][12]_srl32__6_n_1\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][12]_srl32__7_n_0\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][12]_srl32__7_n_1\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][12]_srl32__8_n_0\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][12]_srl32__8_n_1\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][12]_srl32__9_n_0\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][12]_srl32__9_n_1\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][12]_srl32_n_0\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][12]_srl32_n_1\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][13]_mux__0_n_0\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][13]_mux__10_n_0\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][13]_mux__1_n_0\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][13]_mux__2_n_0\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][13]_mux__3_n_0\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][13]_mux__4_n_0\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][13]_mux__5_n_0\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][13]_mux__6_n_0\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][13]_mux__7_n_0\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][13]_mux__8_n_0\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][13]_mux__9_n_0\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][13]_mux_n_0\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][13]_srl32__0_n_0\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][13]_srl32__0_n_1\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][13]_srl32__10_n_0\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][13]_srl32__10_n_1\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][13]_srl32__11_n_0\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][13]_srl32__11_n_1\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][13]_srl32__12_n_0\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][13]_srl32__12_n_1\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][13]_srl32__13_n_0\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][13]_srl32__13_n_1\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][13]_srl32__14_n_0\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][13]_srl32__1_n_0\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][13]_srl32__1_n_1\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][13]_srl32__2_n_0\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][13]_srl32__2_n_1\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][13]_srl32__3_n_0\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][13]_srl32__3_n_1\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][13]_srl32__4_n_0\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][13]_srl32__4_n_1\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][13]_srl32__5_n_0\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][13]_srl32__5_n_1\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][13]_srl32__6_n_0\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][13]_srl32__6_n_1\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][13]_srl32__7_n_0\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][13]_srl32__7_n_1\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][13]_srl32__8_n_0\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][13]_srl32__8_n_1\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][13]_srl32__9_n_0\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][13]_srl32__9_n_1\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][13]_srl32_n_0\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][13]_srl32_n_1\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][14]_mux__0_n_0\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][14]_mux__10_n_0\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][14]_mux__1_n_0\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][14]_mux__2_n_0\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][14]_mux__3_n_0\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][14]_mux__4_n_0\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][14]_mux__5_n_0\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][14]_mux__6_n_0\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][14]_mux__7_n_0\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][14]_mux__8_n_0\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][14]_mux__9_n_0\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][14]_mux_n_0\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][14]_srl32__0_n_0\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][14]_srl32__0_n_1\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][14]_srl32__10_n_0\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][14]_srl32__10_n_1\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][14]_srl32__11_n_0\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][14]_srl32__11_n_1\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][14]_srl32__12_n_0\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][14]_srl32__12_n_1\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][14]_srl32__13_n_0\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][14]_srl32__13_n_1\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][14]_srl32__14_n_0\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][14]_srl32__1_n_0\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][14]_srl32__1_n_1\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][14]_srl32__2_n_0\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][14]_srl32__2_n_1\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][14]_srl32__3_n_0\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][14]_srl32__3_n_1\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][14]_srl32__4_n_0\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][14]_srl32__4_n_1\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][14]_srl32__5_n_0\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][14]_srl32__5_n_1\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][14]_srl32__6_n_0\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][14]_srl32__6_n_1\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][14]_srl32__7_n_0\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][14]_srl32__7_n_1\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][14]_srl32__8_n_0\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][14]_srl32__8_n_1\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][14]_srl32__9_n_0\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][14]_srl32__9_n_1\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][14]_srl32_n_0\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][14]_srl32_n_1\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][15]_mux__0_n_0\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][15]_mux__10_n_0\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][15]_mux__1_n_0\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][15]_mux__2_n_0\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][15]_mux__3_n_0\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][15]_mux__4_n_0\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][15]_mux__5_n_0\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][15]_mux__6_n_0\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][15]_mux__7_n_0\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][15]_mux__8_n_0\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][15]_mux__9_n_0\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][15]_mux_n_0\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][15]_srl32__0_n_0\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][15]_srl32__0_n_1\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][15]_srl32__10_n_0\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][15]_srl32__10_n_1\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][15]_srl32__11_n_0\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][15]_srl32__11_n_1\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][15]_srl32__12_n_0\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][15]_srl32__12_n_1\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][15]_srl32__13_n_0\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][15]_srl32__13_n_1\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][15]_srl32__14_n_0\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][15]_srl32__1_n_0\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][15]_srl32__1_n_1\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][15]_srl32__2_n_0\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][15]_srl32__2_n_1\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][15]_srl32__3_n_0\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][15]_srl32__3_n_1\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][15]_srl32__4_n_0\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][15]_srl32__4_n_1\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][15]_srl32__5_n_0\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][15]_srl32__5_n_1\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][15]_srl32__6_n_0\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][15]_srl32__6_n_1\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][15]_srl32__7_n_0\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][15]_srl32__7_n_1\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][15]_srl32__8_n_0\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][15]_srl32__8_n_1\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][15]_srl32__9_n_0\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][15]_srl32__9_n_1\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][15]_srl32_n_0\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][15]_srl32_n_1\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][16]_mux__0_n_0\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][16]_mux__10_n_0\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][16]_mux__1_n_0\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][16]_mux__2_n_0\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][16]_mux__3_n_0\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][16]_mux__4_n_0\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][16]_mux__5_n_0\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][16]_mux__6_n_0\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][16]_mux__7_n_0\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][16]_mux__8_n_0\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][16]_mux__9_n_0\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][16]_mux_n_0\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][16]_srl32__0_n_0\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][16]_srl32__0_n_1\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][16]_srl32__10_n_0\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][16]_srl32__10_n_1\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][16]_srl32__11_n_0\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][16]_srl32__11_n_1\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][16]_srl32__12_n_0\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][16]_srl32__12_n_1\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][16]_srl32__13_n_0\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][16]_srl32__13_n_1\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][16]_srl32__14_n_0\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][16]_srl32__1_n_0\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][16]_srl32__1_n_1\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][16]_srl32__2_n_0\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][16]_srl32__2_n_1\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][16]_srl32__3_n_0\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][16]_srl32__3_n_1\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][16]_srl32__4_n_0\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][16]_srl32__4_n_1\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][16]_srl32__5_n_0\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][16]_srl32__5_n_1\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][16]_srl32__6_n_0\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][16]_srl32__6_n_1\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][16]_srl32__7_n_0\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][16]_srl32__7_n_1\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][16]_srl32__8_n_0\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][16]_srl32__8_n_1\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][16]_srl32__9_n_0\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][16]_srl32__9_n_1\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][16]_srl32_n_0\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][16]_srl32_n_1\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][17]_mux__0_n_0\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][17]_mux__10_n_0\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][17]_mux__1_n_0\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][17]_mux__2_n_0\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][17]_mux__3_n_0\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][17]_mux__4_n_0\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][17]_mux__5_n_0\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][17]_mux__6_n_0\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][17]_mux__7_n_0\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][17]_mux__8_n_0\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][17]_mux__9_n_0\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][17]_mux_n_0\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][17]_srl32__0_n_0\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][17]_srl32__0_n_1\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][17]_srl32__10_n_0\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][17]_srl32__10_n_1\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][17]_srl32__11_n_0\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][17]_srl32__11_n_1\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][17]_srl32__12_n_0\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][17]_srl32__12_n_1\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][17]_srl32__13_n_0\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][17]_srl32__13_n_1\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][17]_srl32__14_n_0\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][17]_srl32__1_n_0\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][17]_srl32__1_n_1\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][17]_srl32__2_n_0\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][17]_srl32__2_n_1\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][17]_srl32__3_n_0\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][17]_srl32__3_n_1\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][17]_srl32__4_n_0\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][17]_srl32__4_n_1\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][17]_srl32__5_n_0\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][17]_srl32__5_n_1\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][17]_srl32__6_n_0\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][17]_srl32__6_n_1\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][17]_srl32__7_n_0\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][17]_srl32__7_n_1\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][17]_srl32__8_n_0\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][17]_srl32__8_n_1\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][17]_srl32__9_n_0\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][17]_srl32__9_n_1\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][17]_srl32_n_0\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][17]_srl32_n_1\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][18]_mux__0_n_0\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][18]_mux__10_n_0\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][18]_mux__1_n_0\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][18]_mux__2_n_0\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][18]_mux__3_n_0\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][18]_mux__4_n_0\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][18]_mux__5_n_0\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][18]_mux__6_n_0\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][18]_mux__7_n_0\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][18]_mux__8_n_0\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][18]_mux__9_n_0\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][18]_mux_n_0\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][18]_srl32__0_n_0\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][18]_srl32__0_n_1\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][18]_srl32__10_n_0\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][18]_srl32__10_n_1\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][18]_srl32__11_n_0\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][18]_srl32__11_n_1\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][18]_srl32__12_n_0\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][18]_srl32__12_n_1\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][18]_srl32__13_n_0\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][18]_srl32__13_n_1\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][18]_srl32__14_n_0\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][18]_srl32__1_n_0\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][18]_srl32__1_n_1\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][18]_srl32__2_n_0\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][18]_srl32__2_n_1\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][18]_srl32__3_n_0\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][18]_srl32__3_n_1\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][18]_srl32__4_n_0\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][18]_srl32__4_n_1\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][18]_srl32__5_n_0\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][18]_srl32__5_n_1\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][18]_srl32__6_n_0\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][18]_srl32__6_n_1\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][18]_srl32__7_n_0\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][18]_srl32__7_n_1\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][18]_srl32__8_n_0\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][18]_srl32__8_n_1\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][18]_srl32__9_n_0\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][18]_srl32__9_n_1\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][18]_srl32_n_0\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][18]_srl32_n_1\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][19]_mux__0_n_0\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][19]_mux__10_n_0\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][19]_mux__1_n_0\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][19]_mux__2_n_0\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][19]_mux__3_n_0\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][19]_mux__4_n_0\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][19]_mux__5_n_0\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][19]_mux__6_n_0\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][19]_mux__7_n_0\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][19]_mux__8_n_0\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][19]_mux__9_n_0\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][19]_mux_n_0\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][19]_srl32__0_n_0\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][19]_srl32__0_n_1\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][19]_srl32__10_n_0\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][19]_srl32__10_n_1\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][19]_srl32__11_n_0\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][19]_srl32__11_n_1\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][19]_srl32__12_n_0\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][19]_srl32__12_n_1\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][19]_srl32__13_n_0\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][19]_srl32__13_n_1\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][19]_srl32__14_n_0\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][19]_srl32__1_n_0\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][19]_srl32__1_n_1\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][19]_srl32__2_n_0\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][19]_srl32__2_n_1\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][19]_srl32__3_n_0\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][19]_srl32__3_n_1\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][19]_srl32__4_n_0\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][19]_srl32__4_n_1\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][19]_srl32__5_n_0\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][19]_srl32__5_n_1\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][19]_srl32__6_n_0\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][19]_srl32__6_n_1\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][19]_srl32__7_n_0\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][19]_srl32__7_n_1\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][19]_srl32__8_n_0\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][19]_srl32__8_n_1\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][19]_srl32__9_n_0\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][19]_srl32__9_n_1\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][19]_srl32_n_0\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][19]_srl32_n_1\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][1]_mux__0_n_0\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][1]_mux__10_n_0\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][1]_mux__1_n_0\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][1]_mux__2_n_0\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][1]_mux__3_n_0\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][1]_mux__4_n_0\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][1]_mux__5_n_0\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][1]_mux__6_n_0\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][1]_mux__7_n_0\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][1]_mux__8_n_0\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][1]_mux__9_n_0\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][1]_mux_n_0\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][1]_srl32__0_n_0\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][1]_srl32__0_n_1\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][1]_srl32__10_n_0\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][1]_srl32__10_n_1\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][1]_srl32__11_n_0\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][1]_srl32__11_n_1\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][1]_srl32__12_n_0\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][1]_srl32__12_n_1\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][1]_srl32__13_n_0\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][1]_srl32__13_n_1\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][1]_srl32__14_n_0\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][1]_srl32__1_n_0\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][1]_srl32__1_n_1\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][1]_srl32__2_n_0\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][1]_srl32__2_n_1\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][1]_srl32__3_n_0\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][1]_srl32__3_n_1\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][1]_srl32__4_n_0\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][1]_srl32__4_n_1\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][1]_srl32__5_n_0\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][1]_srl32__5_n_1\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][1]_srl32__6_n_0\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][1]_srl32__6_n_1\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][1]_srl32__7_n_0\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][1]_srl32__7_n_1\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][1]_srl32__8_n_0\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][1]_srl32__8_n_1\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][1]_srl32__9_n_0\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][1]_srl32__9_n_1\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][1]_srl32_n_0\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][1]_srl32_n_1\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][20]_mux__0_n_0\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][20]_mux__10_n_0\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][20]_mux__1_n_0\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][20]_mux__2_n_0\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][20]_mux__3_n_0\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][20]_mux__4_n_0\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][20]_mux__5_n_0\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][20]_mux__6_n_0\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][20]_mux__7_n_0\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][20]_mux__8_n_0\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][20]_mux__9_n_0\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][20]_mux_n_0\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][20]_srl32__0_n_0\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][20]_srl32__0_n_1\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][20]_srl32__10_n_0\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][20]_srl32__10_n_1\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][20]_srl32__11_n_0\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][20]_srl32__11_n_1\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][20]_srl32__12_n_0\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][20]_srl32__12_n_1\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][20]_srl32__13_n_0\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][20]_srl32__13_n_1\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][20]_srl32__14_n_0\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][20]_srl32__1_n_0\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][20]_srl32__1_n_1\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][20]_srl32__2_n_0\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][20]_srl32__2_n_1\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][20]_srl32__3_n_0\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][20]_srl32__3_n_1\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][20]_srl32__4_n_0\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][20]_srl32__4_n_1\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][20]_srl32__5_n_0\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][20]_srl32__5_n_1\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][20]_srl32__6_n_0\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][20]_srl32__6_n_1\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][20]_srl32__7_n_0\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][20]_srl32__7_n_1\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][20]_srl32__8_n_0\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][20]_srl32__8_n_1\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][20]_srl32__9_n_0\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][20]_srl32__9_n_1\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][20]_srl32_n_0\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][20]_srl32_n_1\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][21]_mux__0_n_0\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][21]_mux__10_n_0\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][21]_mux__1_n_0\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][21]_mux__2_n_0\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][21]_mux__3_n_0\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][21]_mux__4_n_0\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][21]_mux__5_n_0\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][21]_mux__6_n_0\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][21]_mux__7_n_0\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][21]_mux__8_n_0\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][21]_mux__9_n_0\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][21]_mux_n_0\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][21]_srl32__0_n_0\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][21]_srl32__0_n_1\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][21]_srl32__10_n_0\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][21]_srl32__10_n_1\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][21]_srl32__11_n_0\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][21]_srl32__11_n_1\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][21]_srl32__12_n_0\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][21]_srl32__12_n_1\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][21]_srl32__13_n_0\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][21]_srl32__13_n_1\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][21]_srl32__14_n_0\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][21]_srl32__1_n_0\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][21]_srl32__1_n_1\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][21]_srl32__2_n_0\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][21]_srl32__2_n_1\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][21]_srl32__3_n_0\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][21]_srl32__3_n_1\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][21]_srl32__4_n_0\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][21]_srl32__4_n_1\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][21]_srl32__5_n_0\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][21]_srl32__5_n_1\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][21]_srl32__6_n_0\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][21]_srl32__6_n_1\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][21]_srl32__7_n_0\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][21]_srl32__7_n_1\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][21]_srl32__8_n_0\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][21]_srl32__8_n_1\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][21]_srl32__9_n_0\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][21]_srl32__9_n_1\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][21]_srl32_n_0\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][21]_srl32_n_1\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][22]_mux__0_n_0\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][22]_mux__10_n_0\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][22]_mux__1_n_0\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][22]_mux__2_n_0\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][22]_mux__3_n_0\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][22]_mux__4_n_0\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][22]_mux__5_n_0\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][22]_mux__6_n_0\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][22]_mux__7_n_0\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][22]_mux__8_n_0\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][22]_mux__9_n_0\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][22]_mux_n_0\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][22]_srl32__0_n_0\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][22]_srl32__0_n_1\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][22]_srl32__10_n_0\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][22]_srl32__10_n_1\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][22]_srl32__11_n_0\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][22]_srl32__11_n_1\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][22]_srl32__12_n_0\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][22]_srl32__12_n_1\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][22]_srl32__13_n_0\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][22]_srl32__13_n_1\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][22]_srl32__14_n_0\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][22]_srl32__1_n_0\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][22]_srl32__1_n_1\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][22]_srl32__2_n_0\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][22]_srl32__2_n_1\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][22]_srl32__3_n_0\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][22]_srl32__3_n_1\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][22]_srl32__4_n_0\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][22]_srl32__4_n_1\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][22]_srl32__5_n_0\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][22]_srl32__5_n_1\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][22]_srl32__6_n_0\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][22]_srl32__6_n_1\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][22]_srl32__7_n_0\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][22]_srl32__7_n_1\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][22]_srl32__8_n_0\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][22]_srl32__8_n_1\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][22]_srl32__9_n_0\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][22]_srl32__9_n_1\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][22]_srl32_n_0\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][22]_srl32_n_1\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][23]_mux__0_n_0\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][23]_mux__10_n_0\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][23]_mux__1_n_0\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][23]_mux__2_n_0\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][23]_mux__3_n_0\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][23]_mux__4_n_0\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][23]_mux__5_n_0\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][23]_mux__6_n_0\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][23]_mux__7_n_0\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][23]_mux__8_n_0\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][23]_mux__9_n_0\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][23]_mux_n_0\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][23]_srl32__0_n_0\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][23]_srl32__0_n_1\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][23]_srl32__10_n_0\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][23]_srl32__10_n_1\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][23]_srl32__11_n_0\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][23]_srl32__11_n_1\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][23]_srl32__12_n_0\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][23]_srl32__12_n_1\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][23]_srl32__13_n_0\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][23]_srl32__13_n_1\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][23]_srl32__14_n_0\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][23]_srl32__1_n_0\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][23]_srl32__1_n_1\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][23]_srl32__2_n_0\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][23]_srl32__2_n_1\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][23]_srl32__3_n_0\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][23]_srl32__3_n_1\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][23]_srl32__4_n_0\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][23]_srl32__4_n_1\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][23]_srl32__5_n_0\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][23]_srl32__5_n_1\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][23]_srl32__6_n_0\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][23]_srl32__6_n_1\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][23]_srl32__7_n_0\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][23]_srl32__7_n_1\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][23]_srl32__8_n_0\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][23]_srl32__8_n_1\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][23]_srl32__9_n_0\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][23]_srl32__9_n_1\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][23]_srl32_n_0\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][23]_srl32_n_1\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][24]_mux__0_n_0\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][24]_mux__10_n_0\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][24]_mux__1_n_0\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][24]_mux__2_n_0\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][24]_mux__3_n_0\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][24]_mux__4_n_0\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][24]_mux__5_n_0\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][24]_mux__6_n_0\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][24]_mux__7_n_0\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][24]_mux__8_n_0\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][24]_mux__9_n_0\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][24]_mux_n_0\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][24]_srl32__0_n_0\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][24]_srl32__0_n_1\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][24]_srl32__10_n_0\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][24]_srl32__10_n_1\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][24]_srl32__11_n_0\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][24]_srl32__11_n_1\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][24]_srl32__12_n_0\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][24]_srl32__12_n_1\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][24]_srl32__13_n_0\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][24]_srl32__13_n_1\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][24]_srl32__14_n_0\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][24]_srl32__1_n_0\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][24]_srl32__1_n_1\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][24]_srl32__2_n_0\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][24]_srl32__2_n_1\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][24]_srl32__3_n_0\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][24]_srl32__3_n_1\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][24]_srl32__4_n_0\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][24]_srl32__4_n_1\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][24]_srl32__5_n_0\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][24]_srl32__5_n_1\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][24]_srl32__6_n_0\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][24]_srl32__6_n_1\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][24]_srl32__7_n_0\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][24]_srl32__7_n_1\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][24]_srl32__8_n_0\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][24]_srl32__8_n_1\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][24]_srl32__9_n_0\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][24]_srl32__9_n_1\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][24]_srl32_n_0\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][24]_srl32_n_1\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][25]_mux__0_n_0\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][25]_mux__10_n_0\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][25]_mux__1_n_0\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][25]_mux__2_n_0\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][25]_mux__3_n_0\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][25]_mux__4_n_0\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][25]_mux__5_n_0\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][25]_mux__6_n_0\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][25]_mux__7_n_0\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][25]_mux__8_n_0\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][25]_mux__9_n_0\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][25]_mux_n_0\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][25]_srl32__0_n_0\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][25]_srl32__0_n_1\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][25]_srl32__10_n_0\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][25]_srl32__10_n_1\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][25]_srl32__11_n_0\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][25]_srl32__11_n_1\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][25]_srl32__12_n_0\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][25]_srl32__12_n_1\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][25]_srl32__13_n_0\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][25]_srl32__13_n_1\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][25]_srl32__14_n_0\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][25]_srl32__1_n_0\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][25]_srl32__1_n_1\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][25]_srl32__2_n_0\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][25]_srl32__2_n_1\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][25]_srl32__3_n_0\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][25]_srl32__3_n_1\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][25]_srl32__4_n_0\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][25]_srl32__4_n_1\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][25]_srl32__5_n_0\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][25]_srl32__5_n_1\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][25]_srl32__6_n_0\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][25]_srl32__6_n_1\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][25]_srl32__7_n_0\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][25]_srl32__7_n_1\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][25]_srl32__8_n_0\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][25]_srl32__8_n_1\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][25]_srl32__9_n_0\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][25]_srl32__9_n_1\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][25]_srl32_n_0\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][25]_srl32_n_1\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][26]_mux__0_n_0\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][26]_mux__10_n_0\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][26]_mux__1_n_0\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][26]_mux__2_n_0\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][26]_mux__3_n_0\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][26]_mux__4_n_0\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][26]_mux__5_n_0\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][26]_mux__6_n_0\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][26]_mux__7_n_0\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][26]_mux__8_n_0\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][26]_mux__9_n_0\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][26]_mux_n_0\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][26]_srl32__0_n_0\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][26]_srl32__0_n_1\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][26]_srl32__10_n_0\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][26]_srl32__10_n_1\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][26]_srl32__11_n_0\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][26]_srl32__11_n_1\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][26]_srl32__12_n_0\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][26]_srl32__12_n_1\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][26]_srl32__13_n_0\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][26]_srl32__13_n_1\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][26]_srl32__14_n_0\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][26]_srl32__1_n_0\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][26]_srl32__1_n_1\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][26]_srl32__2_n_0\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][26]_srl32__2_n_1\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][26]_srl32__3_n_0\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][26]_srl32__3_n_1\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][26]_srl32__4_n_0\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][26]_srl32__4_n_1\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][26]_srl32__5_n_0\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][26]_srl32__5_n_1\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][26]_srl32__6_n_0\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][26]_srl32__6_n_1\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][26]_srl32__7_n_0\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][26]_srl32__7_n_1\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][26]_srl32__8_n_0\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][26]_srl32__8_n_1\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][26]_srl32__9_n_0\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][26]_srl32__9_n_1\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][26]_srl32_n_0\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][26]_srl32_n_1\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][27]_mux__0_n_0\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][27]_mux__10_n_0\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][27]_mux__1_n_0\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][27]_mux__2_n_0\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][27]_mux__3_n_0\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][27]_mux__4_n_0\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][27]_mux__5_n_0\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][27]_mux__6_n_0\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][27]_mux__7_n_0\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][27]_mux__8_n_0\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][27]_mux__9_n_0\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][27]_mux_n_0\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][27]_srl32__0_n_0\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][27]_srl32__0_n_1\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][27]_srl32__10_n_0\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][27]_srl32__10_n_1\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][27]_srl32__11_n_0\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][27]_srl32__11_n_1\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][27]_srl32__12_n_0\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][27]_srl32__12_n_1\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][27]_srl32__13_n_0\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][27]_srl32__13_n_1\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][27]_srl32__14_n_0\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][27]_srl32__1_n_0\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][27]_srl32__1_n_1\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][27]_srl32__2_n_0\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][27]_srl32__2_n_1\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][27]_srl32__3_n_0\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][27]_srl32__3_n_1\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][27]_srl32__4_n_0\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][27]_srl32__4_n_1\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][27]_srl32__5_n_0\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][27]_srl32__5_n_1\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][27]_srl32__6_n_0\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][27]_srl32__6_n_1\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][27]_srl32__7_n_0\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][27]_srl32__7_n_1\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][27]_srl32__8_n_0\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][27]_srl32__8_n_1\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][27]_srl32__9_n_0\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][27]_srl32__9_n_1\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][27]_srl32_n_0\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][27]_srl32_n_1\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][28]_mux__0_n_0\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][28]_mux__10_n_0\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][28]_mux__1_n_0\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][28]_mux__2_n_0\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][28]_mux__3_n_0\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][28]_mux__4_n_0\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][28]_mux__5_n_0\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][28]_mux__6_n_0\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][28]_mux__7_n_0\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][28]_mux__8_n_0\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][28]_mux__9_n_0\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][28]_mux_n_0\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][28]_srl32__0_n_0\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][28]_srl32__0_n_1\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][28]_srl32__10_n_0\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][28]_srl32__10_n_1\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][28]_srl32__11_n_0\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][28]_srl32__11_n_1\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][28]_srl32__12_n_0\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][28]_srl32__12_n_1\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][28]_srl32__13_n_0\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][28]_srl32__13_n_1\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][28]_srl32__14_n_0\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][28]_srl32__1_n_0\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][28]_srl32__1_n_1\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][28]_srl32__2_n_0\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][28]_srl32__2_n_1\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][28]_srl32__3_n_0\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][28]_srl32__3_n_1\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][28]_srl32__4_n_0\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][28]_srl32__4_n_1\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][28]_srl32__5_n_0\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][28]_srl32__5_n_1\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][28]_srl32__6_n_0\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][28]_srl32__6_n_1\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][28]_srl32__7_n_0\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][28]_srl32__7_n_1\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][28]_srl32__8_n_0\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][28]_srl32__8_n_1\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][28]_srl32__9_n_0\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][28]_srl32__9_n_1\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][28]_srl32_n_0\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][28]_srl32_n_1\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][29]_mux__0_n_0\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][29]_mux__10_n_0\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][29]_mux__1_n_0\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][29]_mux__2_n_0\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][29]_mux__3_n_0\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][29]_mux__4_n_0\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][29]_mux__5_n_0\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][29]_mux__6_n_0\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][29]_mux__7_n_0\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][29]_mux__8_n_0\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][29]_mux__9_n_0\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][29]_mux_n_0\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][29]_srl32__0_n_0\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][29]_srl32__0_n_1\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][29]_srl32__10_n_0\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][29]_srl32__10_n_1\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][29]_srl32__11_n_0\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][29]_srl32__11_n_1\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][29]_srl32__12_n_0\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][29]_srl32__12_n_1\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][29]_srl32__13_n_0\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][29]_srl32__13_n_1\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][29]_srl32__14_n_0\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][29]_srl32__1_n_0\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][29]_srl32__1_n_1\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][29]_srl32__2_n_0\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][29]_srl32__2_n_1\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][29]_srl32__3_n_0\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][29]_srl32__3_n_1\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][29]_srl32__4_n_0\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][29]_srl32__4_n_1\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][29]_srl32__5_n_0\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][29]_srl32__5_n_1\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][29]_srl32__6_n_0\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][29]_srl32__6_n_1\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][29]_srl32__7_n_0\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][29]_srl32__7_n_1\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][29]_srl32__8_n_0\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][29]_srl32__8_n_1\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][29]_srl32__9_n_0\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][29]_srl32__9_n_1\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][29]_srl32_n_0\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][29]_srl32_n_1\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][2]_mux__0_n_0\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][2]_mux__10_n_0\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][2]_mux__1_n_0\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][2]_mux__2_n_0\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][2]_mux__3_n_0\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][2]_mux__4_n_0\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][2]_mux__5_n_0\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][2]_mux__6_n_0\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][2]_mux__7_n_0\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][2]_mux__8_n_0\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][2]_mux__9_n_0\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][2]_mux_n_0\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][2]_srl32__0_n_0\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][2]_srl32__0_n_1\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][2]_srl32__10_n_0\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][2]_srl32__10_n_1\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][2]_srl32__11_n_0\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][2]_srl32__11_n_1\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][2]_srl32__12_n_0\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][2]_srl32__12_n_1\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][2]_srl32__13_n_0\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][2]_srl32__13_n_1\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][2]_srl32__14_n_0\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][2]_srl32__1_n_0\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][2]_srl32__1_n_1\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][2]_srl32__2_n_0\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][2]_srl32__2_n_1\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][2]_srl32__3_n_0\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][2]_srl32__3_n_1\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][2]_srl32__4_n_0\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][2]_srl32__4_n_1\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][2]_srl32__5_n_0\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][2]_srl32__5_n_1\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][2]_srl32__6_n_0\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][2]_srl32__6_n_1\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][2]_srl32__7_n_0\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][2]_srl32__7_n_1\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][2]_srl32__8_n_0\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][2]_srl32__8_n_1\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][2]_srl32__9_n_0\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][2]_srl32__9_n_1\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][2]_srl32_n_0\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][2]_srl32_n_1\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][30]_mux__0_n_0\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][30]_mux__10_n_0\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][30]_mux__1_n_0\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][30]_mux__2_n_0\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][30]_mux__3_n_0\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][30]_mux__4_n_0\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][30]_mux__5_n_0\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][30]_mux__6_n_0\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][30]_mux__7_n_0\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][30]_mux__8_n_0\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][30]_mux__9_n_0\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][30]_mux_n_0\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][30]_srl32__0_n_0\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][30]_srl32__0_n_1\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][30]_srl32__10_n_0\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][30]_srl32__10_n_1\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][30]_srl32__11_n_0\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][30]_srl32__11_n_1\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][30]_srl32__12_n_0\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][30]_srl32__12_n_1\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][30]_srl32__13_n_0\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][30]_srl32__13_n_1\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][30]_srl32__14_n_0\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][30]_srl32__1_n_0\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][30]_srl32__1_n_1\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][30]_srl32__2_n_0\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][30]_srl32__2_n_1\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][30]_srl32__3_n_0\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][30]_srl32__3_n_1\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][30]_srl32__4_n_0\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][30]_srl32__4_n_1\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][30]_srl32__5_n_0\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][30]_srl32__5_n_1\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][30]_srl32__6_n_0\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][30]_srl32__6_n_1\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][30]_srl32__7_n_0\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][30]_srl32__7_n_1\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][30]_srl32__8_n_0\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][30]_srl32__8_n_1\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][30]_srl32__9_n_0\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][30]_srl32__9_n_1\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][30]_srl32_n_0\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][30]_srl32_n_1\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][31]_mux__0_n_0\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][31]_mux__10_n_0\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][31]_mux__1_n_0\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][31]_mux__2_n_0\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][31]_mux__3_n_0\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][31]_mux__4_n_0\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][31]_mux__5_n_0\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][31]_mux__6_n_0\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][31]_mux__7_n_0\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][31]_mux__8_n_0\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][31]_mux__9_n_0\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][31]_mux_n_0\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][31]_srl32__0_n_0\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][31]_srl32__0_n_1\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][31]_srl32__10_n_0\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][31]_srl32__10_n_1\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][31]_srl32__11_n_0\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][31]_srl32__11_n_1\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][31]_srl32__12_n_0\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][31]_srl32__12_n_1\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][31]_srl32__13_n_0\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][31]_srl32__13_n_1\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][31]_srl32__14_n_0\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][31]_srl32__1_n_0\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][31]_srl32__1_n_1\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][31]_srl32__2_n_0\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][31]_srl32__2_n_1\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][31]_srl32__3_n_0\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][31]_srl32__3_n_1\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][31]_srl32__4_n_0\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][31]_srl32__4_n_1\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][31]_srl32__5_n_0\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][31]_srl32__5_n_1\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][31]_srl32__6_n_0\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][31]_srl32__6_n_1\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][31]_srl32__7_n_0\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][31]_srl32__7_n_1\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][31]_srl32__8_n_0\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][31]_srl32__8_n_1\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][31]_srl32__9_n_0\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][31]_srl32__9_n_1\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][31]_srl32_n_0\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][31]_srl32_n_1\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][3]_mux__0_n_0\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][3]_mux__10_n_0\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][3]_mux__1_n_0\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][3]_mux__2_n_0\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][3]_mux__3_n_0\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][3]_mux__4_n_0\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][3]_mux__5_n_0\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][3]_mux__6_n_0\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][3]_mux__7_n_0\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][3]_mux__8_n_0\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][3]_mux__9_n_0\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][3]_mux_n_0\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][3]_srl32__0_n_0\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][3]_srl32__0_n_1\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][3]_srl32__10_n_0\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][3]_srl32__10_n_1\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][3]_srl32__11_n_0\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][3]_srl32__11_n_1\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][3]_srl32__12_n_0\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][3]_srl32__12_n_1\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][3]_srl32__13_n_0\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][3]_srl32__13_n_1\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][3]_srl32__14_n_0\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][3]_srl32__1_n_0\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][3]_srl32__1_n_1\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][3]_srl32__2_n_0\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][3]_srl32__2_n_1\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][3]_srl32__3_n_0\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][3]_srl32__3_n_1\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][3]_srl32__4_n_0\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][3]_srl32__4_n_1\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][3]_srl32__5_n_0\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][3]_srl32__5_n_1\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][3]_srl32__6_n_0\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][3]_srl32__6_n_1\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][3]_srl32__7_n_0\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][3]_srl32__7_n_1\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][3]_srl32__8_n_0\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][3]_srl32__8_n_1\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][3]_srl32__9_n_0\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][3]_srl32__9_n_1\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][3]_srl32_n_0\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][3]_srl32_n_1\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][4]_mux__0_n_0\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][4]_mux__10_n_0\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][4]_mux__1_n_0\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][4]_mux__2_n_0\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][4]_mux__3_n_0\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][4]_mux__4_n_0\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][4]_mux__5_n_0\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][4]_mux__6_n_0\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][4]_mux__7_n_0\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][4]_mux__8_n_0\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][4]_mux__9_n_0\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][4]_mux_n_0\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][4]_srl32__0_n_0\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][4]_srl32__0_n_1\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][4]_srl32__10_n_0\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][4]_srl32__10_n_1\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][4]_srl32__11_n_0\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][4]_srl32__11_n_1\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][4]_srl32__12_n_0\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][4]_srl32__12_n_1\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][4]_srl32__13_n_0\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][4]_srl32__13_n_1\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][4]_srl32__14_n_0\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][4]_srl32__1_n_0\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][4]_srl32__1_n_1\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][4]_srl32__2_n_0\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][4]_srl32__2_n_1\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][4]_srl32__3_n_0\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][4]_srl32__3_n_1\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][4]_srl32__4_n_0\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][4]_srl32__4_n_1\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][4]_srl32__5_n_0\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][4]_srl32__5_n_1\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][4]_srl32__6_n_0\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][4]_srl32__6_n_1\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][4]_srl32__7_n_0\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][4]_srl32__7_n_1\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][4]_srl32__8_n_0\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][4]_srl32__8_n_1\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][4]_srl32__9_n_0\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][4]_srl32__9_n_1\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][4]_srl32_n_0\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][4]_srl32_n_1\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][5]_mux__0_n_0\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][5]_mux__10_n_0\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][5]_mux__1_n_0\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][5]_mux__2_n_0\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][5]_mux__3_n_0\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][5]_mux__4_n_0\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][5]_mux__5_n_0\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][5]_mux__6_n_0\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][5]_mux__7_n_0\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][5]_mux__8_n_0\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][5]_mux__9_n_0\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][5]_mux_n_0\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][5]_srl32__0_n_0\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][5]_srl32__0_n_1\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][5]_srl32__10_n_0\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][5]_srl32__10_n_1\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][5]_srl32__11_n_0\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][5]_srl32__11_n_1\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][5]_srl32__12_n_0\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][5]_srl32__12_n_1\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][5]_srl32__13_n_0\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][5]_srl32__13_n_1\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][5]_srl32__14_n_0\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][5]_srl32__1_n_0\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][5]_srl32__1_n_1\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][5]_srl32__2_n_0\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][5]_srl32__2_n_1\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][5]_srl32__3_n_0\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][5]_srl32__3_n_1\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][5]_srl32__4_n_0\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][5]_srl32__4_n_1\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][5]_srl32__5_n_0\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][5]_srl32__5_n_1\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][5]_srl32__6_n_0\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][5]_srl32__6_n_1\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][5]_srl32__7_n_0\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][5]_srl32__7_n_1\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][5]_srl32__8_n_0\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][5]_srl32__8_n_1\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][5]_srl32__9_n_0\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][5]_srl32__9_n_1\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][5]_srl32_n_0\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][5]_srl32_n_1\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][6]_mux__0_n_0\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][6]_mux__10_n_0\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][6]_mux__1_n_0\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][6]_mux__2_n_0\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][6]_mux__3_n_0\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][6]_mux__4_n_0\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][6]_mux__5_n_0\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][6]_mux__6_n_0\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][6]_mux__7_n_0\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][6]_mux__8_n_0\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][6]_mux__9_n_0\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][6]_mux_n_0\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][6]_srl32__0_n_0\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][6]_srl32__0_n_1\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][6]_srl32__10_n_0\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][6]_srl32__10_n_1\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][6]_srl32__11_n_0\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][6]_srl32__11_n_1\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][6]_srl32__12_n_0\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][6]_srl32__12_n_1\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][6]_srl32__13_n_0\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][6]_srl32__13_n_1\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][6]_srl32__14_n_0\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][6]_srl32__1_n_0\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][6]_srl32__1_n_1\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][6]_srl32__2_n_0\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][6]_srl32__2_n_1\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][6]_srl32__3_n_0\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][6]_srl32__3_n_1\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][6]_srl32__4_n_0\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][6]_srl32__4_n_1\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][6]_srl32__5_n_0\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][6]_srl32__5_n_1\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][6]_srl32__6_n_0\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][6]_srl32__6_n_1\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][6]_srl32__7_n_0\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][6]_srl32__7_n_1\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][6]_srl32__8_n_0\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][6]_srl32__8_n_1\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][6]_srl32__9_n_0\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][6]_srl32__9_n_1\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][6]_srl32_n_0\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][6]_srl32_n_1\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][7]_mux__0_n_0\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][7]_mux__10_n_0\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][7]_mux__1_n_0\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][7]_mux__2_n_0\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][7]_mux__3_n_0\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][7]_mux__4_n_0\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][7]_mux__5_n_0\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][7]_mux__6_n_0\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][7]_mux__7_n_0\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][7]_mux__8_n_0\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][7]_mux__9_n_0\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][7]_mux_n_0\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][7]_srl32__0_n_0\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][7]_srl32__0_n_1\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][7]_srl32__10_n_0\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][7]_srl32__10_n_1\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][7]_srl32__11_n_0\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][7]_srl32__11_n_1\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][7]_srl32__12_n_0\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][7]_srl32__12_n_1\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][7]_srl32__13_n_0\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][7]_srl32__13_n_1\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][7]_srl32__14_n_0\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][7]_srl32__1_n_0\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][7]_srl32__1_n_1\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][7]_srl32__2_n_0\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][7]_srl32__2_n_1\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][7]_srl32__3_n_0\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][7]_srl32__3_n_1\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][7]_srl32__4_n_0\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][7]_srl32__4_n_1\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][7]_srl32__5_n_0\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][7]_srl32__5_n_1\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][7]_srl32__6_n_0\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][7]_srl32__6_n_1\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][7]_srl32__7_n_0\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][7]_srl32__7_n_1\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][7]_srl32__8_n_0\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][7]_srl32__8_n_1\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][7]_srl32__9_n_0\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][7]_srl32__9_n_1\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][7]_srl32_n_0\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][7]_srl32_n_1\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][8]_mux__0_n_0\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][8]_mux__10_n_0\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][8]_mux__1_n_0\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][8]_mux__2_n_0\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][8]_mux__3_n_0\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][8]_mux__4_n_0\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][8]_mux__5_n_0\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][8]_mux__6_n_0\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][8]_mux__7_n_0\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][8]_mux__8_n_0\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][8]_mux__9_n_0\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][8]_mux_n_0\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][8]_srl32__0_n_0\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][8]_srl32__0_n_1\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][8]_srl32__10_n_0\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][8]_srl32__10_n_1\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][8]_srl32__11_n_0\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][8]_srl32__11_n_1\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][8]_srl32__12_n_0\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][8]_srl32__12_n_1\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][8]_srl32__13_n_0\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][8]_srl32__13_n_1\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][8]_srl32__14_n_0\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][8]_srl32__1_n_0\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][8]_srl32__1_n_1\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][8]_srl32__2_n_0\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][8]_srl32__2_n_1\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][8]_srl32__3_n_0\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][8]_srl32__3_n_1\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][8]_srl32__4_n_0\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][8]_srl32__4_n_1\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][8]_srl32__5_n_0\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][8]_srl32__5_n_1\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][8]_srl32__6_n_0\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][8]_srl32__6_n_1\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][8]_srl32__7_n_0\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][8]_srl32__7_n_1\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][8]_srl32__8_n_0\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][8]_srl32__8_n_1\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][8]_srl32__9_n_0\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][8]_srl32__9_n_1\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][8]_srl32_n_0\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][8]_srl32_n_1\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][9]_mux__0_n_0\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][9]_mux__10_n_0\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][9]_mux__1_n_0\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][9]_mux__2_n_0\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][9]_mux__3_n_0\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][9]_mux__4_n_0\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][9]_mux__5_n_0\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][9]_mux__6_n_0\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][9]_mux__7_n_0\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][9]_mux__8_n_0\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][9]_mux__9_n_0\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][9]_mux_n_0\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][9]_srl32__0_n_0\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][9]_srl32__0_n_1\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][9]_srl32__10_n_0\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][9]_srl32__10_n_1\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][9]_srl32__11_n_0\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][9]_srl32__11_n_1\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][9]_srl32__12_n_0\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][9]_srl32__12_n_1\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][9]_srl32__13_n_0\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][9]_srl32__13_n_1\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][9]_srl32__14_n_0\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][9]_srl32__1_n_0\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][9]_srl32__1_n_1\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][9]_srl32__2_n_0\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][9]_srl32__2_n_1\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][9]_srl32__3_n_0\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][9]_srl32__3_n_1\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][9]_srl32__4_n_0\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][9]_srl32__4_n_1\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][9]_srl32__5_n_0\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][9]_srl32__5_n_1\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][9]_srl32__6_n_0\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][9]_srl32__6_n_1\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][9]_srl32__7_n_0\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][9]_srl32__7_n_1\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][9]_srl32__8_n_0\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][9]_srl32__8_n_1\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][9]_srl32__9_n_0\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][9]_srl32__9_n_1\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][9]_srl32_n_0\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Data][9]_srl32_n_1\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Last][0]_mux__0_n_0\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Last][0]_mux__10_n_0\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Last][0]_mux__1_n_0\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Last][0]_mux__2_n_0\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Last][0]_mux__3_n_0\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Last][0]_mux__4_n_0\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Last][0]_mux__5_n_0\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Last][0]_mux__6_n_0\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Last][0]_mux__7_n_0\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Last][0]_mux__8_n_0\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Last][0]_mux__9_n_0\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Last][0]_mux_n_0\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Last][0]_srl32__0_n_0\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Last][0]_srl32__0_n_1\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Last][0]_srl32__10_n_0\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Last][0]_srl32__10_n_1\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Last][0]_srl32__11_n_0\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Last][0]_srl32__11_n_1\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Last][0]_srl32__12_n_0\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Last][0]_srl32__12_n_1\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Last][0]_srl32__13_n_0\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Last][0]_srl32__13_n_1\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Last][0]_srl32__14_n_0\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Last][0]_srl32__1_n_0\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Last][0]_srl32__1_n_1\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Last][0]_srl32__2_n_0\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Last][0]_srl32__2_n_1\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Last][0]_srl32__3_n_0\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Last][0]_srl32__3_n_1\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Last][0]_srl32__4_n_0\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Last][0]_srl32__4_n_1\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Last][0]_srl32__5_n_0\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Last][0]_srl32__5_n_1\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Last][0]_srl32__6_n_0\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Last][0]_srl32__6_n_1\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Last][0]_srl32__7_n_0\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Last][0]_srl32__7_n_1\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Last][0]_srl32__8_n_0\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Last][0]_srl32__8_n_1\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Last][0]_srl32__9_n_0\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Last][0]_srl32__9_n_1\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Last][0]_srl32_n_0\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Last][0]_srl32_n_1\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Strb][0]_mux__0_n_0\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Strb][0]_mux__10_n_0\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Strb][0]_mux__1_n_0\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Strb][0]_mux__2_n_0\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Strb][0]_mux__3_n_0\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Strb][0]_mux__4_n_0\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Strb][0]_mux__5_n_0\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Strb][0]_mux__6_n_0\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Strb][0]_mux__7_n_0\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Strb][0]_mux__8_n_0\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Strb][0]_mux__9_n_0\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Strb][0]_mux_n_0\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Strb][0]_srl32__0_n_0\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Strb][0]_srl32__0_n_1\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Strb][0]_srl32__10_n_0\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Strb][0]_srl32__10_n_1\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Strb][0]_srl32__11_n_0\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Strb][0]_srl32__11_n_1\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Strb][0]_srl32__12_n_0\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Strb][0]_srl32__12_n_1\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Strb][0]_srl32__13_n_0\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Strb][0]_srl32__13_n_1\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Strb][0]_srl32__14_n_0\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Strb][0]_srl32__1_n_0\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Strb][0]_srl32__1_n_1\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Strb][0]_srl32__2_n_0\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Strb][0]_srl32__2_n_1\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Strb][0]_srl32__3_n_0\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Strb][0]_srl32__3_n_1\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Strb][0]_srl32__4_n_0\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Strb][0]_srl32__4_n_1\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Strb][0]_srl32__5_n_0\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Strb][0]_srl32__5_n_1\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Strb][0]_srl32__6_n_0\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Strb][0]_srl32__6_n_1\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Strb][0]_srl32__7_n_0\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Strb][0]_srl32__7_n_1\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Strb][0]_srl32__8_n_0\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Strb][0]_srl32__8_n_1\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Strb][0]_srl32__9_n_0\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Strb][0]_srl32__9_n_1\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Strb][0]_srl32_n_0\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Strb][0]_srl32_n_1\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Strb][1]_mux__0_n_0\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Strb][1]_mux__10_n_0\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Strb][1]_mux__1_n_0\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Strb][1]_mux__2_n_0\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Strb][1]_mux__3_n_0\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Strb][1]_mux__4_n_0\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Strb][1]_mux__5_n_0\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Strb][1]_mux__6_n_0\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Strb][1]_mux__7_n_0\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Strb][1]_mux__8_n_0\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Strb][1]_mux__9_n_0\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Strb][1]_mux_n_0\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Strb][1]_srl32__0_n_0\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Strb][1]_srl32__0_n_1\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Strb][1]_srl32__10_n_0\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Strb][1]_srl32__10_n_1\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Strb][1]_srl32__11_n_0\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Strb][1]_srl32__11_n_1\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Strb][1]_srl32__12_n_0\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Strb][1]_srl32__12_n_1\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Strb][1]_srl32__13_n_0\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Strb][1]_srl32__13_n_1\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Strb][1]_srl32__14_n_0\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Strb][1]_srl32__1_n_0\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Strb][1]_srl32__1_n_1\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Strb][1]_srl32__2_n_0\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Strb][1]_srl32__2_n_1\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Strb][1]_srl32__3_n_0\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Strb][1]_srl32__3_n_1\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Strb][1]_srl32__4_n_0\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Strb][1]_srl32__4_n_1\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Strb][1]_srl32__5_n_0\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Strb][1]_srl32__5_n_1\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Strb][1]_srl32__6_n_0\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Strb][1]_srl32__6_n_1\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Strb][1]_srl32__7_n_0\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Strb][1]_srl32__7_n_1\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Strb][1]_srl32__8_n_0\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Strb][1]_srl32__8_n_1\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Strb][1]_srl32__9_n_0\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Strb][1]_srl32__9_n_1\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Strb][1]_srl32_n_0\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Strb][1]_srl32_n_1\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Strb][2]_mux__0_n_0\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Strb][2]_mux__10_n_0\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Strb][2]_mux__1_n_0\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Strb][2]_mux__2_n_0\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Strb][2]_mux__3_n_0\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Strb][2]_mux__4_n_0\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Strb][2]_mux__5_n_0\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Strb][2]_mux__6_n_0\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Strb][2]_mux__7_n_0\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Strb][2]_mux__8_n_0\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Strb][2]_mux__9_n_0\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Strb][2]_mux_n_0\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Strb][2]_srl32__0_n_0\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Strb][2]_srl32__0_n_1\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Strb][2]_srl32__10_n_0\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Strb][2]_srl32__10_n_1\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Strb][2]_srl32__11_n_0\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Strb][2]_srl32__11_n_1\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Strb][2]_srl32__12_n_0\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Strb][2]_srl32__12_n_1\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Strb][2]_srl32__13_n_0\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Strb][2]_srl32__13_n_1\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Strb][2]_srl32__14_n_0\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Strb][2]_srl32__1_n_0\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Strb][2]_srl32__1_n_1\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Strb][2]_srl32__2_n_0\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Strb][2]_srl32__2_n_1\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Strb][2]_srl32__3_n_0\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Strb][2]_srl32__3_n_1\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Strb][2]_srl32__4_n_0\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Strb][2]_srl32__4_n_1\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Strb][2]_srl32__5_n_0\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Strb][2]_srl32__5_n_1\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Strb][2]_srl32__6_n_0\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Strb][2]_srl32__6_n_1\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Strb][2]_srl32__7_n_0\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Strb][2]_srl32__7_n_1\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Strb][2]_srl32__8_n_0\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Strb][2]_srl32__8_n_1\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Strb][2]_srl32__9_n_0\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Strb][2]_srl32__9_n_1\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Strb][2]_srl32_n_0\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Strb][2]_srl32_n_1\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Strb][3]_mux__0_n_0\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Strb][3]_mux__10_n_0\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Strb][3]_mux__1_n_0\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Strb][3]_mux__2_n_0\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Strb][3]_mux__3_n_0\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Strb][3]_mux__4_n_0\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Strb][3]_mux__5_n_0\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Strb][3]_mux__6_n_0\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Strb][3]_mux__7_n_0\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Strb][3]_mux__8_n_0\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Strb][3]_mux__9_n_0\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Strb][3]_mux_n_0\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Strb][3]_srl32__0_n_0\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Strb][3]_srl32__0_n_1\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Strb][3]_srl32__10_n_0\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Strb][3]_srl32__10_n_1\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Strb][3]_srl32__11_n_0\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Strb][3]_srl32__11_n_1\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Strb][3]_srl32__12_n_0\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Strb][3]_srl32__12_n_1\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Strb][3]_srl32__13_n_0\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Strb][3]_srl32__13_n_1\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Strb][3]_srl32__14_n_0\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Strb][3]_srl32__1_n_0\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Strb][3]_srl32__1_n_1\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Strb][3]_srl32__2_n_0\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Strb][3]_srl32__2_n_1\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Strb][3]_srl32__3_n_0\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Strb][3]_srl32__3_n_1\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Strb][3]_srl32__4_n_0\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Strb][3]_srl32__4_n_1\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Strb][3]_srl32__5_n_0\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Strb][3]_srl32__5_n_1\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Strb][3]_srl32__6_n_0\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Strb][3]_srl32__6_n_1\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Strb][3]_srl32__7_n_0\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Strb][3]_srl32__7_n_1\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Strb][3]_srl32__8_n_0\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Strb][3]_srl32__8_n_1\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Strb][3]_srl32__9_n_0\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Strb][3]_srl32__9_n_1\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Strb][3]_srl32_n_0\ : STD_LOGIC;
  signal \wma_fifo_mem_reg[511][Strb][3]_srl32_n_1\ : STD_LOGIC;
  signal wma_merge_done : STD_LOGIC;
  signal wma_pop : STD_LOGIC;
  signal wma_read_fifo_addr : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal wma_word_done_d1 : STD_LOGIC;
  signal wma_word_done_d1_i_2_n_0 : STD_LOGIC;
  signal wma_word_done_d1_i_3_n_0 : STD_LOGIC;
  signal wmad_fifo_empty : STD_LOGIC;
  signal write_data_full_d1 : STD_LOGIC;
  signal NLW_update_lock_release_reg_i_2_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal NLW_update_lock_release_reg_i_2_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_update_lock_release_reg_i_3_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_update_rd_offset_cnt_reg[5]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_update_rd_offset_cnt_reg[5]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_update_wr_offset_cnt_reg[5]_i_4_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_update_wr_offset_cnt_reg[5]_i_4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_wma_fifo_mem_reg[511][Data][0]_srl32__14_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_wma_fifo_mem_reg[511][Data][10]_srl32__14_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_wma_fifo_mem_reg[511][Data][11]_srl32__14_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_wma_fifo_mem_reg[511][Data][12]_srl32__14_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_wma_fifo_mem_reg[511][Data][13]_srl32__14_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_wma_fifo_mem_reg[511][Data][14]_srl32__14_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_wma_fifo_mem_reg[511][Data][15]_srl32__14_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_wma_fifo_mem_reg[511][Data][16]_srl32__14_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_wma_fifo_mem_reg[511][Data][17]_srl32__14_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_wma_fifo_mem_reg[511][Data][18]_srl32__14_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_wma_fifo_mem_reg[511][Data][19]_srl32__14_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_wma_fifo_mem_reg[511][Data][1]_srl32__14_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_wma_fifo_mem_reg[511][Data][20]_srl32__14_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_wma_fifo_mem_reg[511][Data][21]_srl32__14_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_wma_fifo_mem_reg[511][Data][22]_srl32__14_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_wma_fifo_mem_reg[511][Data][23]_srl32__14_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_wma_fifo_mem_reg[511][Data][24]_srl32__14_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_wma_fifo_mem_reg[511][Data][25]_srl32__14_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_wma_fifo_mem_reg[511][Data][26]_srl32__14_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_wma_fifo_mem_reg[511][Data][27]_srl32__14_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_wma_fifo_mem_reg[511][Data][28]_srl32__14_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_wma_fifo_mem_reg[511][Data][29]_srl32__14_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_wma_fifo_mem_reg[511][Data][2]_srl32__14_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_wma_fifo_mem_reg[511][Data][30]_srl32__14_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_wma_fifo_mem_reg[511][Data][31]_srl32__14_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_wma_fifo_mem_reg[511][Data][3]_srl32__14_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_wma_fifo_mem_reg[511][Data][4]_srl32__14_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_wma_fifo_mem_reg[511][Data][5]_srl32__14_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_wma_fifo_mem_reg[511][Data][6]_srl32__14_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_wma_fifo_mem_reg[511][Data][7]_srl32__14_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_wma_fifo_mem_reg[511][Data][8]_srl32__14_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_wma_fifo_mem_reg[511][Data][9]_srl32__14_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_wma_fifo_mem_reg[511][Last][0]_srl32__14_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_wma_fifo_mem_reg[511][Strb][0]_srl32__14_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_wma_fifo_mem_reg[511][Strb][1]_srl32__14_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_wma_fifo_mem_reg[511][Strb][2]_srl32__14_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_wma_fifo_mem_reg[511][Strb][3]_srl32__14_Q31_UNCONNECTED\ : STD_LOGIC;
  attribute C_CE_LOW : string;
  attribute C_CE_LOW of Reset_Inst : label is "1'b0";
  attribute C_IS_SET : string;
  attribute C_IS_SET of Reset_Inst : label is "1'b0";
  attribute C_NUM_CE : integer;
  attribute C_NUM_CE of Reset_Inst : label is 1;
  attribute C_TARGET : integer;
  attribute C_TARGET of Reset_Inst : label is 3;
  attribute DONT_TOUCH : boolean;
  attribute DONT_TOUCH of Reset_Inst : label is std.standard.true;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \S_AXI_BRESP[0]_i_2\ : label is "soft_lutpair103";
  attribute SOFT_HLUTNM of \S_AXI_BRESP[1]_i_2\ : label is "soft_lutpair103";
  attribute SOFT_HLUTNM of \Using_FPGA.MUXCY_I_i_2__10\ : label is "soft_lutpair104";
  attribute SOFT_HLUTNM of \Using_FPGA.MUXCY_I_i_2__11\ : label is "soft_lutpair104";
  attribute SOFT_HLUTNM of \Using_FPGA.MUXCY_I_i_2__3\ : label is "soft_lutpair90";
  attribute SOFT_HLUTNM of \Using_FPGA.MUXCY_I_i_8\ : label is "soft_lutpair94";
  attribute srl_bus_name : string;
  attribute srl_bus_name of \bp_fifo_mem_reg[15][BRESP][0]_srl16\ : label is "U0/\CC/Gen_Block[0].UD/bp_fifo_mem_reg[15][BRESP] ";
  attribute srl_name : string;
  attribute srl_name of \bp_fifo_mem_reg[15][BRESP][0]_srl16\ : label is "U0/\CC/Gen_Block[0].UD/bp_fifo_mem_reg[15][BRESP][0]_srl16 ";
  attribute srl_bus_name of \bp_fifo_mem_reg[15][BRESP][1]_srl16\ : label is "U0/\CC/Gen_Block[0].UD/bp_fifo_mem_reg[15][BRESP] ";
  attribute srl_name of \bp_fifo_mem_reg[15][BRESP][1]_srl16\ : label is "U0/\CC/Gen_Block[0].UD/bp_fifo_mem_reg[15][BRESP][1]_srl16 ";
  attribute srl_bus_name of \bs_fifo_mem_reg[15][Port_Num][0]_srl16\ : label is "U0/\CC/Gen_Block[0].UD/bs_fifo_mem_reg[15][Port_Num] ";
  attribute srl_name of \bs_fifo_mem_reg[15][Port_Num][0]_srl16\ : label is "U0/\CC/Gen_Block[0].UD/bs_fifo_mem_reg[15][Port_Num][0]_srl16 ";
  attribute srl_bus_name of \bs_fifo_mem_reg[15][Slv][-1111111111]_srl16\ : label is "U0/\CC/Gen_Block[0].UD/bs_fifo_mem_reg[15][Slv] ";
  attribute srl_name of \bs_fifo_mem_reg[15][Slv][-1111111111]_srl16\ : label is "U0/\CC/Gen_Block[0].UD/bs_fifo_mem_reg[15][Slv][-1111111111]_srl16 ";
  attribute srl_bus_name of \e_fifo_mem_reg[15][Offset][10]_srl16\ : label is "U0/\CC/Gen_Block[0].UD/e_fifo_mem_reg[15][Offset] ";
  attribute srl_name of \e_fifo_mem_reg[15][Offset][10]_srl16\ : label is "U0/\CC/Gen_Block[0].UD/e_fifo_mem_reg[15][Offset][10]_srl16 ";
  attribute srl_bus_name of \e_fifo_mem_reg[15][Offset][11]_srl16\ : label is "U0/\CC/Gen_Block[0].UD/e_fifo_mem_reg[15][Offset] ";
  attribute srl_name of \e_fifo_mem_reg[15][Offset][11]_srl16\ : label is "U0/\CC/Gen_Block[0].UD/e_fifo_mem_reg[15][Offset][11]_srl16 ";
  attribute srl_bus_name of \e_fifo_mem_reg[15][Offset][12]_srl16\ : label is "U0/\CC/Gen_Block[0].UD/e_fifo_mem_reg[15][Offset] ";
  attribute srl_name of \e_fifo_mem_reg[15][Offset][12]_srl16\ : label is "U0/\CC/Gen_Block[0].UD/e_fifo_mem_reg[15][Offset][12]_srl16 ";
  attribute srl_bus_name of \e_fifo_mem_reg[15][Offset][13]_srl16\ : label is "U0/\CC/Gen_Block[0].UD/e_fifo_mem_reg[15][Offset] ";
  attribute srl_name of \e_fifo_mem_reg[15][Offset][13]_srl16\ : label is "U0/\CC/Gen_Block[0].UD/e_fifo_mem_reg[15][Offset][13]_srl16 ";
  attribute srl_bus_name of \e_fifo_mem_reg[15][Offset][6]_srl16\ : label is "U0/\CC/Gen_Block[0].UD/e_fifo_mem_reg[15][Offset] ";
  attribute srl_name of \e_fifo_mem_reg[15][Offset][6]_srl16\ : label is "U0/\CC/Gen_Block[0].UD/e_fifo_mem_reg[15][Offset][6]_srl16 ";
  attribute srl_bus_name of \e_fifo_mem_reg[15][Offset][7]_srl16\ : label is "U0/\CC/Gen_Block[0].UD/e_fifo_mem_reg[15][Offset] ";
  attribute srl_name of \e_fifo_mem_reg[15][Offset][7]_srl16\ : label is "U0/\CC/Gen_Block[0].UD/e_fifo_mem_reg[15][Offset][7]_srl16 ";
  attribute srl_bus_name of \e_fifo_mem_reg[15][Offset][8]_srl16\ : label is "U0/\CC/Gen_Block[0].UD/e_fifo_mem_reg[15][Offset] ";
  attribute srl_name of \e_fifo_mem_reg[15][Offset][8]_srl16\ : label is "U0/\CC/Gen_Block[0].UD/e_fifo_mem_reg[15][Offset][8]_srl16 ";
  attribute srl_bus_name of \e_fifo_mem_reg[15][Offset][9]_srl16\ : label is "U0/\CC/Gen_Block[0].UD/e_fifo_mem_reg[15][Offset] ";
  attribute srl_name of \e_fifo_mem_reg[15][Offset][9]_srl16\ : label is "U0/\CC/Gen_Block[0].UD/e_fifo_mem_reg[15][Offset][9]_srl16 ";
  attribute srl_bus_name of \e_fifo_mem_reg[15][Way][0]_srl16\ : label is "U0/\CC/Gen_Block[0].UD/e_fifo_mem_reg[15][Way] ";
  attribute srl_name of \e_fifo_mem_reg[15][Way][0]_srl16\ : label is "U0/\CC/Gen_Block[0].UD/e_fifo_mem_reg[15][Way][0]_srl16 ";
  attribute SOFT_HLUTNM of lookup_next_is_last_beat_i_10 : label is "soft_lutpair94";
  attribute srl_bus_name of \ri_fifo_mem_reg[15][Addr][0]_srl16\ : label is "U0/\CC/Gen_Block[0].UD/ri_fifo_mem_reg[15][Addr] ";
  attribute srl_name of \ri_fifo_mem_reg[15][Addr][0]_srl16\ : label is "U0/\CC/Gen_Block[0].UD/ri_fifo_mem_reg[15][Addr][0]_srl16 ";
  attribute srl_bus_name of \ri_fifo_mem_reg[15][Addr][10]_srl16\ : label is "U0/\CC/Gen_Block[0].UD/ri_fifo_mem_reg[15][Addr] ";
  attribute srl_name of \ri_fifo_mem_reg[15][Addr][10]_srl16\ : label is "U0/\CC/Gen_Block[0].UD/ri_fifo_mem_reg[15][Addr][10]_srl16 ";
  attribute srl_bus_name of \ri_fifo_mem_reg[15][Addr][11]_srl16\ : label is "U0/\CC/Gen_Block[0].UD/ri_fifo_mem_reg[15][Addr] ";
  attribute srl_name of \ri_fifo_mem_reg[15][Addr][11]_srl16\ : label is "U0/\CC/Gen_Block[0].UD/ri_fifo_mem_reg[15][Addr][11]_srl16 ";
  attribute srl_bus_name of \ri_fifo_mem_reg[15][Addr][12]_srl16\ : label is "U0/\CC/Gen_Block[0].UD/ri_fifo_mem_reg[15][Addr] ";
  attribute srl_name of \ri_fifo_mem_reg[15][Addr][12]_srl16\ : label is "U0/\CC/Gen_Block[0].UD/ri_fifo_mem_reg[15][Addr][12]_srl16 ";
  attribute srl_bus_name of \ri_fifo_mem_reg[15][Addr][13]_srl16\ : label is "U0/\CC/Gen_Block[0].UD/ri_fifo_mem_reg[15][Addr] ";
  attribute srl_name of \ri_fifo_mem_reg[15][Addr][13]_srl16\ : label is "U0/\CC/Gen_Block[0].UD/ri_fifo_mem_reg[15][Addr][13]_srl16 ";
  attribute srl_bus_name of \ri_fifo_mem_reg[15][Addr][14]_srl16\ : label is "U0/\CC/Gen_Block[0].UD/ri_fifo_mem_reg[15][Addr] ";
  attribute srl_name of \ri_fifo_mem_reg[15][Addr][14]_srl16\ : label is "U0/\CC/Gen_Block[0].UD/ri_fifo_mem_reg[15][Addr][14]_srl16 ";
  attribute srl_bus_name of \ri_fifo_mem_reg[15][Addr][15]_srl16\ : label is "U0/\CC/Gen_Block[0].UD/ri_fifo_mem_reg[15][Addr] ";
  attribute srl_name of \ri_fifo_mem_reg[15][Addr][15]_srl16\ : label is "U0/\CC/Gen_Block[0].UD/ri_fifo_mem_reg[15][Addr][15]_srl16 ";
  attribute srl_bus_name of \ri_fifo_mem_reg[15][Addr][16]_srl16\ : label is "U0/\CC/Gen_Block[0].UD/ri_fifo_mem_reg[15][Addr] ";
  attribute srl_name of \ri_fifo_mem_reg[15][Addr][16]_srl16\ : label is "U0/\CC/Gen_Block[0].UD/ri_fifo_mem_reg[15][Addr][16]_srl16 ";
  attribute srl_bus_name of \ri_fifo_mem_reg[15][Addr][17]_srl16\ : label is "U0/\CC/Gen_Block[0].UD/ri_fifo_mem_reg[15][Addr] ";
  attribute srl_name of \ri_fifo_mem_reg[15][Addr][17]_srl16\ : label is "U0/\CC/Gen_Block[0].UD/ri_fifo_mem_reg[15][Addr][17]_srl16 ";
  attribute srl_bus_name of \ri_fifo_mem_reg[15][Addr][18]_srl16\ : label is "U0/\CC/Gen_Block[0].UD/ri_fifo_mem_reg[15][Addr] ";
  attribute srl_name of \ri_fifo_mem_reg[15][Addr][18]_srl16\ : label is "U0/\CC/Gen_Block[0].UD/ri_fifo_mem_reg[15][Addr][18]_srl16 ";
  attribute srl_bus_name of \ri_fifo_mem_reg[15][Addr][19]_srl16\ : label is "U0/\CC/Gen_Block[0].UD/ri_fifo_mem_reg[15][Addr] ";
  attribute srl_name of \ri_fifo_mem_reg[15][Addr][19]_srl16\ : label is "U0/\CC/Gen_Block[0].UD/ri_fifo_mem_reg[15][Addr][19]_srl16 ";
  attribute srl_bus_name of \ri_fifo_mem_reg[15][Addr][1]_srl16\ : label is "U0/\CC/Gen_Block[0].UD/ri_fifo_mem_reg[15][Addr] ";
  attribute srl_name of \ri_fifo_mem_reg[15][Addr][1]_srl16\ : label is "U0/\CC/Gen_Block[0].UD/ri_fifo_mem_reg[15][Addr][1]_srl16 ";
  attribute srl_bus_name of \ri_fifo_mem_reg[15][Addr][20]_srl16\ : label is "U0/\CC/Gen_Block[0].UD/ri_fifo_mem_reg[15][Addr] ";
  attribute srl_name of \ri_fifo_mem_reg[15][Addr][20]_srl16\ : label is "U0/\CC/Gen_Block[0].UD/ri_fifo_mem_reg[15][Addr][20]_srl16 ";
  attribute srl_bus_name of \ri_fifo_mem_reg[15][Addr][21]_srl16\ : label is "U0/\CC/Gen_Block[0].UD/ri_fifo_mem_reg[15][Addr] ";
  attribute srl_name of \ri_fifo_mem_reg[15][Addr][21]_srl16\ : label is "U0/\CC/Gen_Block[0].UD/ri_fifo_mem_reg[15][Addr][21]_srl16 ";
  attribute srl_bus_name of \ri_fifo_mem_reg[15][Addr][22]_srl16\ : label is "U0/\CC/Gen_Block[0].UD/ri_fifo_mem_reg[15][Addr] ";
  attribute srl_name of \ri_fifo_mem_reg[15][Addr][22]_srl16\ : label is "U0/\CC/Gen_Block[0].UD/ri_fifo_mem_reg[15][Addr][22]_srl16 ";
  attribute srl_bus_name of \ri_fifo_mem_reg[15][Addr][23]_srl16\ : label is "U0/\CC/Gen_Block[0].UD/ri_fifo_mem_reg[15][Addr] ";
  attribute srl_name of \ri_fifo_mem_reg[15][Addr][23]_srl16\ : label is "U0/\CC/Gen_Block[0].UD/ri_fifo_mem_reg[15][Addr][23]_srl16 ";
  attribute srl_bus_name of \ri_fifo_mem_reg[15][Addr][24]_srl16\ : label is "U0/\CC/Gen_Block[0].UD/ri_fifo_mem_reg[15][Addr] ";
  attribute srl_name of \ri_fifo_mem_reg[15][Addr][24]_srl16\ : label is "U0/\CC/Gen_Block[0].UD/ri_fifo_mem_reg[15][Addr][24]_srl16 ";
  attribute srl_bus_name of \ri_fifo_mem_reg[15][Addr][25]_srl16\ : label is "U0/\CC/Gen_Block[0].UD/ri_fifo_mem_reg[15][Addr] ";
  attribute srl_name of \ri_fifo_mem_reg[15][Addr][25]_srl16\ : label is "U0/\CC/Gen_Block[0].UD/ri_fifo_mem_reg[15][Addr][25]_srl16 ";
  attribute srl_bus_name of \ri_fifo_mem_reg[15][Addr][26]_srl16\ : label is "U0/\CC/Gen_Block[0].UD/ri_fifo_mem_reg[15][Addr] ";
  attribute srl_name of \ri_fifo_mem_reg[15][Addr][26]_srl16\ : label is "U0/\CC/Gen_Block[0].UD/ri_fifo_mem_reg[15][Addr][26]_srl16 ";
  attribute srl_bus_name of \ri_fifo_mem_reg[15][Addr][27]_srl16\ : label is "U0/\CC/Gen_Block[0].UD/ri_fifo_mem_reg[15][Addr] ";
  attribute srl_name of \ri_fifo_mem_reg[15][Addr][27]_srl16\ : label is "U0/\CC/Gen_Block[0].UD/ri_fifo_mem_reg[15][Addr][27]_srl16 ";
  attribute srl_bus_name of \ri_fifo_mem_reg[15][Addr][28]_srl16\ : label is "U0/\CC/Gen_Block[0].UD/ri_fifo_mem_reg[15][Addr] ";
  attribute srl_name of \ri_fifo_mem_reg[15][Addr][28]_srl16\ : label is "U0/\CC/Gen_Block[0].UD/ri_fifo_mem_reg[15][Addr][28]_srl16 ";
  attribute srl_bus_name of \ri_fifo_mem_reg[15][Addr][29]_srl16\ : label is "U0/\CC/Gen_Block[0].UD/ri_fifo_mem_reg[15][Addr] ";
  attribute srl_name of \ri_fifo_mem_reg[15][Addr][29]_srl16\ : label is "U0/\CC/Gen_Block[0].UD/ri_fifo_mem_reg[15][Addr][29]_srl16 ";
  attribute srl_bus_name of \ri_fifo_mem_reg[15][Addr][2]_srl16\ : label is "U0/\CC/Gen_Block[0].UD/ri_fifo_mem_reg[15][Addr] ";
  attribute srl_name of \ri_fifo_mem_reg[15][Addr][2]_srl16\ : label is "U0/\CC/Gen_Block[0].UD/ri_fifo_mem_reg[15][Addr][2]_srl16 ";
  attribute srl_bus_name of \ri_fifo_mem_reg[15][Addr][30]_srl16\ : label is "U0/\CC/Gen_Block[0].UD/ri_fifo_mem_reg[15][Addr] ";
  attribute srl_name of \ri_fifo_mem_reg[15][Addr][30]_srl16\ : label is "U0/\CC/Gen_Block[0].UD/ri_fifo_mem_reg[15][Addr][30]_srl16 ";
  attribute srl_bus_name of \ri_fifo_mem_reg[15][Addr][31]_srl16\ : label is "U0/\CC/Gen_Block[0].UD/ri_fifo_mem_reg[15][Addr] ";
  attribute srl_name of \ri_fifo_mem_reg[15][Addr][31]_srl16\ : label is "U0/\CC/Gen_Block[0].UD/ri_fifo_mem_reg[15][Addr][31]_srl16 ";
  attribute srl_bus_name of \ri_fifo_mem_reg[15][Addr][3]_srl16\ : label is "U0/\CC/Gen_Block[0].UD/ri_fifo_mem_reg[15][Addr] ";
  attribute srl_name of \ri_fifo_mem_reg[15][Addr][3]_srl16\ : label is "U0/\CC/Gen_Block[0].UD/ri_fifo_mem_reg[15][Addr][3]_srl16 ";
  attribute srl_bus_name of \ri_fifo_mem_reg[15][Addr][4]_srl16\ : label is "U0/\CC/Gen_Block[0].UD/ri_fifo_mem_reg[15][Addr] ";
  attribute srl_name of \ri_fifo_mem_reg[15][Addr][4]_srl16\ : label is "U0/\CC/Gen_Block[0].UD/ri_fifo_mem_reg[15][Addr][4]_srl16 ";
  attribute srl_bus_name of \ri_fifo_mem_reg[15][Addr][5]_srl16\ : label is "U0/\CC/Gen_Block[0].UD/ri_fifo_mem_reg[15][Addr] ";
  attribute srl_name of \ri_fifo_mem_reg[15][Addr][5]_srl16\ : label is "U0/\CC/Gen_Block[0].UD/ri_fifo_mem_reg[15][Addr][5]_srl16 ";
  attribute srl_bus_name of \ri_fifo_mem_reg[15][Addr][6]_srl16\ : label is "U0/\CC/Gen_Block[0].UD/ri_fifo_mem_reg[15][Addr] ";
  attribute srl_name of \ri_fifo_mem_reg[15][Addr][6]_srl16\ : label is "U0/\CC/Gen_Block[0].UD/ri_fifo_mem_reg[15][Addr][6]_srl16 ";
  attribute srl_bus_name of \ri_fifo_mem_reg[15][Addr][7]_srl16\ : label is "U0/\CC/Gen_Block[0].UD/ri_fifo_mem_reg[15][Addr] ";
  attribute srl_name of \ri_fifo_mem_reg[15][Addr][7]_srl16\ : label is "U0/\CC/Gen_Block[0].UD/ri_fifo_mem_reg[15][Addr][7]_srl16 ";
  attribute srl_bus_name of \ri_fifo_mem_reg[15][Addr][8]_srl16\ : label is "U0/\CC/Gen_Block[0].UD/ri_fifo_mem_reg[15][Addr] ";
  attribute srl_name of \ri_fifo_mem_reg[15][Addr][8]_srl16\ : label is "U0/\CC/Gen_Block[0].UD/ri_fifo_mem_reg[15][Addr][8]_srl16 ";
  attribute srl_bus_name of \ri_fifo_mem_reg[15][Addr][9]_srl16\ : label is "U0/\CC/Gen_Block[0].UD/ri_fifo_mem_reg[15][Addr] ";
  attribute srl_name of \ri_fifo_mem_reg[15][Addr][9]_srl16\ : label is "U0/\CC/Gen_Block[0].UD/ri_fifo_mem_reg[15][Addr][9]_srl16 ";
  attribute srl_bus_name of \ri_fifo_mem_reg[15][Allocate][-1111111111]_srl16\ : label is "U0/\CC/Gen_Block[0].UD/ri_fifo_mem_reg[15][Allocate] ";
  attribute srl_name of \ri_fifo_mem_reg[15][Allocate][-1111111111]_srl16\ : label is "U0/\CC/Gen_Block[0].UD/ri_fifo_mem_reg[15][Allocate][-1111111111]_srl16 ";
  attribute srl_bus_name of \ri_fifo_mem_reg[15][Evicted_Line][-1111111111]_srl16\ : label is "U0/\CC/Gen_Block[0].UD/ri_fifo_mem_reg[15][Evicted_Line] ";
  attribute srl_name of \ri_fifo_mem_reg[15][Evicted_Line][-1111111111]_srl16\ : label is "U0/\CC/Gen_Block[0].UD/ri_fifo_mem_reg[15][Evicted_Line][-1111111111]_srl16 ";
  attribute srl_bus_name of \ri_fifo_mem_reg[15][Kind][-1111111111]_srl16\ : label is "U0/\CC/Gen_Block[0].UD/ri_fifo_mem_reg[15][Kind] ";
  attribute srl_name of \ri_fifo_mem_reg[15][Kind][-1111111111]_srl16\ : label is "U0/\CC/Gen_Block[0].UD/ri_fifo_mem_reg[15][Kind][-1111111111]_srl16 ";
  attribute srl_bus_name of \ri_fifo_mem_reg[15][Len][0]_srl16\ : label is "U0/\CC/Gen_Block[0].UD/ri_fifo_mem_reg[15][Len] ";
  attribute srl_name of \ri_fifo_mem_reg[15][Len][0]_srl16\ : label is "U0/\CC/Gen_Block[0].UD/ri_fifo_mem_reg[15][Len][0]_srl16 ";
  attribute srl_bus_name of \ri_fifo_mem_reg[15][Len][1]_srl16\ : label is "U0/\CC/Gen_Block[0].UD/ri_fifo_mem_reg[15][Len] ";
  attribute srl_name of \ri_fifo_mem_reg[15][Len][1]_srl16\ : label is "U0/\CC/Gen_Block[0].UD/ri_fifo_mem_reg[15][Len][1]_srl16 ";
  attribute srl_bus_name of \ri_fifo_mem_reg[15][Len][2]_srl16\ : label is "U0/\CC/Gen_Block[0].UD/ri_fifo_mem_reg[15][Len] ";
  attribute srl_name of \ri_fifo_mem_reg[15][Len][2]_srl16\ : label is "U0/\CC/Gen_Block[0].UD/ri_fifo_mem_reg[15][Len][2]_srl16 ";
  attribute srl_bus_name of \ri_fifo_mem_reg[15][Len][3]_srl16\ : label is "U0/\CC/Gen_Block[0].UD/ri_fifo_mem_reg[15][Len] ";
  attribute srl_name of \ri_fifo_mem_reg[15][Len][3]_srl16\ : label is "U0/\CC/Gen_Block[0].UD/ri_fifo_mem_reg[15][Len][3]_srl16 ";
  attribute srl_bus_name of \ri_fifo_mem_reg[15][Len][4]_srl16\ : label is "U0/\CC/Gen_Block[0].UD/ri_fifo_mem_reg[15][Len] ";
  attribute srl_name of \ri_fifo_mem_reg[15][Len][4]_srl16\ : label is "U0/\CC/Gen_Block[0].UD/ri_fifo_mem_reg[15][Len][4]_srl16 ";
  attribute srl_bus_name of \ri_fifo_mem_reg[15][Len][5]_srl16\ : label is "U0/\CC/Gen_Block[0].UD/ri_fifo_mem_reg[15][Len] ";
  attribute srl_name of \ri_fifo_mem_reg[15][Len][5]_srl16\ : label is "U0/\CC/Gen_Block[0].UD/ri_fifo_mem_reg[15][Len][5]_srl16 ";
  attribute srl_bus_name of \ri_fifo_mem_reg[15][Len][6]_srl16\ : label is "U0/\CC/Gen_Block[0].UD/ri_fifo_mem_reg[15][Len] ";
  attribute srl_name of \ri_fifo_mem_reg[15][Len][6]_srl16\ : label is "U0/\CC/Gen_Block[0].UD/ri_fifo_mem_reg[15][Len][6]_srl16 ";
  attribute srl_bus_name of \ri_fifo_mem_reg[15][Len][7]_srl16\ : label is "U0/\CC/Gen_Block[0].UD/ri_fifo_mem_reg[15][Len] ";
  attribute srl_name of \ri_fifo_mem_reg[15][Len][7]_srl16\ : label is "U0/\CC/Gen_Block[0].UD/ri_fifo_mem_reg[15][Len][7]_srl16 ";
  attribute srl_bus_name of \ri_fifo_mem_reg[15][Port_Num][0]_srl16\ : label is "U0/\CC/Gen_Block[0].UD/ri_fifo_mem_reg[15][Port_Num] ";
  attribute srl_name of \ri_fifo_mem_reg[15][Port_Num][0]_srl16\ : label is "U0/\CC/Gen_Block[0].UD/ri_fifo_mem_reg[15][Port_Num][0]_srl16 ";
  attribute srl_bus_name of \ri_fifo_mem_reg[15][Stp_Bits][0]_srl16\ : label is "U0/\CC/Gen_Block[0].UD/ri_fifo_mem_reg[15][Stp_Bits] ";
  attribute srl_name of \ri_fifo_mem_reg[15][Stp_Bits][0]_srl16\ : label is "U0/\CC/Gen_Block[0].UD/ri_fifo_mem_reg[15][Stp_Bits][0]_srl16 ";
  attribute srl_bus_name of \ri_fifo_mem_reg[15][Stp_Bits][1]_srl16\ : label is "U0/\CC/Gen_Block[0].UD/ri_fifo_mem_reg[15][Stp_Bits] ";
  attribute srl_name of \ri_fifo_mem_reg[15][Stp_Bits][1]_srl16\ : label is "U0/\CC/Gen_Block[0].UD/ri_fifo_mem_reg[15][Stp_Bits][1]_srl16 ";
  attribute srl_bus_name of \ri_fifo_mem_reg[15][Stp_Bits][2]_srl16\ : label is "U0/\CC/Gen_Block[0].UD/ri_fifo_mem_reg[15][Stp_Bits] ";
  attribute srl_name of \ri_fifo_mem_reg[15][Stp_Bits][2]_srl16\ : label is "U0/\CC/Gen_Block[0].UD/ri_fifo_mem_reg[15][Stp_Bits][2]_srl16 ";
  attribute srl_bus_name of \ri_fifo_mem_reg[15][Stp_Bits][3]_srl16\ : label is "U0/\CC/Gen_Block[0].UD/ri_fifo_mem_reg[15][Stp_Bits] ";
  attribute srl_name of \ri_fifo_mem_reg[15][Stp_Bits][3]_srl16\ : label is "U0/\CC/Gen_Block[0].UD/ri_fifo_mem_reg[15][Stp_Bits][3]_srl16 ";
  attribute srl_bus_name of \ri_fifo_mem_reg[15][Stp_Bits][4]_srl16\ : label is "U0/\CC/Gen_Block[0].UD/ri_fifo_mem_reg[15][Stp_Bits] ";
  attribute srl_name of \ri_fifo_mem_reg[15][Stp_Bits][4]_srl16\ : label is "U0/\CC/Gen_Block[0].UD/ri_fifo_mem_reg[15][Stp_Bits][4]_srl16 ";
  attribute srl_bus_name of \ri_fifo_mem_reg[15][Stp_Bits][5]_srl16\ : label is "U0/\CC/Gen_Block[0].UD/ri_fifo_mem_reg[15][Stp_Bits] ";
  attribute srl_name of \ri_fifo_mem_reg[15][Stp_Bits][5]_srl16\ : label is "U0/\CC/Gen_Block[0].UD/ri_fifo_mem_reg[15][Stp_Bits][5]_srl16 ";
  attribute srl_bus_name of \ri_fifo_mem_reg[15][Use_Bits][0]_srl16\ : label is "U0/\CC/Gen_Block[0].UD/ri_fifo_mem_reg[15][Use_Bits] ";
  attribute srl_name of \ri_fifo_mem_reg[15][Use_Bits][0]_srl16\ : label is "U0/\CC/Gen_Block[0].UD/ri_fifo_mem_reg[15][Use_Bits][0]_srl16 ";
  attribute srl_bus_name of \ri_fifo_mem_reg[15][Use_Bits][1]_srl16\ : label is "U0/\CC/Gen_Block[0].UD/ri_fifo_mem_reg[15][Use_Bits] ";
  attribute srl_name of \ri_fifo_mem_reg[15][Use_Bits][1]_srl16\ : label is "U0/\CC/Gen_Block[0].UD/ri_fifo_mem_reg[15][Use_Bits][1]_srl16 ";
  attribute srl_bus_name of \ri_fifo_mem_reg[15][Use_Bits][2]_srl16\ : label is "U0/\CC/Gen_Block[0].UD/ri_fifo_mem_reg[15][Use_Bits] ";
  attribute srl_name of \ri_fifo_mem_reg[15][Use_Bits][2]_srl16\ : label is "U0/\CC/Gen_Block[0].UD/ri_fifo_mem_reg[15][Use_Bits][2]_srl16 ";
  attribute srl_bus_name of \ri_fifo_mem_reg[15][Use_Bits][3]_srl16\ : label is "U0/\CC/Gen_Block[0].UD/ri_fifo_mem_reg[15][Use_Bits] ";
  attribute srl_name of \ri_fifo_mem_reg[15][Use_Bits][3]_srl16\ : label is "U0/\CC/Gen_Block[0].UD/ri_fifo_mem_reg[15][Use_Bits][3]_srl16 ";
  attribute srl_bus_name of \ri_fifo_mem_reg[15][Use_Bits][4]_srl16\ : label is "U0/\CC/Gen_Block[0].UD/ri_fifo_mem_reg[15][Use_Bits] ";
  attribute srl_name of \ri_fifo_mem_reg[15][Use_Bits][4]_srl16\ : label is "U0/\CC/Gen_Block[0].UD/ri_fifo_mem_reg[15][Use_Bits][4]_srl16 ";
  attribute srl_bus_name of \ri_fifo_mem_reg[15][Use_Bits][5]_srl16\ : label is "U0/\CC/Gen_Block[0].UD/ri_fifo_mem_reg[15][Use_Bits] ";
  attribute srl_name of \ri_fifo_mem_reg[15][Use_Bits][5]_srl16\ : label is "U0/\CC/Gen_Block[0].UD/ri_fifo_mem_reg[15][Use_Bits][5]_srl16 ";
  attribute srl_bus_name of \ri_fifo_mem_reg[15][Way][0]_srl16\ : label is "U0/\CC/Gen_Block[0].UD/ri_fifo_mem_reg[15][Way] ";
  attribute srl_name of \ri_fifo_mem_reg[15][Way][0]_srl16\ : label is "U0/\CC/Gen_Block[0].UD/ri_fifo_mem_reg[15][Way][0]_srl16 ";
  attribute srl_bus_name of \ri_fifo_mem_reg[15][Write_Merge][-1111111111]_srl16\ : label is "U0/\CC/Gen_Block[0].UD/ri_fifo_mem_reg[15][Write_Merge] ";
  attribute srl_name of \ri_fifo_mem_reg[15][Write_Merge][-1111111111]_srl16\ : label is "U0/\CC/Gen_Block[0].UD/ri_fifo_mem_reg[15][Write_Merge][-1111111111]_srl16 ";
  attribute SOFT_HLUTNM of rl_fifo_mem_reg_r1_0_15_0_0_i_5 : label is "soft_lutpair95";
  attribute SOFT_HLUTNM of \update_cur_tag_rd_way[0]_i_2\ : label is "soft_lutpair90";
  attribute SOFT_HLUTNM of \update_rd_len_cnt[1]_i_1\ : label is "soft_lutpair95";
  attribute SOFT_HLUTNM of \update_rd_len_cnt[2]_i_2\ : label is "soft_lutpair97";
  attribute SOFT_HLUTNM of \update_rd_len_cnt[3]_i_2\ : label is "soft_lutpair97";
  attribute SOFT_HLUTNM of \update_rd_offset_cnt[0]_i_1\ : label is "soft_lutpair96";
  attribute SOFT_HLUTNM of \update_rd_offset_cnt[2]_i_1\ : label is "soft_lutpair93";
  attribute SOFT_HLUTNM of \update_rd_offset_cnt[3]_i_1\ : label is "soft_lutpair98";
  attribute SOFT_HLUTNM of \update_rd_offset_cnt[4]_i_1\ : label is "soft_lutpair92";
  attribute SOFT_HLUTNM of \update_rd_offset_cnt[5]_i_1\ : label is "soft_lutpair91";
  attribute SOFT_HLUTNM of update_read_resize_selected_i_10 : label is "soft_lutpair91";
  attribute SOFT_HLUTNM of update_read_resize_selected_i_11 : label is "soft_lutpair92";
  attribute SOFT_HLUTNM of update_read_resize_selected_i_6 : label is "soft_lutpair96";
  attribute SOFT_HLUTNM of update_read_resize_selected_i_8 : label is "soft_lutpair93";
  attribute SOFT_HLUTNM of update_read_resize_selected_i_9 : label is "soft_lutpair98";
  attribute SOFT_HLUTNM of update_word_cnt_almost_last_i_1 : label is "soft_lutpair101";
  attribute SOFT_HLUTNM of update_word_cnt_last_i_1 : label is "soft_lutpair101";
  attribute SOFT_HLUTNM of \update_word_cnt_len[2]_i_1\ : label is "soft_lutpair105";
  attribute SOFT_HLUTNM of \update_word_cnt_len[3]_i_1\ : label is "soft_lutpair105";
  attribute SOFT_HLUTNM of \update_word_cnt_len[4]_i_1\ : label is "soft_lutpair100";
  attribute SOFT_HLUTNM of \update_word_cnt_len[5]_i_1\ : label is "soft_lutpair100";
  attribute srl_bus_name of \wm_fifo_mem_reg[15][Allocate][-1111111111]_srl16\ : label is "U0/\CC/Gen_Block[0].UD/wm_fifo_mem_reg[15][Allocate] ";
  attribute srl_name of \wm_fifo_mem_reg[15][Allocate][-1111111111]_srl16\ : label is "U0/\CC/Gen_Block[0].UD/wm_fifo_mem_reg[15][Allocate][-1111111111]_srl16 ";
  attribute srl_bus_name of \wm_fifo_mem_reg[15][Allow][-1111111111]_srl16\ : label is "U0/\CC/Gen_Block[0].UD/wm_fifo_mem_reg[15][Allow] ";
  attribute srl_name of \wm_fifo_mem_reg[15][Allow][-1111111111]_srl16\ : label is "U0/\CC/Gen_Block[0].UD/wm_fifo_mem_reg[15][Allow][-1111111111]_srl16 ";
  attribute srl_bus_name of \wm_fifo_mem_reg[15][Evict][-1111111111]_srl16\ : label is "U0/\CC/Gen_Block[0].UD/wm_fifo_mem_reg[15][Evict] ";
  attribute srl_name of \wm_fifo_mem_reg[15][Evict][-1111111111]_srl16\ : label is "U0/\CC/Gen_Block[0].UD/wm_fifo_mem_reg[15][Evict][-1111111111]_srl16 ";
  attribute srl_bus_name of \wm_fifo_mem_reg[15][Kind][-1111111111]_srl16\ : label is "U0/\CC/Gen_Block[0].UD/wm_fifo_mem_reg[15][Kind] ";
  attribute srl_name of \wm_fifo_mem_reg[15][Kind][-1111111111]_srl16\ : label is "U0/\CC/Gen_Block[0].UD/wm_fifo_mem_reg[15][Kind][-1111111111]_srl16 ";
  attribute srl_bus_name of \wm_fifo_mem_reg[15][Offset][0]_srl16\ : label is "U0/\CC/Gen_Block[0].UD/wm_fifo_mem_reg[15][Offset] ";
  attribute srl_name of \wm_fifo_mem_reg[15][Offset][0]_srl16\ : label is "U0/\CC/Gen_Block[0].UD/wm_fifo_mem_reg[15][Offset][0]_srl16 ";
  attribute srl_bus_name of \wm_fifo_mem_reg[15][Offset][1]_srl16\ : label is "U0/\CC/Gen_Block[0].UD/wm_fifo_mem_reg[15][Offset] ";
  attribute srl_name of \wm_fifo_mem_reg[15][Offset][1]_srl16\ : label is "U0/\CC/Gen_Block[0].UD/wm_fifo_mem_reg[15][Offset][1]_srl16 ";
  attribute srl_bus_name of \wm_fifo_mem_reg[15][Offset][2]_srl16\ : label is "U0/\CC/Gen_Block[0].UD/wm_fifo_mem_reg[15][Offset] ";
  attribute srl_name of \wm_fifo_mem_reg[15][Offset][2]_srl16\ : label is "U0/\CC/Gen_Block[0].UD/wm_fifo_mem_reg[15][Offset][2]_srl16 ";
  attribute srl_bus_name of \wm_fifo_mem_reg[15][Offset][3]_srl16\ : label is "U0/\CC/Gen_Block[0].UD/wm_fifo_mem_reg[15][Offset] ";
  attribute srl_name of \wm_fifo_mem_reg[15][Offset][3]_srl16\ : label is "U0/\CC/Gen_Block[0].UD/wm_fifo_mem_reg[15][Offset][3]_srl16 ";
  attribute srl_bus_name of \wm_fifo_mem_reg[15][Offset][4]_srl16\ : label is "U0/\CC/Gen_Block[0].UD/wm_fifo_mem_reg[15][Offset] ";
  attribute srl_name of \wm_fifo_mem_reg[15][Offset][4]_srl16\ : label is "U0/\CC/Gen_Block[0].UD/wm_fifo_mem_reg[15][Offset][4]_srl16 ";
  attribute srl_bus_name of \wm_fifo_mem_reg[15][Offset][5]_srl16\ : label is "U0/\CC/Gen_Block[0].UD/wm_fifo_mem_reg[15][Offset] ";
  attribute srl_name of \wm_fifo_mem_reg[15][Offset][5]_srl16\ : label is "U0/\CC/Gen_Block[0].UD/wm_fifo_mem_reg[15][Offset][5]_srl16 ";
  attribute srl_bus_name of \wm_fifo_mem_reg[15][Port_Num][0]_srl16\ : label is "U0/\CC/Gen_Block[0].UD/wm_fifo_mem_reg[15][Port_Num] ";
  attribute srl_name of \wm_fifo_mem_reg[15][Port_Num][0]_srl16\ : label is "U0/\CC/Gen_Block[0].UD/wm_fifo_mem_reg[15][Port_Num][0]_srl16 ";
  attribute srl_bus_name of \wm_fifo_mem_reg[15][Stp_Bits][0]_srl16\ : label is "U0/\CC/Gen_Block[0].UD/wm_fifo_mem_reg[15][Stp_Bits] ";
  attribute srl_name of \wm_fifo_mem_reg[15][Stp_Bits][0]_srl16\ : label is "U0/\CC/Gen_Block[0].UD/wm_fifo_mem_reg[15][Stp_Bits][0]_srl16 ";
  attribute srl_bus_name of \wm_fifo_mem_reg[15][Stp_Bits][1]_srl16\ : label is "U0/\CC/Gen_Block[0].UD/wm_fifo_mem_reg[15][Stp_Bits] ";
  attribute srl_name of \wm_fifo_mem_reg[15][Stp_Bits][1]_srl16\ : label is "U0/\CC/Gen_Block[0].UD/wm_fifo_mem_reg[15][Stp_Bits][1]_srl16 ";
  attribute srl_bus_name of \wm_fifo_mem_reg[15][Stp_Bits][2]_srl16\ : label is "U0/\CC/Gen_Block[0].UD/wm_fifo_mem_reg[15][Stp_Bits] ";
  attribute srl_name of \wm_fifo_mem_reg[15][Stp_Bits][2]_srl16\ : label is "U0/\CC/Gen_Block[0].UD/wm_fifo_mem_reg[15][Stp_Bits][2]_srl16 ";
  attribute srl_bus_name of \wm_fifo_mem_reg[15][Stp_Bits][3]_srl16\ : label is "U0/\CC/Gen_Block[0].UD/wm_fifo_mem_reg[15][Stp_Bits] ";
  attribute srl_name of \wm_fifo_mem_reg[15][Stp_Bits][3]_srl16\ : label is "U0/\CC/Gen_Block[0].UD/wm_fifo_mem_reg[15][Stp_Bits][3]_srl16 ";
  attribute srl_bus_name of \wm_fifo_mem_reg[15][Stp_Bits][4]_srl16\ : label is "U0/\CC/Gen_Block[0].UD/wm_fifo_mem_reg[15][Stp_Bits] ";
  attribute srl_name of \wm_fifo_mem_reg[15][Stp_Bits][4]_srl16\ : label is "U0/\CC/Gen_Block[0].UD/wm_fifo_mem_reg[15][Stp_Bits][4]_srl16 ";
  attribute srl_bus_name of \wm_fifo_mem_reg[15][Stp_Bits][5]_srl16\ : label is "U0/\CC/Gen_Block[0].UD/wm_fifo_mem_reg[15][Stp_Bits] ";
  attribute srl_name of \wm_fifo_mem_reg[15][Stp_Bits][5]_srl16\ : label is "U0/\CC/Gen_Block[0].UD/wm_fifo_mem_reg[15][Stp_Bits][5]_srl16 ";
  attribute srl_bus_name of \wm_fifo_mem_reg[15][Use_Bits][0]_srl16\ : label is "U0/\CC/Gen_Block[0].UD/wm_fifo_mem_reg[15][Use_Bits] ";
  attribute srl_name of \wm_fifo_mem_reg[15][Use_Bits][0]_srl16\ : label is "U0/\CC/Gen_Block[0].UD/wm_fifo_mem_reg[15][Use_Bits][0]_srl16 ";
  attribute srl_bus_name of \wm_fifo_mem_reg[15][Use_Bits][1]_srl16\ : label is "U0/\CC/Gen_Block[0].UD/wm_fifo_mem_reg[15][Use_Bits] ";
  attribute srl_name of \wm_fifo_mem_reg[15][Use_Bits][1]_srl16\ : label is "U0/\CC/Gen_Block[0].UD/wm_fifo_mem_reg[15][Use_Bits][1]_srl16 ";
  attribute srl_bus_name of \wm_fifo_mem_reg[15][Use_Bits][2]_srl16\ : label is "U0/\CC/Gen_Block[0].UD/wm_fifo_mem_reg[15][Use_Bits] ";
  attribute srl_name of \wm_fifo_mem_reg[15][Use_Bits][2]_srl16\ : label is "U0/\CC/Gen_Block[0].UD/wm_fifo_mem_reg[15][Use_Bits][2]_srl16 ";
  attribute srl_bus_name of \wm_fifo_mem_reg[15][Use_Bits][3]_srl16\ : label is "U0/\CC/Gen_Block[0].UD/wm_fifo_mem_reg[15][Use_Bits] ";
  attribute srl_name of \wm_fifo_mem_reg[15][Use_Bits][3]_srl16\ : label is "U0/\CC/Gen_Block[0].UD/wm_fifo_mem_reg[15][Use_Bits][3]_srl16 ";
  attribute srl_bus_name of \wm_fifo_mem_reg[15][Use_Bits][4]_srl16\ : label is "U0/\CC/Gen_Block[0].UD/wm_fifo_mem_reg[15][Use_Bits] ";
  attribute srl_name of \wm_fifo_mem_reg[15][Use_Bits][4]_srl16\ : label is "U0/\CC/Gen_Block[0].UD/wm_fifo_mem_reg[15][Use_Bits][4]_srl16 ";
  attribute srl_bus_name of \wm_fifo_mem_reg[15][Use_Bits][5]_srl16\ : label is "U0/\CC/Gen_Block[0].UD/wm_fifo_mem_reg[15][Use_Bits] ";
  attribute srl_name of \wm_fifo_mem_reg[15][Use_Bits][5]_srl16\ : label is "U0/\CC/Gen_Block[0].UD/wm_fifo_mem_reg[15][Use_Bits][5]_srl16 ";
  attribute srl_bus_name of \wm_fifo_mem_reg[15][Will_Use][-1111111111]_srl16\ : label is "U0/\CC/Gen_Block[0].UD/wm_fifo_mem_reg[15][Will_Use] ";
  attribute srl_name of \wm_fifo_mem_reg[15][Will_Use][-1111111111]_srl16\ : label is "U0/\CC/Gen_Block[0].UD/wm_fifo_mem_reg[15][Will_Use][-1111111111]_srl16 ";
  attribute SOFT_HLUTNM of \wm_remove_unaligned[1]_i_1\ : label is "soft_lutpair102";
  attribute SOFT_HLUTNM of \wm_remove_unaligned[2]_i_1\ : label is "soft_lutpair102";
  attribute SOFT_HLUTNM of \wm_remove_unaligned[3]_i_1\ : label is "soft_lutpair99";
  attribute SOFT_HLUTNM of \wm_remove_unaligned[4]_i_1\ : label is "soft_lutpair99";
  attribute srl_bus_name of \wma_fifo_mem_reg[511][Data][0]_srl32\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Data] ";
  attribute srl_name of \wma_fifo_mem_reg[511][Data][0]_srl32\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Data][0]_srl32 ";
  attribute srl_bus_name of \wma_fifo_mem_reg[511][Data][0]_srl32__0\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Data] ";
  attribute srl_name of \wma_fifo_mem_reg[511][Data][0]_srl32__0\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Data][0]_srl32__0 ";
  attribute srl_bus_name of \wma_fifo_mem_reg[511][Data][0]_srl32__1\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Data] ";
  attribute srl_name of \wma_fifo_mem_reg[511][Data][0]_srl32__1\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Data][0]_srl32__1 ";
  attribute srl_bus_name of \wma_fifo_mem_reg[511][Data][0]_srl32__10\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Data] ";
  attribute srl_name of \wma_fifo_mem_reg[511][Data][0]_srl32__10\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Data][0]_srl32__10 ";
  attribute srl_bus_name of \wma_fifo_mem_reg[511][Data][0]_srl32__11\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Data] ";
  attribute srl_name of \wma_fifo_mem_reg[511][Data][0]_srl32__11\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Data][0]_srl32__11 ";
  attribute srl_bus_name of \wma_fifo_mem_reg[511][Data][0]_srl32__12\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Data] ";
  attribute srl_name of \wma_fifo_mem_reg[511][Data][0]_srl32__12\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Data][0]_srl32__12 ";
  attribute srl_bus_name of \wma_fifo_mem_reg[511][Data][0]_srl32__13\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Data] ";
  attribute srl_name of \wma_fifo_mem_reg[511][Data][0]_srl32__13\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Data][0]_srl32__13 ";
  attribute srl_bus_name of \wma_fifo_mem_reg[511][Data][0]_srl32__14\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Data] ";
  attribute srl_name of \wma_fifo_mem_reg[511][Data][0]_srl32__14\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Data][0]_srl32__14 ";
  attribute srl_bus_name of \wma_fifo_mem_reg[511][Data][0]_srl32__2\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Data] ";
  attribute srl_name of \wma_fifo_mem_reg[511][Data][0]_srl32__2\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Data][0]_srl32__2 ";
  attribute srl_bus_name of \wma_fifo_mem_reg[511][Data][0]_srl32__3\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Data] ";
  attribute srl_name of \wma_fifo_mem_reg[511][Data][0]_srl32__3\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Data][0]_srl32__3 ";
  attribute srl_bus_name of \wma_fifo_mem_reg[511][Data][0]_srl32__4\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Data] ";
  attribute srl_name of \wma_fifo_mem_reg[511][Data][0]_srl32__4\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Data][0]_srl32__4 ";
  attribute srl_bus_name of \wma_fifo_mem_reg[511][Data][0]_srl32__5\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Data] ";
  attribute srl_name of \wma_fifo_mem_reg[511][Data][0]_srl32__5\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Data][0]_srl32__5 ";
  attribute srl_bus_name of \wma_fifo_mem_reg[511][Data][0]_srl32__6\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Data] ";
  attribute srl_name of \wma_fifo_mem_reg[511][Data][0]_srl32__6\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Data][0]_srl32__6 ";
  attribute srl_bus_name of \wma_fifo_mem_reg[511][Data][0]_srl32__7\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Data] ";
  attribute srl_name of \wma_fifo_mem_reg[511][Data][0]_srl32__7\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Data][0]_srl32__7 ";
  attribute srl_bus_name of \wma_fifo_mem_reg[511][Data][0]_srl32__8\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Data] ";
  attribute srl_name of \wma_fifo_mem_reg[511][Data][0]_srl32__8\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Data][0]_srl32__8 ";
  attribute srl_bus_name of \wma_fifo_mem_reg[511][Data][0]_srl32__9\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Data] ";
  attribute srl_name of \wma_fifo_mem_reg[511][Data][0]_srl32__9\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Data][0]_srl32__9 ";
  attribute srl_bus_name of \wma_fifo_mem_reg[511][Data][10]_srl32\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Data] ";
  attribute srl_name of \wma_fifo_mem_reg[511][Data][10]_srl32\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Data][10]_srl32 ";
  attribute srl_bus_name of \wma_fifo_mem_reg[511][Data][10]_srl32__0\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Data] ";
  attribute srl_name of \wma_fifo_mem_reg[511][Data][10]_srl32__0\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Data][10]_srl32__0 ";
  attribute srl_bus_name of \wma_fifo_mem_reg[511][Data][10]_srl32__1\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Data] ";
  attribute srl_name of \wma_fifo_mem_reg[511][Data][10]_srl32__1\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Data][10]_srl32__1 ";
  attribute srl_bus_name of \wma_fifo_mem_reg[511][Data][10]_srl32__10\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Data] ";
  attribute srl_name of \wma_fifo_mem_reg[511][Data][10]_srl32__10\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Data][10]_srl32__10 ";
  attribute srl_bus_name of \wma_fifo_mem_reg[511][Data][10]_srl32__11\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Data] ";
  attribute srl_name of \wma_fifo_mem_reg[511][Data][10]_srl32__11\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Data][10]_srl32__11 ";
  attribute srl_bus_name of \wma_fifo_mem_reg[511][Data][10]_srl32__12\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Data] ";
  attribute srl_name of \wma_fifo_mem_reg[511][Data][10]_srl32__12\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Data][10]_srl32__12 ";
  attribute srl_bus_name of \wma_fifo_mem_reg[511][Data][10]_srl32__13\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Data] ";
  attribute srl_name of \wma_fifo_mem_reg[511][Data][10]_srl32__13\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Data][10]_srl32__13 ";
  attribute srl_bus_name of \wma_fifo_mem_reg[511][Data][10]_srl32__14\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Data] ";
  attribute srl_name of \wma_fifo_mem_reg[511][Data][10]_srl32__14\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Data][10]_srl32__14 ";
  attribute srl_bus_name of \wma_fifo_mem_reg[511][Data][10]_srl32__2\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Data] ";
  attribute srl_name of \wma_fifo_mem_reg[511][Data][10]_srl32__2\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Data][10]_srl32__2 ";
  attribute srl_bus_name of \wma_fifo_mem_reg[511][Data][10]_srl32__3\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Data] ";
  attribute srl_name of \wma_fifo_mem_reg[511][Data][10]_srl32__3\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Data][10]_srl32__3 ";
  attribute srl_bus_name of \wma_fifo_mem_reg[511][Data][10]_srl32__4\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Data] ";
  attribute srl_name of \wma_fifo_mem_reg[511][Data][10]_srl32__4\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Data][10]_srl32__4 ";
  attribute srl_bus_name of \wma_fifo_mem_reg[511][Data][10]_srl32__5\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Data] ";
  attribute srl_name of \wma_fifo_mem_reg[511][Data][10]_srl32__5\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Data][10]_srl32__5 ";
  attribute srl_bus_name of \wma_fifo_mem_reg[511][Data][10]_srl32__6\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Data] ";
  attribute srl_name of \wma_fifo_mem_reg[511][Data][10]_srl32__6\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Data][10]_srl32__6 ";
  attribute srl_bus_name of \wma_fifo_mem_reg[511][Data][10]_srl32__7\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Data] ";
  attribute srl_name of \wma_fifo_mem_reg[511][Data][10]_srl32__7\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Data][10]_srl32__7 ";
  attribute srl_bus_name of \wma_fifo_mem_reg[511][Data][10]_srl32__8\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Data] ";
  attribute srl_name of \wma_fifo_mem_reg[511][Data][10]_srl32__8\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Data][10]_srl32__8 ";
  attribute srl_bus_name of \wma_fifo_mem_reg[511][Data][10]_srl32__9\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Data] ";
  attribute srl_name of \wma_fifo_mem_reg[511][Data][10]_srl32__9\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Data][10]_srl32__9 ";
  attribute srl_bus_name of \wma_fifo_mem_reg[511][Data][11]_srl32\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Data] ";
  attribute srl_name of \wma_fifo_mem_reg[511][Data][11]_srl32\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Data][11]_srl32 ";
  attribute srl_bus_name of \wma_fifo_mem_reg[511][Data][11]_srl32__0\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Data] ";
  attribute srl_name of \wma_fifo_mem_reg[511][Data][11]_srl32__0\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Data][11]_srl32__0 ";
  attribute srl_bus_name of \wma_fifo_mem_reg[511][Data][11]_srl32__1\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Data] ";
  attribute srl_name of \wma_fifo_mem_reg[511][Data][11]_srl32__1\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Data][11]_srl32__1 ";
  attribute srl_bus_name of \wma_fifo_mem_reg[511][Data][11]_srl32__10\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Data] ";
  attribute srl_name of \wma_fifo_mem_reg[511][Data][11]_srl32__10\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Data][11]_srl32__10 ";
  attribute srl_bus_name of \wma_fifo_mem_reg[511][Data][11]_srl32__11\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Data] ";
  attribute srl_name of \wma_fifo_mem_reg[511][Data][11]_srl32__11\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Data][11]_srl32__11 ";
  attribute srl_bus_name of \wma_fifo_mem_reg[511][Data][11]_srl32__12\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Data] ";
  attribute srl_name of \wma_fifo_mem_reg[511][Data][11]_srl32__12\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Data][11]_srl32__12 ";
  attribute srl_bus_name of \wma_fifo_mem_reg[511][Data][11]_srl32__13\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Data] ";
  attribute srl_name of \wma_fifo_mem_reg[511][Data][11]_srl32__13\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Data][11]_srl32__13 ";
  attribute srl_bus_name of \wma_fifo_mem_reg[511][Data][11]_srl32__14\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Data] ";
  attribute srl_name of \wma_fifo_mem_reg[511][Data][11]_srl32__14\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Data][11]_srl32__14 ";
  attribute srl_bus_name of \wma_fifo_mem_reg[511][Data][11]_srl32__2\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Data] ";
  attribute srl_name of \wma_fifo_mem_reg[511][Data][11]_srl32__2\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Data][11]_srl32__2 ";
  attribute srl_bus_name of \wma_fifo_mem_reg[511][Data][11]_srl32__3\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Data] ";
  attribute srl_name of \wma_fifo_mem_reg[511][Data][11]_srl32__3\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Data][11]_srl32__3 ";
  attribute srl_bus_name of \wma_fifo_mem_reg[511][Data][11]_srl32__4\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Data] ";
  attribute srl_name of \wma_fifo_mem_reg[511][Data][11]_srl32__4\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Data][11]_srl32__4 ";
  attribute srl_bus_name of \wma_fifo_mem_reg[511][Data][11]_srl32__5\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Data] ";
  attribute srl_name of \wma_fifo_mem_reg[511][Data][11]_srl32__5\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Data][11]_srl32__5 ";
  attribute srl_bus_name of \wma_fifo_mem_reg[511][Data][11]_srl32__6\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Data] ";
  attribute srl_name of \wma_fifo_mem_reg[511][Data][11]_srl32__6\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Data][11]_srl32__6 ";
  attribute srl_bus_name of \wma_fifo_mem_reg[511][Data][11]_srl32__7\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Data] ";
  attribute srl_name of \wma_fifo_mem_reg[511][Data][11]_srl32__7\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Data][11]_srl32__7 ";
  attribute srl_bus_name of \wma_fifo_mem_reg[511][Data][11]_srl32__8\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Data] ";
  attribute srl_name of \wma_fifo_mem_reg[511][Data][11]_srl32__8\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Data][11]_srl32__8 ";
  attribute srl_bus_name of \wma_fifo_mem_reg[511][Data][11]_srl32__9\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Data] ";
  attribute srl_name of \wma_fifo_mem_reg[511][Data][11]_srl32__9\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Data][11]_srl32__9 ";
  attribute srl_bus_name of \wma_fifo_mem_reg[511][Data][12]_srl32\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Data] ";
  attribute srl_name of \wma_fifo_mem_reg[511][Data][12]_srl32\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Data][12]_srl32 ";
  attribute srl_bus_name of \wma_fifo_mem_reg[511][Data][12]_srl32__0\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Data] ";
  attribute srl_name of \wma_fifo_mem_reg[511][Data][12]_srl32__0\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Data][12]_srl32__0 ";
  attribute srl_bus_name of \wma_fifo_mem_reg[511][Data][12]_srl32__1\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Data] ";
  attribute srl_name of \wma_fifo_mem_reg[511][Data][12]_srl32__1\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Data][12]_srl32__1 ";
  attribute srl_bus_name of \wma_fifo_mem_reg[511][Data][12]_srl32__10\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Data] ";
  attribute srl_name of \wma_fifo_mem_reg[511][Data][12]_srl32__10\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Data][12]_srl32__10 ";
  attribute srl_bus_name of \wma_fifo_mem_reg[511][Data][12]_srl32__11\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Data] ";
  attribute srl_name of \wma_fifo_mem_reg[511][Data][12]_srl32__11\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Data][12]_srl32__11 ";
  attribute srl_bus_name of \wma_fifo_mem_reg[511][Data][12]_srl32__12\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Data] ";
  attribute srl_name of \wma_fifo_mem_reg[511][Data][12]_srl32__12\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Data][12]_srl32__12 ";
  attribute srl_bus_name of \wma_fifo_mem_reg[511][Data][12]_srl32__13\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Data] ";
  attribute srl_name of \wma_fifo_mem_reg[511][Data][12]_srl32__13\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Data][12]_srl32__13 ";
  attribute srl_bus_name of \wma_fifo_mem_reg[511][Data][12]_srl32__14\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Data] ";
  attribute srl_name of \wma_fifo_mem_reg[511][Data][12]_srl32__14\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Data][12]_srl32__14 ";
  attribute srl_bus_name of \wma_fifo_mem_reg[511][Data][12]_srl32__2\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Data] ";
  attribute srl_name of \wma_fifo_mem_reg[511][Data][12]_srl32__2\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Data][12]_srl32__2 ";
  attribute srl_bus_name of \wma_fifo_mem_reg[511][Data][12]_srl32__3\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Data] ";
  attribute srl_name of \wma_fifo_mem_reg[511][Data][12]_srl32__3\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Data][12]_srl32__3 ";
  attribute srl_bus_name of \wma_fifo_mem_reg[511][Data][12]_srl32__4\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Data] ";
  attribute srl_name of \wma_fifo_mem_reg[511][Data][12]_srl32__4\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Data][12]_srl32__4 ";
  attribute srl_bus_name of \wma_fifo_mem_reg[511][Data][12]_srl32__5\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Data] ";
  attribute srl_name of \wma_fifo_mem_reg[511][Data][12]_srl32__5\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Data][12]_srl32__5 ";
  attribute srl_bus_name of \wma_fifo_mem_reg[511][Data][12]_srl32__6\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Data] ";
  attribute srl_name of \wma_fifo_mem_reg[511][Data][12]_srl32__6\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Data][12]_srl32__6 ";
  attribute srl_bus_name of \wma_fifo_mem_reg[511][Data][12]_srl32__7\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Data] ";
  attribute srl_name of \wma_fifo_mem_reg[511][Data][12]_srl32__7\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Data][12]_srl32__7 ";
  attribute srl_bus_name of \wma_fifo_mem_reg[511][Data][12]_srl32__8\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Data] ";
  attribute srl_name of \wma_fifo_mem_reg[511][Data][12]_srl32__8\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Data][12]_srl32__8 ";
  attribute srl_bus_name of \wma_fifo_mem_reg[511][Data][12]_srl32__9\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Data] ";
  attribute srl_name of \wma_fifo_mem_reg[511][Data][12]_srl32__9\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Data][12]_srl32__9 ";
  attribute srl_bus_name of \wma_fifo_mem_reg[511][Data][13]_srl32\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Data] ";
  attribute srl_name of \wma_fifo_mem_reg[511][Data][13]_srl32\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Data][13]_srl32 ";
  attribute srl_bus_name of \wma_fifo_mem_reg[511][Data][13]_srl32__0\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Data] ";
  attribute srl_name of \wma_fifo_mem_reg[511][Data][13]_srl32__0\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Data][13]_srl32__0 ";
  attribute srl_bus_name of \wma_fifo_mem_reg[511][Data][13]_srl32__1\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Data] ";
  attribute srl_name of \wma_fifo_mem_reg[511][Data][13]_srl32__1\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Data][13]_srl32__1 ";
  attribute srl_bus_name of \wma_fifo_mem_reg[511][Data][13]_srl32__10\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Data] ";
  attribute srl_name of \wma_fifo_mem_reg[511][Data][13]_srl32__10\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Data][13]_srl32__10 ";
  attribute srl_bus_name of \wma_fifo_mem_reg[511][Data][13]_srl32__11\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Data] ";
  attribute srl_name of \wma_fifo_mem_reg[511][Data][13]_srl32__11\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Data][13]_srl32__11 ";
  attribute srl_bus_name of \wma_fifo_mem_reg[511][Data][13]_srl32__12\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Data] ";
  attribute srl_name of \wma_fifo_mem_reg[511][Data][13]_srl32__12\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Data][13]_srl32__12 ";
  attribute srl_bus_name of \wma_fifo_mem_reg[511][Data][13]_srl32__13\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Data] ";
  attribute srl_name of \wma_fifo_mem_reg[511][Data][13]_srl32__13\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Data][13]_srl32__13 ";
  attribute srl_bus_name of \wma_fifo_mem_reg[511][Data][13]_srl32__14\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Data] ";
  attribute srl_name of \wma_fifo_mem_reg[511][Data][13]_srl32__14\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Data][13]_srl32__14 ";
  attribute srl_bus_name of \wma_fifo_mem_reg[511][Data][13]_srl32__2\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Data] ";
  attribute srl_name of \wma_fifo_mem_reg[511][Data][13]_srl32__2\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Data][13]_srl32__2 ";
  attribute srl_bus_name of \wma_fifo_mem_reg[511][Data][13]_srl32__3\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Data] ";
  attribute srl_name of \wma_fifo_mem_reg[511][Data][13]_srl32__3\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Data][13]_srl32__3 ";
  attribute srl_bus_name of \wma_fifo_mem_reg[511][Data][13]_srl32__4\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Data] ";
  attribute srl_name of \wma_fifo_mem_reg[511][Data][13]_srl32__4\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Data][13]_srl32__4 ";
  attribute srl_bus_name of \wma_fifo_mem_reg[511][Data][13]_srl32__5\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Data] ";
  attribute srl_name of \wma_fifo_mem_reg[511][Data][13]_srl32__5\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Data][13]_srl32__5 ";
  attribute srl_bus_name of \wma_fifo_mem_reg[511][Data][13]_srl32__6\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Data] ";
  attribute srl_name of \wma_fifo_mem_reg[511][Data][13]_srl32__6\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Data][13]_srl32__6 ";
  attribute srl_bus_name of \wma_fifo_mem_reg[511][Data][13]_srl32__7\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Data] ";
  attribute srl_name of \wma_fifo_mem_reg[511][Data][13]_srl32__7\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Data][13]_srl32__7 ";
  attribute srl_bus_name of \wma_fifo_mem_reg[511][Data][13]_srl32__8\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Data] ";
  attribute srl_name of \wma_fifo_mem_reg[511][Data][13]_srl32__8\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Data][13]_srl32__8 ";
  attribute srl_bus_name of \wma_fifo_mem_reg[511][Data][13]_srl32__9\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Data] ";
  attribute srl_name of \wma_fifo_mem_reg[511][Data][13]_srl32__9\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Data][13]_srl32__9 ";
  attribute srl_bus_name of \wma_fifo_mem_reg[511][Data][14]_srl32\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Data] ";
  attribute srl_name of \wma_fifo_mem_reg[511][Data][14]_srl32\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Data][14]_srl32 ";
  attribute srl_bus_name of \wma_fifo_mem_reg[511][Data][14]_srl32__0\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Data] ";
  attribute srl_name of \wma_fifo_mem_reg[511][Data][14]_srl32__0\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Data][14]_srl32__0 ";
  attribute srl_bus_name of \wma_fifo_mem_reg[511][Data][14]_srl32__1\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Data] ";
  attribute srl_name of \wma_fifo_mem_reg[511][Data][14]_srl32__1\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Data][14]_srl32__1 ";
  attribute srl_bus_name of \wma_fifo_mem_reg[511][Data][14]_srl32__10\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Data] ";
  attribute srl_name of \wma_fifo_mem_reg[511][Data][14]_srl32__10\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Data][14]_srl32__10 ";
  attribute srl_bus_name of \wma_fifo_mem_reg[511][Data][14]_srl32__11\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Data] ";
  attribute srl_name of \wma_fifo_mem_reg[511][Data][14]_srl32__11\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Data][14]_srl32__11 ";
  attribute srl_bus_name of \wma_fifo_mem_reg[511][Data][14]_srl32__12\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Data] ";
  attribute srl_name of \wma_fifo_mem_reg[511][Data][14]_srl32__12\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Data][14]_srl32__12 ";
  attribute srl_bus_name of \wma_fifo_mem_reg[511][Data][14]_srl32__13\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Data] ";
  attribute srl_name of \wma_fifo_mem_reg[511][Data][14]_srl32__13\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Data][14]_srl32__13 ";
  attribute srl_bus_name of \wma_fifo_mem_reg[511][Data][14]_srl32__14\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Data] ";
  attribute srl_name of \wma_fifo_mem_reg[511][Data][14]_srl32__14\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Data][14]_srl32__14 ";
  attribute srl_bus_name of \wma_fifo_mem_reg[511][Data][14]_srl32__2\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Data] ";
  attribute srl_name of \wma_fifo_mem_reg[511][Data][14]_srl32__2\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Data][14]_srl32__2 ";
  attribute srl_bus_name of \wma_fifo_mem_reg[511][Data][14]_srl32__3\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Data] ";
  attribute srl_name of \wma_fifo_mem_reg[511][Data][14]_srl32__3\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Data][14]_srl32__3 ";
  attribute srl_bus_name of \wma_fifo_mem_reg[511][Data][14]_srl32__4\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Data] ";
  attribute srl_name of \wma_fifo_mem_reg[511][Data][14]_srl32__4\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Data][14]_srl32__4 ";
  attribute srl_bus_name of \wma_fifo_mem_reg[511][Data][14]_srl32__5\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Data] ";
  attribute srl_name of \wma_fifo_mem_reg[511][Data][14]_srl32__5\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Data][14]_srl32__5 ";
  attribute srl_bus_name of \wma_fifo_mem_reg[511][Data][14]_srl32__6\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Data] ";
  attribute srl_name of \wma_fifo_mem_reg[511][Data][14]_srl32__6\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Data][14]_srl32__6 ";
  attribute srl_bus_name of \wma_fifo_mem_reg[511][Data][14]_srl32__7\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Data] ";
  attribute srl_name of \wma_fifo_mem_reg[511][Data][14]_srl32__7\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Data][14]_srl32__7 ";
  attribute srl_bus_name of \wma_fifo_mem_reg[511][Data][14]_srl32__8\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Data] ";
  attribute srl_name of \wma_fifo_mem_reg[511][Data][14]_srl32__8\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Data][14]_srl32__8 ";
  attribute srl_bus_name of \wma_fifo_mem_reg[511][Data][14]_srl32__9\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Data] ";
  attribute srl_name of \wma_fifo_mem_reg[511][Data][14]_srl32__9\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Data][14]_srl32__9 ";
  attribute srl_bus_name of \wma_fifo_mem_reg[511][Data][15]_srl32\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Data] ";
  attribute srl_name of \wma_fifo_mem_reg[511][Data][15]_srl32\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Data][15]_srl32 ";
  attribute srl_bus_name of \wma_fifo_mem_reg[511][Data][15]_srl32__0\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Data] ";
  attribute srl_name of \wma_fifo_mem_reg[511][Data][15]_srl32__0\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Data][15]_srl32__0 ";
  attribute srl_bus_name of \wma_fifo_mem_reg[511][Data][15]_srl32__1\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Data] ";
  attribute srl_name of \wma_fifo_mem_reg[511][Data][15]_srl32__1\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Data][15]_srl32__1 ";
  attribute srl_bus_name of \wma_fifo_mem_reg[511][Data][15]_srl32__10\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Data] ";
  attribute srl_name of \wma_fifo_mem_reg[511][Data][15]_srl32__10\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Data][15]_srl32__10 ";
  attribute srl_bus_name of \wma_fifo_mem_reg[511][Data][15]_srl32__11\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Data] ";
  attribute srl_name of \wma_fifo_mem_reg[511][Data][15]_srl32__11\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Data][15]_srl32__11 ";
  attribute srl_bus_name of \wma_fifo_mem_reg[511][Data][15]_srl32__12\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Data] ";
  attribute srl_name of \wma_fifo_mem_reg[511][Data][15]_srl32__12\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Data][15]_srl32__12 ";
  attribute srl_bus_name of \wma_fifo_mem_reg[511][Data][15]_srl32__13\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Data] ";
  attribute srl_name of \wma_fifo_mem_reg[511][Data][15]_srl32__13\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Data][15]_srl32__13 ";
  attribute srl_bus_name of \wma_fifo_mem_reg[511][Data][15]_srl32__14\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Data] ";
  attribute srl_name of \wma_fifo_mem_reg[511][Data][15]_srl32__14\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Data][15]_srl32__14 ";
  attribute srl_bus_name of \wma_fifo_mem_reg[511][Data][15]_srl32__2\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Data] ";
  attribute srl_name of \wma_fifo_mem_reg[511][Data][15]_srl32__2\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Data][15]_srl32__2 ";
  attribute srl_bus_name of \wma_fifo_mem_reg[511][Data][15]_srl32__3\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Data] ";
  attribute srl_name of \wma_fifo_mem_reg[511][Data][15]_srl32__3\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Data][15]_srl32__3 ";
  attribute srl_bus_name of \wma_fifo_mem_reg[511][Data][15]_srl32__4\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Data] ";
  attribute srl_name of \wma_fifo_mem_reg[511][Data][15]_srl32__4\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Data][15]_srl32__4 ";
  attribute srl_bus_name of \wma_fifo_mem_reg[511][Data][15]_srl32__5\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Data] ";
  attribute srl_name of \wma_fifo_mem_reg[511][Data][15]_srl32__5\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Data][15]_srl32__5 ";
  attribute srl_bus_name of \wma_fifo_mem_reg[511][Data][15]_srl32__6\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Data] ";
  attribute srl_name of \wma_fifo_mem_reg[511][Data][15]_srl32__6\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Data][15]_srl32__6 ";
  attribute srl_bus_name of \wma_fifo_mem_reg[511][Data][15]_srl32__7\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Data] ";
  attribute srl_name of \wma_fifo_mem_reg[511][Data][15]_srl32__7\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Data][15]_srl32__7 ";
  attribute srl_bus_name of \wma_fifo_mem_reg[511][Data][15]_srl32__8\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Data] ";
  attribute srl_name of \wma_fifo_mem_reg[511][Data][15]_srl32__8\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Data][15]_srl32__8 ";
  attribute srl_bus_name of \wma_fifo_mem_reg[511][Data][15]_srl32__9\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Data] ";
  attribute srl_name of \wma_fifo_mem_reg[511][Data][15]_srl32__9\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Data][15]_srl32__9 ";
  attribute srl_bus_name of \wma_fifo_mem_reg[511][Data][16]_srl32\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Data] ";
  attribute srl_name of \wma_fifo_mem_reg[511][Data][16]_srl32\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Data][16]_srl32 ";
  attribute srl_bus_name of \wma_fifo_mem_reg[511][Data][16]_srl32__0\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Data] ";
  attribute srl_name of \wma_fifo_mem_reg[511][Data][16]_srl32__0\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Data][16]_srl32__0 ";
  attribute srl_bus_name of \wma_fifo_mem_reg[511][Data][16]_srl32__1\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Data] ";
  attribute srl_name of \wma_fifo_mem_reg[511][Data][16]_srl32__1\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Data][16]_srl32__1 ";
  attribute srl_bus_name of \wma_fifo_mem_reg[511][Data][16]_srl32__10\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Data] ";
  attribute srl_name of \wma_fifo_mem_reg[511][Data][16]_srl32__10\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Data][16]_srl32__10 ";
  attribute srl_bus_name of \wma_fifo_mem_reg[511][Data][16]_srl32__11\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Data] ";
  attribute srl_name of \wma_fifo_mem_reg[511][Data][16]_srl32__11\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Data][16]_srl32__11 ";
  attribute srl_bus_name of \wma_fifo_mem_reg[511][Data][16]_srl32__12\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Data] ";
  attribute srl_name of \wma_fifo_mem_reg[511][Data][16]_srl32__12\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Data][16]_srl32__12 ";
  attribute srl_bus_name of \wma_fifo_mem_reg[511][Data][16]_srl32__13\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Data] ";
  attribute srl_name of \wma_fifo_mem_reg[511][Data][16]_srl32__13\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Data][16]_srl32__13 ";
  attribute srl_bus_name of \wma_fifo_mem_reg[511][Data][16]_srl32__14\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Data] ";
  attribute srl_name of \wma_fifo_mem_reg[511][Data][16]_srl32__14\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Data][16]_srl32__14 ";
  attribute srl_bus_name of \wma_fifo_mem_reg[511][Data][16]_srl32__2\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Data] ";
  attribute srl_name of \wma_fifo_mem_reg[511][Data][16]_srl32__2\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Data][16]_srl32__2 ";
  attribute srl_bus_name of \wma_fifo_mem_reg[511][Data][16]_srl32__3\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Data] ";
  attribute srl_name of \wma_fifo_mem_reg[511][Data][16]_srl32__3\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Data][16]_srl32__3 ";
  attribute srl_bus_name of \wma_fifo_mem_reg[511][Data][16]_srl32__4\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Data] ";
  attribute srl_name of \wma_fifo_mem_reg[511][Data][16]_srl32__4\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Data][16]_srl32__4 ";
  attribute srl_bus_name of \wma_fifo_mem_reg[511][Data][16]_srl32__5\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Data] ";
  attribute srl_name of \wma_fifo_mem_reg[511][Data][16]_srl32__5\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Data][16]_srl32__5 ";
  attribute srl_bus_name of \wma_fifo_mem_reg[511][Data][16]_srl32__6\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Data] ";
  attribute srl_name of \wma_fifo_mem_reg[511][Data][16]_srl32__6\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Data][16]_srl32__6 ";
  attribute srl_bus_name of \wma_fifo_mem_reg[511][Data][16]_srl32__7\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Data] ";
  attribute srl_name of \wma_fifo_mem_reg[511][Data][16]_srl32__7\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Data][16]_srl32__7 ";
  attribute srl_bus_name of \wma_fifo_mem_reg[511][Data][16]_srl32__8\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Data] ";
  attribute srl_name of \wma_fifo_mem_reg[511][Data][16]_srl32__8\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Data][16]_srl32__8 ";
  attribute srl_bus_name of \wma_fifo_mem_reg[511][Data][16]_srl32__9\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Data] ";
  attribute srl_name of \wma_fifo_mem_reg[511][Data][16]_srl32__9\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Data][16]_srl32__9 ";
  attribute srl_bus_name of \wma_fifo_mem_reg[511][Data][17]_srl32\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Data] ";
  attribute srl_name of \wma_fifo_mem_reg[511][Data][17]_srl32\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Data][17]_srl32 ";
  attribute srl_bus_name of \wma_fifo_mem_reg[511][Data][17]_srl32__0\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Data] ";
  attribute srl_name of \wma_fifo_mem_reg[511][Data][17]_srl32__0\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Data][17]_srl32__0 ";
  attribute srl_bus_name of \wma_fifo_mem_reg[511][Data][17]_srl32__1\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Data] ";
  attribute srl_name of \wma_fifo_mem_reg[511][Data][17]_srl32__1\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Data][17]_srl32__1 ";
  attribute srl_bus_name of \wma_fifo_mem_reg[511][Data][17]_srl32__10\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Data] ";
  attribute srl_name of \wma_fifo_mem_reg[511][Data][17]_srl32__10\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Data][17]_srl32__10 ";
  attribute srl_bus_name of \wma_fifo_mem_reg[511][Data][17]_srl32__11\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Data] ";
  attribute srl_name of \wma_fifo_mem_reg[511][Data][17]_srl32__11\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Data][17]_srl32__11 ";
  attribute srl_bus_name of \wma_fifo_mem_reg[511][Data][17]_srl32__12\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Data] ";
  attribute srl_name of \wma_fifo_mem_reg[511][Data][17]_srl32__12\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Data][17]_srl32__12 ";
  attribute srl_bus_name of \wma_fifo_mem_reg[511][Data][17]_srl32__13\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Data] ";
  attribute srl_name of \wma_fifo_mem_reg[511][Data][17]_srl32__13\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Data][17]_srl32__13 ";
  attribute srl_bus_name of \wma_fifo_mem_reg[511][Data][17]_srl32__14\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Data] ";
  attribute srl_name of \wma_fifo_mem_reg[511][Data][17]_srl32__14\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Data][17]_srl32__14 ";
  attribute srl_bus_name of \wma_fifo_mem_reg[511][Data][17]_srl32__2\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Data] ";
  attribute srl_name of \wma_fifo_mem_reg[511][Data][17]_srl32__2\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Data][17]_srl32__2 ";
  attribute srl_bus_name of \wma_fifo_mem_reg[511][Data][17]_srl32__3\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Data] ";
  attribute srl_name of \wma_fifo_mem_reg[511][Data][17]_srl32__3\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Data][17]_srl32__3 ";
  attribute srl_bus_name of \wma_fifo_mem_reg[511][Data][17]_srl32__4\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Data] ";
  attribute srl_name of \wma_fifo_mem_reg[511][Data][17]_srl32__4\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Data][17]_srl32__4 ";
  attribute srl_bus_name of \wma_fifo_mem_reg[511][Data][17]_srl32__5\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Data] ";
  attribute srl_name of \wma_fifo_mem_reg[511][Data][17]_srl32__5\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Data][17]_srl32__5 ";
  attribute srl_bus_name of \wma_fifo_mem_reg[511][Data][17]_srl32__6\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Data] ";
  attribute srl_name of \wma_fifo_mem_reg[511][Data][17]_srl32__6\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Data][17]_srl32__6 ";
  attribute srl_bus_name of \wma_fifo_mem_reg[511][Data][17]_srl32__7\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Data] ";
  attribute srl_name of \wma_fifo_mem_reg[511][Data][17]_srl32__7\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Data][17]_srl32__7 ";
  attribute srl_bus_name of \wma_fifo_mem_reg[511][Data][17]_srl32__8\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Data] ";
  attribute srl_name of \wma_fifo_mem_reg[511][Data][17]_srl32__8\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Data][17]_srl32__8 ";
  attribute srl_bus_name of \wma_fifo_mem_reg[511][Data][17]_srl32__9\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Data] ";
  attribute srl_name of \wma_fifo_mem_reg[511][Data][17]_srl32__9\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Data][17]_srl32__9 ";
  attribute srl_bus_name of \wma_fifo_mem_reg[511][Data][18]_srl32\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Data] ";
  attribute srl_name of \wma_fifo_mem_reg[511][Data][18]_srl32\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Data][18]_srl32 ";
  attribute srl_bus_name of \wma_fifo_mem_reg[511][Data][18]_srl32__0\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Data] ";
  attribute srl_name of \wma_fifo_mem_reg[511][Data][18]_srl32__0\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Data][18]_srl32__0 ";
  attribute srl_bus_name of \wma_fifo_mem_reg[511][Data][18]_srl32__1\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Data] ";
  attribute srl_name of \wma_fifo_mem_reg[511][Data][18]_srl32__1\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Data][18]_srl32__1 ";
  attribute srl_bus_name of \wma_fifo_mem_reg[511][Data][18]_srl32__10\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Data] ";
  attribute srl_name of \wma_fifo_mem_reg[511][Data][18]_srl32__10\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Data][18]_srl32__10 ";
  attribute srl_bus_name of \wma_fifo_mem_reg[511][Data][18]_srl32__11\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Data] ";
  attribute srl_name of \wma_fifo_mem_reg[511][Data][18]_srl32__11\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Data][18]_srl32__11 ";
  attribute srl_bus_name of \wma_fifo_mem_reg[511][Data][18]_srl32__12\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Data] ";
  attribute srl_name of \wma_fifo_mem_reg[511][Data][18]_srl32__12\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Data][18]_srl32__12 ";
  attribute srl_bus_name of \wma_fifo_mem_reg[511][Data][18]_srl32__13\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Data] ";
  attribute srl_name of \wma_fifo_mem_reg[511][Data][18]_srl32__13\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Data][18]_srl32__13 ";
  attribute srl_bus_name of \wma_fifo_mem_reg[511][Data][18]_srl32__14\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Data] ";
  attribute srl_name of \wma_fifo_mem_reg[511][Data][18]_srl32__14\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Data][18]_srl32__14 ";
  attribute srl_bus_name of \wma_fifo_mem_reg[511][Data][18]_srl32__2\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Data] ";
  attribute srl_name of \wma_fifo_mem_reg[511][Data][18]_srl32__2\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Data][18]_srl32__2 ";
  attribute srl_bus_name of \wma_fifo_mem_reg[511][Data][18]_srl32__3\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Data] ";
  attribute srl_name of \wma_fifo_mem_reg[511][Data][18]_srl32__3\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Data][18]_srl32__3 ";
  attribute srl_bus_name of \wma_fifo_mem_reg[511][Data][18]_srl32__4\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Data] ";
  attribute srl_name of \wma_fifo_mem_reg[511][Data][18]_srl32__4\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Data][18]_srl32__4 ";
  attribute srl_bus_name of \wma_fifo_mem_reg[511][Data][18]_srl32__5\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Data] ";
  attribute srl_name of \wma_fifo_mem_reg[511][Data][18]_srl32__5\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Data][18]_srl32__5 ";
  attribute srl_bus_name of \wma_fifo_mem_reg[511][Data][18]_srl32__6\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Data] ";
  attribute srl_name of \wma_fifo_mem_reg[511][Data][18]_srl32__6\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Data][18]_srl32__6 ";
  attribute srl_bus_name of \wma_fifo_mem_reg[511][Data][18]_srl32__7\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Data] ";
  attribute srl_name of \wma_fifo_mem_reg[511][Data][18]_srl32__7\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Data][18]_srl32__7 ";
  attribute srl_bus_name of \wma_fifo_mem_reg[511][Data][18]_srl32__8\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Data] ";
  attribute srl_name of \wma_fifo_mem_reg[511][Data][18]_srl32__8\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Data][18]_srl32__8 ";
  attribute srl_bus_name of \wma_fifo_mem_reg[511][Data][18]_srl32__9\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Data] ";
  attribute srl_name of \wma_fifo_mem_reg[511][Data][18]_srl32__9\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Data][18]_srl32__9 ";
  attribute srl_bus_name of \wma_fifo_mem_reg[511][Data][19]_srl32\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Data] ";
  attribute srl_name of \wma_fifo_mem_reg[511][Data][19]_srl32\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Data][19]_srl32 ";
  attribute srl_bus_name of \wma_fifo_mem_reg[511][Data][19]_srl32__0\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Data] ";
  attribute srl_name of \wma_fifo_mem_reg[511][Data][19]_srl32__0\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Data][19]_srl32__0 ";
  attribute srl_bus_name of \wma_fifo_mem_reg[511][Data][19]_srl32__1\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Data] ";
  attribute srl_name of \wma_fifo_mem_reg[511][Data][19]_srl32__1\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Data][19]_srl32__1 ";
  attribute srl_bus_name of \wma_fifo_mem_reg[511][Data][19]_srl32__10\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Data] ";
  attribute srl_name of \wma_fifo_mem_reg[511][Data][19]_srl32__10\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Data][19]_srl32__10 ";
  attribute srl_bus_name of \wma_fifo_mem_reg[511][Data][19]_srl32__11\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Data] ";
  attribute srl_name of \wma_fifo_mem_reg[511][Data][19]_srl32__11\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Data][19]_srl32__11 ";
  attribute srl_bus_name of \wma_fifo_mem_reg[511][Data][19]_srl32__12\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Data] ";
  attribute srl_name of \wma_fifo_mem_reg[511][Data][19]_srl32__12\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Data][19]_srl32__12 ";
  attribute srl_bus_name of \wma_fifo_mem_reg[511][Data][19]_srl32__13\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Data] ";
  attribute srl_name of \wma_fifo_mem_reg[511][Data][19]_srl32__13\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Data][19]_srl32__13 ";
  attribute srl_bus_name of \wma_fifo_mem_reg[511][Data][19]_srl32__14\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Data] ";
  attribute srl_name of \wma_fifo_mem_reg[511][Data][19]_srl32__14\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Data][19]_srl32__14 ";
  attribute srl_bus_name of \wma_fifo_mem_reg[511][Data][19]_srl32__2\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Data] ";
  attribute srl_name of \wma_fifo_mem_reg[511][Data][19]_srl32__2\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Data][19]_srl32__2 ";
  attribute srl_bus_name of \wma_fifo_mem_reg[511][Data][19]_srl32__3\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Data] ";
  attribute srl_name of \wma_fifo_mem_reg[511][Data][19]_srl32__3\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Data][19]_srl32__3 ";
  attribute srl_bus_name of \wma_fifo_mem_reg[511][Data][19]_srl32__4\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Data] ";
  attribute srl_name of \wma_fifo_mem_reg[511][Data][19]_srl32__4\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Data][19]_srl32__4 ";
  attribute srl_bus_name of \wma_fifo_mem_reg[511][Data][19]_srl32__5\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Data] ";
  attribute srl_name of \wma_fifo_mem_reg[511][Data][19]_srl32__5\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Data][19]_srl32__5 ";
  attribute srl_bus_name of \wma_fifo_mem_reg[511][Data][19]_srl32__6\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Data] ";
  attribute srl_name of \wma_fifo_mem_reg[511][Data][19]_srl32__6\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Data][19]_srl32__6 ";
  attribute srl_bus_name of \wma_fifo_mem_reg[511][Data][19]_srl32__7\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Data] ";
  attribute srl_name of \wma_fifo_mem_reg[511][Data][19]_srl32__7\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Data][19]_srl32__7 ";
  attribute srl_bus_name of \wma_fifo_mem_reg[511][Data][19]_srl32__8\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Data] ";
  attribute srl_name of \wma_fifo_mem_reg[511][Data][19]_srl32__8\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Data][19]_srl32__8 ";
  attribute srl_bus_name of \wma_fifo_mem_reg[511][Data][19]_srl32__9\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Data] ";
  attribute srl_name of \wma_fifo_mem_reg[511][Data][19]_srl32__9\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Data][19]_srl32__9 ";
  attribute srl_bus_name of \wma_fifo_mem_reg[511][Data][1]_srl32\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Data] ";
  attribute srl_name of \wma_fifo_mem_reg[511][Data][1]_srl32\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Data][1]_srl32 ";
  attribute srl_bus_name of \wma_fifo_mem_reg[511][Data][1]_srl32__0\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Data] ";
  attribute srl_name of \wma_fifo_mem_reg[511][Data][1]_srl32__0\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Data][1]_srl32__0 ";
  attribute srl_bus_name of \wma_fifo_mem_reg[511][Data][1]_srl32__1\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Data] ";
  attribute srl_name of \wma_fifo_mem_reg[511][Data][1]_srl32__1\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Data][1]_srl32__1 ";
  attribute srl_bus_name of \wma_fifo_mem_reg[511][Data][1]_srl32__10\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Data] ";
  attribute srl_name of \wma_fifo_mem_reg[511][Data][1]_srl32__10\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Data][1]_srl32__10 ";
  attribute srl_bus_name of \wma_fifo_mem_reg[511][Data][1]_srl32__11\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Data] ";
  attribute srl_name of \wma_fifo_mem_reg[511][Data][1]_srl32__11\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Data][1]_srl32__11 ";
  attribute srl_bus_name of \wma_fifo_mem_reg[511][Data][1]_srl32__12\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Data] ";
  attribute srl_name of \wma_fifo_mem_reg[511][Data][1]_srl32__12\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Data][1]_srl32__12 ";
  attribute srl_bus_name of \wma_fifo_mem_reg[511][Data][1]_srl32__13\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Data] ";
  attribute srl_name of \wma_fifo_mem_reg[511][Data][1]_srl32__13\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Data][1]_srl32__13 ";
  attribute srl_bus_name of \wma_fifo_mem_reg[511][Data][1]_srl32__14\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Data] ";
  attribute srl_name of \wma_fifo_mem_reg[511][Data][1]_srl32__14\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Data][1]_srl32__14 ";
  attribute srl_bus_name of \wma_fifo_mem_reg[511][Data][1]_srl32__2\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Data] ";
  attribute srl_name of \wma_fifo_mem_reg[511][Data][1]_srl32__2\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Data][1]_srl32__2 ";
  attribute srl_bus_name of \wma_fifo_mem_reg[511][Data][1]_srl32__3\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Data] ";
  attribute srl_name of \wma_fifo_mem_reg[511][Data][1]_srl32__3\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Data][1]_srl32__3 ";
  attribute srl_bus_name of \wma_fifo_mem_reg[511][Data][1]_srl32__4\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Data] ";
  attribute srl_name of \wma_fifo_mem_reg[511][Data][1]_srl32__4\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Data][1]_srl32__4 ";
  attribute srl_bus_name of \wma_fifo_mem_reg[511][Data][1]_srl32__5\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Data] ";
  attribute srl_name of \wma_fifo_mem_reg[511][Data][1]_srl32__5\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Data][1]_srl32__5 ";
  attribute srl_bus_name of \wma_fifo_mem_reg[511][Data][1]_srl32__6\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Data] ";
  attribute srl_name of \wma_fifo_mem_reg[511][Data][1]_srl32__6\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Data][1]_srl32__6 ";
  attribute srl_bus_name of \wma_fifo_mem_reg[511][Data][1]_srl32__7\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Data] ";
  attribute srl_name of \wma_fifo_mem_reg[511][Data][1]_srl32__7\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Data][1]_srl32__7 ";
  attribute srl_bus_name of \wma_fifo_mem_reg[511][Data][1]_srl32__8\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Data] ";
  attribute srl_name of \wma_fifo_mem_reg[511][Data][1]_srl32__8\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Data][1]_srl32__8 ";
  attribute srl_bus_name of \wma_fifo_mem_reg[511][Data][1]_srl32__9\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Data] ";
  attribute srl_name of \wma_fifo_mem_reg[511][Data][1]_srl32__9\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Data][1]_srl32__9 ";
  attribute srl_bus_name of \wma_fifo_mem_reg[511][Data][20]_srl32\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Data] ";
  attribute srl_name of \wma_fifo_mem_reg[511][Data][20]_srl32\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Data][20]_srl32 ";
  attribute srl_bus_name of \wma_fifo_mem_reg[511][Data][20]_srl32__0\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Data] ";
  attribute srl_name of \wma_fifo_mem_reg[511][Data][20]_srl32__0\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Data][20]_srl32__0 ";
  attribute srl_bus_name of \wma_fifo_mem_reg[511][Data][20]_srl32__1\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Data] ";
  attribute srl_name of \wma_fifo_mem_reg[511][Data][20]_srl32__1\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Data][20]_srl32__1 ";
  attribute srl_bus_name of \wma_fifo_mem_reg[511][Data][20]_srl32__10\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Data] ";
  attribute srl_name of \wma_fifo_mem_reg[511][Data][20]_srl32__10\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Data][20]_srl32__10 ";
  attribute srl_bus_name of \wma_fifo_mem_reg[511][Data][20]_srl32__11\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Data] ";
  attribute srl_name of \wma_fifo_mem_reg[511][Data][20]_srl32__11\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Data][20]_srl32__11 ";
  attribute srl_bus_name of \wma_fifo_mem_reg[511][Data][20]_srl32__12\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Data] ";
  attribute srl_name of \wma_fifo_mem_reg[511][Data][20]_srl32__12\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Data][20]_srl32__12 ";
  attribute srl_bus_name of \wma_fifo_mem_reg[511][Data][20]_srl32__13\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Data] ";
  attribute srl_name of \wma_fifo_mem_reg[511][Data][20]_srl32__13\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Data][20]_srl32__13 ";
  attribute srl_bus_name of \wma_fifo_mem_reg[511][Data][20]_srl32__14\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Data] ";
  attribute srl_name of \wma_fifo_mem_reg[511][Data][20]_srl32__14\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Data][20]_srl32__14 ";
  attribute srl_bus_name of \wma_fifo_mem_reg[511][Data][20]_srl32__2\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Data] ";
  attribute srl_name of \wma_fifo_mem_reg[511][Data][20]_srl32__2\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Data][20]_srl32__2 ";
  attribute srl_bus_name of \wma_fifo_mem_reg[511][Data][20]_srl32__3\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Data] ";
  attribute srl_name of \wma_fifo_mem_reg[511][Data][20]_srl32__3\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Data][20]_srl32__3 ";
  attribute srl_bus_name of \wma_fifo_mem_reg[511][Data][20]_srl32__4\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Data] ";
  attribute srl_name of \wma_fifo_mem_reg[511][Data][20]_srl32__4\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Data][20]_srl32__4 ";
  attribute srl_bus_name of \wma_fifo_mem_reg[511][Data][20]_srl32__5\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Data] ";
  attribute srl_name of \wma_fifo_mem_reg[511][Data][20]_srl32__5\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Data][20]_srl32__5 ";
  attribute srl_bus_name of \wma_fifo_mem_reg[511][Data][20]_srl32__6\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Data] ";
  attribute srl_name of \wma_fifo_mem_reg[511][Data][20]_srl32__6\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Data][20]_srl32__6 ";
  attribute srl_bus_name of \wma_fifo_mem_reg[511][Data][20]_srl32__7\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Data] ";
  attribute srl_name of \wma_fifo_mem_reg[511][Data][20]_srl32__7\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Data][20]_srl32__7 ";
  attribute srl_bus_name of \wma_fifo_mem_reg[511][Data][20]_srl32__8\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Data] ";
  attribute srl_name of \wma_fifo_mem_reg[511][Data][20]_srl32__8\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Data][20]_srl32__8 ";
  attribute srl_bus_name of \wma_fifo_mem_reg[511][Data][20]_srl32__9\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Data] ";
  attribute srl_name of \wma_fifo_mem_reg[511][Data][20]_srl32__9\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Data][20]_srl32__9 ";
  attribute srl_bus_name of \wma_fifo_mem_reg[511][Data][21]_srl32\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Data] ";
  attribute srl_name of \wma_fifo_mem_reg[511][Data][21]_srl32\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Data][21]_srl32 ";
  attribute srl_bus_name of \wma_fifo_mem_reg[511][Data][21]_srl32__0\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Data] ";
  attribute srl_name of \wma_fifo_mem_reg[511][Data][21]_srl32__0\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Data][21]_srl32__0 ";
  attribute srl_bus_name of \wma_fifo_mem_reg[511][Data][21]_srl32__1\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Data] ";
  attribute srl_name of \wma_fifo_mem_reg[511][Data][21]_srl32__1\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Data][21]_srl32__1 ";
  attribute srl_bus_name of \wma_fifo_mem_reg[511][Data][21]_srl32__10\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Data] ";
  attribute srl_name of \wma_fifo_mem_reg[511][Data][21]_srl32__10\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Data][21]_srl32__10 ";
  attribute srl_bus_name of \wma_fifo_mem_reg[511][Data][21]_srl32__11\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Data] ";
  attribute srl_name of \wma_fifo_mem_reg[511][Data][21]_srl32__11\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Data][21]_srl32__11 ";
  attribute srl_bus_name of \wma_fifo_mem_reg[511][Data][21]_srl32__12\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Data] ";
  attribute srl_name of \wma_fifo_mem_reg[511][Data][21]_srl32__12\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Data][21]_srl32__12 ";
  attribute srl_bus_name of \wma_fifo_mem_reg[511][Data][21]_srl32__13\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Data] ";
  attribute srl_name of \wma_fifo_mem_reg[511][Data][21]_srl32__13\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Data][21]_srl32__13 ";
  attribute srl_bus_name of \wma_fifo_mem_reg[511][Data][21]_srl32__14\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Data] ";
  attribute srl_name of \wma_fifo_mem_reg[511][Data][21]_srl32__14\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Data][21]_srl32__14 ";
  attribute srl_bus_name of \wma_fifo_mem_reg[511][Data][21]_srl32__2\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Data] ";
  attribute srl_name of \wma_fifo_mem_reg[511][Data][21]_srl32__2\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Data][21]_srl32__2 ";
  attribute srl_bus_name of \wma_fifo_mem_reg[511][Data][21]_srl32__3\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Data] ";
  attribute srl_name of \wma_fifo_mem_reg[511][Data][21]_srl32__3\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Data][21]_srl32__3 ";
  attribute srl_bus_name of \wma_fifo_mem_reg[511][Data][21]_srl32__4\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Data] ";
  attribute srl_name of \wma_fifo_mem_reg[511][Data][21]_srl32__4\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Data][21]_srl32__4 ";
  attribute srl_bus_name of \wma_fifo_mem_reg[511][Data][21]_srl32__5\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Data] ";
  attribute srl_name of \wma_fifo_mem_reg[511][Data][21]_srl32__5\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Data][21]_srl32__5 ";
  attribute srl_bus_name of \wma_fifo_mem_reg[511][Data][21]_srl32__6\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Data] ";
  attribute srl_name of \wma_fifo_mem_reg[511][Data][21]_srl32__6\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Data][21]_srl32__6 ";
  attribute srl_bus_name of \wma_fifo_mem_reg[511][Data][21]_srl32__7\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Data] ";
  attribute srl_name of \wma_fifo_mem_reg[511][Data][21]_srl32__7\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Data][21]_srl32__7 ";
  attribute srl_bus_name of \wma_fifo_mem_reg[511][Data][21]_srl32__8\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Data] ";
  attribute srl_name of \wma_fifo_mem_reg[511][Data][21]_srl32__8\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Data][21]_srl32__8 ";
  attribute srl_bus_name of \wma_fifo_mem_reg[511][Data][21]_srl32__9\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Data] ";
  attribute srl_name of \wma_fifo_mem_reg[511][Data][21]_srl32__9\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Data][21]_srl32__9 ";
  attribute srl_bus_name of \wma_fifo_mem_reg[511][Data][22]_srl32\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Data] ";
  attribute srl_name of \wma_fifo_mem_reg[511][Data][22]_srl32\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Data][22]_srl32 ";
  attribute srl_bus_name of \wma_fifo_mem_reg[511][Data][22]_srl32__0\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Data] ";
  attribute srl_name of \wma_fifo_mem_reg[511][Data][22]_srl32__0\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Data][22]_srl32__0 ";
  attribute srl_bus_name of \wma_fifo_mem_reg[511][Data][22]_srl32__1\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Data] ";
  attribute srl_name of \wma_fifo_mem_reg[511][Data][22]_srl32__1\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Data][22]_srl32__1 ";
  attribute srl_bus_name of \wma_fifo_mem_reg[511][Data][22]_srl32__10\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Data] ";
  attribute srl_name of \wma_fifo_mem_reg[511][Data][22]_srl32__10\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Data][22]_srl32__10 ";
  attribute srl_bus_name of \wma_fifo_mem_reg[511][Data][22]_srl32__11\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Data] ";
  attribute srl_name of \wma_fifo_mem_reg[511][Data][22]_srl32__11\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Data][22]_srl32__11 ";
  attribute srl_bus_name of \wma_fifo_mem_reg[511][Data][22]_srl32__12\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Data] ";
  attribute srl_name of \wma_fifo_mem_reg[511][Data][22]_srl32__12\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Data][22]_srl32__12 ";
  attribute srl_bus_name of \wma_fifo_mem_reg[511][Data][22]_srl32__13\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Data] ";
  attribute srl_name of \wma_fifo_mem_reg[511][Data][22]_srl32__13\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Data][22]_srl32__13 ";
  attribute srl_bus_name of \wma_fifo_mem_reg[511][Data][22]_srl32__14\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Data] ";
  attribute srl_name of \wma_fifo_mem_reg[511][Data][22]_srl32__14\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Data][22]_srl32__14 ";
  attribute srl_bus_name of \wma_fifo_mem_reg[511][Data][22]_srl32__2\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Data] ";
  attribute srl_name of \wma_fifo_mem_reg[511][Data][22]_srl32__2\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Data][22]_srl32__2 ";
  attribute srl_bus_name of \wma_fifo_mem_reg[511][Data][22]_srl32__3\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Data] ";
  attribute srl_name of \wma_fifo_mem_reg[511][Data][22]_srl32__3\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Data][22]_srl32__3 ";
  attribute srl_bus_name of \wma_fifo_mem_reg[511][Data][22]_srl32__4\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Data] ";
  attribute srl_name of \wma_fifo_mem_reg[511][Data][22]_srl32__4\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Data][22]_srl32__4 ";
  attribute srl_bus_name of \wma_fifo_mem_reg[511][Data][22]_srl32__5\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Data] ";
  attribute srl_name of \wma_fifo_mem_reg[511][Data][22]_srl32__5\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Data][22]_srl32__5 ";
  attribute srl_bus_name of \wma_fifo_mem_reg[511][Data][22]_srl32__6\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Data] ";
  attribute srl_name of \wma_fifo_mem_reg[511][Data][22]_srl32__6\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Data][22]_srl32__6 ";
  attribute srl_bus_name of \wma_fifo_mem_reg[511][Data][22]_srl32__7\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Data] ";
  attribute srl_name of \wma_fifo_mem_reg[511][Data][22]_srl32__7\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Data][22]_srl32__7 ";
  attribute srl_bus_name of \wma_fifo_mem_reg[511][Data][22]_srl32__8\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Data] ";
  attribute srl_name of \wma_fifo_mem_reg[511][Data][22]_srl32__8\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Data][22]_srl32__8 ";
  attribute srl_bus_name of \wma_fifo_mem_reg[511][Data][22]_srl32__9\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Data] ";
  attribute srl_name of \wma_fifo_mem_reg[511][Data][22]_srl32__9\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Data][22]_srl32__9 ";
  attribute srl_bus_name of \wma_fifo_mem_reg[511][Data][23]_srl32\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Data] ";
  attribute srl_name of \wma_fifo_mem_reg[511][Data][23]_srl32\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Data][23]_srl32 ";
  attribute srl_bus_name of \wma_fifo_mem_reg[511][Data][23]_srl32__0\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Data] ";
  attribute srl_name of \wma_fifo_mem_reg[511][Data][23]_srl32__0\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Data][23]_srl32__0 ";
  attribute srl_bus_name of \wma_fifo_mem_reg[511][Data][23]_srl32__1\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Data] ";
  attribute srl_name of \wma_fifo_mem_reg[511][Data][23]_srl32__1\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Data][23]_srl32__1 ";
  attribute srl_bus_name of \wma_fifo_mem_reg[511][Data][23]_srl32__10\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Data] ";
  attribute srl_name of \wma_fifo_mem_reg[511][Data][23]_srl32__10\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Data][23]_srl32__10 ";
  attribute srl_bus_name of \wma_fifo_mem_reg[511][Data][23]_srl32__11\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Data] ";
  attribute srl_name of \wma_fifo_mem_reg[511][Data][23]_srl32__11\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Data][23]_srl32__11 ";
  attribute srl_bus_name of \wma_fifo_mem_reg[511][Data][23]_srl32__12\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Data] ";
  attribute srl_name of \wma_fifo_mem_reg[511][Data][23]_srl32__12\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Data][23]_srl32__12 ";
  attribute srl_bus_name of \wma_fifo_mem_reg[511][Data][23]_srl32__13\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Data] ";
  attribute srl_name of \wma_fifo_mem_reg[511][Data][23]_srl32__13\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Data][23]_srl32__13 ";
  attribute srl_bus_name of \wma_fifo_mem_reg[511][Data][23]_srl32__14\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Data] ";
  attribute srl_name of \wma_fifo_mem_reg[511][Data][23]_srl32__14\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Data][23]_srl32__14 ";
  attribute srl_bus_name of \wma_fifo_mem_reg[511][Data][23]_srl32__2\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Data] ";
  attribute srl_name of \wma_fifo_mem_reg[511][Data][23]_srl32__2\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Data][23]_srl32__2 ";
  attribute srl_bus_name of \wma_fifo_mem_reg[511][Data][23]_srl32__3\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Data] ";
  attribute srl_name of \wma_fifo_mem_reg[511][Data][23]_srl32__3\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Data][23]_srl32__3 ";
  attribute srl_bus_name of \wma_fifo_mem_reg[511][Data][23]_srl32__4\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Data] ";
  attribute srl_name of \wma_fifo_mem_reg[511][Data][23]_srl32__4\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Data][23]_srl32__4 ";
  attribute srl_bus_name of \wma_fifo_mem_reg[511][Data][23]_srl32__5\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Data] ";
  attribute srl_name of \wma_fifo_mem_reg[511][Data][23]_srl32__5\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Data][23]_srl32__5 ";
  attribute srl_bus_name of \wma_fifo_mem_reg[511][Data][23]_srl32__6\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Data] ";
  attribute srl_name of \wma_fifo_mem_reg[511][Data][23]_srl32__6\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Data][23]_srl32__6 ";
  attribute srl_bus_name of \wma_fifo_mem_reg[511][Data][23]_srl32__7\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Data] ";
  attribute srl_name of \wma_fifo_mem_reg[511][Data][23]_srl32__7\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Data][23]_srl32__7 ";
  attribute srl_bus_name of \wma_fifo_mem_reg[511][Data][23]_srl32__8\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Data] ";
  attribute srl_name of \wma_fifo_mem_reg[511][Data][23]_srl32__8\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Data][23]_srl32__8 ";
  attribute srl_bus_name of \wma_fifo_mem_reg[511][Data][23]_srl32__9\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Data] ";
  attribute srl_name of \wma_fifo_mem_reg[511][Data][23]_srl32__9\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Data][23]_srl32__9 ";
  attribute srl_bus_name of \wma_fifo_mem_reg[511][Data][24]_srl32\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Data] ";
  attribute srl_name of \wma_fifo_mem_reg[511][Data][24]_srl32\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Data][24]_srl32 ";
  attribute srl_bus_name of \wma_fifo_mem_reg[511][Data][24]_srl32__0\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Data] ";
  attribute srl_name of \wma_fifo_mem_reg[511][Data][24]_srl32__0\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Data][24]_srl32__0 ";
  attribute srl_bus_name of \wma_fifo_mem_reg[511][Data][24]_srl32__1\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Data] ";
  attribute srl_name of \wma_fifo_mem_reg[511][Data][24]_srl32__1\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Data][24]_srl32__1 ";
  attribute srl_bus_name of \wma_fifo_mem_reg[511][Data][24]_srl32__10\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Data] ";
  attribute srl_name of \wma_fifo_mem_reg[511][Data][24]_srl32__10\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Data][24]_srl32__10 ";
  attribute srl_bus_name of \wma_fifo_mem_reg[511][Data][24]_srl32__11\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Data] ";
  attribute srl_name of \wma_fifo_mem_reg[511][Data][24]_srl32__11\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Data][24]_srl32__11 ";
  attribute srl_bus_name of \wma_fifo_mem_reg[511][Data][24]_srl32__12\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Data] ";
  attribute srl_name of \wma_fifo_mem_reg[511][Data][24]_srl32__12\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Data][24]_srl32__12 ";
  attribute srl_bus_name of \wma_fifo_mem_reg[511][Data][24]_srl32__13\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Data] ";
  attribute srl_name of \wma_fifo_mem_reg[511][Data][24]_srl32__13\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Data][24]_srl32__13 ";
  attribute srl_bus_name of \wma_fifo_mem_reg[511][Data][24]_srl32__14\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Data] ";
  attribute srl_name of \wma_fifo_mem_reg[511][Data][24]_srl32__14\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Data][24]_srl32__14 ";
  attribute srl_bus_name of \wma_fifo_mem_reg[511][Data][24]_srl32__2\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Data] ";
  attribute srl_name of \wma_fifo_mem_reg[511][Data][24]_srl32__2\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Data][24]_srl32__2 ";
  attribute srl_bus_name of \wma_fifo_mem_reg[511][Data][24]_srl32__3\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Data] ";
  attribute srl_name of \wma_fifo_mem_reg[511][Data][24]_srl32__3\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Data][24]_srl32__3 ";
  attribute srl_bus_name of \wma_fifo_mem_reg[511][Data][24]_srl32__4\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Data] ";
  attribute srl_name of \wma_fifo_mem_reg[511][Data][24]_srl32__4\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Data][24]_srl32__4 ";
  attribute srl_bus_name of \wma_fifo_mem_reg[511][Data][24]_srl32__5\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Data] ";
  attribute srl_name of \wma_fifo_mem_reg[511][Data][24]_srl32__5\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Data][24]_srl32__5 ";
  attribute srl_bus_name of \wma_fifo_mem_reg[511][Data][24]_srl32__6\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Data] ";
  attribute srl_name of \wma_fifo_mem_reg[511][Data][24]_srl32__6\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Data][24]_srl32__6 ";
  attribute srl_bus_name of \wma_fifo_mem_reg[511][Data][24]_srl32__7\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Data] ";
  attribute srl_name of \wma_fifo_mem_reg[511][Data][24]_srl32__7\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Data][24]_srl32__7 ";
  attribute srl_bus_name of \wma_fifo_mem_reg[511][Data][24]_srl32__8\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Data] ";
  attribute srl_name of \wma_fifo_mem_reg[511][Data][24]_srl32__8\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Data][24]_srl32__8 ";
  attribute srl_bus_name of \wma_fifo_mem_reg[511][Data][24]_srl32__9\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Data] ";
  attribute srl_name of \wma_fifo_mem_reg[511][Data][24]_srl32__9\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Data][24]_srl32__9 ";
  attribute srl_bus_name of \wma_fifo_mem_reg[511][Data][25]_srl32\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Data] ";
  attribute srl_name of \wma_fifo_mem_reg[511][Data][25]_srl32\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Data][25]_srl32 ";
  attribute srl_bus_name of \wma_fifo_mem_reg[511][Data][25]_srl32__0\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Data] ";
  attribute srl_name of \wma_fifo_mem_reg[511][Data][25]_srl32__0\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Data][25]_srl32__0 ";
  attribute srl_bus_name of \wma_fifo_mem_reg[511][Data][25]_srl32__1\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Data] ";
  attribute srl_name of \wma_fifo_mem_reg[511][Data][25]_srl32__1\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Data][25]_srl32__1 ";
  attribute srl_bus_name of \wma_fifo_mem_reg[511][Data][25]_srl32__10\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Data] ";
  attribute srl_name of \wma_fifo_mem_reg[511][Data][25]_srl32__10\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Data][25]_srl32__10 ";
  attribute srl_bus_name of \wma_fifo_mem_reg[511][Data][25]_srl32__11\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Data] ";
  attribute srl_name of \wma_fifo_mem_reg[511][Data][25]_srl32__11\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Data][25]_srl32__11 ";
  attribute srl_bus_name of \wma_fifo_mem_reg[511][Data][25]_srl32__12\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Data] ";
  attribute srl_name of \wma_fifo_mem_reg[511][Data][25]_srl32__12\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Data][25]_srl32__12 ";
  attribute srl_bus_name of \wma_fifo_mem_reg[511][Data][25]_srl32__13\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Data] ";
  attribute srl_name of \wma_fifo_mem_reg[511][Data][25]_srl32__13\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Data][25]_srl32__13 ";
  attribute srl_bus_name of \wma_fifo_mem_reg[511][Data][25]_srl32__14\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Data] ";
  attribute srl_name of \wma_fifo_mem_reg[511][Data][25]_srl32__14\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Data][25]_srl32__14 ";
  attribute srl_bus_name of \wma_fifo_mem_reg[511][Data][25]_srl32__2\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Data] ";
  attribute srl_name of \wma_fifo_mem_reg[511][Data][25]_srl32__2\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Data][25]_srl32__2 ";
  attribute srl_bus_name of \wma_fifo_mem_reg[511][Data][25]_srl32__3\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Data] ";
  attribute srl_name of \wma_fifo_mem_reg[511][Data][25]_srl32__3\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Data][25]_srl32__3 ";
  attribute srl_bus_name of \wma_fifo_mem_reg[511][Data][25]_srl32__4\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Data] ";
  attribute srl_name of \wma_fifo_mem_reg[511][Data][25]_srl32__4\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Data][25]_srl32__4 ";
  attribute srl_bus_name of \wma_fifo_mem_reg[511][Data][25]_srl32__5\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Data] ";
  attribute srl_name of \wma_fifo_mem_reg[511][Data][25]_srl32__5\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Data][25]_srl32__5 ";
  attribute srl_bus_name of \wma_fifo_mem_reg[511][Data][25]_srl32__6\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Data] ";
  attribute srl_name of \wma_fifo_mem_reg[511][Data][25]_srl32__6\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Data][25]_srl32__6 ";
  attribute srl_bus_name of \wma_fifo_mem_reg[511][Data][25]_srl32__7\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Data] ";
  attribute srl_name of \wma_fifo_mem_reg[511][Data][25]_srl32__7\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Data][25]_srl32__7 ";
  attribute srl_bus_name of \wma_fifo_mem_reg[511][Data][25]_srl32__8\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Data] ";
  attribute srl_name of \wma_fifo_mem_reg[511][Data][25]_srl32__8\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Data][25]_srl32__8 ";
  attribute srl_bus_name of \wma_fifo_mem_reg[511][Data][25]_srl32__9\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Data] ";
  attribute srl_name of \wma_fifo_mem_reg[511][Data][25]_srl32__9\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Data][25]_srl32__9 ";
  attribute srl_bus_name of \wma_fifo_mem_reg[511][Data][26]_srl32\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Data] ";
  attribute srl_name of \wma_fifo_mem_reg[511][Data][26]_srl32\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Data][26]_srl32 ";
  attribute srl_bus_name of \wma_fifo_mem_reg[511][Data][26]_srl32__0\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Data] ";
  attribute srl_name of \wma_fifo_mem_reg[511][Data][26]_srl32__0\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Data][26]_srl32__0 ";
  attribute srl_bus_name of \wma_fifo_mem_reg[511][Data][26]_srl32__1\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Data] ";
  attribute srl_name of \wma_fifo_mem_reg[511][Data][26]_srl32__1\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Data][26]_srl32__1 ";
  attribute srl_bus_name of \wma_fifo_mem_reg[511][Data][26]_srl32__10\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Data] ";
  attribute srl_name of \wma_fifo_mem_reg[511][Data][26]_srl32__10\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Data][26]_srl32__10 ";
  attribute srl_bus_name of \wma_fifo_mem_reg[511][Data][26]_srl32__11\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Data] ";
  attribute srl_name of \wma_fifo_mem_reg[511][Data][26]_srl32__11\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Data][26]_srl32__11 ";
  attribute srl_bus_name of \wma_fifo_mem_reg[511][Data][26]_srl32__12\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Data] ";
  attribute srl_name of \wma_fifo_mem_reg[511][Data][26]_srl32__12\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Data][26]_srl32__12 ";
  attribute srl_bus_name of \wma_fifo_mem_reg[511][Data][26]_srl32__13\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Data] ";
  attribute srl_name of \wma_fifo_mem_reg[511][Data][26]_srl32__13\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Data][26]_srl32__13 ";
  attribute srl_bus_name of \wma_fifo_mem_reg[511][Data][26]_srl32__14\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Data] ";
  attribute srl_name of \wma_fifo_mem_reg[511][Data][26]_srl32__14\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Data][26]_srl32__14 ";
  attribute srl_bus_name of \wma_fifo_mem_reg[511][Data][26]_srl32__2\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Data] ";
  attribute srl_name of \wma_fifo_mem_reg[511][Data][26]_srl32__2\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Data][26]_srl32__2 ";
  attribute srl_bus_name of \wma_fifo_mem_reg[511][Data][26]_srl32__3\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Data] ";
  attribute srl_name of \wma_fifo_mem_reg[511][Data][26]_srl32__3\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Data][26]_srl32__3 ";
  attribute srl_bus_name of \wma_fifo_mem_reg[511][Data][26]_srl32__4\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Data] ";
  attribute srl_name of \wma_fifo_mem_reg[511][Data][26]_srl32__4\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Data][26]_srl32__4 ";
  attribute srl_bus_name of \wma_fifo_mem_reg[511][Data][26]_srl32__5\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Data] ";
  attribute srl_name of \wma_fifo_mem_reg[511][Data][26]_srl32__5\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Data][26]_srl32__5 ";
  attribute srl_bus_name of \wma_fifo_mem_reg[511][Data][26]_srl32__6\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Data] ";
  attribute srl_name of \wma_fifo_mem_reg[511][Data][26]_srl32__6\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Data][26]_srl32__6 ";
  attribute srl_bus_name of \wma_fifo_mem_reg[511][Data][26]_srl32__7\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Data] ";
  attribute srl_name of \wma_fifo_mem_reg[511][Data][26]_srl32__7\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Data][26]_srl32__7 ";
  attribute srl_bus_name of \wma_fifo_mem_reg[511][Data][26]_srl32__8\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Data] ";
  attribute srl_name of \wma_fifo_mem_reg[511][Data][26]_srl32__8\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Data][26]_srl32__8 ";
  attribute srl_bus_name of \wma_fifo_mem_reg[511][Data][26]_srl32__9\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Data] ";
  attribute srl_name of \wma_fifo_mem_reg[511][Data][26]_srl32__9\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Data][26]_srl32__9 ";
  attribute srl_bus_name of \wma_fifo_mem_reg[511][Data][27]_srl32\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Data] ";
  attribute srl_name of \wma_fifo_mem_reg[511][Data][27]_srl32\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Data][27]_srl32 ";
  attribute srl_bus_name of \wma_fifo_mem_reg[511][Data][27]_srl32__0\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Data] ";
  attribute srl_name of \wma_fifo_mem_reg[511][Data][27]_srl32__0\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Data][27]_srl32__0 ";
  attribute srl_bus_name of \wma_fifo_mem_reg[511][Data][27]_srl32__1\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Data] ";
  attribute srl_name of \wma_fifo_mem_reg[511][Data][27]_srl32__1\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Data][27]_srl32__1 ";
  attribute srl_bus_name of \wma_fifo_mem_reg[511][Data][27]_srl32__10\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Data] ";
  attribute srl_name of \wma_fifo_mem_reg[511][Data][27]_srl32__10\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Data][27]_srl32__10 ";
  attribute srl_bus_name of \wma_fifo_mem_reg[511][Data][27]_srl32__11\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Data] ";
  attribute srl_name of \wma_fifo_mem_reg[511][Data][27]_srl32__11\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Data][27]_srl32__11 ";
  attribute srl_bus_name of \wma_fifo_mem_reg[511][Data][27]_srl32__12\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Data] ";
  attribute srl_name of \wma_fifo_mem_reg[511][Data][27]_srl32__12\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Data][27]_srl32__12 ";
  attribute srl_bus_name of \wma_fifo_mem_reg[511][Data][27]_srl32__13\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Data] ";
  attribute srl_name of \wma_fifo_mem_reg[511][Data][27]_srl32__13\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Data][27]_srl32__13 ";
  attribute srl_bus_name of \wma_fifo_mem_reg[511][Data][27]_srl32__14\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Data] ";
  attribute srl_name of \wma_fifo_mem_reg[511][Data][27]_srl32__14\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Data][27]_srl32__14 ";
  attribute srl_bus_name of \wma_fifo_mem_reg[511][Data][27]_srl32__2\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Data] ";
  attribute srl_name of \wma_fifo_mem_reg[511][Data][27]_srl32__2\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Data][27]_srl32__2 ";
  attribute srl_bus_name of \wma_fifo_mem_reg[511][Data][27]_srl32__3\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Data] ";
  attribute srl_name of \wma_fifo_mem_reg[511][Data][27]_srl32__3\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Data][27]_srl32__3 ";
  attribute srl_bus_name of \wma_fifo_mem_reg[511][Data][27]_srl32__4\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Data] ";
  attribute srl_name of \wma_fifo_mem_reg[511][Data][27]_srl32__4\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Data][27]_srl32__4 ";
  attribute srl_bus_name of \wma_fifo_mem_reg[511][Data][27]_srl32__5\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Data] ";
  attribute srl_name of \wma_fifo_mem_reg[511][Data][27]_srl32__5\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Data][27]_srl32__5 ";
  attribute srl_bus_name of \wma_fifo_mem_reg[511][Data][27]_srl32__6\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Data] ";
  attribute srl_name of \wma_fifo_mem_reg[511][Data][27]_srl32__6\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Data][27]_srl32__6 ";
  attribute srl_bus_name of \wma_fifo_mem_reg[511][Data][27]_srl32__7\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Data] ";
  attribute srl_name of \wma_fifo_mem_reg[511][Data][27]_srl32__7\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Data][27]_srl32__7 ";
  attribute srl_bus_name of \wma_fifo_mem_reg[511][Data][27]_srl32__8\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Data] ";
  attribute srl_name of \wma_fifo_mem_reg[511][Data][27]_srl32__8\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Data][27]_srl32__8 ";
  attribute srl_bus_name of \wma_fifo_mem_reg[511][Data][27]_srl32__9\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Data] ";
  attribute srl_name of \wma_fifo_mem_reg[511][Data][27]_srl32__9\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Data][27]_srl32__9 ";
  attribute srl_bus_name of \wma_fifo_mem_reg[511][Data][28]_srl32\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Data] ";
  attribute srl_name of \wma_fifo_mem_reg[511][Data][28]_srl32\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Data][28]_srl32 ";
  attribute srl_bus_name of \wma_fifo_mem_reg[511][Data][28]_srl32__0\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Data] ";
  attribute srl_name of \wma_fifo_mem_reg[511][Data][28]_srl32__0\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Data][28]_srl32__0 ";
  attribute srl_bus_name of \wma_fifo_mem_reg[511][Data][28]_srl32__1\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Data] ";
  attribute srl_name of \wma_fifo_mem_reg[511][Data][28]_srl32__1\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Data][28]_srl32__1 ";
  attribute srl_bus_name of \wma_fifo_mem_reg[511][Data][28]_srl32__10\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Data] ";
  attribute srl_name of \wma_fifo_mem_reg[511][Data][28]_srl32__10\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Data][28]_srl32__10 ";
  attribute srl_bus_name of \wma_fifo_mem_reg[511][Data][28]_srl32__11\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Data] ";
  attribute srl_name of \wma_fifo_mem_reg[511][Data][28]_srl32__11\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Data][28]_srl32__11 ";
  attribute srl_bus_name of \wma_fifo_mem_reg[511][Data][28]_srl32__12\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Data] ";
  attribute srl_name of \wma_fifo_mem_reg[511][Data][28]_srl32__12\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Data][28]_srl32__12 ";
  attribute srl_bus_name of \wma_fifo_mem_reg[511][Data][28]_srl32__13\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Data] ";
  attribute srl_name of \wma_fifo_mem_reg[511][Data][28]_srl32__13\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Data][28]_srl32__13 ";
  attribute srl_bus_name of \wma_fifo_mem_reg[511][Data][28]_srl32__14\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Data] ";
  attribute srl_name of \wma_fifo_mem_reg[511][Data][28]_srl32__14\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Data][28]_srl32__14 ";
  attribute srl_bus_name of \wma_fifo_mem_reg[511][Data][28]_srl32__2\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Data] ";
  attribute srl_name of \wma_fifo_mem_reg[511][Data][28]_srl32__2\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Data][28]_srl32__2 ";
  attribute srl_bus_name of \wma_fifo_mem_reg[511][Data][28]_srl32__3\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Data] ";
  attribute srl_name of \wma_fifo_mem_reg[511][Data][28]_srl32__3\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Data][28]_srl32__3 ";
  attribute srl_bus_name of \wma_fifo_mem_reg[511][Data][28]_srl32__4\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Data] ";
  attribute srl_name of \wma_fifo_mem_reg[511][Data][28]_srl32__4\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Data][28]_srl32__4 ";
  attribute srl_bus_name of \wma_fifo_mem_reg[511][Data][28]_srl32__5\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Data] ";
  attribute srl_name of \wma_fifo_mem_reg[511][Data][28]_srl32__5\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Data][28]_srl32__5 ";
  attribute srl_bus_name of \wma_fifo_mem_reg[511][Data][28]_srl32__6\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Data] ";
  attribute srl_name of \wma_fifo_mem_reg[511][Data][28]_srl32__6\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Data][28]_srl32__6 ";
  attribute srl_bus_name of \wma_fifo_mem_reg[511][Data][28]_srl32__7\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Data] ";
  attribute srl_name of \wma_fifo_mem_reg[511][Data][28]_srl32__7\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Data][28]_srl32__7 ";
  attribute srl_bus_name of \wma_fifo_mem_reg[511][Data][28]_srl32__8\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Data] ";
  attribute srl_name of \wma_fifo_mem_reg[511][Data][28]_srl32__8\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Data][28]_srl32__8 ";
  attribute srl_bus_name of \wma_fifo_mem_reg[511][Data][28]_srl32__9\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Data] ";
  attribute srl_name of \wma_fifo_mem_reg[511][Data][28]_srl32__9\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Data][28]_srl32__9 ";
  attribute srl_bus_name of \wma_fifo_mem_reg[511][Data][29]_srl32\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Data] ";
  attribute srl_name of \wma_fifo_mem_reg[511][Data][29]_srl32\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Data][29]_srl32 ";
  attribute srl_bus_name of \wma_fifo_mem_reg[511][Data][29]_srl32__0\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Data] ";
  attribute srl_name of \wma_fifo_mem_reg[511][Data][29]_srl32__0\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Data][29]_srl32__0 ";
  attribute srl_bus_name of \wma_fifo_mem_reg[511][Data][29]_srl32__1\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Data] ";
  attribute srl_name of \wma_fifo_mem_reg[511][Data][29]_srl32__1\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Data][29]_srl32__1 ";
  attribute srl_bus_name of \wma_fifo_mem_reg[511][Data][29]_srl32__10\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Data] ";
  attribute srl_name of \wma_fifo_mem_reg[511][Data][29]_srl32__10\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Data][29]_srl32__10 ";
  attribute srl_bus_name of \wma_fifo_mem_reg[511][Data][29]_srl32__11\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Data] ";
  attribute srl_name of \wma_fifo_mem_reg[511][Data][29]_srl32__11\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Data][29]_srl32__11 ";
  attribute srl_bus_name of \wma_fifo_mem_reg[511][Data][29]_srl32__12\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Data] ";
  attribute srl_name of \wma_fifo_mem_reg[511][Data][29]_srl32__12\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Data][29]_srl32__12 ";
  attribute srl_bus_name of \wma_fifo_mem_reg[511][Data][29]_srl32__13\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Data] ";
  attribute srl_name of \wma_fifo_mem_reg[511][Data][29]_srl32__13\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Data][29]_srl32__13 ";
  attribute srl_bus_name of \wma_fifo_mem_reg[511][Data][29]_srl32__14\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Data] ";
  attribute srl_name of \wma_fifo_mem_reg[511][Data][29]_srl32__14\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Data][29]_srl32__14 ";
  attribute srl_bus_name of \wma_fifo_mem_reg[511][Data][29]_srl32__2\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Data] ";
  attribute srl_name of \wma_fifo_mem_reg[511][Data][29]_srl32__2\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Data][29]_srl32__2 ";
  attribute srl_bus_name of \wma_fifo_mem_reg[511][Data][29]_srl32__3\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Data] ";
  attribute srl_name of \wma_fifo_mem_reg[511][Data][29]_srl32__3\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Data][29]_srl32__3 ";
  attribute srl_bus_name of \wma_fifo_mem_reg[511][Data][29]_srl32__4\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Data] ";
  attribute srl_name of \wma_fifo_mem_reg[511][Data][29]_srl32__4\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Data][29]_srl32__4 ";
  attribute srl_bus_name of \wma_fifo_mem_reg[511][Data][29]_srl32__5\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Data] ";
  attribute srl_name of \wma_fifo_mem_reg[511][Data][29]_srl32__5\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Data][29]_srl32__5 ";
  attribute srl_bus_name of \wma_fifo_mem_reg[511][Data][29]_srl32__6\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Data] ";
  attribute srl_name of \wma_fifo_mem_reg[511][Data][29]_srl32__6\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Data][29]_srl32__6 ";
  attribute srl_bus_name of \wma_fifo_mem_reg[511][Data][29]_srl32__7\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Data] ";
  attribute srl_name of \wma_fifo_mem_reg[511][Data][29]_srl32__7\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Data][29]_srl32__7 ";
  attribute srl_bus_name of \wma_fifo_mem_reg[511][Data][29]_srl32__8\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Data] ";
  attribute srl_name of \wma_fifo_mem_reg[511][Data][29]_srl32__8\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Data][29]_srl32__8 ";
  attribute srl_bus_name of \wma_fifo_mem_reg[511][Data][29]_srl32__9\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Data] ";
  attribute srl_name of \wma_fifo_mem_reg[511][Data][29]_srl32__9\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Data][29]_srl32__9 ";
  attribute srl_bus_name of \wma_fifo_mem_reg[511][Data][2]_srl32\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Data] ";
  attribute srl_name of \wma_fifo_mem_reg[511][Data][2]_srl32\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Data][2]_srl32 ";
  attribute srl_bus_name of \wma_fifo_mem_reg[511][Data][2]_srl32__0\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Data] ";
  attribute srl_name of \wma_fifo_mem_reg[511][Data][2]_srl32__0\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Data][2]_srl32__0 ";
  attribute srl_bus_name of \wma_fifo_mem_reg[511][Data][2]_srl32__1\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Data] ";
  attribute srl_name of \wma_fifo_mem_reg[511][Data][2]_srl32__1\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Data][2]_srl32__1 ";
  attribute srl_bus_name of \wma_fifo_mem_reg[511][Data][2]_srl32__10\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Data] ";
  attribute srl_name of \wma_fifo_mem_reg[511][Data][2]_srl32__10\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Data][2]_srl32__10 ";
  attribute srl_bus_name of \wma_fifo_mem_reg[511][Data][2]_srl32__11\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Data] ";
  attribute srl_name of \wma_fifo_mem_reg[511][Data][2]_srl32__11\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Data][2]_srl32__11 ";
  attribute srl_bus_name of \wma_fifo_mem_reg[511][Data][2]_srl32__12\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Data] ";
  attribute srl_name of \wma_fifo_mem_reg[511][Data][2]_srl32__12\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Data][2]_srl32__12 ";
  attribute srl_bus_name of \wma_fifo_mem_reg[511][Data][2]_srl32__13\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Data] ";
  attribute srl_name of \wma_fifo_mem_reg[511][Data][2]_srl32__13\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Data][2]_srl32__13 ";
  attribute srl_bus_name of \wma_fifo_mem_reg[511][Data][2]_srl32__14\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Data] ";
  attribute srl_name of \wma_fifo_mem_reg[511][Data][2]_srl32__14\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Data][2]_srl32__14 ";
  attribute srl_bus_name of \wma_fifo_mem_reg[511][Data][2]_srl32__2\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Data] ";
  attribute srl_name of \wma_fifo_mem_reg[511][Data][2]_srl32__2\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Data][2]_srl32__2 ";
  attribute srl_bus_name of \wma_fifo_mem_reg[511][Data][2]_srl32__3\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Data] ";
  attribute srl_name of \wma_fifo_mem_reg[511][Data][2]_srl32__3\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Data][2]_srl32__3 ";
  attribute srl_bus_name of \wma_fifo_mem_reg[511][Data][2]_srl32__4\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Data] ";
  attribute srl_name of \wma_fifo_mem_reg[511][Data][2]_srl32__4\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Data][2]_srl32__4 ";
  attribute srl_bus_name of \wma_fifo_mem_reg[511][Data][2]_srl32__5\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Data] ";
  attribute srl_name of \wma_fifo_mem_reg[511][Data][2]_srl32__5\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Data][2]_srl32__5 ";
  attribute srl_bus_name of \wma_fifo_mem_reg[511][Data][2]_srl32__6\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Data] ";
  attribute srl_name of \wma_fifo_mem_reg[511][Data][2]_srl32__6\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Data][2]_srl32__6 ";
  attribute srl_bus_name of \wma_fifo_mem_reg[511][Data][2]_srl32__7\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Data] ";
  attribute srl_name of \wma_fifo_mem_reg[511][Data][2]_srl32__7\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Data][2]_srl32__7 ";
  attribute srl_bus_name of \wma_fifo_mem_reg[511][Data][2]_srl32__8\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Data] ";
  attribute srl_name of \wma_fifo_mem_reg[511][Data][2]_srl32__8\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Data][2]_srl32__8 ";
  attribute srl_bus_name of \wma_fifo_mem_reg[511][Data][2]_srl32__9\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Data] ";
  attribute srl_name of \wma_fifo_mem_reg[511][Data][2]_srl32__9\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Data][2]_srl32__9 ";
  attribute srl_bus_name of \wma_fifo_mem_reg[511][Data][30]_srl32\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Data] ";
  attribute srl_name of \wma_fifo_mem_reg[511][Data][30]_srl32\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Data][30]_srl32 ";
  attribute srl_bus_name of \wma_fifo_mem_reg[511][Data][30]_srl32__0\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Data] ";
  attribute srl_name of \wma_fifo_mem_reg[511][Data][30]_srl32__0\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Data][30]_srl32__0 ";
  attribute srl_bus_name of \wma_fifo_mem_reg[511][Data][30]_srl32__1\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Data] ";
  attribute srl_name of \wma_fifo_mem_reg[511][Data][30]_srl32__1\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Data][30]_srl32__1 ";
  attribute srl_bus_name of \wma_fifo_mem_reg[511][Data][30]_srl32__10\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Data] ";
  attribute srl_name of \wma_fifo_mem_reg[511][Data][30]_srl32__10\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Data][30]_srl32__10 ";
  attribute srl_bus_name of \wma_fifo_mem_reg[511][Data][30]_srl32__11\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Data] ";
  attribute srl_name of \wma_fifo_mem_reg[511][Data][30]_srl32__11\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Data][30]_srl32__11 ";
  attribute srl_bus_name of \wma_fifo_mem_reg[511][Data][30]_srl32__12\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Data] ";
  attribute srl_name of \wma_fifo_mem_reg[511][Data][30]_srl32__12\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Data][30]_srl32__12 ";
  attribute srl_bus_name of \wma_fifo_mem_reg[511][Data][30]_srl32__13\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Data] ";
  attribute srl_name of \wma_fifo_mem_reg[511][Data][30]_srl32__13\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Data][30]_srl32__13 ";
  attribute srl_bus_name of \wma_fifo_mem_reg[511][Data][30]_srl32__14\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Data] ";
  attribute srl_name of \wma_fifo_mem_reg[511][Data][30]_srl32__14\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Data][30]_srl32__14 ";
  attribute srl_bus_name of \wma_fifo_mem_reg[511][Data][30]_srl32__2\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Data] ";
  attribute srl_name of \wma_fifo_mem_reg[511][Data][30]_srl32__2\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Data][30]_srl32__2 ";
  attribute srl_bus_name of \wma_fifo_mem_reg[511][Data][30]_srl32__3\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Data] ";
  attribute srl_name of \wma_fifo_mem_reg[511][Data][30]_srl32__3\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Data][30]_srl32__3 ";
  attribute srl_bus_name of \wma_fifo_mem_reg[511][Data][30]_srl32__4\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Data] ";
  attribute srl_name of \wma_fifo_mem_reg[511][Data][30]_srl32__4\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Data][30]_srl32__4 ";
  attribute srl_bus_name of \wma_fifo_mem_reg[511][Data][30]_srl32__5\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Data] ";
  attribute srl_name of \wma_fifo_mem_reg[511][Data][30]_srl32__5\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Data][30]_srl32__5 ";
  attribute srl_bus_name of \wma_fifo_mem_reg[511][Data][30]_srl32__6\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Data] ";
  attribute srl_name of \wma_fifo_mem_reg[511][Data][30]_srl32__6\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Data][30]_srl32__6 ";
  attribute srl_bus_name of \wma_fifo_mem_reg[511][Data][30]_srl32__7\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Data] ";
  attribute srl_name of \wma_fifo_mem_reg[511][Data][30]_srl32__7\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Data][30]_srl32__7 ";
  attribute srl_bus_name of \wma_fifo_mem_reg[511][Data][30]_srl32__8\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Data] ";
  attribute srl_name of \wma_fifo_mem_reg[511][Data][30]_srl32__8\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Data][30]_srl32__8 ";
  attribute srl_bus_name of \wma_fifo_mem_reg[511][Data][30]_srl32__9\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Data] ";
  attribute srl_name of \wma_fifo_mem_reg[511][Data][30]_srl32__9\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Data][30]_srl32__9 ";
  attribute srl_bus_name of \wma_fifo_mem_reg[511][Data][31]_srl32\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Data] ";
  attribute srl_name of \wma_fifo_mem_reg[511][Data][31]_srl32\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Data][31]_srl32 ";
  attribute srl_bus_name of \wma_fifo_mem_reg[511][Data][31]_srl32__0\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Data] ";
  attribute srl_name of \wma_fifo_mem_reg[511][Data][31]_srl32__0\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Data][31]_srl32__0 ";
  attribute srl_bus_name of \wma_fifo_mem_reg[511][Data][31]_srl32__1\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Data] ";
  attribute srl_name of \wma_fifo_mem_reg[511][Data][31]_srl32__1\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Data][31]_srl32__1 ";
  attribute srl_bus_name of \wma_fifo_mem_reg[511][Data][31]_srl32__10\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Data] ";
  attribute srl_name of \wma_fifo_mem_reg[511][Data][31]_srl32__10\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Data][31]_srl32__10 ";
  attribute srl_bus_name of \wma_fifo_mem_reg[511][Data][31]_srl32__11\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Data] ";
  attribute srl_name of \wma_fifo_mem_reg[511][Data][31]_srl32__11\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Data][31]_srl32__11 ";
  attribute srl_bus_name of \wma_fifo_mem_reg[511][Data][31]_srl32__12\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Data] ";
  attribute srl_name of \wma_fifo_mem_reg[511][Data][31]_srl32__12\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Data][31]_srl32__12 ";
  attribute srl_bus_name of \wma_fifo_mem_reg[511][Data][31]_srl32__13\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Data] ";
  attribute srl_name of \wma_fifo_mem_reg[511][Data][31]_srl32__13\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Data][31]_srl32__13 ";
  attribute srl_bus_name of \wma_fifo_mem_reg[511][Data][31]_srl32__14\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Data] ";
  attribute srl_name of \wma_fifo_mem_reg[511][Data][31]_srl32__14\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Data][31]_srl32__14 ";
  attribute srl_bus_name of \wma_fifo_mem_reg[511][Data][31]_srl32__2\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Data] ";
  attribute srl_name of \wma_fifo_mem_reg[511][Data][31]_srl32__2\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Data][31]_srl32__2 ";
  attribute srl_bus_name of \wma_fifo_mem_reg[511][Data][31]_srl32__3\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Data] ";
  attribute srl_name of \wma_fifo_mem_reg[511][Data][31]_srl32__3\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Data][31]_srl32__3 ";
  attribute srl_bus_name of \wma_fifo_mem_reg[511][Data][31]_srl32__4\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Data] ";
  attribute srl_name of \wma_fifo_mem_reg[511][Data][31]_srl32__4\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Data][31]_srl32__4 ";
  attribute srl_bus_name of \wma_fifo_mem_reg[511][Data][31]_srl32__5\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Data] ";
  attribute srl_name of \wma_fifo_mem_reg[511][Data][31]_srl32__5\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Data][31]_srl32__5 ";
  attribute srl_bus_name of \wma_fifo_mem_reg[511][Data][31]_srl32__6\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Data] ";
  attribute srl_name of \wma_fifo_mem_reg[511][Data][31]_srl32__6\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Data][31]_srl32__6 ";
  attribute srl_bus_name of \wma_fifo_mem_reg[511][Data][31]_srl32__7\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Data] ";
  attribute srl_name of \wma_fifo_mem_reg[511][Data][31]_srl32__7\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Data][31]_srl32__7 ";
  attribute srl_bus_name of \wma_fifo_mem_reg[511][Data][31]_srl32__8\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Data] ";
  attribute srl_name of \wma_fifo_mem_reg[511][Data][31]_srl32__8\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Data][31]_srl32__8 ";
  attribute srl_bus_name of \wma_fifo_mem_reg[511][Data][31]_srl32__9\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Data] ";
  attribute srl_name of \wma_fifo_mem_reg[511][Data][31]_srl32__9\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Data][31]_srl32__9 ";
  attribute srl_bus_name of \wma_fifo_mem_reg[511][Data][3]_srl32\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Data] ";
  attribute srl_name of \wma_fifo_mem_reg[511][Data][3]_srl32\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Data][3]_srl32 ";
  attribute srl_bus_name of \wma_fifo_mem_reg[511][Data][3]_srl32__0\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Data] ";
  attribute srl_name of \wma_fifo_mem_reg[511][Data][3]_srl32__0\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Data][3]_srl32__0 ";
  attribute srl_bus_name of \wma_fifo_mem_reg[511][Data][3]_srl32__1\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Data] ";
  attribute srl_name of \wma_fifo_mem_reg[511][Data][3]_srl32__1\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Data][3]_srl32__1 ";
  attribute srl_bus_name of \wma_fifo_mem_reg[511][Data][3]_srl32__10\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Data] ";
  attribute srl_name of \wma_fifo_mem_reg[511][Data][3]_srl32__10\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Data][3]_srl32__10 ";
  attribute srl_bus_name of \wma_fifo_mem_reg[511][Data][3]_srl32__11\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Data] ";
  attribute srl_name of \wma_fifo_mem_reg[511][Data][3]_srl32__11\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Data][3]_srl32__11 ";
  attribute srl_bus_name of \wma_fifo_mem_reg[511][Data][3]_srl32__12\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Data] ";
  attribute srl_name of \wma_fifo_mem_reg[511][Data][3]_srl32__12\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Data][3]_srl32__12 ";
  attribute srl_bus_name of \wma_fifo_mem_reg[511][Data][3]_srl32__13\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Data] ";
  attribute srl_name of \wma_fifo_mem_reg[511][Data][3]_srl32__13\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Data][3]_srl32__13 ";
  attribute srl_bus_name of \wma_fifo_mem_reg[511][Data][3]_srl32__14\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Data] ";
  attribute srl_name of \wma_fifo_mem_reg[511][Data][3]_srl32__14\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Data][3]_srl32__14 ";
  attribute srl_bus_name of \wma_fifo_mem_reg[511][Data][3]_srl32__2\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Data] ";
  attribute srl_name of \wma_fifo_mem_reg[511][Data][3]_srl32__2\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Data][3]_srl32__2 ";
  attribute srl_bus_name of \wma_fifo_mem_reg[511][Data][3]_srl32__3\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Data] ";
  attribute srl_name of \wma_fifo_mem_reg[511][Data][3]_srl32__3\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Data][3]_srl32__3 ";
  attribute srl_bus_name of \wma_fifo_mem_reg[511][Data][3]_srl32__4\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Data] ";
  attribute srl_name of \wma_fifo_mem_reg[511][Data][3]_srl32__4\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Data][3]_srl32__4 ";
  attribute srl_bus_name of \wma_fifo_mem_reg[511][Data][3]_srl32__5\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Data] ";
  attribute srl_name of \wma_fifo_mem_reg[511][Data][3]_srl32__5\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Data][3]_srl32__5 ";
  attribute srl_bus_name of \wma_fifo_mem_reg[511][Data][3]_srl32__6\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Data] ";
  attribute srl_name of \wma_fifo_mem_reg[511][Data][3]_srl32__6\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Data][3]_srl32__6 ";
  attribute srl_bus_name of \wma_fifo_mem_reg[511][Data][3]_srl32__7\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Data] ";
  attribute srl_name of \wma_fifo_mem_reg[511][Data][3]_srl32__7\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Data][3]_srl32__7 ";
  attribute srl_bus_name of \wma_fifo_mem_reg[511][Data][3]_srl32__8\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Data] ";
  attribute srl_name of \wma_fifo_mem_reg[511][Data][3]_srl32__8\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Data][3]_srl32__8 ";
  attribute srl_bus_name of \wma_fifo_mem_reg[511][Data][3]_srl32__9\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Data] ";
  attribute srl_name of \wma_fifo_mem_reg[511][Data][3]_srl32__9\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Data][3]_srl32__9 ";
  attribute srl_bus_name of \wma_fifo_mem_reg[511][Data][4]_srl32\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Data] ";
  attribute srl_name of \wma_fifo_mem_reg[511][Data][4]_srl32\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Data][4]_srl32 ";
  attribute srl_bus_name of \wma_fifo_mem_reg[511][Data][4]_srl32__0\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Data] ";
  attribute srl_name of \wma_fifo_mem_reg[511][Data][4]_srl32__0\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Data][4]_srl32__0 ";
  attribute srl_bus_name of \wma_fifo_mem_reg[511][Data][4]_srl32__1\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Data] ";
  attribute srl_name of \wma_fifo_mem_reg[511][Data][4]_srl32__1\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Data][4]_srl32__1 ";
  attribute srl_bus_name of \wma_fifo_mem_reg[511][Data][4]_srl32__10\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Data] ";
  attribute srl_name of \wma_fifo_mem_reg[511][Data][4]_srl32__10\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Data][4]_srl32__10 ";
  attribute srl_bus_name of \wma_fifo_mem_reg[511][Data][4]_srl32__11\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Data] ";
  attribute srl_name of \wma_fifo_mem_reg[511][Data][4]_srl32__11\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Data][4]_srl32__11 ";
  attribute srl_bus_name of \wma_fifo_mem_reg[511][Data][4]_srl32__12\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Data] ";
  attribute srl_name of \wma_fifo_mem_reg[511][Data][4]_srl32__12\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Data][4]_srl32__12 ";
  attribute srl_bus_name of \wma_fifo_mem_reg[511][Data][4]_srl32__13\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Data] ";
  attribute srl_name of \wma_fifo_mem_reg[511][Data][4]_srl32__13\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Data][4]_srl32__13 ";
  attribute srl_bus_name of \wma_fifo_mem_reg[511][Data][4]_srl32__14\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Data] ";
  attribute srl_name of \wma_fifo_mem_reg[511][Data][4]_srl32__14\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Data][4]_srl32__14 ";
  attribute srl_bus_name of \wma_fifo_mem_reg[511][Data][4]_srl32__2\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Data] ";
  attribute srl_name of \wma_fifo_mem_reg[511][Data][4]_srl32__2\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Data][4]_srl32__2 ";
  attribute srl_bus_name of \wma_fifo_mem_reg[511][Data][4]_srl32__3\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Data] ";
  attribute srl_name of \wma_fifo_mem_reg[511][Data][4]_srl32__3\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Data][4]_srl32__3 ";
  attribute srl_bus_name of \wma_fifo_mem_reg[511][Data][4]_srl32__4\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Data] ";
  attribute srl_name of \wma_fifo_mem_reg[511][Data][4]_srl32__4\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Data][4]_srl32__4 ";
  attribute srl_bus_name of \wma_fifo_mem_reg[511][Data][4]_srl32__5\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Data] ";
  attribute srl_name of \wma_fifo_mem_reg[511][Data][4]_srl32__5\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Data][4]_srl32__5 ";
  attribute srl_bus_name of \wma_fifo_mem_reg[511][Data][4]_srl32__6\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Data] ";
  attribute srl_name of \wma_fifo_mem_reg[511][Data][4]_srl32__6\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Data][4]_srl32__6 ";
  attribute srl_bus_name of \wma_fifo_mem_reg[511][Data][4]_srl32__7\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Data] ";
  attribute srl_name of \wma_fifo_mem_reg[511][Data][4]_srl32__7\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Data][4]_srl32__7 ";
  attribute srl_bus_name of \wma_fifo_mem_reg[511][Data][4]_srl32__8\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Data] ";
  attribute srl_name of \wma_fifo_mem_reg[511][Data][4]_srl32__8\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Data][4]_srl32__8 ";
  attribute srl_bus_name of \wma_fifo_mem_reg[511][Data][4]_srl32__9\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Data] ";
  attribute srl_name of \wma_fifo_mem_reg[511][Data][4]_srl32__9\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Data][4]_srl32__9 ";
  attribute srl_bus_name of \wma_fifo_mem_reg[511][Data][5]_srl32\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Data] ";
  attribute srl_name of \wma_fifo_mem_reg[511][Data][5]_srl32\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Data][5]_srl32 ";
  attribute srl_bus_name of \wma_fifo_mem_reg[511][Data][5]_srl32__0\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Data] ";
  attribute srl_name of \wma_fifo_mem_reg[511][Data][5]_srl32__0\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Data][5]_srl32__0 ";
  attribute srl_bus_name of \wma_fifo_mem_reg[511][Data][5]_srl32__1\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Data] ";
  attribute srl_name of \wma_fifo_mem_reg[511][Data][5]_srl32__1\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Data][5]_srl32__1 ";
  attribute srl_bus_name of \wma_fifo_mem_reg[511][Data][5]_srl32__10\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Data] ";
  attribute srl_name of \wma_fifo_mem_reg[511][Data][5]_srl32__10\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Data][5]_srl32__10 ";
  attribute srl_bus_name of \wma_fifo_mem_reg[511][Data][5]_srl32__11\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Data] ";
  attribute srl_name of \wma_fifo_mem_reg[511][Data][5]_srl32__11\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Data][5]_srl32__11 ";
  attribute srl_bus_name of \wma_fifo_mem_reg[511][Data][5]_srl32__12\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Data] ";
  attribute srl_name of \wma_fifo_mem_reg[511][Data][5]_srl32__12\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Data][5]_srl32__12 ";
  attribute srl_bus_name of \wma_fifo_mem_reg[511][Data][5]_srl32__13\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Data] ";
  attribute srl_name of \wma_fifo_mem_reg[511][Data][5]_srl32__13\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Data][5]_srl32__13 ";
  attribute srl_bus_name of \wma_fifo_mem_reg[511][Data][5]_srl32__14\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Data] ";
  attribute srl_name of \wma_fifo_mem_reg[511][Data][5]_srl32__14\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Data][5]_srl32__14 ";
  attribute srl_bus_name of \wma_fifo_mem_reg[511][Data][5]_srl32__2\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Data] ";
  attribute srl_name of \wma_fifo_mem_reg[511][Data][5]_srl32__2\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Data][5]_srl32__2 ";
  attribute srl_bus_name of \wma_fifo_mem_reg[511][Data][5]_srl32__3\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Data] ";
  attribute srl_name of \wma_fifo_mem_reg[511][Data][5]_srl32__3\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Data][5]_srl32__3 ";
  attribute srl_bus_name of \wma_fifo_mem_reg[511][Data][5]_srl32__4\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Data] ";
  attribute srl_name of \wma_fifo_mem_reg[511][Data][5]_srl32__4\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Data][5]_srl32__4 ";
  attribute srl_bus_name of \wma_fifo_mem_reg[511][Data][5]_srl32__5\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Data] ";
  attribute srl_name of \wma_fifo_mem_reg[511][Data][5]_srl32__5\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Data][5]_srl32__5 ";
  attribute srl_bus_name of \wma_fifo_mem_reg[511][Data][5]_srl32__6\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Data] ";
  attribute srl_name of \wma_fifo_mem_reg[511][Data][5]_srl32__6\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Data][5]_srl32__6 ";
  attribute srl_bus_name of \wma_fifo_mem_reg[511][Data][5]_srl32__7\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Data] ";
  attribute srl_name of \wma_fifo_mem_reg[511][Data][5]_srl32__7\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Data][5]_srl32__7 ";
  attribute srl_bus_name of \wma_fifo_mem_reg[511][Data][5]_srl32__8\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Data] ";
  attribute srl_name of \wma_fifo_mem_reg[511][Data][5]_srl32__8\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Data][5]_srl32__8 ";
  attribute srl_bus_name of \wma_fifo_mem_reg[511][Data][5]_srl32__9\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Data] ";
  attribute srl_name of \wma_fifo_mem_reg[511][Data][5]_srl32__9\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Data][5]_srl32__9 ";
  attribute srl_bus_name of \wma_fifo_mem_reg[511][Data][6]_srl32\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Data] ";
  attribute srl_name of \wma_fifo_mem_reg[511][Data][6]_srl32\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Data][6]_srl32 ";
  attribute srl_bus_name of \wma_fifo_mem_reg[511][Data][6]_srl32__0\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Data] ";
  attribute srl_name of \wma_fifo_mem_reg[511][Data][6]_srl32__0\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Data][6]_srl32__0 ";
  attribute srl_bus_name of \wma_fifo_mem_reg[511][Data][6]_srl32__1\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Data] ";
  attribute srl_name of \wma_fifo_mem_reg[511][Data][6]_srl32__1\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Data][6]_srl32__1 ";
  attribute srl_bus_name of \wma_fifo_mem_reg[511][Data][6]_srl32__10\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Data] ";
  attribute srl_name of \wma_fifo_mem_reg[511][Data][6]_srl32__10\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Data][6]_srl32__10 ";
  attribute srl_bus_name of \wma_fifo_mem_reg[511][Data][6]_srl32__11\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Data] ";
  attribute srl_name of \wma_fifo_mem_reg[511][Data][6]_srl32__11\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Data][6]_srl32__11 ";
  attribute srl_bus_name of \wma_fifo_mem_reg[511][Data][6]_srl32__12\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Data] ";
  attribute srl_name of \wma_fifo_mem_reg[511][Data][6]_srl32__12\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Data][6]_srl32__12 ";
  attribute srl_bus_name of \wma_fifo_mem_reg[511][Data][6]_srl32__13\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Data] ";
  attribute srl_name of \wma_fifo_mem_reg[511][Data][6]_srl32__13\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Data][6]_srl32__13 ";
  attribute srl_bus_name of \wma_fifo_mem_reg[511][Data][6]_srl32__14\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Data] ";
  attribute srl_name of \wma_fifo_mem_reg[511][Data][6]_srl32__14\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Data][6]_srl32__14 ";
  attribute srl_bus_name of \wma_fifo_mem_reg[511][Data][6]_srl32__2\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Data] ";
  attribute srl_name of \wma_fifo_mem_reg[511][Data][6]_srl32__2\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Data][6]_srl32__2 ";
  attribute srl_bus_name of \wma_fifo_mem_reg[511][Data][6]_srl32__3\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Data] ";
  attribute srl_name of \wma_fifo_mem_reg[511][Data][6]_srl32__3\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Data][6]_srl32__3 ";
  attribute srl_bus_name of \wma_fifo_mem_reg[511][Data][6]_srl32__4\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Data] ";
  attribute srl_name of \wma_fifo_mem_reg[511][Data][6]_srl32__4\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Data][6]_srl32__4 ";
  attribute srl_bus_name of \wma_fifo_mem_reg[511][Data][6]_srl32__5\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Data] ";
  attribute srl_name of \wma_fifo_mem_reg[511][Data][6]_srl32__5\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Data][6]_srl32__5 ";
  attribute srl_bus_name of \wma_fifo_mem_reg[511][Data][6]_srl32__6\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Data] ";
  attribute srl_name of \wma_fifo_mem_reg[511][Data][6]_srl32__6\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Data][6]_srl32__6 ";
  attribute srl_bus_name of \wma_fifo_mem_reg[511][Data][6]_srl32__7\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Data] ";
  attribute srl_name of \wma_fifo_mem_reg[511][Data][6]_srl32__7\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Data][6]_srl32__7 ";
  attribute srl_bus_name of \wma_fifo_mem_reg[511][Data][6]_srl32__8\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Data] ";
  attribute srl_name of \wma_fifo_mem_reg[511][Data][6]_srl32__8\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Data][6]_srl32__8 ";
  attribute srl_bus_name of \wma_fifo_mem_reg[511][Data][6]_srl32__9\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Data] ";
  attribute srl_name of \wma_fifo_mem_reg[511][Data][6]_srl32__9\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Data][6]_srl32__9 ";
  attribute srl_bus_name of \wma_fifo_mem_reg[511][Data][7]_srl32\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Data] ";
  attribute srl_name of \wma_fifo_mem_reg[511][Data][7]_srl32\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Data][7]_srl32 ";
  attribute srl_bus_name of \wma_fifo_mem_reg[511][Data][7]_srl32__0\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Data] ";
  attribute srl_name of \wma_fifo_mem_reg[511][Data][7]_srl32__0\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Data][7]_srl32__0 ";
  attribute srl_bus_name of \wma_fifo_mem_reg[511][Data][7]_srl32__1\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Data] ";
  attribute srl_name of \wma_fifo_mem_reg[511][Data][7]_srl32__1\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Data][7]_srl32__1 ";
  attribute srl_bus_name of \wma_fifo_mem_reg[511][Data][7]_srl32__10\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Data] ";
  attribute srl_name of \wma_fifo_mem_reg[511][Data][7]_srl32__10\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Data][7]_srl32__10 ";
  attribute srl_bus_name of \wma_fifo_mem_reg[511][Data][7]_srl32__11\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Data] ";
  attribute srl_name of \wma_fifo_mem_reg[511][Data][7]_srl32__11\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Data][7]_srl32__11 ";
  attribute srl_bus_name of \wma_fifo_mem_reg[511][Data][7]_srl32__12\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Data] ";
  attribute srl_name of \wma_fifo_mem_reg[511][Data][7]_srl32__12\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Data][7]_srl32__12 ";
  attribute srl_bus_name of \wma_fifo_mem_reg[511][Data][7]_srl32__13\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Data] ";
  attribute srl_name of \wma_fifo_mem_reg[511][Data][7]_srl32__13\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Data][7]_srl32__13 ";
  attribute srl_bus_name of \wma_fifo_mem_reg[511][Data][7]_srl32__14\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Data] ";
  attribute srl_name of \wma_fifo_mem_reg[511][Data][7]_srl32__14\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Data][7]_srl32__14 ";
  attribute srl_bus_name of \wma_fifo_mem_reg[511][Data][7]_srl32__2\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Data] ";
  attribute srl_name of \wma_fifo_mem_reg[511][Data][7]_srl32__2\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Data][7]_srl32__2 ";
  attribute srl_bus_name of \wma_fifo_mem_reg[511][Data][7]_srl32__3\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Data] ";
  attribute srl_name of \wma_fifo_mem_reg[511][Data][7]_srl32__3\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Data][7]_srl32__3 ";
  attribute srl_bus_name of \wma_fifo_mem_reg[511][Data][7]_srl32__4\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Data] ";
  attribute srl_name of \wma_fifo_mem_reg[511][Data][7]_srl32__4\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Data][7]_srl32__4 ";
  attribute srl_bus_name of \wma_fifo_mem_reg[511][Data][7]_srl32__5\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Data] ";
  attribute srl_name of \wma_fifo_mem_reg[511][Data][7]_srl32__5\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Data][7]_srl32__5 ";
  attribute srl_bus_name of \wma_fifo_mem_reg[511][Data][7]_srl32__6\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Data] ";
  attribute srl_name of \wma_fifo_mem_reg[511][Data][7]_srl32__6\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Data][7]_srl32__6 ";
  attribute srl_bus_name of \wma_fifo_mem_reg[511][Data][7]_srl32__7\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Data] ";
  attribute srl_name of \wma_fifo_mem_reg[511][Data][7]_srl32__7\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Data][7]_srl32__7 ";
  attribute srl_bus_name of \wma_fifo_mem_reg[511][Data][7]_srl32__8\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Data] ";
  attribute srl_name of \wma_fifo_mem_reg[511][Data][7]_srl32__8\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Data][7]_srl32__8 ";
  attribute srl_bus_name of \wma_fifo_mem_reg[511][Data][7]_srl32__9\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Data] ";
  attribute srl_name of \wma_fifo_mem_reg[511][Data][7]_srl32__9\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Data][7]_srl32__9 ";
  attribute srl_bus_name of \wma_fifo_mem_reg[511][Data][8]_srl32\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Data] ";
  attribute srl_name of \wma_fifo_mem_reg[511][Data][8]_srl32\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Data][8]_srl32 ";
  attribute srl_bus_name of \wma_fifo_mem_reg[511][Data][8]_srl32__0\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Data] ";
  attribute srl_name of \wma_fifo_mem_reg[511][Data][8]_srl32__0\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Data][8]_srl32__0 ";
  attribute srl_bus_name of \wma_fifo_mem_reg[511][Data][8]_srl32__1\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Data] ";
  attribute srl_name of \wma_fifo_mem_reg[511][Data][8]_srl32__1\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Data][8]_srl32__1 ";
  attribute srl_bus_name of \wma_fifo_mem_reg[511][Data][8]_srl32__10\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Data] ";
  attribute srl_name of \wma_fifo_mem_reg[511][Data][8]_srl32__10\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Data][8]_srl32__10 ";
  attribute srl_bus_name of \wma_fifo_mem_reg[511][Data][8]_srl32__11\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Data] ";
  attribute srl_name of \wma_fifo_mem_reg[511][Data][8]_srl32__11\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Data][8]_srl32__11 ";
  attribute srl_bus_name of \wma_fifo_mem_reg[511][Data][8]_srl32__12\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Data] ";
  attribute srl_name of \wma_fifo_mem_reg[511][Data][8]_srl32__12\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Data][8]_srl32__12 ";
  attribute srl_bus_name of \wma_fifo_mem_reg[511][Data][8]_srl32__13\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Data] ";
  attribute srl_name of \wma_fifo_mem_reg[511][Data][8]_srl32__13\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Data][8]_srl32__13 ";
  attribute srl_bus_name of \wma_fifo_mem_reg[511][Data][8]_srl32__14\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Data] ";
  attribute srl_name of \wma_fifo_mem_reg[511][Data][8]_srl32__14\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Data][8]_srl32__14 ";
  attribute srl_bus_name of \wma_fifo_mem_reg[511][Data][8]_srl32__2\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Data] ";
  attribute srl_name of \wma_fifo_mem_reg[511][Data][8]_srl32__2\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Data][8]_srl32__2 ";
  attribute srl_bus_name of \wma_fifo_mem_reg[511][Data][8]_srl32__3\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Data] ";
  attribute srl_name of \wma_fifo_mem_reg[511][Data][8]_srl32__3\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Data][8]_srl32__3 ";
  attribute srl_bus_name of \wma_fifo_mem_reg[511][Data][8]_srl32__4\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Data] ";
  attribute srl_name of \wma_fifo_mem_reg[511][Data][8]_srl32__4\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Data][8]_srl32__4 ";
  attribute srl_bus_name of \wma_fifo_mem_reg[511][Data][8]_srl32__5\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Data] ";
  attribute srl_name of \wma_fifo_mem_reg[511][Data][8]_srl32__5\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Data][8]_srl32__5 ";
  attribute srl_bus_name of \wma_fifo_mem_reg[511][Data][8]_srl32__6\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Data] ";
  attribute srl_name of \wma_fifo_mem_reg[511][Data][8]_srl32__6\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Data][8]_srl32__6 ";
  attribute srl_bus_name of \wma_fifo_mem_reg[511][Data][8]_srl32__7\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Data] ";
  attribute srl_name of \wma_fifo_mem_reg[511][Data][8]_srl32__7\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Data][8]_srl32__7 ";
  attribute srl_bus_name of \wma_fifo_mem_reg[511][Data][8]_srl32__8\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Data] ";
  attribute srl_name of \wma_fifo_mem_reg[511][Data][8]_srl32__8\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Data][8]_srl32__8 ";
  attribute srl_bus_name of \wma_fifo_mem_reg[511][Data][8]_srl32__9\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Data] ";
  attribute srl_name of \wma_fifo_mem_reg[511][Data][8]_srl32__9\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Data][8]_srl32__9 ";
  attribute srl_bus_name of \wma_fifo_mem_reg[511][Data][9]_srl32\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Data] ";
  attribute srl_name of \wma_fifo_mem_reg[511][Data][9]_srl32\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Data][9]_srl32 ";
  attribute srl_bus_name of \wma_fifo_mem_reg[511][Data][9]_srl32__0\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Data] ";
  attribute srl_name of \wma_fifo_mem_reg[511][Data][9]_srl32__0\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Data][9]_srl32__0 ";
  attribute srl_bus_name of \wma_fifo_mem_reg[511][Data][9]_srl32__1\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Data] ";
  attribute srl_name of \wma_fifo_mem_reg[511][Data][9]_srl32__1\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Data][9]_srl32__1 ";
  attribute srl_bus_name of \wma_fifo_mem_reg[511][Data][9]_srl32__10\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Data] ";
  attribute srl_name of \wma_fifo_mem_reg[511][Data][9]_srl32__10\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Data][9]_srl32__10 ";
  attribute srl_bus_name of \wma_fifo_mem_reg[511][Data][9]_srl32__11\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Data] ";
  attribute srl_name of \wma_fifo_mem_reg[511][Data][9]_srl32__11\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Data][9]_srl32__11 ";
  attribute srl_bus_name of \wma_fifo_mem_reg[511][Data][9]_srl32__12\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Data] ";
  attribute srl_name of \wma_fifo_mem_reg[511][Data][9]_srl32__12\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Data][9]_srl32__12 ";
  attribute srl_bus_name of \wma_fifo_mem_reg[511][Data][9]_srl32__13\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Data] ";
  attribute srl_name of \wma_fifo_mem_reg[511][Data][9]_srl32__13\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Data][9]_srl32__13 ";
  attribute srl_bus_name of \wma_fifo_mem_reg[511][Data][9]_srl32__14\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Data] ";
  attribute srl_name of \wma_fifo_mem_reg[511][Data][9]_srl32__14\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Data][9]_srl32__14 ";
  attribute srl_bus_name of \wma_fifo_mem_reg[511][Data][9]_srl32__2\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Data] ";
  attribute srl_name of \wma_fifo_mem_reg[511][Data][9]_srl32__2\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Data][9]_srl32__2 ";
  attribute srl_bus_name of \wma_fifo_mem_reg[511][Data][9]_srl32__3\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Data] ";
  attribute srl_name of \wma_fifo_mem_reg[511][Data][9]_srl32__3\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Data][9]_srl32__3 ";
  attribute srl_bus_name of \wma_fifo_mem_reg[511][Data][9]_srl32__4\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Data] ";
  attribute srl_name of \wma_fifo_mem_reg[511][Data][9]_srl32__4\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Data][9]_srl32__4 ";
  attribute srl_bus_name of \wma_fifo_mem_reg[511][Data][9]_srl32__5\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Data] ";
  attribute srl_name of \wma_fifo_mem_reg[511][Data][9]_srl32__5\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Data][9]_srl32__5 ";
  attribute srl_bus_name of \wma_fifo_mem_reg[511][Data][9]_srl32__6\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Data] ";
  attribute srl_name of \wma_fifo_mem_reg[511][Data][9]_srl32__6\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Data][9]_srl32__6 ";
  attribute srl_bus_name of \wma_fifo_mem_reg[511][Data][9]_srl32__7\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Data] ";
  attribute srl_name of \wma_fifo_mem_reg[511][Data][9]_srl32__7\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Data][9]_srl32__7 ";
  attribute srl_bus_name of \wma_fifo_mem_reg[511][Data][9]_srl32__8\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Data] ";
  attribute srl_name of \wma_fifo_mem_reg[511][Data][9]_srl32__8\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Data][9]_srl32__8 ";
  attribute srl_bus_name of \wma_fifo_mem_reg[511][Data][9]_srl32__9\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Data] ";
  attribute srl_name of \wma_fifo_mem_reg[511][Data][9]_srl32__9\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Data][9]_srl32__9 ";
  attribute srl_bus_name of \wma_fifo_mem_reg[511][Last][0]_srl32\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Last] ";
  attribute srl_name of \wma_fifo_mem_reg[511][Last][0]_srl32\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Last][0]_srl32 ";
  attribute srl_bus_name of \wma_fifo_mem_reg[511][Last][0]_srl32__0\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Last] ";
  attribute srl_name of \wma_fifo_mem_reg[511][Last][0]_srl32__0\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Last][0]_srl32__0 ";
  attribute srl_bus_name of \wma_fifo_mem_reg[511][Last][0]_srl32__1\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Last] ";
  attribute srl_name of \wma_fifo_mem_reg[511][Last][0]_srl32__1\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Last][0]_srl32__1 ";
  attribute srl_bus_name of \wma_fifo_mem_reg[511][Last][0]_srl32__10\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Last] ";
  attribute srl_name of \wma_fifo_mem_reg[511][Last][0]_srl32__10\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Last][0]_srl32__10 ";
  attribute srl_bus_name of \wma_fifo_mem_reg[511][Last][0]_srl32__11\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Last] ";
  attribute srl_name of \wma_fifo_mem_reg[511][Last][0]_srl32__11\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Last][0]_srl32__11 ";
  attribute srl_bus_name of \wma_fifo_mem_reg[511][Last][0]_srl32__12\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Last] ";
  attribute srl_name of \wma_fifo_mem_reg[511][Last][0]_srl32__12\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Last][0]_srl32__12 ";
  attribute srl_bus_name of \wma_fifo_mem_reg[511][Last][0]_srl32__13\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Last] ";
  attribute srl_name of \wma_fifo_mem_reg[511][Last][0]_srl32__13\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Last][0]_srl32__13 ";
  attribute srl_bus_name of \wma_fifo_mem_reg[511][Last][0]_srl32__14\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Last] ";
  attribute srl_name of \wma_fifo_mem_reg[511][Last][0]_srl32__14\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Last][0]_srl32__14 ";
  attribute srl_bus_name of \wma_fifo_mem_reg[511][Last][0]_srl32__2\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Last] ";
  attribute srl_name of \wma_fifo_mem_reg[511][Last][0]_srl32__2\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Last][0]_srl32__2 ";
  attribute srl_bus_name of \wma_fifo_mem_reg[511][Last][0]_srl32__3\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Last] ";
  attribute srl_name of \wma_fifo_mem_reg[511][Last][0]_srl32__3\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Last][0]_srl32__3 ";
  attribute srl_bus_name of \wma_fifo_mem_reg[511][Last][0]_srl32__4\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Last] ";
  attribute srl_name of \wma_fifo_mem_reg[511][Last][0]_srl32__4\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Last][0]_srl32__4 ";
  attribute srl_bus_name of \wma_fifo_mem_reg[511][Last][0]_srl32__5\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Last] ";
  attribute srl_name of \wma_fifo_mem_reg[511][Last][0]_srl32__5\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Last][0]_srl32__5 ";
  attribute srl_bus_name of \wma_fifo_mem_reg[511][Last][0]_srl32__6\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Last] ";
  attribute srl_name of \wma_fifo_mem_reg[511][Last][0]_srl32__6\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Last][0]_srl32__6 ";
  attribute srl_bus_name of \wma_fifo_mem_reg[511][Last][0]_srl32__7\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Last] ";
  attribute srl_name of \wma_fifo_mem_reg[511][Last][0]_srl32__7\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Last][0]_srl32__7 ";
  attribute srl_bus_name of \wma_fifo_mem_reg[511][Last][0]_srl32__8\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Last] ";
  attribute srl_name of \wma_fifo_mem_reg[511][Last][0]_srl32__8\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Last][0]_srl32__8 ";
  attribute srl_bus_name of \wma_fifo_mem_reg[511][Last][0]_srl32__9\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Last] ";
  attribute srl_name of \wma_fifo_mem_reg[511][Last][0]_srl32__9\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Last][0]_srl32__9 ";
  attribute srl_bus_name of \wma_fifo_mem_reg[511][Strb][0]_srl32\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Strb] ";
  attribute srl_name of \wma_fifo_mem_reg[511][Strb][0]_srl32\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Strb][0]_srl32 ";
  attribute srl_bus_name of \wma_fifo_mem_reg[511][Strb][0]_srl32__0\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Strb] ";
  attribute srl_name of \wma_fifo_mem_reg[511][Strb][0]_srl32__0\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Strb][0]_srl32__0 ";
  attribute srl_bus_name of \wma_fifo_mem_reg[511][Strb][0]_srl32__1\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Strb] ";
  attribute srl_name of \wma_fifo_mem_reg[511][Strb][0]_srl32__1\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Strb][0]_srl32__1 ";
  attribute srl_bus_name of \wma_fifo_mem_reg[511][Strb][0]_srl32__10\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Strb] ";
  attribute srl_name of \wma_fifo_mem_reg[511][Strb][0]_srl32__10\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Strb][0]_srl32__10 ";
  attribute srl_bus_name of \wma_fifo_mem_reg[511][Strb][0]_srl32__11\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Strb] ";
  attribute srl_name of \wma_fifo_mem_reg[511][Strb][0]_srl32__11\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Strb][0]_srl32__11 ";
  attribute srl_bus_name of \wma_fifo_mem_reg[511][Strb][0]_srl32__12\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Strb] ";
  attribute srl_name of \wma_fifo_mem_reg[511][Strb][0]_srl32__12\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Strb][0]_srl32__12 ";
  attribute srl_bus_name of \wma_fifo_mem_reg[511][Strb][0]_srl32__13\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Strb] ";
  attribute srl_name of \wma_fifo_mem_reg[511][Strb][0]_srl32__13\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Strb][0]_srl32__13 ";
  attribute srl_bus_name of \wma_fifo_mem_reg[511][Strb][0]_srl32__14\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Strb] ";
  attribute srl_name of \wma_fifo_mem_reg[511][Strb][0]_srl32__14\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Strb][0]_srl32__14 ";
  attribute srl_bus_name of \wma_fifo_mem_reg[511][Strb][0]_srl32__2\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Strb] ";
  attribute srl_name of \wma_fifo_mem_reg[511][Strb][0]_srl32__2\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Strb][0]_srl32__2 ";
  attribute srl_bus_name of \wma_fifo_mem_reg[511][Strb][0]_srl32__3\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Strb] ";
  attribute srl_name of \wma_fifo_mem_reg[511][Strb][0]_srl32__3\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Strb][0]_srl32__3 ";
  attribute srl_bus_name of \wma_fifo_mem_reg[511][Strb][0]_srl32__4\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Strb] ";
  attribute srl_name of \wma_fifo_mem_reg[511][Strb][0]_srl32__4\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Strb][0]_srl32__4 ";
  attribute srl_bus_name of \wma_fifo_mem_reg[511][Strb][0]_srl32__5\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Strb] ";
  attribute srl_name of \wma_fifo_mem_reg[511][Strb][0]_srl32__5\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Strb][0]_srl32__5 ";
  attribute srl_bus_name of \wma_fifo_mem_reg[511][Strb][0]_srl32__6\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Strb] ";
  attribute srl_name of \wma_fifo_mem_reg[511][Strb][0]_srl32__6\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Strb][0]_srl32__6 ";
  attribute srl_bus_name of \wma_fifo_mem_reg[511][Strb][0]_srl32__7\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Strb] ";
  attribute srl_name of \wma_fifo_mem_reg[511][Strb][0]_srl32__7\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Strb][0]_srl32__7 ";
  attribute srl_bus_name of \wma_fifo_mem_reg[511][Strb][0]_srl32__8\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Strb] ";
  attribute srl_name of \wma_fifo_mem_reg[511][Strb][0]_srl32__8\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Strb][0]_srl32__8 ";
  attribute srl_bus_name of \wma_fifo_mem_reg[511][Strb][0]_srl32__9\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Strb] ";
  attribute srl_name of \wma_fifo_mem_reg[511][Strb][0]_srl32__9\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Strb][0]_srl32__9 ";
  attribute srl_bus_name of \wma_fifo_mem_reg[511][Strb][1]_srl32\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Strb] ";
  attribute srl_name of \wma_fifo_mem_reg[511][Strb][1]_srl32\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Strb][1]_srl32 ";
  attribute srl_bus_name of \wma_fifo_mem_reg[511][Strb][1]_srl32__0\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Strb] ";
  attribute srl_name of \wma_fifo_mem_reg[511][Strb][1]_srl32__0\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Strb][1]_srl32__0 ";
  attribute srl_bus_name of \wma_fifo_mem_reg[511][Strb][1]_srl32__1\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Strb] ";
  attribute srl_name of \wma_fifo_mem_reg[511][Strb][1]_srl32__1\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Strb][1]_srl32__1 ";
  attribute srl_bus_name of \wma_fifo_mem_reg[511][Strb][1]_srl32__10\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Strb] ";
  attribute srl_name of \wma_fifo_mem_reg[511][Strb][1]_srl32__10\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Strb][1]_srl32__10 ";
  attribute srl_bus_name of \wma_fifo_mem_reg[511][Strb][1]_srl32__11\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Strb] ";
  attribute srl_name of \wma_fifo_mem_reg[511][Strb][1]_srl32__11\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Strb][1]_srl32__11 ";
  attribute srl_bus_name of \wma_fifo_mem_reg[511][Strb][1]_srl32__12\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Strb] ";
  attribute srl_name of \wma_fifo_mem_reg[511][Strb][1]_srl32__12\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Strb][1]_srl32__12 ";
  attribute srl_bus_name of \wma_fifo_mem_reg[511][Strb][1]_srl32__13\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Strb] ";
  attribute srl_name of \wma_fifo_mem_reg[511][Strb][1]_srl32__13\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Strb][1]_srl32__13 ";
  attribute srl_bus_name of \wma_fifo_mem_reg[511][Strb][1]_srl32__14\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Strb] ";
  attribute srl_name of \wma_fifo_mem_reg[511][Strb][1]_srl32__14\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Strb][1]_srl32__14 ";
  attribute srl_bus_name of \wma_fifo_mem_reg[511][Strb][1]_srl32__2\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Strb] ";
  attribute srl_name of \wma_fifo_mem_reg[511][Strb][1]_srl32__2\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Strb][1]_srl32__2 ";
  attribute srl_bus_name of \wma_fifo_mem_reg[511][Strb][1]_srl32__3\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Strb] ";
  attribute srl_name of \wma_fifo_mem_reg[511][Strb][1]_srl32__3\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Strb][1]_srl32__3 ";
  attribute srl_bus_name of \wma_fifo_mem_reg[511][Strb][1]_srl32__4\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Strb] ";
  attribute srl_name of \wma_fifo_mem_reg[511][Strb][1]_srl32__4\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Strb][1]_srl32__4 ";
  attribute srl_bus_name of \wma_fifo_mem_reg[511][Strb][1]_srl32__5\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Strb] ";
  attribute srl_name of \wma_fifo_mem_reg[511][Strb][1]_srl32__5\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Strb][1]_srl32__5 ";
  attribute srl_bus_name of \wma_fifo_mem_reg[511][Strb][1]_srl32__6\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Strb] ";
  attribute srl_name of \wma_fifo_mem_reg[511][Strb][1]_srl32__6\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Strb][1]_srl32__6 ";
  attribute srl_bus_name of \wma_fifo_mem_reg[511][Strb][1]_srl32__7\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Strb] ";
  attribute srl_name of \wma_fifo_mem_reg[511][Strb][1]_srl32__7\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Strb][1]_srl32__7 ";
  attribute srl_bus_name of \wma_fifo_mem_reg[511][Strb][1]_srl32__8\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Strb] ";
  attribute srl_name of \wma_fifo_mem_reg[511][Strb][1]_srl32__8\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Strb][1]_srl32__8 ";
  attribute srl_bus_name of \wma_fifo_mem_reg[511][Strb][1]_srl32__9\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Strb] ";
  attribute srl_name of \wma_fifo_mem_reg[511][Strb][1]_srl32__9\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Strb][1]_srl32__9 ";
  attribute srl_bus_name of \wma_fifo_mem_reg[511][Strb][2]_srl32\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Strb] ";
  attribute srl_name of \wma_fifo_mem_reg[511][Strb][2]_srl32\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Strb][2]_srl32 ";
  attribute srl_bus_name of \wma_fifo_mem_reg[511][Strb][2]_srl32__0\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Strb] ";
  attribute srl_name of \wma_fifo_mem_reg[511][Strb][2]_srl32__0\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Strb][2]_srl32__0 ";
  attribute srl_bus_name of \wma_fifo_mem_reg[511][Strb][2]_srl32__1\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Strb] ";
  attribute srl_name of \wma_fifo_mem_reg[511][Strb][2]_srl32__1\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Strb][2]_srl32__1 ";
  attribute srl_bus_name of \wma_fifo_mem_reg[511][Strb][2]_srl32__10\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Strb] ";
  attribute srl_name of \wma_fifo_mem_reg[511][Strb][2]_srl32__10\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Strb][2]_srl32__10 ";
  attribute srl_bus_name of \wma_fifo_mem_reg[511][Strb][2]_srl32__11\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Strb] ";
  attribute srl_name of \wma_fifo_mem_reg[511][Strb][2]_srl32__11\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Strb][2]_srl32__11 ";
  attribute srl_bus_name of \wma_fifo_mem_reg[511][Strb][2]_srl32__12\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Strb] ";
  attribute srl_name of \wma_fifo_mem_reg[511][Strb][2]_srl32__12\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Strb][2]_srl32__12 ";
  attribute srl_bus_name of \wma_fifo_mem_reg[511][Strb][2]_srl32__13\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Strb] ";
  attribute srl_name of \wma_fifo_mem_reg[511][Strb][2]_srl32__13\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Strb][2]_srl32__13 ";
  attribute srl_bus_name of \wma_fifo_mem_reg[511][Strb][2]_srl32__14\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Strb] ";
  attribute srl_name of \wma_fifo_mem_reg[511][Strb][2]_srl32__14\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Strb][2]_srl32__14 ";
  attribute srl_bus_name of \wma_fifo_mem_reg[511][Strb][2]_srl32__2\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Strb] ";
  attribute srl_name of \wma_fifo_mem_reg[511][Strb][2]_srl32__2\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Strb][2]_srl32__2 ";
  attribute srl_bus_name of \wma_fifo_mem_reg[511][Strb][2]_srl32__3\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Strb] ";
  attribute srl_name of \wma_fifo_mem_reg[511][Strb][2]_srl32__3\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Strb][2]_srl32__3 ";
  attribute srl_bus_name of \wma_fifo_mem_reg[511][Strb][2]_srl32__4\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Strb] ";
  attribute srl_name of \wma_fifo_mem_reg[511][Strb][2]_srl32__4\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Strb][2]_srl32__4 ";
  attribute srl_bus_name of \wma_fifo_mem_reg[511][Strb][2]_srl32__5\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Strb] ";
  attribute srl_name of \wma_fifo_mem_reg[511][Strb][2]_srl32__5\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Strb][2]_srl32__5 ";
  attribute srl_bus_name of \wma_fifo_mem_reg[511][Strb][2]_srl32__6\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Strb] ";
  attribute srl_name of \wma_fifo_mem_reg[511][Strb][2]_srl32__6\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Strb][2]_srl32__6 ";
  attribute srl_bus_name of \wma_fifo_mem_reg[511][Strb][2]_srl32__7\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Strb] ";
  attribute srl_name of \wma_fifo_mem_reg[511][Strb][2]_srl32__7\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Strb][2]_srl32__7 ";
  attribute srl_bus_name of \wma_fifo_mem_reg[511][Strb][2]_srl32__8\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Strb] ";
  attribute srl_name of \wma_fifo_mem_reg[511][Strb][2]_srl32__8\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Strb][2]_srl32__8 ";
  attribute srl_bus_name of \wma_fifo_mem_reg[511][Strb][2]_srl32__9\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Strb] ";
  attribute srl_name of \wma_fifo_mem_reg[511][Strb][2]_srl32__9\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Strb][2]_srl32__9 ";
  attribute srl_bus_name of \wma_fifo_mem_reg[511][Strb][3]_srl32\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Strb] ";
  attribute srl_name of \wma_fifo_mem_reg[511][Strb][3]_srl32\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Strb][3]_srl32 ";
  attribute srl_bus_name of \wma_fifo_mem_reg[511][Strb][3]_srl32__0\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Strb] ";
  attribute srl_name of \wma_fifo_mem_reg[511][Strb][3]_srl32__0\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Strb][3]_srl32__0 ";
  attribute srl_bus_name of \wma_fifo_mem_reg[511][Strb][3]_srl32__1\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Strb] ";
  attribute srl_name of \wma_fifo_mem_reg[511][Strb][3]_srl32__1\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Strb][3]_srl32__1 ";
  attribute srl_bus_name of \wma_fifo_mem_reg[511][Strb][3]_srl32__10\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Strb] ";
  attribute srl_name of \wma_fifo_mem_reg[511][Strb][3]_srl32__10\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Strb][3]_srl32__10 ";
  attribute srl_bus_name of \wma_fifo_mem_reg[511][Strb][3]_srl32__11\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Strb] ";
  attribute srl_name of \wma_fifo_mem_reg[511][Strb][3]_srl32__11\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Strb][3]_srl32__11 ";
  attribute srl_bus_name of \wma_fifo_mem_reg[511][Strb][3]_srl32__12\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Strb] ";
  attribute srl_name of \wma_fifo_mem_reg[511][Strb][3]_srl32__12\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Strb][3]_srl32__12 ";
  attribute srl_bus_name of \wma_fifo_mem_reg[511][Strb][3]_srl32__13\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Strb] ";
  attribute srl_name of \wma_fifo_mem_reg[511][Strb][3]_srl32__13\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Strb][3]_srl32__13 ";
  attribute srl_bus_name of \wma_fifo_mem_reg[511][Strb][3]_srl32__14\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Strb] ";
  attribute srl_name of \wma_fifo_mem_reg[511][Strb][3]_srl32__14\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Strb][3]_srl32__14 ";
  attribute srl_bus_name of \wma_fifo_mem_reg[511][Strb][3]_srl32__2\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Strb] ";
  attribute srl_name of \wma_fifo_mem_reg[511][Strb][3]_srl32__2\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Strb][3]_srl32__2 ";
  attribute srl_bus_name of \wma_fifo_mem_reg[511][Strb][3]_srl32__3\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Strb] ";
  attribute srl_name of \wma_fifo_mem_reg[511][Strb][3]_srl32__3\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Strb][3]_srl32__3 ";
  attribute srl_bus_name of \wma_fifo_mem_reg[511][Strb][3]_srl32__4\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Strb] ";
  attribute srl_name of \wma_fifo_mem_reg[511][Strb][3]_srl32__4\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Strb][3]_srl32__4 ";
  attribute srl_bus_name of \wma_fifo_mem_reg[511][Strb][3]_srl32__5\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Strb] ";
  attribute srl_name of \wma_fifo_mem_reg[511][Strb][3]_srl32__5\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Strb][3]_srl32__5 ";
  attribute srl_bus_name of \wma_fifo_mem_reg[511][Strb][3]_srl32__6\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Strb] ";
  attribute srl_name of \wma_fifo_mem_reg[511][Strb][3]_srl32__6\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Strb][3]_srl32__6 ";
  attribute srl_bus_name of \wma_fifo_mem_reg[511][Strb][3]_srl32__7\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Strb] ";
  attribute srl_name of \wma_fifo_mem_reg[511][Strb][3]_srl32__7\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Strb][3]_srl32__7 ";
  attribute srl_bus_name of \wma_fifo_mem_reg[511][Strb][3]_srl32__8\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Strb] ";
  attribute srl_name of \wma_fifo_mem_reg[511][Strb][3]_srl32__8\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Strb][3]_srl32__8 ";
  attribute srl_bus_name of \wma_fifo_mem_reg[511][Strb][3]_srl32__9\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Strb] ";
  attribute srl_name of \wma_fifo_mem_reg[511][Strb][3]_srl32__9\ : label is "U0/\CC/Gen_Block[0].UD/wma_fifo_mem_reg[511][Strb][3]_srl32__9 ";
begin
  D(1 downto 0) <= \^d\(1 downto 0);
  \Long_External_Burst.update_rb_pos_phase_reg_0\ <= \^long_external_burst.update_rb_pos_phase_reg_0\;
  \Long_External_Burst.update_rb_pos_phase_reg_1\ <= \^long_external_burst.update_rb_pos_phase_reg_1\;
  M0_AXI_RREADY <= \^m0_axi_rready\;
  \Not_Using_XPM.Using_BRAM.Native.Using_B36_Sx.The_BRAMs[1].RAMB36_I1\(17 downto 0) <= \^not_using_xpm.using_bram.native.using_b36_sx.the_brams[1].ramb36_i1\(17 downto 0);
  \Not_Using_XPM.Using_BRAM.Native.Using_B36_Sx.The_BRAMs[3].RAMB36_I1\ <= \^not_using_xpm.using_bram.native.using_b36_sx.the_brams[3].ramb36_i1\;
  Q <= \^q\;
  \S_AXI_BID_reg[0]\ <= \^s_axi_bid_reg[0]\;
  \Use_FPGA.Almost_Empty_Inst\ <= \^use_fpga.almost_empty_inst\;
  backend_rd_data_pop <= \^backend_rd_data_pop\;
  \in\ <= \^in\;
  lopt <= lopt_10;
  lopt_11 <= lopt_1;
  lopt_13 <= lopt_3;
  lopt_14 <= lopt_4;
  lopt_2 <= lopt_12;
  \lu_check_valid_bits_reg[1]_0\ <= \^lu_check_valid_bits_reg[1]_0\;
  lu_mem_releasing_lock(1 downto 0) <= \^lu_mem_releasing_lock\(1 downto 0);
  \pending_write_reg[4]\ <= \^pending_write_reg[4]\;
  queue_push120_out <= \^queue_push120_out\;
  ri_allocate <= \^ri_allocate\;
  \ri_port_reg[0]_0\ <= \^ri_port_reg[0]_0\;
  ri_way <= \^ri_way\;
  sel <= \^sel\;
  update_cur_tag_rd_way <= \^update_cur_tag_rd_way\;
  update_data_we <= \^update_data_we\;
  update_done_ar_reg_0 <= \^update_done_ar_reg_0\;
  update_done_bs <= \^update_done_bs\;
  update_done_evict <= \^update_done_evict\;
  update_done_tag_write_reg_0 <= \^update_done_tag_write_reg_0\;
  \update_read_data_info[0,0][Last]\ <= \^update_read_data_info[0,0][last]\;
  update_readback_available <= \^update_readback_available\;
  \update_release_tag[Valid]\ <= \^update_release_tag[valid]\;
  update_rm_alloc_ongoing_reg_0 <= \^update_rm_alloc_ongoing_reg_0\;
  \update_wma_data_reg[24]_0\ <= \^update_wma_data_reg[24]_0\;
  update_word_cnt_en <= \^update_word_cnt_en\;
  update_word_cnt_last <= \^update_word_cnt_last\;
  \update_wr_offset_cnt_reg[0]_0\ <= \^update_wr_offset_cnt_reg[0]_0\;
  update_write_miss_busy(1 downto 0) <= \^update_write_miss_busy\(1 downto 0);
  update_write_miss_ongoing_reg_0 <= \^update_write_miss_ongoing_reg_0\;
FIFO_BP_Pointer: entity work.\design_1_system_cache_0_0_sc_srl_fifo_counter__parameterized7_45\
     port map (
      ACLK => ACLK,
      E(0) => E(0),
      M0_AXI_BREADY => M0_AXI_BREADY,
      M0_AXI_BVALID => M0_AXI_BVALID,
      M_AXI_ARVALID_I_reg => M_AXI_ARVALID_I_reg,
      Q => \^q\,
      S_1 => S_1,
      \The_Bit[0].Using_FPGA.Using_Reset.FDS_Inst\ => \The_Bit[0].Using_FPGA.Using_Reset.FDS_Inst\,
      aw_fifo_full => aw_fifo_full,
      bp_fifo_empty => bp_fifo_empty,
      bp_read_fifo_addr(3 downto 0) => bp_read_fifo_addr(3 downto 0),
      need_to_stall_write_reg => \^sel\,
      need_to_stall_write_reg_0 => need_to_stall_write_reg_0,
      pending_write_is_1 => pending_write_is_1,
      pending_write_is_1_reg => pending_write_is_1_reg,
      queue_pop112_out => queue_pop112_out,
      update_done_aw_reg => \^pending_write_reg[4]\
    );
FIFO_BS_Pointer: entity work.\design_1_system_cache_0_0_sc_srl_fifo_counter__parameterized3_46\
     port map (
      ACLK => ACLK,
      D(1 downto 0) => \bs_fifo_mem[15][Src]\(1 downto 0),
      Q => \^q\,
      S => S_0,
      \Use_FPGA.Empty_Inst_0\ => \Use_FPGA.Empty_Inst\,
      \Use_FPGA.Empty_Inst_1\ => \Use_FPGA.Empty_Inst_0\,
      \Use_Reg_Ctrl.queue_exist_i_reg_0\ => FIFO_BS_Pointer_n_7,
      bp_fifo_empty => bp_fifo_empty,
      bs_exist => bs_exist,
      \bs_fifo_mem_reg[0][Src][1]\(1 downto 0) => \^d\(1 downto 0),
      \bs_fifo_mem_reg[10][Src][1]\(1 downto 0) => \bs_fifo_mem_reg[10][Src]__0\(1 downto 0),
      \bs_fifo_mem_reg[11][Src][1]\(1 downto 0) => \bs_fifo_mem_reg[11][Src]__0\(1 downto 0),
      \bs_fifo_mem_reg[12][Src][1]\(1 downto 0) => \bs_fifo_mem_reg[12][Src]__0\(1 downto 0),
      \bs_fifo_mem_reg[13][Src][1]\(1 downto 0) => \bs_fifo_mem_reg[13][Src]__0\(1 downto 0),
      \bs_fifo_mem_reg[14][Src][1]\(1 downto 0) => \bs_fifo_mem_reg[14][Src]__0\(1 downto 0),
      \bs_fifo_mem_reg[15][Src][1]\(1 downto 0) => \bs_fifo_mem_reg[15][Src]__0\(1 downto 0),
      \bs_fifo_mem_reg[1][Src][1]\ => bs_fifo_full,
      \bs_fifo_mem_reg[1][Src][1]_0\ => \^queue_push120_out\,
      \bs_fifo_mem_reg[1][Src][1]_1\(1 downto 0) => \bs_fifo_mem_reg[1][Src]__0\(1 downto 0),
      \bs_fifo_mem_reg[2][Src][1]\(1 downto 0) => \bs_fifo_mem_reg[2][Src]__0\(1 downto 0),
      \bs_fifo_mem_reg[3][Src][1]\(1 downto 0) => \bs_fifo_mem_reg[3][Src]__0\(1 downto 0),
      \bs_fifo_mem_reg[4][Src][1]\(1 downto 0) => \bs_fifo_mem_reg[4][Src]__0\(1 downto 0),
      \bs_fifo_mem_reg[5][Src][1]\(1 downto 0) => \bs_fifo_mem_reg[5][Src]__0\(1 downto 0),
      \bs_fifo_mem_reg[6][Src][1]\(1 downto 0) => \bs_fifo_mem_reg[6][Src]__0\(1 downto 0),
      \bs_fifo_mem_reg[7][Src][1]\(1 downto 0) => \bs_fifo_mem_reg[7][Src]__0\(1 downto 0),
      \bs_fifo_mem_reg[8][Src][1]\(1 downto 0) => \bs_fifo_mem_reg[8][Src]__0\(1 downto 0),
      \bs_fifo_mem_reg[9][Src][1]\(1 downto 0) => \bs_fifo_mem_reg[9][Src]__0\(1 downto 0),
      \bs_port_num_reg[0]\ => \^s_axi_bid_reg[0]\,
      bs_read_fifo_addr(3 downto 0) => bs_read_fifo_addr(3 downto 0),
      bs_slv => bs_slv,
      \bs_src_reg[1]\(1 downto 0) => bs_src(1 downto 0),
      p_107_in => p_107_in,
      queue_pop112_out => queue_pop112_out,
      queue_pop116_out => queue_pop116_out,
      update_done_bs_reg => \^update_done_bs\,
      update_ext_bresp_any => update_ext_bresp_any,
      update_need_bs => update_need_bs,
      wmad_fifo_empty => wmad_fifo_empty
    );
FIFO_ED_Pointer: entity work.\design_1_system_cache_0_0_sc_srl_fifo_counter__parameterized7_47\
     port map (
      A17_out => A17_out,
      A18_out => A18_out,
      ACLK => ACLK,
      ADDRBWRADDR(9 downto 0) => ADDRBWRADDR(11 downto 2),
      A_N => update_cur_data_way,
      Carry_IN => \^update_word_cnt_en\,
      D(3 downto 0) => plusOp(3 downto 0),
      E(0) => update_rd_offset_cnt0,
      M0_AXI_RLAST => M0_AXI_RLAST,
      M0_AXI_RVALID => M0_AXI_RVALID,
      \Not_Using_XPM.Using_BRAM.Native.Using_B36_Sx.The_BRAMs[3].RAMB36_I1\ => ADDRBWRADDR(0),
      \Not_Using_XPM.Using_BRAM.Native.Using_B36_Sx.The_BRAMs[3].RAMB36_I1_0\ => ADDRBWRADDR(1),
      \Not_Using_XPM.Using_BRAM.Native.Using_B36_Sx.The_BRAMs[3].RAMB36_I1_1\ => A_N,
      Q => \^q\,
      S => S_3,
      SS(0) => FIFO_ED_Pointer_n_2,
      \Use_FPGA.Cnt_Bit_Gen[0].FDS_Inst_0\ => \wm_fifo_mem_reg[15][Allocate][-1111111111]_srl16_n_0\,
      \Use_FPGA.Empty_Inst_0\ => FIFO_ED_Pointer_n_8,
      \Use_FPGA.Empty_Inst_1\ => FIFO_WMA_Pointer_n_17,
      \Use_Reg_Ctrl.queue_exist_i_reg\ => FIFO_ED_Pointer_n_30,
      \Use_Reg_Ctrl.queue_exist_i_reg_0\(0) => FIFO_ED_Pointer_n_34,
      \Use_Reg_Ctrl.queue_exist_i_reg_1\ => FIFO_WM_Pointer_n_7,
      e_fifo_empty => e_fifo_empty,
      \lu_check_info_reg[Kind]\ => \wm_fifo_mem_reg[15][Kind][-1111111111]_srl16_n_0\,
      \lud_reg_valid_one_hot_reg[0]\ => \lud_reg_valid_one_hot_reg[0]\,
      \lud_reg_valid_one_hot_reg[1]\ => \lud_reg_valid_one_hot_reg[1]\,
      \out\(7) => \e_fifo_mem_reg[15][Offset][13]_srl16_n_0\,
      \out\(6) => \e_fifo_mem_reg[15][Offset][12]_srl16_n_0\,
      \out\(5) => \e_fifo_mem_reg[15][Offset][11]_srl16_n_0\,
      \out\(4) => \e_fifo_mem_reg[15][Offset][10]_srl16_n_0\,
      \out\(3) => \e_fifo_mem_reg[15][Offset][9]_srl16_n_0\,
      \out\(2) => \e_fifo_mem_reg[15][Offset][8]_srl16_n_0\,
      \out\(1) => \e_fifo_mem_reg[15][Offset][7]_srl16_n_0\,
      \out\(0) => \e_fifo_mem_reg[15][Offset][6]_srl16_n_0\,
      p_154_in => p_154_in,
      p_155_in => p_155_in,
      queue_pop => queue_pop,
      queue_pop129_out => queue_pop129_out,
      queue_pop134_out => queue_pop134_out,
      \ri_addr_reg[13]\(11 downto 4) => update_tag_unlock_addr(13 downto 6),
      \ri_addr_reg[13]\(3) => \ri_addr_reg_n_0_[5]\,
      \ri_addr_reg[13]\(2) => \ri_addr_reg_n_0_[4]\,
      \ri_addr_reg[13]\(1) => \ri_addr_reg_n_0_[3]\,
      \ri_addr_reg[13]\(0) => \ri_addr_reg_n_0_[2]\,
      ri_allocate_reg => \^ri_allocate\,
      ri_evicted => ri_evicted,
      ri_evicted_reg => FIFO_WMA_Pointer_n_16,
      ri_hot_port(0) => ri_hot_port(0),
      ri_kind => ri_kind,
      ri_kind_reg => update_read_resize_finish_i_2_n_0,
      ri_merge_reg => \^not_using_xpm.using_bram.native.using_b36_sx.the_brams[3].ramb36_i1\,
      ri_port => ri_port,
      \ri_way_reg[0]\ => \^ri_way\,
      update_evict_busy => update_evict_busy,
      update_evict_busy_reg => FIFO_ED_Pointer_n_1,
      update_evict_last => update_evict_last,
      update_evict_ongoing_reg => FIFO_ED_Pointer_n_4,
      update_evict_ongoing_reg_0 => update_evict_ongoing_reg_n_0,
      \update_rd_len_cnt_reg[0]\(0) => update_rd_offset_cnt1,
      \update_read_data_info[0,0][Last]\ => \^update_read_data_info[0,0][last]\,
      \update_read_data_info[0,0][Valid]\ => \update_read_data_info[0,0][Valid]\,
      \update_read_data_info[0,1][Valid]\ => \update_read_data_info[0,1][Valid]\,
      update_read_miss_ongoing_reg => \^long_external_burst.update_rb_pos_phase_reg_0\,
      update_read_miss_ongoing_reg_0 => FIFO_E_Pointer_n_8,
      update_read_resize_finish_reg => FIFO_ED_Pointer_n_9,
      update_read_resize_finish_reg_0 => update_read_resize_finish_reg_n_0,
      update_read_resize_selected0 => update_read_resize_selected0,
      update_read_resize_selected_reg => FIFO_ED_Pointer_n_0,
      update_read_resize_selected_reg_0 => update_read_resize_selected_reg_n_0,
      update_rm_alloc_ongoing_reg => \Use_FPGA_1.LUT_Refresh_Inst_i_3_n_0\,
      \update_way_reg[0]\ => \e_fifo_mem_reg[15][Way][0]_srl16_n_0\,
      update_wm_pop_evict_hold => update_wm_pop_evict_hold,
      update_wm_pop_evict_hold_reg => FIFO_ED_Pointer_n_35,
      update_wm_pop_normal => update_wm_pop_normal,
      update_wm_pop_normal_hold_reg => update_wm_pop_normal_hold_reg_n_0,
      update_wm_pop_normal_hold_reg_0 => FIFO_WM_Pointer_n_10,
      update_word_cnt_first => update_word_cnt_first,
      update_word_cnt_last_reg => \^update_word_cnt_last\,
      \update_word_cnt_next_reg[5]\(3 downto 0) => \update_word_cnt_next_reg__0\(5 downto 2),
      update_wr_miss_rs_last => update_wr_miss_rs_last,
      wm_allocate_reg => wm_allocate_reg_n_0,
      wm_evict => wm_evict,
      wm_evict_reg => FIFO_WM_Pointer_n_12,
      wm_exist => wm_exist,
      wm_kind_reg => FIFO_WMA_Pointer_n_15,
      wm_will_use => wm_will_use,
      wr_port_data_valid_i_reg => wr_port_data_valid_i_reg,
      write_data_almost_full => write_data_almost_full,
      write_data_full => write_data_full,
      write_data_full_d1 => write_data_full_d1
    );
FIFO_E_Pointer: entity work.\design_1_system_cache_0_0_sc_srl_fifo_counter__parameterized7_48\
     port map (
      ACLK => ACLK,
      Q => \^q\,
      S => S_4,
      \Use_FPGA.Almost_Full_Inst_0\ => e_fifo_full,
      \Use_FPGA.Empty_Inst_0\ => FIFO_ED_Pointer_n_8,
      e_fifo_empty => e_fifo_empty,
      e_read_fifo_addr(3 downto 0) => e_read_fifo_addr(3 downto 0),
      queue_push125_out => queue_push125_out,
      update_done_evict_reg => \^update_done_evict\,
      update_evict_valid_reg => FIFO_E_Pointer_n_8,
      update_read_miss_ongoing_reg => \^long_external_burst.update_rb_pos_phase_reg_0\,
      wm_evict => wm_evict,
      wm_exist => wm_exist,
      \write_req_info[0][Internal]\ => \write_req_info[0][Internal]\
    );
FIFO_RI_Pointer: entity work.\design_1_system_cache_0_0_sc_srl_fifo_counter__parameterized3_49\
     port map (
      A136_out => A136_out,
      A17_out => A17_out,
      A18_out => A18_out,
      ACLK => ACLK,
      M0_AXI_RVALID => M0_AXI_RVALID,
      Q => \^q\,
      S => S_5,
      \The_Bit[0].Using_FPGA.Using_Reset.FDS_Inst\ => \The_Bit[0].Using_FPGA.Using_Reset.FDS_Inst_0\,
      \Use_FPGA.Almost_Empty_Inst_0\ => \^use_fpga.almost_empty_inst\,
      \Use_FPGA.Full_Inst_0\ => \Use_FPGA.Full_Inst\,
      \Use_Reg_Ctrl.queue_exist_i_reg_0\ => FIFO_RI_Pointer_n_11,
      \Use_Reg_Ctrl.queue_exist_i_reg_1\ => UD_RD_And_Inst7_n_3,
      queue_full => queue_full,
      queue_pop134_out => queue_pop134_out,
      queue_push29_out => queue_push29_out,
      ri_allocate_reg => \^ri_allocate\,
      ri_exist => ri_exist,
      ri_read_fifo_addr(3 downto 0) => ri_read_fifo_addr(3 downto 0),
      update_done_ar_reg => \^update_done_ar_reg_0\,
      update_evict_ongoing_reg => update_evict_ongoing_reg_n_0,
      update_read_miss_ongoing_reg => \^long_external_burst.update_rb_pos_phase_reg_0\,
      update_read_miss_start => update_read_miss_start
    );
FIFO_WMAD_Pointer: entity work.\design_1_system_cache_0_0_sc_srl_fifo_counter__parameterized7_50\
     port map (
      ACLK => ACLK,
      Q => \^q\,
      bp_fifo_empty => bp_fifo_empty,
      bs_exist => bs_exist,
      \bs_src_reg[1]\(1 downto 0) => bs_src(1 downto 0),
      p_107_in => p_107_in,
      queue_pop116_out => queue_pop116_out,
      queue_push118_out => queue_push118_out,
      \update_wr_offset_cnt_reg[0]\ => FIFO_WMAD_Pointer_n_2,
      \update_wr_offset_cnt_reg[0]_0\ => FIFO_WMAD_Pointer_n_3,
      \update_wr_offset_cnt_reg[0]_1\ => FIFO_WMAD_Pointer_n_4,
      \update_wr_offset_cnt_reg[0]_2\ => FIFO_WMAD_Pointer_n_5,
      \update_wr_offset_cnt_reg[0]_3\ => FIFO_WMAD_Pointer_n_6,
      \update_wr_offset_cnt_reg[0]_4\ => FIFO_WMAD_Pointer_n_7,
      \update_wr_offset_cnt_reg[0]_5\ => \^update_wr_offset_cnt_reg[0]_0\,
      \update_wr_offset_cnt_reg[5]\(5 downto 0) => update_wr_offset_cnt(5 downto 0),
      update_write_miss_ongoing => update_write_miss_ongoing,
      wm_kind => wm_kind,
      wm_local_wrap => wm_local_wrap,
      \wm_offset_reg[5]\(5 downto 0) => wm_offset(5 downto 0),
      \wm_use_bits_reg[5]\(5 downto 0) => wm_use_bits(5 downto 0),
      wmad_fifo_empty => wmad_fifo_empty
    );
FIFO_WMA_Pointer: entity work.\design_1_system_cache_0_0_sc_srl_fifo_counter__parameterized10\
     port map (
      A(0) => A(0),
      A18_out => A18_out,
      ACLK => ACLK,
      A_N => FIFO_WMA_Pointer_n_19,
      E(0) => update_wr_offset_cnt0,
      M0_AXI_RDATA(31 downto 0) => M0_AXI_RDATA(31 downto 0),
      \Not_Using_XPM.Using_BRAM.Native.Using_B36_Sx.The_BRAMs[3].RAMB36_I1\(31 downto 0) => \Not_Using_XPM.Using_BRAM.Native.Using_B36_Sx.The_BRAMs[3].RAMB36_I1_0\(31 downto 0),
      O => wma_pop,
      Q => \^q\,
      \The_Bit[0].Using_FPGA.Using_Reset.FDS_Inst\ => \^backend_rd_data_pop\,
      \Use_FPGA.Almost_Full_Inst_0\ => \Use_FPGA.Almost_Full_Inst\,
      \Use_FPGA.Almost_Full_Inst_1\ => \Use_FPGA.Almost_Full_Inst_0\,
      \Use_FPGA.Cnt_Bit_Gen[4].FDS_Inst_0\ => \Use_FPGA.Cnt_Bit_Gen[4].FDS_Inst\,
      \Use_FPGA.Cnt_Bit_Gen[6].FDS_Inst_0\(6 downto 0) => wma_read_fifo_addr(6 downto 0),
      \Use_FPGA.Cnt_Bit_Gen[6].FDS_Inst_1\ => \wma_fifo_mem_reg[511][Last][0]_mux__10_n_0\,
      \Use_FPGA.Cnt_Bit_Gen[6].FDS_Inst_10\ => \wma_fifo_mem_reg[511][Strb][1]_mux__9_n_0\,
      \Use_FPGA.Cnt_Bit_Gen[6].FDS_Inst_100\ => \wma_fifo_mem_reg[511][Data][19]_mux__7_n_0\,
      \Use_FPGA.Cnt_Bit_Gen[6].FDS_Inst_101\ => \wma_fifo_mem_reg[511][Data][20]_mux__10_n_0\,
      \Use_FPGA.Cnt_Bit_Gen[6].FDS_Inst_102\ => \wma_fifo_mem_reg[511][Data][20]_mux__9_n_0\,
      \Use_FPGA.Cnt_Bit_Gen[6].FDS_Inst_103\ => \wma_fifo_mem_reg[511][Data][20]_mux__8_n_0\,
      \Use_FPGA.Cnt_Bit_Gen[6].FDS_Inst_104\ => \wma_fifo_mem_reg[511][Data][20]_mux__7_n_0\,
      \Use_FPGA.Cnt_Bit_Gen[6].FDS_Inst_105\ => \wma_fifo_mem_reg[511][Data][21]_mux__10_n_0\,
      \Use_FPGA.Cnt_Bit_Gen[6].FDS_Inst_106\ => \wma_fifo_mem_reg[511][Data][21]_mux__9_n_0\,
      \Use_FPGA.Cnt_Bit_Gen[6].FDS_Inst_107\ => \wma_fifo_mem_reg[511][Data][21]_mux__8_n_0\,
      \Use_FPGA.Cnt_Bit_Gen[6].FDS_Inst_108\ => \wma_fifo_mem_reg[511][Data][21]_mux__7_n_0\,
      \Use_FPGA.Cnt_Bit_Gen[6].FDS_Inst_109\ => \wma_fifo_mem_reg[511][Data][22]_mux__10_n_0\,
      \Use_FPGA.Cnt_Bit_Gen[6].FDS_Inst_11\ => \wma_fifo_mem_reg[511][Strb][1]_mux__8_n_0\,
      \Use_FPGA.Cnt_Bit_Gen[6].FDS_Inst_110\ => \wma_fifo_mem_reg[511][Data][22]_mux__9_n_0\,
      \Use_FPGA.Cnt_Bit_Gen[6].FDS_Inst_111\ => \wma_fifo_mem_reg[511][Data][22]_mux__8_n_0\,
      \Use_FPGA.Cnt_Bit_Gen[6].FDS_Inst_112\ => \wma_fifo_mem_reg[511][Data][22]_mux__7_n_0\,
      \Use_FPGA.Cnt_Bit_Gen[6].FDS_Inst_113\ => \wma_fifo_mem_reg[511][Data][23]_mux__10_n_0\,
      \Use_FPGA.Cnt_Bit_Gen[6].FDS_Inst_114\ => \wma_fifo_mem_reg[511][Data][23]_mux__9_n_0\,
      \Use_FPGA.Cnt_Bit_Gen[6].FDS_Inst_115\ => \wma_fifo_mem_reg[511][Data][23]_mux__8_n_0\,
      \Use_FPGA.Cnt_Bit_Gen[6].FDS_Inst_116\ => \wma_fifo_mem_reg[511][Data][23]_mux__7_n_0\,
      \Use_FPGA.Cnt_Bit_Gen[6].FDS_Inst_117\ => \wma_fifo_mem_reg[511][Data][24]_mux__10_n_0\,
      \Use_FPGA.Cnt_Bit_Gen[6].FDS_Inst_118\ => \wma_fifo_mem_reg[511][Data][24]_mux__9_n_0\,
      \Use_FPGA.Cnt_Bit_Gen[6].FDS_Inst_119\ => \wma_fifo_mem_reg[511][Data][24]_mux__8_n_0\,
      \Use_FPGA.Cnt_Bit_Gen[6].FDS_Inst_12\ => \wma_fifo_mem_reg[511][Strb][1]_mux__7_n_0\,
      \Use_FPGA.Cnt_Bit_Gen[6].FDS_Inst_120\ => \wma_fifo_mem_reg[511][Data][24]_mux__7_n_0\,
      \Use_FPGA.Cnt_Bit_Gen[6].FDS_Inst_121\ => \wma_fifo_mem_reg[511][Data][25]_mux__10_n_0\,
      \Use_FPGA.Cnt_Bit_Gen[6].FDS_Inst_122\ => \wma_fifo_mem_reg[511][Data][25]_mux__9_n_0\,
      \Use_FPGA.Cnt_Bit_Gen[6].FDS_Inst_123\ => \wma_fifo_mem_reg[511][Data][25]_mux__8_n_0\,
      \Use_FPGA.Cnt_Bit_Gen[6].FDS_Inst_124\ => \wma_fifo_mem_reg[511][Data][25]_mux__7_n_0\,
      \Use_FPGA.Cnt_Bit_Gen[6].FDS_Inst_125\ => \wma_fifo_mem_reg[511][Data][26]_mux__10_n_0\,
      \Use_FPGA.Cnt_Bit_Gen[6].FDS_Inst_126\ => \wma_fifo_mem_reg[511][Data][26]_mux__9_n_0\,
      \Use_FPGA.Cnt_Bit_Gen[6].FDS_Inst_127\ => \wma_fifo_mem_reg[511][Data][26]_mux__8_n_0\,
      \Use_FPGA.Cnt_Bit_Gen[6].FDS_Inst_128\ => \wma_fifo_mem_reg[511][Data][26]_mux__7_n_0\,
      \Use_FPGA.Cnt_Bit_Gen[6].FDS_Inst_129\ => \wma_fifo_mem_reg[511][Data][27]_mux__10_n_0\,
      \Use_FPGA.Cnt_Bit_Gen[6].FDS_Inst_13\ => \wma_fifo_mem_reg[511][Strb][2]_mux__10_n_0\,
      \Use_FPGA.Cnt_Bit_Gen[6].FDS_Inst_130\ => \wma_fifo_mem_reg[511][Data][27]_mux__9_n_0\,
      \Use_FPGA.Cnt_Bit_Gen[6].FDS_Inst_131\ => \wma_fifo_mem_reg[511][Data][27]_mux__8_n_0\,
      \Use_FPGA.Cnt_Bit_Gen[6].FDS_Inst_132\ => \wma_fifo_mem_reg[511][Data][27]_mux__7_n_0\,
      \Use_FPGA.Cnt_Bit_Gen[6].FDS_Inst_133\ => \wma_fifo_mem_reg[511][Data][28]_mux__10_n_0\,
      \Use_FPGA.Cnt_Bit_Gen[6].FDS_Inst_134\ => \wma_fifo_mem_reg[511][Data][28]_mux__9_n_0\,
      \Use_FPGA.Cnt_Bit_Gen[6].FDS_Inst_135\ => \wma_fifo_mem_reg[511][Data][28]_mux__8_n_0\,
      \Use_FPGA.Cnt_Bit_Gen[6].FDS_Inst_136\ => \wma_fifo_mem_reg[511][Data][28]_mux__7_n_0\,
      \Use_FPGA.Cnt_Bit_Gen[6].FDS_Inst_137\ => \wma_fifo_mem_reg[511][Data][29]_mux__10_n_0\,
      \Use_FPGA.Cnt_Bit_Gen[6].FDS_Inst_138\ => \wma_fifo_mem_reg[511][Data][29]_mux__9_n_0\,
      \Use_FPGA.Cnt_Bit_Gen[6].FDS_Inst_139\ => \wma_fifo_mem_reg[511][Data][29]_mux__8_n_0\,
      \Use_FPGA.Cnt_Bit_Gen[6].FDS_Inst_14\ => \wma_fifo_mem_reg[511][Strb][2]_mux__9_n_0\,
      \Use_FPGA.Cnt_Bit_Gen[6].FDS_Inst_140\ => \wma_fifo_mem_reg[511][Data][29]_mux__7_n_0\,
      \Use_FPGA.Cnt_Bit_Gen[6].FDS_Inst_141\ => \wma_fifo_mem_reg[511][Data][30]_mux__10_n_0\,
      \Use_FPGA.Cnt_Bit_Gen[6].FDS_Inst_142\ => \wma_fifo_mem_reg[511][Data][30]_mux__9_n_0\,
      \Use_FPGA.Cnt_Bit_Gen[6].FDS_Inst_143\ => \wma_fifo_mem_reg[511][Data][30]_mux__8_n_0\,
      \Use_FPGA.Cnt_Bit_Gen[6].FDS_Inst_144\ => \wma_fifo_mem_reg[511][Data][30]_mux__7_n_0\,
      \Use_FPGA.Cnt_Bit_Gen[6].FDS_Inst_145\ => \wma_fifo_mem_reg[511][Data][31]_mux__10_n_0\,
      \Use_FPGA.Cnt_Bit_Gen[6].FDS_Inst_146\ => \wma_fifo_mem_reg[511][Data][31]_mux__9_n_0\,
      \Use_FPGA.Cnt_Bit_Gen[6].FDS_Inst_147\ => \wma_fifo_mem_reg[511][Data][31]_mux__8_n_0\,
      \Use_FPGA.Cnt_Bit_Gen[6].FDS_Inst_148\ => \wma_fifo_mem_reg[511][Data][31]_mux__7_n_0\,
      \Use_FPGA.Cnt_Bit_Gen[6].FDS_Inst_15\ => \wma_fifo_mem_reg[511][Strb][2]_mux__8_n_0\,
      \Use_FPGA.Cnt_Bit_Gen[6].FDS_Inst_16\ => \wma_fifo_mem_reg[511][Strb][2]_mux__7_n_0\,
      \Use_FPGA.Cnt_Bit_Gen[6].FDS_Inst_17\ => \wma_fifo_mem_reg[511][Strb][3]_mux__10_n_0\,
      \Use_FPGA.Cnt_Bit_Gen[6].FDS_Inst_18\ => \wma_fifo_mem_reg[511][Strb][3]_mux__9_n_0\,
      \Use_FPGA.Cnt_Bit_Gen[6].FDS_Inst_19\ => \wma_fifo_mem_reg[511][Strb][3]_mux__8_n_0\,
      \Use_FPGA.Cnt_Bit_Gen[6].FDS_Inst_2\ => \wma_fifo_mem_reg[511][Last][0]_mux__9_n_0\,
      \Use_FPGA.Cnt_Bit_Gen[6].FDS_Inst_20\ => \wma_fifo_mem_reg[511][Strb][3]_mux__7_n_0\,
      \Use_FPGA.Cnt_Bit_Gen[6].FDS_Inst_21\ => \wma_fifo_mem_reg[511][Data][0]_mux__10_n_0\,
      \Use_FPGA.Cnt_Bit_Gen[6].FDS_Inst_22\ => \wma_fifo_mem_reg[511][Data][0]_mux__9_n_0\,
      \Use_FPGA.Cnt_Bit_Gen[6].FDS_Inst_23\ => \wma_fifo_mem_reg[511][Data][0]_mux__8_n_0\,
      \Use_FPGA.Cnt_Bit_Gen[6].FDS_Inst_24\ => \wma_fifo_mem_reg[511][Data][0]_mux__7_n_0\,
      \Use_FPGA.Cnt_Bit_Gen[6].FDS_Inst_25\ => \wma_fifo_mem_reg[511][Data][1]_mux__10_n_0\,
      \Use_FPGA.Cnt_Bit_Gen[6].FDS_Inst_26\ => \wma_fifo_mem_reg[511][Data][1]_mux__9_n_0\,
      \Use_FPGA.Cnt_Bit_Gen[6].FDS_Inst_27\ => \wma_fifo_mem_reg[511][Data][1]_mux__8_n_0\,
      \Use_FPGA.Cnt_Bit_Gen[6].FDS_Inst_28\ => \wma_fifo_mem_reg[511][Data][1]_mux__7_n_0\,
      \Use_FPGA.Cnt_Bit_Gen[6].FDS_Inst_29\ => \wma_fifo_mem_reg[511][Data][2]_mux__10_n_0\,
      \Use_FPGA.Cnt_Bit_Gen[6].FDS_Inst_3\ => \wma_fifo_mem_reg[511][Last][0]_mux__8_n_0\,
      \Use_FPGA.Cnt_Bit_Gen[6].FDS_Inst_30\ => \wma_fifo_mem_reg[511][Data][2]_mux__9_n_0\,
      \Use_FPGA.Cnt_Bit_Gen[6].FDS_Inst_31\ => \wma_fifo_mem_reg[511][Data][2]_mux__8_n_0\,
      \Use_FPGA.Cnt_Bit_Gen[6].FDS_Inst_32\ => \wma_fifo_mem_reg[511][Data][2]_mux__7_n_0\,
      \Use_FPGA.Cnt_Bit_Gen[6].FDS_Inst_33\ => \wma_fifo_mem_reg[511][Data][3]_mux__10_n_0\,
      \Use_FPGA.Cnt_Bit_Gen[6].FDS_Inst_34\ => \wma_fifo_mem_reg[511][Data][3]_mux__9_n_0\,
      \Use_FPGA.Cnt_Bit_Gen[6].FDS_Inst_35\ => \wma_fifo_mem_reg[511][Data][3]_mux__8_n_0\,
      \Use_FPGA.Cnt_Bit_Gen[6].FDS_Inst_36\ => \wma_fifo_mem_reg[511][Data][3]_mux__7_n_0\,
      \Use_FPGA.Cnt_Bit_Gen[6].FDS_Inst_37\ => \wma_fifo_mem_reg[511][Data][4]_mux__10_n_0\,
      \Use_FPGA.Cnt_Bit_Gen[6].FDS_Inst_38\ => \wma_fifo_mem_reg[511][Data][4]_mux__9_n_0\,
      \Use_FPGA.Cnt_Bit_Gen[6].FDS_Inst_39\ => \wma_fifo_mem_reg[511][Data][4]_mux__8_n_0\,
      \Use_FPGA.Cnt_Bit_Gen[6].FDS_Inst_4\ => \wma_fifo_mem_reg[511][Last][0]_mux__7_n_0\,
      \Use_FPGA.Cnt_Bit_Gen[6].FDS_Inst_40\ => \wma_fifo_mem_reg[511][Data][4]_mux__7_n_0\,
      \Use_FPGA.Cnt_Bit_Gen[6].FDS_Inst_41\ => \wma_fifo_mem_reg[511][Data][5]_mux__10_n_0\,
      \Use_FPGA.Cnt_Bit_Gen[6].FDS_Inst_42\ => \wma_fifo_mem_reg[511][Data][5]_mux__9_n_0\,
      \Use_FPGA.Cnt_Bit_Gen[6].FDS_Inst_43\ => \wma_fifo_mem_reg[511][Data][5]_mux__8_n_0\,
      \Use_FPGA.Cnt_Bit_Gen[6].FDS_Inst_44\ => \wma_fifo_mem_reg[511][Data][5]_mux__7_n_0\,
      \Use_FPGA.Cnt_Bit_Gen[6].FDS_Inst_45\ => \wma_fifo_mem_reg[511][Data][6]_mux__10_n_0\,
      \Use_FPGA.Cnt_Bit_Gen[6].FDS_Inst_46\ => \wma_fifo_mem_reg[511][Data][6]_mux__9_n_0\,
      \Use_FPGA.Cnt_Bit_Gen[6].FDS_Inst_47\ => \wma_fifo_mem_reg[511][Data][6]_mux__8_n_0\,
      \Use_FPGA.Cnt_Bit_Gen[6].FDS_Inst_48\ => \wma_fifo_mem_reg[511][Data][6]_mux__7_n_0\,
      \Use_FPGA.Cnt_Bit_Gen[6].FDS_Inst_49\ => \wma_fifo_mem_reg[511][Data][7]_mux__10_n_0\,
      \Use_FPGA.Cnt_Bit_Gen[6].FDS_Inst_5\ => \wma_fifo_mem_reg[511][Strb][0]_mux__10_n_0\,
      \Use_FPGA.Cnt_Bit_Gen[6].FDS_Inst_50\ => \wma_fifo_mem_reg[511][Data][7]_mux__9_n_0\,
      \Use_FPGA.Cnt_Bit_Gen[6].FDS_Inst_51\ => \wma_fifo_mem_reg[511][Data][7]_mux__8_n_0\,
      \Use_FPGA.Cnt_Bit_Gen[6].FDS_Inst_52\ => \wma_fifo_mem_reg[511][Data][7]_mux__7_n_0\,
      \Use_FPGA.Cnt_Bit_Gen[6].FDS_Inst_53\ => \wma_fifo_mem_reg[511][Data][8]_mux__10_n_0\,
      \Use_FPGA.Cnt_Bit_Gen[6].FDS_Inst_54\ => \wma_fifo_mem_reg[511][Data][8]_mux__9_n_0\,
      \Use_FPGA.Cnt_Bit_Gen[6].FDS_Inst_55\ => \wma_fifo_mem_reg[511][Data][8]_mux__8_n_0\,
      \Use_FPGA.Cnt_Bit_Gen[6].FDS_Inst_56\ => \wma_fifo_mem_reg[511][Data][8]_mux__7_n_0\,
      \Use_FPGA.Cnt_Bit_Gen[6].FDS_Inst_57\ => \wma_fifo_mem_reg[511][Data][9]_mux__10_n_0\,
      \Use_FPGA.Cnt_Bit_Gen[6].FDS_Inst_58\ => \wma_fifo_mem_reg[511][Data][9]_mux__9_n_0\,
      \Use_FPGA.Cnt_Bit_Gen[6].FDS_Inst_59\ => \wma_fifo_mem_reg[511][Data][9]_mux__8_n_0\,
      \Use_FPGA.Cnt_Bit_Gen[6].FDS_Inst_6\ => \wma_fifo_mem_reg[511][Strb][0]_mux__9_n_0\,
      \Use_FPGA.Cnt_Bit_Gen[6].FDS_Inst_60\ => \wma_fifo_mem_reg[511][Data][9]_mux__7_n_0\,
      \Use_FPGA.Cnt_Bit_Gen[6].FDS_Inst_61\ => \wma_fifo_mem_reg[511][Data][10]_mux__10_n_0\,
      \Use_FPGA.Cnt_Bit_Gen[6].FDS_Inst_62\ => \wma_fifo_mem_reg[511][Data][10]_mux__9_n_0\,
      \Use_FPGA.Cnt_Bit_Gen[6].FDS_Inst_63\ => \wma_fifo_mem_reg[511][Data][10]_mux__8_n_0\,
      \Use_FPGA.Cnt_Bit_Gen[6].FDS_Inst_64\ => \wma_fifo_mem_reg[511][Data][10]_mux__7_n_0\,
      \Use_FPGA.Cnt_Bit_Gen[6].FDS_Inst_65\ => \wma_fifo_mem_reg[511][Data][11]_mux__10_n_0\,
      \Use_FPGA.Cnt_Bit_Gen[6].FDS_Inst_66\ => \wma_fifo_mem_reg[511][Data][11]_mux__9_n_0\,
      \Use_FPGA.Cnt_Bit_Gen[6].FDS_Inst_67\ => \wma_fifo_mem_reg[511][Data][11]_mux__8_n_0\,
      \Use_FPGA.Cnt_Bit_Gen[6].FDS_Inst_68\ => \wma_fifo_mem_reg[511][Data][11]_mux__7_n_0\,
      \Use_FPGA.Cnt_Bit_Gen[6].FDS_Inst_69\ => \wma_fifo_mem_reg[511][Data][12]_mux__10_n_0\,
      \Use_FPGA.Cnt_Bit_Gen[6].FDS_Inst_7\ => \wma_fifo_mem_reg[511][Strb][0]_mux__8_n_0\,
      \Use_FPGA.Cnt_Bit_Gen[6].FDS_Inst_70\ => \wma_fifo_mem_reg[511][Data][12]_mux__9_n_0\,
      \Use_FPGA.Cnt_Bit_Gen[6].FDS_Inst_71\ => \wma_fifo_mem_reg[511][Data][12]_mux__8_n_0\,
      \Use_FPGA.Cnt_Bit_Gen[6].FDS_Inst_72\ => \wma_fifo_mem_reg[511][Data][12]_mux__7_n_0\,
      \Use_FPGA.Cnt_Bit_Gen[6].FDS_Inst_73\ => \wma_fifo_mem_reg[511][Data][13]_mux__10_n_0\,
      \Use_FPGA.Cnt_Bit_Gen[6].FDS_Inst_74\ => \wma_fifo_mem_reg[511][Data][13]_mux__9_n_0\,
      \Use_FPGA.Cnt_Bit_Gen[6].FDS_Inst_75\ => \wma_fifo_mem_reg[511][Data][13]_mux__8_n_0\,
      \Use_FPGA.Cnt_Bit_Gen[6].FDS_Inst_76\ => \wma_fifo_mem_reg[511][Data][13]_mux__7_n_0\,
      \Use_FPGA.Cnt_Bit_Gen[6].FDS_Inst_77\ => \wma_fifo_mem_reg[511][Data][14]_mux__10_n_0\,
      \Use_FPGA.Cnt_Bit_Gen[6].FDS_Inst_78\ => \wma_fifo_mem_reg[511][Data][14]_mux__9_n_0\,
      \Use_FPGA.Cnt_Bit_Gen[6].FDS_Inst_79\ => \wma_fifo_mem_reg[511][Data][14]_mux__8_n_0\,
      \Use_FPGA.Cnt_Bit_Gen[6].FDS_Inst_8\ => \wma_fifo_mem_reg[511][Strb][0]_mux__7_n_0\,
      \Use_FPGA.Cnt_Bit_Gen[6].FDS_Inst_80\ => \wma_fifo_mem_reg[511][Data][14]_mux__7_n_0\,
      \Use_FPGA.Cnt_Bit_Gen[6].FDS_Inst_81\ => \wma_fifo_mem_reg[511][Data][15]_mux__10_n_0\,
      \Use_FPGA.Cnt_Bit_Gen[6].FDS_Inst_82\ => \wma_fifo_mem_reg[511][Data][15]_mux__9_n_0\,
      \Use_FPGA.Cnt_Bit_Gen[6].FDS_Inst_83\ => \wma_fifo_mem_reg[511][Data][15]_mux__8_n_0\,
      \Use_FPGA.Cnt_Bit_Gen[6].FDS_Inst_84\ => \wma_fifo_mem_reg[511][Data][15]_mux__7_n_0\,
      \Use_FPGA.Cnt_Bit_Gen[6].FDS_Inst_85\ => \wma_fifo_mem_reg[511][Data][16]_mux__10_n_0\,
      \Use_FPGA.Cnt_Bit_Gen[6].FDS_Inst_86\ => \wma_fifo_mem_reg[511][Data][16]_mux__9_n_0\,
      \Use_FPGA.Cnt_Bit_Gen[6].FDS_Inst_87\ => \wma_fifo_mem_reg[511][Data][16]_mux__8_n_0\,
      \Use_FPGA.Cnt_Bit_Gen[6].FDS_Inst_88\ => \wma_fifo_mem_reg[511][Data][16]_mux__7_n_0\,
      \Use_FPGA.Cnt_Bit_Gen[6].FDS_Inst_89\ => \wma_fifo_mem_reg[511][Data][17]_mux__10_n_0\,
      \Use_FPGA.Cnt_Bit_Gen[6].FDS_Inst_9\ => \wma_fifo_mem_reg[511][Strb][1]_mux__10_n_0\,
      \Use_FPGA.Cnt_Bit_Gen[6].FDS_Inst_90\ => \wma_fifo_mem_reg[511][Data][17]_mux__9_n_0\,
      \Use_FPGA.Cnt_Bit_Gen[6].FDS_Inst_91\ => \wma_fifo_mem_reg[511][Data][17]_mux__8_n_0\,
      \Use_FPGA.Cnt_Bit_Gen[6].FDS_Inst_92\ => \wma_fifo_mem_reg[511][Data][17]_mux__7_n_0\,
      \Use_FPGA.Cnt_Bit_Gen[6].FDS_Inst_93\ => \wma_fifo_mem_reg[511][Data][18]_mux__10_n_0\,
      \Use_FPGA.Cnt_Bit_Gen[6].FDS_Inst_94\ => \wma_fifo_mem_reg[511][Data][18]_mux__9_n_0\,
      \Use_FPGA.Cnt_Bit_Gen[6].FDS_Inst_95\ => \wma_fifo_mem_reg[511][Data][18]_mux__8_n_0\,
      \Use_FPGA.Cnt_Bit_Gen[6].FDS_Inst_96\ => \wma_fifo_mem_reg[511][Data][18]_mux__7_n_0\,
      \Use_FPGA.Cnt_Bit_Gen[6].FDS_Inst_97\ => \wma_fifo_mem_reg[511][Data][19]_mux__10_n_0\,
      \Use_FPGA.Cnt_Bit_Gen[6].FDS_Inst_98\ => \wma_fifo_mem_reg[511][Data][19]_mux__9_n_0\,
      \Use_FPGA.Cnt_Bit_Gen[6].FDS_Inst_99\ => \wma_fifo_mem_reg[511][Data][19]_mux__8_n_0\,
      \Use_FPGA.Empty_Inst_0\ => \Use_FPGA.Empty_Inst_1\,
      \Use_Reg_Ctrl.queue_exist_i_reg\ => FIFO_WMA_Pointer_n_15,
      \Use_Reg_Ctrl.queue_exist_i_reg_0\ => FIFO_WMA_Pointer_n_20,
      \Use_Reg_Ctrl.queue_exist_i_reg_1\ => FIFO_WMA_Pointer_n_28,
      \Use_Reg_Ctrl.queue_exist_i_reg_2\ => FIFO_WM_Pointer_n_7,
      \access_data_info[0,0][Last]\ => \access_data_info[0,0][Last]\,
      \access_data_info[0,1][Last]\ => \access_data_info[0,1][Last]\,
      p_1_in3_in => p_1_in3_in,
      p_20_in => p_20_in,
      p_2_in => p_2_in,
      p_3_in => p_3_in,
      queue_pop => queue_pop,
      queue_push => queue_push,
      queue_push118_out => queue_push118_out,
      ri_evicted => ri_evicted,
      ri_exist => ri_exist,
      ri_merge_reg => \^not_using_xpm.using_bram.native.using_b36_sx.the_brams[3].ramb36_i1\,
      update_evict_busy => update_evict_busy,
      update_evict_ongoing_reg => FIFO_WMA_Pointer_n_16,
      update_evict_valid => update_evict_valid,
      update_evict_valid_reg => FIFO_WMA_Pointer_n_17,
      update_read_miss_ongoing_reg => \^long_external_burst.update_rb_pos_phase_reg_0\,
      update_wm_pop_normal_hold_reg => FIFO_WMA_Pointer_n_61,
      update_wm_pop_normal_hold_reg_0 => update_wm_pop_normal_hold_reg_n_0,
      \update_wma_data_reg[24]\(3) => FIFO_WMA_Pointer_n_24,
      \update_wma_data_reg[24]\(2) => FIFO_WMA_Pointer_n_25,
      \update_wma_data_reg[24]\(1) => FIFO_WMA_Pointer_n_26,
      \update_wma_data_reg[24]\(0) => FIFO_WMA_Pointer_n_27,
      update_wma_select_port3 => update_wma_select_port3,
      update_wma_strb(3 downto 0) => update_wma_strb(3 downto 0),
      \update_wma_strb_reg[0]\ => FIFO_WMA_Pointer_n_65,
      \update_wma_strb_reg[1]\ => FIFO_WMA_Pointer_n_64,
      \update_wma_strb_reg[2]\ => FIFO_WMA_Pointer_n_63,
      \update_wma_strb_reg[3]\ => FIFO_WMA_Pointer_n_62,
      update_wr_miss_rs_last => update_wr_miss_rs_last,
      update_write_miss_ongoing => update_write_miss_ongoing,
      update_write_miss_ongoing_reg => FIFO_WMA_Pointer_n_11,
      wm_allocate_reg => wm_allocate_reg_n_0,
      wm_allow_reg => \^update_wma_data_reg[24]_0\,
      wm_evict_reg => FIFO_WM_Pointer_n_8,
      wm_exist => wm_exist,
      wm_kind => wm_kind,
      wm_local_wrap => wm_local_wrap,
      wm_local_wrap_reg => \^update_wr_offset_cnt_reg[0]_0\,
      \wm_offset_reg[0]\ => FIFO_WMAD_Pointer_n_2,
      \wm_offset_reg[3]\ => FIFO_WMAD_Pointer_n_5,
      \wm_port_reg[0]\ => \^update_write_miss_ongoing_reg_0\,
      \wm_remove_unaligned_reg[0]\ => wma_word_done_d1_i_2_n_0,
      wma_merge_done => wma_merge_done,
      wma_merge_done_reg => FIFO_WMA_Pointer_n_7,
      wma_word_done_d1 => wma_word_done_d1,
      wma_word_done_d1_reg => FIFO_WMA_Pointer_n_12,
      wma_word_done_d1_reg_0 => update_wma_data_valid,
      \wr_port_data_info_reg[0][BE][0]\ => \wr_port_data_info_reg[0][BE][0]\,
      \wr_port_data_info_reg[0][BE][3]\(3 downto 0) => \wr_port_data_info_reg[0][BE][3]_0\(3 downto 0),
      \wr_port_data_info_reg[0][BE][3]_0\(3 downto 0) => \wr_port_data_info_reg[0][BE][3]\(3 downto 0),
      wr_port_data_valid_i_reg => wr_port_data_valid_i_reg,
      write_data_full => write_data_full,
      \write_data_info[0][Valid]\ => \write_data_info[0][Valid]\
    );
FIFO_WM_Pointer: entity work.\design_1_system_cache_0_0_sc_srl_fifo_counter__parameterized3_51\
     port map (
      ACLK => ACLK,
      E(0) => FIFO_ED_Pointer_n_34,
      Q => \^q\,
      \Use_Reg_Ctrl.queue_exist_i_reg_0\ => FIFO_WM_Pointer_n_7,
      \Use_Reg_Ctrl.queue_exist_i_reg_1\ => FIFO_WM_Pointer_n_8,
      \Use_Reg_Ctrl.queue_exist_i_reg_2\ => FIFO_WM_Pointer_n_10,
      e_fifo_empty => e_fifo_empty,
      lookup_push_write_miss => lookup_push_write_miss,
      \lu_check_info_reg[Port_Num][0]\ => \lu_check_info_reg[Port_Num][0]\,
      p_138_in => p_138_in,
      p_20_in => p_20_in,
      queue_pop => queue_pop,
      update_evict_busy => update_evict_busy,
      update_evict_ongoing_reg => FIFO_WM_Pointer_n_12,
      update_wm_pop_evict_hold => update_wm_pop_evict_hold,
      update_wm_pop_normal => update_wm_pop_normal,
      update_wm_pop_normal_hold_reg => update_wm_pop_normal_hold_reg_n_0,
      update_wma_select_port3 => update_wma_select_port3,
      update_wr_miss_rs_last => update_wr_miss_rs_last,
      \update_wr_offset_cnt_reg[3]\(1) => update_wr_offset_cnt(3),
      \update_wr_offset_cnt_reg[3]\(0) => update_wr_offset_cnt(0),
      update_write_miss_busy(1 downto 0) => \^update_write_miss_busy\(1 downto 0),
      \update_write_miss_busy_i_reg[0]\ => FIFO_WM_Pointer_n_14,
      \update_write_miss_busy_i_reg[1]\ => FIFO_WM_Pointer_n_13,
      update_write_miss_full => update_write_miss_full,
      update_write_miss_ongoing => update_write_miss_ongoing,
      wm_allocate_reg => wm_allocate_reg_n_0,
      wm_evict => wm_evict,
      wm_exist => wm_exist,
      wm_kind_reg => FIFO_WMA_Pointer_n_28,
      wm_local_wrap_reg => \^update_wr_offset_cnt_reg[0]_0\,
      \wm_offset_reg[3]\(1) => wm_offset(3),
      \wm_offset_reg[3]\(0) => wm_offset(0),
      wm_read_fifo_addr(3 downto 0) => wm_read_fifo_addr(3 downto 0),
      \wm_use_bits_reg[1]\ => FIFO_WMAD_Pointer_n_4,
      \wm_use_bits_reg[2]\ => FIFO_WMAD_Pointer_n_3,
      \wm_use_bits_reg[3]\(1) => wm_use_bits(3),
      \wm_use_bits_reg[3]\(0) => wm_use_bits(0),
      \wm_use_bits_reg[4]\ => FIFO_WMAD_Pointer_n_7,
      \wm_use_bits_reg[5]\ => FIFO_WMAD_Pointer_n_6,
      wr_port_data_valid_i_reg => wr_port_data_valid_i_reg,
      write_data_full => write_data_full
    );
\Gen_Set_Data_En[0].UD_RD_And_Inst10\: entity work.design_1_system_cache_0_0_carry_latch_and_n
     port map (
      A_N => update_cur_data_way,
      Carry_IN => \^update_word_cnt_en\,
      Carry_OUT => update_data_en_ii_1,
      O => O,
      lopt => lopt_41,
      lopt_1 => lopt_42,
      lopt_2 => lopt_43,
      lopt_3 => lopt_44
    );
\Gen_Set_Data_En[1].UD_RD_And_Inst10\: entity work.\design_1_system_cache_0_0_carry_latch_and_n__parameterized1\
     port map (
      A_N => A_N,
      Carry_IN => update_data_en_ii_1,
      \Not_Using_XPM.Using_BRAM.Native.Using_B36_Sx.The_BRAMs[3].RAMB36_I1\ => \Not_Using_XPM.Using_BRAM.Native.Using_B36_Sx.The_BRAMs[3].RAMB36_I1_1\,
      lopt => lopt_41,
      lopt_1 => lopt_42,
      lopt_2 => lopt_43,
      lopt_3 => lopt_44
    );
\Gen_Set_Tag[0].UD_Tag_And_Inst1\: entity work.design_1_system_cache_0_0_carry_and_52
     port map (
      lopt => lopt_45,
      lopt_1 => lopt_46,
      lopt_2 => \The_Compare[0].sel_reg_3\,
      lopt_3 => lopt_47,
      lopt_4 => lopt_48,
      lopt_5 => A_4,
      lopt_6 => lopt_49,
      lopt_7 => lopt_50,
      lopt_8 => \The_Compare[2].sel_reg_5\,
      ri_allocate_reg => \^ri_allocate\,
      \update_cur_tag_rd_way_reg[0]\ => \^update_cur_tag_rd_way\,
      update_sel_readback_tag_0 => update_sel_readback_tag_0
    );
\Gen_Set_Tag[0].UD_Tag_And_Inst2\: entity work.design_1_system_cache_0_0_carry_and_53
     port map (
      lopt => lopt_51,
      lopt_1 => lopt_52,
      update_readback_available_reg => \^update_readback_available\,
      update_tag_is_alive_0 => update_tag_is_alive_0,
      update_tag_match_pre_0 => update_tag_match_pre_0
    );
\Gen_Set_Tag[0].UD_Tag_And_Inst3\: entity work.design_1_system_cache_0_0_carry_and_54
     port map (
      \The_Bit[0].Using_FPGA.Using_Reset.FDS_Inst\ => \^backend_rd_data_pop\,
      lopt => lopt_53,
      lopt_1 => lopt_54,
      lopt_2 => lopt_55,
      update_tag_is_alive_0 => update_tag_is_alive_0,
      update_tag_remove_lock_0 => update_tag_remove_lock_0
    );
\Gen_Set_Tag[0].UD_Tag_Compare_Inst1\: entity work.\design_1_system_cache_0_0_carry_compare__parameterized2\
     port map (
      A_4 => A_4,
      \The_Compare[0].sel_reg_3\ => \The_Compare[0].sel_reg_3\,
      \The_Compare[2].sel_reg_5\ => \The_Compare[2].sel_reg_5\,
      \The_Compare[3].sel_reg\ => \The_Compare[3].sel_reg\,
      \The_Compare[4].sel_reg\ => \The_Compare[4].sel_reg\,
      \The_Compare[5].sel_reg\ => \The_Compare[5].sel_reg\,
      lopt => lopt_45,
      lopt_1 => lopt_46,
      lopt_2 => lopt_47,
      lopt_3 => lopt_48,
      lopt_4 => lopt_49,
      lopt_5 => lopt_50,
      lopt_6 => lopt_51,
      lopt_7 => lopt_52,
      lopt_8 => \^update_readback_available\,
      update_sel_readback_tag_0 => update_sel_readback_tag_0,
      update_tag_match_pre_0 => update_tag_match_pre_0
    );
\Gen_Set_Tag[0].UD_Tag_Or_Inst1\: entity work.design_1_system_cache_0_0_carry_or_55
     port map (
      WEB(0) => WEB(0),
      lopt => lopt_53,
      lopt_1 => lopt_54,
      lopt_2 => lopt_55,
      \ri_way_reg[0]\ => \^ri_way\,
      update_done_tag_write_reg => \^update_done_tag_write_reg_0\,
      update_need_tag_write => update_need_tag_write,
      update_readback_available_reg => \^update_readback_available\,
      update_remove_locked_safe3 => update_remove_locked_safe3,
      update_tag_remove_lock_0 => update_tag_remove_lock_0,
      update_way => update_way
    );
\Gen_Set_Tag[1].UD_Tag_And_Inst1\: entity work.design_1_system_cache_0_0_carry_and_56
     port map (
      lopt => lopt_56,
      lopt_1 => lopt_57,
      lopt_2 => \The_Compare[0].sel_reg_6\,
      lopt_3 => lopt_58,
      lopt_4 => lopt_59,
      lopt_5 => A_7,
      lopt_6 => lopt_60,
      lopt_7 => lopt_61,
      lopt_8 => \The_Compare[2].sel_reg_8\,
      ri_allocate_reg => \^ri_allocate\,
      \update_cur_tag_rd_way_reg[0]\ => \^update_cur_tag_rd_way\,
      update_sel_readback_tag_1 => update_sel_readback_tag_1
    );
\Gen_Set_Tag[1].UD_Tag_And_Inst2\: entity work.design_1_system_cache_0_0_carry_and_57
     port map (
      lopt => lopt_62,
      lopt_1 => lopt_63,
      update_readback_available_reg => \^update_readback_available\,
      update_tag_is_alive_1 => update_tag_is_alive_1,
      update_tag_match_pre_1 => update_tag_match_pre_1
    );
\Gen_Set_Tag[1].UD_Tag_And_Inst3\: entity work.design_1_system_cache_0_0_carry_and_58
     port map (
      \The_Bit[0].Using_FPGA.Using_Reset.FDS_Inst\ => \^backend_rd_data_pop\,
      lopt => lopt_64,
      lopt_1 => lopt_65,
      lopt_2 => lopt_66,
      update_tag_is_alive_1 => update_tag_is_alive_1,
      update_tag_remove_lock_1 => update_tag_remove_lock_1
    );
\Gen_Set_Tag[1].UD_Tag_Compare_Inst1\: entity work.\design_1_system_cache_0_0_carry_compare__parameterized2_59\
     port map (
      A_7 => A_7,
      \The_Compare[0].sel_reg_6\ => \The_Compare[0].sel_reg_6\,
      \The_Compare[2].sel_reg_8\ => \The_Compare[2].sel_reg_8\,
      \The_Compare[3].sel_reg_9\ => \The_Compare[3].sel_reg_9\,
      \The_Compare[4].sel_reg_10\ => \The_Compare[4].sel_reg_10\,
      \The_Compare[5].sel_reg_11\ => \The_Compare[5].sel_reg_11\,
      lopt => lopt_56,
      lopt_1 => lopt_57,
      lopt_2 => lopt_58,
      lopt_3 => lopt_59,
      lopt_4 => lopt_60,
      lopt_5 => lopt_61,
      lopt_6 => lopt_62,
      lopt_7 => lopt_63,
      lopt_8 => \^update_readback_available\,
      update_sel_readback_tag_1 => update_sel_readback_tag_1,
      update_tag_match_pre_1 => update_tag_match_pre_1
    );
\Gen_Set_Tag[1].UD_Tag_Or_Inst1\: entity work.design_1_system_cache_0_0_carry_or_60
     port map (
      WEB(0) => WEB(1),
      lopt => lopt_64,
      lopt_1 => lopt_65,
      lopt_2 => lopt_66,
      \ri_way_reg[0]\ => \^ri_way\,
      update_done_tag_write_reg => \^update_done_tag_write_reg_0\,
      update_need_tag_write => update_need_tag_write,
      update_readback_available_reg => \^update_readback_available\,
      update_remove_locked_safe3 => update_remove_locked_safe3,
      update_tag_remove_lock_1 => update_tag_remove_lock_1,
      update_way => update_way
    );
\Long_External_Burst.update_rb_pos_phase_reg\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => '1',
      D => UD_RD_Or_Inst3_n_1,
      Q => \^long_external_burst.update_rb_pos_phase_reg_1\,
      R => '0'
    );
\No_Read_FIFO.UD_RD_NO_R_And_Inst1\: entity work.design_1_system_cache_0_0_carry_and_61
     port map (
      lopt => lopt_17,
      lopt_1 => lopt_18,
      lopt_2 => lopt_19,
      ud_rm_use_resize_part_ok => ud_rm_use_resize_part_ok,
      update_read_miss_use_ok => update_read_miss_use_ok
    );
\No_Read_FIFO.UD_RD_NO_R_And_Inst2\: entity work.design_1_system_cache_0_0_carry_select_and
     port map (
      \lookup_read_data_info[0,0][Valid]\ => \lookup_read_data_info[0,0][Valid]\,
      \lookup_read_data_info[0,1][Valid]\ => \lookup_read_data_info[0,1][Valid]\,
      lopt => lopt_20,
      lopt_1 => lopt_21,
      lopt_10 => lopt_28,
      lopt_11 => lopt_29,
      lopt_2 => lopt_22,
      lopt_3 => lopt_23,
      lopt_4 => lopt_24,
      lopt_5 => FIFO_WMA_Pointer_n_20,
      lopt_6 => lopt_25,
      lopt_7 => lopt_26,
      lopt_8 => FIFO_ED_Pointer_n_30,
      lopt_9 => lopt_27,
      r_miss_fifo_full => r_miss_fifo_full,
      r_miss_fifo_full_8 => r_miss_fifo_full_8,
      \read_data_status[0,0][Hit_Full]\ => \read_data_status[0,0][Hit_Full]\,
      \read_data_status[0,1][Hit_Full]\ => \read_data_status[0,1][Hit_Full]\,
      ri_port => ri_port,
      ud_rm_use_resize_part_ok => ud_rm_use_resize_part_ok,
      update_read_miss_resize_ok => update_read_miss_resize_ok,
      update_read_resize_finish_reg => update_read_resize_finish_reg_n_0,
      update_read_resize_selected_reg => update_read_resize_selected_reg_n_0
    );
\Not_Using_XPM.Using_BRAM.Native.Using_B36_Sx.The_BRAMs[0].RAMB36_I1_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EFEE"
    )
        port map (
      I0 => update_word_cnt_almost_last,
      I1 => \^update_readback_available\,
      I2 => \^update_done_tag_write_reg_0\,
      I3 => update_need_tag_write,
      O => ENB
    );
\Not_Using_XPM.Using_BRAM.Native.Using_B36_Sx.The_BRAMs[0].RAMB36_I1_i_10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8B888888"
    )
        port map (
      I0 => update_tag_unlock_addr(13),
      I1 => update_remove_locked_safe3,
      I2 => \^update_done_tag_write_reg_0\,
      I3 => update_need_tag_write,
      I4 => \update_info_reg[Addr][31]\(13),
      O => ADDRB(7)
    );
\Not_Using_XPM.Using_BRAM.Native.Using_B36_Sx.The_BRAMs[0].RAMB36_I1_i_11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8B888888"
    )
        port map (
      I0 => update_tag_unlock_addr(12),
      I1 => update_remove_locked_safe3,
      I2 => \^update_done_tag_write_reg_0\,
      I3 => update_need_tag_write,
      I4 => \update_info_reg[Addr][31]\(12),
      O => ADDRB(6)
    );
\Not_Using_XPM.Using_BRAM.Native.Using_B36_Sx.The_BRAMs[0].RAMB36_I1_i_12\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8B888888"
    )
        port map (
      I0 => update_tag_unlock_addr(11),
      I1 => update_remove_locked_safe3,
      I2 => \^update_done_tag_write_reg_0\,
      I3 => update_need_tag_write,
      I4 => \update_info_reg[Addr][31]\(11),
      O => ADDRB(5)
    );
\Not_Using_XPM.Using_BRAM.Native.Using_B36_Sx.The_BRAMs[0].RAMB36_I1_i_13\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8B888888"
    )
        port map (
      I0 => update_tag_unlock_addr(10),
      I1 => update_remove_locked_safe3,
      I2 => \^update_done_tag_write_reg_0\,
      I3 => update_need_tag_write,
      I4 => \update_info_reg[Addr][31]\(10),
      O => ADDRB(4)
    );
\Not_Using_XPM.Using_BRAM.Native.Using_B36_Sx.The_BRAMs[0].RAMB36_I1_i_14\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8B888888"
    )
        port map (
      I0 => update_tag_unlock_addr(9),
      I1 => update_remove_locked_safe3,
      I2 => \^update_done_tag_write_reg_0\,
      I3 => update_need_tag_write,
      I4 => \update_info_reg[Addr][31]\(9),
      O => ADDRB(3)
    );
\Not_Using_XPM.Using_BRAM.Native.Using_B36_Sx.The_BRAMs[0].RAMB36_I1_i_15\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8B888888"
    )
        port map (
      I0 => update_tag_unlock_addr(8),
      I1 => update_remove_locked_safe3,
      I2 => \^update_done_tag_write_reg_0\,
      I3 => update_need_tag_write,
      I4 => \update_info_reg[Addr][31]\(8),
      O => ADDRB(2)
    );
\Not_Using_XPM.Using_BRAM.Native.Using_B36_Sx.The_BRAMs[0].RAMB36_I1_i_16\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8B888888"
    )
        port map (
      I0 => update_tag_unlock_addr(7),
      I1 => update_remove_locked_safe3,
      I2 => \^update_done_tag_write_reg_0\,
      I3 => update_need_tag_write,
      I4 => \update_info_reg[Addr][31]\(7),
      O => ADDRB(1)
    );
\Not_Using_XPM.Using_BRAM.Native.Using_B36_Sx.The_BRAMs[0].RAMB36_I1_i_17\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8B888888"
    )
        port map (
      I0 => update_tag_unlock_addr(6),
      I1 => update_remove_locked_safe3,
      I2 => \^update_done_tag_write_reg_0\,
      I3 => update_need_tag_write,
      I4 => \update_info_reg[Addr][31]\(6),
      O => ADDRB(0)
    );
\Not_Using_XPM.Using_BRAM.Native.Using_B36_Sx.The_BRAMs[0].RAMB36_I1_i_18\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8B888888"
    )
        port map (
      I0 => \^not_using_xpm.using_bram.native.using_b36_sx.the_brams[1].ramb36_i1\(7),
      I1 => \^update_readback_available\,
      I2 => \^update_done_tag_write_reg_0\,
      I3 => update_need_tag_write,
      I4 => \update_info_reg[Addr][31]\(21),
      O => DATA_INB(7)
    );
\Not_Using_XPM.Using_BRAM.Native.Using_B36_Sx.The_BRAMs[0].RAMB36_I1_i_19\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8B888888"
    )
        port map (
      I0 => \^not_using_xpm.using_bram.native.using_b36_sx.the_brams[1].ramb36_i1\(6),
      I1 => \^update_readback_available\,
      I2 => \^update_done_tag_write_reg_0\,
      I3 => update_need_tag_write,
      I4 => \update_info_reg[Addr][31]\(20),
      O => DATA_INB(6)
    );
\Not_Using_XPM.Using_BRAM.Native.Using_B36_Sx.The_BRAMs[0].RAMB36_I1_i_20\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8B888888"
    )
        port map (
      I0 => \^not_using_xpm.using_bram.native.using_b36_sx.the_brams[1].ramb36_i1\(5),
      I1 => \^update_readback_available\,
      I2 => \^update_done_tag_write_reg_0\,
      I3 => update_need_tag_write,
      I4 => \update_info_reg[Addr][31]\(19),
      O => DATA_INB(5)
    );
\Not_Using_XPM.Using_BRAM.Native.Using_B36_Sx.The_BRAMs[0].RAMB36_I1_i_21__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8B888888"
    )
        port map (
      I0 => \^not_using_xpm.using_bram.native.using_b36_sx.the_brams[1].ramb36_i1\(4),
      I1 => \^update_readback_available\,
      I2 => \^update_done_tag_write_reg_0\,
      I3 => update_need_tag_write,
      I4 => \update_info_reg[Addr][31]\(18),
      O => DATA_INB(4)
    );
\Not_Using_XPM.Using_BRAM.Native.Using_B36_Sx.The_BRAMs[0].RAMB36_I1_i_22__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8B888888"
    )
        port map (
      I0 => \^not_using_xpm.using_bram.native.using_b36_sx.the_brams[1].ramb36_i1\(3),
      I1 => \^update_readback_available\,
      I2 => \^update_done_tag_write_reg_0\,
      I3 => update_need_tag_write,
      I4 => \update_info_reg[Addr][31]\(17),
      O => DATA_INB(3)
    );
\Not_Using_XPM.Using_BRAM.Native.Using_B36_Sx.The_BRAMs[0].RAMB36_I1_i_23__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8B888888"
    )
        port map (
      I0 => \^not_using_xpm.using_bram.native.using_b36_sx.the_brams[1].ramb36_i1\(2),
      I1 => \^update_readback_available\,
      I2 => \^update_done_tag_write_reg_0\,
      I3 => update_need_tag_write,
      I4 => \update_info_reg[Addr][31]\(16),
      O => DATA_INB(2)
    );
\Not_Using_XPM.Using_BRAM.Native.Using_B36_Sx.The_BRAMs[0].RAMB36_I1_i_24__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8B888888"
    )
        port map (
      I0 => \^not_using_xpm.using_bram.native.using_b36_sx.the_brams[1].ramb36_i1\(1),
      I1 => \^update_readback_available\,
      I2 => \^update_done_tag_write_reg_0\,
      I3 => update_need_tag_write,
      I4 => \update_info_reg[Addr][31]\(15),
      O => DATA_INB(1)
    );
\Not_Using_XPM.Using_BRAM.Native.Using_B36_Sx.The_BRAMs[0].RAMB36_I1_i_25\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8B888888"
    )
        port map (
      I0 => \^not_using_xpm.using_bram.native.using_b36_sx.the_brams[1].ramb36_i1\(0),
      I1 => \^update_readback_available\,
      I2 => \^update_done_tag_write_reg_0\,
      I3 => update_need_tag_write,
      I4 => \update_info_reg[Addr][31]\(14),
      O => DATA_INB(0)
    );
\Not_Using_XPM.Using_BRAM.Native.Using_B36_Sx.The_BRAMs[0].RAMB36_I1_i_29\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0400"
    )
        port map (
      I0 => \^update_done_tag_write_reg_0\,
      I1 => update_need_tag_write,
      I2 => \^update_readback_available\,
      I3 => update_miss,
      O => DATA_INB(18)
    );
\Not_Using_XPM.Using_BRAM.Native.Using_B36_Sx.The_BRAMs[0].RAMB36_I1_i_30\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8B888888"
    )
        port map (
      I0 => \^not_using_xpm.using_bram.native.using_b36_sx.the_brams[1].ramb36_i1\(17),
      I1 => \^update_readback_available\,
      I2 => \^update_done_tag_write_reg_0\,
      I3 => update_need_tag_write,
      I4 => \update_info_reg[Addr][31]\(31),
      O => DATA_INB(17)
    );
\Not_Using_XPM.Using_BRAM.Native.Using_B36_Sx.The_BRAMs[0].RAMB36_I1_i_31\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8B888888"
    )
        port map (
      I0 => \^not_using_xpm.using_bram.native.using_b36_sx.the_brams[1].ramb36_i1\(16),
      I1 => \^update_readback_available\,
      I2 => \^update_done_tag_write_reg_0\,
      I3 => update_need_tag_write,
      I4 => \update_info_reg[Addr][31]\(30),
      O => DATA_INB(16)
    );
\Not_Using_XPM.Using_BRAM.Native.Using_B36_Sx.The_BRAMs[0].RAMB36_I1_i_32\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8B888888"
    )
        port map (
      I0 => \^not_using_xpm.using_bram.native.using_b36_sx.the_brams[1].ramb36_i1\(15),
      I1 => \^update_readback_available\,
      I2 => \^update_done_tag_write_reg_0\,
      I3 => update_need_tag_write,
      I4 => \update_info_reg[Addr][31]\(29),
      O => DATA_INB(15)
    );
\Not_Using_XPM.Using_BRAM.Native.Using_B36_Sx.The_BRAMs[0].RAMB36_I1_i_33\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8B888888"
    )
        port map (
      I0 => \^not_using_xpm.using_bram.native.using_b36_sx.the_brams[1].ramb36_i1\(14),
      I1 => \^update_readback_available\,
      I2 => \^update_done_tag_write_reg_0\,
      I3 => update_need_tag_write,
      I4 => \update_info_reg[Addr][31]\(28),
      O => DATA_INB(14)
    );
\Not_Using_XPM.Using_BRAM.Native.Using_B36_Sx.The_BRAMs[0].RAMB36_I1_i_34\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8B888888"
    )
        port map (
      I0 => \^not_using_xpm.using_bram.native.using_b36_sx.the_brams[1].ramb36_i1\(13),
      I1 => \^update_readback_available\,
      I2 => \^update_done_tag_write_reg_0\,
      I3 => update_need_tag_write,
      I4 => \update_info_reg[Addr][31]\(27),
      O => DATA_INB(13)
    );
\Not_Using_XPM.Using_BRAM.Native.Using_B36_Sx.The_BRAMs[0].RAMB36_I1_i_35\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8B888888"
    )
        port map (
      I0 => \^not_using_xpm.using_bram.native.using_b36_sx.the_brams[1].ramb36_i1\(12),
      I1 => \^update_readback_available\,
      I2 => \^update_done_tag_write_reg_0\,
      I3 => update_need_tag_write,
      I4 => \update_info_reg[Addr][31]\(26),
      O => DATA_INB(12)
    );
\Not_Using_XPM.Using_BRAM.Native.Using_B36_Sx.The_BRAMs[0].RAMB36_I1_i_36\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8B888888"
    )
        port map (
      I0 => \^not_using_xpm.using_bram.native.using_b36_sx.the_brams[1].ramb36_i1\(11),
      I1 => \^update_readback_available\,
      I2 => \^update_done_tag_write_reg_0\,
      I3 => update_need_tag_write,
      I4 => \update_info_reg[Addr][31]\(25),
      O => DATA_INB(11)
    );
\Not_Using_XPM.Using_BRAM.Native.Using_B36_Sx.The_BRAMs[0].RAMB36_I1_i_37\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8B888888"
    )
        port map (
      I0 => \^not_using_xpm.using_bram.native.using_b36_sx.the_brams[1].ramb36_i1\(10),
      I1 => \^update_readback_available\,
      I2 => \^update_done_tag_write_reg_0\,
      I3 => update_need_tag_write,
      I4 => \update_info_reg[Addr][31]\(24),
      O => DATA_INB(10)
    );
\Not_Using_XPM.Using_BRAM.Native.Using_B36_Sx.The_BRAMs[0].RAMB36_I1_i_38\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8B888888"
    )
        port map (
      I0 => \^not_using_xpm.using_bram.native.using_b36_sx.the_brams[1].ramb36_i1\(9),
      I1 => \^update_readback_available\,
      I2 => \^update_done_tag_write_reg_0\,
      I3 => update_need_tag_write,
      I4 => \update_info_reg[Addr][31]\(23),
      O => DATA_INB(9)
    );
\Not_Using_XPM.Using_BRAM.Native.Using_B36_Sx.The_BRAMs[0].RAMB36_I1_i_39\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8B888888"
    )
        port map (
      I0 => \^not_using_xpm.using_bram.native.using_b36_sx.the_brams[1].ramb36_i1\(8),
      I1 => \^update_readback_available\,
      I2 => \^update_done_tag_write_reg_0\,
      I3 => update_need_tag_write,
      I4 => \update_info_reg[Addr][31]\(22),
      O => DATA_INB(8)
    );
Reset_Inst: entity work.\design_1_system_cache_0_0_bit_reg_ce__14\
     port map (
      CE(0) => '1',
      CLK => ACLK,
      D => ARESET,
      Q => \^q\,
      SR => '0'
    );
\S_AXI_BRESP[0]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
        port map (
      I0 => \bp_fifo_mem_reg[15][BRESP][0]_srl16_n_0\,
      I1 => bs_src(0),
      I2 => bs_src(1),
      O => \S_AXI_BRESP_reg[0]\
    );
\S_AXI_BRESP[1]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
        port map (
      I0 => \bp_fifo_mem_reg[15][BRESP][1]_srl16_n_0\,
      I1 => bs_src(0),
      I2 => bs_src(1),
      O => \S_AXI_BRESP_reg[1]\
    );
UD_PR_Comp_Inst1: entity work.design_1_system_cache_0_0_carry_piperun_step
     port map (
      lopt => \^lopt\,
      lopt_1 => \^lopt_1\,
      lopt_2 => S_4,
      lopt_3 => \^lopt_2\,
      lopt_4 => \^lopt_3\,
      lopt_5 => S_0,
      lopt_6 => \^lopt_4\,
      lopt_7 => lopt_5,
      lopt_8 => lopt_6,
      update_done_tag_write_reg => \^update_done_tag_write_reg_0\,
      update_need_tag_write => update_need_tag_write,
      update_piperun_pre5 => update_piperun_pre5,
      update_readback_available_reg => \^update_readback_available\
    );
UD_PR_Comp_Inst2: entity work.design_1_system_cache_0_0_carry_piperun_step_62
     port map (
      S => S_4,
      lopt => \^lopt\,
      lopt_1 => \^lopt_1\,
      update_piperun_pre4 => update_piperun_pre4,
      update_piperun_pre5 => update_piperun_pre5
    );
UD_PR_Comp_Inst4: entity work.design_1_system_cache_0_0_carry_piperun_step_63
     port map (
      S => S_0,
      lopt => \^lopt_2\,
      lopt_1 => \^lopt_3\,
      update_piperun_pre3 => update_piperun_pre3,
      update_piperun_pre4 => update_piperun_pre4
    );
UD_PR_Comp_Inst5: entity work.design_1_system_cache_0_0_carry_piperun_step_64
     port map (
      \The_Bit[0].Using_FPGA.Using_Reset.FDS_Inst\ => \The_Bit[0].Using_FPGA.Using_Reset.FDS_Inst\,
      aw_fifo_full => aw_fifo_full,
      lopt => \^lopt_4\,
      lopt_1 => lopt_5,
      lopt_2 => lopt_6,
      need_to_stall_write_reg => need_to_stall_write_reg_0,
      update_done_aw_reg => \^pending_write_reg[4]\,
      update_piperun_pre2 => update_piperun_pre2,
      update_piperun_pre3 => update_piperun_pre3
    );
UD_PR_Comp_Inst6: entity work.design_1_system_cache_0_0_carry_piperun_step_65
     port map (
      S => S_5,
      lopt => lopt_7,
      lopt_1 => lopt_8,
      lopt_2 => lopt_9,
      lopt_3 => lopt_10,
      lopt_4 => lopt_11,
      lopt_5 => update_valid,
      lopt_6 => lopt_12,
      lopt_7 => lopt_13,
      lopt_8 => lopt_14,
      update_piperun_pre1 => update_piperun_pre1,
      update_piperun_pre2 => update_piperun_pre2
    );
UD_PR_Comp_Inst7: entity work.design_1_system_cache_0_0_carry_and_n_66
     port map (
      \Long_External_Burst.update_rb_pos_phase_reg\ => \^long_external_burst.update_rb_pos_phase_reg_1\,
      Q => \^q\,
      lopt => lopt_7,
      lopt_1 => lopt_8,
      lopt_2 => lopt_9,
      update_done_tag_write => update_done_tag_write,
      update_done_tag_write_reg => \^update_done_tag_write_reg_0\,
      update_need_tag_write => update_need_tag_write,
      update_piperun => update_piperun,
      update_piperun_pre1 => update_piperun_pre1,
      update_read_miss_ongoing_reg => \^long_external_burst.update_rb_pos_phase_reg_0\,
      update_readback_available_reg => \^update_readback_available\,
      update_valid => update_valid
    );
UD_RD_And_Inst1: entity work.design_1_system_cache_0_0_carry_and_67
     port map (
      A136_out => A136_out,
      lopt => lopt_15,
      lopt_1 => lopt_16,
      lopt_2 => FIFO_RI_Pointer_n_11,
      lopt_3 => lopt_17,
      lopt_4 => lopt_18,
      lopt_5 => lopt_19,
      lopt_6 => lopt_20,
      lopt_7 => lopt_21,
      lopt_8 => lopt_22,
      ud_rm_available => ud_rm_available
    );
UD_RD_And_Inst4: entity work.design_1_system_cache_0_0_carry_and_68
     port map (
      lopt => lopt_23,
      lopt_1 => lopt_24,
      ri_merge_reg => FIFO_WMA_Pointer_n_20,
      ud_rm_use_pre_safe => ud_rm_use_pre_safe,
      update_read_miss_resize_ok => update_read_miss_resize_ok
    );
UD_RD_And_Inst5: entity work.design_1_system_cache_0_0_carry_and_69
     port map (
      lopt => lopt_25,
      lopt_1 => lopt_26,
      ud_rm_use_pre_safe => ud_rm_use_pre_safe,
      ud_rm_use_safe => ud_rm_use_safe,
      update_read_miss_ongoing_reg => FIFO_ED_Pointer_n_30
    );
UD_RD_And_Inst6: entity work.design_1_system_cache_0_0_carry_and_70
     port map (
      lopt => lopt_27,
      lopt_1 => lopt_28,
      lopt_2 => lopt_29,
      ud_rm_use_and_lock_safe => ud_rm_use_and_lock_safe,
      ud_rm_use_safe => ud_rm_use_safe,
      update_done_tag_write_reg => \^update_done_tag_write_reg_0\,
      update_need_tag_write => update_need_tag_write,
      update_readback_available_reg => \^update_readback_available\,
      update_remove_locked_safe3 => update_remove_locked_safe3,
      update_rm_alloc_ongoing_reg => \^update_rm_alloc_ongoing_reg_0\,
      update_word_cnt_almost_last => update_word_cnt_almost_last
    );
UD_RD_And_Inst7: entity work.design_1_system_cache_0_0_carry_and_n_71
     port map (
      M0_AXI_RLAST => M0_AXI_RLAST,
      M0_AXI_RREADY => \^m0_axi_rready\,
      M0_AXI_RVALID => M0_AXI_RVALID,
      Q => \^q\,
      \Use_Reg_Ctrl.queue_exist_i_reg\ => UD_RD_And_Inst7_n_3,
      lopt => lopt_30,
      lopt_1 => lopt_31,
      lopt_2 => lopt_32,
      lopt_3 => lopt_33,
      lopt_4 => lopt_34,
      lopt_5 => lopt_35,
      queue_pop129_out => queue_pop129_out,
      queue_pop134_out => queue_pop134_out,
      ri_evicted => ri_evicted,
      ri_exist => ri_exist,
      ud_rm_use_and_lock_safe => ud_rm_use_and_lock_safe
    );
UD_RD_And_Inst8: entity work.design_1_system_cache_0_0_carry_and_72
     port map (
      Carry_IN => backend_rd_data_use_ii,
      M0_AXI_RVALID => M0_AXI_RVALID,
      \The_Bit[0].Using_FPGA.Using_Reset.FDS_Inst\ => \^m0_axi_rready\,
      lopt => lopt_30,
      lopt_1 => lopt_31
    );
UD_RD_And_Inst8b: entity work.\design_1_system_cache_0_0_carry_latch_and_n__parameterized3\
     port map (
      CO(0) => update_locked_tag_is_dead0,
      Carry_IN => backend_rd_data_use_ii,
      M0_AXI_RLAST => M0_AXI_RLAST,
      ri_allocate_reg => \^ri_allocate\,
      update_lock_release_reg => \^backend_rd_data_pop\,
      update_readback_available_reg => \^update_readback_available\,
      update_remove_locked => update_remove_locked
    );
UD_RD_And_Inst8c: entity work.\design_1_system_cache_0_0_carry_latch_and_n__parameterized1_73\
     port map (
      A_N => FIFO_WMA_Pointer_n_19,
      Carry_IN => backend_rd_data_use_ii,
      Carry_OUT => backend_rd_data_use,
      O => wma_pop,
      lopt => lopt_32,
      lopt_1 => lopt_33,
      lopt_2 => lopt_34,
      lopt_3 => lopt_35,
      lopt_4 => lopt_36,
      lopt_5 => lopt_37,
      lopt_6 => lopt_38,
      lopt_7 => lopt_39,
      lopt_8 => lopt_40,
      lopt_9 => S_3
    );
UD_RD_And_Inst9: entity work.design_1_system_cache_0_0_carry_and_74
     port map (
      Carry_IN => \^update_word_cnt_en\,
      Carry_OUT => backend_rd_data_use,
      Q => \^q\,
      lopt => lopt_36,
      lopt_1 => lopt_37,
      lopt_2 => lopt_38,
      ri_allocate_reg => \^ri_allocate\,
      update_data_we => \^update_data_we\,
      update_evict_ongoing_reg => update_evict_ongoing_reg_n_0,
      update_read_miss_ongoing_reg => \^long_external_burst.update_rb_pos_phase_reg_0\,
      update_rm_alloc_ongoing => update_rm_alloc_ongoing,
      update_word_cnt_last_reg => \^update_word_cnt_last\
    );
UD_RD_Or_Inst1: entity work.design_1_system_cache_0_0_carry_or_75
     port map (
      lopt => lopt_15,
      lopt_1 => lopt_16,
      ud_rm_available => ud_rm_available,
      update_read_miss_ongoing_reg => FIFO_RI_Pointer_n_11,
      update_read_miss_use_ok => update_read_miss_use_ok
    );
UD_RD_Or_Inst3: entity work.design_1_system_cache_0_0_carry_or_76
     port map (
      Carry_IN => \^update_word_cnt_en\,
      \Long_External_Burst.update_rb_pos_phase_reg\ => UD_RD_Or_Inst3_n_1,
      \Long_External_Burst.update_rb_pos_phase_reg_0\ => \^long_external_burst.update_rb_pos_phase_reg_1\,
      Q => \^q\,
      S => S_3,
      lopt => lopt_39,
      lopt_1 => lopt_40,
      ri_allocate_reg => \^ri_allocate\,
      update_data_we => \^update_data_we\,
      update_read_miss_ongoing_reg => \^long_external_burst.update_rb_pos_phase_reg_0\,
      \update_word_cnt_len_reg[5]\(3 downto 0) => \update_word_cnt_len_reg__0\(5 downto 2)
    );
UD_TagConf_And_Inst1: entity work.design_1_system_cache_0_0_carry_and_77
     port map (
      access_valid => access_valid,
      lopt => lopt_79,
      lopt_1 => lopt_80,
      update_match_addr => update_match_addr,
      update_tag_conflict => update_tag_conflict
    );
UD_TagConf_Compare_Inst1: entity work.design_1_system_cache_0_0_carry_compare
     port map (
      A_0 => A_0,
      \The_Compare[0].sel_reg\ => \The_Compare[0].sel_reg\,
      \The_Compare[2].sel_reg\ => \The_Compare[2].sel_reg\,
      lopt => lopt_75,
      lopt_1 => lopt_76,
      lopt_2 => lopt_77,
      lopt_3 => lopt_78,
      lopt_4 => lopt_79,
      lopt_5 => lopt_80,
      lopt_6 => access_valid,
      update_match_addr => update_match_addr,
      update_need_tag_write_carry => update_need_tag_write_carry
    );
UD_TagWrite_And_Inst1: entity work.design_1_system_cache_0_0_carry_and_78
     port map (
      lopt => lopt_67,
      lopt_1 => lopt_68,
      update_need_tag_write_pre4 => update_need_tag_write_pre4,
      update_need_tag_write_pre5 => update_need_tag_write_pre5,
      update_read_miss => update_read_miss
    );
UD_TagWrite_And_Inst2: entity work.design_1_system_cache_0_0_carry_and_79
     port map (
      lopt => lopt_73,
      lopt_1 => lopt_74,
      update_need_tag_write_carry => update_need_tag_write_carry,
      update_need_tag_write_pre1 => update_need_tag_write_pre1,
      update_valid => update_valid
    );
UD_TagWrite_Or_Inst1: entity work.design_1_system_cache_0_0_carry_or_80
     port map (
      lopt => lopt_67,
      lopt_1 => lopt_68,
      lopt_2 => update_read_miss,
      lopt_3 => lopt_69,
      lopt_4 => lopt_70,
      lopt_5 => S,
      lopt_6 => lopt_71,
      lopt_7 => lopt_72,
      lopt_8 => S_2,
      ud_new_tag_valid2 => ud_new_tag_valid2,
      update_need_tag_write_pre5 => update_need_tag_write_pre5
    );
UD_TagWrite_Or_Inst2: entity work.design_1_system_cache_0_0_carry_or_81
     port map (
      S => S,
      lopt => lopt_69,
      lopt_1 => lopt_70,
      update_need_tag_write_pre3 => update_need_tag_write_pre3,
      update_need_tag_write_pre4 => update_need_tag_write_pre4
    );
UD_TagWrite_Or_Inst3: entity work.design_1_system_cache_0_0_carry_or_82
     port map (
      S_2 => S_2,
      lopt => lopt_71,
      lopt_1 => lopt_72,
      update_need_tag_write_pre2 => update_need_tag_write_pre2,
      update_need_tag_write_pre3 => update_need_tag_write_pre3
    );
UD_TagWrite_Or_Inst4: entity work.design_1_system_cache_0_0_carry_or_83
     port map (
      lopt => lopt_73,
      lopt_1 => lopt_74,
      lopt_2 => update_valid,
      lopt_3 => lopt_75,
      lopt_4 => lopt_76,
      lopt_5 => \The_Compare[0].sel_reg\,
      lopt_6 => lopt_77,
      lopt_7 => lopt_78,
      lopt_8 => A_0,
      \update_info_reg[Allocate]\ => \update_info_reg[Allocate]\,
      update_need_tag_write_pre1 => update_need_tag_write_pre1,
      update_need_tag_write_pre2 => update_need_tag_write_pre2
    );
\Use_FPGA_1.LUT_Refresh_Inst_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFF7F"
    )
        port map (
      I0 => \^update_rm_alloc_ongoing_reg_0\,
      I1 => update_word_cnt_almost_last,
      I2 => update_need_tag_write,
      I3 => \^update_readback_available\,
      I4 => \^update_done_tag_write_reg_0\,
      I5 => update_remove_locked_safe3,
      O => \Use_FPGA_1.LUT_Refresh_Inst_i_3_n_0\
    );
\Using_FPGA.MUXCY_I_i_1__139\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF0D0000"
    )
        port map (
      I0 => \^lu_mem_releasing_lock\(0),
      I1 => \^update_release_tag[valid]\,
      I2 => lu_mem_removed_way_hold(0),
      I3 => lud_mem_conflict,
      I4 => DATA_OUTA(0),
      O => \lu_check_tag_hit_reg[0]\
    );
\Using_FPGA.MUXCY_I_i_1__144\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF0D0000"
    )
        port map (
      I0 => \^lu_mem_releasing_lock\(1),
      I1 => \^update_release_tag[valid]\,
      I2 => lu_mem_removed_way_hold(1),
      I3 => lud_mem_conflict,
      I4 => DATA_OUTA(1),
      O => \lu_check_tag_hit_reg[1]\
    );
\Using_FPGA.MUXCY_I_i_2__10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => update_lock_way,
      I1 => \^lu_check_valid_bits_reg[1]_0\,
      O => \^lu_mem_releasing_lock\(1)
    );
\Using_FPGA.MUXCY_I_i_2__11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => update_lock_way,
      I1 => \^lu_check_valid_bits_reg[1]_0\,
      O => \^lu_mem_releasing_lock\(0)
    );
\Using_FPGA.MUXCY_I_i_2__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFBF00"
    )
        port map (
      I0 => \^update_done_tag_write_reg_0\,
      I1 => update_need_tag_write,
      I2 => update_valid,
      I3 => \^long_external_burst.update_rb_pos_phase_reg_1\,
      I4 => \^update_readback_available\,
      O => update_remove_locked_safe3
    );
\Using_FPGA.MUXCY_I_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF6FF6"
    )
        port map (
      I0 => \update_release_tag[Addr]\(11),
      I1 => \lu_mem_info_reg[Addr][11]\(3),
      I2 => \update_release_tag[Addr]\(13),
      I3 => B_Vec(1),
      I4 => \lu_mem_info_reg[Addr][10]\,
      I5 => \Using_FPGA.MUXCY_I_i_8_n_0\,
      O => \^lu_check_valid_bits_reg[1]_0\
    );
\Using_FPGA.MUXCY_I_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF6FF6"
    )
        port map (
      I0 => \lu_mem_info_reg[Addr][11]\(0),
      I1 => \update_release_tag[Addr]\(6),
      I2 => \lu_mem_info_reg[Addr][11]\(1),
      I3 => \update_release_tag[Addr]\(7),
      I4 => \Using_FPGA.MUXCY_I_i_9_n_0\,
      O => \Using_FPGA.MUXCY_I_i_8_n_0\
    );
\Using_FPGA.MUXCY_I_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6FF6"
    )
        port map (
      I0 => \update_release_tag[Addr]\(8),
      I1 => \lu_mem_info_reg[Addr][11]\(2),
      I2 => \update_release_tag[Addr]\(12),
      I3 => B_Vec(0),
      O => \Using_FPGA.MUXCY_I_i_9_n_0\
    );
\bp_fifo_mem_reg[15][BRESP][0]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => bp_read_fifo_addr(0),
      A1 => bp_read_fifo_addr(1),
      A2 => bp_read_fifo_addr(2),
      A3 => bp_read_fifo_addr(3),
      CE => \^sel\,
      CLK => ACLK,
      D => M0_AXI_BRESP(0),
      Q => \bp_fifo_mem_reg[15][BRESP][0]_srl16_n_0\
    );
\bp_fifo_mem_reg[15][BRESP][1]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => bp_read_fifo_addr(0),
      A1 => bp_read_fifo_addr(1),
      A2 => bp_read_fifo_addr(2),
      A3 => bp_read_fifo_addr(3),
      CE => \^sel\,
      CLK => ACLK,
      D => M0_AXI_BRESP(1),
      Q => \bp_fifo_mem_reg[15][BRESP][1]_srl16_n_0\
    );
\bs_fifo_mem_reg[0][Src][0]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => '1',
      D => \bs_fifo_mem_reg[0][Src][0]_0\,
      Q => \^d\(0),
      R => '0'
    );
\bs_fifo_mem_reg[0][Src][1]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => '1',
      D => \bs_fifo_mem_reg[0][Src][1]_0\,
      Q => \^d\(1),
      R => '0'
    );
\bs_fifo_mem_reg[10][Src][0]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \^queue_push120_out\,
      D => \bs_fifo_mem_reg[9][Src]__0\(0),
      Q => \bs_fifo_mem_reg[10][Src]__0\(0),
      R => '0'
    );
\bs_fifo_mem_reg[10][Src][1]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \^queue_push120_out\,
      D => \bs_fifo_mem_reg[9][Src]__0\(1),
      Q => \bs_fifo_mem_reg[10][Src]__0\(1),
      R => '0'
    );
\bs_fifo_mem_reg[11][Src][0]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \^queue_push120_out\,
      D => \bs_fifo_mem_reg[10][Src]__0\(0),
      Q => \bs_fifo_mem_reg[11][Src]__0\(0),
      R => '0'
    );
\bs_fifo_mem_reg[11][Src][1]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \^queue_push120_out\,
      D => \bs_fifo_mem_reg[10][Src]__0\(1),
      Q => \bs_fifo_mem_reg[11][Src]__0\(1),
      R => '0'
    );
\bs_fifo_mem_reg[12][Src][0]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \^queue_push120_out\,
      D => \bs_fifo_mem_reg[11][Src]__0\(0),
      Q => \bs_fifo_mem_reg[12][Src]__0\(0),
      R => '0'
    );
\bs_fifo_mem_reg[12][Src][1]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \^queue_push120_out\,
      D => \bs_fifo_mem_reg[11][Src]__0\(1),
      Q => \bs_fifo_mem_reg[12][Src]__0\(1),
      R => '0'
    );
\bs_fifo_mem_reg[13][Src][0]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \^queue_push120_out\,
      D => \bs_fifo_mem_reg[12][Src]__0\(0),
      Q => \bs_fifo_mem_reg[13][Src]__0\(0),
      R => '0'
    );
\bs_fifo_mem_reg[13][Src][1]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \^queue_push120_out\,
      D => \bs_fifo_mem_reg[12][Src]__0\(1),
      Q => \bs_fifo_mem_reg[13][Src]__0\(1),
      R => '0'
    );
\bs_fifo_mem_reg[14][Src][0]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \^queue_push120_out\,
      D => \bs_fifo_mem_reg[13][Src]__0\(0),
      Q => \bs_fifo_mem_reg[14][Src]__0\(0),
      R => '0'
    );
\bs_fifo_mem_reg[14][Src][1]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \^queue_push120_out\,
      D => \bs_fifo_mem_reg[13][Src]__0\(1),
      Q => \bs_fifo_mem_reg[14][Src]__0\(1),
      R => '0'
    );
\bs_fifo_mem_reg[15][Port_Num][0]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => bs_read_fifo_addr(0),
      A1 => bs_read_fifo_addr(1),
      A2 => bs_read_fifo_addr(2),
      A3 => bs_read_fifo_addr(3),
      CE => \^queue_push120_out\,
      CLK => ACLK,
      D => \write_req_info[0][Port_Num]\(0),
      Q => \bs_fifo_mem_reg[15][Port_Num][0]_srl16_n_0\
    );
\bs_fifo_mem_reg[15][Slv][-1111111111]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => bs_read_fifo_addr(0),
      A1 => bs_read_fifo_addr(1),
      A2 => bs_read_fifo_addr(2),
      A3 => bs_read_fifo_addr(3),
      CE => \^queue_push120_out\,
      CLK => ACLK,
      D => s2b_n_0,
      Q => \bs_fifo_mem_reg[15][Slv][-1111111111]_srl16_n_0\
    );
\bs_fifo_mem_reg[15][Src][0]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \^queue_push120_out\,
      D => \bs_fifo_mem_reg[14][Src]__0\(0),
      Q => \bs_fifo_mem_reg[15][Src]__0\(0),
      R => '0'
    );
\bs_fifo_mem_reg[15][Src][1]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \^queue_push120_out\,
      D => \bs_fifo_mem_reg[14][Src]__0\(1),
      Q => \bs_fifo_mem_reg[15][Src]__0\(1),
      R => '0'
    );
\bs_fifo_mem_reg[1][Src][0]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \^queue_push120_out\,
      D => \^d\(0),
      Q => \bs_fifo_mem_reg[1][Src]__0\(0),
      R => '0'
    );
\bs_fifo_mem_reg[1][Src][1]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \^queue_push120_out\,
      D => \^d\(1),
      Q => \bs_fifo_mem_reg[1][Src]__0\(1),
      R => '0'
    );
\bs_fifo_mem_reg[2][Src][0]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \^queue_push120_out\,
      D => \bs_fifo_mem_reg[1][Src]__0\(0),
      Q => \bs_fifo_mem_reg[2][Src]__0\(0),
      R => '0'
    );
\bs_fifo_mem_reg[2][Src][1]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \^queue_push120_out\,
      D => \bs_fifo_mem_reg[1][Src]__0\(1),
      Q => \bs_fifo_mem_reg[2][Src]__0\(1),
      R => '0'
    );
\bs_fifo_mem_reg[3][Src][0]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \^queue_push120_out\,
      D => \bs_fifo_mem_reg[2][Src]__0\(0),
      Q => \bs_fifo_mem_reg[3][Src]__0\(0),
      R => '0'
    );
\bs_fifo_mem_reg[3][Src][1]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \^queue_push120_out\,
      D => \bs_fifo_mem_reg[2][Src]__0\(1),
      Q => \bs_fifo_mem_reg[3][Src]__0\(1),
      R => '0'
    );
\bs_fifo_mem_reg[4][Src][0]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \^queue_push120_out\,
      D => \bs_fifo_mem_reg[3][Src]__0\(0),
      Q => \bs_fifo_mem_reg[4][Src]__0\(0),
      R => '0'
    );
\bs_fifo_mem_reg[4][Src][1]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \^queue_push120_out\,
      D => \bs_fifo_mem_reg[3][Src]__0\(1),
      Q => \bs_fifo_mem_reg[4][Src]__0\(1),
      R => '0'
    );
\bs_fifo_mem_reg[5][Src][0]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \^queue_push120_out\,
      D => \bs_fifo_mem_reg[4][Src]__0\(0),
      Q => \bs_fifo_mem_reg[5][Src]__0\(0),
      R => '0'
    );
\bs_fifo_mem_reg[5][Src][1]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \^queue_push120_out\,
      D => \bs_fifo_mem_reg[4][Src]__0\(1),
      Q => \bs_fifo_mem_reg[5][Src]__0\(1),
      R => '0'
    );
\bs_fifo_mem_reg[6][Src][0]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \^queue_push120_out\,
      D => \bs_fifo_mem_reg[5][Src]__0\(0),
      Q => \bs_fifo_mem_reg[6][Src]__0\(0),
      R => '0'
    );
\bs_fifo_mem_reg[6][Src][1]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \^queue_push120_out\,
      D => \bs_fifo_mem_reg[5][Src]__0\(1),
      Q => \bs_fifo_mem_reg[6][Src]__0\(1),
      R => '0'
    );
\bs_fifo_mem_reg[7][Src][0]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \^queue_push120_out\,
      D => \bs_fifo_mem_reg[6][Src]__0\(0),
      Q => \bs_fifo_mem_reg[7][Src]__0\(0),
      R => '0'
    );
\bs_fifo_mem_reg[7][Src][1]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \^queue_push120_out\,
      D => \bs_fifo_mem_reg[6][Src]__0\(1),
      Q => \bs_fifo_mem_reg[7][Src]__0\(1),
      R => '0'
    );
\bs_fifo_mem_reg[8][Src][0]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \^queue_push120_out\,
      D => \bs_fifo_mem_reg[7][Src]__0\(0),
      Q => \bs_fifo_mem_reg[8][Src]__0\(0),
      R => '0'
    );
\bs_fifo_mem_reg[8][Src][1]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \^queue_push120_out\,
      D => \bs_fifo_mem_reg[7][Src]__0\(1),
      Q => \bs_fifo_mem_reg[8][Src]__0\(1),
      R => '0'
    );
\bs_fifo_mem_reg[9][Src][0]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \^queue_push120_out\,
      D => \bs_fifo_mem_reg[8][Src]__0\(0),
      Q => \bs_fifo_mem_reg[9][Src]__0\(0),
      R => '0'
    );
\bs_fifo_mem_reg[9][Src][1]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \^queue_push120_out\,
      D => \bs_fifo_mem_reg[8][Src]__0\(1),
      Q => \bs_fifo_mem_reg[9][Src]__0\(1),
      R => '0'
    );
\bs_port_num_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => FIFO_BS_Pointer_n_7,
      D => \bs_fifo_mem_reg[15][Port_Num][0]_srl16_n_0\,
      Q => \^s_axi_bid_reg[0]\,
      R => \^q\
    );
bs_slv_reg: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => FIFO_BS_Pointer_n_7,
      D => \bs_fifo_mem_reg[15][Slv][-1111111111]_srl16_n_0\,
      Q => bs_slv,
      R => \^q\
    );
\bs_src_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => FIFO_BS_Pointer_n_7,
      D => \bs_fifo_mem[15][Src]\(0),
      Q => bs_src(0),
      R => \^q\
    );
\bs_src_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => FIFO_BS_Pointer_n_7,
      D => \bs_fifo_mem[15][Src]\(1),
      Q => bs_src(1),
      R => \^q\
    );
\e_fifo_mem_reg[15][Offset][10]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => e_read_fifo_addr(0),
      A1 => e_read_fifo_addr(1),
      A2 => e_read_fifo_addr(2),
      A3 => e_read_fifo_addr(3),
      CE => queue_push125_out,
      CLK => ACLK,
      D => \update_info_reg[Addr][31]\(10),
      Q => \e_fifo_mem_reg[15][Offset][10]_srl16_n_0\
    );
\e_fifo_mem_reg[15][Offset][11]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => e_read_fifo_addr(0),
      A1 => e_read_fifo_addr(1),
      A2 => e_read_fifo_addr(2),
      A3 => e_read_fifo_addr(3),
      CE => queue_push125_out,
      CLK => ACLK,
      D => \update_info_reg[Addr][31]\(11),
      Q => \e_fifo_mem_reg[15][Offset][11]_srl16_n_0\
    );
\e_fifo_mem_reg[15][Offset][12]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => e_read_fifo_addr(0),
      A1 => e_read_fifo_addr(1),
      A2 => e_read_fifo_addr(2),
      A3 => e_read_fifo_addr(3),
      CE => queue_push125_out,
      CLK => ACLK,
      D => \update_info_reg[Addr][31]\(12),
      Q => \e_fifo_mem_reg[15][Offset][12]_srl16_n_0\
    );
\e_fifo_mem_reg[15][Offset][13]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => e_read_fifo_addr(0),
      A1 => e_read_fifo_addr(1),
      A2 => e_read_fifo_addr(2),
      A3 => e_read_fifo_addr(3),
      CE => queue_push125_out,
      CLK => ACLK,
      D => \update_info_reg[Addr][31]\(13),
      Q => \e_fifo_mem_reg[15][Offset][13]_srl16_n_0\
    );
\e_fifo_mem_reg[15][Offset][6]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => e_read_fifo_addr(0),
      A1 => e_read_fifo_addr(1),
      A2 => e_read_fifo_addr(2),
      A3 => e_read_fifo_addr(3),
      CE => queue_push125_out,
      CLK => ACLK,
      D => \update_info_reg[Addr][31]\(6),
      Q => \e_fifo_mem_reg[15][Offset][6]_srl16_n_0\
    );
\e_fifo_mem_reg[15][Offset][7]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => e_read_fifo_addr(0),
      A1 => e_read_fifo_addr(1),
      A2 => e_read_fifo_addr(2),
      A3 => e_read_fifo_addr(3),
      CE => queue_push125_out,
      CLK => ACLK,
      D => \update_info_reg[Addr][31]\(7),
      Q => \e_fifo_mem_reg[15][Offset][7]_srl16_n_0\
    );
\e_fifo_mem_reg[15][Offset][8]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => e_read_fifo_addr(0),
      A1 => e_read_fifo_addr(1),
      A2 => e_read_fifo_addr(2),
      A3 => e_read_fifo_addr(3),
      CE => queue_push125_out,
      CLK => ACLK,
      D => \update_info_reg[Addr][31]\(8),
      Q => \e_fifo_mem_reg[15][Offset][8]_srl16_n_0\
    );
\e_fifo_mem_reg[15][Offset][9]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => e_read_fifo_addr(0),
      A1 => e_read_fifo_addr(1),
      A2 => e_read_fifo_addr(2),
      A3 => e_read_fifo_addr(3),
      CE => queue_push125_out,
      CLK => ACLK,
      D => \update_info_reg[Addr][31]\(9),
      Q => \e_fifo_mem_reg[15][Offset][9]_srl16_n_0\
    );
\e_fifo_mem_reg[15][Way][0]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => e_read_fifo_addr(0),
      A1 => e_read_fifo_addr(1),
      A2 => e_read_fifo_addr(2),
      A3 => e_read_fifo_addr(3),
      CE => queue_push125_out,
      CLK => ACLK,
      D => update_way,
      Q => \e_fifo_mem_reg[15][Way][0]_srl16_n_0\
    );
lookup_next_is_last_beat_i_10: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6FF6"
    )
        port map (
      I0 => \update_release_tag[Addr]\(7),
      I1 => \lu_mem_info_reg[Addr][11]\(1),
      I2 => \update_release_tag[Addr]\(6),
      I3 => \lu_mem_info_reg[Addr][11]\(0),
      O => lookup_next_is_last_beat_i_10_n_0
    );
lookup_next_is_last_beat_i_11: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6FF6"
    )
        port map (
      I0 => \update_release_tag[Addr]\(11),
      I1 => \lu_mem_info_reg[Addr][11]\(3),
      I2 => \update_release_tag[Addr]\(13),
      I3 => B_Vec(1),
      O => lookup_next_is_last_beat_i_11_n_0
    );
lookup_next_is_last_beat_i_9: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFFEFFFF"
    )
        port map (
      I0 => lookup_next_is_last_beat_i_10_n_0,
      I1 => \Using_FPGA.MUXCY_I_i_9_n_0\,
      I2 => \lu_mem_info_reg[Addr][10]\,
      I3 => lookup_next_is_last_beat_i_11_n_0,
      I4 => lud_mem_waiting_for_pipe_reg,
      I5 => lookup_offset_first,
      O => \lookup_offset_len_cnt_reg[3]\
    );
\lu_check_valid_bits[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF0D0000"
    )
        port map (
      I0 => \^lu_mem_releasing_lock\(0),
      I1 => \^update_release_tag[valid]\,
      I2 => lu_mem_removed_way_hold(0),
      I3 => lud_mem_conflict,
      I4 => DATA_OUTA(0),
      O => \lu_check_valid_bits_reg[1]\(0)
    );
\lu_check_valid_bits[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF0D0000"
    )
        port map (
      I0 => \^lu_mem_releasing_lock\(1),
      I1 => \^update_release_tag[valid]\,
      I2 => lu_mem_removed_way_hold(1),
      I3 => lud_mem_conflict,
      I4 => DATA_OUTA(1),
      O => \lu_check_valid_bits_reg[1]\(1)
    );
\ri_addr_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => UD_RD_And_Inst7_n_3,
      D => \ri_fifo_mem_reg[15][Addr][0]_srl16_n_0\,
      Q => \ri_addr_reg_n_0_[0]\,
      R => \^q\
    );
\ri_addr_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => UD_RD_And_Inst7_n_3,
      D => \ri_fifo_mem_reg[15][Addr][10]_srl16_n_0\,
      Q => update_tag_unlock_addr(10),
      R => \^q\
    );
\ri_addr_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => UD_RD_And_Inst7_n_3,
      D => \ri_fifo_mem_reg[15][Addr][11]_srl16_n_0\,
      Q => update_tag_unlock_addr(11),
      R => \^q\
    );
\ri_addr_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => UD_RD_And_Inst7_n_3,
      D => \ri_fifo_mem_reg[15][Addr][12]_srl16_n_0\,
      Q => update_tag_unlock_addr(12),
      R => \^q\
    );
\ri_addr_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => UD_RD_And_Inst7_n_3,
      D => \ri_fifo_mem_reg[15][Addr][13]_srl16_n_0\,
      Q => update_tag_unlock_addr(13),
      R => \^q\
    );
\ri_addr_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => UD_RD_And_Inst7_n_3,
      D => \ri_fifo_mem_reg[15][Addr][14]_srl16_n_0\,
      Q => \^not_using_xpm.using_bram.native.using_b36_sx.the_brams[1].ramb36_i1\(0),
      R => \^q\
    );
\ri_addr_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => UD_RD_And_Inst7_n_3,
      D => \ri_fifo_mem_reg[15][Addr][15]_srl16_n_0\,
      Q => \^not_using_xpm.using_bram.native.using_b36_sx.the_brams[1].ramb36_i1\(1),
      R => \^q\
    );
\ri_addr_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => UD_RD_And_Inst7_n_3,
      D => \ri_fifo_mem_reg[15][Addr][16]_srl16_n_0\,
      Q => \^not_using_xpm.using_bram.native.using_b36_sx.the_brams[1].ramb36_i1\(2),
      R => \^q\
    );
\ri_addr_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => UD_RD_And_Inst7_n_3,
      D => \ri_fifo_mem_reg[15][Addr][17]_srl16_n_0\,
      Q => \^not_using_xpm.using_bram.native.using_b36_sx.the_brams[1].ramb36_i1\(3),
      R => \^q\
    );
\ri_addr_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => UD_RD_And_Inst7_n_3,
      D => \ri_fifo_mem_reg[15][Addr][18]_srl16_n_0\,
      Q => \^not_using_xpm.using_bram.native.using_b36_sx.the_brams[1].ramb36_i1\(4),
      R => \^q\
    );
\ri_addr_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => UD_RD_And_Inst7_n_3,
      D => \ri_fifo_mem_reg[15][Addr][19]_srl16_n_0\,
      Q => \^not_using_xpm.using_bram.native.using_b36_sx.the_brams[1].ramb36_i1\(5),
      R => \^q\
    );
\ri_addr_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => UD_RD_And_Inst7_n_3,
      D => \ri_fifo_mem_reg[15][Addr][1]_srl16_n_0\,
      Q => \ri_addr_reg_n_0_[1]\,
      R => \^q\
    );
\ri_addr_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => UD_RD_And_Inst7_n_3,
      D => \ri_fifo_mem_reg[15][Addr][20]_srl16_n_0\,
      Q => \^not_using_xpm.using_bram.native.using_b36_sx.the_brams[1].ramb36_i1\(6),
      R => \^q\
    );
\ri_addr_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => UD_RD_And_Inst7_n_3,
      D => \ri_fifo_mem_reg[15][Addr][21]_srl16_n_0\,
      Q => \^not_using_xpm.using_bram.native.using_b36_sx.the_brams[1].ramb36_i1\(7),
      R => \^q\
    );
\ri_addr_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => UD_RD_And_Inst7_n_3,
      D => \ri_fifo_mem_reg[15][Addr][22]_srl16_n_0\,
      Q => \^not_using_xpm.using_bram.native.using_b36_sx.the_brams[1].ramb36_i1\(8),
      R => \^q\
    );
\ri_addr_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => UD_RD_And_Inst7_n_3,
      D => \ri_fifo_mem_reg[15][Addr][23]_srl16_n_0\,
      Q => \^not_using_xpm.using_bram.native.using_b36_sx.the_brams[1].ramb36_i1\(9),
      R => \^q\
    );
\ri_addr_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => UD_RD_And_Inst7_n_3,
      D => \ri_fifo_mem_reg[15][Addr][24]_srl16_n_0\,
      Q => \^not_using_xpm.using_bram.native.using_b36_sx.the_brams[1].ramb36_i1\(10),
      R => \^q\
    );
\ri_addr_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => UD_RD_And_Inst7_n_3,
      D => \ri_fifo_mem_reg[15][Addr][25]_srl16_n_0\,
      Q => \^not_using_xpm.using_bram.native.using_b36_sx.the_brams[1].ramb36_i1\(11),
      R => \^q\
    );
\ri_addr_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => UD_RD_And_Inst7_n_3,
      D => \ri_fifo_mem_reg[15][Addr][26]_srl16_n_0\,
      Q => \^not_using_xpm.using_bram.native.using_b36_sx.the_brams[1].ramb36_i1\(12),
      R => \^q\
    );
\ri_addr_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => UD_RD_And_Inst7_n_3,
      D => \ri_fifo_mem_reg[15][Addr][27]_srl16_n_0\,
      Q => \^not_using_xpm.using_bram.native.using_b36_sx.the_brams[1].ramb36_i1\(13),
      R => \^q\
    );
\ri_addr_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => UD_RD_And_Inst7_n_3,
      D => \ri_fifo_mem_reg[15][Addr][28]_srl16_n_0\,
      Q => \^not_using_xpm.using_bram.native.using_b36_sx.the_brams[1].ramb36_i1\(14),
      R => \^q\
    );
\ri_addr_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => UD_RD_And_Inst7_n_3,
      D => \ri_fifo_mem_reg[15][Addr][29]_srl16_n_0\,
      Q => \^not_using_xpm.using_bram.native.using_b36_sx.the_brams[1].ramb36_i1\(15),
      R => \^q\
    );
\ri_addr_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => UD_RD_And_Inst7_n_3,
      D => \ri_fifo_mem_reg[15][Addr][2]_srl16_n_0\,
      Q => \ri_addr_reg_n_0_[2]\,
      R => \^q\
    );
\ri_addr_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => UD_RD_And_Inst7_n_3,
      D => \ri_fifo_mem_reg[15][Addr][30]_srl16_n_0\,
      Q => \^not_using_xpm.using_bram.native.using_b36_sx.the_brams[1].ramb36_i1\(16),
      R => \^q\
    );
\ri_addr_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => UD_RD_And_Inst7_n_3,
      D => \ri_fifo_mem_reg[15][Addr][31]_srl16_n_0\,
      Q => \^not_using_xpm.using_bram.native.using_b36_sx.the_brams[1].ramb36_i1\(17),
      R => \^q\
    );
\ri_addr_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => UD_RD_And_Inst7_n_3,
      D => \ri_fifo_mem_reg[15][Addr][3]_srl16_n_0\,
      Q => \ri_addr_reg_n_0_[3]\,
      R => \^q\
    );
\ri_addr_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => UD_RD_And_Inst7_n_3,
      D => \ri_fifo_mem_reg[15][Addr][4]_srl16_n_0\,
      Q => \ri_addr_reg_n_0_[4]\,
      R => \^q\
    );
\ri_addr_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => UD_RD_And_Inst7_n_3,
      D => \ri_fifo_mem_reg[15][Addr][5]_srl16_n_0\,
      Q => \ri_addr_reg_n_0_[5]\,
      R => \^q\
    );
\ri_addr_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => UD_RD_And_Inst7_n_3,
      D => \ri_fifo_mem_reg[15][Addr][6]_srl16_n_0\,
      Q => update_tag_unlock_addr(6),
      R => \^q\
    );
\ri_addr_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => UD_RD_And_Inst7_n_3,
      D => \ri_fifo_mem_reg[15][Addr][7]_srl16_n_0\,
      Q => update_tag_unlock_addr(7),
      R => \^q\
    );
\ri_addr_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => UD_RD_And_Inst7_n_3,
      D => \ri_fifo_mem_reg[15][Addr][8]_srl16_n_0\,
      Q => update_tag_unlock_addr(8),
      R => \^q\
    );
\ri_addr_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => UD_RD_And_Inst7_n_3,
      D => \ri_fifo_mem_reg[15][Addr][9]_srl16_n_0\,
      Q => update_tag_unlock_addr(9),
      R => \^q\
    );
ri_allocate_reg: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => UD_RD_And_Inst7_n_3,
      D => \ri_fifo_mem_reg[15][Allocate][-1111111111]_srl16_n_0\,
      Q => \^ri_allocate\,
      R => \^q\
    );
ri_evicted_reg: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => UD_RD_And_Inst7_n_3,
      D => \ri_fifo_mem_reg[15][Evicted_Line][-1111111111]_srl16_n_0\,
      Q => ri_evicted,
      R => \^q\
    );
\ri_fifo_mem_reg[15][Addr][0]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => ri_read_fifo_addr(0),
      A1 => ri_read_fifo_addr(1),
      A2 => ri_read_fifo_addr(2),
      A3 => ri_read_fifo_addr(3),
      CE => \^use_fpga.almost_empty_inst\,
      CLK => ACLK,
      D => \update_info_reg[Addr][31]\(0),
      Q => \ri_fifo_mem_reg[15][Addr][0]_srl16_n_0\
    );
\ri_fifo_mem_reg[15][Addr][10]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => ri_read_fifo_addr(0),
      A1 => ri_read_fifo_addr(1),
      A2 => ri_read_fifo_addr(2),
      A3 => ri_read_fifo_addr(3),
      CE => \^use_fpga.almost_empty_inst\,
      CLK => ACLK,
      D => \update_info_reg[Addr][31]\(10),
      Q => \ri_fifo_mem_reg[15][Addr][10]_srl16_n_0\
    );
\ri_fifo_mem_reg[15][Addr][11]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => ri_read_fifo_addr(0),
      A1 => ri_read_fifo_addr(1),
      A2 => ri_read_fifo_addr(2),
      A3 => ri_read_fifo_addr(3),
      CE => \^use_fpga.almost_empty_inst\,
      CLK => ACLK,
      D => \update_info_reg[Addr][31]\(11),
      Q => \ri_fifo_mem_reg[15][Addr][11]_srl16_n_0\
    );
\ri_fifo_mem_reg[15][Addr][12]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => ri_read_fifo_addr(0),
      A1 => ri_read_fifo_addr(1),
      A2 => ri_read_fifo_addr(2),
      A3 => ri_read_fifo_addr(3),
      CE => \^use_fpga.almost_empty_inst\,
      CLK => ACLK,
      D => \update_info_reg[Addr][31]\(12),
      Q => \ri_fifo_mem_reg[15][Addr][12]_srl16_n_0\
    );
\ri_fifo_mem_reg[15][Addr][13]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => ri_read_fifo_addr(0),
      A1 => ri_read_fifo_addr(1),
      A2 => ri_read_fifo_addr(2),
      A3 => ri_read_fifo_addr(3),
      CE => \^use_fpga.almost_empty_inst\,
      CLK => ACLK,
      D => \update_info_reg[Addr][31]\(13),
      Q => \ri_fifo_mem_reg[15][Addr][13]_srl16_n_0\
    );
\ri_fifo_mem_reg[15][Addr][14]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => ri_read_fifo_addr(0),
      A1 => ri_read_fifo_addr(1),
      A2 => ri_read_fifo_addr(2),
      A3 => ri_read_fifo_addr(3),
      CE => \^use_fpga.almost_empty_inst\,
      CLK => ACLK,
      D => \update_info_reg[Addr][31]\(14),
      Q => \ri_fifo_mem_reg[15][Addr][14]_srl16_n_0\
    );
\ri_fifo_mem_reg[15][Addr][15]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => ri_read_fifo_addr(0),
      A1 => ri_read_fifo_addr(1),
      A2 => ri_read_fifo_addr(2),
      A3 => ri_read_fifo_addr(3),
      CE => \^use_fpga.almost_empty_inst\,
      CLK => ACLK,
      D => \update_info_reg[Addr][31]\(15),
      Q => \ri_fifo_mem_reg[15][Addr][15]_srl16_n_0\
    );
\ri_fifo_mem_reg[15][Addr][16]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => ri_read_fifo_addr(0),
      A1 => ri_read_fifo_addr(1),
      A2 => ri_read_fifo_addr(2),
      A3 => ri_read_fifo_addr(3),
      CE => \^use_fpga.almost_empty_inst\,
      CLK => ACLK,
      D => \update_info_reg[Addr][31]\(16),
      Q => \ri_fifo_mem_reg[15][Addr][16]_srl16_n_0\
    );
\ri_fifo_mem_reg[15][Addr][17]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => ri_read_fifo_addr(0),
      A1 => ri_read_fifo_addr(1),
      A2 => ri_read_fifo_addr(2),
      A3 => ri_read_fifo_addr(3),
      CE => \^use_fpga.almost_empty_inst\,
      CLK => ACLK,
      D => \update_info_reg[Addr][31]\(17),
      Q => \ri_fifo_mem_reg[15][Addr][17]_srl16_n_0\
    );
\ri_fifo_mem_reg[15][Addr][18]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => ri_read_fifo_addr(0),
      A1 => ri_read_fifo_addr(1),
      A2 => ri_read_fifo_addr(2),
      A3 => ri_read_fifo_addr(3),
      CE => \^use_fpga.almost_empty_inst\,
      CLK => ACLK,
      D => \update_info_reg[Addr][31]\(18),
      Q => \ri_fifo_mem_reg[15][Addr][18]_srl16_n_0\
    );
\ri_fifo_mem_reg[15][Addr][19]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => ri_read_fifo_addr(0),
      A1 => ri_read_fifo_addr(1),
      A2 => ri_read_fifo_addr(2),
      A3 => ri_read_fifo_addr(3),
      CE => \^use_fpga.almost_empty_inst\,
      CLK => ACLK,
      D => \update_info_reg[Addr][31]\(19),
      Q => \ri_fifo_mem_reg[15][Addr][19]_srl16_n_0\
    );
\ri_fifo_mem_reg[15][Addr][1]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => ri_read_fifo_addr(0),
      A1 => ri_read_fifo_addr(1),
      A2 => ri_read_fifo_addr(2),
      A3 => ri_read_fifo_addr(3),
      CE => \^use_fpga.almost_empty_inst\,
      CLK => ACLK,
      D => \update_info_reg[Addr][31]\(1),
      Q => \ri_fifo_mem_reg[15][Addr][1]_srl16_n_0\
    );
\ri_fifo_mem_reg[15][Addr][20]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => ri_read_fifo_addr(0),
      A1 => ri_read_fifo_addr(1),
      A2 => ri_read_fifo_addr(2),
      A3 => ri_read_fifo_addr(3),
      CE => \^use_fpga.almost_empty_inst\,
      CLK => ACLK,
      D => \update_info_reg[Addr][31]\(20),
      Q => \ri_fifo_mem_reg[15][Addr][20]_srl16_n_0\
    );
\ri_fifo_mem_reg[15][Addr][21]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => ri_read_fifo_addr(0),
      A1 => ri_read_fifo_addr(1),
      A2 => ri_read_fifo_addr(2),
      A3 => ri_read_fifo_addr(3),
      CE => \^use_fpga.almost_empty_inst\,
      CLK => ACLK,
      D => \update_info_reg[Addr][31]\(21),
      Q => \ri_fifo_mem_reg[15][Addr][21]_srl16_n_0\
    );
\ri_fifo_mem_reg[15][Addr][22]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => ri_read_fifo_addr(0),
      A1 => ri_read_fifo_addr(1),
      A2 => ri_read_fifo_addr(2),
      A3 => ri_read_fifo_addr(3),
      CE => \^use_fpga.almost_empty_inst\,
      CLK => ACLK,
      D => \update_info_reg[Addr][31]\(22),
      Q => \ri_fifo_mem_reg[15][Addr][22]_srl16_n_0\
    );
\ri_fifo_mem_reg[15][Addr][23]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => ri_read_fifo_addr(0),
      A1 => ri_read_fifo_addr(1),
      A2 => ri_read_fifo_addr(2),
      A3 => ri_read_fifo_addr(3),
      CE => \^use_fpga.almost_empty_inst\,
      CLK => ACLK,
      D => \update_info_reg[Addr][31]\(23),
      Q => \ri_fifo_mem_reg[15][Addr][23]_srl16_n_0\
    );
\ri_fifo_mem_reg[15][Addr][24]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => ri_read_fifo_addr(0),
      A1 => ri_read_fifo_addr(1),
      A2 => ri_read_fifo_addr(2),
      A3 => ri_read_fifo_addr(3),
      CE => \^use_fpga.almost_empty_inst\,
      CLK => ACLK,
      D => \update_info_reg[Addr][31]\(24),
      Q => \ri_fifo_mem_reg[15][Addr][24]_srl16_n_0\
    );
\ri_fifo_mem_reg[15][Addr][25]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => ri_read_fifo_addr(0),
      A1 => ri_read_fifo_addr(1),
      A2 => ri_read_fifo_addr(2),
      A3 => ri_read_fifo_addr(3),
      CE => \^use_fpga.almost_empty_inst\,
      CLK => ACLK,
      D => \update_info_reg[Addr][31]\(25),
      Q => \ri_fifo_mem_reg[15][Addr][25]_srl16_n_0\
    );
\ri_fifo_mem_reg[15][Addr][26]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => ri_read_fifo_addr(0),
      A1 => ri_read_fifo_addr(1),
      A2 => ri_read_fifo_addr(2),
      A3 => ri_read_fifo_addr(3),
      CE => \^use_fpga.almost_empty_inst\,
      CLK => ACLK,
      D => \update_info_reg[Addr][31]\(26),
      Q => \ri_fifo_mem_reg[15][Addr][26]_srl16_n_0\
    );
\ri_fifo_mem_reg[15][Addr][27]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => ri_read_fifo_addr(0),
      A1 => ri_read_fifo_addr(1),
      A2 => ri_read_fifo_addr(2),
      A3 => ri_read_fifo_addr(3),
      CE => \^use_fpga.almost_empty_inst\,
      CLK => ACLK,
      D => \update_info_reg[Addr][31]\(27),
      Q => \ri_fifo_mem_reg[15][Addr][27]_srl16_n_0\
    );
\ri_fifo_mem_reg[15][Addr][28]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => ri_read_fifo_addr(0),
      A1 => ri_read_fifo_addr(1),
      A2 => ri_read_fifo_addr(2),
      A3 => ri_read_fifo_addr(3),
      CE => \^use_fpga.almost_empty_inst\,
      CLK => ACLK,
      D => \update_info_reg[Addr][31]\(28),
      Q => \ri_fifo_mem_reg[15][Addr][28]_srl16_n_0\
    );
\ri_fifo_mem_reg[15][Addr][29]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => ri_read_fifo_addr(0),
      A1 => ri_read_fifo_addr(1),
      A2 => ri_read_fifo_addr(2),
      A3 => ri_read_fifo_addr(3),
      CE => \^use_fpga.almost_empty_inst\,
      CLK => ACLK,
      D => \update_info_reg[Addr][31]\(29),
      Q => \ri_fifo_mem_reg[15][Addr][29]_srl16_n_0\
    );
\ri_fifo_mem_reg[15][Addr][2]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => ri_read_fifo_addr(0),
      A1 => ri_read_fifo_addr(1),
      A2 => ri_read_fifo_addr(2),
      A3 => ri_read_fifo_addr(3),
      CE => \^use_fpga.almost_empty_inst\,
      CLK => ACLK,
      D => \update_info_reg[Addr][31]\(2),
      Q => \ri_fifo_mem_reg[15][Addr][2]_srl16_n_0\
    );
\ri_fifo_mem_reg[15][Addr][30]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => ri_read_fifo_addr(0),
      A1 => ri_read_fifo_addr(1),
      A2 => ri_read_fifo_addr(2),
      A3 => ri_read_fifo_addr(3),
      CE => \^use_fpga.almost_empty_inst\,
      CLK => ACLK,
      D => \update_info_reg[Addr][31]\(30),
      Q => \ri_fifo_mem_reg[15][Addr][30]_srl16_n_0\
    );
\ri_fifo_mem_reg[15][Addr][31]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => ri_read_fifo_addr(0),
      A1 => ri_read_fifo_addr(1),
      A2 => ri_read_fifo_addr(2),
      A3 => ri_read_fifo_addr(3),
      CE => \^use_fpga.almost_empty_inst\,
      CLK => ACLK,
      D => \update_info_reg[Addr][31]\(31),
      Q => \ri_fifo_mem_reg[15][Addr][31]_srl16_n_0\
    );
\ri_fifo_mem_reg[15][Addr][3]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => ri_read_fifo_addr(0),
      A1 => ri_read_fifo_addr(1),
      A2 => ri_read_fifo_addr(2),
      A3 => ri_read_fifo_addr(3),
      CE => \^use_fpga.almost_empty_inst\,
      CLK => ACLK,
      D => \update_info_reg[Addr][31]\(3),
      Q => \ri_fifo_mem_reg[15][Addr][3]_srl16_n_0\
    );
\ri_fifo_mem_reg[15][Addr][4]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => ri_read_fifo_addr(0),
      A1 => ri_read_fifo_addr(1),
      A2 => ri_read_fifo_addr(2),
      A3 => ri_read_fifo_addr(3),
      CE => \^use_fpga.almost_empty_inst\,
      CLK => ACLK,
      D => \update_info_reg[Addr][31]\(4),
      Q => \ri_fifo_mem_reg[15][Addr][4]_srl16_n_0\
    );
\ri_fifo_mem_reg[15][Addr][5]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => ri_read_fifo_addr(0),
      A1 => ri_read_fifo_addr(1),
      A2 => ri_read_fifo_addr(2),
      A3 => ri_read_fifo_addr(3),
      CE => \^use_fpga.almost_empty_inst\,
      CLK => ACLK,
      D => \update_info_reg[Addr][31]\(5),
      Q => \ri_fifo_mem_reg[15][Addr][5]_srl16_n_0\
    );
\ri_fifo_mem_reg[15][Addr][6]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => ri_read_fifo_addr(0),
      A1 => ri_read_fifo_addr(1),
      A2 => ri_read_fifo_addr(2),
      A3 => ri_read_fifo_addr(3),
      CE => \^use_fpga.almost_empty_inst\,
      CLK => ACLK,
      D => \update_info_reg[Addr][31]\(6),
      Q => \ri_fifo_mem_reg[15][Addr][6]_srl16_n_0\
    );
\ri_fifo_mem_reg[15][Addr][7]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => ri_read_fifo_addr(0),
      A1 => ri_read_fifo_addr(1),
      A2 => ri_read_fifo_addr(2),
      A3 => ri_read_fifo_addr(3),
      CE => \^use_fpga.almost_empty_inst\,
      CLK => ACLK,
      D => \update_info_reg[Addr][31]\(7),
      Q => \ri_fifo_mem_reg[15][Addr][7]_srl16_n_0\
    );
\ri_fifo_mem_reg[15][Addr][8]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => ri_read_fifo_addr(0),
      A1 => ri_read_fifo_addr(1),
      A2 => ri_read_fifo_addr(2),
      A3 => ri_read_fifo_addr(3),
      CE => \^use_fpga.almost_empty_inst\,
      CLK => ACLK,
      D => \update_info_reg[Addr][31]\(8),
      Q => \ri_fifo_mem_reg[15][Addr][8]_srl16_n_0\
    );
\ri_fifo_mem_reg[15][Addr][9]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => ri_read_fifo_addr(0),
      A1 => ri_read_fifo_addr(1),
      A2 => ri_read_fifo_addr(2),
      A3 => ri_read_fifo_addr(3),
      CE => \^use_fpga.almost_empty_inst\,
      CLK => ACLK,
      D => \update_info_reg[Addr][31]\(9),
      Q => \ri_fifo_mem_reg[15][Addr][9]_srl16_n_0\
    );
\ri_fifo_mem_reg[15][Allocate][-1111111111]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => ri_read_fifo_addr(0),
      A1 => ri_read_fifo_addr(1),
      A2 => ri_read_fifo_addr(2),
      A3 => ri_read_fifo_addr(3),
      CE => \^use_fpga.almost_empty_inst\,
      CLK => ACLK,
      D => \update_info[Allocate]\,
      Q => \ri_fifo_mem_reg[15][Allocate][-1111111111]_srl16_n_0\
    );
\ri_fifo_mem_reg[15][Evicted_Line][-1111111111]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => ri_read_fifo_addr(0),
      A1 => ri_read_fifo_addr(1),
      A2 => ri_read_fifo_addr(2),
      A3 => ri_read_fifo_addr(3),
      CE => \^use_fpga.almost_empty_inst\,
      CLK => ACLK,
      D => \write_req_info[0][Internal]\,
      Q => \ri_fifo_mem_reg[15][Evicted_Line][-1111111111]_srl16_n_0\
    );
\ri_fifo_mem_reg[15][Kind][-1111111111]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => ri_read_fifo_addr(0),
      A1 => ri_read_fifo_addr(1),
      A2 => ri_read_fifo_addr(2),
      A3 => ri_read_fifo_addr(3),
      CE => \^use_fpga.almost_empty_inst\,
      CLK => ACLK,
      D => \update_info[Kind]\,
      Q => \ri_fifo_mem_reg[15][Kind][-1111111111]_srl16_n_0\
    );
\ri_fifo_mem_reg[15][Len][0]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => ri_read_fifo_addr(0),
      A1 => ri_read_fifo_addr(1),
      A2 => ri_read_fifo_addr(2),
      A3 => ri_read_fifo_addr(3),
      CE => \^use_fpga.almost_empty_inst\,
      CLK => ACLK,
      D => \update_info_reg[Len][7]\(0),
      Q => \ri_fifo_mem_reg[15][Len][0]_srl16_n_0\
    );
\ri_fifo_mem_reg[15][Len][1]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => ri_read_fifo_addr(0),
      A1 => ri_read_fifo_addr(1),
      A2 => ri_read_fifo_addr(2),
      A3 => ri_read_fifo_addr(3),
      CE => \^use_fpga.almost_empty_inst\,
      CLK => ACLK,
      D => \update_info_reg[Len][7]\(1),
      Q => \ri_fifo_mem_reg[15][Len][1]_srl16_n_0\
    );
\ri_fifo_mem_reg[15][Len][2]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => ri_read_fifo_addr(0),
      A1 => ri_read_fifo_addr(1),
      A2 => ri_read_fifo_addr(2),
      A3 => ri_read_fifo_addr(3),
      CE => \^use_fpga.almost_empty_inst\,
      CLK => ACLK,
      D => \update_info_reg[Len][7]\(2),
      Q => \ri_fifo_mem_reg[15][Len][2]_srl16_n_0\
    );
\ri_fifo_mem_reg[15][Len][3]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => ri_read_fifo_addr(0),
      A1 => ri_read_fifo_addr(1),
      A2 => ri_read_fifo_addr(2),
      A3 => ri_read_fifo_addr(3),
      CE => \^use_fpga.almost_empty_inst\,
      CLK => ACLK,
      D => \update_info_reg[Len][7]\(3),
      Q => \ri_fifo_mem_reg[15][Len][3]_srl16_n_0\
    );
\ri_fifo_mem_reg[15][Len][4]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => ri_read_fifo_addr(0),
      A1 => ri_read_fifo_addr(1),
      A2 => ri_read_fifo_addr(2),
      A3 => ri_read_fifo_addr(3),
      CE => \^use_fpga.almost_empty_inst\,
      CLK => ACLK,
      D => \update_info_reg[Len][7]\(4),
      Q => \ri_fifo_mem_reg[15][Len][4]_srl16_n_0\
    );
\ri_fifo_mem_reg[15][Len][5]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => ri_read_fifo_addr(0),
      A1 => ri_read_fifo_addr(1),
      A2 => ri_read_fifo_addr(2),
      A3 => ri_read_fifo_addr(3),
      CE => \^use_fpga.almost_empty_inst\,
      CLK => ACLK,
      D => \update_info_reg[Len][7]\(5),
      Q => \ri_fifo_mem_reg[15][Len][5]_srl16_n_0\
    );
\ri_fifo_mem_reg[15][Len][6]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => ri_read_fifo_addr(0),
      A1 => ri_read_fifo_addr(1),
      A2 => ri_read_fifo_addr(2),
      A3 => ri_read_fifo_addr(3),
      CE => \^use_fpga.almost_empty_inst\,
      CLK => ACLK,
      D => \update_info_reg[Len][7]\(6),
      Q => \ri_fifo_mem_reg[15][Len][6]_srl16_n_0\
    );
\ri_fifo_mem_reg[15][Len][7]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => ri_read_fifo_addr(0),
      A1 => ri_read_fifo_addr(1),
      A2 => ri_read_fifo_addr(2),
      A3 => ri_read_fifo_addr(3),
      CE => \^use_fpga.almost_empty_inst\,
      CLK => ACLK,
      D => \update_info_reg[Len][7]\(7),
      Q => \ri_fifo_mem_reg[15][Len][7]_srl16_n_0\
    );
\ri_fifo_mem_reg[15][Port_Num][0]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => ri_read_fifo_addr(0),
      A1 => ri_read_fifo_addr(1),
      A2 => ri_read_fifo_addr(2),
      A3 => ri_read_fifo_addr(3),
      CE => \^use_fpga.almost_empty_inst\,
      CLK => ACLK,
      D => \write_req_info[0][Port_Num]\(0),
      Q => \^ri_port_reg[0]_0\
    );
\ri_fifo_mem_reg[15][Stp_Bits][0]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => ri_read_fifo_addr(0),
      A1 => ri_read_fifo_addr(1),
      A2 => ri_read_fifo_addr(2),
      A3 => ri_read_fifo_addr(3),
      CE => \^use_fpga.almost_empty_inst\,
      CLK => ACLK,
      D => \update_info_reg[Addr_Stp][5]\(0),
      Q => \ri_fifo_mem_reg[15][Stp_Bits][0]_srl16_n_0\
    );
\ri_fifo_mem_reg[15][Stp_Bits][1]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => ri_read_fifo_addr(0),
      A1 => ri_read_fifo_addr(1),
      A2 => ri_read_fifo_addr(2),
      A3 => ri_read_fifo_addr(3),
      CE => \^use_fpga.almost_empty_inst\,
      CLK => ACLK,
      D => \update_info_reg[Addr_Stp][5]\(1),
      Q => \ri_fifo_mem_reg[15][Stp_Bits][1]_srl16_n_0\
    );
\ri_fifo_mem_reg[15][Stp_Bits][2]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => ri_read_fifo_addr(0),
      A1 => ri_read_fifo_addr(1),
      A2 => ri_read_fifo_addr(2),
      A3 => ri_read_fifo_addr(3),
      CE => \^use_fpga.almost_empty_inst\,
      CLK => ACLK,
      D => \update_info_reg[Addr_Stp][5]\(2),
      Q => \ri_fifo_mem_reg[15][Stp_Bits][2]_srl16_n_0\
    );
\ri_fifo_mem_reg[15][Stp_Bits][3]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => ri_read_fifo_addr(0),
      A1 => ri_read_fifo_addr(1),
      A2 => ri_read_fifo_addr(2),
      A3 => ri_read_fifo_addr(3),
      CE => \^use_fpga.almost_empty_inst\,
      CLK => ACLK,
      D => \update_info_reg[Addr_Stp][5]\(3),
      Q => \ri_fifo_mem_reg[15][Stp_Bits][3]_srl16_n_0\
    );
\ri_fifo_mem_reg[15][Stp_Bits][4]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => ri_read_fifo_addr(0),
      A1 => ri_read_fifo_addr(1),
      A2 => ri_read_fifo_addr(2),
      A3 => ri_read_fifo_addr(3),
      CE => \^use_fpga.almost_empty_inst\,
      CLK => ACLK,
      D => \update_info_reg[Addr_Stp][5]\(4),
      Q => \ri_fifo_mem_reg[15][Stp_Bits][4]_srl16_n_0\
    );
\ri_fifo_mem_reg[15][Stp_Bits][5]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => ri_read_fifo_addr(0),
      A1 => ri_read_fifo_addr(1),
      A2 => ri_read_fifo_addr(2),
      A3 => ri_read_fifo_addr(3),
      CE => \^use_fpga.almost_empty_inst\,
      CLK => ACLK,
      D => \update_info_reg[Addr_Stp][5]\(5),
      Q => \ri_fifo_mem_reg[15][Stp_Bits][5]_srl16_n_0\
    );
\ri_fifo_mem_reg[15][Use_Bits][0]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => ri_read_fifo_addr(0),
      A1 => ri_read_fifo_addr(1),
      A2 => ri_read_fifo_addr(2),
      A3 => ri_read_fifo_addr(3),
      CE => \^use_fpga.almost_empty_inst\,
      CLK => ACLK,
      D => \update_info_reg[Addr_Use][5]\(0),
      Q => \ri_fifo_mem_reg[15][Use_Bits][0]_srl16_n_0\
    );
\ri_fifo_mem_reg[15][Use_Bits][1]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => ri_read_fifo_addr(0),
      A1 => ri_read_fifo_addr(1),
      A2 => ri_read_fifo_addr(2),
      A3 => ri_read_fifo_addr(3),
      CE => \^use_fpga.almost_empty_inst\,
      CLK => ACLK,
      D => \update_info_reg[Addr_Use][5]\(1),
      Q => \ri_fifo_mem_reg[15][Use_Bits][1]_srl16_n_0\
    );
\ri_fifo_mem_reg[15][Use_Bits][2]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => ri_read_fifo_addr(0),
      A1 => ri_read_fifo_addr(1),
      A2 => ri_read_fifo_addr(2),
      A3 => ri_read_fifo_addr(3),
      CE => \^use_fpga.almost_empty_inst\,
      CLK => ACLK,
      D => \update_info_reg[Addr_Use][5]\(2),
      Q => \ri_fifo_mem_reg[15][Use_Bits][2]_srl16_n_0\
    );
\ri_fifo_mem_reg[15][Use_Bits][3]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => ri_read_fifo_addr(0),
      A1 => ri_read_fifo_addr(1),
      A2 => ri_read_fifo_addr(2),
      A3 => ri_read_fifo_addr(3),
      CE => \^use_fpga.almost_empty_inst\,
      CLK => ACLK,
      D => \update_info_reg[Addr_Use][5]\(3),
      Q => \ri_fifo_mem_reg[15][Use_Bits][3]_srl16_n_0\
    );
\ri_fifo_mem_reg[15][Use_Bits][4]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => ri_read_fifo_addr(0),
      A1 => ri_read_fifo_addr(1),
      A2 => ri_read_fifo_addr(2),
      A3 => ri_read_fifo_addr(3),
      CE => \^use_fpga.almost_empty_inst\,
      CLK => ACLK,
      D => \update_info_reg[Addr_Use][5]\(4),
      Q => \ri_fifo_mem_reg[15][Use_Bits][4]_srl16_n_0\
    );
\ri_fifo_mem_reg[15][Use_Bits][5]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => ri_read_fifo_addr(0),
      A1 => ri_read_fifo_addr(1),
      A2 => ri_read_fifo_addr(2),
      A3 => ri_read_fifo_addr(3),
      CE => \^use_fpga.almost_empty_inst\,
      CLK => ACLK,
      D => \update_info_reg[Addr_Use][5]\(5),
      Q => \ri_fifo_mem_reg[15][Use_Bits][5]_srl16_n_0\
    );
\ri_fifo_mem_reg[15][Way][0]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => ri_read_fifo_addr(0),
      A1 => ri_read_fifo_addr(1),
      A2 => ri_read_fifo_addr(2),
      A3 => ri_read_fifo_addr(3),
      CE => \^use_fpga.almost_empty_inst\,
      CLK => ACLK,
      D => update_way,
      Q => \ri_fifo_mem_reg[15][Way][0]_srl16_n_0\
    );
\ri_fifo_mem_reg[15][Write_Merge][-1111111111]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => ri_read_fifo_addr(0),
      A1 => ri_read_fifo_addr(1),
      A2 => ri_read_fifo_addr(2),
      A3 => ri_read_fifo_addr(3),
      CE => \^use_fpga.almost_empty_inst\,
      CLK => ACLK,
      D => \update_info[Wr]\,
      Q => \ri_fifo_mem_reg[15][Write_Merge][-1111111111]_srl16_n_0\
    );
\ri_hot_port_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => UD_RD_And_Inst7_n_3,
      D => \update_info_reg[Port_Num][0]\,
      Q => ri_hot_port(0),
      R => \^q\
    );
ri_kind_reg: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => UD_RD_And_Inst7_n_3,
      D => \ri_fifo_mem_reg[15][Kind][-1111111111]_srl16_n_0\,
      Q => ri_kind,
      R => \^q\
    );
\ri_len_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => UD_RD_And_Inst7_n_3,
      D => \ri_fifo_mem_reg[15][Len][0]_srl16_n_0\,
      Q => ri_len(0),
      R => \^q\
    );
\ri_len_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => UD_RD_And_Inst7_n_3,
      D => \ri_fifo_mem_reg[15][Len][1]_srl16_n_0\,
      Q => ri_len(1),
      R => \^q\
    );
\ri_len_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => UD_RD_And_Inst7_n_3,
      D => \ri_fifo_mem_reg[15][Len][2]_srl16_n_0\,
      Q => ri_len(2),
      R => \^q\
    );
\ri_len_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => UD_RD_And_Inst7_n_3,
      D => \ri_fifo_mem_reg[15][Len][3]_srl16_n_0\,
      Q => ri_len(3),
      R => \^q\
    );
\ri_len_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => UD_RD_And_Inst7_n_3,
      D => \ri_fifo_mem_reg[15][Len][4]_srl16_n_0\,
      Q => ri_len(4),
      R => \^q\
    );
\ri_len_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => UD_RD_And_Inst7_n_3,
      D => \ri_fifo_mem_reg[15][Len][5]_srl16_n_0\,
      Q => ri_len(5),
      R => \^q\
    );
\ri_len_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => UD_RD_And_Inst7_n_3,
      D => \ri_fifo_mem_reg[15][Len][6]_srl16_n_0\,
      Q => ri_len(6),
      R => \^q\
    );
\ri_len_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => UD_RD_And_Inst7_n_3,
      D => \ri_fifo_mem_reg[15][Len][7]_srl16_n_0\,
      Q => ri_len(7),
      R => \^q\
    );
ri_merge_reg: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => UD_RD_And_Inst7_n_3,
      D => \ri_fifo_mem_reg[15][Write_Merge][-1111111111]_srl16_n_0\,
      Q => \^not_using_xpm.using_bram.native.using_b36_sx.the_brams[3].ramb36_i1\,
      R => \^q\
    );
\ri_port_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => UD_RD_And_Inst7_n_3,
      D => \^ri_port_reg[0]_0\,
      Q => ri_port,
      R => \^q\
    );
\ri_stp_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => UD_RD_And_Inst7_n_3,
      D => \ri_fifo_mem_reg[15][Stp_Bits][0]_srl16_n_0\,
      Q => ri_stp(0),
      R => \^q\
    );
\ri_stp_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => UD_RD_And_Inst7_n_3,
      D => \ri_fifo_mem_reg[15][Stp_Bits][1]_srl16_n_0\,
      Q => ri_stp(1),
      R => \^q\
    );
\ri_stp_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => UD_RD_And_Inst7_n_3,
      D => \ri_fifo_mem_reg[15][Stp_Bits][2]_srl16_n_0\,
      Q => ri_stp(2),
      R => \^q\
    );
\ri_stp_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => UD_RD_And_Inst7_n_3,
      D => \ri_fifo_mem_reg[15][Stp_Bits][3]_srl16_n_0\,
      Q => ri_stp(3),
      R => \^q\
    );
\ri_stp_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => UD_RD_And_Inst7_n_3,
      D => \ri_fifo_mem_reg[15][Stp_Bits][4]_srl16_n_0\,
      Q => ri_stp(4),
      R => \^q\
    );
\ri_stp_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => UD_RD_And_Inst7_n_3,
      D => \ri_fifo_mem_reg[15][Stp_Bits][5]_srl16_n_0\,
      Q => ri_stp(5),
      R => \^q\
    );
\ri_use_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => UD_RD_And_Inst7_n_3,
      D => \ri_fifo_mem_reg[15][Use_Bits][0]_srl16_n_0\,
      Q => ri_use(0),
      R => \^q\
    );
\ri_use_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => UD_RD_And_Inst7_n_3,
      D => \ri_fifo_mem_reg[15][Use_Bits][1]_srl16_n_0\,
      Q => ri_use(1),
      R => \^q\
    );
\ri_use_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => UD_RD_And_Inst7_n_3,
      D => \ri_fifo_mem_reg[15][Use_Bits][2]_srl16_n_0\,
      Q => ri_use(2),
      R => \^q\
    );
\ri_use_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => UD_RD_And_Inst7_n_3,
      D => \ri_fifo_mem_reg[15][Use_Bits][3]_srl16_n_0\,
      Q => ri_use(3),
      R => \^q\
    );
\ri_use_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => UD_RD_And_Inst7_n_3,
      D => \ri_fifo_mem_reg[15][Use_Bits][4]_srl16_n_0\,
      Q => ri_use(4),
      R => \^q\
    );
\ri_use_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => UD_RD_And_Inst7_n_3,
      D => \ri_fifo_mem_reg[15][Use_Bits][5]_srl16_n_0\,
      Q => ri_use(5),
      R => \^q\
    );
\ri_way_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => UD_RD_And_Inst7_n_3,
      D => \ri_fifo_mem_reg[15][Way][0]_srl16_n_0\,
      Q => \^ri_way\,
      R => \^q\
    );
rl_fifo_mem_reg_r1_0_15_0_0_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => rl_fifo_mem_reg_r1_0_15_0_0_i_3_n_0,
      I1 => rl_fifo_mem_reg_r1_0_15_0_0_i_4_n_0,
      I2 => rl_fifo_mem_reg_r1_0_15_0_0_i_5_n_0,
      I3 => rl_fifo_mem_reg_r1_0_15_0_0_i_6_n_0,
      O => \^update_read_data_info[0,0][last]\
    );
rl_fifo_mem_reg_r1_0_15_0_0_i_3: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFACFCA"
    )
        port map (
      I0 => \update_rd_len_cnt_reg__0\(5),
      I1 => ri_len(5),
      I2 => update_read_resize_first,
      I3 => \update_rd_len_cnt_reg__0\(4),
      I4 => ri_len(4),
      O => rl_fifo_mem_reg_r1_0_15_0_0_i_3_n_0
    );
rl_fifo_mem_reg_r1_0_15_0_0_i_4: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFACFCA"
    )
        port map (
      I0 => \update_rd_len_cnt_reg__0\(6),
      I1 => ri_len(6),
      I2 => update_read_resize_first,
      I3 => \update_rd_len_cnt_reg__0\(7),
      I4 => ri_len(7),
      O => rl_fifo_mem_reg_r1_0_15_0_0_i_4_n_0
    );
rl_fifo_mem_reg_r1_0_15_0_0_i_5: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFACFCA"
    )
        port map (
      I0 => \update_rd_len_cnt_reg__0\(1),
      I1 => ri_len(1),
      I2 => update_read_resize_first,
      I3 => \update_rd_len_cnt_reg__0\(0),
      I4 => ri_len(0),
      O => rl_fifo_mem_reg_r1_0_15_0_0_i_5_n_0
    );
rl_fifo_mem_reg_r1_0_15_0_0_i_6: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFACFCA"
    )
        port map (
      I0 => \update_rd_len_cnt_reg__0\(3),
      I1 => ri_len(3),
      I2 => update_read_resize_first,
      I3 => \update_rd_len_cnt_reg__0\(2),
      I4 => ri_len(2),
      O => rl_fifo_mem_reg_r1_0_15_0_0_i_6_n_0
    );
s2b: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => \update_info[Wr]\,
      I1 => \update_info[Early]\,
      I2 => \update_info[Internal_Cmd]\,
      O => s2b_n_0
    );
\update_cur_evict_way_d1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => '1',
      D => \e_fifo_mem_reg[15][Way][0]_srl16_n_0\,
      Q => update_cur_evict_way_d1,
      R => \^q\
    );
\update_cur_tag_rd_way[0]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAAA2A"
    )
        port map (
      I0 => \^long_external_burst.update_rb_pos_phase_reg_1\,
      I1 => update_valid,
      I2 => update_need_tag_write,
      I3 => \^update_readback_available\,
      I4 => \^update_done_tag_write_reg_0\,
      O => update_readback_possible
    );
\update_cur_tag_rd_way_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => '1',
      D => \ri_way_reg[0]_0\,
      Q => \^update_cur_tag_rd_way\,
      R => \^q\
    );
update_done_ar_reg: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => '1',
      D => \Use_FPGA.Full_Inst_0\,
      Q => \^update_done_ar_reg_0\,
      R => update_done_tag_write
    );
update_done_aw_reg: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => '1',
      D => need_to_stall_write_reg,
      Q => \^pending_write_reg[4]\,
      R => update_done_tag_write
    );
update_done_bs_reg: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => '1',
      D => \Use_FPGA.Full_Inst_2\,
      Q => \^update_done_bs\,
      R => update_done_tag_write
    );
update_done_evict_reg: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => '1',
      D => \Use_FPGA.Full_Inst_1\,
      Q => \^update_done_evict\,
      R => update_done_tag_write
    );
update_done_tag_write_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F4"
    )
        port map (
      I0 => \^update_readback_available\,
      I1 => update_need_tag_write,
      I2 => \^update_done_tag_write_reg_0\,
      O => update_done_tag_write_i_2_n_0
    );
update_done_tag_write_reg: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => '1',
      D => update_done_tag_write_i_2_n_0,
      Q => \^update_done_tag_write_reg_0\,
      R => update_done_tag_write
    );
update_evict_busy_reg: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => '1',
      D => FIFO_ED_Pointer_n_1,
      Q => update_evict_busy,
      R => '0'
    );
update_evict_last_reg: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => '1',
      D => p_155_in,
      Q => update_evict_last,
      R => \^q\
    );
update_evict_ongoing_reg: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => '1',
      D => FIFO_ED_Pointer_n_4,
      Q => update_evict_ongoing_reg_n_0,
      R => '0'
    );
update_evict_valid_reg: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => '1',
      D => p_154_in,
      Q => update_evict_valid,
      R => \^q\
    );
update_lock_release_i_10: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E41B"
    )
        port map (
      I0 => \^update_cur_tag_rd_way\,
      I1 => DATA_OUTB(17),
      I2 => DATA_OUTB(35),
      I3 => \^not_using_xpm.using_bram.native.using_b36_sx.the_brams[1].ramb36_i1\(17),
      O => update_lock_release_i_10_n_0
    );
update_lock_release_i_11: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E41B"
    )
        port map (
      I0 => \^update_cur_tag_rd_way\,
      I1 => DATA_OUTB(16),
      I2 => DATA_OUTB(34),
      I3 => \^not_using_xpm.using_bram.native.using_b36_sx.the_brams[1].ramb36_i1\(16),
      O => update_lock_release_i_11_n_0
    );
update_lock_release_i_12: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E41B"
    )
        port map (
      I0 => \^update_cur_tag_rd_way\,
      I1 => DATA_OUTB(14),
      I2 => DATA_OUTB(32),
      I3 => \^not_using_xpm.using_bram.native.using_b36_sx.the_brams[1].ramb36_i1\(14),
      O => update_lock_release_i_12_n_0
    );
update_lock_release_i_13: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E41B"
    )
        port map (
      I0 => \^update_cur_tag_rd_way\,
      I1 => DATA_OUTB(13),
      I2 => DATA_OUTB(31),
      I3 => \^not_using_xpm.using_bram.native.using_b36_sx.the_brams[1].ramb36_i1\(13),
      O => update_lock_release_i_13_n_0
    );
update_lock_release_i_14: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E41B"
    )
        port map (
      I0 => \^update_cur_tag_rd_way\,
      I1 => DATA_OUTB(11),
      I2 => DATA_OUTB(29),
      I3 => \^not_using_xpm.using_bram.native.using_b36_sx.the_brams[1].ramb36_i1\(11),
      O => update_lock_release_i_14_n_0
    );
update_lock_release_i_15: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E41B"
    )
        port map (
      I0 => \^update_cur_tag_rd_way\,
      I1 => DATA_OUTB(10),
      I2 => DATA_OUTB(28),
      I3 => \^not_using_xpm.using_bram.native.using_b36_sx.the_brams[1].ramb36_i1\(10),
      O => update_lock_release_i_15_n_0
    );
update_lock_release_i_16: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E41B"
    )
        port map (
      I0 => \^update_cur_tag_rd_way\,
      I1 => DATA_OUTB(8),
      I2 => DATA_OUTB(26),
      I3 => \^not_using_xpm.using_bram.native.using_b36_sx.the_brams[1].ramb36_i1\(8),
      O => update_lock_release_i_16_n_0
    );
update_lock_release_i_17: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E41B"
    )
        port map (
      I0 => \^update_cur_tag_rd_way\,
      I1 => DATA_OUTB(7),
      I2 => DATA_OUTB(25),
      I3 => \^not_using_xpm.using_bram.native.using_b36_sx.the_brams[1].ramb36_i1\(7),
      O => update_lock_release_i_17_n_0
    );
update_lock_release_i_18: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E41B"
    )
        port map (
      I0 => \^update_cur_tag_rd_way\,
      I1 => DATA_OUTB(5),
      I2 => DATA_OUTB(23),
      I3 => \^not_using_xpm.using_bram.native.using_b36_sx.the_brams[1].ramb36_i1\(5),
      O => update_lock_release_i_18_n_0
    );
update_lock_release_i_19: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E41B"
    )
        port map (
      I0 => \^update_cur_tag_rd_way\,
      I1 => DATA_OUTB(4),
      I2 => DATA_OUTB(22),
      I3 => \^not_using_xpm.using_bram.native.using_b36_sx.the_brams[1].ramb36_i1\(4),
      O => update_lock_release_i_19_n_0
    );
update_lock_release_i_20: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E41B"
    )
        port map (
      I0 => \^update_cur_tag_rd_way\,
      I1 => DATA_OUTB(2),
      I2 => DATA_OUTB(20),
      I3 => \^not_using_xpm.using_bram.native.using_b36_sx.the_brams[1].ramb36_i1\(2),
      O => update_lock_release_i_20_n_0
    );
update_lock_release_i_21: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E41B"
    )
        port map (
      I0 => \^update_cur_tag_rd_way\,
      I1 => DATA_OUTB(1),
      I2 => DATA_OUTB(19),
      I3 => \^not_using_xpm.using_bram.native.using_b36_sx.the_brams[1].ramb36_i1\(1),
      O => update_lock_release_i_21_n_0
    );
update_lock_release_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"99A5000000000000"
    )
        port map (
      I0 => \^not_using_xpm.using_bram.native.using_b36_sx.the_brams[1].ramb36_i1\(15),
      I1 => DATA_OUTB(33),
      I2 => DATA_OUTB(15),
      I3 => \^update_cur_tag_rd_way\,
      I4 => update_lock_release_i_10_n_0,
      I5 => update_lock_release_i_11_n_0,
      O => update_lock_release_i_4_n_0
    );
update_lock_release_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"99A5000000000000"
    )
        port map (
      I0 => \^not_using_xpm.using_bram.native.using_b36_sx.the_brams[1].ramb36_i1\(12),
      I1 => DATA_OUTB(30),
      I2 => DATA_OUTB(12),
      I3 => \^update_cur_tag_rd_way\,
      I4 => update_lock_release_i_12_n_0,
      I5 => update_lock_release_i_13_n_0,
      O => update_lock_release_i_5_n_0
    );
update_lock_release_i_6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"99A5000000000000"
    )
        port map (
      I0 => \^not_using_xpm.using_bram.native.using_b36_sx.the_brams[1].ramb36_i1\(9),
      I1 => DATA_OUTB(27),
      I2 => DATA_OUTB(9),
      I3 => \^update_cur_tag_rd_way\,
      I4 => update_lock_release_i_14_n_0,
      I5 => update_lock_release_i_15_n_0,
      O => update_lock_release_i_6_n_0
    );
update_lock_release_i_7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"99A5000000000000"
    )
        port map (
      I0 => \^not_using_xpm.using_bram.native.using_b36_sx.the_brams[1].ramb36_i1\(6),
      I1 => DATA_OUTB(24),
      I2 => DATA_OUTB(6),
      I3 => \^update_cur_tag_rd_way\,
      I4 => update_lock_release_i_16_n_0,
      I5 => update_lock_release_i_17_n_0,
      O => update_lock_release_i_7_n_0
    );
update_lock_release_i_8: unisim.vcomponents.LUT6
    generic map(
      INIT => X"99A5000000000000"
    )
        port map (
      I0 => \^not_using_xpm.using_bram.native.using_b36_sx.the_brams[1].ramb36_i1\(3),
      I1 => DATA_OUTB(21),
      I2 => DATA_OUTB(3),
      I3 => \^update_cur_tag_rd_way\,
      I4 => update_lock_release_i_18_n_0,
      I5 => update_lock_release_i_19_n_0,
      O => update_lock_release_i_8_n_0
    );
update_lock_release_i_9: unisim.vcomponents.LUT6
    generic map(
      INIT => X"99A5000000000000"
    )
        port map (
      I0 => \^not_using_xpm.using_bram.native.using_b36_sx.the_brams[1].ramb36_i1\(0),
      I1 => DATA_OUTB(18),
      I2 => DATA_OUTB(0),
      I3 => \^update_cur_tag_rd_way\,
      I4 => update_lock_release_i_20_n_0,
      I5 => update_lock_release_i_21_n_0,
      O => update_lock_release_i_9_n_0
    );
update_lock_release_reg: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => '1',
      D => update_remove_locked,
      Q => update_lock_release,
      R => \^q\
    );
update_lock_release_reg_i_2: unisim.vcomponents.CARRY4
     port map (
      CI => update_lock_release_reg_i_3_n_0,
      CO(3 downto 2) => NLW_update_lock_release_reg_i_2_CO_UNCONNECTED(3 downto 2),
      CO(1) => update_locked_tag_is_dead0,
      CO(0) => update_lock_release_reg_i_2_n_3,
      CYINIT => '0',
      DI(3 downto 0) => B"0011",
      O(3 downto 0) => NLW_update_lock_release_reg_i_2_O_UNCONNECTED(3 downto 0),
      S(3 downto 2) => B"00",
      S(1) => update_lock_release_i_4_n_0,
      S(0) => update_lock_release_i_5_n_0
    );
update_lock_release_reg_i_3: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => update_lock_release_reg_i_3_n_0,
      CO(2) => update_lock_release_reg_i_3_n_1,
      CO(1) => update_lock_release_reg_i_3_n_2,
      CO(0) => update_lock_release_reg_i_3_n_3,
      CYINIT => '0',
      DI(3 downto 0) => B"1111",
      O(3 downto 0) => NLW_update_lock_release_reg_i_3_O_UNCONNECTED(3 downto 0),
      S(3) => update_lock_release_i_6_n_0,
      S(2) => update_lock_release_i_7_n_0,
      S(1) => update_lock_release_i_8_n_0,
      S(0) => update_lock_release_i_9_n_0
    );
\update_lock_way_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => '1',
      D => \^ri_way\,
      Q => update_lock_way,
      R => \^q\
    );
\update_rd_len_cnt[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1D"
    )
        port map (
      I0 => \update_rd_len_cnt_reg__0\(0),
      I1 => update_read_resize_first,
      I2 => ri_len(0),
      O => minusOp(0)
    );
\update_rd_len_cnt[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCA533A5"
    )
        port map (
      I0 => \update_rd_len_cnt_reg__0\(0),
      I1 => ri_len(0),
      I2 => \update_rd_len_cnt_reg__0\(1),
      I3 => update_read_resize_first,
      I4 => ri_len(1),
      O => \update_rd_len_cnt[1]_i_1_n_0\
    );
\update_rd_len_cnt[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FAFAFC030505FC03"
    )
        port map (
      I0 => ri_len(1),
      I1 => \update_rd_len_cnt_reg__0\(1),
      I2 => update_rd_len(0),
      I3 => \update_rd_len_cnt_reg__0\(2),
      I4 => update_read_resize_first,
      I5 => ri_len(2),
      O => \update_rd_len_cnt[2]_i_1_n_0\
    );
\update_rd_len_cnt[2]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ri_len(0),
      I1 => update_read_resize_first,
      I2 => \update_rd_len_cnt_reg__0\(0),
      O => update_rd_len(0)
    );
\update_rd_len_cnt[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FAFAFC030505FC03"
    )
        port map (
      I0 => ri_len(2),
      I1 => \update_rd_len_cnt_reg__0\(2),
      I2 => \update_rd_len_cnt[3]_i_2_n_0\,
      I3 => \update_rd_len_cnt_reg__0\(3),
      I4 => update_read_resize_first,
      I5 => ri_len(3),
      O => \update_rd_len_cnt[3]_i_1_n_0\
    );
\update_rd_len_cnt[3]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFACCFA"
    )
        port map (
      I0 => \update_rd_len_cnt_reg__0\(0),
      I1 => ri_len(0),
      I2 => \update_rd_len_cnt_reg__0\(1),
      I3 => update_read_resize_first,
      I4 => ri_len(1),
      O => \update_rd_len_cnt[3]_i_2_n_0\
    );
\update_rd_len_cnt[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FAFAFC030505FC03"
    )
        port map (
      I0 => ri_len(3),
      I1 => \update_rd_len_cnt_reg__0\(3),
      I2 => \update_rd_len_cnt[4]_i_2_n_0\,
      I3 => \update_rd_len_cnt_reg__0\(4),
      I4 => update_read_resize_first,
      I5 => ri_len(4),
      O => \update_rd_len_cnt[4]_i_1_n_0\
    );
\update_rd_len_cnt[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFCFAFAFFFC"
    )
        port map (
      I0 => ri_len(1),
      I1 => \update_rd_len_cnt_reg__0\(1),
      I2 => update_rd_len(0),
      I3 => \update_rd_len_cnt_reg__0\(2),
      I4 => update_read_resize_first,
      I5 => ri_len(2),
      O => \update_rd_len_cnt[4]_i_2_n_0\
    );
\update_rd_len_cnt[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FAFAFC030505FC03"
    )
        port map (
      I0 => ri_len(4),
      I1 => \update_rd_len_cnt_reg__0\(4),
      I2 => \update_rd_len_cnt[5]_i_2_n_0\,
      I3 => \update_rd_len_cnt_reg__0\(5),
      I4 => update_read_resize_first,
      I5 => ri_len(5),
      O => \update_rd_len_cnt[5]_i_1_n_0\
    );
\update_rd_len_cnt[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFCFAFAFFFC"
    )
        port map (
      I0 => ri_len(2),
      I1 => \update_rd_len_cnt_reg__0\(2),
      I2 => \update_rd_len_cnt[3]_i_2_n_0\,
      I3 => \update_rd_len_cnt_reg__0\(3),
      I4 => update_read_resize_first,
      I5 => ri_len(3),
      O => \update_rd_len_cnt[5]_i_2_n_0\
    );
\update_rd_len_cnt[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FAFAFC030505FC03"
    )
        port map (
      I0 => ri_len(5),
      I1 => \update_rd_len_cnt_reg__0\(5),
      I2 => \update_rd_len_cnt[6]_i_2_n_0\,
      I3 => \update_rd_len_cnt_reg__0\(6),
      I4 => update_read_resize_first,
      I5 => ri_len(6),
      O => \update_rd_len_cnt[6]_i_1_n_0\
    );
\update_rd_len_cnt[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFCFAFAFFFC"
    )
        port map (
      I0 => ri_len(3),
      I1 => \update_rd_len_cnt_reg__0\(3),
      I2 => \update_rd_len_cnt[4]_i_2_n_0\,
      I3 => \update_rd_len_cnt_reg__0\(4),
      I4 => update_read_resize_first,
      I5 => ri_len(4),
      O => \update_rd_len_cnt[6]_i_2_n_0\
    );
\update_rd_len_cnt[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FAFAFC030505FC03"
    )
        port map (
      I0 => ri_len(6),
      I1 => \update_rd_len_cnt_reg__0\(6),
      I2 => \update_rd_len_cnt[7]_i_3_n_0\,
      I3 => \update_rd_len_cnt_reg__0\(7),
      I4 => update_read_resize_first,
      I5 => ri_len(7),
      O => \update_rd_len_cnt[7]_i_2_n_0\
    );
\update_rd_len_cnt[7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFCFAFAFFFC"
    )
        port map (
      I0 => ri_len(4),
      I1 => \update_rd_len_cnt_reg__0\(4),
      I2 => \update_rd_len_cnt[5]_i_2_n_0\,
      I3 => \update_rd_len_cnt_reg__0\(5),
      I4 => update_read_resize_first,
      I5 => ri_len(5),
      O => \update_rd_len_cnt[7]_i_3_n_0\
    );
\update_rd_len_cnt_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => update_rd_offset_cnt1,
      D => minusOp(0),
      Q => \update_rd_len_cnt_reg__0\(0),
      R => \^q\
    );
\update_rd_len_cnt_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => update_rd_offset_cnt1,
      D => \update_rd_len_cnt[1]_i_1_n_0\,
      Q => \update_rd_len_cnt_reg__0\(1),
      R => \^q\
    );
\update_rd_len_cnt_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => update_rd_offset_cnt1,
      D => \update_rd_len_cnt[2]_i_1_n_0\,
      Q => \update_rd_len_cnt_reg__0\(2),
      R => \^q\
    );
\update_rd_len_cnt_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => update_rd_offset_cnt1,
      D => \update_rd_len_cnt[3]_i_1_n_0\,
      Q => \update_rd_len_cnt_reg__0\(3),
      R => \^q\
    );
\update_rd_len_cnt_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => update_rd_offset_cnt1,
      D => \update_rd_len_cnt[4]_i_1_n_0\,
      Q => \update_rd_len_cnt_reg__0\(4),
      R => \^q\
    );
\update_rd_len_cnt_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => update_rd_offset_cnt1,
      D => \update_rd_len_cnt[5]_i_1_n_0\,
      Q => \update_rd_len_cnt_reg__0\(5),
      R => \^q\
    );
\update_rd_len_cnt_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => update_rd_offset_cnt1,
      D => \update_rd_len_cnt[6]_i_1_n_0\,
      Q => \update_rd_len_cnt_reg__0\(6),
      R => \^q\
    );
\update_rd_len_cnt_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => update_rd_offset_cnt1,
      D => \update_rd_len_cnt[7]_i_2_n_0\,
      Q => \update_rd_len_cnt_reg__0\(7),
      R => \^q\
    );
\update_rd_offset_cnt[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEF0020"
    )
        port map (
      I0 => \ri_addr_reg_n_0_[0]\,
      I1 => \^ri_allocate\,
      I2 => ri_kind,
      I3 => ri_use(0),
      I4 => \update_rd_offset_cnt_reg[3]_i_2_n_7\,
      O => update_rd_offset_cnt_next(0)
    );
\update_rd_offset_cnt[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEF0020"
    )
        port map (
      I0 => \ri_addr_reg_n_0_[1]\,
      I1 => \^ri_allocate\,
      I2 => ri_kind,
      I3 => ri_use(1),
      I4 => \update_rd_offset_cnt_reg[3]_i_2_n_6\,
      O => update_rd_offset_cnt_next(1)
    );
\update_rd_offset_cnt[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEF0020"
    )
        port map (
      I0 => \ri_addr_reg_n_0_[2]\,
      I1 => \^ri_allocate\,
      I2 => ri_kind,
      I3 => ri_use(2),
      I4 => \update_rd_offset_cnt_reg[3]_i_2_n_5\,
      O => update_rd_offset_cnt_next(2)
    );
\update_rd_offset_cnt[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEF0020"
    )
        port map (
      I0 => \ri_addr_reg_n_0_[3]\,
      I1 => \^ri_allocate\,
      I2 => ri_kind,
      I3 => ri_use(3),
      I4 => \update_rd_offset_cnt_reg[3]_i_2_n_4\,
      O => update_rd_offset_cnt_next(3)
    );
\update_rd_offset_cnt[3]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1DE2"
    )
        port map (
      I0 => update_rd_offset_cnt(3),
      I1 => update_read_resize_first,
      I2 => \ri_addr_reg_n_0_[3]\,
      I3 => ri_stp(3),
      O => \update_rd_offset_cnt[3]_i_3_n_0\
    );
\update_rd_offset_cnt[3]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1DE2"
    )
        port map (
      I0 => update_rd_offset_cnt(2),
      I1 => update_read_resize_first,
      I2 => \ri_addr_reg_n_0_[2]\,
      I3 => ri_stp(2),
      O => \update_rd_offset_cnt[3]_i_4_n_0\
    );
\update_rd_offset_cnt[3]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1DE2"
    )
        port map (
      I0 => update_rd_offset_cnt(1),
      I1 => update_read_resize_first,
      I2 => \ri_addr_reg_n_0_[1]\,
      I3 => ri_stp(1),
      O => \update_rd_offset_cnt[3]_i_5_n_0\
    );
\update_rd_offset_cnt[3]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1DE2"
    )
        port map (
      I0 => update_rd_offset_cnt(0),
      I1 => update_read_resize_first,
      I2 => \ri_addr_reg_n_0_[0]\,
      I3 => ri_stp(0),
      O => \update_rd_offset_cnt[3]_i_6_n_0\
    );
\update_rd_offset_cnt[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEF0020"
    )
        port map (
      I0 => \ri_addr_reg_n_0_[4]\,
      I1 => \^ri_allocate\,
      I2 => ri_kind,
      I3 => ri_use(4),
      I4 => \update_rd_offset_cnt_reg[5]_i_2_n_7\,
      O => update_rd_offset_cnt_next(4)
    );
\update_rd_offset_cnt[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEF0020"
    )
        port map (
      I0 => \ri_addr_reg_n_0_[5]\,
      I1 => \^ri_allocate\,
      I2 => ri_kind,
      I3 => ri_use(5),
      I4 => \update_rd_offset_cnt_reg[5]_i_2_n_6\,
      O => update_rd_offset_cnt_next(5)
    );
\update_rd_offset_cnt[5]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1DE2"
    )
        port map (
      I0 => update_rd_offset_cnt(5),
      I1 => update_read_resize_first,
      I2 => \ri_addr_reg_n_0_[5]\,
      I3 => ri_stp(5),
      O => \update_rd_offset_cnt[5]_i_3_n_0\
    );
\update_rd_offset_cnt[5]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1DE2"
    )
        port map (
      I0 => update_rd_offset_cnt(4),
      I1 => update_read_resize_first,
      I2 => \ri_addr_reg_n_0_[4]\,
      I3 => ri_stp(4),
      O => \update_rd_offset_cnt[5]_i_4_n_0\
    );
\update_rd_offset_cnt_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => update_rd_offset_cnt0,
      D => update_rd_offset_cnt_next(0),
      Q => update_rd_offset_cnt(0),
      R => \^q\
    );
\update_rd_offset_cnt_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => update_rd_offset_cnt0,
      D => update_rd_offset_cnt_next(1),
      Q => update_rd_offset_cnt(1),
      R => \^q\
    );
\update_rd_offset_cnt_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => update_rd_offset_cnt0,
      D => update_rd_offset_cnt_next(2),
      Q => update_rd_offset_cnt(2),
      R => \^q\
    );
\update_rd_offset_cnt_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => update_rd_offset_cnt0,
      D => update_rd_offset_cnt_next(3),
      Q => update_rd_offset_cnt(3),
      R => \^q\
    );
\update_rd_offset_cnt_reg[3]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \update_rd_offset_cnt_reg[3]_i_2_n_0\,
      CO(2) => \update_rd_offset_cnt_reg[3]_i_2_n_1\,
      CO(1) => \update_rd_offset_cnt_reg[3]_i_2_n_2\,
      CO(0) => \update_rd_offset_cnt_reg[3]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => ri_stp(3 downto 0),
      O(3) => \update_rd_offset_cnt_reg[3]_i_2_n_4\,
      O(2) => \update_rd_offset_cnt_reg[3]_i_2_n_5\,
      O(1) => \update_rd_offset_cnt_reg[3]_i_2_n_6\,
      O(0) => \update_rd_offset_cnt_reg[3]_i_2_n_7\,
      S(3) => \update_rd_offset_cnt[3]_i_3_n_0\,
      S(2) => \update_rd_offset_cnt[3]_i_4_n_0\,
      S(1) => \update_rd_offset_cnt[3]_i_5_n_0\,
      S(0) => \update_rd_offset_cnt[3]_i_6_n_0\
    );
\update_rd_offset_cnt_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => update_rd_offset_cnt0,
      D => update_rd_offset_cnt_next(4),
      Q => update_rd_offset_cnt(4),
      R => \^q\
    );
\update_rd_offset_cnt_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => update_rd_offset_cnt0,
      D => update_rd_offset_cnt_next(5),
      Q => update_rd_offset_cnt(5),
      R => \^q\
    );
\update_rd_offset_cnt_reg[5]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \update_rd_offset_cnt_reg[3]_i_2_n_0\,
      CO(3 downto 1) => \NLW_update_rd_offset_cnt_reg[5]_i_2_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \update_rd_offset_cnt_reg[5]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => ri_stp(4),
      O(3 downto 2) => \NLW_update_rd_offset_cnt_reg[5]_i_2_O_UNCONNECTED\(3 downto 2),
      O(1) => \update_rd_offset_cnt_reg[5]_i_2_n_6\,
      O(0) => \update_rd_offset_cnt_reg[5]_i_2_n_7\,
      S(3 downto 2) => B"00",
      S(1) => \update_rd_offset_cnt[5]_i_3_n_0\,
      S(0) => \update_rd_offset_cnt[5]_i_4_n_0\
    );
update_read_miss_ongoing_reg: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => '1',
      D => update_read_miss_ongoing_reg_0,
      Q => \^long_external_burst.update_rb_pos_phase_reg_0\,
      R => '0'
    );
update_read_resize_finish_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A2"
    )
        port map (
      I0 => \^update_read_data_info[0,0][last]\,
      I1 => ri_kind,
      I2 => update_read_resize_selected_reg_n_0,
      O => update_read_resize_finish_i_2_n_0
    );
update_read_resize_finish_reg: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => '1',
      D => FIFO_ED_Pointer_n_9,
      Q => update_read_resize_finish_reg_n_0,
      R => '0'
    );
update_read_resize_first_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FDFFFDDD00000000"
    )
        port map (
      I0 => update_read_resize_selected_reg_n_0,
      I1 => update_read_resize_finish_reg_n_0,
      I2 => \lud_reg_valid_one_hot_reg[1]\,
      I3 => ri_port,
      I4 => \lud_reg_valid_one_hot_reg[0]\,
      I5 => M0_AXI_RLAST,
      O => update_read_resize_first0
    );
update_read_resize_first_reg: unisim.vcomponents.FDSE
     port map (
      C => ACLK,
      CE => update_rd_offset_cnt0,
      D => update_read_resize_first0,
      Q => update_read_resize_first,
      S => \^q\
    );
update_read_resize_selected_i_10: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFEEBFBB"
    )
        port map (
      I0 => ri_use(5),
      I1 => \ri_addr_reg_n_0_[5]\,
      I2 => \^ri_allocate\,
      I3 => ri_kind,
      I4 => \update_rd_offset_cnt_reg[5]_i_2_n_6\,
      O => update_read_resize_selected_i_10_n_0
    );
update_read_resize_selected_i_11: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFEEBFBB"
    )
        port map (
      I0 => ri_use(4),
      I1 => \ri_addr_reg_n_0_[4]\,
      I2 => \^ri_allocate\,
      I3 => ri_kind,
      I4 => \update_rd_offset_cnt_reg[5]_i_2_n_7\,
      O => update_read_resize_selected_i_11_n_0
    );
update_read_resize_selected_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AEAAAAAAAAAAAAAA"
    )
        port map (
      I0 => M0_AXI_RLAST,
      I1 => ri_kind,
      I2 => update_read_resize_finish_reg_n_0,
      I3 => update_read_resize_selected_i_5_n_0,
      I4 => update_read_resize_selected_i_6_n_0,
      I5 => update_read_resize_selected_i_7_n_0,
      O => update_read_resize_selected0
    );
update_read_resize_selected_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFAE5D00000000"
    )
        port map (
      I0 => \update_rd_offset_cnt_reg[3]_i_2_n_6\,
      I1 => ri_kind,
      I2 => \^ri_allocate\,
      I3 => \ri_addr_reg_n_0_[1]\,
      I4 => ri_use(1),
      I5 => update_read_resize_selected_i_8_n_0,
      O => update_read_resize_selected_i_5_n_0
    );
update_read_resize_selected_i_6: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFEEBFBB"
    )
        port map (
      I0 => ri_use(0),
      I1 => \ri_addr_reg_n_0_[0]\,
      I2 => \^ri_allocate\,
      I3 => ri_kind,
      I4 => \update_rd_offset_cnt_reg[3]_i_2_n_7\,
      O => update_read_resize_selected_i_6_n_0
    );
update_read_resize_selected_i_7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFED000000000000"
    )
        port map (
      I0 => \update_rd_offset_cnt_reg[3]_i_2_n_4\,
      I1 => update_read_resize_selected_i_9_n_0,
      I2 => \ri_addr_reg_n_0_[3]\,
      I3 => ri_use(3),
      I4 => update_read_resize_selected_i_10_n_0,
      I5 => update_read_resize_selected_i_11_n_0,
      O => update_read_resize_selected_i_7_n_0
    );
update_read_resize_selected_i_8: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFEEBFBB"
    )
        port map (
      I0 => ri_use(2),
      I1 => \ri_addr_reg_n_0_[2]\,
      I2 => \^ri_allocate\,
      I3 => ri_kind,
      I4 => \update_rd_offset_cnt_reg[3]_i_2_n_5\,
      O => update_read_resize_selected_i_8_n_0
    );
update_read_resize_selected_i_9: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => ri_kind,
      I1 => \^ri_allocate\,
      O => update_read_resize_selected_i_9_n_0
    );
update_read_resize_selected_reg: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => '1',
      D => FIFO_ED_Pointer_n_0,
      Q => update_read_resize_selected_reg_n_0,
      R => '0'
    );
update_readback_available_reg: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => '1',
      D => update_done_tag_write_reg_1,
      Q => \^update_readback_available\,
      R => \^q\
    );
\update_release_tag_reg[Addr][10]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => '1',
      D => update_tag_unlock_addr(10),
      Q => \lu_check_valid_bits_reg[1]_1\(1),
      R => \^q\
    );
\update_release_tag_reg[Addr][11]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => '1',
      D => update_tag_unlock_addr(11),
      Q => \update_release_tag[Addr]\(11),
      R => \^q\
    );
\update_release_tag_reg[Addr][12]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => '1',
      D => update_tag_unlock_addr(12),
      Q => \update_release_tag[Addr]\(12),
      R => \^q\
    );
\update_release_tag_reg[Addr][13]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => '1',
      D => update_tag_unlock_addr(13),
      Q => \update_release_tag[Addr]\(13),
      R => \^q\
    );
\update_release_tag_reg[Addr][6]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => '1',
      D => update_tag_unlock_addr(6),
      Q => \update_release_tag[Addr]\(6),
      R => \^q\
    );
\update_release_tag_reg[Addr][7]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => '1',
      D => update_tag_unlock_addr(7),
      Q => \update_release_tag[Addr]\(7),
      R => \^q\
    );
\update_release_tag_reg[Addr][8]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => '1',
      D => update_tag_unlock_addr(8),
      Q => \update_release_tag[Addr]\(8),
      R => \^q\
    );
\update_release_tag_reg[Addr][9]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => '1',
      D => update_tag_unlock_addr(9),
      Q => \lu_check_valid_bits_reg[1]_1\(0),
      R => \^q\
    );
\update_release_tag_reg[Valid]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => '1',
      D => '1',
      Q => \^update_release_tag[valid]\,
      R => \^q\
    );
update_rm_alloc_ongoing_reg: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => '1',
      D => update_rm_alloc_ongoing_reg_1,
      Q => \^update_rm_alloc_ongoing_reg_0\,
      R => '0'
    );
update_wm_pop_evict_hold_reg: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => '1',
      D => FIFO_ED_Pointer_n_35,
      Q => update_wm_pop_evict_hold,
      R => '0'
    );
update_wm_pop_normal_hold_reg: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => '1',
      D => FIFO_WMA_Pointer_n_61,
      Q => update_wm_pop_normal_hold_reg_n_0,
      R => '0'
    );
\update_wma_data_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => FIFO_WMA_Pointer_n_27,
      D => \wr_port_data_info_reg[0][Data][31]\(0),
      Q => update_wma_data(0),
      R => \^q\
    );
\update_wma_data_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => FIFO_WMA_Pointer_n_26,
      D => \wr_port_data_info_reg[0][Data][31]\(10),
      Q => update_wma_data(10),
      R => \^q\
    );
\update_wma_data_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => FIFO_WMA_Pointer_n_26,
      D => \wr_port_data_info_reg[0][Data][31]\(11),
      Q => update_wma_data(11),
      R => \^q\
    );
\update_wma_data_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => FIFO_WMA_Pointer_n_26,
      D => \wr_port_data_info_reg[0][Data][31]\(12),
      Q => update_wma_data(12),
      R => \^q\
    );
\update_wma_data_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => FIFO_WMA_Pointer_n_26,
      D => \wr_port_data_info_reg[0][Data][31]\(13),
      Q => update_wma_data(13),
      R => \^q\
    );
\update_wma_data_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => FIFO_WMA_Pointer_n_26,
      D => \wr_port_data_info_reg[0][Data][31]\(14),
      Q => update_wma_data(14),
      R => \^q\
    );
\update_wma_data_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => FIFO_WMA_Pointer_n_26,
      D => \wr_port_data_info_reg[0][Data][31]\(15),
      Q => update_wma_data(15),
      R => \^q\
    );
\update_wma_data_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => FIFO_WMA_Pointer_n_25,
      D => \wr_port_data_info_reg[0][Data][31]\(16),
      Q => update_wma_data(16),
      R => \^q\
    );
\update_wma_data_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => FIFO_WMA_Pointer_n_25,
      D => \wr_port_data_info_reg[0][Data][31]\(17),
      Q => update_wma_data(17),
      R => \^q\
    );
\update_wma_data_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => FIFO_WMA_Pointer_n_25,
      D => \wr_port_data_info_reg[0][Data][31]\(18),
      Q => update_wma_data(18),
      R => \^q\
    );
\update_wma_data_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => FIFO_WMA_Pointer_n_25,
      D => \wr_port_data_info_reg[0][Data][31]\(19),
      Q => update_wma_data(19),
      R => \^q\
    );
\update_wma_data_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => FIFO_WMA_Pointer_n_27,
      D => \wr_port_data_info_reg[0][Data][31]\(1),
      Q => update_wma_data(1),
      R => \^q\
    );
\update_wma_data_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => FIFO_WMA_Pointer_n_25,
      D => \wr_port_data_info_reg[0][Data][31]\(20),
      Q => update_wma_data(20),
      R => \^q\
    );
\update_wma_data_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => FIFO_WMA_Pointer_n_25,
      D => \wr_port_data_info_reg[0][Data][31]\(21),
      Q => update_wma_data(21),
      R => \^q\
    );
\update_wma_data_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => FIFO_WMA_Pointer_n_25,
      D => \wr_port_data_info_reg[0][Data][31]\(22),
      Q => update_wma_data(22),
      R => \^q\
    );
\update_wma_data_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => FIFO_WMA_Pointer_n_25,
      D => \wr_port_data_info_reg[0][Data][31]\(23),
      Q => update_wma_data(23),
      R => \^q\
    );
\update_wma_data_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => FIFO_WMA_Pointer_n_24,
      D => \wr_port_data_info_reg[0][Data][31]\(24),
      Q => update_wma_data(24),
      R => \^q\
    );
\update_wma_data_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => FIFO_WMA_Pointer_n_24,
      D => \wr_port_data_info_reg[0][Data][31]\(25),
      Q => update_wma_data(25),
      R => \^q\
    );
\update_wma_data_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => FIFO_WMA_Pointer_n_24,
      D => \wr_port_data_info_reg[0][Data][31]\(26),
      Q => update_wma_data(26),
      R => \^q\
    );
\update_wma_data_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => FIFO_WMA_Pointer_n_24,
      D => \wr_port_data_info_reg[0][Data][31]\(27),
      Q => update_wma_data(27),
      R => \^q\
    );
\update_wma_data_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => FIFO_WMA_Pointer_n_24,
      D => \wr_port_data_info_reg[0][Data][31]\(28),
      Q => update_wma_data(28),
      R => \^q\
    );
\update_wma_data_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => FIFO_WMA_Pointer_n_24,
      D => \wr_port_data_info_reg[0][Data][31]\(29),
      Q => update_wma_data(29),
      R => \^q\
    );
\update_wma_data_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => FIFO_WMA_Pointer_n_27,
      D => \wr_port_data_info_reg[0][Data][31]\(2),
      Q => update_wma_data(2),
      R => \^q\
    );
\update_wma_data_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => FIFO_WMA_Pointer_n_24,
      D => \wr_port_data_info_reg[0][Data][31]\(30),
      Q => update_wma_data(30),
      R => \^q\
    );
\update_wma_data_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => FIFO_WMA_Pointer_n_24,
      D => \wr_port_data_info_reg[0][Data][31]\(31),
      Q => update_wma_data(31),
      R => \^q\
    );
\update_wma_data_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => FIFO_WMA_Pointer_n_27,
      D => \wr_port_data_info_reg[0][Data][31]\(3),
      Q => update_wma_data(3),
      R => \^q\
    );
\update_wma_data_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => FIFO_WMA_Pointer_n_27,
      D => \wr_port_data_info_reg[0][Data][31]\(4),
      Q => update_wma_data(4),
      R => \^q\
    );
\update_wma_data_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => FIFO_WMA_Pointer_n_27,
      D => \wr_port_data_info_reg[0][Data][31]\(5),
      Q => update_wma_data(5),
      R => \^q\
    );
\update_wma_data_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => FIFO_WMA_Pointer_n_27,
      D => \wr_port_data_info_reg[0][Data][31]\(6),
      Q => update_wma_data(6),
      R => \^q\
    );
\update_wma_data_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => FIFO_WMA_Pointer_n_27,
      D => \wr_port_data_info_reg[0][Data][31]\(7),
      Q => update_wma_data(7),
      R => \^q\
    );
\update_wma_data_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => FIFO_WMA_Pointer_n_26,
      D => \wr_port_data_info_reg[0][Data][31]\(8),
      Q => update_wma_data(8),
      R => \^q\
    );
\update_wma_data_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => FIFO_WMA_Pointer_n_26,
      D => \wr_port_data_info_reg[0][Data][31]\(9),
      Q => update_wma_data(9),
      R => \^q\
    );
update_wma_last_reg: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => '1',
      D => wr_port_data_last_i_reg,
      Q => \^in\,
      R => \^q\
    );
\update_wma_strb_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => '1',
      D => FIFO_WMA_Pointer_n_65,
      Q => update_wma_strb(0),
      R => \^q\
    );
\update_wma_strb_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => '1',
      D => FIFO_WMA_Pointer_n_64,
      Q => update_wma_strb(1),
      R => \^q\
    );
\update_wma_strb_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => '1',
      D => FIFO_WMA_Pointer_n_63,
      Q => update_wma_strb(2),
      R => \^q\
    );
\update_wma_strb_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => '1',
      D => FIFO_WMA_Pointer_n_62,
      Q => update_wma_strb(3),
      R => \^q\
    );
update_word_cnt_almost_last_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0010"
    )
        port map (
      I0 => \update_word_cnt_len_reg__0\(5),
      I1 => \update_word_cnt_len_reg__0\(4),
      I2 => \update_word_cnt_len_reg__0\(3),
      I3 => \update_word_cnt_len_reg__0\(2),
      O => update_word_cnt_almost_last_i_1_n_0
    );
update_word_cnt_almost_last_reg: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \^update_word_cnt_en\,
      D => update_word_cnt_almost_last_i_1_n_0,
      Q => update_word_cnt_almost_last,
      R => \^q\
    );
update_word_cnt_first_reg: unisim.vcomponents.FDSE
     port map (
      C => ACLK,
      CE => \^update_word_cnt_en\,
      D => \^update_word_cnt_last\,
      Q => update_word_cnt_first,
      S => \^q\
    );
update_word_cnt_last_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0010"
    )
        port map (
      I0 => \update_word_cnt_len_reg__0\(5),
      I1 => \update_word_cnt_len_reg__0\(4),
      I2 => \update_word_cnt_len_reg__0\(2),
      I3 => \update_word_cnt_len_reg__0\(3),
      O => update_word_cnt_last_i_1_n_0
    );
update_word_cnt_last_reg: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \^update_word_cnt_en\,
      D => update_word_cnt_last_i_1_n_0,
      Q => \^update_word_cnt_last\,
      R => \^q\
    );
\update_word_cnt_len[2]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \update_word_cnt_len_reg__0\(2),
      O => \minusOp__0\(0)
    );
\update_word_cnt_len[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \update_word_cnt_len_reg__0\(2),
      I1 => \update_word_cnt_len_reg__0\(3),
      O => \update_word_cnt_len[3]_i_1_n_0\
    );
\update_word_cnt_len[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E1"
    )
        port map (
      I0 => \update_word_cnt_len_reg__0\(3),
      I1 => \update_word_cnt_len_reg__0\(2),
      I2 => \update_word_cnt_len_reg__0\(4),
      O => \update_word_cnt_len[4]_i_1_n_0\
    );
\update_word_cnt_len[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE01"
    )
        port map (
      I0 => \update_word_cnt_len_reg__0\(4),
      I1 => \update_word_cnt_len_reg__0\(2),
      I2 => \update_word_cnt_len_reg__0\(3),
      I3 => \update_word_cnt_len_reg__0\(5),
      O => \update_word_cnt_len[5]_i_1_n_0\
    );
\update_word_cnt_len_reg[2]\: unisim.vcomponents.FDSE
     port map (
      C => ACLK,
      CE => \^update_word_cnt_en\,
      D => \minusOp__0\(0),
      Q => \update_word_cnt_len_reg__0\(2),
      S => \^q\
    );
\update_word_cnt_len_reg[3]\: unisim.vcomponents.FDSE
     port map (
      C => ACLK,
      CE => \^update_word_cnt_en\,
      D => \update_word_cnt_len[3]_i_1_n_0\,
      Q => \update_word_cnt_len_reg__0\(3),
      S => \^q\
    );
\update_word_cnt_len_reg[4]\: unisim.vcomponents.FDSE
     port map (
      C => ACLK,
      CE => \^update_word_cnt_en\,
      D => \update_word_cnt_len[4]_i_1_n_0\,
      Q => \update_word_cnt_len_reg__0\(4),
      S => \^q\
    );
\update_word_cnt_len_reg[5]\: unisim.vcomponents.FDSE
     port map (
      C => ACLK,
      CE => \^update_word_cnt_en\,
      D => \update_word_cnt_len[5]_i_1_n_0\,
      Q => \update_word_cnt_len_reg__0\(5),
      S => \^q\
    );
\update_word_cnt_next_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \^update_word_cnt_en\,
      D => plusOp(0),
      Q => \update_word_cnt_next_reg__0\(2),
      R => \^q\
    );
\update_word_cnt_next_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \^update_word_cnt_en\,
      D => plusOp(1),
      Q => \update_word_cnt_next_reg__0\(3),
      R => \^q\
    );
\update_word_cnt_next_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \^update_word_cnt_en\,
      D => plusOp(2),
      Q => \update_word_cnt_next_reg__0\(4),
      R => \^q\
    );
\update_word_cnt_next_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => \^update_word_cnt_en\,
      D => plusOp(3),
      Q => \update_word_cnt_next_reg__0\(5),
      R => \^q\
    );
\update_wr_offset_cnt[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEF002000200020"
    )
        port map (
      I0 => wm_offset(0),
      I1 => wm_use_bits(0),
      I2 => wm_kind,
      I3 => wm_allocate_reg_n_0,
      I4 => \wm_remove_unaligned_reg_n_0_[0]\,
      I5 => p_1_in(0),
      O => update_wr_offset_cnt_cmb(0)
    );
\update_wr_offset_cnt[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEF002000200020"
    )
        port map (
      I0 => wm_offset(1),
      I1 => wm_use_bits(1),
      I2 => wm_kind,
      I3 => wm_allocate_reg_n_0,
      I4 => p_0_in40_in,
      I5 => p_1_in(1),
      O => update_wr_offset_cnt_cmb(1)
    );
\update_wr_offset_cnt[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEF002000200020"
    )
        port map (
      I0 => wm_offset(2),
      I1 => wm_use_bits(2),
      I2 => wm_kind,
      I3 => wm_allocate_reg_n_0,
      I4 => p_0_in45_in,
      I5 => p_1_in(2),
      O => update_wr_offset_cnt_cmb(2)
    );
\update_wr_offset_cnt[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEF002000200020"
    )
        port map (
      I0 => wm_offset(3),
      I1 => wm_use_bits(3),
      I2 => wm_kind,
      I3 => wm_allocate_reg_n_0,
      I4 => p_0_in50_in,
      I5 => p_1_in(3),
      O => update_wr_offset_cnt_cmb(3)
    );
\update_wr_offset_cnt[3]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1DE2"
    )
        port map (
      I0 => wm_offset(3),
      I1 => update_write_miss_ongoing,
      I2 => update_wr_offset_cnt(3),
      I3 => wm_stp_bits(3),
      O => \update_wr_offset_cnt[3]_i_3_n_0\
    );
\update_wr_offset_cnt[3]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1DE2"
    )
        port map (
      I0 => wm_offset(2),
      I1 => update_write_miss_ongoing,
      I2 => update_wr_offset_cnt(2),
      I3 => wm_stp_bits(2),
      O => \update_wr_offset_cnt[3]_i_4_n_0\
    );
\update_wr_offset_cnt[3]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1DE2"
    )
        port map (
      I0 => wm_offset(1),
      I1 => update_write_miss_ongoing,
      I2 => update_wr_offset_cnt(1),
      I3 => wm_stp_bits(1),
      O => \update_wr_offset_cnt[3]_i_5_n_0\
    );
\update_wr_offset_cnt[3]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1DE2"
    )
        port map (
      I0 => wm_offset(0),
      I1 => update_write_miss_ongoing,
      I2 => update_wr_offset_cnt(0),
      I3 => wm_stp_bits(0),
      O => \update_wr_offset_cnt[3]_i_6_n_0\
    );
\update_wr_offset_cnt[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEF002000200020"
    )
        port map (
      I0 => wm_offset(4),
      I1 => wm_use_bits(4),
      I2 => wm_kind,
      I3 => wm_allocate_reg_n_0,
      I4 => p_0_in55_in,
      I5 => p_1_in(4),
      O => update_wr_offset_cnt_cmb(4)
    );
\update_wr_offset_cnt[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEF002000200020"
    )
        port map (
      I0 => wm_offset(5),
      I1 => wm_use_bits(5),
      I2 => wm_kind,
      I3 => wm_allocate_reg_n_0,
      I4 => p_0_in60_in,
      I5 => p_1_in(5),
      O => update_wr_offset_cnt_cmb(5)
    );
\update_wr_offset_cnt[5]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1DE2"
    )
        port map (
      I0 => wm_offset(5),
      I1 => update_write_miss_ongoing,
      I2 => update_wr_offset_cnt(5),
      I3 => wm_stp_bits(5),
      O => \update_wr_offset_cnt[5]_i_7_n_0\
    );
\update_wr_offset_cnt[5]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1DE2"
    )
        port map (
      I0 => wm_offset(4),
      I1 => update_write_miss_ongoing,
      I2 => update_wr_offset_cnt(4),
      I3 => wm_stp_bits(4),
      O => \update_wr_offset_cnt[5]_i_8_n_0\
    );
\update_wr_offset_cnt_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => update_wr_offset_cnt0,
      D => update_wr_offset_cnt_cmb(0),
      Q => update_wr_offset_cnt(0),
      R => \^q\
    );
\update_wr_offset_cnt_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => update_wr_offset_cnt0,
      D => update_wr_offset_cnt_cmb(1),
      Q => update_wr_offset_cnt(1),
      R => \^q\
    );
\update_wr_offset_cnt_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => update_wr_offset_cnt0,
      D => update_wr_offset_cnt_cmb(2),
      Q => update_wr_offset_cnt(2),
      R => \^q\
    );
\update_wr_offset_cnt_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => update_wr_offset_cnt0,
      D => update_wr_offset_cnt_cmb(3),
      Q => update_wr_offset_cnt(3),
      R => \^q\
    );
\update_wr_offset_cnt_reg[3]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \update_wr_offset_cnt_reg[3]_i_2_n_0\,
      CO(2) => \update_wr_offset_cnt_reg[3]_i_2_n_1\,
      CO(1) => \update_wr_offset_cnt_reg[3]_i_2_n_2\,
      CO(0) => \update_wr_offset_cnt_reg[3]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => wm_stp_bits(3 downto 0),
      O(3 downto 0) => p_1_in(3 downto 0),
      S(3) => \update_wr_offset_cnt[3]_i_3_n_0\,
      S(2) => \update_wr_offset_cnt[3]_i_4_n_0\,
      S(1) => \update_wr_offset_cnt[3]_i_5_n_0\,
      S(0) => \update_wr_offset_cnt[3]_i_6_n_0\
    );
\update_wr_offset_cnt_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => update_wr_offset_cnt0,
      D => update_wr_offset_cnt_cmb(4),
      Q => update_wr_offset_cnt(4),
      R => \^q\
    );
\update_wr_offset_cnt_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => update_wr_offset_cnt0,
      D => update_wr_offset_cnt_cmb(5),
      Q => update_wr_offset_cnt(5),
      R => \^q\
    );
\update_wr_offset_cnt_reg[5]_i_4\: unisim.vcomponents.CARRY4
     port map (
      CI => \update_wr_offset_cnt_reg[3]_i_2_n_0\,
      CO(3 downto 1) => \NLW_update_wr_offset_cnt_reg[5]_i_4_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \update_wr_offset_cnt_reg[5]_i_4_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => wm_stp_bits(4),
      O(3 downto 2) => \NLW_update_wr_offset_cnt_reg[5]_i_4_O_UNCONNECTED\(3 downto 2),
      O(1 downto 0) => p_1_in(5 downto 4),
      S(3 downto 2) => B"00",
      S(1) => \update_wr_offset_cnt[5]_i_7_n_0\,
      S(0) => \update_wr_offset_cnt[5]_i_8_n_0\
    );
\update_write_miss_busy_i_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => '1',
      D => FIFO_WM_Pointer_n_14,
      Q => \^update_write_miss_busy\(0),
      R => \^q\
    );
\update_write_miss_busy_i_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => '1',
      D => FIFO_WM_Pointer_n_13,
      Q => \^update_write_miss_busy\(1),
      R => \^q\
    );
update_write_miss_ongoing_reg: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => '1',
      D => FIFO_WMA_Pointer_n_11,
      Q => update_write_miss_ongoing,
      R => '0'
    );
\w_fifo_mem_reg[31][BE][0]_srl32_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FEAEAAAA"
    )
        port map (
      I0 => update_evict_busy,
      I1 => \wr_port_data_info_reg[0][BE][3]\(0),
      I2 => \^update_write_miss_ongoing_reg_0\,
      I3 => \wr_port_data_info_reg[0][BE][3]_0\(0),
      I4 => \^update_wma_data_reg[24]_0\,
      O => \M_AXI_WSTRB_reg[3]\(0)
    );
\w_fifo_mem_reg[31][BE][1]_srl32_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FEAEAAAA"
    )
        port map (
      I0 => update_evict_busy,
      I1 => \wr_port_data_info_reg[0][BE][3]\(1),
      I2 => \^update_write_miss_ongoing_reg_0\,
      I3 => \wr_port_data_info_reg[0][BE][3]_0\(1),
      I4 => \^update_wma_data_reg[24]_0\,
      O => \M_AXI_WSTRB_reg[3]\(1)
    );
\w_fifo_mem_reg[31][BE][2]_srl32_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FEAEAAAA"
    )
        port map (
      I0 => update_evict_busy,
      I1 => \wr_port_data_info_reg[0][BE][3]\(2),
      I2 => \^update_write_miss_ongoing_reg_0\,
      I3 => \wr_port_data_info_reg[0][BE][3]_0\(2),
      I4 => \^update_wma_data_reg[24]_0\,
      O => \M_AXI_WSTRB_reg[3]\(2)
    );
\w_fifo_mem_reg[31][BE][3]_srl32_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FEAEAAAA"
    )
        port map (
      I0 => update_evict_busy,
      I1 => \wr_port_data_info_reg[0][BE][3]\(3),
      I2 => \^update_write_miss_ongoing_reg_0\,
      I3 => \wr_port_data_info_reg[0][BE][3]_0\(3),
      I4 => \^update_wma_data_reg[24]_0\,
      O => \M_AXI_WSTRB_reg[3]\(3)
    );
\w_fifo_mem_reg[31][Data][0]_srl32_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \Not_Using_XPM.Using_BRAM.Native.Using_B36_Sx.The_BRAMs[3].RAMB36_I1_2\(0),
      I1 => update_cur_evict_way_d1,
      I2 => \Not_Using_XPM.Using_BRAM.Native.Using_B36_Sx.The_BRAMs[3].RAMB36_I1_3\(0),
      I3 => update_evict_busy,
      I4 => \wr_port_data_info_reg[0][Data][31]\(0),
      O => \M_AXI_WDATA_reg[31]\(0)
    );
\w_fifo_mem_reg[31][Data][10]_srl32_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \Not_Using_XPM.Using_BRAM.Native.Using_B36_Sx.The_BRAMs[3].RAMB36_I1_2\(10),
      I1 => update_cur_evict_way_d1,
      I2 => \Not_Using_XPM.Using_BRAM.Native.Using_B36_Sx.The_BRAMs[3].RAMB36_I1_3\(10),
      I3 => update_evict_busy,
      I4 => \wr_port_data_info_reg[0][Data][31]\(10),
      O => \M_AXI_WDATA_reg[31]\(10)
    );
\w_fifo_mem_reg[31][Data][11]_srl32_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \Not_Using_XPM.Using_BRAM.Native.Using_B36_Sx.The_BRAMs[3].RAMB36_I1_2\(11),
      I1 => update_cur_evict_way_d1,
      I2 => \Not_Using_XPM.Using_BRAM.Native.Using_B36_Sx.The_BRAMs[3].RAMB36_I1_3\(11),
      I3 => update_evict_busy,
      I4 => \wr_port_data_info_reg[0][Data][31]\(11),
      O => \M_AXI_WDATA_reg[31]\(11)
    );
\w_fifo_mem_reg[31][Data][12]_srl32_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \Not_Using_XPM.Using_BRAM.Native.Using_B36_Sx.The_BRAMs[3].RAMB36_I1_2\(12),
      I1 => update_cur_evict_way_d1,
      I2 => \Not_Using_XPM.Using_BRAM.Native.Using_B36_Sx.The_BRAMs[3].RAMB36_I1_3\(12),
      I3 => update_evict_busy,
      I4 => \wr_port_data_info_reg[0][Data][31]\(12),
      O => \M_AXI_WDATA_reg[31]\(12)
    );
\w_fifo_mem_reg[31][Data][13]_srl32_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \Not_Using_XPM.Using_BRAM.Native.Using_B36_Sx.The_BRAMs[3].RAMB36_I1_2\(13),
      I1 => update_cur_evict_way_d1,
      I2 => \Not_Using_XPM.Using_BRAM.Native.Using_B36_Sx.The_BRAMs[3].RAMB36_I1_3\(13),
      I3 => update_evict_busy,
      I4 => \wr_port_data_info_reg[0][Data][31]\(13),
      O => \M_AXI_WDATA_reg[31]\(13)
    );
\w_fifo_mem_reg[31][Data][14]_srl32_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \Not_Using_XPM.Using_BRAM.Native.Using_B36_Sx.The_BRAMs[3].RAMB36_I1_2\(14),
      I1 => update_cur_evict_way_d1,
      I2 => \Not_Using_XPM.Using_BRAM.Native.Using_B36_Sx.The_BRAMs[3].RAMB36_I1_3\(14),
      I3 => update_evict_busy,
      I4 => \wr_port_data_info_reg[0][Data][31]\(14),
      O => \M_AXI_WDATA_reg[31]\(14)
    );
\w_fifo_mem_reg[31][Data][15]_srl32_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \Not_Using_XPM.Using_BRAM.Native.Using_B36_Sx.The_BRAMs[3].RAMB36_I1_2\(15),
      I1 => update_cur_evict_way_d1,
      I2 => \Not_Using_XPM.Using_BRAM.Native.Using_B36_Sx.The_BRAMs[3].RAMB36_I1_3\(15),
      I3 => update_evict_busy,
      I4 => \wr_port_data_info_reg[0][Data][31]\(15),
      O => \M_AXI_WDATA_reg[31]\(15)
    );
\w_fifo_mem_reg[31][Data][16]_srl32_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \Not_Using_XPM.Using_BRAM.Native.Using_B36_Sx.The_BRAMs[3].RAMB36_I1_2\(16),
      I1 => update_cur_evict_way_d1,
      I2 => \Not_Using_XPM.Using_BRAM.Native.Using_B36_Sx.The_BRAMs[3].RAMB36_I1_3\(16),
      I3 => update_evict_busy,
      I4 => \wr_port_data_info_reg[0][Data][31]\(16),
      O => \M_AXI_WDATA_reg[31]\(16)
    );
\w_fifo_mem_reg[31][Data][17]_srl32_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \Not_Using_XPM.Using_BRAM.Native.Using_B36_Sx.The_BRAMs[3].RAMB36_I1_2\(17),
      I1 => update_cur_evict_way_d1,
      I2 => \Not_Using_XPM.Using_BRAM.Native.Using_B36_Sx.The_BRAMs[3].RAMB36_I1_3\(17),
      I3 => update_evict_busy,
      I4 => \wr_port_data_info_reg[0][Data][31]\(17),
      O => \M_AXI_WDATA_reg[31]\(17)
    );
\w_fifo_mem_reg[31][Data][18]_srl32_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \Not_Using_XPM.Using_BRAM.Native.Using_B36_Sx.The_BRAMs[3].RAMB36_I1_2\(18),
      I1 => update_cur_evict_way_d1,
      I2 => \Not_Using_XPM.Using_BRAM.Native.Using_B36_Sx.The_BRAMs[3].RAMB36_I1_3\(18),
      I3 => update_evict_busy,
      I4 => \wr_port_data_info_reg[0][Data][31]\(18),
      O => \M_AXI_WDATA_reg[31]\(18)
    );
\w_fifo_mem_reg[31][Data][19]_srl32_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \Not_Using_XPM.Using_BRAM.Native.Using_B36_Sx.The_BRAMs[3].RAMB36_I1_2\(19),
      I1 => update_cur_evict_way_d1,
      I2 => \Not_Using_XPM.Using_BRAM.Native.Using_B36_Sx.The_BRAMs[3].RAMB36_I1_3\(19),
      I3 => update_evict_busy,
      I4 => \wr_port_data_info_reg[0][Data][31]\(19),
      O => \M_AXI_WDATA_reg[31]\(19)
    );
\w_fifo_mem_reg[31][Data][1]_srl32_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \Not_Using_XPM.Using_BRAM.Native.Using_B36_Sx.The_BRAMs[3].RAMB36_I1_2\(1),
      I1 => update_cur_evict_way_d1,
      I2 => \Not_Using_XPM.Using_BRAM.Native.Using_B36_Sx.The_BRAMs[3].RAMB36_I1_3\(1),
      I3 => update_evict_busy,
      I4 => \wr_port_data_info_reg[0][Data][31]\(1),
      O => \M_AXI_WDATA_reg[31]\(1)
    );
\w_fifo_mem_reg[31][Data][20]_srl32_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \Not_Using_XPM.Using_BRAM.Native.Using_B36_Sx.The_BRAMs[3].RAMB36_I1_2\(20),
      I1 => update_cur_evict_way_d1,
      I2 => \Not_Using_XPM.Using_BRAM.Native.Using_B36_Sx.The_BRAMs[3].RAMB36_I1_3\(20),
      I3 => update_evict_busy,
      I4 => \wr_port_data_info_reg[0][Data][31]\(20),
      O => \M_AXI_WDATA_reg[31]\(20)
    );
\w_fifo_mem_reg[31][Data][21]_srl32_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \Not_Using_XPM.Using_BRAM.Native.Using_B36_Sx.The_BRAMs[3].RAMB36_I1_2\(21),
      I1 => update_cur_evict_way_d1,
      I2 => \Not_Using_XPM.Using_BRAM.Native.Using_B36_Sx.The_BRAMs[3].RAMB36_I1_3\(21),
      I3 => update_evict_busy,
      I4 => \wr_port_data_info_reg[0][Data][31]\(21),
      O => \M_AXI_WDATA_reg[31]\(21)
    );
\w_fifo_mem_reg[31][Data][22]_srl32_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \Not_Using_XPM.Using_BRAM.Native.Using_B36_Sx.The_BRAMs[3].RAMB36_I1_2\(22),
      I1 => update_cur_evict_way_d1,
      I2 => \Not_Using_XPM.Using_BRAM.Native.Using_B36_Sx.The_BRAMs[3].RAMB36_I1_3\(22),
      I3 => update_evict_busy,
      I4 => \wr_port_data_info_reg[0][Data][31]\(22),
      O => \M_AXI_WDATA_reg[31]\(22)
    );
\w_fifo_mem_reg[31][Data][23]_srl32_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \Not_Using_XPM.Using_BRAM.Native.Using_B36_Sx.The_BRAMs[3].RAMB36_I1_2\(23),
      I1 => update_cur_evict_way_d1,
      I2 => \Not_Using_XPM.Using_BRAM.Native.Using_B36_Sx.The_BRAMs[3].RAMB36_I1_3\(23),
      I3 => update_evict_busy,
      I4 => \wr_port_data_info_reg[0][Data][31]\(23),
      O => \M_AXI_WDATA_reg[31]\(23)
    );
\w_fifo_mem_reg[31][Data][24]_srl32_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \Not_Using_XPM.Using_BRAM.Native.Using_B36_Sx.The_BRAMs[3].RAMB36_I1_2\(24),
      I1 => update_cur_evict_way_d1,
      I2 => \Not_Using_XPM.Using_BRAM.Native.Using_B36_Sx.The_BRAMs[3].RAMB36_I1_3\(24),
      I3 => update_evict_busy,
      I4 => \wr_port_data_info_reg[0][Data][31]\(24),
      O => \M_AXI_WDATA_reg[31]\(24)
    );
\w_fifo_mem_reg[31][Data][25]_srl32_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \Not_Using_XPM.Using_BRAM.Native.Using_B36_Sx.The_BRAMs[3].RAMB36_I1_2\(25),
      I1 => update_cur_evict_way_d1,
      I2 => \Not_Using_XPM.Using_BRAM.Native.Using_B36_Sx.The_BRAMs[3].RAMB36_I1_3\(25),
      I3 => update_evict_busy,
      I4 => \wr_port_data_info_reg[0][Data][31]\(25),
      O => \M_AXI_WDATA_reg[31]\(25)
    );
\w_fifo_mem_reg[31][Data][26]_srl32_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \Not_Using_XPM.Using_BRAM.Native.Using_B36_Sx.The_BRAMs[3].RAMB36_I1_2\(26),
      I1 => update_cur_evict_way_d1,
      I2 => \Not_Using_XPM.Using_BRAM.Native.Using_B36_Sx.The_BRAMs[3].RAMB36_I1_3\(26),
      I3 => update_evict_busy,
      I4 => \wr_port_data_info_reg[0][Data][31]\(26),
      O => \M_AXI_WDATA_reg[31]\(26)
    );
\w_fifo_mem_reg[31][Data][27]_srl32_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \Not_Using_XPM.Using_BRAM.Native.Using_B36_Sx.The_BRAMs[3].RAMB36_I1_2\(27),
      I1 => update_cur_evict_way_d1,
      I2 => \Not_Using_XPM.Using_BRAM.Native.Using_B36_Sx.The_BRAMs[3].RAMB36_I1_3\(27),
      I3 => update_evict_busy,
      I4 => \wr_port_data_info_reg[0][Data][31]\(27),
      O => \M_AXI_WDATA_reg[31]\(27)
    );
\w_fifo_mem_reg[31][Data][28]_srl32_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \Not_Using_XPM.Using_BRAM.Native.Using_B36_Sx.The_BRAMs[3].RAMB36_I1_2\(28),
      I1 => update_cur_evict_way_d1,
      I2 => \Not_Using_XPM.Using_BRAM.Native.Using_B36_Sx.The_BRAMs[3].RAMB36_I1_3\(28),
      I3 => update_evict_busy,
      I4 => \wr_port_data_info_reg[0][Data][31]\(28),
      O => \M_AXI_WDATA_reg[31]\(28)
    );
\w_fifo_mem_reg[31][Data][29]_srl32_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \Not_Using_XPM.Using_BRAM.Native.Using_B36_Sx.The_BRAMs[3].RAMB36_I1_2\(29),
      I1 => update_cur_evict_way_d1,
      I2 => \Not_Using_XPM.Using_BRAM.Native.Using_B36_Sx.The_BRAMs[3].RAMB36_I1_3\(29),
      I3 => update_evict_busy,
      I4 => \wr_port_data_info_reg[0][Data][31]\(29),
      O => \M_AXI_WDATA_reg[31]\(29)
    );
\w_fifo_mem_reg[31][Data][2]_srl32_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \Not_Using_XPM.Using_BRAM.Native.Using_B36_Sx.The_BRAMs[3].RAMB36_I1_2\(2),
      I1 => update_cur_evict_way_d1,
      I2 => \Not_Using_XPM.Using_BRAM.Native.Using_B36_Sx.The_BRAMs[3].RAMB36_I1_3\(2),
      I3 => update_evict_busy,
      I4 => \wr_port_data_info_reg[0][Data][31]\(2),
      O => \M_AXI_WDATA_reg[31]\(2)
    );
\w_fifo_mem_reg[31][Data][30]_srl32_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \Not_Using_XPM.Using_BRAM.Native.Using_B36_Sx.The_BRAMs[3].RAMB36_I1_2\(30),
      I1 => update_cur_evict_way_d1,
      I2 => \Not_Using_XPM.Using_BRAM.Native.Using_B36_Sx.The_BRAMs[3].RAMB36_I1_3\(30),
      I3 => update_evict_busy,
      I4 => \wr_port_data_info_reg[0][Data][31]\(30),
      O => \M_AXI_WDATA_reg[31]\(30)
    );
\w_fifo_mem_reg[31][Data][31]_srl32_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \Not_Using_XPM.Using_BRAM.Native.Using_B36_Sx.The_BRAMs[3].RAMB36_I1_2\(31),
      I1 => update_cur_evict_way_d1,
      I2 => \Not_Using_XPM.Using_BRAM.Native.Using_B36_Sx.The_BRAMs[3].RAMB36_I1_3\(31),
      I3 => update_evict_busy,
      I4 => \wr_port_data_info_reg[0][Data][31]\(31),
      O => \M_AXI_WDATA_reg[31]\(31)
    );
\w_fifo_mem_reg[31][Data][3]_srl32_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \Not_Using_XPM.Using_BRAM.Native.Using_B36_Sx.The_BRAMs[3].RAMB36_I1_2\(3),
      I1 => update_cur_evict_way_d1,
      I2 => \Not_Using_XPM.Using_BRAM.Native.Using_B36_Sx.The_BRAMs[3].RAMB36_I1_3\(3),
      I3 => update_evict_busy,
      I4 => \wr_port_data_info_reg[0][Data][31]\(3),
      O => \M_AXI_WDATA_reg[31]\(3)
    );
\w_fifo_mem_reg[31][Data][4]_srl32_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \Not_Using_XPM.Using_BRAM.Native.Using_B36_Sx.The_BRAMs[3].RAMB36_I1_2\(4),
      I1 => update_cur_evict_way_d1,
      I2 => \Not_Using_XPM.Using_BRAM.Native.Using_B36_Sx.The_BRAMs[3].RAMB36_I1_3\(4),
      I3 => update_evict_busy,
      I4 => \wr_port_data_info_reg[0][Data][31]\(4),
      O => \M_AXI_WDATA_reg[31]\(4)
    );
\w_fifo_mem_reg[31][Data][5]_srl32_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \Not_Using_XPM.Using_BRAM.Native.Using_B36_Sx.The_BRAMs[3].RAMB36_I1_2\(5),
      I1 => update_cur_evict_way_d1,
      I2 => \Not_Using_XPM.Using_BRAM.Native.Using_B36_Sx.The_BRAMs[3].RAMB36_I1_3\(5),
      I3 => update_evict_busy,
      I4 => \wr_port_data_info_reg[0][Data][31]\(5),
      O => \M_AXI_WDATA_reg[31]\(5)
    );
\w_fifo_mem_reg[31][Data][6]_srl32_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \Not_Using_XPM.Using_BRAM.Native.Using_B36_Sx.The_BRAMs[3].RAMB36_I1_2\(6),
      I1 => update_cur_evict_way_d1,
      I2 => \Not_Using_XPM.Using_BRAM.Native.Using_B36_Sx.The_BRAMs[3].RAMB36_I1_3\(6),
      I3 => update_evict_busy,
      I4 => \wr_port_data_info_reg[0][Data][31]\(6),
      O => \M_AXI_WDATA_reg[31]\(6)
    );
\w_fifo_mem_reg[31][Data][7]_srl32_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \Not_Using_XPM.Using_BRAM.Native.Using_B36_Sx.The_BRAMs[3].RAMB36_I1_2\(7),
      I1 => update_cur_evict_way_d1,
      I2 => \Not_Using_XPM.Using_BRAM.Native.Using_B36_Sx.The_BRAMs[3].RAMB36_I1_3\(7),
      I3 => update_evict_busy,
      I4 => \wr_port_data_info_reg[0][Data][31]\(7),
      O => \M_AXI_WDATA_reg[31]\(7)
    );
\w_fifo_mem_reg[31][Data][8]_srl32_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \Not_Using_XPM.Using_BRAM.Native.Using_B36_Sx.The_BRAMs[3].RAMB36_I1_2\(8),
      I1 => update_cur_evict_way_d1,
      I2 => \Not_Using_XPM.Using_BRAM.Native.Using_B36_Sx.The_BRAMs[3].RAMB36_I1_3\(8),
      I3 => update_evict_busy,
      I4 => \wr_port_data_info_reg[0][Data][31]\(8),
      O => \M_AXI_WDATA_reg[31]\(8)
    );
\w_fifo_mem_reg[31][Data][9]_srl32_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \Not_Using_XPM.Using_BRAM.Native.Using_B36_Sx.The_BRAMs[3].RAMB36_I1_2\(9),
      I1 => update_cur_evict_way_d1,
      I2 => \Not_Using_XPM.Using_BRAM.Native.Using_B36_Sx.The_BRAMs[3].RAMB36_I1_3\(9),
      I3 => update_evict_busy,
      I4 => \wr_port_data_info_reg[0][Data][31]\(9),
      O => \M_AXI_WDATA_reg[31]\(9)
    );
\w_fifo_mem_reg[31][Last][-1111111111]_srl32_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => update_evict_last,
      I1 => update_evict_busy,
      I2 => \access_data_info[0,1][Last]\,
      I3 => \^update_write_miss_ongoing_reg_0\,
      I4 => \access_data_info[0,0][Last]\,
      O => \write_data_info[0][Last]\
    );
wm_allocate_reg: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => FIFO_ED_Pointer_n_34,
      D => \wm_fifo_mem_reg[15][Allocate][-1111111111]_srl16_n_0\,
      Q => wm_allocate_reg_n_0,
      R => \^q\
    );
wm_allow_reg: unisim.vcomponents.FDSE
     port map (
      C => ACLK,
      CE => FIFO_ED_Pointer_n_34,
      D => \wm_fifo_mem_reg[15][Allow][-1111111111]_srl16_n_0\,
      Q => \^update_wma_data_reg[24]_0\,
      S => \^q\
    );
wm_evict_reg: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => FIFO_ED_Pointer_n_34,
      D => \wm_fifo_mem_reg[15][Evict][-1111111111]_srl16_n_0\,
      Q => wm_evict,
      R => \^q\
    );
\wm_fifo_mem_reg[15][Allocate][-1111111111]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => wm_read_fifo_addr(0),
      A1 => wm_read_fifo_addr(1),
      A2 => wm_read_fifo_addr(2),
      A3 => wm_read_fifo_addr(3),
      CE => lookup_push_write_miss,
      CLK => ACLK,
      D => lookup_wm_allocate,
      Q => \wm_fifo_mem_reg[15][Allocate][-1111111111]_srl16_n_0\
    );
\wm_fifo_mem_reg[15][Allow][-1111111111]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => wm_read_fifo_addr(0),
      A1 => wm_read_fifo_addr(1),
      A2 => wm_read_fifo_addr(2),
      A3 => wm_read_fifo_addr(3),
      CE => lookup_push_write_miss,
      CLK => ACLK,
      D => lookup_wm_allow_write,
      Q => \wm_fifo_mem_reg[15][Allow][-1111111111]_srl16_n_0\
    );
\wm_fifo_mem_reg[15][Evict][-1111111111]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => wm_read_fifo_addr(0),
      A1 => wm_read_fifo_addr(1),
      A2 => wm_read_fifo_addr(2),
      A3 => wm_read_fifo_addr(3),
      CE => lookup_push_write_miss,
      CLK => ACLK,
      D => lookup_wm_evict,
      Q => \wm_fifo_mem_reg[15][Evict][-1111111111]_srl16_n_0\
    );
\wm_fifo_mem_reg[15][Kind][-1111111111]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => wm_read_fifo_addr(0),
      A1 => wm_read_fifo_addr(1),
      A2 => wm_read_fifo_addr(2),
      A3 => wm_read_fifo_addr(3),
      CE => lookup_push_write_miss,
      CLK => ACLK,
      D => \lu_check_info_reg[Kind]\,
      Q => \wm_fifo_mem_reg[15][Kind][-1111111111]_srl16_n_0\
    );
\wm_fifo_mem_reg[15][Offset][0]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => wm_read_fifo_addr(0),
      A1 => wm_read_fifo_addr(1),
      A2 => wm_read_fifo_addr(2),
      A3 => wm_read_fifo_addr(3),
      CE => lookup_push_write_miss,
      CLK => ACLK,
      D => \lu_check_info_reg[Addr][5]\(0),
      Q => \wm_fifo_mem_reg[15][Offset][0]_srl16_n_0\
    );
\wm_fifo_mem_reg[15][Offset][1]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => wm_read_fifo_addr(0),
      A1 => wm_read_fifo_addr(1),
      A2 => wm_read_fifo_addr(2),
      A3 => wm_read_fifo_addr(3),
      CE => lookup_push_write_miss,
      CLK => ACLK,
      D => \lu_check_info_reg[Addr][5]\(1),
      Q => \wm_fifo_mem_reg[15][Offset][1]_srl16_n_0\
    );
\wm_fifo_mem_reg[15][Offset][2]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => wm_read_fifo_addr(0),
      A1 => wm_read_fifo_addr(1),
      A2 => wm_read_fifo_addr(2),
      A3 => wm_read_fifo_addr(3),
      CE => lookup_push_write_miss,
      CLK => ACLK,
      D => \lu_check_info_reg[Addr][5]\(2),
      Q => \wm_fifo_mem_reg[15][Offset][2]_srl16_n_0\
    );
\wm_fifo_mem_reg[15][Offset][3]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => wm_read_fifo_addr(0),
      A1 => wm_read_fifo_addr(1),
      A2 => wm_read_fifo_addr(2),
      A3 => wm_read_fifo_addr(3),
      CE => lookup_push_write_miss,
      CLK => ACLK,
      D => \lu_check_info_reg[Addr][5]\(3),
      Q => \wm_fifo_mem_reg[15][Offset][3]_srl16_n_0\
    );
\wm_fifo_mem_reg[15][Offset][4]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => wm_read_fifo_addr(0),
      A1 => wm_read_fifo_addr(1),
      A2 => wm_read_fifo_addr(2),
      A3 => wm_read_fifo_addr(3),
      CE => lookup_push_write_miss,
      CLK => ACLK,
      D => \lu_check_info_reg[Addr][5]\(4),
      Q => \wm_fifo_mem_reg[15][Offset][4]_srl16_n_0\
    );
\wm_fifo_mem_reg[15][Offset][5]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => wm_read_fifo_addr(0),
      A1 => wm_read_fifo_addr(1),
      A2 => wm_read_fifo_addr(2),
      A3 => wm_read_fifo_addr(3),
      CE => lookup_push_write_miss,
      CLK => ACLK,
      D => \lu_check_info_reg[Addr][5]\(5),
      Q => \wm_fifo_mem_reg[15][Offset][5]_srl16_n_0\
    );
\wm_fifo_mem_reg[15][Port_Num][0]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => wm_read_fifo_addr(0),
      A1 => wm_read_fifo_addr(1),
      A2 => wm_read_fifo_addr(2),
      A3 => wm_read_fifo_addr(3),
      CE => lookup_push_write_miss,
      CLK => ACLK,
      D => \lu_check_info_reg[Port_Num][0]\,
      Q => \wm_fifo_mem_reg[15][Port_Num][0]_srl16_n_0\
    );
\wm_fifo_mem_reg[15][Stp_Bits][0]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => wm_read_fifo_addr(0),
      A1 => wm_read_fifo_addr(1),
      A2 => wm_read_fifo_addr(2),
      A3 => wm_read_fifo_addr(3),
      CE => lookup_push_write_miss,
      CLK => ACLK,
      D => \lu_check_info_reg[Addr_Stp][5]\(0),
      Q => \wm_fifo_mem_reg[15][Stp_Bits][0]_srl16_n_0\
    );
\wm_fifo_mem_reg[15][Stp_Bits][1]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => wm_read_fifo_addr(0),
      A1 => wm_read_fifo_addr(1),
      A2 => wm_read_fifo_addr(2),
      A3 => wm_read_fifo_addr(3),
      CE => lookup_push_write_miss,
      CLK => ACLK,
      D => \lu_check_info_reg[Addr_Stp][5]\(1),
      Q => \wm_fifo_mem_reg[15][Stp_Bits][1]_srl16_n_0\
    );
\wm_fifo_mem_reg[15][Stp_Bits][2]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => wm_read_fifo_addr(0),
      A1 => wm_read_fifo_addr(1),
      A2 => wm_read_fifo_addr(2),
      A3 => wm_read_fifo_addr(3),
      CE => lookup_push_write_miss,
      CLK => ACLK,
      D => \lu_check_info_reg[Addr_Stp][5]\(2),
      Q => \wm_fifo_mem_reg[15][Stp_Bits][2]_srl16_n_0\
    );
\wm_fifo_mem_reg[15][Stp_Bits][3]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => wm_read_fifo_addr(0),
      A1 => wm_read_fifo_addr(1),
      A2 => wm_read_fifo_addr(2),
      A3 => wm_read_fifo_addr(3),
      CE => lookup_push_write_miss,
      CLK => ACLK,
      D => \lu_check_info_reg[Addr_Stp][5]\(3),
      Q => \wm_fifo_mem_reg[15][Stp_Bits][3]_srl16_n_0\
    );
\wm_fifo_mem_reg[15][Stp_Bits][4]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => wm_read_fifo_addr(0),
      A1 => wm_read_fifo_addr(1),
      A2 => wm_read_fifo_addr(2),
      A3 => wm_read_fifo_addr(3),
      CE => lookup_push_write_miss,
      CLK => ACLK,
      D => \lu_check_info_reg[Addr_Stp][5]\(4),
      Q => \wm_fifo_mem_reg[15][Stp_Bits][4]_srl16_n_0\
    );
\wm_fifo_mem_reg[15][Stp_Bits][5]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => wm_read_fifo_addr(0),
      A1 => wm_read_fifo_addr(1),
      A2 => wm_read_fifo_addr(2),
      A3 => wm_read_fifo_addr(3),
      CE => lookup_push_write_miss,
      CLK => ACLK,
      D => \lu_check_info_reg[Addr_Stp][5]\(5),
      Q => \wm_fifo_mem_reg[15][Stp_Bits][5]_srl16_n_0\
    );
\wm_fifo_mem_reg[15][Use_Bits][0]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => wm_read_fifo_addr(0),
      A1 => wm_read_fifo_addr(1),
      A2 => wm_read_fifo_addr(2),
      A3 => wm_read_fifo_addr(3),
      CE => lookup_push_write_miss,
      CLK => ACLK,
      D => \lu_check_info_reg[Addr_Use][5]\(0),
      Q => \wm_fifo_mem_reg[15][Use_Bits][0]_srl16_n_0\
    );
\wm_fifo_mem_reg[15][Use_Bits][1]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => wm_read_fifo_addr(0),
      A1 => wm_read_fifo_addr(1),
      A2 => wm_read_fifo_addr(2),
      A3 => wm_read_fifo_addr(3),
      CE => lookup_push_write_miss,
      CLK => ACLK,
      D => \lu_check_info_reg[Addr_Use][5]\(1),
      Q => \wm_fifo_mem_reg[15][Use_Bits][1]_srl16_n_0\
    );
\wm_fifo_mem_reg[15][Use_Bits][2]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => wm_read_fifo_addr(0),
      A1 => wm_read_fifo_addr(1),
      A2 => wm_read_fifo_addr(2),
      A3 => wm_read_fifo_addr(3),
      CE => lookup_push_write_miss,
      CLK => ACLK,
      D => \lu_check_info_reg[Addr_Use][5]\(2),
      Q => \wm_fifo_mem_reg[15][Use_Bits][2]_srl16_n_0\
    );
\wm_fifo_mem_reg[15][Use_Bits][3]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => wm_read_fifo_addr(0),
      A1 => wm_read_fifo_addr(1),
      A2 => wm_read_fifo_addr(2),
      A3 => wm_read_fifo_addr(3),
      CE => lookup_push_write_miss,
      CLK => ACLK,
      D => \lu_check_info_reg[Addr_Use][5]\(3),
      Q => \wm_fifo_mem_reg[15][Use_Bits][3]_srl16_n_0\
    );
\wm_fifo_mem_reg[15][Use_Bits][4]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => wm_read_fifo_addr(0),
      A1 => wm_read_fifo_addr(1),
      A2 => wm_read_fifo_addr(2),
      A3 => wm_read_fifo_addr(3),
      CE => lookup_push_write_miss,
      CLK => ACLK,
      D => \lu_check_info_reg[Addr_Use][5]\(4),
      Q => \wm_fifo_mem_reg[15][Use_Bits][4]_srl16_n_0\
    );
\wm_fifo_mem_reg[15][Use_Bits][5]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => wm_read_fifo_addr(0),
      A1 => wm_read_fifo_addr(1),
      A2 => wm_read_fifo_addr(2),
      A3 => wm_read_fifo_addr(3),
      CE => lookup_push_write_miss,
      CLK => ACLK,
      D => \lu_check_info_reg[Addr_Use][5]\(5),
      Q => \wm_fifo_mem_reg[15][Use_Bits][5]_srl16_n_0\
    );
\wm_fifo_mem_reg[15][Will_Use][-1111111111]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => wm_read_fifo_addr(0),
      A1 => wm_read_fifo_addr(1),
      A2 => wm_read_fifo_addr(2),
      A3 => wm_read_fifo_addr(3),
      CE => lookup_push_write_miss,
      CLK => ACLK,
      D => lookup_wm_will_use,
      Q => \wm_fifo_mem_reg[15][Will_Use][-1111111111]_srl16_n_0\
    );
wm_kind_reg: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => FIFO_ED_Pointer_n_34,
      D => \wm_fifo_mem_reg[15][Kind][-1111111111]_srl16_n_0\,
      Q => wm_kind,
      R => \^q\
    );
wm_local_wrap0: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => \wm_fifo_mem_reg[15][Use_Bits][4]_srl16_n_0\,
      I1 => \wm_fifo_mem_reg[15][Use_Bits][5]_srl16_n_0\,
      I2 => \wm_fifo_mem_reg[15][Use_Bits][3]_srl16_n_0\,
      I3 => \wm_fifo_mem_reg[15][Use_Bits][2]_srl16_n_0\,
      O => wm_local_wrap0_n_0
    );
wm_local_wrap_reg: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => FIFO_ED_Pointer_n_34,
      D => wm_local_wrap0_n_0,
      Q => wm_local_wrap,
      R => \^q\
    );
\wm_offset_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => FIFO_ED_Pointer_n_34,
      D => \wm_fifo_mem_reg[15][Offset][0]_srl16_n_0\,
      Q => wm_offset(0),
      R => \^q\
    );
\wm_offset_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => FIFO_ED_Pointer_n_34,
      D => \wm_fifo_mem_reg[15][Offset][1]_srl16_n_0\,
      Q => wm_offset(1),
      R => \^q\
    );
\wm_offset_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => FIFO_ED_Pointer_n_34,
      D => \wm_fifo_mem_reg[15][Offset][2]_srl16_n_0\,
      Q => wm_offset(2),
      R => \^q\
    );
\wm_offset_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => FIFO_ED_Pointer_n_34,
      D => \wm_fifo_mem_reg[15][Offset][3]_srl16_n_0\,
      Q => wm_offset(3),
      R => \^q\
    );
\wm_offset_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => FIFO_ED_Pointer_n_34,
      D => \wm_fifo_mem_reg[15][Offset][4]_srl16_n_0\,
      Q => wm_offset(4),
      R => \^q\
    );
\wm_offset_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => FIFO_ED_Pointer_n_34,
      D => \wm_fifo_mem_reg[15][Offset][5]_srl16_n_0\,
      Q => wm_offset(5),
      R => \^q\
    );
\wm_port_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => FIFO_ED_Pointer_n_34,
      D => \wm_fifo_mem_reg[15][Port_Num][0]_srl16_n_0\,
      Q => \^update_write_miss_ongoing_reg_0\,
      R => \^q\
    );
\wm_remove_unaligned[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \wm_fifo_mem_reg[15][Stp_Bits][0]_srl16_n_0\,
      I1 => \wm_fifo_mem_reg[15][Stp_Bits][1]_srl16_n_0\,
      O => \wm_remove_unaligned[1]_i_1_n_0\
    );
\wm_remove_unaligned[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1E"
    )
        port map (
      I0 => \wm_fifo_mem_reg[15][Stp_Bits][1]_srl16_n_0\,
      I1 => \wm_fifo_mem_reg[15][Stp_Bits][0]_srl16_n_0\,
      I2 => \wm_fifo_mem_reg[15][Stp_Bits][2]_srl16_n_0\,
      O => \wm_remove_unaligned[2]_i_1_n_0\
    );
\wm_remove_unaligned[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"01FE"
    )
        port map (
      I0 => \wm_fifo_mem_reg[15][Stp_Bits][2]_srl16_n_0\,
      I1 => \wm_fifo_mem_reg[15][Stp_Bits][0]_srl16_n_0\,
      I2 => \wm_fifo_mem_reg[15][Stp_Bits][1]_srl16_n_0\,
      I3 => \wm_fifo_mem_reg[15][Stp_Bits][3]_srl16_n_0\,
      O => \wm_remove_unaligned[3]_i_1_n_0\
    );
\wm_remove_unaligned[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0001FFFE"
    )
        port map (
      I0 => \wm_fifo_mem_reg[15][Stp_Bits][3]_srl16_n_0\,
      I1 => \wm_fifo_mem_reg[15][Stp_Bits][1]_srl16_n_0\,
      I2 => \wm_fifo_mem_reg[15][Stp_Bits][0]_srl16_n_0\,
      I3 => \wm_fifo_mem_reg[15][Stp_Bits][2]_srl16_n_0\,
      I4 => \wm_fifo_mem_reg[15][Stp_Bits][4]_srl16_n_0\,
      O => \wm_remove_unaligned[4]_i_1_n_0\
    );
\wm_remove_unaligned[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000001FFFFFFFE"
    )
        port map (
      I0 => \wm_fifo_mem_reg[15][Stp_Bits][4]_srl16_n_0\,
      I1 => \wm_fifo_mem_reg[15][Stp_Bits][2]_srl16_n_0\,
      I2 => \wm_fifo_mem_reg[15][Stp_Bits][0]_srl16_n_0\,
      I3 => \wm_fifo_mem_reg[15][Stp_Bits][1]_srl16_n_0\,
      I4 => \wm_fifo_mem_reg[15][Stp_Bits][3]_srl16_n_0\,
      I5 => \wm_fifo_mem_reg[15][Stp_Bits][5]_srl16_n_0\,
      O => \wm_remove_unaligned[5]_i_2_n_0\
    );
\wm_remove_unaligned_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => ACLK,
      CE => FIFO_ED_Pointer_n_34,
      D => \wm_fifo_mem_reg[15][Stp_Bits][0]_srl16_n_0\,
      Q => \wm_remove_unaligned_reg_n_0_[0]\,
      S => FIFO_ED_Pointer_n_2
    );
\wm_remove_unaligned_reg[1]\: unisim.vcomponents.FDSE
     port map (
      C => ACLK,
      CE => FIFO_ED_Pointer_n_34,
      D => \wm_remove_unaligned[1]_i_1_n_0\,
      Q => p_0_in40_in,
      S => FIFO_ED_Pointer_n_2
    );
\wm_remove_unaligned_reg[2]\: unisim.vcomponents.FDSE
     port map (
      C => ACLK,
      CE => FIFO_ED_Pointer_n_34,
      D => \wm_remove_unaligned[2]_i_1_n_0\,
      Q => p_0_in45_in,
      S => FIFO_ED_Pointer_n_2
    );
\wm_remove_unaligned_reg[3]\: unisim.vcomponents.FDSE
     port map (
      C => ACLK,
      CE => FIFO_ED_Pointer_n_34,
      D => \wm_remove_unaligned[3]_i_1_n_0\,
      Q => p_0_in50_in,
      S => FIFO_ED_Pointer_n_2
    );
\wm_remove_unaligned_reg[4]\: unisim.vcomponents.FDSE
     port map (
      C => ACLK,
      CE => FIFO_ED_Pointer_n_34,
      D => \wm_remove_unaligned[4]_i_1_n_0\,
      Q => p_0_in55_in,
      S => FIFO_ED_Pointer_n_2
    );
\wm_remove_unaligned_reg[5]\: unisim.vcomponents.FDSE
     port map (
      C => ACLK,
      CE => FIFO_ED_Pointer_n_34,
      D => \wm_remove_unaligned[5]_i_2_n_0\,
      Q => p_0_in60_in,
      S => FIFO_ED_Pointer_n_2
    );
\wm_stp_bits_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => FIFO_ED_Pointer_n_34,
      D => \wm_fifo_mem_reg[15][Stp_Bits][0]_srl16_n_0\,
      Q => wm_stp_bits(0),
      R => \^q\
    );
\wm_stp_bits_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => FIFO_ED_Pointer_n_34,
      D => \wm_fifo_mem_reg[15][Stp_Bits][1]_srl16_n_0\,
      Q => wm_stp_bits(1),
      R => \^q\
    );
\wm_stp_bits_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => FIFO_ED_Pointer_n_34,
      D => \wm_fifo_mem_reg[15][Stp_Bits][2]_srl16_n_0\,
      Q => wm_stp_bits(2),
      R => \^q\
    );
\wm_stp_bits_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => FIFO_ED_Pointer_n_34,
      D => \wm_fifo_mem_reg[15][Stp_Bits][3]_srl16_n_0\,
      Q => wm_stp_bits(3),
      R => \^q\
    );
\wm_stp_bits_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => FIFO_ED_Pointer_n_34,
      D => \wm_fifo_mem_reg[15][Stp_Bits][4]_srl16_n_0\,
      Q => wm_stp_bits(4),
      R => \^q\
    );
\wm_stp_bits_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => FIFO_ED_Pointer_n_34,
      D => \wm_fifo_mem_reg[15][Stp_Bits][5]_srl16_n_0\,
      Q => wm_stp_bits(5),
      R => \^q\
    );
\wm_use_bits_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => FIFO_ED_Pointer_n_34,
      D => \wm_fifo_mem_reg[15][Use_Bits][0]_srl16_n_0\,
      Q => wm_use_bits(0),
      R => \^q\
    );
\wm_use_bits_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => FIFO_ED_Pointer_n_34,
      D => \wm_fifo_mem_reg[15][Use_Bits][1]_srl16_n_0\,
      Q => wm_use_bits(1),
      R => \^q\
    );
\wm_use_bits_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => FIFO_ED_Pointer_n_34,
      D => \wm_fifo_mem_reg[15][Use_Bits][2]_srl16_n_0\,
      Q => wm_use_bits(2),
      R => \^q\
    );
\wm_use_bits_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => FIFO_ED_Pointer_n_34,
      D => \wm_fifo_mem_reg[15][Use_Bits][3]_srl16_n_0\,
      Q => wm_use_bits(3),
      R => \^q\
    );
\wm_use_bits_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => FIFO_ED_Pointer_n_34,
      D => \wm_fifo_mem_reg[15][Use_Bits][4]_srl16_n_0\,
      Q => wm_use_bits(4),
      R => \^q\
    );
\wm_use_bits_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => FIFO_ED_Pointer_n_34,
      D => \wm_fifo_mem_reg[15][Use_Bits][5]_srl16_n_0\,
      Q => wm_use_bits(5),
      R => \^q\
    );
wm_will_use_reg: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => FIFO_ED_Pointer_n_34,
      D => \wm_fifo_mem_reg[15][Will_Use][-1111111111]_srl16_n_0\,
      Q => wm_will_use,
      R => \^q\
    );
\wma_fifo_mem_reg[511][Data][0]_mux\: unisim.vcomponents.MUXF7
     port map (
      I0 => \wma_fifo_mem_reg[511][Data][0]_srl32_n_0\,
      I1 => \wma_fifo_mem_reg[511][Data][0]_srl32__0_n_0\,
      O => \wma_fifo_mem_reg[511][Data][0]_mux_n_0\,
      S => wma_read_fifo_addr(5)
    );
\wma_fifo_mem_reg[511][Data][0]_mux__0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \wma_fifo_mem_reg[511][Data][0]_srl32__1_n_0\,
      I1 => \wma_fifo_mem_reg[511][Data][0]_srl32__2_n_0\,
      O => \wma_fifo_mem_reg[511][Data][0]_mux__0_n_0\,
      S => wma_read_fifo_addr(5)
    );
\wma_fifo_mem_reg[511][Data][0]_mux__1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \wma_fifo_mem_reg[511][Data][0]_srl32__3_n_0\,
      I1 => \wma_fifo_mem_reg[511][Data][0]_srl32__4_n_0\,
      O => \wma_fifo_mem_reg[511][Data][0]_mux__1_n_0\,
      S => wma_read_fifo_addr(5)
    );
\wma_fifo_mem_reg[511][Data][0]_mux__10\: unisim.vcomponents.MUXF8
     port map (
      I0 => \wma_fifo_mem_reg[511][Data][0]_mux__5_n_0\,
      I1 => \wma_fifo_mem_reg[511][Data][0]_mux__6_n_0\,
      O => \wma_fifo_mem_reg[511][Data][0]_mux__10_n_0\,
      S => wma_read_fifo_addr(6)
    );
\wma_fifo_mem_reg[511][Data][0]_mux__2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \wma_fifo_mem_reg[511][Data][0]_srl32__5_n_0\,
      I1 => \wma_fifo_mem_reg[511][Data][0]_srl32__6_n_0\,
      O => \wma_fifo_mem_reg[511][Data][0]_mux__2_n_0\,
      S => wma_read_fifo_addr(5)
    );
\wma_fifo_mem_reg[511][Data][0]_mux__3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \wma_fifo_mem_reg[511][Data][0]_srl32__7_n_0\,
      I1 => \wma_fifo_mem_reg[511][Data][0]_srl32__8_n_0\,
      O => \wma_fifo_mem_reg[511][Data][0]_mux__3_n_0\,
      S => wma_read_fifo_addr(5)
    );
\wma_fifo_mem_reg[511][Data][0]_mux__4\: unisim.vcomponents.MUXF7
     port map (
      I0 => \wma_fifo_mem_reg[511][Data][0]_srl32__9_n_0\,
      I1 => \wma_fifo_mem_reg[511][Data][0]_srl32__10_n_0\,
      O => \wma_fifo_mem_reg[511][Data][0]_mux__4_n_0\,
      S => wma_read_fifo_addr(5)
    );
\wma_fifo_mem_reg[511][Data][0]_mux__5\: unisim.vcomponents.MUXF7
     port map (
      I0 => \wma_fifo_mem_reg[511][Data][0]_srl32__11_n_0\,
      I1 => \wma_fifo_mem_reg[511][Data][0]_srl32__12_n_0\,
      O => \wma_fifo_mem_reg[511][Data][0]_mux__5_n_0\,
      S => wma_read_fifo_addr(5)
    );
\wma_fifo_mem_reg[511][Data][0]_mux__6\: unisim.vcomponents.MUXF7
     port map (
      I0 => \wma_fifo_mem_reg[511][Data][0]_srl32__13_n_0\,
      I1 => \wma_fifo_mem_reg[511][Data][0]_srl32__14_n_0\,
      O => \wma_fifo_mem_reg[511][Data][0]_mux__6_n_0\,
      S => wma_read_fifo_addr(5)
    );
\wma_fifo_mem_reg[511][Data][0]_mux__7\: unisim.vcomponents.MUXF8
     port map (
      I0 => \wma_fifo_mem_reg[511][Data][0]_mux_n_0\,
      I1 => \wma_fifo_mem_reg[511][Data][0]_mux__0_n_0\,
      O => \wma_fifo_mem_reg[511][Data][0]_mux__7_n_0\,
      S => wma_read_fifo_addr(6)
    );
\wma_fifo_mem_reg[511][Data][0]_mux__8\: unisim.vcomponents.MUXF8
     port map (
      I0 => \wma_fifo_mem_reg[511][Data][0]_mux__1_n_0\,
      I1 => \wma_fifo_mem_reg[511][Data][0]_mux__2_n_0\,
      O => \wma_fifo_mem_reg[511][Data][0]_mux__8_n_0\,
      S => wma_read_fifo_addr(6)
    );
\wma_fifo_mem_reg[511][Data][0]_mux__9\: unisim.vcomponents.MUXF8
     port map (
      I0 => \wma_fifo_mem_reg[511][Data][0]_mux__3_n_0\,
      I1 => \wma_fifo_mem_reg[511][Data][0]_mux__4_n_0\,
      O => \wma_fifo_mem_reg[511][Data][0]_mux__9_n_0\,
      S => wma_read_fifo_addr(6)
    );
\wma_fifo_mem_reg[511][Data][0]_srl32\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => wma_read_fifo_addr(4 downto 0),
      CE => wma_word_done_d1,
      CLK => ACLK,
      D => update_wma_data(0),
      Q => \wma_fifo_mem_reg[511][Data][0]_srl32_n_0\,
      Q31 => \wma_fifo_mem_reg[511][Data][0]_srl32_n_1\
    );
\wma_fifo_mem_reg[511][Data][0]_srl32__0\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => wma_read_fifo_addr(4 downto 0),
      CE => wma_word_done_d1,
      CLK => ACLK,
      D => \wma_fifo_mem_reg[511][Data][0]_srl32_n_1\,
      Q => \wma_fifo_mem_reg[511][Data][0]_srl32__0_n_0\,
      Q31 => \wma_fifo_mem_reg[511][Data][0]_srl32__0_n_1\
    );
\wma_fifo_mem_reg[511][Data][0]_srl32__1\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => wma_read_fifo_addr(4 downto 0),
      CE => wma_word_done_d1,
      CLK => ACLK,
      D => \wma_fifo_mem_reg[511][Data][0]_srl32__0_n_1\,
      Q => \wma_fifo_mem_reg[511][Data][0]_srl32__1_n_0\,
      Q31 => \wma_fifo_mem_reg[511][Data][0]_srl32__1_n_1\
    );
\wma_fifo_mem_reg[511][Data][0]_srl32__10\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => wma_read_fifo_addr(4 downto 0),
      CE => wma_word_done_d1,
      CLK => ACLK,
      D => \wma_fifo_mem_reg[511][Data][0]_srl32__9_n_1\,
      Q => \wma_fifo_mem_reg[511][Data][0]_srl32__10_n_0\,
      Q31 => \wma_fifo_mem_reg[511][Data][0]_srl32__10_n_1\
    );
\wma_fifo_mem_reg[511][Data][0]_srl32__11\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => wma_read_fifo_addr(4 downto 0),
      CE => wma_word_done_d1,
      CLK => ACLK,
      D => \wma_fifo_mem_reg[511][Data][0]_srl32__10_n_1\,
      Q => \wma_fifo_mem_reg[511][Data][0]_srl32__11_n_0\,
      Q31 => \wma_fifo_mem_reg[511][Data][0]_srl32__11_n_1\
    );
\wma_fifo_mem_reg[511][Data][0]_srl32__12\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => wma_read_fifo_addr(4 downto 0),
      CE => wma_word_done_d1,
      CLK => ACLK,
      D => \wma_fifo_mem_reg[511][Data][0]_srl32__11_n_1\,
      Q => \wma_fifo_mem_reg[511][Data][0]_srl32__12_n_0\,
      Q31 => \wma_fifo_mem_reg[511][Data][0]_srl32__12_n_1\
    );
\wma_fifo_mem_reg[511][Data][0]_srl32__13\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => wma_read_fifo_addr(4 downto 0),
      CE => wma_word_done_d1,
      CLK => ACLK,
      D => \wma_fifo_mem_reg[511][Data][0]_srl32__12_n_1\,
      Q => \wma_fifo_mem_reg[511][Data][0]_srl32__13_n_0\,
      Q31 => \wma_fifo_mem_reg[511][Data][0]_srl32__13_n_1\
    );
\wma_fifo_mem_reg[511][Data][0]_srl32__14\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => wma_read_fifo_addr(4 downto 0),
      CE => wma_word_done_d1,
      CLK => ACLK,
      D => \wma_fifo_mem_reg[511][Data][0]_srl32__13_n_1\,
      Q => \wma_fifo_mem_reg[511][Data][0]_srl32__14_n_0\,
      Q31 => \NLW_wma_fifo_mem_reg[511][Data][0]_srl32__14_Q31_UNCONNECTED\
    );
\wma_fifo_mem_reg[511][Data][0]_srl32__2\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => wma_read_fifo_addr(4 downto 0),
      CE => wma_word_done_d1,
      CLK => ACLK,
      D => \wma_fifo_mem_reg[511][Data][0]_srl32__1_n_1\,
      Q => \wma_fifo_mem_reg[511][Data][0]_srl32__2_n_0\,
      Q31 => \wma_fifo_mem_reg[511][Data][0]_srl32__2_n_1\
    );
\wma_fifo_mem_reg[511][Data][0]_srl32__3\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => wma_read_fifo_addr(4 downto 0),
      CE => wma_word_done_d1,
      CLK => ACLK,
      D => \wma_fifo_mem_reg[511][Data][0]_srl32__2_n_1\,
      Q => \wma_fifo_mem_reg[511][Data][0]_srl32__3_n_0\,
      Q31 => \wma_fifo_mem_reg[511][Data][0]_srl32__3_n_1\
    );
\wma_fifo_mem_reg[511][Data][0]_srl32__4\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => wma_read_fifo_addr(4 downto 0),
      CE => wma_word_done_d1,
      CLK => ACLK,
      D => \wma_fifo_mem_reg[511][Data][0]_srl32__3_n_1\,
      Q => \wma_fifo_mem_reg[511][Data][0]_srl32__4_n_0\,
      Q31 => \wma_fifo_mem_reg[511][Data][0]_srl32__4_n_1\
    );
\wma_fifo_mem_reg[511][Data][0]_srl32__5\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => wma_read_fifo_addr(4 downto 0),
      CE => wma_word_done_d1,
      CLK => ACLK,
      D => \wma_fifo_mem_reg[511][Data][0]_srl32__4_n_1\,
      Q => \wma_fifo_mem_reg[511][Data][0]_srl32__5_n_0\,
      Q31 => \wma_fifo_mem_reg[511][Data][0]_srl32__5_n_1\
    );
\wma_fifo_mem_reg[511][Data][0]_srl32__6\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => wma_read_fifo_addr(4 downto 0),
      CE => wma_word_done_d1,
      CLK => ACLK,
      D => \wma_fifo_mem_reg[511][Data][0]_srl32__5_n_1\,
      Q => \wma_fifo_mem_reg[511][Data][0]_srl32__6_n_0\,
      Q31 => \wma_fifo_mem_reg[511][Data][0]_srl32__6_n_1\
    );
\wma_fifo_mem_reg[511][Data][0]_srl32__7\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => wma_read_fifo_addr(4 downto 0),
      CE => wma_word_done_d1,
      CLK => ACLK,
      D => \wma_fifo_mem_reg[511][Data][0]_srl32__6_n_1\,
      Q => \wma_fifo_mem_reg[511][Data][0]_srl32__7_n_0\,
      Q31 => \wma_fifo_mem_reg[511][Data][0]_srl32__7_n_1\
    );
\wma_fifo_mem_reg[511][Data][0]_srl32__8\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => wma_read_fifo_addr(4 downto 0),
      CE => wma_word_done_d1,
      CLK => ACLK,
      D => \wma_fifo_mem_reg[511][Data][0]_srl32__7_n_1\,
      Q => \wma_fifo_mem_reg[511][Data][0]_srl32__8_n_0\,
      Q31 => \wma_fifo_mem_reg[511][Data][0]_srl32__8_n_1\
    );
\wma_fifo_mem_reg[511][Data][0]_srl32__9\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => wma_read_fifo_addr(4 downto 0),
      CE => wma_word_done_d1,
      CLK => ACLK,
      D => \wma_fifo_mem_reg[511][Data][0]_srl32__8_n_1\,
      Q => \wma_fifo_mem_reg[511][Data][0]_srl32__9_n_0\,
      Q31 => \wma_fifo_mem_reg[511][Data][0]_srl32__9_n_1\
    );
\wma_fifo_mem_reg[511][Data][10]_mux\: unisim.vcomponents.MUXF7
     port map (
      I0 => \wma_fifo_mem_reg[511][Data][10]_srl32_n_0\,
      I1 => \wma_fifo_mem_reg[511][Data][10]_srl32__0_n_0\,
      O => \wma_fifo_mem_reg[511][Data][10]_mux_n_0\,
      S => wma_read_fifo_addr(5)
    );
\wma_fifo_mem_reg[511][Data][10]_mux__0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \wma_fifo_mem_reg[511][Data][10]_srl32__1_n_0\,
      I1 => \wma_fifo_mem_reg[511][Data][10]_srl32__2_n_0\,
      O => \wma_fifo_mem_reg[511][Data][10]_mux__0_n_0\,
      S => wma_read_fifo_addr(5)
    );
\wma_fifo_mem_reg[511][Data][10]_mux__1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \wma_fifo_mem_reg[511][Data][10]_srl32__3_n_0\,
      I1 => \wma_fifo_mem_reg[511][Data][10]_srl32__4_n_0\,
      O => \wma_fifo_mem_reg[511][Data][10]_mux__1_n_0\,
      S => wma_read_fifo_addr(5)
    );
\wma_fifo_mem_reg[511][Data][10]_mux__10\: unisim.vcomponents.MUXF8
     port map (
      I0 => \wma_fifo_mem_reg[511][Data][10]_mux__5_n_0\,
      I1 => \wma_fifo_mem_reg[511][Data][10]_mux__6_n_0\,
      O => \wma_fifo_mem_reg[511][Data][10]_mux__10_n_0\,
      S => wma_read_fifo_addr(6)
    );
\wma_fifo_mem_reg[511][Data][10]_mux__2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \wma_fifo_mem_reg[511][Data][10]_srl32__5_n_0\,
      I1 => \wma_fifo_mem_reg[511][Data][10]_srl32__6_n_0\,
      O => \wma_fifo_mem_reg[511][Data][10]_mux__2_n_0\,
      S => wma_read_fifo_addr(5)
    );
\wma_fifo_mem_reg[511][Data][10]_mux__3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \wma_fifo_mem_reg[511][Data][10]_srl32__7_n_0\,
      I1 => \wma_fifo_mem_reg[511][Data][10]_srl32__8_n_0\,
      O => \wma_fifo_mem_reg[511][Data][10]_mux__3_n_0\,
      S => wma_read_fifo_addr(5)
    );
\wma_fifo_mem_reg[511][Data][10]_mux__4\: unisim.vcomponents.MUXF7
     port map (
      I0 => \wma_fifo_mem_reg[511][Data][10]_srl32__9_n_0\,
      I1 => \wma_fifo_mem_reg[511][Data][10]_srl32__10_n_0\,
      O => \wma_fifo_mem_reg[511][Data][10]_mux__4_n_0\,
      S => wma_read_fifo_addr(5)
    );
\wma_fifo_mem_reg[511][Data][10]_mux__5\: unisim.vcomponents.MUXF7
     port map (
      I0 => \wma_fifo_mem_reg[511][Data][10]_srl32__11_n_0\,
      I1 => \wma_fifo_mem_reg[511][Data][10]_srl32__12_n_0\,
      O => \wma_fifo_mem_reg[511][Data][10]_mux__5_n_0\,
      S => wma_read_fifo_addr(5)
    );
\wma_fifo_mem_reg[511][Data][10]_mux__6\: unisim.vcomponents.MUXF7
     port map (
      I0 => \wma_fifo_mem_reg[511][Data][10]_srl32__13_n_0\,
      I1 => \wma_fifo_mem_reg[511][Data][10]_srl32__14_n_0\,
      O => \wma_fifo_mem_reg[511][Data][10]_mux__6_n_0\,
      S => wma_read_fifo_addr(5)
    );
\wma_fifo_mem_reg[511][Data][10]_mux__7\: unisim.vcomponents.MUXF8
     port map (
      I0 => \wma_fifo_mem_reg[511][Data][10]_mux_n_0\,
      I1 => \wma_fifo_mem_reg[511][Data][10]_mux__0_n_0\,
      O => \wma_fifo_mem_reg[511][Data][10]_mux__7_n_0\,
      S => wma_read_fifo_addr(6)
    );
\wma_fifo_mem_reg[511][Data][10]_mux__8\: unisim.vcomponents.MUXF8
     port map (
      I0 => \wma_fifo_mem_reg[511][Data][10]_mux__1_n_0\,
      I1 => \wma_fifo_mem_reg[511][Data][10]_mux__2_n_0\,
      O => \wma_fifo_mem_reg[511][Data][10]_mux__8_n_0\,
      S => wma_read_fifo_addr(6)
    );
\wma_fifo_mem_reg[511][Data][10]_mux__9\: unisim.vcomponents.MUXF8
     port map (
      I0 => \wma_fifo_mem_reg[511][Data][10]_mux__3_n_0\,
      I1 => \wma_fifo_mem_reg[511][Data][10]_mux__4_n_0\,
      O => \wma_fifo_mem_reg[511][Data][10]_mux__9_n_0\,
      S => wma_read_fifo_addr(6)
    );
\wma_fifo_mem_reg[511][Data][10]_srl32\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => wma_read_fifo_addr(4 downto 0),
      CE => wma_word_done_d1,
      CLK => ACLK,
      D => update_wma_data(10),
      Q => \wma_fifo_mem_reg[511][Data][10]_srl32_n_0\,
      Q31 => \wma_fifo_mem_reg[511][Data][10]_srl32_n_1\
    );
\wma_fifo_mem_reg[511][Data][10]_srl32__0\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => wma_read_fifo_addr(4 downto 0),
      CE => wma_word_done_d1,
      CLK => ACLK,
      D => \wma_fifo_mem_reg[511][Data][10]_srl32_n_1\,
      Q => \wma_fifo_mem_reg[511][Data][10]_srl32__0_n_0\,
      Q31 => \wma_fifo_mem_reg[511][Data][10]_srl32__0_n_1\
    );
\wma_fifo_mem_reg[511][Data][10]_srl32__1\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => wma_read_fifo_addr(4 downto 0),
      CE => wma_word_done_d1,
      CLK => ACLK,
      D => \wma_fifo_mem_reg[511][Data][10]_srl32__0_n_1\,
      Q => \wma_fifo_mem_reg[511][Data][10]_srl32__1_n_0\,
      Q31 => \wma_fifo_mem_reg[511][Data][10]_srl32__1_n_1\
    );
\wma_fifo_mem_reg[511][Data][10]_srl32__10\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => wma_read_fifo_addr(4 downto 0),
      CE => wma_word_done_d1,
      CLK => ACLK,
      D => \wma_fifo_mem_reg[511][Data][10]_srl32__9_n_1\,
      Q => \wma_fifo_mem_reg[511][Data][10]_srl32__10_n_0\,
      Q31 => \wma_fifo_mem_reg[511][Data][10]_srl32__10_n_1\
    );
\wma_fifo_mem_reg[511][Data][10]_srl32__11\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => wma_read_fifo_addr(4 downto 0),
      CE => wma_word_done_d1,
      CLK => ACLK,
      D => \wma_fifo_mem_reg[511][Data][10]_srl32__10_n_1\,
      Q => \wma_fifo_mem_reg[511][Data][10]_srl32__11_n_0\,
      Q31 => \wma_fifo_mem_reg[511][Data][10]_srl32__11_n_1\
    );
\wma_fifo_mem_reg[511][Data][10]_srl32__12\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => wma_read_fifo_addr(4 downto 0),
      CE => wma_word_done_d1,
      CLK => ACLK,
      D => \wma_fifo_mem_reg[511][Data][10]_srl32__11_n_1\,
      Q => \wma_fifo_mem_reg[511][Data][10]_srl32__12_n_0\,
      Q31 => \wma_fifo_mem_reg[511][Data][10]_srl32__12_n_1\
    );
\wma_fifo_mem_reg[511][Data][10]_srl32__13\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => wma_read_fifo_addr(4 downto 0),
      CE => wma_word_done_d1,
      CLK => ACLK,
      D => \wma_fifo_mem_reg[511][Data][10]_srl32__12_n_1\,
      Q => \wma_fifo_mem_reg[511][Data][10]_srl32__13_n_0\,
      Q31 => \wma_fifo_mem_reg[511][Data][10]_srl32__13_n_1\
    );
\wma_fifo_mem_reg[511][Data][10]_srl32__14\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => wma_read_fifo_addr(4 downto 0),
      CE => wma_word_done_d1,
      CLK => ACLK,
      D => \wma_fifo_mem_reg[511][Data][10]_srl32__13_n_1\,
      Q => \wma_fifo_mem_reg[511][Data][10]_srl32__14_n_0\,
      Q31 => \NLW_wma_fifo_mem_reg[511][Data][10]_srl32__14_Q31_UNCONNECTED\
    );
\wma_fifo_mem_reg[511][Data][10]_srl32__2\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => wma_read_fifo_addr(4 downto 0),
      CE => wma_word_done_d1,
      CLK => ACLK,
      D => \wma_fifo_mem_reg[511][Data][10]_srl32__1_n_1\,
      Q => \wma_fifo_mem_reg[511][Data][10]_srl32__2_n_0\,
      Q31 => \wma_fifo_mem_reg[511][Data][10]_srl32__2_n_1\
    );
\wma_fifo_mem_reg[511][Data][10]_srl32__3\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => wma_read_fifo_addr(4 downto 0),
      CE => wma_word_done_d1,
      CLK => ACLK,
      D => \wma_fifo_mem_reg[511][Data][10]_srl32__2_n_1\,
      Q => \wma_fifo_mem_reg[511][Data][10]_srl32__3_n_0\,
      Q31 => \wma_fifo_mem_reg[511][Data][10]_srl32__3_n_1\
    );
\wma_fifo_mem_reg[511][Data][10]_srl32__4\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => wma_read_fifo_addr(4 downto 0),
      CE => wma_word_done_d1,
      CLK => ACLK,
      D => \wma_fifo_mem_reg[511][Data][10]_srl32__3_n_1\,
      Q => \wma_fifo_mem_reg[511][Data][10]_srl32__4_n_0\,
      Q31 => \wma_fifo_mem_reg[511][Data][10]_srl32__4_n_1\
    );
\wma_fifo_mem_reg[511][Data][10]_srl32__5\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => wma_read_fifo_addr(4 downto 0),
      CE => wma_word_done_d1,
      CLK => ACLK,
      D => \wma_fifo_mem_reg[511][Data][10]_srl32__4_n_1\,
      Q => \wma_fifo_mem_reg[511][Data][10]_srl32__5_n_0\,
      Q31 => \wma_fifo_mem_reg[511][Data][10]_srl32__5_n_1\
    );
\wma_fifo_mem_reg[511][Data][10]_srl32__6\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => wma_read_fifo_addr(4 downto 0),
      CE => wma_word_done_d1,
      CLK => ACLK,
      D => \wma_fifo_mem_reg[511][Data][10]_srl32__5_n_1\,
      Q => \wma_fifo_mem_reg[511][Data][10]_srl32__6_n_0\,
      Q31 => \wma_fifo_mem_reg[511][Data][10]_srl32__6_n_1\
    );
\wma_fifo_mem_reg[511][Data][10]_srl32__7\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => wma_read_fifo_addr(4 downto 0),
      CE => wma_word_done_d1,
      CLK => ACLK,
      D => \wma_fifo_mem_reg[511][Data][10]_srl32__6_n_1\,
      Q => \wma_fifo_mem_reg[511][Data][10]_srl32__7_n_0\,
      Q31 => \wma_fifo_mem_reg[511][Data][10]_srl32__7_n_1\
    );
\wma_fifo_mem_reg[511][Data][10]_srl32__8\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => wma_read_fifo_addr(4 downto 0),
      CE => wma_word_done_d1,
      CLK => ACLK,
      D => \wma_fifo_mem_reg[511][Data][10]_srl32__7_n_1\,
      Q => \wma_fifo_mem_reg[511][Data][10]_srl32__8_n_0\,
      Q31 => \wma_fifo_mem_reg[511][Data][10]_srl32__8_n_1\
    );
\wma_fifo_mem_reg[511][Data][10]_srl32__9\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => wma_read_fifo_addr(4 downto 0),
      CE => wma_word_done_d1,
      CLK => ACLK,
      D => \wma_fifo_mem_reg[511][Data][10]_srl32__8_n_1\,
      Q => \wma_fifo_mem_reg[511][Data][10]_srl32__9_n_0\,
      Q31 => \wma_fifo_mem_reg[511][Data][10]_srl32__9_n_1\
    );
\wma_fifo_mem_reg[511][Data][11]_mux\: unisim.vcomponents.MUXF7
     port map (
      I0 => \wma_fifo_mem_reg[511][Data][11]_srl32_n_0\,
      I1 => \wma_fifo_mem_reg[511][Data][11]_srl32__0_n_0\,
      O => \wma_fifo_mem_reg[511][Data][11]_mux_n_0\,
      S => wma_read_fifo_addr(5)
    );
\wma_fifo_mem_reg[511][Data][11]_mux__0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \wma_fifo_mem_reg[511][Data][11]_srl32__1_n_0\,
      I1 => \wma_fifo_mem_reg[511][Data][11]_srl32__2_n_0\,
      O => \wma_fifo_mem_reg[511][Data][11]_mux__0_n_0\,
      S => wma_read_fifo_addr(5)
    );
\wma_fifo_mem_reg[511][Data][11]_mux__1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \wma_fifo_mem_reg[511][Data][11]_srl32__3_n_0\,
      I1 => \wma_fifo_mem_reg[511][Data][11]_srl32__4_n_0\,
      O => \wma_fifo_mem_reg[511][Data][11]_mux__1_n_0\,
      S => wma_read_fifo_addr(5)
    );
\wma_fifo_mem_reg[511][Data][11]_mux__10\: unisim.vcomponents.MUXF8
     port map (
      I0 => \wma_fifo_mem_reg[511][Data][11]_mux__5_n_0\,
      I1 => \wma_fifo_mem_reg[511][Data][11]_mux__6_n_0\,
      O => \wma_fifo_mem_reg[511][Data][11]_mux__10_n_0\,
      S => wma_read_fifo_addr(6)
    );
\wma_fifo_mem_reg[511][Data][11]_mux__2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \wma_fifo_mem_reg[511][Data][11]_srl32__5_n_0\,
      I1 => \wma_fifo_mem_reg[511][Data][11]_srl32__6_n_0\,
      O => \wma_fifo_mem_reg[511][Data][11]_mux__2_n_0\,
      S => wma_read_fifo_addr(5)
    );
\wma_fifo_mem_reg[511][Data][11]_mux__3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \wma_fifo_mem_reg[511][Data][11]_srl32__7_n_0\,
      I1 => \wma_fifo_mem_reg[511][Data][11]_srl32__8_n_0\,
      O => \wma_fifo_mem_reg[511][Data][11]_mux__3_n_0\,
      S => wma_read_fifo_addr(5)
    );
\wma_fifo_mem_reg[511][Data][11]_mux__4\: unisim.vcomponents.MUXF7
     port map (
      I0 => \wma_fifo_mem_reg[511][Data][11]_srl32__9_n_0\,
      I1 => \wma_fifo_mem_reg[511][Data][11]_srl32__10_n_0\,
      O => \wma_fifo_mem_reg[511][Data][11]_mux__4_n_0\,
      S => wma_read_fifo_addr(5)
    );
\wma_fifo_mem_reg[511][Data][11]_mux__5\: unisim.vcomponents.MUXF7
     port map (
      I0 => \wma_fifo_mem_reg[511][Data][11]_srl32__11_n_0\,
      I1 => \wma_fifo_mem_reg[511][Data][11]_srl32__12_n_0\,
      O => \wma_fifo_mem_reg[511][Data][11]_mux__5_n_0\,
      S => wma_read_fifo_addr(5)
    );
\wma_fifo_mem_reg[511][Data][11]_mux__6\: unisim.vcomponents.MUXF7
     port map (
      I0 => \wma_fifo_mem_reg[511][Data][11]_srl32__13_n_0\,
      I1 => \wma_fifo_mem_reg[511][Data][11]_srl32__14_n_0\,
      O => \wma_fifo_mem_reg[511][Data][11]_mux__6_n_0\,
      S => wma_read_fifo_addr(5)
    );
\wma_fifo_mem_reg[511][Data][11]_mux__7\: unisim.vcomponents.MUXF8
     port map (
      I0 => \wma_fifo_mem_reg[511][Data][11]_mux_n_0\,
      I1 => \wma_fifo_mem_reg[511][Data][11]_mux__0_n_0\,
      O => \wma_fifo_mem_reg[511][Data][11]_mux__7_n_0\,
      S => wma_read_fifo_addr(6)
    );
\wma_fifo_mem_reg[511][Data][11]_mux__8\: unisim.vcomponents.MUXF8
     port map (
      I0 => \wma_fifo_mem_reg[511][Data][11]_mux__1_n_0\,
      I1 => \wma_fifo_mem_reg[511][Data][11]_mux__2_n_0\,
      O => \wma_fifo_mem_reg[511][Data][11]_mux__8_n_0\,
      S => wma_read_fifo_addr(6)
    );
\wma_fifo_mem_reg[511][Data][11]_mux__9\: unisim.vcomponents.MUXF8
     port map (
      I0 => \wma_fifo_mem_reg[511][Data][11]_mux__3_n_0\,
      I1 => \wma_fifo_mem_reg[511][Data][11]_mux__4_n_0\,
      O => \wma_fifo_mem_reg[511][Data][11]_mux__9_n_0\,
      S => wma_read_fifo_addr(6)
    );
\wma_fifo_mem_reg[511][Data][11]_srl32\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => wma_read_fifo_addr(4 downto 0),
      CE => wma_word_done_d1,
      CLK => ACLK,
      D => update_wma_data(11),
      Q => \wma_fifo_mem_reg[511][Data][11]_srl32_n_0\,
      Q31 => \wma_fifo_mem_reg[511][Data][11]_srl32_n_1\
    );
\wma_fifo_mem_reg[511][Data][11]_srl32__0\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => wma_read_fifo_addr(4 downto 0),
      CE => wma_word_done_d1,
      CLK => ACLK,
      D => \wma_fifo_mem_reg[511][Data][11]_srl32_n_1\,
      Q => \wma_fifo_mem_reg[511][Data][11]_srl32__0_n_0\,
      Q31 => \wma_fifo_mem_reg[511][Data][11]_srl32__0_n_1\
    );
\wma_fifo_mem_reg[511][Data][11]_srl32__1\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => wma_read_fifo_addr(4 downto 0),
      CE => wma_word_done_d1,
      CLK => ACLK,
      D => \wma_fifo_mem_reg[511][Data][11]_srl32__0_n_1\,
      Q => \wma_fifo_mem_reg[511][Data][11]_srl32__1_n_0\,
      Q31 => \wma_fifo_mem_reg[511][Data][11]_srl32__1_n_1\
    );
\wma_fifo_mem_reg[511][Data][11]_srl32__10\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => wma_read_fifo_addr(4 downto 0),
      CE => wma_word_done_d1,
      CLK => ACLK,
      D => \wma_fifo_mem_reg[511][Data][11]_srl32__9_n_1\,
      Q => \wma_fifo_mem_reg[511][Data][11]_srl32__10_n_0\,
      Q31 => \wma_fifo_mem_reg[511][Data][11]_srl32__10_n_1\
    );
\wma_fifo_mem_reg[511][Data][11]_srl32__11\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => wma_read_fifo_addr(4 downto 0),
      CE => wma_word_done_d1,
      CLK => ACLK,
      D => \wma_fifo_mem_reg[511][Data][11]_srl32__10_n_1\,
      Q => \wma_fifo_mem_reg[511][Data][11]_srl32__11_n_0\,
      Q31 => \wma_fifo_mem_reg[511][Data][11]_srl32__11_n_1\
    );
\wma_fifo_mem_reg[511][Data][11]_srl32__12\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => wma_read_fifo_addr(4 downto 0),
      CE => wma_word_done_d1,
      CLK => ACLK,
      D => \wma_fifo_mem_reg[511][Data][11]_srl32__11_n_1\,
      Q => \wma_fifo_mem_reg[511][Data][11]_srl32__12_n_0\,
      Q31 => \wma_fifo_mem_reg[511][Data][11]_srl32__12_n_1\
    );
\wma_fifo_mem_reg[511][Data][11]_srl32__13\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => wma_read_fifo_addr(4 downto 0),
      CE => wma_word_done_d1,
      CLK => ACLK,
      D => \wma_fifo_mem_reg[511][Data][11]_srl32__12_n_1\,
      Q => \wma_fifo_mem_reg[511][Data][11]_srl32__13_n_0\,
      Q31 => \wma_fifo_mem_reg[511][Data][11]_srl32__13_n_1\
    );
\wma_fifo_mem_reg[511][Data][11]_srl32__14\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => wma_read_fifo_addr(4 downto 0),
      CE => wma_word_done_d1,
      CLK => ACLK,
      D => \wma_fifo_mem_reg[511][Data][11]_srl32__13_n_1\,
      Q => \wma_fifo_mem_reg[511][Data][11]_srl32__14_n_0\,
      Q31 => \NLW_wma_fifo_mem_reg[511][Data][11]_srl32__14_Q31_UNCONNECTED\
    );
\wma_fifo_mem_reg[511][Data][11]_srl32__2\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => wma_read_fifo_addr(4 downto 0),
      CE => wma_word_done_d1,
      CLK => ACLK,
      D => \wma_fifo_mem_reg[511][Data][11]_srl32__1_n_1\,
      Q => \wma_fifo_mem_reg[511][Data][11]_srl32__2_n_0\,
      Q31 => \wma_fifo_mem_reg[511][Data][11]_srl32__2_n_1\
    );
\wma_fifo_mem_reg[511][Data][11]_srl32__3\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => wma_read_fifo_addr(4 downto 0),
      CE => wma_word_done_d1,
      CLK => ACLK,
      D => \wma_fifo_mem_reg[511][Data][11]_srl32__2_n_1\,
      Q => \wma_fifo_mem_reg[511][Data][11]_srl32__3_n_0\,
      Q31 => \wma_fifo_mem_reg[511][Data][11]_srl32__3_n_1\
    );
\wma_fifo_mem_reg[511][Data][11]_srl32__4\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => wma_read_fifo_addr(4 downto 0),
      CE => wma_word_done_d1,
      CLK => ACLK,
      D => \wma_fifo_mem_reg[511][Data][11]_srl32__3_n_1\,
      Q => \wma_fifo_mem_reg[511][Data][11]_srl32__4_n_0\,
      Q31 => \wma_fifo_mem_reg[511][Data][11]_srl32__4_n_1\
    );
\wma_fifo_mem_reg[511][Data][11]_srl32__5\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => wma_read_fifo_addr(4 downto 0),
      CE => wma_word_done_d1,
      CLK => ACLK,
      D => \wma_fifo_mem_reg[511][Data][11]_srl32__4_n_1\,
      Q => \wma_fifo_mem_reg[511][Data][11]_srl32__5_n_0\,
      Q31 => \wma_fifo_mem_reg[511][Data][11]_srl32__5_n_1\
    );
\wma_fifo_mem_reg[511][Data][11]_srl32__6\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => wma_read_fifo_addr(4 downto 0),
      CE => wma_word_done_d1,
      CLK => ACLK,
      D => \wma_fifo_mem_reg[511][Data][11]_srl32__5_n_1\,
      Q => \wma_fifo_mem_reg[511][Data][11]_srl32__6_n_0\,
      Q31 => \wma_fifo_mem_reg[511][Data][11]_srl32__6_n_1\
    );
\wma_fifo_mem_reg[511][Data][11]_srl32__7\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => wma_read_fifo_addr(4 downto 0),
      CE => wma_word_done_d1,
      CLK => ACLK,
      D => \wma_fifo_mem_reg[511][Data][11]_srl32__6_n_1\,
      Q => \wma_fifo_mem_reg[511][Data][11]_srl32__7_n_0\,
      Q31 => \wma_fifo_mem_reg[511][Data][11]_srl32__7_n_1\
    );
\wma_fifo_mem_reg[511][Data][11]_srl32__8\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => wma_read_fifo_addr(4 downto 0),
      CE => wma_word_done_d1,
      CLK => ACLK,
      D => \wma_fifo_mem_reg[511][Data][11]_srl32__7_n_1\,
      Q => \wma_fifo_mem_reg[511][Data][11]_srl32__8_n_0\,
      Q31 => \wma_fifo_mem_reg[511][Data][11]_srl32__8_n_1\
    );
\wma_fifo_mem_reg[511][Data][11]_srl32__9\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => wma_read_fifo_addr(4 downto 0),
      CE => wma_word_done_d1,
      CLK => ACLK,
      D => \wma_fifo_mem_reg[511][Data][11]_srl32__8_n_1\,
      Q => \wma_fifo_mem_reg[511][Data][11]_srl32__9_n_0\,
      Q31 => \wma_fifo_mem_reg[511][Data][11]_srl32__9_n_1\
    );
\wma_fifo_mem_reg[511][Data][12]_mux\: unisim.vcomponents.MUXF7
     port map (
      I0 => \wma_fifo_mem_reg[511][Data][12]_srl32_n_0\,
      I1 => \wma_fifo_mem_reg[511][Data][12]_srl32__0_n_0\,
      O => \wma_fifo_mem_reg[511][Data][12]_mux_n_0\,
      S => wma_read_fifo_addr(5)
    );
\wma_fifo_mem_reg[511][Data][12]_mux__0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \wma_fifo_mem_reg[511][Data][12]_srl32__1_n_0\,
      I1 => \wma_fifo_mem_reg[511][Data][12]_srl32__2_n_0\,
      O => \wma_fifo_mem_reg[511][Data][12]_mux__0_n_0\,
      S => wma_read_fifo_addr(5)
    );
\wma_fifo_mem_reg[511][Data][12]_mux__1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \wma_fifo_mem_reg[511][Data][12]_srl32__3_n_0\,
      I1 => \wma_fifo_mem_reg[511][Data][12]_srl32__4_n_0\,
      O => \wma_fifo_mem_reg[511][Data][12]_mux__1_n_0\,
      S => wma_read_fifo_addr(5)
    );
\wma_fifo_mem_reg[511][Data][12]_mux__10\: unisim.vcomponents.MUXF8
     port map (
      I0 => \wma_fifo_mem_reg[511][Data][12]_mux__5_n_0\,
      I1 => \wma_fifo_mem_reg[511][Data][12]_mux__6_n_0\,
      O => \wma_fifo_mem_reg[511][Data][12]_mux__10_n_0\,
      S => wma_read_fifo_addr(6)
    );
\wma_fifo_mem_reg[511][Data][12]_mux__2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \wma_fifo_mem_reg[511][Data][12]_srl32__5_n_0\,
      I1 => \wma_fifo_mem_reg[511][Data][12]_srl32__6_n_0\,
      O => \wma_fifo_mem_reg[511][Data][12]_mux__2_n_0\,
      S => wma_read_fifo_addr(5)
    );
\wma_fifo_mem_reg[511][Data][12]_mux__3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \wma_fifo_mem_reg[511][Data][12]_srl32__7_n_0\,
      I1 => \wma_fifo_mem_reg[511][Data][12]_srl32__8_n_0\,
      O => \wma_fifo_mem_reg[511][Data][12]_mux__3_n_0\,
      S => wma_read_fifo_addr(5)
    );
\wma_fifo_mem_reg[511][Data][12]_mux__4\: unisim.vcomponents.MUXF7
     port map (
      I0 => \wma_fifo_mem_reg[511][Data][12]_srl32__9_n_0\,
      I1 => \wma_fifo_mem_reg[511][Data][12]_srl32__10_n_0\,
      O => \wma_fifo_mem_reg[511][Data][12]_mux__4_n_0\,
      S => wma_read_fifo_addr(5)
    );
\wma_fifo_mem_reg[511][Data][12]_mux__5\: unisim.vcomponents.MUXF7
     port map (
      I0 => \wma_fifo_mem_reg[511][Data][12]_srl32__11_n_0\,
      I1 => \wma_fifo_mem_reg[511][Data][12]_srl32__12_n_0\,
      O => \wma_fifo_mem_reg[511][Data][12]_mux__5_n_0\,
      S => wma_read_fifo_addr(5)
    );
\wma_fifo_mem_reg[511][Data][12]_mux__6\: unisim.vcomponents.MUXF7
     port map (
      I0 => \wma_fifo_mem_reg[511][Data][12]_srl32__13_n_0\,
      I1 => \wma_fifo_mem_reg[511][Data][12]_srl32__14_n_0\,
      O => \wma_fifo_mem_reg[511][Data][12]_mux__6_n_0\,
      S => wma_read_fifo_addr(5)
    );
\wma_fifo_mem_reg[511][Data][12]_mux__7\: unisim.vcomponents.MUXF8
     port map (
      I0 => \wma_fifo_mem_reg[511][Data][12]_mux_n_0\,
      I1 => \wma_fifo_mem_reg[511][Data][12]_mux__0_n_0\,
      O => \wma_fifo_mem_reg[511][Data][12]_mux__7_n_0\,
      S => wma_read_fifo_addr(6)
    );
\wma_fifo_mem_reg[511][Data][12]_mux__8\: unisim.vcomponents.MUXF8
     port map (
      I0 => \wma_fifo_mem_reg[511][Data][12]_mux__1_n_0\,
      I1 => \wma_fifo_mem_reg[511][Data][12]_mux__2_n_0\,
      O => \wma_fifo_mem_reg[511][Data][12]_mux__8_n_0\,
      S => wma_read_fifo_addr(6)
    );
\wma_fifo_mem_reg[511][Data][12]_mux__9\: unisim.vcomponents.MUXF8
     port map (
      I0 => \wma_fifo_mem_reg[511][Data][12]_mux__3_n_0\,
      I1 => \wma_fifo_mem_reg[511][Data][12]_mux__4_n_0\,
      O => \wma_fifo_mem_reg[511][Data][12]_mux__9_n_0\,
      S => wma_read_fifo_addr(6)
    );
\wma_fifo_mem_reg[511][Data][12]_srl32\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => wma_read_fifo_addr(4 downto 0),
      CE => wma_word_done_d1,
      CLK => ACLK,
      D => update_wma_data(12),
      Q => \wma_fifo_mem_reg[511][Data][12]_srl32_n_0\,
      Q31 => \wma_fifo_mem_reg[511][Data][12]_srl32_n_1\
    );
\wma_fifo_mem_reg[511][Data][12]_srl32__0\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => wma_read_fifo_addr(4 downto 0),
      CE => wma_word_done_d1,
      CLK => ACLK,
      D => \wma_fifo_mem_reg[511][Data][12]_srl32_n_1\,
      Q => \wma_fifo_mem_reg[511][Data][12]_srl32__0_n_0\,
      Q31 => \wma_fifo_mem_reg[511][Data][12]_srl32__0_n_1\
    );
\wma_fifo_mem_reg[511][Data][12]_srl32__1\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => wma_read_fifo_addr(4 downto 0),
      CE => wma_word_done_d1,
      CLK => ACLK,
      D => \wma_fifo_mem_reg[511][Data][12]_srl32__0_n_1\,
      Q => \wma_fifo_mem_reg[511][Data][12]_srl32__1_n_0\,
      Q31 => \wma_fifo_mem_reg[511][Data][12]_srl32__1_n_1\
    );
\wma_fifo_mem_reg[511][Data][12]_srl32__10\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => wma_read_fifo_addr(4 downto 0),
      CE => wma_word_done_d1,
      CLK => ACLK,
      D => \wma_fifo_mem_reg[511][Data][12]_srl32__9_n_1\,
      Q => \wma_fifo_mem_reg[511][Data][12]_srl32__10_n_0\,
      Q31 => \wma_fifo_mem_reg[511][Data][12]_srl32__10_n_1\
    );
\wma_fifo_mem_reg[511][Data][12]_srl32__11\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => wma_read_fifo_addr(4 downto 0),
      CE => wma_word_done_d1,
      CLK => ACLK,
      D => \wma_fifo_mem_reg[511][Data][12]_srl32__10_n_1\,
      Q => \wma_fifo_mem_reg[511][Data][12]_srl32__11_n_0\,
      Q31 => \wma_fifo_mem_reg[511][Data][12]_srl32__11_n_1\
    );
\wma_fifo_mem_reg[511][Data][12]_srl32__12\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => wma_read_fifo_addr(4 downto 0),
      CE => wma_word_done_d1,
      CLK => ACLK,
      D => \wma_fifo_mem_reg[511][Data][12]_srl32__11_n_1\,
      Q => \wma_fifo_mem_reg[511][Data][12]_srl32__12_n_0\,
      Q31 => \wma_fifo_mem_reg[511][Data][12]_srl32__12_n_1\
    );
\wma_fifo_mem_reg[511][Data][12]_srl32__13\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => wma_read_fifo_addr(4 downto 0),
      CE => wma_word_done_d1,
      CLK => ACLK,
      D => \wma_fifo_mem_reg[511][Data][12]_srl32__12_n_1\,
      Q => \wma_fifo_mem_reg[511][Data][12]_srl32__13_n_0\,
      Q31 => \wma_fifo_mem_reg[511][Data][12]_srl32__13_n_1\
    );
\wma_fifo_mem_reg[511][Data][12]_srl32__14\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => wma_read_fifo_addr(4 downto 0),
      CE => wma_word_done_d1,
      CLK => ACLK,
      D => \wma_fifo_mem_reg[511][Data][12]_srl32__13_n_1\,
      Q => \wma_fifo_mem_reg[511][Data][12]_srl32__14_n_0\,
      Q31 => \NLW_wma_fifo_mem_reg[511][Data][12]_srl32__14_Q31_UNCONNECTED\
    );
\wma_fifo_mem_reg[511][Data][12]_srl32__2\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => wma_read_fifo_addr(4 downto 0),
      CE => wma_word_done_d1,
      CLK => ACLK,
      D => \wma_fifo_mem_reg[511][Data][12]_srl32__1_n_1\,
      Q => \wma_fifo_mem_reg[511][Data][12]_srl32__2_n_0\,
      Q31 => \wma_fifo_mem_reg[511][Data][12]_srl32__2_n_1\
    );
\wma_fifo_mem_reg[511][Data][12]_srl32__3\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => wma_read_fifo_addr(4 downto 0),
      CE => wma_word_done_d1,
      CLK => ACLK,
      D => \wma_fifo_mem_reg[511][Data][12]_srl32__2_n_1\,
      Q => \wma_fifo_mem_reg[511][Data][12]_srl32__3_n_0\,
      Q31 => \wma_fifo_mem_reg[511][Data][12]_srl32__3_n_1\
    );
\wma_fifo_mem_reg[511][Data][12]_srl32__4\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => wma_read_fifo_addr(4 downto 0),
      CE => wma_word_done_d1,
      CLK => ACLK,
      D => \wma_fifo_mem_reg[511][Data][12]_srl32__3_n_1\,
      Q => \wma_fifo_mem_reg[511][Data][12]_srl32__4_n_0\,
      Q31 => \wma_fifo_mem_reg[511][Data][12]_srl32__4_n_1\
    );
\wma_fifo_mem_reg[511][Data][12]_srl32__5\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => wma_read_fifo_addr(4 downto 0),
      CE => wma_word_done_d1,
      CLK => ACLK,
      D => \wma_fifo_mem_reg[511][Data][12]_srl32__4_n_1\,
      Q => \wma_fifo_mem_reg[511][Data][12]_srl32__5_n_0\,
      Q31 => \wma_fifo_mem_reg[511][Data][12]_srl32__5_n_1\
    );
\wma_fifo_mem_reg[511][Data][12]_srl32__6\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => wma_read_fifo_addr(4 downto 0),
      CE => wma_word_done_d1,
      CLK => ACLK,
      D => \wma_fifo_mem_reg[511][Data][12]_srl32__5_n_1\,
      Q => \wma_fifo_mem_reg[511][Data][12]_srl32__6_n_0\,
      Q31 => \wma_fifo_mem_reg[511][Data][12]_srl32__6_n_1\
    );
\wma_fifo_mem_reg[511][Data][12]_srl32__7\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => wma_read_fifo_addr(4 downto 0),
      CE => wma_word_done_d1,
      CLK => ACLK,
      D => \wma_fifo_mem_reg[511][Data][12]_srl32__6_n_1\,
      Q => \wma_fifo_mem_reg[511][Data][12]_srl32__7_n_0\,
      Q31 => \wma_fifo_mem_reg[511][Data][12]_srl32__7_n_1\
    );
\wma_fifo_mem_reg[511][Data][12]_srl32__8\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => wma_read_fifo_addr(4 downto 0),
      CE => wma_word_done_d1,
      CLK => ACLK,
      D => \wma_fifo_mem_reg[511][Data][12]_srl32__7_n_1\,
      Q => \wma_fifo_mem_reg[511][Data][12]_srl32__8_n_0\,
      Q31 => \wma_fifo_mem_reg[511][Data][12]_srl32__8_n_1\
    );
\wma_fifo_mem_reg[511][Data][12]_srl32__9\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => wma_read_fifo_addr(4 downto 0),
      CE => wma_word_done_d1,
      CLK => ACLK,
      D => \wma_fifo_mem_reg[511][Data][12]_srl32__8_n_1\,
      Q => \wma_fifo_mem_reg[511][Data][12]_srl32__9_n_0\,
      Q31 => \wma_fifo_mem_reg[511][Data][12]_srl32__9_n_1\
    );
\wma_fifo_mem_reg[511][Data][13]_mux\: unisim.vcomponents.MUXF7
     port map (
      I0 => \wma_fifo_mem_reg[511][Data][13]_srl32_n_0\,
      I1 => \wma_fifo_mem_reg[511][Data][13]_srl32__0_n_0\,
      O => \wma_fifo_mem_reg[511][Data][13]_mux_n_0\,
      S => wma_read_fifo_addr(5)
    );
\wma_fifo_mem_reg[511][Data][13]_mux__0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \wma_fifo_mem_reg[511][Data][13]_srl32__1_n_0\,
      I1 => \wma_fifo_mem_reg[511][Data][13]_srl32__2_n_0\,
      O => \wma_fifo_mem_reg[511][Data][13]_mux__0_n_0\,
      S => wma_read_fifo_addr(5)
    );
\wma_fifo_mem_reg[511][Data][13]_mux__1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \wma_fifo_mem_reg[511][Data][13]_srl32__3_n_0\,
      I1 => \wma_fifo_mem_reg[511][Data][13]_srl32__4_n_0\,
      O => \wma_fifo_mem_reg[511][Data][13]_mux__1_n_0\,
      S => wma_read_fifo_addr(5)
    );
\wma_fifo_mem_reg[511][Data][13]_mux__10\: unisim.vcomponents.MUXF8
     port map (
      I0 => \wma_fifo_mem_reg[511][Data][13]_mux__5_n_0\,
      I1 => \wma_fifo_mem_reg[511][Data][13]_mux__6_n_0\,
      O => \wma_fifo_mem_reg[511][Data][13]_mux__10_n_0\,
      S => wma_read_fifo_addr(6)
    );
\wma_fifo_mem_reg[511][Data][13]_mux__2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \wma_fifo_mem_reg[511][Data][13]_srl32__5_n_0\,
      I1 => \wma_fifo_mem_reg[511][Data][13]_srl32__6_n_0\,
      O => \wma_fifo_mem_reg[511][Data][13]_mux__2_n_0\,
      S => wma_read_fifo_addr(5)
    );
\wma_fifo_mem_reg[511][Data][13]_mux__3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \wma_fifo_mem_reg[511][Data][13]_srl32__7_n_0\,
      I1 => \wma_fifo_mem_reg[511][Data][13]_srl32__8_n_0\,
      O => \wma_fifo_mem_reg[511][Data][13]_mux__3_n_0\,
      S => wma_read_fifo_addr(5)
    );
\wma_fifo_mem_reg[511][Data][13]_mux__4\: unisim.vcomponents.MUXF7
     port map (
      I0 => \wma_fifo_mem_reg[511][Data][13]_srl32__9_n_0\,
      I1 => \wma_fifo_mem_reg[511][Data][13]_srl32__10_n_0\,
      O => \wma_fifo_mem_reg[511][Data][13]_mux__4_n_0\,
      S => wma_read_fifo_addr(5)
    );
\wma_fifo_mem_reg[511][Data][13]_mux__5\: unisim.vcomponents.MUXF7
     port map (
      I0 => \wma_fifo_mem_reg[511][Data][13]_srl32__11_n_0\,
      I1 => \wma_fifo_mem_reg[511][Data][13]_srl32__12_n_0\,
      O => \wma_fifo_mem_reg[511][Data][13]_mux__5_n_0\,
      S => wma_read_fifo_addr(5)
    );
\wma_fifo_mem_reg[511][Data][13]_mux__6\: unisim.vcomponents.MUXF7
     port map (
      I0 => \wma_fifo_mem_reg[511][Data][13]_srl32__13_n_0\,
      I1 => \wma_fifo_mem_reg[511][Data][13]_srl32__14_n_0\,
      O => \wma_fifo_mem_reg[511][Data][13]_mux__6_n_0\,
      S => wma_read_fifo_addr(5)
    );
\wma_fifo_mem_reg[511][Data][13]_mux__7\: unisim.vcomponents.MUXF8
     port map (
      I0 => \wma_fifo_mem_reg[511][Data][13]_mux_n_0\,
      I1 => \wma_fifo_mem_reg[511][Data][13]_mux__0_n_0\,
      O => \wma_fifo_mem_reg[511][Data][13]_mux__7_n_0\,
      S => wma_read_fifo_addr(6)
    );
\wma_fifo_mem_reg[511][Data][13]_mux__8\: unisim.vcomponents.MUXF8
     port map (
      I0 => \wma_fifo_mem_reg[511][Data][13]_mux__1_n_0\,
      I1 => \wma_fifo_mem_reg[511][Data][13]_mux__2_n_0\,
      O => \wma_fifo_mem_reg[511][Data][13]_mux__8_n_0\,
      S => wma_read_fifo_addr(6)
    );
\wma_fifo_mem_reg[511][Data][13]_mux__9\: unisim.vcomponents.MUXF8
     port map (
      I0 => \wma_fifo_mem_reg[511][Data][13]_mux__3_n_0\,
      I1 => \wma_fifo_mem_reg[511][Data][13]_mux__4_n_0\,
      O => \wma_fifo_mem_reg[511][Data][13]_mux__9_n_0\,
      S => wma_read_fifo_addr(6)
    );
\wma_fifo_mem_reg[511][Data][13]_srl32\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => wma_read_fifo_addr(4 downto 0),
      CE => wma_word_done_d1,
      CLK => ACLK,
      D => update_wma_data(13),
      Q => \wma_fifo_mem_reg[511][Data][13]_srl32_n_0\,
      Q31 => \wma_fifo_mem_reg[511][Data][13]_srl32_n_1\
    );
\wma_fifo_mem_reg[511][Data][13]_srl32__0\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => wma_read_fifo_addr(4 downto 0),
      CE => wma_word_done_d1,
      CLK => ACLK,
      D => \wma_fifo_mem_reg[511][Data][13]_srl32_n_1\,
      Q => \wma_fifo_mem_reg[511][Data][13]_srl32__0_n_0\,
      Q31 => \wma_fifo_mem_reg[511][Data][13]_srl32__0_n_1\
    );
\wma_fifo_mem_reg[511][Data][13]_srl32__1\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => wma_read_fifo_addr(4 downto 0),
      CE => wma_word_done_d1,
      CLK => ACLK,
      D => \wma_fifo_mem_reg[511][Data][13]_srl32__0_n_1\,
      Q => \wma_fifo_mem_reg[511][Data][13]_srl32__1_n_0\,
      Q31 => \wma_fifo_mem_reg[511][Data][13]_srl32__1_n_1\
    );
\wma_fifo_mem_reg[511][Data][13]_srl32__10\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => wma_read_fifo_addr(4 downto 0),
      CE => wma_word_done_d1,
      CLK => ACLK,
      D => \wma_fifo_mem_reg[511][Data][13]_srl32__9_n_1\,
      Q => \wma_fifo_mem_reg[511][Data][13]_srl32__10_n_0\,
      Q31 => \wma_fifo_mem_reg[511][Data][13]_srl32__10_n_1\
    );
\wma_fifo_mem_reg[511][Data][13]_srl32__11\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => wma_read_fifo_addr(4 downto 0),
      CE => wma_word_done_d1,
      CLK => ACLK,
      D => \wma_fifo_mem_reg[511][Data][13]_srl32__10_n_1\,
      Q => \wma_fifo_mem_reg[511][Data][13]_srl32__11_n_0\,
      Q31 => \wma_fifo_mem_reg[511][Data][13]_srl32__11_n_1\
    );
\wma_fifo_mem_reg[511][Data][13]_srl32__12\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => wma_read_fifo_addr(4 downto 0),
      CE => wma_word_done_d1,
      CLK => ACLK,
      D => \wma_fifo_mem_reg[511][Data][13]_srl32__11_n_1\,
      Q => \wma_fifo_mem_reg[511][Data][13]_srl32__12_n_0\,
      Q31 => \wma_fifo_mem_reg[511][Data][13]_srl32__12_n_1\
    );
\wma_fifo_mem_reg[511][Data][13]_srl32__13\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => wma_read_fifo_addr(4 downto 0),
      CE => wma_word_done_d1,
      CLK => ACLK,
      D => \wma_fifo_mem_reg[511][Data][13]_srl32__12_n_1\,
      Q => \wma_fifo_mem_reg[511][Data][13]_srl32__13_n_0\,
      Q31 => \wma_fifo_mem_reg[511][Data][13]_srl32__13_n_1\
    );
\wma_fifo_mem_reg[511][Data][13]_srl32__14\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => wma_read_fifo_addr(4 downto 0),
      CE => wma_word_done_d1,
      CLK => ACLK,
      D => \wma_fifo_mem_reg[511][Data][13]_srl32__13_n_1\,
      Q => \wma_fifo_mem_reg[511][Data][13]_srl32__14_n_0\,
      Q31 => \NLW_wma_fifo_mem_reg[511][Data][13]_srl32__14_Q31_UNCONNECTED\
    );
\wma_fifo_mem_reg[511][Data][13]_srl32__2\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => wma_read_fifo_addr(4 downto 0),
      CE => wma_word_done_d1,
      CLK => ACLK,
      D => \wma_fifo_mem_reg[511][Data][13]_srl32__1_n_1\,
      Q => \wma_fifo_mem_reg[511][Data][13]_srl32__2_n_0\,
      Q31 => \wma_fifo_mem_reg[511][Data][13]_srl32__2_n_1\
    );
\wma_fifo_mem_reg[511][Data][13]_srl32__3\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => wma_read_fifo_addr(4 downto 0),
      CE => wma_word_done_d1,
      CLK => ACLK,
      D => \wma_fifo_mem_reg[511][Data][13]_srl32__2_n_1\,
      Q => \wma_fifo_mem_reg[511][Data][13]_srl32__3_n_0\,
      Q31 => \wma_fifo_mem_reg[511][Data][13]_srl32__3_n_1\
    );
\wma_fifo_mem_reg[511][Data][13]_srl32__4\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => wma_read_fifo_addr(4 downto 0),
      CE => wma_word_done_d1,
      CLK => ACLK,
      D => \wma_fifo_mem_reg[511][Data][13]_srl32__3_n_1\,
      Q => \wma_fifo_mem_reg[511][Data][13]_srl32__4_n_0\,
      Q31 => \wma_fifo_mem_reg[511][Data][13]_srl32__4_n_1\
    );
\wma_fifo_mem_reg[511][Data][13]_srl32__5\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => wma_read_fifo_addr(4 downto 0),
      CE => wma_word_done_d1,
      CLK => ACLK,
      D => \wma_fifo_mem_reg[511][Data][13]_srl32__4_n_1\,
      Q => \wma_fifo_mem_reg[511][Data][13]_srl32__5_n_0\,
      Q31 => \wma_fifo_mem_reg[511][Data][13]_srl32__5_n_1\
    );
\wma_fifo_mem_reg[511][Data][13]_srl32__6\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => wma_read_fifo_addr(4 downto 0),
      CE => wma_word_done_d1,
      CLK => ACLK,
      D => \wma_fifo_mem_reg[511][Data][13]_srl32__5_n_1\,
      Q => \wma_fifo_mem_reg[511][Data][13]_srl32__6_n_0\,
      Q31 => \wma_fifo_mem_reg[511][Data][13]_srl32__6_n_1\
    );
\wma_fifo_mem_reg[511][Data][13]_srl32__7\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => wma_read_fifo_addr(4 downto 0),
      CE => wma_word_done_d1,
      CLK => ACLK,
      D => \wma_fifo_mem_reg[511][Data][13]_srl32__6_n_1\,
      Q => \wma_fifo_mem_reg[511][Data][13]_srl32__7_n_0\,
      Q31 => \wma_fifo_mem_reg[511][Data][13]_srl32__7_n_1\
    );
\wma_fifo_mem_reg[511][Data][13]_srl32__8\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => wma_read_fifo_addr(4 downto 0),
      CE => wma_word_done_d1,
      CLK => ACLK,
      D => \wma_fifo_mem_reg[511][Data][13]_srl32__7_n_1\,
      Q => \wma_fifo_mem_reg[511][Data][13]_srl32__8_n_0\,
      Q31 => \wma_fifo_mem_reg[511][Data][13]_srl32__8_n_1\
    );
\wma_fifo_mem_reg[511][Data][13]_srl32__9\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => wma_read_fifo_addr(4 downto 0),
      CE => wma_word_done_d1,
      CLK => ACLK,
      D => \wma_fifo_mem_reg[511][Data][13]_srl32__8_n_1\,
      Q => \wma_fifo_mem_reg[511][Data][13]_srl32__9_n_0\,
      Q31 => \wma_fifo_mem_reg[511][Data][13]_srl32__9_n_1\
    );
\wma_fifo_mem_reg[511][Data][14]_mux\: unisim.vcomponents.MUXF7
     port map (
      I0 => \wma_fifo_mem_reg[511][Data][14]_srl32_n_0\,
      I1 => \wma_fifo_mem_reg[511][Data][14]_srl32__0_n_0\,
      O => \wma_fifo_mem_reg[511][Data][14]_mux_n_0\,
      S => wma_read_fifo_addr(5)
    );
\wma_fifo_mem_reg[511][Data][14]_mux__0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \wma_fifo_mem_reg[511][Data][14]_srl32__1_n_0\,
      I1 => \wma_fifo_mem_reg[511][Data][14]_srl32__2_n_0\,
      O => \wma_fifo_mem_reg[511][Data][14]_mux__0_n_0\,
      S => wma_read_fifo_addr(5)
    );
\wma_fifo_mem_reg[511][Data][14]_mux__1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \wma_fifo_mem_reg[511][Data][14]_srl32__3_n_0\,
      I1 => \wma_fifo_mem_reg[511][Data][14]_srl32__4_n_0\,
      O => \wma_fifo_mem_reg[511][Data][14]_mux__1_n_0\,
      S => wma_read_fifo_addr(5)
    );
\wma_fifo_mem_reg[511][Data][14]_mux__10\: unisim.vcomponents.MUXF8
     port map (
      I0 => \wma_fifo_mem_reg[511][Data][14]_mux__5_n_0\,
      I1 => \wma_fifo_mem_reg[511][Data][14]_mux__6_n_0\,
      O => \wma_fifo_mem_reg[511][Data][14]_mux__10_n_0\,
      S => wma_read_fifo_addr(6)
    );
\wma_fifo_mem_reg[511][Data][14]_mux__2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \wma_fifo_mem_reg[511][Data][14]_srl32__5_n_0\,
      I1 => \wma_fifo_mem_reg[511][Data][14]_srl32__6_n_0\,
      O => \wma_fifo_mem_reg[511][Data][14]_mux__2_n_0\,
      S => wma_read_fifo_addr(5)
    );
\wma_fifo_mem_reg[511][Data][14]_mux__3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \wma_fifo_mem_reg[511][Data][14]_srl32__7_n_0\,
      I1 => \wma_fifo_mem_reg[511][Data][14]_srl32__8_n_0\,
      O => \wma_fifo_mem_reg[511][Data][14]_mux__3_n_0\,
      S => wma_read_fifo_addr(5)
    );
\wma_fifo_mem_reg[511][Data][14]_mux__4\: unisim.vcomponents.MUXF7
     port map (
      I0 => \wma_fifo_mem_reg[511][Data][14]_srl32__9_n_0\,
      I1 => \wma_fifo_mem_reg[511][Data][14]_srl32__10_n_0\,
      O => \wma_fifo_mem_reg[511][Data][14]_mux__4_n_0\,
      S => wma_read_fifo_addr(5)
    );
\wma_fifo_mem_reg[511][Data][14]_mux__5\: unisim.vcomponents.MUXF7
     port map (
      I0 => \wma_fifo_mem_reg[511][Data][14]_srl32__11_n_0\,
      I1 => \wma_fifo_mem_reg[511][Data][14]_srl32__12_n_0\,
      O => \wma_fifo_mem_reg[511][Data][14]_mux__5_n_0\,
      S => wma_read_fifo_addr(5)
    );
\wma_fifo_mem_reg[511][Data][14]_mux__6\: unisim.vcomponents.MUXF7
     port map (
      I0 => \wma_fifo_mem_reg[511][Data][14]_srl32__13_n_0\,
      I1 => \wma_fifo_mem_reg[511][Data][14]_srl32__14_n_0\,
      O => \wma_fifo_mem_reg[511][Data][14]_mux__6_n_0\,
      S => wma_read_fifo_addr(5)
    );
\wma_fifo_mem_reg[511][Data][14]_mux__7\: unisim.vcomponents.MUXF8
     port map (
      I0 => \wma_fifo_mem_reg[511][Data][14]_mux_n_0\,
      I1 => \wma_fifo_mem_reg[511][Data][14]_mux__0_n_0\,
      O => \wma_fifo_mem_reg[511][Data][14]_mux__7_n_0\,
      S => wma_read_fifo_addr(6)
    );
\wma_fifo_mem_reg[511][Data][14]_mux__8\: unisim.vcomponents.MUXF8
     port map (
      I0 => \wma_fifo_mem_reg[511][Data][14]_mux__1_n_0\,
      I1 => \wma_fifo_mem_reg[511][Data][14]_mux__2_n_0\,
      O => \wma_fifo_mem_reg[511][Data][14]_mux__8_n_0\,
      S => wma_read_fifo_addr(6)
    );
\wma_fifo_mem_reg[511][Data][14]_mux__9\: unisim.vcomponents.MUXF8
     port map (
      I0 => \wma_fifo_mem_reg[511][Data][14]_mux__3_n_0\,
      I1 => \wma_fifo_mem_reg[511][Data][14]_mux__4_n_0\,
      O => \wma_fifo_mem_reg[511][Data][14]_mux__9_n_0\,
      S => wma_read_fifo_addr(6)
    );
\wma_fifo_mem_reg[511][Data][14]_srl32\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => wma_read_fifo_addr(4 downto 0),
      CE => wma_word_done_d1,
      CLK => ACLK,
      D => update_wma_data(14),
      Q => \wma_fifo_mem_reg[511][Data][14]_srl32_n_0\,
      Q31 => \wma_fifo_mem_reg[511][Data][14]_srl32_n_1\
    );
\wma_fifo_mem_reg[511][Data][14]_srl32__0\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => wma_read_fifo_addr(4 downto 0),
      CE => wma_word_done_d1,
      CLK => ACLK,
      D => \wma_fifo_mem_reg[511][Data][14]_srl32_n_1\,
      Q => \wma_fifo_mem_reg[511][Data][14]_srl32__0_n_0\,
      Q31 => \wma_fifo_mem_reg[511][Data][14]_srl32__0_n_1\
    );
\wma_fifo_mem_reg[511][Data][14]_srl32__1\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => wma_read_fifo_addr(4 downto 0),
      CE => wma_word_done_d1,
      CLK => ACLK,
      D => \wma_fifo_mem_reg[511][Data][14]_srl32__0_n_1\,
      Q => \wma_fifo_mem_reg[511][Data][14]_srl32__1_n_0\,
      Q31 => \wma_fifo_mem_reg[511][Data][14]_srl32__1_n_1\
    );
\wma_fifo_mem_reg[511][Data][14]_srl32__10\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => wma_read_fifo_addr(4 downto 0),
      CE => wma_word_done_d1,
      CLK => ACLK,
      D => \wma_fifo_mem_reg[511][Data][14]_srl32__9_n_1\,
      Q => \wma_fifo_mem_reg[511][Data][14]_srl32__10_n_0\,
      Q31 => \wma_fifo_mem_reg[511][Data][14]_srl32__10_n_1\
    );
\wma_fifo_mem_reg[511][Data][14]_srl32__11\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => wma_read_fifo_addr(4 downto 0),
      CE => wma_word_done_d1,
      CLK => ACLK,
      D => \wma_fifo_mem_reg[511][Data][14]_srl32__10_n_1\,
      Q => \wma_fifo_mem_reg[511][Data][14]_srl32__11_n_0\,
      Q31 => \wma_fifo_mem_reg[511][Data][14]_srl32__11_n_1\
    );
\wma_fifo_mem_reg[511][Data][14]_srl32__12\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => wma_read_fifo_addr(4 downto 0),
      CE => wma_word_done_d1,
      CLK => ACLK,
      D => \wma_fifo_mem_reg[511][Data][14]_srl32__11_n_1\,
      Q => \wma_fifo_mem_reg[511][Data][14]_srl32__12_n_0\,
      Q31 => \wma_fifo_mem_reg[511][Data][14]_srl32__12_n_1\
    );
\wma_fifo_mem_reg[511][Data][14]_srl32__13\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => wma_read_fifo_addr(4 downto 0),
      CE => wma_word_done_d1,
      CLK => ACLK,
      D => \wma_fifo_mem_reg[511][Data][14]_srl32__12_n_1\,
      Q => \wma_fifo_mem_reg[511][Data][14]_srl32__13_n_0\,
      Q31 => \wma_fifo_mem_reg[511][Data][14]_srl32__13_n_1\
    );
\wma_fifo_mem_reg[511][Data][14]_srl32__14\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => wma_read_fifo_addr(4 downto 0),
      CE => wma_word_done_d1,
      CLK => ACLK,
      D => \wma_fifo_mem_reg[511][Data][14]_srl32__13_n_1\,
      Q => \wma_fifo_mem_reg[511][Data][14]_srl32__14_n_0\,
      Q31 => \NLW_wma_fifo_mem_reg[511][Data][14]_srl32__14_Q31_UNCONNECTED\
    );
\wma_fifo_mem_reg[511][Data][14]_srl32__2\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => wma_read_fifo_addr(4 downto 0),
      CE => wma_word_done_d1,
      CLK => ACLK,
      D => \wma_fifo_mem_reg[511][Data][14]_srl32__1_n_1\,
      Q => \wma_fifo_mem_reg[511][Data][14]_srl32__2_n_0\,
      Q31 => \wma_fifo_mem_reg[511][Data][14]_srl32__2_n_1\
    );
\wma_fifo_mem_reg[511][Data][14]_srl32__3\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => wma_read_fifo_addr(4 downto 0),
      CE => wma_word_done_d1,
      CLK => ACLK,
      D => \wma_fifo_mem_reg[511][Data][14]_srl32__2_n_1\,
      Q => \wma_fifo_mem_reg[511][Data][14]_srl32__3_n_0\,
      Q31 => \wma_fifo_mem_reg[511][Data][14]_srl32__3_n_1\
    );
\wma_fifo_mem_reg[511][Data][14]_srl32__4\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => wma_read_fifo_addr(4 downto 0),
      CE => wma_word_done_d1,
      CLK => ACLK,
      D => \wma_fifo_mem_reg[511][Data][14]_srl32__3_n_1\,
      Q => \wma_fifo_mem_reg[511][Data][14]_srl32__4_n_0\,
      Q31 => \wma_fifo_mem_reg[511][Data][14]_srl32__4_n_1\
    );
\wma_fifo_mem_reg[511][Data][14]_srl32__5\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => wma_read_fifo_addr(4 downto 0),
      CE => wma_word_done_d1,
      CLK => ACLK,
      D => \wma_fifo_mem_reg[511][Data][14]_srl32__4_n_1\,
      Q => \wma_fifo_mem_reg[511][Data][14]_srl32__5_n_0\,
      Q31 => \wma_fifo_mem_reg[511][Data][14]_srl32__5_n_1\
    );
\wma_fifo_mem_reg[511][Data][14]_srl32__6\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => wma_read_fifo_addr(4 downto 0),
      CE => wma_word_done_d1,
      CLK => ACLK,
      D => \wma_fifo_mem_reg[511][Data][14]_srl32__5_n_1\,
      Q => \wma_fifo_mem_reg[511][Data][14]_srl32__6_n_0\,
      Q31 => \wma_fifo_mem_reg[511][Data][14]_srl32__6_n_1\
    );
\wma_fifo_mem_reg[511][Data][14]_srl32__7\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => wma_read_fifo_addr(4 downto 0),
      CE => wma_word_done_d1,
      CLK => ACLK,
      D => \wma_fifo_mem_reg[511][Data][14]_srl32__6_n_1\,
      Q => \wma_fifo_mem_reg[511][Data][14]_srl32__7_n_0\,
      Q31 => \wma_fifo_mem_reg[511][Data][14]_srl32__7_n_1\
    );
\wma_fifo_mem_reg[511][Data][14]_srl32__8\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => wma_read_fifo_addr(4 downto 0),
      CE => wma_word_done_d1,
      CLK => ACLK,
      D => \wma_fifo_mem_reg[511][Data][14]_srl32__7_n_1\,
      Q => \wma_fifo_mem_reg[511][Data][14]_srl32__8_n_0\,
      Q31 => \wma_fifo_mem_reg[511][Data][14]_srl32__8_n_1\
    );
\wma_fifo_mem_reg[511][Data][14]_srl32__9\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => wma_read_fifo_addr(4 downto 0),
      CE => wma_word_done_d1,
      CLK => ACLK,
      D => \wma_fifo_mem_reg[511][Data][14]_srl32__8_n_1\,
      Q => \wma_fifo_mem_reg[511][Data][14]_srl32__9_n_0\,
      Q31 => \wma_fifo_mem_reg[511][Data][14]_srl32__9_n_1\
    );
\wma_fifo_mem_reg[511][Data][15]_mux\: unisim.vcomponents.MUXF7
     port map (
      I0 => \wma_fifo_mem_reg[511][Data][15]_srl32_n_0\,
      I1 => \wma_fifo_mem_reg[511][Data][15]_srl32__0_n_0\,
      O => \wma_fifo_mem_reg[511][Data][15]_mux_n_0\,
      S => wma_read_fifo_addr(5)
    );
\wma_fifo_mem_reg[511][Data][15]_mux__0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \wma_fifo_mem_reg[511][Data][15]_srl32__1_n_0\,
      I1 => \wma_fifo_mem_reg[511][Data][15]_srl32__2_n_0\,
      O => \wma_fifo_mem_reg[511][Data][15]_mux__0_n_0\,
      S => wma_read_fifo_addr(5)
    );
\wma_fifo_mem_reg[511][Data][15]_mux__1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \wma_fifo_mem_reg[511][Data][15]_srl32__3_n_0\,
      I1 => \wma_fifo_mem_reg[511][Data][15]_srl32__4_n_0\,
      O => \wma_fifo_mem_reg[511][Data][15]_mux__1_n_0\,
      S => wma_read_fifo_addr(5)
    );
\wma_fifo_mem_reg[511][Data][15]_mux__10\: unisim.vcomponents.MUXF8
     port map (
      I0 => \wma_fifo_mem_reg[511][Data][15]_mux__5_n_0\,
      I1 => \wma_fifo_mem_reg[511][Data][15]_mux__6_n_0\,
      O => \wma_fifo_mem_reg[511][Data][15]_mux__10_n_0\,
      S => wma_read_fifo_addr(6)
    );
\wma_fifo_mem_reg[511][Data][15]_mux__2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \wma_fifo_mem_reg[511][Data][15]_srl32__5_n_0\,
      I1 => \wma_fifo_mem_reg[511][Data][15]_srl32__6_n_0\,
      O => \wma_fifo_mem_reg[511][Data][15]_mux__2_n_0\,
      S => wma_read_fifo_addr(5)
    );
\wma_fifo_mem_reg[511][Data][15]_mux__3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \wma_fifo_mem_reg[511][Data][15]_srl32__7_n_0\,
      I1 => \wma_fifo_mem_reg[511][Data][15]_srl32__8_n_0\,
      O => \wma_fifo_mem_reg[511][Data][15]_mux__3_n_0\,
      S => wma_read_fifo_addr(5)
    );
\wma_fifo_mem_reg[511][Data][15]_mux__4\: unisim.vcomponents.MUXF7
     port map (
      I0 => \wma_fifo_mem_reg[511][Data][15]_srl32__9_n_0\,
      I1 => \wma_fifo_mem_reg[511][Data][15]_srl32__10_n_0\,
      O => \wma_fifo_mem_reg[511][Data][15]_mux__4_n_0\,
      S => wma_read_fifo_addr(5)
    );
\wma_fifo_mem_reg[511][Data][15]_mux__5\: unisim.vcomponents.MUXF7
     port map (
      I0 => \wma_fifo_mem_reg[511][Data][15]_srl32__11_n_0\,
      I1 => \wma_fifo_mem_reg[511][Data][15]_srl32__12_n_0\,
      O => \wma_fifo_mem_reg[511][Data][15]_mux__5_n_0\,
      S => wma_read_fifo_addr(5)
    );
\wma_fifo_mem_reg[511][Data][15]_mux__6\: unisim.vcomponents.MUXF7
     port map (
      I0 => \wma_fifo_mem_reg[511][Data][15]_srl32__13_n_0\,
      I1 => \wma_fifo_mem_reg[511][Data][15]_srl32__14_n_0\,
      O => \wma_fifo_mem_reg[511][Data][15]_mux__6_n_0\,
      S => wma_read_fifo_addr(5)
    );
\wma_fifo_mem_reg[511][Data][15]_mux__7\: unisim.vcomponents.MUXF8
     port map (
      I0 => \wma_fifo_mem_reg[511][Data][15]_mux_n_0\,
      I1 => \wma_fifo_mem_reg[511][Data][15]_mux__0_n_0\,
      O => \wma_fifo_mem_reg[511][Data][15]_mux__7_n_0\,
      S => wma_read_fifo_addr(6)
    );
\wma_fifo_mem_reg[511][Data][15]_mux__8\: unisim.vcomponents.MUXF8
     port map (
      I0 => \wma_fifo_mem_reg[511][Data][15]_mux__1_n_0\,
      I1 => \wma_fifo_mem_reg[511][Data][15]_mux__2_n_0\,
      O => \wma_fifo_mem_reg[511][Data][15]_mux__8_n_0\,
      S => wma_read_fifo_addr(6)
    );
\wma_fifo_mem_reg[511][Data][15]_mux__9\: unisim.vcomponents.MUXF8
     port map (
      I0 => \wma_fifo_mem_reg[511][Data][15]_mux__3_n_0\,
      I1 => \wma_fifo_mem_reg[511][Data][15]_mux__4_n_0\,
      O => \wma_fifo_mem_reg[511][Data][15]_mux__9_n_0\,
      S => wma_read_fifo_addr(6)
    );
\wma_fifo_mem_reg[511][Data][15]_srl32\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => wma_read_fifo_addr(4 downto 0),
      CE => wma_word_done_d1,
      CLK => ACLK,
      D => update_wma_data(15),
      Q => \wma_fifo_mem_reg[511][Data][15]_srl32_n_0\,
      Q31 => \wma_fifo_mem_reg[511][Data][15]_srl32_n_1\
    );
\wma_fifo_mem_reg[511][Data][15]_srl32__0\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => wma_read_fifo_addr(4 downto 0),
      CE => wma_word_done_d1,
      CLK => ACLK,
      D => \wma_fifo_mem_reg[511][Data][15]_srl32_n_1\,
      Q => \wma_fifo_mem_reg[511][Data][15]_srl32__0_n_0\,
      Q31 => \wma_fifo_mem_reg[511][Data][15]_srl32__0_n_1\
    );
\wma_fifo_mem_reg[511][Data][15]_srl32__1\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => wma_read_fifo_addr(4 downto 0),
      CE => wma_word_done_d1,
      CLK => ACLK,
      D => \wma_fifo_mem_reg[511][Data][15]_srl32__0_n_1\,
      Q => \wma_fifo_mem_reg[511][Data][15]_srl32__1_n_0\,
      Q31 => \wma_fifo_mem_reg[511][Data][15]_srl32__1_n_1\
    );
\wma_fifo_mem_reg[511][Data][15]_srl32__10\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => wma_read_fifo_addr(4 downto 0),
      CE => wma_word_done_d1,
      CLK => ACLK,
      D => \wma_fifo_mem_reg[511][Data][15]_srl32__9_n_1\,
      Q => \wma_fifo_mem_reg[511][Data][15]_srl32__10_n_0\,
      Q31 => \wma_fifo_mem_reg[511][Data][15]_srl32__10_n_1\
    );
\wma_fifo_mem_reg[511][Data][15]_srl32__11\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => wma_read_fifo_addr(4 downto 0),
      CE => wma_word_done_d1,
      CLK => ACLK,
      D => \wma_fifo_mem_reg[511][Data][15]_srl32__10_n_1\,
      Q => \wma_fifo_mem_reg[511][Data][15]_srl32__11_n_0\,
      Q31 => \wma_fifo_mem_reg[511][Data][15]_srl32__11_n_1\
    );
\wma_fifo_mem_reg[511][Data][15]_srl32__12\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => wma_read_fifo_addr(4 downto 0),
      CE => wma_word_done_d1,
      CLK => ACLK,
      D => \wma_fifo_mem_reg[511][Data][15]_srl32__11_n_1\,
      Q => \wma_fifo_mem_reg[511][Data][15]_srl32__12_n_0\,
      Q31 => \wma_fifo_mem_reg[511][Data][15]_srl32__12_n_1\
    );
\wma_fifo_mem_reg[511][Data][15]_srl32__13\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => wma_read_fifo_addr(4 downto 0),
      CE => wma_word_done_d1,
      CLK => ACLK,
      D => \wma_fifo_mem_reg[511][Data][15]_srl32__12_n_1\,
      Q => \wma_fifo_mem_reg[511][Data][15]_srl32__13_n_0\,
      Q31 => \wma_fifo_mem_reg[511][Data][15]_srl32__13_n_1\
    );
\wma_fifo_mem_reg[511][Data][15]_srl32__14\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => wma_read_fifo_addr(4 downto 0),
      CE => wma_word_done_d1,
      CLK => ACLK,
      D => \wma_fifo_mem_reg[511][Data][15]_srl32__13_n_1\,
      Q => \wma_fifo_mem_reg[511][Data][15]_srl32__14_n_0\,
      Q31 => \NLW_wma_fifo_mem_reg[511][Data][15]_srl32__14_Q31_UNCONNECTED\
    );
\wma_fifo_mem_reg[511][Data][15]_srl32__2\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => wma_read_fifo_addr(4 downto 0),
      CE => wma_word_done_d1,
      CLK => ACLK,
      D => \wma_fifo_mem_reg[511][Data][15]_srl32__1_n_1\,
      Q => \wma_fifo_mem_reg[511][Data][15]_srl32__2_n_0\,
      Q31 => \wma_fifo_mem_reg[511][Data][15]_srl32__2_n_1\
    );
\wma_fifo_mem_reg[511][Data][15]_srl32__3\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => wma_read_fifo_addr(4 downto 0),
      CE => wma_word_done_d1,
      CLK => ACLK,
      D => \wma_fifo_mem_reg[511][Data][15]_srl32__2_n_1\,
      Q => \wma_fifo_mem_reg[511][Data][15]_srl32__3_n_0\,
      Q31 => \wma_fifo_mem_reg[511][Data][15]_srl32__3_n_1\
    );
\wma_fifo_mem_reg[511][Data][15]_srl32__4\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => wma_read_fifo_addr(4 downto 0),
      CE => wma_word_done_d1,
      CLK => ACLK,
      D => \wma_fifo_mem_reg[511][Data][15]_srl32__3_n_1\,
      Q => \wma_fifo_mem_reg[511][Data][15]_srl32__4_n_0\,
      Q31 => \wma_fifo_mem_reg[511][Data][15]_srl32__4_n_1\
    );
\wma_fifo_mem_reg[511][Data][15]_srl32__5\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => wma_read_fifo_addr(4 downto 0),
      CE => wma_word_done_d1,
      CLK => ACLK,
      D => \wma_fifo_mem_reg[511][Data][15]_srl32__4_n_1\,
      Q => \wma_fifo_mem_reg[511][Data][15]_srl32__5_n_0\,
      Q31 => \wma_fifo_mem_reg[511][Data][15]_srl32__5_n_1\
    );
\wma_fifo_mem_reg[511][Data][15]_srl32__6\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => wma_read_fifo_addr(4 downto 0),
      CE => wma_word_done_d1,
      CLK => ACLK,
      D => \wma_fifo_mem_reg[511][Data][15]_srl32__5_n_1\,
      Q => \wma_fifo_mem_reg[511][Data][15]_srl32__6_n_0\,
      Q31 => \wma_fifo_mem_reg[511][Data][15]_srl32__6_n_1\
    );
\wma_fifo_mem_reg[511][Data][15]_srl32__7\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => wma_read_fifo_addr(4 downto 0),
      CE => wma_word_done_d1,
      CLK => ACLK,
      D => \wma_fifo_mem_reg[511][Data][15]_srl32__6_n_1\,
      Q => \wma_fifo_mem_reg[511][Data][15]_srl32__7_n_0\,
      Q31 => \wma_fifo_mem_reg[511][Data][15]_srl32__7_n_1\
    );
\wma_fifo_mem_reg[511][Data][15]_srl32__8\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => wma_read_fifo_addr(4 downto 0),
      CE => wma_word_done_d1,
      CLK => ACLK,
      D => \wma_fifo_mem_reg[511][Data][15]_srl32__7_n_1\,
      Q => \wma_fifo_mem_reg[511][Data][15]_srl32__8_n_0\,
      Q31 => \wma_fifo_mem_reg[511][Data][15]_srl32__8_n_1\
    );
\wma_fifo_mem_reg[511][Data][15]_srl32__9\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => wma_read_fifo_addr(4 downto 0),
      CE => wma_word_done_d1,
      CLK => ACLK,
      D => \wma_fifo_mem_reg[511][Data][15]_srl32__8_n_1\,
      Q => \wma_fifo_mem_reg[511][Data][15]_srl32__9_n_0\,
      Q31 => \wma_fifo_mem_reg[511][Data][15]_srl32__9_n_1\
    );
\wma_fifo_mem_reg[511][Data][16]_mux\: unisim.vcomponents.MUXF7
     port map (
      I0 => \wma_fifo_mem_reg[511][Data][16]_srl32_n_0\,
      I1 => \wma_fifo_mem_reg[511][Data][16]_srl32__0_n_0\,
      O => \wma_fifo_mem_reg[511][Data][16]_mux_n_0\,
      S => wma_read_fifo_addr(5)
    );
\wma_fifo_mem_reg[511][Data][16]_mux__0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \wma_fifo_mem_reg[511][Data][16]_srl32__1_n_0\,
      I1 => \wma_fifo_mem_reg[511][Data][16]_srl32__2_n_0\,
      O => \wma_fifo_mem_reg[511][Data][16]_mux__0_n_0\,
      S => wma_read_fifo_addr(5)
    );
\wma_fifo_mem_reg[511][Data][16]_mux__1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \wma_fifo_mem_reg[511][Data][16]_srl32__3_n_0\,
      I1 => \wma_fifo_mem_reg[511][Data][16]_srl32__4_n_0\,
      O => \wma_fifo_mem_reg[511][Data][16]_mux__1_n_0\,
      S => wma_read_fifo_addr(5)
    );
\wma_fifo_mem_reg[511][Data][16]_mux__10\: unisim.vcomponents.MUXF8
     port map (
      I0 => \wma_fifo_mem_reg[511][Data][16]_mux__5_n_0\,
      I1 => \wma_fifo_mem_reg[511][Data][16]_mux__6_n_0\,
      O => \wma_fifo_mem_reg[511][Data][16]_mux__10_n_0\,
      S => wma_read_fifo_addr(6)
    );
\wma_fifo_mem_reg[511][Data][16]_mux__2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \wma_fifo_mem_reg[511][Data][16]_srl32__5_n_0\,
      I1 => \wma_fifo_mem_reg[511][Data][16]_srl32__6_n_0\,
      O => \wma_fifo_mem_reg[511][Data][16]_mux__2_n_0\,
      S => wma_read_fifo_addr(5)
    );
\wma_fifo_mem_reg[511][Data][16]_mux__3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \wma_fifo_mem_reg[511][Data][16]_srl32__7_n_0\,
      I1 => \wma_fifo_mem_reg[511][Data][16]_srl32__8_n_0\,
      O => \wma_fifo_mem_reg[511][Data][16]_mux__3_n_0\,
      S => wma_read_fifo_addr(5)
    );
\wma_fifo_mem_reg[511][Data][16]_mux__4\: unisim.vcomponents.MUXF7
     port map (
      I0 => \wma_fifo_mem_reg[511][Data][16]_srl32__9_n_0\,
      I1 => \wma_fifo_mem_reg[511][Data][16]_srl32__10_n_0\,
      O => \wma_fifo_mem_reg[511][Data][16]_mux__4_n_0\,
      S => wma_read_fifo_addr(5)
    );
\wma_fifo_mem_reg[511][Data][16]_mux__5\: unisim.vcomponents.MUXF7
     port map (
      I0 => \wma_fifo_mem_reg[511][Data][16]_srl32__11_n_0\,
      I1 => \wma_fifo_mem_reg[511][Data][16]_srl32__12_n_0\,
      O => \wma_fifo_mem_reg[511][Data][16]_mux__5_n_0\,
      S => wma_read_fifo_addr(5)
    );
\wma_fifo_mem_reg[511][Data][16]_mux__6\: unisim.vcomponents.MUXF7
     port map (
      I0 => \wma_fifo_mem_reg[511][Data][16]_srl32__13_n_0\,
      I1 => \wma_fifo_mem_reg[511][Data][16]_srl32__14_n_0\,
      O => \wma_fifo_mem_reg[511][Data][16]_mux__6_n_0\,
      S => wma_read_fifo_addr(5)
    );
\wma_fifo_mem_reg[511][Data][16]_mux__7\: unisim.vcomponents.MUXF8
     port map (
      I0 => \wma_fifo_mem_reg[511][Data][16]_mux_n_0\,
      I1 => \wma_fifo_mem_reg[511][Data][16]_mux__0_n_0\,
      O => \wma_fifo_mem_reg[511][Data][16]_mux__7_n_0\,
      S => wma_read_fifo_addr(6)
    );
\wma_fifo_mem_reg[511][Data][16]_mux__8\: unisim.vcomponents.MUXF8
     port map (
      I0 => \wma_fifo_mem_reg[511][Data][16]_mux__1_n_0\,
      I1 => \wma_fifo_mem_reg[511][Data][16]_mux__2_n_0\,
      O => \wma_fifo_mem_reg[511][Data][16]_mux__8_n_0\,
      S => wma_read_fifo_addr(6)
    );
\wma_fifo_mem_reg[511][Data][16]_mux__9\: unisim.vcomponents.MUXF8
     port map (
      I0 => \wma_fifo_mem_reg[511][Data][16]_mux__3_n_0\,
      I1 => \wma_fifo_mem_reg[511][Data][16]_mux__4_n_0\,
      O => \wma_fifo_mem_reg[511][Data][16]_mux__9_n_0\,
      S => wma_read_fifo_addr(6)
    );
\wma_fifo_mem_reg[511][Data][16]_srl32\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => wma_read_fifo_addr(4 downto 0),
      CE => wma_word_done_d1,
      CLK => ACLK,
      D => update_wma_data(16),
      Q => \wma_fifo_mem_reg[511][Data][16]_srl32_n_0\,
      Q31 => \wma_fifo_mem_reg[511][Data][16]_srl32_n_1\
    );
\wma_fifo_mem_reg[511][Data][16]_srl32__0\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => wma_read_fifo_addr(4 downto 0),
      CE => wma_word_done_d1,
      CLK => ACLK,
      D => \wma_fifo_mem_reg[511][Data][16]_srl32_n_1\,
      Q => \wma_fifo_mem_reg[511][Data][16]_srl32__0_n_0\,
      Q31 => \wma_fifo_mem_reg[511][Data][16]_srl32__0_n_1\
    );
\wma_fifo_mem_reg[511][Data][16]_srl32__1\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => wma_read_fifo_addr(4 downto 0),
      CE => wma_word_done_d1,
      CLK => ACLK,
      D => \wma_fifo_mem_reg[511][Data][16]_srl32__0_n_1\,
      Q => \wma_fifo_mem_reg[511][Data][16]_srl32__1_n_0\,
      Q31 => \wma_fifo_mem_reg[511][Data][16]_srl32__1_n_1\
    );
\wma_fifo_mem_reg[511][Data][16]_srl32__10\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => wma_read_fifo_addr(4 downto 0),
      CE => wma_word_done_d1,
      CLK => ACLK,
      D => \wma_fifo_mem_reg[511][Data][16]_srl32__9_n_1\,
      Q => \wma_fifo_mem_reg[511][Data][16]_srl32__10_n_0\,
      Q31 => \wma_fifo_mem_reg[511][Data][16]_srl32__10_n_1\
    );
\wma_fifo_mem_reg[511][Data][16]_srl32__11\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => wma_read_fifo_addr(4 downto 0),
      CE => wma_word_done_d1,
      CLK => ACLK,
      D => \wma_fifo_mem_reg[511][Data][16]_srl32__10_n_1\,
      Q => \wma_fifo_mem_reg[511][Data][16]_srl32__11_n_0\,
      Q31 => \wma_fifo_mem_reg[511][Data][16]_srl32__11_n_1\
    );
\wma_fifo_mem_reg[511][Data][16]_srl32__12\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => wma_read_fifo_addr(4 downto 0),
      CE => wma_word_done_d1,
      CLK => ACLK,
      D => \wma_fifo_mem_reg[511][Data][16]_srl32__11_n_1\,
      Q => \wma_fifo_mem_reg[511][Data][16]_srl32__12_n_0\,
      Q31 => \wma_fifo_mem_reg[511][Data][16]_srl32__12_n_1\
    );
\wma_fifo_mem_reg[511][Data][16]_srl32__13\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => wma_read_fifo_addr(4 downto 0),
      CE => wma_word_done_d1,
      CLK => ACLK,
      D => \wma_fifo_mem_reg[511][Data][16]_srl32__12_n_1\,
      Q => \wma_fifo_mem_reg[511][Data][16]_srl32__13_n_0\,
      Q31 => \wma_fifo_mem_reg[511][Data][16]_srl32__13_n_1\
    );
\wma_fifo_mem_reg[511][Data][16]_srl32__14\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => wma_read_fifo_addr(4 downto 0),
      CE => wma_word_done_d1,
      CLK => ACLK,
      D => \wma_fifo_mem_reg[511][Data][16]_srl32__13_n_1\,
      Q => \wma_fifo_mem_reg[511][Data][16]_srl32__14_n_0\,
      Q31 => \NLW_wma_fifo_mem_reg[511][Data][16]_srl32__14_Q31_UNCONNECTED\
    );
\wma_fifo_mem_reg[511][Data][16]_srl32__2\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => wma_read_fifo_addr(4 downto 0),
      CE => wma_word_done_d1,
      CLK => ACLK,
      D => \wma_fifo_mem_reg[511][Data][16]_srl32__1_n_1\,
      Q => \wma_fifo_mem_reg[511][Data][16]_srl32__2_n_0\,
      Q31 => \wma_fifo_mem_reg[511][Data][16]_srl32__2_n_1\
    );
\wma_fifo_mem_reg[511][Data][16]_srl32__3\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => wma_read_fifo_addr(4 downto 0),
      CE => wma_word_done_d1,
      CLK => ACLK,
      D => \wma_fifo_mem_reg[511][Data][16]_srl32__2_n_1\,
      Q => \wma_fifo_mem_reg[511][Data][16]_srl32__3_n_0\,
      Q31 => \wma_fifo_mem_reg[511][Data][16]_srl32__3_n_1\
    );
\wma_fifo_mem_reg[511][Data][16]_srl32__4\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => wma_read_fifo_addr(4 downto 0),
      CE => wma_word_done_d1,
      CLK => ACLK,
      D => \wma_fifo_mem_reg[511][Data][16]_srl32__3_n_1\,
      Q => \wma_fifo_mem_reg[511][Data][16]_srl32__4_n_0\,
      Q31 => \wma_fifo_mem_reg[511][Data][16]_srl32__4_n_1\
    );
\wma_fifo_mem_reg[511][Data][16]_srl32__5\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => wma_read_fifo_addr(4 downto 0),
      CE => wma_word_done_d1,
      CLK => ACLK,
      D => \wma_fifo_mem_reg[511][Data][16]_srl32__4_n_1\,
      Q => \wma_fifo_mem_reg[511][Data][16]_srl32__5_n_0\,
      Q31 => \wma_fifo_mem_reg[511][Data][16]_srl32__5_n_1\
    );
\wma_fifo_mem_reg[511][Data][16]_srl32__6\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => wma_read_fifo_addr(4 downto 0),
      CE => wma_word_done_d1,
      CLK => ACLK,
      D => \wma_fifo_mem_reg[511][Data][16]_srl32__5_n_1\,
      Q => \wma_fifo_mem_reg[511][Data][16]_srl32__6_n_0\,
      Q31 => \wma_fifo_mem_reg[511][Data][16]_srl32__6_n_1\
    );
\wma_fifo_mem_reg[511][Data][16]_srl32__7\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => wma_read_fifo_addr(4 downto 0),
      CE => wma_word_done_d1,
      CLK => ACLK,
      D => \wma_fifo_mem_reg[511][Data][16]_srl32__6_n_1\,
      Q => \wma_fifo_mem_reg[511][Data][16]_srl32__7_n_0\,
      Q31 => \wma_fifo_mem_reg[511][Data][16]_srl32__7_n_1\
    );
\wma_fifo_mem_reg[511][Data][16]_srl32__8\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => wma_read_fifo_addr(4 downto 0),
      CE => wma_word_done_d1,
      CLK => ACLK,
      D => \wma_fifo_mem_reg[511][Data][16]_srl32__7_n_1\,
      Q => \wma_fifo_mem_reg[511][Data][16]_srl32__8_n_0\,
      Q31 => \wma_fifo_mem_reg[511][Data][16]_srl32__8_n_1\
    );
\wma_fifo_mem_reg[511][Data][16]_srl32__9\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => wma_read_fifo_addr(4 downto 0),
      CE => wma_word_done_d1,
      CLK => ACLK,
      D => \wma_fifo_mem_reg[511][Data][16]_srl32__8_n_1\,
      Q => \wma_fifo_mem_reg[511][Data][16]_srl32__9_n_0\,
      Q31 => \wma_fifo_mem_reg[511][Data][16]_srl32__9_n_1\
    );
\wma_fifo_mem_reg[511][Data][17]_mux\: unisim.vcomponents.MUXF7
     port map (
      I0 => \wma_fifo_mem_reg[511][Data][17]_srl32_n_0\,
      I1 => \wma_fifo_mem_reg[511][Data][17]_srl32__0_n_0\,
      O => \wma_fifo_mem_reg[511][Data][17]_mux_n_0\,
      S => wma_read_fifo_addr(5)
    );
\wma_fifo_mem_reg[511][Data][17]_mux__0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \wma_fifo_mem_reg[511][Data][17]_srl32__1_n_0\,
      I1 => \wma_fifo_mem_reg[511][Data][17]_srl32__2_n_0\,
      O => \wma_fifo_mem_reg[511][Data][17]_mux__0_n_0\,
      S => wma_read_fifo_addr(5)
    );
\wma_fifo_mem_reg[511][Data][17]_mux__1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \wma_fifo_mem_reg[511][Data][17]_srl32__3_n_0\,
      I1 => \wma_fifo_mem_reg[511][Data][17]_srl32__4_n_0\,
      O => \wma_fifo_mem_reg[511][Data][17]_mux__1_n_0\,
      S => wma_read_fifo_addr(5)
    );
\wma_fifo_mem_reg[511][Data][17]_mux__10\: unisim.vcomponents.MUXF8
     port map (
      I0 => \wma_fifo_mem_reg[511][Data][17]_mux__5_n_0\,
      I1 => \wma_fifo_mem_reg[511][Data][17]_mux__6_n_0\,
      O => \wma_fifo_mem_reg[511][Data][17]_mux__10_n_0\,
      S => wma_read_fifo_addr(6)
    );
\wma_fifo_mem_reg[511][Data][17]_mux__2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \wma_fifo_mem_reg[511][Data][17]_srl32__5_n_0\,
      I1 => \wma_fifo_mem_reg[511][Data][17]_srl32__6_n_0\,
      O => \wma_fifo_mem_reg[511][Data][17]_mux__2_n_0\,
      S => wma_read_fifo_addr(5)
    );
\wma_fifo_mem_reg[511][Data][17]_mux__3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \wma_fifo_mem_reg[511][Data][17]_srl32__7_n_0\,
      I1 => \wma_fifo_mem_reg[511][Data][17]_srl32__8_n_0\,
      O => \wma_fifo_mem_reg[511][Data][17]_mux__3_n_0\,
      S => wma_read_fifo_addr(5)
    );
\wma_fifo_mem_reg[511][Data][17]_mux__4\: unisim.vcomponents.MUXF7
     port map (
      I0 => \wma_fifo_mem_reg[511][Data][17]_srl32__9_n_0\,
      I1 => \wma_fifo_mem_reg[511][Data][17]_srl32__10_n_0\,
      O => \wma_fifo_mem_reg[511][Data][17]_mux__4_n_0\,
      S => wma_read_fifo_addr(5)
    );
\wma_fifo_mem_reg[511][Data][17]_mux__5\: unisim.vcomponents.MUXF7
     port map (
      I0 => \wma_fifo_mem_reg[511][Data][17]_srl32__11_n_0\,
      I1 => \wma_fifo_mem_reg[511][Data][17]_srl32__12_n_0\,
      O => \wma_fifo_mem_reg[511][Data][17]_mux__5_n_0\,
      S => wma_read_fifo_addr(5)
    );
\wma_fifo_mem_reg[511][Data][17]_mux__6\: unisim.vcomponents.MUXF7
     port map (
      I0 => \wma_fifo_mem_reg[511][Data][17]_srl32__13_n_0\,
      I1 => \wma_fifo_mem_reg[511][Data][17]_srl32__14_n_0\,
      O => \wma_fifo_mem_reg[511][Data][17]_mux__6_n_0\,
      S => wma_read_fifo_addr(5)
    );
\wma_fifo_mem_reg[511][Data][17]_mux__7\: unisim.vcomponents.MUXF8
     port map (
      I0 => \wma_fifo_mem_reg[511][Data][17]_mux_n_0\,
      I1 => \wma_fifo_mem_reg[511][Data][17]_mux__0_n_0\,
      O => \wma_fifo_mem_reg[511][Data][17]_mux__7_n_0\,
      S => wma_read_fifo_addr(6)
    );
\wma_fifo_mem_reg[511][Data][17]_mux__8\: unisim.vcomponents.MUXF8
     port map (
      I0 => \wma_fifo_mem_reg[511][Data][17]_mux__1_n_0\,
      I1 => \wma_fifo_mem_reg[511][Data][17]_mux__2_n_0\,
      O => \wma_fifo_mem_reg[511][Data][17]_mux__8_n_0\,
      S => wma_read_fifo_addr(6)
    );
\wma_fifo_mem_reg[511][Data][17]_mux__9\: unisim.vcomponents.MUXF8
     port map (
      I0 => \wma_fifo_mem_reg[511][Data][17]_mux__3_n_0\,
      I1 => \wma_fifo_mem_reg[511][Data][17]_mux__4_n_0\,
      O => \wma_fifo_mem_reg[511][Data][17]_mux__9_n_0\,
      S => wma_read_fifo_addr(6)
    );
\wma_fifo_mem_reg[511][Data][17]_srl32\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => wma_read_fifo_addr(4 downto 0),
      CE => wma_word_done_d1,
      CLK => ACLK,
      D => update_wma_data(17),
      Q => \wma_fifo_mem_reg[511][Data][17]_srl32_n_0\,
      Q31 => \wma_fifo_mem_reg[511][Data][17]_srl32_n_1\
    );
\wma_fifo_mem_reg[511][Data][17]_srl32__0\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => wma_read_fifo_addr(4 downto 0),
      CE => wma_word_done_d1,
      CLK => ACLK,
      D => \wma_fifo_mem_reg[511][Data][17]_srl32_n_1\,
      Q => \wma_fifo_mem_reg[511][Data][17]_srl32__0_n_0\,
      Q31 => \wma_fifo_mem_reg[511][Data][17]_srl32__0_n_1\
    );
\wma_fifo_mem_reg[511][Data][17]_srl32__1\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => wma_read_fifo_addr(4 downto 0),
      CE => wma_word_done_d1,
      CLK => ACLK,
      D => \wma_fifo_mem_reg[511][Data][17]_srl32__0_n_1\,
      Q => \wma_fifo_mem_reg[511][Data][17]_srl32__1_n_0\,
      Q31 => \wma_fifo_mem_reg[511][Data][17]_srl32__1_n_1\
    );
\wma_fifo_mem_reg[511][Data][17]_srl32__10\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => wma_read_fifo_addr(4 downto 0),
      CE => wma_word_done_d1,
      CLK => ACLK,
      D => \wma_fifo_mem_reg[511][Data][17]_srl32__9_n_1\,
      Q => \wma_fifo_mem_reg[511][Data][17]_srl32__10_n_0\,
      Q31 => \wma_fifo_mem_reg[511][Data][17]_srl32__10_n_1\
    );
\wma_fifo_mem_reg[511][Data][17]_srl32__11\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => wma_read_fifo_addr(4 downto 0),
      CE => wma_word_done_d1,
      CLK => ACLK,
      D => \wma_fifo_mem_reg[511][Data][17]_srl32__10_n_1\,
      Q => \wma_fifo_mem_reg[511][Data][17]_srl32__11_n_0\,
      Q31 => \wma_fifo_mem_reg[511][Data][17]_srl32__11_n_1\
    );
\wma_fifo_mem_reg[511][Data][17]_srl32__12\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => wma_read_fifo_addr(4 downto 0),
      CE => wma_word_done_d1,
      CLK => ACLK,
      D => \wma_fifo_mem_reg[511][Data][17]_srl32__11_n_1\,
      Q => \wma_fifo_mem_reg[511][Data][17]_srl32__12_n_0\,
      Q31 => \wma_fifo_mem_reg[511][Data][17]_srl32__12_n_1\
    );
\wma_fifo_mem_reg[511][Data][17]_srl32__13\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => wma_read_fifo_addr(4 downto 0),
      CE => wma_word_done_d1,
      CLK => ACLK,
      D => \wma_fifo_mem_reg[511][Data][17]_srl32__12_n_1\,
      Q => \wma_fifo_mem_reg[511][Data][17]_srl32__13_n_0\,
      Q31 => \wma_fifo_mem_reg[511][Data][17]_srl32__13_n_1\
    );
\wma_fifo_mem_reg[511][Data][17]_srl32__14\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => wma_read_fifo_addr(4 downto 0),
      CE => wma_word_done_d1,
      CLK => ACLK,
      D => \wma_fifo_mem_reg[511][Data][17]_srl32__13_n_1\,
      Q => \wma_fifo_mem_reg[511][Data][17]_srl32__14_n_0\,
      Q31 => \NLW_wma_fifo_mem_reg[511][Data][17]_srl32__14_Q31_UNCONNECTED\
    );
\wma_fifo_mem_reg[511][Data][17]_srl32__2\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => wma_read_fifo_addr(4 downto 0),
      CE => wma_word_done_d1,
      CLK => ACLK,
      D => \wma_fifo_mem_reg[511][Data][17]_srl32__1_n_1\,
      Q => \wma_fifo_mem_reg[511][Data][17]_srl32__2_n_0\,
      Q31 => \wma_fifo_mem_reg[511][Data][17]_srl32__2_n_1\
    );
\wma_fifo_mem_reg[511][Data][17]_srl32__3\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => wma_read_fifo_addr(4 downto 0),
      CE => wma_word_done_d1,
      CLK => ACLK,
      D => \wma_fifo_mem_reg[511][Data][17]_srl32__2_n_1\,
      Q => \wma_fifo_mem_reg[511][Data][17]_srl32__3_n_0\,
      Q31 => \wma_fifo_mem_reg[511][Data][17]_srl32__3_n_1\
    );
\wma_fifo_mem_reg[511][Data][17]_srl32__4\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => wma_read_fifo_addr(4 downto 0),
      CE => wma_word_done_d1,
      CLK => ACLK,
      D => \wma_fifo_mem_reg[511][Data][17]_srl32__3_n_1\,
      Q => \wma_fifo_mem_reg[511][Data][17]_srl32__4_n_0\,
      Q31 => \wma_fifo_mem_reg[511][Data][17]_srl32__4_n_1\
    );
\wma_fifo_mem_reg[511][Data][17]_srl32__5\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => wma_read_fifo_addr(4 downto 0),
      CE => wma_word_done_d1,
      CLK => ACLK,
      D => \wma_fifo_mem_reg[511][Data][17]_srl32__4_n_1\,
      Q => \wma_fifo_mem_reg[511][Data][17]_srl32__5_n_0\,
      Q31 => \wma_fifo_mem_reg[511][Data][17]_srl32__5_n_1\
    );
\wma_fifo_mem_reg[511][Data][17]_srl32__6\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => wma_read_fifo_addr(4 downto 0),
      CE => wma_word_done_d1,
      CLK => ACLK,
      D => \wma_fifo_mem_reg[511][Data][17]_srl32__5_n_1\,
      Q => \wma_fifo_mem_reg[511][Data][17]_srl32__6_n_0\,
      Q31 => \wma_fifo_mem_reg[511][Data][17]_srl32__6_n_1\
    );
\wma_fifo_mem_reg[511][Data][17]_srl32__7\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => wma_read_fifo_addr(4 downto 0),
      CE => wma_word_done_d1,
      CLK => ACLK,
      D => \wma_fifo_mem_reg[511][Data][17]_srl32__6_n_1\,
      Q => \wma_fifo_mem_reg[511][Data][17]_srl32__7_n_0\,
      Q31 => \wma_fifo_mem_reg[511][Data][17]_srl32__7_n_1\
    );
\wma_fifo_mem_reg[511][Data][17]_srl32__8\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => wma_read_fifo_addr(4 downto 0),
      CE => wma_word_done_d1,
      CLK => ACLK,
      D => \wma_fifo_mem_reg[511][Data][17]_srl32__7_n_1\,
      Q => \wma_fifo_mem_reg[511][Data][17]_srl32__8_n_0\,
      Q31 => \wma_fifo_mem_reg[511][Data][17]_srl32__8_n_1\
    );
\wma_fifo_mem_reg[511][Data][17]_srl32__9\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => wma_read_fifo_addr(4 downto 0),
      CE => wma_word_done_d1,
      CLK => ACLK,
      D => \wma_fifo_mem_reg[511][Data][17]_srl32__8_n_1\,
      Q => \wma_fifo_mem_reg[511][Data][17]_srl32__9_n_0\,
      Q31 => \wma_fifo_mem_reg[511][Data][17]_srl32__9_n_1\
    );
\wma_fifo_mem_reg[511][Data][18]_mux\: unisim.vcomponents.MUXF7
     port map (
      I0 => \wma_fifo_mem_reg[511][Data][18]_srl32_n_0\,
      I1 => \wma_fifo_mem_reg[511][Data][18]_srl32__0_n_0\,
      O => \wma_fifo_mem_reg[511][Data][18]_mux_n_0\,
      S => wma_read_fifo_addr(5)
    );
\wma_fifo_mem_reg[511][Data][18]_mux__0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \wma_fifo_mem_reg[511][Data][18]_srl32__1_n_0\,
      I1 => \wma_fifo_mem_reg[511][Data][18]_srl32__2_n_0\,
      O => \wma_fifo_mem_reg[511][Data][18]_mux__0_n_0\,
      S => wma_read_fifo_addr(5)
    );
\wma_fifo_mem_reg[511][Data][18]_mux__1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \wma_fifo_mem_reg[511][Data][18]_srl32__3_n_0\,
      I1 => \wma_fifo_mem_reg[511][Data][18]_srl32__4_n_0\,
      O => \wma_fifo_mem_reg[511][Data][18]_mux__1_n_0\,
      S => wma_read_fifo_addr(5)
    );
\wma_fifo_mem_reg[511][Data][18]_mux__10\: unisim.vcomponents.MUXF8
     port map (
      I0 => \wma_fifo_mem_reg[511][Data][18]_mux__5_n_0\,
      I1 => \wma_fifo_mem_reg[511][Data][18]_mux__6_n_0\,
      O => \wma_fifo_mem_reg[511][Data][18]_mux__10_n_0\,
      S => wma_read_fifo_addr(6)
    );
\wma_fifo_mem_reg[511][Data][18]_mux__2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \wma_fifo_mem_reg[511][Data][18]_srl32__5_n_0\,
      I1 => \wma_fifo_mem_reg[511][Data][18]_srl32__6_n_0\,
      O => \wma_fifo_mem_reg[511][Data][18]_mux__2_n_0\,
      S => wma_read_fifo_addr(5)
    );
\wma_fifo_mem_reg[511][Data][18]_mux__3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \wma_fifo_mem_reg[511][Data][18]_srl32__7_n_0\,
      I1 => \wma_fifo_mem_reg[511][Data][18]_srl32__8_n_0\,
      O => \wma_fifo_mem_reg[511][Data][18]_mux__3_n_0\,
      S => wma_read_fifo_addr(5)
    );
\wma_fifo_mem_reg[511][Data][18]_mux__4\: unisim.vcomponents.MUXF7
     port map (
      I0 => \wma_fifo_mem_reg[511][Data][18]_srl32__9_n_0\,
      I1 => \wma_fifo_mem_reg[511][Data][18]_srl32__10_n_0\,
      O => \wma_fifo_mem_reg[511][Data][18]_mux__4_n_0\,
      S => wma_read_fifo_addr(5)
    );
\wma_fifo_mem_reg[511][Data][18]_mux__5\: unisim.vcomponents.MUXF7
     port map (
      I0 => \wma_fifo_mem_reg[511][Data][18]_srl32__11_n_0\,
      I1 => \wma_fifo_mem_reg[511][Data][18]_srl32__12_n_0\,
      O => \wma_fifo_mem_reg[511][Data][18]_mux__5_n_0\,
      S => wma_read_fifo_addr(5)
    );
\wma_fifo_mem_reg[511][Data][18]_mux__6\: unisim.vcomponents.MUXF7
     port map (
      I0 => \wma_fifo_mem_reg[511][Data][18]_srl32__13_n_0\,
      I1 => \wma_fifo_mem_reg[511][Data][18]_srl32__14_n_0\,
      O => \wma_fifo_mem_reg[511][Data][18]_mux__6_n_0\,
      S => wma_read_fifo_addr(5)
    );
\wma_fifo_mem_reg[511][Data][18]_mux__7\: unisim.vcomponents.MUXF8
     port map (
      I0 => \wma_fifo_mem_reg[511][Data][18]_mux_n_0\,
      I1 => \wma_fifo_mem_reg[511][Data][18]_mux__0_n_0\,
      O => \wma_fifo_mem_reg[511][Data][18]_mux__7_n_0\,
      S => wma_read_fifo_addr(6)
    );
\wma_fifo_mem_reg[511][Data][18]_mux__8\: unisim.vcomponents.MUXF8
     port map (
      I0 => \wma_fifo_mem_reg[511][Data][18]_mux__1_n_0\,
      I1 => \wma_fifo_mem_reg[511][Data][18]_mux__2_n_0\,
      O => \wma_fifo_mem_reg[511][Data][18]_mux__8_n_0\,
      S => wma_read_fifo_addr(6)
    );
\wma_fifo_mem_reg[511][Data][18]_mux__9\: unisim.vcomponents.MUXF8
     port map (
      I0 => \wma_fifo_mem_reg[511][Data][18]_mux__3_n_0\,
      I1 => \wma_fifo_mem_reg[511][Data][18]_mux__4_n_0\,
      O => \wma_fifo_mem_reg[511][Data][18]_mux__9_n_0\,
      S => wma_read_fifo_addr(6)
    );
\wma_fifo_mem_reg[511][Data][18]_srl32\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => wma_read_fifo_addr(4 downto 0),
      CE => wma_word_done_d1,
      CLK => ACLK,
      D => update_wma_data(18),
      Q => \wma_fifo_mem_reg[511][Data][18]_srl32_n_0\,
      Q31 => \wma_fifo_mem_reg[511][Data][18]_srl32_n_1\
    );
\wma_fifo_mem_reg[511][Data][18]_srl32__0\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => wma_read_fifo_addr(4 downto 0),
      CE => wma_word_done_d1,
      CLK => ACLK,
      D => \wma_fifo_mem_reg[511][Data][18]_srl32_n_1\,
      Q => \wma_fifo_mem_reg[511][Data][18]_srl32__0_n_0\,
      Q31 => \wma_fifo_mem_reg[511][Data][18]_srl32__0_n_1\
    );
\wma_fifo_mem_reg[511][Data][18]_srl32__1\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => wma_read_fifo_addr(4 downto 0),
      CE => wma_word_done_d1,
      CLK => ACLK,
      D => \wma_fifo_mem_reg[511][Data][18]_srl32__0_n_1\,
      Q => \wma_fifo_mem_reg[511][Data][18]_srl32__1_n_0\,
      Q31 => \wma_fifo_mem_reg[511][Data][18]_srl32__1_n_1\
    );
\wma_fifo_mem_reg[511][Data][18]_srl32__10\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => wma_read_fifo_addr(4 downto 0),
      CE => wma_word_done_d1,
      CLK => ACLK,
      D => \wma_fifo_mem_reg[511][Data][18]_srl32__9_n_1\,
      Q => \wma_fifo_mem_reg[511][Data][18]_srl32__10_n_0\,
      Q31 => \wma_fifo_mem_reg[511][Data][18]_srl32__10_n_1\
    );
\wma_fifo_mem_reg[511][Data][18]_srl32__11\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => wma_read_fifo_addr(4 downto 0),
      CE => wma_word_done_d1,
      CLK => ACLK,
      D => \wma_fifo_mem_reg[511][Data][18]_srl32__10_n_1\,
      Q => \wma_fifo_mem_reg[511][Data][18]_srl32__11_n_0\,
      Q31 => \wma_fifo_mem_reg[511][Data][18]_srl32__11_n_1\
    );
\wma_fifo_mem_reg[511][Data][18]_srl32__12\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => wma_read_fifo_addr(4 downto 0),
      CE => wma_word_done_d1,
      CLK => ACLK,
      D => \wma_fifo_mem_reg[511][Data][18]_srl32__11_n_1\,
      Q => \wma_fifo_mem_reg[511][Data][18]_srl32__12_n_0\,
      Q31 => \wma_fifo_mem_reg[511][Data][18]_srl32__12_n_1\
    );
\wma_fifo_mem_reg[511][Data][18]_srl32__13\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => wma_read_fifo_addr(4 downto 0),
      CE => wma_word_done_d1,
      CLK => ACLK,
      D => \wma_fifo_mem_reg[511][Data][18]_srl32__12_n_1\,
      Q => \wma_fifo_mem_reg[511][Data][18]_srl32__13_n_0\,
      Q31 => \wma_fifo_mem_reg[511][Data][18]_srl32__13_n_1\
    );
\wma_fifo_mem_reg[511][Data][18]_srl32__14\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => wma_read_fifo_addr(4 downto 0),
      CE => wma_word_done_d1,
      CLK => ACLK,
      D => \wma_fifo_mem_reg[511][Data][18]_srl32__13_n_1\,
      Q => \wma_fifo_mem_reg[511][Data][18]_srl32__14_n_0\,
      Q31 => \NLW_wma_fifo_mem_reg[511][Data][18]_srl32__14_Q31_UNCONNECTED\
    );
\wma_fifo_mem_reg[511][Data][18]_srl32__2\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => wma_read_fifo_addr(4 downto 0),
      CE => wma_word_done_d1,
      CLK => ACLK,
      D => \wma_fifo_mem_reg[511][Data][18]_srl32__1_n_1\,
      Q => \wma_fifo_mem_reg[511][Data][18]_srl32__2_n_0\,
      Q31 => \wma_fifo_mem_reg[511][Data][18]_srl32__2_n_1\
    );
\wma_fifo_mem_reg[511][Data][18]_srl32__3\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => wma_read_fifo_addr(4 downto 0),
      CE => wma_word_done_d1,
      CLK => ACLK,
      D => \wma_fifo_mem_reg[511][Data][18]_srl32__2_n_1\,
      Q => \wma_fifo_mem_reg[511][Data][18]_srl32__3_n_0\,
      Q31 => \wma_fifo_mem_reg[511][Data][18]_srl32__3_n_1\
    );
\wma_fifo_mem_reg[511][Data][18]_srl32__4\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => wma_read_fifo_addr(4 downto 0),
      CE => wma_word_done_d1,
      CLK => ACLK,
      D => \wma_fifo_mem_reg[511][Data][18]_srl32__3_n_1\,
      Q => \wma_fifo_mem_reg[511][Data][18]_srl32__4_n_0\,
      Q31 => \wma_fifo_mem_reg[511][Data][18]_srl32__4_n_1\
    );
\wma_fifo_mem_reg[511][Data][18]_srl32__5\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => wma_read_fifo_addr(4 downto 0),
      CE => wma_word_done_d1,
      CLK => ACLK,
      D => \wma_fifo_mem_reg[511][Data][18]_srl32__4_n_1\,
      Q => \wma_fifo_mem_reg[511][Data][18]_srl32__5_n_0\,
      Q31 => \wma_fifo_mem_reg[511][Data][18]_srl32__5_n_1\
    );
\wma_fifo_mem_reg[511][Data][18]_srl32__6\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => wma_read_fifo_addr(4 downto 0),
      CE => wma_word_done_d1,
      CLK => ACLK,
      D => \wma_fifo_mem_reg[511][Data][18]_srl32__5_n_1\,
      Q => \wma_fifo_mem_reg[511][Data][18]_srl32__6_n_0\,
      Q31 => \wma_fifo_mem_reg[511][Data][18]_srl32__6_n_1\
    );
\wma_fifo_mem_reg[511][Data][18]_srl32__7\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => wma_read_fifo_addr(4 downto 0),
      CE => wma_word_done_d1,
      CLK => ACLK,
      D => \wma_fifo_mem_reg[511][Data][18]_srl32__6_n_1\,
      Q => \wma_fifo_mem_reg[511][Data][18]_srl32__7_n_0\,
      Q31 => \wma_fifo_mem_reg[511][Data][18]_srl32__7_n_1\
    );
\wma_fifo_mem_reg[511][Data][18]_srl32__8\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => wma_read_fifo_addr(4 downto 0),
      CE => wma_word_done_d1,
      CLK => ACLK,
      D => \wma_fifo_mem_reg[511][Data][18]_srl32__7_n_1\,
      Q => \wma_fifo_mem_reg[511][Data][18]_srl32__8_n_0\,
      Q31 => \wma_fifo_mem_reg[511][Data][18]_srl32__8_n_1\
    );
\wma_fifo_mem_reg[511][Data][18]_srl32__9\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => wma_read_fifo_addr(4 downto 0),
      CE => wma_word_done_d1,
      CLK => ACLK,
      D => \wma_fifo_mem_reg[511][Data][18]_srl32__8_n_1\,
      Q => \wma_fifo_mem_reg[511][Data][18]_srl32__9_n_0\,
      Q31 => \wma_fifo_mem_reg[511][Data][18]_srl32__9_n_1\
    );
\wma_fifo_mem_reg[511][Data][19]_mux\: unisim.vcomponents.MUXF7
     port map (
      I0 => \wma_fifo_mem_reg[511][Data][19]_srl32_n_0\,
      I1 => \wma_fifo_mem_reg[511][Data][19]_srl32__0_n_0\,
      O => \wma_fifo_mem_reg[511][Data][19]_mux_n_0\,
      S => wma_read_fifo_addr(5)
    );
\wma_fifo_mem_reg[511][Data][19]_mux__0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \wma_fifo_mem_reg[511][Data][19]_srl32__1_n_0\,
      I1 => \wma_fifo_mem_reg[511][Data][19]_srl32__2_n_0\,
      O => \wma_fifo_mem_reg[511][Data][19]_mux__0_n_0\,
      S => wma_read_fifo_addr(5)
    );
\wma_fifo_mem_reg[511][Data][19]_mux__1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \wma_fifo_mem_reg[511][Data][19]_srl32__3_n_0\,
      I1 => \wma_fifo_mem_reg[511][Data][19]_srl32__4_n_0\,
      O => \wma_fifo_mem_reg[511][Data][19]_mux__1_n_0\,
      S => wma_read_fifo_addr(5)
    );
\wma_fifo_mem_reg[511][Data][19]_mux__10\: unisim.vcomponents.MUXF8
     port map (
      I0 => \wma_fifo_mem_reg[511][Data][19]_mux__5_n_0\,
      I1 => \wma_fifo_mem_reg[511][Data][19]_mux__6_n_0\,
      O => \wma_fifo_mem_reg[511][Data][19]_mux__10_n_0\,
      S => wma_read_fifo_addr(6)
    );
\wma_fifo_mem_reg[511][Data][19]_mux__2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \wma_fifo_mem_reg[511][Data][19]_srl32__5_n_0\,
      I1 => \wma_fifo_mem_reg[511][Data][19]_srl32__6_n_0\,
      O => \wma_fifo_mem_reg[511][Data][19]_mux__2_n_0\,
      S => wma_read_fifo_addr(5)
    );
\wma_fifo_mem_reg[511][Data][19]_mux__3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \wma_fifo_mem_reg[511][Data][19]_srl32__7_n_0\,
      I1 => \wma_fifo_mem_reg[511][Data][19]_srl32__8_n_0\,
      O => \wma_fifo_mem_reg[511][Data][19]_mux__3_n_0\,
      S => wma_read_fifo_addr(5)
    );
\wma_fifo_mem_reg[511][Data][19]_mux__4\: unisim.vcomponents.MUXF7
     port map (
      I0 => \wma_fifo_mem_reg[511][Data][19]_srl32__9_n_0\,
      I1 => \wma_fifo_mem_reg[511][Data][19]_srl32__10_n_0\,
      O => \wma_fifo_mem_reg[511][Data][19]_mux__4_n_0\,
      S => wma_read_fifo_addr(5)
    );
\wma_fifo_mem_reg[511][Data][19]_mux__5\: unisim.vcomponents.MUXF7
     port map (
      I0 => \wma_fifo_mem_reg[511][Data][19]_srl32__11_n_0\,
      I1 => \wma_fifo_mem_reg[511][Data][19]_srl32__12_n_0\,
      O => \wma_fifo_mem_reg[511][Data][19]_mux__5_n_0\,
      S => wma_read_fifo_addr(5)
    );
\wma_fifo_mem_reg[511][Data][19]_mux__6\: unisim.vcomponents.MUXF7
     port map (
      I0 => \wma_fifo_mem_reg[511][Data][19]_srl32__13_n_0\,
      I1 => \wma_fifo_mem_reg[511][Data][19]_srl32__14_n_0\,
      O => \wma_fifo_mem_reg[511][Data][19]_mux__6_n_0\,
      S => wma_read_fifo_addr(5)
    );
\wma_fifo_mem_reg[511][Data][19]_mux__7\: unisim.vcomponents.MUXF8
     port map (
      I0 => \wma_fifo_mem_reg[511][Data][19]_mux_n_0\,
      I1 => \wma_fifo_mem_reg[511][Data][19]_mux__0_n_0\,
      O => \wma_fifo_mem_reg[511][Data][19]_mux__7_n_0\,
      S => wma_read_fifo_addr(6)
    );
\wma_fifo_mem_reg[511][Data][19]_mux__8\: unisim.vcomponents.MUXF8
     port map (
      I0 => \wma_fifo_mem_reg[511][Data][19]_mux__1_n_0\,
      I1 => \wma_fifo_mem_reg[511][Data][19]_mux__2_n_0\,
      O => \wma_fifo_mem_reg[511][Data][19]_mux__8_n_0\,
      S => wma_read_fifo_addr(6)
    );
\wma_fifo_mem_reg[511][Data][19]_mux__9\: unisim.vcomponents.MUXF8
     port map (
      I0 => \wma_fifo_mem_reg[511][Data][19]_mux__3_n_0\,
      I1 => \wma_fifo_mem_reg[511][Data][19]_mux__4_n_0\,
      O => \wma_fifo_mem_reg[511][Data][19]_mux__9_n_0\,
      S => wma_read_fifo_addr(6)
    );
\wma_fifo_mem_reg[511][Data][19]_srl32\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => wma_read_fifo_addr(4 downto 0),
      CE => wma_word_done_d1,
      CLK => ACLK,
      D => update_wma_data(19),
      Q => \wma_fifo_mem_reg[511][Data][19]_srl32_n_0\,
      Q31 => \wma_fifo_mem_reg[511][Data][19]_srl32_n_1\
    );
\wma_fifo_mem_reg[511][Data][19]_srl32__0\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => wma_read_fifo_addr(4 downto 0),
      CE => wma_word_done_d1,
      CLK => ACLK,
      D => \wma_fifo_mem_reg[511][Data][19]_srl32_n_1\,
      Q => \wma_fifo_mem_reg[511][Data][19]_srl32__0_n_0\,
      Q31 => \wma_fifo_mem_reg[511][Data][19]_srl32__0_n_1\
    );
\wma_fifo_mem_reg[511][Data][19]_srl32__1\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => wma_read_fifo_addr(4 downto 0),
      CE => wma_word_done_d1,
      CLK => ACLK,
      D => \wma_fifo_mem_reg[511][Data][19]_srl32__0_n_1\,
      Q => \wma_fifo_mem_reg[511][Data][19]_srl32__1_n_0\,
      Q31 => \wma_fifo_mem_reg[511][Data][19]_srl32__1_n_1\
    );
\wma_fifo_mem_reg[511][Data][19]_srl32__10\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => wma_read_fifo_addr(4 downto 0),
      CE => wma_word_done_d1,
      CLK => ACLK,
      D => \wma_fifo_mem_reg[511][Data][19]_srl32__9_n_1\,
      Q => \wma_fifo_mem_reg[511][Data][19]_srl32__10_n_0\,
      Q31 => \wma_fifo_mem_reg[511][Data][19]_srl32__10_n_1\
    );
\wma_fifo_mem_reg[511][Data][19]_srl32__11\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => wma_read_fifo_addr(4 downto 0),
      CE => wma_word_done_d1,
      CLK => ACLK,
      D => \wma_fifo_mem_reg[511][Data][19]_srl32__10_n_1\,
      Q => \wma_fifo_mem_reg[511][Data][19]_srl32__11_n_0\,
      Q31 => \wma_fifo_mem_reg[511][Data][19]_srl32__11_n_1\
    );
\wma_fifo_mem_reg[511][Data][19]_srl32__12\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => wma_read_fifo_addr(4 downto 0),
      CE => wma_word_done_d1,
      CLK => ACLK,
      D => \wma_fifo_mem_reg[511][Data][19]_srl32__11_n_1\,
      Q => \wma_fifo_mem_reg[511][Data][19]_srl32__12_n_0\,
      Q31 => \wma_fifo_mem_reg[511][Data][19]_srl32__12_n_1\
    );
\wma_fifo_mem_reg[511][Data][19]_srl32__13\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => wma_read_fifo_addr(4 downto 0),
      CE => wma_word_done_d1,
      CLK => ACLK,
      D => \wma_fifo_mem_reg[511][Data][19]_srl32__12_n_1\,
      Q => \wma_fifo_mem_reg[511][Data][19]_srl32__13_n_0\,
      Q31 => \wma_fifo_mem_reg[511][Data][19]_srl32__13_n_1\
    );
\wma_fifo_mem_reg[511][Data][19]_srl32__14\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => wma_read_fifo_addr(4 downto 0),
      CE => wma_word_done_d1,
      CLK => ACLK,
      D => \wma_fifo_mem_reg[511][Data][19]_srl32__13_n_1\,
      Q => \wma_fifo_mem_reg[511][Data][19]_srl32__14_n_0\,
      Q31 => \NLW_wma_fifo_mem_reg[511][Data][19]_srl32__14_Q31_UNCONNECTED\
    );
\wma_fifo_mem_reg[511][Data][19]_srl32__2\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => wma_read_fifo_addr(4 downto 0),
      CE => wma_word_done_d1,
      CLK => ACLK,
      D => \wma_fifo_mem_reg[511][Data][19]_srl32__1_n_1\,
      Q => \wma_fifo_mem_reg[511][Data][19]_srl32__2_n_0\,
      Q31 => \wma_fifo_mem_reg[511][Data][19]_srl32__2_n_1\
    );
\wma_fifo_mem_reg[511][Data][19]_srl32__3\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => wma_read_fifo_addr(4 downto 0),
      CE => wma_word_done_d1,
      CLK => ACLK,
      D => \wma_fifo_mem_reg[511][Data][19]_srl32__2_n_1\,
      Q => \wma_fifo_mem_reg[511][Data][19]_srl32__3_n_0\,
      Q31 => \wma_fifo_mem_reg[511][Data][19]_srl32__3_n_1\
    );
\wma_fifo_mem_reg[511][Data][19]_srl32__4\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => wma_read_fifo_addr(4 downto 0),
      CE => wma_word_done_d1,
      CLK => ACLK,
      D => \wma_fifo_mem_reg[511][Data][19]_srl32__3_n_1\,
      Q => \wma_fifo_mem_reg[511][Data][19]_srl32__4_n_0\,
      Q31 => \wma_fifo_mem_reg[511][Data][19]_srl32__4_n_1\
    );
\wma_fifo_mem_reg[511][Data][19]_srl32__5\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => wma_read_fifo_addr(4 downto 0),
      CE => wma_word_done_d1,
      CLK => ACLK,
      D => \wma_fifo_mem_reg[511][Data][19]_srl32__4_n_1\,
      Q => \wma_fifo_mem_reg[511][Data][19]_srl32__5_n_0\,
      Q31 => \wma_fifo_mem_reg[511][Data][19]_srl32__5_n_1\
    );
\wma_fifo_mem_reg[511][Data][19]_srl32__6\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => wma_read_fifo_addr(4 downto 0),
      CE => wma_word_done_d1,
      CLK => ACLK,
      D => \wma_fifo_mem_reg[511][Data][19]_srl32__5_n_1\,
      Q => \wma_fifo_mem_reg[511][Data][19]_srl32__6_n_0\,
      Q31 => \wma_fifo_mem_reg[511][Data][19]_srl32__6_n_1\
    );
\wma_fifo_mem_reg[511][Data][19]_srl32__7\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => wma_read_fifo_addr(4 downto 0),
      CE => wma_word_done_d1,
      CLK => ACLK,
      D => \wma_fifo_mem_reg[511][Data][19]_srl32__6_n_1\,
      Q => \wma_fifo_mem_reg[511][Data][19]_srl32__7_n_0\,
      Q31 => \wma_fifo_mem_reg[511][Data][19]_srl32__7_n_1\
    );
\wma_fifo_mem_reg[511][Data][19]_srl32__8\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => wma_read_fifo_addr(4 downto 0),
      CE => wma_word_done_d1,
      CLK => ACLK,
      D => \wma_fifo_mem_reg[511][Data][19]_srl32__7_n_1\,
      Q => \wma_fifo_mem_reg[511][Data][19]_srl32__8_n_0\,
      Q31 => \wma_fifo_mem_reg[511][Data][19]_srl32__8_n_1\
    );
\wma_fifo_mem_reg[511][Data][19]_srl32__9\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => wma_read_fifo_addr(4 downto 0),
      CE => wma_word_done_d1,
      CLK => ACLK,
      D => \wma_fifo_mem_reg[511][Data][19]_srl32__8_n_1\,
      Q => \wma_fifo_mem_reg[511][Data][19]_srl32__9_n_0\,
      Q31 => \wma_fifo_mem_reg[511][Data][19]_srl32__9_n_1\
    );
\wma_fifo_mem_reg[511][Data][1]_mux\: unisim.vcomponents.MUXF7
     port map (
      I0 => \wma_fifo_mem_reg[511][Data][1]_srl32_n_0\,
      I1 => \wma_fifo_mem_reg[511][Data][1]_srl32__0_n_0\,
      O => \wma_fifo_mem_reg[511][Data][1]_mux_n_0\,
      S => wma_read_fifo_addr(5)
    );
\wma_fifo_mem_reg[511][Data][1]_mux__0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \wma_fifo_mem_reg[511][Data][1]_srl32__1_n_0\,
      I1 => \wma_fifo_mem_reg[511][Data][1]_srl32__2_n_0\,
      O => \wma_fifo_mem_reg[511][Data][1]_mux__0_n_0\,
      S => wma_read_fifo_addr(5)
    );
\wma_fifo_mem_reg[511][Data][1]_mux__1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \wma_fifo_mem_reg[511][Data][1]_srl32__3_n_0\,
      I1 => \wma_fifo_mem_reg[511][Data][1]_srl32__4_n_0\,
      O => \wma_fifo_mem_reg[511][Data][1]_mux__1_n_0\,
      S => wma_read_fifo_addr(5)
    );
\wma_fifo_mem_reg[511][Data][1]_mux__10\: unisim.vcomponents.MUXF8
     port map (
      I0 => \wma_fifo_mem_reg[511][Data][1]_mux__5_n_0\,
      I1 => \wma_fifo_mem_reg[511][Data][1]_mux__6_n_0\,
      O => \wma_fifo_mem_reg[511][Data][1]_mux__10_n_0\,
      S => wma_read_fifo_addr(6)
    );
\wma_fifo_mem_reg[511][Data][1]_mux__2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \wma_fifo_mem_reg[511][Data][1]_srl32__5_n_0\,
      I1 => \wma_fifo_mem_reg[511][Data][1]_srl32__6_n_0\,
      O => \wma_fifo_mem_reg[511][Data][1]_mux__2_n_0\,
      S => wma_read_fifo_addr(5)
    );
\wma_fifo_mem_reg[511][Data][1]_mux__3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \wma_fifo_mem_reg[511][Data][1]_srl32__7_n_0\,
      I1 => \wma_fifo_mem_reg[511][Data][1]_srl32__8_n_0\,
      O => \wma_fifo_mem_reg[511][Data][1]_mux__3_n_0\,
      S => wma_read_fifo_addr(5)
    );
\wma_fifo_mem_reg[511][Data][1]_mux__4\: unisim.vcomponents.MUXF7
     port map (
      I0 => \wma_fifo_mem_reg[511][Data][1]_srl32__9_n_0\,
      I1 => \wma_fifo_mem_reg[511][Data][1]_srl32__10_n_0\,
      O => \wma_fifo_mem_reg[511][Data][1]_mux__4_n_0\,
      S => wma_read_fifo_addr(5)
    );
\wma_fifo_mem_reg[511][Data][1]_mux__5\: unisim.vcomponents.MUXF7
     port map (
      I0 => \wma_fifo_mem_reg[511][Data][1]_srl32__11_n_0\,
      I1 => \wma_fifo_mem_reg[511][Data][1]_srl32__12_n_0\,
      O => \wma_fifo_mem_reg[511][Data][1]_mux__5_n_0\,
      S => wma_read_fifo_addr(5)
    );
\wma_fifo_mem_reg[511][Data][1]_mux__6\: unisim.vcomponents.MUXF7
     port map (
      I0 => \wma_fifo_mem_reg[511][Data][1]_srl32__13_n_0\,
      I1 => \wma_fifo_mem_reg[511][Data][1]_srl32__14_n_0\,
      O => \wma_fifo_mem_reg[511][Data][1]_mux__6_n_0\,
      S => wma_read_fifo_addr(5)
    );
\wma_fifo_mem_reg[511][Data][1]_mux__7\: unisim.vcomponents.MUXF8
     port map (
      I0 => \wma_fifo_mem_reg[511][Data][1]_mux_n_0\,
      I1 => \wma_fifo_mem_reg[511][Data][1]_mux__0_n_0\,
      O => \wma_fifo_mem_reg[511][Data][1]_mux__7_n_0\,
      S => wma_read_fifo_addr(6)
    );
\wma_fifo_mem_reg[511][Data][1]_mux__8\: unisim.vcomponents.MUXF8
     port map (
      I0 => \wma_fifo_mem_reg[511][Data][1]_mux__1_n_0\,
      I1 => \wma_fifo_mem_reg[511][Data][1]_mux__2_n_0\,
      O => \wma_fifo_mem_reg[511][Data][1]_mux__8_n_0\,
      S => wma_read_fifo_addr(6)
    );
\wma_fifo_mem_reg[511][Data][1]_mux__9\: unisim.vcomponents.MUXF8
     port map (
      I0 => \wma_fifo_mem_reg[511][Data][1]_mux__3_n_0\,
      I1 => \wma_fifo_mem_reg[511][Data][1]_mux__4_n_0\,
      O => \wma_fifo_mem_reg[511][Data][1]_mux__9_n_0\,
      S => wma_read_fifo_addr(6)
    );
\wma_fifo_mem_reg[511][Data][1]_srl32\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => wma_read_fifo_addr(4 downto 0),
      CE => wma_word_done_d1,
      CLK => ACLK,
      D => update_wma_data(1),
      Q => \wma_fifo_mem_reg[511][Data][1]_srl32_n_0\,
      Q31 => \wma_fifo_mem_reg[511][Data][1]_srl32_n_1\
    );
\wma_fifo_mem_reg[511][Data][1]_srl32__0\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => wma_read_fifo_addr(4 downto 0),
      CE => wma_word_done_d1,
      CLK => ACLK,
      D => \wma_fifo_mem_reg[511][Data][1]_srl32_n_1\,
      Q => \wma_fifo_mem_reg[511][Data][1]_srl32__0_n_0\,
      Q31 => \wma_fifo_mem_reg[511][Data][1]_srl32__0_n_1\
    );
\wma_fifo_mem_reg[511][Data][1]_srl32__1\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => wma_read_fifo_addr(4 downto 0),
      CE => wma_word_done_d1,
      CLK => ACLK,
      D => \wma_fifo_mem_reg[511][Data][1]_srl32__0_n_1\,
      Q => \wma_fifo_mem_reg[511][Data][1]_srl32__1_n_0\,
      Q31 => \wma_fifo_mem_reg[511][Data][1]_srl32__1_n_1\
    );
\wma_fifo_mem_reg[511][Data][1]_srl32__10\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => wma_read_fifo_addr(4 downto 0),
      CE => wma_word_done_d1,
      CLK => ACLK,
      D => \wma_fifo_mem_reg[511][Data][1]_srl32__9_n_1\,
      Q => \wma_fifo_mem_reg[511][Data][1]_srl32__10_n_0\,
      Q31 => \wma_fifo_mem_reg[511][Data][1]_srl32__10_n_1\
    );
\wma_fifo_mem_reg[511][Data][1]_srl32__11\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => wma_read_fifo_addr(4 downto 0),
      CE => wma_word_done_d1,
      CLK => ACLK,
      D => \wma_fifo_mem_reg[511][Data][1]_srl32__10_n_1\,
      Q => \wma_fifo_mem_reg[511][Data][1]_srl32__11_n_0\,
      Q31 => \wma_fifo_mem_reg[511][Data][1]_srl32__11_n_1\
    );
\wma_fifo_mem_reg[511][Data][1]_srl32__12\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => wma_read_fifo_addr(4 downto 0),
      CE => wma_word_done_d1,
      CLK => ACLK,
      D => \wma_fifo_mem_reg[511][Data][1]_srl32__11_n_1\,
      Q => \wma_fifo_mem_reg[511][Data][1]_srl32__12_n_0\,
      Q31 => \wma_fifo_mem_reg[511][Data][1]_srl32__12_n_1\
    );
\wma_fifo_mem_reg[511][Data][1]_srl32__13\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => wma_read_fifo_addr(4 downto 0),
      CE => wma_word_done_d1,
      CLK => ACLK,
      D => \wma_fifo_mem_reg[511][Data][1]_srl32__12_n_1\,
      Q => \wma_fifo_mem_reg[511][Data][1]_srl32__13_n_0\,
      Q31 => \wma_fifo_mem_reg[511][Data][1]_srl32__13_n_1\
    );
\wma_fifo_mem_reg[511][Data][1]_srl32__14\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => wma_read_fifo_addr(4 downto 0),
      CE => wma_word_done_d1,
      CLK => ACLK,
      D => \wma_fifo_mem_reg[511][Data][1]_srl32__13_n_1\,
      Q => \wma_fifo_mem_reg[511][Data][1]_srl32__14_n_0\,
      Q31 => \NLW_wma_fifo_mem_reg[511][Data][1]_srl32__14_Q31_UNCONNECTED\
    );
\wma_fifo_mem_reg[511][Data][1]_srl32__2\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => wma_read_fifo_addr(4 downto 0),
      CE => wma_word_done_d1,
      CLK => ACLK,
      D => \wma_fifo_mem_reg[511][Data][1]_srl32__1_n_1\,
      Q => \wma_fifo_mem_reg[511][Data][1]_srl32__2_n_0\,
      Q31 => \wma_fifo_mem_reg[511][Data][1]_srl32__2_n_1\
    );
\wma_fifo_mem_reg[511][Data][1]_srl32__3\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => wma_read_fifo_addr(4 downto 0),
      CE => wma_word_done_d1,
      CLK => ACLK,
      D => \wma_fifo_mem_reg[511][Data][1]_srl32__2_n_1\,
      Q => \wma_fifo_mem_reg[511][Data][1]_srl32__3_n_0\,
      Q31 => \wma_fifo_mem_reg[511][Data][1]_srl32__3_n_1\
    );
\wma_fifo_mem_reg[511][Data][1]_srl32__4\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => wma_read_fifo_addr(4 downto 0),
      CE => wma_word_done_d1,
      CLK => ACLK,
      D => \wma_fifo_mem_reg[511][Data][1]_srl32__3_n_1\,
      Q => \wma_fifo_mem_reg[511][Data][1]_srl32__4_n_0\,
      Q31 => \wma_fifo_mem_reg[511][Data][1]_srl32__4_n_1\
    );
\wma_fifo_mem_reg[511][Data][1]_srl32__5\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => wma_read_fifo_addr(4 downto 0),
      CE => wma_word_done_d1,
      CLK => ACLK,
      D => \wma_fifo_mem_reg[511][Data][1]_srl32__4_n_1\,
      Q => \wma_fifo_mem_reg[511][Data][1]_srl32__5_n_0\,
      Q31 => \wma_fifo_mem_reg[511][Data][1]_srl32__5_n_1\
    );
\wma_fifo_mem_reg[511][Data][1]_srl32__6\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => wma_read_fifo_addr(4 downto 0),
      CE => wma_word_done_d1,
      CLK => ACLK,
      D => \wma_fifo_mem_reg[511][Data][1]_srl32__5_n_1\,
      Q => \wma_fifo_mem_reg[511][Data][1]_srl32__6_n_0\,
      Q31 => \wma_fifo_mem_reg[511][Data][1]_srl32__6_n_1\
    );
\wma_fifo_mem_reg[511][Data][1]_srl32__7\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => wma_read_fifo_addr(4 downto 0),
      CE => wma_word_done_d1,
      CLK => ACLK,
      D => \wma_fifo_mem_reg[511][Data][1]_srl32__6_n_1\,
      Q => \wma_fifo_mem_reg[511][Data][1]_srl32__7_n_0\,
      Q31 => \wma_fifo_mem_reg[511][Data][1]_srl32__7_n_1\
    );
\wma_fifo_mem_reg[511][Data][1]_srl32__8\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => wma_read_fifo_addr(4 downto 0),
      CE => wma_word_done_d1,
      CLK => ACLK,
      D => \wma_fifo_mem_reg[511][Data][1]_srl32__7_n_1\,
      Q => \wma_fifo_mem_reg[511][Data][1]_srl32__8_n_0\,
      Q31 => \wma_fifo_mem_reg[511][Data][1]_srl32__8_n_1\
    );
\wma_fifo_mem_reg[511][Data][1]_srl32__9\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => wma_read_fifo_addr(4 downto 0),
      CE => wma_word_done_d1,
      CLK => ACLK,
      D => \wma_fifo_mem_reg[511][Data][1]_srl32__8_n_1\,
      Q => \wma_fifo_mem_reg[511][Data][1]_srl32__9_n_0\,
      Q31 => \wma_fifo_mem_reg[511][Data][1]_srl32__9_n_1\
    );
\wma_fifo_mem_reg[511][Data][20]_mux\: unisim.vcomponents.MUXF7
     port map (
      I0 => \wma_fifo_mem_reg[511][Data][20]_srl32_n_0\,
      I1 => \wma_fifo_mem_reg[511][Data][20]_srl32__0_n_0\,
      O => \wma_fifo_mem_reg[511][Data][20]_mux_n_0\,
      S => wma_read_fifo_addr(5)
    );
\wma_fifo_mem_reg[511][Data][20]_mux__0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \wma_fifo_mem_reg[511][Data][20]_srl32__1_n_0\,
      I1 => \wma_fifo_mem_reg[511][Data][20]_srl32__2_n_0\,
      O => \wma_fifo_mem_reg[511][Data][20]_mux__0_n_0\,
      S => wma_read_fifo_addr(5)
    );
\wma_fifo_mem_reg[511][Data][20]_mux__1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \wma_fifo_mem_reg[511][Data][20]_srl32__3_n_0\,
      I1 => \wma_fifo_mem_reg[511][Data][20]_srl32__4_n_0\,
      O => \wma_fifo_mem_reg[511][Data][20]_mux__1_n_0\,
      S => wma_read_fifo_addr(5)
    );
\wma_fifo_mem_reg[511][Data][20]_mux__10\: unisim.vcomponents.MUXF8
     port map (
      I0 => \wma_fifo_mem_reg[511][Data][20]_mux__5_n_0\,
      I1 => \wma_fifo_mem_reg[511][Data][20]_mux__6_n_0\,
      O => \wma_fifo_mem_reg[511][Data][20]_mux__10_n_0\,
      S => wma_read_fifo_addr(6)
    );
\wma_fifo_mem_reg[511][Data][20]_mux__2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \wma_fifo_mem_reg[511][Data][20]_srl32__5_n_0\,
      I1 => \wma_fifo_mem_reg[511][Data][20]_srl32__6_n_0\,
      O => \wma_fifo_mem_reg[511][Data][20]_mux__2_n_0\,
      S => wma_read_fifo_addr(5)
    );
\wma_fifo_mem_reg[511][Data][20]_mux__3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \wma_fifo_mem_reg[511][Data][20]_srl32__7_n_0\,
      I1 => \wma_fifo_mem_reg[511][Data][20]_srl32__8_n_0\,
      O => \wma_fifo_mem_reg[511][Data][20]_mux__3_n_0\,
      S => wma_read_fifo_addr(5)
    );
\wma_fifo_mem_reg[511][Data][20]_mux__4\: unisim.vcomponents.MUXF7
     port map (
      I0 => \wma_fifo_mem_reg[511][Data][20]_srl32__9_n_0\,
      I1 => \wma_fifo_mem_reg[511][Data][20]_srl32__10_n_0\,
      O => \wma_fifo_mem_reg[511][Data][20]_mux__4_n_0\,
      S => wma_read_fifo_addr(5)
    );
\wma_fifo_mem_reg[511][Data][20]_mux__5\: unisim.vcomponents.MUXF7
     port map (
      I0 => \wma_fifo_mem_reg[511][Data][20]_srl32__11_n_0\,
      I1 => \wma_fifo_mem_reg[511][Data][20]_srl32__12_n_0\,
      O => \wma_fifo_mem_reg[511][Data][20]_mux__5_n_0\,
      S => wma_read_fifo_addr(5)
    );
\wma_fifo_mem_reg[511][Data][20]_mux__6\: unisim.vcomponents.MUXF7
     port map (
      I0 => \wma_fifo_mem_reg[511][Data][20]_srl32__13_n_0\,
      I1 => \wma_fifo_mem_reg[511][Data][20]_srl32__14_n_0\,
      O => \wma_fifo_mem_reg[511][Data][20]_mux__6_n_0\,
      S => wma_read_fifo_addr(5)
    );
\wma_fifo_mem_reg[511][Data][20]_mux__7\: unisim.vcomponents.MUXF8
     port map (
      I0 => \wma_fifo_mem_reg[511][Data][20]_mux_n_0\,
      I1 => \wma_fifo_mem_reg[511][Data][20]_mux__0_n_0\,
      O => \wma_fifo_mem_reg[511][Data][20]_mux__7_n_0\,
      S => wma_read_fifo_addr(6)
    );
\wma_fifo_mem_reg[511][Data][20]_mux__8\: unisim.vcomponents.MUXF8
     port map (
      I0 => \wma_fifo_mem_reg[511][Data][20]_mux__1_n_0\,
      I1 => \wma_fifo_mem_reg[511][Data][20]_mux__2_n_0\,
      O => \wma_fifo_mem_reg[511][Data][20]_mux__8_n_0\,
      S => wma_read_fifo_addr(6)
    );
\wma_fifo_mem_reg[511][Data][20]_mux__9\: unisim.vcomponents.MUXF8
     port map (
      I0 => \wma_fifo_mem_reg[511][Data][20]_mux__3_n_0\,
      I1 => \wma_fifo_mem_reg[511][Data][20]_mux__4_n_0\,
      O => \wma_fifo_mem_reg[511][Data][20]_mux__9_n_0\,
      S => wma_read_fifo_addr(6)
    );
\wma_fifo_mem_reg[511][Data][20]_srl32\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => wma_read_fifo_addr(4 downto 0),
      CE => wma_word_done_d1,
      CLK => ACLK,
      D => update_wma_data(20),
      Q => \wma_fifo_mem_reg[511][Data][20]_srl32_n_0\,
      Q31 => \wma_fifo_mem_reg[511][Data][20]_srl32_n_1\
    );
\wma_fifo_mem_reg[511][Data][20]_srl32__0\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => wma_read_fifo_addr(4 downto 0),
      CE => wma_word_done_d1,
      CLK => ACLK,
      D => \wma_fifo_mem_reg[511][Data][20]_srl32_n_1\,
      Q => \wma_fifo_mem_reg[511][Data][20]_srl32__0_n_0\,
      Q31 => \wma_fifo_mem_reg[511][Data][20]_srl32__0_n_1\
    );
\wma_fifo_mem_reg[511][Data][20]_srl32__1\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => wma_read_fifo_addr(4 downto 0),
      CE => wma_word_done_d1,
      CLK => ACLK,
      D => \wma_fifo_mem_reg[511][Data][20]_srl32__0_n_1\,
      Q => \wma_fifo_mem_reg[511][Data][20]_srl32__1_n_0\,
      Q31 => \wma_fifo_mem_reg[511][Data][20]_srl32__1_n_1\
    );
\wma_fifo_mem_reg[511][Data][20]_srl32__10\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => wma_read_fifo_addr(4 downto 0),
      CE => wma_word_done_d1,
      CLK => ACLK,
      D => \wma_fifo_mem_reg[511][Data][20]_srl32__9_n_1\,
      Q => \wma_fifo_mem_reg[511][Data][20]_srl32__10_n_0\,
      Q31 => \wma_fifo_mem_reg[511][Data][20]_srl32__10_n_1\
    );
\wma_fifo_mem_reg[511][Data][20]_srl32__11\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => wma_read_fifo_addr(4 downto 0),
      CE => wma_word_done_d1,
      CLK => ACLK,
      D => \wma_fifo_mem_reg[511][Data][20]_srl32__10_n_1\,
      Q => \wma_fifo_mem_reg[511][Data][20]_srl32__11_n_0\,
      Q31 => \wma_fifo_mem_reg[511][Data][20]_srl32__11_n_1\
    );
\wma_fifo_mem_reg[511][Data][20]_srl32__12\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => wma_read_fifo_addr(4 downto 0),
      CE => wma_word_done_d1,
      CLK => ACLK,
      D => \wma_fifo_mem_reg[511][Data][20]_srl32__11_n_1\,
      Q => \wma_fifo_mem_reg[511][Data][20]_srl32__12_n_0\,
      Q31 => \wma_fifo_mem_reg[511][Data][20]_srl32__12_n_1\
    );
\wma_fifo_mem_reg[511][Data][20]_srl32__13\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => wma_read_fifo_addr(4 downto 0),
      CE => wma_word_done_d1,
      CLK => ACLK,
      D => \wma_fifo_mem_reg[511][Data][20]_srl32__12_n_1\,
      Q => \wma_fifo_mem_reg[511][Data][20]_srl32__13_n_0\,
      Q31 => \wma_fifo_mem_reg[511][Data][20]_srl32__13_n_1\
    );
\wma_fifo_mem_reg[511][Data][20]_srl32__14\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => wma_read_fifo_addr(4 downto 0),
      CE => wma_word_done_d1,
      CLK => ACLK,
      D => \wma_fifo_mem_reg[511][Data][20]_srl32__13_n_1\,
      Q => \wma_fifo_mem_reg[511][Data][20]_srl32__14_n_0\,
      Q31 => \NLW_wma_fifo_mem_reg[511][Data][20]_srl32__14_Q31_UNCONNECTED\
    );
\wma_fifo_mem_reg[511][Data][20]_srl32__2\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => wma_read_fifo_addr(4 downto 0),
      CE => wma_word_done_d1,
      CLK => ACLK,
      D => \wma_fifo_mem_reg[511][Data][20]_srl32__1_n_1\,
      Q => \wma_fifo_mem_reg[511][Data][20]_srl32__2_n_0\,
      Q31 => \wma_fifo_mem_reg[511][Data][20]_srl32__2_n_1\
    );
\wma_fifo_mem_reg[511][Data][20]_srl32__3\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => wma_read_fifo_addr(4 downto 0),
      CE => wma_word_done_d1,
      CLK => ACLK,
      D => \wma_fifo_mem_reg[511][Data][20]_srl32__2_n_1\,
      Q => \wma_fifo_mem_reg[511][Data][20]_srl32__3_n_0\,
      Q31 => \wma_fifo_mem_reg[511][Data][20]_srl32__3_n_1\
    );
\wma_fifo_mem_reg[511][Data][20]_srl32__4\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => wma_read_fifo_addr(4 downto 0),
      CE => wma_word_done_d1,
      CLK => ACLK,
      D => \wma_fifo_mem_reg[511][Data][20]_srl32__3_n_1\,
      Q => \wma_fifo_mem_reg[511][Data][20]_srl32__4_n_0\,
      Q31 => \wma_fifo_mem_reg[511][Data][20]_srl32__4_n_1\
    );
\wma_fifo_mem_reg[511][Data][20]_srl32__5\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => wma_read_fifo_addr(4 downto 0),
      CE => wma_word_done_d1,
      CLK => ACLK,
      D => \wma_fifo_mem_reg[511][Data][20]_srl32__4_n_1\,
      Q => \wma_fifo_mem_reg[511][Data][20]_srl32__5_n_0\,
      Q31 => \wma_fifo_mem_reg[511][Data][20]_srl32__5_n_1\
    );
\wma_fifo_mem_reg[511][Data][20]_srl32__6\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => wma_read_fifo_addr(4 downto 0),
      CE => wma_word_done_d1,
      CLK => ACLK,
      D => \wma_fifo_mem_reg[511][Data][20]_srl32__5_n_1\,
      Q => \wma_fifo_mem_reg[511][Data][20]_srl32__6_n_0\,
      Q31 => \wma_fifo_mem_reg[511][Data][20]_srl32__6_n_1\
    );
\wma_fifo_mem_reg[511][Data][20]_srl32__7\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => wma_read_fifo_addr(4 downto 0),
      CE => wma_word_done_d1,
      CLK => ACLK,
      D => \wma_fifo_mem_reg[511][Data][20]_srl32__6_n_1\,
      Q => \wma_fifo_mem_reg[511][Data][20]_srl32__7_n_0\,
      Q31 => \wma_fifo_mem_reg[511][Data][20]_srl32__7_n_1\
    );
\wma_fifo_mem_reg[511][Data][20]_srl32__8\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => wma_read_fifo_addr(4 downto 0),
      CE => wma_word_done_d1,
      CLK => ACLK,
      D => \wma_fifo_mem_reg[511][Data][20]_srl32__7_n_1\,
      Q => \wma_fifo_mem_reg[511][Data][20]_srl32__8_n_0\,
      Q31 => \wma_fifo_mem_reg[511][Data][20]_srl32__8_n_1\
    );
\wma_fifo_mem_reg[511][Data][20]_srl32__9\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => wma_read_fifo_addr(4 downto 0),
      CE => wma_word_done_d1,
      CLK => ACLK,
      D => \wma_fifo_mem_reg[511][Data][20]_srl32__8_n_1\,
      Q => \wma_fifo_mem_reg[511][Data][20]_srl32__9_n_0\,
      Q31 => \wma_fifo_mem_reg[511][Data][20]_srl32__9_n_1\
    );
\wma_fifo_mem_reg[511][Data][21]_mux\: unisim.vcomponents.MUXF7
     port map (
      I0 => \wma_fifo_mem_reg[511][Data][21]_srl32_n_0\,
      I1 => \wma_fifo_mem_reg[511][Data][21]_srl32__0_n_0\,
      O => \wma_fifo_mem_reg[511][Data][21]_mux_n_0\,
      S => wma_read_fifo_addr(5)
    );
\wma_fifo_mem_reg[511][Data][21]_mux__0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \wma_fifo_mem_reg[511][Data][21]_srl32__1_n_0\,
      I1 => \wma_fifo_mem_reg[511][Data][21]_srl32__2_n_0\,
      O => \wma_fifo_mem_reg[511][Data][21]_mux__0_n_0\,
      S => wma_read_fifo_addr(5)
    );
\wma_fifo_mem_reg[511][Data][21]_mux__1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \wma_fifo_mem_reg[511][Data][21]_srl32__3_n_0\,
      I1 => \wma_fifo_mem_reg[511][Data][21]_srl32__4_n_0\,
      O => \wma_fifo_mem_reg[511][Data][21]_mux__1_n_0\,
      S => wma_read_fifo_addr(5)
    );
\wma_fifo_mem_reg[511][Data][21]_mux__10\: unisim.vcomponents.MUXF8
     port map (
      I0 => \wma_fifo_mem_reg[511][Data][21]_mux__5_n_0\,
      I1 => \wma_fifo_mem_reg[511][Data][21]_mux__6_n_0\,
      O => \wma_fifo_mem_reg[511][Data][21]_mux__10_n_0\,
      S => wma_read_fifo_addr(6)
    );
\wma_fifo_mem_reg[511][Data][21]_mux__2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \wma_fifo_mem_reg[511][Data][21]_srl32__5_n_0\,
      I1 => \wma_fifo_mem_reg[511][Data][21]_srl32__6_n_0\,
      O => \wma_fifo_mem_reg[511][Data][21]_mux__2_n_0\,
      S => wma_read_fifo_addr(5)
    );
\wma_fifo_mem_reg[511][Data][21]_mux__3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \wma_fifo_mem_reg[511][Data][21]_srl32__7_n_0\,
      I1 => \wma_fifo_mem_reg[511][Data][21]_srl32__8_n_0\,
      O => \wma_fifo_mem_reg[511][Data][21]_mux__3_n_0\,
      S => wma_read_fifo_addr(5)
    );
\wma_fifo_mem_reg[511][Data][21]_mux__4\: unisim.vcomponents.MUXF7
     port map (
      I0 => \wma_fifo_mem_reg[511][Data][21]_srl32__9_n_0\,
      I1 => \wma_fifo_mem_reg[511][Data][21]_srl32__10_n_0\,
      O => \wma_fifo_mem_reg[511][Data][21]_mux__4_n_0\,
      S => wma_read_fifo_addr(5)
    );
\wma_fifo_mem_reg[511][Data][21]_mux__5\: unisim.vcomponents.MUXF7
     port map (
      I0 => \wma_fifo_mem_reg[511][Data][21]_srl32__11_n_0\,
      I1 => \wma_fifo_mem_reg[511][Data][21]_srl32__12_n_0\,
      O => \wma_fifo_mem_reg[511][Data][21]_mux__5_n_0\,
      S => wma_read_fifo_addr(5)
    );
\wma_fifo_mem_reg[511][Data][21]_mux__6\: unisim.vcomponents.MUXF7
     port map (
      I0 => \wma_fifo_mem_reg[511][Data][21]_srl32__13_n_0\,
      I1 => \wma_fifo_mem_reg[511][Data][21]_srl32__14_n_0\,
      O => \wma_fifo_mem_reg[511][Data][21]_mux__6_n_0\,
      S => wma_read_fifo_addr(5)
    );
\wma_fifo_mem_reg[511][Data][21]_mux__7\: unisim.vcomponents.MUXF8
     port map (
      I0 => \wma_fifo_mem_reg[511][Data][21]_mux_n_0\,
      I1 => \wma_fifo_mem_reg[511][Data][21]_mux__0_n_0\,
      O => \wma_fifo_mem_reg[511][Data][21]_mux__7_n_0\,
      S => wma_read_fifo_addr(6)
    );
\wma_fifo_mem_reg[511][Data][21]_mux__8\: unisim.vcomponents.MUXF8
     port map (
      I0 => \wma_fifo_mem_reg[511][Data][21]_mux__1_n_0\,
      I1 => \wma_fifo_mem_reg[511][Data][21]_mux__2_n_0\,
      O => \wma_fifo_mem_reg[511][Data][21]_mux__8_n_0\,
      S => wma_read_fifo_addr(6)
    );
\wma_fifo_mem_reg[511][Data][21]_mux__9\: unisim.vcomponents.MUXF8
     port map (
      I0 => \wma_fifo_mem_reg[511][Data][21]_mux__3_n_0\,
      I1 => \wma_fifo_mem_reg[511][Data][21]_mux__4_n_0\,
      O => \wma_fifo_mem_reg[511][Data][21]_mux__9_n_0\,
      S => wma_read_fifo_addr(6)
    );
\wma_fifo_mem_reg[511][Data][21]_srl32\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => wma_read_fifo_addr(4 downto 0),
      CE => wma_word_done_d1,
      CLK => ACLK,
      D => update_wma_data(21),
      Q => \wma_fifo_mem_reg[511][Data][21]_srl32_n_0\,
      Q31 => \wma_fifo_mem_reg[511][Data][21]_srl32_n_1\
    );
\wma_fifo_mem_reg[511][Data][21]_srl32__0\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => wma_read_fifo_addr(4 downto 0),
      CE => wma_word_done_d1,
      CLK => ACLK,
      D => \wma_fifo_mem_reg[511][Data][21]_srl32_n_1\,
      Q => \wma_fifo_mem_reg[511][Data][21]_srl32__0_n_0\,
      Q31 => \wma_fifo_mem_reg[511][Data][21]_srl32__0_n_1\
    );
\wma_fifo_mem_reg[511][Data][21]_srl32__1\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => wma_read_fifo_addr(4 downto 0),
      CE => wma_word_done_d1,
      CLK => ACLK,
      D => \wma_fifo_mem_reg[511][Data][21]_srl32__0_n_1\,
      Q => \wma_fifo_mem_reg[511][Data][21]_srl32__1_n_0\,
      Q31 => \wma_fifo_mem_reg[511][Data][21]_srl32__1_n_1\
    );
\wma_fifo_mem_reg[511][Data][21]_srl32__10\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => wma_read_fifo_addr(4 downto 0),
      CE => wma_word_done_d1,
      CLK => ACLK,
      D => \wma_fifo_mem_reg[511][Data][21]_srl32__9_n_1\,
      Q => \wma_fifo_mem_reg[511][Data][21]_srl32__10_n_0\,
      Q31 => \wma_fifo_mem_reg[511][Data][21]_srl32__10_n_1\
    );
\wma_fifo_mem_reg[511][Data][21]_srl32__11\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => wma_read_fifo_addr(4 downto 0),
      CE => wma_word_done_d1,
      CLK => ACLK,
      D => \wma_fifo_mem_reg[511][Data][21]_srl32__10_n_1\,
      Q => \wma_fifo_mem_reg[511][Data][21]_srl32__11_n_0\,
      Q31 => \wma_fifo_mem_reg[511][Data][21]_srl32__11_n_1\
    );
\wma_fifo_mem_reg[511][Data][21]_srl32__12\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => wma_read_fifo_addr(4 downto 0),
      CE => wma_word_done_d1,
      CLK => ACLK,
      D => \wma_fifo_mem_reg[511][Data][21]_srl32__11_n_1\,
      Q => \wma_fifo_mem_reg[511][Data][21]_srl32__12_n_0\,
      Q31 => \wma_fifo_mem_reg[511][Data][21]_srl32__12_n_1\
    );
\wma_fifo_mem_reg[511][Data][21]_srl32__13\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => wma_read_fifo_addr(4 downto 0),
      CE => wma_word_done_d1,
      CLK => ACLK,
      D => \wma_fifo_mem_reg[511][Data][21]_srl32__12_n_1\,
      Q => \wma_fifo_mem_reg[511][Data][21]_srl32__13_n_0\,
      Q31 => \wma_fifo_mem_reg[511][Data][21]_srl32__13_n_1\
    );
\wma_fifo_mem_reg[511][Data][21]_srl32__14\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => wma_read_fifo_addr(4 downto 0),
      CE => wma_word_done_d1,
      CLK => ACLK,
      D => \wma_fifo_mem_reg[511][Data][21]_srl32__13_n_1\,
      Q => \wma_fifo_mem_reg[511][Data][21]_srl32__14_n_0\,
      Q31 => \NLW_wma_fifo_mem_reg[511][Data][21]_srl32__14_Q31_UNCONNECTED\
    );
\wma_fifo_mem_reg[511][Data][21]_srl32__2\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => wma_read_fifo_addr(4 downto 0),
      CE => wma_word_done_d1,
      CLK => ACLK,
      D => \wma_fifo_mem_reg[511][Data][21]_srl32__1_n_1\,
      Q => \wma_fifo_mem_reg[511][Data][21]_srl32__2_n_0\,
      Q31 => \wma_fifo_mem_reg[511][Data][21]_srl32__2_n_1\
    );
\wma_fifo_mem_reg[511][Data][21]_srl32__3\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => wma_read_fifo_addr(4 downto 0),
      CE => wma_word_done_d1,
      CLK => ACLK,
      D => \wma_fifo_mem_reg[511][Data][21]_srl32__2_n_1\,
      Q => \wma_fifo_mem_reg[511][Data][21]_srl32__3_n_0\,
      Q31 => \wma_fifo_mem_reg[511][Data][21]_srl32__3_n_1\
    );
\wma_fifo_mem_reg[511][Data][21]_srl32__4\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => wma_read_fifo_addr(4 downto 0),
      CE => wma_word_done_d1,
      CLK => ACLK,
      D => \wma_fifo_mem_reg[511][Data][21]_srl32__3_n_1\,
      Q => \wma_fifo_mem_reg[511][Data][21]_srl32__4_n_0\,
      Q31 => \wma_fifo_mem_reg[511][Data][21]_srl32__4_n_1\
    );
\wma_fifo_mem_reg[511][Data][21]_srl32__5\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => wma_read_fifo_addr(4 downto 0),
      CE => wma_word_done_d1,
      CLK => ACLK,
      D => \wma_fifo_mem_reg[511][Data][21]_srl32__4_n_1\,
      Q => \wma_fifo_mem_reg[511][Data][21]_srl32__5_n_0\,
      Q31 => \wma_fifo_mem_reg[511][Data][21]_srl32__5_n_1\
    );
\wma_fifo_mem_reg[511][Data][21]_srl32__6\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => wma_read_fifo_addr(4 downto 0),
      CE => wma_word_done_d1,
      CLK => ACLK,
      D => \wma_fifo_mem_reg[511][Data][21]_srl32__5_n_1\,
      Q => \wma_fifo_mem_reg[511][Data][21]_srl32__6_n_0\,
      Q31 => \wma_fifo_mem_reg[511][Data][21]_srl32__6_n_1\
    );
\wma_fifo_mem_reg[511][Data][21]_srl32__7\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => wma_read_fifo_addr(4 downto 0),
      CE => wma_word_done_d1,
      CLK => ACLK,
      D => \wma_fifo_mem_reg[511][Data][21]_srl32__6_n_1\,
      Q => \wma_fifo_mem_reg[511][Data][21]_srl32__7_n_0\,
      Q31 => \wma_fifo_mem_reg[511][Data][21]_srl32__7_n_1\
    );
\wma_fifo_mem_reg[511][Data][21]_srl32__8\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => wma_read_fifo_addr(4 downto 0),
      CE => wma_word_done_d1,
      CLK => ACLK,
      D => \wma_fifo_mem_reg[511][Data][21]_srl32__7_n_1\,
      Q => \wma_fifo_mem_reg[511][Data][21]_srl32__8_n_0\,
      Q31 => \wma_fifo_mem_reg[511][Data][21]_srl32__8_n_1\
    );
\wma_fifo_mem_reg[511][Data][21]_srl32__9\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => wma_read_fifo_addr(4 downto 0),
      CE => wma_word_done_d1,
      CLK => ACLK,
      D => \wma_fifo_mem_reg[511][Data][21]_srl32__8_n_1\,
      Q => \wma_fifo_mem_reg[511][Data][21]_srl32__9_n_0\,
      Q31 => \wma_fifo_mem_reg[511][Data][21]_srl32__9_n_1\
    );
\wma_fifo_mem_reg[511][Data][22]_mux\: unisim.vcomponents.MUXF7
     port map (
      I0 => \wma_fifo_mem_reg[511][Data][22]_srl32_n_0\,
      I1 => \wma_fifo_mem_reg[511][Data][22]_srl32__0_n_0\,
      O => \wma_fifo_mem_reg[511][Data][22]_mux_n_0\,
      S => wma_read_fifo_addr(5)
    );
\wma_fifo_mem_reg[511][Data][22]_mux__0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \wma_fifo_mem_reg[511][Data][22]_srl32__1_n_0\,
      I1 => \wma_fifo_mem_reg[511][Data][22]_srl32__2_n_0\,
      O => \wma_fifo_mem_reg[511][Data][22]_mux__0_n_0\,
      S => wma_read_fifo_addr(5)
    );
\wma_fifo_mem_reg[511][Data][22]_mux__1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \wma_fifo_mem_reg[511][Data][22]_srl32__3_n_0\,
      I1 => \wma_fifo_mem_reg[511][Data][22]_srl32__4_n_0\,
      O => \wma_fifo_mem_reg[511][Data][22]_mux__1_n_0\,
      S => wma_read_fifo_addr(5)
    );
\wma_fifo_mem_reg[511][Data][22]_mux__10\: unisim.vcomponents.MUXF8
     port map (
      I0 => \wma_fifo_mem_reg[511][Data][22]_mux__5_n_0\,
      I1 => \wma_fifo_mem_reg[511][Data][22]_mux__6_n_0\,
      O => \wma_fifo_mem_reg[511][Data][22]_mux__10_n_0\,
      S => wma_read_fifo_addr(6)
    );
\wma_fifo_mem_reg[511][Data][22]_mux__2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \wma_fifo_mem_reg[511][Data][22]_srl32__5_n_0\,
      I1 => \wma_fifo_mem_reg[511][Data][22]_srl32__6_n_0\,
      O => \wma_fifo_mem_reg[511][Data][22]_mux__2_n_0\,
      S => wma_read_fifo_addr(5)
    );
\wma_fifo_mem_reg[511][Data][22]_mux__3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \wma_fifo_mem_reg[511][Data][22]_srl32__7_n_0\,
      I1 => \wma_fifo_mem_reg[511][Data][22]_srl32__8_n_0\,
      O => \wma_fifo_mem_reg[511][Data][22]_mux__3_n_0\,
      S => wma_read_fifo_addr(5)
    );
\wma_fifo_mem_reg[511][Data][22]_mux__4\: unisim.vcomponents.MUXF7
     port map (
      I0 => \wma_fifo_mem_reg[511][Data][22]_srl32__9_n_0\,
      I1 => \wma_fifo_mem_reg[511][Data][22]_srl32__10_n_0\,
      O => \wma_fifo_mem_reg[511][Data][22]_mux__4_n_0\,
      S => wma_read_fifo_addr(5)
    );
\wma_fifo_mem_reg[511][Data][22]_mux__5\: unisim.vcomponents.MUXF7
     port map (
      I0 => \wma_fifo_mem_reg[511][Data][22]_srl32__11_n_0\,
      I1 => \wma_fifo_mem_reg[511][Data][22]_srl32__12_n_0\,
      O => \wma_fifo_mem_reg[511][Data][22]_mux__5_n_0\,
      S => wma_read_fifo_addr(5)
    );
\wma_fifo_mem_reg[511][Data][22]_mux__6\: unisim.vcomponents.MUXF7
     port map (
      I0 => \wma_fifo_mem_reg[511][Data][22]_srl32__13_n_0\,
      I1 => \wma_fifo_mem_reg[511][Data][22]_srl32__14_n_0\,
      O => \wma_fifo_mem_reg[511][Data][22]_mux__6_n_0\,
      S => wma_read_fifo_addr(5)
    );
\wma_fifo_mem_reg[511][Data][22]_mux__7\: unisim.vcomponents.MUXF8
     port map (
      I0 => \wma_fifo_mem_reg[511][Data][22]_mux_n_0\,
      I1 => \wma_fifo_mem_reg[511][Data][22]_mux__0_n_0\,
      O => \wma_fifo_mem_reg[511][Data][22]_mux__7_n_0\,
      S => wma_read_fifo_addr(6)
    );
\wma_fifo_mem_reg[511][Data][22]_mux__8\: unisim.vcomponents.MUXF8
     port map (
      I0 => \wma_fifo_mem_reg[511][Data][22]_mux__1_n_0\,
      I1 => \wma_fifo_mem_reg[511][Data][22]_mux__2_n_0\,
      O => \wma_fifo_mem_reg[511][Data][22]_mux__8_n_0\,
      S => wma_read_fifo_addr(6)
    );
\wma_fifo_mem_reg[511][Data][22]_mux__9\: unisim.vcomponents.MUXF8
     port map (
      I0 => \wma_fifo_mem_reg[511][Data][22]_mux__3_n_0\,
      I1 => \wma_fifo_mem_reg[511][Data][22]_mux__4_n_0\,
      O => \wma_fifo_mem_reg[511][Data][22]_mux__9_n_0\,
      S => wma_read_fifo_addr(6)
    );
\wma_fifo_mem_reg[511][Data][22]_srl32\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => wma_read_fifo_addr(4 downto 0),
      CE => wma_word_done_d1,
      CLK => ACLK,
      D => update_wma_data(22),
      Q => \wma_fifo_mem_reg[511][Data][22]_srl32_n_0\,
      Q31 => \wma_fifo_mem_reg[511][Data][22]_srl32_n_1\
    );
\wma_fifo_mem_reg[511][Data][22]_srl32__0\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => wma_read_fifo_addr(4 downto 0),
      CE => wma_word_done_d1,
      CLK => ACLK,
      D => \wma_fifo_mem_reg[511][Data][22]_srl32_n_1\,
      Q => \wma_fifo_mem_reg[511][Data][22]_srl32__0_n_0\,
      Q31 => \wma_fifo_mem_reg[511][Data][22]_srl32__0_n_1\
    );
\wma_fifo_mem_reg[511][Data][22]_srl32__1\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => wma_read_fifo_addr(4 downto 0),
      CE => wma_word_done_d1,
      CLK => ACLK,
      D => \wma_fifo_mem_reg[511][Data][22]_srl32__0_n_1\,
      Q => \wma_fifo_mem_reg[511][Data][22]_srl32__1_n_0\,
      Q31 => \wma_fifo_mem_reg[511][Data][22]_srl32__1_n_1\
    );
\wma_fifo_mem_reg[511][Data][22]_srl32__10\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => wma_read_fifo_addr(4 downto 0),
      CE => wma_word_done_d1,
      CLK => ACLK,
      D => \wma_fifo_mem_reg[511][Data][22]_srl32__9_n_1\,
      Q => \wma_fifo_mem_reg[511][Data][22]_srl32__10_n_0\,
      Q31 => \wma_fifo_mem_reg[511][Data][22]_srl32__10_n_1\
    );
\wma_fifo_mem_reg[511][Data][22]_srl32__11\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => wma_read_fifo_addr(4 downto 0),
      CE => wma_word_done_d1,
      CLK => ACLK,
      D => \wma_fifo_mem_reg[511][Data][22]_srl32__10_n_1\,
      Q => \wma_fifo_mem_reg[511][Data][22]_srl32__11_n_0\,
      Q31 => \wma_fifo_mem_reg[511][Data][22]_srl32__11_n_1\
    );
\wma_fifo_mem_reg[511][Data][22]_srl32__12\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => wma_read_fifo_addr(4 downto 0),
      CE => wma_word_done_d1,
      CLK => ACLK,
      D => \wma_fifo_mem_reg[511][Data][22]_srl32__11_n_1\,
      Q => \wma_fifo_mem_reg[511][Data][22]_srl32__12_n_0\,
      Q31 => \wma_fifo_mem_reg[511][Data][22]_srl32__12_n_1\
    );
\wma_fifo_mem_reg[511][Data][22]_srl32__13\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => wma_read_fifo_addr(4 downto 0),
      CE => wma_word_done_d1,
      CLK => ACLK,
      D => \wma_fifo_mem_reg[511][Data][22]_srl32__12_n_1\,
      Q => \wma_fifo_mem_reg[511][Data][22]_srl32__13_n_0\,
      Q31 => \wma_fifo_mem_reg[511][Data][22]_srl32__13_n_1\
    );
\wma_fifo_mem_reg[511][Data][22]_srl32__14\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => wma_read_fifo_addr(4 downto 0),
      CE => wma_word_done_d1,
      CLK => ACLK,
      D => \wma_fifo_mem_reg[511][Data][22]_srl32__13_n_1\,
      Q => \wma_fifo_mem_reg[511][Data][22]_srl32__14_n_0\,
      Q31 => \NLW_wma_fifo_mem_reg[511][Data][22]_srl32__14_Q31_UNCONNECTED\
    );
\wma_fifo_mem_reg[511][Data][22]_srl32__2\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => wma_read_fifo_addr(4 downto 0),
      CE => wma_word_done_d1,
      CLK => ACLK,
      D => \wma_fifo_mem_reg[511][Data][22]_srl32__1_n_1\,
      Q => \wma_fifo_mem_reg[511][Data][22]_srl32__2_n_0\,
      Q31 => \wma_fifo_mem_reg[511][Data][22]_srl32__2_n_1\
    );
\wma_fifo_mem_reg[511][Data][22]_srl32__3\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => wma_read_fifo_addr(4 downto 0),
      CE => wma_word_done_d1,
      CLK => ACLK,
      D => \wma_fifo_mem_reg[511][Data][22]_srl32__2_n_1\,
      Q => \wma_fifo_mem_reg[511][Data][22]_srl32__3_n_0\,
      Q31 => \wma_fifo_mem_reg[511][Data][22]_srl32__3_n_1\
    );
\wma_fifo_mem_reg[511][Data][22]_srl32__4\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => wma_read_fifo_addr(4 downto 0),
      CE => wma_word_done_d1,
      CLK => ACLK,
      D => \wma_fifo_mem_reg[511][Data][22]_srl32__3_n_1\,
      Q => \wma_fifo_mem_reg[511][Data][22]_srl32__4_n_0\,
      Q31 => \wma_fifo_mem_reg[511][Data][22]_srl32__4_n_1\
    );
\wma_fifo_mem_reg[511][Data][22]_srl32__5\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => wma_read_fifo_addr(4 downto 0),
      CE => wma_word_done_d1,
      CLK => ACLK,
      D => \wma_fifo_mem_reg[511][Data][22]_srl32__4_n_1\,
      Q => \wma_fifo_mem_reg[511][Data][22]_srl32__5_n_0\,
      Q31 => \wma_fifo_mem_reg[511][Data][22]_srl32__5_n_1\
    );
\wma_fifo_mem_reg[511][Data][22]_srl32__6\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => wma_read_fifo_addr(4 downto 0),
      CE => wma_word_done_d1,
      CLK => ACLK,
      D => \wma_fifo_mem_reg[511][Data][22]_srl32__5_n_1\,
      Q => \wma_fifo_mem_reg[511][Data][22]_srl32__6_n_0\,
      Q31 => \wma_fifo_mem_reg[511][Data][22]_srl32__6_n_1\
    );
\wma_fifo_mem_reg[511][Data][22]_srl32__7\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => wma_read_fifo_addr(4 downto 0),
      CE => wma_word_done_d1,
      CLK => ACLK,
      D => \wma_fifo_mem_reg[511][Data][22]_srl32__6_n_1\,
      Q => \wma_fifo_mem_reg[511][Data][22]_srl32__7_n_0\,
      Q31 => \wma_fifo_mem_reg[511][Data][22]_srl32__7_n_1\
    );
\wma_fifo_mem_reg[511][Data][22]_srl32__8\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => wma_read_fifo_addr(4 downto 0),
      CE => wma_word_done_d1,
      CLK => ACLK,
      D => \wma_fifo_mem_reg[511][Data][22]_srl32__7_n_1\,
      Q => \wma_fifo_mem_reg[511][Data][22]_srl32__8_n_0\,
      Q31 => \wma_fifo_mem_reg[511][Data][22]_srl32__8_n_1\
    );
\wma_fifo_mem_reg[511][Data][22]_srl32__9\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => wma_read_fifo_addr(4 downto 0),
      CE => wma_word_done_d1,
      CLK => ACLK,
      D => \wma_fifo_mem_reg[511][Data][22]_srl32__8_n_1\,
      Q => \wma_fifo_mem_reg[511][Data][22]_srl32__9_n_0\,
      Q31 => \wma_fifo_mem_reg[511][Data][22]_srl32__9_n_1\
    );
\wma_fifo_mem_reg[511][Data][23]_mux\: unisim.vcomponents.MUXF7
     port map (
      I0 => \wma_fifo_mem_reg[511][Data][23]_srl32_n_0\,
      I1 => \wma_fifo_mem_reg[511][Data][23]_srl32__0_n_0\,
      O => \wma_fifo_mem_reg[511][Data][23]_mux_n_0\,
      S => wma_read_fifo_addr(5)
    );
\wma_fifo_mem_reg[511][Data][23]_mux__0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \wma_fifo_mem_reg[511][Data][23]_srl32__1_n_0\,
      I1 => \wma_fifo_mem_reg[511][Data][23]_srl32__2_n_0\,
      O => \wma_fifo_mem_reg[511][Data][23]_mux__0_n_0\,
      S => wma_read_fifo_addr(5)
    );
\wma_fifo_mem_reg[511][Data][23]_mux__1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \wma_fifo_mem_reg[511][Data][23]_srl32__3_n_0\,
      I1 => \wma_fifo_mem_reg[511][Data][23]_srl32__4_n_0\,
      O => \wma_fifo_mem_reg[511][Data][23]_mux__1_n_0\,
      S => wma_read_fifo_addr(5)
    );
\wma_fifo_mem_reg[511][Data][23]_mux__10\: unisim.vcomponents.MUXF8
     port map (
      I0 => \wma_fifo_mem_reg[511][Data][23]_mux__5_n_0\,
      I1 => \wma_fifo_mem_reg[511][Data][23]_mux__6_n_0\,
      O => \wma_fifo_mem_reg[511][Data][23]_mux__10_n_0\,
      S => wma_read_fifo_addr(6)
    );
\wma_fifo_mem_reg[511][Data][23]_mux__2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \wma_fifo_mem_reg[511][Data][23]_srl32__5_n_0\,
      I1 => \wma_fifo_mem_reg[511][Data][23]_srl32__6_n_0\,
      O => \wma_fifo_mem_reg[511][Data][23]_mux__2_n_0\,
      S => wma_read_fifo_addr(5)
    );
\wma_fifo_mem_reg[511][Data][23]_mux__3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \wma_fifo_mem_reg[511][Data][23]_srl32__7_n_0\,
      I1 => \wma_fifo_mem_reg[511][Data][23]_srl32__8_n_0\,
      O => \wma_fifo_mem_reg[511][Data][23]_mux__3_n_0\,
      S => wma_read_fifo_addr(5)
    );
\wma_fifo_mem_reg[511][Data][23]_mux__4\: unisim.vcomponents.MUXF7
     port map (
      I0 => \wma_fifo_mem_reg[511][Data][23]_srl32__9_n_0\,
      I1 => \wma_fifo_mem_reg[511][Data][23]_srl32__10_n_0\,
      O => \wma_fifo_mem_reg[511][Data][23]_mux__4_n_0\,
      S => wma_read_fifo_addr(5)
    );
\wma_fifo_mem_reg[511][Data][23]_mux__5\: unisim.vcomponents.MUXF7
     port map (
      I0 => \wma_fifo_mem_reg[511][Data][23]_srl32__11_n_0\,
      I1 => \wma_fifo_mem_reg[511][Data][23]_srl32__12_n_0\,
      O => \wma_fifo_mem_reg[511][Data][23]_mux__5_n_0\,
      S => wma_read_fifo_addr(5)
    );
\wma_fifo_mem_reg[511][Data][23]_mux__6\: unisim.vcomponents.MUXF7
     port map (
      I0 => \wma_fifo_mem_reg[511][Data][23]_srl32__13_n_0\,
      I1 => \wma_fifo_mem_reg[511][Data][23]_srl32__14_n_0\,
      O => \wma_fifo_mem_reg[511][Data][23]_mux__6_n_0\,
      S => wma_read_fifo_addr(5)
    );
\wma_fifo_mem_reg[511][Data][23]_mux__7\: unisim.vcomponents.MUXF8
     port map (
      I0 => \wma_fifo_mem_reg[511][Data][23]_mux_n_0\,
      I1 => \wma_fifo_mem_reg[511][Data][23]_mux__0_n_0\,
      O => \wma_fifo_mem_reg[511][Data][23]_mux__7_n_0\,
      S => wma_read_fifo_addr(6)
    );
\wma_fifo_mem_reg[511][Data][23]_mux__8\: unisim.vcomponents.MUXF8
     port map (
      I0 => \wma_fifo_mem_reg[511][Data][23]_mux__1_n_0\,
      I1 => \wma_fifo_mem_reg[511][Data][23]_mux__2_n_0\,
      O => \wma_fifo_mem_reg[511][Data][23]_mux__8_n_0\,
      S => wma_read_fifo_addr(6)
    );
\wma_fifo_mem_reg[511][Data][23]_mux__9\: unisim.vcomponents.MUXF8
     port map (
      I0 => \wma_fifo_mem_reg[511][Data][23]_mux__3_n_0\,
      I1 => \wma_fifo_mem_reg[511][Data][23]_mux__4_n_0\,
      O => \wma_fifo_mem_reg[511][Data][23]_mux__9_n_0\,
      S => wma_read_fifo_addr(6)
    );
\wma_fifo_mem_reg[511][Data][23]_srl32\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => wma_read_fifo_addr(4 downto 0),
      CE => wma_word_done_d1,
      CLK => ACLK,
      D => update_wma_data(23),
      Q => \wma_fifo_mem_reg[511][Data][23]_srl32_n_0\,
      Q31 => \wma_fifo_mem_reg[511][Data][23]_srl32_n_1\
    );
\wma_fifo_mem_reg[511][Data][23]_srl32__0\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => wma_read_fifo_addr(4 downto 0),
      CE => wma_word_done_d1,
      CLK => ACLK,
      D => \wma_fifo_mem_reg[511][Data][23]_srl32_n_1\,
      Q => \wma_fifo_mem_reg[511][Data][23]_srl32__0_n_0\,
      Q31 => \wma_fifo_mem_reg[511][Data][23]_srl32__0_n_1\
    );
\wma_fifo_mem_reg[511][Data][23]_srl32__1\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => wma_read_fifo_addr(4 downto 0),
      CE => wma_word_done_d1,
      CLK => ACLK,
      D => \wma_fifo_mem_reg[511][Data][23]_srl32__0_n_1\,
      Q => \wma_fifo_mem_reg[511][Data][23]_srl32__1_n_0\,
      Q31 => \wma_fifo_mem_reg[511][Data][23]_srl32__1_n_1\
    );
\wma_fifo_mem_reg[511][Data][23]_srl32__10\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => wma_read_fifo_addr(4 downto 0),
      CE => wma_word_done_d1,
      CLK => ACLK,
      D => \wma_fifo_mem_reg[511][Data][23]_srl32__9_n_1\,
      Q => \wma_fifo_mem_reg[511][Data][23]_srl32__10_n_0\,
      Q31 => \wma_fifo_mem_reg[511][Data][23]_srl32__10_n_1\
    );
\wma_fifo_mem_reg[511][Data][23]_srl32__11\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => wma_read_fifo_addr(4 downto 0),
      CE => wma_word_done_d1,
      CLK => ACLK,
      D => \wma_fifo_mem_reg[511][Data][23]_srl32__10_n_1\,
      Q => \wma_fifo_mem_reg[511][Data][23]_srl32__11_n_0\,
      Q31 => \wma_fifo_mem_reg[511][Data][23]_srl32__11_n_1\
    );
\wma_fifo_mem_reg[511][Data][23]_srl32__12\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => wma_read_fifo_addr(4 downto 0),
      CE => wma_word_done_d1,
      CLK => ACLK,
      D => \wma_fifo_mem_reg[511][Data][23]_srl32__11_n_1\,
      Q => \wma_fifo_mem_reg[511][Data][23]_srl32__12_n_0\,
      Q31 => \wma_fifo_mem_reg[511][Data][23]_srl32__12_n_1\
    );
\wma_fifo_mem_reg[511][Data][23]_srl32__13\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => wma_read_fifo_addr(4 downto 0),
      CE => wma_word_done_d1,
      CLK => ACLK,
      D => \wma_fifo_mem_reg[511][Data][23]_srl32__12_n_1\,
      Q => \wma_fifo_mem_reg[511][Data][23]_srl32__13_n_0\,
      Q31 => \wma_fifo_mem_reg[511][Data][23]_srl32__13_n_1\
    );
\wma_fifo_mem_reg[511][Data][23]_srl32__14\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => wma_read_fifo_addr(4 downto 0),
      CE => wma_word_done_d1,
      CLK => ACLK,
      D => \wma_fifo_mem_reg[511][Data][23]_srl32__13_n_1\,
      Q => \wma_fifo_mem_reg[511][Data][23]_srl32__14_n_0\,
      Q31 => \NLW_wma_fifo_mem_reg[511][Data][23]_srl32__14_Q31_UNCONNECTED\
    );
\wma_fifo_mem_reg[511][Data][23]_srl32__2\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => wma_read_fifo_addr(4 downto 0),
      CE => wma_word_done_d1,
      CLK => ACLK,
      D => \wma_fifo_mem_reg[511][Data][23]_srl32__1_n_1\,
      Q => \wma_fifo_mem_reg[511][Data][23]_srl32__2_n_0\,
      Q31 => \wma_fifo_mem_reg[511][Data][23]_srl32__2_n_1\
    );
\wma_fifo_mem_reg[511][Data][23]_srl32__3\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => wma_read_fifo_addr(4 downto 0),
      CE => wma_word_done_d1,
      CLK => ACLK,
      D => \wma_fifo_mem_reg[511][Data][23]_srl32__2_n_1\,
      Q => \wma_fifo_mem_reg[511][Data][23]_srl32__3_n_0\,
      Q31 => \wma_fifo_mem_reg[511][Data][23]_srl32__3_n_1\
    );
\wma_fifo_mem_reg[511][Data][23]_srl32__4\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => wma_read_fifo_addr(4 downto 0),
      CE => wma_word_done_d1,
      CLK => ACLK,
      D => \wma_fifo_mem_reg[511][Data][23]_srl32__3_n_1\,
      Q => \wma_fifo_mem_reg[511][Data][23]_srl32__4_n_0\,
      Q31 => \wma_fifo_mem_reg[511][Data][23]_srl32__4_n_1\
    );
\wma_fifo_mem_reg[511][Data][23]_srl32__5\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => wma_read_fifo_addr(4 downto 0),
      CE => wma_word_done_d1,
      CLK => ACLK,
      D => \wma_fifo_mem_reg[511][Data][23]_srl32__4_n_1\,
      Q => \wma_fifo_mem_reg[511][Data][23]_srl32__5_n_0\,
      Q31 => \wma_fifo_mem_reg[511][Data][23]_srl32__5_n_1\
    );
\wma_fifo_mem_reg[511][Data][23]_srl32__6\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => wma_read_fifo_addr(4 downto 0),
      CE => wma_word_done_d1,
      CLK => ACLK,
      D => \wma_fifo_mem_reg[511][Data][23]_srl32__5_n_1\,
      Q => \wma_fifo_mem_reg[511][Data][23]_srl32__6_n_0\,
      Q31 => \wma_fifo_mem_reg[511][Data][23]_srl32__6_n_1\
    );
\wma_fifo_mem_reg[511][Data][23]_srl32__7\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => wma_read_fifo_addr(4 downto 0),
      CE => wma_word_done_d1,
      CLK => ACLK,
      D => \wma_fifo_mem_reg[511][Data][23]_srl32__6_n_1\,
      Q => \wma_fifo_mem_reg[511][Data][23]_srl32__7_n_0\,
      Q31 => \wma_fifo_mem_reg[511][Data][23]_srl32__7_n_1\
    );
\wma_fifo_mem_reg[511][Data][23]_srl32__8\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => wma_read_fifo_addr(4 downto 0),
      CE => wma_word_done_d1,
      CLK => ACLK,
      D => \wma_fifo_mem_reg[511][Data][23]_srl32__7_n_1\,
      Q => \wma_fifo_mem_reg[511][Data][23]_srl32__8_n_0\,
      Q31 => \wma_fifo_mem_reg[511][Data][23]_srl32__8_n_1\
    );
\wma_fifo_mem_reg[511][Data][23]_srl32__9\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => wma_read_fifo_addr(4 downto 0),
      CE => wma_word_done_d1,
      CLK => ACLK,
      D => \wma_fifo_mem_reg[511][Data][23]_srl32__8_n_1\,
      Q => \wma_fifo_mem_reg[511][Data][23]_srl32__9_n_0\,
      Q31 => \wma_fifo_mem_reg[511][Data][23]_srl32__9_n_1\
    );
\wma_fifo_mem_reg[511][Data][24]_mux\: unisim.vcomponents.MUXF7
     port map (
      I0 => \wma_fifo_mem_reg[511][Data][24]_srl32_n_0\,
      I1 => \wma_fifo_mem_reg[511][Data][24]_srl32__0_n_0\,
      O => \wma_fifo_mem_reg[511][Data][24]_mux_n_0\,
      S => wma_read_fifo_addr(5)
    );
\wma_fifo_mem_reg[511][Data][24]_mux__0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \wma_fifo_mem_reg[511][Data][24]_srl32__1_n_0\,
      I1 => \wma_fifo_mem_reg[511][Data][24]_srl32__2_n_0\,
      O => \wma_fifo_mem_reg[511][Data][24]_mux__0_n_0\,
      S => wma_read_fifo_addr(5)
    );
\wma_fifo_mem_reg[511][Data][24]_mux__1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \wma_fifo_mem_reg[511][Data][24]_srl32__3_n_0\,
      I1 => \wma_fifo_mem_reg[511][Data][24]_srl32__4_n_0\,
      O => \wma_fifo_mem_reg[511][Data][24]_mux__1_n_0\,
      S => wma_read_fifo_addr(5)
    );
\wma_fifo_mem_reg[511][Data][24]_mux__10\: unisim.vcomponents.MUXF8
     port map (
      I0 => \wma_fifo_mem_reg[511][Data][24]_mux__5_n_0\,
      I1 => \wma_fifo_mem_reg[511][Data][24]_mux__6_n_0\,
      O => \wma_fifo_mem_reg[511][Data][24]_mux__10_n_0\,
      S => wma_read_fifo_addr(6)
    );
\wma_fifo_mem_reg[511][Data][24]_mux__2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \wma_fifo_mem_reg[511][Data][24]_srl32__5_n_0\,
      I1 => \wma_fifo_mem_reg[511][Data][24]_srl32__6_n_0\,
      O => \wma_fifo_mem_reg[511][Data][24]_mux__2_n_0\,
      S => wma_read_fifo_addr(5)
    );
\wma_fifo_mem_reg[511][Data][24]_mux__3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \wma_fifo_mem_reg[511][Data][24]_srl32__7_n_0\,
      I1 => \wma_fifo_mem_reg[511][Data][24]_srl32__8_n_0\,
      O => \wma_fifo_mem_reg[511][Data][24]_mux__3_n_0\,
      S => wma_read_fifo_addr(5)
    );
\wma_fifo_mem_reg[511][Data][24]_mux__4\: unisim.vcomponents.MUXF7
     port map (
      I0 => \wma_fifo_mem_reg[511][Data][24]_srl32__9_n_0\,
      I1 => \wma_fifo_mem_reg[511][Data][24]_srl32__10_n_0\,
      O => \wma_fifo_mem_reg[511][Data][24]_mux__4_n_0\,
      S => wma_read_fifo_addr(5)
    );
\wma_fifo_mem_reg[511][Data][24]_mux__5\: unisim.vcomponents.MUXF7
     port map (
      I0 => \wma_fifo_mem_reg[511][Data][24]_srl32__11_n_0\,
      I1 => \wma_fifo_mem_reg[511][Data][24]_srl32__12_n_0\,
      O => \wma_fifo_mem_reg[511][Data][24]_mux__5_n_0\,
      S => wma_read_fifo_addr(5)
    );
\wma_fifo_mem_reg[511][Data][24]_mux__6\: unisim.vcomponents.MUXF7
     port map (
      I0 => \wma_fifo_mem_reg[511][Data][24]_srl32__13_n_0\,
      I1 => \wma_fifo_mem_reg[511][Data][24]_srl32__14_n_0\,
      O => \wma_fifo_mem_reg[511][Data][24]_mux__6_n_0\,
      S => wma_read_fifo_addr(5)
    );
\wma_fifo_mem_reg[511][Data][24]_mux__7\: unisim.vcomponents.MUXF8
     port map (
      I0 => \wma_fifo_mem_reg[511][Data][24]_mux_n_0\,
      I1 => \wma_fifo_mem_reg[511][Data][24]_mux__0_n_0\,
      O => \wma_fifo_mem_reg[511][Data][24]_mux__7_n_0\,
      S => wma_read_fifo_addr(6)
    );
\wma_fifo_mem_reg[511][Data][24]_mux__8\: unisim.vcomponents.MUXF8
     port map (
      I0 => \wma_fifo_mem_reg[511][Data][24]_mux__1_n_0\,
      I1 => \wma_fifo_mem_reg[511][Data][24]_mux__2_n_0\,
      O => \wma_fifo_mem_reg[511][Data][24]_mux__8_n_0\,
      S => wma_read_fifo_addr(6)
    );
\wma_fifo_mem_reg[511][Data][24]_mux__9\: unisim.vcomponents.MUXF8
     port map (
      I0 => \wma_fifo_mem_reg[511][Data][24]_mux__3_n_0\,
      I1 => \wma_fifo_mem_reg[511][Data][24]_mux__4_n_0\,
      O => \wma_fifo_mem_reg[511][Data][24]_mux__9_n_0\,
      S => wma_read_fifo_addr(6)
    );
\wma_fifo_mem_reg[511][Data][24]_srl32\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => wma_read_fifo_addr(4 downto 0),
      CE => wma_word_done_d1,
      CLK => ACLK,
      D => update_wma_data(24),
      Q => \wma_fifo_mem_reg[511][Data][24]_srl32_n_0\,
      Q31 => \wma_fifo_mem_reg[511][Data][24]_srl32_n_1\
    );
\wma_fifo_mem_reg[511][Data][24]_srl32__0\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => wma_read_fifo_addr(4 downto 0),
      CE => wma_word_done_d1,
      CLK => ACLK,
      D => \wma_fifo_mem_reg[511][Data][24]_srl32_n_1\,
      Q => \wma_fifo_mem_reg[511][Data][24]_srl32__0_n_0\,
      Q31 => \wma_fifo_mem_reg[511][Data][24]_srl32__0_n_1\
    );
\wma_fifo_mem_reg[511][Data][24]_srl32__1\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => wma_read_fifo_addr(4 downto 0),
      CE => wma_word_done_d1,
      CLK => ACLK,
      D => \wma_fifo_mem_reg[511][Data][24]_srl32__0_n_1\,
      Q => \wma_fifo_mem_reg[511][Data][24]_srl32__1_n_0\,
      Q31 => \wma_fifo_mem_reg[511][Data][24]_srl32__1_n_1\
    );
\wma_fifo_mem_reg[511][Data][24]_srl32__10\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => wma_read_fifo_addr(4 downto 0),
      CE => wma_word_done_d1,
      CLK => ACLK,
      D => \wma_fifo_mem_reg[511][Data][24]_srl32__9_n_1\,
      Q => \wma_fifo_mem_reg[511][Data][24]_srl32__10_n_0\,
      Q31 => \wma_fifo_mem_reg[511][Data][24]_srl32__10_n_1\
    );
\wma_fifo_mem_reg[511][Data][24]_srl32__11\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => wma_read_fifo_addr(4 downto 0),
      CE => wma_word_done_d1,
      CLK => ACLK,
      D => \wma_fifo_mem_reg[511][Data][24]_srl32__10_n_1\,
      Q => \wma_fifo_mem_reg[511][Data][24]_srl32__11_n_0\,
      Q31 => \wma_fifo_mem_reg[511][Data][24]_srl32__11_n_1\
    );
\wma_fifo_mem_reg[511][Data][24]_srl32__12\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => wma_read_fifo_addr(4 downto 0),
      CE => wma_word_done_d1,
      CLK => ACLK,
      D => \wma_fifo_mem_reg[511][Data][24]_srl32__11_n_1\,
      Q => \wma_fifo_mem_reg[511][Data][24]_srl32__12_n_0\,
      Q31 => \wma_fifo_mem_reg[511][Data][24]_srl32__12_n_1\
    );
\wma_fifo_mem_reg[511][Data][24]_srl32__13\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => wma_read_fifo_addr(4 downto 0),
      CE => wma_word_done_d1,
      CLK => ACLK,
      D => \wma_fifo_mem_reg[511][Data][24]_srl32__12_n_1\,
      Q => \wma_fifo_mem_reg[511][Data][24]_srl32__13_n_0\,
      Q31 => \wma_fifo_mem_reg[511][Data][24]_srl32__13_n_1\
    );
\wma_fifo_mem_reg[511][Data][24]_srl32__14\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => wma_read_fifo_addr(4 downto 0),
      CE => wma_word_done_d1,
      CLK => ACLK,
      D => \wma_fifo_mem_reg[511][Data][24]_srl32__13_n_1\,
      Q => \wma_fifo_mem_reg[511][Data][24]_srl32__14_n_0\,
      Q31 => \NLW_wma_fifo_mem_reg[511][Data][24]_srl32__14_Q31_UNCONNECTED\
    );
\wma_fifo_mem_reg[511][Data][24]_srl32__2\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => wma_read_fifo_addr(4 downto 0),
      CE => wma_word_done_d1,
      CLK => ACLK,
      D => \wma_fifo_mem_reg[511][Data][24]_srl32__1_n_1\,
      Q => \wma_fifo_mem_reg[511][Data][24]_srl32__2_n_0\,
      Q31 => \wma_fifo_mem_reg[511][Data][24]_srl32__2_n_1\
    );
\wma_fifo_mem_reg[511][Data][24]_srl32__3\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => wma_read_fifo_addr(4 downto 0),
      CE => wma_word_done_d1,
      CLK => ACLK,
      D => \wma_fifo_mem_reg[511][Data][24]_srl32__2_n_1\,
      Q => \wma_fifo_mem_reg[511][Data][24]_srl32__3_n_0\,
      Q31 => \wma_fifo_mem_reg[511][Data][24]_srl32__3_n_1\
    );
\wma_fifo_mem_reg[511][Data][24]_srl32__4\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => wma_read_fifo_addr(4 downto 0),
      CE => wma_word_done_d1,
      CLK => ACLK,
      D => \wma_fifo_mem_reg[511][Data][24]_srl32__3_n_1\,
      Q => \wma_fifo_mem_reg[511][Data][24]_srl32__4_n_0\,
      Q31 => \wma_fifo_mem_reg[511][Data][24]_srl32__4_n_1\
    );
\wma_fifo_mem_reg[511][Data][24]_srl32__5\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => wma_read_fifo_addr(4 downto 0),
      CE => wma_word_done_d1,
      CLK => ACLK,
      D => \wma_fifo_mem_reg[511][Data][24]_srl32__4_n_1\,
      Q => \wma_fifo_mem_reg[511][Data][24]_srl32__5_n_0\,
      Q31 => \wma_fifo_mem_reg[511][Data][24]_srl32__5_n_1\
    );
\wma_fifo_mem_reg[511][Data][24]_srl32__6\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => wma_read_fifo_addr(4 downto 0),
      CE => wma_word_done_d1,
      CLK => ACLK,
      D => \wma_fifo_mem_reg[511][Data][24]_srl32__5_n_1\,
      Q => \wma_fifo_mem_reg[511][Data][24]_srl32__6_n_0\,
      Q31 => \wma_fifo_mem_reg[511][Data][24]_srl32__6_n_1\
    );
\wma_fifo_mem_reg[511][Data][24]_srl32__7\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => wma_read_fifo_addr(4 downto 0),
      CE => wma_word_done_d1,
      CLK => ACLK,
      D => \wma_fifo_mem_reg[511][Data][24]_srl32__6_n_1\,
      Q => \wma_fifo_mem_reg[511][Data][24]_srl32__7_n_0\,
      Q31 => \wma_fifo_mem_reg[511][Data][24]_srl32__7_n_1\
    );
\wma_fifo_mem_reg[511][Data][24]_srl32__8\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => wma_read_fifo_addr(4 downto 0),
      CE => wma_word_done_d1,
      CLK => ACLK,
      D => \wma_fifo_mem_reg[511][Data][24]_srl32__7_n_1\,
      Q => \wma_fifo_mem_reg[511][Data][24]_srl32__8_n_0\,
      Q31 => \wma_fifo_mem_reg[511][Data][24]_srl32__8_n_1\
    );
\wma_fifo_mem_reg[511][Data][24]_srl32__9\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => wma_read_fifo_addr(4 downto 0),
      CE => wma_word_done_d1,
      CLK => ACLK,
      D => \wma_fifo_mem_reg[511][Data][24]_srl32__8_n_1\,
      Q => \wma_fifo_mem_reg[511][Data][24]_srl32__9_n_0\,
      Q31 => \wma_fifo_mem_reg[511][Data][24]_srl32__9_n_1\
    );
\wma_fifo_mem_reg[511][Data][25]_mux\: unisim.vcomponents.MUXF7
     port map (
      I0 => \wma_fifo_mem_reg[511][Data][25]_srl32_n_0\,
      I1 => \wma_fifo_mem_reg[511][Data][25]_srl32__0_n_0\,
      O => \wma_fifo_mem_reg[511][Data][25]_mux_n_0\,
      S => wma_read_fifo_addr(5)
    );
\wma_fifo_mem_reg[511][Data][25]_mux__0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \wma_fifo_mem_reg[511][Data][25]_srl32__1_n_0\,
      I1 => \wma_fifo_mem_reg[511][Data][25]_srl32__2_n_0\,
      O => \wma_fifo_mem_reg[511][Data][25]_mux__0_n_0\,
      S => wma_read_fifo_addr(5)
    );
\wma_fifo_mem_reg[511][Data][25]_mux__1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \wma_fifo_mem_reg[511][Data][25]_srl32__3_n_0\,
      I1 => \wma_fifo_mem_reg[511][Data][25]_srl32__4_n_0\,
      O => \wma_fifo_mem_reg[511][Data][25]_mux__1_n_0\,
      S => wma_read_fifo_addr(5)
    );
\wma_fifo_mem_reg[511][Data][25]_mux__10\: unisim.vcomponents.MUXF8
     port map (
      I0 => \wma_fifo_mem_reg[511][Data][25]_mux__5_n_0\,
      I1 => \wma_fifo_mem_reg[511][Data][25]_mux__6_n_0\,
      O => \wma_fifo_mem_reg[511][Data][25]_mux__10_n_0\,
      S => wma_read_fifo_addr(6)
    );
\wma_fifo_mem_reg[511][Data][25]_mux__2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \wma_fifo_mem_reg[511][Data][25]_srl32__5_n_0\,
      I1 => \wma_fifo_mem_reg[511][Data][25]_srl32__6_n_0\,
      O => \wma_fifo_mem_reg[511][Data][25]_mux__2_n_0\,
      S => wma_read_fifo_addr(5)
    );
\wma_fifo_mem_reg[511][Data][25]_mux__3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \wma_fifo_mem_reg[511][Data][25]_srl32__7_n_0\,
      I1 => \wma_fifo_mem_reg[511][Data][25]_srl32__8_n_0\,
      O => \wma_fifo_mem_reg[511][Data][25]_mux__3_n_0\,
      S => wma_read_fifo_addr(5)
    );
\wma_fifo_mem_reg[511][Data][25]_mux__4\: unisim.vcomponents.MUXF7
     port map (
      I0 => \wma_fifo_mem_reg[511][Data][25]_srl32__9_n_0\,
      I1 => \wma_fifo_mem_reg[511][Data][25]_srl32__10_n_0\,
      O => \wma_fifo_mem_reg[511][Data][25]_mux__4_n_0\,
      S => wma_read_fifo_addr(5)
    );
\wma_fifo_mem_reg[511][Data][25]_mux__5\: unisim.vcomponents.MUXF7
     port map (
      I0 => \wma_fifo_mem_reg[511][Data][25]_srl32__11_n_0\,
      I1 => \wma_fifo_mem_reg[511][Data][25]_srl32__12_n_0\,
      O => \wma_fifo_mem_reg[511][Data][25]_mux__5_n_0\,
      S => wma_read_fifo_addr(5)
    );
\wma_fifo_mem_reg[511][Data][25]_mux__6\: unisim.vcomponents.MUXF7
     port map (
      I0 => \wma_fifo_mem_reg[511][Data][25]_srl32__13_n_0\,
      I1 => \wma_fifo_mem_reg[511][Data][25]_srl32__14_n_0\,
      O => \wma_fifo_mem_reg[511][Data][25]_mux__6_n_0\,
      S => wma_read_fifo_addr(5)
    );
\wma_fifo_mem_reg[511][Data][25]_mux__7\: unisim.vcomponents.MUXF8
     port map (
      I0 => \wma_fifo_mem_reg[511][Data][25]_mux_n_0\,
      I1 => \wma_fifo_mem_reg[511][Data][25]_mux__0_n_0\,
      O => \wma_fifo_mem_reg[511][Data][25]_mux__7_n_0\,
      S => wma_read_fifo_addr(6)
    );
\wma_fifo_mem_reg[511][Data][25]_mux__8\: unisim.vcomponents.MUXF8
     port map (
      I0 => \wma_fifo_mem_reg[511][Data][25]_mux__1_n_0\,
      I1 => \wma_fifo_mem_reg[511][Data][25]_mux__2_n_0\,
      O => \wma_fifo_mem_reg[511][Data][25]_mux__8_n_0\,
      S => wma_read_fifo_addr(6)
    );
\wma_fifo_mem_reg[511][Data][25]_mux__9\: unisim.vcomponents.MUXF8
     port map (
      I0 => \wma_fifo_mem_reg[511][Data][25]_mux__3_n_0\,
      I1 => \wma_fifo_mem_reg[511][Data][25]_mux__4_n_0\,
      O => \wma_fifo_mem_reg[511][Data][25]_mux__9_n_0\,
      S => wma_read_fifo_addr(6)
    );
\wma_fifo_mem_reg[511][Data][25]_srl32\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => wma_read_fifo_addr(4 downto 0),
      CE => wma_word_done_d1,
      CLK => ACLK,
      D => update_wma_data(25),
      Q => \wma_fifo_mem_reg[511][Data][25]_srl32_n_0\,
      Q31 => \wma_fifo_mem_reg[511][Data][25]_srl32_n_1\
    );
\wma_fifo_mem_reg[511][Data][25]_srl32__0\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => wma_read_fifo_addr(4 downto 0),
      CE => wma_word_done_d1,
      CLK => ACLK,
      D => \wma_fifo_mem_reg[511][Data][25]_srl32_n_1\,
      Q => \wma_fifo_mem_reg[511][Data][25]_srl32__0_n_0\,
      Q31 => \wma_fifo_mem_reg[511][Data][25]_srl32__0_n_1\
    );
\wma_fifo_mem_reg[511][Data][25]_srl32__1\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => wma_read_fifo_addr(4 downto 0),
      CE => wma_word_done_d1,
      CLK => ACLK,
      D => \wma_fifo_mem_reg[511][Data][25]_srl32__0_n_1\,
      Q => \wma_fifo_mem_reg[511][Data][25]_srl32__1_n_0\,
      Q31 => \wma_fifo_mem_reg[511][Data][25]_srl32__1_n_1\
    );
\wma_fifo_mem_reg[511][Data][25]_srl32__10\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => wma_read_fifo_addr(4 downto 0),
      CE => wma_word_done_d1,
      CLK => ACLK,
      D => \wma_fifo_mem_reg[511][Data][25]_srl32__9_n_1\,
      Q => \wma_fifo_mem_reg[511][Data][25]_srl32__10_n_0\,
      Q31 => \wma_fifo_mem_reg[511][Data][25]_srl32__10_n_1\
    );
\wma_fifo_mem_reg[511][Data][25]_srl32__11\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => wma_read_fifo_addr(4 downto 0),
      CE => wma_word_done_d1,
      CLK => ACLK,
      D => \wma_fifo_mem_reg[511][Data][25]_srl32__10_n_1\,
      Q => \wma_fifo_mem_reg[511][Data][25]_srl32__11_n_0\,
      Q31 => \wma_fifo_mem_reg[511][Data][25]_srl32__11_n_1\
    );
\wma_fifo_mem_reg[511][Data][25]_srl32__12\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => wma_read_fifo_addr(4 downto 0),
      CE => wma_word_done_d1,
      CLK => ACLK,
      D => \wma_fifo_mem_reg[511][Data][25]_srl32__11_n_1\,
      Q => \wma_fifo_mem_reg[511][Data][25]_srl32__12_n_0\,
      Q31 => \wma_fifo_mem_reg[511][Data][25]_srl32__12_n_1\
    );
\wma_fifo_mem_reg[511][Data][25]_srl32__13\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => wma_read_fifo_addr(4 downto 0),
      CE => wma_word_done_d1,
      CLK => ACLK,
      D => \wma_fifo_mem_reg[511][Data][25]_srl32__12_n_1\,
      Q => \wma_fifo_mem_reg[511][Data][25]_srl32__13_n_0\,
      Q31 => \wma_fifo_mem_reg[511][Data][25]_srl32__13_n_1\
    );
\wma_fifo_mem_reg[511][Data][25]_srl32__14\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => wma_read_fifo_addr(4 downto 0),
      CE => wma_word_done_d1,
      CLK => ACLK,
      D => \wma_fifo_mem_reg[511][Data][25]_srl32__13_n_1\,
      Q => \wma_fifo_mem_reg[511][Data][25]_srl32__14_n_0\,
      Q31 => \NLW_wma_fifo_mem_reg[511][Data][25]_srl32__14_Q31_UNCONNECTED\
    );
\wma_fifo_mem_reg[511][Data][25]_srl32__2\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => wma_read_fifo_addr(4 downto 0),
      CE => wma_word_done_d1,
      CLK => ACLK,
      D => \wma_fifo_mem_reg[511][Data][25]_srl32__1_n_1\,
      Q => \wma_fifo_mem_reg[511][Data][25]_srl32__2_n_0\,
      Q31 => \wma_fifo_mem_reg[511][Data][25]_srl32__2_n_1\
    );
\wma_fifo_mem_reg[511][Data][25]_srl32__3\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => wma_read_fifo_addr(4 downto 0),
      CE => wma_word_done_d1,
      CLK => ACLK,
      D => \wma_fifo_mem_reg[511][Data][25]_srl32__2_n_1\,
      Q => \wma_fifo_mem_reg[511][Data][25]_srl32__3_n_0\,
      Q31 => \wma_fifo_mem_reg[511][Data][25]_srl32__3_n_1\
    );
\wma_fifo_mem_reg[511][Data][25]_srl32__4\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => wma_read_fifo_addr(4 downto 0),
      CE => wma_word_done_d1,
      CLK => ACLK,
      D => \wma_fifo_mem_reg[511][Data][25]_srl32__3_n_1\,
      Q => \wma_fifo_mem_reg[511][Data][25]_srl32__4_n_0\,
      Q31 => \wma_fifo_mem_reg[511][Data][25]_srl32__4_n_1\
    );
\wma_fifo_mem_reg[511][Data][25]_srl32__5\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => wma_read_fifo_addr(4 downto 0),
      CE => wma_word_done_d1,
      CLK => ACLK,
      D => \wma_fifo_mem_reg[511][Data][25]_srl32__4_n_1\,
      Q => \wma_fifo_mem_reg[511][Data][25]_srl32__5_n_0\,
      Q31 => \wma_fifo_mem_reg[511][Data][25]_srl32__5_n_1\
    );
\wma_fifo_mem_reg[511][Data][25]_srl32__6\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => wma_read_fifo_addr(4 downto 0),
      CE => wma_word_done_d1,
      CLK => ACLK,
      D => \wma_fifo_mem_reg[511][Data][25]_srl32__5_n_1\,
      Q => \wma_fifo_mem_reg[511][Data][25]_srl32__6_n_0\,
      Q31 => \wma_fifo_mem_reg[511][Data][25]_srl32__6_n_1\
    );
\wma_fifo_mem_reg[511][Data][25]_srl32__7\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => wma_read_fifo_addr(4 downto 0),
      CE => wma_word_done_d1,
      CLK => ACLK,
      D => \wma_fifo_mem_reg[511][Data][25]_srl32__6_n_1\,
      Q => \wma_fifo_mem_reg[511][Data][25]_srl32__7_n_0\,
      Q31 => \wma_fifo_mem_reg[511][Data][25]_srl32__7_n_1\
    );
\wma_fifo_mem_reg[511][Data][25]_srl32__8\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => wma_read_fifo_addr(4 downto 0),
      CE => wma_word_done_d1,
      CLK => ACLK,
      D => \wma_fifo_mem_reg[511][Data][25]_srl32__7_n_1\,
      Q => \wma_fifo_mem_reg[511][Data][25]_srl32__8_n_0\,
      Q31 => \wma_fifo_mem_reg[511][Data][25]_srl32__8_n_1\
    );
\wma_fifo_mem_reg[511][Data][25]_srl32__9\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => wma_read_fifo_addr(4 downto 0),
      CE => wma_word_done_d1,
      CLK => ACLK,
      D => \wma_fifo_mem_reg[511][Data][25]_srl32__8_n_1\,
      Q => \wma_fifo_mem_reg[511][Data][25]_srl32__9_n_0\,
      Q31 => \wma_fifo_mem_reg[511][Data][25]_srl32__9_n_1\
    );
\wma_fifo_mem_reg[511][Data][26]_mux\: unisim.vcomponents.MUXF7
     port map (
      I0 => \wma_fifo_mem_reg[511][Data][26]_srl32_n_0\,
      I1 => \wma_fifo_mem_reg[511][Data][26]_srl32__0_n_0\,
      O => \wma_fifo_mem_reg[511][Data][26]_mux_n_0\,
      S => wma_read_fifo_addr(5)
    );
\wma_fifo_mem_reg[511][Data][26]_mux__0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \wma_fifo_mem_reg[511][Data][26]_srl32__1_n_0\,
      I1 => \wma_fifo_mem_reg[511][Data][26]_srl32__2_n_0\,
      O => \wma_fifo_mem_reg[511][Data][26]_mux__0_n_0\,
      S => wma_read_fifo_addr(5)
    );
\wma_fifo_mem_reg[511][Data][26]_mux__1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \wma_fifo_mem_reg[511][Data][26]_srl32__3_n_0\,
      I1 => \wma_fifo_mem_reg[511][Data][26]_srl32__4_n_0\,
      O => \wma_fifo_mem_reg[511][Data][26]_mux__1_n_0\,
      S => wma_read_fifo_addr(5)
    );
\wma_fifo_mem_reg[511][Data][26]_mux__10\: unisim.vcomponents.MUXF8
     port map (
      I0 => \wma_fifo_mem_reg[511][Data][26]_mux__5_n_0\,
      I1 => \wma_fifo_mem_reg[511][Data][26]_mux__6_n_0\,
      O => \wma_fifo_mem_reg[511][Data][26]_mux__10_n_0\,
      S => wma_read_fifo_addr(6)
    );
\wma_fifo_mem_reg[511][Data][26]_mux__2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \wma_fifo_mem_reg[511][Data][26]_srl32__5_n_0\,
      I1 => \wma_fifo_mem_reg[511][Data][26]_srl32__6_n_0\,
      O => \wma_fifo_mem_reg[511][Data][26]_mux__2_n_0\,
      S => wma_read_fifo_addr(5)
    );
\wma_fifo_mem_reg[511][Data][26]_mux__3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \wma_fifo_mem_reg[511][Data][26]_srl32__7_n_0\,
      I1 => \wma_fifo_mem_reg[511][Data][26]_srl32__8_n_0\,
      O => \wma_fifo_mem_reg[511][Data][26]_mux__3_n_0\,
      S => wma_read_fifo_addr(5)
    );
\wma_fifo_mem_reg[511][Data][26]_mux__4\: unisim.vcomponents.MUXF7
     port map (
      I0 => \wma_fifo_mem_reg[511][Data][26]_srl32__9_n_0\,
      I1 => \wma_fifo_mem_reg[511][Data][26]_srl32__10_n_0\,
      O => \wma_fifo_mem_reg[511][Data][26]_mux__4_n_0\,
      S => wma_read_fifo_addr(5)
    );
\wma_fifo_mem_reg[511][Data][26]_mux__5\: unisim.vcomponents.MUXF7
     port map (
      I0 => \wma_fifo_mem_reg[511][Data][26]_srl32__11_n_0\,
      I1 => \wma_fifo_mem_reg[511][Data][26]_srl32__12_n_0\,
      O => \wma_fifo_mem_reg[511][Data][26]_mux__5_n_0\,
      S => wma_read_fifo_addr(5)
    );
\wma_fifo_mem_reg[511][Data][26]_mux__6\: unisim.vcomponents.MUXF7
     port map (
      I0 => \wma_fifo_mem_reg[511][Data][26]_srl32__13_n_0\,
      I1 => \wma_fifo_mem_reg[511][Data][26]_srl32__14_n_0\,
      O => \wma_fifo_mem_reg[511][Data][26]_mux__6_n_0\,
      S => wma_read_fifo_addr(5)
    );
\wma_fifo_mem_reg[511][Data][26]_mux__7\: unisim.vcomponents.MUXF8
     port map (
      I0 => \wma_fifo_mem_reg[511][Data][26]_mux_n_0\,
      I1 => \wma_fifo_mem_reg[511][Data][26]_mux__0_n_0\,
      O => \wma_fifo_mem_reg[511][Data][26]_mux__7_n_0\,
      S => wma_read_fifo_addr(6)
    );
\wma_fifo_mem_reg[511][Data][26]_mux__8\: unisim.vcomponents.MUXF8
     port map (
      I0 => \wma_fifo_mem_reg[511][Data][26]_mux__1_n_0\,
      I1 => \wma_fifo_mem_reg[511][Data][26]_mux__2_n_0\,
      O => \wma_fifo_mem_reg[511][Data][26]_mux__8_n_0\,
      S => wma_read_fifo_addr(6)
    );
\wma_fifo_mem_reg[511][Data][26]_mux__9\: unisim.vcomponents.MUXF8
     port map (
      I0 => \wma_fifo_mem_reg[511][Data][26]_mux__3_n_0\,
      I1 => \wma_fifo_mem_reg[511][Data][26]_mux__4_n_0\,
      O => \wma_fifo_mem_reg[511][Data][26]_mux__9_n_0\,
      S => wma_read_fifo_addr(6)
    );
\wma_fifo_mem_reg[511][Data][26]_srl32\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => wma_read_fifo_addr(4 downto 0),
      CE => wma_word_done_d1,
      CLK => ACLK,
      D => update_wma_data(26),
      Q => \wma_fifo_mem_reg[511][Data][26]_srl32_n_0\,
      Q31 => \wma_fifo_mem_reg[511][Data][26]_srl32_n_1\
    );
\wma_fifo_mem_reg[511][Data][26]_srl32__0\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => wma_read_fifo_addr(4 downto 0),
      CE => wma_word_done_d1,
      CLK => ACLK,
      D => \wma_fifo_mem_reg[511][Data][26]_srl32_n_1\,
      Q => \wma_fifo_mem_reg[511][Data][26]_srl32__0_n_0\,
      Q31 => \wma_fifo_mem_reg[511][Data][26]_srl32__0_n_1\
    );
\wma_fifo_mem_reg[511][Data][26]_srl32__1\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => wma_read_fifo_addr(4 downto 0),
      CE => wma_word_done_d1,
      CLK => ACLK,
      D => \wma_fifo_mem_reg[511][Data][26]_srl32__0_n_1\,
      Q => \wma_fifo_mem_reg[511][Data][26]_srl32__1_n_0\,
      Q31 => \wma_fifo_mem_reg[511][Data][26]_srl32__1_n_1\
    );
\wma_fifo_mem_reg[511][Data][26]_srl32__10\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => wma_read_fifo_addr(4 downto 0),
      CE => wma_word_done_d1,
      CLK => ACLK,
      D => \wma_fifo_mem_reg[511][Data][26]_srl32__9_n_1\,
      Q => \wma_fifo_mem_reg[511][Data][26]_srl32__10_n_0\,
      Q31 => \wma_fifo_mem_reg[511][Data][26]_srl32__10_n_1\
    );
\wma_fifo_mem_reg[511][Data][26]_srl32__11\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => wma_read_fifo_addr(4 downto 0),
      CE => wma_word_done_d1,
      CLK => ACLK,
      D => \wma_fifo_mem_reg[511][Data][26]_srl32__10_n_1\,
      Q => \wma_fifo_mem_reg[511][Data][26]_srl32__11_n_0\,
      Q31 => \wma_fifo_mem_reg[511][Data][26]_srl32__11_n_1\
    );
\wma_fifo_mem_reg[511][Data][26]_srl32__12\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => wma_read_fifo_addr(4 downto 0),
      CE => wma_word_done_d1,
      CLK => ACLK,
      D => \wma_fifo_mem_reg[511][Data][26]_srl32__11_n_1\,
      Q => \wma_fifo_mem_reg[511][Data][26]_srl32__12_n_0\,
      Q31 => \wma_fifo_mem_reg[511][Data][26]_srl32__12_n_1\
    );
\wma_fifo_mem_reg[511][Data][26]_srl32__13\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => wma_read_fifo_addr(4 downto 0),
      CE => wma_word_done_d1,
      CLK => ACLK,
      D => \wma_fifo_mem_reg[511][Data][26]_srl32__12_n_1\,
      Q => \wma_fifo_mem_reg[511][Data][26]_srl32__13_n_0\,
      Q31 => \wma_fifo_mem_reg[511][Data][26]_srl32__13_n_1\
    );
\wma_fifo_mem_reg[511][Data][26]_srl32__14\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => wma_read_fifo_addr(4 downto 0),
      CE => wma_word_done_d1,
      CLK => ACLK,
      D => \wma_fifo_mem_reg[511][Data][26]_srl32__13_n_1\,
      Q => \wma_fifo_mem_reg[511][Data][26]_srl32__14_n_0\,
      Q31 => \NLW_wma_fifo_mem_reg[511][Data][26]_srl32__14_Q31_UNCONNECTED\
    );
\wma_fifo_mem_reg[511][Data][26]_srl32__2\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => wma_read_fifo_addr(4 downto 0),
      CE => wma_word_done_d1,
      CLK => ACLK,
      D => \wma_fifo_mem_reg[511][Data][26]_srl32__1_n_1\,
      Q => \wma_fifo_mem_reg[511][Data][26]_srl32__2_n_0\,
      Q31 => \wma_fifo_mem_reg[511][Data][26]_srl32__2_n_1\
    );
\wma_fifo_mem_reg[511][Data][26]_srl32__3\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => wma_read_fifo_addr(4 downto 0),
      CE => wma_word_done_d1,
      CLK => ACLK,
      D => \wma_fifo_mem_reg[511][Data][26]_srl32__2_n_1\,
      Q => \wma_fifo_mem_reg[511][Data][26]_srl32__3_n_0\,
      Q31 => \wma_fifo_mem_reg[511][Data][26]_srl32__3_n_1\
    );
\wma_fifo_mem_reg[511][Data][26]_srl32__4\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => wma_read_fifo_addr(4 downto 0),
      CE => wma_word_done_d1,
      CLK => ACLK,
      D => \wma_fifo_mem_reg[511][Data][26]_srl32__3_n_1\,
      Q => \wma_fifo_mem_reg[511][Data][26]_srl32__4_n_0\,
      Q31 => \wma_fifo_mem_reg[511][Data][26]_srl32__4_n_1\
    );
\wma_fifo_mem_reg[511][Data][26]_srl32__5\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => wma_read_fifo_addr(4 downto 0),
      CE => wma_word_done_d1,
      CLK => ACLK,
      D => \wma_fifo_mem_reg[511][Data][26]_srl32__4_n_1\,
      Q => \wma_fifo_mem_reg[511][Data][26]_srl32__5_n_0\,
      Q31 => \wma_fifo_mem_reg[511][Data][26]_srl32__5_n_1\
    );
\wma_fifo_mem_reg[511][Data][26]_srl32__6\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => wma_read_fifo_addr(4 downto 0),
      CE => wma_word_done_d1,
      CLK => ACLK,
      D => \wma_fifo_mem_reg[511][Data][26]_srl32__5_n_1\,
      Q => \wma_fifo_mem_reg[511][Data][26]_srl32__6_n_0\,
      Q31 => \wma_fifo_mem_reg[511][Data][26]_srl32__6_n_1\
    );
\wma_fifo_mem_reg[511][Data][26]_srl32__7\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => wma_read_fifo_addr(4 downto 0),
      CE => wma_word_done_d1,
      CLK => ACLK,
      D => \wma_fifo_mem_reg[511][Data][26]_srl32__6_n_1\,
      Q => \wma_fifo_mem_reg[511][Data][26]_srl32__7_n_0\,
      Q31 => \wma_fifo_mem_reg[511][Data][26]_srl32__7_n_1\
    );
\wma_fifo_mem_reg[511][Data][26]_srl32__8\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => wma_read_fifo_addr(4 downto 0),
      CE => wma_word_done_d1,
      CLK => ACLK,
      D => \wma_fifo_mem_reg[511][Data][26]_srl32__7_n_1\,
      Q => \wma_fifo_mem_reg[511][Data][26]_srl32__8_n_0\,
      Q31 => \wma_fifo_mem_reg[511][Data][26]_srl32__8_n_1\
    );
\wma_fifo_mem_reg[511][Data][26]_srl32__9\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => wma_read_fifo_addr(4 downto 0),
      CE => wma_word_done_d1,
      CLK => ACLK,
      D => \wma_fifo_mem_reg[511][Data][26]_srl32__8_n_1\,
      Q => \wma_fifo_mem_reg[511][Data][26]_srl32__9_n_0\,
      Q31 => \wma_fifo_mem_reg[511][Data][26]_srl32__9_n_1\
    );
\wma_fifo_mem_reg[511][Data][27]_mux\: unisim.vcomponents.MUXF7
     port map (
      I0 => \wma_fifo_mem_reg[511][Data][27]_srl32_n_0\,
      I1 => \wma_fifo_mem_reg[511][Data][27]_srl32__0_n_0\,
      O => \wma_fifo_mem_reg[511][Data][27]_mux_n_0\,
      S => wma_read_fifo_addr(5)
    );
\wma_fifo_mem_reg[511][Data][27]_mux__0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \wma_fifo_mem_reg[511][Data][27]_srl32__1_n_0\,
      I1 => \wma_fifo_mem_reg[511][Data][27]_srl32__2_n_0\,
      O => \wma_fifo_mem_reg[511][Data][27]_mux__0_n_0\,
      S => wma_read_fifo_addr(5)
    );
\wma_fifo_mem_reg[511][Data][27]_mux__1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \wma_fifo_mem_reg[511][Data][27]_srl32__3_n_0\,
      I1 => \wma_fifo_mem_reg[511][Data][27]_srl32__4_n_0\,
      O => \wma_fifo_mem_reg[511][Data][27]_mux__1_n_0\,
      S => wma_read_fifo_addr(5)
    );
\wma_fifo_mem_reg[511][Data][27]_mux__10\: unisim.vcomponents.MUXF8
     port map (
      I0 => \wma_fifo_mem_reg[511][Data][27]_mux__5_n_0\,
      I1 => \wma_fifo_mem_reg[511][Data][27]_mux__6_n_0\,
      O => \wma_fifo_mem_reg[511][Data][27]_mux__10_n_0\,
      S => wma_read_fifo_addr(6)
    );
\wma_fifo_mem_reg[511][Data][27]_mux__2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \wma_fifo_mem_reg[511][Data][27]_srl32__5_n_0\,
      I1 => \wma_fifo_mem_reg[511][Data][27]_srl32__6_n_0\,
      O => \wma_fifo_mem_reg[511][Data][27]_mux__2_n_0\,
      S => wma_read_fifo_addr(5)
    );
\wma_fifo_mem_reg[511][Data][27]_mux__3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \wma_fifo_mem_reg[511][Data][27]_srl32__7_n_0\,
      I1 => \wma_fifo_mem_reg[511][Data][27]_srl32__8_n_0\,
      O => \wma_fifo_mem_reg[511][Data][27]_mux__3_n_0\,
      S => wma_read_fifo_addr(5)
    );
\wma_fifo_mem_reg[511][Data][27]_mux__4\: unisim.vcomponents.MUXF7
     port map (
      I0 => \wma_fifo_mem_reg[511][Data][27]_srl32__9_n_0\,
      I1 => \wma_fifo_mem_reg[511][Data][27]_srl32__10_n_0\,
      O => \wma_fifo_mem_reg[511][Data][27]_mux__4_n_0\,
      S => wma_read_fifo_addr(5)
    );
\wma_fifo_mem_reg[511][Data][27]_mux__5\: unisim.vcomponents.MUXF7
     port map (
      I0 => \wma_fifo_mem_reg[511][Data][27]_srl32__11_n_0\,
      I1 => \wma_fifo_mem_reg[511][Data][27]_srl32__12_n_0\,
      O => \wma_fifo_mem_reg[511][Data][27]_mux__5_n_0\,
      S => wma_read_fifo_addr(5)
    );
\wma_fifo_mem_reg[511][Data][27]_mux__6\: unisim.vcomponents.MUXF7
     port map (
      I0 => \wma_fifo_mem_reg[511][Data][27]_srl32__13_n_0\,
      I1 => \wma_fifo_mem_reg[511][Data][27]_srl32__14_n_0\,
      O => \wma_fifo_mem_reg[511][Data][27]_mux__6_n_0\,
      S => wma_read_fifo_addr(5)
    );
\wma_fifo_mem_reg[511][Data][27]_mux__7\: unisim.vcomponents.MUXF8
     port map (
      I0 => \wma_fifo_mem_reg[511][Data][27]_mux_n_0\,
      I1 => \wma_fifo_mem_reg[511][Data][27]_mux__0_n_0\,
      O => \wma_fifo_mem_reg[511][Data][27]_mux__7_n_0\,
      S => wma_read_fifo_addr(6)
    );
\wma_fifo_mem_reg[511][Data][27]_mux__8\: unisim.vcomponents.MUXF8
     port map (
      I0 => \wma_fifo_mem_reg[511][Data][27]_mux__1_n_0\,
      I1 => \wma_fifo_mem_reg[511][Data][27]_mux__2_n_0\,
      O => \wma_fifo_mem_reg[511][Data][27]_mux__8_n_0\,
      S => wma_read_fifo_addr(6)
    );
\wma_fifo_mem_reg[511][Data][27]_mux__9\: unisim.vcomponents.MUXF8
     port map (
      I0 => \wma_fifo_mem_reg[511][Data][27]_mux__3_n_0\,
      I1 => \wma_fifo_mem_reg[511][Data][27]_mux__4_n_0\,
      O => \wma_fifo_mem_reg[511][Data][27]_mux__9_n_0\,
      S => wma_read_fifo_addr(6)
    );
\wma_fifo_mem_reg[511][Data][27]_srl32\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => wma_read_fifo_addr(4 downto 0),
      CE => wma_word_done_d1,
      CLK => ACLK,
      D => update_wma_data(27),
      Q => \wma_fifo_mem_reg[511][Data][27]_srl32_n_0\,
      Q31 => \wma_fifo_mem_reg[511][Data][27]_srl32_n_1\
    );
\wma_fifo_mem_reg[511][Data][27]_srl32__0\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => wma_read_fifo_addr(4 downto 0),
      CE => wma_word_done_d1,
      CLK => ACLK,
      D => \wma_fifo_mem_reg[511][Data][27]_srl32_n_1\,
      Q => \wma_fifo_mem_reg[511][Data][27]_srl32__0_n_0\,
      Q31 => \wma_fifo_mem_reg[511][Data][27]_srl32__0_n_1\
    );
\wma_fifo_mem_reg[511][Data][27]_srl32__1\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => wma_read_fifo_addr(4 downto 0),
      CE => wma_word_done_d1,
      CLK => ACLK,
      D => \wma_fifo_mem_reg[511][Data][27]_srl32__0_n_1\,
      Q => \wma_fifo_mem_reg[511][Data][27]_srl32__1_n_0\,
      Q31 => \wma_fifo_mem_reg[511][Data][27]_srl32__1_n_1\
    );
\wma_fifo_mem_reg[511][Data][27]_srl32__10\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => wma_read_fifo_addr(4 downto 0),
      CE => wma_word_done_d1,
      CLK => ACLK,
      D => \wma_fifo_mem_reg[511][Data][27]_srl32__9_n_1\,
      Q => \wma_fifo_mem_reg[511][Data][27]_srl32__10_n_0\,
      Q31 => \wma_fifo_mem_reg[511][Data][27]_srl32__10_n_1\
    );
\wma_fifo_mem_reg[511][Data][27]_srl32__11\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => wma_read_fifo_addr(4 downto 0),
      CE => wma_word_done_d1,
      CLK => ACLK,
      D => \wma_fifo_mem_reg[511][Data][27]_srl32__10_n_1\,
      Q => \wma_fifo_mem_reg[511][Data][27]_srl32__11_n_0\,
      Q31 => \wma_fifo_mem_reg[511][Data][27]_srl32__11_n_1\
    );
\wma_fifo_mem_reg[511][Data][27]_srl32__12\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => wma_read_fifo_addr(4 downto 0),
      CE => wma_word_done_d1,
      CLK => ACLK,
      D => \wma_fifo_mem_reg[511][Data][27]_srl32__11_n_1\,
      Q => \wma_fifo_mem_reg[511][Data][27]_srl32__12_n_0\,
      Q31 => \wma_fifo_mem_reg[511][Data][27]_srl32__12_n_1\
    );
\wma_fifo_mem_reg[511][Data][27]_srl32__13\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => wma_read_fifo_addr(4 downto 0),
      CE => wma_word_done_d1,
      CLK => ACLK,
      D => \wma_fifo_mem_reg[511][Data][27]_srl32__12_n_1\,
      Q => \wma_fifo_mem_reg[511][Data][27]_srl32__13_n_0\,
      Q31 => \wma_fifo_mem_reg[511][Data][27]_srl32__13_n_1\
    );
\wma_fifo_mem_reg[511][Data][27]_srl32__14\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => wma_read_fifo_addr(4 downto 0),
      CE => wma_word_done_d1,
      CLK => ACLK,
      D => \wma_fifo_mem_reg[511][Data][27]_srl32__13_n_1\,
      Q => \wma_fifo_mem_reg[511][Data][27]_srl32__14_n_0\,
      Q31 => \NLW_wma_fifo_mem_reg[511][Data][27]_srl32__14_Q31_UNCONNECTED\
    );
\wma_fifo_mem_reg[511][Data][27]_srl32__2\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => wma_read_fifo_addr(4 downto 0),
      CE => wma_word_done_d1,
      CLK => ACLK,
      D => \wma_fifo_mem_reg[511][Data][27]_srl32__1_n_1\,
      Q => \wma_fifo_mem_reg[511][Data][27]_srl32__2_n_0\,
      Q31 => \wma_fifo_mem_reg[511][Data][27]_srl32__2_n_1\
    );
\wma_fifo_mem_reg[511][Data][27]_srl32__3\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => wma_read_fifo_addr(4 downto 0),
      CE => wma_word_done_d1,
      CLK => ACLK,
      D => \wma_fifo_mem_reg[511][Data][27]_srl32__2_n_1\,
      Q => \wma_fifo_mem_reg[511][Data][27]_srl32__3_n_0\,
      Q31 => \wma_fifo_mem_reg[511][Data][27]_srl32__3_n_1\
    );
\wma_fifo_mem_reg[511][Data][27]_srl32__4\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => wma_read_fifo_addr(4 downto 0),
      CE => wma_word_done_d1,
      CLK => ACLK,
      D => \wma_fifo_mem_reg[511][Data][27]_srl32__3_n_1\,
      Q => \wma_fifo_mem_reg[511][Data][27]_srl32__4_n_0\,
      Q31 => \wma_fifo_mem_reg[511][Data][27]_srl32__4_n_1\
    );
\wma_fifo_mem_reg[511][Data][27]_srl32__5\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => wma_read_fifo_addr(4 downto 0),
      CE => wma_word_done_d1,
      CLK => ACLK,
      D => \wma_fifo_mem_reg[511][Data][27]_srl32__4_n_1\,
      Q => \wma_fifo_mem_reg[511][Data][27]_srl32__5_n_0\,
      Q31 => \wma_fifo_mem_reg[511][Data][27]_srl32__5_n_1\
    );
\wma_fifo_mem_reg[511][Data][27]_srl32__6\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => wma_read_fifo_addr(4 downto 0),
      CE => wma_word_done_d1,
      CLK => ACLK,
      D => \wma_fifo_mem_reg[511][Data][27]_srl32__5_n_1\,
      Q => \wma_fifo_mem_reg[511][Data][27]_srl32__6_n_0\,
      Q31 => \wma_fifo_mem_reg[511][Data][27]_srl32__6_n_1\
    );
\wma_fifo_mem_reg[511][Data][27]_srl32__7\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => wma_read_fifo_addr(4 downto 0),
      CE => wma_word_done_d1,
      CLK => ACLK,
      D => \wma_fifo_mem_reg[511][Data][27]_srl32__6_n_1\,
      Q => \wma_fifo_mem_reg[511][Data][27]_srl32__7_n_0\,
      Q31 => \wma_fifo_mem_reg[511][Data][27]_srl32__7_n_1\
    );
\wma_fifo_mem_reg[511][Data][27]_srl32__8\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => wma_read_fifo_addr(4 downto 0),
      CE => wma_word_done_d1,
      CLK => ACLK,
      D => \wma_fifo_mem_reg[511][Data][27]_srl32__7_n_1\,
      Q => \wma_fifo_mem_reg[511][Data][27]_srl32__8_n_0\,
      Q31 => \wma_fifo_mem_reg[511][Data][27]_srl32__8_n_1\
    );
\wma_fifo_mem_reg[511][Data][27]_srl32__9\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => wma_read_fifo_addr(4 downto 0),
      CE => wma_word_done_d1,
      CLK => ACLK,
      D => \wma_fifo_mem_reg[511][Data][27]_srl32__8_n_1\,
      Q => \wma_fifo_mem_reg[511][Data][27]_srl32__9_n_0\,
      Q31 => \wma_fifo_mem_reg[511][Data][27]_srl32__9_n_1\
    );
\wma_fifo_mem_reg[511][Data][28]_mux\: unisim.vcomponents.MUXF7
     port map (
      I0 => \wma_fifo_mem_reg[511][Data][28]_srl32_n_0\,
      I1 => \wma_fifo_mem_reg[511][Data][28]_srl32__0_n_0\,
      O => \wma_fifo_mem_reg[511][Data][28]_mux_n_0\,
      S => wma_read_fifo_addr(5)
    );
\wma_fifo_mem_reg[511][Data][28]_mux__0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \wma_fifo_mem_reg[511][Data][28]_srl32__1_n_0\,
      I1 => \wma_fifo_mem_reg[511][Data][28]_srl32__2_n_0\,
      O => \wma_fifo_mem_reg[511][Data][28]_mux__0_n_0\,
      S => wma_read_fifo_addr(5)
    );
\wma_fifo_mem_reg[511][Data][28]_mux__1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \wma_fifo_mem_reg[511][Data][28]_srl32__3_n_0\,
      I1 => \wma_fifo_mem_reg[511][Data][28]_srl32__4_n_0\,
      O => \wma_fifo_mem_reg[511][Data][28]_mux__1_n_0\,
      S => wma_read_fifo_addr(5)
    );
\wma_fifo_mem_reg[511][Data][28]_mux__10\: unisim.vcomponents.MUXF8
     port map (
      I0 => \wma_fifo_mem_reg[511][Data][28]_mux__5_n_0\,
      I1 => \wma_fifo_mem_reg[511][Data][28]_mux__6_n_0\,
      O => \wma_fifo_mem_reg[511][Data][28]_mux__10_n_0\,
      S => wma_read_fifo_addr(6)
    );
\wma_fifo_mem_reg[511][Data][28]_mux__2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \wma_fifo_mem_reg[511][Data][28]_srl32__5_n_0\,
      I1 => \wma_fifo_mem_reg[511][Data][28]_srl32__6_n_0\,
      O => \wma_fifo_mem_reg[511][Data][28]_mux__2_n_0\,
      S => wma_read_fifo_addr(5)
    );
\wma_fifo_mem_reg[511][Data][28]_mux__3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \wma_fifo_mem_reg[511][Data][28]_srl32__7_n_0\,
      I1 => \wma_fifo_mem_reg[511][Data][28]_srl32__8_n_0\,
      O => \wma_fifo_mem_reg[511][Data][28]_mux__3_n_0\,
      S => wma_read_fifo_addr(5)
    );
\wma_fifo_mem_reg[511][Data][28]_mux__4\: unisim.vcomponents.MUXF7
     port map (
      I0 => \wma_fifo_mem_reg[511][Data][28]_srl32__9_n_0\,
      I1 => \wma_fifo_mem_reg[511][Data][28]_srl32__10_n_0\,
      O => \wma_fifo_mem_reg[511][Data][28]_mux__4_n_0\,
      S => wma_read_fifo_addr(5)
    );
\wma_fifo_mem_reg[511][Data][28]_mux__5\: unisim.vcomponents.MUXF7
     port map (
      I0 => \wma_fifo_mem_reg[511][Data][28]_srl32__11_n_0\,
      I1 => \wma_fifo_mem_reg[511][Data][28]_srl32__12_n_0\,
      O => \wma_fifo_mem_reg[511][Data][28]_mux__5_n_0\,
      S => wma_read_fifo_addr(5)
    );
\wma_fifo_mem_reg[511][Data][28]_mux__6\: unisim.vcomponents.MUXF7
     port map (
      I0 => \wma_fifo_mem_reg[511][Data][28]_srl32__13_n_0\,
      I1 => \wma_fifo_mem_reg[511][Data][28]_srl32__14_n_0\,
      O => \wma_fifo_mem_reg[511][Data][28]_mux__6_n_0\,
      S => wma_read_fifo_addr(5)
    );
\wma_fifo_mem_reg[511][Data][28]_mux__7\: unisim.vcomponents.MUXF8
     port map (
      I0 => \wma_fifo_mem_reg[511][Data][28]_mux_n_0\,
      I1 => \wma_fifo_mem_reg[511][Data][28]_mux__0_n_0\,
      O => \wma_fifo_mem_reg[511][Data][28]_mux__7_n_0\,
      S => wma_read_fifo_addr(6)
    );
\wma_fifo_mem_reg[511][Data][28]_mux__8\: unisim.vcomponents.MUXF8
     port map (
      I0 => \wma_fifo_mem_reg[511][Data][28]_mux__1_n_0\,
      I1 => \wma_fifo_mem_reg[511][Data][28]_mux__2_n_0\,
      O => \wma_fifo_mem_reg[511][Data][28]_mux__8_n_0\,
      S => wma_read_fifo_addr(6)
    );
\wma_fifo_mem_reg[511][Data][28]_mux__9\: unisim.vcomponents.MUXF8
     port map (
      I0 => \wma_fifo_mem_reg[511][Data][28]_mux__3_n_0\,
      I1 => \wma_fifo_mem_reg[511][Data][28]_mux__4_n_0\,
      O => \wma_fifo_mem_reg[511][Data][28]_mux__9_n_0\,
      S => wma_read_fifo_addr(6)
    );
\wma_fifo_mem_reg[511][Data][28]_srl32\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => wma_read_fifo_addr(4 downto 0),
      CE => wma_word_done_d1,
      CLK => ACLK,
      D => update_wma_data(28),
      Q => \wma_fifo_mem_reg[511][Data][28]_srl32_n_0\,
      Q31 => \wma_fifo_mem_reg[511][Data][28]_srl32_n_1\
    );
\wma_fifo_mem_reg[511][Data][28]_srl32__0\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => wma_read_fifo_addr(4 downto 0),
      CE => wma_word_done_d1,
      CLK => ACLK,
      D => \wma_fifo_mem_reg[511][Data][28]_srl32_n_1\,
      Q => \wma_fifo_mem_reg[511][Data][28]_srl32__0_n_0\,
      Q31 => \wma_fifo_mem_reg[511][Data][28]_srl32__0_n_1\
    );
\wma_fifo_mem_reg[511][Data][28]_srl32__1\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => wma_read_fifo_addr(4 downto 0),
      CE => wma_word_done_d1,
      CLK => ACLK,
      D => \wma_fifo_mem_reg[511][Data][28]_srl32__0_n_1\,
      Q => \wma_fifo_mem_reg[511][Data][28]_srl32__1_n_0\,
      Q31 => \wma_fifo_mem_reg[511][Data][28]_srl32__1_n_1\
    );
\wma_fifo_mem_reg[511][Data][28]_srl32__10\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => wma_read_fifo_addr(4 downto 0),
      CE => wma_word_done_d1,
      CLK => ACLK,
      D => \wma_fifo_mem_reg[511][Data][28]_srl32__9_n_1\,
      Q => \wma_fifo_mem_reg[511][Data][28]_srl32__10_n_0\,
      Q31 => \wma_fifo_mem_reg[511][Data][28]_srl32__10_n_1\
    );
\wma_fifo_mem_reg[511][Data][28]_srl32__11\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => wma_read_fifo_addr(4 downto 0),
      CE => wma_word_done_d1,
      CLK => ACLK,
      D => \wma_fifo_mem_reg[511][Data][28]_srl32__10_n_1\,
      Q => \wma_fifo_mem_reg[511][Data][28]_srl32__11_n_0\,
      Q31 => \wma_fifo_mem_reg[511][Data][28]_srl32__11_n_1\
    );
\wma_fifo_mem_reg[511][Data][28]_srl32__12\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => wma_read_fifo_addr(4 downto 0),
      CE => wma_word_done_d1,
      CLK => ACLK,
      D => \wma_fifo_mem_reg[511][Data][28]_srl32__11_n_1\,
      Q => \wma_fifo_mem_reg[511][Data][28]_srl32__12_n_0\,
      Q31 => \wma_fifo_mem_reg[511][Data][28]_srl32__12_n_1\
    );
\wma_fifo_mem_reg[511][Data][28]_srl32__13\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => wma_read_fifo_addr(4 downto 0),
      CE => wma_word_done_d1,
      CLK => ACLK,
      D => \wma_fifo_mem_reg[511][Data][28]_srl32__12_n_1\,
      Q => \wma_fifo_mem_reg[511][Data][28]_srl32__13_n_0\,
      Q31 => \wma_fifo_mem_reg[511][Data][28]_srl32__13_n_1\
    );
\wma_fifo_mem_reg[511][Data][28]_srl32__14\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => wma_read_fifo_addr(4 downto 0),
      CE => wma_word_done_d1,
      CLK => ACLK,
      D => \wma_fifo_mem_reg[511][Data][28]_srl32__13_n_1\,
      Q => \wma_fifo_mem_reg[511][Data][28]_srl32__14_n_0\,
      Q31 => \NLW_wma_fifo_mem_reg[511][Data][28]_srl32__14_Q31_UNCONNECTED\
    );
\wma_fifo_mem_reg[511][Data][28]_srl32__2\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => wma_read_fifo_addr(4 downto 0),
      CE => wma_word_done_d1,
      CLK => ACLK,
      D => \wma_fifo_mem_reg[511][Data][28]_srl32__1_n_1\,
      Q => \wma_fifo_mem_reg[511][Data][28]_srl32__2_n_0\,
      Q31 => \wma_fifo_mem_reg[511][Data][28]_srl32__2_n_1\
    );
\wma_fifo_mem_reg[511][Data][28]_srl32__3\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => wma_read_fifo_addr(4 downto 0),
      CE => wma_word_done_d1,
      CLK => ACLK,
      D => \wma_fifo_mem_reg[511][Data][28]_srl32__2_n_1\,
      Q => \wma_fifo_mem_reg[511][Data][28]_srl32__3_n_0\,
      Q31 => \wma_fifo_mem_reg[511][Data][28]_srl32__3_n_1\
    );
\wma_fifo_mem_reg[511][Data][28]_srl32__4\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => wma_read_fifo_addr(4 downto 0),
      CE => wma_word_done_d1,
      CLK => ACLK,
      D => \wma_fifo_mem_reg[511][Data][28]_srl32__3_n_1\,
      Q => \wma_fifo_mem_reg[511][Data][28]_srl32__4_n_0\,
      Q31 => \wma_fifo_mem_reg[511][Data][28]_srl32__4_n_1\
    );
\wma_fifo_mem_reg[511][Data][28]_srl32__5\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => wma_read_fifo_addr(4 downto 0),
      CE => wma_word_done_d1,
      CLK => ACLK,
      D => \wma_fifo_mem_reg[511][Data][28]_srl32__4_n_1\,
      Q => \wma_fifo_mem_reg[511][Data][28]_srl32__5_n_0\,
      Q31 => \wma_fifo_mem_reg[511][Data][28]_srl32__5_n_1\
    );
\wma_fifo_mem_reg[511][Data][28]_srl32__6\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => wma_read_fifo_addr(4 downto 0),
      CE => wma_word_done_d1,
      CLK => ACLK,
      D => \wma_fifo_mem_reg[511][Data][28]_srl32__5_n_1\,
      Q => \wma_fifo_mem_reg[511][Data][28]_srl32__6_n_0\,
      Q31 => \wma_fifo_mem_reg[511][Data][28]_srl32__6_n_1\
    );
\wma_fifo_mem_reg[511][Data][28]_srl32__7\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => wma_read_fifo_addr(4 downto 0),
      CE => wma_word_done_d1,
      CLK => ACLK,
      D => \wma_fifo_mem_reg[511][Data][28]_srl32__6_n_1\,
      Q => \wma_fifo_mem_reg[511][Data][28]_srl32__7_n_0\,
      Q31 => \wma_fifo_mem_reg[511][Data][28]_srl32__7_n_1\
    );
\wma_fifo_mem_reg[511][Data][28]_srl32__8\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => wma_read_fifo_addr(4 downto 0),
      CE => wma_word_done_d1,
      CLK => ACLK,
      D => \wma_fifo_mem_reg[511][Data][28]_srl32__7_n_1\,
      Q => \wma_fifo_mem_reg[511][Data][28]_srl32__8_n_0\,
      Q31 => \wma_fifo_mem_reg[511][Data][28]_srl32__8_n_1\
    );
\wma_fifo_mem_reg[511][Data][28]_srl32__9\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => wma_read_fifo_addr(4 downto 0),
      CE => wma_word_done_d1,
      CLK => ACLK,
      D => \wma_fifo_mem_reg[511][Data][28]_srl32__8_n_1\,
      Q => \wma_fifo_mem_reg[511][Data][28]_srl32__9_n_0\,
      Q31 => \wma_fifo_mem_reg[511][Data][28]_srl32__9_n_1\
    );
\wma_fifo_mem_reg[511][Data][29]_mux\: unisim.vcomponents.MUXF7
     port map (
      I0 => \wma_fifo_mem_reg[511][Data][29]_srl32_n_0\,
      I1 => \wma_fifo_mem_reg[511][Data][29]_srl32__0_n_0\,
      O => \wma_fifo_mem_reg[511][Data][29]_mux_n_0\,
      S => wma_read_fifo_addr(5)
    );
\wma_fifo_mem_reg[511][Data][29]_mux__0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \wma_fifo_mem_reg[511][Data][29]_srl32__1_n_0\,
      I1 => \wma_fifo_mem_reg[511][Data][29]_srl32__2_n_0\,
      O => \wma_fifo_mem_reg[511][Data][29]_mux__0_n_0\,
      S => wma_read_fifo_addr(5)
    );
\wma_fifo_mem_reg[511][Data][29]_mux__1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \wma_fifo_mem_reg[511][Data][29]_srl32__3_n_0\,
      I1 => \wma_fifo_mem_reg[511][Data][29]_srl32__4_n_0\,
      O => \wma_fifo_mem_reg[511][Data][29]_mux__1_n_0\,
      S => wma_read_fifo_addr(5)
    );
\wma_fifo_mem_reg[511][Data][29]_mux__10\: unisim.vcomponents.MUXF8
     port map (
      I0 => \wma_fifo_mem_reg[511][Data][29]_mux__5_n_0\,
      I1 => \wma_fifo_mem_reg[511][Data][29]_mux__6_n_0\,
      O => \wma_fifo_mem_reg[511][Data][29]_mux__10_n_0\,
      S => wma_read_fifo_addr(6)
    );
\wma_fifo_mem_reg[511][Data][29]_mux__2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \wma_fifo_mem_reg[511][Data][29]_srl32__5_n_0\,
      I1 => \wma_fifo_mem_reg[511][Data][29]_srl32__6_n_0\,
      O => \wma_fifo_mem_reg[511][Data][29]_mux__2_n_0\,
      S => wma_read_fifo_addr(5)
    );
\wma_fifo_mem_reg[511][Data][29]_mux__3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \wma_fifo_mem_reg[511][Data][29]_srl32__7_n_0\,
      I1 => \wma_fifo_mem_reg[511][Data][29]_srl32__8_n_0\,
      O => \wma_fifo_mem_reg[511][Data][29]_mux__3_n_0\,
      S => wma_read_fifo_addr(5)
    );
\wma_fifo_mem_reg[511][Data][29]_mux__4\: unisim.vcomponents.MUXF7
     port map (
      I0 => \wma_fifo_mem_reg[511][Data][29]_srl32__9_n_0\,
      I1 => \wma_fifo_mem_reg[511][Data][29]_srl32__10_n_0\,
      O => \wma_fifo_mem_reg[511][Data][29]_mux__4_n_0\,
      S => wma_read_fifo_addr(5)
    );
\wma_fifo_mem_reg[511][Data][29]_mux__5\: unisim.vcomponents.MUXF7
     port map (
      I0 => \wma_fifo_mem_reg[511][Data][29]_srl32__11_n_0\,
      I1 => \wma_fifo_mem_reg[511][Data][29]_srl32__12_n_0\,
      O => \wma_fifo_mem_reg[511][Data][29]_mux__5_n_0\,
      S => wma_read_fifo_addr(5)
    );
\wma_fifo_mem_reg[511][Data][29]_mux__6\: unisim.vcomponents.MUXF7
     port map (
      I0 => \wma_fifo_mem_reg[511][Data][29]_srl32__13_n_0\,
      I1 => \wma_fifo_mem_reg[511][Data][29]_srl32__14_n_0\,
      O => \wma_fifo_mem_reg[511][Data][29]_mux__6_n_0\,
      S => wma_read_fifo_addr(5)
    );
\wma_fifo_mem_reg[511][Data][29]_mux__7\: unisim.vcomponents.MUXF8
     port map (
      I0 => \wma_fifo_mem_reg[511][Data][29]_mux_n_0\,
      I1 => \wma_fifo_mem_reg[511][Data][29]_mux__0_n_0\,
      O => \wma_fifo_mem_reg[511][Data][29]_mux__7_n_0\,
      S => wma_read_fifo_addr(6)
    );
\wma_fifo_mem_reg[511][Data][29]_mux__8\: unisim.vcomponents.MUXF8
     port map (
      I0 => \wma_fifo_mem_reg[511][Data][29]_mux__1_n_0\,
      I1 => \wma_fifo_mem_reg[511][Data][29]_mux__2_n_0\,
      O => \wma_fifo_mem_reg[511][Data][29]_mux__8_n_0\,
      S => wma_read_fifo_addr(6)
    );
\wma_fifo_mem_reg[511][Data][29]_mux__9\: unisim.vcomponents.MUXF8
     port map (
      I0 => \wma_fifo_mem_reg[511][Data][29]_mux__3_n_0\,
      I1 => \wma_fifo_mem_reg[511][Data][29]_mux__4_n_0\,
      O => \wma_fifo_mem_reg[511][Data][29]_mux__9_n_0\,
      S => wma_read_fifo_addr(6)
    );
\wma_fifo_mem_reg[511][Data][29]_srl32\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => wma_read_fifo_addr(4 downto 0),
      CE => wma_word_done_d1,
      CLK => ACLK,
      D => update_wma_data(29),
      Q => \wma_fifo_mem_reg[511][Data][29]_srl32_n_0\,
      Q31 => \wma_fifo_mem_reg[511][Data][29]_srl32_n_1\
    );
\wma_fifo_mem_reg[511][Data][29]_srl32__0\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => wma_read_fifo_addr(4 downto 0),
      CE => wma_word_done_d1,
      CLK => ACLK,
      D => \wma_fifo_mem_reg[511][Data][29]_srl32_n_1\,
      Q => \wma_fifo_mem_reg[511][Data][29]_srl32__0_n_0\,
      Q31 => \wma_fifo_mem_reg[511][Data][29]_srl32__0_n_1\
    );
\wma_fifo_mem_reg[511][Data][29]_srl32__1\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => wma_read_fifo_addr(4 downto 0),
      CE => wma_word_done_d1,
      CLK => ACLK,
      D => \wma_fifo_mem_reg[511][Data][29]_srl32__0_n_1\,
      Q => \wma_fifo_mem_reg[511][Data][29]_srl32__1_n_0\,
      Q31 => \wma_fifo_mem_reg[511][Data][29]_srl32__1_n_1\
    );
\wma_fifo_mem_reg[511][Data][29]_srl32__10\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => wma_read_fifo_addr(4 downto 0),
      CE => wma_word_done_d1,
      CLK => ACLK,
      D => \wma_fifo_mem_reg[511][Data][29]_srl32__9_n_1\,
      Q => \wma_fifo_mem_reg[511][Data][29]_srl32__10_n_0\,
      Q31 => \wma_fifo_mem_reg[511][Data][29]_srl32__10_n_1\
    );
\wma_fifo_mem_reg[511][Data][29]_srl32__11\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => wma_read_fifo_addr(4 downto 0),
      CE => wma_word_done_d1,
      CLK => ACLK,
      D => \wma_fifo_mem_reg[511][Data][29]_srl32__10_n_1\,
      Q => \wma_fifo_mem_reg[511][Data][29]_srl32__11_n_0\,
      Q31 => \wma_fifo_mem_reg[511][Data][29]_srl32__11_n_1\
    );
\wma_fifo_mem_reg[511][Data][29]_srl32__12\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => wma_read_fifo_addr(4 downto 0),
      CE => wma_word_done_d1,
      CLK => ACLK,
      D => \wma_fifo_mem_reg[511][Data][29]_srl32__11_n_1\,
      Q => \wma_fifo_mem_reg[511][Data][29]_srl32__12_n_0\,
      Q31 => \wma_fifo_mem_reg[511][Data][29]_srl32__12_n_1\
    );
\wma_fifo_mem_reg[511][Data][29]_srl32__13\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => wma_read_fifo_addr(4 downto 0),
      CE => wma_word_done_d1,
      CLK => ACLK,
      D => \wma_fifo_mem_reg[511][Data][29]_srl32__12_n_1\,
      Q => \wma_fifo_mem_reg[511][Data][29]_srl32__13_n_0\,
      Q31 => \wma_fifo_mem_reg[511][Data][29]_srl32__13_n_1\
    );
\wma_fifo_mem_reg[511][Data][29]_srl32__14\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => wma_read_fifo_addr(4 downto 0),
      CE => wma_word_done_d1,
      CLK => ACLK,
      D => \wma_fifo_mem_reg[511][Data][29]_srl32__13_n_1\,
      Q => \wma_fifo_mem_reg[511][Data][29]_srl32__14_n_0\,
      Q31 => \NLW_wma_fifo_mem_reg[511][Data][29]_srl32__14_Q31_UNCONNECTED\
    );
\wma_fifo_mem_reg[511][Data][29]_srl32__2\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => wma_read_fifo_addr(4 downto 0),
      CE => wma_word_done_d1,
      CLK => ACLK,
      D => \wma_fifo_mem_reg[511][Data][29]_srl32__1_n_1\,
      Q => \wma_fifo_mem_reg[511][Data][29]_srl32__2_n_0\,
      Q31 => \wma_fifo_mem_reg[511][Data][29]_srl32__2_n_1\
    );
\wma_fifo_mem_reg[511][Data][29]_srl32__3\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => wma_read_fifo_addr(4 downto 0),
      CE => wma_word_done_d1,
      CLK => ACLK,
      D => \wma_fifo_mem_reg[511][Data][29]_srl32__2_n_1\,
      Q => \wma_fifo_mem_reg[511][Data][29]_srl32__3_n_0\,
      Q31 => \wma_fifo_mem_reg[511][Data][29]_srl32__3_n_1\
    );
\wma_fifo_mem_reg[511][Data][29]_srl32__4\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => wma_read_fifo_addr(4 downto 0),
      CE => wma_word_done_d1,
      CLK => ACLK,
      D => \wma_fifo_mem_reg[511][Data][29]_srl32__3_n_1\,
      Q => \wma_fifo_mem_reg[511][Data][29]_srl32__4_n_0\,
      Q31 => \wma_fifo_mem_reg[511][Data][29]_srl32__4_n_1\
    );
\wma_fifo_mem_reg[511][Data][29]_srl32__5\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => wma_read_fifo_addr(4 downto 0),
      CE => wma_word_done_d1,
      CLK => ACLK,
      D => \wma_fifo_mem_reg[511][Data][29]_srl32__4_n_1\,
      Q => \wma_fifo_mem_reg[511][Data][29]_srl32__5_n_0\,
      Q31 => \wma_fifo_mem_reg[511][Data][29]_srl32__5_n_1\
    );
\wma_fifo_mem_reg[511][Data][29]_srl32__6\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => wma_read_fifo_addr(4 downto 0),
      CE => wma_word_done_d1,
      CLK => ACLK,
      D => \wma_fifo_mem_reg[511][Data][29]_srl32__5_n_1\,
      Q => \wma_fifo_mem_reg[511][Data][29]_srl32__6_n_0\,
      Q31 => \wma_fifo_mem_reg[511][Data][29]_srl32__6_n_1\
    );
\wma_fifo_mem_reg[511][Data][29]_srl32__7\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => wma_read_fifo_addr(4 downto 0),
      CE => wma_word_done_d1,
      CLK => ACLK,
      D => \wma_fifo_mem_reg[511][Data][29]_srl32__6_n_1\,
      Q => \wma_fifo_mem_reg[511][Data][29]_srl32__7_n_0\,
      Q31 => \wma_fifo_mem_reg[511][Data][29]_srl32__7_n_1\
    );
\wma_fifo_mem_reg[511][Data][29]_srl32__8\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => wma_read_fifo_addr(4 downto 0),
      CE => wma_word_done_d1,
      CLK => ACLK,
      D => \wma_fifo_mem_reg[511][Data][29]_srl32__7_n_1\,
      Q => \wma_fifo_mem_reg[511][Data][29]_srl32__8_n_0\,
      Q31 => \wma_fifo_mem_reg[511][Data][29]_srl32__8_n_1\
    );
\wma_fifo_mem_reg[511][Data][29]_srl32__9\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => wma_read_fifo_addr(4 downto 0),
      CE => wma_word_done_d1,
      CLK => ACLK,
      D => \wma_fifo_mem_reg[511][Data][29]_srl32__8_n_1\,
      Q => \wma_fifo_mem_reg[511][Data][29]_srl32__9_n_0\,
      Q31 => \wma_fifo_mem_reg[511][Data][29]_srl32__9_n_1\
    );
\wma_fifo_mem_reg[511][Data][2]_mux\: unisim.vcomponents.MUXF7
     port map (
      I0 => \wma_fifo_mem_reg[511][Data][2]_srl32_n_0\,
      I1 => \wma_fifo_mem_reg[511][Data][2]_srl32__0_n_0\,
      O => \wma_fifo_mem_reg[511][Data][2]_mux_n_0\,
      S => wma_read_fifo_addr(5)
    );
\wma_fifo_mem_reg[511][Data][2]_mux__0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \wma_fifo_mem_reg[511][Data][2]_srl32__1_n_0\,
      I1 => \wma_fifo_mem_reg[511][Data][2]_srl32__2_n_0\,
      O => \wma_fifo_mem_reg[511][Data][2]_mux__0_n_0\,
      S => wma_read_fifo_addr(5)
    );
\wma_fifo_mem_reg[511][Data][2]_mux__1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \wma_fifo_mem_reg[511][Data][2]_srl32__3_n_0\,
      I1 => \wma_fifo_mem_reg[511][Data][2]_srl32__4_n_0\,
      O => \wma_fifo_mem_reg[511][Data][2]_mux__1_n_0\,
      S => wma_read_fifo_addr(5)
    );
\wma_fifo_mem_reg[511][Data][2]_mux__10\: unisim.vcomponents.MUXF8
     port map (
      I0 => \wma_fifo_mem_reg[511][Data][2]_mux__5_n_0\,
      I1 => \wma_fifo_mem_reg[511][Data][2]_mux__6_n_0\,
      O => \wma_fifo_mem_reg[511][Data][2]_mux__10_n_0\,
      S => wma_read_fifo_addr(6)
    );
\wma_fifo_mem_reg[511][Data][2]_mux__2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \wma_fifo_mem_reg[511][Data][2]_srl32__5_n_0\,
      I1 => \wma_fifo_mem_reg[511][Data][2]_srl32__6_n_0\,
      O => \wma_fifo_mem_reg[511][Data][2]_mux__2_n_0\,
      S => wma_read_fifo_addr(5)
    );
\wma_fifo_mem_reg[511][Data][2]_mux__3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \wma_fifo_mem_reg[511][Data][2]_srl32__7_n_0\,
      I1 => \wma_fifo_mem_reg[511][Data][2]_srl32__8_n_0\,
      O => \wma_fifo_mem_reg[511][Data][2]_mux__3_n_0\,
      S => wma_read_fifo_addr(5)
    );
\wma_fifo_mem_reg[511][Data][2]_mux__4\: unisim.vcomponents.MUXF7
     port map (
      I0 => \wma_fifo_mem_reg[511][Data][2]_srl32__9_n_0\,
      I1 => \wma_fifo_mem_reg[511][Data][2]_srl32__10_n_0\,
      O => \wma_fifo_mem_reg[511][Data][2]_mux__4_n_0\,
      S => wma_read_fifo_addr(5)
    );
\wma_fifo_mem_reg[511][Data][2]_mux__5\: unisim.vcomponents.MUXF7
     port map (
      I0 => \wma_fifo_mem_reg[511][Data][2]_srl32__11_n_0\,
      I1 => \wma_fifo_mem_reg[511][Data][2]_srl32__12_n_0\,
      O => \wma_fifo_mem_reg[511][Data][2]_mux__5_n_0\,
      S => wma_read_fifo_addr(5)
    );
\wma_fifo_mem_reg[511][Data][2]_mux__6\: unisim.vcomponents.MUXF7
     port map (
      I0 => \wma_fifo_mem_reg[511][Data][2]_srl32__13_n_0\,
      I1 => \wma_fifo_mem_reg[511][Data][2]_srl32__14_n_0\,
      O => \wma_fifo_mem_reg[511][Data][2]_mux__6_n_0\,
      S => wma_read_fifo_addr(5)
    );
\wma_fifo_mem_reg[511][Data][2]_mux__7\: unisim.vcomponents.MUXF8
     port map (
      I0 => \wma_fifo_mem_reg[511][Data][2]_mux_n_0\,
      I1 => \wma_fifo_mem_reg[511][Data][2]_mux__0_n_0\,
      O => \wma_fifo_mem_reg[511][Data][2]_mux__7_n_0\,
      S => wma_read_fifo_addr(6)
    );
\wma_fifo_mem_reg[511][Data][2]_mux__8\: unisim.vcomponents.MUXF8
     port map (
      I0 => \wma_fifo_mem_reg[511][Data][2]_mux__1_n_0\,
      I1 => \wma_fifo_mem_reg[511][Data][2]_mux__2_n_0\,
      O => \wma_fifo_mem_reg[511][Data][2]_mux__8_n_0\,
      S => wma_read_fifo_addr(6)
    );
\wma_fifo_mem_reg[511][Data][2]_mux__9\: unisim.vcomponents.MUXF8
     port map (
      I0 => \wma_fifo_mem_reg[511][Data][2]_mux__3_n_0\,
      I1 => \wma_fifo_mem_reg[511][Data][2]_mux__4_n_0\,
      O => \wma_fifo_mem_reg[511][Data][2]_mux__9_n_0\,
      S => wma_read_fifo_addr(6)
    );
\wma_fifo_mem_reg[511][Data][2]_srl32\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => wma_read_fifo_addr(4 downto 0),
      CE => wma_word_done_d1,
      CLK => ACLK,
      D => update_wma_data(2),
      Q => \wma_fifo_mem_reg[511][Data][2]_srl32_n_0\,
      Q31 => \wma_fifo_mem_reg[511][Data][2]_srl32_n_1\
    );
\wma_fifo_mem_reg[511][Data][2]_srl32__0\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => wma_read_fifo_addr(4 downto 0),
      CE => wma_word_done_d1,
      CLK => ACLK,
      D => \wma_fifo_mem_reg[511][Data][2]_srl32_n_1\,
      Q => \wma_fifo_mem_reg[511][Data][2]_srl32__0_n_0\,
      Q31 => \wma_fifo_mem_reg[511][Data][2]_srl32__0_n_1\
    );
\wma_fifo_mem_reg[511][Data][2]_srl32__1\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => wma_read_fifo_addr(4 downto 0),
      CE => wma_word_done_d1,
      CLK => ACLK,
      D => \wma_fifo_mem_reg[511][Data][2]_srl32__0_n_1\,
      Q => \wma_fifo_mem_reg[511][Data][2]_srl32__1_n_0\,
      Q31 => \wma_fifo_mem_reg[511][Data][2]_srl32__1_n_1\
    );
\wma_fifo_mem_reg[511][Data][2]_srl32__10\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => wma_read_fifo_addr(4 downto 0),
      CE => wma_word_done_d1,
      CLK => ACLK,
      D => \wma_fifo_mem_reg[511][Data][2]_srl32__9_n_1\,
      Q => \wma_fifo_mem_reg[511][Data][2]_srl32__10_n_0\,
      Q31 => \wma_fifo_mem_reg[511][Data][2]_srl32__10_n_1\
    );
\wma_fifo_mem_reg[511][Data][2]_srl32__11\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => wma_read_fifo_addr(4 downto 0),
      CE => wma_word_done_d1,
      CLK => ACLK,
      D => \wma_fifo_mem_reg[511][Data][2]_srl32__10_n_1\,
      Q => \wma_fifo_mem_reg[511][Data][2]_srl32__11_n_0\,
      Q31 => \wma_fifo_mem_reg[511][Data][2]_srl32__11_n_1\
    );
\wma_fifo_mem_reg[511][Data][2]_srl32__12\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => wma_read_fifo_addr(4 downto 0),
      CE => wma_word_done_d1,
      CLK => ACLK,
      D => \wma_fifo_mem_reg[511][Data][2]_srl32__11_n_1\,
      Q => \wma_fifo_mem_reg[511][Data][2]_srl32__12_n_0\,
      Q31 => \wma_fifo_mem_reg[511][Data][2]_srl32__12_n_1\
    );
\wma_fifo_mem_reg[511][Data][2]_srl32__13\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => wma_read_fifo_addr(4 downto 0),
      CE => wma_word_done_d1,
      CLK => ACLK,
      D => \wma_fifo_mem_reg[511][Data][2]_srl32__12_n_1\,
      Q => \wma_fifo_mem_reg[511][Data][2]_srl32__13_n_0\,
      Q31 => \wma_fifo_mem_reg[511][Data][2]_srl32__13_n_1\
    );
\wma_fifo_mem_reg[511][Data][2]_srl32__14\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => wma_read_fifo_addr(4 downto 0),
      CE => wma_word_done_d1,
      CLK => ACLK,
      D => \wma_fifo_mem_reg[511][Data][2]_srl32__13_n_1\,
      Q => \wma_fifo_mem_reg[511][Data][2]_srl32__14_n_0\,
      Q31 => \NLW_wma_fifo_mem_reg[511][Data][2]_srl32__14_Q31_UNCONNECTED\
    );
\wma_fifo_mem_reg[511][Data][2]_srl32__2\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => wma_read_fifo_addr(4 downto 0),
      CE => wma_word_done_d1,
      CLK => ACLK,
      D => \wma_fifo_mem_reg[511][Data][2]_srl32__1_n_1\,
      Q => \wma_fifo_mem_reg[511][Data][2]_srl32__2_n_0\,
      Q31 => \wma_fifo_mem_reg[511][Data][2]_srl32__2_n_1\
    );
\wma_fifo_mem_reg[511][Data][2]_srl32__3\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => wma_read_fifo_addr(4 downto 0),
      CE => wma_word_done_d1,
      CLK => ACLK,
      D => \wma_fifo_mem_reg[511][Data][2]_srl32__2_n_1\,
      Q => \wma_fifo_mem_reg[511][Data][2]_srl32__3_n_0\,
      Q31 => \wma_fifo_mem_reg[511][Data][2]_srl32__3_n_1\
    );
\wma_fifo_mem_reg[511][Data][2]_srl32__4\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => wma_read_fifo_addr(4 downto 0),
      CE => wma_word_done_d1,
      CLK => ACLK,
      D => \wma_fifo_mem_reg[511][Data][2]_srl32__3_n_1\,
      Q => \wma_fifo_mem_reg[511][Data][2]_srl32__4_n_0\,
      Q31 => \wma_fifo_mem_reg[511][Data][2]_srl32__4_n_1\
    );
\wma_fifo_mem_reg[511][Data][2]_srl32__5\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => wma_read_fifo_addr(4 downto 0),
      CE => wma_word_done_d1,
      CLK => ACLK,
      D => \wma_fifo_mem_reg[511][Data][2]_srl32__4_n_1\,
      Q => \wma_fifo_mem_reg[511][Data][2]_srl32__5_n_0\,
      Q31 => \wma_fifo_mem_reg[511][Data][2]_srl32__5_n_1\
    );
\wma_fifo_mem_reg[511][Data][2]_srl32__6\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => wma_read_fifo_addr(4 downto 0),
      CE => wma_word_done_d1,
      CLK => ACLK,
      D => \wma_fifo_mem_reg[511][Data][2]_srl32__5_n_1\,
      Q => \wma_fifo_mem_reg[511][Data][2]_srl32__6_n_0\,
      Q31 => \wma_fifo_mem_reg[511][Data][2]_srl32__6_n_1\
    );
\wma_fifo_mem_reg[511][Data][2]_srl32__7\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => wma_read_fifo_addr(4 downto 0),
      CE => wma_word_done_d1,
      CLK => ACLK,
      D => \wma_fifo_mem_reg[511][Data][2]_srl32__6_n_1\,
      Q => \wma_fifo_mem_reg[511][Data][2]_srl32__7_n_0\,
      Q31 => \wma_fifo_mem_reg[511][Data][2]_srl32__7_n_1\
    );
\wma_fifo_mem_reg[511][Data][2]_srl32__8\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => wma_read_fifo_addr(4 downto 0),
      CE => wma_word_done_d1,
      CLK => ACLK,
      D => \wma_fifo_mem_reg[511][Data][2]_srl32__7_n_1\,
      Q => \wma_fifo_mem_reg[511][Data][2]_srl32__8_n_0\,
      Q31 => \wma_fifo_mem_reg[511][Data][2]_srl32__8_n_1\
    );
\wma_fifo_mem_reg[511][Data][2]_srl32__9\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => wma_read_fifo_addr(4 downto 0),
      CE => wma_word_done_d1,
      CLK => ACLK,
      D => \wma_fifo_mem_reg[511][Data][2]_srl32__8_n_1\,
      Q => \wma_fifo_mem_reg[511][Data][2]_srl32__9_n_0\,
      Q31 => \wma_fifo_mem_reg[511][Data][2]_srl32__9_n_1\
    );
\wma_fifo_mem_reg[511][Data][30]_mux\: unisim.vcomponents.MUXF7
     port map (
      I0 => \wma_fifo_mem_reg[511][Data][30]_srl32_n_0\,
      I1 => \wma_fifo_mem_reg[511][Data][30]_srl32__0_n_0\,
      O => \wma_fifo_mem_reg[511][Data][30]_mux_n_0\,
      S => wma_read_fifo_addr(5)
    );
\wma_fifo_mem_reg[511][Data][30]_mux__0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \wma_fifo_mem_reg[511][Data][30]_srl32__1_n_0\,
      I1 => \wma_fifo_mem_reg[511][Data][30]_srl32__2_n_0\,
      O => \wma_fifo_mem_reg[511][Data][30]_mux__0_n_0\,
      S => wma_read_fifo_addr(5)
    );
\wma_fifo_mem_reg[511][Data][30]_mux__1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \wma_fifo_mem_reg[511][Data][30]_srl32__3_n_0\,
      I1 => \wma_fifo_mem_reg[511][Data][30]_srl32__4_n_0\,
      O => \wma_fifo_mem_reg[511][Data][30]_mux__1_n_0\,
      S => wma_read_fifo_addr(5)
    );
\wma_fifo_mem_reg[511][Data][30]_mux__10\: unisim.vcomponents.MUXF8
     port map (
      I0 => \wma_fifo_mem_reg[511][Data][30]_mux__5_n_0\,
      I1 => \wma_fifo_mem_reg[511][Data][30]_mux__6_n_0\,
      O => \wma_fifo_mem_reg[511][Data][30]_mux__10_n_0\,
      S => wma_read_fifo_addr(6)
    );
\wma_fifo_mem_reg[511][Data][30]_mux__2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \wma_fifo_mem_reg[511][Data][30]_srl32__5_n_0\,
      I1 => \wma_fifo_mem_reg[511][Data][30]_srl32__6_n_0\,
      O => \wma_fifo_mem_reg[511][Data][30]_mux__2_n_0\,
      S => wma_read_fifo_addr(5)
    );
\wma_fifo_mem_reg[511][Data][30]_mux__3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \wma_fifo_mem_reg[511][Data][30]_srl32__7_n_0\,
      I1 => \wma_fifo_mem_reg[511][Data][30]_srl32__8_n_0\,
      O => \wma_fifo_mem_reg[511][Data][30]_mux__3_n_0\,
      S => wma_read_fifo_addr(5)
    );
\wma_fifo_mem_reg[511][Data][30]_mux__4\: unisim.vcomponents.MUXF7
     port map (
      I0 => \wma_fifo_mem_reg[511][Data][30]_srl32__9_n_0\,
      I1 => \wma_fifo_mem_reg[511][Data][30]_srl32__10_n_0\,
      O => \wma_fifo_mem_reg[511][Data][30]_mux__4_n_0\,
      S => wma_read_fifo_addr(5)
    );
\wma_fifo_mem_reg[511][Data][30]_mux__5\: unisim.vcomponents.MUXF7
     port map (
      I0 => \wma_fifo_mem_reg[511][Data][30]_srl32__11_n_0\,
      I1 => \wma_fifo_mem_reg[511][Data][30]_srl32__12_n_0\,
      O => \wma_fifo_mem_reg[511][Data][30]_mux__5_n_0\,
      S => wma_read_fifo_addr(5)
    );
\wma_fifo_mem_reg[511][Data][30]_mux__6\: unisim.vcomponents.MUXF7
     port map (
      I0 => \wma_fifo_mem_reg[511][Data][30]_srl32__13_n_0\,
      I1 => \wma_fifo_mem_reg[511][Data][30]_srl32__14_n_0\,
      O => \wma_fifo_mem_reg[511][Data][30]_mux__6_n_0\,
      S => wma_read_fifo_addr(5)
    );
\wma_fifo_mem_reg[511][Data][30]_mux__7\: unisim.vcomponents.MUXF8
     port map (
      I0 => \wma_fifo_mem_reg[511][Data][30]_mux_n_0\,
      I1 => \wma_fifo_mem_reg[511][Data][30]_mux__0_n_0\,
      O => \wma_fifo_mem_reg[511][Data][30]_mux__7_n_0\,
      S => wma_read_fifo_addr(6)
    );
\wma_fifo_mem_reg[511][Data][30]_mux__8\: unisim.vcomponents.MUXF8
     port map (
      I0 => \wma_fifo_mem_reg[511][Data][30]_mux__1_n_0\,
      I1 => \wma_fifo_mem_reg[511][Data][30]_mux__2_n_0\,
      O => \wma_fifo_mem_reg[511][Data][30]_mux__8_n_0\,
      S => wma_read_fifo_addr(6)
    );
\wma_fifo_mem_reg[511][Data][30]_mux__9\: unisim.vcomponents.MUXF8
     port map (
      I0 => \wma_fifo_mem_reg[511][Data][30]_mux__3_n_0\,
      I1 => \wma_fifo_mem_reg[511][Data][30]_mux__4_n_0\,
      O => \wma_fifo_mem_reg[511][Data][30]_mux__9_n_0\,
      S => wma_read_fifo_addr(6)
    );
\wma_fifo_mem_reg[511][Data][30]_srl32\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => wma_read_fifo_addr(4 downto 0),
      CE => wma_word_done_d1,
      CLK => ACLK,
      D => update_wma_data(30),
      Q => \wma_fifo_mem_reg[511][Data][30]_srl32_n_0\,
      Q31 => \wma_fifo_mem_reg[511][Data][30]_srl32_n_1\
    );
\wma_fifo_mem_reg[511][Data][30]_srl32__0\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => wma_read_fifo_addr(4 downto 0),
      CE => wma_word_done_d1,
      CLK => ACLK,
      D => \wma_fifo_mem_reg[511][Data][30]_srl32_n_1\,
      Q => \wma_fifo_mem_reg[511][Data][30]_srl32__0_n_0\,
      Q31 => \wma_fifo_mem_reg[511][Data][30]_srl32__0_n_1\
    );
\wma_fifo_mem_reg[511][Data][30]_srl32__1\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => wma_read_fifo_addr(4 downto 0),
      CE => wma_word_done_d1,
      CLK => ACLK,
      D => \wma_fifo_mem_reg[511][Data][30]_srl32__0_n_1\,
      Q => \wma_fifo_mem_reg[511][Data][30]_srl32__1_n_0\,
      Q31 => \wma_fifo_mem_reg[511][Data][30]_srl32__1_n_1\
    );
\wma_fifo_mem_reg[511][Data][30]_srl32__10\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => wma_read_fifo_addr(4 downto 0),
      CE => wma_word_done_d1,
      CLK => ACLK,
      D => \wma_fifo_mem_reg[511][Data][30]_srl32__9_n_1\,
      Q => \wma_fifo_mem_reg[511][Data][30]_srl32__10_n_0\,
      Q31 => \wma_fifo_mem_reg[511][Data][30]_srl32__10_n_1\
    );
\wma_fifo_mem_reg[511][Data][30]_srl32__11\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => wma_read_fifo_addr(4 downto 0),
      CE => wma_word_done_d1,
      CLK => ACLK,
      D => \wma_fifo_mem_reg[511][Data][30]_srl32__10_n_1\,
      Q => \wma_fifo_mem_reg[511][Data][30]_srl32__11_n_0\,
      Q31 => \wma_fifo_mem_reg[511][Data][30]_srl32__11_n_1\
    );
\wma_fifo_mem_reg[511][Data][30]_srl32__12\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => wma_read_fifo_addr(4 downto 0),
      CE => wma_word_done_d1,
      CLK => ACLK,
      D => \wma_fifo_mem_reg[511][Data][30]_srl32__11_n_1\,
      Q => \wma_fifo_mem_reg[511][Data][30]_srl32__12_n_0\,
      Q31 => \wma_fifo_mem_reg[511][Data][30]_srl32__12_n_1\
    );
\wma_fifo_mem_reg[511][Data][30]_srl32__13\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => wma_read_fifo_addr(4 downto 0),
      CE => wma_word_done_d1,
      CLK => ACLK,
      D => \wma_fifo_mem_reg[511][Data][30]_srl32__12_n_1\,
      Q => \wma_fifo_mem_reg[511][Data][30]_srl32__13_n_0\,
      Q31 => \wma_fifo_mem_reg[511][Data][30]_srl32__13_n_1\
    );
\wma_fifo_mem_reg[511][Data][30]_srl32__14\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => wma_read_fifo_addr(4 downto 0),
      CE => wma_word_done_d1,
      CLK => ACLK,
      D => \wma_fifo_mem_reg[511][Data][30]_srl32__13_n_1\,
      Q => \wma_fifo_mem_reg[511][Data][30]_srl32__14_n_0\,
      Q31 => \NLW_wma_fifo_mem_reg[511][Data][30]_srl32__14_Q31_UNCONNECTED\
    );
\wma_fifo_mem_reg[511][Data][30]_srl32__2\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => wma_read_fifo_addr(4 downto 0),
      CE => wma_word_done_d1,
      CLK => ACLK,
      D => \wma_fifo_mem_reg[511][Data][30]_srl32__1_n_1\,
      Q => \wma_fifo_mem_reg[511][Data][30]_srl32__2_n_0\,
      Q31 => \wma_fifo_mem_reg[511][Data][30]_srl32__2_n_1\
    );
\wma_fifo_mem_reg[511][Data][30]_srl32__3\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => wma_read_fifo_addr(4 downto 0),
      CE => wma_word_done_d1,
      CLK => ACLK,
      D => \wma_fifo_mem_reg[511][Data][30]_srl32__2_n_1\,
      Q => \wma_fifo_mem_reg[511][Data][30]_srl32__3_n_0\,
      Q31 => \wma_fifo_mem_reg[511][Data][30]_srl32__3_n_1\
    );
\wma_fifo_mem_reg[511][Data][30]_srl32__4\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => wma_read_fifo_addr(4 downto 0),
      CE => wma_word_done_d1,
      CLK => ACLK,
      D => \wma_fifo_mem_reg[511][Data][30]_srl32__3_n_1\,
      Q => \wma_fifo_mem_reg[511][Data][30]_srl32__4_n_0\,
      Q31 => \wma_fifo_mem_reg[511][Data][30]_srl32__4_n_1\
    );
\wma_fifo_mem_reg[511][Data][30]_srl32__5\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => wma_read_fifo_addr(4 downto 0),
      CE => wma_word_done_d1,
      CLK => ACLK,
      D => \wma_fifo_mem_reg[511][Data][30]_srl32__4_n_1\,
      Q => \wma_fifo_mem_reg[511][Data][30]_srl32__5_n_0\,
      Q31 => \wma_fifo_mem_reg[511][Data][30]_srl32__5_n_1\
    );
\wma_fifo_mem_reg[511][Data][30]_srl32__6\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => wma_read_fifo_addr(4 downto 0),
      CE => wma_word_done_d1,
      CLK => ACLK,
      D => \wma_fifo_mem_reg[511][Data][30]_srl32__5_n_1\,
      Q => \wma_fifo_mem_reg[511][Data][30]_srl32__6_n_0\,
      Q31 => \wma_fifo_mem_reg[511][Data][30]_srl32__6_n_1\
    );
\wma_fifo_mem_reg[511][Data][30]_srl32__7\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => wma_read_fifo_addr(4 downto 0),
      CE => wma_word_done_d1,
      CLK => ACLK,
      D => \wma_fifo_mem_reg[511][Data][30]_srl32__6_n_1\,
      Q => \wma_fifo_mem_reg[511][Data][30]_srl32__7_n_0\,
      Q31 => \wma_fifo_mem_reg[511][Data][30]_srl32__7_n_1\
    );
\wma_fifo_mem_reg[511][Data][30]_srl32__8\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => wma_read_fifo_addr(4 downto 0),
      CE => wma_word_done_d1,
      CLK => ACLK,
      D => \wma_fifo_mem_reg[511][Data][30]_srl32__7_n_1\,
      Q => \wma_fifo_mem_reg[511][Data][30]_srl32__8_n_0\,
      Q31 => \wma_fifo_mem_reg[511][Data][30]_srl32__8_n_1\
    );
\wma_fifo_mem_reg[511][Data][30]_srl32__9\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => wma_read_fifo_addr(4 downto 0),
      CE => wma_word_done_d1,
      CLK => ACLK,
      D => \wma_fifo_mem_reg[511][Data][30]_srl32__8_n_1\,
      Q => \wma_fifo_mem_reg[511][Data][30]_srl32__9_n_0\,
      Q31 => \wma_fifo_mem_reg[511][Data][30]_srl32__9_n_1\
    );
\wma_fifo_mem_reg[511][Data][31]_mux\: unisim.vcomponents.MUXF7
     port map (
      I0 => \wma_fifo_mem_reg[511][Data][31]_srl32_n_0\,
      I1 => \wma_fifo_mem_reg[511][Data][31]_srl32__0_n_0\,
      O => \wma_fifo_mem_reg[511][Data][31]_mux_n_0\,
      S => wma_read_fifo_addr(5)
    );
\wma_fifo_mem_reg[511][Data][31]_mux__0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \wma_fifo_mem_reg[511][Data][31]_srl32__1_n_0\,
      I1 => \wma_fifo_mem_reg[511][Data][31]_srl32__2_n_0\,
      O => \wma_fifo_mem_reg[511][Data][31]_mux__0_n_0\,
      S => wma_read_fifo_addr(5)
    );
\wma_fifo_mem_reg[511][Data][31]_mux__1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \wma_fifo_mem_reg[511][Data][31]_srl32__3_n_0\,
      I1 => \wma_fifo_mem_reg[511][Data][31]_srl32__4_n_0\,
      O => \wma_fifo_mem_reg[511][Data][31]_mux__1_n_0\,
      S => wma_read_fifo_addr(5)
    );
\wma_fifo_mem_reg[511][Data][31]_mux__10\: unisim.vcomponents.MUXF8
     port map (
      I0 => \wma_fifo_mem_reg[511][Data][31]_mux__5_n_0\,
      I1 => \wma_fifo_mem_reg[511][Data][31]_mux__6_n_0\,
      O => \wma_fifo_mem_reg[511][Data][31]_mux__10_n_0\,
      S => wma_read_fifo_addr(6)
    );
\wma_fifo_mem_reg[511][Data][31]_mux__2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \wma_fifo_mem_reg[511][Data][31]_srl32__5_n_0\,
      I1 => \wma_fifo_mem_reg[511][Data][31]_srl32__6_n_0\,
      O => \wma_fifo_mem_reg[511][Data][31]_mux__2_n_0\,
      S => wma_read_fifo_addr(5)
    );
\wma_fifo_mem_reg[511][Data][31]_mux__3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \wma_fifo_mem_reg[511][Data][31]_srl32__7_n_0\,
      I1 => \wma_fifo_mem_reg[511][Data][31]_srl32__8_n_0\,
      O => \wma_fifo_mem_reg[511][Data][31]_mux__3_n_0\,
      S => wma_read_fifo_addr(5)
    );
\wma_fifo_mem_reg[511][Data][31]_mux__4\: unisim.vcomponents.MUXF7
     port map (
      I0 => \wma_fifo_mem_reg[511][Data][31]_srl32__9_n_0\,
      I1 => \wma_fifo_mem_reg[511][Data][31]_srl32__10_n_0\,
      O => \wma_fifo_mem_reg[511][Data][31]_mux__4_n_0\,
      S => wma_read_fifo_addr(5)
    );
\wma_fifo_mem_reg[511][Data][31]_mux__5\: unisim.vcomponents.MUXF7
     port map (
      I0 => \wma_fifo_mem_reg[511][Data][31]_srl32__11_n_0\,
      I1 => \wma_fifo_mem_reg[511][Data][31]_srl32__12_n_0\,
      O => \wma_fifo_mem_reg[511][Data][31]_mux__5_n_0\,
      S => wma_read_fifo_addr(5)
    );
\wma_fifo_mem_reg[511][Data][31]_mux__6\: unisim.vcomponents.MUXF7
     port map (
      I0 => \wma_fifo_mem_reg[511][Data][31]_srl32__13_n_0\,
      I1 => \wma_fifo_mem_reg[511][Data][31]_srl32__14_n_0\,
      O => \wma_fifo_mem_reg[511][Data][31]_mux__6_n_0\,
      S => wma_read_fifo_addr(5)
    );
\wma_fifo_mem_reg[511][Data][31]_mux__7\: unisim.vcomponents.MUXF8
     port map (
      I0 => \wma_fifo_mem_reg[511][Data][31]_mux_n_0\,
      I1 => \wma_fifo_mem_reg[511][Data][31]_mux__0_n_0\,
      O => \wma_fifo_mem_reg[511][Data][31]_mux__7_n_0\,
      S => wma_read_fifo_addr(6)
    );
\wma_fifo_mem_reg[511][Data][31]_mux__8\: unisim.vcomponents.MUXF8
     port map (
      I0 => \wma_fifo_mem_reg[511][Data][31]_mux__1_n_0\,
      I1 => \wma_fifo_mem_reg[511][Data][31]_mux__2_n_0\,
      O => \wma_fifo_mem_reg[511][Data][31]_mux__8_n_0\,
      S => wma_read_fifo_addr(6)
    );
\wma_fifo_mem_reg[511][Data][31]_mux__9\: unisim.vcomponents.MUXF8
     port map (
      I0 => \wma_fifo_mem_reg[511][Data][31]_mux__3_n_0\,
      I1 => \wma_fifo_mem_reg[511][Data][31]_mux__4_n_0\,
      O => \wma_fifo_mem_reg[511][Data][31]_mux__9_n_0\,
      S => wma_read_fifo_addr(6)
    );
\wma_fifo_mem_reg[511][Data][31]_srl32\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => wma_read_fifo_addr(4 downto 0),
      CE => wma_word_done_d1,
      CLK => ACLK,
      D => update_wma_data(31),
      Q => \wma_fifo_mem_reg[511][Data][31]_srl32_n_0\,
      Q31 => \wma_fifo_mem_reg[511][Data][31]_srl32_n_1\
    );
\wma_fifo_mem_reg[511][Data][31]_srl32__0\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => wma_read_fifo_addr(4 downto 0),
      CE => wma_word_done_d1,
      CLK => ACLK,
      D => \wma_fifo_mem_reg[511][Data][31]_srl32_n_1\,
      Q => \wma_fifo_mem_reg[511][Data][31]_srl32__0_n_0\,
      Q31 => \wma_fifo_mem_reg[511][Data][31]_srl32__0_n_1\
    );
\wma_fifo_mem_reg[511][Data][31]_srl32__1\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => wma_read_fifo_addr(4 downto 0),
      CE => wma_word_done_d1,
      CLK => ACLK,
      D => \wma_fifo_mem_reg[511][Data][31]_srl32__0_n_1\,
      Q => \wma_fifo_mem_reg[511][Data][31]_srl32__1_n_0\,
      Q31 => \wma_fifo_mem_reg[511][Data][31]_srl32__1_n_1\
    );
\wma_fifo_mem_reg[511][Data][31]_srl32__10\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => wma_read_fifo_addr(4 downto 0),
      CE => wma_word_done_d1,
      CLK => ACLK,
      D => \wma_fifo_mem_reg[511][Data][31]_srl32__9_n_1\,
      Q => \wma_fifo_mem_reg[511][Data][31]_srl32__10_n_0\,
      Q31 => \wma_fifo_mem_reg[511][Data][31]_srl32__10_n_1\
    );
\wma_fifo_mem_reg[511][Data][31]_srl32__11\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => wma_read_fifo_addr(4 downto 0),
      CE => wma_word_done_d1,
      CLK => ACLK,
      D => \wma_fifo_mem_reg[511][Data][31]_srl32__10_n_1\,
      Q => \wma_fifo_mem_reg[511][Data][31]_srl32__11_n_0\,
      Q31 => \wma_fifo_mem_reg[511][Data][31]_srl32__11_n_1\
    );
\wma_fifo_mem_reg[511][Data][31]_srl32__12\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => wma_read_fifo_addr(4 downto 0),
      CE => wma_word_done_d1,
      CLK => ACLK,
      D => \wma_fifo_mem_reg[511][Data][31]_srl32__11_n_1\,
      Q => \wma_fifo_mem_reg[511][Data][31]_srl32__12_n_0\,
      Q31 => \wma_fifo_mem_reg[511][Data][31]_srl32__12_n_1\
    );
\wma_fifo_mem_reg[511][Data][31]_srl32__13\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => wma_read_fifo_addr(4 downto 0),
      CE => wma_word_done_d1,
      CLK => ACLK,
      D => \wma_fifo_mem_reg[511][Data][31]_srl32__12_n_1\,
      Q => \wma_fifo_mem_reg[511][Data][31]_srl32__13_n_0\,
      Q31 => \wma_fifo_mem_reg[511][Data][31]_srl32__13_n_1\
    );
\wma_fifo_mem_reg[511][Data][31]_srl32__14\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => wma_read_fifo_addr(4 downto 0),
      CE => wma_word_done_d1,
      CLK => ACLK,
      D => \wma_fifo_mem_reg[511][Data][31]_srl32__13_n_1\,
      Q => \wma_fifo_mem_reg[511][Data][31]_srl32__14_n_0\,
      Q31 => \NLW_wma_fifo_mem_reg[511][Data][31]_srl32__14_Q31_UNCONNECTED\
    );
\wma_fifo_mem_reg[511][Data][31]_srl32__2\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => wma_read_fifo_addr(4 downto 0),
      CE => wma_word_done_d1,
      CLK => ACLK,
      D => \wma_fifo_mem_reg[511][Data][31]_srl32__1_n_1\,
      Q => \wma_fifo_mem_reg[511][Data][31]_srl32__2_n_0\,
      Q31 => \wma_fifo_mem_reg[511][Data][31]_srl32__2_n_1\
    );
\wma_fifo_mem_reg[511][Data][31]_srl32__3\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => wma_read_fifo_addr(4 downto 0),
      CE => wma_word_done_d1,
      CLK => ACLK,
      D => \wma_fifo_mem_reg[511][Data][31]_srl32__2_n_1\,
      Q => \wma_fifo_mem_reg[511][Data][31]_srl32__3_n_0\,
      Q31 => \wma_fifo_mem_reg[511][Data][31]_srl32__3_n_1\
    );
\wma_fifo_mem_reg[511][Data][31]_srl32__4\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => wma_read_fifo_addr(4 downto 0),
      CE => wma_word_done_d1,
      CLK => ACLK,
      D => \wma_fifo_mem_reg[511][Data][31]_srl32__3_n_1\,
      Q => \wma_fifo_mem_reg[511][Data][31]_srl32__4_n_0\,
      Q31 => \wma_fifo_mem_reg[511][Data][31]_srl32__4_n_1\
    );
\wma_fifo_mem_reg[511][Data][31]_srl32__5\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => wma_read_fifo_addr(4 downto 0),
      CE => wma_word_done_d1,
      CLK => ACLK,
      D => \wma_fifo_mem_reg[511][Data][31]_srl32__4_n_1\,
      Q => \wma_fifo_mem_reg[511][Data][31]_srl32__5_n_0\,
      Q31 => \wma_fifo_mem_reg[511][Data][31]_srl32__5_n_1\
    );
\wma_fifo_mem_reg[511][Data][31]_srl32__6\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => wma_read_fifo_addr(4 downto 0),
      CE => wma_word_done_d1,
      CLK => ACLK,
      D => \wma_fifo_mem_reg[511][Data][31]_srl32__5_n_1\,
      Q => \wma_fifo_mem_reg[511][Data][31]_srl32__6_n_0\,
      Q31 => \wma_fifo_mem_reg[511][Data][31]_srl32__6_n_1\
    );
\wma_fifo_mem_reg[511][Data][31]_srl32__7\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => wma_read_fifo_addr(4 downto 0),
      CE => wma_word_done_d1,
      CLK => ACLK,
      D => \wma_fifo_mem_reg[511][Data][31]_srl32__6_n_1\,
      Q => \wma_fifo_mem_reg[511][Data][31]_srl32__7_n_0\,
      Q31 => \wma_fifo_mem_reg[511][Data][31]_srl32__7_n_1\
    );
\wma_fifo_mem_reg[511][Data][31]_srl32__8\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => wma_read_fifo_addr(4 downto 0),
      CE => wma_word_done_d1,
      CLK => ACLK,
      D => \wma_fifo_mem_reg[511][Data][31]_srl32__7_n_1\,
      Q => \wma_fifo_mem_reg[511][Data][31]_srl32__8_n_0\,
      Q31 => \wma_fifo_mem_reg[511][Data][31]_srl32__8_n_1\
    );
\wma_fifo_mem_reg[511][Data][31]_srl32__9\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => wma_read_fifo_addr(4 downto 0),
      CE => wma_word_done_d1,
      CLK => ACLK,
      D => \wma_fifo_mem_reg[511][Data][31]_srl32__8_n_1\,
      Q => \wma_fifo_mem_reg[511][Data][31]_srl32__9_n_0\,
      Q31 => \wma_fifo_mem_reg[511][Data][31]_srl32__9_n_1\
    );
\wma_fifo_mem_reg[511][Data][3]_mux\: unisim.vcomponents.MUXF7
     port map (
      I0 => \wma_fifo_mem_reg[511][Data][3]_srl32_n_0\,
      I1 => \wma_fifo_mem_reg[511][Data][3]_srl32__0_n_0\,
      O => \wma_fifo_mem_reg[511][Data][3]_mux_n_0\,
      S => wma_read_fifo_addr(5)
    );
\wma_fifo_mem_reg[511][Data][3]_mux__0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \wma_fifo_mem_reg[511][Data][3]_srl32__1_n_0\,
      I1 => \wma_fifo_mem_reg[511][Data][3]_srl32__2_n_0\,
      O => \wma_fifo_mem_reg[511][Data][3]_mux__0_n_0\,
      S => wma_read_fifo_addr(5)
    );
\wma_fifo_mem_reg[511][Data][3]_mux__1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \wma_fifo_mem_reg[511][Data][3]_srl32__3_n_0\,
      I1 => \wma_fifo_mem_reg[511][Data][3]_srl32__4_n_0\,
      O => \wma_fifo_mem_reg[511][Data][3]_mux__1_n_0\,
      S => wma_read_fifo_addr(5)
    );
\wma_fifo_mem_reg[511][Data][3]_mux__10\: unisim.vcomponents.MUXF8
     port map (
      I0 => \wma_fifo_mem_reg[511][Data][3]_mux__5_n_0\,
      I1 => \wma_fifo_mem_reg[511][Data][3]_mux__6_n_0\,
      O => \wma_fifo_mem_reg[511][Data][3]_mux__10_n_0\,
      S => wma_read_fifo_addr(6)
    );
\wma_fifo_mem_reg[511][Data][3]_mux__2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \wma_fifo_mem_reg[511][Data][3]_srl32__5_n_0\,
      I1 => \wma_fifo_mem_reg[511][Data][3]_srl32__6_n_0\,
      O => \wma_fifo_mem_reg[511][Data][3]_mux__2_n_0\,
      S => wma_read_fifo_addr(5)
    );
\wma_fifo_mem_reg[511][Data][3]_mux__3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \wma_fifo_mem_reg[511][Data][3]_srl32__7_n_0\,
      I1 => \wma_fifo_mem_reg[511][Data][3]_srl32__8_n_0\,
      O => \wma_fifo_mem_reg[511][Data][3]_mux__3_n_0\,
      S => wma_read_fifo_addr(5)
    );
\wma_fifo_mem_reg[511][Data][3]_mux__4\: unisim.vcomponents.MUXF7
     port map (
      I0 => \wma_fifo_mem_reg[511][Data][3]_srl32__9_n_0\,
      I1 => \wma_fifo_mem_reg[511][Data][3]_srl32__10_n_0\,
      O => \wma_fifo_mem_reg[511][Data][3]_mux__4_n_0\,
      S => wma_read_fifo_addr(5)
    );
\wma_fifo_mem_reg[511][Data][3]_mux__5\: unisim.vcomponents.MUXF7
     port map (
      I0 => \wma_fifo_mem_reg[511][Data][3]_srl32__11_n_0\,
      I1 => \wma_fifo_mem_reg[511][Data][3]_srl32__12_n_0\,
      O => \wma_fifo_mem_reg[511][Data][3]_mux__5_n_0\,
      S => wma_read_fifo_addr(5)
    );
\wma_fifo_mem_reg[511][Data][3]_mux__6\: unisim.vcomponents.MUXF7
     port map (
      I0 => \wma_fifo_mem_reg[511][Data][3]_srl32__13_n_0\,
      I1 => \wma_fifo_mem_reg[511][Data][3]_srl32__14_n_0\,
      O => \wma_fifo_mem_reg[511][Data][3]_mux__6_n_0\,
      S => wma_read_fifo_addr(5)
    );
\wma_fifo_mem_reg[511][Data][3]_mux__7\: unisim.vcomponents.MUXF8
     port map (
      I0 => \wma_fifo_mem_reg[511][Data][3]_mux_n_0\,
      I1 => \wma_fifo_mem_reg[511][Data][3]_mux__0_n_0\,
      O => \wma_fifo_mem_reg[511][Data][3]_mux__7_n_0\,
      S => wma_read_fifo_addr(6)
    );
\wma_fifo_mem_reg[511][Data][3]_mux__8\: unisim.vcomponents.MUXF8
     port map (
      I0 => \wma_fifo_mem_reg[511][Data][3]_mux__1_n_0\,
      I1 => \wma_fifo_mem_reg[511][Data][3]_mux__2_n_0\,
      O => \wma_fifo_mem_reg[511][Data][3]_mux__8_n_0\,
      S => wma_read_fifo_addr(6)
    );
\wma_fifo_mem_reg[511][Data][3]_mux__9\: unisim.vcomponents.MUXF8
     port map (
      I0 => \wma_fifo_mem_reg[511][Data][3]_mux__3_n_0\,
      I1 => \wma_fifo_mem_reg[511][Data][3]_mux__4_n_0\,
      O => \wma_fifo_mem_reg[511][Data][3]_mux__9_n_0\,
      S => wma_read_fifo_addr(6)
    );
\wma_fifo_mem_reg[511][Data][3]_srl32\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => wma_read_fifo_addr(4 downto 0),
      CE => wma_word_done_d1,
      CLK => ACLK,
      D => update_wma_data(3),
      Q => \wma_fifo_mem_reg[511][Data][3]_srl32_n_0\,
      Q31 => \wma_fifo_mem_reg[511][Data][3]_srl32_n_1\
    );
\wma_fifo_mem_reg[511][Data][3]_srl32__0\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => wma_read_fifo_addr(4 downto 0),
      CE => wma_word_done_d1,
      CLK => ACLK,
      D => \wma_fifo_mem_reg[511][Data][3]_srl32_n_1\,
      Q => \wma_fifo_mem_reg[511][Data][3]_srl32__0_n_0\,
      Q31 => \wma_fifo_mem_reg[511][Data][3]_srl32__0_n_1\
    );
\wma_fifo_mem_reg[511][Data][3]_srl32__1\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => wma_read_fifo_addr(4 downto 0),
      CE => wma_word_done_d1,
      CLK => ACLK,
      D => \wma_fifo_mem_reg[511][Data][3]_srl32__0_n_1\,
      Q => \wma_fifo_mem_reg[511][Data][3]_srl32__1_n_0\,
      Q31 => \wma_fifo_mem_reg[511][Data][3]_srl32__1_n_1\
    );
\wma_fifo_mem_reg[511][Data][3]_srl32__10\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => wma_read_fifo_addr(4 downto 0),
      CE => wma_word_done_d1,
      CLK => ACLK,
      D => \wma_fifo_mem_reg[511][Data][3]_srl32__9_n_1\,
      Q => \wma_fifo_mem_reg[511][Data][3]_srl32__10_n_0\,
      Q31 => \wma_fifo_mem_reg[511][Data][3]_srl32__10_n_1\
    );
\wma_fifo_mem_reg[511][Data][3]_srl32__11\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => wma_read_fifo_addr(4 downto 0),
      CE => wma_word_done_d1,
      CLK => ACLK,
      D => \wma_fifo_mem_reg[511][Data][3]_srl32__10_n_1\,
      Q => \wma_fifo_mem_reg[511][Data][3]_srl32__11_n_0\,
      Q31 => \wma_fifo_mem_reg[511][Data][3]_srl32__11_n_1\
    );
\wma_fifo_mem_reg[511][Data][3]_srl32__12\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => wma_read_fifo_addr(4 downto 0),
      CE => wma_word_done_d1,
      CLK => ACLK,
      D => \wma_fifo_mem_reg[511][Data][3]_srl32__11_n_1\,
      Q => \wma_fifo_mem_reg[511][Data][3]_srl32__12_n_0\,
      Q31 => \wma_fifo_mem_reg[511][Data][3]_srl32__12_n_1\
    );
\wma_fifo_mem_reg[511][Data][3]_srl32__13\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => wma_read_fifo_addr(4 downto 0),
      CE => wma_word_done_d1,
      CLK => ACLK,
      D => \wma_fifo_mem_reg[511][Data][3]_srl32__12_n_1\,
      Q => \wma_fifo_mem_reg[511][Data][3]_srl32__13_n_0\,
      Q31 => \wma_fifo_mem_reg[511][Data][3]_srl32__13_n_1\
    );
\wma_fifo_mem_reg[511][Data][3]_srl32__14\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => wma_read_fifo_addr(4 downto 0),
      CE => wma_word_done_d1,
      CLK => ACLK,
      D => \wma_fifo_mem_reg[511][Data][3]_srl32__13_n_1\,
      Q => \wma_fifo_mem_reg[511][Data][3]_srl32__14_n_0\,
      Q31 => \NLW_wma_fifo_mem_reg[511][Data][3]_srl32__14_Q31_UNCONNECTED\
    );
\wma_fifo_mem_reg[511][Data][3]_srl32__2\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => wma_read_fifo_addr(4 downto 0),
      CE => wma_word_done_d1,
      CLK => ACLK,
      D => \wma_fifo_mem_reg[511][Data][3]_srl32__1_n_1\,
      Q => \wma_fifo_mem_reg[511][Data][3]_srl32__2_n_0\,
      Q31 => \wma_fifo_mem_reg[511][Data][3]_srl32__2_n_1\
    );
\wma_fifo_mem_reg[511][Data][3]_srl32__3\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => wma_read_fifo_addr(4 downto 0),
      CE => wma_word_done_d1,
      CLK => ACLK,
      D => \wma_fifo_mem_reg[511][Data][3]_srl32__2_n_1\,
      Q => \wma_fifo_mem_reg[511][Data][3]_srl32__3_n_0\,
      Q31 => \wma_fifo_mem_reg[511][Data][3]_srl32__3_n_1\
    );
\wma_fifo_mem_reg[511][Data][3]_srl32__4\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => wma_read_fifo_addr(4 downto 0),
      CE => wma_word_done_d1,
      CLK => ACLK,
      D => \wma_fifo_mem_reg[511][Data][3]_srl32__3_n_1\,
      Q => \wma_fifo_mem_reg[511][Data][3]_srl32__4_n_0\,
      Q31 => \wma_fifo_mem_reg[511][Data][3]_srl32__4_n_1\
    );
\wma_fifo_mem_reg[511][Data][3]_srl32__5\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => wma_read_fifo_addr(4 downto 0),
      CE => wma_word_done_d1,
      CLK => ACLK,
      D => \wma_fifo_mem_reg[511][Data][3]_srl32__4_n_1\,
      Q => \wma_fifo_mem_reg[511][Data][3]_srl32__5_n_0\,
      Q31 => \wma_fifo_mem_reg[511][Data][3]_srl32__5_n_1\
    );
\wma_fifo_mem_reg[511][Data][3]_srl32__6\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => wma_read_fifo_addr(4 downto 0),
      CE => wma_word_done_d1,
      CLK => ACLK,
      D => \wma_fifo_mem_reg[511][Data][3]_srl32__5_n_1\,
      Q => \wma_fifo_mem_reg[511][Data][3]_srl32__6_n_0\,
      Q31 => \wma_fifo_mem_reg[511][Data][3]_srl32__6_n_1\
    );
\wma_fifo_mem_reg[511][Data][3]_srl32__7\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => wma_read_fifo_addr(4 downto 0),
      CE => wma_word_done_d1,
      CLK => ACLK,
      D => \wma_fifo_mem_reg[511][Data][3]_srl32__6_n_1\,
      Q => \wma_fifo_mem_reg[511][Data][3]_srl32__7_n_0\,
      Q31 => \wma_fifo_mem_reg[511][Data][3]_srl32__7_n_1\
    );
\wma_fifo_mem_reg[511][Data][3]_srl32__8\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => wma_read_fifo_addr(4 downto 0),
      CE => wma_word_done_d1,
      CLK => ACLK,
      D => \wma_fifo_mem_reg[511][Data][3]_srl32__7_n_1\,
      Q => \wma_fifo_mem_reg[511][Data][3]_srl32__8_n_0\,
      Q31 => \wma_fifo_mem_reg[511][Data][3]_srl32__8_n_1\
    );
\wma_fifo_mem_reg[511][Data][3]_srl32__9\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => wma_read_fifo_addr(4 downto 0),
      CE => wma_word_done_d1,
      CLK => ACLK,
      D => \wma_fifo_mem_reg[511][Data][3]_srl32__8_n_1\,
      Q => \wma_fifo_mem_reg[511][Data][3]_srl32__9_n_0\,
      Q31 => \wma_fifo_mem_reg[511][Data][3]_srl32__9_n_1\
    );
\wma_fifo_mem_reg[511][Data][4]_mux\: unisim.vcomponents.MUXF7
     port map (
      I0 => \wma_fifo_mem_reg[511][Data][4]_srl32_n_0\,
      I1 => \wma_fifo_mem_reg[511][Data][4]_srl32__0_n_0\,
      O => \wma_fifo_mem_reg[511][Data][4]_mux_n_0\,
      S => wma_read_fifo_addr(5)
    );
\wma_fifo_mem_reg[511][Data][4]_mux__0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \wma_fifo_mem_reg[511][Data][4]_srl32__1_n_0\,
      I1 => \wma_fifo_mem_reg[511][Data][4]_srl32__2_n_0\,
      O => \wma_fifo_mem_reg[511][Data][4]_mux__0_n_0\,
      S => wma_read_fifo_addr(5)
    );
\wma_fifo_mem_reg[511][Data][4]_mux__1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \wma_fifo_mem_reg[511][Data][4]_srl32__3_n_0\,
      I1 => \wma_fifo_mem_reg[511][Data][4]_srl32__4_n_0\,
      O => \wma_fifo_mem_reg[511][Data][4]_mux__1_n_0\,
      S => wma_read_fifo_addr(5)
    );
\wma_fifo_mem_reg[511][Data][4]_mux__10\: unisim.vcomponents.MUXF8
     port map (
      I0 => \wma_fifo_mem_reg[511][Data][4]_mux__5_n_0\,
      I1 => \wma_fifo_mem_reg[511][Data][4]_mux__6_n_0\,
      O => \wma_fifo_mem_reg[511][Data][4]_mux__10_n_0\,
      S => wma_read_fifo_addr(6)
    );
\wma_fifo_mem_reg[511][Data][4]_mux__2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \wma_fifo_mem_reg[511][Data][4]_srl32__5_n_0\,
      I1 => \wma_fifo_mem_reg[511][Data][4]_srl32__6_n_0\,
      O => \wma_fifo_mem_reg[511][Data][4]_mux__2_n_0\,
      S => wma_read_fifo_addr(5)
    );
\wma_fifo_mem_reg[511][Data][4]_mux__3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \wma_fifo_mem_reg[511][Data][4]_srl32__7_n_0\,
      I1 => \wma_fifo_mem_reg[511][Data][4]_srl32__8_n_0\,
      O => \wma_fifo_mem_reg[511][Data][4]_mux__3_n_0\,
      S => wma_read_fifo_addr(5)
    );
\wma_fifo_mem_reg[511][Data][4]_mux__4\: unisim.vcomponents.MUXF7
     port map (
      I0 => \wma_fifo_mem_reg[511][Data][4]_srl32__9_n_0\,
      I1 => \wma_fifo_mem_reg[511][Data][4]_srl32__10_n_0\,
      O => \wma_fifo_mem_reg[511][Data][4]_mux__4_n_0\,
      S => wma_read_fifo_addr(5)
    );
\wma_fifo_mem_reg[511][Data][4]_mux__5\: unisim.vcomponents.MUXF7
     port map (
      I0 => \wma_fifo_mem_reg[511][Data][4]_srl32__11_n_0\,
      I1 => \wma_fifo_mem_reg[511][Data][4]_srl32__12_n_0\,
      O => \wma_fifo_mem_reg[511][Data][4]_mux__5_n_0\,
      S => wma_read_fifo_addr(5)
    );
\wma_fifo_mem_reg[511][Data][4]_mux__6\: unisim.vcomponents.MUXF7
     port map (
      I0 => \wma_fifo_mem_reg[511][Data][4]_srl32__13_n_0\,
      I1 => \wma_fifo_mem_reg[511][Data][4]_srl32__14_n_0\,
      O => \wma_fifo_mem_reg[511][Data][4]_mux__6_n_0\,
      S => wma_read_fifo_addr(5)
    );
\wma_fifo_mem_reg[511][Data][4]_mux__7\: unisim.vcomponents.MUXF8
     port map (
      I0 => \wma_fifo_mem_reg[511][Data][4]_mux_n_0\,
      I1 => \wma_fifo_mem_reg[511][Data][4]_mux__0_n_0\,
      O => \wma_fifo_mem_reg[511][Data][4]_mux__7_n_0\,
      S => wma_read_fifo_addr(6)
    );
\wma_fifo_mem_reg[511][Data][4]_mux__8\: unisim.vcomponents.MUXF8
     port map (
      I0 => \wma_fifo_mem_reg[511][Data][4]_mux__1_n_0\,
      I1 => \wma_fifo_mem_reg[511][Data][4]_mux__2_n_0\,
      O => \wma_fifo_mem_reg[511][Data][4]_mux__8_n_0\,
      S => wma_read_fifo_addr(6)
    );
\wma_fifo_mem_reg[511][Data][4]_mux__9\: unisim.vcomponents.MUXF8
     port map (
      I0 => \wma_fifo_mem_reg[511][Data][4]_mux__3_n_0\,
      I1 => \wma_fifo_mem_reg[511][Data][4]_mux__4_n_0\,
      O => \wma_fifo_mem_reg[511][Data][4]_mux__9_n_0\,
      S => wma_read_fifo_addr(6)
    );
\wma_fifo_mem_reg[511][Data][4]_srl32\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => wma_read_fifo_addr(4 downto 0),
      CE => wma_word_done_d1,
      CLK => ACLK,
      D => update_wma_data(4),
      Q => \wma_fifo_mem_reg[511][Data][4]_srl32_n_0\,
      Q31 => \wma_fifo_mem_reg[511][Data][4]_srl32_n_1\
    );
\wma_fifo_mem_reg[511][Data][4]_srl32__0\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => wma_read_fifo_addr(4 downto 0),
      CE => wma_word_done_d1,
      CLK => ACLK,
      D => \wma_fifo_mem_reg[511][Data][4]_srl32_n_1\,
      Q => \wma_fifo_mem_reg[511][Data][4]_srl32__0_n_0\,
      Q31 => \wma_fifo_mem_reg[511][Data][4]_srl32__0_n_1\
    );
\wma_fifo_mem_reg[511][Data][4]_srl32__1\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => wma_read_fifo_addr(4 downto 0),
      CE => wma_word_done_d1,
      CLK => ACLK,
      D => \wma_fifo_mem_reg[511][Data][4]_srl32__0_n_1\,
      Q => \wma_fifo_mem_reg[511][Data][4]_srl32__1_n_0\,
      Q31 => \wma_fifo_mem_reg[511][Data][4]_srl32__1_n_1\
    );
\wma_fifo_mem_reg[511][Data][4]_srl32__10\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => wma_read_fifo_addr(4 downto 0),
      CE => wma_word_done_d1,
      CLK => ACLK,
      D => \wma_fifo_mem_reg[511][Data][4]_srl32__9_n_1\,
      Q => \wma_fifo_mem_reg[511][Data][4]_srl32__10_n_0\,
      Q31 => \wma_fifo_mem_reg[511][Data][4]_srl32__10_n_1\
    );
\wma_fifo_mem_reg[511][Data][4]_srl32__11\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => wma_read_fifo_addr(4 downto 0),
      CE => wma_word_done_d1,
      CLK => ACLK,
      D => \wma_fifo_mem_reg[511][Data][4]_srl32__10_n_1\,
      Q => \wma_fifo_mem_reg[511][Data][4]_srl32__11_n_0\,
      Q31 => \wma_fifo_mem_reg[511][Data][4]_srl32__11_n_1\
    );
\wma_fifo_mem_reg[511][Data][4]_srl32__12\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => wma_read_fifo_addr(4 downto 0),
      CE => wma_word_done_d1,
      CLK => ACLK,
      D => \wma_fifo_mem_reg[511][Data][4]_srl32__11_n_1\,
      Q => \wma_fifo_mem_reg[511][Data][4]_srl32__12_n_0\,
      Q31 => \wma_fifo_mem_reg[511][Data][4]_srl32__12_n_1\
    );
\wma_fifo_mem_reg[511][Data][4]_srl32__13\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => wma_read_fifo_addr(4 downto 0),
      CE => wma_word_done_d1,
      CLK => ACLK,
      D => \wma_fifo_mem_reg[511][Data][4]_srl32__12_n_1\,
      Q => \wma_fifo_mem_reg[511][Data][4]_srl32__13_n_0\,
      Q31 => \wma_fifo_mem_reg[511][Data][4]_srl32__13_n_1\
    );
\wma_fifo_mem_reg[511][Data][4]_srl32__14\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => wma_read_fifo_addr(4 downto 0),
      CE => wma_word_done_d1,
      CLK => ACLK,
      D => \wma_fifo_mem_reg[511][Data][4]_srl32__13_n_1\,
      Q => \wma_fifo_mem_reg[511][Data][4]_srl32__14_n_0\,
      Q31 => \NLW_wma_fifo_mem_reg[511][Data][4]_srl32__14_Q31_UNCONNECTED\
    );
\wma_fifo_mem_reg[511][Data][4]_srl32__2\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => wma_read_fifo_addr(4 downto 0),
      CE => wma_word_done_d1,
      CLK => ACLK,
      D => \wma_fifo_mem_reg[511][Data][4]_srl32__1_n_1\,
      Q => \wma_fifo_mem_reg[511][Data][4]_srl32__2_n_0\,
      Q31 => \wma_fifo_mem_reg[511][Data][4]_srl32__2_n_1\
    );
\wma_fifo_mem_reg[511][Data][4]_srl32__3\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => wma_read_fifo_addr(4 downto 0),
      CE => wma_word_done_d1,
      CLK => ACLK,
      D => \wma_fifo_mem_reg[511][Data][4]_srl32__2_n_1\,
      Q => \wma_fifo_mem_reg[511][Data][4]_srl32__3_n_0\,
      Q31 => \wma_fifo_mem_reg[511][Data][4]_srl32__3_n_1\
    );
\wma_fifo_mem_reg[511][Data][4]_srl32__4\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => wma_read_fifo_addr(4 downto 0),
      CE => wma_word_done_d1,
      CLK => ACLK,
      D => \wma_fifo_mem_reg[511][Data][4]_srl32__3_n_1\,
      Q => \wma_fifo_mem_reg[511][Data][4]_srl32__4_n_0\,
      Q31 => \wma_fifo_mem_reg[511][Data][4]_srl32__4_n_1\
    );
\wma_fifo_mem_reg[511][Data][4]_srl32__5\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => wma_read_fifo_addr(4 downto 0),
      CE => wma_word_done_d1,
      CLK => ACLK,
      D => \wma_fifo_mem_reg[511][Data][4]_srl32__4_n_1\,
      Q => \wma_fifo_mem_reg[511][Data][4]_srl32__5_n_0\,
      Q31 => \wma_fifo_mem_reg[511][Data][4]_srl32__5_n_1\
    );
\wma_fifo_mem_reg[511][Data][4]_srl32__6\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => wma_read_fifo_addr(4 downto 0),
      CE => wma_word_done_d1,
      CLK => ACLK,
      D => \wma_fifo_mem_reg[511][Data][4]_srl32__5_n_1\,
      Q => \wma_fifo_mem_reg[511][Data][4]_srl32__6_n_0\,
      Q31 => \wma_fifo_mem_reg[511][Data][4]_srl32__6_n_1\
    );
\wma_fifo_mem_reg[511][Data][4]_srl32__7\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => wma_read_fifo_addr(4 downto 0),
      CE => wma_word_done_d1,
      CLK => ACLK,
      D => \wma_fifo_mem_reg[511][Data][4]_srl32__6_n_1\,
      Q => \wma_fifo_mem_reg[511][Data][4]_srl32__7_n_0\,
      Q31 => \wma_fifo_mem_reg[511][Data][4]_srl32__7_n_1\
    );
\wma_fifo_mem_reg[511][Data][4]_srl32__8\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => wma_read_fifo_addr(4 downto 0),
      CE => wma_word_done_d1,
      CLK => ACLK,
      D => \wma_fifo_mem_reg[511][Data][4]_srl32__7_n_1\,
      Q => \wma_fifo_mem_reg[511][Data][4]_srl32__8_n_0\,
      Q31 => \wma_fifo_mem_reg[511][Data][4]_srl32__8_n_1\
    );
\wma_fifo_mem_reg[511][Data][4]_srl32__9\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => wma_read_fifo_addr(4 downto 0),
      CE => wma_word_done_d1,
      CLK => ACLK,
      D => \wma_fifo_mem_reg[511][Data][4]_srl32__8_n_1\,
      Q => \wma_fifo_mem_reg[511][Data][4]_srl32__9_n_0\,
      Q31 => \wma_fifo_mem_reg[511][Data][4]_srl32__9_n_1\
    );
\wma_fifo_mem_reg[511][Data][5]_mux\: unisim.vcomponents.MUXF7
     port map (
      I0 => \wma_fifo_mem_reg[511][Data][5]_srl32_n_0\,
      I1 => \wma_fifo_mem_reg[511][Data][5]_srl32__0_n_0\,
      O => \wma_fifo_mem_reg[511][Data][5]_mux_n_0\,
      S => wma_read_fifo_addr(5)
    );
\wma_fifo_mem_reg[511][Data][5]_mux__0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \wma_fifo_mem_reg[511][Data][5]_srl32__1_n_0\,
      I1 => \wma_fifo_mem_reg[511][Data][5]_srl32__2_n_0\,
      O => \wma_fifo_mem_reg[511][Data][5]_mux__0_n_0\,
      S => wma_read_fifo_addr(5)
    );
\wma_fifo_mem_reg[511][Data][5]_mux__1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \wma_fifo_mem_reg[511][Data][5]_srl32__3_n_0\,
      I1 => \wma_fifo_mem_reg[511][Data][5]_srl32__4_n_0\,
      O => \wma_fifo_mem_reg[511][Data][5]_mux__1_n_0\,
      S => wma_read_fifo_addr(5)
    );
\wma_fifo_mem_reg[511][Data][5]_mux__10\: unisim.vcomponents.MUXF8
     port map (
      I0 => \wma_fifo_mem_reg[511][Data][5]_mux__5_n_0\,
      I1 => \wma_fifo_mem_reg[511][Data][5]_mux__6_n_0\,
      O => \wma_fifo_mem_reg[511][Data][5]_mux__10_n_0\,
      S => wma_read_fifo_addr(6)
    );
\wma_fifo_mem_reg[511][Data][5]_mux__2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \wma_fifo_mem_reg[511][Data][5]_srl32__5_n_0\,
      I1 => \wma_fifo_mem_reg[511][Data][5]_srl32__6_n_0\,
      O => \wma_fifo_mem_reg[511][Data][5]_mux__2_n_0\,
      S => wma_read_fifo_addr(5)
    );
\wma_fifo_mem_reg[511][Data][5]_mux__3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \wma_fifo_mem_reg[511][Data][5]_srl32__7_n_0\,
      I1 => \wma_fifo_mem_reg[511][Data][5]_srl32__8_n_0\,
      O => \wma_fifo_mem_reg[511][Data][5]_mux__3_n_0\,
      S => wma_read_fifo_addr(5)
    );
\wma_fifo_mem_reg[511][Data][5]_mux__4\: unisim.vcomponents.MUXF7
     port map (
      I0 => \wma_fifo_mem_reg[511][Data][5]_srl32__9_n_0\,
      I1 => \wma_fifo_mem_reg[511][Data][5]_srl32__10_n_0\,
      O => \wma_fifo_mem_reg[511][Data][5]_mux__4_n_0\,
      S => wma_read_fifo_addr(5)
    );
\wma_fifo_mem_reg[511][Data][5]_mux__5\: unisim.vcomponents.MUXF7
     port map (
      I0 => \wma_fifo_mem_reg[511][Data][5]_srl32__11_n_0\,
      I1 => \wma_fifo_mem_reg[511][Data][5]_srl32__12_n_0\,
      O => \wma_fifo_mem_reg[511][Data][5]_mux__5_n_0\,
      S => wma_read_fifo_addr(5)
    );
\wma_fifo_mem_reg[511][Data][5]_mux__6\: unisim.vcomponents.MUXF7
     port map (
      I0 => \wma_fifo_mem_reg[511][Data][5]_srl32__13_n_0\,
      I1 => \wma_fifo_mem_reg[511][Data][5]_srl32__14_n_0\,
      O => \wma_fifo_mem_reg[511][Data][5]_mux__6_n_0\,
      S => wma_read_fifo_addr(5)
    );
\wma_fifo_mem_reg[511][Data][5]_mux__7\: unisim.vcomponents.MUXF8
     port map (
      I0 => \wma_fifo_mem_reg[511][Data][5]_mux_n_0\,
      I1 => \wma_fifo_mem_reg[511][Data][5]_mux__0_n_0\,
      O => \wma_fifo_mem_reg[511][Data][5]_mux__7_n_0\,
      S => wma_read_fifo_addr(6)
    );
\wma_fifo_mem_reg[511][Data][5]_mux__8\: unisim.vcomponents.MUXF8
     port map (
      I0 => \wma_fifo_mem_reg[511][Data][5]_mux__1_n_0\,
      I1 => \wma_fifo_mem_reg[511][Data][5]_mux__2_n_0\,
      O => \wma_fifo_mem_reg[511][Data][5]_mux__8_n_0\,
      S => wma_read_fifo_addr(6)
    );
\wma_fifo_mem_reg[511][Data][5]_mux__9\: unisim.vcomponents.MUXF8
     port map (
      I0 => \wma_fifo_mem_reg[511][Data][5]_mux__3_n_0\,
      I1 => \wma_fifo_mem_reg[511][Data][5]_mux__4_n_0\,
      O => \wma_fifo_mem_reg[511][Data][5]_mux__9_n_0\,
      S => wma_read_fifo_addr(6)
    );
\wma_fifo_mem_reg[511][Data][5]_srl32\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => wma_read_fifo_addr(4 downto 0),
      CE => wma_word_done_d1,
      CLK => ACLK,
      D => update_wma_data(5),
      Q => \wma_fifo_mem_reg[511][Data][5]_srl32_n_0\,
      Q31 => \wma_fifo_mem_reg[511][Data][5]_srl32_n_1\
    );
\wma_fifo_mem_reg[511][Data][5]_srl32__0\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => wma_read_fifo_addr(4 downto 0),
      CE => wma_word_done_d1,
      CLK => ACLK,
      D => \wma_fifo_mem_reg[511][Data][5]_srl32_n_1\,
      Q => \wma_fifo_mem_reg[511][Data][5]_srl32__0_n_0\,
      Q31 => \wma_fifo_mem_reg[511][Data][5]_srl32__0_n_1\
    );
\wma_fifo_mem_reg[511][Data][5]_srl32__1\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => wma_read_fifo_addr(4 downto 0),
      CE => wma_word_done_d1,
      CLK => ACLK,
      D => \wma_fifo_mem_reg[511][Data][5]_srl32__0_n_1\,
      Q => \wma_fifo_mem_reg[511][Data][5]_srl32__1_n_0\,
      Q31 => \wma_fifo_mem_reg[511][Data][5]_srl32__1_n_1\
    );
\wma_fifo_mem_reg[511][Data][5]_srl32__10\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => wma_read_fifo_addr(4 downto 0),
      CE => wma_word_done_d1,
      CLK => ACLK,
      D => \wma_fifo_mem_reg[511][Data][5]_srl32__9_n_1\,
      Q => \wma_fifo_mem_reg[511][Data][5]_srl32__10_n_0\,
      Q31 => \wma_fifo_mem_reg[511][Data][5]_srl32__10_n_1\
    );
\wma_fifo_mem_reg[511][Data][5]_srl32__11\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => wma_read_fifo_addr(4 downto 0),
      CE => wma_word_done_d1,
      CLK => ACLK,
      D => \wma_fifo_mem_reg[511][Data][5]_srl32__10_n_1\,
      Q => \wma_fifo_mem_reg[511][Data][5]_srl32__11_n_0\,
      Q31 => \wma_fifo_mem_reg[511][Data][5]_srl32__11_n_1\
    );
\wma_fifo_mem_reg[511][Data][5]_srl32__12\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => wma_read_fifo_addr(4 downto 0),
      CE => wma_word_done_d1,
      CLK => ACLK,
      D => \wma_fifo_mem_reg[511][Data][5]_srl32__11_n_1\,
      Q => \wma_fifo_mem_reg[511][Data][5]_srl32__12_n_0\,
      Q31 => \wma_fifo_mem_reg[511][Data][5]_srl32__12_n_1\
    );
\wma_fifo_mem_reg[511][Data][5]_srl32__13\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => wma_read_fifo_addr(4 downto 0),
      CE => wma_word_done_d1,
      CLK => ACLK,
      D => \wma_fifo_mem_reg[511][Data][5]_srl32__12_n_1\,
      Q => \wma_fifo_mem_reg[511][Data][5]_srl32__13_n_0\,
      Q31 => \wma_fifo_mem_reg[511][Data][5]_srl32__13_n_1\
    );
\wma_fifo_mem_reg[511][Data][5]_srl32__14\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => wma_read_fifo_addr(4 downto 0),
      CE => wma_word_done_d1,
      CLK => ACLK,
      D => \wma_fifo_mem_reg[511][Data][5]_srl32__13_n_1\,
      Q => \wma_fifo_mem_reg[511][Data][5]_srl32__14_n_0\,
      Q31 => \NLW_wma_fifo_mem_reg[511][Data][5]_srl32__14_Q31_UNCONNECTED\
    );
\wma_fifo_mem_reg[511][Data][5]_srl32__2\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => wma_read_fifo_addr(4 downto 0),
      CE => wma_word_done_d1,
      CLK => ACLK,
      D => \wma_fifo_mem_reg[511][Data][5]_srl32__1_n_1\,
      Q => \wma_fifo_mem_reg[511][Data][5]_srl32__2_n_0\,
      Q31 => \wma_fifo_mem_reg[511][Data][5]_srl32__2_n_1\
    );
\wma_fifo_mem_reg[511][Data][5]_srl32__3\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => wma_read_fifo_addr(4 downto 0),
      CE => wma_word_done_d1,
      CLK => ACLK,
      D => \wma_fifo_mem_reg[511][Data][5]_srl32__2_n_1\,
      Q => \wma_fifo_mem_reg[511][Data][5]_srl32__3_n_0\,
      Q31 => \wma_fifo_mem_reg[511][Data][5]_srl32__3_n_1\
    );
\wma_fifo_mem_reg[511][Data][5]_srl32__4\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => wma_read_fifo_addr(4 downto 0),
      CE => wma_word_done_d1,
      CLK => ACLK,
      D => \wma_fifo_mem_reg[511][Data][5]_srl32__3_n_1\,
      Q => \wma_fifo_mem_reg[511][Data][5]_srl32__4_n_0\,
      Q31 => \wma_fifo_mem_reg[511][Data][5]_srl32__4_n_1\
    );
\wma_fifo_mem_reg[511][Data][5]_srl32__5\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => wma_read_fifo_addr(4 downto 0),
      CE => wma_word_done_d1,
      CLK => ACLK,
      D => \wma_fifo_mem_reg[511][Data][5]_srl32__4_n_1\,
      Q => \wma_fifo_mem_reg[511][Data][5]_srl32__5_n_0\,
      Q31 => \wma_fifo_mem_reg[511][Data][5]_srl32__5_n_1\
    );
\wma_fifo_mem_reg[511][Data][5]_srl32__6\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => wma_read_fifo_addr(4 downto 0),
      CE => wma_word_done_d1,
      CLK => ACLK,
      D => \wma_fifo_mem_reg[511][Data][5]_srl32__5_n_1\,
      Q => \wma_fifo_mem_reg[511][Data][5]_srl32__6_n_0\,
      Q31 => \wma_fifo_mem_reg[511][Data][5]_srl32__6_n_1\
    );
\wma_fifo_mem_reg[511][Data][5]_srl32__7\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => wma_read_fifo_addr(4 downto 0),
      CE => wma_word_done_d1,
      CLK => ACLK,
      D => \wma_fifo_mem_reg[511][Data][5]_srl32__6_n_1\,
      Q => \wma_fifo_mem_reg[511][Data][5]_srl32__7_n_0\,
      Q31 => \wma_fifo_mem_reg[511][Data][5]_srl32__7_n_1\
    );
\wma_fifo_mem_reg[511][Data][5]_srl32__8\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => wma_read_fifo_addr(4 downto 0),
      CE => wma_word_done_d1,
      CLK => ACLK,
      D => \wma_fifo_mem_reg[511][Data][5]_srl32__7_n_1\,
      Q => \wma_fifo_mem_reg[511][Data][5]_srl32__8_n_0\,
      Q31 => \wma_fifo_mem_reg[511][Data][5]_srl32__8_n_1\
    );
\wma_fifo_mem_reg[511][Data][5]_srl32__9\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => wma_read_fifo_addr(4 downto 0),
      CE => wma_word_done_d1,
      CLK => ACLK,
      D => \wma_fifo_mem_reg[511][Data][5]_srl32__8_n_1\,
      Q => \wma_fifo_mem_reg[511][Data][5]_srl32__9_n_0\,
      Q31 => \wma_fifo_mem_reg[511][Data][5]_srl32__9_n_1\
    );
\wma_fifo_mem_reg[511][Data][6]_mux\: unisim.vcomponents.MUXF7
     port map (
      I0 => \wma_fifo_mem_reg[511][Data][6]_srl32_n_0\,
      I1 => \wma_fifo_mem_reg[511][Data][6]_srl32__0_n_0\,
      O => \wma_fifo_mem_reg[511][Data][6]_mux_n_0\,
      S => wma_read_fifo_addr(5)
    );
\wma_fifo_mem_reg[511][Data][6]_mux__0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \wma_fifo_mem_reg[511][Data][6]_srl32__1_n_0\,
      I1 => \wma_fifo_mem_reg[511][Data][6]_srl32__2_n_0\,
      O => \wma_fifo_mem_reg[511][Data][6]_mux__0_n_0\,
      S => wma_read_fifo_addr(5)
    );
\wma_fifo_mem_reg[511][Data][6]_mux__1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \wma_fifo_mem_reg[511][Data][6]_srl32__3_n_0\,
      I1 => \wma_fifo_mem_reg[511][Data][6]_srl32__4_n_0\,
      O => \wma_fifo_mem_reg[511][Data][6]_mux__1_n_0\,
      S => wma_read_fifo_addr(5)
    );
\wma_fifo_mem_reg[511][Data][6]_mux__10\: unisim.vcomponents.MUXF8
     port map (
      I0 => \wma_fifo_mem_reg[511][Data][6]_mux__5_n_0\,
      I1 => \wma_fifo_mem_reg[511][Data][6]_mux__6_n_0\,
      O => \wma_fifo_mem_reg[511][Data][6]_mux__10_n_0\,
      S => wma_read_fifo_addr(6)
    );
\wma_fifo_mem_reg[511][Data][6]_mux__2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \wma_fifo_mem_reg[511][Data][6]_srl32__5_n_0\,
      I1 => \wma_fifo_mem_reg[511][Data][6]_srl32__6_n_0\,
      O => \wma_fifo_mem_reg[511][Data][6]_mux__2_n_0\,
      S => wma_read_fifo_addr(5)
    );
\wma_fifo_mem_reg[511][Data][6]_mux__3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \wma_fifo_mem_reg[511][Data][6]_srl32__7_n_0\,
      I1 => \wma_fifo_mem_reg[511][Data][6]_srl32__8_n_0\,
      O => \wma_fifo_mem_reg[511][Data][6]_mux__3_n_0\,
      S => wma_read_fifo_addr(5)
    );
\wma_fifo_mem_reg[511][Data][6]_mux__4\: unisim.vcomponents.MUXF7
     port map (
      I0 => \wma_fifo_mem_reg[511][Data][6]_srl32__9_n_0\,
      I1 => \wma_fifo_mem_reg[511][Data][6]_srl32__10_n_0\,
      O => \wma_fifo_mem_reg[511][Data][6]_mux__4_n_0\,
      S => wma_read_fifo_addr(5)
    );
\wma_fifo_mem_reg[511][Data][6]_mux__5\: unisim.vcomponents.MUXF7
     port map (
      I0 => \wma_fifo_mem_reg[511][Data][6]_srl32__11_n_0\,
      I1 => \wma_fifo_mem_reg[511][Data][6]_srl32__12_n_0\,
      O => \wma_fifo_mem_reg[511][Data][6]_mux__5_n_0\,
      S => wma_read_fifo_addr(5)
    );
\wma_fifo_mem_reg[511][Data][6]_mux__6\: unisim.vcomponents.MUXF7
     port map (
      I0 => \wma_fifo_mem_reg[511][Data][6]_srl32__13_n_0\,
      I1 => \wma_fifo_mem_reg[511][Data][6]_srl32__14_n_0\,
      O => \wma_fifo_mem_reg[511][Data][6]_mux__6_n_0\,
      S => wma_read_fifo_addr(5)
    );
\wma_fifo_mem_reg[511][Data][6]_mux__7\: unisim.vcomponents.MUXF8
     port map (
      I0 => \wma_fifo_mem_reg[511][Data][6]_mux_n_0\,
      I1 => \wma_fifo_mem_reg[511][Data][6]_mux__0_n_0\,
      O => \wma_fifo_mem_reg[511][Data][6]_mux__7_n_0\,
      S => wma_read_fifo_addr(6)
    );
\wma_fifo_mem_reg[511][Data][6]_mux__8\: unisim.vcomponents.MUXF8
     port map (
      I0 => \wma_fifo_mem_reg[511][Data][6]_mux__1_n_0\,
      I1 => \wma_fifo_mem_reg[511][Data][6]_mux__2_n_0\,
      O => \wma_fifo_mem_reg[511][Data][6]_mux__8_n_0\,
      S => wma_read_fifo_addr(6)
    );
\wma_fifo_mem_reg[511][Data][6]_mux__9\: unisim.vcomponents.MUXF8
     port map (
      I0 => \wma_fifo_mem_reg[511][Data][6]_mux__3_n_0\,
      I1 => \wma_fifo_mem_reg[511][Data][6]_mux__4_n_0\,
      O => \wma_fifo_mem_reg[511][Data][6]_mux__9_n_0\,
      S => wma_read_fifo_addr(6)
    );
\wma_fifo_mem_reg[511][Data][6]_srl32\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => wma_read_fifo_addr(4 downto 0),
      CE => wma_word_done_d1,
      CLK => ACLK,
      D => update_wma_data(6),
      Q => \wma_fifo_mem_reg[511][Data][6]_srl32_n_0\,
      Q31 => \wma_fifo_mem_reg[511][Data][6]_srl32_n_1\
    );
\wma_fifo_mem_reg[511][Data][6]_srl32__0\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => wma_read_fifo_addr(4 downto 0),
      CE => wma_word_done_d1,
      CLK => ACLK,
      D => \wma_fifo_mem_reg[511][Data][6]_srl32_n_1\,
      Q => \wma_fifo_mem_reg[511][Data][6]_srl32__0_n_0\,
      Q31 => \wma_fifo_mem_reg[511][Data][6]_srl32__0_n_1\
    );
\wma_fifo_mem_reg[511][Data][6]_srl32__1\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => wma_read_fifo_addr(4 downto 0),
      CE => wma_word_done_d1,
      CLK => ACLK,
      D => \wma_fifo_mem_reg[511][Data][6]_srl32__0_n_1\,
      Q => \wma_fifo_mem_reg[511][Data][6]_srl32__1_n_0\,
      Q31 => \wma_fifo_mem_reg[511][Data][6]_srl32__1_n_1\
    );
\wma_fifo_mem_reg[511][Data][6]_srl32__10\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => wma_read_fifo_addr(4 downto 0),
      CE => wma_word_done_d1,
      CLK => ACLK,
      D => \wma_fifo_mem_reg[511][Data][6]_srl32__9_n_1\,
      Q => \wma_fifo_mem_reg[511][Data][6]_srl32__10_n_0\,
      Q31 => \wma_fifo_mem_reg[511][Data][6]_srl32__10_n_1\
    );
\wma_fifo_mem_reg[511][Data][6]_srl32__11\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => wma_read_fifo_addr(4 downto 0),
      CE => wma_word_done_d1,
      CLK => ACLK,
      D => \wma_fifo_mem_reg[511][Data][6]_srl32__10_n_1\,
      Q => \wma_fifo_mem_reg[511][Data][6]_srl32__11_n_0\,
      Q31 => \wma_fifo_mem_reg[511][Data][6]_srl32__11_n_1\
    );
\wma_fifo_mem_reg[511][Data][6]_srl32__12\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => wma_read_fifo_addr(4 downto 0),
      CE => wma_word_done_d1,
      CLK => ACLK,
      D => \wma_fifo_mem_reg[511][Data][6]_srl32__11_n_1\,
      Q => \wma_fifo_mem_reg[511][Data][6]_srl32__12_n_0\,
      Q31 => \wma_fifo_mem_reg[511][Data][6]_srl32__12_n_1\
    );
\wma_fifo_mem_reg[511][Data][6]_srl32__13\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => wma_read_fifo_addr(4 downto 0),
      CE => wma_word_done_d1,
      CLK => ACLK,
      D => \wma_fifo_mem_reg[511][Data][6]_srl32__12_n_1\,
      Q => \wma_fifo_mem_reg[511][Data][6]_srl32__13_n_0\,
      Q31 => \wma_fifo_mem_reg[511][Data][6]_srl32__13_n_1\
    );
\wma_fifo_mem_reg[511][Data][6]_srl32__14\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => wma_read_fifo_addr(4 downto 0),
      CE => wma_word_done_d1,
      CLK => ACLK,
      D => \wma_fifo_mem_reg[511][Data][6]_srl32__13_n_1\,
      Q => \wma_fifo_mem_reg[511][Data][6]_srl32__14_n_0\,
      Q31 => \NLW_wma_fifo_mem_reg[511][Data][6]_srl32__14_Q31_UNCONNECTED\
    );
\wma_fifo_mem_reg[511][Data][6]_srl32__2\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => wma_read_fifo_addr(4 downto 0),
      CE => wma_word_done_d1,
      CLK => ACLK,
      D => \wma_fifo_mem_reg[511][Data][6]_srl32__1_n_1\,
      Q => \wma_fifo_mem_reg[511][Data][6]_srl32__2_n_0\,
      Q31 => \wma_fifo_mem_reg[511][Data][6]_srl32__2_n_1\
    );
\wma_fifo_mem_reg[511][Data][6]_srl32__3\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => wma_read_fifo_addr(4 downto 0),
      CE => wma_word_done_d1,
      CLK => ACLK,
      D => \wma_fifo_mem_reg[511][Data][6]_srl32__2_n_1\,
      Q => \wma_fifo_mem_reg[511][Data][6]_srl32__3_n_0\,
      Q31 => \wma_fifo_mem_reg[511][Data][6]_srl32__3_n_1\
    );
\wma_fifo_mem_reg[511][Data][6]_srl32__4\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => wma_read_fifo_addr(4 downto 0),
      CE => wma_word_done_d1,
      CLK => ACLK,
      D => \wma_fifo_mem_reg[511][Data][6]_srl32__3_n_1\,
      Q => \wma_fifo_mem_reg[511][Data][6]_srl32__4_n_0\,
      Q31 => \wma_fifo_mem_reg[511][Data][6]_srl32__4_n_1\
    );
\wma_fifo_mem_reg[511][Data][6]_srl32__5\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => wma_read_fifo_addr(4 downto 0),
      CE => wma_word_done_d1,
      CLK => ACLK,
      D => \wma_fifo_mem_reg[511][Data][6]_srl32__4_n_1\,
      Q => \wma_fifo_mem_reg[511][Data][6]_srl32__5_n_0\,
      Q31 => \wma_fifo_mem_reg[511][Data][6]_srl32__5_n_1\
    );
\wma_fifo_mem_reg[511][Data][6]_srl32__6\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => wma_read_fifo_addr(4 downto 0),
      CE => wma_word_done_d1,
      CLK => ACLK,
      D => \wma_fifo_mem_reg[511][Data][6]_srl32__5_n_1\,
      Q => \wma_fifo_mem_reg[511][Data][6]_srl32__6_n_0\,
      Q31 => \wma_fifo_mem_reg[511][Data][6]_srl32__6_n_1\
    );
\wma_fifo_mem_reg[511][Data][6]_srl32__7\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => wma_read_fifo_addr(4 downto 0),
      CE => wma_word_done_d1,
      CLK => ACLK,
      D => \wma_fifo_mem_reg[511][Data][6]_srl32__6_n_1\,
      Q => \wma_fifo_mem_reg[511][Data][6]_srl32__7_n_0\,
      Q31 => \wma_fifo_mem_reg[511][Data][6]_srl32__7_n_1\
    );
\wma_fifo_mem_reg[511][Data][6]_srl32__8\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => wma_read_fifo_addr(4 downto 0),
      CE => wma_word_done_d1,
      CLK => ACLK,
      D => \wma_fifo_mem_reg[511][Data][6]_srl32__7_n_1\,
      Q => \wma_fifo_mem_reg[511][Data][6]_srl32__8_n_0\,
      Q31 => \wma_fifo_mem_reg[511][Data][6]_srl32__8_n_1\
    );
\wma_fifo_mem_reg[511][Data][6]_srl32__9\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => wma_read_fifo_addr(4 downto 0),
      CE => wma_word_done_d1,
      CLK => ACLK,
      D => \wma_fifo_mem_reg[511][Data][6]_srl32__8_n_1\,
      Q => \wma_fifo_mem_reg[511][Data][6]_srl32__9_n_0\,
      Q31 => \wma_fifo_mem_reg[511][Data][6]_srl32__9_n_1\
    );
\wma_fifo_mem_reg[511][Data][7]_mux\: unisim.vcomponents.MUXF7
     port map (
      I0 => \wma_fifo_mem_reg[511][Data][7]_srl32_n_0\,
      I1 => \wma_fifo_mem_reg[511][Data][7]_srl32__0_n_0\,
      O => \wma_fifo_mem_reg[511][Data][7]_mux_n_0\,
      S => wma_read_fifo_addr(5)
    );
\wma_fifo_mem_reg[511][Data][7]_mux__0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \wma_fifo_mem_reg[511][Data][7]_srl32__1_n_0\,
      I1 => \wma_fifo_mem_reg[511][Data][7]_srl32__2_n_0\,
      O => \wma_fifo_mem_reg[511][Data][7]_mux__0_n_0\,
      S => wma_read_fifo_addr(5)
    );
\wma_fifo_mem_reg[511][Data][7]_mux__1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \wma_fifo_mem_reg[511][Data][7]_srl32__3_n_0\,
      I1 => \wma_fifo_mem_reg[511][Data][7]_srl32__4_n_0\,
      O => \wma_fifo_mem_reg[511][Data][7]_mux__1_n_0\,
      S => wma_read_fifo_addr(5)
    );
\wma_fifo_mem_reg[511][Data][7]_mux__10\: unisim.vcomponents.MUXF8
     port map (
      I0 => \wma_fifo_mem_reg[511][Data][7]_mux__5_n_0\,
      I1 => \wma_fifo_mem_reg[511][Data][7]_mux__6_n_0\,
      O => \wma_fifo_mem_reg[511][Data][7]_mux__10_n_0\,
      S => wma_read_fifo_addr(6)
    );
\wma_fifo_mem_reg[511][Data][7]_mux__2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \wma_fifo_mem_reg[511][Data][7]_srl32__5_n_0\,
      I1 => \wma_fifo_mem_reg[511][Data][7]_srl32__6_n_0\,
      O => \wma_fifo_mem_reg[511][Data][7]_mux__2_n_0\,
      S => wma_read_fifo_addr(5)
    );
\wma_fifo_mem_reg[511][Data][7]_mux__3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \wma_fifo_mem_reg[511][Data][7]_srl32__7_n_0\,
      I1 => \wma_fifo_mem_reg[511][Data][7]_srl32__8_n_0\,
      O => \wma_fifo_mem_reg[511][Data][7]_mux__3_n_0\,
      S => wma_read_fifo_addr(5)
    );
\wma_fifo_mem_reg[511][Data][7]_mux__4\: unisim.vcomponents.MUXF7
     port map (
      I0 => \wma_fifo_mem_reg[511][Data][7]_srl32__9_n_0\,
      I1 => \wma_fifo_mem_reg[511][Data][7]_srl32__10_n_0\,
      O => \wma_fifo_mem_reg[511][Data][7]_mux__4_n_0\,
      S => wma_read_fifo_addr(5)
    );
\wma_fifo_mem_reg[511][Data][7]_mux__5\: unisim.vcomponents.MUXF7
     port map (
      I0 => \wma_fifo_mem_reg[511][Data][7]_srl32__11_n_0\,
      I1 => \wma_fifo_mem_reg[511][Data][7]_srl32__12_n_0\,
      O => \wma_fifo_mem_reg[511][Data][7]_mux__5_n_0\,
      S => wma_read_fifo_addr(5)
    );
\wma_fifo_mem_reg[511][Data][7]_mux__6\: unisim.vcomponents.MUXF7
     port map (
      I0 => \wma_fifo_mem_reg[511][Data][7]_srl32__13_n_0\,
      I1 => \wma_fifo_mem_reg[511][Data][7]_srl32__14_n_0\,
      O => \wma_fifo_mem_reg[511][Data][7]_mux__6_n_0\,
      S => wma_read_fifo_addr(5)
    );
\wma_fifo_mem_reg[511][Data][7]_mux__7\: unisim.vcomponents.MUXF8
     port map (
      I0 => \wma_fifo_mem_reg[511][Data][7]_mux_n_0\,
      I1 => \wma_fifo_mem_reg[511][Data][7]_mux__0_n_0\,
      O => \wma_fifo_mem_reg[511][Data][7]_mux__7_n_0\,
      S => wma_read_fifo_addr(6)
    );
\wma_fifo_mem_reg[511][Data][7]_mux__8\: unisim.vcomponents.MUXF8
     port map (
      I0 => \wma_fifo_mem_reg[511][Data][7]_mux__1_n_0\,
      I1 => \wma_fifo_mem_reg[511][Data][7]_mux__2_n_0\,
      O => \wma_fifo_mem_reg[511][Data][7]_mux__8_n_0\,
      S => wma_read_fifo_addr(6)
    );
\wma_fifo_mem_reg[511][Data][7]_mux__9\: unisim.vcomponents.MUXF8
     port map (
      I0 => \wma_fifo_mem_reg[511][Data][7]_mux__3_n_0\,
      I1 => \wma_fifo_mem_reg[511][Data][7]_mux__4_n_0\,
      O => \wma_fifo_mem_reg[511][Data][7]_mux__9_n_0\,
      S => wma_read_fifo_addr(6)
    );
\wma_fifo_mem_reg[511][Data][7]_srl32\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => wma_read_fifo_addr(4 downto 0),
      CE => wma_word_done_d1,
      CLK => ACLK,
      D => update_wma_data(7),
      Q => \wma_fifo_mem_reg[511][Data][7]_srl32_n_0\,
      Q31 => \wma_fifo_mem_reg[511][Data][7]_srl32_n_1\
    );
\wma_fifo_mem_reg[511][Data][7]_srl32__0\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => wma_read_fifo_addr(4 downto 0),
      CE => wma_word_done_d1,
      CLK => ACLK,
      D => \wma_fifo_mem_reg[511][Data][7]_srl32_n_1\,
      Q => \wma_fifo_mem_reg[511][Data][7]_srl32__0_n_0\,
      Q31 => \wma_fifo_mem_reg[511][Data][7]_srl32__0_n_1\
    );
\wma_fifo_mem_reg[511][Data][7]_srl32__1\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => wma_read_fifo_addr(4 downto 0),
      CE => wma_word_done_d1,
      CLK => ACLK,
      D => \wma_fifo_mem_reg[511][Data][7]_srl32__0_n_1\,
      Q => \wma_fifo_mem_reg[511][Data][7]_srl32__1_n_0\,
      Q31 => \wma_fifo_mem_reg[511][Data][7]_srl32__1_n_1\
    );
\wma_fifo_mem_reg[511][Data][7]_srl32__10\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => wma_read_fifo_addr(4 downto 0),
      CE => wma_word_done_d1,
      CLK => ACLK,
      D => \wma_fifo_mem_reg[511][Data][7]_srl32__9_n_1\,
      Q => \wma_fifo_mem_reg[511][Data][7]_srl32__10_n_0\,
      Q31 => \wma_fifo_mem_reg[511][Data][7]_srl32__10_n_1\
    );
\wma_fifo_mem_reg[511][Data][7]_srl32__11\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => wma_read_fifo_addr(4 downto 0),
      CE => wma_word_done_d1,
      CLK => ACLK,
      D => \wma_fifo_mem_reg[511][Data][7]_srl32__10_n_1\,
      Q => \wma_fifo_mem_reg[511][Data][7]_srl32__11_n_0\,
      Q31 => \wma_fifo_mem_reg[511][Data][7]_srl32__11_n_1\
    );
\wma_fifo_mem_reg[511][Data][7]_srl32__12\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => wma_read_fifo_addr(4 downto 0),
      CE => wma_word_done_d1,
      CLK => ACLK,
      D => \wma_fifo_mem_reg[511][Data][7]_srl32__11_n_1\,
      Q => \wma_fifo_mem_reg[511][Data][7]_srl32__12_n_0\,
      Q31 => \wma_fifo_mem_reg[511][Data][7]_srl32__12_n_1\
    );
\wma_fifo_mem_reg[511][Data][7]_srl32__13\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => wma_read_fifo_addr(4 downto 0),
      CE => wma_word_done_d1,
      CLK => ACLK,
      D => \wma_fifo_mem_reg[511][Data][7]_srl32__12_n_1\,
      Q => \wma_fifo_mem_reg[511][Data][7]_srl32__13_n_0\,
      Q31 => \wma_fifo_mem_reg[511][Data][7]_srl32__13_n_1\
    );
\wma_fifo_mem_reg[511][Data][7]_srl32__14\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => wma_read_fifo_addr(4 downto 0),
      CE => wma_word_done_d1,
      CLK => ACLK,
      D => \wma_fifo_mem_reg[511][Data][7]_srl32__13_n_1\,
      Q => \wma_fifo_mem_reg[511][Data][7]_srl32__14_n_0\,
      Q31 => \NLW_wma_fifo_mem_reg[511][Data][7]_srl32__14_Q31_UNCONNECTED\
    );
\wma_fifo_mem_reg[511][Data][7]_srl32__2\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => wma_read_fifo_addr(4 downto 0),
      CE => wma_word_done_d1,
      CLK => ACLK,
      D => \wma_fifo_mem_reg[511][Data][7]_srl32__1_n_1\,
      Q => \wma_fifo_mem_reg[511][Data][7]_srl32__2_n_0\,
      Q31 => \wma_fifo_mem_reg[511][Data][7]_srl32__2_n_1\
    );
\wma_fifo_mem_reg[511][Data][7]_srl32__3\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => wma_read_fifo_addr(4 downto 0),
      CE => wma_word_done_d1,
      CLK => ACLK,
      D => \wma_fifo_mem_reg[511][Data][7]_srl32__2_n_1\,
      Q => \wma_fifo_mem_reg[511][Data][7]_srl32__3_n_0\,
      Q31 => \wma_fifo_mem_reg[511][Data][7]_srl32__3_n_1\
    );
\wma_fifo_mem_reg[511][Data][7]_srl32__4\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => wma_read_fifo_addr(4 downto 0),
      CE => wma_word_done_d1,
      CLK => ACLK,
      D => \wma_fifo_mem_reg[511][Data][7]_srl32__3_n_1\,
      Q => \wma_fifo_mem_reg[511][Data][7]_srl32__4_n_0\,
      Q31 => \wma_fifo_mem_reg[511][Data][7]_srl32__4_n_1\
    );
\wma_fifo_mem_reg[511][Data][7]_srl32__5\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => wma_read_fifo_addr(4 downto 0),
      CE => wma_word_done_d1,
      CLK => ACLK,
      D => \wma_fifo_mem_reg[511][Data][7]_srl32__4_n_1\,
      Q => \wma_fifo_mem_reg[511][Data][7]_srl32__5_n_0\,
      Q31 => \wma_fifo_mem_reg[511][Data][7]_srl32__5_n_1\
    );
\wma_fifo_mem_reg[511][Data][7]_srl32__6\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => wma_read_fifo_addr(4 downto 0),
      CE => wma_word_done_d1,
      CLK => ACLK,
      D => \wma_fifo_mem_reg[511][Data][7]_srl32__5_n_1\,
      Q => \wma_fifo_mem_reg[511][Data][7]_srl32__6_n_0\,
      Q31 => \wma_fifo_mem_reg[511][Data][7]_srl32__6_n_1\
    );
\wma_fifo_mem_reg[511][Data][7]_srl32__7\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => wma_read_fifo_addr(4 downto 0),
      CE => wma_word_done_d1,
      CLK => ACLK,
      D => \wma_fifo_mem_reg[511][Data][7]_srl32__6_n_1\,
      Q => \wma_fifo_mem_reg[511][Data][7]_srl32__7_n_0\,
      Q31 => \wma_fifo_mem_reg[511][Data][7]_srl32__7_n_1\
    );
\wma_fifo_mem_reg[511][Data][7]_srl32__8\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => wma_read_fifo_addr(4 downto 0),
      CE => wma_word_done_d1,
      CLK => ACLK,
      D => \wma_fifo_mem_reg[511][Data][7]_srl32__7_n_1\,
      Q => \wma_fifo_mem_reg[511][Data][7]_srl32__8_n_0\,
      Q31 => \wma_fifo_mem_reg[511][Data][7]_srl32__8_n_1\
    );
\wma_fifo_mem_reg[511][Data][7]_srl32__9\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => wma_read_fifo_addr(4 downto 0),
      CE => wma_word_done_d1,
      CLK => ACLK,
      D => \wma_fifo_mem_reg[511][Data][7]_srl32__8_n_1\,
      Q => \wma_fifo_mem_reg[511][Data][7]_srl32__9_n_0\,
      Q31 => \wma_fifo_mem_reg[511][Data][7]_srl32__9_n_1\
    );
\wma_fifo_mem_reg[511][Data][8]_mux\: unisim.vcomponents.MUXF7
     port map (
      I0 => \wma_fifo_mem_reg[511][Data][8]_srl32_n_0\,
      I1 => \wma_fifo_mem_reg[511][Data][8]_srl32__0_n_0\,
      O => \wma_fifo_mem_reg[511][Data][8]_mux_n_0\,
      S => wma_read_fifo_addr(5)
    );
\wma_fifo_mem_reg[511][Data][8]_mux__0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \wma_fifo_mem_reg[511][Data][8]_srl32__1_n_0\,
      I1 => \wma_fifo_mem_reg[511][Data][8]_srl32__2_n_0\,
      O => \wma_fifo_mem_reg[511][Data][8]_mux__0_n_0\,
      S => wma_read_fifo_addr(5)
    );
\wma_fifo_mem_reg[511][Data][8]_mux__1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \wma_fifo_mem_reg[511][Data][8]_srl32__3_n_0\,
      I1 => \wma_fifo_mem_reg[511][Data][8]_srl32__4_n_0\,
      O => \wma_fifo_mem_reg[511][Data][8]_mux__1_n_0\,
      S => wma_read_fifo_addr(5)
    );
\wma_fifo_mem_reg[511][Data][8]_mux__10\: unisim.vcomponents.MUXF8
     port map (
      I0 => \wma_fifo_mem_reg[511][Data][8]_mux__5_n_0\,
      I1 => \wma_fifo_mem_reg[511][Data][8]_mux__6_n_0\,
      O => \wma_fifo_mem_reg[511][Data][8]_mux__10_n_0\,
      S => wma_read_fifo_addr(6)
    );
\wma_fifo_mem_reg[511][Data][8]_mux__2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \wma_fifo_mem_reg[511][Data][8]_srl32__5_n_0\,
      I1 => \wma_fifo_mem_reg[511][Data][8]_srl32__6_n_0\,
      O => \wma_fifo_mem_reg[511][Data][8]_mux__2_n_0\,
      S => wma_read_fifo_addr(5)
    );
\wma_fifo_mem_reg[511][Data][8]_mux__3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \wma_fifo_mem_reg[511][Data][8]_srl32__7_n_0\,
      I1 => \wma_fifo_mem_reg[511][Data][8]_srl32__8_n_0\,
      O => \wma_fifo_mem_reg[511][Data][8]_mux__3_n_0\,
      S => wma_read_fifo_addr(5)
    );
\wma_fifo_mem_reg[511][Data][8]_mux__4\: unisim.vcomponents.MUXF7
     port map (
      I0 => \wma_fifo_mem_reg[511][Data][8]_srl32__9_n_0\,
      I1 => \wma_fifo_mem_reg[511][Data][8]_srl32__10_n_0\,
      O => \wma_fifo_mem_reg[511][Data][8]_mux__4_n_0\,
      S => wma_read_fifo_addr(5)
    );
\wma_fifo_mem_reg[511][Data][8]_mux__5\: unisim.vcomponents.MUXF7
     port map (
      I0 => \wma_fifo_mem_reg[511][Data][8]_srl32__11_n_0\,
      I1 => \wma_fifo_mem_reg[511][Data][8]_srl32__12_n_0\,
      O => \wma_fifo_mem_reg[511][Data][8]_mux__5_n_0\,
      S => wma_read_fifo_addr(5)
    );
\wma_fifo_mem_reg[511][Data][8]_mux__6\: unisim.vcomponents.MUXF7
     port map (
      I0 => \wma_fifo_mem_reg[511][Data][8]_srl32__13_n_0\,
      I1 => \wma_fifo_mem_reg[511][Data][8]_srl32__14_n_0\,
      O => \wma_fifo_mem_reg[511][Data][8]_mux__6_n_0\,
      S => wma_read_fifo_addr(5)
    );
\wma_fifo_mem_reg[511][Data][8]_mux__7\: unisim.vcomponents.MUXF8
     port map (
      I0 => \wma_fifo_mem_reg[511][Data][8]_mux_n_0\,
      I1 => \wma_fifo_mem_reg[511][Data][8]_mux__0_n_0\,
      O => \wma_fifo_mem_reg[511][Data][8]_mux__7_n_0\,
      S => wma_read_fifo_addr(6)
    );
\wma_fifo_mem_reg[511][Data][8]_mux__8\: unisim.vcomponents.MUXF8
     port map (
      I0 => \wma_fifo_mem_reg[511][Data][8]_mux__1_n_0\,
      I1 => \wma_fifo_mem_reg[511][Data][8]_mux__2_n_0\,
      O => \wma_fifo_mem_reg[511][Data][8]_mux__8_n_0\,
      S => wma_read_fifo_addr(6)
    );
\wma_fifo_mem_reg[511][Data][8]_mux__9\: unisim.vcomponents.MUXF8
     port map (
      I0 => \wma_fifo_mem_reg[511][Data][8]_mux__3_n_0\,
      I1 => \wma_fifo_mem_reg[511][Data][8]_mux__4_n_0\,
      O => \wma_fifo_mem_reg[511][Data][8]_mux__9_n_0\,
      S => wma_read_fifo_addr(6)
    );
\wma_fifo_mem_reg[511][Data][8]_srl32\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => wma_read_fifo_addr(4 downto 0),
      CE => wma_word_done_d1,
      CLK => ACLK,
      D => update_wma_data(8),
      Q => \wma_fifo_mem_reg[511][Data][8]_srl32_n_0\,
      Q31 => \wma_fifo_mem_reg[511][Data][8]_srl32_n_1\
    );
\wma_fifo_mem_reg[511][Data][8]_srl32__0\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => wma_read_fifo_addr(4 downto 0),
      CE => wma_word_done_d1,
      CLK => ACLK,
      D => \wma_fifo_mem_reg[511][Data][8]_srl32_n_1\,
      Q => \wma_fifo_mem_reg[511][Data][8]_srl32__0_n_0\,
      Q31 => \wma_fifo_mem_reg[511][Data][8]_srl32__0_n_1\
    );
\wma_fifo_mem_reg[511][Data][8]_srl32__1\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => wma_read_fifo_addr(4 downto 0),
      CE => wma_word_done_d1,
      CLK => ACLK,
      D => \wma_fifo_mem_reg[511][Data][8]_srl32__0_n_1\,
      Q => \wma_fifo_mem_reg[511][Data][8]_srl32__1_n_0\,
      Q31 => \wma_fifo_mem_reg[511][Data][8]_srl32__1_n_1\
    );
\wma_fifo_mem_reg[511][Data][8]_srl32__10\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => wma_read_fifo_addr(4 downto 0),
      CE => wma_word_done_d1,
      CLK => ACLK,
      D => \wma_fifo_mem_reg[511][Data][8]_srl32__9_n_1\,
      Q => \wma_fifo_mem_reg[511][Data][8]_srl32__10_n_0\,
      Q31 => \wma_fifo_mem_reg[511][Data][8]_srl32__10_n_1\
    );
\wma_fifo_mem_reg[511][Data][8]_srl32__11\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => wma_read_fifo_addr(4 downto 0),
      CE => wma_word_done_d1,
      CLK => ACLK,
      D => \wma_fifo_mem_reg[511][Data][8]_srl32__10_n_1\,
      Q => \wma_fifo_mem_reg[511][Data][8]_srl32__11_n_0\,
      Q31 => \wma_fifo_mem_reg[511][Data][8]_srl32__11_n_1\
    );
\wma_fifo_mem_reg[511][Data][8]_srl32__12\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => wma_read_fifo_addr(4 downto 0),
      CE => wma_word_done_d1,
      CLK => ACLK,
      D => \wma_fifo_mem_reg[511][Data][8]_srl32__11_n_1\,
      Q => \wma_fifo_mem_reg[511][Data][8]_srl32__12_n_0\,
      Q31 => \wma_fifo_mem_reg[511][Data][8]_srl32__12_n_1\
    );
\wma_fifo_mem_reg[511][Data][8]_srl32__13\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => wma_read_fifo_addr(4 downto 0),
      CE => wma_word_done_d1,
      CLK => ACLK,
      D => \wma_fifo_mem_reg[511][Data][8]_srl32__12_n_1\,
      Q => \wma_fifo_mem_reg[511][Data][8]_srl32__13_n_0\,
      Q31 => \wma_fifo_mem_reg[511][Data][8]_srl32__13_n_1\
    );
\wma_fifo_mem_reg[511][Data][8]_srl32__14\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => wma_read_fifo_addr(4 downto 0),
      CE => wma_word_done_d1,
      CLK => ACLK,
      D => \wma_fifo_mem_reg[511][Data][8]_srl32__13_n_1\,
      Q => \wma_fifo_mem_reg[511][Data][8]_srl32__14_n_0\,
      Q31 => \NLW_wma_fifo_mem_reg[511][Data][8]_srl32__14_Q31_UNCONNECTED\
    );
\wma_fifo_mem_reg[511][Data][8]_srl32__2\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => wma_read_fifo_addr(4 downto 0),
      CE => wma_word_done_d1,
      CLK => ACLK,
      D => \wma_fifo_mem_reg[511][Data][8]_srl32__1_n_1\,
      Q => \wma_fifo_mem_reg[511][Data][8]_srl32__2_n_0\,
      Q31 => \wma_fifo_mem_reg[511][Data][8]_srl32__2_n_1\
    );
\wma_fifo_mem_reg[511][Data][8]_srl32__3\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => wma_read_fifo_addr(4 downto 0),
      CE => wma_word_done_d1,
      CLK => ACLK,
      D => \wma_fifo_mem_reg[511][Data][8]_srl32__2_n_1\,
      Q => \wma_fifo_mem_reg[511][Data][8]_srl32__3_n_0\,
      Q31 => \wma_fifo_mem_reg[511][Data][8]_srl32__3_n_1\
    );
\wma_fifo_mem_reg[511][Data][8]_srl32__4\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => wma_read_fifo_addr(4 downto 0),
      CE => wma_word_done_d1,
      CLK => ACLK,
      D => \wma_fifo_mem_reg[511][Data][8]_srl32__3_n_1\,
      Q => \wma_fifo_mem_reg[511][Data][8]_srl32__4_n_0\,
      Q31 => \wma_fifo_mem_reg[511][Data][8]_srl32__4_n_1\
    );
\wma_fifo_mem_reg[511][Data][8]_srl32__5\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => wma_read_fifo_addr(4 downto 0),
      CE => wma_word_done_d1,
      CLK => ACLK,
      D => \wma_fifo_mem_reg[511][Data][8]_srl32__4_n_1\,
      Q => \wma_fifo_mem_reg[511][Data][8]_srl32__5_n_0\,
      Q31 => \wma_fifo_mem_reg[511][Data][8]_srl32__5_n_1\
    );
\wma_fifo_mem_reg[511][Data][8]_srl32__6\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => wma_read_fifo_addr(4 downto 0),
      CE => wma_word_done_d1,
      CLK => ACLK,
      D => \wma_fifo_mem_reg[511][Data][8]_srl32__5_n_1\,
      Q => \wma_fifo_mem_reg[511][Data][8]_srl32__6_n_0\,
      Q31 => \wma_fifo_mem_reg[511][Data][8]_srl32__6_n_1\
    );
\wma_fifo_mem_reg[511][Data][8]_srl32__7\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => wma_read_fifo_addr(4 downto 0),
      CE => wma_word_done_d1,
      CLK => ACLK,
      D => \wma_fifo_mem_reg[511][Data][8]_srl32__6_n_1\,
      Q => \wma_fifo_mem_reg[511][Data][8]_srl32__7_n_0\,
      Q31 => \wma_fifo_mem_reg[511][Data][8]_srl32__7_n_1\
    );
\wma_fifo_mem_reg[511][Data][8]_srl32__8\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => wma_read_fifo_addr(4 downto 0),
      CE => wma_word_done_d1,
      CLK => ACLK,
      D => \wma_fifo_mem_reg[511][Data][8]_srl32__7_n_1\,
      Q => \wma_fifo_mem_reg[511][Data][8]_srl32__8_n_0\,
      Q31 => \wma_fifo_mem_reg[511][Data][8]_srl32__8_n_1\
    );
\wma_fifo_mem_reg[511][Data][8]_srl32__9\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => wma_read_fifo_addr(4 downto 0),
      CE => wma_word_done_d1,
      CLK => ACLK,
      D => \wma_fifo_mem_reg[511][Data][8]_srl32__8_n_1\,
      Q => \wma_fifo_mem_reg[511][Data][8]_srl32__9_n_0\,
      Q31 => \wma_fifo_mem_reg[511][Data][8]_srl32__9_n_1\
    );
\wma_fifo_mem_reg[511][Data][9]_mux\: unisim.vcomponents.MUXF7
     port map (
      I0 => \wma_fifo_mem_reg[511][Data][9]_srl32_n_0\,
      I1 => \wma_fifo_mem_reg[511][Data][9]_srl32__0_n_0\,
      O => \wma_fifo_mem_reg[511][Data][9]_mux_n_0\,
      S => wma_read_fifo_addr(5)
    );
\wma_fifo_mem_reg[511][Data][9]_mux__0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \wma_fifo_mem_reg[511][Data][9]_srl32__1_n_0\,
      I1 => \wma_fifo_mem_reg[511][Data][9]_srl32__2_n_0\,
      O => \wma_fifo_mem_reg[511][Data][9]_mux__0_n_0\,
      S => wma_read_fifo_addr(5)
    );
\wma_fifo_mem_reg[511][Data][9]_mux__1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \wma_fifo_mem_reg[511][Data][9]_srl32__3_n_0\,
      I1 => \wma_fifo_mem_reg[511][Data][9]_srl32__4_n_0\,
      O => \wma_fifo_mem_reg[511][Data][9]_mux__1_n_0\,
      S => wma_read_fifo_addr(5)
    );
\wma_fifo_mem_reg[511][Data][9]_mux__10\: unisim.vcomponents.MUXF8
     port map (
      I0 => \wma_fifo_mem_reg[511][Data][9]_mux__5_n_0\,
      I1 => \wma_fifo_mem_reg[511][Data][9]_mux__6_n_0\,
      O => \wma_fifo_mem_reg[511][Data][9]_mux__10_n_0\,
      S => wma_read_fifo_addr(6)
    );
\wma_fifo_mem_reg[511][Data][9]_mux__2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \wma_fifo_mem_reg[511][Data][9]_srl32__5_n_0\,
      I1 => \wma_fifo_mem_reg[511][Data][9]_srl32__6_n_0\,
      O => \wma_fifo_mem_reg[511][Data][9]_mux__2_n_0\,
      S => wma_read_fifo_addr(5)
    );
\wma_fifo_mem_reg[511][Data][9]_mux__3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \wma_fifo_mem_reg[511][Data][9]_srl32__7_n_0\,
      I1 => \wma_fifo_mem_reg[511][Data][9]_srl32__8_n_0\,
      O => \wma_fifo_mem_reg[511][Data][9]_mux__3_n_0\,
      S => wma_read_fifo_addr(5)
    );
\wma_fifo_mem_reg[511][Data][9]_mux__4\: unisim.vcomponents.MUXF7
     port map (
      I0 => \wma_fifo_mem_reg[511][Data][9]_srl32__9_n_0\,
      I1 => \wma_fifo_mem_reg[511][Data][9]_srl32__10_n_0\,
      O => \wma_fifo_mem_reg[511][Data][9]_mux__4_n_0\,
      S => wma_read_fifo_addr(5)
    );
\wma_fifo_mem_reg[511][Data][9]_mux__5\: unisim.vcomponents.MUXF7
     port map (
      I0 => \wma_fifo_mem_reg[511][Data][9]_srl32__11_n_0\,
      I1 => \wma_fifo_mem_reg[511][Data][9]_srl32__12_n_0\,
      O => \wma_fifo_mem_reg[511][Data][9]_mux__5_n_0\,
      S => wma_read_fifo_addr(5)
    );
\wma_fifo_mem_reg[511][Data][9]_mux__6\: unisim.vcomponents.MUXF7
     port map (
      I0 => \wma_fifo_mem_reg[511][Data][9]_srl32__13_n_0\,
      I1 => \wma_fifo_mem_reg[511][Data][9]_srl32__14_n_0\,
      O => \wma_fifo_mem_reg[511][Data][9]_mux__6_n_0\,
      S => wma_read_fifo_addr(5)
    );
\wma_fifo_mem_reg[511][Data][9]_mux__7\: unisim.vcomponents.MUXF8
     port map (
      I0 => \wma_fifo_mem_reg[511][Data][9]_mux_n_0\,
      I1 => \wma_fifo_mem_reg[511][Data][9]_mux__0_n_0\,
      O => \wma_fifo_mem_reg[511][Data][9]_mux__7_n_0\,
      S => wma_read_fifo_addr(6)
    );
\wma_fifo_mem_reg[511][Data][9]_mux__8\: unisim.vcomponents.MUXF8
     port map (
      I0 => \wma_fifo_mem_reg[511][Data][9]_mux__1_n_0\,
      I1 => \wma_fifo_mem_reg[511][Data][9]_mux__2_n_0\,
      O => \wma_fifo_mem_reg[511][Data][9]_mux__8_n_0\,
      S => wma_read_fifo_addr(6)
    );
\wma_fifo_mem_reg[511][Data][9]_mux__9\: unisim.vcomponents.MUXF8
     port map (
      I0 => \wma_fifo_mem_reg[511][Data][9]_mux__3_n_0\,
      I1 => \wma_fifo_mem_reg[511][Data][9]_mux__4_n_0\,
      O => \wma_fifo_mem_reg[511][Data][9]_mux__9_n_0\,
      S => wma_read_fifo_addr(6)
    );
\wma_fifo_mem_reg[511][Data][9]_srl32\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => wma_read_fifo_addr(4 downto 0),
      CE => wma_word_done_d1,
      CLK => ACLK,
      D => update_wma_data(9),
      Q => \wma_fifo_mem_reg[511][Data][9]_srl32_n_0\,
      Q31 => \wma_fifo_mem_reg[511][Data][9]_srl32_n_1\
    );
\wma_fifo_mem_reg[511][Data][9]_srl32__0\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => wma_read_fifo_addr(4 downto 0),
      CE => wma_word_done_d1,
      CLK => ACLK,
      D => \wma_fifo_mem_reg[511][Data][9]_srl32_n_1\,
      Q => \wma_fifo_mem_reg[511][Data][9]_srl32__0_n_0\,
      Q31 => \wma_fifo_mem_reg[511][Data][9]_srl32__0_n_1\
    );
\wma_fifo_mem_reg[511][Data][9]_srl32__1\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => wma_read_fifo_addr(4 downto 0),
      CE => wma_word_done_d1,
      CLK => ACLK,
      D => \wma_fifo_mem_reg[511][Data][9]_srl32__0_n_1\,
      Q => \wma_fifo_mem_reg[511][Data][9]_srl32__1_n_0\,
      Q31 => \wma_fifo_mem_reg[511][Data][9]_srl32__1_n_1\
    );
\wma_fifo_mem_reg[511][Data][9]_srl32__10\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => wma_read_fifo_addr(4 downto 0),
      CE => wma_word_done_d1,
      CLK => ACLK,
      D => \wma_fifo_mem_reg[511][Data][9]_srl32__9_n_1\,
      Q => \wma_fifo_mem_reg[511][Data][9]_srl32__10_n_0\,
      Q31 => \wma_fifo_mem_reg[511][Data][9]_srl32__10_n_1\
    );
\wma_fifo_mem_reg[511][Data][9]_srl32__11\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => wma_read_fifo_addr(4 downto 0),
      CE => wma_word_done_d1,
      CLK => ACLK,
      D => \wma_fifo_mem_reg[511][Data][9]_srl32__10_n_1\,
      Q => \wma_fifo_mem_reg[511][Data][9]_srl32__11_n_0\,
      Q31 => \wma_fifo_mem_reg[511][Data][9]_srl32__11_n_1\
    );
\wma_fifo_mem_reg[511][Data][9]_srl32__12\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => wma_read_fifo_addr(4 downto 0),
      CE => wma_word_done_d1,
      CLK => ACLK,
      D => \wma_fifo_mem_reg[511][Data][9]_srl32__11_n_1\,
      Q => \wma_fifo_mem_reg[511][Data][9]_srl32__12_n_0\,
      Q31 => \wma_fifo_mem_reg[511][Data][9]_srl32__12_n_1\
    );
\wma_fifo_mem_reg[511][Data][9]_srl32__13\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => wma_read_fifo_addr(4 downto 0),
      CE => wma_word_done_d1,
      CLK => ACLK,
      D => \wma_fifo_mem_reg[511][Data][9]_srl32__12_n_1\,
      Q => \wma_fifo_mem_reg[511][Data][9]_srl32__13_n_0\,
      Q31 => \wma_fifo_mem_reg[511][Data][9]_srl32__13_n_1\
    );
\wma_fifo_mem_reg[511][Data][9]_srl32__14\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => wma_read_fifo_addr(4 downto 0),
      CE => wma_word_done_d1,
      CLK => ACLK,
      D => \wma_fifo_mem_reg[511][Data][9]_srl32__13_n_1\,
      Q => \wma_fifo_mem_reg[511][Data][9]_srl32__14_n_0\,
      Q31 => \NLW_wma_fifo_mem_reg[511][Data][9]_srl32__14_Q31_UNCONNECTED\
    );
\wma_fifo_mem_reg[511][Data][9]_srl32__2\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => wma_read_fifo_addr(4 downto 0),
      CE => wma_word_done_d1,
      CLK => ACLK,
      D => \wma_fifo_mem_reg[511][Data][9]_srl32__1_n_1\,
      Q => \wma_fifo_mem_reg[511][Data][9]_srl32__2_n_0\,
      Q31 => \wma_fifo_mem_reg[511][Data][9]_srl32__2_n_1\
    );
\wma_fifo_mem_reg[511][Data][9]_srl32__3\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => wma_read_fifo_addr(4 downto 0),
      CE => wma_word_done_d1,
      CLK => ACLK,
      D => \wma_fifo_mem_reg[511][Data][9]_srl32__2_n_1\,
      Q => \wma_fifo_mem_reg[511][Data][9]_srl32__3_n_0\,
      Q31 => \wma_fifo_mem_reg[511][Data][9]_srl32__3_n_1\
    );
\wma_fifo_mem_reg[511][Data][9]_srl32__4\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => wma_read_fifo_addr(4 downto 0),
      CE => wma_word_done_d1,
      CLK => ACLK,
      D => \wma_fifo_mem_reg[511][Data][9]_srl32__3_n_1\,
      Q => \wma_fifo_mem_reg[511][Data][9]_srl32__4_n_0\,
      Q31 => \wma_fifo_mem_reg[511][Data][9]_srl32__4_n_1\
    );
\wma_fifo_mem_reg[511][Data][9]_srl32__5\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => wma_read_fifo_addr(4 downto 0),
      CE => wma_word_done_d1,
      CLK => ACLK,
      D => \wma_fifo_mem_reg[511][Data][9]_srl32__4_n_1\,
      Q => \wma_fifo_mem_reg[511][Data][9]_srl32__5_n_0\,
      Q31 => \wma_fifo_mem_reg[511][Data][9]_srl32__5_n_1\
    );
\wma_fifo_mem_reg[511][Data][9]_srl32__6\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => wma_read_fifo_addr(4 downto 0),
      CE => wma_word_done_d1,
      CLK => ACLK,
      D => \wma_fifo_mem_reg[511][Data][9]_srl32__5_n_1\,
      Q => \wma_fifo_mem_reg[511][Data][9]_srl32__6_n_0\,
      Q31 => \wma_fifo_mem_reg[511][Data][9]_srl32__6_n_1\
    );
\wma_fifo_mem_reg[511][Data][9]_srl32__7\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => wma_read_fifo_addr(4 downto 0),
      CE => wma_word_done_d1,
      CLK => ACLK,
      D => \wma_fifo_mem_reg[511][Data][9]_srl32__6_n_1\,
      Q => \wma_fifo_mem_reg[511][Data][9]_srl32__7_n_0\,
      Q31 => \wma_fifo_mem_reg[511][Data][9]_srl32__7_n_1\
    );
\wma_fifo_mem_reg[511][Data][9]_srl32__8\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => wma_read_fifo_addr(4 downto 0),
      CE => wma_word_done_d1,
      CLK => ACLK,
      D => \wma_fifo_mem_reg[511][Data][9]_srl32__7_n_1\,
      Q => \wma_fifo_mem_reg[511][Data][9]_srl32__8_n_0\,
      Q31 => \wma_fifo_mem_reg[511][Data][9]_srl32__8_n_1\
    );
\wma_fifo_mem_reg[511][Data][9]_srl32__9\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => wma_read_fifo_addr(4 downto 0),
      CE => wma_word_done_d1,
      CLK => ACLK,
      D => \wma_fifo_mem_reg[511][Data][9]_srl32__8_n_1\,
      Q => \wma_fifo_mem_reg[511][Data][9]_srl32__9_n_0\,
      Q31 => \wma_fifo_mem_reg[511][Data][9]_srl32__9_n_1\
    );
\wma_fifo_mem_reg[511][Last][0]_mux\: unisim.vcomponents.MUXF7
     port map (
      I0 => \wma_fifo_mem_reg[511][Last][0]_srl32_n_0\,
      I1 => \wma_fifo_mem_reg[511][Last][0]_srl32__0_n_0\,
      O => \wma_fifo_mem_reg[511][Last][0]_mux_n_0\,
      S => wma_read_fifo_addr(5)
    );
\wma_fifo_mem_reg[511][Last][0]_mux__0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \wma_fifo_mem_reg[511][Last][0]_srl32__1_n_0\,
      I1 => \wma_fifo_mem_reg[511][Last][0]_srl32__2_n_0\,
      O => \wma_fifo_mem_reg[511][Last][0]_mux__0_n_0\,
      S => wma_read_fifo_addr(5)
    );
\wma_fifo_mem_reg[511][Last][0]_mux__1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \wma_fifo_mem_reg[511][Last][0]_srl32__3_n_0\,
      I1 => \wma_fifo_mem_reg[511][Last][0]_srl32__4_n_0\,
      O => \wma_fifo_mem_reg[511][Last][0]_mux__1_n_0\,
      S => wma_read_fifo_addr(5)
    );
\wma_fifo_mem_reg[511][Last][0]_mux__10\: unisim.vcomponents.MUXF8
     port map (
      I0 => \wma_fifo_mem_reg[511][Last][0]_mux__5_n_0\,
      I1 => \wma_fifo_mem_reg[511][Last][0]_mux__6_n_0\,
      O => \wma_fifo_mem_reg[511][Last][0]_mux__10_n_0\,
      S => wma_read_fifo_addr(6)
    );
\wma_fifo_mem_reg[511][Last][0]_mux__2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \wma_fifo_mem_reg[511][Last][0]_srl32__5_n_0\,
      I1 => \wma_fifo_mem_reg[511][Last][0]_srl32__6_n_0\,
      O => \wma_fifo_mem_reg[511][Last][0]_mux__2_n_0\,
      S => wma_read_fifo_addr(5)
    );
\wma_fifo_mem_reg[511][Last][0]_mux__3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \wma_fifo_mem_reg[511][Last][0]_srl32__7_n_0\,
      I1 => \wma_fifo_mem_reg[511][Last][0]_srl32__8_n_0\,
      O => \wma_fifo_mem_reg[511][Last][0]_mux__3_n_0\,
      S => wma_read_fifo_addr(5)
    );
\wma_fifo_mem_reg[511][Last][0]_mux__4\: unisim.vcomponents.MUXF7
     port map (
      I0 => \wma_fifo_mem_reg[511][Last][0]_srl32__9_n_0\,
      I1 => \wma_fifo_mem_reg[511][Last][0]_srl32__10_n_0\,
      O => \wma_fifo_mem_reg[511][Last][0]_mux__4_n_0\,
      S => wma_read_fifo_addr(5)
    );
\wma_fifo_mem_reg[511][Last][0]_mux__5\: unisim.vcomponents.MUXF7
     port map (
      I0 => \wma_fifo_mem_reg[511][Last][0]_srl32__11_n_0\,
      I1 => \wma_fifo_mem_reg[511][Last][0]_srl32__12_n_0\,
      O => \wma_fifo_mem_reg[511][Last][0]_mux__5_n_0\,
      S => wma_read_fifo_addr(5)
    );
\wma_fifo_mem_reg[511][Last][0]_mux__6\: unisim.vcomponents.MUXF7
     port map (
      I0 => \wma_fifo_mem_reg[511][Last][0]_srl32__13_n_0\,
      I1 => \wma_fifo_mem_reg[511][Last][0]_srl32__14_n_0\,
      O => \wma_fifo_mem_reg[511][Last][0]_mux__6_n_0\,
      S => wma_read_fifo_addr(5)
    );
\wma_fifo_mem_reg[511][Last][0]_mux__7\: unisim.vcomponents.MUXF8
     port map (
      I0 => \wma_fifo_mem_reg[511][Last][0]_mux_n_0\,
      I1 => \wma_fifo_mem_reg[511][Last][0]_mux__0_n_0\,
      O => \wma_fifo_mem_reg[511][Last][0]_mux__7_n_0\,
      S => wma_read_fifo_addr(6)
    );
\wma_fifo_mem_reg[511][Last][0]_mux__8\: unisim.vcomponents.MUXF8
     port map (
      I0 => \wma_fifo_mem_reg[511][Last][0]_mux__1_n_0\,
      I1 => \wma_fifo_mem_reg[511][Last][0]_mux__2_n_0\,
      O => \wma_fifo_mem_reg[511][Last][0]_mux__8_n_0\,
      S => wma_read_fifo_addr(6)
    );
\wma_fifo_mem_reg[511][Last][0]_mux__9\: unisim.vcomponents.MUXF8
     port map (
      I0 => \wma_fifo_mem_reg[511][Last][0]_mux__3_n_0\,
      I1 => \wma_fifo_mem_reg[511][Last][0]_mux__4_n_0\,
      O => \wma_fifo_mem_reg[511][Last][0]_mux__9_n_0\,
      S => wma_read_fifo_addr(6)
    );
\wma_fifo_mem_reg[511][Last][0]_srl32\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => wma_read_fifo_addr(4 downto 0),
      CE => wma_word_done_d1,
      CLK => ACLK,
      D => \^in\,
      Q => \wma_fifo_mem_reg[511][Last][0]_srl32_n_0\,
      Q31 => \wma_fifo_mem_reg[511][Last][0]_srl32_n_1\
    );
\wma_fifo_mem_reg[511][Last][0]_srl32__0\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => wma_read_fifo_addr(4 downto 0),
      CE => wma_word_done_d1,
      CLK => ACLK,
      D => \wma_fifo_mem_reg[511][Last][0]_srl32_n_1\,
      Q => \wma_fifo_mem_reg[511][Last][0]_srl32__0_n_0\,
      Q31 => \wma_fifo_mem_reg[511][Last][0]_srl32__0_n_1\
    );
\wma_fifo_mem_reg[511][Last][0]_srl32__1\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => wma_read_fifo_addr(4 downto 0),
      CE => wma_word_done_d1,
      CLK => ACLK,
      D => \wma_fifo_mem_reg[511][Last][0]_srl32__0_n_1\,
      Q => \wma_fifo_mem_reg[511][Last][0]_srl32__1_n_0\,
      Q31 => \wma_fifo_mem_reg[511][Last][0]_srl32__1_n_1\
    );
\wma_fifo_mem_reg[511][Last][0]_srl32__10\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => wma_read_fifo_addr(4 downto 0),
      CE => wma_word_done_d1,
      CLK => ACLK,
      D => \wma_fifo_mem_reg[511][Last][0]_srl32__9_n_1\,
      Q => \wma_fifo_mem_reg[511][Last][0]_srl32__10_n_0\,
      Q31 => \wma_fifo_mem_reg[511][Last][0]_srl32__10_n_1\
    );
\wma_fifo_mem_reg[511][Last][0]_srl32__11\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => wma_read_fifo_addr(4 downto 0),
      CE => wma_word_done_d1,
      CLK => ACLK,
      D => \wma_fifo_mem_reg[511][Last][0]_srl32__10_n_1\,
      Q => \wma_fifo_mem_reg[511][Last][0]_srl32__11_n_0\,
      Q31 => \wma_fifo_mem_reg[511][Last][0]_srl32__11_n_1\
    );
\wma_fifo_mem_reg[511][Last][0]_srl32__12\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => wma_read_fifo_addr(4 downto 0),
      CE => wma_word_done_d1,
      CLK => ACLK,
      D => \wma_fifo_mem_reg[511][Last][0]_srl32__11_n_1\,
      Q => \wma_fifo_mem_reg[511][Last][0]_srl32__12_n_0\,
      Q31 => \wma_fifo_mem_reg[511][Last][0]_srl32__12_n_1\
    );
\wma_fifo_mem_reg[511][Last][0]_srl32__13\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => wma_read_fifo_addr(4 downto 0),
      CE => wma_word_done_d1,
      CLK => ACLK,
      D => \wma_fifo_mem_reg[511][Last][0]_srl32__12_n_1\,
      Q => \wma_fifo_mem_reg[511][Last][0]_srl32__13_n_0\,
      Q31 => \wma_fifo_mem_reg[511][Last][0]_srl32__13_n_1\
    );
\wma_fifo_mem_reg[511][Last][0]_srl32__14\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => wma_read_fifo_addr(4 downto 0),
      CE => wma_word_done_d1,
      CLK => ACLK,
      D => \wma_fifo_mem_reg[511][Last][0]_srl32__13_n_1\,
      Q => \wma_fifo_mem_reg[511][Last][0]_srl32__14_n_0\,
      Q31 => \NLW_wma_fifo_mem_reg[511][Last][0]_srl32__14_Q31_UNCONNECTED\
    );
\wma_fifo_mem_reg[511][Last][0]_srl32__2\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => wma_read_fifo_addr(4 downto 0),
      CE => wma_word_done_d1,
      CLK => ACLK,
      D => \wma_fifo_mem_reg[511][Last][0]_srl32__1_n_1\,
      Q => \wma_fifo_mem_reg[511][Last][0]_srl32__2_n_0\,
      Q31 => \wma_fifo_mem_reg[511][Last][0]_srl32__2_n_1\
    );
\wma_fifo_mem_reg[511][Last][0]_srl32__3\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => wma_read_fifo_addr(4 downto 0),
      CE => wma_word_done_d1,
      CLK => ACLK,
      D => \wma_fifo_mem_reg[511][Last][0]_srl32__2_n_1\,
      Q => \wma_fifo_mem_reg[511][Last][0]_srl32__3_n_0\,
      Q31 => \wma_fifo_mem_reg[511][Last][0]_srl32__3_n_1\
    );
\wma_fifo_mem_reg[511][Last][0]_srl32__4\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => wma_read_fifo_addr(4 downto 0),
      CE => wma_word_done_d1,
      CLK => ACLK,
      D => \wma_fifo_mem_reg[511][Last][0]_srl32__3_n_1\,
      Q => \wma_fifo_mem_reg[511][Last][0]_srl32__4_n_0\,
      Q31 => \wma_fifo_mem_reg[511][Last][0]_srl32__4_n_1\
    );
\wma_fifo_mem_reg[511][Last][0]_srl32__5\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => wma_read_fifo_addr(4 downto 0),
      CE => wma_word_done_d1,
      CLK => ACLK,
      D => \wma_fifo_mem_reg[511][Last][0]_srl32__4_n_1\,
      Q => \wma_fifo_mem_reg[511][Last][0]_srl32__5_n_0\,
      Q31 => \wma_fifo_mem_reg[511][Last][0]_srl32__5_n_1\
    );
\wma_fifo_mem_reg[511][Last][0]_srl32__6\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => wma_read_fifo_addr(4 downto 0),
      CE => wma_word_done_d1,
      CLK => ACLK,
      D => \wma_fifo_mem_reg[511][Last][0]_srl32__5_n_1\,
      Q => \wma_fifo_mem_reg[511][Last][0]_srl32__6_n_0\,
      Q31 => \wma_fifo_mem_reg[511][Last][0]_srl32__6_n_1\
    );
\wma_fifo_mem_reg[511][Last][0]_srl32__7\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => wma_read_fifo_addr(4 downto 0),
      CE => wma_word_done_d1,
      CLK => ACLK,
      D => \wma_fifo_mem_reg[511][Last][0]_srl32__6_n_1\,
      Q => \wma_fifo_mem_reg[511][Last][0]_srl32__7_n_0\,
      Q31 => \wma_fifo_mem_reg[511][Last][0]_srl32__7_n_1\
    );
\wma_fifo_mem_reg[511][Last][0]_srl32__8\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => wma_read_fifo_addr(4 downto 0),
      CE => wma_word_done_d1,
      CLK => ACLK,
      D => \wma_fifo_mem_reg[511][Last][0]_srl32__7_n_1\,
      Q => \wma_fifo_mem_reg[511][Last][0]_srl32__8_n_0\,
      Q31 => \wma_fifo_mem_reg[511][Last][0]_srl32__8_n_1\
    );
\wma_fifo_mem_reg[511][Last][0]_srl32__9\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => wma_read_fifo_addr(4 downto 0),
      CE => wma_word_done_d1,
      CLK => ACLK,
      D => \wma_fifo_mem_reg[511][Last][0]_srl32__8_n_1\,
      Q => \wma_fifo_mem_reg[511][Last][0]_srl32__9_n_0\,
      Q31 => \wma_fifo_mem_reg[511][Last][0]_srl32__9_n_1\
    );
\wma_fifo_mem_reg[511][Strb][0]_mux\: unisim.vcomponents.MUXF7
     port map (
      I0 => \wma_fifo_mem_reg[511][Strb][0]_srl32_n_0\,
      I1 => \wma_fifo_mem_reg[511][Strb][0]_srl32__0_n_0\,
      O => \wma_fifo_mem_reg[511][Strb][0]_mux_n_0\,
      S => wma_read_fifo_addr(5)
    );
\wma_fifo_mem_reg[511][Strb][0]_mux__0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \wma_fifo_mem_reg[511][Strb][0]_srl32__1_n_0\,
      I1 => \wma_fifo_mem_reg[511][Strb][0]_srl32__2_n_0\,
      O => \wma_fifo_mem_reg[511][Strb][0]_mux__0_n_0\,
      S => wma_read_fifo_addr(5)
    );
\wma_fifo_mem_reg[511][Strb][0]_mux__1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \wma_fifo_mem_reg[511][Strb][0]_srl32__3_n_0\,
      I1 => \wma_fifo_mem_reg[511][Strb][0]_srl32__4_n_0\,
      O => \wma_fifo_mem_reg[511][Strb][0]_mux__1_n_0\,
      S => wma_read_fifo_addr(5)
    );
\wma_fifo_mem_reg[511][Strb][0]_mux__10\: unisim.vcomponents.MUXF8
     port map (
      I0 => \wma_fifo_mem_reg[511][Strb][0]_mux__5_n_0\,
      I1 => \wma_fifo_mem_reg[511][Strb][0]_mux__6_n_0\,
      O => \wma_fifo_mem_reg[511][Strb][0]_mux__10_n_0\,
      S => wma_read_fifo_addr(6)
    );
\wma_fifo_mem_reg[511][Strb][0]_mux__2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \wma_fifo_mem_reg[511][Strb][0]_srl32__5_n_0\,
      I1 => \wma_fifo_mem_reg[511][Strb][0]_srl32__6_n_0\,
      O => \wma_fifo_mem_reg[511][Strb][0]_mux__2_n_0\,
      S => wma_read_fifo_addr(5)
    );
\wma_fifo_mem_reg[511][Strb][0]_mux__3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \wma_fifo_mem_reg[511][Strb][0]_srl32__7_n_0\,
      I1 => \wma_fifo_mem_reg[511][Strb][0]_srl32__8_n_0\,
      O => \wma_fifo_mem_reg[511][Strb][0]_mux__3_n_0\,
      S => wma_read_fifo_addr(5)
    );
\wma_fifo_mem_reg[511][Strb][0]_mux__4\: unisim.vcomponents.MUXF7
     port map (
      I0 => \wma_fifo_mem_reg[511][Strb][0]_srl32__9_n_0\,
      I1 => \wma_fifo_mem_reg[511][Strb][0]_srl32__10_n_0\,
      O => \wma_fifo_mem_reg[511][Strb][0]_mux__4_n_0\,
      S => wma_read_fifo_addr(5)
    );
\wma_fifo_mem_reg[511][Strb][0]_mux__5\: unisim.vcomponents.MUXF7
     port map (
      I0 => \wma_fifo_mem_reg[511][Strb][0]_srl32__11_n_0\,
      I1 => \wma_fifo_mem_reg[511][Strb][0]_srl32__12_n_0\,
      O => \wma_fifo_mem_reg[511][Strb][0]_mux__5_n_0\,
      S => wma_read_fifo_addr(5)
    );
\wma_fifo_mem_reg[511][Strb][0]_mux__6\: unisim.vcomponents.MUXF7
     port map (
      I0 => \wma_fifo_mem_reg[511][Strb][0]_srl32__13_n_0\,
      I1 => \wma_fifo_mem_reg[511][Strb][0]_srl32__14_n_0\,
      O => \wma_fifo_mem_reg[511][Strb][0]_mux__6_n_0\,
      S => wma_read_fifo_addr(5)
    );
\wma_fifo_mem_reg[511][Strb][0]_mux__7\: unisim.vcomponents.MUXF8
     port map (
      I0 => \wma_fifo_mem_reg[511][Strb][0]_mux_n_0\,
      I1 => \wma_fifo_mem_reg[511][Strb][0]_mux__0_n_0\,
      O => \wma_fifo_mem_reg[511][Strb][0]_mux__7_n_0\,
      S => wma_read_fifo_addr(6)
    );
\wma_fifo_mem_reg[511][Strb][0]_mux__8\: unisim.vcomponents.MUXF8
     port map (
      I0 => \wma_fifo_mem_reg[511][Strb][0]_mux__1_n_0\,
      I1 => \wma_fifo_mem_reg[511][Strb][0]_mux__2_n_0\,
      O => \wma_fifo_mem_reg[511][Strb][0]_mux__8_n_0\,
      S => wma_read_fifo_addr(6)
    );
\wma_fifo_mem_reg[511][Strb][0]_mux__9\: unisim.vcomponents.MUXF8
     port map (
      I0 => \wma_fifo_mem_reg[511][Strb][0]_mux__3_n_0\,
      I1 => \wma_fifo_mem_reg[511][Strb][0]_mux__4_n_0\,
      O => \wma_fifo_mem_reg[511][Strb][0]_mux__9_n_0\,
      S => wma_read_fifo_addr(6)
    );
\wma_fifo_mem_reg[511][Strb][0]_srl32\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => wma_read_fifo_addr(4 downto 0),
      CE => wma_word_done_d1,
      CLK => ACLK,
      D => update_wma_strb(0),
      Q => \wma_fifo_mem_reg[511][Strb][0]_srl32_n_0\,
      Q31 => \wma_fifo_mem_reg[511][Strb][0]_srl32_n_1\
    );
\wma_fifo_mem_reg[511][Strb][0]_srl32__0\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => wma_read_fifo_addr(4 downto 0),
      CE => wma_word_done_d1,
      CLK => ACLK,
      D => \wma_fifo_mem_reg[511][Strb][0]_srl32_n_1\,
      Q => \wma_fifo_mem_reg[511][Strb][0]_srl32__0_n_0\,
      Q31 => \wma_fifo_mem_reg[511][Strb][0]_srl32__0_n_1\
    );
\wma_fifo_mem_reg[511][Strb][0]_srl32__1\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => wma_read_fifo_addr(4 downto 0),
      CE => wma_word_done_d1,
      CLK => ACLK,
      D => \wma_fifo_mem_reg[511][Strb][0]_srl32__0_n_1\,
      Q => \wma_fifo_mem_reg[511][Strb][0]_srl32__1_n_0\,
      Q31 => \wma_fifo_mem_reg[511][Strb][0]_srl32__1_n_1\
    );
\wma_fifo_mem_reg[511][Strb][0]_srl32__10\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => wma_read_fifo_addr(4 downto 0),
      CE => wma_word_done_d1,
      CLK => ACLK,
      D => \wma_fifo_mem_reg[511][Strb][0]_srl32__9_n_1\,
      Q => \wma_fifo_mem_reg[511][Strb][0]_srl32__10_n_0\,
      Q31 => \wma_fifo_mem_reg[511][Strb][0]_srl32__10_n_1\
    );
\wma_fifo_mem_reg[511][Strb][0]_srl32__11\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => wma_read_fifo_addr(4 downto 0),
      CE => wma_word_done_d1,
      CLK => ACLK,
      D => \wma_fifo_mem_reg[511][Strb][0]_srl32__10_n_1\,
      Q => \wma_fifo_mem_reg[511][Strb][0]_srl32__11_n_0\,
      Q31 => \wma_fifo_mem_reg[511][Strb][0]_srl32__11_n_1\
    );
\wma_fifo_mem_reg[511][Strb][0]_srl32__12\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => wma_read_fifo_addr(4 downto 0),
      CE => wma_word_done_d1,
      CLK => ACLK,
      D => \wma_fifo_mem_reg[511][Strb][0]_srl32__11_n_1\,
      Q => \wma_fifo_mem_reg[511][Strb][0]_srl32__12_n_0\,
      Q31 => \wma_fifo_mem_reg[511][Strb][0]_srl32__12_n_1\
    );
\wma_fifo_mem_reg[511][Strb][0]_srl32__13\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => wma_read_fifo_addr(4 downto 0),
      CE => wma_word_done_d1,
      CLK => ACLK,
      D => \wma_fifo_mem_reg[511][Strb][0]_srl32__12_n_1\,
      Q => \wma_fifo_mem_reg[511][Strb][0]_srl32__13_n_0\,
      Q31 => \wma_fifo_mem_reg[511][Strb][0]_srl32__13_n_1\
    );
\wma_fifo_mem_reg[511][Strb][0]_srl32__14\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => wma_read_fifo_addr(4 downto 0),
      CE => wma_word_done_d1,
      CLK => ACLK,
      D => \wma_fifo_mem_reg[511][Strb][0]_srl32__13_n_1\,
      Q => \wma_fifo_mem_reg[511][Strb][0]_srl32__14_n_0\,
      Q31 => \NLW_wma_fifo_mem_reg[511][Strb][0]_srl32__14_Q31_UNCONNECTED\
    );
\wma_fifo_mem_reg[511][Strb][0]_srl32__2\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => wma_read_fifo_addr(4 downto 0),
      CE => wma_word_done_d1,
      CLK => ACLK,
      D => \wma_fifo_mem_reg[511][Strb][0]_srl32__1_n_1\,
      Q => \wma_fifo_mem_reg[511][Strb][0]_srl32__2_n_0\,
      Q31 => \wma_fifo_mem_reg[511][Strb][0]_srl32__2_n_1\
    );
\wma_fifo_mem_reg[511][Strb][0]_srl32__3\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => wma_read_fifo_addr(4 downto 0),
      CE => wma_word_done_d1,
      CLK => ACLK,
      D => \wma_fifo_mem_reg[511][Strb][0]_srl32__2_n_1\,
      Q => \wma_fifo_mem_reg[511][Strb][0]_srl32__3_n_0\,
      Q31 => \wma_fifo_mem_reg[511][Strb][0]_srl32__3_n_1\
    );
\wma_fifo_mem_reg[511][Strb][0]_srl32__4\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => wma_read_fifo_addr(4 downto 0),
      CE => wma_word_done_d1,
      CLK => ACLK,
      D => \wma_fifo_mem_reg[511][Strb][0]_srl32__3_n_1\,
      Q => \wma_fifo_mem_reg[511][Strb][0]_srl32__4_n_0\,
      Q31 => \wma_fifo_mem_reg[511][Strb][0]_srl32__4_n_1\
    );
\wma_fifo_mem_reg[511][Strb][0]_srl32__5\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => wma_read_fifo_addr(4 downto 0),
      CE => wma_word_done_d1,
      CLK => ACLK,
      D => \wma_fifo_mem_reg[511][Strb][0]_srl32__4_n_1\,
      Q => \wma_fifo_mem_reg[511][Strb][0]_srl32__5_n_0\,
      Q31 => \wma_fifo_mem_reg[511][Strb][0]_srl32__5_n_1\
    );
\wma_fifo_mem_reg[511][Strb][0]_srl32__6\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => wma_read_fifo_addr(4 downto 0),
      CE => wma_word_done_d1,
      CLK => ACLK,
      D => \wma_fifo_mem_reg[511][Strb][0]_srl32__5_n_1\,
      Q => \wma_fifo_mem_reg[511][Strb][0]_srl32__6_n_0\,
      Q31 => \wma_fifo_mem_reg[511][Strb][0]_srl32__6_n_1\
    );
\wma_fifo_mem_reg[511][Strb][0]_srl32__7\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => wma_read_fifo_addr(4 downto 0),
      CE => wma_word_done_d1,
      CLK => ACLK,
      D => \wma_fifo_mem_reg[511][Strb][0]_srl32__6_n_1\,
      Q => \wma_fifo_mem_reg[511][Strb][0]_srl32__7_n_0\,
      Q31 => \wma_fifo_mem_reg[511][Strb][0]_srl32__7_n_1\
    );
\wma_fifo_mem_reg[511][Strb][0]_srl32__8\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => wma_read_fifo_addr(4 downto 0),
      CE => wma_word_done_d1,
      CLK => ACLK,
      D => \wma_fifo_mem_reg[511][Strb][0]_srl32__7_n_1\,
      Q => \wma_fifo_mem_reg[511][Strb][0]_srl32__8_n_0\,
      Q31 => \wma_fifo_mem_reg[511][Strb][0]_srl32__8_n_1\
    );
\wma_fifo_mem_reg[511][Strb][0]_srl32__9\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => wma_read_fifo_addr(4 downto 0),
      CE => wma_word_done_d1,
      CLK => ACLK,
      D => \wma_fifo_mem_reg[511][Strb][0]_srl32__8_n_1\,
      Q => \wma_fifo_mem_reg[511][Strb][0]_srl32__9_n_0\,
      Q31 => \wma_fifo_mem_reg[511][Strb][0]_srl32__9_n_1\
    );
\wma_fifo_mem_reg[511][Strb][1]_mux\: unisim.vcomponents.MUXF7
     port map (
      I0 => \wma_fifo_mem_reg[511][Strb][1]_srl32_n_0\,
      I1 => \wma_fifo_mem_reg[511][Strb][1]_srl32__0_n_0\,
      O => \wma_fifo_mem_reg[511][Strb][1]_mux_n_0\,
      S => wma_read_fifo_addr(5)
    );
\wma_fifo_mem_reg[511][Strb][1]_mux__0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \wma_fifo_mem_reg[511][Strb][1]_srl32__1_n_0\,
      I1 => \wma_fifo_mem_reg[511][Strb][1]_srl32__2_n_0\,
      O => \wma_fifo_mem_reg[511][Strb][1]_mux__0_n_0\,
      S => wma_read_fifo_addr(5)
    );
\wma_fifo_mem_reg[511][Strb][1]_mux__1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \wma_fifo_mem_reg[511][Strb][1]_srl32__3_n_0\,
      I1 => \wma_fifo_mem_reg[511][Strb][1]_srl32__4_n_0\,
      O => \wma_fifo_mem_reg[511][Strb][1]_mux__1_n_0\,
      S => wma_read_fifo_addr(5)
    );
\wma_fifo_mem_reg[511][Strb][1]_mux__10\: unisim.vcomponents.MUXF8
     port map (
      I0 => \wma_fifo_mem_reg[511][Strb][1]_mux__5_n_0\,
      I1 => \wma_fifo_mem_reg[511][Strb][1]_mux__6_n_0\,
      O => \wma_fifo_mem_reg[511][Strb][1]_mux__10_n_0\,
      S => wma_read_fifo_addr(6)
    );
\wma_fifo_mem_reg[511][Strb][1]_mux__2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \wma_fifo_mem_reg[511][Strb][1]_srl32__5_n_0\,
      I1 => \wma_fifo_mem_reg[511][Strb][1]_srl32__6_n_0\,
      O => \wma_fifo_mem_reg[511][Strb][1]_mux__2_n_0\,
      S => wma_read_fifo_addr(5)
    );
\wma_fifo_mem_reg[511][Strb][1]_mux__3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \wma_fifo_mem_reg[511][Strb][1]_srl32__7_n_0\,
      I1 => \wma_fifo_mem_reg[511][Strb][1]_srl32__8_n_0\,
      O => \wma_fifo_mem_reg[511][Strb][1]_mux__3_n_0\,
      S => wma_read_fifo_addr(5)
    );
\wma_fifo_mem_reg[511][Strb][1]_mux__4\: unisim.vcomponents.MUXF7
     port map (
      I0 => \wma_fifo_mem_reg[511][Strb][1]_srl32__9_n_0\,
      I1 => \wma_fifo_mem_reg[511][Strb][1]_srl32__10_n_0\,
      O => \wma_fifo_mem_reg[511][Strb][1]_mux__4_n_0\,
      S => wma_read_fifo_addr(5)
    );
\wma_fifo_mem_reg[511][Strb][1]_mux__5\: unisim.vcomponents.MUXF7
     port map (
      I0 => \wma_fifo_mem_reg[511][Strb][1]_srl32__11_n_0\,
      I1 => \wma_fifo_mem_reg[511][Strb][1]_srl32__12_n_0\,
      O => \wma_fifo_mem_reg[511][Strb][1]_mux__5_n_0\,
      S => wma_read_fifo_addr(5)
    );
\wma_fifo_mem_reg[511][Strb][1]_mux__6\: unisim.vcomponents.MUXF7
     port map (
      I0 => \wma_fifo_mem_reg[511][Strb][1]_srl32__13_n_0\,
      I1 => \wma_fifo_mem_reg[511][Strb][1]_srl32__14_n_0\,
      O => \wma_fifo_mem_reg[511][Strb][1]_mux__6_n_0\,
      S => wma_read_fifo_addr(5)
    );
\wma_fifo_mem_reg[511][Strb][1]_mux__7\: unisim.vcomponents.MUXF8
     port map (
      I0 => \wma_fifo_mem_reg[511][Strb][1]_mux_n_0\,
      I1 => \wma_fifo_mem_reg[511][Strb][1]_mux__0_n_0\,
      O => \wma_fifo_mem_reg[511][Strb][1]_mux__7_n_0\,
      S => wma_read_fifo_addr(6)
    );
\wma_fifo_mem_reg[511][Strb][1]_mux__8\: unisim.vcomponents.MUXF8
     port map (
      I0 => \wma_fifo_mem_reg[511][Strb][1]_mux__1_n_0\,
      I1 => \wma_fifo_mem_reg[511][Strb][1]_mux__2_n_0\,
      O => \wma_fifo_mem_reg[511][Strb][1]_mux__8_n_0\,
      S => wma_read_fifo_addr(6)
    );
\wma_fifo_mem_reg[511][Strb][1]_mux__9\: unisim.vcomponents.MUXF8
     port map (
      I0 => \wma_fifo_mem_reg[511][Strb][1]_mux__3_n_0\,
      I1 => \wma_fifo_mem_reg[511][Strb][1]_mux__4_n_0\,
      O => \wma_fifo_mem_reg[511][Strb][1]_mux__9_n_0\,
      S => wma_read_fifo_addr(6)
    );
\wma_fifo_mem_reg[511][Strb][1]_srl32\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => wma_read_fifo_addr(4 downto 0),
      CE => wma_word_done_d1,
      CLK => ACLK,
      D => update_wma_strb(1),
      Q => \wma_fifo_mem_reg[511][Strb][1]_srl32_n_0\,
      Q31 => \wma_fifo_mem_reg[511][Strb][1]_srl32_n_1\
    );
\wma_fifo_mem_reg[511][Strb][1]_srl32__0\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => wma_read_fifo_addr(4 downto 0),
      CE => wma_word_done_d1,
      CLK => ACLK,
      D => \wma_fifo_mem_reg[511][Strb][1]_srl32_n_1\,
      Q => \wma_fifo_mem_reg[511][Strb][1]_srl32__0_n_0\,
      Q31 => \wma_fifo_mem_reg[511][Strb][1]_srl32__0_n_1\
    );
\wma_fifo_mem_reg[511][Strb][1]_srl32__1\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => wma_read_fifo_addr(4 downto 0),
      CE => wma_word_done_d1,
      CLK => ACLK,
      D => \wma_fifo_mem_reg[511][Strb][1]_srl32__0_n_1\,
      Q => \wma_fifo_mem_reg[511][Strb][1]_srl32__1_n_0\,
      Q31 => \wma_fifo_mem_reg[511][Strb][1]_srl32__1_n_1\
    );
\wma_fifo_mem_reg[511][Strb][1]_srl32__10\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => wma_read_fifo_addr(4 downto 0),
      CE => wma_word_done_d1,
      CLK => ACLK,
      D => \wma_fifo_mem_reg[511][Strb][1]_srl32__9_n_1\,
      Q => \wma_fifo_mem_reg[511][Strb][1]_srl32__10_n_0\,
      Q31 => \wma_fifo_mem_reg[511][Strb][1]_srl32__10_n_1\
    );
\wma_fifo_mem_reg[511][Strb][1]_srl32__11\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => wma_read_fifo_addr(4 downto 0),
      CE => wma_word_done_d1,
      CLK => ACLK,
      D => \wma_fifo_mem_reg[511][Strb][1]_srl32__10_n_1\,
      Q => \wma_fifo_mem_reg[511][Strb][1]_srl32__11_n_0\,
      Q31 => \wma_fifo_mem_reg[511][Strb][1]_srl32__11_n_1\
    );
\wma_fifo_mem_reg[511][Strb][1]_srl32__12\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => wma_read_fifo_addr(4 downto 0),
      CE => wma_word_done_d1,
      CLK => ACLK,
      D => \wma_fifo_mem_reg[511][Strb][1]_srl32__11_n_1\,
      Q => \wma_fifo_mem_reg[511][Strb][1]_srl32__12_n_0\,
      Q31 => \wma_fifo_mem_reg[511][Strb][1]_srl32__12_n_1\
    );
\wma_fifo_mem_reg[511][Strb][1]_srl32__13\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => wma_read_fifo_addr(4 downto 0),
      CE => wma_word_done_d1,
      CLK => ACLK,
      D => \wma_fifo_mem_reg[511][Strb][1]_srl32__12_n_1\,
      Q => \wma_fifo_mem_reg[511][Strb][1]_srl32__13_n_0\,
      Q31 => \wma_fifo_mem_reg[511][Strb][1]_srl32__13_n_1\
    );
\wma_fifo_mem_reg[511][Strb][1]_srl32__14\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => wma_read_fifo_addr(4 downto 0),
      CE => wma_word_done_d1,
      CLK => ACLK,
      D => \wma_fifo_mem_reg[511][Strb][1]_srl32__13_n_1\,
      Q => \wma_fifo_mem_reg[511][Strb][1]_srl32__14_n_0\,
      Q31 => \NLW_wma_fifo_mem_reg[511][Strb][1]_srl32__14_Q31_UNCONNECTED\
    );
\wma_fifo_mem_reg[511][Strb][1]_srl32__2\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => wma_read_fifo_addr(4 downto 0),
      CE => wma_word_done_d1,
      CLK => ACLK,
      D => \wma_fifo_mem_reg[511][Strb][1]_srl32__1_n_1\,
      Q => \wma_fifo_mem_reg[511][Strb][1]_srl32__2_n_0\,
      Q31 => \wma_fifo_mem_reg[511][Strb][1]_srl32__2_n_1\
    );
\wma_fifo_mem_reg[511][Strb][1]_srl32__3\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => wma_read_fifo_addr(4 downto 0),
      CE => wma_word_done_d1,
      CLK => ACLK,
      D => \wma_fifo_mem_reg[511][Strb][1]_srl32__2_n_1\,
      Q => \wma_fifo_mem_reg[511][Strb][1]_srl32__3_n_0\,
      Q31 => \wma_fifo_mem_reg[511][Strb][1]_srl32__3_n_1\
    );
\wma_fifo_mem_reg[511][Strb][1]_srl32__4\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => wma_read_fifo_addr(4 downto 0),
      CE => wma_word_done_d1,
      CLK => ACLK,
      D => \wma_fifo_mem_reg[511][Strb][1]_srl32__3_n_1\,
      Q => \wma_fifo_mem_reg[511][Strb][1]_srl32__4_n_0\,
      Q31 => \wma_fifo_mem_reg[511][Strb][1]_srl32__4_n_1\
    );
\wma_fifo_mem_reg[511][Strb][1]_srl32__5\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => wma_read_fifo_addr(4 downto 0),
      CE => wma_word_done_d1,
      CLK => ACLK,
      D => \wma_fifo_mem_reg[511][Strb][1]_srl32__4_n_1\,
      Q => \wma_fifo_mem_reg[511][Strb][1]_srl32__5_n_0\,
      Q31 => \wma_fifo_mem_reg[511][Strb][1]_srl32__5_n_1\
    );
\wma_fifo_mem_reg[511][Strb][1]_srl32__6\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => wma_read_fifo_addr(4 downto 0),
      CE => wma_word_done_d1,
      CLK => ACLK,
      D => \wma_fifo_mem_reg[511][Strb][1]_srl32__5_n_1\,
      Q => \wma_fifo_mem_reg[511][Strb][1]_srl32__6_n_0\,
      Q31 => \wma_fifo_mem_reg[511][Strb][1]_srl32__6_n_1\
    );
\wma_fifo_mem_reg[511][Strb][1]_srl32__7\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => wma_read_fifo_addr(4 downto 0),
      CE => wma_word_done_d1,
      CLK => ACLK,
      D => \wma_fifo_mem_reg[511][Strb][1]_srl32__6_n_1\,
      Q => \wma_fifo_mem_reg[511][Strb][1]_srl32__7_n_0\,
      Q31 => \wma_fifo_mem_reg[511][Strb][1]_srl32__7_n_1\
    );
\wma_fifo_mem_reg[511][Strb][1]_srl32__8\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => wma_read_fifo_addr(4 downto 0),
      CE => wma_word_done_d1,
      CLK => ACLK,
      D => \wma_fifo_mem_reg[511][Strb][1]_srl32__7_n_1\,
      Q => \wma_fifo_mem_reg[511][Strb][1]_srl32__8_n_0\,
      Q31 => \wma_fifo_mem_reg[511][Strb][1]_srl32__8_n_1\
    );
\wma_fifo_mem_reg[511][Strb][1]_srl32__9\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => wma_read_fifo_addr(4 downto 0),
      CE => wma_word_done_d1,
      CLK => ACLK,
      D => \wma_fifo_mem_reg[511][Strb][1]_srl32__8_n_1\,
      Q => \wma_fifo_mem_reg[511][Strb][1]_srl32__9_n_0\,
      Q31 => \wma_fifo_mem_reg[511][Strb][1]_srl32__9_n_1\
    );
\wma_fifo_mem_reg[511][Strb][2]_mux\: unisim.vcomponents.MUXF7
     port map (
      I0 => \wma_fifo_mem_reg[511][Strb][2]_srl32_n_0\,
      I1 => \wma_fifo_mem_reg[511][Strb][2]_srl32__0_n_0\,
      O => \wma_fifo_mem_reg[511][Strb][2]_mux_n_0\,
      S => wma_read_fifo_addr(5)
    );
\wma_fifo_mem_reg[511][Strb][2]_mux__0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \wma_fifo_mem_reg[511][Strb][2]_srl32__1_n_0\,
      I1 => \wma_fifo_mem_reg[511][Strb][2]_srl32__2_n_0\,
      O => \wma_fifo_mem_reg[511][Strb][2]_mux__0_n_0\,
      S => wma_read_fifo_addr(5)
    );
\wma_fifo_mem_reg[511][Strb][2]_mux__1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \wma_fifo_mem_reg[511][Strb][2]_srl32__3_n_0\,
      I1 => \wma_fifo_mem_reg[511][Strb][2]_srl32__4_n_0\,
      O => \wma_fifo_mem_reg[511][Strb][2]_mux__1_n_0\,
      S => wma_read_fifo_addr(5)
    );
\wma_fifo_mem_reg[511][Strb][2]_mux__10\: unisim.vcomponents.MUXF8
     port map (
      I0 => \wma_fifo_mem_reg[511][Strb][2]_mux__5_n_0\,
      I1 => \wma_fifo_mem_reg[511][Strb][2]_mux__6_n_0\,
      O => \wma_fifo_mem_reg[511][Strb][2]_mux__10_n_0\,
      S => wma_read_fifo_addr(6)
    );
\wma_fifo_mem_reg[511][Strb][2]_mux__2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \wma_fifo_mem_reg[511][Strb][2]_srl32__5_n_0\,
      I1 => \wma_fifo_mem_reg[511][Strb][2]_srl32__6_n_0\,
      O => \wma_fifo_mem_reg[511][Strb][2]_mux__2_n_0\,
      S => wma_read_fifo_addr(5)
    );
\wma_fifo_mem_reg[511][Strb][2]_mux__3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \wma_fifo_mem_reg[511][Strb][2]_srl32__7_n_0\,
      I1 => \wma_fifo_mem_reg[511][Strb][2]_srl32__8_n_0\,
      O => \wma_fifo_mem_reg[511][Strb][2]_mux__3_n_0\,
      S => wma_read_fifo_addr(5)
    );
\wma_fifo_mem_reg[511][Strb][2]_mux__4\: unisim.vcomponents.MUXF7
     port map (
      I0 => \wma_fifo_mem_reg[511][Strb][2]_srl32__9_n_0\,
      I1 => \wma_fifo_mem_reg[511][Strb][2]_srl32__10_n_0\,
      O => \wma_fifo_mem_reg[511][Strb][2]_mux__4_n_0\,
      S => wma_read_fifo_addr(5)
    );
\wma_fifo_mem_reg[511][Strb][2]_mux__5\: unisim.vcomponents.MUXF7
     port map (
      I0 => \wma_fifo_mem_reg[511][Strb][2]_srl32__11_n_0\,
      I1 => \wma_fifo_mem_reg[511][Strb][2]_srl32__12_n_0\,
      O => \wma_fifo_mem_reg[511][Strb][2]_mux__5_n_0\,
      S => wma_read_fifo_addr(5)
    );
\wma_fifo_mem_reg[511][Strb][2]_mux__6\: unisim.vcomponents.MUXF7
     port map (
      I0 => \wma_fifo_mem_reg[511][Strb][2]_srl32__13_n_0\,
      I1 => \wma_fifo_mem_reg[511][Strb][2]_srl32__14_n_0\,
      O => \wma_fifo_mem_reg[511][Strb][2]_mux__6_n_0\,
      S => wma_read_fifo_addr(5)
    );
\wma_fifo_mem_reg[511][Strb][2]_mux__7\: unisim.vcomponents.MUXF8
     port map (
      I0 => \wma_fifo_mem_reg[511][Strb][2]_mux_n_0\,
      I1 => \wma_fifo_mem_reg[511][Strb][2]_mux__0_n_0\,
      O => \wma_fifo_mem_reg[511][Strb][2]_mux__7_n_0\,
      S => wma_read_fifo_addr(6)
    );
\wma_fifo_mem_reg[511][Strb][2]_mux__8\: unisim.vcomponents.MUXF8
     port map (
      I0 => \wma_fifo_mem_reg[511][Strb][2]_mux__1_n_0\,
      I1 => \wma_fifo_mem_reg[511][Strb][2]_mux__2_n_0\,
      O => \wma_fifo_mem_reg[511][Strb][2]_mux__8_n_0\,
      S => wma_read_fifo_addr(6)
    );
\wma_fifo_mem_reg[511][Strb][2]_mux__9\: unisim.vcomponents.MUXF8
     port map (
      I0 => \wma_fifo_mem_reg[511][Strb][2]_mux__3_n_0\,
      I1 => \wma_fifo_mem_reg[511][Strb][2]_mux__4_n_0\,
      O => \wma_fifo_mem_reg[511][Strb][2]_mux__9_n_0\,
      S => wma_read_fifo_addr(6)
    );
\wma_fifo_mem_reg[511][Strb][2]_srl32\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => wma_read_fifo_addr(4 downto 0),
      CE => wma_word_done_d1,
      CLK => ACLK,
      D => update_wma_strb(2),
      Q => \wma_fifo_mem_reg[511][Strb][2]_srl32_n_0\,
      Q31 => \wma_fifo_mem_reg[511][Strb][2]_srl32_n_1\
    );
\wma_fifo_mem_reg[511][Strb][2]_srl32__0\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => wma_read_fifo_addr(4 downto 0),
      CE => wma_word_done_d1,
      CLK => ACLK,
      D => \wma_fifo_mem_reg[511][Strb][2]_srl32_n_1\,
      Q => \wma_fifo_mem_reg[511][Strb][2]_srl32__0_n_0\,
      Q31 => \wma_fifo_mem_reg[511][Strb][2]_srl32__0_n_1\
    );
\wma_fifo_mem_reg[511][Strb][2]_srl32__1\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => wma_read_fifo_addr(4 downto 0),
      CE => wma_word_done_d1,
      CLK => ACLK,
      D => \wma_fifo_mem_reg[511][Strb][2]_srl32__0_n_1\,
      Q => \wma_fifo_mem_reg[511][Strb][2]_srl32__1_n_0\,
      Q31 => \wma_fifo_mem_reg[511][Strb][2]_srl32__1_n_1\
    );
\wma_fifo_mem_reg[511][Strb][2]_srl32__10\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => wma_read_fifo_addr(4 downto 0),
      CE => wma_word_done_d1,
      CLK => ACLK,
      D => \wma_fifo_mem_reg[511][Strb][2]_srl32__9_n_1\,
      Q => \wma_fifo_mem_reg[511][Strb][2]_srl32__10_n_0\,
      Q31 => \wma_fifo_mem_reg[511][Strb][2]_srl32__10_n_1\
    );
\wma_fifo_mem_reg[511][Strb][2]_srl32__11\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => wma_read_fifo_addr(4 downto 0),
      CE => wma_word_done_d1,
      CLK => ACLK,
      D => \wma_fifo_mem_reg[511][Strb][2]_srl32__10_n_1\,
      Q => \wma_fifo_mem_reg[511][Strb][2]_srl32__11_n_0\,
      Q31 => \wma_fifo_mem_reg[511][Strb][2]_srl32__11_n_1\
    );
\wma_fifo_mem_reg[511][Strb][2]_srl32__12\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => wma_read_fifo_addr(4 downto 0),
      CE => wma_word_done_d1,
      CLK => ACLK,
      D => \wma_fifo_mem_reg[511][Strb][2]_srl32__11_n_1\,
      Q => \wma_fifo_mem_reg[511][Strb][2]_srl32__12_n_0\,
      Q31 => \wma_fifo_mem_reg[511][Strb][2]_srl32__12_n_1\
    );
\wma_fifo_mem_reg[511][Strb][2]_srl32__13\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => wma_read_fifo_addr(4 downto 0),
      CE => wma_word_done_d1,
      CLK => ACLK,
      D => \wma_fifo_mem_reg[511][Strb][2]_srl32__12_n_1\,
      Q => \wma_fifo_mem_reg[511][Strb][2]_srl32__13_n_0\,
      Q31 => \wma_fifo_mem_reg[511][Strb][2]_srl32__13_n_1\
    );
\wma_fifo_mem_reg[511][Strb][2]_srl32__14\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => wma_read_fifo_addr(4 downto 0),
      CE => wma_word_done_d1,
      CLK => ACLK,
      D => \wma_fifo_mem_reg[511][Strb][2]_srl32__13_n_1\,
      Q => \wma_fifo_mem_reg[511][Strb][2]_srl32__14_n_0\,
      Q31 => \NLW_wma_fifo_mem_reg[511][Strb][2]_srl32__14_Q31_UNCONNECTED\
    );
\wma_fifo_mem_reg[511][Strb][2]_srl32__2\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => wma_read_fifo_addr(4 downto 0),
      CE => wma_word_done_d1,
      CLK => ACLK,
      D => \wma_fifo_mem_reg[511][Strb][2]_srl32__1_n_1\,
      Q => \wma_fifo_mem_reg[511][Strb][2]_srl32__2_n_0\,
      Q31 => \wma_fifo_mem_reg[511][Strb][2]_srl32__2_n_1\
    );
\wma_fifo_mem_reg[511][Strb][2]_srl32__3\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => wma_read_fifo_addr(4 downto 0),
      CE => wma_word_done_d1,
      CLK => ACLK,
      D => \wma_fifo_mem_reg[511][Strb][2]_srl32__2_n_1\,
      Q => \wma_fifo_mem_reg[511][Strb][2]_srl32__3_n_0\,
      Q31 => \wma_fifo_mem_reg[511][Strb][2]_srl32__3_n_1\
    );
\wma_fifo_mem_reg[511][Strb][2]_srl32__4\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => wma_read_fifo_addr(4 downto 0),
      CE => wma_word_done_d1,
      CLK => ACLK,
      D => \wma_fifo_mem_reg[511][Strb][2]_srl32__3_n_1\,
      Q => \wma_fifo_mem_reg[511][Strb][2]_srl32__4_n_0\,
      Q31 => \wma_fifo_mem_reg[511][Strb][2]_srl32__4_n_1\
    );
\wma_fifo_mem_reg[511][Strb][2]_srl32__5\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => wma_read_fifo_addr(4 downto 0),
      CE => wma_word_done_d1,
      CLK => ACLK,
      D => \wma_fifo_mem_reg[511][Strb][2]_srl32__4_n_1\,
      Q => \wma_fifo_mem_reg[511][Strb][2]_srl32__5_n_0\,
      Q31 => \wma_fifo_mem_reg[511][Strb][2]_srl32__5_n_1\
    );
\wma_fifo_mem_reg[511][Strb][2]_srl32__6\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => wma_read_fifo_addr(4 downto 0),
      CE => wma_word_done_d1,
      CLK => ACLK,
      D => \wma_fifo_mem_reg[511][Strb][2]_srl32__5_n_1\,
      Q => \wma_fifo_mem_reg[511][Strb][2]_srl32__6_n_0\,
      Q31 => \wma_fifo_mem_reg[511][Strb][2]_srl32__6_n_1\
    );
\wma_fifo_mem_reg[511][Strb][2]_srl32__7\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => wma_read_fifo_addr(4 downto 0),
      CE => wma_word_done_d1,
      CLK => ACLK,
      D => \wma_fifo_mem_reg[511][Strb][2]_srl32__6_n_1\,
      Q => \wma_fifo_mem_reg[511][Strb][2]_srl32__7_n_0\,
      Q31 => \wma_fifo_mem_reg[511][Strb][2]_srl32__7_n_1\
    );
\wma_fifo_mem_reg[511][Strb][2]_srl32__8\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => wma_read_fifo_addr(4 downto 0),
      CE => wma_word_done_d1,
      CLK => ACLK,
      D => \wma_fifo_mem_reg[511][Strb][2]_srl32__7_n_1\,
      Q => \wma_fifo_mem_reg[511][Strb][2]_srl32__8_n_0\,
      Q31 => \wma_fifo_mem_reg[511][Strb][2]_srl32__8_n_1\
    );
\wma_fifo_mem_reg[511][Strb][2]_srl32__9\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => wma_read_fifo_addr(4 downto 0),
      CE => wma_word_done_d1,
      CLK => ACLK,
      D => \wma_fifo_mem_reg[511][Strb][2]_srl32__8_n_1\,
      Q => \wma_fifo_mem_reg[511][Strb][2]_srl32__9_n_0\,
      Q31 => \wma_fifo_mem_reg[511][Strb][2]_srl32__9_n_1\
    );
\wma_fifo_mem_reg[511][Strb][3]_mux\: unisim.vcomponents.MUXF7
     port map (
      I0 => \wma_fifo_mem_reg[511][Strb][3]_srl32_n_0\,
      I1 => \wma_fifo_mem_reg[511][Strb][3]_srl32__0_n_0\,
      O => \wma_fifo_mem_reg[511][Strb][3]_mux_n_0\,
      S => wma_read_fifo_addr(5)
    );
\wma_fifo_mem_reg[511][Strb][3]_mux__0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \wma_fifo_mem_reg[511][Strb][3]_srl32__1_n_0\,
      I1 => \wma_fifo_mem_reg[511][Strb][3]_srl32__2_n_0\,
      O => \wma_fifo_mem_reg[511][Strb][3]_mux__0_n_0\,
      S => wma_read_fifo_addr(5)
    );
\wma_fifo_mem_reg[511][Strb][3]_mux__1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \wma_fifo_mem_reg[511][Strb][3]_srl32__3_n_0\,
      I1 => \wma_fifo_mem_reg[511][Strb][3]_srl32__4_n_0\,
      O => \wma_fifo_mem_reg[511][Strb][3]_mux__1_n_0\,
      S => wma_read_fifo_addr(5)
    );
\wma_fifo_mem_reg[511][Strb][3]_mux__10\: unisim.vcomponents.MUXF8
     port map (
      I0 => \wma_fifo_mem_reg[511][Strb][3]_mux__5_n_0\,
      I1 => \wma_fifo_mem_reg[511][Strb][3]_mux__6_n_0\,
      O => \wma_fifo_mem_reg[511][Strb][3]_mux__10_n_0\,
      S => wma_read_fifo_addr(6)
    );
\wma_fifo_mem_reg[511][Strb][3]_mux__2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \wma_fifo_mem_reg[511][Strb][3]_srl32__5_n_0\,
      I1 => \wma_fifo_mem_reg[511][Strb][3]_srl32__6_n_0\,
      O => \wma_fifo_mem_reg[511][Strb][3]_mux__2_n_0\,
      S => wma_read_fifo_addr(5)
    );
\wma_fifo_mem_reg[511][Strb][3]_mux__3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \wma_fifo_mem_reg[511][Strb][3]_srl32__7_n_0\,
      I1 => \wma_fifo_mem_reg[511][Strb][3]_srl32__8_n_0\,
      O => \wma_fifo_mem_reg[511][Strb][3]_mux__3_n_0\,
      S => wma_read_fifo_addr(5)
    );
\wma_fifo_mem_reg[511][Strb][3]_mux__4\: unisim.vcomponents.MUXF7
     port map (
      I0 => \wma_fifo_mem_reg[511][Strb][3]_srl32__9_n_0\,
      I1 => \wma_fifo_mem_reg[511][Strb][3]_srl32__10_n_0\,
      O => \wma_fifo_mem_reg[511][Strb][3]_mux__4_n_0\,
      S => wma_read_fifo_addr(5)
    );
\wma_fifo_mem_reg[511][Strb][3]_mux__5\: unisim.vcomponents.MUXF7
     port map (
      I0 => \wma_fifo_mem_reg[511][Strb][3]_srl32__11_n_0\,
      I1 => \wma_fifo_mem_reg[511][Strb][3]_srl32__12_n_0\,
      O => \wma_fifo_mem_reg[511][Strb][3]_mux__5_n_0\,
      S => wma_read_fifo_addr(5)
    );
\wma_fifo_mem_reg[511][Strb][3]_mux__6\: unisim.vcomponents.MUXF7
     port map (
      I0 => \wma_fifo_mem_reg[511][Strb][3]_srl32__13_n_0\,
      I1 => \wma_fifo_mem_reg[511][Strb][3]_srl32__14_n_0\,
      O => \wma_fifo_mem_reg[511][Strb][3]_mux__6_n_0\,
      S => wma_read_fifo_addr(5)
    );
\wma_fifo_mem_reg[511][Strb][3]_mux__7\: unisim.vcomponents.MUXF8
     port map (
      I0 => \wma_fifo_mem_reg[511][Strb][3]_mux_n_0\,
      I1 => \wma_fifo_mem_reg[511][Strb][3]_mux__0_n_0\,
      O => \wma_fifo_mem_reg[511][Strb][3]_mux__7_n_0\,
      S => wma_read_fifo_addr(6)
    );
\wma_fifo_mem_reg[511][Strb][3]_mux__8\: unisim.vcomponents.MUXF8
     port map (
      I0 => \wma_fifo_mem_reg[511][Strb][3]_mux__1_n_0\,
      I1 => \wma_fifo_mem_reg[511][Strb][3]_mux__2_n_0\,
      O => \wma_fifo_mem_reg[511][Strb][3]_mux__8_n_0\,
      S => wma_read_fifo_addr(6)
    );
\wma_fifo_mem_reg[511][Strb][3]_mux__9\: unisim.vcomponents.MUXF8
     port map (
      I0 => \wma_fifo_mem_reg[511][Strb][3]_mux__3_n_0\,
      I1 => \wma_fifo_mem_reg[511][Strb][3]_mux__4_n_0\,
      O => \wma_fifo_mem_reg[511][Strb][3]_mux__9_n_0\,
      S => wma_read_fifo_addr(6)
    );
\wma_fifo_mem_reg[511][Strb][3]_srl32\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => wma_read_fifo_addr(4 downto 0),
      CE => wma_word_done_d1,
      CLK => ACLK,
      D => update_wma_strb(3),
      Q => \wma_fifo_mem_reg[511][Strb][3]_srl32_n_0\,
      Q31 => \wma_fifo_mem_reg[511][Strb][3]_srl32_n_1\
    );
\wma_fifo_mem_reg[511][Strb][3]_srl32__0\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => wma_read_fifo_addr(4 downto 0),
      CE => wma_word_done_d1,
      CLK => ACLK,
      D => \wma_fifo_mem_reg[511][Strb][3]_srl32_n_1\,
      Q => \wma_fifo_mem_reg[511][Strb][3]_srl32__0_n_0\,
      Q31 => \wma_fifo_mem_reg[511][Strb][3]_srl32__0_n_1\
    );
\wma_fifo_mem_reg[511][Strb][3]_srl32__1\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => wma_read_fifo_addr(4 downto 0),
      CE => wma_word_done_d1,
      CLK => ACLK,
      D => \wma_fifo_mem_reg[511][Strb][3]_srl32__0_n_1\,
      Q => \wma_fifo_mem_reg[511][Strb][3]_srl32__1_n_0\,
      Q31 => \wma_fifo_mem_reg[511][Strb][3]_srl32__1_n_1\
    );
\wma_fifo_mem_reg[511][Strb][3]_srl32__10\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => wma_read_fifo_addr(4 downto 0),
      CE => wma_word_done_d1,
      CLK => ACLK,
      D => \wma_fifo_mem_reg[511][Strb][3]_srl32__9_n_1\,
      Q => \wma_fifo_mem_reg[511][Strb][3]_srl32__10_n_0\,
      Q31 => \wma_fifo_mem_reg[511][Strb][3]_srl32__10_n_1\
    );
\wma_fifo_mem_reg[511][Strb][3]_srl32__11\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => wma_read_fifo_addr(4 downto 0),
      CE => wma_word_done_d1,
      CLK => ACLK,
      D => \wma_fifo_mem_reg[511][Strb][3]_srl32__10_n_1\,
      Q => \wma_fifo_mem_reg[511][Strb][3]_srl32__11_n_0\,
      Q31 => \wma_fifo_mem_reg[511][Strb][3]_srl32__11_n_1\
    );
\wma_fifo_mem_reg[511][Strb][3]_srl32__12\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => wma_read_fifo_addr(4 downto 0),
      CE => wma_word_done_d1,
      CLK => ACLK,
      D => \wma_fifo_mem_reg[511][Strb][3]_srl32__11_n_1\,
      Q => \wma_fifo_mem_reg[511][Strb][3]_srl32__12_n_0\,
      Q31 => \wma_fifo_mem_reg[511][Strb][3]_srl32__12_n_1\
    );
\wma_fifo_mem_reg[511][Strb][3]_srl32__13\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => wma_read_fifo_addr(4 downto 0),
      CE => wma_word_done_d1,
      CLK => ACLK,
      D => \wma_fifo_mem_reg[511][Strb][3]_srl32__12_n_1\,
      Q => \wma_fifo_mem_reg[511][Strb][3]_srl32__13_n_0\,
      Q31 => \wma_fifo_mem_reg[511][Strb][3]_srl32__13_n_1\
    );
\wma_fifo_mem_reg[511][Strb][3]_srl32__14\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => wma_read_fifo_addr(4 downto 0),
      CE => wma_word_done_d1,
      CLK => ACLK,
      D => \wma_fifo_mem_reg[511][Strb][3]_srl32__13_n_1\,
      Q => \wma_fifo_mem_reg[511][Strb][3]_srl32__14_n_0\,
      Q31 => \NLW_wma_fifo_mem_reg[511][Strb][3]_srl32__14_Q31_UNCONNECTED\
    );
\wma_fifo_mem_reg[511][Strb][3]_srl32__2\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => wma_read_fifo_addr(4 downto 0),
      CE => wma_word_done_d1,
      CLK => ACLK,
      D => \wma_fifo_mem_reg[511][Strb][3]_srl32__1_n_1\,
      Q => \wma_fifo_mem_reg[511][Strb][3]_srl32__2_n_0\,
      Q31 => \wma_fifo_mem_reg[511][Strb][3]_srl32__2_n_1\
    );
\wma_fifo_mem_reg[511][Strb][3]_srl32__3\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => wma_read_fifo_addr(4 downto 0),
      CE => wma_word_done_d1,
      CLK => ACLK,
      D => \wma_fifo_mem_reg[511][Strb][3]_srl32__2_n_1\,
      Q => \wma_fifo_mem_reg[511][Strb][3]_srl32__3_n_0\,
      Q31 => \wma_fifo_mem_reg[511][Strb][3]_srl32__3_n_1\
    );
\wma_fifo_mem_reg[511][Strb][3]_srl32__4\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => wma_read_fifo_addr(4 downto 0),
      CE => wma_word_done_d1,
      CLK => ACLK,
      D => \wma_fifo_mem_reg[511][Strb][3]_srl32__3_n_1\,
      Q => \wma_fifo_mem_reg[511][Strb][3]_srl32__4_n_0\,
      Q31 => \wma_fifo_mem_reg[511][Strb][3]_srl32__4_n_1\
    );
\wma_fifo_mem_reg[511][Strb][3]_srl32__5\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => wma_read_fifo_addr(4 downto 0),
      CE => wma_word_done_d1,
      CLK => ACLK,
      D => \wma_fifo_mem_reg[511][Strb][3]_srl32__4_n_1\,
      Q => \wma_fifo_mem_reg[511][Strb][3]_srl32__5_n_0\,
      Q31 => \wma_fifo_mem_reg[511][Strb][3]_srl32__5_n_1\
    );
\wma_fifo_mem_reg[511][Strb][3]_srl32__6\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => wma_read_fifo_addr(4 downto 0),
      CE => wma_word_done_d1,
      CLK => ACLK,
      D => \wma_fifo_mem_reg[511][Strb][3]_srl32__5_n_1\,
      Q => \wma_fifo_mem_reg[511][Strb][3]_srl32__6_n_0\,
      Q31 => \wma_fifo_mem_reg[511][Strb][3]_srl32__6_n_1\
    );
\wma_fifo_mem_reg[511][Strb][3]_srl32__7\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => wma_read_fifo_addr(4 downto 0),
      CE => wma_word_done_d1,
      CLK => ACLK,
      D => \wma_fifo_mem_reg[511][Strb][3]_srl32__6_n_1\,
      Q => \wma_fifo_mem_reg[511][Strb][3]_srl32__7_n_0\,
      Q31 => \wma_fifo_mem_reg[511][Strb][3]_srl32__7_n_1\
    );
\wma_fifo_mem_reg[511][Strb][3]_srl32__8\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => wma_read_fifo_addr(4 downto 0),
      CE => wma_word_done_d1,
      CLK => ACLK,
      D => \wma_fifo_mem_reg[511][Strb][3]_srl32__7_n_1\,
      Q => \wma_fifo_mem_reg[511][Strb][3]_srl32__8_n_0\,
      Q31 => \wma_fifo_mem_reg[511][Strb][3]_srl32__8_n_1\
    );
\wma_fifo_mem_reg[511][Strb][3]_srl32__9\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => wma_read_fifo_addr(4 downto 0),
      CE => wma_word_done_d1,
      CLK => ACLK,
      D => \wma_fifo_mem_reg[511][Strb][3]_srl32__8_n_1\,
      Q => \wma_fifo_mem_reg[511][Strb][3]_srl32__9_n_0\,
      Q31 => \wma_fifo_mem_reg[511][Strb][3]_srl32__9_n_1\
    );
wma_merge_done_reg: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => '1',
      D => FIFO_WMA_Pointer_n_7,
      Q => wma_merge_done,
      R => '0'
    );
wma_word_done_d1_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000007770777F"
    )
        port map (
      I0 => p_1_in(0),
      I1 => \wm_remove_unaligned_reg_n_0_[0]\,
      I2 => wma_word_done_d1_i_3_n_0,
      I3 => wm_use_bits(0),
      I4 => wm_offset(0),
      I5 => update_wr_offset_cnt_cmb(1),
      O => wma_word_done_d1_i_2_n_0
    );
wma_word_done_d1_i_3: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => wm_allocate_reg_n_0,
      I1 => wm_kind,
      O => wma_word_done_d1_i_3_n_0
    );
wma_word_done_d1_reg: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => '1',
      D => FIFO_WMA_Pointer_n_12,
      Q => wma_word_done_d1,
      R => '0'
    );
write_data_full_d1_reg: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => '1',
      D => write_data_full,
      Q => write_data_full_d1,
      R => \^q\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_system_cache_0_0_sc_cache_core is
  port (
    lookup_piperun : out STD_LOGIC;
    lu_check_valid : out STD_LOGIC;
    update_need_ar : out STD_LOGIC;
    update_need_aw : out STD_LOGIC;
    lud_reg_valid_reg : out STD_LOGIC;
    M0_AXI_RREADY : out STD_LOGIC;
    ri_fifo_full : out STD_LOGIC;
    \read_req_info[0][Valid]\ : out STD_LOGIC;
    need_to_stall_write_reg : out STD_LOGIC;
    \update_info_reg[Port_Num][0]\ : out STD_LOGIC;
    wm_port : out STD_LOGIC;
    \S_AXI_BID_reg[0]\ : out STD_LOGIC;
    wm_allow : out STD_LOGIC;
    update_done_aw : out STD_LOGIC;
    update_done_ar : out STD_LOGIC;
    \update_info_reg[Addr][13]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \lu_check_info_reg[Port_Num][0]\ : out STD_LOGIC;
    lud_addr_pipeline_full : out STD_LOGIC;
    \lud_reg_port_num_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \write_req_info[0][Line_Only]\ : out STD_LOGIC;
    \lu_check_tag_addr_reg[11]\ : out STD_LOGIC_VECTOR ( 5 downto 0 );
    lud_reg_port_num : out STD_LOGIC;
    new_read_data_last : out STD_LOGIC;
    S : out STD_LOGIC;
    wr_port_data_valid_i_reg : out STD_LOGIC;
    \Use_FPGA_2.S_AXI_RVALID_reg\ : out STD_LOGIC;
    S_0 : out STD_LOGIC;
    wr_port_data_ready : out STD_LOGIC;
    new_read_data_word : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \S0_AXI_RDATA[30]\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \lookup_read_data_info[0,0][Valid]\ : out STD_LOGIC;
    \write_data_info[0][Valid]\ : out STD_LOGIC;
    \write_data_info[0][Last]\ : out STD_LOGIC;
    \in\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \update_read_data_info[0,1][Valid]\ : out STD_LOGIC;
    \update_read_data_info[0,0][Valid]\ : out STD_LOGIC;
    update_ext_bresp_any : out STD_LOGIC;
    \read_req_info[0][Kind]\ : out STD_LOGIC;
    M0_AXI_BREADY : out STD_LOGIC;
    \M_AXI_WSTRB_reg[3]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \M_AXI_ARSIZE_reg[2]\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \M_AXI_WDATA_reg[31]\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \M_AXI_ARLEN_reg[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \M_AXI_AWLEN_reg[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \M_AXI_AWSIZE_reg[1]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \M_AXI_AWADDR_reg[31]\ : out STD_LOGIC_VECTOR ( 23 downto 0 );
    queue_push29_out : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    pending_write_is_1_reg : out STD_LOGIC;
    p_57_in : out STD_LOGIC;
    lud_addr_pipeline_full_reg : out STD_LOGIC;
    lookup_restart_mem : out STD_LOGIC;
    lud_addr_pipeline_full_reg_0 : out STD_LOGIC;
    \lookup_read_data_new[0,0][Hit]\ : out STD_LOGIC;
    \lookup_read_data_new[0,1][Valid]\ : out STD_LOGIC;
    \lookup_read_data_new[0,0][Valid]\ : out STD_LOGIC;
    p_162_in : out STD_LOGIC;
    S_1 : out STD_LOGIC;
    queue_push : out STD_LOGIC;
    \Use_FPGA.Almost_Full_Inst\ : out STD_LOGIC;
    \Use_FPGA.Almost_Full_Inst_0\ : out STD_LOGIC;
    \S_AXI_BRESP_reg[0]\ : out STD_LOGIC;
    \S_AXI_BRESP_reg[1]\ : out STD_LOGIC;
    \lookup_read_data_info[0,1][Valid]\ : out STD_LOGIC;
    M_AXI_ARVALID_I_reg : out STD_LOGIC;
    \M_AXI_AWBURST_reg[1]\ : out STD_LOGIC;
    ACLK : in STD_LOGIC;
    ARESET : in STD_LOGIC;
    access_valid : in STD_LOGIC;
    S_2 : in STD_LOGIC;
    \The_Compare[0].sel_reg\ : in STD_LOGIC;
    A_3 : in STD_LOGIC;
    \The_Compare[2].sel_reg\ : in STD_LOGIC;
    S_4 : in STD_LOGIC;
    \The_Compare[0].sel_reg_5\ : in STD_LOGIC;
    A_6 : in STD_LOGIC;
    A_N : in STD_LOGIC;
    M0_AXI_RVALID : in STD_LOGIC;
    write_data_full : in STD_LOGIC;
    need_to_stall_write_reg_0 : in STD_LOGIC;
    \access_data_info[0,0][Last]\ : in STD_LOGIC;
    \access_data_info[0,1][Last]\ : in STD_LOGIC;
    queue_full : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \access_info[0][Port_Num]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \access_info[0][Wr]\ : in STD_LOGIC;
    \access_info[0][Keep]\ : in STD_LOGIC;
    lud_addr_pipeline_full0 : in STD_LOGIC;
    \access_info[0][Early]\ : in STD_LOGIC;
    \access_info[0][Kind]\ : in STD_LOGIC;
    \arb_access_i_reg[Allocate]\ : in STD_LOGIC;
    \access_info[0][Force_Hit]\ : in STD_LOGIC;
    lu_mem_write_alloc0 : in STD_LOGIC;
    r_hit_push : in STD_LOGIC;
    r_hit_push_7 : in STD_LOGIC;
    M0_AXI_RDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    M0_AXI_BVALID : in STD_LOGIC;
    r_miss_fifo_full : in STD_LOGIC;
    \read_data_status[0,0][Hit_Full]\ : in STD_LOGIC;
    wr_port_data_valid_i_reg_0 : in STD_LOGIC;
    update_wr_miss_rs_last : in STD_LOGIC;
    write_data_almost_full : in STD_LOGIC;
    M0_AXI_RLAST : in STD_LOGIC;
    \Use_FPGA.Empty_Inst\ : in STD_LOGIC;
    \Use_FPGA.Empty_Inst_0\ : in STD_LOGIC;
    aw_fifo_full : in STD_LOGIC;
    need_to_stall_write_reg_1 : in STD_LOGIC;
    \wr_port_data_info_reg[0][BE][3]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \wr_port_data_info_reg[0][BE][3]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    D : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \read_data_status[0,1][Hit_Pop]\ : in STD_LOGIC;
    \read_data_status[0,0][Hit_Pop]\ : in STD_LOGIC;
    \read_data_status[0,1][Hit_Full]\ : in STD_LOGIC;
    \access_data_info[0,0][Valid]\ : in STD_LOGIC;
    \access_data_info[0,1][Valid]\ : in STD_LOGIC;
    pending_write_is_1 : in STD_LOGIC;
    \Use_FPGA.Cnt_Bit_Gen[4].FDS_Inst\ : in STD_LOGIC;
    A : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Use_FPGA.Empty_Inst_1\ : in STD_LOGIC;
    r_miss_fifo_full_8 : in STD_LOGIC;
    wr_port_data_last_i_reg : in STD_LOGIC;
    \lud_reg_valid_one_hot_reg[1]\ : in STD_LOGIC;
    \lud_reg_valid_one_hot_reg[0]\ : in STD_LOGIC;
    M0_AXI_BRESP : in STD_LOGIC_VECTOR ( 1 downto 0 );
    p_3_in : in STD_LOGIC;
    p_2_in : in STD_LOGIC;
    p_1_in3_in : in STD_LOGIC;
    \wr_port_data_info_reg[0][BE][0]\ : in STD_LOGIC;
    DATA_INA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \arb_access_i_reg[Len][7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \arb_access_i_reg[Size][1]\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \arb_access_i_reg[Size][1]_0\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \arb_access_i_reg[Size][2]\ : in STD_LOGIC_VECTOR ( 2 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_system_cache_0_0_sc_cache_core : entity is "sc_cache_core";
end design_1_system_cache_0_0_sc_cache_core;

architecture STRUCTURE of design_1_system_cache_0_0_sc_cache_core is
  signal A29_out : STD_LOGIC;
  signal A31_out : STD_LOGIC;
  signal A33_out : STD_LOGIC;
  signal A35_out : STD_LOGIC;
  signal ARESET_I : STD_LOGIC;
  signal A_Vec : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal B_Vec : STD_LOGIC_VECTOR ( 7 downto 6 );
  signal D8_out : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \Gen_Block[0].Gen_Set_Data[0].DATA_n_0\ : STD_LOGIC;
  signal \Gen_Block[0].Gen_Set_Data[0].DATA_n_1\ : STD_LOGIC;
  signal \Gen_Block[0].Gen_Set_Data[0].DATA_n_10\ : STD_LOGIC;
  signal \Gen_Block[0].Gen_Set_Data[0].DATA_n_11\ : STD_LOGIC;
  signal \Gen_Block[0].Gen_Set_Data[0].DATA_n_12\ : STD_LOGIC;
  signal \Gen_Block[0].Gen_Set_Data[0].DATA_n_13\ : STD_LOGIC;
  signal \Gen_Block[0].Gen_Set_Data[0].DATA_n_14\ : STD_LOGIC;
  signal \Gen_Block[0].Gen_Set_Data[0].DATA_n_15\ : STD_LOGIC;
  signal \Gen_Block[0].Gen_Set_Data[0].DATA_n_16\ : STD_LOGIC;
  signal \Gen_Block[0].Gen_Set_Data[0].DATA_n_17\ : STD_LOGIC;
  signal \Gen_Block[0].Gen_Set_Data[0].DATA_n_18\ : STD_LOGIC;
  signal \Gen_Block[0].Gen_Set_Data[0].DATA_n_19\ : STD_LOGIC;
  signal \Gen_Block[0].Gen_Set_Data[0].DATA_n_2\ : STD_LOGIC;
  signal \Gen_Block[0].Gen_Set_Data[0].DATA_n_20\ : STD_LOGIC;
  signal \Gen_Block[0].Gen_Set_Data[0].DATA_n_21\ : STD_LOGIC;
  signal \Gen_Block[0].Gen_Set_Data[0].DATA_n_22\ : STD_LOGIC;
  signal \Gen_Block[0].Gen_Set_Data[0].DATA_n_23\ : STD_LOGIC;
  signal \Gen_Block[0].Gen_Set_Data[0].DATA_n_24\ : STD_LOGIC;
  signal \Gen_Block[0].Gen_Set_Data[0].DATA_n_25\ : STD_LOGIC;
  signal \Gen_Block[0].Gen_Set_Data[0].DATA_n_26\ : STD_LOGIC;
  signal \Gen_Block[0].Gen_Set_Data[0].DATA_n_27\ : STD_LOGIC;
  signal \Gen_Block[0].Gen_Set_Data[0].DATA_n_28\ : STD_LOGIC;
  signal \Gen_Block[0].Gen_Set_Data[0].DATA_n_29\ : STD_LOGIC;
  signal \Gen_Block[0].Gen_Set_Data[0].DATA_n_3\ : STD_LOGIC;
  signal \Gen_Block[0].Gen_Set_Data[0].DATA_n_30\ : STD_LOGIC;
  signal \Gen_Block[0].Gen_Set_Data[0].DATA_n_31\ : STD_LOGIC;
  signal \Gen_Block[0].Gen_Set_Data[0].DATA_n_32\ : STD_LOGIC;
  signal \Gen_Block[0].Gen_Set_Data[0].DATA_n_33\ : STD_LOGIC;
  signal \Gen_Block[0].Gen_Set_Data[0].DATA_n_34\ : STD_LOGIC;
  signal \Gen_Block[0].Gen_Set_Data[0].DATA_n_35\ : STD_LOGIC;
  signal \Gen_Block[0].Gen_Set_Data[0].DATA_n_36\ : STD_LOGIC;
  signal \Gen_Block[0].Gen_Set_Data[0].DATA_n_37\ : STD_LOGIC;
  signal \Gen_Block[0].Gen_Set_Data[0].DATA_n_38\ : STD_LOGIC;
  signal \Gen_Block[0].Gen_Set_Data[0].DATA_n_39\ : STD_LOGIC;
  signal \Gen_Block[0].Gen_Set_Data[0].DATA_n_4\ : STD_LOGIC;
  signal \Gen_Block[0].Gen_Set_Data[0].DATA_n_40\ : STD_LOGIC;
  signal \Gen_Block[0].Gen_Set_Data[0].DATA_n_41\ : STD_LOGIC;
  signal \Gen_Block[0].Gen_Set_Data[0].DATA_n_42\ : STD_LOGIC;
  signal \Gen_Block[0].Gen_Set_Data[0].DATA_n_43\ : STD_LOGIC;
  signal \Gen_Block[0].Gen_Set_Data[0].DATA_n_44\ : STD_LOGIC;
  signal \Gen_Block[0].Gen_Set_Data[0].DATA_n_45\ : STD_LOGIC;
  signal \Gen_Block[0].Gen_Set_Data[0].DATA_n_46\ : STD_LOGIC;
  signal \Gen_Block[0].Gen_Set_Data[0].DATA_n_47\ : STD_LOGIC;
  signal \Gen_Block[0].Gen_Set_Data[0].DATA_n_48\ : STD_LOGIC;
  signal \Gen_Block[0].Gen_Set_Data[0].DATA_n_49\ : STD_LOGIC;
  signal \Gen_Block[0].Gen_Set_Data[0].DATA_n_5\ : STD_LOGIC;
  signal \Gen_Block[0].Gen_Set_Data[0].DATA_n_50\ : STD_LOGIC;
  signal \Gen_Block[0].Gen_Set_Data[0].DATA_n_51\ : STD_LOGIC;
  signal \Gen_Block[0].Gen_Set_Data[0].DATA_n_52\ : STD_LOGIC;
  signal \Gen_Block[0].Gen_Set_Data[0].DATA_n_53\ : STD_LOGIC;
  signal \Gen_Block[0].Gen_Set_Data[0].DATA_n_54\ : STD_LOGIC;
  signal \Gen_Block[0].Gen_Set_Data[0].DATA_n_55\ : STD_LOGIC;
  signal \Gen_Block[0].Gen_Set_Data[0].DATA_n_56\ : STD_LOGIC;
  signal \Gen_Block[0].Gen_Set_Data[0].DATA_n_57\ : STD_LOGIC;
  signal \Gen_Block[0].Gen_Set_Data[0].DATA_n_58\ : STD_LOGIC;
  signal \Gen_Block[0].Gen_Set_Data[0].DATA_n_59\ : STD_LOGIC;
  signal \Gen_Block[0].Gen_Set_Data[0].DATA_n_6\ : STD_LOGIC;
  signal \Gen_Block[0].Gen_Set_Data[0].DATA_n_60\ : STD_LOGIC;
  signal \Gen_Block[0].Gen_Set_Data[0].DATA_n_61\ : STD_LOGIC;
  signal \Gen_Block[0].Gen_Set_Data[0].DATA_n_62\ : STD_LOGIC;
  signal \Gen_Block[0].Gen_Set_Data[0].DATA_n_63\ : STD_LOGIC;
  signal \Gen_Block[0].Gen_Set_Data[0].DATA_n_7\ : STD_LOGIC;
  signal \Gen_Block[0].Gen_Set_Data[0].DATA_n_8\ : STD_LOGIC;
  signal \Gen_Block[0].Gen_Set_Data[0].DATA_n_9\ : STD_LOGIC;
  signal \Gen_Block[0].LU_n_133\ : STD_LOGIC;
  signal \Gen_Block[0].LU_n_14\ : STD_LOGIC;
  signal \Gen_Block[0].LU_n_15\ : STD_LOGIC;
  signal \Gen_Block[0].LU_n_18\ : STD_LOGIC;
  signal \Gen_Block[0].LU_n_229\ : STD_LOGIC;
  signal \Gen_Block[0].LU_n_263\ : STD_LOGIC;
  signal \Gen_Block[0].LU_n_264\ : STD_LOGIC;
  signal \Gen_Block[0].LU_n_265\ : STD_LOGIC;
  signal \Gen_Block[0].LU_n_279\ : STD_LOGIC;
  signal \Gen_Block[0].LU_n_60\ : STD_LOGIC;
  signal \Gen_Block[0].TAG_n_96\ : STD_LOGIC;
  signal \Gen_Block[0].TAG_n_97\ : STD_LOGIC;
  signal \Gen_Block[0].UD_n_153\ : STD_LOGIC;
  signal \Gen_Block[0].UD_n_157\ : STD_LOGIC;
  signal \Gen_Block[0].UD_n_158\ : STD_LOGIC;
  signal \Gen_Block[0].UD_n_165\ : STD_LOGIC;
  signal \Gen_Block[0].UD_n_19\ : STD_LOGIC;
  signal \Gen_Block[0].UD_n_198\ : STD_LOGIC;
  signal \Gen_Block[0].UD_n_199\ : STD_LOGIC;
  signal \Gen_Block[0].UD_n_20\ : STD_LOGIC;
  signal \Gen_Block[0].UD_n_30\ : STD_LOGIC;
  signal \Gen_Block[0].UD_n_32\ : STD_LOGIC;
  signal \Gen_Block[0].UD_n_35\ : STD_LOGIC;
  signal \Gen_Block[0].UD_n_40\ : STD_LOGIC;
  signal \Gen_Block[0].UD_n_53\ : STD_LOGIC;
  signal \Gen_Set_Tag[0].UD_Tag_Compare_Inst1/A\ : STD_LOGIC;
  signal \Gen_Set_Tag[0].UD_Tag_Compare_Inst1/The_Compare[0].sel_reg\ : STD_LOGIC;
  signal \Gen_Set_Tag[0].UD_Tag_Compare_Inst1/The_Compare[2].sel_reg\ : STD_LOGIC;
  signal \Gen_Set_Tag[0].UD_Tag_Compare_Inst1/The_Compare[3].sel_reg\ : STD_LOGIC;
  signal \Gen_Set_Tag[0].UD_Tag_Compare_Inst1/The_Compare[4].sel_reg\ : STD_LOGIC;
  signal \Gen_Set_Tag[0].UD_Tag_Compare_Inst1/The_Compare[5].sel_reg\ : STD_LOGIC;
  signal \Gen_Set_Tag[1].UD_Tag_Compare_Inst1/A\ : STD_LOGIC;
  signal \Gen_Set_Tag[1].UD_Tag_Compare_Inst1/The_Compare[0].sel_reg\ : STD_LOGIC;
  signal \Gen_Set_Tag[1].UD_Tag_Compare_Inst1/The_Compare[2].sel_reg\ : STD_LOGIC;
  signal \Gen_Set_Tag[1].UD_Tag_Compare_Inst1/The_Compare[3].sel_reg\ : STD_LOGIC;
  signal \Gen_Set_Tag[1].UD_Tag_Compare_Inst1/The_Compare[4].sel_reg\ : STD_LOGIC;
  signal \Gen_Set_Tag[1].UD_Tag_Compare_Inst1/The_Compare[5].sel_reg\ : STD_LOGIC;
  signal \LU_MD_Or_Inst1/The_Compare[0].carry_or_I1/S\ : STD_LOGIC;
  signal \LU_PC_Or_Inst1/The_Compare[0].carry_or_I1/S\ : STD_LOGIC;
  signal \LU_PC_Or_Inst1/The_Compare[1].carry_or_I1/S\ : STD_LOGIC;
  signal \UD_TagConf_Compare_Inst1/A\ : STD_LOGIC;
  signal \UD_TagConf_Compare_Inst1/The_Compare[0].sel_reg\ : STD_LOGIC;
  signal \UD_TagConf_Compare_Inst1/The_Compare[2].sel_reg\ : STD_LOGIC;
  signal \UD_TagWrite_Or_Inst2/S\ : STD_LOGIC;
  signal \UD_TagWrite_Or_Inst3/S\ : STD_LOGIC;
  signal backend_rd_data_pop : STD_LOGIC;
  signal bs_fifo_full : STD_LOGIC;
  signal \bs_fifo_mem_reg[0][Src]\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal e_fifo_full : STD_LOGIC;
  signal fit_vec : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \^in\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal lookup_data_addr : STD_LOGIC_VECTOR ( 13 downto 6 );
  signal lookup_data_current_word_i : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal lookup_data_we : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal lookup_fetch_piperun : STD_LOGIC;
  signal lookup_mem_piperun : STD_LOGIC;
  signal lookup_offset_first : STD_LOGIC;
  signal lookup_push_write_miss : STD_LOGIC;
  signal \^lookup_read_data_info[0,0][valid]\ : STD_LOGIC;
  signal \^lookup_read_data_info[0,1][valid]\ : STD_LOGIC;
  signal lookup_stall_addr : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal lookup_tag_addr : STD_LOGIC_VECTOR ( 13 downto 6 );
  signal lookup_tag_current_word_i : STD_LOGIC_VECTOR ( 43 downto 0 );
  signal lookup_tag_en : STD_LOGIC;
  signal lookup_wm_allocate : STD_LOGIC;
  signal lookup_wm_allow_write : STD_LOGIC;
  signal lookup_wm_evict : STD_LOGIC;
  signal lookup_wm_stp_bits : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal lookup_wm_use_bits : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal lookup_wm_will_use : STD_LOGIC;
  signal lopt : STD_LOGIC;
  signal lopt_1 : STD_LOGIC;
  signal lopt_2 : STD_LOGIC;
  signal lopt_3 : STD_LOGIC;
  signal lopt_4 : STD_LOGIC;
  signal lru_check_line_addr : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal lru_check_next_way : STD_LOGIC;
  signal lru_check_use_lru : STD_LOGIC;
  signal lu_check_dirty_bits : STD_LOGIC_VECTOR ( 0 to 0 );
  signal lu_check_protected : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \^lu_check_tag_addr_reg[11]\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal lu_mem_releasing_lock : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal lu_mem_removed_way_hold : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal lud_mem_conflict : STD_LOGIC;
  signal new_tree : STD_LOGIC;
  signal p_0_in : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal p_138_in : STD_LOGIC;
  signal queue_push120_out : STD_LOGIC;
  signal ri_allocate : STD_LOGIC;
  signal \^ri_fifo_full\ : STD_LOGIC;
  signal \ri_hot_port[0]_i_1_n_0\ : STD_LOGIC;
  signal ri_way : STD_LOGIC;
  signal ud_new_tag_valid2 : STD_LOGIC;
  signal update_cur_tag_rd_way : STD_LOGIC;
  signal \update_cur_tag_rd_way[0]_i_1_n_0\ : STD_LOGIC;
  signal update_data_addr : STD_LOGIC_VECTOR ( 13 downto 2 );
  signal update_data_new_word : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal update_data_we : STD_LOGIC;
  signal \^update_done_ar\ : STD_LOGIC;
  signal update_done_ar_i_1_n_0 : STD_LOGIC;
  signal update_done_bs : STD_LOGIC;
  signal update_done_bs_i_1_n_0 : STD_LOGIC;
  signal update_done_evict : STD_LOGIC;
  signal update_done_evict_i_1_n_0 : STD_LOGIC;
  signal \update_info[Addr]\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \update_info[Addr_Stp]\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \update_info[Addr_Use]\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \update_info[Allocate]\ : STD_LOGIC;
  signal \update_info[Early]\ : STD_LOGIC;
  signal \update_info[Internal_Cmd]\ : STD_LOGIC;
  signal \update_info[Kind]\ : STD_LOGIC;
  signal \update_info[Len]\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \update_info[Wr]\ : STD_LOGIC;
  signal \^update_info_reg[addr][13]\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \^update_info_reg[port_num][0]\ : STD_LOGIC;
  signal update_lock_release : STD_LOGIC;
  signal update_miss : STD_LOGIC;
  signal \^update_need_ar\ : STD_LOGIC;
  signal \^update_need_aw\ : STD_LOGIC;
  signal update_need_bs : STD_LOGIC;
  signal update_need_tag_write : STD_LOGIC;
  signal update_piperun : STD_LOGIC;
  signal \update_read_data_info[0,0][Last]\ : STD_LOGIC;
  signal update_read_miss : STD_LOGIC;
  signal update_read_miss_ongoing_i_1_n_0 : STD_LOGIC;
  signal update_read_miss_start : STD_LOGIC;
  signal update_readback_available : STD_LOGIC;
  signal update_readback_available_i_1_n_0 : STD_LOGIC;
  signal update_readback_possible : STD_LOGIC;
  signal \update_release_tag[Addr]\ : STD_LOGIC_VECTOR ( 10 downto 9 );
  signal \update_release_tag[Valid]\ : STD_LOGIC;
  signal update_rm_alloc_ongoing : STD_LOGIC;
  signal update_rm_alloc_ongoing_i_1_n_0 : STD_LOGIC;
  signal update_tag_addr : STD_LOGIC_VECTOR ( 13 downto 6 );
  signal update_tag_conflict : STD_LOGIC;
  signal update_tag_current_word_i : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal update_tag_en : STD_LOGIC;
  signal \update_tag_new_word[1][Addr]\ : STD_LOGIC_VECTOR ( 31 downto 14 );
  signal \update_tag_new_word[1][Dirty]\ : STD_LOGIC;
  signal \update_tag_new_word[1][Locked]\ : STD_LOGIC;
  signal \update_tag_new_word[1][Reused]\ : STD_LOGIC;
  signal \update_tag_new_word[1][Valid]\ : STD_LOGIC;
  signal update_tag_we : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal update_valid : STD_LOGIC;
  signal update_way : STD_LOGIC;
  signal update_wma_data_valid : STD_LOGIC;
  signal update_wma_last : STD_LOGIC;
  signal update_wma_last_i_1_n_0 : STD_LOGIC;
  signal update_word_cnt_en : STD_LOGIC;
  signal update_word_cnt_last : STD_LOGIC;
  signal update_write_miss_busy : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal update_write_miss_full : STD_LOGIC;
  signal \^wm_port\ : STD_LOGIC;
  signal \write_req_info[0][Internal]\ : STD_LOGIC;
  signal \write_req_info[0][Port_Num]\ : STD_LOGIC_VECTOR ( 0 to 0 );
begin
  \in\(31 downto 0) <= \^in\(31 downto 0);
  \lookup_read_data_info[0,0][Valid]\ <= \^lookup_read_data_info[0,0][valid]\;
  \lookup_read_data_info[0,1][Valid]\ <= \^lookup_read_data_info[0,1][valid]\;
  \lu_check_tag_addr_reg[11]\(5 downto 0) <= \^lu_check_tag_addr_reg[11]\(5 downto 0);
  ri_fifo_full <= \^ri_fifo_full\;
  update_done_ar <= \^update_done_ar\;
  \update_info_reg[Addr][13]\(1 downto 0) <= \^update_info_reg[addr][13]\(1 downto 0);
  \update_info_reg[Port_Num][0]\ <= \^update_info_reg[port_num][0]\;
  update_need_ar <= \^update_need_ar\;
  update_need_aw <= \^update_need_aw\;
  wm_port <= \^wm_port\;
\Gen_Block[0].Gen_Set_Data[0].DATA\: entity work.\design_1_system_cache_0_0_sc_ram_module__parameterized3\
     port map (
      ACLK => ACLK,
      ADDRARDADDR(11 downto 4) => lookup_data_addr(13 downto 6),
      ADDRARDADDR(3 downto 0) => p_0_in(3 downto 0),
      ADDRBWRADDR(11 downto 0) => update_data_addr(13 downto 2),
      DATA_INA(31 downto 0) => DATA_INA(31 downto 0),
      DATA_INB(31 downto 0) => update_data_new_word(31 downto 0),
      DATA_OUTA(31) => \Gen_Block[0].Gen_Set_Data[0].DATA_n_0\,
      DATA_OUTA(30) => \Gen_Block[0].Gen_Set_Data[0].DATA_n_1\,
      DATA_OUTA(29) => \Gen_Block[0].Gen_Set_Data[0].DATA_n_2\,
      DATA_OUTA(28) => \Gen_Block[0].Gen_Set_Data[0].DATA_n_3\,
      DATA_OUTA(27) => \Gen_Block[0].Gen_Set_Data[0].DATA_n_4\,
      DATA_OUTA(26) => \Gen_Block[0].Gen_Set_Data[0].DATA_n_5\,
      DATA_OUTA(25) => \Gen_Block[0].Gen_Set_Data[0].DATA_n_6\,
      DATA_OUTA(24) => \Gen_Block[0].Gen_Set_Data[0].DATA_n_7\,
      DATA_OUTA(23) => \Gen_Block[0].Gen_Set_Data[0].DATA_n_8\,
      DATA_OUTA(22) => \Gen_Block[0].Gen_Set_Data[0].DATA_n_9\,
      DATA_OUTA(21) => \Gen_Block[0].Gen_Set_Data[0].DATA_n_10\,
      DATA_OUTA(20) => \Gen_Block[0].Gen_Set_Data[0].DATA_n_11\,
      DATA_OUTA(19) => \Gen_Block[0].Gen_Set_Data[0].DATA_n_12\,
      DATA_OUTA(18) => \Gen_Block[0].Gen_Set_Data[0].DATA_n_13\,
      DATA_OUTA(17) => \Gen_Block[0].Gen_Set_Data[0].DATA_n_14\,
      DATA_OUTA(16) => \Gen_Block[0].Gen_Set_Data[0].DATA_n_15\,
      DATA_OUTA(15) => \Gen_Block[0].Gen_Set_Data[0].DATA_n_16\,
      DATA_OUTA(14) => \Gen_Block[0].Gen_Set_Data[0].DATA_n_17\,
      DATA_OUTA(13) => \Gen_Block[0].Gen_Set_Data[0].DATA_n_18\,
      DATA_OUTA(12) => \Gen_Block[0].Gen_Set_Data[0].DATA_n_19\,
      DATA_OUTA(11) => \Gen_Block[0].Gen_Set_Data[0].DATA_n_20\,
      DATA_OUTA(10) => \Gen_Block[0].Gen_Set_Data[0].DATA_n_21\,
      DATA_OUTA(9) => \Gen_Block[0].Gen_Set_Data[0].DATA_n_22\,
      DATA_OUTA(8) => \Gen_Block[0].Gen_Set_Data[0].DATA_n_23\,
      DATA_OUTA(7) => \Gen_Block[0].Gen_Set_Data[0].DATA_n_24\,
      DATA_OUTA(6) => \Gen_Block[0].Gen_Set_Data[0].DATA_n_25\,
      DATA_OUTA(5) => \Gen_Block[0].Gen_Set_Data[0].DATA_n_26\,
      DATA_OUTA(4) => \Gen_Block[0].Gen_Set_Data[0].DATA_n_27\,
      DATA_OUTA(3) => \Gen_Block[0].Gen_Set_Data[0].DATA_n_28\,
      DATA_OUTA(2) => \Gen_Block[0].Gen_Set_Data[0].DATA_n_29\,
      DATA_OUTA(1) => \Gen_Block[0].Gen_Set_Data[0].DATA_n_30\,
      DATA_OUTA(0) => \Gen_Block[0].Gen_Set_Data[0].DATA_n_31\,
      DATA_OUTB(31) => \Gen_Block[0].Gen_Set_Data[0].DATA_n_32\,
      DATA_OUTB(30) => \Gen_Block[0].Gen_Set_Data[0].DATA_n_33\,
      DATA_OUTB(29) => \Gen_Block[0].Gen_Set_Data[0].DATA_n_34\,
      DATA_OUTB(28) => \Gen_Block[0].Gen_Set_Data[0].DATA_n_35\,
      DATA_OUTB(27) => \Gen_Block[0].Gen_Set_Data[0].DATA_n_36\,
      DATA_OUTB(26) => \Gen_Block[0].Gen_Set_Data[0].DATA_n_37\,
      DATA_OUTB(25) => \Gen_Block[0].Gen_Set_Data[0].DATA_n_38\,
      DATA_OUTB(24) => \Gen_Block[0].Gen_Set_Data[0].DATA_n_39\,
      DATA_OUTB(23) => \Gen_Block[0].Gen_Set_Data[0].DATA_n_40\,
      DATA_OUTB(22) => \Gen_Block[0].Gen_Set_Data[0].DATA_n_41\,
      DATA_OUTB(21) => \Gen_Block[0].Gen_Set_Data[0].DATA_n_42\,
      DATA_OUTB(20) => \Gen_Block[0].Gen_Set_Data[0].DATA_n_43\,
      DATA_OUTB(19) => \Gen_Block[0].Gen_Set_Data[0].DATA_n_44\,
      DATA_OUTB(18) => \Gen_Block[0].Gen_Set_Data[0].DATA_n_45\,
      DATA_OUTB(17) => \Gen_Block[0].Gen_Set_Data[0].DATA_n_46\,
      DATA_OUTB(16) => \Gen_Block[0].Gen_Set_Data[0].DATA_n_47\,
      DATA_OUTB(15) => \Gen_Block[0].Gen_Set_Data[0].DATA_n_48\,
      DATA_OUTB(14) => \Gen_Block[0].Gen_Set_Data[0].DATA_n_49\,
      DATA_OUTB(13) => \Gen_Block[0].Gen_Set_Data[0].DATA_n_50\,
      DATA_OUTB(12) => \Gen_Block[0].Gen_Set_Data[0].DATA_n_51\,
      DATA_OUTB(11) => \Gen_Block[0].Gen_Set_Data[0].DATA_n_52\,
      DATA_OUTB(10) => \Gen_Block[0].Gen_Set_Data[0].DATA_n_53\,
      DATA_OUTB(9) => \Gen_Block[0].Gen_Set_Data[0].DATA_n_54\,
      DATA_OUTB(8) => \Gen_Block[0].Gen_Set_Data[0].DATA_n_55\,
      DATA_OUTB(7) => \Gen_Block[0].Gen_Set_Data[0].DATA_n_56\,
      DATA_OUTB(6) => \Gen_Block[0].Gen_Set_Data[0].DATA_n_57\,
      DATA_OUTB(5) => \Gen_Block[0].Gen_Set_Data[0].DATA_n_58\,
      DATA_OUTB(4) => \Gen_Block[0].Gen_Set_Data[0].DATA_n_59\,
      DATA_OUTB(3) => \Gen_Block[0].Gen_Set_Data[0].DATA_n_60\,
      DATA_OUTB(2) => \Gen_Block[0].Gen_Set_Data[0].DATA_n_61\,
      DATA_OUTB(1) => \Gen_Block[0].Gen_Set_Data[0].DATA_n_62\,
      DATA_OUTB(0) => \Gen_Block[0].Gen_Set_Data[0].DATA_n_63\,
      O => \Gen_Block[0].UD_n_198\,
      WEA(3 downto 0) => lookup_data_we(3 downto 0),
      lud_mem_waiting_for_pipe_reg => \Gen_Block[0].LU_n_14\,
      update_data_we => update_data_we
    );
\Gen_Block[0].Gen_Set_Data[1].DATA\: entity work.\design_1_system_cache_0_0_sc_ram_module__parameterized3_44\
     port map (
      ACLK => ACLK,
      ADDRARDADDR(11 downto 4) => lookup_data_addr(13 downto 6),
      ADDRARDADDR(3 downto 0) => p_0_in(3 downto 0),
      ADDRBWRADDR(11 downto 0) => update_data_addr(13 downto 2),
      DATA_INA(31 downto 0) => DATA_INA(31 downto 0),
      DATA_INB(31 downto 0) => update_data_new_word(31 downto 0),
      DATA_OUTA(31 downto 0) => lookup_data_current_word_i(31 downto 0),
      DATA_OUTB(31 downto 0) => fit_vec(31 downto 0),
      O => \Gen_Block[0].UD_n_199\,
      WEA(3 downto 0) => lookup_data_we(3 downto 0),
      lud_mem_waiting_for_pipe_reg => \Gen_Block[0].LU_n_15\,
      update_data_we => update_data_we
    );
\Gen_Block[0].LRU\: entity work.design_1_system_cache_0_0_sc_lru_module
     port map (
      ACLK => ACLK,
      ARESET => ARESET,
      D(7 downto 6) => \^update_info_reg[addr][13]\(1 downto 0),
      D(5 downto 0) => lru_check_line_addr(5 downto 0),
      DIBDI(0) => new_tree,
      Q(7 downto 0) => Q(13 downto 6),
      S => \LU_MD_Or_Inst1/The_Compare[0].carry_or_I1/S\,
      S_0 => \LU_PC_Or_Inst1/The_Compare[0].carry_or_I1/S\,
      S_1 => \LU_PC_Or_Inst1/The_Compare[1].carry_or_I1/S\,
      \The_Bit[0].Using_FPGA.Using_Reset.FDS_Inst\(0) => lu_check_dirty_bits(0),
      WEBWE(0) => lru_check_use_lru,
      lookup_fetch_piperun => lookup_fetch_piperun,
      lookup_mem_piperun => lookup_mem_piperun,
      lru_check_next_way => lru_check_next_way,
      \lu_check_protected_reg[1]\(1 downto 0) => lu_check_protected(1 downto 0)
    );
\Gen_Block[0].LU\: entity work.design_1_system_cache_0_0_sc_lookup
     port map (
      A => \UD_TagConf_Compare_Inst1/A\,
      ACLK => ACLK,
      ADDRA(7 downto 0) => lookup_tag_addr(13 downto 6),
      ADDRARDADDR(11 downto 4) => lookup_data_addr(13 downto 6),
      ADDRARDADDR(3 downto 0) => p_0_in(3 downto 0),
      ARESET => ARESET,
      A_3 => A_3,
      A_6 => A_6,
      A_N => A_N,
      B_Vec(1 downto 0) => B_Vec(7 downto 6),
      D(7 downto 6) => \^update_info_reg[addr][13]\(1 downto 0),
      D(5 downto 0) => lru_check_line_addr(5 downto 0),
      DATA_INB(2) => \update_tag_new_word[1][Valid]\,
      DATA_INB(1) => \update_tag_new_word[1][Reused]\,
      DATA_INB(0) => \update_tag_new_word[1][Dirty]\,
      DATA_OUTA(41 downto 21) => lookup_tag_current_word_i(42 downto 22),
      DATA_OUTA(20 downto 0) => lookup_tag_current_word_i(20 downto 0),
      DIBDI(0) => new_tree,
      ENA => lookup_tag_en,
      M0_AXI_RDATA(31 downto 0) => M0_AXI_RDATA(31 downto 0),
      \M_AXI_ARLEN_reg[7]\(7 downto 0) => \M_AXI_ARLEN_reg[7]\(7 downto 0),
      \M_AXI_ARSIZE_reg[2]\(2 downto 0) => \M_AXI_ARSIZE_reg[2]\(2 downto 0),
      \M_AXI_AWADDR_reg[31]\(23 downto 0) => \M_AXI_AWADDR_reg[31]\(23 downto 0),
      \M_AXI_AWBURST_reg[1]\ => \M_AXI_AWBURST_reg[1]\,
      \M_AXI_AWLEN_reg[7]\(7 downto 0) => \M_AXI_AWLEN_reg[7]\(7 downto 0),
      \M_AXI_AWSIZE_reg[1]\(1 downto 0) => \M_AXI_AWSIZE_reg[1]\(1 downto 0),
      \Not_Using_XPM.Using_BRAM.Native.Using_B36_Sx.The_BRAMs[0].RAMB36_I1\ => \Gen_Block[0].TAG_n_96\,
      \Not_Using_XPM.Using_BRAM.Native.Using_B36_Sx.The_BRAMs[1].RAMB36_I1\ => \write_req_info[0][Line_Only]\,
      \Not_Using_XPM.Using_BRAM.Native.Using_B36_Sx.The_BRAMs[1].RAMB36_I1_0\(31 downto 2) => \^in\(31 downto 2),
      \Not_Using_XPM.Using_BRAM.Native.Using_B36_Sx.The_BRAMs[1].RAMB36_I1_0\(1 downto 0) => \update_info[Addr]\(1 downto 0),
      \Not_Using_XPM.Using_BRAM.Native.Using_B36_Sx.The_BRAMs[1].RAMB36_I1_1\ => \Gen_Block[0].TAG_n_97\,
      \Not_Using_XPM.Using_BRAM.Native.Using_B36_Sx.The_BRAMs[1].RAMB36_I1_2\(1 downto 0) => D8_out(1 downto 0),
      \Not_Using_XPM.Using_BRAM.Native.Using_B36_Sx.The_BRAMs[1].RAMB36_I1_3\(1) => A31_out,
      \Not_Using_XPM.Using_BRAM.Native.Using_B36_Sx.The_BRAMs[1].RAMB36_I1_3\(0) => A29_out,
      \Not_Using_XPM.Using_BRAM.Native.Using_B36_Sx.The_BRAMs[3].RAMB36_I1\ => \Gen_Block[0].LU_n_14\,
      \Not_Using_XPM.Using_BRAM.Native.Using_B36_Sx.The_BRAMs[3].RAMB36_I1_0\ => \Gen_Block[0].LU_n_15\,
      \Not_Using_XPM.Using_BRAM.Native.Using_B36_Sx.The_BRAMs[3].RAMB36_I1_1\(31 downto 0) => lookup_data_current_word_i(31 downto 0),
      \Not_Using_XPM.Using_BRAM.Native.Using_B36_Sx.The_BRAMs[3].RAMB36_I1_2\(31) => \Gen_Block[0].Gen_Set_Data[0].DATA_n_0\,
      \Not_Using_XPM.Using_BRAM.Native.Using_B36_Sx.The_BRAMs[3].RAMB36_I1_2\(30) => \Gen_Block[0].Gen_Set_Data[0].DATA_n_1\,
      \Not_Using_XPM.Using_BRAM.Native.Using_B36_Sx.The_BRAMs[3].RAMB36_I1_2\(29) => \Gen_Block[0].Gen_Set_Data[0].DATA_n_2\,
      \Not_Using_XPM.Using_BRAM.Native.Using_B36_Sx.The_BRAMs[3].RAMB36_I1_2\(28) => \Gen_Block[0].Gen_Set_Data[0].DATA_n_3\,
      \Not_Using_XPM.Using_BRAM.Native.Using_B36_Sx.The_BRAMs[3].RAMB36_I1_2\(27) => \Gen_Block[0].Gen_Set_Data[0].DATA_n_4\,
      \Not_Using_XPM.Using_BRAM.Native.Using_B36_Sx.The_BRAMs[3].RAMB36_I1_2\(26) => \Gen_Block[0].Gen_Set_Data[0].DATA_n_5\,
      \Not_Using_XPM.Using_BRAM.Native.Using_B36_Sx.The_BRAMs[3].RAMB36_I1_2\(25) => \Gen_Block[0].Gen_Set_Data[0].DATA_n_6\,
      \Not_Using_XPM.Using_BRAM.Native.Using_B36_Sx.The_BRAMs[3].RAMB36_I1_2\(24) => \Gen_Block[0].Gen_Set_Data[0].DATA_n_7\,
      \Not_Using_XPM.Using_BRAM.Native.Using_B36_Sx.The_BRAMs[3].RAMB36_I1_2\(23) => \Gen_Block[0].Gen_Set_Data[0].DATA_n_8\,
      \Not_Using_XPM.Using_BRAM.Native.Using_B36_Sx.The_BRAMs[3].RAMB36_I1_2\(22) => \Gen_Block[0].Gen_Set_Data[0].DATA_n_9\,
      \Not_Using_XPM.Using_BRAM.Native.Using_B36_Sx.The_BRAMs[3].RAMB36_I1_2\(21) => \Gen_Block[0].Gen_Set_Data[0].DATA_n_10\,
      \Not_Using_XPM.Using_BRAM.Native.Using_B36_Sx.The_BRAMs[3].RAMB36_I1_2\(20) => \Gen_Block[0].Gen_Set_Data[0].DATA_n_11\,
      \Not_Using_XPM.Using_BRAM.Native.Using_B36_Sx.The_BRAMs[3].RAMB36_I1_2\(19) => \Gen_Block[0].Gen_Set_Data[0].DATA_n_12\,
      \Not_Using_XPM.Using_BRAM.Native.Using_B36_Sx.The_BRAMs[3].RAMB36_I1_2\(18) => \Gen_Block[0].Gen_Set_Data[0].DATA_n_13\,
      \Not_Using_XPM.Using_BRAM.Native.Using_B36_Sx.The_BRAMs[3].RAMB36_I1_2\(17) => \Gen_Block[0].Gen_Set_Data[0].DATA_n_14\,
      \Not_Using_XPM.Using_BRAM.Native.Using_B36_Sx.The_BRAMs[3].RAMB36_I1_2\(16) => \Gen_Block[0].Gen_Set_Data[0].DATA_n_15\,
      \Not_Using_XPM.Using_BRAM.Native.Using_B36_Sx.The_BRAMs[3].RAMB36_I1_2\(15) => \Gen_Block[0].Gen_Set_Data[0].DATA_n_16\,
      \Not_Using_XPM.Using_BRAM.Native.Using_B36_Sx.The_BRAMs[3].RAMB36_I1_2\(14) => \Gen_Block[0].Gen_Set_Data[0].DATA_n_17\,
      \Not_Using_XPM.Using_BRAM.Native.Using_B36_Sx.The_BRAMs[3].RAMB36_I1_2\(13) => \Gen_Block[0].Gen_Set_Data[0].DATA_n_18\,
      \Not_Using_XPM.Using_BRAM.Native.Using_B36_Sx.The_BRAMs[3].RAMB36_I1_2\(12) => \Gen_Block[0].Gen_Set_Data[0].DATA_n_19\,
      \Not_Using_XPM.Using_BRAM.Native.Using_B36_Sx.The_BRAMs[3].RAMB36_I1_2\(11) => \Gen_Block[0].Gen_Set_Data[0].DATA_n_20\,
      \Not_Using_XPM.Using_BRAM.Native.Using_B36_Sx.The_BRAMs[3].RAMB36_I1_2\(10) => \Gen_Block[0].Gen_Set_Data[0].DATA_n_21\,
      \Not_Using_XPM.Using_BRAM.Native.Using_B36_Sx.The_BRAMs[3].RAMB36_I1_2\(9) => \Gen_Block[0].Gen_Set_Data[0].DATA_n_22\,
      \Not_Using_XPM.Using_BRAM.Native.Using_B36_Sx.The_BRAMs[3].RAMB36_I1_2\(8) => \Gen_Block[0].Gen_Set_Data[0].DATA_n_23\,
      \Not_Using_XPM.Using_BRAM.Native.Using_B36_Sx.The_BRAMs[3].RAMB36_I1_2\(7) => \Gen_Block[0].Gen_Set_Data[0].DATA_n_24\,
      \Not_Using_XPM.Using_BRAM.Native.Using_B36_Sx.The_BRAMs[3].RAMB36_I1_2\(6) => \Gen_Block[0].Gen_Set_Data[0].DATA_n_25\,
      \Not_Using_XPM.Using_BRAM.Native.Using_B36_Sx.The_BRAMs[3].RAMB36_I1_2\(5) => \Gen_Block[0].Gen_Set_Data[0].DATA_n_26\,
      \Not_Using_XPM.Using_BRAM.Native.Using_B36_Sx.The_BRAMs[3].RAMB36_I1_2\(4) => \Gen_Block[0].Gen_Set_Data[0].DATA_n_27\,
      \Not_Using_XPM.Using_BRAM.Native.Using_B36_Sx.The_BRAMs[3].RAMB36_I1_2\(3) => \Gen_Block[0].Gen_Set_Data[0].DATA_n_28\,
      \Not_Using_XPM.Using_BRAM.Native.Using_B36_Sx.The_BRAMs[3].RAMB36_I1_2\(2) => \Gen_Block[0].Gen_Set_Data[0].DATA_n_29\,
      \Not_Using_XPM.Using_BRAM.Native.Using_B36_Sx.The_BRAMs[3].RAMB36_I1_2\(1) => \Gen_Block[0].Gen_Set_Data[0].DATA_n_30\,
      \Not_Using_XPM.Using_BRAM.Native.Using_B36_Sx.The_BRAMs[3].RAMB36_I1_2\(0) => \Gen_Block[0].Gen_Set_Data[0].DATA_n_31\,
      Q(31 downto 0) => Q(31 downto 0),
      S => S,
      \S0_AXI_RDATA[30]\(31 downto 0) => \S0_AXI_RDATA[30]\(31 downto 0),
      S_0 => S_0,
      S_1 => \UD_TagWrite_Or_Inst2/S\,
      S_2 => S_2,
      S_3 => \UD_TagWrite_Or_Inst3/S\,
      S_4 => S_4,
      S_6 => \LU_MD_Or_Inst1/The_Compare[0].carry_or_I1/S\,
      S_7 => \LU_PC_Or_Inst1/The_Compare[0].carry_or_I1/S\,
      S_8 => \LU_PC_Or_Inst1/The_Compare[1].carry_or_I1/S\,
      \The_Bit[0].Using_FPGA.Using_Reset.FDS_Inst\ => \^update_need_ar\,
      \The_Bit[0].Using_FPGA.Using_Reset.FDS_Inst_0\ => \^update_need_aw\,
      \The_Bit[0].Using_FPGA.Using_Reset.FDS_Inst_1\ => \Gen_Block[0].LU_n_264\,
      \The_Bit[1].Using_FPGA.Using_Reset.FDS_Inst\ => \Gen_Block[0].LU_n_263\,
      \The_Compare[0].sel_reg\ => \The_Compare[0].sel_reg\,
      \The_Compare[0].sel_reg_4\ => \UD_TagConf_Compare_Inst1/The_Compare[0].sel_reg\,
      \The_Compare[0].sel_reg_5\ => \The_Compare[0].sel_reg_5\,
      \The_Compare[2].sel_reg\ => \The_Compare[2].sel_reg\,
      \The_Compare[2].sel_reg_5\ => \UD_TagConf_Compare_Inst1/The_Compare[2].sel_reg\,
      \Use_FPGA_2.S_AXI_RVALID_reg\ => \Use_FPGA_2.S_AXI_RVALID_reg\,
      WEA(3 downto 0) => lookup_data_we(3 downto 0),
      WEBWE(0) => lru_check_use_lru,
      \access_data_info[0,0][Valid]\ => \access_data_info[0,0][Valid]\,
      \access_data_info[0,1][Valid]\ => \access_data_info[0,1][Valid]\,
      \access_info[0][Early]\ => \access_info[0][Early]\,
      \access_info[0][Force_Hit]\ => \access_info[0][Force_Hit]\,
      \access_info[0][Keep]\ => \access_info[0][Keep]\,
      \access_info[0][Kind]\ => \access_info[0][Kind]\,
      \access_info[0][Port_Num]\(0) => \access_info[0][Port_Num]\(0),
      \access_info[0][Wr]\ => \access_info[0][Wr]\,
      access_valid => access_valid,
      \arb_access_i_reg[Allocate]\ => \arb_access_i_reg[Allocate]\,
      \arb_access_i_reg[Len][7]\(7 downto 0) => \arb_access_i_reg[Len][7]\(7 downto 0),
      \arb_access_i_reg[Size][1]\(5 downto 0) => \arb_access_i_reg[Size][1]\(5 downto 0),
      \arb_access_i_reg[Size][1]_0\(5 downto 0) => \arb_access_i_reg[Size][1]_0\(5 downto 0),
      \arb_access_i_reg[Size][2]\(2 downto 0) => \arb_access_i_reg[Size][2]\(2 downto 0),
      \bs_fifo_mem_reg[0][Src][0]\ => \Gen_Block[0].LU_n_229\,
      \bs_fifo_mem_reg[0][Src][1]\ => \Gen_Block[0].LU_n_133\,
      \bs_fifo_mem_reg[0][Src][1]_0\(1 downto 0) => \bs_fifo_mem_reg[0][Src]\(1 downto 0),
      \in\(1 downto 0) => \^in\(1 downto 0),
      lookup_fetch_piperun => lookup_fetch_piperun,
      lookup_mem_piperun => lookup_mem_piperun,
      lookup_offset_first => lookup_offset_first,
      lookup_piperun => lookup_piperun,
      lookup_push_write_miss => lookup_push_write_miss,
      \lookup_read_data_info[0,0][Valid]\ => \^lookup_read_data_info[0,0][valid]\,
      \lookup_read_data_info[0,1][Valid]\ => \^lookup_read_data_info[0,1][valid]\,
      \lookup_read_data_new[0,0][Hit]\ => \lookup_read_data_new[0,0][Hit]\,
      \lookup_read_data_new[0,0][Valid]\ => \lookup_read_data_new[0,0][Valid]\,
      \lookup_read_data_new[0,1][Valid]\ => \lookup_read_data_new[0,1][Valid]\,
      lookup_restart_mem => lookup_restart_mem,
      lookup_wm_allocate => lookup_wm_allocate,
      lookup_wm_allow_write => lookup_wm_allow_write,
      lookup_wm_evict => lookup_wm_evict,
      lookup_wm_will_use => lookup_wm_will_use,
      lopt => lopt,
      lopt_1 => lopt_1,
      lopt_2 => lopt_2,
      lopt_3 => lopt_3,
      lopt_4 => lopt_4,
      lru_check_next_way => lru_check_next_way,
      \lu_check_info_reg[Port_Num][0]_0\ => \lu_check_info_reg[Port_Num][0]\,
      \lu_check_tag_addr_reg[10]_0\ => \^lu_check_tag_addr_reg[11]\(4),
      \lu_check_tag_addr_reg[11]_0\ => \^lu_check_tag_addr_reg[11]\(5),
      \lu_check_tag_addr_reg[6]_0\ => \^lu_check_tag_addr_reg[11]\(0),
      \lu_check_tag_addr_reg[7]_0\ => \^lu_check_tag_addr_reg[11]\(1),
      \lu_check_tag_addr_reg[8]_0\ => \^lu_check_tag_addr_reg[11]\(2),
      \lu_check_tag_addr_reg[9]_0\ => \^lu_check_tag_addr_reg[11]\(3),
      \lu_check_valid_bits_reg[1]_0\ => \Gen_Block[0].LU_n_265\,
      lu_check_valid_delayed_reg_0 => lu_check_valid,
      \lu_mem_info_reg[Port_Num][0]_0\ => \Gen_Block[0].LU_n_279\,
      lu_mem_protect_conflict_reg_0(1 downto 0) => lu_check_protected(1 downto 0),
      lu_mem_releasing_lock(1 downto 0) => lu_mem_releasing_lock(1 downto 0),
      lu_mem_removed_way_hold(1 downto 0) => lu_mem_removed_way_hold(1 downto 0),
      lu_mem_write_alloc0 => lu_mem_write_alloc0,
      lud_addr_pipeline_full0 => lud_addr_pipeline_full0,
      lud_addr_pipeline_full_reg_0 => lud_addr_pipeline_full_reg,
      lud_addr_pipeline_full_reg_1 => lud_addr_pipeline_full_reg_0,
      lud_mem_conflict => lud_mem_conflict,
      lud_mem_waiting_for_pipe_reg_0 => \Gen_Block[0].LU_n_60\,
      lud_mem_waiting_for_pipe_reg_1 => \Gen_Block[0].UD_n_165\,
      \lud_reg_port_num_reg[0]_0\ => \lud_reg_port_num_reg[0]\(0),
      \lud_reg_port_num_reg[0]_1\ => lud_reg_port_num,
      lud_reg_valid_reg_0 => lud_reg_valid_reg,
      lud_reg_valid_reg_1 => p_57_in,
      lud_step_delayed_restart_reg_0 => lud_addr_pipeline_full,
      new_read_data_last => new_read_data_last,
      new_read_data_word(31 downto 0) => new_read_data_word(31 downto 0),
      p_138_in => p_138_in,
      p_162_in => p_162_in,
      queue_push120_out => queue_push120_out,
      r_hit_push => r_hit_push,
      r_hit_push_7 => r_hit_push_7,
      \read_data_status[0,0][Hit_Full]\ => \read_data_status[0,0][Hit_Full]\,
      \read_data_status[0,0][Hit_Pop]\ => \read_data_status[0,0][Hit_Pop]\,
      \read_data_status[0,1][Hit_Full]\ => \read_data_status[0,1][Hit_Full]\,
      \read_data_status[0,1][Hit_Pop]\ => \read_data_status[0,1][Hit_Pop]\,
      \read_req_info[0][Kind]\ => \read_req_info[0][Kind]\,
      \ri_len_reg[7]\(7 downto 0) => \update_info[Len]\(7 downto 0),
      ri_merge_reg => \Gen_Block[0].UD_n_20\,
      \ri_stp_reg[5]\(5 downto 0) => \update_info[Addr_Stp]\(5 downto 0),
      \ri_use_reg[5]\(5 downto 0) => \update_info[Addr_Use]\(5 downto 0),
      ud_new_tag_valid2 => ud_new_tag_valid2,
      update_done_tag_write_reg => \Gen_Block[0].UD_n_53\,
      update_first_write_hit_reg_0(0) => lu_check_dirty_bits(0),
      \update_info[Allocate]\ => \update_info[Allocate]\,
      \update_info[Early]\ => \update_info[Early]\,
      \update_info[Internal_Cmd]\ => \update_info[Internal_Cmd]\,
      \update_info[Kind]\ => \update_info[Kind]\,
      \update_info[Wr]\ => \update_info[Wr]\,
      \update_info_reg[Addr][5]_0\(5 downto 0) => lookup_stall_addr(5 downto 0),
      \update_info_reg[Addr_Stp][5]_0\(5 downto 0) => lookup_wm_stp_bits(5 downto 0),
      \update_info_reg[Addr_Use][5]_0\(5 downto 0) => lookup_wm_use_bits(5 downto 0),
      \update_info_reg[Kind]_0\ => \Gen_Block[0].LU_n_18\,
      \update_info_reg[Port_Num][0]_0\ => \^update_info_reg[port_num][0]\,
      update_lock_release => update_lock_release,
      update_miss => update_miss,
      update_need_bs => update_need_bs,
      update_need_tag_write => update_need_tag_write,
      update_piperun => update_piperun,
      \update_read_data_info[0,0][Last]\ => \update_read_data_info[0,0][Last]\,
      update_read_miss => update_read_miss,
      update_readback_available => update_readback_available,
      \update_release_tag[Valid]\ => \update_release_tag[Valid]\,
      \update_release_tag_reg[Addr][10]\(1 downto 0) => \update_release_tag[Addr]\(10 downto 9),
      \update_release_tag_reg[Addr][11]\ => \Gen_Block[0].UD_n_153\,
      \update_release_tag_reg[Valid]\ => \Gen_Block[0].UD_n_157\,
      \update_release_tag_reg[Valid]_0\ => \Gen_Block[0].UD_n_158\,
      \update_release_tag_reg[Valid]_1\(1) => A35_out,
      \update_release_tag_reg[Valid]_1\(0) => A33_out,
      update_tag_conflict => update_tag_conflict,
      update_valid => update_valid,
      update_way => update_way,
      update_write_miss_busy(1 downto 0) => update_write_miss_busy(1 downto 0),
      update_write_miss_full => update_write_miss_full,
      \wm_port_reg[0]\ => \^wm_port\,
      \wr_port_data_info_reg[0][BE][3]\(3 downto 0) => \wr_port_data_info_reg[0][BE][3]_0\(3 downto 0),
      \wr_port_data_info_reg[0][BE][3]_0\(3 downto 0) => \wr_port_data_info_reg[0][BE][3]\(3 downto 0),
      wr_port_data_last_i_reg => wr_port_data_last_i_reg,
      wr_port_data_ready => wr_port_data_ready,
      wr_port_data_valid_i_reg => wr_port_data_valid_i_reg,
      \write_req_info[0][Internal]\ => \write_req_info[0][Internal]\,
      \write_req_info[0][Port_Num]\(0) => \write_req_info[0][Port_Num]\(0)
    );
\Gen_Block[0].TAG\: entity work.\design_1_system_cache_0_0_sc_ram_module__parameterized1\
     port map (
      A => \Gen_Set_Tag[0].UD_Tag_Compare_Inst1/A\,
      ACLK => ACLK,
      ADDRA(7 downto 0) => lookup_tag_addr(13 downto 6),
      ADDRB(7 downto 0) => update_tag_addr(13 downto 6),
      A_1 => \Gen_Set_Tag[1].UD_Tag_Compare_Inst1/A\,
      DATA_INB(21) => \update_tag_new_word[1][Valid]\,
      DATA_INB(20) => \update_tag_new_word[1][Reused]\,
      DATA_INB(19) => \update_tag_new_word[1][Dirty]\,
      DATA_INB(18) => \update_tag_new_word[1][Locked]\,
      DATA_INB(17 downto 0) => \update_tag_new_word[1][Addr]\(31 downto 14),
      DATA_OUTA(43 downto 0) => lookup_tag_current_word_i(43 downto 0),
      DATA_OUTB(35 downto 18) => update_tag_current_word_i(39 downto 22),
      DATA_OUTB(17 downto 0) => update_tag_current_word_i(17 downto 0),
      ENA => lookup_tag_en,
      ENB => update_tag_en,
      Q(17 downto 0) => A_Vec(17 downto 0),
      \The_Bit[1].Using_FPGA.Using_Reset.FDS_Inst\(1 downto 0) => D8_out(1 downto 0),
      \The_Bit[1].Using_FPGA.Using_Reset.FDS_Inst_0\(1) => A31_out,
      \The_Bit[1].Using_FPGA.Using_Reset.FDS_Inst_0\(0) => A29_out,
      \The_Compare[0].sel_reg\ => \Gen_Set_Tag[0].UD_Tag_Compare_Inst1/The_Compare[0].sel_reg\,
      \The_Compare[0].sel_reg_0\ => \Gen_Set_Tag[1].UD_Tag_Compare_Inst1/The_Compare[0].sel_reg\,
      \The_Compare[2].sel_reg\ => \Gen_Set_Tag[0].UD_Tag_Compare_Inst1/The_Compare[2].sel_reg\,
      \The_Compare[2].sel_reg_2\ => \Gen_Set_Tag[1].UD_Tag_Compare_Inst1/The_Compare[2].sel_reg\,
      \The_Compare[3].sel_reg\ => \Gen_Set_Tag[0].UD_Tag_Compare_Inst1/The_Compare[3].sel_reg\,
      \The_Compare[3].sel_reg_3\ => \Gen_Set_Tag[1].UD_Tag_Compare_Inst1/The_Compare[3].sel_reg\,
      \The_Compare[4].sel_reg\ => \Gen_Set_Tag[0].UD_Tag_Compare_Inst1/The_Compare[4].sel_reg\,
      \The_Compare[4].sel_reg_4\ => \Gen_Set_Tag[1].UD_Tag_Compare_Inst1/The_Compare[4].sel_reg\,
      \The_Compare[5].sel_reg\ => \Gen_Set_Tag[0].UD_Tag_Compare_Inst1/The_Compare[5].sel_reg\,
      \The_Compare[5].sel_reg_5\ => \Gen_Set_Tag[1].UD_Tag_Compare_Inst1/The_Compare[5].sel_reg\,
      WEB(1 downto 0) => update_tag_we(1 downto 0),
      \lu_check_locked_hit_reg[0]\ => \Gen_Block[0].TAG_n_96\,
      \lu_check_locked_hit_reg[1]\ => \Gen_Block[0].TAG_n_97\,
      \lu_mem_release_lock_hold_reg[0]\ => \Gen_Block[0].LU_n_264\,
      \lu_mem_release_lock_hold_reg[1]\ => \Gen_Block[0].LU_n_263\
    );
\Gen_Block[0].UD\: entity work.design_1_system_cache_0_0_sc_update
     port map (
      A(0) => A(0),
      ACLK => ACLK,
      ADDRB(7 downto 0) => update_tag_addr(13 downto 6),
      ADDRBWRADDR(11 downto 0) => update_data_addr(13 downto 2),
      ARESET => ARESET,
      A_0 => \UD_TagConf_Compare_Inst1/A\,
      A_4 => \Gen_Set_Tag[0].UD_Tag_Compare_Inst1/A\,
      A_7 => \Gen_Set_Tag[1].UD_Tag_Compare_Inst1/A\,
      B_Vec(1 downto 0) => B_Vec(7 downto 6),
      D(1 downto 0) => \bs_fifo_mem_reg[0][Src]\(1 downto 0),
      DATA_INB(18) => \update_tag_new_word[1][Locked]\,
      DATA_INB(17 downto 0) => \update_tag_new_word[1][Addr]\(31 downto 14),
      DATA_OUTA(1) => lookup_tag_current_word_i(43),
      DATA_OUTA(0) => lookup_tag_current_word_i(21),
      DATA_OUTB(35 downto 18) => update_tag_current_word_i(39 downto 22),
      DATA_OUTB(17 downto 0) => update_tag_current_word_i(17 downto 0),
      E(0) => E(0),
      ENB => update_tag_en,
      \Long_External_Burst.update_rb_pos_phase_reg_0\ => \Gen_Block[0].UD_n_30\,
      \Long_External_Burst.update_rb_pos_phase_reg_1\ => \Gen_Block[0].UD_n_32\,
      M0_AXI_BREADY => M0_AXI_BREADY,
      M0_AXI_BRESP(1 downto 0) => M0_AXI_BRESP(1 downto 0),
      M0_AXI_BVALID => M0_AXI_BVALID,
      M0_AXI_RDATA(31 downto 0) => M0_AXI_RDATA(31 downto 0),
      M0_AXI_RLAST => M0_AXI_RLAST,
      M0_AXI_RREADY => M0_AXI_RREADY,
      M0_AXI_RVALID => M0_AXI_RVALID,
      M_AXI_ARVALID_I_reg => M_AXI_ARVALID_I_reg,
      \M_AXI_WDATA_reg[31]\(31 downto 0) => \M_AXI_WDATA_reg[31]\(31 downto 0),
      \M_AXI_WSTRB_reg[3]\(3 downto 0) => \M_AXI_WSTRB_reg[3]\(3 downto 0),
      \Not_Using_XPM.Using_BRAM.Native.Using_B36_Sx.The_BRAMs[1].RAMB36_I1\(17 downto 0) => A_Vec(17 downto 0),
      \Not_Using_XPM.Using_BRAM.Native.Using_B36_Sx.The_BRAMs[3].RAMB36_I1\ => \Gen_Block[0].UD_n_20\,
      \Not_Using_XPM.Using_BRAM.Native.Using_B36_Sx.The_BRAMs[3].RAMB36_I1_0\(31 downto 0) => update_data_new_word(31 downto 0),
      \Not_Using_XPM.Using_BRAM.Native.Using_B36_Sx.The_BRAMs[3].RAMB36_I1_1\ => \Gen_Block[0].UD_n_199\,
      \Not_Using_XPM.Using_BRAM.Native.Using_B36_Sx.The_BRAMs[3].RAMB36_I1_2\(31 downto 0) => fit_vec(31 downto 0),
      \Not_Using_XPM.Using_BRAM.Native.Using_B36_Sx.The_BRAMs[3].RAMB36_I1_3\(31) => \Gen_Block[0].Gen_Set_Data[0].DATA_n_32\,
      \Not_Using_XPM.Using_BRAM.Native.Using_B36_Sx.The_BRAMs[3].RAMB36_I1_3\(30) => \Gen_Block[0].Gen_Set_Data[0].DATA_n_33\,
      \Not_Using_XPM.Using_BRAM.Native.Using_B36_Sx.The_BRAMs[3].RAMB36_I1_3\(29) => \Gen_Block[0].Gen_Set_Data[0].DATA_n_34\,
      \Not_Using_XPM.Using_BRAM.Native.Using_B36_Sx.The_BRAMs[3].RAMB36_I1_3\(28) => \Gen_Block[0].Gen_Set_Data[0].DATA_n_35\,
      \Not_Using_XPM.Using_BRAM.Native.Using_B36_Sx.The_BRAMs[3].RAMB36_I1_3\(27) => \Gen_Block[0].Gen_Set_Data[0].DATA_n_36\,
      \Not_Using_XPM.Using_BRAM.Native.Using_B36_Sx.The_BRAMs[3].RAMB36_I1_3\(26) => \Gen_Block[0].Gen_Set_Data[0].DATA_n_37\,
      \Not_Using_XPM.Using_BRAM.Native.Using_B36_Sx.The_BRAMs[3].RAMB36_I1_3\(25) => \Gen_Block[0].Gen_Set_Data[0].DATA_n_38\,
      \Not_Using_XPM.Using_BRAM.Native.Using_B36_Sx.The_BRAMs[3].RAMB36_I1_3\(24) => \Gen_Block[0].Gen_Set_Data[0].DATA_n_39\,
      \Not_Using_XPM.Using_BRAM.Native.Using_B36_Sx.The_BRAMs[3].RAMB36_I1_3\(23) => \Gen_Block[0].Gen_Set_Data[0].DATA_n_40\,
      \Not_Using_XPM.Using_BRAM.Native.Using_B36_Sx.The_BRAMs[3].RAMB36_I1_3\(22) => \Gen_Block[0].Gen_Set_Data[0].DATA_n_41\,
      \Not_Using_XPM.Using_BRAM.Native.Using_B36_Sx.The_BRAMs[3].RAMB36_I1_3\(21) => \Gen_Block[0].Gen_Set_Data[0].DATA_n_42\,
      \Not_Using_XPM.Using_BRAM.Native.Using_B36_Sx.The_BRAMs[3].RAMB36_I1_3\(20) => \Gen_Block[0].Gen_Set_Data[0].DATA_n_43\,
      \Not_Using_XPM.Using_BRAM.Native.Using_B36_Sx.The_BRAMs[3].RAMB36_I1_3\(19) => \Gen_Block[0].Gen_Set_Data[0].DATA_n_44\,
      \Not_Using_XPM.Using_BRAM.Native.Using_B36_Sx.The_BRAMs[3].RAMB36_I1_3\(18) => \Gen_Block[0].Gen_Set_Data[0].DATA_n_45\,
      \Not_Using_XPM.Using_BRAM.Native.Using_B36_Sx.The_BRAMs[3].RAMB36_I1_3\(17) => \Gen_Block[0].Gen_Set_Data[0].DATA_n_46\,
      \Not_Using_XPM.Using_BRAM.Native.Using_B36_Sx.The_BRAMs[3].RAMB36_I1_3\(16) => \Gen_Block[0].Gen_Set_Data[0].DATA_n_47\,
      \Not_Using_XPM.Using_BRAM.Native.Using_B36_Sx.The_BRAMs[3].RAMB36_I1_3\(15) => \Gen_Block[0].Gen_Set_Data[0].DATA_n_48\,
      \Not_Using_XPM.Using_BRAM.Native.Using_B36_Sx.The_BRAMs[3].RAMB36_I1_3\(14) => \Gen_Block[0].Gen_Set_Data[0].DATA_n_49\,
      \Not_Using_XPM.Using_BRAM.Native.Using_B36_Sx.The_BRAMs[3].RAMB36_I1_3\(13) => \Gen_Block[0].Gen_Set_Data[0].DATA_n_50\,
      \Not_Using_XPM.Using_BRAM.Native.Using_B36_Sx.The_BRAMs[3].RAMB36_I1_3\(12) => \Gen_Block[0].Gen_Set_Data[0].DATA_n_51\,
      \Not_Using_XPM.Using_BRAM.Native.Using_B36_Sx.The_BRAMs[3].RAMB36_I1_3\(11) => \Gen_Block[0].Gen_Set_Data[0].DATA_n_52\,
      \Not_Using_XPM.Using_BRAM.Native.Using_B36_Sx.The_BRAMs[3].RAMB36_I1_3\(10) => \Gen_Block[0].Gen_Set_Data[0].DATA_n_53\,
      \Not_Using_XPM.Using_BRAM.Native.Using_B36_Sx.The_BRAMs[3].RAMB36_I1_3\(9) => \Gen_Block[0].Gen_Set_Data[0].DATA_n_54\,
      \Not_Using_XPM.Using_BRAM.Native.Using_B36_Sx.The_BRAMs[3].RAMB36_I1_3\(8) => \Gen_Block[0].Gen_Set_Data[0].DATA_n_55\,
      \Not_Using_XPM.Using_BRAM.Native.Using_B36_Sx.The_BRAMs[3].RAMB36_I1_3\(7) => \Gen_Block[0].Gen_Set_Data[0].DATA_n_56\,
      \Not_Using_XPM.Using_BRAM.Native.Using_B36_Sx.The_BRAMs[3].RAMB36_I1_3\(6) => \Gen_Block[0].Gen_Set_Data[0].DATA_n_57\,
      \Not_Using_XPM.Using_BRAM.Native.Using_B36_Sx.The_BRAMs[3].RAMB36_I1_3\(5) => \Gen_Block[0].Gen_Set_Data[0].DATA_n_58\,
      \Not_Using_XPM.Using_BRAM.Native.Using_B36_Sx.The_BRAMs[3].RAMB36_I1_3\(4) => \Gen_Block[0].Gen_Set_Data[0].DATA_n_59\,
      \Not_Using_XPM.Using_BRAM.Native.Using_B36_Sx.The_BRAMs[3].RAMB36_I1_3\(3) => \Gen_Block[0].Gen_Set_Data[0].DATA_n_60\,
      \Not_Using_XPM.Using_BRAM.Native.Using_B36_Sx.The_BRAMs[3].RAMB36_I1_3\(2) => \Gen_Block[0].Gen_Set_Data[0].DATA_n_61\,
      \Not_Using_XPM.Using_BRAM.Native.Using_B36_Sx.The_BRAMs[3].RAMB36_I1_3\(1) => \Gen_Block[0].Gen_Set_Data[0].DATA_n_62\,
      \Not_Using_XPM.Using_BRAM.Native.Using_B36_Sx.The_BRAMs[3].RAMB36_I1_3\(0) => \Gen_Block[0].Gen_Set_Data[0].DATA_n_63\,
      O => \Gen_Block[0].UD_n_198\,
      Q => ARESET_I,
      S => \UD_TagWrite_Or_Inst2/S\,
      S_1 => S_1,
      S_2 => \UD_TagWrite_Or_Inst3/S\,
      \S_AXI_BID_reg[0]\ => \S_AXI_BID_reg[0]\,
      \S_AXI_BRESP_reg[0]\ => \S_AXI_BRESP_reg[0]\,
      \S_AXI_BRESP_reg[1]\ => \S_AXI_BRESP_reg[1]\,
      \The_Bit[0].Using_FPGA.Using_Reset.FDS_Inst\ => \^update_need_aw\,
      \The_Bit[0].Using_FPGA.Using_Reset.FDS_Inst_0\ => \^update_need_ar\,
      \The_Compare[0].sel_reg\ => \UD_TagConf_Compare_Inst1/The_Compare[0].sel_reg\,
      \The_Compare[0].sel_reg_3\ => \Gen_Set_Tag[0].UD_Tag_Compare_Inst1/The_Compare[0].sel_reg\,
      \The_Compare[0].sel_reg_6\ => \Gen_Set_Tag[1].UD_Tag_Compare_Inst1/The_Compare[0].sel_reg\,
      \The_Compare[2].sel_reg\ => \UD_TagConf_Compare_Inst1/The_Compare[2].sel_reg\,
      \The_Compare[2].sel_reg_5\ => \Gen_Set_Tag[0].UD_Tag_Compare_Inst1/The_Compare[2].sel_reg\,
      \The_Compare[2].sel_reg_8\ => \Gen_Set_Tag[1].UD_Tag_Compare_Inst1/The_Compare[2].sel_reg\,
      \The_Compare[3].sel_reg\ => \Gen_Set_Tag[0].UD_Tag_Compare_Inst1/The_Compare[3].sel_reg\,
      \The_Compare[3].sel_reg_9\ => \Gen_Set_Tag[1].UD_Tag_Compare_Inst1/The_Compare[3].sel_reg\,
      \The_Compare[4].sel_reg\ => \Gen_Set_Tag[0].UD_Tag_Compare_Inst1/The_Compare[4].sel_reg\,
      \The_Compare[4].sel_reg_10\ => \Gen_Set_Tag[1].UD_Tag_Compare_Inst1/The_Compare[4].sel_reg\,
      \The_Compare[5].sel_reg\ => \Gen_Set_Tag[0].UD_Tag_Compare_Inst1/The_Compare[5].sel_reg\,
      \The_Compare[5].sel_reg_11\ => \Gen_Set_Tag[1].UD_Tag_Compare_Inst1/The_Compare[5].sel_reg\,
      \Use_FPGA.Almost_Empty_Inst\ => \read_req_info[0][Valid]\,
      \Use_FPGA.Almost_Full_Inst\ => \Use_FPGA.Almost_Full_Inst\,
      \Use_FPGA.Almost_Full_Inst_0\ => \Use_FPGA.Almost_Full_Inst_0\,
      \Use_FPGA.Cnt_Bit_Gen[4].FDS_Inst\ => \Use_FPGA.Cnt_Bit_Gen[4].FDS_Inst\,
      \Use_FPGA.Empty_Inst\ => \Use_FPGA.Empty_Inst\,
      \Use_FPGA.Empty_Inst_0\ => \Use_FPGA.Empty_Inst_0\,
      \Use_FPGA.Empty_Inst_1\ => \Use_FPGA.Empty_Inst_1\,
      \Use_FPGA.Full_Inst\ => \^ri_fifo_full\,
      \Use_FPGA.Full_Inst_0\ => update_done_ar_i_1_n_0,
      \Use_FPGA.Full_Inst_1\ => update_done_evict_i_1_n_0,
      \Use_FPGA.Full_Inst_2\ => update_done_bs_i_1_n_0,
      WEB(1 downto 0) => update_tag_we(1 downto 0),
      \access_data_info[0,0][Last]\ => \access_data_info[0,0][Last]\,
      \access_data_info[0,1][Last]\ => \access_data_info[0,1][Last]\,
      access_valid => access_valid,
      aw_fifo_full => aw_fifo_full,
      backend_rd_data_pop => backend_rd_data_pop,
      bs_fifo_full => bs_fifo_full,
      \bs_fifo_mem_reg[0][Src][0]_0\ => \Gen_Block[0].LU_n_229\,
      \bs_fifo_mem_reg[0][Src][1]_0\ => \Gen_Block[0].LU_n_133\,
      e_fifo_full => e_fifo_full,
      \in\ => update_wma_last,
      lookup_offset_first => lookup_offset_first,
      \lookup_offset_len_cnt_reg[3]\ => \Gen_Block[0].UD_n_165\,
      lookup_push_write_miss => lookup_push_write_miss,
      \lookup_read_data_info[0,0][Valid]\ => \^lookup_read_data_info[0,0][valid]\,
      \lookup_read_data_info[0,1][Valid]\ => \^lookup_read_data_info[0,1][valid]\,
      lookup_wm_allocate => lookup_wm_allocate,
      lookup_wm_allow_write => lookup_wm_allow_write,
      lookup_wm_evict => lookup_wm_evict,
      lookup_wm_will_use => lookup_wm_will_use,
      lopt => lopt,
      lopt_1 => lopt_1,
      lopt_2 => lopt_2,
      lopt_3 => lopt_3,
      lopt_4 => lopt_4,
      \lu_check_info_reg[Addr][5]\(5 downto 0) => lookup_stall_addr(5 downto 0),
      \lu_check_info_reg[Addr_Stp][5]\(5 downto 0) => lookup_wm_stp_bits(5 downto 0),
      \lu_check_info_reg[Addr_Use][5]\(5 downto 0) => lookup_wm_use_bits(5 downto 0),
      \lu_check_info_reg[Kind]\ => \Gen_Block[0].LU_n_18\,
      \lu_check_info_reg[Port_Num][0]\ => \^update_info_reg[port_num][0]\,
      \lu_check_tag_hit_reg[0]\ => \Gen_Block[0].UD_n_157\,
      \lu_check_tag_hit_reg[1]\ => \Gen_Block[0].UD_n_158\,
      \lu_check_valid_bits_reg[1]\(1) => A35_out,
      \lu_check_valid_bits_reg[1]\(0) => A33_out,
      \lu_check_valid_bits_reg[1]_0\ => \Gen_Block[0].UD_n_153\,
      \lu_check_valid_bits_reg[1]_1\(1 downto 0) => \update_release_tag[Addr]\(10 downto 9),
      \lu_mem_info_reg[Addr][10]\ => \Gen_Block[0].LU_n_265\,
      \lu_mem_info_reg[Addr][11]\(3) => \^lu_check_tag_addr_reg[11]\(5),
      \lu_mem_info_reg[Addr][11]\(2 downto 0) => \^lu_check_tag_addr_reg[11]\(2 downto 0),
      lu_mem_releasing_lock(1 downto 0) => lu_mem_releasing_lock(1 downto 0),
      lu_mem_removed_way_hold(1 downto 0) => lu_mem_removed_way_hold(1 downto 0),
      lud_mem_conflict => lud_mem_conflict,
      lud_mem_waiting_for_pipe_reg => \Gen_Block[0].LU_n_60\,
      \lud_reg_valid_one_hot_reg[0]\ => \lud_reg_valid_one_hot_reg[0]\,
      \lud_reg_valid_one_hot_reg[1]\ => \lud_reg_valid_one_hot_reg[1]\,
      need_to_stall_write_reg => need_to_stall_write_reg_0,
      need_to_stall_write_reg_0 => need_to_stall_write_reg_1,
      p_138_in => p_138_in,
      p_1_in3_in => p_1_in3_in,
      p_2_in => p_2_in,
      p_3_in => p_3_in,
      pending_write_is_1 => pending_write_is_1,
      pending_write_is_1_reg => pending_write_is_1_reg,
      \pending_write_reg[4]\ => update_done_aw,
      queue_full => queue_full,
      queue_push => queue_push,
      queue_push120_out => queue_push120_out,
      queue_push29_out => queue_push29_out,
      r_miss_fifo_full => r_miss_fifo_full,
      r_miss_fifo_full_8 => r_miss_fifo_full_8,
      \read_data_status[0,0][Hit_Full]\ => \read_data_status[0,0][Hit_Full]\,
      \read_data_status[0,1][Hit_Full]\ => \read_data_status[0,1][Hit_Full]\,
      ri_allocate => ri_allocate,
      \ri_port_reg[0]_0\ => \Gen_Block[0].UD_n_19\,
      ri_way => ri_way,
      \ri_way_reg[0]_0\ => \update_cur_tag_rd_way[0]_i_1_n_0\,
      sel => need_to_stall_write_reg,
      ud_new_tag_valid2 => ud_new_tag_valid2,
      update_cur_tag_rd_way => update_cur_tag_rd_way,
      update_data_we => update_data_we,
      update_done_ar_reg_0 => \^update_done_ar\,
      update_done_bs => update_done_bs,
      update_done_evict => update_done_evict,
      update_done_tag_write_reg_0 => \Gen_Block[0].UD_n_53\,
      update_done_tag_write_reg_1 => update_readback_available_i_1_n_0,
      update_ext_bresp_any => update_ext_bresp_any,
      \update_info[Allocate]\ => \update_info[Allocate]\,
      \update_info[Early]\ => \update_info[Early]\,
      \update_info[Internal_Cmd]\ => \update_info[Internal_Cmd]\,
      \update_info[Kind]\ => \update_info[Kind]\,
      \update_info[Wr]\ => \update_info[Wr]\,
      \update_info_reg[Addr][31]\(31 downto 2) => \^in\(31 downto 2),
      \update_info_reg[Addr][31]\(1 downto 0) => \update_info[Addr]\(1 downto 0),
      \update_info_reg[Addr_Stp][5]\(5 downto 0) => \update_info[Addr_Stp]\(5 downto 0),
      \update_info_reg[Addr_Use][5]\(5 downto 0) => \update_info[Addr_Use]\(5 downto 0),
      \update_info_reg[Allocate]\ => \Gen_Block[0].LU_n_279\,
      \update_info_reg[Len][7]\(7 downto 0) => \update_info[Len]\(7 downto 0),
      \update_info_reg[Port_Num][0]\ => \ri_hot_port[0]_i_1_n_0\,
      update_lock_release => update_lock_release,
      update_miss => update_miss,
      update_need_bs => update_need_bs,
      update_need_tag_write => update_need_tag_write,
      update_piperun => update_piperun,
      \update_read_data_info[0,0][Last]\ => \update_read_data_info[0,0][Last]\,
      \update_read_data_info[0,0][Valid]\ => \update_read_data_info[0,0][Valid]\,
      \update_read_data_info[0,1][Valid]\ => \update_read_data_info[0,1][Valid]\,
      update_read_miss => update_read_miss,
      update_read_miss_ongoing_reg_0 => update_read_miss_ongoing_i_1_n_0,
      update_read_miss_start => update_read_miss_start,
      update_readback_available => update_readback_available,
      update_readback_possible => update_readback_possible,
      \update_release_tag[Valid]\ => \update_release_tag[Valid]\,
      update_rm_alloc_ongoing => update_rm_alloc_ongoing,
      update_rm_alloc_ongoing_reg_0 => \Gen_Block[0].UD_n_35\,
      update_rm_alloc_ongoing_reg_1 => update_rm_alloc_ongoing_i_1_n_0,
      update_tag_conflict => update_tag_conflict,
      update_valid => update_valid,
      update_way => update_way,
      \update_wma_data_reg[24]_0\ => wm_allow,
      update_wma_data_valid => update_wma_data_valid,
      update_word_cnt_en => update_word_cnt_en,
      update_word_cnt_last => update_word_cnt_last,
      update_wr_miss_rs_last => update_wr_miss_rs_last,
      \update_wr_offset_cnt_reg[0]_0\ => \Gen_Block[0].UD_n_40\,
      update_write_miss_busy(1 downto 0) => update_write_miss_busy(1 downto 0),
      update_write_miss_full => update_write_miss_full,
      update_write_miss_ongoing_reg_0 => \^wm_port\,
      \wr_port_data_info_reg[0][BE][0]\ => \wr_port_data_info_reg[0][BE][0]\,
      \wr_port_data_info_reg[0][BE][3]\(3 downto 0) => \wr_port_data_info_reg[0][BE][3]\(3 downto 0),
      \wr_port_data_info_reg[0][BE][3]_0\(3 downto 0) => \wr_port_data_info_reg[0][BE][3]_0\(3 downto 0),
      \wr_port_data_info_reg[0][Data][31]\(31 downto 0) => D(31 downto 0),
      wr_port_data_last_i_reg => update_wma_last_i_1_n_0,
      wr_port_data_valid_i_reg => wr_port_data_valid_i_reg_0,
      write_data_almost_full => write_data_almost_full,
      write_data_full => write_data_full,
      \write_data_info[0][Last]\ => \write_data_info[0][Last]\,
      \write_data_info[0][Valid]\ => \write_data_info[0][Valid]\,
      \write_req_info[0][Internal]\ => \write_req_info[0][Internal]\,
      \write_req_info[0][Port_Num]\(0) => \write_req_info[0][Port_Num]\(0)
    );
\ri_hot_port[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \Gen_Block[0].UD_n_19\,
      O => \ri_hot_port[0]_i_1_n_0\
    );
\update_cur_tag_rd_way[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ri_way,
      I1 => update_readback_possible,
      I2 => update_cur_tag_rd_way,
      O => \update_cur_tag_rd_way[0]_i_1_n_0\
    );
update_done_ar_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF10"
    )
        port map (
      I0 => \^ri_fifo_full\,
      I1 => queue_full,
      I2 => \^update_need_ar\,
      I3 => \^update_done_ar\,
      O => update_done_ar_i_1_n_0
    );
update_done_bs_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F4"
    )
        port map (
      I0 => bs_fifo_full,
      I1 => update_need_bs,
      I2 => update_done_bs,
      O => update_done_bs_i_1_n_0
    );
update_done_evict_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F4"
    )
        port map (
      I0 => e_fifo_full,
      I1 => \write_req_info[0][Internal]\,
      I2 => update_done_evict,
      O => update_done_evict_i_1_n_0
    );
update_read_miss_ongoing_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000002ECCEECC"
    )
        port map (
      I0 => update_read_miss_start,
      I1 => \Gen_Block[0].UD_n_30\,
      I2 => update_word_cnt_last,
      I3 => update_word_cnt_en,
      I4 => update_data_we,
      I5 => ARESET_I,
      O => update_read_miss_ongoing_i_1_n_0
    );
update_readback_available_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFFF0000EFFFCCCC"
    )
        port map (
      I0 => \Gen_Block[0].UD_n_53\,
      I1 => update_readback_available,
      I2 => update_need_tag_write,
      I3 => update_valid,
      I4 => \Gen_Block[0].UD_n_32\,
      I5 => backend_rd_data_pop,
      O => update_readback_available_i_1_n_0
    );
update_rm_alloc_ongoing_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000EA2A"
    )
        port map (
      I0 => \Gen_Block[0].UD_n_35\,
      I1 => update_read_miss_start,
      I2 => update_word_cnt_en,
      I3 => ri_allocate,
      I4 => update_rm_alloc_ongoing,
      O => update_rm_alloc_ongoing_i_1_n_0
    );
update_wma_last_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E200FFFFE2000000"
    )
        port map (
      I0 => \access_data_info[0,0][Last]\,
      I1 => \^wm_port\,
      I2 => \access_data_info[0,1][Last]\,
      I3 => \Gen_Block[0].UD_n_40\,
      I4 => update_wma_data_valid,
      I5 => update_wma_last,
      O => update_wma_last_i_1_n_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_system_cache_0_0_sc_crossbar is
  port (
    \write_seq_id_reg[6]\ : out STD_LOGIC;
    aw_fifo_empty : out STD_LOGIC;
    write_data_almost_full : out STD_LOGIC;
    write_data_full : out STD_LOGIC;
    addr : out STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_WVALID_I_reg : out STD_LOGIC;
    \Use_FPGA.Full_Inst\ : out STD_LOGIC;
    \read_req_ordered_info[0][Kind]\ : out STD_LOGIC;
    \read_req_ordered_info[0][Prot]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \write_req_ordered_info[0][Kind]\ : out STD_LOGIC;
    \write_req_ordered_info[0][Prot]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \write_data_ordered_info[0][Last]\ : out STD_LOGIC;
    \write_seq_id_reg[6]_0\ : out STD_LOGIC;
    pending_write_is_1 : out STD_LOGIC;
    update_done_aw_reg : out STD_LOGIC;
    M_AXI_ARVALID_I : out STD_LOGIC;
    \Use_FPGA.Almost_Full_Inst\ : out STD_LOGIC;
    \out\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \M_AXI_ARLEN_reg[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \M_AXI_ARSIZE_reg[2]\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \M_AXI_AWADDR_reg[31]\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \M_AXI_AWLEN_reg[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \M_AXI_AWSIZE_reg[1]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \M_AXI_WSTRB_reg[3]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \M_AXI_WDATA_reg[31]\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    ACLK : in STD_LOGIC;
    ARESET : in STD_LOGIC;
    M_AXI_AWVALID_I : in STD_LOGIC;
    queue_push : in STD_LOGIC;
    M_AXI_ARVALID_I_reg : in STD_LOGIC;
    queue_push29_out : in STD_LOGIC;
    \Use_FPGA.Full_Inst_0\ : in STD_LOGIC;
    S : in STD_LOGIC;
    \read_req_info[0][Kind]\ : in STD_LOGIC;
    \update_info_reg[Kind]\ : in STD_LOGIC;
    \write_data_info[0][Last]\ : in STD_LOGIC;
    \write_req_info[0][Line_Only]\ : in STD_LOGIC;
    update_need_aw : in STD_LOGIC;
    update_done_aw : in STD_LOGIC;
    \read_req_info[0][Valid]\ : in STD_LOGIC;
    ri_fifo_full : in STD_LOGIC;
    update_done_ar : in STD_LOGIC;
    update_need_ar : in STD_LOGIC;
    \Use_FPGA.Full_Inst_1\ : in STD_LOGIC;
    M0_AXI_AWREADY : in STD_LOGIC;
    M_AXI_AWVALID_I_reg : in STD_LOGIC;
    M_AXI_ARVALID_I_reg_0 : in STD_LOGIC;
    M0_AXI_ARREADY : in STD_LOGIC;
    \Use_FPGA.Full_Inst_2\ : in STD_LOGIC;
    \Use_FPGA.Cnt_Bit_Gen[3].FDS_Inst\ : in STD_LOGIC;
    M_AXI_WVALID_I_reg_0 : in STD_LOGIC;
    M0_AXI_WREADY : in STD_LOGIC;
    \write_data_info[0][Valid]\ : in STD_LOGIC;
    \The_Bit[0].Using_FPGA.Using_Reset.FDS_Inst\ : in STD_LOGIC;
    \in\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \update_info_reg[Len][7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \update_info_reg[Size][2]\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \update_info_reg[Evict]\ : in STD_LOGIC_VECTOR ( 23 downto 0 );
    \update_info_reg[Len][7]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \The_Bit[0].Using_FPGA.Using_Reset.FDS_Inst_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    update_evict_busy_reg : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \Not_Using_XPM.Using_BRAM.Native.Using_B36_Sx.The_BRAMs[3].RAMB36_I1\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_system_cache_0_0_sc_crossbar : entity is "sc_crossbar";
end design_1_system_cache_0_0_sc_crossbar;

architecture STRUCTURE of design_1_system_cache_0_0_sc_crossbar is
begin
\Gen_Master_Ports[0].TransOrd\: entity work.design_1_system_cache_0_0_sc_transaction_ordering
     port map (
      A(0) => addr(0),
      ACLK => ACLK,
      ARESET => ARESET,
      E(0) => E(0),
      M0_AXI_ARREADY => M0_AXI_ARREADY,
      M0_AXI_AWREADY => M0_AXI_AWREADY,
      M0_AXI_WREADY => M0_AXI_WREADY,
      \M_AXI_ARLEN_reg[7]\(7 downto 0) => \M_AXI_ARLEN_reg[7]\(7 downto 0),
      \M_AXI_ARSIZE_reg[2]\(2 downto 0) => \M_AXI_ARSIZE_reg[2]\(2 downto 0),
      M_AXI_ARVALID_I => M_AXI_ARVALID_I,
      M_AXI_ARVALID_I_reg => M_AXI_ARVALID_I_reg,
      M_AXI_ARVALID_I_reg_0 => M_AXI_ARVALID_I_reg_0,
      \M_AXI_AWADDR_reg[31]\(31 downto 0) => \M_AXI_AWADDR_reg[31]\(31 downto 0),
      \M_AXI_AWLEN_reg[7]\(7 downto 0) => \M_AXI_AWLEN_reg[7]\(7 downto 0),
      \M_AXI_AWSIZE_reg[1]\(1 downto 0) => \M_AXI_AWSIZE_reg[1]\(1 downto 0),
      M_AXI_AWVALID_I => M_AXI_AWVALID_I,
      M_AXI_AWVALID_I_reg => M_AXI_AWVALID_I_reg,
      \M_AXI_WDATA_reg[31]\(31 downto 0) => \M_AXI_WDATA_reg[31]\(31 downto 0),
      \M_AXI_WSTRB_reg[3]\(3 downto 0) => \M_AXI_WSTRB_reg[3]\(3 downto 0),
      M_AXI_WVALID_I_reg => M_AXI_WVALID_I_reg,
      M_AXI_WVALID_I_reg_0 => M_AXI_WVALID_I_reg_0,
      \Not_Using_XPM.Using_BRAM.Native.Using_B36_Sx.The_BRAMs[3].RAMB36_I1\(31 downto 0) => \Not_Using_XPM.Using_BRAM.Native.Using_B36_Sx.The_BRAMs[3].RAMB36_I1\(31 downto 0),
      S => S,
      \The_Bit[0].Using_FPGA.Using_Reset.FDS_Inst\ => \The_Bit[0].Using_FPGA.Using_Reset.FDS_Inst\,
      \The_Bit[0].Using_FPGA.Using_Reset.FDS_Inst_0\(1 downto 0) => \The_Bit[0].Using_FPGA.Using_Reset.FDS_Inst_0\(1 downto 0),
      \Use_FPGA.Almost_Full_Inst\ => \Use_FPGA.Almost_Full_Inst\,
      \Use_FPGA.Cnt_Bit_Gen[3].FDS_Inst\ => \Use_FPGA.Cnt_Bit_Gen[3].FDS_Inst\,
      \Use_FPGA.Full_Inst\ => aw_fifo_empty,
      \Use_FPGA.Full_Inst_0\ => \Use_FPGA.Full_Inst\,
      \Use_FPGA.Full_Inst_1\ => \Use_FPGA.Full_Inst_0\,
      \Use_FPGA.Full_Inst_2\ => \Use_FPGA.Full_Inst_1\,
      \Use_FPGA.Full_Inst_3\ => \Use_FPGA.Full_Inst_2\,
      \in\(31 downto 0) => \in\(31 downto 0),
      \out\(31 downto 0) => \out\(31 downto 0),
      pending_write_is_1 => pending_write_is_1,
      queue_push => queue_push,
      queue_push29_out => queue_push29_out,
      \read_req_info[0][Kind]\ => \read_req_info[0][Kind]\,
      \read_req_info[0][Valid]\ => \read_req_info[0][Valid]\,
      \read_req_ordered_info[0][Kind]\ => \read_req_ordered_info[0][Kind]\,
      \read_req_ordered_info[0][Prot]\(0) => \read_req_ordered_info[0][Prot]\(0),
      ri_fifo_full => ri_fifo_full,
      update_done_ar => update_done_ar,
      update_done_aw => update_done_aw,
      update_done_aw_reg => update_done_aw_reg,
      update_evict_busy_reg(3 downto 0) => update_evict_busy_reg(3 downto 0),
      \update_info_reg[Evict]\(23 downto 0) => \update_info_reg[Evict]\(23 downto 0),
      \update_info_reg[Kind]\ => \update_info_reg[Kind]\,
      \update_info_reg[Len][7]\(7 downto 0) => \update_info_reg[Len][7]\(7 downto 0),
      \update_info_reg[Len][7]_0\(7 downto 0) => \update_info_reg[Len][7]_0\(7 downto 0),
      \update_info_reg[Size][2]\(2 downto 0) => \update_info_reg[Size][2]\(2 downto 0),
      update_need_ar => update_need_ar,
      update_need_aw => update_need_aw,
      write_data_almost_full => write_data_almost_full,
      write_data_full => write_data_full,
      \write_data_info[0][Last]\ => \write_data_info[0][Last]\,
      \write_data_info[0][Valid]\ => \write_data_info[0][Valid]\,
      \write_data_ordered_info[0][Last]\ => \write_data_ordered_info[0][Last]\,
      \write_req_info[0][Line_Only]\ => \write_req_info[0][Line_Only]\,
      \write_req_ordered_info[0][Kind]\ => \write_req_ordered_info[0][Kind]\,
      \write_req_ordered_info[0][Prot]\(0) => \write_req_ordered_info[0][Prot]\(0),
      \write_seq_id_reg[6]_0\ => \write_seq_id_reg[6]\,
      \write_seq_id_reg[6]_1\ => \write_seq_id_reg[6]_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_system_cache_0_0_sc_s_axi_opt_interface is
  port (
    wr_port_data_valid_i_reg_0 : out STD_LOGIC;
    \read_info_status[0,0][Almost_Full]\ : out STD_LOGIC;
    \read_info_status[0,0][Full]\ : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    read_req_ready : out STD_LOGIC;
    \r_hit_write_fifo_addr_reg[3]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \r_hit_write_fifo_addr_reg[3]_0\ : out STD_LOGIC;
    \Use_Rd_Ctrl_Pipeline.r_read_fifo_addr_reg[3]\ : out STD_LOGIC;
    \r_miss_fifo_len_reg[3]\ : out STD_LOGIC;
    r_push_safe : out STD_LOGIC;
    queue_full : out STD_LOGIC;
    S0_AXI_RID : out STD_LOGIC_VECTOR ( 0 to 0 );
    rip_last : out STD_LOGIC;
    S0_AXI_BID : out STD_LOGIC_VECTOR ( 0 to 0 );
    \access_data_info[0,0][Last]\ : out STD_LOGIC;
    S0_AXI_RVALID : out STD_LOGIC;
    S0_AXI_BVALID : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 3 downto 0 );
    r_miss_full_fifo_addr : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S0_AXI_ARREADY : out STD_LOGIC;
    \rd_port_access[0][Valid]\ : out STD_LOGIC;
    S0_AXI_WREADY : out STD_LOGIC;
    \Use_Rd_Ctrl_Pipeline.r_read_fifo_addr_reg[2]\ : out STD_LOGIC;
    \Use_Rd_Ctrl_Pipeline.r_read_fifo_addr_reg[0]\ : out STD_LOGIC;
    r_read_fifo_addr : out STD_LOGIC_VECTOR ( 1 downto 0 );
    r_write_fifo_addr : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \update_wma_strb_reg[0]\ : out STD_LOGIC;
    \update_wma_data_reg[24]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    p_1_in3_in : out STD_LOGIC;
    p_2_in : out STD_LOGIC;
    p_3_in : out STD_LOGIC;
    lud_addr_pipeline_full0 : out STD_LOGIC;
    \The_Compare[0].sel_reg\ : out STD_LOGIC;
    \update_rd_offset_cnt_reg[0]\ : out STD_LOGIC;
    new_read_data_resp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \Use_Reg_Ctrl.queue_exist_i_reg\ : out STD_LOGIC;
    \arb_prohibit_quick_reg[0]\ : out STD_LOGIC;
    S0_AXI_BRESP : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \update_wma_data_reg[31]\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    ACLK : in STD_LOGIC;
    ARESET : in STD_LOGIC;
    S0_AXI_WVALID : in STD_LOGIC;
    S_8 : in STD_LOGIC;
    \lookup_read_data_new[0,0][Valid]\ : in STD_LOGIC;
    S0_AXI_RREADY : in STD_LOGIC;
    \lookup_read_data_info[0,0][Valid]\ : in STD_LOGIC;
    \update_read_data_info[0,0][Valid]\ : in STD_LOGIC;
    S0_AXI_ARID : in STD_LOGIC_VECTOR ( 0 to 0 );
    \lookup_read_data_new[0,0][Hit]\ : in STD_LOGIC;
    queue_push9_out : in STD_LOGIC;
    \arbiter_bp_push_prt[0][Valid]\ : in STD_LOGIC;
    \arbiter_bp_push_prt[0][Early]\ : in STD_LOGIC;
    \arbiter_bp_push_prt[0][Barrier]\ : in STD_LOGIC;
    S0_AXI_AWID : in STD_LOGIC_VECTOR ( 0 to 0 );
    S0_AXI_WLAST : in STD_LOGIC;
    \lu_check_info_reg[Port_Num][0]\ : in STD_LOGIC;
    S0_AXI_AWVALID : in STD_LOGIC;
    \Gen_Port_Ready[0].Use_Slow_Port.Wr_FF_Inst\ : in STD_LOGIC;
    \Gen_Port_Ready[0].Use_Slow_Port.Rd_FF_Inst\ : in STD_LOGIC;
    S0_AXI_ARVALID : in STD_LOGIC;
    r_hit_last : in STD_LOGIC;
    r_miss_last : in STD_LOGIC;
    \bs_port_num_reg[0]\ : in STD_LOGIC;
    update_ext_bresp_any : in STD_LOGIC;
    S0_AXI_BREADY : in STD_LOGIC;
    wm_port : in STD_LOGIC;
    \wr_port_data_info_reg[0][BE][3]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    wm_allow : in STD_LOGIC;
    \Use_FPGA_Flag_Hit.Full_Inst\ : in STD_LOGIC;
    lud_addr_pipeline_full : in STD_LOGIC;
    lud_reg_valid_reg : in STD_LOGIC;
    p_57_in : in STD_LOGIC;
    \lud_mem_port_one_hot_reg[1]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Use_Rd_Ctrl_Pipeline.ri_hit_reg\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Use_FPGA_Flag_Hit.Full_Inst_0\ : in STD_LOGIC;
    \lu_check_info_reg[Port_Num][0]_0\ : in STD_LOGIC;
    lud_reg_valid_reg_0 : in STD_LOGIC;
    lud_reg_port_num : in STD_LOGIC;
    \read_data_status[0,1][Hit_Almost_Full]\ : in STD_LOGIC;
    M0_AXI_RRESP : in STD_LOGIC_VECTOR ( 1 downto 0 );
    rd_port_ready_cmb_0 : in STD_LOGIC;
    access_piperun : in STD_LOGIC;
    S0_AXI_WSTRB : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S0_AXI_WDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \bs_src_reg[0]\ : in STD_LOGIC;
    \bs_src_reg[0]_0\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_system_cache_0_0_sc_s_axi_opt_interface : entity is "sc_s_axi_opt_interface";
end design_1_system_cache_0_0_sc_s_axi_opt_interface;

architecture STRUCTURE of design_1_system_cache_0_0_sc_s_axi_opt_interface is
  signal ARESET_I : STD_LOGIC;
  signal FIFO_BP_Pointer_n_5 : STD_LOGIC;
  signal FIFO_BP_Pointer_n_6 : STD_LOGIC;
  signal FIFO_BP_Pointer_n_8 : STD_LOGIC;
  signal FIFO_BP_Pointer_n_9 : STD_LOGIC;
  signal FIFO_W_Pointer_n_4 : STD_LOGIC;
  signal FIFO_W_Pointer_n_7 : STD_LOGIC;
  signal \^s0_axi_bresp\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \^s0_axi_bvalid\ : STD_LOGIC;
  signal \bip_fifo_mem_reg[15][ID][0]_srl16_n_0\ : STD_LOGIC;
  signal bip_read_fifo_addr : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \bp_fifo_mem_reg[15][Barrier][-1111111111]_srl16_n_0\ : STD_LOGIC;
  signal \bp_fifo_mem_reg[15][Early][-1111111111]_srl16_n_0\ : STD_LOGIC;
  signal bp_read_fifo_addr : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal fit_vec : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal lopt : STD_LOGIC;
  signal lopt_1 : STD_LOGIC;
  signal lopt_2 : STD_LOGIC;
  signal lopt_3 : STD_LOGIC;
  signal lopt_4 : STD_LOGIC;
  signal queue_pop7_out : STD_LOGIC;
  signal queue_push : STD_LOGIC;
  signal \^update_wma_data_reg[24]\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \w_fifo_mem_reg[15][Data][0]_srl16_n_0\ : STD_LOGIC;
  signal \w_fifo_mem_reg[15][Data][10]_srl16_n_0\ : STD_LOGIC;
  signal \w_fifo_mem_reg[15][Data][11]_srl16_n_0\ : STD_LOGIC;
  signal \w_fifo_mem_reg[15][Data][12]_srl16_n_0\ : STD_LOGIC;
  signal \w_fifo_mem_reg[15][Data][13]_srl16_n_0\ : STD_LOGIC;
  signal \w_fifo_mem_reg[15][Data][14]_srl16_n_0\ : STD_LOGIC;
  signal \w_fifo_mem_reg[15][Data][15]_srl16_n_0\ : STD_LOGIC;
  signal \w_fifo_mem_reg[15][Data][16]_srl16_n_0\ : STD_LOGIC;
  signal \w_fifo_mem_reg[15][Data][17]_srl16_n_0\ : STD_LOGIC;
  signal \w_fifo_mem_reg[15][Data][18]_srl16_n_0\ : STD_LOGIC;
  signal \w_fifo_mem_reg[15][Data][19]_srl16_n_0\ : STD_LOGIC;
  signal \w_fifo_mem_reg[15][Data][1]_srl16_n_0\ : STD_LOGIC;
  signal \w_fifo_mem_reg[15][Data][20]_srl16_n_0\ : STD_LOGIC;
  signal \w_fifo_mem_reg[15][Data][21]_srl16_n_0\ : STD_LOGIC;
  signal \w_fifo_mem_reg[15][Data][22]_srl16_n_0\ : STD_LOGIC;
  signal \w_fifo_mem_reg[15][Data][23]_srl16_n_0\ : STD_LOGIC;
  signal \w_fifo_mem_reg[15][Data][24]_srl16_n_0\ : STD_LOGIC;
  signal \w_fifo_mem_reg[15][Data][25]_srl16_n_0\ : STD_LOGIC;
  signal \w_fifo_mem_reg[15][Data][26]_srl16_n_0\ : STD_LOGIC;
  signal \w_fifo_mem_reg[15][Data][27]_srl16_n_0\ : STD_LOGIC;
  signal \w_fifo_mem_reg[15][Data][28]_srl16_n_0\ : STD_LOGIC;
  signal \w_fifo_mem_reg[15][Data][29]_srl16_n_0\ : STD_LOGIC;
  signal \w_fifo_mem_reg[15][Data][2]_srl16_n_0\ : STD_LOGIC;
  signal \w_fifo_mem_reg[15][Data][30]_srl16_n_0\ : STD_LOGIC;
  signal \w_fifo_mem_reg[15][Data][31]_srl16_n_0\ : STD_LOGIC;
  signal \w_fifo_mem_reg[15][Data][3]_srl16_n_0\ : STD_LOGIC;
  signal \w_fifo_mem_reg[15][Data][4]_srl16_n_0\ : STD_LOGIC;
  signal \w_fifo_mem_reg[15][Data][5]_srl16_n_0\ : STD_LOGIC;
  signal \w_fifo_mem_reg[15][Data][6]_srl16_n_0\ : STD_LOGIC;
  signal \w_fifo_mem_reg[15][Data][7]_srl16_n_0\ : STD_LOGIC;
  signal \w_fifo_mem_reg[15][Data][8]_srl16_n_0\ : STD_LOGIC;
  signal \w_fifo_mem_reg[15][Data][9]_srl16_n_0\ : STD_LOGIC;
  signal \w_fifo_mem_reg[15][Last][-1111111111]_srl16_n_0\ : STD_LOGIC;
  signal w_pop : STD_LOGIC;
  signal w_pop_part : STD_LOGIC;
  signal w_read_fifo_addr : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal w_ready : STD_LOGIC;
  signal wc_fifo_empty : STD_LOGIC;
  signal \^wr_port_data_valid_i_reg_0\ : STD_LOGIC;
  attribute C_CE_LOW : string;
  attribute C_CE_LOW of Reset_Inst : label is "1'b0";
  attribute C_IS_SET : string;
  attribute C_IS_SET of Reset_Inst : label is "1'b0";
  attribute C_NUM_CE : integer;
  attribute C_NUM_CE of Reset_Inst : label is 1;
  attribute C_TARGET : integer;
  attribute C_TARGET of Reset_Inst : label is 3;
  attribute DONT_TOUCH : boolean;
  attribute DONT_TOUCH of Reset_Inst : label is std.standard.true;
  attribute srl_bus_name : string;
  attribute srl_bus_name of \bip_fifo_mem_reg[15][ID][0]_srl16\ : label is "U0/\FE/Use_Port_0.AXI_0/bip_fifo_mem_reg[15][ID] ";
  attribute srl_name : string;
  attribute srl_name of \bip_fifo_mem_reg[15][ID][0]_srl16\ : label is "U0/\FE/Use_Port_0.AXI_0/bip_fifo_mem_reg[15][ID][0]_srl16 ";
  attribute srl_bus_name of \bp_fifo_mem_reg[15][Barrier][-1111111111]_srl16\ : label is "U0/\FE/Use_Port_0.AXI_0/bp_fifo_mem_reg[15][Barrier] ";
  attribute srl_name of \bp_fifo_mem_reg[15][Barrier][-1111111111]_srl16\ : label is "U0/\FE/Use_Port_0.AXI_0/bp_fifo_mem_reg[15][Barrier][-1111111111]_srl16 ";
  attribute srl_bus_name of \bp_fifo_mem_reg[15][Early][-1111111111]_srl16\ : label is "U0/\FE/Use_Port_0.AXI_0/bp_fifo_mem_reg[15][Early] ";
  attribute srl_name of \bp_fifo_mem_reg[15][Early][-1111111111]_srl16\ : label is "U0/\FE/Use_Port_0.AXI_0/bp_fifo_mem_reg[15][Early][-1111111111]_srl16 ";
  attribute srl_bus_name of \w_fifo_mem_reg[15][BE][0]_srl16\ : label is "U0/\FE/Use_Port_0.AXI_0/w_fifo_mem_reg[15][BE] ";
  attribute srl_name of \w_fifo_mem_reg[15][BE][0]_srl16\ : label is "U0/\FE/Use_Port_0.AXI_0/w_fifo_mem_reg[15][BE][0]_srl16 ";
  attribute srl_bus_name of \w_fifo_mem_reg[15][BE][1]_srl16\ : label is "U0/\FE/Use_Port_0.AXI_0/w_fifo_mem_reg[15][BE] ";
  attribute srl_name of \w_fifo_mem_reg[15][BE][1]_srl16\ : label is "U0/\FE/Use_Port_0.AXI_0/w_fifo_mem_reg[15][BE][1]_srl16 ";
  attribute srl_bus_name of \w_fifo_mem_reg[15][BE][2]_srl16\ : label is "U0/\FE/Use_Port_0.AXI_0/w_fifo_mem_reg[15][BE] ";
  attribute srl_name of \w_fifo_mem_reg[15][BE][2]_srl16\ : label is "U0/\FE/Use_Port_0.AXI_0/w_fifo_mem_reg[15][BE][2]_srl16 ";
  attribute srl_bus_name of \w_fifo_mem_reg[15][BE][3]_srl16\ : label is "U0/\FE/Use_Port_0.AXI_0/w_fifo_mem_reg[15][BE] ";
  attribute srl_name of \w_fifo_mem_reg[15][BE][3]_srl16\ : label is "U0/\FE/Use_Port_0.AXI_0/w_fifo_mem_reg[15][BE][3]_srl16 ";
  attribute srl_bus_name of \w_fifo_mem_reg[15][Data][0]_srl16\ : label is "U0/\FE/Use_Port_0.AXI_0/w_fifo_mem_reg[15][Data] ";
  attribute srl_name of \w_fifo_mem_reg[15][Data][0]_srl16\ : label is "U0/\FE/Use_Port_0.AXI_0/w_fifo_mem_reg[15][Data][0]_srl16 ";
  attribute srl_bus_name of \w_fifo_mem_reg[15][Data][10]_srl16\ : label is "U0/\FE/Use_Port_0.AXI_0/w_fifo_mem_reg[15][Data] ";
  attribute srl_name of \w_fifo_mem_reg[15][Data][10]_srl16\ : label is "U0/\FE/Use_Port_0.AXI_0/w_fifo_mem_reg[15][Data][10]_srl16 ";
  attribute srl_bus_name of \w_fifo_mem_reg[15][Data][11]_srl16\ : label is "U0/\FE/Use_Port_0.AXI_0/w_fifo_mem_reg[15][Data] ";
  attribute srl_name of \w_fifo_mem_reg[15][Data][11]_srl16\ : label is "U0/\FE/Use_Port_0.AXI_0/w_fifo_mem_reg[15][Data][11]_srl16 ";
  attribute srl_bus_name of \w_fifo_mem_reg[15][Data][12]_srl16\ : label is "U0/\FE/Use_Port_0.AXI_0/w_fifo_mem_reg[15][Data] ";
  attribute srl_name of \w_fifo_mem_reg[15][Data][12]_srl16\ : label is "U0/\FE/Use_Port_0.AXI_0/w_fifo_mem_reg[15][Data][12]_srl16 ";
  attribute srl_bus_name of \w_fifo_mem_reg[15][Data][13]_srl16\ : label is "U0/\FE/Use_Port_0.AXI_0/w_fifo_mem_reg[15][Data] ";
  attribute srl_name of \w_fifo_mem_reg[15][Data][13]_srl16\ : label is "U0/\FE/Use_Port_0.AXI_0/w_fifo_mem_reg[15][Data][13]_srl16 ";
  attribute srl_bus_name of \w_fifo_mem_reg[15][Data][14]_srl16\ : label is "U0/\FE/Use_Port_0.AXI_0/w_fifo_mem_reg[15][Data] ";
  attribute srl_name of \w_fifo_mem_reg[15][Data][14]_srl16\ : label is "U0/\FE/Use_Port_0.AXI_0/w_fifo_mem_reg[15][Data][14]_srl16 ";
  attribute srl_bus_name of \w_fifo_mem_reg[15][Data][15]_srl16\ : label is "U0/\FE/Use_Port_0.AXI_0/w_fifo_mem_reg[15][Data] ";
  attribute srl_name of \w_fifo_mem_reg[15][Data][15]_srl16\ : label is "U0/\FE/Use_Port_0.AXI_0/w_fifo_mem_reg[15][Data][15]_srl16 ";
  attribute srl_bus_name of \w_fifo_mem_reg[15][Data][16]_srl16\ : label is "U0/\FE/Use_Port_0.AXI_0/w_fifo_mem_reg[15][Data] ";
  attribute srl_name of \w_fifo_mem_reg[15][Data][16]_srl16\ : label is "U0/\FE/Use_Port_0.AXI_0/w_fifo_mem_reg[15][Data][16]_srl16 ";
  attribute srl_bus_name of \w_fifo_mem_reg[15][Data][17]_srl16\ : label is "U0/\FE/Use_Port_0.AXI_0/w_fifo_mem_reg[15][Data] ";
  attribute srl_name of \w_fifo_mem_reg[15][Data][17]_srl16\ : label is "U0/\FE/Use_Port_0.AXI_0/w_fifo_mem_reg[15][Data][17]_srl16 ";
  attribute srl_bus_name of \w_fifo_mem_reg[15][Data][18]_srl16\ : label is "U0/\FE/Use_Port_0.AXI_0/w_fifo_mem_reg[15][Data] ";
  attribute srl_name of \w_fifo_mem_reg[15][Data][18]_srl16\ : label is "U0/\FE/Use_Port_0.AXI_0/w_fifo_mem_reg[15][Data][18]_srl16 ";
  attribute srl_bus_name of \w_fifo_mem_reg[15][Data][19]_srl16\ : label is "U0/\FE/Use_Port_0.AXI_0/w_fifo_mem_reg[15][Data] ";
  attribute srl_name of \w_fifo_mem_reg[15][Data][19]_srl16\ : label is "U0/\FE/Use_Port_0.AXI_0/w_fifo_mem_reg[15][Data][19]_srl16 ";
  attribute srl_bus_name of \w_fifo_mem_reg[15][Data][1]_srl16\ : label is "U0/\FE/Use_Port_0.AXI_0/w_fifo_mem_reg[15][Data] ";
  attribute srl_name of \w_fifo_mem_reg[15][Data][1]_srl16\ : label is "U0/\FE/Use_Port_0.AXI_0/w_fifo_mem_reg[15][Data][1]_srl16 ";
  attribute srl_bus_name of \w_fifo_mem_reg[15][Data][20]_srl16\ : label is "U0/\FE/Use_Port_0.AXI_0/w_fifo_mem_reg[15][Data] ";
  attribute srl_name of \w_fifo_mem_reg[15][Data][20]_srl16\ : label is "U0/\FE/Use_Port_0.AXI_0/w_fifo_mem_reg[15][Data][20]_srl16 ";
  attribute srl_bus_name of \w_fifo_mem_reg[15][Data][21]_srl16\ : label is "U0/\FE/Use_Port_0.AXI_0/w_fifo_mem_reg[15][Data] ";
  attribute srl_name of \w_fifo_mem_reg[15][Data][21]_srl16\ : label is "U0/\FE/Use_Port_0.AXI_0/w_fifo_mem_reg[15][Data][21]_srl16 ";
  attribute srl_bus_name of \w_fifo_mem_reg[15][Data][22]_srl16\ : label is "U0/\FE/Use_Port_0.AXI_0/w_fifo_mem_reg[15][Data] ";
  attribute srl_name of \w_fifo_mem_reg[15][Data][22]_srl16\ : label is "U0/\FE/Use_Port_0.AXI_0/w_fifo_mem_reg[15][Data][22]_srl16 ";
  attribute srl_bus_name of \w_fifo_mem_reg[15][Data][23]_srl16\ : label is "U0/\FE/Use_Port_0.AXI_0/w_fifo_mem_reg[15][Data] ";
  attribute srl_name of \w_fifo_mem_reg[15][Data][23]_srl16\ : label is "U0/\FE/Use_Port_0.AXI_0/w_fifo_mem_reg[15][Data][23]_srl16 ";
  attribute srl_bus_name of \w_fifo_mem_reg[15][Data][24]_srl16\ : label is "U0/\FE/Use_Port_0.AXI_0/w_fifo_mem_reg[15][Data] ";
  attribute srl_name of \w_fifo_mem_reg[15][Data][24]_srl16\ : label is "U0/\FE/Use_Port_0.AXI_0/w_fifo_mem_reg[15][Data][24]_srl16 ";
  attribute srl_bus_name of \w_fifo_mem_reg[15][Data][25]_srl16\ : label is "U0/\FE/Use_Port_0.AXI_0/w_fifo_mem_reg[15][Data] ";
  attribute srl_name of \w_fifo_mem_reg[15][Data][25]_srl16\ : label is "U0/\FE/Use_Port_0.AXI_0/w_fifo_mem_reg[15][Data][25]_srl16 ";
  attribute srl_bus_name of \w_fifo_mem_reg[15][Data][26]_srl16\ : label is "U0/\FE/Use_Port_0.AXI_0/w_fifo_mem_reg[15][Data] ";
  attribute srl_name of \w_fifo_mem_reg[15][Data][26]_srl16\ : label is "U0/\FE/Use_Port_0.AXI_0/w_fifo_mem_reg[15][Data][26]_srl16 ";
  attribute srl_bus_name of \w_fifo_mem_reg[15][Data][27]_srl16\ : label is "U0/\FE/Use_Port_0.AXI_0/w_fifo_mem_reg[15][Data] ";
  attribute srl_name of \w_fifo_mem_reg[15][Data][27]_srl16\ : label is "U0/\FE/Use_Port_0.AXI_0/w_fifo_mem_reg[15][Data][27]_srl16 ";
  attribute srl_bus_name of \w_fifo_mem_reg[15][Data][28]_srl16\ : label is "U0/\FE/Use_Port_0.AXI_0/w_fifo_mem_reg[15][Data] ";
  attribute srl_name of \w_fifo_mem_reg[15][Data][28]_srl16\ : label is "U0/\FE/Use_Port_0.AXI_0/w_fifo_mem_reg[15][Data][28]_srl16 ";
  attribute srl_bus_name of \w_fifo_mem_reg[15][Data][29]_srl16\ : label is "U0/\FE/Use_Port_0.AXI_0/w_fifo_mem_reg[15][Data] ";
  attribute srl_name of \w_fifo_mem_reg[15][Data][29]_srl16\ : label is "U0/\FE/Use_Port_0.AXI_0/w_fifo_mem_reg[15][Data][29]_srl16 ";
  attribute srl_bus_name of \w_fifo_mem_reg[15][Data][2]_srl16\ : label is "U0/\FE/Use_Port_0.AXI_0/w_fifo_mem_reg[15][Data] ";
  attribute srl_name of \w_fifo_mem_reg[15][Data][2]_srl16\ : label is "U0/\FE/Use_Port_0.AXI_0/w_fifo_mem_reg[15][Data][2]_srl16 ";
  attribute srl_bus_name of \w_fifo_mem_reg[15][Data][30]_srl16\ : label is "U0/\FE/Use_Port_0.AXI_0/w_fifo_mem_reg[15][Data] ";
  attribute srl_name of \w_fifo_mem_reg[15][Data][30]_srl16\ : label is "U0/\FE/Use_Port_0.AXI_0/w_fifo_mem_reg[15][Data][30]_srl16 ";
  attribute srl_bus_name of \w_fifo_mem_reg[15][Data][31]_srl16\ : label is "U0/\FE/Use_Port_0.AXI_0/w_fifo_mem_reg[15][Data] ";
  attribute srl_name of \w_fifo_mem_reg[15][Data][31]_srl16\ : label is "U0/\FE/Use_Port_0.AXI_0/w_fifo_mem_reg[15][Data][31]_srl16 ";
  attribute srl_bus_name of \w_fifo_mem_reg[15][Data][3]_srl16\ : label is "U0/\FE/Use_Port_0.AXI_0/w_fifo_mem_reg[15][Data] ";
  attribute srl_name of \w_fifo_mem_reg[15][Data][3]_srl16\ : label is "U0/\FE/Use_Port_0.AXI_0/w_fifo_mem_reg[15][Data][3]_srl16 ";
  attribute srl_bus_name of \w_fifo_mem_reg[15][Data][4]_srl16\ : label is "U0/\FE/Use_Port_0.AXI_0/w_fifo_mem_reg[15][Data] ";
  attribute srl_name of \w_fifo_mem_reg[15][Data][4]_srl16\ : label is "U0/\FE/Use_Port_0.AXI_0/w_fifo_mem_reg[15][Data][4]_srl16 ";
  attribute srl_bus_name of \w_fifo_mem_reg[15][Data][5]_srl16\ : label is "U0/\FE/Use_Port_0.AXI_0/w_fifo_mem_reg[15][Data] ";
  attribute srl_name of \w_fifo_mem_reg[15][Data][5]_srl16\ : label is "U0/\FE/Use_Port_0.AXI_0/w_fifo_mem_reg[15][Data][5]_srl16 ";
  attribute srl_bus_name of \w_fifo_mem_reg[15][Data][6]_srl16\ : label is "U0/\FE/Use_Port_0.AXI_0/w_fifo_mem_reg[15][Data] ";
  attribute srl_name of \w_fifo_mem_reg[15][Data][6]_srl16\ : label is "U0/\FE/Use_Port_0.AXI_0/w_fifo_mem_reg[15][Data][6]_srl16 ";
  attribute srl_bus_name of \w_fifo_mem_reg[15][Data][7]_srl16\ : label is "U0/\FE/Use_Port_0.AXI_0/w_fifo_mem_reg[15][Data] ";
  attribute srl_name of \w_fifo_mem_reg[15][Data][7]_srl16\ : label is "U0/\FE/Use_Port_0.AXI_0/w_fifo_mem_reg[15][Data][7]_srl16 ";
  attribute srl_bus_name of \w_fifo_mem_reg[15][Data][8]_srl16\ : label is "U0/\FE/Use_Port_0.AXI_0/w_fifo_mem_reg[15][Data] ";
  attribute srl_name of \w_fifo_mem_reg[15][Data][8]_srl16\ : label is "U0/\FE/Use_Port_0.AXI_0/w_fifo_mem_reg[15][Data][8]_srl16 ";
  attribute srl_bus_name of \w_fifo_mem_reg[15][Data][9]_srl16\ : label is "U0/\FE/Use_Port_0.AXI_0/w_fifo_mem_reg[15][Data] ";
  attribute srl_name of \w_fifo_mem_reg[15][Data][9]_srl16\ : label is "U0/\FE/Use_Port_0.AXI_0/w_fifo_mem_reg[15][Data][9]_srl16 ";
  attribute srl_bus_name of \w_fifo_mem_reg[15][Last][-1111111111]_srl16\ : label is "U0/\FE/Use_Port_0.AXI_0/w_fifo_mem_reg[15][Last] ";
  attribute srl_name of \w_fifo_mem_reg[15][Last][-1111111111]_srl16\ : label is "U0/\FE/Use_Port_0.AXI_0/w_fifo_mem_reg[15][Last][-1111111111]_srl16 ";
begin
  S0_AXI_BRESP(1 downto 0) <= \^s0_axi_bresp\(1 downto 0);
  S0_AXI_BVALID <= \^s0_axi_bvalid\;
  \update_wma_data_reg[24]\(3 downto 0) <= \^update_wma_data_reg[24]\(3 downto 0);
  wr_port_data_valid_i_reg_0 <= \^wr_port_data_valid_i_reg_0\;
FIFO_BIP_Pointer: entity work.\design_1_system_cache_0_0_sc_srl_fifo_counter__parameterized7_6\
     port map (
      ACLK => ACLK,
      \Gen_Port_Ready[0].Use_Slow_Port.Wr_FF_Inst\ => \Gen_Port_Ready[0].Use_Slow_Port.Wr_FF_Inst\,
      Q => ARESET_I,
      S0_AXI_AWVALID => S0_AXI_AWVALID,
      bip_read_fifo_addr(3 downto 0) => bip_read_fifo_addr(3 downto 0),
      queue_full => queue_full,
      queue_pop7_out => queue_pop7_out,
      queue_push9_out => queue_push9_out
    );
FIFO_BP_Pointer: entity work.\design_1_system_cache_0_0_sc_srl_fifo_counter__parameterized7_7\
     port map (
      ACLK => ACLK,
      Q => ARESET_I,
      S0_AXI_BREADY => S0_AXI_BREADY,
      S0_AXI_BRESP(1 downto 0) => \^s0_axi_bresp\(1 downto 0),
      \S_AXI_BRESP_reg[0]\ => FIFO_BP_Pointer_n_9,
      \S_AXI_BRESP_reg[1]\ => FIFO_BP_Pointer_n_8,
      S_AXI_BVALID_I_reg => FIFO_BP_Pointer_n_5,
      S_AXI_BVALID_I_reg_0 => \^s0_axi_bvalid\,
      \Use_FPGA.Almost_Empty_Inst_0\ => FIFO_BP_Pointer_n_6,
      \Use_Reg_Ctrl.queue_exist_i_reg\ => \Use_Reg_Ctrl.queue_exist_i_reg\,
      \arbiter_bp_push_i_reg[0][Valid]\ => \bp_fifo_mem_reg[15][Early][-1111111111]_srl16_n_0\,
      \arbiter_bp_push_i_reg[0][Valid]_0\ => \bp_fifo_mem_reg[15][Barrier][-1111111111]_srl16_n_0\,
      \arbiter_bp_push_prt[0][Valid]\ => \arbiter_bp_push_prt[0][Valid]\,
      bp_read_fifo_addr(3 downto 0) => bp_read_fifo_addr(3 downto 0),
      \bs_port_num_reg[0]\ => \bs_port_num_reg[0]\,
      \bs_src_reg[0]\ => \bs_src_reg[0]\,
      \bs_src_reg[0]_0\ => \bs_src_reg[0]_0\,
      queue_pop7_out => queue_pop7_out,
      update_ext_bresp_any => update_ext_bresp_any,
      wc_fifo_empty => wc_fifo_empty
    );
FIFO_WC_Pointer: entity work.\design_1_system_cache_0_0_sc_srl_fifo_counter__parameterized1_8\
     port map (
      ACLK => ACLK,
      Q => ARESET_I,
      S0_AXI_WLAST => S0_AXI_WLAST,
      \Use_FPGA.Full_Inst\ => FIFO_W_Pointer_n_7,
      \arbiter_bp_push_i_reg[0][Valid]\ => \bp_fifo_mem_reg[15][Barrier][-1111111111]_srl16_n_0\,
      \bs_port_num_reg[0]\ => FIFO_BP_Pointer_n_6,
      queue_pop7_out => queue_pop7_out,
      queue_push => queue_push,
      wc_fifo_empty => wc_fifo_empty
    );
FIFO_W_Pointer: entity work.design_1_system_cache_0_0_sc_srl_fifo_counter_9
     port map (
      ACLK => ACLK,
      Q => ARESET_I,
      S0_AXI_WLAST => S0_AXI_WLAST,
      S0_AXI_WREADY => S0_AXI_WREADY,
      S0_AXI_WVALID => S0_AXI_WVALID,
      \lu_check_info_reg[Port_Num][0]\ => \lu_check_info_reg[Port_Num][0]\,
      queue_push => queue_push,
      sel => FIFO_W_Pointer_n_7,
      w_pop => w_pop,
      w_read_fifo_addr(3 downto 0) => w_read_fifo_addr(3 downto 0),
      wr_port_data_valid_i_reg => FIFO_W_Pointer_n_4,
      wr_port_data_valid_i_reg_0 => \^wr_port_data_valid_i_reg_0\
    );
R_Channel: entity work.design_1_system_cache_0_0_sc_s_axi_r_channel_10
     port map (
      ACLK => ACLK,
      \Gen_Port_Ready[0].Use_Slow_Port.Rd_FF_Inst\ => \Gen_Port_Ready[0].Use_Slow_Port.Rd_FF_Inst\,
      M0_AXI_RRESP(1 downto 0) => M0_AXI_RRESP(1 downto 0),
      Q => ARESET_I,
      S0_AXI_ARID(0) => S0_AXI_ARID(0),
      S0_AXI_ARREADY => S0_AXI_ARREADY,
      S0_AXI_ARVALID => S0_AXI_ARVALID,
      S0_AXI_RID(0) => S0_AXI_RID(0),
      S0_AXI_RREADY => S0_AXI_RREADY,
      S0_AXI_RVALID => S0_AXI_RVALID,
      \Use_FPGA.Use_Normal_Line.Line_Fit_Inst\ => read_req_ready,
      \Use_FPGA_Flag_Hit.Full_Inst_0\ => \Use_FPGA_Flag_Hit.Full_Inst\,
      \Use_FPGA_Flag_Hit.Full_Inst_1\ => \Use_FPGA_Flag_Hit.Full_Inst_0\,
      \Use_Rd_Ctrl_Pipeline.r_read_fifo_addr_reg[0]_0\ => \Use_Rd_Ctrl_Pipeline.r_read_fifo_addr_reg[0]\,
      \Use_Rd_Ctrl_Pipeline.r_read_fifo_addr_reg[2]_0\ => \Use_Rd_Ctrl_Pipeline.r_read_fifo_addr_reg[2]\,
      \Use_Rd_Ctrl_Pipeline.r_read_fifo_addr_reg[3]_0\ => \Use_Rd_Ctrl_Pipeline.r_read_fifo_addr_reg[3]\,
      \Use_Rd_Ctrl_Pipeline.r_read_fifo_addr_reg[3]_1\(3 downto 0) => Q(3 downto 0),
      \Use_Rd_Ctrl_Pipeline.ri_hit_reg_0\(0) => \Use_Rd_Ctrl_Pipeline.ri_hit_reg\(0),
      access_piperun => access_piperun,
      \arb_prohibit_quick_reg[0]\ => \arb_prohibit_quick_reg[0]\,
      \lookup_read_data_info[0,0][Valid]\ => \lookup_read_data_info[0,0][Valid]\,
      \lookup_read_data_new[0,0][Hit]\ => \lookup_read_data_new[0,0][Hit]\,
      \lookup_read_data_new[0,0][Valid]\ => \lookup_read_data_new[0,0][Valid]\,
      lud_addr_pipeline_full => lud_addr_pipeline_full,
      lud_addr_pipeline_full0 => lud_addr_pipeline_full0,
      \lud_mem_port_one_hot_reg[1]\(0) => \lud_mem_port_one_hot_reg[1]\(0),
      lud_reg_port_num => lud_reg_port_num,
      lud_reg_valid_reg => lud_reg_valid_reg,
      lud_reg_valid_reg_0 => lud_reg_valid_reg_0,
      new_read_data_resp(1 downto 0) => new_read_data_resp(1 downto 0),
      p_57_in => p_57_in,
      r_hit_last => r_hit_last,
      \r_hit_read_fifo_addr_reg[0]_0\ => E(0),
      \r_hit_write_fifo_addr_reg[3]_0\ => \r_hit_write_fifo_addr_reg[3]\(0),
      \r_hit_write_fifo_addr_reg[3]_1\ => \r_hit_write_fifo_addr_reg[3]_0\,
      \r_miss_fifo_len_reg[3]_0\ => \r_miss_fifo_len_reg[3]\,
      r_miss_full_fifo_addr(1 downto 0) => r_miss_full_fifo_addr(1 downto 0),
      r_miss_last => r_miss_last,
      r_push_safe => r_push_safe,
      r_read_fifo_addr(1 downto 0) => r_read_fifo_addr(1 downto 0),
      r_write_fifo_addr(3 downto 0) => r_write_fifo_addr(3 downto 0),
      \rd_port_access[0][Valid]\ => \rd_port_access[0][Valid]\,
      rd_port_ready_cmb_0 => rd_port_ready_cmb_0,
      \read_data_status[0,1][Hit_Almost_Full]\ => \read_data_status[0,1][Hit_Almost_Full]\,
      \read_info_status[0,0][Almost_Full]\ => \read_info_status[0,0][Almost_Full]\,
      \read_info_status[0,0][Full]\ => \read_info_status[0,0][Full]\,
      rip_last => rip_last,
      \update_rd_offset_cnt_reg[0]\ => \update_rd_offset_cnt_reg[0]\,
      \update_read_data_info[0,0][Valid]\ => \update_read_data_info[0,0][Valid]\
    );
Reset_Inst: entity work.\design_1_system_cache_0_0_bit_reg_ce__10\
     port map (
      CE(0) => '1',
      CLK => ACLK,
      D => ARESET,
      Q => ARESET_I,
      SR => '0'
    );
\S_AXI_BID_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => queue_pop7_out,
      D => \bip_fifo_mem_reg[15][ID][0]_srl16_n_0\,
      Q => S0_AXI_BID(0),
      R => ARESET_I
    );
\S_AXI_BRESP_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => '1',
      D => FIFO_BP_Pointer_n_9,
      Q => \^s0_axi_bresp\(0),
      R => '0'
    );
\S_AXI_BRESP_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => '1',
      D => FIFO_BP_Pointer_n_8,
      Q => \^s0_axi_bresp\(1),
      R => '0'
    );
S_AXI_BVALID_I_reg: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => '1',
      D => FIFO_BP_Pointer_n_5,
      Q => \^s0_axi_bvalid\,
      R => ARESET_I
    );
\Using_FPGA.MUXCY_I_i_1__54\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^wr_port_data_valid_i_reg_0\,
      I1 => \lu_check_info_reg[Port_Num][0]_0\,
      O => \The_Compare[0].sel_reg\
    );
WC_And_Inst2: entity work.design_1_system_cache_0_0_carry_and_11
     port map (
      E(0) => w_pop,
      lopt => lopt_2,
      lopt_1 => lopt_3,
      lopt_2 => lopt_4,
      w_pop_part => w_pop_part
    );
WC_Or_Inst1: entity work.design_1_system_cache_0_0_carry_or_12
     port map (
      S_8 => S_8,
      lopt => lopt,
      lopt_1 => lopt_1,
      lopt_2 => \^wr_port_data_valid_i_reg_0\,
      lopt_3 => lopt_2,
      lopt_4 => lopt_3,
      lopt_5 => lopt_4,
      w_ready => w_ready
    );
WC_Or_Inst2: entity work.design_1_system_cache_0_0_carry_or_n_13
     port map (
      lopt => lopt,
      lopt_1 => lopt_1,
      w_pop_part => w_pop_part,
      w_ready => w_ready,
      wr_port_data_valid_i_reg => \^wr_port_data_valid_i_reg_0\
    );
\bip_fifo_mem_reg[15][ID][0]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => bip_read_fifo_addr(0),
      A1 => bip_read_fifo_addr(1),
      A2 => bip_read_fifo_addr(2),
      A3 => bip_read_fifo_addr(3),
      CE => queue_push9_out,
      CLK => ACLK,
      D => S0_AXI_AWID(0),
      Q => \bip_fifo_mem_reg[15][ID][0]_srl16_n_0\
    );
\bp_fifo_mem_reg[15][Barrier][-1111111111]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => bp_read_fifo_addr(0),
      A1 => bp_read_fifo_addr(1),
      A2 => bp_read_fifo_addr(2),
      A3 => bp_read_fifo_addr(3),
      CE => \arbiter_bp_push_prt[0][Valid]\,
      CLK => ACLK,
      D => \arbiter_bp_push_prt[0][Barrier]\,
      Q => \bp_fifo_mem_reg[15][Barrier][-1111111111]_srl16_n_0\
    );
\bp_fifo_mem_reg[15][Early][-1111111111]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => bp_read_fifo_addr(0),
      A1 => bp_read_fifo_addr(1),
      A2 => bp_read_fifo_addr(2),
      A3 => bp_read_fifo_addr(3),
      CE => \arbiter_bp_push_prt[0][Valid]\,
      CLK => ACLK,
      D => \arbiter_bp_push_prt[0][Early]\,
      Q => \bp_fifo_mem_reg[15][Early][-1111111111]_srl16_n_0\
    );
\update_wma_strb[0]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E200"
    )
        port map (
      I0 => \^update_wma_data_reg[24]\(0),
      I1 => wm_port,
      I2 => \wr_port_data_info_reg[0][BE][3]_0\(0),
      I3 => wm_allow,
      O => \update_wma_strb_reg[0]\
    );
\update_wma_strb[1]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E200"
    )
        port map (
      I0 => \^update_wma_data_reg[24]\(1),
      I1 => wm_port,
      I2 => \wr_port_data_info_reg[0][BE][3]_0\(1),
      I3 => wm_allow,
      O => p_1_in3_in
    );
\update_wma_strb[2]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E200"
    )
        port map (
      I0 => \^update_wma_data_reg[24]\(2),
      I1 => wm_port,
      I2 => \wr_port_data_info_reg[0][BE][3]_0\(2),
      I3 => wm_allow,
      O => p_2_in
    );
\update_wma_strb[3]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E200"
    )
        port map (
      I0 => \^update_wma_data_reg[24]\(3),
      I1 => wm_port,
      I2 => \wr_port_data_info_reg[0][BE][3]_0\(3),
      I3 => wm_allow,
      O => p_3_in
    );
\w_fifo_mem_reg[15][BE][0]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => w_read_fifo_addr(0),
      A1 => w_read_fifo_addr(1),
      A2 => w_read_fifo_addr(2),
      A3 => w_read_fifo_addr(3),
      CE => FIFO_W_Pointer_n_7,
      CLK => ACLK,
      D => S0_AXI_WSTRB(0),
      Q => fit_vec(0)
    );
\w_fifo_mem_reg[15][BE][1]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => w_read_fifo_addr(0),
      A1 => w_read_fifo_addr(1),
      A2 => w_read_fifo_addr(2),
      A3 => w_read_fifo_addr(3),
      CE => FIFO_W_Pointer_n_7,
      CLK => ACLK,
      D => S0_AXI_WSTRB(1),
      Q => fit_vec(1)
    );
\w_fifo_mem_reg[15][BE][2]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => w_read_fifo_addr(0),
      A1 => w_read_fifo_addr(1),
      A2 => w_read_fifo_addr(2),
      A3 => w_read_fifo_addr(3),
      CE => FIFO_W_Pointer_n_7,
      CLK => ACLK,
      D => S0_AXI_WSTRB(2),
      Q => fit_vec(2)
    );
\w_fifo_mem_reg[15][BE][3]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => w_read_fifo_addr(0),
      A1 => w_read_fifo_addr(1),
      A2 => w_read_fifo_addr(2),
      A3 => w_read_fifo_addr(3),
      CE => FIFO_W_Pointer_n_7,
      CLK => ACLK,
      D => S0_AXI_WSTRB(3),
      Q => fit_vec(3)
    );
\w_fifo_mem_reg[15][Data][0]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => w_read_fifo_addr(0),
      A1 => w_read_fifo_addr(1),
      A2 => w_read_fifo_addr(2),
      A3 => w_read_fifo_addr(3),
      CE => FIFO_W_Pointer_n_7,
      CLK => ACLK,
      D => S0_AXI_WDATA(0),
      Q => \w_fifo_mem_reg[15][Data][0]_srl16_n_0\
    );
\w_fifo_mem_reg[15][Data][10]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => w_read_fifo_addr(0),
      A1 => w_read_fifo_addr(1),
      A2 => w_read_fifo_addr(2),
      A3 => w_read_fifo_addr(3),
      CE => FIFO_W_Pointer_n_7,
      CLK => ACLK,
      D => S0_AXI_WDATA(10),
      Q => \w_fifo_mem_reg[15][Data][10]_srl16_n_0\
    );
\w_fifo_mem_reg[15][Data][11]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => w_read_fifo_addr(0),
      A1 => w_read_fifo_addr(1),
      A2 => w_read_fifo_addr(2),
      A3 => w_read_fifo_addr(3),
      CE => FIFO_W_Pointer_n_7,
      CLK => ACLK,
      D => S0_AXI_WDATA(11),
      Q => \w_fifo_mem_reg[15][Data][11]_srl16_n_0\
    );
\w_fifo_mem_reg[15][Data][12]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => w_read_fifo_addr(0),
      A1 => w_read_fifo_addr(1),
      A2 => w_read_fifo_addr(2),
      A3 => w_read_fifo_addr(3),
      CE => FIFO_W_Pointer_n_7,
      CLK => ACLK,
      D => S0_AXI_WDATA(12),
      Q => \w_fifo_mem_reg[15][Data][12]_srl16_n_0\
    );
\w_fifo_mem_reg[15][Data][13]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => w_read_fifo_addr(0),
      A1 => w_read_fifo_addr(1),
      A2 => w_read_fifo_addr(2),
      A3 => w_read_fifo_addr(3),
      CE => FIFO_W_Pointer_n_7,
      CLK => ACLK,
      D => S0_AXI_WDATA(13),
      Q => \w_fifo_mem_reg[15][Data][13]_srl16_n_0\
    );
\w_fifo_mem_reg[15][Data][14]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => w_read_fifo_addr(0),
      A1 => w_read_fifo_addr(1),
      A2 => w_read_fifo_addr(2),
      A3 => w_read_fifo_addr(3),
      CE => FIFO_W_Pointer_n_7,
      CLK => ACLK,
      D => S0_AXI_WDATA(14),
      Q => \w_fifo_mem_reg[15][Data][14]_srl16_n_0\
    );
\w_fifo_mem_reg[15][Data][15]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => w_read_fifo_addr(0),
      A1 => w_read_fifo_addr(1),
      A2 => w_read_fifo_addr(2),
      A3 => w_read_fifo_addr(3),
      CE => FIFO_W_Pointer_n_7,
      CLK => ACLK,
      D => S0_AXI_WDATA(15),
      Q => \w_fifo_mem_reg[15][Data][15]_srl16_n_0\
    );
\w_fifo_mem_reg[15][Data][16]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => w_read_fifo_addr(0),
      A1 => w_read_fifo_addr(1),
      A2 => w_read_fifo_addr(2),
      A3 => w_read_fifo_addr(3),
      CE => FIFO_W_Pointer_n_7,
      CLK => ACLK,
      D => S0_AXI_WDATA(16),
      Q => \w_fifo_mem_reg[15][Data][16]_srl16_n_0\
    );
\w_fifo_mem_reg[15][Data][17]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => w_read_fifo_addr(0),
      A1 => w_read_fifo_addr(1),
      A2 => w_read_fifo_addr(2),
      A3 => w_read_fifo_addr(3),
      CE => FIFO_W_Pointer_n_7,
      CLK => ACLK,
      D => S0_AXI_WDATA(17),
      Q => \w_fifo_mem_reg[15][Data][17]_srl16_n_0\
    );
\w_fifo_mem_reg[15][Data][18]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => w_read_fifo_addr(0),
      A1 => w_read_fifo_addr(1),
      A2 => w_read_fifo_addr(2),
      A3 => w_read_fifo_addr(3),
      CE => FIFO_W_Pointer_n_7,
      CLK => ACLK,
      D => S0_AXI_WDATA(18),
      Q => \w_fifo_mem_reg[15][Data][18]_srl16_n_0\
    );
\w_fifo_mem_reg[15][Data][19]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => w_read_fifo_addr(0),
      A1 => w_read_fifo_addr(1),
      A2 => w_read_fifo_addr(2),
      A3 => w_read_fifo_addr(3),
      CE => FIFO_W_Pointer_n_7,
      CLK => ACLK,
      D => S0_AXI_WDATA(19),
      Q => \w_fifo_mem_reg[15][Data][19]_srl16_n_0\
    );
\w_fifo_mem_reg[15][Data][1]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => w_read_fifo_addr(0),
      A1 => w_read_fifo_addr(1),
      A2 => w_read_fifo_addr(2),
      A3 => w_read_fifo_addr(3),
      CE => FIFO_W_Pointer_n_7,
      CLK => ACLK,
      D => S0_AXI_WDATA(1),
      Q => \w_fifo_mem_reg[15][Data][1]_srl16_n_0\
    );
\w_fifo_mem_reg[15][Data][20]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => w_read_fifo_addr(0),
      A1 => w_read_fifo_addr(1),
      A2 => w_read_fifo_addr(2),
      A3 => w_read_fifo_addr(3),
      CE => FIFO_W_Pointer_n_7,
      CLK => ACLK,
      D => S0_AXI_WDATA(20),
      Q => \w_fifo_mem_reg[15][Data][20]_srl16_n_0\
    );
\w_fifo_mem_reg[15][Data][21]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => w_read_fifo_addr(0),
      A1 => w_read_fifo_addr(1),
      A2 => w_read_fifo_addr(2),
      A3 => w_read_fifo_addr(3),
      CE => FIFO_W_Pointer_n_7,
      CLK => ACLK,
      D => S0_AXI_WDATA(21),
      Q => \w_fifo_mem_reg[15][Data][21]_srl16_n_0\
    );
\w_fifo_mem_reg[15][Data][22]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => w_read_fifo_addr(0),
      A1 => w_read_fifo_addr(1),
      A2 => w_read_fifo_addr(2),
      A3 => w_read_fifo_addr(3),
      CE => FIFO_W_Pointer_n_7,
      CLK => ACLK,
      D => S0_AXI_WDATA(22),
      Q => \w_fifo_mem_reg[15][Data][22]_srl16_n_0\
    );
\w_fifo_mem_reg[15][Data][23]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => w_read_fifo_addr(0),
      A1 => w_read_fifo_addr(1),
      A2 => w_read_fifo_addr(2),
      A3 => w_read_fifo_addr(3),
      CE => FIFO_W_Pointer_n_7,
      CLK => ACLK,
      D => S0_AXI_WDATA(23),
      Q => \w_fifo_mem_reg[15][Data][23]_srl16_n_0\
    );
\w_fifo_mem_reg[15][Data][24]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => w_read_fifo_addr(0),
      A1 => w_read_fifo_addr(1),
      A2 => w_read_fifo_addr(2),
      A3 => w_read_fifo_addr(3),
      CE => FIFO_W_Pointer_n_7,
      CLK => ACLK,
      D => S0_AXI_WDATA(24),
      Q => \w_fifo_mem_reg[15][Data][24]_srl16_n_0\
    );
\w_fifo_mem_reg[15][Data][25]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => w_read_fifo_addr(0),
      A1 => w_read_fifo_addr(1),
      A2 => w_read_fifo_addr(2),
      A3 => w_read_fifo_addr(3),
      CE => FIFO_W_Pointer_n_7,
      CLK => ACLK,
      D => S0_AXI_WDATA(25),
      Q => \w_fifo_mem_reg[15][Data][25]_srl16_n_0\
    );
\w_fifo_mem_reg[15][Data][26]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => w_read_fifo_addr(0),
      A1 => w_read_fifo_addr(1),
      A2 => w_read_fifo_addr(2),
      A3 => w_read_fifo_addr(3),
      CE => FIFO_W_Pointer_n_7,
      CLK => ACLK,
      D => S0_AXI_WDATA(26),
      Q => \w_fifo_mem_reg[15][Data][26]_srl16_n_0\
    );
\w_fifo_mem_reg[15][Data][27]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => w_read_fifo_addr(0),
      A1 => w_read_fifo_addr(1),
      A2 => w_read_fifo_addr(2),
      A3 => w_read_fifo_addr(3),
      CE => FIFO_W_Pointer_n_7,
      CLK => ACLK,
      D => S0_AXI_WDATA(27),
      Q => \w_fifo_mem_reg[15][Data][27]_srl16_n_0\
    );
\w_fifo_mem_reg[15][Data][28]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => w_read_fifo_addr(0),
      A1 => w_read_fifo_addr(1),
      A2 => w_read_fifo_addr(2),
      A3 => w_read_fifo_addr(3),
      CE => FIFO_W_Pointer_n_7,
      CLK => ACLK,
      D => S0_AXI_WDATA(28),
      Q => \w_fifo_mem_reg[15][Data][28]_srl16_n_0\
    );
\w_fifo_mem_reg[15][Data][29]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => w_read_fifo_addr(0),
      A1 => w_read_fifo_addr(1),
      A2 => w_read_fifo_addr(2),
      A3 => w_read_fifo_addr(3),
      CE => FIFO_W_Pointer_n_7,
      CLK => ACLK,
      D => S0_AXI_WDATA(29),
      Q => \w_fifo_mem_reg[15][Data][29]_srl16_n_0\
    );
\w_fifo_mem_reg[15][Data][2]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => w_read_fifo_addr(0),
      A1 => w_read_fifo_addr(1),
      A2 => w_read_fifo_addr(2),
      A3 => w_read_fifo_addr(3),
      CE => FIFO_W_Pointer_n_7,
      CLK => ACLK,
      D => S0_AXI_WDATA(2),
      Q => \w_fifo_mem_reg[15][Data][2]_srl16_n_0\
    );
\w_fifo_mem_reg[15][Data][30]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => w_read_fifo_addr(0),
      A1 => w_read_fifo_addr(1),
      A2 => w_read_fifo_addr(2),
      A3 => w_read_fifo_addr(3),
      CE => FIFO_W_Pointer_n_7,
      CLK => ACLK,
      D => S0_AXI_WDATA(30),
      Q => \w_fifo_mem_reg[15][Data][30]_srl16_n_0\
    );
\w_fifo_mem_reg[15][Data][31]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => w_read_fifo_addr(0),
      A1 => w_read_fifo_addr(1),
      A2 => w_read_fifo_addr(2),
      A3 => w_read_fifo_addr(3),
      CE => FIFO_W_Pointer_n_7,
      CLK => ACLK,
      D => S0_AXI_WDATA(31),
      Q => \w_fifo_mem_reg[15][Data][31]_srl16_n_0\
    );
\w_fifo_mem_reg[15][Data][3]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => w_read_fifo_addr(0),
      A1 => w_read_fifo_addr(1),
      A2 => w_read_fifo_addr(2),
      A3 => w_read_fifo_addr(3),
      CE => FIFO_W_Pointer_n_7,
      CLK => ACLK,
      D => S0_AXI_WDATA(3),
      Q => \w_fifo_mem_reg[15][Data][3]_srl16_n_0\
    );
\w_fifo_mem_reg[15][Data][4]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => w_read_fifo_addr(0),
      A1 => w_read_fifo_addr(1),
      A2 => w_read_fifo_addr(2),
      A3 => w_read_fifo_addr(3),
      CE => FIFO_W_Pointer_n_7,
      CLK => ACLK,
      D => S0_AXI_WDATA(4),
      Q => \w_fifo_mem_reg[15][Data][4]_srl16_n_0\
    );
\w_fifo_mem_reg[15][Data][5]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => w_read_fifo_addr(0),
      A1 => w_read_fifo_addr(1),
      A2 => w_read_fifo_addr(2),
      A3 => w_read_fifo_addr(3),
      CE => FIFO_W_Pointer_n_7,
      CLK => ACLK,
      D => S0_AXI_WDATA(5),
      Q => \w_fifo_mem_reg[15][Data][5]_srl16_n_0\
    );
\w_fifo_mem_reg[15][Data][6]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => w_read_fifo_addr(0),
      A1 => w_read_fifo_addr(1),
      A2 => w_read_fifo_addr(2),
      A3 => w_read_fifo_addr(3),
      CE => FIFO_W_Pointer_n_7,
      CLK => ACLK,
      D => S0_AXI_WDATA(6),
      Q => \w_fifo_mem_reg[15][Data][6]_srl16_n_0\
    );
\w_fifo_mem_reg[15][Data][7]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => w_read_fifo_addr(0),
      A1 => w_read_fifo_addr(1),
      A2 => w_read_fifo_addr(2),
      A3 => w_read_fifo_addr(3),
      CE => FIFO_W_Pointer_n_7,
      CLK => ACLK,
      D => S0_AXI_WDATA(7),
      Q => \w_fifo_mem_reg[15][Data][7]_srl16_n_0\
    );
\w_fifo_mem_reg[15][Data][8]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => w_read_fifo_addr(0),
      A1 => w_read_fifo_addr(1),
      A2 => w_read_fifo_addr(2),
      A3 => w_read_fifo_addr(3),
      CE => FIFO_W_Pointer_n_7,
      CLK => ACLK,
      D => S0_AXI_WDATA(8),
      Q => \w_fifo_mem_reg[15][Data][8]_srl16_n_0\
    );
\w_fifo_mem_reg[15][Data][9]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => w_read_fifo_addr(0),
      A1 => w_read_fifo_addr(1),
      A2 => w_read_fifo_addr(2),
      A3 => w_read_fifo_addr(3),
      CE => FIFO_W_Pointer_n_7,
      CLK => ACLK,
      D => S0_AXI_WDATA(9),
      Q => \w_fifo_mem_reg[15][Data][9]_srl16_n_0\
    );
\w_fifo_mem_reg[15][Last][-1111111111]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => w_read_fifo_addr(0),
      A1 => w_read_fifo_addr(1),
      A2 => w_read_fifo_addr(2),
      A3 => w_read_fifo_addr(3),
      CE => FIFO_W_Pointer_n_7,
      CLK => ACLK,
      D => S0_AXI_WLAST,
      Q => \w_fifo_mem_reg[15][Last][-1111111111]_srl16_n_0\
    );
\wr_port_data_info_reg[0][BE][0]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => w_pop,
      D => fit_vec(0),
      Q => \^update_wma_data_reg[24]\(0),
      R => ARESET_I
    );
\wr_port_data_info_reg[0][BE][1]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => w_pop,
      D => fit_vec(1),
      Q => \^update_wma_data_reg[24]\(1),
      R => ARESET_I
    );
\wr_port_data_info_reg[0][BE][2]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => w_pop,
      D => fit_vec(2),
      Q => \^update_wma_data_reg[24]\(2),
      R => ARESET_I
    );
\wr_port_data_info_reg[0][BE][3]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => w_pop,
      D => fit_vec(3),
      Q => \^update_wma_data_reg[24]\(3),
      R => ARESET_I
    );
\wr_port_data_info_reg[0][Data][0]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => w_pop,
      D => \w_fifo_mem_reg[15][Data][0]_srl16_n_0\,
      Q => \update_wma_data_reg[31]\(0),
      R => ARESET_I
    );
\wr_port_data_info_reg[0][Data][10]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => w_pop,
      D => \w_fifo_mem_reg[15][Data][10]_srl16_n_0\,
      Q => \update_wma_data_reg[31]\(10),
      R => ARESET_I
    );
\wr_port_data_info_reg[0][Data][11]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => w_pop,
      D => \w_fifo_mem_reg[15][Data][11]_srl16_n_0\,
      Q => \update_wma_data_reg[31]\(11),
      R => ARESET_I
    );
\wr_port_data_info_reg[0][Data][12]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => w_pop,
      D => \w_fifo_mem_reg[15][Data][12]_srl16_n_0\,
      Q => \update_wma_data_reg[31]\(12),
      R => ARESET_I
    );
\wr_port_data_info_reg[0][Data][13]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => w_pop,
      D => \w_fifo_mem_reg[15][Data][13]_srl16_n_0\,
      Q => \update_wma_data_reg[31]\(13),
      R => ARESET_I
    );
\wr_port_data_info_reg[0][Data][14]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => w_pop,
      D => \w_fifo_mem_reg[15][Data][14]_srl16_n_0\,
      Q => \update_wma_data_reg[31]\(14),
      R => ARESET_I
    );
\wr_port_data_info_reg[0][Data][15]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => w_pop,
      D => \w_fifo_mem_reg[15][Data][15]_srl16_n_0\,
      Q => \update_wma_data_reg[31]\(15),
      R => ARESET_I
    );
\wr_port_data_info_reg[0][Data][16]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => w_pop,
      D => \w_fifo_mem_reg[15][Data][16]_srl16_n_0\,
      Q => \update_wma_data_reg[31]\(16),
      R => ARESET_I
    );
\wr_port_data_info_reg[0][Data][17]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => w_pop,
      D => \w_fifo_mem_reg[15][Data][17]_srl16_n_0\,
      Q => \update_wma_data_reg[31]\(17),
      R => ARESET_I
    );
\wr_port_data_info_reg[0][Data][18]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => w_pop,
      D => \w_fifo_mem_reg[15][Data][18]_srl16_n_0\,
      Q => \update_wma_data_reg[31]\(18),
      R => ARESET_I
    );
\wr_port_data_info_reg[0][Data][19]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => w_pop,
      D => \w_fifo_mem_reg[15][Data][19]_srl16_n_0\,
      Q => \update_wma_data_reg[31]\(19),
      R => ARESET_I
    );
\wr_port_data_info_reg[0][Data][1]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => w_pop,
      D => \w_fifo_mem_reg[15][Data][1]_srl16_n_0\,
      Q => \update_wma_data_reg[31]\(1),
      R => ARESET_I
    );
\wr_port_data_info_reg[0][Data][20]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => w_pop,
      D => \w_fifo_mem_reg[15][Data][20]_srl16_n_0\,
      Q => \update_wma_data_reg[31]\(20),
      R => ARESET_I
    );
\wr_port_data_info_reg[0][Data][21]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => w_pop,
      D => \w_fifo_mem_reg[15][Data][21]_srl16_n_0\,
      Q => \update_wma_data_reg[31]\(21),
      R => ARESET_I
    );
\wr_port_data_info_reg[0][Data][22]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => w_pop,
      D => \w_fifo_mem_reg[15][Data][22]_srl16_n_0\,
      Q => \update_wma_data_reg[31]\(22),
      R => ARESET_I
    );
\wr_port_data_info_reg[0][Data][23]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => w_pop,
      D => \w_fifo_mem_reg[15][Data][23]_srl16_n_0\,
      Q => \update_wma_data_reg[31]\(23),
      R => ARESET_I
    );
\wr_port_data_info_reg[0][Data][24]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => w_pop,
      D => \w_fifo_mem_reg[15][Data][24]_srl16_n_0\,
      Q => \update_wma_data_reg[31]\(24),
      R => ARESET_I
    );
\wr_port_data_info_reg[0][Data][25]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => w_pop,
      D => \w_fifo_mem_reg[15][Data][25]_srl16_n_0\,
      Q => \update_wma_data_reg[31]\(25),
      R => ARESET_I
    );
\wr_port_data_info_reg[0][Data][26]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => w_pop,
      D => \w_fifo_mem_reg[15][Data][26]_srl16_n_0\,
      Q => \update_wma_data_reg[31]\(26),
      R => ARESET_I
    );
\wr_port_data_info_reg[0][Data][27]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => w_pop,
      D => \w_fifo_mem_reg[15][Data][27]_srl16_n_0\,
      Q => \update_wma_data_reg[31]\(27),
      R => ARESET_I
    );
\wr_port_data_info_reg[0][Data][28]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => w_pop,
      D => \w_fifo_mem_reg[15][Data][28]_srl16_n_0\,
      Q => \update_wma_data_reg[31]\(28),
      R => ARESET_I
    );
\wr_port_data_info_reg[0][Data][29]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => w_pop,
      D => \w_fifo_mem_reg[15][Data][29]_srl16_n_0\,
      Q => \update_wma_data_reg[31]\(29),
      R => ARESET_I
    );
\wr_port_data_info_reg[0][Data][2]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => w_pop,
      D => \w_fifo_mem_reg[15][Data][2]_srl16_n_0\,
      Q => \update_wma_data_reg[31]\(2),
      R => ARESET_I
    );
\wr_port_data_info_reg[0][Data][30]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => w_pop,
      D => \w_fifo_mem_reg[15][Data][30]_srl16_n_0\,
      Q => \update_wma_data_reg[31]\(30),
      R => ARESET_I
    );
\wr_port_data_info_reg[0][Data][31]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => w_pop,
      D => \w_fifo_mem_reg[15][Data][31]_srl16_n_0\,
      Q => \update_wma_data_reg[31]\(31),
      R => ARESET_I
    );
\wr_port_data_info_reg[0][Data][3]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => w_pop,
      D => \w_fifo_mem_reg[15][Data][3]_srl16_n_0\,
      Q => \update_wma_data_reg[31]\(3),
      R => ARESET_I
    );
\wr_port_data_info_reg[0][Data][4]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => w_pop,
      D => \w_fifo_mem_reg[15][Data][4]_srl16_n_0\,
      Q => \update_wma_data_reg[31]\(4),
      R => ARESET_I
    );
\wr_port_data_info_reg[0][Data][5]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => w_pop,
      D => \w_fifo_mem_reg[15][Data][5]_srl16_n_0\,
      Q => \update_wma_data_reg[31]\(5),
      R => ARESET_I
    );
\wr_port_data_info_reg[0][Data][6]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => w_pop,
      D => \w_fifo_mem_reg[15][Data][6]_srl16_n_0\,
      Q => \update_wma_data_reg[31]\(6),
      R => ARESET_I
    );
\wr_port_data_info_reg[0][Data][7]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => w_pop,
      D => \w_fifo_mem_reg[15][Data][7]_srl16_n_0\,
      Q => \update_wma_data_reg[31]\(7),
      R => ARESET_I
    );
\wr_port_data_info_reg[0][Data][8]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => w_pop,
      D => \w_fifo_mem_reg[15][Data][8]_srl16_n_0\,
      Q => \update_wma_data_reg[31]\(8),
      R => ARESET_I
    );
\wr_port_data_info_reg[0][Data][9]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => w_pop,
      D => \w_fifo_mem_reg[15][Data][9]_srl16_n_0\,
      Q => \update_wma_data_reg[31]\(9),
      R => ARESET_I
    );
wr_port_data_last_i_reg: unisim.vcomponents.FDSE
     port map (
      C => ACLK,
      CE => w_pop,
      D => \w_fifo_mem_reg[15][Last][-1111111111]_srl16_n_0\,
      Q => \access_data_info[0,0][Last]\,
      S => ARESET_I
    );
wr_port_data_valid_i_reg: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => '1',
      D => FIFO_W_Pointer_n_4,
      Q => \^wr_port_data_valid_i_reg_0\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_system_cache_0_0_sc_s_axi_opt_interface__parameterized1\ is
  port (
    wr_port_data_valid_i_reg_0 : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    read_req_ready : out STD_LOGIC;
    \r_hit_write_fifo_addr_reg[3]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \r_hit_write_fifo_addr_reg[3]_0\ : out STD_LOGIC;
    \Use_Rd_Ctrl_Pipeline.r_read_fifo_addr_reg[3]\ : out STD_LOGIC;
    \r_miss_fifo_len_reg[3]\ : out STD_LOGIC;
    \Use_FPGA_2.S_AXI_RVALID_reg\ : out STD_LOGIC;
    \read_data_status[0,1][Hit_Almost_Full]\ : out STD_LOGIC;
    queue_full : out STD_LOGIC;
    S1_AXI_RID : out STD_LOGIC_VECTOR ( 0 to 0 );
    rip_last_3 : out STD_LOGIC;
    S1_AXI_BID : out STD_LOGIC_VECTOR ( 0 to 0 );
    \access_data_info[0,1][Last]\ : out STD_LOGIC;
    S1_AXI_RVALID : out STD_LOGIC;
    S1_AXI_BVALID : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_miss_read_fifo_addr_reg[1]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S1_AXI_ARREADY : out STD_LOGIC;
    \rd_port_access[1][Valid]\ : out STD_LOGIC;
    S1_AXI_WREADY : out STD_LOGIC;
    \Use_Rd_Ctrl_Pipeline.r_read_fifo_addr_reg[2]\ : out STD_LOGIC;
    \Use_Rd_Ctrl_Pipeline.r_read_fifo_addr_reg[0]\ : out STD_LOGIC;
    r_read_fifo_addr_4 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \Use_FPGA_2.S_AXI_RVALID_reg_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \Use_Reg_Ctrl.queue_exist_i_reg\ : out STD_LOGIC;
    update_wr_miss_rs_last : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 31 downto 0 );
    lud_write_hit_done_reg : out STD_LOGIC;
    lud_addr_pipeline_full_reg : out STD_LOGIC;
    S : out STD_LOGIC;
    S_5 : out STD_LOGIC;
    A : out STD_LOGIC;
    A_N : out STD_LOGIC;
    DATA_INA : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \update_rd_offset_cnt_reg[0]\ : out STD_LOGIC;
    dvm_2nd_part_reg : out STD_LOGIC;
    \S1_AXI_RRESP[1]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \Use_Reg_Ctrl.queue_exist_i_reg_0\ : out STD_LOGIC;
    \arb_prohibit_quick_reg[1]\ : out STD_LOGIC;
    S1_AXI_BRESP : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \update_wma_data_reg[24]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    ACLK : in STD_LOGIC;
    ARESET : in STD_LOGIC;
    S1_AXI_WVALID : in STD_LOGIC;
    S_9 : in STD_LOGIC;
    \lookup_read_data_new[0,1][Valid]\ : in STD_LOGIC;
    S1_AXI_RREADY : in STD_LOGIC;
    \lookup_read_data_info[0,1][Valid]\ : in STD_LOGIC;
    \update_read_data_info[0,1][Valid]\ : in STD_LOGIC;
    S1_AXI_ARID : in STD_LOGIC_VECTOR ( 0 to 0 );
    \lookup_read_data_new[0,0][Hit]\ : in STD_LOGIC;
    queue_push9_out : in STD_LOGIC;
    \arbiter_bp_push_prt[1][Valid]\ : in STD_LOGIC;
    \arbiter_bp_push_prt[1][Early]\ : in STD_LOGIC;
    \arbiter_bp_push_prt[1][Barrier]\ : in STD_LOGIC;
    S1_AXI_AWID : in STD_LOGIC_VECTOR ( 0 to 0 );
    S1_AXI_WLAST : in STD_LOGIC;
    wr_port_data_ready : in STD_LOGIC;
    S1_AXI_AWVALID : in STD_LOGIC;
    wr_port_ready : in STD_LOGIC;
    rd_port_ready : in STD_LOGIC;
    S1_AXI_ARVALID : in STD_LOGIC;
    \r_hit_read_fifo_addr_reg[0]\ : in STD_LOGIC;
    \r_miss_read_fifo_addr_reg[0]\ : in STD_LOGIC;
    update_ext_bresp_any : in STD_LOGIC;
    \bs_port_num_reg[0]\ : in STD_LOGIC;
    S1_AXI_BREADY : in STD_LOGIC;
    wm_port : in STD_LOGIC;
    \access_data_info[0,0][Valid]\ : in STD_LOGIC;
    \access_data_info[0,0][Last]\ : in STD_LOGIC;
    \wr_port_data_info_reg[0][Data][31]_0\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    lu_check_valid : in STD_LOGIC;
    \lu_check_info_reg[Port_Num][0]\ : in STD_LOGIC;
    \read_data_status[0,0][Hit_Full]\ : in STD_LOGIC;
    lud_reg_port_num : in STD_LOGIC;
    \lu_mem_info_reg[Port_Num][0]\ : in STD_LOGIC;
    \read_info_status[0,0][Full]\ : in STD_LOGIC;
    p_162_in : in STD_LOGIC;
    lookup_restart_mem : in STD_LOGIC;
    \read_info_status[0,0][Almost_Full]\ : in STD_LOGIC;
    M0_AXI_RRESP : in STD_LOGIC_VECTOR ( 1 downto 0 );
    access_piperun : in STD_LOGIC;
    rd_port_ready_cmb_1 : in STD_LOGIC;
    S1_AXI_WSTRB : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S1_AXI_WDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \bs_src_reg[0]\ : in STD_LOGIC;
    \bs_src_reg[0]_0\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_system_cache_0_0_sc_s_axi_opt_interface__parameterized1\ : entity is "sc_s_axi_opt_interface";
end \design_1_system_cache_0_0_sc_s_axi_opt_interface__parameterized1\;

architecture STRUCTURE of \design_1_system_cache_0_0_sc_s_axi_opt_interface__parameterized1\ is
  signal ARESET_I : STD_LOGIC;
  signal FIFO_BP_Pointer_n_5 : STD_LOGIC;
  signal FIFO_BP_Pointer_n_6 : STD_LOGIC;
  signal FIFO_BP_Pointer_n_8 : STD_LOGIC;
  signal FIFO_BP_Pointer_n_9 : STD_LOGIC;
  signal FIFO_W_Pointer_n_4 : STD_LOGIC;
  signal FIFO_W_Pointer_n_7 : STD_LOGIC;
  signal \^s1_axi_bresp\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \^s1_axi_bvalid\ : STD_LOGIC;
  signal \access_data_info[0,1][Data]\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \^access_data_info[0,1][last]\ : STD_LOGIC;
  signal \bip_fifo_mem_reg[15][ID][0]_srl16_n_0\ : STD_LOGIC;
  signal bip_read_fifo_addr : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \bp_fifo_mem_reg[15][Barrier][-1111111111]_srl16_n_0\ : STD_LOGIC;
  signal \bp_fifo_mem_reg[15][Early][-1111111111]_srl16_n_0\ : STD_LOGIC;
  signal bp_read_fifo_addr : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal fit_vec : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal lopt : STD_LOGIC;
  signal lopt_1 : STD_LOGIC;
  signal lopt_2 : STD_LOGIC;
  signal lopt_3 : STD_LOGIC;
  signal lopt_4 : STD_LOGIC;
  signal queue_pop7_out : STD_LOGIC;
  signal queue_push : STD_LOGIC;
  signal \w_fifo_mem_reg[15][Data][0]_srl16_n_0\ : STD_LOGIC;
  signal \w_fifo_mem_reg[15][Data][10]_srl16_n_0\ : STD_LOGIC;
  signal \w_fifo_mem_reg[15][Data][11]_srl16_n_0\ : STD_LOGIC;
  signal \w_fifo_mem_reg[15][Data][12]_srl16_n_0\ : STD_LOGIC;
  signal \w_fifo_mem_reg[15][Data][13]_srl16_n_0\ : STD_LOGIC;
  signal \w_fifo_mem_reg[15][Data][14]_srl16_n_0\ : STD_LOGIC;
  signal \w_fifo_mem_reg[15][Data][15]_srl16_n_0\ : STD_LOGIC;
  signal \w_fifo_mem_reg[15][Data][16]_srl16_n_0\ : STD_LOGIC;
  signal \w_fifo_mem_reg[15][Data][17]_srl16_n_0\ : STD_LOGIC;
  signal \w_fifo_mem_reg[15][Data][18]_srl16_n_0\ : STD_LOGIC;
  signal \w_fifo_mem_reg[15][Data][19]_srl16_n_0\ : STD_LOGIC;
  signal \w_fifo_mem_reg[15][Data][1]_srl16_n_0\ : STD_LOGIC;
  signal \w_fifo_mem_reg[15][Data][20]_srl16_n_0\ : STD_LOGIC;
  signal \w_fifo_mem_reg[15][Data][21]_srl16_n_0\ : STD_LOGIC;
  signal \w_fifo_mem_reg[15][Data][22]_srl16_n_0\ : STD_LOGIC;
  signal \w_fifo_mem_reg[15][Data][23]_srl16_n_0\ : STD_LOGIC;
  signal \w_fifo_mem_reg[15][Data][24]_srl16_n_0\ : STD_LOGIC;
  signal \w_fifo_mem_reg[15][Data][25]_srl16_n_0\ : STD_LOGIC;
  signal \w_fifo_mem_reg[15][Data][26]_srl16_n_0\ : STD_LOGIC;
  signal \w_fifo_mem_reg[15][Data][27]_srl16_n_0\ : STD_LOGIC;
  signal \w_fifo_mem_reg[15][Data][28]_srl16_n_0\ : STD_LOGIC;
  signal \w_fifo_mem_reg[15][Data][29]_srl16_n_0\ : STD_LOGIC;
  signal \w_fifo_mem_reg[15][Data][2]_srl16_n_0\ : STD_LOGIC;
  signal \w_fifo_mem_reg[15][Data][30]_srl16_n_0\ : STD_LOGIC;
  signal \w_fifo_mem_reg[15][Data][31]_srl16_n_0\ : STD_LOGIC;
  signal \w_fifo_mem_reg[15][Data][3]_srl16_n_0\ : STD_LOGIC;
  signal \w_fifo_mem_reg[15][Data][4]_srl16_n_0\ : STD_LOGIC;
  signal \w_fifo_mem_reg[15][Data][5]_srl16_n_0\ : STD_LOGIC;
  signal \w_fifo_mem_reg[15][Data][6]_srl16_n_0\ : STD_LOGIC;
  signal \w_fifo_mem_reg[15][Data][7]_srl16_n_0\ : STD_LOGIC;
  signal \w_fifo_mem_reg[15][Data][8]_srl16_n_0\ : STD_LOGIC;
  signal \w_fifo_mem_reg[15][Data][9]_srl16_n_0\ : STD_LOGIC;
  signal \w_fifo_mem_reg[15][Last][-1111111111]_srl16_n_0\ : STD_LOGIC;
  signal w_pop : STD_LOGIC;
  signal w_pop_part : STD_LOGIC;
  signal w_read_fifo_addr : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal w_ready : STD_LOGIC;
  signal wc_fifo_empty : STD_LOGIC;
  signal \^wr_port_data_valid_i_reg_0\ : STD_LOGIC;
  attribute C_CE_LOW : string;
  attribute C_CE_LOW of Reset_Inst : label is "1'b0";
  attribute C_IS_SET : string;
  attribute C_IS_SET of Reset_Inst : label is "1'b0";
  attribute C_NUM_CE : integer;
  attribute C_NUM_CE of Reset_Inst : label is 1;
  attribute C_TARGET : integer;
  attribute C_TARGET of Reset_Inst : label is 3;
  attribute DONT_TOUCH : boolean;
  attribute DONT_TOUCH of Reset_Inst : label is std.standard.true;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \Use_FPGA.Cnt_Bit_Gen[0].No_Prot.First_Bit.LUT_Inst_i_5\ : label is "soft_lutpair172";
  attribute srl_bus_name : string;
  attribute srl_bus_name of \bip_fifo_mem_reg[15][ID][0]_srl16\ : label is "U0/\FE/Use_Port_1.AXI_1/bip_fifo_mem_reg[15][ID] ";
  attribute srl_name : string;
  attribute srl_name of \bip_fifo_mem_reg[15][ID][0]_srl16\ : label is "U0/\FE/Use_Port_1.AXI_1/bip_fifo_mem_reg[15][ID][0]_srl16 ";
  attribute srl_bus_name of \bp_fifo_mem_reg[15][Barrier][-1111111111]_srl16\ : label is "U0/\FE/Use_Port_1.AXI_1/bp_fifo_mem_reg[15][Barrier] ";
  attribute srl_name of \bp_fifo_mem_reg[15][Barrier][-1111111111]_srl16\ : label is "U0/\FE/Use_Port_1.AXI_1/bp_fifo_mem_reg[15][Barrier][-1111111111]_srl16 ";
  attribute srl_bus_name of \bp_fifo_mem_reg[15][Early][-1111111111]_srl16\ : label is "U0/\FE/Use_Port_1.AXI_1/bp_fifo_mem_reg[15][Early] ";
  attribute srl_name of \bp_fifo_mem_reg[15][Early][-1111111111]_srl16\ : label is "U0/\FE/Use_Port_1.AXI_1/bp_fifo_mem_reg[15][Early][-1111111111]_srl16 ";
  attribute SOFT_HLUTNM of update_wm_pop_normal_hold_i_2 : label is "soft_lutpair172";
  attribute SOFT_HLUTNM of \update_wma_data[0]_i_1\ : label is "soft_lutpair173";
  attribute SOFT_HLUTNM of \update_wma_data[10]_i_1\ : label is "soft_lutpair178";
  attribute SOFT_HLUTNM of \update_wma_data[11]_i_1\ : label is "soft_lutpair178";
  attribute SOFT_HLUTNM of \update_wma_data[12]_i_1\ : label is "soft_lutpair179";
  attribute SOFT_HLUTNM of \update_wma_data[13]_i_1\ : label is "soft_lutpair179";
  attribute SOFT_HLUTNM of \update_wma_data[14]_i_1\ : label is "soft_lutpair180";
  attribute SOFT_HLUTNM of \update_wma_data[15]_i_2\ : label is "soft_lutpair180";
  attribute SOFT_HLUTNM of \update_wma_data[16]_i_1\ : label is "soft_lutpair181";
  attribute SOFT_HLUTNM of \update_wma_data[17]_i_1\ : label is "soft_lutpair181";
  attribute SOFT_HLUTNM of \update_wma_data[18]_i_1\ : label is "soft_lutpair182";
  attribute SOFT_HLUTNM of \update_wma_data[19]_i_1\ : label is "soft_lutpair182";
  attribute SOFT_HLUTNM of \update_wma_data[1]_i_1\ : label is "soft_lutpair173";
  attribute SOFT_HLUTNM of \update_wma_data[20]_i_1\ : label is "soft_lutpair183";
  attribute SOFT_HLUTNM of \update_wma_data[21]_i_1\ : label is "soft_lutpair183";
  attribute SOFT_HLUTNM of \update_wma_data[22]_i_1\ : label is "soft_lutpair184";
  attribute SOFT_HLUTNM of \update_wma_data[23]_i_2\ : label is "soft_lutpair184";
  attribute SOFT_HLUTNM of \update_wma_data[24]_i_1\ : label is "soft_lutpair185";
  attribute SOFT_HLUTNM of \update_wma_data[25]_i_1\ : label is "soft_lutpair185";
  attribute SOFT_HLUTNM of \update_wma_data[26]_i_1\ : label is "soft_lutpair186";
  attribute SOFT_HLUTNM of \update_wma_data[27]_i_1\ : label is "soft_lutpair186";
  attribute SOFT_HLUTNM of \update_wma_data[28]_i_1\ : label is "soft_lutpair187";
  attribute SOFT_HLUTNM of \update_wma_data[29]_i_1\ : label is "soft_lutpair187";
  attribute SOFT_HLUTNM of \update_wma_data[2]_i_1\ : label is "soft_lutpair174";
  attribute SOFT_HLUTNM of \update_wma_data[30]_i_1\ : label is "soft_lutpair188";
  attribute SOFT_HLUTNM of \update_wma_data[31]_i_2\ : label is "soft_lutpair188";
  attribute SOFT_HLUTNM of \update_wma_data[3]_i_1\ : label is "soft_lutpair174";
  attribute SOFT_HLUTNM of \update_wma_data[4]_i_1\ : label is "soft_lutpair175";
  attribute SOFT_HLUTNM of \update_wma_data[5]_i_1\ : label is "soft_lutpair175";
  attribute SOFT_HLUTNM of \update_wma_data[6]_i_1\ : label is "soft_lutpair176";
  attribute SOFT_HLUTNM of \update_wma_data[7]_i_2\ : label is "soft_lutpair176";
  attribute SOFT_HLUTNM of \update_wma_data[8]_i_1\ : label is "soft_lutpair177";
  attribute SOFT_HLUTNM of \update_wma_data[9]_i_1\ : label is "soft_lutpair177";
  attribute srl_bus_name of \w_fifo_mem_reg[15][BE][0]_srl16\ : label is "U0/\FE/Use_Port_1.AXI_1/w_fifo_mem_reg[15][BE] ";
  attribute srl_name of \w_fifo_mem_reg[15][BE][0]_srl16\ : label is "U0/\FE/Use_Port_1.AXI_1/w_fifo_mem_reg[15][BE][0]_srl16 ";
  attribute srl_bus_name of \w_fifo_mem_reg[15][BE][1]_srl16\ : label is "U0/\FE/Use_Port_1.AXI_1/w_fifo_mem_reg[15][BE] ";
  attribute srl_name of \w_fifo_mem_reg[15][BE][1]_srl16\ : label is "U0/\FE/Use_Port_1.AXI_1/w_fifo_mem_reg[15][BE][1]_srl16 ";
  attribute srl_bus_name of \w_fifo_mem_reg[15][BE][2]_srl16\ : label is "U0/\FE/Use_Port_1.AXI_1/w_fifo_mem_reg[15][BE] ";
  attribute srl_name of \w_fifo_mem_reg[15][BE][2]_srl16\ : label is "U0/\FE/Use_Port_1.AXI_1/w_fifo_mem_reg[15][BE][2]_srl16 ";
  attribute srl_bus_name of \w_fifo_mem_reg[15][BE][3]_srl16\ : label is "U0/\FE/Use_Port_1.AXI_1/w_fifo_mem_reg[15][BE] ";
  attribute srl_name of \w_fifo_mem_reg[15][BE][3]_srl16\ : label is "U0/\FE/Use_Port_1.AXI_1/w_fifo_mem_reg[15][BE][3]_srl16 ";
  attribute srl_bus_name of \w_fifo_mem_reg[15][Data][0]_srl16\ : label is "U0/\FE/Use_Port_1.AXI_1/w_fifo_mem_reg[15][Data] ";
  attribute srl_name of \w_fifo_mem_reg[15][Data][0]_srl16\ : label is "U0/\FE/Use_Port_1.AXI_1/w_fifo_mem_reg[15][Data][0]_srl16 ";
  attribute srl_bus_name of \w_fifo_mem_reg[15][Data][10]_srl16\ : label is "U0/\FE/Use_Port_1.AXI_1/w_fifo_mem_reg[15][Data] ";
  attribute srl_name of \w_fifo_mem_reg[15][Data][10]_srl16\ : label is "U0/\FE/Use_Port_1.AXI_1/w_fifo_mem_reg[15][Data][10]_srl16 ";
  attribute srl_bus_name of \w_fifo_mem_reg[15][Data][11]_srl16\ : label is "U0/\FE/Use_Port_1.AXI_1/w_fifo_mem_reg[15][Data] ";
  attribute srl_name of \w_fifo_mem_reg[15][Data][11]_srl16\ : label is "U0/\FE/Use_Port_1.AXI_1/w_fifo_mem_reg[15][Data][11]_srl16 ";
  attribute srl_bus_name of \w_fifo_mem_reg[15][Data][12]_srl16\ : label is "U0/\FE/Use_Port_1.AXI_1/w_fifo_mem_reg[15][Data] ";
  attribute srl_name of \w_fifo_mem_reg[15][Data][12]_srl16\ : label is "U0/\FE/Use_Port_1.AXI_1/w_fifo_mem_reg[15][Data][12]_srl16 ";
  attribute srl_bus_name of \w_fifo_mem_reg[15][Data][13]_srl16\ : label is "U0/\FE/Use_Port_1.AXI_1/w_fifo_mem_reg[15][Data] ";
  attribute srl_name of \w_fifo_mem_reg[15][Data][13]_srl16\ : label is "U0/\FE/Use_Port_1.AXI_1/w_fifo_mem_reg[15][Data][13]_srl16 ";
  attribute srl_bus_name of \w_fifo_mem_reg[15][Data][14]_srl16\ : label is "U0/\FE/Use_Port_1.AXI_1/w_fifo_mem_reg[15][Data] ";
  attribute srl_name of \w_fifo_mem_reg[15][Data][14]_srl16\ : label is "U0/\FE/Use_Port_1.AXI_1/w_fifo_mem_reg[15][Data][14]_srl16 ";
  attribute srl_bus_name of \w_fifo_mem_reg[15][Data][15]_srl16\ : label is "U0/\FE/Use_Port_1.AXI_1/w_fifo_mem_reg[15][Data] ";
  attribute srl_name of \w_fifo_mem_reg[15][Data][15]_srl16\ : label is "U0/\FE/Use_Port_1.AXI_1/w_fifo_mem_reg[15][Data][15]_srl16 ";
  attribute srl_bus_name of \w_fifo_mem_reg[15][Data][16]_srl16\ : label is "U0/\FE/Use_Port_1.AXI_1/w_fifo_mem_reg[15][Data] ";
  attribute srl_name of \w_fifo_mem_reg[15][Data][16]_srl16\ : label is "U0/\FE/Use_Port_1.AXI_1/w_fifo_mem_reg[15][Data][16]_srl16 ";
  attribute srl_bus_name of \w_fifo_mem_reg[15][Data][17]_srl16\ : label is "U0/\FE/Use_Port_1.AXI_1/w_fifo_mem_reg[15][Data] ";
  attribute srl_name of \w_fifo_mem_reg[15][Data][17]_srl16\ : label is "U0/\FE/Use_Port_1.AXI_1/w_fifo_mem_reg[15][Data][17]_srl16 ";
  attribute srl_bus_name of \w_fifo_mem_reg[15][Data][18]_srl16\ : label is "U0/\FE/Use_Port_1.AXI_1/w_fifo_mem_reg[15][Data] ";
  attribute srl_name of \w_fifo_mem_reg[15][Data][18]_srl16\ : label is "U0/\FE/Use_Port_1.AXI_1/w_fifo_mem_reg[15][Data][18]_srl16 ";
  attribute srl_bus_name of \w_fifo_mem_reg[15][Data][19]_srl16\ : label is "U0/\FE/Use_Port_1.AXI_1/w_fifo_mem_reg[15][Data] ";
  attribute srl_name of \w_fifo_mem_reg[15][Data][19]_srl16\ : label is "U0/\FE/Use_Port_1.AXI_1/w_fifo_mem_reg[15][Data][19]_srl16 ";
  attribute srl_bus_name of \w_fifo_mem_reg[15][Data][1]_srl16\ : label is "U0/\FE/Use_Port_1.AXI_1/w_fifo_mem_reg[15][Data] ";
  attribute srl_name of \w_fifo_mem_reg[15][Data][1]_srl16\ : label is "U0/\FE/Use_Port_1.AXI_1/w_fifo_mem_reg[15][Data][1]_srl16 ";
  attribute srl_bus_name of \w_fifo_mem_reg[15][Data][20]_srl16\ : label is "U0/\FE/Use_Port_1.AXI_1/w_fifo_mem_reg[15][Data] ";
  attribute srl_name of \w_fifo_mem_reg[15][Data][20]_srl16\ : label is "U0/\FE/Use_Port_1.AXI_1/w_fifo_mem_reg[15][Data][20]_srl16 ";
  attribute srl_bus_name of \w_fifo_mem_reg[15][Data][21]_srl16\ : label is "U0/\FE/Use_Port_1.AXI_1/w_fifo_mem_reg[15][Data] ";
  attribute srl_name of \w_fifo_mem_reg[15][Data][21]_srl16\ : label is "U0/\FE/Use_Port_1.AXI_1/w_fifo_mem_reg[15][Data][21]_srl16 ";
  attribute srl_bus_name of \w_fifo_mem_reg[15][Data][22]_srl16\ : label is "U0/\FE/Use_Port_1.AXI_1/w_fifo_mem_reg[15][Data] ";
  attribute srl_name of \w_fifo_mem_reg[15][Data][22]_srl16\ : label is "U0/\FE/Use_Port_1.AXI_1/w_fifo_mem_reg[15][Data][22]_srl16 ";
  attribute srl_bus_name of \w_fifo_mem_reg[15][Data][23]_srl16\ : label is "U0/\FE/Use_Port_1.AXI_1/w_fifo_mem_reg[15][Data] ";
  attribute srl_name of \w_fifo_mem_reg[15][Data][23]_srl16\ : label is "U0/\FE/Use_Port_1.AXI_1/w_fifo_mem_reg[15][Data][23]_srl16 ";
  attribute srl_bus_name of \w_fifo_mem_reg[15][Data][24]_srl16\ : label is "U0/\FE/Use_Port_1.AXI_1/w_fifo_mem_reg[15][Data] ";
  attribute srl_name of \w_fifo_mem_reg[15][Data][24]_srl16\ : label is "U0/\FE/Use_Port_1.AXI_1/w_fifo_mem_reg[15][Data][24]_srl16 ";
  attribute srl_bus_name of \w_fifo_mem_reg[15][Data][25]_srl16\ : label is "U0/\FE/Use_Port_1.AXI_1/w_fifo_mem_reg[15][Data] ";
  attribute srl_name of \w_fifo_mem_reg[15][Data][25]_srl16\ : label is "U0/\FE/Use_Port_1.AXI_1/w_fifo_mem_reg[15][Data][25]_srl16 ";
  attribute srl_bus_name of \w_fifo_mem_reg[15][Data][26]_srl16\ : label is "U0/\FE/Use_Port_1.AXI_1/w_fifo_mem_reg[15][Data] ";
  attribute srl_name of \w_fifo_mem_reg[15][Data][26]_srl16\ : label is "U0/\FE/Use_Port_1.AXI_1/w_fifo_mem_reg[15][Data][26]_srl16 ";
  attribute srl_bus_name of \w_fifo_mem_reg[15][Data][27]_srl16\ : label is "U0/\FE/Use_Port_1.AXI_1/w_fifo_mem_reg[15][Data] ";
  attribute srl_name of \w_fifo_mem_reg[15][Data][27]_srl16\ : label is "U0/\FE/Use_Port_1.AXI_1/w_fifo_mem_reg[15][Data][27]_srl16 ";
  attribute srl_bus_name of \w_fifo_mem_reg[15][Data][28]_srl16\ : label is "U0/\FE/Use_Port_1.AXI_1/w_fifo_mem_reg[15][Data] ";
  attribute srl_name of \w_fifo_mem_reg[15][Data][28]_srl16\ : label is "U0/\FE/Use_Port_1.AXI_1/w_fifo_mem_reg[15][Data][28]_srl16 ";
  attribute srl_bus_name of \w_fifo_mem_reg[15][Data][29]_srl16\ : label is "U0/\FE/Use_Port_1.AXI_1/w_fifo_mem_reg[15][Data] ";
  attribute srl_name of \w_fifo_mem_reg[15][Data][29]_srl16\ : label is "U0/\FE/Use_Port_1.AXI_1/w_fifo_mem_reg[15][Data][29]_srl16 ";
  attribute srl_bus_name of \w_fifo_mem_reg[15][Data][2]_srl16\ : label is "U0/\FE/Use_Port_1.AXI_1/w_fifo_mem_reg[15][Data] ";
  attribute srl_name of \w_fifo_mem_reg[15][Data][2]_srl16\ : label is "U0/\FE/Use_Port_1.AXI_1/w_fifo_mem_reg[15][Data][2]_srl16 ";
  attribute srl_bus_name of \w_fifo_mem_reg[15][Data][30]_srl16\ : label is "U0/\FE/Use_Port_1.AXI_1/w_fifo_mem_reg[15][Data] ";
  attribute srl_name of \w_fifo_mem_reg[15][Data][30]_srl16\ : label is "U0/\FE/Use_Port_1.AXI_1/w_fifo_mem_reg[15][Data][30]_srl16 ";
  attribute srl_bus_name of \w_fifo_mem_reg[15][Data][31]_srl16\ : label is "U0/\FE/Use_Port_1.AXI_1/w_fifo_mem_reg[15][Data] ";
  attribute srl_name of \w_fifo_mem_reg[15][Data][31]_srl16\ : label is "U0/\FE/Use_Port_1.AXI_1/w_fifo_mem_reg[15][Data][31]_srl16 ";
  attribute srl_bus_name of \w_fifo_mem_reg[15][Data][3]_srl16\ : label is "U0/\FE/Use_Port_1.AXI_1/w_fifo_mem_reg[15][Data] ";
  attribute srl_name of \w_fifo_mem_reg[15][Data][3]_srl16\ : label is "U0/\FE/Use_Port_1.AXI_1/w_fifo_mem_reg[15][Data][3]_srl16 ";
  attribute srl_bus_name of \w_fifo_mem_reg[15][Data][4]_srl16\ : label is "U0/\FE/Use_Port_1.AXI_1/w_fifo_mem_reg[15][Data] ";
  attribute srl_name of \w_fifo_mem_reg[15][Data][4]_srl16\ : label is "U0/\FE/Use_Port_1.AXI_1/w_fifo_mem_reg[15][Data][4]_srl16 ";
  attribute srl_bus_name of \w_fifo_mem_reg[15][Data][5]_srl16\ : label is "U0/\FE/Use_Port_1.AXI_1/w_fifo_mem_reg[15][Data] ";
  attribute srl_name of \w_fifo_mem_reg[15][Data][5]_srl16\ : label is "U0/\FE/Use_Port_1.AXI_1/w_fifo_mem_reg[15][Data][5]_srl16 ";
  attribute srl_bus_name of \w_fifo_mem_reg[15][Data][6]_srl16\ : label is "U0/\FE/Use_Port_1.AXI_1/w_fifo_mem_reg[15][Data] ";
  attribute srl_name of \w_fifo_mem_reg[15][Data][6]_srl16\ : label is "U0/\FE/Use_Port_1.AXI_1/w_fifo_mem_reg[15][Data][6]_srl16 ";
  attribute srl_bus_name of \w_fifo_mem_reg[15][Data][7]_srl16\ : label is "U0/\FE/Use_Port_1.AXI_1/w_fifo_mem_reg[15][Data] ";
  attribute srl_name of \w_fifo_mem_reg[15][Data][7]_srl16\ : label is "U0/\FE/Use_Port_1.AXI_1/w_fifo_mem_reg[15][Data][7]_srl16 ";
  attribute srl_bus_name of \w_fifo_mem_reg[15][Data][8]_srl16\ : label is "U0/\FE/Use_Port_1.AXI_1/w_fifo_mem_reg[15][Data] ";
  attribute srl_name of \w_fifo_mem_reg[15][Data][8]_srl16\ : label is "U0/\FE/Use_Port_1.AXI_1/w_fifo_mem_reg[15][Data][8]_srl16 ";
  attribute srl_bus_name of \w_fifo_mem_reg[15][Data][9]_srl16\ : label is "U0/\FE/Use_Port_1.AXI_1/w_fifo_mem_reg[15][Data] ";
  attribute srl_name of \w_fifo_mem_reg[15][Data][9]_srl16\ : label is "U0/\FE/Use_Port_1.AXI_1/w_fifo_mem_reg[15][Data][9]_srl16 ";
  attribute srl_bus_name of \w_fifo_mem_reg[15][Last][-1111111111]_srl16\ : label is "U0/\FE/Use_Port_1.AXI_1/w_fifo_mem_reg[15][Last] ";
  attribute srl_name of \w_fifo_mem_reg[15][Last][-1111111111]_srl16\ : label is "U0/\FE/Use_Port_1.AXI_1/w_fifo_mem_reg[15][Last][-1111111111]_srl16 ";
begin
  S1_AXI_BRESP(1 downto 0) <= \^s1_axi_bresp\(1 downto 0);
  S1_AXI_BVALID <= \^s1_axi_bvalid\;
  \access_data_info[0,1][Last]\ <= \^access_data_info[0,1][last]\;
  wr_port_data_valid_i_reg_0 <= \^wr_port_data_valid_i_reg_0\;
FIFO_BIP_Pointer: entity work.\design_1_system_cache_0_0_sc_srl_fifo_counter__parameterized7\
     port map (
      ACLK => ACLK,
      Q => ARESET_I,
      S1_AXI_AWVALID => S1_AXI_AWVALID,
      \Use_FPGA.Almost_Full_Inst_0\ => queue_full,
      bip_read_fifo_addr(3 downto 0) => bip_read_fifo_addr(3 downto 0),
      dvm_2nd_part_reg => dvm_2nd_part_reg,
      queue_pop7_out => queue_pop7_out,
      queue_push9_out => queue_push9_out,
      wr_port_ready => wr_port_ready
    );
FIFO_BP_Pointer: entity work.\design_1_system_cache_0_0_sc_srl_fifo_counter__parameterized7_0\
     port map (
      ACLK => ACLK,
      Q => ARESET_I,
      S1_AXI_BREADY => S1_AXI_BREADY,
      S1_AXI_BRESP(1 downto 0) => \^s1_axi_bresp\(1 downto 0),
      \S_AXI_BRESP_reg[0]\ => FIFO_BP_Pointer_n_9,
      \S_AXI_BRESP_reg[1]\ => FIFO_BP_Pointer_n_8,
      S_AXI_BVALID_I_reg => FIFO_BP_Pointer_n_5,
      S_AXI_BVALID_I_reg_0 => \^s1_axi_bvalid\,
      \Use_FPGA.Almost_Empty_Inst_0\ => FIFO_BP_Pointer_n_6,
      \Use_Reg_Ctrl.queue_exist_i_reg\ => \Use_Reg_Ctrl.queue_exist_i_reg_0\,
      \arbiter_bp_push_i_reg[1][Valid]\ => \bp_fifo_mem_reg[15][Early][-1111111111]_srl16_n_0\,
      \arbiter_bp_push_i_reg[1][Valid]_0\ => \bp_fifo_mem_reg[15][Barrier][-1111111111]_srl16_n_0\,
      \arbiter_bp_push_prt[1][Valid]\ => \arbiter_bp_push_prt[1][Valid]\,
      bp_read_fifo_addr(3 downto 0) => bp_read_fifo_addr(3 downto 0),
      \bs_port_num_reg[0]\ => \bs_port_num_reg[0]\,
      \bs_src_reg[0]\ => \bs_src_reg[0]\,
      \bs_src_reg[0]_0\ => \bs_src_reg[0]_0\,
      queue_pop7_out => queue_pop7_out,
      update_ext_bresp_any => update_ext_bresp_any,
      wc_fifo_empty => wc_fifo_empty
    );
FIFO_WC_Pointer: entity work.\design_1_system_cache_0_0_sc_srl_fifo_counter__parameterized1\
     port map (
      ACLK => ACLK,
      Q => ARESET_I,
      S1_AXI_WLAST => S1_AXI_WLAST,
      \Use_FPGA.Full_Inst\ => FIFO_W_Pointer_n_7,
      \arbiter_bp_push_i_reg[1][Valid]\ => \bp_fifo_mem_reg[15][Barrier][-1111111111]_srl16_n_0\,
      \bs_port_num_reg[0]\ => FIFO_BP_Pointer_n_6,
      queue_pop7_out => queue_pop7_out,
      queue_push => queue_push,
      wc_fifo_empty => wc_fifo_empty
    );
FIFO_W_Pointer: entity work.design_1_system_cache_0_0_sc_srl_fifo_counter
     port map (
      ACLK => ACLK,
      Q => ARESET_I,
      S1_AXI_WLAST => S1_AXI_WLAST,
      S1_AXI_WREADY => S1_AXI_WREADY,
      S1_AXI_WVALID => S1_AXI_WVALID,
      queue_push => queue_push,
      sel => FIFO_W_Pointer_n_7,
      w_pop => w_pop,
      w_read_fifo_addr(3 downto 0) => w_read_fifo_addr(3 downto 0),
      wr_port_data_ready => wr_port_data_ready,
      wr_port_data_valid_i_reg => FIFO_W_Pointer_n_4,
      wr_port_data_valid_i_reg_0 => \^wr_port_data_valid_i_reg_0\
    );
\Not_Using_XPM.Using_BRAM.Native.Using_B36_Sx.The_BRAMs[0].RAMB36_I1_i_25__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \access_data_info[0,1][Data]\(7),
      I1 => \lu_check_info_reg[Port_Num][0]\,
      I2 => \wr_port_data_info_reg[0][Data][31]_0\(7),
      O => DATA_INA(7)
    );
\Not_Using_XPM.Using_BRAM.Native.Using_B36_Sx.The_BRAMs[0].RAMB36_I1_i_26__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \access_data_info[0,1][Data]\(6),
      I1 => \lu_check_info_reg[Port_Num][0]\,
      I2 => \wr_port_data_info_reg[0][Data][31]_0\(6),
      O => DATA_INA(6)
    );
\Not_Using_XPM.Using_BRAM.Native.Using_B36_Sx.The_BRAMs[0].RAMB36_I1_i_27__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \access_data_info[0,1][Data]\(5),
      I1 => \lu_check_info_reg[Port_Num][0]\,
      I2 => \wr_port_data_info_reg[0][Data][31]_0\(5),
      O => DATA_INA(5)
    );
\Not_Using_XPM.Using_BRAM.Native.Using_B36_Sx.The_BRAMs[0].RAMB36_I1_i_28__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \access_data_info[0,1][Data]\(4),
      I1 => \lu_check_info_reg[Port_Num][0]\,
      I2 => \wr_port_data_info_reg[0][Data][31]_0\(4),
      O => DATA_INA(4)
    );
\Not_Using_XPM.Using_BRAM.Native.Using_B36_Sx.The_BRAMs[0].RAMB36_I1_i_29__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \access_data_info[0,1][Data]\(3),
      I1 => \lu_check_info_reg[Port_Num][0]\,
      I2 => \wr_port_data_info_reg[0][Data][31]_0\(3),
      O => DATA_INA(3)
    );
\Not_Using_XPM.Using_BRAM.Native.Using_B36_Sx.The_BRAMs[0].RAMB36_I1_i_30__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \access_data_info[0,1][Data]\(2),
      I1 => \lu_check_info_reg[Port_Num][0]\,
      I2 => \wr_port_data_info_reg[0][Data][31]_0\(2),
      O => DATA_INA(2)
    );
\Not_Using_XPM.Using_BRAM.Native.Using_B36_Sx.The_BRAMs[0].RAMB36_I1_i_31__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \access_data_info[0,1][Data]\(1),
      I1 => \lu_check_info_reg[Port_Num][0]\,
      I2 => \wr_port_data_info_reg[0][Data][31]_0\(1),
      O => DATA_INA(1)
    );
\Not_Using_XPM.Using_BRAM.Native.Using_B36_Sx.The_BRAMs[0].RAMB36_I1_i_32__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \access_data_info[0,1][Data]\(0),
      I1 => \lu_check_info_reg[Port_Num][0]\,
      I2 => \wr_port_data_info_reg[0][Data][31]_0\(0),
      O => DATA_INA(0)
    );
\Not_Using_XPM.Using_BRAM.Native.Using_B36_Sx.The_BRAMs[1].RAMB36_I1_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \access_data_info[0,1][Data]\(15),
      I1 => \lu_check_info_reg[Port_Num][0]\,
      I2 => \wr_port_data_info_reg[0][Data][31]_0\(15),
      O => DATA_INA(15)
    );
\Not_Using_XPM.Using_BRAM.Native.Using_B36_Sx.The_BRAMs[1].RAMB36_I1_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \access_data_info[0,1][Data]\(14),
      I1 => \lu_check_info_reg[Port_Num][0]\,
      I2 => \wr_port_data_info_reg[0][Data][31]_0\(14),
      O => DATA_INA(14)
    );
\Not_Using_XPM.Using_BRAM.Native.Using_B36_Sx.The_BRAMs[1].RAMB36_I1_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \access_data_info[0,1][Data]\(13),
      I1 => \lu_check_info_reg[Port_Num][0]\,
      I2 => \wr_port_data_info_reg[0][Data][31]_0\(13),
      O => DATA_INA(13)
    );
\Not_Using_XPM.Using_BRAM.Native.Using_B36_Sx.The_BRAMs[1].RAMB36_I1_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \access_data_info[0,1][Data]\(12),
      I1 => \lu_check_info_reg[Port_Num][0]\,
      I2 => \wr_port_data_info_reg[0][Data][31]_0\(12),
      O => DATA_INA(12)
    );
\Not_Using_XPM.Using_BRAM.Native.Using_B36_Sx.The_BRAMs[1].RAMB36_I1_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \access_data_info[0,1][Data]\(11),
      I1 => \lu_check_info_reg[Port_Num][0]\,
      I2 => \wr_port_data_info_reg[0][Data][31]_0\(11),
      O => DATA_INA(11)
    );
\Not_Using_XPM.Using_BRAM.Native.Using_B36_Sx.The_BRAMs[1].RAMB36_I1_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \access_data_info[0,1][Data]\(10),
      I1 => \lu_check_info_reg[Port_Num][0]\,
      I2 => \wr_port_data_info_reg[0][Data][31]_0\(10),
      O => DATA_INA(10)
    );
\Not_Using_XPM.Using_BRAM.Native.Using_B36_Sx.The_BRAMs[1].RAMB36_I1_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \access_data_info[0,1][Data]\(9),
      I1 => \lu_check_info_reg[Port_Num][0]\,
      I2 => \wr_port_data_info_reg[0][Data][31]_0\(9),
      O => DATA_INA(9)
    );
\Not_Using_XPM.Using_BRAM.Native.Using_B36_Sx.The_BRAMs[1].RAMB36_I1_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \access_data_info[0,1][Data]\(8),
      I1 => \lu_check_info_reg[Port_Num][0]\,
      I2 => \wr_port_data_info_reg[0][Data][31]_0\(8),
      O => DATA_INA(8)
    );
\Not_Using_XPM.Using_BRAM.Native.Using_B36_Sx.The_BRAMs[2].RAMB36_I1_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \access_data_info[0,1][Data]\(23),
      I1 => \lu_check_info_reg[Port_Num][0]\,
      I2 => \wr_port_data_info_reg[0][Data][31]_0\(23),
      O => DATA_INA(23)
    );
\Not_Using_XPM.Using_BRAM.Native.Using_B36_Sx.The_BRAMs[2].RAMB36_I1_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \access_data_info[0,1][Data]\(22),
      I1 => \lu_check_info_reg[Port_Num][0]\,
      I2 => \wr_port_data_info_reg[0][Data][31]_0\(22),
      O => DATA_INA(22)
    );
\Not_Using_XPM.Using_BRAM.Native.Using_B36_Sx.The_BRAMs[2].RAMB36_I1_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \access_data_info[0,1][Data]\(21),
      I1 => \lu_check_info_reg[Port_Num][0]\,
      I2 => \wr_port_data_info_reg[0][Data][31]_0\(21),
      O => DATA_INA(21)
    );
\Not_Using_XPM.Using_BRAM.Native.Using_B36_Sx.The_BRAMs[2].RAMB36_I1_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \access_data_info[0,1][Data]\(20),
      I1 => \lu_check_info_reg[Port_Num][0]\,
      I2 => \wr_port_data_info_reg[0][Data][31]_0\(20),
      O => DATA_INA(20)
    );
\Not_Using_XPM.Using_BRAM.Native.Using_B36_Sx.The_BRAMs[2].RAMB36_I1_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \access_data_info[0,1][Data]\(19),
      I1 => \lu_check_info_reg[Port_Num][0]\,
      I2 => \wr_port_data_info_reg[0][Data][31]_0\(19),
      O => DATA_INA(19)
    );
\Not_Using_XPM.Using_BRAM.Native.Using_B36_Sx.The_BRAMs[2].RAMB36_I1_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \access_data_info[0,1][Data]\(18),
      I1 => \lu_check_info_reg[Port_Num][0]\,
      I2 => \wr_port_data_info_reg[0][Data][31]_0\(18),
      O => DATA_INA(18)
    );
\Not_Using_XPM.Using_BRAM.Native.Using_B36_Sx.The_BRAMs[2].RAMB36_I1_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \access_data_info[0,1][Data]\(17),
      I1 => \lu_check_info_reg[Port_Num][0]\,
      I2 => \wr_port_data_info_reg[0][Data][31]_0\(17),
      O => DATA_INA(17)
    );
\Not_Using_XPM.Using_BRAM.Native.Using_B36_Sx.The_BRAMs[2].RAMB36_I1_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \access_data_info[0,1][Data]\(16),
      I1 => \lu_check_info_reg[Port_Num][0]\,
      I2 => \wr_port_data_info_reg[0][Data][31]_0\(16),
      O => DATA_INA(16)
    );
\Not_Using_XPM.Using_BRAM.Native.Using_B36_Sx.The_BRAMs[3].RAMB36_I1_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \access_data_info[0,1][Data]\(31),
      I1 => \lu_check_info_reg[Port_Num][0]\,
      I2 => \wr_port_data_info_reg[0][Data][31]_0\(31),
      O => DATA_INA(31)
    );
\Not_Using_XPM.Using_BRAM.Native.Using_B36_Sx.The_BRAMs[3].RAMB36_I1_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \access_data_info[0,1][Data]\(30),
      I1 => \lu_check_info_reg[Port_Num][0]\,
      I2 => \wr_port_data_info_reg[0][Data][31]_0\(30),
      O => DATA_INA(30)
    );
\Not_Using_XPM.Using_BRAM.Native.Using_B36_Sx.The_BRAMs[3].RAMB36_I1_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \access_data_info[0,1][Data]\(29),
      I1 => \lu_check_info_reg[Port_Num][0]\,
      I2 => \wr_port_data_info_reg[0][Data][31]_0\(29),
      O => DATA_INA(29)
    );
\Not_Using_XPM.Using_BRAM.Native.Using_B36_Sx.The_BRAMs[3].RAMB36_I1_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \access_data_info[0,1][Data]\(28),
      I1 => \lu_check_info_reg[Port_Num][0]\,
      I2 => \wr_port_data_info_reg[0][Data][31]_0\(28),
      O => DATA_INA(28)
    );
\Not_Using_XPM.Using_BRAM.Native.Using_B36_Sx.The_BRAMs[3].RAMB36_I1_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \access_data_info[0,1][Data]\(27),
      I1 => \lu_check_info_reg[Port_Num][0]\,
      I2 => \wr_port_data_info_reg[0][Data][31]_0\(27),
      O => DATA_INA(27)
    );
\Not_Using_XPM.Using_BRAM.Native.Using_B36_Sx.The_BRAMs[3].RAMB36_I1_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \access_data_info[0,1][Data]\(26),
      I1 => \lu_check_info_reg[Port_Num][0]\,
      I2 => \wr_port_data_info_reg[0][Data][31]_0\(26),
      O => DATA_INA(26)
    );
\Not_Using_XPM.Using_BRAM.Native.Using_B36_Sx.The_BRAMs[3].RAMB36_I1_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \access_data_info[0,1][Data]\(25),
      I1 => \lu_check_info_reg[Port_Num][0]\,
      I2 => \wr_port_data_info_reg[0][Data][31]_0\(25),
      O => DATA_INA(25)
    );
\Not_Using_XPM.Using_BRAM.Native.Using_B36_Sx.The_BRAMs[3].RAMB36_I1_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \access_data_info[0,1][Data]\(24),
      I1 => \lu_check_info_reg[Port_Num][0]\,
      I2 => \wr_port_data_info_reg[0][Data][31]_0\(24),
      O => DATA_INA(24)
    );
R_Channel: entity work.design_1_system_cache_0_0_sc_s_axi_r_channel
     port map (
      ACLK => ACLK,
      A_N => A_N,
      E(0) => E(0),
      M0_AXI_RRESP(1 downto 0) => M0_AXI_RRESP(1 downto 0),
      Q => ARESET_I,
      S => S,
      S1_AXI_ARID(0) => S1_AXI_ARID(0),
      S1_AXI_ARREADY => S1_AXI_ARREADY,
      S1_AXI_ARVALID => S1_AXI_ARVALID,
      S1_AXI_RID(0) => S1_AXI_RID(0),
      S1_AXI_RREADY => S1_AXI_RREADY,
      \S1_AXI_RRESP[1]\(1 downto 0) => \S1_AXI_RRESP[1]\(1 downto 0),
      S1_AXI_RVALID => S1_AXI_RVALID,
      S_5 => S_5,
      \Use_FPGA.Use_Normal_Line.Line_Fit_Inst\ => read_req_ready,
      \Use_FPGA_2.S_AXI_RVALID_reg_0\ => \Use_FPGA_2.S_AXI_RVALID_reg\,
      \Use_FPGA_2.S_AXI_RVALID_reg_1\(3 downto 0) => \Use_FPGA_2.S_AXI_RVALID_reg_0\(3 downto 0),
      \Use_Rd_Ctrl_Pipeline.r_read_fifo_addr_reg[0]_0\ => \Use_Rd_Ctrl_Pipeline.r_read_fifo_addr_reg[0]\,
      \Use_Rd_Ctrl_Pipeline.r_read_fifo_addr_reg[2]_0\ => \Use_Rd_Ctrl_Pipeline.r_read_fifo_addr_reg[2]\,
      \Use_Rd_Ctrl_Pipeline.r_read_fifo_addr_reg[3]_0\ => \Use_Rd_Ctrl_Pipeline.r_read_fifo_addr_reg[3]\,
      \Use_Rd_Ctrl_Pipeline.r_read_fifo_addr_reg[3]_1\(3 downto 0) => Q(3 downto 0),
      access_piperun => access_piperun,
      \arb_prohibit_quick_reg[1]\ => \arb_prohibit_quick_reg[1]\,
      \lookup_read_data_info[0,1][Valid]\ => \lookup_read_data_info[0,1][Valid]\,
      \lookup_read_data_new[0,0][Hit]\ => \lookup_read_data_new[0,0][Hit]\,
      \lookup_read_data_new[0,1][Valid]\ => \lookup_read_data_new[0,1][Valid]\,
      lookup_restart_mem => lookup_restart_mem,
      \lu_mem_info_reg[Port_Num][0]\ => \lu_mem_info_reg[Port_Num][0]\,
      lud_addr_pipeline_full_reg => lud_addr_pipeline_full_reg,
      lud_reg_port_num => lud_reg_port_num,
      p_162_in => p_162_in,
      \r_hit_read_fifo_addr_reg[0]_0\ => \r_hit_read_fifo_addr_reg[0]\,
      \r_hit_write_fifo_addr_reg[3]_0\ => \r_hit_write_fifo_addr_reg[3]\(0),
      \r_hit_write_fifo_addr_reg[3]_1\ => \r_hit_write_fifo_addr_reg[3]_0\,
      \r_miss_fifo_len_reg[3]_0\ => \r_miss_fifo_len_reg[3]\,
      \r_miss_read_fifo_addr_reg[0]_0\ => \r_miss_read_fifo_addr_reg[0]\,
      \r_miss_read_fifo_addr_reg[1]_0\(1 downto 0) => \r_miss_read_fifo_addr_reg[1]\(1 downto 0),
      r_read_fifo_addr_4(1 downto 0) => r_read_fifo_addr_4(1 downto 0),
      \rd_port_access[1][Valid]\ => \rd_port_access[1][Valid]\,
      rd_port_ready => rd_port_ready,
      rd_port_ready_cmb_1 => rd_port_ready_cmb_1,
      \read_data_status[0,0][Hit_Full]\ => \read_data_status[0,0][Hit_Full]\,
      \read_data_status[0,1][Hit_Almost_Full]\ => \read_data_status[0,1][Hit_Almost_Full]\,
      \read_info_status[0,0][Almost_Full]\ => \read_info_status[0,0][Almost_Full]\,
      \read_info_status[0,0][Full]\ => \read_info_status[0,0][Full]\,
      rip_last_3 => rip_last_3,
      \update_rd_offset_cnt_reg[0]\ => \update_rd_offset_cnt_reg[0]\,
      \update_read_data_info[0,1][Valid]\ => \update_read_data_info[0,1][Valid]\
    );
Reset_Inst: entity work.\design_1_system_cache_0_0_bit_reg_ce__11\
     port map (
      CE(0) => '1',
      CLK => ACLK,
      D => ARESET,
      Q => ARESET_I,
      SR => '0'
    );
\S_AXI_BID_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => queue_pop7_out,
      D => \bip_fifo_mem_reg[15][ID][0]_srl16_n_0\,
      Q => S1_AXI_BID(0),
      R => ARESET_I
    );
\S_AXI_BRESP_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => '1',
      D => FIFO_BP_Pointer_n_9,
      Q => \^s1_axi_bresp\(0),
      R => '0'
    );
\S_AXI_BRESP_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => '1',
      D => FIFO_BP_Pointer_n_8,
      Q => \^s1_axi_bresp\(1),
      R => '0'
    );
S_AXI_BVALID_I_reg: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => '1',
      D => FIFO_BP_Pointer_n_5,
      Q => \^s1_axi_bvalid\,
      R => ARESET_I
    );
\Use_FPGA.Cnt_Bit_Gen[0].No_Prot.First_Bit.LUT_Inst_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^wr_port_data_valid_i_reg_0\,
      I1 => wm_port,
      I2 => \access_data_info[0,0][Valid]\,
      O => \Use_Reg_Ctrl.queue_exist_i_reg\
    );
\Using_FPGA.MUXCY_I_i_1__91\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^wr_port_data_valid_i_reg_0\,
      I1 => \lu_check_info_reg[Port_Num][0]\,
      O => A
    );
WC_And_Inst2: entity work.design_1_system_cache_0_0_carry_and
     port map (
      E(0) => w_pop,
      lopt => lopt_2,
      lopt_1 => lopt_3,
      lopt_2 => lopt_4,
      w_pop_part => w_pop_part
    );
WC_Or_Inst1: entity work.design_1_system_cache_0_0_carry_or
     port map (
      S_9 => S_9,
      lopt => lopt,
      lopt_1 => lopt_1,
      lopt_2 => \^wr_port_data_valid_i_reg_0\,
      lopt_3 => lopt_2,
      lopt_4 => lopt_3,
      lopt_5 => lopt_4,
      w_ready => w_ready
    );
WC_Or_Inst2: entity work.design_1_system_cache_0_0_carry_or_n
     port map (
      lopt => lopt,
      lopt_1 => lopt_1,
      w_pop_part => w_pop_part,
      w_ready => w_ready,
      wr_port_data_valid_i_reg => \^wr_port_data_valid_i_reg_0\
    );
\bip_fifo_mem_reg[15][ID][0]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => bip_read_fifo_addr(0),
      A1 => bip_read_fifo_addr(1),
      A2 => bip_read_fifo_addr(2),
      A3 => bip_read_fifo_addr(3),
      CE => queue_push9_out,
      CLK => ACLK,
      D => S1_AXI_AWID(0),
      Q => \bip_fifo_mem_reg[15][ID][0]_srl16_n_0\
    );
\bp_fifo_mem_reg[15][Barrier][-1111111111]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => bp_read_fifo_addr(0),
      A1 => bp_read_fifo_addr(1),
      A2 => bp_read_fifo_addr(2),
      A3 => bp_read_fifo_addr(3),
      CE => \arbiter_bp_push_prt[1][Valid]\,
      CLK => ACLK,
      D => \arbiter_bp_push_prt[1][Barrier]\,
      Q => \bp_fifo_mem_reg[15][Barrier][-1111111111]_srl16_n_0\
    );
\bp_fifo_mem_reg[15][Early][-1111111111]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => bp_read_fifo_addr(0),
      A1 => bp_read_fifo_addr(1),
      A2 => bp_read_fifo_addr(2),
      A3 => bp_read_fifo_addr(3),
      CE => \arbiter_bp_push_prt[1][Valid]\,
      CLK => ACLK,
      D => \arbiter_bp_push_prt[1][Early]\,
      Q => \bp_fifo_mem_reg[15][Early][-1111111111]_srl16_n_0\
    );
lud_write_hit_done_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7F0F7FFF7FFF7FFF"
    )
        port map (
      I0 => \^access_data_info[0,1][last]\,
      I1 => \^wr_port_data_valid_i_reg_0\,
      I2 => lu_check_valid,
      I3 => \lu_check_info_reg[Port_Num][0]\,
      I4 => \access_data_info[0,0][Valid]\,
      I5 => \access_data_info[0,0][Last]\,
      O => lud_write_hit_done_reg
    );
update_wm_pop_normal_hold_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^access_data_info[0,1][last]\,
      I1 => wm_port,
      I2 => \access_data_info[0,0][Last]\,
      O => update_wr_miss_rs_last
    );
\update_wma_data[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \access_data_info[0,1][Data]\(0),
      I1 => \wr_port_data_info_reg[0][Data][31]_0\(0),
      I2 => wm_port,
      O => D(0)
    );
\update_wma_data[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \access_data_info[0,1][Data]\(10),
      I1 => \wr_port_data_info_reg[0][Data][31]_0\(10),
      I2 => wm_port,
      O => D(10)
    );
\update_wma_data[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \access_data_info[0,1][Data]\(11),
      I1 => \wr_port_data_info_reg[0][Data][31]_0\(11),
      I2 => wm_port,
      O => D(11)
    );
\update_wma_data[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \access_data_info[0,1][Data]\(12),
      I1 => \wr_port_data_info_reg[0][Data][31]_0\(12),
      I2 => wm_port,
      O => D(12)
    );
\update_wma_data[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \access_data_info[0,1][Data]\(13),
      I1 => \wr_port_data_info_reg[0][Data][31]_0\(13),
      I2 => wm_port,
      O => D(13)
    );
\update_wma_data[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \access_data_info[0,1][Data]\(14),
      I1 => \wr_port_data_info_reg[0][Data][31]_0\(14),
      I2 => wm_port,
      O => D(14)
    );
\update_wma_data[15]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \access_data_info[0,1][Data]\(15),
      I1 => \wr_port_data_info_reg[0][Data][31]_0\(15),
      I2 => wm_port,
      O => D(15)
    );
\update_wma_data[16]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \access_data_info[0,1][Data]\(16),
      I1 => \wr_port_data_info_reg[0][Data][31]_0\(16),
      I2 => wm_port,
      O => D(16)
    );
\update_wma_data[17]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \access_data_info[0,1][Data]\(17),
      I1 => \wr_port_data_info_reg[0][Data][31]_0\(17),
      I2 => wm_port,
      O => D(17)
    );
\update_wma_data[18]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \access_data_info[0,1][Data]\(18),
      I1 => \wr_port_data_info_reg[0][Data][31]_0\(18),
      I2 => wm_port,
      O => D(18)
    );
\update_wma_data[19]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \access_data_info[0,1][Data]\(19),
      I1 => \wr_port_data_info_reg[0][Data][31]_0\(19),
      I2 => wm_port,
      O => D(19)
    );
\update_wma_data[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \access_data_info[0,1][Data]\(1),
      I1 => \wr_port_data_info_reg[0][Data][31]_0\(1),
      I2 => wm_port,
      O => D(1)
    );
\update_wma_data[20]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \access_data_info[0,1][Data]\(20),
      I1 => \wr_port_data_info_reg[0][Data][31]_0\(20),
      I2 => wm_port,
      O => D(20)
    );
\update_wma_data[21]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \access_data_info[0,1][Data]\(21),
      I1 => \wr_port_data_info_reg[0][Data][31]_0\(21),
      I2 => wm_port,
      O => D(21)
    );
\update_wma_data[22]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \access_data_info[0,1][Data]\(22),
      I1 => \wr_port_data_info_reg[0][Data][31]_0\(22),
      I2 => wm_port,
      O => D(22)
    );
\update_wma_data[23]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \access_data_info[0,1][Data]\(23),
      I1 => \wr_port_data_info_reg[0][Data][31]_0\(23),
      I2 => wm_port,
      O => D(23)
    );
\update_wma_data[24]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \access_data_info[0,1][Data]\(24),
      I1 => \wr_port_data_info_reg[0][Data][31]_0\(24),
      I2 => wm_port,
      O => D(24)
    );
\update_wma_data[25]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \access_data_info[0,1][Data]\(25),
      I1 => \wr_port_data_info_reg[0][Data][31]_0\(25),
      I2 => wm_port,
      O => D(25)
    );
\update_wma_data[26]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \access_data_info[0,1][Data]\(26),
      I1 => \wr_port_data_info_reg[0][Data][31]_0\(26),
      I2 => wm_port,
      O => D(26)
    );
\update_wma_data[27]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \access_data_info[0,1][Data]\(27),
      I1 => \wr_port_data_info_reg[0][Data][31]_0\(27),
      I2 => wm_port,
      O => D(27)
    );
\update_wma_data[28]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \access_data_info[0,1][Data]\(28),
      I1 => \wr_port_data_info_reg[0][Data][31]_0\(28),
      I2 => wm_port,
      O => D(28)
    );
\update_wma_data[29]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \access_data_info[0,1][Data]\(29),
      I1 => \wr_port_data_info_reg[0][Data][31]_0\(29),
      I2 => wm_port,
      O => D(29)
    );
\update_wma_data[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \access_data_info[0,1][Data]\(2),
      I1 => \wr_port_data_info_reg[0][Data][31]_0\(2),
      I2 => wm_port,
      O => D(2)
    );
\update_wma_data[30]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \access_data_info[0,1][Data]\(30),
      I1 => \wr_port_data_info_reg[0][Data][31]_0\(30),
      I2 => wm_port,
      O => D(30)
    );
\update_wma_data[31]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \access_data_info[0,1][Data]\(31),
      I1 => \wr_port_data_info_reg[0][Data][31]_0\(31),
      I2 => wm_port,
      O => D(31)
    );
\update_wma_data[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \access_data_info[0,1][Data]\(3),
      I1 => \wr_port_data_info_reg[0][Data][31]_0\(3),
      I2 => wm_port,
      O => D(3)
    );
\update_wma_data[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \access_data_info[0,1][Data]\(4),
      I1 => \wr_port_data_info_reg[0][Data][31]_0\(4),
      I2 => wm_port,
      O => D(4)
    );
\update_wma_data[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \access_data_info[0,1][Data]\(5),
      I1 => \wr_port_data_info_reg[0][Data][31]_0\(5),
      I2 => wm_port,
      O => D(5)
    );
\update_wma_data[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \access_data_info[0,1][Data]\(6),
      I1 => \wr_port_data_info_reg[0][Data][31]_0\(6),
      I2 => wm_port,
      O => D(6)
    );
\update_wma_data[7]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \access_data_info[0,1][Data]\(7),
      I1 => \wr_port_data_info_reg[0][Data][31]_0\(7),
      I2 => wm_port,
      O => D(7)
    );
\update_wma_data[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \access_data_info[0,1][Data]\(8),
      I1 => \wr_port_data_info_reg[0][Data][31]_0\(8),
      I2 => wm_port,
      O => D(8)
    );
\update_wma_data[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \access_data_info[0,1][Data]\(9),
      I1 => \wr_port_data_info_reg[0][Data][31]_0\(9),
      I2 => wm_port,
      O => D(9)
    );
\w_fifo_mem_reg[15][BE][0]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => w_read_fifo_addr(0),
      A1 => w_read_fifo_addr(1),
      A2 => w_read_fifo_addr(2),
      A3 => w_read_fifo_addr(3),
      CE => FIFO_W_Pointer_n_7,
      CLK => ACLK,
      D => S1_AXI_WSTRB(0),
      Q => fit_vec(0)
    );
\w_fifo_mem_reg[15][BE][1]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => w_read_fifo_addr(0),
      A1 => w_read_fifo_addr(1),
      A2 => w_read_fifo_addr(2),
      A3 => w_read_fifo_addr(3),
      CE => FIFO_W_Pointer_n_7,
      CLK => ACLK,
      D => S1_AXI_WSTRB(1),
      Q => fit_vec(1)
    );
\w_fifo_mem_reg[15][BE][2]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => w_read_fifo_addr(0),
      A1 => w_read_fifo_addr(1),
      A2 => w_read_fifo_addr(2),
      A3 => w_read_fifo_addr(3),
      CE => FIFO_W_Pointer_n_7,
      CLK => ACLK,
      D => S1_AXI_WSTRB(2),
      Q => fit_vec(2)
    );
\w_fifo_mem_reg[15][BE][3]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => w_read_fifo_addr(0),
      A1 => w_read_fifo_addr(1),
      A2 => w_read_fifo_addr(2),
      A3 => w_read_fifo_addr(3),
      CE => FIFO_W_Pointer_n_7,
      CLK => ACLK,
      D => S1_AXI_WSTRB(3),
      Q => fit_vec(3)
    );
\w_fifo_mem_reg[15][Data][0]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => w_read_fifo_addr(0),
      A1 => w_read_fifo_addr(1),
      A2 => w_read_fifo_addr(2),
      A3 => w_read_fifo_addr(3),
      CE => FIFO_W_Pointer_n_7,
      CLK => ACLK,
      D => S1_AXI_WDATA(0),
      Q => \w_fifo_mem_reg[15][Data][0]_srl16_n_0\
    );
\w_fifo_mem_reg[15][Data][10]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => w_read_fifo_addr(0),
      A1 => w_read_fifo_addr(1),
      A2 => w_read_fifo_addr(2),
      A3 => w_read_fifo_addr(3),
      CE => FIFO_W_Pointer_n_7,
      CLK => ACLK,
      D => S1_AXI_WDATA(10),
      Q => \w_fifo_mem_reg[15][Data][10]_srl16_n_0\
    );
\w_fifo_mem_reg[15][Data][11]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => w_read_fifo_addr(0),
      A1 => w_read_fifo_addr(1),
      A2 => w_read_fifo_addr(2),
      A3 => w_read_fifo_addr(3),
      CE => FIFO_W_Pointer_n_7,
      CLK => ACLK,
      D => S1_AXI_WDATA(11),
      Q => \w_fifo_mem_reg[15][Data][11]_srl16_n_0\
    );
\w_fifo_mem_reg[15][Data][12]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => w_read_fifo_addr(0),
      A1 => w_read_fifo_addr(1),
      A2 => w_read_fifo_addr(2),
      A3 => w_read_fifo_addr(3),
      CE => FIFO_W_Pointer_n_7,
      CLK => ACLK,
      D => S1_AXI_WDATA(12),
      Q => \w_fifo_mem_reg[15][Data][12]_srl16_n_0\
    );
\w_fifo_mem_reg[15][Data][13]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => w_read_fifo_addr(0),
      A1 => w_read_fifo_addr(1),
      A2 => w_read_fifo_addr(2),
      A3 => w_read_fifo_addr(3),
      CE => FIFO_W_Pointer_n_7,
      CLK => ACLK,
      D => S1_AXI_WDATA(13),
      Q => \w_fifo_mem_reg[15][Data][13]_srl16_n_0\
    );
\w_fifo_mem_reg[15][Data][14]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => w_read_fifo_addr(0),
      A1 => w_read_fifo_addr(1),
      A2 => w_read_fifo_addr(2),
      A3 => w_read_fifo_addr(3),
      CE => FIFO_W_Pointer_n_7,
      CLK => ACLK,
      D => S1_AXI_WDATA(14),
      Q => \w_fifo_mem_reg[15][Data][14]_srl16_n_0\
    );
\w_fifo_mem_reg[15][Data][15]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => w_read_fifo_addr(0),
      A1 => w_read_fifo_addr(1),
      A2 => w_read_fifo_addr(2),
      A3 => w_read_fifo_addr(3),
      CE => FIFO_W_Pointer_n_7,
      CLK => ACLK,
      D => S1_AXI_WDATA(15),
      Q => \w_fifo_mem_reg[15][Data][15]_srl16_n_0\
    );
\w_fifo_mem_reg[15][Data][16]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => w_read_fifo_addr(0),
      A1 => w_read_fifo_addr(1),
      A2 => w_read_fifo_addr(2),
      A3 => w_read_fifo_addr(3),
      CE => FIFO_W_Pointer_n_7,
      CLK => ACLK,
      D => S1_AXI_WDATA(16),
      Q => \w_fifo_mem_reg[15][Data][16]_srl16_n_0\
    );
\w_fifo_mem_reg[15][Data][17]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => w_read_fifo_addr(0),
      A1 => w_read_fifo_addr(1),
      A2 => w_read_fifo_addr(2),
      A3 => w_read_fifo_addr(3),
      CE => FIFO_W_Pointer_n_7,
      CLK => ACLK,
      D => S1_AXI_WDATA(17),
      Q => \w_fifo_mem_reg[15][Data][17]_srl16_n_0\
    );
\w_fifo_mem_reg[15][Data][18]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => w_read_fifo_addr(0),
      A1 => w_read_fifo_addr(1),
      A2 => w_read_fifo_addr(2),
      A3 => w_read_fifo_addr(3),
      CE => FIFO_W_Pointer_n_7,
      CLK => ACLK,
      D => S1_AXI_WDATA(18),
      Q => \w_fifo_mem_reg[15][Data][18]_srl16_n_0\
    );
\w_fifo_mem_reg[15][Data][19]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => w_read_fifo_addr(0),
      A1 => w_read_fifo_addr(1),
      A2 => w_read_fifo_addr(2),
      A3 => w_read_fifo_addr(3),
      CE => FIFO_W_Pointer_n_7,
      CLK => ACLK,
      D => S1_AXI_WDATA(19),
      Q => \w_fifo_mem_reg[15][Data][19]_srl16_n_0\
    );
\w_fifo_mem_reg[15][Data][1]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => w_read_fifo_addr(0),
      A1 => w_read_fifo_addr(1),
      A2 => w_read_fifo_addr(2),
      A3 => w_read_fifo_addr(3),
      CE => FIFO_W_Pointer_n_7,
      CLK => ACLK,
      D => S1_AXI_WDATA(1),
      Q => \w_fifo_mem_reg[15][Data][1]_srl16_n_0\
    );
\w_fifo_mem_reg[15][Data][20]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => w_read_fifo_addr(0),
      A1 => w_read_fifo_addr(1),
      A2 => w_read_fifo_addr(2),
      A3 => w_read_fifo_addr(3),
      CE => FIFO_W_Pointer_n_7,
      CLK => ACLK,
      D => S1_AXI_WDATA(20),
      Q => \w_fifo_mem_reg[15][Data][20]_srl16_n_0\
    );
\w_fifo_mem_reg[15][Data][21]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => w_read_fifo_addr(0),
      A1 => w_read_fifo_addr(1),
      A2 => w_read_fifo_addr(2),
      A3 => w_read_fifo_addr(3),
      CE => FIFO_W_Pointer_n_7,
      CLK => ACLK,
      D => S1_AXI_WDATA(21),
      Q => \w_fifo_mem_reg[15][Data][21]_srl16_n_0\
    );
\w_fifo_mem_reg[15][Data][22]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => w_read_fifo_addr(0),
      A1 => w_read_fifo_addr(1),
      A2 => w_read_fifo_addr(2),
      A3 => w_read_fifo_addr(3),
      CE => FIFO_W_Pointer_n_7,
      CLK => ACLK,
      D => S1_AXI_WDATA(22),
      Q => \w_fifo_mem_reg[15][Data][22]_srl16_n_0\
    );
\w_fifo_mem_reg[15][Data][23]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => w_read_fifo_addr(0),
      A1 => w_read_fifo_addr(1),
      A2 => w_read_fifo_addr(2),
      A3 => w_read_fifo_addr(3),
      CE => FIFO_W_Pointer_n_7,
      CLK => ACLK,
      D => S1_AXI_WDATA(23),
      Q => \w_fifo_mem_reg[15][Data][23]_srl16_n_0\
    );
\w_fifo_mem_reg[15][Data][24]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => w_read_fifo_addr(0),
      A1 => w_read_fifo_addr(1),
      A2 => w_read_fifo_addr(2),
      A3 => w_read_fifo_addr(3),
      CE => FIFO_W_Pointer_n_7,
      CLK => ACLK,
      D => S1_AXI_WDATA(24),
      Q => \w_fifo_mem_reg[15][Data][24]_srl16_n_0\
    );
\w_fifo_mem_reg[15][Data][25]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => w_read_fifo_addr(0),
      A1 => w_read_fifo_addr(1),
      A2 => w_read_fifo_addr(2),
      A3 => w_read_fifo_addr(3),
      CE => FIFO_W_Pointer_n_7,
      CLK => ACLK,
      D => S1_AXI_WDATA(25),
      Q => \w_fifo_mem_reg[15][Data][25]_srl16_n_0\
    );
\w_fifo_mem_reg[15][Data][26]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => w_read_fifo_addr(0),
      A1 => w_read_fifo_addr(1),
      A2 => w_read_fifo_addr(2),
      A3 => w_read_fifo_addr(3),
      CE => FIFO_W_Pointer_n_7,
      CLK => ACLK,
      D => S1_AXI_WDATA(26),
      Q => \w_fifo_mem_reg[15][Data][26]_srl16_n_0\
    );
\w_fifo_mem_reg[15][Data][27]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => w_read_fifo_addr(0),
      A1 => w_read_fifo_addr(1),
      A2 => w_read_fifo_addr(2),
      A3 => w_read_fifo_addr(3),
      CE => FIFO_W_Pointer_n_7,
      CLK => ACLK,
      D => S1_AXI_WDATA(27),
      Q => \w_fifo_mem_reg[15][Data][27]_srl16_n_0\
    );
\w_fifo_mem_reg[15][Data][28]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => w_read_fifo_addr(0),
      A1 => w_read_fifo_addr(1),
      A2 => w_read_fifo_addr(2),
      A3 => w_read_fifo_addr(3),
      CE => FIFO_W_Pointer_n_7,
      CLK => ACLK,
      D => S1_AXI_WDATA(28),
      Q => \w_fifo_mem_reg[15][Data][28]_srl16_n_0\
    );
\w_fifo_mem_reg[15][Data][29]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => w_read_fifo_addr(0),
      A1 => w_read_fifo_addr(1),
      A2 => w_read_fifo_addr(2),
      A3 => w_read_fifo_addr(3),
      CE => FIFO_W_Pointer_n_7,
      CLK => ACLK,
      D => S1_AXI_WDATA(29),
      Q => \w_fifo_mem_reg[15][Data][29]_srl16_n_0\
    );
\w_fifo_mem_reg[15][Data][2]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => w_read_fifo_addr(0),
      A1 => w_read_fifo_addr(1),
      A2 => w_read_fifo_addr(2),
      A3 => w_read_fifo_addr(3),
      CE => FIFO_W_Pointer_n_7,
      CLK => ACLK,
      D => S1_AXI_WDATA(2),
      Q => \w_fifo_mem_reg[15][Data][2]_srl16_n_0\
    );
\w_fifo_mem_reg[15][Data][30]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => w_read_fifo_addr(0),
      A1 => w_read_fifo_addr(1),
      A2 => w_read_fifo_addr(2),
      A3 => w_read_fifo_addr(3),
      CE => FIFO_W_Pointer_n_7,
      CLK => ACLK,
      D => S1_AXI_WDATA(30),
      Q => \w_fifo_mem_reg[15][Data][30]_srl16_n_0\
    );
\w_fifo_mem_reg[15][Data][31]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => w_read_fifo_addr(0),
      A1 => w_read_fifo_addr(1),
      A2 => w_read_fifo_addr(2),
      A3 => w_read_fifo_addr(3),
      CE => FIFO_W_Pointer_n_7,
      CLK => ACLK,
      D => S1_AXI_WDATA(31),
      Q => \w_fifo_mem_reg[15][Data][31]_srl16_n_0\
    );
\w_fifo_mem_reg[15][Data][3]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => w_read_fifo_addr(0),
      A1 => w_read_fifo_addr(1),
      A2 => w_read_fifo_addr(2),
      A3 => w_read_fifo_addr(3),
      CE => FIFO_W_Pointer_n_7,
      CLK => ACLK,
      D => S1_AXI_WDATA(3),
      Q => \w_fifo_mem_reg[15][Data][3]_srl16_n_0\
    );
\w_fifo_mem_reg[15][Data][4]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => w_read_fifo_addr(0),
      A1 => w_read_fifo_addr(1),
      A2 => w_read_fifo_addr(2),
      A3 => w_read_fifo_addr(3),
      CE => FIFO_W_Pointer_n_7,
      CLK => ACLK,
      D => S1_AXI_WDATA(4),
      Q => \w_fifo_mem_reg[15][Data][4]_srl16_n_0\
    );
\w_fifo_mem_reg[15][Data][5]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => w_read_fifo_addr(0),
      A1 => w_read_fifo_addr(1),
      A2 => w_read_fifo_addr(2),
      A3 => w_read_fifo_addr(3),
      CE => FIFO_W_Pointer_n_7,
      CLK => ACLK,
      D => S1_AXI_WDATA(5),
      Q => \w_fifo_mem_reg[15][Data][5]_srl16_n_0\
    );
\w_fifo_mem_reg[15][Data][6]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => w_read_fifo_addr(0),
      A1 => w_read_fifo_addr(1),
      A2 => w_read_fifo_addr(2),
      A3 => w_read_fifo_addr(3),
      CE => FIFO_W_Pointer_n_7,
      CLK => ACLK,
      D => S1_AXI_WDATA(6),
      Q => \w_fifo_mem_reg[15][Data][6]_srl16_n_0\
    );
\w_fifo_mem_reg[15][Data][7]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => w_read_fifo_addr(0),
      A1 => w_read_fifo_addr(1),
      A2 => w_read_fifo_addr(2),
      A3 => w_read_fifo_addr(3),
      CE => FIFO_W_Pointer_n_7,
      CLK => ACLK,
      D => S1_AXI_WDATA(7),
      Q => \w_fifo_mem_reg[15][Data][7]_srl16_n_0\
    );
\w_fifo_mem_reg[15][Data][8]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => w_read_fifo_addr(0),
      A1 => w_read_fifo_addr(1),
      A2 => w_read_fifo_addr(2),
      A3 => w_read_fifo_addr(3),
      CE => FIFO_W_Pointer_n_7,
      CLK => ACLK,
      D => S1_AXI_WDATA(8),
      Q => \w_fifo_mem_reg[15][Data][8]_srl16_n_0\
    );
\w_fifo_mem_reg[15][Data][9]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => w_read_fifo_addr(0),
      A1 => w_read_fifo_addr(1),
      A2 => w_read_fifo_addr(2),
      A3 => w_read_fifo_addr(3),
      CE => FIFO_W_Pointer_n_7,
      CLK => ACLK,
      D => S1_AXI_WDATA(9),
      Q => \w_fifo_mem_reg[15][Data][9]_srl16_n_0\
    );
\w_fifo_mem_reg[15][Last][-1111111111]_srl16\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => w_read_fifo_addr(0),
      A1 => w_read_fifo_addr(1),
      A2 => w_read_fifo_addr(2),
      A3 => w_read_fifo_addr(3),
      CE => FIFO_W_Pointer_n_7,
      CLK => ACLK,
      D => S1_AXI_WLAST,
      Q => \w_fifo_mem_reg[15][Last][-1111111111]_srl16_n_0\
    );
\wr_port_data_info_reg[0][BE][0]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => w_pop,
      D => fit_vec(0),
      Q => \update_wma_data_reg[24]\(0),
      R => ARESET_I
    );
\wr_port_data_info_reg[0][BE][1]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => w_pop,
      D => fit_vec(1),
      Q => \update_wma_data_reg[24]\(1),
      R => ARESET_I
    );
\wr_port_data_info_reg[0][BE][2]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => w_pop,
      D => fit_vec(2),
      Q => \update_wma_data_reg[24]\(2),
      R => ARESET_I
    );
\wr_port_data_info_reg[0][BE][3]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => w_pop,
      D => fit_vec(3),
      Q => \update_wma_data_reg[24]\(3),
      R => ARESET_I
    );
\wr_port_data_info_reg[0][Data][0]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => w_pop,
      D => \w_fifo_mem_reg[15][Data][0]_srl16_n_0\,
      Q => \access_data_info[0,1][Data]\(0),
      R => ARESET_I
    );
\wr_port_data_info_reg[0][Data][10]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => w_pop,
      D => \w_fifo_mem_reg[15][Data][10]_srl16_n_0\,
      Q => \access_data_info[0,1][Data]\(10),
      R => ARESET_I
    );
\wr_port_data_info_reg[0][Data][11]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => w_pop,
      D => \w_fifo_mem_reg[15][Data][11]_srl16_n_0\,
      Q => \access_data_info[0,1][Data]\(11),
      R => ARESET_I
    );
\wr_port_data_info_reg[0][Data][12]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => w_pop,
      D => \w_fifo_mem_reg[15][Data][12]_srl16_n_0\,
      Q => \access_data_info[0,1][Data]\(12),
      R => ARESET_I
    );
\wr_port_data_info_reg[0][Data][13]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => w_pop,
      D => \w_fifo_mem_reg[15][Data][13]_srl16_n_0\,
      Q => \access_data_info[0,1][Data]\(13),
      R => ARESET_I
    );
\wr_port_data_info_reg[0][Data][14]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => w_pop,
      D => \w_fifo_mem_reg[15][Data][14]_srl16_n_0\,
      Q => \access_data_info[0,1][Data]\(14),
      R => ARESET_I
    );
\wr_port_data_info_reg[0][Data][15]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => w_pop,
      D => \w_fifo_mem_reg[15][Data][15]_srl16_n_0\,
      Q => \access_data_info[0,1][Data]\(15),
      R => ARESET_I
    );
\wr_port_data_info_reg[0][Data][16]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => w_pop,
      D => \w_fifo_mem_reg[15][Data][16]_srl16_n_0\,
      Q => \access_data_info[0,1][Data]\(16),
      R => ARESET_I
    );
\wr_port_data_info_reg[0][Data][17]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => w_pop,
      D => \w_fifo_mem_reg[15][Data][17]_srl16_n_0\,
      Q => \access_data_info[0,1][Data]\(17),
      R => ARESET_I
    );
\wr_port_data_info_reg[0][Data][18]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => w_pop,
      D => \w_fifo_mem_reg[15][Data][18]_srl16_n_0\,
      Q => \access_data_info[0,1][Data]\(18),
      R => ARESET_I
    );
\wr_port_data_info_reg[0][Data][19]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => w_pop,
      D => \w_fifo_mem_reg[15][Data][19]_srl16_n_0\,
      Q => \access_data_info[0,1][Data]\(19),
      R => ARESET_I
    );
\wr_port_data_info_reg[0][Data][1]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => w_pop,
      D => \w_fifo_mem_reg[15][Data][1]_srl16_n_0\,
      Q => \access_data_info[0,1][Data]\(1),
      R => ARESET_I
    );
\wr_port_data_info_reg[0][Data][20]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => w_pop,
      D => \w_fifo_mem_reg[15][Data][20]_srl16_n_0\,
      Q => \access_data_info[0,1][Data]\(20),
      R => ARESET_I
    );
\wr_port_data_info_reg[0][Data][21]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => w_pop,
      D => \w_fifo_mem_reg[15][Data][21]_srl16_n_0\,
      Q => \access_data_info[0,1][Data]\(21),
      R => ARESET_I
    );
\wr_port_data_info_reg[0][Data][22]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => w_pop,
      D => \w_fifo_mem_reg[15][Data][22]_srl16_n_0\,
      Q => \access_data_info[0,1][Data]\(22),
      R => ARESET_I
    );
\wr_port_data_info_reg[0][Data][23]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => w_pop,
      D => \w_fifo_mem_reg[15][Data][23]_srl16_n_0\,
      Q => \access_data_info[0,1][Data]\(23),
      R => ARESET_I
    );
\wr_port_data_info_reg[0][Data][24]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => w_pop,
      D => \w_fifo_mem_reg[15][Data][24]_srl16_n_0\,
      Q => \access_data_info[0,1][Data]\(24),
      R => ARESET_I
    );
\wr_port_data_info_reg[0][Data][25]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => w_pop,
      D => \w_fifo_mem_reg[15][Data][25]_srl16_n_0\,
      Q => \access_data_info[0,1][Data]\(25),
      R => ARESET_I
    );
\wr_port_data_info_reg[0][Data][26]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => w_pop,
      D => \w_fifo_mem_reg[15][Data][26]_srl16_n_0\,
      Q => \access_data_info[0,1][Data]\(26),
      R => ARESET_I
    );
\wr_port_data_info_reg[0][Data][27]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => w_pop,
      D => \w_fifo_mem_reg[15][Data][27]_srl16_n_0\,
      Q => \access_data_info[0,1][Data]\(27),
      R => ARESET_I
    );
\wr_port_data_info_reg[0][Data][28]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => w_pop,
      D => \w_fifo_mem_reg[15][Data][28]_srl16_n_0\,
      Q => \access_data_info[0,1][Data]\(28),
      R => ARESET_I
    );
\wr_port_data_info_reg[0][Data][29]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => w_pop,
      D => \w_fifo_mem_reg[15][Data][29]_srl16_n_0\,
      Q => \access_data_info[0,1][Data]\(29),
      R => ARESET_I
    );
\wr_port_data_info_reg[0][Data][2]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => w_pop,
      D => \w_fifo_mem_reg[15][Data][2]_srl16_n_0\,
      Q => \access_data_info[0,1][Data]\(2),
      R => ARESET_I
    );
\wr_port_data_info_reg[0][Data][30]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => w_pop,
      D => \w_fifo_mem_reg[15][Data][30]_srl16_n_0\,
      Q => \access_data_info[0,1][Data]\(30),
      R => ARESET_I
    );
\wr_port_data_info_reg[0][Data][31]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => w_pop,
      D => \w_fifo_mem_reg[15][Data][31]_srl16_n_0\,
      Q => \access_data_info[0,1][Data]\(31),
      R => ARESET_I
    );
\wr_port_data_info_reg[0][Data][3]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => w_pop,
      D => \w_fifo_mem_reg[15][Data][3]_srl16_n_0\,
      Q => \access_data_info[0,1][Data]\(3),
      R => ARESET_I
    );
\wr_port_data_info_reg[0][Data][4]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => w_pop,
      D => \w_fifo_mem_reg[15][Data][4]_srl16_n_0\,
      Q => \access_data_info[0,1][Data]\(4),
      R => ARESET_I
    );
\wr_port_data_info_reg[0][Data][5]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => w_pop,
      D => \w_fifo_mem_reg[15][Data][5]_srl16_n_0\,
      Q => \access_data_info[0,1][Data]\(5),
      R => ARESET_I
    );
\wr_port_data_info_reg[0][Data][6]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => w_pop,
      D => \w_fifo_mem_reg[15][Data][6]_srl16_n_0\,
      Q => \access_data_info[0,1][Data]\(6),
      R => ARESET_I
    );
\wr_port_data_info_reg[0][Data][7]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => w_pop,
      D => \w_fifo_mem_reg[15][Data][7]_srl16_n_0\,
      Q => \access_data_info[0,1][Data]\(7),
      R => ARESET_I
    );
\wr_port_data_info_reg[0][Data][8]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => w_pop,
      D => \w_fifo_mem_reg[15][Data][8]_srl16_n_0\,
      Q => \access_data_info[0,1][Data]\(8),
      R => ARESET_I
    );
\wr_port_data_info_reg[0][Data][9]\: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => w_pop,
      D => \w_fifo_mem_reg[15][Data][9]_srl16_n_0\,
      Q => \access_data_info[0,1][Data]\(9),
      R => ARESET_I
    );
wr_port_data_last_i_reg: unisim.vcomponents.FDSE
     port map (
      C => ACLK,
      CE => w_pop,
      D => \w_fifo_mem_reg[15][Last][-1111111111]_srl16_n_0\,
      Q => \^access_data_info[0,1][last]\,
      S => ARESET_I
    );
wr_port_data_valid_i_reg: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => '1',
      D => FIFO_W_Pointer_n_4,
      Q => \^wr_port_data_valid_i_reg_0\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_system_cache_0_0_sc_back_end is
  port (
    aw_fifo_full : out STD_LOGIC;
    write_data_almost_full : out STD_LOGIC;
    write_data_full : out STD_LOGIC;
    A : out STD_LOGIC_VECTOR ( 0 to 0 );
    M_AXI_WVALID_I_reg : out STD_LOGIC;
    queue_full : out STD_LOGIC;
    M0_AXI_AWPROT : out STD_LOGIC_VECTOR ( 0 to 0 );
    M0_AXI_WLAST : out STD_LOGIC;
    M0_AXI_ARPROT : out STD_LOGIC_VECTOR ( 0 to 0 );
    M0_AXI_AWVALID : out STD_LOGIC;
    M0_AXI_WVALID : out STD_LOGIC;
    M0_AXI_ARVALID : out STD_LOGIC;
    \write_seq_id_reg[6]\ : out STD_LOGIC;
    pending_write_is_1 : out STD_LOGIC;
    update_done_aw_reg : out STD_LOGIC;
    \Use_FPGA.Almost_Full_Inst\ : out STD_LOGIC;
    M0_AXI_AWADDR : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M0_AXI_AWLEN : out STD_LOGIC_VECTOR ( 7 downto 0 );
    M0_AXI_AWSIZE : out STD_LOGIC_VECTOR ( 1 downto 0 );
    M0_AXI_AWBURST : out STD_LOGIC_VECTOR ( 1 downto 0 );
    M0_AXI_WDATA : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M0_AXI_WSTRB : out STD_LOGIC_VECTOR ( 3 downto 0 );
    M0_AXI_ARADDR : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M0_AXI_ARLEN : out STD_LOGIC_VECTOR ( 7 downto 0 );
    M0_AXI_ARSIZE : out STD_LOGIC_VECTOR ( 2 downto 0 );
    M0_AXI_ARBURST : out STD_LOGIC_VECTOR ( 1 downto 0 );
    ACLK : in STD_LOGIC;
    ARESET : in STD_LOGIC;
    queue_push : in STD_LOGIC;
    queue_push29_out : in STD_LOGIC;
    \Use_FPGA.Full_Inst\ : in STD_LOGIC;
    S : in STD_LOGIC;
    \read_req_info[0][Kind]\ : in STD_LOGIC;
    \update_info_reg[Kind]\ : in STD_LOGIC;
    \write_data_info[0][Last]\ : in STD_LOGIC;
    \write_req_info[0][Line_Only]\ : in STD_LOGIC;
    update_need_aw : in STD_LOGIC;
    update_done_aw : in STD_LOGIC;
    \read_req_info[0][Valid]\ : in STD_LOGIC;
    ri_fifo_full : in STD_LOGIC;
    update_done_ar : in STD_LOGIC;
    update_need_ar : in STD_LOGIC;
    \Use_FPGA.Full_Inst_0\ : in STD_LOGIC;
    M0_AXI_AWREADY : in STD_LOGIC;
    M0_AXI_ARREADY : in STD_LOGIC;
    \Use_FPGA.Full_Inst_1\ : in STD_LOGIC;
    \Use_FPGA.Cnt_Bit_Gen[3].FDS_Inst\ : in STD_LOGIC;
    M0_AXI_WREADY : in STD_LOGIC;
    \write_data_info[0][Valid]\ : in STD_LOGIC;
    \The_Bit[0].Using_FPGA.Using_Reset.FDS_Inst\ : in STD_LOGIC;
    \in\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \update_info_reg[Len][7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \update_info_reg[Size][2]\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \update_info_reg[Evict]\ : in STD_LOGIC_VECTOR ( 23 downto 0 );
    \update_info_reg[Len][7]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \The_Bit[0].Using_FPGA.Using_Reset.FDS_Inst_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    update_evict_busy_reg : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \Not_Using_XPM.Using_BRAM.Native.Using_B36_Sx.The_BRAMs[3].RAMB36_I1\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_system_cache_0_0_sc_back_end : entity is "sc_back_end";
end design_1_system_cache_0_0_sc_back_end;

architecture STRUCTURE of design_1_system_cache_0_0_sc_back_end is
  signal \Gen_Master_Ports[0].TransOrd/aw_fifo_empty\ : STD_LOGIC;
  signal \^m0_axi_arvalid\ : STD_LOGIC;
  signal \^m0_axi_awvalid\ : STD_LOGIC;
  signal \^m0_axi_wvalid\ : STD_LOGIC;
  signal M_AXI_ARVALID_I : STD_LOGIC;
  signal M_AXI_AWVALID_I : STD_LOGIC;
  signal \^m_axi_wvalid_i_reg\ : STD_LOGIC;
  signal \Use_AXI_Port_0.M_AXI_INST_n_7\ : STD_LOGIC;
  signal \read_req_ordered_info[0][Addr]\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \read_req_ordered_info[0][Kind]\ : STD_LOGIC;
  signal \read_req_ordered_info[0][Len]\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \read_req_ordered_info[0][Prot]\ : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \read_req_ordered_info[0][Size]\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \write_data_ordered_info[0][BE]\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \write_data_ordered_info[0][Data]\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \write_data_ordered_info[0][Last]\ : STD_LOGIC;
  signal \write_req_ordered_info[0][Addr]\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \write_req_ordered_info[0][Kind]\ : STD_LOGIC;
  signal \write_req_ordered_info[0][Len]\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \write_req_ordered_info[0][Prot]\ : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \write_req_ordered_info[0][Size]\ : STD_LOGIC_VECTOR ( 1 downto 0 );
begin
  M0_AXI_ARVALID <= \^m0_axi_arvalid\;
  M0_AXI_AWVALID <= \^m0_axi_awvalid\;
  M0_AXI_WVALID <= \^m0_axi_wvalid\;
  M_AXI_WVALID_I_reg <= \^m_axi_wvalid_i_reg\;
CB: entity work.design_1_system_cache_0_0_sc_crossbar
     port map (
      ACLK => ACLK,
      ARESET => ARESET,
      E(0) => E(0),
      M0_AXI_ARREADY => M0_AXI_ARREADY,
      M0_AXI_AWREADY => M0_AXI_AWREADY,
      M0_AXI_WREADY => M0_AXI_WREADY,
      \M_AXI_ARLEN_reg[7]\(7 downto 0) => \read_req_ordered_info[0][Len]\(7 downto 0),
      \M_AXI_ARSIZE_reg[2]\(2 downto 0) => \read_req_ordered_info[0][Size]\(2 downto 0),
      M_AXI_ARVALID_I => M_AXI_ARVALID_I,
      M_AXI_ARVALID_I_reg => \Use_AXI_Port_0.M_AXI_INST_n_7\,
      M_AXI_ARVALID_I_reg_0 => \^m0_axi_arvalid\,
      \M_AXI_AWADDR_reg[31]\(31 downto 0) => \write_req_ordered_info[0][Addr]\(31 downto 0),
      \M_AXI_AWLEN_reg[7]\(7 downto 0) => \write_req_ordered_info[0][Len]\(7 downto 0),
      \M_AXI_AWSIZE_reg[1]\(1 downto 0) => \write_req_ordered_info[0][Size]\(1 downto 0),
      M_AXI_AWVALID_I => M_AXI_AWVALID_I,
      M_AXI_AWVALID_I_reg => \^m0_axi_awvalid\,
      \M_AXI_WDATA_reg[31]\(31 downto 0) => \write_data_ordered_info[0][Data]\(31 downto 0),
      \M_AXI_WSTRB_reg[3]\(3 downto 0) => \write_data_ordered_info[0][BE]\(3 downto 0),
      M_AXI_WVALID_I_reg => \^m_axi_wvalid_i_reg\,
      M_AXI_WVALID_I_reg_0 => \^m0_axi_wvalid\,
      \Not_Using_XPM.Using_BRAM.Native.Using_B36_Sx.The_BRAMs[3].RAMB36_I1\(31 downto 0) => \Not_Using_XPM.Using_BRAM.Native.Using_B36_Sx.The_BRAMs[3].RAMB36_I1\(31 downto 0),
      S => S,
      \The_Bit[0].Using_FPGA.Using_Reset.FDS_Inst\ => \The_Bit[0].Using_FPGA.Using_Reset.FDS_Inst\,
      \The_Bit[0].Using_FPGA.Using_Reset.FDS_Inst_0\(1 downto 0) => \The_Bit[0].Using_FPGA.Using_Reset.FDS_Inst_0\(1 downto 0),
      \Use_FPGA.Almost_Full_Inst\ => \Use_FPGA.Almost_Full_Inst\,
      \Use_FPGA.Cnt_Bit_Gen[3].FDS_Inst\ => \Use_FPGA.Cnt_Bit_Gen[3].FDS_Inst\,
      \Use_FPGA.Full_Inst\ => queue_full,
      \Use_FPGA.Full_Inst_0\ => \Use_FPGA.Full_Inst\,
      \Use_FPGA.Full_Inst_1\ => \Use_FPGA.Full_Inst_0\,
      \Use_FPGA.Full_Inst_2\ => \Use_FPGA.Full_Inst_1\,
      addr(0) => A(0),
      aw_fifo_empty => \Gen_Master_Ports[0].TransOrd/aw_fifo_empty\,
      \in\(31 downto 0) => \in\(31 downto 0),
      \out\(31 downto 0) => \read_req_ordered_info[0][Addr]\(31 downto 0),
      pending_write_is_1 => pending_write_is_1,
      queue_push => queue_push,
      queue_push29_out => queue_push29_out,
      \read_req_info[0][Kind]\ => \read_req_info[0][Kind]\,
      \read_req_info[0][Valid]\ => \read_req_info[0][Valid]\,
      \read_req_ordered_info[0][Kind]\ => \read_req_ordered_info[0][Kind]\,
      \read_req_ordered_info[0][Prot]\(0) => \read_req_ordered_info[0][Prot]\(1),
      ri_fifo_full => ri_fifo_full,
      update_done_ar => update_done_ar,
      update_done_aw => update_done_aw,
      update_done_aw_reg => update_done_aw_reg,
      update_evict_busy_reg(3 downto 0) => update_evict_busy_reg(3 downto 0),
      \update_info_reg[Evict]\(23 downto 0) => \update_info_reg[Evict]\(23 downto 0),
      \update_info_reg[Kind]\ => \update_info_reg[Kind]\,
      \update_info_reg[Len][7]\(7 downto 0) => \update_info_reg[Len][7]\(7 downto 0),
      \update_info_reg[Len][7]_0\(7 downto 0) => \update_info_reg[Len][7]_0\(7 downto 0),
      \update_info_reg[Size][2]\(2 downto 0) => \update_info_reg[Size][2]\(2 downto 0),
      update_need_ar => update_need_ar,
      update_need_aw => update_need_aw,
      write_data_almost_full => write_data_almost_full,
      write_data_full => write_data_full,
      \write_data_info[0][Last]\ => \write_data_info[0][Last]\,
      \write_data_info[0][Valid]\ => \write_data_info[0][Valid]\,
      \write_data_ordered_info[0][Last]\ => \write_data_ordered_info[0][Last]\,
      \write_req_info[0][Line_Only]\ => \write_req_info[0][Line_Only]\,
      \write_req_ordered_info[0][Kind]\ => \write_req_ordered_info[0][Kind]\,
      \write_req_ordered_info[0][Prot]\(0) => \write_req_ordered_info[0][Prot]\(1),
      \write_seq_id_reg[6]\ => aw_fifo_full,
      \write_seq_id_reg[6]_0\ => \write_seq_id_reg[6]\
    );
\Use_AXI_Port_0.M_AXI_INST\: entity work.design_1_system_cache_0_0_sc_m_axi_interface
     port map (
      ACLK => ACLK,
      ARESET => ARESET,
      D(31 downto 0) => \write_req_ordered_info[0][Addr]\(31 downto 0),
      M0_AXI_ARADDR(31 downto 0) => M0_AXI_ARADDR(31 downto 0),
      M0_AXI_ARBURST(1 downto 0) => M0_AXI_ARBURST(1 downto 0),
      M0_AXI_ARLEN(7 downto 0) => M0_AXI_ARLEN(7 downto 0),
      M0_AXI_ARPROT(0) => M0_AXI_ARPROT(0),
      M0_AXI_ARREADY => M0_AXI_ARREADY,
      M0_AXI_ARSIZE(2 downto 0) => M0_AXI_ARSIZE(2 downto 0),
      M0_AXI_ARVALID => \^m0_axi_arvalid\,
      M0_AXI_AWADDR(31 downto 0) => M0_AXI_AWADDR(31 downto 0),
      M0_AXI_AWBURST(1 downto 0) => M0_AXI_AWBURST(1 downto 0),
      M0_AXI_AWLEN(7 downto 0) => M0_AXI_AWLEN(7 downto 0),
      M0_AXI_AWPROT(0) => M0_AXI_AWPROT(0),
      M0_AXI_AWREADY => M0_AXI_AWREADY,
      M0_AXI_AWSIZE(1 downto 0) => M0_AXI_AWSIZE(1 downto 0),
      M0_AXI_AWVALID => \^m0_axi_awvalid\,
      M0_AXI_WDATA(31 downto 0) => M0_AXI_WDATA(31 downto 0),
      M0_AXI_WLAST => M0_AXI_WLAST,
      M0_AXI_WREADY => M0_AXI_WREADY,
      M0_AXI_WSTRB(3 downto 0) => M0_AXI_WSTRB(3 downto 0),
      M0_AXI_WVALID => \^m0_axi_wvalid\,
      M_AXI_ARVALID_I => M_AXI_ARVALID_I,
      M_AXI_AWVALID_I => M_AXI_AWVALID_I,
      \Order_Optimization_4.search_count_reg[1]\ => \Use_AXI_Port_0.M_AXI_INST_n_7\,
      \Use_FPGA.Cnt_Bit_Gen[0].FDS_Inst\(7 downto 0) => \write_req_ordered_info[0][Len]\(7 downto 0),
      \Use_FPGA.Cnt_Bit_Gen[0].FDS_Inst_0\(1 downto 0) => \write_req_ordered_info[0][Size]\(1 downto 0),
      \Use_FPGA.Cnt_Bit_Gen[0].FDS_Inst_1\(7 downto 0) => \read_req_ordered_info[0][Len]\(7 downto 0),
      \Use_FPGA.Cnt_Bit_Gen[0].FDS_Inst_2\(2 downto 0) => \read_req_ordered_info[0][Size]\(2 downto 0),
      \Use_FPGA.Cnt_Bit_Gen[4].FDS_Inst\(31 downto 0) => \write_data_ordered_info[0][Data]\(31 downto 0),
      \Use_FPGA.Cnt_Bit_Gen[4].FDS_Inst_0\(3 downto 0) => \write_data_ordered_info[0][BE]\(3 downto 0),
      \Use_FPGA.Empty_Inst\ => \^m_axi_wvalid_i_reg\,
      aw_fifo_empty => \Gen_Master_Ports[0].TransOrd/aw_fifo_empty\,
      \read_req_ordered_info[0][Kind]\ => \read_req_ordered_info[0][Kind]\,
      \read_req_ordered_info[0][Prot]\(0) => \read_req_ordered_info[0][Prot]\(1),
      \update_info_reg[Addr][31]\(31 downto 0) => \read_req_ordered_info[0][Addr]\(31 downto 0),
      \write_data_ordered_info[0][Last]\ => \write_data_ordered_info[0][Last]\,
      \write_req_ordered_info[0][Kind]\ => \write_req_ordered_info[0][Kind]\,
      \write_req_ordered_info[0][Prot]\(0) => \write_req_ordered_info[0][Prot]\(1)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_system_cache_0_0_sc_front_end is
  port (
    \access_data_info[0,0][Valid]\ : out STD_LOGIC;
    \read_data_status[0,0][Hit_Pop]\ : out STD_LOGIC;
    r_hit_push : out STD_LOGIC;
    \read_data_status[0,0][Hit_Full]\ : out STD_LOGIC;
    I5 : out STD_LOGIC;
    r_miss_fifo_full : out STD_LOGIC;
    r_push_safe : out STD_LOGIC;
    S0_AXI_RID : out STD_LOGIC_VECTOR ( 0 to 0 );
    rip_last : out STD_LOGIC;
    S0_AXI_BID : out STD_LOGIC_VECTOR ( 0 to 0 );
    \access_data_info[0,0][Last]\ : out STD_LOGIC;
    \access_data_info[0,1][Valid]\ : out STD_LOGIC;
    \read_data_status[0,1][Hit_Pop]\ : out STD_LOGIC;
    r_hit_push_0 : out STD_LOGIC;
    \read_data_status[0,1][Hit_Full]\ : out STD_LOGIC;
    I5_1 : out STD_LOGIC;
    r_miss_fifo_full_2 : out STD_LOGIC;
    \Use_FPGA_2.S_AXI_RVALID_reg\ : out STD_LOGIC;
    S1_AXI_RID : out STD_LOGIC_VECTOR ( 0 to 0 );
    rip_last_3 : out STD_LOGIC;
    S1_AXI_BID : out STD_LOGIC_VECTOR ( 0 to 0 );
    \access_data_info[0,1][Last]\ : out STD_LOGIC;
    Q : out STD_LOGIC;
    access_valid : out STD_LOGIC;
    \access_info[0][Wr]\ : out STD_LOGIC;
    \access_info[0][Port_Num]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \access_info[0][Kind]\ : out STD_LOGIC;
    S0_AXI_RVALID : out STD_LOGIC;
    S0_AXI_BVALID : out STD_LOGIC;
    S1_AXI_RVALID : out STD_LOGIC;
    S1_AXI_BVALID : out STD_LOGIC;
    ctrl_ready : out STD_LOGIC;
    \access_info[0][Force_Hit]\ : out STD_LOGIC;
    \access_info[0][Early]\ : out STD_LOGIC;
    \access_info[0][Keep]\ : out STD_LOGIC;
    \Use_Rd_Ctrl_Pipeline.r_read_fifo_addr_reg[3]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    r_miss_full_fifo_addr : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S0_AXI_ARREADY : out STD_LOGIC;
    S0_AXI_WREADY : out STD_LOGIC;
    \Use_Rd_Ctrl_Pipeline.r_read_fifo_addr_reg[3]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_miss_read_fifo_addr_reg[1]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S1_AXI_ARREADY : out STD_LOGIC;
    S1_AXI_WREADY : out STD_LOGIC;
    r_read_fifo_addr : out STD_LOGIC_VECTOR ( 3 downto 0 );
    r_write_fifo_addr : out STD_LOGIC_VECTOR ( 3 downto 0 );
    r_read_fifo_addr_4 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \Use_FPGA_2.S_AXI_RVALID_reg_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \Use_Reg_Ctrl.queue_exist_i_reg\ : out STD_LOGIC;
    update_wr_miss_rs_last : out STD_LOGIC;
    \update_wma_strb_reg[0]\ : out STD_LOGIC;
    \update_wma_data_reg[24]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \update_wma_data_reg[24]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    p_1_in3_in : out STD_LOGIC;
    p_2_in : out STD_LOGIC;
    p_3_in : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 31 downto 0 );
    lud_addr_pipeline_full0 : out STD_LOGIC;
    lud_write_hit_done_reg : out STD_LOGIC;
    \The_Compare[0].sel_reg\ : out STD_LOGIC;
    S : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    S_5 : out STD_LOGIC;
    A : out STD_LOGIC;
    \The_Compare[0].sel_reg_6\ : out STD_LOGIC;
    \lu_mem_info_reg[Addr][31]\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    A_7 : out STD_LOGIC;
    \The_Compare[2].sel_reg\ : out STD_LOGIC;
    A_N : out STD_LOGIC;
    DATA_INA : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \lu_mem_info_reg[Addr_Stp][5]\ : out STD_LOGIC_VECTOR ( 5 downto 0 );
    \lu_mem_info_reg[Size][2]\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    lu_mem_write_alloc0 : out STD_LOGIC;
    \lu_mem_info_reg[Allocate]\ : out STD_LOGIC;
    \update_rd_offset_cnt_reg[0]\ : out STD_LOGIC;
    S0_AXI_AWREADY : out STD_LOGIC;
    \update_rd_offset_cnt_reg[0]_0\ : out STD_LOGIC;
    S1_AXI_AWREADY : out STD_LOGIC;
    new_read_data_resp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \S1_AXI_RRESP[1]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \Use_Reg_Ctrl.queue_exist_i_reg_0\ : out STD_LOGIC;
    \Use_Reg_Ctrl.queue_exist_i_reg_1\ : out STD_LOGIC;
    S0_AXI_BRESP : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S1_AXI_BRESP : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \lu_mem_info_reg[Len][7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \lu_mem_info_reg[Addr_Use][5]\ : out STD_LOGIC_VECTOR ( 5 downto 0 );
    ACLK : in STD_LOGIC;
    ARESET : in STD_LOGIC;
    S0_AXI_WVALID : in STD_LOGIC;
    S_8 : in STD_LOGIC;
    \lookup_read_data_new[0,0][Valid]\ : in STD_LOGIC;
    S0_AXI_RREADY : in STD_LOGIC;
    \lookup_read_data_info[0,0][Valid]\ : in STD_LOGIC;
    \update_read_data_info[0,0][Valid]\ : in STD_LOGIC;
    S0_AXI_ARID : in STD_LOGIC_VECTOR ( 0 to 0 );
    \lookup_read_data_new[0,0][Hit]\ : in STD_LOGIC;
    S0_AXI_AWID : in STD_LOGIC_VECTOR ( 0 to 0 );
    S0_AXI_WLAST : in STD_LOGIC;
    S1_AXI_WVALID : in STD_LOGIC;
    S_9 : in STD_LOGIC;
    \lookup_read_data_new[0,1][Valid]\ : in STD_LOGIC;
    S1_AXI_RREADY : in STD_LOGIC;
    \lookup_read_data_info[0,1][Valid]\ : in STD_LOGIC;
    \update_read_data_info[0,1][Valid]\ : in STD_LOGIC;
    S1_AXI_ARID : in STD_LOGIC_VECTOR ( 0 to 0 );
    S1_AXI_AWID : in STD_LOGIC_VECTOR ( 0 to 0 );
    S1_AXI_WLAST : in STD_LOGIC;
    ARESET_reg : in STD_LOGIC;
    A_10 : in STD_LOGIC;
    S1_AXI_AWBAR : in STD_LOGIC_VECTOR ( 0 to 0 );
    S0_AXI_AWBAR : in STD_LOGIC_VECTOR ( 0 to 0 );
    lookup_piperun : in STD_LOGIC;
    \lu_check_info_reg[Port_Num][0]\ : in STD_LOGIC;
    wr_port_data_ready : in STD_LOGIC;
    \ctrl_access[Internal_Cmd]\ : in STD_LOGIC;
    S0_AXI_AWVALID : in STD_LOGIC;
    S0_AXI_ARVALID : in STD_LOGIC;
    S1_AXI_AWVALID : in STD_LOGIC;
    S1_AXI_ARVALID : in STD_LOGIC;
    S1_AXI_AWCACHE : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S0_AXI_AWCACHE : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S1_AXI_AWLEN : in STD_LOGIC_VECTOR ( 7 downto 0 );
    S0_AXI_AWLEN : in STD_LOGIC_VECTOR ( 7 downto 0 );
    S0_AXI_ARLEN : in STD_LOGIC_VECTOR ( 7 downto 0 );
    S1_AXI_ARLEN : in STD_LOGIC_VECTOR ( 7 downto 0 );
    S1_AXI_AWADDR : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S0_AXI_AWADDR : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S1_AXI_ARADDR : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S0_AXI_ARADDR : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \ctrl_access[Addr]\ : in STD_LOGIC_VECTOR ( 8 downto 0 );
    S1_AXI_AWSIZE : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S0_AXI_AWSIZE : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S1_AXI_ARSIZE : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S0_AXI_ARSIZE : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \ctrl_access[Size]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    r_hit_last : in STD_LOGIC;
    r_miss_last : in STD_LOGIC;
    \bs_port_num_reg[0]\ : in STD_LOGIC;
    update_ext_bresp_any : in STD_LOGIC;
    \r_hit_read_fifo_addr_reg[0]\ : in STD_LOGIC;
    \r_miss_read_fifo_addr_reg[0]\ : in STD_LOGIC;
    S1_AXI_ARBURST : in STD_LOGIC_VECTOR ( 1 downto 0 );
    S0_AXI_ARBURST : in STD_LOGIC_VECTOR ( 1 downto 0 );
    S1_AXI_AWBURST : in STD_LOGIC_VECTOR ( 1 downto 0 );
    S0_AXI_AWBURST : in STD_LOGIC_VECTOR ( 1 downto 0 );
    S0_AXI_ARSNOOP : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S1_AXI_ARSNOOP : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S0_AXI_BREADY : in STD_LOGIC;
    S1_AXI_BREADY : in STD_LOGIC;
    wm_port : in STD_LOGIC;
    wm_allow : in STD_LOGIC;
    lud_addr_pipeline_full : in STD_LOGIC;
    lud_reg_valid_reg : in STD_LOGIC;
    p_57_in : in STD_LOGIC;
    \lud_mem_port_one_hot_reg[1]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Use_FPGA_Flag_Hit.Full_Inst\ : in STD_LOGIC;
    lu_check_valid : in STD_LOGIC;
    \lu_check_info_reg[Port_Num][0]_0\ : in STD_LOGIC;
    lud_reg_port_num : in STD_LOGIC;
    \lu_mem_info_reg[Port_Num][0]\ : in STD_LOGIC;
    p_162_in : in STD_LOGIC;
    lookup_restart_mem : in STD_LOGIC;
    ctrl_init_done_i : in STD_LOGIC;
    \lu_mem_info_reg[Addr][11]\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \lu_check_tag_addr_reg[13]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    lud_reg_valid_reg_0 : in STD_LOGIC;
    S1_AXI_ARCACHE : in STD_LOGIC_VECTOR ( 0 to 0 );
    S0_AXI_ARCACHE : in STD_LOGIC_VECTOR ( 0 to 0 );
    M0_AXI_RRESP : in STD_LOGIC_VECTOR ( 1 downto 0 );
    S0_AXI_WSTRB : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S0_AXI_WDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \bs_src_reg[0]\ : in STD_LOGIC;
    \bs_src_reg[0]_0\ : in STD_LOGIC;
    S1_AXI_WSTRB : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S1_AXI_WDATA : in STD_LOGIC_VECTOR ( 31 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_system_cache_0_0_sc_front_end : entity is "sc_front_end";
end design_1_system_cache_0_0_sc_front_end;

architecture STRUCTURE of design_1_system_cache_0_0_sc_front_end is
  signal \Gen_Block[0].ARB_n_3\ : STD_LOGIC;
  signal \Gen_Block[0].ARB_n_4\ : STD_LOGIC;
  signal \Use_Port_0.AXI_0_n_48\ : STD_LOGIC;
  signal \Use_Port_1.AXI_1_n_106\ : STD_LOGIC;
  signal \Use_Port_1.AXI_1_n_110\ : STD_LOGIC;
  signal \Use_Port_1.AXI_1_n_68\ : STD_LOGIC;
  signal \access_data_info[0,0][Data]\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \^access_data_info[0,0][last]\ : STD_LOGIC;
  signal \^access_data_info[0,0][valid]\ : STD_LOGIC;
  signal access_piperun : STD_LOGIC;
  signal \^access_valid\ : STD_LOGIC;
  signal \arbiter_bp_push_prt[0][Barrier]\ : STD_LOGIC;
  signal \arbiter_bp_push_prt[0][Early]\ : STD_LOGIC;
  signal \arbiter_bp_push_prt[0][Valid]\ : STD_LOGIC;
  signal \arbiter_bp_push_prt[1][Barrier]\ : STD_LOGIC;
  signal \arbiter_bp_push_prt[1][Early]\ : STD_LOGIC;
  signal \arbiter_bp_push_prt[1][Valid]\ : STD_LOGIC;
  signal lopt : STD_LOGIC;
  signal lopt_1 : STD_LOGIC;
  signal lopt_2 : STD_LOGIC;
  signal queue_full : STD_LOGIC;
  signal queue_full_1 : STD_LOGIC;
  signal queue_push9_out : STD_LOGIC;
  signal queue_push9_out_0 : STD_LOGIC;
  signal \rd_port_access[0][Valid]\ : STD_LOGIC;
  signal \rd_port_access[1][Valid]\ : STD_LOGIC;
  signal rd_port_ready : STD_LOGIC;
  signal rd_port_ready_cmb_0 : STD_LOGIC;
  signal rd_port_ready_cmb_1 : STD_LOGIC;
  signal \^read_data_status[0,0][hit_full]\ : STD_LOGIC;
  signal \read_data_status[0,1][Hit_Almost_Full]\ : STD_LOGIC;
  signal \^read_data_status[0,1][hit_pop]\ : STD_LOGIC;
  signal \read_info_status[0,0][Almost_Full]\ : STD_LOGIC;
  signal \read_info_status[0,0][Full]\ : STD_LOGIC;
  signal read_req_ready : STD_LOGIC;
  signal read_req_ready_2 : STD_LOGIC;
  signal \^update_wma_data_reg[24]_0\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal wr_port_ready : STD_LOGIC;
begin
  \access_data_info[0,0][Last]\ <= \^access_data_info[0,0][last]\;
  \access_data_info[0,0][Valid]\ <= \^access_data_info[0,0][valid]\;
  access_valid <= \^access_valid\;
  \read_data_status[0,0][Hit_Full]\ <= \^read_data_status[0,0][hit_full]\;
  \read_data_status[0,1][Hit_Pop]\ <= \^read_data_status[0,1][hit_pop]\;
  \update_wma_data_reg[24]_0\(3 downto 0) <= \^update_wma_data_reg[24]_0\(3 downto 0);
\Gen_Block[0].ACS\: entity work.design_1_system_cache_0_0_sc_access
     port map (
      ACLK => ACLK,
      ARESET => ARESET,
      access_piperun => access_piperun,
      access_valid => \^access_valid\,
      lookup_piperun => lookup_piperun,
      lopt => lopt,
      lopt_1 => lopt_1,
      lopt_2 => lopt_2
    );
\Gen_Block[0].ARB\: entity work.design_1_system_cache_0_0_sc_arbiter
     port map (
      ACLK => ACLK,
      ARESET => ARESET,
      ARESET_reg => ARESET_reg,
      A_10 => A_10,
      A_7 => A_7,
      E(0) => E(0),
      Q => Q,
      S0_AXI_ARADDR(31 downto 0) => S0_AXI_ARADDR(31 downto 0),
      S0_AXI_ARBURST(1 downto 0) => S0_AXI_ARBURST(1 downto 0),
      S0_AXI_ARCACHE(0) => S0_AXI_ARCACHE(0),
      S0_AXI_ARLEN(7 downto 0) => S0_AXI_ARLEN(7 downto 0),
      S0_AXI_ARSIZE(2 downto 0) => S0_AXI_ARSIZE(2 downto 0),
      S0_AXI_ARSNOOP(3 downto 0) => S0_AXI_ARSNOOP(3 downto 0),
      S0_AXI_ARVALID => S0_AXI_ARVALID,
      S0_AXI_AWADDR(31 downto 0) => S0_AXI_AWADDR(31 downto 0),
      S0_AXI_AWBAR(0) => S0_AXI_AWBAR(0),
      S0_AXI_AWBURST(1 downto 0) => S0_AXI_AWBURST(1 downto 0),
      S0_AXI_AWCACHE(2 downto 0) => S0_AXI_AWCACHE(2 downto 0),
      S0_AXI_AWLEN(7 downto 0) => S0_AXI_AWLEN(7 downto 0),
      S0_AXI_AWREADY => S0_AXI_AWREADY,
      S0_AXI_AWSIZE(2 downto 0) => S0_AXI_AWSIZE(2 downto 0),
      S0_AXI_AWVALID => S0_AXI_AWVALID,
      S1_AXI_ARADDR(31 downto 0) => S1_AXI_ARADDR(31 downto 0),
      S1_AXI_ARBURST(1 downto 0) => S1_AXI_ARBURST(1 downto 0),
      S1_AXI_ARCACHE(0) => S1_AXI_ARCACHE(0),
      S1_AXI_ARLEN(7 downto 0) => S1_AXI_ARLEN(7 downto 0),
      S1_AXI_ARSIZE(2 downto 0) => S1_AXI_ARSIZE(2 downto 0),
      S1_AXI_ARSNOOP(3 downto 0) => S1_AXI_ARSNOOP(3 downto 0),
      S1_AXI_ARVALID => S1_AXI_ARVALID,
      S1_AXI_AWADDR(31 downto 0) => S1_AXI_AWADDR(31 downto 0),
      S1_AXI_AWBAR(0) => S1_AXI_AWBAR(0),
      S1_AXI_AWBURST(1 downto 0) => S1_AXI_AWBURST(1 downto 0),
      S1_AXI_AWCACHE(2 downto 0) => S1_AXI_AWCACHE(2 downto 0),
      S1_AXI_AWLEN(7 downto 0) => S1_AXI_AWLEN(7 downto 0),
      S1_AXI_AWREADY => S1_AXI_AWREADY,
      S1_AXI_AWSIZE(2 downto 0) => S1_AXI_AWSIZE(2 downto 0),
      S1_AXI_AWVALID => S1_AXI_AWVALID,
      \The_Compare[0].sel_reg_6\ => \The_Compare[0].sel_reg_6\,
      \The_Compare[2].sel_reg\ => \The_Compare[2].sel_reg\,
      \Use_FPGA.Almost_Full_Inst\ => \Gen_Block[0].ARB_n_3\,
      \Use_FPGA.Almost_Full_Inst_0\ => \Gen_Block[0].ARB_n_4\,
      \Use_FPGA.Full_Inst\ => \Use_Port_1.AXI_1_n_106\,
      \Use_FPGA_Flag_Hit.Use_Normal_Line.Line_Fit_Inst\ => \Use_Port_1.AXI_1_n_110\,
      \Use_FPGA_Flag_Hit.Use_Normal_Line.Line_Fit_Inst_0\ => \Use_Port_0.AXI_0_n_48\,
      \access_info[0][Early]\ => \access_info[0][Early]\,
      \access_info[0][Keep]\ => \access_info[0][Keep]\,
      \access_info[0][Kind]\ => \access_info[0][Kind]\,
      \access_info[0][Port_Num]\(0) => \access_info[0][Port_Num]\(0),
      \access_info[0][Wr]\ => \access_info[0][Wr]\,
      access_piperun => access_piperun,
      access_valid => \^access_valid\,
      \arbiter_bp_push_prt[0][Barrier]\ => \arbiter_bp_push_prt[0][Barrier]\,
      \arbiter_bp_push_prt[0][Early]\ => \arbiter_bp_push_prt[0][Early]\,
      \arbiter_bp_push_prt[0][Valid]\ => \arbiter_bp_push_prt[0][Valid]\,
      \arbiter_bp_push_prt[1][Barrier]\ => \arbiter_bp_push_prt[1][Barrier]\,
      \arbiter_bp_push_prt[1][Early]\ => \arbiter_bp_push_prt[1][Early]\,
      \arbiter_bp_push_prt[1][Valid]\ => \arbiter_bp_push_prt[1][Valid]\,
      \ctrl_access[Addr]\(8 downto 0) => \ctrl_access[Addr]\(8 downto 0),
      \ctrl_access[Internal_Cmd]\ => \ctrl_access[Internal_Cmd]\,
      \ctrl_access[Size]\(0) => \ctrl_access[Size]\(0),
      ctrl_init_done_i => ctrl_init_done_i,
      ctrl_ready_i_reg_0 => ctrl_ready,
      \lookup_read_data_new[0,0][Valid]\ => \lookup_read_data_new[0,0][Valid]\,
      \lookup_read_data_new[0,1][Valid]\ => \lookup_read_data_new[0,1][Valid]\,
      lopt => lopt,
      lopt_1 => lopt_1,
      lopt_2 => lopt_2,
      \lu_check_tag_addr_reg[13]\(1 downto 0) => \lu_check_tag_addr_reg[13]\(1 downto 0),
      \lu_mem_info_reg[Addr][11]\(5 downto 0) => \lu_mem_info_reg[Addr][11]\(5 downto 0),
      \lu_mem_info_reg[Addr][31]\(31 downto 0) => \lu_mem_info_reg[Addr][31]\(31 downto 0),
      \lu_mem_info_reg[Addr_Stp][5]\(5 downto 0) => \lu_mem_info_reg[Addr_Stp][5]\(5 downto 0),
      \lu_mem_info_reg[Addr_Use][5]\(5 downto 0) => \lu_mem_info_reg[Addr_Use][5]\(5 downto 0),
      \lu_mem_info_reg[Allocate]\ => \lu_mem_info_reg[Allocate]\,
      \lu_mem_info_reg[Force_Hit]\ => \access_info[0][Force_Hit]\,
      \lu_mem_info_reg[Len][7]\(7 downto 0) => \lu_mem_info_reg[Len][7]\(7 downto 0),
      \lu_mem_info_reg[Size][2]\(2 downto 0) => \lu_mem_info_reg[Size][2]\(2 downto 0),
      lu_mem_write_alloc0 => lu_mem_write_alloc0,
      queue_full => queue_full,
      queue_full_1 => queue_full_1,
      queue_push9_out => queue_push9_out_0,
      queue_push9_out_0 => queue_push9_out,
      \rd_port_access[0][Valid]\ => \rd_port_access[0][Valid]\,
      \rd_port_access[1][Valid]\ => \rd_port_access[1][Valid]\,
      rd_port_ready => rd_port_ready,
      rd_port_ready_cmb_0 => rd_port_ready_cmb_0,
      rd_port_ready_cmb_1 => rd_port_ready_cmb_1,
      read_req_ready => read_req_ready,
      read_req_ready_2 => read_req_ready_2,
      wr_port_ready => wr_port_ready
    );
\Use_Port_0.AXI_0\: entity work.design_1_system_cache_0_0_sc_s_axi_opt_interface
     port map (
      ACLK => ACLK,
      ARESET => ARESET,
      E(0) => \read_data_status[0,0][Hit_Pop]\,
      \Gen_Port_Ready[0].Use_Slow_Port.Rd_FF_Inst\ => \Gen_Block[0].ARB_n_3\,
      \Gen_Port_Ready[0].Use_Slow_Port.Wr_FF_Inst\ => \Gen_Block[0].ARB_n_4\,
      M0_AXI_RRESP(1 downto 0) => M0_AXI_RRESP(1 downto 0),
      Q(3 downto 0) => \Use_Rd_Ctrl_Pipeline.r_read_fifo_addr_reg[3]\(3 downto 0),
      S0_AXI_ARID(0) => S0_AXI_ARID(0),
      S0_AXI_ARREADY => S0_AXI_ARREADY,
      S0_AXI_ARVALID => S0_AXI_ARVALID,
      S0_AXI_AWID(0) => S0_AXI_AWID(0),
      S0_AXI_AWVALID => S0_AXI_AWVALID,
      S0_AXI_BID(0) => S0_AXI_BID(0),
      S0_AXI_BREADY => S0_AXI_BREADY,
      S0_AXI_BRESP(1 downto 0) => S0_AXI_BRESP(1 downto 0),
      S0_AXI_BVALID => S0_AXI_BVALID,
      S0_AXI_RID(0) => S0_AXI_RID(0),
      S0_AXI_RREADY => S0_AXI_RREADY,
      S0_AXI_RVALID => S0_AXI_RVALID,
      S0_AXI_WDATA(31 downto 0) => S0_AXI_WDATA(31 downto 0),
      S0_AXI_WLAST => S0_AXI_WLAST,
      S0_AXI_WREADY => S0_AXI_WREADY,
      S0_AXI_WSTRB(3 downto 0) => S0_AXI_WSTRB(3 downto 0),
      S0_AXI_WVALID => S0_AXI_WVALID,
      S_8 => S_8,
      \The_Compare[0].sel_reg\ => \The_Compare[0].sel_reg\,
      \Use_FPGA_Flag_Hit.Full_Inst\ => \Use_Port_1.AXI_1_n_68\,
      \Use_FPGA_Flag_Hit.Full_Inst_0\ => \Use_FPGA_Flag_Hit.Full_Inst\,
      \Use_Rd_Ctrl_Pipeline.r_read_fifo_addr_reg[0]\ => r_read_fifo_addr(0),
      \Use_Rd_Ctrl_Pipeline.r_read_fifo_addr_reg[2]\ => r_read_fifo_addr(1),
      \Use_Rd_Ctrl_Pipeline.r_read_fifo_addr_reg[3]\ => I5,
      \Use_Rd_Ctrl_Pipeline.ri_hit_reg\(0) => \^read_data_status[0,1][hit_pop]\,
      \Use_Reg_Ctrl.queue_exist_i_reg\ => \Use_Reg_Ctrl.queue_exist_i_reg_0\,
      \access_data_info[0,0][Last]\ => \^access_data_info[0,0][last]\,
      access_piperun => access_piperun,
      \arb_prohibit_quick_reg[0]\ => \Use_Port_0.AXI_0_n_48\,
      \arbiter_bp_push_prt[0][Barrier]\ => \arbiter_bp_push_prt[0][Barrier]\,
      \arbiter_bp_push_prt[0][Early]\ => \arbiter_bp_push_prt[0][Early]\,
      \arbiter_bp_push_prt[0][Valid]\ => \arbiter_bp_push_prt[0][Valid]\,
      \bs_port_num_reg[0]\ => \bs_port_num_reg[0]\,
      \bs_src_reg[0]\ => \bs_src_reg[0]\,
      \bs_src_reg[0]_0\ => \bs_src_reg[0]_0\,
      \lookup_read_data_info[0,0][Valid]\ => \lookup_read_data_info[0,0][Valid]\,
      \lookup_read_data_new[0,0][Hit]\ => \lookup_read_data_new[0,0][Hit]\,
      \lookup_read_data_new[0,0][Valid]\ => \lookup_read_data_new[0,0][Valid]\,
      \lu_check_info_reg[Port_Num][0]\ => \lu_check_info_reg[Port_Num][0]\,
      \lu_check_info_reg[Port_Num][0]_0\ => \lu_check_info_reg[Port_Num][0]_0\,
      lud_addr_pipeline_full => lud_addr_pipeline_full,
      lud_addr_pipeline_full0 => lud_addr_pipeline_full0,
      \lud_mem_port_one_hot_reg[1]\(0) => \lud_mem_port_one_hot_reg[1]\(0),
      lud_reg_port_num => lud_reg_port_num,
      lud_reg_valid_reg => lud_reg_valid_reg,
      lud_reg_valid_reg_0 => lud_reg_valid_reg_0,
      new_read_data_resp(1 downto 0) => new_read_data_resp(1 downto 0),
      p_1_in3_in => p_1_in3_in,
      p_2_in => p_2_in,
      p_3_in => p_3_in,
      p_57_in => p_57_in,
      queue_full => queue_full,
      queue_push9_out => queue_push9_out_0,
      r_hit_last => r_hit_last,
      \r_hit_write_fifo_addr_reg[3]\(0) => r_hit_push,
      \r_hit_write_fifo_addr_reg[3]_0\ => \^read_data_status[0,0][hit_full]\,
      \r_miss_fifo_len_reg[3]\ => r_miss_fifo_full,
      r_miss_full_fifo_addr(1 downto 0) => r_miss_full_fifo_addr(1 downto 0),
      r_miss_last => r_miss_last,
      r_push_safe => r_push_safe,
      r_read_fifo_addr(1 downto 0) => r_read_fifo_addr(3 downto 2),
      r_write_fifo_addr(3 downto 0) => r_write_fifo_addr(3 downto 0),
      \rd_port_access[0][Valid]\ => \rd_port_access[0][Valid]\,
      rd_port_ready_cmb_0 => rd_port_ready_cmb_0,
      \read_data_status[0,1][Hit_Almost_Full]\ => \read_data_status[0,1][Hit_Almost_Full]\,
      \read_info_status[0,0][Almost_Full]\ => \read_info_status[0,0][Almost_Full]\,
      \read_info_status[0,0][Full]\ => \read_info_status[0,0][Full]\,
      read_req_ready => read_req_ready,
      rip_last => rip_last,
      update_ext_bresp_any => update_ext_bresp_any,
      \update_rd_offset_cnt_reg[0]\ => \update_rd_offset_cnt_reg[0]\,
      \update_read_data_info[0,0][Valid]\ => \update_read_data_info[0,0][Valid]\,
      \update_wma_data_reg[24]\(3 downto 0) => \update_wma_data_reg[24]\(3 downto 0),
      \update_wma_data_reg[31]\(31 downto 0) => \access_data_info[0,0][Data]\(31 downto 0),
      \update_wma_strb_reg[0]\ => \update_wma_strb_reg[0]\,
      wm_allow => wm_allow,
      wm_port => wm_port,
      \wr_port_data_info_reg[0][BE][3]_0\(3 downto 0) => \^update_wma_data_reg[24]_0\(3 downto 0),
      wr_port_data_valid_i_reg_0 => \^access_data_info[0,0][valid]\
    );
\Use_Port_1.AXI_1\: entity work.\design_1_system_cache_0_0_sc_s_axi_opt_interface__parameterized1\
     port map (
      A => A,
      ACLK => ACLK,
      ARESET => ARESET,
      A_N => A_N,
      D(31 downto 0) => D(31 downto 0),
      DATA_INA(31 downto 0) => DATA_INA(31 downto 0),
      E(0) => \^read_data_status[0,1][hit_pop]\,
      M0_AXI_RRESP(1 downto 0) => M0_AXI_RRESP(1 downto 0),
      Q(3 downto 0) => \Use_Rd_Ctrl_Pipeline.r_read_fifo_addr_reg[3]_0\(3 downto 0),
      S => S,
      S1_AXI_ARID(0) => S1_AXI_ARID(0),
      S1_AXI_ARREADY => S1_AXI_ARREADY,
      S1_AXI_ARVALID => S1_AXI_ARVALID,
      S1_AXI_AWID(0) => S1_AXI_AWID(0),
      S1_AXI_AWVALID => S1_AXI_AWVALID,
      S1_AXI_BID(0) => S1_AXI_BID(0),
      S1_AXI_BREADY => S1_AXI_BREADY,
      S1_AXI_BRESP(1 downto 0) => S1_AXI_BRESP(1 downto 0),
      S1_AXI_BVALID => S1_AXI_BVALID,
      S1_AXI_RID(0) => S1_AXI_RID(0),
      S1_AXI_RREADY => S1_AXI_RREADY,
      \S1_AXI_RRESP[1]\(1 downto 0) => \S1_AXI_RRESP[1]\(1 downto 0),
      S1_AXI_RVALID => S1_AXI_RVALID,
      S1_AXI_WDATA(31 downto 0) => S1_AXI_WDATA(31 downto 0),
      S1_AXI_WLAST => S1_AXI_WLAST,
      S1_AXI_WREADY => S1_AXI_WREADY,
      S1_AXI_WSTRB(3 downto 0) => S1_AXI_WSTRB(3 downto 0),
      S1_AXI_WVALID => S1_AXI_WVALID,
      S_5 => S_5,
      S_9 => S_9,
      \Use_FPGA_2.S_AXI_RVALID_reg\ => \Use_FPGA_2.S_AXI_RVALID_reg\,
      \Use_FPGA_2.S_AXI_RVALID_reg_0\(3 downto 0) => \Use_FPGA_2.S_AXI_RVALID_reg_0\(3 downto 0),
      \Use_Rd_Ctrl_Pipeline.r_read_fifo_addr_reg[0]\ => r_read_fifo_addr_4(0),
      \Use_Rd_Ctrl_Pipeline.r_read_fifo_addr_reg[2]\ => r_read_fifo_addr_4(1),
      \Use_Rd_Ctrl_Pipeline.r_read_fifo_addr_reg[3]\ => I5_1,
      \Use_Reg_Ctrl.queue_exist_i_reg\ => \Use_Reg_Ctrl.queue_exist_i_reg\,
      \Use_Reg_Ctrl.queue_exist_i_reg_0\ => \Use_Reg_Ctrl.queue_exist_i_reg_1\,
      \access_data_info[0,0][Last]\ => \^access_data_info[0,0][last]\,
      \access_data_info[0,0][Valid]\ => \^access_data_info[0,0][valid]\,
      \access_data_info[0,1][Last]\ => \access_data_info[0,1][Last]\,
      access_piperun => access_piperun,
      \arb_prohibit_quick_reg[1]\ => \Use_Port_1.AXI_1_n_110\,
      \arbiter_bp_push_prt[1][Barrier]\ => \arbiter_bp_push_prt[1][Barrier]\,
      \arbiter_bp_push_prt[1][Early]\ => \arbiter_bp_push_prt[1][Early]\,
      \arbiter_bp_push_prt[1][Valid]\ => \arbiter_bp_push_prt[1][Valid]\,
      \bs_port_num_reg[0]\ => \bs_port_num_reg[0]\,
      \bs_src_reg[0]\ => \bs_src_reg[0]\,
      \bs_src_reg[0]_0\ => \bs_src_reg[0]_0\,
      dvm_2nd_part_reg => \Use_Port_1.AXI_1_n_106\,
      \lookup_read_data_info[0,1][Valid]\ => \lookup_read_data_info[0,1][Valid]\,
      \lookup_read_data_new[0,0][Hit]\ => \lookup_read_data_new[0,0][Hit]\,
      \lookup_read_data_new[0,1][Valid]\ => \lookup_read_data_new[0,1][Valid]\,
      lookup_restart_mem => lookup_restart_mem,
      \lu_check_info_reg[Port_Num][0]\ => \lu_check_info_reg[Port_Num][0]_0\,
      lu_check_valid => lu_check_valid,
      \lu_mem_info_reg[Port_Num][0]\ => \lu_mem_info_reg[Port_Num][0]\,
      lud_addr_pipeline_full_reg => \Use_Port_1.AXI_1_n_68\,
      lud_reg_port_num => lud_reg_port_num,
      lud_write_hit_done_reg => lud_write_hit_done_reg,
      p_162_in => p_162_in,
      queue_full => queue_full_1,
      queue_push9_out => queue_push9_out,
      \r_hit_read_fifo_addr_reg[0]\ => \r_hit_read_fifo_addr_reg[0]\,
      \r_hit_write_fifo_addr_reg[3]\(0) => r_hit_push_0,
      \r_hit_write_fifo_addr_reg[3]_0\ => \read_data_status[0,1][Hit_Full]\,
      \r_miss_fifo_len_reg[3]\ => r_miss_fifo_full_2,
      \r_miss_read_fifo_addr_reg[0]\ => \r_miss_read_fifo_addr_reg[0]\,
      \r_miss_read_fifo_addr_reg[1]\(1 downto 0) => \r_miss_read_fifo_addr_reg[1]\(1 downto 0),
      r_read_fifo_addr_4(1 downto 0) => r_read_fifo_addr_4(3 downto 2),
      \rd_port_access[1][Valid]\ => \rd_port_access[1][Valid]\,
      rd_port_ready => rd_port_ready,
      rd_port_ready_cmb_1 => rd_port_ready_cmb_1,
      \read_data_status[0,0][Hit_Full]\ => \^read_data_status[0,0][hit_full]\,
      \read_data_status[0,1][Hit_Almost_Full]\ => \read_data_status[0,1][Hit_Almost_Full]\,
      \read_info_status[0,0][Almost_Full]\ => \read_info_status[0,0][Almost_Full]\,
      \read_info_status[0,0][Full]\ => \read_info_status[0,0][Full]\,
      read_req_ready => read_req_ready_2,
      rip_last_3 => rip_last_3,
      update_ext_bresp_any => update_ext_bresp_any,
      \update_rd_offset_cnt_reg[0]\ => \update_rd_offset_cnt_reg[0]_0\,
      \update_read_data_info[0,1][Valid]\ => \update_read_data_info[0,1][Valid]\,
      \update_wma_data_reg[24]\(3 downto 0) => \^update_wma_data_reg[24]_0\(3 downto 0),
      update_wr_miss_rs_last => update_wr_miss_rs_last,
      wm_port => wm_port,
      \wr_port_data_info_reg[0][Data][31]_0\(31 downto 0) => \access_data_info[0,0][Data]\(31 downto 0),
      wr_port_data_ready => wr_port_data_ready,
      wr_port_data_valid_i_reg_0 => \access_data_info[0,1][Valid]\,
      wr_port_ready => wr_port_ready
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_system_cache_0_0_system_cache is
  port (
    ACLK : in STD_LOGIC;
    ARESETN : in STD_LOGIC;
    S0_AXI_AWID : in STD_LOGIC_VECTOR ( 0 to 0 );
    S0_AXI_AWADDR : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S0_AXI_AWLEN : in STD_LOGIC_VECTOR ( 7 downto 0 );
    S0_AXI_AWSIZE : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S0_AXI_AWBURST : in STD_LOGIC_VECTOR ( 1 downto 0 );
    S0_AXI_AWLOCK : in STD_LOGIC;
    S0_AXI_AWCACHE : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S0_AXI_AWPROT : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S0_AXI_AWQOS : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S0_AXI_AWVALID : in STD_LOGIC;
    S0_AXI_AWREADY : out STD_LOGIC;
    S0_AXI_AWDOMAIN : in STD_LOGIC_VECTOR ( 1 downto 0 );
    S0_AXI_AWSNOOP : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S0_AXI_AWBAR : in STD_LOGIC_VECTOR ( 1 downto 0 );
    S0_AXI_WDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S0_AXI_WSTRB : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S0_AXI_WLAST : in STD_LOGIC;
    S0_AXI_WVALID : in STD_LOGIC;
    S0_AXI_WREADY : out STD_LOGIC;
    S0_AXI_BRESP : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S0_AXI_BID : out STD_LOGIC_VECTOR ( 0 to 0 );
    S0_AXI_BVALID : out STD_LOGIC;
    S0_AXI_BREADY : in STD_LOGIC;
    S0_AXI_WACK : in STD_LOGIC;
    S0_AXI_ARID : in STD_LOGIC_VECTOR ( 0 to 0 );
    S0_AXI_ARADDR : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S0_AXI_ARLEN : in STD_LOGIC_VECTOR ( 7 downto 0 );
    S0_AXI_ARSIZE : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S0_AXI_ARBURST : in STD_LOGIC_VECTOR ( 1 downto 0 );
    S0_AXI_ARLOCK : in STD_LOGIC;
    S0_AXI_ARCACHE : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S0_AXI_ARPROT : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S0_AXI_ARQOS : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S0_AXI_ARVALID : in STD_LOGIC;
    S0_AXI_ARREADY : out STD_LOGIC;
    S0_AXI_ARDOMAIN : in STD_LOGIC_VECTOR ( 1 downto 0 );
    S0_AXI_ARSNOOP : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S0_AXI_ARBAR : in STD_LOGIC_VECTOR ( 1 downto 0 );
    S0_AXI_RID : out STD_LOGIC_VECTOR ( 0 to 0 );
    S0_AXI_RDATA : out STD_LOGIC_VECTOR ( 31 downto 0 );
    S0_AXI_RRESP : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S0_AXI_RLAST : out STD_LOGIC;
    S0_AXI_RVALID : out STD_LOGIC;
    S0_AXI_RREADY : in STD_LOGIC;
    S0_AXI_RACK : in STD_LOGIC;
    S0_AXI_ACVALID : out STD_LOGIC;
    S0_AXI_ACADDR : out STD_LOGIC_VECTOR ( 31 downto 0 );
    S0_AXI_ACSNOOP : out STD_LOGIC_VECTOR ( 3 downto 0 );
    S0_AXI_ACPROT : out STD_LOGIC_VECTOR ( 2 downto 0 );
    S0_AXI_ACREADY : in STD_LOGIC;
    S0_AXI_CRVALID : in STD_LOGIC;
    S0_AXI_CRRESP : in STD_LOGIC_VECTOR ( 4 downto 0 );
    S0_AXI_CRREADY : out STD_LOGIC;
    S0_AXI_CDVALID : in STD_LOGIC;
    S0_AXI_CDDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S0_AXI_CDLAST : in STD_LOGIC;
    S0_AXI_CDREADY : out STD_LOGIC;
    S1_AXI_AWID : in STD_LOGIC_VECTOR ( 0 to 0 );
    S1_AXI_AWADDR : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S1_AXI_AWLEN : in STD_LOGIC_VECTOR ( 7 downto 0 );
    S1_AXI_AWSIZE : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S1_AXI_AWBURST : in STD_LOGIC_VECTOR ( 1 downto 0 );
    S1_AXI_AWLOCK : in STD_LOGIC;
    S1_AXI_AWCACHE : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S1_AXI_AWPROT : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S1_AXI_AWQOS : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S1_AXI_AWVALID : in STD_LOGIC;
    S1_AXI_AWREADY : out STD_LOGIC;
    S1_AXI_AWDOMAIN : in STD_LOGIC_VECTOR ( 1 downto 0 );
    S1_AXI_AWSNOOP : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S1_AXI_AWBAR : in STD_LOGIC_VECTOR ( 1 downto 0 );
    S1_AXI_WDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S1_AXI_WSTRB : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S1_AXI_WLAST : in STD_LOGIC;
    S1_AXI_WVALID : in STD_LOGIC;
    S1_AXI_WREADY : out STD_LOGIC;
    S1_AXI_BRESP : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S1_AXI_BID : out STD_LOGIC_VECTOR ( 0 to 0 );
    S1_AXI_BVALID : out STD_LOGIC;
    S1_AXI_BREADY : in STD_LOGIC;
    S1_AXI_WACK : in STD_LOGIC;
    S1_AXI_ARID : in STD_LOGIC_VECTOR ( 0 to 0 );
    S1_AXI_ARADDR : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S1_AXI_ARLEN : in STD_LOGIC_VECTOR ( 7 downto 0 );
    S1_AXI_ARSIZE : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S1_AXI_ARBURST : in STD_LOGIC_VECTOR ( 1 downto 0 );
    S1_AXI_ARLOCK : in STD_LOGIC;
    S1_AXI_ARCACHE : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S1_AXI_ARPROT : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S1_AXI_ARQOS : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S1_AXI_ARVALID : in STD_LOGIC;
    S1_AXI_ARREADY : out STD_LOGIC;
    S1_AXI_ARDOMAIN : in STD_LOGIC_VECTOR ( 1 downto 0 );
    S1_AXI_ARSNOOP : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S1_AXI_ARBAR : in STD_LOGIC_VECTOR ( 1 downto 0 );
    S1_AXI_RID : out STD_LOGIC_VECTOR ( 0 to 0 );
    S1_AXI_RDATA : out STD_LOGIC_VECTOR ( 31 downto 0 );
    S1_AXI_RRESP : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S1_AXI_RLAST : out STD_LOGIC;
    S1_AXI_RVALID : out STD_LOGIC;
    S1_AXI_RREADY : in STD_LOGIC;
    S1_AXI_RACK : in STD_LOGIC;
    S1_AXI_ACVALID : out STD_LOGIC;
    S1_AXI_ACADDR : out STD_LOGIC_VECTOR ( 31 downto 0 );
    S1_AXI_ACSNOOP : out STD_LOGIC_VECTOR ( 3 downto 0 );
    S1_AXI_ACPROT : out STD_LOGIC_VECTOR ( 2 downto 0 );
    S1_AXI_ACREADY : in STD_LOGIC;
    S1_AXI_CRVALID : in STD_LOGIC;
    S1_AXI_CRRESP : in STD_LOGIC_VECTOR ( 4 downto 0 );
    S1_AXI_CRREADY : out STD_LOGIC;
    S1_AXI_CDVALID : in STD_LOGIC;
    S1_AXI_CDDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S1_AXI_CDLAST : in STD_LOGIC;
    S1_AXI_CDREADY : out STD_LOGIC;
    S2_AXI_AWID : in STD_LOGIC_VECTOR ( 0 to 0 );
    S2_AXI_AWADDR : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S2_AXI_AWLEN : in STD_LOGIC_VECTOR ( 7 downto 0 );
    S2_AXI_AWSIZE : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S2_AXI_AWBURST : in STD_LOGIC_VECTOR ( 1 downto 0 );
    S2_AXI_AWLOCK : in STD_LOGIC;
    S2_AXI_AWCACHE : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S2_AXI_AWPROT : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S2_AXI_AWQOS : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S2_AXI_AWVALID : in STD_LOGIC;
    S2_AXI_AWREADY : out STD_LOGIC;
    S2_AXI_AWDOMAIN : in STD_LOGIC_VECTOR ( 1 downto 0 );
    S2_AXI_AWSNOOP : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S2_AXI_AWBAR : in STD_LOGIC_VECTOR ( 1 downto 0 );
    S2_AXI_WDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S2_AXI_WSTRB : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S2_AXI_WLAST : in STD_LOGIC;
    S2_AXI_WVALID : in STD_LOGIC;
    S2_AXI_WREADY : out STD_LOGIC;
    S2_AXI_BRESP : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S2_AXI_BID : out STD_LOGIC_VECTOR ( 0 to 0 );
    S2_AXI_BVALID : out STD_LOGIC;
    S2_AXI_BREADY : in STD_LOGIC;
    S2_AXI_WACK : in STD_LOGIC;
    S2_AXI_ARID : in STD_LOGIC_VECTOR ( 0 to 0 );
    S2_AXI_ARADDR : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S2_AXI_ARLEN : in STD_LOGIC_VECTOR ( 7 downto 0 );
    S2_AXI_ARSIZE : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S2_AXI_ARBURST : in STD_LOGIC_VECTOR ( 1 downto 0 );
    S2_AXI_ARLOCK : in STD_LOGIC;
    S2_AXI_ARCACHE : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S2_AXI_ARPROT : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S2_AXI_ARQOS : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S2_AXI_ARVALID : in STD_LOGIC;
    S2_AXI_ARREADY : out STD_LOGIC;
    S2_AXI_ARDOMAIN : in STD_LOGIC_VECTOR ( 1 downto 0 );
    S2_AXI_ARSNOOP : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S2_AXI_ARBAR : in STD_LOGIC_VECTOR ( 1 downto 0 );
    S2_AXI_RID : out STD_LOGIC_VECTOR ( 0 to 0 );
    S2_AXI_RDATA : out STD_LOGIC_VECTOR ( 31 downto 0 );
    S2_AXI_RRESP : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S2_AXI_RLAST : out STD_LOGIC;
    S2_AXI_RVALID : out STD_LOGIC;
    S2_AXI_RREADY : in STD_LOGIC;
    S2_AXI_RACK : in STD_LOGIC;
    S2_AXI_ACVALID : out STD_LOGIC;
    S2_AXI_ACADDR : out STD_LOGIC_VECTOR ( 31 downto 0 );
    S2_AXI_ACSNOOP : out STD_LOGIC_VECTOR ( 3 downto 0 );
    S2_AXI_ACPROT : out STD_LOGIC_VECTOR ( 2 downto 0 );
    S2_AXI_ACREADY : in STD_LOGIC;
    S2_AXI_CRVALID : in STD_LOGIC;
    S2_AXI_CRRESP : in STD_LOGIC_VECTOR ( 4 downto 0 );
    S2_AXI_CRREADY : out STD_LOGIC;
    S2_AXI_CDVALID : in STD_LOGIC;
    S2_AXI_CDDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S2_AXI_CDLAST : in STD_LOGIC;
    S2_AXI_CDREADY : out STD_LOGIC;
    S3_AXI_AWID : in STD_LOGIC_VECTOR ( 0 to 0 );
    S3_AXI_AWADDR : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S3_AXI_AWLEN : in STD_LOGIC_VECTOR ( 7 downto 0 );
    S3_AXI_AWSIZE : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S3_AXI_AWBURST : in STD_LOGIC_VECTOR ( 1 downto 0 );
    S3_AXI_AWLOCK : in STD_LOGIC;
    S3_AXI_AWCACHE : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S3_AXI_AWPROT : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S3_AXI_AWQOS : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S3_AXI_AWVALID : in STD_LOGIC;
    S3_AXI_AWREADY : out STD_LOGIC;
    S3_AXI_AWDOMAIN : in STD_LOGIC_VECTOR ( 1 downto 0 );
    S3_AXI_AWSNOOP : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S3_AXI_AWBAR : in STD_LOGIC_VECTOR ( 1 downto 0 );
    S3_AXI_WDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S3_AXI_WSTRB : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S3_AXI_WLAST : in STD_LOGIC;
    S3_AXI_WVALID : in STD_LOGIC;
    S3_AXI_WREADY : out STD_LOGIC;
    S3_AXI_BRESP : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S3_AXI_BID : out STD_LOGIC_VECTOR ( 0 to 0 );
    S3_AXI_BVALID : out STD_LOGIC;
    S3_AXI_BREADY : in STD_LOGIC;
    S3_AXI_WACK : in STD_LOGIC;
    S3_AXI_ARID : in STD_LOGIC_VECTOR ( 0 to 0 );
    S3_AXI_ARADDR : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S3_AXI_ARLEN : in STD_LOGIC_VECTOR ( 7 downto 0 );
    S3_AXI_ARSIZE : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S3_AXI_ARBURST : in STD_LOGIC_VECTOR ( 1 downto 0 );
    S3_AXI_ARLOCK : in STD_LOGIC;
    S3_AXI_ARCACHE : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S3_AXI_ARPROT : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S3_AXI_ARQOS : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S3_AXI_ARVALID : in STD_LOGIC;
    S3_AXI_ARREADY : out STD_LOGIC;
    S3_AXI_ARDOMAIN : in STD_LOGIC_VECTOR ( 1 downto 0 );
    S3_AXI_ARSNOOP : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S3_AXI_ARBAR : in STD_LOGIC_VECTOR ( 1 downto 0 );
    S3_AXI_RID : out STD_LOGIC_VECTOR ( 0 to 0 );
    S3_AXI_RDATA : out STD_LOGIC_VECTOR ( 31 downto 0 );
    S3_AXI_RRESP : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S3_AXI_RLAST : out STD_LOGIC;
    S3_AXI_RVALID : out STD_LOGIC;
    S3_AXI_RREADY : in STD_LOGIC;
    S3_AXI_RACK : in STD_LOGIC;
    S3_AXI_ACVALID : out STD_LOGIC;
    S3_AXI_ACADDR : out STD_LOGIC_VECTOR ( 31 downto 0 );
    S3_AXI_ACSNOOP : out STD_LOGIC_VECTOR ( 3 downto 0 );
    S3_AXI_ACPROT : out STD_LOGIC_VECTOR ( 2 downto 0 );
    S3_AXI_ACREADY : in STD_LOGIC;
    S3_AXI_CRVALID : in STD_LOGIC;
    S3_AXI_CRRESP : in STD_LOGIC_VECTOR ( 4 downto 0 );
    S3_AXI_CRREADY : out STD_LOGIC;
    S3_AXI_CDVALID : in STD_LOGIC;
    S3_AXI_CDDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S3_AXI_CDLAST : in STD_LOGIC;
    S3_AXI_CDREADY : out STD_LOGIC;
    S4_AXI_AWID : in STD_LOGIC_VECTOR ( 0 to 0 );
    S4_AXI_AWADDR : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S4_AXI_AWLEN : in STD_LOGIC_VECTOR ( 7 downto 0 );
    S4_AXI_AWSIZE : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S4_AXI_AWBURST : in STD_LOGIC_VECTOR ( 1 downto 0 );
    S4_AXI_AWLOCK : in STD_LOGIC;
    S4_AXI_AWCACHE : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S4_AXI_AWPROT : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S4_AXI_AWQOS : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S4_AXI_AWVALID : in STD_LOGIC;
    S4_AXI_AWREADY : out STD_LOGIC;
    S4_AXI_AWDOMAIN : in STD_LOGIC_VECTOR ( 1 downto 0 );
    S4_AXI_AWSNOOP : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S4_AXI_AWBAR : in STD_LOGIC_VECTOR ( 1 downto 0 );
    S4_AXI_WDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S4_AXI_WSTRB : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S4_AXI_WLAST : in STD_LOGIC;
    S4_AXI_WVALID : in STD_LOGIC;
    S4_AXI_WREADY : out STD_LOGIC;
    S4_AXI_BRESP : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S4_AXI_BID : out STD_LOGIC_VECTOR ( 0 to 0 );
    S4_AXI_BVALID : out STD_LOGIC;
    S4_AXI_BREADY : in STD_LOGIC;
    S4_AXI_WACK : in STD_LOGIC;
    S4_AXI_ARID : in STD_LOGIC_VECTOR ( 0 to 0 );
    S4_AXI_ARADDR : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S4_AXI_ARLEN : in STD_LOGIC_VECTOR ( 7 downto 0 );
    S4_AXI_ARSIZE : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S4_AXI_ARBURST : in STD_LOGIC_VECTOR ( 1 downto 0 );
    S4_AXI_ARLOCK : in STD_LOGIC;
    S4_AXI_ARCACHE : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S4_AXI_ARPROT : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S4_AXI_ARQOS : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S4_AXI_ARVALID : in STD_LOGIC;
    S4_AXI_ARREADY : out STD_LOGIC;
    S4_AXI_ARDOMAIN : in STD_LOGIC_VECTOR ( 1 downto 0 );
    S4_AXI_ARSNOOP : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S4_AXI_ARBAR : in STD_LOGIC_VECTOR ( 1 downto 0 );
    S4_AXI_RID : out STD_LOGIC_VECTOR ( 0 to 0 );
    S4_AXI_RDATA : out STD_LOGIC_VECTOR ( 31 downto 0 );
    S4_AXI_RRESP : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S4_AXI_RLAST : out STD_LOGIC;
    S4_AXI_RVALID : out STD_LOGIC;
    S4_AXI_RREADY : in STD_LOGIC;
    S4_AXI_RACK : in STD_LOGIC;
    S4_AXI_ACVALID : out STD_LOGIC;
    S4_AXI_ACADDR : out STD_LOGIC_VECTOR ( 31 downto 0 );
    S4_AXI_ACSNOOP : out STD_LOGIC_VECTOR ( 3 downto 0 );
    S4_AXI_ACPROT : out STD_LOGIC_VECTOR ( 2 downto 0 );
    S4_AXI_ACREADY : in STD_LOGIC;
    S4_AXI_CRVALID : in STD_LOGIC;
    S4_AXI_CRRESP : in STD_LOGIC_VECTOR ( 4 downto 0 );
    S4_AXI_CRREADY : out STD_LOGIC;
    S4_AXI_CDVALID : in STD_LOGIC;
    S4_AXI_CDDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S4_AXI_CDLAST : in STD_LOGIC;
    S4_AXI_CDREADY : out STD_LOGIC;
    S5_AXI_AWID : in STD_LOGIC_VECTOR ( 0 to 0 );
    S5_AXI_AWADDR : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S5_AXI_AWLEN : in STD_LOGIC_VECTOR ( 7 downto 0 );
    S5_AXI_AWSIZE : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S5_AXI_AWBURST : in STD_LOGIC_VECTOR ( 1 downto 0 );
    S5_AXI_AWLOCK : in STD_LOGIC;
    S5_AXI_AWCACHE : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S5_AXI_AWPROT : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S5_AXI_AWQOS : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S5_AXI_AWVALID : in STD_LOGIC;
    S5_AXI_AWREADY : out STD_LOGIC;
    S5_AXI_AWDOMAIN : in STD_LOGIC_VECTOR ( 1 downto 0 );
    S5_AXI_AWSNOOP : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S5_AXI_AWBAR : in STD_LOGIC_VECTOR ( 1 downto 0 );
    S5_AXI_WDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S5_AXI_WSTRB : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S5_AXI_WLAST : in STD_LOGIC;
    S5_AXI_WVALID : in STD_LOGIC;
    S5_AXI_WREADY : out STD_LOGIC;
    S5_AXI_BRESP : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S5_AXI_BID : out STD_LOGIC_VECTOR ( 0 to 0 );
    S5_AXI_BVALID : out STD_LOGIC;
    S5_AXI_BREADY : in STD_LOGIC;
    S5_AXI_WACK : in STD_LOGIC;
    S5_AXI_ARID : in STD_LOGIC_VECTOR ( 0 to 0 );
    S5_AXI_ARADDR : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S5_AXI_ARLEN : in STD_LOGIC_VECTOR ( 7 downto 0 );
    S5_AXI_ARSIZE : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S5_AXI_ARBURST : in STD_LOGIC_VECTOR ( 1 downto 0 );
    S5_AXI_ARLOCK : in STD_LOGIC;
    S5_AXI_ARCACHE : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S5_AXI_ARPROT : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S5_AXI_ARQOS : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S5_AXI_ARVALID : in STD_LOGIC;
    S5_AXI_ARREADY : out STD_LOGIC;
    S5_AXI_ARDOMAIN : in STD_LOGIC_VECTOR ( 1 downto 0 );
    S5_AXI_ARSNOOP : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S5_AXI_ARBAR : in STD_LOGIC_VECTOR ( 1 downto 0 );
    S5_AXI_RID : out STD_LOGIC_VECTOR ( 0 to 0 );
    S5_AXI_RDATA : out STD_LOGIC_VECTOR ( 31 downto 0 );
    S5_AXI_RRESP : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S5_AXI_RLAST : out STD_LOGIC;
    S5_AXI_RVALID : out STD_LOGIC;
    S5_AXI_RREADY : in STD_LOGIC;
    S5_AXI_RACK : in STD_LOGIC;
    S5_AXI_ACVALID : out STD_LOGIC;
    S5_AXI_ACADDR : out STD_LOGIC_VECTOR ( 31 downto 0 );
    S5_AXI_ACSNOOP : out STD_LOGIC_VECTOR ( 3 downto 0 );
    S5_AXI_ACPROT : out STD_LOGIC_VECTOR ( 2 downto 0 );
    S5_AXI_ACREADY : in STD_LOGIC;
    S5_AXI_CRVALID : in STD_LOGIC;
    S5_AXI_CRRESP : in STD_LOGIC_VECTOR ( 4 downto 0 );
    S5_AXI_CRREADY : out STD_LOGIC;
    S5_AXI_CDVALID : in STD_LOGIC;
    S5_AXI_CDDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S5_AXI_CDLAST : in STD_LOGIC;
    S5_AXI_CDREADY : out STD_LOGIC;
    S6_AXI_AWID : in STD_LOGIC_VECTOR ( 0 to 0 );
    S6_AXI_AWADDR : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S6_AXI_AWLEN : in STD_LOGIC_VECTOR ( 7 downto 0 );
    S6_AXI_AWSIZE : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S6_AXI_AWBURST : in STD_LOGIC_VECTOR ( 1 downto 0 );
    S6_AXI_AWLOCK : in STD_LOGIC;
    S6_AXI_AWCACHE : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S6_AXI_AWPROT : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S6_AXI_AWQOS : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S6_AXI_AWVALID : in STD_LOGIC;
    S6_AXI_AWREADY : out STD_LOGIC;
    S6_AXI_AWDOMAIN : in STD_LOGIC_VECTOR ( 1 downto 0 );
    S6_AXI_AWSNOOP : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S6_AXI_AWBAR : in STD_LOGIC_VECTOR ( 1 downto 0 );
    S6_AXI_WDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S6_AXI_WSTRB : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S6_AXI_WLAST : in STD_LOGIC;
    S6_AXI_WVALID : in STD_LOGIC;
    S6_AXI_WREADY : out STD_LOGIC;
    S6_AXI_BRESP : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S6_AXI_BID : out STD_LOGIC_VECTOR ( 0 to 0 );
    S6_AXI_BVALID : out STD_LOGIC;
    S6_AXI_BREADY : in STD_LOGIC;
    S6_AXI_WACK : in STD_LOGIC;
    S6_AXI_ARID : in STD_LOGIC_VECTOR ( 0 to 0 );
    S6_AXI_ARADDR : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S6_AXI_ARLEN : in STD_LOGIC_VECTOR ( 7 downto 0 );
    S6_AXI_ARSIZE : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S6_AXI_ARBURST : in STD_LOGIC_VECTOR ( 1 downto 0 );
    S6_AXI_ARLOCK : in STD_LOGIC;
    S6_AXI_ARCACHE : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S6_AXI_ARPROT : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S6_AXI_ARQOS : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S6_AXI_ARVALID : in STD_LOGIC;
    S6_AXI_ARREADY : out STD_LOGIC;
    S6_AXI_ARDOMAIN : in STD_LOGIC_VECTOR ( 1 downto 0 );
    S6_AXI_ARSNOOP : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S6_AXI_ARBAR : in STD_LOGIC_VECTOR ( 1 downto 0 );
    S6_AXI_RID : out STD_LOGIC_VECTOR ( 0 to 0 );
    S6_AXI_RDATA : out STD_LOGIC_VECTOR ( 31 downto 0 );
    S6_AXI_RRESP : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S6_AXI_RLAST : out STD_LOGIC;
    S6_AXI_RVALID : out STD_LOGIC;
    S6_AXI_RREADY : in STD_LOGIC;
    S6_AXI_RACK : in STD_LOGIC;
    S6_AXI_ACVALID : out STD_LOGIC;
    S6_AXI_ACADDR : out STD_LOGIC_VECTOR ( 31 downto 0 );
    S6_AXI_ACSNOOP : out STD_LOGIC_VECTOR ( 3 downto 0 );
    S6_AXI_ACPROT : out STD_LOGIC_VECTOR ( 2 downto 0 );
    S6_AXI_ACREADY : in STD_LOGIC;
    S6_AXI_CRVALID : in STD_LOGIC;
    S6_AXI_CRRESP : in STD_LOGIC_VECTOR ( 4 downto 0 );
    S6_AXI_CRREADY : out STD_LOGIC;
    S6_AXI_CDVALID : in STD_LOGIC;
    S6_AXI_CDDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S6_AXI_CDLAST : in STD_LOGIC;
    S6_AXI_CDREADY : out STD_LOGIC;
    S7_AXI_AWID : in STD_LOGIC_VECTOR ( 0 to 0 );
    S7_AXI_AWADDR : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S7_AXI_AWLEN : in STD_LOGIC_VECTOR ( 7 downto 0 );
    S7_AXI_AWSIZE : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S7_AXI_AWBURST : in STD_LOGIC_VECTOR ( 1 downto 0 );
    S7_AXI_AWLOCK : in STD_LOGIC;
    S7_AXI_AWCACHE : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S7_AXI_AWPROT : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S7_AXI_AWQOS : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S7_AXI_AWVALID : in STD_LOGIC;
    S7_AXI_AWREADY : out STD_LOGIC;
    S7_AXI_AWDOMAIN : in STD_LOGIC_VECTOR ( 1 downto 0 );
    S7_AXI_AWSNOOP : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S7_AXI_AWBAR : in STD_LOGIC_VECTOR ( 1 downto 0 );
    S7_AXI_WDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S7_AXI_WSTRB : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S7_AXI_WLAST : in STD_LOGIC;
    S7_AXI_WVALID : in STD_LOGIC;
    S7_AXI_WREADY : out STD_LOGIC;
    S7_AXI_BRESP : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S7_AXI_BID : out STD_LOGIC_VECTOR ( 0 to 0 );
    S7_AXI_BVALID : out STD_LOGIC;
    S7_AXI_BREADY : in STD_LOGIC;
    S7_AXI_WACK : in STD_LOGIC;
    S7_AXI_ARID : in STD_LOGIC_VECTOR ( 0 to 0 );
    S7_AXI_ARADDR : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S7_AXI_ARLEN : in STD_LOGIC_VECTOR ( 7 downto 0 );
    S7_AXI_ARSIZE : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S7_AXI_ARBURST : in STD_LOGIC_VECTOR ( 1 downto 0 );
    S7_AXI_ARLOCK : in STD_LOGIC;
    S7_AXI_ARCACHE : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S7_AXI_ARPROT : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S7_AXI_ARQOS : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S7_AXI_ARVALID : in STD_LOGIC;
    S7_AXI_ARREADY : out STD_LOGIC;
    S7_AXI_ARDOMAIN : in STD_LOGIC_VECTOR ( 1 downto 0 );
    S7_AXI_ARSNOOP : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S7_AXI_ARBAR : in STD_LOGIC_VECTOR ( 1 downto 0 );
    S7_AXI_RID : out STD_LOGIC_VECTOR ( 0 to 0 );
    S7_AXI_RDATA : out STD_LOGIC_VECTOR ( 31 downto 0 );
    S7_AXI_RRESP : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S7_AXI_RLAST : out STD_LOGIC;
    S7_AXI_RVALID : out STD_LOGIC;
    S7_AXI_RREADY : in STD_LOGIC;
    S7_AXI_RACK : in STD_LOGIC;
    S7_AXI_ACVALID : out STD_LOGIC;
    S7_AXI_ACADDR : out STD_LOGIC_VECTOR ( 31 downto 0 );
    S7_AXI_ACSNOOP : out STD_LOGIC_VECTOR ( 3 downto 0 );
    S7_AXI_ACPROT : out STD_LOGIC_VECTOR ( 2 downto 0 );
    S7_AXI_ACREADY : in STD_LOGIC;
    S7_AXI_CRVALID : in STD_LOGIC;
    S7_AXI_CRRESP : in STD_LOGIC_VECTOR ( 4 downto 0 );
    S7_AXI_CRREADY : out STD_LOGIC;
    S7_AXI_CDVALID : in STD_LOGIC;
    S7_AXI_CDDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S7_AXI_CDLAST : in STD_LOGIC;
    S7_AXI_CDREADY : out STD_LOGIC;
    S8_AXI_AWID : in STD_LOGIC_VECTOR ( 0 to 0 );
    S8_AXI_AWADDR : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S8_AXI_AWLEN : in STD_LOGIC_VECTOR ( 7 downto 0 );
    S8_AXI_AWSIZE : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S8_AXI_AWBURST : in STD_LOGIC_VECTOR ( 1 downto 0 );
    S8_AXI_AWLOCK : in STD_LOGIC;
    S8_AXI_AWCACHE : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S8_AXI_AWPROT : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S8_AXI_AWQOS : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S8_AXI_AWVALID : in STD_LOGIC;
    S8_AXI_AWREADY : out STD_LOGIC;
    S8_AXI_AWDOMAIN : in STD_LOGIC_VECTOR ( 1 downto 0 );
    S8_AXI_AWSNOOP : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S8_AXI_AWBAR : in STD_LOGIC_VECTOR ( 1 downto 0 );
    S8_AXI_WDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S8_AXI_WSTRB : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S8_AXI_WLAST : in STD_LOGIC;
    S8_AXI_WVALID : in STD_LOGIC;
    S8_AXI_WREADY : out STD_LOGIC;
    S8_AXI_BRESP : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S8_AXI_BID : out STD_LOGIC_VECTOR ( 0 to 0 );
    S8_AXI_BVALID : out STD_LOGIC;
    S8_AXI_BREADY : in STD_LOGIC;
    S8_AXI_WACK : in STD_LOGIC;
    S8_AXI_ARID : in STD_LOGIC_VECTOR ( 0 to 0 );
    S8_AXI_ARADDR : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S8_AXI_ARLEN : in STD_LOGIC_VECTOR ( 7 downto 0 );
    S8_AXI_ARSIZE : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S8_AXI_ARBURST : in STD_LOGIC_VECTOR ( 1 downto 0 );
    S8_AXI_ARLOCK : in STD_LOGIC;
    S8_AXI_ARCACHE : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S8_AXI_ARPROT : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S8_AXI_ARQOS : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S8_AXI_ARVALID : in STD_LOGIC;
    S8_AXI_ARREADY : out STD_LOGIC;
    S8_AXI_ARDOMAIN : in STD_LOGIC_VECTOR ( 1 downto 0 );
    S8_AXI_ARSNOOP : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S8_AXI_ARBAR : in STD_LOGIC_VECTOR ( 1 downto 0 );
    S8_AXI_RID : out STD_LOGIC_VECTOR ( 0 to 0 );
    S8_AXI_RDATA : out STD_LOGIC_VECTOR ( 31 downto 0 );
    S8_AXI_RRESP : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S8_AXI_RLAST : out STD_LOGIC;
    S8_AXI_RVALID : out STD_LOGIC;
    S8_AXI_RREADY : in STD_LOGIC;
    S8_AXI_RACK : in STD_LOGIC;
    S8_AXI_ACVALID : out STD_LOGIC;
    S8_AXI_ACADDR : out STD_LOGIC_VECTOR ( 31 downto 0 );
    S8_AXI_ACSNOOP : out STD_LOGIC_VECTOR ( 3 downto 0 );
    S8_AXI_ACPROT : out STD_LOGIC_VECTOR ( 2 downto 0 );
    S8_AXI_ACREADY : in STD_LOGIC;
    S8_AXI_CRVALID : in STD_LOGIC;
    S8_AXI_CRRESP : in STD_LOGIC_VECTOR ( 4 downto 0 );
    S8_AXI_CRREADY : out STD_LOGIC;
    S8_AXI_CDVALID : in STD_LOGIC;
    S8_AXI_CDDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S8_AXI_CDLAST : in STD_LOGIC;
    S8_AXI_CDREADY : out STD_LOGIC;
    S9_AXI_AWID : in STD_LOGIC_VECTOR ( 0 to 0 );
    S9_AXI_AWADDR : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S9_AXI_AWLEN : in STD_LOGIC_VECTOR ( 7 downto 0 );
    S9_AXI_AWSIZE : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S9_AXI_AWBURST : in STD_LOGIC_VECTOR ( 1 downto 0 );
    S9_AXI_AWLOCK : in STD_LOGIC;
    S9_AXI_AWCACHE : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S9_AXI_AWPROT : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S9_AXI_AWQOS : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S9_AXI_AWVALID : in STD_LOGIC;
    S9_AXI_AWREADY : out STD_LOGIC;
    S9_AXI_AWDOMAIN : in STD_LOGIC_VECTOR ( 1 downto 0 );
    S9_AXI_AWSNOOP : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S9_AXI_AWBAR : in STD_LOGIC_VECTOR ( 1 downto 0 );
    S9_AXI_WDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S9_AXI_WSTRB : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S9_AXI_WLAST : in STD_LOGIC;
    S9_AXI_WVALID : in STD_LOGIC;
    S9_AXI_WREADY : out STD_LOGIC;
    S9_AXI_BRESP : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S9_AXI_BID : out STD_LOGIC_VECTOR ( 0 to 0 );
    S9_AXI_BVALID : out STD_LOGIC;
    S9_AXI_BREADY : in STD_LOGIC;
    S9_AXI_WACK : in STD_LOGIC;
    S9_AXI_ARID : in STD_LOGIC_VECTOR ( 0 to 0 );
    S9_AXI_ARADDR : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S9_AXI_ARLEN : in STD_LOGIC_VECTOR ( 7 downto 0 );
    S9_AXI_ARSIZE : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S9_AXI_ARBURST : in STD_LOGIC_VECTOR ( 1 downto 0 );
    S9_AXI_ARLOCK : in STD_LOGIC;
    S9_AXI_ARCACHE : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S9_AXI_ARPROT : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S9_AXI_ARQOS : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S9_AXI_ARVALID : in STD_LOGIC;
    S9_AXI_ARREADY : out STD_LOGIC;
    S9_AXI_ARDOMAIN : in STD_LOGIC_VECTOR ( 1 downto 0 );
    S9_AXI_ARSNOOP : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S9_AXI_ARBAR : in STD_LOGIC_VECTOR ( 1 downto 0 );
    S9_AXI_RID : out STD_LOGIC_VECTOR ( 0 to 0 );
    S9_AXI_RDATA : out STD_LOGIC_VECTOR ( 31 downto 0 );
    S9_AXI_RRESP : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S9_AXI_RLAST : out STD_LOGIC;
    S9_AXI_RVALID : out STD_LOGIC;
    S9_AXI_RREADY : in STD_LOGIC;
    S9_AXI_RACK : in STD_LOGIC;
    S9_AXI_ACVALID : out STD_LOGIC;
    S9_AXI_ACADDR : out STD_LOGIC_VECTOR ( 31 downto 0 );
    S9_AXI_ACSNOOP : out STD_LOGIC_VECTOR ( 3 downto 0 );
    S9_AXI_ACPROT : out STD_LOGIC_VECTOR ( 2 downto 0 );
    S9_AXI_ACREADY : in STD_LOGIC;
    S9_AXI_CRVALID : in STD_LOGIC;
    S9_AXI_CRRESP : in STD_LOGIC_VECTOR ( 4 downto 0 );
    S9_AXI_CRREADY : out STD_LOGIC;
    S9_AXI_CDVALID : in STD_LOGIC;
    S9_AXI_CDDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S9_AXI_CDLAST : in STD_LOGIC;
    S9_AXI_CDREADY : out STD_LOGIC;
    S10_AXI_AWID : in STD_LOGIC_VECTOR ( 0 to 0 );
    S10_AXI_AWADDR : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S10_AXI_AWLEN : in STD_LOGIC_VECTOR ( 7 downto 0 );
    S10_AXI_AWSIZE : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S10_AXI_AWBURST : in STD_LOGIC_VECTOR ( 1 downto 0 );
    S10_AXI_AWLOCK : in STD_LOGIC;
    S10_AXI_AWCACHE : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S10_AXI_AWPROT : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S10_AXI_AWQOS : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S10_AXI_AWVALID : in STD_LOGIC;
    S10_AXI_AWREADY : out STD_LOGIC;
    S10_AXI_AWDOMAIN : in STD_LOGIC_VECTOR ( 1 downto 0 );
    S10_AXI_AWSNOOP : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S10_AXI_AWBAR : in STD_LOGIC_VECTOR ( 1 downto 0 );
    S10_AXI_WDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S10_AXI_WSTRB : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S10_AXI_WLAST : in STD_LOGIC;
    S10_AXI_WVALID : in STD_LOGIC;
    S10_AXI_WREADY : out STD_LOGIC;
    S10_AXI_BRESP : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S10_AXI_BID : out STD_LOGIC_VECTOR ( 0 to 0 );
    S10_AXI_BVALID : out STD_LOGIC;
    S10_AXI_BREADY : in STD_LOGIC;
    S10_AXI_WACK : in STD_LOGIC;
    S10_AXI_ARID : in STD_LOGIC_VECTOR ( 0 to 0 );
    S10_AXI_ARADDR : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S10_AXI_ARLEN : in STD_LOGIC_VECTOR ( 7 downto 0 );
    S10_AXI_ARSIZE : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S10_AXI_ARBURST : in STD_LOGIC_VECTOR ( 1 downto 0 );
    S10_AXI_ARLOCK : in STD_LOGIC;
    S10_AXI_ARCACHE : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S10_AXI_ARPROT : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S10_AXI_ARQOS : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S10_AXI_ARVALID : in STD_LOGIC;
    S10_AXI_ARREADY : out STD_LOGIC;
    S10_AXI_ARDOMAIN : in STD_LOGIC_VECTOR ( 1 downto 0 );
    S10_AXI_ARSNOOP : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S10_AXI_ARBAR : in STD_LOGIC_VECTOR ( 1 downto 0 );
    S10_AXI_RID : out STD_LOGIC_VECTOR ( 0 to 0 );
    S10_AXI_RDATA : out STD_LOGIC_VECTOR ( 31 downto 0 );
    S10_AXI_RRESP : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S10_AXI_RLAST : out STD_LOGIC;
    S10_AXI_RVALID : out STD_LOGIC;
    S10_AXI_RREADY : in STD_LOGIC;
    S10_AXI_RACK : in STD_LOGIC;
    S10_AXI_ACVALID : out STD_LOGIC;
    S10_AXI_ACADDR : out STD_LOGIC_VECTOR ( 31 downto 0 );
    S10_AXI_ACSNOOP : out STD_LOGIC_VECTOR ( 3 downto 0 );
    S10_AXI_ACPROT : out STD_LOGIC_VECTOR ( 2 downto 0 );
    S10_AXI_ACREADY : in STD_LOGIC;
    S10_AXI_CRVALID : in STD_LOGIC;
    S10_AXI_CRRESP : in STD_LOGIC_VECTOR ( 4 downto 0 );
    S10_AXI_CRREADY : out STD_LOGIC;
    S10_AXI_CDVALID : in STD_LOGIC;
    S10_AXI_CDDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S10_AXI_CDLAST : in STD_LOGIC;
    S10_AXI_CDREADY : out STD_LOGIC;
    S11_AXI_AWID : in STD_LOGIC_VECTOR ( 0 to 0 );
    S11_AXI_AWADDR : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S11_AXI_AWLEN : in STD_LOGIC_VECTOR ( 7 downto 0 );
    S11_AXI_AWSIZE : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S11_AXI_AWBURST : in STD_LOGIC_VECTOR ( 1 downto 0 );
    S11_AXI_AWLOCK : in STD_LOGIC;
    S11_AXI_AWCACHE : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S11_AXI_AWPROT : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S11_AXI_AWQOS : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S11_AXI_AWVALID : in STD_LOGIC;
    S11_AXI_AWREADY : out STD_LOGIC;
    S11_AXI_AWDOMAIN : in STD_LOGIC_VECTOR ( 1 downto 0 );
    S11_AXI_AWSNOOP : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S11_AXI_AWBAR : in STD_LOGIC_VECTOR ( 1 downto 0 );
    S11_AXI_WDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S11_AXI_WSTRB : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S11_AXI_WLAST : in STD_LOGIC;
    S11_AXI_WVALID : in STD_LOGIC;
    S11_AXI_WREADY : out STD_LOGIC;
    S11_AXI_BRESP : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S11_AXI_BID : out STD_LOGIC_VECTOR ( 0 to 0 );
    S11_AXI_BVALID : out STD_LOGIC;
    S11_AXI_BREADY : in STD_LOGIC;
    S11_AXI_WACK : in STD_LOGIC;
    S11_AXI_ARID : in STD_LOGIC_VECTOR ( 0 to 0 );
    S11_AXI_ARADDR : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S11_AXI_ARLEN : in STD_LOGIC_VECTOR ( 7 downto 0 );
    S11_AXI_ARSIZE : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S11_AXI_ARBURST : in STD_LOGIC_VECTOR ( 1 downto 0 );
    S11_AXI_ARLOCK : in STD_LOGIC;
    S11_AXI_ARCACHE : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S11_AXI_ARPROT : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S11_AXI_ARQOS : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S11_AXI_ARVALID : in STD_LOGIC;
    S11_AXI_ARREADY : out STD_LOGIC;
    S11_AXI_ARDOMAIN : in STD_LOGIC_VECTOR ( 1 downto 0 );
    S11_AXI_ARSNOOP : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S11_AXI_ARBAR : in STD_LOGIC_VECTOR ( 1 downto 0 );
    S11_AXI_RID : out STD_LOGIC_VECTOR ( 0 to 0 );
    S11_AXI_RDATA : out STD_LOGIC_VECTOR ( 31 downto 0 );
    S11_AXI_RRESP : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S11_AXI_RLAST : out STD_LOGIC;
    S11_AXI_RVALID : out STD_LOGIC;
    S11_AXI_RREADY : in STD_LOGIC;
    S11_AXI_RACK : in STD_LOGIC;
    S11_AXI_ACVALID : out STD_LOGIC;
    S11_AXI_ACADDR : out STD_LOGIC_VECTOR ( 31 downto 0 );
    S11_AXI_ACSNOOP : out STD_LOGIC_VECTOR ( 3 downto 0 );
    S11_AXI_ACPROT : out STD_LOGIC_VECTOR ( 2 downto 0 );
    S11_AXI_ACREADY : in STD_LOGIC;
    S11_AXI_CRVALID : in STD_LOGIC;
    S11_AXI_CRRESP : in STD_LOGIC_VECTOR ( 4 downto 0 );
    S11_AXI_CRREADY : out STD_LOGIC;
    S11_AXI_CDVALID : in STD_LOGIC;
    S11_AXI_CDDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S11_AXI_CDLAST : in STD_LOGIC;
    S11_AXI_CDREADY : out STD_LOGIC;
    S12_AXI_AWID : in STD_LOGIC_VECTOR ( 0 to 0 );
    S12_AXI_AWADDR : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S12_AXI_AWLEN : in STD_LOGIC_VECTOR ( 7 downto 0 );
    S12_AXI_AWSIZE : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S12_AXI_AWBURST : in STD_LOGIC_VECTOR ( 1 downto 0 );
    S12_AXI_AWLOCK : in STD_LOGIC;
    S12_AXI_AWCACHE : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S12_AXI_AWPROT : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S12_AXI_AWQOS : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S12_AXI_AWVALID : in STD_LOGIC;
    S12_AXI_AWREADY : out STD_LOGIC;
    S12_AXI_AWDOMAIN : in STD_LOGIC_VECTOR ( 1 downto 0 );
    S12_AXI_AWSNOOP : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S12_AXI_AWBAR : in STD_LOGIC_VECTOR ( 1 downto 0 );
    S12_AXI_WDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S12_AXI_WSTRB : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S12_AXI_WLAST : in STD_LOGIC;
    S12_AXI_WVALID : in STD_LOGIC;
    S12_AXI_WREADY : out STD_LOGIC;
    S12_AXI_BRESP : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S12_AXI_BID : out STD_LOGIC_VECTOR ( 0 to 0 );
    S12_AXI_BVALID : out STD_LOGIC;
    S12_AXI_BREADY : in STD_LOGIC;
    S12_AXI_WACK : in STD_LOGIC;
    S12_AXI_ARID : in STD_LOGIC_VECTOR ( 0 to 0 );
    S12_AXI_ARADDR : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S12_AXI_ARLEN : in STD_LOGIC_VECTOR ( 7 downto 0 );
    S12_AXI_ARSIZE : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S12_AXI_ARBURST : in STD_LOGIC_VECTOR ( 1 downto 0 );
    S12_AXI_ARLOCK : in STD_LOGIC;
    S12_AXI_ARCACHE : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S12_AXI_ARPROT : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S12_AXI_ARQOS : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S12_AXI_ARVALID : in STD_LOGIC;
    S12_AXI_ARREADY : out STD_LOGIC;
    S12_AXI_ARDOMAIN : in STD_LOGIC_VECTOR ( 1 downto 0 );
    S12_AXI_ARSNOOP : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S12_AXI_ARBAR : in STD_LOGIC_VECTOR ( 1 downto 0 );
    S12_AXI_RID : out STD_LOGIC_VECTOR ( 0 to 0 );
    S12_AXI_RDATA : out STD_LOGIC_VECTOR ( 31 downto 0 );
    S12_AXI_RRESP : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S12_AXI_RLAST : out STD_LOGIC;
    S12_AXI_RVALID : out STD_LOGIC;
    S12_AXI_RREADY : in STD_LOGIC;
    S12_AXI_RACK : in STD_LOGIC;
    S12_AXI_ACVALID : out STD_LOGIC;
    S12_AXI_ACADDR : out STD_LOGIC_VECTOR ( 31 downto 0 );
    S12_AXI_ACSNOOP : out STD_LOGIC_VECTOR ( 3 downto 0 );
    S12_AXI_ACPROT : out STD_LOGIC_VECTOR ( 2 downto 0 );
    S12_AXI_ACREADY : in STD_LOGIC;
    S12_AXI_CRVALID : in STD_LOGIC;
    S12_AXI_CRRESP : in STD_LOGIC_VECTOR ( 4 downto 0 );
    S12_AXI_CRREADY : out STD_LOGIC;
    S12_AXI_CDVALID : in STD_LOGIC;
    S12_AXI_CDDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S12_AXI_CDLAST : in STD_LOGIC;
    S12_AXI_CDREADY : out STD_LOGIC;
    S13_AXI_AWID : in STD_LOGIC_VECTOR ( 0 to 0 );
    S13_AXI_AWADDR : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S13_AXI_AWLEN : in STD_LOGIC_VECTOR ( 7 downto 0 );
    S13_AXI_AWSIZE : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S13_AXI_AWBURST : in STD_LOGIC_VECTOR ( 1 downto 0 );
    S13_AXI_AWLOCK : in STD_LOGIC;
    S13_AXI_AWCACHE : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S13_AXI_AWPROT : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S13_AXI_AWQOS : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S13_AXI_AWVALID : in STD_LOGIC;
    S13_AXI_AWREADY : out STD_LOGIC;
    S13_AXI_AWDOMAIN : in STD_LOGIC_VECTOR ( 1 downto 0 );
    S13_AXI_AWSNOOP : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S13_AXI_AWBAR : in STD_LOGIC_VECTOR ( 1 downto 0 );
    S13_AXI_WDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S13_AXI_WSTRB : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S13_AXI_WLAST : in STD_LOGIC;
    S13_AXI_WVALID : in STD_LOGIC;
    S13_AXI_WREADY : out STD_LOGIC;
    S13_AXI_BRESP : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S13_AXI_BID : out STD_LOGIC_VECTOR ( 0 to 0 );
    S13_AXI_BVALID : out STD_LOGIC;
    S13_AXI_BREADY : in STD_LOGIC;
    S13_AXI_WACK : in STD_LOGIC;
    S13_AXI_ARID : in STD_LOGIC_VECTOR ( 0 to 0 );
    S13_AXI_ARADDR : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S13_AXI_ARLEN : in STD_LOGIC_VECTOR ( 7 downto 0 );
    S13_AXI_ARSIZE : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S13_AXI_ARBURST : in STD_LOGIC_VECTOR ( 1 downto 0 );
    S13_AXI_ARLOCK : in STD_LOGIC;
    S13_AXI_ARCACHE : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S13_AXI_ARPROT : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S13_AXI_ARQOS : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S13_AXI_ARVALID : in STD_LOGIC;
    S13_AXI_ARREADY : out STD_LOGIC;
    S13_AXI_ARDOMAIN : in STD_LOGIC_VECTOR ( 1 downto 0 );
    S13_AXI_ARSNOOP : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S13_AXI_ARBAR : in STD_LOGIC_VECTOR ( 1 downto 0 );
    S13_AXI_RID : out STD_LOGIC_VECTOR ( 0 to 0 );
    S13_AXI_RDATA : out STD_LOGIC_VECTOR ( 31 downto 0 );
    S13_AXI_RRESP : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S13_AXI_RLAST : out STD_LOGIC;
    S13_AXI_RVALID : out STD_LOGIC;
    S13_AXI_RREADY : in STD_LOGIC;
    S13_AXI_RACK : in STD_LOGIC;
    S13_AXI_ACVALID : out STD_LOGIC;
    S13_AXI_ACADDR : out STD_LOGIC_VECTOR ( 31 downto 0 );
    S13_AXI_ACSNOOP : out STD_LOGIC_VECTOR ( 3 downto 0 );
    S13_AXI_ACPROT : out STD_LOGIC_VECTOR ( 2 downto 0 );
    S13_AXI_ACREADY : in STD_LOGIC;
    S13_AXI_CRVALID : in STD_LOGIC;
    S13_AXI_CRRESP : in STD_LOGIC_VECTOR ( 4 downto 0 );
    S13_AXI_CRREADY : out STD_LOGIC;
    S13_AXI_CDVALID : in STD_LOGIC;
    S13_AXI_CDDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S13_AXI_CDLAST : in STD_LOGIC;
    S13_AXI_CDREADY : out STD_LOGIC;
    S14_AXI_AWID : in STD_LOGIC_VECTOR ( 0 to 0 );
    S14_AXI_AWADDR : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S14_AXI_AWLEN : in STD_LOGIC_VECTOR ( 7 downto 0 );
    S14_AXI_AWSIZE : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S14_AXI_AWBURST : in STD_LOGIC_VECTOR ( 1 downto 0 );
    S14_AXI_AWLOCK : in STD_LOGIC;
    S14_AXI_AWCACHE : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S14_AXI_AWPROT : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S14_AXI_AWQOS : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S14_AXI_AWVALID : in STD_LOGIC;
    S14_AXI_AWREADY : out STD_LOGIC;
    S14_AXI_AWDOMAIN : in STD_LOGIC_VECTOR ( 1 downto 0 );
    S14_AXI_AWSNOOP : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S14_AXI_AWBAR : in STD_LOGIC_VECTOR ( 1 downto 0 );
    S14_AXI_WDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S14_AXI_WSTRB : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S14_AXI_WLAST : in STD_LOGIC;
    S14_AXI_WVALID : in STD_LOGIC;
    S14_AXI_WREADY : out STD_LOGIC;
    S14_AXI_BRESP : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S14_AXI_BID : out STD_LOGIC_VECTOR ( 0 to 0 );
    S14_AXI_BVALID : out STD_LOGIC;
    S14_AXI_BREADY : in STD_LOGIC;
    S14_AXI_WACK : in STD_LOGIC;
    S14_AXI_ARID : in STD_LOGIC_VECTOR ( 0 to 0 );
    S14_AXI_ARADDR : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S14_AXI_ARLEN : in STD_LOGIC_VECTOR ( 7 downto 0 );
    S14_AXI_ARSIZE : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S14_AXI_ARBURST : in STD_LOGIC_VECTOR ( 1 downto 0 );
    S14_AXI_ARLOCK : in STD_LOGIC;
    S14_AXI_ARCACHE : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S14_AXI_ARPROT : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S14_AXI_ARQOS : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S14_AXI_ARVALID : in STD_LOGIC;
    S14_AXI_ARREADY : out STD_LOGIC;
    S14_AXI_ARDOMAIN : in STD_LOGIC_VECTOR ( 1 downto 0 );
    S14_AXI_ARSNOOP : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S14_AXI_ARBAR : in STD_LOGIC_VECTOR ( 1 downto 0 );
    S14_AXI_RID : out STD_LOGIC_VECTOR ( 0 to 0 );
    S14_AXI_RDATA : out STD_LOGIC_VECTOR ( 31 downto 0 );
    S14_AXI_RRESP : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S14_AXI_RLAST : out STD_LOGIC;
    S14_AXI_RVALID : out STD_LOGIC;
    S14_AXI_RREADY : in STD_LOGIC;
    S14_AXI_RACK : in STD_LOGIC;
    S14_AXI_ACVALID : out STD_LOGIC;
    S14_AXI_ACADDR : out STD_LOGIC_VECTOR ( 31 downto 0 );
    S14_AXI_ACSNOOP : out STD_LOGIC_VECTOR ( 3 downto 0 );
    S14_AXI_ACPROT : out STD_LOGIC_VECTOR ( 2 downto 0 );
    S14_AXI_ACREADY : in STD_LOGIC;
    S14_AXI_CRVALID : in STD_LOGIC;
    S14_AXI_CRRESP : in STD_LOGIC_VECTOR ( 4 downto 0 );
    S14_AXI_CRREADY : out STD_LOGIC;
    S14_AXI_CDVALID : in STD_LOGIC;
    S14_AXI_CDDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S14_AXI_CDLAST : in STD_LOGIC;
    S14_AXI_CDREADY : out STD_LOGIC;
    S15_AXI_AWID : in STD_LOGIC_VECTOR ( 0 to 0 );
    S15_AXI_AWADDR : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S15_AXI_AWLEN : in STD_LOGIC_VECTOR ( 7 downto 0 );
    S15_AXI_AWSIZE : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S15_AXI_AWBURST : in STD_LOGIC_VECTOR ( 1 downto 0 );
    S15_AXI_AWLOCK : in STD_LOGIC;
    S15_AXI_AWCACHE : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S15_AXI_AWPROT : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S15_AXI_AWQOS : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S15_AXI_AWVALID : in STD_LOGIC;
    S15_AXI_AWREADY : out STD_LOGIC;
    S15_AXI_AWDOMAIN : in STD_LOGIC_VECTOR ( 1 downto 0 );
    S15_AXI_AWSNOOP : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S15_AXI_AWBAR : in STD_LOGIC_VECTOR ( 1 downto 0 );
    S15_AXI_WDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S15_AXI_WSTRB : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S15_AXI_WLAST : in STD_LOGIC;
    S15_AXI_WVALID : in STD_LOGIC;
    S15_AXI_WREADY : out STD_LOGIC;
    S15_AXI_BRESP : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S15_AXI_BID : out STD_LOGIC_VECTOR ( 0 to 0 );
    S15_AXI_BVALID : out STD_LOGIC;
    S15_AXI_BREADY : in STD_LOGIC;
    S15_AXI_WACK : in STD_LOGIC;
    S15_AXI_ARID : in STD_LOGIC_VECTOR ( 0 to 0 );
    S15_AXI_ARADDR : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S15_AXI_ARLEN : in STD_LOGIC_VECTOR ( 7 downto 0 );
    S15_AXI_ARSIZE : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S15_AXI_ARBURST : in STD_LOGIC_VECTOR ( 1 downto 0 );
    S15_AXI_ARLOCK : in STD_LOGIC;
    S15_AXI_ARCACHE : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S15_AXI_ARPROT : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S15_AXI_ARQOS : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S15_AXI_ARVALID : in STD_LOGIC;
    S15_AXI_ARREADY : out STD_LOGIC;
    S15_AXI_ARDOMAIN : in STD_LOGIC_VECTOR ( 1 downto 0 );
    S15_AXI_ARSNOOP : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S15_AXI_ARBAR : in STD_LOGIC_VECTOR ( 1 downto 0 );
    S15_AXI_RID : out STD_LOGIC_VECTOR ( 0 to 0 );
    S15_AXI_RDATA : out STD_LOGIC_VECTOR ( 31 downto 0 );
    S15_AXI_RRESP : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S15_AXI_RLAST : out STD_LOGIC;
    S15_AXI_RVALID : out STD_LOGIC;
    S15_AXI_RREADY : in STD_LOGIC;
    S15_AXI_RACK : in STD_LOGIC;
    S15_AXI_ACVALID : out STD_LOGIC;
    S15_AXI_ACADDR : out STD_LOGIC_VECTOR ( 31 downto 0 );
    S15_AXI_ACSNOOP : out STD_LOGIC_VECTOR ( 3 downto 0 );
    S15_AXI_ACPROT : out STD_LOGIC_VECTOR ( 2 downto 0 );
    S15_AXI_ACREADY : in STD_LOGIC;
    S15_AXI_CRVALID : in STD_LOGIC;
    S15_AXI_CRRESP : in STD_LOGIC_VECTOR ( 4 downto 0 );
    S15_AXI_CRREADY : out STD_LOGIC;
    S15_AXI_CDVALID : in STD_LOGIC;
    S15_AXI_CDDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S15_AXI_CDLAST : in STD_LOGIC;
    S15_AXI_CDREADY : out STD_LOGIC;
    S0_AXI_GEN_AWID : in STD_LOGIC_VECTOR ( 0 to 0 );
    S0_AXI_GEN_AWADDR : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S0_AXI_GEN_AWLEN : in STD_LOGIC_VECTOR ( 7 downto 0 );
    S0_AXI_GEN_AWSIZE : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S0_AXI_GEN_AWBURST : in STD_LOGIC_VECTOR ( 1 downto 0 );
    S0_AXI_GEN_AWLOCK : in STD_LOGIC;
    S0_AXI_GEN_AWCACHE : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S0_AXI_GEN_AWPROT : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S0_AXI_GEN_AWQOS : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S0_AXI_GEN_AWVALID : in STD_LOGIC;
    S0_AXI_GEN_AWREADY : out STD_LOGIC;
    S0_AXI_GEN_WDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S0_AXI_GEN_WSTRB : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S0_AXI_GEN_WLAST : in STD_LOGIC;
    S0_AXI_GEN_WVALID : in STD_LOGIC;
    S0_AXI_GEN_WREADY : out STD_LOGIC;
    S0_AXI_GEN_BRESP : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S0_AXI_GEN_BID : out STD_LOGIC_VECTOR ( 0 to 0 );
    S0_AXI_GEN_BVALID : out STD_LOGIC;
    S0_AXI_GEN_BREADY : in STD_LOGIC;
    S0_AXI_GEN_ARID : in STD_LOGIC_VECTOR ( 0 to 0 );
    S0_AXI_GEN_ARADDR : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S0_AXI_GEN_ARLEN : in STD_LOGIC_VECTOR ( 7 downto 0 );
    S0_AXI_GEN_ARSIZE : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S0_AXI_GEN_ARBURST : in STD_LOGIC_VECTOR ( 1 downto 0 );
    S0_AXI_GEN_ARLOCK : in STD_LOGIC;
    S0_AXI_GEN_ARCACHE : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S0_AXI_GEN_ARPROT : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S0_AXI_GEN_ARQOS : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S0_AXI_GEN_ARVALID : in STD_LOGIC;
    S0_AXI_GEN_ARREADY : out STD_LOGIC;
    S0_AXI_GEN_RID : out STD_LOGIC_VECTOR ( 0 to 0 );
    S0_AXI_GEN_RDATA : out STD_LOGIC_VECTOR ( 31 downto 0 );
    S0_AXI_GEN_RRESP : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S0_AXI_GEN_RLAST : out STD_LOGIC;
    S0_AXI_GEN_RVALID : out STD_LOGIC;
    S0_AXI_GEN_RREADY : in STD_LOGIC;
    S1_AXI_GEN_AWID : in STD_LOGIC_VECTOR ( 0 to 0 );
    S1_AXI_GEN_AWADDR : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S1_AXI_GEN_AWLEN : in STD_LOGIC_VECTOR ( 7 downto 0 );
    S1_AXI_GEN_AWSIZE : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S1_AXI_GEN_AWBURST : in STD_LOGIC_VECTOR ( 1 downto 0 );
    S1_AXI_GEN_AWLOCK : in STD_LOGIC;
    S1_AXI_GEN_AWCACHE : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S1_AXI_GEN_AWPROT : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S1_AXI_GEN_AWQOS : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S1_AXI_GEN_AWVALID : in STD_LOGIC;
    S1_AXI_GEN_AWREADY : out STD_LOGIC;
    S1_AXI_GEN_WDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S1_AXI_GEN_WSTRB : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S1_AXI_GEN_WLAST : in STD_LOGIC;
    S1_AXI_GEN_WVALID : in STD_LOGIC;
    S1_AXI_GEN_WREADY : out STD_LOGIC;
    S1_AXI_GEN_BRESP : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S1_AXI_GEN_BID : out STD_LOGIC_VECTOR ( 0 to 0 );
    S1_AXI_GEN_BVALID : out STD_LOGIC;
    S1_AXI_GEN_BREADY : in STD_LOGIC;
    S1_AXI_GEN_ARID : in STD_LOGIC_VECTOR ( 0 to 0 );
    S1_AXI_GEN_ARADDR : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S1_AXI_GEN_ARLEN : in STD_LOGIC_VECTOR ( 7 downto 0 );
    S1_AXI_GEN_ARSIZE : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S1_AXI_GEN_ARBURST : in STD_LOGIC_VECTOR ( 1 downto 0 );
    S1_AXI_GEN_ARLOCK : in STD_LOGIC;
    S1_AXI_GEN_ARCACHE : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S1_AXI_GEN_ARPROT : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S1_AXI_GEN_ARQOS : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S1_AXI_GEN_ARVALID : in STD_LOGIC;
    S1_AXI_GEN_ARREADY : out STD_LOGIC;
    S1_AXI_GEN_RID : out STD_LOGIC_VECTOR ( 0 to 0 );
    S1_AXI_GEN_RDATA : out STD_LOGIC_VECTOR ( 31 downto 0 );
    S1_AXI_GEN_RRESP : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S1_AXI_GEN_RLAST : out STD_LOGIC;
    S1_AXI_GEN_RVALID : out STD_LOGIC;
    S1_AXI_GEN_RREADY : in STD_LOGIC;
    S2_AXI_GEN_AWID : in STD_LOGIC_VECTOR ( 0 to 0 );
    S2_AXI_GEN_AWADDR : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S2_AXI_GEN_AWLEN : in STD_LOGIC_VECTOR ( 7 downto 0 );
    S2_AXI_GEN_AWSIZE : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S2_AXI_GEN_AWBURST : in STD_LOGIC_VECTOR ( 1 downto 0 );
    S2_AXI_GEN_AWLOCK : in STD_LOGIC;
    S2_AXI_GEN_AWCACHE : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S2_AXI_GEN_AWPROT : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S2_AXI_GEN_AWQOS : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S2_AXI_GEN_AWVALID : in STD_LOGIC;
    S2_AXI_GEN_AWREADY : out STD_LOGIC;
    S2_AXI_GEN_WDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S2_AXI_GEN_WSTRB : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S2_AXI_GEN_WLAST : in STD_LOGIC;
    S2_AXI_GEN_WVALID : in STD_LOGIC;
    S2_AXI_GEN_WREADY : out STD_LOGIC;
    S2_AXI_GEN_BRESP : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S2_AXI_GEN_BID : out STD_LOGIC_VECTOR ( 0 to 0 );
    S2_AXI_GEN_BVALID : out STD_LOGIC;
    S2_AXI_GEN_BREADY : in STD_LOGIC;
    S2_AXI_GEN_ARID : in STD_LOGIC_VECTOR ( 0 to 0 );
    S2_AXI_GEN_ARADDR : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S2_AXI_GEN_ARLEN : in STD_LOGIC_VECTOR ( 7 downto 0 );
    S2_AXI_GEN_ARSIZE : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S2_AXI_GEN_ARBURST : in STD_LOGIC_VECTOR ( 1 downto 0 );
    S2_AXI_GEN_ARLOCK : in STD_LOGIC;
    S2_AXI_GEN_ARCACHE : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S2_AXI_GEN_ARPROT : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S2_AXI_GEN_ARQOS : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S2_AXI_GEN_ARVALID : in STD_LOGIC;
    S2_AXI_GEN_ARREADY : out STD_LOGIC;
    S2_AXI_GEN_RID : out STD_LOGIC_VECTOR ( 0 to 0 );
    S2_AXI_GEN_RDATA : out STD_LOGIC_VECTOR ( 31 downto 0 );
    S2_AXI_GEN_RRESP : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S2_AXI_GEN_RLAST : out STD_LOGIC;
    S2_AXI_GEN_RVALID : out STD_LOGIC;
    S2_AXI_GEN_RREADY : in STD_LOGIC;
    S3_AXI_GEN_AWID : in STD_LOGIC_VECTOR ( 0 to 0 );
    S3_AXI_GEN_AWADDR : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S3_AXI_GEN_AWLEN : in STD_LOGIC_VECTOR ( 7 downto 0 );
    S3_AXI_GEN_AWSIZE : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S3_AXI_GEN_AWBURST : in STD_LOGIC_VECTOR ( 1 downto 0 );
    S3_AXI_GEN_AWLOCK : in STD_LOGIC;
    S3_AXI_GEN_AWCACHE : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S3_AXI_GEN_AWPROT : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S3_AXI_GEN_AWQOS : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S3_AXI_GEN_AWVALID : in STD_LOGIC;
    S3_AXI_GEN_AWREADY : out STD_LOGIC;
    S3_AXI_GEN_WDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S3_AXI_GEN_WSTRB : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S3_AXI_GEN_WLAST : in STD_LOGIC;
    S3_AXI_GEN_WVALID : in STD_LOGIC;
    S3_AXI_GEN_WREADY : out STD_LOGIC;
    S3_AXI_GEN_BRESP : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S3_AXI_GEN_BID : out STD_LOGIC_VECTOR ( 0 to 0 );
    S3_AXI_GEN_BVALID : out STD_LOGIC;
    S3_AXI_GEN_BREADY : in STD_LOGIC;
    S3_AXI_GEN_ARID : in STD_LOGIC_VECTOR ( 0 to 0 );
    S3_AXI_GEN_ARADDR : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S3_AXI_GEN_ARLEN : in STD_LOGIC_VECTOR ( 7 downto 0 );
    S3_AXI_GEN_ARSIZE : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S3_AXI_GEN_ARBURST : in STD_LOGIC_VECTOR ( 1 downto 0 );
    S3_AXI_GEN_ARLOCK : in STD_LOGIC;
    S3_AXI_GEN_ARCACHE : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S3_AXI_GEN_ARPROT : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S3_AXI_GEN_ARQOS : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S3_AXI_GEN_ARVALID : in STD_LOGIC;
    S3_AXI_GEN_ARREADY : out STD_LOGIC;
    S3_AXI_GEN_RID : out STD_LOGIC_VECTOR ( 0 to 0 );
    S3_AXI_GEN_RDATA : out STD_LOGIC_VECTOR ( 31 downto 0 );
    S3_AXI_GEN_RRESP : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S3_AXI_GEN_RLAST : out STD_LOGIC;
    S3_AXI_GEN_RVALID : out STD_LOGIC;
    S3_AXI_GEN_RREADY : in STD_LOGIC;
    S4_AXI_GEN_AWID : in STD_LOGIC_VECTOR ( 0 to 0 );
    S4_AXI_GEN_AWADDR : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S4_AXI_GEN_AWLEN : in STD_LOGIC_VECTOR ( 7 downto 0 );
    S4_AXI_GEN_AWSIZE : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S4_AXI_GEN_AWBURST : in STD_LOGIC_VECTOR ( 1 downto 0 );
    S4_AXI_GEN_AWLOCK : in STD_LOGIC;
    S4_AXI_GEN_AWCACHE : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S4_AXI_GEN_AWPROT : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S4_AXI_GEN_AWQOS : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S4_AXI_GEN_AWVALID : in STD_LOGIC;
    S4_AXI_GEN_AWREADY : out STD_LOGIC;
    S4_AXI_GEN_WDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S4_AXI_GEN_WSTRB : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S4_AXI_GEN_WLAST : in STD_LOGIC;
    S4_AXI_GEN_WVALID : in STD_LOGIC;
    S4_AXI_GEN_WREADY : out STD_LOGIC;
    S4_AXI_GEN_BRESP : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S4_AXI_GEN_BID : out STD_LOGIC_VECTOR ( 0 to 0 );
    S4_AXI_GEN_BVALID : out STD_LOGIC;
    S4_AXI_GEN_BREADY : in STD_LOGIC;
    S4_AXI_GEN_ARID : in STD_LOGIC_VECTOR ( 0 to 0 );
    S4_AXI_GEN_ARADDR : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S4_AXI_GEN_ARLEN : in STD_LOGIC_VECTOR ( 7 downto 0 );
    S4_AXI_GEN_ARSIZE : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S4_AXI_GEN_ARBURST : in STD_LOGIC_VECTOR ( 1 downto 0 );
    S4_AXI_GEN_ARLOCK : in STD_LOGIC;
    S4_AXI_GEN_ARCACHE : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S4_AXI_GEN_ARPROT : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S4_AXI_GEN_ARQOS : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S4_AXI_GEN_ARVALID : in STD_LOGIC;
    S4_AXI_GEN_ARREADY : out STD_LOGIC;
    S4_AXI_GEN_RID : out STD_LOGIC_VECTOR ( 0 to 0 );
    S4_AXI_GEN_RDATA : out STD_LOGIC_VECTOR ( 31 downto 0 );
    S4_AXI_GEN_RRESP : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S4_AXI_GEN_RLAST : out STD_LOGIC;
    S4_AXI_GEN_RVALID : out STD_LOGIC;
    S4_AXI_GEN_RREADY : in STD_LOGIC;
    S5_AXI_GEN_AWID : in STD_LOGIC_VECTOR ( 0 to 0 );
    S5_AXI_GEN_AWADDR : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S5_AXI_GEN_AWLEN : in STD_LOGIC_VECTOR ( 7 downto 0 );
    S5_AXI_GEN_AWSIZE : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S5_AXI_GEN_AWBURST : in STD_LOGIC_VECTOR ( 1 downto 0 );
    S5_AXI_GEN_AWLOCK : in STD_LOGIC;
    S5_AXI_GEN_AWCACHE : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S5_AXI_GEN_AWPROT : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S5_AXI_GEN_AWQOS : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S5_AXI_GEN_AWVALID : in STD_LOGIC;
    S5_AXI_GEN_AWREADY : out STD_LOGIC;
    S5_AXI_GEN_WDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S5_AXI_GEN_WSTRB : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S5_AXI_GEN_WLAST : in STD_LOGIC;
    S5_AXI_GEN_WVALID : in STD_LOGIC;
    S5_AXI_GEN_WREADY : out STD_LOGIC;
    S5_AXI_GEN_BRESP : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S5_AXI_GEN_BID : out STD_LOGIC_VECTOR ( 0 to 0 );
    S5_AXI_GEN_BVALID : out STD_LOGIC;
    S5_AXI_GEN_BREADY : in STD_LOGIC;
    S5_AXI_GEN_ARID : in STD_LOGIC_VECTOR ( 0 to 0 );
    S5_AXI_GEN_ARADDR : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S5_AXI_GEN_ARLEN : in STD_LOGIC_VECTOR ( 7 downto 0 );
    S5_AXI_GEN_ARSIZE : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S5_AXI_GEN_ARBURST : in STD_LOGIC_VECTOR ( 1 downto 0 );
    S5_AXI_GEN_ARLOCK : in STD_LOGIC;
    S5_AXI_GEN_ARCACHE : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S5_AXI_GEN_ARPROT : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S5_AXI_GEN_ARQOS : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S5_AXI_GEN_ARVALID : in STD_LOGIC;
    S5_AXI_GEN_ARREADY : out STD_LOGIC;
    S5_AXI_GEN_RID : out STD_LOGIC_VECTOR ( 0 to 0 );
    S5_AXI_GEN_RDATA : out STD_LOGIC_VECTOR ( 31 downto 0 );
    S5_AXI_GEN_RRESP : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S5_AXI_GEN_RLAST : out STD_LOGIC;
    S5_AXI_GEN_RVALID : out STD_LOGIC;
    S5_AXI_GEN_RREADY : in STD_LOGIC;
    S6_AXI_GEN_AWID : in STD_LOGIC_VECTOR ( 0 to 0 );
    S6_AXI_GEN_AWADDR : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S6_AXI_GEN_AWLEN : in STD_LOGIC_VECTOR ( 7 downto 0 );
    S6_AXI_GEN_AWSIZE : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S6_AXI_GEN_AWBURST : in STD_LOGIC_VECTOR ( 1 downto 0 );
    S6_AXI_GEN_AWLOCK : in STD_LOGIC;
    S6_AXI_GEN_AWCACHE : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S6_AXI_GEN_AWPROT : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S6_AXI_GEN_AWQOS : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S6_AXI_GEN_AWVALID : in STD_LOGIC;
    S6_AXI_GEN_AWREADY : out STD_LOGIC;
    S6_AXI_GEN_WDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S6_AXI_GEN_WSTRB : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S6_AXI_GEN_WLAST : in STD_LOGIC;
    S6_AXI_GEN_WVALID : in STD_LOGIC;
    S6_AXI_GEN_WREADY : out STD_LOGIC;
    S6_AXI_GEN_BRESP : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S6_AXI_GEN_BID : out STD_LOGIC_VECTOR ( 0 to 0 );
    S6_AXI_GEN_BVALID : out STD_LOGIC;
    S6_AXI_GEN_BREADY : in STD_LOGIC;
    S6_AXI_GEN_ARID : in STD_LOGIC_VECTOR ( 0 to 0 );
    S6_AXI_GEN_ARADDR : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S6_AXI_GEN_ARLEN : in STD_LOGIC_VECTOR ( 7 downto 0 );
    S6_AXI_GEN_ARSIZE : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S6_AXI_GEN_ARBURST : in STD_LOGIC_VECTOR ( 1 downto 0 );
    S6_AXI_GEN_ARLOCK : in STD_LOGIC;
    S6_AXI_GEN_ARCACHE : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S6_AXI_GEN_ARPROT : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S6_AXI_GEN_ARQOS : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S6_AXI_GEN_ARVALID : in STD_LOGIC;
    S6_AXI_GEN_ARREADY : out STD_LOGIC;
    S6_AXI_GEN_RID : out STD_LOGIC_VECTOR ( 0 to 0 );
    S6_AXI_GEN_RDATA : out STD_LOGIC_VECTOR ( 31 downto 0 );
    S6_AXI_GEN_RRESP : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S6_AXI_GEN_RLAST : out STD_LOGIC;
    S6_AXI_GEN_RVALID : out STD_LOGIC;
    S6_AXI_GEN_RREADY : in STD_LOGIC;
    S7_AXI_GEN_AWID : in STD_LOGIC_VECTOR ( 0 to 0 );
    S7_AXI_GEN_AWADDR : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S7_AXI_GEN_AWLEN : in STD_LOGIC_VECTOR ( 7 downto 0 );
    S7_AXI_GEN_AWSIZE : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S7_AXI_GEN_AWBURST : in STD_LOGIC_VECTOR ( 1 downto 0 );
    S7_AXI_GEN_AWLOCK : in STD_LOGIC;
    S7_AXI_GEN_AWCACHE : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S7_AXI_GEN_AWPROT : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S7_AXI_GEN_AWQOS : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S7_AXI_GEN_AWVALID : in STD_LOGIC;
    S7_AXI_GEN_AWREADY : out STD_LOGIC;
    S7_AXI_GEN_WDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S7_AXI_GEN_WSTRB : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S7_AXI_GEN_WLAST : in STD_LOGIC;
    S7_AXI_GEN_WVALID : in STD_LOGIC;
    S7_AXI_GEN_WREADY : out STD_LOGIC;
    S7_AXI_GEN_BRESP : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S7_AXI_GEN_BID : out STD_LOGIC_VECTOR ( 0 to 0 );
    S7_AXI_GEN_BVALID : out STD_LOGIC;
    S7_AXI_GEN_BREADY : in STD_LOGIC;
    S7_AXI_GEN_ARID : in STD_LOGIC_VECTOR ( 0 to 0 );
    S7_AXI_GEN_ARADDR : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S7_AXI_GEN_ARLEN : in STD_LOGIC_VECTOR ( 7 downto 0 );
    S7_AXI_GEN_ARSIZE : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S7_AXI_GEN_ARBURST : in STD_LOGIC_VECTOR ( 1 downto 0 );
    S7_AXI_GEN_ARLOCK : in STD_LOGIC;
    S7_AXI_GEN_ARCACHE : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S7_AXI_GEN_ARPROT : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S7_AXI_GEN_ARQOS : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S7_AXI_GEN_ARVALID : in STD_LOGIC;
    S7_AXI_GEN_ARREADY : out STD_LOGIC;
    S7_AXI_GEN_RID : out STD_LOGIC_VECTOR ( 0 to 0 );
    S7_AXI_GEN_RDATA : out STD_LOGIC_VECTOR ( 31 downto 0 );
    S7_AXI_GEN_RRESP : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S7_AXI_GEN_RLAST : out STD_LOGIC;
    S7_AXI_GEN_RVALID : out STD_LOGIC;
    S7_AXI_GEN_RREADY : in STD_LOGIC;
    S8_AXI_GEN_AWID : in STD_LOGIC_VECTOR ( 0 to 0 );
    S8_AXI_GEN_AWADDR : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S8_AXI_GEN_AWLEN : in STD_LOGIC_VECTOR ( 7 downto 0 );
    S8_AXI_GEN_AWSIZE : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S8_AXI_GEN_AWBURST : in STD_LOGIC_VECTOR ( 1 downto 0 );
    S8_AXI_GEN_AWLOCK : in STD_LOGIC;
    S8_AXI_GEN_AWCACHE : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S8_AXI_GEN_AWPROT : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S8_AXI_GEN_AWQOS : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S8_AXI_GEN_AWVALID : in STD_LOGIC;
    S8_AXI_GEN_AWREADY : out STD_LOGIC;
    S8_AXI_GEN_WDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S8_AXI_GEN_WSTRB : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S8_AXI_GEN_WLAST : in STD_LOGIC;
    S8_AXI_GEN_WVALID : in STD_LOGIC;
    S8_AXI_GEN_WREADY : out STD_LOGIC;
    S8_AXI_GEN_BRESP : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S8_AXI_GEN_BID : out STD_LOGIC_VECTOR ( 0 to 0 );
    S8_AXI_GEN_BVALID : out STD_LOGIC;
    S8_AXI_GEN_BREADY : in STD_LOGIC;
    S8_AXI_GEN_ARID : in STD_LOGIC_VECTOR ( 0 to 0 );
    S8_AXI_GEN_ARADDR : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S8_AXI_GEN_ARLEN : in STD_LOGIC_VECTOR ( 7 downto 0 );
    S8_AXI_GEN_ARSIZE : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S8_AXI_GEN_ARBURST : in STD_LOGIC_VECTOR ( 1 downto 0 );
    S8_AXI_GEN_ARLOCK : in STD_LOGIC;
    S8_AXI_GEN_ARCACHE : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S8_AXI_GEN_ARPROT : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S8_AXI_GEN_ARQOS : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S8_AXI_GEN_ARVALID : in STD_LOGIC;
    S8_AXI_GEN_ARREADY : out STD_LOGIC;
    S8_AXI_GEN_RID : out STD_LOGIC_VECTOR ( 0 to 0 );
    S8_AXI_GEN_RDATA : out STD_LOGIC_VECTOR ( 31 downto 0 );
    S8_AXI_GEN_RRESP : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S8_AXI_GEN_RLAST : out STD_LOGIC;
    S8_AXI_GEN_RVALID : out STD_LOGIC;
    S8_AXI_GEN_RREADY : in STD_LOGIC;
    S9_AXI_GEN_AWID : in STD_LOGIC_VECTOR ( 0 to 0 );
    S9_AXI_GEN_AWADDR : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S9_AXI_GEN_AWLEN : in STD_LOGIC_VECTOR ( 7 downto 0 );
    S9_AXI_GEN_AWSIZE : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S9_AXI_GEN_AWBURST : in STD_LOGIC_VECTOR ( 1 downto 0 );
    S9_AXI_GEN_AWLOCK : in STD_LOGIC;
    S9_AXI_GEN_AWCACHE : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S9_AXI_GEN_AWPROT : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S9_AXI_GEN_AWQOS : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S9_AXI_GEN_AWVALID : in STD_LOGIC;
    S9_AXI_GEN_AWREADY : out STD_LOGIC;
    S9_AXI_GEN_WDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S9_AXI_GEN_WSTRB : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S9_AXI_GEN_WLAST : in STD_LOGIC;
    S9_AXI_GEN_WVALID : in STD_LOGIC;
    S9_AXI_GEN_WREADY : out STD_LOGIC;
    S9_AXI_GEN_BRESP : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S9_AXI_GEN_BID : out STD_LOGIC_VECTOR ( 0 to 0 );
    S9_AXI_GEN_BVALID : out STD_LOGIC;
    S9_AXI_GEN_BREADY : in STD_LOGIC;
    S9_AXI_GEN_ARID : in STD_LOGIC_VECTOR ( 0 to 0 );
    S9_AXI_GEN_ARADDR : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S9_AXI_GEN_ARLEN : in STD_LOGIC_VECTOR ( 7 downto 0 );
    S9_AXI_GEN_ARSIZE : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S9_AXI_GEN_ARBURST : in STD_LOGIC_VECTOR ( 1 downto 0 );
    S9_AXI_GEN_ARLOCK : in STD_LOGIC;
    S9_AXI_GEN_ARCACHE : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S9_AXI_GEN_ARPROT : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S9_AXI_GEN_ARQOS : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S9_AXI_GEN_ARVALID : in STD_LOGIC;
    S9_AXI_GEN_ARREADY : out STD_LOGIC;
    S9_AXI_GEN_RID : out STD_LOGIC_VECTOR ( 0 to 0 );
    S9_AXI_GEN_RDATA : out STD_LOGIC_VECTOR ( 31 downto 0 );
    S9_AXI_GEN_RRESP : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S9_AXI_GEN_RLAST : out STD_LOGIC;
    S9_AXI_GEN_RVALID : out STD_LOGIC;
    S9_AXI_GEN_RREADY : in STD_LOGIC;
    S10_AXI_GEN_AWID : in STD_LOGIC_VECTOR ( 0 to 0 );
    S10_AXI_GEN_AWADDR : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S10_AXI_GEN_AWLEN : in STD_LOGIC_VECTOR ( 7 downto 0 );
    S10_AXI_GEN_AWSIZE : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S10_AXI_GEN_AWBURST : in STD_LOGIC_VECTOR ( 1 downto 0 );
    S10_AXI_GEN_AWLOCK : in STD_LOGIC;
    S10_AXI_GEN_AWCACHE : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S10_AXI_GEN_AWPROT : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S10_AXI_GEN_AWQOS : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S10_AXI_GEN_AWVALID : in STD_LOGIC;
    S10_AXI_GEN_AWREADY : out STD_LOGIC;
    S10_AXI_GEN_WDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S10_AXI_GEN_WSTRB : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S10_AXI_GEN_WLAST : in STD_LOGIC;
    S10_AXI_GEN_WVALID : in STD_LOGIC;
    S10_AXI_GEN_WREADY : out STD_LOGIC;
    S10_AXI_GEN_BRESP : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S10_AXI_GEN_BID : out STD_LOGIC_VECTOR ( 0 to 0 );
    S10_AXI_GEN_BVALID : out STD_LOGIC;
    S10_AXI_GEN_BREADY : in STD_LOGIC;
    S10_AXI_GEN_ARID : in STD_LOGIC_VECTOR ( 0 to 0 );
    S10_AXI_GEN_ARADDR : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S10_AXI_GEN_ARLEN : in STD_LOGIC_VECTOR ( 7 downto 0 );
    S10_AXI_GEN_ARSIZE : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S10_AXI_GEN_ARBURST : in STD_LOGIC_VECTOR ( 1 downto 0 );
    S10_AXI_GEN_ARLOCK : in STD_LOGIC;
    S10_AXI_GEN_ARCACHE : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S10_AXI_GEN_ARPROT : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S10_AXI_GEN_ARQOS : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S10_AXI_GEN_ARVALID : in STD_LOGIC;
    S10_AXI_GEN_ARREADY : out STD_LOGIC;
    S10_AXI_GEN_RID : out STD_LOGIC_VECTOR ( 0 to 0 );
    S10_AXI_GEN_RDATA : out STD_LOGIC_VECTOR ( 31 downto 0 );
    S10_AXI_GEN_RRESP : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S10_AXI_GEN_RLAST : out STD_LOGIC;
    S10_AXI_GEN_RVALID : out STD_LOGIC;
    S10_AXI_GEN_RREADY : in STD_LOGIC;
    S11_AXI_GEN_AWID : in STD_LOGIC_VECTOR ( 0 to 0 );
    S11_AXI_GEN_AWADDR : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S11_AXI_GEN_AWLEN : in STD_LOGIC_VECTOR ( 7 downto 0 );
    S11_AXI_GEN_AWSIZE : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S11_AXI_GEN_AWBURST : in STD_LOGIC_VECTOR ( 1 downto 0 );
    S11_AXI_GEN_AWLOCK : in STD_LOGIC;
    S11_AXI_GEN_AWCACHE : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S11_AXI_GEN_AWPROT : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S11_AXI_GEN_AWQOS : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S11_AXI_GEN_AWVALID : in STD_LOGIC;
    S11_AXI_GEN_AWREADY : out STD_LOGIC;
    S11_AXI_GEN_WDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S11_AXI_GEN_WSTRB : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S11_AXI_GEN_WLAST : in STD_LOGIC;
    S11_AXI_GEN_WVALID : in STD_LOGIC;
    S11_AXI_GEN_WREADY : out STD_LOGIC;
    S11_AXI_GEN_BRESP : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S11_AXI_GEN_BID : out STD_LOGIC_VECTOR ( 0 to 0 );
    S11_AXI_GEN_BVALID : out STD_LOGIC;
    S11_AXI_GEN_BREADY : in STD_LOGIC;
    S11_AXI_GEN_ARID : in STD_LOGIC_VECTOR ( 0 to 0 );
    S11_AXI_GEN_ARADDR : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S11_AXI_GEN_ARLEN : in STD_LOGIC_VECTOR ( 7 downto 0 );
    S11_AXI_GEN_ARSIZE : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S11_AXI_GEN_ARBURST : in STD_LOGIC_VECTOR ( 1 downto 0 );
    S11_AXI_GEN_ARLOCK : in STD_LOGIC;
    S11_AXI_GEN_ARCACHE : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S11_AXI_GEN_ARPROT : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S11_AXI_GEN_ARQOS : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S11_AXI_GEN_ARVALID : in STD_LOGIC;
    S11_AXI_GEN_ARREADY : out STD_LOGIC;
    S11_AXI_GEN_RID : out STD_LOGIC_VECTOR ( 0 to 0 );
    S11_AXI_GEN_RDATA : out STD_LOGIC_VECTOR ( 31 downto 0 );
    S11_AXI_GEN_RRESP : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S11_AXI_GEN_RLAST : out STD_LOGIC;
    S11_AXI_GEN_RVALID : out STD_LOGIC;
    S11_AXI_GEN_RREADY : in STD_LOGIC;
    S12_AXI_GEN_AWID : in STD_LOGIC_VECTOR ( 0 to 0 );
    S12_AXI_GEN_AWADDR : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S12_AXI_GEN_AWLEN : in STD_LOGIC_VECTOR ( 7 downto 0 );
    S12_AXI_GEN_AWSIZE : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S12_AXI_GEN_AWBURST : in STD_LOGIC_VECTOR ( 1 downto 0 );
    S12_AXI_GEN_AWLOCK : in STD_LOGIC;
    S12_AXI_GEN_AWCACHE : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S12_AXI_GEN_AWPROT : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S12_AXI_GEN_AWQOS : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S12_AXI_GEN_AWVALID : in STD_LOGIC;
    S12_AXI_GEN_AWREADY : out STD_LOGIC;
    S12_AXI_GEN_WDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S12_AXI_GEN_WSTRB : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S12_AXI_GEN_WLAST : in STD_LOGIC;
    S12_AXI_GEN_WVALID : in STD_LOGIC;
    S12_AXI_GEN_WREADY : out STD_LOGIC;
    S12_AXI_GEN_BRESP : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S12_AXI_GEN_BID : out STD_LOGIC_VECTOR ( 0 to 0 );
    S12_AXI_GEN_BVALID : out STD_LOGIC;
    S12_AXI_GEN_BREADY : in STD_LOGIC;
    S12_AXI_GEN_ARID : in STD_LOGIC_VECTOR ( 0 to 0 );
    S12_AXI_GEN_ARADDR : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S12_AXI_GEN_ARLEN : in STD_LOGIC_VECTOR ( 7 downto 0 );
    S12_AXI_GEN_ARSIZE : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S12_AXI_GEN_ARBURST : in STD_LOGIC_VECTOR ( 1 downto 0 );
    S12_AXI_GEN_ARLOCK : in STD_LOGIC;
    S12_AXI_GEN_ARCACHE : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S12_AXI_GEN_ARPROT : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S12_AXI_GEN_ARQOS : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S12_AXI_GEN_ARVALID : in STD_LOGIC;
    S12_AXI_GEN_ARREADY : out STD_LOGIC;
    S12_AXI_GEN_RID : out STD_LOGIC_VECTOR ( 0 to 0 );
    S12_AXI_GEN_RDATA : out STD_LOGIC_VECTOR ( 31 downto 0 );
    S12_AXI_GEN_RRESP : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S12_AXI_GEN_RLAST : out STD_LOGIC;
    S12_AXI_GEN_RVALID : out STD_LOGIC;
    S12_AXI_GEN_RREADY : in STD_LOGIC;
    S13_AXI_GEN_AWID : in STD_LOGIC_VECTOR ( 0 to 0 );
    S13_AXI_GEN_AWADDR : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S13_AXI_GEN_AWLEN : in STD_LOGIC_VECTOR ( 7 downto 0 );
    S13_AXI_GEN_AWSIZE : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S13_AXI_GEN_AWBURST : in STD_LOGIC_VECTOR ( 1 downto 0 );
    S13_AXI_GEN_AWLOCK : in STD_LOGIC;
    S13_AXI_GEN_AWCACHE : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S13_AXI_GEN_AWPROT : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S13_AXI_GEN_AWQOS : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S13_AXI_GEN_AWVALID : in STD_LOGIC;
    S13_AXI_GEN_AWREADY : out STD_LOGIC;
    S13_AXI_GEN_WDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S13_AXI_GEN_WSTRB : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S13_AXI_GEN_WLAST : in STD_LOGIC;
    S13_AXI_GEN_WVALID : in STD_LOGIC;
    S13_AXI_GEN_WREADY : out STD_LOGIC;
    S13_AXI_GEN_BRESP : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S13_AXI_GEN_BID : out STD_LOGIC_VECTOR ( 0 to 0 );
    S13_AXI_GEN_BVALID : out STD_LOGIC;
    S13_AXI_GEN_BREADY : in STD_LOGIC;
    S13_AXI_GEN_ARID : in STD_LOGIC_VECTOR ( 0 to 0 );
    S13_AXI_GEN_ARADDR : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S13_AXI_GEN_ARLEN : in STD_LOGIC_VECTOR ( 7 downto 0 );
    S13_AXI_GEN_ARSIZE : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S13_AXI_GEN_ARBURST : in STD_LOGIC_VECTOR ( 1 downto 0 );
    S13_AXI_GEN_ARLOCK : in STD_LOGIC;
    S13_AXI_GEN_ARCACHE : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S13_AXI_GEN_ARPROT : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S13_AXI_GEN_ARQOS : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S13_AXI_GEN_ARVALID : in STD_LOGIC;
    S13_AXI_GEN_ARREADY : out STD_LOGIC;
    S13_AXI_GEN_RID : out STD_LOGIC_VECTOR ( 0 to 0 );
    S13_AXI_GEN_RDATA : out STD_LOGIC_VECTOR ( 31 downto 0 );
    S13_AXI_GEN_RRESP : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S13_AXI_GEN_RLAST : out STD_LOGIC;
    S13_AXI_GEN_RVALID : out STD_LOGIC;
    S13_AXI_GEN_RREADY : in STD_LOGIC;
    S14_AXI_GEN_AWID : in STD_LOGIC_VECTOR ( 0 to 0 );
    S14_AXI_GEN_AWADDR : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S14_AXI_GEN_AWLEN : in STD_LOGIC_VECTOR ( 7 downto 0 );
    S14_AXI_GEN_AWSIZE : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S14_AXI_GEN_AWBURST : in STD_LOGIC_VECTOR ( 1 downto 0 );
    S14_AXI_GEN_AWLOCK : in STD_LOGIC;
    S14_AXI_GEN_AWCACHE : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S14_AXI_GEN_AWPROT : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S14_AXI_GEN_AWQOS : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S14_AXI_GEN_AWVALID : in STD_LOGIC;
    S14_AXI_GEN_AWREADY : out STD_LOGIC;
    S14_AXI_GEN_WDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S14_AXI_GEN_WSTRB : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S14_AXI_GEN_WLAST : in STD_LOGIC;
    S14_AXI_GEN_WVALID : in STD_LOGIC;
    S14_AXI_GEN_WREADY : out STD_LOGIC;
    S14_AXI_GEN_BRESP : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S14_AXI_GEN_BID : out STD_LOGIC_VECTOR ( 0 to 0 );
    S14_AXI_GEN_BVALID : out STD_LOGIC;
    S14_AXI_GEN_BREADY : in STD_LOGIC;
    S14_AXI_GEN_ARID : in STD_LOGIC_VECTOR ( 0 to 0 );
    S14_AXI_GEN_ARADDR : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S14_AXI_GEN_ARLEN : in STD_LOGIC_VECTOR ( 7 downto 0 );
    S14_AXI_GEN_ARSIZE : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S14_AXI_GEN_ARBURST : in STD_LOGIC_VECTOR ( 1 downto 0 );
    S14_AXI_GEN_ARLOCK : in STD_LOGIC;
    S14_AXI_GEN_ARCACHE : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S14_AXI_GEN_ARPROT : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S14_AXI_GEN_ARQOS : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S14_AXI_GEN_ARVALID : in STD_LOGIC;
    S14_AXI_GEN_ARREADY : out STD_LOGIC;
    S14_AXI_GEN_RID : out STD_LOGIC_VECTOR ( 0 to 0 );
    S14_AXI_GEN_RDATA : out STD_LOGIC_VECTOR ( 31 downto 0 );
    S14_AXI_GEN_RRESP : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S14_AXI_GEN_RLAST : out STD_LOGIC;
    S14_AXI_GEN_RVALID : out STD_LOGIC;
    S14_AXI_GEN_RREADY : in STD_LOGIC;
    S15_AXI_GEN_AWID : in STD_LOGIC_VECTOR ( 0 to 0 );
    S15_AXI_GEN_AWADDR : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S15_AXI_GEN_AWLEN : in STD_LOGIC_VECTOR ( 7 downto 0 );
    S15_AXI_GEN_AWSIZE : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S15_AXI_GEN_AWBURST : in STD_LOGIC_VECTOR ( 1 downto 0 );
    S15_AXI_GEN_AWLOCK : in STD_LOGIC;
    S15_AXI_GEN_AWCACHE : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S15_AXI_GEN_AWPROT : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S15_AXI_GEN_AWQOS : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S15_AXI_GEN_AWVALID : in STD_LOGIC;
    S15_AXI_GEN_AWREADY : out STD_LOGIC;
    S15_AXI_GEN_WDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S15_AXI_GEN_WSTRB : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S15_AXI_GEN_WLAST : in STD_LOGIC;
    S15_AXI_GEN_WVALID : in STD_LOGIC;
    S15_AXI_GEN_WREADY : out STD_LOGIC;
    S15_AXI_GEN_BRESP : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S15_AXI_GEN_BID : out STD_LOGIC_VECTOR ( 0 to 0 );
    S15_AXI_GEN_BVALID : out STD_LOGIC;
    S15_AXI_GEN_BREADY : in STD_LOGIC;
    S15_AXI_GEN_ARID : in STD_LOGIC_VECTOR ( 0 to 0 );
    S15_AXI_GEN_ARADDR : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S15_AXI_GEN_ARLEN : in STD_LOGIC_VECTOR ( 7 downto 0 );
    S15_AXI_GEN_ARSIZE : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S15_AXI_GEN_ARBURST : in STD_LOGIC_VECTOR ( 1 downto 0 );
    S15_AXI_GEN_ARLOCK : in STD_LOGIC;
    S15_AXI_GEN_ARCACHE : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S15_AXI_GEN_ARPROT : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S15_AXI_GEN_ARQOS : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S15_AXI_GEN_ARVALID : in STD_LOGIC;
    S15_AXI_GEN_ARREADY : out STD_LOGIC;
    S15_AXI_GEN_RID : out STD_LOGIC_VECTOR ( 0 to 0 );
    S15_AXI_GEN_RDATA : out STD_LOGIC_VECTOR ( 31 downto 0 );
    S15_AXI_GEN_RRESP : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S15_AXI_GEN_RLAST : out STD_LOGIC;
    S15_AXI_GEN_RVALID : out STD_LOGIC;
    S15_AXI_GEN_RREADY : in STD_LOGIC;
    S_AXI_CTRL_AWADDR : in STD_LOGIC_VECTOR ( 16 downto 0 );
    S_AXI_CTRL_AWPROT : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S_AXI_CTRL_AWVALID : in STD_LOGIC;
    S_AXI_CTRL_AWREADY : out STD_LOGIC;
    S_AXI_CTRL_WDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_CTRL_WVALID : in STD_LOGIC;
    S_AXI_CTRL_WREADY : out STD_LOGIC;
    S_AXI_CTRL_BRESP : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S_AXI_CTRL_BVALID : out STD_LOGIC;
    S_AXI_CTRL_BREADY : in STD_LOGIC;
    S_AXI_CTRL_ARADDR : in STD_LOGIC_VECTOR ( 16 downto 0 );
    S_AXI_CTRL_ARPROT : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S_AXI_CTRL_ARVALID : in STD_LOGIC;
    S_AXI_CTRL_ARREADY : out STD_LOGIC;
    S_AXI_CTRL_RDATA : out STD_LOGIC_VECTOR ( 31 downto 0 );
    S_AXI_CTRL_RRESP : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S_AXI_CTRL_RVALID : out STD_LOGIC;
    S_AXI_CTRL_RREADY : in STD_LOGIC;
    M0_AXI_AWID : out STD_LOGIC_VECTOR ( 0 to 0 );
    M0_AXI_AWADDR : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M0_AXI_AWLEN : out STD_LOGIC_VECTOR ( 7 downto 0 );
    M0_AXI_AWSIZE : out STD_LOGIC_VECTOR ( 2 downto 0 );
    M0_AXI_AWBURST : out STD_LOGIC_VECTOR ( 1 downto 0 );
    M0_AXI_AWLOCK : out STD_LOGIC;
    M0_AXI_AWCACHE : out STD_LOGIC_VECTOR ( 3 downto 0 );
    M0_AXI_AWPROT : out STD_LOGIC_VECTOR ( 2 downto 0 );
    M0_AXI_AWQOS : out STD_LOGIC_VECTOR ( 3 downto 0 );
    M0_AXI_AWVALID : out STD_LOGIC;
    M0_AXI_AWREADY : in STD_LOGIC;
    M0_AXI_AWDOMAIN : out STD_LOGIC_VECTOR ( 1 downto 0 );
    M0_AXI_AWSNOOP : out STD_LOGIC_VECTOR ( 2 downto 0 );
    M0_AXI_AWBAR : out STD_LOGIC_VECTOR ( 1 downto 0 );
    M0_AXI_WDATA : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M0_AXI_WSTRB : out STD_LOGIC_VECTOR ( 3 downto 0 );
    M0_AXI_WLAST : out STD_LOGIC;
    M0_AXI_WVALID : out STD_LOGIC;
    M0_AXI_WREADY : in STD_LOGIC;
    M0_AXI_BRESP : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M0_AXI_BID : in STD_LOGIC_VECTOR ( 0 to 0 );
    M0_AXI_BVALID : in STD_LOGIC;
    M0_AXI_BREADY : out STD_LOGIC;
    M0_AXI_WACK : out STD_LOGIC;
    M0_AXI_ARID : out STD_LOGIC_VECTOR ( 0 to 0 );
    M0_AXI_ARADDR : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M0_AXI_ARLEN : out STD_LOGIC_VECTOR ( 7 downto 0 );
    M0_AXI_ARSIZE : out STD_LOGIC_VECTOR ( 2 downto 0 );
    M0_AXI_ARBURST : out STD_LOGIC_VECTOR ( 1 downto 0 );
    M0_AXI_ARLOCK : out STD_LOGIC;
    M0_AXI_ARCACHE : out STD_LOGIC_VECTOR ( 3 downto 0 );
    M0_AXI_ARPROT : out STD_LOGIC_VECTOR ( 2 downto 0 );
    M0_AXI_ARQOS : out STD_LOGIC_VECTOR ( 3 downto 0 );
    M0_AXI_ARVALID : out STD_LOGIC;
    M0_AXI_ARREADY : in STD_LOGIC;
    M0_AXI_ARDOMAIN : out STD_LOGIC_VECTOR ( 1 downto 0 );
    M0_AXI_ARSNOOP : out STD_LOGIC_VECTOR ( 3 downto 0 );
    M0_AXI_ARBAR : out STD_LOGIC_VECTOR ( 1 downto 0 );
    M0_AXI_RID : in STD_LOGIC_VECTOR ( 0 to 0 );
    M0_AXI_RDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    M0_AXI_RRESP : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M0_AXI_RLAST : in STD_LOGIC;
    M0_AXI_RVALID : in STD_LOGIC;
    M0_AXI_RREADY : out STD_LOGIC;
    M0_AXI_RACK : out STD_LOGIC;
    M0_AXI_ACVALID : in STD_LOGIC;
    M0_AXI_ACADDR : in STD_LOGIC_VECTOR ( 31 downto 0 );
    M0_AXI_ACSNOOP : in STD_LOGIC_VECTOR ( 3 downto 0 );
    M0_AXI_ACPROT : in STD_LOGIC_VECTOR ( 2 downto 0 );
    M0_AXI_ACREADY : out STD_LOGIC;
    M0_AXI_CRVALID : out STD_LOGIC;
    M0_AXI_CRRESP : out STD_LOGIC_VECTOR ( 4 downto 0 );
    M0_AXI_CRREADY : in STD_LOGIC;
    M0_AXI_CDVALID : out STD_LOGIC;
    M0_AXI_CDDATA : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M0_AXI_CDLAST : out STD_LOGIC;
    M0_AXI_CDREADY : in STD_LOGIC;
    M1_AXI_AWID : out STD_LOGIC_VECTOR ( 0 to 0 );
    M1_AXI_AWADDR : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M1_AXI_AWLEN : out STD_LOGIC_VECTOR ( 7 downto 0 );
    M1_AXI_AWSIZE : out STD_LOGIC_VECTOR ( 2 downto 0 );
    M1_AXI_AWBURST : out STD_LOGIC_VECTOR ( 1 downto 0 );
    M1_AXI_AWLOCK : out STD_LOGIC;
    M1_AXI_AWCACHE : out STD_LOGIC_VECTOR ( 3 downto 0 );
    M1_AXI_AWPROT : out STD_LOGIC_VECTOR ( 2 downto 0 );
    M1_AXI_AWQOS : out STD_LOGIC_VECTOR ( 3 downto 0 );
    M1_AXI_AWVALID : out STD_LOGIC;
    M1_AXI_AWREADY : in STD_LOGIC;
    M1_AXI_WDATA : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M1_AXI_WSTRB : out STD_LOGIC_VECTOR ( 3 downto 0 );
    M1_AXI_WLAST : out STD_LOGIC;
    M1_AXI_WVALID : out STD_LOGIC;
    M1_AXI_WREADY : in STD_LOGIC;
    M1_AXI_BRESP : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M1_AXI_BID : in STD_LOGIC_VECTOR ( 0 to 0 );
    M1_AXI_BVALID : in STD_LOGIC;
    M1_AXI_BREADY : out STD_LOGIC;
    M1_AXI_ARID : out STD_LOGIC_VECTOR ( 0 to 0 );
    M1_AXI_ARADDR : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M1_AXI_ARLEN : out STD_LOGIC_VECTOR ( 7 downto 0 );
    M1_AXI_ARSIZE : out STD_LOGIC_VECTOR ( 2 downto 0 );
    M1_AXI_ARBURST : out STD_LOGIC_VECTOR ( 1 downto 0 );
    M1_AXI_ARLOCK : out STD_LOGIC;
    M1_AXI_ARCACHE : out STD_LOGIC_VECTOR ( 3 downto 0 );
    M1_AXI_ARPROT : out STD_LOGIC_VECTOR ( 2 downto 0 );
    M1_AXI_ARQOS : out STD_LOGIC_VECTOR ( 3 downto 0 );
    M1_AXI_ARVALID : out STD_LOGIC;
    M1_AXI_ARREADY : in STD_LOGIC;
    M1_AXI_RID : in STD_LOGIC_VECTOR ( 0 to 0 );
    M1_AXI_RDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    M1_AXI_RRESP : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M1_AXI_RLAST : in STD_LOGIC;
    M1_AXI_RVALID : in STD_LOGIC;
    M1_AXI_RREADY : out STD_LOGIC;
    M2_AXI_AWID : out STD_LOGIC_VECTOR ( 0 to 0 );
    M2_AXI_AWADDR : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M2_AXI_AWLEN : out STD_LOGIC_VECTOR ( 7 downto 0 );
    M2_AXI_AWSIZE : out STD_LOGIC_VECTOR ( 2 downto 0 );
    M2_AXI_AWBURST : out STD_LOGIC_VECTOR ( 1 downto 0 );
    M2_AXI_AWLOCK : out STD_LOGIC;
    M2_AXI_AWCACHE : out STD_LOGIC_VECTOR ( 3 downto 0 );
    M2_AXI_AWPROT : out STD_LOGIC_VECTOR ( 2 downto 0 );
    M2_AXI_AWQOS : out STD_LOGIC_VECTOR ( 3 downto 0 );
    M2_AXI_AWVALID : out STD_LOGIC;
    M2_AXI_AWREADY : in STD_LOGIC;
    M2_AXI_WDATA : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M2_AXI_WSTRB : out STD_LOGIC_VECTOR ( 3 downto 0 );
    M2_AXI_WLAST : out STD_LOGIC;
    M2_AXI_WVALID : out STD_LOGIC;
    M2_AXI_WREADY : in STD_LOGIC;
    M2_AXI_BRESP : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M2_AXI_BID : in STD_LOGIC_VECTOR ( 0 to 0 );
    M2_AXI_BVALID : in STD_LOGIC;
    M2_AXI_BREADY : out STD_LOGIC;
    M2_AXI_ARID : out STD_LOGIC_VECTOR ( 0 to 0 );
    M2_AXI_ARADDR : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M2_AXI_ARLEN : out STD_LOGIC_VECTOR ( 7 downto 0 );
    M2_AXI_ARSIZE : out STD_LOGIC_VECTOR ( 2 downto 0 );
    M2_AXI_ARBURST : out STD_LOGIC_VECTOR ( 1 downto 0 );
    M2_AXI_ARLOCK : out STD_LOGIC;
    M2_AXI_ARCACHE : out STD_LOGIC_VECTOR ( 3 downto 0 );
    M2_AXI_ARPROT : out STD_LOGIC_VECTOR ( 2 downto 0 );
    M2_AXI_ARQOS : out STD_LOGIC_VECTOR ( 3 downto 0 );
    M2_AXI_ARVALID : out STD_LOGIC;
    M2_AXI_ARREADY : in STD_LOGIC;
    M2_AXI_RID : in STD_LOGIC_VECTOR ( 0 to 0 );
    M2_AXI_RDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    M2_AXI_RRESP : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M2_AXI_RLAST : in STD_LOGIC;
    M2_AXI_RVALID : in STD_LOGIC;
    M2_AXI_RREADY : out STD_LOGIC;
    M3_AXI_AWID : out STD_LOGIC_VECTOR ( 0 to 0 );
    M3_AXI_AWADDR : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M3_AXI_AWLEN : out STD_LOGIC_VECTOR ( 7 downto 0 );
    M3_AXI_AWSIZE : out STD_LOGIC_VECTOR ( 2 downto 0 );
    M3_AXI_AWBURST : out STD_LOGIC_VECTOR ( 1 downto 0 );
    M3_AXI_AWLOCK : out STD_LOGIC;
    M3_AXI_AWCACHE : out STD_LOGIC_VECTOR ( 3 downto 0 );
    M3_AXI_AWPROT : out STD_LOGIC_VECTOR ( 2 downto 0 );
    M3_AXI_AWQOS : out STD_LOGIC_VECTOR ( 3 downto 0 );
    M3_AXI_AWVALID : out STD_LOGIC;
    M3_AXI_AWREADY : in STD_LOGIC;
    M3_AXI_WDATA : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M3_AXI_WSTRB : out STD_LOGIC_VECTOR ( 3 downto 0 );
    M3_AXI_WLAST : out STD_LOGIC;
    M3_AXI_WVALID : out STD_LOGIC;
    M3_AXI_WREADY : in STD_LOGIC;
    M3_AXI_BRESP : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M3_AXI_BID : in STD_LOGIC_VECTOR ( 0 to 0 );
    M3_AXI_BVALID : in STD_LOGIC;
    M3_AXI_BREADY : out STD_LOGIC;
    M3_AXI_ARID : out STD_LOGIC_VECTOR ( 0 to 0 );
    M3_AXI_ARADDR : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M3_AXI_ARLEN : out STD_LOGIC_VECTOR ( 7 downto 0 );
    M3_AXI_ARSIZE : out STD_LOGIC_VECTOR ( 2 downto 0 );
    M3_AXI_ARBURST : out STD_LOGIC_VECTOR ( 1 downto 0 );
    M3_AXI_ARLOCK : out STD_LOGIC;
    M3_AXI_ARCACHE : out STD_LOGIC_VECTOR ( 3 downto 0 );
    M3_AXI_ARPROT : out STD_LOGIC_VECTOR ( 2 downto 0 );
    M3_AXI_ARQOS : out STD_LOGIC_VECTOR ( 3 downto 0 );
    M3_AXI_ARVALID : out STD_LOGIC;
    M3_AXI_ARREADY : in STD_LOGIC;
    M3_AXI_RID : in STD_LOGIC_VECTOR ( 0 to 0 );
    M3_AXI_RDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    M3_AXI_RRESP : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M3_AXI_RLAST : in STD_LOGIC;
    M3_AXI_RVALID : in STD_LOGIC;
    M3_AXI_RREADY : out STD_LOGIC
  );
  attribute C_BASEADDR : string;
  attribute C_BASEADDR of design_1_system_cache_0_0_system_cache : entity is "64'b0000000000000000000000000000000011111111111111111111111111111111";
  attribute C_CACHE_BLOCKS : integer;
  attribute C_CACHE_BLOCKS of design_1_system_cache_0_0_system_cache : entity is 1;
  attribute C_CACHE_DATA_WIDTH : integer;
  attribute C_CACHE_DATA_WIDTH of design_1_system_cache_0_0_system_cache : entity is 32;
  attribute C_CACHE_LINE_LENGTH : integer;
  attribute C_CACHE_LINE_LENGTH of design_1_system_cache_0_0_system_cache : entity is 16;
  attribute C_CACHE_SIZE : integer;
  attribute C_CACHE_SIZE of design_1_system_cache_0_0_system_cache : entity is 32768;
  attribute C_ENABLE_COHERENCY : integer;
  attribute C_ENABLE_COHERENCY of design_1_system_cache_0_0_system_cache : entity is 0;
  attribute C_ENABLE_CTRL : integer;
  attribute C_ENABLE_CTRL of design_1_system_cache_0_0_system_cache : entity is 0;
  attribute C_ENABLE_ERROR_HANDLING : integer;
  attribute C_ENABLE_ERROR_HANDLING of design_1_system_cache_0_0_system_cache : entity is 0;
  attribute C_ENABLE_EXCLUSIVE : integer;
  attribute C_ENABLE_EXCLUSIVE of design_1_system_cache_0_0_system_cache : entity is 0;
  attribute C_ENABLE_NON_SECURE : integer;
  attribute C_ENABLE_NON_SECURE of design_1_system_cache_0_0_system_cache : entity is 0;
  attribute C_ENABLE_PEER_PORT_DATA : integer;
  attribute C_ENABLE_PEER_PORT_DATA of design_1_system_cache_0_0_system_cache : entity is 0;
  attribute C_ENABLE_STATISTICS : integer;
  attribute C_ENABLE_STATISTICS of design_1_system_cache_0_0_system_cache : entity is 0;
  attribute C_ENABLE_VERSION_REGISTER : integer;
  attribute C_ENABLE_VERSION_REGISTER of design_1_system_cache_0_0_system_cache : entity is 0;
  attribute C_FAMILY : string;
  attribute C_FAMILY of design_1_system_cache_0_0_system_cache : entity is "zynq";
  attribute C_FREQ : integer;
  attribute C_FREQ of design_1_system_cache_0_0_system_cache : entity is 0;
  attribute C_GEN_MATCH_Lx_CACHE : integer;
  attribute C_GEN_MATCH_Lx_CACHE of design_1_system_cache_0_0_system_cache : entity is 0;
  attribute C_HIGHADDR : string;
  attribute C_HIGHADDR of design_1_system_cache_0_0_system_cache : entity is "64'b0000000000000000000000000000000000000000000000000000000000000000";
  attribute C_INSTANCE : string;
  attribute C_INSTANCE of design_1_system_cache_0_0_system_cache : entity is "system_cache";
  attribute C_KEEP_SHARED_WRITE : integer;
  attribute C_KEEP_SHARED_WRITE of design_1_system_cache_0_0_system_cache : entity is 1;
  attribute C_Lx_CACHE_LINE_LENGTH : integer;
  attribute C_Lx_CACHE_LINE_LENGTH of design_1_system_cache_0_0_system_cache : entity is 4;
  attribute C_Lx_CACHE_SIZE : integer;
  attribute C_Lx_CACHE_SIZE of design_1_system_cache_0_0_system_cache : entity is 8192;
  attribute C_Lx_NUM_WAYS : integer;
  attribute C_Lx_NUM_WAYS of design_1_system_cache_0_0_system_cache : entity is 1;
  attribute C_M0_AXI_ADDR_WIDTH : integer;
  attribute C_M0_AXI_ADDR_WIDTH of design_1_system_cache_0_0_system_cache : entity is 32;
  attribute C_M0_AXI_DATA_WIDTH : integer;
  attribute C_M0_AXI_DATA_WIDTH of design_1_system_cache_0_0_system_cache : entity is 32;
  attribute C_M0_AXI_RRESP_WIDTH : integer;
  attribute C_M0_AXI_RRESP_WIDTH of design_1_system_cache_0_0_system_cache : entity is 2;
  attribute C_M0_AXI_THREAD_ID_WIDTH : integer;
  attribute C_M0_AXI_THREAD_ID_WIDTH of design_1_system_cache_0_0_system_cache : entity is 1;
  attribute C_M1_AXI_ADDR_WIDTH : integer;
  attribute C_M1_AXI_ADDR_WIDTH of design_1_system_cache_0_0_system_cache : entity is 32;
  attribute C_M1_AXI_DATA_WIDTH : integer;
  attribute C_M1_AXI_DATA_WIDTH of design_1_system_cache_0_0_system_cache : entity is 32;
  attribute C_M1_AXI_RRESP_WIDTH : integer;
  attribute C_M1_AXI_RRESP_WIDTH of design_1_system_cache_0_0_system_cache : entity is 2;
  attribute C_M1_AXI_THREAD_ID_WIDTH : integer;
  attribute C_M1_AXI_THREAD_ID_WIDTH of design_1_system_cache_0_0_system_cache : entity is 1;
  attribute C_M2_AXI_ADDR_WIDTH : integer;
  attribute C_M2_AXI_ADDR_WIDTH of design_1_system_cache_0_0_system_cache : entity is 32;
  attribute C_M2_AXI_DATA_WIDTH : integer;
  attribute C_M2_AXI_DATA_WIDTH of design_1_system_cache_0_0_system_cache : entity is 32;
  attribute C_M2_AXI_RRESP_WIDTH : integer;
  attribute C_M2_AXI_RRESP_WIDTH of design_1_system_cache_0_0_system_cache : entity is 2;
  attribute C_M2_AXI_THREAD_ID_WIDTH : integer;
  attribute C_M2_AXI_THREAD_ID_WIDTH of design_1_system_cache_0_0_system_cache : entity is 1;
  attribute C_M3_AXI_ADDR_WIDTH : integer;
  attribute C_M3_AXI_ADDR_WIDTH of design_1_system_cache_0_0_system_cache : entity is 32;
  attribute C_M3_AXI_DATA_WIDTH : integer;
  attribute C_M3_AXI_DATA_WIDTH of design_1_system_cache_0_0_system_cache : entity is 32;
  attribute C_M3_AXI_RRESP_WIDTH : integer;
  attribute C_M3_AXI_RRESP_WIDTH of design_1_system_cache_0_0_system_cache : entity is 2;
  attribute C_M3_AXI_THREAD_ID_WIDTH : integer;
  attribute C_M3_AXI_THREAD_ID_WIDTH of design_1_system_cache_0_0_system_cache : entity is 1;
  attribute C_NUM_GENERIC_PORTS : integer;
  attribute C_NUM_GENERIC_PORTS of design_1_system_cache_0_0_system_cache : entity is 0;
  attribute C_NUM_MASTER_PORTS : integer;
  attribute C_NUM_MASTER_PORTS of design_1_system_cache_0_0_system_cache : entity is 1;
  attribute C_NUM_OPTIMIZED_PORTS : integer;
  attribute C_NUM_OPTIMIZED_PORTS of design_1_system_cache_0_0_system_cache : entity is 2;
  attribute C_NUM_WAYS : integer;
  attribute C_NUM_WAYS of design_1_system_cache_0_0_system_cache : entity is 2;
  attribute C_READ_EXCLUSIVE_CLEAN : integer;
  attribute C_READ_EXCLUSIVE_CLEAN of design_1_system_cache_0_0_system_cache : entity is 1;
  attribute C_READ_ONLY_UNIQUE : integer;
  attribute C_READ_ONLY_UNIQUE of design_1_system_cache_0_0_system_cache : entity is 0;
  attribute C_S0_AXI_ADDR_WIDTH : integer;
  attribute C_S0_AXI_ADDR_WIDTH of design_1_system_cache_0_0_system_cache : entity is 32;
  attribute C_S0_AXI_DATA_WIDTH : integer;
  attribute C_S0_AXI_DATA_WIDTH of design_1_system_cache_0_0_system_cache : entity is 32;
  attribute C_S0_AXI_FORCE_READ_ALLOCATE : integer;
  attribute C_S0_AXI_FORCE_READ_ALLOCATE of design_1_system_cache_0_0_system_cache : entity is 0;
  attribute C_S0_AXI_FORCE_READ_BUFFER : integer;
  attribute C_S0_AXI_FORCE_READ_BUFFER of design_1_system_cache_0_0_system_cache : entity is 0;
  attribute C_S0_AXI_FORCE_WRITE_ALLOCATE : integer;
  attribute C_S0_AXI_FORCE_WRITE_ALLOCATE of design_1_system_cache_0_0_system_cache : entity is 0;
  attribute C_S0_AXI_FORCE_WRITE_BUFFER : integer;
  attribute C_S0_AXI_FORCE_WRITE_BUFFER of design_1_system_cache_0_0_system_cache : entity is 0;
  attribute C_S0_AXI_GEN_ADDR_WIDTH : integer;
  attribute C_S0_AXI_GEN_ADDR_WIDTH of design_1_system_cache_0_0_system_cache : entity is 32;
  attribute C_S0_AXI_GEN_DATA_WIDTH : integer;
  attribute C_S0_AXI_GEN_DATA_WIDTH of design_1_system_cache_0_0_system_cache : entity is 32;
  attribute C_S0_AXI_GEN_FORCE_READ_ALLOCATE : integer;
  attribute C_S0_AXI_GEN_FORCE_READ_ALLOCATE of design_1_system_cache_0_0_system_cache : entity is 0;
  attribute C_S0_AXI_GEN_FORCE_READ_BUFFER : integer;
  attribute C_S0_AXI_GEN_FORCE_READ_BUFFER of design_1_system_cache_0_0_system_cache : entity is 0;
  attribute C_S0_AXI_GEN_FORCE_WRITE_ALLOCATE : integer;
  attribute C_S0_AXI_GEN_FORCE_WRITE_ALLOCATE of design_1_system_cache_0_0_system_cache : entity is 0;
  attribute C_S0_AXI_GEN_FORCE_WRITE_BUFFER : integer;
  attribute C_S0_AXI_GEN_FORCE_WRITE_BUFFER of design_1_system_cache_0_0_system_cache : entity is 0;
  attribute C_S0_AXI_GEN_ID_WIDTH : integer;
  attribute C_S0_AXI_GEN_ID_WIDTH of design_1_system_cache_0_0_system_cache : entity is 1;
  attribute C_S0_AXI_GEN_PROHIBIT_READ_ALLOCATE : integer;
  attribute C_S0_AXI_GEN_PROHIBIT_READ_ALLOCATE of design_1_system_cache_0_0_system_cache : entity is 0;
  attribute C_S0_AXI_GEN_PROHIBIT_READ_BUFFER : integer;
  attribute C_S0_AXI_GEN_PROHIBIT_READ_BUFFER of design_1_system_cache_0_0_system_cache : entity is 0;
  attribute C_S0_AXI_GEN_PROHIBIT_WRITE_ALLOCATE : integer;
  attribute C_S0_AXI_GEN_PROHIBIT_WRITE_ALLOCATE of design_1_system_cache_0_0_system_cache : entity is 1;
  attribute C_S0_AXI_GEN_PROHIBIT_WRITE_BUFFER : integer;
  attribute C_S0_AXI_GEN_PROHIBIT_WRITE_BUFFER of design_1_system_cache_0_0_system_cache : entity is 0;
  attribute C_S0_AXI_GEN_SUPPORT_DIRTY : integer;
  attribute C_S0_AXI_GEN_SUPPORT_DIRTY of design_1_system_cache_0_0_system_cache : entity is 0;
  attribute C_S0_AXI_GEN_SUPPORT_UNIQUE : integer;
  attribute C_S0_AXI_GEN_SUPPORT_UNIQUE of design_1_system_cache_0_0_system_cache : entity is 0;
  attribute C_S0_AXI_ID_WIDTH : integer;
  attribute C_S0_AXI_ID_WIDTH of design_1_system_cache_0_0_system_cache : entity is 1;
  attribute C_S0_AXI_PROHIBIT_READ_ALLOCATE : integer;
  attribute C_S0_AXI_PROHIBIT_READ_ALLOCATE of design_1_system_cache_0_0_system_cache : entity is 0;
  attribute C_S0_AXI_PROHIBIT_READ_BUFFER : integer;
  attribute C_S0_AXI_PROHIBIT_READ_BUFFER of design_1_system_cache_0_0_system_cache : entity is 0;
  attribute C_S0_AXI_PROHIBIT_WRITE_ALLOCATE : integer;
  attribute C_S0_AXI_PROHIBIT_WRITE_ALLOCATE of design_1_system_cache_0_0_system_cache : entity is 1;
  attribute C_S0_AXI_PROHIBIT_WRITE_BUFFER : integer;
  attribute C_S0_AXI_PROHIBIT_WRITE_BUFFER of design_1_system_cache_0_0_system_cache : entity is 0;
  attribute C_S0_AXI_RRESP_WIDTH : integer;
  attribute C_S0_AXI_RRESP_WIDTH of design_1_system_cache_0_0_system_cache : entity is 2;
  attribute C_S0_AXI_SUPPORT_DIRTY : integer;
  attribute C_S0_AXI_SUPPORT_DIRTY of design_1_system_cache_0_0_system_cache : entity is 0;
  attribute C_S0_AXI_SUPPORT_UNIQUE : integer;
  attribute C_S0_AXI_SUPPORT_UNIQUE of design_1_system_cache_0_0_system_cache : entity is 0;
  attribute C_S10_AXI_ADDR_WIDTH : integer;
  attribute C_S10_AXI_ADDR_WIDTH of design_1_system_cache_0_0_system_cache : entity is 32;
  attribute C_S10_AXI_DATA_WIDTH : integer;
  attribute C_S10_AXI_DATA_WIDTH of design_1_system_cache_0_0_system_cache : entity is 32;
  attribute C_S10_AXI_FORCE_READ_ALLOCATE : integer;
  attribute C_S10_AXI_FORCE_READ_ALLOCATE of design_1_system_cache_0_0_system_cache : entity is 0;
  attribute C_S10_AXI_FORCE_READ_BUFFER : integer;
  attribute C_S10_AXI_FORCE_READ_BUFFER of design_1_system_cache_0_0_system_cache : entity is 0;
  attribute C_S10_AXI_FORCE_WRITE_ALLOCATE : integer;
  attribute C_S10_AXI_FORCE_WRITE_ALLOCATE of design_1_system_cache_0_0_system_cache : entity is 0;
  attribute C_S10_AXI_FORCE_WRITE_BUFFER : integer;
  attribute C_S10_AXI_FORCE_WRITE_BUFFER of design_1_system_cache_0_0_system_cache : entity is 0;
  attribute C_S10_AXI_GEN_ADDR_WIDTH : integer;
  attribute C_S10_AXI_GEN_ADDR_WIDTH of design_1_system_cache_0_0_system_cache : entity is 32;
  attribute C_S10_AXI_GEN_DATA_WIDTH : integer;
  attribute C_S10_AXI_GEN_DATA_WIDTH of design_1_system_cache_0_0_system_cache : entity is 32;
  attribute C_S10_AXI_GEN_FORCE_READ_ALLOCATE : integer;
  attribute C_S10_AXI_GEN_FORCE_READ_ALLOCATE of design_1_system_cache_0_0_system_cache : entity is 0;
  attribute C_S10_AXI_GEN_FORCE_READ_BUFFER : integer;
  attribute C_S10_AXI_GEN_FORCE_READ_BUFFER of design_1_system_cache_0_0_system_cache : entity is 0;
  attribute C_S10_AXI_GEN_FORCE_WRITE_ALLOCATE : integer;
  attribute C_S10_AXI_GEN_FORCE_WRITE_ALLOCATE of design_1_system_cache_0_0_system_cache : entity is 0;
  attribute C_S10_AXI_GEN_FORCE_WRITE_BUFFER : integer;
  attribute C_S10_AXI_GEN_FORCE_WRITE_BUFFER of design_1_system_cache_0_0_system_cache : entity is 0;
  attribute C_S10_AXI_GEN_ID_WIDTH : integer;
  attribute C_S10_AXI_GEN_ID_WIDTH of design_1_system_cache_0_0_system_cache : entity is 1;
  attribute C_S10_AXI_GEN_PROHIBIT_READ_ALLOCATE : integer;
  attribute C_S10_AXI_GEN_PROHIBIT_READ_ALLOCATE of design_1_system_cache_0_0_system_cache : entity is 0;
  attribute C_S10_AXI_GEN_PROHIBIT_READ_BUFFER : integer;
  attribute C_S10_AXI_GEN_PROHIBIT_READ_BUFFER of design_1_system_cache_0_0_system_cache : entity is 0;
  attribute C_S10_AXI_GEN_PROHIBIT_WRITE_ALLOCATE : integer;
  attribute C_S10_AXI_GEN_PROHIBIT_WRITE_ALLOCATE of design_1_system_cache_0_0_system_cache : entity is 1;
  attribute C_S10_AXI_GEN_PROHIBIT_WRITE_BUFFER : integer;
  attribute C_S10_AXI_GEN_PROHIBIT_WRITE_BUFFER of design_1_system_cache_0_0_system_cache : entity is 0;
  attribute C_S10_AXI_GEN_SUPPORT_DIRTY : integer;
  attribute C_S10_AXI_GEN_SUPPORT_DIRTY of design_1_system_cache_0_0_system_cache : entity is 0;
  attribute C_S10_AXI_GEN_SUPPORT_UNIQUE : integer;
  attribute C_S10_AXI_GEN_SUPPORT_UNIQUE of design_1_system_cache_0_0_system_cache : entity is 0;
  attribute C_S10_AXI_ID_WIDTH : integer;
  attribute C_S10_AXI_ID_WIDTH of design_1_system_cache_0_0_system_cache : entity is 1;
  attribute C_S10_AXI_PROHIBIT_READ_ALLOCATE : integer;
  attribute C_S10_AXI_PROHIBIT_READ_ALLOCATE of design_1_system_cache_0_0_system_cache : entity is 0;
  attribute C_S10_AXI_PROHIBIT_READ_BUFFER : integer;
  attribute C_S10_AXI_PROHIBIT_READ_BUFFER of design_1_system_cache_0_0_system_cache : entity is 0;
  attribute C_S10_AXI_PROHIBIT_WRITE_ALLOCATE : integer;
  attribute C_S10_AXI_PROHIBIT_WRITE_ALLOCATE of design_1_system_cache_0_0_system_cache : entity is 1;
  attribute C_S10_AXI_PROHIBIT_WRITE_BUFFER : integer;
  attribute C_S10_AXI_PROHIBIT_WRITE_BUFFER of design_1_system_cache_0_0_system_cache : entity is 0;
  attribute C_S10_AXI_RRESP_WIDTH : integer;
  attribute C_S10_AXI_RRESP_WIDTH of design_1_system_cache_0_0_system_cache : entity is 2;
  attribute C_S10_AXI_SUPPORT_DIRTY : integer;
  attribute C_S10_AXI_SUPPORT_DIRTY of design_1_system_cache_0_0_system_cache : entity is 0;
  attribute C_S10_AXI_SUPPORT_UNIQUE : integer;
  attribute C_S10_AXI_SUPPORT_UNIQUE of design_1_system_cache_0_0_system_cache : entity is 0;
  attribute C_S11_AXI_ADDR_WIDTH : integer;
  attribute C_S11_AXI_ADDR_WIDTH of design_1_system_cache_0_0_system_cache : entity is 32;
  attribute C_S11_AXI_DATA_WIDTH : integer;
  attribute C_S11_AXI_DATA_WIDTH of design_1_system_cache_0_0_system_cache : entity is 32;
  attribute C_S11_AXI_FORCE_READ_ALLOCATE : integer;
  attribute C_S11_AXI_FORCE_READ_ALLOCATE of design_1_system_cache_0_0_system_cache : entity is 0;
  attribute C_S11_AXI_FORCE_READ_BUFFER : integer;
  attribute C_S11_AXI_FORCE_READ_BUFFER of design_1_system_cache_0_0_system_cache : entity is 0;
  attribute C_S11_AXI_FORCE_WRITE_ALLOCATE : integer;
  attribute C_S11_AXI_FORCE_WRITE_ALLOCATE of design_1_system_cache_0_0_system_cache : entity is 0;
  attribute C_S11_AXI_FORCE_WRITE_BUFFER : integer;
  attribute C_S11_AXI_FORCE_WRITE_BUFFER of design_1_system_cache_0_0_system_cache : entity is 0;
  attribute C_S11_AXI_GEN_ADDR_WIDTH : integer;
  attribute C_S11_AXI_GEN_ADDR_WIDTH of design_1_system_cache_0_0_system_cache : entity is 32;
  attribute C_S11_AXI_GEN_DATA_WIDTH : integer;
  attribute C_S11_AXI_GEN_DATA_WIDTH of design_1_system_cache_0_0_system_cache : entity is 32;
  attribute C_S11_AXI_GEN_FORCE_READ_ALLOCATE : integer;
  attribute C_S11_AXI_GEN_FORCE_READ_ALLOCATE of design_1_system_cache_0_0_system_cache : entity is 0;
  attribute C_S11_AXI_GEN_FORCE_READ_BUFFER : integer;
  attribute C_S11_AXI_GEN_FORCE_READ_BUFFER of design_1_system_cache_0_0_system_cache : entity is 0;
  attribute C_S11_AXI_GEN_FORCE_WRITE_ALLOCATE : integer;
  attribute C_S11_AXI_GEN_FORCE_WRITE_ALLOCATE of design_1_system_cache_0_0_system_cache : entity is 0;
  attribute C_S11_AXI_GEN_FORCE_WRITE_BUFFER : integer;
  attribute C_S11_AXI_GEN_FORCE_WRITE_BUFFER of design_1_system_cache_0_0_system_cache : entity is 0;
  attribute C_S11_AXI_GEN_ID_WIDTH : integer;
  attribute C_S11_AXI_GEN_ID_WIDTH of design_1_system_cache_0_0_system_cache : entity is 1;
  attribute C_S11_AXI_GEN_PROHIBIT_READ_ALLOCATE : integer;
  attribute C_S11_AXI_GEN_PROHIBIT_READ_ALLOCATE of design_1_system_cache_0_0_system_cache : entity is 0;
  attribute C_S11_AXI_GEN_PROHIBIT_READ_BUFFER : integer;
  attribute C_S11_AXI_GEN_PROHIBIT_READ_BUFFER of design_1_system_cache_0_0_system_cache : entity is 0;
  attribute C_S11_AXI_GEN_PROHIBIT_WRITE_ALLOCATE : integer;
  attribute C_S11_AXI_GEN_PROHIBIT_WRITE_ALLOCATE of design_1_system_cache_0_0_system_cache : entity is 1;
  attribute C_S11_AXI_GEN_PROHIBIT_WRITE_BUFFER : integer;
  attribute C_S11_AXI_GEN_PROHIBIT_WRITE_BUFFER of design_1_system_cache_0_0_system_cache : entity is 0;
  attribute C_S11_AXI_GEN_SUPPORT_DIRTY : integer;
  attribute C_S11_AXI_GEN_SUPPORT_DIRTY of design_1_system_cache_0_0_system_cache : entity is 0;
  attribute C_S11_AXI_GEN_SUPPORT_UNIQUE : integer;
  attribute C_S11_AXI_GEN_SUPPORT_UNIQUE of design_1_system_cache_0_0_system_cache : entity is 0;
  attribute C_S11_AXI_ID_WIDTH : integer;
  attribute C_S11_AXI_ID_WIDTH of design_1_system_cache_0_0_system_cache : entity is 1;
  attribute C_S11_AXI_PROHIBIT_READ_ALLOCATE : integer;
  attribute C_S11_AXI_PROHIBIT_READ_ALLOCATE of design_1_system_cache_0_0_system_cache : entity is 0;
  attribute C_S11_AXI_PROHIBIT_READ_BUFFER : integer;
  attribute C_S11_AXI_PROHIBIT_READ_BUFFER of design_1_system_cache_0_0_system_cache : entity is 0;
  attribute C_S11_AXI_PROHIBIT_WRITE_ALLOCATE : integer;
  attribute C_S11_AXI_PROHIBIT_WRITE_ALLOCATE of design_1_system_cache_0_0_system_cache : entity is 1;
  attribute C_S11_AXI_PROHIBIT_WRITE_BUFFER : integer;
  attribute C_S11_AXI_PROHIBIT_WRITE_BUFFER of design_1_system_cache_0_0_system_cache : entity is 0;
  attribute C_S11_AXI_RRESP_WIDTH : integer;
  attribute C_S11_AXI_RRESP_WIDTH of design_1_system_cache_0_0_system_cache : entity is 2;
  attribute C_S11_AXI_SUPPORT_DIRTY : integer;
  attribute C_S11_AXI_SUPPORT_DIRTY of design_1_system_cache_0_0_system_cache : entity is 0;
  attribute C_S11_AXI_SUPPORT_UNIQUE : integer;
  attribute C_S11_AXI_SUPPORT_UNIQUE of design_1_system_cache_0_0_system_cache : entity is 0;
  attribute C_S12_AXI_ADDR_WIDTH : integer;
  attribute C_S12_AXI_ADDR_WIDTH of design_1_system_cache_0_0_system_cache : entity is 32;
  attribute C_S12_AXI_DATA_WIDTH : integer;
  attribute C_S12_AXI_DATA_WIDTH of design_1_system_cache_0_0_system_cache : entity is 32;
  attribute C_S12_AXI_FORCE_READ_ALLOCATE : integer;
  attribute C_S12_AXI_FORCE_READ_ALLOCATE of design_1_system_cache_0_0_system_cache : entity is 0;
  attribute C_S12_AXI_FORCE_READ_BUFFER : integer;
  attribute C_S12_AXI_FORCE_READ_BUFFER of design_1_system_cache_0_0_system_cache : entity is 0;
  attribute C_S12_AXI_FORCE_WRITE_ALLOCATE : integer;
  attribute C_S12_AXI_FORCE_WRITE_ALLOCATE of design_1_system_cache_0_0_system_cache : entity is 0;
  attribute C_S12_AXI_FORCE_WRITE_BUFFER : integer;
  attribute C_S12_AXI_FORCE_WRITE_BUFFER of design_1_system_cache_0_0_system_cache : entity is 0;
  attribute C_S12_AXI_GEN_ADDR_WIDTH : integer;
  attribute C_S12_AXI_GEN_ADDR_WIDTH of design_1_system_cache_0_0_system_cache : entity is 32;
  attribute C_S12_AXI_GEN_DATA_WIDTH : integer;
  attribute C_S12_AXI_GEN_DATA_WIDTH of design_1_system_cache_0_0_system_cache : entity is 32;
  attribute C_S12_AXI_GEN_FORCE_READ_ALLOCATE : integer;
  attribute C_S12_AXI_GEN_FORCE_READ_ALLOCATE of design_1_system_cache_0_0_system_cache : entity is 0;
  attribute C_S12_AXI_GEN_FORCE_READ_BUFFER : integer;
  attribute C_S12_AXI_GEN_FORCE_READ_BUFFER of design_1_system_cache_0_0_system_cache : entity is 0;
  attribute C_S12_AXI_GEN_FORCE_WRITE_ALLOCATE : integer;
  attribute C_S12_AXI_GEN_FORCE_WRITE_ALLOCATE of design_1_system_cache_0_0_system_cache : entity is 0;
  attribute C_S12_AXI_GEN_FORCE_WRITE_BUFFER : integer;
  attribute C_S12_AXI_GEN_FORCE_WRITE_BUFFER of design_1_system_cache_0_0_system_cache : entity is 0;
  attribute C_S12_AXI_GEN_ID_WIDTH : integer;
  attribute C_S12_AXI_GEN_ID_WIDTH of design_1_system_cache_0_0_system_cache : entity is 1;
  attribute C_S12_AXI_GEN_PROHIBIT_READ_ALLOCATE : integer;
  attribute C_S12_AXI_GEN_PROHIBIT_READ_ALLOCATE of design_1_system_cache_0_0_system_cache : entity is 0;
  attribute C_S12_AXI_GEN_PROHIBIT_READ_BUFFER : integer;
  attribute C_S12_AXI_GEN_PROHIBIT_READ_BUFFER of design_1_system_cache_0_0_system_cache : entity is 0;
  attribute C_S12_AXI_GEN_PROHIBIT_WRITE_ALLOCATE : integer;
  attribute C_S12_AXI_GEN_PROHIBIT_WRITE_ALLOCATE of design_1_system_cache_0_0_system_cache : entity is 1;
  attribute C_S12_AXI_GEN_PROHIBIT_WRITE_BUFFER : integer;
  attribute C_S12_AXI_GEN_PROHIBIT_WRITE_BUFFER of design_1_system_cache_0_0_system_cache : entity is 0;
  attribute C_S12_AXI_GEN_SUPPORT_DIRTY : integer;
  attribute C_S12_AXI_GEN_SUPPORT_DIRTY of design_1_system_cache_0_0_system_cache : entity is 0;
  attribute C_S12_AXI_GEN_SUPPORT_UNIQUE : integer;
  attribute C_S12_AXI_GEN_SUPPORT_UNIQUE of design_1_system_cache_0_0_system_cache : entity is 0;
  attribute C_S12_AXI_ID_WIDTH : integer;
  attribute C_S12_AXI_ID_WIDTH of design_1_system_cache_0_0_system_cache : entity is 1;
  attribute C_S12_AXI_PROHIBIT_READ_ALLOCATE : integer;
  attribute C_S12_AXI_PROHIBIT_READ_ALLOCATE of design_1_system_cache_0_0_system_cache : entity is 0;
  attribute C_S12_AXI_PROHIBIT_READ_BUFFER : integer;
  attribute C_S12_AXI_PROHIBIT_READ_BUFFER of design_1_system_cache_0_0_system_cache : entity is 0;
  attribute C_S12_AXI_PROHIBIT_WRITE_ALLOCATE : integer;
  attribute C_S12_AXI_PROHIBIT_WRITE_ALLOCATE of design_1_system_cache_0_0_system_cache : entity is 1;
  attribute C_S12_AXI_PROHIBIT_WRITE_BUFFER : integer;
  attribute C_S12_AXI_PROHIBIT_WRITE_BUFFER of design_1_system_cache_0_0_system_cache : entity is 0;
  attribute C_S12_AXI_RRESP_WIDTH : integer;
  attribute C_S12_AXI_RRESP_WIDTH of design_1_system_cache_0_0_system_cache : entity is 2;
  attribute C_S12_AXI_SUPPORT_DIRTY : integer;
  attribute C_S12_AXI_SUPPORT_DIRTY of design_1_system_cache_0_0_system_cache : entity is 0;
  attribute C_S12_AXI_SUPPORT_UNIQUE : integer;
  attribute C_S12_AXI_SUPPORT_UNIQUE of design_1_system_cache_0_0_system_cache : entity is 0;
  attribute C_S13_AXI_ADDR_WIDTH : integer;
  attribute C_S13_AXI_ADDR_WIDTH of design_1_system_cache_0_0_system_cache : entity is 32;
  attribute C_S13_AXI_DATA_WIDTH : integer;
  attribute C_S13_AXI_DATA_WIDTH of design_1_system_cache_0_0_system_cache : entity is 32;
  attribute C_S13_AXI_FORCE_READ_ALLOCATE : integer;
  attribute C_S13_AXI_FORCE_READ_ALLOCATE of design_1_system_cache_0_0_system_cache : entity is 0;
  attribute C_S13_AXI_FORCE_READ_BUFFER : integer;
  attribute C_S13_AXI_FORCE_READ_BUFFER of design_1_system_cache_0_0_system_cache : entity is 0;
  attribute C_S13_AXI_FORCE_WRITE_ALLOCATE : integer;
  attribute C_S13_AXI_FORCE_WRITE_ALLOCATE of design_1_system_cache_0_0_system_cache : entity is 0;
  attribute C_S13_AXI_FORCE_WRITE_BUFFER : integer;
  attribute C_S13_AXI_FORCE_WRITE_BUFFER of design_1_system_cache_0_0_system_cache : entity is 0;
  attribute C_S13_AXI_GEN_ADDR_WIDTH : integer;
  attribute C_S13_AXI_GEN_ADDR_WIDTH of design_1_system_cache_0_0_system_cache : entity is 32;
  attribute C_S13_AXI_GEN_DATA_WIDTH : integer;
  attribute C_S13_AXI_GEN_DATA_WIDTH of design_1_system_cache_0_0_system_cache : entity is 32;
  attribute C_S13_AXI_GEN_FORCE_READ_ALLOCATE : integer;
  attribute C_S13_AXI_GEN_FORCE_READ_ALLOCATE of design_1_system_cache_0_0_system_cache : entity is 0;
  attribute C_S13_AXI_GEN_FORCE_READ_BUFFER : integer;
  attribute C_S13_AXI_GEN_FORCE_READ_BUFFER of design_1_system_cache_0_0_system_cache : entity is 0;
  attribute C_S13_AXI_GEN_FORCE_WRITE_ALLOCATE : integer;
  attribute C_S13_AXI_GEN_FORCE_WRITE_ALLOCATE of design_1_system_cache_0_0_system_cache : entity is 0;
  attribute C_S13_AXI_GEN_FORCE_WRITE_BUFFER : integer;
  attribute C_S13_AXI_GEN_FORCE_WRITE_BUFFER of design_1_system_cache_0_0_system_cache : entity is 0;
  attribute C_S13_AXI_GEN_ID_WIDTH : integer;
  attribute C_S13_AXI_GEN_ID_WIDTH of design_1_system_cache_0_0_system_cache : entity is 1;
  attribute C_S13_AXI_GEN_PROHIBIT_READ_ALLOCATE : integer;
  attribute C_S13_AXI_GEN_PROHIBIT_READ_ALLOCATE of design_1_system_cache_0_0_system_cache : entity is 0;
  attribute C_S13_AXI_GEN_PROHIBIT_READ_BUFFER : integer;
  attribute C_S13_AXI_GEN_PROHIBIT_READ_BUFFER of design_1_system_cache_0_0_system_cache : entity is 0;
  attribute C_S13_AXI_GEN_PROHIBIT_WRITE_ALLOCATE : integer;
  attribute C_S13_AXI_GEN_PROHIBIT_WRITE_ALLOCATE of design_1_system_cache_0_0_system_cache : entity is 1;
  attribute C_S13_AXI_GEN_PROHIBIT_WRITE_BUFFER : integer;
  attribute C_S13_AXI_GEN_PROHIBIT_WRITE_BUFFER of design_1_system_cache_0_0_system_cache : entity is 0;
  attribute C_S13_AXI_GEN_SUPPORT_DIRTY : integer;
  attribute C_S13_AXI_GEN_SUPPORT_DIRTY of design_1_system_cache_0_0_system_cache : entity is 0;
  attribute C_S13_AXI_GEN_SUPPORT_UNIQUE : integer;
  attribute C_S13_AXI_GEN_SUPPORT_UNIQUE of design_1_system_cache_0_0_system_cache : entity is 0;
  attribute C_S13_AXI_ID_WIDTH : integer;
  attribute C_S13_AXI_ID_WIDTH of design_1_system_cache_0_0_system_cache : entity is 1;
  attribute C_S13_AXI_PROHIBIT_READ_ALLOCATE : integer;
  attribute C_S13_AXI_PROHIBIT_READ_ALLOCATE of design_1_system_cache_0_0_system_cache : entity is 0;
  attribute C_S13_AXI_PROHIBIT_READ_BUFFER : integer;
  attribute C_S13_AXI_PROHIBIT_READ_BUFFER of design_1_system_cache_0_0_system_cache : entity is 0;
  attribute C_S13_AXI_PROHIBIT_WRITE_ALLOCATE : integer;
  attribute C_S13_AXI_PROHIBIT_WRITE_ALLOCATE of design_1_system_cache_0_0_system_cache : entity is 1;
  attribute C_S13_AXI_PROHIBIT_WRITE_BUFFER : integer;
  attribute C_S13_AXI_PROHIBIT_WRITE_BUFFER of design_1_system_cache_0_0_system_cache : entity is 0;
  attribute C_S13_AXI_RRESP_WIDTH : integer;
  attribute C_S13_AXI_RRESP_WIDTH of design_1_system_cache_0_0_system_cache : entity is 2;
  attribute C_S13_AXI_SUPPORT_DIRTY : integer;
  attribute C_S13_AXI_SUPPORT_DIRTY of design_1_system_cache_0_0_system_cache : entity is 0;
  attribute C_S13_AXI_SUPPORT_UNIQUE : integer;
  attribute C_S13_AXI_SUPPORT_UNIQUE of design_1_system_cache_0_0_system_cache : entity is 0;
  attribute C_S14_AXI_ADDR_WIDTH : integer;
  attribute C_S14_AXI_ADDR_WIDTH of design_1_system_cache_0_0_system_cache : entity is 32;
  attribute C_S14_AXI_DATA_WIDTH : integer;
  attribute C_S14_AXI_DATA_WIDTH of design_1_system_cache_0_0_system_cache : entity is 32;
  attribute C_S14_AXI_FORCE_READ_ALLOCATE : integer;
  attribute C_S14_AXI_FORCE_READ_ALLOCATE of design_1_system_cache_0_0_system_cache : entity is 0;
  attribute C_S14_AXI_FORCE_READ_BUFFER : integer;
  attribute C_S14_AXI_FORCE_READ_BUFFER of design_1_system_cache_0_0_system_cache : entity is 0;
  attribute C_S14_AXI_FORCE_WRITE_ALLOCATE : integer;
  attribute C_S14_AXI_FORCE_WRITE_ALLOCATE of design_1_system_cache_0_0_system_cache : entity is 0;
  attribute C_S14_AXI_FORCE_WRITE_BUFFER : integer;
  attribute C_S14_AXI_FORCE_WRITE_BUFFER of design_1_system_cache_0_0_system_cache : entity is 0;
  attribute C_S14_AXI_GEN_ADDR_WIDTH : integer;
  attribute C_S14_AXI_GEN_ADDR_WIDTH of design_1_system_cache_0_0_system_cache : entity is 32;
  attribute C_S14_AXI_GEN_DATA_WIDTH : integer;
  attribute C_S14_AXI_GEN_DATA_WIDTH of design_1_system_cache_0_0_system_cache : entity is 32;
  attribute C_S14_AXI_GEN_FORCE_READ_ALLOCATE : integer;
  attribute C_S14_AXI_GEN_FORCE_READ_ALLOCATE of design_1_system_cache_0_0_system_cache : entity is 0;
  attribute C_S14_AXI_GEN_FORCE_READ_BUFFER : integer;
  attribute C_S14_AXI_GEN_FORCE_READ_BUFFER of design_1_system_cache_0_0_system_cache : entity is 0;
  attribute C_S14_AXI_GEN_FORCE_WRITE_ALLOCATE : integer;
  attribute C_S14_AXI_GEN_FORCE_WRITE_ALLOCATE of design_1_system_cache_0_0_system_cache : entity is 0;
  attribute C_S14_AXI_GEN_FORCE_WRITE_BUFFER : integer;
  attribute C_S14_AXI_GEN_FORCE_WRITE_BUFFER of design_1_system_cache_0_0_system_cache : entity is 0;
  attribute C_S14_AXI_GEN_ID_WIDTH : integer;
  attribute C_S14_AXI_GEN_ID_WIDTH of design_1_system_cache_0_0_system_cache : entity is 1;
  attribute C_S14_AXI_GEN_PROHIBIT_READ_ALLOCATE : integer;
  attribute C_S14_AXI_GEN_PROHIBIT_READ_ALLOCATE of design_1_system_cache_0_0_system_cache : entity is 0;
  attribute C_S14_AXI_GEN_PROHIBIT_READ_BUFFER : integer;
  attribute C_S14_AXI_GEN_PROHIBIT_READ_BUFFER of design_1_system_cache_0_0_system_cache : entity is 0;
  attribute C_S14_AXI_GEN_PROHIBIT_WRITE_ALLOCATE : integer;
  attribute C_S14_AXI_GEN_PROHIBIT_WRITE_ALLOCATE of design_1_system_cache_0_0_system_cache : entity is 1;
  attribute C_S14_AXI_GEN_PROHIBIT_WRITE_BUFFER : integer;
  attribute C_S14_AXI_GEN_PROHIBIT_WRITE_BUFFER of design_1_system_cache_0_0_system_cache : entity is 0;
  attribute C_S14_AXI_GEN_SUPPORT_DIRTY : integer;
  attribute C_S14_AXI_GEN_SUPPORT_DIRTY of design_1_system_cache_0_0_system_cache : entity is 0;
  attribute C_S14_AXI_GEN_SUPPORT_UNIQUE : integer;
  attribute C_S14_AXI_GEN_SUPPORT_UNIQUE of design_1_system_cache_0_0_system_cache : entity is 0;
  attribute C_S14_AXI_ID_WIDTH : integer;
  attribute C_S14_AXI_ID_WIDTH of design_1_system_cache_0_0_system_cache : entity is 1;
  attribute C_S14_AXI_PROHIBIT_READ_ALLOCATE : integer;
  attribute C_S14_AXI_PROHIBIT_READ_ALLOCATE of design_1_system_cache_0_0_system_cache : entity is 0;
  attribute C_S14_AXI_PROHIBIT_READ_BUFFER : integer;
  attribute C_S14_AXI_PROHIBIT_READ_BUFFER of design_1_system_cache_0_0_system_cache : entity is 0;
  attribute C_S14_AXI_PROHIBIT_WRITE_ALLOCATE : integer;
  attribute C_S14_AXI_PROHIBIT_WRITE_ALLOCATE of design_1_system_cache_0_0_system_cache : entity is 1;
  attribute C_S14_AXI_PROHIBIT_WRITE_BUFFER : integer;
  attribute C_S14_AXI_PROHIBIT_WRITE_BUFFER of design_1_system_cache_0_0_system_cache : entity is 0;
  attribute C_S14_AXI_RRESP_WIDTH : integer;
  attribute C_S14_AXI_RRESP_WIDTH of design_1_system_cache_0_0_system_cache : entity is 2;
  attribute C_S14_AXI_SUPPORT_DIRTY : integer;
  attribute C_S14_AXI_SUPPORT_DIRTY of design_1_system_cache_0_0_system_cache : entity is 0;
  attribute C_S14_AXI_SUPPORT_UNIQUE : integer;
  attribute C_S14_AXI_SUPPORT_UNIQUE of design_1_system_cache_0_0_system_cache : entity is 0;
  attribute C_S15_AXI_ADDR_WIDTH : integer;
  attribute C_S15_AXI_ADDR_WIDTH of design_1_system_cache_0_0_system_cache : entity is 32;
  attribute C_S15_AXI_DATA_WIDTH : integer;
  attribute C_S15_AXI_DATA_WIDTH of design_1_system_cache_0_0_system_cache : entity is 32;
  attribute C_S15_AXI_FORCE_READ_ALLOCATE : integer;
  attribute C_S15_AXI_FORCE_READ_ALLOCATE of design_1_system_cache_0_0_system_cache : entity is 0;
  attribute C_S15_AXI_FORCE_READ_BUFFER : integer;
  attribute C_S15_AXI_FORCE_READ_BUFFER of design_1_system_cache_0_0_system_cache : entity is 0;
  attribute C_S15_AXI_FORCE_WRITE_ALLOCATE : integer;
  attribute C_S15_AXI_FORCE_WRITE_ALLOCATE of design_1_system_cache_0_0_system_cache : entity is 0;
  attribute C_S15_AXI_FORCE_WRITE_BUFFER : integer;
  attribute C_S15_AXI_FORCE_WRITE_BUFFER of design_1_system_cache_0_0_system_cache : entity is 0;
  attribute C_S15_AXI_GEN_ADDR_WIDTH : integer;
  attribute C_S15_AXI_GEN_ADDR_WIDTH of design_1_system_cache_0_0_system_cache : entity is 32;
  attribute C_S15_AXI_GEN_DATA_WIDTH : integer;
  attribute C_S15_AXI_GEN_DATA_WIDTH of design_1_system_cache_0_0_system_cache : entity is 32;
  attribute C_S15_AXI_GEN_FORCE_READ_ALLOCATE : integer;
  attribute C_S15_AXI_GEN_FORCE_READ_ALLOCATE of design_1_system_cache_0_0_system_cache : entity is 0;
  attribute C_S15_AXI_GEN_FORCE_READ_BUFFER : integer;
  attribute C_S15_AXI_GEN_FORCE_READ_BUFFER of design_1_system_cache_0_0_system_cache : entity is 0;
  attribute C_S15_AXI_GEN_FORCE_WRITE_ALLOCATE : integer;
  attribute C_S15_AXI_GEN_FORCE_WRITE_ALLOCATE of design_1_system_cache_0_0_system_cache : entity is 0;
  attribute C_S15_AXI_GEN_FORCE_WRITE_BUFFER : integer;
  attribute C_S15_AXI_GEN_FORCE_WRITE_BUFFER of design_1_system_cache_0_0_system_cache : entity is 0;
  attribute C_S15_AXI_GEN_ID_WIDTH : integer;
  attribute C_S15_AXI_GEN_ID_WIDTH of design_1_system_cache_0_0_system_cache : entity is 1;
  attribute C_S15_AXI_GEN_PROHIBIT_READ_ALLOCATE : integer;
  attribute C_S15_AXI_GEN_PROHIBIT_READ_ALLOCATE of design_1_system_cache_0_0_system_cache : entity is 0;
  attribute C_S15_AXI_GEN_PROHIBIT_READ_BUFFER : integer;
  attribute C_S15_AXI_GEN_PROHIBIT_READ_BUFFER of design_1_system_cache_0_0_system_cache : entity is 0;
  attribute C_S15_AXI_GEN_PROHIBIT_WRITE_ALLOCATE : integer;
  attribute C_S15_AXI_GEN_PROHIBIT_WRITE_ALLOCATE of design_1_system_cache_0_0_system_cache : entity is 1;
  attribute C_S15_AXI_GEN_PROHIBIT_WRITE_BUFFER : integer;
  attribute C_S15_AXI_GEN_PROHIBIT_WRITE_BUFFER of design_1_system_cache_0_0_system_cache : entity is 0;
  attribute C_S15_AXI_GEN_SUPPORT_DIRTY : integer;
  attribute C_S15_AXI_GEN_SUPPORT_DIRTY of design_1_system_cache_0_0_system_cache : entity is 0;
  attribute C_S15_AXI_GEN_SUPPORT_UNIQUE : integer;
  attribute C_S15_AXI_GEN_SUPPORT_UNIQUE of design_1_system_cache_0_0_system_cache : entity is 0;
  attribute C_S15_AXI_ID_WIDTH : integer;
  attribute C_S15_AXI_ID_WIDTH of design_1_system_cache_0_0_system_cache : entity is 1;
  attribute C_S15_AXI_PROHIBIT_READ_ALLOCATE : integer;
  attribute C_S15_AXI_PROHIBIT_READ_ALLOCATE of design_1_system_cache_0_0_system_cache : entity is 0;
  attribute C_S15_AXI_PROHIBIT_READ_BUFFER : integer;
  attribute C_S15_AXI_PROHIBIT_READ_BUFFER of design_1_system_cache_0_0_system_cache : entity is 0;
  attribute C_S15_AXI_PROHIBIT_WRITE_ALLOCATE : integer;
  attribute C_S15_AXI_PROHIBIT_WRITE_ALLOCATE of design_1_system_cache_0_0_system_cache : entity is 1;
  attribute C_S15_AXI_PROHIBIT_WRITE_BUFFER : integer;
  attribute C_S15_AXI_PROHIBIT_WRITE_BUFFER of design_1_system_cache_0_0_system_cache : entity is 0;
  attribute C_S15_AXI_RRESP_WIDTH : integer;
  attribute C_S15_AXI_RRESP_WIDTH of design_1_system_cache_0_0_system_cache : entity is 2;
  attribute C_S15_AXI_SUPPORT_DIRTY : integer;
  attribute C_S15_AXI_SUPPORT_DIRTY of design_1_system_cache_0_0_system_cache : entity is 0;
  attribute C_S15_AXI_SUPPORT_UNIQUE : integer;
  attribute C_S15_AXI_SUPPORT_UNIQUE of design_1_system_cache_0_0_system_cache : entity is 0;
  attribute C_S1_AXI_ADDR_WIDTH : integer;
  attribute C_S1_AXI_ADDR_WIDTH of design_1_system_cache_0_0_system_cache : entity is 32;
  attribute C_S1_AXI_DATA_WIDTH : integer;
  attribute C_S1_AXI_DATA_WIDTH of design_1_system_cache_0_0_system_cache : entity is 32;
  attribute C_S1_AXI_FORCE_READ_ALLOCATE : integer;
  attribute C_S1_AXI_FORCE_READ_ALLOCATE of design_1_system_cache_0_0_system_cache : entity is 0;
  attribute C_S1_AXI_FORCE_READ_BUFFER : integer;
  attribute C_S1_AXI_FORCE_READ_BUFFER of design_1_system_cache_0_0_system_cache : entity is 0;
  attribute C_S1_AXI_FORCE_WRITE_ALLOCATE : integer;
  attribute C_S1_AXI_FORCE_WRITE_ALLOCATE of design_1_system_cache_0_0_system_cache : entity is 0;
  attribute C_S1_AXI_FORCE_WRITE_BUFFER : integer;
  attribute C_S1_AXI_FORCE_WRITE_BUFFER of design_1_system_cache_0_0_system_cache : entity is 0;
  attribute C_S1_AXI_GEN_ADDR_WIDTH : integer;
  attribute C_S1_AXI_GEN_ADDR_WIDTH of design_1_system_cache_0_0_system_cache : entity is 32;
  attribute C_S1_AXI_GEN_DATA_WIDTH : integer;
  attribute C_S1_AXI_GEN_DATA_WIDTH of design_1_system_cache_0_0_system_cache : entity is 32;
  attribute C_S1_AXI_GEN_FORCE_READ_ALLOCATE : integer;
  attribute C_S1_AXI_GEN_FORCE_READ_ALLOCATE of design_1_system_cache_0_0_system_cache : entity is 0;
  attribute C_S1_AXI_GEN_FORCE_READ_BUFFER : integer;
  attribute C_S1_AXI_GEN_FORCE_READ_BUFFER of design_1_system_cache_0_0_system_cache : entity is 0;
  attribute C_S1_AXI_GEN_FORCE_WRITE_ALLOCATE : integer;
  attribute C_S1_AXI_GEN_FORCE_WRITE_ALLOCATE of design_1_system_cache_0_0_system_cache : entity is 0;
  attribute C_S1_AXI_GEN_FORCE_WRITE_BUFFER : integer;
  attribute C_S1_AXI_GEN_FORCE_WRITE_BUFFER of design_1_system_cache_0_0_system_cache : entity is 0;
  attribute C_S1_AXI_GEN_ID_WIDTH : integer;
  attribute C_S1_AXI_GEN_ID_WIDTH of design_1_system_cache_0_0_system_cache : entity is 1;
  attribute C_S1_AXI_GEN_PROHIBIT_READ_ALLOCATE : integer;
  attribute C_S1_AXI_GEN_PROHIBIT_READ_ALLOCATE of design_1_system_cache_0_0_system_cache : entity is 0;
  attribute C_S1_AXI_GEN_PROHIBIT_READ_BUFFER : integer;
  attribute C_S1_AXI_GEN_PROHIBIT_READ_BUFFER of design_1_system_cache_0_0_system_cache : entity is 0;
  attribute C_S1_AXI_GEN_PROHIBIT_WRITE_ALLOCATE : integer;
  attribute C_S1_AXI_GEN_PROHIBIT_WRITE_ALLOCATE of design_1_system_cache_0_0_system_cache : entity is 1;
  attribute C_S1_AXI_GEN_PROHIBIT_WRITE_BUFFER : integer;
  attribute C_S1_AXI_GEN_PROHIBIT_WRITE_BUFFER of design_1_system_cache_0_0_system_cache : entity is 0;
  attribute C_S1_AXI_GEN_SUPPORT_DIRTY : integer;
  attribute C_S1_AXI_GEN_SUPPORT_DIRTY of design_1_system_cache_0_0_system_cache : entity is 0;
  attribute C_S1_AXI_GEN_SUPPORT_UNIQUE : integer;
  attribute C_S1_AXI_GEN_SUPPORT_UNIQUE of design_1_system_cache_0_0_system_cache : entity is 0;
  attribute C_S1_AXI_ID_WIDTH : integer;
  attribute C_S1_AXI_ID_WIDTH of design_1_system_cache_0_0_system_cache : entity is 1;
  attribute C_S1_AXI_PROHIBIT_READ_ALLOCATE : integer;
  attribute C_S1_AXI_PROHIBIT_READ_ALLOCATE of design_1_system_cache_0_0_system_cache : entity is 0;
  attribute C_S1_AXI_PROHIBIT_READ_BUFFER : integer;
  attribute C_S1_AXI_PROHIBIT_READ_BUFFER of design_1_system_cache_0_0_system_cache : entity is 0;
  attribute C_S1_AXI_PROHIBIT_WRITE_ALLOCATE : integer;
  attribute C_S1_AXI_PROHIBIT_WRITE_ALLOCATE of design_1_system_cache_0_0_system_cache : entity is 1;
  attribute C_S1_AXI_PROHIBIT_WRITE_BUFFER : integer;
  attribute C_S1_AXI_PROHIBIT_WRITE_BUFFER of design_1_system_cache_0_0_system_cache : entity is 0;
  attribute C_S1_AXI_RRESP_WIDTH : integer;
  attribute C_S1_AXI_RRESP_WIDTH of design_1_system_cache_0_0_system_cache : entity is 2;
  attribute C_S1_AXI_SUPPORT_DIRTY : integer;
  attribute C_S1_AXI_SUPPORT_DIRTY of design_1_system_cache_0_0_system_cache : entity is 0;
  attribute C_S1_AXI_SUPPORT_UNIQUE : integer;
  attribute C_S1_AXI_SUPPORT_UNIQUE of design_1_system_cache_0_0_system_cache : entity is 0;
  attribute C_S2_AXI_ADDR_WIDTH : integer;
  attribute C_S2_AXI_ADDR_WIDTH of design_1_system_cache_0_0_system_cache : entity is 32;
  attribute C_S2_AXI_DATA_WIDTH : integer;
  attribute C_S2_AXI_DATA_WIDTH of design_1_system_cache_0_0_system_cache : entity is 32;
  attribute C_S2_AXI_FORCE_READ_ALLOCATE : integer;
  attribute C_S2_AXI_FORCE_READ_ALLOCATE of design_1_system_cache_0_0_system_cache : entity is 0;
  attribute C_S2_AXI_FORCE_READ_BUFFER : integer;
  attribute C_S2_AXI_FORCE_READ_BUFFER of design_1_system_cache_0_0_system_cache : entity is 0;
  attribute C_S2_AXI_FORCE_WRITE_ALLOCATE : integer;
  attribute C_S2_AXI_FORCE_WRITE_ALLOCATE of design_1_system_cache_0_0_system_cache : entity is 0;
  attribute C_S2_AXI_FORCE_WRITE_BUFFER : integer;
  attribute C_S2_AXI_FORCE_WRITE_BUFFER of design_1_system_cache_0_0_system_cache : entity is 0;
  attribute C_S2_AXI_GEN_ADDR_WIDTH : integer;
  attribute C_S2_AXI_GEN_ADDR_WIDTH of design_1_system_cache_0_0_system_cache : entity is 32;
  attribute C_S2_AXI_GEN_DATA_WIDTH : integer;
  attribute C_S2_AXI_GEN_DATA_WIDTH of design_1_system_cache_0_0_system_cache : entity is 32;
  attribute C_S2_AXI_GEN_FORCE_READ_ALLOCATE : integer;
  attribute C_S2_AXI_GEN_FORCE_READ_ALLOCATE of design_1_system_cache_0_0_system_cache : entity is 0;
  attribute C_S2_AXI_GEN_FORCE_READ_BUFFER : integer;
  attribute C_S2_AXI_GEN_FORCE_READ_BUFFER of design_1_system_cache_0_0_system_cache : entity is 0;
  attribute C_S2_AXI_GEN_FORCE_WRITE_ALLOCATE : integer;
  attribute C_S2_AXI_GEN_FORCE_WRITE_ALLOCATE of design_1_system_cache_0_0_system_cache : entity is 0;
  attribute C_S2_AXI_GEN_FORCE_WRITE_BUFFER : integer;
  attribute C_S2_AXI_GEN_FORCE_WRITE_BUFFER of design_1_system_cache_0_0_system_cache : entity is 0;
  attribute C_S2_AXI_GEN_ID_WIDTH : integer;
  attribute C_S2_AXI_GEN_ID_WIDTH of design_1_system_cache_0_0_system_cache : entity is 1;
  attribute C_S2_AXI_GEN_PROHIBIT_READ_ALLOCATE : integer;
  attribute C_S2_AXI_GEN_PROHIBIT_READ_ALLOCATE of design_1_system_cache_0_0_system_cache : entity is 0;
  attribute C_S2_AXI_GEN_PROHIBIT_READ_BUFFER : integer;
  attribute C_S2_AXI_GEN_PROHIBIT_READ_BUFFER of design_1_system_cache_0_0_system_cache : entity is 0;
  attribute C_S2_AXI_GEN_PROHIBIT_WRITE_ALLOCATE : integer;
  attribute C_S2_AXI_GEN_PROHIBIT_WRITE_ALLOCATE of design_1_system_cache_0_0_system_cache : entity is 1;
  attribute C_S2_AXI_GEN_PROHIBIT_WRITE_BUFFER : integer;
  attribute C_S2_AXI_GEN_PROHIBIT_WRITE_BUFFER of design_1_system_cache_0_0_system_cache : entity is 0;
  attribute C_S2_AXI_GEN_SUPPORT_DIRTY : integer;
  attribute C_S2_AXI_GEN_SUPPORT_DIRTY of design_1_system_cache_0_0_system_cache : entity is 0;
  attribute C_S2_AXI_GEN_SUPPORT_UNIQUE : integer;
  attribute C_S2_AXI_GEN_SUPPORT_UNIQUE of design_1_system_cache_0_0_system_cache : entity is 0;
  attribute C_S2_AXI_ID_WIDTH : integer;
  attribute C_S2_AXI_ID_WIDTH of design_1_system_cache_0_0_system_cache : entity is 1;
  attribute C_S2_AXI_PROHIBIT_READ_ALLOCATE : integer;
  attribute C_S2_AXI_PROHIBIT_READ_ALLOCATE of design_1_system_cache_0_0_system_cache : entity is 0;
  attribute C_S2_AXI_PROHIBIT_READ_BUFFER : integer;
  attribute C_S2_AXI_PROHIBIT_READ_BUFFER of design_1_system_cache_0_0_system_cache : entity is 0;
  attribute C_S2_AXI_PROHIBIT_WRITE_ALLOCATE : integer;
  attribute C_S2_AXI_PROHIBIT_WRITE_ALLOCATE of design_1_system_cache_0_0_system_cache : entity is 1;
  attribute C_S2_AXI_PROHIBIT_WRITE_BUFFER : integer;
  attribute C_S2_AXI_PROHIBIT_WRITE_BUFFER of design_1_system_cache_0_0_system_cache : entity is 0;
  attribute C_S2_AXI_RRESP_WIDTH : integer;
  attribute C_S2_AXI_RRESP_WIDTH of design_1_system_cache_0_0_system_cache : entity is 2;
  attribute C_S2_AXI_SUPPORT_DIRTY : integer;
  attribute C_S2_AXI_SUPPORT_DIRTY of design_1_system_cache_0_0_system_cache : entity is 0;
  attribute C_S2_AXI_SUPPORT_UNIQUE : integer;
  attribute C_S2_AXI_SUPPORT_UNIQUE of design_1_system_cache_0_0_system_cache : entity is 0;
  attribute C_S3_AXI_ADDR_WIDTH : integer;
  attribute C_S3_AXI_ADDR_WIDTH of design_1_system_cache_0_0_system_cache : entity is 32;
  attribute C_S3_AXI_DATA_WIDTH : integer;
  attribute C_S3_AXI_DATA_WIDTH of design_1_system_cache_0_0_system_cache : entity is 32;
  attribute C_S3_AXI_FORCE_READ_ALLOCATE : integer;
  attribute C_S3_AXI_FORCE_READ_ALLOCATE of design_1_system_cache_0_0_system_cache : entity is 0;
  attribute C_S3_AXI_FORCE_READ_BUFFER : integer;
  attribute C_S3_AXI_FORCE_READ_BUFFER of design_1_system_cache_0_0_system_cache : entity is 0;
  attribute C_S3_AXI_FORCE_WRITE_ALLOCATE : integer;
  attribute C_S3_AXI_FORCE_WRITE_ALLOCATE of design_1_system_cache_0_0_system_cache : entity is 0;
  attribute C_S3_AXI_FORCE_WRITE_BUFFER : integer;
  attribute C_S3_AXI_FORCE_WRITE_BUFFER of design_1_system_cache_0_0_system_cache : entity is 0;
  attribute C_S3_AXI_GEN_ADDR_WIDTH : integer;
  attribute C_S3_AXI_GEN_ADDR_WIDTH of design_1_system_cache_0_0_system_cache : entity is 32;
  attribute C_S3_AXI_GEN_DATA_WIDTH : integer;
  attribute C_S3_AXI_GEN_DATA_WIDTH of design_1_system_cache_0_0_system_cache : entity is 32;
  attribute C_S3_AXI_GEN_FORCE_READ_ALLOCATE : integer;
  attribute C_S3_AXI_GEN_FORCE_READ_ALLOCATE of design_1_system_cache_0_0_system_cache : entity is 0;
  attribute C_S3_AXI_GEN_FORCE_READ_BUFFER : integer;
  attribute C_S3_AXI_GEN_FORCE_READ_BUFFER of design_1_system_cache_0_0_system_cache : entity is 0;
  attribute C_S3_AXI_GEN_FORCE_WRITE_ALLOCATE : integer;
  attribute C_S3_AXI_GEN_FORCE_WRITE_ALLOCATE of design_1_system_cache_0_0_system_cache : entity is 0;
  attribute C_S3_AXI_GEN_FORCE_WRITE_BUFFER : integer;
  attribute C_S3_AXI_GEN_FORCE_WRITE_BUFFER of design_1_system_cache_0_0_system_cache : entity is 0;
  attribute C_S3_AXI_GEN_ID_WIDTH : integer;
  attribute C_S3_AXI_GEN_ID_WIDTH of design_1_system_cache_0_0_system_cache : entity is 1;
  attribute C_S3_AXI_GEN_PROHIBIT_READ_ALLOCATE : integer;
  attribute C_S3_AXI_GEN_PROHIBIT_READ_ALLOCATE of design_1_system_cache_0_0_system_cache : entity is 0;
  attribute C_S3_AXI_GEN_PROHIBIT_READ_BUFFER : integer;
  attribute C_S3_AXI_GEN_PROHIBIT_READ_BUFFER of design_1_system_cache_0_0_system_cache : entity is 0;
  attribute C_S3_AXI_GEN_PROHIBIT_WRITE_ALLOCATE : integer;
  attribute C_S3_AXI_GEN_PROHIBIT_WRITE_ALLOCATE of design_1_system_cache_0_0_system_cache : entity is 1;
  attribute C_S3_AXI_GEN_PROHIBIT_WRITE_BUFFER : integer;
  attribute C_S3_AXI_GEN_PROHIBIT_WRITE_BUFFER of design_1_system_cache_0_0_system_cache : entity is 0;
  attribute C_S3_AXI_GEN_SUPPORT_DIRTY : integer;
  attribute C_S3_AXI_GEN_SUPPORT_DIRTY of design_1_system_cache_0_0_system_cache : entity is 0;
  attribute C_S3_AXI_GEN_SUPPORT_UNIQUE : integer;
  attribute C_S3_AXI_GEN_SUPPORT_UNIQUE of design_1_system_cache_0_0_system_cache : entity is 0;
  attribute C_S3_AXI_ID_WIDTH : integer;
  attribute C_S3_AXI_ID_WIDTH of design_1_system_cache_0_0_system_cache : entity is 1;
  attribute C_S3_AXI_PROHIBIT_READ_ALLOCATE : integer;
  attribute C_S3_AXI_PROHIBIT_READ_ALLOCATE of design_1_system_cache_0_0_system_cache : entity is 0;
  attribute C_S3_AXI_PROHIBIT_READ_BUFFER : integer;
  attribute C_S3_AXI_PROHIBIT_READ_BUFFER of design_1_system_cache_0_0_system_cache : entity is 0;
  attribute C_S3_AXI_PROHIBIT_WRITE_ALLOCATE : integer;
  attribute C_S3_AXI_PROHIBIT_WRITE_ALLOCATE of design_1_system_cache_0_0_system_cache : entity is 1;
  attribute C_S3_AXI_PROHIBIT_WRITE_BUFFER : integer;
  attribute C_S3_AXI_PROHIBIT_WRITE_BUFFER of design_1_system_cache_0_0_system_cache : entity is 0;
  attribute C_S3_AXI_RRESP_WIDTH : integer;
  attribute C_S3_AXI_RRESP_WIDTH of design_1_system_cache_0_0_system_cache : entity is 2;
  attribute C_S3_AXI_SUPPORT_DIRTY : integer;
  attribute C_S3_AXI_SUPPORT_DIRTY of design_1_system_cache_0_0_system_cache : entity is 0;
  attribute C_S3_AXI_SUPPORT_UNIQUE : integer;
  attribute C_S3_AXI_SUPPORT_UNIQUE of design_1_system_cache_0_0_system_cache : entity is 0;
  attribute C_S4_AXI_ADDR_WIDTH : integer;
  attribute C_S4_AXI_ADDR_WIDTH of design_1_system_cache_0_0_system_cache : entity is 32;
  attribute C_S4_AXI_DATA_WIDTH : integer;
  attribute C_S4_AXI_DATA_WIDTH of design_1_system_cache_0_0_system_cache : entity is 32;
  attribute C_S4_AXI_FORCE_READ_ALLOCATE : integer;
  attribute C_S4_AXI_FORCE_READ_ALLOCATE of design_1_system_cache_0_0_system_cache : entity is 0;
  attribute C_S4_AXI_FORCE_READ_BUFFER : integer;
  attribute C_S4_AXI_FORCE_READ_BUFFER of design_1_system_cache_0_0_system_cache : entity is 0;
  attribute C_S4_AXI_FORCE_WRITE_ALLOCATE : integer;
  attribute C_S4_AXI_FORCE_WRITE_ALLOCATE of design_1_system_cache_0_0_system_cache : entity is 0;
  attribute C_S4_AXI_FORCE_WRITE_BUFFER : integer;
  attribute C_S4_AXI_FORCE_WRITE_BUFFER of design_1_system_cache_0_0_system_cache : entity is 0;
  attribute C_S4_AXI_GEN_ADDR_WIDTH : integer;
  attribute C_S4_AXI_GEN_ADDR_WIDTH of design_1_system_cache_0_0_system_cache : entity is 32;
  attribute C_S4_AXI_GEN_DATA_WIDTH : integer;
  attribute C_S4_AXI_GEN_DATA_WIDTH of design_1_system_cache_0_0_system_cache : entity is 32;
  attribute C_S4_AXI_GEN_FORCE_READ_ALLOCATE : integer;
  attribute C_S4_AXI_GEN_FORCE_READ_ALLOCATE of design_1_system_cache_0_0_system_cache : entity is 0;
  attribute C_S4_AXI_GEN_FORCE_READ_BUFFER : integer;
  attribute C_S4_AXI_GEN_FORCE_READ_BUFFER of design_1_system_cache_0_0_system_cache : entity is 0;
  attribute C_S4_AXI_GEN_FORCE_WRITE_ALLOCATE : integer;
  attribute C_S4_AXI_GEN_FORCE_WRITE_ALLOCATE of design_1_system_cache_0_0_system_cache : entity is 0;
  attribute C_S4_AXI_GEN_FORCE_WRITE_BUFFER : integer;
  attribute C_S4_AXI_GEN_FORCE_WRITE_BUFFER of design_1_system_cache_0_0_system_cache : entity is 0;
  attribute C_S4_AXI_GEN_ID_WIDTH : integer;
  attribute C_S4_AXI_GEN_ID_WIDTH of design_1_system_cache_0_0_system_cache : entity is 1;
  attribute C_S4_AXI_GEN_PROHIBIT_READ_ALLOCATE : integer;
  attribute C_S4_AXI_GEN_PROHIBIT_READ_ALLOCATE of design_1_system_cache_0_0_system_cache : entity is 0;
  attribute C_S4_AXI_GEN_PROHIBIT_READ_BUFFER : integer;
  attribute C_S4_AXI_GEN_PROHIBIT_READ_BUFFER of design_1_system_cache_0_0_system_cache : entity is 0;
  attribute C_S4_AXI_GEN_PROHIBIT_WRITE_ALLOCATE : integer;
  attribute C_S4_AXI_GEN_PROHIBIT_WRITE_ALLOCATE of design_1_system_cache_0_0_system_cache : entity is 1;
  attribute C_S4_AXI_GEN_PROHIBIT_WRITE_BUFFER : integer;
  attribute C_S4_AXI_GEN_PROHIBIT_WRITE_BUFFER of design_1_system_cache_0_0_system_cache : entity is 0;
  attribute C_S4_AXI_GEN_SUPPORT_DIRTY : integer;
  attribute C_S4_AXI_GEN_SUPPORT_DIRTY of design_1_system_cache_0_0_system_cache : entity is 0;
  attribute C_S4_AXI_GEN_SUPPORT_UNIQUE : integer;
  attribute C_S4_AXI_GEN_SUPPORT_UNIQUE of design_1_system_cache_0_0_system_cache : entity is 0;
  attribute C_S4_AXI_ID_WIDTH : integer;
  attribute C_S4_AXI_ID_WIDTH of design_1_system_cache_0_0_system_cache : entity is 1;
  attribute C_S4_AXI_PROHIBIT_READ_ALLOCATE : integer;
  attribute C_S4_AXI_PROHIBIT_READ_ALLOCATE of design_1_system_cache_0_0_system_cache : entity is 0;
  attribute C_S4_AXI_PROHIBIT_READ_BUFFER : integer;
  attribute C_S4_AXI_PROHIBIT_READ_BUFFER of design_1_system_cache_0_0_system_cache : entity is 0;
  attribute C_S4_AXI_PROHIBIT_WRITE_ALLOCATE : integer;
  attribute C_S4_AXI_PROHIBIT_WRITE_ALLOCATE of design_1_system_cache_0_0_system_cache : entity is 1;
  attribute C_S4_AXI_PROHIBIT_WRITE_BUFFER : integer;
  attribute C_S4_AXI_PROHIBIT_WRITE_BUFFER of design_1_system_cache_0_0_system_cache : entity is 0;
  attribute C_S4_AXI_RRESP_WIDTH : integer;
  attribute C_S4_AXI_RRESP_WIDTH of design_1_system_cache_0_0_system_cache : entity is 2;
  attribute C_S4_AXI_SUPPORT_DIRTY : integer;
  attribute C_S4_AXI_SUPPORT_DIRTY of design_1_system_cache_0_0_system_cache : entity is 0;
  attribute C_S4_AXI_SUPPORT_UNIQUE : integer;
  attribute C_S4_AXI_SUPPORT_UNIQUE of design_1_system_cache_0_0_system_cache : entity is 0;
  attribute C_S5_AXI_ADDR_WIDTH : integer;
  attribute C_S5_AXI_ADDR_WIDTH of design_1_system_cache_0_0_system_cache : entity is 32;
  attribute C_S5_AXI_DATA_WIDTH : integer;
  attribute C_S5_AXI_DATA_WIDTH of design_1_system_cache_0_0_system_cache : entity is 32;
  attribute C_S5_AXI_FORCE_READ_ALLOCATE : integer;
  attribute C_S5_AXI_FORCE_READ_ALLOCATE of design_1_system_cache_0_0_system_cache : entity is 0;
  attribute C_S5_AXI_FORCE_READ_BUFFER : integer;
  attribute C_S5_AXI_FORCE_READ_BUFFER of design_1_system_cache_0_0_system_cache : entity is 0;
  attribute C_S5_AXI_FORCE_WRITE_ALLOCATE : integer;
  attribute C_S5_AXI_FORCE_WRITE_ALLOCATE of design_1_system_cache_0_0_system_cache : entity is 0;
  attribute C_S5_AXI_FORCE_WRITE_BUFFER : integer;
  attribute C_S5_AXI_FORCE_WRITE_BUFFER of design_1_system_cache_0_0_system_cache : entity is 0;
  attribute C_S5_AXI_GEN_ADDR_WIDTH : integer;
  attribute C_S5_AXI_GEN_ADDR_WIDTH of design_1_system_cache_0_0_system_cache : entity is 32;
  attribute C_S5_AXI_GEN_DATA_WIDTH : integer;
  attribute C_S5_AXI_GEN_DATA_WIDTH of design_1_system_cache_0_0_system_cache : entity is 32;
  attribute C_S5_AXI_GEN_FORCE_READ_ALLOCATE : integer;
  attribute C_S5_AXI_GEN_FORCE_READ_ALLOCATE of design_1_system_cache_0_0_system_cache : entity is 0;
  attribute C_S5_AXI_GEN_FORCE_READ_BUFFER : integer;
  attribute C_S5_AXI_GEN_FORCE_READ_BUFFER of design_1_system_cache_0_0_system_cache : entity is 0;
  attribute C_S5_AXI_GEN_FORCE_WRITE_ALLOCATE : integer;
  attribute C_S5_AXI_GEN_FORCE_WRITE_ALLOCATE of design_1_system_cache_0_0_system_cache : entity is 0;
  attribute C_S5_AXI_GEN_FORCE_WRITE_BUFFER : integer;
  attribute C_S5_AXI_GEN_FORCE_WRITE_BUFFER of design_1_system_cache_0_0_system_cache : entity is 0;
  attribute C_S5_AXI_GEN_ID_WIDTH : integer;
  attribute C_S5_AXI_GEN_ID_WIDTH of design_1_system_cache_0_0_system_cache : entity is 1;
  attribute C_S5_AXI_GEN_PROHIBIT_READ_ALLOCATE : integer;
  attribute C_S5_AXI_GEN_PROHIBIT_READ_ALLOCATE of design_1_system_cache_0_0_system_cache : entity is 0;
  attribute C_S5_AXI_GEN_PROHIBIT_READ_BUFFER : integer;
  attribute C_S5_AXI_GEN_PROHIBIT_READ_BUFFER of design_1_system_cache_0_0_system_cache : entity is 0;
  attribute C_S5_AXI_GEN_PROHIBIT_WRITE_ALLOCATE : integer;
  attribute C_S5_AXI_GEN_PROHIBIT_WRITE_ALLOCATE of design_1_system_cache_0_0_system_cache : entity is 1;
  attribute C_S5_AXI_GEN_PROHIBIT_WRITE_BUFFER : integer;
  attribute C_S5_AXI_GEN_PROHIBIT_WRITE_BUFFER of design_1_system_cache_0_0_system_cache : entity is 0;
  attribute C_S5_AXI_GEN_SUPPORT_DIRTY : integer;
  attribute C_S5_AXI_GEN_SUPPORT_DIRTY of design_1_system_cache_0_0_system_cache : entity is 0;
  attribute C_S5_AXI_GEN_SUPPORT_UNIQUE : integer;
  attribute C_S5_AXI_GEN_SUPPORT_UNIQUE of design_1_system_cache_0_0_system_cache : entity is 0;
  attribute C_S5_AXI_ID_WIDTH : integer;
  attribute C_S5_AXI_ID_WIDTH of design_1_system_cache_0_0_system_cache : entity is 1;
  attribute C_S5_AXI_PROHIBIT_READ_ALLOCATE : integer;
  attribute C_S5_AXI_PROHIBIT_READ_ALLOCATE of design_1_system_cache_0_0_system_cache : entity is 0;
  attribute C_S5_AXI_PROHIBIT_READ_BUFFER : integer;
  attribute C_S5_AXI_PROHIBIT_READ_BUFFER of design_1_system_cache_0_0_system_cache : entity is 0;
  attribute C_S5_AXI_PROHIBIT_WRITE_ALLOCATE : integer;
  attribute C_S5_AXI_PROHIBIT_WRITE_ALLOCATE of design_1_system_cache_0_0_system_cache : entity is 1;
  attribute C_S5_AXI_PROHIBIT_WRITE_BUFFER : integer;
  attribute C_S5_AXI_PROHIBIT_WRITE_BUFFER of design_1_system_cache_0_0_system_cache : entity is 0;
  attribute C_S5_AXI_RRESP_WIDTH : integer;
  attribute C_S5_AXI_RRESP_WIDTH of design_1_system_cache_0_0_system_cache : entity is 2;
  attribute C_S5_AXI_SUPPORT_DIRTY : integer;
  attribute C_S5_AXI_SUPPORT_DIRTY of design_1_system_cache_0_0_system_cache : entity is 0;
  attribute C_S5_AXI_SUPPORT_UNIQUE : integer;
  attribute C_S5_AXI_SUPPORT_UNIQUE of design_1_system_cache_0_0_system_cache : entity is 0;
  attribute C_S6_AXI_ADDR_WIDTH : integer;
  attribute C_S6_AXI_ADDR_WIDTH of design_1_system_cache_0_0_system_cache : entity is 32;
  attribute C_S6_AXI_DATA_WIDTH : integer;
  attribute C_S6_AXI_DATA_WIDTH of design_1_system_cache_0_0_system_cache : entity is 32;
  attribute C_S6_AXI_FORCE_READ_ALLOCATE : integer;
  attribute C_S6_AXI_FORCE_READ_ALLOCATE of design_1_system_cache_0_0_system_cache : entity is 0;
  attribute C_S6_AXI_FORCE_READ_BUFFER : integer;
  attribute C_S6_AXI_FORCE_READ_BUFFER of design_1_system_cache_0_0_system_cache : entity is 0;
  attribute C_S6_AXI_FORCE_WRITE_ALLOCATE : integer;
  attribute C_S6_AXI_FORCE_WRITE_ALLOCATE of design_1_system_cache_0_0_system_cache : entity is 0;
  attribute C_S6_AXI_FORCE_WRITE_BUFFER : integer;
  attribute C_S6_AXI_FORCE_WRITE_BUFFER of design_1_system_cache_0_0_system_cache : entity is 0;
  attribute C_S6_AXI_GEN_ADDR_WIDTH : integer;
  attribute C_S6_AXI_GEN_ADDR_WIDTH of design_1_system_cache_0_0_system_cache : entity is 32;
  attribute C_S6_AXI_GEN_DATA_WIDTH : integer;
  attribute C_S6_AXI_GEN_DATA_WIDTH of design_1_system_cache_0_0_system_cache : entity is 32;
  attribute C_S6_AXI_GEN_FORCE_READ_ALLOCATE : integer;
  attribute C_S6_AXI_GEN_FORCE_READ_ALLOCATE of design_1_system_cache_0_0_system_cache : entity is 0;
  attribute C_S6_AXI_GEN_FORCE_READ_BUFFER : integer;
  attribute C_S6_AXI_GEN_FORCE_READ_BUFFER of design_1_system_cache_0_0_system_cache : entity is 0;
  attribute C_S6_AXI_GEN_FORCE_WRITE_ALLOCATE : integer;
  attribute C_S6_AXI_GEN_FORCE_WRITE_ALLOCATE of design_1_system_cache_0_0_system_cache : entity is 0;
  attribute C_S6_AXI_GEN_FORCE_WRITE_BUFFER : integer;
  attribute C_S6_AXI_GEN_FORCE_WRITE_BUFFER of design_1_system_cache_0_0_system_cache : entity is 0;
  attribute C_S6_AXI_GEN_ID_WIDTH : integer;
  attribute C_S6_AXI_GEN_ID_WIDTH of design_1_system_cache_0_0_system_cache : entity is 1;
  attribute C_S6_AXI_GEN_PROHIBIT_READ_ALLOCATE : integer;
  attribute C_S6_AXI_GEN_PROHIBIT_READ_ALLOCATE of design_1_system_cache_0_0_system_cache : entity is 0;
  attribute C_S6_AXI_GEN_PROHIBIT_READ_BUFFER : integer;
  attribute C_S6_AXI_GEN_PROHIBIT_READ_BUFFER of design_1_system_cache_0_0_system_cache : entity is 0;
  attribute C_S6_AXI_GEN_PROHIBIT_WRITE_ALLOCATE : integer;
  attribute C_S6_AXI_GEN_PROHIBIT_WRITE_ALLOCATE of design_1_system_cache_0_0_system_cache : entity is 1;
  attribute C_S6_AXI_GEN_PROHIBIT_WRITE_BUFFER : integer;
  attribute C_S6_AXI_GEN_PROHIBIT_WRITE_BUFFER of design_1_system_cache_0_0_system_cache : entity is 0;
  attribute C_S6_AXI_GEN_SUPPORT_DIRTY : integer;
  attribute C_S6_AXI_GEN_SUPPORT_DIRTY of design_1_system_cache_0_0_system_cache : entity is 0;
  attribute C_S6_AXI_GEN_SUPPORT_UNIQUE : integer;
  attribute C_S6_AXI_GEN_SUPPORT_UNIQUE of design_1_system_cache_0_0_system_cache : entity is 0;
  attribute C_S6_AXI_ID_WIDTH : integer;
  attribute C_S6_AXI_ID_WIDTH of design_1_system_cache_0_0_system_cache : entity is 1;
  attribute C_S6_AXI_PROHIBIT_READ_ALLOCATE : integer;
  attribute C_S6_AXI_PROHIBIT_READ_ALLOCATE of design_1_system_cache_0_0_system_cache : entity is 0;
  attribute C_S6_AXI_PROHIBIT_READ_BUFFER : integer;
  attribute C_S6_AXI_PROHIBIT_READ_BUFFER of design_1_system_cache_0_0_system_cache : entity is 0;
  attribute C_S6_AXI_PROHIBIT_WRITE_ALLOCATE : integer;
  attribute C_S6_AXI_PROHIBIT_WRITE_ALLOCATE of design_1_system_cache_0_0_system_cache : entity is 1;
  attribute C_S6_AXI_PROHIBIT_WRITE_BUFFER : integer;
  attribute C_S6_AXI_PROHIBIT_WRITE_BUFFER of design_1_system_cache_0_0_system_cache : entity is 0;
  attribute C_S6_AXI_RRESP_WIDTH : integer;
  attribute C_S6_AXI_RRESP_WIDTH of design_1_system_cache_0_0_system_cache : entity is 2;
  attribute C_S6_AXI_SUPPORT_DIRTY : integer;
  attribute C_S6_AXI_SUPPORT_DIRTY of design_1_system_cache_0_0_system_cache : entity is 0;
  attribute C_S6_AXI_SUPPORT_UNIQUE : integer;
  attribute C_S6_AXI_SUPPORT_UNIQUE of design_1_system_cache_0_0_system_cache : entity is 0;
  attribute C_S7_AXI_ADDR_WIDTH : integer;
  attribute C_S7_AXI_ADDR_WIDTH of design_1_system_cache_0_0_system_cache : entity is 32;
  attribute C_S7_AXI_DATA_WIDTH : integer;
  attribute C_S7_AXI_DATA_WIDTH of design_1_system_cache_0_0_system_cache : entity is 32;
  attribute C_S7_AXI_FORCE_READ_ALLOCATE : integer;
  attribute C_S7_AXI_FORCE_READ_ALLOCATE of design_1_system_cache_0_0_system_cache : entity is 0;
  attribute C_S7_AXI_FORCE_READ_BUFFER : integer;
  attribute C_S7_AXI_FORCE_READ_BUFFER of design_1_system_cache_0_0_system_cache : entity is 0;
  attribute C_S7_AXI_FORCE_WRITE_ALLOCATE : integer;
  attribute C_S7_AXI_FORCE_WRITE_ALLOCATE of design_1_system_cache_0_0_system_cache : entity is 0;
  attribute C_S7_AXI_FORCE_WRITE_BUFFER : integer;
  attribute C_S7_AXI_FORCE_WRITE_BUFFER of design_1_system_cache_0_0_system_cache : entity is 0;
  attribute C_S7_AXI_GEN_ADDR_WIDTH : integer;
  attribute C_S7_AXI_GEN_ADDR_WIDTH of design_1_system_cache_0_0_system_cache : entity is 32;
  attribute C_S7_AXI_GEN_DATA_WIDTH : integer;
  attribute C_S7_AXI_GEN_DATA_WIDTH of design_1_system_cache_0_0_system_cache : entity is 32;
  attribute C_S7_AXI_GEN_FORCE_READ_ALLOCATE : integer;
  attribute C_S7_AXI_GEN_FORCE_READ_ALLOCATE of design_1_system_cache_0_0_system_cache : entity is 0;
  attribute C_S7_AXI_GEN_FORCE_READ_BUFFER : integer;
  attribute C_S7_AXI_GEN_FORCE_READ_BUFFER of design_1_system_cache_0_0_system_cache : entity is 0;
  attribute C_S7_AXI_GEN_FORCE_WRITE_ALLOCATE : integer;
  attribute C_S7_AXI_GEN_FORCE_WRITE_ALLOCATE of design_1_system_cache_0_0_system_cache : entity is 0;
  attribute C_S7_AXI_GEN_FORCE_WRITE_BUFFER : integer;
  attribute C_S7_AXI_GEN_FORCE_WRITE_BUFFER of design_1_system_cache_0_0_system_cache : entity is 0;
  attribute C_S7_AXI_GEN_ID_WIDTH : integer;
  attribute C_S7_AXI_GEN_ID_WIDTH of design_1_system_cache_0_0_system_cache : entity is 1;
  attribute C_S7_AXI_GEN_PROHIBIT_READ_ALLOCATE : integer;
  attribute C_S7_AXI_GEN_PROHIBIT_READ_ALLOCATE of design_1_system_cache_0_0_system_cache : entity is 0;
  attribute C_S7_AXI_GEN_PROHIBIT_READ_BUFFER : integer;
  attribute C_S7_AXI_GEN_PROHIBIT_READ_BUFFER of design_1_system_cache_0_0_system_cache : entity is 0;
  attribute C_S7_AXI_GEN_PROHIBIT_WRITE_ALLOCATE : integer;
  attribute C_S7_AXI_GEN_PROHIBIT_WRITE_ALLOCATE of design_1_system_cache_0_0_system_cache : entity is 1;
  attribute C_S7_AXI_GEN_PROHIBIT_WRITE_BUFFER : integer;
  attribute C_S7_AXI_GEN_PROHIBIT_WRITE_BUFFER of design_1_system_cache_0_0_system_cache : entity is 0;
  attribute C_S7_AXI_GEN_SUPPORT_DIRTY : integer;
  attribute C_S7_AXI_GEN_SUPPORT_DIRTY of design_1_system_cache_0_0_system_cache : entity is 0;
  attribute C_S7_AXI_GEN_SUPPORT_UNIQUE : integer;
  attribute C_S7_AXI_GEN_SUPPORT_UNIQUE of design_1_system_cache_0_0_system_cache : entity is 0;
  attribute C_S7_AXI_ID_WIDTH : integer;
  attribute C_S7_AXI_ID_WIDTH of design_1_system_cache_0_0_system_cache : entity is 1;
  attribute C_S7_AXI_PROHIBIT_READ_ALLOCATE : integer;
  attribute C_S7_AXI_PROHIBIT_READ_ALLOCATE of design_1_system_cache_0_0_system_cache : entity is 0;
  attribute C_S7_AXI_PROHIBIT_READ_BUFFER : integer;
  attribute C_S7_AXI_PROHIBIT_READ_BUFFER of design_1_system_cache_0_0_system_cache : entity is 0;
  attribute C_S7_AXI_PROHIBIT_WRITE_ALLOCATE : integer;
  attribute C_S7_AXI_PROHIBIT_WRITE_ALLOCATE of design_1_system_cache_0_0_system_cache : entity is 1;
  attribute C_S7_AXI_PROHIBIT_WRITE_BUFFER : integer;
  attribute C_S7_AXI_PROHIBIT_WRITE_BUFFER of design_1_system_cache_0_0_system_cache : entity is 0;
  attribute C_S7_AXI_RRESP_WIDTH : integer;
  attribute C_S7_AXI_RRESP_WIDTH of design_1_system_cache_0_0_system_cache : entity is 2;
  attribute C_S7_AXI_SUPPORT_DIRTY : integer;
  attribute C_S7_AXI_SUPPORT_DIRTY of design_1_system_cache_0_0_system_cache : entity is 0;
  attribute C_S7_AXI_SUPPORT_UNIQUE : integer;
  attribute C_S7_AXI_SUPPORT_UNIQUE of design_1_system_cache_0_0_system_cache : entity is 0;
  attribute C_S8_AXI_ADDR_WIDTH : integer;
  attribute C_S8_AXI_ADDR_WIDTH of design_1_system_cache_0_0_system_cache : entity is 32;
  attribute C_S8_AXI_DATA_WIDTH : integer;
  attribute C_S8_AXI_DATA_WIDTH of design_1_system_cache_0_0_system_cache : entity is 32;
  attribute C_S8_AXI_FORCE_READ_ALLOCATE : integer;
  attribute C_S8_AXI_FORCE_READ_ALLOCATE of design_1_system_cache_0_0_system_cache : entity is 0;
  attribute C_S8_AXI_FORCE_READ_BUFFER : integer;
  attribute C_S8_AXI_FORCE_READ_BUFFER of design_1_system_cache_0_0_system_cache : entity is 0;
  attribute C_S8_AXI_FORCE_WRITE_ALLOCATE : integer;
  attribute C_S8_AXI_FORCE_WRITE_ALLOCATE of design_1_system_cache_0_0_system_cache : entity is 0;
  attribute C_S8_AXI_FORCE_WRITE_BUFFER : integer;
  attribute C_S8_AXI_FORCE_WRITE_BUFFER of design_1_system_cache_0_0_system_cache : entity is 0;
  attribute C_S8_AXI_GEN_ADDR_WIDTH : integer;
  attribute C_S8_AXI_GEN_ADDR_WIDTH of design_1_system_cache_0_0_system_cache : entity is 32;
  attribute C_S8_AXI_GEN_DATA_WIDTH : integer;
  attribute C_S8_AXI_GEN_DATA_WIDTH of design_1_system_cache_0_0_system_cache : entity is 32;
  attribute C_S8_AXI_GEN_FORCE_READ_ALLOCATE : integer;
  attribute C_S8_AXI_GEN_FORCE_READ_ALLOCATE of design_1_system_cache_0_0_system_cache : entity is 0;
  attribute C_S8_AXI_GEN_FORCE_READ_BUFFER : integer;
  attribute C_S8_AXI_GEN_FORCE_READ_BUFFER of design_1_system_cache_0_0_system_cache : entity is 0;
  attribute C_S8_AXI_GEN_FORCE_WRITE_ALLOCATE : integer;
  attribute C_S8_AXI_GEN_FORCE_WRITE_ALLOCATE of design_1_system_cache_0_0_system_cache : entity is 0;
  attribute C_S8_AXI_GEN_FORCE_WRITE_BUFFER : integer;
  attribute C_S8_AXI_GEN_FORCE_WRITE_BUFFER of design_1_system_cache_0_0_system_cache : entity is 0;
  attribute C_S8_AXI_GEN_ID_WIDTH : integer;
  attribute C_S8_AXI_GEN_ID_WIDTH of design_1_system_cache_0_0_system_cache : entity is 1;
  attribute C_S8_AXI_GEN_PROHIBIT_READ_ALLOCATE : integer;
  attribute C_S8_AXI_GEN_PROHIBIT_READ_ALLOCATE of design_1_system_cache_0_0_system_cache : entity is 0;
  attribute C_S8_AXI_GEN_PROHIBIT_READ_BUFFER : integer;
  attribute C_S8_AXI_GEN_PROHIBIT_READ_BUFFER of design_1_system_cache_0_0_system_cache : entity is 0;
  attribute C_S8_AXI_GEN_PROHIBIT_WRITE_ALLOCATE : integer;
  attribute C_S8_AXI_GEN_PROHIBIT_WRITE_ALLOCATE of design_1_system_cache_0_0_system_cache : entity is 1;
  attribute C_S8_AXI_GEN_PROHIBIT_WRITE_BUFFER : integer;
  attribute C_S8_AXI_GEN_PROHIBIT_WRITE_BUFFER of design_1_system_cache_0_0_system_cache : entity is 0;
  attribute C_S8_AXI_GEN_SUPPORT_DIRTY : integer;
  attribute C_S8_AXI_GEN_SUPPORT_DIRTY of design_1_system_cache_0_0_system_cache : entity is 0;
  attribute C_S8_AXI_GEN_SUPPORT_UNIQUE : integer;
  attribute C_S8_AXI_GEN_SUPPORT_UNIQUE of design_1_system_cache_0_0_system_cache : entity is 0;
  attribute C_S8_AXI_ID_WIDTH : integer;
  attribute C_S8_AXI_ID_WIDTH of design_1_system_cache_0_0_system_cache : entity is 1;
  attribute C_S8_AXI_PROHIBIT_READ_ALLOCATE : integer;
  attribute C_S8_AXI_PROHIBIT_READ_ALLOCATE of design_1_system_cache_0_0_system_cache : entity is 0;
  attribute C_S8_AXI_PROHIBIT_READ_BUFFER : integer;
  attribute C_S8_AXI_PROHIBIT_READ_BUFFER of design_1_system_cache_0_0_system_cache : entity is 0;
  attribute C_S8_AXI_PROHIBIT_WRITE_ALLOCATE : integer;
  attribute C_S8_AXI_PROHIBIT_WRITE_ALLOCATE of design_1_system_cache_0_0_system_cache : entity is 1;
  attribute C_S8_AXI_PROHIBIT_WRITE_BUFFER : integer;
  attribute C_S8_AXI_PROHIBIT_WRITE_BUFFER of design_1_system_cache_0_0_system_cache : entity is 0;
  attribute C_S8_AXI_RRESP_WIDTH : integer;
  attribute C_S8_AXI_RRESP_WIDTH of design_1_system_cache_0_0_system_cache : entity is 2;
  attribute C_S8_AXI_SUPPORT_DIRTY : integer;
  attribute C_S8_AXI_SUPPORT_DIRTY of design_1_system_cache_0_0_system_cache : entity is 0;
  attribute C_S8_AXI_SUPPORT_UNIQUE : integer;
  attribute C_S8_AXI_SUPPORT_UNIQUE of design_1_system_cache_0_0_system_cache : entity is 0;
  attribute C_S9_AXI_ADDR_WIDTH : integer;
  attribute C_S9_AXI_ADDR_WIDTH of design_1_system_cache_0_0_system_cache : entity is 32;
  attribute C_S9_AXI_DATA_WIDTH : integer;
  attribute C_S9_AXI_DATA_WIDTH of design_1_system_cache_0_0_system_cache : entity is 32;
  attribute C_S9_AXI_FORCE_READ_ALLOCATE : integer;
  attribute C_S9_AXI_FORCE_READ_ALLOCATE of design_1_system_cache_0_0_system_cache : entity is 0;
  attribute C_S9_AXI_FORCE_READ_BUFFER : integer;
  attribute C_S9_AXI_FORCE_READ_BUFFER of design_1_system_cache_0_0_system_cache : entity is 0;
  attribute C_S9_AXI_FORCE_WRITE_ALLOCATE : integer;
  attribute C_S9_AXI_FORCE_WRITE_ALLOCATE of design_1_system_cache_0_0_system_cache : entity is 0;
  attribute C_S9_AXI_FORCE_WRITE_BUFFER : integer;
  attribute C_S9_AXI_FORCE_WRITE_BUFFER of design_1_system_cache_0_0_system_cache : entity is 0;
  attribute C_S9_AXI_GEN_ADDR_WIDTH : integer;
  attribute C_S9_AXI_GEN_ADDR_WIDTH of design_1_system_cache_0_0_system_cache : entity is 32;
  attribute C_S9_AXI_GEN_DATA_WIDTH : integer;
  attribute C_S9_AXI_GEN_DATA_WIDTH of design_1_system_cache_0_0_system_cache : entity is 32;
  attribute C_S9_AXI_GEN_FORCE_READ_ALLOCATE : integer;
  attribute C_S9_AXI_GEN_FORCE_READ_ALLOCATE of design_1_system_cache_0_0_system_cache : entity is 0;
  attribute C_S9_AXI_GEN_FORCE_READ_BUFFER : integer;
  attribute C_S9_AXI_GEN_FORCE_READ_BUFFER of design_1_system_cache_0_0_system_cache : entity is 0;
  attribute C_S9_AXI_GEN_FORCE_WRITE_ALLOCATE : integer;
  attribute C_S9_AXI_GEN_FORCE_WRITE_ALLOCATE of design_1_system_cache_0_0_system_cache : entity is 0;
  attribute C_S9_AXI_GEN_FORCE_WRITE_BUFFER : integer;
  attribute C_S9_AXI_GEN_FORCE_WRITE_BUFFER of design_1_system_cache_0_0_system_cache : entity is 0;
  attribute C_S9_AXI_GEN_ID_WIDTH : integer;
  attribute C_S9_AXI_GEN_ID_WIDTH of design_1_system_cache_0_0_system_cache : entity is 1;
  attribute C_S9_AXI_GEN_PROHIBIT_READ_ALLOCATE : integer;
  attribute C_S9_AXI_GEN_PROHIBIT_READ_ALLOCATE of design_1_system_cache_0_0_system_cache : entity is 0;
  attribute C_S9_AXI_GEN_PROHIBIT_READ_BUFFER : integer;
  attribute C_S9_AXI_GEN_PROHIBIT_READ_BUFFER of design_1_system_cache_0_0_system_cache : entity is 0;
  attribute C_S9_AXI_GEN_PROHIBIT_WRITE_ALLOCATE : integer;
  attribute C_S9_AXI_GEN_PROHIBIT_WRITE_ALLOCATE of design_1_system_cache_0_0_system_cache : entity is 1;
  attribute C_S9_AXI_GEN_PROHIBIT_WRITE_BUFFER : integer;
  attribute C_S9_AXI_GEN_PROHIBIT_WRITE_BUFFER of design_1_system_cache_0_0_system_cache : entity is 0;
  attribute C_S9_AXI_GEN_SUPPORT_DIRTY : integer;
  attribute C_S9_AXI_GEN_SUPPORT_DIRTY of design_1_system_cache_0_0_system_cache : entity is 0;
  attribute C_S9_AXI_GEN_SUPPORT_UNIQUE : integer;
  attribute C_S9_AXI_GEN_SUPPORT_UNIQUE of design_1_system_cache_0_0_system_cache : entity is 0;
  attribute C_S9_AXI_ID_WIDTH : integer;
  attribute C_S9_AXI_ID_WIDTH of design_1_system_cache_0_0_system_cache : entity is 1;
  attribute C_S9_AXI_PROHIBIT_READ_ALLOCATE : integer;
  attribute C_S9_AXI_PROHIBIT_READ_ALLOCATE of design_1_system_cache_0_0_system_cache : entity is 0;
  attribute C_S9_AXI_PROHIBIT_READ_BUFFER : integer;
  attribute C_S9_AXI_PROHIBIT_READ_BUFFER of design_1_system_cache_0_0_system_cache : entity is 0;
  attribute C_S9_AXI_PROHIBIT_WRITE_ALLOCATE : integer;
  attribute C_S9_AXI_PROHIBIT_WRITE_ALLOCATE of design_1_system_cache_0_0_system_cache : entity is 1;
  attribute C_S9_AXI_PROHIBIT_WRITE_BUFFER : integer;
  attribute C_S9_AXI_PROHIBIT_WRITE_BUFFER of design_1_system_cache_0_0_system_cache : entity is 0;
  attribute C_S9_AXI_RRESP_WIDTH : integer;
  attribute C_S9_AXI_RRESP_WIDTH of design_1_system_cache_0_0_system_cache : entity is 2;
  attribute C_S9_AXI_SUPPORT_DIRTY : integer;
  attribute C_S9_AXI_SUPPORT_DIRTY of design_1_system_cache_0_0_system_cache : entity is 0;
  attribute C_S9_AXI_SUPPORT_UNIQUE : integer;
  attribute C_S9_AXI_SUPPORT_UNIQUE of design_1_system_cache_0_0_system_cache : entity is 0;
  attribute C_SNOOP_KEEP_CLEAN_SHARED : integer;
  attribute C_SNOOP_KEEP_CLEAN_SHARED of design_1_system_cache_0_0_system_cache : entity is 0;
  attribute C_SNOOP_KEEP_READ_CLEAN : integer;
  attribute C_SNOOP_KEEP_READ_CLEAN of design_1_system_cache_0_0_system_cache : entity is 0;
  attribute C_SNOOP_KEEP_READ_NSD : integer;
  attribute C_SNOOP_KEEP_READ_NSD of design_1_system_cache_0_0_system_cache : entity is 0;
  attribute C_SNOOP_KEEP_READ_SHARED : integer;
  attribute C_SNOOP_KEEP_READ_SHARED of design_1_system_cache_0_0_system_cache : entity is 0;
  attribute C_SUPPORT_SNOOP_FILTER : integer;
  attribute C_SUPPORT_SNOOP_FILTER of design_1_system_cache_0_0_system_cache : entity is 0;
  attribute C_S_AXI_CTRL_ADDR_WIDTH : integer;
  attribute C_S_AXI_CTRL_ADDR_WIDTH of design_1_system_cache_0_0_system_cache : entity is 17;
  attribute C_S_AXI_CTRL_DATA_WIDTH : integer;
  attribute C_S_AXI_CTRL_DATA_WIDTH of design_1_system_cache_0_0_system_cache : entity is 32;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_system_cache_0_0_system_cache : entity is "system_cache";
end design_1_system_cache_0_0_system_cache;

architecture STRUCTURE of design_1_system_cache_0_0_system_cache is
  signal \<const0>\ : STD_LOGIC;
  signal \<const1>\ : STD_LOGIC;
  signal ARESET : STD_LOGIC;
  signal ARESET_i_1_n_0 : STD_LOGIC;
  signal AXI_Ctrl_n_4 : STD_LOGIC;
  signal BE_n_12 : STD_LOGIC;
  signal BE_n_14 : STD_LOGIC;
  signal BE_n_15 : STD_LOGIC;
  signal BE_n_4 : STD_LOGIC;
  signal \CB/Gen_Master_Ports[0].TransOrd/Order_Optimization_4.BE_Block_Or_Inst3/S\ : STD_LOGIC;
  signal \CB/Gen_Master_Ports[0].TransOrd/aw_fifo_full\ : STD_LOGIC;
  signal \CB/Gen_Master_Ports[0].TransOrd/pending_write_is_1\ : STD_LOGIC;
  signal \CB/Gen_Master_Ports[0].TransOrd/queue_full\ : STD_LOGIC;
  signal \CB/Gen_Master_Ports[0].TransOrd/queue_push\ : STD_LOGIC;
  signal \CB/Gen_Master_Ports[0].TransOrd/queue_push29_out\ : STD_LOGIC;
  signal \CB/Gen_Master_Ports[0].TransOrd/refresh_pending_write\ : STD_LOGIC;
  signal \CB/Gen_Master_Ports[0].TransOrd/w_read_fifo_addr\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal CC_n_11 : STD_LOGIC;
  signal CC_n_131 : STD_LOGIC;
  signal CC_n_132 : STD_LOGIC;
  signal CC_n_142 : STD_LOGIC;
  signal CC_n_144 : STD_LOGIC;
  signal CC_n_17 : STD_LOGIC;
  signal CC_n_194 : STD_LOGIC;
  signal CC_n_213 : STD_LOGIC;
  signal CC_n_214 : STD_LOGIC;
  signal CC_n_215 : STD_LOGIC;
  signal CC_n_216 : STD_LOGIC;
  signal CC_n_217 : STD_LOGIC;
  signal CC_n_218 : STD_LOGIC;
  signal CC_n_221 : STD_LOGIC;
  signal CC_n_223 : STD_LOGIC;
  signal CC_n_225 : STD_LOGIC;
  signal CC_n_232 : STD_LOGIC;
  signal CC_n_233 : STD_LOGIC;
  signal CC_n_234 : STD_LOGIC;
  signal CC_n_235 : STD_LOGIC;
  signal CC_n_237 : STD_LOGIC;
  signal CC_n_238 : STD_LOGIC;
  signal CC_n_30 : STD_LOGIC;
  signal CC_n_4 : STD_LOGIC;
  signal CC_n_8 : STD_LOGIC;
  signal CC_n_9 : STD_LOGIC;
  signal FE_n_114 : STD_LOGIC;
  signal FE_n_193 : STD_LOGIC;
  signal FE_n_198 : STD_LOGIC;
  signal FE_n_199 : STD_LOGIC;
  signal FE_n_201 : STD_LOGIC;
  signal FE_n_203 : STD_LOGIC;
  signal FE_n_204 : STD_LOGIC;
  signal FE_n_205 : STD_LOGIC;
  signal FE_n_206 : STD_LOGIC;
  signal FE_n_207 : STD_LOGIC;
  signal FE_n_208 : STD_LOGIC;
  signal FE_n_55 : STD_LOGIC;
  signal FE_n_56 : STD_LOGIC;
  signal FE_n_63 : STD_LOGIC;
  signal FE_n_64 : STD_LOGIC;
  signal FE_n_67 : STD_LOGIC;
  signal FE_n_69 : STD_LOGIC;
  signal \Gen_Block[0].ARB/A\ : STD_LOGIC;
  signal \Gen_Block[0].ARB/ARESET_I\ : STD_LOGIC;
  signal \Gen_Block[0].LU/B_Vec\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \Gen_Block[0].LU/LUD_Reg_PR_Or_Inst1/A_N\ : STD_LOGIC;
  signal \Gen_Block[0].LU/LU_Check_TagConf_Compare_Inst1/The_Compare[2].sel_reg\ : STD_LOGIC;
  signal \Gen_Block[0].LU/LU_DS_IO_Or_Inst1/The_Compare[1].carry_or_I1/S\ : STD_LOGIC;
  signal \Gen_Block[0].LU/LU_Data_WE_And_Inst5/A\ : STD_LOGIC;
  signal \Gen_Block[0].LU/LU_Data_WE_And_Inst5/The_Compare[0].sel_reg\ : STD_LOGIC;
  signal \Gen_Block[0].LU/LU_Mem_PR_And_Inst1/S\ : STD_LOGIC;
  signal \Gen_Block[0].LU/LU_Mem_TagConf_Compare_Inst1/A\ : STD_LOGIC;
  signal \Gen_Block[0].LU/LU_Mem_TagConf_Compare_Inst1/The_Compare[0].sel_reg\ : STD_LOGIC;
  signal \Gen_Block[0].LU/lookup_restart_mem\ : STD_LOGIC;
  signal \Gen_Block[0].LU/lu_check_valid\ : STD_LOGIC;
  signal \Gen_Block[0].LU/lu_mem_write_alloc0\ : STD_LOGIC;
  signal \Gen_Block[0].LU/lud_addr_pipeline_full\ : STD_LOGIC;
  signal \Gen_Block[0].LU/lud_addr_pipeline_full0\ : STD_LOGIC;
  signal \Gen_Block[0].LU/lud_mem_port_one_hot\ : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \Gen_Block[0].LU/lud_reg_port_num\ : STD_LOGIC;
  signal \Gen_Block[0].LU/p_162_in\ : STD_LOGIC;
  signal \Gen_Block[0].LU/p_57_in\ : STD_LOGIC;
  signal \Gen_Block[0].UD/p_1_in3_in\ : STD_LOGIC;
  signal \Gen_Block[0].UD/p_2_in\ : STD_LOGIC;
  signal \Gen_Block[0].UD/p_3_in\ : STD_LOGIC;
  signal \Gen_Block[0].UD/ri_fifo_full\ : STD_LOGIC;
  signal \Gen_Block[0].UD/update_done_ar\ : STD_LOGIC;
  signal \Gen_Block[0].UD/update_done_aw\ : STD_LOGIC;
  signal \Gen_Block[0].UD/update_ext_bresp_any\ : STD_LOGIC;
  signal \Gen_Block[0].UD/update_wr_miss_rs_last\ : STD_LOGIC;
  signal \Gen_Block[0].UD/update_wr_miss_word\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \Gen_Block[0].UD/wm_allow\ : STD_LOGIC;
  signal \Gen_Block[0].UD/wm_port\ : STD_LOGIC;
  signal \^m0_axi_arprot\ : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \^m0_axi_awprot\ : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \^m0_axi_awsize\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \Use_Port_0.AXI_0/R_Channel/I5\ : STD_LOGIC;
  signal \Use_Port_0.AXI_0/R_Channel/new_read_data_last\ : STD_LOGIC;
  signal \Use_Port_0.AXI_0/R_Channel/r_hit_last\ : STD_LOGIC;
  signal \Use_Port_0.AXI_0/R_Channel/r_hit_push\ : STD_LOGIC;
  signal \Use_Port_0.AXI_0/R_Channel/r_hit_read_fifo_addr\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \Use_Port_0.AXI_0/R_Channel/r_miss_fifo_full\ : STD_LOGIC;
  signal \Use_Port_0.AXI_0/R_Channel/r_miss_last\ : STD_LOGIC;
  signal \Use_Port_0.AXI_0/R_Channel/r_miss_read_fifo_addr\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \Use_Port_0.AXI_0/R_Channel/r_push_safe\ : STD_LOGIC;
  signal \Use_Port_0.AXI_0/R_Channel/r_read_fifo_addr\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \Use_Port_0.AXI_0/R_Channel/r_write_fifo_addr\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \Use_Port_0.AXI_0/R_Channel/rip_last\ : STD_LOGIC;
  signal \Use_Port_0.AXI_0/WC_Or_Inst1/S\ : STD_LOGIC;
  signal \Use_Port_0.AXI_0/new_read_data_word\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \Use_Port_1.AXI_1/R_Channel/I5\ : STD_LOGIC;
  signal \Use_Port_1.AXI_1/R_Channel/new_read_data_last\ : STD_LOGIC;
  signal \Use_Port_1.AXI_1/R_Channel/r_hit_last\ : STD_LOGIC;
  signal \Use_Port_1.AXI_1/R_Channel/r_hit_push\ : STD_LOGIC;
  signal \Use_Port_1.AXI_1/R_Channel/r_hit_read_fifo_addr\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \Use_Port_1.AXI_1/R_Channel/r_miss_fifo_full\ : STD_LOGIC;
  signal \Use_Port_1.AXI_1/R_Channel/r_miss_last\ : STD_LOGIC;
  signal \Use_Port_1.AXI_1/R_Channel/r_miss_read_fifo_addr\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \Use_Port_1.AXI_1/R_Channel/r_push_safe\ : STD_LOGIC;
  signal \Use_Port_1.AXI_1/R_Channel/r_read_fifo_addr\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \Use_Port_1.AXI_1/R_Channel/r_write_fifo_addr\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \Use_Port_1.AXI_1/R_Channel/rip_last\ : STD_LOGIC;
  signal \Use_Port_1.AXI_1/WC_Or_Inst1/S\ : STD_LOGIC;
  signal \Use_Port_1.AXI_1/new_read_data_word\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \access_data_info[0,0][BE]\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \access_data_info[0,0][Last]\ : STD_LOGIC;
  signal \access_data_info[0,0][Valid]\ : STD_LOGIC;
  signal \access_data_info[0,1][BE]\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \access_data_info[0,1][Last]\ : STD_LOGIC;
  signal \access_data_info[0,1][Valid]\ : STD_LOGIC;
  signal \access_info[0][Addr]\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \access_info[0][Addr_Stp]\ : STD_LOGIC_VECTOR ( 5 downto 1 );
  signal \access_info[0][Addr_Use]\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \access_info[0][Early]\ : STD_LOGIC;
  signal \access_info[0][Force_Hit]\ : STD_LOGIC;
  signal \access_info[0][Keep]\ : STD_LOGIC;
  signal \access_info[0][Kind]\ : STD_LOGIC;
  signal \access_info[0][Len]\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \access_info[0][Port_Num]\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \access_info[0][Size]\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \access_info[0][Wr]\ : STD_LOGIC;
  signal access_valid : STD_LOGIC;
  signal \ctrl_access[Addr]\ : STD_LOGIC_VECTOR ( 14 downto 6 );
  signal \ctrl_access[Internal_Cmd]\ : STD_LOGIC;
  signal \ctrl_access[Size]\ : STD_LOGIC_VECTOR ( 1 to 1 );
  signal ctrl_init_done_i : STD_LOGIC;
  signal ctrl_init_last0 : STD_LOGIC;
  signal ctrl_ready : STD_LOGIC;
  signal lookup_data_new_word : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal lookup_piperun : STD_LOGIC;
  signal \lookup_read_data_info[0,0][Valid]\ : STD_LOGIC;
  signal \lookup_read_data_info[0,1][Valid]\ : STD_LOGIC;
  signal \lookup_read_data_new[0,0][Hit]\ : STD_LOGIC;
  signal \lookup_read_data_new[0,0][Valid]\ : STD_LOGIC;
  signal \lookup_read_data_new[0,1][Valid]\ : STD_LOGIC;
  signal lru_check_line_addr : STD_LOGIC_VECTOR ( 7 downto 6 );
  signal \read_data_status[0,0][Hit_Full]\ : STD_LOGIC;
  signal \read_data_status[0,0][Hit_Pop]\ : STD_LOGIC;
  signal \read_data_status[0,1][Hit_Full]\ : STD_LOGIC;
  signal \read_data_status[0,1][Hit_Pop]\ : STD_LOGIC;
  signal \read_req_info[0][Kind]\ : STD_LOGIC;
  signal \read_req_info[0][Len]\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \read_req_info[0][Size]\ : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \read_req_info[0][Valid]\ : STD_LOGIC;
  signal \update_info[Addr]\ : STD_LOGIC_VECTOR ( 31 downto 2 );
  signal update_need_ar : STD_LOGIC;
  signal update_need_aw : STD_LOGIC;
  signal \update_read_data_info[0,0][Valid]\ : STD_LOGIC;
  signal \update_read_data_info[0,1][Valid]\ : STD_LOGIC;
  signal wr_port_data_ready : STD_LOGIC;
  signal write_data_almost_full : STD_LOGIC;
  signal write_data_full : STD_LOGIC;
  signal \write_data_info[0][BE]\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \write_data_info[0][Data]\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \write_data_info[0][Last]\ : STD_LOGIC;
  signal \write_data_info[0][Valid]\ : STD_LOGIC;
  signal \write_req_info[0][Addr]\ : STD_LOGIC_VECTOR ( 31 downto 14 );
  signal \write_req_info[0][Len]\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \write_req_info[0][Line_Only]\ : STD_LOGIC;
  signal \write_req_info[0][Size]\ : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \NLW_Use_Port_0.AXI_0/R_Channel/rl_fifo_mem_reg_r1_0_15_0_0_SPO_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Use_Port_0.AXI_0/R_Channel/rl_fifo_mem_reg_r2_0_15_0_0_SPO_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Use_Port_0.AXI_0/R_Channel/rr_fifo_mem_reg_0_15_0_0_SPO_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Use_Port_0.AXI_0/R_Channel/rr_fifo_mem_reg_0_15_1_1_SPO_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Use_Port_0.AXI_0/R_Channel/rw_fifo_mem_reg_0_15_0_5_DOD_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_Use_Port_0.AXI_0/R_Channel/rw_fifo_mem_reg_0_15_12_17_DOD_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_Use_Port_0.AXI_0/R_Channel/rw_fifo_mem_reg_0_15_18_23_DOD_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_Use_Port_0.AXI_0/R_Channel/rw_fifo_mem_reg_0_15_24_29_DOD_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_Use_Port_0.AXI_0/R_Channel/rw_fifo_mem_reg_0_15_30_31_DOB_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_Use_Port_0.AXI_0/R_Channel/rw_fifo_mem_reg_0_15_30_31_DOC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_Use_Port_0.AXI_0/R_Channel/rw_fifo_mem_reg_0_15_30_31_DOD_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_Use_Port_0.AXI_0/R_Channel/rw_fifo_mem_reg_0_15_6_11_DOD_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_Use_Port_1.AXI_1/R_Channel/rl_fifo_mem_reg_r1_0_15_0_0_SPO_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Use_Port_1.AXI_1/R_Channel/rl_fifo_mem_reg_r2_0_15_0_0_SPO_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Use_Port_1.AXI_1/R_Channel/rr_fifo_mem_reg_0_15_0_0_SPO_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Use_Port_1.AXI_1/R_Channel/rr_fifo_mem_reg_0_15_1_1_SPO_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_Use_Port_1.AXI_1/R_Channel/rw_fifo_mem_reg_0_15_0_5_DOD_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_Use_Port_1.AXI_1/R_Channel/rw_fifo_mem_reg_0_15_12_17_DOD_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_Use_Port_1.AXI_1/R_Channel/rw_fifo_mem_reg_0_15_18_23_DOD_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_Use_Port_1.AXI_1/R_Channel/rw_fifo_mem_reg_0_15_24_29_DOD_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_Use_Port_1.AXI_1/R_Channel/rw_fifo_mem_reg_0_15_30_31_DOB_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_Use_Port_1.AXI_1/R_Channel/rw_fifo_mem_reg_0_15_30_31_DOC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_Use_Port_1.AXI_1/R_Channel/rw_fifo_mem_reg_0_15_30_31_DOD_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_Use_Port_1.AXI_1/R_Channel/rw_fifo_mem_reg_0_15_6_11_DOD_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \Use_Port_0.AXI_0/R_Channel/rl_fifo_mem_reg_r1_0_15_0_0\ : label is "RAM16X1D";
  attribute XILINX_LEGACY_PRIM of \Use_Port_0.AXI_0/R_Channel/rl_fifo_mem_reg_r2_0_15_0_0\ : label is "RAM16X1D";
  attribute XILINX_LEGACY_PRIM of \Use_Port_0.AXI_0/R_Channel/rr_fifo_mem_reg_0_15_0_0\ : label is "RAM16X1D";
  attribute XILINX_LEGACY_PRIM of \Use_Port_0.AXI_0/R_Channel/rr_fifo_mem_reg_0_15_1_1\ : label is "RAM16X1D";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of \Use_Port_0.AXI_0/R_Channel/rw_fifo_mem_reg_0_15_0_5\ : label is "";
  attribute METHODOLOGY_DRC_VIOS of \Use_Port_0.AXI_0/R_Channel/rw_fifo_mem_reg_0_15_12_17\ : label is "";
  attribute METHODOLOGY_DRC_VIOS of \Use_Port_0.AXI_0/R_Channel/rw_fifo_mem_reg_0_15_18_23\ : label is "";
  attribute METHODOLOGY_DRC_VIOS of \Use_Port_0.AXI_0/R_Channel/rw_fifo_mem_reg_0_15_24_29\ : label is "";
  attribute METHODOLOGY_DRC_VIOS of \Use_Port_0.AXI_0/R_Channel/rw_fifo_mem_reg_0_15_30_31\ : label is "";
  attribute METHODOLOGY_DRC_VIOS of \Use_Port_0.AXI_0/R_Channel/rw_fifo_mem_reg_0_15_6_11\ : label is "";
  attribute XILINX_LEGACY_PRIM of \Use_Port_1.AXI_1/R_Channel/rl_fifo_mem_reg_r1_0_15_0_0\ : label is "RAM16X1D";
  attribute XILINX_LEGACY_PRIM of \Use_Port_1.AXI_1/R_Channel/rl_fifo_mem_reg_r2_0_15_0_0\ : label is "RAM16X1D";
  attribute XILINX_LEGACY_PRIM of \Use_Port_1.AXI_1/R_Channel/rr_fifo_mem_reg_0_15_0_0\ : label is "RAM16X1D";
  attribute XILINX_LEGACY_PRIM of \Use_Port_1.AXI_1/R_Channel/rr_fifo_mem_reg_0_15_1_1\ : label is "RAM16X1D";
  attribute METHODOLOGY_DRC_VIOS of \Use_Port_1.AXI_1/R_Channel/rw_fifo_mem_reg_0_15_0_5\ : label is "";
  attribute METHODOLOGY_DRC_VIOS of \Use_Port_1.AXI_1/R_Channel/rw_fifo_mem_reg_0_15_12_17\ : label is "";
  attribute METHODOLOGY_DRC_VIOS of \Use_Port_1.AXI_1/R_Channel/rw_fifo_mem_reg_0_15_18_23\ : label is "";
  attribute METHODOLOGY_DRC_VIOS of \Use_Port_1.AXI_1/R_Channel/rw_fifo_mem_reg_0_15_24_29\ : label is "";
  attribute METHODOLOGY_DRC_VIOS of \Use_Port_1.AXI_1/R_Channel/rw_fifo_mem_reg_0_15_30_31\ : label is "";
  attribute METHODOLOGY_DRC_VIOS of \Use_Port_1.AXI_1/R_Channel/rw_fifo_mem_reg_0_15_6_11\ : label is "";
begin
  M0_AXI_ACREADY <= \<const0>\;
  M0_AXI_ARBAR(1) <= \<const0>\;
  M0_AXI_ARBAR(0) <= \<const0>\;
  M0_AXI_ARCACHE(3) <= \<const0>\;
  M0_AXI_ARCACHE(2) <= \<const0>\;
  M0_AXI_ARCACHE(1) <= \<const1>\;
  M0_AXI_ARCACHE(0) <= \<const1>\;
  M0_AXI_ARDOMAIN(1) <= \<const0>\;
  M0_AXI_ARDOMAIN(0) <= \<const0>\;
  M0_AXI_ARID(0) <= \<const0>\;
  M0_AXI_ARLOCK <= \<const0>\;
  M0_AXI_ARPROT(2) <= \<const0>\;
  M0_AXI_ARPROT(1) <= \^m0_axi_arprot\(1);
  M0_AXI_ARPROT(0) <= \<const0>\;
  M0_AXI_ARQOS(3) <= \<const1>\;
  M0_AXI_ARQOS(2) <= \<const1>\;
  M0_AXI_ARQOS(1) <= \<const1>\;
  M0_AXI_ARQOS(0) <= \<const1>\;
  M0_AXI_ARSNOOP(3) <= \<const0>\;
  M0_AXI_ARSNOOP(2) <= \<const0>\;
  M0_AXI_ARSNOOP(1) <= \<const0>\;
  M0_AXI_ARSNOOP(0) <= \<const0>\;
  M0_AXI_AWBAR(1) <= \<const0>\;
  M0_AXI_AWBAR(0) <= \<const0>\;
  M0_AXI_AWCACHE(3) <= \<const0>\;
  M0_AXI_AWCACHE(2) <= \<const0>\;
  M0_AXI_AWCACHE(1) <= \<const1>\;
  M0_AXI_AWCACHE(0) <= \<const1>\;
  M0_AXI_AWDOMAIN(1) <= \<const0>\;
  M0_AXI_AWDOMAIN(0) <= \<const0>\;
  M0_AXI_AWID(0) <= \<const0>\;
  M0_AXI_AWLOCK <= \<const0>\;
  M0_AXI_AWPROT(2) <= \<const0>\;
  M0_AXI_AWPROT(1) <= \^m0_axi_awprot\(1);
  M0_AXI_AWPROT(0) <= \<const0>\;
  M0_AXI_AWQOS(3) <= \<const1>\;
  M0_AXI_AWQOS(2) <= \<const1>\;
  M0_AXI_AWQOS(1) <= \<const1>\;
  M0_AXI_AWQOS(0) <= \<const1>\;
  M0_AXI_AWSIZE(2) <= \<const0>\;
  M0_AXI_AWSIZE(1 downto 0) <= \^m0_axi_awsize\(1 downto 0);
  M0_AXI_AWSNOOP(2) <= \<const0>\;
  M0_AXI_AWSNOOP(1) <= \<const0>\;
  M0_AXI_AWSNOOP(0) <= \<const0>\;
  M0_AXI_CDDATA(31) <= \<const0>\;
  M0_AXI_CDDATA(30) <= \<const0>\;
  M0_AXI_CDDATA(29) <= \<const0>\;
  M0_AXI_CDDATA(28) <= \<const0>\;
  M0_AXI_CDDATA(27) <= \<const0>\;
  M0_AXI_CDDATA(26) <= \<const0>\;
  M0_AXI_CDDATA(25) <= \<const0>\;
  M0_AXI_CDDATA(24) <= \<const0>\;
  M0_AXI_CDDATA(23) <= \<const0>\;
  M0_AXI_CDDATA(22) <= \<const0>\;
  M0_AXI_CDDATA(21) <= \<const0>\;
  M0_AXI_CDDATA(20) <= \<const0>\;
  M0_AXI_CDDATA(19) <= \<const0>\;
  M0_AXI_CDDATA(18) <= \<const0>\;
  M0_AXI_CDDATA(17) <= \<const0>\;
  M0_AXI_CDDATA(16) <= \<const0>\;
  M0_AXI_CDDATA(15) <= \<const0>\;
  M0_AXI_CDDATA(14) <= \<const0>\;
  M0_AXI_CDDATA(13) <= \<const0>\;
  M0_AXI_CDDATA(12) <= \<const0>\;
  M0_AXI_CDDATA(11) <= \<const0>\;
  M0_AXI_CDDATA(10) <= \<const0>\;
  M0_AXI_CDDATA(9) <= \<const0>\;
  M0_AXI_CDDATA(8) <= \<const0>\;
  M0_AXI_CDDATA(7) <= \<const0>\;
  M0_AXI_CDDATA(6) <= \<const0>\;
  M0_AXI_CDDATA(5) <= \<const0>\;
  M0_AXI_CDDATA(4) <= \<const0>\;
  M0_AXI_CDDATA(3) <= \<const0>\;
  M0_AXI_CDDATA(2) <= \<const0>\;
  M0_AXI_CDDATA(1) <= \<const0>\;
  M0_AXI_CDDATA(0) <= \<const0>\;
  M0_AXI_CDLAST <= \<const0>\;
  M0_AXI_CDVALID <= \<const0>\;
  M0_AXI_CRRESP(4) <= \<const0>\;
  M0_AXI_CRRESP(3) <= \<const0>\;
  M0_AXI_CRRESP(2) <= \<const0>\;
  M0_AXI_CRRESP(1) <= \<const0>\;
  M0_AXI_CRRESP(0) <= \<const0>\;
  M0_AXI_CRVALID <= \<const0>\;
  M0_AXI_RACK <= \<const0>\;
  M0_AXI_WACK <= \<const0>\;
  M1_AXI_ARADDR(31) <= \<const0>\;
  M1_AXI_ARADDR(30) <= \<const0>\;
  M1_AXI_ARADDR(29) <= \<const0>\;
  M1_AXI_ARADDR(28) <= \<const0>\;
  M1_AXI_ARADDR(27) <= \<const0>\;
  M1_AXI_ARADDR(26) <= \<const0>\;
  M1_AXI_ARADDR(25) <= \<const0>\;
  M1_AXI_ARADDR(24) <= \<const0>\;
  M1_AXI_ARADDR(23) <= \<const0>\;
  M1_AXI_ARADDR(22) <= \<const0>\;
  M1_AXI_ARADDR(21) <= \<const0>\;
  M1_AXI_ARADDR(20) <= \<const0>\;
  M1_AXI_ARADDR(19) <= \<const0>\;
  M1_AXI_ARADDR(18) <= \<const0>\;
  M1_AXI_ARADDR(17) <= \<const0>\;
  M1_AXI_ARADDR(16) <= \<const0>\;
  M1_AXI_ARADDR(15) <= \<const0>\;
  M1_AXI_ARADDR(14) <= \<const0>\;
  M1_AXI_ARADDR(13) <= \<const0>\;
  M1_AXI_ARADDR(12) <= \<const0>\;
  M1_AXI_ARADDR(11) <= \<const0>\;
  M1_AXI_ARADDR(10) <= \<const0>\;
  M1_AXI_ARADDR(9) <= \<const0>\;
  M1_AXI_ARADDR(8) <= \<const0>\;
  M1_AXI_ARADDR(7) <= \<const0>\;
  M1_AXI_ARADDR(6) <= \<const0>\;
  M1_AXI_ARADDR(5) <= \<const0>\;
  M1_AXI_ARADDR(4) <= \<const0>\;
  M1_AXI_ARADDR(3) <= \<const0>\;
  M1_AXI_ARADDR(2) <= \<const0>\;
  M1_AXI_ARADDR(1) <= \<const0>\;
  M1_AXI_ARADDR(0) <= \<const0>\;
  M1_AXI_ARBURST(1) <= \<const0>\;
  M1_AXI_ARBURST(0) <= \<const0>\;
  M1_AXI_ARCACHE(3) <= \<const0>\;
  M1_AXI_ARCACHE(2) <= \<const0>\;
  M1_AXI_ARCACHE(1) <= \<const0>\;
  M1_AXI_ARCACHE(0) <= \<const0>\;
  M1_AXI_ARID(0) <= \<const0>\;
  M1_AXI_ARLEN(7) <= \<const0>\;
  M1_AXI_ARLEN(6) <= \<const0>\;
  M1_AXI_ARLEN(5) <= \<const0>\;
  M1_AXI_ARLEN(4) <= \<const0>\;
  M1_AXI_ARLEN(3) <= \<const0>\;
  M1_AXI_ARLEN(2) <= \<const0>\;
  M1_AXI_ARLEN(1) <= \<const0>\;
  M1_AXI_ARLEN(0) <= \<const0>\;
  M1_AXI_ARLOCK <= \<const0>\;
  M1_AXI_ARPROT(2) <= \<const0>\;
  M1_AXI_ARPROT(1) <= \<const0>\;
  M1_AXI_ARPROT(0) <= \<const0>\;
  M1_AXI_ARQOS(3) <= \<const0>\;
  M1_AXI_ARQOS(2) <= \<const0>\;
  M1_AXI_ARQOS(1) <= \<const0>\;
  M1_AXI_ARQOS(0) <= \<const0>\;
  M1_AXI_ARSIZE(2) <= \<const0>\;
  M1_AXI_ARSIZE(1) <= \<const0>\;
  M1_AXI_ARSIZE(0) <= \<const0>\;
  M1_AXI_ARVALID <= \<const0>\;
  M1_AXI_AWADDR(31) <= \<const0>\;
  M1_AXI_AWADDR(30) <= \<const0>\;
  M1_AXI_AWADDR(29) <= \<const0>\;
  M1_AXI_AWADDR(28) <= \<const0>\;
  M1_AXI_AWADDR(27) <= \<const0>\;
  M1_AXI_AWADDR(26) <= \<const0>\;
  M1_AXI_AWADDR(25) <= \<const0>\;
  M1_AXI_AWADDR(24) <= \<const0>\;
  M1_AXI_AWADDR(23) <= \<const0>\;
  M1_AXI_AWADDR(22) <= \<const0>\;
  M1_AXI_AWADDR(21) <= \<const0>\;
  M1_AXI_AWADDR(20) <= \<const0>\;
  M1_AXI_AWADDR(19) <= \<const0>\;
  M1_AXI_AWADDR(18) <= \<const0>\;
  M1_AXI_AWADDR(17) <= \<const0>\;
  M1_AXI_AWADDR(16) <= \<const0>\;
  M1_AXI_AWADDR(15) <= \<const0>\;
  M1_AXI_AWADDR(14) <= \<const0>\;
  M1_AXI_AWADDR(13) <= \<const0>\;
  M1_AXI_AWADDR(12) <= \<const0>\;
  M1_AXI_AWADDR(11) <= \<const0>\;
  M1_AXI_AWADDR(10) <= \<const0>\;
  M1_AXI_AWADDR(9) <= \<const0>\;
  M1_AXI_AWADDR(8) <= \<const0>\;
  M1_AXI_AWADDR(7) <= \<const0>\;
  M1_AXI_AWADDR(6) <= \<const0>\;
  M1_AXI_AWADDR(5) <= \<const0>\;
  M1_AXI_AWADDR(4) <= \<const0>\;
  M1_AXI_AWADDR(3) <= \<const0>\;
  M1_AXI_AWADDR(2) <= \<const0>\;
  M1_AXI_AWADDR(1) <= \<const0>\;
  M1_AXI_AWADDR(0) <= \<const0>\;
  M1_AXI_AWBURST(1) <= \<const0>\;
  M1_AXI_AWBURST(0) <= \<const0>\;
  M1_AXI_AWCACHE(3) <= \<const0>\;
  M1_AXI_AWCACHE(2) <= \<const0>\;
  M1_AXI_AWCACHE(1) <= \<const0>\;
  M1_AXI_AWCACHE(0) <= \<const0>\;
  M1_AXI_AWID(0) <= \<const0>\;
  M1_AXI_AWLEN(7) <= \<const0>\;
  M1_AXI_AWLEN(6) <= \<const0>\;
  M1_AXI_AWLEN(5) <= \<const0>\;
  M1_AXI_AWLEN(4) <= \<const0>\;
  M1_AXI_AWLEN(3) <= \<const0>\;
  M1_AXI_AWLEN(2) <= \<const0>\;
  M1_AXI_AWLEN(1) <= \<const0>\;
  M1_AXI_AWLEN(0) <= \<const0>\;
  M1_AXI_AWLOCK <= \<const0>\;
  M1_AXI_AWPROT(2) <= \<const0>\;
  M1_AXI_AWPROT(1) <= \<const0>\;
  M1_AXI_AWPROT(0) <= \<const0>\;
  M1_AXI_AWQOS(3) <= \<const0>\;
  M1_AXI_AWQOS(2) <= \<const0>\;
  M1_AXI_AWQOS(1) <= \<const0>\;
  M1_AXI_AWQOS(0) <= \<const0>\;
  M1_AXI_AWSIZE(2) <= \<const0>\;
  M1_AXI_AWSIZE(1) <= \<const0>\;
  M1_AXI_AWSIZE(0) <= \<const0>\;
  M1_AXI_AWVALID <= \<const0>\;
  M1_AXI_BREADY <= \<const0>\;
  M1_AXI_RREADY <= \<const0>\;
  M1_AXI_WDATA(31) <= \<const0>\;
  M1_AXI_WDATA(30) <= \<const0>\;
  M1_AXI_WDATA(29) <= \<const0>\;
  M1_AXI_WDATA(28) <= \<const0>\;
  M1_AXI_WDATA(27) <= \<const0>\;
  M1_AXI_WDATA(26) <= \<const0>\;
  M1_AXI_WDATA(25) <= \<const0>\;
  M1_AXI_WDATA(24) <= \<const0>\;
  M1_AXI_WDATA(23) <= \<const0>\;
  M1_AXI_WDATA(22) <= \<const0>\;
  M1_AXI_WDATA(21) <= \<const0>\;
  M1_AXI_WDATA(20) <= \<const0>\;
  M1_AXI_WDATA(19) <= \<const0>\;
  M1_AXI_WDATA(18) <= \<const0>\;
  M1_AXI_WDATA(17) <= \<const0>\;
  M1_AXI_WDATA(16) <= \<const0>\;
  M1_AXI_WDATA(15) <= \<const0>\;
  M1_AXI_WDATA(14) <= \<const0>\;
  M1_AXI_WDATA(13) <= \<const0>\;
  M1_AXI_WDATA(12) <= \<const0>\;
  M1_AXI_WDATA(11) <= \<const0>\;
  M1_AXI_WDATA(10) <= \<const0>\;
  M1_AXI_WDATA(9) <= \<const0>\;
  M1_AXI_WDATA(8) <= \<const0>\;
  M1_AXI_WDATA(7) <= \<const0>\;
  M1_AXI_WDATA(6) <= \<const0>\;
  M1_AXI_WDATA(5) <= \<const0>\;
  M1_AXI_WDATA(4) <= \<const0>\;
  M1_AXI_WDATA(3) <= \<const0>\;
  M1_AXI_WDATA(2) <= \<const0>\;
  M1_AXI_WDATA(1) <= \<const0>\;
  M1_AXI_WDATA(0) <= \<const0>\;
  M1_AXI_WLAST <= \<const0>\;
  M1_AXI_WSTRB(3) <= \<const0>\;
  M1_AXI_WSTRB(2) <= \<const0>\;
  M1_AXI_WSTRB(1) <= \<const0>\;
  M1_AXI_WSTRB(0) <= \<const0>\;
  M1_AXI_WVALID <= \<const0>\;
  M2_AXI_ARADDR(31) <= \<const0>\;
  M2_AXI_ARADDR(30) <= \<const0>\;
  M2_AXI_ARADDR(29) <= \<const0>\;
  M2_AXI_ARADDR(28) <= \<const0>\;
  M2_AXI_ARADDR(27) <= \<const0>\;
  M2_AXI_ARADDR(26) <= \<const0>\;
  M2_AXI_ARADDR(25) <= \<const0>\;
  M2_AXI_ARADDR(24) <= \<const0>\;
  M2_AXI_ARADDR(23) <= \<const0>\;
  M2_AXI_ARADDR(22) <= \<const0>\;
  M2_AXI_ARADDR(21) <= \<const0>\;
  M2_AXI_ARADDR(20) <= \<const0>\;
  M2_AXI_ARADDR(19) <= \<const0>\;
  M2_AXI_ARADDR(18) <= \<const0>\;
  M2_AXI_ARADDR(17) <= \<const0>\;
  M2_AXI_ARADDR(16) <= \<const0>\;
  M2_AXI_ARADDR(15) <= \<const0>\;
  M2_AXI_ARADDR(14) <= \<const0>\;
  M2_AXI_ARADDR(13) <= \<const0>\;
  M2_AXI_ARADDR(12) <= \<const0>\;
  M2_AXI_ARADDR(11) <= \<const0>\;
  M2_AXI_ARADDR(10) <= \<const0>\;
  M2_AXI_ARADDR(9) <= \<const0>\;
  M2_AXI_ARADDR(8) <= \<const0>\;
  M2_AXI_ARADDR(7) <= \<const0>\;
  M2_AXI_ARADDR(6) <= \<const0>\;
  M2_AXI_ARADDR(5) <= \<const0>\;
  M2_AXI_ARADDR(4) <= \<const0>\;
  M2_AXI_ARADDR(3) <= \<const0>\;
  M2_AXI_ARADDR(2) <= \<const0>\;
  M2_AXI_ARADDR(1) <= \<const0>\;
  M2_AXI_ARADDR(0) <= \<const0>\;
  M2_AXI_ARBURST(1) <= \<const0>\;
  M2_AXI_ARBURST(0) <= \<const0>\;
  M2_AXI_ARCACHE(3) <= \<const0>\;
  M2_AXI_ARCACHE(2) <= \<const0>\;
  M2_AXI_ARCACHE(1) <= \<const0>\;
  M2_AXI_ARCACHE(0) <= \<const0>\;
  M2_AXI_ARID(0) <= \<const0>\;
  M2_AXI_ARLEN(7) <= \<const0>\;
  M2_AXI_ARLEN(6) <= \<const0>\;
  M2_AXI_ARLEN(5) <= \<const0>\;
  M2_AXI_ARLEN(4) <= \<const0>\;
  M2_AXI_ARLEN(3) <= \<const0>\;
  M2_AXI_ARLEN(2) <= \<const0>\;
  M2_AXI_ARLEN(1) <= \<const0>\;
  M2_AXI_ARLEN(0) <= \<const0>\;
  M2_AXI_ARLOCK <= \<const0>\;
  M2_AXI_ARPROT(2) <= \<const0>\;
  M2_AXI_ARPROT(1) <= \<const0>\;
  M2_AXI_ARPROT(0) <= \<const0>\;
  M2_AXI_ARQOS(3) <= \<const0>\;
  M2_AXI_ARQOS(2) <= \<const0>\;
  M2_AXI_ARQOS(1) <= \<const0>\;
  M2_AXI_ARQOS(0) <= \<const0>\;
  M2_AXI_ARSIZE(2) <= \<const0>\;
  M2_AXI_ARSIZE(1) <= \<const0>\;
  M2_AXI_ARSIZE(0) <= \<const0>\;
  M2_AXI_ARVALID <= \<const0>\;
  M2_AXI_AWADDR(31) <= \<const0>\;
  M2_AXI_AWADDR(30) <= \<const0>\;
  M2_AXI_AWADDR(29) <= \<const0>\;
  M2_AXI_AWADDR(28) <= \<const0>\;
  M2_AXI_AWADDR(27) <= \<const0>\;
  M2_AXI_AWADDR(26) <= \<const0>\;
  M2_AXI_AWADDR(25) <= \<const0>\;
  M2_AXI_AWADDR(24) <= \<const0>\;
  M2_AXI_AWADDR(23) <= \<const0>\;
  M2_AXI_AWADDR(22) <= \<const0>\;
  M2_AXI_AWADDR(21) <= \<const0>\;
  M2_AXI_AWADDR(20) <= \<const0>\;
  M2_AXI_AWADDR(19) <= \<const0>\;
  M2_AXI_AWADDR(18) <= \<const0>\;
  M2_AXI_AWADDR(17) <= \<const0>\;
  M2_AXI_AWADDR(16) <= \<const0>\;
  M2_AXI_AWADDR(15) <= \<const0>\;
  M2_AXI_AWADDR(14) <= \<const0>\;
  M2_AXI_AWADDR(13) <= \<const0>\;
  M2_AXI_AWADDR(12) <= \<const0>\;
  M2_AXI_AWADDR(11) <= \<const0>\;
  M2_AXI_AWADDR(10) <= \<const0>\;
  M2_AXI_AWADDR(9) <= \<const0>\;
  M2_AXI_AWADDR(8) <= \<const0>\;
  M2_AXI_AWADDR(7) <= \<const0>\;
  M2_AXI_AWADDR(6) <= \<const0>\;
  M2_AXI_AWADDR(5) <= \<const0>\;
  M2_AXI_AWADDR(4) <= \<const0>\;
  M2_AXI_AWADDR(3) <= \<const0>\;
  M2_AXI_AWADDR(2) <= \<const0>\;
  M2_AXI_AWADDR(1) <= \<const0>\;
  M2_AXI_AWADDR(0) <= \<const0>\;
  M2_AXI_AWBURST(1) <= \<const0>\;
  M2_AXI_AWBURST(0) <= \<const0>\;
  M2_AXI_AWCACHE(3) <= \<const0>\;
  M2_AXI_AWCACHE(2) <= \<const0>\;
  M2_AXI_AWCACHE(1) <= \<const0>\;
  M2_AXI_AWCACHE(0) <= \<const0>\;
  M2_AXI_AWID(0) <= \<const0>\;
  M2_AXI_AWLEN(7) <= \<const0>\;
  M2_AXI_AWLEN(6) <= \<const0>\;
  M2_AXI_AWLEN(5) <= \<const0>\;
  M2_AXI_AWLEN(4) <= \<const0>\;
  M2_AXI_AWLEN(3) <= \<const0>\;
  M2_AXI_AWLEN(2) <= \<const0>\;
  M2_AXI_AWLEN(1) <= \<const0>\;
  M2_AXI_AWLEN(0) <= \<const0>\;
  M2_AXI_AWLOCK <= \<const0>\;
  M2_AXI_AWPROT(2) <= \<const0>\;
  M2_AXI_AWPROT(1) <= \<const0>\;
  M2_AXI_AWPROT(0) <= \<const0>\;
  M2_AXI_AWQOS(3) <= \<const0>\;
  M2_AXI_AWQOS(2) <= \<const0>\;
  M2_AXI_AWQOS(1) <= \<const0>\;
  M2_AXI_AWQOS(0) <= \<const0>\;
  M2_AXI_AWSIZE(2) <= \<const0>\;
  M2_AXI_AWSIZE(1) <= \<const0>\;
  M2_AXI_AWSIZE(0) <= \<const0>\;
  M2_AXI_AWVALID <= \<const0>\;
  M2_AXI_BREADY <= \<const0>\;
  M2_AXI_RREADY <= \<const0>\;
  M2_AXI_WDATA(31) <= \<const0>\;
  M2_AXI_WDATA(30) <= \<const0>\;
  M2_AXI_WDATA(29) <= \<const0>\;
  M2_AXI_WDATA(28) <= \<const0>\;
  M2_AXI_WDATA(27) <= \<const0>\;
  M2_AXI_WDATA(26) <= \<const0>\;
  M2_AXI_WDATA(25) <= \<const0>\;
  M2_AXI_WDATA(24) <= \<const0>\;
  M2_AXI_WDATA(23) <= \<const0>\;
  M2_AXI_WDATA(22) <= \<const0>\;
  M2_AXI_WDATA(21) <= \<const0>\;
  M2_AXI_WDATA(20) <= \<const0>\;
  M2_AXI_WDATA(19) <= \<const0>\;
  M2_AXI_WDATA(18) <= \<const0>\;
  M2_AXI_WDATA(17) <= \<const0>\;
  M2_AXI_WDATA(16) <= \<const0>\;
  M2_AXI_WDATA(15) <= \<const0>\;
  M2_AXI_WDATA(14) <= \<const0>\;
  M2_AXI_WDATA(13) <= \<const0>\;
  M2_AXI_WDATA(12) <= \<const0>\;
  M2_AXI_WDATA(11) <= \<const0>\;
  M2_AXI_WDATA(10) <= \<const0>\;
  M2_AXI_WDATA(9) <= \<const0>\;
  M2_AXI_WDATA(8) <= \<const0>\;
  M2_AXI_WDATA(7) <= \<const0>\;
  M2_AXI_WDATA(6) <= \<const0>\;
  M2_AXI_WDATA(5) <= \<const0>\;
  M2_AXI_WDATA(4) <= \<const0>\;
  M2_AXI_WDATA(3) <= \<const0>\;
  M2_AXI_WDATA(2) <= \<const0>\;
  M2_AXI_WDATA(1) <= \<const0>\;
  M2_AXI_WDATA(0) <= \<const0>\;
  M2_AXI_WLAST <= \<const0>\;
  M2_AXI_WSTRB(3) <= \<const0>\;
  M2_AXI_WSTRB(2) <= \<const0>\;
  M2_AXI_WSTRB(1) <= \<const0>\;
  M2_AXI_WSTRB(0) <= \<const0>\;
  M2_AXI_WVALID <= \<const0>\;
  M3_AXI_ARADDR(31) <= \<const0>\;
  M3_AXI_ARADDR(30) <= \<const0>\;
  M3_AXI_ARADDR(29) <= \<const0>\;
  M3_AXI_ARADDR(28) <= \<const0>\;
  M3_AXI_ARADDR(27) <= \<const0>\;
  M3_AXI_ARADDR(26) <= \<const0>\;
  M3_AXI_ARADDR(25) <= \<const0>\;
  M3_AXI_ARADDR(24) <= \<const0>\;
  M3_AXI_ARADDR(23) <= \<const0>\;
  M3_AXI_ARADDR(22) <= \<const0>\;
  M3_AXI_ARADDR(21) <= \<const0>\;
  M3_AXI_ARADDR(20) <= \<const0>\;
  M3_AXI_ARADDR(19) <= \<const0>\;
  M3_AXI_ARADDR(18) <= \<const0>\;
  M3_AXI_ARADDR(17) <= \<const0>\;
  M3_AXI_ARADDR(16) <= \<const0>\;
  M3_AXI_ARADDR(15) <= \<const0>\;
  M3_AXI_ARADDR(14) <= \<const0>\;
  M3_AXI_ARADDR(13) <= \<const0>\;
  M3_AXI_ARADDR(12) <= \<const0>\;
  M3_AXI_ARADDR(11) <= \<const0>\;
  M3_AXI_ARADDR(10) <= \<const0>\;
  M3_AXI_ARADDR(9) <= \<const0>\;
  M3_AXI_ARADDR(8) <= \<const0>\;
  M3_AXI_ARADDR(7) <= \<const0>\;
  M3_AXI_ARADDR(6) <= \<const0>\;
  M3_AXI_ARADDR(5) <= \<const0>\;
  M3_AXI_ARADDR(4) <= \<const0>\;
  M3_AXI_ARADDR(3) <= \<const0>\;
  M3_AXI_ARADDR(2) <= \<const0>\;
  M3_AXI_ARADDR(1) <= \<const0>\;
  M3_AXI_ARADDR(0) <= \<const0>\;
  M3_AXI_ARBURST(1) <= \<const0>\;
  M3_AXI_ARBURST(0) <= \<const0>\;
  M3_AXI_ARCACHE(3) <= \<const0>\;
  M3_AXI_ARCACHE(2) <= \<const0>\;
  M3_AXI_ARCACHE(1) <= \<const0>\;
  M3_AXI_ARCACHE(0) <= \<const0>\;
  M3_AXI_ARID(0) <= \<const0>\;
  M3_AXI_ARLEN(7) <= \<const0>\;
  M3_AXI_ARLEN(6) <= \<const0>\;
  M3_AXI_ARLEN(5) <= \<const0>\;
  M3_AXI_ARLEN(4) <= \<const0>\;
  M3_AXI_ARLEN(3) <= \<const0>\;
  M3_AXI_ARLEN(2) <= \<const0>\;
  M3_AXI_ARLEN(1) <= \<const0>\;
  M3_AXI_ARLEN(0) <= \<const0>\;
  M3_AXI_ARLOCK <= \<const0>\;
  M3_AXI_ARPROT(2) <= \<const0>\;
  M3_AXI_ARPROT(1) <= \<const0>\;
  M3_AXI_ARPROT(0) <= \<const0>\;
  M3_AXI_ARQOS(3) <= \<const0>\;
  M3_AXI_ARQOS(2) <= \<const0>\;
  M3_AXI_ARQOS(1) <= \<const0>\;
  M3_AXI_ARQOS(0) <= \<const0>\;
  M3_AXI_ARSIZE(2) <= \<const0>\;
  M3_AXI_ARSIZE(1) <= \<const0>\;
  M3_AXI_ARSIZE(0) <= \<const0>\;
  M3_AXI_ARVALID <= \<const0>\;
  M3_AXI_AWADDR(31) <= \<const0>\;
  M3_AXI_AWADDR(30) <= \<const0>\;
  M3_AXI_AWADDR(29) <= \<const0>\;
  M3_AXI_AWADDR(28) <= \<const0>\;
  M3_AXI_AWADDR(27) <= \<const0>\;
  M3_AXI_AWADDR(26) <= \<const0>\;
  M3_AXI_AWADDR(25) <= \<const0>\;
  M3_AXI_AWADDR(24) <= \<const0>\;
  M3_AXI_AWADDR(23) <= \<const0>\;
  M3_AXI_AWADDR(22) <= \<const0>\;
  M3_AXI_AWADDR(21) <= \<const0>\;
  M3_AXI_AWADDR(20) <= \<const0>\;
  M3_AXI_AWADDR(19) <= \<const0>\;
  M3_AXI_AWADDR(18) <= \<const0>\;
  M3_AXI_AWADDR(17) <= \<const0>\;
  M3_AXI_AWADDR(16) <= \<const0>\;
  M3_AXI_AWADDR(15) <= \<const0>\;
  M3_AXI_AWADDR(14) <= \<const0>\;
  M3_AXI_AWADDR(13) <= \<const0>\;
  M3_AXI_AWADDR(12) <= \<const0>\;
  M3_AXI_AWADDR(11) <= \<const0>\;
  M3_AXI_AWADDR(10) <= \<const0>\;
  M3_AXI_AWADDR(9) <= \<const0>\;
  M3_AXI_AWADDR(8) <= \<const0>\;
  M3_AXI_AWADDR(7) <= \<const0>\;
  M3_AXI_AWADDR(6) <= \<const0>\;
  M3_AXI_AWADDR(5) <= \<const0>\;
  M3_AXI_AWADDR(4) <= \<const0>\;
  M3_AXI_AWADDR(3) <= \<const0>\;
  M3_AXI_AWADDR(2) <= \<const0>\;
  M3_AXI_AWADDR(1) <= \<const0>\;
  M3_AXI_AWADDR(0) <= \<const0>\;
  M3_AXI_AWBURST(1) <= \<const0>\;
  M3_AXI_AWBURST(0) <= \<const0>\;
  M3_AXI_AWCACHE(3) <= \<const0>\;
  M3_AXI_AWCACHE(2) <= \<const0>\;
  M3_AXI_AWCACHE(1) <= \<const0>\;
  M3_AXI_AWCACHE(0) <= \<const0>\;
  M3_AXI_AWID(0) <= \<const0>\;
  M3_AXI_AWLEN(7) <= \<const0>\;
  M3_AXI_AWLEN(6) <= \<const0>\;
  M3_AXI_AWLEN(5) <= \<const0>\;
  M3_AXI_AWLEN(4) <= \<const0>\;
  M3_AXI_AWLEN(3) <= \<const0>\;
  M3_AXI_AWLEN(2) <= \<const0>\;
  M3_AXI_AWLEN(1) <= \<const0>\;
  M3_AXI_AWLEN(0) <= \<const0>\;
  M3_AXI_AWLOCK <= \<const0>\;
  M3_AXI_AWPROT(2) <= \<const0>\;
  M3_AXI_AWPROT(1) <= \<const0>\;
  M3_AXI_AWPROT(0) <= \<const0>\;
  M3_AXI_AWQOS(3) <= \<const0>\;
  M3_AXI_AWQOS(2) <= \<const0>\;
  M3_AXI_AWQOS(1) <= \<const0>\;
  M3_AXI_AWQOS(0) <= \<const0>\;
  M3_AXI_AWSIZE(2) <= \<const0>\;
  M3_AXI_AWSIZE(1) <= \<const0>\;
  M3_AXI_AWSIZE(0) <= \<const0>\;
  M3_AXI_AWVALID <= \<const0>\;
  M3_AXI_BREADY <= \<const0>\;
  M3_AXI_RREADY <= \<const0>\;
  M3_AXI_WDATA(31) <= \<const0>\;
  M3_AXI_WDATA(30) <= \<const0>\;
  M3_AXI_WDATA(29) <= \<const0>\;
  M3_AXI_WDATA(28) <= \<const0>\;
  M3_AXI_WDATA(27) <= \<const0>\;
  M3_AXI_WDATA(26) <= \<const0>\;
  M3_AXI_WDATA(25) <= \<const0>\;
  M3_AXI_WDATA(24) <= \<const0>\;
  M3_AXI_WDATA(23) <= \<const0>\;
  M3_AXI_WDATA(22) <= \<const0>\;
  M3_AXI_WDATA(21) <= \<const0>\;
  M3_AXI_WDATA(20) <= \<const0>\;
  M3_AXI_WDATA(19) <= \<const0>\;
  M3_AXI_WDATA(18) <= \<const0>\;
  M3_AXI_WDATA(17) <= \<const0>\;
  M3_AXI_WDATA(16) <= \<const0>\;
  M3_AXI_WDATA(15) <= \<const0>\;
  M3_AXI_WDATA(14) <= \<const0>\;
  M3_AXI_WDATA(13) <= \<const0>\;
  M3_AXI_WDATA(12) <= \<const0>\;
  M3_AXI_WDATA(11) <= \<const0>\;
  M3_AXI_WDATA(10) <= \<const0>\;
  M3_AXI_WDATA(9) <= \<const0>\;
  M3_AXI_WDATA(8) <= \<const0>\;
  M3_AXI_WDATA(7) <= \<const0>\;
  M3_AXI_WDATA(6) <= \<const0>\;
  M3_AXI_WDATA(5) <= \<const0>\;
  M3_AXI_WDATA(4) <= \<const0>\;
  M3_AXI_WDATA(3) <= \<const0>\;
  M3_AXI_WDATA(2) <= \<const0>\;
  M3_AXI_WDATA(1) <= \<const0>\;
  M3_AXI_WDATA(0) <= \<const0>\;
  M3_AXI_WLAST <= \<const0>\;
  M3_AXI_WSTRB(3) <= \<const0>\;
  M3_AXI_WSTRB(2) <= \<const0>\;
  M3_AXI_WSTRB(1) <= \<const0>\;
  M3_AXI_WSTRB(0) <= \<const0>\;
  M3_AXI_WVALID <= \<const0>\;
  S0_AXI_ACADDR(31) <= \<const0>\;
  S0_AXI_ACADDR(30) <= \<const0>\;
  S0_AXI_ACADDR(29) <= \<const0>\;
  S0_AXI_ACADDR(28) <= \<const0>\;
  S0_AXI_ACADDR(27) <= \<const0>\;
  S0_AXI_ACADDR(26) <= \<const0>\;
  S0_AXI_ACADDR(25) <= \<const0>\;
  S0_AXI_ACADDR(24) <= \<const0>\;
  S0_AXI_ACADDR(23) <= \<const0>\;
  S0_AXI_ACADDR(22) <= \<const0>\;
  S0_AXI_ACADDR(21) <= \<const0>\;
  S0_AXI_ACADDR(20) <= \<const0>\;
  S0_AXI_ACADDR(19) <= \<const0>\;
  S0_AXI_ACADDR(18) <= \<const0>\;
  S0_AXI_ACADDR(17) <= \<const0>\;
  S0_AXI_ACADDR(16) <= \<const0>\;
  S0_AXI_ACADDR(15) <= \<const0>\;
  S0_AXI_ACADDR(14) <= \<const0>\;
  S0_AXI_ACADDR(13) <= \<const0>\;
  S0_AXI_ACADDR(12) <= \<const0>\;
  S0_AXI_ACADDR(11) <= \<const0>\;
  S0_AXI_ACADDR(10) <= \<const0>\;
  S0_AXI_ACADDR(9) <= \<const0>\;
  S0_AXI_ACADDR(8) <= \<const0>\;
  S0_AXI_ACADDR(7) <= \<const0>\;
  S0_AXI_ACADDR(6) <= \<const0>\;
  S0_AXI_ACADDR(5) <= \<const0>\;
  S0_AXI_ACADDR(4) <= \<const0>\;
  S0_AXI_ACADDR(3) <= \<const0>\;
  S0_AXI_ACADDR(2) <= \<const0>\;
  S0_AXI_ACADDR(1) <= \<const0>\;
  S0_AXI_ACADDR(0) <= \<const0>\;
  S0_AXI_ACPROT(2) <= \<const0>\;
  S0_AXI_ACPROT(1) <= \<const1>\;
  S0_AXI_ACPROT(0) <= \<const0>\;
  S0_AXI_ACSNOOP(3) <= \<const0>\;
  S0_AXI_ACSNOOP(2) <= \<const0>\;
  S0_AXI_ACSNOOP(1) <= \<const0>\;
  S0_AXI_ACSNOOP(0) <= \<const0>\;
  S0_AXI_ACVALID <= \<const0>\;
  S0_AXI_CDREADY <= \<const0>\;
  S0_AXI_CRREADY <= \<const0>\;
  S0_AXI_GEN_ARREADY <= \<const0>\;
  S0_AXI_GEN_AWREADY <= \<const0>\;
  S0_AXI_GEN_BID(0) <= \<const0>\;
  S0_AXI_GEN_BRESP(1) <= \<const0>\;
  S0_AXI_GEN_BRESP(0) <= \<const0>\;
  S0_AXI_GEN_BVALID <= \<const0>\;
  S0_AXI_GEN_RDATA(31) <= \<const0>\;
  S0_AXI_GEN_RDATA(30) <= \<const0>\;
  S0_AXI_GEN_RDATA(29) <= \<const0>\;
  S0_AXI_GEN_RDATA(28) <= \<const0>\;
  S0_AXI_GEN_RDATA(27) <= \<const0>\;
  S0_AXI_GEN_RDATA(26) <= \<const0>\;
  S0_AXI_GEN_RDATA(25) <= \<const0>\;
  S0_AXI_GEN_RDATA(24) <= \<const0>\;
  S0_AXI_GEN_RDATA(23) <= \<const0>\;
  S0_AXI_GEN_RDATA(22) <= \<const0>\;
  S0_AXI_GEN_RDATA(21) <= \<const0>\;
  S0_AXI_GEN_RDATA(20) <= \<const0>\;
  S0_AXI_GEN_RDATA(19) <= \<const0>\;
  S0_AXI_GEN_RDATA(18) <= \<const0>\;
  S0_AXI_GEN_RDATA(17) <= \<const0>\;
  S0_AXI_GEN_RDATA(16) <= \<const0>\;
  S0_AXI_GEN_RDATA(15) <= \<const0>\;
  S0_AXI_GEN_RDATA(14) <= \<const0>\;
  S0_AXI_GEN_RDATA(13) <= \<const0>\;
  S0_AXI_GEN_RDATA(12) <= \<const0>\;
  S0_AXI_GEN_RDATA(11) <= \<const0>\;
  S0_AXI_GEN_RDATA(10) <= \<const0>\;
  S0_AXI_GEN_RDATA(9) <= \<const0>\;
  S0_AXI_GEN_RDATA(8) <= \<const0>\;
  S0_AXI_GEN_RDATA(7) <= \<const0>\;
  S0_AXI_GEN_RDATA(6) <= \<const0>\;
  S0_AXI_GEN_RDATA(5) <= \<const0>\;
  S0_AXI_GEN_RDATA(4) <= \<const0>\;
  S0_AXI_GEN_RDATA(3) <= \<const0>\;
  S0_AXI_GEN_RDATA(2) <= \<const0>\;
  S0_AXI_GEN_RDATA(1) <= \<const0>\;
  S0_AXI_GEN_RDATA(0) <= \<const0>\;
  S0_AXI_GEN_RID(0) <= \<const0>\;
  S0_AXI_GEN_RLAST <= \<const0>\;
  S0_AXI_GEN_RRESP(1) <= \<const0>\;
  S0_AXI_GEN_RRESP(0) <= \<const0>\;
  S0_AXI_GEN_RVALID <= \<const0>\;
  S0_AXI_GEN_WREADY <= \<const0>\;
  S10_AXI_ACADDR(31) <= \<const0>\;
  S10_AXI_ACADDR(30) <= \<const0>\;
  S10_AXI_ACADDR(29) <= \<const0>\;
  S10_AXI_ACADDR(28) <= \<const0>\;
  S10_AXI_ACADDR(27) <= \<const0>\;
  S10_AXI_ACADDR(26) <= \<const0>\;
  S10_AXI_ACADDR(25) <= \<const0>\;
  S10_AXI_ACADDR(24) <= \<const0>\;
  S10_AXI_ACADDR(23) <= \<const0>\;
  S10_AXI_ACADDR(22) <= \<const0>\;
  S10_AXI_ACADDR(21) <= \<const0>\;
  S10_AXI_ACADDR(20) <= \<const0>\;
  S10_AXI_ACADDR(19) <= \<const0>\;
  S10_AXI_ACADDR(18) <= \<const0>\;
  S10_AXI_ACADDR(17) <= \<const0>\;
  S10_AXI_ACADDR(16) <= \<const0>\;
  S10_AXI_ACADDR(15) <= \<const0>\;
  S10_AXI_ACADDR(14) <= \<const0>\;
  S10_AXI_ACADDR(13) <= \<const0>\;
  S10_AXI_ACADDR(12) <= \<const0>\;
  S10_AXI_ACADDR(11) <= \<const0>\;
  S10_AXI_ACADDR(10) <= \<const0>\;
  S10_AXI_ACADDR(9) <= \<const0>\;
  S10_AXI_ACADDR(8) <= \<const0>\;
  S10_AXI_ACADDR(7) <= \<const0>\;
  S10_AXI_ACADDR(6) <= \<const0>\;
  S10_AXI_ACADDR(5) <= \<const0>\;
  S10_AXI_ACADDR(4) <= \<const0>\;
  S10_AXI_ACADDR(3) <= \<const0>\;
  S10_AXI_ACADDR(2) <= \<const0>\;
  S10_AXI_ACADDR(1) <= \<const0>\;
  S10_AXI_ACADDR(0) <= \<const0>\;
  S10_AXI_ACPROT(2) <= \<const0>\;
  S10_AXI_ACPROT(1) <= \<const0>\;
  S10_AXI_ACPROT(0) <= \<const0>\;
  S10_AXI_ACSNOOP(3) <= \<const0>\;
  S10_AXI_ACSNOOP(2) <= \<const0>\;
  S10_AXI_ACSNOOP(1) <= \<const0>\;
  S10_AXI_ACSNOOP(0) <= \<const0>\;
  S10_AXI_ACVALID <= \<const0>\;
  S10_AXI_ARREADY <= \<const0>\;
  S10_AXI_AWREADY <= \<const0>\;
  S10_AXI_BID(0) <= \<const0>\;
  S10_AXI_BRESP(1) <= \<const0>\;
  S10_AXI_BRESP(0) <= \<const0>\;
  S10_AXI_BVALID <= \<const0>\;
  S10_AXI_CDREADY <= \<const0>\;
  S10_AXI_CRREADY <= \<const0>\;
  S10_AXI_GEN_ARREADY <= \<const0>\;
  S10_AXI_GEN_AWREADY <= \<const0>\;
  S10_AXI_GEN_BID(0) <= \<const0>\;
  S10_AXI_GEN_BRESP(1) <= \<const0>\;
  S10_AXI_GEN_BRESP(0) <= \<const0>\;
  S10_AXI_GEN_BVALID <= \<const0>\;
  S10_AXI_GEN_RDATA(31) <= \<const0>\;
  S10_AXI_GEN_RDATA(30) <= \<const0>\;
  S10_AXI_GEN_RDATA(29) <= \<const0>\;
  S10_AXI_GEN_RDATA(28) <= \<const0>\;
  S10_AXI_GEN_RDATA(27) <= \<const0>\;
  S10_AXI_GEN_RDATA(26) <= \<const0>\;
  S10_AXI_GEN_RDATA(25) <= \<const0>\;
  S10_AXI_GEN_RDATA(24) <= \<const0>\;
  S10_AXI_GEN_RDATA(23) <= \<const0>\;
  S10_AXI_GEN_RDATA(22) <= \<const0>\;
  S10_AXI_GEN_RDATA(21) <= \<const0>\;
  S10_AXI_GEN_RDATA(20) <= \<const0>\;
  S10_AXI_GEN_RDATA(19) <= \<const0>\;
  S10_AXI_GEN_RDATA(18) <= \<const0>\;
  S10_AXI_GEN_RDATA(17) <= \<const0>\;
  S10_AXI_GEN_RDATA(16) <= \<const0>\;
  S10_AXI_GEN_RDATA(15) <= \<const0>\;
  S10_AXI_GEN_RDATA(14) <= \<const0>\;
  S10_AXI_GEN_RDATA(13) <= \<const0>\;
  S10_AXI_GEN_RDATA(12) <= \<const0>\;
  S10_AXI_GEN_RDATA(11) <= \<const0>\;
  S10_AXI_GEN_RDATA(10) <= \<const0>\;
  S10_AXI_GEN_RDATA(9) <= \<const0>\;
  S10_AXI_GEN_RDATA(8) <= \<const0>\;
  S10_AXI_GEN_RDATA(7) <= \<const0>\;
  S10_AXI_GEN_RDATA(6) <= \<const0>\;
  S10_AXI_GEN_RDATA(5) <= \<const0>\;
  S10_AXI_GEN_RDATA(4) <= \<const0>\;
  S10_AXI_GEN_RDATA(3) <= \<const0>\;
  S10_AXI_GEN_RDATA(2) <= \<const0>\;
  S10_AXI_GEN_RDATA(1) <= \<const0>\;
  S10_AXI_GEN_RDATA(0) <= \<const0>\;
  S10_AXI_GEN_RID(0) <= \<const0>\;
  S10_AXI_GEN_RLAST <= \<const0>\;
  S10_AXI_GEN_RRESP(1) <= \<const0>\;
  S10_AXI_GEN_RRESP(0) <= \<const0>\;
  S10_AXI_GEN_RVALID <= \<const0>\;
  S10_AXI_GEN_WREADY <= \<const0>\;
  S10_AXI_RDATA(31) <= \<const0>\;
  S10_AXI_RDATA(30) <= \<const0>\;
  S10_AXI_RDATA(29) <= \<const0>\;
  S10_AXI_RDATA(28) <= \<const0>\;
  S10_AXI_RDATA(27) <= \<const0>\;
  S10_AXI_RDATA(26) <= \<const0>\;
  S10_AXI_RDATA(25) <= \<const0>\;
  S10_AXI_RDATA(24) <= \<const0>\;
  S10_AXI_RDATA(23) <= \<const0>\;
  S10_AXI_RDATA(22) <= \<const0>\;
  S10_AXI_RDATA(21) <= \<const0>\;
  S10_AXI_RDATA(20) <= \<const0>\;
  S10_AXI_RDATA(19) <= \<const0>\;
  S10_AXI_RDATA(18) <= \<const0>\;
  S10_AXI_RDATA(17) <= \<const0>\;
  S10_AXI_RDATA(16) <= \<const0>\;
  S10_AXI_RDATA(15) <= \<const0>\;
  S10_AXI_RDATA(14) <= \<const0>\;
  S10_AXI_RDATA(13) <= \<const0>\;
  S10_AXI_RDATA(12) <= \<const0>\;
  S10_AXI_RDATA(11) <= \<const0>\;
  S10_AXI_RDATA(10) <= \<const0>\;
  S10_AXI_RDATA(9) <= \<const0>\;
  S10_AXI_RDATA(8) <= \<const0>\;
  S10_AXI_RDATA(7) <= \<const0>\;
  S10_AXI_RDATA(6) <= \<const0>\;
  S10_AXI_RDATA(5) <= \<const0>\;
  S10_AXI_RDATA(4) <= \<const0>\;
  S10_AXI_RDATA(3) <= \<const0>\;
  S10_AXI_RDATA(2) <= \<const0>\;
  S10_AXI_RDATA(1) <= \<const0>\;
  S10_AXI_RDATA(0) <= \<const0>\;
  S10_AXI_RID(0) <= \<const0>\;
  S10_AXI_RLAST <= \<const0>\;
  S10_AXI_RRESP(1) <= \<const0>\;
  S10_AXI_RRESP(0) <= \<const0>\;
  S10_AXI_RVALID <= \<const0>\;
  S10_AXI_WREADY <= \<const0>\;
  S11_AXI_ACADDR(31) <= \<const0>\;
  S11_AXI_ACADDR(30) <= \<const0>\;
  S11_AXI_ACADDR(29) <= \<const0>\;
  S11_AXI_ACADDR(28) <= \<const0>\;
  S11_AXI_ACADDR(27) <= \<const0>\;
  S11_AXI_ACADDR(26) <= \<const0>\;
  S11_AXI_ACADDR(25) <= \<const0>\;
  S11_AXI_ACADDR(24) <= \<const0>\;
  S11_AXI_ACADDR(23) <= \<const0>\;
  S11_AXI_ACADDR(22) <= \<const0>\;
  S11_AXI_ACADDR(21) <= \<const0>\;
  S11_AXI_ACADDR(20) <= \<const0>\;
  S11_AXI_ACADDR(19) <= \<const0>\;
  S11_AXI_ACADDR(18) <= \<const0>\;
  S11_AXI_ACADDR(17) <= \<const0>\;
  S11_AXI_ACADDR(16) <= \<const0>\;
  S11_AXI_ACADDR(15) <= \<const0>\;
  S11_AXI_ACADDR(14) <= \<const0>\;
  S11_AXI_ACADDR(13) <= \<const0>\;
  S11_AXI_ACADDR(12) <= \<const0>\;
  S11_AXI_ACADDR(11) <= \<const0>\;
  S11_AXI_ACADDR(10) <= \<const0>\;
  S11_AXI_ACADDR(9) <= \<const0>\;
  S11_AXI_ACADDR(8) <= \<const0>\;
  S11_AXI_ACADDR(7) <= \<const0>\;
  S11_AXI_ACADDR(6) <= \<const0>\;
  S11_AXI_ACADDR(5) <= \<const0>\;
  S11_AXI_ACADDR(4) <= \<const0>\;
  S11_AXI_ACADDR(3) <= \<const0>\;
  S11_AXI_ACADDR(2) <= \<const0>\;
  S11_AXI_ACADDR(1) <= \<const0>\;
  S11_AXI_ACADDR(0) <= \<const0>\;
  S11_AXI_ACPROT(2) <= \<const0>\;
  S11_AXI_ACPROT(1) <= \<const0>\;
  S11_AXI_ACPROT(0) <= \<const0>\;
  S11_AXI_ACSNOOP(3) <= \<const0>\;
  S11_AXI_ACSNOOP(2) <= \<const0>\;
  S11_AXI_ACSNOOP(1) <= \<const0>\;
  S11_AXI_ACSNOOP(0) <= \<const0>\;
  S11_AXI_ACVALID <= \<const0>\;
  S11_AXI_ARREADY <= \<const0>\;
  S11_AXI_AWREADY <= \<const0>\;
  S11_AXI_BID(0) <= \<const0>\;
  S11_AXI_BRESP(1) <= \<const0>\;
  S11_AXI_BRESP(0) <= \<const0>\;
  S11_AXI_BVALID <= \<const0>\;
  S11_AXI_CDREADY <= \<const0>\;
  S11_AXI_CRREADY <= \<const0>\;
  S11_AXI_GEN_ARREADY <= \<const0>\;
  S11_AXI_GEN_AWREADY <= \<const0>\;
  S11_AXI_GEN_BID(0) <= \<const0>\;
  S11_AXI_GEN_BRESP(1) <= \<const0>\;
  S11_AXI_GEN_BRESP(0) <= \<const0>\;
  S11_AXI_GEN_BVALID <= \<const0>\;
  S11_AXI_GEN_RDATA(31) <= \<const0>\;
  S11_AXI_GEN_RDATA(30) <= \<const0>\;
  S11_AXI_GEN_RDATA(29) <= \<const0>\;
  S11_AXI_GEN_RDATA(28) <= \<const0>\;
  S11_AXI_GEN_RDATA(27) <= \<const0>\;
  S11_AXI_GEN_RDATA(26) <= \<const0>\;
  S11_AXI_GEN_RDATA(25) <= \<const0>\;
  S11_AXI_GEN_RDATA(24) <= \<const0>\;
  S11_AXI_GEN_RDATA(23) <= \<const0>\;
  S11_AXI_GEN_RDATA(22) <= \<const0>\;
  S11_AXI_GEN_RDATA(21) <= \<const0>\;
  S11_AXI_GEN_RDATA(20) <= \<const0>\;
  S11_AXI_GEN_RDATA(19) <= \<const0>\;
  S11_AXI_GEN_RDATA(18) <= \<const0>\;
  S11_AXI_GEN_RDATA(17) <= \<const0>\;
  S11_AXI_GEN_RDATA(16) <= \<const0>\;
  S11_AXI_GEN_RDATA(15) <= \<const0>\;
  S11_AXI_GEN_RDATA(14) <= \<const0>\;
  S11_AXI_GEN_RDATA(13) <= \<const0>\;
  S11_AXI_GEN_RDATA(12) <= \<const0>\;
  S11_AXI_GEN_RDATA(11) <= \<const0>\;
  S11_AXI_GEN_RDATA(10) <= \<const0>\;
  S11_AXI_GEN_RDATA(9) <= \<const0>\;
  S11_AXI_GEN_RDATA(8) <= \<const0>\;
  S11_AXI_GEN_RDATA(7) <= \<const0>\;
  S11_AXI_GEN_RDATA(6) <= \<const0>\;
  S11_AXI_GEN_RDATA(5) <= \<const0>\;
  S11_AXI_GEN_RDATA(4) <= \<const0>\;
  S11_AXI_GEN_RDATA(3) <= \<const0>\;
  S11_AXI_GEN_RDATA(2) <= \<const0>\;
  S11_AXI_GEN_RDATA(1) <= \<const0>\;
  S11_AXI_GEN_RDATA(0) <= \<const0>\;
  S11_AXI_GEN_RID(0) <= \<const0>\;
  S11_AXI_GEN_RLAST <= \<const0>\;
  S11_AXI_GEN_RRESP(1) <= \<const0>\;
  S11_AXI_GEN_RRESP(0) <= \<const0>\;
  S11_AXI_GEN_RVALID <= \<const0>\;
  S11_AXI_GEN_WREADY <= \<const0>\;
  S11_AXI_RDATA(31) <= \<const0>\;
  S11_AXI_RDATA(30) <= \<const0>\;
  S11_AXI_RDATA(29) <= \<const0>\;
  S11_AXI_RDATA(28) <= \<const0>\;
  S11_AXI_RDATA(27) <= \<const0>\;
  S11_AXI_RDATA(26) <= \<const0>\;
  S11_AXI_RDATA(25) <= \<const0>\;
  S11_AXI_RDATA(24) <= \<const0>\;
  S11_AXI_RDATA(23) <= \<const0>\;
  S11_AXI_RDATA(22) <= \<const0>\;
  S11_AXI_RDATA(21) <= \<const0>\;
  S11_AXI_RDATA(20) <= \<const0>\;
  S11_AXI_RDATA(19) <= \<const0>\;
  S11_AXI_RDATA(18) <= \<const0>\;
  S11_AXI_RDATA(17) <= \<const0>\;
  S11_AXI_RDATA(16) <= \<const0>\;
  S11_AXI_RDATA(15) <= \<const0>\;
  S11_AXI_RDATA(14) <= \<const0>\;
  S11_AXI_RDATA(13) <= \<const0>\;
  S11_AXI_RDATA(12) <= \<const0>\;
  S11_AXI_RDATA(11) <= \<const0>\;
  S11_AXI_RDATA(10) <= \<const0>\;
  S11_AXI_RDATA(9) <= \<const0>\;
  S11_AXI_RDATA(8) <= \<const0>\;
  S11_AXI_RDATA(7) <= \<const0>\;
  S11_AXI_RDATA(6) <= \<const0>\;
  S11_AXI_RDATA(5) <= \<const0>\;
  S11_AXI_RDATA(4) <= \<const0>\;
  S11_AXI_RDATA(3) <= \<const0>\;
  S11_AXI_RDATA(2) <= \<const0>\;
  S11_AXI_RDATA(1) <= \<const0>\;
  S11_AXI_RDATA(0) <= \<const0>\;
  S11_AXI_RID(0) <= \<const0>\;
  S11_AXI_RLAST <= \<const0>\;
  S11_AXI_RRESP(1) <= \<const0>\;
  S11_AXI_RRESP(0) <= \<const0>\;
  S11_AXI_RVALID <= \<const0>\;
  S11_AXI_WREADY <= \<const0>\;
  S12_AXI_ACADDR(31) <= \<const0>\;
  S12_AXI_ACADDR(30) <= \<const0>\;
  S12_AXI_ACADDR(29) <= \<const0>\;
  S12_AXI_ACADDR(28) <= \<const0>\;
  S12_AXI_ACADDR(27) <= \<const0>\;
  S12_AXI_ACADDR(26) <= \<const0>\;
  S12_AXI_ACADDR(25) <= \<const0>\;
  S12_AXI_ACADDR(24) <= \<const0>\;
  S12_AXI_ACADDR(23) <= \<const0>\;
  S12_AXI_ACADDR(22) <= \<const0>\;
  S12_AXI_ACADDR(21) <= \<const0>\;
  S12_AXI_ACADDR(20) <= \<const0>\;
  S12_AXI_ACADDR(19) <= \<const0>\;
  S12_AXI_ACADDR(18) <= \<const0>\;
  S12_AXI_ACADDR(17) <= \<const0>\;
  S12_AXI_ACADDR(16) <= \<const0>\;
  S12_AXI_ACADDR(15) <= \<const0>\;
  S12_AXI_ACADDR(14) <= \<const0>\;
  S12_AXI_ACADDR(13) <= \<const0>\;
  S12_AXI_ACADDR(12) <= \<const0>\;
  S12_AXI_ACADDR(11) <= \<const0>\;
  S12_AXI_ACADDR(10) <= \<const0>\;
  S12_AXI_ACADDR(9) <= \<const0>\;
  S12_AXI_ACADDR(8) <= \<const0>\;
  S12_AXI_ACADDR(7) <= \<const0>\;
  S12_AXI_ACADDR(6) <= \<const0>\;
  S12_AXI_ACADDR(5) <= \<const0>\;
  S12_AXI_ACADDR(4) <= \<const0>\;
  S12_AXI_ACADDR(3) <= \<const0>\;
  S12_AXI_ACADDR(2) <= \<const0>\;
  S12_AXI_ACADDR(1) <= \<const0>\;
  S12_AXI_ACADDR(0) <= \<const0>\;
  S12_AXI_ACPROT(2) <= \<const0>\;
  S12_AXI_ACPROT(1) <= \<const0>\;
  S12_AXI_ACPROT(0) <= \<const0>\;
  S12_AXI_ACSNOOP(3) <= \<const0>\;
  S12_AXI_ACSNOOP(2) <= \<const0>\;
  S12_AXI_ACSNOOP(1) <= \<const0>\;
  S12_AXI_ACSNOOP(0) <= \<const0>\;
  S12_AXI_ACVALID <= \<const0>\;
  S12_AXI_ARREADY <= \<const0>\;
  S12_AXI_AWREADY <= \<const0>\;
  S12_AXI_BID(0) <= \<const0>\;
  S12_AXI_BRESP(1) <= \<const0>\;
  S12_AXI_BRESP(0) <= \<const0>\;
  S12_AXI_BVALID <= \<const0>\;
  S12_AXI_CDREADY <= \<const0>\;
  S12_AXI_CRREADY <= \<const0>\;
  S12_AXI_GEN_ARREADY <= \<const0>\;
  S12_AXI_GEN_AWREADY <= \<const0>\;
  S12_AXI_GEN_BID(0) <= \<const0>\;
  S12_AXI_GEN_BRESP(1) <= \<const0>\;
  S12_AXI_GEN_BRESP(0) <= \<const0>\;
  S12_AXI_GEN_BVALID <= \<const0>\;
  S12_AXI_GEN_RDATA(31) <= \<const0>\;
  S12_AXI_GEN_RDATA(30) <= \<const0>\;
  S12_AXI_GEN_RDATA(29) <= \<const0>\;
  S12_AXI_GEN_RDATA(28) <= \<const0>\;
  S12_AXI_GEN_RDATA(27) <= \<const0>\;
  S12_AXI_GEN_RDATA(26) <= \<const0>\;
  S12_AXI_GEN_RDATA(25) <= \<const0>\;
  S12_AXI_GEN_RDATA(24) <= \<const0>\;
  S12_AXI_GEN_RDATA(23) <= \<const0>\;
  S12_AXI_GEN_RDATA(22) <= \<const0>\;
  S12_AXI_GEN_RDATA(21) <= \<const0>\;
  S12_AXI_GEN_RDATA(20) <= \<const0>\;
  S12_AXI_GEN_RDATA(19) <= \<const0>\;
  S12_AXI_GEN_RDATA(18) <= \<const0>\;
  S12_AXI_GEN_RDATA(17) <= \<const0>\;
  S12_AXI_GEN_RDATA(16) <= \<const0>\;
  S12_AXI_GEN_RDATA(15) <= \<const0>\;
  S12_AXI_GEN_RDATA(14) <= \<const0>\;
  S12_AXI_GEN_RDATA(13) <= \<const0>\;
  S12_AXI_GEN_RDATA(12) <= \<const0>\;
  S12_AXI_GEN_RDATA(11) <= \<const0>\;
  S12_AXI_GEN_RDATA(10) <= \<const0>\;
  S12_AXI_GEN_RDATA(9) <= \<const0>\;
  S12_AXI_GEN_RDATA(8) <= \<const0>\;
  S12_AXI_GEN_RDATA(7) <= \<const0>\;
  S12_AXI_GEN_RDATA(6) <= \<const0>\;
  S12_AXI_GEN_RDATA(5) <= \<const0>\;
  S12_AXI_GEN_RDATA(4) <= \<const0>\;
  S12_AXI_GEN_RDATA(3) <= \<const0>\;
  S12_AXI_GEN_RDATA(2) <= \<const0>\;
  S12_AXI_GEN_RDATA(1) <= \<const0>\;
  S12_AXI_GEN_RDATA(0) <= \<const0>\;
  S12_AXI_GEN_RID(0) <= \<const0>\;
  S12_AXI_GEN_RLAST <= \<const0>\;
  S12_AXI_GEN_RRESP(1) <= \<const0>\;
  S12_AXI_GEN_RRESP(0) <= \<const0>\;
  S12_AXI_GEN_RVALID <= \<const0>\;
  S12_AXI_GEN_WREADY <= \<const0>\;
  S12_AXI_RDATA(31) <= \<const0>\;
  S12_AXI_RDATA(30) <= \<const0>\;
  S12_AXI_RDATA(29) <= \<const0>\;
  S12_AXI_RDATA(28) <= \<const0>\;
  S12_AXI_RDATA(27) <= \<const0>\;
  S12_AXI_RDATA(26) <= \<const0>\;
  S12_AXI_RDATA(25) <= \<const0>\;
  S12_AXI_RDATA(24) <= \<const0>\;
  S12_AXI_RDATA(23) <= \<const0>\;
  S12_AXI_RDATA(22) <= \<const0>\;
  S12_AXI_RDATA(21) <= \<const0>\;
  S12_AXI_RDATA(20) <= \<const0>\;
  S12_AXI_RDATA(19) <= \<const0>\;
  S12_AXI_RDATA(18) <= \<const0>\;
  S12_AXI_RDATA(17) <= \<const0>\;
  S12_AXI_RDATA(16) <= \<const0>\;
  S12_AXI_RDATA(15) <= \<const0>\;
  S12_AXI_RDATA(14) <= \<const0>\;
  S12_AXI_RDATA(13) <= \<const0>\;
  S12_AXI_RDATA(12) <= \<const0>\;
  S12_AXI_RDATA(11) <= \<const0>\;
  S12_AXI_RDATA(10) <= \<const0>\;
  S12_AXI_RDATA(9) <= \<const0>\;
  S12_AXI_RDATA(8) <= \<const0>\;
  S12_AXI_RDATA(7) <= \<const0>\;
  S12_AXI_RDATA(6) <= \<const0>\;
  S12_AXI_RDATA(5) <= \<const0>\;
  S12_AXI_RDATA(4) <= \<const0>\;
  S12_AXI_RDATA(3) <= \<const0>\;
  S12_AXI_RDATA(2) <= \<const0>\;
  S12_AXI_RDATA(1) <= \<const0>\;
  S12_AXI_RDATA(0) <= \<const0>\;
  S12_AXI_RID(0) <= \<const0>\;
  S12_AXI_RLAST <= \<const0>\;
  S12_AXI_RRESP(1) <= \<const0>\;
  S12_AXI_RRESP(0) <= \<const0>\;
  S12_AXI_RVALID <= \<const0>\;
  S12_AXI_WREADY <= \<const0>\;
  S13_AXI_ACADDR(31) <= \<const0>\;
  S13_AXI_ACADDR(30) <= \<const0>\;
  S13_AXI_ACADDR(29) <= \<const0>\;
  S13_AXI_ACADDR(28) <= \<const0>\;
  S13_AXI_ACADDR(27) <= \<const0>\;
  S13_AXI_ACADDR(26) <= \<const0>\;
  S13_AXI_ACADDR(25) <= \<const0>\;
  S13_AXI_ACADDR(24) <= \<const0>\;
  S13_AXI_ACADDR(23) <= \<const0>\;
  S13_AXI_ACADDR(22) <= \<const0>\;
  S13_AXI_ACADDR(21) <= \<const0>\;
  S13_AXI_ACADDR(20) <= \<const0>\;
  S13_AXI_ACADDR(19) <= \<const0>\;
  S13_AXI_ACADDR(18) <= \<const0>\;
  S13_AXI_ACADDR(17) <= \<const0>\;
  S13_AXI_ACADDR(16) <= \<const0>\;
  S13_AXI_ACADDR(15) <= \<const0>\;
  S13_AXI_ACADDR(14) <= \<const0>\;
  S13_AXI_ACADDR(13) <= \<const0>\;
  S13_AXI_ACADDR(12) <= \<const0>\;
  S13_AXI_ACADDR(11) <= \<const0>\;
  S13_AXI_ACADDR(10) <= \<const0>\;
  S13_AXI_ACADDR(9) <= \<const0>\;
  S13_AXI_ACADDR(8) <= \<const0>\;
  S13_AXI_ACADDR(7) <= \<const0>\;
  S13_AXI_ACADDR(6) <= \<const0>\;
  S13_AXI_ACADDR(5) <= \<const0>\;
  S13_AXI_ACADDR(4) <= \<const0>\;
  S13_AXI_ACADDR(3) <= \<const0>\;
  S13_AXI_ACADDR(2) <= \<const0>\;
  S13_AXI_ACADDR(1) <= \<const0>\;
  S13_AXI_ACADDR(0) <= \<const0>\;
  S13_AXI_ACPROT(2) <= \<const0>\;
  S13_AXI_ACPROT(1) <= \<const0>\;
  S13_AXI_ACPROT(0) <= \<const0>\;
  S13_AXI_ACSNOOP(3) <= \<const0>\;
  S13_AXI_ACSNOOP(2) <= \<const0>\;
  S13_AXI_ACSNOOP(1) <= \<const0>\;
  S13_AXI_ACSNOOP(0) <= \<const0>\;
  S13_AXI_ACVALID <= \<const0>\;
  S13_AXI_ARREADY <= \<const0>\;
  S13_AXI_AWREADY <= \<const0>\;
  S13_AXI_BID(0) <= \<const0>\;
  S13_AXI_BRESP(1) <= \<const0>\;
  S13_AXI_BRESP(0) <= \<const0>\;
  S13_AXI_BVALID <= \<const0>\;
  S13_AXI_CDREADY <= \<const0>\;
  S13_AXI_CRREADY <= \<const0>\;
  S13_AXI_GEN_ARREADY <= \<const0>\;
  S13_AXI_GEN_AWREADY <= \<const0>\;
  S13_AXI_GEN_BID(0) <= \<const0>\;
  S13_AXI_GEN_BRESP(1) <= \<const0>\;
  S13_AXI_GEN_BRESP(0) <= \<const0>\;
  S13_AXI_GEN_BVALID <= \<const0>\;
  S13_AXI_GEN_RDATA(31) <= \<const0>\;
  S13_AXI_GEN_RDATA(30) <= \<const0>\;
  S13_AXI_GEN_RDATA(29) <= \<const0>\;
  S13_AXI_GEN_RDATA(28) <= \<const0>\;
  S13_AXI_GEN_RDATA(27) <= \<const0>\;
  S13_AXI_GEN_RDATA(26) <= \<const0>\;
  S13_AXI_GEN_RDATA(25) <= \<const0>\;
  S13_AXI_GEN_RDATA(24) <= \<const0>\;
  S13_AXI_GEN_RDATA(23) <= \<const0>\;
  S13_AXI_GEN_RDATA(22) <= \<const0>\;
  S13_AXI_GEN_RDATA(21) <= \<const0>\;
  S13_AXI_GEN_RDATA(20) <= \<const0>\;
  S13_AXI_GEN_RDATA(19) <= \<const0>\;
  S13_AXI_GEN_RDATA(18) <= \<const0>\;
  S13_AXI_GEN_RDATA(17) <= \<const0>\;
  S13_AXI_GEN_RDATA(16) <= \<const0>\;
  S13_AXI_GEN_RDATA(15) <= \<const0>\;
  S13_AXI_GEN_RDATA(14) <= \<const0>\;
  S13_AXI_GEN_RDATA(13) <= \<const0>\;
  S13_AXI_GEN_RDATA(12) <= \<const0>\;
  S13_AXI_GEN_RDATA(11) <= \<const0>\;
  S13_AXI_GEN_RDATA(10) <= \<const0>\;
  S13_AXI_GEN_RDATA(9) <= \<const0>\;
  S13_AXI_GEN_RDATA(8) <= \<const0>\;
  S13_AXI_GEN_RDATA(7) <= \<const0>\;
  S13_AXI_GEN_RDATA(6) <= \<const0>\;
  S13_AXI_GEN_RDATA(5) <= \<const0>\;
  S13_AXI_GEN_RDATA(4) <= \<const0>\;
  S13_AXI_GEN_RDATA(3) <= \<const0>\;
  S13_AXI_GEN_RDATA(2) <= \<const0>\;
  S13_AXI_GEN_RDATA(1) <= \<const0>\;
  S13_AXI_GEN_RDATA(0) <= \<const0>\;
  S13_AXI_GEN_RID(0) <= \<const0>\;
  S13_AXI_GEN_RLAST <= \<const0>\;
  S13_AXI_GEN_RRESP(1) <= \<const0>\;
  S13_AXI_GEN_RRESP(0) <= \<const0>\;
  S13_AXI_GEN_RVALID <= \<const0>\;
  S13_AXI_GEN_WREADY <= \<const0>\;
  S13_AXI_RDATA(31) <= \<const0>\;
  S13_AXI_RDATA(30) <= \<const0>\;
  S13_AXI_RDATA(29) <= \<const0>\;
  S13_AXI_RDATA(28) <= \<const0>\;
  S13_AXI_RDATA(27) <= \<const0>\;
  S13_AXI_RDATA(26) <= \<const0>\;
  S13_AXI_RDATA(25) <= \<const0>\;
  S13_AXI_RDATA(24) <= \<const0>\;
  S13_AXI_RDATA(23) <= \<const0>\;
  S13_AXI_RDATA(22) <= \<const0>\;
  S13_AXI_RDATA(21) <= \<const0>\;
  S13_AXI_RDATA(20) <= \<const0>\;
  S13_AXI_RDATA(19) <= \<const0>\;
  S13_AXI_RDATA(18) <= \<const0>\;
  S13_AXI_RDATA(17) <= \<const0>\;
  S13_AXI_RDATA(16) <= \<const0>\;
  S13_AXI_RDATA(15) <= \<const0>\;
  S13_AXI_RDATA(14) <= \<const0>\;
  S13_AXI_RDATA(13) <= \<const0>\;
  S13_AXI_RDATA(12) <= \<const0>\;
  S13_AXI_RDATA(11) <= \<const0>\;
  S13_AXI_RDATA(10) <= \<const0>\;
  S13_AXI_RDATA(9) <= \<const0>\;
  S13_AXI_RDATA(8) <= \<const0>\;
  S13_AXI_RDATA(7) <= \<const0>\;
  S13_AXI_RDATA(6) <= \<const0>\;
  S13_AXI_RDATA(5) <= \<const0>\;
  S13_AXI_RDATA(4) <= \<const0>\;
  S13_AXI_RDATA(3) <= \<const0>\;
  S13_AXI_RDATA(2) <= \<const0>\;
  S13_AXI_RDATA(1) <= \<const0>\;
  S13_AXI_RDATA(0) <= \<const0>\;
  S13_AXI_RID(0) <= \<const0>\;
  S13_AXI_RLAST <= \<const0>\;
  S13_AXI_RRESP(1) <= \<const0>\;
  S13_AXI_RRESP(0) <= \<const0>\;
  S13_AXI_RVALID <= \<const0>\;
  S13_AXI_WREADY <= \<const0>\;
  S14_AXI_ACADDR(31) <= \<const0>\;
  S14_AXI_ACADDR(30) <= \<const0>\;
  S14_AXI_ACADDR(29) <= \<const0>\;
  S14_AXI_ACADDR(28) <= \<const0>\;
  S14_AXI_ACADDR(27) <= \<const0>\;
  S14_AXI_ACADDR(26) <= \<const0>\;
  S14_AXI_ACADDR(25) <= \<const0>\;
  S14_AXI_ACADDR(24) <= \<const0>\;
  S14_AXI_ACADDR(23) <= \<const0>\;
  S14_AXI_ACADDR(22) <= \<const0>\;
  S14_AXI_ACADDR(21) <= \<const0>\;
  S14_AXI_ACADDR(20) <= \<const0>\;
  S14_AXI_ACADDR(19) <= \<const0>\;
  S14_AXI_ACADDR(18) <= \<const0>\;
  S14_AXI_ACADDR(17) <= \<const0>\;
  S14_AXI_ACADDR(16) <= \<const0>\;
  S14_AXI_ACADDR(15) <= \<const0>\;
  S14_AXI_ACADDR(14) <= \<const0>\;
  S14_AXI_ACADDR(13) <= \<const0>\;
  S14_AXI_ACADDR(12) <= \<const0>\;
  S14_AXI_ACADDR(11) <= \<const0>\;
  S14_AXI_ACADDR(10) <= \<const0>\;
  S14_AXI_ACADDR(9) <= \<const0>\;
  S14_AXI_ACADDR(8) <= \<const0>\;
  S14_AXI_ACADDR(7) <= \<const0>\;
  S14_AXI_ACADDR(6) <= \<const0>\;
  S14_AXI_ACADDR(5) <= \<const0>\;
  S14_AXI_ACADDR(4) <= \<const0>\;
  S14_AXI_ACADDR(3) <= \<const0>\;
  S14_AXI_ACADDR(2) <= \<const0>\;
  S14_AXI_ACADDR(1) <= \<const0>\;
  S14_AXI_ACADDR(0) <= \<const0>\;
  S14_AXI_ACPROT(2) <= \<const0>\;
  S14_AXI_ACPROT(1) <= \<const0>\;
  S14_AXI_ACPROT(0) <= \<const0>\;
  S14_AXI_ACSNOOP(3) <= \<const0>\;
  S14_AXI_ACSNOOP(2) <= \<const0>\;
  S14_AXI_ACSNOOP(1) <= \<const0>\;
  S14_AXI_ACSNOOP(0) <= \<const0>\;
  S14_AXI_ACVALID <= \<const0>\;
  S14_AXI_ARREADY <= \<const0>\;
  S14_AXI_AWREADY <= \<const0>\;
  S14_AXI_BID(0) <= \<const0>\;
  S14_AXI_BRESP(1) <= \<const0>\;
  S14_AXI_BRESP(0) <= \<const0>\;
  S14_AXI_BVALID <= \<const0>\;
  S14_AXI_CDREADY <= \<const0>\;
  S14_AXI_CRREADY <= \<const0>\;
  S14_AXI_GEN_ARREADY <= \<const0>\;
  S14_AXI_GEN_AWREADY <= \<const0>\;
  S14_AXI_GEN_BID(0) <= \<const0>\;
  S14_AXI_GEN_BRESP(1) <= \<const0>\;
  S14_AXI_GEN_BRESP(0) <= \<const0>\;
  S14_AXI_GEN_BVALID <= \<const0>\;
  S14_AXI_GEN_RDATA(31) <= \<const0>\;
  S14_AXI_GEN_RDATA(30) <= \<const0>\;
  S14_AXI_GEN_RDATA(29) <= \<const0>\;
  S14_AXI_GEN_RDATA(28) <= \<const0>\;
  S14_AXI_GEN_RDATA(27) <= \<const0>\;
  S14_AXI_GEN_RDATA(26) <= \<const0>\;
  S14_AXI_GEN_RDATA(25) <= \<const0>\;
  S14_AXI_GEN_RDATA(24) <= \<const0>\;
  S14_AXI_GEN_RDATA(23) <= \<const0>\;
  S14_AXI_GEN_RDATA(22) <= \<const0>\;
  S14_AXI_GEN_RDATA(21) <= \<const0>\;
  S14_AXI_GEN_RDATA(20) <= \<const0>\;
  S14_AXI_GEN_RDATA(19) <= \<const0>\;
  S14_AXI_GEN_RDATA(18) <= \<const0>\;
  S14_AXI_GEN_RDATA(17) <= \<const0>\;
  S14_AXI_GEN_RDATA(16) <= \<const0>\;
  S14_AXI_GEN_RDATA(15) <= \<const0>\;
  S14_AXI_GEN_RDATA(14) <= \<const0>\;
  S14_AXI_GEN_RDATA(13) <= \<const0>\;
  S14_AXI_GEN_RDATA(12) <= \<const0>\;
  S14_AXI_GEN_RDATA(11) <= \<const0>\;
  S14_AXI_GEN_RDATA(10) <= \<const0>\;
  S14_AXI_GEN_RDATA(9) <= \<const0>\;
  S14_AXI_GEN_RDATA(8) <= \<const0>\;
  S14_AXI_GEN_RDATA(7) <= \<const0>\;
  S14_AXI_GEN_RDATA(6) <= \<const0>\;
  S14_AXI_GEN_RDATA(5) <= \<const0>\;
  S14_AXI_GEN_RDATA(4) <= \<const0>\;
  S14_AXI_GEN_RDATA(3) <= \<const0>\;
  S14_AXI_GEN_RDATA(2) <= \<const0>\;
  S14_AXI_GEN_RDATA(1) <= \<const0>\;
  S14_AXI_GEN_RDATA(0) <= \<const0>\;
  S14_AXI_GEN_RID(0) <= \<const0>\;
  S14_AXI_GEN_RLAST <= \<const0>\;
  S14_AXI_GEN_RRESP(1) <= \<const0>\;
  S14_AXI_GEN_RRESP(0) <= \<const0>\;
  S14_AXI_GEN_RVALID <= \<const0>\;
  S14_AXI_GEN_WREADY <= \<const0>\;
  S14_AXI_RDATA(31) <= \<const0>\;
  S14_AXI_RDATA(30) <= \<const0>\;
  S14_AXI_RDATA(29) <= \<const0>\;
  S14_AXI_RDATA(28) <= \<const0>\;
  S14_AXI_RDATA(27) <= \<const0>\;
  S14_AXI_RDATA(26) <= \<const0>\;
  S14_AXI_RDATA(25) <= \<const0>\;
  S14_AXI_RDATA(24) <= \<const0>\;
  S14_AXI_RDATA(23) <= \<const0>\;
  S14_AXI_RDATA(22) <= \<const0>\;
  S14_AXI_RDATA(21) <= \<const0>\;
  S14_AXI_RDATA(20) <= \<const0>\;
  S14_AXI_RDATA(19) <= \<const0>\;
  S14_AXI_RDATA(18) <= \<const0>\;
  S14_AXI_RDATA(17) <= \<const0>\;
  S14_AXI_RDATA(16) <= \<const0>\;
  S14_AXI_RDATA(15) <= \<const0>\;
  S14_AXI_RDATA(14) <= \<const0>\;
  S14_AXI_RDATA(13) <= \<const0>\;
  S14_AXI_RDATA(12) <= \<const0>\;
  S14_AXI_RDATA(11) <= \<const0>\;
  S14_AXI_RDATA(10) <= \<const0>\;
  S14_AXI_RDATA(9) <= \<const0>\;
  S14_AXI_RDATA(8) <= \<const0>\;
  S14_AXI_RDATA(7) <= \<const0>\;
  S14_AXI_RDATA(6) <= \<const0>\;
  S14_AXI_RDATA(5) <= \<const0>\;
  S14_AXI_RDATA(4) <= \<const0>\;
  S14_AXI_RDATA(3) <= \<const0>\;
  S14_AXI_RDATA(2) <= \<const0>\;
  S14_AXI_RDATA(1) <= \<const0>\;
  S14_AXI_RDATA(0) <= \<const0>\;
  S14_AXI_RID(0) <= \<const0>\;
  S14_AXI_RLAST <= \<const0>\;
  S14_AXI_RRESP(1) <= \<const0>\;
  S14_AXI_RRESP(0) <= \<const0>\;
  S14_AXI_RVALID <= \<const0>\;
  S14_AXI_WREADY <= \<const0>\;
  S15_AXI_ACADDR(31) <= \<const0>\;
  S15_AXI_ACADDR(30) <= \<const0>\;
  S15_AXI_ACADDR(29) <= \<const0>\;
  S15_AXI_ACADDR(28) <= \<const0>\;
  S15_AXI_ACADDR(27) <= \<const0>\;
  S15_AXI_ACADDR(26) <= \<const0>\;
  S15_AXI_ACADDR(25) <= \<const0>\;
  S15_AXI_ACADDR(24) <= \<const0>\;
  S15_AXI_ACADDR(23) <= \<const0>\;
  S15_AXI_ACADDR(22) <= \<const0>\;
  S15_AXI_ACADDR(21) <= \<const0>\;
  S15_AXI_ACADDR(20) <= \<const0>\;
  S15_AXI_ACADDR(19) <= \<const0>\;
  S15_AXI_ACADDR(18) <= \<const0>\;
  S15_AXI_ACADDR(17) <= \<const0>\;
  S15_AXI_ACADDR(16) <= \<const0>\;
  S15_AXI_ACADDR(15) <= \<const0>\;
  S15_AXI_ACADDR(14) <= \<const0>\;
  S15_AXI_ACADDR(13) <= \<const0>\;
  S15_AXI_ACADDR(12) <= \<const0>\;
  S15_AXI_ACADDR(11) <= \<const0>\;
  S15_AXI_ACADDR(10) <= \<const0>\;
  S15_AXI_ACADDR(9) <= \<const0>\;
  S15_AXI_ACADDR(8) <= \<const0>\;
  S15_AXI_ACADDR(7) <= \<const0>\;
  S15_AXI_ACADDR(6) <= \<const0>\;
  S15_AXI_ACADDR(5) <= \<const0>\;
  S15_AXI_ACADDR(4) <= \<const0>\;
  S15_AXI_ACADDR(3) <= \<const0>\;
  S15_AXI_ACADDR(2) <= \<const0>\;
  S15_AXI_ACADDR(1) <= \<const0>\;
  S15_AXI_ACADDR(0) <= \<const0>\;
  S15_AXI_ACPROT(2) <= \<const0>\;
  S15_AXI_ACPROT(1) <= \<const0>\;
  S15_AXI_ACPROT(0) <= \<const0>\;
  S15_AXI_ACSNOOP(3) <= \<const0>\;
  S15_AXI_ACSNOOP(2) <= \<const0>\;
  S15_AXI_ACSNOOP(1) <= \<const0>\;
  S15_AXI_ACSNOOP(0) <= \<const0>\;
  S15_AXI_ACVALID <= \<const0>\;
  S15_AXI_ARREADY <= \<const0>\;
  S15_AXI_AWREADY <= \<const0>\;
  S15_AXI_BID(0) <= \<const0>\;
  S15_AXI_BRESP(1) <= \<const0>\;
  S15_AXI_BRESP(0) <= \<const0>\;
  S15_AXI_BVALID <= \<const0>\;
  S15_AXI_CDREADY <= \<const0>\;
  S15_AXI_CRREADY <= \<const0>\;
  S15_AXI_GEN_ARREADY <= \<const0>\;
  S15_AXI_GEN_AWREADY <= \<const0>\;
  S15_AXI_GEN_BID(0) <= \<const0>\;
  S15_AXI_GEN_BRESP(1) <= \<const0>\;
  S15_AXI_GEN_BRESP(0) <= \<const0>\;
  S15_AXI_GEN_BVALID <= \<const0>\;
  S15_AXI_GEN_RDATA(31) <= \<const0>\;
  S15_AXI_GEN_RDATA(30) <= \<const0>\;
  S15_AXI_GEN_RDATA(29) <= \<const0>\;
  S15_AXI_GEN_RDATA(28) <= \<const0>\;
  S15_AXI_GEN_RDATA(27) <= \<const0>\;
  S15_AXI_GEN_RDATA(26) <= \<const0>\;
  S15_AXI_GEN_RDATA(25) <= \<const0>\;
  S15_AXI_GEN_RDATA(24) <= \<const0>\;
  S15_AXI_GEN_RDATA(23) <= \<const0>\;
  S15_AXI_GEN_RDATA(22) <= \<const0>\;
  S15_AXI_GEN_RDATA(21) <= \<const0>\;
  S15_AXI_GEN_RDATA(20) <= \<const0>\;
  S15_AXI_GEN_RDATA(19) <= \<const0>\;
  S15_AXI_GEN_RDATA(18) <= \<const0>\;
  S15_AXI_GEN_RDATA(17) <= \<const0>\;
  S15_AXI_GEN_RDATA(16) <= \<const0>\;
  S15_AXI_GEN_RDATA(15) <= \<const0>\;
  S15_AXI_GEN_RDATA(14) <= \<const0>\;
  S15_AXI_GEN_RDATA(13) <= \<const0>\;
  S15_AXI_GEN_RDATA(12) <= \<const0>\;
  S15_AXI_GEN_RDATA(11) <= \<const0>\;
  S15_AXI_GEN_RDATA(10) <= \<const0>\;
  S15_AXI_GEN_RDATA(9) <= \<const0>\;
  S15_AXI_GEN_RDATA(8) <= \<const0>\;
  S15_AXI_GEN_RDATA(7) <= \<const0>\;
  S15_AXI_GEN_RDATA(6) <= \<const0>\;
  S15_AXI_GEN_RDATA(5) <= \<const0>\;
  S15_AXI_GEN_RDATA(4) <= \<const0>\;
  S15_AXI_GEN_RDATA(3) <= \<const0>\;
  S15_AXI_GEN_RDATA(2) <= \<const0>\;
  S15_AXI_GEN_RDATA(1) <= \<const0>\;
  S15_AXI_GEN_RDATA(0) <= \<const0>\;
  S15_AXI_GEN_RID(0) <= \<const0>\;
  S15_AXI_GEN_RLAST <= \<const0>\;
  S15_AXI_GEN_RRESP(1) <= \<const0>\;
  S15_AXI_GEN_RRESP(0) <= \<const0>\;
  S15_AXI_GEN_RVALID <= \<const0>\;
  S15_AXI_GEN_WREADY <= \<const0>\;
  S15_AXI_RDATA(31) <= \<const0>\;
  S15_AXI_RDATA(30) <= \<const0>\;
  S15_AXI_RDATA(29) <= \<const0>\;
  S15_AXI_RDATA(28) <= \<const0>\;
  S15_AXI_RDATA(27) <= \<const0>\;
  S15_AXI_RDATA(26) <= \<const0>\;
  S15_AXI_RDATA(25) <= \<const0>\;
  S15_AXI_RDATA(24) <= \<const0>\;
  S15_AXI_RDATA(23) <= \<const0>\;
  S15_AXI_RDATA(22) <= \<const0>\;
  S15_AXI_RDATA(21) <= \<const0>\;
  S15_AXI_RDATA(20) <= \<const0>\;
  S15_AXI_RDATA(19) <= \<const0>\;
  S15_AXI_RDATA(18) <= \<const0>\;
  S15_AXI_RDATA(17) <= \<const0>\;
  S15_AXI_RDATA(16) <= \<const0>\;
  S15_AXI_RDATA(15) <= \<const0>\;
  S15_AXI_RDATA(14) <= \<const0>\;
  S15_AXI_RDATA(13) <= \<const0>\;
  S15_AXI_RDATA(12) <= \<const0>\;
  S15_AXI_RDATA(11) <= \<const0>\;
  S15_AXI_RDATA(10) <= \<const0>\;
  S15_AXI_RDATA(9) <= \<const0>\;
  S15_AXI_RDATA(8) <= \<const0>\;
  S15_AXI_RDATA(7) <= \<const0>\;
  S15_AXI_RDATA(6) <= \<const0>\;
  S15_AXI_RDATA(5) <= \<const0>\;
  S15_AXI_RDATA(4) <= \<const0>\;
  S15_AXI_RDATA(3) <= \<const0>\;
  S15_AXI_RDATA(2) <= \<const0>\;
  S15_AXI_RDATA(1) <= \<const0>\;
  S15_AXI_RDATA(0) <= \<const0>\;
  S15_AXI_RID(0) <= \<const0>\;
  S15_AXI_RLAST <= \<const0>\;
  S15_AXI_RRESP(1) <= \<const0>\;
  S15_AXI_RRESP(0) <= \<const0>\;
  S15_AXI_RVALID <= \<const0>\;
  S15_AXI_WREADY <= \<const0>\;
  S1_AXI_ACADDR(31) <= \<const0>\;
  S1_AXI_ACADDR(30) <= \<const0>\;
  S1_AXI_ACADDR(29) <= \<const0>\;
  S1_AXI_ACADDR(28) <= \<const0>\;
  S1_AXI_ACADDR(27) <= \<const0>\;
  S1_AXI_ACADDR(26) <= \<const0>\;
  S1_AXI_ACADDR(25) <= \<const0>\;
  S1_AXI_ACADDR(24) <= \<const0>\;
  S1_AXI_ACADDR(23) <= \<const0>\;
  S1_AXI_ACADDR(22) <= \<const0>\;
  S1_AXI_ACADDR(21) <= \<const0>\;
  S1_AXI_ACADDR(20) <= \<const0>\;
  S1_AXI_ACADDR(19) <= \<const0>\;
  S1_AXI_ACADDR(18) <= \<const0>\;
  S1_AXI_ACADDR(17) <= \<const0>\;
  S1_AXI_ACADDR(16) <= \<const0>\;
  S1_AXI_ACADDR(15) <= \<const0>\;
  S1_AXI_ACADDR(14) <= \<const0>\;
  S1_AXI_ACADDR(13) <= \<const0>\;
  S1_AXI_ACADDR(12) <= \<const0>\;
  S1_AXI_ACADDR(11) <= \<const0>\;
  S1_AXI_ACADDR(10) <= \<const0>\;
  S1_AXI_ACADDR(9) <= \<const0>\;
  S1_AXI_ACADDR(8) <= \<const0>\;
  S1_AXI_ACADDR(7) <= \<const0>\;
  S1_AXI_ACADDR(6) <= \<const0>\;
  S1_AXI_ACADDR(5) <= \<const0>\;
  S1_AXI_ACADDR(4) <= \<const0>\;
  S1_AXI_ACADDR(3) <= \<const0>\;
  S1_AXI_ACADDR(2) <= \<const0>\;
  S1_AXI_ACADDR(1) <= \<const0>\;
  S1_AXI_ACADDR(0) <= \<const0>\;
  S1_AXI_ACPROT(2) <= \<const0>\;
  S1_AXI_ACPROT(1) <= \<const1>\;
  S1_AXI_ACPROT(0) <= \<const0>\;
  S1_AXI_ACSNOOP(3) <= \<const0>\;
  S1_AXI_ACSNOOP(2) <= \<const0>\;
  S1_AXI_ACSNOOP(1) <= \<const0>\;
  S1_AXI_ACSNOOP(0) <= \<const0>\;
  S1_AXI_ACVALID <= \<const0>\;
  S1_AXI_CDREADY <= \<const0>\;
  S1_AXI_CRREADY <= \<const0>\;
  S1_AXI_GEN_ARREADY <= \<const0>\;
  S1_AXI_GEN_AWREADY <= \<const0>\;
  S1_AXI_GEN_BID(0) <= \<const0>\;
  S1_AXI_GEN_BRESP(1) <= \<const0>\;
  S1_AXI_GEN_BRESP(0) <= \<const0>\;
  S1_AXI_GEN_BVALID <= \<const0>\;
  S1_AXI_GEN_RDATA(31) <= \<const0>\;
  S1_AXI_GEN_RDATA(30) <= \<const0>\;
  S1_AXI_GEN_RDATA(29) <= \<const0>\;
  S1_AXI_GEN_RDATA(28) <= \<const0>\;
  S1_AXI_GEN_RDATA(27) <= \<const0>\;
  S1_AXI_GEN_RDATA(26) <= \<const0>\;
  S1_AXI_GEN_RDATA(25) <= \<const0>\;
  S1_AXI_GEN_RDATA(24) <= \<const0>\;
  S1_AXI_GEN_RDATA(23) <= \<const0>\;
  S1_AXI_GEN_RDATA(22) <= \<const0>\;
  S1_AXI_GEN_RDATA(21) <= \<const0>\;
  S1_AXI_GEN_RDATA(20) <= \<const0>\;
  S1_AXI_GEN_RDATA(19) <= \<const0>\;
  S1_AXI_GEN_RDATA(18) <= \<const0>\;
  S1_AXI_GEN_RDATA(17) <= \<const0>\;
  S1_AXI_GEN_RDATA(16) <= \<const0>\;
  S1_AXI_GEN_RDATA(15) <= \<const0>\;
  S1_AXI_GEN_RDATA(14) <= \<const0>\;
  S1_AXI_GEN_RDATA(13) <= \<const0>\;
  S1_AXI_GEN_RDATA(12) <= \<const0>\;
  S1_AXI_GEN_RDATA(11) <= \<const0>\;
  S1_AXI_GEN_RDATA(10) <= \<const0>\;
  S1_AXI_GEN_RDATA(9) <= \<const0>\;
  S1_AXI_GEN_RDATA(8) <= \<const0>\;
  S1_AXI_GEN_RDATA(7) <= \<const0>\;
  S1_AXI_GEN_RDATA(6) <= \<const0>\;
  S1_AXI_GEN_RDATA(5) <= \<const0>\;
  S1_AXI_GEN_RDATA(4) <= \<const0>\;
  S1_AXI_GEN_RDATA(3) <= \<const0>\;
  S1_AXI_GEN_RDATA(2) <= \<const0>\;
  S1_AXI_GEN_RDATA(1) <= \<const0>\;
  S1_AXI_GEN_RDATA(0) <= \<const0>\;
  S1_AXI_GEN_RID(0) <= \<const0>\;
  S1_AXI_GEN_RLAST <= \<const0>\;
  S1_AXI_GEN_RRESP(1) <= \<const0>\;
  S1_AXI_GEN_RRESP(0) <= \<const0>\;
  S1_AXI_GEN_RVALID <= \<const0>\;
  S1_AXI_GEN_WREADY <= \<const0>\;
  S2_AXI_ACADDR(31) <= \<const0>\;
  S2_AXI_ACADDR(30) <= \<const0>\;
  S2_AXI_ACADDR(29) <= \<const0>\;
  S2_AXI_ACADDR(28) <= \<const0>\;
  S2_AXI_ACADDR(27) <= \<const0>\;
  S2_AXI_ACADDR(26) <= \<const0>\;
  S2_AXI_ACADDR(25) <= \<const0>\;
  S2_AXI_ACADDR(24) <= \<const0>\;
  S2_AXI_ACADDR(23) <= \<const0>\;
  S2_AXI_ACADDR(22) <= \<const0>\;
  S2_AXI_ACADDR(21) <= \<const0>\;
  S2_AXI_ACADDR(20) <= \<const0>\;
  S2_AXI_ACADDR(19) <= \<const0>\;
  S2_AXI_ACADDR(18) <= \<const0>\;
  S2_AXI_ACADDR(17) <= \<const0>\;
  S2_AXI_ACADDR(16) <= \<const0>\;
  S2_AXI_ACADDR(15) <= \<const0>\;
  S2_AXI_ACADDR(14) <= \<const0>\;
  S2_AXI_ACADDR(13) <= \<const0>\;
  S2_AXI_ACADDR(12) <= \<const0>\;
  S2_AXI_ACADDR(11) <= \<const0>\;
  S2_AXI_ACADDR(10) <= \<const0>\;
  S2_AXI_ACADDR(9) <= \<const0>\;
  S2_AXI_ACADDR(8) <= \<const0>\;
  S2_AXI_ACADDR(7) <= \<const0>\;
  S2_AXI_ACADDR(6) <= \<const0>\;
  S2_AXI_ACADDR(5) <= \<const0>\;
  S2_AXI_ACADDR(4) <= \<const0>\;
  S2_AXI_ACADDR(3) <= \<const0>\;
  S2_AXI_ACADDR(2) <= \<const0>\;
  S2_AXI_ACADDR(1) <= \<const0>\;
  S2_AXI_ACADDR(0) <= \<const0>\;
  S2_AXI_ACPROT(2) <= \<const0>\;
  S2_AXI_ACPROT(1) <= \<const0>\;
  S2_AXI_ACPROT(0) <= \<const0>\;
  S2_AXI_ACSNOOP(3) <= \<const0>\;
  S2_AXI_ACSNOOP(2) <= \<const0>\;
  S2_AXI_ACSNOOP(1) <= \<const0>\;
  S2_AXI_ACSNOOP(0) <= \<const0>\;
  S2_AXI_ACVALID <= \<const0>\;
  S2_AXI_ARREADY <= \<const0>\;
  S2_AXI_AWREADY <= \<const0>\;
  S2_AXI_BID(0) <= \<const0>\;
  S2_AXI_BRESP(1) <= \<const0>\;
  S2_AXI_BRESP(0) <= \<const0>\;
  S2_AXI_BVALID <= \<const0>\;
  S2_AXI_CDREADY <= \<const0>\;
  S2_AXI_CRREADY <= \<const0>\;
  S2_AXI_GEN_ARREADY <= \<const0>\;
  S2_AXI_GEN_AWREADY <= \<const0>\;
  S2_AXI_GEN_BID(0) <= \<const0>\;
  S2_AXI_GEN_BRESP(1) <= \<const0>\;
  S2_AXI_GEN_BRESP(0) <= \<const0>\;
  S2_AXI_GEN_BVALID <= \<const0>\;
  S2_AXI_GEN_RDATA(31) <= \<const0>\;
  S2_AXI_GEN_RDATA(30) <= \<const0>\;
  S2_AXI_GEN_RDATA(29) <= \<const0>\;
  S2_AXI_GEN_RDATA(28) <= \<const0>\;
  S2_AXI_GEN_RDATA(27) <= \<const0>\;
  S2_AXI_GEN_RDATA(26) <= \<const0>\;
  S2_AXI_GEN_RDATA(25) <= \<const0>\;
  S2_AXI_GEN_RDATA(24) <= \<const0>\;
  S2_AXI_GEN_RDATA(23) <= \<const0>\;
  S2_AXI_GEN_RDATA(22) <= \<const0>\;
  S2_AXI_GEN_RDATA(21) <= \<const0>\;
  S2_AXI_GEN_RDATA(20) <= \<const0>\;
  S2_AXI_GEN_RDATA(19) <= \<const0>\;
  S2_AXI_GEN_RDATA(18) <= \<const0>\;
  S2_AXI_GEN_RDATA(17) <= \<const0>\;
  S2_AXI_GEN_RDATA(16) <= \<const0>\;
  S2_AXI_GEN_RDATA(15) <= \<const0>\;
  S2_AXI_GEN_RDATA(14) <= \<const0>\;
  S2_AXI_GEN_RDATA(13) <= \<const0>\;
  S2_AXI_GEN_RDATA(12) <= \<const0>\;
  S2_AXI_GEN_RDATA(11) <= \<const0>\;
  S2_AXI_GEN_RDATA(10) <= \<const0>\;
  S2_AXI_GEN_RDATA(9) <= \<const0>\;
  S2_AXI_GEN_RDATA(8) <= \<const0>\;
  S2_AXI_GEN_RDATA(7) <= \<const0>\;
  S2_AXI_GEN_RDATA(6) <= \<const0>\;
  S2_AXI_GEN_RDATA(5) <= \<const0>\;
  S2_AXI_GEN_RDATA(4) <= \<const0>\;
  S2_AXI_GEN_RDATA(3) <= \<const0>\;
  S2_AXI_GEN_RDATA(2) <= \<const0>\;
  S2_AXI_GEN_RDATA(1) <= \<const0>\;
  S2_AXI_GEN_RDATA(0) <= \<const0>\;
  S2_AXI_GEN_RID(0) <= \<const0>\;
  S2_AXI_GEN_RLAST <= \<const0>\;
  S2_AXI_GEN_RRESP(1) <= \<const0>\;
  S2_AXI_GEN_RRESP(0) <= \<const0>\;
  S2_AXI_GEN_RVALID <= \<const0>\;
  S2_AXI_GEN_WREADY <= \<const0>\;
  S2_AXI_RDATA(31) <= \<const0>\;
  S2_AXI_RDATA(30) <= \<const0>\;
  S2_AXI_RDATA(29) <= \<const0>\;
  S2_AXI_RDATA(28) <= \<const0>\;
  S2_AXI_RDATA(27) <= \<const0>\;
  S2_AXI_RDATA(26) <= \<const0>\;
  S2_AXI_RDATA(25) <= \<const0>\;
  S2_AXI_RDATA(24) <= \<const0>\;
  S2_AXI_RDATA(23) <= \<const0>\;
  S2_AXI_RDATA(22) <= \<const0>\;
  S2_AXI_RDATA(21) <= \<const0>\;
  S2_AXI_RDATA(20) <= \<const0>\;
  S2_AXI_RDATA(19) <= \<const0>\;
  S2_AXI_RDATA(18) <= \<const0>\;
  S2_AXI_RDATA(17) <= \<const0>\;
  S2_AXI_RDATA(16) <= \<const0>\;
  S2_AXI_RDATA(15) <= \<const0>\;
  S2_AXI_RDATA(14) <= \<const0>\;
  S2_AXI_RDATA(13) <= \<const0>\;
  S2_AXI_RDATA(12) <= \<const0>\;
  S2_AXI_RDATA(11) <= \<const0>\;
  S2_AXI_RDATA(10) <= \<const0>\;
  S2_AXI_RDATA(9) <= \<const0>\;
  S2_AXI_RDATA(8) <= \<const0>\;
  S2_AXI_RDATA(7) <= \<const0>\;
  S2_AXI_RDATA(6) <= \<const0>\;
  S2_AXI_RDATA(5) <= \<const0>\;
  S2_AXI_RDATA(4) <= \<const0>\;
  S2_AXI_RDATA(3) <= \<const0>\;
  S2_AXI_RDATA(2) <= \<const0>\;
  S2_AXI_RDATA(1) <= \<const0>\;
  S2_AXI_RDATA(0) <= \<const0>\;
  S2_AXI_RID(0) <= \<const0>\;
  S2_AXI_RLAST <= \<const0>\;
  S2_AXI_RRESP(1) <= \<const0>\;
  S2_AXI_RRESP(0) <= \<const0>\;
  S2_AXI_RVALID <= \<const0>\;
  S2_AXI_WREADY <= \<const0>\;
  S3_AXI_ACADDR(31) <= \<const0>\;
  S3_AXI_ACADDR(30) <= \<const0>\;
  S3_AXI_ACADDR(29) <= \<const0>\;
  S3_AXI_ACADDR(28) <= \<const0>\;
  S3_AXI_ACADDR(27) <= \<const0>\;
  S3_AXI_ACADDR(26) <= \<const0>\;
  S3_AXI_ACADDR(25) <= \<const0>\;
  S3_AXI_ACADDR(24) <= \<const0>\;
  S3_AXI_ACADDR(23) <= \<const0>\;
  S3_AXI_ACADDR(22) <= \<const0>\;
  S3_AXI_ACADDR(21) <= \<const0>\;
  S3_AXI_ACADDR(20) <= \<const0>\;
  S3_AXI_ACADDR(19) <= \<const0>\;
  S3_AXI_ACADDR(18) <= \<const0>\;
  S3_AXI_ACADDR(17) <= \<const0>\;
  S3_AXI_ACADDR(16) <= \<const0>\;
  S3_AXI_ACADDR(15) <= \<const0>\;
  S3_AXI_ACADDR(14) <= \<const0>\;
  S3_AXI_ACADDR(13) <= \<const0>\;
  S3_AXI_ACADDR(12) <= \<const0>\;
  S3_AXI_ACADDR(11) <= \<const0>\;
  S3_AXI_ACADDR(10) <= \<const0>\;
  S3_AXI_ACADDR(9) <= \<const0>\;
  S3_AXI_ACADDR(8) <= \<const0>\;
  S3_AXI_ACADDR(7) <= \<const0>\;
  S3_AXI_ACADDR(6) <= \<const0>\;
  S3_AXI_ACADDR(5) <= \<const0>\;
  S3_AXI_ACADDR(4) <= \<const0>\;
  S3_AXI_ACADDR(3) <= \<const0>\;
  S3_AXI_ACADDR(2) <= \<const0>\;
  S3_AXI_ACADDR(1) <= \<const0>\;
  S3_AXI_ACADDR(0) <= \<const0>\;
  S3_AXI_ACPROT(2) <= \<const0>\;
  S3_AXI_ACPROT(1) <= \<const0>\;
  S3_AXI_ACPROT(0) <= \<const0>\;
  S3_AXI_ACSNOOP(3) <= \<const0>\;
  S3_AXI_ACSNOOP(2) <= \<const0>\;
  S3_AXI_ACSNOOP(1) <= \<const0>\;
  S3_AXI_ACSNOOP(0) <= \<const0>\;
  S3_AXI_ACVALID <= \<const0>\;
  S3_AXI_ARREADY <= \<const0>\;
  S3_AXI_AWREADY <= \<const0>\;
  S3_AXI_BID(0) <= \<const0>\;
  S3_AXI_BRESP(1) <= \<const0>\;
  S3_AXI_BRESP(0) <= \<const0>\;
  S3_AXI_BVALID <= \<const0>\;
  S3_AXI_CDREADY <= \<const0>\;
  S3_AXI_CRREADY <= \<const0>\;
  S3_AXI_GEN_ARREADY <= \<const0>\;
  S3_AXI_GEN_AWREADY <= \<const0>\;
  S3_AXI_GEN_BID(0) <= \<const0>\;
  S3_AXI_GEN_BRESP(1) <= \<const0>\;
  S3_AXI_GEN_BRESP(0) <= \<const0>\;
  S3_AXI_GEN_BVALID <= \<const0>\;
  S3_AXI_GEN_RDATA(31) <= \<const0>\;
  S3_AXI_GEN_RDATA(30) <= \<const0>\;
  S3_AXI_GEN_RDATA(29) <= \<const0>\;
  S3_AXI_GEN_RDATA(28) <= \<const0>\;
  S3_AXI_GEN_RDATA(27) <= \<const0>\;
  S3_AXI_GEN_RDATA(26) <= \<const0>\;
  S3_AXI_GEN_RDATA(25) <= \<const0>\;
  S3_AXI_GEN_RDATA(24) <= \<const0>\;
  S3_AXI_GEN_RDATA(23) <= \<const0>\;
  S3_AXI_GEN_RDATA(22) <= \<const0>\;
  S3_AXI_GEN_RDATA(21) <= \<const0>\;
  S3_AXI_GEN_RDATA(20) <= \<const0>\;
  S3_AXI_GEN_RDATA(19) <= \<const0>\;
  S3_AXI_GEN_RDATA(18) <= \<const0>\;
  S3_AXI_GEN_RDATA(17) <= \<const0>\;
  S3_AXI_GEN_RDATA(16) <= \<const0>\;
  S3_AXI_GEN_RDATA(15) <= \<const0>\;
  S3_AXI_GEN_RDATA(14) <= \<const0>\;
  S3_AXI_GEN_RDATA(13) <= \<const0>\;
  S3_AXI_GEN_RDATA(12) <= \<const0>\;
  S3_AXI_GEN_RDATA(11) <= \<const0>\;
  S3_AXI_GEN_RDATA(10) <= \<const0>\;
  S3_AXI_GEN_RDATA(9) <= \<const0>\;
  S3_AXI_GEN_RDATA(8) <= \<const0>\;
  S3_AXI_GEN_RDATA(7) <= \<const0>\;
  S3_AXI_GEN_RDATA(6) <= \<const0>\;
  S3_AXI_GEN_RDATA(5) <= \<const0>\;
  S3_AXI_GEN_RDATA(4) <= \<const0>\;
  S3_AXI_GEN_RDATA(3) <= \<const0>\;
  S3_AXI_GEN_RDATA(2) <= \<const0>\;
  S3_AXI_GEN_RDATA(1) <= \<const0>\;
  S3_AXI_GEN_RDATA(0) <= \<const0>\;
  S3_AXI_GEN_RID(0) <= \<const0>\;
  S3_AXI_GEN_RLAST <= \<const0>\;
  S3_AXI_GEN_RRESP(1) <= \<const0>\;
  S3_AXI_GEN_RRESP(0) <= \<const0>\;
  S3_AXI_GEN_RVALID <= \<const0>\;
  S3_AXI_GEN_WREADY <= \<const0>\;
  S3_AXI_RDATA(31) <= \<const0>\;
  S3_AXI_RDATA(30) <= \<const0>\;
  S3_AXI_RDATA(29) <= \<const0>\;
  S3_AXI_RDATA(28) <= \<const0>\;
  S3_AXI_RDATA(27) <= \<const0>\;
  S3_AXI_RDATA(26) <= \<const0>\;
  S3_AXI_RDATA(25) <= \<const0>\;
  S3_AXI_RDATA(24) <= \<const0>\;
  S3_AXI_RDATA(23) <= \<const0>\;
  S3_AXI_RDATA(22) <= \<const0>\;
  S3_AXI_RDATA(21) <= \<const0>\;
  S3_AXI_RDATA(20) <= \<const0>\;
  S3_AXI_RDATA(19) <= \<const0>\;
  S3_AXI_RDATA(18) <= \<const0>\;
  S3_AXI_RDATA(17) <= \<const0>\;
  S3_AXI_RDATA(16) <= \<const0>\;
  S3_AXI_RDATA(15) <= \<const0>\;
  S3_AXI_RDATA(14) <= \<const0>\;
  S3_AXI_RDATA(13) <= \<const0>\;
  S3_AXI_RDATA(12) <= \<const0>\;
  S3_AXI_RDATA(11) <= \<const0>\;
  S3_AXI_RDATA(10) <= \<const0>\;
  S3_AXI_RDATA(9) <= \<const0>\;
  S3_AXI_RDATA(8) <= \<const0>\;
  S3_AXI_RDATA(7) <= \<const0>\;
  S3_AXI_RDATA(6) <= \<const0>\;
  S3_AXI_RDATA(5) <= \<const0>\;
  S3_AXI_RDATA(4) <= \<const0>\;
  S3_AXI_RDATA(3) <= \<const0>\;
  S3_AXI_RDATA(2) <= \<const0>\;
  S3_AXI_RDATA(1) <= \<const0>\;
  S3_AXI_RDATA(0) <= \<const0>\;
  S3_AXI_RID(0) <= \<const0>\;
  S3_AXI_RLAST <= \<const0>\;
  S3_AXI_RRESP(1) <= \<const0>\;
  S3_AXI_RRESP(0) <= \<const0>\;
  S3_AXI_RVALID <= \<const0>\;
  S3_AXI_WREADY <= \<const0>\;
  S4_AXI_ACADDR(31) <= \<const0>\;
  S4_AXI_ACADDR(30) <= \<const0>\;
  S4_AXI_ACADDR(29) <= \<const0>\;
  S4_AXI_ACADDR(28) <= \<const0>\;
  S4_AXI_ACADDR(27) <= \<const0>\;
  S4_AXI_ACADDR(26) <= \<const0>\;
  S4_AXI_ACADDR(25) <= \<const0>\;
  S4_AXI_ACADDR(24) <= \<const0>\;
  S4_AXI_ACADDR(23) <= \<const0>\;
  S4_AXI_ACADDR(22) <= \<const0>\;
  S4_AXI_ACADDR(21) <= \<const0>\;
  S4_AXI_ACADDR(20) <= \<const0>\;
  S4_AXI_ACADDR(19) <= \<const0>\;
  S4_AXI_ACADDR(18) <= \<const0>\;
  S4_AXI_ACADDR(17) <= \<const0>\;
  S4_AXI_ACADDR(16) <= \<const0>\;
  S4_AXI_ACADDR(15) <= \<const0>\;
  S4_AXI_ACADDR(14) <= \<const0>\;
  S4_AXI_ACADDR(13) <= \<const0>\;
  S4_AXI_ACADDR(12) <= \<const0>\;
  S4_AXI_ACADDR(11) <= \<const0>\;
  S4_AXI_ACADDR(10) <= \<const0>\;
  S4_AXI_ACADDR(9) <= \<const0>\;
  S4_AXI_ACADDR(8) <= \<const0>\;
  S4_AXI_ACADDR(7) <= \<const0>\;
  S4_AXI_ACADDR(6) <= \<const0>\;
  S4_AXI_ACADDR(5) <= \<const0>\;
  S4_AXI_ACADDR(4) <= \<const0>\;
  S4_AXI_ACADDR(3) <= \<const0>\;
  S4_AXI_ACADDR(2) <= \<const0>\;
  S4_AXI_ACADDR(1) <= \<const0>\;
  S4_AXI_ACADDR(0) <= \<const0>\;
  S4_AXI_ACPROT(2) <= \<const0>\;
  S4_AXI_ACPROT(1) <= \<const0>\;
  S4_AXI_ACPROT(0) <= \<const0>\;
  S4_AXI_ACSNOOP(3) <= \<const0>\;
  S4_AXI_ACSNOOP(2) <= \<const0>\;
  S4_AXI_ACSNOOP(1) <= \<const0>\;
  S4_AXI_ACSNOOP(0) <= \<const0>\;
  S4_AXI_ACVALID <= \<const0>\;
  S4_AXI_ARREADY <= \<const0>\;
  S4_AXI_AWREADY <= \<const0>\;
  S4_AXI_BID(0) <= \<const0>\;
  S4_AXI_BRESP(1) <= \<const0>\;
  S4_AXI_BRESP(0) <= \<const0>\;
  S4_AXI_BVALID <= \<const0>\;
  S4_AXI_CDREADY <= \<const0>\;
  S4_AXI_CRREADY <= \<const0>\;
  S4_AXI_GEN_ARREADY <= \<const0>\;
  S4_AXI_GEN_AWREADY <= \<const0>\;
  S4_AXI_GEN_BID(0) <= \<const0>\;
  S4_AXI_GEN_BRESP(1) <= \<const0>\;
  S4_AXI_GEN_BRESP(0) <= \<const0>\;
  S4_AXI_GEN_BVALID <= \<const0>\;
  S4_AXI_GEN_RDATA(31) <= \<const0>\;
  S4_AXI_GEN_RDATA(30) <= \<const0>\;
  S4_AXI_GEN_RDATA(29) <= \<const0>\;
  S4_AXI_GEN_RDATA(28) <= \<const0>\;
  S4_AXI_GEN_RDATA(27) <= \<const0>\;
  S4_AXI_GEN_RDATA(26) <= \<const0>\;
  S4_AXI_GEN_RDATA(25) <= \<const0>\;
  S4_AXI_GEN_RDATA(24) <= \<const0>\;
  S4_AXI_GEN_RDATA(23) <= \<const0>\;
  S4_AXI_GEN_RDATA(22) <= \<const0>\;
  S4_AXI_GEN_RDATA(21) <= \<const0>\;
  S4_AXI_GEN_RDATA(20) <= \<const0>\;
  S4_AXI_GEN_RDATA(19) <= \<const0>\;
  S4_AXI_GEN_RDATA(18) <= \<const0>\;
  S4_AXI_GEN_RDATA(17) <= \<const0>\;
  S4_AXI_GEN_RDATA(16) <= \<const0>\;
  S4_AXI_GEN_RDATA(15) <= \<const0>\;
  S4_AXI_GEN_RDATA(14) <= \<const0>\;
  S4_AXI_GEN_RDATA(13) <= \<const0>\;
  S4_AXI_GEN_RDATA(12) <= \<const0>\;
  S4_AXI_GEN_RDATA(11) <= \<const0>\;
  S4_AXI_GEN_RDATA(10) <= \<const0>\;
  S4_AXI_GEN_RDATA(9) <= \<const0>\;
  S4_AXI_GEN_RDATA(8) <= \<const0>\;
  S4_AXI_GEN_RDATA(7) <= \<const0>\;
  S4_AXI_GEN_RDATA(6) <= \<const0>\;
  S4_AXI_GEN_RDATA(5) <= \<const0>\;
  S4_AXI_GEN_RDATA(4) <= \<const0>\;
  S4_AXI_GEN_RDATA(3) <= \<const0>\;
  S4_AXI_GEN_RDATA(2) <= \<const0>\;
  S4_AXI_GEN_RDATA(1) <= \<const0>\;
  S4_AXI_GEN_RDATA(0) <= \<const0>\;
  S4_AXI_GEN_RID(0) <= \<const0>\;
  S4_AXI_GEN_RLAST <= \<const0>\;
  S4_AXI_GEN_RRESP(1) <= \<const0>\;
  S4_AXI_GEN_RRESP(0) <= \<const0>\;
  S4_AXI_GEN_RVALID <= \<const0>\;
  S4_AXI_GEN_WREADY <= \<const0>\;
  S4_AXI_RDATA(31) <= \<const0>\;
  S4_AXI_RDATA(30) <= \<const0>\;
  S4_AXI_RDATA(29) <= \<const0>\;
  S4_AXI_RDATA(28) <= \<const0>\;
  S4_AXI_RDATA(27) <= \<const0>\;
  S4_AXI_RDATA(26) <= \<const0>\;
  S4_AXI_RDATA(25) <= \<const0>\;
  S4_AXI_RDATA(24) <= \<const0>\;
  S4_AXI_RDATA(23) <= \<const0>\;
  S4_AXI_RDATA(22) <= \<const0>\;
  S4_AXI_RDATA(21) <= \<const0>\;
  S4_AXI_RDATA(20) <= \<const0>\;
  S4_AXI_RDATA(19) <= \<const0>\;
  S4_AXI_RDATA(18) <= \<const0>\;
  S4_AXI_RDATA(17) <= \<const0>\;
  S4_AXI_RDATA(16) <= \<const0>\;
  S4_AXI_RDATA(15) <= \<const0>\;
  S4_AXI_RDATA(14) <= \<const0>\;
  S4_AXI_RDATA(13) <= \<const0>\;
  S4_AXI_RDATA(12) <= \<const0>\;
  S4_AXI_RDATA(11) <= \<const0>\;
  S4_AXI_RDATA(10) <= \<const0>\;
  S4_AXI_RDATA(9) <= \<const0>\;
  S4_AXI_RDATA(8) <= \<const0>\;
  S4_AXI_RDATA(7) <= \<const0>\;
  S4_AXI_RDATA(6) <= \<const0>\;
  S4_AXI_RDATA(5) <= \<const0>\;
  S4_AXI_RDATA(4) <= \<const0>\;
  S4_AXI_RDATA(3) <= \<const0>\;
  S4_AXI_RDATA(2) <= \<const0>\;
  S4_AXI_RDATA(1) <= \<const0>\;
  S4_AXI_RDATA(0) <= \<const0>\;
  S4_AXI_RID(0) <= \<const0>\;
  S4_AXI_RLAST <= \<const0>\;
  S4_AXI_RRESP(1) <= \<const0>\;
  S4_AXI_RRESP(0) <= \<const0>\;
  S4_AXI_RVALID <= \<const0>\;
  S4_AXI_WREADY <= \<const0>\;
  S5_AXI_ACADDR(31) <= \<const0>\;
  S5_AXI_ACADDR(30) <= \<const0>\;
  S5_AXI_ACADDR(29) <= \<const0>\;
  S5_AXI_ACADDR(28) <= \<const0>\;
  S5_AXI_ACADDR(27) <= \<const0>\;
  S5_AXI_ACADDR(26) <= \<const0>\;
  S5_AXI_ACADDR(25) <= \<const0>\;
  S5_AXI_ACADDR(24) <= \<const0>\;
  S5_AXI_ACADDR(23) <= \<const0>\;
  S5_AXI_ACADDR(22) <= \<const0>\;
  S5_AXI_ACADDR(21) <= \<const0>\;
  S5_AXI_ACADDR(20) <= \<const0>\;
  S5_AXI_ACADDR(19) <= \<const0>\;
  S5_AXI_ACADDR(18) <= \<const0>\;
  S5_AXI_ACADDR(17) <= \<const0>\;
  S5_AXI_ACADDR(16) <= \<const0>\;
  S5_AXI_ACADDR(15) <= \<const0>\;
  S5_AXI_ACADDR(14) <= \<const0>\;
  S5_AXI_ACADDR(13) <= \<const0>\;
  S5_AXI_ACADDR(12) <= \<const0>\;
  S5_AXI_ACADDR(11) <= \<const0>\;
  S5_AXI_ACADDR(10) <= \<const0>\;
  S5_AXI_ACADDR(9) <= \<const0>\;
  S5_AXI_ACADDR(8) <= \<const0>\;
  S5_AXI_ACADDR(7) <= \<const0>\;
  S5_AXI_ACADDR(6) <= \<const0>\;
  S5_AXI_ACADDR(5) <= \<const0>\;
  S5_AXI_ACADDR(4) <= \<const0>\;
  S5_AXI_ACADDR(3) <= \<const0>\;
  S5_AXI_ACADDR(2) <= \<const0>\;
  S5_AXI_ACADDR(1) <= \<const0>\;
  S5_AXI_ACADDR(0) <= \<const0>\;
  S5_AXI_ACPROT(2) <= \<const0>\;
  S5_AXI_ACPROT(1) <= \<const0>\;
  S5_AXI_ACPROT(0) <= \<const0>\;
  S5_AXI_ACSNOOP(3) <= \<const0>\;
  S5_AXI_ACSNOOP(2) <= \<const0>\;
  S5_AXI_ACSNOOP(1) <= \<const0>\;
  S5_AXI_ACSNOOP(0) <= \<const0>\;
  S5_AXI_ACVALID <= \<const0>\;
  S5_AXI_ARREADY <= \<const0>\;
  S5_AXI_AWREADY <= \<const0>\;
  S5_AXI_BID(0) <= \<const0>\;
  S5_AXI_BRESP(1) <= \<const0>\;
  S5_AXI_BRESP(0) <= \<const0>\;
  S5_AXI_BVALID <= \<const0>\;
  S5_AXI_CDREADY <= \<const0>\;
  S5_AXI_CRREADY <= \<const0>\;
  S5_AXI_GEN_ARREADY <= \<const0>\;
  S5_AXI_GEN_AWREADY <= \<const0>\;
  S5_AXI_GEN_BID(0) <= \<const0>\;
  S5_AXI_GEN_BRESP(1) <= \<const0>\;
  S5_AXI_GEN_BRESP(0) <= \<const0>\;
  S5_AXI_GEN_BVALID <= \<const0>\;
  S5_AXI_GEN_RDATA(31) <= \<const0>\;
  S5_AXI_GEN_RDATA(30) <= \<const0>\;
  S5_AXI_GEN_RDATA(29) <= \<const0>\;
  S5_AXI_GEN_RDATA(28) <= \<const0>\;
  S5_AXI_GEN_RDATA(27) <= \<const0>\;
  S5_AXI_GEN_RDATA(26) <= \<const0>\;
  S5_AXI_GEN_RDATA(25) <= \<const0>\;
  S5_AXI_GEN_RDATA(24) <= \<const0>\;
  S5_AXI_GEN_RDATA(23) <= \<const0>\;
  S5_AXI_GEN_RDATA(22) <= \<const0>\;
  S5_AXI_GEN_RDATA(21) <= \<const0>\;
  S5_AXI_GEN_RDATA(20) <= \<const0>\;
  S5_AXI_GEN_RDATA(19) <= \<const0>\;
  S5_AXI_GEN_RDATA(18) <= \<const0>\;
  S5_AXI_GEN_RDATA(17) <= \<const0>\;
  S5_AXI_GEN_RDATA(16) <= \<const0>\;
  S5_AXI_GEN_RDATA(15) <= \<const0>\;
  S5_AXI_GEN_RDATA(14) <= \<const0>\;
  S5_AXI_GEN_RDATA(13) <= \<const0>\;
  S5_AXI_GEN_RDATA(12) <= \<const0>\;
  S5_AXI_GEN_RDATA(11) <= \<const0>\;
  S5_AXI_GEN_RDATA(10) <= \<const0>\;
  S5_AXI_GEN_RDATA(9) <= \<const0>\;
  S5_AXI_GEN_RDATA(8) <= \<const0>\;
  S5_AXI_GEN_RDATA(7) <= \<const0>\;
  S5_AXI_GEN_RDATA(6) <= \<const0>\;
  S5_AXI_GEN_RDATA(5) <= \<const0>\;
  S5_AXI_GEN_RDATA(4) <= \<const0>\;
  S5_AXI_GEN_RDATA(3) <= \<const0>\;
  S5_AXI_GEN_RDATA(2) <= \<const0>\;
  S5_AXI_GEN_RDATA(1) <= \<const0>\;
  S5_AXI_GEN_RDATA(0) <= \<const0>\;
  S5_AXI_GEN_RID(0) <= \<const0>\;
  S5_AXI_GEN_RLAST <= \<const0>\;
  S5_AXI_GEN_RRESP(1) <= \<const0>\;
  S5_AXI_GEN_RRESP(0) <= \<const0>\;
  S5_AXI_GEN_RVALID <= \<const0>\;
  S5_AXI_GEN_WREADY <= \<const0>\;
  S5_AXI_RDATA(31) <= \<const0>\;
  S5_AXI_RDATA(30) <= \<const0>\;
  S5_AXI_RDATA(29) <= \<const0>\;
  S5_AXI_RDATA(28) <= \<const0>\;
  S5_AXI_RDATA(27) <= \<const0>\;
  S5_AXI_RDATA(26) <= \<const0>\;
  S5_AXI_RDATA(25) <= \<const0>\;
  S5_AXI_RDATA(24) <= \<const0>\;
  S5_AXI_RDATA(23) <= \<const0>\;
  S5_AXI_RDATA(22) <= \<const0>\;
  S5_AXI_RDATA(21) <= \<const0>\;
  S5_AXI_RDATA(20) <= \<const0>\;
  S5_AXI_RDATA(19) <= \<const0>\;
  S5_AXI_RDATA(18) <= \<const0>\;
  S5_AXI_RDATA(17) <= \<const0>\;
  S5_AXI_RDATA(16) <= \<const0>\;
  S5_AXI_RDATA(15) <= \<const0>\;
  S5_AXI_RDATA(14) <= \<const0>\;
  S5_AXI_RDATA(13) <= \<const0>\;
  S5_AXI_RDATA(12) <= \<const0>\;
  S5_AXI_RDATA(11) <= \<const0>\;
  S5_AXI_RDATA(10) <= \<const0>\;
  S5_AXI_RDATA(9) <= \<const0>\;
  S5_AXI_RDATA(8) <= \<const0>\;
  S5_AXI_RDATA(7) <= \<const0>\;
  S5_AXI_RDATA(6) <= \<const0>\;
  S5_AXI_RDATA(5) <= \<const0>\;
  S5_AXI_RDATA(4) <= \<const0>\;
  S5_AXI_RDATA(3) <= \<const0>\;
  S5_AXI_RDATA(2) <= \<const0>\;
  S5_AXI_RDATA(1) <= \<const0>\;
  S5_AXI_RDATA(0) <= \<const0>\;
  S5_AXI_RID(0) <= \<const0>\;
  S5_AXI_RLAST <= \<const0>\;
  S5_AXI_RRESP(1) <= \<const0>\;
  S5_AXI_RRESP(0) <= \<const0>\;
  S5_AXI_RVALID <= \<const0>\;
  S5_AXI_WREADY <= \<const0>\;
  S6_AXI_ACADDR(31) <= \<const0>\;
  S6_AXI_ACADDR(30) <= \<const0>\;
  S6_AXI_ACADDR(29) <= \<const0>\;
  S6_AXI_ACADDR(28) <= \<const0>\;
  S6_AXI_ACADDR(27) <= \<const0>\;
  S6_AXI_ACADDR(26) <= \<const0>\;
  S6_AXI_ACADDR(25) <= \<const0>\;
  S6_AXI_ACADDR(24) <= \<const0>\;
  S6_AXI_ACADDR(23) <= \<const0>\;
  S6_AXI_ACADDR(22) <= \<const0>\;
  S6_AXI_ACADDR(21) <= \<const0>\;
  S6_AXI_ACADDR(20) <= \<const0>\;
  S6_AXI_ACADDR(19) <= \<const0>\;
  S6_AXI_ACADDR(18) <= \<const0>\;
  S6_AXI_ACADDR(17) <= \<const0>\;
  S6_AXI_ACADDR(16) <= \<const0>\;
  S6_AXI_ACADDR(15) <= \<const0>\;
  S6_AXI_ACADDR(14) <= \<const0>\;
  S6_AXI_ACADDR(13) <= \<const0>\;
  S6_AXI_ACADDR(12) <= \<const0>\;
  S6_AXI_ACADDR(11) <= \<const0>\;
  S6_AXI_ACADDR(10) <= \<const0>\;
  S6_AXI_ACADDR(9) <= \<const0>\;
  S6_AXI_ACADDR(8) <= \<const0>\;
  S6_AXI_ACADDR(7) <= \<const0>\;
  S6_AXI_ACADDR(6) <= \<const0>\;
  S6_AXI_ACADDR(5) <= \<const0>\;
  S6_AXI_ACADDR(4) <= \<const0>\;
  S6_AXI_ACADDR(3) <= \<const0>\;
  S6_AXI_ACADDR(2) <= \<const0>\;
  S6_AXI_ACADDR(1) <= \<const0>\;
  S6_AXI_ACADDR(0) <= \<const0>\;
  S6_AXI_ACPROT(2) <= \<const0>\;
  S6_AXI_ACPROT(1) <= \<const0>\;
  S6_AXI_ACPROT(0) <= \<const0>\;
  S6_AXI_ACSNOOP(3) <= \<const0>\;
  S6_AXI_ACSNOOP(2) <= \<const0>\;
  S6_AXI_ACSNOOP(1) <= \<const0>\;
  S6_AXI_ACSNOOP(0) <= \<const0>\;
  S6_AXI_ACVALID <= \<const0>\;
  S6_AXI_ARREADY <= \<const0>\;
  S6_AXI_AWREADY <= \<const0>\;
  S6_AXI_BID(0) <= \<const0>\;
  S6_AXI_BRESP(1) <= \<const0>\;
  S6_AXI_BRESP(0) <= \<const0>\;
  S6_AXI_BVALID <= \<const0>\;
  S6_AXI_CDREADY <= \<const0>\;
  S6_AXI_CRREADY <= \<const0>\;
  S6_AXI_GEN_ARREADY <= \<const0>\;
  S6_AXI_GEN_AWREADY <= \<const0>\;
  S6_AXI_GEN_BID(0) <= \<const0>\;
  S6_AXI_GEN_BRESP(1) <= \<const0>\;
  S6_AXI_GEN_BRESP(0) <= \<const0>\;
  S6_AXI_GEN_BVALID <= \<const0>\;
  S6_AXI_GEN_RDATA(31) <= \<const0>\;
  S6_AXI_GEN_RDATA(30) <= \<const0>\;
  S6_AXI_GEN_RDATA(29) <= \<const0>\;
  S6_AXI_GEN_RDATA(28) <= \<const0>\;
  S6_AXI_GEN_RDATA(27) <= \<const0>\;
  S6_AXI_GEN_RDATA(26) <= \<const0>\;
  S6_AXI_GEN_RDATA(25) <= \<const0>\;
  S6_AXI_GEN_RDATA(24) <= \<const0>\;
  S6_AXI_GEN_RDATA(23) <= \<const0>\;
  S6_AXI_GEN_RDATA(22) <= \<const0>\;
  S6_AXI_GEN_RDATA(21) <= \<const0>\;
  S6_AXI_GEN_RDATA(20) <= \<const0>\;
  S6_AXI_GEN_RDATA(19) <= \<const0>\;
  S6_AXI_GEN_RDATA(18) <= \<const0>\;
  S6_AXI_GEN_RDATA(17) <= \<const0>\;
  S6_AXI_GEN_RDATA(16) <= \<const0>\;
  S6_AXI_GEN_RDATA(15) <= \<const0>\;
  S6_AXI_GEN_RDATA(14) <= \<const0>\;
  S6_AXI_GEN_RDATA(13) <= \<const0>\;
  S6_AXI_GEN_RDATA(12) <= \<const0>\;
  S6_AXI_GEN_RDATA(11) <= \<const0>\;
  S6_AXI_GEN_RDATA(10) <= \<const0>\;
  S6_AXI_GEN_RDATA(9) <= \<const0>\;
  S6_AXI_GEN_RDATA(8) <= \<const0>\;
  S6_AXI_GEN_RDATA(7) <= \<const0>\;
  S6_AXI_GEN_RDATA(6) <= \<const0>\;
  S6_AXI_GEN_RDATA(5) <= \<const0>\;
  S6_AXI_GEN_RDATA(4) <= \<const0>\;
  S6_AXI_GEN_RDATA(3) <= \<const0>\;
  S6_AXI_GEN_RDATA(2) <= \<const0>\;
  S6_AXI_GEN_RDATA(1) <= \<const0>\;
  S6_AXI_GEN_RDATA(0) <= \<const0>\;
  S6_AXI_GEN_RID(0) <= \<const0>\;
  S6_AXI_GEN_RLAST <= \<const0>\;
  S6_AXI_GEN_RRESP(1) <= \<const0>\;
  S6_AXI_GEN_RRESP(0) <= \<const0>\;
  S6_AXI_GEN_RVALID <= \<const0>\;
  S6_AXI_GEN_WREADY <= \<const0>\;
  S6_AXI_RDATA(31) <= \<const0>\;
  S6_AXI_RDATA(30) <= \<const0>\;
  S6_AXI_RDATA(29) <= \<const0>\;
  S6_AXI_RDATA(28) <= \<const0>\;
  S6_AXI_RDATA(27) <= \<const0>\;
  S6_AXI_RDATA(26) <= \<const0>\;
  S6_AXI_RDATA(25) <= \<const0>\;
  S6_AXI_RDATA(24) <= \<const0>\;
  S6_AXI_RDATA(23) <= \<const0>\;
  S6_AXI_RDATA(22) <= \<const0>\;
  S6_AXI_RDATA(21) <= \<const0>\;
  S6_AXI_RDATA(20) <= \<const0>\;
  S6_AXI_RDATA(19) <= \<const0>\;
  S6_AXI_RDATA(18) <= \<const0>\;
  S6_AXI_RDATA(17) <= \<const0>\;
  S6_AXI_RDATA(16) <= \<const0>\;
  S6_AXI_RDATA(15) <= \<const0>\;
  S6_AXI_RDATA(14) <= \<const0>\;
  S6_AXI_RDATA(13) <= \<const0>\;
  S6_AXI_RDATA(12) <= \<const0>\;
  S6_AXI_RDATA(11) <= \<const0>\;
  S6_AXI_RDATA(10) <= \<const0>\;
  S6_AXI_RDATA(9) <= \<const0>\;
  S6_AXI_RDATA(8) <= \<const0>\;
  S6_AXI_RDATA(7) <= \<const0>\;
  S6_AXI_RDATA(6) <= \<const0>\;
  S6_AXI_RDATA(5) <= \<const0>\;
  S6_AXI_RDATA(4) <= \<const0>\;
  S6_AXI_RDATA(3) <= \<const0>\;
  S6_AXI_RDATA(2) <= \<const0>\;
  S6_AXI_RDATA(1) <= \<const0>\;
  S6_AXI_RDATA(0) <= \<const0>\;
  S6_AXI_RID(0) <= \<const0>\;
  S6_AXI_RLAST <= \<const0>\;
  S6_AXI_RRESP(1) <= \<const0>\;
  S6_AXI_RRESP(0) <= \<const0>\;
  S6_AXI_RVALID <= \<const0>\;
  S6_AXI_WREADY <= \<const0>\;
  S7_AXI_ACADDR(31) <= \<const0>\;
  S7_AXI_ACADDR(30) <= \<const0>\;
  S7_AXI_ACADDR(29) <= \<const0>\;
  S7_AXI_ACADDR(28) <= \<const0>\;
  S7_AXI_ACADDR(27) <= \<const0>\;
  S7_AXI_ACADDR(26) <= \<const0>\;
  S7_AXI_ACADDR(25) <= \<const0>\;
  S7_AXI_ACADDR(24) <= \<const0>\;
  S7_AXI_ACADDR(23) <= \<const0>\;
  S7_AXI_ACADDR(22) <= \<const0>\;
  S7_AXI_ACADDR(21) <= \<const0>\;
  S7_AXI_ACADDR(20) <= \<const0>\;
  S7_AXI_ACADDR(19) <= \<const0>\;
  S7_AXI_ACADDR(18) <= \<const0>\;
  S7_AXI_ACADDR(17) <= \<const0>\;
  S7_AXI_ACADDR(16) <= \<const0>\;
  S7_AXI_ACADDR(15) <= \<const0>\;
  S7_AXI_ACADDR(14) <= \<const0>\;
  S7_AXI_ACADDR(13) <= \<const0>\;
  S7_AXI_ACADDR(12) <= \<const0>\;
  S7_AXI_ACADDR(11) <= \<const0>\;
  S7_AXI_ACADDR(10) <= \<const0>\;
  S7_AXI_ACADDR(9) <= \<const0>\;
  S7_AXI_ACADDR(8) <= \<const0>\;
  S7_AXI_ACADDR(7) <= \<const0>\;
  S7_AXI_ACADDR(6) <= \<const0>\;
  S7_AXI_ACADDR(5) <= \<const0>\;
  S7_AXI_ACADDR(4) <= \<const0>\;
  S7_AXI_ACADDR(3) <= \<const0>\;
  S7_AXI_ACADDR(2) <= \<const0>\;
  S7_AXI_ACADDR(1) <= \<const0>\;
  S7_AXI_ACADDR(0) <= \<const0>\;
  S7_AXI_ACPROT(2) <= \<const0>\;
  S7_AXI_ACPROT(1) <= \<const0>\;
  S7_AXI_ACPROT(0) <= \<const0>\;
  S7_AXI_ACSNOOP(3) <= \<const0>\;
  S7_AXI_ACSNOOP(2) <= \<const0>\;
  S7_AXI_ACSNOOP(1) <= \<const0>\;
  S7_AXI_ACSNOOP(0) <= \<const0>\;
  S7_AXI_ACVALID <= \<const0>\;
  S7_AXI_ARREADY <= \<const0>\;
  S7_AXI_AWREADY <= \<const0>\;
  S7_AXI_BID(0) <= \<const0>\;
  S7_AXI_BRESP(1) <= \<const0>\;
  S7_AXI_BRESP(0) <= \<const0>\;
  S7_AXI_BVALID <= \<const0>\;
  S7_AXI_CDREADY <= \<const0>\;
  S7_AXI_CRREADY <= \<const0>\;
  S7_AXI_GEN_ARREADY <= \<const0>\;
  S7_AXI_GEN_AWREADY <= \<const0>\;
  S7_AXI_GEN_BID(0) <= \<const0>\;
  S7_AXI_GEN_BRESP(1) <= \<const0>\;
  S7_AXI_GEN_BRESP(0) <= \<const0>\;
  S7_AXI_GEN_BVALID <= \<const0>\;
  S7_AXI_GEN_RDATA(31) <= \<const0>\;
  S7_AXI_GEN_RDATA(30) <= \<const0>\;
  S7_AXI_GEN_RDATA(29) <= \<const0>\;
  S7_AXI_GEN_RDATA(28) <= \<const0>\;
  S7_AXI_GEN_RDATA(27) <= \<const0>\;
  S7_AXI_GEN_RDATA(26) <= \<const0>\;
  S7_AXI_GEN_RDATA(25) <= \<const0>\;
  S7_AXI_GEN_RDATA(24) <= \<const0>\;
  S7_AXI_GEN_RDATA(23) <= \<const0>\;
  S7_AXI_GEN_RDATA(22) <= \<const0>\;
  S7_AXI_GEN_RDATA(21) <= \<const0>\;
  S7_AXI_GEN_RDATA(20) <= \<const0>\;
  S7_AXI_GEN_RDATA(19) <= \<const0>\;
  S7_AXI_GEN_RDATA(18) <= \<const0>\;
  S7_AXI_GEN_RDATA(17) <= \<const0>\;
  S7_AXI_GEN_RDATA(16) <= \<const0>\;
  S7_AXI_GEN_RDATA(15) <= \<const0>\;
  S7_AXI_GEN_RDATA(14) <= \<const0>\;
  S7_AXI_GEN_RDATA(13) <= \<const0>\;
  S7_AXI_GEN_RDATA(12) <= \<const0>\;
  S7_AXI_GEN_RDATA(11) <= \<const0>\;
  S7_AXI_GEN_RDATA(10) <= \<const0>\;
  S7_AXI_GEN_RDATA(9) <= \<const0>\;
  S7_AXI_GEN_RDATA(8) <= \<const0>\;
  S7_AXI_GEN_RDATA(7) <= \<const0>\;
  S7_AXI_GEN_RDATA(6) <= \<const0>\;
  S7_AXI_GEN_RDATA(5) <= \<const0>\;
  S7_AXI_GEN_RDATA(4) <= \<const0>\;
  S7_AXI_GEN_RDATA(3) <= \<const0>\;
  S7_AXI_GEN_RDATA(2) <= \<const0>\;
  S7_AXI_GEN_RDATA(1) <= \<const0>\;
  S7_AXI_GEN_RDATA(0) <= \<const0>\;
  S7_AXI_GEN_RID(0) <= \<const0>\;
  S7_AXI_GEN_RLAST <= \<const0>\;
  S7_AXI_GEN_RRESP(1) <= \<const0>\;
  S7_AXI_GEN_RRESP(0) <= \<const0>\;
  S7_AXI_GEN_RVALID <= \<const0>\;
  S7_AXI_GEN_WREADY <= \<const0>\;
  S7_AXI_RDATA(31) <= \<const0>\;
  S7_AXI_RDATA(30) <= \<const0>\;
  S7_AXI_RDATA(29) <= \<const0>\;
  S7_AXI_RDATA(28) <= \<const0>\;
  S7_AXI_RDATA(27) <= \<const0>\;
  S7_AXI_RDATA(26) <= \<const0>\;
  S7_AXI_RDATA(25) <= \<const0>\;
  S7_AXI_RDATA(24) <= \<const0>\;
  S7_AXI_RDATA(23) <= \<const0>\;
  S7_AXI_RDATA(22) <= \<const0>\;
  S7_AXI_RDATA(21) <= \<const0>\;
  S7_AXI_RDATA(20) <= \<const0>\;
  S7_AXI_RDATA(19) <= \<const0>\;
  S7_AXI_RDATA(18) <= \<const0>\;
  S7_AXI_RDATA(17) <= \<const0>\;
  S7_AXI_RDATA(16) <= \<const0>\;
  S7_AXI_RDATA(15) <= \<const0>\;
  S7_AXI_RDATA(14) <= \<const0>\;
  S7_AXI_RDATA(13) <= \<const0>\;
  S7_AXI_RDATA(12) <= \<const0>\;
  S7_AXI_RDATA(11) <= \<const0>\;
  S7_AXI_RDATA(10) <= \<const0>\;
  S7_AXI_RDATA(9) <= \<const0>\;
  S7_AXI_RDATA(8) <= \<const0>\;
  S7_AXI_RDATA(7) <= \<const0>\;
  S7_AXI_RDATA(6) <= \<const0>\;
  S7_AXI_RDATA(5) <= \<const0>\;
  S7_AXI_RDATA(4) <= \<const0>\;
  S7_AXI_RDATA(3) <= \<const0>\;
  S7_AXI_RDATA(2) <= \<const0>\;
  S7_AXI_RDATA(1) <= \<const0>\;
  S7_AXI_RDATA(0) <= \<const0>\;
  S7_AXI_RID(0) <= \<const0>\;
  S7_AXI_RLAST <= \<const0>\;
  S7_AXI_RRESP(1) <= \<const0>\;
  S7_AXI_RRESP(0) <= \<const0>\;
  S7_AXI_RVALID <= \<const0>\;
  S7_AXI_WREADY <= \<const0>\;
  S8_AXI_ACADDR(31) <= \<const0>\;
  S8_AXI_ACADDR(30) <= \<const0>\;
  S8_AXI_ACADDR(29) <= \<const0>\;
  S8_AXI_ACADDR(28) <= \<const0>\;
  S8_AXI_ACADDR(27) <= \<const0>\;
  S8_AXI_ACADDR(26) <= \<const0>\;
  S8_AXI_ACADDR(25) <= \<const0>\;
  S8_AXI_ACADDR(24) <= \<const0>\;
  S8_AXI_ACADDR(23) <= \<const0>\;
  S8_AXI_ACADDR(22) <= \<const0>\;
  S8_AXI_ACADDR(21) <= \<const0>\;
  S8_AXI_ACADDR(20) <= \<const0>\;
  S8_AXI_ACADDR(19) <= \<const0>\;
  S8_AXI_ACADDR(18) <= \<const0>\;
  S8_AXI_ACADDR(17) <= \<const0>\;
  S8_AXI_ACADDR(16) <= \<const0>\;
  S8_AXI_ACADDR(15) <= \<const0>\;
  S8_AXI_ACADDR(14) <= \<const0>\;
  S8_AXI_ACADDR(13) <= \<const0>\;
  S8_AXI_ACADDR(12) <= \<const0>\;
  S8_AXI_ACADDR(11) <= \<const0>\;
  S8_AXI_ACADDR(10) <= \<const0>\;
  S8_AXI_ACADDR(9) <= \<const0>\;
  S8_AXI_ACADDR(8) <= \<const0>\;
  S8_AXI_ACADDR(7) <= \<const0>\;
  S8_AXI_ACADDR(6) <= \<const0>\;
  S8_AXI_ACADDR(5) <= \<const0>\;
  S8_AXI_ACADDR(4) <= \<const0>\;
  S8_AXI_ACADDR(3) <= \<const0>\;
  S8_AXI_ACADDR(2) <= \<const0>\;
  S8_AXI_ACADDR(1) <= \<const0>\;
  S8_AXI_ACADDR(0) <= \<const0>\;
  S8_AXI_ACPROT(2) <= \<const0>\;
  S8_AXI_ACPROT(1) <= \<const0>\;
  S8_AXI_ACPROT(0) <= \<const0>\;
  S8_AXI_ACSNOOP(3) <= \<const0>\;
  S8_AXI_ACSNOOP(2) <= \<const0>\;
  S8_AXI_ACSNOOP(1) <= \<const0>\;
  S8_AXI_ACSNOOP(0) <= \<const0>\;
  S8_AXI_ACVALID <= \<const0>\;
  S8_AXI_ARREADY <= \<const0>\;
  S8_AXI_AWREADY <= \<const0>\;
  S8_AXI_BID(0) <= \<const0>\;
  S8_AXI_BRESP(1) <= \<const0>\;
  S8_AXI_BRESP(0) <= \<const0>\;
  S8_AXI_BVALID <= \<const0>\;
  S8_AXI_CDREADY <= \<const0>\;
  S8_AXI_CRREADY <= \<const0>\;
  S8_AXI_GEN_ARREADY <= \<const0>\;
  S8_AXI_GEN_AWREADY <= \<const0>\;
  S8_AXI_GEN_BID(0) <= \<const0>\;
  S8_AXI_GEN_BRESP(1) <= \<const0>\;
  S8_AXI_GEN_BRESP(0) <= \<const0>\;
  S8_AXI_GEN_BVALID <= \<const0>\;
  S8_AXI_GEN_RDATA(31) <= \<const0>\;
  S8_AXI_GEN_RDATA(30) <= \<const0>\;
  S8_AXI_GEN_RDATA(29) <= \<const0>\;
  S8_AXI_GEN_RDATA(28) <= \<const0>\;
  S8_AXI_GEN_RDATA(27) <= \<const0>\;
  S8_AXI_GEN_RDATA(26) <= \<const0>\;
  S8_AXI_GEN_RDATA(25) <= \<const0>\;
  S8_AXI_GEN_RDATA(24) <= \<const0>\;
  S8_AXI_GEN_RDATA(23) <= \<const0>\;
  S8_AXI_GEN_RDATA(22) <= \<const0>\;
  S8_AXI_GEN_RDATA(21) <= \<const0>\;
  S8_AXI_GEN_RDATA(20) <= \<const0>\;
  S8_AXI_GEN_RDATA(19) <= \<const0>\;
  S8_AXI_GEN_RDATA(18) <= \<const0>\;
  S8_AXI_GEN_RDATA(17) <= \<const0>\;
  S8_AXI_GEN_RDATA(16) <= \<const0>\;
  S8_AXI_GEN_RDATA(15) <= \<const0>\;
  S8_AXI_GEN_RDATA(14) <= \<const0>\;
  S8_AXI_GEN_RDATA(13) <= \<const0>\;
  S8_AXI_GEN_RDATA(12) <= \<const0>\;
  S8_AXI_GEN_RDATA(11) <= \<const0>\;
  S8_AXI_GEN_RDATA(10) <= \<const0>\;
  S8_AXI_GEN_RDATA(9) <= \<const0>\;
  S8_AXI_GEN_RDATA(8) <= \<const0>\;
  S8_AXI_GEN_RDATA(7) <= \<const0>\;
  S8_AXI_GEN_RDATA(6) <= \<const0>\;
  S8_AXI_GEN_RDATA(5) <= \<const0>\;
  S8_AXI_GEN_RDATA(4) <= \<const0>\;
  S8_AXI_GEN_RDATA(3) <= \<const0>\;
  S8_AXI_GEN_RDATA(2) <= \<const0>\;
  S8_AXI_GEN_RDATA(1) <= \<const0>\;
  S8_AXI_GEN_RDATA(0) <= \<const0>\;
  S8_AXI_GEN_RID(0) <= \<const0>\;
  S8_AXI_GEN_RLAST <= \<const0>\;
  S8_AXI_GEN_RRESP(1) <= \<const0>\;
  S8_AXI_GEN_RRESP(0) <= \<const0>\;
  S8_AXI_GEN_RVALID <= \<const0>\;
  S8_AXI_GEN_WREADY <= \<const0>\;
  S8_AXI_RDATA(31) <= \<const0>\;
  S8_AXI_RDATA(30) <= \<const0>\;
  S8_AXI_RDATA(29) <= \<const0>\;
  S8_AXI_RDATA(28) <= \<const0>\;
  S8_AXI_RDATA(27) <= \<const0>\;
  S8_AXI_RDATA(26) <= \<const0>\;
  S8_AXI_RDATA(25) <= \<const0>\;
  S8_AXI_RDATA(24) <= \<const0>\;
  S8_AXI_RDATA(23) <= \<const0>\;
  S8_AXI_RDATA(22) <= \<const0>\;
  S8_AXI_RDATA(21) <= \<const0>\;
  S8_AXI_RDATA(20) <= \<const0>\;
  S8_AXI_RDATA(19) <= \<const0>\;
  S8_AXI_RDATA(18) <= \<const0>\;
  S8_AXI_RDATA(17) <= \<const0>\;
  S8_AXI_RDATA(16) <= \<const0>\;
  S8_AXI_RDATA(15) <= \<const0>\;
  S8_AXI_RDATA(14) <= \<const0>\;
  S8_AXI_RDATA(13) <= \<const0>\;
  S8_AXI_RDATA(12) <= \<const0>\;
  S8_AXI_RDATA(11) <= \<const0>\;
  S8_AXI_RDATA(10) <= \<const0>\;
  S8_AXI_RDATA(9) <= \<const0>\;
  S8_AXI_RDATA(8) <= \<const0>\;
  S8_AXI_RDATA(7) <= \<const0>\;
  S8_AXI_RDATA(6) <= \<const0>\;
  S8_AXI_RDATA(5) <= \<const0>\;
  S8_AXI_RDATA(4) <= \<const0>\;
  S8_AXI_RDATA(3) <= \<const0>\;
  S8_AXI_RDATA(2) <= \<const0>\;
  S8_AXI_RDATA(1) <= \<const0>\;
  S8_AXI_RDATA(0) <= \<const0>\;
  S8_AXI_RID(0) <= \<const0>\;
  S8_AXI_RLAST <= \<const0>\;
  S8_AXI_RRESP(1) <= \<const0>\;
  S8_AXI_RRESP(0) <= \<const0>\;
  S8_AXI_RVALID <= \<const0>\;
  S8_AXI_WREADY <= \<const0>\;
  S9_AXI_ACADDR(31) <= \<const0>\;
  S9_AXI_ACADDR(30) <= \<const0>\;
  S9_AXI_ACADDR(29) <= \<const0>\;
  S9_AXI_ACADDR(28) <= \<const0>\;
  S9_AXI_ACADDR(27) <= \<const0>\;
  S9_AXI_ACADDR(26) <= \<const0>\;
  S9_AXI_ACADDR(25) <= \<const0>\;
  S9_AXI_ACADDR(24) <= \<const0>\;
  S9_AXI_ACADDR(23) <= \<const0>\;
  S9_AXI_ACADDR(22) <= \<const0>\;
  S9_AXI_ACADDR(21) <= \<const0>\;
  S9_AXI_ACADDR(20) <= \<const0>\;
  S9_AXI_ACADDR(19) <= \<const0>\;
  S9_AXI_ACADDR(18) <= \<const0>\;
  S9_AXI_ACADDR(17) <= \<const0>\;
  S9_AXI_ACADDR(16) <= \<const0>\;
  S9_AXI_ACADDR(15) <= \<const0>\;
  S9_AXI_ACADDR(14) <= \<const0>\;
  S9_AXI_ACADDR(13) <= \<const0>\;
  S9_AXI_ACADDR(12) <= \<const0>\;
  S9_AXI_ACADDR(11) <= \<const0>\;
  S9_AXI_ACADDR(10) <= \<const0>\;
  S9_AXI_ACADDR(9) <= \<const0>\;
  S9_AXI_ACADDR(8) <= \<const0>\;
  S9_AXI_ACADDR(7) <= \<const0>\;
  S9_AXI_ACADDR(6) <= \<const0>\;
  S9_AXI_ACADDR(5) <= \<const0>\;
  S9_AXI_ACADDR(4) <= \<const0>\;
  S9_AXI_ACADDR(3) <= \<const0>\;
  S9_AXI_ACADDR(2) <= \<const0>\;
  S9_AXI_ACADDR(1) <= \<const0>\;
  S9_AXI_ACADDR(0) <= \<const0>\;
  S9_AXI_ACPROT(2) <= \<const0>\;
  S9_AXI_ACPROT(1) <= \<const0>\;
  S9_AXI_ACPROT(0) <= \<const0>\;
  S9_AXI_ACSNOOP(3) <= \<const0>\;
  S9_AXI_ACSNOOP(2) <= \<const0>\;
  S9_AXI_ACSNOOP(1) <= \<const0>\;
  S9_AXI_ACSNOOP(0) <= \<const0>\;
  S9_AXI_ACVALID <= \<const0>\;
  S9_AXI_ARREADY <= \<const0>\;
  S9_AXI_AWREADY <= \<const0>\;
  S9_AXI_BID(0) <= \<const0>\;
  S9_AXI_BRESP(1) <= \<const0>\;
  S9_AXI_BRESP(0) <= \<const0>\;
  S9_AXI_BVALID <= \<const0>\;
  S9_AXI_CDREADY <= \<const0>\;
  S9_AXI_CRREADY <= \<const0>\;
  S9_AXI_GEN_ARREADY <= \<const0>\;
  S9_AXI_GEN_AWREADY <= \<const0>\;
  S9_AXI_GEN_BID(0) <= \<const0>\;
  S9_AXI_GEN_BRESP(1) <= \<const0>\;
  S9_AXI_GEN_BRESP(0) <= \<const0>\;
  S9_AXI_GEN_BVALID <= \<const0>\;
  S9_AXI_GEN_RDATA(31) <= \<const0>\;
  S9_AXI_GEN_RDATA(30) <= \<const0>\;
  S9_AXI_GEN_RDATA(29) <= \<const0>\;
  S9_AXI_GEN_RDATA(28) <= \<const0>\;
  S9_AXI_GEN_RDATA(27) <= \<const0>\;
  S9_AXI_GEN_RDATA(26) <= \<const0>\;
  S9_AXI_GEN_RDATA(25) <= \<const0>\;
  S9_AXI_GEN_RDATA(24) <= \<const0>\;
  S9_AXI_GEN_RDATA(23) <= \<const0>\;
  S9_AXI_GEN_RDATA(22) <= \<const0>\;
  S9_AXI_GEN_RDATA(21) <= \<const0>\;
  S9_AXI_GEN_RDATA(20) <= \<const0>\;
  S9_AXI_GEN_RDATA(19) <= \<const0>\;
  S9_AXI_GEN_RDATA(18) <= \<const0>\;
  S9_AXI_GEN_RDATA(17) <= \<const0>\;
  S9_AXI_GEN_RDATA(16) <= \<const0>\;
  S9_AXI_GEN_RDATA(15) <= \<const0>\;
  S9_AXI_GEN_RDATA(14) <= \<const0>\;
  S9_AXI_GEN_RDATA(13) <= \<const0>\;
  S9_AXI_GEN_RDATA(12) <= \<const0>\;
  S9_AXI_GEN_RDATA(11) <= \<const0>\;
  S9_AXI_GEN_RDATA(10) <= \<const0>\;
  S9_AXI_GEN_RDATA(9) <= \<const0>\;
  S9_AXI_GEN_RDATA(8) <= \<const0>\;
  S9_AXI_GEN_RDATA(7) <= \<const0>\;
  S9_AXI_GEN_RDATA(6) <= \<const0>\;
  S9_AXI_GEN_RDATA(5) <= \<const0>\;
  S9_AXI_GEN_RDATA(4) <= \<const0>\;
  S9_AXI_GEN_RDATA(3) <= \<const0>\;
  S9_AXI_GEN_RDATA(2) <= \<const0>\;
  S9_AXI_GEN_RDATA(1) <= \<const0>\;
  S9_AXI_GEN_RDATA(0) <= \<const0>\;
  S9_AXI_GEN_RID(0) <= \<const0>\;
  S9_AXI_GEN_RLAST <= \<const0>\;
  S9_AXI_GEN_RRESP(1) <= \<const0>\;
  S9_AXI_GEN_RRESP(0) <= \<const0>\;
  S9_AXI_GEN_RVALID <= \<const0>\;
  S9_AXI_GEN_WREADY <= \<const0>\;
  S9_AXI_RDATA(31) <= \<const0>\;
  S9_AXI_RDATA(30) <= \<const0>\;
  S9_AXI_RDATA(29) <= \<const0>\;
  S9_AXI_RDATA(28) <= \<const0>\;
  S9_AXI_RDATA(27) <= \<const0>\;
  S9_AXI_RDATA(26) <= \<const0>\;
  S9_AXI_RDATA(25) <= \<const0>\;
  S9_AXI_RDATA(24) <= \<const0>\;
  S9_AXI_RDATA(23) <= \<const0>\;
  S9_AXI_RDATA(22) <= \<const0>\;
  S9_AXI_RDATA(21) <= \<const0>\;
  S9_AXI_RDATA(20) <= \<const0>\;
  S9_AXI_RDATA(19) <= \<const0>\;
  S9_AXI_RDATA(18) <= \<const0>\;
  S9_AXI_RDATA(17) <= \<const0>\;
  S9_AXI_RDATA(16) <= \<const0>\;
  S9_AXI_RDATA(15) <= \<const0>\;
  S9_AXI_RDATA(14) <= \<const0>\;
  S9_AXI_RDATA(13) <= \<const0>\;
  S9_AXI_RDATA(12) <= \<const0>\;
  S9_AXI_RDATA(11) <= \<const0>\;
  S9_AXI_RDATA(10) <= \<const0>\;
  S9_AXI_RDATA(9) <= \<const0>\;
  S9_AXI_RDATA(8) <= \<const0>\;
  S9_AXI_RDATA(7) <= \<const0>\;
  S9_AXI_RDATA(6) <= \<const0>\;
  S9_AXI_RDATA(5) <= \<const0>\;
  S9_AXI_RDATA(4) <= \<const0>\;
  S9_AXI_RDATA(3) <= \<const0>\;
  S9_AXI_RDATA(2) <= \<const0>\;
  S9_AXI_RDATA(1) <= \<const0>\;
  S9_AXI_RDATA(0) <= \<const0>\;
  S9_AXI_RID(0) <= \<const0>\;
  S9_AXI_RLAST <= \<const0>\;
  S9_AXI_RRESP(1) <= \<const0>\;
  S9_AXI_RRESP(0) <= \<const0>\;
  S9_AXI_RVALID <= \<const0>\;
  S9_AXI_WREADY <= \<const0>\;
  S_AXI_CTRL_ARREADY <= \<const0>\;
  S_AXI_CTRL_AWREADY <= \<const0>\;
  S_AXI_CTRL_BRESP(1) <= \<const0>\;
  S_AXI_CTRL_BRESP(0) <= \<const0>\;
  S_AXI_CTRL_BVALID <= \<const0>\;
  S_AXI_CTRL_RDATA(31) <= \<const0>\;
  S_AXI_CTRL_RDATA(30) <= \<const0>\;
  S_AXI_CTRL_RDATA(29) <= \<const0>\;
  S_AXI_CTRL_RDATA(28) <= \<const0>\;
  S_AXI_CTRL_RDATA(27) <= \<const0>\;
  S_AXI_CTRL_RDATA(26) <= \<const0>\;
  S_AXI_CTRL_RDATA(25) <= \<const0>\;
  S_AXI_CTRL_RDATA(24) <= \<const0>\;
  S_AXI_CTRL_RDATA(23) <= \<const0>\;
  S_AXI_CTRL_RDATA(22) <= \<const0>\;
  S_AXI_CTRL_RDATA(21) <= \<const0>\;
  S_AXI_CTRL_RDATA(20) <= \<const0>\;
  S_AXI_CTRL_RDATA(19) <= \<const0>\;
  S_AXI_CTRL_RDATA(18) <= \<const0>\;
  S_AXI_CTRL_RDATA(17) <= \<const0>\;
  S_AXI_CTRL_RDATA(16) <= \<const0>\;
  S_AXI_CTRL_RDATA(15) <= \<const0>\;
  S_AXI_CTRL_RDATA(14) <= \<const0>\;
  S_AXI_CTRL_RDATA(13) <= \<const0>\;
  S_AXI_CTRL_RDATA(12) <= \<const0>\;
  S_AXI_CTRL_RDATA(11) <= \<const0>\;
  S_AXI_CTRL_RDATA(10) <= \<const0>\;
  S_AXI_CTRL_RDATA(9) <= \<const0>\;
  S_AXI_CTRL_RDATA(8) <= \<const0>\;
  S_AXI_CTRL_RDATA(7) <= \<const0>\;
  S_AXI_CTRL_RDATA(6) <= \<const0>\;
  S_AXI_CTRL_RDATA(5) <= \<const0>\;
  S_AXI_CTRL_RDATA(4) <= \<const0>\;
  S_AXI_CTRL_RDATA(3) <= \<const0>\;
  S_AXI_CTRL_RDATA(2) <= \<const0>\;
  S_AXI_CTRL_RDATA(1) <= \<const0>\;
  S_AXI_CTRL_RDATA(0) <= \<const0>\;
  S_AXI_CTRL_RRESP(1) <= \<const0>\;
  S_AXI_CTRL_RRESP(0) <= \<const0>\;
  S_AXI_CTRL_RVALID <= \<const0>\;
  S_AXI_CTRL_WREADY <= \<const0>\;
ARESET_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => ARESETN,
      O => ARESET_i_1_n_0
    );
ARESET_reg: unisim.vcomponents.FDRE
     port map (
      C => ACLK,
      CE => '1',
      D => ARESET_i_1_n_0,
      Q => ARESET,
      R => '0'
    );
AXI_Ctrl: entity work.design_1_system_cache_0_0_sc_s_axi_ctrl_interface
     port map (
      A => \Gen_Block[0].ARB/A\,
      ACLK => ACLK,
      ARESET => ARESET,
      E(0) => ctrl_init_last0,
      Q => \Gen_Block[0].ARB/ARESET_I\,
      \arb_access_i_reg[Valid]\ => AXI_Ctrl_n_4,
      \ctrl_access[Addr]\(8 downto 0) => \ctrl_access[Addr]\(14 downto 6),
      \ctrl_access[Internal_Cmd]\ => \ctrl_access[Internal_Cmd]\,
      \ctrl_access[Size]\(0) => \ctrl_access[Size]\(1),
      ctrl_init_done_i => ctrl_init_done_i,
      ctrl_ready => ctrl_ready
    );
BE: entity work.design_1_system_cache_0_0_sc_back_end
     port map (
      A(0) => \CB/Gen_Master_Ports[0].TransOrd/w_read_fifo_addr\(3),
      ACLK => ACLK,
      ARESET => ARESET,
      E(0) => \CB/Gen_Master_Ports[0].TransOrd/refresh_pending_write\,
      M0_AXI_ARADDR(31 downto 0) => M0_AXI_ARADDR(31 downto 0),
      M0_AXI_ARBURST(1 downto 0) => M0_AXI_ARBURST(1 downto 0),
      M0_AXI_ARLEN(7 downto 0) => M0_AXI_ARLEN(7 downto 0),
      M0_AXI_ARPROT(0) => \^m0_axi_arprot\(1),
      M0_AXI_ARREADY => M0_AXI_ARREADY,
      M0_AXI_ARSIZE(2 downto 0) => M0_AXI_ARSIZE(2 downto 0),
      M0_AXI_ARVALID => M0_AXI_ARVALID,
      M0_AXI_AWADDR(31 downto 0) => M0_AXI_AWADDR(31 downto 0),
      M0_AXI_AWBURST(1 downto 0) => M0_AXI_AWBURST(1 downto 0),
      M0_AXI_AWLEN(7 downto 0) => M0_AXI_AWLEN(7 downto 0),
      M0_AXI_AWPROT(0) => \^m0_axi_awprot\(1),
      M0_AXI_AWREADY => M0_AXI_AWREADY,
      M0_AXI_AWSIZE(1 downto 0) => \^m0_axi_awsize\(1 downto 0),
      M0_AXI_AWVALID => M0_AXI_AWVALID,
      M0_AXI_WDATA(31 downto 0) => M0_AXI_WDATA(31 downto 0),
      M0_AXI_WLAST => M0_AXI_WLAST,
      M0_AXI_WREADY => M0_AXI_WREADY,
      M0_AXI_WSTRB(3 downto 0) => M0_AXI_WSTRB(3 downto 0),
      M0_AXI_WVALID => M0_AXI_WVALID,
      M_AXI_WVALID_I_reg => BE_n_4,
      \Not_Using_XPM.Using_BRAM.Native.Using_B36_Sx.The_BRAMs[3].RAMB36_I1\(31 downto 0) => \write_data_info[0][Data]\(31 downto 0),
      S => \CB/Gen_Master_Ports[0].TransOrd/Order_Optimization_4.BE_Block_Or_Inst3/S\,
      \The_Bit[0].Using_FPGA.Using_Reset.FDS_Inst\ => CC_n_221,
      \The_Bit[0].Using_FPGA.Using_Reset.FDS_Inst_0\(1) => \write_req_info[0][Size]\(1),
      \The_Bit[0].Using_FPGA.Using_Reset.FDS_Inst_0\(0) => CC_n_194,
      \Use_FPGA.Almost_Full_Inst\ => BE_n_15,
      \Use_FPGA.Cnt_Bit_Gen[3].FDS_Inst\ => CC_n_232,
      \Use_FPGA.Full_Inst\ => CC_n_237,
      \Use_FPGA.Full_Inst_0\ => CC_n_8,
      \Use_FPGA.Full_Inst_1\ => CC_n_233,
      aw_fifo_full => \CB/Gen_Master_Ports[0].TransOrd/aw_fifo_full\,
      \in\(31 downto 2) => \update_info[Addr]\(31 downto 2),
      \in\(1) => CC_n_131,
      \in\(0) => CC_n_132,
      pending_write_is_1 => \CB/Gen_Master_Ports[0].TransOrd/pending_write_is_1\,
      queue_full => \CB/Gen_Master_Ports[0].TransOrd/queue_full\,
      queue_push => \CB/Gen_Master_Ports[0].TransOrd/queue_push\,
      queue_push29_out => \CB/Gen_Master_Ports[0].TransOrd/queue_push29_out\,
      \read_req_info[0][Kind]\ => \read_req_info[0][Kind]\,
      \read_req_info[0][Valid]\ => \read_req_info[0][Valid]\,
      ri_fifo_full => \Gen_Block[0].UD/ri_fifo_full\,
      update_done_ar => \Gen_Block[0].UD/update_done_ar\,
      update_done_aw => \Gen_Block[0].UD/update_done_aw\,
      update_done_aw_reg => BE_n_14,
      update_evict_busy_reg(3 downto 0) => \write_data_info[0][BE]\(3 downto 0),
      \update_info_reg[Evict]\(23 downto 6) => \write_req_info[0][Addr]\(31 downto 14),
      \update_info_reg[Evict]\(5) => CC_n_213,
      \update_info_reg[Evict]\(4) => CC_n_214,
      \update_info_reg[Evict]\(3) => CC_n_215,
      \update_info_reg[Evict]\(2) => CC_n_216,
      \update_info_reg[Evict]\(1) => CC_n_217,
      \update_info_reg[Evict]\(0) => CC_n_218,
      \update_info_reg[Kind]\ => CC_n_238,
      \update_info_reg[Len][7]\(7 downto 0) => \read_req_info[0][Len]\(7 downto 0),
      \update_info_reg[Len][7]_0\(7 downto 0) => \write_req_info[0][Len]\(7 downto 0),
      \update_info_reg[Size][2]\(2) => CC_n_142,
      \update_info_reg[Size][2]\(1) => \read_req_info[0][Size]\(1),
      \update_info_reg[Size][2]\(0) => CC_n_144,
      update_need_ar => update_need_ar,
      update_need_aw => update_need_aw,
      write_data_almost_full => write_data_almost_full,
      write_data_full => write_data_full,
      \write_data_info[0][Last]\ => \write_data_info[0][Last]\,
      \write_data_info[0][Valid]\ => \write_data_info[0][Valid]\,
      \write_req_info[0][Line_Only]\ => \write_req_info[0][Line_Only]\,
      \write_seq_id_reg[6]\ => BE_n_12
    );
CC: entity work.design_1_system_cache_0_0_sc_cache_core
     port map (
      A(0) => \CB/Gen_Master_Ports[0].TransOrd/w_read_fifo_addr\(3),
      ACLK => ACLK,
      ARESET => ARESET,
      A_3 => \Gen_Block[0].LU/LU_Mem_TagConf_Compare_Inst1/A\,
      A_6 => \Gen_Block[0].LU/LU_Data_WE_And_Inst5/A\,
      A_N => \Gen_Block[0].LU/LUD_Reg_PR_Or_Inst1/A_N\,
      D(31 downto 0) => \Gen_Block[0].UD/update_wr_miss_word\(31 downto 0),
      DATA_INA(31 downto 0) => lookup_data_new_word(31 downto 0),
      E(0) => \CB/Gen_Master_Ports[0].TransOrd/refresh_pending_write\,
      M0_AXI_BREADY => M0_AXI_BREADY,
      M0_AXI_BRESP(1 downto 0) => M0_AXI_BRESP(1 downto 0),
      M0_AXI_BVALID => M0_AXI_BVALID,
      M0_AXI_RDATA(31 downto 0) => M0_AXI_RDATA(31 downto 0),
      M0_AXI_RLAST => M0_AXI_RLAST,
      M0_AXI_RREADY => M0_AXI_RREADY,
      M0_AXI_RVALID => M0_AXI_RVALID,
      \M_AXI_ARLEN_reg[7]\(7 downto 0) => \read_req_info[0][Len]\(7 downto 0),
      \M_AXI_ARSIZE_reg[2]\(2) => CC_n_142,
      \M_AXI_ARSIZE_reg[2]\(1) => \read_req_info[0][Size]\(1),
      \M_AXI_ARSIZE_reg[2]\(0) => CC_n_144,
      M_AXI_ARVALID_I_reg => CC_n_237,
      \M_AXI_AWADDR_reg[31]\(23 downto 6) => \write_req_info[0][Addr]\(31 downto 14),
      \M_AXI_AWADDR_reg[31]\(5) => CC_n_213,
      \M_AXI_AWADDR_reg[31]\(4) => CC_n_214,
      \M_AXI_AWADDR_reg[31]\(3) => CC_n_215,
      \M_AXI_AWADDR_reg[31]\(2) => CC_n_216,
      \M_AXI_AWADDR_reg[31]\(1) => CC_n_217,
      \M_AXI_AWADDR_reg[31]\(0) => CC_n_218,
      \M_AXI_AWBURST_reg[1]\ => CC_n_238,
      \M_AXI_AWLEN_reg[7]\(7 downto 0) => \write_req_info[0][Len]\(7 downto 0),
      \M_AXI_AWSIZE_reg[1]\(1) => \write_req_info[0][Size]\(1),
      \M_AXI_AWSIZE_reg[1]\(0) => CC_n_194,
      \M_AXI_WDATA_reg[31]\(31 downto 0) => \write_data_info[0][Data]\(31 downto 0),
      \M_AXI_WSTRB_reg[3]\(3 downto 0) => \write_data_info[0][BE]\(3 downto 0),
      Q(31 downto 0) => \access_info[0][Addr]\(31 downto 0),
      S => \Use_Port_0.AXI_0/WC_Or_Inst1/S\,
      \S0_AXI_RDATA[30]\(31 downto 0) => \Use_Port_0.AXI_0/new_read_data_word\(31 downto 0),
      S_0 => \Use_Port_1.AXI_1/WC_Or_Inst1/S\,
      S_1 => \CB/Gen_Master_Ports[0].TransOrd/Order_Optimization_4.BE_Block_Or_Inst3/S\,
      S_2 => \Gen_Block[0].LU/LU_Mem_PR_And_Inst1/S\,
      S_4 => \Gen_Block[0].LU/LU_DS_IO_Or_Inst1/The_Compare[1].carry_or_I1/S\,
      \S_AXI_BID_reg[0]\ => CC_n_11,
      \S_AXI_BRESP_reg[0]\ => CC_n_234,
      \S_AXI_BRESP_reg[1]\ => CC_n_235,
      \The_Compare[0].sel_reg\ => \Gen_Block[0].LU/LU_Mem_TagConf_Compare_Inst1/The_Compare[0].sel_reg\,
      \The_Compare[0].sel_reg_5\ => \Gen_Block[0].LU/LU_Data_WE_And_Inst5/The_Compare[0].sel_reg\,
      \The_Compare[2].sel_reg\ => \Gen_Block[0].LU/LU_Check_TagConf_Compare_Inst1/The_Compare[2].sel_reg\,
      \Use_FPGA.Almost_Full_Inst\ => CC_n_232,
      \Use_FPGA.Almost_Full_Inst_0\ => CC_n_233,
      \Use_FPGA.Cnt_Bit_Gen[4].FDS_Inst\ => BE_n_15,
      \Use_FPGA.Empty_Inst\ => FE_n_208,
      \Use_FPGA.Empty_Inst_0\ => FE_n_207,
      \Use_FPGA.Empty_Inst_1\ => BE_n_4,
      \Use_FPGA_2.S_AXI_RVALID_reg\ => \Use_Port_1.AXI_1/R_Channel/new_read_data_last\,
      \access_data_info[0,0][Last]\ => \access_data_info[0,0][Last]\,
      \access_data_info[0,0][Valid]\ => \access_data_info[0,0][Valid]\,
      \access_data_info[0,1][Last]\ => \access_data_info[0,1][Last]\,
      \access_data_info[0,1][Valid]\ => \access_data_info[0,1][Valid]\,
      \access_info[0][Early]\ => \access_info[0][Early]\,
      \access_info[0][Force_Hit]\ => \access_info[0][Force_Hit]\,
      \access_info[0][Keep]\ => \access_info[0][Keep]\,
      \access_info[0][Kind]\ => \access_info[0][Kind]\,
      \access_info[0][Port_Num]\(0) => \access_info[0][Port_Num]\(0),
      \access_info[0][Wr]\ => \access_info[0][Wr]\,
      access_valid => access_valid,
      \arb_access_i_reg[Allocate]\ => FE_n_198,
      \arb_access_i_reg[Len][7]\(7 downto 0) => \access_info[0][Len]\(7 downto 0),
      \arb_access_i_reg[Size][1]\(5 downto 0) => \access_info[0][Addr_Use]\(5 downto 0),
      \arb_access_i_reg[Size][1]_0\(5 downto 1) => \access_info[0][Addr_Stp]\(5 downto 1),
      \arb_access_i_reg[Size][1]_0\(0) => FE_n_193,
      \arb_access_i_reg[Size][2]\(2 downto 0) => \access_info[0][Size]\(2 downto 0),
      aw_fifo_full => \CB/Gen_Master_Ports[0].TransOrd/aw_fifo_full\,
      \in\(31 downto 2) => \update_info[Addr]\(31 downto 2),
      \in\(1) => CC_n_131,
      \in\(0) => CC_n_132,
      lookup_piperun => lookup_piperun,
      \lookup_read_data_info[0,0][Valid]\ => \lookup_read_data_info[0,0][Valid]\,
      \lookup_read_data_info[0,1][Valid]\ => \lookup_read_data_info[0,1][Valid]\,
      \lookup_read_data_new[0,0][Hit]\ => \lookup_read_data_new[0,0][Hit]\,
      \lookup_read_data_new[0,0][Valid]\ => \lookup_read_data_new[0,0][Valid]\,
      \lookup_read_data_new[0,1][Valid]\ => \lookup_read_data_new[0,1][Valid]\,
      lookup_restart_mem => \Gen_Block[0].LU/lookup_restart_mem\,
      \lu_check_info_reg[Port_Num][0]\ => CC_n_17,
      \lu_check_tag_addr_reg[11]\(5 downto 0) => \Gen_Block[0].LU/B_Vec\(5 downto 0),
      lu_check_valid => \Gen_Block[0].LU/lu_check_valid\,
      lu_mem_write_alloc0 => \Gen_Block[0].LU/lu_mem_write_alloc0\,
      lud_addr_pipeline_full => \Gen_Block[0].LU/lud_addr_pipeline_full\,
      lud_addr_pipeline_full0 => \Gen_Block[0].LU/lud_addr_pipeline_full0\,
      lud_addr_pipeline_full_reg => CC_n_223,
      lud_addr_pipeline_full_reg_0 => CC_n_225,
      lud_reg_port_num => \Gen_Block[0].LU/lud_reg_port_num\,
      \lud_reg_port_num_reg[0]\(0) => \Gen_Block[0].LU/lud_mem_port_one_hot\(1),
      \lud_reg_valid_one_hot_reg[0]\ => FE_n_199,
      \lud_reg_valid_one_hot_reg[1]\ => FE_n_201,
      lud_reg_valid_reg => CC_n_4,
      need_to_stall_write_reg => CC_n_8,
      need_to_stall_write_reg_0 => BE_n_14,
      need_to_stall_write_reg_1 => BE_n_12,
      new_read_data_last => \Use_Port_0.AXI_0/R_Channel/new_read_data_last\,
      new_read_data_word(31 downto 0) => \Use_Port_1.AXI_1/new_read_data_word\(31 downto 0),
      p_162_in => \Gen_Block[0].LU/p_162_in\,
      p_1_in3_in => \Gen_Block[0].UD/p_1_in3_in\,
      p_2_in => \Gen_Block[0].UD/p_2_in\,
      p_3_in => \Gen_Block[0].UD/p_3_in\,
      p_57_in => \Gen_Block[0].LU/p_57_in\,
      pending_write_is_1 => \CB/Gen_Master_Ports[0].TransOrd/pending_write_is_1\,
      pending_write_is_1_reg => CC_n_221,
      queue_full => \CB/Gen_Master_Ports[0].TransOrd/queue_full\,
      queue_push => \CB/Gen_Master_Ports[0].TransOrd/queue_push\,
      queue_push29_out => \CB/Gen_Master_Ports[0].TransOrd/queue_push29_out\,
      r_hit_push => \Use_Port_0.AXI_0/R_Channel/r_hit_push\,
      r_hit_push_7 => \Use_Port_1.AXI_1/R_Channel/r_hit_push\,
      r_miss_fifo_full => \Use_Port_0.AXI_0/R_Channel/r_miss_fifo_full\,
      r_miss_fifo_full_8 => \Use_Port_1.AXI_1/R_Channel/r_miss_fifo_full\,
      \read_data_status[0,0][Hit_Full]\ => \read_data_status[0,0][Hit_Full]\,
      \read_data_status[0,0][Hit_Pop]\ => \read_data_status[0,0][Hit_Pop]\,
      \read_data_status[0,1][Hit_Full]\ => \read_data_status[0,1][Hit_Full]\,
      \read_data_status[0,1][Hit_Pop]\ => \read_data_status[0,1][Hit_Pop]\,
      \read_req_info[0][Kind]\ => \read_req_info[0][Kind]\,
      \read_req_info[0][Valid]\ => \read_req_info[0][Valid]\,
      ri_fifo_full => \Gen_Block[0].UD/ri_fifo_full\,
      update_done_ar => \Gen_Block[0].UD/update_done_ar\,
      update_done_aw => \Gen_Block[0].UD/update_done_aw\,
      update_ext_bresp_any => \Gen_Block[0].UD/update_ext_bresp_any\,
      \update_info_reg[Addr][13]\(1 downto 0) => lru_check_line_addr(7 downto 6),
      \update_info_reg[Port_Num][0]\ => CC_n_9,
      update_need_ar => update_need_ar,
      update_need_aw => update_need_aw,
      \update_read_data_info[0,0][Valid]\ => \update_read_data_info[0,0][Valid]\,
      \update_read_data_info[0,1][Valid]\ => \update_read_data_info[0,1][Valid]\,
      update_wr_miss_rs_last => \Gen_Block[0].UD/update_wr_miss_rs_last\,
      wm_allow => \Gen_Block[0].UD/wm_allow\,
      wm_port => \Gen_Block[0].UD/wm_port\,
      \wr_port_data_info_reg[0][BE][0]\ => FE_n_69,
      \wr_port_data_info_reg[0][BE][3]\(3 downto 0) => \access_data_info[0,0][BE]\(3 downto 0),
      \wr_port_data_info_reg[0][BE][3]_0\(3 downto 0) => \access_data_info[0,1][BE]\(3 downto 0),
      wr_port_data_last_i_reg => FE_n_114,
      wr_port_data_ready => wr_port_data_ready,
      wr_port_data_valid_i_reg => CC_n_30,
      wr_port_data_valid_i_reg_0 => FE_n_67,
      write_data_almost_full => write_data_almost_full,
      write_data_full => write_data_full,
      \write_data_info[0][Last]\ => \write_data_info[0][Last]\,
      \write_data_info[0][Valid]\ => \write_data_info[0][Valid]\,
      \write_req_info[0][Line_Only]\ => \write_req_info[0][Line_Only]\
    );
FE: entity work.design_1_system_cache_0_0_sc_front_end
     port map (
      A => \Gen_Block[0].LU/LU_Data_WE_And_Inst5/A\,
      ACLK => ACLK,
      ARESET => ARESET,
      ARESET_reg => AXI_Ctrl_n_4,
      A_10 => \Gen_Block[0].ARB/A\,
      A_7 => \Gen_Block[0].LU/LU_Mem_TagConf_Compare_Inst1/A\,
      A_N => \Gen_Block[0].LU/LUD_Reg_PR_Or_Inst1/A_N\,
      D(31 downto 0) => \Gen_Block[0].UD/update_wr_miss_word\(31 downto 0),
      DATA_INA(31 downto 0) => lookup_data_new_word(31 downto 0),
      E(0) => ctrl_init_last0,
      I5 => \Use_Port_0.AXI_0/R_Channel/I5\,
      I5_1 => \Use_Port_1.AXI_1/R_Channel/I5\,
      M0_AXI_RRESP(1 downto 0) => M0_AXI_RRESP(1 downto 0),
      Q => \Gen_Block[0].ARB/ARESET_I\,
      S => \Gen_Block[0].LU/LU_Mem_PR_And_Inst1/S\,
      S0_AXI_ARADDR(31 downto 0) => S0_AXI_ARADDR(31 downto 0),
      S0_AXI_ARBURST(1 downto 0) => S0_AXI_ARBURST(1 downto 0),
      S0_AXI_ARCACHE(0) => S0_AXI_ARCACHE(2),
      S0_AXI_ARID(0) => S0_AXI_ARID(0),
      S0_AXI_ARLEN(7 downto 0) => S0_AXI_ARLEN(7 downto 0),
      S0_AXI_ARREADY => S0_AXI_ARREADY,
      S0_AXI_ARSIZE(2 downto 0) => S0_AXI_ARSIZE(2 downto 0),
      S0_AXI_ARSNOOP(3 downto 0) => S0_AXI_ARSNOOP(3 downto 0),
      S0_AXI_ARVALID => S0_AXI_ARVALID,
      S0_AXI_AWADDR(31 downto 0) => S0_AXI_AWADDR(31 downto 0),
      S0_AXI_AWBAR(0) => S0_AXI_AWBAR(0),
      S0_AXI_AWBURST(1 downto 0) => S0_AXI_AWBURST(1 downto 0),
      S0_AXI_AWCACHE(2 downto 0) => S0_AXI_AWCACHE(2 downto 0),
      S0_AXI_AWID(0) => S0_AXI_AWID(0),
      S0_AXI_AWLEN(7 downto 0) => S0_AXI_AWLEN(7 downto 0),
      S0_AXI_AWREADY => S0_AXI_AWREADY,
      S0_AXI_AWSIZE(2 downto 0) => S0_AXI_AWSIZE(2 downto 0),
      S0_AXI_AWVALID => S0_AXI_AWVALID,
      S0_AXI_BID(0) => S0_AXI_BID(0),
      S0_AXI_BREADY => S0_AXI_BREADY,
      S0_AXI_BRESP(1 downto 0) => S0_AXI_BRESP(1 downto 0),
      S0_AXI_BVALID => S0_AXI_BVALID,
      S0_AXI_RID(0) => S0_AXI_RID(0),
      S0_AXI_RREADY => S0_AXI_RREADY,
      S0_AXI_RVALID => S0_AXI_RVALID,
      S0_AXI_WDATA(31 downto 0) => S0_AXI_WDATA(31 downto 0),
      S0_AXI_WLAST => S0_AXI_WLAST,
      S0_AXI_WREADY => S0_AXI_WREADY,
      S0_AXI_WSTRB(3 downto 0) => S0_AXI_WSTRB(3 downto 0),
      S0_AXI_WVALID => S0_AXI_WVALID,
      S1_AXI_ARADDR(31 downto 0) => S1_AXI_ARADDR(31 downto 0),
      S1_AXI_ARBURST(1 downto 0) => S1_AXI_ARBURST(1 downto 0),
      S1_AXI_ARCACHE(0) => S1_AXI_ARCACHE(2),
      S1_AXI_ARID(0) => S1_AXI_ARID(0),
      S1_AXI_ARLEN(7 downto 0) => S1_AXI_ARLEN(7 downto 0),
      S1_AXI_ARREADY => S1_AXI_ARREADY,
      S1_AXI_ARSIZE(2 downto 0) => S1_AXI_ARSIZE(2 downto 0),
      S1_AXI_ARSNOOP(3 downto 0) => S1_AXI_ARSNOOP(3 downto 0),
      S1_AXI_ARVALID => S1_AXI_ARVALID,
      S1_AXI_AWADDR(31 downto 0) => S1_AXI_AWADDR(31 downto 0),
      S1_AXI_AWBAR(0) => S1_AXI_AWBAR(0),
      S1_AXI_AWBURST(1 downto 0) => S1_AXI_AWBURST(1 downto 0),
      S1_AXI_AWCACHE(2 downto 0) => S1_AXI_AWCACHE(2 downto 0),
      S1_AXI_AWID(0) => S1_AXI_AWID(0),
      S1_AXI_AWLEN(7 downto 0) => S1_AXI_AWLEN(7 downto 0),
      S1_AXI_AWREADY => S1_AXI_AWREADY,
      S1_AXI_AWSIZE(2 downto 0) => S1_AXI_AWSIZE(2 downto 0),
      S1_AXI_AWVALID => S1_AXI_AWVALID,
      S1_AXI_BID(0) => S1_AXI_BID(0),
      S1_AXI_BREADY => S1_AXI_BREADY,
      S1_AXI_BRESP(1 downto 0) => S1_AXI_BRESP(1 downto 0),
      S1_AXI_BVALID => S1_AXI_BVALID,
      S1_AXI_RID(0) => S1_AXI_RID(0),
      S1_AXI_RREADY => S1_AXI_RREADY,
      \S1_AXI_RRESP[1]\(1) => FE_n_205,
      \S1_AXI_RRESP[1]\(0) => FE_n_206,
      S1_AXI_RVALID => S1_AXI_RVALID,
      S1_AXI_WDATA(31 downto 0) => S1_AXI_WDATA(31 downto 0),
      S1_AXI_WLAST => S1_AXI_WLAST,
      S1_AXI_WREADY => S1_AXI_WREADY,
      S1_AXI_WSTRB(3 downto 0) => S1_AXI_WSTRB(3 downto 0),
      S1_AXI_WVALID => S1_AXI_WVALID,
      S_5 => \Gen_Block[0].LU/LU_DS_IO_Or_Inst1/The_Compare[1].carry_or_I1/S\,
      S_8 => \Use_Port_0.AXI_0/WC_Or_Inst1/S\,
      S_9 => \Use_Port_1.AXI_1/WC_Or_Inst1/S\,
      \The_Compare[0].sel_reg\ => \Gen_Block[0].LU/LU_Data_WE_And_Inst5/The_Compare[0].sel_reg\,
      \The_Compare[0].sel_reg_6\ => \Gen_Block[0].LU/LU_Mem_TagConf_Compare_Inst1/The_Compare[0].sel_reg\,
      \The_Compare[2].sel_reg\ => \Gen_Block[0].LU/LU_Check_TagConf_Compare_Inst1/The_Compare[2].sel_reg\,
      \Use_FPGA_2.S_AXI_RVALID_reg\ => \Use_Port_1.AXI_1/R_Channel/r_push_safe\,
      \Use_FPGA_2.S_AXI_RVALID_reg_0\(3) => FE_n_63,
      \Use_FPGA_2.S_AXI_RVALID_reg_0\(2) => FE_n_64,
      \Use_FPGA_2.S_AXI_RVALID_reg_0\(1 downto 0) => \Use_Port_1.AXI_1/R_Channel/r_write_fifo_addr\(1 downto 0),
      \Use_FPGA_Flag_Hit.Full_Inst\ => CC_n_225,
      \Use_Rd_Ctrl_Pipeline.r_read_fifo_addr_reg[3]\(3 downto 0) => \Use_Port_0.AXI_0/R_Channel/r_hit_read_fifo_addr\(3 downto 0),
      \Use_Rd_Ctrl_Pipeline.r_read_fifo_addr_reg[3]_0\(3 downto 0) => \Use_Port_1.AXI_1/R_Channel/r_hit_read_fifo_addr\(3 downto 0),
      \Use_Reg_Ctrl.queue_exist_i_reg\ => FE_n_67,
      \Use_Reg_Ctrl.queue_exist_i_reg_0\ => FE_n_207,
      \Use_Reg_Ctrl.queue_exist_i_reg_1\ => FE_n_208,
      \access_data_info[0,0][Last]\ => \access_data_info[0,0][Last]\,
      \access_data_info[0,0][Valid]\ => \access_data_info[0,0][Valid]\,
      \access_data_info[0,1][Last]\ => \access_data_info[0,1][Last]\,
      \access_data_info[0,1][Valid]\ => \access_data_info[0,1][Valid]\,
      \access_info[0][Early]\ => \access_info[0][Early]\,
      \access_info[0][Force_Hit]\ => \access_info[0][Force_Hit]\,
      \access_info[0][Keep]\ => \access_info[0][Keep]\,
      \access_info[0][Kind]\ => \access_info[0][Kind]\,
      \access_info[0][Port_Num]\(0) => \access_info[0][Port_Num]\(0),
      \access_info[0][Wr]\ => \access_info[0][Wr]\,
      access_valid => access_valid,
      \bs_port_num_reg[0]\ => CC_n_11,
      \bs_src_reg[0]\ => CC_n_235,
      \bs_src_reg[0]_0\ => CC_n_234,
      \ctrl_access[Addr]\(8 downto 0) => \ctrl_access[Addr]\(14 downto 6),
      \ctrl_access[Internal_Cmd]\ => \ctrl_access[Internal_Cmd]\,
      \ctrl_access[Size]\(0) => \ctrl_access[Size]\(1),
      ctrl_init_done_i => ctrl_init_done_i,
      ctrl_ready => ctrl_ready,
      lookup_piperun => lookup_piperun,
      \lookup_read_data_info[0,0][Valid]\ => \lookup_read_data_info[0,0][Valid]\,
      \lookup_read_data_info[0,1][Valid]\ => \lookup_read_data_info[0,1][Valid]\,
      \lookup_read_data_new[0,0][Hit]\ => \lookup_read_data_new[0,0][Hit]\,
      \lookup_read_data_new[0,0][Valid]\ => \lookup_read_data_new[0,0][Valid]\,
      \lookup_read_data_new[0,1][Valid]\ => \lookup_read_data_new[0,1][Valid]\,
      lookup_restart_mem => \Gen_Block[0].LU/lookup_restart_mem\,
      \lu_check_info_reg[Port_Num][0]\ => CC_n_30,
      \lu_check_info_reg[Port_Num][0]_0\ => CC_n_9,
      \lu_check_tag_addr_reg[13]\(1 downto 0) => lru_check_line_addr(7 downto 6),
      lu_check_valid => \Gen_Block[0].LU/lu_check_valid\,
      \lu_mem_info_reg[Addr][11]\(5 downto 0) => \Gen_Block[0].LU/B_Vec\(5 downto 0),
      \lu_mem_info_reg[Addr][31]\(31 downto 0) => \access_info[0][Addr]\(31 downto 0),
      \lu_mem_info_reg[Addr_Stp][5]\(5 downto 1) => \access_info[0][Addr_Stp]\(5 downto 1),
      \lu_mem_info_reg[Addr_Stp][5]\(0) => FE_n_193,
      \lu_mem_info_reg[Addr_Use][5]\(5 downto 0) => \access_info[0][Addr_Use]\(5 downto 0),
      \lu_mem_info_reg[Allocate]\ => FE_n_198,
      \lu_mem_info_reg[Len][7]\(7 downto 0) => \access_info[0][Len]\(7 downto 0),
      \lu_mem_info_reg[Port_Num][0]\ => CC_n_17,
      \lu_mem_info_reg[Size][2]\(2 downto 0) => \access_info[0][Size]\(2 downto 0),
      lu_mem_write_alloc0 => \Gen_Block[0].LU/lu_mem_write_alloc0\,
      lud_addr_pipeline_full => \Gen_Block[0].LU/lud_addr_pipeline_full\,
      lud_addr_pipeline_full0 => \Gen_Block[0].LU/lud_addr_pipeline_full0\,
      \lud_mem_port_one_hot_reg[1]\(0) => \Gen_Block[0].LU/lud_mem_port_one_hot\(1),
      lud_reg_port_num => \Gen_Block[0].LU/lud_reg_port_num\,
      lud_reg_valid_reg => CC_n_223,
      lud_reg_valid_reg_0 => CC_n_4,
      lud_write_hit_done_reg => FE_n_114,
      new_read_data_resp(1) => FE_n_203,
      new_read_data_resp(0) => FE_n_204,
      p_162_in => \Gen_Block[0].LU/p_162_in\,
      p_1_in3_in => \Gen_Block[0].UD/p_1_in3_in\,
      p_2_in => \Gen_Block[0].UD/p_2_in\,
      p_3_in => \Gen_Block[0].UD/p_3_in\,
      p_57_in => \Gen_Block[0].LU/p_57_in\,
      r_hit_last => \Use_Port_0.AXI_0/R_Channel/r_hit_last\,
      r_hit_push => \Use_Port_0.AXI_0/R_Channel/r_hit_push\,
      r_hit_push_0 => \Use_Port_1.AXI_1/R_Channel/r_hit_push\,
      \r_hit_read_fifo_addr_reg[0]\ => \Use_Port_1.AXI_1/R_Channel/r_hit_last\,
      r_miss_fifo_full => \Use_Port_0.AXI_0/R_Channel/r_miss_fifo_full\,
      r_miss_fifo_full_2 => \Use_Port_1.AXI_1/R_Channel/r_miss_fifo_full\,
      r_miss_full_fifo_addr(1 downto 0) => \Use_Port_0.AXI_0/R_Channel/r_miss_read_fifo_addr\(1 downto 0),
      r_miss_last => \Use_Port_0.AXI_0/R_Channel/r_miss_last\,
      \r_miss_read_fifo_addr_reg[0]\ => \Use_Port_1.AXI_1/R_Channel/r_miss_last\,
      \r_miss_read_fifo_addr_reg[1]\(1 downto 0) => \Use_Port_1.AXI_1/R_Channel/r_miss_read_fifo_addr\(1 downto 0),
      r_push_safe => \Use_Port_0.AXI_0/R_Channel/r_push_safe\,
      r_read_fifo_addr(3 downto 0) => \Use_Port_0.AXI_0/R_Channel/r_read_fifo_addr\(3 downto 0),
      r_read_fifo_addr_4(3 downto 0) => \Use_Port_1.AXI_1/R_Channel/r_read_fifo_addr\(3 downto 0),
      r_write_fifo_addr(3) => FE_n_55,
      r_write_fifo_addr(2) => FE_n_56,
      r_write_fifo_addr(1 downto 0) => \Use_Port_0.AXI_0/R_Channel/r_write_fifo_addr\(1 downto 0),
      \read_data_status[0,0][Hit_Full]\ => \read_data_status[0,0][Hit_Full]\,
      \read_data_status[0,0][Hit_Pop]\ => \read_data_status[0,0][Hit_Pop]\,
      \read_data_status[0,1][Hit_Full]\ => \read_data_status[0,1][Hit_Full]\,
      \read_data_status[0,1][Hit_Pop]\ => \read_data_status[0,1][Hit_Pop]\,
      rip_last => \Use_Port_0.AXI_0/R_Channel/rip_last\,
      rip_last_3 => \Use_Port_1.AXI_1/R_Channel/rip_last\,
      update_ext_bresp_any => \Gen_Block[0].UD/update_ext_bresp_any\,
      \update_rd_offset_cnt_reg[0]\ => FE_n_199,
      \update_rd_offset_cnt_reg[0]_0\ => FE_n_201,
      \update_read_data_info[0,0][Valid]\ => \update_read_data_info[0,0][Valid]\,
      \update_read_data_info[0,1][Valid]\ => \update_read_data_info[0,1][Valid]\,
      \update_wma_data_reg[24]\(3 downto 0) => \access_data_info[0,0][BE]\(3 downto 0),
      \update_wma_data_reg[24]_0\(3 downto 0) => \access_data_info[0,1][BE]\(3 downto 0),
      \update_wma_strb_reg[0]\ => FE_n_69,
      update_wr_miss_rs_last => \Gen_Block[0].UD/update_wr_miss_rs_last\,
      wm_allow => \Gen_Block[0].UD/wm_allow\,
      wm_port => \Gen_Block[0].UD/wm_port\,
      wr_port_data_ready => wr_port_data_ready
    );
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
S0_AXI_RLAST_INST_0: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E200"
    )
        port map (
      I0 => \Use_Port_0.AXI_0/R_Channel/r_miss_last\,
      I1 => \Use_Port_0.AXI_0/R_Channel/I5\,
      I2 => \Use_Port_0.AXI_0/R_Channel/r_hit_last\,
      I3 => \Use_Port_0.AXI_0/R_Channel/rip_last\,
      O => S0_AXI_RLAST
    );
S1_AXI_RLAST_INST_0: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E200"
    )
        port map (
      I0 => \Use_Port_1.AXI_1/R_Channel/r_miss_last\,
      I1 => \Use_Port_1.AXI_1/R_Channel/I5\,
      I2 => \Use_Port_1.AXI_1/R_Channel/r_hit_last\,
      I3 => \Use_Port_1.AXI_1/R_Channel/rip_last\,
      O => S1_AXI_RLAST
    );
\Use_Port_0.AXI_0/R_Channel/rl_fifo_mem_reg_r1_0_15_0_0\: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => \Use_Port_0.AXI_0/R_Channel/r_write_fifo_addr\(0),
      A1 => \Use_Port_0.AXI_0/R_Channel/r_write_fifo_addr\(1),
      A2 => FE_n_56,
      A3 => FE_n_55,
      A4 => '0',
      D => \Use_Port_0.AXI_0/R_Channel/new_read_data_last\,
      DPO => \Use_Port_0.AXI_0/R_Channel/r_hit_last\,
      DPRA0 => \Use_Port_0.AXI_0/R_Channel/r_hit_read_fifo_addr\(0),
      DPRA1 => \Use_Port_0.AXI_0/R_Channel/r_hit_read_fifo_addr\(1),
      DPRA2 => \Use_Port_0.AXI_0/R_Channel/r_hit_read_fifo_addr\(2),
      DPRA3 => \Use_Port_0.AXI_0/R_Channel/r_hit_read_fifo_addr\(3),
      DPRA4 => '0',
      SPO => \NLW_Use_Port_0.AXI_0/R_Channel/rl_fifo_mem_reg_r1_0_15_0_0_SPO_UNCONNECTED\,
      WCLK => ACLK,
      WE => \Use_Port_0.AXI_0/R_Channel/r_push_safe\
    );
\Use_Port_0.AXI_0/R_Channel/rl_fifo_mem_reg_r2_0_15_0_0\: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => \Use_Port_0.AXI_0/R_Channel/r_write_fifo_addr\(0),
      A1 => \Use_Port_0.AXI_0/R_Channel/r_write_fifo_addr\(1),
      A2 => FE_n_56,
      A3 => FE_n_55,
      A4 => '0',
      D => \Use_Port_0.AXI_0/R_Channel/new_read_data_last\,
      DPO => \Use_Port_0.AXI_0/R_Channel/r_miss_last\,
      DPRA0 => \Use_Port_0.AXI_0/R_Channel/r_miss_read_fifo_addr\(0),
      DPRA1 => \Use_Port_0.AXI_0/R_Channel/r_miss_read_fifo_addr\(1),
      DPRA2 => '1',
      DPRA3 => '1',
      DPRA4 => '0',
      SPO => \NLW_Use_Port_0.AXI_0/R_Channel/rl_fifo_mem_reg_r2_0_15_0_0_SPO_UNCONNECTED\,
      WCLK => ACLK,
      WE => \Use_Port_0.AXI_0/R_Channel/r_push_safe\
    );
\Use_Port_0.AXI_0/R_Channel/rr_fifo_mem_reg_0_15_0_0\: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => \Use_Port_0.AXI_0/R_Channel/r_write_fifo_addr\(0),
      A1 => \Use_Port_0.AXI_0/R_Channel/r_write_fifo_addr\(1),
      A2 => FE_n_56,
      A3 => FE_n_55,
      A4 => '0',
      D => FE_n_204,
      DPO => S0_AXI_RRESP(0),
      DPRA0 => \Use_Port_0.AXI_0/R_Channel/r_read_fifo_addr\(0),
      DPRA1 => \Use_Port_0.AXI_0/R_Channel/r_read_fifo_addr\(1),
      DPRA2 => \Use_Port_0.AXI_0/R_Channel/r_read_fifo_addr\(2),
      DPRA3 => \Use_Port_0.AXI_0/R_Channel/r_read_fifo_addr\(3),
      DPRA4 => '0',
      SPO => \NLW_Use_Port_0.AXI_0/R_Channel/rr_fifo_mem_reg_0_15_0_0_SPO_UNCONNECTED\,
      WCLK => ACLK,
      WE => \Use_Port_0.AXI_0/R_Channel/r_push_safe\
    );
\Use_Port_0.AXI_0/R_Channel/rr_fifo_mem_reg_0_15_1_1\: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => \Use_Port_0.AXI_0/R_Channel/r_write_fifo_addr\(0),
      A1 => \Use_Port_0.AXI_0/R_Channel/r_write_fifo_addr\(1),
      A2 => FE_n_56,
      A3 => FE_n_55,
      A4 => '0',
      D => FE_n_203,
      DPO => S0_AXI_RRESP(1),
      DPRA0 => \Use_Port_0.AXI_0/R_Channel/r_read_fifo_addr\(0),
      DPRA1 => \Use_Port_0.AXI_0/R_Channel/r_read_fifo_addr\(1),
      DPRA2 => \Use_Port_0.AXI_0/R_Channel/r_read_fifo_addr\(2),
      DPRA3 => \Use_Port_0.AXI_0/R_Channel/r_read_fifo_addr\(3),
      DPRA4 => '0',
      SPO => \NLW_Use_Port_0.AXI_0/R_Channel/rr_fifo_mem_reg_0_15_1_1_SPO_UNCONNECTED\,
      WCLK => ACLK,
      WE => \Use_Port_0.AXI_0/R_Channel/r_push_safe\
    );
\Use_Port_0.AXI_0/R_Channel/rw_fifo_mem_reg_0_15_0_5\: unisim.vcomponents.RAM32M
     port map (
      ADDRA(4) => '0',
      ADDRA(3 downto 0) => \Use_Port_0.AXI_0/R_Channel/r_read_fifo_addr\(3 downto 0),
      ADDRB(4) => '0',
      ADDRB(3 downto 0) => \Use_Port_0.AXI_0/R_Channel/r_read_fifo_addr\(3 downto 0),
      ADDRC(4) => '0',
      ADDRC(3 downto 0) => \Use_Port_0.AXI_0/R_Channel/r_read_fifo_addr\(3 downto 0),
      ADDRD(4) => '0',
      ADDRD(3) => FE_n_55,
      ADDRD(2) => FE_n_56,
      ADDRD(1 downto 0) => \Use_Port_0.AXI_0/R_Channel/r_write_fifo_addr\(1 downto 0),
      DIA(1 downto 0) => \Use_Port_0.AXI_0/new_read_data_word\(1 downto 0),
      DIB(1 downto 0) => \Use_Port_0.AXI_0/new_read_data_word\(3 downto 2),
      DIC(1 downto 0) => \Use_Port_0.AXI_0/new_read_data_word\(5 downto 4),
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => S0_AXI_RDATA(1 downto 0),
      DOB(1 downto 0) => S0_AXI_RDATA(3 downto 2),
      DOC(1 downto 0) => S0_AXI_RDATA(5 downto 4),
      DOD(1 downto 0) => \NLW_Use_Port_0.AXI_0/R_Channel/rw_fifo_mem_reg_0_15_0_5_DOD_UNCONNECTED\(1 downto 0),
      WCLK => ACLK,
      WE => \Use_Port_0.AXI_0/R_Channel/r_push_safe\
    );
\Use_Port_0.AXI_0/R_Channel/rw_fifo_mem_reg_0_15_12_17\: unisim.vcomponents.RAM32M
     port map (
      ADDRA(4) => '0',
      ADDRA(3 downto 0) => \Use_Port_0.AXI_0/R_Channel/r_read_fifo_addr\(3 downto 0),
      ADDRB(4) => '0',
      ADDRB(3 downto 0) => \Use_Port_0.AXI_0/R_Channel/r_read_fifo_addr\(3 downto 0),
      ADDRC(4) => '0',
      ADDRC(3 downto 0) => \Use_Port_0.AXI_0/R_Channel/r_read_fifo_addr\(3 downto 0),
      ADDRD(4) => '0',
      ADDRD(3) => FE_n_55,
      ADDRD(2) => FE_n_56,
      ADDRD(1 downto 0) => \Use_Port_0.AXI_0/R_Channel/r_write_fifo_addr\(1 downto 0),
      DIA(1 downto 0) => \Use_Port_0.AXI_0/new_read_data_word\(13 downto 12),
      DIB(1 downto 0) => \Use_Port_0.AXI_0/new_read_data_word\(15 downto 14),
      DIC(1 downto 0) => \Use_Port_0.AXI_0/new_read_data_word\(17 downto 16),
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => S0_AXI_RDATA(13 downto 12),
      DOB(1 downto 0) => S0_AXI_RDATA(15 downto 14),
      DOC(1 downto 0) => S0_AXI_RDATA(17 downto 16),
      DOD(1 downto 0) => \NLW_Use_Port_0.AXI_0/R_Channel/rw_fifo_mem_reg_0_15_12_17_DOD_UNCONNECTED\(1 downto 0),
      WCLK => ACLK,
      WE => \Use_Port_0.AXI_0/R_Channel/r_push_safe\
    );
\Use_Port_0.AXI_0/R_Channel/rw_fifo_mem_reg_0_15_18_23\: unisim.vcomponents.RAM32M
     port map (
      ADDRA(4) => '0',
      ADDRA(3 downto 0) => \Use_Port_0.AXI_0/R_Channel/r_read_fifo_addr\(3 downto 0),
      ADDRB(4) => '0',
      ADDRB(3 downto 0) => \Use_Port_0.AXI_0/R_Channel/r_read_fifo_addr\(3 downto 0),
      ADDRC(4) => '0',
      ADDRC(3 downto 0) => \Use_Port_0.AXI_0/R_Channel/r_read_fifo_addr\(3 downto 0),
      ADDRD(4) => '0',
      ADDRD(3) => FE_n_55,
      ADDRD(2) => FE_n_56,
      ADDRD(1 downto 0) => \Use_Port_0.AXI_0/R_Channel/r_write_fifo_addr\(1 downto 0),
      DIA(1 downto 0) => \Use_Port_0.AXI_0/new_read_data_word\(19 downto 18),
      DIB(1 downto 0) => \Use_Port_0.AXI_0/new_read_data_word\(21 downto 20),
      DIC(1 downto 0) => \Use_Port_0.AXI_0/new_read_data_word\(23 downto 22),
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => S0_AXI_RDATA(19 downto 18),
      DOB(1 downto 0) => S0_AXI_RDATA(21 downto 20),
      DOC(1 downto 0) => S0_AXI_RDATA(23 downto 22),
      DOD(1 downto 0) => \NLW_Use_Port_0.AXI_0/R_Channel/rw_fifo_mem_reg_0_15_18_23_DOD_UNCONNECTED\(1 downto 0),
      WCLK => ACLK,
      WE => \Use_Port_0.AXI_0/R_Channel/r_push_safe\
    );
\Use_Port_0.AXI_0/R_Channel/rw_fifo_mem_reg_0_15_24_29\: unisim.vcomponents.RAM32M
     port map (
      ADDRA(4) => '0',
      ADDRA(3 downto 0) => \Use_Port_0.AXI_0/R_Channel/r_read_fifo_addr\(3 downto 0),
      ADDRB(4) => '0',
      ADDRB(3 downto 0) => \Use_Port_0.AXI_0/R_Channel/r_read_fifo_addr\(3 downto 0),
      ADDRC(4) => '0',
      ADDRC(3 downto 0) => \Use_Port_0.AXI_0/R_Channel/r_read_fifo_addr\(3 downto 0),
      ADDRD(4) => '0',
      ADDRD(3) => FE_n_55,
      ADDRD(2) => FE_n_56,
      ADDRD(1 downto 0) => \Use_Port_0.AXI_0/R_Channel/r_write_fifo_addr\(1 downto 0),
      DIA(1 downto 0) => \Use_Port_0.AXI_0/new_read_data_word\(25 downto 24),
      DIB(1 downto 0) => \Use_Port_0.AXI_0/new_read_data_word\(27 downto 26),
      DIC(1 downto 0) => \Use_Port_0.AXI_0/new_read_data_word\(29 downto 28),
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => S0_AXI_RDATA(25 downto 24),
      DOB(1 downto 0) => S0_AXI_RDATA(27 downto 26),
      DOC(1 downto 0) => S0_AXI_RDATA(29 downto 28),
      DOD(1 downto 0) => \NLW_Use_Port_0.AXI_0/R_Channel/rw_fifo_mem_reg_0_15_24_29_DOD_UNCONNECTED\(1 downto 0),
      WCLK => ACLK,
      WE => \Use_Port_0.AXI_0/R_Channel/r_push_safe\
    );
\Use_Port_0.AXI_0/R_Channel/rw_fifo_mem_reg_0_15_30_31\: unisim.vcomponents.RAM32M
     port map (
      ADDRA(4) => '0',
      ADDRA(3 downto 0) => \Use_Port_0.AXI_0/R_Channel/r_read_fifo_addr\(3 downto 0),
      ADDRB(4) => '0',
      ADDRB(3 downto 0) => \Use_Port_0.AXI_0/R_Channel/r_read_fifo_addr\(3 downto 0),
      ADDRC(4) => '0',
      ADDRC(3 downto 0) => \Use_Port_0.AXI_0/R_Channel/r_read_fifo_addr\(3 downto 0),
      ADDRD(4) => '0',
      ADDRD(3) => FE_n_55,
      ADDRD(2) => FE_n_56,
      ADDRD(1 downto 0) => \Use_Port_0.AXI_0/R_Channel/r_write_fifo_addr\(1 downto 0),
      DIA(1 downto 0) => \Use_Port_0.AXI_0/new_read_data_word\(31 downto 30),
      DIB(1 downto 0) => B"00",
      DIC(1 downto 0) => B"00",
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => S0_AXI_RDATA(31 downto 30),
      DOB(1 downto 0) => \NLW_Use_Port_0.AXI_0/R_Channel/rw_fifo_mem_reg_0_15_30_31_DOB_UNCONNECTED\(1 downto 0),
      DOC(1 downto 0) => \NLW_Use_Port_0.AXI_0/R_Channel/rw_fifo_mem_reg_0_15_30_31_DOC_UNCONNECTED\(1 downto 0),
      DOD(1 downto 0) => \NLW_Use_Port_0.AXI_0/R_Channel/rw_fifo_mem_reg_0_15_30_31_DOD_UNCONNECTED\(1 downto 0),
      WCLK => ACLK,
      WE => \Use_Port_0.AXI_0/R_Channel/r_push_safe\
    );
\Use_Port_0.AXI_0/R_Channel/rw_fifo_mem_reg_0_15_6_11\: unisim.vcomponents.RAM32M
     port map (
      ADDRA(4) => '0',
      ADDRA(3 downto 0) => \Use_Port_0.AXI_0/R_Channel/r_read_fifo_addr\(3 downto 0),
      ADDRB(4) => '0',
      ADDRB(3 downto 0) => \Use_Port_0.AXI_0/R_Channel/r_read_fifo_addr\(3 downto 0),
      ADDRC(4) => '0',
      ADDRC(3 downto 0) => \Use_Port_0.AXI_0/R_Channel/r_read_fifo_addr\(3 downto 0),
      ADDRD(4) => '0',
      ADDRD(3) => FE_n_55,
      ADDRD(2) => FE_n_56,
      ADDRD(1 downto 0) => \Use_Port_0.AXI_0/R_Channel/r_write_fifo_addr\(1 downto 0),
      DIA(1 downto 0) => \Use_Port_0.AXI_0/new_read_data_word\(7 downto 6),
      DIB(1 downto 0) => \Use_Port_0.AXI_0/new_read_data_word\(9 downto 8),
      DIC(1 downto 0) => \Use_Port_0.AXI_0/new_read_data_word\(11 downto 10),
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => S0_AXI_RDATA(7 downto 6),
      DOB(1 downto 0) => S0_AXI_RDATA(9 downto 8),
      DOC(1 downto 0) => S0_AXI_RDATA(11 downto 10),
      DOD(1 downto 0) => \NLW_Use_Port_0.AXI_0/R_Channel/rw_fifo_mem_reg_0_15_6_11_DOD_UNCONNECTED\(1 downto 0),
      WCLK => ACLK,
      WE => \Use_Port_0.AXI_0/R_Channel/r_push_safe\
    );
\Use_Port_1.AXI_1/R_Channel/rl_fifo_mem_reg_r1_0_15_0_0\: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => \Use_Port_1.AXI_1/R_Channel/r_write_fifo_addr\(0),
      A1 => \Use_Port_1.AXI_1/R_Channel/r_write_fifo_addr\(1),
      A2 => FE_n_64,
      A3 => FE_n_63,
      A4 => '0',
      D => \Use_Port_1.AXI_1/R_Channel/new_read_data_last\,
      DPO => \Use_Port_1.AXI_1/R_Channel/r_hit_last\,
      DPRA0 => \Use_Port_1.AXI_1/R_Channel/r_hit_read_fifo_addr\(0),
      DPRA1 => \Use_Port_1.AXI_1/R_Channel/r_hit_read_fifo_addr\(1),
      DPRA2 => \Use_Port_1.AXI_1/R_Channel/r_hit_read_fifo_addr\(2),
      DPRA3 => \Use_Port_1.AXI_1/R_Channel/r_hit_read_fifo_addr\(3),
      DPRA4 => '0',
      SPO => \NLW_Use_Port_1.AXI_1/R_Channel/rl_fifo_mem_reg_r1_0_15_0_0_SPO_UNCONNECTED\,
      WCLK => ACLK,
      WE => \Use_Port_1.AXI_1/R_Channel/r_push_safe\
    );
\Use_Port_1.AXI_1/R_Channel/rl_fifo_mem_reg_r2_0_15_0_0\: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => \Use_Port_1.AXI_1/R_Channel/r_write_fifo_addr\(0),
      A1 => \Use_Port_1.AXI_1/R_Channel/r_write_fifo_addr\(1),
      A2 => FE_n_64,
      A3 => FE_n_63,
      A4 => '0',
      D => \Use_Port_1.AXI_1/R_Channel/new_read_data_last\,
      DPO => \Use_Port_1.AXI_1/R_Channel/r_miss_last\,
      DPRA0 => \Use_Port_1.AXI_1/R_Channel/r_miss_read_fifo_addr\(0),
      DPRA1 => \Use_Port_1.AXI_1/R_Channel/r_miss_read_fifo_addr\(1),
      DPRA2 => '1',
      DPRA3 => '1',
      DPRA4 => '0',
      SPO => \NLW_Use_Port_1.AXI_1/R_Channel/rl_fifo_mem_reg_r2_0_15_0_0_SPO_UNCONNECTED\,
      WCLK => ACLK,
      WE => \Use_Port_1.AXI_1/R_Channel/r_push_safe\
    );
\Use_Port_1.AXI_1/R_Channel/rr_fifo_mem_reg_0_15_0_0\: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => \Use_Port_1.AXI_1/R_Channel/r_write_fifo_addr\(0),
      A1 => \Use_Port_1.AXI_1/R_Channel/r_write_fifo_addr\(1),
      A2 => FE_n_64,
      A3 => FE_n_63,
      A4 => '0',
      D => FE_n_206,
      DPO => S1_AXI_RRESP(0),
      DPRA0 => \Use_Port_1.AXI_1/R_Channel/r_read_fifo_addr\(0),
      DPRA1 => \Use_Port_1.AXI_1/R_Channel/r_read_fifo_addr\(1),
      DPRA2 => \Use_Port_1.AXI_1/R_Channel/r_read_fifo_addr\(2),
      DPRA3 => \Use_Port_1.AXI_1/R_Channel/r_read_fifo_addr\(3),
      DPRA4 => '0',
      SPO => \NLW_Use_Port_1.AXI_1/R_Channel/rr_fifo_mem_reg_0_15_0_0_SPO_UNCONNECTED\,
      WCLK => ACLK,
      WE => \Use_Port_1.AXI_1/R_Channel/r_push_safe\
    );
\Use_Port_1.AXI_1/R_Channel/rr_fifo_mem_reg_0_15_1_1\: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => \Use_Port_1.AXI_1/R_Channel/r_write_fifo_addr\(0),
      A1 => \Use_Port_1.AXI_1/R_Channel/r_write_fifo_addr\(1),
      A2 => FE_n_64,
      A3 => FE_n_63,
      A4 => '0',
      D => FE_n_205,
      DPO => S1_AXI_RRESP(1),
      DPRA0 => \Use_Port_1.AXI_1/R_Channel/r_read_fifo_addr\(0),
      DPRA1 => \Use_Port_1.AXI_1/R_Channel/r_read_fifo_addr\(1),
      DPRA2 => \Use_Port_1.AXI_1/R_Channel/r_read_fifo_addr\(2),
      DPRA3 => \Use_Port_1.AXI_1/R_Channel/r_read_fifo_addr\(3),
      DPRA4 => '0',
      SPO => \NLW_Use_Port_1.AXI_1/R_Channel/rr_fifo_mem_reg_0_15_1_1_SPO_UNCONNECTED\,
      WCLK => ACLK,
      WE => \Use_Port_1.AXI_1/R_Channel/r_push_safe\
    );
\Use_Port_1.AXI_1/R_Channel/rw_fifo_mem_reg_0_15_0_5\: unisim.vcomponents.RAM32M
     port map (
      ADDRA(4) => '0',
      ADDRA(3 downto 0) => \Use_Port_1.AXI_1/R_Channel/r_read_fifo_addr\(3 downto 0),
      ADDRB(4) => '0',
      ADDRB(3 downto 0) => \Use_Port_1.AXI_1/R_Channel/r_read_fifo_addr\(3 downto 0),
      ADDRC(4) => '0',
      ADDRC(3 downto 0) => \Use_Port_1.AXI_1/R_Channel/r_read_fifo_addr\(3 downto 0),
      ADDRD(4) => '0',
      ADDRD(3) => FE_n_63,
      ADDRD(2) => FE_n_64,
      ADDRD(1 downto 0) => \Use_Port_1.AXI_1/R_Channel/r_write_fifo_addr\(1 downto 0),
      DIA(1 downto 0) => \Use_Port_1.AXI_1/new_read_data_word\(1 downto 0),
      DIB(1 downto 0) => \Use_Port_1.AXI_1/new_read_data_word\(3 downto 2),
      DIC(1 downto 0) => \Use_Port_1.AXI_1/new_read_data_word\(5 downto 4),
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => S1_AXI_RDATA(1 downto 0),
      DOB(1 downto 0) => S1_AXI_RDATA(3 downto 2),
      DOC(1 downto 0) => S1_AXI_RDATA(5 downto 4),
      DOD(1 downto 0) => \NLW_Use_Port_1.AXI_1/R_Channel/rw_fifo_mem_reg_0_15_0_5_DOD_UNCONNECTED\(1 downto 0),
      WCLK => ACLK,
      WE => \Use_Port_1.AXI_1/R_Channel/r_push_safe\
    );
\Use_Port_1.AXI_1/R_Channel/rw_fifo_mem_reg_0_15_12_17\: unisim.vcomponents.RAM32M
     port map (
      ADDRA(4) => '0',
      ADDRA(3 downto 0) => \Use_Port_1.AXI_1/R_Channel/r_read_fifo_addr\(3 downto 0),
      ADDRB(4) => '0',
      ADDRB(3 downto 0) => \Use_Port_1.AXI_1/R_Channel/r_read_fifo_addr\(3 downto 0),
      ADDRC(4) => '0',
      ADDRC(3 downto 0) => \Use_Port_1.AXI_1/R_Channel/r_read_fifo_addr\(3 downto 0),
      ADDRD(4) => '0',
      ADDRD(3) => FE_n_63,
      ADDRD(2) => FE_n_64,
      ADDRD(1 downto 0) => \Use_Port_1.AXI_1/R_Channel/r_write_fifo_addr\(1 downto 0),
      DIA(1 downto 0) => \Use_Port_1.AXI_1/new_read_data_word\(13 downto 12),
      DIB(1 downto 0) => \Use_Port_1.AXI_1/new_read_data_word\(15 downto 14),
      DIC(1 downto 0) => \Use_Port_1.AXI_1/new_read_data_word\(17 downto 16),
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => S1_AXI_RDATA(13 downto 12),
      DOB(1 downto 0) => S1_AXI_RDATA(15 downto 14),
      DOC(1 downto 0) => S1_AXI_RDATA(17 downto 16),
      DOD(1 downto 0) => \NLW_Use_Port_1.AXI_1/R_Channel/rw_fifo_mem_reg_0_15_12_17_DOD_UNCONNECTED\(1 downto 0),
      WCLK => ACLK,
      WE => \Use_Port_1.AXI_1/R_Channel/r_push_safe\
    );
\Use_Port_1.AXI_1/R_Channel/rw_fifo_mem_reg_0_15_18_23\: unisim.vcomponents.RAM32M
     port map (
      ADDRA(4) => '0',
      ADDRA(3 downto 0) => \Use_Port_1.AXI_1/R_Channel/r_read_fifo_addr\(3 downto 0),
      ADDRB(4) => '0',
      ADDRB(3 downto 0) => \Use_Port_1.AXI_1/R_Channel/r_read_fifo_addr\(3 downto 0),
      ADDRC(4) => '0',
      ADDRC(3 downto 0) => \Use_Port_1.AXI_1/R_Channel/r_read_fifo_addr\(3 downto 0),
      ADDRD(4) => '0',
      ADDRD(3) => FE_n_63,
      ADDRD(2) => FE_n_64,
      ADDRD(1 downto 0) => \Use_Port_1.AXI_1/R_Channel/r_write_fifo_addr\(1 downto 0),
      DIA(1 downto 0) => \Use_Port_1.AXI_1/new_read_data_word\(19 downto 18),
      DIB(1 downto 0) => \Use_Port_1.AXI_1/new_read_data_word\(21 downto 20),
      DIC(1 downto 0) => \Use_Port_1.AXI_1/new_read_data_word\(23 downto 22),
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => S1_AXI_RDATA(19 downto 18),
      DOB(1 downto 0) => S1_AXI_RDATA(21 downto 20),
      DOC(1 downto 0) => S1_AXI_RDATA(23 downto 22),
      DOD(1 downto 0) => \NLW_Use_Port_1.AXI_1/R_Channel/rw_fifo_mem_reg_0_15_18_23_DOD_UNCONNECTED\(1 downto 0),
      WCLK => ACLK,
      WE => \Use_Port_1.AXI_1/R_Channel/r_push_safe\
    );
\Use_Port_1.AXI_1/R_Channel/rw_fifo_mem_reg_0_15_24_29\: unisim.vcomponents.RAM32M
     port map (
      ADDRA(4) => '0',
      ADDRA(3 downto 0) => \Use_Port_1.AXI_1/R_Channel/r_read_fifo_addr\(3 downto 0),
      ADDRB(4) => '0',
      ADDRB(3 downto 0) => \Use_Port_1.AXI_1/R_Channel/r_read_fifo_addr\(3 downto 0),
      ADDRC(4) => '0',
      ADDRC(3 downto 0) => \Use_Port_1.AXI_1/R_Channel/r_read_fifo_addr\(3 downto 0),
      ADDRD(4) => '0',
      ADDRD(3) => FE_n_63,
      ADDRD(2) => FE_n_64,
      ADDRD(1 downto 0) => \Use_Port_1.AXI_1/R_Channel/r_write_fifo_addr\(1 downto 0),
      DIA(1 downto 0) => \Use_Port_1.AXI_1/new_read_data_word\(25 downto 24),
      DIB(1 downto 0) => \Use_Port_1.AXI_1/new_read_data_word\(27 downto 26),
      DIC(1 downto 0) => \Use_Port_1.AXI_1/new_read_data_word\(29 downto 28),
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => S1_AXI_RDATA(25 downto 24),
      DOB(1 downto 0) => S1_AXI_RDATA(27 downto 26),
      DOC(1 downto 0) => S1_AXI_RDATA(29 downto 28),
      DOD(1 downto 0) => \NLW_Use_Port_1.AXI_1/R_Channel/rw_fifo_mem_reg_0_15_24_29_DOD_UNCONNECTED\(1 downto 0),
      WCLK => ACLK,
      WE => \Use_Port_1.AXI_1/R_Channel/r_push_safe\
    );
\Use_Port_1.AXI_1/R_Channel/rw_fifo_mem_reg_0_15_30_31\: unisim.vcomponents.RAM32M
     port map (
      ADDRA(4) => '0',
      ADDRA(3 downto 0) => \Use_Port_1.AXI_1/R_Channel/r_read_fifo_addr\(3 downto 0),
      ADDRB(4) => '0',
      ADDRB(3 downto 0) => \Use_Port_1.AXI_1/R_Channel/r_read_fifo_addr\(3 downto 0),
      ADDRC(4) => '0',
      ADDRC(3 downto 0) => \Use_Port_1.AXI_1/R_Channel/r_read_fifo_addr\(3 downto 0),
      ADDRD(4) => '0',
      ADDRD(3) => FE_n_63,
      ADDRD(2) => FE_n_64,
      ADDRD(1 downto 0) => \Use_Port_1.AXI_1/R_Channel/r_write_fifo_addr\(1 downto 0),
      DIA(1 downto 0) => \Use_Port_1.AXI_1/new_read_data_word\(31 downto 30),
      DIB(1 downto 0) => B"00",
      DIC(1 downto 0) => B"00",
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => S1_AXI_RDATA(31 downto 30),
      DOB(1 downto 0) => \NLW_Use_Port_1.AXI_1/R_Channel/rw_fifo_mem_reg_0_15_30_31_DOB_UNCONNECTED\(1 downto 0),
      DOC(1 downto 0) => \NLW_Use_Port_1.AXI_1/R_Channel/rw_fifo_mem_reg_0_15_30_31_DOC_UNCONNECTED\(1 downto 0),
      DOD(1 downto 0) => \NLW_Use_Port_1.AXI_1/R_Channel/rw_fifo_mem_reg_0_15_30_31_DOD_UNCONNECTED\(1 downto 0),
      WCLK => ACLK,
      WE => \Use_Port_1.AXI_1/R_Channel/r_push_safe\
    );
\Use_Port_1.AXI_1/R_Channel/rw_fifo_mem_reg_0_15_6_11\: unisim.vcomponents.RAM32M
     port map (
      ADDRA(4) => '0',
      ADDRA(3 downto 0) => \Use_Port_1.AXI_1/R_Channel/r_read_fifo_addr\(3 downto 0),
      ADDRB(4) => '0',
      ADDRB(3 downto 0) => \Use_Port_1.AXI_1/R_Channel/r_read_fifo_addr\(3 downto 0),
      ADDRC(4) => '0',
      ADDRC(3 downto 0) => \Use_Port_1.AXI_1/R_Channel/r_read_fifo_addr\(3 downto 0),
      ADDRD(4) => '0',
      ADDRD(3) => FE_n_63,
      ADDRD(2) => FE_n_64,
      ADDRD(1 downto 0) => \Use_Port_1.AXI_1/R_Channel/r_write_fifo_addr\(1 downto 0),
      DIA(1 downto 0) => \Use_Port_1.AXI_1/new_read_data_word\(7 downto 6),
      DIB(1 downto 0) => \Use_Port_1.AXI_1/new_read_data_word\(9 downto 8),
      DIC(1 downto 0) => \Use_Port_1.AXI_1/new_read_data_word\(11 downto 10),
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => S1_AXI_RDATA(7 downto 6),
      DOB(1 downto 0) => S1_AXI_RDATA(9 downto 8),
      DOC(1 downto 0) => S1_AXI_RDATA(11 downto 10),
      DOD(1 downto 0) => \NLW_Use_Port_1.AXI_1/R_Channel/rw_fifo_mem_reg_0_15_6_11_DOD_UNCONNECTED\(1 downto 0),
      WCLK => ACLK,
      WE => \Use_Port_1.AXI_1/R_Channel/r_push_safe\
    );
VCC: unisim.vcomponents.VCC
     port map (
      P => \<const1>\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_system_cache_0_0 is
  port (
    ACLK : in STD_LOGIC;
    ARESETN : in STD_LOGIC;
    S0_AXI_AWID : in STD_LOGIC_VECTOR ( 0 to 0 );
    S0_AXI_AWADDR : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S0_AXI_AWLEN : in STD_LOGIC_VECTOR ( 7 downto 0 );
    S0_AXI_AWSIZE : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S0_AXI_AWBURST : in STD_LOGIC_VECTOR ( 1 downto 0 );
    S0_AXI_AWLOCK : in STD_LOGIC;
    S0_AXI_AWCACHE : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S0_AXI_AWPROT : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S0_AXI_AWQOS : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S0_AXI_AWVALID : in STD_LOGIC;
    S0_AXI_AWREADY : out STD_LOGIC;
    S0_AXI_WDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S0_AXI_WSTRB : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S0_AXI_WLAST : in STD_LOGIC;
    S0_AXI_WVALID : in STD_LOGIC;
    S0_AXI_WREADY : out STD_LOGIC;
    S0_AXI_BRESP : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S0_AXI_BID : out STD_LOGIC_VECTOR ( 0 to 0 );
    S0_AXI_BVALID : out STD_LOGIC;
    S0_AXI_BREADY : in STD_LOGIC;
    S0_AXI_ARID : in STD_LOGIC_VECTOR ( 0 to 0 );
    S0_AXI_ARADDR : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S0_AXI_ARLEN : in STD_LOGIC_VECTOR ( 7 downto 0 );
    S0_AXI_ARSIZE : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S0_AXI_ARBURST : in STD_LOGIC_VECTOR ( 1 downto 0 );
    S0_AXI_ARLOCK : in STD_LOGIC;
    S0_AXI_ARCACHE : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S0_AXI_ARPROT : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S0_AXI_ARQOS : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S0_AXI_ARVALID : in STD_LOGIC;
    S0_AXI_ARREADY : out STD_LOGIC;
    S0_AXI_RID : out STD_LOGIC_VECTOR ( 0 to 0 );
    S0_AXI_RDATA : out STD_LOGIC_VECTOR ( 31 downto 0 );
    S0_AXI_RRESP : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S0_AXI_RLAST : out STD_LOGIC;
    S0_AXI_RVALID : out STD_LOGIC;
    S0_AXI_RREADY : in STD_LOGIC;
    S1_AXI_AWID : in STD_LOGIC_VECTOR ( 0 to 0 );
    S1_AXI_AWADDR : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S1_AXI_AWLEN : in STD_LOGIC_VECTOR ( 7 downto 0 );
    S1_AXI_AWSIZE : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S1_AXI_AWBURST : in STD_LOGIC_VECTOR ( 1 downto 0 );
    S1_AXI_AWLOCK : in STD_LOGIC;
    S1_AXI_AWCACHE : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S1_AXI_AWPROT : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S1_AXI_AWQOS : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S1_AXI_AWVALID : in STD_LOGIC;
    S1_AXI_AWREADY : out STD_LOGIC;
    S1_AXI_WDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S1_AXI_WSTRB : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S1_AXI_WLAST : in STD_LOGIC;
    S1_AXI_WVALID : in STD_LOGIC;
    S1_AXI_WREADY : out STD_LOGIC;
    S1_AXI_BRESP : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S1_AXI_BID : out STD_LOGIC_VECTOR ( 0 to 0 );
    S1_AXI_BVALID : out STD_LOGIC;
    S1_AXI_BREADY : in STD_LOGIC;
    S1_AXI_ARID : in STD_LOGIC_VECTOR ( 0 to 0 );
    S1_AXI_ARADDR : in STD_LOGIC_VECTOR ( 31 downto 0 );
    S1_AXI_ARLEN : in STD_LOGIC_VECTOR ( 7 downto 0 );
    S1_AXI_ARSIZE : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S1_AXI_ARBURST : in STD_LOGIC_VECTOR ( 1 downto 0 );
    S1_AXI_ARLOCK : in STD_LOGIC;
    S1_AXI_ARCACHE : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S1_AXI_ARPROT : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S1_AXI_ARQOS : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S1_AXI_ARVALID : in STD_LOGIC;
    S1_AXI_ARREADY : out STD_LOGIC;
    S1_AXI_RID : out STD_LOGIC_VECTOR ( 0 to 0 );
    S1_AXI_RDATA : out STD_LOGIC_VECTOR ( 31 downto 0 );
    S1_AXI_RRESP : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S1_AXI_RLAST : out STD_LOGIC;
    S1_AXI_RVALID : out STD_LOGIC;
    S1_AXI_RREADY : in STD_LOGIC;
    M0_AXI_AWID : out STD_LOGIC_VECTOR ( 0 to 0 );
    M0_AXI_AWADDR : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M0_AXI_AWLEN : out STD_LOGIC_VECTOR ( 7 downto 0 );
    M0_AXI_AWSIZE : out STD_LOGIC_VECTOR ( 2 downto 0 );
    M0_AXI_AWBURST : out STD_LOGIC_VECTOR ( 1 downto 0 );
    M0_AXI_AWLOCK : out STD_LOGIC;
    M0_AXI_AWCACHE : out STD_LOGIC_VECTOR ( 3 downto 0 );
    M0_AXI_AWPROT : out STD_LOGIC_VECTOR ( 2 downto 0 );
    M0_AXI_AWQOS : out STD_LOGIC_VECTOR ( 3 downto 0 );
    M0_AXI_AWVALID : out STD_LOGIC;
    M0_AXI_AWREADY : in STD_LOGIC;
    M0_AXI_WDATA : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M0_AXI_WSTRB : out STD_LOGIC_VECTOR ( 3 downto 0 );
    M0_AXI_WLAST : out STD_LOGIC;
    M0_AXI_WVALID : out STD_LOGIC;
    M0_AXI_WREADY : in STD_LOGIC;
    M0_AXI_BRESP : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M0_AXI_BID : in STD_LOGIC_VECTOR ( 0 to 0 );
    M0_AXI_BVALID : in STD_LOGIC;
    M0_AXI_BREADY : out STD_LOGIC;
    M0_AXI_ARID : out STD_LOGIC_VECTOR ( 0 to 0 );
    M0_AXI_ARADDR : out STD_LOGIC_VECTOR ( 31 downto 0 );
    M0_AXI_ARLEN : out STD_LOGIC_VECTOR ( 7 downto 0 );
    M0_AXI_ARSIZE : out STD_LOGIC_VECTOR ( 2 downto 0 );
    M0_AXI_ARBURST : out STD_LOGIC_VECTOR ( 1 downto 0 );
    M0_AXI_ARLOCK : out STD_LOGIC;
    M0_AXI_ARCACHE : out STD_LOGIC_VECTOR ( 3 downto 0 );
    M0_AXI_ARPROT : out STD_LOGIC_VECTOR ( 2 downto 0 );
    M0_AXI_ARQOS : out STD_LOGIC_VECTOR ( 3 downto 0 );
    M0_AXI_ARVALID : out STD_LOGIC;
    M0_AXI_ARREADY : in STD_LOGIC;
    M0_AXI_RID : in STD_LOGIC_VECTOR ( 0 to 0 );
    M0_AXI_RDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    M0_AXI_RRESP : in STD_LOGIC_VECTOR ( 1 downto 0 );
    M0_AXI_RLAST : in STD_LOGIC;
    M0_AXI_RVALID : in STD_LOGIC;
    M0_AXI_RREADY : out STD_LOGIC
  );
  attribute NotValidForBitStream : boolean;
  attribute NotValidForBitStream of design_1_system_cache_0_0 : entity is true;
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of design_1_system_cache_0_0 : entity is "design_1_system_cache_0_0,system_cache,{}";
  attribute downgradeipidentifiedwarnings : string;
  attribute downgradeipidentifiedwarnings of design_1_system_cache_0_0 : entity is "yes";
  attribute x_core_info : string;
  attribute x_core_info of design_1_system_cache_0_0 : entity is "system_cache,Vivado 2017.4";
end design_1_system_cache_0_0;

architecture STRUCTURE of design_1_system_cache_0_0 is
  signal NLW_U0_M0_AXI_ACREADY_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_M0_AXI_CDLAST_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_M0_AXI_CDVALID_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_M0_AXI_CRVALID_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_M0_AXI_RACK_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_M0_AXI_WACK_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_M1_AXI_ARLOCK_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_M1_AXI_ARVALID_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_M1_AXI_AWLOCK_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_M1_AXI_AWVALID_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_M1_AXI_BREADY_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_M1_AXI_RREADY_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_M1_AXI_WLAST_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_M1_AXI_WVALID_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_M2_AXI_ARLOCK_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_M2_AXI_ARVALID_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_M2_AXI_AWLOCK_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_M2_AXI_AWVALID_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_M2_AXI_BREADY_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_M2_AXI_RREADY_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_M2_AXI_WLAST_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_M2_AXI_WVALID_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_M3_AXI_ARLOCK_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_M3_AXI_ARVALID_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_M3_AXI_AWLOCK_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_M3_AXI_AWVALID_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_M3_AXI_BREADY_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_M3_AXI_RREADY_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_M3_AXI_WLAST_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_M3_AXI_WVALID_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_S0_AXI_ACVALID_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_S0_AXI_CDREADY_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_S0_AXI_CRREADY_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_S0_AXI_GEN_ARREADY_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_S0_AXI_GEN_AWREADY_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_S0_AXI_GEN_BVALID_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_S0_AXI_GEN_RLAST_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_S0_AXI_GEN_RVALID_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_S0_AXI_GEN_WREADY_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_S10_AXI_ACVALID_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_S10_AXI_ARREADY_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_S10_AXI_AWREADY_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_S10_AXI_BVALID_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_S10_AXI_CDREADY_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_S10_AXI_CRREADY_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_S10_AXI_GEN_ARREADY_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_S10_AXI_GEN_AWREADY_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_S10_AXI_GEN_BVALID_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_S10_AXI_GEN_RLAST_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_S10_AXI_GEN_RVALID_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_S10_AXI_GEN_WREADY_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_S10_AXI_RLAST_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_S10_AXI_RVALID_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_S10_AXI_WREADY_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_S11_AXI_ACVALID_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_S11_AXI_ARREADY_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_S11_AXI_AWREADY_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_S11_AXI_BVALID_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_S11_AXI_CDREADY_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_S11_AXI_CRREADY_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_S11_AXI_GEN_ARREADY_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_S11_AXI_GEN_AWREADY_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_S11_AXI_GEN_BVALID_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_S11_AXI_GEN_RLAST_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_S11_AXI_GEN_RVALID_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_S11_AXI_GEN_WREADY_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_S11_AXI_RLAST_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_S11_AXI_RVALID_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_S11_AXI_WREADY_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_S12_AXI_ACVALID_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_S12_AXI_ARREADY_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_S12_AXI_AWREADY_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_S12_AXI_BVALID_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_S12_AXI_CDREADY_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_S12_AXI_CRREADY_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_S12_AXI_GEN_ARREADY_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_S12_AXI_GEN_AWREADY_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_S12_AXI_GEN_BVALID_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_S12_AXI_GEN_RLAST_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_S12_AXI_GEN_RVALID_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_S12_AXI_GEN_WREADY_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_S12_AXI_RLAST_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_S12_AXI_RVALID_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_S12_AXI_WREADY_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_S13_AXI_ACVALID_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_S13_AXI_ARREADY_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_S13_AXI_AWREADY_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_S13_AXI_BVALID_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_S13_AXI_CDREADY_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_S13_AXI_CRREADY_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_S13_AXI_GEN_ARREADY_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_S13_AXI_GEN_AWREADY_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_S13_AXI_GEN_BVALID_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_S13_AXI_GEN_RLAST_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_S13_AXI_GEN_RVALID_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_S13_AXI_GEN_WREADY_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_S13_AXI_RLAST_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_S13_AXI_RVALID_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_S13_AXI_WREADY_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_S14_AXI_ACVALID_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_S14_AXI_ARREADY_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_S14_AXI_AWREADY_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_S14_AXI_BVALID_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_S14_AXI_CDREADY_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_S14_AXI_CRREADY_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_S14_AXI_GEN_ARREADY_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_S14_AXI_GEN_AWREADY_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_S14_AXI_GEN_BVALID_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_S14_AXI_GEN_RLAST_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_S14_AXI_GEN_RVALID_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_S14_AXI_GEN_WREADY_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_S14_AXI_RLAST_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_S14_AXI_RVALID_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_S14_AXI_WREADY_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_S15_AXI_ACVALID_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_S15_AXI_ARREADY_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_S15_AXI_AWREADY_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_S15_AXI_BVALID_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_S15_AXI_CDREADY_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_S15_AXI_CRREADY_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_S15_AXI_GEN_ARREADY_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_S15_AXI_GEN_AWREADY_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_S15_AXI_GEN_BVALID_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_S15_AXI_GEN_RLAST_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_S15_AXI_GEN_RVALID_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_S15_AXI_GEN_WREADY_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_S15_AXI_RLAST_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_S15_AXI_RVALID_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_S15_AXI_WREADY_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_S1_AXI_ACVALID_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_S1_AXI_CDREADY_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_S1_AXI_CRREADY_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_S1_AXI_GEN_ARREADY_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_S1_AXI_GEN_AWREADY_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_S1_AXI_GEN_BVALID_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_S1_AXI_GEN_RLAST_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_S1_AXI_GEN_RVALID_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_S1_AXI_GEN_WREADY_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_S2_AXI_ACVALID_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_S2_AXI_ARREADY_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_S2_AXI_AWREADY_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_S2_AXI_BVALID_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_S2_AXI_CDREADY_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_S2_AXI_CRREADY_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_S2_AXI_GEN_ARREADY_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_S2_AXI_GEN_AWREADY_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_S2_AXI_GEN_BVALID_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_S2_AXI_GEN_RLAST_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_S2_AXI_GEN_RVALID_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_S2_AXI_GEN_WREADY_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_S2_AXI_RLAST_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_S2_AXI_RVALID_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_S2_AXI_WREADY_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_S3_AXI_ACVALID_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_S3_AXI_ARREADY_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_S3_AXI_AWREADY_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_S3_AXI_BVALID_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_S3_AXI_CDREADY_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_S3_AXI_CRREADY_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_S3_AXI_GEN_ARREADY_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_S3_AXI_GEN_AWREADY_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_S3_AXI_GEN_BVALID_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_S3_AXI_GEN_RLAST_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_S3_AXI_GEN_RVALID_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_S3_AXI_GEN_WREADY_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_S3_AXI_RLAST_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_S3_AXI_RVALID_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_S3_AXI_WREADY_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_S4_AXI_ACVALID_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_S4_AXI_ARREADY_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_S4_AXI_AWREADY_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_S4_AXI_BVALID_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_S4_AXI_CDREADY_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_S4_AXI_CRREADY_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_S4_AXI_GEN_ARREADY_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_S4_AXI_GEN_AWREADY_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_S4_AXI_GEN_BVALID_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_S4_AXI_GEN_RLAST_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_S4_AXI_GEN_RVALID_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_S4_AXI_GEN_WREADY_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_S4_AXI_RLAST_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_S4_AXI_RVALID_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_S4_AXI_WREADY_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_S5_AXI_ACVALID_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_S5_AXI_ARREADY_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_S5_AXI_AWREADY_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_S5_AXI_BVALID_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_S5_AXI_CDREADY_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_S5_AXI_CRREADY_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_S5_AXI_GEN_ARREADY_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_S5_AXI_GEN_AWREADY_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_S5_AXI_GEN_BVALID_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_S5_AXI_GEN_RLAST_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_S5_AXI_GEN_RVALID_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_S5_AXI_GEN_WREADY_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_S5_AXI_RLAST_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_S5_AXI_RVALID_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_S5_AXI_WREADY_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_S6_AXI_ACVALID_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_S6_AXI_ARREADY_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_S6_AXI_AWREADY_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_S6_AXI_BVALID_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_S6_AXI_CDREADY_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_S6_AXI_CRREADY_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_S6_AXI_GEN_ARREADY_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_S6_AXI_GEN_AWREADY_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_S6_AXI_GEN_BVALID_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_S6_AXI_GEN_RLAST_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_S6_AXI_GEN_RVALID_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_S6_AXI_GEN_WREADY_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_S6_AXI_RLAST_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_S6_AXI_RVALID_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_S6_AXI_WREADY_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_S7_AXI_ACVALID_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_S7_AXI_ARREADY_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_S7_AXI_AWREADY_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_S7_AXI_BVALID_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_S7_AXI_CDREADY_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_S7_AXI_CRREADY_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_S7_AXI_GEN_ARREADY_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_S7_AXI_GEN_AWREADY_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_S7_AXI_GEN_BVALID_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_S7_AXI_GEN_RLAST_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_S7_AXI_GEN_RVALID_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_S7_AXI_GEN_WREADY_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_S7_AXI_RLAST_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_S7_AXI_RVALID_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_S7_AXI_WREADY_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_S8_AXI_ACVALID_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_S8_AXI_ARREADY_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_S8_AXI_AWREADY_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_S8_AXI_BVALID_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_S8_AXI_CDREADY_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_S8_AXI_CRREADY_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_S8_AXI_GEN_ARREADY_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_S8_AXI_GEN_AWREADY_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_S8_AXI_GEN_BVALID_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_S8_AXI_GEN_RLAST_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_S8_AXI_GEN_RVALID_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_S8_AXI_GEN_WREADY_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_S8_AXI_RLAST_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_S8_AXI_RVALID_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_S8_AXI_WREADY_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_S9_AXI_ACVALID_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_S9_AXI_ARREADY_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_S9_AXI_AWREADY_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_S9_AXI_BVALID_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_S9_AXI_CDREADY_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_S9_AXI_CRREADY_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_S9_AXI_GEN_ARREADY_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_S9_AXI_GEN_AWREADY_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_S9_AXI_GEN_BVALID_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_S9_AXI_GEN_RLAST_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_S9_AXI_GEN_RVALID_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_S9_AXI_GEN_WREADY_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_S9_AXI_RLAST_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_S9_AXI_RVALID_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_S9_AXI_WREADY_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_S_AXI_CTRL_ARREADY_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_S_AXI_CTRL_AWREADY_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_S_AXI_CTRL_BVALID_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_S_AXI_CTRL_RVALID_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_S_AXI_CTRL_WREADY_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_M0_AXI_ARBAR_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_U0_M0_AXI_ARDOMAIN_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_U0_M0_AXI_ARSNOOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_M0_AXI_AWBAR_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_U0_M0_AXI_AWDOMAIN_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_U0_M0_AXI_AWSNOOP_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_U0_M0_AXI_CDDATA_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_U0_M0_AXI_CRRESP_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_M1_AXI_ARADDR_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_U0_M1_AXI_ARBURST_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_U0_M1_AXI_ARCACHE_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_M1_AXI_ARID_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_M1_AXI_ARLEN_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_U0_M1_AXI_ARPROT_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_U0_M1_AXI_ARQOS_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_M1_AXI_ARSIZE_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_U0_M1_AXI_AWADDR_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_U0_M1_AXI_AWBURST_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_U0_M1_AXI_AWCACHE_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_M1_AXI_AWID_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_M1_AXI_AWLEN_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_U0_M1_AXI_AWPROT_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_U0_M1_AXI_AWQOS_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_M1_AXI_AWSIZE_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_U0_M1_AXI_WDATA_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_U0_M1_AXI_WSTRB_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_M2_AXI_ARADDR_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_U0_M2_AXI_ARBURST_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_U0_M2_AXI_ARCACHE_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_M2_AXI_ARID_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_M2_AXI_ARLEN_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_U0_M2_AXI_ARPROT_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_U0_M2_AXI_ARQOS_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_M2_AXI_ARSIZE_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_U0_M2_AXI_AWADDR_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_U0_M2_AXI_AWBURST_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_U0_M2_AXI_AWCACHE_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_M2_AXI_AWID_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_M2_AXI_AWLEN_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_U0_M2_AXI_AWPROT_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_U0_M2_AXI_AWQOS_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_M2_AXI_AWSIZE_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_U0_M2_AXI_WDATA_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_U0_M2_AXI_WSTRB_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_M3_AXI_ARADDR_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_U0_M3_AXI_ARBURST_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_U0_M3_AXI_ARCACHE_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_M3_AXI_ARID_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_M3_AXI_ARLEN_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_U0_M3_AXI_ARPROT_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_U0_M3_AXI_ARQOS_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_M3_AXI_ARSIZE_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_U0_M3_AXI_AWADDR_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_U0_M3_AXI_AWBURST_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_U0_M3_AXI_AWCACHE_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_M3_AXI_AWID_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_M3_AXI_AWLEN_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_U0_M3_AXI_AWPROT_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_U0_M3_AXI_AWQOS_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_M3_AXI_AWSIZE_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_U0_M3_AXI_WDATA_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_U0_M3_AXI_WSTRB_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_S0_AXI_ACADDR_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_U0_S0_AXI_ACPROT_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_U0_S0_AXI_ACSNOOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_S0_AXI_GEN_BID_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_S0_AXI_GEN_BRESP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_U0_S0_AXI_GEN_RDATA_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_U0_S0_AXI_GEN_RID_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_S0_AXI_GEN_RRESP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_U0_S10_AXI_ACADDR_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_U0_S10_AXI_ACPROT_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_U0_S10_AXI_ACSNOOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_S10_AXI_BID_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_S10_AXI_BRESP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_U0_S10_AXI_GEN_BID_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_S10_AXI_GEN_BRESP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_U0_S10_AXI_GEN_RDATA_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_U0_S10_AXI_GEN_RID_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_S10_AXI_GEN_RRESP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_U0_S10_AXI_RDATA_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_U0_S10_AXI_RID_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_S10_AXI_RRESP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_U0_S11_AXI_ACADDR_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_U0_S11_AXI_ACPROT_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_U0_S11_AXI_ACSNOOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_S11_AXI_BID_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_S11_AXI_BRESP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_U0_S11_AXI_GEN_BID_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_S11_AXI_GEN_BRESP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_U0_S11_AXI_GEN_RDATA_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_U0_S11_AXI_GEN_RID_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_S11_AXI_GEN_RRESP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_U0_S11_AXI_RDATA_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_U0_S11_AXI_RID_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_S11_AXI_RRESP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_U0_S12_AXI_ACADDR_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_U0_S12_AXI_ACPROT_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_U0_S12_AXI_ACSNOOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_S12_AXI_BID_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_S12_AXI_BRESP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_U0_S12_AXI_GEN_BID_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_S12_AXI_GEN_BRESP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_U0_S12_AXI_GEN_RDATA_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_U0_S12_AXI_GEN_RID_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_S12_AXI_GEN_RRESP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_U0_S12_AXI_RDATA_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_U0_S12_AXI_RID_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_S12_AXI_RRESP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_U0_S13_AXI_ACADDR_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_U0_S13_AXI_ACPROT_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_U0_S13_AXI_ACSNOOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_S13_AXI_BID_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_S13_AXI_BRESP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_U0_S13_AXI_GEN_BID_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_S13_AXI_GEN_BRESP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_U0_S13_AXI_GEN_RDATA_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_U0_S13_AXI_GEN_RID_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_S13_AXI_GEN_RRESP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_U0_S13_AXI_RDATA_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_U0_S13_AXI_RID_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_S13_AXI_RRESP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_U0_S14_AXI_ACADDR_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_U0_S14_AXI_ACPROT_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_U0_S14_AXI_ACSNOOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_S14_AXI_BID_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_S14_AXI_BRESP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_U0_S14_AXI_GEN_BID_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_S14_AXI_GEN_BRESP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_U0_S14_AXI_GEN_RDATA_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_U0_S14_AXI_GEN_RID_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_S14_AXI_GEN_RRESP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_U0_S14_AXI_RDATA_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_U0_S14_AXI_RID_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_S14_AXI_RRESP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_U0_S15_AXI_ACADDR_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_U0_S15_AXI_ACPROT_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_U0_S15_AXI_ACSNOOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_S15_AXI_BID_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_S15_AXI_BRESP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_U0_S15_AXI_GEN_BID_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_S15_AXI_GEN_BRESP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_U0_S15_AXI_GEN_RDATA_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_U0_S15_AXI_GEN_RID_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_S15_AXI_GEN_RRESP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_U0_S15_AXI_RDATA_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_U0_S15_AXI_RID_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_S15_AXI_RRESP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_U0_S1_AXI_ACADDR_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_U0_S1_AXI_ACPROT_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_U0_S1_AXI_ACSNOOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_S1_AXI_GEN_BID_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_S1_AXI_GEN_BRESP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_U0_S1_AXI_GEN_RDATA_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_U0_S1_AXI_GEN_RID_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_S1_AXI_GEN_RRESP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_U0_S2_AXI_ACADDR_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_U0_S2_AXI_ACPROT_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_U0_S2_AXI_ACSNOOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_S2_AXI_BID_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_S2_AXI_BRESP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_U0_S2_AXI_GEN_BID_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_S2_AXI_GEN_BRESP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_U0_S2_AXI_GEN_RDATA_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_U0_S2_AXI_GEN_RID_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_S2_AXI_GEN_RRESP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_U0_S2_AXI_RDATA_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_U0_S2_AXI_RID_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_S2_AXI_RRESP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_U0_S3_AXI_ACADDR_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_U0_S3_AXI_ACPROT_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_U0_S3_AXI_ACSNOOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_S3_AXI_BID_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_S3_AXI_BRESP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_U0_S3_AXI_GEN_BID_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_S3_AXI_GEN_BRESP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_U0_S3_AXI_GEN_RDATA_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_U0_S3_AXI_GEN_RID_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_S3_AXI_GEN_RRESP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_U0_S3_AXI_RDATA_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_U0_S3_AXI_RID_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_S3_AXI_RRESP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_U0_S4_AXI_ACADDR_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_U0_S4_AXI_ACPROT_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_U0_S4_AXI_ACSNOOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_S4_AXI_BID_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_S4_AXI_BRESP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_U0_S4_AXI_GEN_BID_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_S4_AXI_GEN_BRESP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_U0_S4_AXI_GEN_RDATA_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_U0_S4_AXI_GEN_RID_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_S4_AXI_GEN_RRESP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_U0_S4_AXI_RDATA_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_U0_S4_AXI_RID_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_S4_AXI_RRESP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_U0_S5_AXI_ACADDR_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_U0_S5_AXI_ACPROT_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_U0_S5_AXI_ACSNOOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_S5_AXI_BID_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_S5_AXI_BRESP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_U0_S5_AXI_GEN_BID_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_S5_AXI_GEN_BRESP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_U0_S5_AXI_GEN_RDATA_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_U0_S5_AXI_GEN_RID_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_S5_AXI_GEN_RRESP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_U0_S5_AXI_RDATA_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_U0_S5_AXI_RID_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_S5_AXI_RRESP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_U0_S6_AXI_ACADDR_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_U0_S6_AXI_ACPROT_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_U0_S6_AXI_ACSNOOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_S6_AXI_BID_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_S6_AXI_BRESP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_U0_S6_AXI_GEN_BID_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_S6_AXI_GEN_BRESP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_U0_S6_AXI_GEN_RDATA_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_U0_S6_AXI_GEN_RID_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_S6_AXI_GEN_RRESP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_U0_S6_AXI_RDATA_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_U0_S6_AXI_RID_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_S6_AXI_RRESP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_U0_S7_AXI_ACADDR_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_U0_S7_AXI_ACPROT_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_U0_S7_AXI_ACSNOOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_S7_AXI_BID_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_S7_AXI_BRESP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_U0_S7_AXI_GEN_BID_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_S7_AXI_GEN_BRESP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_U0_S7_AXI_GEN_RDATA_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_U0_S7_AXI_GEN_RID_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_S7_AXI_GEN_RRESP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_U0_S7_AXI_RDATA_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_U0_S7_AXI_RID_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_S7_AXI_RRESP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_U0_S8_AXI_ACADDR_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_U0_S8_AXI_ACPROT_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_U0_S8_AXI_ACSNOOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_S8_AXI_BID_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_S8_AXI_BRESP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_U0_S8_AXI_GEN_BID_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_S8_AXI_GEN_BRESP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_U0_S8_AXI_GEN_RDATA_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_U0_S8_AXI_GEN_RID_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_S8_AXI_GEN_RRESP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_U0_S8_AXI_RDATA_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_U0_S8_AXI_RID_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_S8_AXI_RRESP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_U0_S9_AXI_ACADDR_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_U0_S9_AXI_ACPROT_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_U0_S9_AXI_ACSNOOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_S9_AXI_BID_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_S9_AXI_BRESP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_U0_S9_AXI_GEN_BID_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_S9_AXI_GEN_BRESP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_U0_S9_AXI_GEN_RDATA_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_U0_S9_AXI_GEN_RID_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_S9_AXI_GEN_RRESP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_U0_S9_AXI_RDATA_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_U0_S9_AXI_RID_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_S9_AXI_RRESP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_U0_S_AXI_CTRL_BRESP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_U0_S_AXI_CTRL_RDATA_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_U0_S_AXI_CTRL_RRESP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute C_BASEADDR : string;
  attribute C_BASEADDR of U0 : label is "64'b0000000000000000000000000000000011111111111111111111111111111111";
  attribute C_CACHE_BLOCKS : integer;
  attribute C_CACHE_BLOCKS of U0 : label is 1;
  attribute C_CACHE_DATA_WIDTH : integer;
  attribute C_CACHE_DATA_WIDTH of U0 : label is 32;
  attribute C_CACHE_LINE_LENGTH : integer;
  attribute C_CACHE_LINE_LENGTH of U0 : label is 16;
  attribute C_CACHE_SIZE : integer;
  attribute C_CACHE_SIZE of U0 : label is 32768;
  attribute C_ENABLE_COHERENCY : integer;
  attribute C_ENABLE_COHERENCY of U0 : label is 0;
  attribute C_ENABLE_CTRL : integer;
  attribute C_ENABLE_CTRL of U0 : label is 0;
  attribute C_ENABLE_ERROR_HANDLING : integer;
  attribute C_ENABLE_ERROR_HANDLING of U0 : label is 0;
  attribute C_ENABLE_EXCLUSIVE : integer;
  attribute C_ENABLE_EXCLUSIVE of U0 : label is 0;
  attribute C_ENABLE_NON_SECURE : integer;
  attribute C_ENABLE_NON_SECURE of U0 : label is 0;
  attribute C_ENABLE_PEER_PORT_DATA : integer;
  attribute C_ENABLE_PEER_PORT_DATA of U0 : label is 0;
  attribute C_ENABLE_STATISTICS : integer;
  attribute C_ENABLE_STATISTICS of U0 : label is 0;
  attribute C_ENABLE_VERSION_REGISTER : integer;
  attribute C_ENABLE_VERSION_REGISTER of U0 : label is 0;
  attribute C_FAMILY : string;
  attribute C_FAMILY of U0 : label is "zynq";
  attribute C_FREQ : integer;
  attribute C_FREQ of U0 : label is 0;
  attribute C_GEN_MATCH_Lx_CACHE : integer;
  attribute C_GEN_MATCH_Lx_CACHE of U0 : label is 0;
  attribute C_HIGHADDR : string;
  attribute C_HIGHADDR of U0 : label is "64'b0000000000000000000000000000000000000000000000000000000000000000";
  attribute C_INSTANCE : string;
  attribute C_INSTANCE of U0 : label is "system_cache";
  attribute C_KEEP_SHARED_WRITE : integer;
  attribute C_KEEP_SHARED_WRITE of U0 : label is 1;
  attribute C_Lx_CACHE_LINE_LENGTH : integer;
  attribute C_Lx_CACHE_LINE_LENGTH of U0 : label is 4;
  attribute C_Lx_CACHE_SIZE : integer;
  attribute C_Lx_CACHE_SIZE of U0 : label is 8192;
  attribute C_Lx_NUM_WAYS : integer;
  attribute C_Lx_NUM_WAYS of U0 : label is 1;
  attribute C_M0_AXI_ADDR_WIDTH : integer;
  attribute C_M0_AXI_ADDR_WIDTH of U0 : label is 32;
  attribute C_M0_AXI_DATA_WIDTH : integer;
  attribute C_M0_AXI_DATA_WIDTH of U0 : label is 32;
  attribute C_M0_AXI_RRESP_WIDTH : integer;
  attribute C_M0_AXI_RRESP_WIDTH of U0 : label is 2;
  attribute C_M0_AXI_THREAD_ID_WIDTH : integer;
  attribute C_M0_AXI_THREAD_ID_WIDTH of U0 : label is 1;
  attribute C_M1_AXI_ADDR_WIDTH : integer;
  attribute C_M1_AXI_ADDR_WIDTH of U0 : label is 32;
  attribute C_M1_AXI_DATA_WIDTH : integer;
  attribute C_M1_AXI_DATA_WIDTH of U0 : label is 32;
  attribute C_M1_AXI_RRESP_WIDTH : integer;
  attribute C_M1_AXI_RRESP_WIDTH of U0 : label is 2;
  attribute C_M1_AXI_THREAD_ID_WIDTH : integer;
  attribute C_M1_AXI_THREAD_ID_WIDTH of U0 : label is 1;
  attribute C_M2_AXI_ADDR_WIDTH : integer;
  attribute C_M2_AXI_ADDR_WIDTH of U0 : label is 32;
  attribute C_M2_AXI_DATA_WIDTH : integer;
  attribute C_M2_AXI_DATA_WIDTH of U0 : label is 32;
  attribute C_M2_AXI_RRESP_WIDTH : integer;
  attribute C_M2_AXI_RRESP_WIDTH of U0 : label is 2;
  attribute C_M2_AXI_THREAD_ID_WIDTH : integer;
  attribute C_M2_AXI_THREAD_ID_WIDTH of U0 : label is 1;
  attribute C_M3_AXI_ADDR_WIDTH : integer;
  attribute C_M3_AXI_ADDR_WIDTH of U0 : label is 32;
  attribute C_M3_AXI_DATA_WIDTH : integer;
  attribute C_M3_AXI_DATA_WIDTH of U0 : label is 32;
  attribute C_M3_AXI_RRESP_WIDTH : integer;
  attribute C_M3_AXI_RRESP_WIDTH of U0 : label is 2;
  attribute C_M3_AXI_THREAD_ID_WIDTH : integer;
  attribute C_M3_AXI_THREAD_ID_WIDTH of U0 : label is 1;
  attribute C_NUM_GENERIC_PORTS : integer;
  attribute C_NUM_GENERIC_PORTS of U0 : label is 0;
  attribute C_NUM_MASTER_PORTS : integer;
  attribute C_NUM_MASTER_PORTS of U0 : label is 1;
  attribute C_NUM_OPTIMIZED_PORTS : integer;
  attribute C_NUM_OPTIMIZED_PORTS of U0 : label is 2;
  attribute C_NUM_WAYS : integer;
  attribute C_NUM_WAYS of U0 : label is 2;
  attribute C_READ_EXCLUSIVE_CLEAN : integer;
  attribute C_READ_EXCLUSIVE_CLEAN of U0 : label is 1;
  attribute C_READ_ONLY_UNIQUE : integer;
  attribute C_READ_ONLY_UNIQUE of U0 : label is 0;
  attribute C_S0_AXI_ADDR_WIDTH : integer;
  attribute C_S0_AXI_ADDR_WIDTH of U0 : label is 32;
  attribute C_S0_AXI_DATA_WIDTH : integer;
  attribute C_S0_AXI_DATA_WIDTH of U0 : label is 32;
  attribute C_S0_AXI_FORCE_READ_ALLOCATE : integer;
  attribute C_S0_AXI_FORCE_READ_ALLOCATE of U0 : label is 0;
  attribute C_S0_AXI_FORCE_READ_BUFFER : integer;
  attribute C_S0_AXI_FORCE_READ_BUFFER of U0 : label is 0;
  attribute C_S0_AXI_FORCE_WRITE_ALLOCATE : integer;
  attribute C_S0_AXI_FORCE_WRITE_ALLOCATE of U0 : label is 0;
  attribute C_S0_AXI_FORCE_WRITE_BUFFER : integer;
  attribute C_S0_AXI_FORCE_WRITE_BUFFER of U0 : label is 0;
  attribute C_S0_AXI_GEN_ADDR_WIDTH : integer;
  attribute C_S0_AXI_GEN_ADDR_WIDTH of U0 : label is 32;
  attribute C_S0_AXI_GEN_DATA_WIDTH : integer;
  attribute C_S0_AXI_GEN_DATA_WIDTH of U0 : label is 32;
  attribute C_S0_AXI_GEN_FORCE_READ_ALLOCATE : integer;
  attribute C_S0_AXI_GEN_FORCE_READ_ALLOCATE of U0 : label is 0;
  attribute C_S0_AXI_GEN_FORCE_READ_BUFFER : integer;
  attribute C_S0_AXI_GEN_FORCE_READ_BUFFER of U0 : label is 0;
  attribute C_S0_AXI_GEN_FORCE_WRITE_ALLOCATE : integer;
  attribute C_S0_AXI_GEN_FORCE_WRITE_ALLOCATE of U0 : label is 0;
  attribute C_S0_AXI_GEN_FORCE_WRITE_BUFFER : integer;
  attribute C_S0_AXI_GEN_FORCE_WRITE_BUFFER of U0 : label is 0;
  attribute C_S0_AXI_GEN_ID_WIDTH : integer;
  attribute C_S0_AXI_GEN_ID_WIDTH of U0 : label is 1;
  attribute C_S0_AXI_GEN_PROHIBIT_READ_ALLOCATE : integer;
  attribute C_S0_AXI_GEN_PROHIBIT_READ_ALLOCATE of U0 : label is 0;
  attribute C_S0_AXI_GEN_PROHIBIT_READ_BUFFER : integer;
  attribute C_S0_AXI_GEN_PROHIBIT_READ_BUFFER of U0 : label is 0;
  attribute C_S0_AXI_GEN_PROHIBIT_WRITE_ALLOCATE : integer;
  attribute C_S0_AXI_GEN_PROHIBIT_WRITE_ALLOCATE of U0 : label is 1;
  attribute C_S0_AXI_GEN_PROHIBIT_WRITE_BUFFER : integer;
  attribute C_S0_AXI_GEN_PROHIBIT_WRITE_BUFFER of U0 : label is 0;
  attribute C_S0_AXI_GEN_SUPPORT_DIRTY : integer;
  attribute C_S0_AXI_GEN_SUPPORT_DIRTY of U0 : label is 0;
  attribute C_S0_AXI_GEN_SUPPORT_UNIQUE : integer;
  attribute C_S0_AXI_GEN_SUPPORT_UNIQUE of U0 : label is 0;
  attribute C_S0_AXI_ID_WIDTH : integer;
  attribute C_S0_AXI_ID_WIDTH of U0 : label is 1;
  attribute C_S0_AXI_PROHIBIT_READ_ALLOCATE : integer;
  attribute C_S0_AXI_PROHIBIT_READ_ALLOCATE of U0 : label is 0;
  attribute C_S0_AXI_PROHIBIT_READ_BUFFER : integer;
  attribute C_S0_AXI_PROHIBIT_READ_BUFFER of U0 : label is 0;
  attribute C_S0_AXI_PROHIBIT_WRITE_ALLOCATE : integer;
  attribute C_S0_AXI_PROHIBIT_WRITE_ALLOCATE of U0 : label is 1;
  attribute C_S0_AXI_PROHIBIT_WRITE_BUFFER : integer;
  attribute C_S0_AXI_PROHIBIT_WRITE_BUFFER of U0 : label is 0;
  attribute C_S0_AXI_RRESP_WIDTH : integer;
  attribute C_S0_AXI_RRESP_WIDTH of U0 : label is 2;
  attribute C_S0_AXI_SUPPORT_DIRTY : integer;
  attribute C_S0_AXI_SUPPORT_DIRTY of U0 : label is 0;
  attribute C_S0_AXI_SUPPORT_UNIQUE : integer;
  attribute C_S0_AXI_SUPPORT_UNIQUE of U0 : label is 0;
  attribute C_S10_AXI_ADDR_WIDTH : integer;
  attribute C_S10_AXI_ADDR_WIDTH of U0 : label is 32;
  attribute C_S10_AXI_DATA_WIDTH : integer;
  attribute C_S10_AXI_DATA_WIDTH of U0 : label is 32;
  attribute C_S10_AXI_FORCE_READ_ALLOCATE : integer;
  attribute C_S10_AXI_FORCE_READ_ALLOCATE of U0 : label is 0;
  attribute C_S10_AXI_FORCE_READ_BUFFER : integer;
  attribute C_S10_AXI_FORCE_READ_BUFFER of U0 : label is 0;
  attribute C_S10_AXI_FORCE_WRITE_ALLOCATE : integer;
  attribute C_S10_AXI_FORCE_WRITE_ALLOCATE of U0 : label is 0;
  attribute C_S10_AXI_FORCE_WRITE_BUFFER : integer;
  attribute C_S10_AXI_FORCE_WRITE_BUFFER of U0 : label is 0;
  attribute C_S10_AXI_GEN_ADDR_WIDTH : integer;
  attribute C_S10_AXI_GEN_ADDR_WIDTH of U0 : label is 32;
  attribute C_S10_AXI_GEN_DATA_WIDTH : integer;
  attribute C_S10_AXI_GEN_DATA_WIDTH of U0 : label is 32;
  attribute C_S10_AXI_GEN_FORCE_READ_ALLOCATE : integer;
  attribute C_S10_AXI_GEN_FORCE_READ_ALLOCATE of U0 : label is 0;
  attribute C_S10_AXI_GEN_FORCE_READ_BUFFER : integer;
  attribute C_S10_AXI_GEN_FORCE_READ_BUFFER of U0 : label is 0;
  attribute C_S10_AXI_GEN_FORCE_WRITE_ALLOCATE : integer;
  attribute C_S10_AXI_GEN_FORCE_WRITE_ALLOCATE of U0 : label is 0;
  attribute C_S10_AXI_GEN_FORCE_WRITE_BUFFER : integer;
  attribute C_S10_AXI_GEN_FORCE_WRITE_BUFFER of U0 : label is 0;
  attribute C_S10_AXI_GEN_ID_WIDTH : integer;
  attribute C_S10_AXI_GEN_ID_WIDTH of U0 : label is 1;
  attribute C_S10_AXI_GEN_PROHIBIT_READ_ALLOCATE : integer;
  attribute C_S10_AXI_GEN_PROHIBIT_READ_ALLOCATE of U0 : label is 0;
  attribute C_S10_AXI_GEN_PROHIBIT_READ_BUFFER : integer;
  attribute C_S10_AXI_GEN_PROHIBIT_READ_BUFFER of U0 : label is 0;
  attribute C_S10_AXI_GEN_PROHIBIT_WRITE_ALLOCATE : integer;
  attribute C_S10_AXI_GEN_PROHIBIT_WRITE_ALLOCATE of U0 : label is 1;
  attribute C_S10_AXI_GEN_PROHIBIT_WRITE_BUFFER : integer;
  attribute C_S10_AXI_GEN_PROHIBIT_WRITE_BUFFER of U0 : label is 0;
  attribute C_S10_AXI_GEN_SUPPORT_DIRTY : integer;
  attribute C_S10_AXI_GEN_SUPPORT_DIRTY of U0 : label is 0;
  attribute C_S10_AXI_GEN_SUPPORT_UNIQUE : integer;
  attribute C_S10_AXI_GEN_SUPPORT_UNIQUE of U0 : label is 0;
  attribute C_S10_AXI_ID_WIDTH : integer;
  attribute C_S10_AXI_ID_WIDTH of U0 : label is 1;
  attribute C_S10_AXI_PROHIBIT_READ_ALLOCATE : integer;
  attribute C_S10_AXI_PROHIBIT_READ_ALLOCATE of U0 : label is 0;
  attribute C_S10_AXI_PROHIBIT_READ_BUFFER : integer;
  attribute C_S10_AXI_PROHIBIT_READ_BUFFER of U0 : label is 0;
  attribute C_S10_AXI_PROHIBIT_WRITE_ALLOCATE : integer;
  attribute C_S10_AXI_PROHIBIT_WRITE_ALLOCATE of U0 : label is 1;
  attribute C_S10_AXI_PROHIBIT_WRITE_BUFFER : integer;
  attribute C_S10_AXI_PROHIBIT_WRITE_BUFFER of U0 : label is 0;
  attribute C_S10_AXI_RRESP_WIDTH : integer;
  attribute C_S10_AXI_RRESP_WIDTH of U0 : label is 2;
  attribute C_S10_AXI_SUPPORT_DIRTY : integer;
  attribute C_S10_AXI_SUPPORT_DIRTY of U0 : label is 0;
  attribute C_S10_AXI_SUPPORT_UNIQUE : integer;
  attribute C_S10_AXI_SUPPORT_UNIQUE of U0 : label is 0;
  attribute C_S11_AXI_ADDR_WIDTH : integer;
  attribute C_S11_AXI_ADDR_WIDTH of U0 : label is 32;
  attribute C_S11_AXI_DATA_WIDTH : integer;
  attribute C_S11_AXI_DATA_WIDTH of U0 : label is 32;
  attribute C_S11_AXI_FORCE_READ_ALLOCATE : integer;
  attribute C_S11_AXI_FORCE_READ_ALLOCATE of U0 : label is 0;
  attribute C_S11_AXI_FORCE_READ_BUFFER : integer;
  attribute C_S11_AXI_FORCE_READ_BUFFER of U0 : label is 0;
  attribute C_S11_AXI_FORCE_WRITE_ALLOCATE : integer;
  attribute C_S11_AXI_FORCE_WRITE_ALLOCATE of U0 : label is 0;
  attribute C_S11_AXI_FORCE_WRITE_BUFFER : integer;
  attribute C_S11_AXI_FORCE_WRITE_BUFFER of U0 : label is 0;
  attribute C_S11_AXI_GEN_ADDR_WIDTH : integer;
  attribute C_S11_AXI_GEN_ADDR_WIDTH of U0 : label is 32;
  attribute C_S11_AXI_GEN_DATA_WIDTH : integer;
  attribute C_S11_AXI_GEN_DATA_WIDTH of U0 : label is 32;
  attribute C_S11_AXI_GEN_FORCE_READ_ALLOCATE : integer;
  attribute C_S11_AXI_GEN_FORCE_READ_ALLOCATE of U0 : label is 0;
  attribute C_S11_AXI_GEN_FORCE_READ_BUFFER : integer;
  attribute C_S11_AXI_GEN_FORCE_READ_BUFFER of U0 : label is 0;
  attribute C_S11_AXI_GEN_FORCE_WRITE_ALLOCATE : integer;
  attribute C_S11_AXI_GEN_FORCE_WRITE_ALLOCATE of U0 : label is 0;
  attribute C_S11_AXI_GEN_FORCE_WRITE_BUFFER : integer;
  attribute C_S11_AXI_GEN_FORCE_WRITE_BUFFER of U0 : label is 0;
  attribute C_S11_AXI_GEN_ID_WIDTH : integer;
  attribute C_S11_AXI_GEN_ID_WIDTH of U0 : label is 1;
  attribute C_S11_AXI_GEN_PROHIBIT_READ_ALLOCATE : integer;
  attribute C_S11_AXI_GEN_PROHIBIT_READ_ALLOCATE of U0 : label is 0;
  attribute C_S11_AXI_GEN_PROHIBIT_READ_BUFFER : integer;
  attribute C_S11_AXI_GEN_PROHIBIT_READ_BUFFER of U0 : label is 0;
  attribute C_S11_AXI_GEN_PROHIBIT_WRITE_ALLOCATE : integer;
  attribute C_S11_AXI_GEN_PROHIBIT_WRITE_ALLOCATE of U0 : label is 1;
  attribute C_S11_AXI_GEN_PROHIBIT_WRITE_BUFFER : integer;
  attribute C_S11_AXI_GEN_PROHIBIT_WRITE_BUFFER of U0 : label is 0;
  attribute C_S11_AXI_GEN_SUPPORT_DIRTY : integer;
  attribute C_S11_AXI_GEN_SUPPORT_DIRTY of U0 : label is 0;
  attribute C_S11_AXI_GEN_SUPPORT_UNIQUE : integer;
  attribute C_S11_AXI_GEN_SUPPORT_UNIQUE of U0 : label is 0;
  attribute C_S11_AXI_ID_WIDTH : integer;
  attribute C_S11_AXI_ID_WIDTH of U0 : label is 1;
  attribute C_S11_AXI_PROHIBIT_READ_ALLOCATE : integer;
  attribute C_S11_AXI_PROHIBIT_READ_ALLOCATE of U0 : label is 0;
  attribute C_S11_AXI_PROHIBIT_READ_BUFFER : integer;
  attribute C_S11_AXI_PROHIBIT_READ_BUFFER of U0 : label is 0;
  attribute C_S11_AXI_PROHIBIT_WRITE_ALLOCATE : integer;
  attribute C_S11_AXI_PROHIBIT_WRITE_ALLOCATE of U0 : label is 1;
  attribute C_S11_AXI_PROHIBIT_WRITE_BUFFER : integer;
  attribute C_S11_AXI_PROHIBIT_WRITE_BUFFER of U0 : label is 0;
  attribute C_S11_AXI_RRESP_WIDTH : integer;
  attribute C_S11_AXI_RRESP_WIDTH of U0 : label is 2;
  attribute C_S11_AXI_SUPPORT_DIRTY : integer;
  attribute C_S11_AXI_SUPPORT_DIRTY of U0 : label is 0;
  attribute C_S11_AXI_SUPPORT_UNIQUE : integer;
  attribute C_S11_AXI_SUPPORT_UNIQUE of U0 : label is 0;
  attribute C_S12_AXI_ADDR_WIDTH : integer;
  attribute C_S12_AXI_ADDR_WIDTH of U0 : label is 32;
  attribute C_S12_AXI_DATA_WIDTH : integer;
  attribute C_S12_AXI_DATA_WIDTH of U0 : label is 32;
  attribute C_S12_AXI_FORCE_READ_ALLOCATE : integer;
  attribute C_S12_AXI_FORCE_READ_ALLOCATE of U0 : label is 0;
  attribute C_S12_AXI_FORCE_READ_BUFFER : integer;
  attribute C_S12_AXI_FORCE_READ_BUFFER of U0 : label is 0;
  attribute C_S12_AXI_FORCE_WRITE_ALLOCATE : integer;
  attribute C_S12_AXI_FORCE_WRITE_ALLOCATE of U0 : label is 0;
  attribute C_S12_AXI_FORCE_WRITE_BUFFER : integer;
  attribute C_S12_AXI_FORCE_WRITE_BUFFER of U0 : label is 0;
  attribute C_S12_AXI_GEN_ADDR_WIDTH : integer;
  attribute C_S12_AXI_GEN_ADDR_WIDTH of U0 : label is 32;
  attribute C_S12_AXI_GEN_DATA_WIDTH : integer;
  attribute C_S12_AXI_GEN_DATA_WIDTH of U0 : label is 32;
  attribute C_S12_AXI_GEN_FORCE_READ_ALLOCATE : integer;
  attribute C_S12_AXI_GEN_FORCE_READ_ALLOCATE of U0 : label is 0;
  attribute C_S12_AXI_GEN_FORCE_READ_BUFFER : integer;
  attribute C_S12_AXI_GEN_FORCE_READ_BUFFER of U0 : label is 0;
  attribute C_S12_AXI_GEN_FORCE_WRITE_ALLOCATE : integer;
  attribute C_S12_AXI_GEN_FORCE_WRITE_ALLOCATE of U0 : label is 0;
  attribute C_S12_AXI_GEN_FORCE_WRITE_BUFFER : integer;
  attribute C_S12_AXI_GEN_FORCE_WRITE_BUFFER of U0 : label is 0;
  attribute C_S12_AXI_GEN_ID_WIDTH : integer;
  attribute C_S12_AXI_GEN_ID_WIDTH of U0 : label is 1;
  attribute C_S12_AXI_GEN_PROHIBIT_READ_ALLOCATE : integer;
  attribute C_S12_AXI_GEN_PROHIBIT_READ_ALLOCATE of U0 : label is 0;
  attribute C_S12_AXI_GEN_PROHIBIT_READ_BUFFER : integer;
  attribute C_S12_AXI_GEN_PROHIBIT_READ_BUFFER of U0 : label is 0;
  attribute C_S12_AXI_GEN_PROHIBIT_WRITE_ALLOCATE : integer;
  attribute C_S12_AXI_GEN_PROHIBIT_WRITE_ALLOCATE of U0 : label is 1;
  attribute C_S12_AXI_GEN_PROHIBIT_WRITE_BUFFER : integer;
  attribute C_S12_AXI_GEN_PROHIBIT_WRITE_BUFFER of U0 : label is 0;
  attribute C_S12_AXI_GEN_SUPPORT_DIRTY : integer;
  attribute C_S12_AXI_GEN_SUPPORT_DIRTY of U0 : label is 0;
  attribute C_S12_AXI_GEN_SUPPORT_UNIQUE : integer;
  attribute C_S12_AXI_GEN_SUPPORT_UNIQUE of U0 : label is 0;
  attribute C_S12_AXI_ID_WIDTH : integer;
  attribute C_S12_AXI_ID_WIDTH of U0 : label is 1;
  attribute C_S12_AXI_PROHIBIT_READ_ALLOCATE : integer;
  attribute C_S12_AXI_PROHIBIT_READ_ALLOCATE of U0 : label is 0;
  attribute C_S12_AXI_PROHIBIT_READ_BUFFER : integer;
  attribute C_S12_AXI_PROHIBIT_READ_BUFFER of U0 : label is 0;
  attribute C_S12_AXI_PROHIBIT_WRITE_ALLOCATE : integer;
  attribute C_S12_AXI_PROHIBIT_WRITE_ALLOCATE of U0 : label is 1;
  attribute C_S12_AXI_PROHIBIT_WRITE_BUFFER : integer;
  attribute C_S12_AXI_PROHIBIT_WRITE_BUFFER of U0 : label is 0;
  attribute C_S12_AXI_RRESP_WIDTH : integer;
  attribute C_S12_AXI_RRESP_WIDTH of U0 : label is 2;
  attribute C_S12_AXI_SUPPORT_DIRTY : integer;
  attribute C_S12_AXI_SUPPORT_DIRTY of U0 : label is 0;
  attribute C_S12_AXI_SUPPORT_UNIQUE : integer;
  attribute C_S12_AXI_SUPPORT_UNIQUE of U0 : label is 0;
  attribute C_S13_AXI_ADDR_WIDTH : integer;
  attribute C_S13_AXI_ADDR_WIDTH of U0 : label is 32;
  attribute C_S13_AXI_DATA_WIDTH : integer;
  attribute C_S13_AXI_DATA_WIDTH of U0 : label is 32;
  attribute C_S13_AXI_FORCE_READ_ALLOCATE : integer;
  attribute C_S13_AXI_FORCE_READ_ALLOCATE of U0 : label is 0;
  attribute C_S13_AXI_FORCE_READ_BUFFER : integer;
  attribute C_S13_AXI_FORCE_READ_BUFFER of U0 : label is 0;
  attribute C_S13_AXI_FORCE_WRITE_ALLOCATE : integer;
  attribute C_S13_AXI_FORCE_WRITE_ALLOCATE of U0 : label is 0;
  attribute C_S13_AXI_FORCE_WRITE_BUFFER : integer;
  attribute C_S13_AXI_FORCE_WRITE_BUFFER of U0 : label is 0;
  attribute C_S13_AXI_GEN_ADDR_WIDTH : integer;
  attribute C_S13_AXI_GEN_ADDR_WIDTH of U0 : label is 32;
  attribute C_S13_AXI_GEN_DATA_WIDTH : integer;
  attribute C_S13_AXI_GEN_DATA_WIDTH of U0 : label is 32;
  attribute C_S13_AXI_GEN_FORCE_READ_ALLOCATE : integer;
  attribute C_S13_AXI_GEN_FORCE_READ_ALLOCATE of U0 : label is 0;
  attribute C_S13_AXI_GEN_FORCE_READ_BUFFER : integer;
  attribute C_S13_AXI_GEN_FORCE_READ_BUFFER of U0 : label is 0;
  attribute C_S13_AXI_GEN_FORCE_WRITE_ALLOCATE : integer;
  attribute C_S13_AXI_GEN_FORCE_WRITE_ALLOCATE of U0 : label is 0;
  attribute C_S13_AXI_GEN_FORCE_WRITE_BUFFER : integer;
  attribute C_S13_AXI_GEN_FORCE_WRITE_BUFFER of U0 : label is 0;
  attribute C_S13_AXI_GEN_ID_WIDTH : integer;
  attribute C_S13_AXI_GEN_ID_WIDTH of U0 : label is 1;
  attribute C_S13_AXI_GEN_PROHIBIT_READ_ALLOCATE : integer;
  attribute C_S13_AXI_GEN_PROHIBIT_READ_ALLOCATE of U0 : label is 0;
  attribute C_S13_AXI_GEN_PROHIBIT_READ_BUFFER : integer;
  attribute C_S13_AXI_GEN_PROHIBIT_READ_BUFFER of U0 : label is 0;
  attribute C_S13_AXI_GEN_PROHIBIT_WRITE_ALLOCATE : integer;
  attribute C_S13_AXI_GEN_PROHIBIT_WRITE_ALLOCATE of U0 : label is 1;
  attribute C_S13_AXI_GEN_PROHIBIT_WRITE_BUFFER : integer;
  attribute C_S13_AXI_GEN_PROHIBIT_WRITE_BUFFER of U0 : label is 0;
  attribute C_S13_AXI_GEN_SUPPORT_DIRTY : integer;
  attribute C_S13_AXI_GEN_SUPPORT_DIRTY of U0 : label is 0;
  attribute C_S13_AXI_GEN_SUPPORT_UNIQUE : integer;
  attribute C_S13_AXI_GEN_SUPPORT_UNIQUE of U0 : label is 0;
  attribute C_S13_AXI_ID_WIDTH : integer;
  attribute C_S13_AXI_ID_WIDTH of U0 : label is 1;
  attribute C_S13_AXI_PROHIBIT_READ_ALLOCATE : integer;
  attribute C_S13_AXI_PROHIBIT_READ_ALLOCATE of U0 : label is 0;
  attribute C_S13_AXI_PROHIBIT_READ_BUFFER : integer;
  attribute C_S13_AXI_PROHIBIT_READ_BUFFER of U0 : label is 0;
  attribute C_S13_AXI_PROHIBIT_WRITE_ALLOCATE : integer;
  attribute C_S13_AXI_PROHIBIT_WRITE_ALLOCATE of U0 : label is 1;
  attribute C_S13_AXI_PROHIBIT_WRITE_BUFFER : integer;
  attribute C_S13_AXI_PROHIBIT_WRITE_BUFFER of U0 : label is 0;
  attribute C_S13_AXI_RRESP_WIDTH : integer;
  attribute C_S13_AXI_RRESP_WIDTH of U0 : label is 2;
  attribute C_S13_AXI_SUPPORT_DIRTY : integer;
  attribute C_S13_AXI_SUPPORT_DIRTY of U0 : label is 0;
  attribute C_S13_AXI_SUPPORT_UNIQUE : integer;
  attribute C_S13_AXI_SUPPORT_UNIQUE of U0 : label is 0;
  attribute C_S14_AXI_ADDR_WIDTH : integer;
  attribute C_S14_AXI_ADDR_WIDTH of U0 : label is 32;
  attribute C_S14_AXI_DATA_WIDTH : integer;
  attribute C_S14_AXI_DATA_WIDTH of U0 : label is 32;
  attribute C_S14_AXI_FORCE_READ_ALLOCATE : integer;
  attribute C_S14_AXI_FORCE_READ_ALLOCATE of U0 : label is 0;
  attribute C_S14_AXI_FORCE_READ_BUFFER : integer;
  attribute C_S14_AXI_FORCE_READ_BUFFER of U0 : label is 0;
  attribute C_S14_AXI_FORCE_WRITE_ALLOCATE : integer;
  attribute C_S14_AXI_FORCE_WRITE_ALLOCATE of U0 : label is 0;
  attribute C_S14_AXI_FORCE_WRITE_BUFFER : integer;
  attribute C_S14_AXI_FORCE_WRITE_BUFFER of U0 : label is 0;
  attribute C_S14_AXI_GEN_ADDR_WIDTH : integer;
  attribute C_S14_AXI_GEN_ADDR_WIDTH of U0 : label is 32;
  attribute C_S14_AXI_GEN_DATA_WIDTH : integer;
  attribute C_S14_AXI_GEN_DATA_WIDTH of U0 : label is 32;
  attribute C_S14_AXI_GEN_FORCE_READ_ALLOCATE : integer;
  attribute C_S14_AXI_GEN_FORCE_READ_ALLOCATE of U0 : label is 0;
  attribute C_S14_AXI_GEN_FORCE_READ_BUFFER : integer;
  attribute C_S14_AXI_GEN_FORCE_READ_BUFFER of U0 : label is 0;
  attribute C_S14_AXI_GEN_FORCE_WRITE_ALLOCATE : integer;
  attribute C_S14_AXI_GEN_FORCE_WRITE_ALLOCATE of U0 : label is 0;
  attribute C_S14_AXI_GEN_FORCE_WRITE_BUFFER : integer;
  attribute C_S14_AXI_GEN_FORCE_WRITE_BUFFER of U0 : label is 0;
  attribute C_S14_AXI_GEN_ID_WIDTH : integer;
  attribute C_S14_AXI_GEN_ID_WIDTH of U0 : label is 1;
  attribute C_S14_AXI_GEN_PROHIBIT_READ_ALLOCATE : integer;
  attribute C_S14_AXI_GEN_PROHIBIT_READ_ALLOCATE of U0 : label is 0;
  attribute C_S14_AXI_GEN_PROHIBIT_READ_BUFFER : integer;
  attribute C_S14_AXI_GEN_PROHIBIT_READ_BUFFER of U0 : label is 0;
  attribute C_S14_AXI_GEN_PROHIBIT_WRITE_ALLOCATE : integer;
  attribute C_S14_AXI_GEN_PROHIBIT_WRITE_ALLOCATE of U0 : label is 1;
  attribute C_S14_AXI_GEN_PROHIBIT_WRITE_BUFFER : integer;
  attribute C_S14_AXI_GEN_PROHIBIT_WRITE_BUFFER of U0 : label is 0;
  attribute C_S14_AXI_GEN_SUPPORT_DIRTY : integer;
  attribute C_S14_AXI_GEN_SUPPORT_DIRTY of U0 : label is 0;
  attribute C_S14_AXI_GEN_SUPPORT_UNIQUE : integer;
  attribute C_S14_AXI_GEN_SUPPORT_UNIQUE of U0 : label is 0;
  attribute C_S14_AXI_ID_WIDTH : integer;
  attribute C_S14_AXI_ID_WIDTH of U0 : label is 1;
  attribute C_S14_AXI_PROHIBIT_READ_ALLOCATE : integer;
  attribute C_S14_AXI_PROHIBIT_READ_ALLOCATE of U0 : label is 0;
  attribute C_S14_AXI_PROHIBIT_READ_BUFFER : integer;
  attribute C_S14_AXI_PROHIBIT_READ_BUFFER of U0 : label is 0;
  attribute C_S14_AXI_PROHIBIT_WRITE_ALLOCATE : integer;
  attribute C_S14_AXI_PROHIBIT_WRITE_ALLOCATE of U0 : label is 1;
  attribute C_S14_AXI_PROHIBIT_WRITE_BUFFER : integer;
  attribute C_S14_AXI_PROHIBIT_WRITE_BUFFER of U0 : label is 0;
  attribute C_S14_AXI_RRESP_WIDTH : integer;
  attribute C_S14_AXI_RRESP_WIDTH of U0 : label is 2;
  attribute C_S14_AXI_SUPPORT_DIRTY : integer;
  attribute C_S14_AXI_SUPPORT_DIRTY of U0 : label is 0;
  attribute C_S14_AXI_SUPPORT_UNIQUE : integer;
  attribute C_S14_AXI_SUPPORT_UNIQUE of U0 : label is 0;
  attribute C_S15_AXI_ADDR_WIDTH : integer;
  attribute C_S15_AXI_ADDR_WIDTH of U0 : label is 32;
  attribute C_S15_AXI_DATA_WIDTH : integer;
  attribute C_S15_AXI_DATA_WIDTH of U0 : label is 32;
  attribute C_S15_AXI_FORCE_READ_ALLOCATE : integer;
  attribute C_S15_AXI_FORCE_READ_ALLOCATE of U0 : label is 0;
  attribute C_S15_AXI_FORCE_READ_BUFFER : integer;
  attribute C_S15_AXI_FORCE_READ_BUFFER of U0 : label is 0;
  attribute C_S15_AXI_FORCE_WRITE_ALLOCATE : integer;
  attribute C_S15_AXI_FORCE_WRITE_ALLOCATE of U0 : label is 0;
  attribute C_S15_AXI_FORCE_WRITE_BUFFER : integer;
  attribute C_S15_AXI_FORCE_WRITE_BUFFER of U0 : label is 0;
  attribute C_S15_AXI_GEN_ADDR_WIDTH : integer;
  attribute C_S15_AXI_GEN_ADDR_WIDTH of U0 : label is 32;
  attribute C_S15_AXI_GEN_DATA_WIDTH : integer;
  attribute C_S15_AXI_GEN_DATA_WIDTH of U0 : label is 32;
  attribute C_S15_AXI_GEN_FORCE_READ_ALLOCATE : integer;
  attribute C_S15_AXI_GEN_FORCE_READ_ALLOCATE of U0 : label is 0;
  attribute C_S15_AXI_GEN_FORCE_READ_BUFFER : integer;
  attribute C_S15_AXI_GEN_FORCE_READ_BUFFER of U0 : label is 0;
  attribute C_S15_AXI_GEN_FORCE_WRITE_ALLOCATE : integer;
  attribute C_S15_AXI_GEN_FORCE_WRITE_ALLOCATE of U0 : label is 0;
  attribute C_S15_AXI_GEN_FORCE_WRITE_BUFFER : integer;
  attribute C_S15_AXI_GEN_FORCE_WRITE_BUFFER of U0 : label is 0;
  attribute C_S15_AXI_GEN_ID_WIDTH : integer;
  attribute C_S15_AXI_GEN_ID_WIDTH of U0 : label is 1;
  attribute C_S15_AXI_GEN_PROHIBIT_READ_ALLOCATE : integer;
  attribute C_S15_AXI_GEN_PROHIBIT_READ_ALLOCATE of U0 : label is 0;
  attribute C_S15_AXI_GEN_PROHIBIT_READ_BUFFER : integer;
  attribute C_S15_AXI_GEN_PROHIBIT_READ_BUFFER of U0 : label is 0;
  attribute C_S15_AXI_GEN_PROHIBIT_WRITE_ALLOCATE : integer;
  attribute C_S15_AXI_GEN_PROHIBIT_WRITE_ALLOCATE of U0 : label is 1;
  attribute C_S15_AXI_GEN_PROHIBIT_WRITE_BUFFER : integer;
  attribute C_S15_AXI_GEN_PROHIBIT_WRITE_BUFFER of U0 : label is 0;
  attribute C_S15_AXI_GEN_SUPPORT_DIRTY : integer;
  attribute C_S15_AXI_GEN_SUPPORT_DIRTY of U0 : label is 0;
  attribute C_S15_AXI_GEN_SUPPORT_UNIQUE : integer;
  attribute C_S15_AXI_GEN_SUPPORT_UNIQUE of U0 : label is 0;
  attribute C_S15_AXI_ID_WIDTH : integer;
  attribute C_S15_AXI_ID_WIDTH of U0 : label is 1;
  attribute C_S15_AXI_PROHIBIT_READ_ALLOCATE : integer;
  attribute C_S15_AXI_PROHIBIT_READ_ALLOCATE of U0 : label is 0;
  attribute C_S15_AXI_PROHIBIT_READ_BUFFER : integer;
  attribute C_S15_AXI_PROHIBIT_READ_BUFFER of U0 : label is 0;
  attribute C_S15_AXI_PROHIBIT_WRITE_ALLOCATE : integer;
  attribute C_S15_AXI_PROHIBIT_WRITE_ALLOCATE of U0 : label is 1;
  attribute C_S15_AXI_PROHIBIT_WRITE_BUFFER : integer;
  attribute C_S15_AXI_PROHIBIT_WRITE_BUFFER of U0 : label is 0;
  attribute C_S15_AXI_RRESP_WIDTH : integer;
  attribute C_S15_AXI_RRESP_WIDTH of U0 : label is 2;
  attribute C_S15_AXI_SUPPORT_DIRTY : integer;
  attribute C_S15_AXI_SUPPORT_DIRTY of U0 : label is 0;
  attribute C_S15_AXI_SUPPORT_UNIQUE : integer;
  attribute C_S15_AXI_SUPPORT_UNIQUE of U0 : label is 0;
  attribute C_S1_AXI_ADDR_WIDTH : integer;
  attribute C_S1_AXI_ADDR_WIDTH of U0 : label is 32;
  attribute C_S1_AXI_DATA_WIDTH : integer;
  attribute C_S1_AXI_DATA_WIDTH of U0 : label is 32;
  attribute C_S1_AXI_FORCE_READ_ALLOCATE : integer;
  attribute C_S1_AXI_FORCE_READ_ALLOCATE of U0 : label is 0;
  attribute C_S1_AXI_FORCE_READ_BUFFER : integer;
  attribute C_S1_AXI_FORCE_READ_BUFFER of U0 : label is 0;
  attribute C_S1_AXI_FORCE_WRITE_ALLOCATE : integer;
  attribute C_S1_AXI_FORCE_WRITE_ALLOCATE of U0 : label is 0;
  attribute C_S1_AXI_FORCE_WRITE_BUFFER : integer;
  attribute C_S1_AXI_FORCE_WRITE_BUFFER of U0 : label is 0;
  attribute C_S1_AXI_GEN_ADDR_WIDTH : integer;
  attribute C_S1_AXI_GEN_ADDR_WIDTH of U0 : label is 32;
  attribute C_S1_AXI_GEN_DATA_WIDTH : integer;
  attribute C_S1_AXI_GEN_DATA_WIDTH of U0 : label is 32;
  attribute C_S1_AXI_GEN_FORCE_READ_ALLOCATE : integer;
  attribute C_S1_AXI_GEN_FORCE_READ_ALLOCATE of U0 : label is 0;
  attribute C_S1_AXI_GEN_FORCE_READ_BUFFER : integer;
  attribute C_S1_AXI_GEN_FORCE_READ_BUFFER of U0 : label is 0;
  attribute C_S1_AXI_GEN_FORCE_WRITE_ALLOCATE : integer;
  attribute C_S1_AXI_GEN_FORCE_WRITE_ALLOCATE of U0 : label is 0;
  attribute C_S1_AXI_GEN_FORCE_WRITE_BUFFER : integer;
  attribute C_S1_AXI_GEN_FORCE_WRITE_BUFFER of U0 : label is 0;
  attribute C_S1_AXI_GEN_ID_WIDTH : integer;
  attribute C_S1_AXI_GEN_ID_WIDTH of U0 : label is 1;
  attribute C_S1_AXI_GEN_PROHIBIT_READ_ALLOCATE : integer;
  attribute C_S1_AXI_GEN_PROHIBIT_READ_ALLOCATE of U0 : label is 0;
  attribute C_S1_AXI_GEN_PROHIBIT_READ_BUFFER : integer;
  attribute C_S1_AXI_GEN_PROHIBIT_READ_BUFFER of U0 : label is 0;
  attribute C_S1_AXI_GEN_PROHIBIT_WRITE_ALLOCATE : integer;
  attribute C_S1_AXI_GEN_PROHIBIT_WRITE_ALLOCATE of U0 : label is 1;
  attribute C_S1_AXI_GEN_PROHIBIT_WRITE_BUFFER : integer;
  attribute C_S1_AXI_GEN_PROHIBIT_WRITE_BUFFER of U0 : label is 0;
  attribute C_S1_AXI_GEN_SUPPORT_DIRTY : integer;
  attribute C_S1_AXI_GEN_SUPPORT_DIRTY of U0 : label is 0;
  attribute C_S1_AXI_GEN_SUPPORT_UNIQUE : integer;
  attribute C_S1_AXI_GEN_SUPPORT_UNIQUE of U0 : label is 0;
  attribute C_S1_AXI_ID_WIDTH : integer;
  attribute C_S1_AXI_ID_WIDTH of U0 : label is 1;
  attribute C_S1_AXI_PROHIBIT_READ_ALLOCATE : integer;
  attribute C_S1_AXI_PROHIBIT_READ_ALLOCATE of U0 : label is 0;
  attribute C_S1_AXI_PROHIBIT_READ_BUFFER : integer;
  attribute C_S1_AXI_PROHIBIT_READ_BUFFER of U0 : label is 0;
  attribute C_S1_AXI_PROHIBIT_WRITE_ALLOCATE : integer;
  attribute C_S1_AXI_PROHIBIT_WRITE_ALLOCATE of U0 : label is 1;
  attribute C_S1_AXI_PROHIBIT_WRITE_BUFFER : integer;
  attribute C_S1_AXI_PROHIBIT_WRITE_BUFFER of U0 : label is 0;
  attribute C_S1_AXI_RRESP_WIDTH : integer;
  attribute C_S1_AXI_RRESP_WIDTH of U0 : label is 2;
  attribute C_S1_AXI_SUPPORT_DIRTY : integer;
  attribute C_S1_AXI_SUPPORT_DIRTY of U0 : label is 0;
  attribute C_S1_AXI_SUPPORT_UNIQUE : integer;
  attribute C_S1_AXI_SUPPORT_UNIQUE of U0 : label is 0;
  attribute C_S2_AXI_ADDR_WIDTH : integer;
  attribute C_S2_AXI_ADDR_WIDTH of U0 : label is 32;
  attribute C_S2_AXI_DATA_WIDTH : integer;
  attribute C_S2_AXI_DATA_WIDTH of U0 : label is 32;
  attribute C_S2_AXI_FORCE_READ_ALLOCATE : integer;
  attribute C_S2_AXI_FORCE_READ_ALLOCATE of U0 : label is 0;
  attribute C_S2_AXI_FORCE_READ_BUFFER : integer;
  attribute C_S2_AXI_FORCE_READ_BUFFER of U0 : label is 0;
  attribute C_S2_AXI_FORCE_WRITE_ALLOCATE : integer;
  attribute C_S2_AXI_FORCE_WRITE_ALLOCATE of U0 : label is 0;
  attribute C_S2_AXI_FORCE_WRITE_BUFFER : integer;
  attribute C_S2_AXI_FORCE_WRITE_BUFFER of U0 : label is 0;
  attribute C_S2_AXI_GEN_ADDR_WIDTH : integer;
  attribute C_S2_AXI_GEN_ADDR_WIDTH of U0 : label is 32;
  attribute C_S2_AXI_GEN_DATA_WIDTH : integer;
  attribute C_S2_AXI_GEN_DATA_WIDTH of U0 : label is 32;
  attribute C_S2_AXI_GEN_FORCE_READ_ALLOCATE : integer;
  attribute C_S2_AXI_GEN_FORCE_READ_ALLOCATE of U0 : label is 0;
  attribute C_S2_AXI_GEN_FORCE_READ_BUFFER : integer;
  attribute C_S2_AXI_GEN_FORCE_READ_BUFFER of U0 : label is 0;
  attribute C_S2_AXI_GEN_FORCE_WRITE_ALLOCATE : integer;
  attribute C_S2_AXI_GEN_FORCE_WRITE_ALLOCATE of U0 : label is 0;
  attribute C_S2_AXI_GEN_FORCE_WRITE_BUFFER : integer;
  attribute C_S2_AXI_GEN_FORCE_WRITE_BUFFER of U0 : label is 0;
  attribute C_S2_AXI_GEN_ID_WIDTH : integer;
  attribute C_S2_AXI_GEN_ID_WIDTH of U0 : label is 1;
  attribute C_S2_AXI_GEN_PROHIBIT_READ_ALLOCATE : integer;
  attribute C_S2_AXI_GEN_PROHIBIT_READ_ALLOCATE of U0 : label is 0;
  attribute C_S2_AXI_GEN_PROHIBIT_READ_BUFFER : integer;
  attribute C_S2_AXI_GEN_PROHIBIT_READ_BUFFER of U0 : label is 0;
  attribute C_S2_AXI_GEN_PROHIBIT_WRITE_ALLOCATE : integer;
  attribute C_S2_AXI_GEN_PROHIBIT_WRITE_ALLOCATE of U0 : label is 1;
  attribute C_S2_AXI_GEN_PROHIBIT_WRITE_BUFFER : integer;
  attribute C_S2_AXI_GEN_PROHIBIT_WRITE_BUFFER of U0 : label is 0;
  attribute C_S2_AXI_GEN_SUPPORT_DIRTY : integer;
  attribute C_S2_AXI_GEN_SUPPORT_DIRTY of U0 : label is 0;
  attribute C_S2_AXI_GEN_SUPPORT_UNIQUE : integer;
  attribute C_S2_AXI_GEN_SUPPORT_UNIQUE of U0 : label is 0;
  attribute C_S2_AXI_ID_WIDTH : integer;
  attribute C_S2_AXI_ID_WIDTH of U0 : label is 1;
  attribute C_S2_AXI_PROHIBIT_READ_ALLOCATE : integer;
  attribute C_S2_AXI_PROHIBIT_READ_ALLOCATE of U0 : label is 0;
  attribute C_S2_AXI_PROHIBIT_READ_BUFFER : integer;
  attribute C_S2_AXI_PROHIBIT_READ_BUFFER of U0 : label is 0;
  attribute C_S2_AXI_PROHIBIT_WRITE_ALLOCATE : integer;
  attribute C_S2_AXI_PROHIBIT_WRITE_ALLOCATE of U0 : label is 1;
  attribute C_S2_AXI_PROHIBIT_WRITE_BUFFER : integer;
  attribute C_S2_AXI_PROHIBIT_WRITE_BUFFER of U0 : label is 0;
  attribute C_S2_AXI_RRESP_WIDTH : integer;
  attribute C_S2_AXI_RRESP_WIDTH of U0 : label is 2;
  attribute C_S2_AXI_SUPPORT_DIRTY : integer;
  attribute C_S2_AXI_SUPPORT_DIRTY of U0 : label is 0;
  attribute C_S2_AXI_SUPPORT_UNIQUE : integer;
  attribute C_S2_AXI_SUPPORT_UNIQUE of U0 : label is 0;
  attribute C_S3_AXI_ADDR_WIDTH : integer;
  attribute C_S3_AXI_ADDR_WIDTH of U0 : label is 32;
  attribute C_S3_AXI_DATA_WIDTH : integer;
  attribute C_S3_AXI_DATA_WIDTH of U0 : label is 32;
  attribute C_S3_AXI_FORCE_READ_ALLOCATE : integer;
  attribute C_S3_AXI_FORCE_READ_ALLOCATE of U0 : label is 0;
  attribute C_S3_AXI_FORCE_READ_BUFFER : integer;
  attribute C_S3_AXI_FORCE_READ_BUFFER of U0 : label is 0;
  attribute C_S3_AXI_FORCE_WRITE_ALLOCATE : integer;
  attribute C_S3_AXI_FORCE_WRITE_ALLOCATE of U0 : label is 0;
  attribute C_S3_AXI_FORCE_WRITE_BUFFER : integer;
  attribute C_S3_AXI_FORCE_WRITE_BUFFER of U0 : label is 0;
  attribute C_S3_AXI_GEN_ADDR_WIDTH : integer;
  attribute C_S3_AXI_GEN_ADDR_WIDTH of U0 : label is 32;
  attribute C_S3_AXI_GEN_DATA_WIDTH : integer;
  attribute C_S3_AXI_GEN_DATA_WIDTH of U0 : label is 32;
  attribute C_S3_AXI_GEN_FORCE_READ_ALLOCATE : integer;
  attribute C_S3_AXI_GEN_FORCE_READ_ALLOCATE of U0 : label is 0;
  attribute C_S3_AXI_GEN_FORCE_READ_BUFFER : integer;
  attribute C_S3_AXI_GEN_FORCE_READ_BUFFER of U0 : label is 0;
  attribute C_S3_AXI_GEN_FORCE_WRITE_ALLOCATE : integer;
  attribute C_S3_AXI_GEN_FORCE_WRITE_ALLOCATE of U0 : label is 0;
  attribute C_S3_AXI_GEN_FORCE_WRITE_BUFFER : integer;
  attribute C_S3_AXI_GEN_FORCE_WRITE_BUFFER of U0 : label is 0;
  attribute C_S3_AXI_GEN_ID_WIDTH : integer;
  attribute C_S3_AXI_GEN_ID_WIDTH of U0 : label is 1;
  attribute C_S3_AXI_GEN_PROHIBIT_READ_ALLOCATE : integer;
  attribute C_S3_AXI_GEN_PROHIBIT_READ_ALLOCATE of U0 : label is 0;
  attribute C_S3_AXI_GEN_PROHIBIT_READ_BUFFER : integer;
  attribute C_S3_AXI_GEN_PROHIBIT_READ_BUFFER of U0 : label is 0;
  attribute C_S3_AXI_GEN_PROHIBIT_WRITE_ALLOCATE : integer;
  attribute C_S3_AXI_GEN_PROHIBIT_WRITE_ALLOCATE of U0 : label is 1;
  attribute C_S3_AXI_GEN_PROHIBIT_WRITE_BUFFER : integer;
  attribute C_S3_AXI_GEN_PROHIBIT_WRITE_BUFFER of U0 : label is 0;
  attribute C_S3_AXI_GEN_SUPPORT_DIRTY : integer;
  attribute C_S3_AXI_GEN_SUPPORT_DIRTY of U0 : label is 0;
  attribute C_S3_AXI_GEN_SUPPORT_UNIQUE : integer;
  attribute C_S3_AXI_GEN_SUPPORT_UNIQUE of U0 : label is 0;
  attribute C_S3_AXI_ID_WIDTH : integer;
  attribute C_S3_AXI_ID_WIDTH of U0 : label is 1;
  attribute C_S3_AXI_PROHIBIT_READ_ALLOCATE : integer;
  attribute C_S3_AXI_PROHIBIT_READ_ALLOCATE of U0 : label is 0;
  attribute C_S3_AXI_PROHIBIT_READ_BUFFER : integer;
  attribute C_S3_AXI_PROHIBIT_READ_BUFFER of U0 : label is 0;
  attribute C_S3_AXI_PROHIBIT_WRITE_ALLOCATE : integer;
  attribute C_S3_AXI_PROHIBIT_WRITE_ALLOCATE of U0 : label is 1;
  attribute C_S3_AXI_PROHIBIT_WRITE_BUFFER : integer;
  attribute C_S3_AXI_PROHIBIT_WRITE_BUFFER of U0 : label is 0;
  attribute C_S3_AXI_RRESP_WIDTH : integer;
  attribute C_S3_AXI_RRESP_WIDTH of U0 : label is 2;
  attribute C_S3_AXI_SUPPORT_DIRTY : integer;
  attribute C_S3_AXI_SUPPORT_DIRTY of U0 : label is 0;
  attribute C_S3_AXI_SUPPORT_UNIQUE : integer;
  attribute C_S3_AXI_SUPPORT_UNIQUE of U0 : label is 0;
  attribute C_S4_AXI_ADDR_WIDTH : integer;
  attribute C_S4_AXI_ADDR_WIDTH of U0 : label is 32;
  attribute C_S4_AXI_DATA_WIDTH : integer;
  attribute C_S4_AXI_DATA_WIDTH of U0 : label is 32;
  attribute C_S4_AXI_FORCE_READ_ALLOCATE : integer;
  attribute C_S4_AXI_FORCE_READ_ALLOCATE of U0 : label is 0;
  attribute C_S4_AXI_FORCE_READ_BUFFER : integer;
  attribute C_S4_AXI_FORCE_READ_BUFFER of U0 : label is 0;
  attribute C_S4_AXI_FORCE_WRITE_ALLOCATE : integer;
  attribute C_S4_AXI_FORCE_WRITE_ALLOCATE of U0 : label is 0;
  attribute C_S4_AXI_FORCE_WRITE_BUFFER : integer;
  attribute C_S4_AXI_FORCE_WRITE_BUFFER of U0 : label is 0;
  attribute C_S4_AXI_GEN_ADDR_WIDTH : integer;
  attribute C_S4_AXI_GEN_ADDR_WIDTH of U0 : label is 32;
  attribute C_S4_AXI_GEN_DATA_WIDTH : integer;
  attribute C_S4_AXI_GEN_DATA_WIDTH of U0 : label is 32;
  attribute C_S4_AXI_GEN_FORCE_READ_ALLOCATE : integer;
  attribute C_S4_AXI_GEN_FORCE_READ_ALLOCATE of U0 : label is 0;
  attribute C_S4_AXI_GEN_FORCE_READ_BUFFER : integer;
  attribute C_S4_AXI_GEN_FORCE_READ_BUFFER of U0 : label is 0;
  attribute C_S4_AXI_GEN_FORCE_WRITE_ALLOCATE : integer;
  attribute C_S4_AXI_GEN_FORCE_WRITE_ALLOCATE of U0 : label is 0;
  attribute C_S4_AXI_GEN_FORCE_WRITE_BUFFER : integer;
  attribute C_S4_AXI_GEN_FORCE_WRITE_BUFFER of U0 : label is 0;
  attribute C_S4_AXI_GEN_ID_WIDTH : integer;
  attribute C_S4_AXI_GEN_ID_WIDTH of U0 : label is 1;
  attribute C_S4_AXI_GEN_PROHIBIT_READ_ALLOCATE : integer;
  attribute C_S4_AXI_GEN_PROHIBIT_READ_ALLOCATE of U0 : label is 0;
  attribute C_S4_AXI_GEN_PROHIBIT_READ_BUFFER : integer;
  attribute C_S4_AXI_GEN_PROHIBIT_READ_BUFFER of U0 : label is 0;
  attribute C_S4_AXI_GEN_PROHIBIT_WRITE_ALLOCATE : integer;
  attribute C_S4_AXI_GEN_PROHIBIT_WRITE_ALLOCATE of U0 : label is 1;
  attribute C_S4_AXI_GEN_PROHIBIT_WRITE_BUFFER : integer;
  attribute C_S4_AXI_GEN_PROHIBIT_WRITE_BUFFER of U0 : label is 0;
  attribute C_S4_AXI_GEN_SUPPORT_DIRTY : integer;
  attribute C_S4_AXI_GEN_SUPPORT_DIRTY of U0 : label is 0;
  attribute C_S4_AXI_GEN_SUPPORT_UNIQUE : integer;
  attribute C_S4_AXI_GEN_SUPPORT_UNIQUE of U0 : label is 0;
  attribute C_S4_AXI_ID_WIDTH : integer;
  attribute C_S4_AXI_ID_WIDTH of U0 : label is 1;
  attribute C_S4_AXI_PROHIBIT_READ_ALLOCATE : integer;
  attribute C_S4_AXI_PROHIBIT_READ_ALLOCATE of U0 : label is 0;
  attribute C_S4_AXI_PROHIBIT_READ_BUFFER : integer;
  attribute C_S4_AXI_PROHIBIT_READ_BUFFER of U0 : label is 0;
  attribute C_S4_AXI_PROHIBIT_WRITE_ALLOCATE : integer;
  attribute C_S4_AXI_PROHIBIT_WRITE_ALLOCATE of U0 : label is 1;
  attribute C_S4_AXI_PROHIBIT_WRITE_BUFFER : integer;
  attribute C_S4_AXI_PROHIBIT_WRITE_BUFFER of U0 : label is 0;
  attribute C_S4_AXI_RRESP_WIDTH : integer;
  attribute C_S4_AXI_RRESP_WIDTH of U0 : label is 2;
  attribute C_S4_AXI_SUPPORT_DIRTY : integer;
  attribute C_S4_AXI_SUPPORT_DIRTY of U0 : label is 0;
  attribute C_S4_AXI_SUPPORT_UNIQUE : integer;
  attribute C_S4_AXI_SUPPORT_UNIQUE of U0 : label is 0;
  attribute C_S5_AXI_ADDR_WIDTH : integer;
  attribute C_S5_AXI_ADDR_WIDTH of U0 : label is 32;
  attribute C_S5_AXI_DATA_WIDTH : integer;
  attribute C_S5_AXI_DATA_WIDTH of U0 : label is 32;
  attribute C_S5_AXI_FORCE_READ_ALLOCATE : integer;
  attribute C_S5_AXI_FORCE_READ_ALLOCATE of U0 : label is 0;
  attribute C_S5_AXI_FORCE_READ_BUFFER : integer;
  attribute C_S5_AXI_FORCE_READ_BUFFER of U0 : label is 0;
  attribute C_S5_AXI_FORCE_WRITE_ALLOCATE : integer;
  attribute C_S5_AXI_FORCE_WRITE_ALLOCATE of U0 : label is 0;
  attribute C_S5_AXI_FORCE_WRITE_BUFFER : integer;
  attribute C_S5_AXI_FORCE_WRITE_BUFFER of U0 : label is 0;
  attribute C_S5_AXI_GEN_ADDR_WIDTH : integer;
  attribute C_S5_AXI_GEN_ADDR_WIDTH of U0 : label is 32;
  attribute C_S5_AXI_GEN_DATA_WIDTH : integer;
  attribute C_S5_AXI_GEN_DATA_WIDTH of U0 : label is 32;
  attribute C_S5_AXI_GEN_FORCE_READ_ALLOCATE : integer;
  attribute C_S5_AXI_GEN_FORCE_READ_ALLOCATE of U0 : label is 0;
  attribute C_S5_AXI_GEN_FORCE_READ_BUFFER : integer;
  attribute C_S5_AXI_GEN_FORCE_READ_BUFFER of U0 : label is 0;
  attribute C_S5_AXI_GEN_FORCE_WRITE_ALLOCATE : integer;
  attribute C_S5_AXI_GEN_FORCE_WRITE_ALLOCATE of U0 : label is 0;
  attribute C_S5_AXI_GEN_FORCE_WRITE_BUFFER : integer;
  attribute C_S5_AXI_GEN_FORCE_WRITE_BUFFER of U0 : label is 0;
  attribute C_S5_AXI_GEN_ID_WIDTH : integer;
  attribute C_S5_AXI_GEN_ID_WIDTH of U0 : label is 1;
  attribute C_S5_AXI_GEN_PROHIBIT_READ_ALLOCATE : integer;
  attribute C_S5_AXI_GEN_PROHIBIT_READ_ALLOCATE of U0 : label is 0;
  attribute C_S5_AXI_GEN_PROHIBIT_READ_BUFFER : integer;
  attribute C_S5_AXI_GEN_PROHIBIT_READ_BUFFER of U0 : label is 0;
  attribute C_S5_AXI_GEN_PROHIBIT_WRITE_ALLOCATE : integer;
  attribute C_S5_AXI_GEN_PROHIBIT_WRITE_ALLOCATE of U0 : label is 1;
  attribute C_S5_AXI_GEN_PROHIBIT_WRITE_BUFFER : integer;
  attribute C_S5_AXI_GEN_PROHIBIT_WRITE_BUFFER of U0 : label is 0;
  attribute C_S5_AXI_GEN_SUPPORT_DIRTY : integer;
  attribute C_S5_AXI_GEN_SUPPORT_DIRTY of U0 : label is 0;
  attribute C_S5_AXI_GEN_SUPPORT_UNIQUE : integer;
  attribute C_S5_AXI_GEN_SUPPORT_UNIQUE of U0 : label is 0;
  attribute C_S5_AXI_ID_WIDTH : integer;
  attribute C_S5_AXI_ID_WIDTH of U0 : label is 1;
  attribute C_S5_AXI_PROHIBIT_READ_ALLOCATE : integer;
  attribute C_S5_AXI_PROHIBIT_READ_ALLOCATE of U0 : label is 0;
  attribute C_S5_AXI_PROHIBIT_READ_BUFFER : integer;
  attribute C_S5_AXI_PROHIBIT_READ_BUFFER of U0 : label is 0;
  attribute C_S5_AXI_PROHIBIT_WRITE_ALLOCATE : integer;
  attribute C_S5_AXI_PROHIBIT_WRITE_ALLOCATE of U0 : label is 1;
  attribute C_S5_AXI_PROHIBIT_WRITE_BUFFER : integer;
  attribute C_S5_AXI_PROHIBIT_WRITE_BUFFER of U0 : label is 0;
  attribute C_S5_AXI_RRESP_WIDTH : integer;
  attribute C_S5_AXI_RRESP_WIDTH of U0 : label is 2;
  attribute C_S5_AXI_SUPPORT_DIRTY : integer;
  attribute C_S5_AXI_SUPPORT_DIRTY of U0 : label is 0;
  attribute C_S5_AXI_SUPPORT_UNIQUE : integer;
  attribute C_S5_AXI_SUPPORT_UNIQUE of U0 : label is 0;
  attribute C_S6_AXI_ADDR_WIDTH : integer;
  attribute C_S6_AXI_ADDR_WIDTH of U0 : label is 32;
  attribute C_S6_AXI_DATA_WIDTH : integer;
  attribute C_S6_AXI_DATA_WIDTH of U0 : label is 32;
  attribute C_S6_AXI_FORCE_READ_ALLOCATE : integer;
  attribute C_S6_AXI_FORCE_READ_ALLOCATE of U0 : label is 0;
  attribute C_S6_AXI_FORCE_READ_BUFFER : integer;
  attribute C_S6_AXI_FORCE_READ_BUFFER of U0 : label is 0;
  attribute C_S6_AXI_FORCE_WRITE_ALLOCATE : integer;
  attribute C_S6_AXI_FORCE_WRITE_ALLOCATE of U0 : label is 0;
  attribute C_S6_AXI_FORCE_WRITE_BUFFER : integer;
  attribute C_S6_AXI_FORCE_WRITE_BUFFER of U0 : label is 0;
  attribute C_S6_AXI_GEN_ADDR_WIDTH : integer;
  attribute C_S6_AXI_GEN_ADDR_WIDTH of U0 : label is 32;
  attribute C_S6_AXI_GEN_DATA_WIDTH : integer;
  attribute C_S6_AXI_GEN_DATA_WIDTH of U0 : label is 32;
  attribute C_S6_AXI_GEN_FORCE_READ_ALLOCATE : integer;
  attribute C_S6_AXI_GEN_FORCE_READ_ALLOCATE of U0 : label is 0;
  attribute C_S6_AXI_GEN_FORCE_READ_BUFFER : integer;
  attribute C_S6_AXI_GEN_FORCE_READ_BUFFER of U0 : label is 0;
  attribute C_S6_AXI_GEN_FORCE_WRITE_ALLOCATE : integer;
  attribute C_S6_AXI_GEN_FORCE_WRITE_ALLOCATE of U0 : label is 0;
  attribute C_S6_AXI_GEN_FORCE_WRITE_BUFFER : integer;
  attribute C_S6_AXI_GEN_FORCE_WRITE_BUFFER of U0 : label is 0;
  attribute C_S6_AXI_GEN_ID_WIDTH : integer;
  attribute C_S6_AXI_GEN_ID_WIDTH of U0 : label is 1;
  attribute C_S6_AXI_GEN_PROHIBIT_READ_ALLOCATE : integer;
  attribute C_S6_AXI_GEN_PROHIBIT_READ_ALLOCATE of U0 : label is 0;
  attribute C_S6_AXI_GEN_PROHIBIT_READ_BUFFER : integer;
  attribute C_S6_AXI_GEN_PROHIBIT_READ_BUFFER of U0 : label is 0;
  attribute C_S6_AXI_GEN_PROHIBIT_WRITE_ALLOCATE : integer;
  attribute C_S6_AXI_GEN_PROHIBIT_WRITE_ALLOCATE of U0 : label is 1;
  attribute C_S6_AXI_GEN_PROHIBIT_WRITE_BUFFER : integer;
  attribute C_S6_AXI_GEN_PROHIBIT_WRITE_BUFFER of U0 : label is 0;
  attribute C_S6_AXI_GEN_SUPPORT_DIRTY : integer;
  attribute C_S6_AXI_GEN_SUPPORT_DIRTY of U0 : label is 0;
  attribute C_S6_AXI_GEN_SUPPORT_UNIQUE : integer;
  attribute C_S6_AXI_GEN_SUPPORT_UNIQUE of U0 : label is 0;
  attribute C_S6_AXI_ID_WIDTH : integer;
  attribute C_S6_AXI_ID_WIDTH of U0 : label is 1;
  attribute C_S6_AXI_PROHIBIT_READ_ALLOCATE : integer;
  attribute C_S6_AXI_PROHIBIT_READ_ALLOCATE of U0 : label is 0;
  attribute C_S6_AXI_PROHIBIT_READ_BUFFER : integer;
  attribute C_S6_AXI_PROHIBIT_READ_BUFFER of U0 : label is 0;
  attribute C_S6_AXI_PROHIBIT_WRITE_ALLOCATE : integer;
  attribute C_S6_AXI_PROHIBIT_WRITE_ALLOCATE of U0 : label is 1;
  attribute C_S6_AXI_PROHIBIT_WRITE_BUFFER : integer;
  attribute C_S6_AXI_PROHIBIT_WRITE_BUFFER of U0 : label is 0;
  attribute C_S6_AXI_RRESP_WIDTH : integer;
  attribute C_S6_AXI_RRESP_WIDTH of U0 : label is 2;
  attribute C_S6_AXI_SUPPORT_DIRTY : integer;
  attribute C_S6_AXI_SUPPORT_DIRTY of U0 : label is 0;
  attribute C_S6_AXI_SUPPORT_UNIQUE : integer;
  attribute C_S6_AXI_SUPPORT_UNIQUE of U0 : label is 0;
  attribute C_S7_AXI_ADDR_WIDTH : integer;
  attribute C_S7_AXI_ADDR_WIDTH of U0 : label is 32;
  attribute C_S7_AXI_DATA_WIDTH : integer;
  attribute C_S7_AXI_DATA_WIDTH of U0 : label is 32;
  attribute C_S7_AXI_FORCE_READ_ALLOCATE : integer;
  attribute C_S7_AXI_FORCE_READ_ALLOCATE of U0 : label is 0;
  attribute C_S7_AXI_FORCE_READ_BUFFER : integer;
  attribute C_S7_AXI_FORCE_READ_BUFFER of U0 : label is 0;
  attribute C_S7_AXI_FORCE_WRITE_ALLOCATE : integer;
  attribute C_S7_AXI_FORCE_WRITE_ALLOCATE of U0 : label is 0;
  attribute C_S7_AXI_FORCE_WRITE_BUFFER : integer;
  attribute C_S7_AXI_FORCE_WRITE_BUFFER of U0 : label is 0;
  attribute C_S7_AXI_GEN_ADDR_WIDTH : integer;
  attribute C_S7_AXI_GEN_ADDR_WIDTH of U0 : label is 32;
  attribute C_S7_AXI_GEN_DATA_WIDTH : integer;
  attribute C_S7_AXI_GEN_DATA_WIDTH of U0 : label is 32;
  attribute C_S7_AXI_GEN_FORCE_READ_ALLOCATE : integer;
  attribute C_S7_AXI_GEN_FORCE_READ_ALLOCATE of U0 : label is 0;
  attribute C_S7_AXI_GEN_FORCE_READ_BUFFER : integer;
  attribute C_S7_AXI_GEN_FORCE_READ_BUFFER of U0 : label is 0;
  attribute C_S7_AXI_GEN_FORCE_WRITE_ALLOCATE : integer;
  attribute C_S7_AXI_GEN_FORCE_WRITE_ALLOCATE of U0 : label is 0;
  attribute C_S7_AXI_GEN_FORCE_WRITE_BUFFER : integer;
  attribute C_S7_AXI_GEN_FORCE_WRITE_BUFFER of U0 : label is 0;
  attribute C_S7_AXI_GEN_ID_WIDTH : integer;
  attribute C_S7_AXI_GEN_ID_WIDTH of U0 : label is 1;
  attribute C_S7_AXI_GEN_PROHIBIT_READ_ALLOCATE : integer;
  attribute C_S7_AXI_GEN_PROHIBIT_READ_ALLOCATE of U0 : label is 0;
  attribute C_S7_AXI_GEN_PROHIBIT_READ_BUFFER : integer;
  attribute C_S7_AXI_GEN_PROHIBIT_READ_BUFFER of U0 : label is 0;
  attribute C_S7_AXI_GEN_PROHIBIT_WRITE_ALLOCATE : integer;
  attribute C_S7_AXI_GEN_PROHIBIT_WRITE_ALLOCATE of U0 : label is 1;
  attribute C_S7_AXI_GEN_PROHIBIT_WRITE_BUFFER : integer;
  attribute C_S7_AXI_GEN_PROHIBIT_WRITE_BUFFER of U0 : label is 0;
  attribute C_S7_AXI_GEN_SUPPORT_DIRTY : integer;
  attribute C_S7_AXI_GEN_SUPPORT_DIRTY of U0 : label is 0;
  attribute C_S7_AXI_GEN_SUPPORT_UNIQUE : integer;
  attribute C_S7_AXI_GEN_SUPPORT_UNIQUE of U0 : label is 0;
  attribute C_S7_AXI_ID_WIDTH : integer;
  attribute C_S7_AXI_ID_WIDTH of U0 : label is 1;
  attribute C_S7_AXI_PROHIBIT_READ_ALLOCATE : integer;
  attribute C_S7_AXI_PROHIBIT_READ_ALLOCATE of U0 : label is 0;
  attribute C_S7_AXI_PROHIBIT_READ_BUFFER : integer;
  attribute C_S7_AXI_PROHIBIT_READ_BUFFER of U0 : label is 0;
  attribute C_S7_AXI_PROHIBIT_WRITE_ALLOCATE : integer;
  attribute C_S7_AXI_PROHIBIT_WRITE_ALLOCATE of U0 : label is 1;
  attribute C_S7_AXI_PROHIBIT_WRITE_BUFFER : integer;
  attribute C_S7_AXI_PROHIBIT_WRITE_BUFFER of U0 : label is 0;
  attribute C_S7_AXI_RRESP_WIDTH : integer;
  attribute C_S7_AXI_RRESP_WIDTH of U0 : label is 2;
  attribute C_S7_AXI_SUPPORT_DIRTY : integer;
  attribute C_S7_AXI_SUPPORT_DIRTY of U0 : label is 0;
  attribute C_S7_AXI_SUPPORT_UNIQUE : integer;
  attribute C_S7_AXI_SUPPORT_UNIQUE of U0 : label is 0;
  attribute C_S8_AXI_ADDR_WIDTH : integer;
  attribute C_S8_AXI_ADDR_WIDTH of U0 : label is 32;
  attribute C_S8_AXI_DATA_WIDTH : integer;
  attribute C_S8_AXI_DATA_WIDTH of U0 : label is 32;
  attribute C_S8_AXI_FORCE_READ_ALLOCATE : integer;
  attribute C_S8_AXI_FORCE_READ_ALLOCATE of U0 : label is 0;
  attribute C_S8_AXI_FORCE_READ_BUFFER : integer;
  attribute C_S8_AXI_FORCE_READ_BUFFER of U0 : label is 0;
  attribute C_S8_AXI_FORCE_WRITE_ALLOCATE : integer;
  attribute C_S8_AXI_FORCE_WRITE_ALLOCATE of U0 : label is 0;
  attribute C_S8_AXI_FORCE_WRITE_BUFFER : integer;
  attribute C_S8_AXI_FORCE_WRITE_BUFFER of U0 : label is 0;
  attribute C_S8_AXI_GEN_ADDR_WIDTH : integer;
  attribute C_S8_AXI_GEN_ADDR_WIDTH of U0 : label is 32;
  attribute C_S8_AXI_GEN_DATA_WIDTH : integer;
  attribute C_S8_AXI_GEN_DATA_WIDTH of U0 : label is 32;
  attribute C_S8_AXI_GEN_FORCE_READ_ALLOCATE : integer;
  attribute C_S8_AXI_GEN_FORCE_READ_ALLOCATE of U0 : label is 0;
  attribute C_S8_AXI_GEN_FORCE_READ_BUFFER : integer;
  attribute C_S8_AXI_GEN_FORCE_READ_BUFFER of U0 : label is 0;
  attribute C_S8_AXI_GEN_FORCE_WRITE_ALLOCATE : integer;
  attribute C_S8_AXI_GEN_FORCE_WRITE_ALLOCATE of U0 : label is 0;
  attribute C_S8_AXI_GEN_FORCE_WRITE_BUFFER : integer;
  attribute C_S8_AXI_GEN_FORCE_WRITE_BUFFER of U0 : label is 0;
  attribute C_S8_AXI_GEN_ID_WIDTH : integer;
  attribute C_S8_AXI_GEN_ID_WIDTH of U0 : label is 1;
  attribute C_S8_AXI_GEN_PROHIBIT_READ_ALLOCATE : integer;
  attribute C_S8_AXI_GEN_PROHIBIT_READ_ALLOCATE of U0 : label is 0;
  attribute C_S8_AXI_GEN_PROHIBIT_READ_BUFFER : integer;
  attribute C_S8_AXI_GEN_PROHIBIT_READ_BUFFER of U0 : label is 0;
  attribute C_S8_AXI_GEN_PROHIBIT_WRITE_ALLOCATE : integer;
  attribute C_S8_AXI_GEN_PROHIBIT_WRITE_ALLOCATE of U0 : label is 1;
  attribute C_S8_AXI_GEN_PROHIBIT_WRITE_BUFFER : integer;
  attribute C_S8_AXI_GEN_PROHIBIT_WRITE_BUFFER of U0 : label is 0;
  attribute C_S8_AXI_GEN_SUPPORT_DIRTY : integer;
  attribute C_S8_AXI_GEN_SUPPORT_DIRTY of U0 : label is 0;
  attribute C_S8_AXI_GEN_SUPPORT_UNIQUE : integer;
  attribute C_S8_AXI_GEN_SUPPORT_UNIQUE of U0 : label is 0;
  attribute C_S8_AXI_ID_WIDTH : integer;
  attribute C_S8_AXI_ID_WIDTH of U0 : label is 1;
  attribute C_S8_AXI_PROHIBIT_READ_ALLOCATE : integer;
  attribute C_S8_AXI_PROHIBIT_READ_ALLOCATE of U0 : label is 0;
  attribute C_S8_AXI_PROHIBIT_READ_BUFFER : integer;
  attribute C_S8_AXI_PROHIBIT_READ_BUFFER of U0 : label is 0;
  attribute C_S8_AXI_PROHIBIT_WRITE_ALLOCATE : integer;
  attribute C_S8_AXI_PROHIBIT_WRITE_ALLOCATE of U0 : label is 1;
  attribute C_S8_AXI_PROHIBIT_WRITE_BUFFER : integer;
  attribute C_S8_AXI_PROHIBIT_WRITE_BUFFER of U0 : label is 0;
  attribute C_S8_AXI_RRESP_WIDTH : integer;
  attribute C_S8_AXI_RRESP_WIDTH of U0 : label is 2;
  attribute C_S8_AXI_SUPPORT_DIRTY : integer;
  attribute C_S8_AXI_SUPPORT_DIRTY of U0 : label is 0;
  attribute C_S8_AXI_SUPPORT_UNIQUE : integer;
  attribute C_S8_AXI_SUPPORT_UNIQUE of U0 : label is 0;
  attribute C_S9_AXI_ADDR_WIDTH : integer;
  attribute C_S9_AXI_ADDR_WIDTH of U0 : label is 32;
  attribute C_S9_AXI_DATA_WIDTH : integer;
  attribute C_S9_AXI_DATA_WIDTH of U0 : label is 32;
  attribute C_S9_AXI_FORCE_READ_ALLOCATE : integer;
  attribute C_S9_AXI_FORCE_READ_ALLOCATE of U0 : label is 0;
  attribute C_S9_AXI_FORCE_READ_BUFFER : integer;
  attribute C_S9_AXI_FORCE_READ_BUFFER of U0 : label is 0;
  attribute C_S9_AXI_FORCE_WRITE_ALLOCATE : integer;
  attribute C_S9_AXI_FORCE_WRITE_ALLOCATE of U0 : label is 0;
  attribute C_S9_AXI_FORCE_WRITE_BUFFER : integer;
  attribute C_S9_AXI_FORCE_WRITE_BUFFER of U0 : label is 0;
  attribute C_S9_AXI_GEN_ADDR_WIDTH : integer;
  attribute C_S9_AXI_GEN_ADDR_WIDTH of U0 : label is 32;
  attribute C_S9_AXI_GEN_DATA_WIDTH : integer;
  attribute C_S9_AXI_GEN_DATA_WIDTH of U0 : label is 32;
  attribute C_S9_AXI_GEN_FORCE_READ_ALLOCATE : integer;
  attribute C_S9_AXI_GEN_FORCE_READ_ALLOCATE of U0 : label is 0;
  attribute C_S9_AXI_GEN_FORCE_READ_BUFFER : integer;
  attribute C_S9_AXI_GEN_FORCE_READ_BUFFER of U0 : label is 0;
  attribute C_S9_AXI_GEN_FORCE_WRITE_ALLOCATE : integer;
  attribute C_S9_AXI_GEN_FORCE_WRITE_ALLOCATE of U0 : label is 0;
  attribute C_S9_AXI_GEN_FORCE_WRITE_BUFFER : integer;
  attribute C_S9_AXI_GEN_FORCE_WRITE_BUFFER of U0 : label is 0;
  attribute C_S9_AXI_GEN_ID_WIDTH : integer;
  attribute C_S9_AXI_GEN_ID_WIDTH of U0 : label is 1;
  attribute C_S9_AXI_GEN_PROHIBIT_READ_ALLOCATE : integer;
  attribute C_S9_AXI_GEN_PROHIBIT_READ_ALLOCATE of U0 : label is 0;
  attribute C_S9_AXI_GEN_PROHIBIT_READ_BUFFER : integer;
  attribute C_S9_AXI_GEN_PROHIBIT_READ_BUFFER of U0 : label is 0;
  attribute C_S9_AXI_GEN_PROHIBIT_WRITE_ALLOCATE : integer;
  attribute C_S9_AXI_GEN_PROHIBIT_WRITE_ALLOCATE of U0 : label is 1;
  attribute C_S9_AXI_GEN_PROHIBIT_WRITE_BUFFER : integer;
  attribute C_S9_AXI_GEN_PROHIBIT_WRITE_BUFFER of U0 : label is 0;
  attribute C_S9_AXI_GEN_SUPPORT_DIRTY : integer;
  attribute C_S9_AXI_GEN_SUPPORT_DIRTY of U0 : label is 0;
  attribute C_S9_AXI_GEN_SUPPORT_UNIQUE : integer;
  attribute C_S9_AXI_GEN_SUPPORT_UNIQUE of U0 : label is 0;
  attribute C_S9_AXI_ID_WIDTH : integer;
  attribute C_S9_AXI_ID_WIDTH of U0 : label is 1;
  attribute C_S9_AXI_PROHIBIT_READ_ALLOCATE : integer;
  attribute C_S9_AXI_PROHIBIT_READ_ALLOCATE of U0 : label is 0;
  attribute C_S9_AXI_PROHIBIT_READ_BUFFER : integer;
  attribute C_S9_AXI_PROHIBIT_READ_BUFFER of U0 : label is 0;
  attribute C_S9_AXI_PROHIBIT_WRITE_ALLOCATE : integer;
  attribute C_S9_AXI_PROHIBIT_WRITE_ALLOCATE of U0 : label is 1;
  attribute C_S9_AXI_PROHIBIT_WRITE_BUFFER : integer;
  attribute C_S9_AXI_PROHIBIT_WRITE_BUFFER of U0 : label is 0;
  attribute C_S9_AXI_RRESP_WIDTH : integer;
  attribute C_S9_AXI_RRESP_WIDTH of U0 : label is 2;
  attribute C_S9_AXI_SUPPORT_DIRTY : integer;
  attribute C_S9_AXI_SUPPORT_DIRTY of U0 : label is 0;
  attribute C_S9_AXI_SUPPORT_UNIQUE : integer;
  attribute C_S9_AXI_SUPPORT_UNIQUE of U0 : label is 0;
  attribute C_SNOOP_KEEP_CLEAN_SHARED : integer;
  attribute C_SNOOP_KEEP_CLEAN_SHARED of U0 : label is 0;
  attribute C_SNOOP_KEEP_READ_CLEAN : integer;
  attribute C_SNOOP_KEEP_READ_CLEAN of U0 : label is 0;
  attribute C_SNOOP_KEEP_READ_NSD : integer;
  attribute C_SNOOP_KEEP_READ_NSD of U0 : label is 0;
  attribute C_SNOOP_KEEP_READ_SHARED : integer;
  attribute C_SNOOP_KEEP_READ_SHARED of U0 : label is 0;
  attribute C_SUPPORT_SNOOP_FILTER : integer;
  attribute C_SUPPORT_SNOOP_FILTER of U0 : label is 0;
  attribute C_S_AXI_CTRL_ADDR_WIDTH : integer;
  attribute C_S_AXI_CTRL_ADDR_WIDTH of U0 : label is 17;
  attribute C_S_AXI_CTRL_DATA_WIDTH : integer;
  attribute C_S_AXI_CTRL_DATA_WIDTH of U0 : label is 32;
  attribute x_interface_info : string;
  attribute x_interface_info of ACLK : signal is "xilinx.com:signal:clock:1.0 CLK.ACLK CLK";
  attribute x_interface_parameter : string;
  attribute x_interface_parameter of ACLK : signal is "XIL_INTERFACENAME CLK.ACLK, ASSOCIATED_BUSIF S0_AXI:S0_ACE:S1_AXI:S1_ACE:S2_AXI:S2_ACE:S3_AXI:S3_ACE:S4_AXI:S4_ACE:S5_AXI:S5_ACE:S6_AXI:S6_ACE:S7_AXI:S7_ACE:S8_AXI:S8_ACE:S9_AXI:S9_ACE:S10_AXI:S10_ACE:S11_AXI:S11_ACE:S12_AXI:S12_ACE:S13_AXI:S13_ACE:S14_AXI:S14_ACE:S15_AXI:S15_ACE:S0_AXI_GEN:S1_AXI_GEN:S2_AXI_GEN:S3_AXI_GEN:S4_AXI_GEN:S5_AXI_GEN:S6_AXI_GEN:S7_AXI_GEN:S8_AXI_GEN:S9_AXI_GEN:S10_AXI_GEN:S11_AXI_GEN:S12_AXI_GEN:S13_AXI_GEN:S14_AXI_GEN:S15_AXI_GEN:S_AXI_CTRL:M0_AXI:M1_AXI:M2_AXI:M3_AXI:M0_ACE, ASSOCIATED_RESET ARESETN, FREQ_HZ 50000000, PHASE 0.000, CLK_DOMAIN design_1_processing_system7_0_0_FCLK_CLK0";
  attribute x_interface_info of ARESETN : signal is "xilinx.com:signal:reset:1.0 RST.ARESETN RST";
  attribute x_interface_parameter of ARESETN : signal is "XIL_INTERFACENAME RST.ARESETN, POLARITY ACTIVE_LOW";
  attribute x_interface_info of M0_AXI_ARLOCK : signal is "xilinx.com:interface:aximm:1.0 M0_AXI ARLOCK";
  attribute x_interface_info of M0_AXI_ARREADY : signal is "xilinx.com:interface:aximm:1.0 M0_AXI ARREADY";
  attribute x_interface_info of M0_AXI_ARVALID : signal is "xilinx.com:interface:aximm:1.0 M0_AXI ARVALID";
  attribute x_interface_info of M0_AXI_AWLOCK : signal is "xilinx.com:interface:aximm:1.0 M0_AXI AWLOCK";
  attribute x_interface_info of M0_AXI_AWREADY : signal is "xilinx.com:interface:aximm:1.0 M0_AXI AWREADY";
  attribute x_interface_info of M0_AXI_AWVALID : signal is "xilinx.com:interface:aximm:1.0 M0_AXI AWVALID";
  attribute x_interface_info of M0_AXI_BREADY : signal is "xilinx.com:interface:aximm:1.0 M0_AXI BREADY";
  attribute x_interface_info of M0_AXI_BVALID : signal is "xilinx.com:interface:aximm:1.0 M0_AXI BVALID";
  attribute x_interface_info of M0_AXI_RLAST : signal is "xilinx.com:interface:aximm:1.0 M0_AXI RLAST";
  attribute x_interface_info of M0_AXI_RREADY : signal is "xilinx.com:interface:aximm:1.0 M0_AXI RREADY";
  attribute x_interface_info of M0_AXI_RVALID : signal is "xilinx.com:interface:aximm:1.0 M0_AXI RVALID";
  attribute x_interface_info of M0_AXI_WLAST : signal is "xilinx.com:interface:aximm:1.0 M0_AXI WLAST";
  attribute x_interface_info of M0_AXI_WREADY : signal is "xilinx.com:interface:aximm:1.0 M0_AXI WREADY";
  attribute x_interface_info of M0_AXI_WVALID : signal is "xilinx.com:interface:aximm:1.0 M0_AXI WVALID";
  attribute x_interface_info of S0_AXI_ARLOCK : signal is "xilinx.com:interface:aximm:1.0 S0_AXI ARLOCK";
  attribute x_interface_info of S0_AXI_ARREADY : signal is "xilinx.com:interface:aximm:1.0 S0_AXI ARREADY";
  attribute x_interface_info of S0_AXI_ARVALID : signal is "xilinx.com:interface:aximm:1.0 S0_AXI ARVALID";
  attribute x_interface_info of S0_AXI_AWLOCK : signal is "xilinx.com:interface:aximm:1.0 S0_AXI AWLOCK";
  attribute x_interface_info of S0_AXI_AWREADY : signal is "xilinx.com:interface:aximm:1.0 S0_AXI AWREADY";
  attribute x_interface_info of S0_AXI_AWVALID : signal is "xilinx.com:interface:aximm:1.0 S0_AXI AWVALID";
  attribute x_interface_info of S0_AXI_BREADY : signal is "xilinx.com:interface:aximm:1.0 S0_AXI BREADY";
  attribute x_interface_info of S0_AXI_BVALID : signal is "xilinx.com:interface:aximm:1.0 S0_AXI BVALID";
  attribute x_interface_info of S0_AXI_RLAST : signal is "xilinx.com:interface:aximm:1.0 S0_AXI RLAST";
  attribute x_interface_info of S0_AXI_RREADY : signal is "xilinx.com:interface:aximm:1.0 S0_AXI RREADY";
  attribute x_interface_info of S0_AXI_RVALID : signal is "xilinx.com:interface:aximm:1.0 S0_AXI RVALID";
  attribute x_interface_info of S0_AXI_WLAST : signal is "xilinx.com:interface:aximm:1.0 S0_AXI WLAST";
  attribute x_interface_info of S0_AXI_WREADY : signal is "xilinx.com:interface:aximm:1.0 S0_AXI WREADY";
  attribute x_interface_info of S0_AXI_WVALID : signal is "xilinx.com:interface:aximm:1.0 S0_AXI WVALID";
  attribute x_interface_info of S1_AXI_ARLOCK : signal is "xilinx.com:interface:aximm:1.0 S1_AXI ARLOCK";
  attribute x_interface_info of S1_AXI_ARREADY : signal is "xilinx.com:interface:aximm:1.0 S1_AXI ARREADY";
  attribute x_interface_info of S1_AXI_ARVALID : signal is "xilinx.com:interface:aximm:1.0 S1_AXI ARVALID";
  attribute x_interface_info of S1_AXI_AWLOCK : signal is "xilinx.com:interface:aximm:1.0 S1_AXI AWLOCK";
  attribute x_interface_info of S1_AXI_AWREADY : signal is "xilinx.com:interface:aximm:1.0 S1_AXI AWREADY";
  attribute x_interface_info of S1_AXI_AWVALID : signal is "xilinx.com:interface:aximm:1.0 S1_AXI AWVALID";
  attribute x_interface_info of S1_AXI_BREADY : signal is "xilinx.com:interface:aximm:1.0 S1_AXI BREADY";
  attribute x_interface_info of S1_AXI_BVALID : signal is "xilinx.com:interface:aximm:1.0 S1_AXI BVALID";
  attribute x_interface_info of S1_AXI_RLAST : signal is "xilinx.com:interface:aximm:1.0 S1_AXI RLAST";
  attribute x_interface_info of S1_AXI_RREADY : signal is "xilinx.com:interface:aximm:1.0 S1_AXI RREADY";
  attribute x_interface_info of S1_AXI_RVALID : signal is "xilinx.com:interface:aximm:1.0 S1_AXI RVALID";
  attribute x_interface_info of S1_AXI_WLAST : signal is "xilinx.com:interface:aximm:1.0 S1_AXI WLAST";
  attribute x_interface_info of S1_AXI_WREADY : signal is "xilinx.com:interface:aximm:1.0 S1_AXI WREADY";
  attribute x_interface_info of S1_AXI_WVALID : signal is "xilinx.com:interface:aximm:1.0 S1_AXI WVALID";
  attribute x_interface_info of M0_AXI_ARADDR : signal is "xilinx.com:interface:aximm:1.0 M0_AXI ARADDR";
  attribute x_interface_info of M0_AXI_ARBURST : signal is "xilinx.com:interface:aximm:1.0 M0_AXI ARBURST";
  attribute x_interface_info of M0_AXI_ARCACHE : signal is "xilinx.com:interface:aximm:1.0 M0_AXI ARCACHE";
  attribute x_interface_info of M0_AXI_ARID : signal is "xilinx.com:interface:aximm:1.0 M0_AXI ARID";
  attribute x_interface_info of M0_AXI_ARLEN : signal is "xilinx.com:interface:aximm:1.0 M0_AXI ARLEN";
  attribute x_interface_info of M0_AXI_ARPROT : signal is "xilinx.com:interface:aximm:1.0 M0_AXI ARPROT";
  attribute x_interface_info of M0_AXI_ARQOS : signal is "xilinx.com:interface:aximm:1.0 M0_AXI ARQOS";
  attribute x_interface_info of M0_AXI_ARSIZE : signal is "xilinx.com:interface:aximm:1.0 M0_AXI ARSIZE";
  attribute x_interface_info of M0_AXI_AWADDR : signal is "xilinx.com:interface:aximm:1.0 M0_AXI AWADDR";
  attribute x_interface_info of M0_AXI_AWBURST : signal is "xilinx.com:interface:aximm:1.0 M0_AXI AWBURST";
  attribute x_interface_info of M0_AXI_AWCACHE : signal is "xilinx.com:interface:aximm:1.0 M0_AXI AWCACHE";
  attribute x_interface_info of M0_AXI_AWID : signal is "xilinx.com:interface:aximm:1.0 M0_AXI AWID";
  attribute x_interface_parameter of M0_AXI_AWID : signal is "XIL_INTERFACENAME M0_AXI, ADDR_WIDTH 32, ID_WIDTH 1, NUM_READ_OUTSTANDING 16, NUM_WRITE_OUTSTANDING 16, NUM_READ_THREADS 1, NUM_WRITE_THREADS 1, MAX_BURST_LENGTH 16, HAS_BURST 1, DATA_WIDTH 32, PROTOCOL AXI4, FREQ_HZ 50000000, AWUSER_WIDTH 0, ARUSER_WIDTH 0, WUSER_WIDTH 0, RUSER_WIDTH 0, BUSER_WIDTH 0, READ_WRITE_MODE READ_WRITE, HAS_LOCK 1, HAS_PROT 1, HAS_CACHE 1, HAS_QOS 1, HAS_REGION 0, HAS_WSTRB 1, HAS_BRESP 1, HAS_RRESP 1, SUPPORTS_NARROW_BURST 1, PHASE 0.000, CLK_DOMAIN design_1_processing_system7_0_0_FCLK_CLK0, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0";
  attribute x_interface_info of M0_AXI_AWLEN : signal is "xilinx.com:interface:aximm:1.0 M0_AXI AWLEN";
  attribute x_interface_info of M0_AXI_AWPROT : signal is "xilinx.com:interface:aximm:1.0 M0_AXI AWPROT";
  attribute x_interface_info of M0_AXI_AWQOS : signal is "xilinx.com:interface:aximm:1.0 M0_AXI AWQOS";
  attribute x_interface_info of M0_AXI_AWSIZE : signal is "xilinx.com:interface:aximm:1.0 M0_AXI AWSIZE";
  attribute x_interface_info of M0_AXI_BID : signal is "xilinx.com:interface:aximm:1.0 M0_AXI BID";
  attribute x_interface_info of M0_AXI_BRESP : signal is "xilinx.com:interface:aximm:1.0 M0_AXI BRESP";
  attribute x_interface_info of M0_AXI_RDATA : signal is "xilinx.com:interface:aximm:1.0 M0_AXI RDATA";
  attribute x_interface_info of M0_AXI_RID : signal is "xilinx.com:interface:aximm:1.0 M0_AXI RID";
  attribute x_interface_info of M0_AXI_RRESP : signal is "xilinx.com:interface:aximm:1.0 M0_AXI RRESP";
  attribute x_interface_info of M0_AXI_WDATA : signal is "xilinx.com:interface:aximm:1.0 M0_AXI WDATA";
  attribute x_interface_info of M0_AXI_WSTRB : signal is "xilinx.com:interface:aximm:1.0 M0_AXI WSTRB";
  attribute x_interface_info of S0_AXI_ARADDR : signal is "xilinx.com:interface:aximm:1.0 S0_AXI ARADDR";
  attribute x_interface_info of S0_AXI_ARBURST : signal is "xilinx.com:interface:aximm:1.0 S0_AXI ARBURST";
  attribute x_interface_info of S0_AXI_ARCACHE : signal is "xilinx.com:interface:aximm:1.0 S0_AXI ARCACHE";
  attribute x_interface_info of S0_AXI_ARID : signal is "xilinx.com:interface:aximm:1.0 S0_AXI ARID";
  attribute x_interface_info of S0_AXI_ARLEN : signal is "xilinx.com:interface:aximm:1.0 S0_AXI ARLEN";
  attribute x_interface_info of S0_AXI_ARPROT : signal is "xilinx.com:interface:aximm:1.0 S0_AXI ARPROT";
  attribute x_interface_info of S0_AXI_ARQOS : signal is "xilinx.com:interface:aximm:1.0 S0_AXI ARQOS";
  attribute x_interface_info of S0_AXI_ARSIZE : signal is "xilinx.com:interface:aximm:1.0 S0_AXI ARSIZE";
  attribute x_interface_info of S0_AXI_AWADDR : signal is "xilinx.com:interface:aximm:1.0 S0_AXI AWADDR";
  attribute x_interface_info of S0_AXI_AWBURST : signal is "xilinx.com:interface:aximm:1.0 S0_AXI AWBURST";
  attribute x_interface_info of S0_AXI_AWCACHE : signal is "xilinx.com:interface:aximm:1.0 S0_AXI AWCACHE";
  attribute x_interface_info of S0_AXI_AWID : signal is "xilinx.com:interface:aximm:1.0 S0_AXI AWID";
  attribute x_interface_parameter of S0_AXI_AWID : signal is "XIL_INTERFACENAME S0_AXI, ADDR_WIDTH 32, ID_WIDTH 1, NUM_READ_OUTSTANDING 16, NUM_WRITE_OUTSTANDING 16, DATA_WIDTH 32, PROTOCOL AXI4, FREQ_HZ 50000000, AWUSER_WIDTH 0, ARUSER_WIDTH 0, WUSER_WIDTH 0, RUSER_WIDTH 0, BUSER_WIDTH 0, READ_WRITE_MODE READ_WRITE, HAS_BURST 1, HAS_LOCK 1, HAS_PROT 1, HAS_CACHE 1, HAS_QOS 1, HAS_REGION 0, HAS_WSTRB 1, HAS_BRESP 1, HAS_RRESP 1, SUPPORTS_NARROW_BURST 0, MAX_BURST_LENGTH 4, PHASE 0.000, CLK_DOMAIN design_1_processing_system7_0_0_FCLK_CLK0, NUM_READ_THREADS 1, NUM_WRITE_THREADS 1, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0";
  attribute x_interface_info of S0_AXI_AWLEN : signal is "xilinx.com:interface:aximm:1.0 S0_AXI AWLEN";
  attribute x_interface_info of S0_AXI_AWPROT : signal is "xilinx.com:interface:aximm:1.0 S0_AXI AWPROT";
  attribute x_interface_info of S0_AXI_AWQOS : signal is "xilinx.com:interface:aximm:1.0 S0_AXI AWQOS";
  attribute x_interface_info of S0_AXI_AWSIZE : signal is "xilinx.com:interface:aximm:1.0 S0_AXI AWSIZE";
  attribute x_interface_info of S0_AXI_BID : signal is "xilinx.com:interface:aximm:1.0 S0_AXI BID";
  attribute x_interface_info of S0_AXI_BRESP : signal is "xilinx.com:interface:aximm:1.0 S0_AXI BRESP";
  attribute x_interface_info of S0_AXI_RDATA : signal is "xilinx.com:interface:aximm:1.0 S0_AXI RDATA";
  attribute x_interface_info of S0_AXI_RID : signal is "xilinx.com:interface:aximm:1.0 S0_AXI RID";
  attribute x_interface_info of S0_AXI_RRESP : signal is "xilinx.com:interface:aximm:1.0 S0_AXI RRESP";
  attribute x_interface_info of S0_AXI_WDATA : signal is "xilinx.com:interface:aximm:1.0 S0_AXI WDATA";
  attribute x_interface_info of S0_AXI_WSTRB : signal is "xilinx.com:interface:aximm:1.0 S0_AXI WSTRB";
  attribute x_interface_info of S1_AXI_ARADDR : signal is "xilinx.com:interface:aximm:1.0 S1_AXI ARADDR";
  attribute x_interface_info of S1_AXI_ARBURST : signal is "xilinx.com:interface:aximm:1.0 S1_AXI ARBURST";
  attribute x_interface_info of S1_AXI_ARCACHE : signal is "xilinx.com:interface:aximm:1.0 S1_AXI ARCACHE";
  attribute x_interface_info of S1_AXI_ARID : signal is "xilinx.com:interface:aximm:1.0 S1_AXI ARID";
  attribute x_interface_info of S1_AXI_ARLEN : signal is "xilinx.com:interface:aximm:1.0 S1_AXI ARLEN";
  attribute x_interface_info of S1_AXI_ARPROT : signal is "xilinx.com:interface:aximm:1.0 S1_AXI ARPROT";
  attribute x_interface_info of S1_AXI_ARQOS : signal is "xilinx.com:interface:aximm:1.0 S1_AXI ARQOS";
  attribute x_interface_info of S1_AXI_ARSIZE : signal is "xilinx.com:interface:aximm:1.0 S1_AXI ARSIZE";
  attribute x_interface_info of S1_AXI_AWADDR : signal is "xilinx.com:interface:aximm:1.0 S1_AXI AWADDR";
  attribute x_interface_info of S1_AXI_AWBURST : signal is "xilinx.com:interface:aximm:1.0 S1_AXI AWBURST";
  attribute x_interface_info of S1_AXI_AWCACHE : signal is "xilinx.com:interface:aximm:1.0 S1_AXI AWCACHE";
  attribute x_interface_info of S1_AXI_AWID : signal is "xilinx.com:interface:aximm:1.0 S1_AXI AWID";
  attribute x_interface_parameter of S1_AXI_AWID : signal is "XIL_INTERFACENAME S1_AXI, ADDR_WIDTH 32, ID_WIDTH 1, NUM_READ_OUTSTANDING 16, NUM_WRITE_OUTSTANDING 16, DATA_WIDTH 32, PROTOCOL AXI4, FREQ_HZ 50000000, AWUSER_WIDTH 0, ARUSER_WIDTH 0, WUSER_WIDTH 0, RUSER_WIDTH 0, BUSER_WIDTH 0, READ_WRITE_MODE READ_WRITE, HAS_BURST 1, HAS_LOCK 1, HAS_PROT 1, HAS_CACHE 1, HAS_QOS 1, HAS_REGION 0, HAS_WSTRB 1, HAS_BRESP 1, HAS_RRESP 1, SUPPORTS_NARROW_BURST 0, MAX_BURST_LENGTH 4, PHASE 0.000, CLK_DOMAIN design_1_processing_system7_0_0_FCLK_CLK0, NUM_READ_THREADS 1, NUM_WRITE_THREADS 1, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0";
  attribute x_interface_info of S1_AXI_AWLEN : signal is "xilinx.com:interface:aximm:1.0 S1_AXI AWLEN";
  attribute x_interface_info of S1_AXI_AWPROT : signal is "xilinx.com:interface:aximm:1.0 S1_AXI AWPROT";
  attribute x_interface_info of S1_AXI_AWQOS : signal is "xilinx.com:interface:aximm:1.0 S1_AXI AWQOS";
  attribute x_interface_info of S1_AXI_AWSIZE : signal is "xilinx.com:interface:aximm:1.0 S1_AXI AWSIZE";
  attribute x_interface_info of S1_AXI_BID : signal is "xilinx.com:interface:aximm:1.0 S1_AXI BID";
  attribute x_interface_info of S1_AXI_BRESP : signal is "xilinx.com:interface:aximm:1.0 S1_AXI BRESP";
  attribute x_interface_info of S1_AXI_RDATA : signal is "xilinx.com:interface:aximm:1.0 S1_AXI RDATA";
  attribute x_interface_info of S1_AXI_RID : signal is "xilinx.com:interface:aximm:1.0 S1_AXI RID";
  attribute x_interface_info of S1_AXI_RRESP : signal is "xilinx.com:interface:aximm:1.0 S1_AXI RRESP";
  attribute x_interface_info of S1_AXI_WDATA : signal is "xilinx.com:interface:aximm:1.0 S1_AXI WDATA";
  attribute x_interface_info of S1_AXI_WSTRB : signal is "xilinx.com:interface:aximm:1.0 S1_AXI WSTRB";
begin
U0: entity work.design_1_system_cache_0_0_system_cache
     port map (
      ACLK => ACLK,
      ARESETN => ARESETN,
      M0_AXI_ACADDR(31 downto 0) => B"00000000000000000000000000000000",
      M0_AXI_ACPROT(2 downto 0) => B"000",
      M0_AXI_ACREADY => NLW_U0_M0_AXI_ACREADY_UNCONNECTED,
      M0_AXI_ACSNOOP(3 downto 0) => B"0000",
      M0_AXI_ACVALID => '0',
      M0_AXI_ARADDR(31 downto 0) => M0_AXI_ARADDR(31 downto 0),
      M0_AXI_ARBAR(1 downto 0) => NLW_U0_M0_AXI_ARBAR_UNCONNECTED(1 downto 0),
      M0_AXI_ARBURST(1 downto 0) => M0_AXI_ARBURST(1 downto 0),
      M0_AXI_ARCACHE(3 downto 0) => M0_AXI_ARCACHE(3 downto 0),
      M0_AXI_ARDOMAIN(1 downto 0) => NLW_U0_M0_AXI_ARDOMAIN_UNCONNECTED(1 downto 0),
      M0_AXI_ARID(0) => M0_AXI_ARID(0),
      M0_AXI_ARLEN(7 downto 0) => M0_AXI_ARLEN(7 downto 0),
      M0_AXI_ARLOCK => M0_AXI_ARLOCK,
      M0_AXI_ARPROT(2 downto 0) => M0_AXI_ARPROT(2 downto 0),
      M0_AXI_ARQOS(3 downto 0) => M0_AXI_ARQOS(3 downto 0),
      M0_AXI_ARREADY => M0_AXI_ARREADY,
      M0_AXI_ARSIZE(2 downto 0) => M0_AXI_ARSIZE(2 downto 0),
      M0_AXI_ARSNOOP(3 downto 0) => NLW_U0_M0_AXI_ARSNOOP_UNCONNECTED(3 downto 0),
      M0_AXI_ARVALID => M0_AXI_ARVALID,
      M0_AXI_AWADDR(31 downto 0) => M0_AXI_AWADDR(31 downto 0),
      M0_AXI_AWBAR(1 downto 0) => NLW_U0_M0_AXI_AWBAR_UNCONNECTED(1 downto 0),
      M0_AXI_AWBURST(1 downto 0) => M0_AXI_AWBURST(1 downto 0),
      M0_AXI_AWCACHE(3 downto 0) => M0_AXI_AWCACHE(3 downto 0),
      M0_AXI_AWDOMAIN(1 downto 0) => NLW_U0_M0_AXI_AWDOMAIN_UNCONNECTED(1 downto 0),
      M0_AXI_AWID(0) => M0_AXI_AWID(0),
      M0_AXI_AWLEN(7 downto 0) => M0_AXI_AWLEN(7 downto 0),
      M0_AXI_AWLOCK => M0_AXI_AWLOCK,
      M0_AXI_AWPROT(2 downto 0) => M0_AXI_AWPROT(2 downto 0),
      M0_AXI_AWQOS(3 downto 0) => M0_AXI_AWQOS(3 downto 0),
      M0_AXI_AWREADY => M0_AXI_AWREADY,
      M0_AXI_AWSIZE(2 downto 0) => M0_AXI_AWSIZE(2 downto 0),
      M0_AXI_AWSNOOP(2 downto 0) => NLW_U0_M0_AXI_AWSNOOP_UNCONNECTED(2 downto 0),
      M0_AXI_AWVALID => M0_AXI_AWVALID,
      M0_AXI_BID(0) => M0_AXI_BID(0),
      M0_AXI_BREADY => M0_AXI_BREADY,
      M0_AXI_BRESP(1 downto 0) => M0_AXI_BRESP(1 downto 0),
      M0_AXI_BVALID => M0_AXI_BVALID,
      M0_AXI_CDDATA(31 downto 0) => NLW_U0_M0_AXI_CDDATA_UNCONNECTED(31 downto 0),
      M0_AXI_CDLAST => NLW_U0_M0_AXI_CDLAST_UNCONNECTED,
      M0_AXI_CDREADY => '0',
      M0_AXI_CDVALID => NLW_U0_M0_AXI_CDVALID_UNCONNECTED,
      M0_AXI_CRREADY => '0',
      M0_AXI_CRRESP(4 downto 0) => NLW_U0_M0_AXI_CRRESP_UNCONNECTED(4 downto 0),
      M0_AXI_CRVALID => NLW_U0_M0_AXI_CRVALID_UNCONNECTED,
      M0_AXI_RACK => NLW_U0_M0_AXI_RACK_UNCONNECTED,
      M0_AXI_RDATA(31 downto 0) => M0_AXI_RDATA(31 downto 0),
      M0_AXI_RID(0) => M0_AXI_RID(0),
      M0_AXI_RLAST => M0_AXI_RLAST,
      M0_AXI_RREADY => M0_AXI_RREADY,
      M0_AXI_RRESP(1 downto 0) => M0_AXI_RRESP(1 downto 0),
      M0_AXI_RVALID => M0_AXI_RVALID,
      M0_AXI_WACK => NLW_U0_M0_AXI_WACK_UNCONNECTED,
      M0_AXI_WDATA(31 downto 0) => M0_AXI_WDATA(31 downto 0),
      M0_AXI_WLAST => M0_AXI_WLAST,
      M0_AXI_WREADY => M0_AXI_WREADY,
      M0_AXI_WSTRB(3 downto 0) => M0_AXI_WSTRB(3 downto 0),
      M0_AXI_WVALID => M0_AXI_WVALID,
      M1_AXI_ARADDR(31 downto 0) => NLW_U0_M1_AXI_ARADDR_UNCONNECTED(31 downto 0),
      M1_AXI_ARBURST(1 downto 0) => NLW_U0_M1_AXI_ARBURST_UNCONNECTED(1 downto 0),
      M1_AXI_ARCACHE(3 downto 0) => NLW_U0_M1_AXI_ARCACHE_UNCONNECTED(3 downto 0),
      M1_AXI_ARID(0) => NLW_U0_M1_AXI_ARID_UNCONNECTED(0),
      M1_AXI_ARLEN(7 downto 0) => NLW_U0_M1_AXI_ARLEN_UNCONNECTED(7 downto 0),
      M1_AXI_ARLOCK => NLW_U0_M1_AXI_ARLOCK_UNCONNECTED,
      M1_AXI_ARPROT(2 downto 0) => NLW_U0_M1_AXI_ARPROT_UNCONNECTED(2 downto 0),
      M1_AXI_ARQOS(3 downto 0) => NLW_U0_M1_AXI_ARQOS_UNCONNECTED(3 downto 0),
      M1_AXI_ARREADY => '0',
      M1_AXI_ARSIZE(2 downto 0) => NLW_U0_M1_AXI_ARSIZE_UNCONNECTED(2 downto 0),
      M1_AXI_ARVALID => NLW_U0_M1_AXI_ARVALID_UNCONNECTED,
      M1_AXI_AWADDR(31 downto 0) => NLW_U0_M1_AXI_AWADDR_UNCONNECTED(31 downto 0),
      M1_AXI_AWBURST(1 downto 0) => NLW_U0_M1_AXI_AWBURST_UNCONNECTED(1 downto 0),
      M1_AXI_AWCACHE(3 downto 0) => NLW_U0_M1_AXI_AWCACHE_UNCONNECTED(3 downto 0),
      M1_AXI_AWID(0) => NLW_U0_M1_AXI_AWID_UNCONNECTED(0),
      M1_AXI_AWLEN(7 downto 0) => NLW_U0_M1_AXI_AWLEN_UNCONNECTED(7 downto 0),
      M1_AXI_AWLOCK => NLW_U0_M1_AXI_AWLOCK_UNCONNECTED,
      M1_AXI_AWPROT(2 downto 0) => NLW_U0_M1_AXI_AWPROT_UNCONNECTED(2 downto 0),
      M1_AXI_AWQOS(3 downto 0) => NLW_U0_M1_AXI_AWQOS_UNCONNECTED(3 downto 0),
      M1_AXI_AWREADY => '0',
      M1_AXI_AWSIZE(2 downto 0) => NLW_U0_M1_AXI_AWSIZE_UNCONNECTED(2 downto 0),
      M1_AXI_AWVALID => NLW_U0_M1_AXI_AWVALID_UNCONNECTED,
      M1_AXI_BID(0) => '0',
      M1_AXI_BREADY => NLW_U0_M1_AXI_BREADY_UNCONNECTED,
      M1_AXI_BRESP(1 downto 0) => B"00",
      M1_AXI_BVALID => '0',
      M1_AXI_RDATA(31 downto 0) => B"00000000000000000000000000000000",
      M1_AXI_RID(0) => '0',
      M1_AXI_RLAST => '0',
      M1_AXI_RREADY => NLW_U0_M1_AXI_RREADY_UNCONNECTED,
      M1_AXI_RRESP(1 downto 0) => B"00",
      M1_AXI_RVALID => '0',
      M1_AXI_WDATA(31 downto 0) => NLW_U0_M1_AXI_WDATA_UNCONNECTED(31 downto 0),
      M1_AXI_WLAST => NLW_U0_M1_AXI_WLAST_UNCONNECTED,
      M1_AXI_WREADY => '0',
      M1_AXI_WSTRB(3 downto 0) => NLW_U0_M1_AXI_WSTRB_UNCONNECTED(3 downto 0),
      M1_AXI_WVALID => NLW_U0_M1_AXI_WVALID_UNCONNECTED,
      M2_AXI_ARADDR(31 downto 0) => NLW_U0_M2_AXI_ARADDR_UNCONNECTED(31 downto 0),
      M2_AXI_ARBURST(1 downto 0) => NLW_U0_M2_AXI_ARBURST_UNCONNECTED(1 downto 0),
      M2_AXI_ARCACHE(3 downto 0) => NLW_U0_M2_AXI_ARCACHE_UNCONNECTED(3 downto 0),
      M2_AXI_ARID(0) => NLW_U0_M2_AXI_ARID_UNCONNECTED(0),
      M2_AXI_ARLEN(7 downto 0) => NLW_U0_M2_AXI_ARLEN_UNCONNECTED(7 downto 0),
      M2_AXI_ARLOCK => NLW_U0_M2_AXI_ARLOCK_UNCONNECTED,
      M2_AXI_ARPROT(2 downto 0) => NLW_U0_M2_AXI_ARPROT_UNCONNECTED(2 downto 0),
      M2_AXI_ARQOS(3 downto 0) => NLW_U0_M2_AXI_ARQOS_UNCONNECTED(3 downto 0),
      M2_AXI_ARREADY => '0',
      M2_AXI_ARSIZE(2 downto 0) => NLW_U0_M2_AXI_ARSIZE_UNCONNECTED(2 downto 0),
      M2_AXI_ARVALID => NLW_U0_M2_AXI_ARVALID_UNCONNECTED,
      M2_AXI_AWADDR(31 downto 0) => NLW_U0_M2_AXI_AWADDR_UNCONNECTED(31 downto 0),
      M2_AXI_AWBURST(1 downto 0) => NLW_U0_M2_AXI_AWBURST_UNCONNECTED(1 downto 0),
      M2_AXI_AWCACHE(3 downto 0) => NLW_U0_M2_AXI_AWCACHE_UNCONNECTED(3 downto 0),
      M2_AXI_AWID(0) => NLW_U0_M2_AXI_AWID_UNCONNECTED(0),
      M2_AXI_AWLEN(7 downto 0) => NLW_U0_M2_AXI_AWLEN_UNCONNECTED(7 downto 0),
      M2_AXI_AWLOCK => NLW_U0_M2_AXI_AWLOCK_UNCONNECTED,
      M2_AXI_AWPROT(2 downto 0) => NLW_U0_M2_AXI_AWPROT_UNCONNECTED(2 downto 0),
      M2_AXI_AWQOS(3 downto 0) => NLW_U0_M2_AXI_AWQOS_UNCONNECTED(3 downto 0),
      M2_AXI_AWREADY => '0',
      M2_AXI_AWSIZE(2 downto 0) => NLW_U0_M2_AXI_AWSIZE_UNCONNECTED(2 downto 0),
      M2_AXI_AWVALID => NLW_U0_M2_AXI_AWVALID_UNCONNECTED,
      M2_AXI_BID(0) => '0',
      M2_AXI_BREADY => NLW_U0_M2_AXI_BREADY_UNCONNECTED,
      M2_AXI_BRESP(1 downto 0) => B"00",
      M2_AXI_BVALID => '0',
      M2_AXI_RDATA(31 downto 0) => B"00000000000000000000000000000000",
      M2_AXI_RID(0) => '0',
      M2_AXI_RLAST => '0',
      M2_AXI_RREADY => NLW_U0_M2_AXI_RREADY_UNCONNECTED,
      M2_AXI_RRESP(1 downto 0) => B"00",
      M2_AXI_RVALID => '0',
      M2_AXI_WDATA(31 downto 0) => NLW_U0_M2_AXI_WDATA_UNCONNECTED(31 downto 0),
      M2_AXI_WLAST => NLW_U0_M2_AXI_WLAST_UNCONNECTED,
      M2_AXI_WREADY => '0',
      M2_AXI_WSTRB(3 downto 0) => NLW_U0_M2_AXI_WSTRB_UNCONNECTED(3 downto 0),
      M2_AXI_WVALID => NLW_U0_M2_AXI_WVALID_UNCONNECTED,
      M3_AXI_ARADDR(31 downto 0) => NLW_U0_M3_AXI_ARADDR_UNCONNECTED(31 downto 0),
      M3_AXI_ARBURST(1 downto 0) => NLW_U0_M3_AXI_ARBURST_UNCONNECTED(1 downto 0),
      M3_AXI_ARCACHE(3 downto 0) => NLW_U0_M3_AXI_ARCACHE_UNCONNECTED(3 downto 0),
      M3_AXI_ARID(0) => NLW_U0_M3_AXI_ARID_UNCONNECTED(0),
      M3_AXI_ARLEN(7 downto 0) => NLW_U0_M3_AXI_ARLEN_UNCONNECTED(7 downto 0),
      M3_AXI_ARLOCK => NLW_U0_M3_AXI_ARLOCK_UNCONNECTED,
      M3_AXI_ARPROT(2 downto 0) => NLW_U0_M3_AXI_ARPROT_UNCONNECTED(2 downto 0),
      M3_AXI_ARQOS(3 downto 0) => NLW_U0_M3_AXI_ARQOS_UNCONNECTED(3 downto 0),
      M3_AXI_ARREADY => '0',
      M3_AXI_ARSIZE(2 downto 0) => NLW_U0_M3_AXI_ARSIZE_UNCONNECTED(2 downto 0),
      M3_AXI_ARVALID => NLW_U0_M3_AXI_ARVALID_UNCONNECTED,
      M3_AXI_AWADDR(31 downto 0) => NLW_U0_M3_AXI_AWADDR_UNCONNECTED(31 downto 0),
      M3_AXI_AWBURST(1 downto 0) => NLW_U0_M3_AXI_AWBURST_UNCONNECTED(1 downto 0),
      M3_AXI_AWCACHE(3 downto 0) => NLW_U0_M3_AXI_AWCACHE_UNCONNECTED(3 downto 0),
      M3_AXI_AWID(0) => NLW_U0_M3_AXI_AWID_UNCONNECTED(0),
      M3_AXI_AWLEN(7 downto 0) => NLW_U0_M3_AXI_AWLEN_UNCONNECTED(7 downto 0),
      M3_AXI_AWLOCK => NLW_U0_M3_AXI_AWLOCK_UNCONNECTED,
      M3_AXI_AWPROT(2 downto 0) => NLW_U0_M3_AXI_AWPROT_UNCONNECTED(2 downto 0),
      M3_AXI_AWQOS(3 downto 0) => NLW_U0_M3_AXI_AWQOS_UNCONNECTED(3 downto 0),
      M3_AXI_AWREADY => '0',
      M3_AXI_AWSIZE(2 downto 0) => NLW_U0_M3_AXI_AWSIZE_UNCONNECTED(2 downto 0),
      M3_AXI_AWVALID => NLW_U0_M3_AXI_AWVALID_UNCONNECTED,
      M3_AXI_BID(0) => '0',
      M3_AXI_BREADY => NLW_U0_M3_AXI_BREADY_UNCONNECTED,
      M3_AXI_BRESP(1 downto 0) => B"00",
      M3_AXI_BVALID => '0',
      M3_AXI_RDATA(31 downto 0) => B"00000000000000000000000000000000",
      M3_AXI_RID(0) => '0',
      M3_AXI_RLAST => '0',
      M3_AXI_RREADY => NLW_U0_M3_AXI_RREADY_UNCONNECTED,
      M3_AXI_RRESP(1 downto 0) => B"00",
      M3_AXI_RVALID => '0',
      M3_AXI_WDATA(31 downto 0) => NLW_U0_M3_AXI_WDATA_UNCONNECTED(31 downto 0),
      M3_AXI_WLAST => NLW_U0_M3_AXI_WLAST_UNCONNECTED,
      M3_AXI_WREADY => '0',
      M3_AXI_WSTRB(3 downto 0) => NLW_U0_M3_AXI_WSTRB_UNCONNECTED(3 downto 0),
      M3_AXI_WVALID => NLW_U0_M3_AXI_WVALID_UNCONNECTED,
      S0_AXI_ACADDR(31 downto 0) => NLW_U0_S0_AXI_ACADDR_UNCONNECTED(31 downto 0),
      S0_AXI_ACPROT(2 downto 0) => NLW_U0_S0_AXI_ACPROT_UNCONNECTED(2 downto 0),
      S0_AXI_ACREADY => '0',
      S0_AXI_ACSNOOP(3 downto 0) => NLW_U0_S0_AXI_ACSNOOP_UNCONNECTED(3 downto 0),
      S0_AXI_ACVALID => NLW_U0_S0_AXI_ACVALID_UNCONNECTED,
      S0_AXI_ARADDR(31 downto 0) => S0_AXI_ARADDR(31 downto 0),
      S0_AXI_ARBAR(1 downto 0) => B"00",
      S0_AXI_ARBURST(1 downto 0) => S0_AXI_ARBURST(1 downto 0),
      S0_AXI_ARCACHE(3 downto 0) => S0_AXI_ARCACHE(3 downto 0),
      S0_AXI_ARDOMAIN(1 downto 0) => B"00",
      S0_AXI_ARID(0) => S0_AXI_ARID(0),
      S0_AXI_ARLEN(7 downto 0) => S0_AXI_ARLEN(7 downto 0),
      S0_AXI_ARLOCK => S0_AXI_ARLOCK,
      S0_AXI_ARPROT(2 downto 0) => S0_AXI_ARPROT(2 downto 0),
      S0_AXI_ARQOS(3 downto 0) => S0_AXI_ARQOS(3 downto 0),
      S0_AXI_ARREADY => S0_AXI_ARREADY,
      S0_AXI_ARSIZE(2 downto 0) => S0_AXI_ARSIZE(2 downto 0),
      S0_AXI_ARSNOOP(3 downto 0) => B"0000",
      S0_AXI_ARVALID => S0_AXI_ARVALID,
      S0_AXI_AWADDR(31 downto 0) => S0_AXI_AWADDR(31 downto 0),
      S0_AXI_AWBAR(1 downto 0) => B"00",
      S0_AXI_AWBURST(1 downto 0) => S0_AXI_AWBURST(1 downto 0),
      S0_AXI_AWCACHE(3 downto 0) => S0_AXI_AWCACHE(3 downto 0),
      S0_AXI_AWDOMAIN(1 downto 0) => B"00",
      S0_AXI_AWID(0) => S0_AXI_AWID(0),
      S0_AXI_AWLEN(7 downto 0) => S0_AXI_AWLEN(7 downto 0),
      S0_AXI_AWLOCK => S0_AXI_AWLOCK,
      S0_AXI_AWPROT(2 downto 0) => S0_AXI_AWPROT(2 downto 0),
      S0_AXI_AWQOS(3 downto 0) => S0_AXI_AWQOS(3 downto 0),
      S0_AXI_AWREADY => S0_AXI_AWREADY,
      S0_AXI_AWSIZE(2 downto 0) => S0_AXI_AWSIZE(2 downto 0),
      S0_AXI_AWSNOOP(2 downto 0) => B"000",
      S0_AXI_AWVALID => S0_AXI_AWVALID,
      S0_AXI_BID(0) => S0_AXI_BID(0),
      S0_AXI_BREADY => S0_AXI_BREADY,
      S0_AXI_BRESP(1 downto 0) => S0_AXI_BRESP(1 downto 0),
      S0_AXI_BVALID => S0_AXI_BVALID,
      S0_AXI_CDDATA(31 downto 0) => B"00000000000000000000000000000000",
      S0_AXI_CDLAST => '0',
      S0_AXI_CDREADY => NLW_U0_S0_AXI_CDREADY_UNCONNECTED,
      S0_AXI_CDVALID => '0',
      S0_AXI_CRREADY => NLW_U0_S0_AXI_CRREADY_UNCONNECTED,
      S0_AXI_CRRESP(4 downto 0) => B"00000",
      S0_AXI_CRVALID => '0',
      S0_AXI_GEN_ARADDR(31 downto 0) => B"00000000000000000000000000000000",
      S0_AXI_GEN_ARBURST(1 downto 0) => B"00",
      S0_AXI_GEN_ARCACHE(3 downto 0) => B"0000",
      S0_AXI_GEN_ARID(0) => '0',
      S0_AXI_GEN_ARLEN(7 downto 0) => B"00000000",
      S0_AXI_GEN_ARLOCK => '0',
      S0_AXI_GEN_ARPROT(2 downto 0) => B"000",
      S0_AXI_GEN_ARQOS(3 downto 0) => B"0000",
      S0_AXI_GEN_ARREADY => NLW_U0_S0_AXI_GEN_ARREADY_UNCONNECTED,
      S0_AXI_GEN_ARSIZE(2 downto 0) => B"000",
      S0_AXI_GEN_ARVALID => '0',
      S0_AXI_GEN_AWADDR(31 downto 0) => B"00000000000000000000000000000000",
      S0_AXI_GEN_AWBURST(1 downto 0) => B"00",
      S0_AXI_GEN_AWCACHE(3 downto 0) => B"0000",
      S0_AXI_GEN_AWID(0) => '0',
      S0_AXI_GEN_AWLEN(7 downto 0) => B"00000000",
      S0_AXI_GEN_AWLOCK => '0',
      S0_AXI_GEN_AWPROT(2 downto 0) => B"000",
      S0_AXI_GEN_AWQOS(3 downto 0) => B"0000",
      S0_AXI_GEN_AWREADY => NLW_U0_S0_AXI_GEN_AWREADY_UNCONNECTED,
      S0_AXI_GEN_AWSIZE(2 downto 0) => B"000",
      S0_AXI_GEN_AWVALID => '0',
      S0_AXI_GEN_BID(0) => NLW_U0_S0_AXI_GEN_BID_UNCONNECTED(0),
      S0_AXI_GEN_BREADY => '0',
      S0_AXI_GEN_BRESP(1 downto 0) => NLW_U0_S0_AXI_GEN_BRESP_UNCONNECTED(1 downto 0),
      S0_AXI_GEN_BVALID => NLW_U0_S0_AXI_GEN_BVALID_UNCONNECTED,
      S0_AXI_GEN_RDATA(31 downto 0) => NLW_U0_S0_AXI_GEN_RDATA_UNCONNECTED(31 downto 0),
      S0_AXI_GEN_RID(0) => NLW_U0_S0_AXI_GEN_RID_UNCONNECTED(0),
      S0_AXI_GEN_RLAST => NLW_U0_S0_AXI_GEN_RLAST_UNCONNECTED,
      S0_AXI_GEN_RREADY => '0',
      S0_AXI_GEN_RRESP(1 downto 0) => NLW_U0_S0_AXI_GEN_RRESP_UNCONNECTED(1 downto 0),
      S0_AXI_GEN_RVALID => NLW_U0_S0_AXI_GEN_RVALID_UNCONNECTED,
      S0_AXI_GEN_WDATA(31 downto 0) => B"00000000000000000000000000000000",
      S0_AXI_GEN_WLAST => '0',
      S0_AXI_GEN_WREADY => NLW_U0_S0_AXI_GEN_WREADY_UNCONNECTED,
      S0_AXI_GEN_WSTRB(3 downto 0) => B"0000",
      S0_AXI_GEN_WVALID => '0',
      S0_AXI_RACK => '0',
      S0_AXI_RDATA(31 downto 0) => S0_AXI_RDATA(31 downto 0),
      S0_AXI_RID(0) => S0_AXI_RID(0),
      S0_AXI_RLAST => S0_AXI_RLAST,
      S0_AXI_RREADY => S0_AXI_RREADY,
      S0_AXI_RRESP(1 downto 0) => S0_AXI_RRESP(1 downto 0),
      S0_AXI_RVALID => S0_AXI_RVALID,
      S0_AXI_WACK => '0',
      S0_AXI_WDATA(31 downto 0) => S0_AXI_WDATA(31 downto 0),
      S0_AXI_WLAST => S0_AXI_WLAST,
      S0_AXI_WREADY => S0_AXI_WREADY,
      S0_AXI_WSTRB(3 downto 0) => S0_AXI_WSTRB(3 downto 0),
      S0_AXI_WVALID => S0_AXI_WVALID,
      S10_AXI_ACADDR(31 downto 0) => NLW_U0_S10_AXI_ACADDR_UNCONNECTED(31 downto 0),
      S10_AXI_ACPROT(2 downto 0) => NLW_U0_S10_AXI_ACPROT_UNCONNECTED(2 downto 0),
      S10_AXI_ACREADY => '0',
      S10_AXI_ACSNOOP(3 downto 0) => NLW_U0_S10_AXI_ACSNOOP_UNCONNECTED(3 downto 0),
      S10_AXI_ACVALID => NLW_U0_S10_AXI_ACVALID_UNCONNECTED,
      S10_AXI_ARADDR(31 downto 0) => B"00000000000000000000000000000000",
      S10_AXI_ARBAR(1 downto 0) => B"00",
      S10_AXI_ARBURST(1 downto 0) => B"00",
      S10_AXI_ARCACHE(3 downto 0) => B"0000",
      S10_AXI_ARDOMAIN(1 downto 0) => B"00",
      S10_AXI_ARID(0) => '0',
      S10_AXI_ARLEN(7 downto 0) => B"00000000",
      S10_AXI_ARLOCK => '0',
      S10_AXI_ARPROT(2 downto 0) => B"000",
      S10_AXI_ARQOS(3 downto 0) => B"0000",
      S10_AXI_ARREADY => NLW_U0_S10_AXI_ARREADY_UNCONNECTED,
      S10_AXI_ARSIZE(2 downto 0) => B"000",
      S10_AXI_ARSNOOP(3 downto 0) => B"0000",
      S10_AXI_ARVALID => '0',
      S10_AXI_AWADDR(31 downto 0) => B"00000000000000000000000000000000",
      S10_AXI_AWBAR(1 downto 0) => B"00",
      S10_AXI_AWBURST(1 downto 0) => B"00",
      S10_AXI_AWCACHE(3 downto 0) => B"0000",
      S10_AXI_AWDOMAIN(1 downto 0) => B"00",
      S10_AXI_AWID(0) => '0',
      S10_AXI_AWLEN(7 downto 0) => B"00000000",
      S10_AXI_AWLOCK => '0',
      S10_AXI_AWPROT(2 downto 0) => B"000",
      S10_AXI_AWQOS(3 downto 0) => B"0000",
      S10_AXI_AWREADY => NLW_U0_S10_AXI_AWREADY_UNCONNECTED,
      S10_AXI_AWSIZE(2 downto 0) => B"000",
      S10_AXI_AWSNOOP(2 downto 0) => B"000",
      S10_AXI_AWVALID => '0',
      S10_AXI_BID(0) => NLW_U0_S10_AXI_BID_UNCONNECTED(0),
      S10_AXI_BREADY => '0',
      S10_AXI_BRESP(1 downto 0) => NLW_U0_S10_AXI_BRESP_UNCONNECTED(1 downto 0),
      S10_AXI_BVALID => NLW_U0_S10_AXI_BVALID_UNCONNECTED,
      S10_AXI_CDDATA(31 downto 0) => B"00000000000000000000000000000000",
      S10_AXI_CDLAST => '0',
      S10_AXI_CDREADY => NLW_U0_S10_AXI_CDREADY_UNCONNECTED,
      S10_AXI_CDVALID => '0',
      S10_AXI_CRREADY => NLW_U0_S10_AXI_CRREADY_UNCONNECTED,
      S10_AXI_CRRESP(4 downto 0) => B"00000",
      S10_AXI_CRVALID => '0',
      S10_AXI_GEN_ARADDR(31 downto 0) => B"00000000000000000000000000000000",
      S10_AXI_GEN_ARBURST(1 downto 0) => B"00",
      S10_AXI_GEN_ARCACHE(3 downto 0) => B"0000",
      S10_AXI_GEN_ARID(0) => '0',
      S10_AXI_GEN_ARLEN(7 downto 0) => B"00000000",
      S10_AXI_GEN_ARLOCK => '0',
      S10_AXI_GEN_ARPROT(2 downto 0) => B"000",
      S10_AXI_GEN_ARQOS(3 downto 0) => B"0000",
      S10_AXI_GEN_ARREADY => NLW_U0_S10_AXI_GEN_ARREADY_UNCONNECTED,
      S10_AXI_GEN_ARSIZE(2 downto 0) => B"000",
      S10_AXI_GEN_ARVALID => '0',
      S10_AXI_GEN_AWADDR(31 downto 0) => B"00000000000000000000000000000000",
      S10_AXI_GEN_AWBURST(1 downto 0) => B"00",
      S10_AXI_GEN_AWCACHE(3 downto 0) => B"0000",
      S10_AXI_GEN_AWID(0) => '0',
      S10_AXI_GEN_AWLEN(7 downto 0) => B"00000000",
      S10_AXI_GEN_AWLOCK => '0',
      S10_AXI_GEN_AWPROT(2 downto 0) => B"000",
      S10_AXI_GEN_AWQOS(3 downto 0) => B"0000",
      S10_AXI_GEN_AWREADY => NLW_U0_S10_AXI_GEN_AWREADY_UNCONNECTED,
      S10_AXI_GEN_AWSIZE(2 downto 0) => B"000",
      S10_AXI_GEN_AWVALID => '0',
      S10_AXI_GEN_BID(0) => NLW_U0_S10_AXI_GEN_BID_UNCONNECTED(0),
      S10_AXI_GEN_BREADY => '0',
      S10_AXI_GEN_BRESP(1 downto 0) => NLW_U0_S10_AXI_GEN_BRESP_UNCONNECTED(1 downto 0),
      S10_AXI_GEN_BVALID => NLW_U0_S10_AXI_GEN_BVALID_UNCONNECTED,
      S10_AXI_GEN_RDATA(31 downto 0) => NLW_U0_S10_AXI_GEN_RDATA_UNCONNECTED(31 downto 0),
      S10_AXI_GEN_RID(0) => NLW_U0_S10_AXI_GEN_RID_UNCONNECTED(0),
      S10_AXI_GEN_RLAST => NLW_U0_S10_AXI_GEN_RLAST_UNCONNECTED,
      S10_AXI_GEN_RREADY => '0',
      S10_AXI_GEN_RRESP(1 downto 0) => NLW_U0_S10_AXI_GEN_RRESP_UNCONNECTED(1 downto 0),
      S10_AXI_GEN_RVALID => NLW_U0_S10_AXI_GEN_RVALID_UNCONNECTED,
      S10_AXI_GEN_WDATA(31 downto 0) => B"00000000000000000000000000000000",
      S10_AXI_GEN_WLAST => '0',
      S10_AXI_GEN_WREADY => NLW_U0_S10_AXI_GEN_WREADY_UNCONNECTED,
      S10_AXI_GEN_WSTRB(3 downto 0) => B"0000",
      S10_AXI_GEN_WVALID => '0',
      S10_AXI_RACK => '0',
      S10_AXI_RDATA(31 downto 0) => NLW_U0_S10_AXI_RDATA_UNCONNECTED(31 downto 0),
      S10_AXI_RID(0) => NLW_U0_S10_AXI_RID_UNCONNECTED(0),
      S10_AXI_RLAST => NLW_U0_S10_AXI_RLAST_UNCONNECTED,
      S10_AXI_RREADY => '0',
      S10_AXI_RRESP(1 downto 0) => NLW_U0_S10_AXI_RRESP_UNCONNECTED(1 downto 0),
      S10_AXI_RVALID => NLW_U0_S10_AXI_RVALID_UNCONNECTED,
      S10_AXI_WACK => '0',
      S10_AXI_WDATA(31 downto 0) => B"00000000000000000000000000000000",
      S10_AXI_WLAST => '0',
      S10_AXI_WREADY => NLW_U0_S10_AXI_WREADY_UNCONNECTED,
      S10_AXI_WSTRB(3 downto 0) => B"0000",
      S10_AXI_WVALID => '0',
      S11_AXI_ACADDR(31 downto 0) => NLW_U0_S11_AXI_ACADDR_UNCONNECTED(31 downto 0),
      S11_AXI_ACPROT(2 downto 0) => NLW_U0_S11_AXI_ACPROT_UNCONNECTED(2 downto 0),
      S11_AXI_ACREADY => '0',
      S11_AXI_ACSNOOP(3 downto 0) => NLW_U0_S11_AXI_ACSNOOP_UNCONNECTED(3 downto 0),
      S11_AXI_ACVALID => NLW_U0_S11_AXI_ACVALID_UNCONNECTED,
      S11_AXI_ARADDR(31 downto 0) => B"00000000000000000000000000000000",
      S11_AXI_ARBAR(1 downto 0) => B"00",
      S11_AXI_ARBURST(1 downto 0) => B"00",
      S11_AXI_ARCACHE(3 downto 0) => B"0000",
      S11_AXI_ARDOMAIN(1 downto 0) => B"00",
      S11_AXI_ARID(0) => '0',
      S11_AXI_ARLEN(7 downto 0) => B"00000000",
      S11_AXI_ARLOCK => '0',
      S11_AXI_ARPROT(2 downto 0) => B"000",
      S11_AXI_ARQOS(3 downto 0) => B"0000",
      S11_AXI_ARREADY => NLW_U0_S11_AXI_ARREADY_UNCONNECTED,
      S11_AXI_ARSIZE(2 downto 0) => B"000",
      S11_AXI_ARSNOOP(3 downto 0) => B"0000",
      S11_AXI_ARVALID => '0',
      S11_AXI_AWADDR(31 downto 0) => B"00000000000000000000000000000000",
      S11_AXI_AWBAR(1 downto 0) => B"00",
      S11_AXI_AWBURST(1 downto 0) => B"00",
      S11_AXI_AWCACHE(3 downto 0) => B"0000",
      S11_AXI_AWDOMAIN(1 downto 0) => B"00",
      S11_AXI_AWID(0) => '0',
      S11_AXI_AWLEN(7 downto 0) => B"00000000",
      S11_AXI_AWLOCK => '0',
      S11_AXI_AWPROT(2 downto 0) => B"000",
      S11_AXI_AWQOS(3 downto 0) => B"0000",
      S11_AXI_AWREADY => NLW_U0_S11_AXI_AWREADY_UNCONNECTED,
      S11_AXI_AWSIZE(2 downto 0) => B"000",
      S11_AXI_AWSNOOP(2 downto 0) => B"000",
      S11_AXI_AWVALID => '0',
      S11_AXI_BID(0) => NLW_U0_S11_AXI_BID_UNCONNECTED(0),
      S11_AXI_BREADY => '0',
      S11_AXI_BRESP(1 downto 0) => NLW_U0_S11_AXI_BRESP_UNCONNECTED(1 downto 0),
      S11_AXI_BVALID => NLW_U0_S11_AXI_BVALID_UNCONNECTED,
      S11_AXI_CDDATA(31 downto 0) => B"00000000000000000000000000000000",
      S11_AXI_CDLAST => '0',
      S11_AXI_CDREADY => NLW_U0_S11_AXI_CDREADY_UNCONNECTED,
      S11_AXI_CDVALID => '0',
      S11_AXI_CRREADY => NLW_U0_S11_AXI_CRREADY_UNCONNECTED,
      S11_AXI_CRRESP(4 downto 0) => B"00000",
      S11_AXI_CRVALID => '0',
      S11_AXI_GEN_ARADDR(31 downto 0) => B"00000000000000000000000000000000",
      S11_AXI_GEN_ARBURST(1 downto 0) => B"00",
      S11_AXI_GEN_ARCACHE(3 downto 0) => B"0000",
      S11_AXI_GEN_ARID(0) => '0',
      S11_AXI_GEN_ARLEN(7 downto 0) => B"00000000",
      S11_AXI_GEN_ARLOCK => '0',
      S11_AXI_GEN_ARPROT(2 downto 0) => B"000",
      S11_AXI_GEN_ARQOS(3 downto 0) => B"0000",
      S11_AXI_GEN_ARREADY => NLW_U0_S11_AXI_GEN_ARREADY_UNCONNECTED,
      S11_AXI_GEN_ARSIZE(2 downto 0) => B"000",
      S11_AXI_GEN_ARVALID => '0',
      S11_AXI_GEN_AWADDR(31 downto 0) => B"00000000000000000000000000000000",
      S11_AXI_GEN_AWBURST(1 downto 0) => B"00",
      S11_AXI_GEN_AWCACHE(3 downto 0) => B"0000",
      S11_AXI_GEN_AWID(0) => '0',
      S11_AXI_GEN_AWLEN(7 downto 0) => B"00000000",
      S11_AXI_GEN_AWLOCK => '0',
      S11_AXI_GEN_AWPROT(2 downto 0) => B"000",
      S11_AXI_GEN_AWQOS(3 downto 0) => B"0000",
      S11_AXI_GEN_AWREADY => NLW_U0_S11_AXI_GEN_AWREADY_UNCONNECTED,
      S11_AXI_GEN_AWSIZE(2 downto 0) => B"000",
      S11_AXI_GEN_AWVALID => '0',
      S11_AXI_GEN_BID(0) => NLW_U0_S11_AXI_GEN_BID_UNCONNECTED(0),
      S11_AXI_GEN_BREADY => '0',
      S11_AXI_GEN_BRESP(1 downto 0) => NLW_U0_S11_AXI_GEN_BRESP_UNCONNECTED(1 downto 0),
      S11_AXI_GEN_BVALID => NLW_U0_S11_AXI_GEN_BVALID_UNCONNECTED,
      S11_AXI_GEN_RDATA(31 downto 0) => NLW_U0_S11_AXI_GEN_RDATA_UNCONNECTED(31 downto 0),
      S11_AXI_GEN_RID(0) => NLW_U0_S11_AXI_GEN_RID_UNCONNECTED(0),
      S11_AXI_GEN_RLAST => NLW_U0_S11_AXI_GEN_RLAST_UNCONNECTED,
      S11_AXI_GEN_RREADY => '0',
      S11_AXI_GEN_RRESP(1 downto 0) => NLW_U0_S11_AXI_GEN_RRESP_UNCONNECTED(1 downto 0),
      S11_AXI_GEN_RVALID => NLW_U0_S11_AXI_GEN_RVALID_UNCONNECTED,
      S11_AXI_GEN_WDATA(31 downto 0) => B"00000000000000000000000000000000",
      S11_AXI_GEN_WLAST => '0',
      S11_AXI_GEN_WREADY => NLW_U0_S11_AXI_GEN_WREADY_UNCONNECTED,
      S11_AXI_GEN_WSTRB(3 downto 0) => B"0000",
      S11_AXI_GEN_WVALID => '0',
      S11_AXI_RACK => '0',
      S11_AXI_RDATA(31 downto 0) => NLW_U0_S11_AXI_RDATA_UNCONNECTED(31 downto 0),
      S11_AXI_RID(0) => NLW_U0_S11_AXI_RID_UNCONNECTED(0),
      S11_AXI_RLAST => NLW_U0_S11_AXI_RLAST_UNCONNECTED,
      S11_AXI_RREADY => '0',
      S11_AXI_RRESP(1 downto 0) => NLW_U0_S11_AXI_RRESP_UNCONNECTED(1 downto 0),
      S11_AXI_RVALID => NLW_U0_S11_AXI_RVALID_UNCONNECTED,
      S11_AXI_WACK => '0',
      S11_AXI_WDATA(31 downto 0) => B"00000000000000000000000000000000",
      S11_AXI_WLAST => '0',
      S11_AXI_WREADY => NLW_U0_S11_AXI_WREADY_UNCONNECTED,
      S11_AXI_WSTRB(3 downto 0) => B"0000",
      S11_AXI_WVALID => '0',
      S12_AXI_ACADDR(31 downto 0) => NLW_U0_S12_AXI_ACADDR_UNCONNECTED(31 downto 0),
      S12_AXI_ACPROT(2 downto 0) => NLW_U0_S12_AXI_ACPROT_UNCONNECTED(2 downto 0),
      S12_AXI_ACREADY => '0',
      S12_AXI_ACSNOOP(3 downto 0) => NLW_U0_S12_AXI_ACSNOOP_UNCONNECTED(3 downto 0),
      S12_AXI_ACVALID => NLW_U0_S12_AXI_ACVALID_UNCONNECTED,
      S12_AXI_ARADDR(31 downto 0) => B"00000000000000000000000000000000",
      S12_AXI_ARBAR(1 downto 0) => B"00",
      S12_AXI_ARBURST(1 downto 0) => B"00",
      S12_AXI_ARCACHE(3 downto 0) => B"0000",
      S12_AXI_ARDOMAIN(1 downto 0) => B"00",
      S12_AXI_ARID(0) => '0',
      S12_AXI_ARLEN(7 downto 0) => B"00000000",
      S12_AXI_ARLOCK => '0',
      S12_AXI_ARPROT(2 downto 0) => B"000",
      S12_AXI_ARQOS(3 downto 0) => B"0000",
      S12_AXI_ARREADY => NLW_U0_S12_AXI_ARREADY_UNCONNECTED,
      S12_AXI_ARSIZE(2 downto 0) => B"000",
      S12_AXI_ARSNOOP(3 downto 0) => B"0000",
      S12_AXI_ARVALID => '0',
      S12_AXI_AWADDR(31 downto 0) => B"00000000000000000000000000000000",
      S12_AXI_AWBAR(1 downto 0) => B"00",
      S12_AXI_AWBURST(1 downto 0) => B"00",
      S12_AXI_AWCACHE(3 downto 0) => B"0000",
      S12_AXI_AWDOMAIN(1 downto 0) => B"00",
      S12_AXI_AWID(0) => '0',
      S12_AXI_AWLEN(7 downto 0) => B"00000000",
      S12_AXI_AWLOCK => '0',
      S12_AXI_AWPROT(2 downto 0) => B"000",
      S12_AXI_AWQOS(3 downto 0) => B"0000",
      S12_AXI_AWREADY => NLW_U0_S12_AXI_AWREADY_UNCONNECTED,
      S12_AXI_AWSIZE(2 downto 0) => B"000",
      S12_AXI_AWSNOOP(2 downto 0) => B"000",
      S12_AXI_AWVALID => '0',
      S12_AXI_BID(0) => NLW_U0_S12_AXI_BID_UNCONNECTED(0),
      S12_AXI_BREADY => '0',
      S12_AXI_BRESP(1 downto 0) => NLW_U0_S12_AXI_BRESP_UNCONNECTED(1 downto 0),
      S12_AXI_BVALID => NLW_U0_S12_AXI_BVALID_UNCONNECTED,
      S12_AXI_CDDATA(31 downto 0) => B"00000000000000000000000000000000",
      S12_AXI_CDLAST => '0',
      S12_AXI_CDREADY => NLW_U0_S12_AXI_CDREADY_UNCONNECTED,
      S12_AXI_CDVALID => '0',
      S12_AXI_CRREADY => NLW_U0_S12_AXI_CRREADY_UNCONNECTED,
      S12_AXI_CRRESP(4 downto 0) => B"00000",
      S12_AXI_CRVALID => '0',
      S12_AXI_GEN_ARADDR(31 downto 0) => B"00000000000000000000000000000000",
      S12_AXI_GEN_ARBURST(1 downto 0) => B"00",
      S12_AXI_GEN_ARCACHE(3 downto 0) => B"0000",
      S12_AXI_GEN_ARID(0) => '0',
      S12_AXI_GEN_ARLEN(7 downto 0) => B"00000000",
      S12_AXI_GEN_ARLOCK => '0',
      S12_AXI_GEN_ARPROT(2 downto 0) => B"000",
      S12_AXI_GEN_ARQOS(3 downto 0) => B"0000",
      S12_AXI_GEN_ARREADY => NLW_U0_S12_AXI_GEN_ARREADY_UNCONNECTED,
      S12_AXI_GEN_ARSIZE(2 downto 0) => B"000",
      S12_AXI_GEN_ARVALID => '0',
      S12_AXI_GEN_AWADDR(31 downto 0) => B"00000000000000000000000000000000",
      S12_AXI_GEN_AWBURST(1 downto 0) => B"00",
      S12_AXI_GEN_AWCACHE(3 downto 0) => B"0000",
      S12_AXI_GEN_AWID(0) => '0',
      S12_AXI_GEN_AWLEN(7 downto 0) => B"00000000",
      S12_AXI_GEN_AWLOCK => '0',
      S12_AXI_GEN_AWPROT(2 downto 0) => B"000",
      S12_AXI_GEN_AWQOS(3 downto 0) => B"0000",
      S12_AXI_GEN_AWREADY => NLW_U0_S12_AXI_GEN_AWREADY_UNCONNECTED,
      S12_AXI_GEN_AWSIZE(2 downto 0) => B"000",
      S12_AXI_GEN_AWVALID => '0',
      S12_AXI_GEN_BID(0) => NLW_U0_S12_AXI_GEN_BID_UNCONNECTED(0),
      S12_AXI_GEN_BREADY => '0',
      S12_AXI_GEN_BRESP(1 downto 0) => NLW_U0_S12_AXI_GEN_BRESP_UNCONNECTED(1 downto 0),
      S12_AXI_GEN_BVALID => NLW_U0_S12_AXI_GEN_BVALID_UNCONNECTED,
      S12_AXI_GEN_RDATA(31 downto 0) => NLW_U0_S12_AXI_GEN_RDATA_UNCONNECTED(31 downto 0),
      S12_AXI_GEN_RID(0) => NLW_U0_S12_AXI_GEN_RID_UNCONNECTED(0),
      S12_AXI_GEN_RLAST => NLW_U0_S12_AXI_GEN_RLAST_UNCONNECTED,
      S12_AXI_GEN_RREADY => '0',
      S12_AXI_GEN_RRESP(1 downto 0) => NLW_U0_S12_AXI_GEN_RRESP_UNCONNECTED(1 downto 0),
      S12_AXI_GEN_RVALID => NLW_U0_S12_AXI_GEN_RVALID_UNCONNECTED,
      S12_AXI_GEN_WDATA(31 downto 0) => B"00000000000000000000000000000000",
      S12_AXI_GEN_WLAST => '0',
      S12_AXI_GEN_WREADY => NLW_U0_S12_AXI_GEN_WREADY_UNCONNECTED,
      S12_AXI_GEN_WSTRB(3 downto 0) => B"0000",
      S12_AXI_GEN_WVALID => '0',
      S12_AXI_RACK => '0',
      S12_AXI_RDATA(31 downto 0) => NLW_U0_S12_AXI_RDATA_UNCONNECTED(31 downto 0),
      S12_AXI_RID(0) => NLW_U0_S12_AXI_RID_UNCONNECTED(0),
      S12_AXI_RLAST => NLW_U0_S12_AXI_RLAST_UNCONNECTED,
      S12_AXI_RREADY => '0',
      S12_AXI_RRESP(1 downto 0) => NLW_U0_S12_AXI_RRESP_UNCONNECTED(1 downto 0),
      S12_AXI_RVALID => NLW_U0_S12_AXI_RVALID_UNCONNECTED,
      S12_AXI_WACK => '0',
      S12_AXI_WDATA(31 downto 0) => B"00000000000000000000000000000000",
      S12_AXI_WLAST => '0',
      S12_AXI_WREADY => NLW_U0_S12_AXI_WREADY_UNCONNECTED,
      S12_AXI_WSTRB(3 downto 0) => B"0000",
      S12_AXI_WVALID => '0',
      S13_AXI_ACADDR(31 downto 0) => NLW_U0_S13_AXI_ACADDR_UNCONNECTED(31 downto 0),
      S13_AXI_ACPROT(2 downto 0) => NLW_U0_S13_AXI_ACPROT_UNCONNECTED(2 downto 0),
      S13_AXI_ACREADY => '0',
      S13_AXI_ACSNOOP(3 downto 0) => NLW_U0_S13_AXI_ACSNOOP_UNCONNECTED(3 downto 0),
      S13_AXI_ACVALID => NLW_U0_S13_AXI_ACVALID_UNCONNECTED,
      S13_AXI_ARADDR(31 downto 0) => B"00000000000000000000000000000000",
      S13_AXI_ARBAR(1 downto 0) => B"00",
      S13_AXI_ARBURST(1 downto 0) => B"00",
      S13_AXI_ARCACHE(3 downto 0) => B"0000",
      S13_AXI_ARDOMAIN(1 downto 0) => B"00",
      S13_AXI_ARID(0) => '0',
      S13_AXI_ARLEN(7 downto 0) => B"00000000",
      S13_AXI_ARLOCK => '0',
      S13_AXI_ARPROT(2 downto 0) => B"000",
      S13_AXI_ARQOS(3 downto 0) => B"0000",
      S13_AXI_ARREADY => NLW_U0_S13_AXI_ARREADY_UNCONNECTED,
      S13_AXI_ARSIZE(2 downto 0) => B"000",
      S13_AXI_ARSNOOP(3 downto 0) => B"0000",
      S13_AXI_ARVALID => '0',
      S13_AXI_AWADDR(31 downto 0) => B"00000000000000000000000000000000",
      S13_AXI_AWBAR(1 downto 0) => B"00",
      S13_AXI_AWBURST(1 downto 0) => B"00",
      S13_AXI_AWCACHE(3 downto 0) => B"0000",
      S13_AXI_AWDOMAIN(1 downto 0) => B"00",
      S13_AXI_AWID(0) => '0',
      S13_AXI_AWLEN(7 downto 0) => B"00000000",
      S13_AXI_AWLOCK => '0',
      S13_AXI_AWPROT(2 downto 0) => B"000",
      S13_AXI_AWQOS(3 downto 0) => B"0000",
      S13_AXI_AWREADY => NLW_U0_S13_AXI_AWREADY_UNCONNECTED,
      S13_AXI_AWSIZE(2 downto 0) => B"000",
      S13_AXI_AWSNOOP(2 downto 0) => B"000",
      S13_AXI_AWVALID => '0',
      S13_AXI_BID(0) => NLW_U0_S13_AXI_BID_UNCONNECTED(0),
      S13_AXI_BREADY => '0',
      S13_AXI_BRESP(1 downto 0) => NLW_U0_S13_AXI_BRESP_UNCONNECTED(1 downto 0),
      S13_AXI_BVALID => NLW_U0_S13_AXI_BVALID_UNCONNECTED,
      S13_AXI_CDDATA(31 downto 0) => B"00000000000000000000000000000000",
      S13_AXI_CDLAST => '0',
      S13_AXI_CDREADY => NLW_U0_S13_AXI_CDREADY_UNCONNECTED,
      S13_AXI_CDVALID => '0',
      S13_AXI_CRREADY => NLW_U0_S13_AXI_CRREADY_UNCONNECTED,
      S13_AXI_CRRESP(4 downto 0) => B"00000",
      S13_AXI_CRVALID => '0',
      S13_AXI_GEN_ARADDR(31 downto 0) => B"00000000000000000000000000000000",
      S13_AXI_GEN_ARBURST(1 downto 0) => B"00",
      S13_AXI_GEN_ARCACHE(3 downto 0) => B"0000",
      S13_AXI_GEN_ARID(0) => '0',
      S13_AXI_GEN_ARLEN(7 downto 0) => B"00000000",
      S13_AXI_GEN_ARLOCK => '0',
      S13_AXI_GEN_ARPROT(2 downto 0) => B"000",
      S13_AXI_GEN_ARQOS(3 downto 0) => B"0000",
      S13_AXI_GEN_ARREADY => NLW_U0_S13_AXI_GEN_ARREADY_UNCONNECTED,
      S13_AXI_GEN_ARSIZE(2 downto 0) => B"000",
      S13_AXI_GEN_ARVALID => '0',
      S13_AXI_GEN_AWADDR(31 downto 0) => B"00000000000000000000000000000000",
      S13_AXI_GEN_AWBURST(1 downto 0) => B"00",
      S13_AXI_GEN_AWCACHE(3 downto 0) => B"0000",
      S13_AXI_GEN_AWID(0) => '0',
      S13_AXI_GEN_AWLEN(7 downto 0) => B"00000000",
      S13_AXI_GEN_AWLOCK => '0',
      S13_AXI_GEN_AWPROT(2 downto 0) => B"000",
      S13_AXI_GEN_AWQOS(3 downto 0) => B"0000",
      S13_AXI_GEN_AWREADY => NLW_U0_S13_AXI_GEN_AWREADY_UNCONNECTED,
      S13_AXI_GEN_AWSIZE(2 downto 0) => B"000",
      S13_AXI_GEN_AWVALID => '0',
      S13_AXI_GEN_BID(0) => NLW_U0_S13_AXI_GEN_BID_UNCONNECTED(0),
      S13_AXI_GEN_BREADY => '0',
      S13_AXI_GEN_BRESP(1 downto 0) => NLW_U0_S13_AXI_GEN_BRESP_UNCONNECTED(1 downto 0),
      S13_AXI_GEN_BVALID => NLW_U0_S13_AXI_GEN_BVALID_UNCONNECTED,
      S13_AXI_GEN_RDATA(31 downto 0) => NLW_U0_S13_AXI_GEN_RDATA_UNCONNECTED(31 downto 0),
      S13_AXI_GEN_RID(0) => NLW_U0_S13_AXI_GEN_RID_UNCONNECTED(0),
      S13_AXI_GEN_RLAST => NLW_U0_S13_AXI_GEN_RLAST_UNCONNECTED,
      S13_AXI_GEN_RREADY => '0',
      S13_AXI_GEN_RRESP(1 downto 0) => NLW_U0_S13_AXI_GEN_RRESP_UNCONNECTED(1 downto 0),
      S13_AXI_GEN_RVALID => NLW_U0_S13_AXI_GEN_RVALID_UNCONNECTED,
      S13_AXI_GEN_WDATA(31 downto 0) => B"00000000000000000000000000000000",
      S13_AXI_GEN_WLAST => '0',
      S13_AXI_GEN_WREADY => NLW_U0_S13_AXI_GEN_WREADY_UNCONNECTED,
      S13_AXI_GEN_WSTRB(3 downto 0) => B"0000",
      S13_AXI_GEN_WVALID => '0',
      S13_AXI_RACK => '0',
      S13_AXI_RDATA(31 downto 0) => NLW_U0_S13_AXI_RDATA_UNCONNECTED(31 downto 0),
      S13_AXI_RID(0) => NLW_U0_S13_AXI_RID_UNCONNECTED(0),
      S13_AXI_RLAST => NLW_U0_S13_AXI_RLAST_UNCONNECTED,
      S13_AXI_RREADY => '0',
      S13_AXI_RRESP(1 downto 0) => NLW_U0_S13_AXI_RRESP_UNCONNECTED(1 downto 0),
      S13_AXI_RVALID => NLW_U0_S13_AXI_RVALID_UNCONNECTED,
      S13_AXI_WACK => '0',
      S13_AXI_WDATA(31 downto 0) => B"00000000000000000000000000000000",
      S13_AXI_WLAST => '0',
      S13_AXI_WREADY => NLW_U0_S13_AXI_WREADY_UNCONNECTED,
      S13_AXI_WSTRB(3 downto 0) => B"0000",
      S13_AXI_WVALID => '0',
      S14_AXI_ACADDR(31 downto 0) => NLW_U0_S14_AXI_ACADDR_UNCONNECTED(31 downto 0),
      S14_AXI_ACPROT(2 downto 0) => NLW_U0_S14_AXI_ACPROT_UNCONNECTED(2 downto 0),
      S14_AXI_ACREADY => '0',
      S14_AXI_ACSNOOP(3 downto 0) => NLW_U0_S14_AXI_ACSNOOP_UNCONNECTED(3 downto 0),
      S14_AXI_ACVALID => NLW_U0_S14_AXI_ACVALID_UNCONNECTED,
      S14_AXI_ARADDR(31 downto 0) => B"00000000000000000000000000000000",
      S14_AXI_ARBAR(1 downto 0) => B"00",
      S14_AXI_ARBURST(1 downto 0) => B"00",
      S14_AXI_ARCACHE(3 downto 0) => B"0000",
      S14_AXI_ARDOMAIN(1 downto 0) => B"00",
      S14_AXI_ARID(0) => '0',
      S14_AXI_ARLEN(7 downto 0) => B"00000000",
      S14_AXI_ARLOCK => '0',
      S14_AXI_ARPROT(2 downto 0) => B"000",
      S14_AXI_ARQOS(3 downto 0) => B"0000",
      S14_AXI_ARREADY => NLW_U0_S14_AXI_ARREADY_UNCONNECTED,
      S14_AXI_ARSIZE(2 downto 0) => B"000",
      S14_AXI_ARSNOOP(3 downto 0) => B"0000",
      S14_AXI_ARVALID => '0',
      S14_AXI_AWADDR(31 downto 0) => B"00000000000000000000000000000000",
      S14_AXI_AWBAR(1 downto 0) => B"00",
      S14_AXI_AWBURST(1 downto 0) => B"00",
      S14_AXI_AWCACHE(3 downto 0) => B"0000",
      S14_AXI_AWDOMAIN(1 downto 0) => B"00",
      S14_AXI_AWID(0) => '0',
      S14_AXI_AWLEN(7 downto 0) => B"00000000",
      S14_AXI_AWLOCK => '0',
      S14_AXI_AWPROT(2 downto 0) => B"000",
      S14_AXI_AWQOS(3 downto 0) => B"0000",
      S14_AXI_AWREADY => NLW_U0_S14_AXI_AWREADY_UNCONNECTED,
      S14_AXI_AWSIZE(2 downto 0) => B"000",
      S14_AXI_AWSNOOP(2 downto 0) => B"000",
      S14_AXI_AWVALID => '0',
      S14_AXI_BID(0) => NLW_U0_S14_AXI_BID_UNCONNECTED(0),
      S14_AXI_BREADY => '0',
      S14_AXI_BRESP(1 downto 0) => NLW_U0_S14_AXI_BRESP_UNCONNECTED(1 downto 0),
      S14_AXI_BVALID => NLW_U0_S14_AXI_BVALID_UNCONNECTED,
      S14_AXI_CDDATA(31 downto 0) => B"00000000000000000000000000000000",
      S14_AXI_CDLAST => '0',
      S14_AXI_CDREADY => NLW_U0_S14_AXI_CDREADY_UNCONNECTED,
      S14_AXI_CDVALID => '0',
      S14_AXI_CRREADY => NLW_U0_S14_AXI_CRREADY_UNCONNECTED,
      S14_AXI_CRRESP(4 downto 0) => B"00000",
      S14_AXI_CRVALID => '0',
      S14_AXI_GEN_ARADDR(31 downto 0) => B"00000000000000000000000000000000",
      S14_AXI_GEN_ARBURST(1 downto 0) => B"00",
      S14_AXI_GEN_ARCACHE(3 downto 0) => B"0000",
      S14_AXI_GEN_ARID(0) => '0',
      S14_AXI_GEN_ARLEN(7 downto 0) => B"00000000",
      S14_AXI_GEN_ARLOCK => '0',
      S14_AXI_GEN_ARPROT(2 downto 0) => B"000",
      S14_AXI_GEN_ARQOS(3 downto 0) => B"0000",
      S14_AXI_GEN_ARREADY => NLW_U0_S14_AXI_GEN_ARREADY_UNCONNECTED,
      S14_AXI_GEN_ARSIZE(2 downto 0) => B"000",
      S14_AXI_GEN_ARVALID => '0',
      S14_AXI_GEN_AWADDR(31 downto 0) => B"00000000000000000000000000000000",
      S14_AXI_GEN_AWBURST(1 downto 0) => B"00",
      S14_AXI_GEN_AWCACHE(3 downto 0) => B"0000",
      S14_AXI_GEN_AWID(0) => '0',
      S14_AXI_GEN_AWLEN(7 downto 0) => B"00000000",
      S14_AXI_GEN_AWLOCK => '0',
      S14_AXI_GEN_AWPROT(2 downto 0) => B"000",
      S14_AXI_GEN_AWQOS(3 downto 0) => B"0000",
      S14_AXI_GEN_AWREADY => NLW_U0_S14_AXI_GEN_AWREADY_UNCONNECTED,
      S14_AXI_GEN_AWSIZE(2 downto 0) => B"000",
      S14_AXI_GEN_AWVALID => '0',
      S14_AXI_GEN_BID(0) => NLW_U0_S14_AXI_GEN_BID_UNCONNECTED(0),
      S14_AXI_GEN_BREADY => '0',
      S14_AXI_GEN_BRESP(1 downto 0) => NLW_U0_S14_AXI_GEN_BRESP_UNCONNECTED(1 downto 0),
      S14_AXI_GEN_BVALID => NLW_U0_S14_AXI_GEN_BVALID_UNCONNECTED,
      S14_AXI_GEN_RDATA(31 downto 0) => NLW_U0_S14_AXI_GEN_RDATA_UNCONNECTED(31 downto 0),
      S14_AXI_GEN_RID(0) => NLW_U0_S14_AXI_GEN_RID_UNCONNECTED(0),
      S14_AXI_GEN_RLAST => NLW_U0_S14_AXI_GEN_RLAST_UNCONNECTED,
      S14_AXI_GEN_RREADY => '0',
      S14_AXI_GEN_RRESP(1 downto 0) => NLW_U0_S14_AXI_GEN_RRESP_UNCONNECTED(1 downto 0),
      S14_AXI_GEN_RVALID => NLW_U0_S14_AXI_GEN_RVALID_UNCONNECTED,
      S14_AXI_GEN_WDATA(31 downto 0) => B"00000000000000000000000000000000",
      S14_AXI_GEN_WLAST => '0',
      S14_AXI_GEN_WREADY => NLW_U0_S14_AXI_GEN_WREADY_UNCONNECTED,
      S14_AXI_GEN_WSTRB(3 downto 0) => B"0000",
      S14_AXI_GEN_WVALID => '0',
      S14_AXI_RACK => '0',
      S14_AXI_RDATA(31 downto 0) => NLW_U0_S14_AXI_RDATA_UNCONNECTED(31 downto 0),
      S14_AXI_RID(0) => NLW_U0_S14_AXI_RID_UNCONNECTED(0),
      S14_AXI_RLAST => NLW_U0_S14_AXI_RLAST_UNCONNECTED,
      S14_AXI_RREADY => '0',
      S14_AXI_RRESP(1 downto 0) => NLW_U0_S14_AXI_RRESP_UNCONNECTED(1 downto 0),
      S14_AXI_RVALID => NLW_U0_S14_AXI_RVALID_UNCONNECTED,
      S14_AXI_WACK => '0',
      S14_AXI_WDATA(31 downto 0) => B"00000000000000000000000000000000",
      S14_AXI_WLAST => '0',
      S14_AXI_WREADY => NLW_U0_S14_AXI_WREADY_UNCONNECTED,
      S14_AXI_WSTRB(3 downto 0) => B"0000",
      S14_AXI_WVALID => '0',
      S15_AXI_ACADDR(31 downto 0) => NLW_U0_S15_AXI_ACADDR_UNCONNECTED(31 downto 0),
      S15_AXI_ACPROT(2 downto 0) => NLW_U0_S15_AXI_ACPROT_UNCONNECTED(2 downto 0),
      S15_AXI_ACREADY => '0',
      S15_AXI_ACSNOOP(3 downto 0) => NLW_U0_S15_AXI_ACSNOOP_UNCONNECTED(3 downto 0),
      S15_AXI_ACVALID => NLW_U0_S15_AXI_ACVALID_UNCONNECTED,
      S15_AXI_ARADDR(31 downto 0) => B"00000000000000000000000000000000",
      S15_AXI_ARBAR(1 downto 0) => B"00",
      S15_AXI_ARBURST(1 downto 0) => B"00",
      S15_AXI_ARCACHE(3 downto 0) => B"0000",
      S15_AXI_ARDOMAIN(1 downto 0) => B"00",
      S15_AXI_ARID(0) => '0',
      S15_AXI_ARLEN(7 downto 0) => B"00000000",
      S15_AXI_ARLOCK => '0',
      S15_AXI_ARPROT(2 downto 0) => B"000",
      S15_AXI_ARQOS(3 downto 0) => B"0000",
      S15_AXI_ARREADY => NLW_U0_S15_AXI_ARREADY_UNCONNECTED,
      S15_AXI_ARSIZE(2 downto 0) => B"000",
      S15_AXI_ARSNOOP(3 downto 0) => B"0000",
      S15_AXI_ARVALID => '0',
      S15_AXI_AWADDR(31 downto 0) => B"00000000000000000000000000000000",
      S15_AXI_AWBAR(1 downto 0) => B"00",
      S15_AXI_AWBURST(1 downto 0) => B"00",
      S15_AXI_AWCACHE(3 downto 0) => B"0000",
      S15_AXI_AWDOMAIN(1 downto 0) => B"00",
      S15_AXI_AWID(0) => '0',
      S15_AXI_AWLEN(7 downto 0) => B"00000000",
      S15_AXI_AWLOCK => '0',
      S15_AXI_AWPROT(2 downto 0) => B"000",
      S15_AXI_AWQOS(3 downto 0) => B"0000",
      S15_AXI_AWREADY => NLW_U0_S15_AXI_AWREADY_UNCONNECTED,
      S15_AXI_AWSIZE(2 downto 0) => B"000",
      S15_AXI_AWSNOOP(2 downto 0) => B"000",
      S15_AXI_AWVALID => '0',
      S15_AXI_BID(0) => NLW_U0_S15_AXI_BID_UNCONNECTED(0),
      S15_AXI_BREADY => '0',
      S15_AXI_BRESP(1 downto 0) => NLW_U0_S15_AXI_BRESP_UNCONNECTED(1 downto 0),
      S15_AXI_BVALID => NLW_U0_S15_AXI_BVALID_UNCONNECTED,
      S15_AXI_CDDATA(31 downto 0) => B"00000000000000000000000000000000",
      S15_AXI_CDLAST => '0',
      S15_AXI_CDREADY => NLW_U0_S15_AXI_CDREADY_UNCONNECTED,
      S15_AXI_CDVALID => '0',
      S15_AXI_CRREADY => NLW_U0_S15_AXI_CRREADY_UNCONNECTED,
      S15_AXI_CRRESP(4 downto 0) => B"00000",
      S15_AXI_CRVALID => '0',
      S15_AXI_GEN_ARADDR(31 downto 0) => B"00000000000000000000000000000000",
      S15_AXI_GEN_ARBURST(1 downto 0) => B"00",
      S15_AXI_GEN_ARCACHE(3 downto 0) => B"0000",
      S15_AXI_GEN_ARID(0) => '0',
      S15_AXI_GEN_ARLEN(7 downto 0) => B"00000000",
      S15_AXI_GEN_ARLOCK => '0',
      S15_AXI_GEN_ARPROT(2 downto 0) => B"000",
      S15_AXI_GEN_ARQOS(3 downto 0) => B"0000",
      S15_AXI_GEN_ARREADY => NLW_U0_S15_AXI_GEN_ARREADY_UNCONNECTED,
      S15_AXI_GEN_ARSIZE(2 downto 0) => B"000",
      S15_AXI_GEN_ARVALID => '0',
      S15_AXI_GEN_AWADDR(31 downto 0) => B"00000000000000000000000000000000",
      S15_AXI_GEN_AWBURST(1 downto 0) => B"00",
      S15_AXI_GEN_AWCACHE(3 downto 0) => B"0000",
      S15_AXI_GEN_AWID(0) => '0',
      S15_AXI_GEN_AWLEN(7 downto 0) => B"00000000",
      S15_AXI_GEN_AWLOCK => '0',
      S15_AXI_GEN_AWPROT(2 downto 0) => B"000",
      S15_AXI_GEN_AWQOS(3 downto 0) => B"0000",
      S15_AXI_GEN_AWREADY => NLW_U0_S15_AXI_GEN_AWREADY_UNCONNECTED,
      S15_AXI_GEN_AWSIZE(2 downto 0) => B"000",
      S15_AXI_GEN_AWVALID => '0',
      S15_AXI_GEN_BID(0) => NLW_U0_S15_AXI_GEN_BID_UNCONNECTED(0),
      S15_AXI_GEN_BREADY => '0',
      S15_AXI_GEN_BRESP(1 downto 0) => NLW_U0_S15_AXI_GEN_BRESP_UNCONNECTED(1 downto 0),
      S15_AXI_GEN_BVALID => NLW_U0_S15_AXI_GEN_BVALID_UNCONNECTED,
      S15_AXI_GEN_RDATA(31 downto 0) => NLW_U0_S15_AXI_GEN_RDATA_UNCONNECTED(31 downto 0),
      S15_AXI_GEN_RID(0) => NLW_U0_S15_AXI_GEN_RID_UNCONNECTED(0),
      S15_AXI_GEN_RLAST => NLW_U0_S15_AXI_GEN_RLAST_UNCONNECTED,
      S15_AXI_GEN_RREADY => '0',
      S15_AXI_GEN_RRESP(1 downto 0) => NLW_U0_S15_AXI_GEN_RRESP_UNCONNECTED(1 downto 0),
      S15_AXI_GEN_RVALID => NLW_U0_S15_AXI_GEN_RVALID_UNCONNECTED,
      S15_AXI_GEN_WDATA(31 downto 0) => B"00000000000000000000000000000000",
      S15_AXI_GEN_WLAST => '0',
      S15_AXI_GEN_WREADY => NLW_U0_S15_AXI_GEN_WREADY_UNCONNECTED,
      S15_AXI_GEN_WSTRB(3 downto 0) => B"0000",
      S15_AXI_GEN_WVALID => '0',
      S15_AXI_RACK => '0',
      S15_AXI_RDATA(31 downto 0) => NLW_U0_S15_AXI_RDATA_UNCONNECTED(31 downto 0),
      S15_AXI_RID(0) => NLW_U0_S15_AXI_RID_UNCONNECTED(0),
      S15_AXI_RLAST => NLW_U0_S15_AXI_RLAST_UNCONNECTED,
      S15_AXI_RREADY => '0',
      S15_AXI_RRESP(1 downto 0) => NLW_U0_S15_AXI_RRESP_UNCONNECTED(1 downto 0),
      S15_AXI_RVALID => NLW_U0_S15_AXI_RVALID_UNCONNECTED,
      S15_AXI_WACK => '0',
      S15_AXI_WDATA(31 downto 0) => B"00000000000000000000000000000000",
      S15_AXI_WLAST => '0',
      S15_AXI_WREADY => NLW_U0_S15_AXI_WREADY_UNCONNECTED,
      S15_AXI_WSTRB(3 downto 0) => B"0000",
      S15_AXI_WVALID => '0',
      S1_AXI_ACADDR(31 downto 0) => NLW_U0_S1_AXI_ACADDR_UNCONNECTED(31 downto 0),
      S1_AXI_ACPROT(2 downto 0) => NLW_U0_S1_AXI_ACPROT_UNCONNECTED(2 downto 0),
      S1_AXI_ACREADY => '0',
      S1_AXI_ACSNOOP(3 downto 0) => NLW_U0_S1_AXI_ACSNOOP_UNCONNECTED(3 downto 0),
      S1_AXI_ACVALID => NLW_U0_S1_AXI_ACVALID_UNCONNECTED,
      S1_AXI_ARADDR(31 downto 0) => S1_AXI_ARADDR(31 downto 0),
      S1_AXI_ARBAR(1 downto 0) => B"00",
      S1_AXI_ARBURST(1 downto 0) => S1_AXI_ARBURST(1 downto 0),
      S1_AXI_ARCACHE(3 downto 0) => S1_AXI_ARCACHE(3 downto 0),
      S1_AXI_ARDOMAIN(1 downto 0) => B"00",
      S1_AXI_ARID(0) => S1_AXI_ARID(0),
      S1_AXI_ARLEN(7 downto 0) => S1_AXI_ARLEN(7 downto 0),
      S1_AXI_ARLOCK => S1_AXI_ARLOCK,
      S1_AXI_ARPROT(2 downto 0) => S1_AXI_ARPROT(2 downto 0),
      S1_AXI_ARQOS(3 downto 0) => S1_AXI_ARQOS(3 downto 0),
      S1_AXI_ARREADY => S1_AXI_ARREADY,
      S1_AXI_ARSIZE(2 downto 0) => S1_AXI_ARSIZE(2 downto 0),
      S1_AXI_ARSNOOP(3 downto 0) => B"0000",
      S1_AXI_ARVALID => S1_AXI_ARVALID,
      S1_AXI_AWADDR(31 downto 0) => S1_AXI_AWADDR(31 downto 0),
      S1_AXI_AWBAR(1 downto 0) => B"00",
      S1_AXI_AWBURST(1 downto 0) => S1_AXI_AWBURST(1 downto 0),
      S1_AXI_AWCACHE(3 downto 0) => S1_AXI_AWCACHE(3 downto 0),
      S1_AXI_AWDOMAIN(1 downto 0) => B"00",
      S1_AXI_AWID(0) => S1_AXI_AWID(0),
      S1_AXI_AWLEN(7 downto 0) => S1_AXI_AWLEN(7 downto 0),
      S1_AXI_AWLOCK => S1_AXI_AWLOCK,
      S1_AXI_AWPROT(2 downto 0) => S1_AXI_AWPROT(2 downto 0),
      S1_AXI_AWQOS(3 downto 0) => S1_AXI_AWQOS(3 downto 0),
      S1_AXI_AWREADY => S1_AXI_AWREADY,
      S1_AXI_AWSIZE(2 downto 0) => S1_AXI_AWSIZE(2 downto 0),
      S1_AXI_AWSNOOP(2 downto 0) => B"000",
      S1_AXI_AWVALID => S1_AXI_AWVALID,
      S1_AXI_BID(0) => S1_AXI_BID(0),
      S1_AXI_BREADY => S1_AXI_BREADY,
      S1_AXI_BRESP(1 downto 0) => S1_AXI_BRESP(1 downto 0),
      S1_AXI_BVALID => S1_AXI_BVALID,
      S1_AXI_CDDATA(31 downto 0) => B"00000000000000000000000000000000",
      S1_AXI_CDLAST => '0',
      S1_AXI_CDREADY => NLW_U0_S1_AXI_CDREADY_UNCONNECTED,
      S1_AXI_CDVALID => '0',
      S1_AXI_CRREADY => NLW_U0_S1_AXI_CRREADY_UNCONNECTED,
      S1_AXI_CRRESP(4 downto 0) => B"00000",
      S1_AXI_CRVALID => '0',
      S1_AXI_GEN_ARADDR(31 downto 0) => B"00000000000000000000000000000000",
      S1_AXI_GEN_ARBURST(1 downto 0) => B"00",
      S1_AXI_GEN_ARCACHE(3 downto 0) => B"0000",
      S1_AXI_GEN_ARID(0) => '0',
      S1_AXI_GEN_ARLEN(7 downto 0) => B"00000000",
      S1_AXI_GEN_ARLOCK => '0',
      S1_AXI_GEN_ARPROT(2 downto 0) => B"000",
      S1_AXI_GEN_ARQOS(3 downto 0) => B"0000",
      S1_AXI_GEN_ARREADY => NLW_U0_S1_AXI_GEN_ARREADY_UNCONNECTED,
      S1_AXI_GEN_ARSIZE(2 downto 0) => B"000",
      S1_AXI_GEN_ARVALID => '0',
      S1_AXI_GEN_AWADDR(31 downto 0) => B"00000000000000000000000000000000",
      S1_AXI_GEN_AWBURST(1 downto 0) => B"00",
      S1_AXI_GEN_AWCACHE(3 downto 0) => B"0000",
      S1_AXI_GEN_AWID(0) => '0',
      S1_AXI_GEN_AWLEN(7 downto 0) => B"00000000",
      S1_AXI_GEN_AWLOCK => '0',
      S1_AXI_GEN_AWPROT(2 downto 0) => B"000",
      S1_AXI_GEN_AWQOS(3 downto 0) => B"0000",
      S1_AXI_GEN_AWREADY => NLW_U0_S1_AXI_GEN_AWREADY_UNCONNECTED,
      S1_AXI_GEN_AWSIZE(2 downto 0) => B"000",
      S1_AXI_GEN_AWVALID => '0',
      S1_AXI_GEN_BID(0) => NLW_U0_S1_AXI_GEN_BID_UNCONNECTED(0),
      S1_AXI_GEN_BREADY => '0',
      S1_AXI_GEN_BRESP(1 downto 0) => NLW_U0_S1_AXI_GEN_BRESP_UNCONNECTED(1 downto 0),
      S1_AXI_GEN_BVALID => NLW_U0_S1_AXI_GEN_BVALID_UNCONNECTED,
      S1_AXI_GEN_RDATA(31 downto 0) => NLW_U0_S1_AXI_GEN_RDATA_UNCONNECTED(31 downto 0),
      S1_AXI_GEN_RID(0) => NLW_U0_S1_AXI_GEN_RID_UNCONNECTED(0),
      S1_AXI_GEN_RLAST => NLW_U0_S1_AXI_GEN_RLAST_UNCONNECTED,
      S1_AXI_GEN_RREADY => '0',
      S1_AXI_GEN_RRESP(1 downto 0) => NLW_U0_S1_AXI_GEN_RRESP_UNCONNECTED(1 downto 0),
      S1_AXI_GEN_RVALID => NLW_U0_S1_AXI_GEN_RVALID_UNCONNECTED,
      S1_AXI_GEN_WDATA(31 downto 0) => B"00000000000000000000000000000000",
      S1_AXI_GEN_WLAST => '0',
      S1_AXI_GEN_WREADY => NLW_U0_S1_AXI_GEN_WREADY_UNCONNECTED,
      S1_AXI_GEN_WSTRB(3 downto 0) => B"0000",
      S1_AXI_GEN_WVALID => '0',
      S1_AXI_RACK => '0',
      S1_AXI_RDATA(31 downto 0) => S1_AXI_RDATA(31 downto 0),
      S1_AXI_RID(0) => S1_AXI_RID(0),
      S1_AXI_RLAST => S1_AXI_RLAST,
      S1_AXI_RREADY => S1_AXI_RREADY,
      S1_AXI_RRESP(1 downto 0) => S1_AXI_RRESP(1 downto 0),
      S1_AXI_RVALID => S1_AXI_RVALID,
      S1_AXI_WACK => '0',
      S1_AXI_WDATA(31 downto 0) => S1_AXI_WDATA(31 downto 0),
      S1_AXI_WLAST => S1_AXI_WLAST,
      S1_AXI_WREADY => S1_AXI_WREADY,
      S1_AXI_WSTRB(3 downto 0) => S1_AXI_WSTRB(3 downto 0),
      S1_AXI_WVALID => S1_AXI_WVALID,
      S2_AXI_ACADDR(31 downto 0) => NLW_U0_S2_AXI_ACADDR_UNCONNECTED(31 downto 0),
      S2_AXI_ACPROT(2 downto 0) => NLW_U0_S2_AXI_ACPROT_UNCONNECTED(2 downto 0),
      S2_AXI_ACREADY => '0',
      S2_AXI_ACSNOOP(3 downto 0) => NLW_U0_S2_AXI_ACSNOOP_UNCONNECTED(3 downto 0),
      S2_AXI_ACVALID => NLW_U0_S2_AXI_ACVALID_UNCONNECTED,
      S2_AXI_ARADDR(31 downto 0) => B"00000000000000000000000000000000",
      S2_AXI_ARBAR(1 downto 0) => B"00",
      S2_AXI_ARBURST(1 downto 0) => B"00",
      S2_AXI_ARCACHE(3 downto 0) => B"0000",
      S2_AXI_ARDOMAIN(1 downto 0) => B"00",
      S2_AXI_ARID(0) => '0',
      S2_AXI_ARLEN(7 downto 0) => B"00000000",
      S2_AXI_ARLOCK => '0',
      S2_AXI_ARPROT(2 downto 0) => B"000",
      S2_AXI_ARQOS(3 downto 0) => B"0000",
      S2_AXI_ARREADY => NLW_U0_S2_AXI_ARREADY_UNCONNECTED,
      S2_AXI_ARSIZE(2 downto 0) => B"000",
      S2_AXI_ARSNOOP(3 downto 0) => B"0000",
      S2_AXI_ARVALID => '0',
      S2_AXI_AWADDR(31 downto 0) => B"00000000000000000000000000000000",
      S2_AXI_AWBAR(1 downto 0) => B"00",
      S2_AXI_AWBURST(1 downto 0) => B"00",
      S2_AXI_AWCACHE(3 downto 0) => B"0000",
      S2_AXI_AWDOMAIN(1 downto 0) => B"00",
      S2_AXI_AWID(0) => '0',
      S2_AXI_AWLEN(7 downto 0) => B"00000000",
      S2_AXI_AWLOCK => '0',
      S2_AXI_AWPROT(2 downto 0) => B"000",
      S2_AXI_AWQOS(3 downto 0) => B"0000",
      S2_AXI_AWREADY => NLW_U0_S2_AXI_AWREADY_UNCONNECTED,
      S2_AXI_AWSIZE(2 downto 0) => B"000",
      S2_AXI_AWSNOOP(2 downto 0) => B"000",
      S2_AXI_AWVALID => '0',
      S2_AXI_BID(0) => NLW_U0_S2_AXI_BID_UNCONNECTED(0),
      S2_AXI_BREADY => '0',
      S2_AXI_BRESP(1 downto 0) => NLW_U0_S2_AXI_BRESP_UNCONNECTED(1 downto 0),
      S2_AXI_BVALID => NLW_U0_S2_AXI_BVALID_UNCONNECTED,
      S2_AXI_CDDATA(31 downto 0) => B"00000000000000000000000000000000",
      S2_AXI_CDLAST => '0',
      S2_AXI_CDREADY => NLW_U0_S2_AXI_CDREADY_UNCONNECTED,
      S2_AXI_CDVALID => '0',
      S2_AXI_CRREADY => NLW_U0_S2_AXI_CRREADY_UNCONNECTED,
      S2_AXI_CRRESP(4 downto 0) => B"00000",
      S2_AXI_CRVALID => '0',
      S2_AXI_GEN_ARADDR(31 downto 0) => B"00000000000000000000000000000000",
      S2_AXI_GEN_ARBURST(1 downto 0) => B"00",
      S2_AXI_GEN_ARCACHE(3 downto 0) => B"0000",
      S2_AXI_GEN_ARID(0) => '0',
      S2_AXI_GEN_ARLEN(7 downto 0) => B"00000000",
      S2_AXI_GEN_ARLOCK => '0',
      S2_AXI_GEN_ARPROT(2 downto 0) => B"000",
      S2_AXI_GEN_ARQOS(3 downto 0) => B"0000",
      S2_AXI_GEN_ARREADY => NLW_U0_S2_AXI_GEN_ARREADY_UNCONNECTED,
      S2_AXI_GEN_ARSIZE(2 downto 0) => B"000",
      S2_AXI_GEN_ARVALID => '0',
      S2_AXI_GEN_AWADDR(31 downto 0) => B"00000000000000000000000000000000",
      S2_AXI_GEN_AWBURST(1 downto 0) => B"00",
      S2_AXI_GEN_AWCACHE(3 downto 0) => B"0000",
      S2_AXI_GEN_AWID(0) => '0',
      S2_AXI_GEN_AWLEN(7 downto 0) => B"00000000",
      S2_AXI_GEN_AWLOCK => '0',
      S2_AXI_GEN_AWPROT(2 downto 0) => B"000",
      S2_AXI_GEN_AWQOS(3 downto 0) => B"0000",
      S2_AXI_GEN_AWREADY => NLW_U0_S2_AXI_GEN_AWREADY_UNCONNECTED,
      S2_AXI_GEN_AWSIZE(2 downto 0) => B"000",
      S2_AXI_GEN_AWVALID => '0',
      S2_AXI_GEN_BID(0) => NLW_U0_S2_AXI_GEN_BID_UNCONNECTED(0),
      S2_AXI_GEN_BREADY => '0',
      S2_AXI_GEN_BRESP(1 downto 0) => NLW_U0_S2_AXI_GEN_BRESP_UNCONNECTED(1 downto 0),
      S2_AXI_GEN_BVALID => NLW_U0_S2_AXI_GEN_BVALID_UNCONNECTED,
      S2_AXI_GEN_RDATA(31 downto 0) => NLW_U0_S2_AXI_GEN_RDATA_UNCONNECTED(31 downto 0),
      S2_AXI_GEN_RID(0) => NLW_U0_S2_AXI_GEN_RID_UNCONNECTED(0),
      S2_AXI_GEN_RLAST => NLW_U0_S2_AXI_GEN_RLAST_UNCONNECTED,
      S2_AXI_GEN_RREADY => '0',
      S2_AXI_GEN_RRESP(1 downto 0) => NLW_U0_S2_AXI_GEN_RRESP_UNCONNECTED(1 downto 0),
      S2_AXI_GEN_RVALID => NLW_U0_S2_AXI_GEN_RVALID_UNCONNECTED,
      S2_AXI_GEN_WDATA(31 downto 0) => B"00000000000000000000000000000000",
      S2_AXI_GEN_WLAST => '0',
      S2_AXI_GEN_WREADY => NLW_U0_S2_AXI_GEN_WREADY_UNCONNECTED,
      S2_AXI_GEN_WSTRB(3 downto 0) => B"0000",
      S2_AXI_GEN_WVALID => '0',
      S2_AXI_RACK => '0',
      S2_AXI_RDATA(31 downto 0) => NLW_U0_S2_AXI_RDATA_UNCONNECTED(31 downto 0),
      S2_AXI_RID(0) => NLW_U0_S2_AXI_RID_UNCONNECTED(0),
      S2_AXI_RLAST => NLW_U0_S2_AXI_RLAST_UNCONNECTED,
      S2_AXI_RREADY => '0',
      S2_AXI_RRESP(1 downto 0) => NLW_U0_S2_AXI_RRESP_UNCONNECTED(1 downto 0),
      S2_AXI_RVALID => NLW_U0_S2_AXI_RVALID_UNCONNECTED,
      S2_AXI_WACK => '0',
      S2_AXI_WDATA(31 downto 0) => B"00000000000000000000000000000000",
      S2_AXI_WLAST => '0',
      S2_AXI_WREADY => NLW_U0_S2_AXI_WREADY_UNCONNECTED,
      S2_AXI_WSTRB(3 downto 0) => B"0000",
      S2_AXI_WVALID => '0',
      S3_AXI_ACADDR(31 downto 0) => NLW_U0_S3_AXI_ACADDR_UNCONNECTED(31 downto 0),
      S3_AXI_ACPROT(2 downto 0) => NLW_U0_S3_AXI_ACPROT_UNCONNECTED(2 downto 0),
      S3_AXI_ACREADY => '0',
      S3_AXI_ACSNOOP(3 downto 0) => NLW_U0_S3_AXI_ACSNOOP_UNCONNECTED(3 downto 0),
      S3_AXI_ACVALID => NLW_U0_S3_AXI_ACVALID_UNCONNECTED,
      S3_AXI_ARADDR(31 downto 0) => B"00000000000000000000000000000000",
      S3_AXI_ARBAR(1 downto 0) => B"00",
      S3_AXI_ARBURST(1 downto 0) => B"00",
      S3_AXI_ARCACHE(3 downto 0) => B"0000",
      S3_AXI_ARDOMAIN(1 downto 0) => B"00",
      S3_AXI_ARID(0) => '0',
      S3_AXI_ARLEN(7 downto 0) => B"00000000",
      S3_AXI_ARLOCK => '0',
      S3_AXI_ARPROT(2 downto 0) => B"000",
      S3_AXI_ARQOS(3 downto 0) => B"0000",
      S3_AXI_ARREADY => NLW_U0_S3_AXI_ARREADY_UNCONNECTED,
      S3_AXI_ARSIZE(2 downto 0) => B"000",
      S3_AXI_ARSNOOP(3 downto 0) => B"0000",
      S3_AXI_ARVALID => '0',
      S3_AXI_AWADDR(31 downto 0) => B"00000000000000000000000000000000",
      S3_AXI_AWBAR(1 downto 0) => B"00",
      S3_AXI_AWBURST(1 downto 0) => B"00",
      S3_AXI_AWCACHE(3 downto 0) => B"0000",
      S3_AXI_AWDOMAIN(1 downto 0) => B"00",
      S3_AXI_AWID(0) => '0',
      S3_AXI_AWLEN(7 downto 0) => B"00000000",
      S3_AXI_AWLOCK => '0',
      S3_AXI_AWPROT(2 downto 0) => B"000",
      S3_AXI_AWQOS(3 downto 0) => B"0000",
      S3_AXI_AWREADY => NLW_U0_S3_AXI_AWREADY_UNCONNECTED,
      S3_AXI_AWSIZE(2 downto 0) => B"000",
      S3_AXI_AWSNOOP(2 downto 0) => B"000",
      S3_AXI_AWVALID => '0',
      S3_AXI_BID(0) => NLW_U0_S3_AXI_BID_UNCONNECTED(0),
      S3_AXI_BREADY => '0',
      S3_AXI_BRESP(1 downto 0) => NLW_U0_S3_AXI_BRESP_UNCONNECTED(1 downto 0),
      S3_AXI_BVALID => NLW_U0_S3_AXI_BVALID_UNCONNECTED,
      S3_AXI_CDDATA(31 downto 0) => B"00000000000000000000000000000000",
      S3_AXI_CDLAST => '0',
      S3_AXI_CDREADY => NLW_U0_S3_AXI_CDREADY_UNCONNECTED,
      S3_AXI_CDVALID => '0',
      S3_AXI_CRREADY => NLW_U0_S3_AXI_CRREADY_UNCONNECTED,
      S3_AXI_CRRESP(4 downto 0) => B"00000",
      S3_AXI_CRVALID => '0',
      S3_AXI_GEN_ARADDR(31 downto 0) => B"00000000000000000000000000000000",
      S3_AXI_GEN_ARBURST(1 downto 0) => B"00",
      S3_AXI_GEN_ARCACHE(3 downto 0) => B"0000",
      S3_AXI_GEN_ARID(0) => '0',
      S3_AXI_GEN_ARLEN(7 downto 0) => B"00000000",
      S3_AXI_GEN_ARLOCK => '0',
      S3_AXI_GEN_ARPROT(2 downto 0) => B"000",
      S3_AXI_GEN_ARQOS(3 downto 0) => B"0000",
      S3_AXI_GEN_ARREADY => NLW_U0_S3_AXI_GEN_ARREADY_UNCONNECTED,
      S3_AXI_GEN_ARSIZE(2 downto 0) => B"000",
      S3_AXI_GEN_ARVALID => '0',
      S3_AXI_GEN_AWADDR(31 downto 0) => B"00000000000000000000000000000000",
      S3_AXI_GEN_AWBURST(1 downto 0) => B"00",
      S3_AXI_GEN_AWCACHE(3 downto 0) => B"0000",
      S3_AXI_GEN_AWID(0) => '0',
      S3_AXI_GEN_AWLEN(7 downto 0) => B"00000000",
      S3_AXI_GEN_AWLOCK => '0',
      S3_AXI_GEN_AWPROT(2 downto 0) => B"000",
      S3_AXI_GEN_AWQOS(3 downto 0) => B"0000",
      S3_AXI_GEN_AWREADY => NLW_U0_S3_AXI_GEN_AWREADY_UNCONNECTED,
      S3_AXI_GEN_AWSIZE(2 downto 0) => B"000",
      S3_AXI_GEN_AWVALID => '0',
      S3_AXI_GEN_BID(0) => NLW_U0_S3_AXI_GEN_BID_UNCONNECTED(0),
      S3_AXI_GEN_BREADY => '0',
      S3_AXI_GEN_BRESP(1 downto 0) => NLW_U0_S3_AXI_GEN_BRESP_UNCONNECTED(1 downto 0),
      S3_AXI_GEN_BVALID => NLW_U0_S3_AXI_GEN_BVALID_UNCONNECTED,
      S3_AXI_GEN_RDATA(31 downto 0) => NLW_U0_S3_AXI_GEN_RDATA_UNCONNECTED(31 downto 0),
      S3_AXI_GEN_RID(0) => NLW_U0_S3_AXI_GEN_RID_UNCONNECTED(0),
      S3_AXI_GEN_RLAST => NLW_U0_S3_AXI_GEN_RLAST_UNCONNECTED,
      S3_AXI_GEN_RREADY => '0',
      S3_AXI_GEN_RRESP(1 downto 0) => NLW_U0_S3_AXI_GEN_RRESP_UNCONNECTED(1 downto 0),
      S3_AXI_GEN_RVALID => NLW_U0_S3_AXI_GEN_RVALID_UNCONNECTED,
      S3_AXI_GEN_WDATA(31 downto 0) => B"00000000000000000000000000000000",
      S3_AXI_GEN_WLAST => '0',
      S3_AXI_GEN_WREADY => NLW_U0_S3_AXI_GEN_WREADY_UNCONNECTED,
      S3_AXI_GEN_WSTRB(3 downto 0) => B"0000",
      S3_AXI_GEN_WVALID => '0',
      S3_AXI_RACK => '0',
      S3_AXI_RDATA(31 downto 0) => NLW_U0_S3_AXI_RDATA_UNCONNECTED(31 downto 0),
      S3_AXI_RID(0) => NLW_U0_S3_AXI_RID_UNCONNECTED(0),
      S3_AXI_RLAST => NLW_U0_S3_AXI_RLAST_UNCONNECTED,
      S3_AXI_RREADY => '0',
      S3_AXI_RRESP(1 downto 0) => NLW_U0_S3_AXI_RRESP_UNCONNECTED(1 downto 0),
      S3_AXI_RVALID => NLW_U0_S3_AXI_RVALID_UNCONNECTED,
      S3_AXI_WACK => '0',
      S3_AXI_WDATA(31 downto 0) => B"00000000000000000000000000000000",
      S3_AXI_WLAST => '0',
      S3_AXI_WREADY => NLW_U0_S3_AXI_WREADY_UNCONNECTED,
      S3_AXI_WSTRB(3 downto 0) => B"0000",
      S3_AXI_WVALID => '0',
      S4_AXI_ACADDR(31 downto 0) => NLW_U0_S4_AXI_ACADDR_UNCONNECTED(31 downto 0),
      S4_AXI_ACPROT(2 downto 0) => NLW_U0_S4_AXI_ACPROT_UNCONNECTED(2 downto 0),
      S4_AXI_ACREADY => '0',
      S4_AXI_ACSNOOP(3 downto 0) => NLW_U0_S4_AXI_ACSNOOP_UNCONNECTED(3 downto 0),
      S4_AXI_ACVALID => NLW_U0_S4_AXI_ACVALID_UNCONNECTED,
      S4_AXI_ARADDR(31 downto 0) => B"00000000000000000000000000000000",
      S4_AXI_ARBAR(1 downto 0) => B"00",
      S4_AXI_ARBURST(1 downto 0) => B"00",
      S4_AXI_ARCACHE(3 downto 0) => B"0000",
      S4_AXI_ARDOMAIN(1 downto 0) => B"00",
      S4_AXI_ARID(0) => '0',
      S4_AXI_ARLEN(7 downto 0) => B"00000000",
      S4_AXI_ARLOCK => '0',
      S4_AXI_ARPROT(2 downto 0) => B"000",
      S4_AXI_ARQOS(3 downto 0) => B"0000",
      S4_AXI_ARREADY => NLW_U0_S4_AXI_ARREADY_UNCONNECTED,
      S4_AXI_ARSIZE(2 downto 0) => B"000",
      S4_AXI_ARSNOOP(3 downto 0) => B"0000",
      S4_AXI_ARVALID => '0',
      S4_AXI_AWADDR(31 downto 0) => B"00000000000000000000000000000000",
      S4_AXI_AWBAR(1 downto 0) => B"00",
      S4_AXI_AWBURST(1 downto 0) => B"00",
      S4_AXI_AWCACHE(3 downto 0) => B"0000",
      S4_AXI_AWDOMAIN(1 downto 0) => B"00",
      S4_AXI_AWID(0) => '0',
      S4_AXI_AWLEN(7 downto 0) => B"00000000",
      S4_AXI_AWLOCK => '0',
      S4_AXI_AWPROT(2 downto 0) => B"000",
      S4_AXI_AWQOS(3 downto 0) => B"0000",
      S4_AXI_AWREADY => NLW_U0_S4_AXI_AWREADY_UNCONNECTED,
      S4_AXI_AWSIZE(2 downto 0) => B"000",
      S4_AXI_AWSNOOP(2 downto 0) => B"000",
      S4_AXI_AWVALID => '0',
      S4_AXI_BID(0) => NLW_U0_S4_AXI_BID_UNCONNECTED(0),
      S4_AXI_BREADY => '0',
      S4_AXI_BRESP(1 downto 0) => NLW_U0_S4_AXI_BRESP_UNCONNECTED(1 downto 0),
      S4_AXI_BVALID => NLW_U0_S4_AXI_BVALID_UNCONNECTED,
      S4_AXI_CDDATA(31 downto 0) => B"00000000000000000000000000000000",
      S4_AXI_CDLAST => '0',
      S4_AXI_CDREADY => NLW_U0_S4_AXI_CDREADY_UNCONNECTED,
      S4_AXI_CDVALID => '0',
      S4_AXI_CRREADY => NLW_U0_S4_AXI_CRREADY_UNCONNECTED,
      S4_AXI_CRRESP(4 downto 0) => B"00000",
      S4_AXI_CRVALID => '0',
      S4_AXI_GEN_ARADDR(31 downto 0) => B"00000000000000000000000000000000",
      S4_AXI_GEN_ARBURST(1 downto 0) => B"00",
      S4_AXI_GEN_ARCACHE(3 downto 0) => B"0000",
      S4_AXI_GEN_ARID(0) => '0',
      S4_AXI_GEN_ARLEN(7 downto 0) => B"00000000",
      S4_AXI_GEN_ARLOCK => '0',
      S4_AXI_GEN_ARPROT(2 downto 0) => B"000",
      S4_AXI_GEN_ARQOS(3 downto 0) => B"0000",
      S4_AXI_GEN_ARREADY => NLW_U0_S4_AXI_GEN_ARREADY_UNCONNECTED,
      S4_AXI_GEN_ARSIZE(2 downto 0) => B"000",
      S4_AXI_GEN_ARVALID => '0',
      S4_AXI_GEN_AWADDR(31 downto 0) => B"00000000000000000000000000000000",
      S4_AXI_GEN_AWBURST(1 downto 0) => B"00",
      S4_AXI_GEN_AWCACHE(3 downto 0) => B"0000",
      S4_AXI_GEN_AWID(0) => '0',
      S4_AXI_GEN_AWLEN(7 downto 0) => B"00000000",
      S4_AXI_GEN_AWLOCK => '0',
      S4_AXI_GEN_AWPROT(2 downto 0) => B"000",
      S4_AXI_GEN_AWQOS(3 downto 0) => B"0000",
      S4_AXI_GEN_AWREADY => NLW_U0_S4_AXI_GEN_AWREADY_UNCONNECTED,
      S4_AXI_GEN_AWSIZE(2 downto 0) => B"000",
      S4_AXI_GEN_AWVALID => '0',
      S4_AXI_GEN_BID(0) => NLW_U0_S4_AXI_GEN_BID_UNCONNECTED(0),
      S4_AXI_GEN_BREADY => '0',
      S4_AXI_GEN_BRESP(1 downto 0) => NLW_U0_S4_AXI_GEN_BRESP_UNCONNECTED(1 downto 0),
      S4_AXI_GEN_BVALID => NLW_U0_S4_AXI_GEN_BVALID_UNCONNECTED,
      S4_AXI_GEN_RDATA(31 downto 0) => NLW_U0_S4_AXI_GEN_RDATA_UNCONNECTED(31 downto 0),
      S4_AXI_GEN_RID(0) => NLW_U0_S4_AXI_GEN_RID_UNCONNECTED(0),
      S4_AXI_GEN_RLAST => NLW_U0_S4_AXI_GEN_RLAST_UNCONNECTED,
      S4_AXI_GEN_RREADY => '0',
      S4_AXI_GEN_RRESP(1 downto 0) => NLW_U0_S4_AXI_GEN_RRESP_UNCONNECTED(1 downto 0),
      S4_AXI_GEN_RVALID => NLW_U0_S4_AXI_GEN_RVALID_UNCONNECTED,
      S4_AXI_GEN_WDATA(31 downto 0) => B"00000000000000000000000000000000",
      S4_AXI_GEN_WLAST => '0',
      S4_AXI_GEN_WREADY => NLW_U0_S4_AXI_GEN_WREADY_UNCONNECTED,
      S4_AXI_GEN_WSTRB(3 downto 0) => B"0000",
      S4_AXI_GEN_WVALID => '0',
      S4_AXI_RACK => '0',
      S4_AXI_RDATA(31 downto 0) => NLW_U0_S4_AXI_RDATA_UNCONNECTED(31 downto 0),
      S4_AXI_RID(0) => NLW_U0_S4_AXI_RID_UNCONNECTED(0),
      S4_AXI_RLAST => NLW_U0_S4_AXI_RLAST_UNCONNECTED,
      S4_AXI_RREADY => '0',
      S4_AXI_RRESP(1 downto 0) => NLW_U0_S4_AXI_RRESP_UNCONNECTED(1 downto 0),
      S4_AXI_RVALID => NLW_U0_S4_AXI_RVALID_UNCONNECTED,
      S4_AXI_WACK => '0',
      S4_AXI_WDATA(31 downto 0) => B"00000000000000000000000000000000",
      S4_AXI_WLAST => '0',
      S4_AXI_WREADY => NLW_U0_S4_AXI_WREADY_UNCONNECTED,
      S4_AXI_WSTRB(3 downto 0) => B"0000",
      S4_AXI_WVALID => '0',
      S5_AXI_ACADDR(31 downto 0) => NLW_U0_S5_AXI_ACADDR_UNCONNECTED(31 downto 0),
      S5_AXI_ACPROT(2 downto 0) => NLW_U0_S5_AXI_ACPROT_UNCONNECTED(2 downto 0),
      S5_AXI_ACREADY => '0',
      S5_AXI_ACSNOOP(3 downto 0) => NLW_U0_S5_AXI_ACSNOOP_UNCONNECTED(3 downto 0),
      S5_AXI_ACVALID => NLW_U0_S5_AXI_ACVALID_UNCONNECTED,
      S5_AXI_ARADDR(31 downto 0) => B"00000000000000000000000000000000",
      S5_AXI_ARBAR(1 downto 0) => B"00",
      S5_AXI_ARBURST(1 downto 0) => B"00",
      S5_AXI_ARCACHE(3 downto 0) => B"0000",
      S5_AXI_ARDOMAIN(1 downto 0) => B"00",
      S5_AXI_ARID(0) => '0',
      S5_AXI_ARLEN(7 downto 0) => B"00000000",
      S5_AXI_ARLOCK => '0',
      S5_AXI_ARPROT(2 downto 0) => B"000",
      S5_AXI_ARQOS(3 downto 0) => B"0000",
      S5_AXI_ARREADY => NLW_U0_S5_AXI_ARREADY_UNCONNECTED,
      S5_AXI_ARSIZE(2 downto 0) => B"000",
      S5_AXI_ARSNOOP(3 downto 0) => B"0000",
      S5_AXI_ARVALID => '0',
      S5_AXI_AWADDR(31 downto 0) => B"00000000000000000000000000000000",
      S5_AXI_AWBAR(1 downto 0) => B"00",
      S5_AXI_AWBURST(1 downto 0) => B"00",
      S5_AXI_AWCACHE(3 downto 0) => B"0000",
      S5_AXI_AWDOMAIN(1 downto 0) => B"00",
      S5_AXI_AWID(0) => '0',
      S5_AXI_AWLEN(7 downto 0) => B"00000000",
      S5_AXI_AWLOCK => '0',
      S5_AXI_AWPROT(2 downto 0) => B"000",
      S5_AXI_AWQOS(3 downto 0) => B"0000",
      S5_AXI_AWREADY => NLW_U0_S5_AXI_AWREADY_UNCONNECTED,
      S5_AXI_AWSIZE(2 downto 0) => B"000",
      S5_AXI_AWSNOOP(2 downto 0) => B"000",
      S5_AXI_AWVALID => '0',
      S5_AXI_BID(0) => NLW_U0_S5_AXI_BID_UNCONNECTED(0),
      S5_AXI_BREADY => '0',
      S5_AXI_BRESP(1 downto 0) => NLW_U0_S5_AXI_BRESP_UNCONNECTED(1 downto 0),
      S5_AXI_BVALID => NLW_U0_S5_AXI_BVALID_UNCONNECTED,
      S5_AXI_CDDATA(31 downto 0) => B"00000000000000000000000000000000",
      S5_AXI_CDLAST => '0',
      S5_AXI_CDREADY => NLW_U0_S5_AXI_CDREADY_UNCONNECTED,
      S5_AXI_CDVALID => '0',
      S5_AXI_CRREADY => NLW_U0_S5_AXI_CRREADY_UNCONNECTED,
      S5_AXI_CRRESP(4 downto 0) => B"00000",
      S5_AXI_CRVALID => '0',
      S5_AXI_GEN_ARADDR(31 downto 0) => B"00000000000000000000000000000000",
      S5_AXI_GEN_ARBURST(1 downto 0) => B"00",
      S5_AXI_GEN_ARCACHE(3 downto 0) => B"0000",
      S5_AXI_GEN_ARID(0) => '0',
      S5_AXI_GEN_ARLEN(7 downto 0) => B"00000000",
      S5_AXI_GEN_ARLOCK => '0',
      S5_AXI_GEN_ARPROT(2 downto 0) => B"000",
      S5_AXI_GEN_ARQOS(3 downto 0) => B"0000",
      S5_AXI_GEN_ARREADY => NLW_U0_S5_AXI_GEN_ARREADY_UNCONNECTED,
      S5_AXI_GEN_ARSIZE(2 downto 0) => B"000",
      S5_AXI_GEN_ARVALID => '0',
      S5_AXI_GEN_AWADDR(31 downto 0) => B"00000000000000000000000000000000",
      S5_AXI_GEN_AWBURST(1 downto 0) => B"00",
      S5_AXI_GEN_AWCACHE(3 downto 0) => B"0000",
      S5_AXI_GEN_AWID(0) => '0',
      S5_AXI_GEN_AWLEN(7 downto 0) => B"00000000",
      S5_AXI_GEN_AWLOCK => '0',
      S5_AXI_GEN_AWPROT(2 downto 0) => B"000",
      S5_AXI_GEN_AWQOS(3 downto 0) => B"0000",
      S5_AXI_GEN_AWREADY => NLW_U0_S5_AXI_GEN_AWREADY_UNCONNECTED,
      S5_AXI_GEN_AWSIZE(2 downto 0) => B"000",
      S5_AXI_GEN_AWVALID => '0',
      S5_AXI_GEN_BID(0) => NLW_U0_S5_AXI_GEN_BID_UNCONNECTED(0),
      S5_AXI_GEN_BREADY => '0',
      S5_AXI_GEN_BRESP(1 downto 0) => NLW_U0_S5_AXI_GEN_BRESP_UNCONNECTED(1 downto 0),
      S5_AXI_GEN_BVALID => NLW_U0_S5_AXI_GEN_BVALID_UNCONNECTED,
      S5_AXI_GEN_RDATA(31 downto 0) => NLW_U0_S5_AXI_GEN_RDATA_UNCONNECTED(31 downto 0),
      S5_AXI_GEN_RID(0) => NLW_U0_S5_AXI_GEN_RID_UNCONNECTED(0),
      S5_AXI_GEN_RLAST => NLW_U0_S5_AXI_GEN_RLAST_UNCONNECTED,
      S5_AXI_GEN_RREADY => '0',
      S5_AXI_GEN_RRESP(1 downto 0) => NLW_U0_S5_AXI_GEN_RRESP_UNCONNECTED(1 downto 0),
      S5_AXI_GEN_RVALID => NLW_U0_S5_AXI_GEN_RVALID_UNCONNECTED,
      S5_AXI_GEN_WDATA(31 downto 0) => B"00000000000000000000000000000000",
      S5_AXI_GEN_WLAST => '0',
      S5_AXI_GEN_WREADY => NLW_U0_S5_AXI_GEN_WREADY_UNCONNECTED,
      S5_AXI_GEN_WSTRB(3 downto 0) => B"0000",
      S5_AXI_GEN_WVALID => '0',
      S5_AXI_RACK => '0',
      S5_AXI_RDATA(31 downto 0) => NLW_U0_S5_AXI_RDATA_UNCONNECTED(31 downto 0),
      S5_AXI_RID(0) => NLW_U0_S5_AXI_RID_UNCONNECTED(0),
      S5_AXI_RLAST => NLW_U0_S5_AXI_RLAST_UNCONNECTED,
      S5_AXI_RREADY => '0',
      S5_AXI_RRESP(1 downto 0) => NLW_U0_S5_AXI_RRESP_UNCONNECTED(1 downto 0),
      S5_AXI_RVALID => NLW_U0_S5_AXI_RVALID_UNCONNECTED,
      S5_AXI_WACK => '0',
      S5_AXI_WDATA(31 downto 0) => B"00000000000000000000000000000000",
      S5_AXI_WLAST => '0',
      S5_AXI_WREADY => NLW_U0_S5_AXI_WREADY_UNCONNECTED,
      S5_AXI_WSTRB(3 downto 0) => B"0000",
      S5_AXI_WVALID => '0',
      S6_AXI_ACADDR(31 downto 0) => NLW_U0_S6_AXI_ACADDR_UNCONNECTED(31 downto 0),
      S6_AXI_ACPROT(2 downto 0) => NLW_U0_S6_AXI_ACPROT_UNCONNECTED(2 downto 0),
      S6_AXI_ACREADY => '0',
      S6_AXI_ACSNOOP(3 downto 0) => NLW_U0_S6_AXI_ACSNOOP_UNCONNECTED(3 downto 0),
      S6_AXI_ACVALID => NLW_U0_S6_AXI_ACVALID_UNCONNECTED,
      S6_AXI_ARADDR(31 downto 0) => B"00000000000000000000000000000000",
      S6_AXI_ARBAR(1 downto 0) => B"00",
      S6_AXI_ARBURST(1 downto 0) => B"00",
      S6_AXI_ARCACHE(3 downto 0) => B"0000",
      S6_AXI_ARDOMAIN(1 downto 0) => B"00",
      S6_AXI_ARID(0) => '0',
      S6_AXI_ARLEN(7 downto 0) => B"00000000",
      S6_AXI_ARLOCK => '0',
      S6_AXI_ARPROT(2 downto 0) => B"000",
      S6_AXI_ARQOS(3 downto 0) => B"0000",
      S6_AXI_ARREADY => NLW_U0_S6_AXI_ARREADY_UNCONNECTED,
      S6_AXI_ARSIZE(2 downto 0) => B"000",
      S6_AXI_ARSNOOP(3 downto 0) => B"0000",
      S6_AXI_ARVALID => '0',
      S6_AXI_AWADDR(31 downto 0) => B"00000000000000000000000000000000",
      S6_AXI_AWBAR(1 downto 0) => B"00",
      S6_AXI_AWBURST(1 downto 0) => B"00",
      S6_AXI_AWCACHE(3 downto 0) => B"0000",
      S6_AXI_AWDOMAIN(1 downto 0) => B"00",
      S6_AXI_AWID(0) => '0',
      S6_AXI_AWLEN(7 downto 0) => B"00000000",
      S6_AXI_AWLOCK => '0',
      S6_AXI_AWPROT(2 downto 0) => B"000",
      S6_AXI_AWQOS(3 downto 0) => B"0000",
      S6_AXI_AWREADY => NLW_U0_S6_AXI_AWREADY_UNCONNECTED,
      S6_AXI_AWSIZE(2 downto 0) => B"000",
      S6_AXI_AWSNOOP(2 downto 0) => B"000",
      S6_AXI_AWVALID => '0',
      S6_AXI_BID(0) => NLW_U0_S6_AXI_BID_UNCONNECTED(0),
      S6_AXI_BREADY => '0',
      S6_AXI_BRESP(1 downto 0) => NLW_U0_S6_AXI_BRESP_UNCONNECTED(1 downto 0),
      S6_AXI_BVALID => NLW_U0_S6_AXI_BVALID_UNCONNECTED,
      S6_AXI_CDDATA(31 downto 0) => B"00000000000000000000000000000000",
      S6_AXI_CDLAST => '0',
      S6_AXI_CDREADY => NLW_U0_S6_AXI_CDREADY_UNCONNECTED,
      S6_AXI_CDVALID => '0',
      S6_AXI_CRREADY => NLW_U0_S6_AXI_CRREADY_UNCONNECTED,
      S6_AXI_CRRESP(4 downto 0) => B"00000",
      S6_AXI_CRVALID => '0',
      S6_AXI_GEN_ARADDR(31 downto 0) => B"00000000000000000000000000000000",
      S6_AXI_GEN_ARBURST(1 downto 0) => B"00",
      S6_AXI_GEN_ARCACHE(3 downto 0) => B"0000",
      S6_AXI_GEN_ARID(0) => '0',
      S6_AXI_GEN_ARLEN(7 downto 0) => B"00000000",
      S6_AXI_GEN_ARLOCK => '0',
      S6_AXI_GEN_ARPROT(2 downto 0) => B"000",
      S6_AXI_GEN_ARQOS(3 downto 0) => B"0000",
      S6_AXI_GEN_ARREADY => NLW_U0_S6_AXI_GEN_ARREADY_UNCONNECTED,
      S6_AXI_GEN_ARSIZE(2 downto 0) => B"000",
      S6_AXI_GEN_ARVALID => '0',
      S6_AXI_GEN_AWADDR(31 downto 0) => B"00000000000000000000000000000000",
      S6_AXI_GEN_AWBURST(1 downto 0) => B"00",
      S6_AXI_GEN_AWCACHE(3 downto 0) => B"0000",
      S6_AXI_GEN_AWID(0) => '0',
      S6_AXI_GEN_AWLEN(7 downto 0) => B"00000000",
      S6_AXI_GEN_AWLOCK => '0',
      S6_AXI_GEN_AWPROT(2 downto 0) => B"000",
      S6_AXI_GEN_AWQOS(3 downto 0) => B"0000",
      S6_AXI_GEN_AWREADY => NLW_U0_S6_AXI_GEN_AWREADY_UNCONNECTED,
      S6_AXI_GEN_AWSIZE(2 downto 0) => B"000",
      S6_AXI_GEN_AWVALID => '0',
      S6_AXI_GEN_BID(0) => NLW_U0_S6_AXI_GEN_BID_UNCONNECTED(0),
      S6_AXI_GEN_BREADY => '0',
      S6_AXI_GEN_BRESP(1 downto 0) => NLW_U0_S6_AXI_GEN_BRESP_UNCONNECTED(1 downto 0),
      S6_AXI_GEN_BVALID => NLW_U0_S6_AXI_GEN_BVALID_UNCONNECTED,
      S6_AXI_GEN_RDATA(31 downto 0) => NLW_U0_S6_AXI_GEN_RDATA_UNCONNECTED(31 downto 0),
      S6_AXI_GEN_RID(0) => NLW_U0_S6_AXI_GEN_RID_UNCONNECTED(0),
      S6_AXI_GEN_RLAST => NLW_U0_S6_AXI_GEN_RLAST_UNCONNECTED,
      S6_AXI_GEN_RREADY => '0',
      S6_AXI_GEN_RRESP(1 downto 0) => NLW_U0_S6_AXI_GEN_RRESP_UNCONNECTED(1 downto 0),
      S6_AXI_GEN_RVALID => NLW_U0_S6_AXI_GEN_RVALID_UNCONNECTED,
      S6_AXI_GEN_WDATA(31 downto 0) => B"00000000000000000000000000000000",
      S6_AXI_GEN_WLAST => '0',
      S6_AXI_GEN_WREADY => NLW_U0_S6_AXI_GEN_WREADY_UNCONNECTED,
      S6_AXI_GEN_WSTRB(3 downto 0) => B"0000",
      S6_AXI_GEN_WVALID => '0',
      S6_AXI_RACK => '0',
      S6_AXI_RDATA(31 downto 0) => NLW_U0_S6_AXI_RDATA_UNCONNECTED(31 downto 0),
      S6_AXI_RID(0) => NLW_U0_S6_AXI_RID_UNCONNECTED(0),
      S6_AXI_RLAST => NLW_U0_S6_AXI_RLAST_UNCONNECTED,
      S6_AXI_RREADY => '0',
      S6_AXI_RRESP(1 downto 0) => NLW_U0_S6_AXI_RRESP_UNCONNECTED(1 downto 0),
      S6_AXI_RVALID => NLW_U0_S6_AXI_RVALID_UNCONNECTED,
      S6_AXI_WACK => '0',
      S6_AXI_WDATA(31 downto 0) => B"00000000000000000000000000000000",
      S6_AXI_WLAST => '0',
      S6_AXI_WREADY => NLW_U0_S6_AXI_WREADY_UNCONNECTED,
      S6_AXI_WSTRB(3 downto 0) => B"0000",
      S6_AXI_WVALID => '0',
      S7_AXI_ACADDR(31 downto 0) => NLW_U0_S7_AXI_ACADDR_UNCONNECTED(31 downto 0),
      S7_AXI_ACPROT(2 downto 0) => NLW_U0_S7_AXI_ACPROT_UNCONNECTED(2 downto 0),
      S7_AXI_ACREADY => '0',
      S7_AXI_ACSNOOP(3 downto 0) => NLW_U0_S7_AXI_ACSNOOP_UNCONNECTED(3 downto 0),
      S7_AXI_ACVALID => NLW_U0_S7_AXI_ACVALID_UNCONNECTED,
      S7_AXI_ARADDR(31 downto 0) => B"00000000000000000000000000000000",
      S7_AXI_ARBAR(1 downto 0) => B"00",
      S7_AXI_ARBURST(1 downto 0) => B"00",
      S7_AXI_ARCACHE(3 downto 0) => B"0000",
      S7_AXI_ARDOMAIN(1 downto 0) => B"00",
      S7_AXI_ARID(0) => '0',
      S7_AXI_ARLEN(7 downto 0) => B"00000000",
      S7_AXI_ARLOCK => '0',
      S7_AXI_ARPROT(2 downto 0) => B"000",
      S7_AXI_ARQOS(3 downto 0) => B"0000",
      S7_AXI_ARREADY => NLW_U0_S7_AXI_ARREADY_UNCONNECTED,
      S7_AXI_ARSIZE(2 downto 0) => B"000",
      S7_AXI_ARSNOOP(3 downto 0) => B"0000",
      S7_AXI_ARVALID => '0',
      S7_AXI_AWADDR(31 downto 0) => B"00000000000000000000000000000000",
      S7_AXI_AWBAR(1 downto 0) => B"00",
      S7_AXI_AWBURST(1 downto 0) => B"00",
      S7_AXI_AWCACHE(3 downto 0) => B"0000",
      S7_AXI_AWDOMAIN(1 downto 0) => B"00",
      S7_AXI_AWID(0) => '0',
      S7_AXI_AWLEN(7 downto 0) => B"00000000",
      S7_AXI_AWLOCK => '0',
      S7_AXI_AWPROT(2 downto 0) => B"000",
      S7_AXI_AWQOS(3 downto 0) => B"0000",
      S7_AXI_AWREADY => NLW_U0_S7_AXI_AWREADY_UNCONNECTED,
      S7_AXI_AWSIZE(2 downto 0) => B"000",
      S7_AXI_AWSNOOP(2 downto 0) => B"000",
      S7_AXI_AWVALID => '0',
      S7_AXI_BID(0) => NLW_U0_S7_AXI_BID_UNCONNECTED(0),
      S7_AXI_BREADY => '0',
      S7_AXI_BRESP(1 downto 0) => NLW_U0_S7_AXI_BRESP_UNCONNECTED(1 downto 0),
      S7_AXI_BVALID => NLW_U0_S7_AXI_BVALID_UNCONNECTED,
      S7_AXI_CDDATA(31 downto 0) => B"00000000000000000000000000000000",
      S7_AXI_CDLAST => '0',
      S7_AXI_CDREADY => NLW_U0_S7_AXI_CDREADY_UNCONNECTED,
      S7_AXI_CDVALID => '0',
      S7_AXI_CRREADY => NLW_U0_S7_AXI_CRREADY_UNCONNECTED,
      S7_AXI_CRRESP(4 downto 0) => B"00000",
      S7_AXI_CRVALID => '0',
      S7_AXI_GEN_ARADDR(31 downto 0) => B"00000000000000000000000000000000",
      S7_AXI_GEN_ARBURST(1 downto 0) => B"00",
      S7_AXI_GEN_ARCACHE(3 downto 0) => B"0000",
      S7_AXI_GEN_ARID(0) => '0',
      S7_AXI_GEN_ARLEN(7 downto 0) => B"00000000",
      S7_AXI_GEN_ARLOCK => '0',
      S7_AXI_GEN_ARPROT(2 downto 0) => B"000",
      S7_AXI_GEN_ARQOS(3 downto 0) => B"0000",
      S7_AXI_GEN_ARREADY => NLW_U0_S7_AXI_GEN_ARREADY_UNCONNECTED,
      S7_AXI_GEN_ARSIZE(2 downto 0) => B"000",
      S7_AXI_GEN_ARVALID => '0',
      S7_AXI_GEN_AWADDR(31 downto 0) => B"00000000000000000000000000000000",
      S7_AXI_GEN_AWBURST(1 downto 0) => B"00",
      S7_AXI_GEN_AWCACHE(3 downto 0) => B"0000",
      S7_AXI_GEN_AWID(0) => '0',
      S7_AXI_GEN_AWLEN(7 downto 0) => B"00000000",
      S7_AXI_GEN_AWLOCK => '0',
      S7_AXI_GEN_AWPROT(2 downto 0) => B"000",
      S7_AXI_GEN_AWQOS(3 downto 0) => B"0000",
      S7_AXI_GEN_AWREADY => NLW_U0_S7_AXI_GEN_AWREADY_UNCONNECTED,
      S7_AXI_GEN_AWSIZE(2 downto 0) => B"000",
      S7_AXI_GEN_AWVALID => '0',
      S7_AXI_GEN_BID(0) => NLW_U0_S7_AXI_GEN_BID_UNCONNECTED(0),
      S7_AXI_GEN_BREADY => '0',
      S7_AXI_GEN_BRESP(1 downto 0) => NLW_U0_S7_AXI_GEN_BRESP_UNCONNECTED(1 downto 0),
      S7_AXI_GEN_BVALID => NLW_U0_S7_AXI_GEN_BVALID_UNCONNECTED,
      S7_AXI_GEN_RDATA(31 downto 0) => NLW_U0_S7_AXI_GEN_RDATA_UNCONNECTED(31 downto 0),
      S7_AXI_GEN_RID(0) => NLW_U0_S7_AXI_GEN_RID_UNCONNECTED(0),
      S7_AXI_GEN_RLAST => NLW_U0_S7_AXI_GEN_RLAST_UNCONNECTED,
      S7_AXI_GEN_RREADY => '0',
      S7_AXI_GEN_RRESP(1 downto 0) => NLW_U0_S7_AXI_GEN_RRESP_UNCONNECTED(1 downto 0),
      S7_AXI_GEN_RVALID => NLW_U0_S7_AXI_GEN_RVALID_UNCONNECTED,
      S7_AXI_GEN_WDATA(31 downto 0) => B"00000000000000000000000000000000",
      S7_AXI_GEN_WLAST => '0',
      S7_AXI_GEN_WREADY => NLW_U0_S7_AXI_GEN_WREADY_UNCONNECTED,
      S7_AXI_GEN_WSTRB(3 downto 0) => B"0000",
      S7_AXI_GEN_WVALID => '0',
      S7_AXI_RACK => '0',
      S7_AXI_RDATA(31 downto 0) => NLW_U0_S7_AXI_RDATA_UNCONNECTED(31 downto 0),
      S7_AXI_RID(0) => NLW_U0_S7_AXI_RID_UNCONNECTED(0),
      S7_AXI_RLAST => NLW_U0_S7_AXI_RLAST_UNCONNECTED,
      S7_AXI_RREADY => '0',
      S7_AXI_RRESP(1 downto 0) => NLW_U0_S7_AXI_RRESP_UNCONNECTED(1 downto 0),
      S7_AXI_RVALID => NLW_U0_S7_AXI_RVALID_UNCONNECTED,
      S7_AXI_WACK => '0',
      S7_AXI_WDATA(31 downto 0) => B"00000000000000000000000000000000",
      S7_AXI_WLAST => '0',
      S7_AXI_WREADY => NLW_U0_S7_AXI_WREADY_UNCONNECTED,
      S7_AXI_WSTRB(3 downto 0) => B"0000",
      S7_AXI_WVALID => '0',
      S8_AXI_ACADDR(31 downto 0) => NLW_U0_S8_AXI_ACADDR_UNCONNECTED(31 downto 0),
      S8_AXI_ACPROT(2 downto 0) => NLW_U0_S8_AXI_ACPROT_UNCONNECTED(2 downto 0),
      S8_AXI_ACREADY => '0',
      S8_AXI_ACSNOOP(3 downto 0) => NLW_U0_S8_AXI_ACSNOOP_UNCONNECTED(3 downto 0),
      S8_AXI_ACVALID => NLW_U0_S8_AXI_ACVALID_UNCONNECTED,
      S8_AXI_ARADDR(31 downto 0) => B"00000000000000000000000000000000",
      S8_AXI_ARBAR(1 downto 0) => B"00",
      S8_AXI_ARBURST(1 downto 0) => B"00",
      S8_AXI_ARCACHE(3 downto 0) => B"0000",
      S8_AXI_ARDOMAIN(1 downto 0) => B"00",
      S8_AXI_ARID(0) => '0',
      S8_AXI_ARLEN(7 downto 0) => B"00000000",
      S8_AXI_ARLOCK => '0',
      S8_AXI_ARPROT(2 downto 0) => B"000",
      S8_AXI_ARQOS(3 downto 0) => B"0000",
      S8_AXI_ARREADY => NLW_U0_S8_AXI_ARREADY_UNCONNECTED,
      S8_AXI_ARSIZE(2 downto 0) => B"000",
      S8_AXI_ARSNOOP(3 downto 0) => B"0000",
      S8_AXI_ARVALID => '0',
      S8_AXI_AWADDR(31 downto 0) => B"00000000000000000000000000000000",
      S8_AXI_AWBAR(1 downto 0) => B"00",
      S8_AXI_AWBURST(1 downto 0) => B"00",
      S8_AXI_AWCACHE(3 downto 0) => B"0000",
      S8_AXI_AWDOMAIN(1 downto 0) => B"00",
      S8_AXI_AWID(0) => '0',
      S8_AXI_AWLEN(7 downto 0) => B"00000000",
      S8_AXI_AWLOCK => '0',
      S8_AXI_AWPROT(2 downto 0) => B"000",
      S8_AXI_AWQOS(3 downto 0) => B"0000",
      S8_AXI_AWREADY => NLW_U0_S8_AXI_AWREADY_UNCONNECTED,
      S8_AXI_AWSIZE(2 downto 0) => B"000",
      S8_AXI_AWSNOOP(2 downto 0) => B"000",
      S8_AXI_AWVALID => '0',
      S8_AXI_BID(0) => NLW_U0_S8_AXI_BID_UNCONNECTED(0),
      S8_AXI_BREADY => '0',
      S8_AXI_BRESP(1 downto 0) => NLW_U0_S8_AXI_BRESP_UNCONNECTED(1 downto 0),
      S8_AXI_BVALID => NLW_U0_S8_AXI_BVALID_UNCONNECTED,
      S8_AXI_CDDATA(31 downto 0) => B"00000000000000000000000000000000",
      S8_AXI_CDLAST => '0',
      S8_AXI_CDREADY => NLW_U0_S8_AXI_CDREADY_UNCONNECTED,
      S8_AXI_CDVALID => '0',
      S8_AXI_CRREADY => NLW_U0_S8_AXI_CRREADY_UNCONNECTED,
      S8_AXI_CRRESP(4 downto 0) => B"00000",
      S8_AXI_CRVALID => '0',
      S8_AXI_GEN_ARADDR(31 downto 0) => B"00000000000000000000000000000000",
      S8_AXI_GEN_ARBURST(1 downto 0) => B"00",
      S8_AXI_GEN_ARCACHE(3 downto 0) => B"0000",
      S8_AXI_GEN_ARID(0) => '0',
      S8_AXI_GEN_ARLEN(7 downto 0) => B"00000000",
      S8_AXI_GEN_ARLOCK => '0',
      S8_AXI_GEN_ARPROT(2 downto 0) => B"000",
      S8_AXI_GEN_ARQOS(3 downto 0) => B"0000",
      S8_AXI_GEN_ARREADY => NLW_U0_S8_AXI_GEN_ARREADY_UNCONNECTED,
      S8_AXI_GEN_ARSIZE(2 downto 0) => B"000",
      S8_AXI_GEN_ARVALID => '0',
      S8_AXI_GEN_AWADDR(31 downto 0) => B"00000000000000000000000000000000",
      S8_AXI_GEN_AWBURST(1 downto 0) => B"00",
      S8_AXI_GEN_AWCACHE(3 downto 0) => B"0000",
      S8_AXI_GEN_AWID(0) => '0',
      S8_AXI_GEN_AWLEN(7 downto 0) => B"00000000",
      S8_AXI_GEN_AWLOCK => '0',
      S8_AXI_GEN_AWPROT(2 downto 0) => B"000",
      S8_AXI_GEN_AWQOS(3 downto 0) => B"0000",
      S8_AXI_GEN_AWREADY => NLW_U0_S8_AXI_GEN_AWREADY_UNCONNECTED,
      S8_AXI_GEN_AWSIZE(2 downto 0) => B"000",
      S8_AXI_GEN_AWVALID => '0',
      S8_AXI_GEN_BID(0) => NLW_U0_S8_AXI_GEN_BID_UNCONNECTED(0),
      S8_AXI_GEN_BREADY => '0',
      S8_AXI_GEN_BRESP(1 downto 0) => NLW_U0_S8_AXI_GEN_BRESP_UNCONNECTED(1 downto 0),
      S8_AXI_GEN_BVALID => NLW_U0_S8_AXI_GEN_BVALID_UNCONNECTED,
      S8_AXI_GEN_RDATA(31 downto 0) => NLW_U0_S8_AXI_GEN_RDATA_UNCONNECTED(31 downto 0),
      S8_AXI_GEN_RID(0) => NLW_U0_S8_AXI_GEN_RID_UNCONNECTED(0),
      S8_AXI_GEN_RLAST => NLW_U0_S8_AXI_GEN_RLAST_UNCONNECTED,
      S8_AXI_GEN_RREADY => '0',
      S8_AXI_GEN_RRESP(1 downto 0) => NLW_U0_S8_AXI_GEN_RRESP_UNCONNECTED(1 downto 0),
      S8_AXI_GEN_RVALID => NLW_U0_S8_AXI_GEN_RVALID_UNCONNECTED,
      S8_AXI_GEN_WDATA(31 downto 0) => B"00000000000000000000000000000000",
      S8_AXI_GEN_WLAST => '0',
      S8_AXI_GEN_WREADY => NLW_U0_S8_AXI_GEN_WREADY_UNCONNECTED,
      S8_AXI_GEN_WSTRB(3 downto 0) => B"0000",
      S8_AXI_GEN_WVALID => '0',
      S8_AXI_RACK => '0',
      S8_AXI_RDATA(31 downto 0) => NLW_U0_S8_AXI_RDATA_UNCONNECTED(31 downto 0),
      S8_AXI_RID(0) => NLW_U0_S8_AXI_RID_UNCONNECTED(0),
      S8_AXI_RLAST => NLW_U0_S8_AXI_RLAST_UNCONNECTED,
      S8_AXI_RREADY => '0',
      S8_AXI_RRESP(1 downto 0) => NLW_U0_S8_AXI_RRESP_UNCONNECTED(1 downto 0),
      S8_AXI_RVALID => NLW_U0_S8_AXI_RVALID_UNCONNECTED,
      S8_AXI_WACK => '0',
      S8_AXI_WDATA(31 downto 0) => B"00000000000000000000000000000000",
      S8_AXI_WLAST => '0',
      S8_AXI_WREADY => NLW_U0_S8_AXI_WREADY_UNCONNECTED,
      S8_AXI_WSTRB(3 downto 0) => B"0000",
      S8_AXI_WVALID => '0',
      S9_AXI_ACADDR(31 downto 0) => NLW_U0_S9_AXI_ACADDR_UNCONNECTED(31 downto 0),
      S9_AXI_ACPROT(2 downto 0) => NLW_U0_S9_AXI_ACPROT_UNCONNECTED(2 downto 0),
      S9_AXI_ACREADY => '0',
      S9_AXI_ACSNOOP(3 downto 0) => NLW_U0_S9_AXI_ACSNOOP_UNCONNECTED(3 downto 0),
      S9_AXI_ACVALID => NLW_U0_S9_AXI_ACVALID_UNCONNECTED,
      S9_AXI_ARADDR(31 downto 0) => B"00000000000000000000000000000000",
      S9_AXI_ARBAR(1 downto 0) => B"00",
      S9_AXI_ARBURST(1 downto 0) => B"00",
      S9_AXI_ARCACHE(3 downto 0) => B"0000",
      S9_AXI_ARDOMAIN(1 downto 0) => B"00",
      S9_AXI_ARID(0) => '0',
      S9_AXI_ARLEN(7 downto 0) => B"00000000",
      S9_AXI_ARLOCK => '0',
      S9_AXI_ARPROT(2 downto 0) => B"000",
      S9_AXI_ARQOS(3 downto 0) => B"0000",
      S9_AXI_ARREADY => NLW_U0_S9_AXI_ARREADY_UNCONNECTED,
      S9_AXI_ARSIZE(2 downto 0) => B"000",
      S9_AXI_ARSNOOP(3 downto 0) => B"0000",
      S9_AXI_ARVALID => '0',
      S9_AXI_AWADDR(31 downto 0) => B"00000000000000000000000000000000",
      S9_AXI_AWBAR(1 downto 0) => B"00",
      S9_AXI_AWBURST(1 downto 0) => B"00",
      S9_AXI_AWCACHE(3 downto 0) => B"0000",
      S9_AXI_AWDOMAIN(1 downto 0) => B"00",
      S9_AXI_AWID(0) => '0',
      S9_AXI_AWLEN(7 downto 0) => B"00000000",
      S9_AXI_AWLOCK => '0',
      S9_AXI_AWPROT(2 downto 0) => B"000",
      S9_AXI_AWQOS(3 downto 0) => B"0000",
      S9_AXI_AWREADY => NLW_U0_S9_AXI_AWREADY_UNCONNECTED,
      S9_AXI_AWSIZE(2 downto 0) => B"000",
      S9_AXI_AWSNOOP(2 downto 0) => B"000",
      S9_AXI_AWVALID => '0',
      S9_AXI_BID(0) => NLW_U0_S9_AXI_BID_UNCONNECTED(0),
      S9_AXI_BREADY => '0',
      S9_AXI_BRESP(1 downto 0) => NLW_U0_S9_AXI_BRESP_UNCONNECTED(1 downto 0),
      S9_AXI_BVALID => NLW_U0_S9_AXI_BVALID_UNCONNECTED,
      S9_AXI_CDDATA(31 downto 0) => B"00000000000000000000000000000000",
      S9_AXI_CDLAST => '0',
      S9_AXI_CDREADY => NLW_U0_S9_AXI_CDREADY_UNCONNECTED,
      S9_AXI_CDVALID => '0',
      S9_AXI_CRREADY => NLW_U0_S9_AXI_CRREADY_UNCONNECTED,
      S9_AXI_CRRESP(4 downto 0) => B"00000",
      S9_AXI_CRVALID => '0',
      S9_AXI_GEN_ARADDR(31 downto 0) => B"00000000000000000000000000000000",
      S9_AXI_GEN_ARBURST(1 downto 0) => B"00",
      S9_AXI_GEN_ARCACHE(3 downto 0) => B"0000",
      S9_AXI_GEN_ARID(0) => '0',
      S9_AXI_GEN_ARLEN(7 downto 0) => B"00000000",
      S9_AXI_GEN_ARLOCK => '0',
      S9_AXI_GEN_ARPROT(2 downto 0) => B"000",
      S9_AXI_GEN_ARQOS(3 downto 0) => B"0000",
      S9_AXI_GEN_ARREADY => NLW_U0_S9_AXI_GEN_ARREADY_UNCONNECTED,
      S9_AXI_GEN_ARSIZE(2 downto 0) => B"000",
      S9_AXI_GEN_ARVALID => '0',
      S9_AXI_GEN_AWADDR(31 downto 0) => B"00000000000000000000000000000000",
      S9_AXI_GEN_AWBURST(1 downto 0) => B"00",
      S9_AXI_GEN_AWCACHE(3 downto 0) => B"0000",
      S9_AXI_GEN_AWID(0) => '0',
      S9_AXI_GEN_AWLEN(7 downto 0) => B"00000000",
      S9_AXI_GEN_AWLOCK => '0',
      S9_AXI_GEN_AWPROT(2 downto 0) => B"000",
      S9_AXI_GEN_AWQOS(3 downto 0) => B"0000",
      S9_AXI_GEN_AWREADY => NLW_U0_S9_AXI_GEN_AWREADY_UNCONNECTED,
      S9_AXI_GEN_AWSIZE(2 downto 0) => B"000",
      S9_AXI_GEN_AWVALID => '0',
      S9_AXI_GEN_BID(0) => NLW_U0_S9_AXI_GEN_BID_UNCONNECTED(0),
      S9_AXI_GEN_BREADY => '0',
      S9_AXI_GEN_BRESP(1 downto 0) => NLW_U0_S9_AXI_GEN_BRESP_UNCONNECTED(1 downto 0),
      S9_AXI_GEN_BVALID => NLW_U0_S9_AXI_GEN_BVALID_UNCONNECTED,
      S9_AXI_GEN_RDATA(31 downto 0) => NLW_U0_S9_AXI_GEN_RDATA_UNCONNECTED(31 downto 0),
      S9_AXI_GEN_RID(0) => NLW_U0_S9_AXI_GEN_RID_UNCONNECTED(0),
      S9_AXI_GEN_RLAST => NLW_U0_S9_AXI_GEN_RLAST_UNCONNECTED,
      S9_AXI_GEN_RREADY => '0',
      S9_AXI_GEN_RRESP(1 downto 0) => NLW_U0_S9_AXI_GEN_RRESP_UNCONNECTED(1 downto 0),
      S9_AXI_GEN_RVALID => NLW_U0_S9_AXI_GEN_RVALID_UNCONNECTED,
      S9_AXI_GEN_WDATA(31 downto 0) => B"00000000000000000000000000000000",
      S9_AXI_GEN_WLAST => '0',
      S9_AXI_GEN_WREADY => NLW_U0_S9_AXI_GEN_WREADY_UNCONNECTED,
      S9_AXI_GEN_WSTRB(3 downto 0) => B"0000",
      S9_AXI_GEN_WVALID => '0',
      S9_AXI_RACK => '0',
      S9_AXI_RDATA(31 downto 0) => NLW_U0_S9_AXI_RDATA_UNCONNECTED(31 downto 0),
      S9_AXI_RID(0) => NLW_U0_S9_AXI_RID_UNCONNECTED(0),
      S9_AXI_RLAST => NLW_U0_S9_AXI_RLAST_UNCONNECTED,
      S9_AXI_RREADY => '0',
      S9_AXI_RRESP(1 downto 0) => NLW_U0_S9_AXI_RRESP_UNCONNECTED(1 downto 0),
      S9_AXI_RVALID => NLW_U0_S9_AXI_RVALID_UNCONNECTED,
      S9_AXI_WACK => '0',
      S9_AXI_WDATA(31 downto 0) => B"00000000000000000000000000000000",
      S9_AXI_WLAST => '0',
      S9_AXI_WREADY => NLW_U0_S9_AXI_WREADY_UNCONNECTED,
      S9_AXI_WSTRB(3 downto 0) => B"0000",
      S9_AXI_WVALID => '0',
      S_AXI_CTRL_ARADDR(16 downto 0) => B"00000000000000000",
      S_AXI_CTRL_ARPROT(2 downto 0) => B"010",
      S_AXI_CTRL_ARREADY => NLW_U0_S_AXI_CTRL_ARREADY_UNCONNECTED,
      S_AXI_CTRL_ARVALID => '0',
      S_AXI_CTRL_AWADDR(16 downto 0) => B"00000000000000000",
      S_AXI_CTRL_AWPROT(2 downto 0) => B"010",
      S_AXI_CTRL_AWREADY => NLW_U0_S_AXI_CTRL_AWREADY_UNCONNECTED,
      S_AXI_CTRL_AWVALID => '0',
      S_AXI_CTRL_BREADY => '0',
      S_AXI_CTRL_BRESP(1 downto 0) => NLW_U0_S_AXI_CTRL_BRESP_UNCONNECTED(1 downto 0),
      S_AXI_CTRL_BVALID => NLW_U0_S_AXI_CTRL_BVALID_UNCONNECTED,
      S_AXI_CTRL_RDATA(31 downto 0) => NLW_U0_S_AXI_CTRL_RDATA_UNCONNECTED(31 downto 0),
      S_AXI_CTRL_RREADY => '0',
      S_AXI_CTRL_RRESP(1 downto 0) => NLW_U0_S_AXI_CTRL_RRESP_UNCONNECTED(1 downto 0),
      S_AXI_CTRL_RVALID => NLW_U0_S_AXI_CTRL_RVALID_UNCONNECTED,
      S_AXI_CTRL_WDATA(31 downto 0) => B"00000000000000000000000000000000",
      S_AXI_CTRL_WREADY => NLW_U0_S_AXI_CTRL_WREADY_UNCONNECTED,
      S_AXI_CTRL_WVALID => '0'
    );
end STRUCTURE;
