# **1.青铜挑战——理解栈手写栈**

````verilog
module dot_product_tb;

parameter SIZE = 4;

real a[SIZE-1:0][SIZE-1:0];
real b[SIZE-1:0][SIZE-1:0];
real c[SIZE-1:0][SIZE-1:0];
real d[SIZE-1:0][SIZE-1:0];

initial begin
    for (int i = 0; i < SIZE; i = i + 1) begin
        for (int j = 0; j < SIZE; j = j + 1) begin
            a[i][j] = 1.0;
            b[i][j] = 1.0;
            c[i][j] = 1.0;
        end
    end

    #1;

    $display("d=");
    for (int i = 0; i < SIZE; i = i + 1) begin
        for (int j = 0; j < SIZE; j = j + 1) begin
            $write("%f ", d[i][j]);
        end
        $write("\n");
    end
end

endmodule

````

