#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Wed Sep  2 22:28:51 2020
# Process ID: 1388
# Current directory: C:/Users/NatalieAgus/Desktop/Alchitry Projects/CounterGame/work/vivado/CounterGame/CounterGame.runs/synth_1
# Command line: vivado.exe -log au_top_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source au_top_0.tcl
# Log file: C:/Users/NatalieAgus/Desktop/Alchitry Projects/CounterGame/work/vivado/CounterGame/CounterGame.runs/synth_1/au_top_0.vds
# Journal file: C:/Users/NatalieAgus/Desktop/Alchitry Projects/CounterGame/work/vivado/CounterGame/CounterGame.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source au_top_0.tcl -notrace
Command: synth_design -top au_top_0 -part xc7a35tftg256-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tftg256-1
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 5748 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 768.590 ; gain = 234.074
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'au_top_0' [C:/Users/NatalieAgus/Desktop/Alchitry Projects/CounterGame/work/vivado/CounterGame/CounterGame.srcs/sources_1/imports/verilog/au_top_0.v:7]
INFO: [Synth 8-6157] synthesizing module 'multi_seven_seg_1' [C:/Users/NatalieAgus/Desktop/Alchitry Projects/CounterGame/work/vivado/CounterGame/CounterGame.srcs/sources_1/imports/verilog/multi_seven_seg_1.v:12]
	Parameter DIGITS bound to: 3'b100 
	Parameter DIV bound to: 5'b10000 
	Parameter DIGIT_BITS bound to: 2'b10 
INFO: [Synth 8-6157] synthesizing module 'counter_7' [C:/Users/NatalieAgus/Desktop/Alchitry Projects/CounterGame/work/vivado/CounterGame/CounterGame.srcs/sources_1/imports/verilog/counter_7.v:14]
	Parameter SIZE bound to: 2'b10 
	Parameter DIV bound to: 5'b10000 
	Parameter TOP bound to: 4'b0011 
	Parameter UP bound to: 1'b1 
	Parameter MAX_VALUE bound to: 20'b00111111111111111111 
INFO: [Synth 8-6155] done synthesizing module 'counter_7' (1#1) [C:/Users/NatalieAgus/Desktop/Alchitry Projects/CounterGame/work/vivado/CounterGame/CounterGame.srcs/sources_1/imports/verilog/counter_7.v:14]
INFO: [Synth 8-6157] synthesizing module 'seven_seg_8' [C:/Users/NatalieAgus/Desktop/Alchitry Projects/CounterGame/work/vivado/CounterGame/CounterGame.srcs/sources_1/imports/verilog/seven_seg_8.v:7]
INFO: [Synth 8-6155] done synthesizing module 'seven_seg_8' (2#1) [C:/Users/NatalieAgus/Desktop/Alchitry Projects/CounterGame/work/vivado/CounterGame/CounterGame.srcs/sources_1/imports/verilog/seven_seg_8.v:7]
INFO: [Synth 8-6157] synthesizing module 'decoder_9' [C:/Users/NatalieAgus/Desktop/Alchitry Projects/CounterGame/work/vivado/CounterGame/CounterGame.srcs/sources_1/imports/verilog/decoder_9.v:11]
	Parameter WIDTH bound to: 2'b10 
INFO: [Synth 8-6155] done synthesizing module 'decoder_9' (3#1) [C:/Users/NatalieAgus/Desktop/Alchitry Projects/CounterGame/work/vivado/CounterGame/CounterGame.srcs/sources_1/imports/verilog/decoder_9.v:11]
INFO: [Synth 8-6155] done synthesizing module 'multi_seven_seg_1' (4#1) [C:/Users/NatalieAgus/Desktop/Alchitry Projects/CounterGame/work/vivado/CounterGame/CounterGame.srcs/sources_1/imports/verilog/multi_seven_seg_1.v:12]
INFO: [Synth 8-6157] synthesizing module 'game_miniBeta_2' [C:/Users/NatalieAgus/Desktop/Alchitry Projects/CounterGame/work/vivado/CounterGame/CounterGame.srcs/sources_1/imports/verilog/game_miniBeta_2.v:7]
INFO: [Synth 8-6157] synthesizing module 'alu_10' [C:/Users/NatalieAgus/Desktop/Alchitry Projects/CounterGame/work/vivado/CounterGame/CounterGame.srcs/sources_1/imports/verilog/alu_10.v:7]
INFO: [Synth 8-6157] synthesizing module 'adder_17' [C:/Users/NatalieAgus/Desktop/Alchitry Projects/CounterGame/work/vivado/CounterGame/CounterGame.srcs/sources_1/imports/verilog/adder_17.v:7]
INFO: [Synth 8-226] default block is never used [C:/Users/NatalieAgus/Desktop/Alchitry Projects/CounterGame/work/vivado/CounterGame/CounterGame.srcs/sources_1/imports/verilog/adder_17.v:24]
INFO: [Synth 8-6155] done synthesizing module 'adder_17' (5#1) [C:/Users/NatalieAgus/Desktop/Alchitry Projects/CounterGame/work/vivado/CounterGame/CounterGame.srcs/sources_1/imports/verilog/adder_17.v:7]
INFO: [Synth 8-6157] synthesizing module 'boolean_18' [C:/Users/NatalieAgus/Desktop/Alchitry Projects/CounterGame/work/vivado/CounterGame/CounterGame.srcs/sources_1/imports/verilog/boolean_18.v:7]
INFO: [Synth 8-6155] done synthesizing module 'boolean_18' (6#1) [C:/Users/NatalieAgus/Desktop/Alchitry Projects/CounterGame/work/vivado/CounterGame/CounterGame.srcs/sources_1/imports/verilog/boolean_18.v:7]
INFO: [Synth 8-6157] synthesizing module 'shifter_19' [C:/Users/NatalieAgus/Desktop/Alchitry Projects/CounterGame/work/vivado/CounterGame/CounterGame.srcs/sources_1/imports/verilog/shifter_19.v:7]
INFO: [Synth 8-6155] done synthesizing module 'shifter_19' (7#1) [C:/Users/NatalieAgus/Desktop/Alchitry Projects/CounterGame/work/vivado/CounterGame/CounterGame.srcs/sources_1/imports/verilog/shifter_19.v:7]
INFO: [Synth 8-6157] synthesizing module 'compare_20' [C:/Users/NatalieAgus/Desktop/Alchitry Projects/CounterGame/work/vivado/CounterGame/CounterGame.srcs/sources_1/imports/verilog/compare_20.v:7]
INFO: [Synth 8-6155] done synthesizing module 'compare_20' (8#1) [C:/Users/NatalieAgus/Desktop/Alchitry Projects/CounterGame/work/vivado/CounterGame/CounterGame.srcs/sources_1/imports/verilog/compare_20.v:7]
INFO: [Synth 8-226] default block is never used [C:/Users/NatalieAgus/Desktop/Alchitry Projects/CounterGame/work/vivado/CounterGame/CounterGame.srcs/sources_1/imports/verilog/alu_10.v:96]
INFO: [Synth 8-6155] done synthesizing module 'alu_10' (9#1) [C:/Users/NatalieAgus/Desktop/Alchitry Projects/CounterGame/work/vivado/CounterGame/CounterGame.srcs/sources_1/imports/verilog/alu_10.v:7]
INFO: [Synth 8-6157] synthesizing module 'edge_detector_4' [C:/Users/NatalieAgus/Desktop/Alchitry Projects/CounterGame/work/vivado/CounterGame/CounterGame.srcs/sources_1/imports/verilog/edge_detector_4.v:12]
	Parameter RISE bound to: 1'b1 
	Parameter FALL bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'edge_detector_4' (10#1) [C:/Users/NatalieAgus/Desktop/Alchitry Projects/CounterGame/work/vivado/CounterGame/CounterGame.srcs/sources_1/imports/verilog/edge_detector_4.v:12]
INFO: [Synth 8-6157] synthesizing module 'game_CU_11' [C:/Users/NatalieAgus/Desktop/Alchitry Projects/CounterGame/work/vivado/CounterGame/CounterGame.srcs/sources_1/imports/verilog/game_CU_11.v:7]
	Parameter START_SET_TIMER_game_fsm bound to: 5'b00000 
	Parameter INC_COUNTER_game_fsm bound to: 5'b00001 
	Parameter IDLE_game_fsm bound to: 5'b00010 
	Parameter CHECK_P1BUTTONCOUNT_game_fsm bound to: 5'b00011 
	Parameter BRANCH_P1BUTTON_game_fsm bound to: 5'b00100 
	Parameter INCREASE_P1SCORE_game_fsm bound to: 5'b00101 
	Parameter INCREASE_P1BUTTONCOUNT_game_fsm bound to: 5'b00110 
	Parameter CHECK_P2BUTTONCOUNT_game_fsm bound to: 5'b00111 
	Parameter BRANCH_P2BUTTON_game_fsm bound to: 5'b01000 
	Parameter INCREASE_P2SCORE_game_fsm bound to: 5'b01001 
	Parameter INCREASE_P2BUTTONCOUNT_game_fsm bound to: 5'b01010 
	Parameter RESET_COUNTER_game_fsm bound to: 5'b01011 
	Parameter DECREASE_GAMETIMER_game_fsm bound to: 5'b01100 
	Parameter CHECK_GAMETIMER_game_fsm bound to: 5'b01101 
	Parameter BRANCH_GAMETIMER_game_fsm bound to: 5'b01110 
	Parameter CHECK_P1P2BUTTONCOUNT_game_fsm bound to: 5'b01111 
	Parameter BRANCHCHECK_P1P2BUTTONCOUNT_game_fsm bound to: 5'b10000 
	Parameter BRANCH_P1BUTTONCOUNT_game_fsm bound to: 5'b10001 
	Parameter CHECK_DRAW_game_fsm bound to: 5'b10010 
	Parameter BRANCH_DRAW_game_fsm bound to: 5'b10011 
	Parameter DRAW_game_fsm bound to: 5'b10100 
	Parameter CHECK_WINNER_game_fsm bound to: 5'b10101 
	Parameter BRANCH_WINNER_game_fsm bound to: 5'b10110 
	Parameter P1WINS_game_fsm bound to: 5'b10111 
	Parameter P2LOSE_game_fsm bound to: 5'b11000 
	Parameter P2WINS_game_fsm bound to: 5'b11001 
	Parameter P1LOSE_game_fsm bound to: 5'b11010 
	Parameter GAMEOVER_game_fsm bound to: 5'b11011 
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/NatalieAgus/Desktop/Alchitry Projects/CounterGame/work/vivado/CounterGame/CounterGame.srcs/sources_1/imports/verilog/game_CU_11.v:80]
INFO: [Synth 8-6155] done synthesizing module 'game_CU_11' (11#1) [C:/Users/NatalieAgus/Desktop/Alchitry Projects/CounterGame/work/vivado/CounterGame/CounterGame.srcs/sources_1/imports/verilog/game_CU_11.v:7]
INFO: [Synth 8-6157] synthesizing module 'game_miniRegfiles_12' [C:/Users/NatalieAgus/Desktop/Alchitry Projects/CounterGame/work/vivado/CounterGame/CounterGame.srcs/sources_1/imports/verilog/game_miniRegfiles_12.v:7]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/NatalieAgus/Desktop/Alchitry Projects/CounterGame/work/vivado/CounterGame/CounterGame.srcs/sources_1/imports/verilog/game_miniRegfiles_12.v:44]
INFO: [Synth 8-6155] done synthesizing module 'game_miniRegfiles_12' (12#1) [C:/Users/NatalieAgus/Desktop/Alchitry Projects/CounterGame/work/vivado/CounterGame/CounterGame.srcs/sources_1/imports/verilog/game_miniRegfiles_12.v:7]
INFO: [Synth 8-6157] synthesizing module 'variable_counter_13' [C:/Users/NatalieAgus/Desktop/Alchitry Projects/CounterGame/work/vivado/CounterGame/CounterGame.srcs/sources_1/imports/verilog/variable_counter_13.v:11]
	Parameter SEED bound to: 128'b10000100001100100011001101010010001110100110000100111001011001100100001000111011011000100010010101100010010110010010110001100010 
INFO: [Synth 8-6157] synthesizing module 'edge_detector_21' [C:/Users/NatalieAgus/Desktop/Alchitry Projects/CounterGame/work/vivado/CounterGame/CounterGame.srcs/sources_1/imports/verilog/edge_detector_21.v:12]
	Parameter RISE bound to: 1'b1 
	Parameter FALL bound to: 1'b1 
INFO: [Synth 8-6155] done synthesizing module 'edge_detector_21' (13#1) [C:/Users/NatalieAgus/Desktop/Alchitry Projects/CounterGame/work/vivado/CounterGame/CounterGame.srcs/sources_1/imports/verilog/edge_detector_21.v:12]
INFO: [Synth 8-6157] synthesizing module 'counter_22' [C:/Users/NatalieAgus/Desktop/Alchitry Projects/CounterGame/work/vivado/CounterGame/CounterGame.srcs/sources_1/imports/verilog/counter_22.v:14]
	Parameter SIZE bound to: 1'b1 
	Parameter DIV bound to: 5'b10101 
	Parameter TOP bound to: 1'b0 
	Parameter UP bound to: 1'b1 
	Parameter MAX_VALUE bound to: 22'b0111111111111111111111 
INFO: [Synth 8-6155] done synthesizing module 'counter_22' (14#1) [C:/Users/NatalieAgus/Desktop/Alchitry Projects/CounterGame/work/vivado/CounterGame/CounterGame.srcs/sources_1/imports/verilog/counter_22.v:14]
INFO: [Synth 8-6157] synthesizing module 'counter_14' [C:/Users/NatalieAgus/Desktop/Alchitry Projects/CounterGame/work/vivado/CounterGame/CounterGame.srcs/sources_1/imports/verilog/counter_14.v:14]
	Parameter SIZE bound to: 1'b1 
	Parameter DIV bound to: 5'b11010 
	Parameter TOP bound to: 1'b0 
	Parameter UP bound to: 1'b1 
	Parameter MAX_VALUE bound to: 27'b011111111111111111111111111 
INFO: [Synth 8-6155] done synthesizing module 'counter_14' (15#1) [C:/Users/NatalieAgus/Desktop/Alchitry Projects/CounterGame/work/vivado/CounterGame/CounterGame.srcs/sources_1/imports/verilog/counter_14.v:14]
INFO: [Synth 8-6157] synthesizing module 'pn_gen_23' [C:/Users/NatalieAgus/Desktop/Alchitry Projects/CounterGame/work/vivado/CounterGame/CounterGame.srcs/sources_1/imports/verilog/pn_gen_23.v:11]
	Parameter SEED bound to: 128'b10000100001100100011001101010010001110100110000100111001011001100100001000111011011000100010010101100010010110010010110001100010 
INFO: [Synth 8-6155] done synthesizing module 'pn_gen_23' (16#1) [C:/Users/NatalieAgus/Desktop/Alchitry Projects/CounterGame/work/vivado/CounterGame/CounterGame.srcs/sources_1/imports/verilog/pn_gen_23.v:11]
WARNING: [Synth 8-151] case item 4'b1000 is unreachable [C:/Users/NatalieAgus/Desktop/Alchitry Projects/CounterGame/work/vivado/CounterGame/CounterGame.srcs/sources_1/imports/verilog/variable_counter_13.v:100]
WARNING: [Synth 8-151] case item 4'b1001 is unreachable [C:/Users/NatalieAgus/Desktop/Alchitry Projects/CounterGame/work/vivado/CounterGame/CounterGame.srcs/sources_1/imports/verilog/variable_counter_13.v:103]
WARNING: [Synth 8-151] case item 4'b1010 is unreachable [C:/Users/NatalieAgus/Desktop/Alchitry Projects/CounterGame/work/vivado/CounterGame/CounterGame.srcs/sources_1/imports/verilog/variable_counter_13.v:106]
WARNING: [Synth 8-151] case item 4'b1011 is unreachable [C:/Users/NatalieAgus/Desktop/Alchitry Projects/CounterGame/work/vivado/CounterGame/CounterGame.srcs/sources_1/imports/verilog/variable_counter_13.v:109]
WARNING: [Synth 8-151] case item 4'b1100 is unreachable [C:/Users/NatalieAgus/Desktop/Alchitry Projects/CounterGame/work/vivado/CounterGame/CounterGame.srcs/sources_1/imports/verilog/variable_counter_13.v:112]
WARNING: [Synth 8-151] case item 4'b1101 is unreachable [C:/Users/NatalieAgus/Desktop/Alchitry Projects/CounterGame/work/vivado/CounterGame/CounterGame.srcs/sources_1/imports/verilog/variable_counter_13.v:115]
WARNING: [Synth 8-151] case item 4'b1110 is unreachable [C:/Users/NatalieAgus/Desktop/Alchitry Projects/CounterGame/work/vivado/CounterGame/CounterGame.srcs/sources_1/imports/verilog/variable_counter_13.v:118]
WARNING: [Synth 8-151] case item 4'b1111 is unreachable [C:/Users/NatalieAgus/Desktop/Alchitry Projects/CounterGame/work/vivado/CounterGame/CounterGame.srcs/sources_1/imports/verilog/variable_counter_13.v:121]
WARNING: [Synth 8-3936] Found unconnected internal register 'temp_pointer_reg' and it is trimmed from '4' to '3' bits. [C:/Users/NatalieAgus/Desktop/Alchitry Projects/CounterGame/work/vivado/CounterGame/CounterGame.srcs/sources_1/imports/verilog/variable_counter_13.v:69]
INFO: [Synth 8-6155] done synthesizing module 'variable_counter_13' (17#1) [C:/Users/NatalieAgus/Desktop/Alchitry Projects/CounterGame/work/vivado/CounterGame/CounterGame.srcs/sources_1/imports/verilog/variable_counter_13.v:11]
INFO: [Synth 8-6155] done synthesizing module 'game_miniBeta_2' (18#1) [C:/Users/NatalieAgus/Desktop/Alchitry Projects/CounterGame/work/vivado/CounterGame/CounterGame.srcs/sources_1/imports/verilog/game_miniBeta_2.v:7]
INFO: [Synth 8-6157] synthesizing module 'reset_conditioner_3' [C:/Users/NatalieAgus/Desktop/Alchitry Projects/CounterGame/work/vivado/CounterGame/CounterGame.srcs/sources_1/imports/verilog/reset_conditioner_3.v:11]
	Parameter STAGES bound to: 3'b100 
INFO: [Synth 8-6155] done synthesizing module 'reset_conditioner_3' (19#1) [C:/Users/NatalieAgus/Desktop/Alchitry Projects/CounterGame/work/vivado/CounterGame/CounterGame.srcs/sources_1/imports/verilog/reset_conditioner_3.v:11]
INFO: [Synth 8-6157] synthesizing module 'button_conditioner_5' [C:/Users/NatalieAgus/Desktop/Alchitry Projects/CounterGame/work/vivado/CounterGame/CounterGame.srcs/sources_1/imports/verilog/button_conditioner_5.v:13]
	Parameter CLK_FREQ bound to: 26'b10111110101111000010000000 
	Parameter MIN_DELAY bound to: 5'b10100 
	Parameter NUM_SYNC bound to: 2'b10 
INFO: [Synth 8-6157] synthesizing module 'pipeline_15' [C:/Users/NatalieAgus/Desktop/Alchitry Projects/CounterGame/work/vivado/CounterGame/CounterGame.srcs/sources_1/imports/verilog/pipeline_15.v:11]
	Parameter DEPTH bound to: 2'b10 
INFO: [Synth 8-6155] done synthesizing module 'pipeline_15' (20#1) [C:/Users/NatalieAgus/Desktop/Alchitry Projects/CounterGame/work/vivado/CounterGame/CounterGame.srcs/sources_1/imports/verilog/pipeline_15.v:11]
INFO: [Synth 8-6155] done synthesizing module 'button_conditioner_5' (21#1) [C:/Users/NatalieAgus/Desktop/Alchitry Projects/CounterGame/work/vivado/CounterGame/CounterGame.srcs/sources_1/imports/verilog/button_conditioner_5.v:13]
INFO: [Synth 8-6157] synthesizing module 'multi_dec_ctr_6' [C:/Users/NatalieAgus/Desktop/Alchitry Projects/CounterGame/work/vivado/CounterGame/CounterGame.srcs/sources_1/imports/verilog/multi_dec_ctr_6.v:11]
	Parameter DIGITS bound to: 3'b100 
INFO: [Synth 8-6157] synthesizing module 'decimal_counter_16' [C:/Users/NatalieAgus/Desktop/Alchitry Projects/CounterGame/work/vivado/CounterGame/CounterGame.srcs/sources_1/imports/verilog/decimal_counter_16.v:7]
INFO: [Synth 8-6155] done synthesizing module 'decimal_counter_16' (22#1) [C:/Users/NatalieAgus/Desktop/Alchitry Projects/CounterGame/work/vivado/CounterGame/CounterGame.srcs/sources_1/imports/verilog/decimal_counter_16.v:7]
INFO: [Synth 8-6155] done synthesizing module 'multi_dec_ctr_6' (23#1) [C:/Users/NatalieAgus/Desktop/Alchitry Projects/CounterGame/work/vivado/CounterGame/CounterGame.srcs/sources_1/imports/verilog/multi_dec_ctr_6.v:11]
INFO: [Synth 8-6155] done synthesizing module 'au_top_0' (24#1) [C:/Users/NatalieAgus/Desktop/Alchitry Projects/CounterGame/work/vivado/CounterGame/CounterGame.srcs/sources_1/imports/verilog/au_top_0.v:7]
WARNING: [Synth 8-3917] design au_top_0 has port led[7] driven by constant 0
WARNING: [Synth 8-3917] design au_top_0 has port led[6] driven by constant 0
WARNING: [Synth 8-3917] design au_top_0 has port led[5] driven by constant 0
WARNING: [Synth 8-3917] design au_top_0 has port led[4] driven by constant 0
WARNING: [Synth 8-3917] design au_top_0 has port led[3] driven by constant 0
WARNING: [Synth 8-3917] design au_top_0 has port led[2] driven by constant 0
WARNING: [Synth 8-3331] design game_CU_11 has unconnected port regfile_datain[15]
WARNING: [Synth 8-3331] design game_CU_11 has unconnected port regfile_datain[14]
WARNING: [Synth 8-3331] design game_CU_11 has unconnected port regfile_datain[13]
WARNING: [Synth 8-3331] design game_CU_11 has unconnected port regfile_datain[12]
WARNING: [Synth 8-3331] design game_CU_11 has unconnected port regfile_datain[11]
WARNING: [Synth 8-3331] design game_CU_11 has unconnected port regfile_datain[10]
WARNING: [Synth 8-3331] design game_CU_11 has unconnected port regfile_datain[9]
WARNING: [Synth 8-3331] design game_CU_11 has unconnected port regfile_datain[8]
WARNING: [Synth 8-3331] design game_CU_11 has unconnected port regfile_datain[7]
WARNING: [Synth 8-3331] design game_CU_11 has unconnected port regfile_datain[6]
WARNING: [Synth 8-3331] design game_CU_11 has unconnected port regfile_datain[5]
WARNING: [Synth 8-3331] design game_CU_11 has unconnected port regfile_datain[3]
WARNING: [Synth 8-3331] design game_CU_11 has unconnected port regfile_datain[2]
WARNING: [Synth 8-3331] design game_CU_11 has unconnected port regfile_datain[1]
WARNING: [Synth 8-3331] design boolean_18 has unconnected port alufn_signal[5]
WARNING: [Synth 8-3331] design boolean_18 has unconnected port alufn_signal[4]
WARNING: [Synth 8-3331] design adder_17 has unconnected port alufn_signal[5]
WARNING: [Synth 8-3331] design adder_17 has unconnected port alufn_signal[4]
WARNING: [Synth 8-3331] design adder_17 has unconnected port alufn_signal[3]
WARNING: [Synth 8-3331] design adder_17 has unconnected port alufn_signal[2]
WARNING: [Synth 8-3331] design adder_17 has unconnected port alufn_signal[1]
WARNING: [Synth 8-3331] design au_top_0 has unconnected port io_button[2]
WARNING: [Synth 8-3331] design au_top_0 has unconnected port io_button[1]
WARNING: [Synth 8-3331] design au_top_0 has unconnected port io_button[0]
WARNING: [Synth 8-3331] design au_top_0 has unconnected port io_dip[23]
WARNING: [Synth 8-3331] design au_top_0 has unconnected port io_dip[22]
WARNING: [Synth 8-3331] design au_top_0 has unconnected port io_dip[21]
WARNING: [Synth 8-3331] design au_top_0 has unconnected port io_dip[20]
WARNING: [Synth 8-3331] design au_top_0 has unconnected port io_dip[19]
WARNING: [Synth 8-3331] design au_top_0 has unconnected port io_dip[18]
WARNING: [Synth 8-3331] design au_top_0 has unconnected port io_dip[17]
WARNING: [Synth 8-3331] design au_top_0 has unconnected port io_dip[16]
WARNING: [Synth 8-3331] design au_top_0 has unconnected port io_dip[15]
WARNING: [Synth 8-3331] design au_top_0 has unconnected port io_dip[14]
WARNING: [Synth 8-3331] design au_top_0 has unconnected port io_dip[13]
WARNING: [Synth 8-3331] design au_top_0 has unconnected port io_dip[12]
WARNING: [Synth 8-3331] design au_top_0 has unconnected port io_dip[11]
WARNING: [Synth 8-3331] design au_top_0 has unconnected port io_dip[10]
WARNING: [Synth 8-3331] design au_top_0 has unconnected port io_dip[9]
WARNING: [Synth 8-3331] design au_top_0 has unconnected port io_dip[8]
WARNING: [Synth 8-3331] design au_top_0 has unconnected port io_dip[7]
WARNING: [Synth 8-3331] design au_top_0 has unconnected port io_dip[6]
WARNING: [Synth 8-3331] design au_top_0 has unconnected port io_dip[5]
WARNING: [Synth 8-3331] design au_top_0 has unconnected port io_dip[4]
WARNING: [Synth 8-3331] design au_top_0 has unconnected port io_dip[3]
WARNING: [Synth 8-3331] design au_top_0 has unconnected port io_dip[2]
WARNING: [Synth 8-3331] design au_top_0 has unconnected port io_dip[1]
WARNING: [Synth 8-3331] design au_top_0 has unconnected port io_dip[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 842.746 ; gain = 308.230
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 842.746 ; gain = 308.230
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 842.746 ; gain = 308.230
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.017 . Memory (MB): peak = 842.746 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/NatalieAgus/Desktop/Alchitry Projects/CounterGame/work/constraint/alchitry.xdc]
Finished Parsing XDC File [C:/Users/NatalieAgus/Desktop/Alchitry Projects/CounterGame/work/constraint/alchitry.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/NatalieAgus/Desktop/Alchitry Projects/CounterGame/work/constraint/alchitry.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/au_top_0_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/au_top_0_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [C:/Users/NatalieAgus/Desktop/Alchitry Projects/CounterGame/work/constraint/io.xdc]
Finished Parsing XDC File [C:/Users/NatalieAgus/Desktop/Alchitry Projects/CounterGame/work/constraint/io.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/NatalieAgus/Desktop/Alchitry Projects/CounterGame/work/constraint/io.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/au_top_0_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/au_top_0_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [C:/Program Files/Alchitry/Alchitry Labs/library/components/au.xdc]
Finished Parsing XDC File [C:/Program Files/Alchitry/Alchitry Labs/library/components/au.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 952.832 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.010 . Memory (MB): peak = 952.832 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 952.832 ; gain = 418.316
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tftg256-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 952.832 ; gain = 418.316
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 952.832 ; gain = 418.316
---------------------------------------------------------------------------------
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/Users/NatalieAgus/Desktop/Alchitry Projects/CounterGame/work/vivado/CounterGame/CounterGame.srcs/sources_1/imports/verilog/adder_17.v:24]
INFO: [Synth 8-5546] ROM "asel" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "decimal_counter_increase" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "decimal_counter_rst" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "debug" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "M_game_fsm_d" won't be mapped to RAM because it is too sparse
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 952.832 ; gain = 418.316
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
	   3 Input     16 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 4     
+---XORs : 
	   2 Input     32 Bit         XORs := 2     
	   4 Input     32 Bit         XORs := 1     
	   2 Input     16 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	               32 Bit    Registers := 4     
	               18 Bit    Registers := 1     
	               16 Bit    Registers := 7     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 5     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     18 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 5     
	   4 Input     16 Bit        Muxes := 6     
	  31 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 4     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 8     
	   5 Input      4 Bit        Muxes := 1     
	  29 Input      4 Bit        Muxes := 2     
	  30 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	  30 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	  29 Input      2 Bit        Muxes := 2     
	  29 Input      1 Bit        Muxes := 3     
	  30 Input      1 Bit        Muxes := 1     
	   8 Input      1 Bit        Muxes := 7     
	   2 Input      1 Bit        Muxes := 3     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module counter_7 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
Module multi_seven_seg_1 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input      4 Bit        Muxes := 1     
Module adder_17 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     16 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module boolean_18 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     16 Bit         XORs := 1     
Module shifter_19 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     16 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 1     
Module compare_20 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Muxes : 
	   4 Input     16 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 1     
Module alu_10 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     16 Bit        Muxes := 1     
Module edge_detector_4 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module game_CU_11 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
+---Muxes : 
	  31 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 4     
	   2 Input      4 Bit        Muxes := 4     
	   5 Input      4 Bit        Muxes := 1     
	  29 Input      4 Bit        Muxes := 2     
	  30 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	  30 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	  29 Input      2 Bit        Muxes := 2     
	  29 Input      1 Bit        Muxes := 3     
	  30 Input      1 Bit        Muxes := 1     
Module game_miniRegfiles_12 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 7     
+---Muxes : 
	   8 Input      1 Bit        Muxes := 7     
Module edge_detector_21 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module pn_gen_23 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     32 Bit         XORs := 2     
	   4 Input     32 Bit         XORs := 1     
+---Registers : 
	               32 Bit    Registers := 4     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module game_miniBeta_2 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     16 Bit        Muxes := 3     
	   2 Input     16 Bit        Muxes := 2     
Module reset_conditioner_3 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module pipeline_15 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module decimal_counter_16 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-4471] merging register 'gameMachine/game_timer_detector/M_last_q_reg' into 'gameMachine/vc/edge_detector_rng/M_last_q_reg' [C:/Users/NatalieAgus/Desktop/Alchitry Projects/CounterGame/work/vivado/CounterGame/CounterGame.srcs/sources_1/imports/verilog/edge_detector_4.v:42]
WARNING: [Synth 8-3917] design au_top_0 has port led[7] driven by constant 0
WARNING: [Synth 8-3917] design au_top_0 has port led[6] driven by constant 0
WARNING: [Synth 8-3917] design au_top_0 has port led[5] driven by constant 0
WARNING: [Synth 8-3917] design au_top_0 has port led[4] driven by constant 0
WARNING: [Synth 8-3917] design au_top_0 has port led[3] driven by constant 0
WARNING: [Synth 8-3917] design au_top_0 has port led[2] driven by constant 0
WARNING: [Synth 8-3917] design au_top_0 has port io_seg[7] driven by constant 1
WARNING: [Synth 8-3331] design au_top_0 has unconnected port io_button[2]
WARNING: [Synth 8-3331] design au_top_0 has unconnected port io_button[1]
WARNING: [Synth 8-3331] design au_top_0 has unconnected port io_button[0]
WARNING: [Synth 8-3331] design au_top_0 has unconnected port io_dip[23]
WARNING: [Synth 8-3331] design au_top_0 has unconnected port io_dip[22]
WARNING: [Synth 8-3331] design au_top_0 has unconnected port io_dip[21]
WARNING: [Synth 8-3331] design au_top_0 has unconnected port io_dip[20]
WARNING: [Synth 8-3331] design au_top_0 has unconnected port io_dip[19]
WARNING: [Synth 8-3331] design au_top_0 has unconnected port io_dip[18]
WARNING: [Synth 8-3331] design au_top_0 has unconnected port io_dip[17]
WARNING: [Synth 8-3331] design au_top_0 has unconnected port io_dip[16]
WARNING: [Synth 8-3331] design au_top_0 has unconnected port io_dip[15]
WARNING: [Synth 8-3331] design au_top_0 has unconnected port io_dip[14]
WARNING: [Synth 8-3331] design au_top_0 has unconnected port io_dip[13]
WARNING: [Synth 8-3331] design au_top_0 has unconnected port io_dip[12]
WARNING: [Synth 8-3331] design au_top_0 has unconnected port io_dip[11]
WARNING: [Synth 8-3331] design au_top_0 has unconnected port io_dip[10]
WARNING: [Synth 8-3331] design au_top_0 has unconnected port io_dip[9]
WARNING: [Synth 8-3331] design au_top_0 has unconnected port io_dip[8]
WARNING: [Synth 8-3331] design au_top_0 has unconnected port io_dip[7]
WARNING: [Synth 8-3331] design au_top_0 has unconnected port io_dip[6]
WARNING: [Synth 8-3331] design au_top_0 has unconnected port io_dip[5]
WARNING: [Synth 8-3331] design au_top_0 has unconnected port io_dip[4]
WARNING: [Synth 8-3331] design au_top_0 has unconnected port io_dip[3]
WARNING: [Synth 8-3331] design au_top_0 has unconnected port io_dip[2]
WARNING: [Synth 8-3331] design au_top_0 has unconnected port io_dip[1]
WARNING: [Synth 8-3331] design au_top_0 has unconnected port io_dip[0]
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 952.832 ; gain = 418.316
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

ROM:
+------------+-----------------------------------------------------+---------------+----------------+
|Module Name | RTL Object                                          | Depth x Width | Implemented As | 
+------------+-----------------------------------------------------+---------------+----------------+
|game_CU_11  | regfile_read_address_b                              | 32x4          | LUT            | 
|au_top_0    | gameMachine/game_controlunit/regfile_read_address_b | 32x4          | LUT            | 
+------------+-----------------------------------------------------+---------------+----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:25 ; elapsed = 00:00:25 . Memory (MB): peak = 952.832 ; gain = 418.316
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:27 ; elapsed = 00:00:27 . Memory (MB): peak = 1002.648 ; gain = 468.133
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:27 ; elapsed = 00:00:27 . Memory (MB): peak = 1002.648 ; gain = 468.133
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:31 ; elapsed = 00:00:31 . Memory (MB): peak = 1002.648 ; gain = 468.133
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:31 ; elapsed = 00:00:31 . Memory (MB): peak = 1002.648 ; gain = 468.133
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:31 ; elapsed = 00:00:31 . Memory (MB): peak = 1002.648 ; gain = 468.133
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:31 ; elapsed = 00:00:31 . Memory (MB): peak = 1002.648 ; gain = 468.133
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:31 ; elapsed = 00:00:31 . Memory (MB): peak = 1002.648 ; gain = 468.133
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:31 ; elapsed = 00:00:31 . Memory (MB): peak = 1002.648 ; gain = 468.133
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |    36|
|3     |LUT1   |    17|
|4     |LUT2   |    55|
|5     |LUT3   |    27|
|6     |LUT4   |    39|
|7     |LUT5   |    50|
|8     |LUT6   |   181|
|9     |MUXF7  |     1|
|10    |FDRE   |   347|
|11    |FDSE   |    50|
|12    |IBUF   |     5|
|13    |OBUF   |    45|
+------+-------+------+

Report Instance Areas: 
+------+-----------------------------------+-----------------------+------+
|      |Instance                           |Module                 |Cells |
+------+-----------------------------------+-----------------------+------+
|1     |top                                |                       |   854|
|2     |  btn_cond_p1                      |button_conditioner_5   |    36|
|3     |    sync                           |pipeline_15_7          |     3|
|4     |  btn_cond_p2                      |button_conditioner_5_0 |    36|
|5     |    sync                           |pipeline_15            |     3|
|6     |  dec_ctr                          |multi_dec_ctr_6        |    46|
|7     |    \dctr_gen_0[0].dctr            |decimal_counter_16     |    10|
|8     |    \dctr_gen_0[1].dctr            |decimal_counter_16_4   |    19|
|9     |    \dctr_gen_0[2].dctr            |decimal_counter_16_5   |     9|
|10    |    \dctr_gen_0[3].dctr            |decimal_counter_16_6   |     8|
|11    |  edge_dt_btn_p1                   |edge_detector_4        |     1|
|12    |  edge_dt_btn_p2                   |edge_detector_4_1      |     1|
|13    |  gameMachine                      |game_miniBeta_2        |   629|
|14    |    edge_detector_variableCounter  |edge_detector_4_2      |     1|
|15    |    game_alu                       |alu_10                 |     9|
|16    |    game_controlunit               |game_CU_11             |   214|
|17    |    players                        |game_miniRegfiles_12   |   136|
|18    |    vc                             |variable_counter_13    |   269|
|19    |      edge_detector_rng            |edge_detector_21       |     2|
|20    |      edge_detector_seed           |edge_detector_21_3     |     2|
|21    |      random_number                |pn_gen_23              |   178|
|22    |      slowclock_forvariablecounter |counter_22             |    29|
|23    |      slowerclock                  |counter_14             |    37|
|24    |  reset_cond                       |reset_conditioner_3    |     5|
|25    |  seg                              |multi_seven_seg_1      |    49|
|26    |    ctr                            |counter_7              |    49|
+------+-----------------------------------+-----------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:31 ; elapsed = 00:00:31 . Memory (MB): peak = 1002.648 ; gain = 468.133
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 34 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:24 ; elapsed = 00:00:29 . Memory (MB): peak = 1002.648 ; gain = 358.047
Synthesis Optimization Complete : Time (s): cpu = 00:00:31 ; elapsed = 00:00:31 . Memory (MB): peak = 1002.648 ; gain = 468.133
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.013 . Memory (MB): peak = 1002.648 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 37 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1002.648 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
72 Infos, 97 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:35 ; elapsed = 00:00:36 . Memory (MB): peak = 1002.648 ; gain = 704.430
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1002.648 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/Users/NatalieAgus/Desktop/Alchitry Projects/CounterGame/work/vivado/CounterGame/CounterGame.runs/synth_1/au_top_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file au_top_0_utilization_synth.rpt -pb au_top_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed Sep  2 22:29:30 2020...
