Attribute VB_Name = "AHB_REG_MAP1"
'T-AutoGen-Version : 1.3.0.1
'ProjectName_A1_TestPlan_20220226.xlsx
'ProjectName_A0_otp_AVA.otp
'ProjectName_A0_OTP_register_map.yaml
'ProjectName_A0_Pattern_List_Ext_20190823.csv
'ProjectName_A0_scgh_file#1_20200207.xlsx
'ProjectName_A0_VBTPOP_Gen_tool_MP10P_BuckSW_UVI80_DiffMeter_20200430.xlsm
'Public Enum HOST_INTERFACE_SYSTEM_CONTROL_REGISTERS_IDCODE_MAN_ID_0
'Addr = &H1400&
'IDCODE_MARKER = &HFE
'IDCODE_MAN_ID_0 = &H1
'End Enum
'Public Enum HOST_INTERFACE_SYSTEM_CONTROL_REGISTERS_IDCODE_MAN_ID_1
'Addr = &H1401&
'IDCODE_MAN_ID_1 = &HF0
'End Enum
'Public Enum HOST_INTERFACE_SYSTEM_CONTROL_REGISTERS_IDCODE_PART_NR_0
'Addr = &H1402&
'IDCODE_PART_NR_0 = &H0
'End Enum
'Public Enum HOST_INTERFACE_SYSTEM_CONTROL_REGISTERS_IDCODE_PART_NR_1
'Addr = &H1403&
'IDCODE_PART_NR_1 = &H0
'End Enum
'Public Enum HOST_INTERFACE_SYSTEM_CONTROL_REGISTERS_IDCODE_VERSION
'Addr = &H1404&
'IDCODE_VERSION = &HF0
'End Enum
'Public Enum HOST_INTERFACE_SYSTEM_CONTROL_REGISTERS_OTP_REV
'Addr = &H1405&
'OTP_REVISION = &HE0
'OTP_CONSUMER = &H1F
'End Enum
'Public Enum HOST_INTERFACE_SYSTEM_CONTROL_REGISTERS_PLATFORM_ID
'Addr = &H1406&
'PLATFORM_ID = &HE0
'End Enum
'Public Enum HOST_INTERFACE_SYSTEM_CONTROL_REGISTERS_CHIP_ID_0
'Addr = &H1407&
'CHIP_ID_0 = &H0
'End Enum
'Public Enum HOST_INTERFACE_SYSTEM_CONTROL_REGISTERS_CHIP_ID_1
'Addr = &H1408&
'CHIP_ID_1 = &H0
'End Enum
'Public Enum HOST_INTERFACE_SYSTEM_CONTROL_REGISTERS_CHIP_ID_2
'Addr = &H1409&
'CHIP_ID_2 = &H0
'End Enum
'Public Enum HOST_INTERFACE_SYSTEM_CONTROL_REGISTERS_CHIP_ID_3
'Addr = &H140A&
'CHIP_ID_3 = &H0
'End Enum
'Public Enum HOST_INTERFACE_SYSTEM_CONTROL_REGISTERS_CHIP_ID_4
'Addr = &H140B&
'CHIP_ID_4 = &H0
'End Enum
'Public Enum HOST_INTERFACE_SYSTEM_CONTROL_REGISTERS_CHIP_ID_5
'Addr = &H140C&
'CHIP_ID_5 = &H0
'End Enum
'Public Enum HOST_INTERFACE_SYSTEM_CONTROL_REGISTERS_CHIP_ID_6
'Addr = &H140D&
'CHIP_ID_6 = &H0
'End Enum
'Public Enum HOST_INTERFACE_SYSTEM_CONTROL_REGISTERS_CHIP_ID_7
'Addr = &H140E&
'CHIP_ID_7 = &H0
'End Enum
'Public Enum HOST_INTERFACE_SYSTEM_CONTROL_REGISTERS_SPMI_0LAT_REG_ADDR
'Addr = &H141F&
'ADDRESS_OF_0_LATENCY_REGISTERS = &H0
'End Enum
'Public Enum HOST_INTERFACE_SPMI_REGISTERS_SPMI_CTRL
'Addr = &H1500&
'SLAVE_ID = &HF0
'RCS_EN = &HEF
'End Enum
'Public Enum HOST_INTERFACE_SPMI_REGISTERS_SPMI_REVISION
'Addr = &H1501&
'SPMI_REVISION = &HFC
'End Enum
'Public Enum HOST_INTERFACE_SPMI_REGISTERS_MASTER_HOST_ID
'Addr = &H1502&
'MASTER_HOST_ID = &HFC
'End Enum
'Public Enum HOST_INTERFACE_SPMI_REGISTERS_READ_LATENCY
'Addr = &H1503&
'READ_LATENCY = &H0
'End Enum
'Public Enum HOST_INTERFACE_SPMI_REGISTERS_INTERRUPT_ADDR
'Addr = &H1504&
'MASTER_WRITE_ADDRESS = &H0
'End Enum
'Public Enum HOST_INTERFACE_SPMI_REGISTERS_INTERRUPT_OFFSET
'Addr = &H1505&
'OFFSET_VALUE = &H0
'End Enum
'Public Enum HOST_INTERFACE_SPMI_REGISTERS_DEVICE_CAPABILITY_TYPE
'Addr = &H1506&
'DEVICE_CAPABILITY_TYPE = &H0
'End Enum
'Public Enum HOST_INTERFACE_SPMI_REGISTERS_DEVICE_CAPABILITY_CMD
'Addr = &H1507&
'DEVICE_CAPABILITY_CMD = &H0
'End Enum
'Public Enum HOST_INTERFACE_SPMI_REGISTERS_INTERRUPT_VW_ADDR
'Addr = &H1508&
'MASTER_WRITE_ADDRESS_FOR_VIRTUAL_WIRES = &H0
'End Enum
'Public Enum HOST_INTERFACE_SPMI_REGISTERS_ARB_REQ_HOLD_CTRL
'Addr = &H1520&
'SR_HOLD_EN = &HFE
'A_HOLD_EN = &HFD
'End Enum
'Public Enum HOST_INTERFACE_SPMI_REGISTERS_SPMI_DUAL_SLAVE_ID
'Addr = &H1521&
'SLAVE_ID2 = &HF0
'SLAVE_ID2_EN = &HEF
'SLAVE_ID2_RCS = &HDF
'SLAVE_ID2_GSID = &HBF
'End Enum
'Public Enum HOST_INTERFACE_SPMI_REGISTERS_ERROR_CTRL
'Addr = &H1522&
'TO_CRASH_EN = &HFE
'NACK_CRASH_EN = &HFD
'NACK_RETRY_CNT = &HF3
'CMD_PARITY_CRASH_EN = &HEF
'End Enum
'Public Enum HOST_INTERFACE_SPMI_REGISTERS_IRQ_ENABLE
'Addr = &H1523&
'IRQ_ENABLE = &HFE
'End Enum
'Public Enum HOST_INTERFACE_SPMI_REGISTERS_SPMI_ERR_EVENT
'Addr = &H1524&
'SCLK_TIMEOUT = &HFE
'DATA_PARITY = &HFD
'ADDR_PARITY = &HFB
'CMD_PARITY = &HF7
'UNKNOWN_CMD = &HEF
'NACK_ON_MASTER_WRITE = &HDF
'AHB_HRESP = &HBF
'SPMI_INTERNAL_ERR = &H7F
'End Enum
'Public Enum HOST_INTERFACE_SPMI_REGISTERS_SPMI_ERR_MASK
'Addr = &H1525&
'SCLK_TIMEOUT = &HFE
'DATA_PARITY = &HFD
'ADDR_PARITY = &HFB
'CMD_PARITY = &HF7
'UNKNOWN_CMD = &HEF
'NACK_ON_MASTER_WRITE = &HDF
'AHB_HRESP = &HBF
'SPMI_INTERNAL_ERR = &H7F
'End Enum
'Public Enum HOST_INTERFACE_SPMI_REGISTERS_NACK_ERR_CNT
'Addr = &H1527&
'NACK_ERR_CNT = &H0
'End Enum
'Public Enum HOST_INTERFACE_SPMI_REGISTERS_SPMI_ERR_CNT
'Addr = &H1528&
'SPMI_ERR_CNT = &H0
'End Enum
'Public Enum HOST_INTERFACE_SPMI_REGISTERS_COUNTER_THRESH
'Addr = &H1529&
'COUNTER_THRESH = &H0
'End Enum
'Public Enum HOST_INTERFACE_SPMI_REGISTERS_INTERNAL_STATUS
'Addr = &H152A&
'SPMI_FSM = &HE0
'End Enum
'Public Enum HOST_INTERFACE_SPMI_REGISTERS_INTERNAL_ERR
'Addr = &H152B&
'WFIFO_OVERFLOW = &HFE
'WFIFO_UNDERFLOW = &HFD
'RFIFO_OVERFLOW = &HFB
'RFIFO_UNDERFLOW = &HF7
'End Enum
'Public Enum HOST_INTERFACE_SPMI_REGISTERS_AHB_BAD_ADDR_LO
'Addr = &H152C&
'AHB_BAD_ADDR_LO = &H0
'End Enum
'Public Enum HOST_INTERFACE_SPMI_REGISTERS_AHB_BAD_ADDR_HI
'Addr = &H152D&
'AHB_BAD_ADDR_HI = &H0
'End Enum
'Public Enum HOST_INTERFACE_SPMI_REGISTERS_SPMI_MISC
'Addr = &H152E&
'FORCE_SPMI_ENABLE = &HFE
'FORCE_SPMI_ENABLE_VAL = &HFD
'FORCE_DISABLE_SPMI = &HEF
'End Enum
'Public Enum HOST_INTERFACE_SPMI_REGISTERS_SPMI_TEST
'Addr = &H152F&
'FORCE_SDAT_OE = &HFE
'FORCE_SDAT_OUT = &HFD
'End Enum
'Public Enum HOST_INTERFACE_EVENT_HANDLER_EH_CONFIG
'Addr = &H1600&
'VW_MODE = &HFE
'LATE_UPDATE = &HFD
'DISABLE_RR = &HFB
'End Enum
'Public Enum HOST_INTERFACE_EVENT_HANDLER_VW_SOURCE_7_0
'Addr = &H1601&
'VW_SOURCE_7_0 = &H0
'End Enum
'Public Enum HOST_INTERFACE_EVENT_HANDLER_VW_SOURCE_15_8
'Addr = &H1602&
'VW_SOURCE_15_8 = &H0
'End Enum
'Public Enum HOST_INTERFACE_EVENT_HANDLER_VW_CM0P_7_0
'Addr = &H1603&
'VW_CM0P_7_0 = &H0
'End Enum
'Public Enum HOST_INTERFACE_EVENT_HANDLER_VW_CM0P_15_8
'Addr = &H1604&
'VW_CM0P_15_8 = &H0
'End Enum
'Public Enum HOST_INTERFACE_EVENT_HANDLER_EH_EVT_REQ
'Addr = &H1605&
'EH_EVT_REQ = &H0
'End Enum
'Public Enum HOST_INTERFACE_EVENT_HANDLER_VW_LO_EVT_REQ
'Addr = &H1606&
'VW_LO_EVT_REQ = &HF0
'End Enum
'Public Enum HOST_INTERFACE_EVENT_HANDLER_EVT_PRIO_REG_EVT7_EVT0
'Addr = &H1607&
'EVT_PRIO_REG_EVT7_EVT0 = &H0
'End Enum
'Public Enum HOST_INTERFACE_EVENT_HANDLER_EVT_PRIO_REG_EVT15_EVT8
'Addr = &H1608&
'EVT_PRIO_REG_EVT15_EVT8 = &H0
'End Enum
'Public Enum HOST_INTERFACE_EVENT_HANDLER_EVT_PRIO_REG_EVT23_EVT16
'Addr = &H1609&
'EVT_PRIO_REG_EVT23_EVT16 = &H0
'End Enum
'Public Enum HOST_INTERFACE_EVENT_HANDLER_EVT_PRIO_REG_EVT31_EVT24
'Addr = &H160A&
'EVT_PRIO_REG_EVT31_EVT24 = &H0
'End Enum
'Public Enum HOST_INTERFACE_EVENT_HANDLER_EVT_PRIO_REG_EVT39_EVT32
'Addr = &H160B&
'EVT_PRIO_REG_EVT39_EVT32 = &H0
'End Enum
'Public Enum HOST_INTERFACE_EVENT_HANDLER_EVT_PRIO_REG_EVT47_EVT40
'Addr = &H160C&
'EVT_PRIO_REG_EVT47_EVT40 = &H0
'End Enum
'Public Enum HOST_INTERFACE_EVENT_HANDLER_EVT_PRIO_REG_EVT55_EVT48
'Addr = &H160D&
'EVT_PRIO_REG_EVT55_EVT48 = &H0
'End Enum
'Public Enum HOST_INTERFACE_EVENT_HANDLER_EVT_PRIO_REG_EVT63_EVT56
'Addr = &H160E&
'EVT_PRIO_REG_EVT63_EVT56 = &H0
'End Enum
'Public Enum HOST_INTERFACE_EVENT_HANDLER_EVT_PRIO_REG_EVT199_EVT192
'Addr = &H160F&
'EVT_PRIO_REG_EVT199_EVT192 = &H0
'End Enum
'Public Enum HOST_INTERFACE_EVENT_HANDLER_EVT_PRIO_REG_EVT207_EVT200
'Addr = &H1610&
'EVT_PRIO_REG_EVT207_EVT200 = &H0
'End Enum
'Public Enum HOST_INTERFACE_EVENT_HANDLER_EVT_PRIO_REG_EVT215_EVT208
'Addr = &H1611&
'EVT_PRIO_REG_EVT215_EVT208 = &H0
'End Enum
'Public Enum HOST_INTERFACE_EVENT_HANDLER_EVT_PRIO_REG_EVT223_EVT216
'Addr = &H1612&
'EVT_PRIO_REG_EVT223_EVT216 = &H0
'End Enum
'Public Enum HOST_INTERFACE_EVENT_HANDLER_EVT_PRIO_REG_EVT231_EVT224
'Addr = &H1613&
'EVT_PRIO_REG_EVT231_EVT224 = &H0
'End Enum
'Public Enum HOST_INTERFACE_EVENT_HANDLER_EVT_PRIO_REG_EVT239_EVT232
'Addr = &H1614&
'EVT_PRIO_REG_EVT239_EVT232 = &H0
'End Enum
'Public Enum HOST_INTERFACE_EVENT_HANDLER_EVT_PRIO2_REG_EVT7_EVT0
'Addr = &H1615&
'EVT_PRIO2_REG_EVT7_EVT0 = &H0
'End Enum
'Public Enum HOST_INTERFACE_EVENT_HANDLER_EVT_PRIO2_REG_EVT15_EVT8
'Addr = &H1616&
'EVT_PRIO2_REG_EVT15_EVT8 = &H0
'End Enum
'Public Enum HOST_INTERFACE_EVENT_HANDLER_EVT_PRIO2_REG_EVT23_EVT16
'Addr = &H1617&
'EVT_PRIO2_REG_EVT23_EVT16 = &H0
'End Enum
'Public Enum HOST_INTERFACE_EVENT_HANDLER_EVT_PRIO2_REG_EVT31_EVT24
'Addr = &H1618&
'EVT_PRIO2_REG_EVT31_EVT24 = &H0
'End Enum
'Public Enum HOST_INTERFACE_EVENT_HANDLER_EVT_PRIO2_REG_EVT39_EVT32
'Addr = &H1619&
'EVT_PRIO2_REG_EVT39_EVT32 = &H0
'End Enum
'Public Enum HOST_INTERFACE_EVENT_HANDLER_EVT_PRIO2_REG_EVT47_EVT40
'Addr = &H161A&
'EVT_PRIO2_REG_EVT47_EVT40 = &H0
'End Enum
'Public Enum HOST_INTERFACE_EVENT_HANDLER_EVT_PRIO2_REG_EVT55_EVT48
'Addr = &H161B&
'EVT_PRIO2_REG_EVT55_EVT48 = &H0
'End Enum
'Public Enum HOST_INTERFACE_EVENT_HANDLER_EVT_PRIO2_REG_EVT63_EVT56
'Addr = &H161C&
'EVT_PRIO2_REG_EVT63_EVT56 = &H0
'End Enum
'Public Enum HOST_INTERFACE_EVENT_HANDLER_EVT_PRIO2_REG_EVT199_EVT192
'Addr = &H161D&
'EVT_PRIO2_REG_EVT199_EVT192 = &H0
'End Enum
'Public Enum HOST_INTERFACE_EVENT_HANDLER_EVT_PRIO2_REG_EVT207_EVT200
'Addr = &H161E&
'EVT_PRIO2_REG_EVT207_EVT200 = &H0
'End Enum
'Public Enum HOST_INTERFACE_EVENT_HANDLER_EVT_PRIO2_REG_EVT215_EVT208
'Addr = &H161F&
'EVT_PRIO2_REG_EVT215_EVT208 = &H0
'End Enum
'Public Enum HOST_INTERFACE_EVENT_HANDLER_EVT_PRIO2_REG_EVT223_EVT216
'Addr = &H1620&
'EVT_PRIO2_REG_EVT223_EVT216 = &H0
'End Enum
'Public Enum HOST_INTERFACE_EVENT_HANDLER_EVT_PRIO2_REG_EVT231_EVT224
'Addr = &H1621&
'EVT_PRIO2_REG_EVT231_EVT224 = &H0
'End Enum
'Public Enum HOST_INTERFACE_EVENT_HANDLER_EVT_PRIO2_REG_EVT239_EVT232
'Addr = &H1622&
'EVT_PRIO2_REG_EVT239_EVT232 = &H0
'End Enum
'Public Enum HOST_INTERFACE_EVENT_HANDLER_VW_MASK_7_0
'Addr = &H1623&
'VW_MASK_7_0 = &H0
'End Enum
'Public Enum HOST_INTERFACE_EVENT_HANDLER_VW_MASK_15_8
'Addr = &H1624&
'VW_MASK_15_8 = &H0
'End Enum
'Public Enum HOST_INTERFACE_EVENT_HANDLER_PENDING_EVT_DBG_7_0
'Addr = &H1625&
'PENDING_EVT_DBG_7_0 = &H0
'End Enum
'Public Enum HOST_INTERFACE_EVENT_HANDLER_PENDING_EVT_DBG_15_8
'Addr = &H1626&
'PENDING_EVT_DBG_15_8 = &H0
'End Enum
'Public Enum HOST_INTERFACE_EVENT_HANDLER_PENDING_EVT_DBG_23_16
'Addr = &H1627&
'PENDING_EVT_DBG_23_16 = &H0
'End Enum
'Public Enum HOST_INTERFACE_EVENT_HANDLER_PENDING_EVT_DBG_31_24
'Addr = &H1628&
'PENDING_EVT_DBG_31_24 = &H0
'End Enum
'Public Enum HOST_INTERFACE_EVENT_HANDLER_PENDING_EVT_DBG_39_32
'Addr = &H1629&
'PENDING_EVT_DBG_39_32 = &H0
'End Enum
'Public Enum HOST_INTERFACE_EVENT_HANDLER_PENDING_EVT_DBG_47_40
'Addr = &H162A&
'PENDING_EVT_DBG_47_40 = &H0
'End Enum
'Public Enum HOST_INTERFACE_EVENT_HANDLER_PENDING_EVT_DBG_55_48
'Addr = &H162B&
'PENDING_EVT_DBG_55_48 = &H0
'End Enum
'Public Enum HOST_INTERFACE_EVENT_HANDLER_PENDING_EVT_DBG_63_56
'Addr = &H162C&
'PENDING_EVT_DBG_63_56 = &H0
'End Enum
'Public Enum HOST_INTERFACE_EVENT_HANDLER_PENDING_EVT_DBG_199_192
'Addr = &H162D&
'PENDING_EVT_DBG_199_192 = &H0
'End Enum
'Public Enum HOST_INTERFACE_EVENT_HANDLER_PENDING_EVT_DBG_207_200
'Addr = &H162E&
'PENDING_EVT_DBG_207_200 = &H0
'End Enum
'Public Enum HOST_INTERFACE_EVENT_HANDLER_PENDING_EVT_DBG_215_208
'Addr = &H162F&
'PENDING_EVT_DBG_215_208 = &H0
'End Enum
'Public Enum HOST_INTERFACE_EVENT_HANDLER_PENDING_EVT_DBG_223_216
'Addr = &H1630&
'PENDING_EVT_DBG_223_216 = &H0
'End Enum
'Public Enum HOST_INTERFACE_EVENT_HANDLER_PENDING_EVT_DBG_231_224
'Addr = &H1631&
'PENDING_EVT_DBG_231_224 = &H0
'End Enum
'Public Enum HOST_INTERFACE_EVENT_HANDLER_PENDING_EVT_DBG_239_232
'Addr = &H1632&
'PENDING_EVT_DBG_239_232 = &H0
'End Enum
'Public Enum HOST_INTERFACE_EVENT_HANDLER_PENDING_VW_LO_DBG_7_0
'Addr = &H1633&
'PENDING_VW_LO_DBG_7_0 = &H0
'End Enum
'Public Enum HOST_INTERFACE_EVENT_HANDLER_PENDING_VW_LO_DBG_15_8
'Addr = &H1634&
'PENDING_VW_LO_DBG_15_8 = &H0
'End Enum
'Public Enum GPIO_GCB_EVENT1
'Addr = &H1800&
'EVT_BUTTON1 = &HFE
'EVT_BUTTON2 = &HFD
'EVT_BUTTON3 = &HFB
'EVT_BUTTON4 = &HF7
'EVT_DBLCLICK = &HDF
'End Enum
'Public Enum GPIO_GCB_EVENT2
'Addr = &H1801&
'EVT_GPIO1 = &HFE
'EVT_GPIO2 = &HFD
'EVT_GPIO3 = &HFB
'EVT_GPIO4 = &HF7
'EVT_GPIO5 = &HEF
'EVT_GPIO6 = &HDF
'EVT_GPIO7 = &HBF
'EVT_GPIO8 = &H7F
'End Enum
'Public Enum GPIO_GCB_EVENT3
'Addr = &H1802&
'EVT_GPIO9 = &HFE
'EVT_GPIO10 = &HFD
'EVT_GPIO11 = &HFB
'EVT_GPIO12 = &HF7
'EVT_GPIO13 = &HEF
'EVT_GPIO14 = &HDF
'EVT_GPIO15 = &HBF
'EVT_GPIO16 = &H7F
'End Enum
'Public Enum GPIO_GCB_EVENT4
'Addr = &H1803&
'EVT_GPIO17 = &HFE
'EVT_GPIO18 = &HFD
'EVT_GPIO19 = &HFB
'EVT_GPIO20 = &HF7
'EVT_GPIO21 = &HEF
'EVT_GPIO22 = &HDF
'EVT_GPIO23 = &HBF
'End Enum
'Public Enum GPIO_GCB_EVENT5
'Addr = &H1804&
'EVT_GPIO24 = &HFE
'EVT_GPIO25 = &HFD
'EVT_GPIO26 = &HFB
'EVT_GPIO27 = &HF7
'End Enum
'Public Enum GPIO_GCB_EVENT6
'Addr = &H1805&
'EVT_VDDMAIN_UVWARN = &HF7
'EVT_CPU_TRIG0 = &HEF
'EVT_CPU_TRIG1 = &HDF
'EVT_GPU_TRIG0 = &HBF
'EVT_GPU_TRIG1 = &H7F
'End Enum
'Public Enum GPIO_GCB_EVENT7
'Addr = &H1806&
'EVT_REQUEST_DFU = &HFE
'End Enum
'Public Enum GPIO_GCB_STATUS1
'Addr = &H1807&
'STA_BUTTON1 = &HFE
'STA_BUTTON2 = &HFD
'STA_BUTTON3 = &HFB
'STA_BUTTON4 = &HF7
'End Enum
'Public Enum GPIO_GCB_STATUS2
'Addr = &H1808&
'STA_GPIO1 = &HFE
'STA_GPIO2 = &HFD
'STA_GPIO3 = &HFB
'STA_GPIO4 = &HF7
'STA_GPIO5 = &HEF
'STA_GPIO6 = &HDF
'STA_GPIO7 = &HBF
'STA_GPIO8 = &H7F
'End Enum
'Public Enum GPIO_GCB_STATUS3
'Addr = &H1809&
'STA_GPIO9 = &HFE
'STA_GPIO10 = &HFD
'STA_GPIO11 = &HFB
'STA_GPIO12 = &HF7
'STA_GPIO13 = &HEF
'STA_GPIO14 = &HDF
'STA_GPIO15 = &HBF
'STA_GPIO16 = &H7F
'End Enum
'Public Enum GPIO_GCB_STATUS4
'Addr = &H180A&
'STA_GPIO17 = &HFE
'STA_GPIO18 = &HFD
'STA_GPIO19 = &HFB
'STA_GPIO20 = &HF7
'STA_GPIO21 = &HEF
'STA_GPIO22 = &HDF
'STA_GPIO23 = &HBF
'End Enum
'Public Enum GPIO_GCB_STATUS5
'Addr = &H180B&
'STA_GPIO24 = &HFE
'STA_GPIO25 = &HFD
'STA_GPIO26 = &HFB
'STA_GPIO27 = &HF7
'End Enum
'Public Enum GPIO_GCB_STATUS7
'Addr = &H180D&
'STA_REQUEST_DFU = &HFE
'End Enum
'Public Enum GPIO_GCB_IRQ_MASK_EVENT1
'Addr = &H180E&
'MSK_BUTTON1 = &HFE
'MSK_BUTTON2 = &HFD
'MSK_BUTTON3 = &HFB
'MSK_BUTTON4 = &HF7
'MSK_DBLCLICK = &HDF
'End Enum
'Public Enum GPIO_GCB_IRQ_MASK_EVENT2
'Addr = &H180F&
'MSK_GPIO1 = &HFE
'MSK_GPIO2 = &HFD
'MSK_GPIO3 = &HFB
'MSK_GPIO4 = &HF7
'MSK_GPIO5 = &HEF
'MSK_GPIO6 = &HDF
'MSK_GPIO7 = &HBF
'MSK_GPIO8 = &H7F
'End Enum
'Public Enum GPIO_GCB_IRQ_MASK_EVENT3
'Addr = &H1810&
'MSK_GPIO9 = &HFE
'MSK_GPIO10 = &HFD
'MSK_GPIO11 = &HFB
'MSK_GPIO12 = &HF7
'MSK_GPIO13 = &HEF
'MSK_GPIO14 = &HDF
'MSK_GPIO15 = &HBF
'MSK_GPIO16 = &H7F
'End Enum
'Public Enum GPIO_GCB_IRQ_MASK_EVENT4
'Addr = &H1811&
'MSK_GPIO17 = &HFE
'MSK_GPIO18 = &HFD
'MSK_GPIO19 = &HFB
'MSK_GPIO20 = &HF7
'MSK_GPIO21 = &HEF
'MSK_GPIO22 = &HDF
'MSK_GPIO23 = &HBF
'End Enum
'Public Enum GPIO_GCB_IRQ_MASK_EVENT5
'Addr = &H1812&
'MSK_GPIO24 = &HFE
'MSK_GPIO25 = &HFD
'MSK_GPIO26 = &HFB
'MSK_GPIO27 = &HF7
'End Enum
'Public Enum GPIO_GCB_IRQ_MASK_EVENT6
'Addr = &H1813&
'MSK_VDDMAIN_UVWARN = &HF7
'MSK_CPU_TRIG0 = &HEF
'MSK_CPU_TRIG1 = &HDF
'MSK_GPU_TRIG0 = &HBF
'MSK_GPU_TRIG1 = &H7F
'End Enum
'Public Enum GPIO_GCB_IRQ_MASK_EVENT7
'Addr = &H1814&
'REQUEST_DFU_DEB_MASK = &HFE
'End Enum
'Public Enum GPIO_GCB_IO_CONDITIONER_OUT_CFG1
'Addr = &H1815&
'CONDITIONER_VDD_BOOST_UVLO_L_OUTEN = &HFE
'CONDITIONER_CPU_TRIGGER0_L_OUTEN = &HFD
'CONDITIONER_CPU_TRIGGER1_L_OUTEN = &HFB
'CONDITIONER_GPU_TRIGGER0_L_OUTEN = &HF7
'CONDITIONER_GPU_TRIGGER1_L_OUTEN = &HEF
'CONDITIONER_VDDMAIN_UVWARN_L_OUTEN = &HDF
'End Enum
'Public Enum GPIO_GCB_IO_CONDITIONER_OUT_CFG2
'Addr = &H1816&
'CONDITIONER_BTNO1_OUTEN = &HFE
'CONDITIONER_BTNO2_OUTEN = &HFD
'CONDITIONER_BTNO3_OUTEN = &HFB
'CONDITIONER_SGPIO_READY_REQ_OUTEN = &HF7
'End Enum
'Public Enum GPIO_GCB_IO_CONDITIONER_OUT_CFG3
'Addr = &H1817&
'CONDITIONER_DBLCLICK_DET_OUTEN = &HFE
'CONDITIONER_ACTIVE_READY_OUTEN = &HFD
'CONDITIONER_SYS_ALIVE_OUTEN = &HFB
'CONDITIONER_SLP32K_OUTEN = &HF7
'CONDITIONER_OUT32K_OUTEN = &HEF
'End Enum
'Public Enum GPIO_GCB_IO_CONDITIONER_OUT_CFG4
'Addr = &H1818&
'CONDITIONER_GPIO1_OUTEN = &HFE
'CONDITIONER_GPIO2_OUTEN = &HFD
'CONDITIONER_GPIO3_OUTEN = &HFB
'CONDITIONER_GPIO4_OUTEN = &HF7
'CONDITIONER_GPIO5_OUTEN = &HEF
'CONDITIONER_GPIO6_OUTEN = &HDF
'CONDITIONER_GPIO7_OUTEN = &HBF
'CONDITIONER_GPIO8_OUTEN = &H7F
'End Enum
'Public Enum GPIO_GCB_IO_CONDITIONER_OUT_CFG5
'Addr = &H1819&
'CONDITIONER_GPIO9_OUTEN = &HFE
'CONDITIONER_GPIO10_OUTEN = &HFD
'CONDITIONER_GPIO11_OUTEN = &HFB
'CONDITIONER_GPIO12_OUTEN = &HF7
'CONDITIONER_GPIO13_OUTEN = &HEF
'CONDITIONER_GPIO14_OUTEN = &HDF
'CONDITIONER_GPIO15_OUTEN = &HBF
'CONDITIONER_GPIO16_OUTEN = &H7F
'End Enum
'Public Enum GPIO_GCB_IO_CONDITIONER_OUT_CFG6
'Addr = &H181A&
'CONDITIONER_GPIO17_OUTEN = &HFE
'CONDITIONER_GPIO18_OUTEN = &HFD
'CONDITIONER_GPIO19_OUTEN = &HFB
'CONDITIONER_GPIO20_OUTEN = &HF7
'CONDITIONER_GPIO21_OUTEN = &HEF
'CONDITIONER_GPIO22_OUTEN = &HDF
'CONDITIONER_GPIO23_OUTEN = &HBF
'CONDITIONER_GPIO24_OUTEN = &H7F
'End Enum
'Public Enum GPIO_GCB_IO_CONDITIONER_OUT_CFG7
'Addr = &H181B&
'CONDITIONER_GPIO25_OUTEN = &HFE
'CONDITIONER_GPIO26_OUTEN = &HFD
'CONDITIONER_GPIO27_OUTEN = &HFB
'CONDITIONER_SCRASH_L_OUTEN = &HF7
'CONDITIONER_CRASH_L_OUTEN = &HEF
'CONDITIONER_FAULT_OUT_L_OUTEN = &HDF
'CONDITIONER_RESET_L_OUTEN = &HBF
'End Enum
'Public Enum GPIO_GCB_IO_CONDITIONER_OUT_CFG8
'Addr = &H181C&
'CONDITIONER_FORCE_DFU_OUTEN = &HDF
'End Enum
'Public Enum GPIO_GCB_IO_CONDITIONER_IN_CFG2
'Addr = &H181E&
'CONDITIONER_BTN1_INEN = &HEF
'CONDITIONER_BTN2_INEN = &HDF
'CONDITIONER_BTN3_INEN = &HBF
'CONDITIONER_BTN4_INEN = &H7F
'End Enum
'Public Enum GPIO_GCB_IO_CONDITIONER_IN_CFG4
'Addr = &H1820&
'CONDITIONER_GPIO1_INEN = &HFE
'CONDITIONER_GPIO2_INEN = &HFD
'CONDITIONER_GPIO3_INEN = &HFB
'CONDITIONER_GPIO4_INEN = &HF7
'CONDITIONER_GPIO5_INEN = &HEF
'CONDITIONER_GPIO6_INEN = &HDF
'CONDITIONER_GPIO7_INEN = &HBF
'CONDITIONER_GPIO8_INEN = &H7F
'End Enum
'Public Enum GPIO_GCB_IO_CONDITIONER_IN_CFG5
'Addr = &H1821&
'CONDITIONER_GPIO9_INEN = &HFE
'CONDITIONER_GPIO10_INEN = &HFD
'CONDITIONER_GPIO11_INEN = &HFB
'CONDITIONER_GPIO12_INEN = &HF7
'CONDITIONER_GPIO13_INEN = &HEF
'CONDITIONER_GPIO14_INEN = &HDF
'CONDITIONER_GPIO15_INEN = &HBF
'CONDITIONER_GPIO16_INEN = &H7F
'End Enum
'Public Enum GPIO_GCB_IO_CONDITIONER_IN_CFG6
'Addr = &H1822&
'CONDITIONER_GPIO17_INEN = &HFE
'CONDITIONER_GPIO18_INEN = &HFD
'CONDITIONER_GPIO19_INEN = &HFB
'CONDITIONER_GPIO20_INEN = &HF7
'CONDITIONER_GPIO21_INEN = &HEF
'CONDITIONER_GPIO22_INEN = &HDF
'CONDITIONER_GPIO23_INEN = &HBF
'CONDITIONER_GPIO24_INEN = &H7F
'End Enum
'Public Enum GPIO_GCB_IO_CONDITIONER_IN_CFG7
'Addr = &H1823&
'CONDITIONER_GPIO25_INEN = &HFE
'CONDITIONER_GPIO26_INEN = &HFD
'CONDITIONER_GPIO27_INEN = &HFB
'CONDITIONER_SCRASH_L_INEN = &HF7
'CONDITIONER_CRASH_L_INEN = &HEF
'CONDITIONER_SHDN_INEN = &H7F
'End Enum
'Public Enum GPIO_GCB_IO_CONDITIONER_IN_CFG8
'Addr = &H1824&
'CONDITIONER_RESET_IN_1_INEN = &HFE
'CONDITIONER_RESET_IN_2_INEN = &HFD
'CONDITIONER_RESET_IN_3_INEN = &HFB
'CONDITIONER_REQUEST_DFU_INEN = &HF7
'CONDITIONER_VBUS_DETECT_INEN = &HEF
'CONDITIONER_LDO1_EN_INEN = &HBF
'End Enum
'Public Enum GPIO_GCB_GLOBAL_CONFIG
'Addr = &H1825&
'GPIO_DEB_MASK = &HFE
'BTN_DEB_MASK = &HFD
'RIN_DEB_MASK = &HFB
'SHDN_DEB_MASK = &HF7
'REQDFU_DEB_MASK = &HEF
'End Enum
'Public Enum GPIO_GCB_GPIO1_CFG1
'Addr = &H1826&
'GPIO1_WKUP_LVL = &HFE
'GPIO1_PU_PD = &HF9
'GPIO1_IOTYPE = &HC7
'GPIO1_IOCONFIG = &H3F
'End Enum
'Public Enum GPIO_GCB_GPIO2_CFG1
'Addr = &H1827&
'GPIO2_WKUP_LVL = &HFE
'GPIO2_PU_PD = &HF9
'GPIO2_IOTYPE = &HC7
'GPIO2_IOCONFIG = &H3F
'End Enum
'Public Enum GPIO_GCB_GPIO3_CFG1
'Addr = &H1828&
'GPIO3_WKUP_LVL = &HFE
'GPIO3_PU_PD = &HF9
'GPIO3_IOTYPE = &HC7
'GPIO3_IOCONFIG = &H3F
'End Enum
'Public Enum GPIO_GCB_GPIO4_CFG1
'Addr = &H1829&
'GPIO4_WKUP_LVL = &HFE
'GPIO4_PU_PD = &HF9
'GPIO4_IOTYPE = &HC7
'GPIO4_IOCONFIG = &H3F
'End Enum
'Public Enum GPIO_GCB_GPIO5_CFG1
'Addr = &H182A&
'GPIO5_WKUP_LVL = &HFE
'GPIO5_PU_PD = &HF9
'GPIO5_IOTYPE = &HC7
'GPIO5_IOCONFIG = &H3F
'End Enum
'Public Enum GPIO_GCB_GPIO6_CFG1
'Addr = &H182B&
'GPIO6_WKUP_LVL = &HFE
'GPIO6_PU_PD = &HF9
'GPIO6_IOTYPE = &HC7
'GPIO6_IOCONFIG = &H3F
'End Enum
'Public Enum GPIO_GCB_GPIO7_CFG1
'Addr = &H182C&
'GPIO7_WKUP_LVL = &HFE
'GPIO7_PU_PD = &HF9
'GPIO7_IOTYPE = &HC7
'GPIO7_IOCONFIG = &H3F
'End Enum
'Public Enum GPIO_GCB_GPIO8_CFG1
'Addr = &H182D&
'GPIO8_WKUP_LVL = &HFE
'GPIO8_PU_PD = &HF9
'GPIO8_IOTYPE = &HC7
'GPIO8_IOCONFIG = &H3F
'End Enum
'Public Enum GPIO_GCB_GPIO9_CFG1
'Addr = &H182E&
'GPIO9_WKUP_LVL = &HFE
'GPIO9_PU_PD = &HF9
'GPIO9_IOTYPE = &HC7
'GPIO9_IOCONFIG = &H3F
'End Enum
'Public Enum GPIO_GCB_GPIO10_AWAKE_CFG1
'Addr = &H182F&
'GPIO10_WKUP_LVL = &HFE
'GPIO10_PU_PD = &HF9
'GPIO10_IOTYPE = &HC7
'GPIO10_IOCONFIG = &H3F
'End Enum
'Public Enum GPIO_GCB_GPIO10_SLP_CFG1
'Addr = &H1830&
'GPIO10_WKUP_LVL = &HFE
'GPIO10_PU_PD = &HF9
'GPIO10_IOTYPE = &HC7
'GPIO10_IOCONFIG = &H3F
'End Enum
'Public Enum GPIO_GCB_GPIO10_OFF_CFG1
'Addr = &H1831&
'GPIO10_WKUP_LVL = &HFE
'GPIO10_PU_PD = &HF9
'GPIO10_IOTYPE = &HC7
'GPIO10_IOCONFIG = &H3F
'End Enum
'Public Enum GPIO_GCB_GPIO11_AWAKE_CFG1
'Addr = &H1832&
'GPIO11_WKUP_LVL = &HFE
'GPIO11_PU_PD = &HF9
'GPIO11_IOTYPE = &HC7
'GPIO11_IOCONFIG = &H3F
'End Enum
'Public Enum GPIO_GCB_GPIO11_SLP_CFG1
'Addr = &H1833&
'GPIO11_WKUP_LVL = &HFE
'GPIO11_PU_PD = &HF9
'GPIO11_IOTYPE = &HC7
'GPIO11_IOCONFIG = &H3F
'End Enum
'Public Enum GPIO_GCB_GPIO11_OFF_CFG1
'Addr = &H1834&
'GPIO11_WKUP_LVL = &HFE
'GPIO11_PU_PD = &HF9
'GPIO11_IOTYPE = &HC7
'GPIO11_IOCONFIG = &H3F
'End Enum
'Public Enum GPIO_GCB_GPIO12_AWAKE_CFG1
'Addr = &H1835&
'GPIO12_WKUP_LVL = &HFE
'GPIO12_PU_PD = &HF9
'GPIO12_IOTYPE = &HC7
'GPIO12_IOCONFIG = &H3F
'End Enum
'Public Enum GPIO_GCB_GPIO12_SLP_CFG1
'Addr = &H1836&
'GPIO12_WKUP_LVL = &HFE
'GPIO12_PU_PD = &HF9
'GPIO12_IOTYPE = &HC7
'GPIO12_IOCONFIG = &H3F
'End Enum
'Public Enum GPIO_GCB_GPIO12_OFF_CFG1
'Addr = &H1837&
'GPIO12_WKUP_LVL = &HFE
'GPIO12_PU_PD = &HF9
'GPIO12_IOTYPE = &HC7
'GPIO12_IOCONFIG = &H3F
'End Enum
'Public Enum GPIO_GCB_GPIO13_AWAKE_CFG1
'Addr = &H1838&
'GPIO13_WKUP_LVL = &HFE
'GPIO13_PU_PD = &HF9
'GPIO13_IOTYPE = &HC7
'GPIO13_IOCONFIG = &H3F
'End Enum
'Public Enum GPIO_GCB_GPIO13_SLP_CFG1
'Addr = &H1839&
'GPIO13_WKUP_LVL = &HFE
'GPIO13_PU_PD = &HF9
'GPIO13_IOTYPE = &HC7
'GPIO13_IOCONFIG = &H3F
'End Enum
'Public Enum GPIO_GCB_GPIO13_OFF_CFG1
'Addr = &H183A&
'GPIO13_WKUP_LVL = &HFE
'GPIO13_PU_PD = &HF9
'GPIO13_IOTYPE = &HC7
'GPIO13_IOCONFIG = &H3F
'End Enum
'Public Enum GPIO_GCB_GPIO14_AWAKE_CFG1
'Addr = &H183B&
'GPIO14_WKUP_LVL = &HFE
'GPIO14_PU_PD = &HF9
'GPIO14_IOTYPE = &HC7
'GPIO14_IOCONFIG = &H3F
'End Enum
'Public Enum GPIO_GCB_GPIO14_SLP_CFG1
'Addr = &H183C&
'GPIO14_WKUP_LVL = &HFE
'GPIO14_PU_PD = &HF9
'GPIO14_IOTYPE = &HC7
'GPIO14_IOCONFIG = &H3F
'End Enum
'Public Enum GPIO_GCB_GPIO14_OFF_CFG1
'Addr = &H183D&
'GPIO14_WKUP_LVL = &HFE
'GPIO14_PU_PD = &HF9
'GPIO14_IOTYPE = &HC7
'GPIO14_IOCONFIG = &H3F
'End Enum
'Public Enum GPIO_GCB_GPIO15_AWAKE_CFG1
'Addr = &H183E&
'GPIO15_WKUP_LVL = &HFE
'GPIO15_PU_PD = &HF9
'GPIO15_IOTYPE = &HC7
'GPIO15_IOCONFIG = &H3F
'End Enum
'Public Enum GPIO_GCB_GPIO15_SLP_CFG1
'Addr = &H183F&
'GPIO15_WKUP_LVL = &HFE
'GPIO15_PU_PD = &HF9
'GPIO15_IOTYPE = &HC7
'GPIO15_IOCONFIG = &H3F
'End Enum
'Public Enum GPIO_GCB_GPIO15_OFF_CFG1
'Addr = &H1840&
'GPIO15_WKUP_LVL = &HFE
'GPIO15_PU_PD = &HF9
'GPIO15_IOTYPE = &HC7
'GPIO15_IOCONFIG = &H3F
'End Enum
'Public Enum GPIO_GCB_GPIO16_AWAKE_CFG1
'Addr = &H1841&
'GPIO16_WKUP_LVL = &HFE
'GPIO16_PU_PD = &HF9
'GPIO16_IOTYPE = &HC7
'GPIO16_IOCONFIG = &H3F
'End Enum
'Public Enum GPIO_GCB_GPIO16_SLP_CFG1
'Addr = &H1842&
'GPIO16_WKUP_LVL = &HFE
'GPIO16_PU_PD = &HF9
'GPIO16_IOTYPE = &HC7
'GPIO16_IOCONFIG = &H3F
'End Enum
'Public Enum GPIO_GCB_GPIO16_OFF_CFG1
'Addr = &H1843&
'GPIO16_WKUP_LVL = &HFE
'GPIO16_PU_PD = &HF9
'GPIO16_IOTYPE = &HC7
'GPIO16_IOCONFIG = &H3F
'End Enum
'Public Enum GPIO_GCB_GPIO17_AWAKE_CFG1
'Addr = &H1844&
'GPIO17_WKUP_LVL = &HFE
'GPIO17_PU_PD = &HF9
'GPIO17_IOTYPE = &HC7
'GPIO17_IOCONFIG = &H3F
'End Enum
'Public Enum GPIO_GCB_GPIO17_SLP_CFG1
'Addr = &H1845&
'GPIO17_WKUP_LVL = &HFE
'GPIO17_PU_PD = &HF9
'GPIO17_IOTYPE = &HC7
'GPIO17_IOCONFIG = &H3F
'End Enum
'Public Enum GPIO_GCB_GPIO17_OFF_CFG1
'Addr = &H1846&
'GPIO17_WKUP_LVL = &HFE
'GPIO17_PU_PD = &HF9
'GPIO17_IOTYPE = &HC7
'GPIO17_IOCONFIG = &H3F
'End Enum
'Public Enum GPIO_GCB_GPIO18_AWAKE_CFG1
'Addr = &H1847&
'GPIO18_WKUP_LVL = &HFE
'GPIO18_PU_PD = &HF9
'GPIO18_IOTYPE = &HC7
'GPIO18_IOCONFIG = &H3F
'End Enum
'Public Enum GPIO_GCB_GPIO18_SLP_CFG1
'Addr = &H1848&
'GPIO18_WKUP_LVL = &HFE
'GPIO18_PU_PD = &HF9
'GPIO18_IOTYPE = &HC7
'GPIO18_IOCONFIG = &H3F
'End Enum
'Public Enum GPIO_GCB_GPIO18_OFF_CFG1
'Addr = &H1849&
'GPIO18_WKUP_LVL = &HFE
'GPIO18_PU_PD = &HF9
'GPIO18_IOTYPE = &HC7
'GPIO18_IOCONFIG = &H3F
'End Enum
'Public Enum GPIO_GCB_GPIO19_AWAKE_CFG1
'Addr = &H184A&
'GPIO19_WKUP_LVL = &HFE
'GPIO19_PU_PD = &HF9
'GPIO19_IOTYPE = &HC7
'GPIO19_IOCONFIG = &H3F
'End Enum
'Public Enum GPIO_GCB_GPIO19_SLP_CFG1
'Addr = &H184B&
'GPIO19_WKUP_LVL = &HFE
'GPIO19_PU_PD = &HF9
'GPIO19_IOTYPE = &HC7
'GPIO19_IOCONFIG = &H3F
'End Enum
'Public Enum GPIO_GCB_GPIO19_OFF_CFG1
'Addr = &H184C&
'GPIO19_WKUP_LVL = &HFE
'GPIO19_PU_PD = &HF9
'GPIO19_IOTYPE = &HC7
'GPIO19_IOCONFIG = &H3F
'End Enum
'Public Enum GPIO_GCB_GPIO20_AWAKE_CFG1
'Addr = &H184D&
'GPIO20_WKUP_LVL = &HFE
'GPIO20_PU_PD = &HF9
'GPIO20_IOTYPE = &HC7
'GPIO20_IOCONFIG = &H3F
'End Enum
'Public Enum GPIO_GCB_GPIO20_SLP_CFG1
'Addr = &H184E&
'GPIO20_WKUP_LVL = &HFE
'GPIO20_PU_PD = &HF9
'GPIO20_IOTYPE = &HC7
'GPIO20_IOCONFIG = &H3F
'End Enum
'Public Enum GPIO_GCB_GPIO20_OFF_CFG1
'Addr = &H184F&
'GPIO20_WKUP_LVL = &HFE
'GPIO20_PU_PD = &HF9
'GPIO20_IOTYPE = &HC7
'GPIO20_IOCONFIG = &H3F
'End Enum
'Public Enum GPIO_GCB_GPIO21_AWAKE_CFG1
'Addr = &H1850&
'GPIO21_WKUP_LVL = &HFE
'GPIO21_PU_PD = &HF9
'GPIO21_IOTYPE = &HC7
'GPIO21_IOCONFIG = &H3F
'End Enum
'Public Enum GPIO_GCB_GPIO21_SLP_CFG1
'Addr = &H1851&
'GPIO21_WKUP_LVL = &HFE
'GPIO21_PU_PD = &HF9
'GPIO21_IOTYPE = &HC7
'GPIO21_IOCONFIG = &H3F
'End Enum
'Public Enum GPIO_GCB_GPIO21_OFF_CFG1
'Addr = &H1852&
'GPIO21_WKUP_LVL = &HFE
'GPIO21_PU_PD = &HF9
'GPIO21_IOTYPE = &HC7
'GPIO21_IOCONFIG = &H3F
'End Enum
'Public Enum GPIO_GCB_GPIO22_AWAKE_CFG1
'Addr = &H1853&
'GPIO22_WKUP_LVL = &HFE
'GPIO22_PU_PD = &HF9
'GPIO22_IOTYPE = &HC7
'GPIO22_IOCONFIG = &H3F
'End Enum
'Public Enum GPIO_GCB_GPIO22_SLP_CFG1
'Addr = &H1854&
'GPIO22_WKUP_LVL = &HFE
'GPIO22_PU_PD = &HF9
'GPIO22_IOTYPE = &HC7
'GPIO22_IOCONFIG = &H3F
'End Enum
'Public Enum GPIO_GCB_GPIO22_OFF_CFG1
'Addr = &H1855&
'GPIO22_WKUP_LVL = &HFE
'GPIO22_PU_PD = &HF9
'GPIO22_IOTYPE = &HC7
'GPIO22_IOCONFIG = &H3F
'End Enum
'Public Enum GPIO_GCB_GPIO23_AWAKE_CFG1
'Addr = &H1856&
'GPIO23_WKUP_LVL = &HFE
'GPIO23_PU_PD = &HF9
'GPIO23_IOTYPE = &HC7
'GPIO23_IOCONFIG = &H3F
'End Enum
'Public Enum GPIO_GCB_GPIO23_SLP_CFG1
'Addr = &H1857&
'GPIO23_WKUP_LVL = &HFE
'GPIO23_PU_PD = &HF9
'GPIO23_IOTYPE = &HC7
'GPIO23_IOCONFIG = &H3F
'End Enum
'Public Enum GPIO_GCB_GPIO23_OFF_CFG1
'Addr = &H1858&
'GPIO23_WKUP_LVL = &HFE
'GPIO23_PU_PD = &HF9
'GPIO23_IOTYPE = &HC7
'GPIO23_IOCONFIG = &H3F
'End Enum
'Public Enum GPIO_GCB_GPIO24_AWAKE_CFG1
'Addr = &H1859&
'GPIO24_WKUP_LVL = &HFE
'GPIO24_PU_PD = &HF9
'GPIO24_IOTYPE = &HC7
'GPIO24_IOCONFIG = &H3F
'End Enum
'Public Enum GPIO_GCB_GPIO24_SLP_CFG1
'Addr = &H185A&
'GPIO24_WKUP_LVL = &HFE
'GPIO24_PU_PD = &HF9
'GPIO24_IOTYPE = &HC7
'GPIO24_IOCONFIG = &H3F
'End Enum
'Public Enum GPIO_GCB_GPIO24_OFF_CFG1
'Addr = &H185B&
'GPIO24_WKUP_LVL = &HFE
'GPIO24_PU_PD = &HF9
'GPIO24_IOTYPE = &HC7
'GPIO24_IOCONFIG = &H3F
'End Enum
'Public Enum GPIO_GCB_GPIO25_AWAKE_CFG1
'Addr = &H185C&
'GPIO25_WKUP_LVL = &HFE
'GPIO25_PU_PD = &HF9
'GPIO25_IOTYPE = &HC7
'GPIO25_IOCONFIG = &H3F
'End Enum
'Public Enum GPIO_GCB_GPIO25_SLP_CFG1
'Addr = &H185D&
'GPIO25_WKUP_LVL = &HFE
'GPIO25_PU_PD = &HF9
'GPIO25_IOTYPE = &HC7
'GPIO25_IOCONFIG = &H3F
'End Enum
'Public Enum GPIO_GCB_GPIO25_OFF_CFG1
'Addr = &H185E&
'GPIO25_WKUP_LVL = &HFE
'GPIO25_PU_PD = &HF9
'GPIO25_IOTYPE = &HC7
'GPIO25_IOCONFIG = &H3F
'End Enum
'Public Enum GPIO_GCB_GPIO26_AWAKE_CFG1
'Addr = &H185F&
'GPIO26_WKUP_LVL = &HFE
'GPIO26_PU_PD = &HF9
'GPIO26_IOTYPE = &HC7
'GPIO26_IOCONFIG = &H3F
'End Enum
'Public Enum GPIO_GCB_GPIO26_SLP_CFG1
'Addr = &H1860&
'GPIO26_WKUP_LVL = &HFE
'GPIO26_PU_PD = &HF9
'GPIO26_IOTYPE = &HC7
'GPIO26_IOCONFIG = &H3F
'End Enum
'Public Enum GPIO_GCB_GPIO26_OFF_CFG1
'Addr = &H1861&
'GPIO26_WKUP_LVL = &HFE
'GPIO26_PU_PD = &HF9
'GPIO26_IOTYPE = &HC7
'GPIO26_IOCONFIG = &H3F
'End Enum
'Public Enum GPIO_GCB_GPIO27_AWAKE_CFG1
'Addr = &H1862&
'GPIO27_WKUP_LVL = &HFE
'GPIO27_PU_PD = &HF9
'GPIO27_IOTYPE = &HC7
'GPIO27_IOCONFIG = &H3F
'End Enum
'Public Enum GPIO_GCB_GPIO27_SLP_CFG1
'Addr = &H1863&
'GPIO27_WKUP_LVL = &HFE
'GPIO27_PU_PD = &HF9
'GPIO27_IOTYPE = &HC7
'GPIO27_IOCONFIG = &H3F
'End Enum
'Public Enum GPIO_GCB_GPIO27_OFF_CFG1
'Addr = &H1864&
'GPIO27_WKUP_LVL = &HFE
'GPIO27_PU_PD = &HF9
'GPIO27_IOTYPE = &HC7
'GPIO27_IOCONFIG = &H3F
'End Enum
'Public Enum GPIO_GCB_GPIO1_CFG2
'Addr = &H1865&
'GPIO1_DEB = &HF8
'GPIO1_SUPPLY = &HE7
'End Enum
'Public Enum GPIO_GCB_GPIO2_CFG2
'Addr = &H1866&
'GPIO2_DEB = &HF8
'GPIO2_SUPPLY = &HE7
'GPIO2_DRV = &H3F
'End Enum
'Public Enum GPIO_GCB_GPIO3_CFG2
'Addr = &H1867&
'GPIO3_DEB = &HF8
'GPIO3_SUPPLY = &HE7
'GPIO3_DRV = &H3F
'End Enum
'Public Enum GPIO_GCB_GPIO4_CFG2
'Addr = &H1868&
'GPIO4_DEB = &HF8
'GPIO4_SUPPLY = &HE7
'GPIO4_DRV = &H3F
'End Enum
'Public Enum GPIO_GCB_GPIO5_CFG2
'Addr = &H1869&
'GPIO5_DEB = &HF8
'GPIO5_SUPPLY = &HE7
'GPIO5_DRV = &H3F
'End Enum
'Public Enum GPIO_GCB_GPIO6_CFG2
'Addr = &H186A&
'GPIO6_DEB = &HF8
'GPIO6_SUPPLY = &HE7
'GPIO6_DRV = &H3F
'End Enum
'Public Enum GPIO_GCB_GPIO7_CFG2
'Addr = &H186B&
'GPIO7_DEB = &HF8
'GPIO7_SUPPLY = &HE7
'GPIO7_DRV = &H3F
'End Enum
'Public Enum GPIO_GCB_GPIO8_CFG2
'Addr = &H186C&
'GPIO8_DEB = &HF8
'GPIO8_SUPPLY = &HE7
'GPIO8_DRV = &H3F
'End Enum
'Public Enum GPIO_GCB_GPIO9_CFG2
'Addr = &H186D&
'GPIO9_DEB = &HF8
'GPIO9_SUPPLY = &HE7
'GPIO9_DRV = &H3F
'End Enum
'Public Enum GPIO_GCB_GPIO10_CFG2
'Addr = &H186E&
'GPIO10_DEB = &HF8
'GPIO10_SUPPLY = &HE7
'GPIO10_DRV = &H3F
'End Enum
'Public Enum GPIO_GCB_GPIO11_CFG2
'Addr = &H186F&
'GPIO11_DEB = &HF8
'GPIO11_SUPPLY = &HE7
'GPIO11_DRV = &H3F
'End Enum
'Public Enum GPIO_GCB_GPIO12_CFG2
'Addr = &H1870&
'GPIO12_DEB = &HF8
'GPIO12_SUPPLY = &HE7
'GPIO12_DRV = &H3F
'End Enum
'Public Enum GPIO_GCB_GPIO13_CFG2
'Addr = &H1871&
'GPIO13_DEB = &HF8
'GPIO13_SUPPLY = &HE7
'GPIO13_DRV = &H3F
'End Enum
'Public Enum GPIO_GCB_GPIO14_CFG2
'Addr = &H1872&
'GPIO14_DEB = &HF8
'GPIO14_SUPPLY = &HE7
'GPIO14_DRV = &H3F
'End Enum
'Public Enum GPIO_GCB_GPIO15_CFG2
'Addr = &H1873&
'GPIO15_DEB = &HF8
'GPIO15_SUPPLY = &HE7
'GPIO15_DRV = &H3F
'End Enum
'Public Enum GPIO_GCB_GPIO16_CFG2
'Addr = &H1874&
'GPIO16_DEB = &HF8
'GPIO16_SUPPLY = &HE7
'GPIO16_DRV = &H3F
'End Enum
'Public Enum GPIO_GCB_GPIO17_CFG2
'Addr = &H1875&
'GPIO17_DEB = &HF8
'GPIO17_SUPPLY = &HE7
'GPIO17_DRV = &H3F
'End Enum
'Public Enum GPIO_GCB_GPIO18_CFG2
'Addr = &H1876&
'GPIO18_DEB = &HF8
'GPIO18_SUPPLY = &HE7
'GPIO18_DRV = &H3F
'End Enum
'Public Enum GPIO_GCB_GPIO19_CFG2
'Addr = &H1877&
'GPIO19_DEB = &HF8
'GPIO19_SUPPLY = &HE7
'GPIO19_DRV = &H3F
'End Enum
'Public Enum GPIO_GCB_GPIO20_CFG2
'Addr = &H1878&
'GPIO20_DEB = &HF8
'GPIO20_SUPPLY = &HE7
'GPIO20_DRV = &H3F
'End Enum
'Public Enum GPIO_GCB_GPIO21_CFG2
'Addr = &H1879&
'GPIO21_DEB = &HF8
'GPIO21_SUPPLY = &HE7
'GPIO21_DRV = &H3F
'End Enum
'Public Enum GPIO_GCB_GPIO22_CFG2
'Addr = &H187A&
'GPIO22_DEB = &HF8
'GPIO22_SUPPLY = &HE7
'GPIO22_DRV = &H3F
'End Enum
'Public Enum GPIO_GCB_GPIO23_CFG2
'Addr = &H187B&
'GPIO23_DEB = &HF8
'GPIO23_SUPPLY = &HE7
'GPIO23_DRV = &H3F
'End Enum
'Public Enum GPIO_GCB_GPIO24_CFG2
'Addr = &H187C&
'GPIO24_DEB = &HF8
'GPIO24_SUPPLY = &HE7
'GPIO24_DRV = &H3F
'End Enum
'Public Enum GPIO_GCB_GPIO25_CFG2
'Addr = &H187D&
'GPIO25_DEB = &HF8
'GPIO25_SUPPLY = &HE7
'GPIO25_DRV = &H3F
'End Enum
'Public Enum GPIO_GCB_GPIO26_CFG2
'Addr = &H187E&
'GPIO26_DEB = &HF8
'GPIO26_SUPPLY = &HE7
'GPIO26_DRV = &H3F
'End Enum
'Public Enum GPIO_GCB_GPIO27_CFG2
'Addr = &H187F&
'GPIO27_DEB = &HF8
'GPIO27_SUPPLY = &HE7
'End Enum
'Public Enum GPIO_GCB_RESET_IN1_CFG
'Addr = &H1880&
'RIN1_DEB = &HFE
'RIN1_PUPD = &HF9
'RIN1_SENS = &HF7
'RIN1_SUPPLY = &HCF
'RIN1_DRV = &H3F
'End Enum
'Public Enum GPIO_GCB_RESET_IN1_EN
'Addr = &H1881&
'RIN1_EN_AWAKE = &HFE
'RIN1_EN_SLP_DDR = &HFD
'RIN1_EN_SLP_S2R = &HFB
'End Enum
'Public Enum GPIO_GCB_RESET_IN2_CFG
'Addr = &H1882&
'RIN2_DEB = &HFE
'RIN2_PUPD = &HF9
'RIN2_SENS = &HF7
'RIN2_SUPPLY = &HCF
'RIN2_DRV = &H3F
'End Enum
'Public Enum GPIO_GCB_RESET_IN2_EN
'Addr = &H1883&
'RIN2_EN_AWAKE = &HFE
'RIN2_EN_SLP_DDR = &HFD
'RIN2_EN_SLP_S2R = &HFB
'End Enum
'Public Enum GPIO_GCB_RESET_IN3_CFG
'Addr = &H1884&
'RIN3_DEB = &HFE
'RIN3_PUPD = &HF9
'RIN3_SENS = &HF7
'RIN3_SUPPLY = &HCF
'RIN3_DRV = &H3F
'End Enum
'Public Enum GPIO_GCB_RESET_IN3_EN
'Addr = &H1885&
'RIN3_EN_AWAKE = &HFE
'RIN3_EN_SLP_DDR = &HFD
'RIN3_EN_SLP_S2R = &HFB
'End Enum
'Public Enum GPIO_GCB_BTN1_CFG1
'Addr = &H1886&
'BTN1_PUPD = &HFC
'BTN1_SENS = &H3F
'End Enum
'Public Enum GPIO_GCB_BTN2_CFG1
'Addr = &H1887&
'BTN2_PUPD = &HFC
'BTN2_SENS = &H3F
'End Enum
'Public Enum GPIO_GCB_BTN3_CFG1
'Addr = &H1888&
'BTN3_PUPD = &HFC
'BTN3_SENS = &H3F
'End Enum
'Public Enum GPIO_GCB_BTN4_CFG1
'Addr = &H1889&
'BTN4_PUPD = &HFC
'BTN4_SENS = &H3F
'End Enum
'Public Enum GPIO_GCB_BTN1_CFG2
'Addr = &H188A&
'BTN1_DEB = &HF8
'BTN1_SUPPLY = &HE7
'End Enum
'Public Enum GPIO_GCB_BTN2_CFG2
'Addr = &H188B&
'BTN2_DEB = &HF8
'BTN2_SUPPLY = &HE7
'End Enum
'Public Enum GPIO_GCB_BTN3_CFG2
'Addr = &H188C&
'BTN3_DEB = &HF8
'BTN3_SUPPLY = &HE7
'End Enum
'Public Enum GPIO_GCB_BTN4_CFG2
'Addr = &H188D&
'BTN4_DEB = &HF8
'BTN4_SUPPLY = &HE7
'End Enum
'Public Enum GPIO_GCB_BTN_WAKE_CONFIG
'Addr = &H188E&
'BTN_WAKE = &HF0
'End Enum
'Public Enum GPIO_GCB_TWO_FNG_RST_CFG
'Addr = &H188F&
'TWO_FNG_RST_TIMER = &HFC
'TWO_FNG_RST_EN = &HFB
'TWO_FNG_RST_WKUP_EN = &HF7
'End Enum
'Public Enum GPIO_GCB_DBLCLICK_DET_CFG
'Addr = &H1890&
'DBLCLICK_TIMER = &HF0
'DBLCLICK_DET_EN = &HEF
'DBLCLICK_ACK_EN = &HDF
'DBLCLICK_RESTORE_EN = &HBF
'DBLCLICK_DET_SOURCE = &H7F
'End Enum
'Public Enum GPIO_GCB_DBLCLICK_DET_ACK
'Addr = &H1891&
'DBLCLICK_DET_ACK = &HFE
'End Enum
'Public Enum GPIO_GCB_DBLCLICK_DET_RATE
'Addr = &H1892&
'DBLCLICK_DET_RATE = &HF0
'DBLCLICK_DET_RATE_ACTUAL = &HF
'End Enum
'Public Enum GPIO_GCB_DBLCLICK_DET_RATE_LIMITS
'Addr = &H1893&
'DBLCLICK_DET_RATE_MAX = &HF0
'DBLCLICK_DET_RATE_MIN = &HF
'End Enum
'Public Enum GPIO_GCB_DBLCLICK_IO_CFG
'Addr = &H1894&
'DBLCLICK_DRV = &HFC
'DBLCLICK_SUPPLY = &HF3
'DBLCLICK_LVL = &HEF
'DBLCLICK_PUPD = &H9F
'DBLCLICK_ODPP = &H7F
'End Enum
'Public Enum GPIO_GCB_BTNO1_CFG
'Addr = &H1895&
'BTNO1_ODPP = &HFE
'BTNO1_SUPPLY = &HCF
'BTNO1_DRV = &H3F
'End Enum
'Public Enum GPIO_GCB_BTNO2_CFG
'Addr = &H1896&
'BTNO2_ODPP = &HFE
'BTNO2_SUPPLY = &HCF
'BTNO2_DRV = &H3F
'End Enum
'Public Enum GPIO_GCB_BTNO3_CFG
'Addr = &H1897&
'BTNO3_ODPP = &HFE
'BTNO3_SUPPLY = &HCF
'BTNO3_DRV = &H3F
'End Enum
'Public Enum GPIO_GCB_OUT_32K_CFG
'Addr = &H1898&
'OUT32K_ODPP = &HFE
'OUT32K_SUPPLY = &HF9
'OUT32K_DRV = &H3F
'End Enum
'Public Enum GPIO_GCB_SLEEP_32K_CFG
'Addr = &H1899&
'SLP32K_ODPP = &HFE
'SLP32K_SUPPLY = &HF9
'SLP32K_DRV = &H3F
'End Enum
'Public Enum GPIO_GCB_SHDN_CFG
'Addr = &H189A&
'SHDN_DEB = &HFE
'SHDN_PUPD = &HF9
'SHDN_LVL = &HF7
'SHDN_SUPPLY = &HCF
'SHDN_DRV = &H3F
'End Enum
'Public Enum GPIO_GCB_RESET_L_CFG
'Addr = &H189B&
'RESET_L_DIS = &HFE
'RESET_L_SUPPLY = &HF9
'RESET_L_ODPP = &HF7
'RESET_L_DRV = &H3F
'End Enum
'Public Enum GPIO_GCB_SYS_ALIVE_CFG
'Addr = &H189C&
'SYS_ALIVE_SUPPLY = &HF9
'SYS_ALIVE_ODPP = &HF7
'SYS_ALIVE_DRV = &H3F
'End Enum
'Public Enum GPIO_GCB_FAULT_OUT_L_CFG
'Addr = &H189D&
'FAULT_OUT_L_DIS = &HFE
'FAULT_OUT_L_SUPPLY = &HF9
'FAULT_OUT_L_ASSERT = &HF7
'FAULT_OUT_L_DRV = &H3F
'End Enum
'Public Enum GPIO_GCB_ACTIVE_READY_CFG
'Addr = &H189E&
'ACT_RDY_DIS = &HFE
'ACT_RDY_SUPPLY = &HF9
'ACT_RDY_ODPP = &HF7
'ACT_RDY_DRV = &H3F
'End Enum
'Public Enum GPIO_GCB_CRASH_L_CFG1
'Addr = &H189F&
'CRASH_L_SUPPLY = &HFC
'CRASH_L_PU = &HFB
'CRASH_L_DRV = &H3F
'End Enum
'Public Enum GPIO_GCB_CRASH_L_CFG2
'Addr = &H18A0&
'CRASH_L_OUT_DIS = &HFE
'CRASH_L_DEB = &HF3
'CRASH_L_IN_DIS = &HEF
'CRASH_L_USE_FORCE_SYNC_INV = &HDF
'End Enum
'Public Enum GPIO_GCB_VDD_BOOST_UVLO_L_CFG
'Addr = &H18A1&
'VDD_BOOST_UVLO_L_DIS = &HFE
'VDD_BOOST_UVLO_L_SUPPLY = &HF9
'VDD_BOOST_UVLO_L_SEL = &HF7
'VDD_BOOST_UVLO_L_DRV = &H3F
'End Enum
'Public Enum GPIO_GCB_VDDMAIN_UVWARN_L_CFG1
'Addr = &H18A2&
'VDDMAIN_UVWARN_L_SUPPLY = &HFC
'VDDMAIN_UVWARN_L_DRV = &H3F
'End Enum
'Public Enum GPIO_GCB_VDDMAIN_UVWARN_L_CFG2
'Addr = &H18A3&
'VDDMAIN_UVWARN_L_SEL = &HFC
'End Enum
'Public Enum GPIO_GCB_VDDMAIN_UVWARN_L_CFG3
'Addr = &H18A4&
'VDDMAIN_UVWARN_L_PULSE_LEN = &H80
'End Enum
'Public Enum GPIO_GCB_CPU_TRIG0_CFG1
'Addr = &H18A5&
'CPU_TRIG0_DIS = &HFE
'CPU_TRIG0_SUPPLY = &HF9
'CPU_TRIG0_ODPP = &HF7
'CPU_TRIG0_DRV = &H3F
'End Enum
'Public Enum GPIO_GCB_CPU_TRIG0_CFG2
'Addr = &H18A6&
'CPU_TRIG0_PULSE_LEN = &HF8
'CPU_TRIG0_TRIG_SEL = &HE7
'End Enum
'Public Enum GPIO_GCB_CPU_TRIG0_DEBUG
'Addr = &H18A7&
'CPU_TRIG0_DBG_CNT = &HF0
'End Enum
'Public Enum GPIO_GCB_CPU_TRIG1_CFG1
'Addr = &H18A8&
'CPU_TRIG1_DIS = &HFE
'CPU_TRIG1_SUPPLY = &HF9
'CPU_TRIG1_ODPP = &HF7
'CPU_TRIG1_DRV = &H3F
'End Enum
'Public Enum GPIO_GCB_CPU_TRIG1_CFG2
'Addr = &H18A9&
'CPU_TRIG1_PULSE_LEN = &HF8
'CPU_TRIG1_TRIG_SEL = &HE7
'End Enum
'Public Enum GPIO_GCB_CPU_TRIG1_DEBUG
'Addr = &H18AA&
'CPU_TRIG1_DBG_CNT = &HF0
'End Enum
'Public Enum GPIO_GCB_GPU_TRIG0_CFG1
'Addr = &H18AB&
'GPU_TRIG0_DIS = &HFE
'GPU_TRIG0_SUPPLY = &HF9
'GPU_TRIG0_ODPP = &HF7
'GPU_TRIG0_DRV = &H3F
'End Enum
'Public Enum GPIO_GCB_GPU_TRIG0_CFG2
'Addr = &H18AC&
'GPU_TRIG0_PULSE_LEN = &HF8
'GPU_TRIG0_TRIG_SEL = &HE7
'End Enum
'Public Enum GPIO_GCB_GPU_TRIG0_DEBUG
'Addr = &H18AD&
'GPU_TRIG0_DBG_CNT = &HF0
'End Enum
'Public Enum GPIO_GCB_GPU_TRIG1_CFG1
'Addr = &H18AE&
'GPU_TRIG1_DIS = &HFE
'GPU_TRIG1_SUPPLY = &HF9
'GPU_TRIG1_ODPP = &HF7
'GPU_TRIG1_DRV = &H3F
'End Enum
'Public Enum GPIO_GCB_GPU_TRIG1_CFG2
'Addr = &H18AF&
'GPU_TRIG1_PULSE_LEN = &HF8
'GPU_TRIG1_TRIG_SEL = &HE7
'End Enum
'Public Enum GPIO_GCB_GPU_TRIG1_DEBUG
'Addr = &H18B0&
'GPU_TRIG1_DBG_CNT = &HF0
'End Enum
'Public Enum GPIO_GCB_GPIO_TRIG_CFG
'Addr = &H18B1&
'IOTYPE_IMAXT_ONLY = &HFE
'End Enum
'Public Enum GPIO_GCB_TRIGGER_TEST
'Addr = &H18B2&
'VDD_BOOST_UVLO_TEST_OUT = &HFE
'VDDMAIN_UVWARN_TEST_OUT = &HFD
'CPU_TRIG0_TEST_OUT = &HFB
'CPU_TRIG1_TEST_OUT = &HF7
'GPU_TRIG0_TEST_OUT = &HEF
'GPU_TRIG1_TEST_OUT = &HDF
'End Enum
'Public Enum GPIO_GCB_FORCE_SYNC_CFG
'Addr = &H18B3&
'FORCE_SYNC_LVL = &HEF
'End Enum
'Public Enum GPIO_GCB_FORCE_SYNC_EN1
'Addr = &H18B4&
'FORCE_SYNC_EN1 = &H0
'End Enum
'Public Enum GPIO_GCB_FORCE_SYNC_EN2
'Addr = &H18B5&
'FORCE_SYNC_EN2 = &H80
'End Enum
'Public Enum GPIO_GCB_LDO1_EN_CFG
'Addr = &H18B6&
'LDO1_EN_PUPD = &HFC
'LDO1_EN_SUPPLY = &HF3
'LDO1_EN_LVL = &HEF
'LDO1_EN_ACTIVATE = &HDF
'LDO1_EN_DRV = &H3F
'End Enum
'Public Enum GPIO_GCB_LDO1_EN_STATUS
'Addr = &H18B7&
'LDO1_EN_LOCK_STATUS = &HFE
'End Enum
'Public Enum GPIO_GCB_REQUEST_DFU_CFG1
'Addr = &H18B8&
'REQUEST_DFU_PUPD = &HFC
'REQUEST_DFU_MASKED_TO_OFF = &HFB
'REQUEST_DFU_MASKED_FROM_OFF = &HF7
'REQUEST_DFU_LVL = &HEF
'REQUEST_DFU_EN = &HDF
'REQUEST_DFU_SENS = &H3F
'End Enum
'Public Enum GPIO_GCB_REQUEST_DFU_CFG2
'Addr = &H18B9&
'REQUEST_DFU_DEB = &HFC
'REQUEST_DFU_SUPPLY = &HF3
'End Enum
'Public Enum GPIO_GCB_VBUS_DETECT_CFG
'Addr = &H18BA&
'VBUS_DETECT_PUPD = &HFC
'VBUS_DETECT_SUPPLY = &HF3
'VBUS_DETECT_SENS = &HEF
'VBUS_DETECT_DRV = &H9F
'End Enum
'Public Enum GPIO_GCB_FORCE_DFU_CFG
'Addr = &H18BB&
'FORCE_DFU_ODPP = &HFE
'FORCE_DFU_SUPPLY = &HCF
'FORCE_DFU_DRV = &H3F
'End Enum
'Public Enum GPIO_GCB_FORCE_DFU_STATE
'Addr = &H18BC&
'FORCE_DFU_STATE = &HFE
'End Enum
'Public Enum GPIO_GCB_FORCE_DFU_CTRL
'Addr = &H18BD&
'FORCE_DFU_CLR = &HFE
'FORCE_DFU_HOLD = &HFD
'End Enum
'Public Enum GPIO_GCB_BUTTON_DFU_CFG
'Addr = &H18BE&
'BTN_DFU_TIMER1 = &HFC
'BTN_DFU_TIMER2 = &HF3
'BTN_DFU_MODE = &HEF
'BTN_SEQ2_EN = &HBF
'BTN_DFU_EN = &H7F
'End Enum
'Public Enum GPIO_GCB_SPMI_CFG
'Addr = &H18BF&
'SPMI_PUPD_CFG = &HFC
'SPMI_SCLK_DS_CFG = &HF3
'SPMI_SDATA_DS_CFG = &HCF
'SPMI_POCCTRL_TEST = &HBF
'End Enum
'Public Enum GPIO_GCB_SGPIO_CFG
'Addr = &H18C0&
'SGPIO_PUPD_CFG = &HFC
'SGPIO_SCLK_DS_CFG = &HF3
'SGPIO_SDATA_DS_CFG = &HCF
'End Enum
'Public Enum GPIO_GCB_SGPIO_READY_REQ_CFG
'Addr = &H18C1&
'SGPIO_READY_REQ_DRV = &HFC
'SGPIO_READY_REQ_SUPPLY = &HF3
'SGPIO_READY_REQ_LVL = &HEF
'SGPIO_READY_REQ_PUPD = &H9F
'SGPIO_READY_REQ_ODPP = &H7F
'End Enum
'Public Enum GPIO_GCB_SCRASH_L_CFG1
'Addr = &H18C2&
'SCRASH_L_SUPPLY = &HFC
'SCRASH_L_PU = &HFB
'SCRASH_L_DRV = &H3F
'End Enum
'Public Enum GPIO_GCB_SCRASH_L_CFG2
'Addr = &H18C3&
'SCRASH_L_OUT_DIS = &HFE
'SCRASH_L_DEB = &HF3
'SCRASH_L_IN_DIS = &HEF
'End Enum
'Public Enum GPIO_GCB_HOLD_CFG
'Addr = &H18C4&
'GPIO4_HOLD = &HFE
'GPIO6_HOLD = &HFD
'GPIO19_HOLD = &HF7
'GPIO20_HOLD = &HEF
'End Enum
'Public Enum GPIO_GCB_BTN_SEQ_RST_CFG
'Addr = &H18C5&
'BTN_SEQ_RST_EN = &HFE
'BTN_SEQ_RST_WKUP_EN = &HFD
'BTN_SEQ_RST_MAX = &H3F
'End Enum
'Public Enum GPIO_GCB_BTN_SEQ_TIMER_RST
'Addr = &H18C6&
'BTN_SEQ_ST4_TIMER_RST = &HFE
'End Enum
'Public Enum GPIO_GCB_BTN_SEQ_T0_CONFIG
'Addr = &H18C7&
'T0_TIMER_MIN = &HF
'End Enum
'Public Enum GPIO_GCB_BTN_SEQ_T1_CONFIG
'Addr = &H18C8&
'T1_TIMER_MAX = &HF0
'T1_TIMER_MIN = &HF
'End Enum
'Public Enum GPIO_GCB_BTN_SEQ_T2_CONFIG
'Addr = &H18C9&
'T2_TIMER_MAX = &HF0
'T2_TIMER_MIN = &HF
'End Enum
'Public Enum GPIO_GCB_BTN_SEQ_T3_CONFIG
'Addr = &H18CA&
'T3_TIMER_MAX = &HF0
'T3_TIMER_MIN = &HF
'End Enum
'Public Enum GPIO_GCB_BTN_SEQ_T4_CONFIG
'Addr = &H18CB&
'T4_TIMER_MAX = &HF0
'T4_TIMER_MIN = &HF
'End Enum
'Public Enum GPIO_GCB_BTN_SEQ_T5_CONFIG
'Addr = &H18CC&
'T5_TIMER_MIN = &HF
'End Enum
'Public Enum GPIO_GCB_BTN_SEQ_T6_CONFIG
'Addr = &H18CD&
'T6_TIMER_MIN = &HF
'End Enum
'Public Enum GPIO_GCB_BTN_SEQ_IDLE_CFG
'Addr = &H18CE&
'BTN1_SEQ_IDLE = &HFC
'BTN2_SEQ_IDLE = &HF3
'BTN3_SEQ_IDLE = &HCF
'BTN4_SEQ_IDLE = &H3F
'End Enum
'Public Enum GPIO_GCB_BTN_SEQ_ST1_CFG
'Addr = &H18CF&
'BTN1_SEQ_ST1 = &HFC
'BTN2_SEQ_ST1 = &HF3
'BTN3_SEQ_ST1 = &HCF
'BTN4_SEQ_ST1 = &H3F
'End Enum
'Public Enum GPIO_GCB_BTN_SEQ_IDLE1_CFG
'Addr = &H18D0&
'BTN1_SEQ_IDLE1 = &HFC
'BTN2_SEQ_IDLE1 = &HF3
'BTN3_SEQ_IDLE1 = &HCF
'BTN4_SEQ_IDLE1 = &H3F
'End Enum
'Public Enum GPIO_GCB_BTN_SEQ_ST2_CFG
'Addr = &H18D1&
'BTN1_SEQ_ST2 = &HFC
'BTN2_SEQ_ST2 = &HF3
'BTN3_SEQ_ST2 = &HCF
'BTN4_SEQ_ST2 = &H3F
'End Enum
'Public Enum GPIO_GCB_BTN_SEQ_IDLE2_CFG
'Addr = &H18D2&
'BTN1_SEQ_IDLE2 = &HFC
'BTN2_SEQ_IDLE2 = &HF3
'BTN3_SEQ_IDLE2 = &HCF
'BTN4_SEQ_IDLE2 = &H3F
'End Enum
'Public Enum GPIO_GCB_BTN_SEQ_ST3_CFG
'Addr = &H18D3&
'BTN1_SEQ_ST3 = &HFC
'BTN2_SEQ_ST3 = &HF3
'BTN3_SEQ_ST3 = &HCF
'BTN4_SEQ_ST3 = &H3F
'End Enum
'Public Enum GPIO_GCB_BTN_SEQ_ST4_CFG
'Addr = &H18D4&
'BTN1_SEQ_ST4 = &HFC
'BTN2_SEQ_ST4 = &HF3
'BTN3_SEQ_ST4 = &HCF
'BTN4_SEQ_ST4 = &H3F
'End Enum
'Public Enum GPIO_GCB_TEST_LV_IO_CFG1
'Addr = &H18D5&
'TEST_VDD_BOOST_UVLO_L = &HFE
'TEST_CPU_TRIGGER0_L = &HFD
'TEST_CPU_TRIGGER1_L = &HFB
'TEST_GPU_TRIGGER0_L = &HF7
'TEST_GPU_TRIGGER1_L = &HEF
'TEST_VDDMAIN_UVWARN_L = &HDF
'KEY = &H7F
'End Enum
'Public Enum GPIO_GCB_TEST_LV_IO_CFG2
'Addr = &H18D6&
'TEST_BTNO1 = &HFE
'TEST_BTNO2 = &HFD
'TEST_BTNO3 = &HFB
'TEST_CRASH_L = &HF7
'TEST_FAULT_OUT_L = &HEF
'TEST_RESET_L = &HDF
'TEST_SHDN = &HBF
'KEY = &H7F
'End Enum
'Public Enum GPIO_GCB_TEST_LV_IO_CFG3
'Addr = &H18D7&
'TEST_DBLCLICK_DET = &HFE
'TEST_ACTIVE_READY = &HFD
'TEST_SYS_ALIVE = &HFB
'TEST_SLP32K = &HF7
'TEST_OUT32K = &HEF
'TEST_FORCE_SYNC = &HDF
'TEST_SCRASH_L = &HBF
'KEY = &H7F
'End Enum
'Public Enum GPIO_GCB_TEST_LV_IO_CFG4
'Addr = &H18D8&
'TEST_GPIO2 = &HFD
'TEST_GPIO3 = &HFB
'TEST_GPIO4 = &HF7
'TEST_GPIO5 = &HEF
'TEST_GPIO6 = &HDF
'TEST_GPIO7 = &HBF
'KEY = &H7F
'End Enum
'Public Enum GPIO_GCB_TEST_LV_IO_CFG5
'Addr = &H18D9&
'TEST_GPIO8 = &HFE
'TEST_GPIO9 = &HFD
'TEST_GPIO10 = &HFB
'TEST_GPIO11 = &HF7
'TEST_GPIO12 = &HEF
'TEST_GPIO13 = &HDF
'TEST_GPIO14 = &HBF
'KEY = &H7F
'End Enum
'Public Enum GPIO_GCB_TEST_LV_IO_CFG6
'Addr = &H18DA&
'TEST_GPIO15 = &HFE
'TEST_GPIO16 = &HFD
'TEST_GPIO17 = &HFB
'TEST_GPIO18 = &HF7
'TEST_GPIO19 = &HEF
'TEST_GPIO20 = &HDF
'TEST_GPIO21 = &HBF
'KEY = &H7F
'End Enum
'Public Enum GPIO_GCB_TEST_LV_IO_CFG7
'Addr = &H18DB&
'TEST_GPIO22 = &HFE
'TEST_GPIO23 = &HFD
'TEST_GPIO24 = &HFB
'TEST_GPIO25 = &HF7
'TEST_GPIO26 = &HEF
'TEST_FORCE_DFU = &HBF
'KEY = &H7F
'End Enum
'Public Enum GPIO_GCB_TEST_LV_IO_CFG8
'Addr = &H18DC&
'TEST_RESET_IN_1 = &HFE
'TEST_RESET_IN_2 = &HFD
'TEST_RESET_IN_3 = &HFB
'TEST_REQUEST_DFU = &HF7
'TEST_VBUS_DETECT = &HEF
'TEST_LDO1_EN = &HDF
'TEST_SGPIO_READY_REQ = &HBF
'KEY = &H7F
'End Enum
'Public Enum GPIO_GCB_TEST_SGPIO
'Addr = &H18DD&
'SGPIO_SPMI = &HFE
'End Enum
'Public Enum GPIO_GCB_TEST_OTHERS
'Addr = &H18DE&
'FORCE_CRASH_L = &HFE
'FORCE_SCRASH_L = &HFD
'End Enum
'Public Enum POWER_CONTROL_MAINFSM_EVENT1
'Addr = &H2400&
'EVT_PWR_ST_DONE = &H0
'End Enum
'Public Enum POWER_CONTROL_MAINFSM_EVENT2
'Addr = &H2401&
'EVT_FORCE_STATE_ERROR = &HFE
'EVT_FORCE_STATE_INVALID = &HFD
'EVT_TARGET_STATE_IGNORED = &HFB
'EVT_TARGET_STATE_ERROR = &HEF
'EVT_TARGET_STATE_INVALID = &HDF
'End Enum
'Public Enum POWER_CONTROL_MAINFSM_EVENT3
'Addr = &H2402&
'EVT_PSEQ_SGPIO_TR_TIMEOUT = &HFD
'End Enum
'Public Enum POWER_CONTROL_MAINFSM_IRQ_MASK_EVENT1
'Addr = &H2406&
'MSK_PWR_ST_DONE = &H0
'End Enum
'Public Enum POWER_CONTROL_MAINFSM_IRQ_MASK_EVENT2
'Addr = &H2407&
'MSK_FORCE_STATE_ERROR = &HFE
'MSK_FORCE_STATE_INVALID = &HFD
'MSK_TARGET_STATE_IGNORED = &HFB
'MSK_TARGET_STATE_ERROR = &HEF
'MSK_TARGET_STATE_INVALID = &HDF
'End Enum
'Public Enum POWER_CONTROL_MAINFSM_POWER_STATE_STATUS
'Addr = &H2409&
'CURR_STATE = &HF8
'PREV_STATE = &HC7
'IN_TRANSITION = &H7F
'End Enum
'Public Enum POWER_CONTROL_MAINFSM_POWER_STATE_TARGET
'Addr = &H240A&
'TARGET_STATE = &HF8
'End Enum
'Public Enum POWER_CONTROL_MAINFSM_POWER_STATE_FORCE
'Addr = &H240B&
'FORCE_STATE = &HF8
'FORCE_VALID = &H7F
'End Enum
'Public Enum POWER_CONTROL_MAINFSM_MAIN_FSM_CFG
'Addr = &H240C&
'CRASH_SEQ_DIS = &HFE
'OFF_DWELL_TIME_SEL = &HFD
'SLPDDR_DWELL_TIME_SEL = &HFB
'GCB_TO_CRASH_EN = &HF7
'ABORT_AT_END_OF_SLOT_AWAKE_TO_DDR = &HEF
'ABORT_AT_END_OF_SLOT_DDR_TO_S2R = &HDF
'VDD_BOOST_CRASH_EN = &HBF
'OFF_DWELL_TIME_STP_EXT = &H7F
'End Enum
'Public Enum POWER_CONTROL_MAINFSM_MAIN_FSM_CFG_1
'Addr = &H240D&
'SLEEP_S2RA_EN = &HFE
'End Enum
'Public Enum POWER_CONTROL_MAINFSM_MAIN_FSM_CFG_2
'Addr = &H240E&
'AUTO_WAKEUP = &HFD
'End Enum
'Public Enum POWER_CONTROL_MAINFSM_MFSM_SGPIO_CFG
'Addr = &H240F&
'CFG_ALLOW_SGPIO_REQ_RDY_IN_OFF = &HFE
'SGPIO_FORCE_EN = &HFD
'SGPIO_FORCE_DIS = &HFB
'SGPIO_READY_WAIT_TIME = &HE7
'End Enum
'Public Enum POWER_CONTROL_MAINFSM_HOLD_CFG
'Addr = &H2410&
'HOLD_BUCK3 = &HFE
'HOLD_SLAVE_LDO8 = &HFD
'HOLD_SLAVE_BUCK13 = &HFB
'End Enum
'Public Enum POWER_CONTROL_MAINFSM_WALLET_CFG
'Addr = &H2411&
'WALLET_MODE = &HFE
'End Enum
'Public Enum POWER_CONTROL_MAINFSM_AWAKE_HOLD_TIME
'Addr = &H2412&
'AWAKE_HOLD_TIME = &H0
'End Enum
'Public Enum POWER_CONTROL_MAINFSM_SLP_DDR_HOLD_TIME
'Addr = &H2413&
'SLP_DDR_HOLD_TIME = &H0
'End Enum
'Public Enum POWER_CONTROL_MAINFSM_SLP_S2R_HOLD_TIME
'Addr = &H2414&
'SLP_S2R_HOLD_TIME = &H0
'End Enum
'Public Enum POWER_CONTROL_MAINFSM_OFF_DWELL_TIME
'Addr = &H2415&
'OFF_DWELL_TIME = &H0
'End Enum
'Public Enum POWER_CONTROL_MAINFSM_CRASH_TIME
'Addr = &H2416&
'CRASH_TIME = &H0
'End Enum
'Public Enum POWER_CONTROL_MAINFSM_POWER_DOWN_TIME
'Addr = &H2417&
'POWER_DOWN_TIME = &HF0
'End Enum
'Public Enum POWER_CONTROL_MAINFSM_OTP_READ_DWELL_TIME
'Addr = &H2418&
'OTP_READ_DWELL_TIME = &HFC
'End Enum
'Public Enum POWER_CONTROL_MAINFSM_DELAY_TIME
'Addr = &H2419&
'WKUP_DELAY_TIME = &HFC
'CRASH_SEQ_DELAY_TIME = &HE3
'ERROR_DWELL_TIME = &H9F
'End Enum
'Public Enum POWER_CONTROL_MAINFSM_OTP_DFT_LOAD_EN
'Addr = &H241A&
'OTP_RELOAD_TO_OFF_ENABLE = &HFE
'OTP_RELOAD_TO_OFF_FROM_WALLET_CRASH_ENABLE = &HFD
'OTP_RELOAD_FROM_OFF_ENABLE = &HFB
'OTP_RESET_TO_OFF_ENABLE = &HF7
'End Enum
'Public Enum POWER_CONTROL_MAINFSM_OTP_DFT_ARCH_0
'Addr = &H241B&
'LOW_POWER_CLOCK_DISABLE = &HFE
'SPMI_DEBUG_EN = &HFD
'SW_RESET = &HFB
'GCB_TO_CRASH_FW_EN = &HF7
'EN_OFF_CLR_PLS = &HEF
'DIS_SGPIO_INTF_TIMER = &HDF
'FORBID_SGPIOINTF_AFTER_ERR = &HBF
'End Enum
'Public Enum POWER_CONTROL_MAINFSM_OTP_DFT_ARCH_1
'Addr = &H241C&
'SLEEP_ABORT_TRANSIT_DISABLE = &HFE
'AWAKE_ABORT_TRANSIT_DISABLE = &HFD
'End Enum
'Public Enum POWER_CONTROL_MAINFSM_OTP_DFT_ARCH_2
'Addr = &H241D&
'DFT_FORCE_UVLO_FAULT_DIS = &HFE
'DFT_FORCE_UVLO_THR_SEL = &HFD
'DFT_FORCE_OVLO_FAULT_DIS = &HFB
'DFT_FORCE_OVLO_THR_SEL = &HF7
'DFT_FORCE_VDD_BOOST_UVLO_DIS = &HEF
'DFT_FORCE_OVERTEMP_DIS = &HDF
'DFT_FORCE_TEMP_ABS_BUCK0_DIS = &HBF
'DFT_FORCE_TEMP_ABS_BUCK1_DIS = &H7F
'End Enum
'Public Enum POWER_CONTROL_MAINFSM_OTP_DFT_ARCH_3
'Addr = &H241E&
'DFT_FORCE_BSTLQ_UVLO_DIS = &HFE
'DFT_FORCE_FSM_SGPIO_ERR_DIS = &HFD
'DFT_FORCE_NTC_SHUTDOWN_DIS = &HFB
'DFT_FORCE_SPMI_ERR_DIS = &HF7
'DFT_FORCE_SGPIO_ERR_DIS = &HEF
'End Enum
'Public Enum POWER_CONTROL_MAINFSM_DFT_FORCE_AWAKE
'Addr = &H241F&
'FORCE_AWAKE = &H0
'End Enum
'Public Enum POWER_CONTROL_PSEQ_SLOT_UP1_OFF_TO_AWAKE
'Addr = &H2480&
'T_SLOT_U0_OFF_TO_AWAKE = &HF0
'T_SLOT_U1_OFF_TO_AWAKE = &HF
'End Enum
'Public Enum POWER_CONTROL_PSEQ_SLOT_UP2_OFF_TO_AWAKE
'Addr = &H2481&
'T_SLOT_U2_OFF_TO_AWAKE = &HF0
'T_SLOT_U3_OFF_TO_AWAKE = &HF
'End Enum
'Public Enum POWER_CONTROL_PSEQ_SLOT_UP3_OFF_TO_AWAKE
'Addr = &H2482&
'T_SLOT_U4_OFF_TO_AWAKE = &HF0
'T_SLOT_U5_OFF_TO_AWAKE = &HF
'End Enum
'Public Enum POWER_CONTROL_PSEQ_SLOT_UP4_OFF_TO_AWAKE
'Addr = &H2483&
'T_SLOT_U6_OFF_TO_AWAKE = &HF0
'T_SLOT_U7_OFF_TO_AWAKE = &HF
'End Enum
'Public Enum POWER_CONTROL_PSEQ_SLOT_UP5_OFF_TO_AWAKE
'Addr = &H2484&
'T_SLOT_U8_OFF_TO_AWAKE = &HF0
'T_SLOT_U9_OFF_TO_AWAKE = &HF
'End Enum
'Public Enum POWER_CONTROL_PSEQ_SLOT_UP6_OFF_TO_AWAKE
'Addr = &H2485&
'T_SLOT_U10_OFF_TO_AWAKE = &HF0
'T_SLOT_U11_OFF_TO_AWAKE = &HF
'End Enum
'Public Enum POWER_CONTROL_PSEQ_SLOT_UP7_OFF_TO_AWAKE
'Addr = &H2486&
'T_SLOT_U12_OFF_TO_AWAKE = &HF0
'T_SLOT_U13_OFF_TO_AWAKE = &HF
'End Enum
'Public Enum POWER_CONTROL_PSEQ_SLOT_UP8_OFF_TO_AWAKE
'Addr = &H2487&
'T_SLOT_U14_OFF_TO_AWAKE = &HF0
'T_SLOT_U15_OFF_TO_AWAKE = &HF
'End Enum
'Public Enum POWER_CONTROL_PSEQ_SLOT_UP1_SLPDDR_TO_AWAKE
'Addr = &H2488&
'T_SLOT_U0_SLPDDR_TO_AWAKE = &HF0
'T_SLOT_U1_SLPDDR_TO_AWAKE = &HF
'End Enum
'Public Enum POWER_CONTROL_PSEQ_SLOT_UP2_SLPDDR_TO_AWAKE
'Addr = &H2489&
'T_SLOT_U2_SLPDDR_TO_AWAKE = &HF0
'T_SLOT_U3_SLPDDR_TO_AWAKE = &HF
'End Enum
'Public Enum POWER_CONTROL_PSEQ_SLOT_UP3_SLPDDR_TO_AWAKE
'Addr = &H248A&
'T_SLOT_U4_SLPDDR_TO_AWAKE = &HF0
'T_SLOT_U5_SLPDDR_TO_AWAKE = &HF
'End Enum
'Public Enum POWER_CONTROL_PSEQ_SLOT_UP4_SLPDDR_TO_AWAKE
'Addr = &H248B&
'T_SLOT_U6_SLPDDR_TO_AWAKE = &HF0
'T_SLOT_U7_SLPDDR_TO_AWAKE = &HF
'End Enum
'Public Enum POWER_CONTROL_PSEQ_SLOT_UP5_SLPDDR_TO_AWAKE
'Addr = &H248C&
'T_SLOT_U8_SLPDDR_TO_AWAKE = &HF0
'T_SLOT_U9_SLPDDR_TO_AWAKE = &HF
'End Enum
'Public Enum POWER_CONTROL_PSEQ_SLOT_UP6_SLPDDR_TO_AWAKE
'Addr = &H248D&
'T_SLOT_U10_SLPDDR_TO_AWAKE = &HF0
'T_SLOT_U11_SLPDDR_TO_AWAKE = &HF
'End Enum
'Public Enum POWER_CONTROL_PSEQ_SLOT_UP7_SLPDDR_TO_AWAKE
'Addr = &H248E&
'T_SLOT_U12_SLPDDR_TO_AWAKE = &HF0
'T_SLOT_U13_SLPDDR_TO_AWAKE = &HF
'End Enum
'Public Enum POWER_CONTROL_PSEQ_SLOT_UP8_SLPDDR_TO_AWAKE
'Addr = &H248F&
'T_SLOT_U14_SLPDDR_TO_AWAKE = &HF0
'T_SLOT_U15_SLPDDR_TO_AWAKE = &HF
'End Enum
'Public Enum POWER_CONTROL_PSEQ_SLOT_UP1_SLPS2R_TO_SLPDDR
'Addr = &H2490&
'T_SLOT_U0_SLPS2R_TO_SLPDDR = &HF0
'T_SLOT_U1_SLPS2R_TO_SLPDDR = &HF
'End Enum
'Public Enum POWER_CONTROL_PSEQ_SLOT_UP2_SLPS2R_TO_SLPDDR
'Addr = &H2491&
'T_SLOT_U2_SLPS2R_TO_SLPDDR = &HF0
'T_SLOT_U3_SLPS2R_TO_SLPDDR = &HF
'End Enum
'Public Enum POWER_CONTROL_PSEQ_SLOT_UP3_SLPS2R_TO_SLPDDR
'Addr = &H2492&
'T_SLOT_U4_SLPS2R_TO_SLPDDR = &HF0
'T_SLOT_U5_SLPS2R_TO_SLPDDR = &HF
'End Enum
'Public Enum POWER_CONTROL_PSEQ_SLOT_UP4_SLPS2R_TO_SLPDDR
'Addr = &H2493&
'T_SLOT_U6_SLPS2R_TO_SLPDDR = &HF0
'T_SLOT_U7_SLPS2R_TO_SLPDDR = &HF
'End Enum
'Public Enum POWER_CONTROL_PSEQ_SLOT_UP5_SLPS2R_TO_SLPDDR
'Addr = &H2494&
'T_SLOT_U8_SLPS2R_TO_SLPDDR = &HF0
'T_SLOT_U9_SLPS2R_TO_SLPDDR = &HF
'End Enum
'Public Enum POWER_CONTROL_PSEQ_SLOT_UP6_SLPS2R_TO_SLPDDR
'Addr = &H2495&
'T_SLOT_U10_SLPS2R_TO_SLPDDR = &HF0
'T_SLOT_U11_SLPS2R_TO_SLPDDR = &HF
'End Enum
'Public Enum POWER_CONTROL_PSEQ_SLOT_UP7_SLPS2R_TO_SLPDDR
'Addr = &H2496&
'T_SLOT_U12_SLPS2R_TO_SLPDDR = &HF0
'T_SLOT_U13_SLPS2R_TO_SLPDDR = &HF
'End Enum
'Public Enum POWER_CONTROL_PSEQ_SLOT_UP8_SLPS2R_TO_SLPDDR
'Addr = &H2497&
'T_SLOT_U14_SLPS2R_TO_SLPDDR = &HF0
'T_SLOT_U15_SLPS2R_TO_SLPDDR = &HF
'End Enum
'Public Enum POWER_CONTROL_PSEQ_SLOT_DN1_AWAKE_TO_SLPDDR
'Addr = &H2498&
'T_SLOT_D0_AWAKE_TO_SLPDDR = &HF0
'T_SLOT_D1_AWAKE_TO_SLPDDR = &HF
'End Enum
'Public Enum POWER_CONTROL_PSEQ_SLOT_DN2_AWAKE_TO_SLPDDR
'Addr = &H2499&
'T_SLOT_D2_AWAKE_TO_SLPDDR = &HF0
'T_SLOT_D3_AWAKE_TO_SLPDDR = &HF
'End Enum
'Public Enum POWER_CONTROL_PSEQ_SLOT_DN3_AWAKE_TO_SLPDDR
'Addr = &H249A&
'T_SLOT_D4_AWAKE_TO_SLPDDR = &HF0
'T_SLOT_D5_AWAKE_TO_SLPDDR = &HF
'End Enum
'Public Enum POWER_CONTROL_PSEQ_SLOT_DN4_AWAKE_TO_SLPDDR
'Addr = &H249B&
'T_SLOT_D6_AWAKE_TO_SLPDDR = &HF0
'T_SLOT_D7_AWAKE_TO_SLPDDR = &HF
'End Enum
'Public Enum POWER_CONTROL_PSEQ_SLOT_DN5_AWAKE_TO_SLPDDR
'Addr = &H249C&
'T_SLOT_D8_AWAKE_TO_SLPDDR = &HF0
'T_SLOT_D9_AWAKE_TO_SLPDDR = &HF
'End Enum
'Public Enum POWER_CONTROL_PSEQ_SLOT_DN6_AWAKE_TO_SLPDDR
'Addr = &H249D&
'T_SLOT_D10_AWAKE_TO_SLPDDR = &HF0
'T_SLOT_D11_AWAKE_TO_SLPDDR = &HF
'End Enum
'Public Enum POWER_CONTROL_PSEQ_SLOT_DN7_AWAKE_TO_SLPDDR
'Addr = &H249E&
'T_SLOT_D12_AWAKE_TO_SLPDDR = &HF0
'T_SLOT_D13_AWAKE_TO_SLPDDR = &HF
'End Enum
'Public Enum POWER_CONTROL_PSEQ_SLOT_DN8_AWAKE_TO_SLPDDR
'Addr = &H249F&
'T_SLOT_D14_AWAKE_TO_SLPDDR = &HF0
'T_SLOT_D15_AWAKE_TO_SLPDDR = &HF
'End Enum
'Public Enum POWER_CONTROL_PSEQ_SLOT_DN1_TO_OFF
'Addr = &H24A0&
'T_SLOT_D0_TO_OFF = &HF0
'T_SLOT_D1_TO_OFF = &HF
'End Enum
'Public Enum POWER_CONTROL_PSEQ_SLOT_DN2_TO_OFF
'Addr = &H24A1&
'T_SLOT_D2_TO_OFF = &HF0
'T_SLOT_D3_TO_OFF = &HF
'End Enum
'Public Enum POWER_CONTROL_PSEQ_SLOT_DN3_TO_OFF
'Addr = &H24A2&
'T_SLOT_D4_TO_OFF = &HF0
'T_SLOT_D5_TO_OFF = &HF
'End Enum
'Public Enum POWER_CONTROL_PSEQ_SLOT_DN4_TO_OFF
'Addr = &H24A3&
'T_SLOT_D6_TO_OFF = &HF0
'T_SLOT_D7_TO_OFF = &HF
'End Enum
'Public Enum POWER_CONTROL_PSEQ_SLOT_DN5_TO_OFF
'Addr = &H24A4&
'T_SLOT_D8_TO_OFF = &HF0
'T_SLOT_D9_TO_OFF = &HF
'End Enum
'Public Enum POWER_CONTROL_PSEQ_SLOT_DN6_TO_OFF
'Addr = &H24A5&
'T_SLOT_D10_TO_OFF = &HF0
'T_SLOT_D11_TO_OFF = &HF
'End Enum
'Public Enum POWER_CONTROL_PSEQ_SLOT_DN7_TO_OFF
'Addr = &H24A6&
'T_SLOT_D12_TO_OFF = &HF0
'T_SLOT_D13_TO_OFF = &HF
'End Enum
'Public Enum POWER_CONTROL_PSEQ_SLOT_DN8_TO_OFF
'Addr = &H24A7&
'T_SLOT_D14_TO_OFF = &HF0
'T_SLOT_D15_TO_OFF = &HF
'End Enum
'Public Enum POWER_CONTROL_PSEQ_SLOT_DN1_SLPDDR_TO_SLPS2R
'Addr = &H24A8&
'T_SLOT_D0_SLPDDR_TO_SLPS2R = &HF0
'T_SLOT_D1_SLPDDR_TO_SLPS2R = &HF
'End Enum
'Public Enum POWER_CONTROL_PSEQ_SLOT_DN2_SLPDDR_TO_SLPS2R
'Addr = &H24A9&
'T_SLOT_D2_SLPDDR_TO_SLPS2R = &HF0
'T_SLOT_D3_SLPDDR_TO_SLPS2R = &HF
'End Enum
'Public Enum POWER_CONTROL_PSEQ_SLOT_DN3_SLPDDR_TO_SLPS2R
'Addr = &H24AA&
'T_SLOT_D4_SLPDDR_TO_SLPS2R = &HF0
'T_SLOT_D5_SLPDDR_TO_SLPS2R = &HF
'End Enum
'Public Enum POWER_CONTROL_PSEQ_SLOT_DN4_SLPDDR_TO_SLPS2R
'Addr = &H24AB&
'T_SLOT_D6_SLPDDR_TO_SLPS2R = &HF0
'T_SLOT_D7_SLPDDR_TO_SLPS2R = &HF
'End Enum
'Public Enum POWER_CONTROL_PSEQ_SLOT_DN5_SLPDDR_TO_SLPS2R
'Addr = &H24AC&
'T_SLOT_D8_SLPDDR_TO_SLPS2R = &HF0
'T_SLOT_D9_SLPDDR_TO_SLPS2R = &HF
'End Enum
'Public Enum POWER_CONTROL_PSEQ_SLOT_DN6_SLPDDR_TO_SLPS2R
'Addr = &H24AD&
'T_SLOT_D10_SLPDDR_TO_SLPS2R = &HF0
'T_SLOT_D11_SLPDDR_TO_SLPS2R = &HF
'End Enum
'Public Enum POWER_CONTROL_PSEQ_SLOT_DN7_SLPDDR_TO_SLPS2R
'Addr = &H24AE&
'T_SLOT_D12_SLPDDR_TO_SLPS2R = &HF0
'T_SLOT_D13_SLPDDR_TO_SLPS2R = &HF
'End Enum
'Public Enum POWER_CONTROL_PSEQ_SLOT_DN8_SLPDDR_TO_SLPS2R
'Addr = &H24AF&
'T_SLOT_D14_SLPDDR_TO_SLPS2R = &HF0
'T_SLOT_D15_SLPDDR_TO_SLPS2R = &HF
'End Enum
'Public Enum POWER_CONTROL_PSEQ_SLOT_DN1_SLPDDR_TO_SLPS2RA
'Addr = &H24B0&
'T_SLOT_D0_SLPDDR_TO_SLPS2RA = &HF0
'T_SLOT_D1_SLPDDR_TO_SLPS2RA = &HF
'End Enum
'Public Enum POWER_CONTROL_PSEQ_SLOT_DN2_SLPDDR_TO_SLPS2RA
'Addr = &H24B1&
'T_SLOT_D2_SLPDDR_TO_SLPS2RA = &HF0
'T_SLOT_D3_SLPDDR_TO_SLPS2RA = &HF
'End Enum
'Public Enum POWER_CONTROL_PSEQ_SLOT_DN3_SLPDDR_TO_SLPS2RA
'Addr = &H24B2&
'T_SLOT_D4_SLPDDR_TO_SLPS2RA = &HF0
'T_SLOT_D5_SLPDDR_TO_SLPS2RA = &HF
'End Enum
'Public Enum POWER_CONTROL_PSEQ_SLOT_DN4_SLPDDR_TO_SLPS2RA
'Addr = &H24B3&
'T_SLOT_D6_SLPDDR_TO_SLPS2RA = &HF0
'T_SLOT_D7_SLPDDR_TO_SLPS2RA = &HF
'End Enum
'Public Enum POWER_CONTROL_PSEQ_SLOT_DN5_SLPDDR_TO_SLPS2RA
'Addr = &H24B4&
'T_SLOT_D8_SLPDDR_TO_SLPS2RA = &HF0
'T_SLOT_D9_SLPDDR_TO_SLPS2RA = &HF
'End Enum
'Public Enum POWER_CONTROL_PSEQ_SLOT_DN6_SLPDDR_TO_SLPS2RA
'Addr = &H24B5&
'T_SLOT_D10_SLPDDR_TO_SLPS2RA = &HF0
'T_SLOT_D11_SLPDDR_TO_SLPS2RA = &HF
'End Enum
'Public Enum POWER_CONTROL_PSEQ_SLOT_DN7_SLPDDR_TO_SLPS2RA
'Addr = &H24B6&
'T_SLOT_D12_SLPDDR_TO_SLPS2RA = &HF0
'T_SLOT_D13_SLPDDR_TO_SLPS2RA = &HF
'End Enum
'Public Enum POWER_CONTROL_PSEQ_SLOT_DN8_SLPDDR_TO_SLPS2RA
'Addr = &H24B7&
'T_SLOT_D14_SLPDDR_TO_SLPS2RA = &HF0
'T_SLOT_D15_SLPDDR_TO_SLPS2RA = &HF
'End Enum
'Public Enum POWER_CONTROL_PSEQ_SLOT_DN1_CRASH
'Addr = &H24B8&
'T_SLOT_D0_CRASH = &HF0
'T_SLOT_D1_CRASH = &HF
'End Enum
'Public Enum POWER_CONTROL_PSEQ_SLOT_DN2_CRASH
'Addr = &H24B9&
'T_SLOT_D2_CRASH = &HF0
'T_SLOT_D3_CRASH = &HF
'End Enum
'Public Enum POWER_CONTROL_PSEQ_SLOT_DN3_CRASH
'Addr = &H24BA&
'T_SLOT_D4_CRASH = &HF0
'T_SLOT_D5_CRASH = &HF
'End Enum
'Public Enum POWER_CONTROL_PSEQ_SLOT_DN4_CRASH
'Addr = &H24BB&
'T_SLOT_D6_CRASH = &HF0
'T_SLOT_D7_CRASH = &HF
'End Enum
'Public Enum POWER_CONTROL_PSEQ_SLOT_DN5_CRASH
'Addr = &H24BC&
'T_SLOT_D8_CRASH = &HF0
'T_SLOT_D9_CRASH = &HF
'End Enum
'Public Enum POWER_CONTROL_PSEQ_SLOT_DN6_CRASH
'Addr = &H24BD&
'T_SLOT_D10_CRASH = &HF0
'T_SLOT_D11_CRASH = &HF
'End Enum
'Public Enum POWER_CONTROL_PSEQ_SLOT_DN7_CRASH
'Addr = &H24BE&
'T_SLOT_D12_CRASH = &HF0
'T_SLOT_D13_CRASH = &HF
'End Enum
'Public Enum POWER_CONTROL_PSEQ_SLOT_DN8_CRASH
'Addr = &H24BF&
'T_SLOT_D14_CRASH = &HF0
'T_SLOT_D15_CRASH = &HF
'End Enum
'Public Enum POWER_CONTROL_PSEQ_BUCK0_AWAKE_SLOT
'Addr = &H24C0&
'OFF_TO_AWAKE_SLOT = &HF0
'SLPDDR_TO_AWAKE_SLOT = &HF
'End Enum
'Public Enum POWER_CONTROL_PSEQ_BUCK0_SLPDDR_SLOT
'Addr = &H24C1&
'AWAKE_TO_SLPDDR_SLOT = &HF0
'SLPS2R_TO_SLPDDR_SLOT = &HF
'End Enum
'Public Enum POWER_CONTROL_PSEQ_BUCK0_SLPS2R_SLOT
'Addr = &H24C2&
'SLPDDR_TO_SLPS2RA_SLOT = &HF0
'SLPDDR_TO_SLPS2R_SLOT = &HF
'End Enum
'Public Enum POWER_CONTROL_PSEQ_BUCK0_TO_OFF_SLOT
'Addr = &H24C3&
'TO_OFF_SLOT = &HF0
'End Enum
'Public Enum POWER_CONTROL_PSEQ_BUCK0_CRASH_SLOT
'Addr = &H24C4&
'TO_CRASH_SLOT = &HF0
'End Enum
'Public Enum POWER_CONTROL_PSEQ_BUCK1_AWAKE_SLOT
'Addr = &H24C5&
'OFF_TO_AWAKE_SLOT = &HF0
'SLPDDR_TO_AWAKE_SLOT = &HF
'End Enum
'Public Enum POWER_CONTROL_PSEQ_BUCK1_SLPDDR_SLOT
'Addr = &H24C6&
'AWAKE_TO_SLPDDR_SLOT = &HF0
'SLPS2R_TO_SLPDDR_SLOT = &HF
'End Enum
'Public Enum POWER_CONTROL_PSEQ_BUCK1_SLPS2R_SLOT
'Addr = &H24C7&
'SLPDDR_TO_SLPS2RA_SLOT = &HF0
'SLPDDR_TO_SLPS2R_SLOT = &HF
'End Enum
'Public Enum POWER_CONTROL_PSEQ_BUCK1_TO_OFF_SLOT
'Addr = &H24C8&
'TO_OFF_SLOT = &HF0
'End Enum
'Public Enum POWER_CONTROL_PSEQ_BUCK1_CRASH_SLOT
'Addr = &H24C9&
'TO_CRASH_SLOT = &HF0
'End Enum
'Public Enum POWER_CONTROL_PSEQ_BUCK2_AWAKE_SLOT
'Addr = &H24CA&
'OFF_TO_AWAKE_SLOT = &HF0
'SLPDDR_TO_AWAKE_SLOT = &HF
'End Enum
'Public Enum POWER_CONTROL_PSEQ_BUCK2_SLPDDR_SLOT
'Addr = &H24CB&
'AWAKE_TO_SLPDDR_SLOT = &HF0
'SLPS2R_TO_SLPDDR_SLOT = &HF
'End Enum
'Public Enum POWER_CONTROL_PSEQ_BUCK2_SLPS2R_SLOT
'Addr = &H24CC&
'SLPDDR_TO_SLPS2RA_SLOT = &HF0
'SLPDDR_TO_SLPS2R_SLOT = &HF
'End Enum
'Public Enum POWER_CONTROL_PSEQ_BUCK2_TO_OFF_SLOT
'Addr = &H24CD&
'TO_OFF_SLOT = &HF0
'End Enum
'Public Enum POWER_CONTROL_PSEQ_BUCK2_CRASH_SLOT
'Addr = &H24CE&
'TO_CRASH_SLOT = &HF0
'End Enum
'Public Enum POWER_CONTROL_PSEQ_BUCK3_AWAKE_SLOT
'Addr = &H24CF&
'OFF_TO_AWAKE_SLOT = &HF0
'SLPDDR_TO_AWAKE_SLOT = &HF
'End Enum
'Public Enum POWER_CONTROL_PSEQ_BUCK3_SLPDDR_SLOT
'Addr = &H24D0&
'AWAKE_TO_SLPDDR_SLOT = &HF0
'SLPS2R_TO_SLPDDR_SLOT = &HF
'End Enum
'Public Enum POWER_CONTROL_PSEQ_BUCK3_SLPS2R_SLOT
'Addr = &H24D1&
'SLPDDR_TO_SLPS2RA_SLOT = &HF0
'SLPDDR_TO_SLPS2R_SLOT = &HF
'End Enum
'Public Enum POWER_CONTROL_PSEQ_BUCK3_TO_OFF_SLOT
'Addr = &H24D2&
'TO_OFF_SLOT = &HF0
'End Enum
'Public Enum POWER_CONTROL_PSEQ_BUCK3_CRASH_SLOT
'Addr = &H24D3&
'TO_CRASH_SLOT = &HF0
'End Enum
'Public Enum POWER_CONTROL_PSEQ_BUCK7_AWAKE_SLOT
'Addr = &H24D4&
'OFF_TO_AWAKE_SLOT = &HF0
'SLPDDR_TO_AWAKE_SLOT = &HF
'End Enum
'Public Enum POWER_CONTROL_PSEQ_BUCK7_SLPDDR_SLOT
'Addr = &H24D5&
'AWAKE_TO_SLPDDR_SLOT = &HF0
'SLPS2R_TO_SLPDDR_SLOT = &HF
'End Enum
'Public Enum POWER_CONTROL_PSEQ_BUCK7_SLPS2R_SLOT
'Addr = &H24D6&
'SLPDDR_TO_SLPS2RA_SLOT = &HF0
'SLPDDR_TO_SLPS2R_SLOT = &HF
'End Enum
'Public Enum POWER_CONTROL_PSEQ_BUCK7_TO_OFF_SLOT
'Addr = &H24D7&
'TO_OFF_SLOT = &HF0
'End Enum
'Public Enum POWER_CONTROL_PSEQ_BUCK7_CRASH_SLOT
'Addr = &H24D8&
'TO_CRASH_SLOT = &HF0
'End Enum
'Public Enum POWER_CONTROL_PSEQ_BUCK8_AWAKE_SLOT
'Addr = &H24D9&
'OFF_TO_AWAKE_SLOT = &HF0
'SLPDDR_TO_AWAKE_SLOT = &HF
'End Enum
'Public Enum POWER_CONTROL_PSEQ_BUCK8_SLPDDR_SLOT
'Addr = &H24DA&
'AWAKE_TO_SLPDDR_SLOT = &HF0
'SLPS2R_TO_SLPDDR_SLOT = &HF
'End Enum
'Public Enum POWER_CONTROL_PSEQ_BUCK8_SLPS2R_SLOT
'Addr = &H24DB&
'SLPDDR_TO_SLPS2RA_SLOT = &HF0
'SLPDDR_TO_SLPS2R_SLOT = &HF
'End Enum
'Public Enum POWER_CONTROL_PSEQ_BUCK8_TO_OFF_SLOT
'Addr = &H24DC&
'TO_OFF_SLOT = &HF0
'End Enum
'Public Enum POWER_CONTROL_PSEQ_BUCK8_CRASH_SLOT
'Addr = &H24DD&
'TO_CRASH_SLOT = &HF0
'End Enum
'Public Enum POWER_CONTROL_PSEQ_BUCK9_AWAKE_SLOT
'Addr = &H24DE&
'OFF_TO_AWAKE_SLOT = &HF0
'SLPDDR_TO_AWAKE_SLOT = &HF
'End Enum
'Public Enum POWER_CONTROL_PSEQ_BUCK9_SLPDDR_SLOT
'Addr = &H24DF&
'AWAKE_TO_SLPDDR_SLOT = &HF0
'SLPS2R_TO_SLPDDR_SLOT = &HF
'End Enum
'Public Enum POWER_CONTROL_PSEQ_BUCK9_SLPS2R_SLOT
'Addr = &H24E0&
'SLPDDR_TO_SLPS2RA_SLOT = &HF0
'SLPDDR_TO_SLPS2R_SLOT = &HF
'End Enum
'Public Enum POWER_CONTROL_PSEQ_BUCK9_TO_OFF_SLOT
'Addr = &H24E1&
'TO_OFF_SLOT = &HF0
'End Enum
'Public Enum POWER_CONTROL_PSEQ_BUCK9_CRASH_SLOT
'Addr = &H24E2&
'TO_CRASH_SLOT = &HF0
'End Enum
'Public Enum POWER_CONTROL_PSEQ_BUCK11_AWAKE_SLOT
'Addr = &H24E3&
'OFF_TO_AWAKE_SLOT = &HF0
'SLPDDR_TO_AWAKE_SLOT = &HF
'End Enum
'Public Enum POWER_CONTROL_PSEQ_BUCK11_SLPDDR_SLOT
'Addr = &H24E4&
'AWAKE_TO_SLPDDR_SLOT = &HF0
'SLPS2R_TO_SLPDDR_SLOT = &HF
'End Enum
'Public Enum POWER_CONTROL_PSEQ_BUCK11_SLPS2R_SLOT
'Addr = &H24E5&
'SLPDDR_TO_SLPS2RA_SLOT = &HF0
'SLPDDR_TO_SLPS2R_SLOT = &HF
'End Enum
'Public Enum POWER_CONTROL_PSEQ_BUCK11_TO_OFF_SLOT
'Addr = &H24E6&
'TO_OFF_SLOT = &HF0
'End Enum
'Public Enum POWER_CONTROL_PSEQ_BUCK11_CRASH_SLOT
'Addr = &H24E7&
'TO_CRASH_SLOT = &HF0
'End Enum
'Public Enum POWER_CONTROL_PSEQ_BUCK14_AWAKE_SLOT
'Addr = &H24E8&
'OFF_TO_AWAKE_SLOT = &HF0
'SLPDDR_TO_AWAKE_SLOT = &HF
'End Enum
'Public Enum POWER_CONTROL_PSEQ_BUCK14_SLPDDR_SLOT
'Addr = &H24E9&
'AWAKE_TO_SLPDDR_SLOT = &HF0
'SLPS2R_TO_SLPDDR_SLOT = &HF
'End Enum
'Public Enum POWER_CONTROL_PSEQ_BUCK14_SLPS2R_SLOT
'Addr = &H24EA&
'SLPDDR_TO_SLPS2RA_SLOT = &HF0
'SLPDDR_TO_SLPS2R_SLOT = &HF
'End Enum
'Public Enum POWER_CONTROL_PSEQ_BUCK14_TO_OFF_SLOT
'Addr = &H24EB&
'TO_OFF_SLOT = &HF0
'End Enum
'Public Enum POWER_CONTROL_PSEQ_BUCK14_CRASH_SLOT
'Addr = &H24EC&
'TO_CRASH_SLOT = &HF0
'End Enum
'Public Enum POWER_CONTROL_PSEQ_LDO1_AWAKE_SLOT
'Addr = &H24ED&
'OFF_TO_AWAKE_SLOT = &HF0
'SLPDDR_TO_AWAKE_SLOT = &HF
'End Enum
'Public Enum POWER_CONTROL_PSEQ_LDO1_SLPDDR_SLOT
'Addr = &H24EE&
'AWAKE_TO_SLPDDR_SLOT = &HF0
'SLPS2R_TO_SLPDDR_SLOT = &HF
'End Enum
'Public Enum POWER_CONTROL_PSEQ_LDO1_SLPS2R_SLOT
'Addr = &H24EF&
'SLPDDR_TO_SLPS2RA_SLOT = &HF0
'SLPDDR_TO_SLPS2R_SLOT = &HF
'End Enum
'Public Enum POWER_CONTROL_PSEQ_LDO1_TO_OFF_SLOT
'Addr = &H24F0&
'TO_OFF_SLOT = &HF0
'End Enum
'Public Enum POWER_CONTROL_PSEQ_LDO1_CRASH_SLOT
'Addr = &H24F1&
'TO_CRASH_SLOT = &HF0
'End Enum
'Public Enum POWER_CONTROL_PSEQ_LDO2_AWAKE_SLOT
'Addr = &H24F2&
'OFF_TO_AWAKE_SLOT = &HF0
'SLPDDR_TO_AWAKE_SLOT = &HF
'End Enum
'Public Enum POWER_CONTROL_PSEQ_LDO2_SLPDDR_SLOT
'Addr = &H24F3&
'AWAKE_TO_SLPDDR_SLOT = &HF0
'SLPS2R_TO_SLPDDR_SLOT = &HF
'End Enum
'Public Enum POWER_CONTROL_PSEQ_LDO2_SLPS2R_SLOT
'Addr = &H24F4&
'SLPDDR_TO_SLPS2RA_SLOT = &HF0
'SLPDDR_TO_SLPS2R_SLOT = &HF
'End Enum
'Public Enum POWER_CONTROL_PSEQ_LDO2_TO_OFF_SLOT
'Addr = &H24F5&
'TO_OFF_SLOT = &HF0
'End Enum
'Public Enum POWER_CONTROL_PSEQ_LDO2_CRASH_SLOT
'Addr = &H24F6&
'TO_CRASH_SLOT = &HF0
'End Enum
'Public Enum POWER_CONTROL_PSEQ_LDO3_AWAKE_SLOT
'Addr = &H24F7&
'OFF_TO_AWAKE_SLOT = &HF0
'SLPDDR_TO_AWAKE_SLOT = &HF
'End Enum
'Public Enum POWER_CONTROL_PSEQ_LDO3_SLPDDR_SLOT
'Addr = &H24F8&
'AWAKE_TO_SLPDDR_SLOT = &HF0
'SLPS2R_TO_SLPDDR_SLOT = &HF
'End Enum
'Public Enum POWER_CONTROL_PSEQ_LDO3_SLPS2R_SLOT
'Addr = &H24F9&
'SLPDDR_TO_SLPS2RA_SLOT = &HF0
'SLPDDR_TO_SLPS2R_SLOT = &HF
'End Enum
'Public Enum POWER_CONTROL_PSEQ_LDO3_TO_OFF_SLOT
'Addr = &H24FA&
'TO_OFF_SLOT = &HF0
'End Enum
'Public Enum POWER_CONTROL_PSEQ_LDO3_CRASH_SLOT
'Addr = &H24FB&
'TO_CRASH_SLOT = &HF0
'End Enum
'Public Enum POWER_CONTROL_PSEQ_LDO5_AWAKE_SLOT
'Addr = &H24FC&
'OFF_TO_AWAKE_SLOT = &HF0
'SLPDDR_TO_AWAKE_SLOT = &HF
'End Enum
'Public Enum POWER_CONTROL_PSEQ_LDO5_SLPDDR_SLOT
'Addr = &H24FD&
'AWAKE_TO_SLPDDR_SLOT = &HF0
'SLPS2R_TO_SLPDDR_SLOT = &HF
'End Enum
'Public Enum POWER_CONTROL_PSEQ_LDO5_SLPS2R_SLOT
'Addr = &H24FE&
'SLPDDR_TO_SLPS2RA_SLOT = &HF0
'SLPDDR_TO_SLPS2R_SLOT = &HF
'End Enum
'Public Enum POWER_CONTROL_PSEQ_LDO5_TO_OFF_SLOT
'Addr = &H24FF&
'TO_OFF_SLOT = &HF0
'End Enum
'Public Enum POWER_CONTROL_PSEQ_LDO5_CRASH_SLOT
'Addr = &H2500&
'TO_CRASH_SLOT = &HF0
'End Enum
'Public Enum POWER_CONTROL_PSEQ_LDO7_AWAKE_SLOT
'Addr = &H2501&
'OFF_TO_AWAKE_SLOT = &HF0
'SLPDDR_TO_AWAKE_SLOT = &HF
'End Enum
'Public Enum POWER_CONTROL_PSEQ_LDO7_SLPDDR_SLOT
'Addr = &H2502&
'AWAKE_TO_SLPDDR_SLOT = &HF0
'SLPS2R_TO_SLPDDR_SLOT = &HF
'End Enum
'Public Enum POWER_CONTROL_PSEQ_LDO7_SLPS2R_SLOT
'Addr = &H2503&
'SLPDDR_TO_SLPS2RA_SLOT = &HF0
'SLPDDR_TO_SLPS2R_SLOT = &HF
'End Enum
'Public Enum POWER_CONTROL_PSEQ_LDO7_TO_OFF_SLOT
'Addr = &H2504&
'TO_OFF_SLOT = &HF0
'End Enum
'Public Enum POWER_CONTROL_PSEQ_LDO7_CRASH_SLOT
'Addr = &H2505&
'TO_CRASH_SLOT = &HF0
'End Enum
'Public Enum POWER_CONTROL_PSEQ_LDO10_AWAKE_SLOT
'Addr = &H2506&
'OFF_TO_AWAKE_SLOT = &HF0
'SLPDDR_TO_AWAKE_SLOT = &HF
'End Enum
'Public Enum POWER_CONTROL_PSEQ_LDO10_SLPDDR_SLOT
'Addr = &H2507&
'AWAKE_TO_SLPDDR_SLOT = &HF0
'SLPS2R_TO_SLPDDR_SLOT = &HF
'End Enum
'Public Enum POWER_CONTROL_PSEQ_LDO10_SLPS2R_SLOT
'Addr = &H2508&
'SLPDDR_TO_SLPS2RA_SLOT = &HF0
'SLPDDR_TO_SLPS2R_SLOT = &HF
'End Enum
'Public Enum POWER_CONTROL_PSEQ_LDO10_TO_OFF_SLOT
'Addr = &H2509&
'TO_OFF_SLOT = &HF0
'End Enum
'Public Enum POWER_CONTROL_PSEQ_LDO10_CRASH_SLOT
'Addr = &H250A&
'TO_CRASH_SLOT = &HF0
'End Enum
'Public Enum POWER_CONTROL_PSEQ_LDO13_AWAKE_SLOT
'Addr = &H250B&
'OFF_TO_AWAKE_SLOT = &HF0
'SLPDDR_TO_AWAKE_SLOT = &HF
'End Enum
'Public Enum POWER_CONTROL_PSEQ_LDO13_SLPDDR_SLOT
'Addr = &H250C&
'AWAKE_TO_SLPDDR_SLOT = &HF0
'SLPS2R_TO_SLPDDR_SLOT = &HF
'End Enum
'Public Enum POWER_CONTROL_PSEQ_LDO13_SLPS2R_SLOT
'Addr = &H250D&
'SLPDDR_TO_SLPS2RA_SLOT = &HF0
'SLPDDR_TO_SLPS2R_SLOT = &HF
'End Enum
'Public Enum POWER_CONTROL_PSEQ_LDO13_TO_OFF_SLOT
'Addr = &H250E&
'TO_OFF_SLOT = &HF0
'End Enum
'Public Enum POWER_CONTROL_PSEQ_LDO13_CRASH_SLOT
'Addr = &H250F&
'TO_CRASH_SLOT = &HF0
'End Enum
'Public Enum POWER_CONTROL_PSEQ_LDO14_AWAKE_SLOT
'Addr = &H2510&
'OFF_TO_AWAKE_SLOT = &HF0
'SLPDDR_TO_AWAKE_SLOT = &HF
'End Enum
'Public Enum POWER_CONTROL_PSEQ_LDO14_SLPDDR_SLOT
'Addr = &H2511&
'AWAKE_TO_SLPDDR_SLOT = &HF0
'SLPS2R_TO_SLPDDR_SLOT = &HF
'End Enum
'Public Enum POWER_CONTROL_PSEQ_LDO14_SLPS2R_SLOT
'Addr = &H2512&
'SLPDDR_TO_SLPS2RA_SLOT = &HF0
'SLPDDR_TO_SLPS2R_SLOT = &HF
'End Enum
'Public Enum POWER_CONTROL_PSEQ_LDO14_TO_OFF_SLOT
'Addr = &H2513&
'TO_OFF_SLOT = &HF0
'End Enum
'Public Enum POWER_CONTROL_PSEQ_LDO14_CRASH_SLOT
'Addr = &H2514&
'TO_CRASH_SLOT = &HF0
'End Enum
'Public Enum POWER_CONTROL_PSEQ_LDO16_AWAKE_SLOT
'Addr = &H2515&
'OFF_TO_AWAKE_SLOT = &HF0
'SLPDDR_TO_AWAKE_SLOT = &HF
'End Enum
'Public Enum POWER_CONTROL_PSEQ_LDO16_SLPDDR_SLOT
'Addr = &H2516&
'AWAKE_TO_SLPDDR_SLOT = &HF0
'SLPS2R_TO_SLPDDR_SLOT = &HF
'End Enum
'Public Enum POWER_CONTROL_PSEQ_LDO16_SLPS2R_SLOT
'Addr = &H2517&
'SLPDDR_TO_SLPS2RA_SLOT = &HF0
'SLPDDR_TO_SLPS2R_SLOT = &HF
'End Enum
'Public Enum POWER_CONTROL_PSEQ_LDO16_TO_OFF_SLOT
'Addr = &H2518&
'TO_OFF_SLOT = &HF0
'End Enum
'Public Enum POWER_CONTROL_PSEQ_LDO16_CRASH_SLOT
'Addr = &H2519&
'TO_CRASH_SLOT = &HF0
'End Enum
'Public Enum POWER_CONTROL_PSEQ_LDO19_AWAKE_SLOT
'Addr = &H251A&
'OFF_TO_AWAKE_SLOT = &HF0
'SLPDDR_TO_AWAKE_SLOT = &HF
'End Enum
'Public Enum POWER_CONTROL_PSEQ_LDO19_SLPDDR_SLOT
'Addr = &H251B&
'AWAKE_TO_SLPDDR_SLOT = &HF0
'SLPS2R_TO_SLPDDR_SLOT = &HF
'End Enum
'Public Enum POWER_CONTROL_PSEQ_LDO19_SLPS2R_SLOT
'Addr = &H251C&
'SLPDDR_TO_SLPS2RA_SLOT = &HF0
'SLPDDR_TO_SLPS2R_SLOT = &HF
'End Enum
'Public Enum POWER_CONTROL_PSEQ_LDO19_TO_OFF_SLOT
'Addr = &H251D&
'TO_OFF_SLOT = &HF0
'End Enum
'Public Enum POWER_CONTROL_PSEQ_LDO19_CRASH_SLOT
'Addr = &H251E&
'TO_CRASH_SLOT = &HF0
'End Enum
'Public Enum POWER_CONTROL_PSEQ_CP5V_AWAKE_SLOT
'Addr = &H251F&
'OFF_TO_AWAKE_SLOT = &HF0
'SLPDDR_TO_AWAKE_SLOT = &HF
'End Enum
'Public Enum POWER_CONTROL_PSEQ_CP5V_SLPDDR_SLOT
'Addr = &H2520&
'AWAKE_TO_SLPDDR_SLOT = &HF0
'SLPS2R_TO_SLPDDR_SLOT = &HF
'End Enum
'Public Enum POWER_CONTROL_PSEQ_CP5V_SLPS2R_SLOT
'Addr = &H2521&
'SLPDDR_TO_SLPS2RA_SLOT = &HF0
'SLPDDR_TO_SLPS2R_SLOT = &HF
'End Enum
'Public Enum POWER_CONTROL_PSEQ_CP5V_TO_OFF_SLOT
'Addr = &H2522&
'TO_OFF_SLOT = &HF0
'End Enum
'Public Enum POWER_CONTROL_PSEQ_CP5V_CRASH_SLOT
'Addr = &H2523&
'TO_CRASH_SLOT = &HF0
'End Enum
'Public Enum POWER_CONTROL_PSEQ_BUCKSW1_AWAKE_SLOT
'Addr = &H2524&
'OFF_TO_AWAKE_SLOT = &HF0
'SLPDDR_TO_AWAKE_SLOT = &HF
'End Enum
'Public Enum POWER_CONTROL_PSEQ_BUCKSW1_SLPDDR_SLOT
'Addr = &H2525&
'AWAKE_TO_SLPDDR_SLOT = &HF0
'SLPS2R_TO_SLPDDR_SLOT = &HF
'End Enum
'Public Enum POWER_CONTROL_PSEQ_BUCKSW1_SLPS2R_SLOT
'Addr = &H2526&
'SLPDDR_TO_SLPS2RA_SLOT = &HF0
'SLPDDR_TO_SLPS2R_SLOT = &HF
'End Enum
'Public Enum POWER_CONTROL_PSEQ_BUCKSW1_TO_OFF_SLOT
'Addr = &H2527&
'TO_OFF_SLOT = &HF0
'End Enum
'Public Enum POWER_CONTROL_PSEQ_BUCKSW1_CRASH_SLOT
'Addr = &H2528&
'TO_CRASH_SLOT = &HF0
'End Enum
'Public Enum POWER_CONTROL_PSEQ_BUCKSW2_AWAKE_SLOT
'Addr = &H2529&
'OFF_TO_AWAKE_SLOT = &HF0
'SLPDDR_TO_AWAKE_SLOT = &HF
'End Enum
'Public Enum POWER_CONTROL_PSEQ_BUCKSW2_SLPDDR_SLOT
'Addr = &H252A&
'AWAKE_TO_SLPDDR_SLOT = &HF0
'SLPS2R_TO_SLPDDR_SLOT = &HF
'End Enum
'Public Enum POWER_CONTROL_PSEQ_BUCKSW2_SLPS2R_SLOT
'Addr = &H252B&
'SLPDDR_TO_SLPS2RA_SLOT = &HF0
'SLPDDR_TO_SLPS2R_SLOT = &HF
'End Enum
'Public Enum POWER_CONTROL_PSEQ_BUCKSW2_TO_OFF_SLOT
'Addr = &H252C&
'TO_OFF_SLOT = &HF0
'End Enum
'Public Enum POWER_CONTROL_PSEQ_BUCKSW2_CRASH_SLOT
'Addr = &H252D&
'TO_CRASH_SLOT = &HF0
'End Enum
'Public Enum POWER_CONTROL_PSEQ_BUCKSW3_AWAKE_SLOT
'Addr = &H252E&
'OFF_TO_AWAKE_SLOT = &HF0
'SLPDDR_TO_AWAKE_SLOT = &HF
'End Enum
'Public Enum POWER_CONTROL_PSEQ_BUCKSW3_SLPDDR_SLOT
'Addr = &H252F&
'AWAKE_TO_SLPDDR_SLOT = &HF0
'SLPS2R_TO_SLPDDR_SLOT = &HF
'End Enum
'Public Enum POWER_CONTROL_PSEQ_BUCKSW3_SLPS2R_SLOT
'Addr = &H2530&
'SLPDDR_TO_SLPS2RA_SLOT = &HF0
'SLPDDR_TO_SLPS2R_SLOT = &HF
'End Enum
'Public Enum POWER_CONTROL_PSEQ_BUCKSW3_TO_OFF_SLOT
'Addr = &H2531&
'TO_OFF_SLOT = &HF0
'End Enum
'Public Enum POWER_CONTROL_PSEQ_BUCKSW3_CRASH_SLOT
'Addr = &H2532&
'TO_CRASH_SLOT = &HF0
'End Enum
'Public Enum POWER_CONTROL_PSEQ_GPIO_VDD1V2_PWR_OK_AWAKE_SLOT
'Addr = &H2533&
'OFF_TO_AWAKE_SLOT = &HF0
'SLPDDR_TO_AWAKE_SLOT = &HF
'End Enum
'Public Enum POWER_CONTROL_PSEQ_GPIO_VDD1V2_PWR_OK_SLPDDR_SLOT
'Addr = &H2534&
'AWAKE_TO_SLPDDR_SLOT = &HF0
'SLPS2R_TO_SLPDDR_SLOT = &HF
'End Enum
'Public Enum POWER_CONTROL_PSEQ_GPIO_VDD1V2_PWR_OK_SLPS2R_SLOT
'Addr = &H2535&
'SLPDDR_TO_SLPS2RA_SLOT = &HF0
'SLPDDR_TO_SLPS2R_SLOT = &HF
'End Enum
'Public Enum POWER_CONTROL_PSEQ_GPIO_VDD1V2_PWR_OK_TO_OFF_SLOT
'Addr = &H2536&
'TO_OFF_SLOT = &HF0
'End Enum
'Public Enum POWER_CONTROL_PSEQ_GPIO_VDD1V2_PWR_OK_CRASH_SLOT
'Addr = &H2537&
'TO_CRASH_SLOT = &HF0
'End Enum
'Public Enum POWER_CONTROL_PSEQ_GPIO_VDD1V2_SIG_OK_AWAKE_SLOT
'Addr = &H2538&
'OFF_TO_AWAKE_SLOT = &HF0
'SLPDDR_TO_AWAKE_SLOT = &HF
'End Enum
'Public Enum POWER_CONTROL_PSEQ_GPIO_VDD1V2_SIG_OK_SLPDDR_SLOT
'Addr = &H2539&
'AWAKE_TO_SLPDDR_SLOT = &HF0
'SLPS2R_TO_SLPDDR_SLOT = &HF
'End Enum
'Public Enum POWER_CONTROL_PSEQ_GPIO_VDD1V2_SIG_OK_SLPS2R_SLOT
'Addr = &H253A&
'SLPDDR_TO_SLPS2RA_SLOT = &HF0
'SLPDDR_TO_SLPS2R_SLOT = &HF
'End Enum
'Public Enum POWER_CONTROL_PSEQ_GPIO_VDD1V2_SIG_OK_TO_OFF_SLOT
'Addr = &H253B&
'TO_OFF_SLOT = &HF0
'End Enum
'Public Enum POWER_CONTROL_PSEQ_GPIO_VDD1V2_SIG_OK_CRASH_SLOT
'Addr = &H253C&
'TO_CRASH_SLOT = &HF0
'End Enum
'Public Enum POWER_CONTROL_PSEQ_GPIO_VDDIO_BUCK3_PWR_OK_AWAKE_SLOT
'Addr = &H253D&
'OFF_TO_AWAKE_SLOT = &HF0
'SLPDDR_TO_AWAKE_SLOT = &HF
'End Enum
'Public Enum POWER_CONTROL_PSEQ_GPIO_VDDIO_BUCK3_PWR_OK_SLPDDR_SLOT
'Addr = &H253E&
'AWAKE_TO_SLPDDR_SLOT = &HF0
'SLPS2R_TO_SLPDDR_SLOT = &HF
'End Enum
'Public Enum POWER_CONTROL_PSEQ_GPIO_VDDIO_BUCK3_PWR_OK_SLPS2R_SLOT
'Addr = &H253F&
'SLPDDR_TO_SLPS2RA_SLOT = &HF0
'SLPDDR_TO_SLPS2R_SLOT = &HF
'End Enum
'Public Enum POWER_CONTROL_PSEQ_GPIO_VDDIO_BUCK3_PWR_OK_TO_OFF_SLOT
'Addr = &H2540&
'TO_OFF_SLOT = &HF0
'End Enum
'Public Enum POWER_CONTROL_PSEQ_GPIO_VDDIO_BUCK3_PWR_OK_CRASH_SLOT
'Addr = &H2541&
'TO_CRASH_SLOT = &HF0
'End Enum
'Public Enum POWER_CONTROL_PSEQ_GPIO_VDDIO_BUCK3_SIG_OK_AWAKE_SLOT
'Addr = &H2542&
'OFF_TO_AWAKE_SLOT = &HF0
'SLPDDR_TO_AWAKE_SLOT = &HF
'End Enum
'Public Enum POWER_CONTROL_PSEQ_GPIO_VDDIO_BUCK3_SIG_OK_SLPDDR_SLOT
'Addr = &H2543&
'AWAKE_TO_SLPDDR_SLOT = &HF0
'SLPS2R_TO_SLPDDR_SLOT = &HF
'End Enum
'Public Enum POWER_CONTROL_PSEQ_GPIO_VDDIO_BUCK3_SIG_OK_SLPS2R_SLOT
'Addr = &H2544&
'SLPDDR_TO_SLPS2RA_SLOT = &HF0
'SLPDDR_TO_SLPS2R_SLOT = &HF
'End Enum
'Public Enum POWER_CONTROL_PSEQ_GPIO_VDDIO_BUCK3_SIG_OK_TO_OFF_SLOT
'Addr = &H2545&
'TO_OFF_SLOT = &HF0
'End Enum
'Public Enum POWER_CONTROL_PSEQ_GPIO_VDDIO_BUCK3_SIG_OK_CRASH_SLOT
'Addr = &H2546&
'TO_CRASH_SLOT = &HF0
'End Enum
'Public Enum POWER_CONTROL_PSEQ_GPIO_BUCKSW1_PWR_OK_AWAKE_SLOT
'Addr = &H2547&
'OFF_TO_AWAKE_SLOT = &HF0
'SLPDDR_TO_AWAKE_SLOT = &HF
'End Enum
'Public Enum POWER_CONTROL_PSEQ_GPIO_BUCKSW1_PWR_OK_SLPDDR_SLOT
'Addr = &H2548&
'AWAKE_TO_SLPDDR_SLOT = &HF0
'SLPS2R_TO_SLPDDR_SLOT = &HF
'End Enum
'Public Enum POWER_CONTROL_PSEQ_GPIO_BUCKSW1_PWR_OK_SLPS2R_SLOT
'Addr = &H2549&
'SLPDDR_TO_SLPS2RA_SLOT = &HF0
'SLPDDR_TO_SLPS2R_SLOT = &HF
'End Enum
'Public Enum POWER_CONTROL_PSEQ_GPIO_BUCKSW1_PWR_OK_TO_OFF_SLOT
'Addr = &H254A&
'TO_OFF_SLOT = &HF0
'End Enum
'Public Enum POWER_CONTROL_PSEQ_GPIO_BUCKSW1_PWR_OK_CRASH_SLOT
'Addr = &H254B&
'TO_CRASH_SLOT = &HF0
'End Enum
'Public Enum POWER_CONTROL_PSEQ_GPIO_BUCKSW1_SIG_OK_AWAKE_SLOT
'Addr = &H254C&
'OFF_TO_AWAKE_SLOT = &HF0
'SLPDDR_TO_AWAKE_SLOT = &HF
'End Enum
'Public Enum POWER_CONTROL_PSEQ_GPIO_BUCKSW1_SIG_OK_SLPDDR_SLOT
'Addr = &H254D&
'AWAKE_TO_SLPDDR_SLOT = &HF0
'SLPS2R_TO_SLPDDR_SLOT = &HF
'End Enum
'Public Enum POWER_CONTROL_PSEQ_GPIO_BUCKSW1_SIG_OK_SLPS2R_SLOT
'Addr = &H254E&
'SLPDDR_TO_SLPS2RA_SLOT = &HF0
'SLPDDR_TO_SLPS2R_SLOT = &HF
'End Enum
'Public Enum POWER_CONTROL_PSEQ_GPIO_BUCKSW1_SIG_OK_TO_OFF_SLOT
'Addr = &H254F&
'TO_OFF_SLOT = &HF0
'End Enum
'Public Enum POWER_CONTROL_PSEQ_GPIO_BUCKSW1_SIG_OK_CRASH_SLOT
'Addr = &H2550&
'TO_CRASH_SLOT = &HF0
'End Enum
'Public Enum POWER_CONTROL_PSEQ_BUCK3_VSEL_ALT_AWAKE_SLOT
'Addr = &H2551&
'SLPDDR_TO_AWAKE_SLOT = &HF
'End Enum
'Public Enum POWER_CONTROL_PSEQ_BUCK3_VSEL_ALT_SLPDDR_SLOT
'Addr = &H2552&
'AWAKE_TO_SLPDDR_SLOT = &HF0
'SLPS2R_TO_SLPDDR_SLOT = &HF
'End Enum
'Public Enum POWER_CONTROL_PSEQ_BUCK3_VSEL_ALT_SLPS2R_SLOT
'Addr = &H2553&
'SLPDDR_TO_SLPS2RA_SLOT = &HF0
'SLPDDR_TO_SLPS2R_SLOT = &HF
'End Enum
'Public Enum POWER_CONTROL_PSEQ_BUCK3_VSEL_ALT_TO_OFF_SLOT
'Addr = &H2554&
'TO_OFF_SLOT = &HF0
'End Enum
'Public Enum POWER_CONTROL_PSEQ_BUCK3_VSEL_ALT_CRASH_SLOT
'Addr = &H2555&
'TO_CRASH_SLOT = &HF0
'End Enum
'Public Enum POWER_CONTROL_PSEQ_BUCK14_VSEL_ALT_AWAKE_SLOT
'Addr = &H2556&
'SLPDDR_TO_AWAKE_SLOT = &HF
'End Enum
'Public Enum POWER_CONTROL_PSEQ_BUCK14_VSEL_ALT_SLPDDR_SLOT
'Addr = &H2557&
'AWAKE_TO_SLPDDR_SLOT = &HF0
'SLPS2R_TO_SLPDDR_SLOT = &HF
'End Enum
'Public Enum POWER_CONTROL_PSEQ_BUCK14_VSEL_ALT_SLPS2R_SLOT
'Addr = &H2558&
'SLPDDR_TO_SLPS2RA_SLOT = &HF0
'SLPDDR_TO_SLPS2R_SLOT = &HF
'End Enum
'Public Enum POWER_CONTROL_PSEQ_BUCK14_VSEL_ALT_TO_OFF_SLOT
'Addr = &H2559&
'TO_OFF_SLOT = &HF0
'End Enum
'Public Enum POWER_CONTROL_PSEQ_BUCK14_VSEL_ALT_CRASH_SLOT
'Addr = &H255A&
'TO_CRASH_SLOT = &HF0
'End Enum
'Public Enum POWER_CONTROL_PSEQ_LDO13_VSEL_ALT_AWAKE_SLOT
'Addr = &H255B&
'SLPDDR_TO_AWAKE_SLOT = &HF
'End Enum
'Public Enum POWER_CONTROL_PSEQ_LDO13_VSEL_ALT_SLPDDR_SLOT
'Addr = &H255C&
'AWAKE_TO_SLPDDR_SLOT = &HF0
'SLPS2R_TO_SLPDDR_SLOT = &HF
'End Enum
'Public Enum POWER_CONTROL_PSEQ_LDO13_VSEL_ALT_SLPS2R_SLOT
'Addr = &H255D&
'SLPDDR_TO_SLPS2RA_SLOT = &HF0
'SLPDDR_TO_SLPS2R_SLOT = &HF
'End Enum
'Public Enum POWER_CONTROL_PSEQ_LDO13_VSEL_ALT_TO_OFF_SLOT
'Addr = &H255E&
'TO_OFF_SLOT = &HF0
'End Enum
'Public Enum POWER_CONTROL_PSEQ_LDO13_VSEL_ALT_CRASH_SLOT
'Addr = &H255F&
'TO_CRASH_SLOT = &HF0
'End Enum
'Public Enum POWER_CONTROL_PSEQ_LDO14_VSEL_ALT_AWAKE_SLOT
'Addr = &H2560&
'SLPDDR_TO_AWAKE_SLOT = &HF
'End Enum
'Public Enum POWER_CONTROL_PSEQ_LDO14_VSEL_ALT_SLPDDR_SLOT
'Addr = &H2561&
'AWAKE_TO_SLPDDR_SLOT = &HF0
'SLPS2R_TO_SLPDDR_SLOT = &HF
'End Enum
'Public Enum POWER_CONTROL_PSEQ_LDO14_VSEL_ALT_SLPS2R_SLOT
'Addr = &H2562&
'SLPDDR_TO_SLPS2RA_SLOT = &HF0
'SLPDDR_TO_SLPS2R_SLOT = &HF
'End Enum
'Public Enum POWER_CONTROL_PSEQ_LDO14_VSEL_ALT_TO_OFF_SLOT
'Addr = &H2563&
'TO_OFF_SLOT = &HF0
'End Enum
'Public Enum POWER_CONTROL_PSEQ_LDO14_VSEL_ALT_CRASH_SLOT
'Addr = &H2564&
'TO_CRASH_SLOT = &HF0
'End Enum
'Public Enum POWER_CONTROL_PSEQ_OUT32K_AWAKE_SLOT
'Addr = &H2565&
'OFF_TO_AWAKE_SLOT = &HF0
'SLPDDR_TO_AWAKE_SLOT = &HF
'End Enum
'Public Enum POWER_CONTROL_PSEQ_OUT32K_SLPDDR_SLOT
'Addr = &H2566&
'AWAKE_TO_SLPDDR_SLOT = &HF0
'SLPS2R_TO_SLPDDR_SLOT = &HF
'End Enum
'Public Enum POWER_CONTROL_PSEQ_OUT32K_SLPS2R_SLOT
'Addr = &H2567&
'SLPDDR_TO_SLPS2RA_SLOT = &HF0
'SLPDDR_TO_SLPS2R_SLOT = &HF
'End Enum
'Public Enum POWER_CONTROL_PSEQ_OUT32K_TO_OFF_SLOT
'Addr = &H2568&
'TO_OFF_SLOT = &HF0
'End Enum
'Public Enum POWER_CONTROL_PSEQ_OUT32K_CRASH_SLOT
'Addr = &H2569&
'TO_CRASH_SLOT = &HF0
'End Enum
'Public Enum POWER_CONTROL_PSEQ_SLP32K_AWAKE_SLOT
'Addr = &H256A&
'OFF_TO_AWAKE_SLOT = &HF0
'SLPDDR_TO_AWAKE_SLOT = &HF
'End Enum
'Public Enum POWER_CONTROL_PSEQ_SLP32K_SLPDDR_SLOT
'Addr = &H256B&
'AWAKE_TO_SLPDDR_SLOT = &HF0
'SLPS2R_TO_SLPDDR_SLOT = &HF
'End Enum
'Public Enum POWER_CONTROL_PSEQ_SLP32K_SLPS2R_SLOT
'Addr = &H256C&
'SLPDDR_TO_SLPS2RA_SLOT = &HF0
'SLPDDR_TO_SLPS2R_SLOT = &HF
'End Enum
'Public Enum POWER_CONTROL_PSEQ_SLP32K_TO_OFF_SLOT
'Addr = &H256D&
'TO_OFF_SLOT = &HF0
'End Enum
'Public Enum POWER_CONTROL_PSEQ_SLP32K_CRASH_SLOT
'Addr = &H256E&
'TO_CRASH_SLOT = &HF0
'End Enum
'Public Enum POWER_CONTROL_PSEQ_NRESET_AWAKE_SLOT
'Addr = &H256F&
'OFF_TO_AWAKE_SLOT = &HF0
'SLPDDR_TO_AWAKE_SLOT = &HF
'End Enum
'Public Enum POWER_CONTROL_PSEQ_NRESET_SLPDDR_SLOT
'Addr = &H2570&
'AWAKE_TO_SLPDDR_SLOT = &HF0
'SLPS2R_TO_SLPDDR_SLOT = &HF
'End Enum
'Public Enum POWER_CONTROL_PSEQ_NRESET_SLPS2R_SLOT
'Addr = &H2571&
'SLPDDR_TO_SLPS2RA_SLOT = &HF0
'SLPDDR_TO_SLPS2R_SLOT = &HF
'End Enum
'Public Enum POWER_CONTROL_PSEQ_NRESET_TO_OFF_SLOT
'Addr = &H2572&
'TO_OFF_SLOT = &HF0
'End Enum
'Public Enum POWER_CONTROL_PSEQ_NRESET_CRASH_SLOT
'Addr = &H2573&
'TO_CRASH_SLOT = &HF0
'End Enum
'Public Enum POWER_CONTROL_PSEQ_SYSALIVE_AWAKE_SLOT
'Addr = &H2574&
'OFF_TO_AWAKE_SLOT = &HF0
'SLPDDR_TO_AWAKE_SLOT = &HF
'End Enum
'Public Enum POWER_CONTROL_PSEQ_SYSALIVE_SLPDDR_SLOT
'Addr = &H2575&
'AWAKE_TO_SLPDDR_SLOT = &HF0
'SLPS2R_TO_SLPDDR_SLOT = &HF
'End Enum
'Public Enum POWER_CONTROL_PSEQ_SYSALIVE_SLPS2R_SLOT
'Addr = &H2576&
'SLPDDR_TO_SLPS2RA_SLOT = &HF0
'SLPDDR_TO_SLPS2R_SLOT = &HF
'End Enum
'Public Enum POWER_CONTROL_PSEQ_SYSALIVE_TO_OFF_SLOT
'Addr = &H2577&
'TO_OFF_SLOT = &HF0
'End Enum
'Public Enum POWER_CONTROL_PSEQ_ACTIVERDY_AWAKE_SLOT
'Addr = &H2578&
'OFF_TO_AWAKE_SLOT = &HF0
'SLPDDR_TO_AWAKE_SLOT = &HF
'End Enum
'Public Enum POWER_CONTROL_PSEQ_ACTIVERDY_SLPDDR_SLOT
'Addr = &H2579&
'AWAKE_TO_SLPDDR_SLOT = &HF0
'End Enum
'Public Enum POWER_CONTROL_PSEQ_ACTIVERDY_TO_OFF_SLOT
'Addr = &H257A&
'TO_OFF_SLOT = &HF0
'End Enum
'Public Enum POWER_CONTROL_PSEQ_ACTIVERDY_CRASH_SLOT
'Addr = &H257B&
'TO_CRASH_SLOT = &HF0
'End Enum
'Public Enum POWER_CONTROL_PSEQ_PREUVLO_PREUPO_AWAKE_SLOT
'Addr = &H257C&
'OFF_TO_AWAKE_SLOT = &HF0
'SLPDDR_TO_AWAKE_SLOT = &HF
'End Enum
'Public Enum POWER_CONTROL_PSEQ_PREUVLO_PREUPO_SLPDDR_SLOT
'Addr = &H257D&
'AWAKE_TO_SLPDDR_SLOT = &HF0
'SLPS2R_TO_SLPDDR_SLOT = &HF
'End Enum
'Public Enum POWER_CONTROL_PSEQ_PREUVLO_PREUPO_SLPS2R_SLOT
'Addr = &H257E&
'SLPDDR_TO_SLPS2RA_SLOT = &HF0
'SLPDDR_TO_SLPS2R_SLOT = &HF
'End Enum
'Public Enum POWER_CONTROL_PSEQ_PREUVLO_PREUPO_TO_OFF_SLOT
'Addr = &H257F&
'TO_OFF_SLOT = &HF0
'End Enum
'Public Enum POWER_CONTROL_PSEQ_PREUVLO_PREUPO_CRASH_SLOT
'Addr = &H2580&
'TO_CRASH_SLOT = &HF0
'End Enum
'Public Enum POWER_CONTROL_PSEQ_VDD_BOOST_UVLO_AWAKE_SLOT
'Addr = &H2581&
'OFF_TO_AWAKE_SLOT = &HF0
'SLPDDR_TO_AWAKE_SLOT = &HF
'End Enum
'Public Enum POWER_CONTROL_PSEQ_VDD_BOOST_UVLO_SLPDDR_SLOT
'Addr = &H2582&
'AWAKE_TO_SLPDDR_SLOT = &HF0
'SLPS2R_TO_SLPDDR_SLOT = &HF
'End Enum
'Public Enum POWER_CONTROL_PSEQ_VDD_BOOST_UVLO_SLPS2R_SLOT
'Addr = &H2583&
'SLPDDR_TO_SLPS2RA_SLOT = &HF0
'SLPDDR_TO_SLPS2R_SLOT = &HF
'End Enum
'Public Enum POWER_CONTROL_PSEQ_VDD_BOOST_UVLO_TO_OFF_SLOT
'Addr = &H2584&
'TO_OFF_SLOT = &HF0
'End Enum
'Public Enum POWER_CONTROL_PSEQ_VDD_BOOST_UVLO_CRASH_SLOT
'Addr = &H2585&
'TO_CRASH_SLOT = &HF0
'End Enum
'Public Enum POWER_CONTROL_PSEQ_BUTTON_DFU_AWAKE_SLOT
'Addr = &H2586&
'OFF_TO_AWAKE_SLOT = &HF0
'End Enum
'Public Enum POWER_CONTROL_PSEQ_WLED_AWAKE_SLOT
'Addr = &H2587&
'OFF_TO_AWAKE_SLOT = &HF0
'SLPDDR_TO_AWAKE_SLOT = &HF
'End Enum
'Public Enum POWER_CONTROL_PSEQ_WLED_SLPDDR_SLOT
'Addr = &H2588&
'AWAKE_TO_SLPDDR_SLOT = &HF0
'SLPS2R_TO_SLPDDR_SLOT = &HF
'End Enum
'Public Enum POWER_CONTROL_PSEQ_WLED_SLPS2R_SLOT
'Addr = &H2589&
'SLPDDR_TO_SLPS2RA_SLOT = &HF0
'SLPDDR_TO_SLPS2R_SLOT = &HF
'End Enum
'Public Enum POWER_CONTROL_PSEQ_WLED_TO_OFF_SLOT
'Addr = &H258A&
'TO_OFF_SLOT = &HF0
'End Enum
'Public Enum POWER_CONTROL_PSEQ_WLED_CRASH_SLOT
'Addr = &H258B&
'TO_CRASH_SLOT = &HF0
'End Enum
'Public Enum POWER_CONTROL_PSEQ_BUCKSW1_VIRTUAL_SLAVE_SUPPLY_AWAKE_SLOT
'Addr = &H258C&
'OFF_TO_AWAKE_SLOT = &HF0
'SLPDDR_TO_AWAKE_SLOT = &HF
'End Enum
'Public Enum POWER_CONTROL_PSEQ_BUCKSW1_VIRTUAL_SLAVE_SUPPLY_SLPDDR_SLOT
'Addr = &H258D&
'AWAKE_TO_SLPDDR_SLOT = &HF0
'SLPS2R_TO_SLPDDR_SLOT = &HF
'End Enum
'Public Enum POWER_CONTROL_PSEQ_BUCKSW1_VIRTUAL_SLAVE_SUPPLY_SLPS2R_SLOT
'Addr = &H258E&
'SLPDDR_TO_SLPS2RA_SLOT = &HF0
'SLPDDR_TO_SLPS2R_SLOT = &HF
'End Enum
'Public Enum POWER_CONTROL_PSEQ_BUCKSW1_VIRTUAL_SLAVE_SUPPLY_TO_OFF_SLOT
'Addr = &H258F&
'TO_OFF_SLOT = &HF0
'End Enum
'Public Enum POWER_CONTROL_PSEQ_BUCKSW1_VIRTUAL_SLAVE_SUPPLY_CRASH_SLOT
'Addr = &H2590&
'TO_CRASH_SLOT = &HF0
'End Enum
'Public Enum POWER_CONTROL_PSEQ_BUCKSW2_VIRTUAL_SLAVE_SUPPLY_AWAKE_SLOT
'Addr = &H2591&
'OFF_TO_AWAKE_SLOT = &HF0
'SLPDDR_TO_AWAKE_SLOT = &HF
'End Enum
'Public Enum POWER_CONTROL_PSEQ_BUCKSW2_VIRTUAL_SLAVE_SUPPLY_SLPDDR_SLOT
'Addr = &H2592&
'AWAKE_TO_SLPDDR_SLOT = &HF0
'SLPS2R_TO_SLPDDR_SLOT = &HF
'End Enum
'Public Enum POWER_CONTROL_PSEQ_BUCKSW2_VIRTUAL_SLAVE_SUPPLY_SLPS2R_SLOT
'Addr = &H2593&
'SLPDDR_TO_SLPS2RA_SLOT = &HF0
'SLPDDR_TO_SLPS2R_SLOT = &HF
'End Enum
'Public Enum POWER_CONTROL_PSEQ_BUCKSW2_VIRTUAL_SLAVE_SUPPLY_TO_OFF_SLOT
'Addr = &H2594&
'TO_OFF_SLOT = &HF0
'End Enum
'Public Enum POWER_CONTROL_PSEQ_BUCKSW2_VIRTUAL_SLAVE_SUPPLY_CRASH_SLOT
'Addr = &H2595&
'TO_CRASH_SLOT = &HF0
'End Enum
'Public Enum POWER_CONTROL_PSEQ_BUCKSW3_VIRTUAL_SLAVE_SUPPLY_AWAKE_SLOT
'Addr = &H2596&
'OFF_TO_AWAKE_SLOT = &HF0
'SLPDDR_TO_AWAKE_SLOT = &HF
'End Enum
'Public Enum POWER_CONTROL_PSEQ_BUCKSW3_VIRTUAL_SLAVE_SUPPLY_SLPDDR_SLOT
'Addr = &H2597&
'AWAKE_TO_SLPDDR_SLOT = &HF0
'SLPS2R_TO_SLPDDR_SLOT = &HF
'End Enum
'Public Enum POWER_CONTROL_PSEQ_BUCKSW3_VIRTUAL_SLAVE_SUPPLY_SLPS2R_SLOT
'Addr = &H2598&
'SLPDDR_TO_SLPS2RA_SLOT = &HF0
'SLPDDR_TO_SLPS2R_SLOT = &HF
'End Enum
'Public Enum POWER_CONTROL_PSEQ_BUCKSW3_VIRTUAL_SLAVE_SUPPLY_TO_OFF_SLOT
'Addr = &H2599&
'TO_OFF_SLOT = &HF0
'End Enum
'Public Enum POWER_CONTROL_PSEQ_BUCKSW3_VIRTUAL_SLAVE_SUPPLY_CRASH_SLOT
'Addr = &H259A&
'TO_CRASH_SLOT = &HF0
'End Enum
'Public Enum POWER_CONTROL_PSEQ_GPIO10_AWAKE_SLOT
'Addr = &H259B&
'OFF_TO_AWAKE_SLOT = &HF0
'SLPDDR_TO_AWAKE_SLOT = &HF
'End Enum
'Public Enum POWER_CONTROL_PSEQ_GPIO10_SLPDDR_SLOT
'Addr = &H259C&
'AWAKE_TO_SLPDDR_SLOT = &HF0
'SLPS2R_TO_SLPDDR_SLOT = &HF
'End Enum
'Public Enum POWER_CONTROL_PSEQ_GPIO10_SLPS2R_SLOT
'Addr = &H259D&
'SLPDDR_TO_SLPS2RA_SLOT = &HF0
'SLPDDR_TO_SLPS2R_SLOT = &HF
'End Enum
'Public Enum POWER_CONTROL_PSEQ_GPIO10_TO_OFF_SLOT
'Addr = &H259E&
'TO_OFF_SLOT = &HF0
'End Enum
'Public Enum POWER_CONTROL_PSEQ_GPIO10_CRASH_SLOT
'Addr = &H259F&
'TO_CRASH_SLOT = &HF0
'End Enum
'Public Enum POWER_CONTROL_PSEQ_GPIO11_AWAKE_SLOT
'Addr = &H25A0&
'OFF_TO_AWAKE_SLOT = &HF0
'SLPDDR_TO_AWAKE_SLOT = &HF
'End Enum
'Public Enum POWER_CONTROL_PSEQ_GPIO11_SLPDDR_SLOT
'Addr = &H25A1&
'AWAKE_TO_SLPDDR_SLOT = &HF0
'SLPS2R_TO_SLPDDR_SLOT = &HF
'End Enum
'Public Enum POWER_CONTROL_PSEQ_GPIO11_SLPS2R_SLOT
'Addr = &H25A2&
'SLPDDR_TO_SLPS2RA_SLOT = &HF0
'SLPDDR_TO_SLPS2R_SLOT = &HF
'End Enum
'Public Enum POWER_CONTROL_PSEQ_GPIO11_TO_OFF_SLOT
'Addr = &H25A3&
'TO_OFF_SLOT = &HF0
'End Enum
'Public Enum POWER_CONTROL_PSEQ_GPIO11_CRASH_SLOT
'Addr = &H25A4&
'TO_CRASH_SLOT = &HF0
'End Enum
'Public Enum POWER_CONTROL_PSEQ_GPIO12_AWAKE_SLOT
'Addr = &H25A5&
'OFF_TO_AWAKE_SLOT = &HF0
'SLPDDR_TO_AWAKE_SLOT = &HF
'End Enum
'Public Enum POWER_CONTROL_PSEQ_GPIO12_SLPDDR_SLOT
'Addr = &H25A6&
'AWAKE_TO_SLPDDR_SLOT = &HF0
'SLPS2R_TO_SLPDDR_SLOT = &HF
'End Enum
'Public Enum POWER_CONTROL_PSEQ_GPIO12_SLPS2R_SLOT
'Addr = &H25A7&
'SLPDDR_TO_SLPS2RA_SLOT = &HF0
'SLPDDR_TO_SLPS2R_SLOT = &HF
'End Enum
'Public Enum POWER_CONTROL_PSEQ_GPIO12_TO_OFF_SLOT
'Addr = &H25A8&
'TO_OFF_SLOT = &HF0
'End Enum
'Public Enum POWER_CONTROL_PSEQ_GPIO12_CRASH_SLOT
'Addr = &H25A9&
'TO_CRASH_SLOT = &HF0
'End Enum
'Public Enum POWER_CONTROL_PSEQ_GPIO13_AWAKE_SLOT
'Addr = &H25AA&
'OFF_TO_AWAKE_SLOT = &HF0
'SLPDDR_TO_AWAKE_SLOT = &HF
'End Enum
'Public Enum POWER_CONTROL_PSEQ_GPIO13_SLPDDR_SLOT
'Addr = &H25AB&
'AWAKE_TO_SLPDDR_SLOT = &HF0
'SLPS2R_TO_SLPDDR_SLOT = &HF
'End Enum
'Public Enum POWER_CONTROL_PSEQ_GPIO13_SLPS2R_SLOT
'Addr = &H25AC&
'SLPDDR_TO_SLPS2RA_SLOT = &HF0
'SLPDDR_TO_SLPS2R_SLOT = &HF
'End Enum
'Public Enum POWER_CONTROL_PSEQ_GPIO13_TO_OFF_SLOT
'Addr = &H25AD&
'TO_OFF_SLOT = &HF0
'End Enum
'Public Enum POWER_CONTROL_PSEQ_GPIO13_CRASH_SLOT
'Addr = &H25AE&
'TO_CRASH_SLOT = &HF0
'End Enum
'Public Enum POWER_CONTROL_PSEQ_GPIO14_AWAKE_SLOT
'Addr = &H25AF&
'OFF_TO_AWAKE_SLOT = &HF0
'SLPDDR_TO_AWAKE_SLOT = &HF
'End Enum
'Public Enum POWER_CONTROL_PSEQ_GPIO14_SLPDDR_SLOT
'Addr = &H25B0&
'AWAKE_TO_SLPDDR_SLOT = &HF0
'SLPS2R_TO_SLPDDR_SLOT = &HF
'End Enum
'Public Enum POWER_CONTROL_PSEQ_GPIO14_SLPS2R_SLOT
'Addr = &H25B1&
'SLPDDR_TO_SLPS2RA_SLOT = &HF0
'SLPDDR_TO_SLPS2R_SLOT = &HF
'End Enum
'Public Enum POWER_CONTROL_PSEQ_GPIO14_TO_OFF_SLOT
'Addr = &H25B2&
'TO_OFF_SLOT = &HF0
'End Enum
'Public Enum POWER_CONTROL_PSEQ_GPIO14_CRASH_SLOT
'Addr = &H25B3&
'TO_CRASH_SLOT = &HF0
'End Enum
'Public Enum POWER_CONTROL_PSEQ_GPIO15_AWAKE_SLOT
'Addr = &H25B4&
'OFF_TO_AWAKE_SLOT = &HF0
'SLPDDR_TO_AWAKE_SLOT = &HF
'End Enum
'Public Enum POWER_CONTROL_PSEQ_GPIO15_SLPDDR_SLOT
'Addr = &H25B5&
'AWAKE_TO_SLPDDR_SLOT = &HF0
'SLPS2R_TO_SLPDDR_SLOT = &HF
'End Enum
'Public Enum POWER_CONTROL_PSEQ_GPIO15_SLPS2R_SLOT
'Addr = &H25B6&
'SLPDDR_TO_SLPS2RA_SLOT = &HF0
'SLPDDR_TO_SLPS2R_SLOT = &HF
'End Enum
'Public Enum POWER_CONTROL_PSEQ_GPIO15_TO_OFF_SLOT
'Addr = &H25B7&
'TO_OFF_SLOT = &HF0
'End Enum
'Public Enum POWER_CONTROL_PSEQ_GPIO15_CRASH_SLOT
'Addr = &H25B8&
'TO_CRASH_SLOT = &HF0
'End Enum
'Public Enum POWER_CONTROL_PSEQ_GPIO16_AWAKE_SLOT
'Addr = &H25B9&
'OFF_TO_AWAKE_SLOT = &HF0
'SLPDDR_TO_AWAKE_SLOT = &HF
'End Enum
'Public Enum POWER_CONTROL_PSEQ_GPIO16_SLPDDR_SLOT
'Addr = &H25BA&
'AWAKE_TO_SLPDDR_SLOT = &HF0
'SLPS2R_TO_SLPDDR_SLOT = &HF
'End Enum
'Public Enum POWER_CONTROL_PSEQ_GPIO16_SLPS2R_SLOT
'Addr = &H25BB&
'SLPDDR_TO_SLPS2RA_SLOT = &HF0
'SLPDDR_TO_SLPS2R_SLOT = &HF
'End Enum
'Public Enum POWER_CONTROL_PSEQ_GPIO16_TO_OFF_SLOT
'Addr = &H25BC&
'TO_OFF_SLOT = &HF0
'End Enum
'Public Enum POWER_CONTROL_PSEQ_GPIO16_CRASH_SLOT
'Addr = &H25BD&
'TO_CRASH_SLOT = &HF0
'End Enum
'Public Enum POWER_CONTROL_PSEQ_GPIO17_AWAKE_SLOT
'Addr = &H25BE&
'OFF_TO_AWAKE_SLOT = &HF0
'SLPDDR_TO_AWAKE_SLOT = &HF
'End Enum
'Public Enum POWER_CONTROL_PSEQ_GPIO17_SLPDDR_SLOT
'Addr = &H25BF&
'AWAKE_TO_SLPDDR_SLOT = &HF0
'SLPS2R_TO_SLPDDR_SLOT = &HF
'End Enum
'Public Enum POWER_CONTROL_PSEQ_GPIO17_SLPS2R_SLOT
'Addr = &H25C0&
'SLPDDR_TO_SLPS2RA_SLOT = &HF0
'SLPDDR_TO_SLPS2R_SLOT = &HF
'End Enum
'Public Enum POWER_CONTROL_PSEQ_GPIO17_TO_OFF_SLOT
'Addr = &H25C1&
'TO_OFF_SLOT = &HF0
'End Enum
'Public Enum POWER_CONTROL_PSEQ_GPIO17_CRASH_SLOT
'Addr = &H25C2&
'TO_CRASH_SLOT = &HF0
'End Enum
'Public Enum POWER_CONTROL_PSEQ_GPIO18_AWAKE_SLOT
'Addr = &H25C3&
'OFF_TO_AWAKE_SLOT = &HF0
'SLPDDR_TO_AWAKE_SLOT = &HF
'End Enum
'Public Enum POWER_CONTROL_PSEQ_GPIO18_SLPDDR_SLOT
'Addr = &H25C4&
'AWAKE_TO_SLPDDR_SLOT = &HF0
'SLPS2R_TO_SLPDDR_SLOT = &HF
'End Enum
'Public Enum POWER_CONTROL_PSEQ_GPIO18_SLPS2R_SLOT
'Addr = &H25C5&
'SLPDDR_TO_SLPS2RA_SLOT = &HF0
'SLPDDR_TO_SLPS2R_SLOT = &HF
'End Enum
'Public Enum POWER_CONTROL_PSEQ_GPIO18_TO_OFF_SLOT
'Addr = &H25C6&
'TO_OFF_SLOT = &HF0
'End Enum
'Public Enum POWER_CONTROL_PSEQ_GPIO18_CRASH_SLOT
'Addr = &H25C7&
'TO_CRASH_SLOT = &HF0
'End Enum
'Public Enum POWER_CONTROL_PSEQ_GPIO19_AWAKE_SLOT
'Addr = &H25C8&
'OFF_TO_AWAKE_SLOT = &HF0
'SLPDDR_TO_AWAKE_SLOT = &HF
'End Enum
'Public Enum POWER_CONTROL_PSEQ_GPIO19_SLPDDR_SLOT
'Addr = &H25C9&
'AWAKE_TO_SLPDDR_SLOT = &HF0
'SLPS2R_TO_SLPDDR_SLOT = &HF
'End Enum
'Public Enum POWER_CONTROL_PSEQ_GPIO19_SLPS2R_SLOT
'Addr = &H25CA&
'SLPDDR_TO_SLPS2RA_SLOT = &HF0
'SLPDDR_TO_SLPS2R_SLOT = &HF
'End Enum
'Public Enum POWER_CONTROL_PSEQ_GPIO19_TO_OFF_SLOT
'Addr = &H25CB&
'TO_OFF_SLOT = &HF0
'End Enum
'Public Enum POWER_CONTROL_PSEQ_GPIO19_CRASH_SLOT
'Addr = &H25CC&
'TO_CRASH_SLOT = &HF0
'End Enum
'Public Enum POWER_CONTROL_PSEQ_GPIO20_AWAKE_SLOT
'Addr = &H25CD&
'OFF_TO_AWAKE_SLOT = &HF0
'SLPDDR_TO_AWAKE_SLOT = &HF
'End Enum
'Public Enum POWER_CONTROL_PSEQ_GPIO20_SLPDDR_SLOT
'Addr = &H25CE&
'AWAKE_TO_SLPDDR_SLOT = &HF0
'SLPS2R_TO_SLPDDR_SLOT = &HF
'End Enum
'Public Enum POWER_CONTROL_PSEQ_GPIO20_SLPS2R_SLOT
'Addr = &H25CF&
'SLPDDR_TO_SLPS2RA_SLOT = &HF0
'SLPDDR_TO_SLPS2R_SLOT = &HF
'End Enum
'Public Enum POWER_CONTROL_PSEQ_GPIO20_TO_OFF_SLOT
'Addr = &H25D0&
'TO_OFF_SLOT = &HF0
'End Enum
'Public Enum POWER_CONTROL_PSEQ_GPIO20_CRASH_SLOT
'Addr = &H25D1&
'TO_CRASH_SLOT = &HF0
'End Enum
'Public Enum POWER_CONTROL_PSEQ_GPIO21_AWAKE_SLOT
'Addr = &H25D2&
'OFF_TO_AWAKE_SLOT = &HF0
'SLPDDR_TO_AWAKE_SLOT = &HF
'End Enum
'Public Enum POWER_CONTROL_PSEQ_GPIO21_SLPDDR_SLOT
'Addr = &H25D3&
'AWAKE_TO_SLPDDR_SLOT = &HF0
'SLPS2R_TO_SLPDDR_SLOT = &HF
'End Enum
'Public Enum POWER_CONTROL_PSEQ_GPIO21_SLPS2R_SLOT
'Addr = &H25D4&
'SLPDDR_TO_SLPS2RA_SLOT = &HF0
'SLPDDR_TO_SLPS2R_SLOT = &HF
'End Enum
'Public Enum POWER_CONTROL_PSEQ_GPIO21_TO_OFF_SLOT
'Addr = &H25D5&
'TO_OFF_SLOT = &HF0
'End Enum
'Public Enum POWER_CONTROL_PSEQ_GPIO21_CRASH_SLOT
'Addr = &H25D6&
'TO_CRASH_SLOT = &HF0
'End Enum
'Public Enum POWER_CONTROL_PSEQ_GPIO22_AWAKE_SLOT
'Addr = &H25D7&
'OFF_TO_AWAKE_SLOT = &HF0
'SLPDDR_TO_AWAKE_SLOT = &HF
'End Enum
'Public Enum POWER_CONTROL_PSEQ_GPIO22_SLPDDR_SLOT
'Addr = &H25D8&
'AWAKE_TO_SLPDDR_SLOT = &HF0
'SLPS2R_TO_SLPDDR_SLOT = &HF
'End Enum
'Public Enum POWER_CONTROL_PSEQ_GPIO22_SLPS2R_SLOT
'Addr = &H25D9&
'SLPDDR_TO_SLPS2RA_SLOT = &HF0
'SLPDDR_TO_SLPS2R_SLOT = &HF
'End Enum
'Public Enum POWER_CONTROL_PSEQ_GPIO22_TO_OFF_SLOT
'Addr = &H25DA&
'TO_OFF_SLOT = &HF0
'End Enum
'Public Enum POWER_CONTROL_PSEQ_GPIO22_CRASH_SLOT
'Addr = &H25DB&
'TO_CRASH_SLOT = &HF0
'End Enum
'Public Enum POWER_CONTROL_PSEQ_GPIO23_AWAKE_SLOT
'Addr = &H25DC&
'OFF_TO_AWAKE_SLOT = &HF0
'SLPDDR_TO_AWAKE_SLOT = &HF
'End Enum
'Public Enum POWER_CONTROL_PSEQ_GPIO23_SLPDDR_SLOT
'Addr = &H25DD&
'AWAKE_TO_SLPDDR_SLOT = &HF0
'SLPS2R_TO_SLPDDR_SLOT = &HF
'End Enum
'Public Enum POWER_CONTROL_PSEQ_GPIO23_SLPS2R_SLOT
'Addr = &H25DE&
'SLPDDR_TO_SLPS2RA_SLOT = &HF0
'SLPDDR_TO_SLPS2R_SLOT = &HF
'End Enum
'Public Enum POWER_CONTROL_PSEQ_GPIO23_TO_OFF_SLOT
'Addr = &H25DF&
'TO_OFF_SLOT = &HF0
'End Enum
'Public Enum POWER_CONTROL_PSEQ_GPIO23_CRASH_SLOT
'Addr = &H25E0&
'TO_CRASH_SLOT = &HF0
'End Enum
'Public Enum POWER_CONTROL_PSEQ_GPIO24_AWAKE_SLOT
'Addr = &H25E1&
'OFF_TO_AWAKE_SLOT = &HF0
'SLPDDR_TO_AWAKE_SLOT = &HF
'End Enum
'Public Enum POWER_CONTROL_PSEQ_GPIO24_SLPDDR_SLOT
'Addr = &H25E2&
'AWAKE_TO_SLPDDR_SLOT = &HF0
'SLPS2R_TO_SLPDDR_SLOT = &HF
'End Enum
'Public Enum POWER_CONTROL_PSEQ_GPIO24_SLPS2R_SLOT
'Addr = &H25E3&
'SLPDDR_TO_SLPS2RA_SLOT = &HF0
'SLPDDR_TO_SLPS2R_SLOT = &HF
'End Enum
'Public Enum POWER_CONTROL_PSEQ_GPIO24_TO_OFF_SLOT
'Addr = &H25E4&
'TO_OFF_SLOT = &HF0
'End Enum
'Public Enum POWER_CONTROL_PSEQ_GPIO24_CRASH_SLOT
'Addr = &H25E5&
'TO_CRASH_SLOT = &HF0
'End Enum
'Public Enum POWER_CONTROL_PSEQ_GPIO25_AWAKE_SLOT
'Addr = &H25E6&
'OFF_TO_AWAKE_SLOT = &HF0
'SLPDDR_TO_AWAKE_SLOT = &HF
'End Enum
'Public Enum POWER_CONTROL_PSEQ_GPIO25_SLPDDR_SLOT
'Addr = &H25E7&
'AWAKE_TO_SLPDDR_SLOT = &HF0
'SLPS2R_TO_SLPDDR_SLOT = &HF
'End Enum
'Public Enum POWER_CONTROL_PSEQ_GPIO25_SLPS2R_SLOT
'Addr = &H25E8&
'SLPDDR_TO_SLPS2RA_SLOT = &HF0
'SLPDDR_TO_SLPS2R_SLOT = &HF
'End Enum
'Public Enum POWER_CONTROL_PSEQ_GPIO25_TO_OFF_SLOT
'Addr = &H25E9&
'TO_OFF_SLOT = &HF0
'End Enum
'Public Enum POWER_CONTROL_PSEQ_GPIO25_CRASH_SLOT
'Addr = &H25EA&
'TO_CRASH_SLOT = &HF0
'End Enum
'Public Enum POWER_CONTROL_PSEQ_GPIO26_AWAKE_SLOT
'Addr = &H25EB&
'OFF_TO_AWAKE_SLOT = &HF0
'SLPDDR_TO_AWAKE_SLOT = &HF
'End Enum
'Public Enum POWER_CONTROL_PSEQ_GPIO26_SLPDDR_SLOT
'Addr = &H25EC&
'AWAKE_TO_SLPDDR_SLOT = &HF0
'SLPS2R_TO_SLPDDR_SLOT = &HF
'End Enum
'Public Enum POWER_CONTROL_PSEQ_GPIO26_SLPS2R_SLOT
'Addr = &H25ED&
'SLPDDR_TO_SLPS2RA_SLOT = &HF0
'SLPDDR_TO_SLPS2R_SLOT = &HF
'End Enum
'Public Enum POWER_CONTROL_PSEQ_GPIO26_TO_OFF_SLOT
'Addr = &H25EE&
'TO_OFF_SLOT = &HF0
'End Enum
'Public Enum POWER_CONTROL_PSEQ_GPIO26_CRASH_SLOT
'Addr = &H25EF&
'TO_CRASH_SLOT = &HF0
'End Enum
'Public Enum POWER_CONTROL_PSEQ_GPIO27_AWAKE_SLOT
'Addr = &H25F0&
'OFF_TO_AWAKE_SLOT = &HF0
'SLPDDR_TO_AWAKE_SLOT = &HF
'End Enum
'Public Enum POWER_CONTROL_PSEQ_GPIO27_SLPDDR_SLOT
'Addr = &H25F1&
'AWAKE_TO_SLPDDR_SLOT = &HF0
'SLPS2R_TO_SLPDDR_SLOT = &HF
'End Enum
'Public Enum POWER_CONTROL_PSEQ_GPIO27_SLPS2R_SLOT
'Addr = &H25F2&
'SLPDDR_TO_SLPS2RA_SLOT = &HF0
'SLPDDR_TO_SLPS2R_SLOT = &HF
'End Enum
'Public Enum POWER_CONTROL_PSEQ_GPIO27_TO_OFF_SLOT
'Addr = &H25F3&
'TO_OFF_SLOT = &HF0
'End Enum
'Public Enum POWER_CONTROL_PSEQ_GPIO27_CRASH_SLOT
'Addr = &H25F4&
'TO_CRASH_SLOT = &HF0
'End Enum
'Public Enum POWER_CONTROL_PSEQ_BUCK0_ONOFF
'Addr = &H25F5&
'BUCK0_AWAKE_STATE = &HFE
'BUCK0_SLPS2R_STATE = &HFD
'BUCK0_SLPDDR_STATE = &HFB
'BUCK0_SLPS2RA_STATE = &HF7
'End Enum
'Public Enum POWER_CONTROL_PSEQ_BUCK1_ONOFF
'Addr = &H25F6&
'BUCK1_AWAKE_STATE = &HFE
'BUCK1_SLPS2R_STATE = &HFD
'BUCK1_SLPDDR_STATE = &HFB
'BUCK1_SLPS2RA_STATE = &HF7
'End Enum
'Public Enum POWER_CONTROL_PSEQ_BUCK2_ONOFF
'Addr = &H25F7&
'BUCK2_AWAKE_STATE = &HFE
'BUCK2_SLPS2R_STATE = &HFD
'BUCK2_SLPDDR_STATE = &HFB
'BUCK2_SLPS2RA_STATE = &HF7
'End Enum
'Public Enum POWER_CONTROL_PSEQ_BUCK3_ONOFF
'Addr = &H25F8&
'BUCK3_AWAKE_STATE = &HFE
'BUCK3_SLPS2R_STATE = &HFD
'BUCK3_SLPDDR_STATE = &HFB
'BUCK3_SLPS2RA_STATE = &HF7
'End Enum
'Public Enum POWER_CONTROL_PSEQ_BUCK7_ONOFF
'Addr = &H25F9&
'BUCK7_AWAKE_STATE = &HFE
'BUCK7_SLPS2R_STATE = &HFD
'BUCK7_SLPDDR_STATE = &HFB
'BUCK7_SLPS2RA_STATE = &HF7
'End Enum
'Public Enum POWER_CONTROL_PSEQ_BUCK8_ONOFF
'Addr = &H25FA&
'BUCK8_AWAKE_STATE = &HFE
'BUCK8_SLPS2R_STATE = &HFD
'BUCK8_SLPDDR_STATE = &HFB
'BUCK8_SLPS2RA_STATE = &HF7
'End Enum
'Public Enum POWER_CONTROL_PSEQ_BUCK9_ONOFF
'Addr = &H25FB&
'BUCK9_AWAKE_STATE = &HFE
'BUCK9_SLPS2R_STATE = &HFD
'BUCK9_SLPDDR_STATE = &HFB
'BUCK9_SLPS2RA_STATE = &HF7
'End Enum
'Public Enum POWER_CONTROL_PSEQ_BUCK11_ONOFF
'Addr = &H25FC&
'BUCK11_AWAKE_STATE = &HFE
'BUCK11_SLPS2R_STATE = &HFD
'BUCK11_SLPDDR_STATE = &HFB
'BUCK11_SLPS2RA_STATE = &HF7
'End Enum
'Public Enum POWER_CONTROL_PSEQ_BUCK14_ONOFF
'Addr = &H25FD&
'BUCK14_AWAKE_STATE = &HFE
'BUCK14_SLPS2R_STATE = &HFD
'BUCK14_SLPDDR_STATE = &HFB
'BUCK14_SLPS2RA_STATE = &HF7
'End Enum
'Public Enum POWER_CONTROL_PSEQ_LDO1_ONOFF
'Addr = &H25FE&
'LDO1_AWAKE_STATE = &HFE
'LDO1_SLPS2R_STATE = &HFD
'LDO1_SLPDDR_STATE = &HFB
'LDO1_SLPS2RA_STATE = &HF7
'End Enum
'Public Enum POWER_CONTROL_PSEQ_LDO2_ONOFF
'Addr = &H25FF&
'LDO2_AWAKE_STATE = &HFE
'LDO2_SLPS2R_STATE = &HFD
'LDO2_SLPDDR_STATE = &HFB
'LDO2_SLPS2RA_STATE = &HF7
'End Enum
'Public Enum POWER_CONTROL_PSEQ_LDO3_ONOFF
'Addr = &H2600&
'LDO3_AWAKE_STATE = &HFE
'LDO3_SLPS2R_STATE = &HFD
'LDO3_SLPDDR_STATE = &HFB
'LDO3_SLPS2RA_STATE = &HF7
'End Enum
'Public Enum POWER_CONTROL_PSEQ_LDO5_ONOFF
'Addr = &H2601&
'LDO5_AWAKE_STATE = &HFE
'LDO5_SLPS2R_STATE = &HFD
'LDO5_SLPDDR_STATE = &HFB
'LDO5_SLPS2RA_STATE = &HF7
'End Enum
'Public Enum POWER_CONTROL_PSEQ_LDO7_ONOFF
'Addr = &H2602&
'LDO7_AWAKE_STATE = &HFE
'LDO7_SLPS2R_STATE = &HFD
'LDO7_SLPDDR_STATE = &HFB
'LDO7_SLPS2RA_STATE = &HF7
'End Enum
'Public Enum POWER_CONTROL_PSEQ_LDO10_ONOFF
'Addr = &H2603&
'LDO10_AWAKE_STATE = &HFE
'LDO10_SLPS2R_STATE = &HFD
'LDO10_SLPDDR_STATE = &HFB
'LDO10_SLPS2RA_STATE = &HF7
'End Enum
'Public Enum POWER_CONTROL_PSEQ_LDO13_ONOFF
'Addr = &H2604&
'LDO13_AWAKE_STATE = &HFE
'LDO13_SLPS2R_STATE = &HFD
'LDO13_SLPDDR_STATE = &HFB
'LDO13_SLPS2RA_STATE = &HF7
'End Enum
'Public Enum POWER_CONTROL_PSEQ_LDO14_ONOFF
'Addr = &H2605&
'LDO14_AWAKE_STATE = &HFE
'LDO14_SLPS2R_STATE = &HFD
'LDO14_SLPDDR_STATE = &HFB
'LDO14_SLPS2RA_STATE = &HF7
'End Enum
'Public Enum POWER_CONTROL_PSEQ_LDO16_ONOFF
'Addr = &H2606&
'LDO16_AWAKE_STATE = &HFE
'LDO16_SLPS2R_STATE = &HFD
'LDO16_SLPDDR_STATE = &HFB
'LDO16_SLPS2RA_STATE = &HF7
'End Enum
'Public Enum POWER_CONTROL_PSEQ_LDO19_ONOFF
'Addr = &H2607&
'LDO19_AWAKE_STATE = &HFE
'LDO19_SLPS2R_STATE = &HFD
'LDO19_SLPDDR_STATE = &HFB
'LDO19_SLPS2RA_STATE = &HF7
'End Enum
'Public Enum POWER_CONTROL_PSEQ_CP5V_ONOFF
'Addr = &H2608&
'CP5V_AWAKE_STATE = &HFE
'CP5V_SLPS2R_STATE = &HFD
'CP5V_SLPDDR_STATE = &HFB
'CP5V_SLPS2RA_STATE = &HF7
'End Enum
'Public Enum POWER_CONTROL_PSEQ_BUCKSW1_ONOFF
'Addr = &H2609&
'BUCKSW1_AWAKE_STATE = &HFE
'BUCKSW1_SLPS2R_STATE = &HFD
'BUCKSW1_SLPDDR_STATE = &HFB
'BUCKSW1_SLPS2RA_STATE = &HF7
'End Enum
'Public Enum POWER_CONTROL_PSEQ_BUCKSW2_ONOFF
'Addr = &H260A&
'BUCKSW2_AWAKE_STATE = &HFE
'BUCKSW2_SLPS2R_STATE = &HFD
'BUCKSW2_SLPDDR_STATE = &HFB
'BUCKSW2_SLPS2RA_STATE = &HF7
'End Enum
'Public Enum POWER_CONTROL_PSEQ_BUCKSW3_ONOFF
'Addr = &H260B&
'BUCKSW3_AWAKE_STATE = &HFE
'BUCKSW3_SLPS2R_STATE = &HFD
'BUCKSW3_SLPDDR_STATE = &HFB
'BUCKSW3_SLPS2RA_STATE = &HF7
'End Enum
'Public Enum POWER_CONTROL_PSEQ_GPIO_VDD1V2_PWR_OK_ONOFF
'Addr = &H260C&
'GPIO_VDD1V2_PWR_OK_AWAKE_STATE = &HFE
'GPIO_VDD1V2_PWR_OK_SLPS2R_STATE = &HFD
'GPIO_VDD1V2_PWR_OK_SLPDDR_STATE = &HFB
'GPIO_VDD1V2_PWR_OK_SLPS2RA_STATE = &HF7
'End Enum
'Public Enum POWER_CONTROL_PSEQ_GPIO_VDD1V2_SIG_OK_ONOFF
'Addr = &H260D&
'GPIO_VDD1V2_SIG_OK_AWAKE_STATE = &HFE
'GPIO_VDD1V2_SIG_OK_SLPS2R_STATE = &HFD
'GPIO_VDD1V2_SIG_OK_SLPDDR_STATE = &HFB
'GPIO_VDD1V2_SIG_OK_SLPS2RA_STATE = &HF7
'End Enum
'Public Enum POWER_CONTROL_PSEQ_GPIO_VDDIO_BUCK3_PWR_OK_ONOFF
'Addr = &H260E&
'GPIO_VDDIO_BUCK3_PWR_OK_AWAKE_STATE = &HFE
'GPIO_VDDIO_BUCK3_PWR_OK_SLPS2R_STATE = &HFD
'GPIO_VDDIO_BUCK3_PWR_OK_SLPDDR_STATE = &HFB
'GPIO_VDDIO_BUCK3_PWR_OK_SLPS2RA_STATE = &HF7
'End Enum
'Public Enum POWER_CONTROL_PSEQ_GPIO_VDDIO_BUCK3_SIG_OK_ONOFF
'Addr = &H260F&
'GPIO_VDDIO_BUCK3_SIG_OK_AWAKE_STATE = &HFE
'GPIO_VDDIO_BUCK3_SIG_OK_SLPS2R_STATE = &HFD
'GPIO_VDDIO_BUCK3_SIG_OK_SLPDDR_STATE = &HFB
'GPIO_VDDIO_BUCK3_SIG_OK_SLPS2RA_STATE = &HF7
'End Enum
'Public Enum POWER_CONTROL_PSEQ_GPIO_BUCKSW1_PWR_OK_ONOFF
'Addr = &H2610&
'GPIO_BUCKSW1_PWR_OK_AWAKE_STATE = &HFE
'GPIO_BUCKSW1_PWR_OK_SLPS2R_STATE = &HFD
'GPIO_BUCKSW1_PWR_OK_SLPDDR_STATE = &HFB
'GPIO_BUCKSW1_PWR_OK_SLPS2RA_STATE = &HF7
'End Enum
'Public Enum POWER_CONTROL_PSEQ_GPIO_BUCKSW1_SIG_OK_ONOFF
'Addr = &H2611&
'GPIO_BUCKSW1_SIG_OK_AWAKE_STATE = &HFE
'GPIO_BUCKSW1_SIG_OK_SLPS2R_STATE = &HFD
'GPIO_BUCKSW1_SIG_OK_SLPDDR_STATE = &HFB
'GPIO_BUCKSW1_SIG_OK_SLPS2RA_STATE = &HF7
'End Enum
'Public Enum POWER_CONTROL_PSEQ_BUCK3_VSEL_ALT_ONOFF
'Addr = &H2612&
'BUCK3_VSEL_ALT_SLPS2R_STATE = &HFE
'BUCK3_VSEL_ALT_SLPDDR_STATE = &HFD
'BUCK3_VSEL_ALT_WALLET_OFF_STATE = &HFB
'BUCK3_VSEL_ALT_SLPS2RA_STATE = &HF7
'End Enum
'Public Enum POWER_CONTROL_PSEQ_BUCK14_VSEL_ALT_ONOFF
'Addr = &H2613&
'BUCK14_VSEL_ALT_SLPS2R_STATE = &HFE
'BUCK14_VSEL_ALT_SLPDDR_STATE = &HFD
'BUCK14_VSEL_ALT_SLPS2RA_STATE = &HFB
'End Enum
'Public Enum POWER_CONTROL_PSEQ_LDO13_VSEL_ALT_ONOFF
'Addr = &H2614&
'LDO13_VSEL_ALT_SLPS2R_STATE = &HFE
'LDO13_VSEL_ALT_SLPDDR_STATE = &HFD
'LDO13_VSEL_ALT_SLPS2RA_STATE = &HFB
'End Enum
'Public Enum POWER_CONTROL_PSEQ_LDO14_VSEL_ALT_ONOFF
'Addr = &H2615&
'LDO14_VSEL_ALT_SLPS2R_STATE = &HFE
'LDO14_VSEL_ALT_SLPDDR_STATE = &HFD
'LDO14_VSEL_ALT_SLPS2RA_STATE = &HFB
'End Enum
'Public Enum POWER_CONTROL_PSEQ_OUT32K_ONOFF
'Addr = &H2616&
'OUT32K_AWAKE_STATE = &HFE
'OUT32K_SLPS2R_STATE = &HFD
'OUT32K_SLPDDR_STATE = &HFB
'OUT32K_SLPS2RA_STATE = &HF7
'End Enum
'Public Enum POWER_CONTROL_PSEQ_SLP32K_ONOFF
'Addr = &H2617&
'SLP32K_AWAKE_STATE = &HFE
'SLP32K_SLPS2R_STATE = &HFD
'SLP32K_SLPDDR_STATE = &HFB
'SLP32K_SLPS2RA_STATE = &HF7
'End Enum
'Public Enum POWER_CONTROL_PSEQ_NRESET_ONOFF
'Addr = &H2618&
'NRESET_AWAKE_STATE = &HFE
'NRESET_SLPS2R_STATE = &HFD
'NRESET_SLPDDR_STATE = &HFB
'NRESET_SLPS2RA_STATE = &HF7
'End Enum
'Public Enum POWER_CONTROL_PSEQ_SYSALIVE_ONOFF
'Addr = &H2619&
'SYSALIVE_AWAKE_STATE = &HFE
'SYSALIVE_SLPS2R_STATE = &HFD
'SYSALIVE_SLPDDR_STATE = &HFB
'SYSALIVE_SLPS2RA_STATE = &HF7
'End Enum
'Public Enum POWER_CONTROL_PSEQ_PREUVLO_PREUPO_ONOFF
'Addr = &H261A&
'PREUVLO_PREUPO_AWAKE_STATE = &HFE
'PREUVLO_PREUPO_SLPS2R_STATE = &HFD
'PREUVLO_PREUPO_SLPDDR_STATE = &HFB
'PREUVLO_PREUPO_SLPS2RA_STATE = &HF7
'End Enum
'Public Enum POWER_CONTROL_PSEQ_VDD_BOOST_UVLO_ONOFF
'Addr = &H261B&
'VDD_BOOST_UVLO_AWAKE_STATE = &HFE
'VDD_BOOST_UVLO_SLPS2R_STATE = &HFD
'VDD_BOOST_UVLO_SLPDDR_STATE = &HFB
'VDD_BOOST_UVLO_SLPS2RA_STATE = &HF7
'End Enum
'Public Enum POWER_CONTROL_PSEQ_BUTTON_DFU_ONOFF
'Addr = &H261C&
'BUTTON_DFU_AWAKE_STATE = &HFE
'End Enum
'Public Enum POWER_CONTROL_PSEQ_WLED_ONOFF
'Addr = &H261D&
'WLED_AWAKE_STATE = &HFE
'WLED_SLPS2R_STATE = &HFD
'WLED_SLPDDR_STATE = &HFB
'WLED_SLPS2RA_STATE = &HF7
'End Enum
'Public Enum POWER_CONTROL_PSEQ_BUCKSW1_VIRTUAL_SLAVE_SUPPLY_ONOFF
'Addr = &H261E&
'BUCKSW1_VIRTUAL_SLAVE_SUPPLY_AWAKE_STATE = &HFE
'BUCKSW1_VIRTUAL_SLAVE_SUPPLY_SLPS2R_STATE = &HFD
'BUCKSW1_VIRTUAL_SLAVE_SUPPLY_SLPDDR_STATE = &HFB
'BUCKSW1_VIRTUAL_SLAVE_SUPPLY_SLPS2RA_STATE = &HF7
'End Enum
'Public Enum POWER_CONTROL_PSEQ_BUCKSW2_VIRTUAL_SLAVE_SUPPLY_ONOFF
'Addr = &H261F&
'BUCKSW2_VIRTUAL_SLAVE_SUPPLY_AWAKE_STATE = &HFE
'BUCKSW2_VIRTUAL_SLAVE_SUPPLY_SLPS2R_STATE = &HFD
'BUCKSW2_VIRTUAL_SLAVE_SUPPLY_SLPDDR_STATE = &HFB
'BUCKSW2_VIRTUAL_SLAVE_SUPPLY_SLPS2RA_STATE = &HF7
'End Enum
'Public Enum POWER_CONTROL_PSEQ_BUCKSW3_VIRTUAL_SLAVE_SUPPLY_ONOFF
'Addr = &H2620&
'BUCKSW3_VIRTUAL_SLAVE_SUPPLY_AWAKE_STATE = &HFE
'BUCKSW3_VIRTUAL_SLAVE_SUPPLY_SLPS2R_STATE = &HFD
'BUCKSW3_VIRTUAL_SLAVE_SUPPLY_SLPDDR_STATE = &HFB
'BUCKSW3_VIRTUAL_SLAVE_SUPPLY_SLPS2RA_STATE = &HF7
'End Enum
'Public Enum POWER_CONTROL_PSEQ_LDO11_SLEEP_EN
'Addr = &H2621&
'LDO11_SLEEP_EN = &HFE
'End Enum
'Public Enum CM0P_CFG_GLOBAL_BOOTLOADER_VECT_PTR
'Addr = &H2800&
'VECT_PTR = &H0
'End Enum
'Public Enum CM0P_CFG_GLOBAL_BOOTLOADER_FW_SIZE_0
'Addr = &H2801&
'FW_SIZE_7_0 = &H0
'End Enum
'Public Enum CM0P_CFG_GLOBAL_BOOTLOADER_FW_SIZE_1
'Addr = &H2802&
'FW_SIZE_MSB = &H0
'End Enum
'Public Enum CM0P_CFG_GLOBAL_BOOTLOADER_SRC_PTR
'Addr = &H2803&
'SRC_PTR = &H80
'End Enum
'Public Enum CM0P_CFG_GLOBAL_CONFIG_DEFAULT
'Addr = &H2804&
'LOCK_CANARY_DIS_MODE = &HFE
'AUTO_DIS_MODE = &HFD
'End Enum
'Public Enum CM0P_CFG_GLOBAL_CONFIG
'Addr = &H2805&
'LOCKUP_RESET = &HFE
'End Enum
'Public Enum CM0P_CFG_GLOBAL_BOOTLOADER_CFG
'Addr = &H2806&
'EXEC_MODE = &HF8
'PFSM_MODE = &HE7
'HASH_MODE = &HDF
'SRAM_INIT_MODE = &HBF
'End Enum
'Public Enum CM0P_CFG_GLOBAL_CONTROL
'Addr = &H2807&
'CPU_EN = &HFE
'End Enum
'Public Enum CM0P_CFG_GLOBAL_HOST_IRQ
'Addr = &H2808&
'TRIGGER_ID = &H80
'PENDING = &H7F
'End Enum
'Public Enum CM0P_CFG_GLOBAL_DEBUG_CTRL
'Addr = &H2809&
'DAP_EN = &HFE
'SWD_IF_EN = &HFD
'SWD_INST_ID = &HF
'End Enum
'Public Enum CM0P_CFG_GLOBAL_FIRMWARE_VERSION_0
'Addr = &H280A&
'HASH_7_0 = &H0
'End Enum
'Public Enum CM0P_CFG_GLOBAL_FIRMWARE_VERSION_1
'Addr = &H280B&
'HASH_15_8 = &H0
'End Enum
'Public Enum CM0P_CFG_GLOBAL_FIRMWARE_VERSION_2
'Addr = &H280C&
'HASH_23_16 = &H0
'End Enum
'Public Enum CM0P_CFG_GLOBAL_FIRMWARE_VERSION_3
'Addr = &H280D&
'HASH_31_24 = &H0
'End Enum
'Public Enum CM0P_CFG_GLOBAL_FIRMWARE_VERSION_4
'Addr = &H280E&
'HASH_39_32 = &H0
'End Enum
'Public Enum CM0P_CFG_GLOBAL_FIRMWARE_VERSION_5
'Addr = &H280F&
'HASH_47_40 = &H0
'End Enum
'Public Enum CM0P_CFG_GLOBAL_FIRMWARE_VERSION_6
'Addr = &H2810&
'HASH_55_48 = &H0
'End Enum
'Public Enum CM0P_CFG_GLOBAL_FIRMWARE_VERSION_7
'Addr = &H2811&
'HASH_63_56 = &H0
'End Enum
'Public Enum CM0P_CFG_GLOBAL_CM0P_HW_EVENT
'Addr = &H2812&
'BOOTLOADER_HARDFAULT = &HFE
'BOOTLOADER_HASH_ERROR = &HFD
'LOCKUP = &HEF
'ADDR_FENCE_ERR_ON_SRAM = &HDF
'LOCKED_SRAM_ACCESS = &HBF
'WATCHDOG = &H7F
'End Enum
'Public Enum CM0P_CFG_GLOBAL_CM0P_SW_EVENT_HIGH
'Addr = &H2813&
'CM0P_EVENT_HIGH = &HFE
'End Enum
'Public Enum CM0P_CFG_GLOBAL_CM0P_SW_EVENT
'Addr = &H2814&
'CM0P_EVENT0 = &HFE
'CM0P_EVENT1 = &HFD
'CM0P_EVENT2 = &HFB
'CM0P_EVENT3 = &HF7
'End Enum
'Public Enum CM0P_CFG_GLOBAL_CM0P_HW_STATUS
'Addr = &H2815&
'BOOTLOADER_HARDFAULT = &HFE
'BOOTLOADER_HASH_ERROR = &HFD
'BOOTLOADER_BUSY = &HFB
'BOOTLOADER_DONE = &HF7
'LOCKUP = &HEF
'HALTED = &HDF
'SWDETECT = &HBF
'End Enum
'Public Enum CM0P_CFG_GLOBAL_CM0P_HW_IRQ_MASK
'Addr = &H2818&
'BOOTLOADER_HARDFAULT = &HFE
'BOOTLOADER_HASH_ERROR = &HFD
'LOCKUP = &HEF
'ADDR_FENCE_ERR_ON_SRAM = &HDF
'LOCKED_SRAM_ACCESS = &HBF
'WATCHDOG = &H7F
'End Enum
'Public Enum CM0P_CFG_GLOBAL_CM0P_SW_HIGH_IRQ_MASK
'Addr = &H2819&
'CM0P_EVENT_HIGH = &HFE
'End Enum
'Public Enum CM0P_CFG_GLOBAL_CM0P_SW_IRQ_MASK
'Addr = &H281A&
'CM0P_EVENT0 = &HFE
'CM0P_EVENT1 = &HFD
'CM0P_EVENT2 = &HFB
'CM0P_EVENT3 = &HF7
'End Enum
'Public Enum CM0P_CFG_GLOBAL_TEST_CFG
'Addr = &H281B&
'TEST_EXEC_MODE = &HFE
'TEST_HASH_MODE = &HBF
'End Enum
'Public Enum CM0P_CFG_GLOBAL_TEST_FW_SIZE_0
'Addr = &H281C&
'FW_SIZE_7_0 = &H0
'End Enum
'Public Enum CM0P_CFG_GLOBAL_TEST_FW_SIZE_1
'Addr = &H281D&
'FW_SIZE_MSB = &H0
'End Enum
'Public Enum CM0P_CFG_SRAM_ADDR_LO
'Addr = &H2820&
'ADDR_LO = &H0
'End Enum
'Public Enum CM0P_CFG_SRAM_ADDR_HI
'Addr = &H2821&
'ADDR_HI = &H0
'End Enum
'Public Enum CM0P_CFG_SRAM_DATA0
'Addr = &H2823&
'DATA0 = &H0
'End Enum
'Public Enum CM0P_CFG_SRAM_DATA1
'Addr = &H2824&
'DATA1 = &H0
'End Enum
'Public Enum CM0P_CFG_SRAM_DATA2
'Addr = &H2825&
'DATA2 = &H0
'End Enum
'Public Enum CM0P_CFG_SRAM_DATA3
'Addr = &H2826&
'DATA3 = &H0
'End Enum
'Public Enum CM0P_CFG_SRAM_DATA4
'Addr = &H2827&
'DATA4 = &H0
'End Enum
'Public Enum CM0P_CFG_SRAM_DATA5
'Addr = &H2828&
'DATA5 = &H0
'End Enum
'Public Enum CM0P_CFG_SRAM_DATA6
'Addr = &H2829&
'DATA6 = &H0
'End Enum
'Public Enum CM0P_CFG_SRAM_DATA7
'Addr = &H282A&
'DATA7 = &H0
'End Enum
'Public Enum CM0P_CFG_SRAM_DATA8
'Addr = &H282B&
'DATA8 = &H0
'End Enum
'Public Enum CM0P_CFG_SRAM_DATA9
'Addr = &H282C&
'DATA9 = &H0
'End Enum
'Public Enum CM0P_CFG_SRAM_DATA10
'Addr = &H282D&
'DATA10 = &H0
'End Enum
'Public Enum CM0P_CFG_SRAM_DATA11
'Addr = &H282E&
'DATA11 = &H0
'End Enum
'Public Enum CM0P_CFG_SRAM_DATA12
'Addr = &H282F&
'DATA12 = &H0
'End Enum
'Public Enum CM0P_CFG_SRAM_DATA13
'Addr = &H2830&
'DATA13 = &H0
'End Enum
'Public Enum CM0P_CFG_SRAM_DATA14
'Addr = &H2831&
'DATA14 = &H0
'End Enum
'Public Enum CM0P_CFG_SRAM_DATA15
'Addr = &H2832&
'DATA15 = &H0
'End Enum
'Public Enum ACORE_TRIM_DIG_CFG_VMAIN_UVWARN0_0
'Addr = &H2F00&
'VMAIN_UVWARN0_TRIM = &HC0
'End Enum
'Public Enum ACORE_TRIM_DIG_CFG_VMAIN_UVWARN0_1
'Addr = &H2F01&
'VMAIN_UVWARN0_THR_LO = &H80
'End Enum
'Public Enum ACORE_TRIM_DIG_CFG_VMAIN_UVWARN0_2
'Addr = &H2F02&
'VMAIN_UVWARN0_THR_HI = &H80
'End Enum
'Public Enum ACORE_TRIM_DIG_CFG_VMAIN_UVWARN0_3
'Addr = &H2F03&
'VMAIN_UVWARN0_BLANK = &HFC
'VMAIN_UVWARN0_FORCE_EN = &HFB
'VMAIN_UVWARN0_FORCE_DIS = &HF7
'VMAIN_UVWARN0_SPARE = &H1F
'End Enum
'Public Enum ACORE_TRIM_DIG_CFG_VMAIN_UVWARN1_0
'Addr = &H2F04&
'VMAIN_UVWARN1_TRIM = &HC0
'End Enum
'Public Enum ACORE_TRIM_DIG_CFG_VMAIN_UVWARN1_1
'Addr = &H2F05&
'VMAIN_UVWARN1_THR_LO = &H80
'End Enum
'Public Enum ACORE_TRIM_DIG_CFG_VMAIN_UVWARN1_2
'Addr = &H2F06&
'VMAIN_UVWARN1_THR_HI = &H80
'End Enum
'Public Enum ACORE_TRIM_DIG_CFG_VMAIN_UVWARN1_3
'Addr = &H2F07&
'VMAIN_UVWARN1_BLANK = &HFC
'VMAIN_UVWARN1_FORCE_EN = &HFB
'VMAIN_UVWARN1_FORCE_DIS = &HF7
'VMAIN_UVWARN1_SPARE = &H1F
'End Enum
'Public Enum ACORE_TRIM_DIG_CFG_VDD_BOOST_UVWARN_0
'Addr = &H2F08&
'VDD_BOOST_UVWARN_TRIM = &HC0
'End Enum
'Public Enum ACORE_TRIM_DIG_CFG_VDD_BOOST_UVWARN_1
'Addr = &H2F09&
'VDD_BOOST_UVWARN_THR_LO = &H80
'End Enum
'Public Enum ACORE_TRIM_DIG_CFG_VDD_BOOST_UVWARN_2
'Addr = &H2F0A&
'VDD_BOOST_UVWARN_THR_HI = &H80
'End Enum
'Public Enum ACORE_TRIM_DIG_CFG_VDD_BOOST_UVWARN_3
'Addr = &H2F0B&
'VDD_BOOST_UVWARN_BLANK = &HFC
'VDD_BOOST_UVWARN_FORCE_EN = &HFB
'VDD_BOOST_UVWARN_FORCE_DIS = &HF7
'VDD_BOOST_UVWARN_SPARE = &H1F
'End Enum
'Public Enum ACORE_TRIM_DIG_CFG_VDD_BOOST_UVLO_0
'Addr = &H2F0C&
'VDD_BOOST_UVLO_TRIM = &HC0
'End Enum
'Public Enum ACORE_TRIM_DIG_CFG_VDD_BOOST_UVLO_1
'Addr = &H2F0D&
'VDD_BOOST_UVLO_THR_LO = &H80
'End Enum
'Public Enum ACORE_TRIM_DIG_CFG_VDD_BOOST_UVLO_2
'Addr = &H2F0E&
'VDD_BOOST_UVLO_THR_HI = &H80
'End Enum
'Public Enum ACORE_TRIM_DIG_CFG_VDD_BOOST_UVLO_3
'Addr = &H2F0F&
'VDD_BOOST_UVLO_BLANK = &HF8
'VDD_BOOST_UVLO_FORCE_EN = &HF7
'VDD_BOOST_UVLO_FORCE_DIS = &HEF
'VDD_BOOST_UVLO_SPARE = &H1F
'End Enum
'Public Enum ACORE_TRIM_DIG_CFG_VMAIN_POR_WARN_0
'Addr = &H2F10&
'VMAIN_POR_WARN_TRIM = &HC0
'End Enum
'Public Enum ACORE_TRIM_DIG_CFG_VMAIN_POR_WARN_1
'Addr = &H2F11&
'VMAIN_POR_WARN_THR_LO = &H80
'End Enum
'Public Enum ACORE_TRIM_DIG_CFG_VMAIN_POR_WARN_2
'Addr = &H2F12&
'VMAIN_POR_WARN_THR_HI = &H80
'End Enum
'Public Enum ACORE_TRIM_DIG_CFG_VMAIN_POR_WARN_3
'Addr = &H2F13&
'VMAIN_POR_WARN_SPARE = &H1F
'End Enum
'Public Enum ACORE_TRIM_DIG_CFG_VMAIN_MAX_2
'Addr = &H2F14&
'CFG_VMAIN_MAX_DIS = &HFE
'CFG_VMAIN_MAX_DIS_DELAY = &HF9
'CFG_VMAIN_MAX_FORCE_DIS = &HF7
'End Enum
'Public Enum ACORE_TRIM_DIG_CFG_GRANA_0
'Addr = &H2F15&
'CFG_GRANA_0 = &H0
'End Enum
'Public Enum ACORE_TRIM_DIG_CFG_GRANA_1
'Addr = &H2F16&
'CFG_GRANA_1 = &HF0
'TST_FORCE_OVLO_UPPER = &HBF
'TST_FORCE_UVLO_UPPER = &H7F
'End Enum
'Public Enum ACORE_TRIM_DIG_SPARE_GRANA_0
'Addr = &H2F17&
'SPARE_ACORE0 = &H0
'End Enum
'Public Enum ACORE_TRIM_DIG_SPARE_GRANA_1
'Addr = &H2F18&
'SPARE_ACORE1 = &H0
'End Enum
'Public Enum ACORE_TRIM_DIG_VDD_UVLO_LOWER
'Addr = &H2F19&
'VDD_UVLO_LOWER = &H80
'End Enum
'Public Enum ACORE_TRIM_DIG_VDD_UVLO_UPPER
'Addr = &H2F1A&
'VDD_UVLO_UPPER = &H80
'End Enum
'Public Enum ACORE_TRIM_DIG_VDD_UVLO_UPPER_TRIM
'Addr = &H2F1B&
'VDD_UVLO_UPPER_TRIM = &HC0
'End Enum
'Public Enum ACORE_TRIM_DIG_VDD_UVLO_LOWER_2
'Addr = &H2F1C&
'VDD_UVLO_LOWER_2 = &H80
'End Enum
'Public Enum ACORE_TRIM_DIG_VDD_UVLO_LOWER_2_DEB
'Addr = &H2F1D&
'VDD_UVLO_LOWER_2_DEB = &HFC
'End Enum
'Public Enum ACORE_TRIM_DIG_VDD_UVLO_LOWER_TRIM
'Addr = &H2F1E&
'VDD_UVLO_LOWER_TRIM = &HC0
'End Enum
'Public Enum ACORE_TRIM_DIG_VDD_OVLO_CFG
'Addr = &H2F1F&
'VDD_OVLO_DIS = &HFE
'VDD_OVLO_OFF_DIS = &HFD
'End Enum
'Public Enum ACORE_TRIM_DIG_VDD_OVLO_LOWER
'Addr = &H2F20&
'VDD_OVLO_LOWER = &HC0
'End Enum
'Public Enum ACORE_TRIM_DIG_VDD_OVLO_LOWER_TRIM
'Addr = &H2F21&
'VDD_OVLO_LOWER_TRIM = &HC0
'End Enum
'Public Enum ACORE_TRIM_DIG_VDD_OVLO_UPPER
'Addr = &H2F22&
'VDD_OVLO_UPPER = &HC0
'End Enum
'Public Enum ACORE_TRIM_DIG_VDD_OVLO_UPPER_TRIM
'Addr = &H2F23&
'VDD_OVLO_UPPER_TRIM = &HC0
'End Enum
'Public Enum ACORE_TRIM_DIG_VDD_SPARE
'Addr = &H2F24&
'CFG_VDD_FAULT_SPARE = &HF8
'CFG_VDD_OV_SPARE = &H87
'End Enum
'Public Enum ACORE_TRIM_ACORE_CFG_VMAIN_MAX
'Addr = &H2F40&
'CFG_VDDMAX = &HC0
'End Enum
'Public Enum CLK_GEN_DIG_STROBE_GEN_CFG_0
'Addr = &H3000&
'GRAY_N_BIN_STROBE_SCHEME = &HFE
'End Enum
'Public Enum CLK_GEN_DIG_STROBE_GEN_CFG_1
'Addr = &H3001&
'BLOCK_GCLK_STROBES = &HFE
'End Enum
'Public Enum CLK_GEN_DIG_BUCK_0_PHASE_CFG
'Addr = &H3002&
'BUCK_0_PHASE_HP0 = &HFE
'BUCK_0_PHASE_HP1 = &HFD
'BUCK_0_PHASE_HP2 = &HFB
'BUCK_0_PHASE_HP3 = &HF7
'BUCK_0_PHASE_LP_FREQ = &H7F
'End Enum
'Public Enum CLK_GEN_DIG_BUCK_1_PHASE_CFG
'Addr = &H3003&
'BUCK_1_PHASE_HP0 = &HFE
'BUCK_1_PHASE_HP1 = &HFD
'BUCK_1_PHASE_HP2 = &HFB
'BUCK_1_PHASE_HP3 = &HF7
'BUCK_1_PHASE_LP_FREQ = &H7F
'End Enum
'Public Enum CLK_GEN_DIG_BUCK_2_PHASE_CFG
'Addr = &H3004&
'BUCK_2_PHASE_HP0 = &HFE
'BUCK_2_PHASE_HP1 = &HFD
'BUCK_2_PHASE_LP_FREQ = &H7F
'End Enum
'Public Enum CLK_GEN_DIG_BUCK_3_PHASE_CFG
'Addr = &H3005&
'BUCK_3_FREQ_CFG = &HC7
'End Enum
'Public Enum CLK_GEN_DIG_BUCK_7_8_PHASE_CFG
'Addr = &H3006&
'BUCK_7_PHASE_HP0 = &HF8
'BUCK_7_PHASE_LP_FREQ = &HF7
'BUCK_8_PHASE_HP0 = &H8F
'BUCK_8_PHASE_LP_FREQ = &H7F
'End Enum
'Public Enum CLK_GEN_DIG_BUCK_11_PHASE_CFG
'Addr = &H3007&
'BUCK_11_PHASE_HP0 = &HF8
'BUCK_11_PHASE_LP_FREQ = &HF7
'End Enum
'Public Enum CLK_GEN_DIG_BUCK_9_PHASE_CFG
'Addr = &H3008&
'BUCK_9_PHASE_LP = &HFE
'BUCK_9_LP_CLK_ALWAYS_ON = &HDF
'BUCK_9_CLK_LP_MODE = &HBF
'BUCK_9_LP_CLK_FRQ = &H7F
'End Enum
'Public Enum CLK_GEN_DIG_BUCK_14_PHASE_CFG
'Addr = &H3009&
'BUCK_14_PHASE_LP = &HFE
'BUCK_14_LP_CLK_ALWAYS_ON = &HDF
'BUCK_14_CLK_LP_MODE = &HBF
'BUCK_14_LP_CLK_FRQ = &H7F
'End Enum
'Public Enum CLK_GEN_DIG_BUCK_PHASE_GEN_CFG
'Addr = &H300A&
'BUCK_PHASE_GEN_SYNC_BYPASS = &HFE
'End Enum
'Public Enum CLK_GEN_DIG_CLK_REQ_CHICKEN_0
'Addr = &H300B&
'CLK_GEN_CHICKEN_BITS_0 = &H0
'End Enum
'Public Enum CLK_GEN_DIG_CLK_REQ_CHICKEN_1
'Addr = &H300C&
'CLK_GEN_CHICKEN_BITS_1 = &H0
'End Enum
'Public Enum CLK_GEN_DIG_CLK_REQ_CHICKEN_2
'Addr = &H300D&
'CLK_GEN_CHICKEN_BITS_2 = &H0
'End Enum
'Public Enum CLK_GEN_DIG_CLK_REQ_CHICKEN_3
'Addr = &H300E&
'CLK_GEN_CHICKEN_BITS_3 = &H0
'End Enum
'Public Enum CLK_GEN_DIG_OSC_RESET_SETTINGS
'Addr = &H300F&
'OSC_RESET_MODE = &HFC
'End Enum
'Public Enum CLK_GEN_DIG_BG_SETTINGS_2
'Addr = &H3010&
'BG_HP_IN_SLEEP = &HFE
'End Enum
'Public Enum CLK_GEN_DIG_BG_SETTINGS_3
'Addr = &H3011&
'BG_SETTINGS_SPARE3 = &HE0
'End Enum
'Public Enum CLK_GEN_DIG_OSC_SETTINGS_0
'Addr = &H3012&
'RC_OSC_ON_MODE = &HFE
'RC_OSC_ACT_MODE = &HFD
'RC_OSC_CLKGATE_MODE = &HFB
'End Enum
'Public Enum CLK_GEN_DIG_OSC_SETTINGS_1
'Addr = &H3013&
'RC_OSC_OFF_CFG = &HFC
'RC_OSC_EN_MODE = &HC3
'RC_OSC_SLP_BIAS_MODE = &HBF
'RC_OSC_OFF_BIAS_MODE = &H7F
'End Enum
'Public Enum CLK_GEN_DIG_BGOSC_SETTINGS
'Addr = &H3014&
'BGOSC_MODE = &HFC
'BGOSC_EN = &HF7
'End Enum
'Public Enum CLK_GEN_DIG_TEST_BG_0
'Addr = &H3015&
'TST_BG_POR = &HFD
'TST_BG_HP_BYP_EN = &HFB
'TST_BG_HP_BYP_VAL = &HF7
'End Enum
'Public Enum CLK_GEN_DIG_TEST_RC_OSC
'Addr = &H3016&
'TST_RC_OSC_XCLK_SEL = &HF8
'End Enum
'Public Enum CLK_GEN_REF_TST_BG_1
'Addr = &H3040&
'EN_BG_TEST_MODE_REF = &HFE
'EN_32M_RC_OSC = &HFD
'DIS_DLY_REF = &HFB
'End Enum
'Public Enum CLK_GEN_REF_BGOSC_SETTINGS_3
'Addr = &H3041&
'EN_EXT_CLK_REF = &HFE
'SPARE_REF = &H3F
'End Enum
'Public Enum CLK_GEN_REF_BG_V2I_TEST_SEL
'Addr = &H3042&
'TEST_SEL_REF = &HF0
'V2I_EN_RPLY_REF = &HEF
'End Enum
'Public Enum CLK_GEN_REF_BG_TRIM
'Addr = &H3043&
'BG_TRIM_REF = &H0
'End Enum
'Public Enum CLK_GEN_REF_BG_VREF_TRIM_A
'Addr = &H3044&
'VREF_TRIM_A_REF = &H0
'End Enum
'Public Enum CLK_GEN_REF_BG_VREF_TRIM_B
'Addr = &H3045&
'VREF_TRIM_B_REF = &H0
'End Enum
'Public Enum CLK_GEN_REF_BG_V2I_RDAC_CTRL
'Addr = &H3046&
'V2I_RDAC_CTRL_REF = &H80
'End Enum
'Public Enum CLK_GEN_REF_BG_RESISTANCE
'Addr = &H3047&
'RPOLY_CTRL_REF = &HF0
'End Enum
'Public Enum CLK_GEN_REF_BG_PRE_REG_TRIM
'Addr = &H3048&
'PRE_REG_TRIM_REF = &HE0
'End Enum
'Public Enum CLK_GEN_REF_BG_SPARE
'Addr = &H3049&
'BG_SPARE = &HE0
'End Enum
'Public Enum CLK_GEN_REF_BG_LP_IQ_CTRL
'Addr = &H304A&
'OVT_TEST_REF = &HFC
'End Enum
'Public Enum CLK_GEN_REF_BG_PRE_REG_LP_MASK
'Addr = &H304B&
'LP_CHOP_MASK_REF = &HF8
'CHOPPER_CLK_ON_REF = &HF7
'ROLL_BACK_PORF_REF = &HEF
'End Enum
'Public Enum CLK_GEN_REF_BG_SETTINGS_1
'Addr = &H304C&
'BG_TRIM_UPDATE = &HFE
'End Enum
'Public Enum CLK_GEN_REF_BGOSC_SETTINGS_1
'Addr = &H304D&
'TRIM_BG_OSC_REF = &HF0
'End Enum
'Public Enum CLK_GEN_REF_OSC_TRIM
'Addr = &H304E&
'TRIM_RC_OSC_REG = &H0
'End Enum
'Public Enum CLK_GEN_REF_OSC_TRIM_2
'Addr = &H304F&
'TRIM_DUTYC_RC_OSC = &HF0
'End Enum
'Public Enum SEC_SYSCTRL_TEST_REG_EN0
'Addr = &H3100&
'TEST_REG_EN0 = &H0
'End Enum
'Public Enum SEC_SYSCTRL_TEST_REG_EN1
'Addr = &H3101&
'TEST_REG_EN1 = &H0
'End Enum
'Public Enum SEC_SYSCTRL_TEST_REG_EN2
'Addr = &H3102&
'TEST_REG_EN2 = &H0
'End Enum
'Public Enum SEC_SYSCTRL_TEST_REG_EN3
'Addr = &H3103&
'TEST_REG_EN3 = &H0
'End Enum
'Public Enum SEC_SYSCTRL_TEST_REG_EN_CLR
'Addr = &H3104&
'TEST_REG_EN_CLR = &H0
'End Enum
'Public Enum SEC_SYSCTRL_TEST_EN_STATUS
'Addr = &H3105&
'TEST_MODE_VAL = &HFE
'End Enum
'Public Enum SEC_SYSCTRL_MISC_CFG
'Addr = &H3106&
'JTAG_AHB_DIS = &HF7
'End Enum
'Public Enum SEC_SECLOCK_LOCK_STATUS
'Addr = &H3140&
'LOCK_CANARY = &HFE
'End Enum
'Public Enum SEC_SECLOCK_CLUSTER_ST0_LOCK
'Addr = &H3141&
'CLUSTER_ST0 = &H0
'End Enum
'Public Enum SEC_SECLOCK_CLUSTER_ST1_LOCK
'Addr = &H3142&
'CLUSTER_ST1 = &H0
'End Enum
'Public Enum SEC_SECLOCK_CLUSTER_ST2_LOCK
'Addr = &H3143&
'CLUSTER_ST2 = &H0
'End Enum
'Public Enum SEC_SECLOCK_CLUSTER_ST3_LOCK
'Addr = &H3144&
'CLUSTER_ST3 = &H0
'End Enum
'Public Enum SEC_SECLOCK_SYSTEM_LOCK0
'Addr = &H3145&
'SYSTEM_LOCK_0 = &HFC
'SYSTEM_LOCK_1 = &HCF
'End Enum
'Public Enum SEC_SECLOCK_SYSTEM_LOCK1
'Addr = &H3146&
'SYSTEM_LOCK_2 = &HFC
'SYSTEM_LOCK_3 = &HCF
'End Enum
'Public Enum SEC_SECLOCK_SYSTEM_LOCK2
'Addr = &H3147&
'SYSTEM_LOCK_4 = &HFC
'SYSTEM_LOCK_5 = &HCF
'End Enum
'Public Enum SEC_SECLOCK_SYSTEM_LOCK3
'Addr = &H3148&
'SYSTEM_LOCK_6 = &HFC
'SYSTEM_LOCK_7 = &HCF
'End Enum
'Public Enum SEC_SECLOCK_SYSTEM_LOCK4
'Addr = &H3149&
'SYSTEM_LOCK_8 = &HFC
'SYSTEM_LOCK_9 = &HCF
'End Enum
'Public Enum SEC_SECLOCK_SYSTEM_LOCK5
'Addr = &H314A&
'SYSTEM_LOCK_10 = &HFC
'SYSTEM_LOCK_11 = &HCF
'End Enum
'Public Enum SEC_SECLOCK_SYSTEM_LOCK6
'Addr = &H314B&
'SYSTEM_LOCK_12 = &HFC
'SYSTEM_LOCK_13 = &HCF
'End Enum
'Public Enum SEC_SECLOCK_SYSTEM_LOCK7
'Addr = &H314C&
'SYSTEM_LOCK_14 = &HFC
'SYSTEM_LOCK_15 = &HCF
'End Enum
'Public Enum SEC_SECLOCK_SYSTEM_LOCK8
'Addr = &H314D&
'SYSTEM_LOCK_16 = &HFC
'End Enum
'Public Enum SEC_SECLOCK_PD_RTC_LOCK0
'Addr = &H314E&
'PD_RTC_LOCK_0 = &HFC
'PD_RTC_LOCK_1 = &HCF
'End Enum
'Public Enum SEC_SECLOCK_PD_RTC_LOCK1
'Addr = &H314F&
'PD_RTC_LOCK_2 = &HFC
'PD_RTC_LOCK_3 = &HCF
'End Enum
'Public Enum SEC_SECLOCK_PD_RTC_LOCK2
'Addr = &H3150&
'PD_RTC_LOCK_4 = &HFC
'End Enum
'Public Enum SEC_SECLOCK_PWRCTRL_LOCK0
'Addr = &H3151&
'PWRCTRL_LOCK_0 = &HFC
'PWRCTRL_LOCK_1 = &HCF
'End Enum
'Public Enum SEC_SECLOCK_PWRCTRL_LOCK1
'Addr = &H3152&
'PWRCTRL_LOCK_2 = &HFC
'PWRCTRL_LOCK_3 = &HCF
'End Enum
'Public Enum SEC_SECLOCK_PWRCTRL_LOCK2
'Addr = &H3153&
'PWRCTRL_LOCK_4 = &HFC
'PWRCTRL_LOCK_5 = &HCF
'End Enum
'Public Enum SEC_SECLOCK_PWRCTRL_LOCK3
'Addr = &H3154&
'PWRCTRL_LOCK_6 = &HFC
'PWRCTRL_LOCK_7 = &HCF
'End Enum
'Public Enum SEC_SECLOCK_PWRCTRL_LOCK4
'Addr = &H3155&
'PWRCTRL_LOCK_8 = &HFC
'PWRCTRL_LOCK_9 = &HCF
'End Enum
'Public Enum SEC_SECLOCK_PWRCTRL_LOCK5
'Addr = &H3156&
'PWRCTRL_LOCK_10 = &HFC
'PWRCTRL_LOCK_11 = &HCF
'End Enum
'Public Enum SEC_SECLOCK_PWRCTRL_LOCK6
'Addr = &H3157&
'PWRCTRL_LOCK_12 = &HFC
'PWRCTRL_LOCK_13 = &HCF
'End Enum
'Public Enum SEC_SECLOCK_PWRCTRL_LOCK7
'Addr = &H3158&
'PWRCTRL_LOCK_14 = &HFC
'PWRCTRL_LOCK_15 = &HCF
'End Enum
'Public Enum SEC_SECLOCK_PWRCTRL_LOCK8
'Addr = &H3159&
'PWRCTRL_LOCK_16 = &HFC
'PWRCTRL_LOCK_17 = &HCF
'End Enum
'Public Enum SEC_SECLOCK_PWRCTRL_LOCK9
'Addr = &H315A&
'PWRCTRL_LOCK_18 = &HFC
'PWRCTRL_LOCK_19 = &HCF
'End Enum
'Public Enum SEC_SECLOCK_PWRCTRL_LOCK10
'Addr = &H315B&
'PWRCTRL_LOCK_20 = &HFC
'PWRCTRL_LOCK_21 = &HCF
'End Enum
'Public Enum SEC_SECLOCK_PWRCTRL_LOCK11
'Addr = &H315C&
'PWRCTRL_LOCK_22 = &HFC
'PWRCTRL_LOCK_23 = &HCF
'End Enum
'Public Enum SEC_SECLOCK_PWRCTRL_LOCK12
'Addr = &H315D&
'PWRCTRL_LOCK_24 = &HFC
'PWRCTRL_LOCK_25 = &HCF
'End Enum
'Public Enum SEC_SECLOCK_PWRCTRL_LOCK13
'Addr = &H315E&
'PWRCTRL_LOCK_26 = &HFC
'PWRCTRL_LOCK_27 = &HCF
'End Enum
'Public Enum SEC_SECLOCK_PWRCTRL_LOCK14
'Addr = &H315F&
'PWRCTRL_LOCK_28 = &HFC
'PWRCTRL_LOCK_29 = &HCF
'End Enum
'Public Enum SEC_SECLOCK_PWRCTRL_LOCK15
'Addr = &H3160&
'PWRCTRL_LOCK_30 = &HFC
'PWRCTRL_LOCK_31 = &HCF
'End Enum
'Public Enum SEC_SECLOCK_PWRCTRL_LOCK16
'Addr = &H3161&
'PWRCTRL_LOCK_32 = &HFC
'PWRCTRL_LOCK_33 = &HCF
'End Enum
'Public Enum SEC_SECLOCK_PWRCTRL_LOCK17
'Addr = &H3162&
'PWRCTRL_LOCK_34 = &HFC
'PWRCTRL_LOCK_35 = &HCF
'End Enum
'Public Enum SEC_SECLOCK_PWRCTRL_LOCK18
'Addr = &H3163&
'PWRCTRL_LOCK_36 = &HFC
'PWRCTRL_LOCK_37 = &HCF
'End Enum
'Public Enum SEC_SECLOCK_PWRCTRL_LOCK19
'Addr = &H3164&
'PWRCTRL_LOCK_38 = &HFC
'PWRCTRL_LOCK_39 = &HCF
'End Enum
'Public Enum SEC_SECLOCK_PWRCTRL_LOCK20
'Addr = &H3165&
'PWRCTRL_LOCK_40 = &HFC
'PWRCTRL_LOCK_41 = &HCF
'End Enum
'Public Enum SEC_SECLOCK_PWRCTRL_LOCK21
'Addr = &H3166&
'PWRCTRL_LOCK_42 = &HFC
'PWRCTRL_LOCK_43 = &HCF
'End Enum
'Public Enum SEC_SECLOCK_PWRCTRL_LOCK22
'Addr = &H3167&
'PWRCTRL_LOCK_44 = &HFC
'PWRCTRL_LOCK_45 = &HCF
'End Enum
'Public Enum SEC_SECLOCK_PWRCTRL_LOCK23
'Addr = &H3168&
'PWRCTRL_LOCK_46 = &HFC
'PWRCTRL_LOCK_47 = &HCF
'End Enum
'Public Enum SEC_SECLOCK_PWRCTRL_LOCK24
'Addr = &H3169&
'PWRCTRL_LOCK_48 = &HFC
'End Enum
'Public Enum SEC_SECLOCK_IO_LOCK0
'Addr = &H316A&
'IO_LOCK_0 = &HFC
'IO_LOCK_1 = &HCF
'End Enum
'Public Enum SEC_SECLOCK_IO_LOCK1
'Addr = &H316B&
'IO_LOCK_2 = &HFC
'IO_LOCK_3 = &HCF
'End Enum
'Public Enum SEC_SECLOCK_IO_LOCK2
'Addr = &H316C&
'IO_LOCK_4 = &HFC
'IO_LOCK_5 = &HCF
'End Enum
'Public Enum SEC_SECLOCK_IO_LOCK3
'Addr = &H316D&
'IO_LOCK_6 = &HFC
'IO_LOCK_7 = &HCF
'End Enum
'Public Enum SEC_SECLOCK_IO_LOCK4
'Addr = &H316E&
'IO_LOCK_8 = &HFC
'IO_LOCK_9 = &HCF
'End Enum
'Public Enum SEC_SECLOCK_IO_LOCK5
'Addr = &H316F&
'IO_LOCK_10 = &HFC
'IO_LOCK_11 = &HCF
'End Enum
'Public Enum SEC_SECLOCK_IO_LOCK6
'Addr = &H3170&
'IO_LOCK_12 = &HFC
'IO_LOCK_13 = &HCF
'End Enum
'Public Enum SEC_SECLOCK_IO_LOCK7
'Addr = &H3171&
'IO_LOCK_14 = &HFC
'IO_LOCK_15 = &HCF
'End Enum
'Public Enum SEC_SECLOCK_IO_LOCK8
'Addr = &H3172&
'IO_LOCK_16 = &HFC
'IO_LOCK_17 = &HCF
'End Enum
'Public Enum SEC_SECLOCK_IO_LOCK9
'Addr = &H3173&
'IO_LOCK_18 = &HFC
'IO_LOCK_19 = &HCF
'End Enum
'Public Enum SEC_SECLOCK_IO_LOCK10
'Addr = &H3174&
'IO_LOCK_20 = &HFC
'IO_LOCK_21 = &HCF
'End Enum
'Public Enum SEC_SECLOCK_IO_LOCK11
'Addr = &H3175&
'IO_LOCK_22 = &HFC
'IO_LOCK_23 = &HCF
'End Enum
'Public Enum SEC_SECLOCK_IO_LOCK12
'Addr = &H3176&
'IO_LOCK_24 = &HFC
'IO_LOCK_25 = &HCF
'End Enum
'Public Enum SEC_SECLOCK_IO_LOCK13
'Addr = &H3177&
'IO_LOCK_26 = &HFC
'IO_LOCK_27 = &HCF
'End Enum
'Public Enum SEC_SECLOCK_IO_LOCK14
'Addr = &H3178&
'IO_LOCK_28 = &HFC
'IO_LOCK_29 = &HCF
'End Enum
'Public Enum SEC_SECLOCK_IO_LOCK15
'Addr = &H3179&
'IO_LOCK_30 = &HFC
'IO_LOCK_31 = &HCF
'End Enum
'Public Enum SEC_SECLOCK_IO_LOCK16
'Addr = &H317A&
'IO_LOCK_32 = &HFC
'IO_LOCK_33 = &HCF
'End Enum
'Public Enum SEC_SECLOCK_IO_LOCK17
'Addr = &H317B&
'IO_LOCK_34 = &HFC
'IO_LOCK_35 = &HCF
'End Enum
'Public Enum SEC_SECLOCK_IO_LOCK18
'Addr = &H317C&
'IO_LOCK_36 = &HFC
'IO_LOCK_37 = &HCF
'End Enum
'Public Enum SEC_SECLOCK_IO_LOCK19
'Addr = &H317D&
'IO_LOCK_38 = &HFC
'IO_LOCK_39 = &HCF
'End Enum
'Public Enum SEC_SECLOCK_IO_LOCK20
'Addr = &H317E&
'IO_LOCK_40 = &HFC
'IO_LOCK_41 = &HCF
'End Enum
'Public Enum SEC_SECLOCK_IO_LOCK21
'Addr = &H317F&
'IO_LOCK_42 = &HFC
'IO_LOCK_43 = &HCF
'End Enum
'Public Enum SEC_SECLOCK_IO_LOCK22
'Addr = &H3180&
'IO_LOCK_44 = &HFC
'IO_LOCK_45 = &HCF
'End Enum
'Public Enum SEC_SECLOCK_IO_LOCK23
'Addr = &H3181&
'IO_LOCK_46 = &HFC
'IO_LOCK_47 = &HCF
'End Enum
'Public Enum SEC_SECLOCK_IO_LOCK24
'Addr = &H3182&
'IO_LOCK_48 = &HFC
'IO_LOCK_49 = &HCF
'End Enum
'Public Enum SEC_SECLOCK_IO_LOCK25
'Addr = &H3183&
'IO_LOCK_50 = &HFC
'IO_LOCK_51 = &HCF
'End Enum
'Public Enum SEC_SECLOCK_IO_LOCK26
'Addr = &H3184&
'IO_LOCK_52 = &HFC
'IO_LOCK_53 = &HCF
'End Enum
'Public Enum SEC_SECLOCK_IO_LOCK27
'Addr = &H3185&
'IO_LOCK_54 = &HFC
'IO_LOCK_55 = &HCF
'End Enum
'Public Enum SEC_SECLOCK_IO_LOCK28
'Addr = &H3186&
'IO_LOCK_56 = &HFC
'IO_LOCK_57 = &HCF
'End Enum
'Public Enum SEC_SECLOCK_IO_LOCK29
'Addr = &H3187&
'IO_LOCK_58 = &HFC
'IO_LOCK_59 = &HCF
'End Enum
'Public Enum SEC_SECLOCK_IO_LOCK30
'Addr = &H3188&
'IO_LOCK_60 = &HFC
'IO_LOCK_61 = &HCF
'End Enum
'Public Enum SEC_SECLOCK_IO_LOCK31
'Addr = &H3189&
'IO_LOCK_62 = &HFC
'IO_LOCK_63 = &HCF
'End Enum
'Public Enum SEC_SECLOCK_IO_LOCK32
'Addr = &H318A&
'IO_LOCK_64 = &HFC
'IO_LOCK_65 = &HCF
'End Enum
'Public Enum SEC_SECLOCK_IO_LOCK33
'Addr = &H318B&
'IO_LOCK_66 = &HFC
'IO_LOCK_67 = &HCF
'End Enum
'Public Enum SEC_SECLOCK_IO_LDO_EN_LOCK0
'Addr = &H318C&
'IO_LDO_EN_LOCK_0 = &HFC
'End Enum
'Public Enum SEC_SECLOCK_ADC_LOCK0
'Addr = &H318D&
'ADC_LOCK_0 = &HFC
'ADC_LOCK_1 = &HCF
'End Enum
'Public Enum SEC_SECLOCK_ADC_LOCK1
'Addr = &H318E&
'ADC_LOCK_2 = &HFC
'ADC_LOCK_3 = &HCF
'End Enum
'Public Enum SEC_SECLOCK_ADC_LOCK2
'Addr = &H318F&
'ADC_LOCK_4 = &HFC
'ADC_LOCK_5 = &HCF
'End Enum
'Public Enum SEC_SECLOCK_ADC_LOCK3
'Addr = &H3190&
'ADC_LOCK_6 = &HFC
'ADC_LOCK_7 = &HCF
'End Enum
'Public Enum SEC_SECLOCK_ADC_LOCK4
'Addr = &H3191&
'ADC_LOCK_8 = &HFC
'ADC_LOCK_9 = &HCF
'End Enum
'Public Enum SEC_SECLOCK_CLKGEN_LOCK0
'Addr = &H3192&
'CLKGEN_LOCK_0 = &HFC
'CLKGEN_LOCK_1 = &HCF
'End Enum
'Public Enum SEC_SECLOCK_CLKGEN_LOCK1
'Addr = &H3193&
'CLKGEN_LOCK_2 = &HFC
'CLKGEN_LOCK_3 = &HCF
'End Enum
'Public Enum SEC_SECLOCK_CLKGEN_LOCK2
'Addr = &H3194&
'CLKGEN_LOCK_4 = &HFC
'CLKGEN_LOCK_5 = &HCF
'End Enum
'Public Enum SEC_SECLOCK_ACORE_LOCK0
'Addr = &H3195&
'ACORE_LOCK_0 = &HFC
'ACORE_LOCK_1 = &HCF
'End Enum
'Public Enum SEC_SECLOCK_ACORE_LOCK1
'Addr = &H3196&
'ACORE_LOCK_2 = &HFC
'ACORE_LOCK_3 = &HCF
'End Enum
'Public Enum SEC_SECLOCK_ACORE_LOCK2
'Addr = &H3197&
'ACORE_LOCK_4 = &HFC
'End Enum
'Public Enum SEC_SECLOCK_BUCK_LOCK0
'Addr = &H3198&
'BUCK_LOCK_0 = &HFC
'BUCK_LOCK_1 = &HCF
'End Enum
'Public Enum SEC_SECLOCK_BUCK_LOCK1
'Addr = &H3199&
'BUCK_LOCK_2 = &HFC
'BUCK_LOCK_3 = &HCF
'End Enum
'Public Enum SEC_SECLOCK_BUCK_LOCK2
'Addr = &H319A&
'BUCK_LOCK_4 = &HFC
'BUCK_LOCK_5 = &HCF
'End Enum
'Public Enum SEC_SECLOCK_BUCK_LOCK3
'Addr = &H319B&
'BUCK_LOCK_6 = &HFC
'BUCK_LOCK_7 = &HCF
'End Enum
'Public Enum SEC_SECLOCK_BUCK_LOCK4
'Addr = &H319C&
'BUCK_LOCK_8 = &HFC
'BUCK_LOCK_9 = &HCF
'End Enum
'Public Enum SEC_SECLOCK_BUCK_LOCK5
'Addr = &H319D&
'BUCK_LOCK_10 = &HFC
'BUCK_LOCK_11 = &HCF
'End Enum
'Public Enum SEC_SECLOCK_BUCK_LOCK6
'Addr = &H319E&
'BUCK_LOCK_12 = &HFC
'BUCK_LOCK_13 = &HCF
'End Enum
'Public Enum SEC_SECLOCK_BUCK_LOCK7
'Addr = &H319F&
'BUCK_LOCK_14 = &HFC
'BUCK_LOCK_15 = &HCF
'End Enum
'Public Enum SEC_SECLOCK_BUCK_LOCK8
'Addr = &H31A0&
'BUCK_LOCK_16 = &HFC
'BUCK_LOCK_17 = &HCF
'End Enum
'Public Enum SEC_SECLOCK_BUCK_LOCK9
'Addr = &H31A1&
'BUCK_LOCK_18 = &HFC
'BUCK_LOCK_19 = &HCF
'End Enum
'Public Enum SEC_SECLOCK_BUCK_LOCK10
'Addr = &H31A2&
'BUCK_LOCK_20 = &HFC
'BUCK_LOCK_21 = &HCF
'End Enum
'Public Enum SEC_SECLOCK_BUCK_LOCK11
'Addr = &H31A3&
'BUCK_LOCK_22 = &HFC
'BUCK_LOCK_23 = &HCF
'End Enum
'Public Enum SEC_SECLOCK_BUCK_LOCK12
'Addr = &H31A4&
'BUCK_LOCK_24 = &HFC
'BUCK_LOCK_25 = &HCF
'End Enum
'Public Enum SEC_SECLOCK_BUCK_LOCK13
'Addr = &H31A5&
'BUCK_LOCK_26 = &HFC
'BUCK_LOCK_27 = &HCF
'End Enum
'Public Enum SEC_SECLOCK_BUCK_LOCK14
'Addr = &H31A6&
'BUCK_LOCK_28 = &HFC
'BUCK_LOCK_29 = &HCF
'End Enum
'Public Enum SEC_SECLOCK_BUCK_LOCK15
'Addr = &H31A7&
'BUCK_LOCK_30 = &HFC
'BUCK_LOCK_31 = &HCF
'End Enum
'Public Enum SEC_SECLOCK_BUCK_LOCK16
'Addr = &H31A8&
'BUCK_LOCK_32 = &HFC
'BUCK_LOCK_33 = &HCF
'End Enum
'Public Enum SEC_SECLOCK_BUCK_LOCK17
'Addr = &H31A9&
'BUCK_LOCK_34 = &HFC
'BUCK_LOCK_35 = &HCF
'End Enum
'Public Enum SEC_SECLOCK_BSWI_LOCK0
'Addr = &H31AA&
'BSWI_LOCK_0 = &HFC
'BSWI_LOCK_1 = &HCF
'End Enum
'Public Enum SEC_SECLOCK_BSWI_LOCK1
'Addr = &H31AB&
'BSWI_LOCK_2 = &HFC
'BSWI_LOCK_3 = &HCF
'End Enum
'Public Enum SEC_SECLOCK_BSWI_LOCK2
'Addr = &H31AC&
'BSWI_LOCK_4 = &HFC
'End Enum
'Public Enum SEC_SECLOCK_DVC_LOCK0
'Addr = &H31AD&
'DVC_LOCK_0 = &HFC
'DVC_LOCK_1 = &HCF
'End Enum
'Public Enum SEC_SECLOCK_DVC_LOCK1
'Addr = &H31AE&
'DVC_LOCK_2 = &HFC
'DVC_LOCK_3 = &HCF
'End Enum
'Public Enum SEC_SECLOCK_DVC_LOCK2
'Addr = &H31AF&
'DVC_LOCK_4 = &HFC
'DVC_LOCK_5 = &HCF
'End Enum
