// Seed: 2608833292
module module_0 (
    id_1,
    id_2,
    id_3
);
  output wire id_3;
  output wire id_2;
  output wire id_1;
  assign id_1 = id_4;
  wire id_5;
  assign id_2 = id_5;
  assign module_1.id_10 = 0;
  assign id_3 = 1;
  wire id_6;
endmodule
module module_1 (
    input tri1 id_0,
    output supply1 id_1,
    input wire id_2,
    output tri id_3,
    input supply1 id_4,
    input wor id_5,
    input wor id_6,
    output tri1 id_7,
    input tri1 id_8,
    input uwire id_9
    , id_13,
    input wire id_10,
    output wire id_11
);
  module_0 modCall_1 (
      id_13,
      id_13,
      id_13
  );
endmodule
