
*** Running vivado
    with args -log design_1_NeuralNetwork_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_NeuralNetwork_0_0.tcl


****** Vivado v2017.2 (64-bit)
  **** SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
  **** IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source design_1_NeuralNetwork_0_0.tcl -notrace
Command: synth_design -top design_1_NeuralNetwork_0_0 -part xc7z010clg400-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010-clg400'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010-clg400'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 10432 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 307.879 ; gain = 79.656
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'design_1_NeuralNetwork_0_0' [c:/Users/jespe/Desktop/Uni_Civil_9_Semester/Embedded_course/ERTS_final_project/Vivado_project/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_NeuralNetwork_0_0/synth/design_1_NeuralNetwork_0_0.vhd:81]
	Parameter C_S_AXI_NNIO_ADDR_WIDTH bound to: 14 - type: integer 
	Parameter C_S_AXI_NNIO_DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'NeuralNetwork' declared at 'c:/Users/jespe/Desktop/Uni_Civil_9_Semester/Embedded_course/ERTS_final_project/Vivado_project/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/cfe3/hdl/vhdl/NeuralNetwork.vhd:12' bound to instance 'U0' of component 'NeuralNetwork' [c:/Users/jespe/Desktop/Uni_Civil_9_Semester/Embedded_course/ERTS_final_project/Vivado_project/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_NeuralNetwork_0_0/synth/design_1_NeuralNetwork_0_0.vhd:140]
INFO: [Synth 8-638] synthesizing module 'NeuralNetwork' [c:/Users/jespe/Desktop/Uni_Civil_9_Semester/Embedded_course/ERTS_final_project/Vivado_project/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/cfe3/hdl/vhdl/NeuralNetwork.vhd:40]
	Parameter C_S_AXI_NNIO_ADDR_WIDTH bound to: 14 - type: integer 
	Parameter C_S_AXI_NNIO_DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [c:/Users/jespe/Desktop/Uni_Civil_9_Semester/Embedded_course/ERTS_final_project/Vivado_project/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/cfe3/hdl/vhdl/NeuralNetwork.vhd:80]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [c:/Users/jespe/Desktop/Uni_Civil_9_Semester/Embedded_course/ERTS_final_project/Vivado_project/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/cfe3/hdl/vhdl/NeuralNetwork.vhd:83]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [c:/Users/jespe/Desktop/Uni_Civil_9_Semester/Embedded_course/ERTS_final_project/Vivado_project/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/cfe3/hdl/vhdl/NeuralNetwork.vhd:110]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [c:/Users/jespe/Desktop/Uni_Civil_9_Semester/Embedded_course/ERTS_final_project/Vivado_project/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/cfe3/hdl/vhdl/NeuralNetwork.vhd:114]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [c:/Users/jespe/Desktop/Uni_Civil_9_Semester/Embedded_course/ERTS_final_project/Vivado_project/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/cfe3/hdl/vhdl/NeuralNetwork.vhd:121]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [c:/Users/jespe/Desktop/Uni_Civil_9_Semester/Embedded_course/ERTS_final_project/Vivado_project/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/cfe3/hdl/vhdl/NeuralNetwork.vhd:127]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [c:/Users/jespe/Desktop/Uni_Civil_9_Semester/Embedded_course/ERTS_final_project/Vivado_project/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/cfe3/hdl/vhdl/NeuralNetwork.vhd:141]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [c:/Users/jespe/Desktop/Uni_Civil_9_Semester/Embedded_course/ERTS_final_project/Vivado_project/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/cfe3/hdl/vhdl/NeuralNetwork.vhd:144]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [c:/Users/jespe/Desktop/Uni_Civil_9_Semester/Embedded_course/ERTS_final_project/Vivado_project/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/cfe3/hdl/vhdl/NeuralNetwork.vhd:147]
	Parameter DataWidth bound to: 8 - type: integer 
	Parameter AddressRange bound to: 2200 - type: integer 
	Parameter AddressWidth bound to: 12 - type: integer 
INFO: [Synth 8-3491] module 'NeuralNetwork_weig8j' declared at 'c:/Users/jespe/Desktop/Uni_Civil_9_Semester/Embedded_course/ERTS_final_project/Vivado_project/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/cfe3/hdl/vhdl/NeuralNetwork_weig8j.vhd:557' bound to instance 'weights_s_U' of component 'NeuralNetwork_weig8j' [c:/Users/jespe/Desktop/Uni_Civil_9_Semester/Embedded_course/ERTS_final_project/Vivado_project/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/cfe3/hdl/vhdl/NeuralNetwork.vhd:262]
INFO: [Synth 8-638] synthesizing module 'NeuralNetwork_weig8j' [c:/Users/jespe/Desktop/Uni_Civil_9_Semester/Embedded_course/ERTS_final_project/Vivado_project/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/cfe3/hdl/vhdl/NeuralNetwork_weig8j.vhd:572]
	Parameter DataWidth bound to: 8 - type: integer 
	Parameter AddressRange bound to: 2200 - type: integer 
	Parameter AddressWidth bound to: 12 - type: integer 
INFO: [Synth 8-3491] module 'NeuralNetwork_weig8j_ram' declared at 'c:/Users/jespe/Desktop/Uni_Civil_9_Semester/Embedded_course/ERTS_final_project/Vivado_project/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/cfe3/hdl/vhdl/NeuralNetwork_weig8j.vhd:13' bound to instance 'NeuralNetwork_weig8j_ram_U' of component 'NeuralNetwork_weig8j_ram' [c:/Users/jespe/Desktop/Uni_Civil_9_Semester/Embedded_course/ERTS_final_project/Vivado_project/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/cfe3/hdl/vhdl/NeuralNetwork_weig8j.vhd:586]
INFO: [Synth 8-638] synthesizing module 'NeuralNetwork_weig8j_ram' [c:/Users/jespe/Desktop/Uni_Civil_9_Semester/Embedded_course/ERTS_final_project/Vivado_project/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/cfe3/hdl/vhdl/NeuralNetwork_weig8j.vhd:31]
	Parameter mem_type bound to: block - type: string 
	Parameter dwidth bound to: 8 - type: integer 
	Parameter awidth bound to: 12 - type: integer 
	Parameter mem_size bound to: 2200 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'NeuralNetwork_weig8j_ram' (1#1) [c:/Users/jespe/Desktop/Uni_Civil_9_Semester/Embedded_course/ERTS_final_project/Vivado_project/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/cfe3/hdl/vhdl/NeuralNetwork_weig8j.vhd:31]
INFO: [Synth 8-256] done synthesizing module 'NeuralNetwork_weig8j' (2#1) [c:/Users/jespe/Desktop/Uni_Civil_9_Semester/Embedded_course/ERTS_final_project/Vivado_project/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/cfe3/hdl/vhdl/NeuralNetwork_weig8j.vhd:572]
	Parameter DataWidth bound to: 8 - type: integer 
	Parameter AddressRange bound to: 50 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
INFO: [Synth 8-3491] module 'NeuralNetwork_biahbi' declared at 'c:/Users/jespe/Desktop/Uni_Civil_9_Semester/Embedded_course/ERTS_final_project/Vivado_project/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/cfe3/hdl/vhdl/NeuralNetwork_biahbi.vhd:89' bound to instance 'bias_s_U' of component 'NeuralNetwork_biahbi' [c:/Users/jespe/Desktop/Uni_Civil_9_Semester/Embedded_course/ERTS_final_project/Vivado_project/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/cfe3/hdl/vhdl/NeuralNetwork.vhd:276]
INFO: [Synth 8-638] synthesizing module 'NeuralNetwork_biahbi' [c:/Users/jespe/Desktop/Uni_Civil_9_Semester/Embedded_course/ERTS_final_project/Vivado_project/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/cfe3/hdl/vhdl/NeuralNetwork_biahbi.vhd:104]
	Parameter DataWidth bound to: 8 - type: integer 
	Parameter AddressRange bound to: 50 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
INFO: [Synth 8-3491] module 'NeuralNetwork_biahbi_ram' declared at 'c:/Users/jespe/Desktop/Uni_Civil_9_Semester/Embedded_course/ERTS_final_project/Vivado_project/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/cfe3/hdl/vhdl/NeuralNetwork_biahbi.vhd:13' bound to instance 'NeuralNetwork_biahbi_ram_U' of component 'NeuralNetwork_biahbi_ram' [c:/Users/jespe/Desktop/Uni_Civil_9_Semester/Embedded_course/ERTS_final_project/Vivado_project/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/cfe3/hdl/vhdl/NeuralNetwork_biahbi.vhd:118]
INFO: [Synth 8-638] synthesizing module 'NeuralNetwork_biahbi_ram' [c:/Users/jespe/Desktop/Uni_Civil_9_Semester/Embedded_course/ERTS_final_project/Vivado_project/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/cfe3/hdl/vhdl/NeuralNetwork_biahbi.vhd:31]
	Parameter mem_type bound to: distributed - type: string 
	Parameter dwidth bound to: 8 - type: integer 
	Parameter awidth bound to: 6 - type: integer 
	Parameter mem_size bound to: 50 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'NeuralNetwork_biahbi_ram' (3#1) [c:/Users/jespe/Desktop/Uni_Civil_9_Semester/Embedded_course/ERTS_final_project/Vivado_project/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/cfe3/hdl/vhdl/NeuralNetwork_biahbi.vhd:31]
INFO: [Synth 8-256] done synthesizing module 'NeuralNetwork_biahbi' (4#1) [c:/Users/jespe/Desktop/Uni_Civil_9_Semester/Embedded_course/ERTS_final_project/Vivado_project/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/cfe3/hdl/vhdl/NeuralNetwork_biahbi.vhd:104]
	Parameter C_S_AXI_ADDR_WIDTH bound to: 14 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'NeuralNetwork_NNIO_s_axi' declared at 'c:/Users/jespe/Desktop/Uni_Civil_9_Semester/Embedded_course/ERTS_final_project/Vivado_project/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/cfe3/hdl/vhdl/NeuralNetwork_NNIO_s_axi.vhd:12' bound to instance 'NeuralNetwork_NNIO_s_axi_U' of component 'NeuralNetwork_NNIO_s_axi' [c:/Users/jespe/Desktop/Uni_Civil_9_Semester/Embedded_course/ERTS_final_project/Vivado_project/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/cfe3/hdl/vhdl/NeuralNetwork.vhd:290]
INFO: [Synth 8-638] synthesizing module 'NeuralNetwork_NNIO_s_axi' [c:/Users/jespe/Desktop/Uni_Civil_9_Semester/Embedded_course/ERTS_final_project/Vivado_project/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/cfe3/hdl/vhdl/NeuralNetwork_NNIO_s_axi.vhd:102]
	Parameter C_S_AXI_ADDR_WIDTH bound to: 14 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter BYTES bound to: 4 - type: integer 
	Parameter DEPTH bound to: 80 - type: integer 
	Parameter AWIDTH bound to: 7 - type: integer 
INFO: [Synth 8-3491] module 'NeuralNetwork_NNIO_s_axi_ram' declared at 'c:/Users/jespe/Desktop/Uni_Civil_9_Semester/Embedded_course/ERTS_final_project/Vivado_project/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/cfe3/hdl/vhdl/NeuralNetwork_NNIO_s_axi.vhd:653' bound to instance 'int_input_r' of component 'NeuralNetwork_NNIO_s_axi_ram' [c:/Users/jespe/Desktop/Uni_Civil_9_Semester/Embedded_course/ERTS_final_project/Vivado_project/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/cfe3/hdl/vhdl/NeuralNetwork_NNIO_s_axi.vhd:216]
INFO: [Synth 8-638] synthesizing module 'NeuralNetwork_NNIO_s_axi_ram' [c:/Users/jespe/Desktop/Uni_Civil_9_Semester/Embedded_course/ERTS_final_project/Vivado_project/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/cfe3/hdl/vhdl/NeuralNetwork_NNIO_s_axi.vhd:676]
	Parameter BYTES bound to: 4 - type: integer 
	Parameter DEPTH bound to: 80 - type: integer 
	Parameter AWIDTH bound to: 7 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element gen_write[0].mem_reg was removed. 
WARNING: [Synth 8-6014] Unused sequential element gen_write[0].mem_reg was removed. 
WARNING: [Synth 8-6014] Unused sequential element gen_write[2].mem_reg was removed. 
WARNING: [Synth 8-6014] Unused sequential element gen_write[2].mem_reg was removed. 
WARNING: [Synth 8-6014] Unused sequential element gen_write[3].mem_reg was removed. 
WARNING: [Synth 8-6014] Unused sequential element gen_write[3].mem_reg was removed. 
INFO: [Synth 8-256] done synthesizing module 'NeuralNetwork_NNIO_s_axi_ram' (5#1) [c:/Users/jespe/Desktop/Uni_Civil_9_Semester/Embedded_course/ERTS_final_project/Vivado_project/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/cfe3/hdl/vhdl/NeuralNetwork_NNIO_s_axi.vhd:676]
	Parameter BYTES bound to: 4 - type: integer 
	Parameter DEPTH bound to: 550 - type: integer 
	Parameter AWIDTH bound to: 10 - type: integer 
INFO: [Synth 8-3491] module 'NeuralNetwork_NNIO_s_axi_ram' declared at 'c:/Users/jespe/Desktop/Uni_Civil_9_Semester/Embedded_course/ERTS_final_project/Vivado_project/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/cfe3/hdl/vhdl/NeuralNetwork_NNIO_s_axi.vhd:653' bound to instance 'int_biasWeight_input_r' of component 'NeuralNetwork_NNIO_s_axi_ram' [c:/Users/jespe/Desktop/Uni_Civil_9_Semester/Embedded_course/ERTS_final_project/Vivado_project/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/cfe3/hdl/vhdl/NeuralNetwork_NNIO_s_axi.vhd:237]
INFO: [Synth 8-638] synthesizing module 'NeuralNetwork_NNIO_s_axi_ram__parameterized1' [c:/Users/jespe/Desktop/Uni_Civil_9_Semester/Embedded_course/ERTS_final_project/Vivado_project/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/cfe3/hdl/vhdl/NeuralNetwork_NNIO_s_axi.vhd:676]
	Parameter BYTES bound to: 4 - type: integer 
	Parameter DEPTH bound to: 550 - type: integer 
	Parameter AWIDTH bound to: 10 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element gen_write[0].mem_reg was removed. 
WARNING: [Synth 8-6014] Unused sequential element gen_write[0].mem_reg was removed. 
WARNING: [Synth 8-6014] Unused sequential element gen_write[2].mem_reg was removed. 
WARNING: [Synth 8-6014] Unused sequential element gen_write[2].mem_reg was removed. 
WARNING: [Synth 8-6014] Unused sequential element gen_write[3].mem_reg was removed. 
WARNING: [Synth 8-6014] Unused sequential element gen_write[3].mem_reg was removed. 
INFO: [Synth 8-256] done synthesizing module 'NeuralNetwork_NNIO_s_axi_ram__parameterized1' (5#1) [c:/Users/jespe/Desktop/Uni_Civil_9_Semester/Embedded_course/ERTS_final_project/Vivado_project/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/cfe3/hdl/vhdl/NeuralNetwork_NNIO_s_axi.vhd:676]
WARNING: [Synth 8-6014] Unused sequential element int_isr_reg was removed.  [c:/Users/jespe/Desktop/Uni_Civil_9_Semester/Embedded_course/ERTS_final_project/Vivado_project/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/cfe3/hdl/vhdl/NeuralNetwork_NNIO_s_axi.vhd:373]
WARNING: [Synth 8-6014] Unused sequential element int_isr_reg was removed.  [c:/Users/jespe/Desktop/Uni_Civil_9_Semester/Embedded_course/ERTS_final_project/Vivado_project/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/cfe3/hdl/vhdl/NeuralNetwork_NNIO_s_axi.vhd:491]
INFO: [Synth 8-256] done synthesizing module 'NeuralNetwork_NNIO_s_axi' (6#1) [c:/Users/jespe/Desktop/Uni_Civil_9_Semester/Embedded_course/ERTS_final_project/Vivado_project/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/cfe3/hdl/vhdl/NeuralNetwork_NNIO_s_axi.vhd:102]
INFO: [Synth 8-3491] module 'run_classification' declared at 'c:/Users/jespe/Desktop/Uni_Civil_9_Semester/Embedded_course/ERTS_final_project/Vivado_project/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/cfe3/hdl/vhdl/run_classification.vhd:12' bound to instance 'grp_run_classification_fu_178' of component 'run_classification' [c:/Users/jespe/Desktop/Uni_Civil_9_Semester/Embedded_course/ERTS_final_project/Vivado_project/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/cfe3/hdl/vhdl/NeuralNetwork.vhd:331]
INFO: [Synth 8-638] synthesizing module 'run_classification' [c:/Users/jespe/Desktop/Uni_Civil_9_Semester/Embedded_course/ERTS_final_project/Vivado_project/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/cfe3/hdl/vhdl/run_classification.vhd:33]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [c:/Users/jespe/Desktop/Uni_Civil_9_Semester/Embedded_course/ERTS_final_project/Vivado_project/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/cfe3/hdl/vhdl/run_classification.vhd:134]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [c:/Users/jespe/Desktop/Uni_Civil_9_Semester/Embedded_course/ERTS_final_project/Vivado_project/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/cfe3/hdl/vhdl/run_classification.vhd:137]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [c:/Users/jespe/Desktop/Uni_Civil_9_Semester/Embedded_course/ERTS_final_project/Vivado_project/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/cfe3/hdl/vhdl/run_classification.vhd:145]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [c:/Users/jespe/Desktop/Uni_Civil_9_Semester/Embedded_course/ERTS_final_project/Vivado_project/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/cfe3/hdl/vhdl/run_classification.vhd:152]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [c:/Users/jespe/Desktop/Uni_Civil_9_Semester/Embedded_course/ERTS_final_project/Vivado_project/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/cfe3/hdl/vhdl/run_classification.vhd:154]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [c:/Users/jespe/Desktop/Uni_Civil_9_Semester/Embedded_course/ERTS_final_project/Vivado_project/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/cfe3/hdl/vhdl/run_classification.vhd:156]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [c:/Users/jespe/Desktop/Uni_Civil_9_Semester/Embedded_course/ERTS_final_project/Vivado_project/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/cfe3/hdl/vhdl/run_classification.vhd:160]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [c:/Users/jespe/Desktop/Uni_Civil_9_Semester/Embedded_course/ERTS_final_project/Vivado_project/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/cfe3/hdl/vhdl/run_classification.vhd:165]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [c:/Users/jespe/Desktop/Uni_Civil_9_Semester/Embedded_course/ERTS_final_project/Vivado_project/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/cfe3/hdl/vhdl/run_classification.vhd:170]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [c:/Users/jespe/Desktop/Uni_Civil_9_Semester/Embedded_course/ERTS_final_project/Vivado_project/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/cfe3/hdl/vhdl/run_classification.vhd:172]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [c:/Users/jespe/Desktop/Uni_Civil_9_Semester/Embedded_course/ERTS_final_project/Vivado_project/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/cfe3/hdl/vhdl/run_classification.vhd:175]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [c:/Users/jespe/Desktop/Uni_Civil_9_Semester/Embedded_course/ERTS_final_project/Vivado_project/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/cfe3/hdl/vhdl/run_classification.vhd:178]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [c:/Users/jespe/Desktop/Uni_Civil_9_Semester/Embedded_course/ERTS_final_project/Vivado_project/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/cfe3/hdl/vhdl/run_classification.vhd:181]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [c:/Users/jespe/Desktop/Uni_Civil_9_Semester/Embedded_course/ERTS_final_project/Vivado_project/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/cfe3/hdl/vhdl/run_classification.vhd:185]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [c:/Users/jespe/Desktop/Uni_Civil_9_Semester/Embedded_course/ERTS_final_project/Vivado_project/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/cfe3/hdl/vhdl/run_classification.vhd:195]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [c:/Users/jespe/Desktop/Uni_Civil_9_Semester/Embedded_course/ERTS_final_project/Vivado_project/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/cfe3/hdl/vhdl/run_classification.vhd:202]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [c:/Users/jespe/Desktop/Uni_Civil_9_Semester/Embedded_course/ERTS_final_project/Vivado_project/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/cfe3/hdl/vhdl/run_classification.vhd:205]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [c:/Users/jespe/Desktop/Uni_Civil_9_Semester/Embedded_course/ERTS_final_project/Vivado_project/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/cfe3/hdl/vhdl/run_classification.vhd:211]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [c:/Users/jespe/Desktop/Uni_Civil_9_Semester/Embedded_course/ERTS_final_project/Vivado_project/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/cfe3/hdl/vhdl/run_classification.vhd:214]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [c:/Users/jespe/Desktop/Uni_Civil_9_Semester/Embedded_course/ERTS_final_project/Vivado_project/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/cfe3/hdl/vhdl/run_classification.vhd:223]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [c:/Users/jespe/Desktop/Uni_Civil_9_Semester/Embedded_course/ERTS_final_project/Vivado_project/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/cfe3/hdl/vhdl/run_classification.vhd:234]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [c:/Users/jespe/Desktop/Uni_Civil_9_Semester/Embedded_course/ERTS_final_project/Vivado_project/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/cfe3/hdl/vhdl/run_classification.vhd:241]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [c:/Users/jespe/Desktop/Uni_Civil_9_Semester/Embedded_course/ERTS_final_project/Vivado_project/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/cfe3/hdl/vhdl/run_classification.vhd:243]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [c:/Users/jespe/Desktop/Uni_Civil_9_Semester/Embedded_course/ERTS_final_project/Vivado_project/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/cfe3/hdl/vhdl/run_classification.vhd:249]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [c:/Users/jespe/Desktop/Uni_Civil_9_Semester/Embedded_course/ERTS_final_project/Vivado_project/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/cfe3/hdl/vhdl/run_classification.vhd:252]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [c:/Users/jespe/Desktop/Uni_Civil_9_Semester/Embedded_course/ERTS_final_project/Vivado_project/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/cfe3/hdl/vhdl/run_classification.vhd:262]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [c:/Users/jespe/Desktop/Uni_Civil_9_Semester/Embedded_course/ERTS_final_project/Vivado_project/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/cfe3/hdl/vhdl/run_classification.vhd:272]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [c:/Users/jespe/Desktop/Uni_Civil_9_Semester/Embedded_course/ERTS_final_project/Vivado_project/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/cfe3/hdl/vhdl/run_classification.vhd:279]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [c:/Users/jespe/Desktop/Uni_Civil_9_Semester/Embedded_course/ERTS_final_project/Vivado_project/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/cfe3/hdl/vhdl/run_classification.vhd:281]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [c:/Users/jespe/Desktop/Uni_Civil_9_Semester/Embedded_course/ERTS_final_project/Vivado_project/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/cfe3/hdl/vhdl/run_classification.vhd:287]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [c:/Users/jespe/Desktop/Uni_Civil_9_Semester/Embedded_course/ERTS_final_project/Vivado_project/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/cfe3/hdl/vhdl/run_classification.vhd:333]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [c:/Users/jespe/Desktop/Uni_Civil_9_Semester/Embedded_course/ERTS_final_project/Vivado_project/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/cfe3/hdl/vhdl/run_classification.vhd:336]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [c:/Users/jespe/Desktop/Uni_Civil_9_Semester/Embedded_course/ERTS_final_project/Vivado_project/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/cfe3/hdl/vhdl/run_classification.vhd:339]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [c:/Users/jespe/Desktop/Uni_Civil_9_Semester/Embedded_course/ERTS_final_project/Vivado_project/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/cfe3/hdl/vhdl/run_classification.vhd:341]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [c:/Users/jespe/Desktop/Uni_Civil_9_Semester/Embedded_course/ERTS_final_project/Vivado_project/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/cfe3/hdl/vhdl/run_classification.vhd:344]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [c:/Users/jespe/Desktop/Uni_Civil_9_Semester/Embedded_course/ERTS_final_project/Vivado_project/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/cfe3/hdl/vhdl/run_classification.vhd:347]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [c:/Users/jespe/Desktop/Uni_Civil_9_Semester/Embedded_course/ERTS_final_project/Vivado_project/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/cfe3/hdl/vhdl/run_classification.vhd:349]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [c:/Users/jespe/Desktop/Uni_Civil_9_Semester/Embedded_course/ERTS_final_project/Vivado_project/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/cfe3/hdl/vhdl/run_classification.vhd:352]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [c:/Users/jespe/Desktop/Uni_Civil_9_Semester/Embedded_course/ERTS_final_project/Vivado_project/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/cfe3/hdl/vhdl/run_classification.vhd:402]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 20 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
INFO: [Synth 8-3491] module 'run_classificatiobkb' declared at 'c:/Users/jespe/Desktop/Uni_Civil_9_Semester/Embedded_course/ERTS_final_project/Vivado_project/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/cfe3/hdl/vhdl/run_classificatiobkb.vhd:107' bound to instance 'result_input_layer1_U' of component 'run_classificatiobkb' [c:/Users/jespe/Desktop/Uni_Civil_9_Semester/Embedded_course/ERTS_final_project/Vivado_project/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/cfe3/hdl/vhdl/run_classification.vhd:485]
INFO: [Synth 8-638] synthesizing module 'run_classificatiobkb' [c:/Users/jespe/Desktop/Uni_Civil_9_Semester/Embedded_course/ERTS_final_project/Vivado_project/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/cfe3/hdl/vhdl/run_classificatiobkb.vhd:127]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 20 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
INFO: [Synth 8-3491] module 'run_classificatiobkb_ram' declared at 'c:/Users/jespe/Desktop/Uni_Civil_9_Semester/Embedded_course/ERTS_final_project/Vivado_project/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/cfe3/hdl/vhdl/run_classificatiobkb.vhd:13' bound to instance 'run_classificatiobkb_ram_U' of component 'run_classificatiobkb_ram' [c:/Users/jespe/Desktop/Uni_Civil_9_Semester/Embedded_course/ERTS_final_project/Vivado_project/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/cfe3/hdl/vhdl/run_classificatiobkb.vhd:146]
INFO: [Synth 8-638] synthesizing module 'run_classificatiobkb_ram' [c:/Users/jespe/Desktop/Uni_Civil_9_Semester/Embedded_course/ERTS_final_project/Vivado_project/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/cfe3/hdl/vhdl/run_classificatiobkb.vhd:36]
	Parameter mem_type bound to: block - type: string 
	Parameter dwidth bound to: 32 - type: integer 
	Parameter awidth bound to: 5 - type: integer 
	Parameter mem_size bound to: 20 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'run_classificatiobkb_ram' (7#1) [c:/Users/jespe/Desktop/Uni_Civil_9_Semester/Embedded_course/ERTS_final_project/Vivado_project/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/cfe3/hdl/vhdl/run_classificatiobkb.vhd:36]
INFO: [Synth 8-256] done synthesizing module 'run_classificatiobkb' (8#1) [c:/Users/jespe/Desktop/Uni_Civil_9_Semester/Embedded_course/ERTS_final_project/Vivado_project/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/cfe3/hdl/vhdl/run_classificatiobkb.vhd:127]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 20 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
INFO: [Synth 8-3491] module 'run_classificatiobkb' declared at 'c:/Users/jespe/Desktop/Uni_Civil_9_Semester/Embedded_course/ERTS_final_project/Vivado_project/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/cfe3/hdl/vhdl/run_classificatiobkb.vhd:107' bound to instance 'result_layer1_layer2_U' of component 'run_classificatiobkb' [c:/Users/jespe/Desktop/Uni_Civil_9_Semester/Embedded_course/ERTS_final_project/Vivado_project/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/cfe3/hdl/vhdl/run_classification.vhd:504]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 10 - type: integer 
	Parameter AddressWidth bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'run_classificatiodEe' declared at 'c:/Users/jespe/Desktop/Uni_Civil_9_Semester/Embedded_course/ERTS_final_project/Vivado_project/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/cfe3/hdl/vhdl/run_classificatiodEe.vhd:77' bound to instance 'result_layer2_output_U' of component 'run_classificatiodEe' [c:/Users/jespe/Desktop/Uni_Civil_9_Semester/Embedded_course/ERTS_final_project/Vivado_project/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/cfe3/hdl/vhdl/run_classification.vhd:523]
INFO: [Synth 8-638] synthesizing module 'run_classificatiodEe' [c:/Users/jespe/Desktop/Uni_Civil_9_Semester/Embedded_course/ERTS_final_project/Vivado_project/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/cfe3/hdl/vhdl/run_classificatiodEe.vhd:92]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 10 - type: integer 
	Parameter AddressWidth bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'run_classificatiodEe_ram' declared at 'c:/Users/jespe/Desktop/Uni_Civil_9_Semester/Embedded_course/ERTS_final_project/Vivado_project/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/cfe3/hdl/vhdl/run_classificatiodEe.vhd:13' bound to instance 'run_classificatiodEe_ram_U' of component 'run_classificatiodEe_ram' [c:/Users/jespe/Desktop/Uni_Civil_9_Semester/Embedded_course/ERTS_final_project/Vivado_project/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/cfe3/hdl/vhdl/run_classificatiodEe.vhd:106]
INFO: [Synth 8-638] synthesizing module 'run_classificatiodEe_ram' [c:/Users/jespe/Desktop/Uni_Civil_9_Semester/Embedded_course/ERTS_final_project/Vivado_project/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/cfe3/hdl/vhdl/run_classificatiodEe.vhd:31]
	Parameter mem_type bound to: distributed - type: string 
	Parameter dwidth bound to: 32 - type: integer 
	Parameter awidth bound to: 4 - type: integer 
	Parameter mem_size bound to: 10 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'run_classificatiodEe_ram' (9#1) [c:/Users/jespe/Desktop/Uni_Civil_9_Semester/Embedded_course/ERTS_final_project/Vivado_project/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/cfe3/hdl/vhdl/run_classificatiodEe.vhd:31]
INFO: [Synth 8-256] done synthesizing module 'run_classificatiodEe' (10#1) [c:/Users/jespe/Desktop/Uni_Civil_9_Semester/Embedded_course/ERTS_final_project/Vivado_project/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/cfe3/hdl/vhdl/run_classificatiodEe.vhd:92]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'NeuralNetwork_muleOg' declared at 'c:/Users/jespe/Desktop/Uni_Civil_9_Semester/Embedded_course/ERTS_final_project/Vivado_project/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/cfe3/hdl/vhdl/NeuralNetwork_muleOg.vhd:51' bound to instance 'NeuralNetwork_muleOg_U0' of component 'NeuralNetwork_muleOg' [c:/Users/jespe/Desktop/Uni_Civil_9_Semester/Embedded_course/ERTS_final_project/Vivado_project/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/cfe3/hdl/vhdl/run_classification.vhd:537]
INFO: [Synth 8-638] synthesizing module 'NeuralNetwork_muleOg' [c:/Users/jespe/Desktop/Uni_Civil_9_Semester/Embedded_course/ERTS_final_project/Vivado_project/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/cfe3/hdl/vhdl/NeuralNetwork_muleOg.vhd:67]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'NeuralNetwork_muleOg_MulnS_0' declared at 'c:/Users/jespe/Desktop/Uni_Civil_9_Semester/Embedded_course/ERTS_final_project/Vivado_project/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/cfe3/hdl/vhdl/NeuralNetwork_muleOg.vhd:12' bound to instance 'NeuralNetwork_muleOg_MulnS_0_U' of component 'NeuralNetwork_muleOg_MulnS_0' [c:/Users/jespe/Desktop/Uni_Civil_9_Semester/Embedded_course/ERTS_final_project/Vivado_project/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/cfe3/hdl/vhdl/NeuralNetwork_muleOg.vhd:80]
INFO: [Synth 8-638] synthesizing module 'NeuralNetwork_muleOg_MulnS_0' [c:/Users/jespe/Desktop/Uni_Civil_9_Semester/Embedded_course/ERTS_final_project/Vivado_project/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/cfe3/hdl/vhdl/NeuralNetwork_muleOg.vhd:21]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [c:/Users/jespe/Desktop/Uni_Civil_9_Semester/Embedded_course/ERTS_final_project/Vivado_project/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/cfe3/hdl/vhdl/NeuralNetwork_muleOg.vhd:23]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [c:/Users/jespe/Desktop/Uni_Civil_9_Semester/Embedded_course/ERTS_final_project/Vivado_project/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/cfe3/hdl/vhdl/NeuralNetwork_muleOg.vhd:24]
INFO: [Synth 8-256] done synthesizing module 'NeuralNetwork_muleOg_MulnS_0' (11#1) [c:/Users/jespe/Desktop/Uni_Civil_9_Semester/Embedded_course/ERTS_final_project/Vivado_project/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/cfe3/hdl/vhdl/NeuralNetwork_muleOg.vhd:21]
INFO: [Synth 8-256] done synthesizing module 'NeuralNetwork_muleOg' (12#1) [c:/Users/jespe/Desktop/Uni_Civil_9_Semester/Embedded_course/ERTS_final_project/Vivado_project/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/cfe3/hdl/vhdl/NeuralNetwork_muleOg.vhd:67]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 8 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'NeuralNetwork_mulfYi' declared at 'c:/Users/jespe/Desktop/Uni_Civil_9_Semester/Embedded_course/ERTS_final_project/Vivado_project/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/cfe3/hdl/vhdl/NeuralNetwork_mulfYi.vhd:51' bound to instance 'NeuralNetwork_mulfYi_U1' of component 'NeuralNetwork_mulfYi' [c:/Users/jespe/Desktop/Uni_Civil_9_Semester/Embedded_course/ERTS_final_project/Vivado_project/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/cfe3/hdl/vhdl/run_classification.vhd:552]
INFO: [Synth 8-638] synthesizing module 'NeuralNetwork_mulfYi' [c:/Users/jespe/Desktop/Uni_Civil_9_Semester/Embedded_course/ERTS_final_project/Vivado_project/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/cfe3/hdl/vhdl/NeuralNetwork_mulfYi.vhd:67]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 8 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'NeuralNetwork_mulfYi_MulnS_1' declared at 'c:/Users/jespe/Desktop/Uni_Civil_9_Semester/Embedded_course/ERTS_final_project/Vivado_project/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/cfe3/hdl/vhdl/NeuralNetwork_mulfYi.vhd:12' bound to instance 'NeuralNetwork_mulfYi_MulnS_1_U' of component 'NeuralNetwork_mulfYi_MulnS_1' [c:/Users/jespe/Desktop/Uni_Civil_9_Semester/Embedded_course/ERTS_final_project/Vivado_project/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/cfe3/hdl/vhdl/NeuralNetwork_mulfYi.vhd:80]
INFO: [Synth 8-638] synthesizing module 'NeuralNetwork_mulfYi_MulnS_1' [c:/Users/jespe/Desktop/Uni_Civil_9_Semester/Embedded_course/ERTS_final_project/Vivado_project/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/cfe3/hdl/vhdl/NeuralNetwork_mulfYi.vhd:21]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [c:/Users/jespe/Desktop/Uni_Civil_9_Semester/Embedded_course/ERTS_final_project/Vivado_project/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/cfe3/hdl/vhdl/NeuralNetwork_mulfYi.vhd:23]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [c:/Users/jespe/Desktop/Uni_Civil_9_Semester/Embedded_course/ERTS_final_project/Vivado_project/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/cfe3/hdl/vhdl/NeuralNetwork_mulfYi.vhd:24]
INFO: [Synth 8-256] done synthesizing module 'NeuralNetwork_mulfYi_MulnS_1' (13#1) [c:/Users/jespe/Desktop/Uni_Civil_9_Semester/Embedded_course/ERTS_final_project/Vivado_project/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/cfe3/hdl/vhdl/NeuralNetwork_mulfYi.vhd:21]
INFO: [Synth 8-256] done synthesizing module 'NeuralNetwork_mulfYi' (14#1) [c:/Users/jespe/Desktop/Uni_Civil_9_Semester/Embedded_course/ERTS_final_project/Vivado_project/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/cfe3/hdl/vhdl/NeuralNetwork_mulfYi.vhd:67]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'NeuralNetwork_muleOg' declared at 'c:/Users/jespe/Desktop/Uni_Civil_9_Semester/Embedded_course/ERTS_final_project/Vivado_project/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/cfe3/hdl/vhdl/NeuralNetwork_muleOg.vhd:51' bound to instance 'NeuralNetwork_muleOg_U2' of component 'NeuralNetwork_muleOg' [c:/Users/jespe/Desktop/Uni_Civil_9_Semester/Embedded_course/ERTS_final_project/Vivado_project/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/cfe3/hdl/vhdl/run_classification.vhd:567]
WARNING: [Synth 8-6014] Unused sequential element ap_idle_pp0_reg was removed.  [c:/Users/jespe/Desktop/Uni_Civil_9_Semester/Embedded_course/ERTS_final_project/Vivado_project/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/cfe3/hdl/vhdl/run_classification.vhd:1357]
WARNING: [Synth 8-6014] Unused sequential element ap_idle_pp1_reg was removed.  [c:/Users/jespe/Desktop/Uni_Civil_9_Semester/Embedded_course/ERTS_final_project/Vivado_project/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/cfe3/hdl/vhdl/run_classification.vhd:1358]
WARNING: [Synth 8-6014] Unused sequential element ap_idle_pp2_reg was removed.  [c:/Users/jespe/Desktop/Uni_Civil_9_Semester/Embedded_course/ERTS_final_project/Vivado_project/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/cfe3/hdl/vhdl/run_classification.vhd:1359]
INFO: [Synth 8-256] done synthesizing module 'run_classification' (15#1) [c:/Users/jespe/Desktop/Uni_Civil_9_Semester/Embedded_course/ERTS_final_project/Vivado_project/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/cfe3/hdl/vhdl/run_classification.vhd:33]
WARNING: [Synth 8-6014] Unused sequential element ap_ready_reg was removed.  [c:/Users/jespe/Desktop/Uni_Civil_9_Semester/Embedded_course/ERTS_final_project/Vivado_project/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/cfe3/hdl/vhdl/NeuralNetwork.vhd:317]
INFO: [Synth 8-256] done synthesizing module 'NeuralNetwork' (16#1) [c:/Users/jespe/Desktop/Uni_Civil_9_Semester/Embedded_course/ERTS_final_project/Vivado_project/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/cfe3/hdl/vhdl/NeuralNetwork.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'design_1_NeuralNetwork_0_0' (17#1) [c:/Users/jespe/Desktop/Uni_Civil_9_Semester/Embedded_course/ERTS_final_project/Vivado_project/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_NeuralNetwork_0_0/synth/design_1_NeuralNetwork_0_0.vhd:81]
WARNING: [Synth 8-3331] design NeuralNetwork_muleOg has unconnected port reset
WARNING: [Synth 8-3331] design NeuralNetwork_mulfYi has unconnected port reset
WARNING: [Synth 8-3331] design run_classificatiodEe has unconnected port reset
WARNING: [Synth 8-3331] design run_classificatiobkb has unconnected port reset
WARNING: [Synth 8-3331] design NeuralNetwork_biahbi has unconnected port reset
WARNING: [Synth 8-3331] design NeuralNetwork_weig8j has unconnected port reset
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 352.969 ; gain = 124.746
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 352.969 ; gain = 124.746
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/jespe/Desktop/Uni_Civil_9_Semester/Embedded_course/ERTS_final_project/Vivado_project/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_NeuralNetwork_0_0/constraints/NeuralNetwork_ooc.xdc] for cell 'U0'
Finished Parsing XDC File [c:/Users/jespe/Desktop/Uni_Civil_9_Semester/Embedded_course/ERTS_final_project/Vivado_project/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_NeuralNetwork_0_0/constraints/NeuralNetwork_ooc.xdc] for cell 'U0'
Parsing XDC File [C:/Users/jespe/Desktop/Uni_Civil_9_Semester/Embedded_course/ERTS_final_project/Vivado_project/project_1/project_1.runs/design_1_NeuralNetwork_0_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/Users/jespe/Desktop/Uni_Civil_9_Semester/Embedded_course/ERTS_final_project/Vivado_project/project_1/project_1.runs/design_1_NeuralNetwork_0_0_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.105 . Memory (MB): peak = 665.207 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:33 ; elapsed = 00:00:34 . Memory (MB): peak = 665.207 ; gain = 436.984
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z010clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:33 ; elapsed = 00:00:34 . Memory (MB): peak = 665.207 ; gain = 436.984
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for U0. (constraint file  C:/Users/jespe/Desktop/Uni_Civil_9_Semester/Embedded_course/ERTS_final_project/Vivado_project/project_1/project_1.runs/design_1_NeuralNetwork_0_0_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:33 ; elapsed = 00:00:34 . Memory (MB): peak = 665.207 ; gain = 436.984
---------------------------------------------------------------------------------
INFO: [Synth 8-5544] ROM "AWREADY_t" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "WREADY_t" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "BVALID" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ARREADY_t" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
WARNING: [Synth 8-6014] Unused sequential element int_biasWeight_input_r_shift_reg was removed.  [c:/Users/jespe/Desktop/Uni_Civil_9_Semester/Embedded_course/ERTS_final_project/Vivado_project/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/cfe3/hdl/vhdl/NeuralNetwork_NNIO_s_axi.vhd:568]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5546] ROM "tmp_fu_472_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_5_fu_489_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "tmp_6_fu_506_p2" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "exitcond6_fu_517_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond5_fu_537_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_i1_fu_609_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond4_fu_639_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond3_fu_663_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_i_fu_760_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "exitcond2_fu_790_p2" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "exitcond_fu_814_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "exitcond_i2_fu_915_p2" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
WARNING: [Synth 8-6014] Unused sequential element i_0_i1_reg_342_reg was removed.  [c:/Users/jespe/Desktop/Uni_Civil_9_Semester/Embedded_course/ERTS_final_project/Vivado_project/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/cfe3/hdl/vhdl/run_classification.vhd:720]
WARNING: [Synth 8-6014] Unused sequential element i_0_i_reg_375_reg was removed.  [c:/Users/jespe/Desktop/Uni_Civil_9_Semester/Embedded_course/ERTS_final_project/Vivado_project/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/cfe3/hdl/vhdl/run_classification.vhd:731]
WARNING: [Synth 8-6014] Unused sequential element invdar2_reg_298_reg was removed.  [c:/Users/jespe/Desktop/Uni_Civil_9_Semester/Embedded_course/ERTS_final_project/Vivado_project/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/cfe3/hdl/vhdl/run_classification.vhd:742]
WARNING: [Synth 8-6014] Unused sequential element invdar5_reg_309_reg was removed.  [c:/Users/jespe/Desktop/Uni_Civil_9_Semester/Embedded_course/ERTS_final_project/Vivado_project/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/cfe3/hdl/vhdl/run_classification.vhd:753]
WARNING: [Synth 8-6014] Unused sequential element invdar_reg_287_reg was removed.  [c:/Users/jespe/Desktop/Uni_Civil_9_Semester/Embedded_course/ERTS_final_project/Vivado_project/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/cfe3/hdl/vhdl/run_classification.vhd:764]
WARNING: [Synth 8-6014] Unused sequential element i_2_reg_1250_reg was removed.  [c:/Users/jespe/Desktop/Uni_Civil_9_Semester/Embedded_course/ERTS_final_project/Vivado_project/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/cfe3/hdl/vhdl/run_classification.vhd:797]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5546] ROM "tmp_1_fu_206_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_s_fu_188_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_39_fu_224_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_37_fu_194_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_38_fu_218_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_41_fu_248_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_42_fu_254_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_i3_fu_276_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_i_fu_293_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-3971] The signal gen_write[1].mem_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal gen_write[1].mem_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal ram_reg was recognized as a true dual port RAM template.
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:35 ; elapsed = 00:00:36 . Memory (MB): peak = 665.207 ; gain = 436.984
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 6     
	   3 Input     12 Bit       Adders := 1     
	   2 Input     12 Bit       Adders := 1     
	   3 Input     11 Bit       Adders := 1     
	   4 Input     10 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 2     
	   2 Input      6 Bit       Adders := 3     
	   2 Input      5 Bit       Adders := 8     
	   2 Input      4 Bit       Adders := 3     
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	               38 Bit    Registers := 1     
	               32 Bit    Registers := 31    
	               14 Bit    Registers := 1     
	               12 Bit    Registers := 4     
	               11 Bit    Registers := 2     
	               10 Bit    Registers := 2     
	                8 Bit    Registers := 11    
	                7 Bit    Registers := 2     
	                6 Bit    Registers := 4     
	                5 Bit    Registers := 16    
	                4 Bit    Registers := 7     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 24    
+---Multipliers : 
	                 8x32  Multipliers := 3     
+---RAMs : 
	              17K Bit         RAMs := 2     
	               2K Bit         RAMs := 1     
	              640 Bit         RAMs := 2     
+---Muxes : 
	   3 Input     38 Bit        Muxes := 1     
	  39 Input     38 Bit        Muxes := 1     
	   2 Input     36 Bit        Muxes := 1     
	   2 Input     34 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 36    
	   9 Input     32 Bit        Muxes := 1     
	   2 Input     26 Bit        Muxes := 1     
	   2 Input     25 Bit        Muxes := 1     
	   2 Input     23 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   2 Input     14 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 5     
	   2 Input     11 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 11    
	   3 Input      8 Bit        Muxes := 1     
	   5 Input      8 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 3     
	   2 Input      5 Bit        Muxes := 8     
	   2 Input      4 Bit        Muxes := 6     
	   5 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   6 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 43    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module NeuralNetwork_weig8j_ram 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	              17K Bit         RAMs := 1     
Module NeuralNetwork_biahbi_ram 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module NeuralNetwork_NNIO_s_axi_ram 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
+---RAMs : 
	               2K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 12    
	   2 Input      8 Bit        Muxes := 2     
Module NeuralNetwork_NNIO_s_axi_ram__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
+---RAMs : 
	              17K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 12    
	   2 Input      8 Bit        Muxes := 2     
Module NeuralNetwork_NNIO_s_axi 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	               32 Bit    Registers := 1     
	               14 Bit    Registers := 1     
	                8 Bit    Registers := 4     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 10    
+---Muxes : 
	   9 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 2     
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 3     
	   2 Input      7 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 1     
	   6 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 9     
Module run_classificatiobkb_ram 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
+---RAMs : 
	              640 Bit         RAMs := 1     
Module run_classificatiodEe_ram 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module NeuralNetwork_muleOg_MulnS_0 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---Multipliers : 
	                 8x32  Multipliers := 1     
Module NeuralNetwork_mulfYi_MulnS_1 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---Multipliers : 
	                 8x32  Multipliers := 1     
Module run_classification 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 6     
	   3 Input     12 Bit       Adders := 1     
	   3 Input     11 Bit       Adders := 1     
	   4 Input     10 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 2     
	   2 Input      6 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 8     
	   2 Input      4 Bit       Adders := 3     
+---Registers : 
	               38 Bit    Registers := 1     
	               32 Bit    Registers := 16    
	               12 Bit    Registers := 2     
	               11 Bit    Registers := 2     
	               10 Bit    Registers := 2     
	                8 Bit    Registers := 2     
	                7 Bit    Registers := 2     
	                6 Bit    Registers := 2     
	                5 Bit    Registers := 16    
	                4 Bit    Registers := 7     
	                1 Bit    Registers := 9     
+---Muxes : 
	   3 Input     38 Bit        Muxes := 1     
	  39 Input     38 Bit        Muxes := 1     
	   2 Input     36 Bit        Muxes := 1     
	   2 Input     34 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 9     
	   2 Input     26 Bit        Muxes := 1     
	   2 Input     25 Bit        Muxes := 1     
	   2 Input     23 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   2 Input     14 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 2     
	   2 Input     11 Bit        Muxes := 1     
	   3 Input      8 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 7     
	   2 Input      4 Bit        Muxes := 6     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 21    
Module NeuralNetwork 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	               12 Bit    Registers := 2     
	                8 Bit    Registers := 3     
	                6 Bit    Registers := 2     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 3     
	   5 Input      8 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 3     
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 13    
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 120 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "exitcond5_fu_537_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [c:/Users/jespe/Desktop/Uni_Civil_9_Semester/Embedded_course/ERTS_final_project/Vivado_project/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/cfe3/hdl/vhdl/NeuralNetwork_muleOg.vhd:36]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [c:/Users/jespe/Desktop/Uni_Civil_9_Semester/Embedded_course/ERTS_final_project/Vivado_project/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/cfe3/hdl/vhdl/NeuralNetwork_mulfYi.vhd:36]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [c:/Users/jespe/Desktop/Uni_Civil_9_Semester/Embedded_course/ERTS_final_project/Vivado_project/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/cfe3/hdl/vhdl/NeuralNetwork_muleOg.vhd:36]
WARNING: [Synth 8-6014] Unused sequential element NeuralNetwork_muleOg_U0/NeuralNetwork_muleOg_MulnS_0_U/p_tmp_reg was removed.  [c:/Users/jespe/Desktop/Uni_Civil_9_Semester/Embedded_course/ERTS_final_project/Vivado_project/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/cfe3/hdl/vhdl/NeuralNetwork_muleOg.vhd:34]
WARNING: [Synth 8-6014] Unused sequential element NeuralNetwork_mulfYi_U1/NeuralNetwork_mulfYi_MulnS_1_U/p_tmp_reg was removed.  [c:/Users/jespe/Desktop/Uni_Civil_9_Semester/Embedded_course/ERTS_final_project/Vivado_project/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/cfe3/hdl/vhdl/NeuralNetwork_mulfYi.vhd:34]
WARNING: [Synth 8-6014] Unused sequential element NeuralNetwork_muleOg_U2/NeuralNetwork_muleOg_MulnS_0_U/p_tmp_reg was removed.  [c:/Users/jespe/Desktop/Uni_Civil_9_Semester/Embedded_course/ERTS_final_project/Vivado_project/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/cfe3/hdl/vhdl/NeuralNetwork_muleOg.vhd:34]
WARNING: [Synth 8-6014] Unused sequential element NeuralNetwork_muleOg_U2/NeuralNetwork_muleOg_MulnS_0_U/p_tmp_reg was removed.  [c:/Users/jespe/Desktop/Uni_Civil_9_Semester/Embedded_course/ERTS_final_project/Vivado_project/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/cfe3/hdl/vhdl/NeuralNetwork_muleOg.vhd:34]
WARNING: [Synth 8-6014] Unused sequential element NeuralNetwork_mulfYi_U1/NeuralNetwork_mulfYi_MulnS_1_U/p_tmp_reg was removed.  [c:/Users/jespe/Desktop/Uni_Civil_9_Semester/Embedded_course/ERTS_final_project/Vivado_project/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/cfe3/hdl/vhdl/NeuralNetwork_mulfYi.vhd:34]
WARNING: [Synth 8-6014] Unused sequential element NeuralNetwork_muleOg_U0/NeuralNetwork_muleOg_MulnS_0_U/p_tmp_reg was removed.  [c:/Users/jespe/Desktop/Uni_Civil_9_Semester/Embedded_course/ERTS_final_project/Vivado_project/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/cfe3/hdl/vhdl/NeuralNetwork_muleOg.vhd:34]
WARNING: [Synth 8-6014] Unused sequential element invdar_reg_287_reg was removed.  [c:/Users/jespe/Desktop/Uni_Civil_9_Semester/Embedded_course/ERTS_final_project/Vivado_project/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/cfe3/hdl/vhdl/run_classification.vhd:764]
WARNING: [Synth 8-6014] Unused sequential element invdar2_reg_298_reg was removed.  [c:/Users/jespe/Desktop/Uni_Civil_9_Semester/Embedded_course/ERTS_final_project/Vivado_project/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/cfe3/hdl/vhdl/run_classification.vhd:742]
WARNING: [Synth 8-6014] Unused sequential element invdar5_reg_309_reg was removed.  [c:/Users/jespe/Desktop/Uni_Civil_9_Semester/Embedded_course/ERTS_final_project/Vivado_project/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/cfe3/hdl/vhdl/run_classification.vhd:753]
WARNING: [Synth 8-6014] Unused sequential element i_0_i1_reg_342_reg was removed.  [c:/Users/jespe/Desktop/Uni_Civil_9_Semester/Embedded_course/ERTS_final_project/Vivado_project/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/cfe3/hdl/vhdl/run_classification.vhd:720]
WARNING: [Synth 8-6014] Unused sequential element i_0_i_reg_375_reg was removed.  [c:/Users/jespe/Desktop/Uni_Civil_9_Semester/Embedded_course/ERTS_final_project/Vivado_project/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/cfe3/hdl/vhdl/run_classification.vhd:731]
WARNING: [Synth 8-6014] Unused sequential element i_2_reg_1250_reg was removed.  [c:/Users/jespe/Desktop/Uni_Civil_9_Semester/Embedded_course/ERTS_final_project/Vivado_project/project_1/project_1.srcs/sources_1/bd/design_1/ipshared/cfe3/hdl/vhdl/run_classification.vhd:797]
DSP Report: Generating DSP NeuralNetwork_muleOg_U2/NeuralNetwork_muleOg_MulnS_0_U/tmp_product, operation Mode is: A*B.
DSP Report: operator NeuralNetwork_muleOg_U2/NeuralNetwork_muleOg_MulnS_0_U/tmp_product is absorbed into DSP NeuralNetwork_muleOg_U2/NeuralNetwork_muleOg_MulnS_0_U/tmp_product.
DSP Report: operator NeuralNetwork_muleOg_U2/NeuralNetwork_muleOg_MulnS_0_U/tmp_product is absorbed into DSP NeuralNetwork_muleOg_U2/NeuralNetwork_muleOg_MulnS_0_U/tmp_product.
DSP Report: Generating DSP NeuralNetwork_muleOg_U2/NeuralNetwork_muleOg_MulnS_0_U/p_tmp_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register NeuralNetwork_muleOg_U2/NeuralNetwork_muleOg_MulnS_0_U/p_tmp_reg is absorbed into DSP NeuralNetwork_muleOg_U2/NeuralNetwork_muleOg_MulnS_0_U/p_tmp_reg.
DSP Report: operator NeuralNetwork_muleOg_U2/NeuralNetwork_muleOg_MulnS_0_U/tmp_product is absorbed into DSP NeuralNetwork_muleOg_U2/NeuralNetwork_muleOg_MulnS_0_U/p_tmp_reg.
DSP Report: operator NeuralNetwork_muleOg_U2/NeuralNetwork_muleOg_MulnS_0_U/tmp_product is absorbed into DSP NeuralNetwork_muleOg_U2/NeuralNetwork_muleOg_MulnS_0_U/p_tmp_reg.
DSP Report: Generating DSP NeuralNetwork_mulfYi_U1/NeuralNetwork_mulfYi_MulnS_1_U/tmp_product, operation Mode is: A*B.
DSP Report: operator NeuralNetwork_mulfYi_U1/NeuralNetwork_mulfYi_MulnS_1_U/tmp_product is absorbed into DSP NeuralNetwork_mulfYi_U1/NeuralNetwork_mulfYi_MulnS_1_U/tmp_product.
DSP Report: operator NeuralNetwork_mulfYi_U1/NeuralNetwork_mulfYi_MulnS_1_U/tmp_product is absorbed into DSP NeuralNetwork_mulfYi_U1/NeuralNetwork_mulfYi_MulnS_1_U/tmp_product.
DSP Report: Generating DSP NeuralNetwork_mulfYi_U1/NeuralNetwork_mulfYi_MulnS_1_U/p_tmp_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register NeuralNetwork_mulfYi_U1/NeuralNetwork_mulfYi_MulnS_1_U/p_tmp_reg is absorbed into DSP NeuralNetwork_mulfYi_U1/NeuralNetwork_mulfYi_MulnS_1_U/p_tmp_reg.
DSP Report: operator NeuralNetwork_mulfYi_U1/NeuralNetwork_mulfYi_MulnS_1_U/tmp_product is absorbed into DSP NeuralNetwork_mulfYi_U1/NeuralNetwork_mulfYi_MulnS_1_U/p_tmp_reg.
DSP Report: operator NeuralNetwork_mulfYi_U1/NeuralNetwork_mulfYi_MulnS_1_U/tmp_product is absorbed into DSP NeuralNetwork_mulfYi_U1/NeuralNetwork_mulfYi_MulnS_1_U/p_tmp_reg.
DSP Report: Generating DSP NeuralNetwork_muleOg_U0/NeuralNetwork_muleOg_MulnS_0_U/tmp_product, operation Mode is: A*B.
DSP Report: operator NeuralNetwork_muleOg_U0/NeuralNetwork_muleOg_MulnS_0_U/tmp_product is absorbed into DSP NeuralNetwork_muleOg_U0/NeuralNetwork_muleOg_MulnS_0_U/tmp_product.
DSP Report: operator NeuralNetwork_muleOg_U0/NeuralNetwork_muleOg_MulnS_0_U/tmp_product is absorbed into DSP NeuralNetwork_muleOg_U0/NeuralNetwork_muleOg_MulnS_0_U/tmp_product.
DSP Report: Generating DSP NeuralNetwork_muleOg_U0/NeuralNetwork_muleOg_MulnS_0_U/p_tmp_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register NeuralNetwork_muleOg_U0/NeuralNetwork_muleOg_MulnS_0_U/p_tmp_reg is absorbed into DSP NeuralNetwork_muleOg_U0/NeuralNetwork_muleOg_MulnS_0_U/p_tmp_reg.
DSP Report: operator NeuralNetwork_muleOg_U0/NeuralNetwork_muleOg_MulnS_0_U/tmp_product is absorbed into DSP NeuralNetwork_muleOg_U0/NeuralNetwork_muleOg_MulnS_0_U/p_tmp_reg.
DSP Report: operator NeuralNetwork_muleOg_U0/NeuralNetwork_muleOg_MulnS_0_U/tmp_product is absorbed into DSP NeuralNetwork_muleOg_U0/NeuralNetwork_muleOg_MulnS_0_U/p_tmp_reg.
INFO: [Synth 8-5546] ROM "tmp_s_fu_188_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_1_fu_206_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_42_fu_254_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_41_fu_248_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_37_fu_194_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_38_fu_218_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_39_fu_224_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_i3_fu_276_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-3971] The signal NeuralNetwork_NNIO_s_axi_U/int_input_r/gen_write[1].mem_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal NeuralNetwork_NNIO_s_axi_U/int_biasWeight_input_r/gen_write[1].mem_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal grp_run_classification_fu_178/result_input_layer1_U/run_classificatiobkb_ram_U/ram_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal grp_run_classification_fu_178/result_layer1_layer2_U/run_classificatiobkb_ram_U/ram_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3886] merging instance 'U0/grp_run_classification_fu_178/result_input_layer1_1_reg_994_reg[0]' (FDE) to 'U0/grp_run_classification_fu_178/tmp_4_cast_reg_999_reg[0]'
INFO: [Synth 8-3886] merging instance 'U0/grp_run_classification_fu_178/result_input_layer1_1_reg_994_reg[1]' (FDE) to 'U0/grp_run_classification_fu_178/tmp_4_cast_reg_999_reg[1]'
INFO: [Synth 8-3886] merging instance 'U0/grp_run_classification_fu_178/result_input_layer1_1_reg_994_reg[2]' (FDE) to 'U0/grp_run_classification_fu_178/tmp_4_cast_reg_999_reg[2]'
INFO: [Synth 8-3886] merging instance 'U0/grp_run_classification_fu_178/result_input_layer1_1_reg_994_reg[3]' (FDE) to 'U0/grp_run_classification_fu_178/tmp_4_cast_reg_999_reg[3]'
INFO: [Synth 8-3886] merging instance 'U0/grp_run_classification_fu_178/result_input_layer1_1_reg_994_reg[4]' (FDE) to 'U0/grp_run_classification_fu_178/tmp_4_cast_reg_999_reg[4]'
INFO: [Synth 8-3886] merging instance 'U0/grp_run_classification_fu_178/result_layer1_layer2_2_reg_1084_reg[0]' (FDE) to 'U0/grp_run_classification_fu_178/tmp_24_cast1_reg_1089_reg[0]'
INFO: [Synth 8-3886] merging instance 'U0/grp_run_classification_fu_178/result_layer1_layer2_2_reg_1084_reg[1]' (FDE) to 'U0/grp_run_classification_fu_178/tmp_24_cast1_reg_1089_reg[1]'
INFO: [Synth 8-3886] merging instance 'U0/grp_run_classification_fu_178/result_layer1_layer2_2_reg_1084_reg[2]' (FDE) to 'U0/grp_run_classification_fu_178/tmp_24_cast1_reg_1089_reg[2]'
INFO: [Synth 8-3886] merging instance 'U0/grp_run_classification_fu_178/result_layer1_layer2_2_reg_1084_reg[3]' (FDE) to 'U0/grp_run_classification_fu_178/tmp_24_cast1_reg_1089_reg[3]'
INFO: [Synth 8-3886] merging instance 'U0/grp_run_classification_fu_178/result_layer1_layer2_2_reg_1084_reg[4]' (FDE) to 'U0/grp_run_classification_fu_178/tmp_24_cast1_reg_1089_reg[4]'
INFO: [Synth 8-3886] merging instance 'U0/grp_run_classification_fu_178/tmp_37_cast6_reg_1178_reg[2]' (FDE) to 'U0/grp_run_classification_fu_178/result_layer2_output_2_reg_1173_reg[2]'
INFO: [Synth 8-3886] merging instance 'U0/grp_run_classification_fu_178/tmp_37_cast6_reg_1178_reg[1]' (FDE) to 'U0/grp_run_classification_fu_178/result_layer2_output_2_reg_1173_reg[1]'
INFO: [Synth 8-3886] merging instance 'U0/grp_run_classification_fu_178/tmp_24_cast1_reg_1089_reg[1]' (FDE) to 'U0/grp_run_classification_fu_178/tmp_24_cast_cast_reg_1094_reg[1]'
INFO: [Synth 8-3886] merging instance 'U0/grp_run_classification_fu_178/tmp_37_cast6_reg_1178_reg[0]' (FDE) to 'U0/grp_run_classification_fu_178/result_layer2_output_2_reg_1173_reg[0]'
INFO: [Synth 8-3886] merging instance 'U0/grp_run_classification_fu_178/tmp_24_cast1_reg_1089_reg[0]' (FDE) to 'U0/grp_run_classification_fu_178/tmp_24_cast_cast_reg_1094_reg[0]'
INFO: [Synth 8-3886] merging instance 'U0/grp_run_classification_fu_178/tmp_37_cast6_reg_1178_reg[3]' (FDE) to 'U0/grp_run_classification_fu_178/result_layer2_output_2_reg_1173_reg[3]'
INFO: [Synth 8-3886] merging instance 'U0/grp_run_classification_fu_178/tmp_24_cast1_reg_1089_reg[3]' (FDE) to 'U0/grp_run_classification_fu_178/tmp_24_cast_cast_reg_1094_reg[3]'
INFO: [Synth 8-3886] merging instance 'U0/grp_run_classification_fu_178/tmp_24_cast1_reg_1089_reg[2]' (FDE) to 'U0/grp_run_classification_fu_178/tmp_24_cast_cast_reg_1094_reg[2]'
INFO: [Synth 8-3886] merging instance 'U0/grp_run_classification_fu_178/tmp_24_cast1_reg_1089_reg[4]' (FDE) to 'U0/grp_run_classification_fu_178/tmp_24_cast_cast_reg_1094_reg[4]'
INFO: [Synth 8-3886] merging instance 'U0/grp_run_classification_fu_178/result_layer2_output_2_reg_1173_reg[3]' (FDE) to 'U0/grp_run_classification_fu_178/tmp_37_cast_reg_1183_reg[3]'
INFO: [Synth 8-3886] merging instance 'U0/grp_run_classification_fu_178/result_layer2_output_2_reg_1173_reg[2]' (FDE) to 'U0/grp_run_classification_fu_178/tmp_37_cast_reg_1183_reg[2]'
INFO: [Synth 8-3886] merging instance 'U0/grp_run_classification_fu_178/result_layer2_output_2_reg_1173_reg[1]' (FDE) to 'U0/grp_run_classification_fu_178/tmp_37_cast_reg_1183_reg[1]'
INFO: [Synth 8-3886] merging instance 'U0/grp_run_classification_fu_178/result_layer2_output_2_reg_1173_reg[0]' (FDE) to 'U0/grp_run_classification_fu_178/tmp_37_cast_reg_1183_reg[0]'
INFO: [Synth 8-3886] merging instance 'U0/grp_run_classification_fu_178/max_index_i_reg_418_reg[4]' (FDRE) to 'U0/grp_run_classification_fu_178/max_index_i_reg_418_reg[5]'
INFO: [Synth 8-3886] merging instance 'U0/grp_run_classification_fu_178/max_index_i_reg_418_reg[5]' (FDRE) to 'U0/grp_run_classification_fu_178/max_index_i_reg_418_reg[6]'
INFO: [Synth 8-3886] merging instance 'U0/grp_run_classification_fu_178/max_index_i_reg_418_reg[6]' (FDRE) to 'U0/grp_run_classification_fu_178/max_index_i_reg_418_reg[7]'
INFO: [Synth 8-3886] merging instance 'U0/grp_run_classification_fu_178/tmp_33_reg_1206_reg[9]' (FDE) to 'U0/grp_run_classification_fu_178/tmp_33_reg_1206_reg[10]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\grp_run_classification_fu_178/max_index_i_reg_418_reg[7] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (U0/\NeuralNetwork_NNIO_s_axi_U/rstate_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U0/\NeuralNetwork_NNIO_s_axi_U/wstate_reg[2] )
WARNING: [Synth 8-3332] Sequential element (NeuralNetwork_NNIO_s_axi_U/wstate_reg[2]) is unused and will be removed from module NeuralNetwork.
WARNING: [Synth 8-3332] Sequential element (NeuralNetwork_NNIO_s_axi_U/rstate_reg[2]) is unused and will be removed from module NeuralNetwork.
WARNING: [Synth 8-3332] Sequential element (grp_run_classification_fu_178/NeuralNetwork_muleOg_U2/NeuralNetwork_muleOg_MulnS_0_U/p_tmp_reg[47]) is unused and will be removed from module NeuralNetwork.
WARNING: [Synth 8-3332] Sequential element (grp_run_classification_fu_178/NeuralNetwork_muleOg_U2/NeuralNetwork_muleOg_MulnS_0_U/p_tmp_reg[46]) is unused and will be removed from module NeuralNetwork.
WARNING: [Synth 8-3332] Sequential element (grp_run_classification_fu_178/NeuralNetwork_muleOg_U2/NeuralNetwork_muleOg_MulnS_0_U/p_tmp_reg[45]) is unused and will be removed from module NeuralNetwork.
WARNING: [Synth 8-3332] Sequential element (grp_run_classification_fu_178/NeuralNetwork_muleOg_U2/NeuralNetwork_muleOg_MulnS_0_U/p_tmp_reg[44]) is unused and will be removed from module NeuralNetwork.
WARNING: [Synth 8-3332] Sequential element (grp_run_classification_fu_178/NeuralNetwork_muleOg_U2/NeuralNetwork_muleOg_MulnS_0_U/p_tmp_reg[43]) is unused and will be removed from module NeuralNetwork.
WARNING: [Synth 8-3332] Sequential element (grp_run_classification_fu_178/NeuralNetwork_muleOg_U2/NeuralNetwork_muleOg_MulnS_0_U/p_tmp_reg[42]) is unused and will be removed from module NeuralNetwork.
WARNING: [Synth 8-3332] Sequential element (grp_run_classification_fu_178/NeuralNetwork_muleOg_U2/NeuralNetwork_muleOg_MulnS_0_U/p_tmp_reg[41]) is unused and will be removed from module NeuralNetwork.
WARNING: [Synth 8-3332] Sequential element (grp_run_classification_fu_178/NeuralNetwork_muleOg_U2/NeuralNetwork_muleOg_MulnS_0_U/p_tmp_reg[40]) is unused and will be removed from module NeuralNetwork.
WARNING: [Synth 8-3332] Sequential element (grp_run_classification_fu_178/NeuralNetwork_muleOg_U2/NeuralNetwork_muleOg_MulnS_0_U/p_tmp_reg[39]) is unused and will be removed from module NeuralNetwork.
WARNING: [Synth 8-3332] Sequential element (grp_run_classification_fu_178/NeuralNetwork_muleOg_U2/NeuralNetwork_muleOg_MulnS_0_U/p_tmp_reg[38]) is unused and will be removed from module NeuralNetwork.
WARNING: [Synth 8-3332] Sequential element (grp_run_classification_fu_178/NeuralNetwork_muleOg_U2/NeuralNetwork_muleOg_MulnS_0_U/p_tmp_reg[37]) is unused and will be removed from module NeuralNetwork.
WARNING: [Synth 8-3332] Sequential element (grp_run_classification_fu_178/NeuralNetwork_muleOg_U2/NeuralNetwork_muleOg_MulnS_0_U/p_tmp_reg[36]) is unused and will be removed from module NeuralNetwork.
WARNING: [Synth 8-3332] Sequential element (grp_run_classification_fu_178/NeuralNetwork_muleOg_U2/NeuralNetwork_muleOg_MulnS_0_U/p_tmp_reg[35]) is unused and will be removed from module NeuralNetwork.
WARNING: [Synth 8-3332] Sequential element (grp_run_classification_fu_178/NeuralNetwork_muleOg_U2/NeuralNetwork_muleOg_MulnS_0_U/p_tmp_reg[34]) is unused and will be removed from module NeuralNetwork.
WARNING: [Synth 8-3332] Sequential element (grp_run_classification_fu_178/NeuralNetwork_muleOg_U2/NeuralNetwork_muleOg_MulnS_0_U/p_tmp_reg[33]) is unused and will be removed from module NeuralNetwork.
WARNING: [Synth 8-3332] Sequential element (grp_run_classification_fu_178/NeuralNetwork_muleOg_U2/NeuralNetwork_muleOg_MulnS_0_U/p_tmp_reg[32]) is unused and will be removed from module NeuralNetwork.
WARNING: [Synth 8-3332] Sequential element (grp_run_classification_fu_178/NeuralNetwork_muleOg_U2/NeuralNetwork_muleOg_MulnS_0_U/p_tmp_reg[31]) is unused and will be removed from module NeuralNetwork.
WARNING: [Synth 8-3332] Sequential element (grp_run_classification_fu_178/NeuralNetwork_muleOg_U2/NeuralNetwork_muleOg_MulnS_0_U/p_tmp_reg[30]) is unused and will be removed from module NeuralNetwork.
WARNING: [Synth 8-3332] Sequential element (grp_run_classification_fu_178/NeuralNetwork_muleOg_U2/NeuralNetwork_muleOg_MulnS_0_U/p_tmp_reg[29]) is unused and will be removed from module NeuralNetwork.
WARNING: [Synth 8-3332] Sequential element (grp_run_classification_fu_178/NeuralNetwork_muleOg_U2/NeuralNetwork_muleOg_MulnS_0_U/p_tmp_reg[28]) is unused and will be removed from module NeuralNetwork.
WARNING: [Synth 8-3332] Sequential element (grp_run_classification_fu_178/NeuralNetwork_muleOg_U2/NeuralNetwork_muleOg_MulnS_0_U/p_tmp_reg[27]) is unused and will be removed from module NeuralNetwork.
WARNING: [Synth 8-3332] Sequential element (grp_run_classification_fu_178/NeuralNetwork_muleOg_U2/NeuralNetwork_muleOg_MulnS_0_U/p_tmp_reg[26]) is unused and will be removed from module NeuralNetwork.
WARNING: [Synth 8-3332] Sequential element (grp_run_classification_fu_178/NeuralNetwork_muleOg_U2/NeuralNetwork_muleOg_MulnS_0_U/p_tmp_reg[25]) is unused and will be removed from module NeuralNetwork.
WARNING: [Synth 8-3332] Sequential element (grp_run_classification_fu_178/NeuralNetwork_muleOg_U2/NeuralNetwork_muleOg_MulnS_0_U/p_tmp_reg[24]) is unused and will be removed from module NeuralNetwork.
WARNING: [Synth 8-3332] Sequential element (grp_run_classification_fu_178/NeuralNetwork_muleOg_U2/NeuralNetwork_muleOg_MulnS_0_U/p_tmp_reg[23]) is unused and will be removed from module NeuralNetwork.
WARNING: [Synth 8-3332] Sequential element (grp_run_classification_fu_178/NeuralNetwork_muleOg_U2/NeuralNetwork_muleOg_MulnS_0_U/p_tmp_reg[22]) is unused and will be removed from module NeuralNetwork.
WARNING: [Synth 8-3332] Sequential element (grp_run_classification_fu_178/NeuralNetwork_muleOg_U2/NeuralNetwork_muleOg_MulnS_0_U/p_tmp_reg[21]) is unused and will be removed from module NeuralNetwork.
WARNING: [Synth 8-3332] Sequential element (grp_run_classification_fu_178/NeuralNetwork_muleOg_U2/NeuralNetwork_muleOg_MulnS_0_U/p_tmp_reg[20]) is unused and will be removed from module NeuralNetwork.
WARNING: [Synth 8-3332] Sequential element (grp_run_classification_fu_178/NeuralNetwork_muleOg_U2/NeuralNetwork_muleOg_MulnS_0_U/p_tmp_reg[19]) is unused and will be removed from module NeuralNetwork.
WARNING: [Synth 8-3332] Sequential element (grp_run_classification_fu_178/NeuralNetwork_muleOg_U2/NeuralNetwork_muleOg_MulnS_0_U/p_tmp_reg[18]) is unused and will be removed from module NeuralNetwork.
WARNING: [Synth 8-3332] Sequential element (grp_run_classification_fu_178/NeuralNetwork_muleOg_U2/NeuralNetwork_muleOg_MulnS_0_U/p_tmp_reg[17]) is unused and will be removed from module NeuralNetwork.
WARNING: [Synth 8-3332] Sequential element (grp_run_classification_fu_178/max_index_i_reg_418_reg[7]) is unused and will be removed from module NeuralNetwork.
WARNING: [Synth 8-3332] Sequential element (grp_run_classification_fu_178/NeuralNetwork_mulfYi_U1/NeuralNetwork_mulfYi_MulnS_1_U/p_tmp_reg[47]) is unused and will be removed from module NeuralNetwork.
WARNING: [Synth 8-3332] Sequential element (grp_run_classification_fu_178/NeuralNetwork_mulfYi_U1/NeuralNetwork_mulfYi_MulnS_1_U/p_tmp_reg[46]) is unused and will be removed from module NeuralNetwork.
WARNING: [Synth 8-3332] Sequential element (grp_run_classification_fu_178/NeuralNetwork_mulfYi_U1/NeuralNetwork_mulfYi_MulnS_1_U/p_tmp_reg[45]) is unused and will be removed from module NeuralNetwork.
WARNING: [Synth 8-3332] Sequential element (grp_run_classification_fu_178/NeuralNetwork_mulfYi_U1/NeuralNetwork_mulfYi_MulnS_1_U/p_tmp_reg[44]) is unused and will be removed from module NeuralNetwork.
WARNING: [Synth 8-3332] Sequential element (grp_run_classification_fu_178/NeuralNetwork_mulfYi_U1/NeuralNetwork_mulfYi_MulnS_1_U/p_tmp_reg[43]) is unused and will be removed from module NeuralNetwork.
WARNING: [Synth 8-3332] Sequential element (grp_run_classification_fu_178/NeuralNetwork_mulfYi_U1/NeuralNetwork_mulfYi_MulnS_1_U/p_tmp_reg[42]) is unused and will be removed from module NeuralNetwork.
WARNING: [Synth 8-3332] Sequential element (grp_run_classification_fu_178/NeuralNetwork_mulfYi_U1/NeuralNetwork_mulfYi_MulnS_1_U/p_tmp_reg[41]) is unused and will be removed from module NeuralNetwork.
WARNING: [Synth 8-3332] Sequential element (grp_run_classification_fu_178/NeuralNetwork_mulfYi_U1/NeuralNetwork_mulfYi_MulnS_1_U/p_tmp_reg[40]) is unused and will be removed from module NeuralNetwork.
WARNING: [Synth 8-3332] Sequential element (grp_run_classification_fu_178/NeuralNetwork_mulfYi_U1/NeuralNetwork_mulfYi_MulnS_1_U/p_tmp_reg[39]) is unused and will be removed from module NeuralNetwork.
WARNING: [Synth 8-3332] Sequential element (grp_run_classification_fu_178/NeuralNetwork_mulfYi_U1/NeuralNetwork_mulfYi_MulnS_1_U/p_tmp_reg[38]) is unused and will be removed from module NeuralNetwork.
WARNING: [Synth 8-3332] Sequential element (grp_run_classification_fu_178/NeuralNetwork_mulfYi_U1/NeuralNetwork_mulfYi_MulnS_1_U/p_tmp_reg[37]) is unused and will be removed from module NeuralNetwork.
WARNING: [Synth 8-3332] Sequential element (grp_run_classification_fu_178/NeuralNetwork_mulfYi_U1/NeuralNetwork_mulfYi_MulnS_1_U/p_tmp_reg[36]) is unused and will be removed from module NeuralNetwork.
WARNING: [Synth 8-3332] Sequential element (grp_run_classification_fu_178/NeuralNetwork_mulfYi_U1/NeuralNetwork_mulfYi_MulnS_1_U/p_tmp_reg[35]) is unused and will be removed from module NeuralNetwork.
WARNING: [Synth 8-3332] Sequential element (grp_run_classification_fu_178/NeuralNetwork_mulfYi_U1/NeuralNetwork_mulfYi_MulnS_1_U/p_tmp_reg[34]) is unused and will be removed from module NeuralNetwork.
WARNING: [Synth 8-3332] Sequential element (grp_run_classification_fu_178/NeuralNetwork_mulfYi_U1/NeuralNetwork_mulfYi_MulnS_1_U/p_tmp_reg[33]) is unused and will be removed from module NeuralNetwork.
WARNING: [Synth 8-3332] Sequential element (grp_run_classification_fu_178/NeuralNetwork_mulfYi_U1/NeuralNetwork_mulfYi_MulnS_1_U/p_tmp_reg[32]) is unused and will be removed from module NeuralNetwork.
WARNING: [Synth 8-3332] Sequential element (grp_run_classification_fu_178/NeuralNetwork_mulfYi_U1/NeuralNetwork_mulfYi_MulnS_1_U/p_tmp_reg[31]) is unused and will be removed from module NeuralNetwork.
WARNING: [Synth 8-3332] Sequential element (grp_run_classification_fu_178/NeuralNetwork_mulfYi_U1/NeuralNetwork_mulfYi_MulnS_1_U/p_tmp_reg[30]) is unused and will be removed from module NeuralNetwork.
WARNING: [Synth 8-3332] Sequential element (grp_run_classification_fu_178/NeuralNetwork_mulfYi_U1/NeuralNetwork_mulfYi_MulnS_1_U/p_tmp_reg[29]) is unused and will be removed from module NeuralNetwork.
WARNING: [Synth 8-3332] Sequential element (grp_run_classification_fu_178/NeuralNetwork_mulfYi_U1/NeuralNetwork_mulfYi_MulnS_1_U/p_tmp_reg[28]) is unused and will be removed from module NeuralNetwork.
WARNING: [Synth 8-3332] Sequential element (grp_run_classification_fu_178/NeuralNetwork_mulfYi_U1/NeuralNetwork_mulfYi_MulnS_1_U/p_tmp_reg[27]) is unused and will be removed from module NeuralNetwork.
WARNING: [Synth 8-3332] Sequential element (grp_run_classification_fu_178/NeuralNetwork_mulfYi_U1/NeuralNetwork_mulfYi_MulnS_1_U/p_tmp_reg[26]) is unused and will be removed from module NeuralNetwork.
WARNING: [Synth 8-3332] Sequential element (grp_run_classification_fu_178/NeuralNetwork_mulfYi_U1/NeuralNetwork_mulfYi_MulnS_1_U/p_tmp_reg[25]) is unused and will be removed from module NeuralNetwork.
WARNING: [Synth 8-3332] Sequential element (grp_run_classification_fu_178/NeuralNetwork_mulfYi_U1/NeuralNetwork_mulfYi_MulnS_1_U/p_tmp_reg[24]) is unused and will be removed from module NeuralNetwork.
WARNING: [Synth 8-3332] Sequential element (grp_run_classification_fu_178/NeuralNetwork_mulfYi_U1/NeuralNetwork_mulfYi_MulnS_1_U/p_tmp_reg[23]) is unused and will be removed from module NeuralNetwork.
WARNING: [Synth 8-3332] Sequential element (grp_run_classification_fu_178/NeuralNetwork_mulfYi_U1/NeuralNetwork_mulfYi_MulnS_1_U/p_tmp_reg[22]) is unused and will be removed from module NeuralNetwork.
WARNING: [Synth 8-3332] Sequential element (grp_run_classification_fu_178/NeuralNetwork_mulfYi_U1/NeuralNetwork_mulfYi_MulnS_1_U/p_tmp_reg[21]) is unused and will be removed from module NeuralNetwork.
WARNING: [Synth 8-3332] Sequential element (grp_run_classification_fu_178/NeuralNetwork_mulfYi_U1/NeuralNetwork_mulfYi_MulnS_1_U/p_tmp_reg[20]) is unused and will be removed from module NeuralNetwork.
WARNING: [Synth 8-3332] Sequential element (grp_run_classification_fu_178/NeuralNetwork_mulfYi_U1/NeuralNetwork_mulfYi_MulnS_1_U/p_tmp_reg[19]) is unused and will be removed from module NeuralNetwork.
WARNING: [Synth 8-3332] Sequential element (grp_run_classification_fu_178/NeuralNetwork_mulfYi_U1/NeuralNetwork_mulfYi_MulnS_1_U/p_tmp_reg[18]) is unused and will be removed from module NeuralNetwork.
WARNING: [Synth 8-3332] Sequential element (grp_run_classification_fu_178/NeuralNetwork_mulfYi_U1/NeuralNetwork_mulfYi_MulnS_1_U/p_tmp_reg[17]) is unused and will be removed from module NeuralNetwork.
WARNING: [Synth 8-3332] Sequential element (grp_run_classification_fu_178/NeuralNetwork_muleOg_U0/NeuralNetwork_muleOg_MulnS_0_U/p_tmp_reg[47]) is unused and will be removed from module NeuralNetwork.
WARNING: [Synth 8-3332] Sequential element (grp_run_classification_fu_178/NeuralNetwork_muleOg_U0/NeuralNetwork_muleOg_MulnS_0_U/p_tmp_reg[46]) is unused and will be removed from module NeuralNetwork.
WARNING: [Synth 8-3332] Sequential element (grp_run_classification_fu_178/NeuralNetwork_muleOg_U0/NeuralNetwork_muleOg_MulnS_0_U/p_tmp_reg[45]) is unused and will be removed from module NeuralNetwork.
WARNING: [Synth 8-3332] Sequential element (grp_run_classification_fu_178/NeuralNetwork_muleOg_U0/NeuralNetwork_muleOg_MulnS_0_U/p_tmp_reg[44]) is unused and will be removed from module NeuralNetwork.
WARNING: [Synth 8-3332] Sequential element (grp_run_classification_fu_178/NeuralNetwork_muleOg_U0/NeuralNetwork_muleOg_MulnS_0_U/p_tmp_reg[43]) is unused and will be removed from module NeuralNetwork.
WARNING: [Synth 8-3332] Sequential element (grp_run_classification_fu_178/NeuralNetwork_muleOg_U0/NeuralNetwork_muleOg_MulnS_0_U/p_tmp_reg[42]) is unused and will be removed from module NeuralNetwork.
WARNING: [Synth 8-3332] Sequential element (grp_run_classification_fu_178/NeuralNetwork_muleOg_U0/NeuralNetwork_muleOg_MulnS_0_U/p_tmp_reg[41]) is unused and will be removed from module NeuralNetwork.
WARNING: [Synth 8-3332] Sequential element (grp_run_classification_fu_178/NeuralNetwork_muleOg_U0/NeuralNetwork_muleOg_MulnS_0_U/p_tmp_reg[40]) is unused and will be removed from module NeuralNetwork.
WARNING: [Synth 8-3332] Sequential element (grp_run_classification_fu_178/NeuralNetwork_muleOg_U0/NeuralNetwork_muleOg_MulnS_0_U/p_tmp_reg[39]) is unused and will be removed from module NeuralNetwork.
WARNING: [Synth 8-3332] Sequential element (grp_run_classification_fu_178/NeuralNetwork_muleOg_U0/NeuralNetwork_muleOg_MulnS_0_U/p_tmp_reg[38]) is unused and will be removed from module NeuralNetwork.
WARNING: [Synth 8-3332] Sequential element (grp_run_classification_fu_178/NeuralNetwork_muleOg_U0/NeuralNetwork_muleOg_MulnS_0_U/p_tmp_reg[37]) is unused and will be removed from module NeuralNetwork.
WARNING: [Synth 8-3332] Sequential element (grp_run_classification_fu_178/NeuralNetwork_muleOg_U0/NeuralNetwork_muleOg_MulnS_0_U/p_tmp_reg[36]) is unused and will be removed from module NeuralNetwork.
WARNING: [Synth 8-3332] Sequential element (grp_run_classification_fu_178/NeuralNetwork_muleOg_U0/NeuralNetwork_muleOg_MulnS_0_U/p_tmp_reg[35]) is unused and will be removed from module NeuralNetwork.
WARNING: [Synth 8-3332] Sequential element (grp_run_classification_fu_178/NeuralNetwork_muleOg_U0/NeuralNetwork_muleOg_MulnS_0_U/p_tmp_reg[34]) is unused and will be removed from module NeuralNetwork.
WARNING: [Synth 8-3332] Sequential element (grp_run_classification_fu_178/NeuralNetwork_muleOg_U0/NeuralNetwork_muleOg_MulnS_0_U/p_tmp_reg[33]) is unused and will be removed from module NeuralNetwork.
WARNING: [Synth 8-3332] Sequential element (grp_run_classification_fu_178/NeuralNetwork_muleOg_U0/NeuralNetwork_muleOg_MulnS_0_U/p_tmp_reg[32]) is unused and will be removed from module NeuralNetwork.
WARNING: [Synth 8-3332] Sequential element (grp_run_classification_fu_178/NeuralNetwork_muleOg_U0/NeuralNetwork_muleOg_MulnS_0_U/p_tmp_reg[31]) is unused and will be removed from module NeuralNetwork.
WARNING: [Synth 8-3332] Sequential element (grp_run_classification_fu_178/NeuralNetwork_muleOg_U0/NeuralNetwork_muleOg_MulnS_0_U/p_tmp_reg[30]) is unused and will be removed from module NeuralNetwork.
WARNING: [Synth 8-3332] Sequential element (grp_run_classification_fu_178/NeuralNetwork_muleOg_U0/NeuralNetwork_muleOg_MulnS_0_U/p_tmp_reg[29]) is unused and will be removed from module NeuralNetwork.
WARNING: [Synth 8-3332] Sequential element (grp_run_classification_fu_178/NeuralNetwork_muleOg_U0/NeuralNetwork_muleOg_MulnS_0_U/p_tmp_reg[28]) is unused and will be removed from module NeuralNetwork.
WARNING: [Synth 8-3332] Sequential element (grp_run_classification_fu_178/NeuralNetwork_muleOg_U0/NeuralNetwork_muleOg_MulnS_0_U/p_tmp_reg[27]) is unused and will be removed from module NeuralNetwork.
WARNING: [Synth 8-3332] Sequential element (grp_run_classification_fu_178/NeuralNetwork_muleOg_U0/NeuralNetwork_muleOg_MulnS_0_U/p_tmp_reg[26]) is unused and will be removed from module NeuralNetwork.
WARNING: [Synth 8-3332] Sequential element (grp_run_classification_fu_178/NeuralNetwork_muleOg_U0/NeuralNetwork_muleOg_MulnS_0_U/p_tmp_reg[25]) is unused and will be removed from module NeuralNetwork.
WARNING: [Synth 8-3332] Sequential element (grp_run_classification_fu_178/NeuralNetwork_muleOg_U0/NeuralNetwork_muleOg_MulnS_0_U/p_tmp_reg[24]) is unused and will be removed from module NeuralNetwork.
WARNING: [Synth 8-3332] Sequential element (grp_run_classification_fu_178/NeuralNetwork_muleOg_U0/NeuralNetwork_muleOg_MulnS_0_U/p_tmp_reg[23]) is unused and will be removed from module NeuralNetwork.
WARNING: [Synth 8-3332] Sequential element (grp_run_classification_fu_178/NeuralNetwork_muleOg_U0/NeuralNetwork_muleOg_MulnS_0_U/p_tmp_reg[22]) is unused and will be removed from module NeuralNetwork.
WARNING: [Synth 8-3332] Sequential element (grp_run_classification_fu_178/NeuralNetwork_muleOg_U0/NeuralNetwork_muleOg_MulnS_0_U/p_tmp_reg[21]) is unused and will be removed from module NeuralNetwork.
WARNING: [Synth 8-3332] Sequential element (grp_run_classification_fu_178/NeuralNetwork_muleOg_U0/NeuralNetwork_muleOg_MulnS_0_U/p_tmp_reg[20]) is unused and will be removed from module NeuralNetwork.
WARNING: [Synth 8-3332] Sequential element (grp_run_classification_fu_178/NeuralNetwork_muleOg_U0/NeuralNetwork_muleOg_MulnS_0_U/p_tmp_reg[19]) is unused and will be removed from module NeuralNetwork.
WARNING: [Synth 8-3332] Sequential element (grp_run_classification_fu_178/NeuralNetwork_muleOg_U0/NeuralNetwork_muleOg_MulnS_0_U/p_tmp_reg[18]) is unused and will be removed from module NeuralNetwork.
WARNING: [Synth 8-3332] Sequential element (grp_run_classification_fu_178/NeuralNetwork_muleOg_U0/NeuralNetwork_muleOg_MulnS_0_U/p_tmp_reg[17]) is unused and will be removed from module NeuralNetwork.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:43 ; elapsed = 00:00:45 . Memory (MB): peak = 665.207 ; gain = 436.984
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Preliminary Mapping  Report (see note below)
+----------------------------------------------+----------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name                                   | RTL Object           | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+----------------------------------------------+----------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|NeuralNetwork_weig8j_ram:                     | ram_reg              | 4 K x 8(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 0      | 1      | 
|NeuralNetwork_NNIO_s_axi_ram:                 | gen_write[1].mem_reg | 128 x 32(READ_FIRST)   | W | R | 128 x 32(READ_FIRST)   | W | R | Port A and B     | 0      | 1      | 
|NeuralNetwork_NNIO_s_axi_ram__parameterized1: | gen_write[1].mem_reg | 1 K x 32(READ_FIRST)   | W | R | 1 K x 32(READ_FIRST)   | W | R | Port A and B     | 0      | 1      | 
|run_classificatiobkb_ram:                     | ram_reg              | 32 x 32(WRITE_FIRST)   | W | R | 32 x 32(WRITE_FIRST)   | W | R | Port A and B     | 0      | 1      | 
|run_classificatiobkb_ram:                     | ram_reg              | 32 x 32(WRITE_FIRST)   | W | R | 32 x 32(WRITE_FIRST)   | W | R | Port A and B     | 0      | 1      | 
+----------------------------------------------+----------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 

Distributed RAM: Preliminary Mapping  Report (see note below)
+------------+-----------------------------------------------------------------------------------------+----------------+----------------------+-------------------------------+
|Module Name | RTL Object                                                                              | Inference      | Size (Depth x Width) | Primitives                    | 
+------------+-----------------------------------------------------------------------------------------+----------------+----------------------+-------------------------------+
|U0          | grp_run_classification_fu_178/result_layer2_output_U/run_classificatiodEe_ram_U/ram_reg | User Attribute | 16 x 32              | RAM16X1S x 32                 | 
|U0          | bias_s_U/NeuralNetwork_biahbi_ram_U/ram_reg                                             | User Attribute | 64 x 8               | RAM16X1S x 16  RAM32X1S x 8   | 
+------------+-----------------------------------------------------------------------------------------+----------------+----------------------+-------------------------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.

DSP: Preliminary Mapping  Report (see note below)
+-------------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name        | DSP Mapping    | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+-------------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|run_classification | A*B            | 18     | 8      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|run_classification | (PCIN>>17)+A*B | 15     | 8      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|run_classification | A*B            | 18     | 8      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|run_classification | (PCIN>>17)+A*B | 15     | 8      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|run_classification | A*B            | 18     | 8      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|run_classification | (PCIN>>17)+A*B | 15     | 8      | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
+-------------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:18 ; elapsed = 00:01:21 . Memory (MB): peak = 692.598 ; gain = 464.375
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:19 ; elapsed = 00:01:22 . Memory (MB): peak = 694.602 ; gain = 466.379
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-4480] The timing for the instance U0/weights_s_U/NeuralNetwork_weig8j_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance U0/NeuralNetwork_NNIO_s_axi_U/int_input_r/gen_write[1].mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance U0/NeuralNetwork_NNIO_s_axi_U/int_input_r/gen_write[1].mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance U0/NeuralNetwork_NNIO_s_axi_U/int_biasWeight_input_r/gen_write[1].mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance U0/NeuralNetwork_NNIO_s_axi_U/int_biasWeight_input_r/gen_write[1].mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance U0/grp_run_classification_fu_178/result_input_layer1_U/run_classificatiobkb_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance U0/grp_run_classification_fu_178/result_input_layer1_U/run_classificatiobkb_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance U0/grp_run_classification_fu_178/result_layer1_layer2_U/run_classificatiobkb_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance U0/grp_run_classification_fu_178/result_layer1_layer2_U/run_classificatiobkb_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:21 ; elapsed = 00:01:24 . Memory (MB): peak = 717.891 ; gain = 489.668
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:22 ; elapsed = 00:01:26 . Memory (MB): peak = 717.891 ; gain = 489.668
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:22 ; elapsed = 00:01:26 . Memory (MB): peak = 717.891 ; gain = 489.668
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:23 ; elapsed = 00:01:27 . Memory (MB): peak = 717.891 ; gain = 489.668
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:23 ; elapsed = 00:01:27 . Memory (MB): peak = 717.891 ; gain = 489.668
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:23 ; elapsed = 00:01:27 . Memory (MB): peak = 717.891 ; gain = 489.668
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:23 ; elapsed = 00:01:27 . Memory (MB): peak = 717.891 ; gain = 489.668
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----------+------+
|      |Cell       |Count |
+------+-----------+------+
|1     |CARRY4     |    64|
|2     |DSP48E1    |     3|
|3     |DSP48E1_1  |     3|
|4     |LUT1       |    34|
|5     |LUT2       |   255|
|6     |LUT3       |   249|
|7     |LUT4       |   206|
|8     |LUT5       |   143|
|9     |LUT6       |   150|
|10    |MUXF7      |     8|
|11    |RAM16X1S   |    48|
|12    |RAM32X1S   |     8|
|13    |RAMB36E1   |     1|
|14    |RAMB36E1_1 |     2|
|15    |RAMB36E1_2 |     2|
|16    |FDRE       |  1007|
|17    |FDSE       |    14|
+------+-----------+------+

Report Instance Areas: 
+------+---------------------------------------+---------------------------------------------+------+
|      |Instance                               |Module                                       |Cells |
+------+---------------------------------------+---------------------------------------------+------+
|1     |top                                    |                                             |  2197|
|2     |  U0                                   |NeuralNetwork                                |  2197|
|3     |    NeuralNetwork_NNIO_s_axi_U         |NeuralNetwork_NNIO_s_axi                     |   379|
|4     |      int_biasWeight_input_r           |NeuralNetwork_NNIO_s_axi_ram__parameterized1 |    89|
|5     |      int_input_r                      |NeuralNetwork_NNIO_s_axi_ram                 |    77|
|6     |    bias_s_U                           |NeuralNetwork_biahbi                         |    49|
|7     |      NeuralNetwork_biahbi_ram_U       |NeuralNetwork_biahbi_ram                     |    49|
|8     |    grp_run_classification_fu_178      |run_classification                           |  1506|
|9     |      NeuralNetwork_muleOg_U0          |NeuralNetwork_muleOg                         |    19|
|10    |        NeuralNetwork_muleOg_MulnS_0_U |NeuralNetwork_muleOg_MulnS_0_3               |    19|
|11    |      NeuralNetwork_muleOg_U2          |NeuralNetwork_muleOg_0                       |    19|
|12    |        NeuralNetwork_muleOg_MulnS_0_U |NeuralNetwork_muleOg_MulnS_0                 |    19|
|13    |      NeuralNetwork_mulfYi_U1          |NeuralNetwork_mulfYi                         |    19|
|14    |        NeuralNetwork_mulfYi_MulnS_1_U |NeuralNetwork_mulfYi_MulnS_1                 |    19|
|15    |      result_input_layer1_U            |run_classificatiobkb                         |   139|
|16    |        run_classificatiobkb_ram_U     |run_classificatiobkb_ram_2                   |   139|
|17    |      result_layer1_layer2_U           |run_classificatiobkb_1                       |   139|
|18    |        run_classificatiobkb_ram_U     |run_classificatiobkb_ram                     |   139|
|19    |      result_layer2_output_U           |run_classificatiodEe                         |   234|
|20    |        run_classificatiodEe_ram_U     |run_classificatiodEe_ram                     |   234|
|21    |    weights_s_U                        |NeuralNetwork_weig8j                         |    18|
|22    |      NeuralNetwork_weig8j_ram_U       |NeuralNetwork_weig8j_ram                     |    18|
+------+---------------------------------------+---------------------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:23 ; elapsed = 00:01:27 . Memory (MB): peak = 717.891 ; gain = 489.668
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 115 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:58 ; elapsed = 00:01:12 . Memory (MB): peak = 717.891 ; gain = 177.430
Synthesis Optimization Complete : Time (s): cpu = 00:01:23 ; elapsed = 00:01:27 . Memory (MB): peak = 717.891 ; gain = 489.668
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 131 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 56 instances were transformed.
  RAM16X1S => RAM32X1S (RAMS32): 48 instances
  RAM32X1S => RAM32X1S (RAMS32): 8 instances

202 Infos, 139 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:28 ; elapsed = 00:01:32 . Memory (MB): peak = 717.891 ; gain = 490.293
INFO: [Common 17-1381] The checkpoint 'C:/Users/jespe/Desktop/Uni_Civil_9_Semester/Embedded_course/ERTS_final_project/Vivado_project/project_1/project_1.runs/design_1_NeuralNetwork_0_0_synth_1/design_1_NeuralNetwork_0_0.dcp' has been generated.
INFO: [Coretcl 2-1482] Added synthesis output to IP cache for IP c:/Users/jespe/Desktop/Uni_Civil_9_Semester/Embedded_course/ERTS_final_project/Vivado_project/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_NeuralNetwork_0_0/design_1_NeuralNetwork_0_0.xci
INFO: [Coretcl 2-1174] Renamed 21 cell refs.
INFO: [Common 17-1381] The checkpoint 'C:/Users/jespe/Desktop/Uni_Civil_9_Semester/Embedded_course/ERTS_final_project/Vivado_project/project_1/project_1.runs/design_1_NeuralNetwork_0_0_synth_1/design_1_NeuralNetwork_0_0.dcp' has been generated.
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.056 . Memory (MB): peak = 717.891 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Wed Nov 17 23:19:07 2021...
