(edif TOP
  (edifVersion 2 0 0)
  (edifLevel 0)
  (keywordMap (keywordLevel 0))
  (status
    (written
      (timestamp 2021 5 1 1 22 34)
      (program "Xilinx ngc2edif" (version "P.20131013"))
      (author "Xilinx. Inc ")
      (comment "This EDIF netlist is to be used within supported synthesis tools")
      (comment "for determining resource/timing estimates of the design component")
      (comment "represented by this netlist.")
      (comment "Command line: -mdp2sp -w -secure TOP.ngc TOP.edif ")))
  (external UNISIMS
    (edifLevel 0)
    (technology (numberDefinition))
    (cell VCC
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port P
              (direction OUTPUT)
            )
          )
      )
    )
    (cell GND
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port G
              (direction OUTPUT)
            )
          )
      )
    )
    (cell BUFG
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port O
              (direction OUTPUT)
            )
            (port I
              (direction INPUT)
            )
          )
      )
    )
    (cell DCM_SP
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port CLK2X180
              (direction OUTPUT)
            )
            (port PSCLK
              (direction INPUT)
            )
            (port CLK2X
              (direction OUTPUT)
            )
            (port CLKFX
              (direction OUTPUT)
            )
            (port CLK180
              (direction OUTPUT)
            )
            (port CLK270
              (direction OUTPUT)
            )
            (port RST
              (direction INPUT)
            )
            (port PSINCDEC
              (direction INPUT)
            )
            (port CLKIN
              (direction INPUT)
            )
            (port CLKFB
              (direction INPUT)
            )
            (port PSEN
              (direction INPUT)
            )
            (port CLK0
              (direction OUTPUT)
            )
            (port CLKFX180
              (direction OUTPUT)
            )
            (port CLKDV
              (direction OUTPUT)
            )
            (port PSDONE
              (direction OUTPUT)
            )
            (port CLK90
              (direction OUTPUT)
            )
            (port LOCKED
              (direction OUTPUT)
            )
            (port DSSEN
              (direction INPUT)
            )
            (port (rename STATUS_7_ "STATUS<7>")
              (direction OUTPUT)
              (property PIN_BUSNAME (string "STATUS<7:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 0) (owner "Xilinx"))
            )
            (port (rename STATUS_6_ "STATUS<6>")
              (direction OUTPUT)
              (property PIN_BUSNAME (string "STATUS<7:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 1) (owner "Xilinx"))
            )
            (port (rename STATUS_5_ "STATUS<5>")
              (direction OUTPUT)
              (property PIN_BUSNAME (string "STATUS<7:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 2) (owner "Xilinx"))
            )
            (port (rename STATUS_4_ "STATUS<4>")
              (direction OUTPUT)
              (property PIN_BUSNAME (string "STATUS<7:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 3) (owner "Xilinx"))
            )
            (port (rename STATUS_3_ "STATUS<3>")
              (direction OUTPUT)
              (property PIN_BUSNAME (string "STATUS<7:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 4) (owner "Xilinx"))
            )
            (port (rename STATUS_2_ "STATUS<2>")
              (direction OUTPUT)
              (property PIN_BUSNAME (string "STATUS<7:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 5) (owner "Xilinx"))
            )
            (port (rename STATUS_1_ "STATUS<1>")
              (direction OUTPUT)
              (property PIN_BUSNAME (string "STATUS<7:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 6) (owner "Xilinx"))
            )
            (port (rename STATUS_0_ "STATUS<0>")
              (direction OUTPUT)
              (property PIN_BUSNAME (string "STATUS<7:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 7) (owner "Xilinx"))
            )
          )
      )
    )
    (cell IBUFGDS
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port I
              (direction INPUT)
            )
            (port IB
              (direction INPUT)
            )
            (port O
              (direction OUTPUT)
            )
          )
      )
    )
    (cell FDS
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port C
              (direction INPUT)
            )
            (port D
              (direction INPUT)
            )
            (port S
              (direction INPUT)
            )
            (port Q
              (direction OUTPUT)
            )
          )
      )
    )
    (cell FDR
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port C
              (direction INPUT)
            )
            (port D
              (direction INPUT)
            )
            (port R
              (direction INPUT)
            )
            (port Q
              (direction OUTPUT)
            )
          )
      )
    )
    (cell XORCY
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port CI
              (direction INPUT)
            )
            (port LI
              (direction INPUT)
            )
            (port O
              (direction OUTPUT)
            )
          )
      )
    )
    (cell MUXCY
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port CI
              (direction INPUT)
            )
            (port DI
              (direction INPUT)
            )
            (port S
              (direction INPUT)
            )
            (port O
              (direction OUTPUT)
            )
          )
      )
    )
    (cell FDRE
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port C
              (direction INPUT)
            )
            (port CE
              (direction INPUT)
            )
            (port D
              (direction INPUT)
            )
            (port R
              (direction INPUT)
            )
            (port Q
              (direction OUTPUT)
            )
          )
      )
    )
    (cell FD
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port C
              (direction INPUT)
            )
            (port D
              (direction INPUT)
            )
            (port Q
              (direction OUTPUT)
            )
          )
      )
    )
    (cell LUT6
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port I0
              (direction INPUT)
            )
            (port I1
              (direction INPUT)
            )
            (port I2
              (direction INPUT)
            )
            (port I3
              (direction INPUT)
            )
            (port I4
              (direction INPUT)
            )
            (port I5
              (direction INPUT)
            )
            (port O
              (direction OUTPUT)
            )
          )
      )
    )
    (cell LUT5
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port I0
              (direction INPUT)
            )
            (port I1
              (direction INPUT)
            )
            (port I2
              (direction INPUT)
            )
            (port I3
              (direction INPUT)
            )
            (port I4
              (direction INPUT)
            )
            (port O
              (direction OUTPUT)
            )
          )
      )
    )
    (cell LUT3
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port I0
              (direction INPUT)
            )
            (port I1
              (direction INPUT)
            )
            (port I2
              (direction INPUT)
            )
            (port O
              (direction OUTPUT)
            )
          )
      )
    )
    (cell IBUF
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port I
              (direction INPUT)
            )
            (port O
              (direction OUTPUT)
            )
          )
      )
    )
    (cell OBUF
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port I
              (direction INPUT)
            )
            (port O
              (direction OUTPUT)
            )
          )
      )
    )
    (cell LUT1
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port I0
              (direction INPUT)
            )
            (port O
              (direction OUTPUT)
            )
          )
      )
    )
    (cell LUT4
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port I0
              (direction INPUT)
            )
            (port I1
              (direction INPUT)
            )
            (port I2
              (direction INPUT)
            )
            (port I3
              (direction INPUT)
            )
            (port O
              (direction OUTPUT)
            )
          )
      )
    )
    (cell INV
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port I
              (direction INPUT)
            )
            (port O
              (direction OUTPUT)
            )
          )
      )
    )
  )

  (library TOP_lib
    (edifLevel 0)
    (technology (numberDefinition))
    (cell LogicAnalyzer
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port CLK
              (direction INPUT)
            )
            (port (array (rename TRIG0 "TRIG0<0:0>") 1)
              (direction INPUT))
            (port (array (rename TRIG1 "TRIG1<0:0>") 1)
              (direction INPUT))
            (port (array (rename TRIG2 "TRIG2<3:0>") 4)
              (direction INPUT))
            (port (array (rename CONTROL "CONTROL<35:0>") 36)
              (direction INOUT))
          )
      )
    )
    (cell TOP
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port reset
              (direction INPUT)
            )
            (port TX_EN
              (direction INPUT)
            )
            (port clk_p
              (direction INPUT)
            )
            (port clk_N
              (direction INPUT)
            )
            (port TX_ACTIVE
              (direction OUTPUT)
            )
            (port Data_ready
              (direction OUTPUT)
            )
            (port Data_sent
              (direction OUTPUT)
            )
            (port (array (rename D_Switches "D_Switches<2:0>") 3)
              (direction INPUT))
            (port (array (rename rx_out "rx_out<7:0>") 8)
              (direction OUTPUT))
            (designator "xc6slx45t-3-fgg484")
            (property TYPE (string "TOP") (owner "Xilinx"))
            (property BUS_INFO (string "3:INPUT:D_Switches<2:0>") (owner "Xilinx"))
            (property BUS_INFO (string "8:OUTPUT:rx_out<7:0>") (owner "Xilinx"))
            (property SHREG_MIN_SIZE (string "2") (owner "Xilinx"))
            (property X_CORE_INFO (string "chipscope_ila_v1_05_a, Xilinx CORE Generator 14.7") (owner "Xilinx"))
            (property CORE_GENERATION_INFO (string "clk_gen,clk_wiz_v3_6,{component_name=clk_gen,use_phase_alignment=true,use_min_o_jitter=false,use_max_i_jitter=false,use_dyn_phase_shift=false,use_inclk_switchover=false,use_dyn_reconfig=false,feedback_source=FDBK_AUTO,primtype_sel=DCM_SP,num_out_clk=1,clkin1_period=10.0,clkin2_period=10.0,use_power_down=false,use_reset=true,use_locked=true,use_inclk_stopped=false,use_status=false,use_freeze=false,use_clk_valid=false,feedback_type=SINGLE,clock_mgr_type=AUTO,manual_override=false}") (owner "Xilinx"))
            (property SHREG_EXTRACT_NGC (string "YES") (owner "Xilinx"))
            (property NLW_UNIQUE_ID (integer 0) (owner "Xilinx"))
            (property NLW_MACRO_TAG (integer 0) (owner "Xilinx"))
            (property NLW_MACRO_ALIAS (string "TOP_TOP") (owner "Xilinx"))
          )
          (contents
            (instance XST_VCC
              (viewRef view_1 (cellRef VCC (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance XST_GND
              (viewRef view_1 (cellRef GND (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename instance_clk_gen_clkout1_buf "instance_clk_gen/clkout1_buf")
              (viewRef view_1 (cellRef BUFG (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property OPTIMIZE_PRIMITIVES_NGC (string "no") (owner "Xilinx"))
            )
            (instance (rename instance_clk_gen_dcm_sp_inst "instance_clk_gen/dcm_sp_inst")
              (viewRef view_1 (cellRef DCM_SP (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property BUS_INFO (string "8:OUTPUT:STATUS<7:0>") (owner "Xilinx"))
              (property OPTIMIZE_PRIMITIVES_NGC (string "no") (owner "Xilinx"))
              (property CLKIN_DIVIDE_BY_2 (string "FALSE") (owner "Xilinx"))
              (property CLKOUT_PHASE_SHIFT (string "NONE") (owner "Xilinx"))
              (property CLK_FEEDBACK (string "1X") (owner "Xilinx"))
              (property DESKEW_ADJUST (string "SYSTEM_SYNCHRONOUS") (owner "Xilinx"))
              (property DFS_FREQUENCY_MODE (string "LOW") (owner "Xilinx"))
              (property DLL_FREQUENCY_MODE (string "LOW") (owner "Xilinx"))
              (property DSS_MODE (string "NONE") (owner "Xilinx"))
              (property DUTY_CYCLE_CORRECTION (string "TRUE") (owner "Xilinx"))
              (property FACTORY_JF (string "16'B1100000010000000") (owner "Xilinx"))
              (property STARTUP_WAIT (string "FALSE") (owner "Xilinx"))
              (property CLKFX_DIVIDE (integer 1) (owner "Xilinx"))
              (property CLKFX_MULTIPLY (integer 4) (owner "Xilinx"))
              (property PHASE_SHIFT (integer 0) (owner "Xilinx"))
              (property CLKDV_DIVIDE (number (e 2 0)) (owner "Xilinx"))
              (property CLKIN_PERIOD (string "10.000000") (owner "Xilinx"))
              (property VERY_HIGH_FREQUENCY (string "FALSE") (owner "Xilinx"))
            )
            (instance (rename instance_clk_gen_clkin1_buf "instance_clk_gen/clkin1_buf")
              (viewRef view_1 (cellRef IBUFGDS (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property OPTIMIZE_PRIMITIVES_NGC (string "no") (owner "Xilinx"))
              (property CAPACITANCE (string "DONT_CARE") (owner "Xilinx"))
              (property DIFF_TERM (string "FALSE") (owner "Xilinx"))
              (property IBUF_DELAY_VALUE (string "0") (owner "Xilinx"))
              (property IBUF_LOW_PWR (string "TRUE") (owner "Xilinx"))
              (property IOSTANDARD (string "DEFAULT") (owner "Xilinx"))
            )
            (instance (rename baud_gen_internal_count_5 "baud_gen/internal_count_5")
              (viewRef view_1 (cellRef FDS (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename baud_gen_internal_count_4 "baud_gen/internal_count_4")
              (viewRef view_1 (cellRef FDS (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename baud_gen_internal_count_3 "baud_gen/internal_count_3")
              (viewRef view_1 (cellRef FDR (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename baud_gen_internal_count_2 "baud_gen/internal_count_2")
              (viewRef view_1 (cellRef FDS (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename baud_gen_internal_count_1 "baud_gen/internal_count_1")
              (viewRef view_1 (cellRef FDR (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename baud_gen_internal_count_0 "baud_gen/internal_count_0")
              (viewRef view_1 (cellRef FDS (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename baud_gen_baud_x16_en_reg_renamed_0 "baud_gen/baud_x16_en_reg")
              (viewRef view_1 (cellRef FDR (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename TX_Mcount_clk_counter_xor_4__ "TX/Mcount_clk_counter_xor<4>")
              (viewRef view_1 (cellRef XORCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename TX_Mcount_clk_counter_xor_3__ "TX/Mcount_clk_counter_xor<3>")
              (viewRef view_1 (cellRef XORCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename TX_Mcount_clk_counter_cy_3__ "TX/Mcount_clk_counter_cy<3>")
              (viewRef view_1 (cellRef MUXCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename TX_Mcount_clk_counter_xor_2__ "TX/Mcount_clk_counter_xor<2>")
              (viewRef view_1 (cellRef XORCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename TX_Mcount_clk_counter_cy_2__ "TX/Mcount_clk_counter_cy<2>")
              (viewRef view_1 (cellRef MUXCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename TX_Mcount_clk_counter_xor_1__ "TX/Mcount_clk_counter_xor<1>")
              (viewRef view_1 (cellRef XORCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename TX_Mcount_clk_counter_cy_1__ "TX/Mcount_clk_counter_cy<1>")
              (viewRef view_1 (cellRef MUXCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename TX_Mcount_clk_counter_xor_0__ "TX/Mcount_clk_counter_xor<0>")
              (viewRef view_1 (cellRef XORCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename TX_Mcount_clk_counter_cy_0__ "TX/Mcount_clk_counter_cy<0>")
              (viewRef view_1 (cellRef MUXCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename TX_clk_counter_0 "TX/clk_counter_0")
              (viewRef view_1 (cellRef FDRE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename TX_clk_counter_4 "TX/clk_counter_4")
              (viewRef view_1 (cellRef FDRE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename TX_clk_counter_3 "TX/clk_counter_3")
              (viewRef view_1 (cellRef FDRE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename TX_clk_counter_2 "TX/clk_counter_2")
              (viewRef view_1 (cellRef FDRE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename TX_clk_counter_1 "TX/clk_counter_1")
              (viewRef view_1 (cellRef FDRE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename TX_current_status_renamed_1 "TX/current_status")
              (viewRef view_1 (cellRef FD (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename baud_gen_Mmux_internal_count_m_1_5__PWR_8_o_mux_4_OUT61 "baud_gen/Mmux_internal_count_m_1[5]_PWR_8_o_mux_4_OUT61")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "AAAAAAAAAAAAAAA9") (owner "Xilinx"))
            )
            (instance (rename baud_gen_Mmux_internal_count_m_1_5__PWR_8_o_mux_4_OUT41 "baud_gen/Mmux_internal_count_m_1[5]_PWR_8_o_mux_4_OUT41")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "AAA9AAA9AAA9AAA8") (owner "Xilinx"))
            )
            (instance (rename baud_gen_Mmux_internal_count_m_1_5__PWR_8_o_mux_4_OUT51 "baud_gen/Mmux_internal_count_m_1[5]_PWR_8_o_mux_4_OUT51")
              (viewRef view_1 (cellRef LUT5 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property PK_HLUTNM (string "___XLNM___0___baud_gen/Mmux_internal_count_m_1[5]_PWR_8_o_mux_4_OUT51") (owner "Xilinx"))
              (property INIT (string "AAAAAAA9") (owner "Xilinx"))
            )
            (instance (rename baud_gen_internal_count_m_1_5__GND_8_o_equal_3_o_5_1 "baud_gen/internal_count_m_1[5]_GND_8_o_equal_3_o<5>1")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0000000000000010") (owner "Xilinx"))
            )
            (instance (rename baud_gen_Mmux_internal_count_m_1_5__PWR_8_o_mux_4_OUT31 "baud_gen/Mmux_internal_count_m_1[5]_PWR_8_o_mux_4_OUT31")
              (viewRef view_1 (cellRef LUT3 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property PK_HLUTNM (string "___XLNM___0___baud_gen/Mmux_internal_count_m_1[5]_PWR_8_o_mux_4_OUT51") (owner "Xilinx"))
              (property INIT (string "A9") (owner "Xilinx"))
            )
            (instance (rename baud_gen_Mmux_internal_count_m_1_5__PWR_8_o_mux_4_OUT21 "baud_gen/Mmux_internal_count_m_1[5]_PWR_8_o_mux_4_OUT21")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "9999999999999998") (owner "Xilinx"))
            )
            (instance (rename TX_Mcount_clk_counter_val1 "TX/Mcount_clk_counter_val1")
              (viewRef view_1 (cellRef LUT3 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property PK_HLUTNM (string "___XLNM___1___TX/Mcount_clk_counter_val1") (owner "Xilinx"))
              (property INIT (string "B0") (owner "Xilinx"))
            )
            (instance (rename reset_IBUF_renamed_2 "reset_IBUF")
              (viewRef view_1 (cellRef IBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename TX_EN_IBUF_renamed_3 "TX_EN_IBUF")
              (viewRef view_1 (cellRef IBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance rx_out_7_OBUF
              (viewRef view_1 (cellRef OBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance rx_out_6_OBUF
              (viewRef view_1 (cellRef OBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance rx_out_5_OBUF
              (viewRef view_1 (cellRef OBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance rx_out_4_OBUF
              (viewRef view_1 (cellRef OBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance rx_out_3_OBUF
              (viewRef view_1 (cellRef OBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance rx_out_2_OBUF
              (viewRef view_1 (cellRef OBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance rx_out_1_OBUF
              (viewRef view_1 (cellRef OBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance rx_out_0_OBUF
              (viewRef view_1 (cellRef OBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance TX_ACTIVE_OBUF
              (viewRef view_1 (cellRef OBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance Data_ready_OBUF
              (viewRef view_1 (cellRef OBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance Data_sent_OBUF
              (viewRef view_1 (cellRef OBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename TX_Mcount_clk_counter_cy_3__rt_renamed_4 "TX/Mcount_clk_counter_cy<3>_rt")
              (viewRef view_1 (cellRef LUT1 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "2") (owner "Xilinx"))
            )
            (instance (rename TX_Mcount_clk_counter_cy_2__rt_renamed_5 "TX/Mcount_clk_counter_cy<2>_rt")
              (viewRef view_1 (cellRef LUT1 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "2") (owner "Xilinx"))
            )
            (instance (rename TX_Mcount_clk_counter_cy_1__rt_renamed_6 "TX/Mcount_clk_counter_cy<1>_rt")
              (viewRef view_1 (cellRef LUT1 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "2") (owner "Xilinx"))
            )
            (instance (rename TX_Mcount_clk_counter_xor_4__rt_renamed_7 "TX/Mcount_clk_counter_xor<4>_rt")
              (viewRef view_1 (cellRef LUT1 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "2") (owner "Xilinx"))
            )
            (instance (rename TX_TX_ACTIVE_renamed_8 "TX/TX_ACTIVE")
              (viewRef view_1 (cellRef FD (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename TX_next_status_renamed_9 "TX/next_status")
              (viewRef view_1 (cellRef FD (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename TX_TX_ACTIVE_rstpot_renamed_10 "TX/TX_ACTIVE_rstpot")
              (viewRef view_1 (cellRef LUT4 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "BA8A") (owner "Xilinx"))
            )
            (instance (rename TX_next_status_rstpot_renamed_11 "TX/next_status_rstpot")
              (viewRef view_1 (cellRef LUT5 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property PK_HLUTNM (string "___XLNM___1___TX/Mcount_clk_counter_val1") (owner "Xilinx"))
              (property INIT (string "7F5D2A08") (owner "Xilinx"))
            )
            (instance (rename TX_Mcount_clk_counter_lut_0__INV_0 "TX/Mcount_clk_counter_lut<0>_INV_0")
              (viewRef view_1 (cellRef INV (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename baud_gen_Mmux_internal_count_m_1_5__PWR_8_o_mux_4_OUT11_INV_0 "baud_gen/Mmux_internal_count_m_1[5]_PWR_8_o_mux_4_OUT11_INV_0")
              (viewRef view_1 (cellRef INV (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance analyzer
              (viewRef view_1 (cellRef LogicAnalyzer (libraryRef TOP_lib)))
              (property BUS_INFO (string "1:INPUT:TRIG0<0:0>") (owner "Xilinx"))
              (property BUS_INFO (string "1:INPUT:TRIG1<0:0>") (owner "Xilinx"))
              (property BUS_INFO (string "4:INPUT:TRIG2<3:0>") (owner "Xilinx"))
              (property BUS_INFO (string "36:INOUT:CONTROL<35:0>") (owner "Xilinx"))
            )
            (net reset_IBUF
              (joined
                (portRef RST (instanceRef instance_clk_gen_dcm_sp_inst))
                (portRef R (instanceRef baud_gen_baud_x16_en_reg_renamed_0))
                (portRef S (instanceRef baud_gen_internal_count_0))
                (portRef R (instanceRef baud_gen_internal_count_1))
                (portRef S (instanceRef baud_gen_internal_count_2))
                (portRef R (instanceRef baud_gen_internal_count_3))
                (portRef S (instanceRef baud_gen_internal_count_4))
                (portRef S (instanceRef baud_gen_internal_count_5))
                (portRef O (instanceRef reset_IBUF_renamed_2))
                (portRef (member TRIG2 3) (instanceRef analyzer))
              )
            )
            (net TX_EN_IBUF
              (joined
                (portRef O (instanceRef TX_EN_IBUF_renamed_3))
                (portRef I3 (instanceRef TX_TX_ACTIVE_rstpot_renamed_10))
                (portRef I3 (instanceRef TX_next_status_rstpot_renamed_11))
              )
            )
            (net clk_p
              (joined
                (portRef clk_p)
                (portRef I (instanceRef instance_clk_gen_clkin1_buf))
              )
            )
            (net clk_N
              (joined
                (portRef clk_N)
                (portRef IB (instanceRef instance_clk_gen_clkin1_buf))
              )
            )
            (net clk
              (joined
                (portRef O (instanceRef instance_clk_gen_clkout1_buf))
                (portRef CLKFB (instanceRef instance_clk_gen_dcm_sp_inst))
                (portRef C (instanceRef baud_gen_baud_x16_en_reg_renamed_0))
                (portRef C (instanceRef baud_gen_internal_count_0))
                (portRef C (instanceRef baud_gen_internal_count_1))
                (portRef C (instanceRef baud_gen_internal_count_2))
                (portRef C (instanceRef baud_gen_internal_count_3))
                (portRef C (instanceRef baud_gen_internal_count_4))
                (portRef C (instanceRef baud_gen_internal_count_5))
                (portRef C (instanceRef TX_current_status_renamed_1))
                (portRef C (instanceRef TX_clk_counter_1))
                (portRef C (instanceRef TX_clk_counter_2))
                (portRef C (instanceRef TX_clk_counter_3))
                (portRef C (instanceRef TX_clk_counter_4))
                (portRef C (instanceRef TX_clk_counter_0))
                (portRef C (instanceRef TX_TX_ACTIVE_renamed_8))
                (portRef C (instanceRef TX_next_status_renamed_9))
                (portRef CLK (instanceRef analyzer))
              )
            )
            (net (rename baud_gen_baud_x16_en_reg "baud_gen/baud_x16_en_reg")
              (joined
                (portRef Q (instanceRef baud_gen_baud_x16_en_reg_renamed_0))
                (portRef CE (instanceRef TX_clk_counter_1))
                (portRef CE (instanceRef TX_clk_counter_2))
                (portRef CE (instanceRef TX_clk_counter_3))
                (portRef CE (instanceRef TX_clk_counter_4))
                (portRef CE (instanceRef TX_clk_counter_0))
                (portRef I2 (instanceRef TX_TX_ACTIVE_rstpot_renamed_10))
                (portRef I0 (instanceRef TX_next_status_rstpot_renamed_11))
                (portRef I2 (instanceRef TX_Mcount_clk_counter_val1))
              )
            )
            (net (rename TX_TX_ACTIVE "TX/TX_ACTIVE")
              (joined
                (portRef I (instanceRef TX_ACTIVE_OBUF))
                (portRef Q (instanceRef TX_TX_ACTIVE_renamed_8))
                (portRef I0 (instanceRef TX_TX_ACTIVE_rstpot_renamed_10))
              )
            )
            (net N0
              (joined
                (portRef P (instanceRef XST_VCC))
                (portRef DI (instanceRef TX_Mcount_clk_counter_cy_0__))
              )
            )
            (net (rename instance_clk_gen_clk0 "instance_clk_gen/clk0")
              (joined
                (portRef I (instanceRef instance_clk_gen_clkout1_buf))
                (portRef CLK0 (instanceRef instance_clk_gen_dcm_sp_inst))
              )
            )
            (net (rename instance_clk_gen_clkin1 "instance_clk_gen/clkin1")
              (joined
                (portRef CLKIN (instanceRef instance_clk_gen_dcm_sp_inst))
                (portRef O (instanceRef instance_clk_gen_clkin1_buf))
              )
            )
            (net (rename baud_gen_internal_count_0_ "baud_gen/internal_count<0>")
              (joined
                (portRef Q (instanceRef baud_gen_internal_count_0))
                (portRef I5 (instanceRef baud_gen_Mmux_internal_count_m_1_5__PWR_8_o_mux_4_OUT61))
                (portRef I3 (instanceRef baud_gen_Mmux_internal_count_m_1_5__PWR_8_o_mux_4_OUT41))
                (portRef I4 (instanceRef baud_gen_Mmux_internal_count_m_1_5__PWR_8_o_mux_4_OUT51))
                (portRef I2 (instanceRef baud_gen_internal_count_m_1_5__GND_8_o_equal_3_o_5_1))
                (portRef I2 (instanceRef baud_gen_Mmux_internal_count_m_1_5__PWR_8_o_mux_4_OUT31))
                (portRef I1 (instanceRef baud_gen_Mmux_internal_count_m_1_5__PWR_8_o_mux_4_OUT21))
                (portRef I (instanceRef baud_gen_Mmux_internal_count_m_1_5__PWR_8_o_mux_4_OUT11_INV_0))
              )
            )
            (net (rename baud_gen_internal_count_m_1_5__GND_8_o_equal_3_o "baud_gen/internal_count_m_1[5]_GND_8_o_equal_3_o")
              (joined
                (portRef D (instanceRef baud_gen_baud_x16_en_reg_renamed_0))
                (portRef O (instanceRef baud_gen_internal_count_m_1_5__GND_8_o_equal_3_o_5_1))
              )
            )
            (net (rename baud_gen_internal_count_m_1_5__PWR_8_o_mux_4_OUT_0_ "baud_gen/internal_count_m_1[5]_PWR_8_o_mux_4_OUT<0>")
              (joined
                (portRef D (instanceRef baud_gen_internal_count_0))
                (portRef O (instanceRef baud_gen_Mmux_internal_count_m_1_5__PWR_8_o_mux_4_OUT11_INV_0))
              )
            )
            (net (rename baud_gen_internal_count_m_1_5__PWR_8_o_mux_4_OUT_1_ "baud_gen/internal_count_m_1[5]_PWR_8_o_mux_4_OUT<1>")
              (joined
                (portRef D (instanceRef baud_gen_internal_count_1))
                (portRef O (instanceRef baud_gen_Mmux_internal_count_m_1_5__PWR_8_o_mux_4_OUT21))
              )
            )
            (net (rename baud_gen_internal_count_m_1_5__PWR_8_o_mux_4_OUT_2_ "baud_gen/internal_count_m_1[5]_PWR_8_o_mux_4_OUT<2>")
              (joined
                (portRef D (instanceRef baud_gen_internal_count_2))
                (portRef O (instanceRef baud_gen_Mmux_internal_count_m_1_5__PWR_8_o_mux_4_OUT31))
              )
            )
            (net (rename baud_gen_internal_count_m_1_5__PWR_8_o_mux_4_OUT_3_ "baud_gen/internal_count_m_1[5]_PWR_8_o_mux_4_OUT<3>")
              (joined
                (portRef D (instanceRef baud_gen_internal_count_3))
                (portRef O (instanceRef baud_gen_Mmux_internal_count_m_1_5__PWR_8_o_mux_4_OUT41))
              )
            )
            (net (rename baud_gen_internal_count_m_1_5__PWR_8_o_mux_4_OUT_4_ "baud_gen/internal_count_m_1[5]_PWR_8_o_mux_4_OUT<4>")
              (joined
                (portRef D (instanceRef baud_gen_internal_count_4))
                (portRef O (instanceRef baud_gen_Mmux_internal_count_m_1_5__PWR_8_o_mux_4_OUT51))
              )
            )
            (net (rename baud_gen_internal_count_m_1_5__PWR_8_o_mux_4_OUT_5_ "baud_gen/internal_count_m_1[5]_PWR_8_o_mux_4_OUT<5>")
              (joined
                (portRef D (instanceRef baud_gen_internal_count_5))
                (portRef O (instanceRef baud_gen_Mmux_internal_count_m_1_5__PWR_8_o_mux_4_OUT61))
              )
            )
            (net (rename baud_gen_internal_count_1_ "baud_gen/internal_count<1>")
              (joined
                (portRef Q (instanceRef baud_gen_internal_count_1))
                (portRef I1 (instanceRef baud_gen_Mmux_internal_count_m_1_5__PWR_8_o_mux_4_OUT61))
                (portRef I1 (instanceRef baud_gen_Mmux_internal_count_m_1_5__PWR_8_o_mux_4_OUT41))
                (portRef I1 (instanceRef baud_gen_Mmux_internal_count_m_1_5__PWR_8_o_mux_4_OUT51))
                (portRef I0 (instanceRef baud_gen_internal_count_m_1_5__GND_8_o_equal_3_o_5_1))
                (portRef I1 (instanceRef baud_gen_Mmux_internal_count_m_1_5__PWR_8_o_mux_4_OUT31))
                (portRef I0 (instanceRef baud_gen_Mmux_internal_count_m_1_5__PWR_8_o_mux_4_OUT21))
              )
            )
            (net (rename baud_gen_internal_count_2_ "baud_gen/internal_count<2>")
              (joined
                (portRef Q (instanceRef baud_gen_internal_count_2))
                (portRef I2 (instanceRef baud_gen_Mmux_internal_count_m_1_5__PWR_8_o_mux_4_OUT61))
                (portRef I2 (instanceRef baud_gen_Mmux_internal_count_m_1_5__PWR_8_o_mux_4_OUT41))
                (portRef I2 (instanceRef baud_gen_Mmux_internal_count_m_1_5__PWR_8_o_mux_4_OUT51))
                (portRef I1 (instanceRef baud_gen_internal_count_m_1_5__GND_8_o_equal_3_o_5_1))
                (portRef I0 (instanceRef baud_gen_Mmux_internal_count_m_1_5__PWR_8_o_mux_4_OUT31))
                (portRef I2 (instanceRef baud_gen_Mmux_internal_count_m_1_5__PWR_8_o_mux_4_OUT21))
              )
            )
            (net (rename baud_gen_internal_count_3_ "baud_gen/internal_count<3>")
              (joined
                (portRef Q (instanceRef baud_gen_internal_count_3))
                (portRef I3 (instanceRef baud_gen_Mmux_internal_count_m_1_5__PWR_8_o_mux_4_OUT61))
                (portRef I0 (instanceRef baud_gen_Mmux_internal_count_m_1_5__PWR_8_o_mux_4_OUT41))
                (portRef I3 (instanceRef baud_gen_Mmux_internal_count_m_1_5__PWR_8_o_mux_4_OUT51))
                (portRef I4 (instanceRef baud_gen_internal_count_m_1_5__GND_8_o_equal_3_o_5_1))
                (portRef I3 (instanceRef baud_gen_Mmux_internal_count_m_1_5__PWR_8_o_mux_4_OUT21))
              )
            )
            (net (rename baud_gen_internal_count_4_ "baud_gen/internal_count<4>")
              (joined
                (portRef Q (instanceRef baud_gen_internal_count_4))
                (portRef I4 (instanceRef baud_gen_Mmux_internal_count_m_1_5__PWR_8_o_mux_4_OUT61))
                (portRef I4 (instanceRef baud_gen_Mmux_internal_count_m_1_5__PWR_8_o_mux_4_OUT41))
                (portRef I0 (instanceRef baud_gen_Mmux_internal_count_m_1_5__PWR_8_o_mux_4_OUT51))
                (portRef I5 (instanceRef baud_gen_internal_count_m_1_5__GND_8_o_equal_3_o_5_1))
                (portRef I4 (instanceRef baud_gen_Mmux_internal_count_m_1_5__PWR_8_o_mux_4_OUT21))
              )
            )
            (net (rename baud_gen_internal_count_5_ "baud_gen/internal_count<5>")
              (joined
                (portRef Q (instanceRef baud_gen_internal_count_5))
                (portRef I0 (instanceRef baud_gen_Mmux_internal_count_m_1_5__PWR_8_o_mux_4_OUT61))
                (portRef I5 (instanceRef baud_gen_Mmux_internal_count_m_1_5__PWR_8_o_mux_4_OUT41))
                (portRef I3 (instanceRef baud_gen_internal_count_m_1_5__GND_8_o_equal_3_o_5_1))
                (portRef I5 (instanceRef baud_gen_Mmux_internal_count_m_1_5__PWR_8_o_mux_4_OUT21))
              )
            )
            (net (rename TX_Mcount_clk_counter_cy_3_ "TX/Mcount_clk_counter_cy<3>")
              (joined
                (portRef O (instanceRef TX_Mcount_clk_counter_cy_3__))
                (portRef CI (instanceRef TX_Mcount_clk_counter_xor_4__))
              )
            )
            (net (rename TX_Mcount_clk_counter_cy_2_ "TX/Mcount_clk_counter_cy<2>")
              (joined
                (portRef O (instanceRef TX_Mcount_clk_counter_cy_2__))
                (portRef CI (instanceRef TX_Mcount_clk_counter_cy_3__))
                (portRef CI (instanceRef TX_Mcount_clk_counter_xor_3__))
              )
            )
            (net (rename TX_Mcount_clk_counter_cy_1_ "TX/Mcount_clk_counter_cy<1>")
              (joined
                (portRef O (instanceRef TX_Mcount_clk_counter_cy_1__))
                (portRef CI (instanceRef TX_Mcount_clk_counter_cy_2__))
                (portRef CI (instanceRef TX_Mcount_clk_counter_xor_2__))
              )
            )
            (net (rename TX_Mcount_clk_counter_cy_0_ "TX/Mcount_clk_counter_cy<0>")
              (joined
                (portRef O (instanceRef TX_Mcount_clk_counter_cy_0__))
                (portRef CI (instanceRef TX_Mcount_clk_counter_cy_1__))
                (portRef CI (instanceRef TX_Mcount_clk_counter_xor_1__))
              )
            )
            (net (rename TX_Mcount_clk_counter_lut_0_ "TX/Mcount_clk_counter_lut<0>")
              (joined
                (portRef S (instanceRef TX_Mcount_clk_counter_cy_0__))
                (portRef LI (instanceRef TX_Mcount_clk_counter_xor_0__))
                (portRef O (instanceRef TX_Mcount_clk_counter_lut_0__INV_0))
              )
            )
            (net (rename TX_Result_4_ "TX/Result<4>")
              (joined
                (portRef D (instanceRef TX_clk_counter_4))
                (portRef O (instanceRef TX_Mcount_clk_counter_xor_4__))
              )
            )
            (net (rename TX_Result_3_ "TX/Result<3>")
              (joined
                (portRef D (instanceRef TX_clk_counter_3))
                (portRef O (instanceRef TX_Mcount_clk_counter_xor_3__))
              )
            )
            (net (rename TX_Result_2_ "TX/Result<2>")
              (joined
                (portRef D (instanceRef TX_clk_counter_2))
                (portRef O (instanceRef TX_Mcount_clk_counter_xor_2__))
              )
            )
            (net (rename TX_Result_1_ "TX/Result<1>")
              (joined
                (portRef D (instanceRef TX_clk_counter_1))
                (portRef O (instanceRef TX_Mcount_clk_counter_xor_1__))
              )
            )
            (net (rename TX_Result_0_ "TX/Result<0>")
              (joined
                (portRef D (instanceRef TX_clk_counter_0))
                (portRef O (instanceRef TX_Mcount_clk_counter_xor_0__))
              )
            )
            (net (rename TX_Mcount_clk_counter_val "TX/Mcount_clk_counter_val")
              (joined
                (portRef R (instanceRef TX_clk_counter_0))
                (portRef R (instanceRef TX_clk_counter_4))
                (portRef R (instanceRef TX_clk_counter_3))
                (portRef R (instanceRef TX_clk_counter_2))
                (portRef R (instanceRef TX_clk_counter_1))
                (portRef O (instanceRef TX_Mcount_clk_counter_val1))
              )
            )
            (net (rename TX_clk_counter_0_ "TX/clk_counter<0>")
              (joined
                (portRef Q (instanceRef TX_clk_counter_0))
                (portRef I (instanceRef TX_Mcount_clk_counter_lut_0__INV_0))
              )
            )
            (net (rename TX_clk_counter_1_ "TX/clk_counter<1>")
              (joined
                (portRef Q (instanceRef TX_clk_counter_1))
                (portRef I0 (instanceRef TX_Mcount_clk_counter_cy_1__rt_renamed_6))
              )
            )
            (net (rename TX_clk_counter_2_ "TX/clk_counter<2>")
              (joined
                (portRef Q (instanceRef TX_clk_counter_2))
                (portRef I0 (instanceRef TX_Mcount_clk_counter_cy_2__rt_renamed_5))
              )
            )
            (net (rename TX_clk_counter_3_ "TX/clk_counter<3>")
              (joined
                (portRef Q (instanceRef TX_clk_counter_3))
                (portRef I0 (instanceRef TX_Mcount_clk_counter_cy_3__rt_renamed_4))
              )
            )
            (net (rename TX_clk_counter_4_ "TX/clk_counter<4>")
              (joined
                (portRef Q (instanceRef TX_clk_counter_4))
                (portRef I0 (instanceRef TX_Mcount_clk_counter_xor_4__rt_renamed_7))
                (portRef I2 (instanceRef TX_next_status_rstpot_renamed_11))
                (portRef I0 (instanceRef TX_Mcount_clk_counter_val1))
              )
            )
            (net (rename TX_clk_counter_5_ "TX/clk_counter<5>")
              (joined
                (portRef G (instanceRef XST_GND))
                (portRef DSSEN (instanceRef instance_clk_gen_dcm_sp_inst))
                (portRef PSCLK (instanceRef instance_clk_gen_dcm_sp_inst))
                (portRef PSEN (instanceRef instance_clk_gen_dcm_sp_inst))
                (portRef PSINCDEC (instanceRef instance_clk_gen_dcm_sp_inst))
                (portRef CI (instanceRef TX_Mcount_clk_counter_cy_0__))
                (portRef CI (instanceRef TX_Mcount_clk_counter_xor_0__))
                (portRef DI (instanceRef TX_Mcount_clk_counter_cy_1__))
                (portRef DI (instanceRef TX_Mcount_clk_counter_cy_2__))
                (portRef DI (instanceRef TX_Mcount_clk_counter_cy_3__))
                (portRef I (instanceRef rx_out_7_OBUF))
                (portRef I (instanceRef rx_out_6_OBUF))
                (portRef I (instanceRef rx_out_5_OBUF))
                (portRef I (instanceRef rx_out_4_OBUF))
                (portRef I (instanceRef rx_out_3_OBUF))
                (portRef I (instanceRef rx_out_2_OBUF))
                (portRef I (instanceRef rx_out_1_OBUF))
                (portRef I (instanceRef rx_out_0_OBUF))
                (portRef I (instanceRef Data_ready_OBUF))
                (portRef I (instanceRef Data_sent_OBUF))
                (portRef (member TRIG0 0) (instanceRef analyzer))
                (portRef (member TRIG1 0) (instanceRef analyzer))
                (portRef (member TRIG2 0) (instanceRef analyzer))
                (portRef (member TRIG2 1) (instanceRef analyzer))
                (portRef (member TRIG2 2) (instanceRef analyzer))
              )
            )
            (net (rename TX_next_status "TX/next_status")
              (joined
                (portRef D (instanceRef TX_current_status_renamed_1))
                (portRef Q (instanceRef TX_next_status_renamed_9))
                (portRef I4 (instanceRef TX_next_status_rstpot_renamed_11))
              )
            )
            (net (rename TX_current_status "TX/current_status")
              (joined
                (portRef Q (instanceRef TX_current_status_renamed_1))
                (portRef I1 (instanceRef TX_Mcount_clk_counter_val1))
                (portRef I1 (instanceRef TX_TX_ACTIVE_rstpot_renamed_10))
                (portRef I1 (instanceRef TX_next_status_rstpot_renamed_11))
              )
            )
            (net reset
              (joined
                (portRef reset)
                (portRef I (instanceRef reset_IBUF_renamed_2))
              )
            )
            (net TX_EN
              (joined
                (portRef TX_EN)
                (portRef I (instanceRef TX_EN_IBUF_renamed_3))
              )
            )
            (net (rename rx_out_7_ "rx_out<7>")
              (joined
                (portRef (member rx_out 0))
                (portRef O (instanceRef rx_out_7_OBUF))
              )
            )
            (net (rename rx_out_6_ "rx_out<6>")
              (joined
                (portRef (member rx_out 1))
                (portRef O (instanceRef rx_out_6_OBUF))
              )
            )
            (net (rename rx_out_5_ "rx_out<5>")
              (joined
                (portRef (member rx_out 2))
                (portRef O (instanceRef rx_out_5_OBUF))
              )
            )
            (net (rename rx_out_4_ "rx_out<4>")
              (joined
                (portRef (member rx_out 3))
                (portRef O (instanceRef rx_out_4_OBUF))
              )
            )
            (net (rename rx_out_3_ "rx_out<3>")
              (joined
                (portRef (member rx_out 4))
                (portRef O (instanceRef rx_out_3_OBUF))
              )
            )
            (net (rename rx_out_2_ "rx_out<2>")
              (joined
                (portRef (member rx_out 5))
                (portRef O (instanceRef rx_out_2_OBUF))
              )
            )
            (net (rename rx_out_1_ "rx_out<1>")
              (joined
                (portRef (member rx_out 6))
                (portRef O (instanceRef rx_out_1_OBUF))
              )
            )
            (net (rename rx_out_0_ "rx_out<0>")
              (joined
                (portRef (member rx_out 7))
                (portRef O (instanceRef rx_out_0_OBUF))
              )
            )
            (net TX_ACTIVE
              (joined
                (portRef TX_ACTIVE)
                (portRef O (instanceRef TX_ACTIVE_OBUF))
              )
            )
            (net Data_ready
              (joined
                (portRef Data_ready)
                (portRef O (instanceRef Data_ready_OBUF))
              )
            )
            (net Data_sent
              (joined
                (portRef Data_sent)
                (portRef O (instanceRef Data_sent_OBUF))
              )
            )
            (net (rename TX_Mcount_clk_counter_cy_3__rt "TX/Mcount_clk_counter_cy<3>_rt")
              (joined
                (portRef O (instanceRef TX_Mcount_clk_counter_cy_3__rt_renamed_4))
                (portRef S (instanceRef TX_Mcount_clk_counter_cy_3__))
                (portRef LI (instanceRef TX_Mcount_clk_counter_xor_3__))
              )
            )
            (net (rename TX_Mcount_clk_counter_cy_2__rt "TX/Mcount_clk_counter_cy<2>_rt")
              (joined
                (portRef O (instanceRef TX_Mcount_clk_counter_cy_2__rt_renamed_5))
                (portRef S (instanceRef TX_Mcount_clk_counter_cy_2__))
                (portRef LI (instanceRef TX_Mcount_clk_counter_xor_2__))
              )
            )
            (net (rename TX_Mcount_clk_counter_cy_1__rt "TX/Mcount_clk_counter_cy<1>_rt")
              (joined
                (portRef O (instanceRef TX_Mcount_clk_counter_cy_1__rt_renamed_6))
                (portRef S (instanceRef TX_Mcount_clk_counter_cy_1__))
                (portRef LI (instanceRef TX_Mcount_clk_counter_xor_1__))
              )
            )
            (net (rename TX_Mcount_clk_counter_xor_4__rt "TX/Mcount_clk_counter_xor<4>_rt")
              (joined
                (portRef O (instanceRef TX_Mcount_clk_counter_xor_4__rt_renamed_7))
                (portRef LI (instanceRef TX_Mcount_clk_counter_xor_4__))
              )
            )
            (net (rename TX_TX_ACTIVE_rstpot "TX/TX_ACTIVE_rstpot")
              (joined
                (portRef D (instanceRef TX_TX_ACTIVE_renamed_8))
                (portRef O (instanceRef TX_TX_ACTIVE_rstpot_renamed_10))
              )
            )
            (net (rename TX_next_status_rstpot "TX/next_status_rstpot")
              (joined
                (portRef D (instanceRef TX_next_status_renamed_9))
                (portRef O (instanceRef TX_next_status_rstpot_renamed_11))
              )
            )
          )
      )
    )
  )

  (design TOP
    (cellRef TOP
      (libraryRef TOP_lib)
    )
    (property PART (string "xc6slx45t-3-fgg484") (owner "Xilinx"))
  )
)

