{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer " "Info: Running Quartus II Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 4.1 Build 208 09/10/2004 Service Pack 2 SJ Web Edition " "Info: Version 4.1 Build 208 09/10/2004 Service Pack 2 SJ Web Edition" {  } {  } 0} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jan 12 13:33:25 2005 " "Info: Processing started: Wed Jan 12 13:33:25 2005" {  } {  } 0}  } {  } 4}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --import_settings_files=off --export_settings_files=off hdvb1 -c hdvb1 --timing_analysis_only " "Info: Command: quartus_tan --import_settings_files=off --export_settings_files=off hdvb1 -c hdvb1 --timing_analysis_only" {  } {  } 0}
{ "Warning" "WTAN_FOUND_COMB_LATCHES" "" "Warning: Timing Analysis found one or more latches implemented as combinational loops" { { "Warning" "WTAN_COMB_LATCH_NODE" "edh:U12B\|reset_crc~224 " "Warning: Node edh:U12B\|reset_crc~224 is a latch" {  } { { "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/edh.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/edh.vhd" 135 -1 0 } }  } 0}  } {  } 0}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "txclkoc " "Info: Assuming node txclkoc is an undefined clock" {  } { { "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/hdvb1.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/hdvb1.vhd" 12 -1 0 } } { "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" "" "" { Assignment "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" 1 { { 0 "txclkoc" } } } }  } 0} { "Info" "ITAN_NODE_MAP_TO_CLK" "scl " "Info: Assuming node scl is an undefined clock" {  } { { "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/hdvb1.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/hdvb1.vhd" 56 -1 0 } } { "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" "" "" { Assignment "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" 1 { { 0 "scl" } } } }  } 0} { "Info" "ITAN_NODE_MAP_TO_CLK" "txclkod " "Info: Assuming node txclkod is an undefined clock" {  } { { "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/hdvb1.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/hdvb1.vhd" 12 -1 0 } } { "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" "" "" { Assignment "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" 1 { { 0 "txclkod" } } } }  } 0} { "Info" "ITAN_NODE_MAP_TO_CLK" "rxclkc_p " "Info: Assuming node rxclkc_p is an undefined clock" {  } { { "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/hdvb1.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/hdvb1.vhd" 13 -1 0 } } { "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" "" "" { Assignment "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" 1 { { 0 "rxclkc_p" } } } }  } 0} { "Info" "ITAN_NODE_MAP_TO_CLK" "rxclkd_p " "Info: Assuming node rxclkd_p is an undefined clock" {  } { { "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/hdvb1.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/hdvb1.vhd" 13 -1 0 } } { "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" "" "" { Assignment "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" 1 { { 0 "rxclkd_p" } } } }  } 0} { "Info" "ITAN_NODE_MAP_TO_CLK" "clkout " "Info: Assuming node clkout is an undefined clock" {  } { { "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/hdvb1.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/hdvb1.vhd" 48 -1 0 } } { "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" "" "" { Assignment "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" 1 { { 0 "clkout" } } } }  } 0} { "Info" "ITAN_NODE_MAP_TO_CLK" "rxclkc_n " "Info: Assuming node rxclkc_n is an undefined clock" {  } { { "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/hdvb1.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/hdvb1.vhd" 14 -1 0 } } { "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" "" "" { Assignment "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" 1 { { 0 "rxclkc_n" } } } }  } 0} { "Info" "ITAN_NODE_MAP_TO_CLK" "rxclkd_n " "Info: Assuming node rxclkd_n is an undefined clock" {  } { { "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/hdvb1.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/hdvb1.vhd" 14 -1 0 } } { "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" "" "" { Assignment "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" 1 { { 0 "rxclkd_n" } } } }  } 0}  } {  } 0}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "19 " "Warning: Found 19 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "hdsdi_ffebu_cb:U9A\|hd_framegenerator:hdframe\|line_clk~reg0 " "Info: Detected ripple clock hdsdi_ffebu_cb:U9A\|hd_framegenerator:hdframe\|line_clk~reg0 as buffer" {  } { { "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/hd_framegen.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/hd_framegen.vhd" 58 -1 0 } } { "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" "" "" { Assignment "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" 1 { { 0 "hdsdi_ffebu_cb:U9A\|hd_framegenerator:hdframe\|line_clk~reg0" } } } }  } 0} { "Info" "ITAN_RIPPLE_CLK" "rxclkd2 " "Info: Detected ripple clock rxclkd2 as buffer" {  } { { "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/hdvb1.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/hdvb1.vhd" 843 -1 0 } } { "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" "" "" { Assignment "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" 1 { { 0 "rxclkd2" } } } }  } 0} { "Info" "ITAN_RIPPLE_CLK" "rxclkc2 " "Info: Detected ripple clock rxclkc2 as buffer" {  } { { "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/hdvb1.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/hdvb1.vhd" 837 -1 0 } } { "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" "" "" { Assignment "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" 1 { { 0 "rxclkc2" } } } }  } 0} { "Info" "ITAN_GATED_CLK" "channelregs:u3\|reduce_nor~260 " "Info: Detected gated clock channelregs:u3\|reduce_nor~260 as buffer" {  } { { "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" "" "" { Assignment "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" 1 { { 0 "channelregs:u3\|reduce_nor~260" } } } }  } 0} { "Info" "ITAN_GATED_CLK" "channelregs:u3\|reduce_nor~7 " "Info: Detected gated clock channelregs:u3\|reduce_nor~7 as buffer" {  } { { "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" "" "" { Assignment "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" 1 { { 0 "channelregs:u3\|reduce_nor~7" } } } }  } 0} { "Info" "ITAN_RIPPLE_CLK" "spi:u1\|read " "Info: Detected ripple clock spi:u1\|read as buffer" {  } { { "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/spi.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/spi.vhd" 27 -1 0 } } { "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" "" "" { Assignment "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" 1 { { 0 "spi:u1\|read" } } } }  } 0} { "Info" "ITAN_GATED_CLK" "channelregs:u3\|readYcrc " "Info: Detected gated clock channelregs:u3\|readYcrc as buffer" {  } { { "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/channelregs.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/channelregs.vhd" 75 -1 0 } } { "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" "" "" { Assignment "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" 1 { { 0 "channelregs:u3\|readYcrc" } } } }  } 0} { "Info" "ITAN_RIPPLE_CLK" "spi:u1\|address\[3\] " "Info: Detected ripple clock spi:u1\|address\[3\] as buffer" {  } { { "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/spi.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/spi.vhd" 29 -1 0 } } { "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" "" "" { Assignment "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" 1 { { 0 "spi:u1\|address\[3\]" } } } }  } 0} { "Info" "ITAN_RIPPLE_CLK" "spi:u1\|address\[1\] " "Info: Detected ripple clock spi:u1\|address\[1\] as buffer" {  } { { "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/spi.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/spi.vhd" 29 -1 0 } } { "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" "" "" { Assignment "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" 1 { { 0 "spi:u1\|address\[1\]" } } } }  } 0} { "Info" "ITAN_RIPPLE_CLK" "spi:u1\|address\[4\] " "Info: Detected ripple clock spi:u1\|address\[4\] as buffer" {  } { { "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/spi.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/spi.vhd" 29 -1 0 } } { "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" "" "" { Assignment "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" 1 { { 0 "spi:u1\|address\[4\]" } } } }  } 0} { "Info" "ITAN_RIPPLE_CLK" "spi:u1\|address\[5\] " "Info: Detected ripple clock spi:u1\|address\[5\] as buffer" {  } { { "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/spi.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/spi.vhd" 29 -1 0 } } { "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" "" "" { Assignment "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" 1 { { 0 "spi:u1\|address\[5\]" } } } }  } 0} { "Info" "ITAN_RIPPLE_CLK" "spi:u1\|address\[6\] " "Info: Detected ripple clock spi:u1\|address\[6\] as buffer" {  } { { "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/spi.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/spi.vhd" 29 -1 0 } } { "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" "" "" { Assignment "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" 1 { { 0 "spi:u1\|address\[6\]" } } } }  } 0} { "Info" "ITAN_RIPPLE_CLK" "spi:u1\|address\[7\] " "Info: Detected ripple clock spi:u1\|address\[7\] as buffer" {  } { { "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/spi.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/spi.vhd" 29 -1 0 } } { "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" "" "" { Assignment "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" 1 { { 0 "spi:u1\|address\[7\]" } } } }  } 0} { "Info" "ITAN_RIPPLE_CLK" "txclkd2 " "Info: Detected ripple clock txclkd2 as buffer" {  } { { "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/hdvb1.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/hdvb1.vhd" 831 -1 0 } } { "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" "" "" { Assignment "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" 1 { { 0 "txclkd2" } } } }  } 0} { "Info" "ITAN_RIPPLE_CLK" "txclkc2 " "Info: Detected ripple clock txclkc2 as buffer" {  } { { "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/hdvb1.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/hdvb1.vhd" 825 -1 0 } } { "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" "" "" { Assignment "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" 1 { { 0 "txclkc2" } } } }  } 0} { "Info" "ITAN_GATED_CLK" "channelregs:u3\|reduce_nor~257 " "Info: Detected gated clock channelregs:u3\|reduce_nor~257 as buffer" {  } { { "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" "" "" { Assignment "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" 1 { { 0 "channelregs:u3\|reduce_nor~257" } } } }  } 0} { "Info" "ITAN_RIPPLE_CLK" "spi:u1\|address\[2\] " "Info: Detected ripple clock spi:u1\|address\[2\] as buffer" {  } { { "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/spi.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/spi.vhd" 29 -1 0 } } { "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" "" "" { Assignment "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" 1 { { 0 "spi:u1\|address\[2\]" } } } }  } 0} { "Info" "ITAN_RIPPLE_CLK" "spi:u1\|address\[0\] " "Info: Detected ripple clock spi:u1\|address\[0\] as buffer" {  } { { "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/spi.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/spi.vhd" 29 -1 0 } } { "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" "" "" { Assignment "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" 1 { { 0 "spi:u1\|address\[0\]" } } } }  } 0} { "Info" "ITAN_RIPPLE_CLK" "spi:u1\|write " "Info: Detected ripple clock spi:u1\|write as buffer" {  } { { "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/spi.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/spi.vhd" 27 -1 0 } } { "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" "" "" { Assignment "c:/programmer/altera/quartus41sp2/bin/Assignment Editor.qase" 1 { { 0 "spi:u1\|write" } } } }  } 0}  } {  } 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "txclkoc register tpgen:U5A\|eg1:u1\|linecount_out\[3\] register tpgen:U5A\|edh:u4\|data_out\[6\] 45.82 MHz 21.825 ns Internal " "Info: Clock txclkoc has Internal fmax of 45.82 MHz between source register tpgen:U5A\|eg1:u1\|linecount_out\[3\] and destination register tpgen:U5A\|edh:u4\|data_out\[6\] (period= 21.825 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "21.564 ns + Longest register register " "Info: + Longest register to register delay is 21.564 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns tpgen:U5A\|eg1:u1\|linecount_out\[3\] 1 REG LC_X12_Y24_N2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X12_Y24_N2; Fanout = 1; REG Node = 'tpgen:U5A\|eg1:u1\|linecount_out\[3\]'" {  } { { "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/db/hdvb1_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/db/hdvb1_cmp.qrpt" Compiler "hdvb1" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/db/hdvb1.quartus_db" { Floorplan "" "" "" { tpgen:U5A|eg1:u1|linecount_out[3] } "NODE_NAME" } } } { "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/eg1.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/eg1.vhd" 53 -1 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(1.625 ns) + CELL(0.114 ns) 1.739 ns tpgen:U5A\|linecount\[3\]~1411 2 COMB LC_X9_Y22_N6 3 " "Info: 2: + IC(1.625 ns) + CELL(0.114 ns) = 1.739 ns; Loc. = LC_X9_Y22_N6; Fanout = 3; COMB Node = 'tpgen:U5A\|linecount\[3\]~1411'" {  } { { "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/db/hdvb1_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/db/hdvb1_cmp.qrpt" Compiler "hdvb1" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/db/hdvb1.quartus_db" { Floorplan "" "" "1.739 ns" { tpgen:U5A|eg1:u1|linecount_out[3] tpgen:U5A|linecount[3]~1411 } "NODE_NAME" } } } { "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/tpgen.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/tpgen.vhd" 96 -1 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(1.206 ns) + CELL(0.442 ns) 3.387 ns tpgen:U5A\|edh:u4\|edh_locate~377 3 COMB LC_X9_Y23_N2 1 " "Info: 3: + IC(1.206 ns) + CELL(0.442 ns) = 3.387 ns; Loc. = LC_X9_Y23_N2; Fanout = 1; COMB Node = 'tpgen:U5A\|edh:u4\|edh_locate~377'" {  } { { "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/db/hdvb1_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/db/hdvb1_cmp.qrpt" Compiler "hdvb1" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/db/hdvb1.quartus_db" { Floorplan "" "" "1.648 ns" { tpgen:U5A|linecount[3]~1411 tpgen:U5A|edh:u4|edh_locate~377 } "NODE_NAME" } } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(1.218 ns) + CELL(0.590 ns) 5.195 ns tpgen:U5A\|edh:u4\|edh_locate~378 4 COMB LC_X8_Y25_N2 2 " "Info: 4: + IC(1.218 ns) + CELL(0.590 ns) = 5.195 ns; Loc. = LC_X8_Y25_N2; Fanout = 2; COMB Node = 'tpgen:U5A\|edh:u4\|edh_locate~378'" {  } { { "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/db/hdvb1_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/db/hdvb1_cmp.qrpt" Compiler "hdvb1" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/db/hdvb1.quartus_db" { Floorplan "" "" "1.808 ns" { tpgen:U5A|edh:u4|edh_locate~377 tpgen:U5A|edh:u4|edh_locate~378 } "NODE_NAME" } } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(0.458 ns) + CELL(0.590 ns) 6.243 ns tpgen:U5A\|edh:u4\|edh_insert~528 5 COMB LC_X8_Y25_N9 3 " "Info: 5: + IC(0.458 ns) + CELL(0.590 ns) = 6.243 ns; Loc. = LC_X8_Y25_N9; Fanout = 3; COMB Node = 'tpgen:U5A\|edh:u4\|edh_insert~528'" {  } { { "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/db/hdvb1_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/db/hdvb1_cmp.qrpt" Compiler "hdvb1" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/db/hdvb1.quartus_db" { Floorplan "" "" "1.048 ns" { tpgen:U5A|edh:u4|edh_locate~378 tpgen:U5A|edh:u4|edh_insert~528 } "NODE_NAME" } } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(0.463 ns) + CELL(0.590 ns) 7.296 ns tpgen:U5A\|edh:u4\|edh_insert~5 6 COMB LC_X8_Y25_N8 16 " "Info: 6: + IC(0.463 ns) + CELL(0.590 ns) = 7.296 ns; Loc. = LC_X8_Y25_N8; Fanout = 16; COMB Node = 'tpgen:U5A\|edh:u4\|edh_insert~5'" {  } { { "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/db/hdvb1_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/db/hdvb1_cmp.qrpt" Compiler "hdvb1" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/db/hdvb1.quartus_db" { Floorplan "" "" "1.053 ns" { tpgen:U5A|edh:u4|edh_insert~528 tpgen:U5A|edh:u4|edh_insert~5 } "NODE_NAME" } } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(1.648 ns) + CELL(0.114 ns) 9.058 ns tpgen:U5A\|edh:u4\|add~474 7 COMB LC_X6_Y28_N5 1 " "Info: 7: + IC(1.648 ns) + CELL(0.114 ns) = 9.058 ns; Loc. = LC_X6_Y28_N5; Fanout = 1; COMB Node = 'tpgen:U5A\|edh:u4\|add~474'" {  } { { "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/db/hdvb1_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/db/hdvb1_cmp.qrpt" Compiler "hdvb1" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/db/hdvb1.quartus_db" { Floorplan "" "" "1.762 ns" { tpgen:U5A|edh:u4|edh_insert~5 tpgen:U5A|edh:u4|add~474 } "NODE_NAME" } } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(0.399 ns) + CELL(0.442 ns) 9.899 ns tpgen:U5A\|edh:u4\|edhcount\[10\]~230 8 COMB LC_X6_Y28_N9 1 " "Info: 8: + IC(0.399 ns) + CELL(0.442 ns) = 9.899 ns; Loc. = LC_X6_Y28_N9; Fanout = 1; COMB Node = 'tpgen:U5A\|edh:u4\|edhcount\[10\]~230'" {  } { { "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/db/hdvb1_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/db/hdvb1_cmp.qrpt" Compiler "hdvb1" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/db/hdvb1.quartus_db" { Floorplan "" "" "0.841 ns" { tpgen:U5A|edh:u4|add~474 tpgen:U5A|edh:u4|edhcount[10]~230 } "NODE_NAME" } } } { "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/edh.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/edh.vhd" 58 -1 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(0.442 ns) + CELL(0.292 ns) 10.633 ns tpgen:U5A\|edh:u4\|edhcount\[10\]~231 9 COMB LC_X6_Y28_N3 1 " "Info: 9: + IC(0.442 ns) + CELL(0.292 ns) = 10.633 ns; Loc. = LC_X6_Y28_N3; Fanout = 1; COMB Node = 'tpgen:U5A\|edh:u4\|edhcount\[10\]~231'" {  } { { "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/db/hdvb1_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/db/hdvb1_cmp.qrpt" Compiler "hdvb1" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/db/hdvb1.quartus_db" { Floorplan "" "" "0.734 ns" { tpgen:U5A|edh:u4|edhcount[10]~230 tpgen:U5A|edh:u4|edhcount[10]~231 } "NODE_NAME" } } } { "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/edh.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/edh.vhd" 58 -1 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(1.193 ns) + CELL(0.442 ns) 12.268 ns tpgen:U5A\|edh:u4\|reduce_nor~404 10 COMB LC_X6_Y24_N2 1 " "Info: 10: + IC(1.193 ns) + CELL(0.442 ns) = 12.268 ns; Loc. = LC_X6_Y24_N2; Fanout = 1; COMB Node = 'tpgen:U5A\|edh:u4\|reduce_nor~404'" {  } { { "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/db/hdvb1_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/db/hdvb1_cmp.qrpt" Compiler "hdvb1" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/db/hdvb1.quartus_db" { Floorplan "" "" "1.635 ns" { tpgen:U5A|edh:u4|edhcount[10]~231 tpgen:U5A|edh:u4|reduce_nor~404 } "NODE_NAME" } } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(0.437 ns) + CELL(0.292 ns) 12.997 ns tpgen:U5A\|edh:u4\|reduce_nor~405 11 COMB LC_X6_Y24_N4 1 " "Info: 11: + IC(0.437 ns) + CELL(0.292 ns) = 12.997 ns; Loc. = LC_X6_Y24_N4; Fanout = 1; COMB Node = 'tpgen:U5A\|edh:u4\|reduce_nor~405'" {  } { { "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/db/hdvb1_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/db/hdvb1_cmp.qrpt" Compiler "hdvb1" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/db/hdvb1.quartus_db" { Floorplan "" "" "0.729 ns" { tpgen:U5A|edh:u4|reduce_nor~404 tpgen:U5A|edh:u4|reduce_nor~405 } "NODE_NAME" } } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(0.457 ns) + CELL(0.292 ns) 13.746 ns tpgen:U5A\|edh:u4\|reduce_nor~406 12 COMB LC_X6_Y24_N1 3 " "Info: 12: + IC(0.457 ns) + CELL(0.292 ns) = 13.746 ns; Loc. = LC_X6_Y24_N1; Fanout = 3; COMB Node = 'tpgen:U5A\|edh:u4\|reduce_nor~406'" {  } { { "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/db/hdvb1_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/db/hdvb1_cmp.qrpt" Compiler "hdvb1" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/db/hdvb1.quartus_db" { Floorplan "" "" "0.749 ns" { tpgen:U5A|edh:u4|reduce_nor~405 tpgen:U5A|edh:u4|reduce_nor~406 } "NODE_NAME" } } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(0.437 ns) + CELL(0.114 ns) 14.297 ns tpgen:U5A\|edh:u4\|reduce_nor~409 13 COMB LC_X6_Y24_N8 6 " "Info: 13: + IC(0.437 ns) + CELL(0.114 ns) = 14.297 ns; Loc. = LC_X6_Y24_N8; Fanout = 6; COMB Node = 'tpgen:U5A\|edh:u4\|reduce_nor~409'" {  } { { "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/db/hdvb1_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/db/hdvb1_cmp.qrpt" Compiler "hdvb1" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/db/hdvb1.quartus_db" { Floorplan "" "" "0.551 ns" { tpgen:U5A|edh:u4|reduce_nor~406 tpgen:U5A|edh:u4|reduce_nor~409 } "NODE_NAME" } } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(0.745 ns) + CELL(0.590 ns) 15.632 ns tpgen:U5A\|edh:u4\|reduce_nor~21 14 COMB LC_X6_Y24_N5 9 " "Info: 14: + IC(0.745 ns) + CELL(0.590 ns) = 15.632 ns; Loc. = LC_X6_Y24_N5; Fanout = 9; COMB Node = 'tpgen:U5A\|edh:u4\|reduce_nor~21'" {  } { { "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/db/hdvb1_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/db/hdvb1_cmp.qrpt" Compiler "hdvb1" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/db/hdvb1.quartus_db" { Floorplan "" "" "1.335 ns" { tpgen:U5A|edh:u4|reduce_nor~409 tpgen:U5A|edh:u4|reduce_nor~21 } "NODE_NAME" } } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(1.138 ns) + CELL(0.442 ns) 17.212 ns tpgen:U5A\|edh:u4\|edhword\[6\]~724 15 COMB LC_X4_Y24_N6 1 " "Info: 15: + IC(1.138 ns) + CELL(0.442 ns) = 17.212 ns; Loc. = LC_X4_Y24_N6; Fanout = 1; COMB Node = 'tpgen:U5A\|edh:u4\|edhword\[6\]~724'" {  } { { "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/db/hdvb1_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/db/hdvb1_cmp.qrpt" Compiler "hdvb1" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/db/hdvb1.quartus_db" { Floorplan "" "" "1.580 ns" { tpgen:U5A|edh:u4|reduce_nor~21 tpgen:U5A|edh:u4|edhword[6]~724 } "NODE_NAME" } } } { "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/edh.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/edh.vhd" 53 -1 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(0.428 ns) + CELL(0.590 ns) 18.230 ns tpgen:U5A\|edh:u4\|data_out~473 16 COMB LC_X4_Y24_N7 5 " "Info: 16: + IC(0.428 ns) + CELL(0.590 ns) = 18.230 ns; Loc. = LC_X4_Y24_N7; Fanout = 5; COMB Node = 'tpgen:U5A\|edh:u4\|data_out~473'" {  } { { "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/db/hdvb1_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/db/hdvb1_cmp.qrpt" Compiler "hdvb1" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/db/hdvb1.quartus_db" { Floorplan "" "" "1.018 ns" { tpgen:U5A|edh:u4|edhword[6]~724 tpgen:U5A|edh:u4|data_out~473 } "NODE_NAME" } } } { "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/edh.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/edh.vhd" 48 -1 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(0.491 ns) + CELL(0.590 ns) 19.311 ns tpgen:U5A\|edh:u4\|data_out~476 17 COMB LC_X4_Y24_N4 1 " "Info: 17: + IC(0.491 ns) + CELL(0.590 ns) = 19.311 ns; Loc. = LC_X4_Y24_N4; Fanout = 1; COMB Node = 'tpgen:U5A\|edh:u4\|data_out~476'" {  } { { "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/db/hdvb1_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/db/hdvb1_cmp.qrpt" Compiler "hdvb1" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/db/hdvb1.quartus_db" { Floorplan "" "" "1.081 ns" { tpgen:U5A|edh:u4|data_out~473 tpgen:U5A|edh:u4|data_out~476 } "NODE_NAME" } } } { "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/edh.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/edh.vhd" 48 -1 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(0.340 ns) + CELL(0.114 ns) 19.765 ns tpgen:U5A\|edh:u4\|Mux~124 18 COMB LC_X4_Y24_N5 1 " "Info: 18: + IC(0.340 ns) + CELL(0.114 ns) = 19.765 ns; Loc. = LC_X4_Y24_N5; Fanout = 1; COMB Node = 'tpgen:U5A\|edh:u4\|Mux~124'" {  } { { "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/db/hdvb1_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/db/hdvb1_cmp.qrpt" Compiler "hdvb1" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/db/hdvb1.quartus_db" { Floorplan "" "" "0.454 ns" { tpgen:U5A|edh:u4|data_out~476 tpgen:U5A|edh:u4|Mux~124 } "NODE_NAME" } } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(0.407 ns) + CELL(0.442 ns) 20.614 ns tpgen:U5A\|edh:u4\|Mux~125 19 COMB LC_X4_Y24_N2 1 " "Info: 19: + IC(0.407 ns) + CELL(0.442 ns) = 20.614 ns; Loc. = LC_X4_Y24_N2; Fanout = 1; COMB Node = 'tpgen:U5A\|edh:u4\|Mux~125'" {  } { { "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/db/hdvb1_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/db/hdvb1_cmp.qrpt" Compiler "hdvb1" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/db/hdvb1.quartus_db" { Floorplan "" "" "0.849 ns" { tpgen:U5A|edh:u4|Mux~124 tpgen:U5A|edh:u4|Mux~125 } "NODE_NAME" } } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(0.472 ns) + CELL(0.478 ns) 21.564 ns tpgen:U5A\|edh:u4\|data_out\[6\] 20 REG LC_X4_Y24_N3 1 " "Info: 20: + IC(0.472 ns) + CELL(0.478 ns) = 21.564 ns; Loc. = LC_X4_Y24_N3; Fanout = 1; REG Node = 'tpgen:U5A\|edh:u4\|data_out\[6\]'" {  } { { "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/db/hdvb1_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/db/hdvb1_cmp.qrpt" Compiler "hdvb1" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/db/hdvb1.quartus_db" { Floorplan "" "" "0.950 ns" { tpgen:U5A|edh:u4|Mux~125 tpgen:U5A|edh:u4|data_out[6] } "NODE_NAME" } } } { "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/edh.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/edh.vhd" 48 -1 0 } }  } 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "7.560 ns 35.06 % " "Info: Total cell delay = 7.560 ns ( 35.06 % )" {  } {  } 0} { "Info" "ITDB_TOTAL_IC_DELAY" "14.004 ns 64.94 % " "Info: Total interconnect delay = 14.004 ns ( 64.94 % )" {  } {  } 0}  } { { "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/db/hdvb1_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/db/hdvb1_cmp.qrpt" Compiler "hdvb1" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/db/hdvb1.quartus_db" { Floorplan "" "" "21.564 ns" { tpgen:U5A|eg1:u1|linecount_out[3] tpgen:U5A|linecount[3]~1411 tpgen:U5A|edh:u4|edh_locate~377 tpgen:U5A|edh:u4|edh_locate~378 tpgen:U5A|edh:u4|edh_insert~528 tpgen:U5A|edh:u4|edh_insert~5 tpgen:U5A|edh:u4|add~474 tpgen:U5A|edh:u4|edhcount[10]~230 tpgen:U5A|edh:u4|edhcount[10]~231 tpgen:U5A|edh:u4|reduce_nor~404 tpgen:U5A|edh:u4|reduce_nor~405 tpgen:U5A|edh:u4|reduce_nor~406 tpgen:U5A|edh:u4|reduce_nor~409 tpgen:U5A|edh:u4|reduce_nor~21 tpgen:U5A|edh:u4|edhword[6]~724 tpgen:U5A|edh:u4|data_out~473 tpgen:U5A|edh:u4|data_out~476 tpgen:U5A|edh:u4|Mux~124 tpgen:U5A|edh:u4|Mux~125 tpgen:U5A|edh:u4|data_out[6] } "NODE_NAME" } } }  } 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "txclkoc destination 3.188 ns + Shortest register " "Info: + Shortest clock path from clock txclkoc to destination register is 3.188 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns txclkoc 1 CLK PIN_J16 283 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_J16; Fanout = 283; CLK Node = 'txclkoc'" {  } { { "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/db/hdvb1_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/db/hdvb1_cmp.qrpt" Compiler "hdvb1" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/db/hdvb1.quartus_db" { Floorplan "" "" "" { txclkoc } "NODE_NAME" } } } { "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/hdvb1.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/hdvb1.vhd" 12 -1 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(1.008 ns) + CELL(0.711 ns) 3.188 ns tpgen:U5A\|edh:u4\|data_out\[6\] 2 REG LC_X4_Y24_N3 1 " "Info: 2: + IC(1.008 ns) + CELL(0.711 ns) = 3.188 ns; Loc. = LC_X4_Y24_N3; Fanout = 1; REG Node = 'tpgen:U5A\|edh:u4\|data_out\[6\]'" {  } { { "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/db/hdvb1_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/db/hdvb1_cmp.qrpt" Compiler "hdvb1" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/db/hdvb1.quartus_db" { Floorplan "" "" "1.719 ns" { txclkoc tpgen:U5A|edh:u4|data_out[6] } "NODE_NAME" } } } { "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/edh.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/edh.vhd" 48 -1 0 } }  } 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.180 ns 68.38 % " "Info: Total cell delay = 2.180 ns ( 68.38 % )" {  } {  } 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.008 ns 31.62 % " "Info: Total interconnect delay = 1.008 ns ( 31.62 % )" {  } {  } 0}  } { { "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/db/hdvb1_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/db/hdvb1_cmp.qrpt" Compiler "hdvb1" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/db/hdvb1.quartus_db" { Floorplan "" "" "3.188 ns" { txclkoc tpgen:U5A|edh:u4|data_out[6] } "NODE_NAME" } } }  } 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "txclkoc source 3.188 ns - Longest register " "Info: - Longest clock path from clock txclkoc to source register is 3.188 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns txclkoc 1 CLK PIN_J16 283 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_J16; Fanout = 283; CLK Node = 'txclkoc'" {  } { { "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/db/hdvb1_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/db/hdvb1_cmp.qrpt" Compiler "hdvb1" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/db/hdvb1.quartus_db" { Floorplan "" "" "" { txclkoc } "NODE_NAME" } } } { "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/hdvb1.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/hdvb1.vhd" 12 -1 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(1.008 ns) + CELL(0.711 ns) 3.188 ns tpgen:U5A\|eg1:u1\|linecount_out\[3\] 2 REG LC_X12_Y24_N2 1 " "Info: 2: + IC(1.008 ns) + CELL(0.711 ns) = 3.188 ns; Loc. = LC_X12_Y24_N2; Fanout = 1; REG Node = 'tpgen:U5A\|eg1:u1\|linecount_out\[3\]'" {  } { { "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/db/hdvb1_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/db/hdvb1_cmp.qrpt" Compiler "hdvb1" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/db/hdvb1.quartus_db" { Floorplan "" "" "1.719 ns" { txclkoc tpgen:U5A|eg1:u1|linecount_out[3] } "NODE_NAME" } } } { "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/eg1.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/eg1.vhd" 53 -1 0 } }  } 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.180 ns 68.38 % " "Info: Total cell delay = 2.180 ns ( 68.38 % )" {  } {  } 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.008 ns 31.62 % " "Info: Total interconnect delay = 1.008 ns ( 31.62 % )" {  } {  } 0}  } { { "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/db/hdvb1_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/db/hdvb1_cmp.qrpt" Compiler "hdvb1" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/db/hdvb1.quartus_db" { Floorplan "" "" "3.188 ns" { txclkoc tpgen:U5A|eg1:u1|linecount_out[3] } "NODE_NAME" } } }  } 0}  } { { "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/db/hdvb1_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/db/hdvb1_cmp.qrpt" Compiler "hdvb1" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/db/hdvb1.quartus_db" { Floorplan "" "" "3.188 ns" { txclkoc tpgen:U5A|edh:u4|data_out[6] } "NODE_NAME" } } } { "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/db/hdvb1_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/db/hdvb1_cmp.qrpt" Compiler "hdvb1" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/db/hdvb1.quartus_db" { Floorplan "" "" "3.188 ns" { txclkoc tpgen:U5A|eg1:u1|linecount_out[3] } "NODE_NAME" } } }  } 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.224 ns + " "Info: + Micro clock to output delay of source is 0.224 ns" {  } { { "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/eg1.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/eg1.vhd" 53 -1 0 } }  } 0} { "Info" "ITDB_FULL_TSU_DELAY" "0.037 ns + " "Info: + Micro setup delay of destination is 0.037 ns" {  } { { "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/edh.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/edh.vhd" 48 -1 0 } }  } 0}  } { { "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/db/hdvb1_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/db/hdvb1_cmp.qrpt" Compiler "hdvb1" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/db/hdvb1.quartus_db" { Floorplan "" "" "21.564 ns" { tpgen:U5A|eg1:u1|linecount_out[3] tpgen:U5A|linecount[3]~1411 tpgen:U5A|edh:u4|edh_locate~377 tpgen:U5A|edh:u4|edh_locate~378 tpgen:U5A|edh:u4|edh_insert~528 tpgen:U5A|edh:u4|edh_insert~5 tpgen:U5A|edh:u4|add~474 tpgen:U5A|edh:u4|edhcount[10]~230 tpgen:U5A|edh:u4|edhcount[10]~231 tpgen:U5A|edh:u4|reduce_nor~404 tpgen:U5A|edh:u4|reduce_nor~405 tpgen:U5A|edh:u4|reduce_nor~406 tpgen:U5A|edh:u4|reduce_nor~409 tpgen:U5A|edh:u4|reduce_nor~21 tpgen:U5A|edh:u4|edhword[6]~724 tpgen:U5A|edh:u4|data_out~473 tpgen:U5A|edh:u4|data_out~476 tpgen:U5A|edh:u4|Mux~124 tpgen:U5A|edh:u4|Mux~125 tpgen:U5A|edh:u4|data_out[6] } "NODE_NAME" } } } { "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/db/hdvb1_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/db/hdvb1_cmp.qrpt" Compiler "hdvb1" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/db/hdvb1.quartus_db" { Floorplan "" "" "3.188 ns" { txclkoc tpgen:U5A|edh:u4|data_out[6] } "NODE_NAME" } } } { "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/db/hdvb1_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/db/hdvb1_cmp.qrpt" Compiler "hdvb1" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/db/hdvb1.quartus_db" { Floorplan "" "" "3.188 ns" { txclkoc tpgen:U5A|eg1:u1|linecount_out[3] } "NODE_NAME" } } }  } 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "scl register channelregs:u3\|Ycrcreg\[13\] register spi:u1\|sdi~reg0 41.84 MHz 23.902 ns Internal " "Info: Clock scl has Internal fmax of 41.84 MHz between source register channelregs:u3\|Ycrcreg\[13\] and destination register spi:u1\|sdi~reg0 (period= 23.902 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.059 ns + Longest register register " "Info: + Longest register to register delay is 6.059 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns channelregs:u3\|Ycrcreg\[13\] 1 REG LC_X10_Y10_N5 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X10_Y10_N5; Fanout = 1; REG Node = 'channelregs:u3\|Ycrcreg\[13\]'" {  } { { "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/db/hdvb1_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/db/hdvb1_cmp.qrpt" Compiler "hdvb1" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/db/hdvb1.quartus_db" { Floorplan "" "" "" { channelregs:u3|Ycrcreg[13] } "NODE_NAME" } } } { "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/channelregs.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/channelregs.vhd" 131 -1 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(0.519 ns) + CELL(0.114 ns) 0.633 ns channelregs:u3\|data_out\[5\]~1303 2 COMB LC_X10_Y10_N6 1 " "Info: 2: + IC(0.519 ns) + CELL(0.114 ns) = 0.633 ns; Loc. = LC_X10_Y10_N6; Fanout = 1; COMB Node = 'channelregs:u3\|data_out\[5\]~1303'" {  } { { "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/db/hdvb1_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/db/hdvb1_cmp.qrpt" Compiler "hdvb1" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/db/hdvb1.quartus_db" { Floorplan "" "" "0.633 ns" { channelregs:u3|Ycrcreg[13] channelregs:u3|data_out[5]~1303 } "NODE_NAME" } } } { "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/channelregs.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/channelregs.vhd" 61 -1 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(0.432 ns) + CELL(0.590 ns) 1.655 ns channelregs:u3\|data_out\[5\]~1305 3 COMB LC_X10_Y10_N2 1 " "Info: 3: + IC(0.432 ns) + CELL(0.590 ns) = 1.655 ns; Loc. = LC_X10_Y10_N2; Fanout = 1; COMB Node = 'channelregs:u3\|data_out\[5\]~1305'" {  } { { "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/db/hdvb1_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/db/hdvb1_cmp.qrpt" Compiler "hdvb1" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/db/hdvb1.quartus_db" { Floorplan "" "" "1.022 ns" { channelregs:u3|data_out[5]~1303 channelregs:u3|data_out[5]~1305 } "NODE_NAME" } } } { "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/channelregs.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/channelregs.vhd" 61 -1 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(0.437 ns) + CELL(0.292 ns) 2.384 ns channelregs:u3\|data_out\[5\]~36 4 COMB LC_X10_Y10_N9 1 " "Info: 4: + IC(0.437 ns) + CELL(0.292 ns) = 2.384 ns; Loc. = LC_X10_Y10_N9; Fanout = 1; COMB Node = 'channelregs:u3\|data_out\[5\]~36'" {  } { { "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/db/hdvb1_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/db/hdvb1_cmp.qrpt" Compiler "hdvb1" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/db/hdvb1.quartus_db" { Floorplan "" "" "0.729 ns" { channelregs:u3|data_out[5]~1305 channelregs:u3|data_out[5]~36 } "NODE_NAME" } } } { "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/channelregs.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/channelregs.vhd" 61 -1 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(1.620 ns) + CELL(0.292 ns) 4.296 ns data_in\[5\]~456 5 COMB LC_X7_Y9_N3 1 " "Info: 5: + IC(1.620 ns) + CELL(0.292 ns) = 4.296 ns; Loc. = LC_X7_Y9_N3; Fanout = 1; COMB Node = 'data_in\[5\]~456'" {  } { { "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/db/hdvb1_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/db/hdvb1_cmp.qrpt" Compiler "hdvb1" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/db/hdvb1.quartus_db" { Floorplan "" "" "1.912 ns" { channelregs:u3|data_out[5]~36 data_in[5]~456 } "NODE_NAME" } } } { "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/hdvb1.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/hdvb1.vhd" 246 -1 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(0.399 ns) + CELL(0.442 ns) 5.137 ns spi:u1\|Mux~630 6 COMB LC_X7_Y9_N8 1 " "Info: 6: + IC(0.399 ns) + CELL(0.442 ns) = 5.137 ns; Loc. = LC_X7_Y9_N8; Fanout = 1; COMB Node = 'spi:u1\|Mux~630'" {  } { { "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/db/hdvb1_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/db/hdvb1_cmp.qrpt" Compiler "hdvb1" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/db/hdvb1.quartus_db" { Floorplan "" "" "0.841 ns" { data_in[5]~456 spi:u1|Mux~630 } "NODE_NAME" } } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(0.444 ns) + CELL(0.478 ns) 6.059 ns spi:u1\|sdi~reg0 7 REG LC_X7_Y9_N6 1 " "Info: 7: + IC(0.444 ns) + CELL(0.478 ns) = 6.059 ns; Loc. = LC_X7_Y9_N6; Fanout = 1; REG Node = 'spi:u1\|sdi~reg0'" {  } { { "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/db/hdvb1_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/db/hdvb1_cmp.qrpt" Compiler "hdvb1" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/db/hdvb1.quartus_db" { Floorplan "" "" "0.922 ns" { spi:u1|Mux~630 spi:u1|sdi~reg0 } "NODE_NAME" } } } { "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/spi.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/spi.vhd" 114 -1 0 } }  } 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.208 ns 36.44 % " "Info: Total cell delay = 2.208 ns ( 36.44 % )" {  } {  } 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.851 ns 63.56 % " "Info: Total interconnect delay = 3.851 ns ( 63.56 % )" {  } {  } 0}  } { { "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/db/hdvb1_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/db/hdvb1_cmp.qrpt" Compiler "hdvb1" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/db/hdvb1.quartus_db" { Floorplan "" "" "6.059 ns" { channelregs:u3|Ycrcreg[13] channelregs:u3|data_out[5]~1303 channelregs:u3|data_out[5]~1305 channelregs:u3|data_out[5]~36 data_in[5]~456 spi:u1|Mux~630 spi:u1|sdi~reg0 } "NODE_NAME" } } }  } 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-5.631 ns - Smallest " "Info: - Smallest clock skew is -5.631 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "scl destination 4.306 ns + Shortest register " "Info: + Shortest clock path from clock scl to destination register is 4.306 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns scl 1 CLK PIN_M2 42 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_M2; Fanout = 42; CLK Node = 'scl'" {  } { { "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/db/hdvb1_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/db/hdvb1_cmp.qrpt" Compiler "hdvb1" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/db/hdvb1.quartus_db" { Floorplan "" "" "" { scl } "NODE_NAME" } } } { "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/hdvb1.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/hdvb1.vhd" 56 -1 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(2.126 ns) + CELL(0.711 ns) 4.306 ns spi:u1\|sdi~reg0 2 REG LC_X7_Y9_N6 1 " "Info: 2: + IC(2.126 ns) + CELL(0.711 ns) = 4.306 ns; Loc. = LC_X7_Y9_N6; Fanout = 1; REG Node = 'spi:u1\|sdi~reg0'" {  } { { "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/db/hdvb1_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/db/hdvb1_cmp.qrpt" Compiler "hdvb1" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/db/hdvb1.quartus_db" { Floorplan "" "" "2.837 ns" { scl spi:u1|sdi~reg0 } "NODE_NAME" } } } { "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/spi.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/spi.vhd" 114 -1 0 } }  } 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.180 ns 50.63 % " "Info: Total cell delay = 2.180 ns ( 50.63 % )" {  } {  } 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.126 ns 49.37 % " "Info: Total interconnect delay = 2.126 ns ( 49.37 % )" {  } {  } 0}  } { { "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/db/hdvb1_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/db/hdvb1_cmp.qrpt" Compiler "hdvb1" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/db/hdvb1.quartus_db" { Floorplan "" "" "4.306 ns" { scl spi:u1|sdi~reg0 } "NODE_NAME" } } }  } 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "scl source 9.937 ns - Longest register " "Info: - Longest clock path from clock scl to source register is 9.937 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns scl 1 CLK PIN_M2 42 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_M2; Fanout = 42; CLK Node = 'scl'" {  } { { "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/db/hdvb1_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/db/hdvb1_cmp.qrpt" Compiler "hdvb1" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/db/hdvb1.quartus_db" { Floorplan "" "" "" { scl } "NODE_NAME" } } } { "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/hdvb1.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/hdvb1.vhd" 56 -1 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(1.681 ns) + CELL(0.935 ns) 4.085 ns spi:u1\|address\[0\] 2 REG LC_X7_Y8_N8 15 " "Info: 2: + IC(1.681 ns) + CELL(0.935 ns) = 4.085 ns; Loc. = LC_X7_Y8_N8; Fanout = 15; REG Node = 'spi:u1\|address\[0\]'" {  } { { "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/db/hdvb1_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/db/hdvb1_cmp.qrpt" Compiler "hdvb1" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/db/hdvb1.quartus_db" { Floorplan "" "" "2.616 ns" { scl spi:u1|address[0] } "NODE_NAME" } } } { "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/spi.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/spi.vhd" 29 -1 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(0.854 ns) + CELL(0.292 ns) 5.231 ns channelregs:u3\|reduce_nor~260 3 COMB LC_X8_Y8_N8 1 " "Info: 3: + IC(0.854 ns) + CELL(0.292 ns) = 5.231 ns; Loc. = LC_X8_Y8_N8; Fanout = 1; COMB Node = 'channelregs:u3\|reduce_nor~260'" {  } { { "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/db/hdvb1_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/db/hdvb1_cmp.qrpt" Compiler "hdvb1" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/db/hdvb1.quartus_db" { Floorplan "" "" "1.146 ns" { spi:u1|address[0] channelregs:u3|reduce_nor~260 } "NODE_NAME" } } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(0.705 ns) + CELL(0.590 ns) 6.526 ns channelregs:u3\|reduce_nor~7 4 COMB LC_X9_Y8_N4 81 " "Info: 4: + IC(0.705 ns) + CELL(0.590 ns) = 6.526 ns; Loc. = LC_X9_Y8_N4; Fanout = 81; COMB Node = 'channelregs:u3\|reduce_nor~7'" {  } { { "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/db/hdvb1_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/db/hdvb1_cmp.qrpt" Compiler "hdvb1" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/db/hdvb1.quartus_db" { Floorplan "" "" "1.295 ns" { channelregs:u3|reduce_nor~260 channelregs:u3|reduce_nor~7 } "NODE_NAME" } } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(1.336 ns) + CELL(0.114 ns) 7.976 ns channelregs:u3\|readYcrc 5 COMB LC_X8_Y10_N1 130 " "Info: 5: + IC(1.336 ns) + CELL(0.114 ns) = 7.976 ns; Loc. = LC_X8_Y10_N1; Fanout = 130; COMB Node = 'channelregs:u3\|readYcrc'" {  } { { "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/db/hdvb1_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/db/hdvb1_cmp.qrpt" Compiler "hdvb1" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/db/hdvb1.quartus_db" { Floorplan "" "" "1.450 ns" { channelregs:u3|reduce_nor~7 channelregs:u3|readYcrc } "NODE_NAME" } } } { "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/channelregs.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/channelregs.vhd" 75 -1 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(1.250 ns) + CELL(0.711 ns) 9.937 ns channelregs:u3\|Ycrcreg\[13\] 6 REG LC_X10_Y10_N5 1 " "Info: 6: + IC(1.250 ns) + CELL(0.711 ns) = 9.937 ns; Loc. = LC_X10_Y10_N5; Fanout = 1; REG Node = 'channelregs:u3\|Ycrcreg\[13\]'" {  } { { "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/db/hdvb1_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/db/hdvb1_cmp.qrpt" Compiler "hdvb1" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/db/hdvb1.quartus_db" { Floorplan "" "" "1.961 ns" { channelregs:u3|readYcrc channelregs:u3|Ycrcreg[13] } "NODE_NAME" } } } { "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/channelregs.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/channelregs.vhd" 131 -1 0 } }  } 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.111 ns 41.37 % " "Info: Total cell delay = 4.111 ns ( 41.37 % )" {  } {  } 0} { "Info" "ITDB_TOTAL_IC_DELAY" "5.826 ns 58.63 % " "Info: Total interconnect delay = 5.826 ns ( 58.63 % )" {  } {  } 0}  } { { "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/db/hdvb1_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/db/hdvb1_cmp.qrpt" Compiler "hdvb1" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/db/hdvb1.quartus_db" { Floorplan "" "" "9.937 ns" { scl spi:u1|address[0] channelregs:u3|reduce_nor~260 channelregs:u3|reduce_nor~7 channelregs:u3|readYcrc channelregs:u3|Ycrcreg[13] } "NODE_NAME" } } }  } 0}  } { { "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/db/hdvb1_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/db/hdvb1_cmp.qrpt" Compiler "hdvb1" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/db/hdvb1.quartus_db" { Floorplan "" "" "4.306 ns" { scl spi:u1|sdi~reg0 } "NODE_NAME" } } } { "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/db/hdvb1_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/db/hdvb1_cmp.qrpt" Compiler "hdvb1" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/db/hdvb1.quartus_db" { Floorplan "" "" "9.937 ns" { scl spi:u1|address[0] channelregs:u3|reduce_nor~260 channelregs:u3|reduce_nor~7 channelregs:u3|readYcrc channelregs:u3|Ycrcreg[13] } "NODE_NAME" } } }  } 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.224 ns + " "Info: + Micro clock to output delay of source is 0.224 ns" {  } { { "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/channelregs.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/channelregs.vhd" 131 -1 0 } }  } 0} { "Info" "ITDB_FULL_TSU_DELAY" "0.037 ns + " "Info: + Micro setup delay of destination is 0.037 ns" {  } { { "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/spi.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/spi.vhd" 114 -1 0 } }  } 0} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50, fmax is divided by two" {  } { { "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/channelregs.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/channelregs.vhd" 131 -1 0 } } { "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/spi.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/spi.vhd" 114 -1 0 } }  } 0}  } { { "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/db/hdvb1_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/db/hdvb1_cmp.qrpt" Compiler "hdvb1" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/db/hdvb1.quartus_db" { Floorplan "" "" "6.059 ns" { channelregs:u3|Ycrcreg[13] channelregs:u3|data_out[5]~1303 channelregs:u3|data_out[5]~1305 channelregs:u3|data_out[5]~36 data_in[5]~456 spi:u1|Mux~630 spi:u1|sdi~reg0 } "NODE_NAME" } } } { "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/db/hdvb1_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/db/hdvb1_cmp.qrpt" Compiler "hdvb1" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/db/hdvb1.quartus_db" { Floorplan "" "" "4.306 ns" { scl spi:u1|sdi~reg0 } "NODE_NAME" } } } { "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/db/hdvb1_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/db/hdvb1_cmp.qrpt" Compiler "hdvb1" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/db/hdvb1.quartus_db" { Floorplan "" "" "9.937 ns" { scl spi:u1|address[0] channelregs:u3|reduce_nor~260 channelregs:u3|reduce_nor~7 channelregs:u3|readYcrc channelregs:u3|Ycrcreg[13] } "NODE_NAME" } } }  } 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "txclkod register tpgen:U5B\|eg1:u1\|linecount_out\[3\] register tpgen:U5B\|edh:u4\|data_out\[5\] 47.33 MHz 21.129 ns Internal " "Info: Clock txclkod has Internal fmax of 47.33 MHz between source register tpgen:U5B\|eg1:u1\|linecount_out\[3\] and destination register tpgen:U5B\|edh:u4\|data_out\[5\] (period= 21.129 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "20.868 ns + Longest register register " "Info: + Longest register to register delay is 20.868 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns tpgen:U5B\|eg1:u1\|linecount_out\[3\] 1 REG LC_X55_Y11_N7 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X55_Y11_N7; Fanout = 1; REG Node = 'tpgen:U5B\|eg1:u1\|linecount_out\[3\]'" {  } { { "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/db/hdvb1_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/db/hdvb1_cmp.qrpt" Compiler "hdvb1" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/db/hdvb1.quartus_db" { Floorplan "" "" "" { tpgen:U5B|eg1:u1|linecount_out[3] } "NODE_NAME" } } } { "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/eg1.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/eg1.vhd" 53 -1 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(1.628 ns) + CELL(0.114 ns) 1.742 ns tpgen:U5B\|linecount\[3\]~1407 2 COMB LC_X57_Y9_N4 2 " "Info: 2: + IC(1.628 ns) + CELL(0.114 ns) = 1.742 ns; Loc. = LC_X57_Y9_N4; Fanout = 2; COMB Node = 'tpgen:U5B\|linecount\[3\]~1407'" {  } { { "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/db/hdvb1_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/db/hdvb1_cmp.qrpt" Compiler "hdvb1" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/db/hdvb1.quartus_db" { Floorplan "" "" "1.742 ns" { tpgen:U5B|eg1:u1|linecount_out[3] tpgen:U5B|linecount[3]~1407 } "NODE_NAME" } } } { "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/tpgen.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/tpgen.vhd" 96 -1 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(0.415 ns) + CELL(0.442 ns) 2.599 ns tpgen:U5B\|linecount\[3\]~1408 3 COMB LC_X57_Y9_N0 13 " "Info: 3: + IC(0.415 ns) + CELL(0.442 ns) = 2.599 ns; Loc. = LC_X57_Y9_N0; Fanout = 13; COMB Node = 'tpgen:U5B\|linecount\[3\]~1408'" {  } { { "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/db/hdvb1_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/db/hdvb1_cmp.qrpt" Compiler "hdvb1" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/db/hdvb1.quartus_db" { Floorplan "" "" "0.857 ns" { tpgen:U5B|linecount[3]~1407 tpgen:U5B|linecount[3]~1408 } "NODE_NAME" } } } { "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/tpgen.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/tpgen.vhd" 96 -1 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(1.585 ns) + CELL(0.292 ns) 4.476 ns tpgen:U5B\|edh:u4\|edh_locate~390 4 COMB LC_X56_Y10_N7 1 " "Info: 4: + IC(1.585 ns) + CELL(0.292 ns) = 4.476 ns; Loc. = LC_X56_Y10_N7; Fanout = 1; COMB Node = 'tpgen:U5B\|edh:u4\|edh_locate~390'" {  } { { "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/db/hdvb1_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/db/hdvb1_cmp.qrpt" Compiler "hdvb1" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/db/hdvb1.quartus_db" { Floorplan "" "" "1.877 ns" { tpgen:U5B|linecount[3]~1408 tpgen:U5B|edh:u4|edh_locate~390 } "NODE_NAME" } } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(1.250 ns) + CELL(0.442 ns) 6.168 ns tpgen:U5B\|edh:u4\|edh_locate~392 5 COMB LC_X56_Y7_N8 5 " "Info: 5: + IC(1.250 ns) + CELL(0.442 ns) = 6.168 ns; Loc. = LC_X56_Y7_N8; Fanout = 5; COMB Node = 'tpgen:U5B\|edh:u4\|edh_locate~392'" {  } { { "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/db/hdvb1_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/db/hdvb1_cmp.qrpt" Compiler "hdvb1" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/db/hdvb1.quartus_db" { Floorplan "" "" "1.692 ns" { tpgen:U5B|edh:u4|edh_locate~390 tpgen:U5B|edh:u4|edh_locate~392 } "NODE_NAME" } } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(0.428 ns) + CELL(0.442 ns) 7.038 ns tpgen:U5B\|edh:u4\|edh_insert~5 6 COMB LC_X56_Y7_N6 16 " "Info: 6: + IC(0.428 ns) + CELL(0.442 ns) = 7.038 ns; Loc. = LC_X56_Y7_N6; Fanout = 16; COMB Node = 'tpgen:U5B\|edh:u4\|edh_insert~5'" {  } { { "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/db/hdvb1_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/db/hdvb1_cmp.qrpt" Compiler "hdvb1" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/db/hdvb1.quartus_db" { Floorplan "" "" "0.870 ns" { tpgen:U5B|edh:u4|edh_locate~392 tpgen:U5B|edh:u4|edh_insert~5 } "NODE_NAME" } } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(1.614 ns) + CELL(0.590 ns) 9.242 ns tpgen:U5B\|edh:u4\|edhcount\[9\]~300 7 COMB LC_X53_Y6_N0 1 " "Info: 7: + IC(1.614 ns) + CELL(0.590 ns) = 9.242 ns; Loc. = LC_X53_Y6_N0; Fanout = 1; COMB Node = 'tpgen:U5B\|edh:u4\|edhcount\[9\]~300'" {  } { { "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/db/hdvb1_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/db/hdvb1_cmp.qrpt" Compiler "hdvb1" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/db/hdvb1.quartus_db" { Floorplan "" "" "2.204 ns" { tpgen:U5B|edh:u4|edh_insert~5 tpgen:U5B|edh:u4|edhcount[9]~300 } "NODE_NAME" } } } { "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/edh.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/edh.vhd" 58 -1 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(0.415 ns) + CELL(0.442 ns) 10.099 ns tpgen:U5B\|edh:u4\|edhcount\[9\]~301 8 COMB LC_X53_Y6_N9 1 " "Info: 8: + IC(0.415 ns) + CELL(0.442 ns) = 10.099 ns; Loc. = LC_X53_Y6_N9; Fanout = 1; COMB Node = 'tpgen:U5B\|edh:u4\|edhcount\[9\]~301'" {  } { { "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/db/hdvb1_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/db/hdvb1_cmp.qrpt" Compiler "hdvb1" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/db/hdvb1.quartus_db" { Floorplan "" "" "0.857 ns" { tpgen:U5B|edh:u4|edhcount[9]~300 tpgen:U5B|edh:u4|edhcount[9]~301 } "NODE_NAME" } } } { "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/edh.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/edh.vhd" 58 -1 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(0.442 ns) + CELL(0.292 ns) 10.833 ns tpgen:U5B\|edh:u4\|edhcount\[9\]~233 9 COMB LC_X53_Y6_N7 1 " "Info: 9: + IC(0.442 ns) + CELL(0.292 ns) = 10.833 ns; Loc. = LC_X53_Y6_N7; Fanout = 1; COMB Node = 'tpgen:U5B\|edh:u4\|edhcount\[9\]~233'" {  } { { "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/db/hdvb1_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/db/hdvb1_cmp.qrpt" Compiler "hdvb1" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/db/hdvb1.quartus_db" { Floorplan "" "" "0.734 ns" { tpgen:U5B|edh:u4|edhcount[9]~301 tpgen:U5B|edh:u4|edhcount[9]~233 } "NODE_NAME" } } } { "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/edh.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/edh.vhd" 58 -1 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(1.252 ns) + CELL(0.292 ns) 12.377 ns tpgen:U5B\|edh:u4\|reduce_nor~501 10 COMB LC_X52_Y9_N9 1 " "Info: 10: + IC(1.252 ns) + CELL(0.292 ns) = 12.377 ns; Loc. = LC_X52_Y9_N9; Fanout = 1; COMB Node = 'tpgen:U5B\|edh:u4\|reduce_nor~501'" {  } { { "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/db/hdvb1_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/db/hdvb1_cmp.qrpt" Compiler "hdvb1" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/db/hdvb1.quartus_db" { Floorplan "" "" "1.544 ns" { tpgen:U5B|edh:u4|edhcount[9]~233 tpgen:U5B|edh:u4|reduce_nor~501 } "NODE_NAME" } } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(0.449 ns) + CELL(0.292 ns) 13.118 ns tpgen:U5B\|edh:u4\|reduce_nor~503 11 COMB LC_X52_Y9_N7 1 " "Info: 11: + IC(0.449 ns) + CELL(0.292 ns) = 13.118 ns; Loc. = LC_X52_Y9_N7; Fanout = 1; COMB Node = 'tpgen:U5B\|edh:u4\|reduce_nor~503'" {  } { { "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/db/hdvb1_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/db/hdvb1_cmp.qrpt" Compiler "hdvb1" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/db/hdvb1.quartus_db" { Floorplan "" "" "0.741 ns" { tpgen:U5B|edh:u4|reduce_nor~501 tpgen:U5B|edh:u4|reduce_nor~503 } "NODE_NAME" } } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(0.182 ns) + CELL(0.114 ns) 13.414 ns tpgen:U5B\|edh:u4\|reduce_nor~504 12 COMB LC_X52_Y9_N8 3 " "Info: 12: + IC(0.182 ns) + CELL(0.114 ns) = 13.414 ns; Loc. = LC_X52_Y9_N8; Fanout = 3; COMB Node = 'tpgen:U5B\|edh:u4\|reduce_nor~504'" {  } { { "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/db/hdvb1_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/db/hdvb1_cmp.qrpt" Compiler "hdvb1" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/db/hdvb1.quartus_db" { Floorplan "" "" "0.296 ns" { tpgen:U5B|edh:u4|reduce_nor~503 tpgen:U5B|edh:u4|reduce_nor~504 } "NODE_NAME" } } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(0.776 ns) + CELL(0.114 ns) 14.304 ns tpgen:U5B\|edh:u4\|reduce_nor~507 13 COMB LC_X52_Y9_N2 6 " "Info: 13: + IC(0.776 ns) + CELL(0.114 ns) = 14.304 ns; Loc. = LC_X52_Y9_N2; Fanout = 6; COMB Node = 'tpgen:U5B\|edh:u4\|reduce_nor~507'" {  } { { "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/db/hdvb1_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/db/hdvb1_cmp.qrpt" Compiler "hdvb1" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/db/hdvb1.quartus_db" { Floorplan "" "" "0.890 ns" { tpgen:U5B|edh:u4|reduce_nor~504 tpgen:U5B|edh:u4|reduce_nor~507 } "NODE_NAME" } } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(0.439 ns) + CELL(0.590 ns) 15.333 ns tpgen:U5B\|edh:u4\|reduce_nor~21 14 COMB LC_X52_Y9_N0 9 " "Info: 14: + IC(0.439 ns) + CELL(0.590 ns) = 15.333 ns; Loc. = LC_X52_Y9_N0; Fanout = 9; COMB Node = 'tpgen:U5B\|edh:u4\|reduce_nor~21'" {  } { { "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/db/hdvb1_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/db/hdvb1_cmp.qrpt" Compiler "hdvb1" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/db/hdvb1.quartus_db" { Floorplan "" "" "1.029 ns" { tpgen:U5B|edh:u4|reduce_nor~507 tpgen:U5B|edh:u4|reduce_nor~21 } "NODE_NAME" } } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(1.574 ns) + CELL(0.292 ns) 17.199 ns tpgen:U5B\|edh:u4\|edhword\[5\]~713 15 COMB LC_X47_Y9_N8 1 " "Info: 15: + IC(1.574 ns) + CELL(0.292 ns) = 17.199 ns; Loc. = LC_X47_Y9_N8; Fanout = 1; COMB Node = 'tpgen:U5B\|edh:u4\|edhword\[5\]~713'" {  } { { "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/db/hdvb1_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/db/hdvb1_cmp.qrpt" Compiler "hdvb1" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/db/hdvb1.quartus_db" { Floorplan "" "" "1.866 ns" { tpgen:U5B|edh:u4|reduce_nor~21 tpgen:U5B|edh:u4|edhword[5]~713 } "NODE_NAME" } } } { "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/edh.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/edh.vhd" 53 -1 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(0.437 ns) + CELL(0.292 ns) 17.928 ns tpgen:U5B\|edh:u4\|edhword\[5\]~714 16 COMB LC_X47_Y9_N9 1 " "Info: 16: + IC(0.437 ns) + CELL(0.292 ns) = 17.928 ns; Loc. = LC_X47_Y9_N9; Fanout = 1; COMB Node = 'tpgen:U5B\|edh:u4\|edhword\[5\]~714'" {  } { { "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/db/hdvb1_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/db/hdvb1_cmp.qrpt" Compiler "hdvb1" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/db/hdvb1.quartus_db" { Floorplan "" "" "0.729 ns" { tpgen:U5B|edh:u4|edhword[5]~713 tpgen:U5B|edh:u4|edhword[5]~714 } "NODE_NAME" } } } { "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/edh.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/edh.vhd" 53 -1 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(0.433 ns) + CELL(0.590 ns) 18.951 ns tpgen:U5B\|edh:u4\|edhword\[5\]~55 17 COMB LC_X47_Y9_N2 2 " "Info: 17: + IC(0.433 ns) + CELL(0.590 ns) = 18.951 ns; Loc. = LC_X47_Y9_N2; Fanout = 2; COMB Node = 'tpgen:U5B\|edh:u4\|edhword\[5\]~55'" {  } { { "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/db/hdvb1_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/db/hdvb1_cmp.qrpt" Compiler "hdvb1" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/db/hdvb1.quartus_db" { Floorplan "" "" "1.023 ns" { tpgen:U5B|edh:u4|edhword[5]~714 tpgen:U5B|edh:u4|edhword[5]~55 } "NODE_NAME" } } } { "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/edh.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/edh.vhd" 53 -1 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(0.457 ns) + CELL(0.292 ns) 19.700 ns tpgen:U5B\|edh:u4\|Mux~1554 18 COMB LC_X47_Y9_N6 1 " "Info: 18: + IC(0.457 ns) + CELL(0.292 ns) = 19.700 ns; Loc. = LC_X47_Y9_N6; Fanout = 1; COMB Node = 'tpgen:U5B\|edh:u4\|Mux~1554'" {  } { { "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/db/hdvb1_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/db/hdvb1_cmp.qrpt" Compiler "hdvb1" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/db/hdvb1.quartus_db" { Floorplan "" "" "0.749 ns" { tpgen:U5B|edh:u4|edhword[5]~55 tpgen:U5B|edh:u4|Mux~1554 } "NODE_NAME" } } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(0.430 ns) + CELL(0.738 ns) 20.868 ns tpgen:U5B\|edh:u4\|data_out\[5\] 19 REG LC_X47_Y9_N4 1 " "Info: 19: + IC(0.430 ns) + CELL(0.738 ns) = 20.868 ns; Loc. = LC_X47_Y9_N4; Fanout = 1; REG Node = 'tpgen:U5B\|edh:u4\|data_out\[5\]'" {  } { { "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/db/hdvb1_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/db/hdvb1_cmp.qrpt" Compiler "hdvb1" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/db/hdvb1.quartus_db" { Floorplan "" "" "1.168 ns" { tpgen:U5B|edh:u4|Mux~1554 tpgen:U5B|edh:u4|data_out[5] } "NODE_NAME" } } } { "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/edh.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/edh.vhd" 48 -1 0 } }  } 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "6.662 ns 31.92 % " "Info: Total cell delay = 6.662 ns ( 31.92 % )" {  } {  } 0} { "Info" "ITDB_TOTAL_IC_DELAY" "14.206 ns 68.08 % " "Info: Total interconnect delay = 14.206 ns ( 68.08 % )" {  } {  } 0}  } { { "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/db/hdvb1_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/db/hdvb1_cmp.qrpt" Compiler "hdvb1" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/db/hdvb1.quartus_db" { Floorplan "" "" "20.868 ns" { tpgen:U5B|eg1:u1|linecount_out[3] tpgen:U5B|linecount[3]~1407 tpgen:U5B|linecount[3]~1408 tpgen:U5B|edh:u4|edh_locate~390 tpgen:U5B|edh:u4|edh_locate~392 tpgen:U5B|edh:u4|edh_insert~5 tpgen:U5B|edh:u4|edhcount[9]~300 tpgen:U5B|edh:u4|edhcount[9]~301 tpgen:U5B|edh:u4|edhcount[9]~233 tpgen:U5B|edh:u4|reduce_nor~501 tpgen:U5B|edh:u4|reduce_nor~503 tpgen:U5B|edh:u4|reduce_nor~504 tpgen:U5B|edh:u4|reduce_nor~507 tpgen:U5B|edh:u4|reduce_nor~21 tpgen:U5B|edh:u4|edhword[5]~713 tpgen:U5B|edh:u4|edhword[5]~714 tpgen:U5B|edh:u4|edhword[5]~55 tpgen:U5B|edh:u4|Mux~1554 tpgen:U5B|edh:u4|data_out[5] } "NODE_NAME" } } }  } 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "txclkod destination 2.989 ns + Shortest register " "Info: + Shortest clock path from clock txclkod to destination register is 2.989 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns txclkod 1 CLK PIN_J4 283 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_J4; Fanout = 283; CLK Node = 'txclkod'" {  } { { "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/db/hdvb1_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/db/hdvb1_cmp.qrpt" Compiler "hdvb1" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/db/hdvb1.quartus_db" { Floorplan "" "" "" { txclkod } "NODE_NAME" } } } { "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/hdvb1.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/hdvb1.vhd" 12 -1 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(0.809 ns) + CELL(0.711 ns) 2.989 ns tpgen:U5B\|edh:u4\|data_out\[5\] 2 REG LC_X47_Y9_N4 1 " "Info: 2: + IC(0.809 ns) + CELL(0.711 ns) = 2.989 ns; Loc. = LC_X47_Y9_N4; Fanout = 1; REG Node = 'tpgen:U5B\|edh:u4\|data_out\[5\]'" {  } { { "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/db/hdvb1_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/db/hdvb1_cmp.qrpt" Compiler "hdvb1" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/db/hdvb1.quartus_db" { Floorplan "" "" "1.520 ns" { txclkod tpgen:U5B|edh:u4|data_out[5] } "NODE_NAME" } } } { "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/edh.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/edh.vhd" 48 -1 0 } }  } 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.180 ns 72.93 % " "Info: Total cell delay = 2.180 ns ( 72.93 % )" {  } {  } 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.809 ns 27.07 % " "Info: Total interconnect delay = 0.809 ns ( 27.07 % )" {  } {  } 0}  } { { "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/db/hdvb1_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/db/hdvb1_cmp.qrpt" Compiler "hdvb1" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/db/hdvb1.quartus_db" { Floorplan "" "" "2.989 ns" { txclkod tpgen:U5B|edh:u4|data_out[5] } "NODE_NAME" } } }  } 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "txclkod source 2.989 ns - Longest register " "Info: - Longest clock path from clock txclkod to source register is 2.989 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns txclkod 1 CLK PIN_J4 283 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_J4; Fanout = 283; CLK Node = 'txclkod'" {  } { { "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/db/hdvb1_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/db/hdvb1_cmp.qrpt" Compiler "hdvb1" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/db/hdvb1.quartus_db" { Floorplan "" "" "" { txclkod } "NODE_NAME" } } } { "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/hdvb1.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/hdvb1.vhd" 12 -1 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(0.809 ns) + CELL(0.711 ns) 2.989 ns tpgen:U5B\|eg1:u1\|linecount_out\[3\] 2 REG LC_X55_Y11_N7 1 " "Info: 2: + IC(0.809 ns) + CELL(0.711 ns) = 2.989 ns; Loc. = LC_X55_Y11_N7; Fanout = 1; REG Node = 'tpgen:U5B\|eg1:u1\|linecount_out\[3\]'" {  } { { "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/db/hdvb1_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/db/hdvb1_cmp.qrpt" Compiler "hdvb1" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/db/hdvb1.quartus_db" { Floorplan "" "" "1.520 ns" { txclkod tpgen:U5B|eg1:u1|linecount_out[3] } "NODE_NAME" } } } { "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/eg1.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/eg1.vhd" 53 -1 0 } }  } 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.180 ns 72.93 % " "Info: Total cell delay = 2.180 ns ( 72.93 % )" {  } {  } 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.809 ns 27.07 % " "Info: Total interconnect delay = 0.809 ns ( 27.07 % )" {  } {  } 0}  } { { "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/db/hdvb1_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/db/hdvb1_cmp.qrpt" Compiler "hdvb1" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/db/hdvb1.quartus_db" { Floorplan "" "" "2.989 ns" { txclkod tpgen:U5B|eg1:u1|linecount_out[3] } "NODE_NAME" } } }  } 0}  } { { "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/db/hdvb1_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/db/hdvb1_cmp.qrpt" Compiler "hdvb1" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/db/hdvb1.quartus_db" { Floorplan "" "" "2.989 ns" { txclkod tpgen:U5B|edh:u4|data_out[5] } "NODE_NAME" } } } { "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/db/hdvb1_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/db/hdvb1_cmp.qrpt" Compiler "hdvb1" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/db/hdvb1.quartus_db" { Floorplan "" "" "2.989 ns" { txclkod tpgen:U5B|eg1:u1|linecount_out[3] } "NODE_NAME" } } }  } 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.224 ns + " "Info: + Micro clock to output delay of source is 0.224 ns" {  } { { "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/eg1.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/eg1.vhd" 53 -1 0 } }  } 0} { "Info" "ITDB_FULL_TSU_DELAY" "0.037 ns + " "Info: + Micro setup delay of destination is 0.037 ns" {  } { { "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/edh.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/edh.vhd" 48 -1 0 } }  } 0}  } { { "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/db/hdvb1_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/db/hdvb1_cmp.qrpt" Compiler "hdvb1" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/db/hdvb1.quartus_db" { Floorplan "" "" "20.868 ns" { tpgen:U5B|eg1:u1|linecount_out[3] tpgen:U5B|linecount[3]~1407 tpgen:U5B|linecount[3]~1408 tpgen:U5B|edh:u4|edh_locate~390 tpgen:U5B|edh:u4|edh_locate~392 tpgen:U5B|edh:u4|edh_insert~5 tpgen:U5B|edh:u4|edhcount[9]~300 tpgen:U5B|edh:u4|edhcount[9]~301 tpgen:U5B|edh:u4|edhcount[9]~233 tpgen:U5B|edh:u4|reduce_nor~501 tpgen:U5B|edh:u4|reduce_nor~503 tpgen:U5B|edh:u4|reduce_nor~504 tpgen:U5B|edh:u4|reduce_nor~507 tpgen:U5B|edh:u4|reduce_nor~21 tpgen:U5B|edh:u4|edhword[5]~713 tpgen:U5B|edh:u4|edhword[5]~714 tpgen:U5B|edh:u4|edhword[5]~55 tpgen:U5B|edh:u4|Mux~1554 tpgen:U5B|edh:u4|data_out[5] } "NODE_NAME" } } } { "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/db/hdvb1_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/db/hdvb1_cmp.qrpt" Compiler "hdvb1" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/db/hdvb1.quartus_db" { Floorplan "" "" "2.989 ns" { txclkod tpgen:U5B|edh:u4|data_out[5] } "NODE_NAME" } } } { "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/db/hdvb1_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/db/hdvb1_cmp.qrpt" Compiler "hdvb1" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/db/hdvb1.quartus_db" { Floorplan "" "" "2.989 ns" { txclkod tpgen:U5B|eg1:u1|linecount_out[3] } "NODE_NAME" } } }  } 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "rxclkc_p register video_detect:U11A\|count\[6\] register edh:U12A\|data_out\[3\] 47.71 MHz 20.958 ns Internal " "Info: Clock rxclkc_p has Internal fmax of 47.71 MHz between source register video_detect:U11A\|count\[6\] and destination register edh:U12A\|data_out\[3\] (period= 20.958 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "20.799 ns + Longest register register " "Info: + Longest register to register delay is 20.799 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns video_detect:U11A\|count\[6\] 1 REG LC_X18_Y12_N6 39 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X18_Y12_N6; Fanout = 39; REG Node = 'video_detect:U11A\|count\[6\]'" {  } { { "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/db/hdvb1_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/db/hdvb1_cmp.qrpt" Compiler "hdvb1" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/db/hdvb1.quartus_db" { Floorplan "" "" "" { video_detect:U11A|count[6] } "NODE_NAME" } } } { "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/video_detect.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/video_detect.vhd" 72 -1 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(2.196 ns) + CELL(0.590 ns) 2.786 ns video_detect:U11A\|video_detect~400 2 COMB LC_X23_Y14_N5 3 " "Info: 2: + IC(2.196 ns) + CELL(0.590 ns) = 2.786 ns; Loc. = LC_X23_Y14_N5; Fanout = 3; COMB Node = 'video_detect:U11A\|video_detect~400'" {  } { { "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/db/hdvb1_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/db/hdvb1_cmp.qrpt" Compiler "hdvb1" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/db/hdvb1.quartus_db" { Floorplan "" "" "2.786 ns" { video_detect:U11A|count[6] video_detect:U11A|video_detect~400 } "NODE_NAME" } } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(0.182 ns) + CELL(0.114 ns) 3.082 ns edh:U12A\|edh_insert~548 3 COMB LC_X23_Y14_N6 3 " "Info: 3: + IC(0.182 ns) + CELL(0.114 ns) = 3.082 ns; Loc. = LC_X23_Y14_N6; Fanout = 3; COMB Node = 'edh:U12A\|edh_insert~548'" {  } { { "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/db/hdvb1_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/db/hdvb1_cmp.qrpt" Compiler "hdvb1" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/db/hdvb1.quartus_db" { Floorplan "" "" "0.296 ns" { video_detect:U11A|video_detect~400 edh:U12A|edh_insert~548 } "NODE_NAME" } } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(1.569 ns) + CELL(0.590 ns) 5.241 ns edh:U12A\|edh_insert~550 4 COMB LC_X24_Y16_N9 13 " "Info: 4: + IC(1.569 ns) + CELL(0.590 ns) = 5.241 ns; Loc. = LC_X24_Y16_N9; Fanout = 13; COMB Node = 'edh:U12A\|edh_insert~550'" {  } { { "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/db/hdvb1_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/db/hdvb1_cmp.qrpt" Compiler "hdvb1" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/db/hdvb1.quartus_db" { Floorplan "" "" "2.159 ns" { edh:U12A|edh_insert~548 edh:U12A|edh_insert~550 } "NODE_NAME" } } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(1.628 ns) + CELL(0.442 ns) 7.311 ns edh:U12A\|add~433 5 COMB LC_X22_Y13_N1 1 " "Info: 5: + IC(1.628 ns) + CELL(0.442 ns) = 7.311 ns; Loc. = LC_X22_Y13_N1; Fanout = 1; COMB Node = 'edh:U12A\|add~433'" {  } { { "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/db/hdvb1_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/db/hdvb1_cmp.qrpt" Compiler "hdvb1" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/db/hdvb1.quartus_db" { Floorplan "" "" "2.070 ns" { edh:U12A|edh_insert~550 edh:U12A|add~433 } "NODE_NAME" } } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(1.631 ns) + CELL(0.442 ns) 9.384 ns edh:U12A\|edhcount\[5\]~240 6 COMB LC_X21_Y15_N6 1 " "Info: 6: + IC(1.631 ns) + CELL(0.442 ns) = 9.384 ns; Loc. = LC_X21_Y15_N6; Fanout = 1; COMB Node = 'edh:U12A\|edhcount\[5\]~240'" {  } { { "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/db/hdvb1_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/db/hdvb1_cmp.qrpt" Compiler "hdvb1" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/db/hdvb1.quartus_db" { Floorplan "" "" "2.073 ns" { edh:U12A|add~433 edh:U12A|edhcount[5]~240 } "NODE_NAME" } } } { "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/edh.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/edh.vhd" 58 -1 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(0.730 ns) + CELL(0.292 ns) 10.406 ns edh:U12A\|edhcount\[5\]~241 7 COMB LC_X21_Y15_N2 1 " "Info: 7: + IC(0.730 ns) + CELL(0.292 ns) = 10.406 ns; Loc. = LC_X21_Y15_N2; Fanout = 1; COMB Node = 'edh:U12A\|edhcount\[5\]~241'" {  } { { "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/db/hdvb1_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/db/hdvb1_cmp.qrpt" Compiler "hdvb1" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/db/hdvb1.quartus_db" { Floorplan "" "" "1.022 ns" { edh:U12A|edhcount[5]~240 edh:U12A|edhcount[5]~241 } "NODE_NAME" } } } { "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/edh.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/edh.vhd" 58 -1 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(1.267 ns) + CELL(0.292 ns) 11.965 ns edh:U12A\|reduce_nor~416 8 COMB LC_X21_Y17_N0 1 " "Info: 8: + IC(1.267 ns) + CELL(0.292 ns) = 11.965 ns; Loc. = LC_X21_Y17_N0; Fanout = 1; COMB Node = 'edh:U12A\|reduce_nor~416'" {  } { { "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/db/hdvb1_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/db/hdvb1_cmp.qrpt" Compiler "hdvb1" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/db/hdvb1.quartus_db" { Floorplan "" "" "1.559 ns" { edh:U12A|edhcount[5]~241 edh:U12A|reduce_nor~416 } "NODE_NAME" } } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(0.428 ns) + CELL(0.114 ns) 12.507 ns edh:U12A\|reduce_nor~417 9 COMB LC_X21_Y17_N3 4 " "Info: 9: + IC(0.428 ns) + CELL(0.114 ns) = 12.507 ns; Loc. = LC_X21_Y17_N3; Fanout = 4; COMB Node = 'edh:U12A\|reduce_nor~417'" {  } { { "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/db/hdvb1_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/db/hdvb1_cmp.qrpt" Compiler "hdvb1" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/db/hdvb1.quartus_db" { Floorplan "" "" "0.542 ns" { edh:U12A|reduce_nor~416 edh:U12A|reduce_nor~417 } "NODE_NAME" } } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(1.227 ns) + CELL(0.590 ns) 14.324 ns edh:U12A\|reduce_nor~422 10 COMB LC_X17_Y17_N0 6 " "Info: 10: + IC(1.227 ns) + CELL(0.590 ns) = 14.324 ns; Loc. = LC_X17_Y17_N0; Fanout = 6; COMB Node = 'edh:U12A\|reduce_nor~422'" {  } { { "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/db/hdvb1_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/db/hdvb1_cmp.qrpt" Compiler "hdvb1" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/db/hdvb1.quartus_db" { Floorplan "" "" "1.817 ns" { edh:U12A|reduce_nor~417 edh:U12A|reduce_nor~422 } "NODE_NAME" } } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(1.235 ns) + CELL(0.590 ns) 16.149 ns edh:U12A\|edhword~851 11 COMB LC_X18_Y15_N7 5 " "Info: 11: + IC(1.235 ns) + CELL(0.590 ns) = 16.149 ns; Loc. = LC_X18_Y15_N7; Fanout = 5; COMB Node = 'edh:U12A\|edhword~851'" {  } { { "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/db/hdvb1_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/db/hdvb1_cmp.qrpt" Compiler "hdvb1" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/db/hdvb1.quartus_db" { Floorplan "" "" "1.825 ns" { edh:U12A|reduce_nor~422 edh:U12A|edhword~851 } "NODE_NAME" } } } { "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/edh.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/edh.vhd" 53 -1 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(1.592 ns) + CELL(0.442 ns) 18.183 ns edh:U12A\|edhword\[3\]~852 12 COMB LC_X17_Y19_N9 1 " "Info: 12: + IC(1.592 ns) + CELL(0.442 ns) = 18.183 ns; Loc. = LC_X17_Y19_N9; Fanout = 1; COMB Node = 'edh:U12A\|edhword\[3\]~852'" {  } { { "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/db/hdvb1_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/db/hdvb1_cmp.qrpt" Compiler "hdvb1" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/db/hdvb1.quartus_db" { Floorplan "" "" "2.034 ns" { edh:U12A|edhword~851 edh:U12A|edhword[3]~852 } "NODE_NAME" } } } { "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/edh.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/edh.vhd" 53 -1 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(0.434 ns) + CELL(0.590 ns) 19.207 ns edh:U12A\|edhword\[3\]~67 13 COMB LC_X17_Y19_N2 2 " "Info: 13: + IC(0.434 ns) + CELL(0.590 ns) = 19.207 ns; Loc. = LC_X17_Y19_N2; Fanout = 2; COMB Node = 'edh:U12A\|edhword\[3\]~67'" {  } { { "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/db/hdvb1_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/db/hdvb1_cmp.qrpt" Compiler "hdvb1" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/db/hdvb1.quartus_db" { Floorplan "" "" "1.024 ns" { edh:U12A|edhword[3]~852 edh:U12A|edhword[3]~67 } "NODE_NAME" } } } { "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/edh.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/edh.vhd" 53 -1 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(0.436 ns) + CELL(0.590 ns) 20.233 ns edh:U12A\|Mux~713 14 COMB LC_X17_Y19_N8 1 " "Info: 14: + IC(0.436 ns) + CELL(0.590 ns) = 20.233 ns; Loc. = LC_X17_Y19_N8; Fanout = 1; COMB Node = 'edh:U12A\|Mux~713'" {  } { { "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/db/hdvb1_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/db/hdvb1_cmp.qrpt" Compiler "hdvb1" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/db/hdvb1.quartus_db" { Floorplan "" "" "1.026 ns" { edh:U12A|edhword[3]~67 edh:U12A|Mux~713 } "NODE_NAME" } } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(0.451 ns) + CELL(0.115 ns) 20.799 ns edh:U12A\|data_out\[3\] 15 REG LC_X17_Y19_N3 1 " "Info: 15: + IC(0.451 ns) + CELL(0.115 ns) = 20.799 ns; Loc. = LC_X17_Y19_N3; Fanout = 1; REG Node = 'edh:U12A\|data_out\[3\]'" {  } { { "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/db/hdvb1_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/db/hdvb1_cmp.qrpt" Compiler "hdvb1" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/db/hdvb1.quartus_db" { Floorplan "" "" "0.566 ns" { edh:U12A|Mux~713 edh:U12A|data_out[3] } "NODE_NAME" } } } { "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/edh.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/edh.vhd" 48 -1 0 } }  } 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.793 ns 27.85 % " "Info: Total cell delay = 5.793 ns ( 27.85 % )" {  } {  } 0} { "Info" "ITDB_TOTAL_IC_DELAY" "15.006 ns 72.15 % " "Info: Total interconnect delay = 15.006 ns ( 72.15 % )" {  } {  } 0}  } { { "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/db/hdvb1_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/db/hdvb1_cmp.qrpt" Compiler "hdvb1" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/db/hdvb1.quartus_db" { Floorplan "" "" "20.799 ns" { video_detect:U11A|count[6] video_detect:U11A|video_detect~400 edh:U12A|edh_insert~548 edh:U12A|edh_insert~550 edh:U12A|add~433 edh:U12A|edhcount[5]~240 edh:U12A|edhcount[5]~241 edh:U12A|reduce_nor~416 edh:U12A|reduce_nor~417 edh:U12A|reduce_nor~422 edh:U12A|edhword~851 edh:U12A|edhword[3]~852 edh:U12A|edhword[3]~67 edh:U12A|Mux~713 edh:U12A|data_out[3] } "NODE_NAME" } } }  } 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.102 ns - Smallest " "Info: - Smallest clock skew is 0.102 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "rxclkc_p destination 3.188 ns + Shortest register " "Info: + Shortest clock path from clock rxclkc_p to destination register is 3.188 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns rxclkc_p 1 CLK PIN_J15 246 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_J15; Fanout = 246; CLK Node = 'rxclkc_p'" {  } { { "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/db/hdvb1_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/db/hdvb1_cmp.qrpt" Compiler "hdvb1" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/db/hdvb1.quartus_db" { Floorplan "" "" "" { rxclkc_p } "NODE_NAME" } } } { "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/hdvb1.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/hdvb1.vhd" 13 -1 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(1.008 ns) + CELL(0.711 ns) 3.188 ns edh:U12A\|data_out\[3\] 2 REG LC_X17_Y19_N3 1 " "Info: 2: + IC(1.008 ns) + CELL(0.711 ns) = 3.188 ns; Loc. = LC_X17_Y19_N3; Fanout = 1; REG Node = 'edh:U12A\|data_out\[3\]'" {  } { { "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/db/hdvb1_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/db/hdvb1_cmp.qrpt" Compiler "hdvb1" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/db/hdvb1.quartus_db" { Floorplan "" "" "1.719 ns" { rxclkc_p edh:U12A|data_out[3] } "NODE_NAME" } } } { "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/edh.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/edh.vhd" 48 -1 0 } }  } 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.180 ns 68.38 % " "Info: Total cell delay = 2.180 ns ( 68.38 % )" {  } {  } 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.008 ns 31.62 % " "Info: Total interconnect delay = 1.008 ns ( 31.62 % )" {  } {  } 0}  } { { "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/db/hdvb1_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/db/hdvb1_cmp.qrpt" Compiler "hdvb1" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/db/hdvb1.quartus_db" { Floorplan "" "" "3.188 ns" { rxclkc_p edh:U12A|data_out[3] } "NODE_NAME" } } }  } 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "rxclkc_p source 3.086 ns - Longest register " "Info: - Longest clock path from clock rxclkc_p to source register is 3.086 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns rxclkc_p 1 CLK PIN_J15 246 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_J15; Fanout = 246; CLK Node = 'rxclkc_p'" {  } { { "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/db/hdvb1_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/db/hdvb1_cmp.qrpt" Compiler "hdvb1" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/db/hdvb1.quartus_db" { Floorplan "" "" "" { rxclkc_p } "NODE_NAME" } } } { "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/hdvb1.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/hdvb1.vhd" 13 -1 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(0.906 ns) + CELL(0.711 ns) 3.086 ns video_detect:U11A\|count\[6\] 2 REG LC_X18_Y12_N6 39 " "Info: 2: + IC(0.906 ns) + CELL(0.711 ns) = 3.086 ns; Loc. = LC_X18_Y12_N6; Fanout = 39; REG Node = 'video_detect:U11A\|count\[6\]'" {  } { { "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/db/hdvb1_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/db/hdvb1_cmp.qrpt" Compiler "hdvb1" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/db/hdvb1.quartus_db" { Floorplan "" "" "1.617 ns" { rxclkc_p video_detect:U11A|count[6] } "NODE_NAME" } } } { "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/video_detect.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/video_detect.vhd" 72 -1 0 } }  } 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.180 ns 70.64 % " "Info: Total cell delay = 2.180 ns ( 70.64 % )" {  } {  } 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.906 ns 29.36 % " "Info: Total interconnect delay = 0.906 ns ( 29.36 % )" {  } {  } 0}  } { { "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/db/hdvb1_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/db/hdvb1_cmp.qrpt" Compiler "hdvb1" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/db/hdvb1.quartus_db" { Floorplan "" "" "3.086 ns" { rxclkc_p video_detect:U11A|count[6] } "NODE_NAME" } } }  } 0}  } { { "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/db/hdvb1_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/db/hdvb1_cmp.qrpt" Compiler "hdvb1" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/db/hdvb1.quartus_db" { Floorplan "" "" "3.188 ns" { rxclkc_p edh:U12A|data_out[3] } "NODE_NAME" } } } { "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/db/hdvb1_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/db/hdvb1_cmp.qrpt" Compiler "hdvb1" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/db/hdvb1.quartus_db" { Floorplan "" "" "3.086 ns" { rxclkc_p video_detect:U11A|count[6] } "NODE_NAME" } } }  } 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.224 ns + " "Info: + Micro clock to output delay of source is 0.224 ns" {  } { { "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/video_detect.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/video_detect.vhd" 72 -1 0 } }  } 0} { "Info" "ITDB_FULL_TSU_DELAY" "0.037 ns + " "Info: + Micro setup delay of destination is 0.037 ns" {  } { { "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/edh.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/edh.vhd" 48 -1 0 } }  } 0}  } { { "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/db/hdvb1_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/db/hdvb1_cmp.qrpt" Compiler "hdvb1" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/db/hdvb1.quartus_db" { Floorplan "" "" "20.799 ns" { video_detect:U11A|count[6] video_detect:U11A|video_detect~400 edh:U12A|edh_insert~548 edh:U12A|edh_insert~550 edh:U12A|add~433 edh:U12A|edhcount[5]~240 edh:U12A|edhcount[5]~241 edh:U12A|reduce_nor~416 edh:U12A|reduce_nor~417 edh:U12A|reduce_nor~422 edh:U12A|edhword~851 edh:U12A|edhword[3]~852 edh:U12A|edhword[3]~67 edh:U12A|Mux~713 edh:U12A|data_out[3] } "NODE_NAME" } } } { "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/db/hdvb1_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/db/hdvb1_cmp.qrpt" Compiler "hdvb1" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/db/hdvb1.quartus_db" { Floorplan "" "" "3.188 ns" { rxclkc_p edh:U12A|data_out[3] } "NODE_NAME" } } } { "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/db/hdvb1_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/db/hdvb1_cmp.qrpt" Compiler "hdvb1" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/db/hdvb1.quartus_db" { Floorplan "" "" "3.086 ns" { rxclkc_p video_detect:U11A|count[6] } "NODE_NAME" } } }  } 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "rxclkd_p register video_detect:U11B\|count\[1\] register edh:U12B\|data_out\[8\] 51.4 MHz 19.456 ns Internal " "Info: Clock rxclkd_p has Internal fmax of 51.4 MHz between source register video_detect:U11B\|count\[1\] and destination register edh:U12B\|data_out\[8\] (period= 19.456 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "19.195 ns + Longest register register " "Info: + Longest register to register delay is 19.195 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns video_detect:U11B\|count\[1\] 1 REG LC_X60_Y23_N1 31 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X60_Y23_N1; Fanout = 31; REG Node = 'video_detect:U11B\|count\[1\]'" {  } { { "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/db/hdvb1_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/db/hdvb1_cmp.qrpt" Compiler "hdvb1" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/db/hdvb1.quartus_db" { Floorplan "" "" "" { video_detect:U11B|count[1] } "NODE_NAME" } } } { "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/video_detect.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/video_detect.vhd" 72 -1 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(1.728 ns) + CELL(0.292 ns) 2.020 ns video_detect:U11B\|count\[0\]~3964 2 COMB LC_X58_Y26_N2 6 " "Info: 2: + IC(1.728 ns) + CELL(0.292 ns) = 2.020 ns; Loc. = LC_X58_Y26_N2; Fanout = 6; COMB Node = 'video_detect:U11B\|count\[0\]~3964'" {  } { { "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/db/hdvb1_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/db/hdvb1_cmp.qrpt" Compiler "hdvb1" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/db/hdvb1.quartus_db" { Floorplan "" "" "2.020 ns" { video_detect:U11B|count[1] video_detect:U11B|count[0]~3964 } "NODE_NAME" } } } { "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/video_detect.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/video_detect.vhd" 72 -1 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(1.297 ns) + CELL(0.590 ns) 3.907 ns edh:U12B\|edh_insert~551 3 COMB LC_X59_Y24_N0 1 " "Info: 3: + IC(1.297 ns) + CELL(0.590 ns) = 3.907 ns; Loc. = LC_X59_Y24_N0; Fanout = 1; COMB Node = 'edh:U12B\|edh_insert~551'" {  } { { "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/db/hdvb1_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/db/hdvb1_cmp.qrpt" Compiler "hdvb1" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/db/hdvb1.quartus_db" { Floorplan "" "" "1.887 ns" { video_detect:U11B|count[0]~3964 edh:U12B|edh_insert~551 } "NODE_NAME" } } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(0.182 ns) + CELL(0.114 ns) 4.203 ns edh:U12B\|edh_insert~552 4 COMB LC_X59_Y24_N1 13 " "Info: 4: + IC(0.182 ns) + CELL(0.114 ns) = 4.203 ns; Loc. = LC_X59_Y24_N1; Fanout = 13; COMB Node = 'edh:U12B\|edh_insert~552'" {  } { { "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/db/hdvb1_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/db/hdvb1_cmp.qrpt" Compiler "hdvb1" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/db/hdvb1.quartus_db" { Floorplan "" "" "0.296 ns" { edh:U12B|edh_insert~551 edh:U12B|edh_insert~552 } "NODE_NAME" } } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(1.269 ns) + CELL(0.590 ns) 6.062 ns edh:U12B\|add~443 5 COMB LC_X59_Y23_N1 1 " "Info: 5: + IC(1.269 ns) + CELL(0.590 ns) = 6.062 ns; Loc. = LC_X59_Y23_N1; Fanout = 1; COMB Node = 'edh:U12B\|add~443'" {  } { { "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/db/hdvb1_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/db/hdvb1_cmp.qrpt" Compiler "hdvb1" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/db/hdvb1.quartus_db" { Floorplan "" "" "1.859 ns" { edh:U12B|edh_insert~552 edh:U12B|add~443 } "NODE_NAME" } } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(0.431 ns) + CELL(0.590 ns) 7.083 ns edh:U12B\|edhcount\[7\]~236 6 COMB LC_X59_Y23_N7 1 " "Info: 6: + IC(0.431 ns) + CELL(0.590 ns) = 7.083 ns; Loc. = LC_X59_Y23_N7; Fanout = 1; COMB Node = 'edh:U12B\|edhcount\[7\]~236'" {  } { { "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/db/hdvb1_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/db/hdvb1_cmp.qrpt" Compiler "hdvb1" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/db/hdvb1.quartus_db" { Floorplan "" "" "1.021 ns" { edh:U12B|add~443 edh:U12B|edhcount[7]~236 } "NODE_NAME" } } } { "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/edh.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/edh.vhd" 58 -1 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(0.428 ns) + CELL(0.590 ns) 8.101 ns edh:U12B\|edhcount\[7\]~237 7 COMB LC_X59_Y23_N8 1 " "Info: 7: + IC(0.428 ns) + CELL(0.590 ns) = 8.101 ns; Loc. = LC_X59_Y23_N8; Fanout = 1; COMB Node = 'edh:U12B\|edhcount\[7\]~237'" {  } { { "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/db/hdvb1_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/db/hdvb1_cmp.qrpt" Compiler "hdvb1" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/db/hdvb1.quartus_db" { Floorplan "" "" "1.018 ns" { edh:U12B|edhcount[7]~236 edh:U12B|edhcount[7]~237 } "NODE_NAME" } } } { "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/edh.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/edh.vhd" 58 -1 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(1.600 ns) + CELL(0.292 ns) 9.993 ns edh:U12B\|reduce_nor~409 8 COMB LC_X61_Y24_N8 1 " "Info: 8: + IC(1.600 ns) + CELL(0.292 ns) = 9.993 ns; Loc. = LC_X61_Y24_N8; Fanout = 1; COMB Node = 'edh:U12B\|reduce_nor~409'" {  } { { "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/db/hdvb1_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/db/hdvb1_cmp.qrpt" Compiler "hdvb1" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/db/hdvb1.quartus_db" { Floorplan "" "" "1.892 ns" { edh:U12B|edhcount[7]~237 edh:U12B|reduce_nor~409 } "NODE_NAME" } } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(0.411 ns) + CELL(0.442 ns) 10.846 ns edh:U12B\|reduce_nor~411 9 COMB LC_X61_Y24_N5 1 " "Info: 9: + IC(0.411 ns) + CELL(0.442 ns) = 10.846 ns; Loc. = LC_X61_Y24_N5; Fanout = 1; COMB Node = 'edh:U12B\|reduce_nor~411'" {  } { { "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/db/hdvb1_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/db/hdvb1_cmp.qrpt" Compiler "hdvb1" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/db/hdvb1.quartus_db" { Floorplan "" "" "0.853 ns" { edh:U12B|reduce_nor~409 edh:U12B|reduce_nor~411 } "NODE_NAME" } } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(0.432 ns) + CELL(0.114 ns) 11.392 ns edh:U12B\|reduce_nor~412 10 COMB LC_X61_Y24_N0 4 " "Info: 10: + IC(0.432 ns) + CELL(0.114 ns) = 11.392 ns; Loc. = LC_X61_Y24_N0; Fanout = 4; COMB Node = 'edh:U12B\|reduce_nor~412'" {  } { { "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/db/hdvb1_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/db/hdvb1_cmp.qrpt" Compiler "hdvb1" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/db/hdvb1.quartus_db" { Floorplan "" "" "0.546 ns" { edh:U12B|reduce_nor~411 edh:U12B|reduce_nor~412 } "NODE_NAME" } } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(1.136 ns) + CELL(0.292 ns) 12.820 ns edh:U12B\|reduce_nor~417 11 COMB LC_X63_Y24_N7 4 " "Info: 11: + IC(1.136 ns) + CELL(0.292 ns) = 12.820 ns; Loc. = LC_X63_Y24_N7; Fanout = 4; COMB Node = 'edh:U12B\|reduce_nor~417'" {  } { { "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/db/hdvb1_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/db/hdvb1_cmp.qrpt" Compiler "hdvb1" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/db/hdvb1.quartus_db" { Floorplan "" "" "1.428 ns" { edh:U12B|reduce_nor~412 edh:U12B|reduce_nor~417 } "NODE_NAME" } } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(0.752 ns) + CELL(0.292 ns) 13.864 ns edh:U12B\|reduce_or~353 12 COMB LC_X62_Y24_N9 5 " "Info: 12: + IC(0.752 ns) + CELL(0.292 ns) = 13.864 ns; Loc. = LC_X62_Y24_N9; Fanout = 5; COMB Node = 'edh:U12B\|reduce_or~353'" {  } { { "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/db/hdvb1_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/db/hdvb1_cmp.qrpt" Compiler "hdvb1" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/db/hdvb1.quartus_db" { Floorplan "" "" "1.044 ns" { edh:U12B|reduce_nor~417 edh:U12B|reduce_or~353 } "NODE_NAME" } } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(1.284 ns) + CELL(0.590 ns) 15.738 ns edh:U12B\|reduce_or~6 13 COMB LC_X62_Y26_N4 2 " "Info: 13: + IC(1.284 ns) + CELL(0.590 ns) = 15.738 ns; Loc. = LC_X62_Y26_N4; Fanout = 2; COMB Node = 'edh:U12B\|reduce_or~6'" {  } { { "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/db/hdvb1_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/db/hdvb1_cmp.qrpt" Compiler "hdvb1" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/db/hdvb1.quartus_db" { Floorplan "" "" "1.874 ns" { edh:U12B|reduce_or~353 edh:U12B|reduce_or~6 } "NODE_NAME" } } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(1.580 ns) + CELL(0.590 ns) 17.908 ns edh:U12B\|edhword\[8\]~24 14 COMB LC_X64_Y24_N8 2 " "Info: 14: + IC(1.580 ns) + CELL(0.590 ns) = 17.908 ns; Loc. = LC_X64_Y24_N8; Fanout = 2; COMB Node = 'edh:U12B\|edhword\[8\]~24'" {  } { { "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/db/hdvb1_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/db/hdvb1_cmp.qrpt" Compiler "hdvb1" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/db/hdvb1.quartus_db" { Floorplan "" "" "2.170 ns" { edh:U12B|reduce_or~6 edh:U12B|edhword[8]~24 } "NODE_NAME" } } } { "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/edh.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/edh.vhd" 53 -1 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(0.438 ns) + CELL(0.292 ns) 18.638 ns edh:U12B\|Mux~633 15 COMB LC_X64_Y24_N2 1 " "Info: 15: + IC(0.438 ns) + CELL(0.292 ns) = 18.638 ns; Loc. = LC_X64_Y24_N2; Fanout = 1; COMB Node = 'edh:U12B\|Mux~633'" {  } { { "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/db/hdvb1_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/db/hdvb1_cmp.qrpt" Compiler "hdvb1" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/db/hdvb1.quartus_db" { Floorplan "" "" "0.730 ns" { edh:U12B|edhword[8]~24 edh:U12B|Mux~633 } "NODE_NAME" } } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(0.442 ns) + CELL(0.115 ns) 19.195 ns edh:U12B\|data_out\[8\] 16 REG LC_X64_Y24_N9 1 " "Info: 16: + IC(0.442 ns) + CELL(0.115 ns) = 19.195 ns; Loc. = LC_X64_Y24_N9; Fanout = 1; REG Node = 'edh:U12B\|data_out\[8\]'" {  } { { "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/db/hdvb1_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/db/hdvb1_cmp.qrpt" Compiler "hdvb1" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/db/hdvb1.quartus_db" { Floorplan "" "" "0.557 ns" { edh:U12B|Mux~633 edh:U12B|data_out[8] } "NODE_NAME" } } } { "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/edh.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/edh.vhd" 48 -1 0 } }  } 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.785 ns 30.14 % " "Info: Total cell delay = 5.785 ns ( 30.14 % )" {  } {  } 0} { "Info" "ITDB_TOTAL_IC_DELAY" "13.410 ns 69.86 % " "Info: Total interconnect delay = 13.410 ns ( 69.86 % )" {  } {  } 0}  } { { "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/db/hdvb1_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/db/hdvb1_cmp.qrpt" Compiler "hdvb1" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/db/hdvb1.quartus_db" { Floorplan "" "" "19.195 ns" { video_detect:U11B|count[1] video_detect:U11B|count[0]~3964 edh:U12B|edh_insert~551 edh:U12B|edh_insert~552 edh:U12B|add~443 edh:U12B|edhcount[7]~236 edh:U12B|edhcount[7]~237 edh:U12B|reduce_nor~409 edh:U12B|reduce_nor~411 edh:U12B|reduce_nor~412 edh:U12B|reduce_nor~417 edh:U12B|reduce_or~353 edh:U12B|reduce_or~6 edh:U12B|edhword[8]~24 edh:U12B|Mux~633 edh:U12B|data_out[8] } "NODE_NAME" } } }  } 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "rxclkd_p destination 3.091 ns + Shortest register " "Info: + Shortest clock path from clock rxclkd_p to destination register is 3.091 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns rxclkd_p 1 CLK PIN_J3 245 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_J3; Fanout = 245; CLK Node = 'rxclkd_p'" {  } { { "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/db/hdvb1_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/db/hdvb1_cmp.qrpt" Compiler "hdvb1" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/db/hdvb1.quartus_db" { Floorplan "" "" "" { rxclkd_p } "NODE_NAME" } } } { "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/hdvb1.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/hdvb1.vhd" 13 -1 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(0.911 ns) + CELL(0.711 ns) 3.091 ns edh:U12B\|data_out\[8\] 2 REG LC_X64_Y24_N9 1 " "Info: 2: + IC(0.911 ns) + CELL(0.711 ns) = 3.091 ns; Loc. = LC_X64_Y24_N9; Fanout = 1; REG Node = 'edh:U12B\|data_out\[8\]'" {  } { { "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/db/hdvb1_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/db/hdvb1_cmp.qrpt" Compiler "hdvb1" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/db/hdvb1.quartus_db" { Floorplan "" "" "1.622 ns" { rxclkd_p edh:U12B|data_out[8] } "NODE_NAME" } } } { "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/edh.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/edh.vhd" 48 -1 0 } }  } 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.180 ns 70.53 % " "Info: Total cell delay = 2.180 ns ( 70.53 % )" {  } {  } 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.911 ns 29.47 % " "Info: Total interconnect delay = 0.911 ns ( 29.47 % )" {  } {  } 0}  } { { "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/db/hdvb1_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/db/hdvb1_cmp.qrpt" Compiler "hdvb1" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/db/hdvb1.quartus_db" { Floorplan "" "" "3.091 ns" { rxclkd_p edh:U12B|data_out[8] } "NODE_NAME" } } }  } 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "rxclkd_p source 3.091 ns - Longest register " "Info: - Longest clock path from clock rxclkd_p to source register is 3.091 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns rxclkd_p 1 CLK PIN_J3 245 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_J3; Fanout = 245; CLK Node = 'rxclkd_p'" {  } { { "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/db/hdvb1_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/db/hdvb1_cmp.qrpt" Compiler "hdvb1" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/db/hdvb1.quartus_db" { Floorplan "" "" "" { rxclkd_p } "NODE_NAME" } } } { "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/hdvb1.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/hdvb1.vhd" 13 -1 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(0.911 ns) + CELL(0.711 ns) 3.091 ns video_detect:U11B\|count\[1\] 2 REG LC_X60_Y23_N1 31 " "Info: 2: + IC(0.911 ns) + CELL(0.711 ns) = 3.091 ns; Loc. = LC_X60_Y23_N1; Fanout = 31; REG Node = 'video_detect:U11B\|count\[1\]'" {  } { { "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/db/hdvb1_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/db/hdvb1_cmp.qrpt" Compiler "hdvb1" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/db/hdvb1.quartus_db" { Floorplan "" "" "1.622 ns" { rxclkd_p video_detect:U11B|count[1] } "NODE_NAME" } } } { "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/video_detect.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/video_detect.vhd" 72 -1 0 } }  } 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.180 ns 70.53 % " "Info: Total cell delay = 2.180 ns ( 70.53 % )" {  } {  } 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.911 ns 29.47 % " "Info: Total interconnect delay = 0.911 ns ( 29.47 % )" {  } {  } 0}  } { { "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/db/hdvb1_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/db/hdvb1_cmp.qrpt" Compiler "hdvb1" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/db/hdvb1.quartus_db" { Floorplan "" "" "3.091 ns" { rxclkd_p video_detect:U11B|count[1] } "NODE_NAME" } } }  } 0}  } { { "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/db/hdvb1_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/db/hdvb1_cmp.qrpt" Compiler "hdvb1" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/db/hdvb1.quartus_db" { Floorplan "" "" "3.091 ns" { rxclkd_p edh:U12B|data_out[8] } "NODE_NAME" } } } { "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/db/hdvb1_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/db/hdvb1_cmp.qrpt" Compiler "hdvb1" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/db/hdvb1.quartus_db" { Floorplan "" "" "3.091 ns" { rxclkd_p video_detect:U11B|count[1] } "NODE_NAME" } } }  } 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.224 ns + " "Info: + Micro clock to output delay of source is 0.224 ns" {  } { { "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/video_detect.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/video_detect.vhd" 72 -1 0 } }  } 0} { "Info" "ITDB_FULL_TSU_DELAY" "0.037 ns + " "Info: + Micro setup delay of destination is 0.037 ns" {  } { { "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/edh.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/edh.vhd" 48 -1 0 } }  } 0}  } { { "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/db/hdvb1_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/db/hdvb1_cmp.qrpt" Compiler "hdvb1" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/db/hdvb1.quartus_db" { Floorplan "" "" "19.195 ns" { video_detect:U11B|count[1] video_detect:U11B|count[0]~3964 edh:U12B|edh_insert~551 edh:U12B|edh_insert~552 edh:U12B|add~443 edh:U12B|edhcount[7]~236 edh:U12B|edhcount[7]~237 edh:U12B|reduce_nor~409 edh:U12B|reduce_nor~411 edh:U12B|reduce_nor~412 edh:U12B|reduce_nor~417 edh:U12B|reduce_or~353 edh:U12B|reduce_or~6 edh:U12B|edhword[8]~24 edh:U12B|Mux~633 edh:U12B|data_out[8] } "NODE_NAME" } } } { "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/db/hdvb1_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/db/hdvb1_cmp.qrpt" Compiler "hdvb1" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/db/hdvb1.quartus_db" { Floorplan "" "" "3.091 ns" { rxclkd_p edh:U12B|data_out[8] } "NODE_NAME" } } } { "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/db/hdvb1_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/db/hdvb1_cmp.qrpt" Compiler "hdvb1" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/db/hdvb1.quartus_db" { Floorplan "" "" "3.091 ns" { rxclkd_p video_detect:U11B|count[1] } "NODE_NAME" } } }  } 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clkout register autorate:u13b\|timer200ms\[14\] register autorate:u13b\|lpm_counter:lficount_rtl_0\|alt_counter_stratix:wysi_counter\|safe_q\[5\] 113.13 MHz 8.839 ns Internal " "Info: Clock clkout has Internal fmax of 113.13 MHz between source register autorate:u13b\|timer200ms\[14\] and destination register autorate:u13b\|lpm_counter:lficount_rtl_0\|alt_counter_stratix:wysi_counter\|safe_q\[5\] (period= 8.839 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "8.239 ns + Longest register register " "Info: + Longest register to register delay is 8.239 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns autorate:u13b\|timer200ms\[14\] 1 REG LC_X15_Y31_N8 5 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X15_Y31_N8; Fanout = 5; REG Node = 'autorate:u13b\|timer200ms\[14\]'" {  } { { "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/db/hdvb1_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/db/hdvb1_cmp.qrpt" Compiler "hdvb1" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/db/hdvb1.quartus_db" { Floorplan "" "" "" { autorate:u13b|timer200ms[14] } "NODE_NAME" } } } { "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/autorate.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/autorate.vhd" 144 -1 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(1.246 ns) + CELL(0.590 ns) 1.836 ns autorate:u13b\|reduce_nor~179 2 COMB LC_X15_Y32_N1 1 " "Info: 2: + IC(1.246 ns) + CELL(0.590 ns) = 1.836 ns; Loc. = LC_X15_Y32_N1; Fanout = 1; COMB Node = 'autorate:u13b\|reduce_nor~179'" {  } { { "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/db/hdvb1_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/db/hdvb1_cmp.qrpt" Compiler "hdvb1" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/db/hdvb1.quartus_db" { Floorplan "" "" "1.836 ns" { autorate:u13b|timer200ms[14] autorate:u13b|reduce_nor~179 } "NODE_NAME" } } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(0.428 ns) + CELL(0.590 ns) 2.854 ns autorate:u13b\|reduce_nor~182 3 COMB LC_X15_Y32_N2 1 " "Info: 3: + IC(0.428 ns) + CELL(0.590 ns) = 2.854 ns; Loc. = LC_X15_Y32_N2; Fanout = 1; COMB Node = 'autorate:u13b\|reduce_nor~182'" {  } { { "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/db/hdvb1_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/db/hdvb1_cmp.qrpt" Compiler "hdvb1" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/db/hdvb1.quartus_db" { Floorplan "" "" "1.018 ns" { autorate:u13b|reduce_nor~179 autorate:u13b|reduce_nor~182 } "NODE_NAME" } } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(1.201 ns) + CELL(0.442 ns) 4.497 ns autorate:u13b\|reduce_nor~1 4 COMB LC_X15_Y30_N9 14 " "Info: 4: + IC(1.201 ns) + CELL(0.442 ns) = 4.497 ns; Loc. = LC_X15_Y30_N9; Fanout = 14; COMB Node = 'autorate:u13b\|reduce_nor~1'" {  } { { "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/db/hdvb1_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/db/hdvb1_cmp.qrpt" Compiler "hdvb1" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/db/hdvb1.quartus_db" { Floorplan "" "" "1.643 ns" { autorate:u13b|reduce_nor~182 autorate:u13b|reduce_nor~1 } "NODE_NAME" } } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(0.445 ns) + CELL(0.590 ns) 5.532 ns autorate:u13b\|process0~222 5 COMB LC_X15_Y30_N8 30 " "Info: 5: + IC(0.445 ns) + CELL(0.590 ns) = 5.532 ns; Loc. = LC_X15_Y30_N8; Fanout = 30; COMB Node = 'autorate:u13b\|process0~222'" {  } { { "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/db/hdvb1_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/db/hdvb1_cmp.qrpt" Compiler "hdvb1" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/db/hdvb1.quartus_db" { Floorplan "" "" "1.035 ns" { autorate:u13b|reduce_nor~1 autorate:u13b|process0~222 } "NODE_NAME" } } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(1.595 ns) + CELL(1.112 ns) 8.239 ns autorate:u13b\|lpm_counter:lficount_rtl_0\|alt_counter_stratix:wysi_counter\|safe_q\[5\] 6 REG LC_X12_Y31_N5 4 " "Info: 6: + IC(1.595 ns) + CELL(1.112 ns) = 8.239 ns; Loc. = LC_X12_Y31_N5; Fanout = 4; REG Node = 'autorate:u13b\|lpm_counter:lficount_rtl_0\|alt_counter_stratix:wysi_counter\|safe_q\[5\]'" {  } { { "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/db/hdvb1_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/db/hdvb1_cmp.qrpt" Compiler "hdvb1" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/db/hdvb1.quartus_db" { Floorplan "" "" "2.707 ns" { autorate:u13b|process0~222 autorate:u13b|lpm_counter:lficount_rtl_0|alt_counter_stratix:wysi_counter|safe_q[5] } "NODE_NAME" } } } { "c:/programmer/altera/quartus41sp2/libraries/megafunctions/alt_counter_stratix.tdf" "" "" { Text "c:/programmer/altera/quartus41sp2/libraries/megafunctions/alt_counter_stratix.tdf" 316 9 0 } }  } 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.324 ns 40.34 % " "Info: Total cell delay = 3.324 ns ( 40.34 % )" {  } {  } 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.915 ns 59.66 % " "Info: Total interconnect delay = 4.915 ns ( 59.66 % )" {  } {  } 0}  } { { "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/db/hdvb1_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/db/hdvb1_cmp.qrpt" Compiler "hdvb1" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/db/hdvb1.quartus_db" { Floorplan "" "" "8.239 ns" { autorate:u13b|timer200ms[14] autorate:u13b|reduce_nor~179 autorate:u13b|reduce_nor~182 autorate:u13b|reduce_nor~1 autorate:u13b|process0~222 autorate:u13b|lpm_counter:lficount_rtl_0|alt_counter_stratix:wysi_counter|safe_q[5] } "NODE_NAME" } } }  } 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.339 ns - Smallest " "Info: - Smallest clock skew is -0.339 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clkout destination 3.605 ns + Shortest register " "Info: + Shortest clock path from clock clkout to destination register is 3.605 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.475 ns) 1.475 ns clkout 1 CLK PIN_B6 90 " "Info: 1: + IC(0.000 ns) + CELL(1.475 ns) = 1.475 ns; Loc. = PIN_B6; Fanout = 90; CLK Node = 'clkout'" {  } { { "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/db/hdvb1_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/db/hdvb1_cmp.qrpt" Compiler "hdvb1" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/db/hdvb1.quartus_db" { Floorplan "" "" "" { clkout } "NODE_NAME" } } } { "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/hdvb1.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/hdvb1.vhd" 48 -1 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(1.419 ns) + CELL(0.711 ns) 3.605 ns autorate:u13b\|lpm_counter:lficount_rtl_0\|alt_counter_stratix:wysi_counter\|safe_q\[5\] 2 REG LC_X12_Y31_N5 4 " "Info: 2: + IC(1.419 ns) + CELL(0.711 ns) = 3.605 ns; Loc. = LC_X12_Y31_N5; Fanout = 4; REG Node = 'autorate:u13b\|lpm_counter:lficount_rtl_0\|alt_counter_stratix:wysi_counter\|safe_q\[5\]'" {  } { { "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/db/hdvb1_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/db/hdvb1_cmp.qrpt" Compiler "hdvb1" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/db/hdvb1.quartus_db" { Floorplan "" "" "2.130 ns" { clkout autorate:u13b|lpm_counter:lficount_rtl_0|alt_counter_stratix:wysi_counter|safe_q[5] } "NODE_NAME" } } } { "c:/programmer/altera/quartus41sp2/libraries/megafunctions/alt_counter_stratix.tdf" "" "" { Text "c:/programmer/altera/quartus41sp2/libraries/megafunctions/alt_counter_stratix.tdf" 316 9 0 } }  } 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.186 ns 60.64 % " "Info: Total cell delay = 2.186 ns ( 60.64 % )" {  } {  } 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.419 ns 39.36 % " "Info: Total interconnect delay = 1.419 ns ( 39.36 % )" {  } {  } 0}  } { { "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/db/hdvb1_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/db/hdvb1_cmp.qrpt" Compiler "hdvb1" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/db/hdvb1.quartus_db" { Floorplan "" "" "3.605 ns" { clkout autorate:u13b|lpm_counter:lficount_rtl_0|alt_counter_stratix:wysi_counter|safe_q[5] } "NODE_NAME" } } }  } 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clkout source 3.944 ns - Longest register " "Info: - Longest clock path from clock clkout to source register is 3.944 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.475 ns) 1.475 ns clkout 1 CLK PIN_B6 90 " "Info: 1: + IC(0.000 ns) + CELL(1.475 ns) = 1.475 ns; Loc. = PIN_B6; Fanout = 90; CLK Node = 'clkout'" {  } { { "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/db/hdvb1_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/db/hdvb1_cmp.qrpt" Compiler "hdvb1" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/db/hdvb1.quartus_db" { Floorplan "" "" "" { clkout } "NODE_NAME" } } } { "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/hdvb1.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/hdvb1.vhd" 48 -1 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(1.758 ns) + CELL(0.711 ns) 3.944 ns autorate:u13b\|timer200ms\[14\] 2 REG LC_X15_Y31_N8 5 " "Info: 2: + IC(1.758 ns) + CELL(0.711 ns) = 3.944 ns; Loc. = LC_X15_Y31_N8; Fanout = 5; REG Node = 'autorate:u13b\|timer200ms\[14\]'" {  } { { "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/db/hdvb1_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/db/hdvb1_cmp.qrpt" Compiler "hdvb1" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/db/hdvb1.quartus_db" { Floorplan "" "" "2.469 ns" { clkout autorate:u13b|timer200ms[14] } "NODE_NAME" } } } { "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/autorate.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/autorate.vhd" 144 -1 0 } }  } 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.186 ns 55.43 % " "Info: Total cell delay = 2.186 ns ( 55.43 % )" {  } {  } 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.758 ns 44.57 % " "Info: Total interconnect delay = 1.758 ns ( 44.57 % )" {  } {  } 0}  } { { "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/db/hdvb1_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/db/hdvb1_cmp.qrpt" Compiler "hdvb1" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/db/hdvb1.quartus_db" { Floorplan "" "" "3.944 ns" { clkout autorate:u13b|timer200ms[14] } "NODE_NAME" } } }  } 0}  } { { "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/db/hdvb1_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/db/hdvb1_cmp.qrpt" Compiler "hdvb1" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/db/hdvb1.quartus_db" { Floorplan "" "" "3.605 ns" { clkout autorate:u13b|lpm_counter:lficount_rtl_0|alt_counter_stratix:wysi_counter|safe_q[5] } "NODE_NAME" } } } { "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/db/hdvb1_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/db/hdvb1_cmp.qrpt" Compiler "hdvb1" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/db/hdvb1.quartus_db" { Floorplan "" "" "3.944 ns" { clkout autorate:u13b|timer200ms[14] } "NODE_NAME" } } }  } 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.224 ns + " "Info: + Micro clock to output delay of source is 0.224 ns" {  } { { "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/autorate.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/autorate.vhd" 144 -1 0 } }  } 0} { "Info" "ITDB_FULL_TSU_DELAY" "0.037 ns + " "Info: + Micro setup delay of destination is 0.037 ns" {  } { { "c:/programmer/altera/quartus41sp2/libraries/megafunctions/alt_counter_stratix.tdf" "" "" { Text "c:/programmer/altera/quartus41sp2/libraries/megafunctions/alt_counter_stratix.tdf" 316 9 0 } }  } 0}  } { { "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/db/hdvb1_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/db/hdvb1_cmp.qrpt" Compiler "hdvb1" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/db/hdvb1.quartus_db" { Floorplan "" "" "8.239 ns" { autorate:u13b|timer200ms[14] autorate:u13b|reduce_nor~179 autorate:u13b|reduce_nor~182 autorate:u13b|reduce_nor~1 autorate:u13b|process0~222 autorate:u13b|lpm_counter:lficount_rtl_0|alt_counter_stratix:wysi_counter|safe_q[5] } "NODE_NAME" } } } { "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/db/hdvb1_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/db/hdvb1_cmp.qrpt" Compiler "hdvb1" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/db/hdvb1.quartus_db" { Floorplan "" "" "3.605 ns" { clkout autorate:u13b|lpm_counter:lficount_rtl_0|alt_counter_stratix:wysi_counter|safe_q[5] } "NODE_NAME" } } } { "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/db/hdvb1_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/db/hdvb1_cmp.qrpt" Compiler "hdvb1" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/db/hdvb1.quartus_db" { Floorplan "" "" "3.944 ns" { clkout autorate:u13b|timer200ms[14] } "NODE_NAME" } } }  } 0}
{ "Info" "ITAN_NO_REG2REG_EXIST" "rxclkc_n " "Info: No valid register-to-register paths exist for clock rxclkc_n" {  } {  } 0}
{ "Info" "ITAN_NO_REG2REG_EXIST" "rxclkd_n " "Info: No valid register-to-register paths exist for clock rxclkd_n" {  } {  } 0}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "scl 8 " "Warning: Circuit may not operate. Detected 8 non-operational path(s) clocked by clock scl with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "spi:u1\|data_out\[2\] channelregs:u3\|txsrcreg\[2\] scl 989 ps " "Info: Found hold time violation between source  pin or register spi:u1\|data_out\[2\] and destination pin or register channelregs:u3\|txsrcreg\[2\] for clock scl (Hold time is 989 ps)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "2.514 ns + Largest " "Info: + Largest clock skew is 2.514 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "scl destination 7.222 ns + Longest register " "Info: + Longest clock path from clock scl to destination register is 7.222 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns scl 1 CLK PIN_M2 42 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_M2; Fanout = 42; CLK Node = 'scl'" {  } { { "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/db/hdvb1_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/db/hdvb1_cmp.qrpt" Compiler "hdvb1" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/db/hdvb1.quartus_db" { Floorplan "" "" "" { scl } "NODE_NAME" } } } { "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/hdvb1.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/hdvb1.vhd" 56 -1 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(2.394 ns) + CELL(0.935 ns) 4.798 ns spi:u1\|write 2 REG LC_X12_Y9_N5 22 " "Info: 2: + IC(2.394 ns) + CELL(0.935 ns) = 4.798 ns; Loc. = LC_X12_Y9_N5; Fanout = 22; REG Node = 'spi:u1\|write'" {  } { { "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/db/hdvb1_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/db/hdvb1_cmp.qrpt" Compiler "hdvb1" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/db/hdvb1.quartus_db" { Floorplan "" "" "3.329 ns" { scl spi:u1|write } "NODE_NAME" } } } { "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/spi.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/spi.vhd" 27 -1 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(1.713 ns) + CELL(0.711 ns) 7.222 ns channelregs:u3\|txsrcreg\[2\] 3 REG LC_X9_Y7_N8 57 " "Info: 3: + IC(1.713 ns) + CELL(0.711 ns) = 7.222 ns; Loc. = LC_X9_Y7_N8; Fanout = 57; REG Node = 'channelregs:u3\|txsrcreg\[2\]'" {  } { { "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/db/hdvb1_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/db/hdvb1_cmp.qrpt" Compiler "hdvb1" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/db/hdvb1.quartus_db" { Floorplan "" "" "2.424 ns" { spi:u1|write channelregs:u3|txsrcreg[2] } "NODE_NAME" } } } { "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/channelregs.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/channelregs.vhd" 86 -1 0 } }  } 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.115 ns 43.13 % " "Info: Total cell delay = 3.115 ns ( 43.13 % )" {  } {  } 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.107 ns 56.87 % " "Info: Total interconnect delay = 4.107 ns ( 56.87 % )" {  } {  } 0}  } { { "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/db/hdvb1_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/db/hdvb1_cmp.qrpt" Compiler "hdvb1" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/db/hdvb1.quartus_db" { Floorplan "" "" "7.222 ns" { scl spi:u1|write channelregs:u3|txsrcreg[2] } "NODE_NAME" } } }  } 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "scl source 4.708 ns - Shortest register " "Info: - Shortest clock path from clock scl to source register is 4.708 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns scl 1 CLK PIN_M2 42 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_M2; Fanout = 42; CLK Node = 'scl'" {  } { { "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/db/hdvb1_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/db/hdvb1_cmp.qrpt" Compiler "hdvb1" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/db/hdvb1.quartus_db" { Floorplan "" "" "" { scl } "NODE_NAME" } } } { "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/hdvb1.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/hdvb1.vhd" 56 -1 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(2.528 ns) + CELL(0.711 ns) 4.708 ns spi:u1\|data_out\[2\] 2 REG LC_X12_Y7_N0 4 " "Info: 2: + IC(2.528 ns) + CELL(0.711 ns) = 4.708 ns; Loc. = LC_X12_Y7_N0; Fanout = 4; REG Node = 'spi:u1\|data_out\[2\]'" {  } { { "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/db/hdvb1_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/db/hdvb1_cmp.qrpt" Compiler "hdvb1" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/db/hdvb1.quartus_db" { Floorplan "" "" "3.239 ns" { scl spi:u1|data_out[2] } "NODE_NAME" } } } { "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/spi.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/spi.vhd" 30 -1 0 } }  } 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.180 ns 46.30 % " "Info: Total cell delay = 2.180 ns ( 46.30 % )" {  } {  } 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.528 ns 53.70 % " "Info: Total interconnect delay = 2.528 ns ( 53.70 % )" {  } {  } 0}  } { { "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/db/hdvb1_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/db/hdvb1_cmp.qrpt" Compiler "hdvb1" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/db/hdvb1.quartus_db" { Floorplan "" "" "4.708 ns" { scl spi:u1|data_out[2] } "NODE_NAME" } } }  } 0}  } { { "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/db/hdvb1_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/db/hdvb1_cmp.qrpt" Compiler "hdvb1" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/db/hdvb1.quartus_db" { Floorplan "" "" "7.222 ns" { scl spi:u1|write channelregs:u3|txsrcreg[2] } "NODE_NAME" } } } { "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/db/hdvb1_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/db/hdvb1_cmp.qrpt" Compiler "hdvb1" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/db/hdvb1.quartus_db" { Floorplan "" "" "4.708 ns" { scl spi:u1|data_out[2] } "NODE_NAME" } } }  } 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.224 ns - " "Info: - Micro clock to output delay of source is 0.224 ns" {  } { { "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/spi.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/spi.vhd" 30 -1 0 } }  } 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.316 ns - Shortest register register " "Info: - Shortest register to register delay is 1.316 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns spi:u1\|data_out\[2\] 1 REG LC_X12_Y7_N0 4 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X12_Y7_N0; Fanout = 4; REG Node = 'spi:u1\|data_out\[2\]'" {  } { { "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/db/hdvb1_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/db/hdvb1_cmp.qrpt" Compiler "hdvb1" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/db/hdvb1.quartus_db" { Floorplan "" "" "" { spi:u1|data_out[2] } "NODE_NAME" } } } { "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/spi.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/spi.vhd" 30 -1 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(1.201 ns) + CELL(0.115 ns) 1.316 ns channelregs:u3\|txsrcreg\[2\] 2 REG LC_X9_Y7_N8 57 " "Info: 2: + IC(1.201 ns) + CELL(0.115 ns) = 1.316 ns; Loc. = LC_X9_Y7_N8; Fanout = 57; REG Node = 'channelregs:u3\|txsrcreg\[2\]'" {  } { { "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/db/hdvb1_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/db/hdvb1_cmp.qrpt" Compiler "hdvb1" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/db/hdvb1.quartus_db" { Floorplan "" "" "1.316 ns" { spi:u1|data_out[2] channelregs:u3|txsrcreg[2] } "NODE_NAME" } } } { "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/channelregs.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/channelregs.vhd" 86 -1 0 } }  } 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.115 ns 8.74 % " "Info: Total cell delay = 0.115 ns ( 8.74 % )" {  } {  } 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.201 ns 91.26 % " "Info: Total interconnect delay = 1.201 ns ( 91.26 % )" {  } {  } 0}  } { { "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/db/hdvb1_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/db/hdvb1_cmp.qrpt" Compiler "hdvb1" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/db/hdvb1.quartus_db" { Floorplan "" "" "1.316 ns" { spi:u1|data_out[2] channelregs:u3|txsrcreg[2] } "NODE_NAME" } } }  } 0} { "Info" "ITDB_FULL_TH_DELAY" "0.015 ns + " "Info: + Micro hold delay of destination is 0.015 ns" {  } { { "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/channelregs.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/channelregs.vhd" 86 -1 0 } }  } 0} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50, fmax is divided by two" {  } { { "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/spi.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/spi.vhd" 30 -1 0 } } { "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/channelregs.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/channelregs.vhd" 86 -1 0 } }  } 0}  } { { "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/db/hdvb1_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/db/hdvb1_cmp.qrpt" Compiler "hdvb1" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/db/hdvb1.quartus_db" { Floorplan "" "" "7.222 ns" { scl spi:u1|write channelregs:u3|txsrcreg[2] } "NODE_NAME" } } } { "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/db/hdvb1_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/db/hdvb1_cmp.qrpt" Compiler "hdvb1" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/db/hdvb1.quartus_db" { Floorplan "" "" "4.708 ns" { scl spi:u1|data_out[2] } "NODE_NAME" } } } { "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/db/hdvb1_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/db/hdvb1_cmp.qrpt" Compiler "hdvb1" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/db/hdvb1.quartus_db" { Floorplan "" "" "1.316 ns" { spi:u1|data_out[2] channelregs:u3|txsrcreg[2] } "NODE_NAME" } } }  } 0}
{ "Info" "ITDB_TSU_RESULT" "tpgen:U5B\|rp178:u3\|H reset_n txclkod 15.447 ns register " "Info: tsu for register tpgen:U5B\|rp178:u3\|H (data pin = reset_n, clock pin = txclkod) is 15.447 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "18.399 ns + Longest pin register " "Info: + Longest pin to register delay is 18.399 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns reset_n 1 PIN PIN_H2 298 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_H2; Fanout = 298; PIN Node = 'reset_n'" {  } { { "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/db/hdvb1_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/db/hdvb1_cmp.qrpt" Compiler "hdvb1" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/db/hdvb1.quartus_db" { Floorplan "" "" "" { reset_n } "NODE_NAME" } } } { "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/hdvb1.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/hdvb1.vhd" 48 -1 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(9.313 ns) + CELL(0.114 ns) 10.896 ns tpgen:U5B\|enable_rp178 2 COMB LC_X9_Y7_N8 53 " "Info: 2: + IC(9.313 ns) + CELL(0.114 ns) = 10.896 ns; Loc. = LC_X9_Y7_N8; Fanout = 53; COMB Node = 'tpgen:U5B\|enable_rp178'" {  } { { "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/db/hdvb1_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/db/hdvb1_cmp.qrpt" Compiler "hdvb1" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/db/hdvb1.quartus_db" { Floorplan "" "" "9.427 ns" { reset_n tpgen:U5B|enable_rp178 } "NODE_NAME" } } } { "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/tpgen.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/tpgen.vhd" 92 -1 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(6.636 ns) + CELL(0.867 ns) 18.399 ns tpgen:U5B\|rp178:u3\|H 3 REG LC_X63_Y9_N8 4 " "Info: 3: + IC(6.636 ns) + CELL(0.867 ns) = 18.399 ns; Loc. = LC_X63_Y9_N8; Fanout = 4; REG Node = 'tpgen:U5B\|rp178:u3\|H'" {  } { { "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/db/hdvb1_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/db/hdvb1_cmp.qrpt" Compiler "hdvb1" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/db/hdvb1.quartus_db" { Floorplan "" "" "7.503 ns" { tpgen:U5B|enable_rp178 tpgen:U5B|rp178:u3|H } "NODE_NAME" } } } { "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/rp178.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/rp178.vhd" 168 -1 0 } }  } 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.450 ns 13.32 % " "Info: Total cell delay = 2.450 ns ( 13.32 % )" {  } {  } 0} { "Info" "ITDB_TOTAL_IC_DELAY" "15.949 ns 86.68 % " "Info: Total interconnect delay = 15.949 ns ( 86.68 % )" {  } {  } 0}  } { { "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/db/hdvb1_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/db/hdvb1_cmp.qrpt" Compiler "hdvb1" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/db/hdvb1.quartus_db" { Floorplan "" "" "18.399 ns" { reset_n tpgen:U5B|enable_rp178 tpgen:U5B|rp178:u3|H } "NODE_NAME" } } }  } 0} { "Info" "ITDB_FULL_TSU_DELAY" "0.037 ns + " "Info: + Micro setup delay of destination is 0.037 ns" {  } { { "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/rp178.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/rp178.vhd" 168 -1 0 } }  } 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "txclkod destination 2.989 ns - Shortest register " "Info: - Shortest clock path from clock txclkod to destination register is 2.989 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns txclkod 1 CLK PIN_J4 283 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_J4; Fanout = 283; CLK Node = 'txclkod'" {  } { { "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/db/hdvb1_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/db/hdvb1_cmp.qrpt" Compiler "hdvb1" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/db/hdvb1.quartus_db" { Floorplan "" "" "" { txclkod } "NODE_NAME" } } } { "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/hdvb1.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/hdvb1.vhd" 12 -1 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(0.809 ns) + CELL(0.711 ns) 2.989 ns tpgen:U5B\|rp178:u3\|H 2 REG LC_X63_Y9_N8 4 " "Info: 2: + IC(0.809 ns) + CELL(0.711 ns) = 2.989 ns; Loc. = LC_X63_Y9_N8; Fanout = 4; REG Node = 'tpgen:U5B\|rp178:u3\|H'" {  } { { "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/db/hdvb1_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/db/hdvb1_cmp.qrpt" Compiler "hdvb1" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/db/hdvb1.quartus_db" { Floorplan "" "" "1.520 ns" { txclkod tpgen:U5B|rp178:u3|H } "NODE_NAME" } } } { "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/rp178.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/rp178.vhd" 168 -1 0 } }  } 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.180 ns 72.93 % " "Info: Total cell delay = 2.180 ns ( 72.93 % )" {  } {  } 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.809 ns 27.07 % " "Info: Total interconnect delay = 0.809 ns ( 27.07 % )" {  } {  } 0}  } { { "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/db/hdvb1_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/db/hdvb1_cmp.qrpt" Compiler "hdvb1" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/db/hdvb1.quartus_db" { Floorplan "" "" "2.989 ns" { txclkod tpgen:U5B|rp178:u3|H } "NODE_NAME" } } }  } 0}  } { { "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/db/hdvb1_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/db/hdvb1_cmp.qrpt" Compiler "hdvb1" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/db/hdvb1.quartus_db" { Floorplan "" "" "18.399 ns" { reset_n tpgen:U5B|enable_rp178 tpgen:U5B|rp178:u3|H } "NODE_NAME" } } } { "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/db/hdvb1_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/db/hdvb1_cmp.qrpt" Compiler "hdvb1" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/db/hdvb1.quartus_db" { Floorplan "" "" "2.989 ns" { txclkod tpgen:U5B|rp178:u3|H } "NODE_NAME" } } }  } 0}
{ "Info" "ITDB_FULL_TCO_RESULT" "scl spdselc channelregs:u2\|cfgreg\[0\] 20.551 ns register " "Info: tco from clock scl to destination pin spdselc through register channelregs:u2\|cfgreg\[0\] is 20.551 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "scl source 6.070 ns + Longest register " "Info: + Longest clock path from clock scl to source register is 6.070 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns scl 1 CLK PIN_M2 42 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_M2; Fanout = 42; CLK Node = 'scl'" {  } { { "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/db/hdvb1_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/db/hdvb1_cmp.qrpt" Compiler "hdvb1" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/db/hdvb1.quartus_db" { Floorplan "" "" "" { scl } "NODE_NAME" } } } { "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/hdvb1.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/hdvb1.vhd" 56 -1 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(2.394 ns) + CELL(0.935 ns) 4.798 ns spi:u1\|write 2 REG LC_X12_Y9_N5 22 " "Info: 2: + IC(2.394 ns) + CELL(0.935 ns) = 4.798 ns; Loc. = LC_X12_Y9_N5; Fanout = 22; REG Node = 'spi:u1\|write'" {  } { { "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/db/hdvb1_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/db/hdvb1_cmp.qrpt" Compiler "hdvb1" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/db/hdvb1.quartus_db" { Floorplan "" "" "3.329 ns" { scl spi:u1|write } "NODE_NAME" } } } { "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/spi.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/spi.vhd" 27 -1 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(0.561 ns) + CELL(0.711 ns) 6.070 ns channelregs:u2\|cfgreg\[0\] 3 REG LC_X12_Y9_N2 128 " "Info: 3: + IC(0.561 ns) + CELL(0.711 ns) = 6.070 ns; Loc. = LC_X12_Y9_N2; Fanout = 128; REG Node = 'channelregs:u2\|cfgreg\[0\]'" {  } { { "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/db/hdvb1_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/db/hdvb1_cmp.qrpt" Compiler "hdvb1" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/db/hdvb1.quartus_db" { Floorplan "" "" "1.272 ns" { spi:u1|write channelregs:u2|cfgreg[0] } "NODE_NAME" } } } { "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/channelregs.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/channelregs.vhd" 86 -1 0 } }  } 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.115 ns 51.32 % " "Info: Total cell delay = 3.115 ns ( 51.32 % )" {  } {  } 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.955 ns 48.68 % " "Info: Total interconnect delay = 2.955 ns ( 48.68 % )" {  } {  } 0}  } { { "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/db/hdvb1_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/db/hdvb1_cmp.qrpt" Compiler "hdvb1" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/db/hdvb1.quartus_db" { Floorplan "" "" "6.070 ns" { scl spi:u1|write channelregs:u2|cfgreg[0] } "NODE_NAME" } } }  } 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.224 ns + " "Info: + Micro clock to output delay of source is 0.224 ns" {  } { { "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/channelregs.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/channelregs.vhd" 86 -1 0 } }  } 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "14.257 ns + Longest register pin " "Info: + Longest register to pin delay is 14.257 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns channelregs:u2\|cfgreg\[0\] 1 REG LC_X12_Y9_N2 128 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X12_Y9_N2; Fanout = 128; REG Node = 'channelregs:u2\|cfgreg\[0\]'" {  } { { "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/db/hdvb1_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/db/hdvb1_cmp.qrpt" Compiler "hdvb1" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/db/hdvb1.quartus_db" { Floorplan "" "" "" { channelregs:u2|cfgreg[0] } "NODE_NAME" } } } { "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/channelregs.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/channelregs.vhd" 86 -1 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(3.910 ns) + CELL(0.114 ns) 4.024 ns reduce_nor~356 2 COMB LC_X16_Y21_N0 51 " "Info: 2: + IC(3.910 ns) + CELL(0.114 ns) = 4.024 ns; Loc. = LC_X16_Y21_N0; Fanout = 51; COMB Node = 'reduce_nor~356'" {  } { { "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/db/hdvb1_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/db/hdvb1_cmp.qrpt" Compiler "hdvb1" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/db/hdvb1.quartus_db" { Floorplan "" "" "4.024 ns" { channelregs:u2|cfgreg[0] reduce_nor~356 } "NODE_NAME" } } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(8.154 ns) + CELL(2.079 ns) 14.257 ns spdselc 3 PIN PIN_V15 0 " "Info: 3: + IC(8.154 ns) + CELL(2.079 ns) = 14.257 ns; Loc. = PIN_V15; Fanout = 0; PIN Node = 'spdselc'" {  } { { "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/db/hdvb1_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/db/hdvb1_cmp.qrpt" Compiler "hdvb1" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/db/hdvb1.quartus_db" { Floorplan "" "" "10.233 ns" { reduce_nor~356 spdselc } "NODE_NAME" } } } { "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/hdvb1.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/hdvb1.vhd" 29 -1 0 } }  } 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.193 ns 15.38 % " "Info: Total cell delay = 2.193 ns ( 15.38 % )" {  } {  } 0} { "Info" "ITDB_TOTAL_IC_DELAY" "12.064 ns 84.62 % " "Info: Total interconnect delay = 12.064 ns ( 84.62 % )" {  } {  } 0}  } { { "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/db/hdvb1_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/db/hdvb1_cmp.qrpt" Compiler "hdvb1" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/db/hdvb1.quartus_db" { Floorplan "" "" "14.257 ns" { channelregs:u2|cfgreg[0] reduce_nor~356 spdselc } "NODE_NAME" } } }  } 0}  } { { "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/db/hdvb1_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/db/hdvb1_cmp.qrpt" Compiler "hdvb1" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/db/hdvb1.quartus_db" { Floorplan "" "" "6.070 ns" { scl spi:u1|write channelregs:u2|cfgreg[0] } "NODE_NAME" } } } { "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/db/hdvb1_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/db/hdvb1_cmp.qrpt" Compiler "hdvb1" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/db/hdvb1.quartus_db" { Floorplan "" "" "14.257 ns" { channelregs:u2|cfgreg[0] reduce_nor~356 spdselc } "NODE_NAME" } } }  } 0}
{ "Info" "ITDB_FULL_TPD_RESULT" "cd_mutec ledcdc 23.081 ns Longest " "Info: Longest tpd from source pin cd_mutec to destination pin ledcdc is 23.081 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns cd_mutec 1 PIN PIN_N17 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_N17; Fanout = 1; PIN Node = 'cd_mutec'" {  } { { "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/db/hdvb1_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/db/hdvb1_cmp.qrpt" Compiler "hdvb1" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/db/hdvb1.quartus_db" { Floorplan "" "" "" { cd_mutec } "NODE_NAME" } } } { "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/hdvb1.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/hdvb1.vhd" 20 -1 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns cd_mutec~0 2 COMB IOC_X69_Y5_N1 2 " "Info: 2: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = IOC_X69_Y5_N1; Fanout = 2; COMB Node = 'cd_mutec~0'" {  } { { "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/db/hdvb1_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/db/hdvb1_cmp.qrpt" Compiler "hdvb1" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/db/hdvb1.quartus_db" { Floorplan "" "" "1.469 ns" { cd_mutec cd_mutec~0 } "NODE_NAME" } } } { "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/hdvb1.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/hdvb1.vhd" 20 -1 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(10.207 ns) + CELL(0.442 ns) 12.118 ns ledcdc~8 3 COMB LC_X11_Y8_N9 2 " "Info: 3: + IC(10.207 ns) + CELL(0.442 ns) = 12.118 ns; Loc. = LC_X11_Y8_N9; Fanout = 2; COMB Node = 'ledcdc~8'" {  } { { "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/db/hdvb1_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/db/hdvb1_cmp.qrpt" Compiler "hdvb1" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/db/hdvb1.quartus_db" { Floorplan "" "" "10.649 ns" { cd_mutec~0 ledcdc~8 } "NODE_NAME" } } } { "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/hdvb1.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/hdvb1.vhd" 44 -1 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(8.839 ns) + CELL(2.124 ns) 23.081 ns ledcdc 4 PIN PIN_G17 0 " "Info: 4: + IC(8.839 ns) + CELL(2.124 ns) = 23.081 ns; Loc. = PIN_G17; Fanout = 0; PIN Node = 'ledcdc'" {  } { { "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/db/hdvb1_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/db/hdvb1_cmp.qrpt" Compiler "hdvb1" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/db/hdvb1.quartus_db" { Floorplan "" "" "10.963 ns" { ledcdc~8 ledcdc } "NODE_NAME" } } } { "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/hdvb1.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/hdvb1.vhd" 44 -1 0 } }  } 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.035 ns 17.48 % " "Info: Total cell delay = 4.035 ns ( 17.48 % )" {  } {  } 0} { "Info" "ITDB_TOTAL_IC_DELAY" "19.046 ns 82.52 % " "Info: Total interconnect delay = 19.046 ns ( 82.52 % )" {  } {  } 0}  } { { "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/db/hdvb1_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/db/hdvb1_cmp.qrpt" Compiler "hdvb1" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/db/hdvb1.quartus_db" { Floorplan "" "" "23.081 ns" { cd_mutec cd_mutec~0 ledcdc~8 ledcdc } "NODE_NAME" } } }  } 0}
{ "Info" "ITDB_TH_RESULT" "rxdata_ind\[4\] rxdd\[2\] rxclkd_n 2.134 ns register " "Info: th for register rxdata_ind\[4\] (data pin = rxdd\[2\], clock pin = rxclkd_n) is 2.134 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "rxclkd_n destination 8.810 ns + Longest register " "Info: + Longest clock path from clock rxclkd_n to destination register is 8.810 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns rxclkd_n 1 CLK PIN_H4 10 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_H4; Fanout = 10; CLK Node = 'rxclkd_n'" {  } { { "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/db/hdvb1_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/db/hdvb1_cmp.qrpt" Compiler "hdvb1" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/db/hdvb1.quartus_db" { Floorplan "" "" "" { rxclkd_n } "NODE_NAME" } } } { "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/hdvb1.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/hdvb1.vhd" 14 -1 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(6.630 ns) + CELL(0.711 ns) 8.810 ns rxdata_ind\[4\] 2 REG LC_X41_Y4_N5 3 " "Info: 2: + IC(6.630 ns) + CELL(0.711 ns) = 8.810 ns; Loc. = LC_X41_Y4_N5; Fanout = 3; REG Node = 'rxdata_ind\[4\]'" {  } { { "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/db/hdvb1_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/db/hdvb1_cmp.qrpt" Compiler "hdvb1" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/db/hdvb1.quartus_db" { Floorplan "" "" "7.341 ns" { rxclkd_n rxdata_ind[4] } "NODE_NAME" } } } { "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/hdvb1.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/hdvb1.vhd" 855 -1 0 } }  } 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.180 ns 24.74 % " "Info: Total cell delay = 2.180 ns ( 24.74 % )" {  } {  } 0} { "Info" "ITDB_TOTAL_IC_DELAY" "6.630 ns 75.26 % " "Info: Total interconnect delay = 6.630 ns ( 75.26 % )" {  } {  } 0}  } { { "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/db/hdvb1_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/db/hdvb1_cmp.qrpt" Compiler "hdvb1" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/db/hdvb1.quartus_db" { Floorplan "" "" "8.810 ns" { rxclkd_n rxdata_ind[4] } "NODE_NAME" } } }  } 0} { "Info" "ITDB_FULL_TH_DELAY" "0.015 ns + " "Info: + Micro hold delay of destination is 0.015 ns" {  } { { "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/hdvb1.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/hdvb1.vhd" 855 -1 0 } }  } 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.691 ns - Shortest pin register " "Info: - Shortest pin to register delay is 6.691 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.475 ns) 1.475 ns rxdd\[2\] 1 PIN PIN_T11 1 " "Info: 1: + IC(0.000 ns) + CELL(1.475 ns) = 1.475 ns; Loc. = PIN_T11; Fanout = 1; PIN Node = 'rxdd\[2\]'" {  } { { "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/db/hdvb1_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/db/hdvb1_cmp.qrpt" Compiler "hdvb1" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/db/hdvb1.quartus_db" { Floorplan "" "" "" { rxdd[2] } "NODE_NAME" } } } { "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/hdvb1.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/hdvb1.vhd" 16 -1 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(5.101 ns) + CELL(0.115 ns) 6.691 ns rxdata_ind\[4\] 2 REG LC_X41_Y4_N5 3 " "Info: 2: + IC(5.101 ns) + CELL(0.115 ns) = 6.691 ns; Loc. = LC_X41_Y4_N5; Fanout = 3; REG Node = 'rxdata_ind\[4\]'" {  } { { "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/db/hdvb1_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/db/hdvb1_cmp.qrpt" Compiler "hdvb1" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/db/hdvb1.quartus_db" { Floorplan "" "" "5.216 ns" { rxdd[2] rxdata_ind[4] } "NODE_NAME" } } } { "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/hdvb1.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/hdvb1.vhd" 855 -1 0 } }  } 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.590 ns 23.76 % " "Info: Total cell delay = 1.590 ns ( 23.76 % )" {  } {  } 0} { "Info" "ITDB_TOTAL_IC_DELAY" "5.101 ns 76.24 % " "Info: Total interconnect delay = 5.101 ns ( 76.24 % )" {  } {  } 0}  } { { "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/db/hdvb1_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/db/hdvb1_cmp.qrpt" Compiler "hdvb1" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/db/hdvb1.quartus_db" { Floorplan "" "" "6.691 ns" { rxdd[2] rxdata_ind[4] } "NODE_NAME" } } }  } 0}  } { { "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/db/hdvb1_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/db/hdvb1_cmp.qrpt" Compiler "hdvb1" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/db/hdvb1.quartus_db" { Floorplan "" "" "8.810 ns" { rxclkd_n rxdata_ind[4] } "NODE_NAME" } } } { "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/db/hdvb1_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/db/hdvb1_cmp.qrpt" Compiler "hdvb1" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/db/hdvb1.quartus_db" { Floorplan "" "" "6.691 ns" { rxdd[2] rxdata_ind[4] } "NODE_NAME" } } }  } 0}
{ "Info" "ITDB_FULL_MIN_TCO_RESULT" "rxclkd_p prxdd\[8\] edh:U12B\|data_out\[8\] 7.584 ns register " "Info: Minimum tco from clock rxclkd_p to destination pin prxdd\[8\] through register edh:U12B\|data_out\[8\] is 7.584 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "rxclkd_p source 3.091 ns + Shortest register " "Info: + Shortest clock path from clock rxclkd_p to source register is 3.091 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns rxclkd_p 1 CLK PIN_J3 245 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_J3; Fanout = 245; CLK Node = 'rxclkd_p'" {  } { { "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/db/hdvb1_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/db/hdvb1_cmp.qrpt" Compiler "hdvb1" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/db/hdvb1.quartus_db" { Floorplan "" "" "" { rxclkd_p } "NODE_NAME" } } } { "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/hdvb1.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/hdvb1.vhd" 13 -1 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(0.911 ns) + CELL(0.711 ns) 3.091 ns edh:U12B\|data_out\[8\] 2 REG LC_X64_Y24_N9 1 " "Info: 2: + IC(0.911 ns) + CELL(0.711 ns) = 3.091 ns; Loc. = LC_X64_Y24_N9; Fanout = 1; REG Node = 'edh:U12B\|data_out\[8\]'" {  } { { "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/db/hdvb1_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/db/hdvb1_cmp.qrpt" Compiler "hdvb1" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/db/hdvb1.quartus_db" { Floorplan "" "" "1.622 ns" { rxclkd_p edh:U12B|data_out[8] } "NODE_NAME" } } } { "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/edh.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/edh.vhd" 48 -1 0 } }  } 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.180 ns 70.53 % " "Info: Total cell delay = 2.180 ns ( 70.53 % )" {  } {  } 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.911 ns 29.47 % " "Info: Total interconnect delay = 0.911 ns ( 29.47 % )" {  } {  } 0}  } { { "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/db/hdvb1_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/db/hdvb1_cmp.qrpt" Compiler "hdvb1" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/db/hdvb1.quartus_db" { Floorplan "" "" "3.091 ns" { rxclkd_p edh:U12B|data_out[8] } "NODE_NAME" } } }  } 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.224 ns + " "Info: + Micro clock to output delay of source is 0.224 ns" {  } { { "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/edh.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/edh.vhd" 48 -1 0 } }  } 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.269 ns + Shortest register pin " "Info: + Shortest register to pin delay is 4.269 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns edh:U12B\|data_out\[8\] 1 REG LC_X64_Y24_N9 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X64_Y24_N9; Fanout = 1; REG Node = 'edh:U12B\|data_out\[8\]'" {  } { { "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/db/hdvb1_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/db/hdvb1_cmp.qrpt" Compiler "hdvb1" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/db/hdvb1.quartus_db" { Floorplan "" "" "" { edh:U12B|data_out[8] } "NODE_NAME" } } } { "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/edh.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/edh.vhd" 48 -1 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(2.161 ns) + CELL(2.108 ns) 4.269 ns prxdd\[8\] 2 PIN PIN_D14 0 " "Info: 2: + IC(2.161 ns) + CELL(2.108 ns) = 4.269 ns; Loc. = PIN_D14; Fanout = 0; PIN Node = 'prxdd\[8\]'" {  } { { "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/db/hdvb1_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/db/hdvb1_cmp.qrpt" Compiler "hdvb1" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/db/hdvb1.quartus_db" { Floorplan "" "" "4.269 ns" { edh:U12B|data_out[8] prxdd[8] } "NODE_NAME" } } } { "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/hdvb1.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/hdvb1.vhd" 36 -1 0 } }  } 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.108 ns 49.38 % " "Info: Total cell delay = 2.108 ns ( 49.38 % )" {  } {  } 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.161 ns 50.62 % " "Info: Total interconnect delay = 2.161 ns ( 50.62 % )" {  } {  } 0}  } { { "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/db/hdvb1_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/db/hdvb1_cmp.qrpt" Compiler "hdvb1" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/db/hdvb1.quartus_db" { Floorplan "" "" "4.269 ns" { edh:U12B|data_out[8] prxdd[8] } "NODE_NAME" } } }  } 0}  } { { "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/db/hdvb1_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/db/hdvb1_cmp.qrpt" Compiler "hdvb1" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/db/hdvb1.quartus_db" { Floorplan "" "" "3.091 ns" { rxclkd_p edh:U12B|data_out[8] } "NODE_NAME" } } } { "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/db/hdvb1_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/db/hdvb1_cmp.qrpt" Compiler "hdvb1" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/db/hdvb1.quartus_db" { Floorplan "" "" "4.269 ns" { edh:U12B|data_out[8] prxdd[8] } "NODE_NAME" } } }  } 0}
{ "Info" "ITDB_FULL_TPD_RESULT" "txclkoc txclkc 5.345 ns Shortest " "Info: Shortest tpd from source pin txclkoc to destination pin txclkc is 5.345 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns txclkoc 1 CLK PIN_J16 283 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_J16; Fanout = 283; CLK Node = 'txclkoc'" {  } { { "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/db/hdvb1_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/db/hdvb1_cmp.qrpt" Compiler "hdvb1" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/db/hdvb1.quartus_db" { Floorplan "" "" "" { txclkoc } "NODE_NAME" } } } { "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/hdvb1.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/hdvb1.vhd" 12 -1 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(1.768 ns) + CELL(2.108 ns) 5.345 ns txclkc 2 PIN PIN_V10 0 " "Info: 2: + IC(1.768 ns) + CELL(2.108 ns) = 5.345 ns; Loc. = PIN_V10; Fanout = 0; PIN Node = 'txclkc'" {  } { { "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/db/hdvb1_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/db/hdvb1_cmp.qrpt" Compiler "hdvb1" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/db/hdvb1.quartus_db" { Floorplan "" "" "3.876 ns" { txclkoc txclkc } "NODE_NAME" } } } { "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/hdvb1.vhd" "" "" { Text "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/hdvb1.vhd" 21 -1 0 } }  } 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.577 ns 66.92 % " "Info: Total cell delay = 3.577 ns ( 66.92 % )" {  } {  } 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.768 ns 33.08 % " "Info: Total interconnect delay = 1.768 ns ( 33.08 % )" {  } {  } 0}  } { { "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/db/hdvb1_cmp.qrpt" "" "" { Report "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/db/hdvb1_cmp.qrpt" Compiler "hdvb1" "UNKNOWN" "V1" "F:/HD_SD_Gen/VHDL/salesmeeting/altera/hdvb1/db/hdvb1.quartus_db" { Floorplan "" "" "5.345 ns" { txclkoc txclkc } "NODE_NAME" } } }  } 0}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 5 s " "Info: Quartus II Timing Analyzer was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_BANNER_TIME" "Wed Jan 12 13:33:33 2005 " "Info: Processing ended: Wed Jan 12 13:33:33 2005" {  } {  } 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Info: Elapsed time: 00:00:08" {  } {  } 0}  } {  } 0}
