{
  "module_name": "qlcnic_hdr.h",
  "hash_id": "57dc37a49d8b4d7e2ee05a98703af0364fc365493d1c6a7dacb3ed6b8f976744",
  "original_prompt": "Ingested from linux-6.6.14/drivers/net/ethernet/qlogic/qlcnic/qlcnic_hdr.h",
  "human_readable_source": " \n \n\n#ifndef __QLCNIC_HDR_H_\n#define __QLCNIC_HDR_H_\n\n#include <linux/kernel.h>\n#include <linux/types.h>\n\n#include \"qlcnic_hw.h\"\n\n \n\nenum {\n\tQLCNIC_HW_H0_CH_HUB_ADR = 0x05,\n\tQLCNIC_HW_H1_CH_HUB_ADR = 0x0E,\n\tQLCNIC_HW_H2_CH_HUB_ADR = 0x03,\n\tQLCNIC_HW_H3_CH_HUB_ADR = 0x01,\n\tQLCNIC_HW_H4_CH_HUB_ADR = 0x06,\n\tQLCNIC_HW_H5_CH_HUB_ADR = 0x07,\n\tQLCNIC_HW_H6_CH_HUB_ADR = 0x08\n};\n\n \nenum {\n\tQLCNIC_HW_MN_CRB_AGT_ADR = 0x15,\n\tQLCNIC_HW_MS_CRB_AGT_ADR = 0x25\n};\n\n \nenum {\n\tQLCNIC_HW_PS_CRB_AGT_ADR = 0x73,\n\tQLCNIC_HW_SS_CRB_AGT_ADR = 0x20,\n\tQLCNIC_HW_RPMX3_CRB_AGT_ADR = 0x0b,\n\tQLCNIC_HW_QMS_CRB_AGT_ADR = 0x00,\n\tQLCNIC_HW_SQGS0_CRB_AGT_ADR = 0x01,\n\tQLCNIC_HW_SQGS1_CRB_AGT_ADR = 0x02,\n\tQLCNIC_HW_SQGS2_CRB_AGT_ADR = 0x03,\n\tQLCNIC_HW_SQGS3_CRB_AGT_ADR = 0x04,\n\tQLCNIC_HW_C2C0_CRB_AGT_ADR = 0x58,\n\tQLCNIC_HW_C2C1_CRB_AGT_ADR = 0x59,\n\tQLCNIC_HW_C2C2_CRB_AGT_ADR = 0x5a,\n\tQLCNIC_HW_RPMX2_CRB_AGT_ADR = 0x0a,\n\tQLCNIC_HW_RPMX4_CRB_AGT_ADR = 0x0c,\n\tQLCNIC_HW_RPMX7_CRB_AGT_ADR = 0x0f,\n\tQLCNIC_HW_RPMX9_CRB_AGT_ADR = 0x12,\n\tQLCNIC_HW_SMB_CRB_AGT_ADR = 0x18\n};\n\n \nenum {\n\tQLCNIC_HW_NIU_CRB_AGT_ADR = 0x31,\n\tQLCNIC_HW_I2C0_CRB_AGT_ADR = 0x19,\n\tQLCNIC_HW_I2C1_CRB_AGT_ADR = 0x29,\n\n\tQLCNIC_HW_SN_CRB_AGT_ADR = 0x10,\n\tQLCNIC_HW_I2Q_CRB_AGT_ADR = 0x20,\n\tQLCNIC_HW_LPC_CRB_AGT_ADR = 0x22,\n\tQLCNIC_HW_ROMUSB_CRB_AGT_ADR = 0x21,\n\tQLCNIC_HW_QM_CRB_AGT_ADR = 0x66,\n\tQLCNIC_HW_SQG0_CRB_AGT_ADR = 0x60,\n\tQLCNIC_HW_SQG1_CRB_AGT_ADR = 0x61,\n\tQLCNIC_HW_SQG2_CRB_AGT_ADR = 0x62,\n\tQLCNIC_HW_SQG3_CRB_AGT_ADR = 0x63,\n\tQLCNIC_HW_RPMX1_CRB_AGT_ADR = 0x09,\n\tQLCNIC_HW_RPMX5_CRB_AGT_ADR = 0x0d,\n\tQLCNIC_HW_RPMX6_CRB_AGT_ADR = 0x0e,\n\tQLCNIC_HW_RPMX8_CRB_AGT_ADR = 0x11\n};\n\n \nenum {\n\tQLCNIC_HW_PH_CRB_AGT_ADR = 0x1A,\n\tQLCNIC_HW_SRE_CRB_AGT_ADR = 0x50,\n\tQLCNIC_HW_EG_CRB_AGT_ADR = 0x51,\n\tQLCNIC_HW_RPMX0_CRB_AGT_ADR = 0x08\n};\n\n \nenum {\n\tQLCNIC_HW_PEGN0_CRB_AGT_ADR = 0x40,\n\tQLCNIC_HW_PEGN1_CRB_AGT_ADR,\n\tQLCNIC_HW_PEGN2_CRB_AGT_ADR,\n\tQLCNIC_HW_PEGN3_CRB_AGT_ADR,\n\tQLCNIC_HW_PEGNI_CRB_AGT_ADR,\n\tQLCNIC_HW_PEGND_CRB_AGT_ADR,\n\tQLCNIC_HW_PEGNC_CRB_AGT_ADR,\n\tQLCNIC_HW_PEGR0_CRB_AGT_ADR,\n\tQLCNIC_HW_PEGR1_CRB_AGT_ADR,\n\tQLCNIC_HW_PEGR2_CRB_AGT_ADR,\n\tQLCNIC_HW_PEGR3_CRB_AGT_ADR,\n\tQLCNIC_HW_PEGN4_CRB_AGT_ADR\n};\n\n \nenum {\n\tQLCNIC_HW_PEGS0_CRB_AGT_ADR = 0x40,\n\tQLCNIC_HW_PEGS1_CRB_AGT_ADR,\n\tQLCNIC_HW_PEGS2_CRB_AGT_ADR,\n\tQLCNIC_HW_PEGS3_CRB_AGT_ADR,\n\tQLCNIC_HW_PEGSI_CRB_AGT_ADR,\n\tQLCNIC_HW_PEGSD_CRB_AGT_ADR,\n\tQLCNIC_HW_PEGSC_CRB_AGT_ADR\n};\n\n \nenum {\n\tQLCNIC_HW_CAS0_CRB_AGT_ADR = 0x46,\n\tQLCNIC_HW_CAS1_CRB_AGT_ADR = 0x47,\n\tQLCNIC_HW_CAS2_CRB_AGT_ADR = 0x48,\n\tQLCNIC_HW_CAS3_CRB_AGT_ADR = 0x49,\n\tQLCNIC_HW_NCM_CRB_AGT_ADR = 0x16,\n\tQLCNIC_HW_TMR_CRB_AGT_ADR = 0x17,\n\tQLCNIC_HW_XDMA_CRB_AGT_ADR = 0x05,\n\tQLCNIC_HW_OCM0_CRB_AGT_ADR = 0x06,\n\tQLCNIC_HW_OCM1_CRB_AGT_ADR = 0x07\n};\n\n \n#define QLCNIC_HW_EFC_RPMX0_CRB_AGT_ADR\t0x67\n\n \nenum {\n\tQLCNIC_HW_PX_MAP_CRB_PH = 0,\n\tQLCNIC_HW_PX_MAP_CRB_PS,\n\tQLCNIC_HW_PX_MAP_CRB_MN,\n\tQLCNIC_HW_PX_MAP_CRB_MS,\n\tQLCNIC_HW_PX_MAP_CRB_PGR1,\n\tQLCNIC_HW_PX_MAP_CRB_SRE,\n\tQLCNIC_HW_PX_MAP_CRB_NIU,\n\tQLCNIC_HW_PX_MAP_CRB_QMN,\n\tQLCNIC_HW_PX_MAP_CRB_SQN0,\n\tQLCNIC_HW_PX_MAP_CRB_SQN1,\n\tQLCNIC_HW_PX_MAP_CRB_SQN2,\n\tQLCNIC_HW_PX_MAP_CRB_SQN3,\n\tQLCNIC_HW_PX_MAP_CRB_QMS,\n\tQLCNIC_HW_PX_MAP_CRB_SQS0,\n\tQLCNIC_HW_PX_MAP_CRB_SQS1,\n\tQLCNIC_HW_PX_MAP_CRB_SQS2,\n\tQLCNIC_HW_PX_MAP_CRB_SQS3,\n\tQLCNIC_HW_PX_MAP_CRB_PGN0,\n\tQLCNIC_HW_PX_MAP_CRB_PGN1,\n\tQLCNIC_HW_PX_MAP_CRB_PGN2,\n\tQLCNIC_HW_PX_MAP_CRB_PGN3,\n\tQLCNIC_HW_PX_MAP_CRB_PGND,\n\tQLCNIC_HW_PX_MAP_CRB_PGNI,\n\tQLCNIC_HW_PX_MAP_CRB_PGS0,\n\tQLCNIC_HW_PX_MAP_CRB_PGS1,\n\tQLCNIC_HW_PX_MAP_CRB_PGS2,\n\tQLCNIC_HW_PX_MAP_CRB_PGS3,\n\tQLCNIC_HW_PX_MAP_CRB_PGSD,\n\tQLCNIC_HW_PX_MAP_CRB_PGSI,\n\tQLCNIC_HW_PX_MAP_CRB_SN,\n\tQLCNIC_HW_PX_MAP_CRB_PGR2,\n\tQLCNIC_HW_PX_MAP_CRB_EG,\n\tQLCNIC_HW_PX_MAP_CRB_PH2,\n\tQLCNIC_HW_PX_MAP_CRB_PS2,\n\tQLCNIC_HW_PX_MAP_CRB_CAM,\n\tQLCNIC_HW_PX_MAP_CRB_CAS0,\n\tQLCNIC_HW_PX_MAP_CRB_CAS1,\n\tQLCNIC_HW_PX_MAP_CRB_CAS2,\n\tQLCNIC_HW_PX_MAP_CRB_C2C0,\n\tQLCNIC_HW_PX_MAP_CRB_C2C1,\n\tQLCNIC_HW_PX_MAP_CRB_TIMR,\n\tQLCNIC_HW_PX_MAP_CRB_PGR3,\n\tQLCNIC_HW_PX_MAP_CRB_RPMX1,\n\tQLCNIC_HW_PX_MAP_CRB_RPMX2,\n\tQLCNIC_HW_PX_MAP_CRB_RPMX3,\n\tQLCNIC_HW_PX_MAP_CRB_RPMX4,\n\tQLCNIC_HW_PX_MAP_CRB_RPMX5,\n\tQLCNIC_HW_PX_MAP_CRB_RPMX6,\n\tQLCNIC_HW_PX_MAP_CRB_RPMX7,\n\tQLCNIC_HW_PX_MAP_CRB_XDMA,\n\tQLCNIC_HW_PX_MAP_CRB_I2Q,\n\tQLCNIC_HW_PX_MAP_CRB_ROMUSB,\n\tQLCNIC_HW_PX_MAP_CRB_CAS3,\n\tQLCNIC_HW_PX_MAP_CRB_RPMX0,\n\tQLCNIC_HW_PX_MAP_CRB_RPMX8,\n\tQLCNIC_HW_PX_MAP_CRB_RPMX9,\n\tQLCNIC_HW_PX_MAP_CRB_OCM0,\n\tQLCNIC_HW_PX_MAP_CRB_OCM1,\n\tQLCNIC_HW_PX_MAP_CRB_SMB,\n\tQLCNIC_HW_PX_MAP_CRB_I2C0,\n\tQLCNIC_HW_PX_MAP_CRB_I2C1,\n\tQLCNIC_HW_PX_MAP_CRB_LPC,\n\tQLCNIC_HW_PX_MAP_CRB_PGNC,\n\tQLCNIC_HW_PX_MAP_CRB_PGR0\n};\n\n#define\tBIT_0\t0x1\n#define\tBIT_1\t0x2\n#define\tBIT_2\t0x4\n#define\tBIT_3\t0x8\n#define\tBIT_4\t0x10\n#define\tBIT_5\t0x20\n#define\tBIT_6\t0x40\n#define\tBIT_7\t0x80\n#define\tBIT_8\t0x100\n#define\tBIT_9\t0x200\n#define\tBIT_10\t0x400\n#define\tBIT_11\t0x800\n#define\tBIT_12\t0x1000\n#define\tBIT_13\t0x2000\n#define\tBIT_14\t0x4000\n#define\tBIT_15\t0x8000\n#define\tBIT_16\t0x10000\n#define\tBIT_17\t0x20000\n#define\tBIT_18\t0x40000\n#define\tBIT_19\t0x80000\n#define\tBIT_20\t0x100000\n#define\tBIT_21\t0x200000\n#define\tBIT_22\t0x400000\n#define\tBIT_23\t0x800000\n#define\tBIT_24\t0x1000000\n#define\tBIT_25\t0x2000000\n#define\tBIT_26\t0x4000000\n#define\tBIT_27\t0x8000000\n#define\tBIT_28\t0x10000000\n#define\tBIT_29\t0x20000000\n#define\tBIT_30\t0x40000000\n#define\tBIT_31\t0x80000000\n\n \n\n#define QLCNIC_HW_CRB_HUB_AGT_ADR_MN\t\\\n\t((QLCNIC_HW_H0_CH_HUB_ADR << 7) | QLCNIC_HW_MN_CRB_AGT_ADR)\n#define QLCNIC_HW_CRB_HUB_AGT_ADR_PH\t\\\n\t((QLCNIC_HW_H0_CH_HUB_ADR << 7) | QLCNIC_HW_PH_CRB_AGT_ADR)\n#define QLCNIC_HW_CRB_HUB_AGT_ADR_MS\t\\\n\t((QLCNIC_HW_H0_CH_HUB_ADR << 7) | QLCNIC_HW_MS_CRB_AGT_ADR)\n\n#define QLCNIC_HW_CRB_HUB_AGT_ADR_PS\t\\\n\t((QLCNIC_HW_H1_CH_HUB_ADR << 7) | QLCNIC_HW_PS_CRB_AGT_ADR)\n#define QLCNIC_HW_CRB_HUB_AGT_ADR_SS\t\\\n\t((QLCNIC_HW_H1_CH_HUB_ADR << 7) | QLCNIC_HW_SS_CRB_AGT_ADR)\n#define QLCNIC_HW_CRB_HUB_AGT_ADR_RPMX3\t\\\n\t((QLCNIC_HW_H1_CH_HUB_ADR << 7) | QLCNIC_HW_RPMX3_CRB_AGT_ADR)\n#define QLCNIC_HW_CRB_HUB_AGT_ADR_QMS\t\\\n\t((QLCNIC_HW_H1_CH_HUB_ADR << 7) | QLCNIC_HW_QMS_CRB_AGT_ADR)\n#define QLCNIC_HW_CRB_HUB_AGT_ADR_SQS0\t\\\n\t((QLCNIC_HW_H1_CH_HUB_ADR << 7) | QLCNIC_HW_SQGS0_CRB_AGT_ADR)\n#define QLCNIC_HW_CRB_HUB_AGT_ADR_SQS1\t\\\n\t((QLCNIC_HW_H1_CH_HUB_ADR << 7) | QLCNIC_HW_SQGS1_CRB_AGT_ADR)\n#define QLCNIC_HW_CRB_HUB_AGT_ADR_SQS2\t\\\n\t((QLCNIC_HW_H1_CH_HUB_ADR << 7) | QLCNIC_HW_SQGS2_CRB_AGT_ADR)\n#define QLCNIC_HW_CRB_HUB_AGT_ADR_SQS3\t\\\n\t((QLCNIC_HW_H1_CH_HUB_ADR << 7) | QLCNIC_HW_SQGS3_CRB_AGT_ADR)\n#define QLCNIC_HW_CRB_HUB_AGT_ADR_C2C0\t\\\n\t((QLCNIC_HW_H1_CH_HUB_ADR << 7) | QLCNIC_HW_C2C0_CRB_AGT_ADR)\n#define QLCNIC_HW_CRB_HUB_AGT_ADR_C2C1\t\\\n\t((QLCNIC_HW_H1_CH_HUB_ADR << 7) | QLCNIC_HW_C2C1_CRB_AGT_ADR)\n#define QLCNIC_HW_CRB_HUB_AGT_ADR_RPMX2\t\\\n\t((QLCNIC_HW_H1_CH_HUB_ADR << 7) | QLCNIC_HW_RPMX2_CRB_AGT_ADR)\n#define QLCNIC_HW_CRB_HUB_AGT_ADR_RPMX4\t\\\n\t((QLCNIC_HW_H1_CH_HUB_ADR << 7) | QLCNIC_HW_RPMX4_CRB_AGT_ADR)\n#define QLCNIC_HW_CRB_HUB_AGT_ADR_RPMX7\t\\\n\t((QLCNIC_HW_H1_CH_HUB_ADR << 7) | QLCNIC_HW_RPMX7_CRB_AGT_ADR)\n#define QLCNIC_HW_CRB_HUB_AGT_ADR_RPMX9\t\\\n\t((QLCNIC_HW_H1_CH_HUB_ADR << 7) | QLCNIC_HW_RPMX9_CRB_AGT_ADR)\n#define QLCNIC_HW_CRB_HUB_AGT_ADR_SMB\t\\\n\t((QLCNIC_HW_H1_CH_HUB_ADR << 7) | QLCNIC_HW_SMB_CRB_AGT_ADR)\n\n#define QLCNIC_HW_CRB_HUB_AGT_ADR_NIU\t\\\n\t((QLCNIC_HW_H2_CH_HUB_ADR << 7) | QLCNIC_HW_NIU_CRB_AGT_ADR)\n#define QLCNIC_HW_CRB_HUB_AGT_ADR_I2C0\t\\\n\t((QLCNIC_HW_H2_CH_HUB_ADR << 7) | QLCNIC_HW_I2C0_CRB_AGT_ADR)\n#define QLCNIC_HW_CRB_HUB_AGT_ADR_I2C1\t\\\n\t((QLCNIC_HW_H2_CH_HUB_ADR << 7) | QLCNIC_HW_I2C1_CRB_AGT_ADR)\n\n#define QLCNIC_HW_CRB_HUB_AGT_ADR_SRE\t\\\n\t((QLCNIC_HW_H3_CH_HUB_ADR << 7) | QLCNIC_HW_SRE_CRB_AGT_ADR)\n#define QLCNIC_HW_CRB_HUB_AGT_ADR_EG\t\\\n\t((QLCNIC_HW_H3_CH_HUB_ADR << 7) | QLCNIC_HW_EG_CRB_AGT_ADR)\n#define QLCNIC_HW_CRB_HUB_AGT_ADR_RPMX0\t\\\n\t((QLCNIC_HW_H3_CH_HUB_ADR << 7) | QLCNIC_HW_RPMX0_CRB_AGT_ADR)\n#define QLCNIC_HW_CRB_HUB_AGT_ADR_QMN\t\\\n\t((QLCNIC_HW_H3_CH_HUB_ADR << 7) | QLCNIC_HW_QM_CRB_AGT_ADR)\n#define QLCNIC_HW_CRB_HUB_AGT_ADR_SQN0\t\\\n\t((QLCNIC_HW_H3_CH_HUB_ADR << 7) | QLCNIC_HW_SQG0_CRB_AGT_ADR)\n#define QLCNIC_HW_CRB_HUB_AGT_ADR_SQN1\t\\\n\t((QLCNIC_HW_H3_CH_HUB_ADR << 7) | QLCNIC_HW_SQG1_CRB_AGT_ADR)\n#define QLCNIC_HW_CRB_HUB_AGT_ADR_SQN2\t\\\n\t((QLCNIC_HW_H3_CH_HUB_ADR << 7) | QLCNIC_HW_SQG2_CRB_AGT_ADR)\n#define QLCNIC_HW_CRB_HUB_AGT_ADR_SQN3\t\\\n\t((QLCNIC_HW_H3_CH_HUB_ADR << 7) | QLCNIC_HW_SQG3_CRB_AGT_ADR)\n#define QLCNIC_HW_CRB_HUB_AGT_ADR_RPMX1\t\\\n\t((QLCNIC_HW_H3_CH_HUB_ADR << 7) | QLCNIC_HW_RPMX1_CRB_AGT_ADR)\n#define QLCNIC_HW_CRB_HUB_AGT_ADR_RPMX5\t\\\n\t((QLCNIC_HW_H3_CH_HUB_ADR << 7) | QLCNIC_HW_RPMX5_CRB_AGT_ADR)\n#define QLCNIC_HW_CRB_HUB_AGT_ADR_RPMX6\t\\\n\t((QLCNIC_HW_H3_CH_HUB_ADR << 7) | QLCNIC_HW_RPMX6_CRB_AGT_ADR)\n#define QLCNIC_HW_CRB_HUB_AGT_ADR_RPMX8\t\\\n\t((QLCNIC_HW_H3_CH_HUB_ADR << 7) | QLCNIC_HW_RPMX8_CRB_AGT_ADR)\n#define QLCNIC_HW_CRB_HUB_AGT_ADR_CAS0\t\\\n\t((QLCNIC_HW_H3_CH_HUB_ADR << 7) | QLCNIC_HW_CAS0_CRB_AGT_ADR)\n#define QLCNIC_HW_CRB_HUB_AGT_ADR_CAS1\t\\\n\t((QLCNIC_HW_H3_CH_HUB_ADR << 7) | QLCNIC_HW_CAS1_CRB_AGT_ADR)\n#define QLCNIC_HW_CRB_HUB_AGT_ADR_CAS2\t\\\n\t((QLCNIC_HW_H3_CH_HUB_ADR << 7) | QLCNIC_HW_CAS2_CRB_AGT_ADR)\n#define QLCNIC_HW_CRB_HUB_AGT_ADR_CAS3\t\\\n\t((QLCNIC_HW_H3_CH_HUB_ADR << 7) | QLCNIC_HW_CAS3_CRB_AGT_ADR)\n\n#define QLCNIC_HW_CRB_HUB_AGT_ADR_PGNI\t\\\n\t((QLCNIC_HW_H4_CH_HUB_ADR << 7) | QLCNIC_HW_PEGNI_CRB_AGT_ADR)\n#define QLCNIC_HW_CRB_HUB_AGT_ADR_PGND\t\\\n\t((QLCNIC_HW_H4_CH_HUB_ADR << 7) | QLCNIC_HW_PEGND_CRB_AGT_ADR)\n#define QLCNIC_HW_CRB_HUB_AGT_ADR_PGN0\t\\\n\t((QLCNIC_HW_H4_CH_HUB_ADR << 7) | QLCNIC_HW_PEGN0_CRB_AGT_ADR)\n#define QLCNIC_HW_CRB_HUB_AGT_ADR_PGN1\t\\\n\t((QLCNIC_HW_H4_CH_HUB_ADR << 7) | QLCNIC_HW_PEGN1_CRB_AGT_ADR)\n#define QLCNIC_HW_CRB_HUB_AGT_ADR_PGN2\t\\\n\t((QLCNIC_HW_H4_CH_HUB_ADR << 7) | QLCNIC_HW_PEGN2_CRB_AGT_ADR)\n#define QLCNIC_HW_CRB_HUB_AGT_ADR_PGN3\t\\\n\t((QLCNIC_HW_H4_CH_HUB_ADR << 7) | QLCNIC_HW_PEGN3_CRB_AGT_ADR)\n#define QLCNIC_HW_CRB_HUB_AGT_ADR_PGN4\t\\\n\t((QLCNIC_HW_H4_CH_HUB_ADR << 7) | QLCNIC_HW_PEGN4_CRB_AGT_ADR)\n#define QLCNIC_HW_CRB_HUB_AGT_ADR_PGNC\t\\\n\t((QLCNIC_HW_H4_CH_HUB_ADR << 7) | QLCNIC_HW_PEGNC_CRB_AGT_ADR)\n#define QLCNIC_HW_CRB_HUB_AGT_ADR_PGR0\t\\\n\t((QLCNIC_HW_H4_CH_HUB_ADR << 7) | QLCNIC_HW_PEGR0_CRB_AGT_ADR)\n#define QLCNIC_HW_CRB_HUB_AGT_ADR_PGR1\t\\\n\t((QLCNIC_HW_H4_CH_HUB_ADR << 7) | QLCNIC_HW_PEGR1_CRB_AGT_ADR)\n#define QLCNIC_HW_CRB_HUB_AGT_ADR_PGR2\t\\\n\t((QLCNIC_HW_H4_CH_HUB_ADR << 7) | QLCNIC_HW_PEGR2_CRB_AGT_ADR)\n#define QLCNIC_HW_CRB_HUB_AGT_ADR_PGR3\t\\\n\t((QLCNIC_HW_H4_CH_HUB_ADR << 7) | QLCNIC_HW_PEGR3_CRB_AGT_ADR)\n\n#define QLCNIC_HW_CRB_HUB_AGT_ADR_PGSI\t\\\n\t((QLCNIC_HW_H5_CH_HUB_ADR << 7) | QLCNIC_HW_PEGSI_CRB_AGT_ADR)\n#define QLCNIC_HW_CRB_HUB_AGT_ADR_PGSD\t\\\n\t((QLCNIC_HW_H5_CH_HUB_ADR << 7) | QLCNIC_HW_PEGSD_CRB_AGT_ADR)\n#define QLCNIC_HW_CRB_HUB_AGT_ADR_PGS0\t\\\n\t((QLCNIC_HW_H5_CH_HUB_ADR << 7) | QLCNIC_HW_PEGS0_CRB_AGT_ADR)\n#define QLCNIC_HW_CRB_HUB_AGT_ADR_PGS1\t\\\n\t((QLCNIC_HW_H5_CH_HUB_ADR << 7) | QLCNIC_HW_PEGS1_CRB_AGT_ADR)\n#define QLCNIC_HW_CRB_HUB_AGT_ADR_PGS2\t\\\n\t((QLCNIC_HW_H5_CH_HUB_ADR << 7) | QLCNIC_HW_PEGS2_CRB_AGT_ADR)\n#define QLCNIC_HW_CRB_HUB_AGT_ADR_PGS3\t\\\n\t((QLCNIC_HW_H5_CH_HUB_ADR << 7) | QLCNIC_HW_PEGS3_CRB_AGT_ADR)\n#define QLCNIC_HW_CRB_HUB_AGT_ADR_PGSC\t\\\n\t((QLCNIC_HW_H5_CH_HUB_ADR << 7) | QLCNIC_HW_PEGSC_CRB_AGT_ADR)\n\n#define QLCNIC_HW_CRB_HUB_AGT_ADR_CAM\t\\\n\t((QLCNIC_HW_H6_CH_HUB_ADR << 7) | QLCNIC_HW_NCM_CRB_AGT_ADR)\n#define QLCNIC_HW_CRB_HUB_AGT_ADR_TIMR\t\\\n\t((QLCNIC_HW_H6_CH_HUB_ADR << 7) | QLCNIC_HW_TMR_CRB_AGT_ADR)\n#define QLCNIC_HW_CRB_HUB_AGT_ADR_XDMA\t\\\n\t((QLCNIC_HW_H6_CH_HUB_ADR << 7) | QLCNIC_HW_XDMA_CRB_AGT_ADR)\n#define QLCNIC_HW_CRB_HUB_AGT_ADR_SN\t\\\n\t((QLCNIC_HW_H6_CH_HUB_ADR << 7) | QLCNIC_HW_SN_CRB_AGT_ADR)\n#define QLCNIC_HW_CRB_HUB_AGT_ADR_I2Q\t\\\n\t((QLCNIC_HW_H6_CH_HUB_ADR << 7) | QLCNIC_HW_I2Q_CRB_AGT_ADR)\n#define QLCNIC_HW_CRB_HUB_AGT_ADR_ROMUSB\t\\\n\t((QLCNIC_HW_H6_CH_HUB_ADR << 7) | QLCNIC_HW_ROMUSB_CRB_AGT_ADR)\n#define QLCNIC_HW_CRB_HUB_AGT_ADR_OCM0\t\\\n\t((QLCNIC_HW_H6_CH_HUB_ADR << 7) | QLCNIC_HW_OCM0_CRB_AGT_ADR)\n#define QLCNIC_HW_CRB_HUB_AGT_ADR_OCM1\t\\\n\t((QLCNIC_HW_H6_CH_HUB_ADR << 7) | QLCNIC_HW_OCM1_CRB_AGT_ADR)\n#define QLCNIC_HW_CRB_HUB_AGT_ADR_LPC\t\\\n\t((QLCNIC_HW_H6_CH_HUB_ADR << 7) | QLCNIC_HW_LPC_CRB_AGT_ADR)\n\n#define QLCNIC_SRE_MISC\t\t(QLCNIC_CRB_SRE + 0x0002c)\n\n#define QLCNIC_I2Q_CLR_PCI_HI\t(QLCNIC_CRB_I2Q + 0x00034)\n\n#define ROMUSB_GLB\t\t(QLCNIC_CRB_ROMUSB + 0x00000)\n#define ROMUSB_ROM\t\t(QLCNIC_CRB_ROMUSB + 0x10000)\n\n#define QLCNIC_ROMUSB_GLB_STATUS\t(ROMUSB_GLB + 0x0004)\n#define QLCNIC_ROMUSB_GLB_SW_RESET\t(ROMUSB_GLB + 0x0008)\n#define QLCNIC_ROMUSB_GLB_PAD_GPIO_I\t(ROMUSB_GLB + 0x000c)\n#define QLCNIC_ROMUSB_GLB_CAS_RST\t(ROMUSB_GLB + 0x0038)\n#define QLCNIC_ROMUSB_GLB_TEST_MUX_SEL\t(ROMUSB_GLB + 0x0044)\n#define QLCNIC_ROMUSB_GLB_PEGTUNE_DONE\t(ROMUSB_GLB + 0x005c)\n#define QLCNIC_ROMUSB_GLB_CHIP_CLK_CTRL\t(ROMUSB_GLB + 0x00A8)\n\n#define QLCNIC_ROMUSB_GPIO(n)\t\t(ROMUSB_GLB + 0x60 + (4 * (n)))\n\n#define QLCNIC_ROMUSB_ROM_INSTR_OPCODE\t(ROMUSB_ROM + 0x0004)\n#define QLCNIC_ROMUSB_ROM_ADDRESS\t(ROMUSB_ROM + 0x0008)\n#define QLCNIC_ROMUSB_ROM_WDATA\t\t(ROMUSB_ROM + 0x000c)\n#define QLCNIC_ROMUSB_ROM_ABYTE_CNT\t(ROMUSB_ROM + 0x0010)\n#define QLCNIC_ROMUSB_ROM_DUMMY_BYTE_CNT (ROMUSB_ROM + 0x0014)\n#define QLCNIC_ROMUSB_ROM_RDATA\t\t(ROMUSB_ROM + 0x0018)\n\n \n\n \n\n#define QLCNIC_PCI_CRB_WINDOWSIZE\t0x00100000\n#define QLCNIC_PCI_CRB_WINDOW(A)\t\\\n\t(QLCNIC_PCI_CRBSPACE + (A)*QLCNIC_PCI_CRB_WINDOWSIZE)\n\n#define QLCNIC_CRB_NIU\t\tQLCNIC_PCI_CRB_WINDOW(QLCNIC_HW_PX_MAP_CRB_NIU)\n#define QLCNIC_CRB_SRE\t\tQLCNIC_PCI_CRB_WINDOW(QLCNIC_HW_PX_MAP_CRB_SRE)\n#define QLCNIC_CRB_ROMUSB\t\\\n\tQLCNIC_PCI_CRB_WINDOW(QLCNIC_HW_PX_MAP_CRB_ROMUSB)\n#define QLCNIC_CRB_EPG\t\tQLCNIC_PCI_CRB_WINDOW(QLCNIC_HW_PX_MAP_CRB_EG)\n#define QLCNIC_CRB_I2Q\t\tQLCNIC_PCI_CRB_WINDOW(QLCNIC_HW_PX_MAP_CRB_I2Q)\n#define QLCNIC_CRB_TIMER\tQLCNIC_PCI_CRB_WINDOW(QLCNIC_HW_PX_MAP_CRB_TIMR)\n#define QLCNIC_CRB_I2C0 \tQLCNIC_PCI_CRB_WINDOW(QLCNIC_HW_PX_MAP_CRB_I2C0)\n#define QLCNIC_CRB_SMB\t\tQLCNIC_PCI_CRB_WINDOW(QLCNIC_HW_PX_MAP_CRB_SMB)\n#define QLCNIC_CRB_MAX\t\tQLCNIC_PCI_CRB_WINDOW(64)\n\n#define QLCNIC_CRB_PCIX_HOST\tQLCNIC_PCI_CRB_WINDOW(QLCNIC_HW_PX_MAP_CRB_PH)\n#define QLCNIC_CRB_PCIX_HOST2\tQLCNIC_PCI_CRB_WINDOW(QLCNIC_HW_PX_MAP_CRB_PH2)\n#define QLCNIC_CRB_PEG_NET_0\tQLCNIC_PCI_CRB_WINDOW(QLCNIC_HW_PX_MAP_CRB_PGN0)\n#define QLCNIC_CRB_PEG_NET_1\tQLCNIC_PCI_CRB_WINDOW(QLCNIC_HW_PX_MAP_CRB_PGN1)\n#define QLCNIC_CRB_PEG_NET_2\tQLCNIC_PCI_CRB_WINDOW(QLCNIC_HW_PX_MAP_CRB_PGN2)\n#define QLCNIC_CRB_PEG_NET_3\tQLCNIC_PCI_CRB_WINDOW(QLCNIC_HW_PX_MAP_CRB_PGN3)\n#define QLCNIC_CRB_PEG_NET_4\tQLCNIC_PCI_CRB_WINDOW(QLCNIC_HW_PX_MAP_CRB_SQS2)\n#define QLCNIC_CRB_PEG_NET_D\tQLCNIC_PCI_CRB_WINDOW(QLCNIC_HW_PX_MAP_CRB_PGND)\n#define QLCNIC_CRB_PEG_NET_I\tQLCNIC_PCI_CRB_WINDOW(QLCNIC_HW_PX_MAP_CRB_PGNI)\n#define QLCNIC_CRB_DDR_NET\tQLCNIC_PCI_CRB_WINDOW(QLCNIC_HW_PX_MAP_CRB_MN)\n#define QLCNIC_CRB_QDR_NET\tQLCNIC_PCI_CRB_WINDOW(QLCNIC_HW_PX_MAP_CRB_SN)\n\n#define QLCNIC_CRB_PCIX_MD\tQLCNIC_PCI_CRB_WINDOW(QLCNIC_HW_PX_MAP_CRB_PS)\n#define QLCNIC_CRB_PCIE \tQLCNIC_CRB_PCIX_MD\n\n#define ISR_INT_VECTOR\t\t(QLCNIC_PCIX_PS_REG(PCIX_INT_VECTOR))\n#define ISR_INT_MASK\t\t(QLCNIC_PCIX_PS_REG(PCIX_INT_MASK))\n#define ISR_INT_MASK_SLOW\t(QLCNIC_PCIX_PS_REG(PCIX_INT_MASK))\n#define ISR_INT_TARGET_STATUS\t(QLCNIC_PCIX_PS_REG(PCIX_TARGET_STATUS))\n#define ISR_INT_TARGET_MASK\t(QLCNIC_PCIX_PS_REG(PCIX_TARGET_MASK))\n#define ISR_INT_TARGET_STATUS_F1   (QLCNIC_PCIX_PS_REG(PCIX_TARGET_STATUS_F1))\n#define ISR_INT_TARGET_MASK_F1     (QLCNIC_PCIX_PS_REG(PCIX_TARGET_MASK_F1))\n#define ISR_INT_TARGET_STATUS_F2   (QLCNIC_PCIX_PS_REG(PCIX_TARGET_STATUS_F2))\n#define ISR_INT_TARGET_MASK_F2     (QLCNIC_PCIX_PS_REG(PCIX_TARGET_MASK_F2))\n#define ISR_INT_TARGET_STATUS_F3   (QLCNIC_PCIX_PS_REG(PCIX_TARGET_STATUS_F3))\n#define ISR_INT_TARGET_MASK_F3     (QLCNIC_PCIX_PS_REG(PCIX_TARGET_MASK_F3))\n#define ISR_INT_TARGET_STATUS_F4   (QLCNIC_PCIX_PS_REG(PCIX_TARGET_STATUS_F4))\n#define ISR_INT_TARGET_MASK_F4     (QLCNIC_PCIX_PS_REG(PCIX_TARGET_MASK_F4))\n#define ISR_INT_TARGET_STATUS_F5   (QLCNIC_PCIX_PS_REG(PCIX_TARGET_STATUS_F5))\n#define ISR_INT_TARGET_MASK_F5     (QLCNIC_PCIX_PS_REG(PCIX_TARGET_MASK_F5))\n#define ISR_INT_TARGET_STATUS_F6   (QLCNIC_PCIX_PS_REG(PCIX_TARGET_STATUS_F6))\n#define ISR_INT_TARGET_MASK_F6     (QLCNIC_PCIX_PS_REG(PCIX_TARGET_MASK_F6))\n#define ISR_INT_TARGET_STATUS_F7   (QLCNIC_PCIX_PS_REG(PCIX_TARGET_STATUS_F7))\n#define ISR_INT_TARGET_MASK_F7     (QLCNIC_PCIX_PS_REG(PCIX_TARGET_MASK_F7))\n\n#define QLCNIC_PCI_OCM0_2M\t(0x000c0000UL)\n#define QLCNIC_PCI_CRBSPACE\t(0x06000000UL)\n#define QLCNIC_PCI_CAMQM\t(0x04800000UL)\n#define QLCNIC_PCI_CAMQM_END\t(0x04800800UL)\n#define QLCNIC_PCI_CAMQM_2M_BASE\t(0x000ff800UL)\n\n#define QLCNIC_CRB_CAM\tQLCNIC_PCI_CRB_WINDOW(QLCNIC_HW_PX_MAP_CRB_CAM)\n\n#define QLCNIC_ADDR_DDR_NET\t(0x0000000000000000ULL)\n#define QLCNIC_ADDR_DDR_NET_MAX (0x000000000fffffffULL)\n#define QLCNIC_ADDR_OCM0\t(0x0000000200000000ULL)\n#define QLCNIC_ADDR_OCM0_MAX\t(0x00000002000fffffULL)\n#define QLCNIC_ADDR_OCM1\t(0x0000000200400000ULL)\n#define QLCNIC_ADDR_OCM1_MAX\t(0x00000002004fffffULL)\n#define QLCNIC_ADDR_QDR_NET\t(0x0000000300000000ULL)\n#define QLCNIC_ADDR_QDR_NET_MAX (0x0000000307ffffffULL)\n\n \n#define QLCNIC_MIU_CONTROL\t(0x000)\n#define QLCNIC_MIU_MN_CONTROL\t(QLCNIC_CRB_DDR_NET+QLCNIC_MIU_CONTROL)\n\n \n#define QLCNIC_NIU_PHY_WAITLEN\t\t200000\n \n#define QLCNIC_NIU_PHY_WAITMAX\t\t50\n#define QLCNIC_NIU_MAX_GBE_PORTS\t4\n#define QLCNIC_NIU_MAX_XG_PORTS\t\t2\n\n#define QLCNIC_NIU_MODE\t\t\t(QLCNIC_CRB_NIU + 0x00000)\n#define QLCNIC_NIU_GB_PAUSE_CTL\t\t(QLCNIC_CRB_NIU + 0x0030c)\n#define QLCNIC_NIU_XG_PAUSE_CTL\t\t(QLCNIC_CRB_NIU + 0x00098)\n\n#define QLCNIC_NIU_GB_MAC_CONFIG_0(I)\t\t\\\n\t\t(QLCNIC_CRB_NIU + 0x30000 + (I)*0x10000)\n#define QLCNIC_NIU_GB_MAC_CONFIG_1(I)\t\t\\\n\t\t(QLCNIC_CRB_NIU + 0x30004 + (I)*0x10000)\n\n#define MAX_CTL_CHECK\t1000\n#define TEST_AGT_CTRL\t(0x00)\n\n#define TA_CTL_START\tBIT_0\n#define TA_CTL_ENABLE\tBIT_1\n#define TA_CTL_WRITE\tBIT_2\n#define TA_CTL_BUSY\tBIT_3\n\n \n#define XG_LINK_UP\t0x10\n#define XG_LINK_DOWN\t0x20\n\n#define XG_LINK_UP_P3P\t0x01\n#define XG_LINK_DOWN_P3P\t0x02\n#define XG_LINK_STATE_P3P_MASK 0xf\n#define XG_LINK_STATE_P3P(pcifn, val) \\\n\t(((val) >> ((pcifn) * 4)) & XG_LINK_STATE_P3P_MASK)\n\n#define P3P_LINK_SPEED_MHZ\t100\n#define P3P_LINK_SPEED_MASK\t0xff\n#define P3P_LINK_SPEED_REG(pcifn)\t\\\n\t(CRB_PF_LINK_SPEED_1 + (((pcifn) / 4) * 4))\n#define P3P_LINK_SPEED_VAL(pcifn, reg)\t\\\n\t(((reg) >> (8 * ((pcifn) & 0x3))) & P3P_LINK_SPEED_MASK)\n\n#define QLCNIC_CAM_RAM_BASE\t(QLCNIC_CRB_CAM + 0x02000)\n#define QLCNIC_CAM_RAM(reg)\t(QLCNIC_CAM_RAM_BASE + (reg))\n#define QLCNIC_ROM_LOCK_ID\t(QLCNIC_CAM_RAM(0x100))\n#define QLCNIC_PHY_LOCK_ID\t(QLCNIC_CAM_RAM(0x120))\n#define QLCNIC_CRB_WIN_LOCK_ID\t(QLCNIC_CAM_RAM(0x124))\n\n#define NIC_CRB_BASE\t\t(QLCNIC_CAM_RAM(0x200))\n#define NIC_CRB_BASE_2\t\t(QLCNIC_CAM_RAM(0x700))\n#define QLCNIC_REG(X)\t\t(NIC_CRB_BASE+(X))\n#define QLCNIC_REG_2(X) \t(NIC_CRB_BASE_2+(X))\n\n#define QLCNIC_CDRP_MAX_ARGS\t4\n#define QLCNIC_CDRP_ARG(i)\t(QLCNIC_REG(0x18 + ((i) * 4)))\n\n#define QLCNIC_CDRP_CRB_OFFSET\t\t(QLCNIC_REG(0x18))\n#define QLCNIC_SIGN_CRB_OFFSET\t\t(QLCNIC_REG(0x28))\n\n#define CRB_XG_STATE_P3P\t\t(QLCNIC_REG(0x98))\n#define CRB_PF_LINK_SPEED_1\t\t(QLCNIC_REG(0xe8))\n#define CRB_DRIVER_VERSION\t\t(QLCNIC_REG(0x2a0))\n\n#define CRB_FW_CAPABILITIES_2\t\t(QLCNIC_CAM_RAM(0x12c))\n\n \n\n#define qlcnic_get_temp_val(x)\t\t((x) >> 16)\n#define qlcnic_get_temp_state(x)\t((x) & 0xffff)\n#define qlcnic_encode_temp(val, state)\t(((val) << 16) | (state))\n\n \nenum {\n\tQLCNIC_TEMP_NORMAL = 0x1,\t \n\tQLCNIC_TEMP_WARN,\t \n\tQLCNIC_TEMP_PANIC\t \n};\n\n\n \n#define PHY_LOCK_DRIVER\t\t0x44524956\n\n#define PCIX_INT_VECTOR \t(0x10100)\n#define PCIX_INT_MASK\t\t(0x10104)\n\n#define PCIX_OCM_WINDOW\t\t(0x10800)\n#define PCIX_OCM_WINDOW_REG(func)\t(PCIX_OCM_WINDOW + 0x4 * (func))\n\n#define PCIX_TARGET_STATUS\t(0x10118)\n#define PCIX_TARGET_STATUS_F1\t(0x10160)\n#define PCIX_TARGET_STATUS_F2\t(0x10164)\n#define PCIX_TARGET_STATUS_F3\t(0x10168)\n#define PCIX_TARGET_STATUS_F4\t(0x10360)\n#define PCIX_TARGET_STATUS_F5\t(0x10364)\n#define PCIX_TARGET_STATUS_F6\t(0x10368)\n#define PCIX_TARGET_STATUS_F7\t(0x1036c)\n\n#define PCIX_TARGET_MASK\t(0x10128)\n#define PCIX_TARGET_MASK_F1\t(0x10170)\n#define PCIX_TARGET_MASK_F2\t(0x10174)\n#define PCIX_TARGET_MASK_F3\t(0x10178)\n#define PCIX_TARGET_MASK_F4\t(0x10370)\n#define PCIX_TARGET_MASK_F5\t(0x10374)\n#define PCIX_TARGET_MASK_F6\t(0x10378)\n#define PCIX_TARGET_MASK_F7\t(0x1037c)\n\n#define PCIX_MSI_F(i)\t\t(0x13000+((i)*4))\n\n#define QLCNIC_PCIX_PH_REG(reg)\t(QLCNIC_CRB_PCIE + (reg))\n#define QLCNIC_PCIX_PS_REG(reg)\t(QLCNIC_CRB_PCIX_MD + (reg))\n#define QLCNIC_PCIE_REG(reg)\t(QLCNIC_CRB_PCIE + (reg))\n\n#define PCIE_SEM0_LOCK\t\t(0x1c000)\n#define PCIE_SEM0_UNLOCK\t(0x1c004)\n#define PCIE_SEM_LOCK(N)\t(PCIE_SEM0_LOCK + 8*(N))\n#define PCIE_SEM_UNLOCK(N)\t(PCIE_SEM0_UNLOCK + 8*(N))\n\n#define PCIE_SETUP_FUNCTION\t(0x12040)\n#define PCIE_SETUP_FUNCTION2\t(0x12048)\n#define PCIE_MISCCFG_RC         (0x1206c)\n#define PCIE_TGT_SPLIT_CHICKEN\t(0x12080)\n#define PCIE_CHICKEN3\t\t(0x120c8)\n\n#define ISR_INT_STATE_REG       (QLCNIC_PCIX_PS_REG(PCIE_MISCCFG_RC))\n#define PCIE_MAX_MASTER_SPLIT\t(0x14048)\n\n#define QLCNIC_PORT_MODE_NONE\t\t0\n#define QLCNIC_PORT_MODE_XG\t\t1\n#define QLCNIC_PORT_MODE_GB\t\t2\n#define QLCNIC_PORT_MODE_802_3_AP\t3\n#define QLCNIC_PORT_MODE_AUTO_NEG\t4\n#define QLCNIC_PORT_MODE_AUTO_NEG_1G\t5\n#define QLCNIC_PORT_MODE_AUTO_NEG_XG\t6\n#define QLCNIC_PORT_MODE_ADDR\t\t(QLCNIC_CAM_RAM(0x24))\n#define QLCNIC_WOL_PORT_MODE\t\t(QLCNIC_CAM_RAM(0x198))\n\n#define QLCNIC_WOL_CONFIG_NV\t\t(QLCNIC_CAM_RAM(0x184))\n#define QLCNIC_WOL_CONFIG\t\t(QLCNIC_CAM_RAM(0x188))\n\n#define QLCNIC_PEG_TUNE_MN_PRESENT\t0x1\n#define QLCNIC_PEG_TUNE_CAPABILITY\t(QLCNIC_CAM_RAM(0x02c))\n\n#define QLCNIC_DMA_WATCHDOG_CTRL\t(QLCNIC_CAM_RAM(0x14))\n#define QLCNIC_ROM_DEV_INIT_TIMEOUT\t(0x3e885c)\n#define QLCNIC_ROM_DRV_RESET_TIMEOUT\t(0x3e8860)\n\n \n#define QLCNIC_DEV_COLD\t\t\t0x1\n#define QLCNIC_DEV_INITIALIZING\t\t0x2\n#define QLCNIC_DEV_READY\t\t0x3\n#define QLCNIC_DEV_NEED_RESET\t\t0x4\n#define QLCNIC_DEV_NEED_QUISCENT\t0x5\n#define QLCNIC_DEV_FAILED\t\t0x6\n#define QLCNIC_DEV_QUISCENT\t\t0x7\n\n#define QLCNIC_DEV_BADBAD\t\t0xbad0bad0\n\n#define QLCNIC_DEV_NPAR_NON_OPER\t0  \n#define QLCNIC_DEV_NPAR_OPER\t\t1  \n#define QLCNIC_DEV_NPAR_OPER_TIMEO\t30  \n\n#define QLC_DEV_SET_REF_CNT(VAL, FN)\t\t((VAL) |= (1 << (FN * 4)))\n#define QLC_DEV_CLR_REF_CNT(VAL, FN)\t\t((VAL) &= ~(1 << (FN * 4)))\n#define QLC_DEV_SET_RST_RDY(VAL, FN)\t\t((VAL) |= (1 << (FN * 4)))\n#define QLC_DEV_SET_QSCNT_RDY(VAL, FN)\t\t((VAL) |= (2 << (FN * 4)))\n#define QLC_DEV_CLR_RST_QSCNT(VAL, FN)\t\t((VAL) &= ~(3 << (FN * 4)))\n\n#define QLC_DEV_GET_DRV(VAL, FN)\t\t(0xf & ((VAL) >> (FN * 4)))\n#define QLC_DEV_SET_DRV(VAL, FN)\t\t((VAL) << (FN * 4))\n\n#define QLCNIC_TYPE_NIC\t\t1\n#define QLCNIC_TYPE_FCOE\t\t2\n#define QLCNIC_TYPE_ISCSI\t\t3\n\n#define QLCNIC_RCODE_DRIVER_INFO\t\t0x20000000\n#define QLCNIC_RCODE_DRIVER_CAN_RELOAD\t\tBIT_30\n#define QLCNIC_RCODE_FATAL_ERROR\t\tBIT_31\n#define QLCNIC_FWERROR_PEGNUM(code)\t\t((code) & 0xff)\n#define QLCNIC_FWERROR_CODE(code)\t\t((code >> 8) & 0x1fffff)\n#define QLCNIC_FWERROR_FAN_FAILURE\t\t0x16\n\n#define FW_POLL_DELAY\t\t(1 * HZ)\n#define FW_FAIL_THRESH\t\t2\n\n#define QLCNIC_RESET_TIMEOUT_SECS\t10\n#define QLCNIC_INIT_TIMEOUT_SECS\t30\n#define QLCNIC_RCVPEG_CHECK_RETRY_COUNT\t2000\n#define QLCNIC_RCVPEG_CHECK_DELAY\t10\n#define QLCNIC_CMDPEG_CHECK_RETRY_COUNT\t60\n#define QLCNIC_CMDPEG_CHECK_DELAY\t500\n#define QLCNIC_HEARTBEAT_PERIOD_MSECS\t200\n#define QLCNIC_HEARTBEAT_CHECK_RETRY_COUNT\t10\n\n#define QLCNIC_MAX_MC_COUNT\t\t38\n#define QLCNIC_MAX_UC_COUNT\t\t512\n#define QLCNIC_WATCHDOG_TIMEOUTVALUE\t5\n\n#define\tISR_MSI_INT_TRIGGER(FUNC) (QLCNIC_PCIX_PS_REG(PCIX_MSI_F(FUNC)))\n#define ISR_LEGACY_INT_TRIGGERED(VAL)\t(((VAL) & 0x300) == 0x200)\n\n \n#define\tPCIX_INT_VECTOR_BIT_F0\t0x0080\n#define\tPCIX_INT_VECTOR_BIT_F1\t0x0100\n#define\tPCIX_INT_VECTOR_BIT_F2\t0x0200\n#define\tPCIX_INT_VECTOR_BIT_F3\t0x0400\n#define\tPCIX_INT_VECTOR_BIT_F4\t0x0800\n#define\tPCIX_INT_VECTOR_BIT_F5\t0x1000\n#define\tPCIX_INT_VECTOR_BIT_F6\t0x2000\n#define\tPCIX_INT_VECTOR_BIT_F7\t0x4000\n\nstruct qlcnic_legacy_intr_set {\n\tu32\tint_vec_bit;\n\tu32\ttgt_status_reg;\n\tu32\ttgt_mask_reg;\n\tu32\tpci_int_reg;\n};\n\n#define QLCNIC_MSIX_BASE\t0x132110\n#define QLCNIC_MAX_VLAN_FILTERS\t64\n\n#define FLASH_ROM_WINDOW\t0x42110030\n#define FLASH_ROM_DATA\t\t0x42150000\n\n#define QLCNIC_FW_DUMP_REG1\t0x00130060\n#define QLCNIC_FW_DUMP_REG2\t0x001e0000\n#define QLCNIC_FLASH_SEM2_LK\t0x0013C010\n#define QLCNIC_FLASH_SEM2_ULK\t0x0013C014\n#define QLCNIC_FLASH_LOCK_ID\t0x001B2100\n\n \nenum {\n\tQLCNIC_MGMT_FUNC\t= 0,\n\tQLCNIC_PRIV_FUNC\t= 1,\n\tQLCNIC_NON_PRIV_FUNC\t= 2,\n\tQLCNIC_SRIOV_PF_FUNC\t= 3,\n\tQLCNIC_SRIOV_VF_FUNC\t= 4,\n\tQLCNIC_UNKNOWN_FUNC_MODE = 5\n};\n\nenum {\n\tQLCNIC_PORT_DEFAULTS\t= 0,\n\tQLCNIC_ADD_VLAN\t= 1,\n\tQLCNIC_DEL_VLAN\t= 2\n};\n\n#define QLC_DEV_DRV_DEFAULT 0x11111111\n\n#define LSB(x)\t((uint8_t)(x))\n#define MSB(x)\t((uint8_t)((uint16_t)(x) >> 8))\n\n#define LSW(x)  ((uint16_t)((uint32_t)(x)))\n#define MSW(x)  ((uint16_t)((uint32_t)(x) >> 16))\n\n#define LSD(x)  ((uint32_t)((uint64_t)(x)))\n#define MSD(x)  ((uint32_t)((((uint64_t)(x)) >> 16) >> 16))\n\n#define QLCNIC_MS_CTRL\t\t\t0x41000090\n#define QLCNIC_MS_ADDR_LO\t\t0x41000094\n#define QLCNIC_MS_ADDR_HI\t\t0x41000098\n#define QLCNIC_MS_WRTDATA_LO\t\t0x410000A0\n#define QLCNIC_MS_WRTDATA_HI\t\t0x410000A4\n#define QLCNIC_MS_WRTDATA_ULO\t\t0x410000B0\n#define QLCNIC_MS_WRTDATA_UHI\t\t0x410000B4\n#define QLCNIC_MS_RDDATA_LO\t\t0x410000A8\n#define QLCNIC_MS_RDDATA_HI\t\t0x410000AC\n#define QLCNIC_MS_RDDATA_ULO\t\t0x410000B8\n#define QLCNIC_MS_RDDATA_UHI\t\t0x410000BC\n\n#define QLCNIC_TA_WRITE_ENABLE\t(TA_CTL_ENABLE | TA_CTL_WRITE)\n#define QLCNIC_TA_WRITE_START\t(TA_CTL_START | TA_CTL_ENABLE | TA_CTL_WRITE)\n#define QLCNIC_TA_START_ENABLE\t(TA_CTL_START | TA_CTL_ENABLE)\n\n#define\tQLCNIC_LEGACY_INTR_CONFIG\t\t\t\t\t\\\n{\t\t\t\t\t\t\t\t\t\\\n\t{\t\t\t\t\t\t\t\t\\\n\t\t.int_vec_bit\t=\tPCIX_INT_VECTOR_BIT_F0,\t\t\\\n\t\t.tgt_status_reg\t=\tISR_INT_TARGET_STATUS,\t\t\\\n\t\t.tgt_mask_reg\t=\tISR_INT_TARGET_MASK, },\t\t\\\n\t\t\t\t\t\t\t\t\t\\\n\t{\t\t\t\t\t\t\t\t\\\n\t\t.int_vec_bit\t=\tPCIX_INT_VECTOR_BIT_F1,\t\t\\\n\t\t.tgt_status_reg\t=\tISR_INT_TARGET_STATUS_F1,\t\\\n\t\t.tgt_mask_reg\t=\tISR_INT_TARGET_MASK_F1, },\t\\\n\t\t\t\t\t\t\t\t\t\\\n\t{\t\t\t\t\t\t\t\t\\\n\t\t.int_vec_bit\t=\tPCIX_INT_VECTOR_BIT_F2,\t\t\\\n\t\t.tgt_status_reg\t=\tISR_INT_TARGET_STATUS_F2,\t\\\n\t\t.tgt_mask_reg\t=\tISR_INT_TARGET_MASK_F2, },\t\\\n\t\t\t\t\t\t\t\t\t\\\n\t{\t\t\t\t\t\t\t\t\\\n\t\t.int_vec_bit\t=\tPCIX_INT_VECTOR_BIT_F3,\t\t\\\n\t\t.tgt_status_reg\t=\tISR_INT_TARGET_STATUS_F3,\t\\\n\t\t.tgt_mask_reg\t=\tISR_INT_TARGET_MASK_F3, },\t\\\n\t\t\t\t\t\t\t\t\t\\\n\t{\t\t\t\t\t\t\t\t\\\n\t\t.int_vec_bit\t=\tPCIX_INT_VECTOR_BIT_F4,\t\t\\\n\t\t.tgt_status_reg\t=\tISR_INT_TARGET_STATUS_F4,\t\\\n\t\t.tgt_mask_reg\t=\tISR_INT_TARGET_MASK_F4, },\t\\\n\t\t\t\t\t\t\t\t\t\\\n\t{\t\t\t\t\t\t\t\t\\\n\t\t.int_vec_bit\t=\tPCIX_INT_VECTOR_BIT_F5,\t\t\\\n\t\t.tgt_status_reg\t=\tISR_INT_TARGET_STATUS_F5,\t\\\n\t\t.tgt_mask_reg\t=\tISR_INT_TARGET_MASK_F5, },\t\\\n\t\t\t\t\t\t\t\t\t\\\n\t{\t\t\t\t\t\t\t\t\\\n\t\t.int_vec_bit\t=\tPCIX_INT_VECTOR_BIT_F6,\t\t\\\n\t\t.tgt_status_reg\t=\tISR_INT_TARGET_STATUS_F6,\t\\\n\t\t.tgt_mask_reg\t=\tISR_INT_TARGET_MASK_F6, },\t\\\n\t\t\t\t\t\t\t\t\t\\\n\t{\t\t\t\t\t\t\t\t\\\n\t\t.int_vec_bit\t=\tPCIX_INT_VECTOR_BIT_F7,\t\t\\\n\t\t.tgt_status_reg\t=\tISR_INT_TARGET_STATUS_F7,\t\\\n\t\t.tgt_mask_reg\t=\tISR_INT_TARGET_MASK_F7, },\t\\\n}\n\n \n\n#define _qlcnic_crb_get_bit(var, bit)  ((var >> bit) & 0x1)\n\n \n#define qlcnic_gb_rx_flowctl(config_word)\t\\\n\t((config_word) |= 1 << 5)\n#define qlcnic_gb_get_rx_flowctl(config_word)\t\\\n\t_qlcnic_crb_get_bit((config_word), 5)\n#define qlcnic_gb_unset_rx_flowctl(config_word)\t\\\n\t((config_word) &= ~(1 << 5))\n\n \n\n#define qlcnic_gb_set_gb0_mask(config_word)    \\\n\t((config_word) |= 1 << 0)\n#define qlcnic_gb_set_gb1_mask(config_word)    \\\n\t((config_word) |= 1 << 2)\n#define qlcnic_gb_set_gb2_mask(config_word)    \\\n\t((config_word) |= 1 << 4)\n#define qlcnic_gb_set_gb3_mask(config_word)    \\\n\t((config_word) |= 1 << 6)\n\n#define qlcnic_gb_get_gb0_mask(config_word)    \\\n\t_qlcnic_crb_get_bit((config_word), 0)\n#define qlcnic_gb_get_gb1_mask(config_word)    \\\n\t_qlcnic_crb_get_bit((config_word), 2)\n#define qlcnic_gb_get_gb2_mask(config_word)    \\\n\t_qlcnic_crb_get_bit((config_word), 4)\n#define qlcnic_gb_get_gb3_mask(config_word)    \\\n\t_qlcnic_crb_get_bit((config_word), 6)\n\n#define qlcnic_gb_unset_gb0_mask(config_word)  \\\n\t((config_word) &= ~(1 << 0))\n#define qlcnic_gb_unset_gb1_mask(config_word)  \\\n\t((config_word) &= ~(1 << 2))\n#define qlcnic_gb_unset_gb2_mask(config_word)  \\\n\t((config_word) &= ~(1 << 4))\n#define qlcnic_gb_unset_gb3_mask(config_word)  \\\n\t((config_word) &= ~(1 << 6))\n\n \n\n#define qlcnic_xg_set_xg0_mask(config_word)    \\\n\t((config_word) |= 1 << 0)\n#define qlcnic_xg_set_xg1_mask(config_word)    \\\n\t((config_word) |= 1 << 3)\n\n#define qlcnic_xg_get_xg0_mask(config_word)    \\\n\t_qlcnic_crb_get_bit((config_word), 0)\n#define qlcnic_xg_get_xg1_mask(config_word)    \\\n\t_qlcnic_crb_get_bit((config_word), 3)\n\n#define qlcnic_xg_unset_xg0_mask(config_word)  \\\n\t((config_word) &= ~(1 << 0))\n#define qlcnic_xg_unset_xg1_mask(config_word)  \\\n\t((config_word) &= ~(1 << 3))\n\n \n\n \n#define QLCNIC_NIU_GB_MII_MGMT_ADDR_AUTONEG\t\t4\n#define QLCNIC_NIU_GB_MII_MGMT_ADDR_PHY_STATUS\t\t17\n\n \n\n#define qlcnic_get_phy_speed(config_word) (((config_word) >> 14) & 0x03)\n\n#define qlcnic_set_phy_speed(config_word, val)\t\\\n\t\t((config_word) |= ((val & 0x03) << 14))\n#define qlcnic_set_phy_duplex(config_word)\t\\\n\t\t((config_word) |= 1 << 13)\n#define qlcnic_clear_phy_duplex(config_word)\t\\\n\t\t((config_word) &= ~(1 << 13))\n\n#define qlcnic_get_phy_link(config_word)\t\\\n\t\t_qlcnic_crb_get_bit(config_word, 10)\n#define qlcnic_get_phy_duplex(config_word)\t\\\n\t\t_qlcnic_crb_get_bit(config_word, 13)\n\n#define QLCNIC_NIU_NON_PROMISC_MODE\t0\n#define QLCNIC_NIU_PROMISC_MODE\t\t1\n#define QLCNIC_NIU_ALLMULTI_MODE\t2\n\n#define QLCNIC_PCIE_SEM_TIMEOUT\t10000\n\nstruct crb_128M_2M_sub_block_map {\n\tunsigned valid;\n\tunsigned start_128M;\n\tunsigned end_128M;\n\tunsigned start_2M;\n};\n\nstruct crb_128M_2M_block_map{\n\tstruct crb_128M_2M_sub_block_map sub_block[16];\n};\n#endif\t\t\t\t \n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}