#-----------------------------------------------------------
# Vivado v2023.2 (64-bit)
# SW Build 4029153 on Fri Oct 13 20:14:34 MDT 2023
# IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
# SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
# Start of session at: Tue Dec 12 02:32:15 2023
# Process ID: 30064
# Current directory: C:/Users/XTYAO/Desktop/551Final/EC551Project/EC551_project/EC551_project.runs/impl_1
# Command line: vivado.exe -log new_top_v2.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source new_top_v2.tcl -notrace
# Log file: C:/Users/XTYAO/Desktop/551Final/EC551Project/EC551_project/EC551_project.runs/impl_1/new_top_v2.vdi
# Journal file: C:/Users/XTYAO/Desktop/551Final/EC551Project/EC551_project/EC551_project.runs/impl_1\vivado.jou
# Running On: Adelia-laptop, OS: Windows, CPU Frequency: 2304 MHz, CPU Physical cores: 8, Host memory: 34088 MB
#-----------------------------------------------------------
source new_top_v2.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2023.2/data/ip'.
Command: link_design -top new_top_v2 -part xc7a100tcsg324-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/XTYAO/Desktop/551Final/EC551Project/EC551_project/EC551_project.gen/sources_1/bd/BRAM/ip/BRAM_blk_mem_gen_0_0/BRAM_blk_mem_gen_0_0.dcp' for cell 'MultiPortRAM/blk_mem_gen_0/blk_mem_gen_0'
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.032 . Memory (MB): peak = 937.520 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 384 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2023.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [C:/Users/XTYAO/Desktop/551Final/EC551Project/UART_testing_constraint.xdc]
WARNING: [Vivado 12-584] No ports matched 'tx_light'. [C:/Users/XTYAO/Desktop/551Final/EC551Project/UART_testing_constraint.xdc:33]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/XTYAO/Desktop/551Final/EC551Project/UART_testing_constraint.xdc:33]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'tx_done'. [C:/Users/XTYAO/Desktop/551Final/EC551Project/UART_testing_constraint.xdc:35]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/XTYAO/Desktop/551Final/EC551Project/UART_testing_constraint.xdc:35]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'state[0]'. [C:/Users/XTYAO/Desktop/551Final/EC551Project/UART_testing_constraint.xdc:36]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/XTYAO/Desktop/551Final/EC551Project/UART_testing_constraint.xdc:36]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'state[1]'. [C:/Users/XTYAO/Desktop/551Final/EC551Project/UART_testing_constraint.xdc:37]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/XTYAO/Desktop/551Final/EC551Project/UART_testing_constraint.xdc:37]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'rx_light'. [C:/Users/XTYAO/Desktop/551Final/EC551Project/UART_testing_constraint.xdc:39]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/XTYAO/Desktop/551Final/EC551Project/UART_testing_constraint.xdc:39]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'data_light[7]'. [C:/Users/XTYAO/Desktop/551Final/EC551Project/UART_testing_constraint.xdc:40]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/XTYAO/Desktop/551Final/EC551Project/UART_testing_constraint.xdc:40]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'data_light[6]'. [C:/Users/XTYAO/Desktop/551Final/EC551Project/UART_testing_constraint.xdc:41]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/XTYAO/Desktop/551Final/EC551Project/UART_testing_constraint.xdc:41]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'data_light[5]'. [C:/Users/XTYAO/Desktop/551Final/EC551Project/UART_testing_constraint.xdc:42]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/XTYAO/Desktop/551Final/EC551Project/UART_testing_constraint.xdc:42]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'data_light[4]'. [C:/Users/XTYAO/Desktop/551Final/EC551Project/UART_testing_constraint.xdc:43]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/XTYAO/Desktop/551Final/EC551Project/UART_testing_constraint.xdc:43]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'data_light[3]'. [C:/Users/XTYAO/Desktop/551Final/EC551Project/UART_testing_constraint.xdc:44]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/XTYAO/Desktop/551Final/EC551Project/UART_testing_constraint.xdc:44]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'data_light[2]'. [C:/Users/XTYAO/Desktop/551Final/EC551Project/UART_testing_constraint.xdc:45]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/XTYAO/Desktop/551Final/EC551Project/UART_testing_constraint.xdc:45]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'data_light[1]'. [C:/Users/XTYAO/Desktop/551Final/EC551Project/UART_testing_constraint.xdc:46]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/XTYAO/Desktop/551Final/EC551Project/UART_testing_constraint.xdc:46]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'data_light[0]'. [C:/Users/XTYAO/Desktop/551Final/EC551Project/UART_testing_constraint.xdc:47]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/XTYAO/Desktop/551Final/EC551Project/UART_testing_constraint.xdc:47]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'dummy'. [C:/Users/XTYAO/Desktop/551Final/EC551Project/UART_testing_constraint.xdc:48]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/XTYAO/Desktop/551Final/EC551Project/UART_testing_constraint.xdc:48]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [C:/Users/XTYAO/Desktop/551Final/EC551Project/UART_testing_constraint.xdc]
Parsing XDC File [C:/Users/XTYAO/Desktop/551Final/EC551Project/blank_constraint.xdc]
CRITICAL WARNING: [Vivado 12-1411] Cannot set LOC property of ports, Cannot set PACKAGE_PIN property of ports,  port reset_light can not be placed on PACKAGE_PIN K15 because the PACKAGE_PIN is occupied by port tx_active [C:/Users/XTYAO/Desktop/551Final/EC551Project/blank_constraint.xdc:34]
Finished Parsing XDC File [C:/Users/XTYAO/Desktop/551Final/EC551Project/blank_constraint.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1063.492 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

11 Infos, 14 Warnings, 15 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1063.492 ; gain = 564.898
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.770 . Memory (MB): peak = 1089.727 ; gain = 26.234

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 20de85461

Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1627.195 ; gain = 537.469

Starting Logic Optimization Task

Phase 1 Initialization

Phase 1.1 Core Generation And Design Setup
Phase 1.1 Core Generation And Design Setup | Checksum: 20de85461

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1994.086 ; gain = 0.000

Phase 1.2 Setup Constraints And Sort Netlist
Phase 1.2 Setup Constraints And Sort Netlist | Checksum: 20de85461

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1994.086 ; gain = 0.000
Phase 1 Initialization | Checksum: 20de85461

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1994.086 ; gain = 0.000

Phase 2 Timer Update And Timing Data Collection

Phase 2.1 Timer Update
Phase 2.1 Timer Update | Checksum: 20de85461

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.044 . Memory (MB): peak = 1994.086 ; gain = 0.000

Phase 2.2 Timing Data Collection
Phase 2.2 Timing Data Collection | Checksum: 20de85461

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.049 . Memory (MB): peak = 1994.086 ; gain = 0.000
Phase 2 Timer Update And Timing Data Collection | Checksum: 20de85461

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.050 . Memory (MB): peak = 1994.086 ; gain = 0.000

Phase 3 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 3 Retarget | Checksum: 2230bcbb6

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.080 . Memory (MB): peak = 1994.086 ; gain = 0.000
Retarget | Checksum: 2230bcbb6
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 4 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 4 Constant propagation | Checksum: 1b8d19d60

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.092 . Memory (MB): peak = 1994.086 ; gain = 0.000
Constant propagation | Checksum: 1b8d19d60
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 8 cells

Phase 5 Sweep
Phase 5 Sweep | Checksum: 1714e2e72

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.221 . Memory (MB): peak = 1994.086 ; gain = 0.000
Sweep | Checksum: 1714e2e72
INFO: [Opt 31-389] Phase Sweep created 2 cells and removed 1028 cells

Phase 6 BUFG optimization
Phase 6 BUFG optimization | Checksum: 1714e2e72

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.248 . Memory (MB): peak = 1994.086 ; gain = 0.000
BUFG optimization | Checksum: 1714e2e72
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 7 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 7 Shift Register Optimization | Checksum: 1714e2e72

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.249 . Memory (MB): peak = 1994.086 ; gain = 0.000
Shift Register Optimization | Checksum: 1714e2e72
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 8 Post Processing Netlist
Phase 8 Post Processing Netlist | Checksum: 1714e2e72

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.251 . Memory (MB): peak = 1994.086 ; gain = 0.000
Post Processing Netlist | Checksum: 1714e2e72
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells

Phase 9 Finalization

Phase 9.1 Finalizing Design Cores and Updating Shapes
Phase 9.1 Finalizing Design Cores and Updating Shapes | Checksum: 189e3f99c

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.280 . Memory (MB): peak = 1994.086 ; gain = 0.000

Phase 9.2 Verifying Netlist Connectivity

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1994.086 ; gain = 0.000
Phase 9.2 Verifying Netlist Connectivity | Checksum: 189e3f99c

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.281 . Memory (MB): peak = 1994.086 ; gain = 0.000
Phase 9 Finalization | Checksum: 189e3f99c

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.281 . Memory (MB): peak = 1994.086 ; gain = 0.000
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               0  |                                              0  |
|  Constant propagation         |               0  |               8  |                                              0  |
|  Sweep                        |               2  |            1028  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: 189e3f99c

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.282 . Memory (MB): peak = 1994.086 ; gain = 0.000
INFO: [Constraints 18-11670] Building netlist checker database with flags, 0x8
Done building netlist checker database: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1994.086 ; gain = 0.000

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 189e3f99c

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 1994.086 ; gain = 0.000

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 189e3f99c

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1994.086 ; gain = 0.000

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1994.086 ; gain = 0.000
Ending Netlist Obfuscation Task | Checksum: 189e3f99c

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1994.086 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
29 Infos, 14 Warnings, 15 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 1994.086 ; gain = 930.594
INFO: [runtcl-4] Executing : report_drc -file new_top_v2_drc_opted.rpt -pb new_top_v2_drc_opted.pb -rpx new_top_v2_drc_opted.rpx
Command: report_drc -file new_top_v2_drc_opted.rpt -pb new_top_v2_drc_opted.pb -rpx new_top_v2_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file C:/Users/XTYAO/Desktop/551Final/EC551Project/EC551_project/EC551_project.runs/impl_1/new_top_v2_drc_opted.rpt.
report_drc completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1994.086 ; gain = 0.000
Wrote PlaceDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1994.086 ; gain = 0.000
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1994.086 ; gain = 0.000
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.012 . Memory (MB): peak = 1994.086 ; gain = 0.000
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1994.086 ; gain = 0.000
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 1994.086 ; gain = 0.000
Write Physdb Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.022 . Memory (MB): peak = 1994.086 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/XTYAO/Desktop/551Final/EC551Project/EC551_project/EC551_project.runs/impl_1/new_top_v2_opt.dcp' has been generated.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-83] Releasing license: Implementation
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Starting Placer Task

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1994.086 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 11716993c

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1994.086 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1994.086 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 1070c1e88

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.244 . Memory (MB): peak = 1994.086 ; gain = 0.000

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 1fcd18dcd

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.417 . Memory (MB): peak = 1994.086 ; gain = 0.000

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 1fcd18dcd

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.419 . Memory (MB): peak = 1994.086 ; gain = 0.000
Phase 1 Placer Initialization | Checksum: 1fcd18dcd

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.423 . Memory (MB): peak = 1994.086 ; gain = 0.000

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 1ceb2cb5b

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.521 . Memory (MB): peak = 1994.086 ; gain = 0.000

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 191ab46f9

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.580 . Memory (MB): peak = 1994.086 ; gain = 0.000

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 191ab46f9

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.582 . Memory (MB): peak = 1994.086 ; gain = 0.000

Phase 2.4 Global Placement Core

Phase 2.4.1 UpdateTiming Before Physical Synthesis
Phase 2.4.1 UpdateTiming Before Physical Synthesis | Checksum: 125043dc0

Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1994.086 ; gain = 0.000

Phase 2.4.2 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 0 LUTNM shape to break, 9 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 0, two critical 0, total 0, new lutff created 0
INFO: [Physopt 32-1138] End 1 Pass. Optimized 4 nets or LUTs. Breaked 0 LUT, combined 4 existing LUTs and moved 0 existing LUT
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-1123] No candidate cells found for Shift Register to Pipeline optimization
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-1401] No candidate cells found for Shift Register optimization.
INFO: [Physopt 32-677] No candidate cells for Shift Register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1994.086 ; gain = 0.000

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |              4  |                     4  |           0  |           1  |  00:00:00  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            0  |              4  |                     4  |           0  |           9  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.4.2 Physical Synthesis In Placer | Checksum: 2718c2959

Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1994.086 ; gain = 0.000
Phase 2.4 Global Placement Core | Checksum: 1ebcda211

Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1994.086 ; gain = 0.000
Phase 2 Global Placement | Checksum: 1ebcda211

Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1994.086 ; gain = 0.000

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 24c4704a9

Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1994.086 ; gain = 0.000

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 270134ae4

Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1994.086 ; gain = 0.000

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 1bbf3a3ad

Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1994.086 ; gain = 0.000

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 260873180

Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1994.086 ; gain = 0.000

Phase 3.5 Fast Optimization
Phase 3.5 Fast Optimization | Checksum: 20a76e822

Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1994.086 ; gain = 0.000

Phase 3.6 Small Shape Detail Placement
Phase 3.6 Small Shape Detail Placement | Checksum: 1fd3b09f9

Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1994.086 ; gain = 0.000

Phase 3.7 Re-assign LUT pins
Phase 3.7 Re-assign LUT pins | Checksum: 1617f9abc

Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1994.086 ; gain = 0.000

Phase 3.8 Pipeline Register Optimization
Phase 3.8 Pipeline Register Optimization | Checksum: 107142917

Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1994.086 ; gain = 0.000

Phase 3.9 Fast Optimization
Phase 3.9 Fast Optimization | Checksum: 1ac86b023

Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 1994.086 ; gain = 0.000
Phase 3 Detail Placement | Checksum: 1ac86b023

Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 1994.086 ; gain = 0.000

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 12336b304

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 2 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.603 | TNS=-4.603 |
Phase 1 Physical Synthesis Initialization | Checksum: 102d18c94

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.021 . Memory (MB): peak = 2000.051 ; gain = 0.000
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to netlist editing failed: 0.
Ending Physical Synthesis Task | Checksum: 102d18c94

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.026 . Memory (MB): peak = 2000.051 ; gain = 0.000
Phase 4.1.1.1 BUFG Insertion | Checksum: 12336b304

Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 2000.051 ; gain = 5.965

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=-4.111. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: 16c643522

Time (s): cpu = 00:00:06 ; elapsed = 00:00:11 . Memory (MB): peak = 2000.051 ; gain = 5.965

Time (s): cpu = 00:00:06 ; elapsed = 00:00:11 . Memory (MB): peak = 2000.051 ; gain = 5.965
Phase 4.1 Post Commit Optimization | Checksum: 16c643522

Time (s): cpu = 00:00:06 ; elapsed = 00:00:11 . Memory (MB): peak = 2000.051 ; gain = 5.965

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 16c643522

Time (s): cpu = 00:00:06 ; elapsed = 00:00:11 . Memory (MB): peak = 2000.051 ; gain = 5.965

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                2x2|
|___________|___________________|___________________|
|      South|                1x1|                1x1|
|___________|___________________|___________________|
|       East|                1x1|                1x1|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 16c643522

Time (s): cpu = 00:00:06 ; elapsed = 00:00:11 . Memory (MB): peak = 2000.051 ; gain = 5.965
Phase 4.3 Placer Reporting | Checksum: 16c643522

Time (s): cpu = 00:00:06 ; elapsed = 00:00:11 . Memory (MB): peak = 2000.051 ; gain = 5.965

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 2000.051 ; gain = 0.000

Time (s): cpu = 00:00:06 ; elapsed = 00:00:11 . Memory (MB): peak = 2000.051 ; gain = 5.965
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 2061159cf

Time (s): cpu = 00:00:06 ; elapsed = 00:00:11 . Memory (MB): peak = 2000.051 ; gain = 5.965
Ending Placer Task | Checksum: 1220010e9

Time (s): cpu = 00:00:06 ; elapsed = 00:00:11 . Memory (MB): peak = 2000.051 ; gain = 5.965
72 Infos, 14 Warnings, 15 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:07 ; elapsed = 00:00:12 . Memory (MB): peak = 2000.051 ; gain = 5.965
INFO: [runtcl-4] Executing : report_io -file new_top_v2_io_placed.rpt
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.035 . Memory (MB): peak = 2000.051 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file new_top_v2_utilization_placed.rpt -pb new_top_v2_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file new_top_v2_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 2000.051 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 2000.070 ; gain = 0.000
Wrote PlaceDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.038 . Memory (MB): peak = 2000.070 ; gain = 0.000
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2000.070 ; gain = 0.000
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.018 . Memory (MB): peak = 2000.070 ; gain = 0.000
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 2000.070 ; gain = 0.000
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 2000.070 ; gain = 0.000
Write Physdb Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.067 . Memory (MB): peak = 2000.070 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/XTYAO/Desktop/551Final/EC551Project/EC551_project/EC551_project.runs/impl_1/new_top_v2_placed.dcp' has been generated.
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'

Starting Initial Update Timing Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.092 . Memory (MB): peak = 2014.578 ; gain = 14.508
INFO: [Vivado_Tcl 4-1435] PhysOpt_Tcl_Interface Runtime Before Starting Physical Synthesis Task | CPU: 0.00s |  WALL: 0.10s
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2014.578 ; gain = 0.000

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 2 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.215 | TNS=-4.215 |
Phase 1 Physical Synthesis Initialization | Checksum: 16923b1e9

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.121 . Memory (MB): peak = 2014.598 ; gain = 0.020
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.215 | TNS=-4.215 |

Phase 2 DSP Register Optimization
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 2 DSP Register Optimization | Checksum: 16923b1e9

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.123 . Memory (MB): peak = 2014.598 ; gain = 0.020

Phase 3 Critical Path Optimization
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.215 | TNS=-4.215 |
INFO: [Physopt 32-702] Processed net parse1/one_byte_ready. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net parse1/count_reg[7].  Re-placed instance parse1/count_reg[7]
INFO: [Physopt 32-735] Processed net parse1/count_reg[7]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.147 | TNS=-4.147 |
INFO: [Physopt 32-702] Processed net parse1/count_reg[2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net parse1/one_byte_ready3_inferred__0/i___373_carry_n_5. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net parse1/i___373_carry_i_3_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net parse1/one_byte_ready3_inferred__0/i___368_carry_n_6. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net parse1/one_byte_ready3_inferred__0/i___323_carry__3_n_4. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net parse1/one_byte_ready3_inferred__0/i___323_carry__2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net parse1/i___323_carry__2_i_3_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net parse1/i___323_carry__2_i_3_n_0. Critical path length was reduced through logic transformation on cell parse1/i___323_carry__2_i_3_comp.
INFO: [Physopt 32-735] Processed net parse1/i___323_carry__2_i_11_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.074 | TNS=-4.074 |
INFO: [Physopt 32-702] Processed net parse1/i___323_carry__2_i_8_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net parse1/i___323_carry__2_i_8_n_0. Critical path length was reduced through logic transformation on cell parse1/i___323_carry__2_i_8_comp.
INFO: [Physopt 32-735] Processed net parse1/i___323_carry__2_i_11_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.055 | TNS=-4.055 |
INFO: [Physopt 32-663] Processed net parse1/count_reg[11].  Re-placed instance parse1/count_reg[11]
INFO: [Physopt 32-735] Processed net parse1/count_reg[11]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.051 | TNS=-4.051 |
INFO: [Physopt 32-702] Processed net parse1/i___323_carry__3_i_4_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net parse1/i___323_carry__3_i_4_n_0. Critical path length was reduced through logic transformation on cell parse1/i___323_carry__3_i_4_comp.
INFO: [Physopt 32-735] Processed net parse1/i___323_carry__3_i_12_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.980 | TNS=-3.980 |
INFO: [Physopt 32-702] Processed net parse1/i___323_carry__3_i_3_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-134] Processed net parse1/i___323_carry__3_i_11_n_0. Rewiring did not optimize the net.
INFO: [Physopt 32-702] Processed net parse1/i___323_carry__3_i_11_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net parse1/one_byte_ready3_inferred__0/i___244_carry__4_n_4. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net parse1/i___244_carry__4_i_3_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net parse1/one_byte_ready3_inferred__0/i__carry__5_n_5. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net parse1/one_byte_ready3_inferred__0/i__carry__4_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 26 pins.
INFO: [Physopt 32-735] Processed net parse1/i__carry__4_i_6_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.955 | TNS=-3.955 |
INFO: [Physopt 32-702] Processed net parse1/one_byte_ready3_inferred__0/i___323_carry__1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net parse1/i___323_carry__1_i_7_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net parse1/i___323_carry__1_i_3_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net parse1/one_byte_ready3_inferred__0/i___244_carry__2_n_4. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net parse1/one_byte_ready3_inferred__0/i___244_carry__1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net parse1/i___244_carry__1_i_3_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net parse1/one_byte_ready3_inferred__0/i__carry__2_n_5. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net parse1/one_byte_ready3_inferred__0/i__carry__1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 26 pins.
INFO: [Physopt 32-735] Processed net parse1/i__carry__1_i_6_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.942 | TNS=-3.942 |
INFO: [Physopt 32-702] Processed net parse1/one_byte_ready3_inferred__0/i___244_carry__4_n_6. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net parse1/one_byte_ready3_inferred__0/i___244_carry__3_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net parse1/i___244_carry__3_i_3_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net parse1/one_byte_ready3_inferred__0/i__carry__4_n_5. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net parse1/one_byte_ready3_inferred__0/i__carry__3_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 26 pins.
INFO: [Physopt 32-735] Processed net parse1/i__carry__3_i_7_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.934 | TNS=-3.934 |
INFO: [Physopt 32-702] Processed net parse1/one_byte_ready3_inferred__0/i___323_carry__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net parse1/one_byte_ready3_inferred__0/i___323_carry_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net parse1/i___323_carry_i_4_n_0.  Re-placed instance parse1/i___323_carry_i_4
INFO: [Physopt 32-735] Processed net parse1/i___323_carry_i_4_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.922 | TNS=-3.922 |
INFO: [Physopt 32-702] Processed net parse1/one_byte_ready3_inferred__0/i___244_carry__2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net parse1/i___244_carry__2_i_3_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net parse1/one_byte_ready3_inferred__0/i__carry__3_n_5. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net parse1/one_byte_ready3_inferred__0/i__carry__2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 26 pins.
INFO: [Physopt 32-735] Processed net parse1/i__carry__2_i_7_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.921 | TNS=-3.921 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 26 pins.
INFO: [Physopt 32-735] Processed net parse1/i__carry__2_i_7_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.910 | TNS=-3.910 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 26 pins.
INFO: [Physopt 32-735] Processed net parse1/i__carry__1_i_5_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.904 | TNS=-3.904 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 26 pins.
INFO: [Physopt 32-735] Processed net parse1/i__carry__3_i_6_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.901 | TNS=-3.901 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 26 pins.
INFO: [Physopt 32-735] Processed net parse1/i__carry__2_i_8_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.887 | TNS=-3.887 |
INFO: [Physopt 32-702] Processed net parse1/i__carry__3_i_7_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net parse1/i__carry__2_i_12_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net parse1/one_byte_ready5[14]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net parse1/i__carry__1_i_10_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net parse1/i__carry__0_i_9_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net parse1/i__carry__0_i_21_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net parse1/one_byte_ready4[6]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net parse1/i__carry_i_9_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net parse1/i__carry_i_17_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net parse1/one_byte_ready_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net clk_IBUF. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net clk. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net parse1/one_byte_ready. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net parse1/count_reg[2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net parse1/one_byte_ready3_inferred__0/i___373_carry_n_5. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net parse1/i___373_carry_i_3_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net parse1/one_byte_ready3_inferred__0/i___368_carry_n_6. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net parse1/one_byte_ready3_inferred__0/i___323_carry__3_n_4. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 17 pins.
INFO: [Physopt 32-735] Processed net parse1/i___323_carry__3_i_4_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.886 | TNS=-3.886 |
INFO: [Physopt 32-702] Processed net parse1/i___323_carry__2_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net parse1/i___323_carry__2_i_9_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net parse1/one_byte_ready3_inferred__0/i___244_carry__4_n_6. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net parse1/i___244_carry__3_i_3_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net parse1/one_byte_ready3_inferred__0/i__carry__4_n_5. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net parse1/i__carry__3_i_7_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net parse1/i__carry__2_i_12_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net parse1/one_byte_ready5[14]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net parse1/i__carry__0_i_21_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net parse1/one_byte_ready4[6]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net parse1/i__carry_i_17_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net parse1/one_byte_ready_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net clk_IBUF. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net clk. Optimizations did not improve timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.886 | TNS=-3.886 |
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 2023.656 ; gain = 0.000
Phase 3 Critical Path Optimization | Checksum: 1df4ec240

Time (s): cpu = 00:00:00 ; elapsed = 00:00:01 . Memory (MB): peak = 2023.656 ; gain = 9.078

Phase 4 Critical Path Optimization
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.886 | TNS=-3.886 |
INFO: [Physopt 32-702] Processed net parse1/one_byte_ready. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net parse1/count_reg[2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net parse1/one_byte_ready3_inferred__0/i___373_carry_n_5. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net parse1/i___373_carry_i_3_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net parse1/one_byte_ready3_inferred__0/i___368_carry_n_6. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net parse1/one_byte_ready3_inferred__0/i___323_carry__3_n_4. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net parse1/one_byte_ready3_inferred__0/i___323_carry__2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net parse1/i___323_carry__2_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net parse1/i___323_carry__2_i_1_n_0. Critical path length was reduced through logic transformation on cell parse1/i___323_carry__2_i_1_comp.
INFO: [Physopt 32-735] Processed net parse1/i___323_carry__2_i_9_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.886 | TNS=-3.886 |
INFO: [Physopt 32-702] Processed net parse1/one_byte_ready3_inferred__0/i___244_carry__4_n_6. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net parse1/one_byte_ready3_inferred__0/i___244_carry__3_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net parse1/i___244_carry__3_i_3_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net parse1/one_byte_ready3_inferred__0/i__carry__4_n_5. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net parse1/one_byte_ready3_inferred__0/i__carry__3_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net parse1/i__carry__3_i_7_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net parse1/i__carry__2_i_12_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net parse1/one_byte_ready5[14]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net parse1/i__carry__1_i_10_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net parse1/i__carry__0_i_9_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net parse1/i__carry__0_i_21_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net parse1/one_byte_ready4[6]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net parse1/i__carry_i_9_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net parse1/i__carry_i_17_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net parse1/one_byte_ready_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net clk_IBUF. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net clk. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net parse1/one_byte_ready. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net parse1/count_reg[2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net parse1/one_byte_ready3_inferred__0/i___373_carry_n_5. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net parse1/i___373_carry_i_3_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net parse1/one_byte_ready3_inferred__0/i___368_carry_n_6. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net parse1/one_byte_ready3_inferred__0/i___323_carry__3_n_4. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net parse1/i___323_carry__2_i_1_n_0.  Re-placed instance parse1/i___323_carry__2_i_1_comp
INFO: [Physopt 32-735] Processed net parse1/i___323_carry__2_i_1_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.885 | TNS=-3.885 |
INFO: [Physopt 32-702] Processed net parse1/i___323_carry__1_i_7_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net parse1/i___323_carry__1_i_3_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net parse1/one_byte_ready3_inferred__0/i___244_carry__2_n_4. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 10 pins.
INFO: [Physopt 32-735] Processed net parse1/i___244_carry__1_i_2_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.883 | TNS=-3.883 |
INFO: [Physopt 32-702] Processed net parse1/i___244_carry__1_i_2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net parse1/one_byte_ready3_inferred__0/i__carry__2_n_4. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net parse1/i__carry__1_i_6_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 3 pins.
INFO: [Physopt 32-735] Processed net parse1/i__carry__0_i_16_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.879 | TNS=-3.879 |
INFO: [Physopt 32-702] Processed net parse1/i___323_carry__3_i_5_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net parse1/i___323_carry__3_i_14_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net parse1/one_byte_ready3_inferred__0/i___244_carry__5_n_5. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net parse1/i___244_carry__5_i_3_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net parse1/one_byte_ready3_inferred__0/i__carry__6_n_5. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 26 pins.
INFO: [Physopt 32-735] Processed net parse1/i__carry__5_i_8_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.873 | TNS=-3.873 |
INFO: [Physopt 32-702] Processed net parse1/i__carry__1_i_7_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net parse1/i__carry__0_i_15_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net parse1/one_byte_ready5[7]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net parse1/i__carry_i_11_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net parse1/one_byte_ready4[4]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net parse1/i__carry_i_17_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net parse1/one_byte_ready_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net clk_IBUF. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net clk. Optimizations did not improve timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.873 | TNS=-3.873 |
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 2023.656 ; gain = 0.000
Phase 4 Critical Path Optimization | Checksum: 1fb64c029

Time (s): cpu = 00:00:00 ; elapsed = 00:00:02 . Memory (MB): peak = 2023.656 ; gain = 9.078
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2023.656 ; gain = 0.000
INFO: [Physopt 32-603] Post Physical Optimization Timing Summary | WNS=-3.873 | TNS=-3.873 |

Summary of Physical Synthesis Optimizations
============================================


-------------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization   |  WNS Gain (ns)  |  TNS Gain (ns)  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-------------------------------------------------------------------------------------------------------------------------------------------------------------
|  DSP Register   |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Critical Path  |          0.342  |          0.342  |            0  |              0  |                    20  |           0  |           2  |  00:00:02  |
|  Total          |          0.342  |          0.342  |            0  |              0  |                    20  |           0  |           3  |  00:00:02  |
-------------------------------------------------------------------------------------------------------------------------------------------------------------


Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2023.656 ; gain = 0.000
Ending Physical Synthesis Task | Checksum: 1fb64c029

Time (s): cpu = 00:00:00 ; elapsed = 00:00:02 . Memory (MB): peak = 2023.656 ; gain = 9.078
INFO: [Common 17-83] Releasing license: Implementation
269 Infos, 14 Warnings, 15 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 2036.418 ; gain = 3.973
Wrote PlaceDB: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.036 . Memory (MB): peak = 2036.418 ; gain = 0.000
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2036.418 ; gain = 0.000
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.013 . Memory (MB): peak = 2036.418 ; gain = 0.000
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 2036.418 ; gain = 0.000
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 2036.418 ; gain = 0.000
Write Physdb Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.064 . Memory (MB): peak = 2036.418 ; gain = 3.973
INFO: [Common 17-1381] The checkpoint 'C:/Users/XTYAO/Desktop/551Final/EC551Project/EC551_project/EC551_project.runs/impl_1/new_top_v2_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: d7a01f35 ConstDB: 0 ShapeSum: b25924f9 RouteDB: 0
