#! /c/iverilog/bin/vvp
:ivl_version "0.9.5 " "(v0_9_5)";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_003E6D18 .scope module, "Exemplo0044" "Exemplo0044" 2 23;
 .timescale 0 0;
v005F7F10_0 .net "clock", 0 0, v005F7EB8_0; 1 drivers
v005F7F78_0 .net "p1", 0 0, v005F7DC0_0; 1 drivers
S_005F7E30 .scope module, "clk" "clock" 2 26, 3 5, S_003E6D18;
 .timescale 0 0;
v005F7EB8_0 .var "clk", 0 0;
S_003E6DA0 .scope module, "pulse1" "pulse" 2 29, 2 7, S_003E6D18;
 .timescale 0 0;
v003E6E28_0 .alias "clock", 0 0, v005F7F10_0;
v005F7DC0_0 .var "signal", 0 0;
E_003E42E0 .event edge, v003E6E28_0;
    .scope S_005F7E30;
T_0 ;
    %set/v v005F7EB8_0, 0, 1;
    %end;
    .thread T_0;
    .scope S_005F7E30;
T_1 ;
    %delay 12, 0;
    %load/v 8, v005F7EB8_0, 1;
    %inv 8, 1;
    %set/v v005F7EB8_0, 8, 1;
    %jmp T_1;
    .thread T_1;
    .scope S_003E6DA0;
T_2 ;
    %wait E_003E42E0;
    %set/v v005F7DC0_0, 1, 1;
    %delay 8, 0;
    %set/v v005F7DC0_0, 0, 1;
    %delay 8, 0;
    %set/v v005F7DC0_0, 1, 1;
    %delay 8, 0;
    %set/v v005F7DC0_0, 0, 1;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_003E6D18;
T_3 ;
    %vpi_call 2 35 "$dumpfile", "Exemplo0044.vcd";
    %vpi_call 2 36 "$dumpvars", 2'sb01, v005F7F10_0, v005F7F78_0;
    %delay 120, 0;
    %vpi_call 2 37 "$finish";
    %end;
    .thread T_3;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "C:\Documents and Settings\Luhan\Meus documentos\Estudos\2º período\ARQ I\Guia 06\Exemplo0044.v";
    "./clock.v";
