$date
	Sun Sep  2 15:54:45 2018
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module blackbox_test $end
$var wire 1 ! w $end
$var reg 1 " b $end
$var reg 1 # l $end
$var reg 1 $ x $end
$scope module box $end
$var wire 1 " b $end
$var wire 1 # l $end
$var wire 1 ! w $end
$var wire 1 % w02 $end
$var wire 1 & w03 $end
$var wire 1 ' w05 $end
$var wire 1 ( w06 $end
$var wire 1 ) w11 $end
$var wire 1 * w16 $end
$var wire 1 + w17 $end
$var wire 1 , w20 $end
$var wire 1 - w28 $end
$var wire 1 . w32 $end
$var wire 1 / w33 $end
$var wire 1 0 w35 $end
$var wire 1 1 w38 $end
$var wire 1 2 w71 $end
$var wire 1 3 w79 $end
$var wire 1 4 w87 $end
$var wire 1 5 w89 $end
$var wire 1 6 w91 $end
$var wire 1 $ x $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
16
05
14
13
02
11
10
0/
1.
1-
1,
1+
1*
1)
1(
0'
1&
1%
0$
0#
0"
1!
$end
#10
1!
12
1(
0.
0*
0+
0-
1"
#20
1*
1+
1-
06
03
00
0"
1#
#30
1!
1'
1&
15
0%
0*
04
0+
0-
1"
#40
02
1.
0'
1*
05
1%
1+
1-
16
13
10
01
14
0,
0"
0#
1$
#50
1!
12
1(
0.
0*
0+
0-
1"
#60
0!
0&
1*
0%
1+
1-
0)
06
03
00
0"
1#
#70
1!
1&
0*
1%
0+
0-
1)
1"
#80
