EESchema Schematic File Version 4
EELAYER 30 0
EELAYER END
$Descr A4 11693 8268
encoding utf-8
Sheet 10 15
Title ""
Date "2021-02-08"
Rev ""
Comp ""
Comment1 ""
Comment2 ""
Comment3 ""
Comment4 ""
$EndDescr
Wire Wire Line
	2750 4100 2550 4100
Wire Wire Line
	2550 4000 2750 4000
Wire Wire Line
	2750 3900 2550 3900
Wire Wire Line
	2550 3800 2750 3800
Wire Wire Line
	2750 3700 2550 3700
Wire Wire Line
	2550 3600 2750 3600
Wire Wire Line
	2750 3400 2550 3400
Wire Wire Line
	2550 3300 2750 3300
Wire Wire Line
	2750 1700 2550 1700
Wire Wire Line
	2550 1600 2750 1600
Wire Wire Line
	2750 1500 2550 1500
Wire Wire Line
	2550 1400 2750 1400
Wire Wire Line
	2750 1300 2550 1300
Wire Wire Line
	2550 1200 2750 1200
Wire Wire Line
	2750 1000 2550 1000
Wire Wire Line
	2550 900  2750 900 
Text HLabel 1150 1350 0    50   Input ~ 0
PCIE_NRST
Text HLabel 1150 1550 0    50   Input ~ 0
PCIE_CLK_P
Text HLabel 1150 1650 0    50   Input ~ 0
PCIE_CLK_N
Text HLabel 1150 1800 0    50   Input ~ 0
PCIE_TX_P
Text HLabel 1150 1900 0    50   Input ~ 0
PCIE_TX_N
Text HLabel 1150 2050 0    50   Input ~ 0
PCIE_RX_P
Text HLabel 1150 2150 0    50   Input ~ 0
PCIE_RX_N
Wire Wire Line
	10000 2000 10200 2000
Wire Wire Line
	10000 2100 10200 2100
Wire Wire Line
	10000 2250 10200 2250
Wire Wire Line
	10000 2350 10200 2350
Wire Wire Line
	10000 2500 10200 2500
Wire Wire Line
	10000 2600 10200 2600
Text Label 5150 1100 2    50   ~ 0
PCIE1_SMBUS_CLK
Text Label 5150 1200 2    50   ~ 0
PCIE1_SMBUS_DATA
Text Label 5150 2300 2    50   ~ 0
PCIE2_SMBUS_CLK
Text Label 5150 2400 2    50   ~ 0
PCIE2_SMBUS_DATA
Text Label 5150 3500 2    50   ~ 0
PCIE3_SMBUS_CLK
Text Label 5150 3600 2    50   ~ 0
PCIE3_SMBUS_DATA
Wire Wire Line
	4350 2300 5150 2300
Wire Wire Line
	4350 2400 5150 2400
Wire Wire Line
	4350 3500 5150 3500
Wire Wire Line
	4350 3600 5150 3600
Wire Wire Line
	4350 1100 5150 1100
Wire Wire Line
	4350 1200 5150 1200
Wire Wire Line
	10000 1850 10200 1850
Wire Wire Line
	10000 1750 10200 1750
Text HLabel 10200 1750 2    50   Input ~ 0
SMBUS4_CLK
Text HLabel 10200 1850 2    50   Input ~ 0
SMBUS4_DATA
Text HLabel 10200 2000 2    50   Input ~ 0
SMBUS5_CLK
Text HLabel 10200 2100 2    50   Input ~ 0
SMBUS5_DATA
Text HLabel 10200 2250 2    50   Input ~ 0
SMBUS6_CLK
Text HLabel 10200 2350 2    50   Input ~ 0
SMBUS6_DATA
Text HLabel 10200 2500 2    50   Input ~ 0
SMBUS7_CLK
Text HLabel 10200 2600 2    50   Input ~ 0
SMBUS7_DATA
Wire Wire Line
	8800 1000 8650 1000
Wire Wire Line
	8800 1100 8650 1100
Wire Wire Line
	8650 1200 8800 1200
Text HLabel 8650 1000 0    50   Input ~ 0
SMBUS_MASTER_CLK
Text HLabel 8650 1100 0    50   Input ~ 0
SMBUS_MASTER_DATA
Text HLabel 8650 1200 0    50   Input ~ 0
SMBUS_MASTER_RST#
Wire Wire Line
	1150 1350 1300 1350
Wire Wire Line
	1150 1550 1300 1550
Wire Wire Line
	1150 1650 1300 1650
Wire Wire Line
	1150 1800 1300 1800
Wire Wire Line
	1150 1900 1300 1900
Wire Wire Line
	1150 2050 1300 2050
Wire Wire Line
	1150 2150 1300 2150
Wire Wire Line
	2550 2100 2750 2100
Wire Wire Line
	2550 2200 2750 2200
Wire Wire Line
	2550 2400 2750 2400
Wire Wire Line
	2550 2500 2750 2500
Wire Wire Line
	2550 2500 2550 2600
Wire Wire Line
	2550 2600 2750 2600
Wire Wire Line
	2550 2700 2750 2700
Wire Wire Line
	2550 2800 2750 2800
Wire Wire Line
	2550 2900 2750 2900
Text Label 650  3750 0    50   ~ 0
PCIE_SW_TCK
Text Label 650  3850 0    50   ~ 0
PCIE_SW_TDI
Text Label 650  3950 0    50   ~ 0
PCIE_SW_TDO
Text Label 650  4050 0    50   ~ 0
PCIE_SW_TMS
Text Label 650  4150 0    50   ~ 0
PCIE_SW_TRST#
Wire Wire Line
	650  3750 1300 3750
Wire Wire Line
	1300 3850 650  3850
Wire Wire Line
	1300 4050 650  4050
Wire Wire Line
	650  3950 1300 3950
Wire Wire Line
	650  4150 1300 4150
Wire Wire Line
	10000 1600 10800 1600
Wire Wire Line
	10000 1500 10800 1500
Wire Wire Line
	10000 1350 10800 1350
Wire Wire Line
	10000 1250 10800 1250
Wire Wire Line
	10000 1100 10800 1100
Wire Wire Line
	10000 1000 10800 1000
Text Label 10050 1600 0    50   ~ 0
PCIE3_SMBUS_DATA
Text Label 10050 1500 0    50   ~ 0
PCIE3_SMBUS_CLK
Text Label 10800 1350 2    50   ~ 0
PCIE2_SMBUS_DATA
Text Label 10800 1250 2    50   ~ 0
PCIE2_SMBUS_CLK
Text Label 10800 1100 2    50   ~ 0
PCIE1_SMBUS_DATA
Text Label 10800 1000 2    50   ~ 0
PCIE1_SMBUS_CLK
$Sheet
S 8800 650  1200 2050
U 6002A972
F0 "SMBUS_Switch" 50
F1 "CM4_PCIe_SMBUS_Switch.sch" 50
F2 "SMBUS_SCL" I L 8800 1000 50 
F3 "SMBUS_SDA" I L 8800 1100 50 
F4 "SMBUS_RST#" I L 8800 1200 50 
F5 "SMBUS0_CLK" I R 10000 750 50 
F6 "SMBUS0_DATA" I R 10000 850 50 
F7 "SMBUS1_CLK" I R 10000 1000 50 
F8 "SMBUS1_DATA" I R 10000 1100 50 
F9 "SMBUS2_CLK" I R 10000 1250 50 
F10 "SMBUS2_DATA" I R 10000 1350 50 
F11 "SMBUS3_CLK" I R 10000 1500 50 
F12 "SMBUS3_DATA" I R 10000 1600 50 
F13 "SMBUS4_CLK" I R 10000 1750 50 
F14 "SMBUS4_DATA" I R 10000 1850 50 
F15 "SMBUS5_CLK" I R 10000 2000 50 
F16 "SMBUS5_DATA" I R 10000 2100 50 
F17 "SMBUS6_CLK" I R 10000 2250 50 
F18 "SMBUS6_DATA" I R 10000 2350 50 
F19 "SMBUS7_CLK" I R 10000 2500 50 
F20 "SMBUS7_DATA" I R 10000 2600 50 
$EndSheet
Text Label 500  3150 0    50   ~ 0
PCIESW_SMBUS_DATA
Text Label 500  3050 0    50   ~ 0
PCIESW_SMBUS_CLK
Text Label 10800 850  2    50   ~ 0
PCIESW_SMBUS_DATA
Text Label 10800 750  2    50   ~ 0
PCIESW_SMBUS_CLK
Wire Wire Line
	10800 750  10000 750 
Wire Wire Line
	500  3050 1300 3050
Wire Wire Line
	500  3150 1300 3150
Wire Wire Line
	10000 850  10800 850 
Text HLabel 1150 850  0    50   Input ~ 0
+3.3v
Text HLabel 1150 950  0    50   Input ~ 0
+3.3vSB
Wire Wire Line
	1150 950  1300 950 
Wire Wire Line
	1300 850  1150 850 
$Sheet
S 1300 800  1250 3600
U 5FFBFEFE
F0 "PCIe_Switch" 50
F1 "CM4_PCIe_Switch.sch" 50
F2 "PCIE_CLK_N" I L 1300 1650 50 
F3 "PCIE_CLK_P" I L 1300 1550 50 
F4 "PCIE_RX_P" I L 1300 2050 50 
F5 "PCIE_RX_N" I L 1300 2150 50 
F6 "PCIE_TX_P" I L 1300 1800 50 
F7 "PCIE_TX_N" I L 1300 1900 50 
F8 "PCIE_NRST" I L 1300 1350 50 
F9 "PCIE1_PRSNT" I R 2550 900 50 
F10 "PCIE2_PRSNT" I R 2550 2100 50 
F11 "PCIE3_PRSNT" I R 2550 3300 50 
F12 "PCIE1_PERST" I R 2550 1000 50 
F13 "PCIE2_PERST" I R 2550 2200 50 
F14 "PCIE3_PERST" I R 2550 3400 50 
F15 "PCIE3_CLK_N" I R 2550 3700 50 
F16 "PCIE3_CLK_P" I R 2550 3600 50 
F17 "PCIE2_CLK_N" I R 2550 2500 50 
F18 "PCIE2_CLK_P" I R 2550 2400 50 
F19 "PCIE1_CLK_N" I R 2550 1300 50 
F20 "PCIE1_CLK_P" I R 2550 1200 50 
F21 "PCIE1_RX_P" I R 2550 1400 50 
F22 "PCIE1_RX_N" I R 2550 1500 50 
F23 "PCIE1_TX_P" I R 2550 1600 50 
F24 "PCIE1_TX_N" I R 2550 1700 50 
F25 "PCIE2_RX_P" I R 2550 2600 50 
F26 "PCIE2_RX_N" I R 2550 2700 50 
F27 "PCIE2_TX_P" I R 2550 2800 50 
F28 "PCIE2_TX_N" I R 2550 2900 50 
F29 "PCIE3_TX_N" I R 2550 4100 50 
F30 "PCIE3_TX_P" I R 2550 4000 50 
F31 "PCIE3_RX_N" I R 2550 3900 50 
F32 "PCIE3_RX_P" I R 2550 3800 50 
F33 "+3.3v" I L 1300 850 50 
F34 "+3.3vSB" I L 1300 950 50 
F35 "PCIE_SW_TDI" I L 1300 3850 50 
F36 "PCIE_SW_TMS" I L 1300 4050 50 
F37 "PCIE_SW_TCK" I L 1300 3750 50 
F38 "PCIE_SW_TDO" I L 1300 3950 50 
F39 "PCIE_SW_TRST_L" I L 1300 4150 50 
F40 "PCIE_SW_SMBCLK" I L 1300 3050 50 
F41 "PCIE_SW_SMBDATA" I L 1300 3150 50 
$EndSheet
$Sheet
S 2750 3250 1600 1000
U 5FFBFF34
F0 "PCIe_Slot3" 50
F1 "CM4_PCIe_Port_3.sch" 50
F2 "PCIE3_PRSNT" I L 2750 3300 50 
F3 "PCIE3_PERST" I L 2750 3400 50 
F4 "PCIE3_CLK_P" I L 2750 3600 50 
F5 "PCIE3_CLK_N" I L 2750 3700 50 
F6 "PCIE3_RX_N" I L 2750 4100 50 
F7 "PCIE3_RX_P" I L 2750 4000 50 
F8 "PCIE3_TX_P" I L 2750 3800 50 
F9 "PCIE3_TX_N" I L 2750 3900 50 
F10 "PCIE3_SMBUS_CLK" B R 4350 3500 50 
F11 "PCIE3_SMBUS_DATA" B R 4350 3600 50 
$EndSheet
$Sheet
S 2750 800  1600 1050
U 5FFBFF2A
F0 "PCIe_Slot1" 50
F1 "CM4_PCIe_Port_1.sch" 50
F2 "PCIE1_RX_P" I L 2750 1600 50 
F3 "PCIE1_RX_N" I L 2750 1700 50 
F4 "PCIE1_CLK_N" I L 2750 1300 50 
F5 "PCIE1_CLK_P" I L 2750 1200 50 
F6 "PCIE1_PERST" I L 2750 1000 50 
F7 "PCIE1_PRSNT" I L 2750 900 50 
F8 "PCIE1_TX_P" I L 2750 1400 50 
F9 "PCIE1_TX_N" I L 2750 1500 50 
F10 "PCIE1_SMBUS_CLK" B R 4350 1100 50 
F11 "PCIE1_SMBUS_DATA" B R 4350 1200 50 
$EndSheet
$Comp
L CM4_MATX:Conn_02x05_Odd_Even J?
U 1 1 6095C986
P 9450 4850
AR Path="/5FFBC089/60261DAF/6095C986" Ref="J?"  Part="1" 
AR Path="/5FFBC089/6095C986" Ref="J8"  Part="1" 
F 0 "J8" H 9500 5267 50  0000 C CNN
F 1 "Conn_02x05_Odd_Even" H 9500 5176 50  0000 C CNN
F 2 "CM4_MATX:PinHeader_2x05_P2.54mm_Vertical" H 9450 4850 50  0001 C CNN
F 3 "~" H 9450 4850 50  0001 C CNN
F 4 "Standard 2.54mm (100mil)-separated pins" H 9450 4850 50  0001 C CNN "Description"
	1    9450 4850
	1    0    0    -1  
$EndComp
Wire Wire Line
	9750 4950 9950 4950
$Comp
L CM4_MATX:+3.3VP #PWR?
U 1 1 6095C996
P 9000 4450
AR Path="/5FFBC089/60261DAF/6095C996" Ref="#PWR?"  Part="1" 
AR Path="/5FFBC089/6095C996" Ref="#PWR03"  Part="1" 
F 0 "#PWR03" H 9150 4400 50  0001 C CNN
F 1 "+3.3VP" H 9015 4623 50  0000 C CNN
F 2 "" H 9000 4450 50  0001 C CNN
F 3 "" H 9000 4450 50  0001 C CNN
	1    9000 4450
	1    0    0    -1  
$EndComp
Wire Wire Line
	9000 4450 9000 4650
Wire Wire Line
	9000 4650 9250 4650
Wire Wire Line
	9000 4750 9250 4750
$Comp
L CM4_MATX:GND #PWR?
U 1 1 6095C99F
P 9000 5150
AR Path="/5FFBC089/60261DAF/6095C99F" Ref="#PWR?"  Part="1" 
AR Path="/5FFBC089/6095C99F" Ref="GND"  Part="1" 
F 0 "GND" H 9000 4900 50  0001 C CNN
F 1 "GND" H 9005 4977 50  0000 C CNN
F 2 "" H 9000 5150 50  0001 C CNN
F 3 "" H 9000 5150 50  0001 C CNN
	1    9000 5150
	1    0    0    -1  
$EndComp
Wire Wire Line
	9000 5150 9000 5050
Wire Wire Line
	9000 5050 9250 5050
Wire Wire Line
	9000 5050 9000 4850
Connection ~ 9000 5050
Wire Wire Line
	9250 4850 9000 4850
Connection ~ 9000 4850
Wire Wire Line
	9000 4850 9000 4750
Wire Wire Line
	9250 4950 9050 4950
NoConn ~ 9050 4950
$Sheet
S 2750 2050 1600 1000
U 5FFBFF20
F0 "PCIe_Slot2" 50
F1 "CM4_PCIe_Port_2.sch" 50
F2 "PCIE2_PRSNT" I L 2750 2100 50 
F3 "PCIE2_PERST" I L 2750 2200 50 
F4 "PCIE2_CLK_P" I L 2750 2400 50 
F5 "PCIE2_CLK_N" I L 2750 2500 50 
F6 "PCIE2_RX_P" I L 2750 2800 50 
F7 "PCIE2_RX_N" I L 2750 2900 50 
F8 "PCIE2_TX_N" I L 2750 2700 50 
F9 "PCIE2_TX_P" I L 2750 2600 50 
F10 "PCIE2_SMBUS_CLK" B R 4350 2300 50 
F11 "PCIE2_SMBUS_DATA" B R 4350 2400 50 
$EndSheet
Text Label 10450 4650 2    50   ~ 0
PCIE_SW_TMS
Text Label 10450 4750 2    50   ~ 0
PCIE_SW_TCK
Text Label 10450 4850 2    50   ~ 0
PCIE_SW_TDO
Text Label 10450 4950 2    50   ~ 0
PCIE_SW_TDI
Text Label 10450 5050 2    50   ~ 0
PCIE_SW_TRST_L
Wire Wire Line
	9750 4650 10450 4650
Wire Wire Line
	9750 4750 10450 4750
Wire Wire Line
	9750 4850 10400 4850
Wire Wire Line
	10000 4950 10450 4950
Wire Wire Line
	9750 5050 10400 5050
$EndSCHEMATC
