```
ExtOp: 0 = zero extend; 1 = sign extend

ALUsrc: 0 = regB; 1 = immed

ALUctr: "ADD," "SUB," "OR," etc

MemWr: 1 = Write Memory

MemtoReg: 0 = ALU; 1 = Mem

RegDst: 0 = "rt"; 1 = "rd"

RegWr: 1 = Write Register
```
Used to determine which option different [[Mux]]es choose.
Generated by the [[Control Unit]] of the circuit based on the machine instruction input.

For the "write" control signals, them being 0 simply means "do not write."