git clone --depth 1 --no-tags https://github.com/sushanTamu/lab-10-sushanTamu.git f:/verilog_sva_gh_scraper/data/full_repos/751126211
git clone --depth 1 --no-tags https://github.com/sushanTamu/lab-6-sushanTamu.git f:/verilog_sva_gh_scraper/data/full_repos/751126744
git clone --depth 1 --no-tags https://github.com/Nisitha529/UVM_AXI_Verification_Project.git f:/verilog_sva_gh_scraper/data/full_repos/751219783
git clone --depth 1 --no-tags https://github.com/srikala-reddi/d_ram.git f:/verilog_sva_gh_scraper/data/full_repos/757843313
git clone --depth 1 --no-tags https://github.com/ajay-walia/32-bit-RISC-V-Processor-Verilog.git f:/verilog_sva_gh_scraper/data/full_repos/757967811
git clone --depth 1 --no-tags https://github.com/hemanth-VP/DRAM_uvm.git f:/verilog_sva_gh_scraper/data/full_repos/757944403
git clone --depth 1 --no-tags https://github.com/KrystalDelusion/sby-bigexample.git f:/verilog_sva_gh_scraper/data/full_repos/756413486
git clone --depth 1 --no-tags https://github.com/Sproropo/Simplified-RC4-SV.git f:/verilog_sva_gh_scraper/data/full_repos/758548353
git clone --depth 1 --no-tags https://github.com/akshay7895/Assertions.git f:/verilog_sva_gh_scraper/data/full_repos/760024432
git clone --depth 1 --no-tags https://github.com/segevbr/EEELab1A_Project.git f:/verilog_sva_gh_scraper/data/full_repos/760673895
git clone --depth 1 --no-tags https://github.com/BASAVA868/DESIGN.git f:/verilog_sva_gh_scraper/data/full_repos/762269231
git clone --depth 1 --no-tags https://github.com/2022-EE-183/DSD_L.git f:/verilog_sva_gh_scraper/data/full_repos/760086274
git clone --depth 1 --no-tags https://github.com/Nikolai489/tests.git f:/verilog_sva_gh_scraper/data/full_repos/763858059
git clone --depth 1 --no-tags https://github.com/newfrogg/lstm_accel.git f:/verilog_sva_gh_scraper/data/full_repos/761089242
git clone --depth 1 --no-tags https://github.com/liamherlihy/rtl.git f:/verilog_sva_gh_scraper/data/full_repos/751796332
git clone --depth 1 --no-tags https://github.com/SoftGoat/Digital-systems.git f:/verilog_sva_gh_scraper/data/full_repos/764830254
git clone --depth 1 --no-tags https://github.com/yoonbenjamin/CIS-4710.git f:/verilog_sva_gh_scraper/data/full_repos/749889466
git clone --depth 1 --no-tags https://github.com/javierespinoza09/RAL_Test.git f:/verilog_sva_gh_scraper/data/full_repos/762818596
git clone --depth 1 --no-tags https://github.com/aditya-charan/practice.git f:/verilog_sva_gh_scraper/data/full_repos/763441658
git clone --depth 1 --no-tags https://github.com/KarthikReddy1911/Assignment.git f:/verilog_sva_gh_scraper/data/full_repos/763478759
git clone --depth 1 --no-tags https://github.com/KaiRoy/risc-v-sv-project.git f:/verilog_sva_gh_scraper/data/full_repos/749194257
git clone --depth 1 --no-tags https://github.com/Shiofi/TALLER-DIGITALES-2024.git f:/verilog_sva_gh_scraper/data/full_repos/754798876
git clone --depth 1 --no-tags https://github.com/hafizmuhammadahmad01/dsdlab4.git f:/verilog_sva_gh_scraper/data/full_repos/767105046
git clone --depth 1 --no-tags https://github.com/enieman/tt06-verilog-template.git f:/verilog_sva_gh_scraper/data/full_repos/754226794
git clone --depth 1 --no-tags https://github.com/gabejessil/tt-fpga-hdl-demo.git f:/verilog_sva_gh_scraper/data/full_repos/767149350
git clone --depth 1 --no-tags https://github.com/CHEN-Xinsheng/cod23-grp19.git f:/verilog_sva_gh_scraper/data/full_repos/766996403
git clone --depth 1 --no-tags https://github.com/CarsonKring/Lab2.git f:/verilog_sva_gh_scraper/data/full_repos/763297977
git clone --depth 1 --no-tags https://github.com/xver/icecream_sv.git f:/verilog_sva_gh_scraper/data/full_repos/762715377
git clone --depth 1 --no-tags https://github.com/DashLHall/Dashiell-Hall-Professional.git f:/verilog_sva_gh_scraper/data/full_repos/748858094
git clone --depth 1 --no-tags https://github.com/Mihaidono/TSC.git f:/verilog_sva_gh_scraper/data/full_repos/759684854
git clone --depth 1 --no-tags https://github.com/hant225/UVM.git f:/verilog_sva_gh_scraper/data/full_repos/749718871
git clone --depth 1 --no-tags https://github.com/10nutz/TSC.git f:/verilog_sva_gh_scraper/data/full_repos/761051254
git clone --depth 1 --no-tags https://github.com/marius021/TSC.git f:/verilog_sva_gh_scraper/data/full_repos/761053645
git clone --depth 1 --no-tags https://github.com/zeroasiccorp/ebrick-demo.git f:/verilog_sva_gh_scraper/data/full_repos/774216308
git clone --depth 1 --no-tags https://github.com/cmu-snap/BBQ.git f:/verilog_sva_gh_scraper/data/full_repos/781315728
git clone --depth 1 --no-tags https://github.com/junjie-meng/MCU-Design.git f:/verilog_sva_gh_scraper/data/full_repos/770675098
git clone --depth 1 --no-tags https://github.com/pulp-platform/dram_rtl_sim.git f:/verilog_sva_gh_scraper/data/full_repos/774413327
git clone --depth 1 --no-tags https://github.com/cp024s/APB-UVM.git f:/verilog_sva_gh_scraper/data/full_repos/775499561
git clone --depth 1 --no-tags https://github.com/dsheffie/wasmcore.git f:/verilog_sva_gh_scraper/data/full_repos/779360558
git clone --depth 1 --no-tags https://github.com/RndMnkIII/Analogizer-Pocket-Alpha-Mission.git f:/verilog_sva_gh_scraper/data/full_repos/771126922
git clone --depth 1 --no-tags https://github.com/DatNguyen97-VN/cellrv32.git f:/verilog_sva_gh_scraper/data/full_repos/768383632
git clone --depth 1 --no-tags https://github.com/eman465/labs_sv.git f:/verilog_sva_gh_scraper/data/full_repos/770525198
git clone --depth 1 --no-tags https://github.com/nananapo/bluecore.git f:/verilog_sva_gh_scraper/data/full_repos/784084441
git clone --depth 1 --no-tags https://github.com/henry27030/141L-Mips-Project.git f:/verilog_sva_gh_scraper/data/full_repos/773221689
git clone --depth 1 --no-tags https://github.com/Shankeydev/AMBA_AXI_DV.git f:/verilog_sva_gh_scraper/data/full_repos/781888532
git clone --depth 1 --no-tags https://github.com/intelligent-logics/hardware.git f:/verilog_sva_gh_scraper/data/full_repos/775566005
git clone --depth 1 --no-tags https://github.com/adamwalker/fpga-hashmap.git f:/verilog_sva_gh_scraper/data/full_repos/779208748
git clone --depth 1 --no-tags https://github.com/gmlarumbe/tree-sitter-systemverilog.git f:/verilog_sva_gh_scraper/data/full_repos/777907813
git clone --depth 1 --no-tags https://github.com/robfinch/nPower.git f:/verilog_sva_gh_scraper/data/full_repos/771688838
git clone --depth 1 --no-tags https://github.com/xiachunqiudong/Xia.git f:/verilog_sva_gh_scraper/data/full_repos/772558146
git clone --depth 1 --no-tags https://github.com/kzz1031/Architect2024.git f:/verilog_sva_gh_scraper/data/full_repos/769938272
git clone --depth 1 --no-tags https://github.com/kons-9/collision_avoidance_hdl.git f:/verilog_sva_gh_scraper/data/full_repos/770269836
git clone --depth 1 --no-tags https://github.com/Outfox001/APB.git f:/verilog_sva_gh_scraper/data/full_repos/769057842
git clone --depth 1 --no-tags https://github.com/lalitprasadperi/AXI_NOC.git f:/verilog_sva_gh_scraper/data/full_repos/776253478
git clone --depth 1 --no-tags https://github.com/Basavakirana/AHB2APB-Bridge-Verification.git f:/verilog_sva_gh_scraper/data/full_repos/769938680
git clone --depth 1 --no-tags https://github.com/quantiumv/core.git f:/verilog_sva_gh_scraper/data/full_repos/779379200
git clone --depth 1 --no-tags https://github.com/Kareem-Yahia/SPI_Full_UVM_With_2_Envs-Assertion_Based.git f:/verilog_sva_gh_scraper/data/full_repos/784246278
git clone --depth 1 --no-tags https://github.com/Kareem-Yahia/UART_Tx-RTL-TB.git f:/verilog_sva_gh_scraper/data/full_repos/784228756
git clone --depth 1 --no-tags https://github.com/des-cei/cgra_gen.git f:/verilog_sva_gh_scraper/data/full_repos/771428644
git clone --depth 1 --no-tags https://github.com/pjclet/Superscalar-Out-of-Order-RISC-V-Execution.git f:/verilog_sva_gh_scraper/data/full_repos/775713978
git clone --depth 1 --no-tags https://github.com/ayaahmed20018414/System-Verilog-verification-Environment-for-ALU-Project.git f:/verilog_sva_gh_scraper/data/full_repos/774572036
git clone --depth 1 --no-tags https://github.com/Bluju/DigitalCombinationLock.git f:/verilog_sva_gh_scraper/data/full_repos/775603652
git clone --depth 1 --no-tags https://github.com/Tony27stark022002/All_Verilog_projects.git f:/verilog_sva_gh_scraper/data/full_repos/769154787
git clone --depth 1 --no-tags https://github.com/Jvlachos/SFIFO.git f:/verilog_sva_gh_scraper/data/full_repos/783451454
git clone --depth 1 --no-tags https://github.com/out-of-order55/DCache.git f:/verilog_sva_gh_scraper/data/full_repos/785064600
git clone --depth 1 --no-tags https://github.com/sifferman/ternary_matmul.git f:/verilog_sva_gh_scraper/data/full_repos/785402227
git clone --depth 1 --no-tags https://github.com/robfinch/rf80386.git f:/verilog_sva_gh_scraper/data/full_repos/773603398
git clone --depth 1 --no-tags https://github.com/yuliou/IDC.git f:/verilog_sva_gh_scraper/data/full_repos/781872406
git clone --depth 1 --no-tags https://github.com/hkzlab/supercar_larson_scanner.git f:/verilog_sva_gh_scraper/data/full_repos/774796583
git clone --depth 1 --no-tags https://github.com/boboloiono/Digital-System-Design-Synthesis.git f:/verilog_sva_gh_scraper/data/full_repos/769837745
git clone --depth 1 --no-tags https://github.com/lcsaszar01/UAV_risc_V.git f:/verilog_sva_gh_scraper/data/full_repos/774973833
git clone --depth 1 --no-tags https://github.com/Kareem-Yahia/FIFO_RTL_SV-TB_Class-based-Low-level-Assertions.git f:/verilog_sva_gh_scraper/data/full_repos/784214296
git clone --depth 1 --no-tags https://github.com/ayaahmed20018414/UVM-Environment-for-ALU-Design-1.git f:/verilog_sva_gh_scraper/data/full_repos/774075338
git clone --depth 1 --no-tags https://github.com/RomanVernin/streebog.git f:/verilog_sva_gh_scraper/data/full_repos/779165003
git clone --depth 1 --no-tags https://github.com/danbaws/lab3.git f:/verilog_sva_gh_scraper/data/full_repos/767957326
git clone --depth 1 --no-tags https://github.com/rohith2h2/Asynchronous-FIFO-design.git f:/verilog_sva_gh_scraper/data/full_repos/770056620
git clone --depth 1 --no-tags https://github.com/Sukhithaaithal/uvm_example.git f:/verilog_sva_gh_scraper/data/full_repos/771079834
git clone --depth 1 --no-tags https://github.com/sorukohi/uart-interface.git f:/verilog_sva_gh_scraper/data/full_repos/772094346
git clone --depth 1 --no-tags https://github.com/Akhilesh2709/Edge_Detector.git f:/verilog_sva_gh_scraper/data/full_repos/773931239
git clone --depth 1 --no-tags https://github.com/saira-ijaz/lab_6.git f:/verilog_sva_gh_scraper/data/full_repos/774168916
git clone --depth 1 --no-tags https://github.com/robfinch/rf6809.git f:/verilog_sva_gh_scraper/data/full_repos/774690093
git clone --depth 1 --no-tags https://github.com/jays-01/FIR.git f:/verilog_sva_gh_scraper/data/full_repos/776363497
git clone --depth 1 --no-tags https://github.com/DevPro13/RISC-V-Complete-Multicycle-Processor-Design.git f:/verilog_sva_gh_scraper/data/full_repos/772601004
git clone --depth 1 --no-tags https://github.com/Arunvaishnav7435/mailbox.git f:/verilog_sva_gh_scraper/data/full_repos/777062016
git clone --depth 1 --no-tags https://github.com/tamu-seth-lab-soc/llm_assertions.git f:/verilog_sva_gh_scraper/data/full_repos/775793135
git clone --depth 1 --no-tags https://github.com/gunnchOS3k/eg3573_lab2_6443.git f:/verilog_sva_gh_scraper/data/full_repos/777855711
git clone --depth 1 --no-tags https://github.com/Rakesh5173/Finite-State-Machine.git f:/verilog_sva_gh_scraper/data/full_repos/779889854
git clone --depth 1 --no-tags https://github.com/marcelofaleiro/uvm_example.git f:/verilog_sva_gh_scraper/data/full_repos/783280127
git clone --depth 1 --no-tags https://github.com/PENGLAI-ZGC-TEE/TLROT.git f:/verilog_sva_gh_scraper/data/full_repos/768390213
git clone --depth 1 --no-tags https://github.com/huynguyendinhhcmut/lab1_ex4.git f:/verilog_sva_gh_scraper/data/full_repos/776423392
git clone --depth 1 --no-tags https://github.com/fqw1727252209/sha-256.git f:/verilog_sva_gh_scraper/data/full_repos/783121181
git clone --depth 1 --no-tags https://github.com/nikosbrozos/computer_arch.git f:/verilog_sva_gh_scraper/data/full_repos/784858851
git clone --depth 1 --no-tags https://github.com/mogahed22/examples_using_systemVerilog.git f:/verilog_sva_gh_scraper/data/full_repos/785188443
git clone --depth 1 --no-tags https://github.com/arhamhashmi01/rv32i-sv.git f:/verilog_sva_gh_scraper/data/full_repos/784575429
git clone --depth 1 --no-tags https://github.com/sumanthbs17/UVM_RAL_PROJECT_TEAM_3.git f:/verilog_sva_gh_scraper/data/full_repos/784703387
git clone --depth 1 --no-tags https://github.com/BGull00/dvs-camera-ravens-interface.git f:/verilog_sva_gh_scraper/data/full_repos/778376700
git clone --depth 1 --no-tags https://github.com/alkaev/Circuit_stack.git f:/verilog_sva_gh_scraper/data/full_repos/785858266
git clone --depth 1 --no-tags https://github.com/awongng/PE.git f:/verilog_sva_gh_scraper/data/full_repos/782400520
git clone --depth 1 --no-tags https://github.com/MasterPlayer/axi_memory_writer_intr.git f:/verilog_sva_gh_scraper/data/full_repos/782943116
git clone --depth 1 --no-tags https://github.com/Gavino117/Lab3.git f:/verilog_sva_gh_scraper/data/full_repos/782666522
