
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.001419                       # Number of seconds simulated
sim_ticks                                  1418907000                       # Number of ticks simulated
final_tick                                 1418907000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                  27560                       # Simulator instruction rate (inst/s)
host_op_rate                                    44945                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               13065047                       # Simulator tick rate (ticks/s)
host_mem_usage                                 670484                       # Number of bytes of host memory used
host_seconds                                   108.60                       # Real time elapsed on the host
sim_insts                                     2993062                       # Number of instructions simulated
sim_ops                                       4881169                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                           500                       # Clock period in ticks
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED   1418907000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst          53120                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data         160256                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total             213376                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        53120                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         53120                       # Number of instructions bytes read from this memory
system.mem_ctrls.num_reads::.cpu.inst             830                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data            2504                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                3334                       # Number of read requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst          37437267                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         112943273                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             150380539                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst     37437267                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         37437267                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst         37437267                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        112943273                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            150380539                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.cpu.inst::samples       830.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples      2504.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000001099750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState                6852                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                  0                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                        3334                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                      3334                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                 213376                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                  213376                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               192                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               271                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2               332                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               323                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4               260                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5               244                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6               246                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7               168                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8               188                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9                87                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10              177                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11              231                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12              126                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13              132                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14              218                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15              139                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                    1418828500                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                  3334                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    2336                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     643                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     261                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      88                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       5                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples          622                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    340.784566                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   240.961826                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   295.763934                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          109     17.52%     17.52% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          144     23.15%     40.68% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          212     34.08%     74.76% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511           32      5.14%     79.90% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639           24      3.86%     83.76% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767           16      2.57%     86.33% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895            6      0.96%     87.30% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023            7      1.13%     88.42% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151           72     11.58%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total          622                       # Bytes accessed per row activation
system.mem_ctrls.masterReadBytes::.cpu.inst        53120                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data       160256                       # Per-master bytes read from memory
system.mem_ctrls.masterReadRate::.cpu.inst 37437266.853993952274                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 112943272.533013075590                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst          830                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data         2504                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     26771500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data     88087500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     32254.82                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     35178.71                       # Per-master read average memory access latency
system.mem_ctrls.totQLat                     52346500                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat               114859000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                   16670000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     15700.81                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                34450.81                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                       150.38                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    150.38                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         1.17                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     1.17                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.05                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                     2702                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 81.04                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                  nan                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                     425563.44                       # Average gap between requests
system.mem_ctrls.pageHitRate                    81.04                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                  2584680                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                  1358610                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy                14537040                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy         92196000.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy             40041360                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy              3732000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.actPowerDownEnergy       412890330                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_0.prePowerDownEnergy        65608800                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_0.selfRefreshEnergy         63784860                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_0.totalEnergy              696733680                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            491.035480                       # Core power per rank (mW)
system.mem_ctrls_0.totalIdleTime           1321269500                       # Total Idle time Per DRAM Rank
system.mem_ctrls_0.memoryStateTime::IDLE      5557500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF      39000000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::SREF    245060500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN    170847750                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT      52943500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN    905497750                       # Time in different power states
system.mem_ctrls_1.actEnergy                  1927800                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                  1001880                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy                 9267720                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy         44254080.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy             23300460                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy              1529280                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.actPowerDownEnergy       191109030                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_1.prePowerDownEnergy        34353600                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_1.selfRefreshEnergy        208025100                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_1.totalEnergy              514768950                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            362.792593                       # Core power per rank (mW)
system.mem_ctrls_1.totalIdleTime           1363790000                       # Total Idle time Per DRAM Rank
system.mem_ctrls_1.memoryStateTime::IDLE      1847500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF      18720000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::SREF    855267000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN     89462250                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT      34507250                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN    419103000                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED   1418907000                       # Cumulative time (in ticks) in various power states
system.cpu.branchPred.lookups                 1390742                       # Number of BP lookups
system.cpu.branchPred.condPredicted           1390742                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect            121322                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups               812888                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                   20274                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect               3650                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups          812888                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits             409363                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses           403525                       # Number of indirect misses.
system.cpu.branchPredindirectMispredicted        46958                       # Number of mispredicted indirect branches.
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED   1418907000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.rdAccesses                      567131                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                      398748                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                           491                       # TLB misses on read requests
system.cpu.dtb.wrMisses                           100                       # TLB misses on write requests
system.cpu.apic_clk_domain.clock                 8000                       # Clock period in ticks
system.cpu.interrupts.pwrStateResidencyTicks::UNDEFINED   1418907000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED   1418907000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                      371212                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                           115                       # TLB misses on write requests
system.cpu.workload.numSyscalls                    27                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON      1418907000                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                          2837815                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles             452609                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                        7974101                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                     1390742                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches             429637                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                       2204235                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                  242830                       # Number of cycles fetch has spent squashing
system.cpu.fetch.TlbCycles                        163                       # Number of cycles fetch has spent waiting for tlb
system.cpu.fetch.MiscStallCycles                   19                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles           355                       # Number of stall cycles due to pending traps
system.cpu.fetch.PendingQuiesceStallCycles           25                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.IcacheWaitRetryStallCycles           15                       # Number of stall cycles due to full MSHR
system.cpu.fetch.CacheLines                    371169                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes                 20642                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.rateDist::samples            2778836                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              4.556479                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             3.642267                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                   907368     32.65%     32.65% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                   115173      4.14%     36.80% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                    37201      1.34%     38.14% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                    79190      2.85%     40.99% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                   112642      4.05%     45.04% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                    58387      2.10%     47.14% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                    97298      3.50%     50.64% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                    64344      2.32%     52.96% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                  1307233     47.04%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total              2778836                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.490075                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        2.809944                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                   438037                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles                689710                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                   1368510                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles                161164                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles                 121415                       # Number of cycles decode is squashing
system.cpu.decode.DecodedInsts               11460778                       # Number of instructions handled by decode
system.cpu.rename.SquashCycles                 121415                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                   539453                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles                  623487                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles           2826                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                   1384760                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles                106895                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts               10752097                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents                  3340                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                   9190                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                    429                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents                  49504                       # Number of times rename has blocked due to SQ full
system.cpu.rename.RenamedOperands            13628616                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups              25697319                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups         15773831                       # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups             57822                       # Number of floating rename lookups
system.cpu.rename.CommittedMaps               6107409                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                  7521207                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts                 85                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts             58                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                    419273                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads               711346                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores              581903                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads             88284                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores            54915                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                    9302548                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded                  70                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued                   7787502                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued            234113                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined         4421448                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined      5467221                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved             43                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples       2778836                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         2.802433                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        2.876206                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0             1231269     44.31%     44.31% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1               75861      2.73%     47.04% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2              123711      4.45%     51.49% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3              147054      5.29%     56.78% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4              251297      9.04%     65.83% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5              140330      5.05%     70.88% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6              483567     17.40%     88.28% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7              191159      6.88%     95.16% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8              134588      4.84%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total         2778836                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                  472015     99.71%     99.71% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     99.71% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     99.71% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     99.71% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     99.71% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     99.71% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     99.71% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     99.71% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     99.71% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     99.71% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     99.71% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      1      0.00%     99.71% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     99.71% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                     12      0.00%     99.72% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     99.72% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                     12      0.00%     99.72% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     2      0.00%     99.72% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     99.72% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     99.72% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    1      0.00%     99.72% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     99.72% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     99.72% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     99.72% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     99.72% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     99.72% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     99.72% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     99.72% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     99.72% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     99.72% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     99.72% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     99.72% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     99.72% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     99.72% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     99.72% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     99.72% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     99.72% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     99.72% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     99.72% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     99.72% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                    676      0.14%     99.86% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                   403      0.09%     99.95% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead               131      0.03%     99.97% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite              122      0.03%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass             50830      0.65%      0.65% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu               6702658     86.07%     86.72% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                   24      0.00%     86.72% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                  1161      0.01%     86.74% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                 134      0.00%     86.74% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     86.74% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     86.74% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     86.74% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     86.74% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     86.74% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     86.74% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     86.74% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                  378      0.00%     86.74% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     86.74% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                  765      0.01%     86.75% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    6      0.00%     86.75% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                  939      0.01%     86.77% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                 597      0.01%     86.77% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     86.77% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     86.77% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                194      0.00%     86.78% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     86.78% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     86.78% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     86.78% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     86.78% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     86.78% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     86.78% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     86.78% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     86.78% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     86.78% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     86.78% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     86.78% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     86.78% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     86.78% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     86.78% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     86.78% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     86.78% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     86.78% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     86.78% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     86.78% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead               548116      7.04%     93.81% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite              394764      5.07%     98.88% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead           45146      0.58%     99.46% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite          41790      0.54%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                7787502                       # Type of FU issued
system.cpu.iq.rate                           2.744189                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                      473375                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.060787                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads           18880963                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes          13615421                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses      7415537                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads              180365                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes             108744                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses        86798                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses                8119758                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses                   90289                       # Number of floating point alu accesses
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iew.lsq.thread0.forwLoads            28551                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads       291943                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses          126                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation          101                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores       273365                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads            6                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked           221                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles                 121415                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                  559964                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles                  6488                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts             9302618                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts              7969                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts                711346                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts               581903                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts                 54                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                    636                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents                  5617                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents            101                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect          48268                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect        89652                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts               137920                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts               7590662                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts                567107                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts            196840                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_refs                       965851                       # number of memory reference insts executed
system.cpu.iew.exec_branches                   783339                       # Number of branches executed
system.cpu.iew.exec_stores                     398744                       # Number of stores executed
system.cpu.iew.exec_rate                     2.674826                       # Inst execution rate
system.cpu.iew.wb_sent                        7553338                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                       7502335                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                   5465795                       # num instructions producing a value
system.cpu.iew.wb_consumers                   8007007                       # num instructions consuming a value
system.cpu.iew.wb_rate                       2.643701                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.682626                       # average fanout of values written-back
system.cpu.commit.commitSquashedInsts         4421571                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls              27                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts            121340                       # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples      2150373                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     2.269917                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     2.918291                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0       995602     46.30%     46.30% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1       257890     11.99%     58.29% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2       184307      8.57%     66.86% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3       149781      6.97%     73.83% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4        85260      3.96%     77.79% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5        56425      2.62%     80.42% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6        62544      2.91%     83.33% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7        61619      2.87%     86.19% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8       296945     13.81%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total      2150373                       # Number of insts commited each cycle
system.cpu.commit.committedInsts              2993062                       # Number of instructions committed
system.cpu.commit.committedOps                4881169                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                         727941                       # Number of memory references committed
system.cpu.commit.loads                        419403                       # Number of loads committed
system.cpu.commit.membars                           0                       # Number of memory barriers committed
system.cpu.commit.branches                     542927                       # Number of branches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.commit.fp_insts                      84924                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                   4862924                       # Number of committed integer instructions.
system.cpu.commit.function_calls                 8778                       # Number of function calls committed.
system.cpu.commit.op_class_0::No_OpClass        16513      0.34%      0.34% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu          4133662     84.69%     85.02% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult              11      0.00%     85.02% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv             1083      0.02%     85.05% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd             18      0.00%     85.05% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     85.05% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt              0      0.00%     85.05% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     85.05% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     85.05% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     85.05% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     85.05% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     85.05% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd             284      0.01%     85.05% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     85.05% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu             403      0.01%     85.06% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               6      0.00%     85.06% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt             664      0.01%     85.07% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc            482      0.01%     85.08% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     85.08% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     85.08% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift           102      0.00%     85.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     85.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     85.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     85.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     85.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     85.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     85.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     85.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     85.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     85.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     85.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     85.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     85.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     85.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     85.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     85.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     85.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     85.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     85.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     85.09% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead          377781      7.74%     92.83% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite         267242      5.47%     98.30% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead        41622      0.85%     99.15% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite        41296      0.85%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total           4881169                       # Class of committed instruction
system.cpu.commit.bw_lim_events                296945                       # number cycles where commit BW limit reached
system.cpu.rob.rob_reads                     11156168                       # The number of ROB reads
system.cpu.rob.rob_writes                    19242296                       # The number of ROB writes
system.cpu.timesIdled                             507                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                           58979                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts                     2993062                       # Number of Instructions Simulated
system.cpu.committedOps                       4881169                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               0.948131                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         0.948131                       # CPI: Total CPI of All Threads
system.cpu.ipc                               1.054707                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         1.054707                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads                 10335910                       # number of integer regfile reads
system.cpu.int_regfile_writes                 6279623                       # number of integer regfile writes
system.cpu.fp_regfile_reads                     47975                       # number of floating regfile reads
system.cpu.fp_regfile_writes                    45754                       # number of floating regfile writes
system.cpu.cc_regfile_reads                   3590593                       # number of cc regfile reads
system.cpu.cc_regfile_writes                  3254214                       # number of cc regfile writes
system.cpu.misc_regfile_reads                 2672675                       # number of misc regfile reads
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED   1418907000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           992.420881                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              839006                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              3664                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            228.986354                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            169000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   992.420881                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.969161                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.969161                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          267                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          305                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          235                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          217                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           6775480                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          6775480                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED   1418907000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::.cpu.data       528283                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          528283                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::.cpu.data       307059                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         307059                       # number of WriteReq hits
system.cpu.dcache.demand_hits::.cpu.data       835342                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           835342                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       835342                       # number of overall hits
system.cpu.dcache.overall_hits::total          835342                       # number of overall hits
system.cpu.dcache.ReadReq_misses::.cpu.data         9656                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total          9656                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::.cpu.data         1479                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         1479                       # number of WriteReq misses
system.cpu.dcache.demand_misses::.cpu.data        11135                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          11135                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data        11135                       # number of overall misses
system.cpu.dcache.overall_misses::total         11135                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data    466247500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    466247500                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::.cpu.data     86231500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     86231500                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::.cpu.data    552479000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    552479000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data    552479000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    552479000                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       537939                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       537939                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.cpu.data       308538                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       308538                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::.cpu.data       846477                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       846477                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       846477                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       846477                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.017950                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.017950                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.004794                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.004794                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.013155                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.013155                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.013155                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.013155                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 48285.780862                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 48285.780862                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 58303.921569                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 58303.921569                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 49616.434665                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 49616.434665                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 49616.434665                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 49616.434665                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs        12175                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs               215                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    56.627907                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks         1692                       # number of writebacks
system.cpu.dcache.writebacks::total              1692                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         7466                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         7466                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data            5                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total            5                       # number of WriteReq MSHR hits
system.cpu.dcache.demand_mshr_hits::.cpu.data         7471                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total         7471                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data         7471                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total         7471                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data         2190                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         2190                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data         1474                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         1474                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::.cpu.data         3664                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total         3664                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data         3664                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total         3664                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    135774000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    135774000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data     84489000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     84489000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data    220263000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    220263000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data    220263000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    220263000                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.004071                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.004071                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.004777                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.004777                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.004329                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.004329                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.004329                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.004329                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 61997.260274                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 61997.260274                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 57319.538670                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 57319.538670                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 60115.447598                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 60115.447598                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 60115.447598                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 60115.447598                       # average overall mshr miss latency
system.cpu.dcache.replacements                   2640                       # number of replacements
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED   1418907000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED   1418907000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED   1418907000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           690.601986                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              370859                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               842                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            440.450119                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             82000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   690.601986                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.674416                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.674416                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          735                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           50                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          685                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.717773                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses            743180                       # Number of tag accesses
system.cpu.icache.tags.data_accesses           743180                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED   1418907000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::.cpu.inst       370017                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          370017                       # number of ReadReq hits
system.cpu.icache.demand_hits::.cpu.inst       370017                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           370017                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       370017                       # number of overall hits
system.cpu.icache.overall_hits::total          370017                       # number of overall hits
system.cpu.icache.ReadReq_misses::.cpu.inst         1152                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          1152                       # number of ReadReq misses
system.cpu.icache.demand_misses::.cpu.inst         1152                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           1152                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         1152                       # number of overall misses
system.cpu.icache.overall_misses::total          1152                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     84165999                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     84165999                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::.cpu.inst     84165999                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     84165999                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     84165999                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     84165999                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst       371169                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       371169                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::.cpu.inst       371169                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       371169                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst       371169                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       371169                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.003104                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.003104                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.003104                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.003104                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.003104                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.003104                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 73060.763021                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 73060.763021                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 73060.763021                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 73060.763021                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 73060.763021                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 73060.763021                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          356                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 4                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs           89                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          107                       # number of writebacks
system.cpu.icache.writebacks::total               107                       # number of writebacks
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          310                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          310                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::.cpu.inst          310                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          310                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          310                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          310                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          842                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          842                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::.cpu.inst          842                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          842                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          842                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          842                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     66114999                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     66114999                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     66114999                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     66114999                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     66114999                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     66114999                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.002269                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.002269                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.002269                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.002269                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.002269                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.002269                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 78521.376485                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 78521.376485                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 78521.376485                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 78521.376485                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 78521.376485                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 78521.376485                       # average overall mshr miss latency
system.cpu.icache.replacements                    107                       # number of replacements
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED   1418907000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED   1418907000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.l2.tags.pwrStateResidencyTicks::UNDEFINED   1418907000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  2693.105398                       # Cycle average of tags in use
system.l2.tags.total_refs                        7250                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                      3334                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      2.174565                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     71500                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.cpu.inst       756.516887                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      1936.588511                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.cpu.inst        0.023087                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.059100                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.082187                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          3334                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           57                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          743                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         2534                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.101746                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                     61334                       # Number of tag accesses
system.l2.tags.data_accesses                    61334                       # Number of data accesses
system.l2.pwrStateResidencyTicks::UNDEFINED   1418907000                       # Cumulative time (in ticks) in various power states
system.l2.WritebackDirty_hits::.writebacks         1692                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total             1692                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::.writebacks          106                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              106                       # number of WritebackClean hits
system.l2.ReadExReq_hits::.cpu.data               551                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                   551                       # number of ReadExReq hits
system.l2.ReadCleanReq_hits::.cpu.inst             12                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                 12                       # number of ReadCleanReq hits
system.l2.ReadSharedReq_hits::.cpu.data           609                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total               609                       # number of ReadSharedReq hits
system.l2.demand_hits::.cpu.inst                   12                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                 1160                       # number of demand (read+write) hits
system.l2.demand_hits::total                     1172                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                  12                       # number of overall hits
system.l2.overall_hits::.cpu.data                1160                       # number of overall hits
system.l2.overall_hits::total                    1172                       # number of overall hits
system.l2.ReadExReq_misses::.cpu.data             923                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                 923                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::.cpu.inst          830                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              830                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::.cpu.data         1581                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total            1581                       # number of ReadSharedReq misses
system.l2.demand_misses::.cpu.inst                830                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data               2504                       # number of demand (read+write) misses
system.l2.demand_misses::total                   3334                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               830                       # number of overall misses
system.l2.overall_misses::.cpu.data              2504                       # number of overall misses
system.l2.overall_misses::total                  3334                       # number of overall misses
system.l2.ReadExReq_miss_latency::.cpu.data     76473500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total      76473500                       # number of ReadExReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu.inst     64718000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     64718000                       # number of ReadCleanReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu.data    126065500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total    126065500                       # number of ReadSharedReq miss cycles
system.l2.demand_miss_latency::.cpu.inst     64718000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data    202539000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        267257000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     64718000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data    202539000                       # number of overall miss cycles
system.l2.overall_miss_latency::total       267257000                       # number of overall miss cycles
system.l2.WritebackDirty_accesses::.writebacks         1692                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total         1692                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::.writebacks          106                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          106                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu.data          1474                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total              1474                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu.inst          842                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            842                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu.data         2190                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total          2190                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::.cpu.inst              842                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data             3664                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                 4506                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst             842                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data            3664                       # number of overall (read+write) accesses
system.l2.overall_accesses::total                4506                       # number of overall (read+write) accesses
system.l2.ReadExReq_miss_rate::.cpu.data     0.626187                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.626187                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.985748                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.985748                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.721918                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.721918                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::.cpu.inst        0.985748                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.683406                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.739902                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.985748                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.683406                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.739902                       # miss rate for overall accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 82853.196100                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 82853.196100                       # average ReadExReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 77973.493976                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 77973.493976                       # average ReadCleanReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 79737.824162                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 79737.824162                       # average ReadSharedReq miss latency
system.l2.demand_avg_miss_latency::.cpu.inst 77973.493976                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 80886.182109                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 80161.067786                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 77973.493976                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 80886.182109                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 80161.067786                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.ReadExReq_mshr_misses::.cpu.data          923                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total            923                       # number of ReadExReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          830                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          830                       # number of ReadCleanReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu.data         1581                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total         1581                       # number of ReadSharedReq MSHR misses
system.l2.demand_mshr_misses::.cpu.inst           830                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data          2504                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              3334                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          830                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data         2504                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             3334                       # number of overall MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data     67243500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total     67243500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     56418000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     56418000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data    110255500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total    110255500                       # number of ReadSharedReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.inst     56418000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data    177499000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    233917000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     56418000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data    177499000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    233917000                       # number of overall MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.626187                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.626187                       # mshr miss rate for ReadExReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.985748                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.985748                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.721918                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.721918                       # mshr miss rate for ReadSharedReq accesses
system.l2.demand_mshr_miss_rate::.cpu.inst     0.985748                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.683406                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.739902                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.985748                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.683406                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.739902                       # mshr miss rate for overall accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 72853.196100                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 72853.196100                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 67973.493976                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 67973.493976                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 69737.824162                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 69737.824162                       # average ReadSharedReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 67973.493976                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 70886.182109                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 70161.067786                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 67973.493976                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 70886.182109                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 70161.067786                       # average overall mshr miss latency
system.l2.replacements                              0                       # number of replacements
system.membus.snoop_filter.tot_requests          3334                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED   1418907000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp               2411                       # Transaction distribution
system.membus.trans_dist::ReadExReq               923                       # Transaction distribution
system.membus.trans_dist::ReadExResp              923                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          2411                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port         6668                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total         6668                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                   6668                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port       213376                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total       213376                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  213376                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              3334                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    3334    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                3334                       # Request fanout histogram
system.membus.reqLayer2.occupancy             1667000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.1                       # Layer utilization (%)
system.membus.respLayer1.occupancy            9036000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.6                       # Layer utilization (%)
system.tol2bus.snoop_filter.tot_requests         7253                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests         2748                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests            3                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops              0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.pwrStateResidencyTicks::UNDEFINED   1418907000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp              3032                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty         1692                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          107                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict             948                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq             1474                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp            1474                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           842                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq         2190                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         1791                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side         9968                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                 11759                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        60736                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side       342784                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                 403520                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                               0                       # Total snoops (count)
system.tol2bus.snoopTraffic                         0                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples             4506                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000888                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.029784                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                   4502     99.91%     99.91% # Request fanout histogram
system.tol2bus.snoop_fanout::1                      4      0.09%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total               4506                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy            5425500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.4                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           1263000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy           5496000                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.4                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
