INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ugrad/lsich/lab1/lab1.srcs/sources_1/new/alu.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/ugrad/lsich/lab1/lab1.srcs/sim_1/new/alu_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu_tb
