// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
// Version: 2022.1
// Copyright (C) Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module krnl_globalSort_L3_seq_global_merge_L3 (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        p_read,
        p_read1,
        p_read2,
        p_read3,
        p_read4,
        p_read5,
        p_read6,
        p_read7,
        p_read8,
        p_read9,
        p_read10,
        p_read11,
        p_read12,
        p_read13,
        p_read14,
        p_read15,
        p_read16,
        p_read17,
        p_read18,
        p_read19,
        p_read20,
        p_read21,
        p_read22,
        p_read23,
        p_read24,
        p_read25,
        p_read26,
        p_read27,
        p_read28,
        p_read29,
        p_read30,
        p_read31,
        p_read32,
        p_read33,
        p_read34,
        p_read35,
        p_read36,
        p_read37,
        p_read38,
        p_read39,
        ap_return_0,
        ap_return_1,
        ap_return_2,
        ap_return_3,
        ap_return_4,
        ap_return_5,
        ap_return_6,
        ap_return_7,
        ap_return_8,
        ap_return_9,
        ap_return_10,
        ap_return_11,
        ap_return_12,
        ap_return_13,
        ap_return_14,
        ap_return_15,
        ap_return_16,
        ap_return_17,
        ap_return_18,
        ap_return_19
);

parameter    ap_ST_fsm_state1 = 4'd1;
parameter    ap_ST_fsm_state2 = 4'd2;
parameter    ap_ST_fsm_state3 = 4'd4;
parameter    ap_ST_fsm_state4 = 4'd8;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input  [31:0] p_read;
input  [31:0] p_read1;
input  [31:0] p_read2;
input  [31:0] p_read3;
input  [31:0] p_read4;
input  [31:0] p_read5;
input  [31:0] p_read6;
input  [31:0] p_read7;
input  [31:0] p_read8;
input  [31:0] p_read9;
input  [31:0] p_read10;
input  [31:0] p_read11;
input  [31:0] p_read12;
input  [31:0] p_read13;
input  [31:0] p_read14;
input  [31:0] p_read15;
input  [31:0] p_read16;
input  [31:0] p_read17;
input  [31:0] p_read18;
input  [31:0] p_read19;
input  [31:0] p_read20;
input  [31:0] p_read21;
input  [31:0] p_read22;
input  [31:0] p_read23;
input  [31:0] p_read24;
input  [31:0] p_read25;
input  [31:0] p_read26;
input  [31:0] p_read27;
input  [31:0] p_read28;
input  [31:0] p_read29;
input  [31:0] p_read30;
input  [31:0] p_read31;
input  [31:0] p_read32;
input  [31:0] p_read33;
input  [31:0] p_read34;
input  [31:0] p_read35;
input  [31:0] p_read36;
input  [31:0] p_read37;
input  [31:0] p_read38;
input  [31:0] p_read39;
output  [31:0] ap_return_0;
output  [31:0] ap_return_1;
output  [31:0] ap_return_2;
output  [31:0] ap_return_3;
output  [31:0] ap_return_4;
output  [31:0] ap_return_5;
output  [31:0] ap_return_6;
output  [31:0] ap_return_7;
output  [31:0] ap_return_8;
output  [31:0] ap_return_9;
output  [31:0] ap_return_10;
output  [31:0] ap_return_11;
output  [31:0] ap_return_12;
output  [31:0] ap_return_13;
output  [31:0] ap_return_14;
output  [31:0] ap_return_15;
output  [31:0] ap_return_16;
output  [31:0] ap_return_17;
output  [31:0] ap_return_18;
output  [31:0] ap_return_19;

reg ap_done;
reg ap_idle;
reg ap_ready;

(* fsm_encoding = "none" *) reg   [3:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg   [31:0] idx_load_reg_1280;
wire    ap_CS_fsm_state2;
wire   [0:0] tmp_3_fu_528_p3;
reg   [31:0] idx_1_load_reg_1286;
wire    grp_seq_global_merge_L3_Pipeline_VITIS_LOOP_760_3_fu_474_ap_start;
wire    grp_seq_global_merge_L3_Pipeline_VITIS_LOOP_760_3_fu_474_ap_done;
wire    grp_seq_global_merge_L3_Pipeline_VITIS_LOOP_760_3_fu_474_ap_idle;
wire    grp_seq_global_merge_L3_Pipeline_VITIS_LOOP_760_3_fu_474_ap_ready;
wire   [31:0] grp_seq_global_merge_L3_Pipeline_VITIS_LOOP_760_3_fu_474_min_idx_out;
wire    grp_seq_global_merge_L3_Pipeline_VITIS_LOOP_760_3_fu_474_min_idx_out_ap_vld;
wire   [31:0] grp_seq_global_merge_L3_Pipeline_VITIS_LOOP_760_3_fu_474_min_value_out;
wire    grp_seq_global_merge_L3_Pipeline_VITIS_LOOP_760_3_fu_474_min_value_out_ap_vld;
reg    grp_seq_global_merge_L3_Pipeline_VITIS_LOOP_760_3_fu_474_ap_start_reg;
wire    ap_CS_fsm_state3;
reg   [4:0] i_fu_134;
wire   [4:0] add_ln756_fu_901_p2;
wire    ap_CS_fsm_state4;
reg   [31:0] idx_fu_138;
wire   [31:0] idx_4_fu_893_p3;
reg   [31:0] idx_1_fu_142;
wire   [31:0] idx_3_fu_885_p3;
reg   [31:0] id_9_060_fu_146;
wire   [31:0] id_0_fu_765_p4;
wire   [3:0] trunc_ln768_fu_722_p1;
reg   [31:0] id_8_061_fu_150;
reg   [31:0] dist_0_062_fu_154;
reg   [31:0] id_7_063_fu_158;
reg   [31:0] id_6_064_fu_162;
reg   [31:0] dist_1_065_fu_166;
reg   [31:0] id_5_066_fu_170;
reg   [31:0] id_4_067_fu_174;
reg   [31:0] dist_2_068_fu_178;
reg   [31:0] id_3_069_fu_182;
reg   [31:0] id_2_070_fu_186;
reg   [31:0] dist_3_071_fu_190;
reg   [31:0] id_1_072_fu_194;
reg   [31:0] id_0_073_fu_198;
reg   [31:0] dist_4_074_fu_202;
reg   [31:0] dist_9_075_fu_206;
reg   [31:0] dist_8_076_fu_210;
reg   [31:0] dist_5_077_fu_214;
reg   [31:0] dist_7_078_fu_218;
reg   [31:0] dist_6_079_fu_222;
wire   [31:0] tmp_fu_725_p4;
wire   [31:0] tmp_1_fu_733_p12;
wire   [31:0] tmp_2_fu_749_p12;
wire   [0:0] trunc_ln770_fu_881_p1;
wire   [31:0] idx_2_fu_875_p2;
reg   [3:0] ap_NS_fsm;
reg    ap_ST_fsm_state1_blk;
wire    ap_ST_fsm_state2_blk;
reg    ap_ST_fsm_state3_blk;
wire    ap_ST_fsm_state4_blk;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 4'd1;
#0 grp_seq_global_merge_L3_Pipeline_VITIS_LOOP_760_3_fu_474_ap_start_reg = 1'b0;
end

krnl_globalSort_L3_seq_global_merge_L3_Pipeline_VITIS_LOOP_760_3 grp_seq_global_merge_L3_Pipeline_VITIS_LOOP_760_3_fu_474(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_seq_global_merge_L3_Pipeline_VITIS_LOOP_760_3_fu_474_ap_start),
    .ap_done(grp_seq_global_merge_L3_Pipeline_VITIS_LOOP_760_3_fu_474_ap_done),
    .ap_idle(grp_seq_global_merge_L3_Pipeline_VITIS_LOOP_760_3_fu_474_ap_idle),
    .ap_ready(grp_seq_global_merge_L3_Pipeline_VITIS_LOOP_760_3_fu_474_ap_ready),
    .idx(idx_load_reg_1280),
    .idx_1(idx_1_load_reg_1286),
    .p_read(p_read),
    .p_read1(p_read1),
    .p_read2(p_read2),
    .p_read3(p_read3),
    .p_read4(p_read4),
    .p_read5(p_read5),
    .p_read6(p_read6),
    .p_read7(p_read7),
    .p_read8(p_read8),
    .p_read9(p_read9),
    .p_read10(p_read10),
    .p_read11(p_read11),
    .p_read12(p_read12),
    .p_read13(p_read13),
    .p_read14(p_read14),
    .p_read15(p_read15),
    .p_read16(p_read16),
    .p_read17(p_read17),
    .p_read18(p_read18),
    .p_read19(p_read19),
    .min_idx_out(grp_seq_global_merge_L3_Pipeline_VITIS_LOOP_760_3_fu_474_min_idx_out),
    .min_idx_out_ap_vld(grp_seq_global_merge_L3_Pipeline_VITIS_LOOP_760_3_fu_474_min_idx_out_ap_vld),
    .min_value_out(grp_seq_global_merge_L3_Pipeline_VITIS_LOOP_760_3_fu_474_min_value_out),
    .min_value_out_ap_vld(grp_seq_global_merge_L3_Pipeline_VITIS_LOOP_760_3_fu_474_min_value_out_ap_vld)
);

krnl_globalSort_L3_mux_232_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
mux_232_32_1_1_U77(
    .din0(idx_load_reg_1280),
    .din1(idx_1_load_reg_1286),
    .din2(grp_seq_global_merge_L3_Pipeline_VITIS_LOOP_760_3_fu_474_min_idx_out),
    .dout(tmp_fu_725_p4)
);

krnl_globalSort_L3_mux_1032_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 32 ),
    .din5_WIDTH( 32 ),
    .din6_WIDTH( 32 ),
    .din7_WIDTH( 32 ),
    .din8_WIDTH( 32 ),
    .din9_WIDTH( 32 ),
    .din10_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
mux_1032_32_1_1_U78(
    .din0(p_read20),
    .din1(p_read21),
    .din2(p_read22),
    .din3(p_read23),
    .din4(p_read24),
    .din5(p_read25),
    .din6(p_read26),
    .din7(p_read27),
    .din8(p_read28),
    .din9(p_read29),
    .din10(tmp_fu_725_p4),
    .dout(tmp_1_fu_733_p12)
);

krnl_globalSort_L3_mux_1032_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 32 ),
    .din5_WIDTH( 32 ),
    .din6_WIDTH( 32 ),
    .din7_WIDTH( 32 ),
    .din8_WIDTH( 32 ),
    .din9_WIDTH( 32 ),
    .din10_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
mux_1032_32_1_1_U79(
    .din0(p_read30),
    .din1(p_read31),
    .din2(p_read32),
    .din3(p_read33),
    .din4(p_read34),
    .din5(p_read35),
    .din6(p_read36),
    .din7(p_read37),
    .din8(p_read38),
    .din9(p_read39),
    .din10(tmp_fu_725_p4),
    .dout(tmp_2_fu_749_p12)
);

krnl_globalSort_L3_mux_232_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
mux_232_32_1_1_U80(
    .din0(tmp_1_fu_733_p12),
    .din1(tmp_2_fu_749_p12),
    .din2(grp_seq_global_merge_L3_Pipeline_VITIS_LOOP_760_3_fu_474_min_idx_out),
    .dout(id_0_fu_765_p4)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_seq_global_merge_L3_Pipeline_VITIS_LOOP_760_3_fu_474_ap_start_reg <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_state2) & (tmp_3_fu_528_p3 == 1'd0))) begin
            grp_seq_global_merge_L3_Pipeline_VITIS_LOOP_760_3_fu_474_ap_start_reg <= 1'b1;
        end else if ((grp_seq_global_merge_L3_Pipeline_VITIS_LOOP_760_3_fu_474_ap_ready == 1'b1)) begin
            grp_seq_global_merge_L3_Pipeline_VITIS_LOOP_760_3_fu_474_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        i_fu_134 <= 5'd9;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        i_fu_134 <= add_ln756_fu_901_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        idx_1_fu_142 <= 32'd9;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        idx_1_fu_142 <= idx_3_fu_885_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        idx_fu_138 <= 32'd9;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        idx_fu_138 <= idx_4_fu_893_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((trunc_ln768_fu_722_p1 == 4'd0) & (1'b1 == ap_CS_fsm_state4))) begin
        dist_0_062_fu_154 <= grp_seq_global_merge_L3_Pipeline_VITIS_LOOP_760_3_fu_474_min_value_out;
        id_0_073_fu_198 <= id_0_fu_765_p4;
    end
end

always @ (posedge ap_clk) begin
    if (((trunc_ln768_fu_722_p1 == 4'd1) & (1'b1 == ap_CS_fsm_state4))) begin
        dist_1_065_fu_166 <= grp_seq_global_merge_L3_Pipeline_VITIS_LOOP_760_3_fu_474_min_value_out;
        id_1_072_fu_194 <= id_0_fu_765_p4;
    end
end

always @ (posedge ap_clk) begin
    if (((trunc_ln768_fu_722_p1 == 4'd2) & (1'b1 == ap_CS_fsm_state4))) begin
        dist_2_068_fu_178 <= grp_seq_global_merge_L3_Pipeline_VITIS_LOOP_760_3_fu_474_min_value_out;
        id_2_070_fu_186 <= id_0_fu_765_p4;
    end
end

always @ (posedge ap_clk) begin
    if (((trunc_ln768_fu_722_p1 == 4'd3) & (1'b1 == ap_CS_fsm_state4))) begin
        dist_3_071_fu_190 <= grp_seq_global_merge_L3_Pipeline_VITIS_LOOP_760_3_fu_474_min_value_out;
        id_3_069_fu_182 <= id_0_fu_765_p4;
    end
end

always @ (posedge ap_clk) begin
    if (((trunc_ln768_fu_722_p1 == 4'd4) & (1'b1 == ap_CS_fsm_state4))) begin
        dist_4_074_fu_202 <= grp_seq_global_merge_L3_Pipeline_VITIS_LOOP_760_3_fu_474_min_value_out;
        id_4_067_fu_174 <= id_0_fu_765_p4;
    end
end

always @ (posedge ap_clk) begin
    if (((trunc_ln768_fu_722_p1 == 4'd5) & (1'b1 == ap_CS_fsm_state4))) begin
        dist_5_077_fu_214 <= grp_seq_global_merge_L3_Pipeline_VITIS_LOOP_760_3_fu_474_min_value_out;
        id_5_066_fu_170 <= id_0_fu_765_p4;
    end
end

always @ (posedge ap_clk) begin
    if (((trunc_ln768_fu_722_p1 == 4'd6) & (1'b1 == ap_CS_fsm_state4))) begin
        dist_6_079_fu_222 <= grp_seq_global_merge_L3_Pipeline_VITIS_LOOP_760_3_fu_474_min_value_out;
        id_6_064_fu_162 <= id_0_fu_765_p4;
    end
end

always @ (posedge ap_clk) begin
    if (((trunc_ln768_fu_722_p1 == 4'd7) & (1'b1 == ap_CS_fsm_state4))) begin
        dist_7_078_fu_218 <= grp_seq_global_merge_L3_Pipeline_VITIS_LOOP_760_3_fu_474_min_value_out;
        id_7_063_fu_158 <= id_0_fu_765_p4;
    end
end

always @ (posedge ap_clk) begin
    if (((trunc_ln768_fu_722_p1 == 4'd8) & (1'b1 == ap_CS_fsm_state4))) begin
        dist_8_076_fu_210 <= grp_seq_global_merge_L3_Pipeline_VITIS_LOOP_760_3_fu_474_min_value_out;
        id_8_061_fu_150 <= id_0_fu_765_p4;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state4) & ((trunc_ln768_fu_722_p1 == 4'd9) | ((trunc_ln768_fu_722_p1 == 4'd10) | ((trunc_ln768_fu_722_p1 == 4'd11) | ((trunc_ln768_fu_722_p1 == 4'd12) | ((trunc_ln768_fu_722_p1 == 4'd13) | ((trunc_ln768_fu_722_p1 == 4'd14) | (trunc_ln768_fu_722_p1 == 4'd15))))))))) begin
        dist_9_075_fu_206 <= grp_seq_global_merge_L3_Pipeline_VITIS_LOOP_760_3_fu_474_min_value_out;
        id_9_060_fu_146 <= id_0_fu_765_p4;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state2) & (tmp_3_fu_528_p3 == 1'd0))) begin
        idx_1_load_reg_1286 <= idx_1_fu_142;
        idx_load_reg_1280 <= idx_fu_138;
    end
end

always @ (*) begin
    if ((ap_start == 1'b0)) begin
        ap_ST_fsm_state1_blk = 1'b1;
    end else begin
        ap_ST_fsm_state1_blk = 1'b0;
    end
end

assign ap_ST_fsm_state2_blk = 1'b0;

always @ (*) begin
    if ((grp_seq_global_merge_L3_Pipeline_VITIS_LOOP_760_3_fu_474_ap_done == 1'b0)) begin
        ap_ST_fsm_state3_blk = 1'b1;
    end else begin
        ap_ST_fsm_state3_blk = 1'b0;
    end
end

assign ap_ST_fsm_state4_blk = 1'b0;

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_state2) & (tmp_3_fu_528_p3 == 1'd1)) | ((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1)))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state2) & (tmp_3_fu_528_p3 == 1'd1))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            if (((1'b1 == ap_CS_fsm_state2) & (tmp_3_fu_528_p3 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end
        end
        ap_ST_fsm_state3 : begin
            if (((1'b1 == ap_CS_fsm_state3) & (grp_seq_global_merge_L3_Pipeline_VITIS_LOOP_760_3_fu_474_ap_done == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state4;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end
        end
        ap_ST_fsm_state4 : begin
            ap_NS_fsm = ap_ST_fsm_state2;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln756_fu_901_p2 = ($signed(i_fu_134) + $signed(5'd31));

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state3 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state4 = ap_CS_fsm[32'd3];

assign ap_return_0 = dist_0_062_fu_154;

assign ap_return_1 = dist_1_065_fu_166;

assign ap_return_10 = id_0_073_fu_198;

assign ap_return_11 = id_1_072_fu_194;

assign ap_return_12 = id_2_070_fu_186;

assign ap_return_13 = id_3_069_fu_182;

assign ap_return_14 = id_4_067_fu_174;

assign ap_return_15 = id_5_066_fu_170;

assign ap_return_16 = id_6_064_fu_162;

assign ap_return_17 = id_7_063_fu_158;

assign ap_return_18 = id_8_061_fu_150;

assign ap_return_19 = id_9_060_fu_146;

assign ap_return_2 = dist_2_068_fu_178;

assign ap_return_3 = dist_3_071_fu_190;

assign ap_return_4 = dist_4_074_fu_202;

assign ap_return_5 = dist_5_077_fu_214;

assign ap_return_6 = dist_6_079_fu_222;

assign ap_return_7 = dist_7_078_fu_218;

assign ap_return_8 = dist_8_076_fu_210;

assign ap_return_9 = dist_9_075_fu_206;

assign grp_seq_global_merge_L3_Pipeline_VITIS_LOOP_760_3_fu_474_ap_start = grp_seq_global_merge_L3_Pipeline_VITIS_LOOP_760_3_fu_474_ap_start_reg;

assign idx_2_fu_875_p2 = ($signed(tmp_fu_725_p4) + $signed(32'd4294967295));

assign idx_3_fu_885_p3 = ((trunc_ln770_fu_881_p1[0:0] == 1'b1) ? idx_2_fu_875_p2 : idx_1_fu_142);

assign idx_4_fu_893_p3 = ((trunc_ln770_fu_881_p1[0:0] == 1'b1) ? idx_fu_138 : idx_2_fu_875_p2);

assign tmp_3_fu_528_p3 = i_fu_134[32'd4];

assign trunc_ln768_fu_722_p1 = i_fu_134[3:0];

assign trunc_ln770_fu_881_p1 = grp_seq_global_merge_L3_Pipeline_VITIS_LOOP_760_3_fu_474_min_idx_out[0:0];

endmodule //krnl_globalSort_L3_seq_global_merge_L3
