{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1511939134322 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1511939134322 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Nov 29 15:05:34 2017 " "Processing started: Wed Nov 29 15:05:34 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1511939134322 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1511939134322 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off lcd_test -c lcd_test " "Command: quartus_map --read_settings_files=on --write_settings_files=off lcd_test -c lcd_test" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1511939134322 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "2 2 4 " "Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1511939134586 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top.bdf 1 1 " "Found 1 design units, including 1 entities, in source file top.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 top " "Found entity 1: top" {  } { { "top.bdf" "" { Schematic "D:/Computer_Science/Projects/quartus_projects/lcd_test/top.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1511939134634 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1511939134634 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sync_module.v 1 1 " "Found 1 design units, including 1 entities, in source file sync_module.v" { { "Info" "ISGN_ENTITY_NAME" "1 sync_module " "Found entity 1: sync_module" {  } { { "sync_module.v" "" { Text "D:/Computer_Science/Projects/quartus_projects/lcd_test/sync_module.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1511939134638 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1511939134638 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lcd_control_module.v 1 1 " "Found 1 design units, including 1 entities, in source file lcd_control_module.v" { { "Info" "ISGN_ENTITY_NAME" "1 lcd_control_module " "Found entity 1: lcd_control_module" {  } { { "lcd_control_module.v" "" { Text "D:/Computer_Science/Projects/quartus_projects/lcd_test/lcd_control_module.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1511939134641 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1511939134641 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll.v 1 1 " "Found 1 design units, including 1 entities, in source file pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll " "Found entity 1: pll" {  } { { "pll.v" "" { Text "D:/Computer_Science/Projects/quartus_projects/lcd_test/pll.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1511939134645 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1511939134645 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rom.v 1 1 " "Found 1 design units, including 1 entities, in source file rom.v" { { "Info" "ISGN_ENTITY_NAME" "1 rom " "Found entity 1: rom" {  } { { "rom.v" "" { Text "D:/Computer_Science/Projects/quartus_projects/lcd_test/rom.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1511939134649 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1511939134649 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rom_1.v 1 1 " "Found 1 design units, including 1 entities, in source file rom_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 rom_1 " "Found entity 1: rom_1" {  } { { "rom_1.v" "" { Text "D:/Computer_Science/Projects/quartus_projects/lcd_test/rom_1.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1511939134652 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1511939134652 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "data_combine_module.v 1 1 " "Found 1 design units, including 1 entities, in source file data_combine_module.v" { { "Info" "ISGN_ENTITY_NAME" "1 data_combine_module " "Found entity 1: data_combine_module" {  } { { "data_combine_module.v" "" { Text "D:/Computer_Science/Projects/quartus_projects/lcd_test/data_combine_module.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1511939134656 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1511939134656 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rom_3.v 1 1 " "Found 1 design units, including 1 entities, in source file rom_3.v" { { "Info" "ISGN_ENTITY_NAME" "1 rom_3 " "Found entity 1: rom_3" {  } { { "rom_3.v" "" { Text "D:/Computer_Science/Projects/quartus_projects/lcd_test/rom_3.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1511939134659 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1511939134659 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rom_2.v 1 1 " "Found 1 design units, including 1 entities, in source file rom_2.v" { { "Info" "ISGN_ENTITY_NAME" "1 rom_2 " "Found entity 1: rom_2" {  } { { "rom_2.v" "" { Text "D:/Computer_Science/Projects/quartus_projects/lcd_test/rom_2.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1511939134663 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1511939134663 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top " "Elaborating entity \"top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1511939134734 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sync_module sync_module:inst1 " "Elaborating entity \"sync_module\" for hierarchy \"sync_module:inst1\"" {  } { { "top.bdf" "inst1" { Schematic "D:/Computer_Science/Projects/quartus_projects/lcd_test/top.bdf" { { 48 688 896 192 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1511939134760 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 sync_module.v(76) " "Verilog HDL assignment warning at sync_module.v(76): truncated value with size 32 to match size of target (11)" {  } { { "sync_module.v" "" { Text "D:/Computer_Science/Projects/quartus_projects/lcd_test/sync_module.v" 76 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1511939134761 "|top|sync_module:inst1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 sync_module.v(77) " "Verilog HDL assignment warning at sync_module.v(77): truncated value with size 32 to match size of target (11)" {  } { { "sync_module.v" "" { Text "D:/Computer_Science/Projects/quartus_projects/lcd_test/sync_module.v" 77 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1511939134761 "|top|sync_module:inst1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll pll:inst " "Elaborating entity \"pll\" for hierarchy \"pll:inst\"" {  } { { "top.bdf" "inst" { Schematic "D:/Computer_Science/Projects/quartus_projects/lcd_test/top.bdf" { { 48 408 552 128 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1511939134765 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll pll:inst\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"pll:inst\|altpll:altpll_component\"" {  } { { "pll.v" "altpll_component" { Text "D:/Computer_Science/Projects/quartus_projects/lcd_test/pll.v" 94 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1511939134804 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "pll:inst\|altpll:altpll_component " "Elaborated megafunction instantiation \"pll:inst\|altpll:altpll_component\"" {  } { { "pll.v" "" { Text "D:/Computer_Science/Projects/quartus_projects/lcd_test/pll.v" 94 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1511939134809 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "pll:inst\|altpll:altpll_component " "Instantiated megafunction \"pll:inst\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1511939134810 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 50 " "Parameter \"clk0_divide_by\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1511939134810 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1511939134810 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 9 " "Parameter \"clk0_multiply_by\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1511939134810 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1511939134810 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1511939134810 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1511939134810 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1511939134810 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=pll " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=pll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1511939134810 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1511939134810 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1511939134810 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1511939134810 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1511939134810 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_UNUSED " "Parameter \"port_areset\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1511939134810 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1511939134810 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1511939134810 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1511939134810 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1511939134810 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1511939134810 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1511939134810 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1511939134810 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1511939134810 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_USED " "Parameter \"port_locked\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1511939134810 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1511939134810 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1511939134810 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1511939134810 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1511939134810 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1511939134810 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1511939134810 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1511939134810 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1511939134810 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1511939134810 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1511939134810 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1511939134810 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1511939134810 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1511939134810 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1511939134810 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1511939134810 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_UNUSED " "Parameter \"port_clk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1511939134810 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1511939134810 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1511939134810 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1511939134810 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1511939134810 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1511939134810 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1511939134810 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1511939134810 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1511939134810 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1511939134810 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1511939134810 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1511939134810 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1511939134810 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1511939134810 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1511939134810 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "self_reset_on_loss_lock OFF " "Parameter \"self_reset_on_loss_lock\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1511939134810 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1511939134810 ""}  } { { "pll.v" "" { Text "D:/Computer_Science/Projects/quartus_projects/lcd_test/pll.v" 94 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1511939134810 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/pll_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/pll_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll_altpll " "Found entity 1: pll_altpll" {  } { { "db/pll_altpll.v" "" { Text "D:/Computer_Science/Projects/quartus_projects/lcd_test/db/pll_altpll.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1511939134880 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1511939134880 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll_altpll pll:inst\|altpll:altpll_component\|pll_altpll:auto_generated " "Elaborating entity \"pll_altpll\" for hierarchy \"pll:inst\|altpll:altpll_component\|pll_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "d:/quartus_ii/quartus/libraries/megafunctions/altpll.tdf" 897 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1511939134882 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lcd_control_module lcd_control_module:inst10 " "Elaborating entity \"lcd_control_module\" for hierarchy \"lcd_control_module:inst10\"" {  } { { "top.bdf" "inst10" { Schematic "D:/Computer_Science/Projects/quartus_projects/lcd_test/top.bdf" { { 240 696 960 448 "inst10" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1511939134888 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 lcd_control_module.v(45) " "Verilog HDL assignment warning at lcd_control_module.v(45): truncated value with size 32 to match size of target (1)" {  } { { "lcd_control_module.v" "" { Text "D:/Computer_Science/Projects/quartus_projects/lcd_test/lcd_control_module.v" 45 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1511939134890 "|top|lcd_control_module:inst10"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 lcd_control_module.v(51) " "Verilog HDL assignment warning at lcd_control_module.v(51): truncated value with size 32 to match size of target (3)" {  } { { "lcd_control_module.v" "" { Text "D:/Computer_Science/Projects/quartus_projects/lcd_test/lcd_control_module.v" 51 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1511939134890 "|top|lcd_control_module:inst10"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 lcd_control_module.v(57) " "Verilog HDL assignment warning at lcd_control_module.v(57): truncated value with size 32 to match size of target (5)" {  } { { "lcd_control_module.v" "" { Text "D:/Computer_Science/Projects/quartus_projects/lcd_test/lcd_control_module.v" 57 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1511939134890 "|top|lcd_control_module:inst10"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 lcd_control_module.v(72) " "Verilog HDL assignment warning at lcd_control_module.v(72): truncated value with size 32 to match size of target (1)" {  } { { "lcd_control_module.v" "" { Text "D:/Computer_Science/Projects/quartus_projects/lcd_test/lcd_control_module.v" 72 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1511939134890 "|top|lcd_control_module:inst10"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 lcd_control_module.v(78) " "Verilog HDL assignment warning at lcd_control_module.v(78): truncated value with size 32 to match size of target (3)" {  } { { "lcd_control_module.v" "" { Text "D:/Computer_Science/Projects/quartus_projects/lcd_test/lcd_control_module.v" 78 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1511939134890 "|top|lcd_control_module:inst10"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 lcd_control_module.v(84) " "Verilog HDL assignment warning at lcd_control_module.v(84): truncated value with size 32 to match size of target (5)" {  } { { "lcd_control_module.v" "" { Text "D:/Computer_Science/Projects/quartus_projects/lcd_test/lcd_control_module.v" 84 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1511939134890 "|top|lcd_control_module:inst10"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 lcd_control_module.v(100) " "Verilog HDL assignment warning at lcd_control_module.v(100): truncated value with size 32 to match size of target (1)" {  } { { "lcd_control_module.v" "" { Text "D:/Computer_Science/Projects/quartus_projects/lcd_test/lcd_control_module.v" 100 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1511939134890 "|top|lcd_control_module:inst10"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 lcd_control_module.v(106) " "Verilog HDL assignment warning at lcd_control_module.v(106): truncated value with size 32 to match size of target (3)" {  } { { "lcd_control_module.v" "" { Text "D:/Computer_Science/Projects/quartus_projects/lcd_test/lcd_control_module.v" 106 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1511939134890 "|top|lcd_control_module:inst10"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 lcd_control_module.v(112) " "Verilog HDL assignment warning at lcd_control_module.v(112): truncated value with size 32 to match size of target (5)" {  } { { "lcd_control_module.v" "" { Text "D:/Computer_Science/Projects/quartus_projects/lcd_test/lcd_control_module.v" 112 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1511939134890 "|top|lcd_control_module:inst10"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "data_combine_module data_combine_module:inst11 " "Elaborating entity \"data_combine_module\" for hierarchy \"data_combine_module:inst11\"" {  } { { "top.bdf" "inst11" { Schematic "D:/Computer_Science/Projects/quartus_projects/lcd_test/top.bdf" { { 240 264 512 448 "inst11" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1511939134894 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "rom_data_0 data_combine_module.v(54) " "Verilog HDL Always Construct warning at data_combine_module.v(54): inferring latch(es) for variable \"rom_data_0\", which holds its previous value in one or more paths through the always construct" {  } { { "data_combine_module.v" "" { Text "D:/Computer_Science/Projects/quartus_projects/lcd_test/data_combine_module.v" 54 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1511939134896 "|top|data_combine_module:inst11"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "rom_data_1 data_combine_module.v(54) " "Verilog HDL Always Construct warning at data_combine_module.v(54): inferring latch(es) for variable \"rom_data_1\", which holds its previous value in one or more paths through the always construct" {  } { { "data_combine_module.v" "" { Text "D:/Computer_Science/Projects/quartus_projects/lcd_test/data_combine_module.v" 54 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1511939134896 "|top|data_combine_module:inst11"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "rom_data_2 data_combine_module.v(54) " "Verilog HDL Always Construct warning at data_combine_module.v(54): inferring latch(es) for variable \"rom_data_2\", which holds its previous value in one or more paths through the always construct" {  } { { "data_combine_module.v" "" { Text "D:/Computer_Science/Projects/quartus_projects/lcd_test/data_combine_module.v" 54 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1511939134896 "|top|data_combine_module:inst11"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "rom_2_addr data_combine_module.v(54) " "Verilog HDL Always Construct warning at data_combine_module.v(54): inferring latch(es) for variable \"rom_2_addr\", which holds its previous value in one or more paths through the always construct" {  } { { "data_combine_module.v" "" { Text "D:/Computer_Science/Projects/quartus_projects/lcd_test/data_combine_module.v" 54 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1511939134896 "|top|data_combine_module:inst11"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "rom_3_addr data_combine_module.v(54) " "Verilog HDL Always Construct warning at data_combine_module.v(54): inferring latch(es) for variable \"rom_3_addr\", which holds its previous value in one or more paths through the always construct" {  } { { "data_combine_module.v" "" { Text "D:/Computer_Science/Projects/quartus_projects/lcd_test/data_combine_module.v" 54 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1511939134896 "|top|data_combine_module:inst11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom_3_addr\[0\] data_combine_module.v(61) " "Inferred latch for \"rom_3_addr\[0\]\" at data_combine_module.v(61)" {  } { { "data_combine_module.v" "" { Text "D:/Computer_Science/Projects/quartus_projects/lcd_test/data_combine_module.v" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1511939134896 "|top|data_combine_module:inst11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom_3_addr\[1\] data_combine_module.v(61) " "Inferred latch for \"rom_3_addr\[1\]\" at data_combine_module.v(61)" {  } { { "data_combine_module.v" "" { Text "D:/Computer_Science/Projects/quartus_projects/lcd_test/data_combine_module.v" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1511939134897 "|top|data_combine_module:inst11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom_3_addr\[2\] data_combine_module.v(61) " "Inferred latch for \"rom_3_addr\[2\]\" at data_combine_module.v(61)" {  } { { "data_combine_module.v" "" { Text "D:/Computer_Science/Projects/quartus_projects/lcd_test/data_combine_module.v" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1511939134897 "|top|data_combine_module:inst11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom_3_addr\[3\] data_combine_module.v(61) " "Inferred latch for \"rom_3_addr\[3\]\" at data_combine_module.v(61)" {  } { { "data_combine_module.v" "" { Text "D:/Computer_Science/Projects/quartus_projects/lcd_test/data_combine_module.v" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1511939134897 "|top|data_combine_module:inst11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom_3_addr\[4\] data_combine_module.v(61) " "Inferred latch for \"rom_3_addr\[4\]\" at data_combine_module.v(61)" {  } { { "data_combine_module.v" "" { Text "D:/Computer_Science/Projects/quartus_projects/lcd_test/data_combine_module.v" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1511939134897 "|top|data_combine_module:inst11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom_2_addr\[0\] data_combine_module.v(61) " "Inferred latch for \"rom_2_addr\[0\]\" at data_combine_module.v(61)" {  } { { "data_combine_module.v" "" { Text "D:/Computer_Science/Projects/quartus_projects/lcd_test/data_combine_module.v" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1511939134897 "|top|data_combine_module:inst11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom_2_addr\[1\] data_combine_module.v(61) " "Inferred latch for \"rom_2_addr\[1\]\" at data_combine_module.v(61)" {  } { { "data_combine_module.v" "" { Text "D:/Computer_Science/Projects/quartus_projects/lcd_test/data_combine_module.v" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1511939134897 "|top|data_combine_module:inst11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom_2_addr\[2\] data_combine_module.v(61) " "Inferred latch for \"rom_2_addr\[2\]\" at data_combine_module.v(61)" {  } { { "data_combine_module.v" "" { Text "D:/Computer_Science/Projects/quartus_projects/lcd_test/data_combine_module.v" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1511939134897 "|top|data_combine_module:inst11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom_2_addr\[3\] data_combine_module.v(61) " "Inferred latch for \"rom_2_addr\[3\]\" at data_combine_module.v(61)" {  } { { "data_combine_module.v" "" { Text "D:/Computer_Science/Projects/quartus_projects/lcd_test/data_combine_module.v" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1511939134897 "|top|data_combine_module:inst11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom_2_addr\[4\] data_combine_module.v(61) " "Inferred latch for \"rom_2_addr\[4\]\" at data_combine_module.v(61)" {  } { { "data_combine_module.v" "" { Text "D:/Computer_Science/Projects/quartus_projects/lcd_test/data_combine_module.v" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1511939134897 "|top|data_combine_module:inst11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom_data_2\[0\] data_combine_module.v(61) " "Inferred latch for \"rom_data_2\[0\]\" at data_combine_module.v(61)" {  } { { "data_combine_module.v" "" { Text "D:/Computer_Science/Projects/quartus_projects/lcd_test/data_combine_module.v" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1511939134897 "|top|data_combine_module:inst11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom_data_2\[1\] data_combine_module.v(61) " "Inferred latch for \"rom_data_2\[1\]\" at data_combine_module.v(61)" {  } { { "data_combine_module.v" "" { Text "D:/Computer_Science/Projects/quartus_projects/lcd_test/data_combine_module.v" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1511939134897 "|top|data_combine_module:inst11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom_data_2\[2\] data_combine_module.v(61) " "Inferred latch for \"rom_data_2\[2\]\" at data_combine_module.v(61)" {  } { { "data_combine_module.v" "" { Text "D:/Computer_Science/Projects/quartus_projects/lcd_test/data_combine_module.v" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1511939134897 "|top|data_combine_module:inst11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom_data_2\[3\] data_combine_module.v(61) " "Inferred latch for \"rom_data_2\[3\]\" at data_combine_module.v(61)" {  } { { "data_combine_module.v" "" { Text "D:/Computer_Science/Projects/quartus_projects/lcd_test/data_combine_module.v" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1511939134897 "|top|data_combine_module:inst11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom_data_2\[4\] data_combine_module.v(61) " "Inferred latch for \"rom_data_2\[4\]\" at data_combine_module.v(61)" {  } { { "data_combine_module.v" "" { Text "D:/Computer_Science/Projects/quartus_projects/lcd_test/data_combine_module.v" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1511939134897 "|top|data_combine_module:inst11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom_data_2\[5\] data_combine_module.v(61) " "Inferred latch for \"rom_data_2\[5\]\" at data_combine_module.v(61)" {  } { { "data_combine_module.v" "" { Text "D:/Computer_Science/Projects/quartus_projects/lcd_test/data_combine_module.v" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1511939134897 "|top|data_combine_module:inst11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom_data_2\[6\] data_combine_module.v(61) " "Inferred latch for \"rom_data_2\[6\]\" at data_combine_module.v(61)" {  } { { "data_combine_module.v" "" { Text "D:/Computer_Science/Projects/quartus_projects/lcd_test/data_combine_module.v" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1511939134897 "|top|data_combine_module:inst11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom_data_2\[7\] data_combine_module.v(61) " "Inferred latch for \"rom_data_2\[7\]\" at data_combine_module.v(61)" {  } { { "data_combine_module.v" "" { Text "D:/Computer_Science/Projects/quartus_projects/lcd_test/data_combine_module.v" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1511939134897 "|top|data_combine_module:inst11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom_data_1\[0\] data_combine_module.v(61) " "Inferred latch for \"rom_data_1\[0\]\" at data_combine_module.v(61)" {  } { { "data_combine_module.v" "" { Text "D:/Computer_Science/Projects/quartus_projects/lcd_test/data_combine_module.v" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1511939134898 "|top|data_combine_module:inst11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom_data_1\[1\] data_combine_module.v(61) " "Inferred latch for \"rom_data_1\[1\]\" at data_combine_module.v(61)" {  } { { "data_combine_module.v" "" { Text "D:/Computer_Science/Projects/quartus_projects/lcd_test/data_combine_module.v" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1511939134898 "|top|data_combine_module:inst11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom_data_1\[2\] data_combine_module.v(61) " "Inferred latch for \"rom_data_1\[2\]\" at data_combine_module.v(61)" {  } { { "data_combine_module.v" "" { Text "D:/Computer_Science/Projects/quartus_projects/lcd_test/data_combine_module.v" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1511939134898 "|top|data_combine_module:inst11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom_data_1\[3\] data_combine_module.v(61) " "Inferred latch for \"rom_data_1\[3\]\" at data_combine_module.v(61)" {  } { { "data_combine_module.v" "" { Text "D:/Computer_Science/Projects/quartus_projects/lcd_test/data_combine_module.v" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1511939134898 "|top|data_combine_module:inst11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom_data_1\[4\] data_combine_module.v(61) " "Inferred latch for \"rom_data_1\[4\]\" at data_combine_module.v(61)" {  } { { "data_combine_module.v" "" { Text "D:/Computer_Science/Projects/quartus_projects/lcd_test/data_combine_module.v" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1511939134898 "|top|data_combine_module:inst11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom_data_1\[5\] data_combine_module.v(61) " "Inferred latch for \"rom_data_1\[5\]\" at data_combine_module.v(61)" {  } { { "data_combine_module.v" "" { Text "D:/Computer_Science/Projects/quartus_projects/lcd_test/data_combine_module.v" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1511939134898 "|top|data_combine_module:inst11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom_data_1\[6\] data_combine_module.v(61) " "Inferred latch for \"rom_data_1\[6\]\" at data_combine_module.v(61)" {  } { { "data_combine_module.v" "" { Text "D:/Computer_Science/Projects/quartus_projects/lcd_test/data_combine_module.v" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1511939134898 "|top|data_combine_module:inst11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom_data_1\[7\] data_combine_module.v(61) " "Inferred latch for \"rom_data_1\[7\]\" at data_combine_module.v(61)" {  } { { "data_combine_module.v" "" { Text "D:/Computer_Science/Projects/quartus_projects/lcd_test/data_combine_module.v" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1511939134898 "|top|data_combine_module:inst11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom_data_0\[0\] data_combine_module.v(61) " "Inferred latch for \"rom_data_0\[0\]\" at data_combine_module.v(61)" {  } { { "data_combine_module.v" "" { Text "D:/Computer_Science/Projects/quartus_projects/lcd_test/data_combine_module.v" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1511939134898 "|top|data_combine_module:inst11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom_data_0\[1\] data_combine_module.v(61) " "Inferred latch for \"rom_data_0\[1\]\" at data_combine_module.v(61)" {  } { { "data_combine_module.v" "" { Text "D:/Computer_Science/Projects/quartus_projects/lcd_test/data_combine_module.v" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1511939134898 "|top|data_combine_module:inst11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom_data_0\[2\] data_combine_module.v(61) " "Inferred latch for \"rom_data_0\[2\]\" at data_combine_module.v(61)" {  } { { "data_combine_module.v" "" { Text "D:/Computer_Science/Projects/quartus_projects/lcd_test/data_combine_module.v" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1511939134898 "|top|data_combine_module:inst11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom_data_0\[3\] data_combine_module.v(61) " "Inferred latch for \"rom_data_0\[3\]\" at data_combine_module.v(61)" {  } { { "data_combine_module.v" "" { Text "D:/Computer_Science/Projects/quartus_projects/lcd_test/data_combine_module.v" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1511939134898 "|top|data_combine_module:inst11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom_data_0\[4\] data_combine_module.v(61) " "Inferred latch for \"rom_data_0\[4\]\" at data_combine_module.v(61)" {  } { { "data_combine_module.v" "" { Text "D:/Computer_Science/Projects/quartus_projects/lcd_test/data_combine_module.v" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1511939134898 "|top|data_combine_module:inst11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom_data_0\[5\] data_combine_module.v(61) " "Inferred latch for \"rom_data_0\[5\]\" at data_combine_module.v(61)" {  } { { "data_combine_module.v" "" { Text "D:/Computer_Science/Projects/quartus_projects/lcd_test/data_combine_module.v" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1511939134898 "|top|data_combine_module:inst11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom_data_0\[6\] data_combine_module.v(61) " "Inferred latch for \"rom_data_0\[6\]\" at data_combine_module.v(61)" {  } { { "data_combine_module.v" "" { Text "D:/Computer_Science/Projects/quartus_projects/lcd_test/data_combine_module.v" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1511939134898 "|top|data_combine_module:inst11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rom_data_0\[7\] data_combine_module.v(61) " "Inferred latch for \"rom_data_0\[7\]\" at data_combine_module.v(61)" {  } { { "data_combine_module.v" "" { Text "D:/Computer_Science/Projects/quartus_projects/lcd_test/data_combine_module.v" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1511939134898 "|top|data_combine_module:inst11"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rom_2 rom_2:inst4 " "Elaborating entity \"rom_2\" for hierarchy \"rom_2:inst4\"" {  } { { "top.bdf" "inst4" { Schematic "D:/Computer_Science/Projects/quartus_projects/lcd_test/top.bdf" { { 432 -120 56 512 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1511939134902 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram rom_2:inst4\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"rom_2:inst4\|altsyncram:altsyncram_component\"" {  } { { "rom_2.v" "altsyncram_component" { Text "D:/Computer_Science/Projects/quartus_projects/lcd_test/rom_2.v" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1511939134937 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "rom_2:inst4\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"rom_2:inst4\|altsyncram:altsyncram_component\"" {  } { { "rom_2.v" "" { Text "D:/Computer_Science/Projects/quartus_projects/lcd_test/rom_2.v" 81 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1511939134939 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "rom_2:inst4\|altsyncram:altsyncram_component " "Instantiated megafunction \"rom_2:inst4\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1511939134939 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1511939134939 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1511939134939 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ../2.mif " "Parameter \"init_file\" = \"../2.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1511939134939 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1511939134939 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1511939134939 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1511939134939 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 20 " "Parameter \"numwords_a\" = \"20\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1511939134939 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1511939134939 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1511939134939 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1511939134939 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1511939134939 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1511939134939 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1511939134939 ""}  } { { "rom_2.v" "" { Text "D:/Computer_Science/Projects/quartus_projects/lcd_test/rom_2.v" 81 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1511939134939 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ke91.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ke91.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ke91 " "Found entity 1: altsyncram_ke91" {  } { { "db/altsyncram_ke91.tdf" "" { Text "D:/Computer_Science/Projects/quartus_projects/lcd_test/db/altsyncram_ke91.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1511939135010 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1511939135010 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_ke91 rom_2:inst4\|altsyncram:altsyncram_component\|altsyncram_ke91:auto_generated " "Elaborating entity \"altsyncram_ke91\" for hierarchy \"rom_2:inst4\|altsyncram:altsyncram_component\|altsyncram_ke91:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/quartus_ii/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1511939135014 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rom_3 rom_3:inst6 " "Elaborating entity \"rom_3\" for hierarchy \"rom_3:inst6\"" {  } { { "top.bdf" "inst6" { Schematic "D:/Computer_Science/Projects/quartus_projects/lcd_test/top.bdf" { { 520 -120 56 600 "inst6" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1511939135021 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram rom_3:inst6\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"rom_3:inst6\|altsyncram:altsyncram_component\"" {  } { { "rom_3.v" "altsyncram_component" { Text "D:/Computer_Science/Projects/quartus_projects/lcd_test/rom_3.v" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1511939135030 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "rom_3:inst6\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"rom_3:inst6\|altsyncram:altsyncram_component\"" {  } { { "rom_3.v" "" { Text "D:/Computer_Science/Projects/quartus_projects/lcd_test/rom_3.v" 81 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1511939135031 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "rom_3:inst6\|altsyncram:altsyncram_component " "Instantiated megafunction \"rom_3:inst6\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1511939135031 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1511939135031 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1511939135031 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file 3.mif " "Parameter \"init_file\" = \"3.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1511939135031 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1511939135031 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1511939135031 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1511939135031 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 20 " "Parameter \"numwords_a\" = \"20\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1511939135031 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1511939135031 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1511939135031 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1511939135031 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1511939135031 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1511939135031 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1511939135031 ""}  } { { "rom_3.v" "" { Text "D:/Computer_Science/Projects/quartus_projects/lcd_test/rom_3.v" 81 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1511939135031 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_aa91.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_aa91.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_aa91 " "Found entity 1: altsyncram_aa91" {  } { { "db/altsyncram_aa91.tdf" "" { Text "D:/Computer_Science/Projects/quartus_projects/lcd_test/db/altsyncram_aa91.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1511939135103 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1511939135103 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_aa91 rom_3:inst6\|altsyncram:altsyncram_component\|altsyncram_aa91:auto_generated " "Elaborating entity \"altsyncram_aa91\" for hierarchy \"rom_3:inst6\|altsyncram:altsyncram_component\|altsyncram_aa91:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/quartus_ii/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1511939135106 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rom_1 rom_1:inst3 " "Elaborating entity \"rom_1\" for hierarchy \"rom_1:inst3\"" {  } { { "top.bdf" "inst3" { Schematic "D:/Computer_Science/Projects/quartus_projects/lcd_test/top.bdf" { { 344 -120 56 424 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1511939135116 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram rom_1:inst3\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"rom_1:inst3\|altsyncram:altsyncram_component\"" {  } { { "rom_1.v" "altsyncram_component" { Text "D:/Computer_Science/Projects/quartus_projects/lcd_test/rom_1.v" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1511939135126 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "rom_1:inst3\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"rom_1:inst3\|altsyncram:altsyncram_component\"" {  } { { "rom_1.v" "" { Text "D:/Computer_Science/Projects/quartus_projects/lcd_test/rom_1.v" 81 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1511939135130 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "rom_1:inst3\|altsyncram:altsyncram_component " "Instantiated megafunction \"rom_1:inst3\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1511939135130 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1511939135130 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1511939135130 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ../1.mif " "Parameter \"init_file\" = \"../1.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1511939135130 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1511939135130 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1511939135130 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1511939135130 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 20 " "Parameter \"numwords_a\" = \"20\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1511939135130 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1511939135130 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1511939135130 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1511939135130 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1511939135130 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1511939135130 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1511939135130 ""}  } { { "rom_1.v" "" { Text "D:/Computer_Science/Projects/quartus_projects/lcd_test/rom_1.v" 81 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1511939135130 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_je91.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_je91.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_je91 " "Found entity 1: altsyncram_je91" {  } { { "db/altsyncram_je91.tdf" "" { Text "D:/Computer_Science/Projects/quartus_projects/lcd_test/db/altsyncram_je91.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1511939135200 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1511939135200 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_je91 rom_1:inst3\|altsyncram:altsyncram_component\|altsyncram_je91:auto_generated " "Elaborating entity \"altsyncram_je91\" for hierarchy \"rom_1:inst3\|altsyncram:altsyncram_component\|altsyncram_je91:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/quartus_ii/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1511939135202 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rom_1:inst3\|altsyncram:altsyncram_component\|altsyncram_je91:auto_generated\|q_a\[0\] " "Synthesized away node \"rom_1:inst3\|altsyncram:altsyncram_component\|altsyncram_je91:auto_generated\|q_a\[0\]\"" {  } { { "db/altsyncram_je91.tdf" "" { Text "D:/Computer_Science/Projects/quartus_projects/lcd_test/db/altsyncram_je91.tdf" 34 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus_ii/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "rom_1.v" "" { Text "D:/Computer_Science/Projects/quartus_projects/lcd_test/rom_1.v" 81 0 0 } } { "top.bdf" "" { Schematic "D:/Computer_Science/Projects/quartus_projects/lcd_test/top.bdf" { { 344 -120 56 424 "inst3" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1511939135312 "|top|rom_1:inst3|altsyncram:altsyncram_component|altsyncram_je91:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rom_1:inst3\|altsyncram:altsyncram_component\|altsyncram_je91:auto_generated\|q_a\[1\] " "Synthesized away node \"rom_1:inst3\|altsyncram:altsyncram_component\|altsyncram_je91:auto_generated\|q_a\[1\]\"" {  } { { "db/altsyncram_je91.tdf" "" { Text "D:/Computer_Science/Projects/quartus_projects/lcd_test/db/altsyncram_je91.tdf" 55 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus_ii/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "rom_1.v" "" { Text "D:/Computer_Science/Projects/quartus_projects/lcd_test/rom_1.v" 81 0 0 } } { "top.bdf" "" { Schematic "D:/Computer_Science/Projects/quartus_projects/lcd_test/top.bdf" { { 344 -120 56 424 "inst3" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1511939135312 "|top|rom_1:inst3|altsyncram:altsyncram_component|altsyncram_je91:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rom_1:inst3\|altsyncram:altsyncram_component\|altsyncram_je91:auto_generated\|q_a\[2\] " "Synthesized away node \"rom_1:inst3\|altsyncram:altsyncram_component\|altsyncram_je91:auto_generated\|q_a\[2\]\"" {  } { { "db/altsyncram_je91.tdf" "" { Text "D:/Computer_Science/Projects/quartus_projects/lcd_test/db/altsyncram_je91.tdf" 76 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus_ii/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "rom_1.v" "" { Text "D:/Computer_Science/Projects/quartus_projects/lcd_test/rom_1.v" 81 0 0 } } { "top.bdf" "" { Schematic "D:/Computer_Science/Projects/quartus_projects/lcd_test/top.bdf" { { 344 -120 56 424 "inst3" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1511939135312 "|top|rom_1:inst3|altsyncram:altsyncram_component|altsyncram_je91:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rom_1:inst3\|altsyncram:altsyncram_component\|altsyncram_je91:auto_generated\|q_a\[3\] " "Synthesized away node \"rom_1:inst3\|altsyncram:altsyncram_component\|altsyncram_je91:auto_generated\|q_a\[3\]\"" {  } { { "db/altsyncram_je91.tdf" "" { Text "D:/Computer_Science/Projects/quartus_projects/lcd_test/db/altsyncram_je91.tdf" 97 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus_ii/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "rom_1.v" "" { Text "D:/Computer_Science/Projects/quartus_projects/lcd_test/rom_1.v" 81 0 0 } } { "top.bdf" "" { Schematic "D:/Computer_Science/Projects/quartus_projects/lcd_test/top.bdf" { { 344 -120 56 424 "inst3" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1511939135312 "|top|rom_1:inst3|altsyncram:altsyncram_component|altsyncram_je91:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rom_1:inst3\|altsyncram:altsyncram_component\|altsyncram_je91:auto_generated\|q_a\[4\] " "Synthesized away node \"rom_1:inst3\|altsyncram:altsyncram_component\|altsyncram_je91:auto_generated\|q_a\[4\]\"" {  } { { "db/altsyncram_je91.tdf" "" { Text "D:/Computer_Science/Projects/quartus_projects/lcd_test/db/altsyncram_je91.tdf" 118 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus_ii/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "rom_1.v" "" { Text "D:/Computer_Science/Projects/quartus_projects/lcd_test/rom_1.v" 81 0 0 } } { "top.bdf" "" { Schematic "D:/Computer_Science/Projects/quartus_projects/lcd_test/top.bdf" { { 344 -120 56 424 "inst3" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1511939135312 "|top|rom_1:inst3|altsyncram:altsyncram_component|altsyncram_je91:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rom_1:inst3\|altsyncram:altsyncram_component\|altsyncram_je91:auto_generated\|q_a\[5\] " "Synthesized away node \"rom_1:inst3\|altsyncram:altsyncram_component\|altsyncram_je91:auto_generated\|q_a\[5\]\"" {  } { { "db/altsyncram_je91.tdf" "" { Text "D:/Computer_Science/Projects/quartus_projects/lcd_test/db/altsyncram_je91.tdf" 139 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus_ii/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "rom_1.v" "" { Text "D:/Computer_Science/Projects/quartus_projects/lcd_test/rom_1.v" 81 0 0 } } { "top.bdf" "" { Schematic "D:/Computer_Science/Projects/quartus_projects/lcd_test/top.bdf" { { 344 -120 56 424 "inst3" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1511939135312 "|top|rom_1:inst3|altsyncram:altsyncram_component|altsyncram_je91:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rom_1:inst3\|altsyncram:altsyncram_component\|altsyncram_je91:auto_generated\|q_a\[6\] " "Synthesized away node \"rom_1:inst3\|altsyncram:altsyncram_component\|altsyncram_je91:auto_generated\|q_a\[6\]\"" {  } { { "db/altsyncram_je91.tdf" "" { Text "D:/Computer_Science/Projects/quartus_projects/lcd_test/db/altsyncram_je91.tdf" 160 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus_ii/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "rom_1.v" "" { Text "D:/Computer_Science/Projects/quartus_projects/lcd_test/rom_1.v" 81 0 0 } } { "top.bdf" "" { Schematic "D:/Computer_Science/Projects/quartus_projects/lcd_test/top.bdf" { { 344 -120 56 424 "inst3" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1511939135312 "|top|rom_1:inst3|altsyncram:altsyncram_component|altsyncram_je91:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "rom_1:inst3\|altsyncram:altsyncram_component\|altsyncram_je91:auto_generated\|q_a\[7\] " "Synthesized away node \"rom_1:inst3\|altsyncram:altsyncram_component\|altsyncram_je91:auto_generated\|q_a\[7\]\"" {  } { { "db/altsyncram_je91.tdf" "" { Text "D:/Computer_Science/Projects/quartus_projects/lcd_test/db/altsyncram_je91.tdf" 181 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus_ii/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "rom_1.v" "" { Text "D:/Computer_Science/Projects/quartus_projects/lcd_test/rom_1.v" 81 0 0 } } { "top.bdf" "" { Schematic "D:/Computer_Science/Projects/quartus_projects/lcd_test/top.bdf" { { 344 -120 56 424 "inst3" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1511939135312 "|top|rom_1:inst3|altsyncram:altsyncram_component|altsyncram_je91:auto_generated|ram_block1a7"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Quartus II" 0 -1 1511939135312 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Quartus II" 0 -1 1511939135312 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_combine_module:inst11\|rom_data_1\[0\] " "Latch data_combine_module:inst11\|rom_data_1\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA lcd_control_module:inst10\|char_ready_1 " "Ports D and ENA on the latch are fed by the same signal lcd_control_module:inst10\|char_ready_1" {  } { { "lcd_control_module.v" "" { Text "D:/Computer_Science/Projects/quartus_projects/lcd_test/lcd_control_module.v" 65 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1511939135821 ""}  } { { "data_combine_module.v" "" { Text "D:/Computer_Science/Projects/quartus_projects/lcd_test/data_combine_module.v" 61 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1511939135821 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_combine_module:inst11\|rom_data_1\[2\] " "Latch data_combine_module:inst11\|rom_data_1\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA lcd_control_module:inst10\|char_ready_1 " "Ports D and ENA on the latch are fed by the same signal lcd_control_module:inst10\|char_ready_1" {  } { { "lcd_control_module.v" "" { Text "D:/Computer_Science/Projects/quartus_projects/lcd_test/lcd_control_module.v" 65 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1511939135821 ""}  } { { "data_combine_module.v" "" { Text "D:/Computer_Science/Projects/quartus_projects/lcd_test/data_combine_module.v" 61 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1511939135821 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_combine_module:inst11\|rom_data_1\[3\] " "Latch data_combine_module:inst11\|rom_data_1\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA lcd_control_module:inst10\|char_ready_1 " "Ports D and ENA on the latch are fed by the same signal lcd_control_module:inst10\|char_ready_1" {  } { { "lcd_control_module.v" "" { Text "D:/Computer_Science/Projects/quartus_projects/lcd_test/lcd_control_module.v" 65 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1511939135821 ""}  } { { "data_combine_module.v" "" { Text "D:/Computer_Science/Projects/quartus_projects/lcd_test/data_combine_module.v" 61 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1511939135821 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_combine_module:inst11\|rom_data_1\[1\] " "Latch data_combine_module:inst11\|rom_data_1\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA lcd_control_module:inst10\|char_ready_1 " "Ports D and ENA on the latch are fed by the same signal lcd_control_module:inst10\|char_ready_1" {  } { { "lcd_control_module.v" "" { Text "D:/Computer_Science/Projects/quartus_projects/lcd_test/lcd_control_module.v" 65 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1511939135821 ""}  } { { "data_combine_module.v" "" { Text "D:/Computer_Science/Projects/quartus_projects/lcd_test/data_combine_module.v" 61 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1511939135821 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_combine_module:inst11\|rom_data_1\[4\] " "Latch data_combine_module:inst11\|rom_data_1\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA lcd_control_module:inst10\|char_ready_1 " "Ports D and ENA on the latch are fed by the same signal lcd_control_module:inst10\|char_ready_1" {  } { { "lcd_control_module.v" "" { Text "D:/Computer_Science/Projects/quartus_projects/lcd_test/lcd_control_module.v" 65 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1511939135821 ""}  } { { "data_combine_module.v" "" { Text "D:/Computer_Science/Projects/quartus_projects/lcd_test/data_combine_module.v" 61 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1511939135821 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_combine_module:inst11\|rom_data_1\[6\] " "Latch data_combine_module:inst11\|rom_data_1\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA lcd_control_module:inst10\|char_ready_1 " "Ports D and ENA on the latch are fed by the same signal lcd_control_module:inst10\|char_ready_1" {  } { { "lcd_control_module.v" "" { Text "D:/Computer_Science/Projects/quartus_projects/lcd_test/lcd_control_module.v" 65 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1511939135821 ""}  } { { "data_combine_module.v" "" { Text "D:/Computer_Science/Projects/quartus_projects/lcd_test/data_combine_module.v" 61 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1511939135821 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_combine_module:inst11\|rom_data_1\[7\] " "Latch data_combine_module:inst11\|rom_data_1\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA lcd_control_module:inst10\|char_ready_1 " "Ports D and ENA on the latch are fed by the same signal lcd_control_module:inst10\|char_ready_1" {  } { { "lcd_control_module.v" "" { Text "D:/Computer_Science/Projects/quartus_projects/lcd_test/lcd_control_module.v" 65 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1511939135821 ""}  } { { "data_combine_module.v" "" { Text "D:/Computer_Science/Projects/quartus_projects/lcd_test/data_combine_module.v" 61 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1511939135821 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_combine_module:inst11\|rom_data_1\[5\] " "Latch data_combine_module:inst11\|rom_data_1\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA lcd_control_module:inst10\|char_ready_1 " "Ports D and ENA on the latch are fed by the same signal lcd_control_module:inst10\|char_ready_1" {  } { { "lcd_control_module.v" "" { Text "D:/Computer_Science/Projects/quartus_projects/lcd_test/lcd_control_module.v" 65 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1511939135822 ""}  } { { "data_combine_module.v" "" { Text "D:/Computer_Science/Projects/quartus_projects/lcd_test/data_combine_module.v" 61 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1511939135822 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_combine_module:inst11\|rom_data_0\[0\] " "Latch data_combine_module:inst11\|rom_data_0\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA lcd_control_module:inst10\|char_ready_0 " "Ports D and ENA on the latch are fed by the same signal lcd_control_module:inst10\|char_ready_0" {  } { { "lcd_control_module.v" "" { Text "D:/Computer_Science/Projects/quartus_projects/lcd_test/lcd_control_module.v" 38 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1511939135822 ""}  } { { "data_combine_module.v" "" { Text "D:/Computer_Science/Projects/quartus_projects/lcd_test/data_combine_module.v" 61 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1511939135822 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_combine_module:inst11\|rom_data_0\[2\] " "Latch data_combine_module:inst11\|rom_data_0\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA lcd_control_module:inst10\|char_ready_0 " "Ports D and ENA on the latch are fed by the same signal lcd_control_module:inst10\|char_ready_0" {  } { { "lcd_control_module.v" "" { Text "D:/Computer_Science/Projects/quartus_projects/lcd_test/lcd_control_module.v" 38 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1511939135822 ""}  } { { "data_combine_module.v" "" { Text "D:/Computer_Science/Projects/quartus_projects/lcd_test/data_combine_module.v" 61 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1511939135822 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_combine_module:inst11\|rom_data_0\[3\] " "Latch data_combine_module:inst11\|rom_data_0\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA lcd_control_module:inst10\|char_ready_0 " "Ports D and ENA on the latch are fed by the same signal lcd_control_module:inst10\|char_ready_0" {  } { { "lcd_control_module.v" "" { Text "D:/Computer_Science/Projects/quartus_projects/lcd_test/lcd_control_module.v" 38 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1511939135822 ""}  } { { "data_combine_module.v" "" { Text "D:/Computer_Science/Projects/quartus_projects/lcd_test/data_combine_module.v" 61 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1511939135822 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_combine_module:inst11\|rom_data_0\[1\] " "Latch data_combine_module:inst11\|rom_data_0\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA lcd_control_module:inst10\|char_ready_0 " "Ports D and ENA on the latch are fed by the same signal lcd_control_module:inst10\|char_ready_0" {  } { { "lcd_control_module.v" "" { Text "D:/Computer_Science/Projects/quartus_projects/lcd_test/lcd_control_module.v" 38 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1511939135822 ""}  } { { "data_combine_module.v" "" { Text "D:/Computer_Science/Projects/quartus_projects/lcd_test/data_combine_module.v" 61 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1511939135822 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_combine_module:inst11\|rom_data_0\[4\] " "Latch data_combine_module:inst11\|rom_data_0\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA lcd_control_module:inst10\|char_ready_0 " "Ports D and ENA on the latch are fed by the same signal lcd_control_module:inst10\|char_ready_0" {  } { { "lcd_control_module.v" "" { Text "D:/Computer_Science/Projects/quartus_projects/lcd_test/lcd_control_module.v" 38 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1511939135822 ""}  } { { "data_combine_module.v" "" { Text "D:/Computer_Science/Projects/quartus_projects/lcd_test/data_combine_module.v" 61 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1511939135822 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_combine_module:inst11\|rom_data_0\[6\] " "Latch data_combine_module:inst11\|rom_data_0\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA lcd_control_module:inst10\|char_ready_0 " "Ports D and ENA on the latch are fed by the same signal lcd_control_module:inst10\|char_ready_0" {  } { { "lcd_control_module.v" "" { Text "D:/Computer_Science/Projects/quartus_projects/lcd_test/lcd_control_module.v" 38 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1511939135822 ""}  } { { "data_combine_module.v" "" { Text "D:/Computer_Science/Projects/quartus_projects/lcd_test/data_combine_module.v" 61 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1511939135822 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_combine_module:inst11\|rom_data_0\[7\] " "Latch data_combine_module:inst11\|rom_data_0\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA lcd_control_module:inst10\|char_ready_0 " "Ports D and ENA on the latch are fed by the same signal lcd_control_module:inst10\|char_ready_0" {  } { { "lcd_control_module.v" "" { Text "D:/Computer_Science/Projects/quartus_projects/lcd_test/lcd_control_module.v" 38 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1511939135822 ""}  } { { "data_combine_module.v" "" { Text "D:/Computer_Science/Projects/quartus_projects/lcd_test/data_combine_module.v" 61 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1511939135822 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_combine_module:inst11\|rom_data_0\[5\] " "Latch data_combine_module:inst11\|rom_data_0\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA lcd_control_module:inst10\|char_ready_0 " "Ports D and ENA on the latch are fed by the same signal lcd_control_module:inst10\|char_ready_0" {  } { { "lcd_control_module.v" "" { Text "D:/Computer_Science/Projects/quartus_projects/lcd_test/lcd_control_module.v" 38 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1511939135822 ""}  } { { "data_combine_module.v" "" { Text "D:/Computer_Science/Projects/quartus_projects/lcd_test/data_combine_module.v" 61 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1511939135822 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_combine_module:inst11\|rom_3_addr\[0\] " "Latch data_combine_module:inst11\|rom_3_addr\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sync_module:inst1\|isReady " "Ports D and ENA on the latch are fed by the same signal sync_module:inst1\|isReady" {  } { { "sync_module.v" "" { Text "D:/Computer_Science/Projects/quartus_projects/lcd_test/sync_module.v" 67 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1511939135823 ""}  } { { "data_combine_module.v" "" { Text "D:/Computer_Science/Projects/quartus_projects/lcd_test/data_combine_module.v" 61 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1511939135823 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_combine_module:inst11\|rom_3_addr\[1\] " "Latch data_combine_module:inst11\|rom_3_addr\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sync_module:inst1\|isReady " "Ports D and ENA on the latch are fed by the same signal sync_module:inst1\|isReady" {  } { { "sync_module.v" "" { Text "D:/Computer_Science/Projects/quartus_projects/lcd_test/sync_module.v" 67 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1511939135823 ""}  } { { "data_combine_module.v" "" { Text "D:/Computer_Science/Projects/quartus_projects/lcd_test/data_combine_module.v" 61 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1511939135823 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_combine_module:inst11\|rom_3_addr\[2\] " "Latch data_combine_module:inst11\|rom_3_addr\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sync_module:inst1\|isReady " "Ports D and ENA on the latch are fed by the same signal sync_module:inst1\|isReady" {  } { { "sync_module.v" "" { Text "D:/Computer_Science/Projects/quartus_projects/lcd_test/sync_module.v" 67 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1511939135823 ""}  } { { "data_combine_module.v" "" { Text "D:/Computer_Science/Projects/quartus_projects/lcd_test/data_combine_module.v" 61 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1511939135823 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_combine_module:inst11\|rom_3_addr\[3\] " "Latch data_combine_module:inst11\|rom_3_addr\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sync_module:inst1\|isReady " "Ports D and ENA on the latch are fed by the same signal sync_module:inst1\|isReady" {  } { { "sync_module.v" "" { Text "D:/Computer_Science/Projects/quartus_projects/lcd_test/sync_module.v" 67 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1511939135823 ""}  } { { "data_combine_module.v" "" { Text "D:/Computer_Science/Projects/quartus_projects/lcd_test/data_combine_module.v" 61 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1511939135823 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_combine_module:inst11\|rom_3_addr\[4\] " "Latch data_combine_module:inst11\|rom_3_addr\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sync_module:inst1\|isReady " "Ports D and ENA on the latch are fed by the same signal sync_module:inst1\|isReady" {  } { { "sync_module.v" "" { Text "D:/Computer_Science/Projects/quartus_projects/lcd_test/sync_module.v" 67 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1511939135823 ""}  } { { "data_combine_module.v" "" { Text "D:/Computer_Science/Projects/quartus_projects/lcd_test/data_combine_module.v" 61 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1511939135823 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_combine_module:inst11\|rom_2_addr\[0\] " "Latch data_combine_module:inst11\|rom_2_addr\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA lcd_control_module:inst10\|char_ready_0 " "Ports D and ENA on the latch are fed by the same signal lcd_control_module:inst10\|char_ready_0" {  } { { "lcd_control_module.v" "" { Text "D:/Computer_Science/Projects/quartus_projects/lcd_test/lcd_control_module.v" 38 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1511939135823 ""}  } { { "data_combine_module.v" "" { Text "D:/Computer_Science/Projects/quartus_projects/lcd_test/data_combine_module.v" 61 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1511939135823 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_combine_module:inst11\|rom_2_addr\[1\] " "Latch data_combine_module:inst11\|rom_2_addr\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA lcd_control_module:inst10\|char_ready_0 " "Ports D and ENA on the latch are fed by the same signal lcd_control_module:inst10\|char_ready_0" {  } { { "lcd_control_module.v" "" { Text "D:/Computer_Science/Projects/quartus_projects/lcd_test/lcd_control_module.v" 38 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1511939135823 ""}  } { { "data_combine_module.v" "" { Text "D:/Computer_Science/Projects/quartus_projects/lcd_test/data_combine_module.v" 61 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1511939135823 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_combine_module:inst11\|rom_2_addr\[2\] " "Latch data_combine_module:inst11\|rom_2_addr\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA lcd_control_module:inst10\|char_ready_0 " "Ports D and ENA on the latch are fed by the same signal lcd_control_module:inst10\|char_ready_0" {  } { { "lcd_control_module.v" "" { Text "D:/Computer_Science/Projects/quartus_projects/lcd_test/lcd_control_module.v" 38 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1511939135823 ""}  } { { "data_combine_module.v" "" { Text "D:/Computer_Science/Projects/quartus_projects/lcd_test/data_combine_module.v" 61 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1511939135823 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_combine_module:inst11\|rom_2_addr\[3\] " "Latch data_combine_module:inst11\|rom_2_addr\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA lcd_control_module:inst10\|char_ready_0 " "Ports D and ENA on the latch are fed by the same signal lcd_control_module:inst10\|char_ready_0" {  } { { "lcd_control_module.v" "" { Text "D:/Computer_Science/Projects/quartus_projects/lcd_test/lcd_control_module.v" 38 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1511939135824 ""}  } { { "data_combine_module.v" "" { Text "D:/Computer_Science/Projects/quartus_projects/lcd_test/data_combine_module.v" 61 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1511939135824 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "data_combine_module:inst11\|rom_2_addr\[4\] " "Latch data_combine_module:inst11\|rom_2_addr\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA lcd_control_module:inst10\|char_ready_0 " "Ports D and ENA on the latch are fed by the same signal lcd_control_module:inst10\|char_ready_0" {  } { { "lcd_control_module.v" "" { Text "D:/Computer_Science/Projects/quartus_projects/lcd_test/lcd_control_module.v" 38 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1511939135824 ""}  } { { "data_combine_module.v" "" { Text "D:/Computer_Science/Projects/quartus_projects/lcd_test/data_combine_module.v" 61 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1511939135824 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "lcd_g\[7\] GND " "Pin \"lcd_g\[7\]\" is stuck at GND" {  } { { "top.bdf" "" { Schematic "D:/Computer_Science/Projects/quartus_projects/lcd_test/top.bdf" { { 376 984 1160 392 "lcd_g\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1511939135969 "|top|lcd_g[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "lcd_g\[6\] GND " "Pin \"lcd_g\[6\]\" is stuck at GND" {  } { { "top.bdf" "" { Schematic "D:/Computer_Science/Projects/quartus_projects/lcd_test/top.bdf" { { 376 984 1160 392 "lcd_g\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1511939135969 "|top|lcd_g[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "lcd_g\[5\] GND " "Pin \"lcd_g\[5\]\" is stuck at GND" {  } { { "top.bdf" "" { Schematic "D:/Computer_Science/Projects/quartus_projects/lcd_test/top.bdf" { { 376 984 1160 392 "lcd_g\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1511939135969 "|top|lcd_g[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "lcd_g\[4\] GND " "Pin \"lcd_g\[4\]\" is stuck at GND" {  } { { "top.bdf" "" { Schematic "D:/Computer_Science/Projects/quartus_projects/lcd_test/top.bdf" { { 376 984 1160 392 "lcd_g\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1511939135969 "|top|lcd_g[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "lcd_g\[3\] GND " "Pin \"lcd_g\[3\]\" is stuck at GND" {  } { { "top.bdf" "" { Schematic "D:/Computer_Science/Projects/quartus_projects/lcd_test/top.bdf" { { 376 984 1160 392 "lcd_g\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1511939135969 "|top|lcd_g[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "lcd_g\[2\] GND " "Pin \"lcd_g\[2\]\" is stuck at GND" {  } { { "top.bdf" "" { Schematic "D:/Computer_Science/Projects/quartus_projects/lcd_test/top.bdf" { { 376 984 1160 392 "lcd_g\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1511939135969 "|top|lcd_g[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "lcd_g\[1\] GND " "Pin \"lcd_g\[1\]\" is stuck at GND" {  } { { "top.bdf" "" { Schematic "D:/Computer_Science/Projects/quartus_projects/lcd_test/top.bdf" { { 376 984 1160 392 "lcd_g\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1511939135969 "|top|lcd_g[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "lcd_g\[0\] GND " "Pin \"lcd_g\[0\]\" is stuck at GND" {  } { { "top.bdf" "" { Schematic "D:/Computer_Science/Projects/quartus_projects/lcd_test/top.bdf" { { 376 984 1160 392 "lcd_g\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1511939135969 "|top|lcd_g[0]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1511939135969 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1511939136081 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1511939136573 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1511939136573 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "272 " "Implemented 272 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1511939136654 ""} { "Info" "ICUT_CUT_TM_OPINS" "28 " "Implemented 28 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1511939136654 ""} { "Info" "ICUT_CUT_TM_LCELLS" "225 " "Implemented 225 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1511939136654 ""} { "Info" "ICUT_CUT_TM_RAMS" "16 " "Implemented 16 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1511939136654 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Quartus II" 0 -1 1511939136654 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1511939136654 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 87 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 87 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "528 " "Peak virtual memory: 528 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1511939136750 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Nov 29 15:05:36 2017 " "Processing ended: Wed Nov 29 15:05:36 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1511939136750 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1511939136750 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1511939136750 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1511939136750 ""}
