#-----------------------------------------------------------
# Vivado v2023.2.2 (64-bit)
# SW Build 4126759 on Thu Feb  8 23:53:51 MST 2024
# IP Build 4126054 on Fri Feb  9 11:39:09 MST 2024
# SharedData Build 4115275 on Tue Jan 30 00:40:57 MST 2024
# Start of session at: Sun Aug 25 00:10:59 2024
# Process ID: 15872
# Current directory: C:/Users/Asus/Desktop/VHDL SOC HBH/SOC codes/new/pic16hardware/pic16hardware.srcs/utils_1/imports/synth_1
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent6420 C:\Users\Asus\Desktop\VHDL SOC HBH\SOC codes\new\pic16hardware\pic16hardware.srcs\utils_1\imports\synth_1\zedpi_sys_wrapper.dcp
# Log file: C:/Users/Asus/Desktop/VHDL SOC HBH/SOC codes/new/pic16hardware/pic16hardware.srcs/utils_1/imports/synth_1/vivado.log
# Journal file: C:/Users/Asus/Desktop/VHDL SOC HBH/SOC codes/new/pic16hardware/pic16hardware.srcs/utils_1/imports/synth_1\vivado.jou
# Running On: LAPTOP-2OH9G0NB, OS: Windows, CPU Frequency: 2296 MHz, CPU Physical cores: 8, Host memory: 16844 MB
#-----------------------------------------------------------
start_gui
open_checkpoint {C:/Users/Asus/Desktop/VHDL SOC HBH/SOC codes/new/pic16hardware/pic16hardware.srcs/utils_1/imports/synth_1/zedpi_sys_wrapper.dcp}
Command: open_checkpoint {C:/Users/Asus/Desktop/VHDL SOC HBH/SOC codes/new/pic16hardware/pic16hardware.srcs/utils_1/imports/synth_1/zedpi_sys_wrapper.dcp}

Starting open_checkpoint Task

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.101 . Memory (MB): peak = 1203.762 ; gain = 0.000
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.0 available at E:/VIVADO/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.0/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.1 available at E:/VIVADO/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.1/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.0 available at E:/VIVADO/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.0/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.1 available at E:/VIVADO/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.1/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.0 available at E:/VIVADO/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.1 available at E:/VIVADO/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.1/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at E:/VIVADO/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at E:/VIVADO/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at E:/VIVADO/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/2.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at E:/VIVADO/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
INFO: [Common 17-344] 'open_checkpoint' was cancelled
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'E:/VIVADO/Vivado/2023.2/data/ip'.
close_project
open_project {C:/Users/Asus/Desktop/VHDL SOC HBH/SOC codes/pic16hardware/pic16hardware.xpr}
INFO: [Project 1-313] Project file moved from 'C:/mueller/SOCL3/pic16hardware' since last save.
WARNING: [filemgmt 56-2] Board Part Repository Path: Could not find the directory 'C:/Users/Asus/Desktop/Users/dmplab/AppData/Roaming/Xilinx/Vivado/2022.1/xhub/board_store/xilinx_board_store', nor could it be found using path 'C:/Users/dmplab/AppData/Roaming/Xilinx/Vivado/2022.1/xhub/board_store/xilinx_board_store'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Asus/Desktop/VHDL SOC HBH/SOC codes/pic16hardware/ip_repo/pictrlip_1.0'.
WARNING: [IP_Flow 19-2207] Repository 'c:/Users/Asus/Desktop/VHDL SOC HBH/SOC codes/pic16hardware/ip_repo/pictrlip_1.0' already exists; ignoring attempt to add it again.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Asus/Desktop/VHDL SOC HBH/SOC codes/pic16hardware/ip_repo/pictrlip_1.0'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'E:/VIVADO/Vivado/2023.2/data/ip'.
WARNING: [BD 41-1661] One or more IPs have been locked in the design 'zedpi_sys.bd'. Please run report_ip_status for more details and recommendations on how to fix this issue.
List of locked IPs:
zedpi_sys_auto_pc_0
zedpi_sys_processing_system7_0_0
zedpi_sys_ps7_0_axi_periph_0
zedpi_sys_rst_ps7_0_100M_0

INFO: [Project 1-230] Project 'pic16hardware.xpr' upgraded for this version of Vivado.
open_project: Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 1629.145 ; gain = 63.270
open_bd_design {C:/Users/Asus/Desktop/VHDL SOC HBH/SOC codes/pic16hardware/pic16hardware.srcs/sources_1/bd/zedpi_sys/zedpi_sys.bd}
Reading block design file <C:/Users/Asus/Desktop/VHDL SOC HBH/SOC codes/pic16hardware/pic16hardware.srcs/sources_1/bd/zedpi_sys/zedpi_sys.bd>...
Adding component instance block -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
Adding component instance block -- xilinx.com:user:pictrlip:1.0 - pictrlip_0
Adding component instance block -- xilinx.com:ip:axi_interconnect:2.1 - ps7_0_axi_periph
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - rst_ps7_0_100M
Successfully read diagram <zedpi_sys> from block design file <C:/Users/Asus/Desktop/VHDL SOC HBH/SOC codes/pic16hardware/pic16hardware.srcs/sources_1/bd/zedpi_sys/zedpi_sys.bd>
open_bd_design: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1643.258 ; gain = 7.652
update_compile_order -fileset sources_1
report_ip_status -name ip_status 
upgrade_ip [get_ips  {zedpi_sys_ps7_0_axi_periph_0 zedpi_sys_processing_system7_0_0 zedpi_sys_rst_ps7_0_100M_0}] -log ip_upgrade.log
Upgrading 'C:/Users/Asus/Desktop/VHDL SOC HBH/SOC codes/pic16hardware/pic16hardware.srcs/sources_1/bd/zedpi_sys/zedpi_sys.bd'
WARNING: [PS7-6] The applied preset does not match with  board preset. You may not get expected settings for  board. The ZedBoard preset is designed for ZedBoard board.
INFO: [IP_Flow 19-3420] Updated zedpi_sys_processing_system7_0_0 to use current project options
INFO: [IP_Flow 19-3422] Upgraded zedpi_sys_ps7_0_axi_periph_0 (AXI Interconnect 2.1) from revision 27 to revision 31
INFO: [IP_Flow 19-3422] Upgraded zedpi_sys_rst_ps7_0_100M_0 (Processor System Reset 5.0) from revision 13 to revision 14
Wrote  : <C:\Users\Asus\Desktop\VHDL SOC HBH\SOC codes\pic16hardware\pic16hardware.srcs\sources_1\bd\zedpi_sys\zedpi_sys.bd> 
Wrote  : <C:/Users/Asus/Desktop/VHDL SOC HBH/SOC codes/pic16hardware/pic16hardware.srcs/sources_1/bd/zedpi_sys/ui/bd_75a3d200.ui> 
INFO: [Coretcl 2-1525] Wrote upgrade log to 'C:/Users/Asus/Desktop/VHDL SOC HBH/SOC codes/pic16hardware/ip_upgrade.log'.
upgrade_ip: Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 1726.527 ; gain = 70.574
export_ip_user_files -of_objects [get_ips {zedpi_sys_ps7_0_axi_periph_0 zedpi_sys_processing_system7_0_0 zedpi_sys_rst_ps7_0_100M_0}] -no_script -sync -force -quiet
generate_target all [get_files  {{C:/Users/Asus/Desktop/VHDL SOC HBH/SOC codes/pic16hardware/pic16hardware.srcs/sources_1/bd/zedpi_sys/zedpi_sys.bd}}]
Wrote  : <C:\Users\Asus\Desktop\VHDL SOC HBH\SOC codes\pic16hardware\pic16hardware.srcs\sources_1\bd\zedpi_sys\zedpi_sys.bd> 
VHDL Output written to : c:/Users/Asus/Desktop/VHDL SOC HBH/SOC codes/pic16hardware/pic16hardware.gen/sources_1/bd/zedpi_sys/synth/zedpi_sys.vhd
VHDL Output written to : c:/Users/Asus/Desktop/VHDL SOC HBH/SOC codes/pic16hardware/pic16hardware.gen/sources_1/bd/zedpi_sys/sim/zedpi_sys.vhd
VHDL Output written to : c:/Users/Asus/Desktop/VHDL SOC HBH/SOC codes/pic16hardware/pic16hardware.gen/sources_1/bd/zedpi_sys/hdl/zedpi_sys_wrapper.vhd
INFO: [Common 17-365] Interrupt caught but 'generate_target' cannot be canceled. Please wait for command to finish.
INFO: [IP_Flow 19-3499] Reset cancelled 'Synthesis' target for IP 'processing_system7_0'.
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block pictrlip_0 .
INFO: [BD 41-1171] User-interrupt detected : Generation halted successfully for IP Integrator design C:/Users/Asus/Desktop/VHDL SOC HBH/SOC codes/pic16hardware/pic16hardware.srcs/sources_1/bd/zedpi_sys/zedpi_sys.bd
INFO: [Common 17-681] Processing pending cancel.
catch { config_ip_cache -export [get_ips -all zedpi_sys_pictrlip_0_0] }
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: zedpi_sys_pictrlip_0_0
catch { config_ip_cache -export [get_ips -all zedpi_sys_rst_ps7_0_100M_0] }
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: zedpi_sys_rst_ps7_0_100M_0
catch { config_ip_cache -export [get_ips -all zedpi_sys_auto_pc_0] }
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: zedpi_sys_auto_pc_0
export_ip_user_files -of_objects [get_files {{C:/Users/Asus/Desktop/VHDL SOC HBH/SOC codes/pic16hardware/pic16hardware.srcs/sources_1/bd/zedpi_sys/zedpi_sys.bd}}] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] {{C:/Users/Asus/Desktop/VHDL SOC HBH/SOC codes/pic16hardware/pic16hardware.srcs/sources_1/bd/zedpi_sys/zedpi_sys.bd}}]
launch_runs zedpi_sys_auto_pc_0_synth_1 zedpi_sys_pictrlip_0_0_synth_1 zedpi_sys_processing_system7_0_0_synth_1 zedpi_sys_rst_ps7_0_100M_0_synth_1 -jobs 4
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/Asus/Desktop/VHDL SOC HBH/SOC codes/pic16hardware/pic16hardware.gen/sources_1/bd/zedpi_sys/ip/zedpi_sys_auto_pc_0/zedpi_sys_auto_pc_0_ooc.xdc'
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: zedpi_sys_auto_pc_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: zedpi_sys_pictrlip_0_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: zedpi_sys_rst_ps7_0_100M_0
[Sun Aug 25 00:13:57 2024] Launched zedpi_sys_auto_pc_0_synth_1, zedpi_sys_pictrlip_0_0_synth_1, zedpi_sys_processing_system7_0_0_synth_1, zedpi_sys_rst_ps7_0_100M_0_synth_1...
Run output will be captured here:
zedpi_sys_auto_pc_0_synth_1: C:/Users/Asus/Desktop/VHDL SOC HBH/SOC codes/pic16hardware/pic16hardware.runs/zedpi_sys_auto_pc_0_synth_1/runme.log
zedpi_sys_pictrlip_0_0_synth_1: C:/Users/Asus/Desktop/VHDL SOC HBH/SOC codes/pic16hardware/pic16hardware.runs/zedpi_sys_pictrlip_0_0_synth_1/runme.log
zedpi_sys_processing_system7_0_0_synth_1: C:/Users/Asus/Desktop/VHDL SOC HBH/SOC codes/pic16hardware/pic16hardware.runs/zedpi_sys_processing_system7_0_0_synth_1/runme.log
zedpi_sys_rst_ps7_0_100M_0_synth_1: C:/Users/Asus/Desktop/VHDL SOC HBH/SOC codes/pic16hardware/pic16hardware.runs/zedpi_sys_rst_ps7_0_100M_0_synth_1/runme.log
export_simulation -of_objects [get_files {{C:/Users/Asus/Desktop/VHDL SOC HBH/SOC codes/pic16hardware/pic16hardware.srcs/sources_1/bd/zedpi_sys/zedpi_sys.bd}}] -directory {C:/Users/Asus/Desktop/VHDL SOC HBH/SOC codes/pic16hardware/pic16hardware.ip_user_files/sim_scripts} -ip_user_files_dir {C:/Users/Asus/Desktop/VHDL SOC HBH/SOC codes/pic16hardware/pic16hardware.ip_user_files} -ipstatic_source_dir {C:/Users/Asus/Desktop/VHDL SOC HBH/SOC codes/pic16hardware/pic16hardware.ip_user_files/ipstatic} -lib_map_path [list {modelsim=C:/Users/Asus/Desktop/VHDL SOC HBH/SOC codes/pic16hardware/pic16hardware.cache/compile_simlib/modelsim} {questa=C:/Users/Asus/Desktop/VHDL SOC HBH/SOC codes/pic16hardware/pic16hardware.cache/compile_simlib/questa} {riviera=C:/Users/Asus/Desktop/VHDL SOC HBH/SOC codes/pic16hardware/pic16hardware.cache/compile_simlib/riviera} {activehdl=C:/Users/Asus/Desktop/VHDL SOC HBH/SOC codes/pic16hardware/pic16hardware.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
report_ip_status -name ip_status 
close_bd_design [get_bd_designs zedpi_sys]
Wrote  : <C:/Users/Asus/Desktop/VHDL SOC HBH/SOC codes/pic16hardware/pic16hardware.srcs/sources_1/bd/zedpi_sys/ui/bd_75a3d200.ui> 
open_bd_design {C:/Users/Asus/Desktop/VHDL SOC HBH/SOC codes/pic16hardware/pic16hardware.srcs/sources_1/bd/zedpi_sys/zedpi_sys.bd}
Reading block design file <C:/Users/Asus/Desktop/VHDL SOC HBH/SOC codes/pic16hardware/pic16hardware.srcs/sources_1/bd/zedpi_sys/zedpi_sys.bd>...
Adding component instance block -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
Adding component instance block -- xilinx.com:user:pictrlip:1.0 - pictrlip_0
Adding component instance block -- xilinx.com:ip:axi_interconnect:2.1 - ps7_0_axi_periph
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - rst_ps7_0_100M
Successfully read diagram <zedpi_sys> from block design file <C:/Users/Asus/Desktop/VHDL SOC HBH/SOC codes/pic16hardware/pic16hardware.srcs/sources_1/bd/zedpi_sys/zedpi_sys.bd>
ipx::edit_ip_in_project -upgrade true -name pictrlip_v1_0_project -directory {C:/Users/Asus/Desktop/VHDL\ SOC\ HBH/SOC\ codes/pic16hardware/pic16hardware.tmp/pictrlip_v1_0_project} {c:/Users/Asus/Desktop/VHDL SOC HBH/SOC codes/pic16hardware/ip_repo/pictrlip_1.0/component.xml}
INFO: [ProjectBase 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'c:/users/asus/desktop/vhdl soc hbh/soc codes/pic16hardware/pic16hardware.tmp/pictrlip_v1_0_project'
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'E:/VIVADO/Vivado/2023.2/data/ip'.
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.0 available at E:/VIVADO/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.0/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.1 available at E:/VIVADO/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.1/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.0 available at E:/VIVADO/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.0/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.1 available at E:/VIVADO/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.1/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.0 available at E:/VIVADO/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.1 available at E:/VIVADO/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.1/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at E:/VIVADO/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at E:/VIVADO/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at E:/VIVADO/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/2.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at E:/VIVADO/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Asus/Desktop/VHDL SOC HBH/SOC codes/pic16hardware/ip_repo/pictrlip_1.0'.
WARNING: [IP_Flow 19-2207] Repository 'c:/Users/Asus/Desktop/VHDL SOC HBH/SOC codes/pic16hardware/ip_repo/pictrlip_1.0' already exists; ignoring attempt to add it again.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Asus/Desktop/VHDL SOC HBH/SOC codes/pic16hardware/ip_repo/pictrlip_1.0'.
INFO: [IP_Flow 19-795] Syncing license key meta-data
update_compile_order -fileset sources_1
close_project
open_project {C:/Users/Asus/Desktop/VHDL SOC HBH/SOC codes/new/pictrlzync/pictrlzync.xpr}
INFO: [Project 1-313] Project file moved from 'C:/mueller/SOCL3/pictrlzync' since last save.
WARNING: [filemgmt 56-2] Board Part Repository Path: Could not find the directory 'C:/Users/Asus/Desktop/VHDL SOC HBH/Users/dmplab/AppData/Roaming/Xilinx/Vivado/2022.1/xhub/board_store/xilinx_board_store', nor could it be found using path 'C:/Users/dmplab/AppData/Roaming/Xilinx/Vivado/2022.1/xhub/board_store/xilinx_board_store'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'E:/VIVADO/Vivado/2023.2/data/ip'.
WARNING: [BD 41-1661] One or more IPs have been locked in the design 'zedb_sys.bd'. Please run report_ip_status for more details and recommendations on how to fix this issue.
List of locked IPs:
zedb_sys_processing_system7_0_0

INFO: [Project 1-230] Project 'pictrlzync.xpr' upgraded for this version of Vivado.
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.0 available at E:/VIVADO/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.0/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.1 available at E:/VIVADO/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.1/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.0 available at E:/VIVADO/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.0/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.1 available at E:/VIVADO/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.1/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.0 available at E:/VIVADO/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.1 available at E:/VIVADO/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.1/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at E:/VIVADO/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at E:/VIVADO/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at E:/VIVADO/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/2.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at E:/VIVADO/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
update_compile_order -fileset sources_1
current_project pic16hardware
close_project
open_bd_design {C:/Users/Asus/Desktop/VHDL SOC HBH/SOC codes/new/pictrlzync/pictrlzync.srcs/sources_1/bd/zedb_sys/zedb_sys.bd}
Reading block design file <C:/Users/Asus/Desktop/VHDL SOC HBH/SOC codes/new/pictrlzync/pictrlzync.srcs/sources_1/bd/zedb_sys/zedb_sys.bd>...
Adding component instance block -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
Successfully read diagram <zedb_sys> from block design file <C:/Users/Asus/Desktop/VHDL SOC HBH/SOC codes/new/pictrlzync/pictrlzync.srcs/sources_1/bd/zedb_sys/zedb_sys.bd>
close_project
open_project {C:/Users/Asus/Desktop/VHDL SOC HBH/SOC codes/pictrlzync/pictrlzync.xpr}
INFO: [Project 1-313] Project file moved from 'C:/mueller/SOCL3/pictrlzync' since last save.
WARNING: [filemgmt 56-2] Board Part Repository Path: Could not find the directory 'C:/Users/Asus/Desktop/Users/dmplab/AppData/Roaming/Xilinx/Vivado/2022.1/xhub/board_store/xilinx_board_store', nor could it be found using path 'C:/Users/dmplab/AppData/Roaming/Xilinx/Vivado/2022.1/xhub/board_store/xilinx_board_store'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'E:/VIVADO/Vivado/2023.2/data/ip'.
WARNING: [BD 41-1661] One or more IPs have been locked in the design 'zedb_sys.bd'. Please run report_ip_status for more details and recommendations on how to fix this issue.
List of locked IPs:
zedb_sys_processing_system7_0_0

INFO: [Project 1-230] Project 'pictrlzync.xpr' upgraded for this version of Vivado.
open_bd_design {C:/Users/Asus/Desktop/VHDL SOC HBH/SOC codes/pictrlzync/pictrlzync.srcs/sources_1/bd/zedb_sys/zedb_sys.bd}
Reading block design file <C:/Users/Asus/Desktop/VHDL SOC HBH/SOC codes/pictrlzync/pictrlzync.srcs/sources_1/bd/zedb_sys/zedb_sys.bd>...
Adding component instance block -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
Successfully read diagram <zedb_sys> from block design file <C:/Users/Asus/Desktop/VHDL SOC HBH/SOC codes/pictrlzync/pictrlzync.srcs/sources_1/bd/zedb_sys/zedb_sys.bd>
update_compile_order -fileset sources_1
report_ip_status -name ip_status 
upgrade_ip -vlnv xilinx.com:ip:processing_system7:5.5 [get_ips  zedb_sys_processing_system7_0_0] -log ip_upgrade.log
Upgrading 'C:/Users/Asus/Desktop/VHDL SOC HBH/SOC codes/pictrlzync/pictrlzync.srcs/sources_1/bd/zedb_sys/zedb_sys.bd'
WARNING: [PS7-6] The applied preset does not match with  board preset. You may not get expected settings for  board. The ZedBoard preset is designed for ZedBoard board.
INFO: [IP_Flow 19-3420] Updated zedb_sys_processing_system7_0_0 to use current project options
Wrote  : <C:\Users\Asus\Desktop\VHDL SOC HBH\SOC codes\pictrlzync\pictrlzync.srcs\sources_1\bd\zedb_sys\zedb_sys.bd> 
Wrote  : <C:/Users/Asus/Desktop/VHDL SOC HBH/SOC codes/pictrlzync/pictrlzync.srcs/sources_1/bd/zedb_sys/ui/bd_7008b537.ui> 
INFO: [Coretcl 2-1525] Wrote upgrade log to 'C:/Users/Asus/Desktop/VHDL SOC HBH/SOC codes/pictrlzync/ip_upgrade.log'.
export_ip_user_files -of_objects [get_ips zedb_sys_processing_system7_0_0] -no_script -sync -force -quiet
report_ip_status -name ip_status 
exit
INFO: [Common 17-206] Exiting Vivado at Sun Aug 25 00:26:49 2024...
