0.6
2017.4
Dec 15 2017
21:07:18
D:/Vivado_projects/c4_led_chaser/c4_led_chaser.sim/sim_1/behav/xsim/glbl.v,1513215259,verilog,,,,glbl,,xil_defaultlib,,,,,,
D:/Vivado_projects/c4_led_chaser/c4_led_chaser.srcs/sources_1/new/led_chaser.sv,1764542088,systemVerilog,,D:/Vivado_projects/c4_led_chaser/c4_led_chaser.srcs/sources_1/new/universal_shift_reg.sv,,led_chaser,,xil_defaultlib,C:/Xilinx/Vivado/2017.4/data/xilinx_vip/include,,,,,
D:/Vivado_projects/c4_led_chaser/c4_led_chaser.srcs/sources_1/new/testbench.sv,1764542133,systemVerilog,,,,testbench,,xil_defaultlib,C:/Xilinx/Vivado/2017.4/data/xilinx_vip/include,,,,,
D:/Vivado_projects/c4_led_chaser/c4_led_chaser.srcs/sources_1/new/universal_shift_reg.sv,1764541858,systemVerilog,,D:/Vivado_projects/c4_led_chaser/c4_led_chaser.srcs/sources_1/new/testbench.sv,,universal_shift_reg,,xil_defaultlib,C:/Xilinx/Vivado/2017.4/data/xilinx_vip/include,,,,,
