class master_monitor extends uvm_monitor;
  
  `uvm_component_utils(master_monitor)
  
  virtual interf vintf;
  fifo_transaction fifo_trans;
  uvm_analysis_port #(fifo_transaction) ip;

  
  function new(string name, uvm_component parent);
    super.new(name,parent);
    fifo_trans = new();
    ip = new("ip", this);
    `uvm_info("master monitor", $sformatf("Monitor: Input"), UVM_HIGH)
  endfunction
  
 function void build_phase(uvm_phase phase);
    super.build_phase(phase);
    if(!uvm_config_db#(virtual interf)::get(this,"","vintf",vintf)) begin
      `uvm_error("","uvm_get_config interface failed\n");
    end
  endfunction
   
  virtual task run_phase(uvm_phase phase);
     super.run_phase(phase);
     begin
         `uvm_info("master monitor", $sformatf("Monitor: Input"), UVM_HIGH)
       forever begin
         fifo_trans=fifo_transaction::type_id::create("fifo_trans");
         @(posedge vintf.clk);
         if(vintf.wr_en)
           begin
               fifo_trans.din = vintf.din;
               ip.write(fifo_trans);
               `uvm_info("master monitor", $sformatf("Monitor: Input = %0d\n", vintf.din), UVM_HIGH)
           end
     	end
     end
  endtask
endclass
       
       
       
