<!DOCTYPE html>
<html><head><title>joekychen/linux » arch › arm › mach-shmobile › setup-sh7372.c

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../../index.html"></a><h1>setup-sh7372.c</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cm">/*</span>
<span class="cm"> * sh7372 processor support</span>
<span class="cm"> *</span>
<span class="cm"> * Copyright (C) 2010  Magnus Damm</span>
<span class="cm"> * Copyright (C) 2008  Yoshihiro Shimoda</span>
<span class="cm"> *</span>
<span class="cm"> * This program is free software; you can redistribute it and/or modify</span>
<span class="cm"> * it under the terms of the GNU General Public License as published by</span>
<span class="cm"> * the Free Software Foundation; version 2 of the License.</span>
<span class="cm"> *</span>
<span class="cm"> * This program is distributed in the hope that it will be useful,</span>
<span class="cm"> * but WITHOUT ANY WARRANTY; without even the implied warranty of</span>
<span class="cm"> * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the</span>
<span class="cm"> * GNU General Public License for more details.</span>
<span class="cm"> *</span>
<span class="cm"> * You should have received a copy of the GNU General Public License</span>
<span class="cm"> * along with this program; if not, write to the Free Software</span>
<span class="cm"> * Foundation, Inc., 51 Franklin St, Fifth Floor, Boston, MA  02110-1301  USA</span>
<span class="cm"> */</span>
<span class="cp">#include &lt;linux/kernel.h&gt;</span>
<span class="cp">#include &lt;linux/init.h&gt;</span>
<span class="cp">#include &lt;linux/interrupt.h&gt;</span>
<span class="cp">#include &lt;linux/irq.h&gt;</span>
<span class="cp">#include &lt;linux/platform_device.h&gt;</span>
<span class="cp">#include &lt;linux/of_platform.h&gt;</span>
<span class="cp">#include &lt;linux/uio_driver.h&gt;</span>
<span class="cp">#include &lt;linux/delay.h&gt;</span>
<span class="cp">#include &lt;linux/input.h&gt;</span>
<span class="cp">#include &lt;linux/io.h&gt;</span>
<span class="cp">#include &lt;linux/serial_sci.h&gt;</span>
<span class="cp">#include &lt;linux/sh_dma.h&gt;</span>
<span class="cp">#include &lt;linux/sh_intc.h&gt;</span>
<span class="cp">#include &lt;linux/sh_timer.h&gt;</span>
<span class="cp">#include &lt;linux/pm_domain.h&gt;</span>
<span class="cp">#include &lt;linux/dma-mapping.h&gt;</span>
<span class="cp">#include &lt;mach/hardware.h&gt;</span>
<span class="cp">#include &lt;mach/irqs.h&gt;</span>
<span class="cp">#include &lt;mach/sh7372.h&gt;</span>
<span class="cp">#include &lt;mach/common.h&gt;</span>
<span class="cp">#include &lt;asm/mach/map.h&gt;</span>
<span class="cp">#include &lt;asm/mach-types.h&gt;</span>
<span class="cp">#include &lt;asm/mach/arch.h&gt;</span>
<span class="cp">#include &lt;asm/mach/time.h&gt;</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">map_desc</span> <span class="n">sh7372_io_desc</span><span class="p">[]</span> <span class="n">__initdata</span> <span class="o">=</span> <span class="p">{</span>
	<span class="cm">/* create a 1:1 entity map for 0xe6xxxxxx</span>
<span class="cm">	 * used by CPGA, INTC and PFC.</span>
<span class="cm">	 */</span>
	<span class="p">{</span>
		<span class="p">.</span><span class="k">virtual</span>	<span class="o">=</span> <span class="mh">0xe6000000</span><span class="p">,</span>
		<span class="p">.</span><span class="n">pfn</span>		<span class="o">=</span> <span class="n">__phys_to_pfn</span><span class="p">(</span><span class="mh">0xe6000000</span><span class="p">),</span>
		<span class="p">.</span><span class="n">length</span>		<span class="o">=</span> <span class="mi">256</span> <span class="o">&lt;&lt;</span> <span class="mi">20</span><span class="p">,</span>
		<span class="p">.</span><span class="n">type</span>		<span class="o">=</span> <span class="n">MT_DEVICE_NONSHARED</span>
	<span class="p">},</span>
<span class="p">};</span>

<span class="kt">void</span> <span class="n">__init</span> <span class="nf">sh7372_map_io</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">iotable_init</span><span class="p">(</span><span class="n">sh7372_io_desc</span><span class="p">,</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">sh7372_io_desc</span><span class="p">));</span>

	<span class="cm">/*</span>
<span class="cm">	 * DMA memory at 0xff200000 - 0xffdfffff. The default 2MB size isn&#39;t</span>
<span class="cm">	 * enough to allocate the frame buffer memory.</span>
<span class="cm">	 */</span>
	<span class="n">init_consistent_dma_size</span><span class="p">(</span><span class="mi">12</span> <span class="o">&lt;&lt;</span> <span class="mi">20</span><span class="p">);</span>
<span class="p">}</span>

<span class="cm">/* SCIFA0 */</span>
<span class="k">static</span> <span class="k">struct</span> <span class="n">plat_sci_port</span> <span class="n">scif0_platform_data</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">mapbase</span>	<span class="o">=</span> <span class="mh">0xe6c40000</span><span class="p">,</span>
	<span class="p">.</span><span class="n">flags</span>		<span class="o">=</span> <span class="n">UPF_BOOT_AUTOCONF</span><span class="p">,</span>
	<span class="p">.</span><span class="n">scscr</span>		<span class="o">=</span> <span class="n">SCSCR_RE</span> <span class="o">|</span> <span class="n">SCSCR_TE</span><span class="p">,</span>
	<span class="p">.</span><span class="n">scbrr_algo_id</span>	<span class="o">=</span> <span class="n">SCBRR_ALGO_4</span><span class="p">,</span>
	<span class="p">.</span><span class="n">type</span>		<span class="o">=</span> <span class="n">PORT_SCIFA</span><span class="p">,</span>
	<span class="p">.</span><span class="n">irqs</span>		<span class="o">=</span> <span class="p">{</span> <span class="n">evt2irq</span><span class="p">(</span><span class="mh">0x0c00</span><span class="p">),</span> <span class="n">evt2irq</span><span class="p">(</span><span class="mh">0x0c00</span><span class="p">),</span>
			    <span class="n">evt2irq</span><span class="p">(</span><span class="mh">0x0c00</span><span class="p">),</span> <span class="n">evt2irq</span><span class="p">(</span><span class="mh">0x0c00</span><span class="p">)</span> <span class="p">},</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">platform_device</span> <span class="n">scif0_device</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;sh-sci&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">id</span>		<span class="o">=</span> <span class="mi">0</span><span class="p">,</span>
	<span class="p">.</span><span class="n">dev</span>		<span class="o">=</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">platform_data</span>	<span class="o">=</span> <span class="o">&amp;</span><span class="n">scif0_platform_data</span><span class="p">,</span>
	<span class="p">},</span>
<span class="p">};</span>

<span class="cm">/* SCIFA1 */</span>
<span class="k">static</span> <span class="k">struct</span> <span class="n">plat_sci_port</span> <span class="n">scif1_platform_data</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">mapbase</span>	<span class="o">=</span> <span class="mh">0xe6c50000</span><span class="p">,</span>
	<span class="p">.</span><span class="n">flags</span>		<span class="o">=</span> <span class="n">UPF_BOOT_AUTOCONF</span><span class="p">,</span>
	<span class="p">.</span><span class="n">scscr</span>		<span class="o">=</span> <span class="n">SCSCR_RE</span> <span class="o">|</span> <span class="n">SCSCR_TE</span><span class="p">,</span>
	<span class="p">.</span><span class="n">scbrr_algo_id</span>	<span class="o">=</span> <span class="n">SCBRR_ALGO_4</span><span class="p">,</span>
	<span class="p">.</span><span class="n">type</span>		<span class="o">=</span> <span class="n">PORT_SCIFA</span><span class="p">,</span>
	<span class="p">.</span><span class="n">irqs</span>		<span class="o">=</span> <span class="p">{</span> <span class="n">evt2irq</span><span class="p">(</span><span class="mh">0x0c20</span><span class="p">),</span> <span class="n">evt2irq</span><span class="p">(</span><span class="mh">0x0c20</span><span class="p">),</span>
			    <span class="n">evt2irq</span><span class="p">(</span><span class="mh">0x0c20</span><span class="p">),</span> <span class="n">evt2irq</span><span class="p">(</span><span class="mh">0x0c20</span><span class="p">)</span> <span class="p">},</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">platform_device</span> <span class="n">scif1_device</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;sh-sci&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">id</span>		<span class="o">=</span> <span class="mi">1</span><span class="p">,</span>
	<span class="p">.</span><span class="n">dev</span>		<span class="o">=</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">platform_data</span>	<span class="o">=</span> <span class="o">&amp;</span><span class="n">scif1_platform_data</span><span class="p">,</span>
	<span class="p">},</span>
<span class="p">};</span>

<span class="cm">/* SCIFA2 */</span>
<span class="k">static</span> <span class="k">struct</span> <span class="n">plat_sci_port</span> <span class="n">scif2_platform_data</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">mapbase</span>	<span class="o">=</span> <span class="mh">0xe6c60000</span><span class="p">,</span>
	<span class="p">.</span><span class="n">flags</span>		<span class="o">=</span> <span class="n">UPF_BOOT_AUTOCONF</span><span class="p">,</span>
	<span class="p">.</span><span class="n">scscr</span>		<span class="o">=</span> <span class="n">SCSCR_RE</span> <span class="o">|</span> <span class="n">SCSCR_TE</span><span class="p">,</span>
	<span class="p">.</span><span class="n">scbrr_algo_id</span>	<span class="o">=</span> <span class="n">SCBRR_ALGO_4</span><span class="p">,</span>
	<span class="p">.</span><span class="n">type</span>		<span class="o">=</span> <span class="n">PORT_SCIFA</span><span class="p">,</span>
	<span class="p">.</span><span class="n">irqs</span>		<span class="o">=</span> <span class="p">{</span> <span class="n">evt2irq</span><span class="p">(</span><span class="mh">0x0c40</span><span class="p">),</span> <span class="n">evt2irq</span><span class="p">(</span><span class="mh">0x0c40</span><span class="p">),</span>
			    <span class="n">evt2irq</span><span class="p">(</span><span class="mh">0x0c40</span><span class="p">),</span> <span class="n">evt2irq</span><span class="p">(</span><span class="mh">0x0c40</span><span class="p">)</span> <span class="p">},</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">platform_device</span> <span class="n">scif2_device</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;sh-sci&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">id</span>		<span class="o">=</span> <span class="mi">2</span><span class="p">,</span>
	<span class="p">.</span><span class="n">dev</span>		<span class="o">=</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">platform_data</span>	<span class="o">=</span> <span class="o">&amp;</span><span class="n">scif2_platform_data</span><span class="p">,</span>
	<span class="p">},</span>
<span class="p">};</span>

<span class="cm">/* SCIFA3 */</span>
<span class="k">static</span> <span class="k">struct</span> <span class="n">plat_sci_port</span> <span class="n">scif3_platform_data</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">mapbase</span>	<span class="o">=</span> <span class="mh">0xe6c70000</span><span class="p">,</span>
	<span class="p">.</span><span class="n">flags</span>		<span class="o">=</span> <span class="n">UPF_BOOT_AUTOCONF</span><span class="p">,</span>
	<span class="p">.</span><span class="n">scscr</span>		<span class="o">=</span> <span class="n">SCSCR_RE</span> <span class="o">|</span> <span class="n">SCSCR_TE</span><span class="p">,</span>
	<span class="p">.</span><span class="n">scbrr_algo_id</span>	<span class="o">=</span> <span class="n">SCBRR_ALGO_4</span><span class="p">,</span>
	<span class="p">.</span><span class="n">type</span>		<span class="o">=</span> <span class="n">PORT_SCIFA</span><span class="p">,</span>
	<span class="p">.</span><span class="n">irqs</span>		<span class="o">=</span> <span class="p">{</span> <span class="n">evt2irq</span><span class="p">(</span><span class="mh">0x0c60</span><span class="p">),</span> <span class="n">evt2irq</span><span class="p">(</span><span class="mh">0x0c60</span><span class="p">),</span>
			    <span class="n">evt2irq</span><span class="p">(</span><span class="mh">0x0c60</span><span class="p">),</span> <span class="n">evt2irq</span><span class="p">(</span><span class="mh">0x0c60</span><span class="p">)</span> <span class="p">},</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">platform_device</span> <span class="n">scif3_device</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;sh-sci&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">id</span>		<span class="o">=</span> <span class="mi">3</span><span class="p">,</span>
	<span class="p">.</span><span class="n">dev</span>		<span class="o">=</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">platform_data</span>	<span class="o">=</span> <span class="o">&amp;</span><span class="n">scif3_platform_data</span><span class="p">,</span>
	<span class="p">},</span>
<span class="p">};</span>

<span class="cm">/* SCIFA4 */</span>
<span class="k">static</span> <span class="k">struct</span> <span class="n">plat_sci_port</span> <span class="n">scif4_platform_data</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">mapbase</span>	<span class="o">=</span> <span class="mh">0xe6c80000</span><span class="p">,</span>
	<span class="p">.</span><span class="n">flags</span>		<span class="o">=</span> <span class="n">UPF_BOOT_AUTOCONF</span><span class="p">,</span>
	<span class="p">.</span><span class="n">scscr</span>		<span class="o">=</span> <span class="n">SCSCR_RE</span> <span class="o">|</span> <span class="n">SCSCR_TE</span><span class="p">,</span>
	<span class="p">.</span><span class="n">scbrr_algo_id</span>	<span class="o">=</span> <span class="n">SCBRR_ALGO_4</span><span class="p">,</span>
	<span class="p">.</span><span class="n">type</span>		<span class="o">=</span> <span class="n">PORT_SCIFA</span><span class="p">,</span>
	<span class="p">.</span><span class="n">irqs</span>		<span class="o">=</span> <span class="p">{</span> <span class="n">evt2irq</span><span class="p">(</span><span class="mh">0x0d20</span><span class="p">),</span> <span class="n">evt2irq</span><span class="p">(</span><span class="mh">0x0d20</span><span class="p">),</span>
			    <span class="n">evt2irq</span><span class="p">(</span><span class="mh">0x0d20</span><span class="p">),</span> <span class="n">evt2irq</span><span class="p">(</span><span class="mh">0x0d20</span><span class="p">)</span> <span class="p">},</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">platform_device</span> <span class="n">scif4_device</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;sh-sci&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">id</span>		<span class="o">=</span> <span class="mi">4</span><span class="p">,</span>
	<span class="p">.</span><span class="n">dev</span>		<span class="o">=</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">platform_data</span>	<span class="o">=</span> <span class="o">&amp;</span><span class="n">scif4_platform_data</span><span class="p">,</span>
	<span class="p">},</span>
<span class="p">};</span>

<span class="cm">/* SCIFA5 */</span>
<span class="k">static</span> <span class="k">struct</span> <span class="n">plat_sci_port</span> <span class="n">scif5_platform_data</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">mapbase</span>	<span class="o">=</span> <span class="mh">0xe6cb0000</span><span class="p">,</span>
	<span class="p">.</span><span class="n">flags</span>		<span class="o">=</span> <span class="n">UPF_BOOT_AUTOCONF</span><span class="p">,</span>
	<span class="p">.</span><span class="n">scscr</span>		<span class="o">=</span> <span class="n">SCSCR_RE</span> <span class="o">|</span> <span class="n">SCSCR_TE</span><span class="p">,</span>
	<span class="p">.</span><span class="n">scbrr_algo_id</span>	<span class="o">=</span> <span class="n">SCBRR_ALGO_4</span><span class="p">,</span>
	<span class="p">.</span><span class="n">type</span>		<span class="o">=</span> <span class="n">PORT_SCIFA</span><span class="p">,</span>
	<span class="p">.</span><span class="n">irqs</span>		<span class="o">=</span> <span class="p">{</span> <span class="n">evt2irq</span><span class="p">(</span><span class="mh">0x0d40</span><span class="p">),</span> <span class="n">evt2irq</span><span class="p">(</span><span class="mh">0x0d40</span><span class="p">),</span>
			    <span class="n">evt2irq</span><span class="p">(</span><span class="mh">0x0d40</span><span class="p">),</span> <span class="n">evt2irq</span><span class="p">(</span><span class="mh">0x0d40</span><span class="p">)</span> <span class="p">},</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">platform_device</span> <span class="n">scif5_device</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;sh-sci&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">id</span>		<span class="o">=</span> <span class="mi">5</span><span class="p">,</span>
	<span class="p">.</span><span class="n">dev</span>		<span class="o">=</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">platform_data</span>	<span class="o">=</span> <span class="o">&amp;</span><span class="n">scif5_platform_data</span><span class="p">,</span>
	<span class="p">},</span>
<span class="p">};</span>

<span class="cm">/* SCIFB */</span>
<span class="k">static</span> <span class="k">struct</span> <span class="n">plat_sci_port</span> <span class="n">scif6_platform_data</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">mapbase</span>	<span class="o">=</span> <span class="mh">0xe6c30000</span><span class="p">,</span>
	<span class="p">.</span><span class="n">flags</span>		<span class="o">=</span> <span class="n">UPF_BOOT_AUTOCONF</span><span class="p">,</span>
	<span class="p">.</span><span class="n">scscr</span>		<span class="o">=</span> <span class="n">SCSCR_RE</span> <span class="o">|</span> <span class="n">SCSCR_TE</span><span class="p">,</span>
	<span class="p">.</span><span class="n">scbrr_algo_id</span>	<span class="o">=</span> <span class="n">SCBRR_ALGO_4</span><span class="p">,</span>
	<span class="p">.</span><span class="n">type</span>		<span class="o">=</span> <span class="n">PORT_SCIFB</span><span class="p">,</span>
	<span class="p">.</span><span class="n">irqs</span>		<span class="o">=</span> <span class="p">{</span> <span class="n">evt2irq</span><span class="p">(</span><span class="mh">0x0d60</span><span class="p">),</span> <span class="n">evt2irq</span><span class="p">(</span><span class="mh">0x0d60</span><span class="p">),</span>
			    <span class="n">evt2irq</span><span class="p">(</span><span class="mh">0x0d60</span><span class="p">),</span> <span class="n">evt2irq</span><span class="p">(</span><span class="mh">0x0d60</span><span class="p">)</span> <span class="p">},</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">platform_device</span> <span class="n">scif6_device</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;sh-sci&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">id</span>		<span class="o">=</span> <span class="mi">6</span><span class="p">,</span>
	<span class="p">.</span><span class="n">dev</span>		<span class="o">=</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">platform_data</span>	<span class="o">=</span> <span class="o">&amp;</span><span class="n">scif6_platform_data</span><span class="p">,</span>
	<span class="p">},</span>
<span class="p">};</span>

<span class="cm">/* CMT */</span>
<span class="k">static</span> <span class="k">struct</span> <span class="n">sh_timer_config</span> <span class="n">cmt2_platform_data</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span> <span class="o">=</span> <span class="s">&quot;CMT2&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">channel_offset</span> <span class="o">=</span> <span class="mh">0x40</span><span class="p">,</span>
	<span class="p">.</span><span class="n">timer_bit</span> <span class="o">=</span> <span class="mi">5</span><span class="p">,</span>
	<span class="p">.</span><span class="n">clockevent_rating</span> <span class="o">=</span> <span class="mi">125</span><span class="p">,</span>
	<span class="p">.</span><span class="n">clocksource_rating</span> <span class="o">=</span> <span class="mi">125</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">resource</span> <span class="n">cmt2_resources</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">[</span><span class="mi">0</span><span class="p">]</span> <span class="o">=</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">name</span>	<span class="o">=</span> <span class="s">&quot;CMT2&quot;</span><span class="p">,</span>
		<span class="p">.</span><span class="n">start</span>	<span class="o">=</span> <span class="mh">0xe6130040</span><span class="p">,</span>
		<span class="p">.</span><span class="n">end</span>	<span class="o">=</span> <span class="mh">0xe613004b</span><span class="p">,</span>
		<span class="p">.</span><span class="n">flags</span>	<span class="o">=</span> <span class="n">IORESOURCE_MEM</span><span class="p">,</span>
	<span class="p">},</span>
	<span class="p">[</span><span class="mi">1</span><span class="p">]</span> <span class="o">=</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">start</span>	<span class="o">=</span> <span class="n">evt2irq</span><span class="p">(</span><span class="mh">0x0b80</span><span class="p">),</span> <span class="cm">/* CMT2 */</span>
		<span class="p">.</span><span class="n">flags</span>	<span class="o">=</span> <span class="n">IORESOURCE_IRQ</span><span class="p">,</span>
	<span class="p">},</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">platform_device</span> <span class="n">cmt2_device</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;sh_cmt&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">id</span>		<span class="o">=</span> <span class="mi">2</span><span class="p">,</span>
	<span class="p">.</span><span class="n">dev</span> <span class="o">=</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">platform_data</span>	<span class="o">=</span> <span class="o">&amp;</span><span class="n">cmt2_platform_data</span><span class="p">,</span>
	<span class="p">},</span>
	<span class="p">.</span><span class="n">resource</span>	<span class="o">=</span> <span class="n">cmt2_resources</span><span class="p">,</span>
	<span class="p">.</span><span class="n">num_resources</span>	<span class="o">=</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">cmt2_resources</span><span class="p">),</span>
<span class="p">};</span>

<span class="cm">/* TMU */</span>
<span class="k">static</span> <span class="k">struct</span> <span class="n">sh_timer_config</span> <span class="n">tmu00_platform_data</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span> <span class="o">=</span> <span class="s">&quot;TMU00&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">channel_offset</span> <span class="o">=</span> <span class="mh">0x4</span><span class="p">,</span>
	<span class="p">.</span><span class="n">timer_bit</span> <span class="o">=</span> <span class="mi">0</span><span class="p">,</span>
	<span class="p">.</span><span class="n">clockevent_rating</span> <span class="o">=</span> <span class="mi">200</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">resource</span> <span class="n">tmu00_resources</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">[</span><span class="mi">0</span><span class="p">]</span> <span class="o">=</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">name</span>	<span class="o">=</span> <span class="s">&quot;TMU00&quot;</span><span class="p">,</span>
		<span class="p">.</span><span class="n">start</span>	<span class="o">=</span> <span class="mh">0xfff60008</span><span class="p">,</span>
		<span class="p">.</span><span class="n">end</span>	<span class="o">=</span> <span class="mh">0xfff60013</span><span class="p">,</span>
		<span class="p">.</span><span class="n">flags</span>	<span class="o">=</span> <span class="n">IORESOURCE_MEM</span><span class="p">,</span>
	<span class="p">},</span>
	<span class="p">[</span><span class="mi">1</span><span class="p">]</span> <span class="o">=</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">start</span>	<span class="o">=</span> <span class="n">intcs_evt2irq</span><span class="p">(</span><span class="mh">0xe80</span><span class="p">),</span> <span class="cm">/* TMU_TUNI0 */</span>
		<span class="p">.</span><span class="n">flags</span>	<span class="o">=</span> <span class="n">IORESOURCE_IRQ</span><span class="p">,</span>
	<span class="p">},</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">platform_device</span> <span class="n">tmu00_device</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;sh_tmu&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">id</span>		<span class="o">=</span> <span class="mi">0</span><span class="p">,</span>
	<span class="p">.</span><span class="n">dev</span> <span class="o">=</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">platform_data</span>	<span class="o">=</span> <span class="o">&amp;</span><span class="n">tmu00_platform_data</span><span class="p">,</span>
	<span class="p">},</span>
	<span class="p">.</span><span class="n">resource</span>	<span class="o">=</span> <span class="n">tmu00_resources</span><span class="p">,</span>
	<span class="p">.</span><span class="n">num_resources</span>	<span class="o">=</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">tmu00_resources</span><span class="p">),</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">sh_timer_config</span> <span class="n">tmu01_platform_data</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span> <span class="o">=</span> <span class="s">&quot;TMU01&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">channel_offset</span> <span class="o">=</span> <span class="mh">0x10</span><span class="p">,</span>
	<span class="p">.</span><span class="n">timer_bit</span> <span class="o">=</span> <span class="mi">1</span><span class="p">,</span>
	<span class="p">.</span><span class="n">clocksource_rating</span> <span class="o">=</span> <span class="mi">200</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">resource</span> <span class="n">tmu01_resources</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">[</span><span class="mi">0</span><span class="p">]</span> <span class="o">=</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">name</span>	<span class="o">=</span> <span class="s">&quot;TMU01&quot;</span><span class="p">,</span>
		<span class="p">.</span><span class="n">start</span>	<span class="o">=</span> <span class="mh">0xfff60014</span><span class="p">,</span>
		<span class="p">.</span><span class="n">end</span>	<span class="o">=</span> <span class="mh">0xfff6001f</span><span class="p">,</span>
		<span class="p">.</span><span class="n">flags</span>	<span class="o">=</span> <span class="n">IORESOURCE_MEM</span><span class="p">,</span>
	<span class="p">},</span>
	<span class="p">[</span><span class="mi">1</span><span class="p">]</span> <span class="o">=</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">start</span>	<span class="o">=</span> <span class="n">intcs_evt2irq</span><span class="p">(</span><span class="mh">0xea0</span><span class="p">),</span> <span class="cm">/* TMU_TUNI1 */</span>
		<span class="p">.</span><span class="n">flags</span>	<span class="o">=</span> <span class="n">IORESOURCE_IRQ</span><span class="p">,</span>
	<span class="p">},</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">platform_device</span> <span class="n">tmu01_device</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;sh_tmu&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">id</span>		<span class="o">=</span> <span class="mi">1</span><span class="p">,</span>
	<span class="p">.</span><span class="n">dev</span> <span class="o">=</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">platform_data</span>	<span class="o">=</span> <span class="o">&amp;</span><span class="n">tmu01_platform_data</span><span class="p">,</span>
	<span class="p">},</span>
	<span class="p">.</span><span class="n">resource</span>	<span class="o">=</span> <span class="n">tmu01_resources</span><span class="p">,</span>
	<span class="p">.</span><span class="n">num_resources</span>	<span class="o">=</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">tmu01_resources</span><span class="p">),</span>
<span class="p">};</span>

<span class="cm">/* I2C */</span>
<span class="k">static</span> <span class="k">struct</span> <span class="n">resource</span> <span class="n">iic0_resources</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">[</span><span class="mi">0</span><span class="p">]</span> <span class="o">=</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">name</span>	<span class="o">=</span> <span class="s">&quot;IIC0&quot;</span><span class="p">,</span>
		<span class="p">.</span><span class="n">start</span>  <span class="o">=</span> <span class="mh">0xFFF20000</span><span class="p">,</span>
		<span class="p">.</span><span class="n">end</span>    <span class="o">=</span> <span class="mh">0xFFF20425</span> <span class="o">-</span> <span class="mi">1</span><span class="p">,</span>
		<span class="p">.</span><span class="n">flags</span>  <span class="o">=</span> <span class="n">IORESOURCE_MEM</span><span class="p">,</span>
	<span class="p">},</span>
	<span class="p">[</span><span class="mi">1</span><span class="p">]</span> <span class="o">=</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">start</span>  <span class="o">=</span> <span class="n">intcs_evt2irq</span><span class="p">(</span><span class="mh">0xe00</span><span class="p">),</span> <span class="cm">/* IIC0_ALI0 */</span>
		<span class="p">.</span><span class="n">end</span>    <span class="o">=</span> <span class="n">intcs_evt2irq</span><span class="p">(</span><span class="mh">0xe60</span><span class="p">),</span> <span class="cm">/* IIC0_DTEI0 */</span>
		<span class="p">.</span><span class="n">flags</span>  <span class="o">=</span> <span class="n">IORESOURCE_IRQ</span><span class="p">,</span>
	<span class="p">},</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">platform_device</span> <span class="n">iic0_device</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>           <span class="o">=</span> <span class="s">&quot;i2c-sh_mobile&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">id</span>             <span class="o">=</span> <span class="mi">0</span><span class="p">,</span> <span class="cm">/* &quot;i2c0&quot; clock */</span>
	<span class="p">.</span><span class="n">num_resources</span>  <span class="o">=</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">iic0_resources</span><span class="p">),</span>
	<span class="p">.</span><span class="n">resource</span>       <span class="o">=</span> <span class="n">iic0_resources</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">resource</span> <span class="n">iic1_resources</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">[</span><span class="mi">0</span><span class="p">]</span> <span class="o">=</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">name</span>	<span class="o">=</span> <span class="s">&quot;IIC1&quot;</span><span class="p">,</span>
		<span class="p">.</span><span class="n">start</span>  <span class="o">=</span> <span class="mh">0xE6C20000</span><span class="p">,</span>
		<span class="p">.</span><span class="n">end</span>    <span class="o">=</span> <span class="mh">0xE6C20425</span> <span class="o">-</span> <span class="mi">1</span><span class="p">,</span>
		<span class="p">.</span><span class="n">flags</span>  <span class="o">=</span> <span class="n">IORESOURCE_MEM</span><span class="p">,</span>
	<span class="p">},</span>
	<span class="p">[</span><span class="mi">1</span><span class="p">]</span> <span class="o">=</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">start</span>  <span class="o">=</span> <span class="n">evt2irq</span><span class="p">(</span><span class="mh">0x780</span><span class="p">),</span> <span class="cm">/* IIC1_ALI1 */</span>
		<span class="p">.</span><span class="n">end</span>    <span class="o">=</span> <span class="n">evt2irq</span><span class="p">(</span><span class="mh">0x7e0</span><span class="p">),</span> <span class="cm">/* IIC1_DTEI1 */</span>
		<span class="p">.</span><span class="n">flags</span>  <span class="o">=</span> <span class="n">IORESOURCE_IRQ</span><span class="p">,</span>
	<span class="p">},</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">platform_device</span> <span class="n">iic1_device</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>           <span class="o">=</span> <span class="s">&quot;i2c-sh_mobile&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">id</span>             <span class="o">=</span> <span class="mi">1</span><span class="p">,</span> <span class="cm">/* &quot;i2c1&quot; clock */</span>
	<span class="p">.</span><span class="n">num_resources</span>  <span class="o">=</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">iic1_resources</span><span class="p">),</span>
	<span class="p">.</span><span class="n">resource</span>       <span class="o">=</span> <span class="n">iic1_resources</span><span class="p">,</span>
<span class="p">};</span>

<span class="cm">/* DMA */</span>
<span class="cm">/* Transmit sizes and respective CHCR register values */</span>
<span class="k">enum</span> <span class="p">{</span>
	<span class="n">XMIT_SZ_8BIT</span>		<span class="o">=</span> <span class="mi">0</span><span class="p">,</span>
	<span class="n">XMIT_SZ_16BIT</span>		<span class="o">=</span> <span class="mi">1</span><span class="p">,</span>
	<span class="n">XMIT_SZ_32BIT</span>		<span class="o">=</span> <span class="mi">2</span><span class="p">,</span>
	<span class="n">XMIT_SZ_64BIT</span>		<span class="o">=</span> <span class="mi">7</span><span class="p">,</span>
	<span class="n">XMIT_SZ_128BIT</span>		<span class="o">=</span> <span class="mi">3</span><span class="p">,</span>
	<span class="n">XMIT_SZ_256BIT</span>		<span class="o">=</span> <span class="mi">4</span><span class="p">,</span>
	<span class="n">XMIT_SZ_512BIT</span>		<span class="o">=</span> <span class="mi">5</span><span class="p">,</span>
<span class="p">};</span>

<span class="cm">/* log2(size / 8) - used to calculate number of transfers */</span>
<span class="cp">#define TS_SHIFT {			\</span>
<span class="cp">	[XMIT_SZ_8BIT]		= 0,	\</span>
<span class="cp">	[XMIT_SZ_16BIT]		= 1,	\</span>
<span class="cp">	[XMIT_SZ_32BIT]		= 2,	\</span>
<span class="cp">	[XMIT_SZ_64BIT]		= 3,	\</span>
<span class="cp">	[XMIT_SZ_128BIT]	= 4,	\</span>
<span class="cp">	[XMIT_SZ_256BIT]	= 5,	\</span>
<span class="cp">	[XMIT_SZ_512BIT]	= 6,	\</span>
<span class="cp">}</span>

<span class="cp">#define TS_INDEX2VAL(i) ((((i) &amp; 3) &lt;&lt; 3) | \</span>
<span class="cp">			 (((i) &amp; 0xc) &lt;&lt; (20 - 2)))</span>

<span class="k">static</span> <span class="k">const</span> <span class="k">struct</span> <span class="n">sh_dmae_slave_config</span> <span class="n">sh7372_dmae_slaves</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">{</span>
		<span class="p">.</span><span class="n">slave_id</span>	<span class="o">=</span> <span class="n">SHDMA_SLAVE_SCIF0_TX</span><span class="p">,</span>
		<span class="p">.</span><span class="n">addr</span>		<span class="o">=</span> <span class="mh">0xe6c40020</span><span class="p">,</span>
		<span class="p">.</span><span class="n">chcr</span>		<span class="o">=</span> <span class="n">DM_FIX</span> <span class="o">|</span> <span class="n">SM_INC</span> <span class="o">|</span> <span class="mh">0x800</span> <span class="o">|</span> <span class="n">TS_INDEX2VAL</span><span class="p">(</span><span class="n">XMIT_SZ_8BIT</span><span class="p">),</span>
		<span class="p">.</span><span class="n">mid_rid</span>	<span class="o">=</span> <span class="mh">0x21</span><span class="p">,</span>
	<span class="p">},</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">slave_id</span>	<span class="o">=</span> <span class="n">SHDMA_SLAVE_SCIF0_RX</span><span class="p">,</span>
		<span class="p">.</span><span class="n">addr</span>		<span class="o">=</span> <span class="mh">0xe6c40024</span><span class="p">,</span>
		<span class="p">.</span><span class="n">chcr</span>		<span class="o">=</span> <span class="n">DM_INC</span> <span class="o">|</span> <span class="n">SM_FIX</span> <span class="o">|</span> <span class="mh">0x800</span> <span class="o">|</span> <span class="n">TS_INDEX2VAL</span><span class="p">(</span><span class="n">XMIT_SZ_8BIT</span><span class="p">),</span>
		<span class="p">.</span><span class="n">mid_rid</span>	<span class="o">=</span> <span class="mh">0x22</span><span class="p">,</span>
	<span class="p">},</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">slave_id</span>	<span class="o">=</span> <span class="n">SHDMA_SLAVE_SCIF1_TX</span><span class="p">,</span>
		<span class="p">.</span><span class="n">addr</span>		<span class="o">=</span> <span class="mh">0xe6c50020</span><span class="p">,</span>
		<span class="p">.</span><span class="n">chcr</span>		<span class="o">=</span> <span class="n">DM_FIX</span> <span class="o">|</span> <span class="n">SM_INC</span> <span class="o">|</span> <span class="mh">0x800</span> <span class="o">|</span> <span class="n">TS_INDEX2VAL</span><span class="p">(</span><span class="n">XMIT_SZ_8BIT</span><span class="p">),</span>
		<span class="p">.</span><span class="n">mid_rid</span>	<span class="o">=</span> <span class="mh">0x25</span><span class="p">,</span>
	<span class="p">},</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">slave_id</span>	<span class="o">=</span> <span class="n">SHDMA_SLAVE_SCIF1_RX</span><span class="p">,</span>
		<span class="p">.</span><span class="n">addr</span>		<span class="o">=</span> <span class="mh">0xe6c50024</span><span class="p">,</span>
		<span class="p">.</span><span class="n">chcr</span>		<span class="o">=</span> <span class="n">DM_INC</span> <span class="o">|</span> <span class="n">SM_FIX</span> <span class="o">|</span> <span class="mh">0x800</span> <span class="o">|</span> <span class="n">TS_INDEX2VAL</span><span class="p">(</span><span class="n">XMIT_SZ_8BIT</span><span class="p">),</span>
		<span class="p">.</span><span class="n">mid_rid</span>	<span class="o">=</span> <span class="mh">0x26</span><span class="p">,</span>
	<span class="p">},</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">slave_id</span>	<span class="o">=</span> <span class="n">SHDMA_SLAVE_SCIF2_TX</span><span class="p">,</span>
		<span class="p">.</span><span class="n">addr</span>		<span class="o">=</span> <span class="mh">0xe6c60020</span><span class="p">,</span>
		<span class="p">.</span><span class="n">chcr</span>		<span class="o">=</span> <span class="n">DM_FIX</span> <span class="o">|</span> <span class="n">SM_INC</span> <span class="o">|</span> <span class="mh">0x800</span> <span class="o">|</span> <span class="n">TS_INDEX2VAL</span><span class="p">(</span><span class="n">XMIT_SZ_8BIT</span><span class="p">),</span>
		<span class="p">.</span><span class="n">mid_rid</span>	<span class="o">=</span> <span class="mh">0x29</span><span class="p">,</span>
	<span class="p">},</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">slave_id</span>	<span class="o">=</span> <span class="n">SHDMA_SLAVE_SCIF2_RX</span><span class="p">,</span>
		<span class="p">.</span><span class="n">addr</span>		<span class="o">=</span> <span class="mh">0xe6c60024</span><span class="p">,</span>
		<span class="p">.</span><span class="n">chcr</span>		<span class="o">=</span> <span class="n">DM_INC</span> <span class="o">|</span> <span class="n">SM_FIX</span> <span class="o">|</span> <span class="mh">0x800</span> <span class="o">|</span> <span class="n">TS_INDEX2VAL</span><span class="p">(</span><span class="n">XMIT_SZ_8BIT</span><span class="p">),</span>
		<span class="p">.</span><span class="n">mid_rid</span>	<span class="o">=</span> <span class="mh">0x2a</span><span class="p">,</span>
	<span class="p">},</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">slave_id</span>	<span class="o">=</span> <span class="n">SHDMA_SLAVE_SCIF3_TX</span><span class="p">,</span>
		<span class="p">.</span><span class="n">addr</span>		<span class="o">=</span> <span class="mh">0xe6c70020</span><span class="p">,</span>
		<span class="p">.</span><span class="n">chcr</span>		<span class="o">=</span> <span class="n">DM_FIX</span> <span class="o">|</span> <span class="n">SM_INC</span> <span class="o">|</span> <span class="mh">0x800</span> <span class="o">|</span> <span class="n">TS_INDEX2VAL</span><span class="p">(</span><span class="n">XMIT_SZ_8BIT</span><span class="p">),</span>
		<span class="p">.</span><span class="n">mid_rid</span>	<span class="o">=</span> <span class="mh">0x2d</span><span class="p">,</span>
	<span class="p">},</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">slave_id</span>	<span class="o">=</span> <span class="n">SHDMA_SLAVE_SCIF3_RX</span><span class="p">,</span>
		<span class="p">.</span><span class="n">addr</span>		<span class="o">=</span> <span class="mh">0xe6c70024</span><span class="p">,</span>
		<span class="p">.</span><span class="n">chcr</span>		<span class="o">=</span> <span class="n">DM_INC</span> <span class="o">|</span> <span class="n">SM_FIX</span> <span class="o">|</span> <span class="mh">0x800</span> <span class="o">|</span> <span class="n">TS_INDEX2VAL</span><span class="p">(</span><span class="n">XMIT_SZ_8BIT</span><span class="p">),</span>
		<span class="p">.</span><span class="n">mid_rid</span>	<span class="o">=</span> <span class="mh">0x2e</span><span class="p">,</span>
	<span class="p">},</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">slave_id</span>	<span class="o">=</span> <span class="n">SHDMA_SLAVE_SCIF4_TX</span><span class="p">,</span>
		<span class="p">.</span><span class="n">addr</span>		<span class="o">=</span> <span class="mh">0xe6c80020</span><span class="p">,</span>
		<span class="p">.</span><span class="n">chcr</span>		<span class="o">=</span> <span class="n">DM_FIX</span> <span class="o">|</span> <span class="n">SM_INC</span> <span class="o">|</span> <span class="mh">0x800</span> <span class="o">|</span> <span class="n">TS_INDEX2VAL</span><span class="p">(</span><span class="n">XMIT_SZ_8BIT</span><span class="p">),</span>
		<span class="p">.</span><span class="n">mid_rid</span>	<span class="o">=</span> <span class="mh">0x39</span><span class="p">,</span>
	<span class="p">},</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">slave_id</span>	<span class="o">=</span> <span class="n">SHDMA_SLAVE_SCIF4_RX</span><span class="p">,</span>
		<span class="p">.</span><span class="n">addr</span>		<span class="o">=</span> <span class="mh">0xe6c80024</span><span class="p">,</span>
		<span class="p">.</span><span class="n">chcr</span>		<span class="o">=</span> <span class="n">DM_INC</span> <span class="o">|</span> <span class="n">SM_FIX</span> <span class="o">|</span> <span class="mh">0x800</span> <span class="o">|</span> <span class="n">TS_INDEX2VAL</span><span class="p">(</span><span class="n">XMIT_SZ_8BIT</span><span class="p">),</span>
		<span class="p">.</span><span class="n">mid_rid</span>	<span class="o">=</span> <span class="mh">0x3a</span><span class="p">,</span>
	<span class="p">},</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">slave_id</span>	<span class="o">=</span> <span class="n">SHDMA_SLAVE_SCIF5_TX</span><span class="p">,</span>
		<span class="p">.</span><span class="n">addr</span>		<span class="o">=</span> <span class="mh">0xe6cb0020</span><span class="p">,</span>
		<span class="p">.</span><span class="n">chcr</span>		<span class="o">=</span> <span class="n">DM_FIX</span> <span class="o">|</span> <span class="n">SM_INC</span> <span class="o">|</span> <span class="mh">0x800</span> <span class="o">|</span> <span class="n">TS_INDEX2VAL</span><span class="p">(</span><span class="n">XMIT_SZ_8BIT</span><span class="p">),</span>
		<span class="p">.</span><span class="n">mid_rid</span>	<span class="o">=</span> <span class="mh">0x35</span><span class="p">,</span>
	<span class="p">},</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">slave_id</span>	<span class="o">=</span> <span class="n">SHDMA_SLAVE_SCIF5_RX</span><span class="p">,</span>
		<span class="p">.</span><span class="n">addr</span>		<span class="o">=</span> <span class="mh">0xe6cb0024</span><span class="p">,</span>
		<span class="p">.</span><span class="n">chcr</span>		<span class="o">=</span> <span class="n">DM_INC</span> <span class="o">|</span> <span class="n">SM_FIX</span> <span class="o">|</span> <span class="mh">0x800</span> <span class="o">|</span> <span class="n">TS_INDEX2VAL</span><span class="p">(</span><span class="n">XMIT_SZ_8BIT</span><span class="p">),</span>
		<span class="p">.</span><span class="n">mid_rid</span>	<span class="o">=</span> <span class="mh">0x36</span><span class="p">,</span>
	<span class="p">},</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">slave_id</span>	<span class="o">=</span> <span class="n">SHDMA_SLAVE_SCIF6_TX</span><span class="p">,</span>
		<span class="p">.</span><span class="n">addr</span>		<span class="o">=</span> <span class="mh">0xe6c30040</span><span class="p">,</span>
		<span class="p">.</span><span class="n">chcr</span>		<span class="o">=</span> <span class="n">DM_FIX</span> <span class="o">|</span> <span class="n">SM_INC</span> <span class="o">|</span> <span class="mh">0x800</span> <span class="o">|</span> <span class="n">TS_INDEX2VAL</span><span class="p">(</span><span class="n">XMIT_SZ_8BIT</span><span class="p">),</span>
		<span class="p">.</span><span class="n">mid_rid</span>	<span class="o">=</span> <span class="mh">0x3d</span><span class="p">,</span>
	<span class="p">},</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">slave_id</span>	<span class="o">=</span> <span class="n">SHDMA_SLAVE_SCIF6_RX</span><span class="p">,</span>
		<span class="p">.</span><span class="n">addr</span>		<span class="o">=</span> <span class="mh">0xe6c30060</span><span class="p">,</span>
		<span class="p">.</span><span class="n">chcr</span>		<span class="o">=</span> <span class="n">DM_INC</span> <span class="o">|</span> <span class="n">SM_FIX</span> <span class="o">|</span> <span class="mh">0x800</span> <span class="o">|</span> <span class="n">TS_INDEX2VAL</span><span class="p">(</span><span class="n">XMIT_SZ_8BIT</span><span class="p">),</span>
		<span class="p">.</span><span class="n">mid_rid</span>	<span class="o">=</span> <span class="mh">0x3e</span><span class="p">,</span>
	<span class="p">},</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">slave_id</span>	<span class="o">=</span> <span class="n">SHDMA_SLAVE_SDHI0_TX</span><span class="p">,</span>
		<span class="p">.</span><span class="n">addr</span>		<span class="o">=</span> <span class="mh">0xe6850030</span><span class="p">,</span>
		<span class="p">.</span><span class="n">chcr</span>		<span class="o">=</span> <span class="n">DM_FIX</span> <span class="o">|</span> <span class="n">SM_INC</span> <span class="o">|</span> <span class="mh">0x800</span> <span class="o">|</span> <span class="n">TS_INDEX2VAL</span><span class="p">(</span><span class="n">XMIT_SZ_16BIT</span><span class="p">),</span>
		<span class="p">.</span><span class="n">mid_rid</span>	<span class="o">=</span> <span class="mh">0xc1</span><span class="p">,</span>
	<span class="p">},</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">slave_id</span>	<span class="o">=</span> <span class="n">SHDMA_SLAVE_SDHI0_RX</span><span class="p">,</span>
		<span class="p">.</span><span class="n">addr</span>		<span class="o">=</span> <span class="mh">0xe6850030</span><span class="p">,</span>
		<span class="p">.</span><span class="n">chcr</span>		<span class="o">=</span> <span class="n">DM_INC</span> <span class="o">|</span> <span class="n">SM_FIX</span> <span class="o">|</span> <span class="mh">0x800</span> <span class="o">|</span> <span class="n">TS_INDEX2VAL</span><span class="p">(</span><span class="n">XMIT_SZ_16BIT</span><span class="p">),</span>
		<span class="p">.</span><span class="n">mid_rid</span>	<span class="o">=</span> <span class="mh">0xc2</span><span class="p">,</span>
	<span class="p">},</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">slave_id</span>	<span class="o">=</span> <span class="n">SHDMA_SLAVE_SDHI1_TX</span><span class="p">,</span>
		<span class="p">.</span><span class="n">addr</span>		<span class="o">=</span> <span class="mh">0xe6860030</span><span class="p">,</span>
		<span class="p">.</span><span class="n">chcr</span>		<span class="o">=</span> <span class="n">DM_FIX</span> <span class="o">|</span> <span class="n">SM_INC</span> <span class="o">|</span> <span class="mh">0x800</span> <span class="o">|</span> <span class="n">TS_INDEX2VAL</span><span class="p">(</span><span class="n">XMIT_SZ_16BIT</span><span class="p">),</span>
		<span class="p">.</span><span class="n">mid_rid</span>	<span class="o">=</span> <span class="mh">0xc9</span><span class="p">,</span>
	<span class="p">},</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">slave_id</span>	<span class="o">=</span> <span class="n">SHDMA_SLAVE_SDHI1_RX</span><span class="p">,</span>
		<span class="p">.</span><span class="n">addr</span>		<span class="o">=</span> <span class="mh">0xe6860030</span><span class="p">,</span>
		<span class="p">.</span><span class="n">chcr</span>		<span class="o">=</span> <span class="n">DM_INC</span> <span class="o">|</span> <span class="n">SM_FIX</span> <span class="o">|</span> <span class="mh">0x800</span> <span class="o">|</span> <span class="n">TS_INDEX2VAL</span><span class="p">(</span><span class="n">XMIT_SZ_16BIT</span><span class="p">),</span>
		<span class="p">.</span><span class="n">mid_rid</span>	<span class="o">=</span> <span class="mh">0xca</span><span class="p">,</span>
	<span class="p">},</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">slave_id</span>	<span class="o">=</span> <span class="n">SHDMA_SLAVE_SDHI2_TX</span><span class="p">,</span>
		<span class="p">.</span><span class="n">addr</span>		<span class="o">=</span> <span class="mh">0xe6870030</span><span class="p">,</span>
		<span class="p">.</span><span class="n">chcr</span>		<span class="o">=</span> <span class="n">DM_FIX</span> <span class="o">|</span> <span class="n">SM_INC</span> <span class="o">|</span> <span class="mh">0x800</span> <span class="o">|</span> <span class="n">TS_INDEX2VAL</span><span class="p">(</span><span class="n">XMIT_SZ_16BIT</span><span class="p">),</span>
		<span class="p">.</span><span class="n">mid_rid</span>	<span class="o">=</span> <span class="mh">0xcd</span><span class="p">,</span>
	<span class="p">},</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">slave_id</span>	<span class="o">=</span> <span class="n">SHDMA_SLAVE_SDHI2_RX</span><span class="p">,</span>
		<span class="p">.</span><span class="n">addr</span>		<span class="o">=</span> <span class="mh">0xe6870030</span><span class="p">,</span>
		<span class="p">.</span><span class="n">chcr</span>		<span class="o">=</span> <span class="n">DM_INC</span> <span class="o">|</span> <span class="n">SM_FIX</span> <span class="o">|</span> <span class="mh">0x800</span> <span class="o">|</span> <span class="n">TS_INDEX2VAL</span><span class="p">(</span><span class="n">XMIT_SZ_16BIT</span><span class="p">),</span>
		<span class="p">.</span><span class="n">mid_rid</span>	<span class="o">=</span> <span class="mh">0xce</span><span class="p">,</span>
	<span class="p">},</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">slave_id</span>	<span class="o">=</span> <span class="n">SHDMA_SLAVE_FSIA_TX</span><span class="p">,</span>
		<span class="p">.</span><span class="n">addr</span>		<span class="o">=</span> <span class="mh">0xfe1f0024</span><span class="p">,</span>
		<span class="p">.</span><span class="n">chcr</span>		<span class="o">=</span> <span class="n">DM_FIX</span> <span class="o">|</span> <span class="n">SM_INC</span> <span class="o">|</span> <span class="mh">0x800</span> <span class="o">|</span> <span class="n">TS_INDEX2VAL</span><span class="p">(</span><span class="n">XMIT_SZ_32BIT</span><span class="p">),</span>
		<span class="p">.</span><span class="n">mid_rid</span>	<span class="o">=</span> <span class="mh">0xb1</span><span class="p">,</span>
	<span class="p">},</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">slave_id</span>	<span class="o">=</span> <span class="n">SHDMA_SLAVE_FSIA_RX</span><span class="p">,</span>
		<span class="p">.</span><span class="n">addr</span>		<span class="o">=</span> <span class="mh">0xfe1f0020</span><span class="p">,</span>
		<span class="p">.</span><span class="n">chcr</span>		<span class="o">=</span> <span class="n">DM_INC</span> <span class="o">|</span> <span class="n">SM_FIX</span> <span class="o">|</span> <span class="mh">0x800</span> <span class="o">|</span> <span class="n">TS_INDEX2VAL</span><span class="p">(</span><span class="n">XMIT_SZ_32BIT</span><span class="p">),</span>
		<span class="p">.</span><span class="n">mid_rid</span>	<span class="o">=</span> <span class="mh">0xb2</span><span class="p">,</span>
	<span class="p">},</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">slave_id</span>	<span class="o">=</span> <span class="n">SHDMA_SLAVE_MMCIF_TX</span><span class="p">,</span>
		<span class="p">.</span><span class="n">addr</span>		<span class="o">=</span> <span class="mh">0xe6bd0034</span><span class="p">,</span>
		<span class="p">.</span><span class="n">chcr</span>		<span class="o">=</span> <span class="n">DM_FIX</span> <span class="o">|</span> <span class="n">SM_INC</span> <span class="o">|</span> <span class="mh">0x800</span> <span class="o">|</span> <span class="n">TS_INDEX2VAL</span><span class="p">(</span><span class="n">XMIT_SZ_32BIT</span><span class="p">),</span>
		<span class="p">.</span><span class="n">mid_rid</span>	<span class="o">=</span> <span class="mh">0xd1</span><span class="p">,</span>
	<span class="p">},</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">slave_id</span>	<span class="o">=</span> <span class="n">SHDMA_SLAVE_MMCIF_RX</span><span class="p">,</span>
		<span class="p">.</span><span class="n">addr</span>		<span class="o">=</span> <span class="mh">0xe6bd0034</span><span class="p">,</span>
		<span class="p">.</span><span class="n">chcr</span>		<span class="o">=</span> <span class="n">DM_INC</span> <span class="o">|</span> <span class="n">SM_FIX</span> <span class="o">|</span> <span class="mh">0x800</span> <span class="o">|</span> <span class="n">TS_INDEX2VAL</span><span class="p">(</span><span class="n">XMIT_SZ_32BIT</span><span class="p">),</span>
		<span class="p">.</span><span class="n">mid_rid</span>	<span class="o">=</span> <span class="mh">0xd2</span><span class="p">,</span>
	<span class="p">},</span>
<span class="p">};</span>

<span class="cp">#define SH7372_CHCLR (0x220 - 0x20)</span>

<span class="k">static</span> <span class="k">const</span> <span class="k">struct</span> <span class="n">sh_dmae_channel</span> <span class="n">sh7372_dmae_channels</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">{</span>
		<span class="p">.</span><span class="n">offset</span> <span class="o">=</span> <span class="mi">0</span><span class="p">,</span>
		<span class="p">.</span><span class="n">dmars</span> <span class="o">=</span> <span class="mi">0</span><span class="p">,</span>
		<span class="p">.</span><span class="n">dmars_bit</span> <span class="o">=</span> <span class="mi">0</span><span class="p">,</span>
		<span class="p">.</span><span class="n">chclr_offset</span> <span class="o">=</span> <span class="n">SH7372_CHCLR</span> <span class="o">+</span> <span class="mi">0</span><span class="p">,</span>
	<span class="p">},</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">offset</span> <span class="o">=</span> <span class="mh">0x10</span><span class="p">,</span>
		<span class="p">.</span><span class="n">dmars</span> <span class="o">=</span> <span class="mi">0</span><span class="p">,</span>
		<span class="p">.</span><span class="n">dmars_bit</span> <span class="o">=</span> <span class="mi">8</span><span class="p">,</span>
		<span class="p">.</span><span class="n">chclr_offset</span> <span class="o">=</span> <span class="n">SH7372_CHCLR</span> <span class="o">+</span> <span class="mh">0x10</span><span class="p">,</span>
	<span class="p">},</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">offset</span> <span class="o">=</span> <span class="mh">0x20</span><span class="p">,</span>
		<span class="p">.</span><span class="n">dmars</span> <span class="o">=</span> <span class="mi">4</span><span class="p">,</span>
		<span class="p">.</span><span class="n">dmars_bit</span> <span class="o">=</span> <span class="mi">0</span><span class="p">,</span>
		<span class="p">.</span><span class="n">chclr_offset</span> <span class="o">=</span> <span class="n">SH7372_CHCLR</span> <span class="o">+</span> <span class="mh">0x20</span><span class="p">,</span>
	<span class="p">},</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">offset</span> <span class="o">=</span> <span class="mh">0x30</span><span class="p">,</span>
		<span class="p">.</span><span class="n">dmars</span> <span class="o">=</span> <span class="mi">4</span><span class="p">,</span>
		<span class="p">.</span><span class="n">dmars_bit</span> <span class="o">=</span> <span class="mi">8</span><span class="p">,</span>
		<span class="p">.</span><span class="n">chclr_offset</span> <span class="o">=</span> <span class="n">SH7372_CHCLR</span> <span class="o">+</span> <span class="mh">0x30</span><span class="p">,</span>
	<span class="p">},</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">offset</span> <span class="o">=</span> <span class="mh">0x50</span><span class="p">,</span>
		<span class="p">.</span><span class="n">dmars</span> <span class="o">=</span> <span class="mi">8</span><span class="p">,</span>
		<span class="p">.</span><span class="n">dmars_bit</span> <span class="o">=</span> <span class="mi">0</span><span class="p">,</span>
		<span class="p">.</span><span class="n">chclr_offset</span> <span class="o">=</span> <span class="n">SH7372_CHCLR</span> <span class="o">+</span> <span class="mh">0x50</span><span class="p">,</span>
	<span class="p">},</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">offset</span> <span class="o">=</span> <span class="mh">0x60</span><span class="p">,</span>
		<span class="p">.</span><span class="n">dmars</span> <span class="o">=</span> <span class="mi">8</span><span class="p">,</span>
		<span class="p">.</span><span class="n">dmars_bit</span> <span class="o">=</span> <span class="mi">8</span><span class="p">,</span>
		<span class="p">.</span><span class="n">chclr_offset</span> <span class="o">=</span> <span class="n">SH7372_CHCLR</span> <span class="o">+</span> <span class="mh">0x60</span><span class="p">,</span>
	<span class="p">}</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">const</span> <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">ts_shift</span><span class="p">[]</span> <span class="o">=</span> <span class="n">TS_SHIFT</span><span class="p">;</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">sh_dmae_pdata</span> <span class="n">dma_platform_data</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">slave</span>		<span class="o">=</span> <span class="n">sh7372_dmae_slaves</span><span class="p">,</span>
	<span class="p">.</span><span class="n">slave_num</span>	<span class="o">=</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">sh7372_dmae_slaves</span><span class="p">),</span>
	<span class="p">.</span><span class="n">channel</span>	<span class="o">=</span> <span class="n">sh7372_dmae_channels</span><span class="p">,</span>
	<span class="p">.</span><span class="n">channel_num</span>	<span class="o">=</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">sh7372_dmae_channels</span><span class="p">),</span>
	<span class="p">.</span><span class="n">ts_low_shift</span>	<span class="o">=</span> <span class="mi">3</span><span class="p">,</span>
	<span class="p">.</span><span class="n">ts_low_mask</span>	<span class="o">=</span> <span class="mh">0x18</span><span class="p">,</span>
	<span class="p">.</span><span class="n">ts_high_shift</span>	<span class="o">=</span> <span class="p">(</span><span class="mi">20</span> <span class="o">-</span> <span class="mi">2</span><span class="p">),</span>	<span class="cm">/* 2 bits for shifted low TS */</span>
	<span class="p">.</span><span class="n">ts_high_mask</span>	<span class="o">=</span> <span class="mh">0x00300000</span><span class="p">,</span>
	<span class="p">.</span><span class="n">ts_shift</span>	<span class="o">=</span> <span class="n">ts_shift</span><span class="p">,</span>
	<span class="p">.</span><span class="n">ts_shift_num</span>	<span class="o">=</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">ts_shift</span><span class="p">),</span>
	<span class="p">.</span><span class="n">dmaor_init</span>	<span class="o">=</span> <span class="n">DMAOR_DME</span><span class="p">,</span>
	<span class="p">.</span><span class="n">chclr_present</span>	<span class="o">=</span> <span class="mi">1</span><span class="p">,</span>
<span class="p">};</span>

<span class="cm">/* Resource order important! */</span>
<span class="k">static</span> <span class="k">struct</span> <span class="n">resource</span> <span class="n">sh7372_dmae0_resources</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">{</span>
		<span class="cm">/* Channel registers and DMAOR */</span>
		<span class="p">.</span><span class="n">start</span>	<span class="o">=</span> <span class="mh">0xfe008020</span><span class="p">,</span>
		<span class="p">.</span><span class="n">end</span>	<span class="o">=</span> <span class="mh">0xfe00828f</span><span class="p">,</span>
		<span class="p">.</span><span class="n">flags</span>	<span class="o">=</span> <span class="n">IORESOURCE_MEM</span><span class="p">,</span>
	<span class="p">},</span>
	<span class="p">{</span>
		<span class="cm">/* DMARSx */</span>
		<span class="p">.</span><span class="n">start</span>	<span class="o">=</span> <span class="mh">0xfe009000</span><span class="p">,</span>
		<span class="p">.</span><span class="n">end</span>	<span class="o">=</span> <span class="mh">0xfe00900b</span><span class="p">,</span>
		<span class="p">.</span><span class="n">flags</span>	<span class="o">=</span> <span class="n">IORESOURCE_MEM</span><span class="p">,</span>
	<span class="p">},</span>
	<span class="p">{</span>
		<span class="p">.</span><span class="n">name</span>	<span class="o">=</span> <span class="s">&quot;error_irq&quot;</span><span class="p">,</span>
		<span class="p">.</span><span class="n">start</span>	<span class="o">=</span> <span class="n">evt2irq</span><span class="p">(</span><span class="mh">0x20c0</span><span class="p">),</span>
		<span class="p">.</span><span class="n">end</span>	<span class="o">=</span> <span class="n">evt2irq</span><span class="p">(</span><span class="mh">0x20c0</span><span class="p">),</span>
		<span class="p">.</span><span class="n">flags</span>	<span class="o">=</span> <span class="n">IORESOURCE_IRQ</span><span class="p">,</span>
	<span class="p">},</span>
	<span class="p">{</span>
		<span class="cm">/* IRQ for channels 0-5 */</span>
		<span class="p">.</span><span class="n">start</span>	<span class="o">=</span> <span class="n">evt2irq</span><span class="p">(</span><span class="mh">0x2000</span><span class="p">),</span>
		<span class="p">.</span><span class="n">end</span>	<span class="o">=</span> <span class="n">evt2irq</span><span class="p">(</span><span class="mh">0x20a0</span><span class="p">),</span>
		<span class="p">.</span><span class="n">flags</span>	<span class="o">=</span> <span class="n">IORESOURCE_IRQ</span><span class="p">,</span>
	<span class="p">},</span>
<span class="p">};</span>

<span class="cm">/* Resource order important! */</span>
<span class="k">static</span> <span class="k">struct</span> <span class="n">resource</span> <span class="n">sh7372_dmae1_resources</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">{</span>
		<span class="cm">/* Channel registers and DMAOR */</span>
		<span class="p">.</span><span class="n">start</span>	<span class="o">=</span> <span class="mh">0xfe018020</span><span class="p">,</span>
		<span class="p">.</span><span class="n">end</span>	<span class="o">=</span> <span class="mh">0xfe01828f</span><span class="p">,</span>
		<span class="p">.</span><span class="n">flags</span>	<span class="o">=</span> <span class="n">IORESOURCE_MEM</span><span class="p">,</span>
	<span class="p">},</span>
	<span class="p">{</span>
		<span class="cm">/* DMARSx */</span>
		<span class="p">.</span><span class="n">start</span>	<span class="o">=</span> <span class="mh">0xfe019000</span><span class="p">,</span>
		<span class="p">.</span><span class="n">end</span>	<span class="o">=</span> <span class="mh">0xfe01900b</span><span class="p">,</span>
		<span class="p">.</span><span class="n">flags</span>	<span class="o">=</span> <span class="n">IORESOURCE_MEM</span><span class="p">,</span>
	<span class="p">},</span>
	<span class="p">{</span>
		<span class="p">.</span><span class="n">name</span>	<span class="o">=</span> <span class="s">&quot;error_irq&quot;</span><span class="p">,</span>
		<span class="p">.</span><span class="n">start</span>	<span class="o">=</span> <span class="n">evt2irq</span><span class="p">(</span><span class="mh">0x21c0</span><span class="p">),</span>
		<span class="p">.</span><span class="n">end</span>	<span class="o">=</span> <span class="n">evt2irq</span><span class="p">(</span><span class="mh">0x21c0</span><span class="p">),</span>
		<span class="p">.</span><span class="n">flags</span>	<span class="o">=</span> <span class="n">IORESOURCE_IRQ</span><span class="p">,</span>
	<span class="p">},</span>
	<span class="p">{</span>
		<span class="cm">/* IRQ for channels 0-5 */</span>
		<span class="p">.</span><span class="n">start</span>	<span class="o">=</span> <span class="n">evt2irq</span><span class="p">(</span><span class="mh">0x2100</span><span class="p">),</span>
		<span class="p">.</span><span class="n">end</span>	<span class="o">=</span> <span class="n">evt2irq</span><span class="p">(</span><span class="mh">0x21a0</span><span class="p">),</span>
		<span class="p">.</span><span class="n">flags</span>	<span class="o">=</span> <span class="n">IORESOURCE_IRQ</span><span class="p">,</span>
	<span class="p">},</span>
<span class="p">};</span>

<span class="cm">/* Resource order important! */</span>
<span class="k">static</span> <span class="k">struct</span> <span class="n">resource</span> <span class="n">sh7372_dmae2_resources</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">{</span>
		<span class="cm">/* Channel registers and DMAOR */</span>
		<span class="p">.</span><span class="n">start</span>	<span class="o">=</span> <span class="mh">0xfe028020</span><span class="p">,</span>
		<span class="p">.</span><span class="n">end</span>	<span class="o">=</span> <span class="mh">0xfe02828f</span><span class="p">,</span>
		<span class="p">.</span><span class="n">flags</span>	<span class="o">=</span> <span class="n">IORESOURCE_MEM</span><span class="p">,</span>
	<span class="p">},</span>
	<span class="p">{</span>
		<span class="cm">/* DMARSx */</span>
		<span class="p">.</span><span class="n">start</span>	<span class="o">=</span> <span class="mh">0xfe029000</span><span class="p">,</span>
		<span class="p">.</span><span class="n">end</span>	<span class="o">=</span> <span class="mh">0xfe02900b</span><span class="p">,</span>
		<span class="p">.</span><span class="n">flags</span>	<span class="o">=</span> <span class="n">IORESOURCE_MEM</span><span class="p">,</span>
	<span class="p">},</span>
	<span class="p">{</span>
		<span class="p">.</span><span class="n">name</span>	<span class="o">=</span> <span class="s">&quot;error_irq&quot;</span><span class="p">,</span>
		<span class="p">.</span><span class="n">start</span>	<span class="o">=</span> <span class="n">evt2irq</span><span class="p">(</span><span class="mh">0x22c0</span><span class="p">),</span>
		<span class="p">.</span><span class="n">end</span>	<span class="o">=</span> <span class="n">evt2irq</span><span class="p">(</span><span class="mh">0x22c0</span><span class="p">),</span>
		<span class="p">.</span><span class="n">flags</span>	<span class="o">=</span> <span class="n">IORESOURCE_IRQ</span><span class="p">,</span>
	<span class="p">},</span>
	<span class="p">{</span>
		<span class="cm">/* IRQ for channels 0-5 */</span>
		<span class="p">.</span><span class="n">start</span>	<span class="o">=</span> <span class="n">evt2irq</span><span class="p">(</span><span class="mh">0x2200</span><span class="p">),</span>
		<span class="p">.</span><span class="n">end</span>	<span class="o">=</span> <span class="n">evt2irq</span><span class="p">(</span><span class="mh">0x22a0</span><span class="p">),</span>
		<span class="p">.</span><span class="n">flags</span>	<span class="o">=</span> <span class="n">IORESOURCE_IRQ</span><span class="p">,</span>
	<span class="p">},</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">platform_device</span> <span class="n">dma0_device</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;sh-dma-engine&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">id</span>		<span class="o">=</span> <span class="mi">0</span><span class="p">,</span>
	<span class="p">.</span><span class="n">resource</span>	<span class="o">=</span> <span class="n">sh7372_dmae0_resources</span><span class="p">,</span>
	<span class="p">.</span><span class="n">num_resources</span>	<span class="o">=</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">sh7372_dmae0_resources</span><span class="p">),</span>
	<span class="p">.</span><span class="n">dev</span>		<span class="o">=</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">platform_data</span>	<span class="o">=</span> <span class="o">&amp;</span><span class="n">dma_platform_data</span><span class="p">,</span>
	<span class="p">},</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">platform_device</span> <span class="n">dma1_device</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;sh-dma-engine&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">id</span>		<span class="o">=</span> <span class="mi">1</span><span class="p">,</span>
	<span class="p">.</span><span class="n">resource</span>	<span class="o">=</span> <span class="n">sh7372_dmae1_resources</span><span class="p">,</span>
	<span class="p">.</span><span class="n">num_resources</span>	<span class="o">=</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">sh7372_dmae1_resources</span><span class="p">),</span>
	<span class="p">.</span><span class="n">dev</span>		<span class="o">=</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">platform_data</span>	<span class="o">=</span> <span class="o">&amp;</span><span class="n">dma_platform_data</span><span class="p">,</span>
	<span class="p">},</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">platform_device</span> <span class="n">dma2_device</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;sh-dma-engine&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">id</span>		<span class="o">=</span> <span class="mi">2</span><span class="p">,</span>
	<span class="p">.</span><span class="n">resource</span>	<span class="o">=</span> <span class="n">sh7372_dmae2_resources</span><span class="p">,</span>
	<span class="p">.</span><span class="n">num_resources</span>	<span class="o">=</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">sh7372_dmae2_resources</span><span class="p">),</span>
	<span class="p">.</span><span class="n">dev</span>		<span class="o">=</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">platform_data</span>	<span class="o">=</span> <span class="o">&amp;</span><span class="n">dma_platform_data</span><span class="p">,</span>
	<span class="p">},</span>
<span class="p">};</span>

<span class="cm">/*</span>
<span class="cm"> * USB-DMAC</span>
<span class="cm"> */</span>

<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">usbts_shift</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span><span class="mi">3</span><span class="p">,</span> <span class="mi">4</span><span class="p">,</span> <span class="mi">5</span><span class="p">};</span>

<span class="k">enum</span> <span class="p">{</span>
	<span class="n">XMIT_SZ_8BYTE</span>		<span class="o">=</span> <span class="mi">0</span><span class="p">,</span>
	<span class="n">XMIT_SZ_16BYTE</span>		<span class="o">=</span> <span class="mi">1</span><span class="p">,</span>
	<span class="n">XMIT_SZ_32BYTE</span>		<span class="o">=</span> <span class="mi">2</span><span class="p">,</span>
<span class="p">};</span>

<span class="cp">#define USBTS_INDEX2VAL(i) (((i) &amp; 3) &lt;&lt; 6)</span>

<span class="k">static</span> <span class="k">const</span> <span class="k">struct</span> <span class="n">sh_dmae_channel</span> <span class="n">sh7372_usb_dmae_channels</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">{</span>
		<span class="p">.</span><span class="n">offset</span> <span class="o">=</span> <span class="mi">0</span><span class="p">,</span>
	<span class="p">},</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">offset</span> <span class="o">=</span> <span class="mh">0x20</span><span class="p">,</span>
	<span class="p">},</span>
<span class="p">};</span>

<span class="cm">/* USB DMAC0 */</span>
<span class="k">static</span> <span class="k">const</span> <span class="k">struct</span> <span class="n">sh_dmae_slave_config</span> <span class="n">sh7372_usb_dmae0_slaves</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">{</span>
		<span class="p">.</span><span class="n">slave_id</span>	<span class="o">=</span> <span class="n">SHDMA_SLAVE_USB0_TX</span><span class="p">,</span>
		<span class="p">.</span><span class="n">chcr</span>		<span class="o">=</span> <span class="n">USBTS_INDEX2VAL</span><span class="p">(</span><span class="n">XMIT_SZ_8BYTE</span><span class="p">),</span>
	<span class="p">},</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">slave_id</span>	<span class="o">=</span> <span class="n">SHDMA_SLAVE_USB0_RX</span><span class="p">,</span>
		<span class="p">.</span><span class="n">chcr</span>		<span class="o">=</span> <span class="n">USBTS_INDEX2VAL</span><span class="p">(</span><span class="n">XMIT_SZ_8BYTE</span><span class="p">),</span>
	<span class="p">},</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">sh_dmae_pdata</span> <span class="n">usb_dma0_platform_data</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">slave</span>		<span class="o">=</span> <span class="n">sh7372_usb_dmae0_slaves</span><span class="p">,</span>
	<span class="p">.</span><span class="n">slave_num</span>	<span class="o">=</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">sh7372_usb_dmae0_slaves</span><span class="p">),</span>
	<span class="p">.</span><span class="n">channel</span>	<span class="o">=</span> <span class="n">sh7372_usb_dmae_channels</span><span class="p">,</span>
	<span class="p">.</span><span class="n">channel_num</span>	<span class="o">=</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">sh7372_usb_dmae_channels</span><span class="p">),</span>
	<span class="p">.</span><span class="n">ts_low_shift</span>	<span class="o">=</span> <span class="mi">6</span><span class="p">,</span>
	<span class="p">.</span><span class="n">ts_low_mask</span>	<span class="o">=</span> <span class="mh">0xc0</span><span class="p">,</span>
	<span class="p">.</span><span class="n">ts_high_shift</span>	<span class="o">=</span> <span class="mi">0</span><span class="p">,</span>
	<span class="p">.</span><span class="n">ts_high_mask</span>	<span class="o">=</span> <span class="mi">0</span><span class="p">,</span>
	<span class="p">.</span><span class="n">ts_shift</span>	<span class="o">=</span> <span class="n">usbts_shift</span><span class="p">,</span>
	<span class="p">.</span><span class="n">ts_shift_num</span>	<span class="o">=</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">usbts_shift</span><span class="p">),</span>
	<span class="p">.</span><span class="n">dmaor_init</span>	<span class="o">=</span> <span class="n">DMAOR_DME</span><span class="p">,</span>
	<span class="p">.</span><span class="n">chcr_offset</span>	<span class="o">=</span> <span class="mh">0x14</span><span class="p">,</span>
	<span class="p">.</span><span class="n">chcr_ie_bit</span>	<span class="o">=</span> <span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="mi">5</span><span class="p">,</span>
	<span class="p">.</span><span class="n">dmaor_is_32bit</span>	<span class="o">=</span> <span class="mi">1</span><span class="p">,</span>
	<span class="p">.</span><span class="n">needs_tend_set</span>	<span class="o">=</span> <span class="mi">1</span><span class="p">,</span>
	<span class="p">.</span><span class="n">no_dmars</span>	<span class="o">=</span> <span class="mi">1</span><span class="p">,</span>
	<span class="p">.</span><span class="n">slave_only</span>	<span class="o">=</span> <span class="mi">1</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">resource</span> <span class="n">sh7372_usb_dmae0_resources</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">{</span>
		<span class="cm">/* Channel registers and DMAOR */</span>
		<span class="p">.</span><span class="n">start</span>	<span class="o">=</span> <span class="mh">0xe68a0020</span><span class="p">,</span>
		<span class="p">.</span><span class="n">end</span>	<span class="o">=</span> <span class="mh">0xe68a0064</span> <span class="o">-</span> <span class="mi">1</span><span class="p">,</span>
		<span class="p">.</span><span class="n">flags</span>	<span class="o">=</span> <span class="n">IORESOURCE_MEM</span><span class="p">,</span>
	<span class="p">},</span>
	<span class="p">{</span>
		<span class="cm">/* VCR/SWR/DMICR */</span>
		<span class="p">.</span><span class="n">start</span>	<span class="o">=</span> <span class="mh">0xe68a0000</span><span class="p">,</span>
		<span class="p">.</span><span class="n">end</span>	<span class="o">=</span> <span class="mh">0xe68a0014</span> <span class="o">-</span> <span class="mi">1</span><span class="p">,</span>
		<span class="p">.</span><span class="n">flags</span>	<span class="o">=</span> <span class="n">IORESOURCE_MEM</span><span class="p">,</span>
	<span class="p">},</span>
	<span class="p">{</span>
		<span class="cm">/* IRQ for channels */</span>
		<span class="p">.</span><span class="n">start</span>	<span class="o">=</span> <span class="n">evt2irq</span><span class="p">(</span><span class="mh">0x0a00</span><span class="p">),</span>
		<span class="p">.</span><span class="n">end</span>	<span class="o">=</span> <span class="n">evt2irq</span><span class="p">(</span><span class="mh">0x0a00</span><span class="p">),</span>
		<span class="p">.</span><span class="n">flags</span>	<span class="o">=</span> <span class="n">IORESOURCE_IRQ</span><span class="p">,</span>
	<span class="p">},</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">platform_device</span> <span class="n">usb_dma0_device</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;sh-dma-engine&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">id</span>		<span class="o">=</span> <span class="mi">3</span><span class="p">,</span>
	<span class="p">.</span><span class="n">resource</span>	<span class="o">=</span> <span class="n">sh7372_usb_dmae0_resources</span><span class="p">,</span>
	<span class="p">.</span><span class="n">num_resources</span>	<span class="o">=</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">sh7372_usb_dmae0_resources</span><span class="p">),</span>
	<span class="p">.</span><span class="n">dev</span>		<span class="o">=</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">platform_data</span>	<span class="o">=</span> <span class="o">&amp;</span><span class="n">usb_dma0_platform_data</span><span class="p">,</span>
	<span class="p">},</span>
<span class="p">};</span>

<span class="cm">/* USB DMAC1 */</span>
<span class="k">static</span> <span class="k">const</span> <span class="k">struct</span> <span class="n">sh_dmae_slave_config</span> <span class="n">sh7372_usb_dmae1_slaves</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">{</span>
		<span class="p">.</span><span class="n">slave_id</span>	<span class="o">=</span> <span class="n">SHDMA_SLAVE_USB1_TX</span><span class="p">,</span>
		<span class="p">.</span><span class="n">chcr</span>		<span class="o">=</span> <span class="n">USBTS_INDEX2VAL</span><span class="p">(</span><span class="n">XMIT_SZ_8BYTE</span><span class="p">),</span>
	<span class="p">},</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">slave_id</span>	<span class="o">=</span> <span class="n">SHDMA_SLAVE_USB1_RX</span><span class="p">,</span>
		<span class="p">.</span><span class="n">chcr</span>		<span class="o">=</span> <span class="n">USBTS_INDEX2VAL</span><span class="p">(</span><span class="n">XMIT_SZ_8BYTE</span><span class="p">),</span>
	<span class="p">},</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">sh_dmae_pdata</span> <span class="n">usb_dma1_platform_data</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">slave</span>		<span class="o">=</span> <span class="n">sh7372_usb_dmae1_slaves</span><span class="p">,</span>
	<span class="p">.</span><span class="n">slave_num</span>	<span class="o">=</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">sh7372_usb_dmae1_slaves</span><span class="p">),</span>
	<span class="p">.</span><span class="n">channel</span>	<span class="o">=</span> <span class="n">sh7372_usb_dmae_channels</span><span class="p">,</span>
	<span class="p">.</span><span class="n">channel_num</span>	<span class="o">=</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">sh7372_usb_dmae_channels</span><span class="p">),</span>
	<span class="p">.</span><span class="n">ts_low_shift</span>	<span class="o">=</span> <span class="mi">6</span><span class="p">,</span>
	<span class="p">.</span><span class="n">ts_low_mask</span>	<span class="o">=</span> <span class="mh">0xc0</span><span class="p">,</span>
	<span class="p">.</span><span class="n">ts_high_shift</span>	<span class="o">=</span> <span class="mi">0</span><span class="p">,</span>
	<span class="p">.</span><span class="n">ts_high_mask</span>	<span class="o">=</span> <span class="mi">0</span><span class="p">,</span>
	<span class="p">.</span><span class="n">ts_shift</span>	<span class="o">=</span> <span class="n">usbts_shift</span><span class="p">,</span>
	<span class="p">.</span><span class="n">ts_shift_num</span>	<span class="o">=</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">usbts_shift</span><span class="p">),</span>
	<span class="p">.</span><span class="n">dmaor_init</span>	<span class="o">=</span> <span class="n">DMAOR_DME</span><span class="p">,</span>
	<span class="p">.</span><span class="n">chcr_offset</span>	<span class="o">=</span> <span class="mh">0x14</span><span class="p">,</span>
	<span class="p">.</span><span class="n">chcr_ie_bit</span>	<span class="o">=</span> <span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="mi">5</span><span class="p">,</span>
	<span class="p">.</span><span class="n">dmaor_is_32bit</span>	<span class="o">=</span> <span class="mi">1</span><span class="p">,</span>
	<span class="p">.</span><span class="n">needs_tend_set</span>	<span class="o">=</span> <span class="mi">1</span><span class="p">,</span>
	<span class="p">.</span><span class="n">no_dmars</span>	<span class="o">=</span> <span class="mi">1</span><span class="p">,</span>
	<span class="p">.</span><span class="n">slave_only</span>	<span class="o">=</span> <span class="mi">1</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">resource</span> <span class="n">sh7372_usb_dmae1_resources</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">{</span>
		<span class="cm">/* Channel registers and DMAOR */</span>
		<span class="p">.</span><span class="n">start</span>	<span class="o">=</span> <span class="mh">0xe68c0020</span><span class="p">,</span>
		<span class="p">.</span><span class="n">end</span>	<span class="o">=</span> <span class="mh">0xe68c0064</span> <span class="o">-</span> <span class="mi">1</span><span class="p">,</span>
		<span class="p">.</span><span class="n">flags</span>	<span class="o">=</span> <span class="n">IORESOURCE_MEM</span><span class="p">,</span>
	<span class="p">},</span>
	<span class="p">{</span>
		<span class="cm">/* VCR/SWR/DMICR */</span>
		<span class="p">.</span><span class="n">start</span>	<span class="o">=</span> <span class="mh">0xe68c0000</span><span class="p">,</span>
		<span class="p">.</span><span class="n">end</span>	<span class="o">=</span> <span class="mh">0xe68c0014</span> <span class="o">-</span> <span class="mi">1</span><span class="p">,</span>
		<span class="p">.</span><span class="n">flags</span>	<span class="o">=</span> <span class="n">IORESOURCE_MEM</span><span class="p">,</span>
	<span class="p">},</span>
	<span class="p">{</span>
		<span class="cm">/* IRQ for channels */</span>
		<span class="p">.</span><span class="n">start</span>	<span class="o">=</span> <span class="n">evt2irq</span><span class="p">(</span><span class="mh">0x1d00</span><span class="p">),</span>
		<span class="p">.</span><span class="n">end</span>	<span class="o">=</span> <span class="n">evt2irq</span><span class="p">(</span><span class="mh">0x1d00</span><span class="p">),</span>
		<span class="p">.</span><span class="n">flags</span>	<span class="o">=</span> <span class="n">IORESOURCE_IRQ</span><span class="p">,</span>
	<span class="p">},</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">platform_device</span> <span class="n">usb_dma1_device</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;sh-dma-engine&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">id</span>		<span class="o">=</span> <span class="mi">4</span><span class="p">,</span>
	<span class="p">.</span><span class="n">resource</span>	<span class="o">=</span> <span class="n">sh7372_usb_dmae1_resources</span><span class="p">,</span>
	<span class="p">.</span><span class="n">num_resources</span>	<span class="o">=</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">sh7372_usb_dmae1_resources</span><span class="p">),</span>
	<span class="p">.</span><span class="n">dev</span>		<span class="o">=</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">platform_data</span>	<span class="o">=</span> <span class="o">&amp;</span><span class="n">usb_dma1_platform_data</span><span class="p">,</span>
	<span class="p">},</span>
<span class="p">};</span>

<span class="cm">/* VPU */</span>
<span class="k">static</span> <span class="k">struct</span> <span class="n">uio_info</span> <span class="n">vpu_platform_data</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span> <span class="o">=</span> <span class="s">&quot;VPU5HG&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">version</span> <span class="o">=</span> <span class="s">&quot;0&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">irq</span> <span class="o">=</span> <span class="n">intcs_evt2irq</span><span class="p">(</span><span class="mh">0x980</span><span class="p">),</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">resource</span> <span class="n">vpu_resources</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">[</span><span class="mi">0</span><span class="p">]</span> <span class="o">=</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">name</span>	<span class="o">=</span> <span class="s">&quot;VPU&quot;</span><span class="p">,</span>
		<span class="p">.</span><span class="n">start</span>	<span class="o">=</span> <span class="mh">0xfe900000</span><span class="p">,</span>
		<span class="p">.</span><span class="n">end</span>	<span class="o">=</span> <span class="mh">0xfe900157</span><span class="p">,</span>
		<span class="p">.</span><span class="n">flags</span>	<span class="o">=</span> <span class="n">IORESOURCE_MEM</span><span class="p">,</span>
	<span class="p">},</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">platform_device</span> <span class="n">vpu_device</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;uio_pdrv_genirq&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">id</span>		<span class="o">=</span> <span class="mi">0</span><span class="p">,</span>
	<span class="p">.</span><span class="n">dev</span> <span class="o">=</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">platform_data</span>	<span class="o">=</span> <span class="o">&amp;</span><span class="n">vpu_platform_data</span><span class="p">,</span>
	<span class="p">},</span>
	<span class="p">.</span><span class="n">resource</span>	<span class="o">=</span> <span class="n">vpu_resources</span><span class="p">,</span>
	<span class="p">.</span><span class="n">num_resources</span>	<span class="o">=</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">vpu_resources</span><span class="p">),</span>
<span class="p">};</span>

<span class="cm">/* VEU0 */</span>
<span class="k">static</span> <span class="k">struct</span> <span class="n">uio_info</span> <span class="n">veu0_platform_data</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span> <span class="o">=</span> <span class="s">&quot;VEU0&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">version</span> <span class="o">=</span> <span class="s">&quot;0&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">irq</span> <span class="o">=</span> <span class="n">intcs_evt2irq</span><span class="p">(</span><span class="mh">0x700</span><span class="p">),</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">resource</span> <span class="n">veu0_resources</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">[</span><span class="mi">0</span><span class="p">]</span> <span class="o">=</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">name</span>	<span class="o">=</span> <span class="s">&quot;VEU0&quot;</span><span class="p">,</span>
		<span class="p">.</span><span class="n">start</span>	<span class="o">=</span> <span class="mh">0xfe920000</span><span class="p">,</span>
		<span class="p">.</span><span class="n">end</span>	<span class="o">=</span> <span class="mh">0xfe9200cb</span><span class="p">,</span>
		<span class="p">.</span><span class="n">flags</span>	<span class="o">=</span> <span class="n">IORESOURCE_MEM</span><span class="p">,</span>
	<span class="p">},</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">platform_device</span> <span class="n">veu0_device</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;uio_pdrv_genirq&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">id</span>		<span class="o">=</span> <span class="mi">1</span><span class="p">,</span>
	<span class="p">.</span><span class="n">dev</span> <span class="o">=</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">platform_data</span>	<span class="o">=</span> <span class="o">&amp;</span><span class="n">veu0_platform_data</span><span class="p">,</span>
	<span class="p">},</span>
	<span class="p">.</span><span class="n">resource</span>	<span class="o">=</span> <span class="n">veu0_resources</span><span class="p">,</span>
	<span class="p">.</span><span class="n">num_resources</span>	<span class="o">=</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">veu0_resources</span><span class="p">),</span>
<span class="p">};</span>

<span class="cm">/* VEU1 */</span>
<span class="k">static</span> <span class="k">struct</span> <span class="n">uio_info</span> <span class="n">veu1_platform_data</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span> <span class="o">=</span> <span class="s">&quot;VEU1&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">version</span> <span class="o">=</span> <span class="s">&quot;0&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">irq</span> <span class="o">=</span> <span class="n">intcs_evt2irq</span><span class="p">(</span><span class="mh">0x720</span><span class="p">),</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">resource</span> <span class="n">veu1_resources</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">[</span><span class="mi">0</span><span class="p">]</span> <span class="o">=</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">name</span>	<span class="o">=</span> <span class="s">&quot;VEU1&quot;</span><span class="p">,</span>
		<span class="p">.</span><span class="n">start</span>	<span class="o">=</span> <span class="mh">0xfe924000</span><span class="p">,</span>
		<span class="p">.</span><span class="n">end</span>	<span class="o">=</span> <span class="mh">0xfe9240cb</span><span class="p">,</span>
		<span class="p">.</span><span class="n">flags</span>	<span class="o">=</span> <span class="n">IORESOURCE_MEM</span><span class="p">,</span>
	<span class="p">},</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">platform_device</span> <span class="n">veu1_device</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;uio_pdrv_genirq&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">id</span>		<span class="o">=</span> <span class="mi">2</span><span class="p">,</span>
	<span class="p">.</span><span class="n">dev</span> <span class="o">=</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">platform_data</span>	<span class="o">=</span> <span class="o">&amp;</span><span class="n">veu1_platform_data</span><span class="p">,</span>
	<span class="p">},</span>
	<span class="p">.</span><span class="n">resource</span>	<span class="o">=</span> <span class="n">veu1_resources</span><span class="p">,</span>
	<span class="p">.</span><span class="n">num_resources</span>	<span class="o">=</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">veu1_resources</span><span class="p">),</span>
<span class="p">};</span>

<span class="cm">/* VEU2 */</span>
<span class="k">static</span> <span class="k">struct</span> <span class="n">uio_info</span> <span class="n">veu2_platform_data</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span> <span class="o">=</span> <span class="s">&quot;VEU2&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">version</span> <span class="o">=</span> <span class="s">&quot;0&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">irq</span> <span class="o">=</span> <span class="n">intcs_evt2irq</span><span class="p">(</span><span class="mh">0x740</span><span class="p">),</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">resource</span> <span class="n">veu2_resources</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">[</span><span class="mi">0</span><span class="p">]</span> <span class="o">=</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">name</span>	<span class="o">=</span> <span class="s">&quot;VEU2&quot;</span><span class="p">,</span>
		<span class="p">.</span><span class="n">start</span>	<span class="o">=</span> <span class="mh">0xfe928000</span><span class="p">,</span>
		<span class="p">.</span><span class="n">end</span>	<span class="o">=</span> <span class="mh">0xfe928307</span><span class="p">,</span>
		<span class="p">.</span><span class="n">flags</span>	<span class="o">=</span> <span class="n">IORESOURCE_MEM</span><span class="p">,</span>
	<span class="p">},</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">platform_device</span> <span class="n">veu2_device</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;uio_pdrv_genirq&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">id</span>		<span class="o">=</span> <span class="mi">3</span><span class="p">,</span>
	<span class="p">.</span><span class="n">dev</span> <span class="o">=</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">platform_data</span>	<span class="o">=</span> <span class="o">&amp;</span><span class="n">veu2_platform_data</span><span class="p">,</span>
	<span class="p">},</span>
	<span class="p">.</span><span class="n">resource</span>	<span class="o">=</span> <span class="n">veu2_resources</span><span class="p">,</span>
	<span class="p">.</span><span class="n">num_resources</span>	<span class="o">=</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">veu2_resources</span><span class="p">),</span>
<span class="p">};</span>

<span class="cm">/* VEU3 */</span>
<span class="k">static</span> <span class="k">struct</span> <span class="n">uio_info</span> <span class="n">veu3_platform_data</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span> <span class="o">=</span> <span class="s">&quot;VEU3&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">version</span> <span class="o">=</span> <span class="s">&quot;0&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">irq</span> <span class="o">=</span> <span class="n">intcs_evt2irq</span><span class="p">(</span><span class="mh">0x760</span><span class="p">),</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">resource</span> <span class="n">veu3_resources</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">[</span><span class="mi">0</span><span class="p">]</span> <span class="o">=</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">name</span>	<span class="o">=</span> <span class="s">&quot;VEU3&quot;</span><span class="p">,</span>
		<span class="p">.</span><span class="n">start</span>	<span class="o">=</span> <span class="mh">0xfe92c000</span><span class="p">,</span>
		<span class="p">.</span><span class="n">end</span>	<span class="o">=</span> <span class="mh">0xfe92c307</span><span class="p">,</span>
		<span class="p">.</span><span class="n">flags</span>	<span class="o">=</span> <span class="n">IORESOURCE_MEM</span><span class="p">,</span>
	<span class="p">},</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">platform_device</span> <span class="n">veu3_device</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;uio_pdrv_genirq&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">id</span>		<span class="o">=</span> <span class="mi">4</span><span class="p">,</span>
	<span class="p">.</span><span class="n">dev</span> <span class="o">=</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">platform_data</span>	<span class="o">=</span> <span class="o">&amp;</span><span class="n">veu3_platform_data</span><span class="p">,</span>
	<span class="p">},</span>
	<span class="p">.</span><span class="n">resource</span>	<span class="o">=</span> <span class="n">veu3_resources</span><span class="p">,</span>
	<span class="p">.</span><span class="n">num_resources</span>	<span class="o">=</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">veu3_resources</span><span class="p">),</span>
<span class="p">};</span>

<span class="cm">/* JPU */</span>
<span class="k">static</span> <span class="k">struct</span> <span class="n">uio_info</span> <span class="n">jpu_platform_data</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span> <span class="o">=</span> <span class="s">&quot;JPU&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">version</span> <span class="o">=</span> <span class="s">&quot;0&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">irq</span> <span class="o">=</span> <span class="n">intcs_evt2irq</span><span class="p">(</span><span class="mh">0x560</span><span class="p">),</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">resource</span> <span class="n">jpu_resources</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">[</span><span class="mi">0</span><span class="p">]</span> <span class="o">=</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">name</span>	<span class="o">=</span> <span class="s">&quot;JPU&quot;</span><span class="p">,</span>
		<span class="p">.</span><span class="n">start</span>	<span class="o">=</span> <span class="mh">0xfe980000</span><span class="p">,</span>
		<span class="p">.</span><span class="n">end</span>	<span class="o">=</span> <span class="mh">0xfe9902d3</span><span class="p">,</span>
		<span class="p">.</span><span class="n">flags</span>	<span class="o">=</span> <span class="n">IORESOURCE_MEM</span><span class="p">,</span>
	<span class="p">},</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">platform_device</span> <span class="n">jpu_device</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;uio_pdrv_genirq&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">id</span>		<span class="o">=</span> <span class="mi">5</span><span class="p">,</span>
	<span class="p">.</span><span class="n">dev</span> <span class="o">=</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">platform_data</span>	<span class="o">=</span> <span class="o">&amp;</span><span class="n">jpu_platform_data</span><span class="p">,</span>
	<span class="p">},</span>
	<span class="p">.</span><span class="n">resource</span>	<span class="o">=</span> <span class="n">jpu_resources</span><span class="p">,</span>
	<span class="p">.</span><span class="n">num_resources</span>	<span class="o">=</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">jpu_resources</span><span class="p">),</span>
<span class="p">};</span>

<span class="cm">/* SPU2DSP0 */</span>
<span class="k">static</span> <span class="k">struct</span> <span class="n">uio_info</span> <span class="n">spu0_platform_data</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span> <span class="o">=</span> <span class="s">&quot;SPU2DSP0&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">version</span> <span class="o">=</span> <span class="s">&quot;0&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">irq</span> <span class="o">=</span> <span class="n">evt2irq</span><span class="p">(</span><span class="mh">0x1800</span><span class="p">),</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">resource</span> <span class="n">spu0_resources</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">[</span><span class="mi">0</span><span class="p">]</span> <span class="o">=</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">name</span>	<span class="o">=</span> <span class="s">&quot;SPU2DSP0&quot;</span><span class="p">,</span>
		<span class="p">.</span><span class="n">start</span>	<span class="o">=</span> <span class="mh">0xfe200000</span><span class="p">,</span>
		<span class="p">.</span><span class="n">end</span>	<span class="o">=</span> <span class="mh">0xfe2fffff</span><span class="p">,</span>
		<span class="p">.</span><span class="n">flags</span>	<span class="o">=</span> <span class="n">IORESOURCE_MEM</span><span class="p">,</span>
	<span class="p">},</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">platform_device</span> <span class="n">spu0_device</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;uio_pdrv_genirq&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">id</span>		<span class="o">=</span> <span class="mi">6</span><span class="p">,</span>
	<span class="p">.</span><span class="n">dev</span> <span class="o">=</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">platform_data</span>	<span class="o">=</span> <span class="o">&amp;</span><span class="n">spu0_platform_data</span><span class="p">,</span>
	<span class="p">},</span>
	<span class="p">.</span><span class="n">resource</span>	<span class="o">=</span> <span class="n">spu0_resources</span><span class="p">,</span>
	<span class="p">.</span><span class="n">num_resources</span>	<span class="o">=</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">spu0_resources</span><span class="p">),</span>
<span class="p">};</span>

<span class="cm">/* SPU2DSP1 */</span>
<span class="k">static</span> <span class="k">struct</span> <span class="n">uio_info</span> <span class="n">spu1_platform_data</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span> <span class="o">=</span> <span class="s">&quot;SPU2DSP1&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">version</span> <span class="o">=</span> <span class="s">&quot;0&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">irq</span> <span class="o">=</span> <span class="n">evt2irq</span><span class="p">(</span><span class="mh">0x1820</span><span class="p">),</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">resource</span> <span class="n">spu1_resources</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">[</span><span class="mi">0</span><span class="p">]</span> <span class="o">=</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">name</span>	<span class="o">=</span> <span class="s">&quot;SPU2DSP1&quot;</span><span class="p">,</span>
		<span class="p">.</span><span class="n">start</span>	<span class="o">=</span> <span class="mh">0xfe300000</span><span class="p">,</span>
		<span class="p">.</span><span class="n">end</span>	<span class="o">=</span> <span class="mh">0xfe3fffff</span><span class="p">,</span>
		<span class="p">.</span><span class="n">flags</span>	<span class="o">=</span> <span class="n">IORESOURCE_MEM</span><span class="p">,</span>
	<span class="p">},</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">platform_device</span> <span class="n">spu1_device</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;uio_pdrv_genirq&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">id</span>		<span class="o">=</span> <span class="mi">7</span><span class="p">,</span>
	<span class="p">.</span><span class="n">dev</span> <span class="o">=</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">platform_data</span>	<span class="o">=</span> <span class="o">&amp;</span><span class="n">spu1_platform_data</span><span class="p">,</span>
	<span class="p">},</span>
	<span class="p">.</span><span class="n">resource</span>	<span class="o">=</span> <span class="n">spu1_resources</span><span class="p">,</span>
	<span class="p">.</span><span class="n">num_resources</span>	<span class="o">=</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">spu1_resources</span><span class="p">),</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">platform_device</span> <span class="o">*</span><span class="n">sh7372_early_devices</span><span class="p">[]</span> <span class="n">__initdata</span> <span class="o">=</span> <span class="p">{</span>
	<span class="o">&amp;</span><span class="n">scif0_device</span><span class="p">,</span>
	<span class="o">&amp;</span><span class="n">scif1_device</span><span class="p">,</span>
	<span class="o">&amp;</span><span class="n">scif2_device</span><span class="p">,</span>
	<span class="o">&amp;</span><span class="n">scif3_device</span><span class="p">,</span>
	<span class="o">&amp;</span><span class="n">scif4_device</span><span class="p">,</span>
	<span class="o">&amp;</span><span class="n">scif5_device</span><span class="p">,</span>
	<span class="o">&amp;</span><span class="n">scif6_device</span><span class="p">,</span>
	<span class="o">&amp;</span><span class="n">cmt2_device</span><span class="p">,</span>
	<span class="o">&amp;</span><span class="n">tmu00_device</span><span class="p">,</span>
	<span class="o">&amp;</span><span class="n">tmu01_device</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">platform_device</span> <span class="o">*</span><span class="n">sh7372_late_devices</span><span class="p">[]</span> <span class="n">__initdata</span> <span class="o">=</span> <span class="p">{</span>
	<span class="o">&amp;</span><span class="n">iic0_device</span><span class="p">,</span>
	<span class="o">&amp;</span><span class="n">iic1_device</span><span class="p">,</span>
	<span class="o">&amp;</span><span class="n">dma0_device</span><span class="p">,</span>
	<span class="o">&amp;</span><span class="n">dma1_device</span><span class="p">,</span>
	<span class="o">&amp;</span><span class="n">dma2_device</span><span class="p">,</span>
	<span class="o">&amp;</span><span class="n">usb_dma0_device</span><span class="p">,</span>
	<span class="o">&amp;</span><span class="n">usb_dma1_device</span><span class="p">,</span>
	<span class="o">&amp;</span><span class="n">vpu_device</span><span class="p">,</span>
	<span class="o">&amp;</span><span class="n">veu0_device</span><span class="p">,</span>
	<span class="o">&amp;</span><span class="n">veu1_device</span><span class="p">,</span>
	<span class="o">&amp;</span><span class="n">veu2_device</span><span class="p">,</span>
	<span class="o">&amp;</span><span class="n">veu3_device</span><span class="p">,</span>
	<span class="o">&amp;</span><span class="n">jpu_device</span><span class="p">,</span>
	<span class="o">&amp;</span><span class="n">spu0_device</span><span class="p">,</span>
	<span class="o">&amp;</span><span class="n">spu1_device</span><span class="p">,</span>
<span class="p">};</span>

<span class="kt">void</span> <span class="n">__init</span> <span class="nf">sh7372_add_standard_devices</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">sh7372_init_pm_domain</span><span class="p">(</span><span class="o">&amp;</span><span class="n">sh7372_a4lc</span><span class="p">);</span>
	<span class="n">sh7372_init_pm_domain</span><span class="p">(</span><span class="o">&amp;</span><span class="n">sh7372_a4mp</span><span class="p">);</span>
	<span class="n">sh7372_init_pm_domain</span><span class="p">(</span><span class="o">&amp;</span><span class="n">sh7372_d4</span><span class="p">);</span>
	<span class="n">sh7372_init_pm_domain</span><span class="p">(</span><span class="o">&amp;</span><span class="n">sh7372_a4r</span><span class="p">);</span>
	<span class="n">sh7372_init_pm_domain</span><span class="p">(</span><span class="o">&amp;</span><span class="n">sh7372_a3rv</span><span class="p">);</span>
	<span class="n">sh7372_init_pm_domain</span><span class="p">(</span><span class="o">&amp;</span><span class="n">sh7372_a3ri</span><span class="p">);</span>
	<span class="n">sh7372_init_pm_domain</span><span class="p">(</span><span class="o">&amp;</span><span class="n">sh7372_a4s</span><span class="p">);</span>
	<span class="n">sh7372_init_pm_domain</span><span class="p">(</span><span class="o">&amp;</span><span class="n">sh7372_a3sp</span><span class="p">);</span>
	<span class="n">sh7372_init_pm_domain</span><span class="p">(</span><span class="o">&amp;</span><span class="n">sh7372_a3sg</span><span class="p">);</span>

	<span class="n">sh7372_pm_add_subdomain</span><span class="p">(</span><span class="o">&amp;</span><span class="n">sh7372_a4lc</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">sh7372_a3rv</span><span class="p">);</span>
	<span class="n">sh7372_pm_add_subdomain</span><span class="p">(</span><span class="o">&amp;</span><span class="n">sh7372_a4r</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">sh7372_a4lc</span><span class="p">);</span>

	<span class="n">sh7372_pm_add_subdomain</span><span class="p">(</span><span class="o">&amp;</span><span class="n">sh7372_a4s</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">sh7372_a3sg</span><span class="p">);</span>
	<span class="n">sh7372_pm_add_subdomain</span><span class="p">(</span><span class="o">&amp;</span><span class="n">sh7372_a4s</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">sh7372_a3sp</span><span class="p">);</span>

	<span class="n">platform_add_devices</span><span class="p">(</span><span class="n">sh7372_early_devices</span><span class="p">,</span>
			    <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">sh7372_early_devices</span><span class="p">));</span>

	<span class="n">platform_add_devices</span><span class="p">(</span><span class="n">sh7372_late_devices</span><span class="p">,</span>
			    <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">sh7372_late_devices</span><span class="p">));</span>

	<span class="n">sh7372_add_device_to_domain</span><span class="p">(</span><span class="o">&amp;</span><span class="n">sh7372_a3rv</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">vpu_device</span><span class="p">);</span>
	<span class="n">sh7372_add_device_to_domain</span><span class="p">(</span><span class="o">&amp;</span><span class="n">sh7372_a4mp</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">spu0_device</span><span class="p">);</span>
	<span class="n">sh7372_add_device_to_domain</span><span class="p">(</span><span class="o">&amp;</span><span class="n">sh7372_a4mp</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">spu1_device</span><span class="p">);</span>
	<span class="n">sh7372_add_device_to_domain</span><span class="p">(</span><span class="o">&amp;</span><span class="n">sh7372_a3sp</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">scif0_device</span><span class="p">);</span>
	<span class="n">sh7372_add_device_to_domain</span><span class="p">(</span><span class="o">&amp;</span><span class="n">sh7372_a3sp</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">scif1_device</span><span class="p">);</span>
	<span class="n">sh7372_add_device_to_domain</span><span class="p">(</span><span class="o">&amp;</span><span class="n">sh7372_a3sp</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">scif2_device</span><span class="p">);</span>
	<span class="n">sh7372_add_device_to_domain</span><span class="p">(</span><span class="o">&amp;</span><span class="n">sh7372_a3sp</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">scif3_device</span><span class="p">);</span>
	<span class="n">sh7372_add_device_to_domain</span><span class="p">(</span><span class="o">&amp;</span><span class="n">sh7372_a3sp</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">scif4_device</span><span class="p">);</span>
	<span class="n">sh7372_add_device_to_domain</span><span class="p">(</span><span class="o">&amp;</span><span class="n">sh7372_a3sp</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">scif5_device</span><span class="p">);</span>
	<span class="n">sh7372_add_device_to_domain</span><span class="p">(</span><span class="o">&amp;</span><span class="n">sh7372_a3sp</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">scif6_device</span><span class="p">);</span>
	<span class="n">sh7372_add_device_to_domain</span><span class="p">(</span><span class="o">&amp;</span><span class="n">sh7372_a3sp</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">iic1_device</span><span class="p">);</span>
	<span class="n">sh7372_add_device_to_domain</span><span class="p">(</span><span class="o">&amp;</span><span class="n">sh7372_a3sp</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">dma0_device</span><span class="p">);</span>
	<span class="n">sh7372_add_device_to_domain</span><span class="p">(</span><span class="o">&amp;</span><span class="n">sh7372_a3sp</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">dma1_device</span><span class="p">);</span>
	<span class="n">sh7372_add_device_to_domain</span><span class="p">(</span><span class="o">&amp;</span><span class="n">sh7372_a3sp</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">dma2_device</span><span class="p">);</span>
	<span class="n">sh7372_add_device_to_domain</span><span class="p">(</span><span class="o">&amp;</span><span class="n">sh7372_a3sp</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">usb_dma0_device</span><span class="p">);</span>
	<span class="n">sh7372_add_device_to_domain</span><span class="p">(</span><span class="o">&amp;</span><span class="n">sh7372_a3sp</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">usb_dma1_device</span><span class="p">);</span>
	<span class="n">sh7372_add_device_to_domain</span><span class="p">(</span><span class="o">&amp;</span><span class="n">sh7372_a4r</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">iic0_device</span><span class="p">);</span>
	<span class="n">sh7372_add_device_to_domain</span><span class="p">(</span><span class="o">&amp;</span><span class="n">sh7372_a4r</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">veu0_device</span><span class="p">);</span>
	<span class="n">sh7372_add_device_to_domain</span><span class="p">(</span><span class="o">&amp;</span><span class="n">sh7372_a4r</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">veu1_device</span><span class="p">);</span>
	<span class="n">sh7372_add_device_to_domain</span><span class="p">(</span><span class="o">&amp;</span><span class="n">sh7372_a4r</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">veu2_device</span><span class="p">);</span>
	<span class="n">sh7372_add_device_to_domain</span><span class="p">(</span><span class="o">&amp;</span><span class="n">sh7372_a4r</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">veu3_device</span><span class="p">);</span>
	<span class="n">sh7372_add_device_to_domain</span><span class="p">(</span><span class="o">&amp;</span><span class="n">sh7372_a4r</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">jpu_device</span><span class="p">);</span>
	<span class="n">sh7372_add_device_to_domain</span><span class="p">(</span><span class="o">&amp;</span><span class="n">sh7372_a4r</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">tmu00_device</span><span class="p">);</span>
	<span class="n">sh7372_add_device_to_domain</span><span class="p">(</span><span class="o">&amp;</span><span class="n">sh7372_a4r</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">tmu01_device</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="n">__init</span> <span class="nf">sh7372_earlytimer_init</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">sh7372_clock_init</span><span class="p">();</span>
	<span class="n">shmobile_earlytimer_init</span><span class="p">();</span>
<span class="p">}</span>

<span class="kt">void</span> <span class="n">__init</span> <span class="nf">sh7372_add_early_devices</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">early_platform_add_devices</span><span class="p">(</span><span class="n">sh7372_early_devices</span><span class="p">,</span>
				   <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">sh7372_early_devices</span><span class="p">));</span>

	<span class="cm">/* setup early console here as well */</span>
	<span class="n">shmobile_setup_console</span><span class="p">();</span>

	<span class="cm">/* override timer setup with soc-specific code */</span>
	<span class="n">shmobile_timer</span><span class="p">.</span><span class="n">init</span> <span class="o">=</span> <span class="n">sh7372_earlytimer_init</span><span class="p">;</span>
<span class="p">}</span>

<span class="cp">#ifdef CONFIG_USE_OF</span>

<span class="kt">void</span> <span class="n">__init</span> <span class="nf">sh7372_add_early_devices_dt</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">shmobile_setup_delay</span><span class="p">(</span><span class="mi">800</span><span class="p">,</span> <span class="mi">1</span><span class="p">,</span> <span class="mi">3</span><span class="p">);</span> <span class="cm">/* Cortex-A8 @ 800MHz */</span>

	<span class="n">early_platform_add_devices</span><span class="p">(</span><span class="n">sh7372_early_devices</span><span class="p">,</span>
				   <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">sh7372_early_devices</span><span class="p">));</span>

	<span class="cm">/* setup early console here as well */</span>
	<span class="n">shmobile_setup_console</span><span class="p">();</span>
<span class="p">}</span>

<span class="k">static</span> <span class="k">const</span> <span class="k">struct</span> <span class="n">of_dev_auxdata</span> <span class="n">sh7372_auxdata_lookup</span><span class="p">[]</span> <span class="n">__initconst</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">{</span> <span class="p">}</span>
<span class="p">};</span>

<span class="kt">void</span> <span class="n">__init</span> <span class="nf">sh7372_add_standard_devices_dt</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="cm">/* clocks are setup late during boot in the case of DT */</span>
	<span class="n">sh7372_clock_init</span><span class="p">();</span>

	<span class="n">platform_add_devices</span><span class="p">(</span><span class="n">sh7372_early_devices</span><span class="p">,</span>
			    <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">sh7372_early_devices</span><span class="p">));</span>

	<span class="n">of_platform_populate</span><span class="p">(</span><span class="nb">NULL</span><span class="p">,</span> <span class="n">of_default_bus_match_table</span><span class="p">,</span>
			     <span class="n">sh7372_auxdata_lookup</span><span class="p">,</span> <span class="nb">NULL</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="k">const</span> <span class="kt">char</span> <span class="o">*</span><span class="n">sh7372_boards_compat_dt</span><span class="p">[]</span> <span class="n">__initdata</span> <span class="o">=</span> <span class="p">{</span>
	<span class="s">&quot;renesas,sh7372&quot;</span><span class="p">,</span>
	<span class="nb">NULL</span><span class="p">,</span>
<span class="p">};</span>

<span class="n">DT_MACHINE_START</span><span class="p">(</span><span class="n">SH7372_DT</span><span class="p">,</span> <span class="s">&quot;Generic SH7372 (Flattened Device Tree)&quot;</span><span class="p">)</span>
	<span class="p">.</span><span class="n">map_io</span>		<span class="o">=</span> <span class="n">sh7372_map_io</span><span class="p">,</span>
	<span class="p">.</span><span class="n">init_early</span>	<span class="o">=</span> <span class="n">sh7372_add_early_devices_dt</span><span class="p">,</span>
	<span class="p">.</span><span class="n">nr_irqs</span>	<span class="o">=</span> <span class="n">NR_IRQS_LEGACY</span><span class="p">,</span>
	<span class="p">.</span><span class="n">init_irq</span>	<span class="o">=</span> <span class="n">sh7372_init_irq</span><span class="p">,</span>
	<span class="p">.</span><span class="n">handle_irq</span>	<span class="o">=</span> <span class="n">shmobile_handle_irq_intc</span><span class="p">,</span>
	<span class="p">.</span><span class="n">init_machine</span>	<span class="o">=</span> <span class="n">sh7372_add_standard_devices_dt</span><span class="p">,</span>
	<span class="p">.</span><span class="n">timer</span>		<span class="o">=</span> <span class="o">&amp;</span><span class="n">shmobile_timer</span><span class="p">,</span>
	<span class="p">.</span><span class="n">dt_compat</span>	<span class="o">=</span> <span class="n">sh7372_boards_compat_dt</span><span class="p">,</span>
<span class="n">MACHINE_END</span>

<span class="cp">#endif </span><span class="cm">/* CONFIG_USE_OF */</span><span class="cp"></span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:3}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../../javascript/docco.min.js"></script>
</html>
