
centos-preinstalled/troff:     file format elf32-littlearm


Disassembly of section .init:

0000932c <.init>:
    932c:	push	{r3, lr}
    9330:	bl	b1f4 <fputs@plt+0x1af4>
    9334:	pop	{r3, pc}

Disassembly of section .plt:

00009338 <qsort@plt-0x14>:
    9338:	push	{lr}		; (str lr, [sp, #-4]!)
    933c:	ldr	lr, [pc, #4]	; 9348 <qsort@plt-0x4>
    9340:	add	lr, pc, lr
    9344:	ldr	pc, [lr, #8]!
    9348:			; <UNDEFINED> instruction: 0x00061cb8

0000934c <qsort@plt>:
    934c:	add	ip, pc, #0, 12
    9350:	add	ip, ip, #397312	; 0x61000
    9354:	ldr	pc, [ip, #3256]!	; 0xcb8

00009358 <strerror@plt>:
    9358:	add	ip, pc, #0, 12
    935c:	add	ip, ip, #397312	; 0x61000
    9360:	ldr	pc, [ip, #3248]!	; 0xcb0

00009364 <__ctype_toupper_loc@plt>:
    9364:	add	ip, pc, #0, 12
    9368:	add	ip, ip, #397312	; 0x61000
    936c:	ldr	pc, [ip, #3240]!	; 0xca8

00009370 <fileno@plt>:
    9370:	add	ip, pc, #0, 12
    9374:	add	ip, ip, #397312	; 0x61000
    9378:	ldr	pc, [ip, #3232]!	; 0xca0

0000937c <abort@plt>:
    937c:	add	ip, pc, #0, 12
    9380:	add	ip, ip, #397312	; 0x61000
    9384:	ldr	pc, [ip, #3224]!	; 0xc98

00009388 <localtime@plt>:
    9388:	add	ip, pc, #0, 12
    938c:	add	ip, ip, #397312	; 0x61000
    9390:	ldr	pc, [ip, #3216]!	; 0xc90

00009394 <memcmp@plt>:
    9394:	add	ip, pc, #0, 12
    9398:	add	ip, ip, #397312	; 0x61000
    939c:	ldr	pc, [ip, #3208]!	; 0xc88

000093a0 <__libc_start_main@plt>:
    93a0:	add	ip, pc, #0, 12
    93a4:	add	ip, ip, #397312	; 0x61000
    93a8:	ldr	pc, [ip, #3200]!	; 0xc80

000093ac <setbuf@plt>:
    93ac:	add	ip, pc, #0, 12
    93b0:	add	ip, ip, #397312	; 0x61000
    93b4:	ldr	pc, [ip, #3192]!	; 0xc78

000093b8 <__gmon_start__@plt>:
    93b8:	add	ip, pc, #0, 12
    93bc:	add	ip, ip, #397312	; 0x61000
    93c0:	ldr	pc, [ip, #3184]!	; 0xc70

000093c4 <rewind@plt>:
    93c4:	add	ip, pc, #0, 12
    93c8:	add	ip, ip, #397312	; 0x61000
    93cc:	ldr	pc, [ip, #3176]!	; 0xc68

000093d0 <__strcat_chk@plt>:
    93d0:	add	ip, pc, #0, 12
    93d4:	add	ip, ip, #397312	; 0x61000
    93d8:	ldr	pc, [ip, #3168]!	; 0xc60

000093dc <fclose@plt>:
    93dc:	add	ip, pc, #0, 12
    93e0:	add	ip, ip, #397312	; 0x61000
    93e4:	ldr	pc, [ip, #3160]!	; 0xc58

000093e8 <fgets@plt>:
    93e8:	add	ip, pc, #0, 12
    93ec:	add	ip, ip, #397312	; 0x61000
    93f0:	ldr	pc, [ip, #3152]!	; 0xc50

000093f4 <getenv@plt>:
    93f4:	add	ip, pc, #0, 12
    93f8:	add	ip, ip, #397312	; 0x61000
    93fc:	ldr	pc, [ip, #3144]!	; 0xc48

00009400 <__printf_chk@plt>:
    9400:	add	ip, pc, #0, 12
    9404:	add	ip, ip, #397312	; 0x61000
    9408:	ldr	pc, [ip, #3136]!	; 0xc40

0000940c <_IO_getc@plt>:
    940c:	add	ip, pc, #0, 12
    9410:	add	ip, ip, #397312	; 0x61000
    9414:	ldr	pc, [ip, #3128]!	; 0xc38

00009418 <system@plt>:
    9418:	add	ip, pc, #0, 12
    941c:	add	ip, ip, #397312	; 0x61000
    9420:	ldr	pc, [ip, #3120]!	; 0xc30

00009424 <strchr@plt>:
    9424:	add	ip, pc, #0, 12
    9428:	add	ip, ip, #397312	; 0x61000
    942c:	ldr	pc, [ip, #3112]!	; 0xc28

00009430 <strcasecmp@plt>:
    9430:	add	ip, pc, #0, 12
    9434:	add	ip, ip, #397312	; 0x61000
    9438:	ldr	pc, [ip, #3104]!	; 0xc20

0000943c <pclose@plt>:
    943c:	add	ip, pc, #0, 12
    9440:	add	ip, ip, #397312	; 0x61000
    9444:	ldr	pc, [ip, #3096]!	; 0xc18

00009448 <stpcpy@plt>:
    9448:	add	ip, pc, #0, 12
    944c:	add	ip, ip, #397312	; 0x61000
    9450:	ldr	pc, [ip, #3088]!	; 0xc10

00009454 <fopen@plt>:
    9454:	add	ip, pc, #0, 12
    9458:	add	ip, ip, #397312	; 0x61000
    945c:	ldr	pc, [ip, #3080]!	; 0xc08

00009460 <__cxa_end_cleanup@plt>:
    9460:	add	ip, pc, #0, 12
    9464:	add	ip, ip, #397312	; 0x61000
    9468:	ldr	pc, [ip, #3072]!	; 0xc00

0000946c <ungetc@plt>:
    946c:	add	ip, pc, #0, 12
    9470:	add	ip, ip, #397312	; 0x61000
    9474:	ldr	pc, [ip, #3064]!	; 0xbf8

00009478 <sqrt@plt>:
    9478:	add	ip, pc, #0, 12
    947c:	add	ip, ip, #397312	; 0x61000
    9480:	ldr	pc, [ip, #3056]!	; 0xbf0

00009484 <_exit@plt>:
    9484:	add	ip, pc, #0, 12
    9488:	add	ip, ip, #397312	; 0x61000
    948c:	ldr	pc, [ip, #3048]!	; 0xbe8

00009490 <free@plt>:
    9490:	add	ip, pc, #0, 12
    9494:	add	ip, ip, #397312	; 0x61000
    9498:	ldr	pc, [ip, #3040]!	; 0xbe0

0000949c <write@plt>:
    949c:	add	ip, pc, #0, 12
    94a0:	add	ip, ip, #397312	; 0x61000
    94a4:	ldr	pc, [ip, #3032]!	; 0xbd8

000094a8 <fseek@plt>:
    94a8:	add	ip, pc, #0, 12
    94ac:	add	ip, ip, #397312	; 0x61000
    94b0:	ldr	pc, [ip, #3024]!	; 0xbd0

000094b4 <__memcpy_chk@plt>:
    94b4:	add	ip, pc, #0, 12
    94b8:	add	ip, ip, #397312	; 0x61000
    94bc:	ldr	pc, [ip, #3016]!	; 0xbc8

000094c0 <fflush@plt>:
    94c0:	add	ip, pc, #0, 12
    94c4:	add	ip, ip, #397312	; 0x61000
    94c8:	ldr	pc, [ip, #3008]!	; 0xbc0

000094cc <isatty@plt>:
    94cc:	add	ip, pc, #0, 12
    94d0:	add	ip, ip, #397312	; 0x61000
    94d4:	ldr	pc, [ip, #3000]!	; 0xbb8

000094d8 <strlen@plt>:
    94d8:	add	ip, pc, #0, 12
    94dc:	add	ip, ip, #397312	; 0x61000
    94e0:	ldr	pc, [ip, #2992]!	; 0xbb0

000094e4 <sscanf@plt>:
    94e4:	add	ip, pc, #0, 12
    94e8:	add	ip, ip, #397312	; 0x61000
    94ec:	ldr	pc, [ip, #2984]!	; 0xba8

000094f0 <memcpy@plt>:
    94f0:	add	ip, pc, #0, 12
    94f4:	add	ip, ip, #397312	; 0x61000
    94f8:	ldr	pc, [ip, #2976]!	; 0xba0

000094fc <setlocale@plt>:
    94fc:	add	ip, pc, #0, 12
    9500:	add	ip, ip, #397312	; 0x61000
    9504:	ldr	pc, [ip, #2968]!	; 0xb98

00009508 <clearerr@plt>:
    9508:	add	ip, pc, #0, 12
    950c:	add	ip, ip, #397312	; 0x61000
    9510:	ldr	pc, [ip, #2960]!	; 0xb90

00009514 <__ctype_tolower_loc@plt>:
    9514:	add	ip, pc, #0, 12
    9518:	add	ip, ip, #397312	; 0x61000
    951c:	ldr	pc, [ip, #2952]!	; 0xb88

00009520 <_ZSt9terminatev@plt>:
    9520:	add	ip, pc, #0, 12
    9524:	add	ip, ip, #397312	; 0x61000
    9528:	ldr	pc, [ip, #2944]!	; 0xb80

0000952c <strtol@plt>:
    952c:	add	ip, pc, #0, 12
    9530:	add	ip, ip, #397312	; 0x61000
    9534:	ldr	pc, [ip, #2936]!	; 0xb78

00009538 <strcpy@plt>:
    9538:	add	ip, pc, #0, 12
    953c:	add	ip, ip, #397312	; 0x61000
    9540:	ldr	pc, [ip, #2928]!	; 0xb70

00009544 <strncat@plt>:
    9544:	add	ip, pc, #0, 12
    9548:	add	ip, ip, #397312	; 0x61000
    954c:	ldr	pc, [ip, #2920]!	; 0xb68

00009550 <__aeabi_uidiv@plt>:
    9550:	add	ip, pc, #0, 12
    9554:	add	ip, ip, #397312	; 0x61000
    9558:	ldr	pc, [ip, #2912]!	; 0xb60

0000955c <putenv@plt>:
    955c:	add	ip, pc, #0, 12
    9560:	add	ip, ip, #397312	; 0x61000
    9564:	ldr	pc, [ip, #2904]!	; 0xb58

00009568 <__cxa_pure_virtual@plt>:
    9568:	add	ip, pc, #0, 12
    956c:	add	ip, ip, #397312	; 0x61000
    9570:	ldr	pc, [ip, #2896]!	; 0xb50

00009574 <strstr@plt>:
    9574:	add	ip, pc, #0, 12
    9578:	add	ip, ip, #397312	; 0x61000
    957c:	ldr	pc, [ip, #2888]!	; 0xb48

00009580 <fwrite@plt>:
    9580:	add	ip, pc, #0, 12
    9584:	add	ip, ip, #397312	; 0x61000
    9588:	ldr	pc, [ip, #2880]!	; 0xb40

0000958c <_Znaj@plt>:
    958c:	add	ip, pc, #0, 12
    9590:	add	ip, ip, #397312	; 0x61000
    9594:	ldr	pc, [ip, #2872]!	; 0xb38

00009598 <strncasecmp@plt>:
    9598:	add	ip, pc, #0, 12
    959c:	add	ip, ip, #397312	; 0x61000
    95a0:	ldr	pc, [ip, #2864]!	; 0xb30

000095a4 <__aeabi_uidivmod@plt>:
    95a4:	add	ip, pc, #0, 12
    95a8:	add	ip, ip, #397312	; 0x61000
    95ac:	ldr	pc, [ip, #2856]!	; 0xb28

000095b0 <time@plt>:
    95b0:	add	ip, pc, #0, 12
    95b4:	add	ip, ip, #397312	; 0x61000
    95b8:	ldr	pc, [ip, #2848]!	; 0xb20

000095bc <__ctype_b_loc@plt>:
    95bc:	add	ip, pc, #0, 12
    95c0:	add	ip, ip, #397312	; 0x61000
    95c4:	ldr	pc, [ip, #2840]!	; 0xb18

000095c8 <malloc@plt>:
    95c8:	add	ip, pc, #0, 12
    95cc:	add	ip, ip, #397312	; 0x61000
    95d0:	ldr	pc, [ip, #2832]!	; 0xb10

000095d4 <__stack_chk_fail@plt>:
    95d4:	add	ip, pc, #0, 12
    95d8:	add	ip, ip, #397312	; 0x61000
    95dc:	ldr	pc, [ip, #2824]!	; 0xb08

000095e0 <__fprintf_chk@plt>:
    95e0:	add	ip, pc, #0, 12
    95e4:	add	ip, ip, #397312	; 0x61000
    95e8:	ldr	pc, [ip, #2816]!	; 0xb00

000095ec <fputc@plt>:
    95ec:	add	ip, pc, #0, 12
    95f0:	add	ip, ip, #397312	; 0x61000
    95f4:	ldr	pc, [ip, #2808]!	; 0xaf8

000095f8 <strtok@plt>:
    95f8:	add	ip, pc, #0, 12
    95fc:	add	ip, ip, #397312	; 0x61000
    9600:	ldr	pc, [ip, #2800]!	; 0xaf0

00009604 <strcat@plt>:
    9604:	add	ip, pc, #0, 12
    9608:	add	ip, ip, #397312	; 0x61000
    960c:	ldr	pc, [ip, #2792]!	; 0xae8

00009610 <memmove@plt>:
    9610:	add	ip, pc, #0, 12
    9614:	add	ip, ip, #397312	; 0x61000
    9618:	ldr	pc, [ip, #2784]!	; 0xae0

0000961c <_ZdaPv@plt>:
    961c:	add	ip, pc, #0, 12
    9620:	add	ip, ip, #397312	; 0x61000
    9624:	ldr	pc, [ip, #2776]!	; 0xad8

00009628 <popen@plt>:
    9628:	add	ip, pc, #0, 12
    962c:	add	ip, ip, #397312	; 0x61000
    9630:	ldr	pc, [ip, #2768]!	; 0xad0

00009634 <__aeabi_atexit@plt>:
    9634:	add	ip, pc, #0, 12
    9638:	add	ip, ip, #397312	; 0x61000
    963c:	ldr	pc, [ip, #2760]!	; 0xac8

00009640 <getpid@plt>:
    9640:	add	ip, pc, #0, 12
    9644:	add	ip, ip, #397312	; 0x61000
    9648:	ldr	pc, [ip, #2752]!	; 0xac0

0000964c <__aeabi_idiv@plt>:
    964c:	add	ip, pc, #0, 12
    9650:	add	ip, ip, #397312	; 0x61000
    9654:	ldr	pc, [ip, #2744]!	; 0xab8

00009658 <__aeabi_idivmod@plt>:
    9658:	add	ip, pc, #0, 12
    965c:	add	ip, ip, #397312	; 0x61000
    9660:	ldr	pc, [ip, #2736]!	; 0xab0

00009664 <tan@plt>:
    9664:	add	ip, pc, #0, 12
    9668:	add	ip, ip, #397312	; 0x61000
    966c:	ldr	pc, [ip, #2728]!	; 0xaa8

00009670 <__sprintf_chk@plt>:
    9670:	add	ip, pc, #0, 12
    9674:	add	ip, ip, #397312	; 0x61000
    9678:	ldr	pc, [ip, #2720]!	; 0xaa0

0000967c <wcwidth@plt>:
    967c:	add	ip, pc, #0, 12
    9680:	add	ip, ip, #397312	; 0x61000
    9684:	ldr	pc, [ip, #2712]!	; 0xa98

00009688 <strncmp@plt>:
    9688:	add	ip, pc, #0, 12
    968c:	add	ip, ip, #397312	; 0x61000
    9690:	ldr	pc, [ip, #2704]!	; 0xa90

00009694 <__gxx_personality_v0@plt>:
    9694:	add	ip, pc, #0, 12
    9698:	add	ip, ip, #397312	; 0x61000
    969c:	ldr	pc, [ip, #2696]!	; 0xa88

000096a0 <ferror@plt>:
    96a0:	add	ip, pc, #0, 12
    96a4:	add	ip, ip, #397312	; 0x61000
    96a8:	ldr	pc, [ip, #2688]!	; 0xa80

000096ac <__strcpy_chk@plt>:
    96ac:	add	ip, pc, #0, 12
    96b0:	add	ip, ip, #397312	; 0x61000
    96b4:	ldr	pc, [ip, #2680]!	; 0xa78

000096b8 <_IO_putc@plt>:
    96b8:	add	ip, pc, #0, 12
    96bc:	add	ip, ip, #397312	; 0x61000
    96c0:	ldr	pc, [ip, #2672]!	; 0xa70

000096c4 <memchr@plt>:
    96c4:	add	ip, pc, #0, 12
    96c8:	add	ip, ip, #397312	; 0x61000
    96cc:	ldr	pc, [ip, #2664]!	; 0xa68

000096d0 <strcmp@plt>:
    96d0:	add	ip, pc, #0, 12
    96d4:	add	ip, ip, #397312	; 0x61000
    96d8:	ldr	pc, [ip, #2656]!	; 0xa60

000096dc <exit@plt>:
    96dc:	add	ip, pc, #0, 12
    96e0:	add	ip, ip, #397312	; 0x61000
    96e4:	ldr	pc, [ip, #2648]!	; 0xa58

000096e8 <__errno_location@plt>:
    96e8:	add	ip, pc, #0, 12
    96ec:	add	ip, ip, #397312	; 0x61000
    96f0:	ldr	pc, [ip, #2640]!	; 0xa50

000096f4 <ceil@plt>:
    96f4:	add	ip, pc, #0, 12
    96f8:	add	ip, ip, #397312	; 0x61000
    96fc:	ldr	pc, [ip, #2632]!	; 0xa48

00009700 <fputs@plt>:
    9700:	add	ip, pc, #0, 12
    9704:	add	ip, ip, #397312	; 0x61000
    9708:	ldr	pc, [ip, #2624]!	; 0xa40

Disassembly of section .text:

00009710 <_Znwj@@Base-0x3f8f0>:
    9710:	push	{r4, lr}
    9714:	mov	r4, r0
    9718:	bl	94d8 <strlen@plt>
    971c:	mov	r1, r4
    9720:	pop	{r4, lr}
    9724:	mov	r2, r0
    9728:	mov	r0, #2
    972c:	b	949c <write@plt>
    9730:	push	{r4, lr}
    9734:	movw	r4, #3352	; 0xd18
    9738:	movt	r4, #7
    973c:	mov	r0, r4
    9740:	bl	43e18 <fputs@plt+0x3a718>
    9744:	add	r0, r4, #4
    9748:	pop	{r4, lr}
    974c:	b	43160 <fputs@plt+0x39a60>
    9750:	push	{r4, lr}
    9754:	movw	r4, #3360	; 0xd20
    9758:	movt	r4, #7
    975c:	add	r0, r4, #52	; 0x34
    9760:	bl	43e18 <fputs@plt+0x3a718>
    9764:	add	r0, r4, #56	; 0x38
    9768:	bl	43160 <fputs@plt+0x39a60>
    976c:	mov	r3, #0
    9770:	str	r3, [r4, #12]
    9774:	str	r3, [r4, #28]
    9778:	str	r3, [r4, #24]
    977c:	pop	{r4, pc}
    9780:	push	{r4, lr}
    9784:	movw	r4, #3424	; 0xd60
    9788:	movt	r4, #7
    978c:	add	r0, r4, #196	; 0xc4
    9790:	bl	43e18 <fputs@plt+0x3a718>
    9794:	add	r0, r4, #200	; 0xc8
    9798:	bl	43160 <fputs@plt+0x39a60>
    979c:	mov	r2, #0
    97a0:	add	r0, r4, #108	; 0x6c
    97a4:	movw	r1, #53380	; 0xd084
    97a8:	movt	r1, #4
    97ac:	bl	4a4a0 <_ZdlPv@@Base+0x1450>
    97b0:	add	r0, r4, #160	; 0xa0
    97b4:	mov	r1, #10
    97b8:	bl	b31c <fputs@plt+0x1c1c>
    97bc:	add	r0, r4, #204	; 0xcc
    97c0:	movw	r1, #53384	; 0xd088
    97c4:	mov	r2, #0
    97c8:	movt	r1, #4
    97cc:	bl	4a4a0 <_ZdlPv@@Base+0x1450>
    97d0:	add	r0, r4, #24
    97d4:	mov	r1, #5
    97d8:	pop	{r4, lr}
    97dc:	b	b31c <fputs@plt+0x1c1c>
    97e0:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
    97e4:	sub	sp, sp, #124	; 0x7c
    97e8:	movw	r2, #3232	; 0xca0
    97ec:	movw	r3, #3344	; 0xd10
    97f0:	movt	r2, #7
    97f4:	movt	r3, #7
    97f8:	str	r3, [sp, #16]
    97fc:	movw	r3, #19976	; 0x4e08
    9800:	ldr	lr, [sp, #16]
    9804:	movt	r3, #7
    9808:	ldr	ip, [r2]
    980c:	mov	r5, r1
    9810:	str	r2, [sp, #28]
    9814:	ldr	r2, [r1]
    9818:	str	r0, [sp, #12]
    981c:	ldr	r1, [pc, #3984]	; a7b4 <fputs@plt+0x10b4>
    9820:	ldr	r0, [lr]
    9824:	movw	lr, #45504	; 0xb1c0
    9828:	str	r2, [r3]
    982c:	movt	lr, #6
    9830:	str	ip, [sp, #116]	; 0x74
    9834:	movw	ip, #45508	; 0xb1c4
    9838:	str	lr, [sp, #32]
    983c:	movt	ip, #6
    9840:	str	ip, [sp, #24]
    9844:	bl	93ac <setbuf@plt>
    9848:	movw	r2, #45532	; 0xb1dc
    984c:	movt	r2, #6
    9850:	mov	r3, #0
    9854:	ldr	lr, [sp, #32]
    9858:	str	r3, [r2]
    985c:	movw	r0, #62564	; 0xf464
    9860:	ldr	r2, [sp, #24]
    9864:	movt	r0, #4
    9868:	mov	r1, #1
    986c:	str	r3, [sp, #60]	; 0x3c
    9870:	str	r3, [sp, #64]	; 0x40
    9874:	str	r3, [sp, #68]	; 0x44
    9878:	str	r3, [sp, #72]	; 0x48
    987c:	str	r1, [lr]
    9880:	str	r1, [r2]
    9884:	bl	93f4 <getenv@plt>
    9888:	subs	r6, r0, #0
    988c:	beq	98e4 <fputs@plt+0x1e4>
    9890:	add	r4, sp, #80	; 0x50
    9894:	movw	r1, #62580	; 0xf474
    9898:	movt	r1, #4
    989c:	mov	r0, r4
    98a0:	bl	49bc4 <_ZdlPv@@Base+0xb74>
    98a4:	mov	r0, r4
    98a8:	mov	r1, #61	; 0x3d
    98ac:	bl	2ea0c <fputs@plt+0x2530c>
    98b0:	ldrb	r3, [r6]
    98b4:	cmp	r3, #0
    98b8:	bne	9ca8 <fputs@plt+0x5a8>
    98bc:	mov	r0, r4
    98c0:	mov	r1, #0
    98c4:	bl	2ea0c <fputs@plt+0x2530c>
    98c8:	ldr	r0, [sp, #80]	; 0x50
    98cc:	bl	4a474 <_ZdlPv@@Base+0x1424>
    98d0:	bl	955c <putenv@plt>
    98d4:	cmp	r0, #0
    98d8:	bne	9c84 <fputs@plt+0x584>
    98dc:	mov	r0, r4
    98e0:	bl	49cb0 <_ZdlPv@@Base+0xc60>
    98e4:	mov	r0, #0
    98e8:	movw	r1, #63372	; 0xf78c
    98ec:	movt	r1, #4
    98f0:	str	r0, [sp, #20]
    98f4:	bl	94fc <setlocale@plt>
    98f8:	ldr	ip, [sp, #20]
    98fc:	movw	r6, #3632	; 0xe30
    9900:	movw	r7, #20060	; 0x4e5c
    9904:	movt	r6, #7
    9908:	movt	r7, #7
    990c:	str	ip, [sp, #48]	; 0x30
    9910:	str	ip, [sp, #40]	; 0x28
    9914:	str	ip, [sp, #44]	; 0x2c
    9918:	str	ip, [sp, #52]	; 0x34
    991c:	movw	ip, #3532	; 0xdcc
    9920:	movt	ip, #7
    9924:	str	ip, [sp, #36]	; 0x24
    9928:	mov	r3, #0
    992c:	movw	r2, #62780	; 0xf53c
    9930:	str	r3, [sp]
    9934:	movt	r2, #4
    9938:	ldr	r0, [sp, #12]
    993c:	mov	r1, r5
    9940:	ldr	r3, [pc, #3696]	; a7b8 <fputs@plt+0x10b8>
    9944:	bl	48820 <fputs@plt+0x3f120>
    9948:	cmn	r0, #1
    994c:	beq	a110 <fputs@plt+0xa10>
    9950:	sub	r0, r0, #63	; 0x3f
    9954:	cmp	r0, #193	; 0xc1
    9958:	ldrls	pc, [pc, r0, lsl #2]
    995c:	b	a058 <fputs@plt+0x958>
    9960:	andeq	sl, r0, r4, lsr r0
    9964:	andeq	sl, r0, r8, asr r0
    9968:	andeq	sl, r0, r8, asr r0
    996c:	andeq	sl, r0, r8, asr r0
    9970:	andeq	r9, r0, r8, ror #24
    9974:	andeq	sl, r0, r8, lsr #32
    9978:	andeq	sl, r0, ip, lsl r0
    997c:	andeq	sl, r0, r0, lsl r0
    9980:	andeq	sl, r0, r8, asr r0
    9984:	andeq	sl, r0, r8, asr r0
    9988:	andeq	sl, r0, r0
    998c:	andeq	sl, r0, r8, asr r0
    9990:	andeq	sl, r0, r8, asr r0
    9994:	andeq	sl, r0, r8, asr r0
    9998:	andeq	r9, r0, r4, lsl #30
    999c:	andeq	sl, r0, r8, asr r0
    99a0:	andeq	sl, r0, r8, asr r0
    99a4:	andeq	sl, r0, r8, asr r0
    99a8:	andeq	sl, r0, r8, asr r0
    99ac:			; <UNDEFINED> instruction: 0x00009cb8
    99b0:	andeq	sl, r0, r8, asr r0
    99b4:	andeq	r9, r0, r4, asr #30
    99b8:	andeq	r9, r0, r8, lsr pc
    99bc:	andeq	sl, r0, r8, asr r0
    99c0:	ldrdeq	r9, [r0], -r4
    99c4:	andeq	sl, r0, r8, asr r0
    99c8:	andeq	sl, r0, r8, asr r0
    99cc:	andeq	sl, r0, r8, asr r0
    99d0:	andeq	sl, r0, r8, asr r0
    99d4:	andeq	sl, r0, r8, asr r0
    99d8:	andeq	sl, r0, r8, asr r0
    99dc:	andeq	sl, r0, r8, asr r0
    99e0:	andeq	sl, r0, r8, asr r0
    99e4:	andeq	sl, r0, r8, asr r0
    99e8:	andeq	r9, r0, r0, asr #31
    99ec:			; <UNDEFINED> instruction: 0x00009fb4
    99f0:	andeq	r9, r0, r0, ror ip
    99f4:	andeq	r9, r0, r0, lsl #31
    99f8:	andeq	sl, r0, r8, asr r0
    99fc:	ldrdeq	r9, [r0], -ip
    9a00:	andeq	sl, r0, r8, asr r0
    9a04:	andeq	sl, r0, r8, asr r0
    9a08:	ldrdeq	r9, [r0], -r0
    9a0c:	andeq	sl, r0, r8, asr r0
    9a10:	andeq	sl, r0, r8, asr r0
    9a14:	andeq	sl, r0, r8, asr r0
    9a18:	andeq	r9, r0, r0, asr #29
    9a1c:	andeq	r9, r0, r0, lsl #29
    9a20:	andeq	r9, r0, r4, lsl #27
    9a24:	andeq	sl, r0, r8, asr r0
    9a28:	andeq	r9, r0, r8, lsr #18
    9a2c:	andeq	r9, r0, r0, asr sp
    9a30:	andeq	r9, r0, r8, lsr #18
    9a34:	andeq	r9, r0, r8, lsr #18
    9a38:	andeq	sl, r0, r8, asr r0
    9a3c:	andeq	r9, r0, ip, lsr #26
    9a40:	andeq	r9, r0, r0, lsl #26
    9a44:	andeq	sl, r0, r8, asr r0
    9a48:	andeq	sl, r0, r8, asr r0
    9a4c:	andeq	r9, r0, ip, ror #25
    9a50:	andeq	sl, r0, r8, asr r0
    9a54:	andeq	sl, r0, r8, asr r0
    9a58:	andeq	sl, r0, r8, asr r0
    9a5c:	andeq	sl, r0, r8, asr r0
    9a60:	andeq	sl, r0, r8, asr r0
    9a64:	andeq	sl, r0, r8, asr r0
    9a68:	andeq	sl, r0, r8, asr r0
    9a6c:	andeq	sl, r0, r8, asr r0
    9a70:	andeq	sl, r0, r8, asr r0
    9a74:	andeq	sl, r0, r8, asr r0
    9a78:	andeq	sl, r0, r8, asr r0
    9a7c:	andeq	sl, r0, r8, asr r0
    9a80:	andeq	sl, r0, r8, asr r0
    9a84:	andeq	sl, r0, r8, asr r0
    9a88:	andeq	sl, r0, r8, asr r0
    9a8c:	andeq	sl, r0, r8, asr r0
    9a90:	andeq	sl, r0, r8, asr r0
    9a94:	andeq	sl, r0, r8, asr r0
    9a98:	andeq	sl, r0, r8, asr r0
    9a9c:	andeq	sl, r0, r8, asr r0
    9aa0:	andeq	sl, r0, r8, asr r0
    9aa4:	andeq	sl, r0, r8, asr r0
    9aa8:	andeq	sl, r0, r8, asr r0
    9aac:	andeq	sl, r0, r8, asr r0
    9ab0:	andeq	sl, r0, r8, asr r0
    9ab4:	andeq	sl, r0, r8, asr r0
    9ab8:	andeq	sl, r0, r8, asr r0
    9abc:	andeq	sl, r0, r8, asr r0
    9ac0:	andeq	sl, r0, r8, asr r0
    9ac4:	andeq	sl, r0, r8, asr r0
    9ac8:	andeq	sl, r0, r8, asr r0
    9acc:	andeq	sl, r0, r8, asr r0
    9ad0:	andeq	sl, r0, r8, asr r0
    9ad4:	andeq	sl, r0, r8, asr r0
    9ad8:	andeq	sl, r0, r8, asr r0
    9adc:	andeq	sl, r0, r8, asr r0
    9ae0:	andeq	sl, r0, r8, asr r0
    9ae4:	andeq	sl, r0, r8, asr r0
    9ae8:	andeq	sl, r0, r8, asr r0
    9aec:	andeq	sl, r0, r8, asr r0
    9af0:	andeq	sl, r0, r8, asr r0
    9af4:	andeq	sl, r0, r8, asr r0
    9af8:	andeq	sl, r0, r8, asr r0
    9afc:	andeq	sl, r0, r8, asr r0
    9b00:	andeq	sl, r0, r8, asr r0
    9b04:	andeq	sl, r0, r8, asr r0
    9b08:	andeq	sl, r0, r8, asr r0
    9b0c:	andeq	sl, r0, r8, asr r0
    9b10:	andeq	sl, r0, r8, asr r0
    9b14:	andeq	sl, r0, r8, asr r0
    9b18:	andeq	sl, r0, r8, asr r0
    9b1c:	andeq	sl, r0, r8, asr r0
    9b20:	andeq	sl, r0, r8, asr r0
    9b24:	andeq	sl, r0, r8, asr r0
    9b28:	andeq	sl, r0, r8, asr r0
    9b2c:	andeq	sl, r0, r8, asr r0
    9b30:	andeq	sl, r0, r8, asr r0
    9b34:	andeq	sl, r0, r8, asr r0
    9b38:	andeq	sl, r0, r8, asr r0
    9b3c:	andeq	sl, r0, r8, asr r0
    9b40:	andeq	sl, r0, r8, asr r0
    9b44:	andeq	sl, r0, r8, asr r0
    9b48:	andeq	sl, r0, r8, asr r0
    9b4c:	andeq	sl, r0, r8, asr r0
    9b50:	andeq	sl, r0, r8, asr r0
    9b54:	andeq	sl, r0, r8, asr r0
    9b58:	andeq	sl, r0, r8, asr r0
    9b5c:	andeq	sl, r0, r8, asr r0
    9b60:	andeq	sl, r0, r8, asr r0
    9b64:	andeq	sl, r0, r8, asr r0
    9b68:	andeq	sl, r0, r8, asr r0
    9b6c:	andeq	sl, r0, r8, asr r0
    9b70:	andeq	sl, r0, r8, asr r0
    9b74:	andeq	sl, r0, r8, asr r0
    9b78:	andeq	sl, r0, r8, asr r0
    9b7c:	andeq	sl, r0, r8, asr r0
    9b80:	andeq	sl, r0, r8, asr r0
    9b84:	andeq	sl, r0, r8, asr r0
    9b88:	andeq	sl, r0, r8, asr r0
    9b8c:	andeq	sl, r0, r8, asr r0
    9b90:	andeq	sl, r0, r8, asr r0
    9b94:	andeq	sl, r0, r8, asr r0
    9b98:	andeq	sl, r0, r8, asr r0
    9b9c:	andeq	sl, r0, r8, asr r0
    9ba0:	andeq	sl, r0, r8, asr r0
    9ba4:	andeq	sl, r0, r8, asr r0
    9ba8:	andeq	sl, r0, r8, asr r0
    9bac:	andeq	sl, r0, r8, asr r0
    9bb0:	andeq	sl, r0, r8, asr r0
    9bb4:	andeq	sl, r0, r8, asr r0
    9bb8:	andeq	sl, r0, r8, asr r0
    9bbc:	andeq	sl, r0, r8, asr r0
    9bc0:	andeq	sl, r0, r8, asr r0
    9bc4:	andeq	sl, r0, r8, asr r0
    9bc8:	andeq	sl, r0, r8, asr r0
    9bcc:	andeq	sl, r0, r8, asr r0
    9bd0:	andeq	sl, r0, r8, asr r0
    9bd4:	andeq	sl, r0, r8, asr r0
    9bd8:	andeq	sl, r0, r8, asr r0
    9bdc:	andeq	sl, r0, r8, asr r0
    9be0:	andeq	sl, r0, r8, asr r0
    9be4:	andeq	sl, r0, r8, asr r0
    9be8:	andeq	sl, r0, r8, asr r0
    9bec:	andeq	sl, r0, r8, asr r0
    9bf0:	andeq	sl, r0, r8, asr r0
    9bf4:	andeq	sl, r0, r8, asr r0
    9bf8:	andeq	sl, r0, r8, asr r0
    9bfc:	andeq	sl, r0, r8, asr r0
    9c00:	andeq	sl, r0, r8, asr r0
    9c04:	andeq	sl, r0, r8, asr r0
    9c08:	andeq	sl, r0, r8, asr r0
    9c0c:	andeq	sl, r0, r8, asr r0
    9c10:	andeq	sl, r0, r8, asr r0
    9c14:	andeq	sl, r0, r8, asr r0
    9c18:	andeq	sl, r0, r8, asr r0
    9c1c:	andeq	sl, r0, r8, asr r0
    9c20:	andeq	sl, r0, r8, asr r0
    9c24:	andeq	sl, r0, r8, asr r0
    9c28:	andeq	sl, r0, r8, asr r0
    9c2c:	andeq	sl, r0, r8, asr r0
    9c30:	andeq	sl, r0, r8, asr r0
    9c34:	andeq	sl, r0, r8, asr r0
    9c38:	andeq	sl, r0, r8, asr r0
    9c3c:	andeq	sl, r0, r8, asr r0
    9c40:	andeq	sl, r0, r8, asr r0
    9c44:	andeq	sl, r0, r8, asr r0
    9c48:	andeq	sl, r0, r8, asr r0
    9c4c:	andeq	sl, r0, r8, asr r0
    9c50:	andeq	sl, r0, r8, asr r0
    9c54:	andeq	sl, r0, r8, asr r0
    9c58:	andeq	sl, r0, r8, asr r0
    9c5c:	andeq	sl, r0, r8, asr r0
    9c60:	andeq	sl, r0, r8, asr r0
    9c64:	andeq	r9, r0, r4, asr #25
    9c68:	mov	r3, #1
    9c6c:	str	r3, [r6, #504]	; 0x1f8
    9c70:	movw	r3, #45408	; 0xb160
    9c74:	movt	r3, #6
    9c78:	mov	r2, #0
    9c7c:	str	r2, [r3, #44]	; 0x2c
    9c80:	b	9928 <fputs@plt+0x228>
    9c84:	movw	r2, #18728	; 0x4928
    9c88:	movt	r2, #7
    9c8c:	movw	r1, #62588	; 0xf47c
    9c90:	str	r2, [sp]
    9c94:	movt	r1, #4
    9c98:	mov	r3, r2
    9c9c:	mov	r0, #3
    9ca0:	bl	1c8f4 <fputs@plt+0x131f4>
    9ca4:	b	98dc <fputs@plt+0x1dc>
    9ca8:	mov	r1, r6
    9cac:	mov	r0, r4
    9cb0:	bl	49e30 <_ZdlPv@@Base+0xde0>
    9cb4:	b	98bc <fputs@plt+0x1bc>
    9cb8:	mov	r0, #1
    9cbc:	str	r0, [sp, #20]
    9cc0:	b	9928 <fputs@plt+0x228>
    9cc4:	movw	r1, #3340	; 0xd0c
    9cc8:	movt	r1, #7
    9ccc:	ldr	r3, [r5]
    9cd0:	movw	r2, #57988	; 0xe284
    9cd4:	ldr	r0, [r1]
    9cd8:	movt	r2, #4
    9cdc:	mov	r1, #1
    9ce0:	bl	95e0 <__fprintf_chk@plt>
    9ce4:	mov	r0, #0
    9ce8:	bl	96dc <exit@plt>
    9cec:	movw	r3, #11816	; 0x2e28
    9cf0:	movt	r3, #7
    9cf4:	mov	r2, #1
    9cf8:	str	r2, [r3, #3088]	; 0xc10
    9cfc:	b	9928 <fputs@plt+0x228>
    9d00:	ldr	r4, [r7]
    9d04:	mov	r0, r4
    9d08:	bl	19d08 <fputs@plt+0x10608>
    9d0c:	cmp	r0, #0
    9d10:	beq	a06c <fputs@plt+0x96c>
    9d14:	movw	r3, #45408	; 0xb160
    9d18:	movt	r3, #6
    9d1c:	ldr	r2, [r3, #4]
    9d20:	orr	r0, r0, r2
    9d24:	str	r0, [r3, #4]
    9d28:	b	9928 <fputs@plt+0x228>
    9d2c:	movw	r3, #3172	; 0xc64
    9d30:	movt	r3, #7
    9d34:	movw	r1, #62604	; 0xf48c
    9d38:	mov	r0, #1
    9d3c:	ldr	r2, [r3]
    9d40:	movt	r1, #4
    9d44:	bl	9400 <__printf_chk@plt>
    9d48:	mov	r0, #0
    9d4c:	bl	96dc <exit@plt>
    9d50:	ldr	r0, [r7]
    9d54:	ldrb	r3, [r0]
    9d58:	cmp	r3, #0
    9d5c:	bne	a0f4 <fputs@plt+0x9f4>
    9d60:	movw	r2, #18728	; 0x4928
    9d64:	movt	r2, #7
    9d68:	movw	r1, #62744	; 0xf518
    9d6c:	str	r2, [sp]
    9d70:	movt	r1, #4
    9d74:	mov	r3, r2
    9d78:	mov	r0, #2
    9d7c:	bl	1c8f4 <fputs@plt+0x131f4>
    9d80:	b	9928 <fputs@plt+0x228>
    9d84:	ldr	r2, [r7]
    9d88:	movw	fp, #16416	; 0x4020
    9d8c:	movw	r8, #3408	; 0xd50
    9d90:	movt	fp, #7
    9d94:	movt	r8, #7
    9d98:	ldrb	r3, [r2]
    9d9c:	cmp	r3, #45	; 0x2d
    9da0:	beq	9e3c <fputs@plt+0x73c>
    9da4:	ldrb	r1, [fp, r3]
    9da8:	cmp	r1, #0
    9dac:	beq	a0b0 <fputs@plt+0x9b0>
    9db0:	mov	r4, #0
    9db4:	b	9dbc <fputs@plt+0x6bc>
    9db8:	mov	r2, sl
    9dbc:	add	r4, r4, r4, lsl #2
    9dc0:	add	sl, r2, #1
    9dc4:	add	r4, r3, r4, lsl #1
    9dc8:	ldrb	r3, [r2, #1]
    9dcc:	sub	r4, r4, #48	; 0x30
    9dd0:	ldrb	r2, [fp, r3]
    9dd4:	cmp	r2, #0
    9dd8:	bne	9db8 <fputs@plt+0x6b8>
    9ddc:	cmp	r3, #45	; 0x2d
    9de0:	moveq	r2, sl
    9de4:	beq	9e40 <fputs@plt+0x740>
    9de8:	mov	r9, r4
    9dec:	cmp	r9, #0
    9df0:	beq	a09c <fputs@plt+0x99c>
    9df4:	ldr	r3, [r8]
    9df8:	cmp	r3, #0
    9dfc:	blt	9e08 <fputs@plt+0x708>
    9e00:	cmp	r9, r3
    9e04:	strgt	r9, [r8]
    9e08:	mov	r0, #12
    9e0c:	bl	49000 <_Znwj@@Base>
    9e10:	ldr	r3, [r6, #516]	; 0x204
    9e14:	stm	r0, {r4, r9}
    9e18:	str	r3, [r0, #8]
    9e1c:	str	r0, [r6, #516]	; 0x204
    9e20:	ldrb	r3, [sl]
    9e24:	cmp	r3, #44	; 0x2c
    9e28:	bne	a0ac <fputs@plt+0x9ac>
    9e2c:	add	r2, sl, #1
    9e30:	ldrb	r3, [r2]
    9e34:	cmp	r3, #45	; 0x2d
    9e38:	bne	9da4 <fputs@plt+0x6a4>
    9e3c:	mov	r4, #1
    9e40:	ldrb	r3, [r2, #1]
    9e44:	add	sl, r2, #1
    9e48:	ldrb	r2, [fp, r3]
    9e4c:	cmp	r2, #0
    9e50:	beq	a09c <fputs@plt+0x99c>
    9e54:	mov	r9, #0
    9e58:	add	r9, r9, r9, lsl #2
    9e5c:	add	r2, sl, #1
    9e60:	add	r9, r3, r9, lsl #1
    9e64:	ldrb	r3, [sl, #1]
    9e68:	sub	r9, r9, #48	; 0x30
    9e6c:	mov	sl, r2
    9e70:	ldrb	r1, [fp, r3]
    9e74:	cmp	r1, #0
    9e78:	bne	9e58 <fputs@plt+0x758>
    9e7c:	b	9dec <fputs@plt+0x6ec>
    9e80:	movw	r1, #7240	; 0x1c48
    9e84:	ldr	r0, [r7]
    9e88:	movt	r1, #5
    9e8c:	add	r2, sp, #72	; 0x48
    9e90:	bl	94e4 <sscanf@plt>
    9e94:	cmp	r0, #1
    9e98:	beq	a100 <fputs@plt+0xa00>
    9e9c:	movw	r2, #18728	; 0x4928
    9ea0:	movt	r2, #7
    9ea4:	movw	r1, #62668	; 0xf4cc
    9ea8:	str	r2, [sp]
    9eac:	movt	r1, #4
    9eb0:	mov	r3, r2
    9eb4:	mov	r0, #2
    9eb8:	bl	1c8f4 <fputs@plt+0x131f4>
    9ebc:	b	9928 <fputs@plt+0x228>
    9ec0:	ldr	r0, [r7]
    9ec4:	add	r1, sp, #60	; 0x3c
    9ec8:	bl	19c04 <fputs@plt+0x10504>
    9ecc:	b	9928 <fputs@plt+0x228>
    9ed0:	mov	r0, #1
    9ed4:	str	r0, [sp, #52]	; 0x34
    9ed8:	b	9928 <fputs@plt+0x228>
    9edc:	add	r0, sp, #80	; 0x50
    9ee0:	ldr	r1, [r7]
    9ee4:	mov	r2, #0
    9ee8:	mov	ip, #1
    9eec:	str	ip, [sp, #40]	; 0x28
    9ef0:	bl	4a4a0 <_ZdlPv@@Base+0x1450>
    9ef4:	ldr	r3, [sp, #80]	; 0x50
    9ef8:	ldr	ip, [sp, #36]	; 0x24
    9efc:	str	r3, [ip]
    9f00:	b	9928 <fputs@plt+0x228>
    9f04:	ldr	r1, [r7]
    9f08:	movw	r0, #18960	; 0x4a10
    9f0c:	movt	r0, #7
    9f10:	bl	49568 <_ZdlPv@@Base+0x518>
    9f14:	ldr	r1, [r7]
    9f18:	movw	r0, #18968	; 0x4a18
    9f1c:	movt	r0, #7
    9f20:	bl	49568 <_ZdlPv@@Base+0x518>
    9f24:	movw	r0, #18976	; 0x4a20
    9f28:	ldr	r1, [r7]
    9f2c:	movt	r0, #7
    9f30:	bl	49568 <_ZdlPv@@Base+0x518>
    9f34:	b	9928 <fputs@plt+0x228>
    9f38:	mov	r3, #1
    9f3c:	str	r3, [r6, #524]	; 0x20c
    9f40:	b	9928 <fputs@plt+0x228>
    9f44:	ldr	r0, [r7]
    9f48:	movw	r3, #45512	; 0xb1c8
    9f4c:	movt	r3, #6
    9f50:	movw	r1, #62636	; 0xf4ac
    9f54:	movt	r1, #4
    9f58:	str	r0, [r3]
    9f5c:	bl	96d0 <strcmp@plt>
    9f60:	movw	r3, #11816	; 0x2e28
    9f64:	movt	r3, #7
    9f68:	mov	lr, #1
    9f6c:	str	lr, [sp, #44]	; 0x2c
    9f70:	rsbs	r0, r0, #1
    9f74:	movcc	r0, #0
    9f78:	str	r0, [r3, #3080]	; 0xc08
    9f7c:	b	9928 <fputs@plt+0x228>
    9f80:	ldr	r0, [r7]
    9f84:	ldrb	r3, [r0]
    9f88:	cmp	r3, #0
    9f8c:	bne	a0e8 <fputs@plt+0x9e8>
    9f90:	movw	r2, #18728	; 0x4928
    9f94:	movt	r2, #7
    9f98:	movw	r1, #62708	; 0xf4f4
    9f9c:	str	r2, [sp]
    9fa0:	movt	r1, #4
    9fa4:	mov	r3, r2
    9fa8:	mov	r0, #2
    9fac:	bl	1c8f4 <fputs@plt+0x131f4>
    9fb0:	b	9928 <fputs@plt+0x228>
    9fb4:	mov	r3, #1
    9fb8:	str	r3, [r6, #92]	; 0x5c
    9fbc:	b	9928 <fputs@plt+0x228>
    9fc0:	movw	r3, #11816	; 0x2e28
    9fc4:	movt	r3, #7
    9fc8:	mov	r2, #1
    9fcc:	str	r2, [r3, #3084]	; 0xc0c
    9fd0:	b	9928 <fputs@plt+0x228>
    9fd4:	ldr	r4, [r7]
    9fd8:	mov	r0, r4
    9fdc:	bl	19d08 <fputs@plt+0x10608>
    9fe0:	cmp	r0, #0
    9fe4:	beq	a06c <fputs@plt+0x96c>
    9fe8:	movw	r3, #45408	; 0xb160
    9fec:	movt	r3, #6
    9ff0:	ldr	r2, [r3, #4]
    9ff4:	bic	r0, r2, r0
    9ff8:	str	r0, [r3, #4]
    9ffc:	b	9928 <fputs@plt+0x228>
    a000:	ldr	r0, [pc, #1972]	; a7bc <fputs@plt+0x10bc>
    a004:	ldr	r1, [r7]
    a008:	bl	49568 <_ZdlPv@@Base+0x518>
    a00c:	b	9928 <fputs@plt+0x228>
    a010:	ldr	r0, [r7]
    a014:	bl	47728 <fputs@plt+0x3e028>
    a018:	b	9928 <fputs@plt+0x228>
    a01c:	mov	r3, #1
    a020:	str	r3, [r6, #88]	; 0x58
    a024:	b	9928 <fputs@plt+0x228>
    a028:	mov	r3, #1
    a02c:	str	r3, [r6, #12]
    a030:	b	9928 <fputs@plt+0x228>
    a034:	ldr	lr, [sp, #16]
    a038:	movw	r2, #57988	; 0xe284
    a03c:	ldr	r3, [r5]
    a040:	movt	r2, #4
    a044:	mov	r1, #1
    a048:	ldr	r0, [lr]
    a04c:	bl	95e0 <__fprintf_chk@plt>
    a050:	mov	r0, #1
    a054:	bl	96dc <exit@plt>
    a058:	movw	r1, #56268	; 0xdbcc
    a05c:	movw	r0, #7768	; 0x1e58
    a060:	movt	r1, #4
    a064:	bl	430dc <fputs@plt+0x399dc>
    a068:	b	9928 <fputs@plt+0x228>
    a06c:	mov	r1, r4
    a070:	add	r0, sp, #80	; 0x50
    a074:	bl	440a0 <fputs@plt+0x3a9a0>
    a078:	movw	r3, #18728	; 0x4928
    a07c:	movw	r1, #62644	; 0xf4b4
    a080:	movt	r3, #7
    a084:	movt	r1, #4
    a088:	str	r3, [sp]
    a08c:	mov	r0, #2
    a090:	add	r2, sp, #80	; 0x50
    a094:	bl	1c8f4 <fputs@plt+0x131f4>
    a098:	b	9928 <fputs@plt+0x228>
    a09c:	mvn	r2, #0
    a0a0:	mov	r9, #0
    a0a4:	str	r2, [r8]
    a0a8:	b	9e08 <fputs@plt+0x708>
    a0ac:	mov	r2, sl
    a0b0:	ldrb	r3, [r2]
    a0b4:	cmp	r3, #0
    a0b8:	beq	9928 <fputs@plt+0x228>
    a0bc:	movw	r2, #18728	; 0x4928
    a0c0:	movt	r2, #7
    a0c4:	movw	r1, #62684	; 0xf4dc
    a0c8:	str	r2, [sp]
    a0cc:	mov	r3, r2
    a0d0:	movt	r1, #4
    a0d4:	mov	r0, #2
    a0d8:	bl	1c8f4 <fputs@plt+0x131f4>
    a0dc:	mov	r3, #0
    a0e0:	str	r3, [r6, #516]	; 0x204
    a0e4:	b	9928 <fputs@plt+0x228>
    a0e8:	add	r1, sp, #68	; 0x44
    a0ec:	bl	19c04 <fputs@plt+0x10504>
    a0f0:	b	9928 <fputs@plt+0x228>
    a0f4:	add	r1, sp, #64	; 0x40
    a0f8:	bl	19c04 <fputs@plt+0x10504>
    a0fc:	b	9928 <fputs@plt+0x228>
    a100:	ldr	r1, [sp, #48]	; 0x30
    a104:	add	r1, r1, #1
    a108:	str	r1, [sp, #48]	; 0x30
    a10c:	b	9928 <fputs@plt+0x228>
    a110:	movw	r6, #3632	; 0xe30
    a114:	movt	r6, #7
    a118:	movw	r0, #62820	; 0xf564
    a11c:	movt	r0, #4
    a120:	ldr	r3, [r6, #524]	; 0x20c
    a124:	movw	r8, #18464	; 0x4820
    a128:	ldr	sl, [pc, #1680]	; a7c0 <fputs@plt+0x10c0>
    a12c:	movw	r7, #15344	; 0x3bf0
    a130:	cmp	r3, #0
    a134:	movt	r8, #7
    a138:	movt	r7, #7
    a13c:	add	r4, sp, #80	; 0x50
    a140:	movwne	fp, #45408	; 0xb160
    a144:	movtne	fp, #6
    a148:	movwne	r3, #18960	; 0x4a10
    a14c:	movtne	r3, #7
    a150:	strne	r3, [fp, #64]	; 0x40
    a154:	movw	r3, #45512	; 0xb1c8
    a158:	movt	r3, #6
    a15c:	mov	r9, #0
    a160:	ldr	r1, [r3]
    a164:	bl	1bc44 <fputs@plt+0x12544>
    a168:	movw	r3, #58184	; 0xe348
    a16c:	movt	r3, #4
    a170:	ldm	r3, {r0, r1}
    a174:	str	r0, [sp, #100]	; 0x64
    a178:	strb	r1, [sp, #104]	; 0x68
    a17c:	mov	r0, r9
    a180:	bl	48f34 <fputs@plt+0x3f834>
    a184:	mov	r2, #12
    a188:	mov	r1, r0
    a18c:	add	r0, sp, #104	; 0x68
    a190:	bl	96ac <__strcpy_chk@plt>
    a194:	add	r1, sp, #100	; 0x64
    a198:	mov	r2, #0
    a19c:	mov	r0, r4
    a1a0:	bl	4a4a0 <_ZdlPv@@Base+0x1450>
    a1a4:	ldr	r0, [sp, #80]	; 0x50
    a1a8:	bl	2221c <fputs@plt+0x18b1c>
    a1ac:	str	r0, [sl, #4]!
    a1b0:	strb	r9, [r0, #24]
    a1b4:	ldrb	r3, [r8, r9]
    a1b8:	cmp	r3, #0
    a1bc:	ldrbne	r3, [r7, r9]
    a1c0:	add	r9, r9, #1
    a1c4:	strbne	r3, [r0, #17]
    a1c8:	cmp	r9, #256	; 0x100
    a1cc:	bne	a17c <fputs@plt+0xa7c>
    a1d0:	ldr	r3, [r6, #1864]	; 0x748
    a1d4:	mov	r1, #1
    a1d8:	ldr	ip, [r6, #1932]	; 0x78c
    a1dc:	mov	r9, #32
    a1e0:	ldr	r0, [r6, #1812]	; 0x714
    a1e4:	mov	sl, #4
    a1e8:	ldr	r2, [r6, #1860]	; 0x744
    a1ec:	mov	r8, #8
    a1f0:	str	r1, [r3, #20]
    a1f4:	ldr	r3, [r6, #1816]	; 0x718
    a1f8:	str	r1, [ip, #20]
    a1fc:	ldr	ip, [r6, #1836]	; 0x72c
    a200:	str	r1, [r0, #20]
    a204:	movw	r1, #62824	; 0xf568
    a208:	ldr	r0, [r6, #1844]	; 0x734
    a20c:	movt	r1, #4
    a210:	str	sl, [r2, #20]
    a214:	ldr	r2, [r6, #2052]	; 0x804
    a218:	str	r9, [r3, #20]
    a21c:	ldr	r3, [r6, #1848]	; 0x738
    a220:	str	r9, [ip, #20]
    a224:	str	r9, [r0, #20]
    a228:	mov	r0, r4
    a22c:	str	r9, [r2, #20]
    a230:	mov	r2, #0
    a234:	str	r9, [r3, #20]
    a238:	bl	4a4a0 <_ZdlPv@@Base+0x1450>
    a23c:	ldr	r0, [sp, #80]	; 0x50
    a240:	bl	2221c <fputs@plt+0x18b1c>
    a244:	mov	r2, #0
    a248:	movw	r1, #62828	; 0xf56c
    a24c:	movt	r1, #4
    a250:	str	r9, [r0, #20]
    a254:	mov	r0, r4
    a258:	bl	4a4a0 <_ZdlPv@@Base+0x1450>
    a25c:	ldr	r0, [sp, #80]	; 0x50
    a260:	bl	2221c <fputs@plt+0x18b1c>
    a264:	mov	r2, #0
    a268:	movw	r1, #58620	; 0xe4fc
    a26c:	movt	r1, #4
    a270:	str	r9, [r0, #20]
    a274:	mov	r0, r4
    a278:	bl	4a4a0 <_ZdlPv@@Base+0x1450>
    a27c:	ldr	r0, [sp, #80]	; 0x50
    a280:	bl	2221c <fputs@plt+0x18b1c>
    a284:	mov	r2, #0
    a288:	movw	r1, #52584	; 0xcd68
    a28c:	movt	r1, #4
    a290:	str	sl, [r0, #20]
    a294:	mov	r0, r4
    a298:	bl	4a4a0 <_ZdlPv@@Base+0x1450>
    a29c:	ldr	r0, [sp, #80]	; 0x50
    a2a0:	bl	2221c <fputs@plt+0x18b1c>
    a2a4:	mov	r2, #0
    a2a8:	movw	r1, #52680	; 0xcdc8
    a2ac:	movt	r1, #4
    a2b0:	str	sl, [r0, #20]
    a2b4:	mov	r0, r4
    a2b8:	bl	4a4a0 <_ZdlPv@@Base+0x1450>
    a2bc:	ldr	r0, [sp, #80]	; 0x50
    a2c0:	bl	2221c <fputs@plt+0x18b1c>
    a2c4:	mov	r2, #0
    a2c8:	movw	r1, #58484	; 0xe474
    a2cc:	movt	r1, #4
    a2d0:	str	r8, [r0, #20]
    a2d4:	mov	r0, r4
    a2d8:	bl	4a4a0 <_ZdlPv@@Base+0x1450>
    a2dc:	ldr	r0, [sp, #80]	; 0x50
    a2e0:	bl	2221c <fputs@plt+0x18b1c>
    a2e4:	mov	r2, #0
    a2e8:	movw	r1, #62832	; 0xf570
    a2ec:	movt	r1, #4
    a2f0:	str	r8, [r0, #20]
    a2f4:	mov	r0, r4
    a2f8:	bl	4a4a0 <_ZdlPv@@Base+0x1450>
    a2fc:	ldr	r0, [sp, #80]	; 0x50
    a300:	bl	2221c <fputs@plt+0x18b1c>
    a304:	mov	r2, #0
    a308:	movw	r1, #62844	; 0xf57c
    a30c:	movt	r1, #4
    a310:	str	r8, [r0, #20]
    a314:	mov	r0, r4
    a318:	bl	4a4a0 <_ZdlPv@@Base+0x1450>
    a31c:	ldr	r0, [sp, #80]	; 0x50
    a320:	bl	2221c <fputs@plt+0x18b1c>
    a324:	mov	r2, #0
    a328:	movw	r1, #59152	; 0xe710
    a32c:	movt	r1, #4
    a330:	str	r8, [r0, #20]
    a334:	mov	r0, r4
    a338:	bl	4a4a0 <_ZdlPv@@Base+0x1450>
    a33c:	ldr	r0, [sp, #80]	; 0x50
    a340:	bl	2221c <fputs@plt+0x18b1c>
    a344:	mov	r2, #0
    a348:	movw	r1, #63608	; 0xf878
    a34c:	movt	r1, #4
    a350:	str	r8, [r0, #20]
    a354:	mov	r0, r4
    a358:	bl	4a4a0 <_ZdlPv@@Base+0x1450>
    a35c:	ldr	r0, [sp, #80]	; 0x50
    a360:	bl	2221c <fputs@plt+0x18b1c>
    a364:	ldr	ip, [r6, #1828]	; 0x724
    a368:	ldr	r1, [pc, #1108]	; a7c4 <fputs@plt+0x10c4>
    a36c:	mov	r3, #0
    a370:	mov	r2, #16
    a374:	str	ip, [r6, #3064]	; 0xbf8
    a378:	str	r2, [r0, #20]
    a37c:	ldrb	r2, [r7, r3]
    a380:	strb	r2, [r1, r3]
    a384:	add	r3, r3, #1
    a388:	cmp	r3, #256	; 0x100
    a38c:	bne	a37c <fputs@plt+0xc7c>
    a390:	bl	46b34 <fputs@plt+0x3d434>
    a394:	cmp	r0, #0
    a398:	beq	abac <fputs@plt+0x14ac>
    a39c:	movw	r3, #18828	; 0x498c
    a3a0:	movt	r3, #7
    a3a4:	ldr	ip, [sp, #40]	; 0x28
    a3a8:	movw	r2, #15132	; 0x3b1c
    a3ac:	ldr	lr, [r3]
    a3b0:	movw	r3, #45520	; 0xb1d0
    a3b4:	movt	r3, #6
    a3b8:	movt	r2, #7
    a3bc:	movw	r1, #45524	; 0xb1d4
    a3c0:	movt	r1, #6
    a3c4:	vmov	s13, lr
    a3c8:	ldr	r0, [r3]
    a3cc:	movw	r3, #18800	; 0x4970
    a3d0:	movt	r3, #7
    a3d4:	vcvt.f64.s32	d7, s13
    a3d8:	str	lr, [r2]
    a3dc:	cmp	ip, #0
    a3e0:	ldr	r2, [r3]
    a3e4:	ldr	ip, [r1]
    a3e8:	movw	r1, #45516	; 0xb1cc
    a3ec:	ldr	r3, [sp, #24]
    a3f0:	movt	r1, #6
    a3f4:	movw	lr, #11816	; 0x2e28
    a3f8:	movt	lr, #7
    a3fc:	ldr	r1, [r1]
    a400:	str	ip, [r3]
    a404:	movw	r3, #15128	; 0x3b18
    a408:	ldr	ip, [sp, #32]
    a40c:	movt	r3, #7
    a410:	vstr	d7, [r6, #96]	; 0x60
    a414:	str	lr, [sp, #16]
    a418:	str	r1, [r3]
    a41c:	mov	r3, #105	; 0x69
    a420:	str	r0, [ip]
    a424:	strb	r3, [r6, #104]	; 0x68
    a428:	str	r2, [lr, #3092]	; 0xc14
    a42c:	bne	a450 <fputs@plt+0xd50>
    a430:	movw	r3, #18768	; 0x4950
    a434:	movt	r3, #7
    a438:	ldr	r1, [r3]
    a43c:	cmp	r1, #0
    a440:	beq	a450 <fputs@plt+0xd50>
    a444:	ldrb	r3, [r1]
    a448:	cmp	r3, #0
    a44c:	bne	abd8 <fputs@plt+0x14d8>
    a450:	movw	r3, #18772	; 0x4954
    a454:	movt	r3, #7
    a458:	movw	r9, #18764	; 0x494c
    a45c:	movt	r9, #7
    a460:	ldr	r0, [r3]
    a464:	bl	1079c <fputs@plt+0x709c>
    a468:	ldr	r3, [r9]
    a46c:	cmp	r3, #0
    a470:	beq	abd0 <fputs@plt+0x14d0>
    a474:	ldr	r1, [r3]
    a478:	cmp	r1, #0
    a47c:	movne	r7, #4
    a480:	movne	r8, #1
    a484:	bne	a490 <fputs@plt+0xd90>
    a488:	b	abd0 <fputs@plt+0x14d0>
    a48c:	mov	r8, r6
    a490:	mov	r2, #0
    a494:	mov	r0, r4
    a498:	bl	4a4a0 <_ZdlPv@@Base+0x1450>
    a49c:	ldr	r1, [sp, #80]	; 0x50
    a4a0:	mov	r0, r8
    a4a4:	add	r6, r8, #1
    a4a8:	bl	3d59c <fputs@plt+0x33e9c>
    a4ac:	ldr	r3, [r9]
    a4b0:	ldr	r1, [r3, r7]
    a4b4:	add	r7, r7, #4
    a4b8:	cmp	r1, #0
    a4bc:	bne	a48c <fputs@plt+0xd8c>
    a4c0:	movw	r7, #18776	; 0x4958
    a4c4:	movt	r7, #7
    a4c8:	ldr	r3, [r7]
    a4cc:	ldr	sl, [r3]
    a4d0:	cmp	sl, #0
    a4d4:	movwne	r9, #20012	; 0x4e2c
    a4d8:	movne	fp, #0
    a4dc:	movtne	r9, #7
    a4e0:	bne	a4fc <fputs@plt+0xdfc>
    a4e4:	b	a53c <fputs@plt+0xe3c>
    a4e8:	ldr	r3, [r7]
    a4ec:	add	fp, fp, #1
    a4f0:	ldr	sl, [r3, fp, lsl #2]
    a4f4:	cmp	sl, #0
    a4f8:	beq	a53c <fputs@plt+0xe3c>
    a4fc:	movw	r1, #58672	; 0xe530
    a500:	mov	r0, sl
    a504:	movt	r1, #4
    a508:	add	r8, fp, r6
    a50c:	bl	96d0 <strcmp@plt>
    a510:	cmp	r0, #0
    a514:	beq	a4e8 <fputs@plt+0xde8>
    a518:	mov	r1, sl
    a51c:	mov	r0, r4
    a520:	mov	r2, #0
    a524:	bl	4a4a0 <_ZdlPv@@Base+0x1450>
    a528:	mov	r0, r8
    a52c:	ldr	r1, [sp, #80]	; 0x50
    a530:	ldr	r2, [r9]
    a534:	bl	3d298 <fputs@plt+0x33b98>
    a538:	b	a4e8 <fputs@plt+0xde8>
    a53c:	mov	r0, #136	; 0x88
    a540:	bl	49000 <_Znwj@@Base>
    a544:	mov	r6, r0
    a548:	bl	cf14 <fputs@plt+0x3814>
    a54c:	ldr	r0, [sp, #48]	; 0x30
    a550:	movw	r2, #3360	; 0xd20
    a554:	movw	r3, #3364	; 0xd24
    a558:	movt	r2, #7
    a55c:	movt	r3, #7
    a560:	cmp	r0, #0
    a564:	str	r6, [r2]
    a568:	str	r6, [r3]
    a56c:	bne	ab9c <fputs@plt+0x149c>
    a570:	bl	20c50 <fputs@plt+0x17550>
    a574:	movw	r8, #58672	; 0xe530
    a578:	bl	15670 <fputs@plt+0xbf70>
    a57c:	movt	r8, #4
    a580:	bl	e010 <fputs@plt+0x4910>
    a584:	bl	3f650 <fputs@plt+0x35f50>
    a588:	mov	r2, #0
    a58c:	mov	r0, r4
    a590:	movw	r1, #62820	; 0xf564
    a594:	movt	r1, #4
    a598:	bl	4a4a0 <_ZdlPv@@Base+0x1450>
    a59c:	mov	r0, #12
    a5a0:	bl	49000 <_Znwj@@Base>
    a5a4:	ldr	r1, [sp, #44]	; 0x2c
    a5a8:	movw	r3, #61256	; 0xef48
    a5ac:	movt	r3, #4
    a5b0:	cmp	r1, #0
    a5b4:	movne	r8, r3
    a5b8:	mov	r6, r0
    a5bc:	bl	b788 <fputs@plt+0x2088>
    a5c0:	ldr	r7, [pc, #512]	; a7c8 <fputs@plt+0x10c8>
    a5c4:	mov	r2, r6
    a5c8:	str	r8, [r6, #8]
    a5cc:	movw	r0, #15304	; 0x3bc8
    a5d0:	movt	r0, #7
    a5d4:	add	r9, sp, #120	; 0x78
    a5d8:	str	r7, [r6]
    a5dc:	ldr	r1, [sp, #80]	; 0x50
    a5e0:	bl	b7f4 <fputs@plt+0x20f4>
    a5e4:	mov	r0, #0
    a5e8:	bl	95b0 <time@plt>
    a5ec:	str	r0, [r9, #-44]!	; 0xffffffd4
    a5f0:	mov	r0, r9
    a5f4:	bl	9388 <localtime@plt>
    a5f8:	mov	r2, #0
    a5fc:	movw	r1, #62876	; 0xf59c
    a600:	movt	r1, #4
    a604:	mov	r6, r0
    a608:	mov	r0, r4
    a60c:	bl	4a4a0 <_ZdlPv@@Base+0x1450>
    a610:	ldr	r1, [r6]
    a614:	ldr	r0, [sp, #80]	; 0x50
    a618:	bl	42dd8 <fputs@plt+0x396d8>
    a61c:	mov	r2, #0
    a620:	mov	r0, r4
    a624:	movw	r1, #62884	; 0xf5a4
    a628:	movt	r1, #4
    a62c:	bl	4a4a0 <_ZdlPv@@Base+0x1450>
    a630:	ldr	r1, [r6, #4]
    a634:	ldr	r0, [sp, #80]	; 0x50
    a638:	bl	42dd8 <fputs@plt+0x396d8>
    a63c:	mov	r2, #0
    a640:	mov	r0, r4
    a644:	movw	r1, #62892	; 0xf5ac
    a648:	movt	r1, #4
    a64c:	bl	4a4a0 <_ZdlPv@@Base+0x1450>
    a650:	ldr	r1, [r6, #8]
    a654:	ldr	r0, [sp, #80]	; 0x50
    a658:	bl	42dd8 <fputs@plt+0x396d8>
    a65c:	mov	r2, #0
    a660:	mov	r0, r4
    a664:	movw	r1, #62900	; 0xf5b4
    a668:	movt	r1, #4
    a66c:	bl	4a4a0 <_ZdlPv@@Base+0x1450>
    a670:	ldr	r1, [r6, #24]
    a674:	ldr	r0, [sp, #80]	; 0x50
    a678:	add	r1, r1, #1
    a67c:	bl	42dd8 <fputs@plt+0x396d8>
    a680:	mov	r2, #0
    a684:	mov	r0, r4
    a688:	movw	r1, #62904	; 0xf5b8
    a68c:	movt	r1, #4
    a690:	bl	4a4a0 <_ZdlPv@@Base+0x1450>
    a694:	ldr	r1, [r6, #12]
    a698:	ldr	r0, [sp, #80]	; 0x50
    a69c:	bl	42dd8 <fputs@plt+0x396d8>
    a6a0:	mov	r2, #0
    a6a4:	mov	r0, r4
    a6a8:	movw	r1, #62908	; 0xf5bc
    a6ac:	movt	r1, #4
    a6b0:	bl	4a4a0 <_ZdlPv@@Base+0x1450>
    a6b4:	ldr	r1, [r6, #16]
    a6b8:	ldr	r0, [sp, #80]	; 0x50
    a6bc:	add	r1, r1, #1
    a6c0:	bl	42dd8 <fputs@plt+0x396d8>
    a6c4:	mov	r2, #0
    a6c8:	mov	r0, r4
    a6cc:	movw	r1, #62912	; 0xf5c0
    a6d0:	movt	r1, #4
    a6d4:	bl	4a4a0 <_ZdlPv@@Base+0x1450>
    a6d8:	ldr	r1, [r6, #20]
    a6dc:	ldr	r0, [sp, #80]	; 0x50
    a6e0:	add	r1, r1, #1888	; 0x760
    a6e4:	add	r1, r1, #12
    a6e8:	bl	42dd8 <fputs@plt+0x396d8>
    a6ec:	mov	r2, #0
    a6f0:	mov	r0, r4
    a6f4:	movw	r1, #62920	; 0xf5c8
    a6f8:	movt	r1, #4
    a6fc:	bl	4a4a0 <_ZdlPv@@Base+0x1450>
    a700:	ldr	r1, [r6, #20]
    a704:	ldr	r0, [sp, #80]	; 0x50
    a708:	bl	42dd8 <fputs@plt+0x396d8>
    a70c:	mov	r2, #0
    a710:	mov	r0, r4
    a714:	movw	r1, #62924	; 0xf5cc
    a718:	movt	r1, #4
    a71c:	bl	4a4a0 <_ZdlPv@@Base+0x1450>
    a720:	bl	9640 <getpid@plt>
    a724:	mov	r1, r0
    a728:	ldr	r0, [sp, #80]	; 0x50
    a72c:	bl	42dd8 <fputs@plt+0x396d8>
    a730:	mov	r2, #0
    a734:	mov	r0, r4
    a738:	movw	r1, #62928	; 0xf5d0
    a73c:	movt	r1, #4
    a740:	bl	4a4a0 <_ZdlPv@@Base+0x1450>
    a744:	mov	r0, #12
    a748:	bl	49000 <_Znwj@@Base>
    a74c:	ldr	r2, [sp, #16]
    a750:	movw	r3, #61256	; 0xef48
    a754:	movt	r3, #4
    a758:	ldr	r8, [r2, #3084]	; 0xc0c
    a75c:	movw	r2, #58672	; 0xe530
    a760:	movt	r2, #4
    a764:	cmp	r8, #0
    a768:	moveq	r8, r2
    a76c:	movne	r8, r3
    a770:	mov	r6, r0
    a774:	bl	b788 <fputs@plt+0x2088>
    a778:	str	r7, [r6]
    a77c:	mov	r2, r6
    a780:	str	r8, [r6, #8]
    a784:	movw	r0, #15304	; 0x3bc8
    a788:	ldr	r1, [sp, #80]	; 0x50
    a78c:	movt	r0, #7
    a790:	bl	b7f4 <fputs@plt+0x20f4>
    a794:	bl	42f3c <fputs@plt+0x3983c>
    a798:	bl	18af0 <fputs@plt+0xf3f0>
    a79c:	bl	12ed0 <fputs@plt+0x97d0>
    a7a0:	ldr	r3, [sp, #68]	; 0x44
    a7a4:	cmp	r3, #0
    a7a8:	movne	r7, #0
    a7ac:	bne	a828 <fputs@plt+0x1128>
    a7b0:	b	a85c <fputs@plt+0x115c>
    a7b4:	andeq	r1, r7, r0, lsr sl
    a7b8:			; <UNDEFINED> instruction: 0x0004d8bc
    a7bc:	andeq	r1, r7, r0, ror #17
    a7c0:			; <UNDEFINED> instruction: 0x000714bc
    a7c4:	andeq	r1, r7, ip, ror #17
    a7c8:	andeq	sp, r4, r0, lsl #8
    a7cc:	andeq	r0, r7, r0, asr #29
    a7d0:	rsb	sl, r8, fp
    a7d4:	add	r0, sl, #1
    a7d8:	bl	958c <_Znaj@plt>
    a7dc:	mov	r1, r8
    a7e0:	mov	r2, sl
    a7e4:	mov	r6, r0
    a7e8:	bl	94f0 <memcpy@plt>
    a7ec:	strb	r7, [r6, sl]
    a7f0:	add	r1, fp, #1
    a7f4:	mov	r0, r6
    a7f8:	bl	1bc44 <fputs@plt+0x12544>
    a7fc:	cmp	r6, #0
    a800:	beq	a80c <fputs@plt+0x110c>
    a804:	mov	r0, r6
    a808:	bl	961c <_ZdaPv@plt>
    a80c:	ldr	r0, [sp, #68]	; 0x44
    a810:	ldr	r3, [r0, #4]
    a814:	str	r3, [sp, #68]	; 0x44
    a818:	bl	49050 <_ZdlPv@@Base>
    a81c:	ldr	r3, [sp, #68]	; 0x44
    a820:	cmp	r3, #0
    a824:	beq	a85c <fputs@plt+0x115c>
    a828:	ldr	r8, [r3]
    a82c:	mov	r1, #61	; 0x3d
    a830:	mov	r0, r8
    a834:	bl	9424 <strchr@plt>
    a838:	subs	fp, r0, #0
    a83c:	bne	a7d0 <fputs@plt+0x10d0>
    a840:	mov	r1, r8
    a844:	add	r0, sp, #100	; 0x64
    a848:	ldrb	r3, [r1], #1
    a84c:	strb	fp, [sp, #101]	; 0x65
    a850:	strb	r3, [sp, #100]	; 0x64
    a854:	bl	1bc44 <fputs@plt+0x12544>
    a858:	b	a80c <fputs@plt+0x110c>
    a85c:	ldr	r3, [sp, #64]	; 0x40
    a860:	cmp	r3, #0
    a864:	movne	r7, #0
    a868:	bne	a89c <fputs@plt+0x119c>
    a86c:	b	a948 <fputs@plt+0x1248>
    a870:	cmp	sl, #0
    a874:	beq	a880 <fputs@plt+0x1180>
    a878:	mov	r0, sl
    a87c:	bl	961c <_ZdaPv@plt>
    a880:	ldr	r0, [sp, #64]	; 0x40
    a884:	ldr	r3, [r0, #4]
    a888:	str	r3, [sp, #64]	; 0x40
    a88c:	bl	49050 <_ZdlPv@@Base>
    a890:	ldr	r3, [sp, #64]	; 0x40
    a894:	cmp	r3, #0
    a898:	beq	a948 <fputs@plt+0x1248>
    a89c:	ldr	r6, [r3]
    a8a0:	mov	r1, #61	; 0x3d
    a8a4:	mov	r0, r6
    a8a8:	bl	9424 <strchr@plt>
    a8ac:	subs	fp, r0, #0
    a8b0:	beq	a908 <fputs@plt+0x1208>
    a8b4:	rsb	r8, r6, fp
    a8b8:	add	r0, r8, #1
    a8bc:	bl	958c <_Znaj@plt>
    a8c0:	mov	r1, r6
    a8c4:	mov	r2, r8
    a8c8:	mov	sl, r0
    a8cc:	bl	94f0 <memcpy@plt>
    a8d0:	strb	r7, [sl, r8]
    a8d4:	add	r0, fp, #1
    a8d8:	mov	r1, r9
    a8dc:	bl	2c22c <fputs@plt+0x22b2c>
    a8e0:	cmp	r0, #0
    a8e4:	beq	a870 <fputs@plt+0x1170>
    a8e8:	mov	r1, sl
    a8ec:	mov	r0, r4
    a8f0:	mov	r2, #0
    a8f4:	bl	4a4a0 <_ZdlPv@@Base+0x1450>
    a8f8:	ldr	r0, [sp, #80]	; 0x50
    a8fc:	ldr	r1, [sp, #76]	; 0x4c
    a900:	bl	42dd8 <fputs@plt+0x396d8>
    a904:	b	a870 <fputs@plt+0x1170>
    a908:	mov	r0, r6
    a90c:	mov	r1, r9
    a910:	ldrb	r3, [r0], #1
    a914:	strb	fp, [sp, #101]	; 0x65
    a918:	strb	r3, [sp, #100]	; 0x64
    a91c:	bl	2c22c <fputs@plt+0x22b2c>
    a920:	cmp	r0, #0
    a924:	beq	a880 <fputs@plt+0x1180>
    a928:	add	r1, sp, #100	; 0x64
    a92c:	mov	r2, fp
    a930:	mov	r0, r4
    a934:	bl	4a4a0 <_ZdlPv@@Base+0x1450>
    a938:	ldr	r0, [sp, #80]	; 0x50
    a93c:	ldr	r1, [sp, #76]	; 0x4c
    a940:	bl	42dd8 <fputs@plt+0x396d8>
    a944:	b	a880 <fputs@plt+0x1180>
    a948:	ldr	r3, [sp, #20]
    a94c:	cmp	r3, #0
    a950:	beq	ab8c <fputs@plt+0x148c>
    a954:	ldr	r3, [sp, #60]	; 0x3c
    a958:	cmp	r3, #0
    a95c:	beq	aaf0 <fputs@plt+0x13f0>
    a960:	movw	fp, #45408	; 0xb160
    a964:	movw	sl, #62284	; 0xf34c
    a968:	movw	ip, #62276	; 0xf344
    a96c:	movw	lr, #18728	; 0x4928
    a970:	movt	ip, #4
    a974:	movt	lr, #7
    a978:	movt	fp, #6
    a97c:	movt	sl, #4
    a980:	str	ip, [sp, #16]
    a984:	str	lr, [sp, #24]
    a988:	b	a9fc <fputs@plt+0x12fc>
    a98c:	mov	r0, r4
    a990:	ldr	r1, [sp, #76]	; 0x4c
    a994:	mov	r2, #0
    a998:	bl	4a4a0 <_ZdlPv@@Base+0x1450>
    a99c:	ldr	r0, [sp, #76]	; 0x4c
    a9a0:	ldr	r7, [sp, #80]	; 0x50
    a9a4:	cmp	r0, #0
    a9a8:	beq	a9b0 <fputs@plt+0x12b0>
    a9ac:	bl	961c <_ZdaPv@plt>
    a9b0:	mov	r0, #560	; 0x230
    a9b4:	bl	49000 <_Znwj@@Base>
    a9b8:	mov	r1, r8
    a9bc:	mov	r2, r7
    a9c0:	mov	r3, #0
    a9c4:	mov	r6, r0
    a9c8:	bl	1a388 <fputs@plt+0x10c88>
    a9cc:	mov	r0, r6
    a9d0:	bl	1d270 <fputs@plt+0x13b70>
    a9d4:	ldr	r0, [pc, #-528]	; a7cc <fputs@plt+0x10cc>
    a9d8:	bl	2304c <fputs@plt+0x1994c>
    a9dc:	bl	2c480 <fputs@plt+0x22d80>
    a9e0:	ldr	r0, [sp, #60]	; 0x3c
    a9e4:	ldr	r3, [r0, #4]
    a9e8:	str	r3, [sp, #60]	; 0x3c
    a9ec:	bl	49050 <_ZdlPv@@Base>
    a9f0:	ldr	r3, [sp, #60]	; 0x3c
    a9f4:	cmp	r3, #0
    a9f8:	beq	aaf0 <fputs@plt+0x13f0>
    a9fc:	ldr	r7, [r3]
    aa00:	mov	r0, r7
    aa04:	bl	94d8 <strlen@plt>
    aa08:	add	r0, r0, #6
    aa0c:	bl	958c <_Znaj@plt>
    aa10:	mov	r1, r7
    aa14:	mov	r6, r0
    aa18:	bl	9448 <stpcpy@plt>
    aa1c:	ldrh	ip, [sl, #4]
    aa20:	mov	r1, r6
    aa24:	mov	r2, r9
    aa28:	mov	r3, r0
    aa2c:	ldr	r0, [sl]
    aa30:	strh	ip, [r3, #4]
    aa34:	str	r0, [r3]
    aa38:	ldr	r0, [fp, #64]	; 0x40
    aa3c:	bl	49658 <_ZdlPv@@Base+0x608>
    aa40:	cmp	r6, #0
    aa44:	mov	r8, r0
    aa48:	beq	aa54 <fputs@plt+0x1354>
    aa4c:	mov	r0, r6
    aa50:	bl	961c <_ZdaPv@plt>
    aa54:	cmp	r8, #0
    aa58:	bne	a98c <fputs@plt+0x128c>
    aa5c:	mov	r0, r7
    aa60:	bl	94d8 <strlen@plt>
    aa64:	add	r0, r0, #6
    aa68:	bl	958c <_Znaj@plt>
    aa6c:	mov	r1, r7
    aa70:	mov	r6, r0
    aa74:	ldr	r0, [sp, #16]
    aa78:	ldrb	r3, [r0, #4]
    aa7c:	ldr	r0, [r0]
    aa80:	strb	r3, [r6, #4]
    aa84:	str	r0, [r6]
    aa88:	add	r0, r6, #5
    aa8c:	bl	9538 <strcpy@plt>
    aa90:	mov	r1, r6
    aa94:	ldr	r0, [fp, #64]	; 0x40
    aa98:	mov	r2, r9
    aa9c:	bl	49658 <_ZdlPv@@Base+0x608>
    aaa0:	cmp	r6, #0
    aaa4:	mov	r8, r0
    aaa8:	beq	aab4 <fputs@plt+0x13b4>
    aaac:	mov	r0, r6
    aab0:	bl	961c <_ZdaPv@plt>
    aab4:	cmp	r8, #0
    aab8:	bne	a98c <fputs@plt+0x128c>
    aabc:	mov	r1, r7
    aac0:	mov	r0, r4
    aac4:	bl	440a0 <fputs@plt+0x3a9a0>
    aac8:	ldr	r1, [sp, #24]
    aacc:	movw	r3, #18728	; 0x4928
    aad0:	mov	r0, #3
    aad4:	movt	r3, #7
    aad8:	mov	r2, r4
    aadc:	str	r1, [sp]
    aae0:	movw	r1, #62940	; 0xf5dc
    aae4:	movt	r1, #4
    aae8:	bl	1c8f4 <fputs@plt+0x131f4>
    aaec:	b	a98c <fputs@plt+0x128c>
    aaf0:	ldr	r2, [sp, #20]
    aaf4:	cmp	r2, #0
    aaf8:	beq	ab7c <fputs@plt+0x147c>
    aafc:	movw	r6, #45528	; 0xb1d8
    ab00:	movt	r6, #6
    ab04:	ldr	r3, [sp, #12]
    ab08:	ldr	r4, [r6]
    ab0c:	cmp	r3, r4
    ab10:	subgt	r3, r4, #-1073741823	; 0xc0000001
    ab14:	ldrgt	r7, [sp, #12]
    ab18:	addgt	r5, r5, r3, lsl #2
    ab1c:	ble	ab4c <fputs@plt+0x144c>
    ab20:	add	r4, r4, #1
    ab24:	ldr	r0, [r5, #4]!
    ab28:	bl	2cefc <fputs@plt+0x237fc>
    ab2c:	cmp	r4, r7
    ab30:	bne	ab20 <fputs@plt+0x1420>
    ab34:	ldr	r3, [r6]
    ab38:	cmp	r4, r3
    ab3c:	ble	ab4c <fputs@plt+0x144c>
    ab40:	ldr	ip, [sp, #52]	; 0x34
    ab44:	cmp	ip, #0
    ab48:	beq	ab58 <fputs@plt+0x1458>
    ab4c:	movw	r0, #56168	; 0xdb68
    ab50:	movt	r0, #4
    ab54:	bl	2cefc <fputs@plt+0x237fc>
    ab58:	bl	2cca4 <fputs@plt+0x235a4>
    ab5c:	ldr	r0, [sp, #28]
    ab60:	ldr	r2, [sp, #116]	; 0x74
    ab64:	ldr	r3, [r0]
    ab68:	mov	r0, #0
    ab6c:	cmp	r2, r3
    ab70:	bne	ac04 <fputs@plt+0x1504>
    ab74:	add	sp, sp, #124	; 0x7c
    ab78:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
    ab7c:	movw	r0, #62968	; 0xf5f8
    ab80:	movt	r0, #4
    ab84:	bl	2ce30 <fputs@plt+0x23730>
    ab88:	b	aafc <fputs@plt+0x13fc>
    ab8c:	movw	r0, #62932	; 0xf5d4
    ab90:	movt	r0, #4
    ab94:	bl	2ce30 <fputs@plt+0x23730>
    ab98:	b	a954 <fputs@plt+0x1254>
    ab9c:	mov	r0, r6
    aba0:	ldr	r1, [sp, #72]	; 0x48
    aba4:	bl	def0 <fputs@plt+0x47f0>
    aba8:	b	a570 <fputs@plt+0xe70>
    abac:	movw	r2, #18728	; 0x4928
    abb0:	movt	r2, #7
    abb4:	movw	r1, #62852	; 0xf584
    abb8:	str	r2, [sp]
    abbc:	movt	r1, #4
    abc0:	mov	r3, r2
    abc4:	mov	r0, #3
    abc8:	bl	1c8f4 <fputs@plt+0x131f4>
    abcc:	b	a39c <fputs@plt+0xc9c>
    abd0:	mov	r6, #1
    abd4:	b	a4c0 <fputs@plt+0xdc0>
    abd8:	ldr	r2, [sp, #40]	; 0x28
    abdc:	mov	r0, r4
    abe0:	bl	4a4a0 <_ZdlPv@@Base+0x1450>
    abe4:	ldr	r2, [sp, #80]	; 0x50
    abe8:	movw	r3, #3532	; 0xdcc
    abec:	movt	r3, #7
    abf0:	str	r2, [r3]
    abf4:	b	a450 <fputs@plt+0xd50>
    abf8:	mov	r0, r4
    abfc:	bl	49cb0 <_ZdlPv@@Base+0xc60>
    ac00:	bl	9460 <__cxa_end_cleanup@plt>
    ac04:	bl	95d4 <__stack_chk_fail@plt>
    ac08:	mov	r0, r6
    ac0c:	bl	49050 <_ZdlPv@@Base>
    ac10:	bl	9460 <__cxa_end_cleanup@plt>
    ac14:	b	ac08 <fputs@plt+0x1508>
    ac18:	b	ac08 <fputs@plt+0x1508>
    ac1c:	b	ac08 <fputs@plt+0x1508>
    ac20:	push	{r4, r5, r6, r7, r8, r9, lr}
    ac24:	movw	r7, #11816	; 0x2e28
    ac28:	movt	r7, #7
    ac2c:	sub	sp, sp, #12
    ac30:	add	r5, r7, #3104	; 0xc20
    ac34:	movw	r4, #3632	; 0xe30
    ac38:	movw	r6, #46292	; 0xb4d4
    ac3c:	movt	r4, #7
    ac40:	movt	r6, #4
    ac44:	mov	r0, r5
    ac48:	bl	43e18 <fputs@plt+0x3a718>
    ac4c:	add	r9, r4, #2736	; 0xab0
    ac50:	add	r0, r5, #4
    ac54:	mov	r5, #0
    ac58:	bl	43160 <fputs@plt+0x39a60>
    ac5c:	mov	r2, r6
    ac60:	add	r0, r4, #144	; 0x90
    ac64:	movw	r1, #38972	; 0x983c
    ac68:	movt	r1, #1
    ac6c:	mov	r3, #4
    ac70:	str	r5, [r4, #144]	; 0x90
    ac74:	add	r8, r4, #3040	; 0xbe0
    ac78:	str	r3, [r4, #164]	; 0xa4
    ac7c:	str	r5, [r4, #148]	; 0x94
    ac80:	bl	9634 <__aeabi_atexit@plt>
    ac84:	mov	ip, #1
    ac88:	mov	r3, r5
    ac8c:	str	ip, [sp]
    ac90:	mov	r1, r5
    ac94:	mov	r2, r5
    ac98:	mov	r0, r9
    ac9c:	str	r5, [r4, #3004]	; 0xbbc
    aca0:	str	r5, [r4, #176]	; 0xb0
    aca4:	str	r5, [r4, #3008]	; 0xbc0
    aca8:	bl	4936c <_ZdlPv@@Base+0x31c>
    acac:	mov	r2, r6
    acb0:	mov	r0, r9
    acb4:	movw	r1, #38216	; 0x9548
    acb8:	movt	r1, #4
    acbc:	bl	9634 <__aeabi_atexit@plt>
    acc0:	ldr	r3, [pc, #240]	; adb8 <fputs@plt+0x16b8>
    acc4:	mov	r2, r6
    acc8:	add	r0, r4, #20
    accc:	movw	r1, #57944	; 0xe258
    acd0:	movt	r1, #2
    acd4:	str	r3, [r4, #20]
    acd8:	str	r5, [r4, #24]
    acdc:	str	r5, [r4, #32]
    ace0:	str	r5, [r4, #36]	; 0x24
    ace4:	bl	9634 <__aeabi_atexit@plt>
    ace8:	add	r0, r4, #112	; 0x70
    acec:	movw	r1, #501	; 0x1f5
    acf0:	bl	b31c <fputs@plt+0x1c1c>
    acf4:	add	r0, r4, #2704	; 0xa90
    acf8:	mov	r1, #17
    acfc:	bl	b31c <fputs@plt+0x1c1c>
    ad00:	mov	r2, r5
    ad04:	add	r0, r8, #8
    ad08:	movw	r1, #62280	; 0xf348
    ad0c:	movt	r1, #4
    ad10:	str	r5, [r4, #172]	; 0xac
    ad14:	bl	4a4a0 <_ZdlPv@@Base+0x1450>
    ad18:	add	r0, r7, #3088	; 0xc10
    ad1c:	mov	r2, r5
    ad20:	add	r0, r0, #8
    ad24:	movw	r1, #48616	; 0xbde8
    ad28:	movt	r1, #4
    ad2c:	bl	4a4a0 <_ZdlPv@@Base+0x1450>
    ad30:	mov	r2, r6
    ad34:	add	r0, r8, #12
    ad38:	movw	r1, #39888	; 0x9bd0
    ad3c:	movt	r1, #1
    ad40:	str	r5, [r4, #3052]	; 0xbec
    ad44:	bl	9634 <__aeabi_atexit@plt>
    ad48:	add	r0, r4, #188	; 0xbc
    ad4c:	movw	r1, #63368	; 0xf788
    ad50:	movt	r1, #4
    ad54:	bl	43d78 <fputs@plt+0x3a678>
    ad58:	add	r0, r4, #3008	; 0xbc0
    ad5c:	mov	r1, #20
    ad60:	add	r0, r0, #8
    ad64:	bl	b31c <fputs@plt+0x1c1c>
    ad68:	add	r0, r4, #544	; 0x220
    ad6c:	movw	r1, #501	; 0x1f5
    ad70:	bl	b31c <fputs@plt+0x1c1c>
    ad74:	add	r0, r4, #48	; 0x30
    ad78:	movw	r1, #501	; 0x1f5
    ad7c:	bl	b7d8 <fputs@plt+0x20d8>
    ad80:	add	r0, r4, #576	; 0x240
    ad84:	movw	r1, #501	; 0x1f5
    ad88:	bl	b31c <fputs@plt+0x1c1c>
    ad8c:	add	r0, r4, #1632	; 0x660
    ad90:	mov	r2, r5
    ad94:	add	r0, r0, #8
    ad98:	movw	r1, #63376	; 0xf790
    ad9c:	movt	r1, #4
    ada0:	bl	4a4a0 <_ZdlPv@@Base+0x1450>
    ada4:	add	r0, r4, #1648	; 0x670
    ada8:	mov	r1, #11
    adac:	add	sp, sp, #12
    adb0:	pop	{r4, r5, r6, r7, r8, r9, lr}
    adb4:	b	b31c <fputs@plt+0x1c1c>
    adb8:	andeq	sp, r4, r0, asr #3
    adbc:	push	{r4, lr}
    adc0:	movw	r4, #14928	; 0x3a50
    adc4:	movt	r4, #7
    adc8:	add	r0, r4, #4
    adcc:	bl	43e18 <fputs@plt+0x3a718>
    add0:	add	r0, r4, #8
    add4:	pop	{r4, lr}
    add8:	b	43160 <fputs@plt+0x39a60>
    addc:	push	{r4, lr}
    ade0:	movw	r4, #14944	; 0x3a60
    ade4:	movt	r4, #7
    ade8:	add	r0, r4, #176	; 0xb0
    adec:	bl	43e18 <fputs@plt+0x3a718>
    adf0:	add	r0, r4, #180	; 0xb4
    adf4:	bl	43160 <fputs@plt+0x39a60>
    adf8:	add	r0, r4, #52	; 0x34
    adfc:	mov	r2, #0
    ae00:	movw	r1, #52584	; 0xcd68
    ae04:	movt	r1, #4
    ae08:	bl	4a4a0 <_ZdlPv@@Base+0x1450>
    ae0c:	add	r0, r4, #60	; 0x3c
    ae10:	mov	r2, #0
    ae14:	movw	r1, #9524	; 0x2534
    ae18:	movt	r1, #5
    ae1c:	bl	4a4a0 <_ZdlPv@@Base+0x1450>
    ae20:	add	r0, r4, #64	; 0x40
    ae24:	mov	r2, #0
    ae28:	movw	r1, #63488	; 0xf800
    ae2c:	movt	r1, #4
    ae30:	bl	4a4a0 <_ZdlPv@@Base+0x1450>
    ae34:	add	r0, r4, #68	; 0x44
    ae38:	mov	r2, #0
    ae3c:	movw	r1, #48500	; 0xbd74
    ae40:	movt	r1, #4
    ae44:	bl	4a4a0 <_ZdlPv@@Base+0x1450>
    ae48:	add	r0, r4, #72	; 0x48
    ae4c:	mov	r2, #0
    ae50:	movw	r1, #8176	; 0x1ff0
    ae54:	movt	r1, #5
    ae58:	bl	4a4a0 <_ZdlPv@@Base+0x1450>
    ae5c:	mov	r2, #0
    ae60:	add	r0, r4, #76	; 0x4c
    ae64:	movw	r1, #8180	; 0x1ff4
    ae68:	movt	r1, #5
    ae6c:	bl	4a4a0 <_ZdlPv@@Base+0x1450>
    ae70:	add	r0, r4, #16
    ae74:	mov	r1, #17
    ae78:	bl	b31c <fputs@plt+0x1c1c>
    ae7c:	add	r0, r4, #136	; 0x88
    ae80:	mov	r1, #50	; 0x32
    ae84:	bl	b31c <fputs@plt+0x1c1c>
    ae88:	add	r0, r4, #104	; 0x68
    ae8c:	mov	r1, #5
    ae90:	pop	{r4, lr}
    ae94:	b	b31c <fputs@plt+0x1c1c>
    ae98:	push	{r4, lr}
    ae9c:	movw	r4, #15128	; 0x3b18
    aea0:	movt	r4, #7
    aea4:	add	r0, r4, #8
    aea8:	bl	43e18 <fputs@plt+0x3a718>
    aeac:	add	r0, r4, #12
    aeb0:	bl	43160 <fputs@plt+0x39a60>
    aeb4:	mov	r3, #0
    aeb8:	str	r3, [r4, #16]
    aebc:	str	r3, [r4, #20]
    aec0:	pop	{r4, pc}
    aec4:	push	{r4, lr}
    aec8:	movw	r4, #15152	; 0x3b30
    aecc:	movt	r4, #7
    aed0:	add	r0, r4, #184	; 0xb8
    aed4:	bl	43e18 <fputs@plt+0x3a718>
    aed8:	add	r0, r4, #188	; 0xbc
    aedc:	bl	43160 <fputs@plt+0x39a60>
    aee0:	add	r0, r4, #152	; 0x98
    aee4:	mov	r1, #101	; 0x65
    aee8:	pop	{r4, lr}
    aeec:	b	b7d8 <fputs@plt+0x20d8>
    aef0:	ldr	r0, [pc]	; aef8 <fputs@plt+0x17f8>
    aef4:	b	43160 <fputs@plt+0x39a60>
    aef8:	strdeq	r3, [r7], -r4
    aefc:	push	{r4, lr}
    af00:	movw	r4, #15864	; 0x3df8
    af04:	movt	r4, #7
    af08:	add	r0, r4, #4
    af0c:	bl	43e18 <fputs@plt+0x3a718>
    af10:	movw	r3, #20020	; 0x4e34
    af14:	movt	r3, #7
    af18:	mov	ip, #0
    af1c:	add	r0, r4, #8
    af20:	movw	r1, #12816	; 0x3210
    af24:	ldr	r3, [r3]
    af28:	movw	r2, #46292	; 0xb4d4
    af2c:	str	ip, [r4, #8]
    af30:	movt	r1, #4
    af34:	movt	r2, #4
    af38:	str	r3, [r4, #32]
    af3c:	pop	{r4, lr}
    af40:	b	9634 <__aeabi_atexit@plt>
    af44:	ldr	r0, [pc]	; af4c <fputs@plt+0x184c>
    af48:	b	43e18 <fputs@plt+0x3a718>
    af4c:	andeq	r4, r7, r0, lsr #18
    af50:	push	{r3, lr}
    af54:	movw	r0, #9528	; 0x2538
    af58:	movt	r0, #5
    af5c:	bl	93f4 <getenv@plt>
    af60:	cmp	r0, #0
    af64:	movwne	r3, #45512	; 0xb1c8
    af68:	movtne	r3, #6
    af6c:	strne	r0, [r3]
    af70:	pop	{r3, pc}
    af74:	movw	r3, #18728	; 0x4928
    af78:	movt	r3, #7
    af7c:	mov	r2, #0
    af80:	str	r2, [r3]
    af84:	bx	lr
    af88:	push	{r4, lr}
    af8c:	movw	r4, #18744	; 0x4938
    af90:	movt	r4, #7
    af94:	mov	r0, r4
    af98:	bl	43e18 <fputs@plt+0x3a718>
    af9c:	add	r0, r4, #4
    afa0:	pop	{r4, lr}
    afa4:	b	49154 <_ZdlPv@@Base+0x104>
    afa8:	push	{r4, lr}
    afac:	movw	r4, #18752	; 0x4940
    afb0:	sub	sp, sp, #8
    afb4:	movt	r4, #7
    afb8:	mov	r3, #0
    afbc:	movw	r1, #11344	; 0x2c50
    afc0:	mov	r0, r4
    afc4:	str	r3, [sp]
    afc8:	movt	r1, #5
    afcc:	movw	r2, #11360	; 0x2c60
    afd0:	movt	r2, #5
    afd4:	bl	4936c <_ZdlPv@@Base+0x31c>
    afd8:	mov	r0, r4
    afdc:	movw	r1, #38216	; 0x9548
    afe0:	movw	r2, #46292	; 0xb4d4
    afe4:	movt	r1, #4
    afe8:	movt	r2, #4
    afec:	add	sp, sp, #8
    aff0:	pop	{r4, lr}
    aff4:	b	9634 <__aeabi_atexit@plt>
    aff8:	push	{r4, lr}
    affc:	movw	r4, #18872	; 0x49b8
    b000:	movt	r4, #7
    b004:	mov	r0, r4
    b008:	bl	4894c <fputs@plt+0x3f24c>
    b00c:	mov	r0, r4
    b010:	movw	r1, #35012	; 0x88c4
    b014:	movw	r2, #46292	; 0xb4d4
    b018:	movt	r1, #4
    b01c:	movt	r2, #4
    b020:	bl	9634 <__aeabi_atexit@plt>
    b024:	add	r0, r4, #12
    b028:	pop	{r4, lr}
    b02c:	b	48d84 <fputs@plt+0x3f684>
    b030:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
    b034:	movw	r4, #18960	; 0x4a10
    b038:	sub	sp, sp, #12
    b03c:	movt	r4, #7
    b040:	movw	r8, #16620	; 0x40ec
    b044:	movw	r7, #16636	; 0x40fc
    b048:	movt	r8, #5
    b04c:	movt	r7, #5
    b050:	mov	sl, #1
    b054:	movw	r6, #38216	; 0x9548
    b058:	movw	r5, #46292	; 0xb4d4
    b05c:	movt	r6, #4
    b060:	movt	r5, #4
    b064:	mov	r3, sl
    b068:	add	fp, r4, #8
    b06c:	mov	r1, r8
    b070:	mov	r2, r7
    b074:	mov	r0, r4
    b078:	str	sl, [sp]
    b07c:	mov	r9, #0
    b080:	bl	4936c <_ZdlPv@@Base+0x31c>
    b084:	mov	r1, r6
    b088:	mov	r2, r5
    b08c:	mov	r0, r4
    b090:	bl	9634 <__aeabi_atexit@plt>
    b094:	add	r4, r4, #16
    b098:	mov	r3, sl
    b09c:	mov	r1, r8
    b0a0:	mov	r2, r7
    b0a4:	mov	r0, fp
    b0a8:	str	r9, [sp]
    b0ac:	bl	4936c <_ZdlPv@@Base+0x31c>
    b0b0:	mov	r1, r6
    b0b4:	mov	r2, r5
    b0b8:	mov	r0, fp
    b0bc:	bl	9634 <__aeabi_atexit@plt>
    b0c0:	mov	r1, r8
    b0c4:	mov	r2, r7
    b0c8:	str	r9, [sp]
    b0cc:	mov	r3, r9
    b0d0:	mov	r0, r4
    b0d4:	bl	4936c <_ZdlPv@@Base+0x31c>
    b0d8:	mov	r0, r4
    b0dc:	mov	r1, r6
    b0e0:	mov	r2, r5
    b0e4:	add	sp, sp, #12
    b0e8:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
    b0ec:	b	9634 <__aeabi_atexit@plt>
    b0f0:	ldr	r0, [pc]	; b0f8 <fputs@plt+0x19f8>
    b0f4:	b	49154 <_ZdlPv@@Base+0x104>
    b0f8:	andeq	r4, r7, r4, lsl #28
    b0fc:	push	{r3, r4, r5, lr}
    b100:	mov	r5, #0
    b104:	movw	r4, #19992	; 0x4e18
    b108:	movt	r4, #7
    b10c:	mov	r2, r5
    b110:	add	r0, r4, #24
    b114:	movw	r1, #63372	; 0xf78c
    b118:	movt	r1, #4
    b11c:	str	r5, [r4, #20]
    b120:	bl	4a4a0 <_ZdlPv@@Base+0x1450>
    b124:	add	r0, r4, #28
    b128:	mov	r2, r5
    b12c:	movw	r1, #63472	; 0xf7f0
    b130:	movt	r1, #4
    b134:	pop	{r3, r4, r5, lr}
    b138:	b	4a4a0 <_ZdlPv@@Base+0x1450>
    b13c:	movw	r0, #20024	; 0x4e38
    b140:	movt	r0, #7
    b144:	b	43e18 <fputs@plt+0x3a718>
    b148:	push	{r4, lr}
    b14c:	movw	r4, #20028	; 0x4e3c
    b150:	movt	r4, #7
    b154:	mov	r0, r4
    b158:	bl	4aa80 <_ZdlPv@@Base+0x1a30>
    b15c:	mov	r0, r4
    b160:	movw	r1, #43512	; 0xa9f8
    b164:	movw	r2, #46292	; 0xb4d4
    b168:	movt	r1, #4
    b16c:	movt	r2, #4
    b170:	bl	9634 <__aeabi_atexit@plt>
    b174:	add	r0, r4, #12
    b178:	pop	{r4, lr}
    b17c:	b	4aeb8 <_ZdlPv@@Base+0x1e68>
    b180:	push	{r4, lr}
    b184:	movw	r4, #20044	; 0x4e4c
    b188:	movt	r4, #7
    b18c:	mov	r0, r4
    b190:	bl	4afb4 <_ZdlPv@@Base+0x1f64>
    b194:	mov	r0, r4
    b198:	movw	r1, #44844	; 0xaf2c
    b19c:	movw	r2, #46292	; 0xb4d4
    b1a0:	movt	r1, #4
    b1a4:	movt	r2, #4
    b1a8:	bl	9634 <__aeabi_atexit@plt>
    b1ac:	add	r0, r4, #12
    b1b0:	pop	{r4, lr}
    b1b4:	b	4b3ec <_ZdlPv@@Base+0x239c>
    b1b8:	mov	fp, #0
    b1bc:	mov	lr, #0
    b1c0:	pop	{r1}		; (ldr r1, [sp], #4)
    b1c4:	mov	r2, sp
    b1c8:	push	{r2}		; (str r2, [sp, #-4]!)
    b1cc:	push	{r0}		; (str r0, [sp, #-4]!)
    b1d0:	ldr	ip, [pc, #16]	; b1e8 <fputs@plt+0x1ae8>
    b1d4:	push	{ip}		; (str ip, [sp, #-4]!)
    b1d8:	ldr	r0, [pc, #12]	; b1ec <fputs@plt+0x1aec>
    b1dc:	ldr	r3, [pc, #12]	; b1f0 <fputs@plt+0x1af0>
    b1e0:	bl	93a0 <__libc_start_main@plt>
    b1e4:	bl	937c <abort@plt>
    b1e8:	andeq	fp, r4, r4, asr #9
    b1ec:	andeq	r9, r0, r0, ror #15
    b1f0:	andeq	fp, r4, r0, ror #8
    b1f4:	ldr	r3, [pc, #20]	; b210 <fputs@plt+0x1b10>
    b1f8:	ldr	r2, [pc, #20]	; b214 <fputs@plt+0x1b14>
    b1fc:	add	r3, pc, r3
    b200:	ldr	r2, [r3, r2]
    b204:	cmp	r2, #0
    b208:	bxeq	lr
    b20c:	b	93b8 <__gmon_start__@plt>
    b210:	strdeq	pc, [r5], -ip
    b214:	andeq	r0, r0, ip, asr #2
    b218:	push	{r3, lr}
    b21c:	movw	r0, #3184	; 0xc70
    b220:	ldr	r3, [pc, #36]	; b24c <fputs@plt+0x1b4c>
    b224:	movt	r0, #7
    b228:	rsb	r3, r0, r3
    b22c:	cmp	r3, #6
    b230:	popls	{r3, pc}
    b234:	movw	r3, #0
    b238:	movt	r3, #0
    b23c:	cmp	r3, #0
    b240:	popeq	{r3, pc}
    b244:	blx	r3
    b248:	pop	{r3, pc}
    b24c:	andeq	r0, r7, r3, ror ip
    b250:	push	{r3, lr}
    b254:	movw	r0, #3184	; 0xc70
    b258:	movw	r3, #3184	; 0xc70
    b25c:	movt	r0, #7
    b260:	movt	r3, #7
    b264:	rsb	r3, r0, r3
    b268:	asr	r3, r3, #2
    b26c:	add	r3, r3, r3, lsr #31
    b270:	asrs	r1, r3, #1
    b274:	popeq	{r3, pc}
    b278:	movw	r2, #0
    b27c:	movt	r2, #0
    b280:	cmp	r2, #0
    b284:	popeq	{r3, pc}
    b288:	blx	r2
    b28c:	pop	{r3, pc}
    b290:	push	{r4, lr}
    b294:	movw	r4, #3348	; 0xd14
    b298:	movt	r4, #7
    b29c:	ldrb	r3, [r4]
    b2a0:	cmp	r3, #0
    b2a4:	popne	{r4, pc}
    b2a8:	bl	b218 <fputs@plt+0x1b18>
    b2ac:	mov	r3, #1
    b2b0:	strb	r3, [r4]
    b2b4:	pop	{r4, pc}
    b2b8:	movw	r0, #44788	; 0xaef4
    b2bc:	movt	r0, #6
    b2c0:	push	{r3, lr}
    b2c4:	ldr	r3, [r0]
    b2c8:	cmp	r3, #0
    b2cc:	beq	b2e4 <fputs@plt+0x1be4>
    b2d0:	movw	r3, #0
    b2d4:	movt	r3, #0
    b2d8:	cmp	r3, #0
    b2dc:	beq	b2e4 <fputs@plt+0x1be4>
    b2e0:	blx	r3
    b2e4:	pop	{r3, lr}
    b2e8:	b	b250 <fputs@plt+0x1b50>
    b2ec:	ldr	r3, [pc, #4]	; b2f8 <fputs@plt+0x1bf8>
    b2f0:	str	r3, [r0]
    b2f4:	bx	lr
    b2f8:	andeq	fp, r4, r0, ror #9
    b2fc:	ldr	r3, [pc, #20]	; b318 <fputs@plt+0x1c18>
    b300:	push	{r4, lr}
    b304:	mov	r4, r0
    b308:	str	r3, [r0]
    b30c:	bl	49050 <_ZdlPv@@Base>
    b310:	mov	r0, r4
    b314:	pop	{r4, pc}
    b318:	andeq	fp, r4, r0, ror #9
    b31c:	cmp	r1, #266338304	; 0xfe00000
    b320:	mov	r2, #0
    b324:	push	{r3, r4, r5, r6, r7, lr}
    b328:	mov	r7, r0
    b32c:	mov	r6, r1
    b330:	str	r1, [r7]
    b334:	mov	r3, #0
    b338:	mov	r1, #0
    b33c:	movt	r3, #16352	; 0x3fe0
    b340:	str	r1, [r0, #4]
    b344:	strd	r2, [r0, #8]
    b348:	mov	r4, #0
    b34c:	mov	r5, #0
    b350:	movt	r5, #16376	; 0x3ff8
    b354:	strd	r4, [r0, #16]
    b358:	lslls	r0, r6, #3
    b35c:	mvnhi	r0, #0
    b360:	bl	958c <_Znaj@plt>
    b364:	cmp	r6, #0
    b368:	beq	b390 <fputs@plt+0x1c90>
    b36c:	mov	r2, #0
    b370:	add	r3, r0, #8
    b374:	mov	ip, r2
    b378:	add	r2, r2, #1
    b37c:	str	ip, [r3, #-8]
    b380:	cmp	r2, r6
    b384:	str	ip, [r3, #-4]
    b388:	add	r3, r3, #8
    b38c:	bne	b378 <fputs@plt+0x1c78>
    b390:	str	r0, [r7, #24]
    b394:	mov	r0, r7
    b398:	pop	{r3, r4, r5, r6, r7, pc}
    b39c:	push	{r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
    b3a0:	mov	r9, r0
    b3a4:	ldr	sl, [r0]
    b3a8:	mov	r5, r1
    b3ac:	mov	r0, r1
    b3b0:	mov	r6, r2
    b3b4:	mov	r1, sl
    b3b8:	bl	95a4 <__aeabi_uidivmod@plt>
    b3bc:	ldr	r8, [r9, #24]
    b3c0:	b	b3dc <fputs@plt+0x1cdc>
    b3c4:	ldr	r4, [r8, r1, lsl #3]
    b3c8:	cmp	r4, r5
    b3cc:	beq	b55c <fputs@plt+0x1e5c>
    b3d0:	cmp	r1, #0
    b3d4:	sub	r1, r1, #1
    b3d8:	subeq	r1, sl, #1
    b3dc:	add	ip, r8, r1, lsl #3
    b3e0:	ldr	r7, [ip, #4]
    b3e4:	cmp	r7, #0
    b3e8:	bne	b3c4 <fputs@plt+0x1cc4>
    b3ec:	cmp	r6, #0
    b3f0:	beq	b538 <fputs@plt+0x1e38>
    b3f4:	ldr	r2, [r9, #4]
    b3f8:	vmov	s9, sl
    b3fc:	vldr	d6, [r9, #8]
    b400:	add	r3, r2, #1
    b404:	vcvt.f64.s32	d7, s9
    b408:	str	r3, [r9, #4]
    b40c:	vmov	s9, r3
    b410:	stm	ip, {r5, r6}
    b414:	vcvt.f64.s32	d5, s9
    b418:	vdiv.f64	d5, d5, d7
    b41c:	vcmpe.f64	d5, d6
    b420:	vmrs	APSR_nzcv, fpscr
    b424:	blt	b540 <fputs@plt+0x1e40>
    b428:	vldr	d6, [r9, #16]
    b42c:	vmul.f64	d7, d7, d6
    b430:	vcvt.s32.f64	s13, d7
    b434:	vmov	r5, s13
    b438:	vstr	s13, [r9]
    b43c:	lsr	r6, r5, #1
    b440:	cmp	r6, #1
    b444:	bls	b478 <fputs@plt+0x1d78>
    b448:	tst	r5, #1
    b44c:	beq	b550 <fputs@plt+0x1e50>
    b450:	mov	r4, #2
    b454:	b	b464 <fputs@plt+0x1d64>
    b458:	bl	95a4 <__aeabi_uidivmod@plt>
    b45c:	cmp	r1, #0
    b460:	beq	b550 <fputs@plt+0x1e50>
    b464:	add	r4, r4, #1
    b468:	mov	r0, r5
    b46c:	cmp	r4, r6
    b470:	mov	r1, r4
    b474:	bls	b458 <fputs@plt+0x1d58>
    b478:	sub	fp, r5, #10
    b47c:	mov	r6, #3
    b480:	mov	r4, #256	; 0x100
    b484:	mov	r0, r4
    b488:	mov	r1, r5
    b48c:	bl	95a4 <__aeabi_uidivmod@plt>
    b490:	lsl	r4, r4, #8
    b494:	cmp	r1, #10
    b498:	bls	b550 <fputs@plt+0x1e50>
    b49c:	cmp	r1, fp
    b4a0:	bhi	b550 <fputs@plt+0x1e50>
    b4a4:	subs	r6, r6, #1
    b4a8:	bne	b484 <fputs@plt+0x1d84>
    b4ac:	cmp	r5, #266338304	; 0xfe00000
    b4b0:	mvnhi	r0, #0
    b4b4:	lslls	r0, r5, #3
    b4b8:	bl	958c <_Znaj@plt>
    b4bc:	cmp	r5, #0
    b4c0:	movne	r2, #0
    b4c4:	addne	r3, r0, #8
    b4c8:	movne	r1, r2
    b4cc:	beq	b4e8 <fputs@plt+0x1de8>
    b4d0:	add	r2, r2, #1
    b4d4:	str	r1, [r3, #-8]
    b4d8:	cmp	r2, r5
    b4dc:	str	r1, [r3, #-4]
    b4e0:	add	r3, r3, #8
    b4e4:	bne	b4d0 <fputs@plt+0x1dd0>
    b4e8:	cmp	sl, #0
    b4ec:	mov	r5, #0
    b4f0:	str	r0, [r9, #24]
    b4f4:	str	r5, [r9, #4]
    b4f8:	movgt	r4, r8
    b4fc:	ble	b528 <fputs@plt+0x1e28>
    b500:	ldr	r2, [r4, #4]
    b504:	mov	r0, r9
    b508:	add	r5, r5, #1
    b50c:	cmp	r2, #0
    b510:	beq	b51c <fputs@plt+0x1e1c>
    b514:	ldr	r1, [r4]
    b518:	bl	b39c <fputs@plt+0x1c9c>
    b51c:	cmp	r5, sl
    b520:	add	r4, r4, #8
    b524:	bne	b500 <fputs@plt+0x1e00>
    b528:	cmp	r8, #0
    b52c:	beq	b538 <fputs@plt+0x1e38>
    b530:	mov	r0, r8
    b534:	bl	961c <_ZdaPv@plt>
    b538:	mov	r0, r7
    b53c:	pop	{r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
    b540:	add	r2, r2, #2
    b544:	cmp	sl, r2
    b548:	ble	b428 <fputs@plt+0x1d28>
    b54c:	b	b538 <fputs@plt+0x1e38>
    b550:	add	r5, r5, #1
    b554:	str	r5, [r9]
    b558:	b	b43c <fputs@plt+0x1d3c>
    b55c:	cmp	r6, #0
    b560:	mov	r0, r7
    b564:	strne	r6, [ip, #4]
    b568:	pop	{r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
    b56c:	push	{r4, r5, lr}
    b570:	movw	r4, #3232	; 0xca0
    b574:	movt	r4, #7
    b578:	sub	sp, sp, #12
    b57c:	mov	r5, r0
    b580:	mov	r2, #2
    b584:	ldr	r3, [r4]
    b588:	mov	r0, sp
    b58c:	str	r3, [sp, #4]
    b590:	bl	4a4a0 <_ZdlPv@@Base+0x1450>
    b594:	ldr	r1, [sp]
    b598:	cmp	r1, #0
    b59c:	beq	b5c4 <fputs@plt+0x1ec4>
    b5a0:	mov	r0, r5
    b5a4:	mov	r2, #0
    b5a8:	bl	b39c <fputs@plt+0x1c9c>
    b5ac:	ldr	r2, [sp, #4]
    b5b0:	ldr	r3, [r4]
    b5b4:	cmp	r2, r3
    b5b8:	bne	b5cc <fputs@plt+0x1ecc>
    b5bc:	add	sp, sp, #12
    b5c0:	pop	{r4, r5, pc}
    b5c4:	mov	r0, r1
    b5c8:	b	b5ac <fputs@plt+0x1eac>
    b5cc:	bl	95d4 <__stack_chk_fail@plt>
    b5d0:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
    b5d4:	sub	sp, sp, #12
    b5d8:	ldr	r6, [r0]
    b5dc:	mov	r4, r1
    b5e0:	str	r0, [sp, #4]
    b5e4:	mov	r0, r1
    b5e8:	mov	r1, r6
    b5ec:	bl	95a4 <__aeabi_uidivmod@plt>
    b5f0:	ldr	r2, [sp, #4]
    b5f4:	ldr	sl, [r2, #24]
    b5f8:	mov	r5, r1
    b5fc:	add	r7, sl, r5, lsl #3
    b600:	ldr	r8, [r7, #4]
    b604:	cmp	r8, #0
    b608:	beq	b638 <fputs@plt+0x1f38>
    b60c:	ldr	r3, [sl, r5, lsl #3]
    b610:	cmp	r3, r4
    b614:	beq	b644 <fputs@plt+0x1f44>
    b618:	cmp	r5, #0
    b61c:	subeq	r5, r6, #1
    b620:	beq	b5fc <fputs@plt+0x1efc>
    b624:	sub	r5, r5, #1
    b628:	add	r7, sl, r5, lsl #3
    b62c:	ldr	r8, [r7, #4]
    b630:	cmp	r8, #0
    b634:	bne	b60c <fputs@plt+0x1f0c>
    b638:	mov	r0, r8
    b63c:	add	sp, sp, #12
    b640:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
    b644:	mov	r9, #0
    b648:	mov	r4, r5
    b64c:	str	r9, [r7, #4]
    b650:	subs	r4, r4, #1
    b654:	mov	r1, r6
    b658:	submi	r4, r6, #1
    b65c:	add	fp, sl, r4, lsl #3
    b660:	ldr	r3, [fp, #4]
    b664:	cmp	r3, #0
    b668:	beq	b6ac <fputs@plt+0x1fac>
    b66c:	ldr	r0, [sl, r4, lsl #3]
    b670:	bl	95a4 <__aeabi_uidivmod@plt>
    b674:	cmp	r4, r1
    b678:	movgt	r2, #0
    b67c:	movle	r2, #1
    b680:	cmp	r5, r1
    b684:	movle	r3, #0
    b688:	movgt	r3, #1
    b68c:	tst	r2, r3
    b690:	orr	r1, r2, r3
    b694:	bne	b650 <fputs@plt+0x1f50>
    b698:	cmp	r4, r5
    b69c:	movle	r1, #0
    b6a0:	andgt	r1, r1, #1
    b6a4:	cmp	r1, #0
    b6a8:	bne	b650 <fputs@plt+0x1f50>
    b6ac:	ldm	fp, {r0, r1}
    b6b0:	stm	r7, {r0, r1}
    b6b4:	ldr	r3, [fp, #4]
    b6b8:	cmp	r3, #0
    b6bc:	movne	r7, fp
    b6c0:	movne	r5, r4
    b6c4:	bne	b648 <fputs@plt+0x1f48>
    b6c8:	ldr	r2, [sp, #4]
    b6cc:	mov	r0, r8
    b6d0:	ldr	r3, [r2, #4]
    b6d4:	sub	r3, r3, #1
    b6d8:	str	r3, [r2, #4]
    b6dc:	add	sp, sp, #12
    b6e0:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
    b6e4:	mov	r2, #0
    b6e8:	stm	r0, {r1, r2}
    b6ec:	bx	lr
    b6f0:	ldm	r0, {r3, ip}
    b6f4:	push	{r4, r5, r6}
    b6f8:	ldr	r6, [r3]
    b6fc:	cmp	ip, r6
    b700:	bge	b748 <fputs@plt+0x2048>
    b704:	ldr	r5, [r3, #24]
    b708:	add	r5, r5, ip, lsl #3
    b70c:	ldr	r3, [r5, #4]
    b710:	cmp	r3, #0
    b714:	moveq	r4, r5
    b718:	beq	b72c <fputs@plt+0x202c>
    b71c:	b	b758 <fputs@plt+0x2058>
    b720:	ldr	r3, [r3, #4]
    b724:	cmp	r3, #0
    b728:	bne	b758 <fputs@plt+0x2058>
    b72c:	add	ip, ip, #1
    b730:	add	r3, r4, #8
    b734:	cmp	ip, r6
    b738:	mov	r4, r3
    b73c:	mov	r5, r3
    b740:	bne	b720 <fputs@plt+0x2020>
    b744:	str	ip, [r0, #4]
    b748:	mov	r4, #0
    b74c:	mov	r0, r4
    b750:	pop	{r4, r5, r6}
    b754:	bx	lr
    b758:	ldr	r5, [r5]
    b75c:	mov	r4, #1
    b760:	add	ip, ip, #1
    b764:	str	r5, [r1]
    b768:	str	r3, [r2]
    b76c:	str	ip, [r0, #4]
    b770:	mov	r0, r4
    b774:	pop	{r4, r5, r6}
    b778:	bx	lr
    b77c:	mov	r2, #0
    b780:	stm	r0, {r1, r2}
    b784:	bx	lr
    b788:	ldr	r2, [pc, #12]	; b79c <fputs@plt+0x209c>
    b78c:	mov	r1, #0
    b790:	str	r1, [r0, #4]
    b794:	str	r2, [r0]
    b798:	bx	lr
    b79c:	andeq	fp, r4, r0, ror #9
    b7a0:	ldr	r3, [r0, #4]
    b7a4:	add	r3, r3, #1
    b7a8:	str	r3, [r0, #4]
    b7ac:	bx	lr
    b7b0:	ldr	r2, [r0, #4]
    b7b4:	push	{r3, lr}
    b7b8:	sub	r2, r2, #1
    b7bc:	cmp	r2, #0
    b7c0:	str	r2, [r0, #4]
    b7c4:	popne	{r3, pc}
    b7c8:	ldr	r3, [r0]
    b7cc:	ldr	r3, [r3, #4]
    b7d0:	blx	r3
    b7d4:	pop	{r3, pc}
    b7d8:	push	{r4, lr}
    b7dc:	mov	r4, r0
    b7e0:	bl	b31c <fputs@plt+0x1c1c>
    b7e4:	mov	r0, r4
    b7e8:	pop	{r4, pc}
    b7ec:	mov	r2, #0
    b7f0:	b	b39c <fputs@plt+0x1c9c>
    b7f4:	ldr	ip, [r2, #4]
    b7f8:	push	{r3, lr}
    b7fc:	add	ip, ip, #1
    b800:	str	ip, [r2, #4]
    b804:	bl	b39c <fputs@plt+0x1c9c>
    b808:	cmp	r0, #0
    b80c:	popeq	{r3, pc}
    b810:	pop	{r3, lr}
    b814:	b	b7b0 <fputs@plt+0x20b0>
    b818:	push	{r3, r4, r5, lr}
    b81c:	mov	r5, r2
    b820:	mov	r4, r0
    b824:	bl	b5d0 <fputs@plt+0x1ed0>
    b828:	subs	r2, r0, #0
    b82c:	popeq	{r3, r4, r5, pc}
    b830:	mov	r0, r4
    b834:	mov	r1, r5
    b838:	bl	b39c <fputs@plt+0x1c9c>
    b83c:	cmp	r0, #0
    b840:	popeq	{r3, r4, r5, pc}
    b844:	pop	{r3, r4, r5, lr}
    b848:	b	b7b0 <fputs@plt+0x20b0>
    b84c:	push	{r3, lr}
    b850:	bl	b5d0 <fputs@plt+0x1ed0>
    b854:	cmp	r0, #0
    b858:	popeq	{r3, pc}
    b85c:	pop	{r3, lr}
    b860:	b	b7b0 <fputs@plt+0x20b0>
    b864:	push	{r3, r4, r5, lr}
    b868:	mov	r4, r1
    b86c:	mov	r1, r2
    b870:	mov	r2, #0
    b874:	mov	r5, r0
    b878:	bl	b39c <fputs@plt+0x1c9c>
    b87c:	subs	r3, r0, #0
    b880:	beq	b8b4 <fputs@plt+0x21b4>
    b884:	ldr	ip, [r3, #4]
    b888:	mov	r0, r5
    b88c:	mov	r1, r4
    b890:	mov	r2, r3
    b894:	add	ip, ip, #1
    b898:	str	ip, [r3, #4]
    b89c:	bl	b39c <fputs@plt+0x1c9c>
    b8a0:	cmp	r0, #0
    b8a4:	beq	b8bc <fputs@plt+0x21bc>
    b8a8:	bl	b7b0 <fputs@plt+0x20b0>
    b8ac:	mov	r0, #1
    b8b0:	pop	{r3, r4, r5, pc}
    b8b4:	mov	r0, r3
    b8b8:	pop	{r3, r4, r5, pc}
    b8bc:	mov	r0, #1
    b8c0:	pop	{r3, r4, r5, pc}
    b8c4:	bx	lr
    b8c8:	movw	r3, #15144	; 0x3b28
    b8cc:	movt	r3, #7
    b8d0:	ldr	r2, [r0, #28]
    b8d4:	ldr	r3, [r3]
    b8d8:	cmp	r2, r3
    b8dc:	bge	b8f4 <fputs@plt+0x21f4>
    b8e0:	ldr	r3, [r1]
    b8e4:	rsb	r2, r2, #0
    b8e8:	cmp	r2, r3
    b8ec:	strgt	r2, [r1]
    b8f0:	bx	lr
    b8f4:	ldr	r3, [r1, #4]
    b8f8:	cmp	r2, r3
    b8fc:	strgt	r2, [r1, #4]
    b900:	bx	lr
    b904:	movw	r3, #15144	; 0x3b28
    b908:	movt	r3, #7
    b90c:	ldr	r2, [r0, #28]
    b910:	ldr	r3, [r3]
    b914:	cmp	r2, r3
    b918:	strge	r2, [r1, #12]
    b91c:	rsblt	r2, r2, #0
    b920:	strlt	r2, [r1, #8]
    b924:	bx	lr
    b928:	str	r1, [r0, #100]	; 0x64
    b92c:	str	r2, [r0, #104]	; 0x68
    b930:	bx	lr
    b934:	movw	r3, #20012	; 0x4e2c
    b938:	movt	r3, #7
    b93c:	ldr	r3, [r3]
    b940:	str	r3, [r0, #100]	; 0x64
    b944:	bx	lr
    b948:	movw	r2, #3360	; 0xd20
    b94c:	movt	r2, #7
    b950:	movw	r3, #45508	; 0xb1c4
    b954:	movt	r3, #6
    b958:	ldr	ip, [r2]
    b95c:	mov	r0, #1
    b960:	ldr	r2, [r3]
    b964:	ldr	r3, [ip, #112]	; 0x70
    b968:	mul	r3, r2, r3
    b96c:	str	r3, [r1]
    b970:	bx	lr
    b974:	movw	r2, #3360	; 0xd20
    b978:	movt	r2, #7
    b97c:	movw	r3, #45504	; 0xb1c0
    b980:	movt	r3, #6
    b984:	ldr	ip, [r2]
    b988:	mov	r0, #1
    b98c:	ldr	r2, [r3]
    b990:	ldr	r3, [ip, #104]	; 0x68
    b994:	mul	r3, r2, r3
    b998:	str	r3, [r1]
    b99c:	bx	lr
    b9a0:	movw	r3, #3360	; 0xd20
    b9a4:	movt	r3, #7
    b9a8:	ldr	r2, [r3, #4]
    b9ac:	ldr	r3, [r3]
    b9b0:	cmp	r2, r3
    b9b4:	beq	b9d8 <fputs@plt+0x22d8>
    b9b8:	movw	r3, #45504	; 0xb1c0
    b9bc:	movt	r3, #6
    b9c0:	ldr	r2, [r2, #36]	; 0x24
    b9c4:	ldr	r3, [r3]
    b9c8:	mul	r3, r3, r2
    b9cc:	str	r3, [r1]
    b9d0:	mov	r0, #1
    b9d4:	bx	lr
    b9d8:	ldr	r3, [r2, #132]	; 0x84
    b9dc:	cmp	r3, #0
    b9e0:	mvnne	r3, #0
    b9e4:	strne	r3, [r1]
    b9e8:	beq	b9b8 <fputs@plt+0x22b8>
    b9ec:	b	b9d0 <fputs@plt+0x22d0>
    b9f0:	movw	r2, #3360	; 0xd20
    b9f4:	movt	r2, #7
    b9f8:	movw	r3, #45504	; 0xb1c0
    b9fc:	movt	r3, #6
    ba00:	ldr	ip, [r2, #4]
    ba04:	mov	r0, #1
    ba08:	ldr	r2, [r3]
    ba0c:	ldr	r3, [ip, #40]	; 0x28
    ba10:	mul	r3, r2, r3
    ba14:	str	r3, [r1]
    ba18:	bx	lr
    ba1c:	movw	r3, #3360	; 0xd20
    ba20:	movt	r3, #7
    ba24:	push	{r4, lr}
    ba28:	mov	r4, r1
    ba2c:	ldr	r0, [r3, #4]
    ba30:	ldr	r3, [r0]
    ba34:	ldr	r3, [r3, #24]
    ba38:	blx	r3
    ba3c:	movw	r3, #45504	; 0xb1c0
    ba40:	movt	r3, #6
    ba44:	ldr	r3, [r3]
    ba48:	mul	r3, r3, r0
    ba4c:	mov	r0, #1
    ba50:	str	r3, [r4]
    ba54:	pop	{r4, pc}
    ba58:	movw	r3, #3360	; 0xd20
    ba5c:	movt	r3, #7
    ba60:	ldr	r3, [r3, #4]
    ba64:	ldr	r0, [r3, #32]
    ba68:	bx	lr
    ba6c:	movw	r3, #3360	; 0xd20
    ba70:	movt	r3, #7
    ba74:	ldr	r3, [r3]
    ba78:	str	r1, [r3, #92]	; 0x5c
    ba7c:	bx	lr
    ba80:	movw	r3, #3360	; 0xd20
    ba84:	movt	r3, #7
    ba88:	mov	r0, #1
    ba8c:	ldr	r3, [r3]
    ba90:	ldr	r3, [r3, #92]	; 0x5c
    ba94:	str	r3, [r1]
    ba98:	bx	lr
    ba9c:	movw	r3, #3360	; 0xd20
    baa0:	movt	r3, #7
    baa4:	mov	r0, #1
    baa8:	ldr	r3, [r3, #4]
    baac:	ldr	r3, [r3, #48]	; 0x30
    bab0:	str	r3, [r1]
    bab4:	bx	lr
    bab8:	movw	r1, #3360	; 0xd20
    babc:	movt	r1, #7
    bac0:	movw	r2, #58672	; 0xe530
    bac4:	movw	r3, #61256	; 0xef48
    bac8:	ldr	r1, [r1, #4]
    bacc:	movt	r2, #4
    bad0:	movt	r3, #4
    bad4:	ldr	r0, [r1, #48]	; 0x30
    bad8:	cmp	r0, #0
    badc:	moveq	r0, r2
    bae0:	movne	r0, r3
    bae4:	bx	lr
    bae8:	movw	r3, #3360	; 0xd20
    baec:	movt	r3, #7
    baf0:	mov	r2, #1
    baf4:	ldr	r3, [r3, #4]
    baf8:	str	r2, [r3, #48]	; 0x30
    bafc:	b	27424 <fputs@plt+0x1dd24>
    bb00:	movw	r3, #3360	; 0xd20
    bb04:	movt	r3, #7
    bb08:	mov	r2, #0
    bb0c:	ldr	r3, [r3, #4]
    bb10:	str	r2, [r3, #48]	; 0x30
    bb14:	b	27424 <fputs@plt+0x1dd24>
    bb18:	ldr	r0, [r0, #92]	; 0x5c
    bb1c:	b	1ba44 <fputs@plt+0x12344>
    bb20:	ldr	r0, [r0, #92]	; 0x5c
    bb24:	b	1bcf4 <fputs@plt+0x125f4>
    bb28:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
    bb2c:	movw	ip, #15144	; 0x3b28
    bb30:	sub	sp, sp, #28
    bb34:	movw	r7, #3232	; 0xca0
    bb38:	movt	ip, #7
    bb3c:	movt	r7, #7
    bb40:	ldr	r9, [sp, #64]	; 0x40
    bb44:	subs	r4, r1, #0
    bb48:	ldr	lr, [r7]
    bb4c:	mov	sl, r3
    bb50:	ldr	r1, [ip]
    bb54:	mov	r6, r0
    bb58:	str	r3, [sp, #12]
    bb5c:	mov	fp, r2
    bb60:	mov	r3, #0
    bb64:	str	lr, [sp, #20]
    bb68:	str	r3, [r0, #48]	; 0x30
    bb6c:	str	r1, [sp, #4]
    bb70:	str	r1, [sp, #8]
    bb74:	str	r9, [sp, #16]
    bb78:	ldr	r8, [sp, #68]	; 0x44
    bb7c:	bne	bb98 <fputs@plt+0x2498>
    bb80:	b	bbf0 <fputs@plt+0x24f0>
    bb84:	ldr	r3, [r3, #4]
    bb88:	blx	r3
    bb8c:	cmp	r5, #0
    bb90:	beq	bbf0 <fputs@plt+0x24f0>
    bb94:	mov	r4, r5
    bb98:	ldr	r3, [r4]
    bb9c:	mov	r0, r4
    bba0:	add	r1, sp, #4
    bba4:	ldr	r3, [r3, #72]	; 0x48
    bba8:	blx	r3
    bbac:	ldr	r3, [r4]
    bbb0:	mov	r0, r4
    bbb4:	ldr	r1, [r6, #92]	; 0x5c
    bbb8:	ldr	r5, [r4, #4]
    bbbc:	ldr	r3, [r3, #156]	; 0x9c
    bbc0:	blx	r3
    bbc4:	ldr	r3, [r4]
    bbc8:	cmp	r0, #0
    bbcc:	mov	r0, r4
    bbd0:	bne	bb84 <fputs@plt+0x2484>
    bbd4:	ldr	r3, [r3, #112]	; 0x70
    bbd8:	blx	r3
    bbdc:	mov	r1, r4
    bbe0:	ldr	r0, [r6, #92]	; 0x5c
    bbe4:	bl	1bcf4 <fputs@plt+0x125f4>
    bbe8:	cmp	r5, #0
    bbec:	bne	bb94 <fputs@plt+0x2494>
    bbf0:	movw	r3, #45504	; 0xb1c0
    bbf4:	movt	r3, #6
    bbf8:	ldr	r0, [sp, #8]
    bbfc:	cmp	fp, #0
    bc00:	ldr	r2, [r3]
    bc04:	movw	r3, #3360	; 0xd20
    bc08:	movt	r3, #7
    bc0c:	streq	sl, [sp, #12]
    bc10:	streq	r9, [sp, #16]
    bc14:	mul	r2, r2, r0
    bc18:	ldr	r1, [sp, #12]
    bc1c:	ldr	r4, [sp, #4]
    bc20:	add	r4, r1, r4
    bc24:	str	r2, [r3, #8]
    bc28:	ldr	r2, [r6, #96]	; 0x60
    bc2c:	cmp	r8, r2
    bc30:	movw	r2, #45396	; 0xb154
    bc34:	movt	r2, #6
    bc38:	strgt	r8, [r6, #96]	; 0x60
    bc3c:	ldr	ip, [r2]
    bc40:	ldr	r2, [sp, #16]
    bc44:	cmp	ip, #0
    bc48:	add	r4, r4, r2
    bc4c:	add	r4, r0, r4
    bc50:	beq	bc7c <fputs@plt+0x257c>
    bc54:	ldr	r0, [r6, #100]	; 0x64
    bc58:	cmp	r0, #0
    bc5c:	beq	bc7c <fputs@plt+0x257c>
    bc60:	ldr	ip, [r6, #104]	; 0x68
    bc64:	ldr	lr, [r6, #36]	; 0x24
    bc68:	cmp	ip, lr
    bc6c:	ble	bc7c <fputs@plt+0x257c>
    bc70:	add	lr, r4, lr
    bc74:	cmp	ip, lr
    bc78:	ble	bd10 <fputs@plt+0x2610>
    bc7c:	mov	r0, #32
    bc80:	rsb	r9, r1, #0
    bc84:	ldr	r8, [r6, #92]	; 0x5c
    bc88:	bl	49000 <_Znwj@@Base>
    bc8c:	mov	r1, r9
    bc90:	mov	r5, r0
    bc94:	bl	3b190 <fputs@plt+0x31a90>
    bc98:	mov	r1, r5
    bc9c:	mov	r0, r8
    bca0:	bl	1bcf4 <fputs@plt+0x125f4>
    bca4:	mov	r0, #32
    bca8:	ldr	r9, [sp, #16]
    bcac:	ldr	r8, [r6, #92]	; 0x5c
    bcb0:	bl	49000 <_Znwj@@Base>
    bcb4:	mov	r1, r9
    bcb8:	mov	r5, r0
    bcbc:	bl	3b190 <fputs@plt+0x31a90>
    bcc0:	mov	r0, r8
    bcc4:	mov	r1, r5
    bcc8:	bl	1bcf4 <fputs@plt+0x125f4>
    bccc:	mov	r1, #10
    bcd0:	ldr	r0, [r6, #92]	; 0x5c
    bcd4:	bl	1ba44 <fputs@plt+0x12344>
    bcd8:	ldr	r3, [r6, #36]	; 0x24
    bcdc:	ldr	r2, [sp, #16]
    bce0:	add	r3, r4, r3
    bce4:	ldr	r1, [r6, #40]	; 0x28
    bce8:	rsb	r2, r2, r3
    bcec:	str	r3, [r6, #36]	; 0x24
    bcf0:	cmp	r2, r1
    bcf4:	strgt	r2, [r6, #40]	; 0x28
    bcf8:	ldr	r2, [sp, #20]
    bcfc:	ldr	r3, [r7]
    bd00:	cmp	r2, r3
    bd04:	bne	bd44 <fputs@plt+0x2644>
    bd08:	add	sp, sp, #28
    bd0c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
    bd10:	rsb	r1, ip, lr
    bd14:	cmp	r1, r2
    bd18:	movge	r1, r2
    bd1c:	str	r1, [r3, #12]
    bd20:	rsb	r2, r1, r2
    bd24:	rsb	r4, r1, r4
    bd28:	str	r2, [sp, #16]
    bd2c:	bl	1d7f8 <fputs@plt+0x140f8>
    bd30:	ldr	r1, [sp, #12]
    bd34:	b	bc7c <fputs@plt+0x257c>
    bd38:	mov	r0, r5
    bd3c:	bl	49050 <_ZdlPv@@Base>
    bd40:	bl	9460 <__cxa_end_cleanup@plt>
    bd44:	bl	95d4 <__stack_chk_fail@plt>
    bd48:	b	bd38 <fputs@plt+0x2638>
    bd4c:	push	{r3, r4, r5, r6, r7, lr}
    bd50:	movw	r3, #45396	; 0xb154
    bd54:	movt	r3, #6
    bd58:	mov	r4, r0
    bd5c:	mov	r5, r1
    bd60:	ldr	r3, [r3]
    bd64:	cmp	r3, #0
    bd68:	beq	bdb0 <fputs@plt+0x26b0>
    bd6c:	ldr	r0, [r0, #100]	; 0x64
    bd70:	cmp	r0, #0
    bd74:	beq	bdb0 <fputs@plt+0x26b0>
    bd78:	ldr	r2, [r4, #36]	; 0x24
    bd7c:	ldr	r3, [r4, #104]	; 0x68
    bd80:	add	r1, r2, r1
    bd84:	cmp	r3, r2
    bd88:	ble	bdb8 <fputs@plt+0x26b8>
    bd8c:	cmp	r3, r1
    bd90:	bgt	bdb8 <fputs@plt+0x26b8>
    bd94:	movw	ip, #3360	; 0xd20
    bd98:	movt	ip, #7
    bd9c:	rsb	r1, r3, r1
    bda0:	rsb	r5, r2, r3
    bda4:	str	r1, [ip, #12]
    bda8:	bl	1d7f8 <fputs@plt+0x140f8>
    bdac:	b	bdcc <fputs@plt+0x26cc>
    bdb0:	ldr	r2, [r4, #36]	; 0x24
    bdb4:	add	r1, r2, r5
    bdb8:	movw	r3, #15144	; 0x3b28
    bdbc:	movt	r3, #7
    bdc0:	ldr	r3, [r3]
    bdc4:	cmp	r3, r1
    bdc8:	rsbgt	r5, r2, #0
    bdcc:	mov	r0, #32
    bdd0:	ldr	r7, [r4, #92]	; 0x5c
    bdd4:	bl	49000 <_Znwj@@Base>
    bdd8:	mov	r1, r5
    bddc:	mov	r2, #0
    bde0:	mov	r6, r0
    bde4:	bl	3bbb8 <fputs@plt+0x324b8>
    bde8:	mov	r0, r7
    bdec:	mov	r1, r6
    bdf0:	bl	1bcf4 <fputs@plt+0x125f4>
    bdf4:	ldr	r3, [r4, #36]	; 0x24
    bdf8:	add	r5, r3, r5
    bdfc:	str	r5, [r4, #36]	; 0x24
    be00:	pop	{r3, r4, r5, r6, r7, pc}
    be04:	mov	r0, r6
    be08:	bl	49050 <_ZdlPv@@Base>
    be0c:	bl	9460 <__cxa_end_cleanup@plt>
    be10:	push	{r4, r5, r6, lr}
    be14:	movw	r4, #3232	; 0xca0
    be18:	movt	r4, #7
    be1c:	sub	sp, sp, #8
    be20:	mov	r2, #0
    be24:	ldr	r6, [r0, #92]	; 0x5c
    be28:	ldr	r3, [r4]
    be2c:	mov	r0, sp
    be30:	str	r3, [sp, #4]
    be34:	bl	4a4a0 <_ZdlPv@@Base+0x1450>
    be38:	mov	r0, #36	; 0x24
    be3c:	bl	49000 <_Znwj@@Base>
    be40:	ldr	r1, [sp]
    be44:	mov	r2, #0
    be48:	mov	r5, r0
    be4c:	bl	3bc70 <fputs@plt+0x32570>
    be50:	mov	r0, r6
    be54:	mov	r1, r5
    be58:	bl	1bcf4 <fputs@plt+0x125f4>
    be5c:	ldr	r2, [sp, #4]
    be60:	ldr	r3, [r4]
    be64:	cmp	r2, r3
    be68:	bne	be74 <fputs@plt+0x2774>
    be6c:	add	sp, sp, #8
    be70:	pop	{r4, r5, r6, pc}
    be74:	bl	95d4 <__stack_chk_fail@plt>
    be78:	mov	r0, r5
    be7c:	bl	49050 <_ZdlPv@@Base>
    be80:	bl	9460 <__cxa_end_cleanup@plt>
    be84:	movw	r1, #18728	; 0x4928
    be88:	movt	r1, #7
    be8c:	movw	r0, #48048	; 0xbbb0
    be90:	movt	r0, #4
    be94:	mov	r2, r1
    be98:	mov	r3, r1
    be9c:	b	21c14 <fputs@plt+0x18514>
    bea0:	movw	r1, #18728	; 0x4928
    bea4:	movt	r1, #7
    bea8:	movw	r0, #48096	; 0xbbe0
    beac:	movt	r0, #4
    beb0:	mov	r2, r1
    beb4:	mov	r3, r1
    beb8:	b	21c14 <fputs@plt+0x18514>
    bebc:	movw	r1, #18728	; 0x4928
    bec0:	movt	r1, #7
    bec4:	movw	r0, #48096	; 0xbbe0
    bec8:	movt	r0, #4
    becc:	mov	r2, r1
    bed0:	mov	r3, r1
    bed4:	b	21c14 <fputs@plt+0x18514>
    bed8:	ldr	r2, [pc, #20]	; bef4 <fputs@plt+0x27f4>
    bedc:	push	{r4, lr}
    bee0:	mov	r4, r0
    bee4:	str	r2, [r0], #72	; 0x48
    bee8:	bl	306d8 <fputs@plt+0x26fd8>
    beec:	mov	r0, r4
    bef0:	pop	{r4, pc}
    bef4:	andeq	fp, r4, r0, lsl #10
    bef8:	ldr	r3, [pc, #28]	; bf1c <fputs@plt+0x281c>
    befc:	push	{r4, lr}
    bf00:	mov	r4, r0
    bf04:	str	r3, [r0], #72	; 0x48
    bf08:	bl	306d8 <fputs@plt+0x26fd8>
    bf0c:	mov	r0, r4
    bf10:	bl	49050 <_ZdlPv@@Base>
    bf14:	mov	r0, r4
    bf18:	pop	{r4, pc}
    bf1c:	andeq	fp, r4, r0, lsl #10
    bf20:	ldr	r3, [pc, #216]	; c000 <fputs@plt+0x2900>
    bf24:	push	{r4, r5, r6, lr}
    bf28:	mov	r4, r0
    bf2c:	ldr	r1, [r0, #32]
    bf30:	movw	r0, #3680	; 0xe60
    bf34:	str	r3, [r4]
    bf38:	movt	r0, #7
    bf3c:	bl	b7ec <fputs@plt+0x20ec>
    bf40:	subs	r3, r0, #0
    bf44:	beq	bfd4 <fputs@plt+0x28d4>
    bf48:	ldr	r3, [r3]
    bf4c:	ldr	r3, [r3, #12]
    bf50:	blx	r3
    bf54:	cmp	r0, #0
    bf58:	beq	bfd4 <fputs@plt+0x28d4>
    bf5c:	ldr	r1, [r4, #92]	; 0x5c
    bf60:	bl	1b79c <fputs@plt+0x1209c>
    bf64:	ldr	r0, [r4, #92]	; 0x5c
    bf68:	cmp	r0, #0
    bf6c:	beq	bf7c <fputs@plt+0x287c>
    bf70:	ldr	r3, [r0]
    bf74:	ldr	r3, [r3, #4]
    bf78:	blx	r3
    bf7c:	movw	r1, #45508	; 0xb1c4
    bf80:	movw	r2, #45504	; 0xb1c0
    bf84:	movt	r1, #6
    bf88:	movt	r2, #6
    bf8c:	ldr	ip, [r4, #96]	; 0x60
    bf90:	movw	r3, #3360	; 0xd20
    bf94:	ldr	r6, [r1]
    bf98:	movt	r3, #7
    bf9c:	ldr	r5, [r2]
    bfa0:	mov	r0, r4
    bfa4:	ldr	r1, [r4, #36]	; 0x24
    bfa8:	mov	lr, #0
    bfac:	mul	ip, r6, ip
    bfb0:	ldr	r2, [pc, #76]	; c004 <fputs@plt+0x2904>
    bfb4:	mul	r1, r5, r1
    bfb8:	str	lr, [r4, #92]	; 0x5c
    bfbc:	str	ip, [r3, #16]
    bfc0:	str	r1, [r3, #20]
    bfc4:	str	r2, [r0], #72	; 0x48
    bfc8:	bl	306d8 <fputs@plt+0x26fd8>
    bfcc:	mov	r0, r4
    bfd0:	pop	{r4, r5, r6, pc}
    bfd4:	movw	r0, #3680	; 0xe60
    bfd8:	ldr	r1, [r4, #32]
    bfdc:	movt	r0, #7
    bfe0:	ldr	r2, [r4, #92]	; 0x5c
    bfe4:	bl	b7f4 <fputs@plt+0x20f4>
    bfe8:	b	bf7c <fputs@plt+0x287c>
    bfec:	ldr	r3, [pc, #16]	; c004 <fputs@plt+0x2904>
    bff0:	mov	r0, r4
    bff4:	str	r3, [r0], #72	; 0x48
    bff8:	bl	306d8 <fputs@plt+0x26fd8>
    bffc:	bl	9460 <__cxa_end_cleanup@plt>
    c000:	andeq	fp, r4, r0, ror r5
    c004:	andeq	fp, r4, r0, lsl #10
    c008:	push	{r4, lr}
    c00c:	mov	r4, r0
    c010:	bl	bf20 <fputs@plt+0x2820>
    c014:	mov	r0, r4
    c018:	bl	49050 <_ZdlPv@@Base>
    c01c:	mov	r0, r4
    c020:	pop	{r4, pc}
    c024:	push	{r4, r5, lr}
    c028:	movw	r4, #3232	; 0xca0
    c02c:	sub	sp, sp, #12
    c030:	movt	r4, #7
    c034:	mov	r3, #0
    c038:	movw	r5, #3360	; 0xd20
    c03c:	str	r3, [sp]
    c040:	movt	r5, #7
    c044:	ldr	r3, [r4]
    c048:	str	r3, [sp, #4]
    c04c:	bl	25d70 <fputs@plt+0x1c670>
    c050:	cmp	r0, #0
    c054:	bne	c09c <fputs@plt+0x299c>
    c058:	ldr	r3, [r5]
    c05c:	ldr	r2, [r3, #108]	; 0x6c
    c060:	str	r2, [sp]
    c064:	ldr	ip, [r3, #112]	; 0x70
    c068:	add	r0, r3, #72	; 0x48
    c06c:	ldr	r2, [sp]
    c070:	mov	r1, #2
    c074:	str	ip, [r3, #108]	; 0x6c
    c078:	str	r2, [r3, #112]	; 0x70
    c07c:	bl	30704 <fputs@plt+0x27004>
    c080:	bl	27424 <fputs@plt+0x1dd24>
    c084:	ldr	r2, [sp, #4]
    c088:	ldr	r3, [r4]
    c08c:	cmp	r2, r3
    c090:	bne	c0c0 <fputs@plt+0x29c0>
    c094:	add	sp, sp, #12
    c098:	pop	{r4, r5, pc}
    c09c:	ldr	r3, [r5]
    c0a0:	mov	r0, sp
    c0a4:	mov	r1, #109	; 0x6d
    c0a8:	ldr	r2, [r3, #112]	; 0x70
    c0ac:	bl	420b4 <fputs@plt+0x389b4>
    c0b0:	cmp	r0, #0
    c0b4:	beq	c058 <fputs@plt+0x2958>
    c0b8:	ldr	r3, [r5]
    c0bc:	b	c064 <fputs@plt+0x2964>
    c0c0:	bl	95d4 <__stack_chk_fail@plt>
    c0c4:	push	{r4, r5, lr}
    c0c8:	movw	r4, #3232	; 0xca0
    c0cc:	sub	sp, sp, #20
    c0d0:	movt	r4, #7
    c0d4:	mov	r3, #0
    c0d8:	movw	r5, #3360	; 0xd20
    c0dc:	str	r3, [sp, #4]
    c0e0:	movt	r5, #7
    c0e4:	ldr	r3, [r4]
    c0e8:	str	r3, [sp, #12]
    c0ec:	bl	25d70 <fputs@plt+0x1c670>
    c0f0:	cmp	r0, #0
    c0f4:	bne	c13c <fputs@plt+0x2a3c>
    c0f8:	movw	r3, #15132	; 0x3b1c
    c0fc:	movt	r3, #7
    c100:	add	r0, sp, #8
    c104:	ldr	r5, [r5]
    c108:	ldr	r3, [r3]
    c10c:	add	r1, r3, r3, lsl #2
    c110:	add	r1, r3, r1, lsl #1
    c114:	bl	40850 <fputs@plt+0x37150>
    c118:	ldr	r3, [sp, #8]
    c11c:	str	r3, [r5, #104]	; 0x68
    c120:	bl	27424 <fputs@plt+0x1dd24>
    c124:	ldr	r2, [sp, #12]
    c128:	ldr	r3, [r4]
    c12c:	cmp	r2, r3
    c130:	bne	c168 <fputs@plt+0x2a68>
    c134:	add	sp, sp, #20
    c138:	pop	{r4, r5, pc}
    c13c:	ldr	r3, [r5]
    c140:	add	r0, sp, #4
    c144:	mov	r1, #118	; 0x76
    c148:	ldr	r2, [r3, #104]	; 0x68
    c14c:	bl	41dec <fputs@plt+0x386ec>
    c150:	cmp	r0, #0
    c154:	beq	c0f8 <fputs@plt+0x29f8>
    c158:	ldr	r3, [r5]
    c15c:	ldr	r2, [sp, #4]
    c160:	str	r2, [r3, #104]	; 0x68
    c164:	b	c120 <fputs@plt+0x2a20>
    c168:	bl	95d4 <__stack_chk_fail@plt>
    c16c:	push	{r4, r5, lr}
    c170:	movw	r4, #3232	; 0xca0
    c174:	movt	r4, #7
    c178:	sub	sp, sp, #12
    c17c:	mov	r5, #0
    c180:	ldr	r3, [r4]
    c184:	str	r5, [sp]
    c188:	str	r3, [sp, #4]
    c18c:	bl	25d70 <fputs@plt+0x1c670>
    c190:	cmp	r0, r5
    c194:	bne	c1cc <fputs@plt+0x2acc>
    c198:	movw	r3, #3360	; 0xd20
    c19c:	movt	r3, #7
    c1a0:	ldr	r0, [r3, #4]
    c1a4:	ldr	r3, [r0]
    c1a8:	ldr	r3, [r3, #32]
    c1ac:	blx	r3
    c1b0:	bl	27424 <fputs@plt+0x1dd24>
    c1b4:	ldr	r2, [sp, #4]
    c1b8:	ldr	r3, [r4]
    c1bc:	cmp	r2, r3
    c1c0:	bne	c210 <fputs@plt+0x2b10>
    c1c4:	add	sp, sp, #12
    c1c8:	pop	{r4, r5, pc}
    c1cc:	mov	r0, sp
    c1d0:	mov	r1, #118	; 0x76
    c1d4:	bl	41b84 <fputs@plt+0x38484>
    c1d8:	cmp	r0, r5
    c1dc:	beq	c198 <fputs@plt+0x2a98>
    c1e0:	mov	r0, r5
    c1e4:	bl	281dc <fputs@plt+0x1eadc>
    c1e8:	subs	r1, r0, #0
    c1ec:	beq	c198 <fputs@plt+0x2a98>
    c1f0:	movw	r3, #3360	; 0xd20
    c1f4:	movt	r3, #7
    c1f8:	ldr	r2, [sp]
    c1fc:	ldr	r0, [r3, #4]
    c200:	ldr	r3, [r0]
    c204:	ldr	r3, [r3, #28]
    c208:	blx	r3
    c20c:	b	c1b0 <fputs@plt+0x2ab0>
    c210:	bl	95d4 <__stack_chk_fail@plt>
    c214:	push	{r4, r5, lr}
    c218:	movw	r4, #3232	; 0xca0
    c21c:	sub	sp, sp, #12
    c220:	movt	r4, #7
    c224:	mov	r3, #0
    c228:	str	r3, [sp]
    c22c:	ldr	r3, [r4]
    c230:	str	r3, [sp, #4]
    c234:	bl	25d70 <fputs@plt+0x1c670>
    c238:	cmp	r0, #0
    c23c:	bne	c298 <fputs@plt+0x2b98>
    c240:	movw	r3, #3424	; 0xd60
    c244:	movt	r3, #7
    c248:	ldr	r0, [r3]
    c24c:	bl	ec24 <fputs@plt+0x5524>
    c250:	str	r0, [sp]
    c254:	movw	r5, #3360	; 0xd20
    c258:	movt	r5, #7
    c25c:	ldr	r0, [r5, #4]
    c260:	ldr	r3, [r0]
    c264:	ldr	r3, [r3, #24]
    c268:	blx	r3
    c26c:	ldr	r1, [sp]
    c270:	cmp	r0, r1
    c274:	strle	r1, [r5, #24]
    c278:	bgt	c2b0 <fputs@plt+0x2bb0>
    c27c:	bl	27424 <fputs@plt+0x1dd24>
    c280:	ldr	r2, [sp, #4]
    c284:	ldr	r3, [r4]
    c288:	cmp	r2, r3
    c28c:	bne	c2c8 <fputs@plt+0x2bc8>
    c290:	add	sp, sp, #12
    c294:	pop	{r4, r5, pc}
    c298:	mov	r0, sp
    c29c:	mov	r1, #118	; 0x76
    c2a0:	bl	41b84 <fputs@plt+0x38484>
    c2a4:	cmp	r0, #0
    c2a8:	beq	c240 <fputs@plt+0x2b40>
    c2ac:	b	c254 <fputs@plt+0x2b54>
    c2b0:	ldr	r0, [r5, #4]
    c2b4:	mov	r2, #1
    c2b8:	ldr	r3, [r0]
    c2bc:	ldr	r3, [r3, #20]
    c2c0:	blx	r3
    c2c4:	b	c27c <fputs@plt+0x2b7c>
    c2c8:	bl	95d4 <__stack_chk_fail@plt>
    c2cc:	push	{r4, r5, lr}
    c2d0:	movw	r5, #3232	; 0xca0
    c2d4:	movt	r5, #7
    c2d8:	sub	sp, sp, #12
    c2dc:	mov	r0, #1
    c2e0:	ldr	r3, [r5]
    c2e4:	str	r3, [sp, #4]
    c2e8:	bl	281dc <fputs@plt+0x1eadc>
    c2ec:	subs	r4, r0, #0
    c2f0:	beq	c34c <fputs@plt+0x2c4c>
    c2f4:	mov	r3, #0
    c2f8:	str	r3, [sp]
    c2fc:	bl	25d70 <fputs@plt+0x1c670>
    c300:	cmp	r0, #0
    c304:	bne	c368 <fputs@plt+0x2c68>
    c308:	movw	r3, #3360	; 0xd20
    c30c:	movt	r3, #7
    c310:	ldr	r3, [r3]
    c314:	ldr	r3, [r3, #116]	; 0x74
    c318:	cmp	r3, #0
    c31c:	bne	c330 <fputs@plt+0x2c30>
    c320:	b	c34c <fputs@plt+0x2c4c>
    c324:	ldr	r3, [r3]
    c328:	cmp	r3, #0
    c32c:	beq	c34c <fputs@plt+0x2c4c>
    c330:	ldr	r2, [r3, #8]
    c334:	cmp	r4, r2
    c338:	bne	c324 <fputs@plt+0x2c24>
    c33c:	movw	r2, #20012	; 0x4e2c
    c340:	movt	r2, #7
    c344:	ldr	r2, [r2]
    c348:	str	r2, [r3, #8]
    c34c:	bl	27424 <fputs@plt+0x1dd24>
    c350:	ldr	r2, [sp, #4]
    c354:	ldr	r3, [r5]
    c358:	cmp	r2, r3
    c35c:	bne	c3bc <fputs@plt+0x2cbc>
    c360:	add	sp, sp, #12
    c364:	pop	{r4, r5, pc}
    c368:	mov	r0, sp
    c36c:	mov	r1, #118	; 0x76
    c370:	bl	41b84 <fputs@plt+0x38484>
    c374:	cmp	r0, #0
    c378:	beq	c308 <fputs@plt+0x2c08>
    c37c:	movw	r3, #3360	; 0xd20
    c380:	movt	r3, #7
    c384:	ldr	r1, [sp]
    c388:	ldr	r3, [r3]
    c38c:	ldr	r3, [r3, #116]	; 0x74
    c390:	cmp	r3, #0
    c394:	bne	c3a8 <fputs@plt+0x2ca8>
    c398:	b	c34c <fputs@plt+0x2c4c>
    c39c:	ldr	r3, [r3]
    c3a0:	cmp	r3, #0
    c3a4:	beq	c34c <fputs@plt+0x2c4c>
    c3a8:	ldr	r2, [r3, #8]
    c3ac:	cmp	r4, r2
    c3b0:	bne	c39c <fputs@plt+0x2c9c>
    c3b4:	str	r1, [r3, #4]
    c3b8:	b	c34c <fputs@plt+0x2c4c>
    c3bc:	bl	95d4 <__stack_chk_fail@plt>
    c3c0:	push	{r4, r5, lr}
    c3c4:	movw	r4, #3232	; 0xca0
    c3c8:	movt	r4, #7
    c3cc:	sub	sp, sp, #12
    c3d0:	mov	r2, #0
    c3d4:	movw	r1, #48148	; 0xbc14
    c3d8:	ldr	r3, [r4]
    c3dc:	movt	r1, #4
    c3e0:	mov	r0, sp
    c3e4:	str	r3, [sp, #4]
    c3e8:	bl	4a4a0 <_ZdlPv@@Base+0x1450>
    c3ec:	movw	r0, #15304	; 0x3bc8
    c3f0:	ldr	r1, [sp]
    c3f4:	movt	r0, #7
    c3f8:	bl	b7ec <fputs@plt+0x20ec>
    c3fc:	cmp	r0, #0
    c400:	beq	c420 <fputs@plt+0x2d20>
    c404:	bl	27424 <fputs@plt+0x1dd24>
    c408:	ldr	r2, [sp, #4]
    c40c:	ldr	r3, [r4]
    c410:	cmp	r2, r3
    c414:	bne	c464 <fputs@plt+0x2d64>
    c418:	add	sp, sp, #12
    c41c:	pop	{r4, r5, pc}
    c420:	bl	25d70 <fputs@plt+0x1c670>
    c424:	cmp	r0, #0
    c428:	beq	c404 <fputs@plt+0x2d04>
    c42c:	movw	r5, #3360	; 0xd20
    c430:	movt	r5, #7
    c434:	mov	r0, sp
    c438:	ldr	r3, [r5]
    c43c:	ldr	r1, [r3, #92]	; 0x5c
    c440:	bl	41f78 <fputs@plt+0x38878>
    c444:	cmp	r0, #0
    c448:	beq	c404 <fputs@plt+0x2d04>
    c44c:	ldr	r3, [r5]
    c450:	mov	r1, #1
    c454:	ldr	r2, [sp]
    c458:	str	r1, [r3, #120]	; 0x78
    c45c:	str	r2, [r3, #124]	; 0x7c
    c460:	b	c404 <fputs@plt+0x2d04>
    c464:	bl	95d4 <__stack_chk_fail@plt>
    c468:	push	{r3, r4, r5, lr}
    c46c:	movw	r4, #3776	; 0xec0
    c470:	movt	r4, #7
    c474:	ldr	r3, [r4, #20]
    c478:	bic	r3, r3, #16
    c47c:	cmp	r3, #13
    c480:	beq	c4a0 <fputs@plt+0x2da0>
    c484:	movw	r0, #3776	; 0xec0
    c488:	movt	r0, #7
    c48c:	bl	2304c <fputs@plt+0x1994c>
    c490:	ldr	r3, [r4, #20]
    c494:	bic	r3, r3, #16
    c498:	cmp	r3, #13
    c49c:	bne	c484 <fputs@plt+0x2d84>
    c4a0:	movw	r4, #3360	; 0xd20
    c4a4:	movw	r5, #15144	; 0x3b28
    c4a8:	movt	r4, #7
    c4ac:	movt	r5, #7
    c4b0:	ldr	r1, [r4, #24]
    c4b4:	ldr	r3, [r5]
    c4b8:	cmp	r1, r3
    c4bc:	bgt	c4d8 <fputs@plt+0x2dd8>
    c4c0:	ldr	r3, [r5]
    c4c4:	movw	r0, #3776	; 0xec0
    c4c8:	movt	r0, #7
    c4cc:	str	r3, [r4, #24]
    c4d0:	pop	{r3, r4, r5, lr}
    c4d4:	b	2304c <fputs@plt+0x1994c>
    c4d8:	ldr	r0, [r4, #4]
    c4dc:	mov	r2, #1
    c4e0:	ldr	r3, [r0]
    c4e4:	ldr	r3, [r3, #20]
    c4e8:	blx	r3
    c4ec:	b	c4c0 <fputs@plt+0x2dc0>
    c4f0:	push	{r4, r5, r6, lr}
    c4f4:	movw	r5, #3360	; 0xd20
    c4f8:	movt	r5, #7
    c4fc:	movw	r4, #3232	; 0xca0
    c500:	movt	r4, #7
    c504:	sub	sp, sp, #8
    c508:	ldr	r3, [r5, #4]
    c50c:	ldr	r2, [r4]
    c510:	ldr	r6, [r3, #88]	; 0x58
    c514:	ldr	r3, [r3, #36]	; 0x24
    c518:	str	r2, [sp, #4]
    c51c:	rsb	r6, r3, r6
    c520:	bl	25d70 <fputs@plt+0x1c670>
    c524:	cmp	r0, #0
    c528:	beq	c5c0 <fputs@plt+0x2ec0>
    c52c:	movw	r0, #3776	; 0xec0
    c530:	movt	r0, #7
    c534:	ldr	r3, [r0, #20]
    c538:	ldrb	r2, [r0, #8]
    c53c:	cmp	r3, #2
    c540:	beq	c590 <fputs@plt+0x2e90>
    c544:	add	r0, sp, #8
    c548:	mov	r3, #0
    c54c:	mov	r1, #118	; 0x76
    c550:	str	r3, [r0, #-8]!
    c554:	mov	r0, sp
    c558:	bl	41b84 <fputs@plt+0x38484>
    c55c:	movw	r3, #15144	; 0x3b28
    c560:	movt	r3, #7
    c564:	cmp	r0, #0
    c568:	beq	c608 <fputs@plt+0x2f08>
    c56c:	ldr	r6, [r3]
    c570:	ldr	r2, [sp]
    c574:	cmp	r2, r6
    c578:	ldrge	r1, [r5, #4]
    c57c:	movge	r3, r6
    c580:	movlt	r3, r6
    c584:	ldrge	r6, [r1, #36]	; 0x24
    c588:	rsbge	r6, r6, r2
    c58c:	b	c5cc <fputs@plt+0x2ecc>
    c590:	cmp	r2, #45	; 0x2d
    c594:	bne	c544 <fputs@plt+0x2e44>
    c598:	bl	2304c <fputs@plt+0x1994c>
    c59c:	add	r0, sp, #8
    c5a0:	mov	r3, #0
    c5a4:	mov	r1, #118	; 0x76
    c5a8:	str	r3, [r0, #-8]!
    c5ac:	mov	r0, sp
    c5b0:	bl	41b84 <fputs@plt+0x38484>
    c5b4:	cmp	r0, #0
    c5b8:	ldrne	r6, [sp]
    c5bc:	rsbne	r6, r6, #0
    c5c0:	movw	r3, #15144	; 0x3b28
    c5c4:	movt	r3, #7
    c5c8:	ldr	r3, [r3]
    c5cc:	cmp	r6, r3
    c5d0:	bge	c5ec <fputs@plt+0x2eec>
    c5d4:	ldr	r0, [r5, #4]
    c5d8:	mov	r1, r6
    c5dc:	mov	r2, #0
    c5e0:	ldr	r3, [r0]
    c5e4:	ldr	r3, [r3, #20]
    c5e8:	blx	r3
    c5ec:	bl	27424 <fputs@plt+0x1dd24>
    c5f0:	ldr	r2, [sp, #4]
    c5f4:	ldr	r3, [r4]
    c5f8:	cmp	r2, r3
    c5fc:	bne	c610 <fputs@plt+0x2f10>
    c600:	add	sp, sp, #8
    c604:	pop	{r4, r5, r6, pc}
    c608:	ldr	r3, [r3]
    c60c:	b	c5cc <fputs@plt+0x2ecc>
    c610:	bl	95d4 <__stack_chk_fail@plt>
    c614:	push	{r4, lr}
    c618:	movw	r4, #3776	; 0xec0
    c61c:	movt	r4, #7
    c620:	ldr	r3, [r4, #20]
    c624:	bic	r3, r3, #16
    c628:	cmp	r3, #13
    c62c:	beq	c64c <fputs@plt+0x2f4c>
    c630:	movw	r0, #3776	; 0xec0
    c634:	movt	r0, #7
    c638:	bl	2304c <fputs@plt+0x1994c>
    c63c:	ldr	r3, [r4, #20]
    c640:	bic	r3, r3, #16
    c644:	cmp	r3, #13
    c648:	bne	c630 <fputs@plt+0x2f30>
    c64c:	movw	r3, #3712	; 0xe80
    c650:	movt	r3, #7
    c654:	ldr	r3, [r3]
    c658:	cmp	r3, #0
    c65c:	bne	c690 <fputs@plt+0x2f90>
    c660:	movw	r3, #14944	; 0x3a60
    c664:	movt	r3, #7
    c668:	ldr	r0, [r3]
    c66c:	cmp	r0, #0
    c670:	beq	c680 <fputs@plt+0x2f80>
    c674:	ldr	r3, [r0]
    c678:	ldr	r3, [r3, #12]
    c67c:	blx	r3
    c680:	movw	r0, #3776	; 0xec0
    c684:	movt	r0, #7
    c688:	pop	{r4, lr}
    c68c:	b	2304c <fputs@plt+0x1994c>
    c690:	movw	r3, #3424	; 0xd60
    c694:	movt	r3, #7
    c698:	mov	r1, #0
    c69c:	ldr	r0, [r3]
    c6a0:	bl	1820c <fputs@plt+0xeb0c>
    c6a4:	b	c660 <fputs@plt+0x2f60>
    c6a8:	push	{r4, r5, lr}
    c6ac:	movw	r5, #3232	; 0xca0
    c6b0:	movt	r5, #7
    c6b4:	sub	sp, sp, #12
    c6b8:	ldr	r3, [r5]
    c6bc:	str	r3, [sp, #4]
    c6c0:	bl	1c804 <fputs@plt+0x13104>
    c6c4:	movw	r3, #3712	; 0xe80
    c6c8:	movt	r3, #7
    c6cc:	ldr	r3, [r3]
    c6d0:	cmp	r3, #0
    c6d4:	bne	c7b8 <fputs@plt+0x30b8>
    c6d8:	mov	r3, #0
    c6dc:	str	r3, [sp]
    c6e0:	bl	25d70 <fputs@plt+0x1c670>
    c6e4:	cmp	r0, #0
    c6e8:	bne	c7a0 <fputs@plt+0x30a0>
    c6ec:	movw	r3, #3424	; 0xd60
    c6f0:	movt	r3, #7
    c6f4:	ldr	r0, [r3]
    c6f8:	bl	ec24 <fputs@plt+0x5524>
    c6fc:	str	r0, [sp]
    c700:	movw	r4, #3776	; 0xec0
    c704:	movt	r4, #7
    c708:	ldr	r3, [r4, #20]
    c70c:	bic	r3, r3, #16
    c710:	cmp	r3, #13
    c714:	beq	c734 <fputs@plt+0x3034>
    c718:	movw	r0, #3776	; 0xec0
    c71c:	movt	r0, #7
    c720:	bl	2304c <fputs@plt+0x1994c>
    c724:	ldr	r3, [r4, #20]
    c728:	bic	r3, r3, #16
    c72c:	cmp	r3, #13
    c730:	bne	c718 <fputs@plt+0x3018>
    c734:	bl	1d970 <fputs@plt+0x14270>
    c738:	movw	r3, #3360	; 0xd20
    c73c:	movt	r3, #7
    c740:	cmp	r0, #0
    c744:	bne	c758 <fputs@plt+0x3058>
    c748:	ldr	r0, [r3, #4]
    c74c:	ldr	r2, [r0, #48]	; 0x30
    c750:	cmp	r2, #0
    c754:	beq	c78c <fputs@plt+0x308c>
    c758:	ldr	r1, [r3, #12]
    c75c:	ldr	r2, [sp]
    c760:	add	r2, r1, r2
    c764:	str	r2, [r3, #12]
    c768:	movw	r0, #3776	; 0xec0
    c76c:	movt	r0, #7
    c770:	bl	2304c <fputs@plt+0x1994c>
    c774:	ldr	r2, [sp, #4]
    c778:	ldr	r3, [r5]
    c77c:	cmp	r2, r3
    c780:	bne	c7d0 <fputs@plt+0x30d0>
    c784:	add	sp, sp, #12
    c788:	pop	{r4, r5, pc}
    c78c:	ldr	r3, [r0]
    c790:	ldr	r1, [sp]
    c794:	ldr	r3, [r3, #20]
    c798:	blx	r3
    c79c:	b	c768 <fputs@plt+0x3068>
    c7a0:	mov	r0, sp
    c7a4:	mov	r1, #118	; 0x76
    c7a8:	bl	41b84 <fputs@plt+0x38484>
    c7ac:	cmp	r0, #0
    c7b0:	beq	c6ec <fputs@plt+0x2fec>
    c7b4:	b	c700 <fputs@plt+0x3000>
    c7b8:	movw	r3, #3424	; 0xd60
    c7bc:	movt	r3, #7
    c7c0:	mov	r1, #0
    c7c4:	ldr	r0, [r3]
    c7c8:	bl	1820c <fputs@plt+0xeb0c>
    c7cc:	b	c6d8 <fputs@plt+0x2fd8>
    c7d0:	bl	95d4 <__stack_chk_fail@plt>
    c7d4:	push	{r3, lr}
    c7d8:	mov	r0, #0
    c7dc:	bl	281dc <fputs@plt+0x1eadc>
    c7e0:	movw	r3, #3360	; 0xd20
    c7e4:	movt	r3, #7
    c7e8:	cmp	r0, #0
    c7ec:	beq	c828 <fputs@plt+0x3128>
    c7f0:	ldr	r2, [r3, #4]
    c7f4:	ldr	r3, [r3]
    c7f8:	cmp	r2, r3
    c7fc:	movwne	r3, #45504	; 0xb1c0
    c800:	movtne	r3, #6
    c804:	ldrne	r1, [r2, #36]	; 0x24
    c808:	movweq	r3, #45396	; 0xb154
    c80c:	ldrne	r3, [r3]
    c810:	movteq	r3, #6
    c814:	ldreq	r1, [r3, #4]
    c818:	mulne	r1, r1, r3
    c81c:	bl	42dd8 <fputs@plt+0x396d8>
    c820:	pop	{r3, lr}
    c824:	b	27424 <fputs@plt+0x1dd24>
    c828:	ldr	r3, [r3, #4]
    c82c:	ldr	r2, [r3, #36]	; 0x24
    c830:	str	r2, [r3, #88]	; 0x58
    c834:	pop	{r3, lr}
    c838:	b	27424 <fputs@plt+0x1dd24>
    c83c:	push	{r4, lr}
    c840:	movw	r4, #3232	; 0xca0
    c844:	movt	r4, #7
    c848:	sub	sp, sp, #8
    c84c:	ldr	r3, [r4]
    c850:	str	r3, [sp, #4]
    c854:	bl	25d70 <fputs@plt+0x1c670>
    c858:	cmp	r0, #0
    c85c:	bne	c88c <fputs@plt+0x318c>
    c860:	movw	r3, #45396	; 0xb154
    c864:	movt	r3, #6
    c868:	mov	r2, #1
    c86c:	str	r2, [r3]
    c870:	bl	27424 <fputs@plt+0x1dd24>
    c874:	ldr	r2, [sp, #4]
    c878:	ldr	r3, [r4]
    c87c:	cmp	r2, r3
    c880:	bne	c8b8 <fputs@plt+0x31b8>
    c884:	add	sp, sp, #8
    c888:	pop	{r4, pc}
    c88c:	mov	r0, sp
    c890:	bl	41cf8 <fputs@plt+0x385f8>
    c894:	cmp	r0, #0
    c898:	beq	c860 <fputs@plt+0x3160>
    c89c:	ldr	r2, [sp]
    c8a0:	movw	r3, #45396	; 0xb154
    c8a4:	movt	r3, #6
    c8a8:	adds	r2, r2, #0
    c8ac:	movne	r2, #1
    c8b0:	str	r2, [r3]
    c8b4:	b	c870 <fputs@plt+0x3170>
    c8b8:	bl	95d4 <__stack_chk_fail@plt>
    c8bc:	push	{r3, lr}
    c8c0:	movw	r3, #3360	; 0xd20
    c8c4:	movt	r3, #7
    c8c8:	ldr	r0, [r3, #4]
    c8cc:	ldr	r3, [r0]
    c8d0:	ldr	r3, [r3, #24]
    c8d4:	blx	r3
    c8d8:	movw	r3, #45504	; 0xb1c0
    c8dc:	movt	r3, #6
    c8e0:	ldr	r3, [r3]
    c8e4:	mul	r0, r3, r0
    c8e8:	pop	{r3, lr}
    c8ec:	b	48f34 <fputs@plt+0x3f834>
    c8f0:	ldr	r2, [r0, #8]
    c8f4:	movw	r3, #45504	; 0xb1c0
    c8f8:	movt	r3, #6
    c8fc:	ldr	r2, [r2]
    c900:	ldr	r0, [r3]
    c904:	mul	r0, r0, r2
    c908:	b	48f34 <fputs@plt+0x3f834>
    c90c:	movw	r3, #3360	; 0xd20
    c910:	movt	r3, #7
    c914:	ldr	r2, [r3, #4]
    c918:	ldr	r3, [r3]
    c91c:	cmp	r2, r3
    c920:	beq	c93c <fputs@plt+0x323c>
    c924:	movw	r3, #45504	; 0xb1c0
    c928:	movt	r3, #6
    c92c:	ldr	r2, [r2, #36]	; 0x24
    c930:	ldr	r0, [r3]
    c934:	mul	r0, r0, r2
    c938:	b	48f34 <fputs@plt+0x3f834>
    c93c:	ldr	r3, [r2, #132]	; 0x84
    c940:	cmp	r3, #0
    c944:	beq	c924 <fputs@plt+0x3224>
    c948:	movw	r0, #48156	; 0xbc1c
    c94c:	movt	r0, #4
    c950:	bx	lr
    c954:	movw	r2, #3360	; 0xd20
    c958:	movt	r2, #7
    c95c:	movw	r3, #45504	; 0xb1c0
    c960:	movt	r3, #6
    c964:	ldr	r2, [r2, #4]
    c968:	ldr	r0, [r3]
    c96c:	ldr	r3, [r2, #40]	; 0x28
    c970:	mul	r0, r0, r3
    c974:	b	48f34 <fputs@plt+0x3f834>
    c978:	movw	r2, #3360	; 0xd20
    c97c:	movt	r2, #7
    c980:	movw	r3, #45508	; 0xb1c4
    c984:	movt	r3, #6
    c988:	ldr	r2, [r2]
    c98c:	ldr	r0, [r3]
    c990:	ldr	r3, [r2, #112]	; 0x70
    c994:	mul	r0, r0, r3
    c998:	b	48f34 <fputs@plt+0x3f834>
    c99c:	movw	r2, #3360	; 0xd20
    c9a0:	movt	r2, #7
    c9a4:	movw	r3, #45504	; 0xb1c0
    c9a8:	movt	r3, #6
    c9ac:	ldr	r2, [r2]
    c9b0:	ldr	r0, [r3]
    c9b4:	ldr	r3, [r2, #104]	; 0x68
    c9b8:	mul	r0, r0, r3
    c9bc:	b	48f34 <fputs@plt+0x3f834>
    c9c0:	movw	r3, #3360	; 0xd20
    c9c4:	movt	r3, #7
    c9c8:	ldr	r3, [r3]
    c9cc:	ldr	r0, [r3, #128]	; 0x80
    c9d0:	b	48f34 <fputs@plt+0x3f834>
    c9d4:	movw	r3, #3360	; 0xd20
    c9d8:	movt	r3, #7
    c9dc:	ldr	r3, [r3]
    c9e0:	ldr	r2, [r3, #120]	; 0x78
    c9e4:	cmp	r2, #0
    c9e8:	ldreq	r0, [r3, #92]	; 0x5c
    c9ec:	ldrne	r0, [r3, #124]	; 0x7c
    c9f0:	addeq	r0, r0, #1
    c9f4:	b	48f34 <fputs@plt+0x3f834>
    c9f8:	push	{r4, lr}
    c9fc:	mov	r4, r1
    ca00:	bl	422a8 <fputs@plt+0x38ba8>
    ca04:	cmp	r4, #0
    ca08:	popge	{r4, pc}
    ca0c:	movw	r2, #3360	; 0xd20
    ca10:	movt	r2, #7
    ca14:	movw	r3, #15144	; 0x3b28
    ca18:	movt	r3, #7
    ca1c:	ldr	r2, [r2]
    ca20:	ldr	r3, [r3]
    ca24:	ldr	r1, [r2, #36]	; 0x24
    ca28:	cmp	r1, r3
    ca2c:	moveq	r3, #2
    ca30:	streq	r3, [r2, #132]	; 0x84
    ca34:	pop	{r4, pc}
    ca38:	push	{r4, lr}
    ca3c:	movw	r4, #3232	; 0xca0
    ca40:	movt	r4, #7
    ca44:	ldr	r2, [r0, #100]	; 0x64
    ca48:	sub	sp, sp, #8
    ca4c:	ldr	r3, [r4]
    ca50:	cmp	r2, #0
    ca54:	str	r3, [sp, #4]
    ca58:	beq	ca88 <fputs@plt+0x3388>
    ca5c:	ldr	r2, [r0, #104]	; 0x68
    ca60:	ldr	r3, [r0, #36]	; 0x24
    ca64:	cmp	r2, r3
    ca68:	rsbgt	r0, r3, r2
    ca6c:	ble	ca88 <fputs@plt+0x3388>
    ca70:	ldr	r1, [sp, #4]
    ca74:	ldr	r3, [r4]
    ca78:	cmp	r1, r3
    ca7c:	bne	cab0 <fputs@plt+0x33b0>
    ca80:	add	sp, sp, #8
    ca84:	pop	{r4, pc}
    ca88:	movw	r3, #45504	; 0xb1c0
    ca8c:	movt	r3, #6
    ca90:	movw	r1, #65535	; 0xffff
    ca94:	movt	r1, #32767	; 0x7fff
    ca98:	ldr	r3, [r3]
    ca9c:	mov	r0, sp
    caa0:	rsb	r1, r3, r1
    caa4:	bl	40850 <fputs@plt+0x37150>
    caa8:	ldr	r0, [sp]
    caac:	b	ca70 <fputs@plt+0x3370>
    cab0:	bl	95d4 <__stack_chk_fail@plt>
    cab4:	push	{r3, r4, r5, lr}
    cab8:	movw	r5, #15144	; 0x3b28
    cabc:	movt	r5, #7
    cac0:	ldr	ip, [pc, #92]	; cb24 <fputs@plt+0x3424>
    cac4:	mov	r4, r0
    cac8:	str	r1, [r0, #32]
    cacc:	ldr	r2, [r5]
    cad0:	mov	r3, #0
    cad4:	str	ip, [r4]
    cad8:	add	r0, r0, #72	; 0x48
    cadc:	str	r3, [r4, #4]
    cae0:	str	r3, [r4, #12]
    cae4:	str	r3, [r4, #20]
    cae8:	str	r3, [r4, #24]
    caec:	str	r3, [r4, #44]	; 0x2c
    caf0:	str	r3, [r4, #48]	; 0x30
    caf4:	str	r3, [r4, #52]	; 0x34
    caf8:	str	r3, [r4, #56]	; 0x38
    cafc:	str	r3, [r4, #60]	; 0x3c
    cb00:	str	r3, [r4, #64]	; 0x40
    cb04:	str	r3, [r4, #68]	; 0x44
    cb08:	str	r2, [r4, #36]	; 0x24
    cb0c:	str	r2, [r4, #40]	; 0x28
    cb10:	bl	306c0 <fputs@plt+0x26fc0>
    cb14:	ldr	r3, [r5]
    cb18:	mov	r0, r4
    cb1c:	str	r3, [r4, #88]	; 0x58
    cb20:	pop	{r3, r4, r5, pc}
    cb24:	andeq	fp, r4, r0, lsl #10
    cb28:	movw	ip, #15144	; 0x3b28
    cb2c:	movt	ip, #7
    cb30:	push	{r4}		; (str r4, [sp, #-4]!)
    cb34:	ldr	r4, [ip]
    cb38:	str	r1, [r0, #8]
    cb3c:	str	r2, [r0, #12]
    cb40:	mov	ip, r4
    cb44:	stm	r0, {r4, ip}
    cb48:	pop	{r4}		; (ldr r4, [sp], #4)
    cb4c:	bx	lr
    cb50:	push	{r3, r4, r5, lr}
    cb54:	mov	r5, r1
    cb58:	ldr	r3, [r0]
    cb5c:	mov	r4, r0
    cb60:	ldr	r3, [r3, #24]
    cb64:	blx	r3
    cb68:	cmp	r0, r5
    cb6c:	popge	{r3, r4, r5, pc}
    cb70:	ldr	ip, [r4]
    cb74:	movw	r3, #3360	; 0xd20
    cb78:	movt	r3, #7
    cb7c:	rsb	lr, r0, #0
    cb80:	mov	r1, r0
    cb84:	mov	r2, #1
    cb88:	str	r5, [r3, #28]
    cb8c:	mov	r0, r4
    cb90:	str	lr, [r3, #12]
    cb94:	ldr	r3, [ip, #20]
    cb98:	blx	r3
    cb9c:	pop	{r3, r4, r5, pc}
    cba0:	push	{r4, r5, lr}
    cba4:	movw	r5, #3232	; 0xca0
    cba8:	sub	sp, sp, #12
    cbac:	movt	r5, #7
    cbb0:	mov	r3, #0
    cbb4:	str	r3, [sp]
    cbb8:	ldr	r3, [r5]
    cbbc:	str	r3, [sp, #4]
    cbc0:	bl	25d70 <fputs@plt+0x1c670>
    cbc4:	cmp	r0, #0
    cbc8:	bne	cc4c <fputs@plt+0x354c>
    cbcc:	movw	r3, #3424	; 0xd60
    cbd0:	movt	r3, #7
    cbd4:	ldr	r0, [r3]
    cbd8:	bl	ec24 <fputs@plt+0x5524>
    cbdc:	str	r0, [sp]
    cbe0:	movw	r4, #3776	; 0xec0
    cbe4:	movt	r4, #7
    cbe8:	ldr	r3, [r4, #20]
    cbec:	bic	r3, r3, #16
    cbf0:	cmp	r3, #13
    cbf4:	beq	cc14 <fputs@plt+0x3514>
    cbf8:	movw	r0, #3776	; 0xec0
    cbfc:	movt	r0, #7
    cc00:	bl	2304c <fputs@plt+0x1994c>
    cc04:	ldr	r3, [r4, #20]
    cc08:	bic	r3, r3, #16
    cc0c:	cmp	r3, #13
    cc10:	bne	cbf8 <fputs@plt+0x34f8>
    cc14:	movw	r3, #3360	; 0xd20
    cc18:	movt	r3, #7
    cc1c:	ldr	r1, [sp]
    cc20:	ldr	r0, [r3, #4]
    cc24:	bl	cb50 <fputs@plt+0x3450>
    cc28:	movw	r0, #3776	; 0xec0
    cc2c:	movt	r0, #7
    cc30:	bl	2304c <fputs@plt+0x1994c>
    cc34:	ldr	r2, [sp, #4]
    cc38:	ldr	r3, [r5]
    cc3c:	cmp	r2, r3
    cc40:	bne	cc64 <fputs@plt+0x3564>
    cc44:	add	sp, sp, #12
    cc48:	pop	{r4, r5, pc}
    cc4c:	mov	r0, sp
    cc50:	mov	r1, #118	; 0x76
    cc54:	bl	41b84 <fputs@plt+0x38484>
    cc58:	cmp	r0, #0
    cc5c:	beq	cbcc <fputs@plt+0x34cc>
    cc60:	b	cbe0 <fputs@plt+0x34e0>
    cc64:	bl	95d4 <__stack_chk_fail@plt>
    cc68:	push	{r3, r4, r5, r6, r7, lr}
    cc6c:	mov	r4, r0
    cc70:	mov	r6, r2
    cc74:	mov	r7, r1
    cc78:	bl	cab4 <fputs@plt+0x33b4>
    cc7c:	movw	r3, #15148	; 0x3b2c
    cc80:	movt	r3, #7
    cc84:	ldr	r2, [pc, #152]	; cd24 <fputs@plt+0x3624>
    cc88:	mov	ip, #0
    cc8c:	mov	r0, #36	; 0x24
    cc90:	ldr	r3, [r3]
    cc94:	str	ip, [r4, #100]	; 0x64
    cc98:	str	r2, [r4]
    cc9c:	str	r3, [r4, #96]	; 0x60
    cca0:	str	ip, [r4, #104]	; 0x68
    cca4:	bl	49000 <_Znwj@@Base>
    cca8:	mov	r1, #1
    ccac:	mov	r5, r0
    ccb0:	bl	1b6cc <fputs@plt+0x11fcc>
    ccb4:	cmp	r6, #0
    ccb8:	str	r5, [r4, #92]	; 0x5c
    ccbc:	bne	ccc8 <fputs@plt+0x35c8>
    ccc0:	mov	r0, r4
    ccc4:	pop	{r3, r4, r5, r6, r7, pc}
    ccc8:	movw	r0, #3680	; 0xe60
    cccc:	mov	r1, r7
    ccd0:	movt	r0, #7
    ccd4:	bl	b7ec <fputs@plt+0x20ec>
    ccd8:	subs	r3, r0, #0
    ccdc:	beq	ccc0 <fputs@plt+0x35c0>
    cce0:	ldr	r3, [r3]
    cce4:	ldr	r3, [r3, #12]
    cce8:	blx	r3
    ccec:	subs	r1, r0, #0
    ccf0:	beq	ccc0 <fputs@plt+0x35c0>
    ccf4:	ldr	r0, [r4, #92]	; 0x5c
    ccf8:	bl	1b79c <fputs@plt+0x1209c>
    ccfc:	mov	r0, r4
    cd00:	pop	{r3, r4, r5, r6, r7, pc}
    cd04:	mov	r0, r5
    cd08:	bl	49050 <_ZdlPv@@Base>
    cd0c:	ldr	r3, [pc, #20]	; cd28 <fputs@plt+0x3628>
    cd10:	mov	r0, r4
    cd14:	str	r3, [r0], #72	; 0x48
    cd18:	bl	306d8 <fputs@plt+0x26fd8>
    cd1c:	bl	9460 <__cxa_end_cleanup@plt>
    cd20:	b	cd0c <fputs@plt+0x360c>
    cd24:	andeq	fp, r4, r0, ror r5
    cd28:	andeq	fp, r4, r0, lsl #10
    cd2c:	push	{r4, r5, r6, r7, lr}
    cd30:	mov	r6, r0
    cd34:	sub	sp, sp, #12
    cd38:	movw	r0, #3776	; 0xec0
    cd3c:	movt	r0, #7
    cd40:	mov	r5, r1
    cd44:	bl	25d44 <fputs@plt+0x1c644>
    cd48:	mov	r0, #0
    cd4c:	bl	281dc <fputs@plt+0x1eadc>
    cd50:	subs	r7, r0, #0
    cd54:	beq	ce1c <fputs@plt+0x371c>
    cd58:	mov	r0, #108	; 0x6c
    cd5c:	bl	49000 <_Znwj@@Base>
    cd60:	mov	r1, r7
    cd64:	mov	r2, r6
    cd68:	mov	r4, r0
    cd6c:	bl	cc68 <fputs@plt+0x3568>
    cd70:	movw	r3, #3424	; 0xd60
    cd74:	movt	r3, #7
    cd78:	movw	r2, #3360	; 0xd20
    cd7c:	movt	r2, #7
    cd80:	ldr	r3, [r3]
    cd84:	cmp	r5, #0
    cd88:	ldr	r0, [r2, #4]
    cd8c:	mov	r1, #0
    cd90:	str	r4, [r2, #4]
    cd94:	ldr	r6, [r3, #340]	; 0x154
    cd98:	ldr	r5, [r3, #328]	; 0x148
    cd9c:	ldr	ip, [r3, #332]	; 0x14c
    cda0:	ldr	r2, [r3, #336]	; 0x150
    cda4:	str	r6, [r4, #56]	; 0x38
    cda8:	str	r5, [r4, #60]	; 0x3c
    cdac:	str	ip, [r4, #64]	; 0x40
    cdb0:	str	r2, [r4, #68]	; 0x44
    cdb4:	str	r0, [r4, #4]
    cdb8:	str	r1, [r3, #340]	; 0x154
    cdbc:	str	r1, [r3, #328]	; 0x148
    cdc0:	str	r1, [r3, #332]	; 0x14c
    cdc4:	bne	cdd4 <fputs@plt+0x36d4>
    cdc8:	add	sp, sp, #12
    cdcc:	pop	{r4, r5, r6, r7, lr}
    cdd0:	b	27424 <fputs@plt+0x1dd24>
    cdd4:	ldr	r7, [r3, #164]	; 0xa4
    cdd8:	mov	r0, r3
    cddc:	ldr	r6, [r3, #172]	; 0xac
    cde0:	ldr	r5, [r3, #176]	; 0xb0
    cde4:	ldr	lr, [r3, #132]	; 0x84
    cde8:	ldr	ip, [r3, #136]	; 0x88
    cdec:	ldr	r2, [r3, #80]	; 0x50
    cdf0:	str	r7, [r4, #8]
    cdf4:	str	r6, [r4, #12]
    cdf8:	str	r5, [r4, #16]
    cdfc:	str	lr, [r4, #20]
    ce00:	str	ip, [r4, #24]
    ce04:	str	r2, [r4, #28]
    ce08:	str	r1, [r3, #164]	; 0xa4
    ce0c:	bl	118a4 <fputs@plt+0x81a4>
    ce10:	add	sp, sp, #12
    ce14:	pop	{r4, r5, r6, r7, lr}
    ce18:	b	27424 <fputs@plt+0x1dd24>
    ce1c:	movw	r2, #3360	; 0xd20
    ce20:	movt	r2, #7
    ce24:	ldr	r0, [r2, #4]
    ce28:	ldr	r1, [r0, #4]
    ce2c:	cmp	r1, #0
    ce30:	beq	ceb4 <fputs@plt+0x37b4>
    ce34:	movw	r3, #3424	; 0xd60
    ce38:	movt	r3, #7
    ce3c:	ldr	r6, [r0, #56]	; 0x38
    ce40:	cmp	r5, #0
    ce44:	ldr	r3, [r3]
    ce48:	ldr	r4, [r0, #60]	; 0x3c
    ce4c:	ldr	lr, [r0, #64]	; 0x40
    ce50:	ldr	ip, [r0, #68]	; 0x44
    ce54:	str	r6, [r3, #340]	; 0x154
    ce58:	str	r4, [r3, #328]	; 0x148
    ce5c:	str	lr, [r3, #332]	; 0x14c
    ce60:	str	ip, [r3, #336]	; 0x150
    ce64:	beq	ce98 <fputs@plt+0x3798>
    ce68:	ldr	r7, [r0, #8]
    ce6c:	ldr	r6, [r0, #12]
    ce70:	ldr	r5, [r0, #16]
    ce74:	ldr	r4, [r0, #20]
    ce78:	ldr	lr, [r0, #24]
    ce7c:	ldr	ip, [r0, #28]
    ce80:	str	r7, [r3, #164]	; 0xa4
    ce84:	str	r6, [r3, #172]	; 0xac
    ce88:	str	r5, [r3, #176]	; 0xb0
    ce8c:	str	r4, [r3, #132]	; 0x84
    ce90:	str	lr, [r3, #136]	; 0x88
    ce94:	str	ip, [r3, #80]	; 0x50
    ce98:	ldr	r3, [r0]
    ce9c:	str	r1, [r2, #4]
    cea0:	ldr	r3, [r3, #4]
    cea4:	blx	r3
    cea8:	add	sp, sp, #12
    ceac:	pop	{r4, r5, r6, r7, lr}
    ceb0:	b	27424 <fputs@plt+0x1dd24>
    ceb4:	movw	r2, #18728	; 0x4928
    ceb8:	movt	r2, #7
    cebc:	movw	r1, #48160	; 0xbc20
    cec0:	str	r2, [sp]
    cec4:	movt	r1, #4
    cec8:	mov	r3, r2
    cecc:	mov	r0, #256	; 0x100
    ced0:	bl	21ba4 <fputs@plt+0x184a4>
    ced4:	b	cdc8 <fputs@plt+0x36c8>
    ced8:	mov	r0, r4
    cedc:	bl	49050 <_ZdlPv@@Base>
    cee0:	bl	9460 <__cxa_end_cleanup@plt>
    cee4:	mov	r0, #0
    cee8:	mov	r1, r0
    ceec:	b	cd2c <fputs@plt+0x362c>
    cef0:	mov	r0, #1
    cef4:	mov	r1, #0
    cef8:	b	cd2c <fputs@plt+0x362c>
    cefc:	mov	r0, #0
    cf00:	mov	r1, #1
    cf04:	b	cd2c <fputs@plt+0x362c>
    cf08:	mov	r0, #1
    cf0c:	mov	r1, r0
    cf10:	b	cd2c <fputs@plt+0x362c>
    cf14:	push	{r3, r4, r5, lr}
    cf18:	movw	r3, #20012	; 0x4e2c
    cf1c:	movt	r3, #7
    cf20:	movw	r5, #15132	; 0x3b1c
    cf24:	movt	r5, #7
    cf28:	mov	r4, r0
    cf2c:	ldr	r1, [r3]
    cf30:	bl	cab4 <fputs@plt+0x33b4>
    cf34:	ldr	r3, [r5]
    cf38:	ldr	r0, [pc, #112]	; cfb0 <fputs@plt+0x38b0>
    cf3c:	mvn	r1, #0
    cf40:	str	r1, [r4, #100]	; 0x64
    cf44:	mov	r2, #0
    cf48:	add	r1, r3, r3, lsl #2
    cf4c:	str	r2, [r4, #92]	; 0x5c
    cf50:	str	r0, [r4]
    cf54:	add	r0, r4, #104	; 0x68
    cf58:	add	r1, r3, r1, lsl #1
    cf5c:	str	r2, [r4, #96]	; 0x60
    cf60:	bl	40850 <fputs@plt+0x37150>
    cf64:	add	r0, r4, #108	; 0x6c
    cf68:	ldr	r1, [r5]
    cf6c:	bl	408ac <fputs@plt+0x371ac>
    cf70:	ldr	r1, [r5]
    cf74:	add	r0, r4, #112	; 0x70
    cf78:	bl	408ac <fputs@plt+0x371ac>
    cf7c:	mov	r3, #0
    cf80:	mov	r2, #1
    cf84:	str	r3, [r4, #116]	; 0x74
    cf88:	mov	r0, r4
    cf8c:	str	r3, [r4, #120]	; 0x78
    cf90:	str	r3, [r4, #128]	; 0x80
    cf94:	str	r2, [r4, #132]	; 0x84
    cf98:	pop	{r3, r4, r5, pc}
    cf9c:	ldr	r3, [pc, #16]	; cfb4 <fputs@plt+0x38b4>
    cfa0:	mov	r0, r4
    cfa4:	str	r3, [r0], #72	; 0x48
    cfa8:	bl	306d8 <fputs@plt+0x26fd8>
    cfac:	bl	9460 <__cxa_end_cleanup@plt>
    cfb0:	andeq	fp, r4, r8, lsr r5
    cfb4:	andeq	fp, r4, r0, lsl #10
    cfb8:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
    cfbc:	movw	r9, #3232	; 0xca0
    cfc0:	movt	r9, #7
    cfc4:	ldr	r4, [r0, #116]	; 0x74
    cfc8:	sub	sp, sp, #8
    cfcc:	mov	r5, r0
    cfd0:	ldr	r3, [r9]
    cfd4:	cmp	r4, #0
    cfd8:	mov	sl, r1
    cfdc:	str	r3, [sp, #4]
    cfe0:	beq	d0c4 <fputs@plt+0x39c4>
    cfe4:	movw	r6, #15144	; 0x3b28
    cfe8:	mov	r8, #0
    cfec:	movt	r6, #7
    cff0:	b	d038 <fputs@plt+0x3938>
    cff4:	ldr	r2, [r5, #36]	; 0x24
    cff8:	cmp	r3, r2
    cffc:	ble	d02c <fputs@plt+0x392c>
    d000:	ldr	r2, [r5, #104]	; 0x68
    d004:	cmp	r3, r2
    d008:	bge	d02c <fputs@plt+0x392c>
    d00c:	cmp	r8, #0
    d010:	beq	d020 <fputs@plt+0x3920>
    d014:	ldr	r2, [sl]
    d018:	cmp	r3, r2
    d01c:	bge	d02c <fputs@plt+0x392c>
    d020:	ldr	r3, [r4, #4]
    d024:	mov	r8, r4
    d028:	str	r3, [sl]
    d02c:	ldr	r4, [r4]
    d030:	cmp	r4, #0
    d034:	beq	d0a8 <fputs@plt+0x39a8>
    d038:	ldr	r3, [r4, #8]
    d03c:	cmp	r3, #0
    d040:	beq	d02c <fputs@plt+0x392c>
    d044:	ldr	r3, [r4, #4]
    d048:	ldr	r2, [r6]
    d04c:	cmp	r3, r2
    d050:	bge	cff4 <fputs@plt+0x38f4>
    d054:	ldr	r7, [r5, #104]	; 0x68
    d058:	mov	r0, sp
    d05c:	mov	r1, #0
    d060:	add	r7, r3, r7
    d064:	bl	40850 <fputs@plt+0x37150>
    d068:	ldr	r3, [sp]
    d06c:	cmp	r7, r3
    d070:	ble	d02c <fputs@plt+0x392c>
    d074:	ldr	r3, [r5, #36]	; 0x24
    d078:	cmp	r7, r3
    d07c:	ble	d02c <fputs@plt+0x392c>
    d080:	cmp	r8, #0
    d084:	beq	d094 <fputs@plt+0x3994>
    d088:	ldr	r3, [sl]
    d08c:	cmp	r7, r3
    d090:	bge	d02c <fputs@plt+0x392c>
    d094:	mov	r8, r4
    d098:	ldr	r4, [r4]
    d09c:	str	r7, [sl]
    d0a0:	cmp	r4, #0
    d0a4:	bne	d038 <fputs@plt+0x3938>
    d0a8:	ldr	r2, [sp, #4]
    d0ac:	mov	r0, r8
    d0b0:	ldr	r3, [r9]
    d0b4:	cmp	r2, r3
    d0b8:	bne	d0cc <fputs@plt+0x39cc>
    d0bc:	add	sp, sp, #8
    d0c0:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
    d0c4:	mov	r8, r4
    d0c8:	b	d0a8 <fputs@plt+0x39a8>
    d0cc:	bl	95d4 <__stack_chk_fail@plt>
    d0d0:	push	{r4, r5, lr}
    d0d4:	movw	r4, #3232	; 0xca0
    d0d8:	movt	r4, #7
    d0dc:	sub	sp, sp, #12
    d0e0:	add	r1, sp, #8
    d0e4:	mov	r2, #0
    d0e8:	ldr	r3, [r4]
    d0ec:	mov	r5, r0
    d0f0:	str	r2, [r1, #-8]!
    d0f4:	mov	r1, sp
    d0f8:	str	r3, [sp, #4]
    d0fc:	bl	cfb8 <fputs@plt+0x38b8>
    d100:	ldr	r2, [sp, #4]
    d104:	cmp	r0, #0
    d108:	ldreq	r3, [r5, #36]	; 0x24
    d10c:	ldrne	r3, [r5, #36]	; 0x24
    d110:	ldreq	r0, [r5, #104]	; 0x68
    d114:	ldrne	r0, [sp]
    d118:	rsb	r0, r3, r0
    d11c:	ldr	r3, [r4]
    d120:	cmp	r2, r3
    d124:	bne	d130 <fputs@plt+0x3a30>
    d128:	add	sp, sp, #12
    d12c:	pop	{r4, r5, pc}
    d130:	bl	95d4 <__stack_chk_fail@plt>
    d134:	str	r3, [r0]
    d138:	str	r2, [r0, #4]
    d13c:	str	r1, [r0, #8]
    d140:	bx	lr
    d144:	ldr	r3, [r0, #116]	; 0x74
    d148:	push	{r4, lr}
    d14c:	cmp	r3, #0
    d150:	sub	sp, sp, #8
    d154:	beq	d1c4 <fputs@plt+0x3ac4>
    d158:	mov	ip, #0
    d15c:	b	d17c <fputs@plt+0x3a7c>
    d160:	ldr	r0, [r3, #4]
    d164:	cmp	r2, r0
    d168:	beq	d1b8 <fputs@plt+0x3ab8>
    d16c:	ldr	r0, [r3]
    d170:	cmp	r0, #0
    d174:	beq	d19c <fputs@plt+0x3a9c>
    d178:	mov	r3, r0
    d17c:	ldr	r0, [r3, #8]
    d180:	cmp	r0, #0
    d184:	bne	d160 <fputs@plt+0x3a60>
    d188:	cmp	ip, #0
    d18c:	ldr	r0, [r3]
    d190:	moveq	ip, r3
    d194:	cmp	r0, #0
    d198:	bne	d178 <fputs@plt+0x3a78>
    d19c:	cmp	ip, #0
    d1a0:	moveq	r4, r3
    d1a4:	beq	d1c8 <fputs@plt+0x3ac8>
    d1a8:	str	r1, [ip, #8]
    d1ac:	str	r2, [ip, #4]
    d1b0:	add	sp, sp, #8
    d1b4:	pop	{r4, pc}
    d1b8:	str	r1, [r3, #8]
    d1bc:	add	sp, sp, #8
    d1c0:	pop	{r4, pc}
    d1c4:	add	r4, r0, #116	; 0x74
    d1c8:	mov	r0, #12
    d1cc:	stm	sp, {r1, r2}
    d1d0:	bl	49000 <_Znwj@@Base>
    d1d4:	ldr	r2, [sp, #4]
    d1d8:	ldr	r1, [sp]
    d1dc:	mov	r3, #0
    d1e0:	str	r2, [r0, #4]
    d1e4:	str	r1, [r0, #8]
    d1e8:	str	r3, [r0]
    d1ec:	str	r0, [r4]
    d1f0:	b	d1b0 <fputs@plt+0x3ab0>
    d1f4:	push	{r4, r5, lr}
    d1f8:	movw	r4, #3232	; 0xca0
    d1fc:	movt	r4, #7
    d200:	sub	sp, sp, #12
    d204:	add	r0, sp, #8
    d208:	mov	r5, #0
    d20c:	ldr	r3, [r4]
    d210:	mov	r1, #118	; 0x76
    d214:	str	r5, [r0, #-8]!
    d218:	mov	r0, sp
    d21c:	str	r3, [sp, #4]
    d220:	bl	41b84 <fputs@plt+0x38484>
    d224:	cmp	r0, r5
    d228:	bne	d248 <fputs@plt+0x3b48>
    d22c:	bl	27424 <fputs@plt+0x1dd24>
    d230:	ldr	r2, [sp, #4]
    d234:	ldr	r3, [r4]
    d238:	cmp	r2, r3
    d23c:	bne	d2b4 <fputs@plt+0x3bb4>
    d240:	add	sp, sp, #12
    d244:	pop	{r4, r5, pc}
    d248:	mov	r0, r5
    d24c:	bl	281dc <fputs@plt+0x1eadc>
    d250:	movw	r3, #3360	; 0xd20
    d254:	movt	r3, #7
    d258:	subs	r1, r0, #0
    d25c:	beq	d270 <fputs@plt+0x3b70>
    d260:	ldr	r2, [sp]
    d264:	ldr	r0, [r3]
    d268:	bl	d144 <fputs@plt+0x3a44>
    d26c:	b	d22c <fputs@plt+0x3b2c>
    d270:	ldr	r3, [r3]
    d274:	ldr	r1, [sp]
    d278:	ldr	r3, [r3, #116]	; 0x74
    d27c:	cmp	r3, r5
    d280:	bne	d294 <fputs@plt+0x3b94>
    d284:	b	d22c <fputs@plt+0x3b2c>
    d288:	ldr	r3, [r3]
    d28c:	cmp	r3, #0
    d290:	beq	d22c <fputs@plt+0x3b2c>
    d294:	ldr	r2, [r3, #4]
    d298:	cmp	r2, r1
    d29c:	bne	d288 <fputs@plt+0x3b88>
    d2a0:	movw	r2, #20012	; 0x4e2c
    d2a4:	movt	r2, #7
    d2a8:	ldr	r2, [r2]
    d2ac:	str	r2, [r3, #8]
    d2b0:	b	d22c <fputs@plt+0x3b2c>
    d2b4:	bl	95d4 <__stack_chk_fail@plt>
    d2b8:	ldr	r3, [r0, #116]	; 0x74
    d2bc:	cmp	r3, #0
    d2c0:	bxeq	lr
    d2c4:	ldr	r2, [r3, #8]
    d2c8:	cmp	r1, r2
    d2cc:	bne	d2e0 <fputs@plt+0x3be0>
    d2d0:	b	d2f0 <fputs@plt+0x3bf0>
    d2d4:	ldr	r2, [r3, #8]
    d2d8:	cmp	r2, r1
    d2dc:	beq	d2f0 <fputs@plt+0x3bf0>
    d2e0:	ldr	r3, [r3]
    d2e4:	cmp	r3, #0
    d2e8:	bne	d2d4 <fputs@plt+0x3bd4>
    d2ec:	bx	lr
    d2f0:	movw	r2, #20012	; 0x4e2c
    d2f4:	movt	r2, #7
    d2f8:	ldr	r2, [r2]
    d2fc:	str	r2, [r3, #8]
    d300:	bx	lr
    d304:	ldr	r3, [r0, #116]	; 0x74
    d308:	cmp	r3, #0
    d30c:	bne	d320 <fputs@plt+0x3c20>
    d310:	bx	lr
    d314:	ldr	r3, [r3]
    d318:	cmp	r3, #0
    d31c:	beq	d340 <fputs@plt+0x3c40>
    d320:	ldr	r2, [r3, #4]
    d324:	cmp	r1, r2
    d328:	bne	d314 <fputs@plt+0x3c14>
    d32c:	movw	r2, #20012	; 0x4e2c
    d330:	movt	r2, #7
    d334:	ldr	r2, [r2]
    d338:	str	r2, [r3, #8]
    d33c:	bx	lr
    d340:	bx	lr
    d344:	ldr	r3, [r0, #116]	; 0x74
    d348:	cmp	r3, #0
    d34c:	bxeq	lr
    d350:	ldr	r0, [r3, #8]
    d354:	cmp	r1, r0
    d358:	bne	d36c <fputs@plt+0x3c6c>
    d35c:	b	d37c <fputs@plt+0x3c7c>
    d360:	ldr	r0, [r3, #8]
    d364:	cmp	r0, r1
    d368:	beq	d37c <fputs@plt+0x3c7c>
    d36c:	ldr	r3, [r3]
    d370:	cmp	r3, #0
    d374:	bne	d360 <fputs@plt+0x3c60>
    d378:	bx	lr
    d37c:	str	r2, [r3, #4]
    d380:	bx	lr
    d384:	push	{r4, r5, r6, lr}
    d388:	movw	r5, #3344	; 0xd10
    d38c:	ldr	r4, [r0, #116]	; 0x74
    d390:	sub	sp, sp, #8
    d394:	cmp	r4, #0
    d398:	movtne	r5, #7
    d39c:	movwne	r6, #45504	; 0xb1c0
    d3a0:	movtne	r6, #6
    d3a4:	bne	d3d0 <fputs@plt+0x3cd0>
    d3a8:	b	d418 <fputs@plt+0x3d18>
    d3ac:	ldr	ip, [r4, #4]
    d3b0:	ldr	lr, [r6]
    d3b4:	ldr	r0, [r5]
    d3b8:	mul	ip, lr, ip
    d3bc:	str	ip, [sp]
    d3c0:	bl	95e0 <__fprintf_chk@plt>
    d3c4:	ldr	r4, [r4]
    d3c8:	cmp	r4, #0
    d3cc:	beq	d408 <fputs@plt+0x3d08>
    d3d0:	ldr	r3, [r4, #8]
    d3d4:	movw	r2, #48200	; 0xbc48
    d3d8:	mov	r1, #1
    d3dc:	movt	r2, #4
    d3e0:	cmp	r3, #0
    d3e4:	bne	d3ac <fputs@plt+0x3cac>
    d3e8:	movw	r0, #48188	; 0xbc3c
    d3ec:	mov	r2, #8
    d3f0:	movt	r0, #4
    d3f4:	ldr	r3, [r5]
    d3f8:	bl	9580 <fwrite@plt>
    d3fc:	ldr	r4, [r4]
    d400:	cmp	r4, #0
    d404:	bne	d3d0 <fputs@plt+0x3cd0>
    d408:	ldr	r0, [r5]
    d40c:	add	sp, sp, #8
    d410:	pop	{r4, r5, r6, lr}
    d414:	b	94c0 <fflush@plt>
    d418:	movt	r5, #7
    d41c:	b	d408 <fputs@plt+0x3d08>
    d420:	push	{r3, lr}
    d424:	movw	r3, #3360	; 0xd20
    d428:	movt	r3, #7
    d42c:	ldr	r0, [r3]
    d430:	bl	d384 <fputs@plt+0x3c84>
    d434:	pop	{r3, lr}
    d438:	b	27424 <fputs@plt+0x1dd24>
    d43c:	push	{r4, r5, lr}
    d440:	movw	r4, #3360	; 0xd20
    d444:	movt	r4, #7
    d448:	movw	r5, #3232	; 0xca0
    d44c:	movt	r5, #7
    d450:	sub	sp, sp, #28
    d454:	ldm	r4, {r1, r3}
    d458:	ldr	r2, [r5]
    d45c:	cmp	r3, r1
    d460:	str	r2, [sp, #20]
    d464:	beq	d4b8 <fputs@plt+0x3db8>
    d468:	ldr	r1, [r3, #32]
    d46c:	mov	r0, sp
    d470:	bl	440a0 <fputs@plt+0x3a9a0>
    d474:	movw	r2, #18728	; 0x4928
    d478:	movt	r2, #7
    d47c:	mov	r1, sp
    d480:	movw	r0, #48208	; 0xbc50
    d484:	movt	r0, #4
    d488:	mov	r3, r2
    d48c:	bl	21c14 <fputs@plt+0x18514>
    d490:	ldr	r3, [r4, #4]
    d494:	ldr	r2, [r3, #4]
    d498:	mov	r0, r3
    d49c:	ldr	r3, [r3]
    d4a0:	str	r2, [r4, #4]
    d4a4:	ldr	r3, [r3, #4]
    d4a8:	blx	r3
    d4ac:	ldm	r4, {r2, r3}
    d4b0:	cmp	r3, r2
    d4b4:	bne	d468 <fputs@plt+0x3d68>
    d4b8:	ldr	r2, [sp, #20]
    d4bc:	ldr	r3, [r5]
    d4c0:	cmp	r2, r3
    d4c4:	bne	d4d0 <fputs@plt+0x3dd0>
    d4c8:	add	sp, sp, #28
    d4cc:	pop	{r4, r5, pc}
    d4d0:	bl	95d4 <__stack_chk_fail@plt>
    d4d4:	push	{r3, r4, r5, lr}
    d4d8:	movw	r4, #14944	; 0x3a60
    d4dc:	movt	r4, #7
    d4e0:	mov	r5, r0
    d4e4:	ldr	r0, [r4]
    d4e8:	cmp	r0, #0
    d4ec:	beq	d524 <fputs@plt+0x3e24>
    d4f0:	movw	r2, #3360	; 0xd20
    d4f4:	movt	r2, #7
    d4f8:	ldr	r1, [r0]
    d4fc:	ldr	r2, [r2]
    d500:	ldr	r3, [r1, #8]
    d504:	ldr	r1, [r2, #104]	; 0x68
    d508:	blx	r3
    d50c:	ldr	r0, [r4]
    d510:	cmp	r0, #0
    d514:	beq	d524 <fputs@plt+0x3e24>
    d518:	ldr	r2, [r0]
    d51c:	ldr	r3, [r2, #4]
    d520:	blx	r3
    d524:	mov	r0, r5
    d528:	bl	96dc <exit@plt>
    d52c:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
    d530:	movw	r5, #3360	; 0xd20
    d534:	movt	r5, #7
    d538:	movw	r6, #3232	; 0xca0
    d53c:	movt	r6, #7
    d540:	sub	sp, sp, #28
    d544:	ldr	r3, [r5, #32]
    d548:	mov	r4, r0
    d54c:	ldr	r2, [r6]
    d550:	mov	sl, r1
    d554:	cmp	r3, #0
    d558:	str	r2, [sp, #20]
    d55c:	beq	d5c8 <fputs@plt+0x3ec8>
    d560:	ldr	r2, [r0, #96]	; 0x60
    d564:	ldr	r3, [r0, #100]	; 0x64
    d568:	cmp	r2, r3
    d56c:	beq	d59c <fputs@plt+0x3e9c>
    d570:	ldr	r3, [r5, #36]	; 0x24
    d574:	cmp	r3, #0
    d578:	beq	d5c0 <fputs@plt+0x3ec0>
    d57c:	ldr	r3, [r5, #44]	; 0x2c
    d580:	cmp	r3, #0
    d584:	bne	d594 <fputs@plt+0x3e94>
    d588:	ldr	r3, [r5, #40]	; 0x28
    d58c:	cmp	r3, #0
    d590:	beq	d5c8 <fputs@plt+0x3ec8>
    d594:	mov	r0, #0
    d598:	bl	d4d4 <fputs@plt+0x3dd4>
    d59c:	movw	r3, #3424	; 0xd60
    d5a0:	movt	r3, #7
    d5a4:	ldr	r0, [r3]
    d5a8:	bl	121fc <fputs@plt+0x8afc>
    d5ac:	cmp	r0, #0
    d5b0:	bne	d594 <fputs@plt+0x3e94>
    d5b4:	ldr	r3, [r5, #36]	; 0x24
    d5b8:	cmp	r3, #0
    d5bc:	bne	d5c8 <fputs@plt+0x3ec8>
    d5c0:	mov	r3, #1
    d5c4:	str	r3, [r5, #40]	; 0x28
    d5c8:	ldr	r3, [r5, #48]	; 0x30
    d5cc:	cmp	r3, #0
    d5d0:	ble	d5e0 <fputs@plt+0x3ee0>
    d5d4:	ldr	r2, [r4, #92]	; 0x5c
    d5d8:	cmp	r3, r2
    d5dc:	beq	d594 <fputs@plt+0x3e94>
    d5e0:	movw	r8, #14944	; 0x3a60
    d5e4:	movt	r8, #7
    d5e8:	ldr	r3, [r8]
    d5ec:	cmp	r3, #0
    d5f0:	beq	d728 <fputs@plt+0x4028>
    d5f4:	ldr	r2, [r4, #120]	; 0x78
    d5f8:	ldr	r3, [r4, #96]	; 0x60
    d5fc:	cmp	r2, #0
    d600:	add	r3, r3, #1
    d604:	str	r3, [r4, #96]	; 0x60
    d608:	bne	d700 <fputs@plt+0x4000>
    d60c:	ldr	r3, [r4, #132]	; 0x84
    d610:	cmp	r3, #1
    d614:	ldrne	r3, [r4, #92]	; 0x5c
    d618:	addne	r3, r3, #1
    d61c:	str	r3, [r4, #92]	; 0x5c
    d620:	movw	r7, #45504	; 0xb1c0
    d624:	movt	r7, #6
    d628:	add	r0, sp, #16
    d62c:	mov	fp, #0
    d630:	ldr	r1, [r7]
    d634:	movw	r9, #15144	; 0x3b28
    d638:	str	fp, [sp, #12]
    d63c:	movt	r9, #7
    d640:	rsb	r1, r1, #0
    d644:	bl	40850 <fputs@plt+0x37150>
    d648:	ldr	r3, [sp, #16]
    d64c:	mov	r0, r4
    d650:	add	r1, sp, #12
    d654:	str	r3, [r4, #36]	; 0x24
    d658:	bl	cfb8 <fputs@plt+0x38b8>
    d65c:	ldr	r2, [r4, #132]	; 0x84
    d660:	ldr	r3, [r9]
    d664:	cmp	r2, #2
    d668:	str	fp, [r4, #128]	; 0x80
    d66c:	str	r3, [r4, #36]	; 0x24
    d670:	str	r3, [r4, #40]	; 0x28
    d674:	mov	ip, r0
    d678:	beq	d69c <fputs@plt+0x3f9c>
    d67c:	ldr	r0, [r8]
    d680:	ldr	r1, [r4, #92]	; 0x5c
    d684:	ldr	r2, [r4, #104]	; 0x68
    d688:	ldr	r3, [r0]
    d68c:	ldr	r3, [r3, #24]
    d690:	str	ip, [sp, #4]
    d694:	blx	r3
    d698:	ldr	ip, [sp, #4]
    d69c:	ldr	r7, [r7]
    d6a0:	movw	r3, #45396	; 0xb154
    d6a4:	ldr	r1, [r4, #36]	; 0x24
    d6a8:	movt	r3, #6
    d6ac:	mov	r2, #0
    d6b0:	str	r2, [r4, #132]	; 0x84
    d6b4:	ldr	r0, [r3]
    d6b8:	mul	r1, r7, r1
    d6bc:	cmp	r0, r2
    d6c0:	str	r1, [r3, #4]
    d6c4:	beq	d6e8 <fputs@plt+0x3fe8>
    d6c8:	cmp	ip, r2
    d6cc:	moveq	r0, ip
    d6d0:	beq	d6e8 <fputs@plt+0x3fe8>
    d6d4:	ldr	r3, [r9]
    d6d8:	ldr	r1, [sp, #12]
    d6dc:	cmp	r1, r3
    d6e0:	movne	r0, r2
    d6e4:	beq	d714 <fputs@plt+0x4014>
    d6e8:	ldr	r1, [sp, #20]
    d6ec:	ldr	r3, [r6]
    d6f0:	cmp	r1, r3
    d6f4:	bne	d730 <fputs@plt+0x4030>
    d6f8:	add	sp, sp, #28
    d6fc:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
    d700:	ldr	r3, [r4, #124]	; 0x7c
    d704:	mov	r2, #0
    d708:	str	r2, [r4, #120]	; 0x78
    d70c:	str	r3, [r4, #92]	; 0x5c
    d710:	b	d620 <fputs@plt+0x3f20>
    d714:	ldr	r0, [ip, #8]
    d718:	str	sl, [r5, #12]
    d71c:	bl	1d7f8 <fputs@plt+0x140f8>
    d720:	mov	r0, #1
    d724:	b	d6e8 <fputs@plt+0x3fe8>
    d728:	bl	3f598 <fputs@plt+0x35e98>
    d72c:	b	d5f4 <fputs@plt+0x3ef4>
    d730:	bl	95d4 <__stack_chk_fail@plt>
    d734:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
    d738:	movw	r6, #3232	; 0xca0
    d73c:	movt	r6, #7
    d740:	sub	sp, sp, #44	; 0x2c
    d744:	add	ip, sp, #40	; 0x28
    d748:	mov	r7, r1
    d74c:	ldr	lr, [r6]
    d750:	mov	r1, #0
    d754:	str	r1, [ip, #-24]!	; 0xffffffe8
    d758:	mov	r4, r0
    d75c:	str	r1, [r0, #48]	; 0x30
    d760:	mov	r1, ip
    d764:	mov	r8, r3
    d768:	mov	sl, r2
    d76c:	str	lr, [sp, #36]	; 0x24
    d770:	bl	cfb8 <fputs@plt+0x38b8>
    d774:	ldr	r3, [r4, #132]	; 0x84
    d778:	movw	r5, #15144	; 0x3b28
    d77c:	movt	r5, #7
    d780:	cmp	r3, #0
    d784:	mov	fp, r0
    d788:	bne	d958 <fputs@plt+0x4258>
    d78c:	ldr	r3, [r5]
    d790:	cmp	r7, #0
    d794:	ldr	ip, [sp, #80]	; 0x50
    d798:	str	r8, [sp, #28]
    d79c:	movne	r9, r7
    d7a0:	str	r3, [sp, #20]
    d7a4:	str	ip, [sp, #32]
    d7a8:	str	r3, [sp, #24]
    d7ac:	beq	d7d0 <fputs@plt+0x40d0>
    d7b0:	ldr	r3, [r9]
    d7b4:	mov	r0, r9
    d7b8:	add	r1, sp, #20
    d7bc:	ldr	r3, [r3, #72]	; 0x48
    d7c0:	blx	r3
    d7c4:	ldr	r9, [r9, #4]
    d7c8:	cmp	r9, #0
    d7cc:	bne	d7b0 <fputs@plt+0x40b0>
    d7d0:	movw	r9, #45504	; 0xb1c0
    d7d4:	movt	r9, #6
    d7d8:	ldr	r3, [sp, #24]
    d7dc:	cmp	sl, #0
    d7e0:	ldr	r2, [r9]
    d7e4:	movw	sl, #3360	; 0xd20
    d7e8:	movt	sl, #7
    d7ec:	mul	r3, r2, r3
    d7f0:	str	r3, [sl, #8]
    d7f4:	ldreq	ip, [sp, #80]	; 0x50
    d7f8:	streq	r8, [sp, #28]
    d7fc:	streq	ip, [sp, #32]
    d800:	movw	r2, #14944	; 0x3a60
    d804:	movt	r2, #7
    d808:	ldr	lr, [sp, #28]
    d80c:	mov	r3, r7
    d810:	ldr	r0, [r2]
    d814:	ldr	r2, [r4, #36]	; 0x24
    d818:	ldr	ip, [sp, #20]
    d81c:	add	r2, lr, r2
    d820:	ldr	r7, [r0]
    d824:	add	r2, r2, ip
    d828:	add	lr, lr, ip
    d82c:	ldr	r8, [sp, #24]
    d830:	ldr	ip, [sp, #84]	; 0x54
    d834:	ldr	r1, [r4, #112]	; 0x70
    d838:	ldr	r7, [r7, #20]
    d83c:	str	ip, [sp, #8]
    d840:	str	r2, [r4, #36]	; 0x24
    d844:	str	lr, [sp]
    d848:	str	r8, [sp, #4]
    d84c:	blx	r7
    d850:	ldr	r1, [r4, #36]	; 0x24
    d854:	ldr	r3, [sp, #24]
    d858:	ldr	r2, [r4, #40]	; 0x28
    d85c:	add	r3, r1, r3
    d860:	str	r3, [r4, #36]	; 0x24
    d864:	cmp	r3, r2
    d868:	movw	r2, #45396	; 0xb154
    d86c:	movt	r2, #6
    d870:	strgt	r3, [r4, #40]	; 0x28
    d874:	ldr	r1, [r2]
    d878:	cmp	r1, #0
    d87c:	beq	d8c0 <fputs@plt+0x41c0>
    d880:	ldr	r0, [r4, #104]	; 0x68
    d884:	cmp	r3, r0
    d888:	bge	d948 <fputs@plt+0x4248>
    d88c:	cmp	fp, #0
    d890:	beq	d8c0 <fputs@plt+0x41c0>
    d894:	ldr	r0, [sp, #16]
    d898:	cmp	r3, r0
    d89c:	blt	d8c0 <fputs@plt+0x41c0>
    d8a0:	ldr	ip, [r9]
    d8a4:	ldr	r1, [sp, #32]
    d8a8:	ldr	r0, [fp, #8]
    d8ac:	mul	r3, ip, r3
    d8b0:	str	r1, [sl, #12]
    d8b4:	str	r3, [r2, #4]
    d8b8:	bl	1d7f8 <fputs@plt+0x140f8>
    d8bc:	b	d8dc <fputs@plt+0x41dc>
    d8c0:	ldr	r0, [sp, #32]
    d8c4:	ldr	r7, [r5]
    d8c8:	cmp	r0, r7
    d8cc:	bgt	d8f4 <fputs@plt+0x41f4>
    d8d0:	ldr	r1, [r9]
    d8d4:	mul	r3, r1, r3
    d8d8:	str	r3, [r2, #4]
    d8dc:	ldr	r2, [sp, #36]	; 0x24
    d8e0:	ldr	r3, [r6]
    d8e4:	cmp	r2, r3
    d8e8:	bne	d98c <fputs@plt+0x428c>
    d8ec:	add	sp, sp, #44	; 0x2c
    d8f0:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
    d8f4:	cmp	r1, #0
    d8f8:	add	r3, r3, r0
    d8fc:	str	r3, [r4, #36]	; 0x24
    d900:	beq	d8d0 <fputs@plt+0x41d0>
    d904:	cmp	fp, #0
    d908:	beq	d93c <fputs@plt+0x423c>
    d90c:	ldr	r1, [sp, #16]
    d910:	cmp	r3, r1
    d914:	blt	d93c <fputs@plt+0x423c>
    d918:	ldr	ip, [r9]
    d91c:	rsb	r3, r1, r3
    d920:	str	r1, [r4, #36]	; 0x24
    d924:	ldr	r0, [fp, #8]
    d928:	mul	r1, ip, r1
    d92c:	str	r3, [sl, #12]
    d930:	str	r1, [r2, #4]
    d934:	bl	1d7f8 <fputs@plt+0x140f8>
    d938:	b	d8dc <fputs@plt+0x41dc>
    d93c:	ldr	r1, [r4, #104]	; 0x68
    d940:	cmp	r3, r1
    d944:	blt	d8d0 <fputs@plt+0x41d0>
    d948:	mov	r0, r4
    d94c:	ldr	r1, [r5]
    d950:	bl	d52c <fputs@plt+0x3e2c>
    d954:	b	d8dc <fputs@plt+0x41dc>
    d958:	mov	r0, r4
    d95c:	ldr	r1, [r5]
    d960:	bl	d52c <fputs@plt+0x3e2c>
    d964:	cmp	r0, #0
    d968:	beq	d78c <fputs@plt+0x408c>
    d96c:	movw	r1, #18728	; 0x4928
    d970:	movt	r1, #7
    d974:	movw	r0, #48252	; 0xbc7c
    d978:	movt	r0, #4
    d97c:	mov	r2, r1
    d980:	mov	r3, r1
    d984:	bl	21c44 <fputs@plt+0x18544>
    d988:	b	d78c <fputs@plt+0x408c>
    d98c:	bl	95d4 <__stack_chk_fail@plt>
    d990:	push	{r3, r4, r5, lr}
    d994:	mov	r4, r1
    d998:	ldr	r3, [r0, #132]	; 0x84
    d99c:	cmp	r3, #0
    d9a0:	bne	d9e4 <fputs@plt+0x42e4>
    d9a4:	mov	r0, r4
    d9a8:	bl	1e7bc <fputs@plt+0x150bc>
    d9ac:	ldrb	r1, [r0]
    d9b0:	cmp	r1, #0
    d9b4:	popeq	{r3, r4, r5, pc}
    d9b8:	movw	r5, #14944	; 0x3a60
    d9bc:	movt	r5, #7
    d9c0:	mov	r4, r0
    d9c4:	ldr	r0, [r5]
    d9c8:	ldr	r3, [r0]
    d9cc:	ldr	r3, [r3, #16]
    d9d0:	blx	r3
    d9d4:	ldrb	r1, [r4, #1]!
    d9d8:	cmp	r1, #0
    d9dc:	bne	d9c4 <fputs@plt+0x42c4>
    d9e0:	pop	{r3, r4, r5, pc}
    d9e4:	movw	r3, #15144	; 0x3b28
    d9e8:	movt	r3, #7
    d9ec:	ldr	r1, [r3]
    d9f0:	bl	d52c <fputs@plt+0x3e2c>
    d9f4:	cmp	r0, #0
    d9f8:	beq	d9a4 <fputs@plt+0x42a4>
    d9fc:	movw	r1, #18728	; 0x4928
    da00:	movt	r1, #7
    da04:	movw	r0, #48252	; 0xbc7c
    da08:	movt	r0, #4
    da0c:	mov	r2, r1
    da10:	mov	r3, r1
    da14:	bl	21c44 <fputs@plt+0x18544>
    da18:	b	d9a4 <fputs@plt+0x42a4>
    da1c:	push	{r3, r4, r5, lr}
    da20:	mov	r4, r0
    da24:	ldr	r3, [r0, #132]	; 0x84
    da28:	mov	r5, r1
    da2c:	cmp	r3, #0
    da30:	bne	da5c <fputs@plt+0x435c>
    da34:	movw	r2, #14944	; 0x3a60
    da38:	movt	r2, #7
    da3c:	mov	r3, r5
    da40:	ldr	r1, [r4, #112]	; 0x70
    da44:	ldr	r0, [r2]
    da48:	ldr	r2, [r4, #36]	; 0x24
    da4c:	ldr	ip, [r0]
    da50:	ldr	ip, [ip, #28]
    da54:	blx	ip
    da58:	pop	{r3, r4, r5, pc}
    da5c:	movw	r3, #15144	; 0x3b28
    da60:	movt	r3, #7
    da64:	ldr	r1, [r3]
    da68:	bl	d52c <fputs@plt+0x3e2c>
    da6c:	cmp	r0, #0
    da70:	beq	da34 <fputs@plt+0x4334>
    da74:	movw	r1, #18728	; 0x4928
    da78:	movt	r1, #7
    da7c:	movw	r0, #48252	; 0xbc7c
    da80:	movt	r0, #4
    da84:	mov	r2, r1
    da88:	mov	r3, r1
    da8c:	bl	21c44 <fputs@plt+0x18544>
    da90:	b	da34 <fputs@plt+0x4334>
    da94:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
    da98:	movw	r4, #3232	; 0xca0
    da9c:	movt	r4, #7
    daa0:	ldr	r3, [r0, #48]	; 0x30
    daa4:	mov	r5, r0
    daa8:	sub	sp, sp, #12
    daac:	ldr	r0, [r4]
    dab0:	cmp	r3, #0
    dab4:	mov	r7, r1
    dab8:	str	r0, [sp, #4]
    dabc:	beq	dae8 <fputs@plt+0x43e8>
    dac0:	cmp	r2, #0
    dac4:	bne	dae0 <fputs@plt+0x43e0>
    dac8:	ldr	r2, [sp, #4]
    dacc:	ldr	r3, [r4]
    dad0:	cmp	r2, r3
    dad4:	bne	dc48 <fputs@plt+0x4548>
    dad8:	add	sp, sp, #12
    dadc:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
    dae0:	mov	r3, #0
    dae4:	str	r3, [r5, #48]	; 0x30
    dae8:	ldr	r3, [r5, #132]	; 0x84
    daec:	cmp	r3, #0
    daf0:	bne	db90 <fputs@plt+0x4490>
    daf4:	add	r1, sp, #8
    daf8:	mov	r0, r5
    dafc:	movw	r8, #3424	; 0xd60
    db00:	movt	r8, #7
    db04:	str	r3, [r1, #-8]!
    db08:	mov	r1, sp
    db0c:	bl	cfb8 <fputs@plt+0x38b8>
    db10:	ldr	r9, [r5, #36]	; 0x24
    db14:	movw	r6, #45504	; 0xb1c0
    db18:	movt	r6, #6
    db1c:	add	r9, r7, r9
    db20:	mov	sl, r0
    db24:	ldr	r0, [r8]
    db28:	bl	ec24 <fputs@plt+0x5524>
    db2c:	ldr	r3, [r6]
    db30:	mul	r0, r3, r0
    db34:	cmp	r0, #0
    db38:	bne	dba0 <fputs@plt+0x44a0>
    db3c:	movw	r3, #45396	; 0xb154
    db40:	movt	r3, #6
    db44:	ldr	r2, [r3]
    db48:	cmp	r2, #0
    db4c:	beq	dc20 <fputs@plt+0x4520>
    db50:	cmp	sl, #0
    db54:	beq	db64 <fputs@plt+0x4464>
    db58:	ldr	r2, [sp]
    db5c:	cmp	r9, r2
    db60:	bge	dbd0 <fputs@plt+0x44d0>
    db64:	movw	r2, #15144	; 0x3b28
    db68:	movt	r2, #7
    db6c:	ldr	r0, [r2]
    db70:	cmp	r9, r0
    db74:	bge	dbfc <fputs@plt+0x44fc>
    db78:	ldr	r2, [r2]
    db7c:	ldr	r1, [r6]
    db80:	str	r2, [r5, #36]	; 0x24
    db84:	mul	r2, r1, r2
    db88:	str	r2, [r3, #4]
    db8c:	b	dac8 <fputs@plt+0x43c8>
    db90:	mov	r0, r5
    db94:	mov	r1, r7
    db98:	bl	d52c <fputs@plt+0x3e2c>
    db9c:	b	dac8 <fputs@plt+0x43c8>
    dba0:	ldr	r0, [r8]
    dba4:	mul	fp, r3, r7
    dba8:	bl	ec24 <fputs@plt+0x5524>
    dbac:	ldr	r1, [r6]
    dbb0:	ldr	r8, [r8]
    dbb4:	mul	r1, r1, r0
    dbb8:	mov	r0, fp
    dbbc:	bl	964c <__aeabi_idiv@plt>
    dbc0:	ldr	r3, [r8, #328]	; 0x148
    dbc4:	add	r0, r3, r0
    dbc8:	str	r0, [r8, #328]	; 0x148
    dbcc:	b	db3c <fputs@plt+0x443c>
    dbd0:	ldr	ip, [r6]
    dbd4:	rsb	r9, r2, r9
    dbd8:	str	r2, [r5, #36]	; 0x24
    dbdc:	movw	r1, #3360	; 0xd20
    dbe0:	movt	r1, #7
    dbe4:	ldr	r0, [sl, #8]
    dbe8:	mul	r2, ip, r2
    dbec:	str	r9, [r1, #12]
    dbf0:	str	r2, [r3, #4]
    dbf4:	bl	1d7f8 <fputs@plt+0x140f8>
    dbf8:	b	dac8 <fputs@plt+0x43c8>
    dbfc:	ldr	r1, [r5, #104]	; 0x68
    dc00:	cmp	r9, r1
    dc04:	blt	dc34 <fputs@plt+0x4534>
    dc08:	cmp	r7, r0
    dc0c:	blt	dc34 <fputs@plt+0x4534>
    dc10:	mov	r0, r5
    dc14:	rsb	r1, r1, r9
    dc18:	bl	d52c <fputs@plt+0x3e2c>
    dc1c:	b	dac8 <fputs@plt+0x43c8>
    dc20:	movw	r2, #15144	; 0x3b28
    dc24:	movt	r2, #7
    dc28:	ldr	r1, [r2]
    dc2c:	cmp	r9, r1
    dc30:	blt	db78 <fputs@plt+0x4478>
    dc34:	ldr	r2, [r6]
    dc38:	str	r9, [r5, #36]	; 0x24
    dc3c:	mul	r9, r2, r9
    dc40:	str	r9, [r3, #4]
    dc44:	b	dac8 <fputs@plt+0x43c8>
    dc48:	bl	95d4 <__stack_chk_fail@plt>
    dc4c:	push	{r4, r5, r6, r7, r8, lr}
    dc50:	movw	r6, #3232	; 0xca0
    dc54:	sub	sp, sp, #8
    dc58:	movt	r6, #7
    dc5c:	mov	r3, #0
    dc60:	movw	r5, #3360	; 0xd20
    dc64:	str	r3, [sp]
    dc68:	movt	r5, #7
    dc6c:	ldr	r3, [r6]
    dc70:	str	r3, [sp, #4]
    dc74:	bl	25d70 <fputs@plt+0x1c670>
    dc78:	cmp	r0, #0
    dc7c:	bne	dcf4 <fputs@plt+0x45f4>
    dc80:	mov	r7, #0
    dc84:	movw	r4, #3776	; 0xec0
    dc88:	movt	r4, #7
    dc8c:	ldr	r3, [r4, #20]
    dc90:	bic	r3, r3, #16
    dc94:	cmp	r3, #13
    dc98:	beq	dcb8 <fputs@plt+0x45b8>
    dc9c:	movw	r0, #3776	; 0xec0
    dca0:	movt	r0, #7
    dca4:	bl	2304c <fputs@plt+0x1994c>
    dca8:	ldr	r3, [r4, #20]
    dcac:	bic	r3, r3, #16
    dcb0:	cmp	r3, #13
    dcb4:	bne	dc9c <fputs@plt+0x459c>
    dcb8:	ldr	r0, [r5, #4]
    dcbc:	movw	r4, #3360	; 0xd20
    dcc0:	ldr	r3, [r5]
    dcc4:	movt	r4, #7
    dcc8:	cmp	r0, r3
    dccc:	beq	dd14 <fputs@plt+0x4614>
    dcd0:	movw	r0, #3776	; 0xec0
    dcd4:	movt	r0, #7
    dcd8:	bl	2304c <fputs@plt+0x1994c>
    dcdc:	ldr	r2, [sp, #4]
    dce0:	ldr	r3, [r6]
    dce4:	cmp	r2, r3
    dce8:	bne	de50 <fputs@plt+0x4750>
    dcec:	add	sp, sp, #8
    dcf0:	pop	{r4, r5, r6, r7, r8, pc}
    dcf4:	ldr	r3, [r5]
    dcf8:	mov	r0, sp
    dcfc:	ldr	r1, [r3, #92]	; 0x5c
    dd00:	bl	41f78 <fputs@plt+0x38878>
    dd04:	cmp	r0, #0
    dd08:	beq	dc80 <fputs@plt+0x4580>
    dd0c:	mov	r7, #1
    dd10:	b	dc84 <fputs@plt+0x4584>
    dd14:	ldr	r8, [r0, #132]	; 0x84
    dd18:	cmp	r8, #0
    dd1c:	beq	dd60 <fputs@plt+0x4660>
    dd20:	movw	r3, #3712	; 0xe80
    dd24:	movt	r3, #7
    dd28:	ldr	r3, [r3]
    dd2c:	cmp	r3, #0
    dd30:	bne	dda0 <fputs@plt+0x46a0>
    dd34:	cmp	r7, #0
    dd38:	beq	ddf0 <fputs@plt+0x46f0>
    dd3c:	ldr	r3, [sp]
    dd40:	mov	r2, #1
    dd44:	str	r2, [r0, #120]	; 0x78
    dd48:	str	r3, [r0, #124]	; 0x7c
    dd4c:	movw	r3, #15144	; 0x3b28
    dd50:	movt	r3, #7
    dd54:	ldr	r1, [r3]
    dd58:	bl	d52c <fputs@plt+0x3e2c>
    dd5c:	b	dcd0 <fputs@plt+0x45d0>
    dd60:	bl	1d5d0 <fputs@plt+0x13ed0>
    dd64:	movw	r3, #3712	; 0xe80
    dd68:	movt	r3, #7
    dd6c:	ldr	r3, [r3]
    dd70:	cmp	r3, #0
    dd74:	bne	de10 <fputs@plt+0x4710>
    dd78:	cmp	r7, #0
    dd7c:	ldr	r3, [r5]
    dd80:	beq	de00 <fputs@plt+0x4700>
    dd84:	ldr	r2, [sp]
    dd88:	mov	r1, #1
    dd8c:	str	r1, [r3, #120]	; 0x78
    dd90:	str	r2, [r3, #124]	; 0x7c
    dd94:	mov	r2, #1
    dd98:	str	r2, [r3, #128]	; 0x80
    dd9c:	b	dcd0 <fputs@plt+0x45d0>
    dda0:	ldr	r3, [r0, #48]	; 0x30
    dda4:	cmp	r3, #0
    dda8:	beq	de28 <fputs@plt+0x4728>
    ddac:	cmp	r7, #0
    ddb0:	beq	dd4c <fputs@plt+0x464c>
    ddb4:	bl	1d5d0 <fputs@plt+0x13ed0>
    ddb8:	movw	r3, #15144	; 0x3b28
    ddbc:	movt	r3, #7
    ddc0:	ldr	r0, [r4]
    ddc4:	ldr	r1, [r3]
    ddc8:	bl	d52c <fputs@plt+0x3e2c>
    ddcc:	ldr	r3, [r5]
    ddd0:	mov	r0, #1
    ddd4:	ldr	r1, [sp]
    ddd8:	mov	r2, r3
    dddc:	str	r0, [r3, #120]	; 0x78
    dde0:	str	r1, [r3, #124]	; 0x7c
    dde4:	mov	r3, #1
    dde8:	str	r3, [r2, #128]	; 0x80
    ddec:	b	dcd0 <fputs@plt+0x45d0>
    ddf0:	ldr	r3, [r0, #48]	; 0x30
    ddf4:	cmp	r3, #0
    ddf8:	beq	dd4c <fputs@plt+0x464c>
    ddfc:	b	dcd0 <fputs@plt+0x45d0>
    de00:	ldr	r2, [r3, #48]	; 0x30
    de04:	cmp	r2, #0
    de08:	beq	dd94 <fputs@plt+0x4694>
    de0c:	b	dcd0 <fputs@plt+0x45d0>
    de10:	movw	r3, #3424	; 0xd60
    de14:	movt	r3, #7
    de18:	mov	r1, r8
    de1c:	ldr	r0, [r3]
    de20:	bl	1820c <fputs@plt+0xeb0c>
    de24:	b	dd78 <fputs@plt+0x4678>
    de28:	bl	1d5d0 <fputs@plt+0x13ed0>
    de2c:	movw	r3, #15144	; 0x3b28
    de30:	movt	r3, #7
    de34:	ldr	r0, [r4]
    de38:	ldr	r1, [r3]
    de3c:	bl	d52c <fputs@plt+0x3e2c>
    de40:	cmp	r7, #0
    de44:	bne	ddcc <fputs@plt+0x46cc>
    de48:	ldr	r2, [r4]
    de4c:	b	dde4 <fputs@plt+0x46e4>
    de50:	bl	95d4 <__stack_chk_fail@plt>
    de54:	push	{r4, lr}
    de58:	movw	r4, #3360	; 0xd20
    de5c:	movt	r4, #7
    de60:	ldr	r3, [r4]
    de64:	ldr	r2, [r3, #128]	; 0x80
    de68:	cmp	r2, #0
    de6c:	popeq	{r4, pc}
    de70:	ldr	r2, [r4, #4]
    de74:	cmp	r3, r2
    de78:	beq	de9c <fputs@plt+0x479c>
    de7c:	movw	r1, #18728	; 0x4928
    de80:	movt	r1, #7
    de84:	movw	r0, #48336	; 0xbcd0
    de88:	movt	r0, #4
    de8c:	mov	r2, r1
    de90:	mov	r3, r1
    de94:	pop	{r4, lr}
    de98:	b	21c14 <fputs@plt+0x18514>
    de9c:	movw	r3, #45396	; 0xb154
    dea0:	movt	r3, #6
    dea4:	ldr	r3, [r3]
    dea8:	cmp	r3, #0
    deac:	beq	ded0 <fputs@plt+0x47d0>
    deb0:	bl	1d5d0 <fputs@plt+0x13ed0>
    deb4:	ldr	r0, [r4]
    deb8:	mov	r2, #1
    debc:	ldr	r3, [r0]
    dec0:	ldr	r1, [r0, #104]	; 0x68
    dec4:	ldr	r3, [r3, #20]
    dec8:	blx	r3
    decc:	pop	{r4, pc}
    ded0:	movw	r1, #18728	; 0x4928
    ded4:	movt	r1, #7
    ded8:	movw	r0, #48396	; 0xbd0c
    dedc:	movt	r0, #4
    dee0:	mov	r2, r1
    dee4:	mov	r3, r1
    dee8:	pop	{r4, lr}
    deec:	b	21c14 <fputs@plt+0x18514>
    def0:	mov	r3, #1
    def4:	str	r1, [r0, #124]	; 0x7c
    def8:	str	r3, [r0, #120]	; 0x78
    defc:	bx	lr
    df00:	ldr	r3, [r0, #120]	; 0x78
    df04:	cmp	r3, #0
    df08:	ldrne	r0, [r0, #124]	; 0x7c
    df0c:	ldreq	r0, [r0, #92]	; 0x5c
    df10:	addeq	r0, r0, #1
    df14:	bx	lr
    df18:	str	r1, [r0, #104]	; 0x68
    df1c:	bx	lr
    df20:	push	{r3, r4, r5, r6, r7, lr}
    df24:	movw	r5, #3424	; 0xd60
    df28:	movt	r5, #7
    df2c:	mov	r1, #0
    df30:	movw	r4, #3360	; 0xd20
    df34:	movt	r4, #7
    df38:	ldr	r0, [r5]
    df3c:	bl	1820c <fputs@plt+0xeb0c>
    df40:	movw	r3, #3800	; 0xed8
    df44:	movt	r3, #7
    df48:	ldr	r3, [r3]
    df4c:	cmp	r3, #0
    df50:	bne	df64 <fputs@plt+0x4864>
    df54:	ldr	r6, [r4, #4]
    df58:	ldr	r7, [r6, #48]	; 0x30
    df5c:	cmp	r7, #0
    df60:	beq	df7c <fputs@plt+0x487c>
    df64:	ldr	r0, [r5]
    df68:	bl	ec24 <fputs@plt+0x5524>
    df6c:	ldr	r3, [r4, #12]
    df70:	add	r0, r3, r0
    df74:	str	r0, [r4, #12]
    df78:	pop	{r3, r4, r5, r6, r7, pc}
    df7c:	ldr	r3, [r6]
    df80:	ldr	r0, [r5]
    df84:	ldr	r4, [r3, #20]
    df88:	bl	ec24 <fputs@plt+0x5524>
    df8c:	mov	r2, r7
    df90:	mov	r1, r0
    df94:	mov	r0, r6
    df98:	blx	r4
    df9c:	pop	{r3, r4, r5, r6, r7, pc}
    dfa0:	push	{r4, lr}
    dfa4:	mov	r4, r0
    dfa8:	bl	42d30 <fputs@plt+0x39630>
    dfac:	ldr	r3, [pc, #8]	; dfbc <fputs@plt+0x48bc>
    dfb0:	mov	r0, r4
    dfb4:	str	r3, [r4]
    dfb8:	pop	{r4, pc}
    dfbc:	ldrdeq	fp, [r4], -r8
    dfc0:	push	{r3, r4, r5, lr}
    dfc4:	mov	r4, r0
    dfc8:	mov	r5, r1
    dfcc:	bl	b788 <fputs@plt+0x2088>
    dfd0:	ldr	r3, [pc, #12]	; dfe4 <fputs@plt+0x48e4>
    dfd4:	mov	r0, r4
    dfd8:	str	r5, [r4, #8]
    dfdc:	str	r3, [r4]
    dfe0:	pop	{r3, r4, r5, pc}
    dfe4:	andeq	fp, r4, r8, lsr r6
    dfe8:	push	{r4, lr}
    dfec:	mov	r4, r0
    dff0:	ldr	r1, [pc, #16]	; e008 <fputs@plt+0x4908>
    dff4:	bl	42d9c <fputs@plt+0x3969c>
    dff8:	ldr	r3, [pc, #12]	; e00c <fputs@plt+0x490c>
    dffc:	mov	r0, r4
    e000:	str	r3, [r4]
    e004:	pop	{r4, pc}
    e008:	andeq	fp, r6, r8, asr r1
    e00c:	andeq	fp, r4, r8, lsr #11
    e010:	push	{r4, r5, r6, lr}
    e014:	movw	r4, #3232	; 0xca0
    e018:	movt	r4, #7
    e01c:	sub	sp, sp, #8
    e020:	movw	r0, #48468	; 0xbd54
    e024:	movw	r1, #52988	; 0xcefc
    e028:	ldr	r3, [r4]
    e02c:	movt	r0, #4
    e030:	movt	r1, #0
    e034:	str	r3, [sp, #4]
    e038:	bl	20bc8 <fputs@plt+0x174c8>
    e03c:	movw	r0, #48472	; 0xbd58
    e040:	movw	r1, #53000	; 0xcf08
    e044:	movt	r0, #4
    e048:	movt	r1, #0
    e04c:	bl	20bc8 <fputs@plt+0x174c8>
    e050:	movw	r0, #48480	; 0xbd60
    e054:	movw	r1, #56396	; 0xdc4c
    e058:	movt	r0, #4
    e05c:	movt	r1, #0
    e060:	bl	20bc8 <fputs@plt+0x174c8>
    e064:	movw	r0, #48484	; 0xbd64
    e068:	movw	r1, #49868	; 0xc2cc
    e06c:	movt	r0, #4
    e070:	movt	r1, #0
    e074:	bl	20bc8 <fputs@plt+0x174c8>
    e078:	movw	r0, #48488	; 0xbd68
    e07c:	movw	r1, #52976	; 0xcef0
    e080:	movt	r0, #4
    e084:	movt	r1, #0
    e088:	bl	20bc8 <fputs@plt+0x174c8>
    e08c:	movw	r0, #48492	; 0xbd6c
    e090:	movw	r1, #52964	; 0xcee4
    e094:	movt	r0, #4
    e098:	movt	r1, #0
    e09c:	bl	20bc8 <fputs@plt+0x174c8>
    e0a0:	movw	r0, #48496	; 0xbd70
    e0a4:	movw	r1, #49516	; 0xc16c
    e0a8:	movt	r0, #4
    e0ac:	movt	r1, #0
    e0b0:	bl	20bc8 <fputs@plt+0x174c8>
    e0b4:	movw	r0, #48500	; 0xbd74
    e0b8:	movw	r1, #50708	; 0xc614
    e0bc:	movt	r0, #4
    e0c0:	movt	r1, #0
    e0c4:	bl	20bc8 <fputs@plt+0x174c8>
    e0c8:	movw	r0, #48504	; 0xbd78
    e0cc:	movw	r1, #51156	; 0xc7d4
    e0d0:	movt	r0, #4
    e0d4:	movt	r1, #0
    e0d8:	bl	20bc8 <fputs@plt+0x174c8>
    e0dc:	movw	r0, #53288	; 0xd028
    e0e0:	movw	r1, #52128	; 0xcba0
    e0e4:	movt	r0, #4
    e0e8:	movt	r1, #0
    e0ec:	bl	20bc8 <fputs@plt+0x174c8>
    e0f0:	movw	r0, #57420	; 0xe04c
    e0f4:	movw	r1, #47848	; 0xbae8
    e0f8:	movt	r0, #4
    e0fc:	movt	r1, #0
    e100:	bl	20bc8 <fputs@plt+0x174c8>
    e104:	movw	r0, #48508	; 0xbd7c
    e108:	movw	r1, #50280	; 0xc468
    e10c:	movt	r0, #4
    e110:	movt	r1, #0
    e114:	bl	20bc8 <fputs@plt+0x174c8>
    e118:	movw	r0, #48512	; 0xbd80
    e11c:	movw	r1, #49348	; 0xc0c4
    e120:	movt	r0, #4
    e124:	movt	r1, #0
    e128:	bl	20bc8 <fputs@plt+0x174c8>
    e12c:	movw	r0, #48516	; 0xbd84
    e130:	movw	r1, #50112	; 0xc3c0
    e134:	movt	r0, #4
    e138:	movt	r1, #0
    e13c:	bl	20bc8 <fputs@plt+0x174c8>
    e140:	movw	r0, #63548	; 0xf83c
    e144:	movw	r1, #49188	; 0xc024
    e148:	movt	r0, #4
    e14c:	movt	r1, #0
    e150:	bl	20bc8 <fputs@plt+0x174c8>
    e154:	movw	r0, #48520	; 0xbd88
    e158:	movw	r1, #54304	; 0xd420
    e15c:	movt	r0, #4
    e160:	movt	r1, #0
    e164:	bl	20bc8 <fputs@plt+0x174c8>
    e168:	movw	r0, #48524	; 0xbd8c
    e16c:	movw	r1, #47872	; 0xbb00
    e170:	movt	r0, #4
    e174:	movt	r1, #0
    e178:	bl	20bc8 <fputs@plt+0x174c8>
    e17c:	movw	r0, #48528	; 0xbd90
    e180:	movw	r1, #50416	; 0xc4f0
    e184:	movt	r0, #4
    e188:	movt	r1, #0
    e18c:	bl	20bc8 <fputs@plt+0x174c8>
    e190:	movw	r0, #63512	; 0xf818
    e194:	movw	r1, #50856	; 0xc6a8
    e198:	movt	r0, #4
    e19c:	movt	r1, #0
    e1a0:	bl	20bc8 <fputs@plt+0x174c8>
    e1a4:	movw	r0, #48532	; 0xbd94
    e1a8:	movw	r1, #49684	; 0xc214
    e1ac:	movt	r0, #4
    e1b0:	movt	r1, #0
    e1b4:	bl	20bc8 <fputs@plt+0x174c8>
    e1b8:	movw	r0, #48536	; 0xbd98
    e1bc:	movw	r1, #51260	; 0xc83c
    e1c0:	movt	r0, #4
    e1c4:	movt	r1, #0
    e1c8:	bl	20bc8 <fputs@plt+0x174c8>
    e1cc:	movw	r0, #48540	; 0xbd9c
    e1d0:	movw	r1, #53748	; 0xd1f4
    e1d4:	movt	r0, #4
    e1d8:	movt	r1, #0
    e1dc:	bl	20bc8 <fputs@plt+0x174c8>
    e1e0:	mov	r2, #0
    e1e4:	mov	r0, sp
    e1e8:	movw	r1, #48544	; 0xbda0
    e1ec:	movt	r1, #4
    e1f0:	bl	4a4a0 <_ZdlPv@@Base+0x1450>
    e1f4:	mov	r0, #12
    e1f8:	bl	49000 <_Znwj@@Base>
    e1fc:	ldr	r1, [pc, #1160]	; e68c <fputs@plt+0x4f8c>
    e200:	mov	r5, r0
    e204:	bl	20a3c <fputs@plt+0x1733c>
    e208:	mov	r2, r5
    e20c:	ldr	r1, [sp]
    e210:	movw	r0, #15304	; 0x3bc8
    e214:	movt	r0, #7
    e218:	bl	b7f4 <fputs@plt+0x20f4>
    e21c:	mov	r2, #0
    e220:	mov	r0, sp
    e224:	movw	r1, #48548	; 0xbda4
    e228:	movt	r1, #4
    e22c:	bl	4a4a0 <_ZdlPv@@Base+0x1450>
    e230:	mov	r0, #8
    e234:	bl	49000 <_Znwj@@Base>
    e238:	mov	r5, r0
    e23c:	bl	b788 <fputs@plt+0x2088>
    e240:	ldr	r3, [pc, #1096]	; e690 <fputs@plt+0x4f90>
    e244:	mov	r2, r5
    e248:	movw	r0, #15304	; 0x3bc8
    e24c:	movt	r0, #7
    e250:	str	r3, [r5]
    e254:	ldr	r1, [sp]
    e258:	bl	b7f4 <fputs@plt+0x20f4>
    e25c:	mov	r2, #0
    e260:	mov	r0, sp
    e264:	movw	r1, #48552	; 0xbda8
    e268:	movt	r1, #4
    e26c:	bl	4a4a0 <_ZdlPv@@Base+0x1450>
    e270:	mov	r0, #8
    e274:	bl	49000 <_Znwj@@Base>
    e278:	mov	r5, r0
    e27c:	bl	b788 <fputs@plt+0x2088>
    e280:	ldr	r3, [pc, #1036]	; e694 <fputs@plt+0x4f94>
    e284:	mov	r2, r5
    e288:	movw	r0, #15304	; 0x3bc8
    e28c:	movt	r0, #7
    e290:	str	r3, [r5]
    e294:	ldr	r1, [sp]
    e298:	bl	b7f4 <fputs@plt+0x20f4>
    e29c:	mov	r2, #0
    e2a0:	mov	r0, sp
    e2a4:	movw	r1, #48556	; 0xbdac
    e2a8:	movt	r1, #4
    e2ac:	bl	4a4a0 <_ZdlPv@@Base+0x1450>
    e2b0:	mov	r0, #12
    e2b4:	bl	49000 <_Znwj@@Base>
    e2b8:	mov	r5, r0
    e2bc:	bl	b788 <fputs@plt+0x2088>
    e2c0:	ldr	r3, [pc, #976]	; e698 <fputs@plt+0x4f98>
    e2c4:	mov	r2, r5
    e2c8:	ldr	r6, [pc, #972]	; e69c <fputs@plt+0x4f9c>
    e2cc:	movw	r0, #15304	; 0x3bc8
    e2d0:	movt	r0, #7
    e2d4:	str	r3, [r5, #8]
    e2d8:	str	r6, [r5]
    e2dc:	ldr	r1, [sp]
    e2e0:	bl	b7f4 <fputs@plt+0x20f4>
    e2e4:	mov	r2, #0
    e2e8:	mov	r0, sp
    e2ec:	movw	r1, #48560	; 0xbdb0
    e2f0:	movt	r1, #4
    e2f4:	bl	4a4a0 <_ZdlPv@@Base+0x1450>
    e2f8:	mov	r0, #8
    e2fc:	bl	49000 <_Znwj@@Base>
    e300:	mov	r5, r0
    e304:	bl	b788 <fputs@plt+0x2088>
    e308:	sub	r3, r6, #48	; 0x30
    e30c:	str	r3, [r5]
    e310:	mov	r2, r5
    e314:	ldr	r1, [sp]
    e318:	movw	r0, #15304	; 0x3bc8
    e31c:	movt	r0, #7
    e320:	bl	b7f4 <fputs@plt+0x20f4>
    e324:	mov	r2, #0
    e328:	mov	r0, sp
    e32c:	movw	r1, #48564	; 0xbdb4
    e330:	movt	r1, #4
    e334:	bl	4a4a0 <_ZdlPv@@Base+0x1450>
    e338:	mov	r0, #8
    e33c:	bl	49000 <_Znwj@@Base>
    e340:	mov	r5, r0
    e344:	bl	b788 <fputs@plt+0x2088>
    e348:	add	r3, r6, #384	; 0x180
    e34c:	str	r3, [r5]
    e350:	mov	r2, r5
    e354:	ldr	r1, [sp]
    e358:	movw	r0, #15304	; 0x3bc8
    e35c:	movt	r0, #7
    e360:	bl	b7f4 <fputs@plt+0x20f4>
    e364:	mov	r2, #0
    e368:	mov	r0, sp
    e36c:	movw	r1, #48568	; 0xbdb8
    e370:	movt	r1, #4
    e374:	bl	4a4a0 <_ZdlPv@@Base+0x1450>
    e378:	mov	r0, #8
    e37c:	bl	49000 <_Znwj@@Base>
    e380:	mov	r5, r0
    e384:	bl	b788 <fputs@plt+0x2088>
    e388:	add	r3, r6, #336	; 0x150
    e38c:	str	r3, [r5]
    e390:	mov	r2, r5
    e394:	ldr	r1, [sp]
    e398:	movw	r0, #15304	; 0x3bc8
    e39c:	movt	r0, #7
    e3a0:	bl	b7f4 <fputs@plt+0x20f4>
    e3a4:	mov	r2, #0
    e3a8:	mov	r0, sp
    e3ac:	movw	r1, #48572	; 0xbdbc
    e3b0:	movt	r1, #4
    e3b4:	bl	4a4a0 <_ZdlPv@@Base+0x1450>
    e3b8:	mov	r0, #8
    e3bc:	bl	49000 <_Znwj@@Base>
    e3c0:	mov	r5, r0
    e3c4:	bl	b788 <fputs@plt+0x2088>
    e3c8:	add	r3, r6, #48	; 0x30
    e3cc:	str	r3, [r5]
    e3d0:	mov	r2, r5
    e3d4:	ldr	r1, [sp]
    e3d8:	movw	r0, #15304	; 0x3bc8
    e3dc:	movt	r0, #7
    e3e0:	bl	b7f4 <fputs@plt+0x20f4>
    e3e4:	mov	r2, #0
    e3e8:	mov	r0, sp
    e3ec:	movw	r1, #48576	; 0xbdc0
    e3f0:	movt	r1, #4
    e3f4:	bl	4a4a0 <_ZdlPv@@Base+0x1450>
    e3f8:	mov	r0, #8
    e3fc:	bl	49000 <_Znwj@@Base>
    e400:	mov	r5, r0
    e404:	bl	b788 <fputs@plt+0x2088>
    e408:	add	r3, r6, #96	; 0x60
    e40c:	str	r3, [r5]
    e410:	mov	r2, r5
    e414:	ldr	r1, [sp]
    e418:	movw	r0, #15304	; 0x3bc8
    e41c:	movt	r0, #7
    e420:	bl	b7f4 <fputs@plt+0x20f4>
    e424:	mov	r2, #0
    e428:	mov	r0, sp
    e42c:	movw	r1, #48580	; 0xbdc4
    e430:	movt	r1, #4
    e434:	bl	4a4a0 <_ZdlPv@@Base+0x1450>
    e438:	mov	r0, #8
    e43c:	bl	49000 <_Znwj@@Base>
    e440:	mov	r5, r0
    e444:	bl	b788 <fputs@plt+0x2088>
    e448:	add	r3, r6, #192	; 0xc0
    e44c:	str	r3, [r5]
    e450:	mov	r2, r5
    e454:	ldr	r1, [sp]
    e458:	movw	r0, #15304	; 0x3bc8
    e45c:	movt	r0, #7
    e460:	bl	b7f4 <fputs@plt+0x20f4>
    e464:	mov	r2, #0
    e468:	mov	r0, sp
    e46c:	movw	r1, #48584	; 0xbdc8
    e470:	movt	r1, #4
    e474:	bl	4a4a0 <_ZdlPv@@Base+0x1450>
    e478:	mov	r0, #12
    e47c:	bl	49000 <_Znwj@@Base>
    e480:	mov	r5, r0
    e484:	bl	b788 <fputs@plt+0x2088>
    e488:	ldr	r3, [pc, #528]	; e6a0 <fputs@plt+0x4fa0>
    e48c:	mov	r2, r5
    e490:	str	r6, [r5]
    e494:	movw	r0, #15304	; 0x3bc8
    e498:	movt	r0, #7
    e49c:	str	r3, [r5, #8]
    e4a0:	ldr	r1, [sp]
    e4a4:	bl	b7f4 <fputs@plt+0x20f4>
    e4a8:	mov	r2, #0
    e4ac:	mov	r0, sp
    e4b0:	movw	r1, #48592	; 0xbdd0
    e4b4:	movt	r1, #4
    e4b8:	bl	4a4a0 <_ZdlPv@@Base+0x1450>
    e4bc:	mov	r0, #12
    e4c0:	bl	49000 <_Znwj@@Base>
    e4c4:	movw	r1, #45396	; 0xb154
    e4c8:	movt	r1, #6
    e4cc:	mov	r5, r0
    e4d0:	bl	20a3c <fputs@plt+0x1733c>
    e4d4:	mov	r2, r5
    e4d8:	ldr	r1, [sp]
    e4dc:	movw	r0, #15304	; 0x3bc8
    e4e0:	movt	r0, #7
    e4e4:	bl	b7f4 <fputs@plt+0x20f4>
    e4e8:	mov	r2, #0
    e4ec:	mov	r0, sp
    e4f0:	movw	r1, #48600	; 0xbdd8
    e4f4:	movt	r1, #4
    e4f8:	bl	4a4a0 <_ZdlPv@@Base+0x1450>
    e4fc:	mov	r0, #8
    e500:	bl	49000 <_Znwj@@Base>
    e504:	mov	r5, r0
    e508:	bl	b788 <fputs@plt+0x2088>
    e50c:	add	r3, r6, #144	; 0x90
    e510:	str	r3, [r5]
    e514:	mov	r2, r5
    e518:	ldr	r1, [sp]
    e51c:	movw	r0, #15304	; 0x3bc8
    e520:	movt	r0, #7
    e524:	bl	b7f4 <fputs@plt+0x20f4>
    e528:	mov	r2, #0
    e52c:	mov	r0, sp
    e530:	movw	r1, #48604	; 0xbddc
    e534:	movt	r1, #4
    e538:	bl	4a4a0 <_ZdlPv@@Base+0x1450>
    e53c:	mov	r0, #24
    e540:	bl	49000 <_Znwj@@Base>
    e544:	ldr	r1, [pc, #344]	; e6a4 <fputs@plt+0x4fa4>
    e548:	mov	r5, r0
    e54c:	bl	42d9c <fputs@plt+0x3969c>
    e550:	mov	r2, r5
    e554:	ldr	r1, [sp]
    e558:	movw	r0, #15304	; 0x3bc8
    e55c:	movt	r0, #7
    e560:	bl	b7f4 <fputs@plt+0x20f4>
    e564:	mov	r2, #0
    e568:	mov	r0, sp
    e56c:	movw	r1, #48608	; 0xbde0
    e570:	movt	r1, #4
    e574:	bl	4a4a0 <_ZdlPv@@Base+0x1450>
    e578:	mov	r0, #24
    e57c:	bl	49000 <_Znwj@@Base>
    e580:	ldr	r1, [pc, #288]	; e6a8 <fputs@plt+0x4fa8>
    e584:	mov	r5, r0
    e588:	bl	42d9c <fputs@plt+0x3969c>
    e58c:	mov	r2, r5
    e590:	ldr	r1, [sp]
    e594:	movw	r0, #15304	; 0x3bc8
    e598:	movt	r0, #7
    e59c:	bl	b7f4 <fputs@plt+0x20f4>
    e5a0:	mov	r2, #0
    e5a4:	mov	r0, sp
    e5a8:	movw	r1, #48612	; 0xbde4
    e5ac:	movt	r1, #4
    e5b0:	bl	4a4a0 <_ZdlPv@@Base+0x1450>
    e5b4:	mov	r0, #24
    e5b8:	bl	49000 <_Znwj@@Base>
    e5bc:	ldr	r1, [pc, #232]	; e6ac <fputs@plt+0x4fac>
    e5c0:	mov	r5, r0
    e5c4:	bl	42d9c <fputs@plt+0x3969c>
    e5c8:	sub	r3, r6, #144	; 0x90
    e5cc:	str	r3, [r5]
    e5d0:	mov	r2, r5
    e5d4:	ldr	r1, [sp]
    e5d8:	movw	r0, #15304	; 0x3bc8
    e5dc:	movt	r0, #7
    e5e0:	bl	b7f4 <fputs@plt+0x20f4>
    e5e4:	mov	r2, #0
    e5e8:	mov	r0, sp
    e5ec:	movw	r1, #48616	; 0xbde8
    e5f0:	movt	r1, #4
    e5f4:	bl	4a4a0 <_ZdlPv@@Base+0x1450>
    e5f8:	mov	r0, #20
    e5fc:	bl	49000 <_Znwj@@Base>
    e600:	mov	r5, r0
    e604:	bl	42d30 <fputs@plt+0x39630>
    e608:	sub	r3, r6, #96	; 0x60
    e60c:	str	r3, [r5]
    e610:	mov	r2, r5
    e614:	movw	r0, #15304	; 0x3bc8
    e618:	ldr	r1, [sp]
    e61c:	movt	r0, #7
    e620:	bl	b7f4 <fputs@plt+0x20f4>
    e624:	ldr	r2, [sp, #4]
    e628:	ldr	r3, [r4]
    e62c:	cmp	r2, r3
    e630:	bne	e63c <fputs@plt+0x4f3c>
    e634:	add	sp, sp, #8
    e638:	pop	{r4, r5, r6, pc}
    e63c:	bl	95d4 <__stack_chk_fail@plt>
    e640:	mov	r0, r5
    e644:	bl	49050 <_ZdlPv@@Base>
    e648:	bl	9460 <__cxa_end_cleanup@plt>
    e64c:	b	e640 <fputs@plt+0x4f40>
    e650:	b	e640 <fputs@plt+0x4f40>
    e654:	b	e640 <fputs@plt+0x4f40>
    e658:	b	e640 <fputs@plt+0x4f40>
    e65c:	b	e640 <fputs@plt+0x4f40>
    e660:	b	e640 <fputs@plt+0x4f40>
    e664:	b	e640 <fputs@plt+0x4f40>
    e668:	b	e640 <fputs@plt+0x4f40>
    e66c:	b	e640 <fputs@plt+0x4f40>
    e670:	b	e640 <fputs@plt+0x4f40>
    e674:	b	e640 <fputs@plt+0x4f40>
    e678:	b	e640 <fputs@plt+0x4f40>
    e67c:	b	e640 <fputs@plt+0x4f40>
    e680:	b	e640 <fputs@plt+0x4f40>
    e684:	b	e640 <fputs@plt+0x4f40>
    e688:	b	e640 <fputs@plt+0x4f40>
    e68c:	andeq	r0, r7, r8, lsr #26
    e690:	andeq	fp, r4, r8, asr r7
    e694:	andeq	fp, r4, r8, lsr #14
    e698:	andeq	r0, r7, ip, lsr sp
    e69c:	andeq	fp, r4, r8, lsr r6
    e6a0:	andeq	r0, r7, ip, lsr #26
    e6a4:	andeq	r0, r7, r0, lsr sp
    e6a8:	andeq	r0, r7, r4, lsr sp
    e6ac:	andeq	fp, r6, r8, asr r1
    e6b0:	mov	r0, #1
    e6b4:	bx	lr
    e6b8:	mov	r0, #0
    e6bc:	bx	lr
    e6c0:	ldr	r2, [pc, #20]	; e6dc <fputs@plt+0x4fdc>
    e6c4:	push	{r4, lr}
    e6c8:	mov	r4, r0
    e6cc:	str	r2, [r0], #72	; 0x48
    e6d0:	bl	306d8 <fputs@plt+0x26fd8>
    e6d4:	mov	r0, r4
    e6d8:	pop	{r4, pc}
    e6dc:	andeq	fp, r4, r0, lsl #10
    e6e0:	ldr	r3, [pc, #28]	; e704 <fputs@plt+0x5004>
    e6e4:	push	{r4, lr}
    e6e8:	mov	r4, r0
    e6ec:	str	r3, [r0], #72	; 0x48
    e6f0:	bl	306d8 <fputs@plt+0x26fd8>
    e6f4:	mov	r0, r4
    e6f8:	bl	49050 <_ZdlPv@@Base>
    e6fc:	mov	r0, r4
    e700:	pop	{r4, pc}
    e704:	andeq	fp, r4, r0, lsl #10
    e708:	ldr	r3, [pc, #20]	; e724 <fputs@plt+0x5024>
    e70c:	push	{r4, lr}
    e710:	mov	r4, r0
    e714:	str	r3, [r0]
    e718:	bl	b2ec <fputs@plt+0x1bec>
    e71c:	mov	r0, r4
    e720:	pop	{r4, pc}
    e724:	andeq	r2, r5, r0, ror #3
    e728:	ldr	r3, [pc, #28]	; e74c <fputs@plt+0x504c>
    e72c:	push	{r4, lr}
    e730:	mov	r4, r0
    e734:	str	r3, [r0]
    e738:	bl	b2ec <fputs@plt+0x1bec>
    e73c:	mov	r0, r4
    e740:	bl	49050 <_ZdlPv@@Base>
    e744:	mov	r0, r4
    e748:	pop	{r4, pc}
    e74c:	andeq	r2, r5, r0, ror #3
    e750:	ldr	r3, [pc, #20]	; e76c <fputs@plt+0x506c>
    e754:	push	{r4, lr}
    e758:	mov	r4, r0
    e75c:	str	r3, [r0]
    e760:	bl	b2ec <fputs@plt+0x1bec>
    e764:	mov	r0, r4
    e768:	pop	{r4, pc}
    e76c:	andeq	r2, r5, r0, ror #3
    e770:	ldr	r3, [pc, #28]	; e794 <fputs@plt+0x5094>
    e774:	push	{r4, lr}
    e778:	mov	r4, r0
    e77c:	str	r3, [r0]
    e780:	bl	b2ec <fputs@plt+0x1bec>
    e784:	mov	r0, r4
    e788:	bl	49050 <_ZdlPv@@Base>
    e78c:	mov	r0, r4
    e790:	pop	{r4, pc}
    e794:	andeq	r2, r5, r0, ror #3
    e798:	ldr	r3, [pc, #20]	; e7b4 <fputs@plt+0x50b4>
    e79c:	push	{r4, lr}
    e7a0:	mov	r4, r0
    e7a4:	str	r3, [r0]
    e7a8:	bl	b2ec <fputs@plt+0x1bec>
    e7ac:	mov	r0, r4
    e7b0:	pop	{r4, pc}
    e7b4:	andeq	r2, r5, r0, ror #3
    e7b8:	ldr	r3, [pc, #28]	; e7dc <fputs@plt+0x50dc>
    e7bc:	push	{r4, lr}
    e7c0:	mov	r4, r0
    e7c4:	str	r3, [r0]
    e7c8:	bl	b2ec <fputs@plt+0x1bec>
    e7cc:	mov	r0, r4
    e7d0:	bl	49050 <_ZdlPv@@Base>
    e7d4:	mov	r0, r4
    e7d8:	pop	{r4, pc}
    e7dc:	andeq	r2, r5, r0, ror #3
    e7e0:	ldr	r3, [pc, #20]	; e7fc <fputs@plt+0x50fc>
    e7e4:	push	{r4, lr}
    e7e8:	mov	r4, r0
    e7ec:	str	r3, [r0]
    e7f0:	bl	b2ec <fputs@plt+0x1bec>
    e7f4:	mov	r0, r4
    e7f8:	pop	{r4, pc}
    e7fc:	andeq	r2, r5, r0, ror #3
    e800:	ldr	r3, [pc, #28]	; e824 <fputs@plt+0x5124>
    e804:	push	{r4, lr}
    e808:	mov	r4, r0
    e80c:	str	r3, [r0]
    e810:	bl	b2ec <fputs@plt+0x1bec>
    e814:	mov	r0, r4
    e818:	bl	49050 <_ZdlPv@@Base>
    e81c:	mov	r0, r4
    e820:	pop	{r4, pc}
    e824:	andeq	r2, r5, r0, ror #3
    e828:	ldr	r3, [pc, #20]	; e844 <fputs@plt+0x5144>
    e82c:	push	{r4, lr}
    e830:	mov	r4, r0
    e834:	str	r3, [r0]
    e838:	bl	b2ec <fputs@plt+0x1bec>
    e83c:	mov	r0, r4
    e840:	pop	{r4, pc}
    e844:	andeq	r2, r5, r0, ror #3
    e848:	ldr	r3, [pc, #28]	; e86c <fputs@plt+0x516c>
    e84c:	push	{r4, lr}
    e850:	mov	r4, r0
    e854:	str	r3, [r0]
    e858:	bl	b2ec <fputs@plt+0x1bec>
    e85c:	mov	r0, r4
    e860:	bl	49050 <_ZdlPv@@Base>
    e864:	mov	r0, r4
    e868:	pop	{r4, pc}
    e86c:	andeq	r2, r5, r0, ror #3
    e870:	ldr	r3, [pc, #20]	; e88c <fputs@plt+0x518c>
    e874:	push	{r4, lr}
    e878:	mov	r4, r0
    e87c:	str	r3, [r0]
    e880:	bl	b2ec <fputs@plt+0x1bec>
    e884:	mov	r0, r4
    e888:	pop	{r4, pc}
    e88c:	andeq	r2, r5, r0, ror #3
    e890:	ldr	r3, [pc, #28]	; e8b4 <fputs@plt+0x51b4>
    e894:	push	{r4, lr}
    e898:	mov	r4, r0
    e89c:	str	r3, [r0]
    e8a0:	bl	b2ec <fputs@plt+0x1bec>
    e8a4:	mov	r0, r4
    e8a8:	bl	49050 <_ZdlPv@@Base>
    e8ac:	mov	r0, r4
    e8b0:	pop	{r4, pc}
    e8b4:	andeq	r2, r5, r0, ror #3
    e8b8:	ldr	r3, [pc, #20]	; e8d4 <fputs@plt+0x51d4>
    e8bc:	push	{r4, lr}
    e8c0:	mov	r4, r0
    e8c4:	str	r3, [r0]
    e8c8:	bl	b2ec <fputs@plt+0x1bec>
    e8cc:	mov	r0, r4
    e8d0:	pop	{r4, pc}
    e8d4:	andeq	r2, r5, r0, ror #3
    e8d8:	ldr	r3, [pc, #28]	; e8fc <fputs@plt+0x51fc>
    e8dc:	push	{r4, lr}
    e8e0:	mov	r4, r0
    e8e4:	str	r3, [r0]
    e8e8:	bl	b2ec <fputs@plt+0x1bec>
    e8ec:	mov	r0, r4
    e8f0:	bl	49050 <_ZdlPv@@Base>
    e8f4:	mov	r0, r4
    e8f8:	pop	{r4, pc}
    e8fc:	andeq	r2, r5, r0, ror #3
    e900:	ldr	r3, [pc, #20]	; e91c <fputs@plt+0x521c>
    e904:	push	{r4, lr}
    e908:	mov	r4, r0
    e90c:	str	r3, [r0]
    e910:	bl	b2ec <fputs@plt+0x1bec>
    e914:	mov	r0, r4
    e918:	pop	{r4, pc}
    e91c:	andeq	r2, r5, r0, ror #3
    e920:	ldr	r3, [pc, #28]	; e944 <fputs@plt+0x5244>
    e924:	push	{r4, lr}
    e928:	mov	r4, r0
    e92c:	str	r3, [r0]
    e930:	bl	b2ec <fputs@plt+0x1bec>
    e934:	mov	r0, r4
    e938:	bl	49050 <_ZdlPv@@Base>
    e93c:	mov	r0, r4
    e940:	pop	{r4, pc}
    e944:	andeq	r2, r5, r0, ror #3
    e948:	ldr	r3, [pc, #20]	; e964 <fputs@plt+0x5264>
    e94c:	push	{r4, lr}
    e950:	mov	r4, r0
    e954:	str	r3, [r0]
    e958:	bl	b2ec <fputs@plt+0x1bec>
    e95c:	mov	r0, r4
    e960:	pop	{r4, pc}
    e964:	andeq	r2, r5, r0, ror #3
    e968:	ldr	r3, [pc, #28]	; e98c <fputs@plt+0x528c>
    e96c:	push	{r4, lr}
    e970:	mov	r4, r0
    e974:	str	r3, [r0]
    e978:	bl	b2ec <fputs@plt+0x1bec>
    e97c:	mov	r0, r4
    e980:	bl	49050 <_ZdlPv@@Base>
    e984:	mov	r0, r4
    e988:	pop	{r4, pc}
    e98c:	andeq	r2, r5, r0, ror #3
    e990:	ldr	r3, [pc, #20]	; e9ac <fputs@plt+0x52ac>
    e994:	push	{r4, lr}
    e998:	mov	r4, r0
    e99c:	str	r3, [r0]
    e9a0:	bl	b2ec <fputs@plt+0x1bec>
    e9a4:	mov	r0, r4
    e9a8:	pop	{r4, pc}
    e9ac:	andeq	r2, r5, r0, ror #3
    e9b0:	ldr	r3, [pc, #28]	; e9d4 <fputs@plt+0x52d4>
    e9b4:	push	{r4, lr}
    e9b8:	mov	r4, r0
    e9bc:	str	r3, [r0]
    e9c0:	bl	b2ec <fputs@plt+0x1bec>
    e9c4:	mov	r0, r4
    e9c8:	bl	49050 <_ZdlPv@@Base>
    e9cc:	mov	r0, r4
    e9d0:	pop	{r4, pc}
    e9d4:	andeq	r2, r5, r0, ror #3
    e9d8:	ldr	r3, [pc, #20]	; e9f4 <fputs@plt+0x52f4>
    e9dc:	push	{r4, lr}
    e9e0:	mov	r4, r0
    e9e4:	str	r3, [r0]
    e9e8:	bl	b2ec <fputs@plt+0x1bec>
    e9ec:	mov	r0, r4
    e9f0:	pop	{r4, pc}
    e9f4:	andeq	r2, r5, r0, ror #3
    e9f8:	ldr	r3, [pc, #28]	; ea1c <fputs@plt+0x531c>
    e9fc:	push	{r4, lr}
    ea00:	mov	r4, r0
    ea04:	str	r3, [r0]
    ea08:	bl	b2ec <fputs@plt+0x1bec>
    ea0c:	mov	r0, r4
    ea10:	bl	49050 <_ZdlPv@@Base>
    ea14:	mov	r0, r4
    ea18:	pop	{r4, pc}
    ea1c:	andeq	r2, r5, r0, ror #3
    ea20:	ldr	r3, [pc, #20]	; ea3c <fputs@plt+0x533c>
    ea24:	push	{r4, lr}
    ea28:	mov	r4, r0
    ea2c:	str	r3, [r0]
    ea30:	bl	b2ec <fputs@plt+0x1bec>
    ea34:	mov	r0, r4
    ea38:	pop	{r4, pc}
    ea3c:	andeq	r2, r5, r0, ror #3
    ea40:	ldr	r3, [pc, #28]	; ea64 <fputs@plt+0x5364>
    ea44:	push	{r4, lr}
    ea48:	mov	r4, r0
    ea4c:	str	r3, [r0]
    ea50:	bl	b2ec <fputs@plt+0x1bec>
    ea54:	mov	r0, r4
    ea58:	bl	49050 <_ZdlPv@@Base>
    ea5c:	mov	r0, r4
    ea60:	pop	{r4, pc}
    ea64:	andeq	r2, r5, r0, ror #3
    ea68:	push	{r3, r4, r5, lr}
    ea6c:	mov	r4, r0
    ea70:	ldr	r5, [r0, #12]
    ea74:	ldr	r3, [pc, #60]	; eab8 <fputs@plt+0x53b8>
    ea78:	cmp	r5, #0
    ea7c:	str	r3, [r0]
    ea80:	beq	ea94 <fputs@plt+0x5394>
    ea84:	mov	r0, r5
    ea88:	bl	2f394 <fputs@plt+0x25c94>
    ea8c:	mov	r0, r5
    ea90:	bl	49050 <_ZdlPv@@Base>
    ea94:	ldr	r5, [r4, #16]
    ea98:	cmp	r5, #0
    ea9c:	beq	eab0 <fputs@plt+0x53b0>
    eaa0:	mov	r0, r5
    eaa4:	bl	2f394 <fputs@plt+0x25c94>
    eaa8:	mov	r0, r5
    eaac:	bl	49050 <_ZdlPv@@Base>
    eab0:	mov	r0, r4
    eab4:	pop	{r3, r4, r5, pc}
    eab8:	andeq	pc, r4, r0, asr r9	; <UNPREDICTABLE>
    eabc:	push	{r3, r4, r5, lr}
    eac0:	mov	r4, r0
    eac4:	ldr	r5, [r0, #12]
    eac8:	ldr	r3, [pc, #60]	; eb0c <fputs@plt+0x540c>
    eacc:	cmp	r5, #0
    ead0:	str	r3, [r0]
    ead4:	beq	eae8 <fputs@plt+0x53e8>
    ead8:	mov	r0, r5
    eadc:	bl	2f394 <fputs@plt+0x25c94>
    eae0:	mov	r0, r5
    eae4:	bl	49050 <_ZdlPv@@Base>
    eae8:	ldr	r5, [r4, #16]
    eaec:	cmp	r5, #0
    eaf0:	beq	eb04 <fputs@plt+0x5404>
    eaf4:	mov	r0, r5
    eaf8:	bl	2f394 <fputs@plt+0x25c94>
    eafc:	mov	r0, r5
    eb00:	bl	49050 <_ZdlPv@@Base>
    eb04:	mov	r0, r4
    eb08:	pop	{r3, r4, r5, pc}
    eb0c:	andeq	pc, r4, r0, asr r9	; <UNPREDICTABLE>
    eb10:	push	{r3, r4, r5, lr}
    eb14:	mov	r4, r0
    eb18:	ldr	r5, [r0, #12]
    eb1c:	ldr	r3, [pc, #68]	; eb68 <fputs@plt+0x5468>
    eb20:	cmp	r5, #0
    eb24:	str	r3, [r0]
    eb28:	beq	eb3c <fputs@plt+0x543c>
    eb2c:	mov	r0, r5
    eb30:	bl	2f394 <fputs@plt+0x25c94>
    eb34:	mov	r0, r5
    eb38:	bl	49050 <_ZdlPv@@Base>
    eb3c:	ldr	r5, [r4, #16]
    eb40:	cmp	r5, #0
    eb44:	beq	eb58 <fputs@plt+0x5458>
    eb48:	mov	r0, r5
    eb4c:	bl	2f394 <fputs@plt+0x25c94>
    eb50:	mov	r0, r5
    eb54:	bl	49050 <_ZdlPv@@Base>
    eb58:	mov	r0, r4
    eb5c:	bl	49050 <_ZdlPv@@Base>
    eb60:	mov	r0, r4
    eb64:	pop	{r3, r4, r5, pc}
    eb68:	andeq	pc, r4, r0, asr r9	; <UNPREDICTABLE>
    eb6c:	push	{r3, r4, r5, lr}
    eb70:	mov	r4, r0
    eb74:	ldr	r5, [r0, #12]
    eb78:	ldr	r3, [pc, #68]	; ebc4 <fputs@plt+0x54c4>
    eb7c:	cmp	r5, #0
    eb80:	str	r3, [r0]
    eb84:	beq	eb98 <fputs@plt+0x5498>
    eb88:	mov	r0, r5
    eb8c:	bl	2f394 <fputs@plt+0x25c94>
    eb90:	mov	r0, r5
    eb94:	bl	49050 <_ZdlPv@@Base>
    eb98:	ldr	r5, [r4, #16]
    eb9c:	cmp	r5, #0
    eba0:	beq	ebb4 <fputs@plt+0x54b4>
    eba4:	mov	r0, r5
    eba8:	bl	2f394 <fputs@plt+0x25c94>
    ebac:	mov	r0, r5
    ebb0:	bl	49050 <_ZdlPv@@Base>
    ebb4:	mov	r0, r4
    ebb8:	bl	49050 <_ZdlPv@@Base>
    ebbc:	mov	r0, r4
    ebc0:	pop	{r3, r4, r5, pc}
    ebc4:	andeq	pc, r4, r0, asr r9	; <UNPREDICTABLE>
    ebc8:	ldr	r3, [r0]
    ebcc:	ldr	r0, [r1]
    ebd0:	rsb	r0, r0, r3
    ebd4:	bx	lr
    ebd8:	ldr	r0, [r0, #284]	; 0x11c
    ebdc:	bx	lr
    ebe0:	ldr	r0, [r0, #292]	; 0x124
    ebe4:	bx	lr
    ebe8:	ldr	r0, [r0, #288]	; 0x120
    ebec:	bx	lr
    ebf0:	ldr	r0, [r0, #84]	; 0x54
    ebf4:	bx	lr
    ebf8:	ldr	r0, [r0, #88]	; 0x58
    ebfc:	bx	lr
    ec00:	ldr	r0, [r0, #8]
    ec04:	bx	lr
    ec08:	ldr	r3, [r0, #164]	; 0xa4
    ec0c:	cmp	r3, #0
    ec10:	ldrne	r2, [r0, #136]	; 0x88
    ec14:	ldrne	r3, [r0, #132]	; 0x84
    ec18:	addne	r0, r2, r3
    ec1c:	ldreq	r0, [r0, #8]
    ec20:	bx	lr
    ec24:	ldr	r0, [r0, #96]	; 0x60
    ec28:	bx	lr
    ec2c:	ldr	r0, [r0, #104]	; 0x68
    ec30:	bx	lr
    ec34:	ldr	r0, [r0, #112]	; 0x70
    ec38:	bx	lr
    ec3c:	ldr	r0, [r0, #68]	; 0x44
    ec40:	bx	lr
    ec44:	ldr	r0, [r0, #72]	; 0x48
    ec48:	bx	lr
    ec4c:	ldr	r0, [r0, #120]	; 0x78
    ec50:	bx	lr
    ec54:	ldr	r0, [r0, #16]
    ec58:	bx	lr
    ec5c:	ldr	r2, [r0, #164]	; 0xa4
    ec60:	mov	r3, r0
    ec64:	ldr	r1, [r0, #200]	; 0xc8
    ec68:	cmp	r2, #0
    ec6c:	addne	r2, r0, #172	; 0xac
    ec70:	movweq	r2, #15148	; 0x3b2c
    ec74:	movteq	r2, #7
    ec78:	cmp	r1, #0
    ec7c:	ldr	r0, [r2]
    ec80:	ldrne	r3, [r3, #188]	; 0xbc
    ec84:	addne	r0, r0, r3
    ec88:	bx	lr
    ec8c:	ldr	r0, [r0, #168]	; 0xa8
    ec90:	bx	lr
    ec94:	ldr	r0, [r0, #296]	; 0x128
    ec98:	bx	lr
    ec9c:	ldr	r0, [r0, #300]	; 0x12c
    eca0:	bx	lr
    eca4:	ldr	r0, [r0, #196]	; 0xc4
    eca8:	bx	lr
    ecac:	push	{r4, lr}
    ecb0:	mov	r4, r1
    ecb4:	ldr	r3, [r0, #12]
    ecb8:	tst	r3, #1
    ecbc:	beq	ecec <fputs@plt+0x55ec>
    ecc0:	movw	r2, #3424	; 0xd60
    ecc4:	movt	r2, #7
    ecc8:	ldr	r1, [r0, #8]
    eccc:	ldr	r2, [r2]
    ecd0:	add	r0, r2, r3, asr #1
    ecd4:	ldr	r3, [r2, r3, asr #1]
    ecd8:	ldr	r2, [r3, r1]
    ecdc:	blx	r2
    ece0:	str	r0, [r4]
    ece4:	mov	r0, #1
    ece8:	pop	{r4, pc}
    ecec:	movw	r1, #3424	; 0xd60
    ecf0:	movt	r1, #7
    ecf4:	ldr	r2, [r0, #8]
    ecf8:	ldr	r0, [r1]
    ecfc:	add	r0, r0, r3, asr #1
    ed00:	b	ecdc <fputs@plt+0x55dc>
    ed04:	push	{r4, lr}
    ed08:	mov	r4, r1
    ed0c:	ldr	r3, [r0, #12]
    ed10:	tst	r3, #1
    ed14:	beq	ed54 <fputs@plt+0x5654>
    ed18:	movw	r2, #3424	; 0xd60
    ed1c:	movt	r2, #7
    ed20:	ldr	r1, [r0, #8]
    ed24:	ldr	r2, [r2]
    ed28:	add	r0, r2, r3, asr #1
    ed2c:	ldr	r3, [r2, r3, asr #1]
    ed30:	ldr	r2, [r3, r1]
    ed34:	blx	r2
    ed38:	movw	r3, #45504	; 0xb1c0
    ed3c:	movt	r3, #6
    ed40:	ldr	r3, [r3]
    ed44:	mul	r3, r3, r0
    ed48:	mov	r0, #1
    ed4c:	str	r3, [r4]
    ed50:	pop	{r4, pc}
    ed54:	movw	r1, #3424	; 0xd60
    ed58:	movt	r1, #7
    ed5c:	ldr	r2, [r0, #8]
    ed60:	ldr	r0, [r1]
    ed64:	add	r0, r0, r3, asr #1
    ed68:	b	ed34 <fputs@plt+0x5634>
    ed6c:	push	{r4, lr}
    ed70:	mov	r4, r1
    ed74:	ldr	r3, [r0, #12]
    ed78:	tst	r3, #1
    ed7c:	beq	edbc <fputs@plt+0x56bc>
    ed80:	movw	r2, #3424	; 0xd60
    ed84:	movt	r2, #7
    ed88:	ldr	r1, [r0, #8]
    ed8c:	ldr	r2, [r2]
    ed90:	add	r0, r2, r3, asr #1
    ed94:	ldr	r3, [r2, r3, asr #1]
    ed98:	ldr	r2, [r3, r1]
    ed9c:	blx	r2
    eda0:	movw	r3, #45508	; 0xb1c4
    eda4:	movt	r3, #6
    eda8:	ldr	r3, [r3]
    edac:	mul	r3, r3, r0
    edb0:	mov	r0, #1
    edb4:	str	r3, [r4]
    edb8:	pop	{r4, pc}
    edbc:	movw	r1, #3424	; 0xd60
    edc0:	movt	r1, #7
    edc4:	ldr	r2, [r0, #8]
    edc8:	ldr	r0, [r1]
    edcc:	add	r0, r0, r3, asr #1
    edd0:	b	ed9c <fputs@plt+0x569c>
    edd4:	push	{r3, lr}
    edd8:	ldr	r3, [r0, #12]
    eddc:	tst	r3, #1
    ede0:	beq	ee08 <fputs@plt+0x5708>
    ede4:	movw	r2, #3424	; 0xd60
    ede8:	movt	r2, #7
    edec:	ldr	r1, [r0, #8]
    edf0:	ldr	r2, [r2]
    edf4:	add	r0, r2, r3, asr #1
    edf8:	ldr	r3, [r2, r3, asr #1]
    edfc:	ldr	r2, [r3, r1]
    ee00:	blx	r2
    ee04:	pop	{r3, pc}
    ee08:	movw	r1, #3424	; 0xd60
    ee0c:	movt	r1, #7
    ee10:	ldr	r2, [r0, #8]
    ee14:	ldr	r0, [r1]
    ee18:	add	r0, r0, r3, asr #1
    ee1c:	blx	r2
    ee20:	pop	{r3, pc}
    ee24:	movw	r3, #3424	; 0xd60
    ee28:	movt	r3, #7
    ee2c:	ldr	r3, [r3]
    ee30:	ldr	r2, [r3, #164]	; 0xa4
    ee34:	cmp	r2, #0
    ee38:	ldrne	r2, [r3, #180]	; 0xb4
    ee3c:	ldrne	r0, [r3, #172]	; 0xac
    ee40:	ldreq	r2, [r3, #180]	; 0xb4
    ee44:	rsbne	r2, r2, r0
    ee48:	ldr	r0, [r3, #200]	; 0xc8
    ee4c:	rsbeq	r2, r2, #0
    ee50:	cmp	r0, #0
    ee54:	mov	r0, #1
    ee58:	ldrne	r3, [r3, #188]	; 0xbc
    ee5c:	addne	r2, r2, r3
    ee60:	movw	r3, #45508	; 0xb1c4
    ee64:	movt	r3, #6
    ee68:	ldr	r3, [r3]
    ee6c:	mul	r2, r3, r2
    ee70:	str	r2, [r1]
    ee74:	bx	lr
    ee78:	ldr	r3, [r0, #56]	; 0x38
    ee7c:	ldr	r0, [r3, #8]
    ee80:	bx	lr
    ee84:	ldr	r3, [r0, #312]	; 0x138
    ee88:	ldr	r0, [r3, #24]
    ee8c:	bx	lr
    ee90:	ldr	r3, [r0, #320]	; 0x140
    ee94:	ldr	r0, [r3, #24]
    ee98:	bx	lr
    ee9c:	ldr	r0, [r0, #352]	; 0x160
    eea0:	bx	lr
    eea4:	cmp	r2, #0
    eea8:	push	{r4}		; (str r4, [sp, #-4]!)
    eeac:	beq	eedc <fputs@plt+0x57dc>
    eeb0:	ldr	r0, [r0, #8]
    eeb4:	ldrsh	r3, [r2, #4]
    eeb8:	ldrsh	ip, [r2, #6]
    eebc:	rsb	r3, r3, r1
    eec0:	ldr	r2, [r2]
    eec4:	ldr	r4, [r0, r3, lsl #2]
    eec8:	cmp	r4, ip
    eecc:	strge	r4, [r0, r3, lsl #2]
    eed0:	strlt	ip, [r0, r3, lsl #2]
    eed4:	cmp	r2, #0
    eed8:	bne	eeb4 <fputs@plt+0x57b4>
    eedc:	pop	{r4}		; (ldr r4, [sp], #4)
    eee0:	bx	lr
    eee4:	movw	r3, #3424	; 0xd60
    eee8:	movt	r3, #7
    eeec:	ldr	r3, [r3, #4]
    eef0:	cmp	r3, #0
    eef4:	ldrne	r0, [r3]
    eef8:	movweq	r0, #63372	; 0xf78c
    eefc:	movteq	r0, #4
    ef00:	bx	lr
    ef04:	subs	r0, r1, #0
    ef08:	push	{r4, lr}
    ef0c:	popeq	{r4, pc}
    ef10:	ldr	r4, [r0]
    ef14:	bl	49050 <_ZdlPv@@Base>
    ef18:	cmp	r4, #0
    ef1c:	mov	r0, r4
    ef20:	bne	ef10 <fputs@plt+0x5810>
    ef24:	pop	{r4, pc}
    ef28:	movw	r3, #3424	; 0xd60
    ef2c:	movt	r3, #7
    ef30:	push	{r4, lr}
    ef34:	ldr	r4, [r3]
    ef38:	bl	2b98c <fputs@plt+0x2228c>
    ef3c:	str	r0, [r4, #208]	; 0xd0
    ef40:	pop	{r4, lr}
    ef44:	b	27424 <fputs@plt+0x1dd24>
    ef48:	movw	r3, #3424	; 0xd60
    ef4c:	movt	r3, #7
    ef50:	push	{r4, lr}
    ef54:	ldr	r4, [r3]
    ef58:	bl	2b98c <fputs@plt+0x2228c>
    ef5c:	str	r0, [r4, #212]	; 0xd4
    ef60:	pop	{r4, lr}
    ef64:	b	27424 <fputs@plt+0x1dd24>
    ef68:	movw	r3, #3424	; 0xd60
    ef6c:	movt	r3, #7
    ef70:	mov	r2, #0
    ef74:	ldr	r3, [r3]
    ef78:	str	r2, [r3, #284]	; 0x11c
    ef7c:	b	27424 <fputs@plt+0x1dd24>
    ef80:	movw	r3, #3424	; 0xd60
    ef84:	movt	r3, #7
    ef88:	push	{r4, lr}
    ef8c:	ldr	r4, [r3]
    ef90:	bl	2b98c <fputs@plt+0x2228c>
    ef94:	str	r0, [r4, #360]	; 0x168
    ef98:	pop	{r4, lr}
    ef9c:	b	27424 <fputs@plt+0x1dd24>
    efa0:	movw	r3, #3424	; 0xd60
    efa4:	movt	r3, #7
    efa8:	ldr	r3, [r3]
    efac:	ldr	r2, [r3, #68]	; 0x44
    efb0:	bic	r2, r2, #1
    efb4:	str	r2, [r3, #68]	; 0x44
    efb8:	b	27424 <fputs@plt+0x1dd24>
    efbc:	push	{r4, lr}
    efc0:	bl	2b98c <fputs@plt+0x2228c>
    efc4:	movw	r4, #3424	; 0xd60
    efc8:	movt	r4, #7
    efcc:	cmp	r0, #0
    efd0:	str	r0, [r4, #8]
    efd4:	streq	r0, [r4, #12]
    efd8:	beq	efe4 <fputs@plt+0x58e4>
    efdc:	bl	2b98c <fputs@plt+0x2228c>
    efe0:	str	r0, [r4, #12]
    efe4:	pop	{r4, lr}
    efe8:	b	27424 <fputs@plt+0x1dd24>
    efec:	push	{r4, r5, lr}
    eff0:	movw	r3, #3424	; 0xd60
    eff4:	movw	r5, #3232	; 0xca0
    eff8:	movt	r3, #7
    effc:	movt	r5, #7
    f000:	sub	sp, sp, #12
    f004:	ldr	r4, [r3]
    f008:	ldr	r2, [r5]
    f00c:	mov	r0, sp
    f010:	str	r2, [sp, #4]
    f014:	bl	408ac <fputs@plt+0x371ac>
    f018:	ldr	r2, [r4, #164]	; 0xa4
    f01c:	ldr	r3, [sp]
    f020:	cmp	r2, #0
    f024:	rsbeq	r3, r3, #0
    f028:	ldrne	r2, [r4, #172]	; 0xac
    f02c:	rsbne	r3, r3, r2
    f030:	str	r3, [r4, #180]	; 0xb4
    f034:	ldr	r3, [r4, #200]	; 0xc8
    f038:	cmp	r3, #0
    f03c:	ldrne	r3, [r4, #188]	; 0xbc
    f040:	ldrne	r2, [r4, #180]	; 0xb4
    f044:	addne	r3, r2, r3
    f048:	ldr	r2, [sp, #4]
    f04c:	strne	r3, [r4, #180]	; 0xb4
    f050:	ldr	r3, [r5]
    f054:	cmp	r2, r3
    f058:	bne	f064 <fputs@plt+0x5964>
    f05c:	add	sp, sp, #12
    f060:	pop	{r4, r5, pc}
    f064:	bl	95d4 <__stack_chk_fail@plt>
    f068:	ldr	r0, [r0, #48]	; 0x30
    f06c:	b	3e0a0 <fputs@plt+0x349a0>
    f070:	push	{r4, lr}
    f074:	movw	r4, #3424	; 0xd60
    f078:	movt	r4, #7
    f07c:	mov	r2, #46	; 0x2e
    f080:	ldr	r3, [r4]
    f084:	strb	r2, [r3, #356]	; 0x164
    f088:	bl	25d70 <fputs@plt+0x1c670>
    f08c:	cmp	r0, #0
    f090:	beq	f0c8 <fputs@plt+0x59c8>
    f094:	movw	r3, #3776	; 0xec0
    f098:	movt	r3, #7
    f09c:	ldr	r2, [r3, #20]
    f0a0:	ldrb	r3, [r3, #8]
    f0a4:	cmp	r2, #2
    f0a8:	beq	f0d0 <fputs@plt+0x59d0>
    f0ac:	movw	r1, #18728	; 0x4928
    f0b0:	movt	r1, #7
    f0b4:	movw	r0, #49216	; 0xc040
    f0b8:	movt	r0, #4
    f0bc:	mov	r2, r1
    f0c0:	mov	r3, r1
    f0c4:	bl	21c14 <fputs@plt+0x18514>
    f0c8:	pop	{r4, lr}
    f0cc:	b	27424 <fputs@plt+0x1dd24>
    f0d0:	cmp	r3, #0
    f0d4:	ldrne	r2, [r4]
    f0d8:	strbne	r3, [r2, #356]	; 0x164
    f0dc:	beq	f0ac <fputs@plt+0x59ac>
    f0e0:	pop	{r4, lr}
    f0e4:	b	27424 <fputs@plt+0x1dd24>
    f0e8:	push	{r4, lr}
    f0ec:	movw	r4, #3424	; 0xd60
    f0f0:	movt	r4, #7
    f0f4:	mov	r2, #39	; 0x27
    f0f8:	ldr	r3, [r4]
    f0fc:	strb	r2, [r3, #357]	; 0x165
    f100:	bl	25d70 <fputs@plt+0x1c670>
    f104:	cmp	r0, #0
    f108:	beq	f140 <fputs@plt+0x5a40>
    f10c:	movw	r3, #3776	; 0xec0
    f110:	movt	r3, #7
    f114:	ldr	r2, [r3, #20]
    f118:	ldrb	r3, [r3, #8]
    f11c:	cmp	r2, #2
    f120:	beq	f148 <fputs@plt+0x5a48>
    f124:	movw	r1, #18728	; 0x4928
    f128:	movt	r1, #7
    f12c:	movw	r0, #49216	; 0xc040
    f130:	movt	r0, #4
    f134:	mov	r2, r1
    f138:	mov	r3, r1
    f13c:	bl	21c14 <fputs@plt+0x18514>
    f140:	pop	{r4, lr}
    f144:	b	27424 <fputs@plt+0x1dd24>
    f148:	cmp	r3, #0
    f14c:	ldrne	r2, [r4]
    f150:	strbne	r3, [r2, #357]	; 0x165
    f154:	beq	f124 <fputs@plt+0x5a24>
    f158:	pop	{r4, lr}
    f15c:	b	27424 <fputs@plt+0x1dd24>
    f160:	push	{r4, r5, lr}
    f164:	movw	r4, #3232	; 0xca0
    f168:	movt	r4, #7
    f16c:	sub	sp, sp, #12
    f170:	ldr	r3, [r4]
    f174:	mov	r0, sp
    f178:	str	r3, [sp, #4]
    f17c:	bl	41cf8 <fputs@plt+0x385f8>
    f180:	cmp	r0, #0
    f184:	bne	f1a4 <fputs@plt+0x5aa4>
    f188:	bl	27424 <fputs@plt+0x1dd24>
    f18c:	ldr	r2, [sp, #4]
    f190:	ldr	r3, [r4]
    f194:	cmp	r2, r3
    f198:	bne	f1f4 <fputs@plt+0x5af4>
    f19c:	add	sp, sp, #12
    f1a0:	pop	{r4, r5, pc}
    f1a4:	movw	r5, #3424	; 0xd60
    f1a8:	movt	r5, #7
    f1ac:	ldr	r2, [sp]
    f1b0:	ldr	r3, [r5]
    f1b4:	str	r2, [r3, #60]	; 0x3c
    f1b8:	bl	25d70 <fputs@plt+0x1c670>
    f1bc:	cmp	r0, #0
    f1c0:	bne	f1d4 <fputs@plt+0x5ad4>
    f1c4:	ldr	r3, [r5]
    f1c8:	ldr	r2, [r3, #60]	; 0x3c
    f1cc:	str	r2, [r3, #64]	; 0x40
    f1d0:	b	f188 <fputs@plt+0x5a88>
    f1d4:	mov	r0, sp
    f1d8:	bl	41cf8 <fputs@plt+0x385f8>
    f1dc:	cmp	r0, #0
    f1e0:	beq	f1c4 <fputs@plt+0x5ac4>
    f1e4:	ldr	r3, [r5]
    f1e8:	ldr	r2, [sp]
    f1ec:	str	r2, [r3, #64]	; 0x40
    f1f0:	b	f188 <fputs@plt+0x5a88>
    f1f4:	bl	95d4 <__stack_chk_fail@plt>
    f1f8:	push	{r4, lr}
    f1fc:	movw	r4, #3232	; 0xca0
    f200:	movt	r4, #7
    f204:	sub	sp, sp, #8
    f208:	ldr	r3, [r4]
    f20c:	str	r3, [sp, #4]
    f210:	bl	25d70 <fputs@plt+0x1c670>
    f214:	cmp	r0, #0
    f218:	bne	f24c <fputs@plt+0x5b4c>
    f21c:	movw	r3, #3424	; 0xd60
    f220:	movt	r3, #7
    f224:	mov	r2, #1
    f228:	ldr	r3, [r3]
    f22c:	str	r2, [r3, #280]	; 0x118
    f230:	bl	27424 <fputs@plt+0x1dd24>
    f234:	ldr	r2, [sp, #4]
    f238:	ldr	r3, [r4]
    f23c:	cmp	r2, r3
    f240:	bne	f278 <fputs@plt+0x5b78>
    f244:	add	sp, sp, #8
    f248:	pop	{r4, pc}
    f24c:	mov	r0, sp
    f250:	bl	41cf8 <fputs@plt+0x385f8>
    f254:	cmp	r0, #0
    f258:	beq	f21c <fputs@plt+0x5b1c>
    f25c:	movw	r3, #3424	; 0xd60
    f260:	movt	r3, #7
    f264:	ldr	r2, [sp]
    f268:	ldr	r3, [r3]
    f26c:	bic	r2, r2, r2, asr #31
    f270:	str	r2, [r3, #280]	; 0x118
    f274:	b	f230 <fputs@plt+0x5b30>
    f278:	bl	95d4 <__stack_chk_fail@plt>
    f27c:	push	{r4, lr}
    f280:	movw	r4, #3232	; 0xca0
    f284:	movt	r4, #7
    f288:	sub	sp, sp, #8
    f28c:	ldr	r3, [r4]
    f290:	str	r3, [sp, #4]
    f294:	bl	25d70 <fputs@plt+0x1c670>
    f298:	cmp	r0, #0
    f29c:	bne	f2d0 <fputs@plt+0x5bd0>
    f2a0:	movw	r3, #3424	; 0xd60
    f2a4:	movt	r3, #7
    f2a8:	mov	r2, #1
    f2ac:	ldr	r3, [r3]
    f2b0:	str	r2, [r3, #284]	; 0x11c
    f2b4:	bl	27424 <fputs@plt+0x1dd24>
    f2b8:	ldr	r2, [sp, #4]
    f2bc:	ldr	r3, [r4]
    f2c0:	cmp	r2, r3
    f2c4:	bne	f2f8 <fputs@plt+0x5bf8>
    f2c8:	add	sp, sp, #8
    f2cc:	pop	{r4, pc}
    f2d0:	mov	r0, sp
    f2d4:	bl	41cf8 <fputs@plt+0x385f8>
    f2d8:	cmp	r0, #0
    f2dc:	beq	f2a0 <fputs@plt+0x5ba0>
    f2e0:	movw	r3, #3424	; 0xd60
    f2e4:	movt	r3, #7
    f2e8:	ldr	r2, [sp]
    f2ec:	ldr	r3, [r3]
    f2f0:	str	r2, [r3, #284]	; 0x11c
    f2f4:	b	f2b4 <fputs@plt+0x5bb4>
    f2f8:	bl	95d4 <__stack_chk_fail@plt>
    f2fc:	push	{r4, lr}
    f300:	movw	r4, #3232	; 0xca0
    f304:	movt	r4, #7
    f308:	sub	sp, sp, #8
    f30c:	ldr	r3, [r4]
    f310:	str	r3, [sp, #4]
    f314:	bl	25d70 <fputs@plt+0x1c670>
    f318:	cmp	r0, #0
    f31c:	bne	f350 <fputs@plt+0x5c50>
    f320:	movw	r3, #3424	; 0xd60
    f324:	movt	r3, #7
    f328:	mvn	r2, #0
    f32c:	ldr	r3, [r3]
    f330:	str	r2, [r3, #292]	; 0x124
    f334:	bl	27424 <fputs@plt+0x1dd24>
    f338:	ldr	r2, [sp, #4]
    f33c:	ldr	r3, [r4]
    f340:	cmp	r2, r3
    f344:	bne	f378 <fputs@plt+0x5c78>
    f348:	add	sp, sp, #8
    f34c:	pop	{r4, pc}
    f350:	mov	r0, sp
    f354:	bl	41cf8 <fputs@plt+0x385f8>
    f358:	cmp	r0, #0
    f35c:	beq	f320 <fputs@plt+0x5c20>
    f360:	movw	r3, #3424	; 0xd60
    f364:	movt	r3, #7
    f368:	ldr	r2, [sp]
    f36c:	ldr	r3, [r3]
    f370:	str	r2, [r3, #292]	; 0x124
    f374:	b	f334 <fputs@plt+0x5c34>
    f378:	bl	95d4 <__stack_chk_fail@plt>
    f37c:	push	{r4, lr}
    f380:	movw	r4, #3232	; 0xca0
    f384:	movt	r4, #7
    f388:	sub	sp, sp, #8
    f38c:	ldr	r3, [r4]
    f390:	str	r3, [sp, #4]
    f394:	bl	25d70 <fputs@plt+0x1c670>
    f398:	cmp	r0, #0
    f39c:	bne	f3d0 <fputs@plt+0x5cd0>
    f3a0:	movw	r3, #3424	; 0xd60
    f3a4:	movt	r3, #7
    f3a8:	mov	r2, #1
    f3ac:	ldr	r3, [r3]
    f3b0:	str	r2, [r3, #196]	; 0xc4
    f3b4:	bl	27424 <fputs@plt+0x1dd24>
    f3b8:	ldr	r2, [sp, #4]
    f3bc:	ldr	r3, [r4]
    f3c0:	cmp	r2, r3
    f3c4:	bne	f400 <fputs@plt+0x5d00>
    f3c8:	add	sp, sp, #8
    f3cc:	pop	{r4, pc}
    f3d0:	mov	r0, sp
    f3d4:	bl	41cf8 <fputs@plt+0x385f8>
    f3d8:	cmp	r0, #0
    f3dc:	beq	f3a0 <fputs@plt+0x5ca0>
    f3e0:	movw	r3, #3424	; 0xd60
    f3e4:	movt	r3, #7
    f3e8:	ldr	r2, [sp]
    f3ec:	ldr	r3, [r3]
    f3f0:	adds	r2, r2, #0
    f3f4:	movne	r2, #1
    f3f8:	str	r2, [r3, #196]	; 0xc4
    f3fc:	b	f3b4 <fputs@plt+0x5cb4>
    f400:	bl	95d4 <__stack_chk_fail@plt>
    f404:	push	{r3, lr}
    f408:	ldr	r3, [r0, #12]
    f40c:	tst	r3, #1
    f410:	beq	f43c <fputs@plt+0x5d3c>
    f414:	movw	r2, #3424	; 0xd60
    f418:	movt	r2, #7
    f41c:	ldr	r1, [r0, #8]
    f420:	ldr	r2, [r2]
    f424:	add	r0, r2, r3, asr #1
    f428:	ldr	r3, [r2, r3, asr #1]
    f42c:	ldr	r2, [r3, r1]
    f430:	blx	r2
    f434:	pop	{r3, lr}
    f438:	b	48f34 <fputs@plt+0x3f834>
    f43c:	movw	r1, #3424	; 0xd60
    f440:	movt	r1, #7
    f444:	ldr	r2, [r0, #8]
    f448:	ldr	r0, [r1]
    f44c:	add	r0, r0, r3, asr #1
    f450:	blx	r2
    f454:	pop	{r3, lr}
    f458:	b	48f34 <fputs@plt+0x3f834>
    f45c:	push	{r3, lr}
    f460:	ldr	r3, [r0, #12]
    f464:	tst	r3, #1
    f468:	beq	f4a4 <fputs@plt+0x5da4>
    f46c:	movw	r2, #3424	; 0xd60
    f470:	movt	r2, #7
    f474:	ldr	r1, [r0, #8]
    f478:	ldr	r2, [r2]
    f47c:	add	r0, r2, r3, asr #1
    f480:	ldr	r3, [r2, r3, asr #1]
    f484:	ldr	r2, [r3, r1]
    f488:	blx	r2
    f48c:	movw	r3, #45504	; 0xb1c0
    f490:	movt	r3, #6
    f494:	ldr	r3, [r3]
    f498:	mul	r0, r3, r0
    f49c:	pop	{r3, lr}
    f4a0:	b	48f34 <fputs@plt+0x3f834>
    f4a4:	movw	r1, #3424	; 0xd60
    f4a8:	movt	r1, #7
    f4ac:	ldr	r2, [r0, #8]
    f4b0:	ldr	r0, [r1]
    f4b4:	add	r0, r0, r3, asr #1
    f4b8:	b	f488 <fputs@plt+0x5d88>
    f4bc:	push	{r3, lr}
    f4c0:	ldr	r3, [r0, #12]
    f4c4:	tst	r3, #1
    f4c8:	beq	f504 <fputs@plt+0x5e04>
    f4cc:	movw	r2, #3424	; 0xd60
    f4d0:	movt	r2, #7
    f4d4:	ldr	r1, [r0, #8]
    f4d8:	ldr	r2, [r2]
    f4dc:	add	r0, r2, r3, asr #1
    f4e0:	ldr	r3, [r2, r3, asr #1]
    f4e4:	ldr	r2, [r3, r1]
    f4e8:	blx	r2
    f4ec:	movw	r3, #45508	; 0xb1c4
    f4f0:	movt	r3, #6
    f4f4:	ldr	r3, [r3]
    f4f8:	mul	r0, r3, r0
    f4fc:	pop	{r3, lr}
    f500:	b	48f34 <fputs@plt+0x3f834>
    f504:	movw	r1, #3424	; 0xd60
    f508:	movt	r1, #7
    f50c:	ldr	r2, [r0, #8]
    f510:	ldr	r0, [r1]
    f514:	add	r0, r0, r3, asr #1
    f518:	b	f4e8 <fputs@plt+0x5de8>
    f51c:	push	{r3, lr}
    f520:	mov	r0, #0
    f524:	bl	281dc <fputs@plt+0x1eadc>
    f528:	cmp	r0, #0
    f52c:	beq	f53c <fputs@plt+0x5e3c>
    f530:	bl	1cf18 <fputs@plt+0x13818>
    f534:	pop	{r3, lr}
    f538:	b	27424 <fputs@plt+0x1dd24>
    f53c:	movw	r3, #3424	; 0xd60
    f540:	movt	r3, #7
    f544:	ldr	r3, [r3]
    f548:	ldr	r2, [r3, #76]	; 0x4c
    f54c:	ldr	r1, [r3, #324]	; 0x144
    f550:	cmp	r2, #0
    f554:	bne	f534 <fputs@plt+0x5e34>
    f558:	ldr	r2, [r3, #320]	; 0x140
    f55c:	str	r1, [r3, #320]	; 0x140
    f560:	str	r2, [r3, #324]	; 0x144
    f564:	pop	{r3, lr}
    f568:	b	27424 <fputs@plt+0x1dd24>
    f56c:	push	{r3, lr}
    f570:	mov	r0, #0
    f574:	bl	281dc <fputs@plt+0x1eadc>
    f578:	cmp	r0, #0
    f57c:	beq	f58c <fputs@plt+0x5e8c>
    f580:	bl	1ce90 <fputs@plt+0x13790>
    f584:	pop	{r3, lr}
    f588:	b	27424 <fputs@plt+0x1dd24>
    f58c:	movw	r3, #3424	; 0xd60
    f590:	movt	r3, #7
    f594:	ldr	r3, [r3]
    f598:	ldr	r2, [r3, #76]	; 0x4c
    f59c:	ldr	r1, [r3, #316]	; 0x13c
    f5a0:	cmp	r2, #0
    f5a4:	bne	f584 <fputs@plt+0x5e84>
    f5a8:	ldr	r2, [r3, #312]	; 0x138
    f5ac:	str	r1, [r3, #312]	; 0x138
    f5b0:	str	r2, [r3, #316]	; 0x13c
    f5b4:	pop	{r3, lr}
    f5b8:	b	27424 <fputs@plt+0x1dd24>
    f5bc:	push	{r4, lr}
    f5c0:	movw	r4, #3232	; 0xca0
    f5c4:	movt	r4, #7
    f5c8:	sub	sp, sp, #40	; 0x28
    f5cc:	ldr	r3, [r4]
    f5d0:	str	r3, [sp, #36]	; 0x24
    f5d4:	bl	25d70 <fputs@plt+0x1c670>
    f5d8:	cmp	r0, #0
    f5dc:	bne	f61c <fputs@plt+0x5f1c>
    f5e0:	movw	r3, #3424	; 0xd60
    f5e4:	movt	r3, #7
    f5e8:	ldr	r3, [r3]
    f5ec:	ldr	r1, [r3, #108]	; 0x6c
    f5f0:	str	r1, [sp, #12]
    f5f4:	ldr	r2, [r3, #112]	; 0x70
    f5f8:	str	r1, [r3, #112]	; 0x70
    f5fc:	str	r2, [r3, #108]	; 0x6c
    f600:	bl	27424 <fputs@plt+0x1dd24>
    f604:	ldr	r2, [sp, #36]	; 0x24
    f608:	ldr	r3, [r4]
    f60c:	cmp	r2, r3
    f610:	bne	f688 <fputs@plt+0x5f88>
    f614:	add	sp, sp, #40	; 0x28
    f618:	pop	{r4, pc}
    f61c:	add	r0, sp, #12
    f620:	bl	41cf8 <fputs@plt+0x385f8>
    f624:	cmp	r0, #0
    f628:	beq	f5e0 <fputs@plt+0x5ee0>
    f62c:	ldr	r1, [sp, #12]
    f630:	cmp	r1, #0
    f634:	movwgt	r3, #3424	; 0xd60
    f638:	movtgt	r3, #7
    f63c:	ldrgt	r3, [r3]
    f640:	bgt	f5f4 <fputs@plt+0x5ef4>
    f644:	add	r0, sp, #16
    f648:	bl	440cc <fputs@plt+0x3a9cc>
    f64c:	add	r2, sp, #16
    f650:	movw	r3, #18728	; 0x4928
    f654:	movw	r1, #49240	; 0xc058
    f658:	movt	r3, #7
    f65c:	movt	r1, #4
    f660:	str	r3, [sp]
    f664:	mov	r0, #64	; 0x40
    f668:	bl	21ba4 <fputs@plt+0x184a4>
    f66c:	movw	r3, #3424	; 0xd60
    f670:	movt	r3, #7
    f674:	mov	r2, #1
    f678:	mov	r1, r2
    f67c:	str	r2, [sp, #12]
    f680:	ldr	r3, [r3]
    f684:	b	f5f4 <fputs@plt+0x5ef4>
    f688:	bl	95d4 <__stack_chk_fail@plt>
    f68c:	push	{r4, r5, r6, lr}
    f690:	movw	r4, #3232	; 0xca0
    f694:	sub	sp, sp, #40	; 0x28
    f698:	movt	r4, #7
    f69c:	mov	r3, #0
    f6a0:	movw	r5, #3424	; 0xd60
    f6a4:	str	r3, [sp, #12]
    f6a8:	movt	r5, #7
    f6ac:	ldr	r3, [r4]
    f6b0:	str	r3, [sp, #36]	; 0x24
    f6b4:	bl	25d70 <fputs@plt+0x1c670>
    f6b8:	cmp	r0, #0
    f6bc:	bne	f6f8 <fputs@plt+0x5ff8>
    f6c0:	ldr	r3, [r5]
    f6c4:	ldr	r2, [r3, #12]
    f6c8:	str	r2, [sp, #12]
    f6cc:	ldr	r1, [r3, #16]
    f6d0:	ldr	r2, [sp, #12]
    f6d4:	str	r1, [r3, #12]
    f6d8:	str	r2, [r3, #16]
    f6dc:	bl	27424 <fputs@plt+0x1dd24>
    f6e0:	ldr	r2, [sp, #36]	; 0x24
    f6e4:	ldr	r3, [r4]
    f6e8:	cmp	r2, r3
    f6ec:	bne	f778 <fputs@plt+0x6078>
    f6f0:	add	sp, sp, #40	; 0x28
    f6f4:	pop	{r4, r5, r6, pc}
    f6f8:	ldr	r3, [r5]
    f6fc:	add	r0, sp, #12
    f700:	mov	r1, #109	; 0x6d
    f704:	ldr	r2, [r3, #16]
    f708:	bl	420b4 <fputs@plt+0x389b4>
    f70c:	cmp	r0, #0
    f710:	beq	f6c0 <fputs@plt+0x5fc0>
    f714:	movw	r6, #15148	; 0x3b2c
    f718:	movt	r6, #7
    f71c:	ldr	r2, [sp, #12]
    f720:	ldr	r3, [r6]
    f724:	cmp	r2, r3
    f728:	ldrge	r3, [r5]
    f72c:	bge	f6cc <fputs@plt+0x5fcc>
    f730:	movw	r3, #45508	; 0xb1c4
    f734:	movt	r3, #6
    f738:	add	r0, sp, #16
    f73c:	ldr	r1, [r3]
    f740:	mul	r1, r1, r2
    f744:	bl	440cc <fputs@plt+0x3a9cc>
    f748:	add	r2, sp, #16
    f74c:	movw	r3, #18728	; 0x4928
    f750:	movw	r1, #49280	; 0xc080
    f754:	movt	r3, #7
    f758:	movt	r1, #4
    f75c:	str	r3, [sp]
    f760:	mov	r0, #64	; 0x40
    f764:	bl	21ba4 <fputs@plt+0x184a4>
    f768:	ldr	r2, [r6]
    f76c:	ldr	r3, [r5]
    f770:	str	r2, [sp, #12]
    f774:	b	f6cc <fputs@plt+0x5fcc>
    f778:	bl	95d4 <__stack_chk_fail@plt>
    f77c:	push	{r4, r5, lr}
    f780:	movw	r5, #3424	; 0xd60
    f784:	movt	r5, #7
    f788:	movw	r4, #3232	; 0xca0
    f78c:	movt	r4, #7
    f790:	sub	sp, sp, #44	; 0x2c
    f794:	ldr	r3, [r5]
    f798:	ldr	r1, [r4]
    f79c:	ldr	r2, [r3, #68]	; 0x44
    f7a0:	str	r1, [sp, #36]	; 0x24
    f7a4:	orr	r2, r2, #1
    f7a8:	str	r2, [r3, #68]	; 0x44
    f7ac:	bl	25d70 <fputs@plt+0x1c670>
    f7b0:	cmp	r0, #0
    f7b4:	beq	f7fc <fputs@plt+0x60fc>
    f7b8:	movw	r3, #3776	; 0xec0
    f7bc:	movt	r3, #7
    f7c0:	ldr	r2, [r3, #20]
    f7c4:	ldrb	r3, [r3, #8]
    f7c8:	cmp	r2, #2
    f7cc:	beq	f818 <fputs@plt+0x6118>
    f7d0:	add	r0, sp, #12
    f7d4:	bl	41cf8 <fputs@plt+0x385f8>
    f7d8:	cmp	r0, #0
    f7dc:	beq	f7fc <fputs@plt+0x60fc>
    f7e0:	ldr	r1, [sp, #12]
    f7e4:	cmp	r1, #0
    f7e8:	blt	f8e0 <fputs@plt+0x61e0>
    f7ec:	ldr	r3, [r5]
    f7f0:	cmp	r1, #5
    f7f4:	strle	r1, [r3, #68]	; 0x44
    f7f8:	bgt	f8ac <fputs@plt+0x61ac>
    f7fc:	bl	27424 <fputs@plt+0x1dd24>
    f800:	ldr	r2, [sp, #36]	; 0x24
    f804:	ldr	r3, [r4]
    f808:	cmp	r2, r3
    f80c:	bne	f904 <fputs@plt+0x6204>
    f810:	add	sp, sp, #44	; 0x2c
    f814:	pop	{r4, r5, pc}
    f818:	sub	r3, r3, #98	; 0x62
    f81c:	cmp	r3, #16
    f820:	ldrls	pc, [pc, r3, lsl #2]
    f824:	b	f7d0 <fputs@plt+0x60d0>
    f828:	muleq	r0, ip, r8
    f82c:	andeq	pc, r0, ip, lsl #17
    f830:	ldrdeq	pc, [r0], -r0
    f834:	ldrdeq	pc, [r0], -r0
    f838:	ldrdeq	pc, [r0], -r0
    f83c:	ldrdeq	pc, [r0], -r0
    f840:	ldrdeq	pc, [r0], -r0
    f844:	ldrdeq	pc, [r0], -r0
    f848:	ldrdeq	pc, [r0], -r0
    f84c:	ldrdeq	pc, [r0], -r0
    f850:	andeq	pc, r0, ip, ror r8	; <UNPREDICTABLE>
    f854:	ldrdeq	pc, [r0], -r0
    f858:	muleq	r0, ip, r8
    f85c:	ldrdeq	pc, [r0], -r0
    f860:	ldrdeq	pc, [r0], -r0
    f864:	ldrdeq	pc, [r0], -r0
    f868:	andeq	pc, r0, ip, ror #16
    f86c:	ldr	r3, [r5]
    f870:	mov	r2, #5
    f874:	str	r2, [r3, #68]	; 0x44
    f878:	b	f7fc <fputs@plt+0x60fc>
    f87c:	ldr	r3, [r5]
    f880:	mov	r2, #0
    f884:	str	r2, [r3, #68]	; 0x44
    f888:	b	f7fc <fputs@plt+0x60fc>
    f88c:	ldr	r3, [r5]
    f890:	mov	r2, #3
    f894:	str	r2, [r3, #68]	; 0x44
    f898:	b	f7fc <fputs@plt+0x60fc>
    f89c:	ldr	r3, [r5]
    f8a0:	mov	r2, #1
    f8a4:	str	r2, [r3, #68]	; 0x44
    f8a8:	b	f7fc <fputs@plt+0x60fc>
    f8ac:	mov	r2, #5
    f8b0:	add	r0, sp, #16
    f8b4:	str	r2, [r3, #68]	; 0x44
    f8b8:	bl	440cc <fputs@plt+0x3a9cc>
    f8bc:	movw	r3, #18728	; 0x4928
    f8c0:	add	r2, sp, #16
    f8c4:	movt	r3, #7
    f8c8:	movw	r1, #49332	; 0xc0b4
    f8cc:	str	r3, [sp]
    f8d0:	movt	r1, #4
    f8d4:	mov	r0, #64	; 0x40
    f8d8:	bl	21ba4 <fputs@plt+0x184a4>
    f8dc:	b	f7fc <fputs@plt+0x60fc>
    f8e0:	movw	r2, #18728	; 0x4928
    f8e4:	movt	r2, #7
    f8e8:	movw	r1, #49304	; 0xc098
    f8ec:	str	r2, [sp]
    f8f0:	movt	r1, #4
    f8f4:	mov	r3, r2
    f8f8:	mov	r0, #64	; 0x40
    f8fc:	bl	21ba4 <fputs@plt+0x184a4>
    f900:	b	f7fc <fputs@plt+0x60fc>
    f904:	bl	95d4 <__stack_chk_fail@plt>
    f908:	push	{r4, r5, r6, lr}
    f90c:	movw	r4, #3232	; 0xca0
    f910:	sub	sp, sp, #40	; 0x28
    f914:	movt	r4, #7
    f918:	mov	r3, #0
    f91c:	movw	r5, #3424	; 0xd60
    f920:	str	r3, [sp, #12]
    f924:	movt	r5, #7
    f928:	ldr	r3, [r4]
    f92c:	str	r3, [sp, #36]	; 0x24
    f930:	bl	25d70 <fputs@plt+0x1c670>
    f934:	cmp	r0, #0
    f938:	bne	f98c <fputs@plt+0x628c>
    f93c:	ldr	r3, [r5]
    f940:	ldr	r2, [r3, #4]
    f944:	str	r2, [sp, #12]
    f948:	movw	r2, #3364	; 0xd24
    f94c:	movt	r2, #7
    f950:	ldr	lr, [r3, #8]
    f954:	mov	r1, #1
    f958:	ldr	ip, [sp, #12]
    f95c:	ldr	r0, [r2]
    f960:	str	lr, [r3, #4]
    f964:	str	ip, [r3, #8]
    f968:	add	r0, r0, #72	; 0x48
    f96c:	bl	30704 <fputs@plt+0x27004>
    f970:	bl	27424 <fputs@plt+0x1dd24>
    f974:	ldr	r2, [sp, #36]	; 0x24
    f978:	ldr	r3, [r4]
    f97c:	cmp	r2, r3
    f980:	bne	fa0c <fputs@plt+0x630c>
    f984:	add	sp, sp, #40	; 0x28
    f988:	pop	{r4, r5, r6, pc}
    f98c:	ldr	r3, [r5]
    f990:	add	r0, sp, #12
    f994:	mov	r1, #109	; 0x6d
    f998:	ldr	r2, [r3, #8]
    f99c:	bl	420b4 <fputs@plt+0x389b4>
    f9a0:	cmp	r0, #0
    f9a4:	beq	f93c <fputs@plt+0x623c>
    f9a8:	movw	r6, #15148	; 0x3b2c
    f9ac:	movt	r6, #7
    f9b0:	ldr	r2, [sp, #12]
    f9b4:	ldr	r3, [r6]
    f9b8:	cmp	r2, r3
    f9bc:	ldrge	r3, [r5]
    f9c0:	bge	f948 <fputs@plt+0x6248>
    f9c4:	movw	r3, #45508	; 0xb1c4
    f9c8:	movt	r3, #6
    f9cc:	add	r0, sp, #16
    f9d0:	ldr	r1, [r3]
    f9d4:	mul	r1, r1, r2
    f9d8:	bl	440cc <fputs@plt+0x3a9cc>
    f9dc:	add	r2, sp, #16
    f9e0:	movw	r3, #18728	; 0x4928
    f9e4:	movw	r1, #49368	; 0xc0d8
    f9e8:	movt	r3, #7
    f9ec:	movt	r1, #4
    f9f0:	str	r3, [sp]
    f9f4:	mov	r0, #64	; 0x40
    f9f8:	bl	21ba4 <fputs@plt+0x184a4>
    f9fc:	ldr	r2, [r6]
    fa00:	ldr	r3, [r5]
    fa04:	str	r2, [sp, #12]
    fa08:	b	f948 <fputs@plt+0x6248>
    fa0c:	bl	95d4 <__stack_chk_fail@plt>
    fa10:	push	{r4, r5, lr}
    fa14:	movw	r4, #3232	; 0xca0
    fa18:	sub	sp, sp, #28
    fa1c:	movt	r4, #7
    fa20:	mov	r3, #0
    fa24:	movw	r5, #3424	; 0xd60
    fa28:	str	r3, [sp, #12]
    fa2c:	movt	r5, #7
    fa30:	ldr	r3, [r4]
    fa34:	str	r3, [sp, #20]
    fa38:	bl	25d70 <fputs@plt+0x1c670>
    fa3c:	cmp	r0, #0
    fa40:	bne	fa7c <fputs@plt+0x637c>
    fa44:	ldr	r3, [r5]
    fa48:	ldr	r2, [r3, #92]	; 0x5c
    fa4c:	str	r2, [sp, #12]
    fa50:	ldr	r1, [r3, #96]	; 0x60
    fa54:	ldr	r2, [sp, #12]
    fa58:	str	r1, [r3, #92]	; 0x5c
    fa5c:	str	r2, [r3, #96]	; 0x60
    fa60:	bl	27424 <fputs@plt+0x1dd24>
    fa64:	ldr	r2, [sp, #20]
    fa68:	ldr	r3, [r4]
    fa6c:	cmp	r2, r3
    fa70:	bne	faf8 <fputs@plt+0x63f8>
    fa74:	add	sp, sp, #28
    fa78:	pop	{r4, r5, pc}
    fa7c:	ldr	r3, [r5]
    fa80:	add	r0, sp, #12
    fa84:	mov	r1, #112	; 0x70
    fa88:	ldr	r2, [r3, #96]	; 0x60
    fa8c:	bl	41dec <fputs@plt+0x386ec>
    fa90:	cmp	r0, #0
    fa94:	beq	fa44 <fputs@plt+0x6344>
    fa98:	movw	r3, #15144	; 0x3b28
    fa9c:	movt	r3, #7
    faa0:	ldr	r2, [sp, #12]
    faa4:	ldr	r3, [r3]
    faa8:	cmp	r2, r3
    faac:	ldrge	r3, [r5]
    fab0:	bge	fa50 <fputs@plt+0x6350>
    fab4:	movw	r2, #18728	; 0x4928
    fab8:	movt	r2, #7
    fabc:	movw	r1, #49388	; 0xc0ec
    fac0:	str	r2, [sp]
    fac4:	mov	r3, r2
    fac8:	movt	r1, #4
    facc:	mov	r0, #64	; 0x40
    fad0:	bl	21ba4 <fputs@plt+0x184a4>
    fad4:	movw	r3, #45504	; 0xb1c0
    fad8:	movt	r3, #6
    fadc:	add	r0, sp, #16
    fae0:	ldr	r1, [r3]
    fae4:	bl	40850 <fputs@plt+0x37150>
    fae8:	ldr	r2, [sp, #16]
    faec:	ldr	r3, [r5]
    faf0:	str	r2, [sp, #12]
    faf4:	b	fa50 <fputs@plt+0x6350>
    faf8:	bl	95d4 <__stack_chk_fail@plt>
    fafc:	push	{r4, r5, r6, lr}
    fb00:	movw	r4, #3232	; 0xca0
    fb04:	sub	sp, sp, #16
    fb08:	movt	r4, #7
    fb0c:	mov	r3, #0
    fb10:	movw	r5, #3424	; 0xd60
    fb14:	str	r3, [sp, #8]
    fb18:	movt	r5, #7
    fb1c:	ldr	r3, [r4]
    fb20:	str	r3, [sp, #12]
    fb24:	bl	25d70 <fputs@plt+0x1c670>
    fb28:	cmp	r0, #0
    fb2c:	bne	fb68 <fputs@plt+0x6468>
    fb30:	ldr	r3, [r5]
    fb34:	ldr	r2, [r3, #100]	; 0x64
    fb38:	str	r2, [sp, #8]
    fb3c:	ldr	r1, [r3, #104]	; 0x68
    fb40:	ldr	r2, [sp, #8]
    fb44:	str	r1, [r3, #100]	; 0x64
    fb48:	str	r2, [r3, #104]	; 0x68
    fb4c:	bl	27424 <fputs@plt+0x1dd24>
    fb50:	ldr	r2, [sp, #12]
    fb54:	ldr	r3, [r4]
    fb58:	cmp	r2, r3
    fb5c:	bne	fbd0 <fputs@plt+0x64d0>
    fb60:	add	sp, sp, #16
    fb64:	pop	{r4, r5, r6, pc}
    fb68:	ldr	r3, [r5]
    fb6c:	add	r0, sp, #8
    fb70:	mov	r1, #112	; 0x70
    fb74:	ldr	r2, [r3, #104]	; 0x68
    fb78:	bl	41dec <fputs@plt+0x386ec>
    fb7c:	cmp	r0, #0
    fb80:	beq	fb30 <fputs@plt+0x6430>
    fb84:	movw	r6, #15144	; 0x3b28
    fb88:	movt	r6, #7
    fb8c:	ldr	r2, [sp, #8]
    fb90:	ldr	r3, [r6]
    fb94:	cmp	r2, r3
    fb98:	ldrge	r3, [r5]
    fb9c:	bge	fb3c <fputs@plt+0x643c>
    fba0:	movw	r2, #18728	; 0x4928
    fba4:	movt	r2, #7
    fba8:	movw	r1, #49428	; 0xc114
    fbac:	str	r2, [sp]
    fbb0:	mov	r3, r2
    fbb4:	movt	r1, #4
    fbb8:	mov	r0, #64	; 0x40
    fbbc:	bl	21ba4 <fputs@plt+0x184a4>
    fbc0:	ldr	r2, [r6]
    fbc4:	ldr	r3, [r5]
    fbc8:	str	r2, [sp, #8]
    fbcc:	b	fb3c <fputs@plt+0x643c>
    fbd0:	bl	95d4 <__stack_chk_fail@plt>
    fbd4:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
    fbd8:	movw	r9, #3424	; 0xd60
    fbdc:	movt	r9, #7
    fbe0:	movw	r8, #3232	; 0xca0
    fbe4:	movt	r8, #7
    fbe8:	sub	sp, sp, #528	; 0x210
    fbec:	ldr	r2, [r9, #4]
    fbf0:	ldr	r3, [r8]
    fbf4:	cmp	r2, #0
    fbf8:	str	r3, [sp, #524]	; 0x20c
    fbfc:	beq	fd64 <fputs@plt+0x6664>
    fc00:	movw	r6, #3776	; 0xec0
    fc04:	movt	r6, #7
    fc08:	mov	sl, #0
    fc0c:	movw	r0, #3776	; 0xec0
    fc10:	movt	r0, #7
    fc14:	bl	25d44 <fputs@plt+0x1c644>
    fc18:	ldr	r3, [r6, #20]
    fc1c:	bic	r2, r3, #16
    fc20:	cmp	r2, #13
    fc24:	beq	fd48 <fputs@plt+0x6648>
    fc28:	mov	r7, #0
    fc2c:	mov	r4, r7
    fc30:	b	fc5c <fputs@plt+0x655c>
    fc34:	ldrb	r3, [r5, #17]
    fc38:	cmp	r3, #0
    fc3c:	beq	fcd8 <fputs@plt+0x65d8>
    fc40:	add	r1, sp, #528	; 0x210
    fc44:	add	r2, r1, r4
    fc48:	add	r4, r4, #1
    fc4c:	cmp	r4, #255	; 0xff
    fc50:	strb	r3, [r2, #-524]	; 0xfffffdf4
    fc54:	bgt	fcd8 <fputs@plt+0x65d8>
    fc58:	ldr	r3, [r6, #20]
    fc5c:	cmp	r3, #19
    fc60:	beq	fcd8 <fputs@plt+0x65d8>
    fc64:	bic	r3, r3, #16
    fc68:	cmp	r3, #13
    fc6c:	beq	fcd8 <fputs@plt+0x65d8>
    fc70:	movw	r0, #3776	; 0xec0
    fc74:	mov	r1, #1
    fc78:	movt	r0, #7
    fc7c:	bl	22478 <fputs@plt+0x18d78>
    fc80:	subs	r5, r0, #0
    fc84:	beq	fd48 <fputs@plt+0x6648>
    fc88:	movw	r0, #3776	; 0xec0
    fc8c:	movt	r0, #7
    fc90:	bl	2304c <fputs@plt+0x1994c>
    fc94:	ldrb	r3, [r5, #24]
    fc98:	cmp	r3, #45	; 0x2d
    fc9c:	bne	fc34 <fputs@plt+0x6534>
    fca0:	cmp	r4, #0
    fca4:	beq	fc58 <fputs@plt+0x6558>
    fca8:	cmp	r7, #0
    fcac:	addeq	r3, sp, #528	; 0x210
    fcb0:	beq	fcc8 <fputs@plt+0x65c8>
    fcb4:	add	r1, sp, #528	; 0x210
    fcb8:	add	r3, r1, r7
    fcbc:	ldrb	r2, [r3, #-265]	; 0xfffffef7
    fcc0:	cmp	r2, r4
    fcc4:	beq	fc58 <fputs@plt+0x6558>
    fcc8:	cmp	r4, #255	; 0xff
    fccc:	strb	r4, [r3, #-264]	; 0xfffffef8
    fcd0:	add	r7, r7, #1
    fcd4:	ble	fc58 <fputs@plt+0x6558>
    fcd8:	cmp	r4, #0
    fcdc:	beq	fc0c <fputs@plt+0x650c>
    fce0:	add	r5, r7, #1
    fce4:	add	r2, sp, #528	; 0x210
    fce8:	add	r4, r2, r4
    fcec:	add	r7, r2, r7
    fcf0:	mov	r0, r5
    fcf4:	strb	sl, [r4, #-524]	; 0xfffffdf4
    fcf8:	strb	sl, [r7, #-264]	; 0xfffffef8
    fcfc:	bl	958c <_Znaj@plt>
    fd00:	mov	r2, r5
    fd04:	add	r1, sp, #264	; 0x108
    fd08:	mov	r4, r0
    fd0c:	bl	94f0 <memcpy@plt>
    fd10:	ldr	r5, [r9, #4]
    fd14:	add	r1, sp, #4
    fd18:	mov	r2, #0
    fd1c:	mov	r0, sp
    fd20:	add	r5, r5, #8
    fd24:	bl	4a4a0 <_ZdlPv@@Base+0x1450>
    fd28:	mov	r2, r4
    fd2c:	ldr	r1, [sp]
    fd30:	mov	r0, r5
    fd34:	bl	b39c <fputs@plt+0x1c9c>
    fd38:	cmp	r0, #0
    fd3c:	beq	fc0c <fputs@plt+0x650c>
    fd40:	bl	961c <_ZdaPv@plt>
    fd44:	b	fc0c <fputs@plt+0x650c>
    fd48:	bl	27424 <fputs@plt+0x1dd24>
    fd4c:	ldr	r2, [sp, #524]	; 0x20c
    fd50:	ldr	r3, [r8]
    fd54:	cmp	r2, r3
    fd58:	bne	fd88 <fputs@plt+0x6688>
    fd5c:	add	sp, sp, #528	; 0x210
    fd60:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
    fd64:	movw	r1, #18728	; 0x4928
    fd68:	movt	r1, #7
    fd6c:	movw	r0, #49488	; 0xc150
    fd70:	movt	r0, #4
    fd74:	mov	r2, r1
    fd78:	mov	r3, r1
    fd7c:	bl	21c14 <fputs@plt+0x18514>
    fd80:	bl	27424 <fputs@plt+0x1dd24>
    fd84:	b	fd4c <fputs@plt+0x664c>
    fd88:	bl	95d4 <__stack_chk_fail@plt>
    fd8c:	push	{r4, r5, lr}
    fd90:	movw	r4, #3232	; 0xca0
    fd94:	movt	r4, #7
    fd98:	sub	sp, sp, #20
    fd9c:	add	r0, sp, #16
    fda0:	mov	r2, #0
    fda4:	ldr	r3, [r4]
    fda8:	mov	r1, #109	; 0x6d
    fdac:	str	r2, [r0, #-8]!
    fdb0:	str	r3, [sp, #12]
    fdb4:	bl	42030 <fputs@plt+0x38930>
    fdb8:	cmp	r0, #0
    fdbc:	beq	fdec <fputs@plt+0x66ec>
    fdc0:	movw	r5, #15148	; 0x3b2c
    fdc4:	movt	r5, #7
    fdc8:	ldr	r2, [sp, #8]
    fdcc:	ldr	r3, [r5]
    fdd0:	cmp	r2, r3
    fdd4:	blt	fe08 <fputs@plt+0x6708>
    fdd8:	movw	r3, #3424	; 0xd60
    fddc:	movt	r3, #7
    fde0:	ldr	r2, [sp, #8]
    fde4:	ldr	r3, [r3]
    fde8:	str	r2, [r3, #296]	; 0x128
    fdec:	bl	27424 <fputs@plt+0x1dd24>
    fdf0:	ldr	r2, [sp, #12]
    fdf4:	ldr	r3, [r4]
    fdf8:	cmp	r2, r3
    fdfc:	bne	fe34 <fputs@plt+0x6734>
    fe00:	add	sp, sp, #20
    fe04:	pop	{r4, r5, pc}
    fe08:	movw	r2, #18728	; 0x4928
    fe0c:	movt	r2, #7
    fe10:	movw	r1, #49520	; 0xc170
    fe14:	str	r2, [sp]
    fe18:	mov	r3, r2
    fe1c:	movt	r1, #4
    fe20:	mov	r0, #64	; 0x40
    fe24:	bl	21ba4 <fputs@plt+0x184a4>
    fe28:	ldr	r3, [r5]
    fe2c:	str	r3, [sp, #8]
    fe30:	b	fdd8 <fputs@plt+0x66d8>
    fe34:	bl	95d4 <__stack_chk_fail@plt>
    fe38:	push	{r4, r5, lr}
    fe3c:	movw	r4, #3232	; 0xca0
    fe40:	movt	r4, #7
    fe44:	sub	sp, sp, #20
    fe48:	add	r0, sp, #16
    fe4c:	mov	r2, #0
    fe50:	ldr	r3, [r4]
    fe54:	mov	r1, #109	; 0x6d
    fe58:	str	r2, [r0, #-8]!
    fe5c:	str	r3, [sp, #12]
    fe60:	bl	42030 <fputs@plt+0x38930>
    fe64:	cmp	r0, #0
    fe68:	beq	fe98 <fputs@plt+0x6798>
    fe6c:	movw	r5, #15148	; 0x3b2c
    fe70:	movt	r5, #7
    fe74:	ldr	r2, [sp, #8]
    fe78:	ldr	r3, [r5]
    fe7c:	cmp	r2, r3
    fe80:	blt	feb4 <fputs@plt+0x67b4>
    fe84:	movw	r3, #3424	; 0xd60
    fe88:	movt	r3, #7
    fe8c:	ldr	r2, [sp, #8]
    fe90:	ldr	r3, [r3]
    fe94:	str	r2, [r3, #300]	; 0x12c
    fe98:	bl	27424 <fputs@plt+0x1dd24>
    fe9c:	ldr	r2, [sp, #12]
    fea0:	ldr	r3, [r4]
    fea4:	cmp	r2, r3
    fea8:	bne	fee0 <fputs@plt+0x67e0>
    feac:	add	sp, sp, #20
    feb0:	pop	{r4, r5, pc}
    feb4:	movw	r2, #18728	; 0x4928
    feb8:	movt	r2, #7
    febc:	movw	r1, #49560	; 0xc198
    fec0:	str	r2, [sp]
    fec4:	mov	r3, r2
    fec8:	movt	r1, #4
    fecc:	mov	r0, #64	; 0x40
    fed0:	bl	21ba4 <fputs@plt+0x184a4>
    fed4:	ldr	r3, [r5]
    fed8:	str	r3, [sp, #8]
    fedc:	b	fe84 <fputs@plt+0x6784>
    fee0:	bl	95d4 <__stack_chk_fail@plt>
    fee4:	push	{r4, r5, r6, lr}
    fee8:	movw	r4, #3776	; 0xec0
    feec:	movt	r4, #7
    fef0:	movw	r5, #3232	; 0xca0
    fef4:	movt	r5, #7
    fef8:	sub	sp, sp, #8
    fefc:	ldr	r2, [r4, #20]
    ff00:	ldr	r3, [r5]
    ff04:	cmp	r2, #19
    ff08:	str	r3, [sp, #4]
    ff0c:	bne	ff28 <fputs@plt+0x6828>
    ff10:	movw	r0, #3776	; 0xec0
    ff14:	movt	r0, #7
    ff18:	bl	2304c <fputs@plt+0x1994c>
    ff1c:	ldr	r3, [r4, #20]
    ff20:	cmp	r3, #19
    ff24:	beq	ff10 <fputs@plt+0x6810>
    ff28:	movw	r0, #3776	; 0xec0
    ff2c:	mov	r1, #0
    ff30:	movt	r0, #7
    ff34:	bl	22478 <fputs@plt+0x18d78>
    ff38:	cmp	r0, #0
    ff3c:	beq	ffe8 <fputs@plt+0x68e8>
    ff40:	movw	r4, #3424	; 0xd60
    ff44:	movt	r4, #7
    ff48:	ldr	r1, [r4]
    ff4c:	bl	3ef64 <fputs@plt+0x35864>
    ff50:	mov	r6, r0
    ff54:	movw	r0, #3776	; 0xec0
    ff58:	movt	r0, #7
    ff5c:	bl	2304c <fputs@plt+0x1994c>
    ff60:	cmp	r6, #0
    ff64:	beq	ffac <fputs@plt+0x68ac>
    ff68:	ldr	r2, [r4]
    ff6c:	ldr	r0, [r2, #252]	; 0xfc
    ff70:	cmp	r0, #0
    ff74:	moveq	r3, r2
    ff78:	beq	ff8c <fputs@plt+0x688c>
    ff7c:	ldr	r2, [r0]
    ff80:	ldr	r3, [r2, #4]
    ff84:	blx	r3
    ff88:	ldr	r3, [r4]
    ff8c:	str	r6, [r3, #252]	; 0xfc
    ff90:	mov	r2, #3
    ff94:	str	r2, [r3, #248]	; 0xf8
    ff98:	mov	r3, #0
    ff9c:	str	r3, [sp]
    ffa0:	bl	25d70 <fputs@plt+0x1c670>
    ffa4:	cmp	r0, #0
    ffa8:	bne	ffc8 <fputs@plt+0x68c8>
    ffac:	bl	27424 <fputs@plt+0x1dd24>
    ffb0:	ldr	r2, [sp, #4]
    ffb4:	ldr	r3, [r5]
    ffb8:	cmp	r2, r3
    ffbc:	bne	10034 <fputs@plt+0x6934>
    ffc0:	add	sp, sp, #8
    ffc4:	pop	{r4, r5, r6, pc}
    ffc8:	mov	r0, sp
    ffcc:	mov	r1, #109	; 0x6d
    ffd0:	bl	42030 <fputs@plt+0x38930>
    ffd4:	cmp	r0, #0
    ffd8:	ldrne	r3, [r4]
    ffdc:	ldrne	r2, [sp]
    ffe0:	strne	r2, [r3, #256]	; 0x100
    ffe4:	b	ffac <fputs@plt+0x68ac>
    ffe8:	movw	r4, #3424	; 0xd60
    ffec:	movt	r4, #7
    fff0:	bl	20964 <fputs@plt+0x17264>
    fff4:	ldr	r3, [r4]
    fff8:	ldr	r2, [r3, #248]	; 0xf8
    fffc:	bic	r2, r2, #1
   10000:	str	r2, [r3, #248]	; 0xf8
   10004:	cmp	r2, #0
   10008:	bne	ffac <fputs@plt+0x68ac>
   1000c:	ldr	r0, [r3, #252]	; 0xfc
   10010:	cmp	r0, #0
   10014:	beq	10028 <fputs@plt+0x6928>
   10018:	ldr	r3, [r0]
   1001c:	ldr	r3, [r3, #4]
   10020:	blx	r3
   10024:	ldr	r3, [r4]
   10028:	mov	r2, #0
   1002c:	str	r2, [r3, #252]	; 0xfc
   10030:	b	ffac <fputs@plt+0x68ac>
   10034:	bl	95d4 <__stack_chk_fail@plt>
   10038:	push	{r4, r5, r6, r7, r8, r9, lr}
   1003c:	movw	r6, #3424	; 0xd60
   10040:	movt	r6, #7
   10044:	movw	r8, #3232	; 0xca0
   10048:	movt	r8, #7
   1004c:	sub	sp, sp, #20
   10050:	ldr	r2, [r6]
   10054:	mov	r7, #0
   10058:	ldr	r3, [r8]
   1005c:	ldr	r0, [r2, #260]	; 0x104
   10060:	str	r3, [sp, #12]
   10064:	bl	3acfc <fputs@plt+0x315fc>
   10068:	ldr	r3, [r6]
   1006c:	str	r7, [r3, #260]	; 0x104
   10070:	bl	25d70 <fputs@plt+0x1c670>
   10074:	cmp	r0, r7
   10078:	beq	10120 <fputs@plt+0x6a20>
   1007c:	ldr	r4, [pc, #596]	; 102d8 <fputs@plt+0x6bd8>
   10080:	sub	r9, r4, #40	; 0x28
   10084:	b	1008c <fputs@plt+0x698c>
   10088:	mov	r7, r0
   1008c:	ldr	r0, [r4, #-4]!
   10090:	movw	r5, #3424	; 0xd60
   10094:	ldr	r1, [r6]
   10098:	movt	r5, #7
   1009c:	bl	3ef64 <fputs@plt+0x35864>
   100a0:	cmp	r0, #0
   100a4:	beq	10120 <fputs@plt+0x6a20>
   100a8:	cmp	r4, r9
   100ac:	str	r7, [r0, #4]
   100b0:	bne	10088 <fputs@plt+0x6988>
   100b4:	ldr	r7, [r5]
   100b8:	movw	r4, #3776	; 0xec0
   100bc:	movt	r4, #7
   100c0:	str	r0, [r7, #260]	; 0x104
   100c4:	mov	r0, r7
   100c8:	bl	3f53c <fputs@plt+0x35e3c>
   100cc:	mov	r1, #0
   100d0:	str	r0, [r7, #264]	; 0x108
   100d4:	mov	r0, r4
   100d8:	bl	1d11c <fputs@plt+0x13a1c>
   100dc:	subs	r7, r0, #0
   100e0:	beq	10220 <fputs@plt+0x6b20>
   100e4:	ldr	r3, [r4, #20]
   100e8:	cmp	r3, #19
   100ec:	beq	10114 <fputs@plt+0x6a14>
   100f0:	bic	r3, r3, #16
   100f4:	cmp	r3, #13
   100f8:	beq	10114 <fputs@plt+0x6a14>
   100fc:	movw	r0, #3776	; 0xec0
   10100:	movt	r0, #7
   10104:	bl	2304c <fputs@plt+0x1994c>
   10108:	ldr	r3, [r4, #20]
   1010c:	cmp	r3, #19
   10110:	bne	100f0 <fputs@plt+0x69f0>
   10114:	bl	25d70 <fputs@plt+0x1c670>
   10118:	cmp	r0, #0
   1011c:	bne	1013c <fputs@plt+0x6a3c>
   10120:	bl	27424 <fputs@plt+0x1dd24>
   10124:	ldr	r2, [sp, #12]
   10128:	ldr	r3, [r8]
   1012c:	cmp	r2, r3
   10130:	bne	102d4 <fputs@plt+0x6bd4>
   10134:	add	sp, sp, #20
   10138:	pop	{r4, r5, r6, r7, r8, r9, pc}
   1013c:	movw	r5, #3776	; 0xec0
   10140:	movt	r5, #7
   10144:	mov	r1, #0
   10148:	mov	r0, r5
   1014c:	bl	1d11c <fputs@plt+0x13a1c>
   10150:	cmp	r0, #0
   10154:	beq	1026c <fputs@plt+0x6b6c>
   10158:	ldr	r3, [r5, #20]
   1015c:	cmp	r3, #19
   10160:	beq	10188 <fputs@plt+0x6a88>
   10164:	bic	r3, r3, #16
   10168:	cmp	r3, #13
   1016c:	beq	10188 <fputs@plt+0x6a88>
   10170:	movw	r0, #3776	; 0xec0
   10174:	movt	r0, #7
   10178:	bl	2304c <fputs@plt+0x1994c>
   1017c:	ldr	r3, [r4, #20]
   10180:	cmp	r3, #19
   10184:	bne	10164 <fputs@plt+0x6a64>
   10188:	bl	25d70 <fputs@plt+0x1c670>
   1018c:	cmp	r0, #0
   10190:	beq	10120 <fputs@plt+0x6a20>
   10194:	movw	r5, #3776	; 0xec0
   10198:	movt	r5, #7
   1019c:	mov	r1, #0
   101a0:	mov	r0, r5
   101a4:	bl	1d11c <fputs@plt+0x13a1c>
   101a8:	cmp	r0, #0
   101ac:	beq	10294 <fputs@plt+0x6b94>
   101b0:	ldr	r3, [r5, #20]
   101b4:	cmp	r3, #19
   101b8:	beq	101e0 <fputs@plt+0x6ae0>
   101bc:	bic	r3, r3, #16
   101c0:	cmp	r3, #13
   101c4:	beq	101e0 <fputs@plt+0x6ae0>
   101c8:	movw	r0, #3776	; 0xec0
   101cc:	movt	r0, #7
   101d0:	bl	2304c <fputs@plt+0x1994c>
   101d4:	ldr	r3, [r4, #20]
   101d8:	cmp	r3, #19
   101dc:	bne	101bc <fputs@plt+0x6abc>
   101e0:	bl	25d70 <fputs@plt+0x1c670>
   101e4:	cmp	r0, #0
   101e8:	beq	10120 <fputs@plt+0x6a20>
   101ec:	movw	r0, #3776	; 0xec0
   101f0:	mov	r1, #0
   101f4:	movt	r0, #7
   101f8:	bl	1d11c <fputs@plt+0x13a1c>
   101fc:	cmp	r0, #0
   10200:	bne	10120 <fputs@plt+0x6a20>
   10204:	add	r0, sp, #8
   10208:	bl	41cf8 <fputs@plt+0x385f8>
   1020c:	cmp	r0, #0
   10210:	ldrne	r3, [r6]
   10214:	ldrne	r2, [sp, #8]
   10218:	strne	r2, [r3, #272]	; 0x110
   1021c:	b	10120 <fputs@plt+0x6a20>
   10220:	add	r0, sp, #8
   10224:	ldr	r1, [r5, #16]
   10228:	bl	41f78 <fputs@plt+0x38878>
   1022c:	cmp	r0, #0
   10230:	beq	10114 <fputs@plt+0x6a14>
   10234:	ldr	r3, [sp, #8]
   10238:	cmp	r3, #0
   1023c:	str	r3, [r5, #16]
   10240:	bge	10114 <fputs@plt+0x6a14>
   10244:	movw	r2, #18728	; 0x4928
   10248:	movt	r2, #7
   1024c:	movw	r1, #49600	; 0xc1c0
   10250:	str	r2, [sp]
   10254:	movt	r1, #4
   10258:	mov	r3, r2
   1025c:	mov	r0, #64	; 0x40
   10260:	bl	21ba4 <fputs@plt+0x184a4>
   10264:	str	r7, [r5, #16]
   10268:	b	10114 <fputs@plt+0x6a14>
   1026c:	add	r0, sp, #8
   10270:	bl	41cf8 <fputs@plt+0x385f8>
   10274:	cmp	r0, #0
   10278:	beq	10188 <fputs@plt+0x6a88>
   1027c:	ldr	r3, [sp, #8]
   10280:	cmp	r3, #0
   10284:	ble	102b0 <fputs@plt+0x6bb0>
   10288:	ldr	r2, [r6]
   1028c:	str	r3, [r2, #276]	; 0x114
   10290:	b	10188 <fputs@plt+0x6a88>
   10294:	add	r0, sp, #8
   10298:	bl	41cf8 <fputs@plt+0x385f8>
   1029c:	cmp	r0, #0
   102a0:	ldrne	r3, [r6]
   102a4:	ldrne	r2, [sp, #8]
   102a8:	strne	r2, [r3, #268]	; 0x10c
   102ac:	b	101e0 <fputs@plt+0x6ae0>
   102b0:	movw	r2, #18728	; 0x4928
   102b4:	movt	r2, #7
   102b8:	movw	r1, #49624	; 0xc1d8
   102bc:	str	r2, [sp]
   102c0:	movt	r1, #4
   102c4:	mov	r3, r2
   102c8:	mov	r0, #64	; 0x40
   102cc:	bl	21ba4 <fputs@plt+0x184a4>
   102d0:	b	10188 <fputs@plt+0x6a88>
   102d4:	bl	95d4 <__stack_chk_fail@plt>
   102d8:	andeq	r1, r7, r8, lsr #11
   102dc:	b	3d564 <fputs@plt+0x33e64>
   102e0:	mov	r1, r0
   102e4:	ldr	r0, [r0, #48]	; 0x30
   102e8:	push	{r3, lr}
   102ec:	bl	365c0 <fputs@plt+0x2cec0>
   102f0:	pop	{r3, pc}
   102f4:	push	{r3, lr}
   102f8:	ldr	r0, [r0, #48]	; 0x30
   102fc:	bl	365f8 <fputs@plt+0x2cef8>
   10300:	pop	{r3, pc}
   10304:	push	{r4, r5, r6, lr}
   10308:	mov	r0, #1
   1030c:	bl	281dc <fputs@plt+0x1eadc>
   10310:	subs	r5, r0, #0
   10314:	beq	1033c <fputs@plt+0x6c3c>
   10318:	movw	r4, #3424	; 0xd60
   1031c:	movt	r4, #7
   10320:	add	r0, r4, #24
   10324:	mov	r1, r5
   10328:	mov	r2, #0
   1032c:	bl	b39c <fputs@plt+0x1c9c>
   10330:	cmp	r0, #0
   10334:	str	r0, [r4, #4]
   10338:	beq	10344 <fputs@plt+0x6c44>
   1033c:	pop	{r4, r5, r6, lr}
   10340:	b	27424 <fputs@plt+0x1dd24>
   10344:	mov	r0, #56	; 0x38
   10348:	bl	49000 <_Znwj@@Base>
   1034c:	movw	r1, #501	; 0x1f5
   10350:	mov	r6, r0
   10354:	str	r5, [r0], #8
   10358:	bl	b31c <fputs@plt+0x1c1c>
   1035c:	ldr	r3, [pc, #44]	; 10390 <fputs@plt+0x6c90>
   10360:	mov	r0, #0
   10364:	mov	r1, r5
   10368:	str	r0, [r6, #44]	; 0x2c
   1036c:	mov	r2, r6
   10370:	add	r0, r4, #24
   10374:	str	r3, [r6, #40]	; 0x28
   10378:	str	r6, [r4, #4]
   1037c:	bl	b39c <fputs@plt+0x1c9c>
   10380:	b	1033c <fputs@plt+0x6c3c>
   10384:	mov	r0, r6
   10388:	bl	49050 <_ZdlPv@@Base>
   1038c:	bl	9460 <__cxa_end_cleanup@plt>
   10390:	andeq	fp, r4, r0, lsr pc
   10394:	ldr	r3, [r0, #164]	; 0xa4
   10398:	cmp	r3, #0
   1039c:	beq	103a8 <fputs@plt+0x6ca8>
   103a0:	ldr	r0, [r0, #132]	; 0x84
   103a4:	bx	lr
   103a8:	ldr	r3, [r0, #128]	; 0x80
   103ac:	cmp	r3, #0
   103b0:	ldrne	r0, [r0, #124]	; 0x7c
   103b4:	ldreq	r0, [r0, #120]	; 0x78
   103b8:	bx	lr
   103bc:	push	{r3, r4, r5, r6, r7, lr}
   103c0:	subs	r4, r1, #0
   103c4:	mov	r6, r0
   103c8:	mov	r7, r2
   103cc:	mov	r5, r3
   103d0:	bne	103e4 <fputs@plt+0x6ce4>
   103d4:	pop	{r3, r4, r5, r6, r7, pc}
   103d8:	ldr	r4, [r4, #4]
   103dc:	cmp	r4, #0
   103e0:	popeq	{r3, r4, r5, r6, r7, pc}
   103e4:	ldr	r0, [r4, #12]
   103e8:	cmp	r0, #0
   103ec:	beq	103d8 <fputs@plt+0x6cd8>
   103f0:	ldr	r2, [r6, #328]	; 0x148
   103f4:	cmp	r2, #0
   103f8:	beq	10408 <fputs@plt+0x6d08>
   103fc:	mov	r1, #3
   10400:	bl	2f5f0 <fputs@plt+0x25ef0>
   10404:	ldr	r0, [r4, #12]
   10408:	ldr	r3, [r6, #332]	; 0x14c
   1040c:	cmp	r3, #0
   10410:	beq	10434 <fputs@plt+0x6d34>
   10414:	movw	r2, #3360	; 0xd20
   10418:	movw	r3, #3364	; 0xd24
   1041c:	movt	r2, #7
   10420:	movt	r3, #7
   10424:	ldr	r2, [r2]
   10428:	ldr	r3, [r3]
   1042c:	cmp	r2, r3
   10430:	beq	104b4 <fputs@plt+0x6db4>
   10434:	cmp	r7, #0
   10438:	mov	r3, #0
   1043c:	str	r3, [r6, #328]	; 0x148
   10440:	str	r3, [r6, #332]	; 0x14c
   10444:	beq	104a4 <fputs@plt+0x6da4>
   10448:	ldr	r2, [r6, #84]	; 0x54
   1044c:	mov	r1, #2
   10450:	add	r2, r2, #1
   10454:	bl	2f5f0 <fputs@plt+0x25ef0>
   10458:	ldr	r0, [r4, #12]
   1045c:	mov	r1, #0
   10460:	mov	r2, r5
   10464:	bl	2f6ac <fputs@plt+0x25fac>
   10468:	ldr	r4, [r4, #4]
   1046c:	cmp	r4, #0
   10470:	popeq	{r3, r4, r5, r6, r7, pc}
   10474:	ldr	r0, [r4, #12]
   10478:	cmp	r0, #0
   1047c:	beq	10494 <fputs@plt+0x6d94>
   10480:	bl	2f6cc <fputs@plt+0x25fcc>
   10484:	ldr	r0, [r4, #12]
   10488:	mov	r1, #0
   1048c:	mov	r2, r5
   10490:	bl	2f6ac <fputs@plt+0x25fac>
   10494:	ldr	r4, [r4, #4]
   10498:	cmp	r4, #0
   1049c:	bne	10474 <fputs@plt+0x6d74>
   104a0:	pop	{r3, r4, r5, r6, r7, pc}
   104a4:	mov	r2, r7
   104a8:	mov	r1, #2
   104ac:	bl	2f6ac <fputs@plt+0x25fac>
   104b0:	b	10458 <fputs@plt+0x6d58>
   104b4:	mov	r1, #0
   104b8:	bl	2f628 <fputs@plt+0x25f28>
   104bc:	ldr	r0, [r4, #12]
   104c0:	b	10434 <fputs@plt+0x6d34>
   104c4:	push	{r4, r5, r6, r7}
   104c8:	ldr	r7, [sp, #16]
   104cc:	ldr	r6, [sp, #24]
   104d0:	ldr	r5, [sp, #20]
   104d4:	ldr	r4, [sp, #28]
   104d8:	str	r7, [r0, #16]
   104dc:	str	r6, [r0, #8]
   104e0:	str	r5, [r0, #20]
   104e4:	str	r4, [r0, #24]
   104e8:	stm	r0, {r1, r2}
   104ec:	str	r3, [r0, #12]
   104f0:	pop	{r4, r5, r6, r7}
   104f4:	bx	lr
   104f8:	push	{r4, lr}
   104fc:	mov	r4, r0
   10500:	ldr	r0, [r0]
   10504:	bl	3acfc <fputs@plt+0x315fc>
   10508:	mov	r0, r4
   1050c:	pop	{r4, pc}
   10510:	movw	r3, #3800	; 0xed8
   10514:	movt	r3, #7
   10518:	push	{r4, r5, lr}
   1051c:	mov	r4, r0
   10520:	ldr	r3, [r3]
   10524:	sub	sp, sp, #12
   10528:	cmp	r3, #0
   1052c:	movne	r0, #0
   10530:	bne	10598 <fputs@plt+0x6e98>
   10534:	movw	r2, #14896	; 0x3a30
   10538:	movt	r2, #7
   1053c:	movw	r3, #3424	; 0xd60
   10540:	movt	r3, #7
   10544:	ldr	r2, [r2]
   10548:	ldr	r0, [r3]
   1054c:	cmp	r2, #0
   10550:	ldr	r1, [r4]
   10554:	ldr	r2, [r4, #8]
   10558:	ldr	r3, [r4, #4]
   1055c:	bne	105a0 <fputs@plt+0x6ea0>
   10560:	movw	r0, #3364	; 0xd24
   10564:	movt	r0, #7
   10568:	ldr	r5, [r4, #16]
   1056c:	mov	r2, r3
   10570:	ldr	r0, [r0]
   10574:	ldr	lr, [r4, #20]
   10578:	ldr	r3, [r4, #12]
   1057c:	ldr	ip, [r0]
   10580:	stm	sp, {r5, lr}
   10584:	ldr	ip, [ip, #8]
   10588:	blx	ip
   1058c:	mov	r0, #1
   10590:	mov	r3, #0
   10594:	str	r3, [r4]
   10598:	add	sp, sp, #12
   1059c:	pop	{r4, r5, pc}
   105a0:	rsbs	r3, r3, #1
   105a4:	movcc	r3, #0
   105a8:	bl	103bc <fputs@plt+0x6cbc>
   105ac:	ldm	r4, {r1, r3}
   105b0:	b	10560 <fputs@plt+0x6e60>
   105b4:	movw	ip, #3800	; 0xed8
   105b8:	movt	ip, #7
   105bc:	push	{r4, r5, r6, r7, r8, r9, lr}
   105c0:	mov	r4, r0
   105c4:	ldr	r0, [ip]
   105c8:	sub	sp, sp, #12
   105cc:	mov	r9, r1
   105d0:	mov	r8, r2
   105d4:	cmp	r0, #0
   105d8:	mov	r7, r3
   105dc:	ldr	r6, [sp, #40]	; 0x28
   105e0:	ldr	r5, [sp, #44]	; 0x2c
   105e4:	beq	10620 <fputs@plt+0x6f20>
   105e8:	mov	r0, #28
   105ec:	bl	49000 <_Znwj@@Base>
   105f0:	ldr	r2, [r4, #308]	; 0x134
   105f4:	mov	r3, #0
   105f8:	str	r9, [r0]
   105fc:	str	r8, [r0, #4]
   10600:	str	r7, [r0, #12]
   10604:	str	r6, [r0, #16]
   10608:	str	r5, [r0, #20]
   1060c:	str	r2, [r0, #24]
   10610:	str	r3, [r0, #8]
   10614:	str	r0, [r4, #308]	; 0x134
   10618:	add	sp, sp, #12
   1061c:	pop	{r4, r5, r6, r7, r8, r9, pc}
   10620:	movw	r0, #3364	; 0xd24
   10624:	movt	r0, #7
   10628:	ldr	r0, [r0]
   1062c:	ldr	ip, [r0]
   10630:	str	r6, [sp]
   10634:	str	r5, [sp, #4]
   10638:	ldr	ip, [ip, #8]
   1063c:	blx	ip
   10640:	add	sp, sp, #12
   10644:	pop	{r4, r5, r6, r7, r8, r9, pc}
   10648:	push	{r3, r4, r5, lr}
   1064c:	mov	r5, r0
   10650:	ldr	r0, [r0, #308]	; 0x134
   10654:	cmp	r0, #0
   10658:	popeq	{r3, r4, r5, pc}
   1065c:	bl	10510 <fputs@plt+0x6e10>
   10660:	cmp	r0, #0
   10664:	popeq	{r3, r4, r5, pc}
   10668:	ldr	r4, [r5, #308]	; 0x134
   1066c:	ldr	r3, [r4, #24]
   10670:	ldr	r0, [r4]
   10674:	str	r3, [r5, #308]	; 0x134
   10678:	bl	3acfc <fputs@plt+0x315fc>
   1067c:	mov	r0, r4
   10680:	bl	49050 <_ZdlPv@@Base>
   10684:	ldr	r0, [r5, #308]	; 0x134
   10688:	cmp	r0, #0
   1068c:	bne	1065c <fputs@plt+0x6f5c>
   10690:	pop	{r3, r4, r5, pc}
   10694:	push	{r4, r5, r6, r7, r8, r9, lr}
   10698:	sub	sp, sp, #12
   1069c:	mov	r8, r3
   106a0:	mov	r9, r0
   106a4:	mov	r5, r1
   106a8:	mov	r4, r2
   106ac:	ldr	r7, [sp, #40]	; 0x28
   106b0:	ldr	r6, [sp, #44]	; 0x2c
   106b4:	bl	10648 <fputs@plt+0x6f48>
   106b8:	movw	r3, #3800	; 0xed8
   106bc:	movt	r3, #7
   106c0:	ldr	ip, [r9, #308]	; 0x134
   106c4:	ldr	r3, [r3]
   106c8:	cmp	r3, #0
   106cc:	bne	10774 <fputs@plt+0x7074>
   106d0:	cmp	ip, #0
   106d4:	bne	1072c <fputs@plt+0x702c>
   106d8:	movw	r2, #14896	; 0x3a30
   106dc:	movt	r2, #7
   106e0:	movw	r3, #3424	; 0xd60
   106e4:	movt	r3, #7
   106e8:	ldr	r2, [r2]
   106ec:	ldr	r0, [r3]
   106f0:	cmp	r2, #0
   106f4:	bne	10784 <fputs@plt+0x7084>
   106f8:	movw	r3, #3364	; 0xd24
   106fc:	movt	r3, #7
   10700:	mov	r1, r5
   10704:	mov	r2, r4
   10708:	ldr	r0, [r3]
   1070c:	mov	r3, r8
   10710:	ldr	ip, [r0]
   10714:	str	r7, [sp]
   10718:	str	r6, [sp, #4]
   1071c:	ldr	ip, [ip, #8]
   10720:	blx	ip
   10724:	b	1076c <fputs@plt+0x706c>
   10728:	mov	ip, r0
   1072c:	ldr	r0, [ip, #24]
   10730:	cmp	r0, #0
   10734:	bne	10728 <fputs@plt+0x7028>
   10738:	add	r9, ip, #24
   1073c:	mov	r0, #28
   10740:	bl	49000 <_Znwj@@Base>
   10744:	ldr	r2, [sp, #48]	; 0x30
   10748:	mov	r3, #0
   1074c:	str	r5, [r0]
   10750:	str	r4, [r0, #4]
   10754:	str	r2, [r0, #8]
   10758:	str	r8, [r0, #12]
   1075c:	str	r7, [r0, #16]
   10760:	str	r6, [r0, #20]
   10764:	str	r3, [r0, #24]
   10768:	str	r0, [r9]
   1076c:	add	sp, sp, #12
   10770:	pop	{r4, r5, r6, r7, r8, r9, pc}
   10774:	cmp	ip, #0
   10778:	addeq	r9, r9, #308	; 0x134
   1077c:	bne	1072c <fputs@plt+0x702c>
   10780:	b	1073c <fputs@plt+0x703c>
   10784:	rsbs	r3, r4, #1
   10788:	mov	r1, r5
   1078c:	ldr	r2, [sp, #48]	; 0x30
   10790:	movcc	r3, #0
   10794:	bl	103bc <fputs@plt+0x6cbc>
   10798:	b	106f8 <fputs@plt+0x6ff8>
   1079c:	push	{r4, r5, r6, lr}
   107a0:	movw	r4, #3424	; 0xd60
   107a4:	movt	r4, #7
   107a8:	mov	r3, #0
   107ac:	mov	r5, r0
   107b0:	str	r3, [r4, #56]	; 0x38
   107b4:	ldr	r3, [r0]
   107b8:	cmp	r3, #0
   107bc:	movne	r2, r0
   107c0:	movne	r3, #1
   107c4:	beq	10844 <fputs@plt+0x7144>
   107c8:	str	r3, [r4, #56]	; 0x38
   107cc:	mov	r0, r3
   107d0:	ldr	r1, [r2, #8]!
   107d4:	add	r3, r3, #1
   107d8:	cmp	r1, #0
   107dc:	bne	107c8 <fputs@plt+0x70c8>
   107e0:	cmp	r0, #266338304	; 0xfe00000
   107e4:	lslls	r0, r0, #3
   107e8:	mvnhi	r0, #0
   107ec:	bl	958c <_Znaj@plt>
   107f0:	ldr	r1, [r4, #56]	; 0x38
   107f4:	cmp	r1, #0
   107f8:	lslgt	r6, r1, #3
   107fc:	movgt	ip, r5
   10800:	movgt	r3, #0
   10804:	str	r0, [r4, #60]	; 0x3c
   10808:	ble	10830 <fputs@plt+0x7130>
   1080c:	ldr	r4, [r5, r3]
   10810:	mov	r2, r0
   10814:	add	ip, ip, #8
   10818:	str	r4, [r2, r3]!
   1081c:	add	r3, r3, #8
   10820:	ldr	r4, [ip, #-4]
   10824:	cmp	r3, r6
   10828:	str	r4, [r2, #4]
   1082c:	bne	1080c <fputs@plt+0x710c>
   10830:	movw	r3, #60360	; 0xebc8
   10834:	mov	r2, #8
   10838:	movt	r3, #0
   1083c:	pop	{r4, r5, r6, lr}
   10840:	b	934c <qsort@plt>
   10844:	mov	r0, #222	; 0xde
   10848:	movw	r1, #49664	; 0xc200
   1084c:	movt	r1, #4
   10850:	bl	430dc <fputs@plt+0x399dc>
   10854:	ldr	r0, [r4, #56]	; 0x38
   10858:	b	107e0 <fputs@plt+0x70e0>
   1085c:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   10860:	movw	r6, #3232	; 0xca0
   10864:	movt	r6, #7
   10868:	sub	sp, sp, #40	; 0x28
   1086c:	mov	r0, #64	; 0x40
   10870:	ldr	r3, [r6]
   10874:	str	r3, [sp, #36]	; 0x24
   10878:	bl	958c <_Znaj@plt>
   1087c:	mov	r4, r0
   10880:	bl	2ba08 <fputs@plt+0x22308>
   10884:	cmp	r0, #0
   10888:	beq	10974 <fputs@plt+0x7274>
   1088c:	movw	r1, #49672	; 0xc208
   10890:	movt	r1, #4
   10894:	bl	95f8 <strtok@plt>
   10898:	subs	r7, r0, #0
   1089c:	beq	1096c <fputs@plt+0x726c>
   108a0:	mov	r5, #1
   108a4:	mov	r8, #0
   108a8:	mov	r9, #16
   108ac:	movw	r1, #49676	; 0xc20c
   108b0:	mov	r0, r7
   108b4:	movt	r1, #4
   108b8:	add	r2, sp, #8
   108bc:	add	r3, sp, #12
   108c0:	bl	94e4 <sscanf@plt>
   108c4:	cmp	r0, #1
   108c8:	beq	109bc <fputs@plt+0x72bc>
   108cc:	cmp	r0, #2
   108d0:	bne	1098c <fputs@plt+0x728c>
   108d4:	ldr	r3, [sp, #8]
   108d8:	ldr	r2, [sp, #12]
   108dc:	cmp	r2, r3
   108e0:	blt	1098c <fputs@plt+0x728c>
   108e4:	cmp	r3, #0
   108e8:	blt	1098c <fputs@plt+0x728c>
   108ec:	cmp	r5, r9
   108f0:	blt	10934 <fputs@plt+0x7234>
   108f4:	lsl	r7, r9, #1
   108f8:	cmp	r7, #532676608	; 0x1fc00000
   108fc:	lslls	r0, r9, #3
   10900:	mvnhi	r0, #0
   10904:	bl	958c <_Znaj@plt>
   10908:	mov	r1, r4
   1090c:	lsl	r2, r9, #2
   10910:	mov	sl, r0
   10914:	bl	94f0 <memcpy@plt>
   10918:	cmp	r4, #0
   1091c:	beq	109cc <fputs@plt+0x72cc>
   10920:	mov	r0, r4
   10924:	mov	r9, r7
   10928:	bl	961c <_ZdaPv@plt>
   1092c:	ldr	r3, [sp, #8]
   10930:	mov	r4, sl
   10934:	str	r3, [r4, r8]
   10938:	ldr	r3, [sp, #8]
   1093c:	cmp	r3, #0
   10940:	beq	1096c <fputs@plt+0x726c>
   10944:	ldr	r3, [sp, #12]
   10948:	movw	r1, #49672	; 0xc208
   1094c:	mov	r0, #0
   10950:	movt	r1, #4
   10954:	add	r8, r8, #8
   10958:	str	r3, [r4, r5, lsl #2]
   1095c:	add	r5, r5, #2
   10960:	bl	95f8 <strtok@plt>
   10964:	subs	r7, r0, #0
   10968:	bne	108ac <fputs@plt+0x71ac>
   1096c:	mov	r0, r4
   10970:	bl	1079c <fputs@plt+0x709c>
   10974:	ldr	r2, [sp, #36]	; 0x24
   10978:	ldr	r3, [r6]
   1097c:	cmp	r2, r3
   10980:	bne	109dc <fputs@plt+0x72dc>
   10984:	add	sp, sp, #40	; 0x28
   10988:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   1098c:	mov	r1, r7
   10990:	add	r0, sp, #16
   10994:	bl	440a0 <fputs@plt+0x3a9a0>
   10998:	movw	r3, #18728	; 0x4928
   1099c:	add	r2, sp, #16
   109a0:	movt	r3, #7
   109a4:	movw	r1, #49684	; 0xc214
   109a8:	str	r3, [sp]
   109ac:	movt	r1, #4
   109b0:	mov	r0, #64	; 0x40
   109b4:	bl	21ba4 <fputs@plt+0x184a4>
   109b8:	b	10974 <fputs@plt+0x7274>
   109bc:	ldr	r2, [sp, #8]
   109c0:	mov	r3, r2
   109c4:	str	r2, [sp, #12]
   109c8:	b	108e4 <fputs@plt+0x71e4>
   109cc:	mov	r4, sl
   109d0:	mov	r9, r7
   109d4:	ldr	r3, [sp, #8]
   109d8:	b	10934 <fputs@plt+0x7234>
   109dc:	bl	95d4 <__stack_chk_fail@plt>
   109e0:	movw	r3, #3424	; 0xd60
   109e4:	movt	r3, #7
   109e8:	push	{r4, r5}
   109ec:	ldr	r4, [r3, #56]	; 0x38
   109f0:	ldr	r5, [r3, #60]	; 0x3c
   109f4:	cmp	r4, #0
   109f8:	ble	10a48 <fputs@plt+0x7348>
   109fc:	ldr	ip, [r5]
   10a00:	cmp	r1, ip
   10a04:	blt	10a88 <fputs@plt+0x7388>
   10a08:	ldr	r3, [r5, #4]
   10a0c:	cmp	r1, r3
   10a10:	movgt	r3, r5
   10a14:	movgt	r2, #0
   10a18:	bgt	10a3c <fputs@plt+0x733c>
   10a1c:	b	10a5c <fputs@plt+0x735c>
   10a20:	ldr	ip, [r3, #8]
   10a24:	add	r3, r3, #8
   10a28:	cmp	ip, r1
   10a2c:	bgt	10a68 <fputs@plt+0x7368>
   10a30:	ldr	ip, [r3, #4]
   10a34:	cmp	r1, ip
   10a38:	ble	10a5c <fputs@plt+0x735c>
   10a3c:	add	r2, r2, #1
   10a40:	cmp	r2, r4
   10a44:	bne	10a20 <fputs@plt+0x7320>
   10a48:	add	r4, r5, r4, lsl #3
   10a4c:	ldr	r3, [r4, #-4]
   10a50:	str	r3, [r0]
   10a54:	pop	{r4, r5}
   10a58:	bx	lr
   10a5c:	str	r1, [r0]
   10a60:	pop	{r4, r5}
   10a64:	bx	lr
   10a68:	cmp	r2, #0
   10a6c:	ble	10a88 <fputs@plt+0x7388>
   10a70:	add	r2, r5, r2, lsl #3
   10a74:	rsb	r4, r1, ip
   10a78:	ldr	r3, [r2, #-4]
   10a7c:	rsb	r1, r3, r1
   10a80:	cmp	r4, r1
   10a84:	bge	10a50 <fputs@plt+0x7350>
   10a88:	str	ip, [r0]
   10a8c:	pop	{r4, r5}
   10a90:	bx	lr
   10a94:	movw	r2, #15128	; 0x3b18
   10a98:	movt	r2, #7
   10a9c:	movw	r3, #15132	; 0x3b1c
   10aa0:	movt	r3, #7
   10aa4:	ldr	r2, [r2]
   10aa8:	ldr	r0, [r0]
   10aac:	ldr	r1, [r3]
   10ab0:	add	r2, r2, r2, lsl #3
   10ab4:	lsl	r2, r2, #3
   10ab8:	b	40724 <fputs@plt+0x37024>
   10abc:	push	{r4, r5, r6, r7, r8, r9, lr}
   10ac0:	movw	r6, #3232	; 0xca0
   10ac4:	movt	r6, #7
   10ac8:	subs	r8, r3, #0
   10acc:	sub	sp, sp, #52	; 0x34
   10ad0:	mov	r4, r0
   10ad4:	ldr	r3, [r6]
   10ad8:	str	r1, [sp, #12]
   10adc:	str	r2, [sp, #8]
   10ae0:	str	r3, [sp, #44]	; 0x2c
   10ae4:	bne	10afc <fputs@plt+0x73fc>
   10ae8:	movw	r3, #3424	; 0xd60
   10aec:	movt	r3, #7
   10af0:	ldr	r3, [r3, #64]	; 0x40
   10af4:	cmp	r3, #0
   10af8:	beq	10b24 <fputs@plt+0x7424>
   10afc:	cmp	r4, #0
   10b00:	beq	10b24 <fputs@plt+0x7424>
   10b04:	mov	r3, #0
   10b08:	b	10b14 <fputs@plt+0x7414>
   10b0c:	mov	r3, r4
   10b10:	mov	r4, r2
   10b14:	ldr	r2, [r4, #4]
   10b18:	str	r3, [r4, #4]
   10b1c:	cmp	r2, #0
   10b20:	bne	10b0c <fputs@plt+0x740c>
   10b24:	rsbs	r7, r8, #1
   10b28:	ldr	r3, [sp, #12]
   10b2c:	movcc	r7, #0
   10b30:	cmp	r3, #0
   10b34:	movle	r3, #0
   10b38:	andgt	r3, r7, #1
   10b3c:	cmp	r3, #0
   10b40:	beq	10c08 <fputs@plt+0x7508>
   10b44:	movw	r5, #45464	; 0xb198
   10b48:	movt	r5, #6
   10b4c:	vldr	d7, [r5]
   10b50:	vcmpe.f64	d7, #0.0
   10b54:	vmrs	APSR_nzcv, fpscr
   10b58:	blt	10c08 <fputs@plt+0x7508>
   10b5c:	movw	r9, #45508	; 0xb1c4
   10b60:	movt	r9, #6
   10b64:	ldr	r3, [sp, #8]
   10b68:	ldr	r2, [r9]
   10b6c:	mul	r3, r2, r3
   10b70:	cmp	r3, #0
   10b74:	ble	10c08 <fputs@plt+0x7508>
   10b78:	movw	r3, #3424	; 0xd60
   10b7c:	movt	r3, #7
   10b80:	ldr	r0, [r3]
   10b84:	add	r0, r0, #24
   10b88:	bl	10a94 <fputs@plt+0x7394>
   10b8c:	mov	r1, r0
   10b90:	add	r0, sp, #20
   10b94:	bl	408ac <fputs@plt+0x371ac>
   10b98:	ldr	r3, [r9]
   10b9c:	ldr	r1, [sp, #8]
   10ba0:	vldr	s13, [sp, #12]
   10ba4:	vcvt.f64.s32	d7, s13
   10ba8:	ldr	r2, [sp, #20]
   10bac:	mul	r1, r1, r3
   10bb0:	cmp	r2, #0
   10bb4:	vmov	s0, r1
   10bb8:	vcvt.f64.s32	d0, s0
   10bbc:	vdiv.f64	d0, d0, d7
   10bc0:	bne	10ce4 <fputs@plt+0x75e4>
   10bc4:	vmov	s15, r3
   10bc8:	vcvt.f64.s32	d6, s15
   10bcc:	vldr	d7, [r5]
   10bd0:	vdiv.f64	d0, d0, d6
   10bd4:	vcmpe.f64	d0, d7
   10bd8:	vmrs	APSR_nzcv, fpscr
   10bdc:	ble	10c08 <fputs@plt+0x7508>
   10be0:	add	r0, sp, #24
   10be4:	bl	4410c <fputs@plt+0x3aa0c>
   10be8:	movw	r3, #18728	; 0x4928
   10bec:	movw	r1, #49704	; 0xc228
   10bf0:	movt	r3, #7
   10bf4:	add	r2, sp, #24
   10bf8:	str	r3, [sp]
   10bfc:	movt	r1, #4
   10c00:	mov	r0, #4
   10c04:	bl	21bdc <fputs@plt+0x184dc>
   10c08:	cmp	r4, #0
   10c0c:	movne	r5, r4
   10c10:	beq	10c38 <fputs@plt+0x7538>
   10c14:	ldr	ip, [r5]
   10c18:	mov	r0, r5
   10c1c:	add	r1, sp, #12
   10c20:	add	r2, sp, #8
   10c24:	ldr	ip, [ip, #108]	; 0x6c
   10c28:	blx	ip
   10c2c:	ldr	r5, [r5, #4]
   10c30:	cmp	r5, #0
   10c34:	bne	10c14 <fputs@plt+0x7514>
   10c38:	cmp	r8, #0
   10c3c:	bne	10c54 <fputs@plt+0x7554>
   10c40:	movw	r3, #3424	; 0xd60
   10c44:	movt	r3, #7
   10c48:	ldr	r2, [r3, #64]	; 0x40
   10c4c:	cmp	r2, #0
   10c50:	beq	10cd4 <fputs@plt+0x75d4>
   10c54:	cmp	r4, #0
   10c58:	movne	r2, #0
   10c5c:	bne	10c6c <fputs@plt+0x756c>
   10c60:	b	10c7c <fputs@plt+0x757c>
   10c64:	mov	r2, r4
   10c68:	mov	r4, r3
   10c6c:	ldr	r3, [r4, #4]
   10c70:	str	r2, [r4, #4]
   10c74:	cmp	r3, #0
   10c78:	bne	10c64 <fputs@plt+0x7564>
   10c7c:	cmp	r7, #0
   10c80:	bne	10cc8 <fputs@plt+0x75c8>
   10c84:	ldr	r3, [sp, #8]
   10c88:	cmp	r3, #0
   10c8c:	bne	10cb4 <fputs@plt+0x75b4>
   10c90:	ldr	r3, [sp, #12]
   10c94:	cmp	r3, #0
   10c98:	bne	10cb4 <fputs@plt+0x75b4>
   10c9c:	ldr	r2, [sp, #44]	; 0x2c
   10ca0:	ldr	r3, [r6]
   10ca4:	cmp	r2, r3
   10ca8:	bne	10cf4 <fputs@plt+0x75f4>
   10cac:	add	sp, sp, #52	; 0x34
   10cb0:	pop	{r4, r5, r6, r7, r8, r9, pc}
   10cb4:	movw	r1, #49664	; 0xc200
   10cb8:	movw	r0, #2070	; 0x816
   10cbc:	movt	r1, #4
   10cc0:	bl	430dc <fputs@plt+0x399dc>
   10cc4:	b	10c9c <fputs@plt+0x759c>
   10cc8:	movw	r3, #3424	; 0xd60
   10ccc:	movt	r3, #7
   10cd0:	ldr	r8, [r3, #64]	; 0x40
   10cd4:	rsbs	r8, r8, #1
   10cd8:	movcc	r8, #0
   10cdc:	str	r8, [r3, #64]	; 0x40
   10ce0:	b	10c84 <fputs@plt+0x7584>
   10ce4:	mul	r3, r2, r3
   10ce8:	vmov	s15, r3
   10cec:	vcvt.f64.s32	d6, s15
   10cf0:	b	10bcc <fputs@plt+0x74cc>
   10cf4:	bl	95d4 <__stack_chk_fail@plt>
   10cf8:	mov	r3, r0
   10cfc:	mov	r0, r1
   10d00:	mov	r1, r3
   10d04:	b	3ef64 <fputs@plt+0x35864>
   10d08:	ldr	r3, [r0, #200]	; 0xc8
   10d0c:	push	{r4, lr}
   10d10:	cmp	r3, #0
   10d14:	mov	r4, r0
   10d18:	beq	10d38 <fputs@plt+0x7638>
   10d1c:	ldr	r0, [r0, #184]	; 0xb8
   10d20:	cmp	r0, #0
   10d24:	popeq	{r4, pc}
   10d28:	add	r1, r4, #188	; 0xbc
   10d2c:	bl	3ae20 <fputs@plt+0x31720>
   10d30:	str	r0, [r4, #184]	; 0xb8
   10d34:	pop	{r4, pc}
   10d38:	ldr	r0, [r0, #164]	; 0xa4
   10d3c:	cmp	r0, #0
   10d40:	popeq	{r4, pc}
   10d44:	add	r1, r4, #172	; 0xac
   10d48:	bl	3ae20 <fputs@plt+0x31720>
   10d4c:	str	r0, [r4, #164]	; 0xa4
   10d50:	pop	{r4, pc}
   10d54:	ldr	r3, [r0, #76]	; 0x4c
   10d58:	push	{r4, r5, lr}
   10d5c:	cmp	r3, #0
   10d60:	sub	sp, sp, #12
   10d64:	mov	r4, r0
   10d68:	mov	r5, r1
   10d6c:	beq	10d78 <fputs@plt+0x7678>
   10d70:	add	sp, sp, #12
   10d74:	pop	{r4, r5, pc}
   10d78:	mov	r0, r1
   10d7c:	bl	3e068 <fputs@plt+0x34968>
   10d80:	cmp	r0, #0
   10d84:	beq	10d9c <fputs@plt+0x769c>
   10d88:	ldr	r3, [r4, #48]	; 0x30
   10d8c:	str	r5, [r4, #48]	; 0x30
   10d90:	str	r3, [r4, #44]	; 0x2c
   10d94:	add	sp, sp, #12
   10d98:	pop	{r4, r5, pc}
   10d9c:	movw	r2, #18728	; 0x4928
   10da0:	movt	r2, #7
   10da4:	movw	r1, #49728	; 0xc240
   10da8:	str	r2, [sp]
   10dac:	movt	r1, #4
   10db0:	mov	r3, r2
   10db4:	mov	r0, #131072	; 0x20000
   10db8:	bl	21ba4 <fputs@plt+0x184a4>
   10dbc:	add	sp, sp, #12
   10dc0:	pop	{r4, r5, pc}
   10dc4:	push	{r3, r4, r5, lr}
   10dc8:	mov	r4, r0
   10dcc:	ldr	r3, [r0, #76]	; 0x4c
   10dd0:	cmp	r3, #0
   10dd4:	popne	{r3, r4, r5, pc}
   10dd8:	cmp	r1, #0
   10ddc:	beq	10dec <fputs@plt+0x76ec>
   10de0:	ldrb	r3, [r1]
   10de4:	cmp	r3, #0
   10de8:	bne	10e10 <fputs@plt+0x7710>
   10dec:	ldr	r0, [r4, #52]	; 0x34
   10df0:	ldr	r1, [r4, #48]	; 0x30
   10df4:	bl	3d394 <fputs@plt+0x33c94>
   10df8:	cmp	r0, #0
   10dfc:	ldrge	r2, [r4, #56]	; 0x38
   10e00:	ldrge	r3, [r4, #52]	; 0x34
   10e04:	strge	r2, [r4, #52]	; 0x34
   10e08:	strge	r3, [r4, #56]	; 0x38
   10e0c:	pop	{r3, r4, r5, pc}
   10e10:	mov	r0, r1
   10e14:	bl	3cf78 <fputs@plt+0x33878>
   10e18:	ldr	r1, [r4, #48]	; 0x30
   10e1c:	mov	r5, r0
   10e20:	bl	3d394 <fputs@plt+0x33c94>
   10e24:	cmp	r0, #0
   10e28:	ldrge	r3, [r4, #56]	; 0x38
   10e2c:	strge	r5, [r4, #56]	; 0x38
   10e30:	strge	r3, [r4, #52]	; 0x34
   10e34:	pop	{r3, r4, r5, pc}
   10e38:	push	{r3, lr}
   10e3c:	mov	r0, #0
   10e40:	bl	281dc <fputs@plt+0x1eadc>
   10e44:	movw	r3, #3424	; 0xd60
   10e48:	movt	r3, #7
   10e4c:	mov	r1, r0
   10e50:	ldr	r0, [r3]
   10e54:	bl	10dc4 <fputs@plt+0x76c4>
   10e58:	pop	{r3, lr}
   10e5c:	b	27424 <fputs@plt+0x1dd24>
   10e60:	push	{r4, r5, r6, lr}
   10e64:	movw	r5, #3232	; 0xca0
   10e68:	movt	r5, #7
   10e6c:	ldr	r2, [r0, #76]	; 0x4c
   10e70:	sub	sp, sp, #8
   10e74:	mov	r4, r0
   10e78:	ldr	r3, [r5]
   10e7c:	cmp	r2, #0
   10e80:	mov	r6, r1
   10e84:	str	r3, [sp, #4]
   10e88:	bne	10eb4 <fputs@plt+0x77b4>
   10e8c:	cmp	r1, #0
   10e90:	bne	10ecc <fputs@plt+0x77cc>
   10e94:	ldr	r0, [r0, #20]
   10e98:	ldr	r1, [r4, #24]
   10e9c:	ldr	r2, [r4, #32]
   10ea0:	ldr	r3, [r4, #28]
   10ea4:	str	r0, [r4, #24]
   10ea8:	str	r1, [r4, #20]
   10eac:	str	r2, [r4, #28]
   10eb0:	str	r3, [r4, #32]
   10eb4:	ldr	r2, [sp, #4]
   10eb8:	ldr	r3, [r5]
   10ebc:	cmp	r2, r3
   10ec0:	bne	10ef4 <fputs@plt+0x77f4>
   10ec4:	add	sp, sp, #8
   10ec8:	pop	{r4, r5, r6, pc}
   10ecc:	ldr	r3, [r0, #24]
   10ed0:	mov	r0, sp
   10ed4:	str	r3, [r4, #20]
   10ed8:	bl	109e0 <fputs@plt+0x72e0>
   10edc:	ldr	r3, [r4, #28]
   10ee0:	ldr	r2, [sp]
   10ee4:	str	r6, [r4, #28]
   10ee8:	str	r3, [r4, #32]
   10eec:	str	r2, [r4, #24]
   10ef0:	b	10eb4 <fputs@plt+0x77b4>
   10ef4:	bl	95d4 <__stack_chk_fail@plt>
   10ef8:	push	{r4, r5, lr}
   10efc:	movw	r4, #3232	; 0xca0
   10f00:	movt	r4, #7
   10f04:	sub	sp, sp, #12
   10f08:	movw	r5, #3424	; 0xd60
   10f0c:	movt	r5, #7
   10f10:	ldr	r3, [r4]
   10f14:	str	r3, [sp, #4]
   10f18:	bl	25d70 <fputs@plt+0x1c670>
   10f1c:	cmp	r0, #0
   10f20:	bne	10f4c <fputs@plt+0x784c>
   10f24:	ldr	r0, [r5]
   10f28:	mov	r1, #0
   10f2c:	bl	10e60 <fputs@plt+0x7760>
   10f30:	bl	27424 <fputs@plt+0x1dd24>
   10f34:	ldr	r2, [sp, #4]
   10f38:	ldr	r3, [r4]
   10f3c:	cmp	r2, r3
   10f40:	bne	10f84 <fputs@plt+0x7884>
   10f44:	add	sp, sp, #12
   10f48:	pop	{r4, r5, pc}
   10f4c:	ldr	r3, [r5]
   10f50:	mov	r0, sp
   10f54:	mov	r1, #122	; 0x7a
   10f58:	ldr	r2, [r3, #28]
   10f5c:	bl	41ec4 <fputs@plt+0x387c4>
   10f60:	cmp	r0, #0
   10f64:	beq	10f24 <fputs@plt+0x7824>
   10f68:	ldr	r1, [sp]
   10f6c:	cmp	r1, #0
   10f70:	movle	r1, #1
   10f74:	strle	r1, [sp]
   10f78:	ldr	r0, [r5]
   10f7c:	bl	10e60 <fputs@plt+0x7760>
   10f80:	b	10f30 <fputs@plt+0x7830>
   10f84:	bl	95d4 <__stack_chk_fail@plt>
   10f88:	ldr	r3, [r0, #76]	; 0x4c
   10f8c:	cmp	r3, #0
   10f90:	bxne	lr
   10f94:	ldr	r3, [r0, #28]
   10f98:	cmp	r3, r1
   10f9c:	beq	10fac <fputs@plt+0x78ac>
   10fa0:	cmp	r1, #0
   10fa4:	strgt	r1, [r0, #36]	; 0x24
   10fa8:	bxgt	lr
   10fac:	mov	r3, #0
   10fb0:	str	r3, [r0, #36]	; 0x24
   10fb4:	bx	lr
   10fb8:	ldr	r3, [r0, #76]	; 0x4c
   10fbc:	cmp	r3, #0
   10fc0:	streq	r1, [r0, #40]	; 0x28
   10fc4:	bx	lr
   10fc8:	ldr	r0, [r0, #316]	; 0x13c
   10fcc:	bx	lr
   10fd0:	ldr	r0, [r0, #312]	; 0x138
   10fd4:	bx	lr
   10fd8:	ldr	r0, [r0, #324]	; 0x144
   10fdc:	bx	lr
   10fe0:	ldr	r0, [r0, #320]	; 0x140
   10fe4:	bx	lr
   10fe8:	ldr	r3, [r0, #76]	; 0x4c
   10fec:	cmp	r3, #0
   10ff0:	bxne	lr
   10ff4:	movw	r3, #3424	; 0xd60
   10ff8:	movt	r3, #7
   10ffc:	ldr	r3, [r3]
   11000:	ldr	r2, [r3, #312]	; 0x138
   11004:	str	r1, [r3, #312]	; 0x138
   11008:	str	r2, [r3, #316]	; 0x13c
   1100c:	bx	lr
   11010:	ldr	r3, [r0, #76]	; 0x4c
   11014:	cmp	r3, #0
   11018:	bxne	lr
   1101c:	movw	r3, #3424	; 0xd60
   11020:	movt	r3, #7
   11024:	ldr	r3, [r3]
   11028:	ldr	r2, [r3, #320]	; 0x140
   1102c:	str	r1, [r3, #320]	; 0x140
   11030:	str	r2, [r3, #324]	; 0x144
   11034:	bx	lr
   11038:	ldr	r2, [r0, #164]	; 0xa4
   1103c:	mov	r3, r0
   11040:	cmp	r2, #0
   11044:	ldrne	r0, [r3, #172]	; 0xac
   11048:	ldrne	r2, [r3, #180]	; 0xb4
   1104c:	ldreq	r0, [r0, #180]	; 0xb4
   11050:	rsbne	r0, r2, r0
   11054:	ldr	r2, [r3, #200]	; 0xc8
   11058:	rsbeq	r0, r0, #0
   1105c:	cmp	r2, #0
   11060:	ldrne	r3, [r3, #188]	; 0xbc
   11064:	addne	r0, r0, r3
   11068:	bx	lr
   1106c:	ldr	r3, [r0, #164]	; 0xa4
   11070:	cmp	r3, #0
   11074:	rsbeq	r1, r1, #0
   11078:	ldrne	r3, [r0, #172]	; 0xac
   1107c:	rsbne	r1, r1, r3
   11080:	ldr	r3, [r0, #200]	; 0xc8
   11084:	str	r1, [r0, #180]	; 0xb4
   11088:	cmp	r3, #0
   1108c:	ldrne	r3, [r0, #188]	; 0xbc
   11090:	ldrne	r2, [r0, #180]	; 0xb4
   11094:	addne	r3, r2, r3
   11098:	strne	r3, [r0, #180]	; 0xb4
   1109c:	bx	lr
   110a0:	ldr	r2, [r0, #112]	; 0x70
   110a4:	mov	r3, r0
   110a8:	ldr	r0, [r0, #104]	; 0x68
   110ac:	cmp	r2, #1
   110b0:	subgt	r2, r2, #1
   110b4:	ldrgt	r3, [r3, #96]	; 0x60
   110b8:	mlagt	r0, r3, r2, r0
   110bc:	bx	lr
   110c0:	push	{r3, lr}
   110c4:	bl	3f53c <fputs@plt+0x35e3c>
   110c8:	pop	{r3, pc}
   110cc:	ldr	r0, [r0, #124]	; 0x7c
   110d0:	bx	lr
   110d4:	ldr	r3, [r0, #200]	; 0xc8
   110d8:	push	{r4, lr}
   110dc:	cmp	r3, #0
   110e0:	beq	11118 <fputs@plt+0x7a18>
   110e4:	ldr	r4, [r0, #184]	; 0xb8
   110e8:	b	11108 <fputs@plt+0x7a08>
   110ec:	ldr	r3, [r4]
   110f0:	mov	r0, r4
   110f4:	ldr	r3, [r3, #60]	; 0x3c
   110f8:	blx	r3
   110fc:	cmp	r0, #0
   11100:	popne	{r4, pc}
   11104:	ldr	r4, [r4, #4]
   11108:	cmp	r4, #0
   1110c:	bne	110ec <fputs@plt+0x79ec>
   11110:	mov	r0, #0
   11114:	pop	{r4, pc}
   11118:	ldr	r4, [r0, #164]	; 0xa4
   1111c:	b	11108 <fputs@plt+0x7a08>
   11120:	push	{r3, lr}
   11124:	bl	110d4 <fputs@plt+0x79d4>
   11128:	subs	r3, r0, #0
   1112c:	beq	11140 <fputs@plt+0x7a40>
   11130:	ldr	r3, [r3]
   11134:	ldr	r3, [r3, #28]
   11138:	blx	r3
   1113c:	pop	{r3, pc}
   11140:	movw	r3, #15148	; 0x3b2c
   11144:	movt	r3, #7
   11148:	ldr	r0, [r3]
   1114c:	pop	{r3, pc}
   11150:	push	{r3, lr}
   11154:	bl	110d4 <fputs@plt+0x79d4>
   11158:	subs	r3, r0, #0
   1115c:	beq	11170 <fputs@plt+0x7a70>
   11160:	ldr	r3, [r3]
   11164:	ldr	r3, [r3, #44]	; 0x2c
   11168:	blx	r3
   1116c:	pop	{r3, pc}
   11170:	movw	r3, #15148	; 0x3b2c
   11174:	movt	r3, #7
   11178:	ldr	r0, [r3]
   1117c:	pop	{r3, pc}
   11180:	push	{r4, lr}
   11184:	movw	r4, #3232	; 0xca0
   11188:	movt	r4, #7
   1118c:	sub	sp, sp, #16
   11190:	ldr	r3, [r4]
   11194:	str	r3, [sp, #12]
   11198:	bl	110d4 <fputs@plt+0x79d4>
   1119c:	subs	r3, r0, #0
   111a0:	beq	111e4 <fputs@plt+0x7ae4>
   111a4:	ldr	ip, [r3]
   111a8:	add	r1, sp, #4
   111ac:	mov	r3, #0
   111b0:	add	r2, sp, #8
   111b4:	str	r3, [sp, #4]
   111b8:	str	r3, [sp, #8]
   111bc:	ldr	r3, [ip, #64]	; 0x40
   111c0:	blx	r3
   111c4:	ldr	r0, [sp, #4]
   111c8:	rsb	r0, r0, #0
   111cc:	ldr	r2, [sp, #12]
   111d0:	ldr	r3, [r4]
   111d4:	cmp	r2, r3
   111d8:	bne	111f4 <fputs@plt+0x7af4>
   111dc:	add	sp, sp, #16
   111e0:	pop	{r4, pc}
   111e4:	movw	r3, #15144	; 0x3b28
   111e8:	movt	r3, #7
   111ec:	ldr	r0, [r3]
   111f0:	b	111cc <fputs@plt+0x7acc>
   111f4:	bl	95d4 <__stack_chk_fail@plt>
   111f8:	push	{r4, lr}
   111fc:	movw	r4, #3232	; 0xca0
   11200:	movt	r4, #7
   11204:	sub	sp, sp, #16
   11208:	ldr	r3, [r4]
   1120c:	str	r3, [sp, #12]
   11210:	bl	110d4 <fputs@plt+0x79d4>
   11214:	subs	r3, r0, #0
   11218:	beq	11258 <fputs@plt+0x7b58>
   1121c:	ldr	ip, [r3]
   11220:	add	r1, sp, #4
   11224:	mov	r3, #0
   11228:	add	r2, sp, #8
   1122c:	str	r3, [sp, #4]
   11230:	str	r3, [sp, #8]
   11234:	ldr	r3, [ip, #64]	; 0x40
   11238:	blx	r3
   1123c:	ldr	r0, [sp, #8]
   11240:	ldr	r2, [sp, #12]
   11244:	ldr	r3, [r4]
   11248:	cmp	r2, r3
   1124c:	bne	11268 <fputs@plt+0x7b68>
   11250:	add	sp, sp, #16
   11254:	pop	{r4, pc}
   11258:	movw	r3, #15144	; 0x3b28
   1125c:	movt	r3, #7
   11260:	ldr	r0, [r3]
   11264:	b	11240 <fputs@plt+0x7b40>
   11268:	bl	95d4 <__stack_chk_fail@plt>
   1126c:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   11270:	movw	sl, #3232	; 0xca0
   11274:	movt	sl, #7
   11278:	sub	sp, sp, #24
   1127c:	mov	r9, r0
   11280:	mov	r1, #0
   11284:	ldr	r3, [sl]
   11288:	mov	r0, sp
   1128c:	str	r3, [sp, #20]
   11290:	bl	40850 <fputs@plt+0x37150>
   11294:	mov	r1, #0
   11298:	add	r0, sp, #4
   1129c:	bl	40850 <fputs@plt+0x37150>
   112a0:	add	r0, sp, #8
   112a4:	mov	r1, #0
   112a8:	bl	40850 <fputs@plt+0x37150>
   112ac:	ldr	r0, [r9, #164]	; 0xa4
   112b0:	cmp	r0, #0
   112b4:	beq	11448 <fputs@plt+0x7d48>
   112b8:	ldr	r3, [r0]
   112bc:	movw	r4, #45508	; 0xb1c4
   112c0:	movt	r4, #6
   112c4:	movw	r8, #3424	; 0xd60
   112c8:	movt	r8, #7
   112cc:	ldr	r3, [r3, #32]
   112d0:	blx	r3
   112d4:	ldr	r2, [r4]
   112d8:	ldr	r3, [r9, #164]	; 0xa4
   112dc:	cmp	r3, #0
   112e0:	mul	r0, r2, r0
   112e4:	str	r0, [r8, #68]	; 0x44
   112e8:	beq	11454 <fputs@plt+0x7d54>
   112ec:	ldr	r2, [r3]
   112f0:	mov	r0, r3
   112f4:	ldr	r3, [r2, #44]	; 0x2c
   112f8:	blx	r3
   112fc:	ldr	r2, [r4]
   11300:	ldr	r3, [r9, #164]	; 0xa4
   11304:	mul	r0, r2, r0
   11308:	str	r0, [r8, #72]	; 0x48
   1130c:	mov	r0, r3
   11310:	mov	r6, #0
   11314:	bl	3c844 <fputs@plt+0x33144>
   11318:	movw	r3, #15144	; 0x3b28
   1131c:	movt	r3, #7
   11320:	str	r6, [sp, #12]
   11324:	str	r6, [sp, #16]
   11328:	ldr	r5, [r3]
   1132c:	cmp	r0, #0
   11330:	mov	r4, r0
   11334:	str	r0, [r9, #164]	; 0xa4
   11338:	beq	11460 <fputs@plt+0x7d60>
   1133c:	mov	r7, r5
   11340:	ldr	r3, [r4]
   11344:	mov	r0, r4
   11348:	add	r1, sp, #12
   1134c:	add	r2, sp, #16
   11350:	ldr	r3, [r3, #64]	; 0x40
   11354:	blx	r3
   11358:	ldr	r1, [r4]
   1135c:	ldr	r3, [sp, #8]
   11360:	mov	r0, r4
   11364:	ldr	r2, [sp, #12]
   11368:	ldr	ip, [sp, #16]
   1136c:	add	r2, r3, r2
   11370:	ldr	r1, [r1, #56]	; 0x38
   11374:	add	r3, r3, ip
   11378:	str	r2, [sp, #12]
   1137c:	str	r3, [sp, #16]
   11380:	cmp	r5, r2
   11384:	movge	r5, r2
   11388:	cmp	r7, r3
   1138c:	movlt	r7, r3
   11390:	blx	r1
   11394:	ldr	r3, [sp, #8]
   11398:	ldr	r2, [sp]
   1139c:	add	r0, r0, r3
   113a0:	str	r0, [sp, #8]
   113a4:	cmp	r0, r2
   113a8:	strlt	r0, [sp]
   113ac:	blt	113bc <fputs@plt+0x7cbc>
   113b0:	ldr	r2, [sp, #4]
   113b4:	cmp	r0, r2
   113b8:	strgt	r0, [sp, #4]
   113bc:	ldr	r3, [r4]
   113c0:	mov	r0, r4
   113c4:	ldr	r3, [r3, #68]	; 0x44
   113c8:	blx	r3
   113cc:	ldr	r4, [r4, #4]
   113d0:	cmp	r4, #0
   113d4:	orr	r6, r6, r0
   113d8:	bne	11340 <fputs@plt+0x7c40>
   113dc:	ldr	r0, [r9, #164]	; 0xa4
   113e0:	bl	3c844 <fputs@plt+0x33144>
   113e4:	movw	r2, #45504	; 0xb1c0
   113e8:	movt	r2, #6
   113ec:	ldr	ip, [sp]
   113f0:	ldr	r1, [sp, #4]
   113f4:	ldr	r3, [r2]
   113f8:	ldr	r4, [sp, #20]
   113fc:	ldr	r2, [sl]
   11400:	mul	r5, r3, r5
   11404:	cmp	r4, r2
   11408:	mul	r7, r3, r7
   1140c:	str	r6, [r8, #92]	; 0x5c
   11410:	mul	r2, ip, r3
   11414:	rsb	r5, r5, #0
   11418:	mul	r3, r1, r3
   1141c:	rsb	r7, r7, #0
   11420:	rsb	r2, r2, #0
   11424:	str	r5, [r8, #84]	; 0x54
   11428:	str	r7, [r8, #88]	; 0x58
   1142c:	rsb	r3, r3, #0
   11430:	str	r2, [r8, #76]	; 0x4c
   11434:	str	r3, [r8, #80]	; 0x50
   11438:	str	r0, [r9, #164]	; 0xa4
   1143c:	bne	1146c <fputs@plt+0x7d6c>
   11440:	add	sp, sp, #24
   11444:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   11448:	movw	r8, #3424	; 0xd60
   1144c:	movt	r8, #7
   11450:	str	r0, [r8, #68]	; 0x44
   11454:	mov	r3, #0
   11458:	str	r3, [r8, #72]	; 0x48
   1145c:	b	1130c <fputs@plt+0x7c0c>
   11460:	mov	r7, r5
   11464:	mov	r6, r0
   11468:	b	113e0 <fputs@plt+0x7ce0>
   1146c:	bl	95d4 <__stack_chk_fail@plt>
   11470:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   11474:	movw	r5, #3232	; 0xca0
   11478:	movt	r5, #7
   1147c:	mov	r4, r0
   11480:	ldr	r0, [r0, #248]	; 0xf8
   11484:	mov	sl, r1
   11488:	ldr	r1, [r5]
   1148c:	sub	sp, sp, #84	; 0x54
   11490:	cmp	r0, #0
   11494:	mov	r6, r2
   11498:	str	r2, [r4, #168]	; 0xa8
   1149c:	mov	r8, r3
   114a0:	str	r1, [sp, #76]	; 0x4c
   114a4:	bne	11550 <fputs@plt+0x7e50>
   114a8:	cmp	sl, #0
   114ac:	beq	114d0 <fputs@plt+0x7dd0>
   114b0:	mov	r1, #0
   114b4:	b	114c0 <fputs@plt+0x7dc0>
   114b8:	mov	r1, sl
   114bc:	mov	sl, r3
   114c0:	ldr	r3, [sl, #4]
   114c4:	str	r1, [sl, #4]
   114c8:	cmp	r3, #0
   114cc:	bne	114b8 <fputs@plt+0x7db8>
   114d0:	ldr	r7, [r4, #132]	; 0x84
   114d4:	cmp	r7, #0
   114d8:	bne	115bc <fputs@plt+0x7ebc>
   114dc:	ldr	r3, [r4, #280]	; 0x118
   114e0:	add	r7, r6, r7
   114e4:	cmp	r3, #0
   114e8:	ble	11614 <fputs@plt+0x7f14>
   114ec:	sub	r3, r3, #1
   114f0:	str	r3, [r4, #280]	; 0x118
   114f4:	ldr	r0, [r4, #72]	; 0x48
   114f8:	ldr	r3, [r4, #112]	; 0x70
   114fc:	rsbs	r0, r0, #1
   11500:	ldr	r1, [r4, #104]	; 0x68
   11504:	movcc	r0, #0
   11508:	cmp	r3, #1
   1150c:	subgt	r3, r3, #1
   11510:	mov	r2, r0
   11514:	ldrgt	ip, [r4, #96]	; 0x60
   11518:	mov	r0, r4
   1151c:	mlagt	r1, ip, r3, r1
   11520:	ldr	r3, [r4, #96]	; 0x60
   11524:	str	r7, [sp, #4]
   11528:	str	r8, [sp, #8]
   1152c:	str	r1, [sp]
   11530:	mov	r1, sl
   11534:	bl	10694 <fputs@plt+0x6f94>
   11538:	ldr	r2, [sp, #76]	; 0x4c
   1153c:	ldr	r3, [r5]
   11540:	cmp	r2, r3
   11544:	bne	1189c <fputs@plt+0x819c>
   11548:	add	sp, sp, #84	; 0x54
   1154c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   11550:	ldr	r7, [r4, #8]
   11554:	add	r0, sp, #40	; 0x28
   11558:	ldr	ip, [r4, #256]	; 0x100
   1155c:	mov	r1, #0
   11560:	ldr	r3, [r4, #132]	; 0x84
   11564:	add	r7, r7, ip
   11568:	rsb	r7, r3, r7
   1156c:	bl	408ac <fputs@plt+0x371ac>
   11570:	ldr	r3, [sp, #40]	; 0x28
   11574:	rsb	r9, r6, r7
   11578:	cmp	r9, r3
   1157c:	bgt	11850 <fputs@plt+0x8150>
   11580:	ldr	r1, [r4, #248]	; 0xf8
   11584:	bic	r1, r1, #2
   11588:	str	r1, [r4, #248]	; 0xf8
   1158c:	cmp	r1, #0
   11590:	bne	11838 <fputs@plt+0x8138>
   11594:	ldr	r3, [r4, #252]	; 0xfc
   11598:	str	r1, [r4, #252]	; 0xfc
   1159c:	ldr	r1, [r3]
   115a0:	mov	r0, r3
   115a4:	str	sl, [r3, #4]
   115a8:	mov	sl, r3
   115ac:	ldr	r3, [r1, #28]
   115b0:	blx	r3
   115b4:	add	r6, r6, r0
   115b8:	b	114b0 <fputs@plt+0x7db0>
   115bc:	mov	r0, #40	; 0x28
   115c0:	ldr	r9, [r4, #320]	; 0x140
   115c4:	bl	49000 <_Znwj@@Base>
   115c8:	mov	r3, #0
   115cc:	ldr	r1, [pc, #716]	; 118a0 <fputs@plt+0x81a0>
   115d0:	str	r7, [r0, #28]
   115d4:	strb	r3, [r0, #32]
   115d8:	strb	r3, [r0, #33]	; 0x21
   115dc:	str	r3, [r0, #8]
   115e0:	str	r3, [r0, #12]
   115e4:	str	r3, [r0, #16]
   115e8:	str	r3, [r0, #20]
   115ec:	str	r3, [r0, #24]
   115f0:	ldr	r3, [r4, #280]	; 0x118
   115f4:	ldr	r7, [r4, #132]	; 0x84
   115f8:	cmp	r3, #0
   115fc:	str	sl, [r0, #4]
   11600:	str	r9, [r0, #36]	; 0x24
   11604:	mov	sl, r0
   11608:	str	r1, [r0]
   1160c:	add	r7, r6, r7
   11610:	bgt	114ec <fputs@plt+0x7dec>
   11614:	ldr	r3, [r4, #260]	; 0x104
   11618:	cmp	r3, #0
   1161c:	beq	114f4 <fputs@plt+0x7df4>
   11620:	ldr	fp, [r4, #272]	; 0x110
   11624:	movw	r2, #3424	; 0xd60
   11628:	ldr	r6, [r4, #268]	; 0x10c
   1162c:	movt	r2, #7
   11630:	add	fp, fp, #3
   11634:	ldr	r9, [r4, #264]	; 0x108
   11638:	add	fp, fp, r6
   1163c:	ldr	r0, [r2, #16]
   11640:	ldr	r1, [r4, #276]	; 0x114
   11644:	mul	fp, r9, fp
   11648:	str	r2, [sp, #28]
   1164c:	str	fp, [sp, #32]
   11650:	bl	9658 <__aeabi_idivmod@plt>
   11654:	subs	ip, r1, #0
   11658:	bne	11788 <fputs@plt+0x8088>
   1165c:	mul	r1, r9, r6
   11660:	mov	r0, #40	; 0x28
   11664:	ldr	r6, [r4, #320]	; 0x140
   11668:	add	fp, sp, #44	; 0x2c
   1166c:	str	ip, [sp, #20]
   11670:	str	r1, [sp, #24]
   11674:	bl	49000 <_Znwj@@Base>
   11678:	ldr	r1, [sp, #24]
   1167c:	mov	r2, #30
   11680:	ldr	r3, [sp, #28]
   11684:	ldr	r3, [r3, #16]
   11688:	str	r3, [sp, #36]	; 0x24
   1168c:	movw	r3, #49744	; 0xc250
   11690:	movt	r3, #4
   11694:	str	r1, [r0, #28]
   11698:	mov	r9, r0
   1169c:	ldr	ip, [sp, #20]
   116a0:	mov	r1, #1
   116a4:	str	sl, [r9, #4]
   116a8:	mov	r0, fp
   116ac:	ldr	sl, [pc, #492]	; 118a0 <fputs@plt+0x81a0>
   116b0:	strb	ip, [r9, #32]
   116b4:	strb	ip, [r9, #33]	; 0x21
   116b8:	ldr	lr, [r4, #268]	; 0x10c
   116bc:	str	r6, [r9, #36]	; 0x24
   116c0:	ldr	r6, [r4, #264]	; 0x108
   116c4:	str	sl, [r9]
   116c8:	ldr	sl, [sp, #36]	; 0x24
   116cc:	str	ip, [r9, #8]
   116d0:	str	ip, [r9, #12]
   116d4:	str	ip, [r9, #16]
   116d8:	str	ip, [r9, #20]
   116dc:	str	ip, [r9, #24]
   116e0:	str	sl, [sp]
   116e4:	ldr	sl, [sp, #32]
   116e8:	str	ip, [sp, #20]
   116ec:	mls	r6, r6, lr, sl
   116f0:	bl	9670 <__sprintf_chk@plt>
   116f4:	ldr	ip, [sp, #20]
   116f8:	mov	r0, fp
   116fc:	mov	r1, ip
   11700:	bl	9424 <strchr@plt>
   11704:	sub	r3, r0, #1
   11708:	cmp	fp, r3
   1170c:	bhi	117ec <fputs@plt+0x80ec>
   11710:	ldrb	r3, [r0, #-1]
   11714:	cmp	r3, #32
   11718:	beq	117ec <fputs@plt+0x80ec>
   1171c:	sub	sl, r0, #2
   11720:	add	r2, sp, #43	; 0x2b
   11724:	str	r2, [sp, #36]	; 0x24
   11728:	sub	r3, r3, #48	; 0x30
   1172c:	ldr	r0, [r4, #260]	; 0x104
   11730:	cmp	r3, #0
   11734:	ble	11744 <fputs@plt+0x8044>
   11738:	subs	r3, r3, #1
   1173c:	ldr	r0, [r0, #4]
   11740:	bne	11738 <fputs@plt+0x8038>
   11744:	ldr	r3, [r0]
   11748:	ldr	r3, [r3, #8]
   1174c:	blx	r3
   11750:	ldr	r3, [r0]
   11754:	mov	fp, r0
   11758:	ldr	r3, [r3, #28]
   1175c:	blx	r3
   11760:	ldr	r3, [sp, #36]	; 0x24
   11764:	str	r9, [fp, #4]
   11768:	cmp	sl, r3
   1176c:	rsb	r6, r0, r6
   11770:	beq	117f0 <fputs@plt+0x80f0>
   11774:	ldrb	r3, [sl], #-1
   11778:	cmp	r3, #32
   1177c:	beq	117f0 <fputs@plt+0x80f0>
   11780:	mov	r9, fp
   11784:	b	11728 <fputs@plt+0x8028>
   11788:	mov	r0, #40	; 0x28
   1178c:	ldr	r6, [r4, #320]	; 0x140
   11790:	bl	49000 <_Znwj@@Base>
   11794:	ldr	r1, [pc, #260]	; 118a0 <fputs@plt+0x81a0>
   11798:	ldr	r2, [sp, #32]
   1179c:	mov	r3, #0
   117a0:	str	sl, [r0, #4]
   117a4:	mov	sl, r0
   117a8:	str	r2, [r0, #28]
   117ac:	str	r6, [r0, #36]	; 0x24
   117b0:	str	r1, [r0]
   117b4:	str	r3, [r0, #8]
   117b8:	str	r3, [r0, #12]
   117bc:	str	r3, [r0, #16]
   117c0:	str	r3, [r0, #20]
   117c4:	str	r3, [r0, #24]
   117c8:	strb	r3, [r0, #32]
   117cc:	strb	r3, [r0, #33]	; 0x21
   117d0:	ldr	r2, [sp, #28]
   117d4:	ldr	r3, [sp, #32]
   117d8:	add	r7, r7, r3
   117dc:	ldr	r3, [r2, #16]
   117e0:	add	r3, r3, #1
   117e4:	str	r3, [r2, #16]
   117e8:	b	114f4 <fputs@plt+0x7df4>
   117ec:	mov	fp, r9
   117f0:	mov	r0, #40	; 0x28
   117f4:	ldr	r9, [r4, #320]	; 0x140
   117f8:	bl	49000 <_Znwj@@Base>
   117fc:	ldr	r2, [pc, #156]	; 118a0 <fputs@plt+0x81a0>
   11800:	mov	r3, #0
   11804:	mov	sl, r0
   11808:	str	fp, [r0, #4]
   1180c:	str	r9, [r0, #36]	; 0x24
   11810:	str	r2, [r0]
   11814:	str	r6, [r0, #28]
   11818:	str	r3, [r0, #8]
   1181c:	str	r3, [r0, #12]
   11820:	str	r3, [r0, #16]
   11824:	str	r3, [r0, #20]
   11828:	str	r3, [r0, #24]
   1182c:	strb	r3, [r0, #32]
   11830:	strb	r3, [r0, #33]	; 0x21
   11834:	b	117d0 <fputs@plt+0x80d0>
   11838:	ldr	r0, [r4, #252]	; 0xfc
   1183c:	ldr	r3, [r0]
   11840:	ldr	r3, [r3, #8]
   11844:	blx	r3
   11848:	mov	r3, r0
   1184c:	b	1159c <fputs@plt+0x7e9c>
   11850:	mov	r0, #40	; 0x28
   11854:	ldr	fp, [r4, #320]	; 0x140
   11858:	bl	49000 <_Znwj@@Base>
   1185c:	ldr	r1, [pc, #60]	; 118a0 <fputs@plt+0x81a0>
   11860:	mov	r3, #0
   11864:	mov	r6, r7
   11868:	str	sl, [r0, #4]
   1186c:	mov	sl, r0
   11870:	str	r9, [r0, #28]
   11874:	str	fp, [r0, #36]	; 0x24
   11878:	str	r1, [r0]
   1187c:	str	r3, [r0, #8]
   11880:	str	r3, [r0, #12]
   11884:	str	r3, [r0, #16]
   11888:	str	r3, [r0, #20]
   1188c:	str	r3, [r0, #24]
   11890:	strb	r3, [r0, #32]
   11894:	strb	r3, [r0, #33]	; 0x21
   11898:	b	11580 <fputs@plt+0x7e80>
   1189c:	bl	95d4 <__stack_chk_fail@plt>
   118a0:	muleq	r5, r8, r2
   118a4:	push	{r3, r4, r5, lr}
   118a8:	mov	r4, r0
   118ac:	ldr	r3, [r0, #164]	; 0xa4
   118b0:	cmp	r3, #0
   118b4:	beq	118c8 <fputs@plt+0x81c8>
   118b8:	movw	r1, #49664	; 0xc200
   118bc:	movw	r0, #1832	; 0x728
   118c0:	movt	r1, #4
   118c4:	bl	430dc <fputs@plt+0x399dc>
   118c8:	mov	r5, #0
   118cc:	mov	r0, #28
   118d0:	str	r5, [r4, #240]	; 0xf0
   118d4:	bl	49000 <_Znwj@@Base>
   118d8:	ldr	r2, [r4, #128]	; 0x80
   118dc:	ldr	r3, [pc, #92]	; 11940 <fputs@plt+0x8240>
   118e0:	cmp	r2, r5
   118e4:	ldr	r2, [r4, #8]
   118e8:	str	r3, [r0]
   118ec:	ldrne	r3, [r4, #124]	; 0x7c
   118f0:	ldreq	r3, [r4, #120]	; 0x78
   118f4:	str	r5, [r0, #4]
   118f8:	str	r5, [r0, #8]
   118fc:	str	r5, [r0, #12]
   11900:	str	r5, [r0, #16]
   11904:	str	r5, [r0, #20]
   11908:	str	r5, [r0, #24]
   1190c:	str	r3, [r4, #132]	; 0x84
   11910:	movw	r3, #15148	; 0x3b2c
   11914:	movt	r3, #7
   11918:	str	r0, [r4, #164]	; 0xa4
   1191c:	strne	r5, [r4, #128]	; 0x80
   11920:	mov	r0, #0
   11924:	ldr	r1, [r3]
   11928:	ldr	r3, [r4, #132]	; 0x84
   1192c:	str	r0, [r4, #176]	; 0xb0
   11930:	rsb	r3, r3, r2
   11934:	str	r1, [r4, #172]	; 0xac
   11938:	str	r3, [r4, #136]	; 0x88
   1193c:	pop	{r3, r4, r5, pc}
   11940:	andeq	pc, r4, r0, lsr #20
   11944:	ldr	r3, [r0, #200]	; 0xc8
   11948:	push	{r4, lr}
   1194c:	cmp	r3, #0
   11950:	mov	r4, r0
   11954:	popne	{r4, pc}
   11958:	ldr	r3, [r0, #76]	; 0x4c
   1195c:	cmp	r3, #0
   11960:	popne	{r4, pc}
   11964:	ldr	r3, [r0, #216]	; 0xd8
   11968:	cmp	r3, #0
   1196c:	popne	{r4, pc}
   11970:	ldr	r3, [r0, #360]	; 0x168
   11974:	cmp	r3, #0
   11978:	popne	{r4, pc}
   1197c:	ldr	r3, [r0, #164]	; 0xa4
   11980:	cmp	r3, #0
   11984:	beq	119a0 <fputs@plt+0x82a0>
   11988:	ldr	r2, [r3]
   1198c:	mov	r0, r3
   11990:	ldr	r3, [r2, #84]	; 0x54
   11994:	blx	r3
   11998:	str	r0, [r4, #164]	; 0xa4
   1199c:	pop	{r4, pc}
   119a0:	bl	118a4 <fputs@plt+0x81a4>
   119a4:	ldr	r3, [r4, #164]	; 0xa4
   119a8:	b	11988 <fputs@plt+0x8288>
   119ac:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   119b0:	movw	r1, #3232	; 0xca0
   119b4:	ldr	r8, [r0, #164]	; 0xa4
   119b8:	movt	r1, #7
   119bc:	ldr	r2, [r0, #176]	; 0xb0
   119c0:	sub	sp, sp, #28
   119c4:	cmp	r8, #0
   119c8:	ldr	r3, [r1]
   119cc:	mov	r4, r0
   119d0:	str	r1, [sp, #12]
   119d4:	movne	r6, #0
   119d8:	movwne	r7, #15148	; 0x3b2c
   119dc:	ldr	sl, [r0, #172]	; 0xac
   119e0:	movtne	r7, #7
   119e4:	str	r2, [sp, #8]
   119e8:	movne	r5, r6
   119ec:	str	r3, [sp, #20]
   119f0:	beq	11ca8 <fputs@plt+0x85a8>
   119f4:	ldr	r3, [r8]
   119f8:	mov	r0, r8
   119fc:	ldr	r3, [r3, #28]
   11a00:	blx	r3
   11a04:	ldr	r3, [r8]
   11a08:	ldr	r3, [r3, #48]	; 0x30
   11a0c:	rsb	sl, r0, sl
   11a10:	mov	r0, r8
   11a14:	blx	r3
   11a18:	ldr	r2, [r8]
   11a1c:	mov	r3, #0
   11a20:	mov	r1, sl
   11a24:	ldr	ip, [r2, #120]	; 0x78
   11a28:	ldr	r2, [sp, #8]
   11a2c:	str	r3, [sp]
   11a30:	rsb	r2, r0, r2
   11a34:	mov	r0, r8
   11a38:	str	r2, [sp, #8]
   11a3c:	blx	ip
   11a40:	subs	fp, r0, #0
   11a44:	bne	11aa0 <fputs@plt+0x83a0>
   11a48:	b	11ad0 <fputs@plt+0x83d0>
   11a4c:	ldrb	r2, [fp, #20]
   11a50:	cmp	r2, #0
   11a54:	beq	11bb0 <fputs@plt+0x84b0>
   11a58:	ldr	r3, [r4, #68]	; 0x44
   11a5c:	cmp	r3, #1
   11a60:	beq	11b2c <fputs@plt+0x842c>
   11a64:	ldr	r2, [r4, #300]	; 0x12c
   11a68:	ldr	r3, [r7]
   11a6c:	cmp	r2, r3
   11a70:	beq	11b3c <fputs@plt+0x843c>
   11a74:	cmp	r6, #0
   11a78:	bne	11b18 <fputs@plt+0x8418>
   11a7c:	cmp	r5, #0
   11a80:	beq	11a8c <fputs@plt+0x838c>
   11a84:	mov	r0, r5
   11a88:	bl	49050 <_ZdlPv@@Base>
   11a8c:	mov	r5, fp
   11a90:	ldr	fp, [fp]
   11a94:	mov	r6, #1
   11a98:	cmp	fp, #0
   11a9c:	beq	11ad0 <fputs@plt+0x83d0>
   11aa0:	ldr	r2, [fp, #4]
   11aa4:	ldr	r3, [r4, #136]	; 0x88
   11aa8:	cmp	r2, r3
   11aac:	ble	11a4c <fputs@plt+0x834c>
   11ab0:	cmp	r5, #0
   11ab4:	beq	11ac0 <fputs@plt+0x83c0>
   11ab8:	mov	r0, r5
   11abc:	bl	49050 <_ZdlPv@@Base>
   11ac0:	mov	r5, fp
   11ac4:	ldr	fp, [fp]
   11ac8:	cmp	fp, #0
   11acc:	bne	11aa0 <fputs@plt+0x83a0>
   11ad0:	ldr	r8, [r8, #4]
   11ad4:	cmp	r8, #0
   11ad8:	bne	119f4 <fputs@plt+0x82f4>
   11adc:	cmp	r5, #0
   11ae0:	beq	11ca8 <fputs@plt+0x85a8>
   11ae4:	cmp	r6, #0
   11ae8:	movne	r0, r5
   11aec:	bne	11b7c <fputs@plt+0x847c>
   11af0:	movw	r2, #18728	; 0x4928
   11af4:	movt	r2, #7
   11af8:	movw	r1, #49748	; 0xc254
   11afc:	str	r2, [sp]
   11b00:	movt	r1, #4
   11b04:	mov	r3, r2
   11b08:	mov	r0, #4
   11b0c:	bl	21bdc <fputs@plt+0x184dc>
   11b10:	mov	r0, r5
   11b14:	b	11b7c <fputs@plt+0x847c>
   11b18:	ldr	r9, [fp]
   11b1c:	mov	r0, fp
   11b20:	bl	49050 <_ZdlPv@@Base>
   11b24:	mov	fp, r9
   11b28:	b	11a98 <fputs@plt+0x8398>
   11b2c:	ldr	r2, [r4, #296]	; 0x128
   11b30:	ldr	r3, [r7]
   11b34:	cmp	r2, r3
   11b38:	bne	11a74 <fputs@plt+0x8374>
   11b3c:	ldr	r3, [r4, #292]	; 0x124
   11b40:	cmp	r3, #0
   11b44:	blt	11b54 <fputs@plt+0x8454>
   11b48:	ldr	r2, [r4, #288]	; 0x120
   11b4c:	cmp	r3, r2
   11b50:	ble	11a74 <fputs@plt+0x8374>
   11b54:	cmp	r5, #0
   11b58:	beq	11b64 <fputs@plt+0x8464>
   11b5c:	mov	r0, r5
   11b60:	bl	49050 <_ZdlPv@@Base>
   11b64:	ldr	r0, [fp]
   11b68:	mov	r2, #0
   11b6c:	str	r2, [fp]
   11b70:	cmp	r0, r2
   11b74:	bne	11b9c <fputs@plt+0x849c>
   11b78:	mov	r0, fp
   11b7c:	ldr	r1, [sp, #12]
   11b80:	ldr	r2, [sp, #20]
   11b84:	ldr	r3, [r1]
   11b88:	cmp	r2, r3
   11b8c:	bne	11cb0 <fputs@plt+0x85b0>
   11b90:	add	sp, sp, #28
   11b94:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   11b98:	mov	r0, r4
   11b9c:	ldr	r4, [r0]
   11ba0:	bl	49050 <_ZdlPv@@Base>
   11ba4:	cmp	r4, #0
   11ba8:	bne	11b98 <fputs@plt+0x8498>
   11bac:	b	11b78 <fputs@plt+0x8478>
   11bb0:	ldr	r0, [fp]
   11bb4:	str	r2, [fp]
   11bb8:	cmp	r0, #0
   11bbc:	bne	11bc8 <fputs@plt+0x84c8>
   11bc0:	b	11bd8 <fputs@plt+0x84d8>
   11bc4:	mov	r0, r7
   11bc8:	ldr	r7, [r0]
   11bcc:	bl	49050 <_ZdlPv@@Base>
   11bd0:	cmp	r7, #0
   11bd4:	bne	11bc4 <fputs@plt+0x84c4>
   11bd8:	cmp	r6, #0
   11bdc:	beq	11c38 <fputs@plt+0x8538>
   11be0:	ldr	r2, [r4, #292]	; 0x124
   11be4:	cmp	r2, #0
   11be8:	blt	11bf8 <fputs@plt+0x84f8>
   11bec:	ldr	r1, [r4, #288]	; 0x120
   11bf0:	cmp	r2, r1
   11bf4:	ble	11c38 <fputs@plt+0x8538>
   11bf8:	ldr	r2, [r4, #68]	; 0x44
   11bfc:	cmp	r2, #1
   11c00:	beq	11c50 <fputs@plt+0x8550>
   11c04:	ldr	r0, [r4, #136]	; 0x88
   11c08:	ldr	r1, [fp, #4]
   11c0c:	ldr	r2, [r4, #300]	; 0x12c
   11c10:	rsb	r0, r1, r0
   11c14:	cmp	r0, r2
   11c18:	movle	r0, #0
   11c1c:	movgt	r0, #1
   11c20:	cmp	r0, #0
   11c24:	beq	11c38 <fputs@plt+0x8538>
   11c28:	mov	r0, fp
   11c2c:	bl	49050 <_ZdlPv@@Base>
   11c30:	mov	r0, r5
   11c34:	b	11b7c <fputs@plt+0x847c>
   11c38:	cmp	r5, #0
   11c3c:	beq	11b78 <fputs@plt+0x8478>
   11c40:	mov	r0, r5
   11c44:	bl	49050 <_ZdlPv@@Base>
   11c48:	mov	r0, fp
   11c4c:	b	11b7c <fputs@plt+0x847c>
   11c50:	ldr	r1, [fp, #8]
   11c54:	cmp	r1, #0
   11c58:	ble	11c28 <fputs@plt+0x8528>
   11c5c:	movw	r2, #45508	; 0xb1c4
   11c60:	movt	r2, #6
   11c64:	sub	r1, r1, #1
   11c68:	ldr	r6, [r4, #136]	; 0x88
   11c6c:	ldr	ip, [r2]
   11c70:	add	r0, sp, #16
   11c74:	ldr	r2, [fp, #4]
   11c78:	mul	r1, ip, r1
   11c7c:	rsb	r6, r2, r6
   11c80:	bl	408ac <fputs@plt+0x371ac>
   11c84:	ldr	r0, [sp, #16]
   11c88:	ldr	r1, [fp, #8]
   11c8c:	add	r0, r6, r0
   11c90:	bl	964c <__aeabi_idiv@plt>
   11c94:	ldr	r2, [r4, #296]	; 0x128
   11c98:	cmp	r0, r2
   11c9c:	movle	r0, #0
   11ca0:	movgt	r0, #1
   11ca4:	b	11c20 <fputs@plt+0x8520>
   11ca8:	mov	r0, #0
   11cac:	b	11b7c <fputs@plt+0x847c>
   11cb0:	bl	95d4 <__stack_chk_fail@plt>
   11cb4:	push	{r4, r5, r6, lr}
   11cb8:	movw	r5, #3424	; 0xd60
   11cbc:	movt	r5, #7
   11cc0:	movw	r6, #45508	; 0xb1c4
   11cc4:	movt	r6, #6
   11cc8:	movw	r4, #3344	; 0xd10
   11ccc:	ldr	r3, [r5]
   11cd0:	movt	r4, #7
   11cd4:	ldr	ip, [r6]
   11cd8:	movw	r2, #49768	; 0xc268
   11cdc:	mov	r1, #1
   11ce0:	movt	r2, #4
   11ce4:	ldr	r3, [r3, #120]	; 0x78
   11ce8:	ldr	r0, [r4]
   11cec:	mul	r3, ip, r3
   11cf0:	bl	95e0 <__fprintf_chk@plt>
   11cf4:	ldr	r3, [r5]
   11cf8:	ldr	r2, [r3, #128]	; 0x80
   11cfc:	cmp	r2, #0
   11d00:	beq	11d28 <fputs@plt+0x8628>
   11d04:	ldr	r3, [r3, #124]	; 0x7c
   11d08:	movw	r2, #49832	; 0xc2a8
   11d0c:	ldr	ip, [r6]
   11d10:	movt	r2, #4
   11d14:	ldr	r0, [r4]
   11d18:	mov	r1, #1
   11d1c:	mul	r3, ip, r3
   11d20:	bl	95e0 <__fprintf_chk@plt>
   11d24:	ldr	r3, [r5]
   11d28:	ldr	r3, [r3, #84]	; 0x54
   11d2c:	mov	r1, #1
   11d30:	ldr	r0, [r4]
   11d34:	movw	r2, #49896	; 0xc2e8
   11d38:	movt	r2, #4
   11d3c:	bl	95e0 <__fprintf_chk@plt>
   11d40:	ldr	r3, [r5]
   11d44:	ldr	ip, [r6]
   11d48:	mov	r1, #1
   11d4c:	ldr	r0, [r4]
   11d50:	movw	r2, #49968	; 0xc330
   11d54:	ldr	r3, [r3, #8]
   11d58:	movt	r2, #4
   11d5c:	mul	r3, ip, r3
   11d60:	bl	95e0 <__fprintf_chk@plt>
   11d64:	ldr	r3, [r5]
   11d68:	ldr	r0, [r4]
   11d6c:	mov	r1, #1
   11d70:	movw	r2, #50032	; 0xc370
   11d74:	movt	r2, #4
   11d78:	ldr	r3, [r3, #72]	; 0x48
   11d7c:	bl	95e0 <__fprintf_chk@plt>
   11d80:	movw	r1, #3360	; 0xd20
   11d84:	movt	r1, #7
   11d88:	ldr	ip, [r6]
   11d8c:	ldr	r0, [r4]
   11d90:	movw	r2, #50100	; 0xc3b4
   11d94:	ldr	r3, [r1]
   11d98:	movt	r2, #4
   11d9c:	mov	r1, #1
   11da0:	ldr	r3, [r3, #112]	; 0x70
   11da4:	mul	r3, ip, r3
   11da8:	bl	95e0 <__fprintf_chk@plt>
   11dac:	ldr	r3, [r5]
   11db0:	ldr	r0, [r4]
   11db4:	mov	r1, #1
   11db8:	movw	r2, #50168	; 0xc3f8
   11dbc:	movt	r2, #4
   11dc0:	ldr	r3, [r3, #340]	; 0x154
   11dc4:	bl	95e0 <__fprintf_chk@plt>
   11dc8:	ldr	r3, [r5]
   11dcc:	ldr	r0, [r4]
   11dd0:	movw	r2, #50232	; 0xc438
   11dd4:	mov	r1, #1
   11dd8:	movt	r2, #4
   11ddc:	ldr	r3, [r3, #328]	; 0x148
   11de0:	bl	95e0 <__fprintf_chk@plt>
   11de4:	ldr	r0, [r4]
   11de8:	pop	{r4, r5, r6, lr}
   11dec:	b	94c0 <fflush@plt>
   11df0:	movw	r3, #14896	; 0x3a30
   11df4:	movt	r3, #7
   11df8:	push	{r4, r5, r6, r7, lr}
   11dfc:	movw	r4, #3232	; 0xca0
   11e00:	movt	r4, #7
   11e04:	ldr	r6, [r3]
   11e08:	sub	sp, sp, #12
   11e0c:	mov	r5, r0
   11e10:	ldr	r3, [r4]
   11e14:	cmp	r6, #0
   11e18:	mov	r7, r1
   11e1c:	str	r3, [sp, #4]
   11e20:	beq	11f38 <fputs@plt+0x8838>
   11e24:	mov	r0, #100	; 0x64
   11e28:	bl	49000 <_Znwj@@Base>
   11e2c:	mov	r6, r0
   11e30:	bl	2f1d8 <fputs@plt+0x25ad8>
   11e34:	cmp	r7, #0
   11e38:	beq	11e6c <fputs@plt+0x876c>
   11e3c:	ldr	r3, [r5, #332]	; 0x14c
   11e40:	cmp	r3, #0
   11e44:	bne	11f18 <fputs@plt+0x8818>
   11e48:	mov	r0, r6
   11e4c:	mov	r3, #0
   11e50:	str	r3, [r5, #332]	; 0x14c
   11e54:	ldr	r2, [sp, #4]
   11e58:	ldr	r3, [r4]
   11e5c:	cmp	r2, r3
   11e60:	bne	11f74 <fputs@plt+0x8874>
   11e64:	add	sp, sp, #12
   11e68:	pop	{r4, r5, r6, r7, pc}
   11e6c:	mov	r1, r7
   11e70:	mov	r0, r6
   11e74:	ldr	r2, [r5, #120]	; 0x78
   11e78:	bl	2f604 <fputs@plt+0x25f04>
   11e7c:	mov	r0, r6
   11e80:	mov	r1, #1
   11e84:	ldr	r2, [r5, #8]
   11e88:	bl	2f604 <fputs@plt+0x25f04>
   11e8c:	movw	r2, #3360	; 0xd20
   11e90:	movt	r2, #7
   11e94:	movw	r3, #45508	; 0xb1c4
   11e98:	movt	r3, #6
   11e9c:	mov	r0, sp
   11ea0:	ldr	r2, [r2]
   11ea4:	ldr	r1, [r3]
   11ea8:	ldr	r3, [r2, #112]	; 0x70
   11eac:	mul	r1, r1, r3
   11eb0:	bl	408ac <fputs@plt+0x371ac>
   11eb4:	mov	r0, r6
   11eb8:	mov	r1, #2
   11ebc:	ldr	r2, [sp]
   11ec0:	bl	2f604 <fputs@plt+0x25f04>
   11ec4:	mov	r0, r6
   11ec8:	mov	r1, #1
   11ecc:	ldr	r2, [r5, #88]	; 0x58
   11ed0:	bl	2f5f0 <fputs@plt+0x25ef0>
   11ed4:	ldr	r3, [r5, #128]	; 0x80
   11ed8:	cmp	r3, #0
   11edc:	bne	11f60 <fputs@plt+0x8860>
   11ee0:	mov	r0, r6
   11ee4:	bl	2f6d8 <fputs@plt+0x25fd8>
   11ee8:	ldr	r3, [r5, #340]	; 0x154
   11eec:	cmp	r3, #0
   11ef0:	bne	11f50 <fputs@plt+0x8850>
   11ef4:	ldr	r2, [r5, #328]	; 0x148
   11ef8:	cmp	r2, #0
   11efc:	bne	11f40 <fputs@plt+0x8840>
   11f00:	mov	r3, #0
   11f04:	str	r3, [r5, #340]	; 0x154
   11f08:	str	r3, [r5, #328]	; 0x148
   11f0c:	ldr	r3, [r5, #332]	; 0x14c
   11f10:	cmp	r3, #0
   11f14:	beq	11e48 <fputs@plt+0x8748>
   11f18:	mov	r0, r6
   11f1c:	mov	r1, #0
   11f20:	bl	2f628 <fputs@plt+0x25f28>
   11f24:	mov	r0, r6
   11f28:	mov	r1, #2
   11f2c:	ldr	r2, [r5, #84]	; 0x54
   11f30:	bl	2f5f0 <fputs@plt+0x25ef0>
   11f34:	b	11e48 <fputs@plt+0x8748>
   11f38:	mov	r0, r6
   11f3c:	b	11e54 <fputs@plt+0x8754>
   11f40:	mov	r0, r6
   11f44:	mov	r1, #3
   11f48:	bl	2f5f0 <fputs@plt+0x25ef0>
   11f4c:	b	11f00 <fputs@plt+0x8800>
   11f50:	mov	r0, r6
   11f54:	mov	r1, #1
   11f58:	bl	2f628 <fputs@plt+0x25f28>
   11f5c:	b	11ef4 <fputs@plt+0x87f4>
   11f60:	mov	r0, r6
   11f64:	mov	r1, #3
   11f68:	ldr	r2, [r5, #124]	; 0x7c
   11f6c:	bl	2f604 <fputs@plt+0x25f04>
   11f70:	b	11ee0 <fputs@plt+0x87e0>
   11f74:	bl	95d4 <__stack_chk_fail@plt>
   11f78:	mov	r0, r6
   11f7c:	bl	49050 <_ZdlPv@@Base>
   11f80:	bl	9460 <__cxa_end_cleanup@plt>
   11f84:	movw	ip, #14896	; 0x3a30
   11f88:	movt	ip, #7
   11f8c:	ldr	ip, [ip]
   11f90:	cmp	ip, #0
   11f94:	bxeq	lr
   11f98:	b	103bc <fputs@plt+0x6cbc>
   11f9c:	push	{r3, r4, r5, lr}
   11fa0:	movw	r3, #14896	; 0x3a30
   11fa4:	movt	r3, #7
   11fa8:	mov	r5, r0
   11fac:	mov	r4, r1
   11fb0:	ldr	r3, [r3]
   11fb4:	cmp	r3, #0
   11fb8:	popeq	{r3, r4, r5, pc}
   11fbc:	cmp	r1, #0
   11fc0:	bne	11fd4 <fputs@plt+0x88d4>
   11fc4:	pop	{r3, r4, r5, pc}
   11fc8:	ldr	r4, [r4, #4]
   11fcc:	cmp	r4, #0
   11fd0:	popeq	{r3, r4, r5, pc}
   11fd4:	ldr	r0, [r4, #12]
   11fd8:	cmp	r0, #0
   11fdc:	beq	11fc8 <fputs@plt+0x88c8>
   11fe0:	ldr	r2, [r5, #328]	; 0x148
   11fe4:	cmp	r2, #0
   11fe8:	beq	11ff4 <fputs@plt+0x88f4>
   11fec:	mov	r1, #3
   11ff0:	bl	2f5f0 <fputs@plt+0x25ef0>
   11ff4:	ldr	r3, [r5, #332]	; 0x14c
   11ff8:	cmp	r3, #0
   11ffc:	beq	12020 <fputs@plt+0x8920>
   12000:	movw	r2, #3360	; 0xd20
   12004:	movw	r3, #3364	; 0xd24
   12008:	movt	r2, #7
   1200c:	movt	r3, #7
   12010:	ldr	r2, [r2]
   12014:	ldr	r3, [r3]
   12018:	cmp	r2, r3
   1201c:	beq	12030 <fputs@plt+0x8930>
   12020:	mov	r3, #0
   12024:	str	r3, [r5, #328]	; 0x148
   12028:	str	r3, [r5, #332]	; 0x14c
   1202c:	pop	{r3, r4, r5, pc}
   12030:	ldr	r0, [r4, #12]
   12034:	mov	r1, #0
   12038:	bl	2f628 <fputs@plt+0x25f28>
   1203c:	b	12020 <fputs@plt+0x8920>
   12040:	push	{r3, r4, r5, lr}
   12044:	subs	r4, r1, #0
   12048:	mov	r5, r0
   1204c:	popeq	{r3, r4, r5, pc}
   12050:	movw	r3, #14916	; 0x3a44
   12054:	movt	r3, #7
   12058:	ldr	r3, [r3]
   1205c:	cmp	r3, #0
   12060:	bne	12084 <fputs@plt+0x8984>
   12064:	ldr	r3, [r4, #24]
   12068:	cmp	r3, #0
   1206c:	beq	1207c <fputs@plt+0x897c>
   12070:	ldr	r1, [r4, #12]
   12074:	cmp	r1, #0
   12078:	beq	12194 <fputs@plt+0x8a94>
   1207c:	bl	1a868 <fputs@plt+0x11168>
   12080:	str	r0, [r4, #16]
   12084:	ldr	r3, [r5, #200]	; 0xc8
   12088:	cmp	r3, #0
   1208c:	bne	1209c <fputs@plt+0x899c>
   12090:	ldr	r3, [r5, #216]	; 0xd8
   12094:	cmp	r3, #0
   12098:	beq	120ac <fputs@plt+0x89ac>
   1209c:	ldr	r3, [r4]
   120a0:	mov	r0, r4
   120a4:	ldr	r3, [r3, #112]	; 0x70
   120a8:	blx	r3
   120ac:	ldr	r3, [r5, #76]	; 0x4c
   120b0:	cmp	r3, #0
   120b4:	bne	1213c <fputs@plt+0x8a3c>
   120b8:	ldr	r3, [r5, #200]	; 0xc8
   120bc:	cmp	r3, #0
   120c0:	bne	12168 <fputs@plt+0x8a68>
   120c4:	ldr	r3, [r5, #164]	; 0xa4
   120c8:	cmp	r3, #0
   120cc:	beq	12150 <fputs@plt+0x8a50>
   120d0:	ldr	r3, [r4]
   120d4:	mov	r0, r4
   120d8:	ldr	r3, [r3, #28]
   120dc:	blx	r3
   120e0:	ldr	r3, [r4]
   120e4:	ldr	r2, [r5, #172]	; 0xac
   120e8:	ldr	r3, [r3, #48]	; 0x30
   120ec:	add	r2, r2, r0
   120f0:	mov	r0, r4
   120f4:	str	r2, [r5, #172]	; 0xac
   120f8:	blx	r3
   120fc:	ldr	r3, [r5, #164]	; 0xa4
   12100:	ldr	r2, [r5, #176]	; 0xb0
   12104:	mov	r1, r4
   12108:	add	r2, r2, r0
   1210c:	mov	r0, r5
   12110:	str	r2, [r5, #176]	; 0xb0
   12114:	str	r3, [r4, #4]
   12118:	str	r4, [r5, #164]	; 0xa4
   1211c:	pop	{r3, r4, r5, lr}
   12120:	b	11f9c <fputs@plt+0x889c>
   12124:	ldr	r3, [r4]
   12128:	mov	r0, r4
   1212c:	ldr	r3, [r3, #104]	; 0x68
   12130:	blx	r3
   12134:	cmp	r0, #0
   12138:	beq	1215c <fputs@plt+0x8a5c>
   1213c:	ldr	r3, [r4]
   12140:	mov	r0, r4
   12144:	ldr	r3, [r3, #4]
   12148:	blx	r3
   1214c:	pop	{r3, r4, r5, pc}
   12150:	ldr	r3, [r5, #240]	; 0xf0
   12154:	cmp	r3, #0
   12158:	bne	12124 <fputs@plt+0x8a24>
   1215c:	mov	r0, r5
   12160:	bl	118a4 <fputs@plt+0x81a4>
   12164:	b	120d0 <fputs@plt+0x89d0>
   12168:	ldr	r2, [r5, #184]	; 0xb8
   1216c:	mov	r0, r4
   12170:	ldr	r3, [r4]
   12174:	str	r2, [r4, #4]
   12178:	str	r4, [r5, #184]	; 0xb8
   1217c:	ldr	r3, [r3, #28]
   12180:	blx	r3
   12184:	ldr	r3, [r5, #188]	; 0xbc
   12188:	add	r0, r3, r0
   1218c:	str	r0, [r5, #188]	; 0xbc
   12190:	pop	{r3, r4, r5, pc}
   12194:	bl	11df0 <fputs@plt+0x86f0>
   12198:	str	r0, [r4, #12]
   1219c:	b	1207c <fputs@plt+0x897c>
   121a0:	push	{r3, r4, r5, lr}
   121a4:	mov	r5, r0
   121a8:	ldr	r4, [r0]
   121ac:	cmp	r4, #0
   121b0:	popne	{r3, r4, r5, pc}
   121b4:	mov	r0, #28
   121b8:	bl	49000 <_Znwj@@Base>
   121bc:	ldr	r2, [pc, #52]	; 121f8 <fputs@plt+0x8af8>
   121c0:	mov	r3, r0
   121c4:	str	r4, [r0, #4]
   121c8:	mov	r1, r0
   121cc:	str	r4, [r3, #8]
   121d0:	str	r4, [r3, #12]
   121d4:	mov	r0, r5
   121d8:	str	r4, [r3, #16]
   121dc:	str	r4, [r3, #20]
   121e0:	str	r4, [r3, #24]
   121e4:	str	r2, [r3]
   121e8:	bl	12040 <fputs@plt+0x8940>
   121ec:	mov	r3, #1
   121f0:	str	r3, [r5, #76]	; 0x4c
   121f4:	pop	{r3, r4, r5, pc}
   121f8:	andeq	pc, r4, r0, asr #23
   121fc:	ldr	r3, [r0, #200]	; 0xc8
   12200:	cmp	r3, #0
   12204:	bne	1221c <fputs@plt+0x8b1c>
   12208:	ldr	r2, [r0, #164]	; 0xa4
   1220c:	cmp	r2, #0
   12210:	beq	12224 <fputs@plt+0x8b24>
   12214:	mov	r0, r3
   12218:	bx	lr
   1221c:	mov	r0, #0
   12220:	bx	lr
   12224:	ldr	r0, [r0, #308]	; 0x134
   12228:	rsbs	r0, r0, #1
   1222c:	movcc	r0, #0
   12230:	bx	lr
   12234:	push	{r4, r5, lr}
   12238:	movw	r5, #3424	; 0xd60
   1223c:	movt	r5, #7
   12240:	movw	r4, #3232	; 0xca0
   12244:	movt	r4, #7
   12248:	cmp	r0, #0
   1224c:	ldr	r3, [r5]
   12250:	sub	sp, sp, #20
   12254:	ldr	r1, [r4]
   12258:	mov	r2, #0
   1225c:	str	r2, [r3, #156]	; 0x9c
   12260:	movne	r2, #1
   12264:	strne	r2, [r3, #160]	; 0xa0
   12268:	str	r1, [sp, #12]
   1226c:	bl	25d70 <fputs@plt+0x1c670>
   12270:	cmp	r0, #0
   12274:	bne	12294 <fputs@plt+0x8b94>
   12278:	bl	27424 <fputs@plt+0x1dd24>
   1227c:	ldr	r2, [sp, #12]
   12280:	ldr	r3, [r4]
   12284:	cmp	r2, r3
   12288:	bne	122f4 <fputs@plt+0x8bf4>
   1228c:	add	sp, sp, #20
   12290:	pop	{r4, r5, pc}
   12294:	add	r0, sp, #8
   12298:	bl	41cf8 <fputs@plt+0x385f8>
   1229c:	cmp	r0, #0
   122a0:	beq	12278 <fputs@plt+0x8b78>
   122a4:	ldr	r3, [sp, #8]
   122a8:	cmp	r3, #0
   122ac:	ble	122d0 <fputs@plt+0x8bd0>
   122b0:	mov	r0, #1
   122b4:	bl	281dc <fputs@plt+0x1eadc>
   122b8:	cmp	r0, #0
   122bc:	ldrne	r3, [r5]
   122c0:	ldrne	r2, [sp, #8]
   122c4:	strne	r0, [r3, #152]	; 0x98
   122c8:	strne	r2, [r3, #156]	; 0x9c
   122cc:	b	12278 <fputs@plt+0x8b78>
   122d0:	movw	r2, #18728	; 0x4928
   122d4:	movt	r2, #7
   122d8:	movw	r1, #50296	; 0xc478
   122dc:	str	r2, [sp]
   122e0:	movt	r1, #4
   122e4:	mov	r3, r2
   122e8:	mov	r0, #64	; 0x40
   122ec:	bl	21ba4 <fputs@plt+0x184a4>
   122f0:	b	12278 <fputs@plt+0x8b78>
   122f4:	bl	95d4 <__stack_chk_fail@plt>
   122f8:	mov	r0, #0
   122fc:	b	12234 <fputs@plt+0x8b34>
   12300:	mov	r0, #1
   12304:	b	12234 <fputs@plt+0x8b34>
   12308:	cmp	r0, #12
   1230c:	push	{r4, lr}
   12310:	beq	12324 <fputs@plt+0x8c24>
   12314:	movw	r1, #49664	; 0xc200
   12318:	movw	r0, #2556	; 0x9fc
   1231c:	movt	r1, #4
   12320:	bl	430dc <fputs@plt+0x399dc>
   12324:	movw	r4, #3424	; 0xd60
   12328:	movt	r4, #7
   1232c:	ldr	r3, [r4, #96]	; 0x60
   12330:	cmp	r3, #0
   12334:	beq	12350 <fputs@plt+0x8c50>
   12338:	ldr	r1, [r3]
   1233c:	mov	r2, #0
   12340:	mov	r0, r3
   12344:	str	r1, [r4, #96]	; 0x60
   12348:	str	r2, [r3]
   1234c:	pop	{r4, pc}
   12350:	mov	r0, #12288	; 0x3000
   12354:	bl	958c <_Znaj@plt>
   12358:	movw	r2, #1023	; 0x3ff
   1235c:	add	r3, r0, #12
   12360:	subs	r2, r2, #1
   12364:	str	r3, [r3, #-12]
   12368:	add	r3, r3, #12
   1236c:	bne	12360 <fputs@plt+0x8c60>
   12370:	movw	r1, #12276	; 0x2ff4
   12374:	mov	r3, r0
   12378:	str	r2, [r0, r1]
   1237c:	b	12338 <fputs@plt+0x8c38>
   12380:	mov	ip, #0
   12384:	stmib	r0, {r1, r2}
   12388:	str	ip, [r0]
   1238c:	bx	lr
   12390:	push	{r3, r4, r5, r6, r7, lr}
   12394:	mov	r4, r0
   12398:	mov	r5, #0
   1239c:	mov	r0, #12
   123a0:	str	r5, [r4]
   123a4:	mov	r6, r1
   123a8:	mov	r7, r2
   123ac:	bl	12308 <fputs@plt+0x8c08>
   123b0:	mov	r3, r0
   123b4:	str	r6, [r0, #4]
   123b8:	str	r5, [r3]
   123bc:	mov	r0, r4
   123c0:	str	r7, [r3, #8]
   123c4:	str	r3, [r4, #4]
   123c8:	pop	{r3, r4, r5, r6, r7, pc}
   123cc:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   123d0:	movw	r7, #3232	; 0xca0
   123d4:	movt	r7, #7
   123d8:	sub	sp, sp, #16
   123dc:	mov	r8, r0
   123e0:	mov	r5, r1
   123e4:	ldr	ip, [r7]
   123e8:	mov	r1, #0
   123ec:	add	r0, sp, #4
   123f0:	mov	r9, r2
   123f4:	mov	sl, r3
   123f8:	str	ip, [sp, #12]
   123fc:	bl	408ac <fputs@plt+0x371ac>
   12400:	ldr	r1, [r8]
   12404:	cmp	r1, #0
   12408:	beq	12428 <fputs@plt+0x8d28>
   1240c:	ldr	r0, [r1, #4]
   12410:	cmp	r5, r0
   12414:	blt	124bc <fputs@plt+0x8dbc>
   12418:	ldm	r1, {r1, r3}
   1241c:	cmp	r1, #0
   12420:	str	r3, [sp, #4]
   12424:	bne	1240c <fputs@plt+0x8d0c>
   12428:	ldr	ip, [r8, #4]
   1242c:	cmp	ip, #0
   12430:	ldrne	r6, [sp, #4]
   12434:	beq	124ec <fputs@plt+0x8dec>
   12438:	cmp	ip, #0
   1243c:	beq	12464 <fputs@plt+0x8d64>
   12440:	ldr	r4, [ip, #4]
   12444:	add	r4, r6, r4
   12448:	cmp	r5, r4
   1244c:	blt	1248c <fputs@plt+0x8d8c>
   12450:	ldr	r3, [ip, #4]
   12454:	ldr	ip, [ip]
   12458:	cmp	ip, #0
   1245c:	str	r3, [sp, #4]
   12460:	bne	12440 <fputs@plt+0x8d40>
   12464:	add	r0, sp, #8
   12468:	mov	r1, #0
   1246c:	bl	408ac <fputs@plt+0x371ac>
   12470:	ldr	r3, [sp, #4]
   12474:	ldr	r2, [sp, #8]
   12478:	cmp	r3, r2
   1247c:	ble	124d4 <fputs@plt+0x8dd4>
   12480:	add	r6, r6, r3
   12484:	ldr	ip, [r8, #4]
   12488:	b	12438 <fputs@plt+0x8d38>
   1248c:	rsb	r4, r5, r4
   12490:	str	r4, [r9]
   12494:	ldr	r3, [ip, #4]
   12498:	ldr	r0, [ip, #8]
   1249c:	add	r6, r6, r3
   124a0:	str	r6, [sl]
   124a4:	ldr	r2, [sp, #12]
   124a8:	ldr	r3, [r7]
   124ac:	cmp	r2, r3
   124b0:	bne	124f4 <fputs@plt+0x8df4>
   124b4:	add	sp, sp, #16
   124b8:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   124bc:	rsb	r5, r5, r0
   124c0:	str	r5, [r9]
   124c4:	ldr	r3, [r1, #4]
   124c8:	ldr	r0, [r1, #8]
   124cc:	str	r3, [sl]
   124d0:	b	124a4 <fputs@plt+0x8da4>
   124d4:	movw	r1, #49664	; 0xc200
   124d8:	movw	r0, #2626	; 0xa42
   124dc:	movt	r1, #4
   124e0:	bl	430dc <fputs@plt+0x399dc>
   124e4:	ldr	r3, [sp, #4]
   124e8:	b	12480 <fputs@plt+0x8d80>
   124ec:	mov	r0, ip
   124f0:	b	124a4 <fputs@plt+0x8da4>
   124f4:	bl	95d4 <__stack_chk_fail@plt>
   124f8:	push	{r4, lr}
   124fc:	movw	r4, #3232	; 0xca0
   12500:	movt	r4, #7
   12504:	sub	sp, sp, #8
   12508:	add	r3, sp, #8
   1250c:	mov	lr, #0
   12510:	ldr	ip, [r4]
   12514:	str	lr, [r3, #-8]!
   12518:	mov	r3, sp
   1251c:	str	ip, [sp, #4]
   12520:	bl	123cc <fputs@plt+0x8ccc>
   12524:	ldr	r2, [sp, #4]
   12528:	ldr	r3, [r4]
   1252c:	cmp	r2, r3
   12530:	bne	1253c <fputs@plt+0x8e3c>
   12534:	add	sp, sp, #8
   12538:	pop	{r4, pc}
   1253c:	bl	95d4 <__stack_chk_fail@plt>
   12540:	push	{r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
   12544:	mov	r9, r0
   12548:	ldr	r4, [r0]
   1254c:	cmp	r4, #0
   12550:	beq	12758 <fputs@plt+0x9058>
   12554:	mov	r2, r4
   12558:	mov	r3, #0
   1255c:	ldr	r2, [r2]
   12560:	add	r3, r3, #1
   12564:	cmp	r2, #0
   12568:	bne	1255c <fputs@plt+0x8e5c>
   1256c:	ldr	r2, [r9, #4]
   12570:	cmp	r2, #0
   12574:	beq	12588 <fputs@plt+0x8e88>
   12578:	ldr	r2, [r2]
   1257c:	add	r3, r3, #1
   12580:	cmp	r2, #0
   12584:	bne	12578 <fputs@plt+0x8e78>
   12588:	movw	r8, #3424	; 0xd60
   1258c:	movt	r8, #7
   12590:	add	r3, r3, r3, lsl #1
   12594:	ldr	r0, [r8, #100]	; 0x64
   12598:	lsl	r5, r3, #2
   1259c:	cmp	r0, #0
   125a0:	add	r5, r5, #3
   125a4:	beq	1273c <fputs@plt+0x903c>
   125a8:	ldr	r3, [r8, #104]	; 0x68
   125ac:	cmp	r5, r3
   125b0:	movle	sl, r0
   125b4:	bgt	12738 <fputs@plt+0x9038>
   125b8:	cmp	r4, #0
   125bc:	beq	12650 <fputs@plt+0x8f50>
   125c0:	movw	r5, #45508	; 0xb1c4
   125c4:	mov	r7, #117	; 0x75
   125c8:	movt	r5, #6
   125cc:	mov	r6, #0
   125d0:	mov	fp, #67	; 0x43
   125d4:	b	12604 <fputs@plt+0x8f04>
   125d8:	cmp	ip, #3
   125dc:	movw	r1, #49664	; 0xc200
   125e0:	movw	r0, #2668	; 0xa6c
   125e4:	movt	r1, #4
   125e8:	beq	1271c <fputs@plt+0x901c>
   125ec:	cmp	ip, #1
   125f0:	beq	125f8 <fputs@plt+0x8ef8>
   125f4:	bl	430dc <fputs@plt+0x399dc>
   125f8:	ldr	r4, [r4]
   125fc:	cmp	r4, #0
   12600:	beq	12650 <fputs@plt+0x8f50>
   12604:	ldr	r3, [r4, #4]
   12608:	ldr	r0, [r5]
   1260c:	mul	r0, r0, r3
   12610:	bl	48f34 <fputs@plt+0x3f834>
   12614:	mov	r1, r0
   12618:	mov	r0, sl
   1261c:	bl	9448 <stpcpy@plt>
   12620:	strb	r7, [r0]
   12624:	mov	r3, r0
   12628:	strb	r6, [r0, #1]
   1262c:	add	sl, r0, #1
   12630:	ldr	ip, [r4, #8]
   12634:	cmp	ip, #2
   12638:	bne	125d8 <fputs@plt+0x8ed8>
   1263c:	strb	fp, [r0, #1]
   12640:	add	sl, r0, #2
   12644:	ldr	r4, [r4]
   12648:	cmp	r4, #0
   1264c:	bne	12604 <fputs@plt+0x8f04>
   12650:	ldr	r3, [r9, #4]
   12654:	cmp	r3, #0
   12658:	moveq	fp, sl
   1265c:	beq	1270c <fputs@plt+0x900c>
   12660:	mov	r3, #84	; 0x54
   12664:	strb	r3, [sl]
   12668:	ldr	r4, [r9, #4]
   1266c:	add	fp, sl, #1
   12670:	cmp	r4, #0
   12674:	beq	1270c <fputs@plt+0x900c>
   12678:	movw	r5, #45508	; 0xb1c4
   1267c:	mov	r7, #117	; 0x75
   12680:	movt	r5, #6
   12684:	mov	r6, #0
   12688:	mov	sl, #67	; 0x43
   1268c:	mov	r9, #82	; 0x52
   12690:	b	126c0 <fputs@plt+0x8fc0>
   12694:	cmp	r2, #3
   12698:	movw	r1, #49664	; 0xc200
   1269c:	movw	r0, #2689	; 0xa81
   126a0:	movt	r1, #4
   126a4:	beq	1272c <fputs@plt+0x902c>
   126a8:	cmp	r2, #1
   126ac:	beq	126b4 <fputs@plt+0x8fb4>
   126b0:	bl	430dc <fputs@plt+0x399dc>
   126b4:	ldr	r4, [r4]
   126b8:	cmp	r4, #0
   126bc:	beq	1270c <fputs@plt+0x900c>
   126c0:	ldr	r3, [r4, #4]
   126c4:	ldr	r0, [r5]
   126c8:	mul	r0, r0, r3
   126cc:	bl	48f34 <fputs@plt+0x3f834>
   126d0:	mov	r1, r0
   126d4:	mov	r0, fp
   126d8:	bl	9448 <stpcpy@plt>
   126dc:	strb	r7, [r0]
   126e0:	mov	r3, r0
   126e4:	strb	r6, [r0, #1]
   126e8:	add	fp, r0, #1
   126ec:	ldr	r2, [r4, #8]
   126f0:	cmp	r2, #2
   126f4:	bne	12694 <fputs@plt+0x8f94>
   126f8:	strb	sl, [r0, #1]
   126fc:	add	fp, r0, #2
   12700:	ldr	r4, [r4]
   12704:	cmp	r4, #0
   12708:	bne	126c0 <fputs@plt+0x8fc0>
   1270c:	mov	r3, #0
   12710:	ldr	r0, [r8, #100]	; 0x64
   12714:	strb	r3, [fp]
   12718:	pop	{r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1271c:	mov	r2, #82	; 0x52
   12720:	add	sl, r3, #2
   12724:	strb	r2, [r3, #1]
   12728:	b	125f8 <fputs@plt+0x8ef8>
   1272c:	strb	r9, [r3, #1]
   12730:	add	fp, r3, #2
   12734:	b	126b4 <fputs@plt+0x8fb4>
   12738:	bl	961c <_ZdaPv@plt>
   1273c:	mov	r0, r5
   12740:	str	r5, [r8, #104]	; 0x68
   12744:	bl	958c <_Znaj@plt>
   12748:	ldr	r4, [r9]
   1274c:	mov	sl, r0
   12750:	str	r0, [r8, #100]	; 0x64
   12754:	b	125b8 <fputs@plt+0x8eb8>
   12758:	mov	r3, r4
   1275c:	b	1256c <fputs@plt+0x8e6c>
   12760:	add	r0, r0, #344	; 0x158
   12764:	b	12540 <fputs@plt+0x8e40>
   12768:	mov	r2, #0
   1276c:	str	r2, [r0]
   12770:	str	r2, [r0, #4]
   12774:	bx	lr
   12778:	push	{r3, r4, r5, r6, r7, r8, r9, lr}
   1277c:	mov	r8, #0
   12780:	str	r8, [r0]
   12784:	mov	r7, r0
   12788:	ldr	r4, [r1]
   1278c:	mov	r9, r1
   12790:	mov	r5, r0
   12794:	str	r8, [r0, #4]
   12798:	cmp	r4, r8
   1279c:	beq	127d0 <fputs@plt+0x90d0>
   127a0:	mov	r0, #12
   127a4:	ldr	r6, [r4, #4]
   127a8:	bl	12308 <fputs@plt+0x8c08>
   127ac:	ldr	r3, [r4, #8]
   127b0:	str	r6, [r0, #4]
   127b4:	str	r8, [r0]
   127b8:	str	r3, [r0, #8]
   127bc:	str	r0, [r5]
   127c0:	mov	r5, r0
   127c4:	ldr	r4, [r4]
   127c8:	cmp	r4, #0
   127cc:	bne	127a0 <fputs@plt+0x90a0>
   127d0:	ldr	r4, [r9, #4]
   127d4:	add	r5, r7, #4
   127d8:	cmp	r4, #0
   127dc:	movne	r8, #0
   127e0:	beq	12814 <fputs@plt+0x9114>
   127e4:	mov	r0, #12
   127e8:	ldr	r6, [r4, #4]
   127ec:	bl	12308 <fputs@plt+0x8c08>
   127f0:	ldr	r3, [r4, #8]
   127f4:	str	r6, [r0, #4]
   127f8:	str	r8, [r0]
   127fc:	str	r3, [r0, #8]
   12800:	str	r0, [r5]
   12804:	mov	r5, r0
   12808:	ldr	r4, [r4]
   1280c:	cmp	r4, #0
   12810:	bne	127e4 <fputs@plt+0x90e4>
   12814:	mov	r0, r7
   12818:	pop	{r3, r4, r5, r6, r7, r8, r9, pc}
   1281c:	push	{r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
   12820:	mov	r5, r1
   12824:	ldr	sl, [r1, #4]
   12828:	mov	r4, r0
   1282c:	ldr	r9, [r1, #8]
   12830:	mov	fp, #1
   12834:	ldr	r8, [r1, #12]
   12838:	mov	r6, #0
   1283c:	ldr	r7, [r1, #16]
   12840:	add	r0, r0, #124	; 0x7c
   12844:	ldr	lr, [r5, #20]
   12848:	mov	r1, r6
   1284c:	ldr	ip, [r5, #24]
   12850:	ldr	r2, [r5, #28]
   12854:	ldr	r3, [r5, #32]
   12858:	str	r3, [r4, #32]
   1285c:	ldr	r3, [r5, #36]	; 0x24
   12860:	str	fp, [r4]
   12864:	ldr	fp, [r5, #40]	; 0x28
   12868:	str	sl, [r4, #4]
   1286c:	ldr	sl, [r5, #44]	; 0x2c
   12870:	str	r9, [r4, #8]
   12874:	ldr	r9, [r5, #48]	; 0x30
   12878:	str	r8, [r4, #12]
   1287c:	ldr	r8, [r5, #52]	; 0x34
   12880:	str	r7, [r4, #16]
   12884:	ldr	r7, [r5, #56]	; 0x38
   12888:	str	lr, [r4, #20]
   1288c:	ldr	lr, [r5, #60]	; 0x3c
   12890:	str	ip, [r4, #24]
   12894:	ldr	ip, [r5, #64]	; 0x40
   12898:	str	r2, [r4, #28]
   1289c:	ldr	r2, [r5, #68]	; 0x44
   128a0:	str	r3, [r4, #36]	; 0x24
   128a4:	str	fp, [r4, #40]	; 0x28
   128a8:	str	sl, [r4, #44]	; 0x2c
   128ac:	str	r9, [r4, #48]	; 0x30
   128b0:	str	r8, [r4, #52]	; 0x34
   128b4:	str	r7, [r4, #56]	; 0x38
   128b8:	str	lr, [r4, #60]	; 0x3c
   128bc:	ldr	lr, [r5, #108]	; 0x6c
   128c0:	ldr	fp, [r5, #72]	; 0x48
   128c4:	ldr	sl, [r5, #92]	; 0x5c
   128c8:	ldr	r9, [r5, #96]	; 0x60
   128cc:	ldr	r8, [r5, #100]	; 0x64
   128d0:	ldr	r7, [r5, #104]	; 0x68
   128d4:	ldr	r3, [r5, #120]	; 0x78
   128d8:	str	ip, [r4, #64]	; 0x40
   128dc:	str	r2, [r4, #68]	; 0x44
   128e0:	ldr	ip, [r5, #112]	; 0x70
   128e4:	ldr	r2, [r5, #116]	; 0x74
   128e8:	str	lr, [r4, #108]	; 0x6c
   128ec:	str	ip, [r4, #112]	; 0x70
   128f0:	str	r2, [r4, #116]	; 0x74
   128f4:	str	fp, [r4, #72]	; 0x48
   128f8:	str	sl, [r4, #92]	; 0x5c
   128fc:	str	r9, [r4, #96]	; 0x60
   12900:	str	r8, [r4, #100]	; 0x64
   12904:	str	r7, [r4, #104]	; 0x68
   12908:	str	r3, [r4, #120]	; 0x78
   1290c:	str	r6, [r4, #76]	; 0x4c
   12910:	str	r6, [r4, #80]	; 0x50
   12914:	str	r6, [r4, #84]	; 0x54
   12918:	str	r6, [r4, #88]	; 0x58
   1291c:	bl	408ac <fputs@plt+0x371ac>
   12920:	str	r6, [r4, #132]	; 0x84
   12924:	str	r6, [r4, #136]	; 0x88
   12928:	mov	r1, r6
   1292c:	ldr	r3, [r5, #168]	; 0xa8
   12930:	add	r0, r4, #172	; 0xac
   12934:	str	r6, [r4, #128]	; 0x80
   12938:	str	r6, [r4, #144]	; 0x90
   1293c:	str	r3, [r4, #168]	; 0xa8
   12940:	str	r6, [r4, #148]	; 0x94
   12944:	str	r6, [r4, #152]	; 0x98
   12948:	str	r6, [r4, #156]	; 0x9c
   1294c:	str	r6, [r4, #160]	; 0xa0
   12950:	str	r6, [r4, #164]	; 0xa4
   12954:	bl	408ac <fputs@plt+0x371ac>
   12958:	mov	r1, r6
   1295c:	str	r6, [r4, #176]	; 0xb0
   12960:	add	r0, r4, #180	; 0xb4
   12964:	bl	408ac <fputs@plt+0x371ac>
   12968:	ldr	fp, [r5, #196]	; 0xc4
   1296c:	ldr	r3, [r5, #276]	; 0x114
   12970:	add	r1, r5, #344	; 0x158
   12974:	ldr	sl, [r5, #208]	; 0xd0
   12978:	add	r0, r4, #344	; 0x158
   1297c:	ldr	r9, [r5, #212]	; 0xd4
   12980:	ldr	r8, [r5, #248]	; 0xf8
   12984:	ldr	r7, [r5, #252]	; 0xfc
   12988:	ldr	ip, [r5, #268]	; 0x10c
   1298c:	ldr	r2, [r5, #272]	; 0x110
   12990:	str	r6, [r4, #188]	; 0xbc
   12994:	str	r6, [r4, #192]	; 0xc0
   12998:	str	r6, [r4, #220]	; 0xdc
   1299c:	str	r6, [r4, #224]	; 0xe0
   129a0:	ldr	lr, [r5, #256]	; 0x100
   129a4:	str	r3, [r4, #276]	; 0x114
   129a8:	ldr	r3, [r5, #280]	; 0x118
   129ac:	str	fp, [r4, #196]	; 0xc4
   129b0:	ldr	fp, [r5, #284]	; 0x11c
   129b4:	str	r3, [r4, #280]	; 0x118
   129b8:	str	sl, [r4, #208]	; 0xd0
   129bc:	str	r9, [r4, #212]	; 0xd4
   129c0:	str	r8, [r4, #248]	; 0xf8
   129c4:	str	r7, [r4, #252]	; 0xfc
   129c8:	str	lr, [r4, #256]	; 0x100
   129cc:	str	ip, [r4, #268]	; 0x10c
   129d0:	str	r2, [r4, #272]	; 0x110
   129d4:	str	fp, [r4, #284]	; 0x11c
   129d8:	str	r6, [r4, #200]	; 0xc8
   129dc:	str	r6, [r4, #204]	; 0xcc
   129e0:	str	r6, [r4, #216]	; 0xd8
   129e4:	str	r6, [r4, #240]	; 0xf0
   129e8:	str	r6, [r4, #244]	; 0xf4
   129ec:	str	r6, [r4, #260]	; 0x104
   129f0:	str	r6, [r4, #264]	; 0x108
   129f4:	str	r6, [r4, #288]	; 0x120
   129f8:	ldr	fp, [r5, #292]	; 0x124
   129fc:	ldr	r3, [r5, #332]	; 0x14c
   12a00:	ldr	r2, [r5, #328]	; 0x148
   12a04:	ldr	sl, [r5, #296]	; 0x128
   12a08:	ldr	r9, [r5, #300]	; 0x12c
   12a0c:	ldr	r8, [r5, #312]	; 0x138
   12a10:	ldr	r7, [r5, #316]	; 0x13c
   12a14:	ldr	lr, [r5, #320]	; 0x140
   12a18:	ldr	ip, [r5, #324]	; 0x144
   12a1c:	str	r3, [r4, #332]	; 0x14c
   12a20:	ldr	r3, [r5, #336]	; 0x150
   12a24:	str	fp, [r4, #292]	; 0x124
   12a28:	ldr	fp, [r5, #340]	; 0x154
   12a2c:	str	r3, [r4, #336]	; 0x150
   12a30:	str	r2, [r4, #328]	; 0x148
   12a34:	str	sl, [r4, #296]	; 0x128
   12a38:	str	r9, [r4, #300]	; 0x12c
   12a3c:	str	r6, [r4, #304]	; 0x130
   12a40:	str	r6, [r4, #308]	; 0x134
   12a44:	str	r8, [r4, #312]	; 0x138
   12a48:	str	r7, [r4, #316]	; 0x13c
   12a4c:	str	lr, [r4, #320]	; 0x140
   12a50:	str	ip, [r4, #324]	; 0x144
   12a54:	str	fp, [r4, #340]	; 0x154
   12a58:	bl	12778 <fputs@plt+0x9078>
   12a5c:	ldr	r3, [r5, #352]	; 0x160
   12a60:	ldr	r1, [r5, #360]	; 0x168
   12a64:	mov	r0, r4
   12a68:	str	r3, [r4, #352]	; 0x160
   12a6c:	ldrb	r2, [r5, #356]	; 0x164
   12a70:	ldrb	r3, [r5, #357]	; 0x165
   12a74:	str	r1, [r4, #360]	; 0x168
   12a78:	strb	r2, [r4, #356]	; 0x164
   12a7c:	strb	r3, [r4, #357]	; 0x165
   12a80:	pop	{r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
   12a84:	ldr	r3, [r0]
   12a88:	cmp	r3, #0
   12a8c:	beq	12ac0 <fputs@plt+0x93c0>
   12a90:	movw	ip, #3424	; 0xd60
   12a94:	movt	ip, #7
   12a98:	ldr	r1, [ip, #96]	; 0x60
   12a9c:	b	12aa4 <fputs@plt+0x93a4>
   12aa0:	mov	r3, r2
   12aa4:	ldr	r2, [r3]
   12aa8:	str	r1, [r3]
   12aac:	mov	r1, r3
   12ab0:	cmp	r2, #0
   12ab4:	bne	12aa0 <fputs@plt+0x93a0>
   12ab8:	str	r2, [r0]
   12abc:	str	r3, [ip, #96]	; 0x60
   12ac0:	ldr	r3, [r0, #4]
   12ac4:	cmp	r3, #0
   12ac8:	bxeq	lr
   12acc:	movw	ip, #3424	; 0xd60
   12ad0:	movt	ip, #7
   12ad4:	ldr	r1, [ip, #96]	; 0x60
   12ad8:	b	12ae0 <fputs@plt+0x93e0>
   12adc:	mov	r3, r2
   12ae0:	ldr	r2, [r3]
   12ae4:	str	r1, [r3]
   12ae8:	mov	r1, r3
   12aec:	cmp	r2, #0
   12af0:	bne	12adc <fputs@plt+0x93dc>
   12af4:	str	r3, [ip, #96]	; 0x60
   12af8:	str	r2, [r0, #4]
   12afc:	bx	lr
   12b00:	push	{r4, lr}
   12b04:	mov	r4, r0
   12b08:	bl	12a84 <fputs@plt+0x9384>
   12b0c:	mov	r0, r4
   12b10:	pop	{r4, pc}
   12b14:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   12b18:	movw	r6, #15132	; 0x3b1c
   12b1c:	movt	r6, #7
   12b20:	mov	ip, r1
   12b24:	movw	r9, #3232	; 0xca0
   12b28:	movt	r9, #7
   12b2c:	ldr	r3, [r6]
   12b30:	sub	sp, sp, #36	; 0x24
   12b34:	ldr	r2, [r9]
   12b38:	mov	r4, r0
   12b3c:	mov	r5, #0
   12b40:	mov	r7, #1
   12b44:	add	r1, r3, r3, lsl #1
   12b48:	str	r5, [r0], #4
   12b4c:	str	r2, [sp, #28]
   12b50:	mov	r8, #12
   12b54:	add	r3, r3, r1, lsl #2
   12b58:	str	ip, [sp, #4]
   12b5c:	movw	fp, #15128	; 0x3b18
   12b60:	movt	fp, #7
   12b64:	add	r1, r3, r3, lsr #31
   12b68:	movw	sl, #3424	; 0xd60
   12b6c:	movt	sl, #7
   12b70:	asr	r1, r1, r7
   12b74:	bl	408ac <fputs@plt+0x371ac>
   12b78:	ldr	r3, [r6]
   12b7c:	add	r0, r4, #8
   12b80:	add	r2, r3, r3, lsl #1
   12b84:	add	r3, r3, r2, lsl #2
   12b88:	add	r1, r3, r3, lsr #31
   12b8c:	asr	r1, r1, r7
   12b90:	bl	408ac <fputs@plt+0x371ac>
   12b94:	ldr	r3, [r6]
   12b98:	add	r0, r4, r8
   12b9c:	add	r2, r3, r3, lsl #1
   12ba0:	add	r3, r3, r2, lsl #2
   12ba4:	add	r1, r3, r3, lsr #31
   12ba8:	asr	r1, r1, r7
   12bac:	bl	408ac <fputs@plt+0x371ac>
   12bb0:	ldr	r3, [r6]
   12bb4:	add	r0, r4, #16
   12bb8:	add	r2, r3, r3, lsl #1
   12bbc:	add	r3, r3, r2, lsl #2
   12bc0:	add	r1, r3, r3, lsr #31
   12bc4:	asr	r1, r1, r7
   12bc8:	bl	408ac <fputs@plt+0x371ac>
   12bcc:	ldr	r1, [fp]
   12bd0:	add	r0, r4, #20
   12bd4:	add	r1, r1, r1, lsl #2
   12bd8:	lsl	r1, r1, r7
   12bdc:	bl	109e0 <fputs@plt+0x72e0>
   12be0:	ldr	r1, [fp]
   12be4:	add	r0, r4, #24
   12be8:	add	r1, r1, r1, lsl #2
   12bec:	lsl	r1, r1, r7
   12bf0:	bl	109e0 <fputs@plt+0x72e0>
   12bf4:	ldr	r3, [fp]
   12bf8:	mov	r2, #72	; 0x48
   12bfc:	ldr	r1, [r6]
   12c00:	str	r5, [r4, #36]	; 0x24
   12c04:	mov	r0, r8
   12c08:	add	r3, r3, r3, lsl #2
   12c0c:	str	r5, [r4, #40]	; 0x28
   12c10:	str	r5, [r4, #76]	; 0x4c
   12c14:	lsl	r3, r3, r7
   12c18:	str	r5, [r4, #80]	; 0x50
   12c1c:	str	r3, [r4, #28]
   12c20:	str	r3, [r4, #32]
   12c24:	str	r5, [r4, #84]	; 0x54
   12c28:	str	r5, [r4, #88]	; 0x58
   12c2c:	str	r8, [r4, #60]	; 0x3c
   12c30:	str	r8, [r4, #64]	; 0x40
   12c34:	str	r7, [r4, #68]	; 0x44
   12c38:	str	r7, [r4, #72]	; 0x48
   12c3c:	bl	40724 <fputs@plt+0x37024>
   12c40:	mov	r1, r0
   12c44:	add	r0, r4, #92	; 0x5c
   12c48:	bl	40850 <fputs@plt+0x37150>
   12c4c:	mov	r2, #72	; 0x48
   12c50:	ldr	r1, [r6]
   12c54:	mov	r0, r8
   12c58:	bl	40724 <fputs@plt+0x37024>
   12c5c:	mov	r1, r0
   12c60:	add	r0, r4, #96	; 0x60
   12c64:	bl	40850 <fputs@plt+0x37150>
   12c68:	mov	r1, r5
   12c6c:	add	r0, r4, #100	; 0x64
   12c70:	bl	40850 <fputs@plt+0x37150>
   12c74:	mov	r1, r5
   12c78:	add	r0, r4, #104	; 0x68
   12c7c:	bl	40850 <fputs@plt+0x37150>
   12c80:	mov	r1, r5
   12c84:	str	r7, [r4, #108]	; 0x6c
   12c88:	add	r0, r4, #116	; 0x74
   12c8c:	str	r7, [r4, #112]	; 0x70
   12c90:	bl	408ac <fputs@plt+0x371ac>
   12c94:	mov	r1, r5
   12c98:	add	r0, r4, #120	; 0x78
   12c9c:	bl	408ac <fputs@plt+0x371ac>
   12ca0:	mov	r1, r5
   12ca4:	add	r0, r4, #124	; 0x7c
   12ca8:	bl	408ac <fputs@plt+0x371ac>
   12cac:	mov	r1, r5
   12cb0:	str	r5, [r4, #128]	; 0x80
   12cb4:	add	r0, r4, #168	; 0xa8
   12cb8:	str	r5, [r4, #132]	; 0x84
   12cbc:	str	r5, [r4, #136]	; 0x88
   12cc0:	str	r5, [r4, #144]	; 0x90
   12cc4:	str	r5, [r4, #148]	; 0x94
   12cc8:	str	r5, [r4, #152]	; 0x98
   12ccc:	str	r5, [r4, #156]	; 0x9c
   12cd0:	str	r5, [r4, #160]	; 0xa0
   12cd4:	str	r5, [r4, #164]	; 0xa4
   12cd8:	bl	408ac <fputs@plt+0x371ac>
   12cdc:	mov	r1, r5
   12ce0:	add	r0, r4, #172	; 0xac
   12ce4:	bl	408ac <fputs@plt+0x371ac>
   12ce8:	mov	r1, r5
   12cec:	str	r5, [r4, #176]	; 0xb0
   12cf0:	add	r0, r4, #180	; 0xb4
   12cf4:	bl	408ac <fputs@plt+0x371ac>
   12cf8:	movw	r3, #5312	; 0x14c0
   12cfc:	movt	r3, #7
   12d00:	str	r5, [r4, #204]	; 0xcc
   12d04:	str	r5, [r4, #208]	; 0xd0
   12d08:	mov	r2, #72	; 0x48
   12d0c:	ldr	r3, [r3, #184]	; 0xb8
   12d10:	mov	r0, #10
   12d14:	ldr	r1, [r6]
   12d18:	str	r5, [r4, #188]	; 0xbc
   12d1c:	str	r3, [r4, #212]	; 0xd4
   12d20:	str	r5, [r4, #192]	; 0xc0
   12d24:	str	r5, [r4, #196]	; 0xc4
   12d28:	str	r5, [r4, #200]	; 0xc8
   12d2c:	str	r5, [r4, #216]	; 0xd8
   12d30:	str	r5, [r4, #220]	; 0xdc
   12d34:	str	r5, [r4, #224]	; 0xe0
   12d38:	str	r5, [r4, #240]	; 0xf0
   12d3c:	str	r5, [r4, #244]	; 0xf4
   12d40:	str	r5, [r4, #248]	; 0xf8
   12d44:	str	r5, [r4, #252]	; 0xfc
   12d48:	bl	40724 <fputs@plt+0x37024>
   12d4c:	mov	r1, r0
   12d50:	add	r0, r4, #256	; 0x100
   12d54:	bl	408ac <fputs@plt+0x371ac>
   12d58:	ldr	r1, [r6]
   12d5c:	movw	r3, #15148	; 0x3b2c
   12d60:	movt	r3, #7
   12d64:	mvn	lr, #0
   12d68:	str	r5, [r4, #260]	; 0x104
   12d6c:	ldr	r2, [r3]
   12d70:	add	r1, r1, r1, lsr #31
   12d74:	str	lr, [r4, #292]	; 0x124
   12d78:	movw	r3, #15872	; 0x3e00
   12d7c:	asr	r1, r1, r7
   12d80:	movt	r3, #7
   12d84:	str	r2, [r4, #296]	; 0x128
   12d88:	add	r0, sp, #8
   12d8c:	str	r2, [r4, #300]	; 0x12c
   12d90:	str	r3, [r4, #312]	; 0x138
   12d94:	str	r3, [r4, #316]	; 0x13c
   12d98:	str	r3, [r4, #320]	; 0x140
   12d9c:	str	r3, [r4, #324]	; 0x144
   12da0:	str	r5, [r4, #264]	; 0x108
   12da4:	str	r7, [r4, #268]	; 0x10c
   12da8:	str	r5, [r4, #272]	; 0x110
   12dac:	str	r7, [r4, #276]	; 0x114
   12db0:	str	r5, [r4, #280]	; 0x118
   12db4:	str	r7, [r4, #284]	; 0x11c
   12db8:	str	r5, [r4, #288]	; 0x120
   12dbc:	str	r5, [r4, #304]	; 0x130
   12dc0:	str	r5, [r4, #308]	; 0x134
   12dc4:	str	r5, [r4, #328]	; 0x148
   12dc8:	str	r5, [r4, #332]	; 0x14c
   12dcc:	str	r5, [r4, #336]	; 0x150
   12dd0:	str	r5, [r4, #340]	; 0x154
   12dd4:	bl	408ac <fputs@plt+0x371ac>
   12dd8:	str	r5, [r4, #344]	; 0x158
   12ddc:	mov	r0, r8
   12de0:	ldr	r6, [sp, #8]
   12de4:	bl	12308 <fputs@plt+0x8c08>
   12de8:	ldr	ip, [sp, #4]
   12dec:	mov	r1, #46	; 0x2e
   12df0:	mov	r2, #39	; 0x27
   12df4:	str	r7, [r0, #8]
   12df8:	mov	r3, r0
   12dfc:	str	r5, [r0]
   12e00:	str	r6, [r0, #4]
   12e04:	ldr	r0, [sl, #108]	; 0x6c
   12e08:	str	r3, [r4, #348]	; 0x15c
   12e0c:	str	ip, [r4, #352]	; 0x160
   12e10:	str	r5, [r4, #360]	; 0x168
   12e14:	strb	r1, [r4, #356]	; 0x164
   12e18:	strb	r2, [r4, #357]	; 0x165
   12e1c:	bl	3cf78 <fputs@plt+0x33878>
   12e20:	str	r0, [r4, #56]	; 0x38
   12e24:	str	r0, [r4, #52]	; 0x34
   12e28:	mov	r0, r7
   12e2c:	str	r7, [r4, #48]	; 0x30
   12e30:	str	r7, [r4, #44]	; 0x2c
   12e34:	bl	3e068 <fputs@plt+0x34968>
   12e38:	cmp	r0, r5
   12e3c:	bne	12e5c <fputs@plt+0x975c>
   12e40:	movw	r1, #18728	; 0x4928
   12e44:	movt	r1, #7
   12e48:	movw	r0, #50356	; 0xc4b4
   12e4c:	movt	r0, #4
   12e50:	mov	r2, r1
   12e54:	mov	r3, r1
   12e58:	bl	21c44 <fputs@plt+0x18544>
   12e5c:	ldr	r0, [r4, #56]	; 0x38
   12e60:	mov	r1, #1
   12e64:	bl	3d394 <fputs@plt+0x33c94>
   12e68:	cmp	r0, #0
   12e6c:	blt	12e94 <fputs@plt+0x9794>
   12e70:	ldr	r1, [sp, #28]
   12e74:	mov	r0, r4
   12e78:	ldr	r2, [r9]
   12e7c:	ldr	r3, [r4, #48]	; 0x30
   12e80:	cmp	r1, r2
   12e84:	str	r3, [r4, #44]	; 0x2c
   12e88:	bne	12ec0 <fputs@plt+0x97c0>
   12e8c:	add	sp, sp, #36	; 0x24
   12e90:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   12e94:	ldr	r1, [sl, #108]	; 0x6c
   12e98:	add	r0, sp, #8
   12e9c:	bl	440a0 <fputs@plt+0x3a9a0>
   12ea0:	movw	r2, #18728	; 0x4928
   12ea4:	movt	r2, #7
   12ea8:	movw	r0, #50388	; 0xc4d4
   12eac:	add	r1, sp, #8
   12eb0:	mov	r3, r2
   12eb4:	movt	r0, #4
   12eb8:	bl	21c44 <fputs@plt+0x18544>
   12ebc:	b	12e70 <fputs@plt+0x9770>
   12ec0:	bl	95d4 <__stack_chk_fail@plt>
   12ec4:	add	r0, r4, #344	; 0x158
   12ec8:	bl	12a84 <fputs@plt+0x9384>
   12ecc:	bl	9460 <__cxa_end_cleanup@plt>
   12ed0:	push	{r4, r5, lr}
   12ed4:	movw	r4, #3232	; 0xca0
   12ed8:	movt	r4, #7
   12edc:	sub	sp, sp, #12
   12ee0:	mov	r2, #0
   12ee4:	movw	r1, #58672	; 0xe530
   12ee8:	ldr	r3, [r4]
   12eec:	movt	r1, #4
   12ef0:	mov	r0, sp
   12ef4:	str	r3, [sp, #4]
   12ef8:	bl	4a4a0 <_ZdlPv@@Base+0x1450>
   12efc:	mov	r0, #364	; 0x16c
   12f00:	bl	49000 <_Znwj@@Base>
   12f04:	ldr	r1, [sp]
   12f08:	mov	r5, r0
   12f0c:	bl	12b14 <fputs@plt+0x9414>
   12f10:	ldr	r1, [sp, #4]
   12f14:	movw	r3, #3424	; 0xd60
   12f18:	ldr	r2, [r4]
   12f1c:	movt	r3, #7
   12f20:	cmp	r1, r2
   12f24:	str	r5, [r3, #112]	; 0x70
   12f28:	str	r5, [r3]
   12f2c:	bne	12f38 <fputs@plt+0x9838>
   12f30:	add	sp, sp, #12
   12f34:	pop	{r4, r5, pc}
   12f38:	bl	95d4 <__stack_chk_fail@plt>
   12f3c:	mov	r0, r5
   12f40:	bl	49050 <_ZdlPv@@Base>
   12f44:	bl	9460 <__cxa_end_cleanup@plt>
   12f48:	push	{r4, r5, r6, r7, lr}
   12f4c:	movw	r4, #3424	; 0xd60
   12f50:	movt	r4, #7
   12f54:	movw	r5, #3232	; 0xca0
   12f58:	movt	r5, #7
   12f5c:	sub	sp, sp, #20
   12f60:	ldr	r2, [r4]
   12f64:	ldr	r3, [r5]
   12f68:	ldr	r6, [r2]
   12f6c:	str	r3, [sp, #12]
   12f70:	cmp	r6, #0
   12f74:	beq	12fb0 <fputs@plt+0x98b0>
   12f78:	movw	r1, #18728	; 0x4928
   12f7c:	movt	r1, #7
   12f80:	movw	r0, #50416	; 0xc4f0
   12f84:	movt	r0, #4
   12f88:	mov	r2, r1
   12f8c:	mov	r3, r1
   12f90:	bl	21c14 <fputs@plt+0x18514>
   12f94:	bl	27424 <fputs@plt+0x1dd24>
   12f98:	ldr	r2, [sp, #12]
   12f9c:	ldr	r3, [r5]
   12fa0:	cmp	r2, r3
   12fa4:	bne	13168 <fputs@plt+0x9a68>
   12fa8:	add	sp, sp, #20
   12fac:	pop	{r4, r5, r6, r7, pc}
   12fb0:	bl	25d70 <fputs@plt+0x1c670>
   12fb4:	cmp	r0, #0
   12fb8:	bne	12fe8 <fputs@plt+0x98e8>
   12fbc:	ldr	r3, [r4, #152]	; 0x98
   12fc0:	cmp	r3, #0
   12fc4:	bne	1305c <fputs@plt+0x995c>
   12fc8:	movw	r1, #18728	; 0x4928
   12fcc:	movt	r1, #7
   12fd0:	movw	r0, #50476	; 0xc52c
   12fd4:	movt	r0, #4
   12fd8:	mov	r2, r1
   12fdc:	mov	r3, r1
   12fe0:	bl	21c14 <fputs@plt+0x18514>
   12fe4:	b	12f94 <fputs@plt+0x9894>
   12fe8:	mov	r1, r6
   12fec:	movw	r0, #3776	; 0xec0
   12ff0:	movt	r0, #7
   12ff4:	bl	1d11c <fputs@plt+0x13a1c>
   12ff8:	subs	r6, r0, #0
   12ffc:	bne	13090 <fputs@plt+0x9990>
   13000:	add	r0, sp, #4
   13004:	bl	41cf8 <fputs@plt+0x385f8>
   13008:	cmp	r0, #0
   1300c:	beq	13050 <fputs@plt+0x9950>
   13010:	ldr	r0, [sp, #4]
   13014:	cmp	r0, #9
   13018:	bhi	130dc <fputs@plt+0x99dc>
   1301c:	mov	r0, #8
   13020:	bl	49000 <_Znwj@@Base>
   13024:	ldr	r3, [sp, #4]
   13028:	ldr	ip, [r4, #152]	; 0x98
   1302c:	ldr	r1, [r4]
   13030:	add	r2, r4, r3, lsl #2
   13034:	stm	r0, {r1, ip}
   13038:	ldr	r6, [r2, #112]	; 0x70
   1303c:	str	r0, [r4, #152]	; 0x98
   13040:	cmp	r6, #0
   13044:	beq	13128 <fputs@plt+0x9a28>
   13048:	str	r6, [r4]
   1304c:	b	12f94 <fputs@plt+0x9894>
   13050:	ldr	r3, [r4, #152]	; 0x98
   13054:	cmp	r3, #0
   13058:	beq	12f94 <fputs@plt+0x9894>
   1305c:	ldr	r1, [r4]
   13060:	mov	r0, r3
   13064:	ldm	r3, {r2, r3}
   13068:	ldr	lr, [r1, #328]	; 0x148
   1306c:	ldr	ip, [r1, #332]	; 0x14c
   13070:	ldr	r1, [r1, #336]	; 0x150
   13074:	str	lr, [r2, #328]	; 0x148
   13078:	str	ip, [r2, #332]	; 0x14c
   1307c:	str	r1, [r2, #336]	; 0x150
   13080:	str	r2, [r4]
   13084:	str	r3, [r4, #152]	; 0x98
   13088:	bl	49050 <_ZdlPv@@Base>
   1308c:	b	12f94 <fputs@plt+0x9894>
   13090:	mov	r0, #1
   13094:	bl	263bc <fputs@plt+0x1ccbc>
   13098:	subs	r6, r0, #0
   1309c:	beq	13050 <fputs@plt+0x9950>
   130a0:	ldr	r0, [pc, #212]	; 1317c <fputs@plt+0x9a7c>
   130a4:	mov	r1, r6
   130a8:	mov	r2, #0
   130ac:	bl	b39c <fputs@plt+0x1c9c>
   130b0:	subs	r7, r0, #0
   130b4:	beq	13100 <fputs@plt+0x9a00>
   130b8:	mov	r0, #8
   130bc:	bl	49000 <_Znwj@@Base>
   130c0:	ldr	r2, [r4, #152]	; 0x98
   130c4:	ldr	r3, [r4]
   130c8:	str	r2, [r0, #4]
   130cc:	str	r3, [r0]
   130d0:	str	r0, [r4, #152]	; 0x98
   130d4:	str	r7, [r4]
   130d8:	b	12f94 <fputs@plt+0x9894>
   130dc:	bl	48f34 <fputs@plt+0x3f834>
   130e0:	mov	r2, r6
   130e4:	mov	r1, r0
   130e8:	add	r0, sp, #8
   130ec:	bl	4a4a0 <_ZdlPv@@Base+0x1450>
   130f0:	ldr	r6, [sp, #8]
   130f4:	cmp	r6, #0
   130f8:	bne	130a0 <fputs@plt+0x99a0>
   130fc:	b	12f94 <fputs@plt+0x9894>
   13100:	mov	r0, #364	; 0x16c
   13104:	bl	49000 <_Znwj@@Base>
   13108:	mov	r1, r6
   1310c:	mov	r7, r0
   13110:	bl	12b14 <fputs@plt+0x9414>
   13114:	mov	r1, r6
   13118:	mov	r2, r7
   1311c:	ldr	r0, [pc, #88]	; 1317c <fputs@plt+0x9a7c>
   13120:	bl	b39c <fputs@plt+0x1c9c>
   13124:	b	130b8 <fputs@plt+0x99b8>
   13128:	mov	r0, r3
   1312c:	bl	48f34 <fputs@plt+0x3f834>
   13130:	mov	r2, r6
   13134:	mov	r1, r0
   13138:	add	r0, sp, #8
   1313c:	bl	4a4a0 <_ZdlPv@@Base+0x1450>
   13140:	mov	r0, #364	; 0x16c
   13144:	bl	49000 <_Znwj@@Base>
   13148:	ldr	r1, [sp, #8]
   1314c:	mov	r7, r0
   13150:	bl	12b14 <fputs@plt+0x9414>
   13154:	ldr	r3, [sp, #4]
   13158:	mov	r6, r7
   1315c:	add	r3, r4, r3, lsl #2
   13160:	str	r7, [r3, #112]	; 0x70
   13164:	b	13048 <fputs@plt+0x9948>
   13168:	bl	95d4 <__stack_chk_fail@plt>
   1316c:	mov	r0, r7
   13170:	bl	49050 <_ZdlPv@@Base>
   13174:	bl	9460 <__cxa_end_cleanup@plt>
   13178:	b	1316c <fputs@plt+0x9a6c>
   1317c:	andeq	r0, r7, r0, lsl #28
   13180:	push	{r4, lr}
   13184:	mov	r4, r0
   13188:	ldr	r0, [r0, #204]	; 0xcc
   1318c:	cmp	r0, #0
   13190:	beq	131a0 <fputs@plt+0x9aa0>
   13194:	ldr	r3, [r0]
   13198:	ldr	r3, [r3, #4]
   1319c:	blx	r3
   131a0:	ldr	r0, [r4, #164]	; 0xa4
   131a4:	bl	3acfc <fputs@plt+0x315fc>
   131a8:	ldr	r0, [r4, #260]	; 0x104
   131ac:	bl	3acfc <fputs@plt+0x315fc>
   131b0:	add	r0, r4, #344	; 0x158
   131b4:	bl	12a84 <fputs@plt+0x9384>
   131b8:	mov	r0, r4
   131bc:	pop	{r4, pc}
   131c0:	add	r0, r4, #344	; 0x158
   131c4:	bl	12a84 <fputs@plt+0x9384>
   131c8:	bl	9460 <__cxa_end_cleanup@plt>
   131cc:	movw	r2, #3364	; 0xd24
   131d0:	movw	r3, #3360	; 0xd20
   131d4:	movt	r2, #7
   131d8:	movt	r3, #7
   131dc:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   131e0:	movw	fp, #3232	; 0xca0
   131e4:	movt	fp, #7
   131e8:	ldr	r1, [r3]
   131ec:	ldr	r2, [r2]
   131f0:	sub	sp, sp, #420	; 0x1a4
   131f4:	ldr	r3, [fp]
   131f8:	cmp	r2, r1
   131fc:	str	r3, [sp, #412]	; 0x19c
   13200:	beq	1345c <fputs@plt+0x9d5c>
   13204:	add	r8, sp, #48	; 0x30
   13208:	movw	r6, #3424	; 0xd60
   1320c:	movt	r6, #7
   13210:	mov	r3, #0
   13214:	mov	r0, r8
   13218:	str	r3, [sp, #36]	; 0x24
   1321c:	ldr	r1, [r6]
   13220:	str	r3, [sp, #40]	; 0x28
   13224:	str	r3, [sp, #44]	; 0x2c
   13228:	str	r3, [sp, #32]
   1322c:	str	r3, [sp, #28]
   13230:	str	r3, [sp, #24]
   13234:	bl	1281c <fputs@plt+0x911c>
   13238:	add	r0, sp, #24
   1323c:	add	r1, sp, #36	; 0x24
   13240:	ldr	r4, [r6]
   13244:	str	r8, [r6]
   13248:	bl	2d010 <fputs@plt+0x23910>
   1324c:	ldr	r9, [sp, #72]	; 0x48
   13250:	ldr	sl, [sp, #364]	; 0x16c
   13254:	ldr	r3, [sp, #360]	; 0x168
   13258:	ldr	r1, [sp, #96]	; 0x60
   1325c:	ldr	r2, [sp, #92]	; 0x5c
   13260:	ldr	ip, [sp, #84]	; 0x54
   13264:	ldr	r0, [sp, #88]	; 0x58
   13268:	ldr	lr, [sp, #80]	; 0x50
   1326c:	ldr	r7, [sp, #76]	; 0x4c
   13270:	str	r9, [r4, #24]
   13274:	ldr	r9, [sp, #368]	; 0x170
   13278:	ldr	r5, [sp, #32]
   1327c:	str	r4, [r6]
   13280:	str	r9, [sp, #16]
   13284:	cmp	r5, #0
   13288:	ldr	r9, [sp, #68]	; 0x44
   1328c:	str	r9, [r4, #20]
   13290:	ldr	r9, [sp, #372]	; 0x174
   13294:	str	ip, [r4, #36]	; 0x24
   13298:	ldr	ip, [sp, #16]
   1329c:	str	r7, [r4, #28]
   132a0:	str	lr, [r4, #32]
   132a4:	str	r0, [r4, #40]	; 0x28
   132a8:	str	r1, [r4, #48]	; 0x30
   132ac:	str	r2, [r4, #44]	; 0x2c
   132b0:	str	r3, [r4, #312]	; 0x138
   132b4:	str	sl, [r4, #316]	; 0x13c
   132b8:	str	ip, [r4, #320]	; 0x140
   132bc:	str	r9, [r4, #324]	; 0x144
   132c0:	beq	132e4 <fputs@plt+0x9be4>
   132c4:	mov	r2, #0
   132c8:	b	132d4 <fputs@plt+0x9bd4>
   132cc:	mov	r2, r5
   132d0:	mov	r5, r3
   132d4:	ldr	r3, [r5, #4]
   132d8:	str	r2, [r5, #4]
   132dc:	cmp	r3, #0
   132e0:	bne	132cc <fputs@plt+0x9bcc>
   132e4:	ldr	r4, [r4, #16]
   132e8:	mov	r0, #40	; 0x28
   132ec:	ldr	r7, [sp, #40]	; 0x28
   132f0:	ldr	r3, [sp, #44]	; 0x2c
   132f4:	rsb	r7, r7, r4
   132f8:	str	r4, [sp, #12]
   132fc:	add	sl, r7, r7, lsr #31
   13300:	asr	sl, sl, #1
   13304:	rsb	r3, r3, sl
   13308:	str	r3, [sp, #20]
   1330c:	bl	49000 <_Znwj@@Base>
   13310:	ldr	r4, [sp, #28]
   13314:	mov	r3, #0
   13318:	ldr	r9, [pc, #368]	; 13490 <fputs@plt+0x9d90>
   1331c:	ldr	r2, [sp, #20]
   13320:	cmp	r4, r3
   13324:	ldr	ip, [sp, #16]
   13328:	str	r5, [r0, #4]
   1332c:	str	r2, [r0, #28]
   13330:	str	ip, [r0, #36]	; 0x24
   13334:	str	r3, [r0, #8]
   13338:	str	r3, [r0, #12]
   1333c:	str	r3, [r0, #16]
   13340:	str	r3, [r0, #20]
   13344:	str	r3, [r0, #24]
   13348:	strb	r3, [r0, #32]
   1334c:	strb	r3, [r0, #33]	; 0x21
   13350:	str	r9, [r0]
   13354:	bne	13364 <fputs@plt+0x9c64>
   13358:	b	13470 <fputs@plt+0x9d70>
   1335c:	mov	r0, r4
   13360:	mov	r4, r3
   13364:	ldr	r3, [r4, #4]
   13368:	str	r0, [r4, #4]
   1336c:	cmp	r3, #0
   13370:	bne	1335c <fputs@plt+0x9c5c>
   13374:	ldr	r3, [r6]
   13378:	rsb	r7, sl, r7
   1337c:	ldr	r2, [sp, #36]	; 0x24
   13380:	mov	r0, #40	; 0x28
   13384:	rsb	r7, r2, r7
   13388:	ldr	r5, [r3, #320]	; 0x140
   1338c:	bl	49000 <_Znwj@@Base>
   13390:	ldr	r1, [sp, #24]
   13394:	mov	r3, #0
   13398:	str	r4, [r0, #4]
   1339c:	cmp	r1, r3
   133a0:	str	r9, [r0]
   133a4:	str	r7, [r0, #28]
   133a8:	str	r5, [r0, #36]	; 0x24
   133ac:	str	r3, [r0, #8]
   133b0:	str	r3, [r0, #12]
   133b4:	str	r3, [r0, #16]
   133b8:	str	r3, [r0, #20]
   133bc:	str	r3, [r0, #24]
   133c0:	strb	r3, [r0, #32]
   133c4:	strb	r3, [r0, #33]	; 0x21
   133c8:	bne	133d8 <fputs@plt+0x9cd8>
   133cc:	b	13478 <fputs@plt+0x9d78>
   133d0:	mov	r0, r1
   133d4:	mov	r1, r3
   133d8:	ldr	r3, [r1, #4]
   133dc:	str	r0, [r1, #4]
   133e0:	cmp	r3, #0
   133e4:	bne	133d0 <fputs@plt+0x9cd0>
   133e8:	ldr	r0, [r6]
   133ec:	ldr	r9, [sp, #12]
   133f0:	ldr	r2, [r0, #72]	; 0x48
   133f4:	ldr	r3, [r0, #112]	; 0x70
   133f8:	rsbs	r2, r2, #1
   133fc:	ldr	ip, [r0, #104]	; 0x68
   13400:	movcc	r2, #0
   13404:	cmp	r3, #1
   13408:	subgt	r3, r3, #1
   1340c:	ldrgt	lr, [r0, #96]	; 0x60
   13410:	mlagt	ip, lr, r3, ip
   13414:	ldr	r3, [r0, #96]	; 0x60
   13418:	str	r9, [sp, #4]
   1341c:	str	ip, [sp]
   13420:	bl	105b4 <fputs@plt+0x6eb4>
   13424:	ldr	r3, [r6]
   13428:	mov	r2, #0
   1342c:	movw	r0, #3776	; 0xec0
   13430:	movt	r0, #7
   13434:	str	r2, [r3, #288]	; 0x120
   13438:	bl	2304c <fputs@plt+0x1994c>
   1343c:	mov	r0, r8
   13440:	bl	13180 <fputs@plt+0x9a80>
   13444:	ldr	r2, [sp, #412]	; 0x19c
   13448:	ldr	r3, [fp]
   1344c:	cmp	r2, r3
   13450:	bne	13480 <fputs@plt+0x9d80>
   13454:	add	sp, sp, #420	; 0x1a4
   13458:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1345c:	ldr	r3, [r2, #132]	; 0x84
   13460:	cmp	r3, #0
   13464:	beq	13204 <fputs@plt+0x9b04>
   13468:	bl	29d9c <fputs@plt+0x2069c>
   1346c:	b	13444 <fputs@plt+0x9d44>
   13470:	mov	r4, r0
   13474:	b	13374 <fputs@plt+0x9c74>
   13478:	mov	r1, r0
   1347c:	b	133e8 <fputs@plt+0x9ce8>
   13480:	bl	95d4 <__stack_chk_fail@plt>
   13484:	mov	r0, r8
   13488:	bl	13180 <fputs@plt+0x9a80>
   1348c:	bl	9460 <__cxa_end_cleanup@plt>
   13490:	muleq	r5, r8, r2
   13494:	cmp	r3, #0
   13498:	push	{r4, r5, r6, lr}
   1349c:	addne	r4, r0, #4
   134a0:	moveq	r4, r0
   134a4:	mov	r5, r1
   134a8:	ldr	ip, [r4]
   134ac:	mov	r6, r2
   134b0:	cmp	ip, #0
   134b4:	bne	134c0 <fputs@plt+0x9dc0>
   134b8:	b	134d0 <fputs@plt+0x9dd0>
   134bc:	mov	ip, r3
   134c0:	ldr	r3, [ip]
   134c4:	cmp	r3, #0
   134c8:	bne	134bc <fputs@plt+0x9dbc>
   134cc:	mov	r4, ip
   134d0:	mov	r0, #12
   134d4:	bl	12308 <fputs@plt+0x8c08>
   134d8:	mov	r3, #0
   134dc:	str	r5, [r0, #4]
   134e0:	str	r6, [r0, #8]
   134e4:	str	r3, [r0]
   134e8:	str	r0, [r4]
   134ec:	pop	{r4, r5, r6, pc}
   134f0:	push	{r3, r4, r5, r6, r7, r8, r9, lr}
   134f4:	mov	r9, r1
   134f8:	mov	r5, r0
   134fc:	bl	12a84 <fputs@plt+0x9384>
   13500:	ldr	r4, [r9]
   13504:	mov	r6, r5
   13508:	cmp	r4, #0
   1350c:	movne	r8, #0
   13510:	beq	13544 <fputs@plt+0x9e44>
   13514:	mov	r0, #12
   13518:	ldr	r7, [r4, #4]
   1351c:	bl	12308 <fputs@plt+0x8c08>
   13520:	ldr	r3, [r4, #8]
   13524:	str	r7, [r0, #4]
   13528:	str	r8, [r0]
   1352c:	str	r3, [r0, #8]
   13530:	str	r0, [r6]
   13534:	mov	r6, r0
   13538:	ldr	r4, [r4]
   1353c:	cmp	r4, #0
   13540:	bne	13514 <fputs@plt+0x9e14>
   13544:	ldr	r4, [r9, #4]
   13548:	add	r5, r5, #4
   1354c:	cmp	r4, #0
   13550:	popeq	{r3, r4, r5, r6, r7, r8, r9, pc}
   13554:	mov	r7, #0
   13558:	mov	r0, #12
   1355c:	ldr	r6, [r4, #4]
   13560:	bl	12308 <fputs@plt+0x8c08>
   13564:	ldr	r3, [r4, #8]
   13568:	str	r6, [r0, #4]
   1356c:	str	r7, [r0]
   13570:	str	r3, [r0, #8]
   13574:	str	r0, [r5]
   13578:	mov	r5, r0
   1357c:	ldr	r4, [r4]
   13580:	cmp	r4, #0
   13584:	bne	13558 <fputs@plt+0x9e58>
   13588:	pop	{r3, r4, r5, r6, r7, r8, r9, pc}
   1358c:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   13590:	mov	r5, r1
   13594:	ldr	sl, [r1, #4]
   13598:	movw	r6, #3232	; 0xca0
   1359c:	ldr	r9, [r1, #8]
   135a0:	movt	r6, #7
   135a4:	ldr	r8, [r1, #12]
   135a8:	mov	r4, r0
   135ac:	ldr	lr, [r5, #16]
   135b0:	sub	sp, sp, #12
   135b4:	ldr	ip, [r5, #20]
   135b8:	mov	r7, #0
   135bc:	ldr	r2, [r5, #24]
   135c0:	mov	r1, r7
   135c4:	ldr	r3, [r5, #32]
   135c8:	mov	r0, sp
   135cc:	ldr	fp, [r5, #28]
   135d0:	str	sl, [r4, #4]
   135d4:	ldr	sl, [r5, #36]	; 0x24
   135d8:	str	r9, [r4, #8]
   135dc:	ldr	r9, [r5, #40]	; 0x28
   135e0:	str	r8, [r4, #12]
   135e4:	ldr	r8, [r5, #60]	; 0x3c
   135e8:	str	lr, [r4, #16]
   135ec:	ldr	lr, [r5, #64]	; 0x40
   135f0:	str	ip, [r4, #20]
   135f4:	ldr	ip, [r5, #68]	; 0x44
   135f8:	str	r2, [r4, #24]
   135fc:	ldr	r2, [r5, #72]	; 0x48
   13600:	str	r3, [r4, #32]
   13604:	ldr	r3, [r6]
   13608:	str	fp, [r4, #28]
   1360c:	str	sl, [r4, #36]	; 0x24
   13610:	str	r9, [r4, #40]	; 0x28
   13614:	str	r8, [r4, #60]	; 0x3c
   13618:	str	lr, [r4, #64]	; 0x40
   1361c:	str	ip, [r4, #68]	; 0x44
   13620:	str	r2, [r4, #72]	; 0x48
   13624:	str	r3, [sp, #4]
   13628:	str	r7, [r4, #76]	; 0x4c
   1362c:	str	r7, [r4, #80]	; 0x50
   13630:	str	r7, [r4, #84]	; 0x54
   13634:	ldr	lr, [r5, #108]	; 0x6c
   13638:	ldr	ip, [r5, #112]	; 0x70
   1363c:	ldr	r2, [r5, #116]	; 0x74
   13640:	ldr	r3, [r5, #120]	; 0x78
   13644:	ldr	fp, [r5, #92]	; 0x5c
   13648:	ldr	sl, [r5, #96]	; 0x60
   1364c:	ldr	r9, [r5, #100]	; 0x64
   13650:	ldr	r8, [r5, #104]	; 0x68
   13654:	str	r7, [r4, #88]	; 0x58
   13658:	str	lr, [r4, #108]	; 0x6c
   1365c:	str	ip, [r4, #112]	; 0x70
   13660:	str	r2, [r4, #116]	; 0x74
   13664:	str	r3, [r4, #120]	; 0x78
   13668:	str	fp, [r4, #92]	; 0x5c
   1366c:	str	sl, [r4, #96]	; 0x60
   13670:	str	r9, [r4, #100]	; 0x64
   13674:	str	r8, [r4, #104]	; 0x68
   13678:	str	r7, [r4, #128]	; 0x80
   1367c:	bl	408ac <fputs@plt+0x371ac>
   13680:	ldr	r3, [r5, #168]	; 0xa8
   13684:	ldr	r2, [sp]
   13688:	mov	r1, r7
   1368c:	mov	r0, sp
   13690:	str	r7, [r4, #144]	; 0x90
   13694:	str	r3, [r4, #168]	; 0xa8
   13698:	str	r2, [r4, #124]	; 0x7c
   1369c:	str	r7, [r4, #148]	; 0x94
   136a0:	str	r7, [r4, #156]	; 0x9c
   136a4:	str	r7, [r4, #160]	; 0xa0
   136a8:	bl	408ac <fputs@plt+0x371ac>
   136ac:	ldr	r3, [sp]
   136b0:	mov	r1, r7
   136b4:	str	r7, [r4, #176]	; 0xb0
   136b8:	mov	r0, sp
   136bc:	str	r3, [r4, #172]	; 0xac
   136c0:	bl	408ac <fputs@plt+0x371ac>
   136c4:	ldrb	r2, [r5, #357]	; 0x165
   136c8:	ldr	r3, [r5, #360]	; 0x168
   136cc:	add	r0, r4, #344	; 0x158
   136d0:	ldrb	ip, [r5, #356]	; 0x164
   136d4:	add	r1, r5, #344	; 0x158
   136d8:	ldr	lr, [sp]
   136dc:	strb	r2, [r4, #357]	; 0x165
   136e0:	str	r3, [r4, #360]	; 0x168
   136e4:	str	lr, [r4, #180]	; 0xb4
   136e8:	strb	ip, [r4, #356]	; 0x164
   136ec:	str	r7, [r4, #244]	; 0xf4
   136f0:	str	r7, [r4, #164]	; 0xa4
   136f4:	str	r7, [r4, #308]	; 0x134
   136f8:	str	r7, [r4, #240]	; 0xf0
   136fc:	bl	134f0 <fputs@plt+0x9df0>
   13700:	ldr	r0, [r5, #252]	; 0xfc
   13704:	ldr	r2, [r5, #196]	; 0xc4
   13708:	ldr	r3, [r5, #248]	; 0xf8
   1370c:	cmp	r0, r7
   13710:	str	r7, [r4, #200]	; 0xc8
   13714:	str	r2, [r4, #196]	; 0xc4
   13718:	str	r7, [r4, #216]	; 0xd8
   1371c:	str	r3, [r4, #248]	; 0xf8
   13720:	beq	13734 <fputs@plt+0xa034>
   13724:	ldr	r3, [r0]
   13728:	ldr	r3, [r3, #8]
   1372c:	blx	r3
   13730:	str	r0, [r4, #252]	; 0xfc
   13734:	ldr	r2, [r5, #48]	; 0x30
   13738:	mov	r3, #0
   1373c:	ldr	fp, [r5, #256]	; 0x100
   13740:	ldr	sl, [r5, #268]	; 0x10c
   13744:	ldr	r9, [r5, #276]	; 0x114
   13748:	ldr	r8, [r5, #272]	; 0x110
   1374c:	ldr	r7, [r5, #280]	; 0x118
   13750:	ldr	ip, [r5, #208]	; 0xd0
   13754:	ldr	r0, [r5, #212]	; 0xd4
   13758:	ldr	r1, [r5, #284]	; 0x11c
   1375c:	str	r2, [r4, #48]	; 0x30
   13760:	ldr	r2, [r5, #44]	; 0x2c
   13764:	str	r2, [r4, #44]	; 0x2c
   13768:	ldr	r2, [r5]
   1376c:	str	fp, [r4, #256]	; 0x100
   13770:	ldr	fp, [r5, #56]	; 0x38
   13774:	str	sl, [r4, #268]	; 0x10c
   13778:	ldr	sl, [r5, #52]	; 0x34
   1377c:	str	r9, [r4, #276]	; 0x114
   13780:	ldr	r9, [r5, #292]	; 0x124
   13784:	str	r8, [r4, #272]	; 0x110
   13788:	ldr	r8, [r5, #296]	; 0x128
   1378c:	str	r2, [r4]
   13790:	str	r7, [r4, #280]	; 0x118
   13794:	ldr	r7, [r5, #300]	; 0x12c
   13798:	str	ip, [r4, #208]	; 0xd0
   1379c:	str	r0, [r4, #212]	; 0xd4
   137a0:	str	r1, [r4, #284]	; 0x11c
   137a4:	str	fp, [r4, #56]	; 0x38
   137a8:	str	sl, [r4, #52]	; 0x34
   137ac:	str	r9, [r4, #292]	; 0x124
   137b0:	str	r8, [r4, #296]	; 0x128
   137b4:	str	r3, [r4, #260]	; 0x104
   137b8:	str	r3, [r4, #204]	; 0xcc
   137bc:	str	r3, [r4, #288]	; 0x120
   137c0:	ldr	r1, [sp, #4]
   137c4:	ldr	r2, [r6]
   137c8:	ldr	ip, [r5, #312]	; 0x138
   137cc:	ldr	r0, [r5, #316]	; 0x13c
   137d0:	cmp	r1, r2
   137d4:	ldr	r1, [r5, #320]	; 0x140
   137d8:	ldr	r2, [r5, #324]	; 0x144
   137dc:	str	r7, [r4, #300]	; 0x12c
   137e0:	str	r3, [r4, #304]	; 0x130
   137e4:	str	ip, [r4, #312]	; 0x138
   137e8:	str	r0, [r4, #316]	; 0x13c
   137ec:	str	r1, [r4, #320]	; 0x140
   137f0:	str	r2, [r4, #324]	; 0x144
   137f4:	bne	13800 <fputs@plt+0xa100>
   137f8:	add	sp, sp, #12
   137fc:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   13800:	bl	95d4 <__stack_chk_fail@plt>
   13804:	push	{r4, r5, lr}
   13808:	movw	r4, #3232	; 0xca0
   1380c:	movt	r4, #7
   13810:	sub	sp, sp, #20
   13814:	movw	r0, #3776	; 0xec0
   13818:	movt	r0, #7
   1381c:	ldr	r3, [r4]
   13820:	str	r3, [sp, #12]
   13824:	bl	25d44 <fputs@plt+0x1c644>
   13828:	movw	r0, #3776	; 0xec0
   1382c:	mov	r1, #0
   13830:	movt	r0, #7
   13834:	bl	1d11c <fputs@plt+0x13a1c>
   13838:	subs	r5, r0, #0
   1383c:	bne	13884 <fputs@plt+0xa184>
   13840:	add	r0, sp, #4
   13844:	bl	41cf8 <fputs@plt+0x385f8>
   13848:	cmp	r0, #0
   1384c:	bne	138ac <fputs@plt+0xa1ac>
   13850:	movw	r1, #18728	; 0x4928
   13854:	movt	r1, #7
   13858:	movw	r0, #50504	; 0xc548
   1385c:	movt	r0, #4
   13860:	mov	r2, r1
   13864:	mov	r3, r1
   13868:	bl	21c14 <fputs@plt+0x18514>
   1386c:	ldr	r2, [sp, #12]
   13870:	ldr	r3, [r4]
   13874:	cmp	r2, r3
   13878:	bne	13904 <fputs@plt+0xa204>
   1387c:	add	sp, sp, #20
   13880:	pop	{r4, r5, pc}
   13884:	mov	r0, #1
   13888:	bl	263bc <fputs@plt+0x1ccbc>
   1388c:	cmp	r0, #0
   13890:	beq	13850 <fputs@plt+0xa150>
   13894:	mov	r1, r0
   13898:	mov	r2, #0
   1389c:	ldr	r0, [pc, #100]	; 13908 <fputs@plt+0xa208>
   138a0:	bl	b39c <fputs@plt+0x1c9c>
   138a4:	mov	r1, r0
   138a8:	b	138c8 <fputs@plt+0xa1c8>
   138ac:	ldr	r0, [sp, #4]
   138b0:	cmp	r0, #9
   138b4:	bhi	138e8 <fputs@plt+0xa1e8>
   138b8:	movw	r3, #3424	; 0xd60
   138bc:	movt	r3, #7
   138c0:	add	r0, r3, r0, lsl #2
   138c4:	ldr	r1, [r0, #112]	; 0x70
   138c8:	cmp	r1, #0
   138cc:	beq	13850 <fputs@plt+0xa150>
   138d0:	movw	r3, #3424	; 0xd60
   138d4:	movt	r3, #7
   138d8:	ldr	r0, [r3]
   138dc:	bl	1358c <fputs@plt+0x9e8c>
   138e0:	bl	27424 <fputs@plt+0x1dd24>
   138e4:	b	1386c <fputs@plt+0xa16c>
   138e8:	bl	48f34 <fputs@plt+0x3f834>
   138ec:	mov	r2, r5
   138f0:	mov	r1, r0
   138f4:	add	r0, sp, #8
   138f8:	bl	4a4a0 <_ZdlPv@@Base+0x1450>
   138fc:	ldr	r0, [sp, #8]
   13900:	b	1388c <fputs@plt+0xa18c>
   13904:	bl	95d4 <__stack_chk_fail@plt>
   13908:	andeq	r0, r7, r0, lsl #28
   1390c:	push	{r4, r5, r6, r7, r8, r9, lr}
   13910:	movw	r8, #3232	; 0xca0
   13914:	movt	r8, #7
   13918:	sub	sp, sp, #36	; 0x24
   1391c:	mov	r9, #0
   13920:	add	r0, sp, #12
   13924:	ldr	r3, [r8]
   13928:	mov	r1, r9
   1392c:	str	r9, [sp, #8]
   13930:	movw	r4, #3776	; 0xec0
   13934:	movw	r7, #18728	; 0x4928
   13938:	mov	r6, r9
   1393c:	str	r3, [sp, #28]
   13940:	movt	r4, #7
   13944:	bl	408ac <fputs@plt+0x371ac>
   13948:	movt	r7, #7
   1394c:	str	r9, [sp, #20]
   13950:	mov	r5, #1
   13954:	str	r9, [sp, #24]
   13958:	b	13988 <fputs@plt+0xa288>
   1395c:	cmp	r5, #0
   13960:	bne	139e0 <fputs@plt+0xa2e0>
   13964:	movw	r2, #18728	; 0x4928
   13968:	movt	r2, #7
   1396c:	movw	r1, #50532	; 0xc564
   13970:	str	r7, [sp]
   13974:	mov	r3, r2
   13978:	movt	r1, #4
   1397c:	mov	r0, #64	; 0x40
   13980:	bl	21ba4 <fputs@plt+0x184a4>
   13984:	mov	r5, #0
   13988:	bl	25d70 <fputs@plt+0x1c670>
   1398c:	cmp	r0, #0
   13990:	beq	13a7c <fputs@plt+0xa37c>
   13994:	ldr	r2, [r4, #20]
   13998:	ldrb	r3, [r4, #8]
   1399c:	cmp	r2, #2
   139a0:	beq	139fc <fputs@plt+0xa2fc>
   139a4:	add	r0, sp, #8
   139a8:	mov	r1, #109	; 0x6d
   139ac:	ldr	r2, [sp, #12]
   139b0:	bl	420b4 <fputs@plt+0x389b4>
   139b4:	cmp	r0, #0
   139b8:	beq	13a7c <fputs@plt+0xa37c>
   139bc:	ldr	r3, [r4, #20]
   139c0:	ldrb	r2, [r4, #8]
   139c4:	cmp	r3, #2
   139c8:	beq	13a2c <fputs@plt+0xa32c>
   139cc:	mov	r2, #1
   139d0:	ldr	r0, [sp, #8]
   139d4:	ldr	r1, [sp, #12]
   139d8:	cmp	r0, r1
   139dc:	ble	1395c <fputs@plt+0xa25c>
   139e0:	add	r0, sp, #20
   139e4:	ldr	r1, [sp, #8]
   139e8:	mov	r3, r6
   139ec:	bl	13494 <fputs@plt+0x9d94>
   139f0:	ldr	r3, [sp, #8]
   139f4:	str	r3, [sp, #12]
   139f8:	b	13984 <fputs@plt+0xa284>
   139fc:	cmp	r3, #84	; 0x54
   13a00:	bne	139a4 <fputs@plt+0xa2a4>
   13a04:	movw	r0, #3776	; 0xec0
   13a08:	movt	r0, #7
   13a0c:	bl	2304c <fputs@plt+0x1994c>
   13a10:	add	r0, sp, #16
   13a14:	mov	r1, #0
   13a18:	bl	408ac <fputs@plt+0x371ac>
   13a1c:	ldr	r3, [sp, #16]
   13a20:	mov	r6, #1
   13a24:	str	r3, [sp, #12]
   13a28:	b	139a4 <fputs@plt+0xa2a4>
   13a2c:	cmp	r2, #67	; 0x43
   13a30:	bne	13a48 <fputs@plt+0xa348>
   13a34:	movw	r0, #3776	; 0xec0
   13a38:	movt	r0, #7
   13a3c:	bl	2304c <fputs@plt+0x1994c>
   13a40:	mov	r2, #2
   13a44:	b	139d0 <fputs@plt+0xa2d0>
   13a48:	cmp	r2, #82	; 0x52
   13a4c:	bne	13a64 <fputs@plt+0xa364>
   13a50:	movw	r0, #3776	; 0xec0
   13a54:	movt	r0, #7
   13a58:	bl	2304c <fputs@plt+0x1994c>
   13a5c:	mov	r2, #3
   13a60:	b	139d0 <fputs@plt+0xa2d0>
   13a64:	cmp	r2, #76	; 0x4c
   13a68:	bne	139cc <fputs@plt+0xa2cc>
   13a6c:	movw	r0, #3776	; 0xec0
   13a70:	movt	r0, #7
   13a74:	bl	2304c <fputs@plt+0x1994c>
   13a78:	b	139cc <fputs@plt+0xa2cc>
   13a7c:	movw	r3, #3424	; 0xd60
   13a80:	movt	r3, #7
   13a84:	add	r1, sp, #20
   13a88:	ldr	r0, [r3]
   13a8c:	add	r0, r0, #344	; 0x158
   13a90:	bl	134f0 <fputs@plt+0x9df0>
   13a94:	movw	r3, #3364	; 0xd24
   13a98:	movt	r3, #7
   13a9c:	mov	r1, #0
   13aa0:	ldr	r0, [r3]
   13aa4:	add	r0, r0, #72	; 0x48
   13aa8:	bl	30718 <fputs@plt+0x27018>
   13aac:	bl	27424 <fputs@plt+0x1dd24>
   13ab0:	add	r0, sp, #20
   13ab4:	bl	12a84 <fputs@plt+0x9384>
   13ab8:	ldr	r2, [sp, #28]
   13abc:	ldr	r3, [r8]
   13ac0:	cmp	r2, r3
   13ac4:	bne	13adc <fputs@plt+0xa3dc>
   13ac8:	add	sp, sp, #36	; 0x24
   13acc:	pop	{r4, r5, r6, r7, r8, r9, pc}
   13ad0:	add	r0, sp, #20
   13ad4:	bl	12a84 <fputs@plt+0x9384>
   13ad8:	bl	9460 <__cxa_end_cleanup@plt>
   13adc:	bl	95d4 <__stack_chk_fail@plt>
   13ae0:	push	{r4, lr}
   13ae4:	movw	r4, #3232	; 0xca0
   13ae8:	movt	r4, #7
   13aec:	mov	r3, r0
   13af0:	ldr	r0, [r0, #196]	; 0xc4
   13af4:	mov	r2, r1
   13af8:	ldr	r1, [r4]
   13afc:	sub	sp, sp, #8
   13b00:	cmp	r0, #0
   13b04:	ldr	r0, [r3, #164]	; 0xa4
   13b08:	str	r1, [sp, #4]
   13b0c:	movw	r1, #3424	; 0xd60
   13b10:	movt	r1, #7
   13b14:	beq	13b74 <fputs@plt+0xa474>
   13b18:	cmp	r0, #0
   13b1c:	ldr	ip, [r3, #200]	; 0xc8
   13b20:	ldr	r0, [r1]
   13b24:	addne	r1, r3, #172	; 0xac
   13b28:	movweq	r1, #15148	; 0x3b2c
   13b2c:	movteq	r1, #7
   13b30:	cmp	ip, #0
   13b34:	add	r0, r0, #344	; 0x158
   13b38:	ldr	r1, [r1]
   13b3c:	beq	13b48 <fputs@plt+0xa448>
   13b40:	ldr	r3, [r3, #188]	; 0xbc
   13b44:	add	r1, r1, r3
   13b48:	add	r3, sp, #8
   13b4c:	mov	ip, #0
   13b50:	str	ip, [r3, #-8]!
   13b54:	mov	r3, sp
   13b58:	bl	123cc <fputs@plt+0x8ccc>
   13b5c:	ldr	r2, [sp, #4]
   13b60:	ldr	r3, [r4]
   13b64:	cmp	r2, r3
   13b68:	bne	13ba4 <fputs@plt+0xa4a4>
   13b6c:	add	sp, sp, #8
   13b70:	pop	{r4, pc}
   13b74:	cmp	r0, #0
   13b78:	ldr	r0, [r1]
   13b7c:	ldrne	ip, [r3, #172]	; 0xac
   13b80:	add	r0, r0, #344	; 0x158
   13b84:	ldrne	r1, [r3, #180]	; 0xb4
   13b88:	ldreq	r1, [r3, #180]	; 0xb4
   13b8c:	rsbne	r1, r1, ip
   13b90:	ldr	ip, [r3, #200]	; 0xc8
   13b94:	rsbeq	r1, r1, #0
   13b98:	cmp	ip, #0
   13b9c:	beq	13b48 <fputs@plt+0xa448>
   13ba0:	b	13b40 <fputs@plt+0xa440>
   13ba4:	bl	95d4 <__stack_chk_fail@plt>
   13ba8:	push	{r4, lr}
   13bac:	mov	lr, r1
   13bb0:	ldr	r1, [r0, #196]	; 0xc4
   13bb4:	mov	r3, r2
   13bb8:	mov	ip, r0
   13bbc:	movw	r2, #3424	; 0xd60
   13bc0:	cmp	r1, #0
   13bc4:	movt	r2, #7
   13bc8:	ldr	r1, [r0, #164]	; 0xa4
   13bcc:	beq	13c0c <fputs@plt+0xa50c>
   13bd0:	cmp	r1, #0
   13bd4:	ldr	r4, [ip, #200]	; 0xc8
   13bd8:	ldr	r0, [r2]
   13bdc:	addne	r2, ip, #172	; 0xac
   13be0:	movweq	r2, #15148	; 0x3b2c
   13be4:	movteq	r2, #7
   13be8:	cmp	r4, #0
   13bec:	add	r0, r0, #344	; 0x158
   13bf0:	ldr	r1, [r2]
   13bf4:	beq	13c00 <fputs@plt+0xa500>
   13bf8:	ldr	r2, [ip, #188]	; 0xbc
   13bfc:	add	r1, r1, r2
   13c00:	mov	r2, lr
   13c04:	bl	123cc <fputs@plt+0x8ccc>
   13c08:	pop	{r4, pc}
   13c0c:	cmp	r1, #0
   13c10:	ldr	r0, [r2]
   13c14:	ldrne	r1, [ip, #172]	; 0xac
   13c18:	add	r0, r0, #344	; 0x158
   13c1c:	ldrne	r2, [ip, #180]	; 0xb4
   13c20:	ldreq	r1, [ip, #180]	; 0xb4
   13c24:	rsbne	r1, r2, r1
   13c28:	ldr	r2, [ip, #200]	; 0xc8
   13c2c:	rsbeq	r1, r1, #0
   13c30:	cmp	r2, #0
   13c34:	beq	13c00 <fputs@plt+0xa500>
   13c38:	b	13bf8 <fputs@plt+0xa4f8>
   13c3c:	push	{r4, r5, r6, r7, r8, lr}
   13c40:	movw	r4, #3232	; 0xca0
   13c44:	movt	r4, #7
   13c48:	mov	r5, r0
   13c4c:	ldr	r0, [r0, #204]	; 0xcc
   13c50:	mov	r6, r1
   13c54:	ldr	r1, [r4]
   13c58:	sub	sp, sp, #8
   13c5c:	cmp	r0, #0
   13c60:	mov	r7, r2
   13c64:	str	r1, [sp, #4]
   13c68:	beq	13d0c <fputs@plt+0xa60c>
   13c6c:	mov	r0, sp
   13c70:	mov	r1, #0
   13c74:	bl	408ac <fputs@plt+0x371ac>
   13c78:	ldr	r3, [sp]
   13c7c:	cmp	r3, r6
   13c80:	bgt	13cd0 <fputs@plt+0xa5d0>
   13c84:	ldr	r3, [r5, #204]	; 0xcc
   13c88:	cmp	r3, #0
   13c8c:	beq	13d0c <fputs@plt+0xa60c>
   13c90:	mov	r0, #36	; 0x24
   13c94:	bl	49000 <_Znwj@@Base>
   13c98:	mov	r1, r6
   13c9c:	mov	r3, r7
   13ca0:	ldr	r2, [r5, #204]	; 0xcc
   13ca4:	mov	r8, r0
   13ca8:	bl	3b27c <fputs@plt+0x31b7c>
   13cac:	mov	r0, r8
   13cb0:	mov	r3, #0
   13cb4:	str	r3, [r5, #204]	; 0xcc
   13cb8:	ldr	r2, [sp, #4]
   13cbc:	ldr	r3, [r4]
   13cc0:	cmp	r2, r3
   13cc4:	bne	13d58 <fputs@plt+0xa658>
   13cc8:	add	sp, sp, #8
   13ccc:	pop	{r4, r5, r6, r7, r8, pc}
   13cd0:	movw	r1, #18728	; 0x4928
   13cd4:	movt	r1, #7
   13cd8:	movw	r0, #50584	; 0xc598
   13cdc:	movt	r0, #4
   13ce0:	mov	r2, r1
   13ce4:	mov	r3, r1
   13ce8:	bl	21c14 <fputs@plt+0x18514>
   13cec:	ldr	r0, [r5, #204]	; 0xcc
   13cf0:	cmp	r0, #0
   13cf4:	beq	13d04 <fputs@plt+0xa604>
   13cf8:	ldr	r3, [r0]
   13cfc:	ldr	r3, [r3, #4]
   13d00:	blx	r3
   13d04:	mov	r3, #0
   13d08:	str	r3, [r5, #204]	; 0xcc
   13d0c:	mov	r0, #40	; 0x28
   13d10:	ldr	r5, [r5, #320]	; 0x140
   13d14:	bl	49000 <_Znwj@@Base>
   13d18:	ldr	ip, [pc, #72]	; 13d68 <fputs@plt+0xa668>
   13d1c:	mov	r2, #0
   13d20:	mov	r1, #1
   13d24:	mov	r3, r0
   13d28:	str	r5, [r0, #36]	; 0x24
   13d2c:	str	r7, [r0, #4]
   13d30:	str	r6, [r3, #28]
   13d34:	str	ip, [r3]
   13d38:	strb	r1, [r3, #32]
   13d3c:	str	r2, [r3, #8]
   13d40:	str	r2, [r3, #12]
   13d44:	str	r2, [r3, #16]
   13d48:	str	r2, [r3, #20]
   13d4c:	str	r2, [r3, #24]
   13d50:	strb	r2, [r3, #33]	; 0x21
   13d54:	b	13cb8 <fputs@plt+0xa5b8>
   13d58:	bl	95d4 <__stack_chk_fail@plt>
   13d5c:	mov	r0, r8
   13d60:	bl	49050 <_ZdlPv@@Base>
   13d64:	bl	9460 <__cxa_end_cleanup@plt>
   13d68:	muleq	r5, r8, r2
   13d6c:	push	{r3, r4, r5, lr}
   13d70:	mov	r4, r0
   13d74:	ldr	r3, [r0, #164]	; 0xa4
   13d78:	cmp	r3, #0
   13d7c:	beq	13ea4 <fputs@plt+0xa7a4>
   13d80:	ldr	r3, [r4, #200]	; 0xc8
   13d84:	cmp	r3, #2
   13d88:	beq	13e7c <fputs@plt+0xa77c>
   13d8c:	cmp	r3, #3
   13d90:	beq	13e58 <fputs@plt+0xa758>
   13d94:	movw	r1, #49664	; 0xc200
   13d98:	movw	r0, #2866	; 0xb32
   13d9c:	movt	r1, #4
   13da0:	mov	r5, #0
   13da4:	bl	430dc <fputs@plt+0x399dc>
   13da8:	ldr	r1, [r4, #216]	; 0xd8
   13dac:	ldr	r3, [r4, #172]	; 0xac
   13db0:	ldr	r2, [r4, #188]	; 0xbc
   13db4:	cmp	r1, #0
   13db8:	add	r3, r5, r3
   13dbc:	add	r3, r3, r2
   13dc0:	str	r3, [r4, #172]	; 0xac
   13dc4:	beq	13e00 <fputs@plt+0xa700>
   13dc8:	ldr	r3, [r4, #236]	; 0xec
   13dcc:	ldr	r1, [r4, #220]	; 0xdc
   13dd0:	cmp	r3, #0
   13dd4:	ldrne	r3, [r4, #224]	; 0xe0
   13dd8:	movne	r2, #0
   13ddc:	strne	r2, [r4, #236]	; 0xec
   13de0:	addne	r3, r3, r5
   13de4:	ldr	r2, [r4, #228]	; 0xe4
   13de8:	strne	r3, [r4, #224]	; 0xe0
   13dec:	rsb	r5, r5, r1
   13df0:	ldr	r3, [r4, #232]	; 0xe8
   13df4:	str	r5, [r4, #220]	; 0xdc
   13df8:	add	r3, r2, r3
   13dfc:	str	r3, [r4, #228]	; 0xe4
   13e00:	ldr	r1, [r4, #184]	; 0xb8
   13e04:	cmp	r1, #0
   13e08:	beq	13e30 <fputs@plt+0xa730>
   13e0c:	mov	r2, r1
   13e10:	b	13e18 <fputs@plt+0xa718>
   13e14:	mov	r2, r3
   13e18:	ldr	r3, [r2, #4]
   13e1c:	cmp	r3, #0
   13e20:	bne	13e14 <fputs@plt+0xa714>
   13e24:	ldr	r3, [r4, #164]	; 0xa4
   13e28:	str	r3, [r2, #4]
   13e2c:	str	r1, [r4, #164]	; 0xa4
   13e30:	movw	r2, #15148	; 0x3b2c
   13e34:	movt	r2, #7
   13e38:	mov	r3, #0
   13e3c:	str	r3, [r4, #232]	; 0xe8
   13e40:	ldr	r2, [r2]
   13e44:	str	r3, [r4, #184]	; 0xb8
   13e48:	str	r3, [r4, #200]	; 0xc8
   13e4c:	str	r2, [r4, #188]	; 0xbc
   13e50:	str	r2, [r4, #192]	; 0xc0
   13e54:	pop	{r3, r4, r5, pc}
   13e58:	ldr	r5, [r4, #192]	; 0xc0
   13e5c:	mov	r0, r4
   13e60:	ldr	r3, [r4, #188]	; 0xbc
   13e64:	ldr	r2, [r4, #164]	; 0xa4
   13e68:	rsb	r5, r3, r5
   13e6c:	mov	r1, r5
   13e70:	bl	13c3c <fputs@plt+0xa53c>
   13e74:	str	r0, [r4, #164]	; 0xa4
   13e78:	b	13da8 <fputs@plt+0xa6a8>
   13e7c:	ldr	r3, [r4, #188]	; 0xbc
   13e80:	mov	r0, r4
   13e84:	ldr	r5, [r4, #192]	; 0xc0
   13e88:	ldr	r2, [r4, #164]	; 0xa4
   13e8c:	add	r3, r3, r3, lsr #31
   13e90:	sub	r5, r5, r3, asr #1
   13e94:	mov	r1, r5
   13e98:	bl	13c3c <fputs@plt+0xa53c>
   13e9c:	str	r0, [r4, #164]	; 0xa4
   13ea0:	b	13da8 <fputs@plt+0xa6a8>
   13ea4:	bl	118a4 <fputs@plt+0x81a4>
   13ea8:	b	13d80 <fputs@plt+0xa680>
   13eac:	ldr	r3, [r0, #200]	; 0xc8
   13eb0:	cmp	r3, #0
   13eb4:	bxeq	lr
   13eb8:	b	13d6c <fputs@plt+0xa66c>
   13ebc:	ldr	r3, [r0, #200]	; 0xc8
   13ec0:	push	{r4, lr}
   13ec4:	cmp	r3, #0
   13ec8:	mov	r4, r0
   13ecc:	beq	13ed4 <fputs@plt+0xa7d4>
   13ed0:	bl	13d6c <fputs@plt+0xa66c>
   13ed4:	ldr	r0, [r4, #164]	; 0xa4
   13ed8:	mov	r3, #0
   13edc:	str	r3, [r4, #164]	; 0xa4
   13ee0:	pop	{r4, pc}
   13ee4:	push	{r4, r5, r6, lr}
   13ee8:	movw	r6, #3232	; 0xca0
   13eec:	movt	r6, #7
   13ef0:	ldr	r2, [r0, #216]	; 0xd8
   13ef4:	sub	sp, sp, #8
   13ef8:	mov	r5, r0
   13efc:	ldr	r3, [r6]
   13f00:	cmp	r2, #0
   13f04:	str	r3, [sp, #4]
   13f08:	bne	13ff4 <fputs@plt+0xa8f4>
   13f0c:	add	r1, sp, #8
   13f10:	mov	r3, #0
   13f14:	mov	r0, r5
   13f18:	str	r3, [r1, #-8]!
   13f1c:	mov	r1, sp
   13f20:	bl	13ae0 <fputs@plt+0xa3e0>
   13f24:	cmp	r0, #0
   13f28:	beq	14008 <fputs@plt+0xa908>
   13f2c:	ldr	r4, [r5, #164]	; 0xa4
   13f30:	mov	r0, #1
   13f34:	ldr	r3, [r5, #200]	; 0xc8
   13f38:	cmp	r4, #0
   13f3c:	addne	r2, r5, #172	; 0xac
   13f40:	movweq	r2, #15148	; 0x3b2c
   13f44:	movteq	r2, #7
   13f48:	cmp	r3, #0
   13f4c:	ldr	r2, [r2]
   13f50:	ldrne	r1, [r5, #188]	; 0xbc
   13f54:	str	r0, [r5, #216]	; 0xd8
   13f58:	addne	r2, r2, r1
   13f5c:	ldr	r1, [sp]
   13f60:	cmp	r4, #0
   13f64:	str	r2, [r5, #224]	; 0xe0
   13f68:	mov	r2, #0
   13f6c:	str	r2, [r5, #228]	; 0xe4
   13f70:	str	r1, [r5, #220]	; 0xdc
   13f74:	str	r2, [r5, #232]	; 0xe8
   13f78:	bne	13f8c <fputs@plt+0xa88c>
   13f7c:	b	13fd0 <fputs@plt+0xa8d0>
   13f80:	ldr	r4, [r4, #4]
   13f84:	cmp	r4, #0
   13f88:	beq	13fcc <fputs@plt+0xa8cc>
   13f8c:	ldr	r3, [r4]
   13f90:	mov	r0, r4
   13f94:	ldr	r3, [r3, #48]	; 0x30
   13f98:	blx	r3
   13f9c:	cmp	r0, #0
   13fa0:	beq	13f80 <fputs@plt+0xa880>
   13fa4:	ldr	r3, [r4]
   13fa8:	mov	r0, r4
   13fac:	ldr	r3, [r3, #112]	; 0x70
   13fb0:	blx	r3
   13fb4:	ldr	r4, [r4, #4]
   13fb8:	ldr	r3, [r5, #176]	; 0xb0
   13fbc:	cmp	r4, #0
   13fc0:	sub	r3, r3, #1
   13fc4:	str	r3, [r5, #176]	; 0xb0
   13fc8:	bne	13f8c <fputs@plt+0xa88c>
   13fcc:	ldr	r3, [r5, #200]	; 0xc8
   13fd0:	adds	r3, r3, #0
   13fd4:	movne	r3, #1
   13fd8:	str	r3, [r5, #236]	; 0xec
   13fdc:	ldr	r2, [sp, #4]
   13fe0:	ldr	r3, [r6]
   13fe4:	cmp	r2, r3
   13fe8:	bne	14028 <fputs@plt+0xa928>
   13fec:	add	sp, sp, #8
   13ff0:	pop	{r4, r5, r6, pc}
   13ff4:	movw	r1, #49664	; 0xc200
   13ff8:	movw	r0, #2941	; 0xb7d
   13ffc:	movt	r1, #4
   14000:	bl	430dc <fputs@plt+0x399dc>
   14004:	b	13f0c <fputs@plt+0xa80c>
   14008:	movw	r1, #18728	; 0x4928
   1400c:	movt	r1, #7
   14010:	movw	r0, #50632	; 0xc5c8
   14014:	movt	r0, #4
   14018:	mov	r2, r1
   1401c:	mov	r3, r1
   14020:	bl	21c14 <fputs@plt+0x18514>
   14024:	b	13fdc <fputs@plt+0xa8dc>
   14028:	bl	95d4 <__stack_chk_fail@plt>
   1402c:	push	{r3, r4, r5, r6, r7, lr}
   14030:	mov	r4, r0
   14034:	ldr	r3, [r0, #200]	; 0xc8
   14038:	cmp	r3, #0
   1403c:	bne	1408c <fputs@plt+0xa98c>
   14040:	ldr	r3, [r0, #164]	; 0xa4
   14044:	cmp	r3, #0
   14048:	beq	140cc <fputs@plt+0xa9cc>
   1404c:	movw	r3, #15148	; 0x3b2c
   14050:	movt	r3, #7
   14054:	mov	r0, #40	; 0x28
   14058:	ldr	r6, [r4, #320]	; 0x140
   1405c:	ldr	r7, [r3]
   14060:	bl	49000 <_Znwj@@Base>
   14064:	ldr	r3, [r4, #164]	; 0xa4
   14068:	mov	r2, r6
   1406c:	mov	r1, r7
   14070:	mov	r5, r0
   14074:	bl	3ba58 <fputs@plt+0x32358>
   14078:	ldr	r3, [r4, #228]	; 0xe4
   1407c:	str	r5, [r4, #164]	; 0xa4
   14080:	add	r3, r3, #1
   14084:	str	r3, [r4, #228]	; 0xe4
   14088:	pop	{r3, r4, r5, r6, r7, pc}
   1408c:	movw	r3, #15148	; 0x3b2c
   14090:	movt	r3, #7
   14094:	ldr	r6, [r0, #320]	; 0x140
   14098:	mov	r0, #40	; 0x28
   1409c:	ldr	r7, [r3]
   140a0:	bl	49000 <_Znwj@@Base>
   140a4:	ldr	r3, [r4, #184]	; 0xb8
   140a8:	mov	r2, r6
   140ac:	mov	r1, r7
   140b0:	mov	r5, r0
   140b4:	bl	3ba58 <fputs@plt+0x32358>
   140b8:	ldr	r3, [r4, #232]	; 0xe8
   140bc:	str	r5, [r4, #184]	; 0xb8
   140c0:	add	r3, r3, #1
   140c4:	str	r3, [r4, #232]	; 0xe8
   140c8:	pop	{r3, r4, r5, r6, r7, pc}
   140cc:	bl	118a4 <fputs@plt+0x81a4>
   140d0:	b	1404c <fputs@plt+0xa94c>
   140d4:	mov	r0, r5
   140d8:	bl	49050 <_ZdlPv@@Base>
   140dc:	bl	9460 <__cxa_end_cleanup@plt>
   140e0:	b	140d4 <fputs@plt+0xa9d4>
   140e4:	push	{r4, r5, r6, r7, lr}
   140e8:	movw	r5, #3232	; 0xca0
   140ec:	movt	r5, #7
   140f0:	ldr	r2, [r0, #200]	; 0xc8
   140f4:	sub	sp, sp, #12
   140f8:	mov	r4, r0
   140fc:	ldr	r3, [r5]
   14100:	cmp	r2, #0
   14104:	str	r3, [sp, #4]
   14108:	ldr	r3, [r0, #228]	; 0xe4
   1410c:	bne	14118 <fputs@plt+0xaa18>
   14110:	cmp	r3, #0
   14114:	beq	1427c <fputs@plt+0xab7c>
   14118:	ldr	r1, [r4, #164]	; 0xa4
   1411c:	cmp	r1, #0
   14120:	addne	r1, r4, #172	; 0xac
   14124:	movweq	r1, #15148	; 0x3b2c
   14128:	movteq	r1, #7
   1412c:	cmp	r2, #0
   14130:	ldr	r2, [r1]
   14134:	beq	14184 <fputs@plt+0xaa84>
   14138:	ldr	r6, [r4, #188]	; 0xbc
   1413c:	ldr	r1, [r4, #232]	; 0xe8
   14140:	ldr	r0, [r4, #224]	; 0xe0
   14144:	add	r2, r2, r6
   14148:	cmp	r1, #0
   1414c:	ldr	r6, [r4, #220]	; 0xdc
   14150:	rsb	r2, r0, r2
   14154:	rsb	r6, r2, r6
   14158:	bne	1428c <fputs@plt+0xab8c>
   1415c:	cmp	r3, #0
   14160:	bne	1419c <fputs@plt+0xaa9c>
   14164:	ldr	r2, [sp, #4]
   14168:	mov	r1, #0
   1416c:	ldr	r3, [r5]
   14170:	str	r1, [r4, #216]	; 0xd8
   14174:	cmp	r2, r3
   14178:	bne	142fc <fputs@plt+0xabfc>
   1417c:	add	sp, sp, #12
   14180:	pop	{r4, r5, r6, r7, pc}
   14184:	ldr	r1, [r4, #224]	; 0xe0
   14188:	cmp	r3, #0
   1418c:	ldr	r6, [r4, #220]	; 0xdc
   14190:	rsb	r2, r1, r2
   14194:	rsb	r6, r2, r6
   14198:	beq	14164 <fputs@plt+0xaa64>
   1419c:	mov	r1, r3
   141a0:	mov	r2, r6
   141a4:	mov	r3, #1
   141a8:	ldr	r0, [r4, #164]	; 0xa4
   141ac:	bl	10abc <fputs@plt+0x73bc>
   141b0:	ldr	r2, [r4, #200]	; 0xc8
   141b4:	ldr	r3, [r4, #172]	; 0xac
   141b8:	cmp	r2, #0
   141bc:	add	r3, r6, r3
   141c0:	str	r3, [r4, #172]	; 0xac
   141c4:	beq	14164 <fputs@plt+0xaa64>
   141c8:	movw	r7, #15148	; 0x3b2c
   141cc:	movt	r7, #7
   141d0:	ldr	r1, [r4, #192]	; 0xc0
   141d4:	ldr	r2, [r7]
   141d8:	rsb	r6, r6, r1
   141dc:	str	r6, [r4, #192]	; 0xc0
   141e0:	cmp	r6, r2
   141e4:	bgt	14164 <fputs@plt+0xaa64>
   141e8:	ldr	r2, [r4, #164]	; 0xa4
   141ec:	add	r0, r4, #344	; 0x158
   141f0:	ldr	r1, [r4, #180]	; 0xb4
   141f4:	mov	r6, #0
   141f8:	cmp	r2, #0
   141fc:	add	r2, r4, #192	; 0xc0
   14200:	rsbne	r1, r1, r3
   14204:	add	r3, sp, #8
   14208:	rsbeq	r1, r1, #0
   1420c:	str	r6, [r3, #-8]!
   14210:	mov	r3, sp
   14214:	bl	123cc <fputs@plt+0x8ccc>
   14218:	cmp	r0, #1
   1421c:	str	r0, [r4, #200]	; 0xc8
   14220:	bhi	14164 <fputs@plt+0xaa64>
   14224:	ldr	r2, [r4, #172]	; 0xac
   14228:	ldr	r3, [r4, #188]	; 0xbc
   1422c:	add	r3, r2, r3
   14230:	str	r3, [r4, #172]	; 0xac
   14234:	beq	142d0 <fputs@plt+0xabd0>
   14238:	ldr	r1, [r4, #184]	; 0xb8
   1423c:	cmp	r1, #0
   14240:	beq	1426c <fputs@plt+0xab6c>
   14244:	mov	r2, r1
   14248:	b	14250 <fputs@plt+0xab50>
   1424c:	mov	r2, r3
   14250:	ldr	r3, [r2, #4]
   14254:	cmp	r3, #0
   14258:	bne	1424c <fputs@plt+0xab4c>
   1425c:	ldr	r0, [r4, #164]	; 0xa4
   14260:	str	r0, [r2, #4]
   14264:	str	r1, [r4, #164]	; 0xa4
   14268:	str	r3, [r4, #184]	; 0xb8
   1426c:	ldr	r3, [r7]
   14270:	str	r3, [r4, #188]	; 0xbc
   14274:	str	r3, [r4, #192]	; 0xc0
   14278:	b	14164 <fputs@plt+0xaa64>
   1427c:	bl	1402c <fputs@plt+0xa92c>
   14280:	ldr	r3, [r4, #228]	; 0xe4
   14284:	ldr	r2, [r4, #200]	; 0xc8
   14288:	b	14118 <fputs@plt+0xaa18>
   1428c:	add	r2, r1, r3
   14290:	mov	r0, r6
   14294:	bl	40724 <fputs@plt+0x37024>
   14298:	ldr	r1, [r4, #232]	; 0xe8
   1429c:	mov	r3, #1
   142a0:	mov	r7, r0
   142a4:	mov	r2, r0
   142a8:	ldr	r0, [r4, #184]	; 0xb8
   142ac:	rsb	r6, r7, r6
   142b0:	bl	10abc <fputs@plt+0x73bc>
   142b4:	ldr	r2, [r4, #188]	; 0xbc
   142b8:	mov	r1, #0
   142bc:	ldr	r3, [r4, #228]	; 0xe4
   142c0:	add	r7, r2, r7
   142c4:	str	r1, [r4, #232]	; 0xe8
   142c8:	str	r7, [r4, #188]	; 0xbc
   142cc:	b	1415c <fputs@plt+0xaa5c>
   142d0:	ldr	r2, [r4, #164]	; 0xa4
   142d4:	mov	r0, r4
   142d8:	ldr	r1, [r4, #192]	; 0xc0
   142dc:	bl	13c3c <fputs@plt+0xa53c>
   142e0:	ldr	r2, [r4, #172]	; 0xac
   142e4:	ldr	r3, [r4, #192]	; 0xc0
   142e8:	str	r6, [r4, #200]	; 0xc8
   142ec:	add	r3, r2, r3
   142f0:	str	r3, [r4, #172]	; 0xac
   142f4:	str	r0, [r4, #164]	; 0xa4
   142f8:	b	14238 <fputs@plt+0xab38>
   142fc:	bl	95d4 <__stack_chk_fail@plt>
   14300:	push	{r4, r5, r6, lr}
   14304:	movw	r5, #3232	; 0xca0
   14308:	movt	r5, #7
   1430c:	ldr	r3, [r0, #76]	; 0x4c
   14310:	sub	sp, sp, #32
   14314:	mov	ip, #0
   14318:	ldr	r2, [r5]
   1431c:	cmp	r3, ip
   14320:	mov	r4, r0
   14324:	str	ip, [sp, #24]
   14328:	str	r2, [sp, #28]
   1432c:	bne	143a4 <fputs@plt+0xaca4>
   14330:	movw	r3, #3424	; 0xd60
   14334:	movt	r3, #7
   14338:	ldr	r2, [r3, #8]
   1433c:	cmp	r1, r2
   14340:	beq	1443c <fputs@plt+0xad3c>
   14344:	ldr	r2, [r4, #216]	; 0xd8
   14348:	cmp	r2, #0
   1434c:	beq	1435c <fputs@plt+0xac5c>
   14350:	ldr	r3, [r3, #12]
   14354:	cmp	r1, r3
   14358:	beq	144c8 <fputs@plt+0xadc8>
   1435c:	ldr	r3, [r4, #200]	; 0xc8
   14360:	cmp	r3, #0
   14364:	beq	14400 <fputs@plt+0xad00>
   14368:	ldr	r6, [r4, #184]	; 0xb8
   1436c:	cmp	r6, #0
   14370:	beq	144ec <fputs@plt+0xadec>
   14374:	ldr	r3, [r4, #360]	; 0x168
   14378:	cmp	r3, r1
   1437c:	beq	14478 <fputs@plt+0xad78>
   14380:	add	r2, sp, #20
   14384:	add	r3, sp, #24
   14388:	str	r2, [sp]
   1438c:	mov	r0, r6
   14390:	str	r3, [sp, #4]
   14394:	mov	r2, r4
   14398:	add	r3, r4, #188	; 0xbc
   1439c:	bl	3f144 <fputs@plt+0x35a44>
   143a0:	str	r0, [r4, #184]	; 0xb8
   143a4:	movw	r3, #14916	; 0x3a44
   143a8:	movt	r3, #7
   143ac:	ldr	r3, [r3]
   143b0:	cmp	r3, #0
   143b4:	bne	143e8 <fputs@plt+0xace8>
   143b8:	ldr	r6, [sp, #24]
   143bc:	cmp	r6, #0
   143c0:	beq	143e8 <fputs@plt+0xace8>
   143c4:	ldr	r1, [r6, #12]
   143c8:	cmp	r1, #0
   143cc:	beq	144a4 <fputs@plt+0xada4>
   143d0:	ldr	r6, [r4, #164]	; 0xa4
   143d4:	cmp	r6, #0
   143d8:	beq	143e8 <fputs@plt+0xace8>
   143dc:	ldr	r1, [r6, #12]
   143e0:	cmp	r1, #0
   143e4:	beq	1445c <fputs@plt+0xad5c>
   143e8:	ldr	r2, [sp, #28]
   143ec:	ldr	r3, [r5]
   143f0:	cmp	r2, r3
   143f4:	bne	14528 <fputs@plt+0xae28>
   143f8:	add	sp, sp, #32
   143fc:	pop	{r4, r5, r6, pc}
   14400:	ldr	r0, [r4, #164]	; 0xa4
   14404:	cmp	r0, #0
   14408:	beq	144d4 <fputs@plt+0xadd4>
   1440c:	ldr	r3, [r4, #360]	; 0x168
   14410:	cmp	r3, r1
   14414:	beq	14490 <fputs@plt+0xad90>
   14418:	add	r2, r4, #176	; 0xb0
   1441c:	add	r3, sp, #24
   14420:	str	r2, [sp]
   14424:	mov	r2, r4
   14428:	str	r3, [sp, #4]
   1442c:	add	r3, r4, #172	; 0xac
   14430:	bl	3f144 <fputs@plt+0x35a44>
   14434:	str	r0, [r4, #164]	; 0xa4
   14438:	b	143a4 <fputs@plt+0xaca4>
   1443c:	ldr	r2, [r0]
   14440:	cmp	r2, ip
   14444:	bne	14344 <fputs@plt+0xac44>
   14448:	ldr	r3, [r0, #216]	; 0xd8
   1444c:	cmp	r3, ip
   14450:	beq	144c0 <fputs@plt+0xadc0>
   14454:	bl	140e4 <fputs@plt+0xa9e4>
   14458:	b	143a4 <fputs@plt+0xaca4>
   1445c:	mov	r0, r4
   14460:	bl	11df0 <fputs@plt+0x86f0>
   14464:	ldr	r4, [r4, #164]	; 0xa4
   14468:	str	r0, [r6, #12]
   1446c:	bl	1a868 <fputs@plt+0x11168>
   14470:	str	r0, [r4, #16]
   14474:	b	143e8 <fputs@plt+0xace8>
   14478:	ldr	r3, [r6]
   1447c:	mov	r0, r6
   14480:	ldr	r3, [r3, #84]	; 0x54
   14484:	blx	r3
   14488:	str	r0, [r4, #184]	; 0xb8
   1448c:	b	143a4 <fputs@plt+0xaca4>
   14490:	ldr	r3, [r0]
   14494:	ldr	r3, [r3, #84]	; 0x54
   14498:	blx	r3
   1449c:	str	r0, [r4, #164]	; 0xa4
   144a0:	b	143a4 <fputs@plt+0xaca4>
   144a4:	mov	r0, r4
   144a8:	bl	11df0 <fputs@plt+0x86f0>
   144ac:	ldr	r4, [sp, #24]
   144b0:	str	r0, [r6, #12]
   144b4:	bl	1a868 <fputs@plt+0x11168>
   144b8:	str	r0, [r4, #16]
   144bc:	b	143e8 <fputs@plt+0xace8>
   144c0:	bl	13ee4 <fputs@plt+0xa7e4>
   144c4:	b	143a4 <fputs@plt+0xaca4>
   144c8:	mov	r0, r4
   144cc:	bl	1402c <fputs@plt+0xa92c>
   144d0:	b	143a4 <fputs@plt+0xaca4>
   144d4:	mov	r0, r4
   144d8:	str	r1, [sp, #12]
   144dc:	bl	118a4 <fputs@plt+0x81a4>
   144e0:	ldr	r0, [r4, #164]	; 0xa4
   144e4:	ldr	r1, [sp, #12]
   144e8:	b	1440c <fputs@plt+0xad0c>
   144ec:	mov	r0, #28
   144f0:	str	r1, [sp, #12]
   144f4:	bl	49000 <_Znwj@@Base>
   144f8:	ldr	r3, [pc, #44]	; 1452c <fputs@plt+0xae2c>
   144fc:	ldr	r1, [sp, #12]
   14500:	str	r6, [r0, #4]
   14504:	str	r6, [r0, #8]
   14508:	str	r6, [r0, #12]
   1450c:	str	r6, [r0, #16]
   14510:	str	r6, [r0, #20]
   14514:	str	r6, [r0, #24]
   14518:	mov	r6, r0
   1451c:	str	r3, [r0]
   14520:	str	r0, [r4, #184]	; 0xb8
   14524:	b	14374 <fputs@plt+0xac74>
   14528:	bl	95d4 <__stack_chk_fail@plt>
   1452c:	andeq	pc, r4, r0, lsr #20
   14530:	push	{r4, r5, lr}
   14534:	sub	sp, sp, #12
   14538:	mov	r5, r0
   1453c:	stm	sp, {r1, r2}
   14540:	bl	b788 <fputs@plt+0x2088>
   14544:	ldm	sp, {r0, r1}
   14548:	mov	r3, r5
   1454c:	ldr	r2, [pc, #16]	; 14564 <fputs@plt+0xae64>
   14550:	str	r2, [r3], #8
   14554:	stm	r3, {r0, r1}
   14558:	mov	r0, r5
   1455c:	add	sp, sp, #12
   14560:	pop	{r4, r5, pc}
   14564:	andeq	fp, r4, r8, ror #29
   14568:	push	{r4, r5, lr}
   1456c:	sub	sp, sp, #12
   14570:	mov	r5, r0
   14574:	stm	sp, {r1, r2}
   14578:	bl	b788 <fputs@plt+0x2088>
   1457c:	ldm	sp, {r0, r1}
   14580:	mov	r3, r5
   14584:	ldr	r2, [pc, #16]	; 1459c <fputs@plt+0xae9c>
   14588:	str	r2, [r3], #8
   1458c:	stm	r3, {r0, r1}
   14590:	mov	r0, r5
   14594:	add	sp, sp, #12
   14598:	pop	{r4, r5, pc}
   1459c:			; <UNDEFINED> instruction: 0x0004beb8
   145a0:	push	{r4, r5, lr}
   145a4:	sub	sp, sp, #12
   145a8:	mov	r5, r0
   145ac:	stm	sp, {r1, r2}
   145b0:	bl	b788 <fputs@plt+0x2088>
   145b4:	ldm	sp, {r0, r1}
   145b8:	mov	r3, r5
   145bc:	ldr	r2, [pc, #16]	; 145d4 <fputs@plt+0xaed4>
   145c0:	str	r2, [r3], #8
   145c4:	stm	r3, {r0, r1}
   145c8:	mov	r0, r5
   145cc:	add	sp, sp, #12
   145d0:	pop	{r4, r5, pc}
   145d4:	andeq	fp, r4, r8, lsl #29
   145d8:	push	{r4, r5, lr}
   145dc:	sub	sp, sp, #12
   145e0:	mov	r5, r0
   145e4:	stm	sp, {r1, r2}
   145e8:	bl	b788 <fputs@plt+0x2088>
   145ec:	ldm	sp, {r0, r1}
   145f0:	mov	r3, r5
   145f4:	ldr	r2, [pc, #16]	; 1460c <fputs@plt+0xaf0c>
   145f8:	str	r2, [r3], #8
   145fc:	stm	r3, {r0, r1}
   14600:	mov	r0, r5
   14604:	add	sp, sp, #12
   14608:	pop	{r4, r5, pc}
   1460c:	andeq	fp, r4, r8, asr lr
   14610:	push	{r4, lr}
   14614:	mov	r4, r0
   14618:	bl	42d30 <fputs@plt+0x39630>
   1461c:	ldr	r3, [pc, #8]	; 1462c <fputs@plt+0xaf2c>
   14620:	mov	r0, r4
   14624:	str	r3, [r4]
   14628:	pop	{r4, pc}
   1462c:	strdeq	fp, [r4], -r8
   14630:	push	{r4, r5, r6, r7, r8, lr}
   14634:	vpush	{d8-d12}
   14638:	subs	r7, r0, #0
   1463c:	ble	147f4 <fputs@plt+0xb0f4>
   14640:	movw	r4, #15128	; 0x3b18
   14644:	movt	r4, #7
   14648:	ldr	r8, [r4]
   1464c:	cmp	r8, #0
   14650:	ble	147dc <fputs@plt+0xb0dc>
   14654:	cmp	r8, #1
   14658:	mov	r0, r7
   1465c:	beq	14750 <fputs@plt+0xb050>
   14660:	mov	r1, r8
   14664:	bl	9658 <__aeabi_idivmod@plt>
   14668:	cmp	r1, #0
   1466c:	beq	14744 <fputs@plt+0xb044>
   14670:	ands	r5, r8, #1
   14674:	mov	r3, r8
   14678:	movne	r5, #0
   1467c:	bne	14690 <fputs@plt+0xaf90>
   14680:	asr	r3, r3, #1
   14684:	add	r5, r5, #1
   14688:	tst	r3, #1
   1468c:	beq	14680 <fputs@plt+0xaf80>
   14690:	movw	r6, #26215	; 0x6667
   14694:	movt	r6, #26214	; 0x6666
   14698:	asr	r2, r3, #31
   1469c:	smull	r1, r4, r6, r3
   146a0:	rsb	r4, r2, r4, asr #1
   146a4:	add	r4, r4, r4, lsl #2
   146a8:	subs	r4, r3, r4
   146ac:	bne	14808 <fputs@plt+0xb108>
   146b0:	smull	r1, r3, r6, r3
   146b4:	add	r4, r4, #1
   146b8:	rsb	r3, r2, r3, asr #1
   146bc:	smull	r2, ip, r6, r3
   146c0:	asr	r2, r3, #31
   146c4:	rsb	ip, r2, ip, asr #1
   146c8:	add	ip, ip, ip, lsl #2
   146cc:	cmp	r3, ip
   146d0:	beq	146b0 <fputs@plt+0xafb0>
   146d4:	cmp	r3, #1
   146d8:	beq	14764 <fputs@plt+0xb064>
   146dc:	vmov	s13, r7
   146e0:	mov	r4, #0
   146e4:	vmov.f64	d8, #36	; 0x41200000  10.0
   146e8:	vldr	d11, [pc, #304]	; 14820 <fputs@plt+0xb120>
   146ec:	vcvt.f64.s32	d9, s13
   146f0:	vmov	s13, r8
   146f4:	vcvt.f64.s32	d7, s13
   146f8:	vdiv.f64	d9, d9, d7
   146fc:	vmov.f64	d12, d8
   14700:	vmov.f64	d10, d9
   14704:	vmul.f64	d0, d9, d8
   14708:	bl	96f4 <ceil@plt>
   1470c:	vcmpe.f64	d0, d11
   14710:	vmrs	APSR_nzcv, fpscr
   14714:	bgt	1475c <fputs@plt+0xb05c>
   14718:	add	r4, r4, #1
   1471c:	vmov.f64	d10, d0
   14720:	cmp	r4, #10
   14724:	vmul.f64	d8, d8, d12
   14728:	bne	14704 <fputs@plt+0xb004>
   1472c:	vpop	{d8-d12}
   14730:	mov	r1, r4
   14734:	pop	{r4, r5, r6, r7, r8, lr}
   14738:	vcvt.s32.f64	s15, d0
   1473c:	vmov	r0, s15
   14740:	b	48df8 <fputs@plt+0x3f6f8>
   14744:	mov	r0, r7
   14748:	mov	r1, r8
   1474c:	bl	964c <__aeabi_idiv@plt>
   14750:	vpop	{d8-d12}
   14754:	pop	{r4, r5, r6, r7, r8, lr}
   14758:	b	48f34 <fputs@plt+0x3f834>
   1475c:	vmov.f64	d0, d10
   14760:	b	1472c <fputs@plt+0xb02c>
   14764:	cmp	r4, r5
   14768:	movge	r6, r4
   1476c:	movlt	r6, r5
   14770:	cmp	r6, #10
   14774:	bgt	146dc <fputs@plt+0xafdc>
   14778:	rsb	r2, r5, r6
   1477c:	mov	r5, r3
   14780:	subs	r2, r2, #1
   14784:	bmi	14798 <fputs@plt+0xb098>
   14788:	sub	r2, r2, #1
   1478c:	lsl	r5, r5, #1
   14790:	cmn	r2, #1
   14794:	bne	14788 <fputs@plt+0xb088>
   14798:	rsb	r3, r4, r6
   1479c:	subs	r3, r3, #1
   147a0:	bmi	14810 <fputs@plt+0xb110>
   147a4:	sub	r3, r3, #1
   147a8:	add	r5, r5, r5, lsl #2
   147ac:	cmn	r3, #1
   147b0:	bne	147a4 <fputs@plt+0xb0a4>
   147b4:	mvn	r0, #-2147483648	; 0x80000000
   147b8:	mov	r1, r5
   147bc:	bl	964c <__aeabi_idiv@plt>
   147c0:	cmp	r7, r0
   147c4:	bgt	146dc <fputs@plt+0xafdc>
   147c8:	vpop	{d8-d12}
   147cc:	mov	r1, r6
   147d0:	mul	r0, r5, r7
   147d4:	pop	{r4, r5, r6, r7, r8, lr}
   147d8:	b	48df8 <fputs@plt+0x3f6f8>
   147dc:	movw	r1, #49664	; 0xc200
   147e0:	movw	r0, #3178	; 0xc6a
   147e4:	movt	r1, #4
   147e8:	bl	430dc <fputs@plt+0x399dc>
   147ec:	ldr	r8, [r4]
   147f0:	b	14654 <fputs@plt+0xaf54>
   147f4:	movw	r1, #49664	; 0xc200
   147f8:	movw	r0, #3177	; 0xc69
   147fc:	movt	r1, #4
   14800:	bl	430dc <fputs@plt+0x399dc>
   14804:	b	14640 <fputs@plt+0xaf40>
   14808:	mov	r4, #0
   1480c:	b	146d4 <fputs@plt+0xafd4>
   14810:	cmp	r5, #1
   14814:	beq	147c8 <fputs@plt+0xb0c8>
   14818:	b	147b4 <fputs@plt+0xb0b4>
   1481c:	nop	{0}
   14820:			; <UNDEFINED> instruction: 0xffc00000
   14824:	ldrshmi	pc, [pc, #255]	; 1492b <fputs@plt+0xb22b>	; <UNPREDICTABLE>
   14828:	movw	r3, #3424	; 0xd60
   1482c:	movt	r3, #7
   14830:	ldr	r3, [r3]
   14834:	ldr	r0, [r3, #24]
   14838:	b	14630 <fputs@plt+0xaf30>
   1483c:	movw	r3, #3424	; 0xd60
   14840:	movt	r3, #7
   14844:	ldr	r3, [r3]
   14848:	ldr	r0, [r3, #28]
   1484c:	b	14630 <fputs@plt+0xaf30>
   14850:	push	{r4, r5, r6, r7, r8, r9, lr}
   14854:	movw	r5, #45508	; 0xb1c4
   14858:	movt	r5, #6
   1485c:	movw	r8, #3232	; 0xca0
   14860:	movt	r8, #7
   14864:	ldr	r2, [r0, #4]
   14868:	ldr	r1, [r5]
   1486c:	sub	sp, sp, #44	; 0x2c
   14870:	ldr	r3, [r8]
   14874:	mov	r4, r0
   14878:	add	r0, sp, #16
   1487c:	movw	r6, #15128	; 0x3b18
   14880:	mul	r1, r1, r2
   14884:	str	r3, [sp, #36]	; 0x24
   14888:	bl	440cc <fputs@plt+0x3a9cc>
   1488c:	movw	r2, #18728	; 0x4928
   14890:	movt	r2, #7
   14894:	add	r1, sp, #16
   14898:	movw	r0, #50716	; 0xc61c
   1489c:	mov	r3, r2
   148a0:	movt	r0, #4
   148a4:	bl	44200 <fputs@plt+0x3ab00>
   148a8:	ldr	r3, [r4, #8]
   148ac:	ldr	r1, [r5]
   148b0:	add	r0, sp, #16
   148b4:	movt	r6, #7
   148b8:	mul	r1, r1, r3
   148bc:	bl	440cc <fputs@plt+0x3a9cc>
   148c0:	movw	r2, #18728	; 0x4928
   148c4:	movt	r2, #7
   148c8:	add	r1, sp, #16
   148cc:	movw	r0, #50748	; 0xc63c
   148d0:	movt	r0, #4
   148d4:	mov	r3, r2
   148d8:	bl	44200 <fputs@plt+0x3ab00>
   148dc:	ldr	r3, [r4, #12]
   148e0:	ldr	r1, [r5]
   148e4:	add	r0, sp, #16
   148e8:	mul	r1, r1, r3
   148ec:	bl	440cc <fputs@plt+0x3a9cc>
   148f0:	movw	r2, #18728	; 0x4928
   148f4:	movt	r2, #7
   148f8:	add	r1, sp, #16
   148fc:	movw	r0, #50768	; 0xc650
   14900:	movt	r0, #4
   14904:	mov	r3, r2
   14908:	bl	44200 <fputs@plt+0x3ab00>
   1490c:	ldr	r3, [r4, #16]
   14910:	ldr	r1, [r5]
   14914:	add	r0, sp, #16
   14918:	mul	r1, r1, r3
   1491c:	bl	440cc <fputs@plt+0x3a9cc>
   14920:	movw	r2, #18728	; 0x4928
   14924:	movt	r2, #7
   14928:	add	r1, sp, #16
   1492c:	movw	r0, #50800	; 0xc670
   14930:	movt	r0, #4
   14934:	mov	r3, r2
   14938:	bl	44200 <fputs@plt+0x3ab00>
   1493c:	ldr	r1, [r6]
   14940:	ldr	r0, [r4, #20]
   14944:	bl	964c <__aeabi_idiv@plt>
   14948:	mov	r1, r0
   1494c:	mov	r0, sp
   14950:	bl	440cc <fputs@plt+0x3a9cc>
   14954:	ldr	r1, [r4, #20]
   14958:	add	r0, sp, #16
   1495c:	bl	440cc <fputs@plt+0x3a9cc>
   14960:	add	r2, sp, #16
   14964:	mov	r1, sp
   14968:	movw	r0, #50824	; 0xc688
   1496c:	movw	r3, #18728	; 0x4928
   14970:	movt	r0, #4
   14974:	movt	r3, #7
   14978:	bl	44200 <fputs@plt+0x3ab00>
   1497c:	ldr	r1, [r6]
   14980:	ldr	r0, [r4, #24]
   14984:	bl	964c <__aeabi_idiv@plt>
   14988:	mov	r1, r0
   1498c:	mov	r0, sp
   14990:	bl	440cc <fputs@plt+0x3a9cc>
   14994:	ldr	r1, [r4, #24]
   14998:	add	r0, sp, #16
   1499c:	bl	440cc <fputs@plt+0x3a9cc>
   149a0:	add	r2, sp, #16
   149a4:	mov	r1, sp
   149a8:	movw	r0, #50852	; 0xc6a4
   149ac:	movw	r3, #18728	; 0x4928
   149b0:	movt	r0, #4
   149b4:	movt	r3, #7
   149b8:	bl	44200 <fputs@plt+0x3ab00>
   149bc:	ldr	r1, [r4, #32]
   149c0:	add	r0, sp, #16
   149c4:	bl	440cc <fputs@plt+0x3a9cc>
   149c8:	movw	r2, #18728	; 0x4928
   149cc:	movt	r2, #7
   149d0:	add	r1, sp, #16
   149d4:	movw	r0, #50872	; 0xc6b8
   149d8:	movt	r0, #4
   149dc:	mov	r3, r2
   149e0:	bl	44200 <fputs@plt+0x3ab00>
   149e4:	ldr	r1, [r4, #28]
   149e8:	add	r0, sp, #16
   149ec:	bl	440cc <fputs@plt+0x3a9cc>
   149f0:	movw	r2, #18728	; 0x4928
   149f4:	movt	r2, #7
   149f8:	add	r1, sp, #16
   149fc:	movw	r0, #50904	; 0xc6d8
   14a00:	movt	r0, #4
   14a04:	mov	r3, r2
   14a08:	bl	44200 <fputs@plt+0x3ab00>
   14a0c:	ldr	r1, [r4, #44]	; 0x2c
   14a10:	add	r0, sp, #16
   14a14:	bl	440cc <fputs@plt+0x3a9cc>
   14a18:	movw	r2, #18728	; 0x4928
   14a1c:	movt	r2, #7
   14a20:	add	r1, sp, #16
   14a24:	movw	r0, #50928	; 0xc6f0
   14a28:	movt	r0, #4
   14a2c:	mov	r3, r2
   14a30:	bl	44200 <fputs@plt+0x3ab00>
   14a34:	ldr	r1, [r4, #48]	; 0x30
   14a38:	add	r0, sp, #16
   14a3c:	bl	440cc <fputs@plt+0x3a9cc>
   14a40:	movw	r2, #18728	; 0x4928
   14a44:	movt	r2, #7
   14a48:	add	r1, sp, #16
   14a4c:	movw	r0, #50956	; 0xc70c
   14a50:	movt	r0, #4
   14a54:	mov	r3, r2
   14a58:	bl	44200 <fputs@plt+0x3ab00>
   14a5c:	ldr	r3, [r4, #52]	; 0x34
   14a60:	add	r0, sp, #16
   14a64:	ldr	r1, [r3, #8]
   14a68:	bl	440a0 <fputs@plt+0x3a9a0>
   14a6c:	movw	r2, #18728	; 0x4928
   14a70:	movt	r2, #7
   14a74:	add	r1, sp, #16
   14a78:	movw	r0, #50976	; 0xc720
   14a7c:	movt	r0, #4
   14a80:	mov	r3, r2
   14a84:	bl	44200 <fputs@plt+0x3ab00>
   14a88:	ldr	r3, [r4, #56]	; 0x38
   14a8c:	add	r0, sp, #16
   14a90:	ldr	r1, [r3, #8]
   14a94:	bl	440a0 <fputs@plt+0x3a9a0>
   14a98:	movw	r2, #18728	; 0x4928
   14a9c:	movt	r2, #7
   14aa0:	add	r1, sp, #16
   14aa4:	movw	r0, #51004	; 0xc73c
   14aa8:	movt	r0, #4
   14aac:	mov	r3, r2
   14ab0:	bl	44200 <fputs@plt+0x3ab00>
   14ab4:	ldr	r1, [r4, #60]	; 0x3c
   14ab8:	add	r0, sp, #16
   14abc:	bl	440cc <fputs@plt+0x3a9cc>
   14ac0:	movw	r2, #18728	; 0x4928
   14ac4:	movt	r2, #7
   14ac8:	add	r1, sp, #16
   14acc:	movw	r0, #51020	; 0xc74c
   14ad0:	movt	r0, #4
   14ad4:	mov	r3, r2
   14ad8:	bl	44200 <fputs@plt+0x3ab00>
   14adc:	ldr	r1, [r4, #64]	; 0x40
   14ae0:	add	r0, sp, #16
   14ae4:	bl	440cc <fputs@plt+0x3a9cc>
   14ae8:	movw	r2, #18728	; 0x4928
   14aec:	movt	r2, #7
   14af0:	add	r1, sp, #16
   14af4:	movw	r0, #51044	; 0xc764
   14af8:	movt	r0, #4
   14afc:	mov	r3, r2
   14b00:	bl	44200 <fputs@plt+0x3ab00>
   14b04:	ldr	r1, [r4, #80]	; 0x50
   14b08:	movw	r2, #50656	; 0xc5e0
   14b0c:	movw	r3, #50652	; 0xc5dc
   14b10:	cmp	r1, #0
   14b14:	movt	r2, #4
   14b18:	movt	r3, #4
   14b1c:	add	r0, sp, #16
   14b20:	moveq	r1, r2
   14b24:	movne	r1, r3
   14b28:	bl	440a0 <fputs@plt+0x3a9a0>
   14b2c:	movw	r2, #18728	; 0x4928
   14b30:	movt	r2, #7
   14b34:	add	r1, sp, #16
   14b38:	movw	r0, #51080	; 0xc788
   14b3c:	movt	r0, #4
   14b40:	mov	r3, r2
   14b44:	bl	44200 <fputs@plt+0x3ab00>
   14b48:	ldr	r1, [r4, #72]	; 0x48
   14b4c:	movw	r2, #50660	; 0xc5e4
   14b50:	movw	r3, #48144	; 0xbc10
   14b54:	cmp	r1, #0
   14b58:	movt	r2, #4
   14b5c:	movt	r3, #4
   14b60:	add	r0, sp, #16
   14b64:	moveq	r1, r2
   14b68:	movne	r1, r3
   14b6c:	bl	440a0 <fputs@plt+0x3a9a0>
   14b70:	movw	r2, #18728	; 0x4928
   14b74:	movt	r2, #7
   14b78:	add	r1, sp, #16
   14b7c:	movw	r0, #51116	; 0xc7ac
   14b80:	movt	r0, #4
   14b84:	mov	r3, r2
   14b88:	bl	44200 <fputs@plt+0x3ab00>
   14b8c:	ldr	r3, [r4, #68]	; 0x44
   14b90:	cmp	r3, #0
   14b94:	movweq	r1, #50672	; 0xc5f0
   14b98:	movteq	r1, #4
   14b9c:	beq	14bc0 <fputs@plt+0xb4c0>
   14ba0:	cmp	r3, #1
   14ba4:	beq	154a0 <fputs@plt+0xbda0>
   14ba8:	movw	r2, #50688	; 0xc600
   14bac:	cmp	r3, #3
   14bb0:	movt	r2, #4
   14bb4:	movw	r1, #50680	; 0xc5f8
   14bb8:	movt	r1, #4
   14bbc:	moveq	r1, r2
   14bc0:	add	r0, sp, #16
   14bc4:	bl	440a0 <fputs@plt+0x3a9a0>
   14bc8:	movw	r2, #18728	; 0x4928
   14bcc:	movt	r2, #7
   14bd0:	add	r1, sp, #16
   14bd4:	movw	r0, #51136	; 0xc7c0
   14bd8:	movt	r0, #4
   14bdc:	mov	r3, r2
   14be0:	bl	44200 <fputs@plt+0x3ab00>
   14be4:	ldr	r1, [r4, #84]	; 0x54
   14be8:	cmp	r1, #0
   14bec:	bne	1537c <fputs@plt+0xbc7c>
   14bf0:	ldr	r1, [r4, #88]	; 0x58
   14bf4:	cmp	r1, #0
   14bf8:	bne	153ac <fputs@plt+0xbcac>
   14bfc:	movw	r6, #45504	; 0xb1c0
   14c00:	movt	r6, #6
   14c04:	ldr	r3, [r4, #92]	; 0x5c
   14c08:	add	r0, sp, #16
   14c0c:	ldr	r1, [r6]
   14c10:	movw	r9, #50656	; 0xc5e0
   14c14:	movw	r7, #50652	; 0xc5dc
   14c18:	movt	r9, #4
   14c1c:	movt	r7, #4
   14c20:	mul	r1, r1, r3
   14c24:	bl	440cc <fputs@plt+0x3a9cc>
   14c28:	movw	r2, #18728	; 0x4928
   14c2c:	movt	r2, #7
   14c30:	add	r1, sp, #16
   14c34:	movw	r0, #51212	; 0xc80c
   14c38:	movt	r0, #4
   14c3c:	mov	r3, r2
   14c40:	bl	44200 <fputs@plt+0x3ab00>
   14c44:	ldr	r3, [r4, #96]	; 0x60
   14c48:	ldr	r1, [r6]
   14c4c:	add	r0, sp, #16
   14c50:	mul	r1, r1, r3
   14c54:	bl	440cc <fputs@plt+0x3a9cc>
   14c58:	movw	r2, #18728	; 0x4928
   14c5c:	movt	r2, #7
   14c60:	add	r1, sp, #16
   14c64:	movw	r0, #51248	; 0xc830
   14c68:	movt	r0, #4
   14c6c:	mov	r3, r2
   14c70:	bl	44200 <fputs@plt+0x3ab00>
   14c74:	ldr	r3, [r4, #100]	; 0x64
   14c78:	ldr	r1, [r6]
   14c7c:	add	r0, sp, #16
   14c80:	mul	r1, r1, r3
   14c84:	bl	440cc <fputs@plt+0x3a9cc>
   14c88:	movw	r2, #18728	; 0x4928
   14c8c:	movt	r2, #7
   14c90:	add	r1, sp, #16
   14c94:	movw	r0, #51276	; 0xc84c
   14c98:	movt	r0, #4
   14c9c:	mov	r3, r2
   14ca0:	bl	44200 <fputs@plt+0x3ab00>
   14ca4:	ldr	r3, [r4, #104]	; 0x68
   14ca8:	ldr	r1, [r6]
   14cac:	add	r0, sp, #16
   14cb0:	mul	r1, r1, r3
   14cb4:	bl	440cc <fputs@plt+0x3a9cc>
   14cb8:	movw	r2, #18728	; 0x4928
   14cbc:	movt	r2, #7
   14cc0:	add	r1, sp, #16
   14cc4:	movw	r0, #51316	; 0xc874
   14cc8:	movt	r0, #4
   14ccc:	mov	r3, r2
   14cd0:	bl	44200 <fputs@plt+0x3ab00>
   14cd4:	ldr	r1, [r4, #108]	; 0x6c
   14cd8:	add	r0, sp, #16
   14cdc:	bl	440cc <fputs@plt+0x3a9cc>
   14ce0:	movw	r2, #18728	; 0x4928
   14ce4:	movt	r2, #7
   14ce8:	add	r1, sp, #16
   14cec:	movw	r0, #51348	; 0xc894
   14cf0:	movt	r0, #4
   14cf4:	mov	r3, r2
   14cf8:	bl	44200 <fputs@plt+0x3ab00>
   14cfc:	ldr	r1, [r4, #112]	; 0x70
   14d00:	add	r0, sp, #16
   14d04:	bl	440cc <fputs@plt+0x3a9cc>
   14d08:	movw	r2, #18728	; 0x4928
   14d0c:	movt	r2, #7
   14d10:	add	r1, sp, #16
   14d14:	movw	r0, #51380	; 0xc8b4
   14d18:	movt	r0, #4
   14d1c:	mov	r3, r2
   14d20:	bl	44200 <fputs@plt+0x3ab00>
   14d24:	ldr	r3, [r4, #116]	; 0x74
   14d28:	ldr	r1, [r5]
   14d2c:	add	r0, sp, #16
   14d30:	mul	r1, r1, r3
   14d34:	bl	440cc <fputs@plt+0x3a9cc>
   14d38:	movw	r2, #18728	; 0x4928
   14d3c:	movt	r2, #7
   14d40:	add	r1, sp, #16
   14d44:	movw	r0, #51400	; 0xc8c8
   14d48:	movt	r0, #4
   14d4c:	mov	r3, r2
   14d50:	bl	44200 <fputs@plt+0x3ab00>
   14d54:	ldr	r3, [r4, #120]	; 0x78
   14d58:	ldr	r1, [r5]
   14d5c:	add	r0, sp, #16
   14d60:	mul	r1, r1, r3
   14d64:	bl	440cc <fputs@plt+0x3a9cc>
   14d68:	movw	r2, #18728	; 0x4928
   14d6c:	movt	r2, #7
   14d70:	add	r1, sp, #16
   14d74:	movw	r0, #51432	; 0xc8e8
   14d78:	movt	r0, #4
   14d7c:	mov	r3, r2
   14d80:	bl	44200 <fputs@plt+0x3ab00>
   14d84:	ldr	r3, [r4, #124]	; 0x7c
   14d88:	ldr	r1, [r5]
   14d8c:	add	r0, sp, #16
   14d90:	mul	r1, r1, r3
   14d94:	bl	440cc <fputs@plt+0x3a9cc>
   14d98:	movw	r2, #18728	; 0x4928
   14d9c:	movt	r2, #7
   14da0:	add	r1, sp, #16
   14da4:	movw	r0, #51452	; 0xc8fc
   14da8:	movt	r0, #4
   14dac:	mov	r3, r2
   14db0:	bl	44200 <fputs@plt+0x3ab00>
   14db4:	ldr	r1, [r4, #128]	; 0x80
   14db8:	add	r0, sp, #16
   14dbc:	cmp	r1, #0
   14dc0:	moveq	r1, r9
   14dc4:	movne	r1, r7
   14dc8:	bl	440a0 <fputs@plt+0x3a9a0>
   14dcc:	movw	r2, #18728	; 0x4928
   14dd0:	movt	r2, #7
   14dd4:	add	r1, sp, #16
   14dd8:	movw	r0, #51484	; 0xc91c
   14ddc:	movt	r0, #4
   14de0:	mov	r3, r2
   14de4:	bl	44200 <fputs@plt+0x3ab00>
   14de8:	ldr	r3, [r4, #132]	; 0x84
   14dec:	ldr	r1, [r5]
   14df0:	add	r0, sp, #16
   14df4:	mul	r1, r1, r3
   14df8:	bl	440cc <fputs@plt+0x3a9cc>
   14dfc:	movw	r2, #18728	; 0x4928
   14e00:	movt	r2, #7
   14e04:	add	r1, sp, #16
   14e08:	movw	r0, #51520	; 0xc940
   14e0c:	movt	r0, #4
   14e10:	mov	r3, r2
   14e14:	bl	44200 <fputs@plt+0x3ab00>
   14e18:	ldr	r3, [r4, #136]	; 0x88
   14e1c:	ldr	r1, [r5]
   14e20:	add	r0, sp, #16
   14e24:	mul	r1, r1, r3
   14e28:	bl	440cc <fputs@plt+0x3a9cc>
   14e2c:	movw	r2, #18728	; 0x4928
   14e30:	movt	r2, #7
   14e34:	add	r1, sp, #16
   14e38:	movw	r0, #51556	; 0xc964
   14e3c:	movt	r0, #4
   14e40:	mov	r3, r2
   14e44:	bl	44200 <fputs@plt+0x3ab00>
   14e48:	ldr	r1, [r4, #144]	; 0x90
   14e4c:	cmp	r1, #0
   14e50:	bne	153d4 <fputs@plt+0xbcd4>
   14e54:	ldr	r1, [r4, #152]	; 0x98
   14e58:	cmp	r1, #0
   14e5c:	beq	14ef0 <fputs@plt+0xb7f0>
   14e60:	add	r0, sp, #16
   14e64:	bl	440a0 <fputs@plt+0x3a9a0>
   14e68:	movw	r2, #18728	; 0x4928
   14e6c:	movt	r2, #7
   14e70:	add	r1, sp, #16
   14e74:	movw	r0, #51676	; 0xc9dc
   14e78:	movt	r0, #4
   14e7c:	mov	r3, r2
   14e80:	bl	44200 <fputs@plt+0x3ab00>
   14e84:	ldr	r1, [r4, #156]	; 0x9c
   14e88:	add	r0, sp, #16
   14e8c:	bl	440cc <fputs@plt+0x3a9cc>
   14e90:	movw	r2, #18728	; 0x4928
   14e94:	movt	r2, #7
   14e98:	add	r1, sp, #16
   14e9c:	movw	r0, #51704	; 0xc9f8
   14ea0:	movt	r0, #4
   14ea4:	mov	r3, r2
   14ea8:	bl	44200 <fputs@plt+0x3ab00>
   14eac:	ldr	r1, [r4, #160]	; 0xa0
   14eb0:	movw	r2, #50656	; 0xc5e0
   14eb4:	movw	r3, #50652	; 0xc5dc
   14eb8:	cmp	r1, #0
   14ebc:	movt	r2, #4
   14ec0:	movt	r3, #4
   14ec4:	add	r0, sp, #16
   14ec8:	moveq	r1, r2
   14ecc:	movne	r1, r3
   14ed0:	bl	440a0 <fputs@plt+0x3a9a0>
   14ed4:	movw	r2, #18728	; 0x4928
   14ed8:	movt	r2, #7
   14edc:	movw	r0, #51736	; 0xca18
   14ee0:	add	r1, sp, #16
   14ee4:	movt	r0, #4
   14ee8:	mov	r3, r2
   14eec:	bl	44200 <fputs@plt+0x3ab00>
   14ef0:	ldr	r3, [r4, #168]	; 0xa8
   14ef4:	add	r0, sp, #16
   14ef8:	ldr	r1, [r5]
   14efc:	movw	r7, #50656	; 0xc5e0
   14f00:	movw	r6, #50652	; 0xc5dc
   14f04:	movt	r7, #4
   14f08:	movt	r6, #4
   14f0c:	mul	r1, r1, r3
   14f10:	bl	440cc <fputs@plt+0x3a9cc>
   14f14:	movw	r2, #18728	; 0x4928
   14f18:	movt	r2, #7
   14f1c:	add	r1, sp, #16
   14f20:	movw	r0, #51764	; 0xca34
   14f24:	movt	r0, #4
   14f28:	mov	r3, r2
   14f2c:	bl	44200 <fputs@plt+0x3ab00>
   14f30:	ldr	r3, [r4, #172]	; 0xac
   14f34:	ldr	r1, [r5]
   14f38:	add	r0, sp, #16
   14f3c:	mul	r1, r1, r3
   14f40:	bl	440cc <fputs@plt+0x3a9cc>
   14f44:	movw	r2, #18728	; 0x4928
   14f48:	movt	r2, #7
   14f4c:	add	r1, sp, #16
   14f50:	movw	r0, #51796	; 0xca54
   14f54:	movt	r0, #4
   14f58:	mov	r3, r2
   14f5c:	bl	44200 <fputs@plt+0x3ab00>
   14f60:	ldr	r1, [r4, #176]	; 0xb0
   14f64:	add	r0, sp, #16
   14f68:	bl	440cc <fputs@plt+0x3a9cc>
   14f6c:	movw	r2, #18728	; 0x4928
   14f70:	movt	r2, #7
   14f74:	add	r1, sp, #16
   14f78:	movw	r0, #51816	; 0xca68
   14f7c:	movt	r0, #4
   14f80:	mov	r3, r2
   14f84:	bl	44200 <fputs@plt+0x3ab00>
   14f88:	ldr	r3, [r4, #180]	; 0xb4
   14f8c:	ldr	r1, [r5]
   14f90:	add	r0, sp, #16
   14f94:	mul	r1, r1, r3
   14f98:	bl	440cc <fputs@plt+0x3a9cc>
   14f9c:	movw	r2, #18728	; 0x4928
   14fa0:	movt	r2, #7
   14fa4:	add	r1, sp, #16
   14fa8:	movw	r0, #51848	; 0xca88
   14fac:	movt	r0, #4
   14fb0:	mov	r3, r2
   14fb4:	bl	44200 <fputs@plt+0x3ab00>
   14fb8:	ldr	r1, [r4, #196]	; 0xc4
   14fbc:	add	r0, sp, #16
   14fc0:	cmp	r1, #0
   14fc4:	moveq	r1, r7
   14fc8:	movne	r1, r6
   14fcc:	bl	440a0 <fputs@plt+0x3a9a0>
   14fd0:	movw	r2, #18728	; 0x4928
   14fd4:	movt	r2, #7
   14fd8:	add	r1, sp, #16
   14fdc:	movw	r0, #51876	; 0xcaa4
   14fe0:	movt	r0, #4
   14fe4:	mov	r3, r2
   14fe8:	bl	44200 <fputs@plt+0x3ab00>
   14fec:	ldr	r1, [r4, #240]	; 0xf0
   14ff0:	add	r0, sp, #16
   14ff4:	cmp	r1, #0
   14ff8:	moveq	r1, r7
   14ffc:	movne	r1, r6
   15000:	bl	440a0 <fputs@plt+0x3a9a0>
   15004:	movw	r2, #18728	; 0x4928
   15008:	movt	r2, #7
   1500c:	add	r1, sp, #16
   15010:	movw	r0, #51896	; 0xcab8
   15014:	movt	r0, #4
   15018:	mov	r3, r2
   1501c:	bl	44200 <fputs@plt+0x3ab00>
   15020:	ldr	r1, [r4, #244]	; 0xf4
   15024:	add	r0, sp, #16
   15028:	cmp	r1, #0
   1502c:	moveq	r1, r7
   15030:	movne	r1, r6
   15034:	bl	440a0 <fputs@plt+0x3a9a0>
   15038:	movw	r2, #18728	; 0x4928
   1503c:	movt	r2, #7
   15040:	movw	r0, #51916	; 0xcacc
   15044:	add	r1, sp, #16
   15048:	movt	r0, #4
   1504c:	mov	r3, r2
   15050:	bl	44200 <fputs@plt+0x3ab00>
   15054:	ldr	r3, [r4, #252]	; 0xfc
   15058:	cmp	r3, #0
   1505c:	beq	150e0 <fputs@plt+0xb9e0>
   15060:	ldr	r3, [r4, #248]	; 0xf8
   15064:	cmp	r3, #1
   15068:	beq	15488 <fputs@plt+0xbd88>
   1506c:	cmp	r3, #2
   15070:	beq	15494 <fputs@plt+0xbd94>
   15074:	movw	r2, #50704	; 0xc610
   15078:	cmp	r3, #3
   1507c:	movt	r2, #4
   15080:	movw	r1, #50696	; 0xc608
   15084:	movt	r1, #4
   15088:	moveq	r1, r2
   1508c:	add	r0, sp, #16
   15090:	bl	440a0 <fputs@plt+0x3a9a0>
   15094:	movw	r2, #18728	; 0x4928
   15098:	movt	r2, #7
   1509c:	add	r1, sp, #16
   150a0:	movw	r0, #51940	; 0xcae4
   150a4:	movt	r0, #4
   150a8:	mov	r3, r2
   150ac:	bl	44200 <fputs@plt+0x3ab00>
   150b0:	ldr	r3, [r4, #256]	; 0x100
   150b4:	ldr	r1, [r5]
   150b8:	add	r0, sp, #16
   150bc:	mul	r1, r1, r3
   150c0:	bl	440cc <fputs@plt+0x3a9cc>
   150c4:	movw	r2, #18728	; 0x4928
   150c8:	movt	r2, #7
   150cc:	movw	r0, #51972	; 0xcb04
   150d0:	add	r1, sp, #16
   150d4:	movt	r0, #4
   150d8:	mov	r3, r2
   150dc:	bl	44200 <fputs@plt+0x3ab00>
   150e0:	ldr	r3, [r4, #260]	; 0x104
   150e4:	cmp	r3, #0
   150e8:	beq	151fc <fputs@plt+0xbafc>
   150ec:	ldr	r3, [r4, #264]	; 0x108
   150f0:	add	r0, sp, #16
   150f4:	ldr	r1, [r5]
   150f8:	mul	r1, r1, r3
   150fc:	bl	440cc <fputs@plt+0x3a9cc>
   15100:	movw	r2, #18728	; 0x4928
   15104:	movt	r2, #7
   15108:	add	r1, sp, #16
   1510c:	movw	r0, #52008	; 0xcb28
   15110:	movt	r0, #4
   15114:	mov	r3, r2
   15118:	bl	44200 <fputs@plt+0x3ab00>
   1511c:	ldr	r1, [r4, #268]	; 0x10c
   15120:	add	r0, sp, #16
   15124:	bl	440cc <fputs@plt+0x3a9cc>
   15128:	movw	r2, #18728	; 0x4928
   1512c:	movt	r2, #7
   15130:	add	r1, sp, #16
   15134:	movw	r0, #52040	; 0xcb48
   15138:	movt	r0, #4
   1513c:	mov	r3, r2
   15140:	bl	44200 <fputs@plt+0x3ab00>
   15144:	ldr	r1, [r4, #272]	; 0x110
   15148:	add	r0, sp, #16
   1514c:	bl	440cc <fputs@plt+0x3a9cc>
   15150:	movw	r2, #18728	; 0x4928
   15154:	movt	r2, #7
   15158:	add	r1, sp, #16
   1515c:	movw	r0, #52096	; 0xcb80
   15160:	movt	r0, #4
   15164:	mov	r3, r2
   15168:	bl	44200 <fputs@plt+0x3ab00>
   1516c:	ldr	r0, [r4, #276]	; 0x114
   15170:	cmp	r0, #1
   15174:	movwle	r1, #63372	; 0xf78c
   15178:	movtle	r1, #4
   1517c:	ble	15188 <fputs@plt+0xba88>
   15180:	bl	48f34 <fputs@plt+0x3f834>
   15184:	mov	r1, r0
   15188:	mov	r0, sp
   1518c:	bl	440a0 <fputs@plt+0x3a9a0>
   15190:	ldr	r1, [r4, #276]	; 0x114
   15194:	movw	r2, #63372	; 0xf78c
   15198:	movw	r3, #52912	; 0xceb0
   1519c:	cmp	r1, #1
   151a0:	movt	r2, #4
   151a4:	movt	r3, #4
   151a8:	add	r0, sp, #16
   151ac:	movle	r1, r2
   151b0:	movgt	r1, r3
   151b4:	bl	440a0 <fputs@plt+0x3a9a0>
   151b8:	add	r2, sp, #16
   151bc:	mov	r1, sp
   151c0:	movw	r0, #52140	; 0xcbac
   151c4:	movw	r3, #18728	; 0x4928
   151c8:	movt	r0, #4
   151cc:	movt	r3, #7
   151d0:	bl	44200 <fputs@plt+0x3ab00>
   151d4:	ldr	r1, [r4, #280]	; 0x118
   151d8:	add	r0, sp, #16
   151dc:	bl	440cc <fputs@plt+0x3a9cc>
   151e0:	movw	r2, #18728	; 0x4928
   151e4:	movt	r2, #7
   151e8:	movw	r0, #52180	; 0xcbd4
   151ec:	add	r1, sp, #16
   151f0:	movt	r0, #4
   151f4:	mov	r3, r2
   151f8:	bl	44200 <fputs@plt+0x3ab00>
   151fc:	ldr	r1, [r4, #284]	; 0x11c
   15200:	movw	r2, #50660	; 0xc5e4
   15204:	movw	r3, #48144	; 0xbc10
   15208:	movt	r2, #4
   1520c:	cmp	r1, #0
   15210:	movt	r3, #4
   15214:	mov	r0, sp
   15218:	movne	r1, r3
   1521c:	moveq	r1, r2
   15220:	bl	49bc4 <_ZdlPv@@Base+0xb74>
   15224:	ldr	r3, [r4, #284]	; 0x11c
   15228:	tst	r3, #2
   1522c:	bne	15470 <fputs@plt+0xbd70>
   15230:	tst	r3, #4
   15234:	bne	15458 <fputs@plt+0xbd58>
   15238:	tst	r3, #8
   1523c:	beq	15250 <fputs@plt+0xbb50>
   15240:	movw	r1, #52252	; 0xcc1c
   15244:	mov	r0, sp
   15248:	movt	r1, #4
   1524c:	bl	49e30 <_ZdlPv@@Base+0xde0>
   15250:	ldr	r3, [sp, #4]
   15254:	ldr	r2, [sp, #8]
   15258:	cmp	r3, r2
   1525c:	bge	1536c <fputs@plt+0xbc6c>
   15260:	ldr	r2, [sp]
   15264:	add	r0, r3, #1
   15268:	mov	r1, #0
   1526c:	str	r0, [sp, #4]
   15270:	add	r0, sp, #16
   15274:	strb	r1, [r2, r3]
   15278:	ldr	r1, [sp]
   1527c:	bl	440a0 <fputs@plt+0x3a9a0>
   15280:	movw	r2, #18728	; 0x4928
   15284:	movt	r2, #7
   15288:	movw	r0, #52276	; 0xcc34
   1528c:	add	r1, sp, #16
   15290:	mov	r3, r2
   15294:	movt	r0, #4
   15298:	bl	44200 <fputs@plt+0x3ab00>
   1529c:	add	r0, sp, #16
   152a0:	ldr	r1, [r4, #288]	; 0x120
   152a4:	bl	440cc <fputs@plt+0x3a9cc>
   152a8:	movw	r2, #18728	; 0x4928
   152ac:	movt	r2, #7
   152b0:	movw	r0, #52304	; 0xcc50
   152b4:	add	r1, sp, #16
   152b8:	mov	r3, r2
   152bc:	movt	r0, #4
   152c0:	bl	44200 <fputs@plt+0x3ab00>
   152c4:	add	r0, sp, #16
   152c8:	ldr	r1, [r4, #292]	; 0x124
   152cc:	bl	440cc <fputs@plt+0x3a9cc>
   152d0:	movw	r2, #18728	; 0x4928
   152d4:	movt	r2, #7
   152d8:	movw	r0, #52352	; 0xcc80
   152dc:	add	r1, sp, #16
   152e0:	mov	r3, r2
   152e4:	movt	r0, #4
   152e8:	bl	44200 <fputs@plt+0x3ab00>
   152ec:	ldr	r3, [r4, #296]	; 0x128
   152f0:	add	r0, sp, #16
   152f4:	ldr	r1, [r5]
   152f8:	mul	r1, r1, r3
   152fc:	bl	440cc <fputs@plt+0x3a9cc>
   15300:	movw	r2, #18728	; 0x4928
   15304:	movt	r2, #7
   15308:	movw	r0, #52408	; 0xccb8
   1530c:	add	r1, sp, #16
   15310:	mov	r3, r2
   15314:	movt	r0, #4
   15318:	bl	44200 <fputs@plt+0x3ab00>
   1531c:	ldr	r3, [r4, #300]	; 0x12c
   15320:	add	r0, sp, #16
   15324:	ldr	r1, [r5]
   15328:	mul	r1, r1, r3
   1532c:	bl	440cc <fputs@plt+0x3a9cc>
   15330:	movw	r2, #18728	; 0x4928
   15334:	movt	r2, #7
   15338:	movw	r0, #52436	; 0xccd4
   1533c:	add	r1, sp, #16
   15340:	mov	r3, r2
   15344:	movt	r0, #4
   15348:	bl	44200 <fputs@plt+0x3ab00>
   1534c:	mov	r0, sp
   15350:	bl	49cb0 <_ZdlPv@@Base+0xc60>
   15354:	ldr	r2, [sp, #36]	; 0x24
   15358:	ldr	r3, [r8]
   1535c:	cmp	r2, r3
   15360:	bne	154ac <fputs@plt+0xbdac>
   15364:	add	sp, sp, #44	; 0x2c
   15368:	pop	{r4, r5, r6, r7, r8, r9, pc}
   1536c:	mov	r0, sp
   15370:	bl	49dfc <_ZdlPv@@Base+0xdac>
   15374:	ldr	r3, [sp, #4]
   15378:	b	15260 <fputs@plt+0xbb60>
   1537c:	add	r0, sp, #16
   15380:	bl	440cc <fputs@plt+0x3a9cc>
   15384:	movw	r2, #18728	; 0x4928
   15388:	movt	r2, #7
   1538c:	add	r1, sp, #16
   15390:	movw	r0, #51156	; 0xc7d4
   15394:	movt	r0, #4
   15398:	mov	r3, r2
   1539c:	bl	44200 <fputs@plt+0x3ab00>
   153a0:	ldr	r1, [r4, #88]	; 0x58
   153a4:	cmp	r1, #0
   153a8:	beq	14bfc <fputs@plt+0xb4fc>
   153ac:	add	r0, sp, #16
   153b0:	bl	440cc <fputs@plt+0x3a9cc>
   153b4:	movw	r2, #18728	; 0x4928
   153b8:	movt	r2, #7
   153bc:	movw	r0, #51180	; 0xc7ec
   153c0:	add	r1, sp, #16
   153c4:	movt	r0, #4
   153c8:	mov	r3, r2
   153cc:	bl	44200 <fputs@plt+0x3ab00>
   153d0:	b	14bfc <fputs@plt+0xb4fc>
   153d4:	add	r0, sp, #16
   153d8:	bl	440cc <fputs@plt+0x3a9cc>
   153dc:	movw	r2, #18728	; 0x4928
   153e0:	movt	r2, #7
   153e4:	add	r1, sp, #16
   153e8:	movw	r0, #51584	; 0xc980
   153ec:	movt	r0, #4
   153f0:	mov	r3, r2
   153f4:	bl	44200 <fputs@plt+0x3ab00>
   153f8:	ldr	r1, [r4, #140]	; 0x8c
   153fc:	add	r0, sp, #16
   15400:	bl	440cc <fputs@plt+0x3a9cc>
   15404:	movw	r2, #18728	; 0x4928
   15408:	movt	r2, #7
   1540c:	add	r1, sp, #16
   15410:	movw	r0, #51612	; 0xc99c
   15414:	movt	r0, #4
   15418:	mov	r3, r2
   1541c:	bl	44200 <fputs@plt+0x3ab00>
   15420:	ldr	r1, [r4, #148]	; 0x94
   15424:	add	r0, sp, #16
   15428:	cmp	r1, #0
   1542c:	moveq	r1, r9
   15430:	movne	r1, r7
   15434:	bl	440a0 <fputs@plt+0x3a9a0>
   15438:	movw	r2, #18728	; 0x4928
   1543c:	movt	r2, #7
   15440:	movw	r0, #51652	; 0xc9c4
   15444:	add	r1, sp, #16
   15448:	movt	r0, #4
   1544c:	mov	r3, r2
   15450:	bl	44200 <fputs@plt+0x3ab00>
   15454:	b	14e54 <fputs@plt+0xb754>
   15458:	movw	r1, #52228	; 0xcc04
   1545c:	mov	r0, sp
   15460:	movt	r1, #4
   15464:	bl	49e30 <_ZdlPv@@Base+0xde0>
   15468:	ldr	r3, [r4, #284]	; 0x11c
   1546c:	b	15238 <fputs@plt+0xbb38>
   15470:	movw	r1, #52212	; 0xcbf4
   15474:	mov	r0, sp
   15478:	movt	r1, #4
   1547c:	bl	49e30 <_ZdlPv@@Base+0xde0>
   15480:	ldr	r3, [r4, #284]	; 0x11c
   15484:	b	15230 <fputs@plt+0xbb30>
   15488:	movw	r1, #48144	; 0xbc10
   1548c:	movt	r1, #4
   15490:	b	1508c <fputs@plt+0xb98c>
   15494:	movw	r1, #50708	; 0xc614
   15498:	movt	r1, #4
   1549c:	b	1508c <fputs@plt+0xb98c>
   154a0:	movw	r1, #50664	; 0xc5e8
   154a4:	movt	r1, #4
   154a8:	b	14bc0 <fputs@plt+0xb4c0>
   154ac:	bl	95d4 <__stack_chk_fail@plt>
   154b0:	mov	r0, sp
   154b4:	bl	49cb0 <_ZdlPv@@Base+0xc60>
   154b8:	bl	9460 <__cxa_end_cleanup@plt>
   154bc:	push	{r4, r5, r6, r7, lr}
   154c0:	movw	r7, #3232	; 0xca0
   154c4:	movt	r7, #7
   154c8:	movw	r1, #18728	; 0x4928
   154cc:	movw	r6, #3424	; 0xd60
   154d0:	movt	r1, #7
   154d4:	ldr	ip, [r7]
   154d8:	movt	r6, #7
   154dc:	sub	sp, sp, #44	; 0x2c
   154e0:	mov	r2, r1
   154e4:	mov	r3, r1
   154e8:	movw	r0, #52464	; 0xccf0
   154ec:	mov	r5, r6
   154f0:	movt	r0, #4
   154f4:	str	ip, [sp, #36]	; 0x24
   154f8:	bl	44200 <fputs@plt+0x3ab00>
   154fc:	ldr	r0, [r5], #112	; 0x70
   15500:	mov	r4, #0
   15504:	bl	14850 <fputs@plt+0xb150>
   15508:	b	1551c <fputs@plt+0xbe1c>
   1550c:	bl	14850 <fputs@plt+0xb150>
   15510:	add	r4, r4, #1
   15514:	cmp	r4, #10
   15518:	beq	15588 <fputs@plt+0xbe88>
   1551c:	ldr	r3, [r5], #4
   15520:	cmp	r3, #0
   15524:	beq	15510 <fputs@plt+0xbe10>
   15528:	mov	r1, r4
   1552c:	add	r0, sp, #16
   15530:	bl	440cc <fputs@plt+0x3a9cc>
   15534:	movw	r2, #18728	; 0x4928
   15538:	movt	r2, #7
   1553c:	movw	r0, #52488	; 0xcd08
   15540:	add	r1, sp, #16
   15544:	movt	r0, #4
   15548:	mov	r3, r2
   1554c:	bl	44200 <fputs@plt+0x3ab00>
   15550:	ldr	r0, [r5, #-4]
   15554:	ldr	r3, [r6]
   15558:	cmp	r0, r3
   1555c:	bne	1550c <fputs@plt+0xbe0c>
   15560:	movw	r1, #18728	; 0x4928
   15564:	movt	r1, #7
   15568:	movw	r0, #52508	; 0xcd1c
   1556c:	add	r4, r4, #1
   15570:	movt	r0, #4
   15574:	mov	r2, r1
   15578:	mov	r3, r1
   1557c:	bl	44200 <fputs@plt+0x3ab00>
   15580:	cmp	r4, #10
   15584:	bne	1551c <fputs@plt+0xbe1c>
   15588:	add	r4, sp, #40	; 0x28
   1558c:	ldr	r1, [pc, #216]	; 1566c <fputs@plt+0xbf6c>
   15590:	add	r0, sp, #8
   15594:	bl	b6e4 <fputs@plt+0x1fe4>
   15598:	mov	r3, #0
   1559c:	str	r3, [r4, #-40]!	; 0xffffffd8
   155a0:	add	r0, sp, #8
   155a4:	mov	r1, sp
   155a8:	add	r2, sp, #4
   155ac:	bl	b6f0 <fputs@plt+0x1ff0>
   155b0:	cmp	r0, #0
   155b4:	beq	15624 <fputs@plt+0xbf24>
   155b8:	ldr	r3, [sp]
   155bc:	cmp	r3, #0
   155c0:	movne	r1, r3
   155c4:	beq	15650 <fputs@plt+0xbf50>
   155c8:	add	r0, sp, #16
   155cc:	bl	440a0 <fputs@plt+0x3a9a0>
   155d0:	movw	r2, #18728	; 0x4928
   155d4:	movt	r2, #7
   155d8:	movw	r0, #52488	; 0xcd08
   155dc:	add	r1, sp, #16
   155e0:	movt	r0, #4
   155e4:	mov	r3, r2
   155e8:	bl	44200 <fputs@plt+0x3ab00>
   155ec:	ldr	r0, [sp, #4]
   155f0:	ldr	r3, [r6]
   155f4:	cmp	r0, r3
   155f8:	beq	15604 <fputs@plt+0xbf04>
   155fc:	bl	14850 <fputs@plt+0xb150>
   15600:	b	155a0 <fputs@plt+0xbea0>
   15604:	movw	r1, #18728	; 0x4928
   15608:	movt	r1, #7
   1560c:	movw	r0, #52508	; 0xcd1c
   15610:	movt	r0, #4
   15614:	mov	r2, r1
   15618:	mov	r3, r1
   1561c:	bl	44200 <fputs@plt+0x3ab00>
   15620:	b	155a0 <fputs@plt+0xbea0>
   15624:	movw	r3, #3344	; 0xd10
   15628:	movt	r3, #7
   1562c:	ldr	r0, [r3]
   15630:	bl	94c0 <fflush@plt>
   15634:	bl	27424 <fputs@plt+0x1dd24>
   15638:	ldr	r2, [sp, #36]	; 0x24
   1563c:	ldr	r3, [r7]
   15640:	cmp	r2, r3
   15644:	bne	15668 <fputs@plt+0xbf68>
   15648:	add	sp, sp, #44	; 0x2c
   1564c:	pop	{r4, r5, r6, r7, pc}
   15650:	movw	r1, #49664	; 0xc200
   15654:	movw	r0, #3372	; 0xd2c
   15658:	movt	r1, #4
   1565c:	bl	430dc <fputs@plt+0x399dc>
   15660:	ldr	r1, [sp]
   15664:	b	155c8 <fputs@plt+0xbec8>
   15668:	bl	95d4 <__stack_chk_fail@plt>
   1566c:	andeq	r0, r7, r0, lsl #28
   15670:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   15674:	movw	r7, #3232	; 0xca0
   15678:	movt	r7, #7
   1567c:	sub	sp, sp, #8
   15680:	movw	r0, #52520	; 0xcd28
   15684:	movw	r1, #63356	; 0xf77c
   15688:	ldr	r3, [r7]
   1568c:	movt	r0, #4
   15690:	movt	r1, #0
   15694:	str	r3, [sp, #4]
   15698:	bl	20bc8 <fputs@plt+0x174c8>
   1569c:	movw	r0, #63608	; 0xf878
   156a0:	movw	r1, #35552	; 0x8ae0
   156a4:	movt	r0, #4
   156a8:	movt	r1, #1
   156ac:	bl	20bc8 <fputs@plt+0x174c8>
   156b0:	movw	r0, #52524	; 0xcd2c
   156b4:	movw	r1, #35560	; 0x8ae8
   156b8:	movt	r0, #4
   156bc:	movt	r1, #1
   156c0:	bl	20bc8 <fputs@plt+0x174c8>
   156c4:	movw	r0, #52528	; 0xcd30
   156c8:	movw	r1, #61672	; 0xf0e8
   156cc:	movt	r0, #4
   156d0:	movt	r1, #0
   156d4:	bl	20bc8 <fputs@plt+0x174c8>
   156d8:	movw	r0, #52532	; 0xcd34
   156dc:	movw	r1, #61552	; 0xf070
   156e0:	movt	r0, #4
   156e4:	movt	r1, #0
   156e8:	bl	20bc8 <fputs@plt+0x174c8>
   156ec:	movw	r0, #63584	; 0xf860
   156f0:	movw	r1, #34144	; 0x8560
   156f4:	movt	r0, #4
   156f8:	movt	r1, #1
   156fc:	bl	20bc8 <fputs@plt+0x174c8>
   15700:	movw	r0, #52536	; 0xcd38
   15704:	movw	r1, #36732	; 0x8f7c
   15708:	movt	r0, #4
   1570c:	movt	r1, #1
   15710:	bl	20bc8 <fputs@plt+0x174c8>
   15714:	movw	r0, #52540	; 0xcd3c
   15718:	movw	r1, #12104	; 0x2f48
   1571c:	movt	r0, #4
   15720:	movt	r1, #1
   15724:	bl	20bc8 <fputs@plt+0x174c8>
   15728:	movw	r0, #52544	; 0xcd40
   1572c:	movw	r1, #14340	; 0x3804
   15730:	movt	r0, #4
   15734:	movt	r1, #1
   15738:	bl	20bc8 <fputs@plt+0x174c8>
   1573c:	movw	r0, #52548	; 0xcd44
   15740:	movw	r1, #3640	; 0xe38
   15744:	movt	r0, #4
   15748:	movt	r1, #1
   1574c:	bl	20bc8 <fputs@plt+0x174c8>
   15750:	movw	r0, #52552	; 0xcd48
   15754:	movw	r1, #61372	; 0xefbc
   15758:	movt	r0, #4
   1575c:	movt	r1, #0
   15760:	bl	20bc8 <fputs@plt+0x174c8>
   15764:	movw	r0, #63488	; 0xf800
   15768:	movw	r1, #33880	; 0x8458
   1576c:	movt	r0, #4
   15770:	movt	r1, #1
   15774:	bl	20bc8 <fputs@plt+0x174c8>
   15778:	movw	r0, #52556	; 0xcd4c
   1577c:	movw	r1, #62748	; 0xf51c
   15780:	movt	r0, #4
   15784:	movt	r1, #0
   15788:	bl	20bc8 <fputs@plt+0x174c8>
   1578c:	movw	r0, #52564	; 0xcd54
   15790:	movw	r1, #36288	; 0x8dc0
   15794:	movt	r0, #4
   15798:	movt	r1, #1
   1579c:	bl	20bc8 <fputs@plt+0x174c8>
   157a0:	movw	r0, #52568	; 0xcd58
   157a4:	movw	r1, #62828	; 0xf56c
   157a8:	movt	r0, #4
   157ac:	movt	r1, #0
   157b0:	bl	20bc8 <fputs@plt+0x174c8>
   157b4:	movw	r0, #52576	; 0xcd60
   157b8:	movw	r1, #61312	; 0xef80
   157bc:	movt	r0, #4
   157c0:	movt	r1, #0
   157c4:	bl	20bc8 <fputs@plt+0x174c8>
   157c8:	movw	r0, #52580	; 0xcd64
   157cc:	movw	r1, #62204	; 0xf2fc
   157d0:	movt	r0, #4
   157d4:	movt	r1, #0
   157d8:	bl	20bc8 <fputs@plt+0x174c8>
   157dc:	movw	r0, #52584	; 0xcd68
   157e0:	movw	r1, #62076	; 0xf27c
   157e4:	movt	r0, #4
   157e8:	movt	r1, #0
   157ec:	bl	20bc8 <fputs@plt+0x174c8>
   157f0:	movw	r0, #52588	; 0xcd6c
   157f4:	movw	r1, #65080	; 0xfe38
   157f8:	movt	r0, #4
   157fc:	movt	r1, #0
   15800:	bl	20bc8 <fputs@plt+0x174c8>
   15804:	movw	r0, #52592	; 0xcd70
   15808:	movw	r1, #64908	; 0xfd8c
   1580c:	movt	r0, #4
   15810:	movt	r1, #0
   15814:	bl	20bc8 <fputs@plt+0x174c8>
   15818:	movw	r0, #63524	; 0xf824
   1581c:	movw	r1, #34664	; 0x8768
   15820:	movt	r0, #4
   15824:	movt	r1, #1
   15828:	bl	20bc8 <fputs@plt+0x174c8>
   1582c:	movw	r0, #58760	; 0xe588
   15830:	movw	r1, #8952	; 0x22f8
   15834:	movt	r0, #4
   15838:	movt	r1, #1
   1583c:	bl	20bc8 <fputs@plt+0x174c8>
   15840:	movw	r0, #52596	; 0xcd74
   15844:	movw	r1, #8960	; 0x2300
   15848:	movt	r0, #4
   1584c:	movt	r1, #1
   15850:	bl	20bc8 <fputs@plt+0x174c8>
   15854:	movw	r0, #52600	; 0xcd78
   15858:	movw	r1, #61256	; 0xef48
   1585c:	movt	r0, #4
   15860:	movt	r1, #0
   15864:	bl	20bc8 <fputs@plt+0x174c8>
   15868:	movw	r0, #52604	; 0xcd7c
   1586c:	movw	r1, #62332	; 0xf37c
   15870:	movt	r0, #4
   15874:	movt	r1, #0
   15878:	bl	20bc8 <fputs@plt+0x174c8>
   1587c:	movw	r0, #63536	; 0xf830
   15880:	movw	r1, #63752	; 0xf908
   15884:	movt	r0, #4
   15888:	movt	r1, #0
   1588c:	bl	20bc8 <fputs@plt+0x174c8>
   15890:	movw	r0, #52616	; 0xcd88
   15894:	movw	r1, #62908	; 0xf5bc
   15898:	movt	r0, #4
   1589c:	movt	r1, #0
   158a0:	bl	20bc8 <fputs@plt+0x174c8>
   158a4:	movw	r0, #52620	; 0xcd8c
   158a8:	movw	r1, #63116	; 0xf68c
   158ac:	movt	r0, #4
   158b0:	movt	r1, #0
   158b4:	bl	20bc8 <fputs@plt+0x174c8>
   158b8:	movw	r0, #52624	; 0xcd90
   158bc:	movw	r1, #65252	; 0xfee4
   158c0:	movt	r0, #4
   158c4:	movt	r1, #0
   158c8:	bl	20bc8 <fputs@plt+0x174c8>
   158cc:	movw	r0, #52628	; 0xcd94
   158d0:	movw	r1, #61344	; 0xefa0
   158d4:	movt	r0, #4
   158d8:	movt	r1, #0
   158dc:	bl	20bc8 <fputs@plt+0x174c8>
   158e0:	movw	r0, #52632	; 0xcd98
   158e4:	movw	r1, #34008	; 0x84d8
   158e8:	movt	r0, #4
   158ec:	movt	r1, #1
   158f0:	bl	20bc8 <fputs@plt+0x174c8>
   158f4:	movw	r0, #52636	; 0xcd9c
   158f8:	movw	r1, #61288	; 0xef68
   158fc:	movt	r0, #4
   15900:	movt	r1, #0
   15904:	bl	20bc8 <fputs@plt+0x174c8>
   15908:	movw	r0, #52640	; 0xcda0
   1590c:	movw	r1, #56	; 0x38
   15910:	movt	r0, #4
   15914:	movt	r1, #1
   15918:	bl	20bc8 <fputs@plt+0x174c8>
   1591c:	movw	r0, #52644	; 0xcda4
   15920:	movw	r1, #61944	; 0xf1f8
   15924:	movt	r0, #4
   15928:	movt	r1, #0
   1592c:	bl	20bc8 <fputs@plt+0x174c8>
   15930:	movw	r0, #52648	; 0xcda8
   15934:	movw	r1, #21692	; 0x54bc
   15938:	movt	r0, #4
   1593c:	movt	r1, #1
   15940:	bl	20bc8 <fputs@plt+0x174c8>
   15944:	movw	r0, #52652	; 0xcdac
   15948:	movw	r1, #3832	; 0xef8
   1594c:	movt	r0, #4
   15950:	movt	r1, #1
   15954:	bl	20bc8 <fputs@plt+0x174c8>
   15958:	movw	r0, #52656	; 0xcdb0
   1595c:	movw	r1, #64252	; 0xfafc
   15960:	movt	r0, #4
   15964:	movt	r1, #0
   15968:	bl	20bc8 <fputs@plt+0x174c8>
   1596c:	movw	r0, #63500	; 0xf80c
   15970:	movw	r1, #34404	; 0x8664
   15974:	movt	r0, #4
   15978:	movt	r1, #1
   1597c:	bl	20bc8 <fputs@plt+0x174c8>
   15980:	movw	r0, #52660	; 0xcdb4
   15984:	movw	r1, #2140	; 0x85c
   15988:	movt	r0, #4
   1598c:	movt	r1, #1
   15990:	bl	20bc8 <fputs@plt+0x174c8>
   15994:	movw	r0, #52668	; 0xcdbc
   15998:	movw	r1, #61792	; 0xf160
   1599c:	movt	r0, #4
   159a0:	movt	r1, #0
   159a4:	bl	20bc8 <fputs@plt+0x174c8>
   159a8:	movw	r0, #63560	; 0xf848
   159ac:	movw	r1, #14604	; 0x390c
   159b0:	movt	r0, #4
   159b4:	movt	r1, #1
   159b8:	bl	20bc8 <fputs@plt+0x174c8>
   159bc:	movw	r0, #63572	; 0xf854
   159c0:	movw	r1, #35004	; 0x88bc
   159c4:	movt	r0, #4
   159c8:	movt	r1, #1
   159cc:	bl	20bc8 <fputs@plt+0x174c8>
   159d0:	movw	r0, #52672	; 0xcdc0
   159d4:	movw	r1, #61224	; 0xef28
   159d8:	movt	r0, #4
   159dc:	movt	r1, #0
   159e0:	bl	20bc8 <fputs@plt+0x174c8>
   159e4:	movw	r0, #52676	; 0xcdc4
   159e8:	movw	r1, #12748	; 0x31cc
   159ec:	movt	r0, #4
   159f0:	movt	r1, #1
   159f4:	bl	20bc8 <fputs@plt+0x174c8>
   159f8:	movw	r0, #52680	; 0xcdc8
   159fc:	movw	r1, #36740	; 0x8f84
   15a00:	movt	r0, #4
   15a04:	movt	r1, #1
   15a08:	bl	20bc8 <fputs@plt+0x174c8>
   15a0c:	movw	r0, #52684	; 0xcdcc
   15a10:	movw	r1, #64016	; 0xfa10
   15a14:	movt	r0, #4
   15a18:	movt	r1, #0
   15a1c:	bl	20bc8 <fputs@plt+0x174c8>
   15a20:	mov	r2, #0
   15a24:	mov	r0, sp
   15a28:	movw	r1, #52688	; 0xcdd0
   15a2c:	movt	r1, #4
   15a30:	bl	4a4a0 <_ZdlPv@@Base+0x1450>
   15a34:	mov	r0, #16
   15a38:	bl	49000 <_Znwj@@Base>
   15a3c:	mov	r5, r0
   15a40:	bl	b788 <fputs@plt+0x2088>
   15a44:	ldr	r4, [pc, #4064]	; 16a2c <fputs@plt+0xd32c>
   15a48:	mov	r6, #0
   15a4c:	movw	r3, #61544	; 0xf068
   15a50:	str	r6, [r5, #12]
   15a54:	movt	r3, #0
   15a58:	str	r3, [r5, #8]
   15a5c:	str	r4, [r5]
   15a60:	mov	r2, r5
   15a64:	ldr	r1, [sp]
   15a68:	movw	r0, #15304	; 0x3bc8
   15a6c:	movt	r0, #7
   15a70:	bl	b7f4 <fputs@plt+0x20f4>
   15a74:	mov	r2, r6
   15a78:	mov	r0, sp
   15a7c:	movw	r1, #52692	; 0xcdd4
   15a80:	movt	r1, #4
   15a84:	bl	4a4a0 <_ZdlPv@@Base+0x1450>
   15a88:	mov	r0, #16
   15a8c:	bl	49000 <_Znwj@@Base>
   15a90:	mov	r5, r0
   15a94:	bl	b788 <fputs@plt+0x2088>
   15a98:	str	r6, [r5, #12]
   15a9c:	sub	r9, r4, #48	; 0x30
   15aa0:	movw	r3, #4600	; 0x11f8
   15aa4:	str	r9, [r5]
   15aa8:	movt	r3, #1
   15aac:	str	r3, [r5, #8]
   15ab0:	mov	r2, r5
   15ab4:	ldr	r1, [sp]
   15ab8:	movw	r0, #15304	; 0x3bc8
   15abc:	movt	r0, #7
   15ac0:	bl	b7f4 <fputs@plt+0x20f4>
   15ac4:	mov	r2, r6
   15ac8:	mov	r0, sp
   15acc:	movw	r1, #52700	; 0xcddc
   15ad0:	movt	r1, #4
   15ad4:	bl	4a4a0 <_ZdlPv@@Base+0x1450>
   15ad8:	mov	r0, #16
   15adc:	bl	49000 <_Znwj@@Base>
   15ae0:	mov	r5, r0
   15ae4:	bl	b788 <fputs@plt+0x2088>
   15ae8:	str	r4, [r5]
   15aec:	movw	r3, #60400	; 0xebf0
   15af0:	str	r6, [r5, #12]
   15af4:	movt	r3, #0
   15af8:	str	r3, [r5, #8]
   15afc:	mov	r2, r5
   15b00:	ldr	r1, [sp]
   15b04:	movw	r0, #15304	; 0x3bc8
   15b08:	movt	r0, #7
   15b0c:	bl	b7f4 <fputs@plt+0x20f4>
   15b10:	mov	r2, r6
   15b14:	mov	r0, sp
   15b18:	movw	r1, #52704	; 0xcde0
   15b1c:	movt	r1, #4
   15b20:	bl	4a4a0 <_ZdlPv@@Base+0x1450>
   15b24:	mov	r0, #16
   15b28:	bl	49000 <_Znwj@@Base>
   15b2c:	mov	r5, r0
   15b30:	bl	b788 <fputs@plt+0x2088>
   15b34:	str	r6, [r5, #12]
   15b38:	movw	r3, #4480	; 0x1180
   15b3c:	str	r9, [r5]
   15b40:	movt	r3, #1
   15b44:	str	r3, [r5, #8]
   15b48:	mov	r2, r5
   15b4c:	ldr	r1, [sp]
   15b50:	movw	r0, #15304	; 0x3bc8
   15b54:	movt	r0, #7
   15b58:	bl	b7f4 <fputs@plt+0x20f4>
   15b5c:	mov	r2, r6
   15b60:	mov	r0, sp
   15b64:	movw	r1, #52712	; 0xcde8
   15b68:	movt	r1, #4
   15b6c:	bl	4a4a0 <_ZdlPv@@Base+0x1450>
   15b70:	mov	r0, #16
   15b74:	bl	49000 <_Znwj@@Base>
   15b78:	mov	r6, r0
   15b7c:	bl	b788 <fputs@plt+0x2088>
   15b80:	mov	r8, #0
   15b84:	sub	r5, r4, #96	; 0x60
   15b88:	str	r8, [r6, #12]
   15b8c:	movw	r3, #4432	; 0x1150
   15b90:	str	r5, [r6]
   15b94:	movt	r3, #1
   15b98:	str	r3, [r6, #8]
   15b9c:	mov	r2, r6
   15ba0:	ldr	r1, [sp]
   15ba4:	movw	r0, #15304	; 0x3bc8
   15ba8:	movt	r0, #7
   15bac:	bl	b7f4 <fputs@plt+0x20f4>
   15bb0:	mov	r2, r8
   15bb4:	mov	r0, sp
   15bb8:	movw	r1, #52720	; 0xcdf0
   15bbc:	movt	r1, #4
   15bc0:	bl	4a4a0 <_ZdlPv@@Base+0x1450>
   15bc4:	mov	r0, #16
   15bc8:	bl	49000 <_Znwj@@Base>
   15bcc:	mov	r8, r0
   15bd0:	bl	b788 <fputs@plt+0x2088>
   15bd4:	mov	sl, #0
   15bd8:	sub	r6, r4, #144	; 0x90
   15bdc:	str	sl, [r8, #12]
   15be0:	movw	r3, #61084	; 0xee9c
   15be4:	str	r6, [r8]
   15be8:	movt	r3, #0
   15bec:	str	r3, [r8, #8]
   15bf0:	mov	r2, r8
   15bf4:	ldr	r1, [sp]
   15bf8:	movw	r0, #15304	; 0x3bc8
   15bfc:	movt	r0, #7
   15c00:	bl	b7f4 <fputs@plt+0x20f4>
   15c04:	mov	r2, sl
   15c08:	mov	r0, sp
   15c0c:	movw	r1, #52724	; 0xcdf4
   15c10:	movt	r1, #4
   15c14:	bl	4a4a0 <_ZdlPv@@Base+0x1450>
   15c18:	mov	r0, #16
   15c1c:	bl	49000 <_Znwj@@Base>
   15c20:	mov	r8, r0
   15c24:	bl	b788 <fputs@plt+0x2088>
   15c28:	str	r4, [r8]
   15c2c:	movw	r3, #38296	; 0x9598
   15c30:	str	sl, [r8, #12]
   15c34:	movt	r3, #1
   15c38:	str	r3, [r8, #8]
   15c3c:	mov	r2, r8
   15c40:	ldr	r1, [sp]
   15c44:	movw	r0, #15304	; 0x3bc8
   15c48:	movt	r0, #7
   15c4c:	bl	b7f4 <fputs@plt+0x20f4>
   15c50:	mov	r2, sl
   15c54:	mov	r0, sp
   15c58:	movw	r1, #52728	; 0xcdf8
   15c5c:	movt	r1, #4
   15c60:	bl	4a4a0 <_ZdlPv@@Base+0x1450>
   15c64:	mov	r0, #16
   15c68:	bl	49000 <_Znwj@@Base>
   15c6c:	mov	r8, r0
   15c70:	bl	b788 <fputs@plt+0x2088>
   15c74:	str	r6, [r8]
   15c78:	movw	r3, #61048	; 0xee78
   15c7c:	str	sl, [r8, #12]
   15c80:	movt	r3, #0
   15c84:	str	r3, [r8, #8]
   15c88:	mov	r2, r8
   15c8c:	ldr	r1, [sp]
   15c90:	movw	r0, #15304	; 0x3bc8
   15c94:	movt	r0, #7
   15c98:	bl	b7f4 <fputs@plt+0x20f4>
   15c9c:	mov	r2, sl
   15ca0:	mov	r0, sp
   15ca4:	movw	r1, #52736	; 0xce00
   15ca8:	movt	r1, #4
   15cac:	bl	4a4a0 <_ZdlPv@@Base+0x1450>
   15cb0:	mov	r0, #16
   15cb4:	bl	49000 <_Znwj@@Base>
   15cb8:	mov	r8, r0
   15cbc:	bl	b788 <fputs@plt+0x2088>
   15cc0:	str	r6, [r8]
   15cc4:	movw	r3, #736	; 0x2e0
   15cc8:	str	sl, [r8, #12]
   15ccc:	movt	r3, #1
   15cd0:	str	r3, [r8, #8]
   15cd4:	mov	r2, r8
   15cd8:	ldr	r1, [sp]
   15cdc:	movw	r0, #15304	; 0x3bc8
   15ce0:	movt	r0, #7
   15ce4:	bl	b7f4 <fputs@plt+0x20f4>
   15ce8:	mov	r2, sl
   15cec:	mov	r0, sp
   15cf0:	movw	r1, #52740	; 0xce04
   15cf4:	movt	r1, #4
   15cf8:	bl	4a4a0 <_ZdlPv@@Base+0x1450>
   15cfc:	mov	r0, #16
   15d00:	bl	49000 <_Znwj@@Base>
   15d04:	mov	r8, r0
   15d08:	bl	b788 <fputs@plt+0x2088>
   15d0c:	str	r4, [r8]
   15d10:	movw	r3, #38280	; 0x9588
   15d14:	str	sl, [r8, #12]
   15d18:	movt	r3, #1
   15d1c:	str	r3, [r8, #8]
   15d20:	mov	r2, r8
   15d24:	ldr	r1, [sp]
   15d28:	movw	r0, #15304	; 0x3bc8
   15d2c:	movt	r0, #7
   15d30:	bl	b7f4 <fputs@plt+0x20f4>
   15d34:	mov	r2, sl
   15d38:	mov	r0, sp
   15d3c:	movw	r1, #52748	; 0xce0c
   15d40:	movt	r1, #4
   15d44:	bl	4a4a0 <_ZdlPv@@Base+0x1450>
   15d48:	mov	r0, #16
   15d4c:	bl	49000 <_Znwj@@Base>
   15d50:	mov	r8, r0
   15d54:	bl	b788 <fputs@plt+0x2088>
   15d58:	str	r4, [r8]
   15d5c:	movw	r3, #60392	; 0xebe8
   15d60:	str	sl, [r8, #12]
   15d64:	movt	r3, #0
   15d68:	str	r3, [r8, #8]
   15d6c:	mov	r2, r8
   15d70:	ldr	r1, [sp]
   15d74:	movw	r0, #15304	; 0x3bc8
   15d78:	movt	r0, #7
   15d7c:	bl	b7f4 <fputs@plt+0x20f4>
   15d80:	mov	r2, sl
   15d84:	mov	r0, sp
   15d88:	movw	r1, #52756	; 0xce14
   15d8c:	movt	r1, #4
   15d90:	bl	4a4a0 <_ZdlPv@@Base+0x1450>
   15d94:	mov	r0, #16
   15d98:	bl	49000 <_Znwj@@Base>
   15d9c:	mov	r8, r0
   15da0:	bl	b788 <fputs@plt+0x2088>
   15da4:	str	r4, [r8]
   15da8:	movw	r3, #60384	; 0xebe0
   15dac:	str	sl, [r8, #12]
   15db0:	movt	r3, #0
   15db4:	str	r3, [r8, #8]
   15db8:	mov	r2, r8
   15dbc:	ldr	r1, [sp]
   15dc0:	movw	r0, #15304	; 0x3bc8
   15dc4:	movt	r0, #7
   15dc8:	bl	b7f4 <fputs@plt+0x20f4>
   15dcc:	mov	r2, sl
   15dd0:	mov	r0, sp
   15dd4:	movw	r1, #52764	; 0xce1c
   15dd8:	movt	r1, #4
   15ddc:	bl	4a4a0 <_ZdlPv@@Base+0x1450>
   15de0:	mov	r0, #16
   15de4:	bl	49000 <_Znwj@@Base>
   15de8:	mov	r8, r0
   15dec:	bl	b788 <fputs@plt+0x2088>
   15df0:	str	r4, [r8]
   15df4:	movw	r3, #60376	; 0xebd8
   15df8:	str	sl, [r8, #12]
   15dfc:	movt	r3, #0
   15e00:	str	r3, [r8, #8]
   15e04:	mov	r2, r8
   15e08:	ldr	r1, [sp]
   15e0c:	movw	r0, #15304	; 0x3bc8
   15e10:	movt	r0, #7
   15e14:	bl	b7f4 <fputs@plt+0x20f4>
   15e18:	mov	r2, sl
   15e1c:	mov	r0, sp
   15e20:	movw	r1, #52768	; 0xce20
   15e24:	movt	r1, #4
   15e28:	bl	4a4a0 <_ZdlPv@@Base+0x1450>
   15e2c:	mov	r0, #16
   15e30:	bl	49000 <_Znwj@@Base>
   15e34:	mov	r8, r0
   15e38:	bl	b788 <fputs@plt+0x2088>
   15e3c:	str	r5, [r8]
   15e40:	movw	r3, #60572	; 0xec9c
   15e44:	str	sl, [r8, #12]
   15e48:	movt	r3, #0
   15e4c:	str	r3, [r8, #8]
   15e50:	mov	r2, r8
   15e54:	ldr	r1, [sp]
   15e58:	movw	r0, #15304	; 0x3bc8
   15e5c:	movt	r0, #7
   15e60:	bl	b7f4 <fputs@plt+0x20f4>
   15e64:	mov	r2, sl
   15e68:	mov	r0, sp
   15e6c:	movw	r1, #52776	; 0xce28
   15e70:	movt	r1, #4
   15e74:	bl	4a4a0 <_ZdlPv@@Base+0x1450>
   15e78:	mov	r0, #16
   15e7c:	bl	49000 <_Znwj@@Base>
   15e80:	mov	r8, r0
   15e84:	bl	b788 <fputs@plt+0x2088>
   15e88:	str	r5, [r8]
   15e8c:	movw	r3, #60564	; 0xec94
   15e90:	str	sl, [r8, #12]
   15e94:	movt	r3, #0
   15e98:	str	r3, [r8, #8]
   15e9c:	mov	r2, r8
   15ea0:	ldr	r1, [sp]
   15ea4:	movw	r0, #15304	; 0x3bc8
   15ea8:	movt	r0, #7
   15eac:	bl	b7f4 <fputs@plt+0x20f4>
   15eb0:	mov	r2, sl
   15eb4:	mov	r0, sp
   15eb8:	movw	r1, #52784	; 0xce30
   15ebc:	movt	r1, #4
   15ec0:	bl	4a4a0 <_ZdlPv@@Base+0x1450>
   15ec4:	mov	r0, #16
   15ec8:	bl	49000 <_Znwj@@Base>
   15ecc:	mov	r8, r0
   15ed0:	bl	b788 <fputs@plt+0x2088>
   15ed4:	str	r5, [r8]
   15ed8:	movw	r3, #60492	; 0xec4c
   15edc:	str	sl, [r8, #12]
   15ee0:	movt	r3, #0
   15ee4:	str	r3, [r8, #8]
   15ee8:	mov	r2, r8
   15eec:	ldr	r1, [sp]
   15ef0:	movw	r0, #15304	; 0x3bc8
   15ef4:	movt	r0, #7
   15ef8:	bl	b7f4 <fputs@plt+0x20f4>
   15efc:	mov	r2, sl
   15f00:	mov	r0, sp
   15f04:	movw	r1, #52788	; 0xce34
   15f08:	movt	r1, #4
   15f0c:	bl	4a4a0 <_ZdlPv@@Base+0x1450>
   15f10:	mov	r0, #16
   15f14:	bl	49000 <_Znwj@@Base>
   15f18:	mov	r8, r0
   15f1c:	bl	b788 <fputs@plt+0x2088>
   15f20:	str	r5, [r8]
   15f24:	movw	r3, #916	; 0x394
   15f28:	str	sl, [r8, #12]
   15f2c:	movt	r3, #1
   15f30:	str	r3, [r8, #8]
   15f34:	mov	r2, r8
   15f38:	ldr	r1, [sp]
   15f3c:	movw	r0, #15304	; 0x3bc8
   15f40:	movt	r0, #7
   15f44:	bl	b7f4 <fputs@plt+0x20f4>
   15f48:	mov	r2, sl
   15f4c:	mov	r0, sp
   15f50:	movw	r1, #52792	; 0xce38
   15f54:	movt	r1, #4
   15f58:	bl	4a4a0 <_ZdlPv@@Base+0x1450>
   15f5c:	mov	r0, #16
   15f60:	bl	49000 <_Znwj@@Base>
   15f64:	mov	r8, r0
   15f68:	bl	b788 <fputs@plt+0x2088>
   15f6c:	str	r4, [r8]
   15f70:	movw	r3, #38320	; 0x95b0
   15f74:	str	sl, [r8, #12]
   15f78:	movt	r3, #1
   15f7c:	str	r3, [r8, #8]
   15f80:	mov	r2, r8
   15f84:	ldr	r1, [sp]
   15f88:	movw	r0, #15304	; 0x3bc8
   15f8c:	movt	r0, #7
   15f90:	bl	b7f4 <fputs@plt+0x20f4>
   15f94:	mov	r2, sl
   15f98:	mov	r0, sp
   15f9c:	movw	r1, #52800	; 0xce40
   15fa0:	movt	r1, #4
   15fa4:	bl	4a4a0 <_ZdlPv@@Base+0x1450>
   15fa8:	mov	r0, #16
   15fac:	bl	49000 <_Znwj@@Base>
   15fb0:	mov	r8, r0
   15fb4:	bl	b788 <fputs@plt+0x2088>
   15fb8:	str	r4, [r8]
   15fbc:	movw	r3, #60580	; 0xeca4
   15fc0:	str	sl, [r8, #12]
   15fc4:	movt	r3, #0
   15fc8:	str	r3, [r8, #8]
   15fcc:	mov	r2, r8
   15fd0:	ldr	r1, [sp]
   15fd4:	movw	r0, #15304	; 0x3bc8
   15fd8:	movt	r0, #7
   15fdc:	bl	b7f4 <fputs@plt+0x20f4>
   15fe0:	mov	r2, sl
   15fe4:	mov	r0, sp
   15fe8:	movw	r1, #52812	; 0xce4c
   15fec:	movt	r1, #4
   15ff0:	bl	4a4a0 <_ZdlPv@@Base+0x1450>
   15ff4:	mov	r0, #16
   15ff8:	bl	49000 <_Znwj@@Base>
   15ffc:	mov	r8, r0
   16000:	bl	b788 <fputs@plt+0x2088>
   16004:	str	r5, [r8]
   16008:	movw	r3, #60500	; 0xec54
   1600c:	str	sl, [r8, #12]
   16010:	movt	r3, #0
   16014:	str	r3, [r8, #8]
   16018:	mov	r2, r8
   1601c:	ldr	r1, [sp]
   16020:	movw	r0, #15304	; 0x3bc8
   16024:	movt	r0, #7
   16028:	bl	b7f4 <fputs@plt+0x20f4>
   1602c:	mov	r2, sl
   16030:	mov	r0, sp
   16034:	movw	r1, #52816	; 0xce50
   16038:	movt	r1, #4
   1603c:	bl	4a4a0 <_ZdlPv@@Base+0x1450>
   16040:	mov	r0, #16
   16044:	bl	49000 <_Znwj@@Base>
   16048:	mov	r8, r0
   1604c:	bl	b788 <fputs@plt+0x2088>
   16050:	str	r4, [r8]
   16054:	movw	r3, #60476	; 0xec3c
   16058:	str	sl, [r8, #12]
   1605c:	movt	r3, #0
   16060:	str	r3, [r8, #8]
   16064:	mov	r2, r8
   16068:	ldr	r1, [sp]
   1606c:	movw	r0, #15304	; 0x3bc8
   16070:	movt	r0, #7
   16074:	bl	b7f4 <fputs@plt+0x20f4>
   16078:	mov	r2, sl
   1607c:	mov	r0, sp
   16080:	movw	r1, #52820	; 0xce54
   16084:	movt	r1, #4
   16088:	bl	4a4a0 <_ZdlPv@@Base+0x1450>
   1608c:	mov	r0, #16
   16090:	bl	49000 <_Znwj@@Base>
   16094:	mov	r8, r0
   16098:	bl	b788 <fputs@plt+0x2088>
   1609c:	str	r5, [r8]
   160a0:	movw	r3, #60508	; 0xec5c
   160a4:	str	sl, [r8, #12]
   160a8:	movt	r3, #0
   160ac:	str	r3, [r8, #8]
   160b0:	mov	r2, r8
   160b4:	ldr	r1, [sp]
   160b8:	movw	r0, #15304	; 0x3bc8
   160bc:	movt	r0, #7
   160c0:	bl	b7f4 <fputs@plt+0x20f4>
   160c4:	mov	r2, sl
   160c8:	mov	r0, sp
   160cc:	movw	r1, #52824	; 0xce58
   160d0:	movt	r1, #4
   160d4:	bl	4a4a0 <_ZdlPv@@Base+0x1450>
   160d8:	mov	r0, #16
   160dc:	bl	49000 <_Znwj@@Base>
   160e0:	mov	r8, r0
   160e4:	bl	b788 <fputs@plt+0x2088>
   160e8:	str	r4, [r8]
   160ec:	movw	r3, #60468	; 0xec34
   160f0:	str	sl, [r8, #12]
   160f4:	movt	r3, #0
   160f8:	str	r3, [r8, #8]
   160fc:	mov	r2, r8
   16100:	ldr	r1, [sp]
   16104:	movw	r0, #15304	; 0x3bc8
   16108:	movt	r0, #7
   1610c:	bl	b7f4 <fputs@plt+0x20f4>
   16110:	mov	r2, sl
   16114:	mov	r0, sp
   16118:	movw	r1, #52828	; 0xce5c
   1611c:	movt	r1, #4
   16120:	bl	4a4a0 <_ZdlPv@@Base+0x1450>
   16124:	mov	r0, #16
   16128:	bl	49000 <_Znwj@@Base>
   1612c:	mov	r8, r0
   16130:	bl	b788 <fputs@plt+0x2088>
   16134:	str	r5, [r8]
   16138:	movw	r3, #60416	; 0xec00
   1613c:	str	sl, [r8, #12]
   16140:	movt	r3, #0
   16144:	str	r3, [r8, #8]
   16148:	mov	r2, r8
   1614c:	ldr	r1, [sp]
   16150:	movw	r0, #15304	; 0x3bc8
   16154:	movt	r0, #7
   16158:	bl	b7f4 <fputs@plt+0x20f4>
   1615c:	mov	r2, sl
   16160:	mov	r0, sp
   16164:	movw	r1, #52832	; 0xce60
   16168:	movt	r1, #4
   1616c:	bl	4a4a0 <_ZdlPv@@Base+0x1450>
   16170:	mov	r0, #16
   16174:	bl	49000 <_Znwj@@Base>
   16178:	mov	r8, r0
   1617c:	bl	b788 <fputs@plt+0x2088>
   16180:	str	r5, [r8]
   16184:	movw	r3, #60424	; 0xec08
   16188:	str	sl, [r8, #12]
   1618c:	movt	r3, #0
   16190:	str	r3, [r8, #8]
   16194:	mov	r2, r8
   16198:	ldr	r1, [sp]
   1619c:	movw	r0, #15304	; 0x3bc8
   161a0:	movt	r0, #7
   161a4:	bl	b7f4 <fputs@plt+0x20f4>
   161a8:	mov	r2, sl
   161ac:	mov	r0, sp
   161b0:	movw	r1, #52836	; 0xce64
   161b4:	movt	r1, #4
   161b8:	bl	4a4a0 <_ZdlPv@@Base+0x1450>
   161bc:	mov	r0, #16
   161c0:	bl	49000 <_Znwj@@Base>
   161c4:	mov	r8, r0
   161c8:	bl	b788 <fputs@plt+0x2088>
   161cc:	str	r6, [r8]
   161d0:	movw	r3, #61072	; 0xee90
   161d4:	str	sl, [r8, #12]
   161d8:	movt	r3, #0
   161dc:	str	r3, [r8, #8]
   161e0:	mov	r2, r8
   161e4:	ldr	r1, [sp]
   161e8:	movw	r0, #15304	; 0x3bc8
   161ec:	movt	r0, #7
   161f0:	bl	b7f4 <fputs@plt+0x20f4>
   161f4:	mov	r2, sl
   161f8:	mov	r0, sp
   161fc:	movw	r1, #52840	; 0xce68
   16200:	movt	r1, #4
   16204:	bl	4a4a0 <_ZdlPv@@Base+0x1450>
   16208:	mov	r0, #16
   1620c:	bl	49000 <_Znwj@@Base>
   16210:	mov	r8, r0
   16214:	bl	b788 <fputs@plt+0x2088>
   16218:	str	r6, [r8]
   1621c:	movw	r3, #61060	; 0xee84
   16220:	str	sl, [r8, #12]
   16224:	movt	r3, #0
   16228:	str	r3, [r8, #8]
   1622c:	mov	r2, r8
   16230:	ldr	r1, [sp]
   16234:	movw	r0, #15304	; 0x3bc8
   16238:	movt	r0, #7
   1623c:	bl	b7f4 <fputs@plt+0x20f4>
   16240:	mov	r2, sl
   16244:	mov	r0, sp
   16248:	movw	r1, #52844	; 0xce6c
   1624c:	movt	r1, #4
   16250:	bl	4a4a0 <_ZdlPv@@Base+0x1450>
   16254:	mov	r0, #16
   16258:	bl	49000 <_Znwj@@Base>
   1625c:	mov	r8, r0
   16260:	bl	b788 <fputs@plt+0x2088>
   16264:	str	r5, [r8]
   16268:	movw	r3, #60556	; 0xec8c
   1626c:	str	sl, [r8, #12]
   16270:	movt	r3, #0
   16274:	str	r3, [r8, #8]
   16278:	mov	r2, r8
   1627c:	ldr	r1, [sp]
   16280:	movw	r0, #15304	; 0x3bc8
   16284:	movt	r0, #7
   16288:	bl	b7f4 <fputs@plt+0x20f4>
   1628c:	mov	r2, sl
   16290:	mov	r0, sp
   16294:	movw	r1, #52848	; 0xce70
   16298:	movt	r1, #4
   1629c:	bl	4a4a0 <_ZdlPv@@Base+0x1450>
   162a0:	mov	r0, #16
   162a4:	bl	49000 <_Znwj@@Base>
   162a8:	mov	r8, r0
   162ac:	bl	b788 <fputs@plt+0x2088>
   162b0:	str	r4, [r8]
   162b4:	movw	r3, #38264	; 0x9578
   162b8:	str	sl, [r8, #12]
   162bc:	movt	r3, #1
   162c0:	str	r3, [r8, #8]
   162c4:	mov	r2, r8
   162c8:	ldr	r1, [sp]
   162cc:	movw	r0, #15304	; 0x3bc8
   162d0:	movt	r0, #7
   162d4:	bl	b7f4 <fputs@plt+0x20f4>
   162d8:	mov	r2, sl
   162dc:	mov	r0, sp
   162e0:	movw	r1, #52852	; 0xce74
   162e4:	movt	r1, #4
   162e8:	bl	4a4a0 <_ZdlPv@@Base+0x1450>
   162ec:	mov	r0, #16
   162f0:	bl	49000 <_Znwj@@Base>
   162f4:	mov	r8, r0
   162f8:	bl	b788 <fputs@plt+0x2088>
   162fc:	str	r4, [r8]
   16300:	movw	r3, #38272	; 0x9580
   16304:	str	sl, [r8, #12]
   16308:	movt	r3, #1
   1630c:	str	r3, [r8, #8]
   16310:	mov	r2, r8
   16314:	ldr	r1, [sp]
   16318:	movw	r0, #15304	; 0x3bc8
   1631c:	movt	r0, #7
   16320:	bl	b7f4 <fputs@plt+0x20f4>
   16324:	mov	r2, sl
   16328:	mov	r0, sp
   1632c:	movw	r1, #52860	; 0xce7c
   16330:	movt	r1, #4
   16334:	bl	4a4a0 <_ZdlPv@@Base+0x1450>
   16338:	mov	r0, #16
   1633c:	bl	49000 <_Znwj@@Base>
   16340:	mov	r8, r0
   16344:	bl	b788 <fputs@plt+0x2088>
   16348:	str	r9, [r8]
   1634c:	movw	r3, #60460	; 0xec2c
   16350:	str	sl, [r8, #12]
   16354:	movt	r3, #0
   16358:	str	r3, [r8, #8]
   1635c:	mov	r2, r8
   16360:	ldr	r1, [sp]
   16364:	movw	r0, #15304	; 0x3bc8
   16368:	movt	r0, #7
   1636c:	bl	b7f4 <fputs@plt+0x20f4>
   16370:	mov	r2, sl
   16374:	mov	r0, sp
   16378:	movw	r1, #52868	; 0xce84
   1637c:	movt	r1, #4
   16380:	bl	4a4a0 <_ZdlPv@@Base+0x1450>
   16384:	mov	r0, #16
   16388:	bl	49000 <_Znwj@@Base>
   1638c:	mov	r8, r0
   16390:	bl	b788 <fputs@plt+0x2088>
   16394:	str	r4, [r8]
   16398:	movw	r3, #60408	; 0xebf8
   1639c:	str	sl, [r8, #12]
   163a0:	movt	r3, #0
   163a4:	str	r3, [r8, #8]
   163a8:	mov	r2, r8
   163ac:	ldr	r1, [sp]
   163b0:	movw	r0, #15304	; 0x3bc8
   163b4:	movt	r0, #7
   163b8:	bl	b7f4 <fputs@plt+0x20f4>
   163bc:	mov	r2, sl
   163c0:	mov	r0, sp
   163c4:	movw	r1, #52872	; 0xce88
   163c8:	movt	r1, #4
   163cc:	bl	4a4a0 <_ZdlPv@@Base+0x1450>
   163d0:	mov	r0, #16
   163d4:	bl	49000 <_Znwj@@Base>
   163d8:	mov	r8, r0
   163dc:	bl	b788 <fputs@plt+0x2088>
   163e0:	str	r6, [r8]
   163e4:	movw	r3, #18472	; 0x4828
   163e8:	str	sl, [r8, #12]
   163ec:	movt	r3, #1
   163f0:	str	r3, [r8, #8]
   163f4:	mov	r2, r8
   163f8:	ldr	r1, [sp]
   163fc:	movw	r0, #15304	; 0x3bc8
   16400:	movt	r0, #7
   16404:	bl	b7f4 <fputs@plt+0x20f4>
   16408:	mov	r2, sl
   1640c:	mov	r0, sp
   16410:	movw	r1, #52876	; 0xce8c
   16414:	movt	r1, #4
   16418:	bl	4a4a0 <_ZdlPv@@Base+0x1450>
   1641c:	mov	r0, #16
   16420:	bl	49000 <_Znwj@@Base>
   16424:	mov	r8, r0
   16428:	bl	b788 <fputs@plt+0x2088>
   1642c:	str	r4, [r8]
   16430:	movw	r3, #38288	; 0x9590
   16434:	str	sl, [r8, #12]
   16438:	movt	r3, #1
   1643c:	str	r3, [r8, #8]
   16440:	mov	r2, r8
   16444:	ldr	r1, [sp]
   16448:	movw	r0, #15304	; 0x3bc8
   1644c:	movt	r0, #7
   16450:	bl	b7f4 <fputs@plt+0x20f4>
   16454:	mov	r2, sl
   16458:	mov	r0, sp
   1645c:	movw	r1, #52884	; 0xce94
   16460:	movt	r1, #4
   16464:	bl	4a4a0 <_ZdlPv@@Base+0x1450>
   16468:	mov	r0, #16
   1646c:	bl	49000 <_Znwj@@Base>
   16470:	mov	r8, r0
   16474:	bl	b788 <fputs@plt+0x2088>
   16478:	str	r4, [r8]
   1647c:	movw	r3, #38304	; 0x95a0
   16480:	str	sl, [r8, #12]
   16484:	movt	r3, #1
   16488:	str	r3, [r8, #8]
   1648c:	mov	r2, r8
   16490:	ldr	r1, [sp]
   16494:	movw	r0, #15304	; 0x3bc8
   16498:	movt	r0, #7
   1649c:	bl	b7f4 <fputs@plt+0x20f4>
   164a0:	mov	r2, sl
   164a4:	mov	r0, sp
   164a8:	movw	r1, #52888	; 0xce98
   164ac:	movt	r1, #4
   164b0:	bl	4a4a0 <_ZdlPv@@Base+0x1450>
   164b4:	mov	r0, #16
   164b8:	bl	49000 <_Znwj@@Base>
   164bc:	mov	r8, r0
   164c0:	bl	b788 <fputs@plt+0x2088>
   164c4:	str	r4, [r8]
   164c8:	movw	r3, #38312	; 0x95a8
   164cc:	str	sl, [r8, #12]
   164d0:	movt	r3, #1
   164d4:	str	r3, [r8, #8]
   164d8:	mov	r2, r8
   164dc:	ldr	r1, [sp]
   164e0:	movw	r0, #15304	; 0x3bc8
   164e4:	movt	r0, #7
   164e8:	bl	b7f4 <fputs@plt+0x20f4>
   164ec:	mov	r2, sl
   164f0:	mov	r0, sp
   164f4:	movw	r1, #52896	; 0xcea0
   164f8:	movt	r1, #4
   164fc:	bl	4a4a0 <_ZdlPv@@Base+0x1450>
   16500:	mov	r0, #16
   16504:	bl	49000 <_Znwj@@Base>
   16508:	mov	r8, r0
   1650c:	bl	b788 <fputs@plt+0x2088>
   16510:	str	r6, [r8]
   16514:	movw	r3, #18492	; 0x483c
   16518:	str	sl, [r8, #12]
   1651c:	movt	r3, #1
   16520:	str	r3, [r8, #8]
   16524:	mov	r2, r8
   16528:	ldr	r1, [sp]
   1652c:	movw	r0, #15304	; 0x3bc8
   16530:	movt	r0, #7
   16534:	bl	b7f4 <fputs@plt+0x20f4>
   16538:	mov	r2, sl
   1653c:	mov	r0, sp
   16540:	movw	r1, #52900	; 0xcea4
   16544:	movt	r1, #4
   16548:	bl	4a4a0 <_ZdlPv@@Base+0x1450>
   1654c:	mov	r0, #16
   16550:	bl	49000 <_Znwj@@Base>
   16554:	mov	r8, r0
   16558:	bl	b788 <fputs@plt+0x2088>
   1655c:	str	r6, [r8]
   16560:	movw	r3, #756	; 0x2f4
   16564:	str	sl, [r8, #12]
   16568:	movt	r3, #1
   1656c:	str	r3, [r8, #8]
   16570:	mov	r2, r8
   16574:	ldr	r1, [sp]
   16578:	movw	r0, #15304	; 0x3bc8
   1657c:	movt	r0, #7
   16580:	bl	b7f4 <fputs@plt+0x20f4>
   16584:	mov	r2, sl
   16588:	mov	r0, sp
   1658c:	movw	r1, #52908	; 0xceac
   16590:	movt	r1, #4
   16594:	bl	4a4a0 <_ZdlPv@@Base+0x1450>
   16598:	mov	r0, #16
   1659c:	bl	49000 <_Znwj@@Base>
   165a0:	mov	r8, r0
   165a4:	bl	b788 <fputs@plt+0x2088>
   165a8:	str	r6, [r8]
   165ac:	movw	r3, #10080	; 0x2760
   165b0:	str	sl, [r8, #12]
   165b4:	movt	r3, #1
   165b8:	str	r3, [r8, #8]
   165bc:	mov	r2, r8
   165c0:	ldr	r1, [sp]
   165c4:	movw	r0, #15304	; 0x3bc8
   165c8:	movt	r0, #7
   165cc:	bl	b7f4 <fputs@plt+0x20f4>
   165d0:	mov	r2, sl
   165d4:	mov	r0, sp
   165d8:	movw	r1, #52916	; 0xceb4
   165dc:	movt	r1, #4
   165e0:	bl	4a4a0 <_ZdlPv@@Base+0x1450>
   165e4:	mov	r0, #16
   165e8:	bl	49000 <_Znwj@@Base>
   165ec:	mov	r6, r0
   165f0:	bl	b788 <fputs@plt+0x2088>
   165f4:	str	r4, [r6]
   165f8:	movw	r3, #60484	; 0xec44
   165fc:	str	sl, [r6, #12]
   16600:	movt	r3, #0
   16604:	str	r3, [r6, #8]
   16608:	mov	r2, r6
   1660c:	ldr	r1, [sp]
   16610:	movw	r0, #15304	; 0x3bc8
   16614:	movt	r0, #7
   16618:	bl	b7f4 <fputs@plt+0x20f4>
   1661c:	mov	r2, sl
   16620:	mov	r0, sp
   16624:	movw	r1, #52920	; 0xceb8
   16628:	movt	r1, #4
   1662c:	bl	4a4a0 <_ZdlPv@@Base+0x1450>
   16630:	mov	r0, #16
   16634:	bl	49000 <_Znwj@@Base>
   16638:	mov	r6, r0
   1663c:	bl	b788 <fputs@plt+0x2088>
   16640:	str	r9, [r6]
   16644:	movw	r3, #60452	; 0xec24
   16648:	str	sl, [r6, #12]
   1664c:	movt	r3, #0
   16650:	str	r3, [r6, #8]
   16654:	mov	r2, r6
   16658:	ldr	r1, [sp]
   1665c:	movw	r0, #15304	; 0x3bc8
   16660:	movt	r0, #7
   16664:	bl	b7f4 <fputs@plt+0x20f4>
   16668:	mov	r2, sl
   1666c:	mov	r0, sp
   16670:	movw	r1, #52924	; 0xcebc
   16674:	movt	r1, #4
   16678:	bl	4a4a0 <_ZdlPv@@Base+0x1450>
   1667c:	mov	r0, #16
   16680:	bl	49000 <_Znwj@@Base>
   16684:	mov	r6, r0
   16688:	bl	b788 <fputs@plt+0x2088>
   1668c:	str	r5, [r6]
   16690:	movw	r3, #4384	; 0x1120
   16694:	str	sl, [r6, #12]
   16698:	movt	r3, #1
   1669c:	str	r3, [r6, #8]
   166a0:	mov	r2, r6
   166a4:	ldr	r1, [sp]
   166a8:	movw	r0, #15304	; 0x3bc8
   166ac:	movt	r0, #7
   166b0:	bl	b7f4 <fputs@plt+0x20f4>
   166b4:	mov	r2, sl
   166b8:	mov	r0, sp
   166bc:	movw	r1, #52928	; 0xcec0
   166c0:	movt	r1, #4
   166c4:	bl	4a4a0 <_ZdlPv@@Base+0x1450>
   166c8:	mov	r0, #16
   166cc:	bl	49000 <_Znwj@@Base>
   166d0:	mov	r5, r0
   166d4:	bl	b788 <fputs@plt+0x2088>
   166d8:	str	r4, [r5]
   166dc:	movw	r3, #732	; 0x2dc
   166e0:	str	sl, [r5, #12]
   166e4:	movt	r3, #1
   166e8:	str	r3, [r5, #8]
   166ec:	mov	r2, r5
   166f0:	ldr	r1, [sp]
   166f4:	movw	r0, #15304	; 0x3bc8
   166f8:	movt	r0, #7
   166fc:	bl	b7f4 <fputs@plt+0x20f4>
   16700:	mov	r2, sl
   16704:	mov	r0, sp
   16708:	movw	r1, #52936	; 0xcec8
   1670c:	movt	r1, #4
   16710:	bl	4a4a0 <_ZdlPv@@Base+0x1450>
   16714:	mov	r0, #24
   16718:	bl	49000 <_Znwj@@Base>
   1671c:	ldr	r1, [pc, #780]	; 16a30 <fputs@plt+0xd330>
   16720:	mov	r4, r0
   16724:	bl	42d9c <fputs@plt+0x3969c>
   16728:	mov	r2, r4
   1672c:	ldr	r1, [sp]
   16730:	movw	r0, #15304	; 0x3bc8
   16734:	movt	r0, #7
   16738:	bl	b7f4 <fputs@plt+0x20f4>
   1673c:	mov	r2, sl
   16740:	mov	r0, sp
   16744:	movw	r1, #52940	; 0xcecc
   16748:	movt	r1, #4
   1674c:	bl	4a4a0 <_ZdlPv@@Base+0x1450>
   16750:	mov	r0, #20
   16754:	bl	49000 <_Znwj@@Base>
   16758:	mov	r4, r0
   1675c:	bl	42d30 <fputs@plt+0x39630>
   16760:	sub	r3, r9, #192	; 0xc0
   16764:	str	r3, [r4]
   16768:	mov	r2, r4
   1676c:	ldr	r1, [sp]
   16770:	movw	r0, #15304	; 0x3bc8
   16774:	movt	r0, #7
   16778:	bl	b7f4 <fputs@plt+0x20f4>
   1677c:	mov	r2, sl
   16780:	mov	r0, sp
   16784:	movw	r1, #52944	; 0xced0
   16788:	movt	r1, #4
   1678c:	bl	4a4a0 <_ZdlPv@@Base+0x1450>
   16790:	mov	r0, #24
   16794:	bl	49000 <_Znwj@@Base>
   16798:	ldr	r1, [pc, #660]	; 16a34 <fputs@plt+0xd334>
   1679c:	mov	r4, r0
   167a0:	bl	42d9c <fputs@plt+0x3969c>
   167a4:	mov	r2, r4
   167a8:	ldr	r1, [sp]
   167ac:	movw	r0, #15304	; 0x3bc8
   167b0:	movt	r0, #7
   167b4:	bl	b7f4 <fputs@plt+0x20f4>
   167b8:	mov	r2, sl
   167bc:	mov	r0, sp
   167c0:	movw	r1, #52948	; 0xced4
   167c4:	movt	r1, #4
   167c8:	bl	4a4a0 <_ZdlPv@@Base+0x1450>
   167cc:	mov	r0, #24
   167d0:	bl	49000 <_Znwj@@Base>
   167d4:	ldr	r1, [pc, #604]	; 16a38 <fputs@plt+0xd338>
   167d8:	mov	r4, r0
   167dc:	bl	42d9c <fputs@plt+0x3969c>
   167e0:	mov	r2, r4
   167e4:	ldr	r1, [sp]
   167e8:	movw	r0, #15304	; 0x3bc8
   167ec:	movt	r0, #7
   167f0:	bl	b7f4 <fputs@plt+0x20f4>
   167f4:	mov	r2, sl
   167f8:	mov	r0, sp
   167fc:	movw	r1, #52952	; 0xced8
   16800:	movt	r1, #4
   16804:	bl	4a4a0 <_ZdlPv@@Base+0x1450>
   16808:	mov	r0, #24
   1680c:	bl	49000 <_Znwj@@Base>
   16810:	ldr	r1, [pc, #548]	; 16a3c <fputs@plt+0xd33c>
   16814:	mov	r4, r0
   16818:	bl	42d9c <fputs@plt+0x3969c>
   1681c:	mov	r2, r4
   16820:	ldr	r1, [sp]
   16824:	movw	r0, #15304	; 0x3bc8
   16828:	movt	r0, #7
   1682c:	bl	b7f4 <fputs@plt+0x20f4>
   16830:	mov	r2, sl
   16834:	mov	r0, sp
   16838:	movw	r1, #52956	; 0xcedc
   1683c:	movt	r1, #4
   16840:	bl	4a4a0 <_ZdlPv@@Base+0x1450>
   16844:	mov	r0, #24
   16848:	bl	49000 <_Znwj@@Base>
   1684c:	ldr	r1, [pc, #492]	; 16a40 <fputs@plt+0xd340>
   16850:	mov	r4, r0
   16854:	bl	42d9c <fputs@plt+0x3969c>
   16858:	mov	r2, r4
   1685c:	ldr	r1, [sp]
   16860:	movw	r0, #15304	; 0x3bc8
   16864:	movt	r0, #7
   16868:	bl	b7f4 <fputs@plt+0x20f4>
   1686c:	mov	r2, sl
   16870:	mov	r0, sp
   16874:	movw	r1, #52960	; 0xcee0
   16878:	movt	r1, #4
   1687c:	bl	4a4a0 <_ZdlPv@@Base+0x1450>
   16880:	mov	r0, #24
   16884:	bl	49000 <_Znwj@@Base>
   16888:	ldr	r1, [pc, #436]	; 16a44 <fputs@plt+0xd344>
   1688c:	mov	r4, r0
   16890:	bl	42d9c <fputs@plt+0x3969c>
   16894:	mov	r2, r4
   16898:	ldr	r1, [sp]
   1689c:	movw	r0, #15304	; 0x3bc8
   168a0:	movt	r0, #7
   168a4:	bl	b7f4 <fputs@plt+0x20f4>
   168a8:	mov	r2, sl
   168ac:	mov	r0, sp
   168b0:	movw	r1, #52964	; 0xcee4
   168b4:	movt	r1, #4
   168b8:	bl	4a4a0 <_ZdlPv@@Base+0x1450>
   168bc:	mov	r0, #24
   168c0:	bl	49000 <_Znwj@@Base>
   168c4:	ldr	r1, [pc, #380]	; 16a48 <fputs@plt+0xd348>
   168c8:	mov	r4, r0
   168cc:	bl	42d9c <fputs@plt+0x3969c>
   168d0:	mov	r2, r4
   168d4:	ldr	r1, [sp]
   168d8:	movw	r0, #15304	; 0x3bc8
   168dc:	movt	r0, #7
   168e0:	bl	b7f4 <fputs@plt+0x20f4>
   168e4:	mov	r2, sl
   168e8:	mov	r0, sp
   168ec:	movw	r1, #61916	; 0xf1dc
   168f0:	movt	r1, #4
   168f4:	bl	4a4a0 <_ZdlPv@@Base+0x1450>
   168f8:	mov	r0, #24
   168fc:	bl	49000 <_Znwj@@Base>
   16900:	ldr	r1, [pc, #324]	; 16a4c <fputs@plt+0xd34c>
   16904:	mov	r4, r0
   16908:	bl	42d9c <fputs@plt+0x3969c>
   1690c:	mov	r2, r4
   16910:	movw	r0, #15304	; 0x3bc8
   16914:	ldr	r1, [sp]
   16918:	movt	r0, #7
   1691c:	bl	b7f4 <fputs@plt+0x20f4>
   16920:	ldr	r2, [sp, #4]
   16924:	ldr	r3, [r7]
   16928:	cmp	r2, r3
   1692c:	bne	16938 <fputs@plt+0xd238>
   16930:	add	sp, sp, #8
   16934:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   16938:	bl	95d4 <__stack_chk_fail@plt>
   1693c:	mov	r0, r4
   16940:	bl	49050 <_ZdlPv@@Base>
   16944:	bl	9460 <__cxa_end_cleanup@plt>
   16948:	b	1693c <fputs@plt+0xd23c>
   1694c:	b	1693c <fputs@plt+0xd23c>
   16950:	b	1693c <fputs@plt+0xd23c>
   16954:	b	1693c <fputs@plt+0xd23c>
   16958:	b	1693c <fputs@plt+0xd23c>
   1695c:	b	1693c <fputs@plt+0xd23c>
   16960:	b	1693c <fputs@plt+0xd23c>
   16964:	b	1693c <fputs@plt+0xd23c>
   16968:	mov	r0, r5
   1696c:	bl	49050 <_ZdlPv@@Base>
   16970:	bl	9460 <__cxa_end_cleanup@plt>
   16974:	mov	r0, r6
   16978:	bl	49050 <_ZdlPv@@Base>
   1697c:	bl	9460 <__cxa_end_cleanup@plt>
   16980:	b	16974 <fputs@plt+0xd274>
   16984:	b	16974 <fputs@plt+0xd274>
   16988:	mov	r0, r8
   1698c:	bl	49050 <_ZdlPv@@Base>
   16990:	bl	9460 <__cxa_end_cleanup@plt>
   16994:	b	16988 <fputs@plt+0xd288>
   16998:	b	16988 <fputs@plt+0xd288>
   1699c:	b	16988 <fputs@plt+0xd288>
   169a0:	b	16988 <fputs@plt+0xd288>
   169a4:	b	16988 <fputs@plt+0xd288>
   169a8:	b	16988 <fputs@plt+0xd288>
   169ac:	b	16988 <fputs@plt+0xd288>
   169b0:	b	16988 <fputs@plt+0xd288>
   169b4:	b	16988 <fputs@plt+0xd288>
   169b8:	b	16988 <fputs@plt+0xd288>
   169bc:	b	16988 <fputs@plt+0xd288>
   169c0:	b	16988 <fputs@plt+0xd288>
   169c4:	b	16988 <fputs@plt+0xd288>
   169c8:	b	16988 <fputs@plt+0xd288>
   169cc:	b	16988 <fputs@plt+0xd288>
   169d0:	b	16988 <fputs@plt+0xd288>
   169d4:	b	16988 <fputs@plt+0xd288>
   169d8:	b	16988 <fputs@plt+0xd288>
   169dc:	b	16988 <fputs@plt+0xd288>
   169e0:	b	16988 <fputs@plt+0xd288>
   169e4:	b	16988 <fputs@plt+0xd288>
   169e8:	b	16988 <fputs@plt+0xd288>
   169ec:	b	16988 <fputs@plt+0xd288>
   169f0:	b	16988 <fputs@plt+0xd288>
   169f4:	b	16988 <fputs@plt+0xd288>
   169f8:	b	16988 <fputs@plt+0xd288>
   169fc:	b	16988 <fputs@plt+0xd288>
   16a00:	b	16988 <fputs@plt+0xd288>
   16a04:	b	16988 <fputs@plt+0xd288>
   16a08:	b	16988 <fputs@plt+0xd288>
   16a0c:	b	16988 <fputs@plt+0xd288>
   16a10:	b	16988 <fputs@plt+0xd288>
   16a14:	b	16988 <fputs@plt+0xd288>
   16a18:	b	16974 <fputs@plt+0xd274>
   16a1c:	b	16968 <fputs@plt+0xd268>
   16a20:	b	16968 <fputs@plt+0xd268>
   16a24:	b	16968 <fputs@plt+0xd268>
   16a28:	b	16968 <fputs@plt+0xd268>
   16a2c:	andeq	fp, r4, r8, ror #29
   16a30:			; <UNDEFINED> instruction: 0x00070dbc
   16a34:	andeq	r0, r7, r0, ror sp
   16a38:			; <UNDEFINED> instruction: 0x00070db8
   16a3c:			; <UNDEFINED> instruction: 0x00070db4
   16a40:			; <UNDEFINED> instruction: 0x00070db0
   16a44:	andeq	r0, r7, r8, lsr #27
   16a48:	andeq	r0, r7, r4, lsr #27
   16a4c:	andeq	r0, r7, ip, lsr #27
   16a50:	mov	ip, #0
   16a54:	strb	r1, [r0]
   16a58:	str	r2, [r0, #8]
   16a5c:	str	ip, [r0, #4]
   16a60:	str	ip, [r0, #12]
   16a64:	bx	lr
   16a68:	push	{r3, r4, r5, lr}
   16a6c:	subs	r4, r1, #0
   16a70:	mov	r5, r0
   16a74:	popeq	{r3, r4, r5, pc}
   16a78:	ldr	r1, [r4, #4]
   16a7c:	bl	16a68 <fputs@plt+0xd368>
   16a80:	ldr	r1, [r4, #8]
   16a84:	mov	r0, r5
   16a88:	bl	16a68 <fputs@plt+0xd368>
   16a8c:	ldr	r1, [r4, #12]
   16a90:	cmp	r1, #0
   16a94:	beq	16aa8 <fputs@plt+0xd3a8>
   16a98:	ldr	r3, [r5]
   16a9c:	mov	r0, r5
   16aa0:	ldr	r3, [r3, #4]
   16aa4:	blx	r3
   16aa8:	mov	r0, r4
   16aac:	pop	{r3, r4, r5, lr}
   16ab0:	b	49050 <_ZdlPv@@Base>
   16ab4:	push	{r4, lr}
   16ab8:	mov	r4, r0
   16abc:	ldr	r1, [r0, #4]
   16ac0:	bl	16a68 <fputs@plt+0xd368>
   16ac4:	mov	r3, #0
   16ac8:	str	r3, [r4, #4]
   16acc:	pop	{r4, pc}
   16ad0:	ldr	r3, [pc, #32]	; 16af8 <fputs@plt+0xd3f8>
   16ad4:	push	{r4, lr}
   16ad8:	mov	r4, r0
   16adc:	ldr	r1, [r0, #4]
   16ae0:	str	r3, [r0]
   16ae4:	bl	16a68 <fputs@plt+0xd368>
   16ae8:	mov	r3, #0
   16aec:	mov	r0, r4
   16af0:	str	r3, [r4, #4]
   16af4:	pop	{r4, pc}
   16af8:	andeq	fp, r4, r8, lsl pc
   16afc:	ldr	r3, [pc, #40]	; 16b2c <fputs@plt+0xd42c>
   16b00:	push	{r4, lr}
   16b04:	mov	r4, r0
   16b08:	ldr	r1, [r0, #4]
   16b0c:	str	r3, [r0]
   16b10:	bl	16a68 <fputs@plt+0xd368>
   16b14:	mov	r3, #0
   16b18:	mov	r0, r4
   16b1c:	str	r3, [r4, #4]
   16b20:	bl	49050 <_ZdlPv@@Base>
   16b24:	mov	r0, r4
   16b28:	pop	{r4, pc}
   16b2c:	andeq	fp, r4, r8, lsl pc
   16b30:	cmp	r1, #0
   16b34:	cmpne	r2, #0
   16b38:	push	{r4, r5, r6, r7, r8, lr}
   16b3c:	mov	r6, r2
   16b40:	mov	r5, r1
   16b44:	mov	r7, r3
   16b48:	add	r4, r0, #4
   16b4c:	ble	16bcc <fputs@plt+0xd4cc>
   16b50:	mov	r8, #0
   16b54:	ldr	ip, [r4]
   16b58:	mov	r0, #16
   16b5c:	cmp	ip, #0
   16b60:	beq	16b88 <fputs@plt+0xd488>
   16b64:	ldrb	r1, [ip]
   16b68:	ldrb	r2, [r5]
   16b6c:	cmp	r1, r2
   16b70:	bcs	16bc4 <fputs@plt+0xd4c4>
   16b74:	add	r4, ip, #8
   16b78:	mov	r0, #16
   16b7c:	ldr	ip, [r4]
   16b80:	cmp	ip, #0
   16b84:	bne	16b64 <fputs@plt+0xd464>
   16b88:	bl	49000 <_Znwj@@Base>
   16b8c:	ldrb	r2, [r5]
   16b90:	ldr	r3, [r4]
   16b94:	mov	ip, r0
   16b98:	str	r8, [r0, #4]
   16b9c:	strb	r2, [r0]
   16ba0:	str	r3, [r0, #8]
   16ba4:	str	r8, [r0, #12]
   16ba8:	str	r0, [r4]
   16bac:	subs	r6, r6, #1
   16bb0:	add	r5, r5, #1
   16bb4:	add	r4, ip, #4
   16bb8:	bne	16b54 <fputs@plt+0xd454>
   16bbc:	str	r7, [ip, #12]
   16bc0:	pop	{r4, r5, r6, r7, r8, pc}
   16bc4:	bne	16b88 <fputs@plt+0xd488>
   16bc8:	b	16bac <fputs@plt+0xd4ac>
   16bcc:	movw	r1, #49664	; 0xc200
   16bd0:	movw	r0, #3645	; 0xe3d
   16bd4:	movt	r1, #4
   16bd8:	bl	430dc <fputs@plt+0x399dc>
   16bdc:	b	16b50 <fputs@plt+0xd450>
   16be0:	push	{r4, r5, r6, r7, r8, lr}
   16be4:	mov	r7, r0
   16be8:	ldr	r4, [r0, #4]
   16bec:	mov	r8, r2
   16bf0:	cmp	r4, #0
   16bf4:	cmpne	r2, #0
   16bf8:	pople	{r4, r5, r6, r7, r8, pc}
   16bfc:	mov	r6, r1
   16c00:	mov	r5, #0
   16c04:	add	r5, r5, #1
   16c08:	ldrb	ip, [r6], #1
   16c0c:	b	16c1c <fputs@plt+0xd51c>
   16c10:	ldr	r4, [r4, #8]
   16c14:	cmp	r4, #0
   16c18:	popeq	{r4, r5, r6, r7, r8, pc}
   16c1c:	ldrb	r3, [r4]
   16c20:	cmp	r3, ip
   16c24:	bcc	16c10 <fputs@plt+0xd510>
   16c28:	bne	16c60 <fputs@plt+0xd560>
   16c2c:	ldr	r2, [r4, #12]
   16c30:	cmp	r2, #0
   16c34:	beq	16c4c <fputs@plt+0xd54c>
   16c38:	ldr	r3, [r7]
   16c3c:	mov	r0, r7
   16c40:	mov	r1, r5
   16c44:	ldr	r3, [r3]
   16c48:	blx	r3
   16c4c:	ldr	r4, [r4, #4]
   16c50:	cmp	r4, #0
   16c54:	cmpne	r8, r5
   16c58:	bgt	16c04 <fputs@plt+0xd504>
   16c5c:	pop	{r4, r5, r6, r7, r8, pc}
   16c60:	pop	{r4, r5, r6, r7, r8, pc}
   16c64:	str	r3, [r0]
   16c68:	strh	r2, [r0, #4]
   16c6c:	strh	r1, [r0, #6]
   16c70:	bx	lr
   16c74:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   16c78:	subs	r6, r2, #0
   16c7c:	mov	r9, r0
   16c80:	mov	r8, r1
   16c84:	blt	16cf4 <fputs@plt+0xd5f4>
   16c88:	mov	r4, #0
   16c8c:	mov	r5, r3
   16c90:	mov	r7, r4
   16c94:	b	16ca4 <fputs@plt+0xd5a4>
   16c98:	add	r4, r4, #1
   16c9c:	cmp	r6, r4
   16ca0:	blt	16cdc <fputs@plt+0xd5dc>
   16ca4:	ldr	ip, [r5], #4
   16ca8:	cmp	ip, #0
   16cac:	beq	16c98 <fputs@plt+0xd598>
   16cb0:	mov	r0, #8
   16cb4:	bl	49000 <_Znwj@@Base>
   16cb8:	ldr	r3, [r5, #-4]
   16cbc:	rsb	r2, r4, r6
   16cc0:	add	r4, r4, #1
   16cc4:	cmp	r6, r4
   16cc8:	str	r7, [r0]
   16ccc:	mov	r7, r0
   16cd0:	strh	r2, [r0, #4]
   16cd4:	strh	r3, [r0, #6]
   16cd8:	bge	16ca4 <fputs@plt+0xd5a4>
   16cdc:	mov	r0, r9
   16ce0:	mov	r1, r8
   16ce4:	mov	r2, r6
   16ce8:	mov	r3, r7
   16cec:	pop	{r4, r5, r6, r7, r8, r9, sl, lr}
   16cf0:	b	16b30 <fputs@plt+0xd430>
   16cf4:	mov	r7, #0
   16cf8:	b	16cdc <fputs@plt+0xd5dc>
   16cfc:	push	{r4, r5, r6, r7, r8, r9, lr}
   16d00:	movw	r8, #3232	; 0xca0
   16d04:	movt	r8, #7
   16d08:	mov	r9, r1
   16d0c:	sub	sp, sp, #532	; 0x214
   16d10:	cmp	r3, #0
   16d14:	ldr	r1, [r8]
   16d18:	str	r1, [sp, #524]	; 0x20c
   16d1c:	ble	16e00 <fputs@plt+0xd700>
   16d20:	mov	r7, #0
   16d24:	add	r5, r2, r3
   16d28:	movw	r6, #6380	; 0x18ec
   16d2c:	mov	r3, r7
   16d30:	movt	r6, #7
   16d34:	b	16d54 <fputs@plt+0xd654>
   16d38:	ldrb	r4, [r6, ip]
   16d3c:	add	r1, sp, #528	; 0x210
   16d40:	add	ip, r1, r3
   16d44:	add	r3, r3, #1
   16d48:	strb	r4, [ip, #-524]	; 0xfffffdf4
   16d4c:	cmp	r2, r5
   16d50:	beq	16d98 <fputs@plt+0xd698>
   16d54:	ldrb	ip, [r2], #1
   16d58:	cmp	ip, #45	; 0x2d
   16d5c:	bne	16d38 <fputs@plt+0xd638>
   16d60:	cmp	r3, #0
   16d64:	beq	16d4c <fputs@plt+0xd64c>
   16d68:	cmp	r7, #0
   16d6c:	addeq	r1, sp, #528	; 0x210
   16d70:	beq	16d88 <fputs@plt+0xd688>
   16d74:	add	r0, sp, #528	; 0x210
   16d78:	add	r1, r0, r7
   16d7c:	ldrb	r0, [r1, #-265]	; 0xfffffef7
   16d80:	cmp	r0, r3
   16d84:	beq	16d4c <fputs@plt+0xd64c>
   16d88:	cmp	r2, r5
   16d8c:	strb	r3, [r1, #-264]	; 0xfffffef8
   16d90:	add	r7, r7, #1
   16d94:	bne	16d54 <fputs@plt+0xd654>
   16d98:	cmp	r3, #0
   16d9c:	beq	16e00 <fputs@plt+0xd700>
   16da0:	add	r2, sp, #528	; 0x210
   16da4:	add	r5, r7, #1
   16da8:	add	r3, r2, r3
   16dac:	add	r7, r2, r7
   16db0:	mov	r0, r5
   16db4:	mov	r4, #0
   16db8:	strb	r4, [r3, #-524]	; 0xfffffdf4
   16dbc:	strb	r4, [r7, #-264]	; 0xfffffef8
   16dc0:	bl	958c <_Znaj@plt>
   16dc4:	mov	r2, r5
   16dc8:	add	r1, sp, #264	; 0x108
   16dcc:	mov	r6, r0
   16dd0:	bl	94f0 <memcpy@plt>
   16dd4:	mov	r2, r4
   16dd8:	add	r1, sp, #4
   16ddc:	mov	r0, sp
   16de0:	bl	4a4a0 <_ZdlPv@@Base+0x1450>
   16de4:	mov	r0, r9
   16de8:	mov	r2, r6
   16dec:	ldr	r1, [sp]
   16df0:	bl	b39c <fputs@plt+0x1c9c>
   16df4:	cmp	r0, r4
   16df8:	beq	16e00 <fputs@plt+0xd700>
   16dfc:	bl	961c <_ZdaPv@plt>
   16e00:	ldr	r2, [sp, #524]	; 0x20c
   16e04:	ldr	r3, [r8]
   16e08:	cmp	r2, r3
   16e0c:	bne	16e18 <fputs@plt+0xd718>
   16e10:	add	sp, sp, #532	; 0x214
   16e14:	pop	{r4, r5, r6, r7, r8, r9, pc}
   16e18:	bl	95d4 <__stack_chk_fail@plt>
   16e1c:	cmp	r2, #0
   16e20:	push	{r4, r5, r6, r7, r8, lr}
   16e24:	subge	ip, r3, #4
   16e28:	mov	r7, r0
   16e2c:	addge	r8, r3, r2, lsl #2
   16e30:	movge	r0, #0
   16e34:	blt	16e44 <fputs@plt+0xd744>
   16e38:	str	r0, [ip, #4]!
   16e3c:	cmp	ip, r8
   16e40:	bne	16e38 <fputs@plt+0xd738>
   16e44:	cmp	r2, #1
   16e48:	pople	{r4, r5, r6, r7, r8, pc}
   16e4c:	mov	r6, r3
   16e50:	mov	r5, r1
   16e54:	mov	r4, r2
   16e58:	str	r6, [r7, #8]
   16e5c:	mov	r1, r5
   16e60:	mov	r2, r4
   16e64:	mov	r0, r7
   16e68:	sub	r4, r4, #1
   16e6c:	bl	16be0 <fputs@plt+0xd4e0>
   16e70:	cmp	r4, #1
   16e74:	add	r6, r6, #4
   16e78:	add	r5, r5, #1
   16e7c:	bne	16e58 <fputs@plt+0xd758>
   16e80:	pop	{r4, r5, r6, r7, r8, pc}
   16e84:	push	{r4, r5, r6, lr}
   16e88:	mov	r0, r1
   16e8c:	mov	r4, r1
   16e90:	bl	940c <_IO_getc@plt>
   16e94:	cmp	r0, #94	; 0x5e
   16e98:	popne	{r4, r5, r6, pc}
   16e9c:	mov	r0, r4
   16ea0:	bl	940c <_IO_getc@plt>
   16ea4:	cmp	r0, #94	; 0x5e
   16ea8:	mov	r5, r0
   16eac:	beq	16ed4 <fputs@plt+0xd7d4>
   16eb0:	movw	r1, #18728	; 0x4928
   16eb4:	movt	r1, #7
   16eb8:	movw	r0, #52968	; 0xcee8
   16ebc:	movt	r0, #4
   16ec0:	mov	r2, r1
   16ec4:	mov	r3, r1
   16ec8:	bl	21c14 <fputs@plt+0x18514>
   16ecc:	mov	r0, r5
   16ed0:	pop	{r4, r5, r6, pc}
   16ed4:	mov	r0, r4
   16ed8:	bl	940c <_IO_getc@plt>
   16edc:	mov	r5, r0
   16ee0:	mov	r0, r4
   16ee4:	bl	940c <_IO_getc@plt>
   16ee8:	sub	r3, r5, #48	; 0x30
   16eec:	cmp	r3, #9
   16ef0:	sub	r2, r5, #97	; 0x61
   16ef4:	movhi	ip, #0
   16ef8:	movls	ip, #1
   16efc:	cmp	r3, #9
   16f00:	cmphi	r2, #5
   16f04:	bhi	16f40 <fputs@plt+0xd840>
   16f08:	sub	r2, r0, #48	; 0x30
   16f0c:	sub	r1, r0, #97	; 0x61
   16f10:	cmp	r2, #9
   16f14:	movhi	r6, #0
   16f18:	movls	r6, #1
   16f1c:	cmp	r2, #9
   16f20:	cmphi	r1, #5
   16f24:	bhi	16f40 <fputs@plt+0xd840>
   16f28:	cmp	ip, #0
   16f2c:	subeq	r3, r5, #87	; 0x57
   16f30:	cmp	r6, #0
   16f34:	subeq	r2, r0, #87	; 0x57
   16f38:	add	r0, r2, r3, lsl #4
   16f3c:	pop	{r4, r5, r6, pc}
   16f40:	mov	r1, r4
   16f44:	bl	946c <ungetc@plt>
   16f48:	cmp	r5, #63	; 0x3f
   16f4c:	bhi	16f58 <fputs@plt+0xd858>
   16f50:	add	r0, r5, #64	; 0x40
   16f54:	pop	{r4, r5, r6, pc}
   16f58:	sub	r0, r5, #64	; 0x40
   16f5c:	cmp	r0, #63	; 0x3f
   16f60:	popls	{r4, r5, r6, pc}
   16f64:	b	16eb0 <fputs@plt+0xd7b0>
   16f68:	movw	ip, #3232	; 0xca0
   16f6c:	movt	ip, #7
   16f70:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   16f74:	subs	r4, r2, #0
   16f78:	sub	sp, sp, #1344	; 0x540
   16f7c:	ldr	r2, [ip]
   16f80:	sub	sp, sp, #12
   16f84:	mov	r5, r1
   16f88:	mov	r8, r0
   16f8c:	str	ip, [sp, #32]
   16f90:	str	r3, [sp, #36]	; 0x24
   16f94:	str	r2, [sp, #1348]	; 0x544
   16f98:	beq	17530 <fputs@plt+0xde30>
   16f9c:	add	r4, sp, #1088	; 0x440
   16fa0:	add	r1, sp, #1344	; 0x540
   16fa4:	add	r4, r4, #4
   16fa8:	add	r1, r1, #3
   16fac:	sub	r3, r4, #1
   16fb0:	mov	r2, #0
   16fb4:	strb	r2, [r3, #1]!
   16fb8:	cmp	r3, r1
   16fbc:	mov	sl, #0
   16fc0:	bne	16fb4 <fputs@plt+0xd8b4>
   16fc4:	bl	96e8 <__errno_location@plt>
   16fc8:	movw	r3, #45472	; 0xb1a0
   16fcc:	movt	r3, #6
   16fd0:	add	r2, sp, #44	; 0x2c
   16fd4:	mov	r1, r5
   16fd8:	str	sl, [sp, #44]	; 0x2c
   16fdc:	str	sl, [r0]
   16fe0:	ldr	r0, [r3]
   16fe4:	bl	49658 <_ZdlPv@@Base+0x608>
   16fe8:	subs	r7, r0, #0
   16fec:	beq	17540 <fputs@plt+0xde40>
   16ff0:	mov	r0, r8
   16ff4:	mov	r1, r7
   16ff8:	str	sl, [sp]
   16ffc:	movw	fp, #6380	; 0x18ec
   17000:	str	sl, [sp, #4]
   17004:	bl	16e84 <fputs@plt+0xd784>
   17008:	ldr	sl, [sp]
   1700c:	movt	fp, #7
   17010:	movw	r9, #16928	; 0x4220
   17014:	movt	r9, #7
   17018:	movw	ip, #53044	; 0xcf34
   1701c:	movt	ip, #4
   17020:	str	sl, [sp, #20]
   17024:	str	sl, [sp, #12]
   17028:	str	sl, [sp, #16]
   1702c:	str	sl, [sp, #8]
   17030:	mov	sl, fp
   17034:	str	ip, [sp, #24]
   17038:	movw	ip, #53032	; 0xcf28
   1703c:	movt	ip, #4
   17040:	str	ip, [sp, #28]
   17044:	mov	r5, r0
   17048:	cmp	r5, #37	; 0x25
   1704c:	beq	17080 <fputs@plt+0xd980>
   17050:	cmn	r5, #1
   17054:	beq	170a0 <fputs@plt+0xd9a0>
   17058:	uxtb	r3, r5
   1705c:	ldrb	r6, [r9, r3]
   17060:	cmp	r6, #0
   17064:	beq	170d4 <fputs@plt+0xd9d4>
   17068:	mov	r0, r8
   1706c:	mov	r1, r7
   17070:	bl	16e84 <fputs@plt+0xd784>
   17074:	mov	r5, r0
   17078:	cmp	r5, #37	; 0x25
   1707c:	bne	17050 <fputs@plt+0xd950>
   17080:	mov	r0, r7
   17084:	bl	940c <_IO_getc@plt>
   17088:	cmp	r0, #10
   1708c:	cmnne	r0, #1
   17090:	bne	17080 <fputs@plt+0xd980>
   17094:	mov	r5, r0
   17098:	cmn	r5, #1
   1709c:	bne	17058 <fputs@plt+0xd958>
   170a0:	ldm	sp, {ip, lr}
   170a4:	orrs	r3, ip, lr
   170a8:	bne	174d8 <fputs@plt+0xddd8>
   170ac:	mov	r0, r7
   170b0:	str	r3, [sp, #4]
   170b4:	bl	93c4 <rewind@plt>
   170b8:	mov	r0, r8
   170bc:	mov	r1, r7
   170c0:	bl	16e84 <fputs@plt+0xd784>
   170c4:	mov	ip, #1
   170c8:	str	ip, [sp]
   170cc:	mov	r5, r0
   170d0:	b	17048 <fputs@plt+0xd948>
   170d4:	cmp	r5, #125	; 0x7d
   170d8:	cmpne	r5, #123	; 0x7b
   170dc:	str	r6, [sp, #64]	; 0x40
   170e0:	moveq	r2, #0
   170e4:	movne	r2, #1
   170e8:	bne	17114 <fputs@plt+0xda14>
   170ec:	ldr	ip, [sp]
   170f0:	cmp	ip, #0
   170f4:	movne	r6, r2
   170f8:	beq	172b4 <fputs@plt+0xdbb4>
   170fc:	cmp	r5, #123	; 0x7b
   17100:	cmpne	r5, #125	; 0x7d
   17104:	beq	17324 <fputs@plt+0xdc24>
   17108:	cmp	r6, #0
   1710c:	bne	171fc <fputs@plt+0xdafc>
   17110:	b	17048 <fputs@plt+0xd948>
   17114:	movw	fp, #16416	; 0x4020
   17118:	movt	fp, #7
   1711c:	mov	r0, r5
   17120:	ldrb	r3, [fp, r3]
   17124:	cmp	r3, #0
   17128:	beq	17250 <fputs@plt+0xdb50>
   1712c:	add	lr, sp, #1344	; 0x540
   17130:	sub	r0, r0, #48	; 0x30
   17134:	add	lr, lr, #8
   17138:	add	r3, lr, r6, lsl #2
   1713c:	str	r0, [r3, #-1288]	; 0xfffffaf8
   17140:	mov	r0, r8
   17144:	mov	r1, r7
   17148:	bl	16e84 <fputs@plt+0xd784>
   1714c:	cmp	r6, #255	; 0xff
   17150:	movgt	r3, #0
   17154:	movle	r3, #1
   17158:	cmn	r0, #1
   1715c:	moveq	r3, #0
   17160:	cmp	r3, #0
   17164:	beq	1718c <fputs@plt+0xda8c>
   17168:	uxtb	r3, r0
   1716c:	ldrb	r2, [r9, r3]
   17170:	cmp	r2, #0
   17174:	bne	1718c <fputs@plt+0xda8c>
   17178:	cmp	r0, #123	; 0x7b
   1717c:	cmpne	r0, #37	; 0x25
   17180:	beq	1718c <fputs@plt+0xda8c>
   17184:	cmp	r0, #125	; 0x7d
   17188:	bne	17120 <fputs@plt+0xda20>
   1718c:	ldr	ip, [sp]
   17190:	mov	r5, r0
   17194:	cmp	ip, #0
   17198:	bne	170fc <fputs@plt+0xd9fc>
   1719c:	cmp	r6, #8
   171a0:	ble	172b8 <fputs@plt+0xdbb8>
   171a4:	sub	r0, r6, #9
   171a8:	movw	r1, #53032	; 0xcf28
   171ac:	add	r0, r4, r0
   171b0:	movt	r1, #4
   171b4:	mov	r2, #9
   171b8:	bl	9688 <strncmp@plt>
   171bc:	cmp	r0, #0
   171c0:	bne	17338 <fputs@plt+0xdc38>
   171c4:	uxtb	r3, r5
   171c8:	ldrb	r3, [r9, r3]
   171cc:	cmp	r3, #0
   171d0:	beq	171f4 <fputs@plt+0xdaf4>
   171d4:	mov	r0, r8
   171d8:	mov	r1, r7
   171dc:	bl	16e84 <fputs@plt+0xd784>
   171e0:	uxtb	r3, r0
   171e4:	ldrb	r3, [r9, r3]
   171e8:	cmp	r3, #0
   171ec:	bne	171d4 <fputs@plt+0xdad4>
   171f0:	mov	r5, r0
   171f4:	cmp	r5, #123	; 0x7b
   171f8:	beq	17440 <fputs@plt+0xdd40>
   171fc:	ldr	ip, [sp, #8]
   17200:	ldr	lr, [sp, #16]
   17204:	orr	r3, ip, lr
   17208:	ldr	ip, [sp]
   1720c:	orrs	r2, r3, ip
   17210:	beq	17274 <fputs@plt+0xdb74>
   17214:	mov	r3, #0
   17218:	ldrb	r2, [r4, r3]
   1721c:	ldrb	r2, [sl, r2]
   17220:	strb	r2, [r4, r3]
   17224:	add	r3, r3, #1
   17228:	cmp	r6, r3
   1722c:	bgt	17218 <fputs@plt+0xdb18>
   17230:	mov	r2, r6
   17234:	add	r3, sp, #64	; 0x40
   17238:	mov	r0, r8
   1723c:	mov	r1, r4
   17240:	mov	ip, #0
   17244:	str	ip, [sp, #16]
   17248:	bl	16c74 <fputs@plt+0xd574>
   1724c:	b	17048 <fputs@plt+0xd948>
   17250:	add	r2, r6, #1
   17254:	add	r1, sp, #1344	; 0x540
   17258:	add	r1, r1, #8
   1725c:	add	ip, r1, r6
   17260:	add	r1, r1, r2, lsl #2
   17264:	mov	r6, r2
   17268:	strb	r0, [ip, #-260]	; 0xfffffefc
   1726c:	str	r3, [r1, #-1288]	; 0xfffffaf8
   17270:	b	17140 <fputs@plt+0xda40>
   17274:	ldr	ip, [sp, #20]
   17278:	ldr	lr, [sp, #12]
   1727c:	orrs	r3, ip, lr
   17280:	streq	r3, [sp]
   17284:	streq	r3, [sp, #20]
   17288:	streq	r3, [sp, #12]
   1728c:	beq	17048 <fputs@plt+0xd948>
   17290:	str	r2, [sp]
   17294:	mov	r3, r6
   17298:	ldr	ip, [sp]
   1729c:	mov	r0, r8
   172a0:	ldr	r1, [sp, #36]	; 0x24
   172a4:	mov	r2, r4
   172a8:	str	ip, [sp, #20]
   172ac:	bl	16cfc <fputs@plt+0xd5fc>
   172b0:	b	17048 <fputs@plt+0xd948>
   172b4:	ldr	r6, [sp]
   172b8:	movw	r1, #53192	; 0xcfc8
   172bc:	mov	r0, r4
   172c0:	movt	r1, #4
   172c4:	bl	9574 <strstr@plt>
   172c8:	cmp	r0, #0
   172cc:	bne	17488 <fputs@plt+0xdd88>
   172d0:	cmp	r5, #125	; 0x7d
   172d4:	beq	173e0 <fputs@plt+0xdce0>
   172d8:	cmp	r5, #123	; 0x7b
   172dc:	bne	17108 <fputs@plt+0xda08>
   172e0:	ldr	ip, [sp, #12]
   172e4:	ldr	lr, [sp, #8]
   172e8:	orrs	ip, ip, lr
   172ec:	beq	17324 <fputs@plt+0xdc24>
   172f0:	ldr	ip, [sp, #28]
   172f4:	cmp	lr, #0
   172f8:	ldr	r1, [sp, #24]
   172fc:	add	r0, sp, #48	; 0x30
   17300:	movne	r1, ip
   17304:	bl	440a0 <fputs@plt+0x3a9a0>
   17308:	movw	r2, #18728	; 0x4928
   1730c:	movt	r2, #7
   17310:	movw	r0, #53240	; 0xcff8
   17314:	add	r1, sp, #48	; 0x30
   17318:	movt	r0, #4
   1731c:	mov	r3, r2
   17320:	bl	21c14 <fputs@plt+0x18514>
   17324:	mov	r0, r8
   17328:	mov	r1, r7
   1732c:	bl	16e84 <fputs@plt+0xd784>
   17330:	mov	r5, r0
   17334:	b	17108 <fputs@plt+0xda08>
   17338:	cmp	r6, #11
   1733c:	ble	172b8 <fputs@plt+0xdbb8>
   17340:	sub	r0, r6, #12
   17344:	movw	r1, #53044	; 0xcf34
   17348:	add	r0, r4, r0
   1734c:	movt	r1, #4
   17350:	mov	r2, #12
   17354:	bl	9688 <strncmp@plt>
   17358:	cmp	r0, #0
   1735c:	bne	172b8 <fputs@plt+0xdbb8>
   17360:	uxtb	r3, r5
   17364:	ldrb	r3, [r9, r3]
   17368:	cmp	r3, #0
   1736c:	beq	17390 <fputs@plt+0xdc90>
   17370:	mov	r0, r8
   17374:	mov	r1, r7
   17378:	bl	16e84 <fputs@plt+0xd784>
   1737c:	uxtb	r3, r0
   17380:	ldrb	r3, [r9, r3]
   17384:	cmp	r3, #0
   17388:	bne	17370 <fputs@plt+0xdc70>
   1738c:	mov	r5, r0
   17390:	cmp	r5, #123	; 0x7b
   17394:	bne	171fc <fputs@plt+0xdafc>
   17398:	ldr	ip, [sp, #12]
   1739c:	ldr	lr, [sp, #8]
   173a0:	orrs	ip, ip, lr
   173a4:	beq	17520 <fputs@plt+0xde20>
   173a8:	ldr	ip, [sp, #28]
   173ac:	cmp	lr, #0
   173b0:	ldr	r1, [sp, #24]
   173b4:	add	r0, sp, #48	; 0x30
   173b8:	movne	r1, ip
   173bc:	bl	440a0 <fputs@plt+0x3a9a0>
   173c0:	movw	r2, #18728	; 0x4928
   173c4:	movt	r2, #7
   173c8:	add	r1, sp, #48	; 0x30
   173cc:	movw	r0, #53148	; 0xcf9c
   173d0:	movt	r0, #4
   173d4:	mov	r3, r2
   173d8:	bl	21c14 <fputs@plt+0x18514>
   173dc:	b	17068 <fputs@plt+0xd968>
   173e0:	ldr	ip, [sp, #8]
   173e4:	cmp	ip, #0
   173e8:	beq	17418 <fputs@plt+0xdd18>
   173ec:	ldr	ip, [sp, #16]
   173f0:	cmp	r6, #0
   173f4:	movne	ip, #1
   173f8:	str	ip, [sp, #16]
   173fc:	mov	r0, r8
   17400:	mov	r1, r7
   17404:	bl	16e84 <fputs@plt+0xd784>
   17408:	mov	ip, #0
   1740c:	str	ip, [sp, #8]
   17410:	mov	r5, r0
   17414:	b	17108 <fputs@plt+0xda08>
   17418:	ldr	ip, [sp, #12]
   1741c:	cmp	ip, #0
   17420:	beq	173fc <fputs@plt+0xdcfc>
   17424:	ldr	ip, [sp, #20]
   17428:	cmp	r6, #0
   1742c:	movne	ip, #1
   17430:	str	ip, [sp, #20]
   17434:	ldr	ip, [sp, #8]
   17438:	str	ip, [sp, #12]
   1743c:	b	173fc <fputs@plt+0xdcfc>
   17440:	ldr	ip, [sp, #12]
   17444:	ldr	lr, [sp, #8]
   17448:	orrs	ip, ip, lr
   1744c:	beq	17510 <fputs@plt+0xde10>
   17450:	ldr	ip, [sp, #28]
   17454:	cmp	lr, #0
   17458:	ldr	r1, [sp, #24]
   1745c:	add	r0, sp, #48	; 0x30
   17460:	movne	r1, ip
   17464:	bl	440a0 <fputs@plt+0x3a9a0>
   17468:	movw	r2, #18728	; 0x4928
   1746c:	movt	r2, #7
   17470:	add	r1, sp, #48	; 0x30
   17474:	movw	r0, #53104	; 0xcf70
   17478:	movt	r0, #4
   1747c:	mov	r3, r2
   17480:	bl	21c14 <fputs@plt+0x18514>
   17484:	b	17068 <fputs@plt+0xd968>
   17488:	ldr	ip, [sp, #8]
   1748c:	ldr	lr, [sp, #12]
   17490:	orrs	ip, ip, lr
   17494:	beq	174d8 <fputs@plt+0xddd8>
   17498:	ldr	ip, [sp, #8]
   1749c:	movw	r3, #53032	; 0xcf28
   174a0:	movt	r3, #4
   174a4:	movw	r1, #53044	; 0xcf34
   174a8:	cmp	ip, #0
   174ac:	movt	r1, #4
   174b0:	add	r0, sp, #48	; 0x30
   174b4:	movne	r1, r3
   174b8:	bl	440a0 <fputs@plt+0x3a9a0>
   174bc:	movw	r2, #18728	; 0x4928
   174c0:	movt	r2, #7
   174c4:	movw	r0, #53204	; 0xcfd4
   174c8:	add	r1, sp, #48	; 0x30
   174cc:	movt	r0, #4
   174d0:	mov	r3, r2
   174d4:	bl	21c14 <fputs@plt+0x18514>
   174d8:	mov	r0, r7
   174dc:	bl	93dc <fclose@plt>
   174e0:	ldr	r0, [sp, #44]	; 0x2c
   174e4:	cmp	r0, #0
   174e8:	beq	174f0 <fputs@plt+0xddf0>
   174ec:	bl	961c <_ZdaPv@plt>
   174f0:	ldr	ip, [sp, #32]
   174f4:	ldr	r2, [sp, #1348]	; 0x544
   174f8:	ldr	r3, [ip]
   174fc:	cmp	r2, r3
   17500:	bne	1756c <fputs@plt+0xde6c>
   17504:	add	sp, sp, #1344	; 0x540
   17508:	add	sp, sp, #12
   1750c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   17510:	mov	ip, #1
   17514:	str	ip, [sp, #4]
   17518:	str	ip, [sp, #8]
   1751c:	b	17068 <fputs@plt+0xd968>
   17520:	mov	ip, #1
   17524:	str	ip, [sp, #4]
   17528:	str	ip, [sp, #12]
   1752c:	b	17068 <fputs@plt+0xd968>
   17530:	ldr	r1, [r0, #4]
   17534:	bl	16a68 <fputs@plt+0xd368>
   17538:	str	r4, [r8, #4]
   1753c:	b	16f9c <fputs@plt+0xd89c>
   17540:	mov	r1, r5
   17544:	add	r0, sp, #48	; 0x30
   17548:	bl	440a0 <fputs@plt+0x3a9a0>
   1754c:	movw	r2, #18728	; 0x4928
   17550:	movt	r2, #7
   17554:	add	r1, sp, #48	; 0x30
   17558:	movw	r0, #53060	; 0xcf44
   1755c:	movt	r0, #4
   17560:	mov	r3, r2
   17564:	bl	21c14 <fputs@plt+0x18514>
   17568:	b	174f0 <fputs@plt+0xddf0>
   1756c:	bl	95d4 <__stack_chk_fail@plt>
   17570:	push	{r4, lr}
   17574:	mov	r4, r0
   17578:	mov	r0, #1
   1757c:	bl	263bc <fputs@plt+0x1ccbc>
   17580:	subs	r1, r0, #0
   17584:	beq	175ac <fputs@plt+0xdeac>
   17588:	movw	r3, #3424	; 0xd60
   1758c:	movt	r3, #7
   17590:	ldr	r3, [r3, #4]
   17594:	cmp	r3, #0
   17598:	beq	175b4 <fputs@plt+0xdeb4>
   1759c:	add	r0, r3, #40	; 0x28
   175a0:	mov	r2, r4
   175a4:	add	r3, r3, #8
   175a8:	bl	16f68 <fputs@plt+0xd868>
   175ac:	pop	{r4, lr}
   175b0:	b	27424 <fputs@plt+0x1dd24>
   175b4:	movw	r1, #18728	; 0x4928
   175b8:	movt	r1, #7
   175bc:	movw	r0, #49488	; 0xc150
   175c0:	movt	r0, #4
   175c4:	mov	r2, r1
   175c8:	mov	r3, r1
   175cc:	bl	21c14 <fputs@plt+0x18514>
   175d0:	b	175ac <fputs@plt+0xdeac>
   175d4:	mov	r0, #1
   175d8:	b	17570 <fputs@plt+0xde70>
   175dc:	mov	r0, #0
   175e0:	b	17570 <fputs@plt+0xde70>
   175e4:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   175e8:	movw	fp, #3424	; 0xd60
   175ec:	movt	fp, #7
   175f0:	movw	sl, #3232	; 0xca0
   175f4:	movt	sl, #7
   175f8:	sub	sp, sp, #1312	; 0x520
   175fc:	ldr	r3, [fp, #4]
   17600:	sub	sp, sp, #12
   17604:	ldr	r2, [sl]
   17608:	mov	r4, r0
   1760c:	cmp	r3, #0
   17610:	str	r1, [sp, #8]
   17614:	str	r2, [sp, #1316]	; 0x524
   17618:	beq	17650 <fputs@plt+0xdf50>
   1761c:	cmp	r0, #0
   17620:	beq	17650 <fputs@plt+0xdf50>
   17624:	add	r8, sp, #1056	; 0x420
   17628:	add	r3, sp, #20
   1762c:	add	r2, r8, #1
   17630:	str	r3, [sp, #12]
   17634:	str	r2, [sp, #4]
   17638:	ldrb	r3, [r4, #2]
   1763c:	cmp	r3, #0
   17640:	bne	1766c <fputs@plt+0xdf6c>
   17644:	ldr	r4, [r4, #4]
   17648:	cmp	r4, #0
   1764c:	bne	17638 <fputs@plt+0xdf38>
   17650:	ldr	r2, [sp, #1316]	; 0x524
   17654:	ldr	r3, [sl]
   17658:	cmp	r2, r3
   1765c:	bne	177b4 <fputs@plt+0xe0b4>
   17660:	add	sp, sp, #1312	; 0x520
   17664:	add	sp, sp, #12
   17668:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1766c:	mov	r6, r4
   17670:	mov	r7, #0
   17674:	b	17688 <fputs@plt+0xdf88>
   17678:	ldrb	r3, [r6, #2]
   1767c:	cmp	r3, #0
   17680:	beq	176b0 <fputs@plt+0xdfb0>
   17684:	mov	r7, r5
   17688:	add	r5, r7, #1
   1768c:	cmp	r5, #255	; 0xff
   17690:	strb	r3, [r8, r5]
   17694:	ldr	r6, [r6, #4]
   17698:	movgt	r3, #0
   1769c:	movle	r3, #1
   176a0:	cmp	r6, #0
   176a4:	moveq	r3, #0
   176a8:	cmp	r3, #0
   176ac:	bne	17678 <fputs@plt+0xdf78>
   176b0:	cmp	r5, #2
   176b4:	ble	17710 <fputs@plt+0xe010>
   176b8:	add	lr, sp, #1312	; 0x520
   176bc:	ldr	r0, [fp, #4]
   176c0:	add	lr, lr, #8
   176c4:	mov	r2, #0
   176c8:	add	r3, lr, r5
   176cc:	ldr	r1, [sp, #4]
   176d0:	add	r0, r0, #8
   176d4:	strb	r2, [r3, #-263]	; 0xfffffef9
   176d8:	bl	b56c <fputs@plt+0x1e6c>
   176dc:	subs	r9, r0, #0
   176e0:	beq	17720 <fputs@plt+0xe020>
   176e4:	mov	r3, #1
   176e8:	mov	r1, #0
   176ec:	mov	r0, r3
   176f0:	ldrb	r2, [r9, r1]
   176f4:	cmp	r2, r3
   176f8:	strbeq	r0, [r4]
   176fc:	ldr	r4, [r4, #4]
   17700:	addeq	r1, r1, #1
   17704:	add	r3, r3, #1
   17708:	cmp	r4, #0
   1770c:	bne	176f0 <fputs@plt+0xdff0>
   17710:	cmp	r6, #0
   17714:	beq	17650 <fputs@plt+0xdf50>
   17718:	mov	r4, r6
   1771c:	b	17638 <fputs@plt+0xdf38>
   17720:	movw	r3, #3424	; 0xd60
   17724:	add	lr, sp, #1312	; 0x520
   17728:	movt	r3, #7
   1772c:	add	lr, lr, #8
   17730:	mov	ip, #46	; 0x2e
   17734:	add	r2, r7, #3
   17738:	ldr	r0, [r3, #4]
   1773c:	add	r3, lr, r7
   17740:	mov	r1, r8
   17744:	strb	ip, [r3, #-262]	; 0xfffffefa
   17748:	add	r0, r0, #40	; 0x28
   1774c:	ldr	r3, [sp, #12]
   17750:	strb	ip, [sp, #1056]	; 0x420
   17754:	bl	16e1c <fputs@plt+0xd71c>
   17758:	ldr	r2, [sp, #8]
   1775c:	ldr	r3, [sp, #8]
   17760:	tst	r2, #8
   17764:	strne	r9, [sp, #32]
   17768:	tst	r3, #4
   1776c:	str	r9, [sp, #28]
   17770:	movne	r5, r7
   17774:	cmp	r5, #2
   17778:	ble	17710 <fputs@plt+0xe010>
   1777c:	add	r1, sp, #28
   17780:	mov	r2, #0
   17784:	mov	r3, #2
   17788:	mov	r0, #1
   1778c:	b	17794 <fputs@plt+0xe094>
   17790:	ldr	r2, [r1, #4]!
   17794:	tst	r2, #1
   17798:	strbne	r0, [r4]
   1779c:	ldr	r4, [r4, #4]
   177a0:	add	r3, r3, #1
   177a4:	cmp	r4, #0
   177a8:	cmpne	r5, r3
   177ac:	bgt	17790 <fputs@plt+0xe090>
   177b0:	b	17710 <fputs@plt+0xe010>
   177b4:	bl	95d4 <__stack_chk_fail@plt>
   177b8:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   177bc:	movw	sl, #3232	; 0xca0
   177c0:	movt	sl, #7
   177c4:	mov	fp, r0
   177c8:	ldr	r0, [r0, #164]	; 0xa4
   177cc:	sub	sp, sp, #20
   177d0:	ldr	r3, [sl]
   177d4:	mov	r5, r1
   177d8:	cmp	r0, #0
   177dc:	str	r3, [sp, #12]
   177e0:	beq	17a30 <fputs@plt+0xe330>
   177e4:	ldr	r3, [r0]
   177e8:	ldr	r3, [r3, #132]	; 0x84
   177ec:	blx	r3
   177f0:	cmp	r5, #0
   177f4:	addne	r8, fp, #164	; 0xa4
   177f8:	mov	r4, r0
   177fc:	bne	1784c <fputs@plt+0xe14c>
   17800:	ldr	r3, [fp, #164]	; 0xa4
   17804:	add	r8, r3, #4
   17808:	ldr	r3, [r3, #4]
   1780c:	cmp	r3, #0
   17810:	bne	17830 <fputs@plt+0xe130>
   17814:	b	179c4 <fputs@plt+0xe2c4>
   17818:	ldr	r3, [r8]
   1781c:	add	r8, r3, #4
   17820:	ldr	r3, [r3, #4]
   17824:	cmp	r3, #0
   17828:	beq	179c4 <fputs@plt+0xe2c4>
   1782c:	mov	r4, r0
   17830:	ldr	r2, [r3]
   17834:	mov	r0, r3
   17838:	ldr	r3, [r2, #132]	; 0x84
   1783c:	blx	r3
   17840:	cmp	r0, #0
   17844:	cmpeq	r4, #1
   17848:	bne	17818 <fputs@plt+0xe118>
   1784c:	ldr	r5, [r8]
   17850:	cmp	r5, #0
   17854:	beq	179c4 <fputs@plt+0xe2c4>
   17858:	ldr	r5, [r5, #4]
   1785c:	cmp	r5, #0
   17860:	beq	179dc <fputs@plt+0xe2dc>
   17864:	ldr	r3, [r5]
   17868:	mov	r0, r5
   1786c:	ldr	r3, [r3, #132]	; 0x84
   17870:	blx	r3
   17874:	cmp	r0, #0
   17878:	beq	17858 <fputs@plt+0xe158>
   1787c:	ldr	r3, [r5]
   17880:	mov	r0, r5
   17884:	ldr	r3, [r3, #132]	; 0x84
   17888:	blx	r3
   1788c:	subs	r3, r0, #2
   17890:	rsbs	r9, r3, #0
   17894:	adcs	r9, r9, r3
   17898:	mov	r1, #0
   1789c:	str	r1, [sp, #4]
   178a0:	ldr	r4, [r8]
   178a4:	str	r1, [sp, #8]
   178a8:	cmp	r5, r4
   178ac:	beq	17a24 <fputs@plt+0xe324>
   178b0:	mov	r7, r1
   178b4:	b	178c0 <fputs@plt+0xe1c0>
   178b8:	mov	r7, r4
   178bc:	mov	r4, r6
   178c0:	ldr	r3, [r4]
   178c4:	mov	r0, r4
   178c8:	add	r2, sp, #8
   178cc:	ldr	r3, [r3, #92]	; 0x5c
   178d0:	blx	r3
   178d4:	ldr	r6, [r4, #4]
   178d8:	str	r7, [r4, #4]
   178dc:	cmp	r5, r6
   178e0:	mov	r1, r0
   178e4:	str	r0, [sp, #4]
   178e8:	bne	178b8 <fputs@plt+0xe1b8>
   178ec:	cmp	r9, #0
   178f0:	bne	17980 <fputs@plt+0xe280>
   178f4:	ldr	r3, [sp, #4]
   178f8:	cmp	r3, #0
   178fc:	beq	17948 <fputs@plt+0xe248>
   17900:	mov	ip, #1
   17904:	mov	r1, r9
   17908:	b	1792c <fputs@plt+0xe22c>
   1790c:	cmp	r2, #0
   17910:	beq	17938 <fputs@plt+0xe238>
   17914:	ldrb	r0, [r2, #2]
   17918:	cmp	r0, #0
   1791c:	beq	17938 <fputs@plt+0xe238>
   17920:	ldrb	r9, [r3, #2]
   17924:	strb	ip, [r3, #1]
   17928:	mov	r3, r2
   1792c:	cmp	r9, #0
   17930:	ldr	r2, [r3, #4]
   17934:	bne	1790c <fputs@plt+0xe20c>
   17938:	cmp	r2, #0
   1793c:	strb	r1, [r3, #1]
   17940:	ldrb	r9, [r3, #2]
   17944:	bne	17928 <fputs@plt+0xe228>
   17948:	ldr	r3, [fp, #284]	; 0x11c
   1794c:	cmp	r3, #0
   17950:	beq	17980 <fputs@plt+0xe280>
   17954:	tst	r3, #2
   17958:	bne	179e4 <fputs@plt+0xe2e4>
   1795c:	ldr	r3, [sp, #8]
   17960:	cmp	r3, #3
   17964:	movle	r3, #0
   17968:	movgt	r3, #1
   1796c:	cmp	r3, #0
   17970:	beq	17980 <fputs@plt+0xe280>
   17974:	ldr	r1, [fp, #284]	; 0x11c
   17978:	ldr	r0, [sp, #4]
   1797c:	bl	175e4 <fputs@plt+0xdee4>
   17980:	cmp	r4, #0
   17984:	beq	179c0 <fputs@plt+0xe2c0>
   17988:	mov	r7, #0
   1798c:	b	17994 <fputs@plt+0xe294>
   17990:	mov	r4, r5
   17994:	ldr	r3, [r4]
   17998:	mov	r1, r6
   1799c:	ldr	r5, [r4, #4]
   179a0:	mov	r0, r4
   179a4:	str	r7, [r4, #4]
   179a8:	add	r2, sp, #4
   179ac:	ldr	r3, [r3, #88]	; 0x58
   179b0:	blx	r3
   179b4:	cmp	r5, #0
   179b8:	mov	r6, r0
   179bc:	bne	17990 <fputs@plt+0xe290>
   179c0:	str	r6, [r8]
   179c4:	ldr	r2, [sp, #12]
   179c8:	ldr	r3, [sl]
   179cc:	cmp	r2, r3
   179d0:	bne	17a48 <fputs@plt+0xe348>
   179d4:	add	sp, sp, #20
   179d8:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   179dc:	mov	r9, r5
   179e0:	b	17898 <fputs@plt+0xe198>
   179e4:	movw	r3, #3364	; 0xd24
   179e8:	movt	r3, #7
   179ec:	ldr	r0, [r3]
   179f0:	ldr	r3, [r0]
   179f4:	ldr	r3, [r3, #24]
   179f8:	blx	r3
   179fc:	ldr	r2, [fp, #112]	; 0x70
   17a00:	ldr	r3, [fp, #104]	; 0x68
   17a04:	cmp	r2, #1
   17a08:	ldr	r1, [fp, #96]	; 0x60
   17a0c:	subgt	r2, r2, #1
   17a10:	mlagt	r3, r1, r2, r3
   17a14:	add	r3, r1, r3
   17a18:	cmp	r3, r0
   17a1c:	blt	1795c <fputs@plt+0xe25c>
   17a20:	b	17980 <fputs@plt+0xe280>
   17a24:	mov	r6, r4
   17a28:	mov	r4, r1
   17a2c:	b	178ec <fputs@plt+0xe1ec>
   17a30:	movw	r0, #1980	; 0x7bc
   17a34:	movw	r1, #49664	; 0xc200
   17a38:	movt	r1, #4
   17a3c:	bl	430dc <fputs@plt+0x399dc>
   17a40:	ldr	r0, [fp, #164]	; 0xa4
   17a44:	b	177e4 <fputs@plt+0xe0e4>
   17a48:	bl	95d4 <__stack_chk_fail@plt>
   17a4c:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   17a50:	movw	r8, #3232	; 0xca0
   17a54:	sub	sp, sp, #60	; 0x3c
   17a58:	movt	r8, #7
   17a5c:	ldr	r3, [r0, #72]	; 0x48
   17a60:	mov	r4, r0
   17a64:	str	r2, [sp, #16]
   17a68:	mov	r9, r1
   17a6c:	ldr	r2, [r8]
   17a70:	cmp	r3, #0
   17a74:	ldr	sl, [r0, #84]	; 0x54
   17a78:	str	r2, [sp, #52]	; 0x34
   17a7c:	beq	17d1c <fputs@plt+0xe61c>
   17a80:	ldr	r3, [r0, #200]	; 0xc8
   17a84:	cmp	r3, #0
   17a88:	bne	17d1c <fputs@plt+0xe61c>
   17a8c:	ldr	r3, [r0, #216]	; 0xd8
   17a90:	cmp	r3, #0
   17a94:	bne	17d1c <fputs@plt+0xe61c>
   17a98:	ldr	r3, [r0]
   17a9c:	cmp	r3, #0
   17aa0:	bne	17d1c <fputs@plt+0xe61c>
   17aa4:	cmp	sl, #0
   17aa8:	ldr	r0, [r0, #164]	; 0xa4
   17aac:	movw	r3, #15148	; 0x3b2c
   17ab0:	movw	r1, #18728	; 0x4928
   17ab4:	movle	sl, #0
   17ab8:	movgt	sl, #1
   17abc:	cmp	r0, #0
   17ac0:	movt	r3, #7
   17ac4:	movt	r1, #7
   17ac8:	str	r8, [sp, #24]
   17acc:	str	r3, [sp, #20]
   17ad0:	mov	r8, sl
   17ad4:	str	r1, [sp, #28]
   17ad8:	beq	17d18 <fputs@plt+0xe618>
   17adc:	ldr	r3, [sp, #16]
   17ae0:	cmp	r3, #0
   17ae4:	beq	17d34 <fputs@plt+0xe634>
   17ae8:	mov	r0, r4
   17aec:	mov	r1, r9
   17af0:	bl	177b8 <fputs@plt+0xe0b8>
   17af4:	mov	r0, r4
   17af8:	bl	119ac <fputs@plt+0x82ac>
   17afc:	subs	r5, r0, #0
   17b00:	beq	17d18 <fputs@plt+0xe618>
   17b04:	ldr	r7, [r4, #164]	; 0xa4
   17b08:	ldr	r0, [r5, #12]
   17b0c:	cmp	r7, r0
   17b10:	addeq	r7, r4, #164	; 0xa4
   17b14:	bne	17b20 <fputs@plt+0xe420>
   17b18:	b	17b30 <fputs@plt+0xe430>
   17b1c:	mov	r7, r3
   17b20:	ldr	r3, [r7, #4]
   17b24:	cmp	r0, r3
   17b28:	bne	17b1c <fputs@plt+0xe41c>
   17b2c:	add	r7, r7, #4
   17b30:	ldr	ip, [r0]
   17b34:	add	r2, sp, #36	; 0x24
   17b38:	ldr	r1, [r5, #16]
   17b3c:	add	r3, sp, #40	; 0x28
   17b40:	ldr	ip, [ip, #128]	; 0x80
   17b44:	blx	ip
   17b48:	ldr	r3, [r4, #68]	; 0x44
   17b4c:	ldr	r2, [sp, #40]	; 0x28
   17b50:	ldr	r1, [sp, #20]
   17b54:	cmp	r3, #3
   17b58:	ldr	r6, [r1]
   17b5c:	str	r2, [r7]
   17b60:	beq	17d58 <fputs@plt+0xe658>
   17b64:	cmp	r3, #5
   17b68:	beq	17da0 <fputs@plt+0xe6a0>
   17b6c:	cmp	r3, #1
   17b70:	ldr	r3, [r5, #8]
   17b74:	beq	17d84 <fputs@plt+0xe684>
   17b78:	add	r7, sp, #48	; 0x30
   17b7c:	mov	r1, r3
   17b80:	mov	r2, r6
   17b84:	ldr	r0, [sp, #36]	; 0x24
   17b88:	mov	r3, #0
   17b8c:	bl	10abc <fputs@plt+0x73bc>
   17b90:	ldr	r2, [r5, #4]
   17b94:	ldr	r3, [r4, #180]	; 0xb4
   17b98:	mov	r0, r5
   17b9c:	add	r6, r6, r2
   17ba0:	rsb	r3, r6, r3
   17ba4:	str	r3, [r4, #180]	; 0xb4
   17ba8:	ldrb	r3, [r5, #20]
   17bac:	mov	r5, #0
   17bb0:	cmp	r3, #0
   17bb4:	ldrne	r3, [r4, #288]	; 0x120
   17bb8:	addne	r3, r3, #1
   17bbc:	str	r3, [r4, #288]	; 0x120
   17bc0:	bl	49050 <_ZdlPv@@Base>
   17bc4:	mov	r0, r7
   17bc8:	str	r5, [r4, #176]	; 0xb0
   17bcc:	mov	r1, r5
   17bd0:	bl	408ac <fputs@plt+0x371ac>
   17bd4:	ldr	r7, [r4, #164]	; 0xa4
   17bd8:	ldr	r3, [sp, #48]	; 0x30
   17bdc:	cmp	r7, r5
   17be0:	str	r3, [r4, #172]	; 0xac
   17be4:	beq	17dc0 <fputs@plt+0xe6c0>
   17be8:	mov	fp, r5
   17bec:	ldr	r3, [r7]
   17bf0:	mov	r0, r7
   17bf4:	ldr	r3, [r3, #104]	; 0x68
   17bf8:	blx	r3
   17bfc:	cmp	r0, #0
   17c00:	moveq	fp, r7
   17c04:	ldr	r7, [r7, #4]
   17c08:	cmp	r7, #0
   17c0c:	bne	17bec <fputs@plt+0xe4ec>
   17c10:	cmp	fp, #0
   17c14:	ldreq	r5, [r4, #164]	; 0xa4
   17c18:	beq	17dc4 <fputs@plt+0xe6c4>
   17c1c:	ldr	sl, [r4, #164]	; 0xa4
   17c20:	ldr	r5, [fp, #4]
   17c24:	cmp	sl, #0
   17c28:	str	r7, [fp, #4]
   17c2c:	beq	17c74 <fputs@plt+0xe574>
   17c30:	ldr	r3, [sl]
   17c34:	mov	r0, sl
   17c38:	ldr	r3, [r3, #28]
   17c3c:	blx	r3
   17c40:	ldr	r3, [sl]
   17c44:	ldr	r2, [r4, #172]	; 0xac
   17c48:	ldr	r3, [r3, #48]	; 0x30
   17c4c:	add	r0, r2, r0
   17c50:	str	r0, [r4, #172]	; 0xac
   17c54:	mov	r0, sl
   17c58:	blx	r3
   17c5c:	ldr	sl, [sl, #4]
   17c60:	ldr	r3, [r4, #176]	; 0xb0
   17c64:	cmp	sl, #0
   17c68:	add	r0, r3, r0
   17c6c:	str	r0, [r4, #176]	; 0xb0
   17c70:	bne	17c30 <fputs@plt+0xe530>
   17c74:	mov	r3, #0
   17c78:	str	r3, [r4, #240]	; 0xf0
   17c7c:	mov	r2, r6
   17c80:	mov	r0, r4
   17c84:	ldr	r1, [sp, #36]	; 0x24
   17c88:	mov	r3, r8
   17c8c:	bl	11470 <fputs@plt+0x7d70>
   17c90:	cmp	r5, #0
   17c94:	bne	17ca0 <fputs@plt+0xe5a0>
   17c98:	b	17cd8 <fputs@plt+0xe5d8>
   17c9c:	mov	r5, r6
   17ca0:	ldr	r3, [r5]
   17ca4:	mov	r0, r5
   17ca8:	ldr	r6, [r5, #4]
   17cac:	ldr	r3, [r3, #28]
   17cb0:	blx	r3
   17cb4:	ldr	r3, [r5]
   17cb8:	ldr	r2, [r4, #180]	; 0xb4
   17cbc:	ldr	r3, [r3, #4]
   17cc0:	rsb	r2, r0, r2
   17cc4:	mov	r0, r5
   17cc8:	str	r2, [r4, #180]	; 0xb4
   17ccc:	blx	r3
   17cd0:	cmp	r6, #0
   17cd4:	bne	17c9c <fputs@plt+0xe59c>
   17cd8:	ldr	r0, [r4, #164]	; 0xa4
   17cdc:	cmp	r0, #0
   17ce0:	beq	17d18 <fputs@plt+0xe618>
   17ce4:	ldr	r3, [r4, #128]	; 0x80
   17ce8:	cmp	r3, #0
   17cec:	ldrne	r3, [r4, #124]	; 0x7c
   17cf0:	movne	r2, #0
   17cf4:	ldreq	r3, [r4, #120]	; 0x78
   17cf8:	strne	r2, [r4, #128]	; 0x80
   17cfc:	cmp	r0, #0
   17d00:	ldr	r2, [r4, #8]
   17d04:	str	r3, [r4, #132]	; 0x84
   17d08:	ldr	r3, [r4, #132]	; 0x84
   17d0c:	rsb	r3, r3, r2
   17d10:	str	r3, [r4, #136]	; 0x88
   17d14:	bne	17adc <fputs@plt+0xe3dc>
   17d18:	ldr	r8, [sp, #24]
   17d1c:	ldr	r2, [sp, #52]	; 0x34
   17d20:	ldr	r3, [r8]
   17d24:	cmp	r2, r3
   17d28:	bne	17e64 <fputs@plt+0xe764>
   17d2c:	add	sp, sp, #60	; 0x3c
   17d30:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   17d34:	ldr	r3, [r0]
   17d38:	ldr	r3, [r3, #28]
   17d3c:	blx	r3
   17d40:	ldr	r2, [r4, #172]	; 0xac
   17d44:	ldr	r3, [r4, #136]	; 0x88
   17d48:	rsb	r0, r0, r2
   17d4c:	cmp	r0, r3
   17d50:	bgt	17ae8 <fputs@plt+0xe3e8>
   17d54:	b	17d18 <fputs@plt+0xe618>
   17d58:	ldr	r2, [r4, #136]	; 0x88
   17d5c:	mov	r8, #1
   17d60:	ldr	r3, [r5, #4]
   17d64:	add	r7, sp, #48	; 0x30
   17d68:	rsb	r3, r3, r2
   17d6c:	ldr	r2, [r4, #132]	; 0x84
   17d70:	add	r1, r3, r3, lsr #31
   17d74:	ldr	r3, [r5, #8]
   17d78:	add	r2, r2, r1, asr r8
   17d7c:	str	r2, [r4, #132]	; 0x84
   17d80:	b	17b7c <fputs@plt+0xe47c>
   17d84:	cmp	r3, #0
   17d88:	beq	17dd8 <fputs@plt+0xe6d8>
   17d8c:	ldr	r6, [r4, #136]	; 0x88
   17d90:	add	r7, sp, #48	; 0x30
   17d94:	ldr	r2, [r5, #4]
   17d98:	rsb	r6, r2, r6
   17d9c:	b	17b7c <fputs@plt+0xe47c>
   17da0:	ldr	r1, [r4, #136]	; 0x88
   17da4:	add	r7, sp, #48	; 0x30
   17da8:	ldmib	r5, {r2, r3}
   17dac:	rsb	r2, r2, r1
   17db0:	ldr	r1, [r4, #132]	; 0x84
   17db4:	add	r2, r1, r2
   17db8:	str	r2, [r4, #132]	; 0x84
   17dbc:	b	17b7c <fputs@plt+0xe47c>
   17dc0:	mov	r5, r7
   17dc4:	mov	r1, #1
   17dc8:	mov	r3, #0
   17dcc:	str	r1, [r4, #240]	; 0xf0
   17dd0:	str	r3, [r4, #164]	; 0xa4
   17dd4:	b	17c7c <fputs@plt+0xe57c>
   17dd8:	mov	r1, r3
   17ddc:	add	r0, sp, #44	; 0x2c
   17de0:	str	r3, [sp, #12]
   17de4:	bl	408ac <fputs@plt+0x371ac>
   17de8:	ldr	r1, [r5, #4]
   17dec:	ldr	r2, [sp, #44]	; 0x2c
   17df0:	ldr	r3, [sp, #12]
   17df4:	cmp	r1, r2
   17df8:	ldrle	r3, [r5, #8]
   17dfc:	ble	17b78 <fputs@plt+0xe478>
   17e00:	add	r7, sp, #48	; 0x30
   17e04:	mov	r1, r3
   17e08:	mov	r0, r7
   17e0c:	bl	408ac <fputs@plt+0x371ac>
   17e10:	ldr	r3, [r4, #136]	; 0x88
   17e14:	ldr	r2, [sp, #48]	; 0x30
   17e18:	cmp	r3, r2
   17e1c:	ble	17e58 <fputs@plt+0xe758>
   17e20:	ldr	r2, [r5, #4]
   17e24:	cmp	r3, r2
   17e28:	ble	17e58 <fputs@plt+0xe758>
   17e2c:	ldr	r3, [sp, #28]
   17e30:	movw	r2, #18728	; 0x4928
   17e34:	movt	r2, #7
   17e38:	movw	r1, #53272	; 0xd018
   17e3c:	mov	r0, #4
   17e40:	movt	r1, #4
   17e44:	str	r3, [sp]
   17e48:	mov	r3, r2
   17e4c:	bl	21bdc <fputs@plt+0x184dc>
   17e50:	ldr	r3, [r5, #8]
   17e54:	b	17b7c <fputs@plt+0xe47c>
   17e58:	ldr	r3, [r5, #8]
   17e5c:	b	17b7c <fputs@plt+0xe47c>
   17e60:	bl	9460 <__cxa_end_cleanup@plt>
   17e64:	bl	95d4 <__stack_chk_fail@plt>
   17e68:	ldr	r3, [r0, #200]	; 0xc8
   17e6c:	push	{r4, r5, r6, r7, r8, r9, lr}
   17e70:	cmp	r3, #0
   17e74:	sub	sp, sp, #12
   17e78:	mov	r4, r0
   17e7c:	bne	17ea0 <fputs@plt+0xe7a0>
   17e80:	ldr	r3, [r0, #216]	; 0xd8
   17e84:	cmp	r3, #0
   17e88:	bne	17ea0 <fputs@plt+0xe7a0>
   17e8c:	ldr	r3, [r4, #76]	; 0x4c
   17e90:	cmp	r3, #0
   17e94:	beq	17ebc <fputs@plt+0xe7bc>
   17e98:	add	sp, sp, #12
   17e9c:	pop	{r4, r5, r6, r7, r8, r9, pc}
   17ea0:	movw	r1, #49664	; 0xc200
   17ea4:	movw	r0, #418	; 0x1a2
   17ea8:	movt	r1, #4
   17eac:	bl	430dc <fputs@plt+0x399dc>
   17eb0:	ldr	r3, [r4, #76]	; 0x4c
   17eb4:	cmp	r3, #0
   17eb8:	bne	17e98 <fputs@plt+0xe798>
   17ebc:	movw	r3, #15148	; 0x3b2c
   17ec0:	movt	r3, #7
   17ec4:	mov	r0, r4
   17ec8:	ldr	r6, [r3]
   17ecc:	bl	3e104 <fputs@plt+0x34a04>
   17ed0:	mov	r5, r0
   17ed4:	mov	r0, r4
   17ed8:	bl	3e1bc <fputs@plt+0x34abc>
   17edc:	movw	ip, #3424	; 0xd60
   17ee0:	movt	ip, #7
   17ee4:	ldr	r3, [ip, #192]	; 0xc0
   17ee8:	cmp	r3, #0
   17eec:	mov	r7, r0
   17ef0:	beq	17fac <fputs@plt+0xe8ac>
   17ef4:	mov	r0, #12
   17ef8:	bl	49000 <_Znwj@@Base>
   17efc:	mov	r1, r5
   17f00:	mov	r2, r7
   17f04:	mov	r8, r0
   17f08:	bl	3c86c <fputs@plt+0x3316c>
   17f0c:	ldr	r0, [r4, #164]	; 0xa4
   17f10:	bl	3bca4 <fputs@plt+0x325a4>
   17f14:	cmp	r0, #1
   17f18:	beq	17fc4 <fputs@plt+0xe8c4>
   17f1c:	ldr	r0, [r4, #164]	; 0xa4
   17f20:	cmp	r0, #0
   17f24:	beq	17f48 <fputs@plt+0xe848>
   17f28:	ldr	lr, [r0]
   17f2c:	mov	r2, r5
   17f30:	mov	r3, r7
   17f34:	mov	r1, r6
   17f38:	ldr	ip, [lr, #52]	; 0x34
   17f3c:	blx	ip
   17f40:	cmp	r0, #0
   17f44:	bne	17f98 <fputs@plt+0xe898>
   17f48:	mov	r0, #48	; 0x30
   17f4c:	ldr	r5, [r4, #320]	; 0x140
   17f50:	bl	49000 <_Znwj@@Base>
   17f54:	mov	ip, #0
   17f58:	mov	r1, r6
   17f5c:	mov	r3, r8
   17f60:	mov	r2, r5
   17f64:	str	ip, [sp]
   17f68:	mov	r7, r0
   17f6c:	bl	3c89c <fputs@plt+0x3319c>
   17f70:	mov	r1, r7
   17f74:	mov	r0, r4
   17f78:	bl	12040 <fputs@plt+0x8940>
   17f7c:	mov	r0, r4
   17f80:	mov	r1, #0
   17f84:	ldr	r2, [r4, #244]	; 0xf4
   17f88:	bl	17a4c <fputs@plt+0xe34c>
   17f8c:	mov	r3, #0
   17f90:	str	r3, [r4, #244]	; 0xf4
   17f94:	b	17e98 <fputs@plt+0xe798>
   17f98:	ldr	r3, [r4, #172]	; 0xac
   17f9c:	add	r6, r3, r6
   17fa0:	str	r6, [r4, #172]	; 0xac
   17fa4:	add	sp, sp, #12
   17fa8:	pop	{r4, r5, r6, r7, r8, r9, pc}
   17fac:	ldr	r0, [r4, #164]	; 0xa4
   17fb0:	mov	r6, r5
   17fb4:	bl	3bca4 <fputs@plt+0x325a4>
   17fb8:	cmp	r0, #1
   17fbc:	addeq	r6, r5, r7
   17fc0:	b	17ef4 <fputs@plt+0xe7f4>
   17fc4:	mov	r0, #12
   17fc8:	bl	49000 <_Znwj@@Base>
   17fcc:	mov	r1, r5
   17fd0:	mov	r2, r7
   17fd4:	mov	r9, r0
   17fd8:	bl	3c86c <fputs@plt+0x3316c>
   17fdc:	str	r9, [r8, #8]
   17fe0:	b	17f1c <fputs@plt+0xe81c>
   17fe4:	mov	r0, r7
   17fe8:	bl	49050 <_ZdlPv@@Base>
   17fec:	bl	9460 <__cxa_end_cleanup@plt>
   17ff0:	mov	r0, r8
   17ff4:	bl	49050 <_ZdlPv@@Base>
   17ff8:	bl	9460 <__cxa_end_cleanup@plt>
   17ffc:	mov	r0, r9
   18000:	bl	49050 <_ZdlPv@@Base>
   18004:	bl	9460 <__cxa_end_cleanup@plt>
   18008:	ldr	r3, [r0, #76]	; 0x4c
   1800c:	push	{r4, r5, r6, r7, r8, r9, lr}
   18010:	cmp	r3, #0
   18014:	sub	sp, sp, #20
   18018:	mov	r4, r0
   1801c:	str	r1, [sp, #12]
   18020:	str	r2, [sp, #8]
   18024:	bne	180c8 <fputs@plt+0xe9c8>
   18028:	ldr	r3, [r0, #216]	; 0xd8
   1802c:	movw	r6, #3424	; 0xd60
   18030:	movt	r6, #7
   18034:	cmp	r3, #0
   18038:	beq	18048 <fputs@plt+0xe948>
   1803c:	ldr	r3, [r6, #12]
   18040:	cmp	r3, #0
   18044:	beq	181bc <fputs@plt+0xeabc>
   18048:	ldr	r3, [r6, #192]	; 0xc0
   1804c:	ldr	r2, [r4, #200]	; 0xc8
   18050:	cmp	r3, #0
   18054:	addeq	r3, sp, #12
   18058:	movwne	r3, #15148	; 0x3b2c
   1805c:	movtne	r3, #7
   18060:	cmp	r2, #0
   18064:	addne	r8, r4, #188	; 0xbc
   18068:	addeq	r8, r4, #172	; 0xac
   1806c:	ldrne	r5, [r4, #184]	; 0xb8
   18070:	ldreq	r5, [r4, #164]	; 0xa4
   18074:	ldr	r7, [r3]
   18078:	cmp	r5, #0
   1807c:	beq	180d0 <fputs@plt+0xe9d0>
   18080:	ldr	r3, [r5]
   18084:	mov	r0, r5
   18088:	ldr	r3, [r3, #48]	; 0x30
   1808c:	blx	r3
   18090:	cmp	r0, #1
   18094:	beq	18144 <fputs@plt+0xea44>
   18098:	ldr	ip, [r5]
   1809c:	mov	r0, r5
   180a0:	mov	r1, r7
   180a4:	ldr	r2, [sp, #12]
   180a8:	ldr	r3, [sp, #8]
   180ac:	ldr	ip, [ip, #52]	; 0x34
   180b0:	blx	ip
   180b4:	cmp	r0, #0
   180b8:	beq	180d0 <fputs@plt+0xe9d0>
   180bc:	ldr	r3, [r8]
   180c0:	add	r7, r3, r7
   180c4:	str	r7, [r8]
   180c8:	add	sp, sp, #20
   180cc:	pop	{r4, r5, r6, r7, r8, r9, pc}
   180d0:	mov	r0, #12
   180d4:	ldr	r6, [sp, #12]
   180d8:	ldr	r5, [sp, #8]
   180dc:	ldr	r9, [r4, #320]	; 0x140
   180e0:	bl	49000 <_Znwj@@Base>
   180e4:	mov	r1, r6
   180e8:	mov	r2, r5
   180ec:	mov	r8, r0
   180f0:	bl	3c86c <fputs@plt+0x3316c>
   180f4:	mov	r0, #48	; 0x30
   180f8:	bl	49000 <_Znwj@@Base>
   180fc:	mov	ip, #0
   18100:	mov	r1, r7
   18104:	mov	r2, r9
   18108:	mov	r3, r8
   1810c:	str	ip, [sp]
   18110:	mov	r5, r0
   18114:	bl	3c89c <fputs@plt+0x3319c>
   18118:	mov	r0, r4
   1811c:	mov	r1, r5
   18120:	bl	12040 <fputs@plt+0x8940>
   18124:	mov	r0, r4
   18128:	mov	r1, #0
   1812c:	ldr	r2, [r4, #244]	; 0xf4
   18130:	bl	17a4c <fputs@plt+0xe34c>
   18134:	mov	r3, #0
   18138:	str	r3, [r4, #244]	; 0xf4
   1813c:	add	sp, sp, #20
   18140:	pop	{r4, r5, r6, r7, r8, r9, pc}
   18144:	ldr	r3, [r5]
   18148:	mov	r0, r5
   1814c:	ldr	r3, [r3, #28]
   18150:	blx	r3
   18154:	cmp	r7, r0
   18158:	bne	18098 <fputs@plt+0xe998>
   1815c:	ldr	r0, [r5, #4]
   18160:	bl	3bca4 <fputs@plt+0x325a4>
   18164:	cmp	r0, #1
   18168:	bne	18098 <fputs@plt+0xe998>
   1816c:	ldr	r3, [r6, #192]	; 0xc0
   18170:	mov	r0, r5
   18174:	ldr	ip, [r5]
   18178:	cmp	r3, #0
   1817c:	ldr	r2, [sp, #12]
   18180:	addeq	r3, sp, #8
   18184:	movwne	r3, #15148	; 0x3b2c
   18188:	movtne	r3, #7
   1818c:	ldr	ip, [ip, #52]	; 0x34
   18190:	ldr	r6, [r3]
   18194:	ldr	r3, [sp, #8]
   18198:	mov	r1, r6
   1819c:	blx	ip
   181a0:	cmp	r0, #0
   181a4:	beq	18098 <fputs@plt+0xe998>
   181a8:	ldr	r3, [r8]
   181ac:	add	r6, r3, r6
   181b0:	str	r6, [r8]
   181b4:	add	sp, sp, #20
   181b8:	pop	{r4, r5, r6, r7, r8, r9, pc}
   181bc:	bl	1402c <fputs@plt+0xa92c>
   181c0:	b	180c8 <fputs@plt+0xe9c8>
   181c4:	mov	r0, r8
   181c8:	bl	49050 <_ZdlPv@@Base>
   181cc:	bl	9460 <__cxa_end_cleanup@plt>
   181d0:	mov	r0, r5
   181d4:	bl	49050 <_ZdlPv@@Base>
   181d8:	bl	9460 <__cxa_end_cleanup@plt>
   181dc:	b	181cc <fputs@plt+0xeacc>
   181e0:	push	{r3, r4, r5, lr}
   181e4:	mov	r4, r0
   181e8:	bl	3e104 <fputs@plt+0x34a04>
   181ec:	mov	r5, r0
   181f0:	mov	r0, r4
   181f4:	bl	3e1bc <fputs@plt+0x34abc>
   181f8:	mov	r1, r5
   181fc:	mov	r2, r0
   18200:	mov	r0, r4
   18204:	bl	18008 <fputs@plt+0xe908>
   18208:	pop	{r3, r4, r5, pc}
   1820c:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   18210:	movw	r3, #3360	; 0xd20
   18214:	movw	r6, #3364	; 0xd24
   18218:	movt	r3, #7
   1821c:	movt	r6, #7
   18220:	mov	r4, r0
   18224:	ldr	r3, [r3]
   18228:	mov	r7, r1
   1822c:	ldr	r0, [r6]
   18230:	cmp	r0, r3
   18234:	beq	18408 <fputs@plt+0xed08>
   18238:	ldr	r3, [r4, #200]	; 0xc8
   1823c:	cmp	r3, #0
   18240:	bne	183f4 <fputs@plt+0xecf4>
   18244:	ldr	r0, [r4, #164]	; 0xa4
   18248:	cmp	r0, #0
   1824c:	movweq	r5, #15148	; 0x3b2c
   18250:	movteq	r5, #7
   18254:	beq	183a8 <fputs@plt+0xeca8>
   18258:	ldr	r3, [r0]
   1825c:	movw	r5, #15148	; 0x3b2c
   18260:	movt	r5, #7
   18264:	ldr	r3, [r3, #48]	; 0x30
   18268:	blx	r3
   1826c:	cmp	r0, #0
   18270:	beq	183bc <fputs@plt+0xecbc>
   18274:	mov	r0, r4
   18278:	mov	r2, r7
   1827c:	mov	r1, #0
   18280:	bl	17a4c <fputs@plt+0xe34c>
   18284:	ldr	r0, [r4, #164]	; 0xa4
   18288:	cmp	r0, #0
   1828c:	beq	183a8 <fputs@plt+0xeca8>
   18290:	ldr	r3, [r0]
   18294:	ldr	r3, [r3, #104]	; 0x68
   18298:	blx	r3
   1829c:	cmp	r0, #0
   182a0:	bne	18348 <fputs@plt+0xec48>
   182a4:	ldr	r1, [r4, #164]	; 0xa4
   182a8:	ldr	r3, [r5]
   182ac:	cmp	r1, #0
   182b0:	str	r0, [r4, #240]	; 0xf0
   182b4:	str	r3, [r4, #180]	; 0xb4
   182b8:	beq	18310 <fputs@plt+0xec10>
   182bc:	ldr	r3, [r4, #72]	; 0x48
   182c0:	cmp	r3, #0
   182c4:	beq	182f8 <fputs@plt+0xebf8>
   182c8:	ldr	r3, [r4, #68]	; 0x44
   182cc:	cmp	r3, #3
   182d0:	beq	18428 <fputs@plt+0xed28>
   182d4:	cmp	r3, #5
   182d8:	bne	18400 <fputs@plt+0xed00>
   182dc:	ldr	ip, [r4, #136]	; 0x88
   182e0:	mov	r3, r0
   182e4:	ldr	r2, [r4, #172]	; 0xac
   182e8:	ldr	r0, [r4, #132]	; 0x84
   182ec:	rsb	r2, r2, ip
   182f0:	add	r2, r0, r2
   182f4:	str	r2, [r4, #132]	; 0x84
   182f8:	mov	r5, #0
   182fc:	mov	r0, r4
   18300:	str	r5, [r4, #164]	; 0xa4
   18304:	ldr	r2, [r4, #172]	; 0xac
   18308:	bl	11470 <fputs@plt+0x7d70>
   1830c:	str	r5, [r4, #288]	; 0x120
   18310:	movw	r3, #3812	; 0xee4
   18314:	movt	r3, #7
   18318:	mov	r2, #0
   1831c:	str	r2, [r4, #80]	; 0x50
   18320:	ldr	r3, [r3]
   18324:	cmp	r3, r2
   18328:	popne	{r4, r5, r6, r7, r8, r9, sl, pc}
   1832c:	ldr	r0, [r6]
   18330:	mov	r1, #1
   18334:	add	r0, r0, #72	; 0x48
   18338:	bl	306dc <fputs@plt+0x26fdc>
   1833c:	mov	r3, #1
   18340:	str	r3, [r4, #340]	; 0x154
   18344:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   18348:	ldr	r0, [r4, #164]	; 0xa4
   1834c:	ldr	r3, [r0]
   18350:	ldr	r3, [r3, #28]
   18354:	blx	r3
   18358:	ldr	r3, [r4, #164]	; 0xa4
   1835c:	ldr	r1, [r4, #172]	; 0xac
   18360:	ldr	r2, [r3]
   18364:	ldr	r2, [r2, #48]	; 0x30
   18368:	rsb	r1, r0, r1
   1836c:	mov	r0, r3
   18370:	str	r1, [r4, #172]	; 0xac
   18374:	blx	r2
   18378:	ldr	r3, [r4, #164]	; 0xa4
   1837c:	ldr	r1, [r4, #176]	; 0xb0
   18380:	ldm	r3, {r2, ip}
   18384:	str	ip, [r4, #164]	; 0xa4
   18388:	ldr	r2, [r2, #4]
   1838c:	rsb	r1, r0, r1
   18390:	mov	r0, r3
   18394:	str	r1, [r4, #176]	; 0xb0
   18398:	blx	r2
   1839c:	ldr	r0, [r4, #164]	; 0xa4
   183a0:	cmp	r0, #0
   183a4:	bne	18290 <fputs@plt+0xeb90>
   183a8:	ldr	r3, [r5]
   183ac:	mov	r2, #0
   183b0:	str	r2, [r4, #240]	; 0xf0
   183b4:	str	r3, [r4, #180]	; 0xb4
   183b8:	b	18310 <fputs@plt+0xec10>
   183bc:	mov	r0, #40	; 0x28
   183c0:	ldr	r9, [r4, #320]	; 0x140
   183c4:	ldr	sl, [r5]
   183c8:	bl	49000 <_Znwj@@Base>
   183cc:	ldr	r3, [r4, #164]	; 0xa4
   183d0:	mov	r2, r9
   183d4:	mov	r1, sl
   183d8:	mov	r8, r0
   183dc:	bl	3ba58 <fputs@plt+0x32358>
   183e0:	ldr	r3, [r4, #176]	; 0xb0
   183e4:	str	r8, [r4, #164]	; 0xa4
   183e8:	add	r3, r3, #1
   183ec:	str	r3, [r4, #176]	; 0xb0
   183f0:	b	18274 <fputs@plt+0xeb74>
   183f4:	mov	r0, r4
   183f8:	bl	13d6c <fputs@plt+0xa66c>
   183fc:	b	18244 <fputs@plt+0xeb44>
   18400:	mov	r3, r0
   18404:	b	182f8 <fputs@plt+0xebf8>
   18408:	ldr	r3, [r0, #132]	; 0x84
   1840c:	cmp	r3, #0
   18410:	beq	18238 <fputs@plt+0xeb38>
   18414:	movw	r3, #15144	; 0x3b28
   18418:	movt	r3, #7
   1841c:	pop	{r4, r5, r6, r7, r8, r9, sl, lr}
   18420:	ldr	r1, [r3]
   18424:	b	d52c <fputs@plt+0x3e2c>
   18428:	ldr	ip, [r4, #136]	; 0x88
   1842c:	mov	r3, #1
   18430:	ldr	r2, [r4, #172]	; 0xac
   18434:	ldr	r0, [r4, #132]	; 0x84
   18438:	rsb	r2, r2, ip
   1843c:	add	r2, r2, r2, lsr #31
   18440:	add	r2, r0, r2, asr r3
   18444:	str	r2, [r4, #132]	; 0x84
   18448:	b	182f8 <fputs@plt+0xebf8>
   1844c:	mov	r0, r8
   18450:	bl	49050 <_ZdlPv@@Base>
   18454:	bl	9460 <__cxa_end_cleanup@plt>
   18458:	push	{r4, lr}
   1845c:	movw	r4, #3776	; 0xec0
   18460:	movt	r4, #7
   18464:	ldr	r3, [r4, #20]
   18468:	bic	r3, r3, #16
   1846c:	cmp	r3, #13
   18470:	beq	18490 <fputs@plt+0xed90>
   18474:	movw	r0, #3776	; 0xec0
   18478:	movt	r0, #7
   1847c:	bl	2304c <fputs@plt+0x1994c>
   18480:	ldr	r3, [r4, #20]
   18484:	bic	r3, r3, #16
   18488:	cmp	r3, #13
   1848c:	bne	18474 <fputs@plt+0xed74>
   18490:	movw	r3, #3712	; 0xe80
   18494:	movt	r3, #7
   18498:	movw	r4, #3424	; 0xd60
   1849c:	movt	r4, #7
   184a0:	ldr	r3, [r3]
   184a4:	cmp	r3, #0
   184a8:	bne	184c8 <fputs@plt+0xedc8>
   184ac:	ldr	r3, [r4]
   184b0:	mov	r2, #1
   184b4:	movw	r0, #3776	; 0xec0
   184b8:	movt	r0, #7
   184bc:	pop	{r4, lr}
   184c0:	str	r2, [r3, #72]	; 0x48
   184c4:	b	2304c <fputs@plt+0x1994c>
   184c8:	mov	r1, #0
   184cc:	ldr	r0, [r4]
   184d0:	bl	1820c <fputs@plt+0xeb0c>
   184d4:	b	184ac <fputs@plt+0xedac>
   184d8:	push	{r4, lr}
   184dc:	movw	r4, #3776	; 0xec0
   184e0:	movt	r4, #7
   184e4:	ldr	r3, [r4, #20]
   184e8:	bic	r3, r3, #16
   184ec:	cmp	r3, #13
   184f0:	beq	18510 <fputs@plt+0xee10>
   184f4:	movw	r0, #3776	; 0xec0
   184f8:	movt	r0, #7
   184fc:	bl	2304c <fputs@plt+0x1994c>
   18500:	ldr	r3, [r4, #20]
   18504:	bic	r3, r3, #16
   18508:	cmp	r3, #13
   1850c:	bne	184f4 <fputs@plt+0xedf4>
   18510:	movw	r3, #3712	; 0xe80
   18514:	movt	r3, #7
   18518:	movw	r4, #3424	; 0xd60
   1851c:	movt	r4, #7
   18520:	ldr	r3, [r3]
   18524:	cmp	r3, #0
   18528:	bne	18550 <fputs@plt+0xee50>
   1852c:	ldr	r3, [r4]
   18530:	mov	r1, #0
   18534:	mov	r2, #1
   18538:	movw	r0, #3776	; 0xec0
   1853c:	pop	{r4, lr}
   18540:	movt	r0, #7
   18544:	str	r1, [r3, #72]	; 0x48
   18548:	str	r2, [r3, #336]	; 0x150
   1854c:	b	2304c <fputs@plt+0x1994c>
   18550:	mov	r1, #0
   18554:	ldr	r0, [r4]
   18558:	bl	1820c <fputs@plt+0xeb0c>
   1855c:	b	1852c <fputs@plt+0xee2c>
   18560:	push	{r4, r5, lr}
   18564:	movw	r5, #3232	; 0xca0
   18568:	movt	r5, #7
   1856c:	sub	sp, sp, #12
   18570:	ldr	r3, [r5]
   18574:	str	r3, [sp, #4]
   18578:	bl	25d70 <fputs@plt+0x1c670>
   1857c:	cmp	r0, #0
   18580:	bne	1863c <fputs@plt+0xef3c>
   18584:	mov	r3, #1
   18588:	str	r3, [sp]
   1858c:	movw	r4, #3776	; 0xec0
   18590:	movt	r4, #7
   18594:	ldr	r3, [r4, #20]
   18598:	bic	r3, r3, #16
   1859c:	cmp	r3, #13
   185a0:	beq	185c0 <fputs@plt+0xeec0>
   185a4:	movw	r0, #3776	; 0xec0
   185a8:	movt	r0, #7
   185ac:	bl	2304c <fputs@plt+0x1994c>
   185b0:	ldr	r3, [r4, #20]
   185b4:	bic	r3, r3, #16
   185b8:	cmp	r3, #13
   185bc:	bne	185a4 <fputs@plt+0xeea4>
   185c0:	movw	r3, #3712	; 0xe80
   185c4:	movt	r3, #7
   185c8:	movw	r4, #3424	; 0xd60
   185cc:	movt	r4, #7
   185d0:	ldr	r3, [r3]
   185d4:	cmp	r3, #0
   185d8:	bne	1862c <fputs@plt+0xef2c>
   185dc:	movw	r3, #3364	; 0xd24
   185e0:	movt	r3, #7
   185e4:	ldr	r2, [r4]
   185e8:	mov	lr, #0
   185ec:	ldr	ip, [sp]
   185f0:	mov	r1, #2
   185f4:	ldr	r0, [r3]
   185f8:	str	lr, [r2, #88]	; 0x58
   185fc:	str	ip, [r2, #84]	; 0x54
   18600:	add	r0, r0, #72	; 0x48
   18604:	bl	306f0 <fputs@plt+0x26ff0>
   18608:	movw	r0, #3776	; 0xec0
   1860c:	movt	r0, #7
   18610:	bl	2304c <fputs@plt+0x1994c>
   18614:	ldr	r2, [sp, #4]
   18618:	ldr	r3, [r5]
   1861c:	cmp	r2, r3
   18620:	bne	18660 <fputs@plt+0xef60>
   18624:	add	sp, sp, #12
   18628:	pop	{r4, r5, pc}
   1862c:	mov	r1, #0
   18630:	ldr	r0, [r4]
   18634:	bl	1820c <fputs@plt+0xeb0c>
   18638:	b	185dc <fputs@plt+0xeedc>
   1863c:	mov	r0, sp
   18640:	bl	41cf8 <fputs@plt+0x385f8>
   18644:	cmp	r0, #0
   18648:	beq	18584 <fputs@plt+0xee84>
   1864c:	ldr	r3, [sp]
   18650:	cmp	r3, #0
   18654:	movlt	r3, #0
   18658:	strlt	r3, [sp]
   1865c:	b	1858c <fputs@plt+0xee8c>
   18660:	bl	95d4 <__stack_chk_fail@plt>
   18664:	push	{r4, r5, lr}
   18668:	movw	r5, #3232	; 0xca0
   1866c:	movt	r5, #7
   18670:	sub	sp, sp, #12
   18674:	ldr	r3, [r5]
   18678:	str	r3, [sp, #4]
   1867c:	bl	25d70 <fputs@plt+0x1c670>
   18680:	cmp	r0, #0
   18684:	bne	18740 <fputs@plt+0xf040>
   18688:	mov	r3, #1
   1868c:	str	r3, [sp]
   18690:	movw	r4, #3776	; 0xec0
   18694:	movt	r4, #7
   18698:	ldr	r3, [r4, #20]
   1869c:	bic	r3, r3, #16
   186a0:	cmp	r3, #13
   186a4:	beq	186c4 <fputs@plt+0xefc4>
   186a8:	movw	r0, #3776	; 0xec0
   186ac:	movt	r0, #7
   186b0:	bl	2304c <fputs@plt+0x1994c>
   186b4:	ldr	r3, [r4, #20]
   186b8:	bic	r3, r3, #16
   186bc:	cmp	r3, #13
   186c0:	bne	186a8 <fputs@plt+0xefa8>
   186c4:	movw	r3, #3712	; 0xe80
   186c8:	movt	r3, #7
   186cc:	movw	r4, #3424	; 0xd60
   186d0:	movt	r4, #7
   186d4:	ldr	r3, [r3]
   186d8:	cmp	r3, #0
   186dc:	bne	18730 <fputs@plt+0xf030>
   186e0:	movw	r3, #3364	; 0xd24
   186e4:	movt	r3, #7
   186e8:	ldr	r2, [r4]
   186ec:	mov	lr, #0
   186f0:	ldr	ip, [sp]
   186f4:	mov	r1, #1
   186f8:	ldr	r0, [r3]
   186fc:	str	lr, [r2, #84]	; 0x54
   18700:	str	ip, [r2, #88]	; 0x58
   18704:	add	r0, r0, #72	; 0x48
   18708:	bl	306f0 <fputs@plt+0x26ff0>
   1870c:	movw	r0, #3776	; 0xec0
   18710:	movt	r0, #7
   18714:	bl	2304c <fputs@plt+0x1994c>
   18718:	ldr	r2, [sp, #4]
   1871c:	ldr	r3, [r5]
   18720:	cmp	r2, r3
   18724:	bne	18764 <fputs@plt+0xf064>
   18728:	add	sp, sp, #12
   1872c:	pop	{r4, r5, pc}
   18730:	mov	r1, #0
   18734:	ldr	r0, [r4]
   18738:	bl	1820c <fputs@plt+0xeb0c>
   1873c:	b	186e0 <fputs@plt+0xefe0>
   18740:	mov	r0, sp
   18744:	bl	41cf8 <fputs@plt+0x385f8>
   18748:	cmp	r0, #0
   1874c:	beq	18688 <fputs@plt+0xef88>
   18750:	ldr	r3, [sp]
   18754:	cmp	r3, #0
   18758:	movlt	r3, #0
   1875c:	strlt	r3, [sp]
   18760:	b	18690 <fputs@plt+0xef90>
   18764:	bl	95d4 <__stack_chk_fail@plt>
   18768:	push	{r4, r5, r6, lr}
   1876c:	movw	r6, #3232	; 0xca0
   18770:	sub	sp, sp, #16
   18774:	movt	r6, #7
   18778:	mov	r3, #0
   1877c:	movw	r5, #3424	; 0xd60
   18780:	str	r3, [sp, #8]
   18784:	movt	r5, #7
   18788:	ldr	r3, [r6]
   1878c:	str	r3, [sp, #12]
   18790:	bl	25d70 <fputs@plt+0x1c670>
   18794:	cmp	r0, #0
   18798:	bne	18858 <fputs@plt+0xf158>
   1879c:	ldr	r3, [r5]
   187a0:	ldr	r3, [r3, #116]	; 0x74
   187a4:	str	r3, [sp, #8]
   187a8:	movw	r4, #3776	; 0xec0
   187ac:	movt	r4, #7
   187b0:	ldr	r3, [r4, #20]
   187b4:	bic	r3, r3, #16
   187b8:	cmp	r3, #13
   187bc:	beq	187dc <fputs@plt+0xf0dc>
   187c0:	movw	r0, #3776	; 0xec0
   187c4:	movt	r0, #7
   187c8:	bl	2304c <fputs@plt+0x1994c>
   187cc:	ldr	r3, [r4, #20]
   187d0:	bic	r3, r3, #16
   187d4:	cmp	r3, #13
   187d8:	bne	187c0 <fputs@plt+0xf0c0>
   187dc:	movw	r3, #3712	; 0xe80
   187e0:	movt	r3, #7
   187e4:	ldr	r3, [r3]
   187e8:	cmp	r3, #0
   187ec:	bne	18848 <fputs@plt+0xf148>
   187f0:	ldr	r3, [r5]
   187f4:	movw	r2, #3364	; 0xd24
   187f8:	movt	r2, #7
   187fc:	ldr	r4, [sp, #8]
   18800:	mov	ip, #0
   18804:	ldr	lr, [r3, #120]	; 0x78
   18808:	mov	r1, ip
   1880c:	ldr	r0, [r2]
   18810:	str	r4, [r3, #120]	; 0x78
   18814:	str	lr, [r3, #116]	; 0x74
   18818:	add	r0, r0, #72	; 0x48
   1881c:	str	ip, [r3, #128]	; 0x80
   18820:	bl	30704 <fputs@plt+0x27004>
   18824:	movw	r0, #3776	; 0xec0
   18828:	movt	r0, #7
   1882c:	bl	2304c <fputs@plt+0x1994c>
   18830:	ldr	r2, [sp, #12]
   18834:	ldr	r3, [r6]
   18838:	cmp	r2, r3
   1883c:	bne	188b8 <fputs@plt+0xf1b8>
   18840:	add	sp, sp, #16
   18844:	pop	{r4, r5, r6, pc}
   18848:	ldr	r0, [r5]
   1884c:	mov	r1, #0
   18850:	bl	1820c <fputs@plt+0xeb0c>
   18854:	b	187f0 <fputs@plt+0xf0f0>
   18858:	ldr	r3, [r5]
   1885c:	add	r0, sp, #8
   18860:	mov	r1, #109	; 0x6d
   18864:	ldr	r2, [r3, #120]	; 0x78
   18868:	bl	420b4 <fputs@plt+0x389b4>
   1886c:	cmp	r0, #0
   18870:	beq	1879c <fputs@plt+0xf09c>
   18874:	movw	r4, #15148	; 0x3b2c
   18878:	movt	r4, #7
   1887c:	ldr	r2, [sp, #8]
   18880:	ldr	r3, [r4]
   18884:	cmp	r2, r3
   18888:	bge	187a8 <fputs@plt+0xf0a8>
   1888c:	movw	r2, #18728	; 0x4928
   18890:	movt	r2, #7
   18894:	movw	r1, #53292	; 0xd02c
   18898:	str	r2, [sp]
   1889c:	mov	r3, r2
   188a0:	movt	r1, #4
   188a4:	mov	r0, #64	; 0x40
   188a8:	bl	21ba4 <fputs@plt+0x184a4>
   188ac:	ldr	r3, [r4]
   188b0:	str	r3, [sp, #8]
   188b4:	b	187a8 <fputs@plt+0xf0a8>
   188b8:	bl	95d4 <__stack_chk_fail@plt>
   188bc:	push	{r4, r5, r6, r7, lr}
   188c0:	movw	r6, #3424	; 0xd60
   188c4:	movt	r6, #7
   188c8:	movw	r5, #3232	; 0xca0
   188cc:	movt	r5, #7
   188d0:	sub	sp, sp, #20
   188d4:	ldr	r2, [r6]
   188d8:	add	r0, sp, #16
   188dc:	ldr	r3, [r5]
   188e0:	mov	ip, #0
   188e4:	mov	r1, #109	; 0x6d
   188e8:	str	ip, [r0, #-8]!
   188ec:	ldr	r2, [r2, #120]	; 0x78
   188f0:	movw	r4, #3776	; 0xec0
   188f4:	str	r3, [sp, #12]
   188f8:	bl	420b4 <fputs@plt+0x389b4>
   188fc:	movt	r4, #7
   18900:	ldr	r3, [r4, #20]
   18904:	bic	r3, r3, #16
   18908:	cmp	r3, #13
   1890c:	mov	r7, r0
   18910:	beq	18930 <fputs@plt+0xf230>
   18914:	movw	r0, #3776	; 0xec0
   18918:	movt	r0, #7
   1891c:	bl	2304c <fputs@plt+0x1994c>
   18920:	ldr	r3, [r4, #20]
   18924:	bic	r3, r3, #16
   18928:	cmp	r3, #13
   1892c:	bne	18914 <fputs@plt+0xf214>
   18930:	movw	r3, #3712	; 0xe80
   18934:	movt	r3, #7
   18938:	ldr	r3, [r3]
   1893c:	cmp	r3, #0
   18940:	bne	189e0 <fputs@plt+0xf2e0>
   18944:	movw	r4, #15148	; 0x3b2c
   18948:	movt	r4, #7
   1894c:	ldr	r2, [sp, #8]
   18950:	ldr	r3, [r4]
   18954:	cmp	r2, r3
   18958:	blt	189b4 <fputs@plt+0xf2b4>
   1895c:	cmp	r7, #0
   18960:	beq	18990 <fputs@plt+0xf290>
   18964:	movw	r3, #3364	; 0xd24
   18968:	movt	r3, #7
   1896c:	ldr	r2, [r6]
   18970:	mov	lr, #1
   18974:	ldr	ip, [sp, #8]
   18978:	mov	r1, #3
   1897c:	ldr	r0, [r3]
   18980:	str	lr, [r2, #128]	; 0x80
   18984:	str	ip, [r2, #124]	; 0x7c
   18988:	add	r0, r0, #72	; 0x48
   1898c:	bl	30704 <fputs@plt+0x27004>
   18990:	movw	r0, #3776	; 0xec0
   18994:	movt	r0, #7
   18998:	bl	2304c <fputs@plt+0x1994c>
   1899c:	ldr	r2, [sp, #12]
   189a0:	ldr	r3, [r5]
   189a4:	cmp	r2, r3
   189a8:	bne	189f0 <fputs@plt+0xf2f0>
   189ac:	add	sp, sp, #20
   189b0:	pop	{r4, r5, r6, r7, pc}
   189b4:	movw	r2, #18728	; 0x4928
   189b8:	movt	r2, #7
   189bc:	movw	r1, #53320	; 0xd048
   189c0:	str	r2, [sp]
   189c4:	mov	r3, r2
   189c8:	movt	r1, #4
   189cc:	mov	r0, #64	; 0x40
   189d0:	bl	21ba4 <fputs@plt+0x184a4>
   189d4:	ldr	r3, [r4]
   189d8:	str	r3, [sp, #8]
   189dc:	b	1895c <fputs@plt+0xf25c>
   189e0:	ldr	r0, [r6]
   189e4:	mov	r1, #0
   189e8:	bl	1820c <fputs@plt+0xeb0c>
   189ec:	b	18944 <fputs@plt+0xf244>
   189f0:	bl	95d4 <__stack_chk_fail@plt>
   189f4:	ldr	r3, [r0, #80]	; 0x50
   189f8:	mov	r1, #0
   189fc:	push	{r4, lr}
   18a00:	cmp	r3, #2
   18a04:	mov	r4, r0
   18a08:	beq	18a14 <fputs@plt+0xf314>
   18a0c:	pop	{r4, lr}
   18a10:	b	1820c <fputs@plt+0xeb0c>
   18a14:	bl	1820c <fputs@plt+0xeb0c>
   18a18:	mov	r0, #28
   18a1c:	bl	49000 <_Znwj@@Base>
   18a20:	ldr	ip, [pc, #48]	; 18a58 <fputs@plt+0xf358>
   18a24:	mov	r2, #0
   18a28:	mov	r3, r0
   18a2c:	mov	r0, r4
   18a30:	mov	r1, r3
   18a34:	str	r2, [r3, #4]
   18a38:	str	ip, [r3]
   18a3c:	str	r2, [r3, #8]
   18a40:	str	r2, [r3, #12]
   18a44:	str	r2, [r3, #16]
   18a48:	str	r2, [r3, #20]
   18a4c:	str	r2, [r3, #24]
   18a50:	pop	{r4, lr}
   18a54:	b	12040 <fputs@plt+0x8940>
   18a58:	andeq	pc, r4, r0, asr #23
   18a5c:	push	{r3, r4, r5, lr}
   18a60:	movw	r4, #3776	; 0xec0
   18a64:	movt	r4, #7
   18a68:	mov	r5, r0
   18a6c:	ldr	r3, [r4, #20]
   18a70:	bic	r3, r3, #16
   18a74:	cmp	r3, #13
   18a78:	beq	18a98 <fputs@plt+0xf398>
   18a7c:	movw	r0, #3776	; 0xec0
   18a80:	movt	r0, #7
   18a84:	bl	2304c <fputs@plt+0x1994c>
   18a88:	ldr	r3, [r4, #20]
   18a8c:	bic	r3, r3, #16
   18a90:	cmp	r3, #13
   18a94:	bne	18a7c <fputs@plt+0xf37c>
   18a98:	movw	r3, #3712	; 0xe80
   18a9c:	movt	r3, #7
   18aa0:	ldr	r3, [r3]
   18aa4:	cmp	r3, #0
   18aa8:	bne	18abc <fputs@plt+0xf3bc>
   18aac:	movw	r0, #3776	; 0xec0
   18ab0:	movt	r0, #7
   18ab4:	pop	{r3, r4, r5, lr}
   18ab8:	b	2304c <fputs@plt+0x1994c>
   18abc:	movw	r3, #3424	; 0xd60
   18ac0:	movt	r3, #7
   18ac4:	mov	r1, r5
   18ac8:	ldr	r0, [r3]
   18acc:	bl	1820c <fputs@plt+0xeb0c>
   18ad0:	movw	r0, #3776	; 0xec0
   18ad4:	pop	{r3, r4, r5, lr}
   18ad8:	movt	r0, #7
   18adc:	b	2304c <fputs@plt+0x1994c>
   18ae0:	mov	r0, #0
   18ae4:	b	18a5c <fputs@plt+0xf35c>
   18ae8:	mov	r0, #1
   18aec:	b	18a5c <fputs@plt+0xf35c>
   18af0:	push	{r4, r5, lr}
   18af4:	movw	r4, #3232	; 0xca0
   18af8:	movt	r4, #7
   18afc:	sub	sp, sp, #12
   18b00:	movw	r0, #53352	; 0xd068
   18b04:	movw	r1, #64468	; 0xfbd4
   18b08:	ldr	r3, [r4]
   18b0c:	movt	r0, #4
   18b10:	movt	r1, #0
   18b14:	str	r3, [sp, #4]
   18b18:	bl	20bc8 <fputs@plt+0x174c8>
   18b1c:	movw	r0, #53356	; 0xd06c
   18b20:	movw	r1, #772	; 0x304
   18b24:	movt	r0, #4
   18b28:	movt	r1, #1
   18b2c:	bl	20bc8 <fputs@plt+0x174c8>
   18b30:	movw	r0, #53360	; 0xd070
   18b34:	movw	r1, #30172	; 0x75dc
   18b38:	movt	r0, #4
   18b3c:	movt	r1, #1
   18b40:	bl	20bc8 <fputs@plt+0x174c8>
   18b44:	movw	r0, #53364	; 0xd074
   18b48:	movw	r1, #30164	; 0x75d4
   18b4c:	movt	r0, #4
   18b50:	movt	r1, #1
   18b54:	bl	20bc8 <fputs@plt+0x174c8>
   18b58:	mov	r2, #0
   18b5c:	movw	r1, #53372	; 0xd07c
   18b60:	mov	r0, sp
   18b64:	movt	r1, #4
   18b68:	bl	4a4a0 <_ZdlPv@@Base+0x1450>
   18b6c:	mov	r0, #8
   18b70:	bl	49000 <_Znwj@@Base>
   18b74:	mov	r5, r0
   18b78:	bl	b788 <fputs@plt+0x2088>
   18b7c:	ldr	r3, [pc, #60]	; 18bc0 <fputs@plt+0xf4c0>
   18b80:	mov	r2, r5
   18b84:	ldr	r1, [sp]
   18b88:	movw	r0, #15304	; 0x3bc8
   18b8c:	movt	r0, #7
   18b90:	str	r3, [r5]
   18b94:	bl	b7f4 <fputs@plt+0x20f4>
   18b98:	ldr	r2, [sp, #4]
   18b9c:	ldr	r3, [r4]
   18ba0:	cmp	r2, r3
   18ba4:	bne	18bb0 <fputs@plt+0xf4b0>
   18ba8:	add	sp, sp, #12
   18bac:	pop	{r4, r5, pc}
   18bb0:	bl	95d4 <__stack_chk_fail@plt>
   18bb4:	mov	r0, r5
   18bb8:	bl	49050 <_ZdlPv@@Base>
   18bbc:	bl	9460 <__cxa_end_cleanup@plt>
   18bc0:	andeq	fp, r4, r8, lsr #28
   18bc4:	push	{r4, r5, lr}
   18bc8:	movw	r4, #3232	; 0xca0
   18bcc:	movt	r4, #7
   18bd0:	sub	sp, sp, #44	; 0x2c
   18bd4:	mov	r5, r0
   18bd8:	ldr	r3, [r4]
   18bdc:	mov	r0, sp
   18be0:	str	r3, [sp, #36]	; 0x24
   18be4:	bl	1b5ac <fputs@plt+0x11eac>
   18be8:	movw	r1, #53388	; 0xd08c
   18bec:	mov	r0, sp
   18bf0:	movt	r1, #4
   18bf4:	bl	1bb84 <fputs@plt+0x12484>
   18bf8:	add	r1, r5, #48	; 0x30
   18bfc:	mov	r0, sp
   18c00:	uxtb	r1, r1
   18c04:	bl	1ba44 <fputs@plt+0x12344>
   18c08:	mov	r0, #80	; 0x50
   18c0c:	bl	49000 <_Znwj@@Base>
   18c10:	mov	r1, sp
   18c14:	mov	r2, #1
   18c18:	mov	r5, r0
   18c1c:	bl	3f8ec <fputs@plt+0x361ec>
   18c20:	mov	r0, sp
   18c24:	bl	1a170 <fputs@plt+0x10a70>
   18c28:	ldr	r2, [sp, #36]	; 0x24
   18c2c:	ldr	r3, [r4]
   18c30:	mov	r0, r5
   18c34:	cmp	r2, r3
   18c38:	bne	18c44 <fputs@plt+0xf544>
   18c3c:	add	sp, sp, #44	; 0x2c
   18c40:	pop	{r4, r5, pc}
   18c44:	bl	95d4 <__stack_chk_fail@plt>
   18c48:	mov	r0, r5
   18c4c:	bl	49050 <_ZdlPv@@Base>
   18c50:	mov	r0, sp
   18c54:	bl	1a170 <fputs@plt+0x10a70>
   18c58:	bl	9460 <__cxa_end_cleanup@plt>
   18c5c:	b	18c50 <fputs@plt+0xf550>
   18c60:	push	{r4, r5, r6, r7, lr}
   18c64:	movw	r4, #3232	; 0xca0
   18c68:	movt	r4, #7
   18c6c:	ldr	r2, [r0, #76]	; 0x4c
   18c70:	sub	sp, sp, #12
   18c74:	mov	r5, r0
   18c78:	ldr	r3, [r4]
   18c7c:	cmp	r2, #0
   18c80:	mov	r6, r1
   18c84:	str	r3, [sp, #4]
   18c88:	beq	18ca4 <fputs@plt+0xf5a4>
   18c8c:	ldr	r2, [sp, #4]
   18c90:	ldr	r3, [r4]
   18c94:	cmp	r2, r3
   18c98:	bne	18dbc <fputs@plt+0xf6bc>
   18c9c:	add	sp, sp, #12
   18ca0:	pop	{r4, r5, r6, r7, pc}
   18ca4:	movw	r1, #53384	; 0xd088
   18ca8:	mov	r0, sp
   18cac:	movt	r1, #4
   18cb0:	bl	4a4a0 <_ZdlPv@@Base+0x1450>
   18cb4:	ldr	r3, [sp]
   18cb8:	cmp	r3, r6
   18cbc:	beq	18cd4 <fputs@plt+0xf5d4>
   18cc0:	cmp	r6, #0
   18cc4:	beq	18d48 <fputs@plt+0xf648>
   18cc8:	ldrb	r3, [r6]
   18ccc:	cmp	r3, #0
   18cd0:	bne	18d48 <fputs@plt+0xf648>
   18cd4:	ldr	r0, [r5, #56]	; 0x38
   18cd8:	ldr	r1, [r5, #44]	; 0x2c
   18cdc:	bl	3d394 <fputs@plt+0x33c94>
   18ce0:	cmp	r0, #0
   18ce4:	blt	18c8c <fputs@plt+0xf58c>
   18ce8:	ldr	r2, [r5, #48]	; 0x30
   18cec:	ldr	r3, [r5, #44]	; 0x2c
   18cf0:	str	r2, [r5, #44]	; 0x2c
   18cf4:	str	r3, [r5, #48]	; 0x30
   18cf8:	ldr	r3, [r5, #148]	; 0x94
   18cfc:	cmp	r3, #0
   18d00:	beq	18c8c <fputs@plt+0xf58c>
   18d04:	ldr	r6, [r5, #48]	; 0x30
   18d08:	ldr	r3, [r5, #44]	; 0x2c
   18d0c:	cmp	r6, r3
   18d10:	beq	18c8c <fputs@plt+0xf58c>
   18d14:	bl	3d714 <fputs@plt+0x34014>
   18d18:	cmp	r6, r0
   18d1c:	beq	18da4 <fputs@plt+0xf6a4>
   18d20:	ldr	r6, [r5, #44]	; 0x2c
   18d24:	bl	3d714 <fputs@plt+0x34014>
   18d28:	cmp	r6, r0
   18d2c:	bne	18c8c <fputs@plt+0xf58c>
   18d30:	mov	r0, #0
   18d34:	bl	18bc4 <fputs@plt+0xf4c4>
   18d38:	mov	r1, r0
   18d3c:	mov	r0, r5
   18d40:	bl	12040 <fputs@plt+0x8940>
   18d44:	b	18c8c <fputs@plt+0xf58c>
   18d48:	ldr	r3, [r5, #48]	; 0x30
   18d4c:	mov	r0, r6
   18d50:	str	r3, [r5, #44]	; 0x2c
   18d54:	bl	3d774 <fputs@plt+0x34074>
   18d58:	subs	r7, r0, #0
   18d5c:	blt	18d7c <fputs@plt+0xf67c>
   18d60:	ldr	r0, [r5, #56]	; 0x38
   18d64:	mov	r1, r7
   18d68:	bl	3d394 <fputs@plt+0x33c94>
   18d6c:	cmp	r0, #0
   18d70:	blt	18c8c <fputs@plt+0xf58c>
   18d74:	str	r7, [r5, #48]	; 0x30
   18d78:	b	18cf8 <fputs@plt+0xf5f8>
   18d7c:	bl	3d724 <fputs@plt+0x34024>
   18d80:	movw	r3, #20012	; 0x4e2c
   18d84:	movt	r3, #7
   18d88:	mov	r1, r6
   18d8c:	ldr	r2, [r3]
   18d90:	mov	r7, r0
   18d94:	bl	3d298 <fputs@plt+0x33b98>
   18d98:	cmp	r0, #0
   18d9c:	bne	18d60 <fputs@plt+0xf660>
   18da0:	b	18c8c <fputs@plt+0xf58c>
   18da4:	mov	r0, #1
   18da8:	bl	18bc4 <fputs@plt+0xf4c4>
   18dac:	mov	r1, r0
   18db0:	mov	r0, r5
   18db4:	bl	12040 <fputs@plt+0x8940>
   18db8:	b	18d20 <fputs@plt+0xf620>
   18dbc:	bl	95d4 <__stack_chk_fail@plt>
   18dc0:	push	{r4, lr}
   18dc4:	mov	r0, #0
   18dc8:	bl	281dc <fputs@plt+0x1eadc>
   18dcc:	movw	lr, #3424	; 0xd60
   18dd0:	movt	lr, #7
   18dd4:	subs	r1, r0, #0
   18dd8:	beq	18e58 <fputs@plt+0xf758>
   18ddc:	ldr	r3, [lr, #204]	; 0xcc
   18de0:	cmp	r1, r3
   18de4:	beq	18e5c <fputs@plt+0xf75c>
   18de8:	ldrb	r3, [r1]
   18dec:	cmp	r3, #0
   18df0:	beq	18e30 <fputs@plt+0xf730>
   18df4:	movw	ip, #16416	; 0x4020
   18df8:	movt	ip, #7
   18dfc:	ldrb	r3, [ip, r3]
   18e00:	cmp	r3, #0
   18e04:	beq	18e5c <fputs@plt+0xf75c>
   18e08:	mov	r3, r1
   18e0c:	b	18e28 <fputs@plt+0xf728>
   18e10:	ldrb	r2, [r3, #1]!
   18e14:	cmp	r2, #0
   18e18:	beq	18e30 <fputs@plt+0xf730>
   18e1c:	ldrb	r2, [ip, r2]
   18e20:	cmp	r2, #0
   18e24:	beq	18e5c <fputs@plt+0xf75c>
   18e28:	cmn	r3, #1
   18e2c:	bne	18e10 <fputs@plt+0xf710>
   18e30:	mov	r0, r1
   18e34:	mov	r2, #10
   18e38:	mov	r1, #0
   18e3c:	ldr	r4, [lr]
   18e40:	bl	952c <strtol@plt>
   18e44:	mov	r1, r0
   18e48:	mov	r0, r4
   18e4c:	bl	10d54 <fputs@plt+0x7654>
   18e50:	pop	{r4, lr}
   18e54:	b	27424 <fputs@plt+0x1dd24>
   18e58:	ldr	r1, [lr, #204]	; 0xcc
   18e5c:	ldr	r0, [lr]
   18e60:	bl	18c60 <fputs@plt+0xf560>
   18e64:	pop	{r4, lr}
   18e68:	b	27424 <fputs@plt+0x1dd24>
   18e6c:	push	{r4, r5, r6, r7, lr}
   18e70:	movw	r4, #3232	; 0xca0
   18e74:	movt	r4, #7
   18e78:	sub	sp, sp, #12
   18e7c:	mov	r7, r0
   18e80:	ldr	r3, [r4]
   18e84:	str	r3, [sp, #4]
   18e88:	bl	25d70 <fputs@plt+0x1c670>
   18e8c:	cmp	r0, #0
   18e90:	bne	18f04 <fputs@plt+0xf804>
   18e94:	mov	r3, #1
   18e98:	str	r3, [sp]
   18e9c:	movw	r6, #3424	; 0xd60
   18ea0:	movt	r6, #7
   18ea4:	ldr	r5, [r6]
   18ea8:	ldr	r2, [r5, #48]	; 0x30
   18eac:	str	r3, [r5, #144]	; 0x90
   18eb0:	str	r2, [r5, #140]	; 0x8c
   18eb4:	bl	3d714 <fputs@plt+0x34014>
   18eb8:	cmp	r7, #0
   18ebc:	str	r0, [r5, #48]	; 0x30
   18ec0:	bne	18ee0 <fputs@plt+0xf7e0>
   18ec4:	bl	27424 <fputs@plt+0x1dd24>
   18ec8:	ldr	r2, [sp, #4]
   18ecc:	ldr	r3, [r4]
   18ed0:	cmp	r2, r3
   18ed4:	bne	18f78 <fputs@plt+0xf878>
   18ed8:	add	sp, sp, #12
   18edc:	pop	{r4, r5, r6, r7, pc}
   18ee0:	ldr	r5, [r6]
   18ee4:	mov	r3, #1
   18ee8:	mov	r0, r3
   18eec:	str	r3, [r5, #148]	; 0x94
   18ef0:	bl	18bc4 <fputs@plt+0xf4c4>
   18ef4:	mov	r1, r0
   18ef8:	mov	r0, r5
   18efc:	bl	12040 <fputs@plt+0x8940>
   18f00:	b	18ec4 <fputs@plt+0xf7c4>
   18f04:	mov	r0, sp
   18f08:	bl	41cf8 <fputs@plt+0x385f8>
   18f0c:	cmp	r0, #0
   18f10:	beq	18e94 <fputs@plt+0xf794>
   18f14:	ldr	r3, [sp]
   18f18:	cmp	r3, #0
   18f1c:	bgt	18e9c <fputs@plt+0xf79c>
   18f20:	movw	r6, #3424	; 0xd60
   18f24:	movt	r6, #7
   18f28:	ldr	r5, [r6]
   18f2c:	ldr	r3, [r5, #144]	; 0x90
   18f30:	cmp	r3, #0
   18f34:	ble	18f6c <fputs@plt+0xf86c>
   18f38:	ldr	r2, [r5, #48]	; 0x30
   18f3c:	cmp	r7, #0
   18f40:	ldr	r3, [r5, #140]	; 0x8c
   18f44:	str	r2, [r5, #44]	; 0x2c
   18f48:	str	r3, [r5, #48]	; 0x30
   18f4c:	beq	18f6c <fputs@plt+0xf86c>
   18f50:	mov	r0, #0
   18f54:	str	r0, [r5, #148]	; 0x94
   18f58:	bl	18bc4 <fputs@plt+0xf4c4>
   18f5c:	mov	r1, r0
   18f60:	mov	r0, r5
   18f64:	bl	12040 <fputs@plt+0x8940>
   18f68:	ldr	r5, [r6]
   18f6c:	mov	r3, #0
   18f70:	str	r3, [r5, #144]	; 0x90
   18f74:	b	18ec4 <fputs@plt+0xf7c4>
   18f78:	bl	95d4 <__stack_chk_fail@plt>
   18f7c:	mov	r0, #1
   18f80:	b	18e6c <fputs@plt+0xf76c>
   18f84:	mov	r0, #0
   18f88:	b	18e6c <fputs@plt+0xf76c>
   18f8c:	ldr	r3, [r0, #144]	; 0x90
   18f90:	push	{r4, r5, r6, lr}
   18f94:	cmp	r3, #0
   18f98:	sub	sp, sp, #8
   18f9c:	mov	r4, r0
   18fa0:	ble	18fb4 <fputs@plt+0xf8b4>
   18fa4:	sub	r0, r3, #1
   18fa8:	str	r0, [r4, #144]	; 0x90
   18fac:	cmp	r0, #0
   18fb0:	beq	19148 <fputs@plt+0xfa48>
   18fb4:	ldr	r3, [r4, #216]	; 0xd8
   18fb8:	cmp	r3, #0
   18fbc:	bne	19184 <fputs@plt+0xfa84>
   18fc0:	ldr	r3, [r4, #200]	; 0xc8
   18fc4:	cmp	r3, #0
   18fc8:	beq	18fd4 <fputs@plt+0xf8d4>
   18fcc:	mov	r0, r4
   18fd0:	bl	13d6c <fputs@plt+0xa66c>
   18fd4:	ldr	r0, [r4, #164]	; 0xa4
   18fd8:	cmp	r0, #0
   18fdc:	beq	19054 <fputs@plt+0xf954>
   18fe0:	ldr	r3, [r0]
   18fe4:	ldr	r3, [r3, #104]	; 0x68
   18fe8:	blx	r3
   18fec:	cmp	r0, #0
   18ff0:	beq	19054 <fputs@plt+0xf954>
   18ff4:	ldr	r0, [r4, #164]	; 0xa4
   18ff8:	ldr	r3, [r0]
   18ffc:	ldr	r3, [r3, #28]
   19000:	blx	r3
   19004:	ldr	r3, [r4, #164]	; 0xa4
   19008:	ldr	r1, [r4, #172]	; 0xac
   1900c:	ldr	r2, [r3]
   19010:	ldr	r2, [r2, #48]	; 0x30
   19014:	rsb	r1, r0, r1
   19018:	mov	r0, r3
   1901c:	str	r1, [r4, #172]	; 0xac
   19020:	blx	r2
   19024:	ldr	r3, [r4, #164]	; 0xa4
   19028:	ldr	r1, [r4, #176]	; 0xb0
   1902c:	ldm	r3, {r2, ip}
   19030:	str	ip, [r4, #164]	; 0xa4
   19034:	ldr	r2, [r2, #4]
   19038:	rsb	r1, r0, r1
   1903c:	mov	r0, r3
   19040:	str	r1, [r4, #176]	; 0xb0
   19044:	blx	r2
   19048:	ldr	r0, [r4, #164]	; 0xa4
   1904c:	cmp	r0, #0
   19050:	bne	18fe0 <fputs@plt+0xf8e0>
   19054:	ldr	r3, [r4]
   19058:	mov	r2, #0
   1905c:	str	r2, [r4, #80]	; 0x50
   19060:	cmp	r3, r2
   19064:	bne	191d0 <fputs@plt+0xfad0>
   19068:	ldr	r2, [r4, #76]	; 0x4c
   1906c:	cmp	r2, #0
   19070:	bne	19190 <fputs@plt+0xfa90>
   19074:	ldr	r3, [r4, #84]	; 0x54
   19078:	cmp	r3, #0
   1907c:	ble	19224 <fputs@plt+0xfb24>
   19080:	movw	r0, #15148	; 0x3b2c
   19084:	movt	r0, #7
   19088:	ldr	ip, [r4, #136]	; 0x88
   1908c:	sub	r3, r3, #1
   19090:	ldr	r2, [r4, #172]	; 0xac
   19094:	ldr	r1, [r0]
   19098:	rsb	r2, r2, ip
   1909c:	str	r3, [r4, #84]	; 0x54
   190a0:	cmp	r2, r1
   190a4:	ldr	r5, [r4, #164]	; 0xa4
   190a8:	addgt	r2, r2, r2, lsr #31
   190ac:	mov	r1, #0
   190b0:	ldrgt	r3, [r4, #132]	; 0x84
   190b4:	str	r1, [r4, #164]	; 0xa4
   190b8:	addgt	r3, r3, r2, asr #1
   190bc:	ldr	r2, [r4, #172]	; 0xac
   190c0:	strgt	r3, [r4, #132]	; 0x84
   190c4:	mov	r3, #1
   190c8:	ldr	r1, [r0]
   190cc:	cmp	r5, #0
   190d0:	str	r1, [r4, #180]	; 0xb4
   190d4:	beq	1910c <fputs@plt+0xfa0c>
   190d8:	movw	r0, #14896	; 0x3a30
   190dc:	movt	r0, #7
   190e0:	ldr	r0, [r0]
   190e4:	cmp	r0, #0
   190e8:	beq	190f8 <fputs@plt+0xf9f8>
   190ec:	ldr	r6, [r4, #72]	; 0x48
   190f0:	cmp	r6, #0
   190f4:	beq	191ec <fputs@plt+0xfaec>
   190f8:	mov	r1, r5
   190fc:	mov	r0, r4
   19100:	bl	11470 <fputs@plt+0x7d70>
   19104:	mov	r3, #0
   19108:	str	r3, [r4, #288]	; 0x120
   1910c:	ldr	r3, [r4, #156]	; 0x9c
   19110:	cmp	r3, #0
   19114:	ble	19140 <fputs@plt+0xfa40>
   19118:	ldr	r2, [r4, #160]	; 0xa0
   1911c:	cmp	r2, #0
   19120:	beq	19130 <fputs@plt+0xfa30>
   19124:	ldr	r2, [r4, #80]	; 0x50
   19128:	cmp	r2, #0
   1912c:	bne	19140 <fputs@plt+0xfa40>
   19130:	sub	r3, r3, #1
   19134:	str	r3, [r4, #156]	; 0x9c
   19138:	cmp	r3, #0
   1913c:	beq	191dc <fputs@plt+0xfadc>
   19140:	add	sp, sp, #8
   19144:	pop	{r4, r5, r6, pc}
   19148:	ldr	r1, [r4, #148]	; 0x94
   1914c:	ldr	r2, [r4, #48]	; 0x30
   19150:	ldr	r3, [r4, #140]	; 0x8c
   19154:	cmp	r1, #0
   19158:	str	r2, [r4, #44]	; 0x2c
   1915c:	str	r3, [r4, #48]	; 0x30
   19160:	beq	18fb4 <fputs@plt+0xf8b4>
   19164:	str	r0, [r4, #148]	; 0x94
   19168:	bl	18bc4 <fputs@plt+0xf4c4>
   1916c:	mov	r1, r0
   19170:	mov	r0, r4
   19174:	bl	12040 <fputs@plt+0x8940>
   19178:	ldr	r3, [r4, #216]	; 0xd8
   1917c:	cmp	r3, #0
   19180:	beq	18fc0 <fputs@plt+0xf8c0>
   19184:	mov	r0, r4
   19188:	bl	140e4 <fputs@plt+0xa9e4>
   1918c:	b	18fc0 <fputs@plt+0xf8c0>
   19190:	movw	r2, #3392	; 0xd40
   19194:	movt	r2, #7
   19198:	str	r3, [r4, #76]	; 0x4c
   1919c:	ldr	r3, [r2]
   191a0:	cmp	r3, #0
   191a4:	moveq	r3, #1
   191a8:	movne	r3, #2
   191ac:	str	r3, [r4, #80]	; 0x50
   191b0:	ldr	r3, [r4, #164]	; 0xa4
   191b4:	cmp	r3, #0
   191b8:	movweq	r3, #15148	; 0x3b2c
   191bc:	movteq	r3, #7
   191c0:	addne	r3, r4, #172	; 0xac
   191c4:	ldr	r3, [r3]
   191c8:	str	r3, [r4, #180]	; 0xb4
   191cc:	b	1910c <fputs@plt+0xfa0c>
   191d0:	mov	r0, r4
   191d4:	bl	17e68 <fputs@plt+0xe768>
   191d8:	b	191b0 <fputs@plt+0xfab0>
   191dc:	ldr	r0, [r4, #152]	; 0x98
   191e0:	add	sp, sp, #8
   191e4:	pop	{r4, r5, r6, lr}
   191e8:	b	1d7f8 <fputs@plt+0x140f8>
   191ec:	movw	r0, #3364	; 0xd24
   191f0:	movt	r0, #7
   191f4:	mov	r1, r6
   191f8:	ldr	r0, [r0]
   191fc:	stm	sp, {r2, r3}
   19200:	add	r0, r0, #72	; 0x48
   19204:	bl	306dc <fputs@plt+0x26fdc>
   19208:	ldr	r1, [r4, #336]	; 0x150
   1920c:	ldm	sp, {r2, r3}
   19210:	cmp	r1, #0
   19214:	strne	r6, [r4, #336]	; 0x150
   19218:	moveq	r1, #1
   1921c:	streq	r1, [r4, #332]	; 0x14c
   19220:	b	190f8 <fputs@plt+0xf9f8>
   19224:	ldr	r3, [r4, #88]	; 0x58
   19228:	cmp	r3, #0
   1922c:	ble	19278 <fputs@plt+0xfb78>
   19230:	movw	r0, #15148	; 0x3b2c
   19234:	movt	r0, #7
   19238:	ldr	ip, [r4, #136]	; 0x88
   1923c:	sub	r3, r3, #1
   19240:	ldr	r2, [r4, #172]	; 0xac
   19244:	ldr	r1, [r0]
   19248:	rsb	r2, r2, ip
   1924c:	str	r3, [r4, #88]	; 0x58
   19250:	cmp	r2, r1
   19254:	ldr	r5, [r4, #164]	; 0xa4
   19258:	ldrgt	r3, [r4, #132]	; 0x84
   1925c:	addgt	r2, r3, r2
   19260:	strgt	r2, [r4, #132]	; 0x84
   19264:	mov	r2, #0
   19268:	str	r2, [r4, #164]	; 0xa4
   1926c:	mov	r3, r2
   19270:	ldr	r2, [r4, #172]	; 0xac
   19274:	b	190c8 <fputs@plt+0xf9c8>
   19278:	ldr	r2, [r4, #72]	; 0x48
   1927c:	cmp	r2, #0
   19280:	bne	191d0 <fputs@plt+0xfad0>
   19284:	ldr	r5, [r4, #164]	; 0xa4
   19288:	mov	r3, r2
   1928c:	str	r2, [r4, #164]	; 0xa4
   19290:	movw	r0, #15148	; 0x3b2c
   19294:	ldr	r2, [r4, #172]	; 0xac
   19298:	movt	r0, #7
   1929c:	b	190c8 <fputs@plt+0xf9c8>
   192a0:	movw	r3, #14896	; 0x3a30
   192a4:	movt	r3, #7
   192a8:	push	{r4, r5, r6, r7, lr}
   192ac:	movw	r6, #3232	; 0xca0
   192b0:	movt	r6, #7
   192b4:	ldr	r0, [r3]
   192b8:	sub	sp, sp, #44	; 0x2c
   192bc:	mov	r4, r1
   192c0:	ldr	r3, [r6]
   192c4:	cmp	r0, #0
   192c8:	mov	r7, r2
   192cc:	str	r3, [sp, #36]	; 0x24
   192d0:	beq	1937c <fputs@plt+0xfc7c>
   192d4:	movw	r0, #3364	; 0xd24
   192d8:	movw	r3, #3360	; 0xd20
   192dc:	movt	r0, #7
   192e0:	movt	r3, #7
   192e4:	ldr	r0, [r0]
   192e8:	ldr	r3, [r3]
   192ec:	cmp	r0, r3
   192f0:	beq	19394 <fputs@plt+0xfc94>
   192f4:	mov	r0, sp
   192f8:	bl	1b5ac <fputs@plt+0x11eac>
   192fc:	movw	r1, #53396	; 0xd094
   19300:	mov	r0, sp
   19304:	movt	r1, #4
   19308:	bl	1bb84 <fputs@plt+0x12484>
   1930c:	ldrb	r1, [r4]
   19310:	cmp	r1, #0
   19314:	movwne	r5, #49044	; 0xbf94
   19318:	movtne	r5, #6
   1931c:	beq	19340 <fputs@plt+0xfc40>
   19320:	ldrb	r3, [r5, r1]
   19324:	cmp	r3, #0
   19328:	bne	19334 <fputs@plt+0xfc34>
   1932c:	mov	r0, sp
   19330:	bl	1ba44 <fputs@plt+0x12344>
   19334:	ldrb	r1, [r4, #1]!
   19338:	cmp	r1, #0
   1933c:	bne	19320 <fputs@plt+0xfc20>
   19340:	mov	r0, sp
   19344:	mov	r1, #32
   19348:	bl	1ba44 <fputs@plt+0x12344>
   1934c:	mov	r1, r7
   19350:	mov	r0, sp
   19354:	bl	1bc08 <fputs@plt+0x12508>
   19358:	mov	r0, #80	; 0x50
   1935c:	bl	49000 <_Znwj@@Base>
   19360:	mov	r1, sp
   19364:	mov	r2, #0
   19368:	mov	r4, r0
   1936c:	bl	3f8ec <fputs@plt+0x361ec>
   19370:	mov	r0, sp
   19374:	bl	1a170 <fputs@plt+0x10a70>
   19378:	mov	r0, r4
   1937c:	ldr	r2, [sp, #36]	; 0x24
   19380:	ldr	r3, [r6]
   19384:	cmp	r2, r3
   19388:	bne	193b4 <fputs@plt+0xfcb4>
   1938c:	add	sp, sp, #44	; 0x2c
   19390:	pop	{r4, r5, r6, r7, pc}
   19394:	ldr	r3, [r0, #132]	; 0x84
   19398:	cmp	r3, #0
   1939c:	beq	192f4 <fputs@plt+0xfbf4>
   193a0:	movw	r3, #15144	; 0x3b28
   193a4:	movt	r3, #7
   193a8:	ldr	r1, [r3]
   193ac:	bl	d52c <fputs@plt+0x3e2c>
   193b0:	b	192f4 <fputs@plt+0xfbf4>
   193b4:	bl	95d4 <__stack_chk_fail@plt>
   193b8:	mov	r0, r4
   193bc:	bl	49050 <_ZdlPv@@Base>
   193c0:	mov	r0, sp
   193c4:	bl	1a170 <fputs@plt+0x10a70>
   193c8:	bl	9460 <__cxa_end_cleanup@plt>
   193cc:	b	193c0 <fputs@plt+0xfcc0>
   193d0:	push	{r4, r5, r6, lr}
   193d4:	movw	r5, #3232	; 0xca0
   193d8:	movt	r5, #7
   193dc:	ldr	r2, [r0, #200]	; 0xc8
   193e0:	sub	sp, sp, #24
   193e4:	mov	r3, #0
   193e8:	ldr	ip, [r5]
   193ec:	cmp	r2, r3
   193f0:	mov	r4, r0
   193f4:	str	r3, [sp, #8]
   193f8:	str	r3, [sp, #12]
   193fc:	str	ip, [sp, #20]
   19400:	beq	19410 <fputs@plt+0xfd10>
   19404:	str	r1, [sp, #4]
   19408:	bl	13d6c <fputs@plt+0xa66c>
   1940c:	ldr	r1, [sp, #4]
   19410:	ldr	r3, [r4, #212]	; 0xd4
   19414:	cmp	r1, #0
   19418:	ldr	r0, [r4, #204]	; 0xcc
   1941c:	ldr	r6, [r4, #208]	; 0xd0
   19420:	movne	r6, r3
   19424:	cmp	r0, #0
   19428:	beq	19438 <fputs@plt+0xfd38>
   1942c:	ldr	r3, [r0]
   19430:	ldr	r3, [r3, #4]
   19434:	blx	r3
   19438:	subs	r0, r6, #0
   1943c:	beq	19448 <fputs@plt+0xfd48>
   19440:	mov	r1, r4
   19444:	bl	3ef64 <fputs@plt+0x35864>
   19448:	str	r0, [r4, #204]	; 0xcc
   1944c:	add	r1, sp, #8
   19450:	mov	r0, r4
   19454:	add	r2, sp, #12
   19458:	bl	13ba8 <fputs@plt+0xa4a8>
   1945c:	mov	r6, r0
   19460:	cmp	r0, #3
   19464:	ldrls	pc, [pc, r0, lsl #2]
   19468:	b	1955c <fputs@plt+0xfe5c>
   1946c:	ldrdeq	r9, [r1], -r8
   19470:	andeq	r9, r1, ip, lsl #10
   19474:	strdeq	r9, [r1], -r0
   19478:	andeq	r9, r1, ip, ror r4
   1947c:	movw	r3, #45508	; 0xb1c4
   19480:	movt	r3, #6
   19484:	ldr	r2, [sp, #12]
   19488:	movw	r1, #53412	; 0xd0a4
   1948c:	ldr	r3, [r3]
   19490:	movt	r1, #4
   19494:	mov	r0, r4
   19498:	mul	r2, r3, r2
   1949c:	bl	192a0 <fputs@plt+0xfba0>
   194a0:	mov	r1, r0
   194a4:	mov	r0, r4
   194a8:	bl	12040 <fputs@plt+0x8940>
   194ac:	mov	r1, #0
   194b0:	add	r0, sp, #16
   194b4:	bl	408ac <fputs@plt+0x371ac>
   194b8:	ldr	r1, [sp, #16]
   194bc:	ldr	r2, [sp, #8]
   194c0:	mov	r3, #0
   194c4:	str	r6, [r4, #200]	; 0xc8
   194c8:	str	r1, [r4, #188]	; 0xbc
   194cc:	str	r2, [r4, #192]	; 0xc0
   194d0:	str	r3, [r4, #184]	; 0xb8
   194d4:	str	r3, [r4, #232]	; 0xe8
   194d8:	ldr	r2, [sp, #20]
   194dc:	ldr	r3, [r5]
   194e0:	cmp	r2, r3
   194e4:	bne	19570 <fputs@plt+0xfe70>
   194e8:	add	sp, sp, #24
   194ec:	pop	{r4, r5, r6, pc}
   194f0:	movw	r3, #45508	; 0xb1c4
   194f4:	movt	r3, #6
   194f8:	movw	r1, #53420	; 0xd0ac
   194fc:	ldr	r2, [sp, #12]
   19500:	ldr	r3, [r3]
   19504:	movt	r1, #4
   19508:	b	19494 <fputs@plt+0xfd94>
   1950c:	movw	r3, #45508	; 0xb1c4
   19510:	movt	r3, #6
   19514:	ldr	r2, [sp, #12]
   19518:	mov	r0, r4
   1951c:	ldr	r3, [r3]
   19520:	movw	r1, #53404	; 0xd09c
   19524:	movt	r1, #4
   19528:	mul	r2, r3, r2
   1952c:	bl	192a0 <fputs@plt+0xfba0>
   19530:	mov	r1, r0
   19534:	mov	r0, r4
   19538:	bl	12040 <fputs@plt+0x8940>
   1953c:	ldr	r1, [sp, #8]
   19540:	mov	r0, r4
   19544:	mov	r2, #0
   19548:	bl	13c3c <fputs@plt+0xa53c>
   1954c:	mov	r1, r0
   19550:	mov	r0, r4
   19554:	bl	12040 <fputs@plt+0x8940>
   19558:	b	194d8 <fputs@plt+0xfdd8>
   1955c:	movw	r1, #49664	; 0xc200
   19560:	movw	r0, #2930	; 0xb72
   19564:	movt	r1, #4
   19568:	bl	430dc <fputs@plt+0x399dc>
   1956c:	b	194ac <fputs@plt+0xfdac>
   19570:	bl	95d4 <__stack_chk_fail@plt>
   19574:	nop	{0}
   19578:	ldr	r0, [r0, #24]
   1957c:	bx	lr
   19580:	ldr	r0, [r0, #28]
   19584:	bx	lr
   19588:	ldr	r0, [r0, #36]	; 0x24
   1958c:	bx	lr
   19590:	ldr	r0, [r0, #40]	; 0x28
   19594:	bx	lr
   19598:	ldr	r0, [r0, #48]	; 0x30
   1959c:	bx	lr
   195a0:	ldr	r0, [r0, #60]	; 0x3c
   195a4:	bx	lr
   195a8:	ldr	r0, [r0, #64]	; 0x40
   195ac:	bx	lr
   195b0:	ldr	r0, [r0, #80]	; 0x50
   195b4:	bx	lr
   195b8:	ldr	r3, [pc, #20]	; 195d4 <fputs@plt+0xfed4>
   195bc:	push	{r4, lr}
   195c0:	mov	r4, r0
   195c4:	str	r3, [r0]
   195c8:	bl	b2ec <fputs@plt+0x1bec>
   195cc:	mov	r0, r4
   195d0:	pop	{r4, pc}
   195d4:	andeq	r2, r5, r0, ror #3
   195d8:	ldr	r3, [pc, #28]	; 195fc <fputs@plt+0xfefc>
   195dc:	push	{r4, lr}
   195e0:	mov	r4, r0
   195e4:	str	r3, [r0]
   195e8:	bl	b2ec <fputs@plt+0x1bec>
   195ec:	mov	r0, r4
   195f0:	bl	49050 <_ZdlPv@@Base>
   195f4:	mov	r0, r4
   195f8:	pop	{r4, pc}
   195fc:	andeq	r2, r5, r0, ror #3
   19600:	ldr	r3, [pc, #20]	; 1961c <fputs@plt+0xff1c>
   19604:	push	{r4, lr}
   19608:	mov	r4, r0
   1960c:	str	r3, [r0]
   19610:	bl	b2ec <fputs@plt+0x1bec>
   19614:	mov	r0, r4
   19618:	pop	{r4, pc}
   1961c:	andeq	r2, r5, r0, ror #3
   19620:	ldr	r3, [pc, #28]	; 19644 <fputs@plt+0xff44>
   19624:	push	{r4, lr}
   19628:	mov	r4, r0
   1962c:	str	r3, [r0]
   19630:	bl	b2ec <fputs@plt+0x1bec>
   19634:	mov	r0, r4
   19638:	bl	49050 <_ZdlPv@@Base>
   1963c:	mov	r0, r4
   19640:	pop	{r4, pc}
   19644:	andeq	r2, r5, r0, ror #3
   19648:	ldr	r3, [pc, #20]	; 19664 <fputs@plt+0xff64>
   1964c:	push	{r4, lr}
   19650:	mov	r4, r0
   19654:	str	r3, [r0]
   19658:	bl	b2ec <fputs@plt+0x1bec>
   1965c:	mov	r0, r4
   19660:	pop	{r4, pc}
   19664:	andeq	r2, r5, r0, ror #3
   19668:	ldr	r3, [pc, #28]	; 1968c <fputs@plt+0xff8c>
   1966c:	push	{r4, lr}
   19670:	mov	r4, r0
   19674:	str	r3, [r0]
   19678:	bl	b2ec <fputs@plt+0x1bec>
   1967c:	mov	r0, r4
   19680:	bl	49050 <_ZdlPv@@Base>
   19684:	mov	r0, r4
   19688:	pop	{r4, pc}
   1968c:	andeq	r2, r5, r0, ror #3
   19690:	ldr	r3, [pc, #20]	; 196ac <fputs@plt+0xffac>
   19694:	push	{r4, lr}
   19698:	mov	r4, r0
   1969c:	str	r3, [r0]
   196a0:	bl	b2ec <fputs@plt+0x1bec>
   196a4:	mov	r0, r4
   196a8:	pop	{r4, pc}
   196ac:	andeq	r2, r5, r0, ror #3
   196b0:	ldr	r3, [pc, #28]	; 196d4 <fputs@plt+0xffd4>
   196b4:	push	{r4, lr}
   196b8:	mov	r4, r0
   196bc:	str	r3, [r0]
   196c0:	bl	b2ec <fputs@plt+0x1bec>
   196c4:	mov	r0, r4
   196c8:	bl	49050 <_ZdlPv@@Base>
   196cc:	mov	r0, r4
   196d0:	pop	{r4, pc}
   196d4:	andeq	r2, r5, r0, ror #3
   196d8:	ldr	r3, [pc, #20]	; 196f4 <fputs@plt+0xfff4>
   196dc:	push	{r4, lr}
   196e0:	mov	r4, r0
   196e4:	str	r3, [r0]
   196e8:	bl	b2ec <fputs@plt+0x1bec>
   196ec:	mov	r0, r4
   196f0:	pop	{r4, pc}
   196f4:	andeq	r2, r5, r0, ror #3
   196f8:	ldr	r3, [pc, #28]	; 1971c <fputs@plt+0x1001c>
   196fc:	push	{r4, lr}
   19700:	mov	r4, r0
   19704:	str	r3, [r0]
   19708:	bl	b2ec <fputs@plt+0x1bec>
   1970c:	mov	r0, r4
   19710:	bl	49050 <_ZdlPv@@Base>
   19714:	mov	r0, r4
   19718:	pop	{r4, pc}
   1971c:	andeq	r2, r5, r0, ror #3
   19720:	ldr	r3, [pc, #20]	; 1973c <fputs@plt+0x1003c>
   19724:	push	{r4, lr}
   19728:	mov	r4, r0
   1972c:	str	r3, [r0]
   19730:	bl	b2ec <fputs@plt+0x1bec>
   19734:	mov	r0, r4
   19738:	pop	{r4, pc}
   1973c:	andeq	r2, r5, r0, ror #3
   19740:	ldr	r3, [pc, #28]	; 19764 <fputs@plt+0x10064>
   19744:	push	{r4, lr}
   19748:	mov	r4, r0
   1974c:	str	r3, [r0]
   19750:	bl	b2ec <fputs@plt+0x1bec>
   19754:	mov	r0, r4
   19758:	bl	49050 <_ZdlPv@@Base>
   1975c:	mov	r0, r4
   19760:	pop	{r4, pc}
   19764:	andeq	r2, r5, r0, ror #3
   19768:	ldr	r3, [pc, #32]	; 19790 <fputs@plt+0x10090>
   1976c:	push	{r4, lr}
   19770:	mov	r4, r0
   19774:	ldr	r1, [r0, #4]
   19778:	str	r3, [r0]
   1977c:	bl	16a68 <fputs@plt+0xd368>
   19780:	mov	r3, #0
   19784:	mov	r0, r4
   19788:	str	r3, [r4, #4]
   1978c:	pop	{r4, pc}
   19790:	andeq	fp, r4, r8, lsl pc
   19794:	ldr	r3, [pc, #40]	; 197c4 <fputs@plt+0x100c4>
   19798:	push	{r4, lr}
   1979c:	mov	r4, r0
   197a0:	ldr	r1, [r0, #4]
   197a4:	str	r3, [r0]
   197a8:	bl	16a68 <fputs@plt+0xd368>
   197ac:	mov	r3, #0
   197b0:	mov	r0, r4
   197b4:	str	r3, [r4, #4]
   197b8:	bl	49050 <_ZdlPv@@Base>
   197bc:	mov	r0, r4
   197c0:	pop	{r4, pc}
   197c4:	andeq	fp, r4, r8, lsl pc
   197c8:	mvn	r0, #0
   197cc:	bx	lr
   197d0:	mvn	r0, #0
   197d4:	bx	lr
   197d8:	mov	r0, #1
   197dc:	bx	lr
   197e0:	ldrb	r3, [r0, #28]
   197e4:	ldrb	r0, [r1, #28]
   197e8:	subs	r3, r3, r0
   197ec:	rsbs	r0, r3, #0
   197f0:	adcs	r0, r0, r3
   197f4:	bx	lr
   197f8:	movw	r0, #56104	; 0xdb28
   197fc:	movt	r0, #4
   19800:	bx	lr
   19804:	mov	r0, #0
   19808:	bx	lr
   1980c:	mov	r0, #0
   19810:	bx	lr
   19814:	mov	r0, #0
   19818:	bx	lr
   1981c:	bx	lr
   19820:	movw	r0, #56132	; 0xdb44
   19824:	movt	r0, #4
   19828:	bx	lr
   1982c:	mov	r0, #0
   19830:	bx	lr
   19834:	mov	r0, #0
   19838:	bx	lr
   1983c:	push	{r4, lr}
   19840:	mov	r4, r0
   19844:	ldr	r0, [r0, #4]
   19848:	cmp	r0, #0
   1984c:	beq	1985c <fputs@plt+0x1015c>
   19850:	ldr	r2, [r0]
   19854:	ldr	r3, [r2, #4]
   19858:	blx	r3
   1985c:	mov	r0, r4
   19860:	pop	{r4, pc}
   19864:	mov	r0, #0
   19868:	bx	lr
   1986c:	mov	r0, #0
   19870:	bx	lr
   19874:	push	{r3, lr}
   19878:	ldr	r3, [r0, #8]
   1987c:	blx	r3
   19880:	pop	{r3, pc}
   19884:	ldr	r3, [r0, #64]	; 0x40
   19888:	ldr	ip, [r0, #76]	; 0x4c
   1988c:	cmp	r3, #0
   19890:	push	{r4, r5, r6, lr}
   19894:	mov	r4, r0
   19898:	ldrne	r3, [r0, #68]	; 0x44
   1989c:	mov	r6, r1
   198a0:	addne	r3, r3, #1
   198a4:	strne	r3, [r0, #68]	; 0x44
   198a8:	mov	r3, #0
   198ac:	cmp	ip, r3
   198b0:	str	r3, [r0, #64]	; 0x40
   198b4:	ble	199ec <fputs@plt+0x102ec>
   198b8:	ldr	r3, [r0, #72]	; 0x48
   198bc:	ldr	r5, [r0, #16]
   198c0:	add	r2, r3, #128	; 0x80
   198c4:	cmp	r5, r2
   198c8:	ldrcs	r3, [r3, #128]	; 0x80
   198cc:	movcs	r5, r3
   198d0:	strcs	r3, [r0, #72]	; 0x48
   198d4:	ldrb	r3, [r5]
   198d8:	cmp	r3, #0
   198dc:	beq	19968 <fputs@plt+0x10268>
   198e0:	ldr	r0, [r0, #72]	; 0x48
   198e4:	str	r5, [r4, #12]
   198e8:	add	r0, r0, #128	; 0x80
   198ec:	rsb	r3, r5, r0
   198f0:	cmp	ip, r3
   198f4:	addlt	r0, r5, ip
   198f8:	cmp	r5, r0
   198fc:	bcs	199f4 <fputs@plt+0x102f4>
   19900:	ldrb	r3, [r5]
   19904:	add	r6, r5, #1
   19908:	cmp	r3, #17
   1990c:	cmpne	r3, #10
   19910:	beq	199cc <fputs@plt+0x102cc>
   19914:	cmp	r3, #0
   19918:	beq	19a04 <fputs@plt+0x10304>
   1991c:	mov	r1, r6
   19920:	b	19940 <fputs@plt+0x10240>
   19924:	ldrb	r3, [r1]
   19928:	add	r1, r2, #1
   1992c:	cmp	r3, #10
   19930:	cmpne	r3, #17
   19934:	beq	199d0 <fputs@plt+0x102d0>
   19938:	cmp	r3, #0
   1993c:	beq	199e4 <fputs@plt+0x102e4>
   19940:	cmp	r1, r0
   19944:	mov	r2, r1
   19948:	bne	19924 <fputs@plt+0x10224>
   1994c:	rsb	r0, r0, r5
   19950:	add	ip, ip, r0
   19954:	str	r2, [r4, #16]
   19958:	str	ip, [r4, #76]	; 0x4c
   1995c:	str	r6, [r4, #12]
   19960:	ldrb	r0, [r5]
   19964:	pop	{r4, r5, r6, pc}
   19968:	cmp	r1, #0
   1996c:	beq	199a4 <fputs@plt+0x102a4>
   19970:	ldr	r0, [r0, #80]	; 0x50
   19974:	ldr	r3, [r0]
   19978:	ldr	r3, [r3, #8]
   1997c:	blx	r3
   19980:	ldr	r3, [r4, #48]	; 0x30
   19984:	cmp	r3, #0
   19988:	movwne	r3, #3632	; 0xe30
   1998c:	movtne	r3, #7
   19990:	ldrne	ip, [r4, #76]	; 0x4c
   19994:	ldrne	r3, [r3]
   19998:	ldreq	ip, [r4, #76]	; 0x4c
   1999c:	str	r0, [r6]
   199a0:	str	r3, [r0, #20]
   199a4:	ldr	r3, [r4, #80]	; 0x50
   199a8:	add	r5, r5, #1
   199ac:	sub	ip, ip, #1
   199b0:	mov	r0, #0
   199b4:	ldr	r3, [r3, #4]
   199b8:	str	ip, [r4, #76]	; 0x4c
   199bc:	str	r5, [r4, #12]
   199c0:	str	r3, [r4, #80]	; 0x50
   199c4:	str	r5, [r4, #16]
   199c8:	pop	{r4, r5, r6, pc}
   199cc:	mov	r2, r5
   199d0:	add	r2, r2, #1
   199d4:	mov	r3, #1
   199d8:	rsb	r0, r2, r5
   199dc:	str	r3, [r4, #64]	; 0x40
   199e0:	b	19950 <fputs@plt+0x10250>
   199e4:	rsb	r0, r2, r5
   199e8:	b	19950 <fputs@plt+0x10250>
   199ec:	mvn	r0, #0
   199f0:	pop	{r4, r5, r6, pc}
   199f4:	mov	r2, r5
   199f8:	mov	r0, #0
   199fc:	add	r6, r5, #1
   19a00:	b	19950 <fputs@plt+0x10250>
   19a04:	mov	r0, r3
   19a08:	mov	r2, r5
   19a0c:	b	19950 <fputs@plt+0x10250>
   19a10:	ldr	r3, [r0, #76]	; 0x4c
   19a14:	cmp	r3, #0
   19a18:	ble	19a38 <fputs@plt+0x10338>
   19a1c:	ldr	r2, [r0, #72]	; 0x48
   19a20:	ldr	r3, [r0, #16]
   19a24:	add	r1, r2, #128	; 0x80
   19a28:	cmp	r3, r1
   19a2c:	ldrcs	r3, [r2, #128]	; 0x80
   19a30:	ldrb	r0, [r3]
   19a34:	bx	lr
   19a38:	mvn	r0, #0
   19a3c:	bx	lr
   19a40:	ldr	r3, [pc, #4]	; 19a4c <fputs@plt+0x1034c>
   19a44:	str	r3, [r0]
   19a48:	bx	lr
   19a4c:	andeq	sp, r4, r0, asr #3
   19a50:	movw	r3, #3632	; 0xe30
   19a54:	movt	r3, #7
   19a58:	ldr	ip, [pc, #16]	; 19a70 <fputs@plt+0x10370>
   19a5c:	ldr	r1, [r3, #4]
   19a60:	str	ip, [r0]
   19a64:	str	r1, [r0, #20]
   19a68:	str	r0, [r3, #4]
   19a6c:	bx	lr
   19a70:	andeq	sp, r4, r0, asr #3
   19a74:	ldr	r0, [r0, #96]	; 0x60
   19a78:	bx	lr
   19a7c:	ldr	r0, [r0, #92]	; 0x5c
   19a80:	bx	lr
   19a84:	bx	lr
   19a88:	mov	r0, #2
   19a8c:	bx	lr
   19a90:	movw	r0, #56144	; 0xdb50
   19a94:	movt	r0, #4
   19a98:	bx	lr
   19a9c:	mov	r0, #0
   19aa0:	bx	lr
   19aa4:	mov	r0, #0
   19aa8:	bx	lr
   19aac:	movw	r3, #45408	; 0xb160
   19ab0:	movt	r3, #6
   19ab4:	push	{r4, r5, r6, lr}
   19ab8:	movw	r5, #3232	; 0xca0
   19abc:	movt	r5, #7
   19ac0:	ldr	r4, [r3]
   19ac4:	sub	sp, sp, #16
   19ac8:	mov	r6, r1
   19acc:	ldr	r3, [r5]
   19ad0:	cmp	r4, #0
   19ad4:	str	r3, [sp, #12]
   19ad8:	bne	19aec <fputs@plt+0x103ec>
   19adc:	b	19b20 <fputs@plt+0x10420>
   19ae0:	ldr	r4, [r4, #20]
   19ae4:	cmp	r4, #0
   19ae8:	beq	19b20 <fputs@plt+0x10420>
   19aec:	ldr	ip, [r4]
   19af0:	mov	r0, r4
   19af4:	mov	r1, #0
   19af8:	add	r2, sp, #8
   19afc:	add	r3, sp, #4
   19b00:	ldr	ip, [ip, #44]	; 0x2c
   19b04:	blx	ip
   19b08:	cmp	r0, #0
   19b0c:	beq	19ae0 <fputs@plt+0x103e0>
   19b10:	ldr	r3, [sp, #4]
   19b14:	mov	r0, #1
   19b18:	str	r3, [r6]
   19b1c:	b	19b24 <fputs@plt+0x10424>
   19b20:	mov	r0, #0
   19b24:	ldr	r2, [sp, #12]
   19b28:	ldr	r3, [r5]
   19b2c:	cmp	r2, r3
   19b30:	bne	19b3c <fputs@plt+0x1043c>
   19b34:	add	sp, sp, #16
   19b38:	pop	{r4, r5, r6, pc}
   19b3c:	bl	95d4 <__stack_chk_fail@plt>
   19b40:	movw	r3, #45408	; 0xb160
   19b44:	movt	r3, #6
   19b48:	push	{r4, r5, lr}
   19b4c:	movw	r5, #3232	; 0xca0
   19b50:	movt	r5, #7
   19b54:	ldr	r4, [r3]
   19b58:	sub	sp, sp, #20
   19b5c:	ldr	r3, [r5]
   19b60:	cmp	r4, #0
   19b64:	str	r3, [sp, #12]
   19b68:	bne	19b7c <fputs@plt+0x1047c>
   19b6c:	b	19ba8 <fputs@plt+0x104a8>
   19b70:	ldr	r4, [r4, #20]
   19b74:	cmp	r4, #0
   19b78:	beq	19ba8 <fputs@plt+0x104a8>
   19b7c:	ldr	ip, [r4]
   19b80:	mov	r0, r4
   19b84:	mov	r1, #0
   19b88:	add	r2, sp, #8
   19b8c:	add	r3, sp, #4
   19b90:	ldr	ip, [ip, #44]	; 0x2c
   19b94:	blx	ip
   19b98:	cmp	r0, #0
   19b9c:	beq	19b70 <fputs@plt+0x10470>
   19ba0:	ldr	r0, [sp, #8]
   19ba4:	b	19bac <fputs@plt+0x104ac>
   19ba8:	mov	r0, #0
   19bac:	ldr	r2, [sp, #12]
   19bb0:	ldr	r3, [r5]
   19bb4:	cmp	r2, r3
   19bb8:	bne	19bc4 <fputs@plt+0x104c4>
   19bbc:	add	sp, sp, #20
   19bc0:	pop	{r4, r5, pc}
   19bc4:	bl	95d4 <__stack_chk_fail@plt>
   19bc8:	ldr	r0, [r0, #8]
   19bcc:	bx	lr
   19bd0:	push	{r4, lr}
   19bd4:	mov	r4, r0
   19bd8:	ldr	r0, [r0]
   19bdc:	cmp	r0, #0
   19be0:	beq	19bfc <fputs@plt+0x104fc>
   19be4:	ldr	r3, [r0, #4]
   19be8:	str	r3, [r4]
   19bec:	bl	49050 <_ZdlPv@@Base>
   19bf0:	ldr	r0, [r4]
   19bf4:	cmp	r0, #0
   19bf8:	bne	19be4 <fputs@plt+0x104e4>
   19bfc:	mov	r0, r4
   19c00:	pop	{r4, pc}
   19c04:	ldr	r2, [r1]
   19c08:	push	{r3, r4, r5, lr}
   19c0c:	cmp	r2, #0
   19c10:	mov	r4, r1
   19c14:	mov	r5, r0
   19c18:	bne	19c24 <fputs@plt+0x10524>
   19c1c:	b	19c34 <fputs@plt+0x10534>
   19c20:	mov	r2, r3
   19c24:	ldr	r3, [r2, #4]
   19c28:	cmp	r3, #0
   19c2c:	bne	19c20 <fputs@plt+0x10520>
   19c30:	add	r4, r2, #4
   19c34:	mov	r0, #8
   19c38:	bl	49000 <_Znwj@@Base>
   19c3c:	mov	r2, #0
   19c40:	str	r5, [r0]
   19c44:	str	r2, [r0, #4]
   19c48:	str	r0, [r4]
   19c4c:	pop	{r3, r4, r5, pc}
   19c50:	cmp	r1, #0
   19c54:	push	{r4, r5, r6, lr}
   19c58:	mov	r5, r0
   19c5c:	sub	sp, sp, #8
   19c60:	mov	r6, r2
   19c64:	beq	19c90 <fputs@plt+0x10590>
   19c68:	movw	r4, #14944	; 0x3a60
   19c6c:	movt	r4, #7
   19c70:	str	r1, [r0, #32]
   19c74:	ldr	r0, [r4]
   19c78:	cmp	r0, #0
   19c7c:	beq	19ca0 <fputs@plt+0x105a0>
   19c80:	ldr	r3, [r0]
   19c84:	mov	r2, #0
   19c88:	ldr	r3, [r3, #36]	; 0x24
   19c8c:	blx	r3
   19c90:	mov	r0, #1
   19c94:	str	r6, [r5, #28]
   19c98:	add	sp, sp, #8
   19c9c:	pop	{r4, r5, r6, pc}
   19ca0:	str	r1, [sp, #4]
   19ca4:	bl	3f598 <fputs@plt+0x35e98>
   19ca8:	ldr	r0, [r4]
   19cac:	ldr	r1, [sp, #4]
   19cb0:	b	19c80 <fputs@plt+0x10580>
   19cb4:	push	{r3, r4, r5, lr}
   19cb8:	mov	r5, r2
   19cbc:	ldr	r4, [r0, #32]
   19cc0:	ldr	r1, [r0, #28]
   19cc4:	cmp	r4, #0
   19cc8:	str	r1, [r3]
   19ccc:	beq	19ce8 <fputs@plt+0x105e8>
   19cd0:	movw	r1, #56168	; 0xdb68
   19cd4:	mov	r0, r4
   19cd8:	movt	r1, #4
   19cdc:	bl	96d0 <strcmp@plt>
   19ce0:	cmp	r0, #0
   19ce4:	beq	19cf4 <fputs@plt+0x105f4>
   19ce8:	str	r4, [r5]
   19cec:	mov	r0, #1
   19cf0:	pop	{r3, r4, r5, pc}
   19cf4:	movw	r3, #56172	; 0xdb6c
   19cf8:	mov	r0, #1
   19cfc:	movt	r3, #4
   19d00:	str	r3, [r5]
   19d04:	pop	{r3, r4, r5, pc}
   19d08:	push	{r4, r5, r6, lr}
   19d0c:	mov	r5, r0
   19d10:	ldr	r6, [pc, #68]	; 19d5c <fputs@plt+0x1065c>
   19d14:	mov	r4, #0
   19d18:	b	19d24 <fputs@plt+0x10624>
   19d1c:	cmp	r4, #24
   19d20:	beq	19d54 <fputs@plt+0x10654>
   19d24:	ldr	r1, [r6, r4, lsl #3]
   19d28:	mov	r0, r5
   19d2c:	bl	96d0 <strcmp@plt>
   19d30:	movw	r3, #53688	; 0xd1b8
   19d34:	lsl	r2, r4, #3
   19d38:	movt	r3, #4
   19d3c:	add	r4, r4, #1
   19d40:	cmp	r0, #0
   19d44:	bne	19d1c <fputs@plt+0x1061c>
   19d48:	add	r3, r3, r2
   19d4c:	ldr	r0, [r3, #192]	; 0xc0
   19d50:	pop	{r4, r5, r6, pc}
   19d54:	mov	r0, #0
   19d58:	pop	{r4, r5, r6, pc}
   19d5c:	andeq	sp, r4, r4, ror r2
   19d60:	push	{r4, r5, lr}
   19d64:	movw	r4, #3232	; 0xca0
   19d68:	movt	r4, #7
   19d6c:	sub	sp, sp, #60	; 0x3c
   19d70:	mov	r5, r0
   19d74:	ldr	r1, [r0, #32]
   19d78:	ldr	r3, [r4]
   19d7c:	mov	r0, sp
   19d80:	str	r3, [sp, #52]	; 0x34
   19d84:	bl	440a0 <fputs@plt+0x3a9a0>
   19d88:	ldr	r1, [r5, #28]
   19d8c:	add	r0, sp, #16
   19d90:	bl	440cc <fputs@plt+0x3a9cc>
   19d94:	ldr	r1, [r5, #36]	; 0x24
   19d98:	movw	r2, #56200	; 0xdb88
   19d9c:	movw	r3, #56192	; 0xdb80
   19da0:	cmp	r1, #0
   19da4:	movt	r2, #4
   19da8:	movt	r3, #4
   19dac:	add	r0, sp, #32
   19db0:	moveq	r1, r2
   19db4:	movne	r1, r3
   19db8:	bl	440a0 <fputs@plt+0x3a9a0>
   19dbc:	add	r2, sp, #16
   19dc0:	add	r3, sp, #32
   19dc4:	mov	r1, sp
   19dc8:	movw	r0, #56208	; 0xdb90
   19dcc:	movt	r0, #4
   19dd0:	bl	44200 <fputs@plt+0x3ab00>
   19dd4:	ldr	r2, [sp, #52]	; 0x34
   19dd8:	ldr	r3, [r4]
   19ddc:	cmp	r2, r3
   19de0:	bne	19dec <fputs@plt+0x106ec>
   19de4:	add	sp, sp, #60	; 0x3c
   19de8:	pop	{r4, r5, pc}
   19dec:	bl	95d4 <__stack_chk_fail@plt>
   19df0:	push	{r4, r5, lr}
   19df4:	movw	r5, #3232	; 0xca0
   19df8:	movt	r5, #7
   19dfc:	ldr	r1, [r0, #32]
   19e00:	sub	sp, sp, #44	; 0x2c
   19e04:	mov	r4, r0
   19e08:	ldr	r3, [r5]
   19e0c:	cmp	r1, #0
   19e10:	str	r3, [sp, #36]	; 0x24
   19e14:	beq	19e9c <fputs@plt+0x1079c>
   19e18:	mov	r0, sp
   19e1c:	bl	440a0 <fputs@plt+0x3a9a0>
   19e20:	ldr	r3, [r4, #68]	; 0x44
   19e24:	ldr	r1, [r4, #36]	; 0x24
   19e28:	add	r0, sp, #16
   19e2c:	add	r1, r1, r3
   19e30:	sub	r1, r1, #1
   19e34:	bl	440cc <fputs@plt+0x3a9cc>
   19e38:	mov	r1, sp
   19e3c:	add	r2, sp, #16
   19e40:	movw	r0, #56236	; 0xdbac
   19e44:	movw	r3, #18728	; 0x4928
   19e48:	movt	r0, #4
   19e4c:	movt	r3, #7
   19e50:	bl	44200 <fputs@plt+0x3ab00>
   19e54:	ldr	r1, [r4, #60]	; 0x3c
   19e58:	cmp	r1, #0
   19e5c:	beq	19edc <fputs@plt+0x107dc>
   19e60:	ldr	r3, [r4, #92]	; 0x5c
   19e64:	cmp	r3, #0
   19e68:	beq	19eb4 <fputs@plt+0x107b4>
   19e6c:	mov	r0, sp
   19e70:	bl	440a0 <fputs@plt+0x3a9a0>
   19e74:	ldr	r1, [r4, #92]	; 0x5c
   19e78:	add	r0, sp, #16
   19e7c:	bl	440a0 <fputs@plt+0x3a9a0>
   19e80:	movw	r0, #56256	; 0xdbc0
   19e84:	movw	r3, #18728	; 0x4928
   19e88:	mov	r1, sp
   19e8c:	add	r2, sp, #16
   19e90:	movt	r0, #4
   19e94:	movt	r3, #7
   19e98:	bl	44200 <fputs@plt+0x3ab00>
   19e9c:	ldr	r2, [sp, #36]	; 0x24
   19ea0:	ldr	r3, [r5]
   19ea4:	cmp	r2, r3
   19ea8:	bne	19efc <fputs@plt+0x107fc>
   19eac:	add	sp, sp, #44	; 0x2c
   19eb0:	pop	{r4, r5, pc}
   19eb4:	add	r0, sp, #16
   19eb8:	bl	440a0 <fputs@plt+0x3a9a0>
   19ebc:	movw	r2, #18728	; 0x4928
   19ec0:	movt	r2, #7
   19ec4:	add	r1, sp, #16
   19ec8:	movw	r0, #51604	; 0xc994
   19ecc:	movt	r0, #4
   19ed0:	mov	r3, r2
   19ed4:	bl	44200 <fputs@plt+0x3ab00>
   19ed8:	b	19e9c <fputs@plt+0x1079c>
   19edc:	movw	r1, #18728	; 0x4928
   19ee0:	movt	r1, #7
   19ee4:	movw	r0, #51700	; 0xc9f4
   19ee8:	movt	r0, #4
   19eec:	mov	r2, r1
   19ef0:	mov	r3, r1
   19ef4:	bl	44200 <fputs@plt+0x3ab00>
   19ef8:	b	19e9c <fputs@plt+0x1079c>
   19efc:	bl	95d4 <__stack_chk_fail@plt>
   19f00:	push	{r4, lr}
   19f04:	mov	r4, r0
   19f08:	ldr	r0, [r0, #24]
   19f0c:	ldr	r3, [pc, #28]	; 19f30 <fputs@plt+0x10830>
   19f10:	cmp	r0, #0
   19f14:	str	r3, [r4]
   19f18:	beq	19f20 <fputs@plt+0x10820>
   19f1c:	bl	961c <_ZdaPv@plt>
   19f20:	ldr	r3, [pc, #12]	; 19f34 <fputs@plt+0x10834>
   19f24:	mov	r0, r4
   19f28:	str	r3, [r4]
   19f2c:	pop	{r4, pc}
   19f30:	andeq	sp, r4, r0, asr #6
   19f34:	andeq	sp, r4, r0, asr #3
   19f38:	push	{r4, lr}
   19f3c:	mov	r4, r0
   19f40:	ldr	r0, [r0, #24]
   19f44:	ldr	r3, [pc, #36]	; 19f70 <fputs@plt+0x10870>
   19f48:	cmp	r0, #0
   19f4c:	str	r3, [r4]
   19f50:	beq	19f58 <fputs@plt+0x10858>
   19f54:	bl	961c <_ZdaPv@plt>
   19f58:	ldr	r3, [pc, #20]	; 19f74 <fputs@plt+0x10874>
   19f5c:	mov	r0, r4
   19f60:	str	r3, [r4]
   19f64:	bl	49050 <_ZdlPv@@Base>
   19f68:	mov	r0, r4
   19f6c:	pop	{r4, pc}
   19f70:	andeq	sp, r4, r0, asr #6
   19f74:	andeq	sp, r4, r0, asr #3
   19f78:	ldr	r3, [r0, #8]
   19f7c:	ldr	r0, [r3]
   19f80:	b	48f34 <fputs@plt+0x3f834>
   19f84:	push	{r3, lr}
   19f88:	movw	r3, #45408	; 0xb160
   19f8c:	movt	r3, #6
   19f90:	ldr	r0, [r3]
   19f94:	ldr	r3, [r0]
   19f98:	ldr	r3, [r3, #40]	; 0x28
   19f9c:	blx	r3
   19fa0:	pop	{r3, lr}
   19fa4:	b	48f34 <fputs@plt+0x3f834>
   19fa8:	movw	r3, #45408	; 0xb160
   19fac:	movt	r3, #6
   19fb0:	push	{r4, r5, lr}
   19fb4:	movw	r5, #3232	; 0xca0
   19fb8:	movt	r5, #7
   19fbc:	ldr	r4, [r3]
   19fc0:	sub	sp, sp, #20
   19fc4:	ldr	r3, [r5]
   19fc8:	cmp	r4, #0
   19fcc:	str	r3, [sp, #12]
   19fd0:	bne	19fe4 <fputs@plt+0x108e4>
   19fd4:	b	1a010 <fputs@plt+0x10910>
   19fd8:	ldr	r4, [r4, #20]
   19fdc:	cmp	r4, #0
   19fe0:	beq	1a010 <fputs@plt+0x10910>
   19fe4:	ldr	ip, [r4]
   19fe8:	mov	r0, r4
   19fec:	mov	r1, #0
   19ff0:	add	r2, sp, #8
   19ff4:	add	r3, sp, #4
   19ff8:	ldr	ip, [ip, #44]	; 0x2c
   19ffc:	blx	ip
   1a000:	cmp	r0, #0
   1a004:	beq	19fd8 <fputs@plt+0x108d8>
   1a008:	ldr	r0, [sp, #4]
   1a00c:	b	1a018 <fputs@plt+0x10918>
   1a010:	mov	r0, #0
   1a014:	str	r0, [sp, #4]
   1a018:	bl	48f34 <fputs@plt+0x3f834>
   1a01c:	ldr	r2, [sp, #12]
   1a020:	ldr	r3, [r5]
   1a024:	cmp	r2, r3
   1a028:	bne	1a034 <fputs@plt+0x10934>
   1a02c:	add	sp, sp, #20
   1a030:	pop	{r4, r5, pc}
   1a034:	bl	95d4 <__stack_chk_fail@plt>
   1a038:	cmp	r1, #0
   1a03c:	mov	ip, r0
   1a040:	push	{r4}		; (str r4, [sp, #-4]!)
   1a044:	beq	1a078 <fputs@plt+0x10978>
   1a048:	ldr	r1, [r0, #32]
   1a04c:	cmp	r1, #0
   1a050:	beq	1a078 <fputs@plt+0x10978>
   1a054:	ldr	r4, [r0, #36]	; 0x24
   1a058:	mov	r0, #1
   1a05c:	ldr	ip, [ip, #68]	; 0x44
   1a060:	str	r1, [r2]
   1a064:	add	r2, r4, ip
   1a068:	pop	{r4}		; (ldr r4, [sp], #4)
   1a06c:	sub	r2, r2, #1
   1a070:	str	r2, [r3]
   1a074:	bx	lr
   1a078:	mov	r0, r1
   1a07c:	pop	{r4}		; (ldr r4, [sp], #4)
   1a080:	bx	lr
   1a084:	push	{r4, lr}
   1a088:	mov	r4, r0
   1a08c:	ldrb	r0, [r0, #33]	; 0x21
   1a090:	cmp	r0, #0
   1a094:	popeq	{r4, pc}
   1a098:	ldrb	r0, [r4, #32]
   1a09c:	cmp	r0, #0
   1a0a0:	popeq	{r4, pc}
   1a0a4:	movw	r3, #3424	; 0xd60
   1a0a8:	movt	r3, #7
   1a0ac:	mov	r1, #0
   1a0b0:	ldr	r0, [r3]
   1a0b4:	bl	193d0 <fputs@plt+0xfcd0>
   1a0b8:	mov	r3, #0
   1a0bc:	mov	r0, #1
   1a0c0:	strb	r3, [r4, #33]	; 0x21
   1a0c4:	pop	{r4, pc}
   1a0c8:	push	{r4, r5, r6, lr}
   1a0cc:	subs	r6, r1, #0
   1a0d0:	ble	1a110 <fputs@plt+0x10a10>
   1a0d4:	ldr	r3, [r0, #100]	; 0x64
   1a0d8:	cmp	r6, r3
   1a0dc:	bgt	1a110 <fputs@plt+0x10a10>
   1a0e0:	cmp	r6, #1
   1a0e4:	ldr	r4, [r0, #96]	; 0x60
   1a0e8:	ble	1a108 <fputs@plt+0x10a08>
   1a0ec:	mov	r5, #1
   1a0f0:	cmp	r4, #0
   1a0f4:	add	r5, r5, #1
   1a0f8:	beq	1a118 <fputs@plt+0x10a18>
   1a0fc:	cmp	r5, r6
   1a100:	ldr	r4, [r4, #40]	; 0x28
   1a104:	bne	1a0f0 <fputs@plt+0x109f0>
   1a108:	ldr	r0, [r4, #36]	; 0x24
   1a10c:	pop	{r4, r5, r6, pc}
   1a110:	mov	r0, #0
   1a114:	pop	{r4, r5, r6, pc}
   1a118:	movw	r1, #56268	; 0xdbcc
   1a11c:	movw	r0, #3765	; 0xeb5
   1a120:	movt	r1, #4
   1a124:	bl	430dc <fputs@plt+0x399dc>
   1a128:	b	1a0fc <fputs@plt+0x109fc>
   1a12c:	push	{r4, r5, r6, lr}
   1a130:	movw	r4, #3632	; 0xe30
   1a134:	movt	r4, #7
   1a138:	mov	r6, r0
   1a13c:	ldr	r5, [r4, #8]
   1a140:	ldr	r3, [r4]
   1a144:	cmp	r5, #0
   1a148:	sub	r3, r3, #1
   1a14c:	str	r3, [r4]
   1a150:	beq	1a164 <fputs@plt+0x10a64>
   1a154:	mov	r0, r5
   1a158:	bl	2f394 <fputs@plt+0x25c94>
   1a15c:	mov	r0, r5
   1a160:	bl	49050 <_ZdlPv@@Base>
   1a164:	ldr	r3, [r6, #8]
   1a168:	str	r3, [r4, #8]
   1a16c:	pop	{r4, r5, r6, pc}
   1a170:	push	{r3, r4, r5, lr}
   1a174:	mov	r5, r0
   1a178:	ldr	r4, [r0, #32]
   1a17c:	ldr	r3, [pc, #148]	; 1a218 <fputs@plt+0x10b18>
   1a180:	cmp	r4, #0
   1a184:	str	r3, [r0]
   1a188:	beq	1a1a0 <fputs@plt+0x10aa0>
   1a18c:	ldr	r3, [r4]
   1a190:	sub	r3, r3, #1
   1a194:	str	r3, [r4]
   1a198:	cmp	r3, #0
   1a19c:	ble	1a1b8 <fputs@plt+0x10ab8>
   1a1a0:	ldr	r3, [pc, #116]	; 1a21c <fputs@plt+0x10b1c>
   1a1a4:	mov	r0, r5
   1a1a8:	str	r3, [r5]
   1a1ac:	bl	b2ec <fputs@plt+0x1bec>
   1a1b0:	mov	r0, r5
   1a1b4:	pop	{r3, r4, r5, pc}
   1a1b8:	ldr	r0, [r4, #20]
   1a1bc:	bl	3acfc <fputs@plt+0x315fc>
   1a1c0:	b	1a1d0 <fputs@plt+0x10ad0>
   1a1c4:	ldr	r3, [r0, #128]	; 0x80
   1a1c8:	str	r3, [r4, #12]
   1a1cc:	bl	49050 <_ZdlPv@@Base>
   1a1d0:	ldr	r0, [r4, #12]
   1a1d4:	cmp	r0, #0
   1a1d8:	bne	1a1c4 <fputs@plt+0x10ac4>
   1a1dc:	mov	r0, r4
   1a1e0:	bl	49050 <_ZdlPv@@Base>
   1a1e4:	b	1a1a0 <fputs@plt+0x10aa0>
   1a1e8:	ldr	r0, [r4, #12]
   1a1ec:	cmp	r0, #0
   1a1f0:	beq	1a204 <fputs@plt+0x10b04>
   1a1f4:	ldr	r3, [r0, #128]	; 0x80
   1a1f8:	str	r3, [r4, #12]
   1a1fc:	bl	49050 <_ZdlPv@@Base>
   1a200:	b	1a1e8 <fputs@plt+0x10ae8>
   1a204:	ldr	r3, [pc, #16]	; 1a21c <fputs@plt+0x10b1c>
   1a208:	mov	r0, r5
   1a20c:	str	r3, [r5]
   1a210:	bl	b2ec <fputs@plt+0x1bec>
   1a214:	bl	9460 <__cxa_end_cleanup@plt>
   1a218:	andeq	sp, r4, r0, lsr #10
   1a21c:	andeq	sp, r4, r0, lsr #7
   1a220:	push	{r4, lr}
   1a224:	mov	r4, r0
   1a228:	bl	1a170 <fputs@plt+0x10a70>
   1a22c:	mov	r0, r4
   1a230:	bl	49050 <_ZdlPv@@Base>
   1a234:	mov	r0, r4
   1a238:	pop	{r4, pc}
   1a23c:	push	{r4, r5, r6, lr}
   1a240:	subs	r6, r1, #0
   1a244:	mov	r4, r0
   1a248:	pople	{r4, r5, r6, pc}
   1a24c:	ldr	r3, [r0, #100]	; 0x64
   1a250:	cmp	r3, #0
   1a254:	pople	{r4, r5, r6, pc}
   1a258:	ldr	r5, [r4, #96]	; 0x60
   1a25c:	ldr	r3, [r5, #40]	; 0x28
   1a260:	mov	r0, r5
   1a264:	str	r3, [r4, #96]	; 0x60
   1a268:	bl	1a170 <fputs@plt+0x10a70>
   1a26c:	mov	r0, r5
   1a270:	bl	49050 <_ZdlPv@@Base>
   1a274:	ldr	r3, [r4, #100]	; 0x64
   1a278:	subs	r6, r6, #1
   1a27c:	sub	r3, r3, #1
   1a280:	str	r3, [r4, #100]	; 0x64
   1a284:	popeq	{r4, r5, r6, pc}
   1a288:	cmp	r3, #0
   1a28c:	bgt	1a258 <fputs@plt+0x10b58>
   1a290:	pop	{r4, r5, r6, pc}
   1a294:	push	{r3, r4, r5, lr}
   1a298:	mov	r5, r0
   1a29c:	ldr	r4, [r0, #96]	; 0x60
   1a2a0:	ldr	r3, [pc, #120]	; 1a320 <fputs@plt+0x10c20>
   1a2a4:	cmp	r4, #0
   1a2a8:	str	r3, [r0]
   1a2ac:	beq	1a2d4 <fputs@plt+0x10bd4>
   1a2b0:	ldr	r3, [r4, #40]	; 0x28
   1a2b4:	mov	r0, r4
   1a2b8:	str	r3, [r5, #96]	; 0x60
   1a2bc:	bl	1a170 <fputs@plt+0x10a70>
   1a2c0:	mov	r0, r4
   1a2c4:	bl	49050 <_ZdlPv@@Base>
   1a2c8:	ldr	r4, [r5, #96]	; 0x60
   1a2cc:	cmp	r4, #0
   1a2d0:	bne	1a2b0 <fputs@plt+0x10bb0>
   1a2d4:	ldr	r3, [pc, #72]	; 1a324 <fputs@plt+0x10c24>
   1a2d8:	mov	r0, r5
   1a2dc:	str	r3, [r0], #24
   1a2e0:	bl	1a170 <fputs@plt+0x10a70>
   1a2e4:	ldr	r3, [pc, #60]	; 1a328 <fputs@plt+0x10c28>
   1a2e8:	mov	r0, r5
   1a2ec:	str	r3, [r5]
   1a2f0:	pop	{r3, r4, r5, pc}
   1a2f4:	ldr	r3, [pc, #44]	; 1a328 <fputs@plt+0x10c28>
   1a2f8:	str	r3, [r5]
   1a2fc:	bl	9460 <__cxa_end_cleanup@plt>
   1a300:	ldr	r3, [pc, #28]	; 1a324 <fputs@plt+0x10c24>
   1a304:	mov	r0, r5
   1a308:	str	r3, [r0], #24
   1a30c:	bl	1a170 <fputs@plt+0x10a70>
   1a310:	b	1a2f4 <fputs@plt+0x10bf4>
   1a314:	ldr	r3, [pc, #12]	; 1a328 <fputs@plt+0x10c28>
   1a318:	str	r3, [r5]
   1a31c:	bl	9520 <_ZSt9terminatev@plt>
   1a320:	muleq	r4, r8, r5
   1a324:	andeq	sp, r4, r8, lsr r5
   1a328:	andeq	sp, r4, r0, asr #3
   1a32c:	push	{r4, lr}
   1a330:	mov	r4, r0
   1a334:	bl	1a294 <fputs@plt+0x10b94>
   1a338:	mov	r0, r4
   1a33c:	bl	49050 <_ZdlPv@@Base>
   1a340:	mov	r0, r4
   1a344:	pop	{r4, pc}
   1a348:	ldr	r1, [pc, #20]	; 1a364 <fputs@plt+0x10c64>
   1a34c:	mov	r2, #0
   1a350:	str	r2, [r0, #4]
   1a354:	str	r2, [r0, #12]
   1a358:	str	r1, [r0]
   1a35c:	str	r2, [r0, #16]
   1a360:	bx	lr
   1a364:	andeq	sp, r4, r0, asr #3
   1a368:	ldr	ip, [pc, #20]	; 1a384 <fputs@plt+0x10c84>
   1a36c:	mov	r2, #0
   1a370:	str	r1, [r0, #4]
   1a374:	str	r2, [r0, #12]
   1a378:	str	ip, [r0]
   1a37c:	str	r2, [r0, #16]
   1a380:	bx	lr
   1a384:	andeq	sp, r4, r0, asr #3
   1a388:	movw	ip, #18788	; 0x4964
   1a38c:	movt	ip, #7
   1a390:	push	{r4, r5, r6, r7, r8, lr}
   1a394:	mov	r4, r0
   1a398:	ldr	ip, [ip]
   1a39c:	mov	r6, r3
   1a3a0:	ldr	r8, [pc, #140]	; 1a434 <fputs@plt+0x10d34>
   1a3a4:	mov	r5, r2
   1a3a8:	cmp	ip, #0
   1a3ac:	str	r3, [r4, #36]	; 0x24
   1a3b0:	add	r0, r8, #1696	; 0x6a0
   1a3b4:	mov	r3, #1
   1a3b8:	add	r0, r0, #8
   1a3bc:	str	r1, [r4, #24]
   1a3c0:	str	r0, [r4]
   1a3c4:	mov	r0, #0
   1a3c8:	str	r2, [r4, #32]
   1a3cc:	str	r3, [r4, #28]
   1a3d0:	str	r0, [r4, #4]
   1a3d4:	str	r0, [r4, #12]
   1a3d8:	str	r0, [r4, #16]
   1a3dc:	str	r0, [r4, #40]	; 0x28
   1a3e0:	str	r0, [r4, #44]	; 0x2c
   1a3e4:	beq	1a418 <fputs@plt+0x10d18>
   1a3e8:	cmp	r2, r0
   1a3ec:	beq	1a418 <fputs@plt+0x10d18>
   1a3f0:	movw	r7, #14944	; 0x3a60
   1a3f4:	movt	r7, #7
   1a3f8:	ldr	r0, [r7]
   1a3fc:	cmp	r0, #0
   1a400:	beq	1a420 <fputs@plt+0x10d20>
   1a404:	ldr	r3, [r0]
   1a408:	mov	r1, r5
   1a40c:	mov	r2, r6
   1a410:	ldr	r3, [r3, #36]	; 0x24
   1a414:	blx	r3
   1a418:	mov	r0, r4
   1a41c:	pop	{r4, r5, r6, r7, r8, pc}
   1a420:	bl	3f598 <fputs@plt+0x35e98>
   1a424:	ldr	r0, [r7]
   1a428:	b	1a404 <fputs@plt+0x10d04>
   1a42c:	str	r8, [r4]
   1a430:	bl	9460 <__cxa_end_cleanup@plt>
   1a434:	andeq	sp, r4, r0, asr #3
   1a438:	movw	r3, #3288	; 0xcd8
   1a43c:	movt	r3, #7
   1a440:	ldr	r2, [r3]
   1a444:	ldr	r3, [r0, #24]
   1a448:	cmp	r3, r2
   1a44c:	beq	1a468 <fputs@plt+0x10d68>
   1a450:	ldr	r2, [r0, #36]	; 0x24
   1a454:	mov	r0, r3
   1a458:	cmp	r2, #0
   1a45c:	bne	1a464 <fputs@plt+0x10d64>
   1a460:	b	93dc <fclose@plt>
   1a464:	b	943c <pclose@plt>
   1a468:	mov	r0, r3
   1a46c:	b	9508 <clearerr@plt>
   1a470:	ldr	r3, [pc, #40]	; 1a4a0 <fputs@plt+0x10da0>
   1a474:	push	{r4, lr}
   1a478:	mov	r4, r0
   1a47c:	str	r3, [r0]
   1a480:	bl	1a438 <fputs@plt+0x10d38>
   1a484:	ldr	r3, [pc, #24]	; 1a4a4 <fputs@plt+0x10da4>
   1a488:	mov	r0, r4
   1a48c:	str	r3, [r4]
   1a490:	pop	{r4, pc}
   1a494:	ldr	r3, [pc, #8]	; 1a4a4 <fputs@plt+0x10da4>
   1a498:	str	r3, [r4]
   1a49c:	bl	9460 <__cxa_end_cleanup@plt>
   1a4a0:	andeq	sp, r4, r8, ror #16
   1a4a4:	andeq	sp, r4, r0, asr #3
   1a4a8:	ldr	r3, [pc, #48]	; 1a4e0 <fputs@plt+0x10de0>
   1a4ac:	push	{r4, lr}
   1a4b0:	mov	r4, r0
   1a4b4:	str	r3, [r0]
   1a4b8:	bl	1a438 <fputs@plt+0x10d38>
   1a4bc:	ldr	r3, [pc, #32]	; 1a4e4 <fputs@plt+0x10de4>
   1a4c0:	mov	r0, r4
   1a4c4:	str	r3, [r4]
   1a4c8:	bl	49050 <_ZdlPv@@Base>
   1a4cc:	mov	r0, r4
   1a4d0:	pop	{r4, pc}
   1a4d4:	ldr	r3, [pc, #8]	; 1a4e4 <fputs@plt+0x10de4>
   1a4d8:	str	r3, [r4]
   1a4dc:	bl	9460 <__cxa_end_cleanup@plt>
   1a4e0:	andeq	sp, r4, r8, ror #16
   1a4e4:	andeq	sp, r4, r0, asr #3
   1a4e8:	push	{r4, r5, r6, lr}
   1a4ec:	mov	r4, r0
   1a4f0:	mov	r5, r1
   1a4f4:	mov	r6, r2
   1a4f8:	bl	1a438 <fputs@plt+0x10d38>
   1a4fc:	mov	r3, #1
   1a500:	mov	r0, r3
   1a504:	str	r3, [r4, #28]
   1a508:	str	r6, [r4, #32]
   1a50c:	mov	r3, #0
   1a510:	str	r5, [r4, #24]
   1a514:	str	r3, [r4, #40]	; 0x28
   1a518:	str	r3, [r4, #44]	; 0x2c
   1a51c:	str	r3, [r4, #36]	; 0x24
   1a520:	str	r3, [r4, #12]
   1a524:	str	r3, [r4, #16]
   1a528:	pop	{r4, r5, r6, pc}
   1a52c:	push	{r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1a530:	movw	r5, #45408	; 0xb160
   1a534:	movt	r5, #6
   1a538:	movw	r6, #3632	; 0xe30
   1a53c:	movt	r6, #7
   1a540:	movw	r8, #3344	; 0xd10
   1a544:	ldr	r3, [r5]
   1a548:	add	sl, r6, #20
   1a54c:	movt	r8, #7
   1a550:	mov	r7, r0
   1a554:	mov	r9, r5
   1a558:	ldr	r2, [r3]
   1a55c:	mov	r0, r3
   1a560:	mov	r1, r7
   1a564:	ldr	r3, [r2, #8]
   1a568:	blx	r3
   1a56c:	cmn	r0, #1
   1a570:	mov	fp, r0
   1a574:	beq	1a580 <fputs@plt+0x10e80>
   1a578:	mov	r0, fp
   1a57c:	pop	{r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1a580:	ldr	r0, [r5]
   1a584:	ldr	r3, [r0]
   1a588:	ldr	r3, [r3, #64]	; 0x40
   1a58c:	blx	r3
   1a590:	cmp	r0, #0
   1a594:	bne	1a578 <fputs@plt+0x10e78>
   1a598:	ldr	r4, [r9]
   1a59c:	movw	r3, #3632	; 0xe30
   1a5a0:	movt	r3, #7
   1a5a4:	cmp	r4, sl
   1a5a8:	beq	1a644 <fputs@plt+0x10f44>
   1a5ac:	ldr	r3, [r4, #4]
   1a5b0:	cmp	r3, #0
   1a5b4:	bne	1a61c <fputs@plt+0x10f1c>
   1a5b8:	ldr	r3, [r6, #12]
   1a5bc:	cmp	r3, #0
   1a5c0:	beq	1a5d0 <fputs@plt+0x10ed0>
   1a5c4:	ldr	r3, [r4, #4]
   1a5c8:	cmp	r3, #0
   1a5cc:	bne	1a628 <fputs@plt+0x10f28>
   1a5d0:	ldr	r2, [r5]
   1a5d4:	mov	r0, r4
   1a5d8:	ldr	r3, [r4]
   1a5dc:	ldr	r1, [r6, #16]
   1a5e0:	ldr	r2, [r2, #20]
   1a5e4:	sub	r1, r1, #1
   1a5e8:	ldr	r3, [r3, #4]
   1a5ec:	str	r1, [r6, #16]
   1a5f0:	str	r2, [r5]
   1a5f4:	blx	r3
   1a5f8:	ldr	r3, [r5]
   1a5fc:	ldr	r2, [r3, #12]
   1a600:	ldr	r1, [r3, #16]
   1a604:	cmp	r2, r1
   1a608:	bcs	1a558 <fputs@plt+0x10e58>
   1a60c:	add	r1, r2, #1
   1a610:	str	r1, [r3, #12]
   1a614:	ldrb	r0, [r2]
   1a618:	pop	{r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1a61c:	mov	r0, r4
   1a620:	bl	1a12c <fputs@plt+0x10a2c>
   1a624:	b	1a5b8 <fputs@plt+0x10eb8>
   1a628:	movw	r2, #56280	; 0xdbd8
   1a62c:	ldr	r0, [r8]
   1a630:	movt	r2, #4
   1a634:	mov	r1, #1
   1a638:	ldr	r3, [r6]
   1a63c:	bl	95e0 <__fprintf_chk@plt>
   1a640:	b	1a5d0 <fputs@plt+0x10ed0>
   1a644:	ldr	r3, [r3, #16]
   1a648:	cmp	r3, #0
   1a64c:	beq	1a578 <fputs@plt+0x10e78>
   1a650:	mov	r0, #524	; 0x20c
   1a654:	movw	r1, #56268	; 0xdbcc
   1a658:	movt	r1, #4
   1a65c:	bl	430dc <fputs@plt+0x399dc>
   1a660:	mov	r0, fp
   1a664:	pop	{r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1a668:	ldr	r3, [r0, #4]
   1a66c:	cmp	r3, #0
   1a670:	bxeq	lr
   1a674:	b	1a12c <fputs@plt+0x10a2c>
   1a678:	push	{r3, r4, r5, r6, r7, r8, r9, lr}
   1a67c:	movw	r6, #45408	; 0xb160
   1a680:	movt	r6, #6
   1a684:	movw	r7, #3632	; 0xe30
   1a688:	movt	r7, #7
   1a68c:	ldr	r0, [r6]
   1a690:	add	r9, r7, #20
   1a694:	mov	r8, r6
   1a698:	ldr	r3, [r0]
   1a69c:	ldr	r3, [r3, #12]
   1a6a0:	blx	r3
   1a6a4:	cmn	r0, #1
   1a6a8:	mov	r5, r0
   1a6ac:	beq	1a6b8 <fputs@plt+0x10fb8>
   1a6b0:	mov	r0, r5
   1a6b4:	pop	{r3, r4, r5, r6, r7, r8, r9, pc}
   1a6b8:	ldr	r0, [r6]
   1a6bc:	ldr	r3, [r0]
   1a6c0:	ldr	r3, [r3, #64]	; 0x40
   1a6c4:	blx	r3
   1a6c8:	cmp	r0, #0
   1a6cc:	bne	1a6b0 <fputs@plt+0x10fb0>
   1a6d0:	ldr	r4, [r8]
   1a6d4:	movw	r3, #3632	; 0xe30
   1a6d8:	movt	r3, #7
   1a6dc:	cmp	r4, r9
   1a6e0:	mov	r2, r4
   1a6e4:	beq	1a748 <fputs@plt+0x11048>
   1a6e8:	ldr	r3, [r4, #4]
   1a6ec:	cmp	r3, #0
   1a6f0:	bne	1a738 <fputs@plt+0x11038>
   1a6f4:	ldr	r3, [r4]
   1a6f8:	mov	r0, r4
   1a6fc:	ldr	r1, [r2, #20]
   1a700:	ldr	r2, [r7, #16]
   1a704:	ldr	r3, [r3, #4]
   1a708:	sub	r2, r2, #1
   1a70c:	str	r1, [r6]
   1a710:	str	r2, [r7, #16]
   1a714:	blx	r3
   1a718:	ldr	r3, [r6]
   1a71c:	ldr	r2, [r3, #12]
   1a720:	mov	r0, r3
   1a724:	ldr	r3, [r3, #16]
   1a728:	cmp	r2, r3
   1a72c:	bcs	1a698 <fputs@plt+0x10f98>
   1a730:	ldrb	r0, [r2]
   1a734:	pop	{r3, r4, r5, r6, r7, r8, r9, pc}
   1a738:	mov	r0, r4
   1a73c:	bl	1a12c <fputs@plt+0x10a2c>
   1a740:	ldr	r2, [r8]
   1a744:	b	1a6f4 <fputs@plt+0x10ff4>
   1a748:	ldr	r3, [r3, #16]
   1a74c:	cmp	r3, #0
   1a750:	beq	1a6b0 <fputs@plt+0x10fb0>
   1a754:	movw	r0, #559	; 0x22f
   1a758:	movw	r1, #56268	; 0xdbcc
   1a75c:	movt	r1, #4
   1a760:	bl	430dc <fputs@plt+0x399dc>
   1a764:	mov	r0, r5
   1a768:	pop	{r3, r4, r5, r6, r7, r8, r9, pc}
   1a76c:	push	{r3, lr}
   1a770:	movw	r3, #45408	; 0xb160
   1a774:	movt	r3, #6
   1a778:	ldr	r0, [r3]
   1a77c:	ldr	r3, [r0]
   1a780:	ldr	r3, [r3, #64]	; 0x40
   1a784:	blx	r3
   1a788:	subs	r3, r0, #2
   1a78c:	rsbs	r0, r3, #0
   1a790:	adcs	r0, r0, r3
   1a794:	pop	{r3, pc}
   1a798:	push	{r4, r5, r6, lr}
   1a79c:	movw	r4, #45408	; 0xb160
   1a7a0:	movt	r4, #6
   1a7a4:	ldr	r0, [r4]
   1a7a8:	ldr	r3, [r0]
   1a7ac:	ldr	r3, [r3, #64]	; 0x40
   1a7b0:	blx	r3
   1a7b4:	cmp	r0, #0
   1a7b8:	beq	1a800 <fputs@plt+0x11100>
   1a7bc:	ldr	r0, [r4]
   1a7c0:	movw	r5, #45408	; 0xb160
   1a7c4:	movt	r5, #6
   1a7c8:	ldr	r3, [r0, #4]
   1a7cc:	ldr	r6, [r0, #20]
   1a7d0:	cmp	r3, #0
   1a7d4:	bne	1a814 <fputs@plt+0x11114>
   1a7d8:	ldr	r3, [r0]
   1a7dc:	ldr	r3, [r3, #4]
   1a7e0:	blx	r3
   1a7e4:	movw	r3, #3632	; 0xe30
   1a7e8:	movt	r3, #7
   1a7ec:	str	r6, [r4]
   1a7f0:	ldr	r2, [r3, #16]
   1a7f4:	sub	r2, r2, #1
   1a7f8:	str	r2, [r3, #16]
   1a7fc:	pop	{r4, r5, r6, pc}
   1a800:	movw	r1, #56268	; 0xdbcc
   1a804:	mov	r0, #580	; 0x244
   1a808:	movt	r1, #4
   1a80c:	bl	430dc <fputs@plt+0x399dc>
   1a810:	b	1a7bc <fputs@plt+0x110bc>
   1a814:	bl	1a12c <fputs@plt+0x10a2c>
   1a818:	ldr	r0, [r5]
   1a81c:	cmp	r0, #0
   1a820:	beq	1a7e4 <fputs@plt+0x110e4>
   1a824:	b	1a7d8 <fputs@plt+0x110d8>
   1a828:	push	{r3, r4, r5, lr}
   1a82c:	movw	r4, #3632	; 0xe30
   1a830:	movt	r4, #7
   1a834:	ldr	r0, [r4, #8]
   1a838:	cmp	r0, #0
   1a83c:	popeq	{r3, r4, r5, pc}
   1a840:	mov	r0, #100	; 0x64
   1a844:	bl	49000 <_Znwj@@Base>
   1a848:	ldr	r1, [r4, #8]
   1a84c:	mov	r5, r0
   1a850:	bl	2f268 <fputs@plt+0x25b68>
   1a854:	mov	r0, r5
   1a858:	pop	{r3, r4, r5, pc}
   1a85c:	mov	r0, r5
   1a860:	bl	49050 <_ZdlPv@@Base>
   1a864:	bl	9460 <__cxa_end_cleanup@plt>
   1a868:	b	1a828 <fputs@plt+0x11128>
   1a86c:	push	{r3, r4, r5, lr}
   1a870:	movw	r3, #45408	; 0xb160
   1a874:	movt	r3, #6
   1a878:	mov	r5, r0
   1a87c:	ldr	r4, [r3]
   1a880:	cmp	r4, #0
   1a884:	bne	1a898 <fputs@plt+0x11198>
   1a888:	b	1a8c8 <fputs@plt+0x111c8>
   1a88c:	ldr	r4, [r4, #20]
   1a890:	cmp	r4, #0
   1a894:	beq	1a8c8 <fputs@plt+0x111c8>
   1a898:	ldr	r3, [r4]
   1a89c:	mov	r0, r4
   1a8a0:	ldr	r3, [r3, #16]
   1a8a4:	blx	r3
   1a8a8:	cmp	r0, #0
   1a8ac:	beq	1a88c <fputs@plt+0x1118c>
   1a8b0:	ldr	r3, [r4]
   1a8b4:	mov	r1, r5
   1a8b8:	mov	r0, r4
   1a8bc:	ldr	r3, [r3, #24]
   1a8c0:	blx	r3
   1a8c4:	pop	{r3, r4, r5, pc}
   1a8c8:	mov	r0, #0
   1a8cc:	pop	{r3, r4, r5, pc}
   1a8d0:	movw	r3, #45408	; 0xb160
   1a8d4:	movt	r3, #6
   1a8d8:	push	{r4, lr}
   1a8dc:	ldr	r4, [r3]
   1a8e0:	cmp	r4, #0
   1a8e4:	bne	1a8f8 <fputs@plt+0x111f8>
   1a8e8:	b	1a924 <fputs@plt+0x11224>
   1a8ec:	ldr	r4, [r4, #20]
   1a8f0:	cmp	r4, #0
   1a8f4:	beq	1a924 <fputs@plt+0x11224>
   1a8f8:	ldr	r3, [r4]
   1a8fc:	mov	r0, r4
   1a900:	ldr	r3, [r3, #16]
   1a904:	blx	r3
   1a908:	cmp	r0, #0
   1a90c:	beq	1a8ec <fputs@plt+0x111ec>
   1a910:	ldr	r3, [r4]
   1a914:	mov	r0, r4
   1a918:	ldr	r3, [r3, #28]
   1a91c:	blx	r3
   1a920:	pop	{r4, pc}
   1a924:	mov	r0, #0
   1a928:	pop	{r4, pc}
   1a92c:	movw	r3, #45408	; 0xb160
   1a930:	movt	r3, #6
   1a934:	push	{r4, lr}
   1a938:	ldr	r4, [r3]
   1a93c:	cmp	r4, #0
   1a940:	bne	1a954 <fputs@plt+0x11254>
   1a944:	b	1a980 <fputs@plt+0x11280>
   1a948:	ldr	r4, [r4, #20]
   1a94c:	cmp	r4, #0
   1a950:	beq	1a980 <fputs@plt+0x11280>
   1a954:	ldr	r3, [r4]
   1a958:	mov	r0, r4
   1a95c:	ldr	r3, [r3, #16]
   1a960:	blx	r3
   1a964:	cmp	r0, #0
   1a968:	beq	1a948 <fputs@plt+0x11248>
   1a96c:	ldr	r3, [r4]
   1a970:	mov	r0, r4
   1a974:	ldr	r3, [r3, #32]
   1a978:	blx	r3
   1a97c:	pop	{r4, pc}
   1a980:	movw	r3, #20012	; 0x4e2c
   1a984:	movt	r3, #7
   1a988:	ldr	r0, [r3]
   1a98c:	pop	{r4, pc}
   1a990:	push	{r3, r4, r5, lr}
   1a994:	movw	r3, #45408	; 0xb160
   1a998:	movt	r3, #6
   1a99c:	mov	r5, r0
   1a9a0:	ldr	r4, [r3]
   1a9a4:	cmp	r4, #0
   1a9a8:	bne	1a9bc <fputs@plt+0x112bc>
   1a9ac:	b	1a9ec <fputs@plt+0x112ec>
   1a9b0:	ldr	r4, [r4, #20]
   1a9b4:	cmp	r4, #0
   1a9b8:	beq	1a9ec <fputs@plt+0x112ec>
   1a9bc:	ldr	r3, [r4]
   1a9c0:	mov	r0, r4
   1a9c4:	ldr	r3, [r3, #16]
   1a9c8:	blx	r3
   1a9cc:	cmp	r0, #0
   1a9d0:	beq	1a9b0 <fputs@plt+0x112b0>
   1a9d4:	ldr	r3, [r4]
   1a9d8:	mov	r1, r5
   1a9dc:	mov	r0, r4
   1a9e0:	ldr	r3, [r3, #36]	; 0x24
   1a9e4:	blx	r3
   1a9e8:	pop	{r3, r4, r5, pc}
   1a9ec:	mov	r0, #0
   1a9f0:	pop	{r3, r4, r5, pc}
   1a9f4:	push	{r3, lr}
   1a9f8:	movw	r3, #45408	; 0xb160
   1a9fc:	movt	r3, #6
   1aa00:	ldr	r0, [r3]
   1aa04:	ldr	r3, [r0]
   1aa08:	ldr	r3, [r3, #40]	; 0x28
   1aa0c:	blx	r3
   1aa10:	pop	{r3, pc}
   1aa14:	push	{r3, r4, r5, lr}
   1aa18:	movw	r3, #45408	; 0xb160
   1aa1c:	movt	r3, #6
   1aa20:	mov	r5, r0
   1aa24:	ldr	r4, [r3]
   1aa28:	cmp	r4, #0
   1aa2c:	bne	1aa40 <fputs@plt+0x11340>
   1aa30:	pop	{r3, r4, r5, pc}
   1aa34:	ldr	r4, [r4, #20]
   1aa38:	cmp	r4, #0
   1aa3c:	beq	1aa70 <fputs@plt+0x11370>
   1aa40:	ldr	r3, [r4]
   1aa44:	mov	r0, r4
   1aa48:	ldr	r3, [r3, #16]
   1aa4c:	blx	r3
   1aa50:	cmp	r0, #0
   1aa54:	beq	1aa34 <fputs@plt+0x11334>
   1aa58:	ldr	r3, [r4]
   1aa5c:	mov	r1, r5
   1aa60:	mov	r0, r4
   1aa64:	ldr	r3, [r3, #60]	; 0x3c
   1aa68:	blx	r3
   1aa6c:	pop	{r3, r4, r5, pc}
   1aa70:	pop	{r3, r4, r5, pc}
   1aa74:	movw	r3, #45408	; 0xb160
   1aa78:	movt	r3, #6
   1aa7c:	push	{r4, lr}
   1aa80:	ldr	r4, [r3]
   1aa84:	cmp	r4, #0
   1aa88:	bne	1aa9c <fputs@plt+0x1139c>
   1aa8c:	b	1aac8 <fputs@plt+0x113c8>
   1aa90:	ldr	r4, [r4, #20]
   1aa94:	cmp	r4, #0
   1aa98:	beq	1aac8 <fputs@plt+0x113c8>
   1aa9c:	ldr	r3, [r4]
   1aaa0:	mov	r0, r4
   1aaa4:	ldr	r3, [r3, #16]
   1aaa8:	blx	r3
   1aaac:	cmp	r0, #0
   1aab0:	beq	1aa90 <fputs@plt+0x11390>
   1aab4:	ldr	r3, [r4]
   1aab8:	mov	r0, r4
   1aabc:	ldr	r3, [r3, #20]
   1aac0:	blx	r3
   1aac4:	pop	{r4, pc}
   1aac8:	mov	r0, #0
   1aacc:	pop	{r4, pc}
   1aad0:	push	{r3, lr}
   1aad4:	bl	1aa74 <fputs@plt+0x11374>
   1aad8:	pop	{r3, lr}
   1aadc:	b	48f34 <fputs@plt+0x3f834>
   1aae0:	push	{r3, r4, r5, r6, r7, lr}
   1aae4:	movw	r3, #45408	; 0xb160
   1aae8:	movt	r3, #6
   1aaec:	mov	r7, r0
   1aaf0:	mov	r6, r1
   1aaf4:	mov	r5, r2
   1aaf8:	ldr	r4, [r3]
   1aafc:	cmp	r4, #0
   1ab00:	bne	1ab14 <fputs@plt+0x11414>
   1ab04:	b	1ab40 <fputs@plt+0x11440>
   1ab08:	ldr	r4, [r4, #20]
   1ab0c:	cmp	r4, #0
   1ab10:	beq	1ab40 <fputs@plt+0x11440>
   1ab14:	ldr	ip, [r4]
   1ab18:	mov	r0, r4
   1ab1c:	mov	r1, r7
   1ab20:	mov	r2, r6
   1ab24:	mov	r3, r5
   1ab28:	ldr	ip, [ip, #44]	; 0x2c
   1ab2c:	blx	ip
   1ab30:	cmp	r0, #0
   1ab34:	beq	1ab08 <fputs@plt+0x11408>
   1ab38:	mov	r0, #1
   1ab3c:	pop	{r3, r4, r5, r6, r7, pc}
   1ab40:	mov	r0, #0
   1ab44:	pop	{r3, r4, r5, r6, r7, pc}
   1ab48:	movw	r3, #45408	; 0xb160
   1ab4c:	movt	r3, #6
   1ab50:	push	{r4, r5, lr}
   1ab54:	movw	r5, #3232	; 0xca0
   1ab58:	movt	r5, #7
   1ab5c:	ldr	r4, [r3]
   1ab60:	sub	sp, sp, #20
   1ab64:	ldr	r3, [r5]
   1ab68:	cmp	r4, #0
   1ab6c:	str	r3, [sp, #12]
   1ab70:	beq	1ab98 <fputs@plt+0x11498>
   1ab74:	ldr	ip, [r4]
   1ab78:	mov	r0, r4
   1ab7c:	mov	r1, #0
   1ab80:	add	r2, sp, #4
   1ab84:	add	r3, sp, #8
   1ab88:	ldr	ip, [ip, #44]	; 0x2c
   1ab8c:	blx	ip
   1ab90:	cmp	r0, #0
   1ab94:	beq	1abb0 <fputs@plt+0x114b0>
   1ab98:	ldr	r2, [sp, #12]
   1ab9c:	ldr	r3, [r5]
   1aba0:	cmp	r2, r3
   1aba4:	bne	1abd0 <fputs@plt+0x114d0>
   1aba8:	add	sp, sp, #20
   1abac:	pop	{r4, r5, pc}
   1abb0:	ldr	r3, [r4]
   1abb4:	mov	r0, r4
   1abb8:	ldr	r3, [r3, #48]	; 0x30
   1abbc:	blx	r3
   1abc0:	ldr	r4, [r4, #20]
   1abc4:	cmp	r4, #0
   1abc8:	bne	1ab74 <fputs@plt+0x11474>
   1abcc:	b	1ab98 <fputs@plt+0x11498>
   1abd0:	bl	95d4 <__stack_chk_fail@plt>
   1abd4:	movw	r3, #45408	; 0xb160
   1abd8:	movt	r3, #6
   1abdc:	push	{r4, lr}
   1abe0:	ldr	r4, [r3]
   1abe4:	cmp	r4, #0
   1abe8:	popeq	{r4, pc}
   1abec:	ldr	r3, [r4]
   1abf0:	mov	r0, r4
   1abf4:	ldr	r3, [r3, #48]	; 0x30
   1abf8:	blx	r3
   1abfc:	ldr	r4, [r4, #20]
   1ac00:	cmp	r4, #0
   1ac04:	bne	1abec <fputs@plt+0x114ec>
   1ac08:	pop	{r4, pc}
   1ac0c:	movw	r3, #45408	; 0xb160
   1ac10:	movt	r3, #6
   1ac14:	push	{r4, r5, r6, lr}
   1ac18:	mov	r6, r0
   1ac1c:	ldr	r4, [r3]
   1ac20:	mov	r5, r1
   1ac24:	cmp	r4, #0
   1ac28:	bne	1ac3c <fputs@plt+0x1153c>
   1ac2c:	b	1ac64 <fputs@plt+0x11564>
   1ac30:	ldr	r4, [r4, #20]
   1ac34:	cmp	r4, #0
   1ac38:	beq	1ac64 <fputs@plt+0x11564>
   1ac3c:	ldr	r3, [r4]
   1ac40:	mov	r0, r4
   1ac44:	mov	r1, r6
   1ac48:	mov	r2, r5
   1ac4c:	ldr	r3, [r3, #52]	; 0x34
   1ac50:	blx	r3
   1ac54:	cmp	r0, #0
   1ac58:	beq	1ac30 <fputs@plt+0x11530>
   1ac5c:	mov	r0, #1
   1ac60:	pop	{r4, r5, r6, pc}
   1ac64:	mov	r0, #0
   1ac68:	pop	{r4, r5, r6, pc}
   1ac6c:	mov	r0, #0
   1ac70:	b	1ac0c <fputs@plt+0x1150c>
   1ac74:	push	{r3, r4, r5, lr}
   1ac78:	movw	r4, #45408	; 0xb160
   1ac7c:	movt	r4, #6
   1ac80:	ldr	r5, [pc, #140]	; 1ad14 <fputs@plt+0x11614>
   1ac84:	ldr	r0, [r4]
   1ac88:	cmp	r0, r5
   1ac8c:	bne	1aca8 <fputs@plt+0x115a8>
   1ac90:	pop	{r3, r4, r5, pc}
   1ac94:	ldr	r3, [r4]
   1ac98:	add	r4, r3, #20
   1ac9c:	ldr	r0, [r3, #20]
   1aca0:	cmp	r0, r5
   1aca4:	beq	1ad00 <fputs@plt+0x11600>
   1aca8:	ldr	r3, [r0]
   1acac:	ldr	r3, [r3, #68]	; 0x44
   1acb0:	blx	r3
   1acb4:	cmp	r0, #0
   1acb8:	beq	1ac94 <fputs@plt+0x11594>
   1acbc:	ldr	r5, [r4]
   1acc0:	ldr	r3, [r5, #4]
   1acc4:	cmp	r3, #0
   1acc8:	moveq	r3, r5
   1accc:	bne	1ad04 <fputs@plt+0x11604>
   1acd0:	ldr	r3, [r3, #20]
   1acd4:	mov	r0, r5
   1acd8:	str	r3, [r4]
   1acdc:	ldr	r3, [r5]
   1ace0:	ldr	r3, [r3, #4]
   1ace4:	blx	r3
   1ace8:	movw	r3, #3632	; 0xe30
   1acec:	movt	r3, #7
   1acf0:	ldr	r2, [r3, #16]
   1acf4:	sub	r2, r2, #1
   1acf8:	str	r2, [r3, #16]
   1acfc:	pop	{r3, r4, r5, pc}
   1ad00:	pop	{r3, r4, r5, pc}
   1ad04:	mov	r0, r5
   1ad08:	bl	1a12c <fputs@plt+0x10a2c>
   1ad0c:	ldr	r3, [r4]
   1ad10:	b	1acd0 <fputs@plt+0x115d0>
   1ad14:	andeq	r0, r7, r4, asr #28
   1ad18:	ldr	r2, [pc, #88]	; 1ad78 <fputs@plt+0x11678>
   1ad1c:	cmp	r1, #0
   1ad20:	push	{r4, lr}
   1ad24:	mov	r3, #0
   1ad28:	mov	r4, r0
   1ad2c:	strb	r1, [r0, #28]
   1ad30:	stm	r0, {r2, r3}
   1ad34:	str	r3, [r0, #8]
   1ad38:	str	r3, [r0, #12]
   1ad3c:	str	r3, [r0, #16]
   1ad40:	str	r3, [r0, #20]
   1ad44:	str	r3, [r0, #24]
   1ad48:	beq	1ad54 <fputs@plt+0x11654>
   1ad4c:	mov	r0, r4
   1ad50:	pop	{r4, pc}
   1ad54:	movw	r1, #56268	; 0xdbcc
   1ad58:	movw	r0, #1192	; 0x4a8
   1ad5c:	movt	r1, #4
   1ad60:	bl	430dc <fputs@plt+0x399dc>
   1ad64:	mov	r0, r4
   1ad68:	pop	{r4, pc}
   1ad6c:	mov	r0, r4
   1ad70:	bl	2e354 <fputs@plt+0x24c54>
   1ad74:	bl	9460 <__cxa_end_cleanup@plt>
   1ad78:	strdeq	sp, [r4], -r8
   1ad7c:	push	{r3, r4, r5, lr}
   1ad80:	mov	r5, r0
   1ad84:	mov	r0, #32
   1ad88:	bl	49000 <_Znwj@@Base>
   1ad8c:	ldrb	r1, [r5, #28]
   1ad90:	mov	r4, r0
   1ad94:	bl	1ad18 <fputs@plt+0x11618>
   1ad98:	mov	r0, r4
   1ad9c:	pop	{r3, r4, r5, pc}
   1ada0:	mov	r0, r4
   1ada4:	bl	49050 <_ZdlPv@@Base>
   1ada8:	bl	9460 <__cxa_end_cleanup@plt>
   1adac:	mov	r2, #0
   1adb0:	mov	r1, #4
   1adb4:	str	r2, [r0]
   1adb8:	str	r1, [r0, #20]
   1adbc:	str	r2, [r0, #4]
   1adc0:	bx	lr
   1adc4:	push	{r4, r5, r6, lr}
   1adc8:	mov	r4, r0
   1adcc:	ldr	r0, [r1, #4]
   1add0:	ldr	r6, [r1]
   1add4:	ldrb	r5, [r1, #8]
   1add8:	cmp	r0, #0
   1addc:	ldr	ip, [r1, #12]
   1ade0:	ldr	r2, [r1, #16]
   1ade4:	ldr	r3, [r1, #20]
   1ade8:	str	r6, [r4]
   1adec:	strb	r5, [r4, #8]
   1adf0:	str	ip, [r4, #12]
   1adf4:	str	r2, [r4, #16]
   1adf8:	str	r3, [r4, #20]
   1adfc:	beq	1ae0c <fputs@plt+0x1170c>
   1ae00:	ldr	r3, [r0]
   1ae04:	ldr	r3, [r3, #8]
   1ae08:	blx	r3
   1ae0c:	str	r0, [r4, #4]
   1ae10:	mov	r0, r4
   1ae14:	pop	{r4, r5, r6, pc}
   1ae18:	ldr	r2, [pc, #60]	; 1ae5c <fputs@plt+0x1175c>
   1ae1c:	mov	r3, #0
   1ae20:	push	{r4, lr}
   1ae24:	mov	r4, r0
   1ae28:	str	r3, [r4, #4]
   1ae2c:	str	r3, [r4, #8]
   1ae30:	str	r3, [r4, #12]
   1ae34:	str	r3, [r4, #16]
   1ae38:	str	r3, [r4, #20]
   1ae3c:	str	r3, [r4, #24]
   1ae40:	str	r2, [r0], #28
   1ae44:	bl	1adc4 <fputs@plt+0x116c4>
   1ae48:	mov	r0, r4
   1ae4c:	pop	{r4, pc}
   1ae50:	mov	r0, r4
   1ae54:	bl	2e354 <fputs@plt+0x24c54>
   1ae58:	bl	9460 <__cxa_end_cleanup@plt>
   1ae5c:	muleq	r4, r8, r7
   1ae60:	push	{r3, r4, r5, lr}
   1ae64:	mov	r5, r0
   1ae68:	mov	r0, #52	; 0x34
   1ae6c:	bl	49000 <_Znwj@@Base>
   1ae70:	add	r1, r5, #28
   1ae74:	mov	r4, r0
   1ae78:	bl	1ae18 <fputs@plt+0x11718>
   1ae7c:	mov	r0, r4
   1ae80:	pop	{r3, r4, r5, pc}
   1ae84:	mov	r0, r4
   1ae88:	bl	49050 <_ZdlPv@@Base>
   1ae8c:	bl	9460 <__cxa_end_cleanup@plt>
   1ae90:	push	{r3, r4, r5, lr}
   1ae94:	mov	r4, r0
   1ae98:	ldr	r0, [r0, #4]
   1ae9c:	mov	r5, r1
   1aea0:	cmp	r0, #0
   1aea4:	beq	1aeb4 <fputs@plt+0x117b4>
   1aea8:	ldr	r3, [r0]
   1aeac:	ldr	r3, [r3, #4]
   1aeb0:	blx	r3
   1aeb4:	ldr	r0, [r5, #4]
   1aeb8:	ldr	r3, [r5]
   1aebc:	cmp	r0, #0
   1aec0:	str	r3, [r4]
   1aec4:	beq	1aed4 <fputs@plt+0x117d4>
   1aec8:	ldr	r3, [r0]
   1aecc:	ldr	r3, [r3, #8]
   1aed0:	blx	r3
   1aed4:	add	r1, r5, #12
   1aed8:	ldrb	ip, [r5, #8]
   1aedc:	ldm	r1, {r1, r2, r3}
   1aee0:	str	r0, [r4, #4]
   1aee4:	strb	ip, [r4, #8]
   1aee8:	str	r1, [r4, #12]
   1aeec:	str	r2, [r4, #16]
   1aef0:	str	r3, [r4, #20]
   1aef4:	pop	{r3, r4, r5, pc}
   1aef8:	mov	r3, #19
   1aefc:	str	r3, [r0, #20]
   1af00:	bx	lr
   1af04:	mov	r3, #13
   1af08:	str	r3, [r0, #20]
   1af0c:	bx	lr
   1af10:	ldr	r3, [r0, #20]
   1af14:	ldr	r2, [r1, #20]
   1af18:	cmp	r3, r2
   1af1c:	beq	1af28 <fputs@plt+0x11828>
   1af20:	mov	r0, #0
   1af24:	bx	lr
   1af28:	cmp	r3, #15
   1af2c:	beq	1af60 <fputs@plt+0x11860>
   1af30:	cmp	r3, #20
   1af34:	beq	1af48 <fputs@plt+0x11848>
   1af38:	cmp	r3, #2
   1af3c:	beq	1af78 <fputs@plt+0x11878>
   1af40:	mov	r0, #1
   1af44:	bx	lr
   1af48:	ldr	r0, [r0]
   1af4c:	ldr	r3, [r1]
   1af50:	subs	r2, r0, r3
   1af54:	rsbs	r0, r2, #0
   1af58:	adcs	r0, r0, r2
   1af5c:	bx	lr
   1af60:	ldr	r0, [r0, #12]
   1af64:	ldr	r3, [r1, #12]
   1af68:	subs	r3, r0, r3
   1af6c:	rsbs	r0, r3, #0
   1af70:	adcs	r0, r0, r3
   1af74:	bx	lr
   1af78:	ldrb	r0, [r0, #8]
   1af7c:	ldrb	r3, [r1, #8]
   1af80:	subs	r1, r0, r3
   1af84:	rsbs	r0, r1, #0
   1af88:	adcs	r0, r0, r1
   1af8c:	bx	lr
   1af90:	add	r0, r0, #28
   1af94:	add	r1, r1, #28
   1af98:	b	1af10 <fputs@plt+0x11810>
   1af9c:	push	{r3, lr}
   1afa0:	bl	1af10 <fputs@plt+0x11810>
   1afa4:	rsbs	r0, r0, #1
   1afa8:	movcc	r0, #0
   1afac:	pop	{r3, pc}
   1afb0:	ldr	r3, [r0, #20]
   1afb4:	cmp	r3, #29
   1afb8:	ldrls	pc, [pc, r3, lsl #2]
   1afbc:	b	1b188 <fputs@plt+0x11a88>
   1afc0:	andeq	fp, r1, r4, ror r0
   1afc4:	andeq	fp, r1, r8, lsl #3
   1afc8:	andeq	fp, r1, r4, asr #32
   1afcc:	andeq	fp, r1, r8, lsr r0
   1afd0:	andeq	fp, r1, r8, lsl #3
   1afd4:	andeq	fp, r1, r8, lsl #3
   1afd8:	andeq	fp, r1, ip, ror r1
   1afdc:	andeq	fp, r1, r0, ror r1
   1afe0:	andeq	fp, r1, r4, ror #2
   1afe4:	andeq	fp, r1, r8, asr r1
   1afe8:	andeq	fp, r1, ip, asr #2
   1afec:	andeq	fp, r1, r0, asr #2
   1aff0:	andeq	fp, r1, r4, lsr r1
   1aff4:	andeq	fp, r1, r8, lsr #2
   1aff8:	andeq	fp, r1, ip, lsl r1
   1affc:	andeq	fp, r1, r0, lsl r1
   1b000:	andeq	fp, r1, r8, lsl #3
   1b004:	andeq	fp, r1, r8, lsl #3
   1b008:	andeq	fp, r1, r4, lsl #2
   1b00c:	strdeq	fp, [r1], -r8
   1b010:	andeq	fp, r1, ip, ror #1
   1b014:	andeq	fp, r1, r0, ror #1
   1b018:	ldrdeq	fp, [r1], -r4
   1b01c:	andeq	fp, r1, r8, asr #1
   1b020:	strheq	fp, [r1], -ip
   1b024:	strheq	fp, [r1], -r0
   1b028:	andeq	fp, r1, r4, lsr #1
   1b02c:	muleq	r1, r8, r0
   1b030:	andeq	fp, r1, ip, lsl #1
   1b034:	andeq	fp, r1, r0, lsl #1
   1b038:	movw	r0, #56332	; 0xdc0c
   1b03c:	movt	r0, #4
   1b040:	bx	lr
   1b044:	ldrb	r0, [r0, #8]
   1b048:	movw	r3, #3632	; 0xe30
   1b04c:	movt	r3, #7
   1b050:	mov	ip, #96	; 0x60
   1b054:	mov	r1, #39	; 0x27
   1b058:	mov	r2, #0
   1b05c:	strb	r0, [r3, #45]	; 0x2d
   1b060:	add	r0, r3, #44	; 0x2c
   1b064:	strb	ip, [r3, #44]	; 0x2c
   1b068:	strb	r1, [r3, #46]	; 0x2e
   1b06c:	strb	r2, [r3, #47]	; 0x2f
   1b070:	bx	lr
   1b074:	movw	r0, #56308	; 0xdbf4
   1b078:	movt	r0, #4
   1b07c:	bx	lr
   1b080:	movw	r0, #56544	; 0xdce0
   1b084:	movt	r0, #4
   1b088:	bx	lr
   1b08c:	movw	r0, #56536	; 0xdcd8
   1b090:	movt	r0, #4
   1b094:	bx	lr
   1b098:	movw	r0, #56528	; 0xdcd0
   1b09c:	movt	r0, #4
   1b0a0:	bx	lr
   1b0a4:	movw	r0, #56520	; 0xdcc8
   1b0a8:	movt	r0, #4
   1b0ac:	bx	lr
   1b0b0:	movw	r0, #56504	; 0xdcb8
   1b0b4:	movt	r0, #4
   1b0b8:	bx	lr
   1b0bc:	movw	r0, #56484	; 0xdca4
   1b0c0:	movt	r0, #4
   1b0c4:	bx	lr
   1b0c8:	movw	r0, #56476	; 0xdc9c
   1b0cc:	movt	r0, #4
   1b0d0:	bx	lr
   1b0d4:	movw	r0, #56468	; 0xdc94
   1b0d8:	movt	r0, #4
   1b0dc:	bx	lr
   1b0e0:	movw	r0, #56460	; 0xdc8c
   1b0e4:	movt	r0, #4
   1b0e8:	bx	lr
   1b0ec:	movw	r0, #56440	; 0xdc78
   1b0f0:	movt	r0, #4
   1b0f4:	bx	lr
   1b0f8:	movw	r0, #56432	; 0xdc70
   1b0fc:	movt	r0, #4
   1b100:	bx	lr
   1b104:	movw	r0, #56424	; 0xdc68
   1b108:	movt	r0, #4
   1b10c:	bx	lr
   1b110:	movw	r0, #56416	; 0xdc60
   1b114:	movt	r0, #4
   1b118:	bx	lr
   1b11c:	movw	r0, #56408	; 0xdc58
   1b120:	movt	r0, #4
   1b124:	bx	lr
   1b128:	movw	r0, #63068	; 0xf65c
   1b12c:	movt	r0, #4
   1b130:	bx	lr
   1b134:	movw	r0, #56400	; 0xdc50
   1b138:	movt	r0, #4
   1b13c:	bx	lr
   1b140:	movw	r0, #56392	; 0xdc48
   1b144:	movt	r0, #4
   1b148:	bx	lr
   1b14c:	movw	r0, #56372	; 0xdc34
   1b150:	movt	r0, #4
   1b154:	bx	lr
   1b158:	movw	r0, #56364	; 0xdc2c
   1b15c:	movt	r0, #4
   1b160:	bx	lr
   1b164:	movw	r0, #56356	; 0xdc24
   1b168:	movt	r0, #4
   1b16c:	bx	lr
   1b170:	movw	r0, #56348	; 0xdc1c
   1b174:	movt	r0, #4
   1b178:	bx	lr
   1b17c:	movw	r0, #56340	; 0xdc14
   1b180:	movt	r0, #4
   1b184:	bx	lr
   1b188:	movw	r0, #56560	; 0xdcf0
   1b18c:	movt	r0, #4
   1b190:	bx	lr
   1b194:	mov	r2, #0
   1b198:	str	r2, [r0]
   1b19c:	bx	lr
   1b1a0:	ldr	r0, [r0]
   1b1a4:	rsbs	r0, r0, #1
   1b1a8:	movcc	r0, #0
   1b1ac:	bx	lr
   1b1b0:	push	{r3, r4, r5, lr}
   1b1b4:	mov	r4, r0
   1b1b8:	mov	r0, #8
   1b1bc:	mov	r5, r1
   1b1c0:	bl	49000 <_Znwj@@Base>
   1b1c4:	ldr	r2, [r4]
   1b1c8:	str	r5, [r0]
   1b1cc:	str	r2, [r0, #4]
   1b1d0:	str	r0, [r4]
   1b1d4:	pop	{r3, r4, r5, pc}
   1b1d8:	push	{r3, r4, r5, lr}
   1b1dc:	mov	r4, r0
   1b1e0:	ldr	r3, [r0]
   1b1e4:	cmp	r3, #0
   1b1e8:	beq	1b208 <fputs@plt+0x11b08>
   1b1ec:	ldr	r2, [r3, #4]
   1b1f0:	mov	r0, r3
   1b1f4:	ldr	r5, [r3]
   1b1f8:	str	r2, [r4]
   1b1fc:	bl	49050 <_ZdlPv@@Base>
   1b200:	mov	r0, r5
   1b204:	pop	{r3, r4, r5, pc}
   1b208:	movw	r1, #56268	; 0xdbcc
   1b20c:	movw	r0, #2745	; 0xab9
   1b210:	movt	r1, #4
   1b214:	bl	430dc <fputs@plt+0x399dc>
   1b218:	ldr	r3, [r4]
   1b21c:	b	1b1ec <fputs@plt+0x11aec>
   1b220:	movw	r3, #3364	; 0xd24
   1b224:	movt	r3, #7
   1b228:	ldr	r2, [r0, #28]
   1b22c:	ldr	r0, [r3]
   1b230:	push	{r4, lr}
   1b234:	mov	r4, r1
   1b238:	ldr	r3, [r0]
   1b23c:	mov	r1, r2
   1b240:	ldr	r3, [r3, #36]	; 0x24
   1b244:	blx	r3
   1b248:	mov	r3, #1
   1b24c:	mov	r0, r3
   1b250:	str	r3, [r4]
   1b254:	pop	{r4, pc}
   1b258:	push	{r4, r5, r6, lr}
   1b25c:	mov	r6, r0
   1b260:	ldrb	r0, [r0, #44]	; 0x2c
   1b264:	cmp	r0, #0
   1b268:	popeq	{r4, r5, r6, pc}
   1b26c:	ldr	r4, [r6, #40]	; 0x28
   1b270:	cmp	r4, #0
   1b274:	movwne	r5, #3424	; 0xd60
   1b278:	movtne	r5, #7
   1b27c:	beq	1b298 <fputs@plt+0x11b98>
   1b280:	ldm	r4, {r1, r2}
   1b284:	ldr	r0, [r5]
   1b288:	bl	18008 <fputs@plt+0xe908>
   1b28c:	ldr	r4, [r4, #8]
   1b290:	cmp	r4, #0
   1b294:	bne	1b280 <fputs@plt+0x11b80>
   1b298:	mov	r3, #0
   1b29c:	mov	r0, #1
   1b2a0:	strb	r3, [r6, #44]	; 0x2c
   1b2a4:	pop	{r4, r5, r6, pc}
   1b2a8:	mov	r0, #0
   1b2ac:	bx	lr
   1b2b0:	push	{r4, lr}
   1b2b4:	mov	r4, r0
   1b2b8:	bl	b788 <fputs@plt+0x2088>
   1b2bc:	ldr	r3, [pc, #8]	; 1b2cc <fputs@plt+0x11bcc>
   1b2c0:	mov	r0, r4
   1b2c4:	str	r3, [r4]
   1b2c8:	pop	{r4, pc}
   1b2cc:	andeq	sp, r4, r0, lsr #7
   1b2d0:	push	{r3, r4, r5, lr}
   1b2d4:	mov	r4, r0
   1b2d8:	mov	r5, r1
   1b2dc:	bl	b788 <fputs@plt+0x2088>
   1b2e0:	ldr	r3, [pc, #12]	; 1b2f4 <fputs@plt+0x11bf4>
   1b2e4:	mov	r0, r4
   1b2e8:	str	r5, [r4, #8]
   1b2ec:	str	r3, [r4]
   1b2f0:	pop	{r3, r4, r5, pc}
   1b2f4:			; <UNDEFINED> instruction: 0x0004d3b8
   1b2f8:	mov	r2, #0
   1b2fc:	str	r2, [r0, #128]	; 0x80
   1b300:	bx	lr
   1b304:	mov	r2, #0
   1b308:	str	r2, [r0]
   1b30c:	str	r2, [r0, #4]
   1b310:	str	r2, [r0, #8]
   1b314:	str	r2, [r0, #12]
   1b318:	bx	lr
   1b31c:	push	{r4, lr}
   1b320:	mov	r4, r0
   1b324:	ldr	r0, [r0, #8]
   1b328:	cmp	r0, #0
   1b32c:	beq	1b348 <fputs@plt+0x11c48>
   1b330:	ldr	r3, [r0, #128]	; 0x80
   1b334:	str	r3, [r4, #8]
   1b338:	bl	49050 <_ZdlPv@@Base>
   1b33c:	ldr	r0, [r4, #8]
   1b340:	cmp	r0, #0
   1b344:	bne	1b330 <fputs@plt+0x11c30>
   1b348:	mov	r0, r4
   1b34c:	pop	{r4, pc}
   1b350:	ldr	r0, [r0, #4]
   1b354:	bx	lr
   1b358:	push	{r4, r5, r6, lr}
   1b35c:	mov	r4, r0
   1b360:	ldr	r5, [r0, #12]
   1b364:	mov	r6, r1
   1b368:	cmp	r5, #0
   1b36c:	beq	1b3bc <fputs@plt+0x11cbc>
   1b370:	ldr	r3, [r0]
   1b374:	add	r5, r5, #128	; 0x80
   1b378:	cmp	r3, r5
   1b37c:	bcc	1b3a0 <fputs@plt+0x11ca0>
   1b380:	mov	r0, #132	; 0x84
   1b384:	bl	49000 <_Znwj@@Base>
   1b388:	ldr	r2, [r4, #12]
   1b38c:	mov	r1, #0
   1b390:	mov	r3, r0
   1b394:	str	r1, [r0, #128]	; 0x80
   1b398:	str	r0, [r2, #128]	; 0x80
   1b39c:	str	r0, [r4, #12]
   1b3a0:	add	r2, r3, #1
   1b3a4:	str	r2, [r4]
   1b3a8:	strb	r6, [r3]
   1b3ac:	ldr	r3, [r4, #4]
   1b3b0:	add	r3, r3, #1
   1b3b4:	str	r3, [r4, #4]
   1b3b8:	pop	{r4, r5, r6, pc}
   1b3bc:	mov	r0, #132	; 0x84
   1b3c0:	bl	49000 <_Znwj@@Base>
   1b3c4:	str	r5, [r0, #128]	; 0x80
   1b3c8:	mov	r3, r0
   1b3cc:	str	r0, [r4, #12]
   1b3d0:	str	r0, [r4, #8]
   1b3d4:	b	1b3a0 <fputs@plt+0x11ca0>
   1b3d8:	ldr	r3, [r0, #4]
   1b3dc:	push	{r4, r5, r6, lr}
   1b3e0:	cmp	r3, r2
   1b3e4:	mov	r5, r0
   1b3e8:	mov	r4, r2
   1b3ec:	mov	r6, r1
   1b3f0:	ble	1b460 <fputs@plt+0x11d60>
   1b3f4:	asr	r2, r3, #31
   1b3f8:	lsr	r2, r2, #25
   1b3fc:	add	r1, r3, r2
   1b400:	and	r1, r1, #127	; 0x7f
   1b404:	rsb	r2, r2, r1
   1b408:	rsb	r3, r2, r3
   1b40c:	cmp	r4, r3
   1b410:	bge	1b450 <fputs@plt+0x11d50>
   1b414:	cmp	r4, #127	; 0x7f
   1b418:	ldr	r0, [r5, #8]
   1b41c:	movgt	r3, #128	; 0x80
   1b420:	ble	1b434 <fputs@plt+0x11d34>
   1b424:	add	r3, r3, #128	; 0x80
   1b428:	ldr	r0, [r0, #128]	; 0x80
   1b42c:	cmp	r4, r3
   1b430:	bge	1b424 <fputs@plt+0x11d24>
   1b434:	asr	r3, r4, #31
   1b438:	lsr	r3, r3, #25
   1b43c:	add	r4, r4, r3
   1b440:	and	r4, r4, #127	; 0x7f
   1b444:	rsb	r3, r3, r4
   1b448:	strb	r6, [r0, r3]
   1b44c:	pop	{r4, r5, r6, pc}
   1b450:	ldr	r2, [r5, #12]
   1b454:	rsb	r3, r3, r4
   1b458:	strb	r6, [r2, r3]
   1b45c:	pop	{r4, r5, r6, pc}
   1b460:	movw	r1, #56268	; 0xdbcc
   1b464:	movw	r0, #3148	; 0xc4c
   1b468:	movt	r1, #4
   1b46c:	bl	430dc <fputs@plt+0x399dc>
   1b470:	ldr	r3, [r5, #4]
   1b474:	b	1b3f4 <fputs@plt+0x11cf4>
   1b478:	push	{r3, r4, r5, lr}
   1b47c:	mov	r5, r0
   1b480:	ldr	r3, [r0, #4]
   1b484:	mov	r4, r1
   1b488:	cmp	r3, r1
   1b48c:	ble	1b4fc <fputs@plt+0x11dfc>
   1b490:	asr	r2, r3, #31
   1b494:	lsr	r2, r2, #25
   1b498:	add	r1, r3, r2
   1b49c:	and	r1, r1, #127	; 0x7f
   1b4a0:	rsb	r2, r2, r1
   1b4a4:	rsb	r3, r2, r3
   1b4a8:	cmp	r4, r3
   1b4ac:	bge	1b4ec <fputs@plt+0x11dec>
   1b4b0:	cmp	r4, #127	; 0x7f
   1b4b4:	ldr	r2, [r5, #8]
   1b4b8:	movgt	r3, #128	; 0x80
   1b4bc:	ble	1b4d0 <fputs@plt+0x11dd0>
   1b4c0:	add	r3, r3, #128	; 0x80
   1b4c4:	ldr	r2, [r2, #128]	; 0x80
   1b4c8:	cmp	r4, r3
   1b4cc:	bge	1b4c0 <fputs@plt+0x11dc0>
   1b4d0:	asr	r3, r4, #31
   1b4d4:	lsr	r3, r3, #25
   1b4d8:	add	r4, r4, r3
   1b4dc:	and	r4, r4, #127	; 0x7f
   1b4e0:	rsb	r3, r3, r4
   1b4e4:	ldrb	r0, [r2, r3]
   1b4e8:	pop	{r3, r4, r5, pc}
   1b4ec:	ldr	r2, [r5, #12]
   1b4f0:	rsb	r3, r3, r4
   1b4f4:	ldrb	r0, [r2, r3]
   1b4f8:	pop	{r3, r4, r5, pc}
   1b4fc:	movw	r1, #56268	; 0xdbcc
   1b500:	movw	r0, #3169	; 0xc61
   1b504:	movt	r1, #4
   1b508:	bl	430dc <fputs@plt+0x399dc>
   1b50c:	ldr	r3, [r5, #4]
   1b510:	b	1b490 <fputs@plt+0x11d90>
   1b514:	ldr	r3, [r0]
   1b518:	cmp	r3, #0
   1b51c:	streq	r3, [r1, #4]
   1b520:	ldrne	r3, [r0, #4]
   1b524:	movne	r2, #0
   1b528:	streq	r1, [r0, #4]
   1b52c:	strne	r2, [r1, #4]
   1b530:	streq	r1, [r0]
   1b534:	strne	r1, [r3, #4]
   1b538:	strne	r1, [r0, #4]
   1b53c:	bx	lr
   1b540:	ldr	r3, [r0]
   1b544:	cmp	r3, #0
   1b548:	beq	1b564 <fputs@plt+0x11e64>
   1b54c:	mov	r0, #0
   1b550:	ldr	r3, [r3, #4]
   1b554:	add	r0, r0, #1
   1b558:	cmp	r3, #0
   1b55c:	bne	1b550 <fputs@plt+0x11e50>
   1b560:	bx	lr
   1b564:	mov	r0, r3
   1b568:	bx	lr
   1b56c:	mov	r2, #0
   1b570:	str	r2, [r0, #4]
   1b574:	str	r2, [r0]
   1b578:	bx	lr
   1b57c:	mov	r3, r0
   1b580:	mov	r2, #0
   1b584:	ldr	r0, [r0]
   1b588:	str	r2, [r3, #4]
   1b58c:	str	r2, [r3]
   1b590:	bx	lr
   1b594:	push	{r4, lr}
   1b598:	mov	r4, r0
   1b59c:	ldr	r0, [r0]
   1b5a0:	bl	3acfc <fputs@plt+0x315fc>
   1b5a4:	mov	r0, r4
   1b5a8:	pop	{r4, pc}
   1b5ac:	push	{r4, r5, r6, r7, r8, lr}
   1b5b0:	mov	r7, r0
   1b5b4:	bl	b788 <fputs@plt+0x2088>
   1b5b8:	movw	r3, #45408	; 0xb160
   1b5bc:	movt	r3, #6
   1b5c0:	mov	r1, #0
   1b5c4:	ldr	r8, [pc, #148]	; 1b660 <fputs@plt+0x11f60>
   1b5c8:	ldr	r4, [r3]
   1b5cc:	add	r6, r7, #8
   1b5d0:	mov	r3, #1
   1b5d4:	add	r2, r8, #384	; 0x180
   1b5d8:	cmp	r4, r1
   1b5dc:	str	r1, [r7, #24]
   1b5e0:	str	r2, [r7]
   1b5e4:	add	r5, r7, #12
   1b5e8:	str	r3, [r7, #28]
   1b5ec:	bne	1b600 <fputs@plt+0x11f00>
   1b5f0:	b	1b640 <fputs@plt+0x11f40>
   1b5f4:	ldr	r4, [r4, #20]
   1b5f8:	cmp	r4, #0
   1b5fc:	beq	1b640 <fputs@plt+0x11f40>
   1b600:	ldr	ip, [r4]
   1b604:	mov	r0, r4
   1b608:	mov	r1, #1
   1b60c:	mov	r2, r6
   1b610:	mov	r3, r5
   1b614:	ldr	ip, [ip, #44]	; 0x2c
   1b618:	blx	ip
   1b61c:	cmp	r0, #0
   1b620:	beq	1b5f4 <fputs@plt+0x11ef4>
   1b624:	mov	r3, #0
   1b628:	mov	r2, #1
   1b62c:	str	r3, [r7, #16]
   1b630:	mov	r0, r7
   1b634:	str	r3, [r7, #32]
   1b638:	str	r2, [r7, #20]
   1b63c:	pop	{r4, r5, r6, r7, r8, pc}
   1b640:	mov	r3, #0
   1b644:	str	r3, [r7, #8]
   1b648:	str	r3, [r7, #12]
   1b64c:	b	1b624 <fputs@plt+0x11f24>
   1b650:	str	r8, [r7]
   1b654:	mov	r0, r7
   1b658:	bl	b2ec <fputs@plt+0x1bec>
   1b65c:	bl	9460 <__cxa_end_cleanup@plt>
   1b660:	andeq	sp, r4, r0, lsr #7
   1b664:	push	{r4, r5, r6, r7, r8, lr}
   1b668:	mov	r4, r0
   1b66c:	mov	r5, r1
   1b670:	bl	b788 <fputs@plt+0x2088>
   1b674:	add	r0, r5, #20
   1b678:	ldr	r3, [r5, #32]
   1b67c:	ldr	r7, [r5, #8]
   1b680:	ldm	r0, {r0, r1, r2}
   1b684:	cmp	r3, #0
   1b688:	ldr	r6, [r5, #12]
   1b68c:	ldr	ip, [r5, #16]
   1b690:	ldr	r8, [pc, #48]	; 1b6c8 <fputs@plt+0x11fc8>
   1b694:	str	r2, [r4, #28]
   1b698:	ldrne	r2, [r3]
   1b69c:	str	r0, [r4, #20]
   1b6a0:	mov	r0, r4
   1b6a4:	str	r8, [r4]
   1b6a8:	addne	r2, r2, #1
   1b6ac:	str	r7, [r4, #8]
   1b6b0:	str	r6, [r4, #12]
   1b6b4:	str	ip, [r4, #16]
   1b6b8:	str	r1, [r4, #24]
   1b6bc:	str	r3, [r4, #32]
   1b6c0:	strne	r2, [r3]
   1b6c4:	pop	{r4, r5, r6, r7, r8, pc}
   1b6c8:	andeq	sp, r4, r0, lsr #10
   1b6cc:	push	{r4, r5, r6, r7, r8, lr}
   1b6d0:	mov	r7, r0
   1b6d4:	mov	r4, r1
   1b6d8:	bl	b788 <fputs@plt+0x2088>
   1b6dc:	movw	r3, #45408	; 0xb160
   1b6e0:	movt	r3, #6
   1b6e4:	str	r4, [r7, #24]
   1b6e8:	add	r6, r7, #8
   1b6ec:	ldr	r4, [r3]
   1b6f0:	add	r5, r7, #12
   1b6f4:	ldr	r8, [pc, #128]	; 1b77c <fputs@plt+0x1207c>
   1b6f8:	cmp	r4, #0
   1b6fc:	add	r3, r8, #384	; 0x180
   1b700:	str	r3, [r7]
   1b704:	bne	1b718 <fputs@plt+0x12018>
   1b708:	b	1b75c <fputs@plt+0x1205c>
   1b70c:	ldr	r4, [r4, #20]
   1b710:	cmp	r4, #0
   1b714:	beq	1b75c <fputs@plt+0x1205c>
   1b718:	ldr	ip, [r4]
   1b71c:	mov	r0, r4
   1b720:	mov	r1, #1
   1b724:	mov	r2, r6
   1b728:	mov	r3, r5
   1b72c:	ldr	ip, [ip, #44]	; 0x2c
   1b730:	blx	ip
   1b734:	cmp	r0, #0
   1b738:	beq	1b70c <fputs@plt+0x1200c>
   1b73c:	mov	r2, #0
   1b740:	mov	r3, #1
   1b744:	str	r2, [r7, #16]
   1b748:	mov	r0, r7
   1b74c:	str	r2, [r7, #32]
   1b750:	str	r3, [r7, #20]
   1b754:	str	r3, [r7, #28]
   1b758:	pop	{r4, r5, r6, r7, r8, pc}
   1b75c:	mov	r3, #0
   1b760:	str	r3, [r7, #8]
   1b764:	str	r3, [r7, #12]
   1b768:	b	1b73c <fputs@plt+0x1203c>
   1b76c:	str	r8, [r7]
   1b770:	mov	r0, r7
   1b774:	bl	b2ec <fputs@plt+0x1bec>
   1b778:	bl	9460 <__cxa_end_cleanup@plt>
   1b77c:	andeq	sp, r4, r0, lsr #7
   1b780:	ldr	r0, [r0, #24]
   1b784:	bx	lr
   1b788:	ldr	r0, [r0, #28]
   1b78c:	bx	lr
   1b790:	mov	r3, #0
   1b794:	str	r3, [r0, #28]
   1b798:	bx	lr
   1b79c:	push	{r3, r4, r5, r6, r7, lr}
   1b7a0:	mov	r6, r1
   1b7a4:	ldr	r3, [r1, #32]
   1b7a8:	mov	r5, r0
   1b7ac:	ldr	r4, [r0, #32]
   1b7b0:	cmp	r3, #0
   1b7b4:	ldrne	r2, [r3]
   1b7b8:	addne	r2, r2, #1
   1b7bc:	strne	r2, [r3]
   1b7c0:	cmp	r4, #0
   1b7c4:	beq	1b7dc <fputs@plt+0x120dc>
   1b7c8:	ldr	r2, [r4]
   1b7cc:	sub	r2, r2, #1
   1b7d0:	str	r2, [r4]
   1b7d4:	cmp	r2, #0
   1b7d8:	ble	1b814 <fputs@plt+0x12114>
   1b7dc:	add	r0, r6, #20
   1b7e0:	ldr	r7, [r6, #8]
   1b7e4:	ldr	r4, [r6, #12]
   1b7e8:	ldm	r0, {r0, r1, r2}
   1b7ec:	ldr	ip, [r6, #16]
   1b7f0:	str	r3, [r5, #32]
   1b7f4:	str	r7, [r5, #8]
   1b7f8:	str	r0, [r5, #20]
   1b7fc:	mov	r0, r5
   1b800:	str	r4, [r5, #12]
   1b804:	str	ip, [r5, #16]
   1b808:	str	r1, [r5, #24]
   1b80c:	str	r2, [r5, #28]
   1b810:	pop	{r3, r4, r5, r6, r7, pc}
   1b814:	ldr	r0, [r4, #20]
   1b818:	bl	3acfc <fputs@plt+0x315fc>
   1b81c:	b	1b82c <fputs@plt+0x1212c>
   1b820:	ldr	r3, [r0, #128]	; 0x80
   1b824:	str	r3, [r4, #12]
   1b828:	bl	49050 <_ZdlPv@@Base>
   1b82c:	ldr	r0, [r4, #12]
   1b830:	cmp	r0, #0
   1b834:	bne	1b820 <fputs@plt+0x12120>
   1b838:	mov	r0, r4
   1b83c:	bl	49050 <_ZdlPv@@Base>
   1b840:	ldr	r3, [r6, #32]
   1b844:	b	1b7dc <fputs@plt+0x120dc>
   1b848:	ldr	r0, [r4, #12]
   1b84c:	cmp	r0, #0
   1b850:	beq	1b864 <fputs@plt+0x12164>
   1b854:	ldr	r3, [r0, #128]	; 0x80
   1b858:	str	r3, [r4, #12]
   1b85c:	bl	49050 <_ZdlPv@@Base>
   1b860:	b	1b848 <fputs@plt+0x12148>
   1b864:	bl	9460 <__cxa_end_cleanup@plt>
   1b868:	ldr	r3, [r0, #32]
   1b86c:	push	{r4, r5, r6, lr}
   1b870:	cmp	r3, #0
   1b874:	mov	r5, r0
   1b878:	mov	r4, r1
   1b87c:	mov	r6, r2
   1b880:	beq	1b8b4 <fputs@plt+0x121b4>
   1b884:	cmp	r4, #0
   1b888:	bne	1b89c <fputs@plt+0x1219c>
   1b88c:	movw	r1, #56268	; 0xdbcc
   1b890:	movw	r0, #3336	; 0xd08
   1b894:	movt	r1, #4
   1b898:	bl	430dc <fputs@plt+0x399dc>
   1b89c:	ldr	r0, [r5, #32]
   1b8a0:	mov	r1, r4
   1b8a4:	mov	r2, r6
   1b8a8:	add	r0, r0, #4
   1b8ac:	pop	{r4, r5, r6, lr}
   1b8b0:	b	1b3d8 <fputs@plt+0x11cd8>
   1b8b4:	movw	r1, #56268	; 0xdbcc
   1b8b8:	movw	r0, #3335	; 0xd07
   1b8bc:	movt	r1, #4
   1b8c0:	bl	430dc <fputs@plt+0x399dc>
   1b8c4:	b	1b884 <fputs@plt+0x12184>
   1b8c8:	push	{r3, r4, r5, lr}
   1b8cc:	mov	r4, r0
   1b8d0:	ldr	r0, [r0, #32]
   1b8d4:	mov	r5, r1
   1b8d8:	cmp	r0, #0
   1b8dc:	beq	1b8f0 <fputs@plt+0x121f0>
   1b8e0:	mov	r1, r5
   1b8e4:	add	r0, r0, #4
   1b8e8:	pop	{r3, r4, r5, lr}
   1b8ec:	b	1b478 <fputs@plt+0x11d78>
   1b8f0:	movw	r0, #3342	; 0xd0e
   1b8f4:	movw	r1, #56268	; 0xdbcc
   1b8f8:	movt	r1, #4
   1b8fc:	bl	430dc <fputs@plt+0x399dc>
   1b900:	ldr	r0, [r4, #32]
   1b904:	mov	r1, r5
   1b908:	add	r0, r0, #4
   1b90c:	pop	{r3, r4, r5, lr}
   1b910:	b	1b478 <fputs@plt+0x11d78>
   1b914:	ldr	r0, [r0, #16]
   1b918:	bx	lr
   1b91c:	push	{r4, lr}
   1b920:	movw	r4, #3232	; 0xca0
   1b924:	movt	r4, #7
   1b928:	sub	sp, sp, #24
   1b92c:	ldr	r1, [r0, #16]
   1b930:	ldr	r3, [r4]
   1b934:	mov	r0, sp
   1b938:	str	r3, [sp, #20]
   1b93c:	bl	440cc <fputs@plt+0x3a9cc>
   1b940:	movw	r2, #18728	; 0x4928
   1b944:	movt	r2, #7
   1b948:	mov	r1, sp
   1b94c:	movw	r0, #59884	; 0xe9ec
   1b950:	mov	r3, r2
   1b954:	movt	r0, #4
   1b958:	bl	44200 <fputs@plt+0x3ab00>
   1b95c:	ldr	r2, [sp, #20]
   1b960:	ldr	r3, [r4]
   1b964:	cmp	r2, r3
   1b968:	bne	1b974 <fputs@plt+0x12274>
   1b96c:	add	sp, sp, #24
   1b970:	pop	{r4, pc}
   1b974:	bl	95d4 <__stack_chk_fail@plt>
   1b978:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   1b97c:	mov	r5, r0
   1b980:	mov	r0, #28
   1b984:	mov	r4, r1
   1b988:	bl	49000 <_Znwj@@Base>
   1b98c:	mov	r2, #0
   1b990:	mov	r1, #1
   1b994:	str	r2, [r0, #12]
   1b998:	mov	r8, r0
   1b99c:	ldr	r6, [r5, #12]
   1b9a0:	mov	r7, r0
   1b9a4:	str	r2, [r0, #20]
   1b9a8:	str	r2, [r0, #4]
   1b9ac:	str	r2, [r0, #8]
   1b9b0:	mov	r3, r6
   1b9b4:	str	r2, [r0, #16]
   1b9b8:	str	r2, [r0, #24]
   1b9bc:	ldr	r9, [r5, #20]
   1b9c0:	str	r1, [r8], #4
   1b9c4:	b	1b9cc <fputs@plt+0x122cc>
   1b9c8:	mov	r3, sl
   1b9cc:	subs	r4, r4, #1
   1b9d0:	add	r2, r6, #128	; 0x80
   1b9d4:	mov	r0, r8
   1b9d8:	bmi	1ba3c <fputs@plt+0x1233c>
   1b9dc:	cmp	r3, r2
   1b9e0:	ldrcs	r6, [r6, #128]	; 0x80
   1b9e4:	movcs	r3, r6
   1b9e8:	add	sl, r3, #1
   1b9ec:	ldrb	r5, [r3]
   1b9f0:	mov	r1, r5
   1b9f4:	bl	1b358 <fputs@plt+0x11c58>
   1b9f8:	cmp	r5, #0
   1b9fc:	bne	1b9c8 <fputs@plt+0x122c8>
   1ba00:	ldr	r3, [r9]
   1ba04:	mov	r0, r9
   1ba08:	ldr	r3, [r3, #8]
   1ba0c:	blx	r3
   1ba10:	ldr	r3, [r7, #20]
   1ba14:	cmp	r3, #0
   1ba18:	ldrne	r3, [r7, #24]
   1ba1c:	streq	r3, [r0, #4]
   1ba20:	strne	r5, [r0, #4]
   1ba24:	streq	r0, [r7, #24]
   1ba28:	strne	r0, [r3, #4]
   1ba2c:	streq	r0, [r7, #20]
   1ba30:	strne	r0, [r7, #24]
   1ba34:	ldr	r9, [r9, #4]
   1ba38:	b	1b9c8 <fputs@plt+0x122c8>
   1ba3c:	mov	r0, r7
   1ba40:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   1ba44:	push	{r3, r4, r5, r6, r7, lr}
   1ba48:	subs	r6, r1, #0
   1ba4c:	mov	r4, r0
   1ba50:	beq	1bacc <fputs@plt+0x123cc>
   1ba54:	ldr	r5, [r4, #32]
   1ba58:	cmp	r5, #0
   1ba5c:	beq	1bb10 <fputs@plt+0x12410>
   1ba60:	ldr	r3, [r5, #8]
   1ba64:	ldr	r1, [r4, #16]
   1ba68:	cmp	r1, r3
   1ba6c:	beq	1ba9c <fputs@plt+0x1239c>
   1ba70:	mov	r0, r5
   1ba74:	bl	1b978 <fputs@plt+0x12278>
   1ba78:	ldr	r5, [r4, #32]
   1ba7c:	ldr	r3, [r5]
   1ba80:	sub	r3, r3, #1
   1ba84:	str	r3, [r5]
   1ba88:	cmp	r3, #0
   1ba8c:	mov	r7, r0
   1ba90:	ble	1bae0 <fputs@plt+0x123e0>
   1ba94:	mov	r5, r7
   1ba98:	str	r7, [r4, #32]
   1ba9c:	mov	r1, r6
   1baa0:	add	r6, r6, #119	; 0x77
   1baa4:	add	r0, r5, #4
   1baa8:	uxtb	r6, r6
   1baac:	bl	1b358 <fputs@plt+0x11c58>
   1bab0:	ldr	r3, [r4, #16]
   1bab4:	cmp	r6, #2
   1bab8:	add	r3, r3, #1
   1babc:	str	r3, [r4, #16]
   1bac0:	movhi	r3, #0
   1bac4:	strhi	r3, [r4, #20]
   1bac8:	pop	{r3, r4, r5, r6, r7, pc}
   1bacc:	movw	r1, #56268	; 0xdbcc
   1bad0:	movw	r0, #3318	; 0xcf6
   1bad4:	movt	r1, #4
   1bad8:	bl	430dc <fputs@plt+0x399dc>
   1badc:	b	1ba54 <fputs@plt+0x12354>
   1bae0:	ldr	r0, [r5, #20]
   1bae4:	bl	3acfc <fputs@plt+0x315fc>
   1bae8:	b	1baf8 <fputs@plt+0x123f8>
   1baec:	ldr	r3, [r0, #128]	; 0x80
   1baf0:	str	r3, [r5, #12]
   1baf4:	bl	49050 <_ZdlPv@@Base>
   1baf8:	ldr	r0, [r5, #12]
   1bafc:	cmp	r0, #0
   1bb00:	bne	1baec <fputs@plt+0x123ec>
   1bb04:	mov	r0, r5
   1bb08:	bl	49050 <_ZdlPv@@Base>
   1bb0c:	b	1ba94 <fputs@plt+0x12394>
   1bb10:	mov	r0, #28
   1bb14:	bl	49000 <_Znwj@@Base>
   1bb18:	mov	r2, #1
   1bb1c:	mov	r3, #0
   1bb20:	str	r5, [r0, #4]
   1bb24:	str	r5, [r0, #8]
   1bb28:	str	r5, [r0, #12]
   1bb2c:	str	r5, [r0, #16]
   1bb30:	str	r5, [r0, #24]
   1bb34:	str	r5, [r0, #20]
   1bb38:	mov	r5, r0
   1bb3c:	str	r2, [r0]
   1bb40:	str	r0, [r4, #32]
   1bb44:	b	1ba64 <fputs@plt+0x12364>
   1bb48:	ldr	r0, [r5, #12]
   1bb4c:	cmp	r0, #0
   1bb50:	beq	1bb64 <fputs@plt+0x12464>
   1bb54:	ldr	r3, [r0, #128]	; 0x80
   1bb58:	str	r3, [r5, #12]
   1bb5c:	bl	49050 <_ZdlPv@@Base>
   1bb60:	b	1bb48 <fputs@plt+0x12448>
   1bb64:	bl	9460 <__cxa_end_cleanup@plt>
   1bb68:	push	{r3, lr}
   1bb6c:	ldrb	r3, [r0, #28]
   1bb70:	mov	r0, r1
   1bb74:	mov	r1, r3
   1bb78:	bl	1ba44 <fputs@plt+0x12344>
   1bb7c:	mov	r0, #1
   1bb80:	pop	{r3, pc}
   1bb84:	push	{r3, r4, r5, lr}
   1bb88:	subs	r4, r1, #0
   1bb8c:	mov	r5, r0
   1bb90:	popeq	{r3, r4, r5, pc}
   1bb94:	ldrb	r1, [r4]
   1bb98:	cmp	r1, #0
   1bb9c:	popeq	{r3, r4, r5, pc}
   1bba0:	mov	r0, r5
   1bba4:	bl	1ba44 <fputs@plt+0x12344>
   1bba8:	ldrb	r1, [r4, #1]!
   1bbac:	cmp	r1, #0
   1bbb0:	bne	1bba0 <fputs@plt+0x124a0>
   1bbb4:	pop	{r3, r4, r5, pc}
   1bbb8:	push	{r3, r4, r5, lr}
   1bbbc:	movw	r3, #52429	; 0xcccd
   1bbc0:	movt	r3, #52428	; 0xcccc
   1bbc4:	mov	r4, r1
   1bbc8:	mov	r5, r0
   1bbcc:	umull	r2, r3, r3, r1
   1bbd0:	lsrs	r1, r3, #3
   1bbd4:	beq	1bbdc <fputs@plt+0x124dc>
   1bbd8:	bl	1bbb8 <fputs@plt+0x124b8>
   1bbdc:	movw	r3, #52429	; 0xcccd
   1bbe0:	movt	r3, #52428	; 0xcccc
   1bbe4:	mov	r0, r5
   1bbe8:	umull	r2, r3, r3, r4
   1bbec:	lsr	r3, r3, #3
   1bbf0:	add	r3, r3, r3, lsl #2
   1bbf4:	sub	r4, r4, r3, lsl #1
   1bbf8:	add	r1, r4, #48	; 0x30
   1bbfc:	pop	{r3, r4, r5, lr}
   1bc00:	uxtb	r1, r1
   1bc04:	b	1ba44 <fputs@plt+0x12344>
   1bc08:	push	{r3, r4, r5, lr}
   1bc0c:	subs	r4, r1, #0
   1bc10:	mov	r5, r0
   1bc14:	blt	1bc28 <fputs@plt+0x12528>
   1bc18:	mov	r0, r5
   1bc1c:	mov	r1, r4
   1bc20:	pop	{r3, r4, r5, lr}
   1bc24:	b	1bbb8 <fputs@plt+0x124b8>
   1bc28:	rsb	r4, r4, #0
   1bc2c:	mov	r1, #45	; 0x2d
   1bc30:	bl	1ba44 <fputs@plt+0x12344>
   1bc34:	mov	r0, r5
   1bc38:	mov	r1, r4
   1bc3c:	pop	{r3, r4, r5, lr}
   1bc40:	b	1bbb8 <fputs@plt+0x124b8>
   1bc44:	push	{r4, r5, r6, r7, r8, lr}
   1bc48:	movw	r7, #3232	; 0xca0
   1bc4c:	movt	r7, #7
   1bc50:	sub	sp, sp, #8
   1bc54:	mov	r8, r0
   1bc58:	mov	r0, #36	; 0x24
   1bc5c:	ldr	r3, [r7]
   1bc60:	mov	r4, r1
   1bc64:	str	r3, [sp, #4]
   1bc68:	bl	49000 <_Znwj@@Base>
   1bc6c:	mov	r6, r0
   1bc70:	bl	1b5ac <fputs@plt+0x11eac>
   1bc74:	ldrb	r1, [r4]
   1bc78:	cmp	r1, #0
   1bc7c:	movwne	r5, #49044	; 0xbf94
   1bc80:	movtne	r5, #6
   1bc84:	beq	1bca8 <fputs@plt+0x125a8>
   1bc88:	ldrb	r3, [r5, r1]
   1bc8c:	cmp	r3, #0
   1bc90:	bne	1bc9c <fputs@plt+0x1259c>
   1bc94:	mov	r0, r6
   1bc98:	bl	1ba44 <fputs@plt+0x12344>
   1bc9c:	ldrb	r1, [r4, #1]!
   1bca0:	cmp	r1, #0
   1bca4:	bne	1bc88 <fputs@plt+0x12588>
   1bca8:	mov	r1, r8
   1bcac:	mov	r2, #0
   1bcb0:	mov	r0, sp
   1bcb4:	bl	4a4a0 <_ZdlPv@@Base+0x1450>
   1bcb8:	mov	r2, r6
   1bcbc:	ldr	r0, [pc, #44]	; 1bcf0 <fputs@plt+0x125f0>
   1bcc0:	ldr	r1, [sp]
   1bcc4:	bl	b7f4 <fputs@plt+0x20f4>
   1bcc8:	ldr	r2, [sp, #4]
   1bccc:	ldr	r3, [r7]
   1bcd0:	cmp	r2, r3
   1bcd4:	bne	1bcec <fputs@plt+0x125ec>
   1bcd8:	add	sp, sp, #8
   1bcdc:	pop	{r4, r5, r6, r7, r8, pc}
   1bce0:	mov	r0, r6
   1bce4:	bl	49050 <_ZdlPv@@Base>
   1bce8:	bl	9460 <__cxa_end_cleanup@plt>
   1bcec:	bl	95d4 <__stack_chk_fail@plt>
   1bcf0:	andeq	r0, r7, r0, ror #28
   1bcf4:	push	{r3, r4, r5, r6, r7, lr}
   1bcf8:	subs	r6, r1, #0
   1bcfc:	mov	r4, r0
   1bd00:	beq	1bdcc <fputs@plt+0x126cc>
   1bd04:	ldr	r5, [r4, #32]
   1bd08:	cmp	r5, #0
   1bd0c:	beq	1bde0 <fputs@plt+0x126e0>
   1bd10:	ldr	r3, [r5, #8]
   1bd14:	ldr	r1, [r4, #16]
   1bd18:	cmp	r1, r3
   1bd1c:	beq	1bd4c <fputs@plt+0x1264c>
   1bd20:	mov	r0, r5
   1bd24:	bl	1b978 <fputs@plt+0x12278>
   1bd28:	ldr	r5, [r4, #32]
   1bd2c:	ldr	r3, [r5]
   1bd30:	sub	r3, r3, #1
   1bd34:	str	r3, [r5]
   1bd38:	cmp	r3, #0
   1bd3c:	mov	r7, r0
   1bd40:	ble	1bd9c <fputs@plt+0x1269c>
   1bd44:	mov	r5, r7
   1bd48:	str	r7, [r4, #32]
   1bd4c:	mov	r1, #0
   1bd50:	add	r0, r5, #4
   1bd54:	bl	1b358 <fputs@plt+0x11c58>
   1bd58:	ldr	r3, [r4, #32]
   1bd5c:	ldr	r2, [r3, #20]
   1bd60:	cmp	r2, #0
   1bd64:	streq	r2, [r6, #4]
   1bd68:	ldrne	r2, [r3, #24]
   1bd6c:	movne	r1, #0
   1bd70:	streq	r6, [r3, #24]
   1bd74:	streq	r6, [r3, #20]
   1bd78:	strne	r1, [r6, #4]
   1bd7c:	strne	r6, [r2, #4]
   1bd80:	mov	r2, #0
   1bd84:	strne	r6, [r3, #24]
   1bd88:	ldr	r3, [r4, #16]
   1bd8c:	str	r2, [r4, #20]
   1bd90:	add	r3, r3, #1
   1bd94:	str	r3, [r4, #16]
   1bd98:	pop	{r3, r4, r5, r6, r7, pc}
   1bd9c:	ldr	r0, [r5, #20]
   1bda0:	bl	3acfc <fputs@plt+0x315fc>
   1bda4:	b	1bdb4 <fputs@plt+0x126b4>
   1bda8:	ldr	r3, [r0, #128]	; 0x80
   1bdac:	str	r3, [r5, #12]
   1bdb0:	bl	49050 <_ZdlPv@@Base>
   1bdb4:	ldr	r0, [r5, #12]
   1bdb8:	cmp	r0, #0
   1bdbc:	bne	1bda8 <fputs@plt+0x126a8>
   1bdc0:	mov	r0, r5
   1bdc4:	bl	49050 <_ZdlPv@@Base>
   1bdc8:	b	1bd44 <fputs@plt+0x12644>
   1bdcc:	movw	r1, #56268	; 0xdbcc
   1bdd0:	movw	r0, #3365	; 0xd25
   1bdd4:	movt	r1, #4
   1bdd8:	bl	430dc <fputs@plt+0x399dc>
   1bddc:	b	1bd04 <fputs@plt+0x12604>
   1bde0:	mov	r0, #28
   1bde4:	bl	49000 <_Znwj@@Base>
   1bde8:	mov	r2, #1
   1bdec:	mov	r3, #0
   1bdf0:	str	r5, [r0, #4]
   1bdf4:	str	r5, [r0, #8]
   1bdf8:	str	r5, [r0, #12]
   1bdfc:	str	r5, [r0, #16]
   1be00:	str	r5, [r0, #24]
   1be04:	str	r5, [r0, #20]
   1be08:	mov	r5, r0
   1be0c:	str	r2, [r0]
   1be10:	str	r0, [r4, #32]
   1be14:	b	1bd14 <fputs@plt+0x12614>
   1be18:	ldr	r0, [r5, #12]
   1be1c:	cmp	r0, #0
   1be20:	beq	1be34 <fputs@plt+0x12734>
   1be24:	ldr	r3, [r0, #128]	; 0x80
   1be28:	str	r3, [r5, #12]
   1be2c:	bl	49050 <_ZdlPv@@Base>
   1be30:	b	1be18 <fputs@plt+0x12718>
   1be34:	bl	9460 <__cxa_end_cleanup@plt>
   1be38:	ldr	ip, [r1, #24]
   1be3c:	push	{r4, r5, r6, r7, r8, lr}
   1be40:	mov	r4, r0
   1be44:	ldr	r6, [pc, #184]	; 1bf04 <fputs@plt+0x12804>
   1be48:	mov	r5, r0
   1be4c:	str	ip, [r4, #4]
   1be50:	mov	r0, #0
   1be54:	add	ip, r6, #888	; 0x378
   1be58:	str	r0, [r4, #12]
   1be5c:	str	r0, [r4, #16]
   1be60:	mov	r8, r2
   1be64:	str	ip, [r5], #24
   1be68:	mov	r0, r5
   1be6c:	mov	r7, r3
   1be70:	bl	1b664 <fputs@plt+0x11f64>
   1be74:	ldr	r1, [r4, #40]	; 0x28
   1be78:	mov	r2, #0
   1be7c:	mov	r3, #1
   1be80:	str	r8, [r4, #60]	; 0x3c
   1be84:	cmp	r1, r2
   1be88:	str	r7, [r4, #92]	; 0x5c
   1be8c:	str	r1, [r4, #76]	; 0x4c
   1be90:	str	r2, [r4, #64]	; 0x40
   1be94:	str	r3, [r4, #68]	; 0x44
   1be98:	beq	1bedc <fputs@plt+0x127dc>
   1be9c:	ldr	r2, [r4, #56]	; 0x38
   1bea0:	ldr	r3, [r2, #12]
   1bea4:	ldr	r2, [r2, #20]
   1bea8:	str	r3, [r4, #72]	; 0x48
   1beac:	str	r2, [r4, #80]	; 0x50
   1beb0:	str	r3, [r4, #16]
   1beb4:	str	r3, [r4, #12]
   1beb8:	movw	r3, #45408	; 0xb160
   1bebc:	movt	r3, #6
   1bec0:	ldr	r0, [r3]
   1bec4:	ldr	r3, [r0]
   1bec8:	ldr	r3, [r3, #40]	; 0x28
   1becc:	blx	r3
   1bed0:	str	r0, [r4, #88]	; 0x58
   1bed4:	mov	r0, r4
   1bed8:	pop	{r4, r5, r6, r7, r8, pc}
   1bedc:	str	r1, [r4, #72]	; 0x48
   1bee0:	str	r1, [r4, #80]	; 0x50
   1bee4:	str	r1, [r4, #16]
   1bee8:	str	r1, [r4, #12]
   1beec:	b	1beb8 <fputs@plt+0x127b8>
   1bef0:	str	r6, [r4]
   1bef4:	bl	9460 <__cxa_end_cleanup@plt>
   1bef8:	mov	r0, r5
   1befc:	bl	1a170 <fputs@plt+0x10a70>
   1bf00:	b	1bef0 <fputs@plt+0x127f0>
   1bf04:	andeq	sp, r4, r0, asr #3
   1bf08:	push	{r4, r5, r6, lr}
   1bf0c:	movw	r6, #3232	; 0xca0
   1bf10:	movt	r6, #7
   1bf14:	sub	sp, sp, #104	; 0x68
   1bf18:	add	r0, r0, #28
   1bf1c:	movw	r3, #20012	; 0x4e2c
   1bf20:	ldr	ip, [r6]
   1bf24:	movt	r3, #7
   1bf28:	add	r5, sp, #104	; 0x68
   1bf2c:	mov	r4, r1
   1bf30:	ldr	r3, [r3]
   1bf34:	mov	r1, r0
   1bf38:	mov	r2, #0
   1bf3c:	add	r0, sp, #4
   1bf40:	str	ip, [sp, #100]	; 0x64
   1bf44:	bl	1be38 <fputs@plt+0x12738>
   1bf48:	mov	r3, #0
   1bf4c:	str	r3, [r5, #-104]!	; 0xffffff98
   1bf50:	ldr	r3, [sp, #16]
   1bf54:	ldr	r2, [sp, #20]
   1bf58:	cmp	r3, r2
   1bf5c:	bcs	1bf90 <fputs@plt+0x12890>
   1bf60:	add	r2, r3, #1
   1bf64:	str	r2, [sp, #16]
   1bf68:	ldrb	r1, [r3]
   1bf6c:	cmp	r1, #0
   1bf70:	bne	1bfb0 <fputs@plt+0x128b0>
   1bf74:	mov	r0, r4
   1bf78:	ldr	r1, [sp]
   1bf7c:	bl	1bcf4 <fputs@plt+0x125f4>
   1bf80:	ldr	r3, [sp, #16]
   1bf84:	ldr	r2, [sp, #20]
   1bf88:	cmp	r3, r2
   1bf8c:	bcc	1bf60 <fputs@plt+0x12860>
   1bf90:	add	r0, sp, #4
   1bf94:	mov	r1, sp
   1bf98:	bl	19884 <fputs@plt+0x10184>
   1bf9c:	cmn	r0, #1
   1bfa0:	beq	1bfc0 <fputs@plt+0x128c0>
   1bfa4:	mov	r1, r0
   1bfa8:	cmp	r1, #0
   1bfac:	beq	1bf74 <fputs@plt+0x12874>
   1bfb0:	uxtb	r1, r1
   1bfb4:	mov	r0, r4
   1bfb8:	bl	1ba44 <fputs@plt+0x12344>
   1bfbc:	b	1bf50 <fputs@plt+0x12850>
   1bfc0:	ldr	r3, [pc, #60]	; 1c004 <fputs@plt+0x12904>
   1bfc4:	add	r0, sp, #28
   1bfc8:	str	r3, [sp, #4]
   1bfcc:	bl	1a170 <fputs@plt+0x10a70>
   1bfd0:	ldr	r2, [sp, #100]	; 0x64
   1bfd4:	mov	r0, #1
   1bfd8:	ldr	r3, [r6]
   1bfdc:	cmp	r2, r3
   1bfe0:	bne	1c000 <fputs@plt+0x12900>
   1bfe4:	add	sp, sp, #104	; 0x68
   1bfe8:	pop	{r4, r5, r6, pc}
   1bfec:	ldr	r3, [pc, #16]	; 1c004 <fputs@plt+0x12904>
   1bff0:	add	r0, sp, #28
   1bff4:	str	r3, [sp, #4]
   1bff8:	bl	1a170 <fputs@plt+0x10a70>
   1bffc:	bl	9460 <__cxa_end_cleanup@plt>
   1c000:	bl	95d4 <__stack_chk_fail@plt>
   1c004:	andeq	sp, r4, r8, lsr r5
   1c008:	push	{r4, r5, r6, lr}
   1c00c:	mov	r5, r0
   1c010:	ldr	r6, [pc, #132]	; 1c09c <fputs@plt+0x1299c>
   1c014:	mov	r3, #0
   1c018:	mov	r4, r0
   1c01c:	str	r3, [r0, #4]
   1c020:	str	r3, [r0, #12]
   1c024:	add	r2, r6, #888	; 0x378
   1c028:	str	r3, [r0, #16]
   1c02c:	str	r2, [r5], #24
   1c030:	mov	r0, r5
   1c034:	bl	1b5ac <fputs@plt+0x11eac>
   1c038:	movw	r2, #45408	; 0xb160
   1c03c:	movt	r2, #6
   1c040:	mov	r3, #0
   1c044:	mov	r1, #1
   1c048:	ldr	r0, [r2]
   1c04c:	str	r3, [r4, #92]	; 0x5c
   1c050:	str	r3, [r4, #72]	; 0x48
   1c054:	ldr	r2, [r0]
   1c058:	str	r3, [r4, #80]	; 0x50
   1c05c:	str	r3, [r4, #16]
   1c060:	str	r3, [r4, #12]
   1c064:	str	r3, [r4, #60]	; 0x3c
   1c068:	str	r3, [r4, #64]	; 0x40
   1c06c:	ldr	r2, [r2, #40]	; 0x28
   1c070:	str	r3, [r4, #76]	; 0x4c
   1c074:	str	r1, [r4, #68]	; 0x44
   1c078:	blx	r2
   1c07c:	str	r0, [r4, #88]	; 0x58
   1c080:	mov	r0, r4
   1c084:	pop	{r4, r5, r6, pc}
   1c088:	str	r6, [r4]
   1c08c:	bl	9460 <__cxa_end_cleanup@plt>
   1c090:	mov	r0, r5
   1c094:	bl	1a170 <fputs@plt+0x10a70>
   1c098:	b	1c088 <fputs@plt+0x12988>
   1c09c:	andeq	sp, r4, r0, asr #3
   1c0a0:	ldr	r0, [r0, #48]	; 0x30
   1c0a4:	bx	lr
   1c0a8:	cmp	r0, #36	; 0x24
   1c0ac:	push	{r4, lr}
   1c0b0:	beq	1c0c4 <fputs@plt+0x129c4>
   1c0b4:	movw	r1, #56268	; 0xdbcc
   1c0b8:	movw	r0, #3627	; 0xe2b
   1c0bc:	movt	r1, #4
   1c0c0:	bl	430dc <fputs@plt+0x399dc>
   1c0c4:	movw	r4, #3632	; 0xe30
   1c0c8:	movt	r4, #7
   1c0cc:	ldr	r3, [r4, #4]
   1c0d0:	cmp	r3, #0
   1c0d4:	beq	1c0f0 <fputs@plt+0x129f0>
   1c0d8:	ldr	r2, [r3, #20]
   1c0dc:	mov	r1, #0
   1c0e0:	mov	r0, r3
   1c0e4:	str	r1, [r3, #20]
   1c0e8:	str	r2, [r4, #4]
   1c0ec:	pop	{r4, pc}
   1c0f0:	mov	r0, #576	; 0x240
   1c0f4:	bl	958c <_Znaj@plt>
   1c0f8:	mov	r2, #15
   1c0fc:	add	r3, r0, #36	; 0x24
   1c100:	subs	r2, r2, #1
   1c104:	str	r3, [r3, #-16]
   1c108:	add	r3, r3, #36	; 0x24
   1c10c:	bne	1c100 <fputs@plt+0x12a00>
   1c110:	str	r2, [r0, #560]	; 0x230
   1c114:	mov	r3, r0
   1c118:	b	1c0d8 <fputs@plt+0x129d8>
   1c11c:	push	{r3, r4, r5, r6, r7, lr}
   1c120:	subs	r6, r0, #0
   1c124:	beq	1c1ec <fputs@plt+0x12aec>
   1c128:	bl	94d8 <strlen@plt>
   1c12c:	cmp	r0, #12
   1c130:	mov	r5, r0
   1c134:	bgt	1c194 <fputs@plt+0x12a94>
   1c138:	mov	r0, #36	; 0x24
   1c13c:	bl	1c0a8 <fputs@plt+0x129a8>
   1c140:	ldr	r2, [pc, #220]	; 1c224 <fputs@plt+0x12b24>
   1c144:	cmp	r5, #0
   1c148:	mov	r3, #0
   1c14c:	str	r2, [r0]
   1c150:	movgt	ip, r0
   1c154:	str	r3, [r0, #4]
   1c158:	str	r3, [r0, #12]
   1c15c:	str	r3, [r0, #16]
   1c160:	ble	1c17c <fputs@plt+0x12a7c>
   1c164:	ldrb	r4, [r6, r3]
   1c168:	add	r3, r3, #1
   1c16c:	cmp	r5, r3
   1c170:	add	ip, ip, #1
   1c174:	strb	r4, [ip, #23]
   1c178:	bne	1c164 <fputs@plt+0x12a64>
   1c17c:	add	r5, r5, #24
   1c180:	add	r3, r0, #24
   1c184:	add	r5, r0, r5
   1c188:	str	r3, [r0, #12]
   1c18c:	str	r5, [r0, #16]
   1c190:	pop	{r3, r4, r5, r6, r7, pc}
   1c194:	mov	r0, #28
   1c198:	ldr	r7, [pc, #136]	; 1c228 <fputs@plt+0x12b28>
   1c19c:	bl	49000 <_Znwj@@Base>
   1c1a0:	mov	r3, #0
   1c1a4:	add	r2, r7, #384	; 0x180
   1c1a8:	mov	r4, r0
   1c1ac:	str	r2, [r0]
   1c1b0:	mov	r0, r5
   1c1b4:	str	r3, [r4, #4]
   1c1b8:	str	r3, [r4, #12]
   1c1bc:	str	r3, [r4, #16]
   1c1c0:	bl	958c <_Znaj@plt>
   1c1c4:	mov	r2, r5
   1c1c8:	str	r0, [r4, #24]
   1c1cc:	mov	r1, r6
   1c1d0:	bl	94f0 <memcpy@plt>
   1c1d4:	ldr	r3, [r4, #24]
   1c1d8:	mov	r0, r4
   1c1dc:	add	r5, r3, r5
   1c1e0:	str	r5, [r4, #16]
   1c1e4:	str	r3, [r4, #12]
   1c1e8:	pop	{r3, r4, r5, r6, r7, pc}
   1c1ec:	mov	r0, #36	; 0x24
   1c1f0:	bl	1c0a8 <fputs@plt+0x129a8>
   1c1f4:	ldr	r1, [pc, #40]	; 1c224 <fputs@plt+0x12b24>
   1c1f8:	mov	r2, r0
   1c1fc:	mov	r3, r0
   1c200:	str	r6, [r0, #4]
   1c204:	str	r1, [r2], #24
   1c208:	str	r2, [r3, #12]
   1c20c:	str	r2, [r3, #16]
   1c210:	pop	{r3, r4, r5, r6, r7, pc}
   1c214:	mov	r0, r4
   1c218:	str	r7, [r4]
   1c21c:	bl	49050 <_ZdlPv@@Base>
   1c220:	bl	9460 <__cxa_end_cleanup@plt>
   1c224:	andeq	sp, r4, r0, lsr #4
   1c228:	andeq	sp, r4, r0, asr #3
   1c22c:	push	{r4, r5, r6, lr}
   1c230:	subs	r6, r1, #0
   1c234:	beq	1c2b4 <fputs@plt+0x12bb4>
   1c238:	ble	1c2c0 <fputs@plt+0x12bc0>
   1c23c:	ldr	r3, [r0, #100]	; 0x64
   1c240:	cmp	r6, r3
   1c244:	bgt	1c2c0 <fputs@plt+0x12bc0>
   1c248:	cmp	r6, #1
   1c24c:	ldr	r4, [r0, #96]	; 0x60
   1c250:	ble	1c270 <fputs@plt+0x12b70>
   1c254:	mov	r5, #1
   1c258:	cmp	r4, #0
   1c25c:	beq	1c2a0 <fputs@plt+0x12ba0>
   1c260:	add	r5, r5, #1
   1c264:	ldr	r4, [r4, #40]	; 0x28
   1c268:	cmp	r5, r6
   1c26c:	bne	1c258 <fputs@plt+0x12b58>
   1c270:	movw	r3, #20012	; 0x4e2c
   1c274:	movt	r3, #7
   1c278:	mov	r0, #96	; 0x60
   1c27c:	ldr	r6, [r3]
   1c280:	bl	49000 <_Znwj@@Base>
   1c284:	mov	r1, r4
   1c288:	mov	r2, #0
   1c28c:	mov	r3, r6
   1c290:	mov	r5, r0
   1c294:	bl	1be38 <fputs@plt+0x12738>
   1c298:	mov	r0, r5
   1c29c:	pop	{r4, r5, r6, pc}
   1c2a0:	movw	r1, #56268	; 0xdbcc
   1c2a4:	movw	r0, #3741	; 0xe9d
   1c2a8:	movt	r1, #4
   1c2ac:	bl	430dc <fputs@plt+0x399dc>
   1c2b0:	b	1c260 <fputs@plt+0x12b60>
   1c2b4:	ldr	r0, [r0, #92]	; 0x5c
   1c2b8:	pop	{r4, r5, r6, lr}
   1c2bc:	b	1c11c <fputs@plt+0x12a1c>
   1c2c0:	mov	r0, #0
   1c2c4:	pop	{r4, r5, r6, pc}
   1c2c8:	mov	r0, r5
   1c2cc:	bl	49050 <_ZdlPv@@Base>
   1c2d0:	bl	9460 <__cxa_end_cleanup@plt>
   1c2d4:	push	{r3, r4, r5, lr}
   1c2d8:	mov	r4, r0
   1c2dc:	mov	r5, r2
   1c2e0:	bl	1b664 <fputs@plt+0x11f64>
   1c2e4:	mov	r3, #0
   1c2e8:	str	r5, [r4, #36]	; 0x24
   1c2ec:	mov	r0, r4
   1c2f0:	str	r3, [r4, #40]	; 0x28
   1c2f4:	pop	{r3, r4, r5, pc}
   1c2f8:	push	{r3, r4, r5, r6, r7, r8, r9, lr}
   1c2fc:	mov	r9, r0
   1c300:	mov	r5, r1
   1c304:	bl	1b5ac <fputs@plt+0x11eac>
   1c308:	mov	r3, #0
   1c30c:	mov	r0, r9
   1c310:	str	r3, [r9, #40]	; 0x28
   1c314:	mov	r1, r5
   1c318:	bl	1b79c <fputs@plt+0x1209c>
   1c31c:	ldr	r4, [r5, #40]	; 0x28
   1c320:	add	r6, r9, #40	; 0x28
   1c324:	ldr	r3, [r5, #36]	; 0x24
   1c328:	cmp	r4, #0
   1c32c:	str	r3, [r9, #36]	; 0x24
   1c330:	beq	1c36c <fputs@plt+0x12c6c>
   1c334:	mov	r8, #0
   1c338:	mov	r0, #44	; 0x2c
   1c33c:	bl	49000 <_Znwj@@Base>
   1c340:	mov	r1, r4
   1c344:	mov	r5, r0
   1c348:	ldr	r7, [r4, #36]	; 0x24
   1c34c:	bl	1b664 <fputs@plt+0x11f64>
   1c350:	str	r8, [r5, #40]	; 0x28
   1c354:	str	r7, [r5, #36]	; 0x24
   1c358:	str	r5, [r6]
   1c35c:	add	r6, r5, #40	; 0x28
   1c360:	ldr	r4, [r4, #40]	; 0x28
   1c364:	cmp	r4, #0
   1c368:	bne	1c338 <fputs@plt+0x12c38>
   1c36c:	mov	r0, r9
   1c370:	pop	{r3, r4, r5, r6, r7, r8, r9, pc}
   1c374:	mov	r0, r9
   1c378:	bl	1a170 <fputs@plt+0x10a70>
   1c37c:	bl	9460 <__cxa_end_cleanup@plt>
   1c380:	mov	r0, r5
   1c384:	bl	49050 <_ZdlPv@@Base>
   1c388:	b	1c374 <fputs@plt+0x12c74>
   1c38c:	push	{r4, lr}
   1c390:	mov	r4, r0
   1c394:	bl	1a170 <fputs@plt+0x10a70>
   1c398:	mov	r0, r4
   1c39c:	pop	{r4, pc}
   1c3a0:	ldr	ip, [r0, #96]	; 0x60
   1c3a4:	push	{r4, r5, r6, r7, r8, lr}
   1c3a8:	cmp	ip, #0
   1c3ac:	mov	r4, r0
   1c3b0:	mov	r7, r1
   1c3b4:	mov	r6, r2
   1c3b8:	addeq	r8, r0, #96	; 0x60
   1c3bc:	bne	1c3c8 <fputs@plt+0x12cc8>
   1c3c0:	b	1c3d8 <fputs@plt+0x12cd8>
   1c3c4:	mov	ip, r3
   1c3c8:	ldr	r3, [ip, #40]	; 0x28
   1c3cc:	cmp	r3, #0
   1c3d0:	bne	1c3c4 <fputs@plt+0x12cc4>
   1c3d4:	add	r8, ip, #40	; 0x28
   1c3d8:	mov	r0, #44	; 0x2c
   1c3dc:	bl	49000 <_Znwj@@Base>
   1c3e0:	mov	r1, r7
   1c3e4:	mov	r5, r0
   1c3e8:	bl	1b664 <fputs@plt+0x11f64>
   1c3ec:	ldr	r3, [r4, #100]	; 0x64
   1c3f0:	mov	r2, #0
   1c3f4:	str	r6, [r5, #36]	; 0x24
   1c3f8:	str	r2, [r5, #40]	; 0x28
   1c3fc:	add	r3, r3, #1
   1c400:	str	r5, [r8]
   1c404:	str	r3, [r4, #100]	; 0x64
   1c408:	pop	{r4, r5, r6, r7, r8, pc}
   1c40c:	mov	r0, r5
   1c410:	bl	49050 <_ZdlPv@@Base>
   1c414:	bl	9460 <__cxa_end_cleanup@plt>
   1c418:	push	{r4, r5, r6, r7, lr}
   1c41c:	mov	r5, r1
   1c420:	movw	r7, #3232	; 0xca0
   1c424:	movt	r7, #7
   1c428:	ldr	r1, [r0, #16]
   1c42c:	sub	sp, sp, #212	; 0xd4
   1c430:	ldr	r2, [r5, #16]
   1c434:	mov	r4, r0
   1c438:	ldr	r3, [r7]
   1c43c:	cmp	r1, r2
   1c440:	str	r3, [sp, #204]	; 0xcc
   1c444:	movne	r4, #0
   1c448:	beq	1c468 <fputs@plt+0x12d68>
   1c44c:	ldr	r2, [sp, #204]	; 0xcc
   1c450:	mov	r0, r4
   1c454:	ldr	r3, [r7]
   1c458:	cmp	r2, r3
   1c45c:	bne	1c698 <fputs@plt+0x12f98>
   1c460:	add	sp, sp, #212	; 0xd4
   1c464:	pop	{r4, r5, r6, r7, pc}
   1c468:	movw	r3, #20012	; 0x4e2c
   1c46c:	movt	r3, #7
   1c470:	mov	r1, r4
   1c474:	mov	r2, #0
   1c478:	ldr	r6, [r3]
   1c47c:	add	r0, sp, #12
   1c480:	mov	r3, r6
   1c484:	bl	1be38 <fputs@plt+0x12738>
   1c488:	mov	r3, r6
   1c48c:	mov	r1, r5
   1c490:	add	r0, sp, #108	; 0x6c
   1c494:	mov	r2, #0
   1c498:	bl	1be38 <fputs@plt+0x12738>
   1c49c:	ldr	r5, [r4, #16]
   1c4a0:	subs	r5, r5, #1
   1c4a4:	movpl	r6, #0
   1c4a8:	bpl	1c574 <fputs@plt+0x12e74>
   1c4ac:	b	1c680 <fputs@plt+0x12f80>
   1c4b0:	add	r2, r3, #1
   1c4b4:	str	r2, [sp, #24]
   1c4b8:	ldrb	r4, [r3]
   1c4bc:	ldr	r3, [sp, #120]	; 0x78
   1c4c0:	ldr	r2, [sp, #124]	; 0x7c
   1c4c4:	str	r6, [sp, #8]
   1c4c8:	cmp	r3, r2
   1c4cc:	bcs	1c5b4 <fputs@plt+0x12eb4>
   1c4d0:	add	r2, r3, #1
   1c4d4:	str	r2, [sp, #120]	; 0x78
   1c4d8:	ldrb	r0, [r3]
   1c4dc:	cmp	r4, r0
   1c4e0:	bne	1c62c <fputs@plt+0x12f2c>
   1c4e4:	cmp	r4, #0
   1c4e8:	bne	1c56c <fputs@plt+0x12e6c>
   1c4ec:	ldr	r3, [sp, #4]
   1c4f0:	cmp	r3, #0
   1c4f4:	beq	1c618 <fputs@plt+0x12f18>
   1c4f8:	ldr	r3, [sp, #8]
   1c4fc:	cmp	r3, #0
   1c500:	beq	1c5e8 <fputs@plt+0x12ee8>
   1c504:	ldr	r0, [sp, #4]
   1c508:	ldr	r3, [r0]
   1c50c:	ldr	r3, [r3, #188]	; 0xbc
   1c510:	blx	r3
   1c514:	mov	r4, r0
   1c518:	ldr	r0, [sp, #8]
   1c51c:	ldr	r2, [r0]
   1c520:	ldr	r3, [r2, #188]	; 0xbc
   1c524:	blx	r3
   1c528:	cmp	r4, r0
   1c52c:	movne	r4, #0
   1c530:	beq	1c5fc <fputs@plt+0x12efc>
   1c534:	ldr	r0, [sp, #4]
   1c538:	cmp	r0, #0
   1c53c:	beq	1c54c <fputs@plt+0x12e4c>
   1c540:	ldr	r3, [r0]
   1c544:	ldr	r3, [r3, #4]
   1c548:	blx	r3
   1c54c:	ldr	r0, [sp, #8]
   1c550:	cmp	r0, #0
   1c554:	beq	1c564 <fputs@plt+0x12e64>
   1c558:	ldr	r3, [r0]
   1c55c:	ldr	r3, [r3, #4]
   1c560:	blx	r3
   1c564:	cmp	r4, #0
   1c568:	beq	1c654 <fputs@plt+0x12f54>
   1c56c:	subs	r5, r5, #1
   1c570:	bcc	1c680 <fputs@plt+0x12f80>
   1c574:	ldr	r3, [sp, #24]
   1c578:	ldr	r2, [sp, #28]
   1c57c:	str	r6, [sp, #4]
   1c580:	cmp	r3, r2
   1c584:	bcc	1c4b0 <fputs@plt+0x12db0>
   1c588:	add	r0, sp, #12
   1c58c:	add	r1, sp, #4
   1c590:	bl	19884 <fputs@plt+0x10184>
   1c594:	cmn	r0, #1
   1c598:	bne	1c5e0 <fputs@plt+0x12ee0>
   1c59c:	movw	r1, #56268	; 0xdbcc
   1c5a0:	movw	r0, #3806	; 0xede
   1c5a4:	movt	r1, #4
   1c5a8:	bl	430dc <fputs@plt+0x399dc>
   1c5ac:	mvn	r4, #0
   1c5b0:	b	1c4bc <fputs@plt+0x12dbc>
   1c5b4:	add	r0, sp, #108	; 0x6c
   1c5b8:	add	r1, sp, #8
   1c5bc:	bl	19884 <fputs@plt+0x10184>
   1c5c0:	cmn	r0, #1
   1c5c4:	bne	1c4dc <fputs@plt+0x12ddc>
   1c5c8:	movw	r1, #56268	; 0xdbcc
   1c5cc:	movw	r0, #3809	; 0xee1
   1c5d0:	movt	r1, #4
   1c5d4:	bl	430dc <fputs@plt+0x399dc>
   1c5d8:	mvn	r0, #0
   1c5dc:	b	1c4dc <fputs@plt+0x12ddc>
   1c5e0:	mov	r4, r0
   1c5e4:	b	1c4bc <fputs@plt+0x12dbc>
   1c5e8:	movw	r1, #56268	; 0xdbcc
   1c5ec:	movw	r0, #3819	; 0xeeb
   1c5f0:	movt	r1, #4
   1c5f4:	bl	430dc <fputs@plt+0x399dc>
   1c5f8:	b	1c504 <fputs@plt+0x12e04>
   1c5fc:	ldmib	sp, {r0, r1}
   1c600:	ldr	r3, [r0]
   1c604:	ldr	r3, [r3, #184]	; 0xb8
   1c608:	blx	r3
   1c60c:	adds	r4, r0, #0
   1c610:	movne	r4, #1
   1c614:	b	1c534 <fputs@plt+0x12e34>
   1c618:	movw	r1, #56268	; 0xdbcc
   1c61c:	movw	r0, #3818	; 0xeea
   1c620:	movt	r1, #4
   1c624:	bl	430dc <fputs@plt+0x399dc>
   1c628:	b	1c4f8 <fputs@plt+0x12df8>
   1c62c:	cmp	r4, #0
   1c630:	beq	1c688 <fputs@plt+0x12f88>
   1c634:	cmp	r0, #0
   1c638:	bne	1c654 <fputs@plt+0x12f54>
   1c63c:	ldr	r0, [sp, #8]
   1c640:	cmp	r0, #0
   1c644:	beq	1c654 <fputs@plt+0x12f54>
   1c648:	ldr	r3, [r0]
   1c64c:	ldr	r3, [r3, #4]
   1c650:	blx	r3
   1c654:	mov	r4, #0
   1c658:	ldr	r5, [pc, #120]	; 1c6d8 <fputs@plt+0x12fd8>
   1c65c:	add	r0, sp, #132	; 0x84
   1c660:	str	r5, [sp, #108]	; 0x6c
   1c664:	bl	1a170 <fputs@plt+0x10a70>
   1c668:	add	r0, sp, #36	; 0x24
   1c66c:	sub	r3, r5, #888	; 0x378
   1c670:	str	r5, [sp, #12]
   1c674:	str	r3, [sp, #108]	; 0x6c
   1c678:	bl	1a170 <fputs@plt+0x10a70>
   1c67c:	b	1c44c <fputs@plt+0x12d4c>
   1c680:	mov	r4, #1
   1c684:	b	1c658 <fputs@plt+0x12f58>
   1c688:	ldr	r0, [sp, #4]
   1c68c:	cmp	r0, #0
   1c690:	bne	1c648 <fputs@plt+0x12f48>
   1c694:	b	1c654 <fputs@plt+0x12f54>
   1c698:	bl	95d4 <__stack_chk_fail@plt>
   1c69c:	ldr	r5, [pc, #52]	; 1c6d8 <fputs@plt+0x12fd8>
   1c6a0:	add	r0, sp, #36	; 0x24
   1c6a4:	str	r5, [sp, #12]
   1c6a8:	bl	1a170 <fputs@plt+0x10a70>
   1c6ac:	bl	9460 <__cxa_end_cleanup@plt>
   1c6b0:	ldr	r3, [pc, #36]	; 1c6dc <fputs@plt+0x12fdc>
   1c6b4:	str	r3, [sp, #108]	; 0x6c
   1c6b8:	b	1c6a0 <fputs@plt+0x12fa0>
   1c6bc:	ldr	r5, [pc, #20]	; 1c6d8 <fputs@plt+0x12fd8>
   1c6c0:	add	r0, sp, #132	; 0x84
   1c6c4:	str	r5, [sp, #108]	; 0x6c
   1c6c8:	bl	1a170 <fputs@plt+0x10a70>
   1c6cc:	sub	r3, r5, #888	; 0x378
   1c6d0:	str	r3, [sp, #108]	; 0x6c
   1c6d4:	b	1c6a0 <fputs@plt+0x12fa0>
   1c6d8:	andeq	sp, r4, r8, lsr r5
   1c6dc:	andeq	sp, r4, r0, asr #3
   1c6e0:	add	r0, r0, #28
   1c6e4:	add	r1, r1, #28
   1c6e8:	b	1c418 <fputs@plt+0x12d18>
   1c6ec:	ldr	r0, [r0, #20]
   1c6f0:	subs	r3, r0, #1
   1c6f4:	rsbs	r0, r3, #0
   1c6f8:	adcs	r0, r0, r3
   1c6fc:	bx	lr
   1c700:	mov	ip, r1
   1c704:	mov	r1, r2
   1c708:	push	{r4, r5, r6, lr}
   1c70c:	mov	r2, r3
   1c710:	mov	r3, ip
   1c714:	mov	r4, r0
   1c718:	ldr	r5, [sp, #16]
   1c71c:	bl	1be38 <fputs@plt+0x12738>
   1c720:	movw	r3, #3632	; 0xe30
   1c724:	movt	r3, #7
   1c728:	ldr	r1, [pc, #140]	; 1c7bc <fputs@plt+0x130bc>
   1c72c:	cmp	r5, #0
   1c730:	ldr	r3, [r3, #80]	; 0x50
   1c734:	mov	r2, #0
   1c738:	str	r2, [r4, #96]	; 0x60
   1c73c:	str	r1, [r4]
   1c740:	str	r3, [r4, #104]	; 0x68
   1c744:	str	r2, [r4, #100]	; 0x64
   1c748:	bne	1c754 <fputs@plt+0x13054>
   1c74c:	mov	r0, r4
   1c750:	pop	{r4, r5, r6, pc}
   1c754:	bl	1a8d0 <fputs@plt+0x111d0>
   1c758:	subs	r5, r0, #0
   1c75c:	beq	1c74c <fputs@plt+0x1304c>
   1c760:	mov	r0, #44	; 0x2c
   1c764:	bl	49000 <_Znwj@@Base>
   1c768:	mov	r1, r5
   1c76c:	mov	r6, r0
   1c770:	bl	1c2f8 <fputs@plt+0x12bf8>
   1c774:	str	r6, [r4, #96]	; 0x60
   1c778:	bl	1aa74 <fputs@plt+0x11374>
   1c77c:	str	r0, [r4, #100]	; 0x64
   1c780:	mov	r0, r4
   1c784:	pop	{r4, r5, r6, pc}
   1c788:	ldr	r3, [pc, #48]	; 1c7c0 <fputs@plt+0x130c0>
   1c78c:	mov	r0, r4
   1c790:	str	r3, [r0], #24
   1c794:	bl	1a170 <fputs@plt+0x10a70>
   1c798:	ldr	r3, [pc, #36]	; 1c7c4 <fputs@plt+0x130c4>
   1c79c:	str	r3, [r4]
   1c7a0:	bl	9460 <__cxa_end_cleanup@plt>
   1c7a4:	mov	r0, r6
   1c7a8:	bl	49050 <_ZdlPv@@Base>
   1c7ac:	b	1c788 <fputs@plt+0x13088>
   1c7b0:	ldr	r3, [pc, #12]	; 1c7c4 <fputs@plt+0x130c4>
   1c7b4:	str	r3, [r4]
   1c7b8:	bl	9520 <_ZSt9terminatev@plt>
   1c7bc:	muleq	r4, r8, r5
   1c7c0:	andeq	sp, r4, r8, lsr r5
   1c7c4:	andeq	sp, r4, r0, asr #3
   1c7c8:	push	{r4, lr}
   1c7cc:	mov	r4, r0
   1c7d0:	bl	1c008 <fputs@plt+0x12908>
   1c7d4:	movw	r3, #3632	; 0xe30
   1c7d8:	movt	r3, #7
   1c7dc:	ldr	r1, [pc, #28]	; 1c800 <fputs@plt+0x13100>
   1c7e0:	mov	r2, #0
   1c7e4:	ldr	r3, [r3, #80]	; 0x50
   1c7e8:	mov	r0, r4
   1c7ec:	str	r2, [r4, #96]	; 0x60
   1c7f0:	str	r1, [r4]
   1c7f4:	str	r3, [r4, #104]	; 0x68
   1c7f8:	str	r2, [r4, #100]	; 0x64
   1c7fc:	pop	{r4, pc}
   1c800:	muleq	r4, r8, r5
   1c804:	movw	r3, #3632	; 0xe30
   1c808:	movt	r3, #7
   1c80c:	mov	r2, #1
   1c810:	str	r2, [r3, #84]	; 0x54
   1c814:	bx	lr
   1c818:	ldr	r2, [pc, #60]	; 1c85c <fputs@plt+0x1315c>
   1c81c:	mov	r3, #0
   1c820:	push	{r4, lr}
   1c824:	mov	r4, r0
   1c828:	str	r3, [r4, #4]
   1c82c:	str	r3, [r4, #8]
   1c830:	str	r3, [r4, #12]
   1c834:	str	r3, [r4, #16]
   1c838:	str	r3, [r4, #20]
   1c83c:	str	r3, [r4, #24]
   1c840:	str	r2, [r0], #28
   1c844:	bl	1b664 <fputs@plt+0x11f64>
   1c848:	mov	r0, r4
   1c84c:	pop	{r4, pc}
   1c850:	mov	r0, r4
   1c854:	bl	2e354 <fputs@plt+0x24c54>
   1c858:	bl	9460 <__cxa_end_cleanup@plt>
   1c85c:	andeq	sp, r4, r8, asr #13
   1c860:	push	{r3, r4, r5, lr}
   1c864:	mov	r5, r0
   1c868:	mov	r0, #64	; 0x40
   1c86c:	bl	49000 <_Znwj@@Base>
   1c870:	add	r1, r5, #28
   1c874:	mov	r4, r0
   1c878:	bl	1c818 <fputs@plt+0x13118>
   1c87c:	mov	r0, r4
   1c880:	pop	{r3, r4, r5, pc}
   1c884:	mov	r0, r4
   1c888:	bl	49050 <_ZdlPv@@Base>
   1c88c:	bl	9460 <__cxa_end_cleanup@plt>
   1c890:	movw	r3, #45408	; 0xb160
   1c894:	movt	r3, #6
   1c898:	push	{r4, r5, r6, lr}
   1c89c:	mov	r6, r0
   1c8a0:	ldr	r4, [r3]
   1c8a4:	mov	r5, r1
   1c8a8:	cmp	r4, #0
   1c8ac:	bne	1c8c0 <fputs@plt+0x131c0>
   1c8b0:	b	1c8ec <fputs@plt+0x131ec>
   1c8b4:	ldr	r4, [r4, #20]
   1c8b8:	cmp	r4, #0
   1c8bc:	beq	1c8ec <fputs@plt+0x131ec>
   1c8c0:	ldr	ip, [r4]
   1c8c4:	mov	r0, r4
   1c8c8:	mov	r1, #0
   1c8cc:	mov	r2, r6
   1c8d0:	mov	r3, r5
   1c8d4:	ldr	ip, [ip, #44]	; 0x2c
   1c8d8:	blx	ip
   1c8dc:	cmp	r0, #0
   1c8e0:	beq	1c8b4 <fputs@plt+0x131b4>
   1c8e4:	mov	r0, #1
   1c8e8:	pop	{r4, r5, r6, pc}
   1c8ec:	mov	r0, #0
   1c8f0:	pop	{r4, r5, r6, pc}
   1c8f4:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1c8f8:	movw	r4, #3632	; 0xe30
   1c8fc:	movt	r4, #7
   1c900:	movw	r5, #3232	; 0xca0
   1c904:	movt	r5, #7
   1c908:	mov	r7, r0
   1c90c:	ldr	ip, [r4, #88]	; 0x58
   1c910:	sub	sp, sp, #84	; 0x54
   1c914:	ldr	r0, [r5]
   1c918:	mov	fp, r1
   1c91c:	cmp	ip, #0
   1c920:	mov	sl, r2
   1c924:	mov	r9, r3
   1c928:	ldr	r8, [sp, #120]	; 0x78
   1c92c:	str	r0, [sp, #76]	; 0x4c
   1c930:	beq	1c954 <fputs@plt+0x13254>
   1c934:	cmp	r7, #2
   1c938:	bgt	1c954 <fputs@plt+0x13254>
   1c93c:	ldr	r2, [sp, #76]	; 0x4c
   1c940:	ldr	r3, [r5]
   1c944:	cmp	r2, r3
   1c948:	bne	1cb74 <fputs@plt+0x13474>
   1c94c:	add	sp, sp, #84	; 0x54
   1c950:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1c954:	ldr	r3, [r4, #92]	; 0x5c
   1c958:	cmp	r3, #0
   1c95c:	bne	1cb50 <fputs@plt+0x13450>
   1c960:	add	r0, sp, #32
   1c964:	add	r1, sp, #36	; 0x24
   1c968:	bl	1c890 <fputs@plt+0x13190>
   1c96c:	cmp	r0, #0
   1c970:	streq	r0, [sp, #32]
   1c974:	beq	1ca28 <fputs@plt+0x13328>
   1c978:	ldr	r1, [sp, #32]
   1c97c:	cmp	r1, #0
   1c980:	beq	1ca28 <fputs@plt+0x13328>
   1c984:	add	r0, sp, #40	; 0x28
   1c988:	movw	r6, #3344	; 0xd10
   1c98c:	bl	440a0 <fputs@plt+0x3a9a0>
   1c990:	ldr	r1, [sp, #36]	; 0x24
   1c994:	add	r0, sp, #56	; 0x38
   1c998:	movt	r6, #7
   1c99c:	bl	440cc <fputs@plt+0x3a9cc>
   1c9a0:	movw	r0, #56576	; 0xdd00
   1c9a4:	movw	r3, #18728	; 0x4928
   1c9a8:	add	r1, sp, #40	; 0x28
   1c9ac:	add	r2, sp, #56	; 0x38
   1c9b0:	movt	r0, #4
   1c9b4:	movt	r3, #7
   1c9b8:	bl	44200 <fputs@plt+0x3ab00>
   1c9bc:	cmp	r7, #1
   1c9c0:	beq	1ca60 <fputs@plt+0x13360>
   1c9c4:	cmp	r7, #3
   1c9c8:	beq	1cb58 <fputs@plt+0x13458>
   1c9cc:	cmp	r7, #0
   1c9d0:	bne	1c9ec <fputs@plt+0x132ec>
   1c9d4:	movw	r0, #56608	; 0xdd20
   1c9d8:	mov	r1, #1
   1c9dc:	movt	r0, #4
   1c9e0:	mov	r2, #9
   1c9e4:	ldr	r3, [r6]
   1c9e8:	bl	9580 <fwrite@plt>
   1c9ec:	mov	r2, r9
   1c9f0:	mov	r3, r8
   1c9f4:	mov	r0, fp
   1c9f8:	mov	r1, sl
   1c9fc:	bl	44200 <fputs@plt+0x3ab00>
   1ca00:	ldr	r1, [r6]
   1ca04:	mov	r0, #10
   1ca08:	bl	95ec <fputc@plt>
   1ca0c:	ldr	r0, [r6]
   1ca10:	bl	94c0 <fflush@plt>
   1ca14:	cmp	r7, #3
   1ca18:	bne	1c93c <fputs@plt+0x1323c>
   1ca1c:	mov	r0, #1
   1ca20:	bl	d4d4 <fputs@plt+0x3dd4>
   1ca24:	b	1c93c <fputs@plt+0x1323c>
   1ca28:	movw	r3, #19976	; 0x4e08
   1ca2c:	movt	r3, #7
   1ca30:	movw	r6, #3344	; 0xd10
   1ca34:	movt	r6, #7
   1ca38:	ldr	r3, [r3]
   1ca3c:	cmp	r3, #0
   1ca40:	beq	1c9bc <fputs@plt+0x132bc>
   1ca44:	movw	r2, #56584	; 0xdd08
   1ca48:	ldr	r0, [r6]
   1ca4c:	movt	r2, #4
   1ca50:	mov	r1, #1
   1ca54:	bl	95e0 <__fprintf_chk@plt>
   1ca58:	cmp	r7, #1
   1ca5c:	bne	1c9c4 <fputs@plt+0x132c4>
   1ca60:	movw	ip, #3360	; 0xd20
   1ca64:	movt	ip, #7
   1ca68:	movw	r1, #45504	; 0xb1c0
   1ca6c:	movt	r1, #6
   1ca70:	ldr	r3, [ip]
   1ca74:	vldr	d6, [r4, #96]	; 0x60
   1ca78:	ldr	lr, [r1]
   1ca7c:	movw	r2, #56620	; 0xdd2c
   1ca80:	str	r1, [sp, #24]
   1ca84:	movt	r2, #4
   1ca88:	ldr	r0, [r3, #36]	; 0x24
   1ca8c:	ldrb	r1, [r4, #104]	; 0x68
   1ca90:	movw	r4, #3632	; 0xe30
   1ca94:	ldr	r3, [r3, #92]	; 0x5c
   1ca98:	movt	r4, #7
   1ca9c:	mul	lr, lr, r0
   1caa0:	str	r1, [sp, #8]
   1caa4:	ldr	r0, [r6]
   1caa8:	mov	r1, r7
   1caac:	str	ip, [sp, #20]
   1cab0:	vmov	s14, lr
   1cab4:	movw	lr, #3344	; 0xd10
   1cab8:	movt	lr, #7
   1cabc:	str	lr, [sp, #28]
   1cac0:	vcvt.f64.s32	d7, s14
   1cac4:	vdiv.f64	d7, d7, d6
   1cac8:	vstr	d7, [sp]
   1cacc:	bl	95e0 <__fprintf_chk@plt>
   1cad0:	ldr	ip, [sp, #20]
   1cad4:	movw	r3, #3364	; 0xd24
   1cad8:	movt	r3, #7
   1cadc:	ldr	r2, [ip]
   1cae0:	ldr	r3, [r3]
   1cae4:	cmp	r2, r3
   1cae8:	beq	1cb34 <fputs@plt+0x13434>
   1caec:	ldr	r1, [sp, #24]
   1caf0:	vldr	d6, [r4, #96]	; 0x60
   1caf4:	ldr	lr, [r3, #36]	; 0x24
   1caf8:	movw	r2, #56644	; 0xdd44
   1cafc:	ldrb	r4, [r4, #104]	; 0x68
   1cb00:	movt	r2, #4
   1cb04:	ldr	ip, [r1]
   1cb08:	ldr	r1, [sp, #28]
   1cb0c:	ldr	r3, [r3, #32]
   1cb10:	mul	lr, lr, ip
   1cb14:	ldr	r0, [r1]
   1cb18:	mov	r1, r7
   1cb1c:	str	r4, [sp, #8]
   1cb20:	vmov	s14, lr
   1cb24:	vcvt.f64.s32	d7, s14
   1cb28:	vdiv.f64	d7, d7, d6
   1cb2c:	vstr	d7, [sp]
   1cb30:	bl	95e0 <__fprintf_chk@plt>
   1cb34:	movw	r0, #56664	; 0xdd58
   1cb38:	mov	r1, #1
   1cb3c:	mov	r2, #3
   1cb40:	ldr	r3, [r6]
   1cb44:	movt	r0, #4
   1cb48:	bl	9580 <fwrite@plt>
   1cb4c:	b	1c9ec <fputs@plt+0x132ec>
   1cb50:	bl	1ab48 <fputs@plt+0x11448>
   1cb54:	b	1c960 <fputs@plt+0x13260>
   1cb58:	movw	r0, #56592	; 0xdd10
   1cb5c:	mov	r1, #1
   1cb60:	mov	r2, #13
   1cb64:	ldr	r3, [r6]
   1cb68:	movt	r0, #4
   1cb6c:	bl	9580 <fwrite@plt>
   1cb70:	b	1c9ec <fputs@plt+0x132ec>
   1cb74:	bl	95d4 <__stack_chk_fail@plt>
   1cb78:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1cb7c:	movw	r8, #3232	; 0xca0
   1cb80:	movt	r8, #7
   1cb84:	ldr	r2, [r0, #40]	; 0x28
   1cb88:	sub	sp, sp, #36	; 0x24
   1cb8c:	add	r9, r0, #48	; 0x30
   1cb90:	ldr	r3, [r8]
   1cb94:	cmp	r2, #0
   1cb98:	add	r5, r0, #560	; 0x230
   1cb9c:	mov	r4, r0
   1cba0:	str	r9, [r0, #12]
   1cba4:	str	r3, [sp, #28]
   1cba8:	ldrne	r3, [r0, #28]
   1cbac:	addne	r3, r3, #1
   1cbb0:	strne	r3, [r0, #28]
   1cbb4:	cmp	r9, r5
   1cbb8:	mov	r3, #0
   1cbbc:	str	r3, [r0, #40]	; 0x28
   1cbc0:	bcs	1ccc8 <fputs@plt+0x135c8>
   1cbc4:	movw	r6, #49044	; 0xbf94
   1cbc8:	movw	r7, #45408	; 0xb160
   1cbcc:	movw	sl, #18728	; 0x4928
   1cbd0:	movt	r6, #6
   1cbd4:	movt	r7, #6
   1cbd8:	movt	sl, #7
   1cbdc:	mov	fp, r9
   1cbe0:	b	1cc04 <fputs@plt+0x13504>
   1cbe4:	mov	r1, r0
   1cbe8:	add	r0, sp, #8
   1cbec:	bl	440cc <fputs@plt+0x3a9cc>
   1cbf0:	ldr	r3, [r7, #4]
   1cbf4:	tst	r3, #16384	; 0x4000
   1cbf8:	bne	1cc90 <fputs@plt+0x13590>
   1cbfc:	cmp	r5, fp
   1cc00:	bls	1cc50 <fputs@plt+0x13550>
   1cc04:	ldr	r0, [r4, #24]
   1cc08:	bl	940c <_IO_getc@plt>
   1cc0c:	cmn	r0, #1
   1cc10:	beq	1cc50 <fputs@plt+0x13550>
   1cc14:	cmp	r0, #0
   1cc18:	blt	1cc84 <fputs@plt+0x13584>
   1cc1c:	ldrb	r3, [r6, r0]
   1cc20:	cmp	r3, #0
   1cc24:	bne	1cbe4 <fputs@plt+0x134e4>
   1cc28:	cmp	r0, #10
   1cc2c:	strb	r0, [fp]
   1cc30:	add	fp, fp, #1
   1cc34:	beq	1ccb4 <fputs@plt+0x135b4>
   1cc38:	subs	r3, r0, #92	; 0x5c
   1cc3c:	rsbs	r0, r3, #0
   1cc40:	adcs	r0, r0, r3
   1cc44:	cmp	r5, fp
   1cc48:	str	r0, [r4, #44]	; 0x2c
   1cc4c:	bhi	1cc04 <fputs@plt+0x13504>
   1cc50:	cmp	fp, r9
   1cc54:	bls	1ccc4 <fputs@plt+0x135c4>
   1cc58:	ldr	r3, [r4, #12]
   1cc5c:	str	fp, [r4, #16]
   1cc60:	add	r2, r3, #1
   1cc64:	str	r2, [r4, #12]
   1cc68:	ldrb	r0, [r3]
   1cc6c:	ldr	r2, [sp, #28]
   1cc70:	ldr	r3, [r8]
   1cc74:	cmp	r2, r3
   1cc78:	bne	1ccd4 <fputs@plt+0x135d4>
   1cc7c:	add	sp, sp, #36	; 0x24
   1cc80:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1cc84:	strb	r0, [fp]
   1cc88:	add	fp, fp, #1
   1cc8c:	b	1cc38 <fputs@plt+0x13538>
   1cc90:	str	sl, [sp]
   1cc94:	movw	r1, #56668	; 0xdd5c
   1cc98:	movw	r3, #18728	; 0x4928
   1cc9c:	movt	r1, #4
   1cca0:	movt	r3, #7
   1cca4:	mov	r0, #0
   1cca8:	add	r2, sp, #8
   1ccac:	bl	1c8f4 <fputs@plt+0x131f4>
   1ccb0:	b	1cbfc <fputs@plt+0x134fc>
   1ccb4:	str	r3, [r4, #44]	; 0x2c
   1ccb8:	mov	r3, #1
   1ccbc:	str	r3, [r4, #40]	; 0x28
   1ccc0:	b	1cc50 <fputs@plt+0x13550>
   1ccc4:	mov	r9, fp
   1ccc8:	mvn	r0, #0
   1cccc:	str	r9, [r4, #16]
   1ccd0:	b	1cc6c <fputs@plt+0x1356c>
   1ccd4:	bl	95d4 <__stack_chk_fail@plt>
   1ccd8:	push	{r4, r5, r6, r7, r8, r9, lr}
   1ccdc:	movw	r8, #3232	; 0xca0
   1cce0:	movt	r8, #7
   1cce4:	sub	sp, sp, #36	; 0x24
   1cce8:	mov	r5, r0
   1ccec:	ldr	r0, [r0, #24]
   1ccf0:	ldr	r3, [r8]
   1ccf4:	str	r3, [sp, #28]
   1ccf8:	bl	940c <_IO_getc@plt>
   1ccfc:	subs	r4, r0, #0
   1cd00:	blt	1cda4 <fputs@plt+0x136a4>
   1cd04:	movw	r6, #49044	; 0xbf94
   1cd08:	movt	r6, #6
   1cd0c:	ldrb	r3, [r6, r4]
   1cd10:	cmp	r3, #0
   1cd14:	beq	1cd7c <fputs@plt+0x1367c>
   1cd18:	movw	r7, #45408	; 0xb160
   1cd1c:	movw	r9, #18728	; 0x4928
   1cd20:	movt	r7, #6
   1cd24:	movt	r9, #7
   1cd28:	mov	r1, r4
   1cd2c:	add	r0, sp, #8
   1cd30:	bl	440cc <fputs@plt+0x3a9cc>
   1cd34:	ldr	r3, [r7, #4]
   1cd38:	tst	r3, #16384	; 0x4000
   1cd3c:	beq	1cd60 <fputs@plt+0x13660>
   1cd40:	movw	r1, #56668	; 0xdd5c
   1cd44:	movw	r3, #18728	; 0x4928
   1cd48:	str	r9, [sp]
   1cd4c:	movt	r1, #4
   1cd50:	movt	r3, #7
   1cd54:	mov	r0, #0
   1cd58:	add	r2, sp, #8
   1cd5c:	bl	1c8f4 <fputs@plt+0x131f4>
   1cd60:	ldr	r0, [r5, #24]
   1cd64:	bl	940c <_IO_getc@plt>
   1cd68:	subs	r4, r0, #0
   1cd6c:	blt	1cda4 <fputs@plt+0x136a4>
   1cd70:	ldrb	r3, [r6, r4]
   1cd74:	cmp	r3, #0
   1cd78:	bne	1cd28 <fputs@plt+0x13628>
   1cd7c:	ldr	r1, [r5, #24]
   1cd80:	mov	r0, r4
   1cd84:	bl	946c <ungetc@plt>
   1cd88:	ldr	r2, [sp, #28]
   1cd8c:	mov	r0, r4
   1cd90:	ldr	r3, [r8]
   1cd94:	cmp	r2, r3
   1cd98:	bne	1cdb0 <fputs@plt+0x136b0>
   1cd9c:	add	sp, sp, #36	; 0x24
   1cda0:	pop	{r4, r5, r6, r7, r8, r9, pc}
   1cda4:	cmn	r4, #1
   1cda8:	beq	1cd88 <fputs@plt+0x13688>
   1cdac:	b	1cd7c <fputs@plt+0x1367c>
   1cdb0:	bl	95d4 <__stack_chk_fail@plt>
   1cdb4:	push	{r4, r5, r6, lr}
   1cdb8:	movw	r4, #3232	; 0xca0
   1cdbc:	movt	r4, #7
   1cdc0:	sub	sp, sp, #32
   1cdc4:	subs	r5, r0, #0
   1cdc8:	ldr	r3, [r4]
   1cdcc:	str	r3, [sp, #28]
   1cdd0:	beq	1ce28 <fputs@plt+0x13728>
   1cdd4:	movw	r3, #20020	; 0x4e34
   1cdd8:	movt	r3, #7
   1cddc:	ldr	r3, [r3]
   1cde0:	cmp	r3, r5
   1cde4:	beq	1ce1c <fputs@plt+0x1371c>
   1cde8:	ldr	r0, [pc, #156]	; 1ce8c <fputs@plt+0x1378c>
   1cdec:	mov	r1, r5
   1cdf0:	mov	r2, #0
   1cdf4:	bl	b39c <fputs@plt+0x1c9c>
   1cdf8:	subs	r6, r0, #0
   1cdfc:	movne	r0, r6
   1ce00:	beq	1ce3c <fputs@plt+0x1373c>
   1ce04:	ldr	r2, [sp, #28]
   1ce08:	ldr	r3, [r4]
   1ce0c:	cmp	r2, r3
   1ce10:	bne	1ce88 <fputs@plt+0x13788>
   1ce14:	add	sp, sp, #32
   1ce18:	pop	{r4, r5, r6, pc}
   1ce1c:	movw	r0, #15872	; 0x3e00
   1ce20:	movt	r0, #7
   1ce24:	b	1ce04 <fputs@plt+0x13704>
   1ce28:	movw	r1, #56268	; 0xdbcc
   1ce2c:	mov	r0, #1216	; 0x4c0
   1ce30:	movt	r1, #4
   1ce34:	bl	430dc <fputs@plt+0x399dc>
   1ce38:	b	1cdd4 <fputs@plt+0x136d4>
   1ce3c:	mov	r1, r5
   1ce40:	add	r0, sp, #8
   1ce44:	bl	440a0 <fputs@plt+0x3a9a0>
   1ce48:	movw	r3, #45408	; 0xb160
   1ce4c:	movt	r3, #6
   1ce50:	ldr	r3, [r3, #4]
   1ce54:	tst	r3, #524288	; 0x80000
   1ce58:	bne	1ce64 <fputs@plt+0x13764>
   1ce5c:	mov	r0, #0
   1ce60:	b	1ce04 <fputs@plt+0x13704>
   1ce64:	movw	r3, #18728	; 0x4928
   1ce68:	mov	r0, r6
   1ce6c:	movt	r3, #7
   1ce70:	add	r2, sp, #8
   1ce74:	str	r3, [sp]
   1ce78:	movw	r1, #56700	; 0xdd7c
   1ce7c:	movt	r1, #4
   1ce80:	bl	1c8f4 <fputs@plt+0x131f4>
   1ce84:	b	1ce5c <fputs@plt+0x1375c>
   1ce88:	bl	95d4 <__stack_chk_fail@plt>
   1ce8c:	andeq	r0, r7, r0, lsr #29
   1ce90:	push	{r3, r4, r5, lr}
   1ce94:	subs	r4, r0, #0
   1ce98:	popeq	{r3, r4, r5, pc}
   1ce9c:	ldrb	r3, [r4]
   1cea0:	cmp	r3, #0
   1cea4:	bne	1cecc <fputs@plt+0x137cc>
   1cea8:	movw	r3, #3424	; 0xd60
   1ceac:	movt	r3, #7
   1ceb0:	ldr	r4, [r3]
   1ceb4:	mov	r0, r4
   1ceb8:	bl	10fc8 <fputs@plt+0x78c8>
   1cebc:	mov	r1, r0
   1cec0:	mov	r0, r4
   1cec4:	pop	{r3, r4, r5, lr}
   1cec8:	b	10fe8 <fputs@plt+0x78e8>
   1cecc:	bl	1cdb4 <fputs@plt+0x136b4>
   1ced0:	subs	r5, r0, #0
   1ced4:	beq	1cef0 <fputs@plt+0x137f0>
   1ced8:	movw	r3, #3424	; 0xd60
   1cedc:	movt	r3, #7
   1cee0:	mov	r1, r5
   1cee4:	ldr	r0, [r3]
   1cee8:	pop	{r3, r4, r5, lr}
   1ceec:	b	10fe8 <fputs@plt+0x78e8>
   1cef0:	mov	r0, #28
   1cef4:	bl	43214 <fputs@plt+0x39b14>
   1cef8:	mov	r1, r4
   1cefc:	str	r5, [r0]
   1cf00:	mov	r2, r0
   1cf04:	str	r4, [r0, #24]
   1cf08:	ldr	r0, [pc, #4]	; 1cf14 <fputs@plt+0x13814>
   1cf0c:	pop	{r3, r4, r5, lr}
   1cf10:	b	b39c <fputs@plt+0x1c9c>
   1cf14:	andeq	r0, r7, r0, lsr #29
   1cf18:	push	{r3, r4, r5, lr}
   1cf1c:	subs	r4, r0, #0
   1cf20:	popeq	{r3, r4, r5, pc}
   1cf24:	ldrb	r3, [r4]
   1cf28:	cmp	r3, #0
   1cf2c:	bne	1cf54 <fputs@plt+0x13854>
   1cf30:	movw	r3, #3424	; 0xd60
   1cf34:	movt	r3, #7
   1cf38:	ldr	r4, [r3]
   1cf3c:	mov	r0, r4
   1cf40:	bl	10fd8 <fputs@plt+0x78d8>
   1cf44:	mov	r1, r0
   1cf48:	mov	r0, r4
   1cf4c:	pop	{r3, r4, r5, lr}
   1cf50:	b	11010 <fputs@plt+0x7910>
   1cf54:	bl	1cdb4 <fputs@plt+0x136b4>
   1cf58:	subs	r5, r0, #0
   1cf5c:	beq	1cf78 <fputs@plt+0x13878>
   1cf60:	movw	r3, #3424	; 0xd60
   1cf64:	movt	r3, #7
   1cf68:	mov	r1, r5
   1cf6c:	ldr	r0, [r3]
   1cf70:	pop	{r3, r4, r5, lr}
   1cf74:	b	11010 <fputs@plt+0x7910>
   1cf78:	mov	r0, #28
   1cf7c:	bl	43214 <fputs@plt+0x39b14>
   1cf80:	mov	r1, r4
   1cf84:	str	r5, [r0]
   1cf88:	mov	r2, r0
   1cf8c:	str	r4, [r0, #24]
   1cf90:	ldr	r0, [pc, #4]	; 1cf9c <fputs@plt+0x1389c>
   1cf94:	pop	{r3, r4, r5, lr}
   1cf98:	b	b39c <fputs@plt+0x1c9c>
   1cf9c:	andeq	r0, r7, r0, lsr #29
   1cfa0:	push	{r4, r5, r6, lr}
   1cfa4:	movw	r4, #3232	; 0xca0
   1cfa8:	movt	r4, #7
   1cfac:	sub	sp, sp, #32
   1cfb0:	subs	r6, r0, #0
   1cfb4:	ldr	r3, [r4]
   1cfb8:	str	r3, [sp, #28]
   1cfbc:	beq	1d034 <fputs@plt+0x13934>
   1cfc0:	ldr	r0, [pc, #180]	; 1d07c <fputs@plt+0x1397c>
   1cfc4:	mov	r1, r6
   1cfc8:	bl	b7ec <fputs@plt+0x20ec>
   1cfcc:	subs	r5, r0, #0
   1cfd0:	beq	1cff0 <fputs@plt+0x138f0>
   1cfd4:	ldr	r2, [sp, #28]
   1cfd8:	mov	r0, r5
   1cfdc:	ldr	r3, [r4]
   1cfe0:	cmp	r2, r3
   1cfe4:	bne	1d06c <fputs@plt+0x1396c>
   1cfe8:	add	sp, sp, #32
   1cfec:	pop	{r4, r5, r6, pc}
   1cff0:	mov	r1, r6
   1cff4:	add	r0, sp, #8
   1cff8:	bl	440a0 <fputs@plt+0x3a9a0>
   1cffc:	movw	r3, #45408	; 0xb160
   1d000:	movt	r3, #6
   1d004:	ldr	r3, [r3, #4]
   1d008:	tst	r3, #512	; 0x200
   1d00c:	bne	1d048 <fputs@plt+0x13948>
   1d010:	mov	r0, #36	; 0x24
   1d014:	bl	49000 <_Znwj@@Base>
   1d018:	mov	r5, r0
   1d01c:	bl	1b5ac <fputs@plt+0x11eac>
   1d020:	mov	r1, r6
   1d024:	ldr	r0, [pc, #80]	; 1d07c <fputs@plt+0x1397c>
   1d028:	mov	r2, r5
   1d02c:	bl	b7f4 <fputs@plt+0x20f4>
   1d030:	b	1cfd4 <fputs@plt+0x138d4>
   1d034:	movw	r1, #56268	; 0xdbcc
   1d038:	movw	r0, #8066	; 0x1f82
   1d03c:	movt	r1, #4
   1d040:	bl	430dc <fputs@plt+0x399dc>
   1d044:	b	1cfc0 <fputs@plt+0x138c0>
   1d048:	movw	r3, #18728	; 0x4928
   1d04c:	mov	r0, r5
   1d050:	movt	r3, #7
   1d054:	add	r2, sp, #8
   1d058:	str	r3, [sp]
   1d05c:	movw	r1, #56724	; 0xdd94
   1d060:	movt	r1, #4
   1d064:	bl	1c8f4 <fputs@plt+0x131f4>
   1d068:	b	1d010 <fputs@plt+0x13910>
   1d06c:	bl	95d4 <__stack_chk_fail@plt>
   1d070:	mov	r0, r5
   1d074:	bl	49050 <_ZdlPv@@Base>
   1d078:	bl	9460 <__cxa_end_cleanup@plt>
   1d07c:	andeq	r0, r7, r0, ror #28
   1d080:	movw	r0, #3632	; 0xe30
   1d084:	movt	r0, #7
   1d088:	push	{r4, lr}
   1d08c:	movw	r4, #3232	; 0xca0
   1d090:	ldr	r3, [r0, #164]	; 0xa4
   1d094:	movt	r4, #7
   1d098:	sub	sp, sp, #32
   1d09c:	ldr	r2, [r4]
   1d0a0:	bic	r1, r3, #16
   1d0a4:	cmp	r1, #13
   1d0a8:	str	r2, [sp, #28]
   1d0ac:	beq	1d100 <fputs@plt+0x13a00>
   1d0b0:	cmp	r3, #25
   1d0b4:	beq	1d100 <fputs@plt+0x13a00>
   1d0b8:	sub	r2, r3, #18
   1d0bc:	cmp	r2, #1
   1d0c0:	bls	1d100 <fputs@plt+0x13a00>
   1d0c4:	cmp	r3, #11
   1d0c8:	beq	1d100 <fputs@plt+0x13a00>
   1d0cc:	add	r0, r0, #144	; 0x90
   1d0d0:	bl	1afb0 <fputs@plt+0x118b0>
   1d0d4:	mov	r1, r0
   1d0d8:	add	r0, sp, #8
   1d0dc:	bl	440a0 <fputs@plt+0x3a9a0>
   1d0e0:	movw	r3, #18728	; 0x4928
   1d0e4:	movw	r1, #56748	; 0xddac
   1d0e8:	movt	r3, #7
   1d0ec:	add	r2, sp, #8
   1d0f0:	str	r3, [sp]
   1d0f4:	movt	r1, #4
   1d0f8:	mov	r0, #2
   1d0fc:	bl	1c8f4 <fputs@plt+0x131f4>
   1d100:	ldr	r2, [sp, #28]
   1d104:	ldr	r3, [r4]
   1d108:	cmp	r2, r3
   1d10c:	bne	1d118 <fputs@plt+0x13a18>
   1d110:	add	sp, sp, #32
   1d114:	pop	{r4, pc}
   1d118:	bl	95d4 <__stack_chk_fail@plt>
   1d11c:	push	{r4, r5, r6, lr}
   1d120:	movw	r4, #3232	; 0xca0
   1d124:	ldr	r3, [r0, #20]
   1d128:	movt	r4, #7
   1d12c:	sub	sp, sp, #32
   1d130:	sub	r3, r3, #2
   1d134:	ldr	ip, [r4]
   1d138:	cmp	r3, #23
   1d13c:	str	ip, [sp, #28]
   1d140:	bhi	1d1d8 <fputs@plt+0x13ad8>
   1d144:	mov	ip, #1
   1d148:	mov	r5, #2048	; 0x800
   1d14c:	lsl	r3, ip, r3
   1d150:	movt	r5, #242	; 0xf2
   1d154:	and	r5, r3, r5
   1d158:	cmp	r5, #0
   1d15c:	bne	1d1f4 <fputs@plt+0x13af4>
   1d160:	ands	r6, r3, #4096	; 0x1000
   1d164:	bne	1d204 <fputs@plt+0x13b04>
   1d168:	tst	r3, #1
   1d16c:	beq	1d1d8 <fputs@plt+0x13ad8>
   1d170:	ldrb	r2, [r0, #8]
   1d174:	sub	r3, r2, #37	; 0x25
   1d178:	uxtb	r3, r3
   1d17c:	cmp	r3, #25
   1d180:	bhi	1d1d8 <fputs@plt+0x13ad8>
   1d184:	lsl	r0, ip, r3
   1d188:	movw	r3, #65403	; 0xff7b
   1d18c:	movt	r3, #959	; 0x3bf
   1d190:	and	r3, r0, r3
   1d194:	cmp	r3, #0
   1d198:	beq	1d1d8 <fputs@plt+0x13ad8>
   1d19c:	cmp	r1, #0
   1d1a0:	beq	1d1fc <fputs@plt+0x13afc>
   1d1a4:	mov	r1, r2
   1d1a8:	add	r0, sp, #8
   1d1ac:	bl	440ec <fputs@plt+0x3a9ec>
   1d1b0:	mov	r0, #2
   1d1b4:	movw	r3, #18728	; 0x4928
   1d1b8:	add	r2, sp, #8
   1d1bc:	movt	r3, #7
   1d1c0:	movw	r1, #56776	; 0xddc8
   1d1c4:	str	r3, [sp]
   1d1c8:	movt	r1, #4
   1d1cc:	bl	1c8f4 <fputs@plt+0x131f4>
   1d1d0:	mov	r0, r6
   1d1d4:	b	1d1dc <fputs@plt+0x13adc>
   1d1d8:	mov	r0, #1
   1d1dc:	ldr	r2, [sp, #28]
   1d1e0:	ldr	r3, [r4]
   1d1e4:	cmp	r2, r3
   1d1e8:	bne	1d26c <fputs@plt+0x13b6c>
   1d1ec:	add	sp, sp, #32
   1d1f0:	pop	{r4, r5, r6, pc}
   1d1f4:	cmp	r1, #0
   1d1f8:	bne	1d234 <fputs@plt+0x13b34>
   1d1fc:	mov	r0, r1
   1d200:	b	1d1dc <fputs@plt+0x13adc>
   1d204:	cmp	r1, #0
   1d208:	beq	1d1fc <fputs@plt+0x13afc>
   1d20c:	movw	r2, #18728	; 0x4928
   1d210:	movt	r2, #7
   1d214:	mov	r0, #2
   1d218:	movw	r1, #56828	; 0xddfc
   1d21c:	str	r2, [sp]
   1d220:	movt	r1, #4
   1d224:	mov	r3, r2
   1d228:	bl	1c8f4 <fputs@plt+0x131f4>
   1d22c:	mov	r0, r5
   1d230:	b	1d1dc <fputs@plt+0x13adc>
   1d234:	bl	1afb0 <fputs@plt+0x118b0>
   1d238:	mov	r1, r0
   1d23c:	add	r0, sp, #8
   1d240:	bl	440a0 <fputs@plt+0x3a9a0>
   1d244:	mov	r0, #2
   1d248:	movw	r3, #18728	; 0x4928
   1d24c:	add	r2, sp, #8
   1d250:	movt	r3, #7
   1d254:	movw	r1, #56876	; 0xde2c
   1d258:	str	r3, [sp]
   1d25c:	movt	r1, #4
   1d260:	bl	1c8f4 <fputs@plt+0x131f4>
   1d264:	mov	r0, #0
   1d268:	b	1d1dc <fputs@plt+0x13adc>
   1d26c:	bl	95d4 <__stack_chk_fail@plt>
   1d270:	push	{r4, r5, r6, r7, lr}
   1d274:	subs	r6, r0, #0
   1d278:	sub	sp, sp, #12
   1d27c:	beq	1d2e4 <fputs@plt+0x13be4>
   1d280:	movw	r4, #3632	; 0xe30
   1d284:	movt	r4, #7
   1d288:	movw	r5, #45408	; 0xb160
   1d28c:	movt	r5, #6
   1d290:	ldr	r3, [r4, #16]
   1d294:	ldr	r2, [r5, #8]
   1d298:	add	r3, r3, #1
   1d29c:	str	r3, [r4, #16]
   1d2a0:	cmp	r3, r2
   1d2a4:	bgt	1d2ec <fputs@plt+0x13bec>
   1d2a8:	ldr	r2, [r6, #4]
   1d2ac:	ldr	r3, [r5]
   1d2b0:	cmp	r2, #0
   1d2b4:	str	r6, [r5]
   1d2b8:	str	r3, [r6, #20]
   1d2bc:	bne	1d348 <fputs@plt+0x13c48>
   1d2c0:	ldr	r2, [r4, #12]
   1d2c4:	movw	r3, #3632	; 0xe30
   1d2c8:	movt	r3, #7
   1d2cc:	cmp	r2, #0
   1d2d0:	beq	1d2e4 <fputs@plt+0x13be4>
   1d2d4:	ldr	r2, [r5]
   1d2d8:	ldr	r2, [r2, #4]
   1d2dc:	cmp	r2, #0
   1d2e0:	bne	1d318 <fputs@plt+0x13c18>
   1d2e4:	add	sp, sp, #12
   1d2e8:	pop	{r4, r5, r6, r7, pc}
   1d2ec:	cmp	r2, #0
   1d2f0:	ble	1d2a8 <fputs@plt+0x13ba8>
   1d2f4:	movw	r2, #18728	; 0x4928
   1d2f8:	movt	r2, #7
   1d2fc:	movw	r1, #56916	; 0xde54
   1d300:	str	r2, [sp]
   1d304:	movt	r1, #4
   1d308:	mov	r3, r2
   1d30c:	mov	r0, #3
   1d310:	bl	1c8f4 <fputs@plt+0x131f4>
   1d314:	b	1d2a8 <fputs@plt+0x13ba8>
   1d318:	movw	r4, #3344	; 0xd10
   1d31c:	movt	r4, #7
   1d320:	ldr	r3, [r3]
   1d324:	mov	r1, #1
   1d328:	ldr	r0, [r4]
   1d32c:	movw	r2, #56280	; 0xdbd8
   1d330:	movt	r2, #4
   1d334:	bl	95e0 <__fprintf_chk@plt>
   1d338:	ldr	r0, [r4]
   1d33c:	add	sp, sp, #12
   1d340:	pop	{r4, r5, r6, r7, lr}
   1d344:	b	94c0 <fflush@plt>
   1d348:	ldr	r2, [r4, #8]
   1d34c:	movw	r7, #3424	; 0xd60
   1d350:	movt	r7, #7
   1d354:	ldr	r3, [r4]
   1d358:	mov	r1, #0
   1d35c:	ldr	r0, [r7]
   1d360:	add	r3, r3, #1
   1d364:	str	r2, [r6, #8]
   1d368:	str	r3, [r4]
   1d36c:	bl	11df0 <fputs@plt+0x86f0>
   1d370:	ldr	r3, [r4, #12]
   1d374:	cmp	r3, #0
   1d378:	str	r0, [r4, #8]
   1d37c:	beq	1d2e4 <fputs@plt+0x13be4>
   1d380:	ldr	r0, [r7]
   1d384:	bl	11cb4 <fputs@plt+0x85b4>
   1d388:	movw	r3, #3344	; 0xd10
   1d38c:	movt	r3, #7
   1d390:	ldr	r0, [r3]
   1d394:	bl	94c0 <fflush@plt>
   1d398:	b	1d2c0 <fputs@plt+0x13bc0>
   1d39c:	push	{r3, lr}
   1d3a0:	mov	r0, #24
   1d3a4:	bl	49000 <_Znwj@@Base>
   1d3a8:	ldr	r1, [pc, #24]	; 1d3c8 <fputs@plt+0x13cc8>
   1d3ac:	mov	r2, #0
   1d3b0:	pop	{r3, lr}
   1d3b4:	str	r2, [r0, #4]
   1d3b8:	str	r2, [r0, #12]
   1d3bc:	str	r1, [r0]
   1d3c0:	str	r2, [r0, #16]
   1d3c4:	b	1d270 <fputs@plt+0x13b70>
   1d3c8:	andeq	sp, r4, r0, lsl #2
   1d3cc:	push	{r3, lr}
   1d3d0:	mov	r0, #24
   1d3d4:	bl	49000 <_Znwj@@Base>
   1d3d8:	ldr	r1, [pc, #24]	; 1d3f8 <fputs@plt+0x13cf8>
   1d3dc:	mov	r2, #0
   1d3e0:	pop	{r3, lr}
   1d3e4:	str	r2, [r0, #4]
   1d3e8:	str	r2, [r0, #12]
   1d3ec:	str	r1, [r0]
   1d3f0:	str	r2, [r0, #16]
   1d3f4:	b	1d270 <fputs@plt+0x13b70>
   1d3f8:	andeq	sp, r4, r0, ror #2
   1d3fc:	push	{r3, r4, r5, r6, r7, r8, r9, lr}
   1d400:	movw	r6, #45408	; 0xb160
   1d404:	movt	r6, #6
   1d408:	ldr	r8, [pc, #152]	; 1d4a8 <fputs@plt+0x13da8>
   1d40c:	ldr	r0, [r6]
   1d410:	cmp	r0, r8
   1d414:	popeq	{r3, r4, r5, r6, r7, r8, r9, pc}
   1d418:	sub	r7, r8, #20
   1d41c:	mov	r5, #0
   1d420:	mov	r9, r6
   1d424:	b	1d458 <fputs@plt+0x13d58>
   1d428:	ldr	r1, [r3, #20]
   1d42c:	mov	r0, r4
   1d430:	ldr	r3, [r4]
   1d434:	ldr	r2, [r7, #16]
   1d438:	str	r1, [r6]
   1d43c:	sub	r2, r2, #1
   1d440:	ldr	r3, [r3, #4]
   1d444:	str	r2, [r7, #16]
   1d448:	blx	r3
   1d44c:	ldr	r0, [r6]
   1d450:	cmp	r0, r8
   1d454:	beq	1d490 <fputs@plt+0x13d90>
   1d458:	ldr	r3, [r0]
   1d45c:	ldr	r3, [r3, #64]	; 0x40
   1d460:	blx	r3
   1d464:	ldr	r4, [r6]
   1d468:	ldr	r2, [r4, #4]
   1d46c:	mov	r3, r4
   1d470:	cmp	r0, #0
   1d474:	addne	r5, r5, #1
   1d478:	cmp	r2, #0
   1d47c:	beq	1d428 <fputs@plt+0x13d28>
   1d480:	mov	r0, r4
   1d484:	bl	1a12c <fputs@plt+0x10a2c>
   1d488:	ldr	r3, [r9]
   1d48c:	b	1d428 <fputs@plt+0x13d28>
   1d490:	cmp	r5, #0
   1d494:	popeq	{r3, r4, r5, r6, r7, r8, r9, pc}
   1d498:	bl	1d3cc <fputs@plt+0x13ccc>
   1d49c:	subs	r5, r5, #1
   1d4a0:	bne	1d498 <fputs@plt+0x13d98>
   1d4a4:	pop	{r3, r4, r5, r6, r7, r8, r9, pc}
   1d4a8:	andeq	r0, r7, r4, asr #28
   1d4ac:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   1d4b0:	movw	r5, #45408	; 0xb160
   1d4b4:	ldr	r8, [pc, #180]	; 1d570 <fputs@plt+0x13e70>
   1d4b8:	movt	r5, #6
   1d4bc:	mov	r6, #0
   1d4c0:	sub	r7, r8, #20
   1d4c4:	mov	r9, r5
   1d4c8:	b	1d4f8 <fputs@plt+0x13df8>
   1d4cc:	ldr	r1, [r3, #20]
   1d4d0:	mov	r0, r4
   1d4d4:	ldr	r3, [r4]
   1d4d8:	ldr	r2, [r7, #16]
   1d4dc:	str	r1, [r5]
   1d4e0:	sub	r2, r2, #1
   1d4e4:	ldr	r3, [r3, #4]
   1d4e8:	str	r2, [r7, #16]
   1d4ec:	blx	r3
   1d4f0:	cmp	sl, #0
   1d4f4:	bne	1d558 <fputs@plt+0x13e58>
   1d4f8:	ldr	r3, [r5]
   1d4fc:	ldr	r2, [r3, #20]
   1d500:	mov	r0, r3
   1d504:	cmp	r2, r8
   1d508:	beq	1d558 <fputs@plt+0x13e58>
   1d50c:	ldr	r3, [r3]
   1d510:	ldr	r3, [r3, #64]	; 0x40
   1d514:	blx	r3
   1d518:	cmp	r0, #0
   1d51c:	ldr	r0, [r5]
   1d520:	addne	r6, r6, #1
   1d524:	ldr	r3, [r0]
   1d528:	ldr	r3, [r3, #72]	; 0x48
   1d52c:	blx	r3
   1d530:	ldr	r4, [r5]
   1d534:	ldr	r2, [r4, #4]
   1d538:	mov	r3, r4
   1d53c:	cmp	r2, #0
   1d540:	mov	sl, r0
   1d544:	beq	1d4cc <fputs@plt+0x13dcc>
   1d548:	mov	r0, r4
   1d54c:	bl	1a12c <fputs@plt+0x10a2c>
   1d550:	ldr	r3, [r9]
   1d554:	b	1d4cc <fputs@plt+0x13dcc>
   1d558:	cmp	r6, #0
   1d55c:	popeq	{r4, r5, r6, r7, r8, r9, sl, pc}
   1d560:	bl	1d3cc <fputs@plt+0x13ccc>
   1d564:	subs	r6, r6, #1
   1d568:	bne	1d560 <fputs@plt+0x13e60>
   1d56c:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   1d570:	andeq	r0, r7, r4, asr #28
   1d574:	push	{r3, lr}
   1d578:	mov	r1, r0
   1d57c:	movw	r0, #15304	; 0x3bc8
   1d580:	movt	r0, #7
   1d584:	bl	b7ec <fputs@plt+0x20ec>
   1d588:	subs	r3, r0, #0
   1d58c:	popeq	{r3, pc}
   1d590:	ldr	r3, [r3]
   1d594:	ldr	r3, [r3, #32]
   1d598:	blx	r3
   1d59c:	bl	1c11c <fputs@plt+0x12a1c>
   1d5a0:	pop	{r3, lr}
   1d5a4:	b	1d270 <fputs@plt+0x13b70>
   1d5a8:	push	{r3, lr}
   1d5ac:	bl	93f4 <getenv@plt>
   1d5b0:	subs	r3, r0, #0
   1d5b4:	popeq	{r3, pc}
   1d5b8:	ldrb	r3, [r3]
   1d5bc:	cmp	r3, #0
   1d5c0:	popeq	{r3, pc}
   1d5c4:	bl	1c11c <fputs@plt+0x12a1c>
   1d5c8:	pop	{r3, lr}
   1d5cc:	b	1d270 <fputs@plt+0x13b70>
   1d5d0:	push	{r3, lr}
   1d5d4:	ldr	r0, [pc, #8]	; 1d5e4 <fputs@plt+0x13ee4>
   1d5d8:	bl	1c11c <fputs@plt+0x12a1c>
   1d5dc:	pop	{r3, lr}
   1d5e0:	b	1d270 <fputs@plt+0x13b70>
   1d5e4:	andeq	fp, r6, ip, ror #2
   1d5e8:	push	{r3, r4, r5, lr}
   1d5ec:	mov	r5, r1
   1d5f0:	bl	42e68 <fputs@plt+0x39768>
   1d5f4:	cmp	r5, #0
   1d5f8:	mov	r4, r0
   1d5fc:	blt	1d62c <fputs@plt+0x13f2c>
   1d600:	beq	1d610 <fputs@plt+0x13f10>
   1d604:	ldr	r3, [r0]
   1d608:	ldr	r3, [r3, #16]
   1d60c:	blx	r3
   1d610:	ldr	r3, [r4]
   1d614:	mov	r0, r4
   1d618:	ldr	r3, [r3, #8]
   1d61c:	blx	r3
   1d620:	bl	1c11c <fputs@plt+0x12a1c>
   1d624:	pop	{r3, r4, r5, lr}
   1d628:	b	1d270 <fputs@plt+0x13b70>
   1d62c:	ldr	r3, [r0]
   1d630:	ldr	r3, [r3, #20]
   1d634:	blx	r3
   1d638:	b	1d610 <fputs@plt+0x13f10>
   1d63c:	push	{r4, r5, r6, lr}
   1d640:	movw	r4, #3232	; 0xca0
   1d644:	movt	r4, #7
   1d648:	sub	sp, sp, #40	; 0x28
   1d64c:	ldr	r3, [r4]
   1d650:	mov	r0, sp
   1d654:	str	r3, [sp, #36]	; 0x24
   1d658:	bl	1b5ac <fputs@plt+0x11eac>
   1d65c:	mov	r0, #52	; 0x34
   1d660:	bl	49000 <_Znwj@@Base>
   1d664:	ldr	r1, [pc, #128]	; 1d6ec <fputs@plt+0x13fec>
   1d668:	mov	r5, r0
   1d66c:	bl	1ae18 <fputs@plt+0x11718>
   1d670:	mov	r0, sp
   1d674:	mov	r1, r5
   1d678:	bl	1bcf4 <fputs@plt+0x125f4>
   1d67c:	movw	r3, #20012	; 0x4e2c
   1d680:	movt	r3, #7
   1d684:	mov	r0, #96	; 0x60
   1d688:	ldr	r6, [r3]
   1d68c:	bl	49000 <_Znwj@@Base>
   1d690:	mov	r1, sp
   1d694:	mov	r3, r6
   1d698:	mov	r2, #0
   1d69c:	mov	r5, r0
   1d6a0:	bl	1be38 <fputs@plt+0x12738>
   1d6a4:	mov	r0, r5
   1d6a8:	bl	1d270 <fputs@plt+0x13b70>
   1d6ac:	mov	r0, sp
   1d6b0:	bl	1a170 <fputs@plt+0x10a70>
   1d6b4:	ldr	r2, [sp, #36]	; 0x24
   1d6b8:	ldr	r3, [r4]
   1d6bc:	cmp	r2, r3
   1d6c0:	bne	1d6cc <fputs@plt+0x13fcc>
   1d6c4:	add	sp, sp, #40	; 0x28
   1d6c8:	pop	{r4, r5, r6, pc}
   1d6cc:	bl	95d4 <__stack_chk_fail@plt>
   1d6d0:	mov	r0, r5
   1d6d4:	bl	49050 <_ZdlPv@@Base>
   1d6d8:	mov	r0, sp
   1d6dc:	bl	1a170 <fputs@plt+0x10a70>
   1d6e0:	bl	9460 <__cxa_end_cleanup@plt>
   1d6e4:	b	1d6d0 <fputs@plt+0x13fd0>
   1d6e8:	b	1d6d8 <fputs@plt+0x13fd8>
   1d6ec:	andeq	r0, r7, r0, asr #29
   1d6f0:	push	{r3, lr}
   1d6f4:	bl	1d63c <fputs@plt+0x13f3c>
   1d6f8:	movw	r2, #3360	; 0xd20
   1d6fc:	movw	r3, #15144	; 0x3b28
   1d700:	movt	r2, #7
   1d704:	movt	r3, #7
   1d708:	ldr	r0, [r2]
   1d70c:	ldr	r1, [r3]
   1d710:	pop	{r3, lr}
   1d714:	b	d52c <fputs@plt+0x3e2c>
   1d718:	push	{r4, r5, r6, lr}
   1d71c:	sub	sp, sp, #8
   1d720:	mov	r5, r0
   1d724:	bl	1cfa0 <fputs@plt+0x138a0>
   1d728:	ldr	r2, [r0]
   1d72c:	ldr	r2, [r2, #12]
   1d730:	blx	r2
   1d734:	subs	r4, r0, #0
   1d738:	beq	1d7b8 <fputs@plt+0x140b8>
   1d73c:	ldr	r2, [r4, #28]
   1d740:	cmp	r2, #0
   1d744:	bne	1d788 <fputs@plt+0x14088>
   1d748:	bl	1a92c <fputs@plt+0x1122c>
   1d74c:	mov	r6, r0
   1d750:	mov	r0, #108	; 0x6c
   1d754:	bl	49000 <_Znwj@@Base>
   1d758:	mov	ip, #1
   1d75c:	movw	r3, #57016	; 0xdeb8
   1d760:	mov	r1, r6
   1d764:	mov	r2, r4
   1d768:	str	ip, [sp]
   1d76c:	movt	r3, #4
   1d770:	mov	r5, r0
   1d774:	bl	1c700 <fputs@plt+0x13000>
   1d778:	mov	r0, r5
   1d77c:	add	sp, sp, #8
   1d780:	pop	{r4, r5, r6, lr}
   1d784:	b	1d270 <fputs@plt+0x13b70>
   1d788:	mov	r0, #96	; 0x60
   1d78c:	bl	49000 <_Znwj@@Base>
   1d790:	movw	r2, #57016	; 0xdeb8
   1d794:	mov	r1, r4
   1d798:	mov	r3, r5
   1d79c:	movt	r2, #4
   1d7a0:	mov	r6, r0
   1d7a4:	bl	1be38 <fputs@plt+0x12738>
   1d7a8:	mov	r0, r6
   1d7ac:	add	sp, sp, #8
   1d7b0:	pop	{r4, r5, r6, lr}
   1d7b4:	b	1d270 <fputs@plt+0x13b70>
   1d7b8:	movw	r2, #18728	; 0x4928
   1d7bc:	movt	r2, #7
   1d7c0:	mov	r0, #2
   1d7c4:	str	r2, [sp]
   1d7c8:	mov	r3, r2
   1d7cc:	movw	r1, #56968	; 0xde88
   1d7d0:	movt	r1, #4
   1d7d4:	bl	1c8f4 <fputs@plt+0x131f4>
   1d7d8:	add	sp, sp, #8
   1d7dc:	pop	{r4, r5, r6, pc}
   1d7e0:	mov	r0, r5
   1d7e4:	bl	49050 <_ZdlPv@@Base>
   1d7e8:	bl	9460 <__cxa_end_cleanup@plt>
   1d7ec:	mov	r0, r6
   1d7f0:	bl	49050 <_ZdlPv@@Base>
   1d7f4:	bl	9460 <__cxa_end_cleanup@plt>
   1d7f8:	push	{r4, r5, r6, r7, lr}
   1d7fc:	subs	r5, r0, #0
   1d800:	sub	sp, sp, #12
   1d804:	beq	1d898 <fputs@plt+0x14198>
   1d808:	movw	r3, #3632	; 0xe30
   1d80c:	movt	r3, #7
   1d810:	mov	r2, #1
   1d814:	ldr	r4, [r3, #84]	; 0x54
   1d818:	str	r2, [r3, #168]	; 0xa8
   1d81c:	cmp	r4, #0
   1d820:	strne	r5, [r3, #172]	; 0xac
   1d824:	beq	1d830 <fputs@plt+0x14130>
   1d828:	add	sp, sp, #12
   1d82c:	pop	{r4, r5, r6, r7, pc}
   1d830:	ldr	r0, [pc, #164]	; 1d8dc <fputs@plt+0x141dc>
   1d834:	bl	1c11c <fputs@plt+0x12a1c>
   1d838:	bl	1d270 <fputs@plt+0x13b70>
   1d83c:	mov	r0, r5
   1d840:	bl	1cfa0 <fputs@plt+0x138a0>
   1d844:	ldr	r3, [r0]
   1d848:	ldr	r3, [r3, #12]
   1d84c:	blx	r3
   1d850:	subs	r6, r0, #0
   1d854:	beq	1d8ac <fputs@plt+0x141ac>
   1d858:	mov	r0, #108	; 0x6c
   1d85c:	bl	49000 <_Znwj@@Base>
   1d860:	movw	r3, #57024	; 0xdec0
   1d864:	str	r4, [sp]
   1d868:	mov	r1, r5
   1d86c:	mov	r2, r6
   1d870:	movt	r3, #4
   1d874:	mov	r7, r0
   1d878:	bl	1c700 <fputs@plt+0x13000>
   1d87c:	mov	r0, r7
   1d880:	bl	1d270 <fputs@plt+0x13b70>
   1d884:	ldr	r0, [pc, #84]	; 1d8e0 <fputs@plt+0x141e0>
   1d888:	bl	1c11c <fputs@plt+0x12a1c>
   1d88c:	add	sp, sp, #12
   1d890:	pop	{r4, r5, r6, r7, lr}
   1d894:	b	1d270 <fputs@plt+0x13b70>
   1d898:	movw	r1, #56268	; 0xdbcc
   1d89c:	movw	r0, #4117	; 0x1015
   1d8a0:	movt	r1, #4
   1d8a4:	bl	430dc <fputs@plt+0x399dc>
   1d8a8:	b	1d808 <fputs@plt+0x14108>
   1d8ac:	movw	r2, #18728	; 0x4928
   1d8b0:	movt	r2, #7
   1d8b4:	movw	r1, #57044	; 0xded4
   1d8b8:	str	r2, [sp]
   1d8bc:	movt	r1, #4
   1d8c0:	mov	r3, r2
   1d8c4:	mov	r0, #2
   1d8c8:	bl	1c8f4 <fputs@plt+0x131f4>
   1d8cc:	b	1d884 <fputs@plt+0x14184>
   1d8d0:	mov	r0, r7
   1d8d4:	bl	49050 <_ZdlPv@@Base>
   1d8d8:	bl	9460 <__cxa_end_cleanup@plt>
   1d8dc:	andeq	fp, r6, r0, ror r1
   1d8e0:	andeq	fp, r6, r4, ror r1
   1d8e4:	movw	r3, #3632	; 0xe30
   1d8e8:	movt	r3, #7
   1d8ec:	ldr	r0, [r3, #176]	; 0xb0
   1d8f0:	cmp	r0, #0
   1d8f4:	beq	1d8fc <fputs@plt+0x141fc>
   1d8f8:	b	1d7f8 <fputs@plt+0x140f8>
   1d8fc:	b	df20 <fputs@plt+0x4820>
   1d900:	movw	r3, #3424	; 0xd60
   1d904:	movt	r3, #7
   1d908:	push	{r4, r5, r6, lr}
   1d90c:	movw	r4, #3632	; 0xe30
   1d910:	movt	r4, #7
   1d914:	mov	r6, r0
   1d918:	ldr	r0, [r3]
   1d91c:	mov	r5, r1
   1d920:	mov	r3, #1
   1d924:	str	r3, [r4, #180]	; 0xb4
   1d928:	bl	ec44 <fputs@plt+0x5544>
   1d92c:	subs	r2, r0, #0
   1d930:	bne	1d968 <fputs@plt+0x14268>
   1d934:	movw	r3, #3364	; 0xd24
   1d938:	movt	r3, #7
   1d93c:	ldr	r1, [r6, #28]
   1d940:	ldr	r0, [r3]
   1d944:	ldr	r3, [r0]
   1d948:	ldr	r3, [r3, #20]
   1d94c:	blx	r3
   1d950:	mov	r3, #1
   1d954:	mov	r2, #0
   1d958:	mov	r0, r3
   1d95c:	str	r2, [r4, #180]	; 0xb4
   1d960:	str	r3, [r5]
   1d964:	pop	{r4, r5, r6, pc}
   1d968:	bl	1d8e4 <fputs@plt+0x141e4>
   1d96c:	b	1d950 <fputs@plt+0x14250>
   1d970:	push	{r4, lr}
   1d974:	movw	r4, #3632	; 0xe30
   1d978:	movt	r4, #7
   1d97c:	mov	r3, #0
   1d980:	ldr	r0, [r4, #172]	; 0xac
   1d984:	str	r3, [r4, #84]	; 0x54
   1d988:	cmp	r0, r3
   1d98c:	popeq	{r4, pc}
   1d990:	bl	1d7f8 <fputs@plt+0x140f8>
   1d994:	movw	r3, #20012	; 0x4e2c
   1d998:	movt	r3, #7
   1d99c:	mov	r0, #1
   1d9a0:	ldr	r3, [r3]
   1d9a4:	str	r3, [r4, #172]	; 0xac
   1d9a8:	pop	{r4, pc}
   1d9ac:	push	{r4, r5, r6, r7, r8, lr}
   1d9b0:	movw	r8, #45408	; 0xb160
   1d9b4:	movt	r8, #6
   1d9b8:	ldr	r5, [pc, #216]	; 1da98 <fputs@plt+0x14398>
   1d9bc:	mov	r6, r0
   1d9c0:	sub	sp, sp, #8
   1d9c4:	ldr	r0, [r8]
   1d9c8:	mov	r7, r1
   1d9cc:	mov	r4, r8
   1d9d0:	cmp	r0, r5
   1d9d4:	bne	1d9f0 <fputs@plt+0x142f0>
   1d9d8:	b	1da14 <fputs@plt+0x14314>
   1d9dc:	ldr	r3, [r4]
   1d9e0:	add	r4, r3, #20
   1d9e4:	ldr	r0, [r3, #20]
   1d9e8:	cmp	r0, r5
   1d9ec:	beq	1da14 <fputs@plt+0x14314>
   1d9f0:	ldr	r3, [r0]
   1d9f4:	mov	r1, r6
   1d9f8:	mov	r2, r7
   1d9fc:	ldr	r3, [r3, #56]	; 0x38
   1da00:	blx	r3
   1da04:	cmp	r0, #0
   1da08:	beq	1d9dc <fputs@plt+0x142dc>
   1da0c:	add	sp, sp, #8
   1da10:	pop	{r4, r5, r6, r7, r8, pc}
   1da14:	movw	r3, #3632	; 0xe30
   1da18:	movt	r3, #7
   1da1c:	ldr	r1, [r8, #8]
   1da20:	ldr	r2, [r3, #16]
   1da24:	add	r2, r2, #1
   1da28:	str	r2, [r3, #16]
   1da2c:	cmp	r2, r1
   1da30:	bgt	1da60 <fputs@plt+0x14360>
   1da34:	mov	r0, #560	; 0x230
   1da38:	bl	49000 <_Znwj@@Base>
   1da3c:	mov	r1, r6
   1da40:	mov	r2, r7
   1da44:	mov	r3, #0
   1da48:	mov	r8, r0
   1da4c:	bl	1a388 <fputs@plt+0x10c88>
   1da50:	str	r8, [r4]
   1da54:	str	r5, [r8, #20]
   1da58:	add	sp, sp, #8
   1da5c:	pop	{r4, r5, r6, r7, r8, pc}
   1da60:	cmp	r1, #0
   1da64:	ble	1da34 <fputs@plt+0x14334>
   1da68:	movw	r2, #18728	; 0x4928
   1da6c:	movt	r2, #7
   1da70:	movw	r1, #57084	; 0xdefc
   1da74:	str	r2, [sp]
   1da78:	movt	r1, #4
   1da7c:	mov	r3, r2
   1da80:	mov	r0, #3
   1da84:	bl	1c8f4 <fputs@plt+0x131f4>
   1da88:	b	1da34 <fputs@plt+0x14334>
   1da8c:	mov	r0, r8
   1da90:	bl	49050 <_ZdlPv@@Base>
   1da94:	bl	9460 <__cxa_end_cleanup@plt>
   1da98:	andeq	r0, r7, r4, asr #28
   1da9c:	movw	r3, #3632	; 0xe30
   1daa0:	movt	r3, #7
   1daa4:	push	{r4, r5, r6, lr}
   1daa8:	mov	r6, r1
   1daac:	ldr	r3, [r3, #184]	; 0xb8
   1dab0:	sub	sp, sp, #8
   1dab4:	mov	r5, r0
   1dab8:	cmp	r3, #0
   1dabc:	beq	1db24 <fputs@plt+0x14424>
   1dac0:	bl	94d8 <strlen@plt>
   1dac4:	add	r0, r0, #20
   1dac8:	bl	958c <_Znaj@plt>
   1dacc:	movw	ip, #57112	; 0xdf18
   1dad0:	movt	ip, #4
   1dad4:	mov	r4, r0
   1dad8:	ldm	ip!, {r0, r1, r2, r3}
   1dadc:	str	r0, [r4]
   1dae0:	ldr	r0, [ip]
   1dae4:	str	r1, [r4, #4]
   1dae8:	mov	r1, r5
   1daec:	str	r3, [r4, #12]
   1daf0:	str	r0, [r4, #16]
   1daf4:	mov	r0, r4
   1daf8:	str	r2, [r4, #8]
   1dafc:	bl	9604 <strcat@plt>
   1db00:	movw	r3, #45408	; 0xb160
   1db04:	movt	r3, #6
   1db08:	ldr	r3, [r3, #4]
   1db0c:	tst	r3, #262144	; 0x40000
   1db10:	bne	1db48 <fputs@plt+0x14448>
   1db14:	mov	r0, r4
   1db18:	add	sp, sp, #8
   1db1c:	pop	{r4, r5, r6, lr}
   1db20:	b	961c <_ZdaPv@plt>
   1db24:	mov	r1, r0
   1db28:	mov	r2, r6
   1db2c:	mov	r0, #2
   1db30:	movw	r3, #18728	; 0x4928
   1db34:	movt	r3, #7
   1db38:	str	r3, [sp]
   1db3c:	bl	1c8f4 <fputs@plt+0x131f4>
   1db40:	add	sp, sp, #8
   1db44:	pop	{r4, r5, r6, pc}
   1db48:	mov	r2, r6
   1db4c:	mov	r0, #0
   1db50:	mov	r1, r4
   1db54:	movw	r3, #18728	; 0x4928
   1db58:	movt	r3, #7
   1db5c:	str	r3, [sp]
   1db60:	bl	1c8f4 <fputs@plt+0x131f4>
   1db64:	mov	r0, r4
   1db68:	add	sp, sp, #8
   1db6c:	pop	{r4, r5, r6, lr}
   1db70:	b	961c <_ZdaPv@plt>
   1db74:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1db78:	movw	r7, #3232	; 0xca0
   1db7c:	movt	r7, #7
   1db80:	sub	sp, sp, #28
   1db84:	subs	r1, r0, #0
   1db88:	ldr	r3, [r7]
   1db8c:	str	r3, [sp, #20]
   1db90:	beq	1dda0 <fputs@plt+0x146a0>
   1db94:	ldrb	r0, [r1]
   1db98:	cmp	r0, #0
   1db9c:	beq	1dda0 <fputs@plt+0x146a0>
   1dba0:	ldrb	r3, [r1, #1]
   1dba4:	cmp	r3, #0
   1dba8:	beq	1dc00 <fputs@plt+0x14500>
   1dbac:	cmp	r0, #42	; 0x2a
   1dbb0:	beq	1dbcc <fputs@plt+0x144cc>
   1dbb4:	cmp	r0, #64	; 0x40
   1dbb8:	beq	1dbcc <fputs@plt+0x144cc>
   1dbbc:	cmp	r0, #94	; 0x5e
   1dbc0:	bne	1dbcc <fputs@plt+0x144cc>
   1dbc4:	cmp	r3, #0
   1dbc8:	beq	1dfcc <fputs@plt+0x148cc>
   1dbcc:	movw	r2, #16416	; 0x4020
   1dbd0:	movt	r2, #7
   1dbd4:	ldrb	r0, [r2, r0]
   1dbd8:	cmp	r0, #0
   1dbdc:	movne	r0, r1
   1dbe0:	bne	1ddf0 <fputs@plt+0x146f0>
   1dbe4:	mov	r0, sp
   1dbe8:	bl	440a0 <fputs@plt+0x3a9a0>
   1dbec:	mov	r1, sp
   1dbf0:	movw	r0, #57156	; 0xdf44
   1dbf4:	movt	r0, #4
   1dbf8:	bl	1da9c <fputs@plt+0x1439c>
   1dbfc:	b	1ddb4 <fputs@plt+0x146b4>
   1dc00:	movw	r2, #16416	; 0x4020
   1dc04:	movt	r2, #7
   1dc08:	ldrb	r2, [r2, r0]
   1dc0c:	cmp	r2, #0
   1dc10:	bne	1ddcc <fputs@plt+0x146cc>
   1dc14:	cmp	r0, #42	; 0x2a
   1dc18:	beq	1de9c <fputs@plt+0x1479c>
   1dc1c:	cmp	r0, #64	; 0x40
   1dc20:	bne	1dbbc <fputs@plt+0x144bc>
   1dc24:	bl	1aa74 <fputs@plt+0x11374>
   1dc28:	mov	r8, r0
   1dc2c:	mov	r0, sp
   1dc30:	bl	49b4c <_ZdlPv@@Base+0xafc>
   1dc34:	cmp	r8, #0
   1dc38:	movgt	r6, #1
   1dc3c:	movgt	r9, #34	; 0x22
   1dc40:	movgt	fp, #32
   1dc44:	ble	1dd94 <fputs@plt+0x14694>
   1dc48:	ldr	r3, [sp, #4]
   1dc4c:	ldr	r2, [sp, #8]
   1dc50:	cmp	r3, r2
   1dc54:	bge	1de7c <fputs@plt+0x1477c>
   1dc58:	ldr	r2, [sp]
   1dc5c:	add	r1, r3, #1
   1dc60:	str	r1, [sp, #4]
   1dc64:	strb	r9, [r2, r3]
   1dc68:	ldr	r3, [sp, #4]
   1dc6c:	ldr	r2, [sp, #8]
   1dc70:	cmp	r3, r2
   1dc74:	bge	1de3c <fputs@plt+0x1473c>
   1dc78:	ldr	r2, [sp]
   1dc7c:	add	r1, r3, #1
   1dc80:	mov	r0, r6
   1dc84:	str	r1, [sp, #4]
   1dc88:	mvn	r1, #115	; 0x73
   1dc8c:	strb	r1, [r2, r3]
   1dc90:	bl	1a86c <fputs@plt+0x1116c>
   1dc94:	mov	r4, r0
   1dc98:	b	1dcb0 <fputs@plt+0x145b0>
   1dc9c:	add	r2, r3, #1
   1dca0:	str	r2, [r4, #12]
   1dca4:	ldrb	r0, [r3]
   1dca8:	cmp	r0, #142	; 0x8e
   1dcac:	bne	1de14 <fputs@plt+0x14714>
   1dcb0:	ldr	r3, [r4, #12]
   1dcb4:	ldr	r2, [r4, #16]
   1dcb8:	cmp	r3, r2
   1dcbc:	bcc	1dc9c <fputs@plt+0x1459c>
   1dcc0:	ldr	r3, [r4]
   1dcc4:	mov	r0, r4
   1dcc8:	mov	r1, #0
   1dccc:	ldr	r3, [r3, #8]
   1dcd0:	blx	r3
   1dcd4:	cmn	r0, #1
   1dcd8:	bne	1dca8 <fputs@plt+0x145a8>
   1dcdc:	ldr	r3, [sp, #4]
   1dce0:	ldr	r2, [sp, #8]
   1dce4:	cmp	r3, r2
   1dce8:	bge	1de5c <fputs@plt+0x1475c>
   1dcec:	ldr	r2, [sp]
   1dcf0:	add	r1, r3, #1
   1dcf4:	str	r1, [sp, #4]
   1dcf8:	mvn	r1, #114	; 0x72
   1dcfc:	strb	r1, [r2, r3]
   1dd00:	ldr	r3, [sp, #4]
   1dd04:	ldr	r2, [sp, #8]
   1dd08:	cmp	r3, r2
   1dd0c:	bge	1de4c <fputs@plt+0x1474c>
   1dd10:	ldr	r2, [sp]
   1dd14:	cmp	r6, r8
   1dd18:	add	r1, r3, #1
   1dd1c:	str	r1, [sp, #4]
   1dd20:	strb	r9, [r2, r3]
   1dd24:	beq	1dd48 <fputs@plt+0x14648>
   1dd28:	ldr	r3, [sp, #4]
   1dd2c:	ldr	r2, [sp, #8]
   1dd30:	cmp	r3, r2
   1dd34:	bge	1de6c <fputs@plt+0x1476c>
   1dd38:	ldr	r2, [sp]
   1dd3c:	add	r1, r3, #1
   1dd40:	str	r1, [sp, #4]
   1dd44:	strb	fp, [r2, r3]
   1dd48:	ldr	r3, [r4]
   1dd4c:	mov	r0, r4
   1dd50:	ldr	r3, [r3, #4]
   1dd54:	blx	r3
   1dd58:	add	r6, r6, #1
   1dd5c:	cmp	r8, r6
   1dd60:	bge	1dc48 <fputs@plt+0x14548>
   1dd64:	ldr	r3, [sp, #4]
   1dd68:	ldr	r2, [sp, #8]
   1dd6c:	cmp	r3, r2
   1dd70:	bge	1e148 <fputs@plt+0x14a48>
   1dd74:	ldr	r2, [sp]
   1dd78:	add	r0, r3, #1
   1dd7c:	mov	r1, #0
   1dd80:	str	r0, [sp, #4]
   1dd84:	strb	r1, [r2, r3]
   1dd88:	ldr	r0, [sp]
   1dd8c:	bl	1c11c <fputs@plt+0x12a1c>
   1dd90:	bl	1d270 <fputs@plt+0x13b70>
   1dd94:	mov	r0, sp
   1dd98:	bl	49cb0 <_ZdlPv@@Base+0xc60>
   1dd9c:	b	1ddb4 <fputs@plt+0x146b4>
   1dda0:	movw	r0, #57132	; 0xdf2c
   1dda4:	movw	r1, #18728	; 0x4928
   1dda8:	movt	r0, #4
   1ddac:	movt	r1, #7
   1ddb0:	bl	1da9c <fputs@plt+0x1439c>
   1ddb4:	ldr	r2, [sp, #20]
   1ddb8:	ldr	r3, [r7]
   1ddbc:	cmp	r2, r3
   1ddc0:	bne	1e170 <fputs@plt+0x14a70>
   1ddc4:	add	sp, sp, #28
   1ddc8:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1ddcc:	sub	r0, r0, #48	; 0x30
   1ddd0:	bl	1a86c <fputs@plt+0x1116c>
   1ddd4:	bl	1d270 <fputs@plt+0x13b70>
   1ddd8:	b	1ddb4 <fputs@plt+0x146b4>
   1dddc:	ldrb	r3, [r2, r3]
   1dde0:	cmp	r3, #0
   1dde4:	beq	1dbe4 <fputs@plt+0x144e4>
   1dde8:	ldrb	r3, [r0, #2]
   1ddec:	add	r0, r0, #1
   1ddf0:	cmp	r3, #0
   1ddf4:	bne	1dddc <fputs@plt+0x146dc>
   1ddf8:	mov	r2, #10
   1ddfc:	mov	r0, r1
   1de00:	mov	r1, r3
   1de04:	bl	952c <strtol@plt>
   1de08:	bl	1a86c <fputs@plt+0x1116c>
   1de0c:	bl	1d270 <fputs@plt+0x13b70>
   1de10:	b	1ddb4 <fputs@plt+0x146b4>
   1de14:	ldr	r3, [sp, #4]
   1de18:	uxtb	sl, r0
   1de1c:	ldr	r2, [sp, #8]
   1de20:	cmp	r3, r2
   1de24:	bge	1de8c <fputs@plt+0x1478c>
   1de28:	ldr	r2, [sp]
   1de2c:	add	r1, r3, #1
   1de30:	str	r1, [sp, #4]
   1de34:	strb	sl, [r2, r3]
   1de38:	b	1dcb0 <fputs@plt+0x145b0>
   1de3c:	mov	r0, sp
   1de40:	bl	49dfc <_ZdlPv@@Base+0xdac>
   1de44:	ldr	r3, [sp, #4]
   1de48:	b	1dc78 <fputs@plt+0x14578>
   1de4c:	mov	r0, sp
   1de50:	bl	49dfc <_ZdlPv@@Base+0xdac>
   1de54:	ldr	r3, [sp, #4]
   1de58:	b	1dd10 <fputs@plt+0x14610>
   1de5c:	mov	r0, sp
   1de60:	bl	49dfc <_ZdlPv@@Base+0xdac>
   1de64:	ldr	r3, [sp, #4]
   1de68:	b	1dcec <fputs@plt+0x145ec>
   1de6c:	mov	r0, sp
   1de70:	bl	49dfc <_ZdlPv@@Base+0xdac>
   1de74:	ldr	r3, [sp, #4]
   1de78:	b	1dd38 <fputs@plt+0x14638>
   1de7c:	mov	r0, sp
   1de80:	bl	49dfc <_ZdlPv@@Base+0xdac>
   1de84:	ldr	r3, [sp, #4]
   1de88:	b	1dc58 <fputs@plt+0x14558>
   1de8c:	mov	r0, sp
   1de90:	bl	49dfc <_ZdlPv@@Base+0xdac>
   1de94:	ldr	r3, [sp, #4]
   1de98:	b	1de28 <fputs@plt+0x14728>
   1de9c:	bl	1aa74 <fputs@plt+0x11374>
   1dea0:	mov	r8, r0
   1dea4:	mov	r0, sp
   1dea8:	bl	49b4c <_ZdlPv@@Base+0xafc>
   1deac:	cmp	r8, #0
   1deb0:	movgt	r6, #1
   1deb4:	movgt	r9, #32
   1deb8:	ble	1dd94 <fputs@plt+0x14694>
   1debc:	mov	r0, r6
   1dec0:	bl	1a86c <fputs@plt+0x1116c>
   1dec4:	mov	r4, r0
   1dec8:	b	1dee0 <fputs@plt+0x147e0>
   1decc:	add	r2, r3, #1
   1ded0:	str	r2, [r4, #12]
   1ded4:	ldrb	r0, [r3]
   1ded8:	cmp	r0, #142	; 0x8e
   1dedc:	bne	1df84 <fputs@plt+0x14884>
   1dee0:	ldr	r3, [r4, #12]
   1dee4:	ldr	r2, [r4, #16]
   1dee8:	cmp	r3, r2
   1deec:	bcc	1decc <fputs@plt+0x147cc>
   1def0:	ldr	r3, [r4]
   1def4:	mov	r0, r4
   1def8:	mov	r1, #0
   1defc:	ldr	r3, [r3, #8]
   1df00:	blx	r3
   1df04:	cmn	r0, #1
   1df08:	bne	1ded8 <fputs@plt+0x147d8>
   1df0c:	cmp	r6, r8
   1df10:	beq	1df34 <fputs@plt+0x14834>
   1df14:	ldr	r3, [sp, #4]
   1df18:	ldr	r2, [sp, #8]
   1df1c:	cmp	r3, r2
   1df20:	bge	1dfac <fputs@plt+0x148ac>
   1df24:	ldr	r2, [sp]
   1df28:	add	r1, r3, #1
   1df2c:	str	r1, [sp, #4]
   1df30:	strb	r9, [r2, r3]
   1df34:	ldr	r3, [r4]
   1df38:	mov	r0, r4
   1df3c:	ldr	r3, [r3, #4]
   1df40:	blx	r3
   1df44:	add	r6, r6, #1
   1df48:	cmp	r8, r6
   1df4c:	bge	1debc <fputs@plt+0x147bc>
   1df50:	ldr	r3, [sp, #4]
   1df54:	ldr	r2, [sp, #8]
   1df58:	cmp	r3, r2
   1df5c:	bge	1e138 <fputs@plt+0x14a38>
   1df60:	ldr	r2, [sp]
   1df64:	add	r0, r3, #1
   1df68:	mov	r1, #0
   1df6c:	str	r0, [sp, #4]
   1df70:	strb	r1, [r2, r3]
   1df74:	ldr	r0, [sp]
   1df78:	bl	1c11c <fputs@plt+0x12a1c>
   1df7c:	bl	1d270 <fputs@plt+0x13b70>
   1df80:	b	1dd94 <fputs@plt+0x14694>
   1df84:	ldr	r3, [sp, #4]
   1df88:	uxtb	sl, r0
   1df8c:	ldr	r2, [sp, #8]
   1df90:	cmp	r3, r2
   1df94:	bge	1dfbc <fputs@plt+0x148bc>
   1df98:	ldr	r2, [sp]
   1df9c:	add	r1, r3, #1
   1dfa0:	str	r1, [sp, #4]
   1dfa4:	strb	sl, [r2, r3]
   1dfa8:	b	1dee0 <fputs@plt+0x147e0>
   1dfac:	mov	r0, sp
   1dfb0:	bl	49dfc <_ZdlPv@@Base+0xdac>
   1dfb4:	ldr	r3, [sp, #4]
   1dfb8:	b	1df24 <fputs@plt+0x14824>
   1dfbc:	mov	r0, sp
   1dfc0:	bl	49dfc <_ZdlPv@@Base+0xdac>
   1dfc4:	ldr	r3, [sp, #4]
   1dfc8:	b	1df98 <fputs@plt+0x14898>
   1dfcc:	bl	1aa74 <fputs@plt+0x11374>
   1dfd0:	mov	r8, r0
   1dfd4:	mov	r0, sp
   1dfd8:	bl	49b4c <_ZdlPv@@Base+0xafc>
   1dfdc:	movw	r3, #45408	; 0xb160
   1dfe0:	movt	r3, #6
   1dfe4:	ldr	r3, [r3]
   1dfe8:	ldr	r2, [r3, #12]
   1dfec:	ldr	r3, [r3, #16]
   1dff0:	cmp	r2, r3
   1dff4:	bcs	1e130 <fputs@plt+0x14a30>
   1dff8:	cmp	r8, #0
   1dffc:	movgt	r6, #1
   1e000:	movgt	r9, #32
   1e004:	ble	1dd94 <fputs@plt+0x14694>
   1e008:	mov	r0, r6
   1e00c:	bl	1a86c <fputs@plt+0x1116c>
   1e010:	mov	r4, r0
   1e014:	b	1e050 <fputs@plt+0x14950>
   1e018:	add	r2, r3, #1
   1e01c:	str	r2, [r4, #12]
   1e020:	ldrb	r0, [r3]
   1e024:	cmp	r0, #142	; 0x8e
   1e028:	ldr	r3, [sp, #4]
   1e02c:	ldr	r2, [sp, #8]
   1e030:	uxtbne	sl, r0
   1e034:	moveq	sl, #34	; 0x22
   1e038:	cmp	r3, r2
   1e03c:	bge	1e0dc <fputs@plt+0x149dc>
   1e040:	ldr	r2, [sp]
   1e044:	add	r1, r3, #1
   1e048:	str	r1, [sp, #4]
   1e04c:	strb	sl, [r2, r3]
   1e050:	ldr	r3, [r4, #12]
   1e054:	ldr	r2, [r4, #16]
   1e058:	cmp	r3, r2
   1e05c:	bcc	1e018 <fputs@plt+0x14918>
   1e060:	ldr	r3, [r4]
   1e064:	mov	r0, r4
   1e068:	mov	r1, #0
   1e06c:	ldr	r3, [r3, #8]
   1e070:	blx	r3
   1e074:	cmn	r0, #1
   1e078:	bne	1e024 <fputs@plt+0x14924>
   1e07c:	mov	r0, r6
   1e080:	bl	1a990 <fputs@plt+0x11290>
   1e084:	cmp	r0, #0
   1e088:	bne	1e0ec <fputs@plt+0x149ec>
   1e08c:	ldr	r3, [r4]
   1e090:	mov	r0, r4
   1e094:	ldr	r3, [r3, #4]
   1e098:	blx	r3
   1e09c:	add	r6, r6, #1
   1e0a0:	cmp	r8, r6
   1e0a4:	bge	1e008 <fputs@plt+0x14908>
   1e0a8:	ldr	r3, [sp, #4]
   1e0ac:	ldr	r2, [sp, #8]
   1e0b0:	cmp	r3, r2
   1e0b4:	bge	1e120 <fputs@plt+0x14a20>
   1e0b8:	ldr	r2, [sp]
   1e0bc:	add	r0, r3, #1
   1e0c0:	mov	r1, #0
   1e0c4:	str	r0, [sp, #4]
   1e0c8:	strb	r1, [r2, r3]
   1e0cc:	ldr	r0, [sp]
   1e0d0:	bl	1c11c <fputs@plt+0x12a1c>
   1e0d4:	bl	1d270 <fputs@plt+0x13b70>
   1e0d8:	b	1dd94 <fputs@plt+0x14694>
   1e0dc:	mov	r0, sp
   1e0e0:	bl	49dfc <_ZdlPv@@Base+0xdac>
   1e0e4:	ldr	r3, [sp, #4]
   1e0e8:	b	1e040 <fputs@plt+0x14940>
   1e0ec:	ldr	r3, [sp, #4]
   1e0f0:	ldr	r2, [sp, #8]
   1e0f4:	cmp	r3, r2
   1e0f8:	bge	1e110 <fputs@plt+0x14a10>
   1e0fc:	ldr	r2, [sp]
   1e100:	add	r1, r3, #1
   1e104:	str	r1, [sp, #4]
   1e108:	strb	r9, [r2, r3]
   1e10c:	b	1e08c <fputs@plt+0x1498c>
   1e110:	mov	r0, sp
   1e114:	bl	49dfc <_ZdlPv@@Base+0xdac>
   1e118:	ldr	r3, [sp, #4]
   1e11c:	b	1e0fc <fputs@plt+0x149fc>
   1e120:	mov	r0, sp
   1e124:	bl	49dfc <_ZdlPv@@Base+0xdac>
   1e128:	ldr	r3, [sp, #4]
   1e12c:	b	1e0b8 <fputs@plt+0x149b8>
   1e130:	bl	1a678 <fputs@plt+0x10f78>
   1e134:	b	1dff8 <fputs@plt+0x148f8>
   1e138:	mov	r0, sp
   1e13c:	bl	49dfc <_ZdlPv@@Base+0xdac>
   1e140:	ldr	r3, [sp, #4]
   1e144:	b	1df60 <fputs@plt+0x14860>
   1e148:	mov	r0, sp
   1e14c:	bl	49dfc <_ZdlPv@@Base+0xdac>
   1e150:	ldr	r3, [sp, #4]
   1e154:	b	1dd74 <fputs@plt+0x14674>
   1e158:	mov	r0, sp
   1e15c:	bl	49cb0 <_ZdlPv@@Base+0xc60>
   1e160:	bl	9460 <__cxa_end_cleanup@plt>
   1e164:	mov	r0, sp
   1e168:	bl	49cb0 <_ZdlPv@@Base+0xc60>
   1e16c:	bl	9460 <__cxa_end_cleanup@plt>
   1e170:	bl	95d4 <__stack_chk_fail@plt>
   1e174:	mov	r0, sp
   1e178:	bl	49cb0 <_ZdlPv@@Base+0xc60>
   1e17c:	bl	9460 <__cxa_end_cleanup@plt>
   1e180:	push	{r4, r5, r6, lr}
   1e184:	movw	r6, #3232	; 0xca0
   1e188:	movt	r6, #7
   1e18c:	sub	sp, sp, #48	; 0x30
   1e190:	mov	r5, r1
   1e194:	movw	r1, #57180	; 0xdf5c
   1e198:	ldr	ip, [r6]
   1e19c:	add	r2, r5, #8
   1e1a0:	add	r3, r5, #12
   1e1a4:	movt	r1, #4
   1e1a8:	stm	sp, {r2, r3}
   1e1ac:	mov	r2, r5
   1e1b0:	add	r3, r5, #4
   1e1b4:	str	ip, [sp, #44]	; 0x2c
   1e1b8:	mov	r4, r0
   1e1bc:	bl	94e4 <sscanf@plt>
   1e1c0:	cmp	r0, #4
   1e1c4:	moveq	r0, #1
   1e1c8:	beq	1e258 <fputs@plt+0x14b58>
   1e1cc:	add	r2, sp, #24
   1e1d0:	add	r3, sp, #32
   1e1d4:	str	r2, [sp]
   1e1d8:	movw	r1, #57192	; 0xdf68
   1e1dc:	str	r3, [sp, #4]
   1e1e0:	movt	r1, #4
   1e1e4:	mov	r0, r4
   1e1e8:	add	r2, sp, #8
   1e1ec:	add	r3, sp, #16
   1e1f0:	bl	94e4 <sscanf@plt>
   1e1f4:	cmp	r0, #4
   1e1f8:	beq	1e270 <fputs@plt+0x14b70>
   1e1fc:	ldrb	r3, [r4]
   1e200:	cmp	r3, #9
   1e204:	cmpne	r3, #32
   1e208:	addeq	r3, r4, #1
   1e20c:	bne	1e224 <fputs@plt+0x14b24>
   1e210:	mov	r4, r3
   1e214:	ldrb	ip, [r3], #1
   1e218:	cmp	ip, #32
   1e21c:	cmpne	ip, #9
   1e220:	beq	1e210 <fputs@plt+0x14b10>
   1e224:	mov	r0, r4
   1e228:	movw	r1, #57208	; 0xdf78
   1e22c:	mov	r2, #7
   1e230:	movt	r1, #4
   1e234:	bl	9688 <strncmp@plt>
   1e238:	cmp	r0, #0
   1e23c:	movne	r3, #0
   1e240:	moveq	r0, #2
   1e244:	movne	r0, r3
   1e248:	strne	r3, [r5, #12]
   1e24c:	strne	r3, [r5, #8]
   1e250:	strne	r3, [r5, #4]
   1e254:	strne	r3, [r5]
   1e258:	ldr	r2, [sp, #44]	; 0x2c
   1e25c:	ldr	r3, [r6]
   1e260:	cmp	r2, r3
   1e264:	bne	1e2a8 <fputs@plt+0x14ba8>
   1e268:	add	sp, sp, #48	; 0x30
   1e26c:	pop	{r4, r5, r6, pc}
   1e270:	vldr	d4, [sp, #8]
   1e274:	vldr	d5, [sp, #16]
   1e278:	vldr	d6, [sp, #24]
   1e27c:	vldr	d7, [sp, #32]
   1e280:	vcvt.s32.f64	s8, d4
   1e284:	mov	r0, #1
   1e288:	vcvt.s32.f64	s10, d5
   1e28c:	vstr	s8, [r5]
   1e290:	vcvt.s32.f64	s12, d6
   1e294:	vstr	s10, [r5, #4]
   1e298:	vcvt.s32.f64	s14, d7
   1e29c:	vstr	s12, [r5, #8]
   1e2a0:	vstr	s14, [r5, #12]
   1e2a4:	b	1e258 <fputs@plt+0x14b58>
   1e2a8:	bl	95d4 <__stack_chk_fail@plt>
   1e2ac:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1e2b0:	movw	fp, #3232	; 0xca0
   1e2b4:	movt	fp, #7
   1e2b8:	sub	sp, sp, #52	; 0x34
   1e2bc:	mov	r9, r0
   1e2c0:	mov	r0, r1
   1e2c4:	ldr	r3, [fp]
   1e2c8:	mov	r5, r1
   1e2cc:	mov	r8, r2
   1e2d0:	str	r3, [sp, #44]	; 0x2c
   1e2d4:	bl	940c <_IO_getc@plt>
   1e2d8:	cmn	r0, #1
   1e2dc:	beq	1e420 <fputs@plt+0x14d20>
   1e2e0:	cmp	r0, #10
   1e2e4:	cmpne	r0, #13
   1e2e8:	moveq	r4, #0
   1e2ec:	movne	r4, #1
   1e2f0:	moveq	r3, #1
   1e2f4:	beq	1e3d4 <fputs@plt+0x14cd4>
   1e2f8:	mov	sl, #0
   1e2fc:	movw	r6, #18728	; 0x4928
   1e300:	movw	r7, #3632	; 0xe30
   1e304:	movt	r6, #7
   1e308:	movt	r7, #7
   1e30c:	mov	r4, sl
   1e310:	b	1e374 <fputs@plt+0x14c74>
   1e314:	uxtab	r3, r7, r0
   1e318:	ldrb	r3, [r3, #188]	; 0xbc
   1e31c:	cmp	r3, #0
   1e320:	bne	1e384 <fputs@plt+0x14c84>
   1e324:	mov	r1, r0
   1e328:	add	r0, sp, #8
   1e32c:	bl	440cc <fputs@plt+0x3a9cc>
   1e330:	mov	r1, r8
   1e334:	add	r0, sp, #24
   1e338:	bl	440a0 <fputs@plt+0x3a9a0>
   1e33c:	movw	r1, #57292	; 0xdfcc
   1e340:	add	r2, sp, #8
   1e344:	str	r6, [sp]
   1e348:	mov	r0, #2
   1e34c:	movt	r1, #4
   1e350:	add	r3, sp, #24
   1e354:	bl	1c8f4 <fputs@plt+0x131f4>
   1e358:	mov	r0, r5
   1e35c:	bl	940c <_IO_getc@plt>
   1e360:	cmp	r0, #10
   1e364:	cmpne	r0, #13
   1e368:	beq	1e3d0 <fputs@plt+0x14cd0>
   1e36c:	cmn	r0, #1
   1e370:	beq	1e408 <fputs@plt+0x14d08>
   1e374:	cmp	r0, #26
   1e378:	ble	1e314 <fputs@plt+0x14c14>
   1e37c:	cmp	r0, #127	; 0x7f
   1e380:	beq	1e324 <fputs@plt+0x14c24>
   1e384:	cmp	r4, #254	; 0xfe
   1e388:	strble	r0, [r9, r4]
   1e38c:	addle	r4, r4, #1
   1e390:	ble	1e358 <fputs@plt+0x14c58>
   1e394:	cmp	sl, #0
   1e398:	bne	1e358 <fputs@plt+0x14c58>
   1e39c:	mov	r1, r8
   1e3a0:	add	r0, sp, #24
   1e3a4:	bl	440a0 <fputs@plt+0x3a9a0>
   1e3a8:	str	r6, [sp]
   1e3ac:	movw	r1, #57216	; 0xdf80
   1e3b0:	movw	r3, #18728	; 0x4928
   1e3b4:	movt	r1, #4
   1e3b8:	movt	r3, #7
   1e3bc:	mov	r0, #2
   1e3c0:	add	r2, sp, #24
   1e3c4:	bl	1c8f4 <fputs@plt+0x131f4>
   1e3c8:	mov	sl, #1
   1e3cc:	b	1e358 <fputs@plt+0x14c58>
   1e3d0:	add	r3, r4, #1
   1e3d4:	cmp	r0, #13
   1e3d8:	mov	r1, #10
   1e3dc:	mov	r2, #0
   1e3e0:	strb	r1, [r9, r4]
   1e3e4:	strb	r2, [r9, r3]
   1e3e8:	beq	1e42c <fputs@plt+0x14d2c>
   1e3ec:	mov	r0, #1
   1e3f0:	ldr	r2, [sp, #44]	; 0x2c
   1e3f4:	ldr	r3, [fp]
   1e3f8:	cmp	r2, r3
   1e3fc:	bne	1e44c <fputs@plt+0x14d4c>
   1e400:	add	sp, sp, #52	; 0x34
   1e404:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1e408:	mov	r2, #10
   1e40c:	mov	r3, #0
   1e410:	strb	r2, [r9, r4]!
   1e414:	mov	r0, #1
   1e418:	strb	r3, [r9, #1]
   1e41c:	b	1e3f0 <fputs@plt+0x14cf0>
   1e420:	mov	r0, #0
   1e424:	strb	r0, [r9]
   1e428:	b	1e3f0 <fputs@plt+0x14cf0>
   1e42c:	mov	r0, r5
   1e430:	bl	940c <_IO_getc@plt>
   1e434:	cmp	r0, #10
   1e438:	cmnne	r0, #1
   1e43c:	beq	1e3ec <fputs@plt+0x14cec>
   1e440:	mov	r1, r5
   1e444:	bl	946c <ungetc@plt>
   1e448:	b	1e3ec <fputs@plt+0x14cec>
   1e44c:	bl	95d4 <__stack_chk_fail@plt>
   1e450:	movw	r2, #3232	; 0xca0
   1e454:	movt	r2, #7
   1e458:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1e45c:	sub	sp, sp, #316	; 0x13c
   1e460:	ldr	r3, [r2]
   1e464:	mov	r5, r1
   1e468:	movw	r9, #3632	; 0xe30
   1e46c:	movt	r9, #7
   1e470:	str	r2, [sp, #12]
   1e474:	mov	r1, r0
   1e478:	mov	r4, r0
   1e47c:	mov	r2, r5
   1e480:	add	r0, sp, #52	; 0x34
   1e484:	str	r3, [sp, #308]	; 0x134
   1e488:	mov	r3, #0
   1e48c:	str	r3, [r9, #444]	; 0x1bc
   1e490:	str	r3, [r9, #448]	; 0x1c0
   1e494:	str	r3, [r9, #452]	; 0x1c4
   1e498:	str	r3, [r9, #456]	; 0x1c8
   1e49c:	bl	1e2ac <fputs@plt+0x14bac>
   1e4a0:	cmp	r0, #0
   1e4a4:	beq	1e58c <fputs@plt+0x14e8c>
   1e4a8:	movw	r0, #57348	; 0xe004
   1e4ac:	add	r1, sp, #52	; 0x34
   1e4b0:	movt	r0, #4
   1e4b4:	mov	r2, #11
   1e4b8:	bl	9688 <strncmp@plt>
   1e4bc:	cmp	r0, #0
   1e4c0:	addeq	r7, sp, #53	; 0x35
   1e4c4:	beq	1e52c <fputs@plt+0x14e2c>
   1e4c8:	b	1e5bc <fputs@plt+0x14ebc>
   1e4cc:	ldrb	r3, [sp, #52]	; 0x34
   1e4d0:	cmp	r3, #37	; 0x25
   1e4d4:	bne	1e544 <fputs@plt+0x14e44>
   1e4d8:	movw	r1, #57468	; 0xe07c
   1e4dc:	mov	r0, r7
   1e4e0:	movt	r1, #4
   1e4e4:	mov	r2, #12
   1e4e8:	bl	9688 <strncmp@plt>
   1e4ec:	cmp	r0, #0
   1e4f0:	beq	1e544 <fputs@plt+0x14e44>
   1e4f4:	ldrb	r3, [sp, #53]	; 0x35
   1e4f8:	movw	r6, #3632	; 0xe30
   1e4fc:	movt	r6, #7
   1e500:	add	r3, r9, r3
   1e504:	ldrb	r3, [r3, #188]	; 0xbc
   1e508:	cmp	r3, #0
   1e50c:	bne	1e544 <fputs@plt+0x14e44>
   1e510:	movw	r1, #57484	; 0xe08c
   1e514:	mov	r0, r7
   1e518:	movt	r1, #4
   1e51c:	mov	r2, #13
   1e520:	bl	9688 <strncmp@plt>
   1e524:	cmp	r0, #0
   1e528:	beq	1e5ec <fputs@plt+0x14eec>
   1e52c:	add	r0, sp, #52	; 0x34
   1e530:	mov	r1, r4
   1e534:	mov	r2, r5
   1e538:	bl	1e2ac <fputs@plt+0x14bac>
   1e53c:	cmp	r0, #0
   1e540:	bne	1e4cc <fputs@plt+0x14dcc>
   1e544:	mov	r1, r5
   1e548:	add	r0, sp, #16
   1e54c:	bl	440a0 <fputs@plt+0x3a9a0>
   1e550:	movw	r3, #18728	; 0x4928
   1e554:	movw	r1, #57424	; 0xe050
   1e558:	movt	r3, #7
   1e55c:	add	r2, sp, #16
   1e560:	str	r3, [sp]
   1e564:	movt	r1, #4
   1e568:	mov	r0, #2
   1e56c:	bl	1c8f4 <fputs@plt+0x131f4>
   1e570:	ldr	r1, [sp, #12]
   1e574:	ldr	r2, [sp, #308]	; 0x134
   1e578:	ldr	r3, [r1]
   1e57c:	cmp	r2, r3
   1e580:	bne	1e7b8 <fputs@plt+0x150b8>
   1e584:	add	sp, sp, #316	; 0x13c
   1e588:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1e58c:	mov	r1, r5
   1e590:	add	r0, sp, #32
   1e594:	bl	440a0 <fputs@plt+0x3a9a0>
   1e598:	movw	r3, #18728	; 0x4928
   1e59c:	add	r2, sp, #32
   1e5a0:	movt	r3, #7
   1e5a4:	movw	r1, #57332	; 0xdff4
   1e5a8:	str	r3, [sp]
   1e5ac:	movt	r1, #4
   1e5b0:	mov	r0, #2
   1e5b4:	bl	1c8f4 <fputs@plt+0x131f4>
   1e5b8:	b	1e570 <fputs@plt+0x14e70>
   1e5bc:	mov	r1, r5
   1e5c0:	add	r0, sp, #32
   1e5c4:	bl	440a0 <fputs@plt+0x3a9a0>
   1e5c8:	movw	r3, #18728	; 0x4928
   1e5cc:	add	r2, sp, #32
   1e5d0:	movt	r3, #7
   1e5d4:	movw	r1, #57360	; 0xe010
   1e5d8:	str	r3, [sp]
   1e5dc:	movt	r1, #4
   1e5e0:	mov	r0, #2
   1e5e4:	bl	1c8f4 <fputs@plt+0x131f4>
   1e5e8:	b	1e570 <fputs@plt+0x14e70>
   1e5ec:	add	r0, sp, #66	; 0x42
   1e5f0:	add	r1, sp, #32
   1e5f4:	bl	1e180 <fputs@plt+0x14a80>
   1e5f8:	cmp	r0, #1
   1e5fc:	beq	1e798 <fputs@plt+0x15098>
   1e600:	cmp	r0, #2
   1e604:	addne	r0, sp, #16
   1e608:	movne	r1, r5
   1e60c:	beq	1e638 <fputs@plt+0x14f38>
   1e610:	bl	440a0 <fputs@plt+0x3a9a0>
   1e614:	movw	r3, #18728	; 0x4928
   1e618:	add	r2, sp, #16
   1e61c:	movt	r3, #7
   1e620:	movw	r1, #57500	; 0xe09c
   1e624:	str	r3, [sp]
   1e628:	movt	r1, #4
   1e62c:	mov	r0, #2
   1e630:	bl	1c8f4 <fputs@plt+0x131f4>
   1e634:	b	1e570 <fputs@plt+0x14e70>
   1e638:	mov	r8, #512	; 0x200
   1e63c:	cmp	r8, #32768	; 0x8000
   1e640:	add	fp, sp, #54	; 0x36
   1e644:	ble	1e6e0 <fputs@plt+0x14fe0>
   1e648:	mov	r1, #0
   1e64c:	mov	r0, r4
   1e650:	mov	r2, r1
   1e654:	bl	94a8 <fseek@plt>
   1e658:	cmn	r0, #1
   1e65c:	beq	1e544 <fputs@plt+0x14e44>
   1e660:	mov	sl, #1
   1e664:	mov	r7, #0
   1e668:	mov	r6, r7
   1e66c:	add	r0, sp, #52	; 0x34
   1e670:	mov	r1, r4
   1e674:	mov	r2, r5
   1e678:	bl	1e2ac <fputs@plt+0x14bac>
   1e67c:	cmp	r0, #0
   1e680:	beq	1e6c4 <fputs@plt+0x14fc4>
   1e684:	ldrb	r3, [sp, #52]	; 0x34
   1e688:	cmp	r3, #37	; 0x25
   1e68c:	bne	1e66c <fputs@plt+0x14f6c>
   1e690:	ldrb	r3, [sp, #53]	; 0x35
   1e694:	cmp	r3, #37	; 0x25
   1e698:	bne	1e66c <fputs@plt+0x14f6c>
   1e69c:	cmp	r6, #0
   1e6a0:	bne	1e700 <fputs@plt+0x15000>
   1e6a4:	movw	r1, #57564	; 0xe0dc
   1e6a8:	mov	r0, fp
   1e6ac:	movt	r1, #4
   1e6b0:	mov	r2, #7
   1e6b4:	bl	9688 <strncmp@plt>
   1e6b8:	rsbs	r6, r0, #1
   1e6bc:	movcc	r6, #0
   1e6c0:	b	1e66c <fputs@plt+0x14f6c>
   1e6c4:	cmp	r7, #0
   1e6c8:	bne	1e740 <fputs@plt+0x15040>
   1e6cc:	cmp	sl, #0
   1e6d0:	lsl	r8, r8, #1
   1e6d4:	bne	1e544 <fputs@plt+0x14e44>
   1e6d8:	cmp	r8, #32768	; 0x8000
   1e6dc:	bgt	1e648 <fputs@plt+0x14f48>
   1e6e0:	mov	r0, r4
   1e6e4:	rsb	r1, r8, #0
   1e6e8:	mov	r2, #2
   1e6ec:	bl	94a8 <fseek@plt>
   1e6f0:	cmn	r0, #1
   1e6f4:	beq	1e648 <fputs@plt+0x14f48>
   1e6f8:	mov	sl, #0
   1e6fc:	b	1e664 <fputs@plt+0x14f64>
   1e700:	movw	r1, #57572	; 0xe0e4
   1e704:	mov	r0, fp
   1e708:	movt	r1, #4
   1e70c:	mov	r2, #12
   1e710:	bl	9688 <strncmp@plt>
   1e714:	cmp	r0, #0
   1e718:	movne	r6, #1
   1e71c:	bne	1e66c <fputs@plt+0x14f6c>
   1e720:	add	r0, sp, #66	; 0x42
   1e724:	add	r1, sp, #32
   1e728:	bl	1e180 <fputs@plt+0x14a80>
   1e72c:	cmp	r0, #1
   1e730:	mov	r7, r0
   1e734:	bne	1e760 <fputs@plt+0x15060>
   1e738:	mov	r6, r0
   1e73c:	b	1e66c <fputs@plt+0x14f6c>
   1e740:	add	r0, sp, #36	; 0x24
   1e744:	ldr	r3, [sp, #32]
   1e748:	ldm	r0, {r0, r1, r2}
   1e74c:	str	r3, [r9, #456]	; 0x1c8
   1e750:	str	r0, [r9, #452]	; 0x1c4
   1e754:	str	r1, [r9, #448]	; 0x1c0
   1e758:	str	r2, [r9, #444]	; 0x1bc
   1e75c:	b	1e570 <fputs@plt+0x14e70>
   1e760:	cmp	r7, #2
   1e764:	mov	r1, r5
   1e768:	add	r0, sp, #16
   1e76c:	bne	1e610 <fputs@plt+0x14f10>
   1e770:	bl	440a0 <fputs@plt+0x3a9a0>
   1e774:	movw	r3, #18728	; 0x4928
   1e778:	add	r2, sp, #16
   1e77c:	movt	r3, #7
   1e780:	mov	r0, r7
   1e784:	str	r3, [sp]
   1e788:	movw	r1, #57588	; 0xe0f4
   1e78c:	movt	r1, #4
   1e790:	bl	1c8f4 <fputs@plt+0x131f4>
   1e794:	b	1e570 <fputs@plt+0x14e70>
   1e798:	add	r0, sp, #36	; 0x24
   1e79c:	ldr	r3, [sp, #32]
   1e7a0:	ldm	r0, {r0, r1, r2}
   1e7a4:	str	r3, [r6, #456]	; 0x1c8
   1e7a8:	str	r0, [r6, #452]	; 0x1c4
   1e7ac:	str	r1, [r6, #448]	; 0x1c0
   1e7b0:	str	r2, [r6, #444]	; 0x1bc
   1e7b4:	b	1e570 <fputs@plt+0x14e70>
   1e7b8:	bl	95d4 <__stack_chk_fail@plt>
   1e7bc:	movw	r3, #45408	; 0xb160
   1e7c0:	movt	r3, #6
   1e7c4:	sub	r2, r0, #13
   1e7c8:	mov	r1, #0
   1e7cc:	ldr	r3, [r3, #24]
   1e7d0:	cmp	r3, #0
   1e7d4:	uxtbne	ip, r3
   1e7d8:	movw	r3, #3632	; 0xe30
   1e7dc:	movt	r3, #7
   1e7e0:	moveq	ip, #92	; 0x5c
   1e7e4:	strb	r1, [r3, #462]	; 0x1ce
   1e7e8:	strb	ip, [r3, #460]	; 0x1cc
   1e7ec:	strb	r1, [r3, #461]	; 0x1cd
   1e7f0:	cmp	r2, #126	; 0x7e
   1e7f4:	ldrls	pc, [pc, r2, lsl #2]
   1e7f8:	b	1eaec <fputs@plt+0x153ec>
   1e7fc:	andeq	lr, r1, r8, lsl #20
   1e800:	andeq	lr, r1, ip, ror #21
   1e804:	andeq	lr, r1, ip, ror #21
   1e808:	andeq	lr, r1, ip, ror #21
   1e80c:	andeq	lr, r1, ip, ror #21
   1e810:	andeq	lr, r1, r0, ror #21
   1e814:	ldrdeq	lr, [r1], -r4
   1e818:	andeq	lr, r1, r8, asr #21
   1e81c:			; <UNDEFINED> instruction: 0x0001eabc
   1e820:			; <UNDEFINED> instruction: 0x0001eab0
   1e824:	andeq	lr, r1, r4, lsr #21
   1e828:	muleq	r1, r8, sl
   1e82c:	andeq	lr, r1, ip, lsl #21
   1e830:	andeq	lr, r1, r0, lsl #21
   1e834:	andeq	lr, r1, r4, ror sl
   1e838:	andeq	lr, r1, r8, ror #20
   1e83c:	andeq	lr, r1, ip, asr sl
   1e840:	andeq	lr, r1, r0, asr sl
   1e844:	andeq	lr, r1, r4, asr #20
   1e848:	andeq	lr, r1, ip, ror #21
   1e84c:	andeq	lr, r1, ip, ror #21
   1e850:	andeq	lr, r1, ip, ror #21
   1e854:	andeq	lr, r1, ip, ror #21
   1e858:	andeq	lr, r1, ip, ror #21
   1e85c:	andeq	lr, r1, ip, ror #21
   1e860:	andeq	lr, r1, ip, ror #21
   1e864:	andeq	lr, r1, ip, ror #21
   1e868:	andeq	lr, r1, ip, ror #21
   1e86c:	andeq	lr, r1, ip, ror #21
   1e870:	andeq	lr, r1, ip, ror #21
   1e874:	andeq	lr, r1, ip, ror #21
   1e878:	andeq	lr, r1, ip, ror #21
   1e87c:	andeq	lr, r1, ip, ror #21
   1e880:	andeq	lr, r1, ip, ror #21
   1e884:	andeq	lr, r1, ip, ror #21
   1e888:	andeq	lr, r1, ip, ror #21
   1e88c:	andeq	lr, r1, ip, ror #21
   1e890:	andeq	lr, r1, ip, ror #21
   1e894:	andeq	lr, r1, ip, ror #21
   1e898:	andeq	lr, r1, ip, ror #21
   1e89c:	andeq	lr, r1, ip, ror #21
   1e8a0:	andeq	lr, r1, ip, ror #21
   1e8a4:	andeq	lr, r1, ip, ror #21
   1e8a8:	andeq	lr, r1, ip, ror #21
   1e8ac:	andeq	lr, r1, ip, ror #21
   1e8b0:	andeq	lr, r1, ip, ror #21
   1e8b4:	andeq	lr, r1, ip, ror #21
   1e8b8:	andeq	lr, r1, ip, ror #21
   1e8bc:	andeq	lr, r1, ip, ror #21
   1e8c0:	andeq	lr, r1, ip, ror #21
   1e8c4:	andeq	lr, r1, ip, ror #21
   1e8c8:	andeq	lr, r1, ip, ror #21
   1e8cc:	andeq	lr, r1, ip, ror #21
   1e8d0:	andeq	lr, r1, ip, ror #21
   1e8d4:	andeq	lr, r1, ip, ror #21
   1e8d8:	andeq	lr, r1, ip, ror #21
   1e8dc:	andeq	lr, r1, ip, ror #21
   1e8e0:	andeq	lr, r1, ip, ror #21
   1e8e4:	andeq	lr, r1, ip, ror #21
   1e8e8:	andeq	lr, r1, ip, ror #21
   1e8ec:	andeq	lr, r1, ip, ror #21
   1e8f0:	andeq	lr, r1, ip, ror #21
   1e8f4:	andeq	lr, r1, ip, ror #21
   1e8f8:	andeq	lr, r1, ip, ror #21
   1e8fc:	andeq	lr, r1, ip, ror #21
   1e900:	andeq	lr, r1, ip, ror #21
   1e904:	andeq	lr, r1, ip, ror #21
   1e908:	andeq	lr, r1, ip, ror #21
   1e90c:	andeq	lr, r1, ip, ror #21
   1e910:	andeq	lr, r1, ip, ror #21
   1e914:	andeq	lr, r1, ip, ror #21
   1e918:	andeq	lr, r1, ip, ror #21
   1e91c:	andeq	lr, r1, ip, ror #21
   1e920:	andeq	lr, r1, ip, ror #21
   1e924:	andeq	lr, r1, ip, ror #21
   1e928:	andeq	lr, r1, ip, ror #21
   1e92c:	andeq	lr, r1, ip, ror #21
   1e930:	andeq	lr, r1, ip, ror #21
   1e934:	andeq	lr, r1, ip, ror #21
   1e938:	andeq	lr, r1, ip, ror #21
   1e93c:	andeq	lr, r1, ip, ror #21
   1e940:	andeq	lr, r1, ip, ror #21
   1e944:	andeq	lr, r1, ip, ror #21
   1e948:	andeq	lr, r1, ip, ror #21
   1e94c:	andeq	lr, r1, ip, ror #21
   1e950:	andeq	lr, r1, ip, ror #21
   1e954:	andeq	lr, r1, ip, ror #21
   1e958:	andeq	lr, r1, ip, ror #21
   1e95c:	andeq	lr, r1, ip, ror #21
   1e960:	andeq	lr, r1, ip, ror #21
   1e964:	andeq	lr, r1, ip, ror #21
   1e968:	andeq	lr, r1, ip, ror #21
   1e96c:	andeq	lr, r1, ip, ror #21
   1e970:	andeq	lr, r1, ip, ror #21
   1e974:	andeq	lr, r1, ip, ror #21
   1e978:	andeq	lr, r1, ip, ror #21
   1e97c:	andeq	lr, r1, ip, ror #21
   1e980:	andeq	lr, r1, ip, ror #21
   1e984:	andeq	lr, r1, ip, ror #21
   1e988:	andeq	lr, r1, ip, ror #21
   1e98c:	andeq	lr, r1, ip, ror #21
   1e990:	andeq	lr, r1, ip, ror #21
   1e994:	andeq	lr, r1, ip, ror #21
   1e998:	andeq	lr, r1, ip, ror #21
   1e99c:	andeq	lr, r1, ip, ror #21
   1e9a0:	andeq	lr, r1, ip, ror #21
   1e9a4:	andeq	lr, r1, ip, ror #21
   1e9a8:	andeq	lr, r1, ip, ror #21
   1e9ac:	andeq	lr, r1, ip, ror #21
   1e9b0:	andeq	lr, r1, ip, ror #21
   1e9b4:	andeq	lr, r1, ip, ror #21
   1e9b8:	andeq	lr, r1, ip, ror #21
   1e9bc:	andeq	lr, r1, ip, ror #21
   1e9c0:	andeq	lr, r1, ip, ror #21
   1e9c4:	andeq	lr, r1, ip, ror #21
   1e9c8:	andeq	lr, r1, ip, ror #21
   1e9cc:	andeq	lr, r1, ip, ror #21
   1e9d0:	andeq	lr, r1, ip, ror #21
   1e9d4:	andeq	lr, r1, ip, ror #21
   1e9d8:	andeq	lr, r1, r8, lsr sl
   1e9dc:	andeq	lr, r1, ip, ror #21
   1e9e0:	andeq	lr, r1, ip, lsr #20
   1e9e4:	andeq	lr, r1, r0, lsr #20
   1e9e8:	andeq	lr, r1, r4, lsl sl
   1e9ec:	strdeq	lr, [r1], -r8
   1e9f0:	strdeq	lr, [r1], -r8
   1e9f4:	strdeq	lr, [r1], -r8
   1e9f8:	mov	r2, #0
   1e9fc:	strb	r2, [r3, #460]	; 0x1cc
   1ea00:	ldr	r0, [pc, #264]	; 1eb10 <fputs@plt+0x15410>
   1ea04:	bx	lr
   1ea08:	mov	r2, #63	; 0x3f
   1ea0c:	strb	r2, [r3, #461]	; 0x1cd
   1ea10:	b	1ea00 <fputs@plt+0x15300>
   1ea14:	mov	r2, #58	; 0x3a
   1ea18:	strb	r2, [r3, #461]	; 0x1cd
   1ea1c:	b	1ea00 <fputs@plt+0x15300>
   1ea20:	mov	r2, #126	; 0x7e
   1ea24:	strb	r2, [r3, #461]	; 0x1cd
   1ea28:	b	1ea00 <fputs@plt+0x15300>
   1ea2c:	mov	r2, #41	; 0x29
   1ea30:	strb	r2, [r3, #461]	; 0x1cd
   1ea34:	b	1ea00 <fputs@plt+0x15300>
   1ea38:	mov	r2, #69	; 0x45
   1ea3c:	strb	r2, [r3, #461]	; 0x1cd
   1ea40:	b	1ea00 <fputs@plt+0x15300>
   1ea44:	mov	r2, #32
   1ea48:	strb	r2, [r3, #461]	; 0x1cd
   1ea4c:	b	1ea00 <fputs@plt+0x15300>
   1ea50:	mov	r2, #37	; 0x25
   1ea54:	strb	r2, [r3, #461]	; 0x1cd
   1ea58:	b	1ea00 <fputs@plt+0x15300>
   1ea5c:	mov	r2, #101	; 0x65
   1ea60:	strb	r2, [r3, #461]	; 0x1cd
   1ea64:	b	1ea00 <fputs@plt+0x15300>
   1ea68:	mov	r2, #99	; 0x63
   1ea6c:	strb	r2, [r3, #461]	; 0x1cd
   1ea70:	b	1ea00 <fputs@plt+0x15300>
   1ea74:	mov	r2, #33	; 0x21
   1ea78:	strb	r2, [r3, #461]	; 0x1cd
   1ea7c:	b	1ea00 <fputs@plt+0x15300>
   1ea80:	mov	r2, #45	; 0x2d
   1ea84:	strb	r2, [r3, #461]	; 0x1cd
   1ea88:	b	1ea00 <fputs@plt+0x15300>
   1ea8c:	mov	r2, #39	; 0x27
   1ea90:	strb	r2, [r3, #461]	; 0x1cd
   1ea94:	b	1ea00 <fputs@plt+0x15300>
   1ea98:	mov	r2, #96	; 0x60
   1ea9c:	strb	r2, [r3, #461]	; 0x1cd
   1eaa0:	b	1ea00 <fputs@plt+0x15300>
   1eaa4:	mov	r2, #125	; 0x7d
   1eaa8:	strb	r2, [r3, #461]	; 0x1cd
   1eaac:	b	1ea00 <fputs@plt+0x15300>
   1eab0:	mov	r2, #123	; 0x7b
   1eab4:	strb	r2, [r3, #461]	; 0x1cd
   1eab8:	b	1ea00 <fputs@plt+0x15300>
   1eabc:	mov	r2, #94	; 0x5e
   1eac0:	strb	r2, [r3, #461]	; 0x1cd
   1eac4:	b	1ea00 <fputs@plt+0x15300>
   1eac8:	mov	r2, #124	; 0x7c
   1eacc:	strb	r2, [r3, #461]	; 0x1cd
   1ead0:	b	1ea00 <fputs@plt+0x15300>
   1ead4:	mov	r2, #95	; 0x5f
   1ead8:	strb	r2, [r3, #461]	; 0x1cd
   1eadc:	b	1ea00 <fputs@plt+0x15300>
   1eae0:	mov	r2, #38	; 0x26
   1eae4:	strb	r2, [r3, #461]	; 0x1cd
   1eae8:	b	1ea00 <fputs@plt+0x15300>
   1eaec:	cmp	r0, #0
   1eaf0:	blt	1eb08 <fputs@plt+0x15408>
   1eaf4:	movw	r2, #49044	; 0xbf94
   1eaf8:	movt	r2, #6
   1eafc:	ldrb	r2, [r2, r0]
   1eb00:	cmp	r2, #0
   1eb04:	bne	1e9f8 <fputs@plt+0x152f8>
   1eb08:	strb	r0, [r3, #460]	; 0x1cc
   1eb0c:	b	1ea00 <fputs@plt+0x15300>
   1eb10:	strdeq	r0, [r7], -ip
   1eb14:	push	{r4, r5, r6, r7, lr}
   1eb18:	movw	r7, #3232	; 0xca0
   1eb1c:	movt	r7, #7
   1eb20:	sub	sp, sp, #108	; 0x6c
   1eb24:	mov	r5, r0
   1eb28:	mov	r6, r1
   1eb2c:	ldr	r3, [r7]
   1eb30:	str	r3, [sp, #100]	; 0x64
   1eb34:	bl	3bf0c <fputs@plt+0x3280c>
   1eb38:	movw	r3, #20012	; 0x4e2c
   1eb3c:	movt	r3, #7
   1eb40:	add	r1, r5, #28
   1eb44:	add	r0, sp, #4
   1eb48:	ldr	r3, [r3]
   1eb4c:	mov	r2, #0
   1eb50:	bl	1be38 <fputs@plt+0x12738>
   1eb54:	ldr	r3, [sp, #16]
   1eb58:	ldr	r2, [sp, #20]
   1eb5c:	cmp	r3, r2
   1eb60:	bcs	1ebac <fputs@plt+0x154ac>
   1eb64:	add	r2, r3, #1
   1eb68:	str	r2, [sp, #16]
   1eb6c:	ldrb	r0, [r3]
   1eb70:	bl	1e7bc <fputs@plt+0x150bc>
   1eb74:	ldrb	r2, [r0]
   1eb78:	cmp	r2, #0
   1eb7c:	beq	1eb54 <fputs@plt+0x15454>
   1eb80:	mov	r4, r0
   1eb84:	mov	r0, r5
   1eb88:	mov	r1, r6
   1eb8c:	bl	3bf34 <fputs@plt+0x32834>
   1eb90:	ldrb	r2, [r4, #1]!
   1eb94:	cmp	r2, #0
   1eb98:	bne	1eb84 <fputs@plt+0x15484>
   1eb9c:	ldr	r3, [sp, #16]
   1eba0:	ldr	r2, [sp, #20]
   1eba4:	cmp	r3, r2
   1eba8:	bcc	1eb64 <fputs@plt+0x15464>
   1ebac:	add	r0, sp, #4
   1ebb0:	mov	r1, #0
   1ebb4:	bl	19884 <fputs@plt+0x10184>
   1ebb8:	cmn	r0, #1
   1ebbc:	bne	1eb70 <fputs@plt+0x15470>
   1ebc0:	mov	r0, r5
   1ebc4:	mov	r1, r6
   1ebc8:	bl	3bf40 <fputs@plt+0x32840>
   1ebcc:	ldr	r3, [pc, #56]	; 1ec0c <fputs@plt+0x1550c>
   1ebd0:	add	r0, sp, #28
   1ebd4:	str	r3, [sp, #4]
   1ebd8:	bl	1a170 <fputs@plt+0x10a70>
   1ebdc:	ldr	r2, [sp, #100]	; 0x64
   1ebe0:	ldr	r3, [r7]
   1ebe4:	cmp	r2, r3
   1ebe8:	bne	1ec08 <fputs@plt+0x15508>
   1ebec:	add	sp, sp, #108	; 0x6c
   1ebf0:	pop	{r4, r5, r6, r7, pc}
   1ebf4:	ldr	r3, [pc, #16]	; 1ec0c <fputs@plt+0x1550c>
   1ebf8:	add	r0, sp, #28
   1ebfc:	str	r3, [sp, #4]
   1ec00:	bl	1a170 <fputs@plt+0x10a70>
   1ec04:	bl	9460 <__cxa_end_cleanup@plt>
   1ec08:	bl	95d4 <__stack_chk_fail@plt>
   1ec0c:	andeq	sp, r4, r8, lsr r5
   1ec10:	push	{r4, lr}
   1ec14:	mov	r4, r0
   1ec18:	sub	sp, sp, #8
   1ec1c:	cmp	r0, #32
   1ec20:	ldrls	pc, [pc, r0, lsl #2]
   1ec24:	b	1ed0c <fputs@plt+0x1560c>
   1ec28:	andeq	lr, r1, ip, ror #25
   1ec2c:	strdeq	lr, [r1], -ip
   1ec30:	andeq	lr, r1, ip, lsl #26
   1ec34:	andeq	lr, r1, ip, lsl #26
   1ec38:	andeq	lr, r1, ip, lsl #26
   1ec3c:	andeq	lr, r1, ip, lsl #26
   1ec40:	andeq	lr, r1, ip, lsl #26
   1ec44:	andeq	lr, r1, ip, lsl #26
   1ec48:	andeq	lr, r1, ip, lsr #25
   1ec4c:			; <UNDEFINED> instruction: 0x0001ecbc
   1ec50:	andeq	lr, r1, ip, asr #25
   1ec54:	andeq	lr, r1, ip, lsl #26
   1ec58:	andeq	lr, r1, ip, lsl #26
   1ec5c:	andeq	lr, r1, ip, lsl #26
   1ec60:	andeq	lr, r1, ip, lsl #26
   1ec64:	andeq	lr, r1, ip, lsl #26
   1ec68:	andeq	lr, r1, ip, lsl #26
   1ec6c:	andeq	lr, r1, ip, lsl #26
   1ec70:	andeq	lr, r1, ip, lsl #26
   1ec74:	andeq	lr, r1, ip, lsl #26
   1ec78:	andeq	lr, r1, ip, lsl #26
   1ec7c:	andeq	lr, r1, ip, lsl #26
   1ec80:	andeq	lr, r1, ip, lsl #26
   1ec84:	andeq	lr, r1, ip, lsl #26
   1ec88:	andeq	lr, r1, ip, lsl #26
   1ec8c:	andeq	lr, r1, ip, lsl #26
   1ec90:	andeq	lr, r1, ip, lsl #26
   1ec94:	andeq	lr, r1, ip, lsl #26
   1ec98:	andeq	lr, r1, ip, lsl #26
   1ec9c:	andeq	lr, r1, ip, lsl #26
   1eca0:	andeq	lr, r1, ip, lsl #26
   1eca4:	andeq	lr, r1, ip, lsl #26
   1eca8:	ldrdeq	lr, [r1], -ip
   1ecac:	movw	r0, #56308	; 0xdbf4
   1ecb0:	movt	r0, #4
   1ecb4:	add	sp, sp, #8
   1ecb8:	pop	{r4, pc}
   1ecbc:	movw	r0, #56504	; 0xdcb8
   1ecc0:	movt	r0, #4
   1ecc4:	add	sp, sp, #8
   1ecc8:	pop	{r4, pc}
   1eccc:	movw	r0, #57632	; 0xe120
   1ecd0:	movt	r0, #4
   1ecd4:	add	sp, sp, #8
   1ecd8:	pop	{r4, pc}
   1ecdc:	movw	r0, #57652	; 0xe134
   1ece0:	movt	r0, #4
   1ece4:	add	sp, sp, #8
   1ece8:	pop	{r4, pc}
   1ecec:	movw	r0, #56408	; 0xdc58
   1ecf0:	movt	r0, #4
   1ecf4:	add	sp, sp, #8
   1ecf8:	pop	{r4, pc}
   1ecfc:	movw	r0, #56372	; 0xdc34
   1ed00:	movt	r0, #4
   1ed04:	add	sp, sp, #8
   1ed08:	pop	{r4, pc}
   1ed0c:	cmp	r0, #0
   1ed10:	blt	1ed78 <fputs@plt+0x15678>
   1ed14:	movw	r3, #49044	; 0xbf94
   1ed18:	movt	r3, #6
   1ed1c:	ldrb	r3, [r3, r0]
   1ed20:	cmp	r3, #0
   1ed24:	beq	1ed78 <fputs@plt+0x15678>
   1ed28:	bl	1e7bc <fputs@plt+0x150bc>
   1ed2c:	ldrb	r3, [r0]
   1ed30:	mov	r1, r0
   1ed34:	cmp	r3, #0
   1ed38:	beq	1edb4 <fputs@plt+0x156b4>
   1ed3c:	movw	r4, #3632	; 0xe30
   1ed40:	movt	r4, #7
   1ed44:	add	r0, r4, #464	; 0x1d0
   1ed48:	mov	r2, #32
   1ed4c:	add	r0, r0, #1
   1ed50:	mov	r3, #96	; 0x60
   1ed54:	strb	r3, [r4, #464]	; 0x1d0
   1ed58:	bl	96ac <__strcpy_chk@plt>
   1ed5c:	add	r0, r4, #464	; 0x1d0
   1ed60:	movw	r1, #9740	; 0x260c
   1ed64:	mov	r2, #33	; 0x21
   1ed68:	movt	r1, #5
   1ed6c:	bl	93d0 <__strcat_chk@plt>
   1ed70:	add	r0, r4, #464	; 0x1d0
   1ed74:	b	1ecb4 <fputs@plt+0x155b4>
   1ed78:	movw	r3, #17696	; 0x4520
   1ed7c:	uxtb	r2, r4
   1ed80:	movt	r3, #7
   1ed84:	ldrb	r3, [r3, r2]
   1ed88:	cmp	r3, #0
   1ed8c:	beq	1edd8 <fputs@plt+0x156d8>
   1ed90:	movw	r3, #3632	; 0xe30
   1ed94:	movt	r3, #7
   1ed98:	mov	r1, #96	; 0x60
   1ed9c:	mov	r2, #39	; 0x27
   1eda0:	strb	r4, [r3, #465]	; 0x1d1
   1eda4:	add	r0, r3, #464	; 0x1d0
   1eda8:	strb	r1, [r3, #464]	; 0x1d0
   1edac:	strb	r2, [r3, #466]	; 0x1d2
   1edb0:	b	1ecb4 <fputs@plt+0x155b4>
   1edb4:	str	r4, [sp]
   1edb8:	movw	r3, #57672	; 0xe148
   1edbc:	ldr	r0, [pc, #56]	; 1edfc <fputs@plt+0x156fc>
   1edc0:	movt	r3, #4
   1edc4:	mov	r1, #1
   1edc8:	mov	r2, #33	; 0x21
   1edcc:	bl	9670 <__sprintf_chk@plt>
   1edd0:	ldr	r0, [pc, #36]	; 1edfc <fputs@plt+0x156fc>
   1edd4:	b	1ecb4 <fputs@plt+0x155b4>
   1edd8:	str	r4, [sp]
   1eddc:	movw	r3, #57696	; 0xe160
   1ede0:	ldr	r0, [pc, #20]	; 1edfc <fputs@plt+0x156fc>
   1ede4:	movt	r3, #4
   1ede8:	mov	r1, #1
   1edec:	mov	r2, #33	; 0x21
   1edf0:	bl	9670 <__sprintf_chk@plt>
   1edf4:	ldr	r0, [pc]	; 1edfc <fputs@plt+0x156fc>
   1edf8:	b	1ecb4 <fputs@plt+0x155b4>
   1edfc:	andeq	r1, r7, r0
   1ee00:	push	{r4, r5, r6, lr}
   1ee04:	movw	r4, #3232	; 0xca0
   1ee08:	movt	r4, #7
   1ee0c:	sub	sp, sp, #24
   1ee10:	mov	r6, r0
   1ee14:	mov	r0, #0
   1ee18:	ldr	r3, [r4]
   1ee1c:	mov	r1, r0
   1ee20:	mov	r2, #1
   1ee24:	str	r3, [sp, #20]
   1ee28:	bl	1f3c0 <fputs@plt+0x15cc0>
   1ee2c:	add	r3, r0, #1
   1ee30:	mov	r5, r0
   1ee34:	cmp	r3, #33	; 0x21
   1ee38:	ldrls	pc, [pc, r3, lsl #2]
   1ee3c:	b	1eec8 <fputs@plt+0x157c8>
   1ee40:	andeq	lr, r1, r0, asr pc
   1ee44:	andeq	lr, r1, r8, asr #29
   1ee48:	andeq	lr, r1, r4, lsr #30
   1ee4c:	andeq	lr, r1, r8, asr #29
   1ee50:	andeq	lr, r1, r8, asr #29
   1ee54:	andeq	lr, r1, r8, asr #29
   1ee58:	andeq	lr, r1, r8, asr #29
   1ee5c:	andeq	lr, r1, r8, asr #29
   1ee60:	andeq	lr, r1, r8, asr #29
   1ee64:	andeq	lr, r1, r4, lsr #30
   1ee68:	andeq	lr, r1, r4, lsr #30
   1ee6c:	andeq	lr, r1, ip, ror #30
   1ee70:	andeq	lr, r1, r8, asr #29
   1ee74:	andeq	lr, r1, r8, asr #29
   1ee78:	andeq	lr, r1, r8, asr #29
   1ee7c:	andeq	lr, r1, r8, asr #29
   1ee80:	andeq	lr, r1, r8, asr #29
   1ee84:	andeq	lr, r1, r8, asr #29
   1ee88:	andeq	lr, r1, r8, asr #29
   1ee8c:	andeq	lr, r1, r8, asr #29
   1ee90:	andeq	lr, r1, r8, asr #29
   1ee94:	andeq	lr, r1, r8, asr #29
   1ee98:	andeq	lr, r1, r8, asr #29
   1ee9c:	andeq	lr, r1, r8, asr #29
   1eea0:	andeq	lr, r1, r8, asr #29
   1eea4:	andeq	lr, r1, r8, asr #29
   1eea8:	andeq	lr, r1, r8, asr #29
   1eeac:	andeq	lr, r1, r8, asr #29
   1eeb0:	andeq	lr, r1, r8, asr #29
   1eeb4:	andeq	lr, r1, r8, asr #29
   1eeb8:	andeq	lr, r1, r8, asr #29
   1eebc:	andeq	lr, r1, r8, asr #29
   1eec0:	andeq	lr, r1, r8, asr #29
   1eec4:	andeq	lr, r1, ip, ror #29
   1eec8:	cmp	r0, #0
   1eecc:	blt	1ef08 <fputs@plt+0x15808>
   1eed0:	movw	r3, #49044	; 0xbf94
   1eed4:	movt	r3, #6
   1eed8:	ldrb	r3, [r3, r0]
   1eedc:	cmp	r3, #0
   1eee0:	beq	1ef08 <fputs@plt+0x15808>
   1eee4:	cmp	r0, #10
   1eee8:	beq	1ef6c <fputs@plt+0x1586c>
   1eeec:	subs	r2, r5, #32
   1eef0:	rsbs	r3, r2, #0
   1eef4:	adcs	r3, r3, r2
   1eef8:	cmp	r6, #0
   1eefc:	moveq	r3, #0
   1ef00:	cmp	r3, #0
   1ef04:	beq	1ef24 <fputs@plt+0x15824>
   1ef08:	uxtb	r0, r5
   1ef0c:	ldr	r2, [sp, #20]
   1ef10:	ldr	r3, [r4]
   1ef14:	cmp	r2, r3
   1ef18:	bne	1ef80 <fputs@plt+0x15880>
   1ef1c:	add	sp, sp, #24
   1ef20:	pop	{r4, r5, r6, pc}
   1ef24:	mov	r0, r5
   1ef28:	bl	1ec10 <fputs@plt+0x15510>
   1ef2c:	mov	r1, r0
   1ef30:	mov	r0, sp
   1ef34:	bl	440a0 <fputs@plt+0x3a9a0>
   1ef38:	mov	r1, sp
   1ef3c:	movw	r0, #57744	; 0xe190
   1ef40:	movt	r0, #4
   1ef44:	bl	1da9c <fputs@plt+0x1439c>
   1ef48:	mov	r0, #0
   1ef4c:	b	1ef0c <fputs@plt+0x1580c>
   1ef50:	movw	r0, #57716	; 0xe174
   1ef54:	movw	r1, #18728	; 0x4928
   1ef58:	movt	r0, #4
   1ef5c:	movt	r1, #7
   1ef60:	bl	1da9c <fputs@plt+0x1439c>
   1ef64:	mov	r0, #0
   1ef68:	b	1ef0c <fputs@plt+0x1580c>
   1ef6c:	movw	r0, #51700	; 0xc9f4
   1ef70:	movt	r0, #4
   1ef74:	bl	1c11c <fputs@plt+0x12a1c>
   1ef78:	bl	1d270 <fputs@plt+0x13b70>
   1ef7c:	b	1eeec <fputs@plt+0x157ec>
   1ef80:	bl	95d4 <__stack_chk_fail@plt>
   1ef84:	push	{r4, lr}
   1ef88:	movw	r4, #3232	; 0xca0
   1ef8c:	movt	r4, #7
   1ef90:	sub	sp, sp, #16
   1ef94:	mov	r0, #0
   1ef98:	ldr	r3, [r4]
   1ef9c:	str	r3, [sp, #12]
   1efa0:	bl	1ee00 <fputs@plt+0x15700>
   1efa4:	cmp	r0, #0
   1efa8:	strb	r0, [sp, #8]
   1efac:	beq	1efcc <fputs@plt+0x158cc>
   1efb0:	mov	r0, #0
   1efb4:	bl	1ee00 <fputs@plt+0x15700>
   1efb8:	cmp	r0, #0
   1efbc:	strb	r0, [sp, #9]
   1efc0:	strbeq	r0, [sp, #8]
   1efc4:	movne	r3, #0
   1efc8:	strbne	r3, [sp, #10]
   1efcc:	mov	r2, #0
   1efd0:	add	r0, sp, #4
   1efd4:	add	r1, sp, #8
   1efd8:	bl	4a4a0 <_ZdlPv@@Base+0x1450>
   1efdc:	ldr	r2, [sp, #12]
   1efe0:	ldr	r3, [r4]
   1efe4:	ldr	r0, [sp, #4]
   1efe8:	cmp	r2, r3
   1efec:	bne	1eff8 <fputs@plt+0x158f8>
   1eff0:	add	sp, sp, #16
   1eff4:	pop	{r4, pc}
   1eff8:	bl	95d4 <__stack_chk_fail@plt>
   1effc:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1f000:	subs	r2, r0, #1
   1f004:	movw	r1, #3232	; 0xca0
   1f008:	movw	fp, #3632	; 0xe30
   1f00c:	movt	r1, #7
   1f010:	movt	fp, #7
   1f014:	rsbs	r7, r2, #0
   1f018:	sub	sp, sp, #52	; 0x34
   1f01c:	ldr	r3, [r1]
   1f020:	adcs	r7, r7, r2
   1f024:	ldr	r2, [fp, #16]
   1f028:	add	r9, sp, #28
   1f02c:	str	r0, [sp, #20]
   1f030:	mov	r0, #0
   1f034:	str	r1, [sp, #8]
   1f038:	mov	r5, r9
   1f03c:	str	r2, [sp, #16]
   1f040:	mov	r8, r0
   1f044:	mov	r6, #16
   1f048:	str	r3, [sp, #44]	; 0x2c
   1f04c:	str	fp, [sp, #12]
   1f050:	b	1f064 <fputs@plt+0x15964>
   1f054:	add	r3, r5, fp
   1f058:	mov	r8, fp
   1f05c:	mov	r0, #1
   1f060:	strb	r4, [r3, #-1]
   1f064:	and	r0, r7, r0
   1f068:	bl	1ee00 <fputs@plt+0x15700>
   1f06c:	subs	r4, r0, #0
   1f070:	beq	1f174 <fputs@plt+0x15a74>
   1f074:	cmp	r4, #32
   1f078:	movne	r3, #0
   1f07c:	andeq	r3, r7, #1
   1f080:	cmp	r3, #0
   1f084:	bne	1f19c <fputs@plt+0x15a9c>
   1f088:	add	fp, r8, #1
   1f08c:	cmp	r6, fp
   1f090:	bgt	1f0d8 <fputs@plt+0x159d8>
   1f094:	cmp	r5, r9
   1f098:	beq	1f150 <fputs@plt+0x15a50>
   1f09c:	lsl	r3, r6, #1
   1f0a0:	str	r3, [sp, #4]
   1f0a4:	mov	r0, r3
   1f0a8:	bl	958c <_Znaj@plt>
   1f0ac:	mov	r1, r5
   1f0b0:	mov	r2, r6
   1f0b4:	mov	sl, r0
   1f0b8:	bl	94f0 <memcpy@plt>
   1f0bc:	cmp	r5, #0
   1f0c0:	ldr	r3, [sp, #4]
   1f0c4:	beq	1f144 <fputs@plt+0x15a44>
   1f0c8:	mov	r0, r5
   1f0cc:	mov	r6, r3
   1f0d0:	bl	961c <_ZdaPv@plt>
   1f0d4:	mov	r5, sl
   1f0d8:	cmp	r4, #93	; 0x5d
   1f0dc:	bne	1f054 <fputs@plt+0x15954>
   1f0e0:	ldr	r1, [sp, #12]
   1f0e4:	ldr	r2, [sp, #16]
   1f0e8:	ldr	r3, [r1, #16]
   1f0ec:	cmp	r2, r3
   1f0f0:	bne	1f054 <fputs@plt+0x15954>
   1f0f4:	cmp	r5, r9
   1f0f8:	mov	r3, #0
   1f0fc:	strb	r3, [r5, r8]
   1f100:	beq	1f1b8 <fputs@plt+0x15ab8>
   1f104:	add	r0, sp, #24
   1f108:	mov	r1, r5
   1f10c:	mov	r2, #0
   1f110:	bl	4a4a0 <_ZdlPv@@Base+0x1450>
   1f114:	cmp	r5, #0
   1f118:	beq	1f124 <fputs@plt+0x15a24>
   1f11c:	mov	r0, r5
   1f120:	bl	961c <_ZdaPv@plt>
   1f124:	ldr	r0, [sp, #24]
   1f128:	ldr	r1, [sp, #8]
   1f12c:	ldr	r2, [sp, #44]	; 0x2c
   1f130:	ldr	r3, [r1]
   1f134:	cmp	r2, r3
   1f138:	bne	1f208 <fputs@plt+0x15b08>
   1f13c:	add	sp, sp, #52	; 0x34
   1f140:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1f144:	mov	r6, r3
   1f148:	mov	r5, sl
   1f14c:	b	1f0d8 <fputs@plt+0x159d8>
   1f150:	mov	r0, #32
   1f154:	bl	958c <_Znaj@plt>
   1f158:	mov	r2, r6
   1f15c:	mov	r3, #32
   1f160:	mov	r1, r9
   1f164:	mov	r6, r3
   1f168:	mov	r5, r0
   1f16c:	bl	94b4 <__memcpy_chk@plt>
   1f170:	b	1f0d8 <fputs@plt+0x159d8>
   1f174:	cmp	r5, r9
   1f178:	beq	1f18c <fputs@plt+0x15a8c>
   1f17c:	cmp	r5, #0
   1f180:	beq	1f18c <fputs@plt+0x15a8c>
   1f184:	mov	r0, r5
   1f188:	bl	961c <_ZdaPv@plt>
   1f18c:	movw	r3, #20012	; 0x4e2c
   1f190:	movt	r3, #7
   1f194:	ldr	r0, [r3]
   1f198:	b	1f128 <fputs@plt+0x15a28>
   1f19c:	ldr	fp, [sp, #12]
   1f1a0:	cmp	r5, r9
   1f1a4:	mov	r2, #0
   1f1a8:	mov	r3, #1
   1f1ac:	strb	r2, [r5, r8]
   1f1b0:	str	r3, [fp, #500]	; 0x1f4
   1f1b4:	bne	1f104 <fputs@plt+0x15a04>
   1f1b8:	cmp	r8, #0
   1f1bc:	bne	1f1f0 <fputs@plt+0x15af0>
   1f1c0:	ldr	r3, [sp, #20]
   1f1c4:	cmp	r3, #0
   1f1c8:	beq	1f1e0 <fputs@plt+0x15ae0>
   1f1cc:	movw	r0, #57780	; 0xe1b4
   1f1d0:	movw	r1, #18728	; 0x4928
   1f1d4:	movt	r0, #4
   1f1d8:	movt	r1, #7
   1f1dc:	bl	1da9c <fputs@plt+0x1439c>
   1f1e0:	movw	r3, #20016	; 0x4e30
   1f1e4:	movt	r3, #7
   1f1e8:	ldr	r0, [r3]
   1f1ec:	b	1f128 <fputs@plt+0x15a28>
   1f1f0:	mov	r1, r5
   1f1f4:	add	r0, sp, #24
   1f1f8:	mov	r2, #0
   1f1fc:	bl	4a4a0 <_ZdlPv@@Base+0x1450>
   1f200:	ldr	r0, [sp, #24]
   1f204:	b	1f128 <fputs@plt+0x15a28>
   1f208:	bl	95d4 <__stack_chk_fail@plt>
   1f20c:	push	{r4, r5, lr}
   1f210:	movw	r4, #3232	; 0xca0
   1f214:	movt	r4, #7
   1f218:	sub	sp, sp, #20
   1f21c:	mov	r5, r0
   1f220:	mov	r0, #0
   1f224:	ldr	r3, [r4]
   1f228:	str	r3, [sp, #12]
   1f22c:	bl	1ee00 <fputs@plt+0x15700>
   1f230:	subs	r3, r0, #0
   1f234:	beq	1f2a0 <fputs@plt+0x15ba0>
   1f238:	cmp	r3, #40	; 0x28
   1f23c:	beq	1f2b0 <fputs@plt+0x15bb0>
   1f240:	cmp	r3, #91	; 0x5b
   1f244:	beq	1f280 <fputs@plt+0x15b80>
   1f248:	mov	ip, #0
   1f24c:	add	r0, sp, #4
   1f250:	mov	r2, ip
   1f254:	add	r1, sp, #8
   1f258:	strb	r3, [sp, #8]
   1f25c:	strb	ip, [sp, #9]
   1f260:	bl	4a4a0 <_ZdlPv@@Base+0x1450>
   1f264:	ldr	r0, [sp, #4]
   1f268:	ldr	r2, [sp, #12]
   1f26c:	ldr	r3, [r4]
   1f270:	cmp	r2, r3
   1f274:	bne	1f2b8 <fputs@plt+0x15bb8>
   1f278:	add	sp, sp, #20
   1f27c:	pop	{r4, r5, pc}
   1f280:	movw	r2, #3632	; 0xe30
   1f284:	movt	r2, #7
   1f288:	ldr	r2, [r2, #504]	; 0x1f8
   1f28c:	cmp	r2, #0
   1f290:	bne	1f248 <fputs@plt+0x15b48>
   1f294:	mov	r0, r5
   1f298:	bl	1effc <fputs@plt+0x158fc>
   1f29c:	b	1f268 <fputs@plt+0x15b68>
   1f2a0:	movw	r3, #20012	; 0x4e2c
   1f2a4:	movt	r3, #7
   1f2a8:	ldr	r0, [r3]
   1f2ac:	b	1f268 <fputs@plt+0x15b68>
   1f2b0:	bl	1ef84 <fputs@plt+0x15884>
   1f2b4:	b	1f268 <fputs@plt+0x15b68>
   1f2b8:	bl	95d4 <__stack_chk_fail@plt>
   1f2bc:	push	{r4, r5, lr}
   1f2c0:	movw	r4, #3232	; 0xca0
   1f2c4:	movt	r4, #7
   1f2c8:	sub	sp, sp, #20
   1f2cc:	mov	r5, r0
   1f2d0:	mov	r0, #0
   1f2d4:	ldr	r3, [r4]
   1f2d8:	str	r3, [sp, #12]
   1f2dc:	bl	1ee00 <fputs@plt+0x15700>
   1f2e0:	cmp	r0, #43	; 0x2b
   1f2e4:	mov	r3, r0
   1f2e8:	beq	1f398 <fputs@plt+0x15c98>
   1f2ec:	bhi	1f310 <fputs@plt+0x15c10>
   1f2f0:	cmp	r0, #0
   1f2f4:	beq	1f370 <fputs@plt+0x15c70>
   1f2f8:	cmp	r0, #40	; 0x28
   1f2fc:	bne	1f334 <fputs@plt+0x15c34>
   1f300:	mov	r3, #0
   1f304:	str	r3, [r5]
   1f308:	bl	1ef84 <fputs@plt+0x15884>
   1f30c:	b	1f358 <fputs@plt+0x15c58>
   1f310:	cmp	r0, #45	; 0x2d
   1f314:	beq	1f384 <fputs@plt+0x15c84>
   1f318:	cmp	r0, #91	; 0x5b
   1f31c:	bne	1f334 <fputs@plt+0x15c34>
   1f320:	movw	r2, #3632	; 0xe30
   1f324:	movt	r2, #7
   1f328:	ldr	r2, [r2, #504]	; 0x1f8
   1f32c:	cmp	r2, #0
   1f330:	beq	1f3ac <fputs@plt+0x15cac>
   1f334:	mov	ip, #0
   1f338:	add	r0, sp, #4
   1f33c:	str	ip, [r5]
   1f340:	mov	r2, ip
   1f344:	add	r1, sp, #8
   1f348:	strb	r3, [sp, #8]
   1f34c:	strb	ip, [sp, #9]
   1f350:	bl	4a4a0 <_ZdlPv@@Base+0x1450>
   1f354:	ldr	r0, [sp, #4]
   1f358:	ldr	r2, [sp, #12]
   1f35c:	ldr	r3, [r4]
   1f360:	cmp	r2, r3
   1f364:	bne	1f3bc <fputs@plt+0x15cbc>
   1f368:	add	sp, sp, #20
   1f36c:	pop	{r4, r5, pc}
   1f370:	movw	r2, #20012	; 0x4e2c
   1f374:	movt	r2, #7
   1f378:	str	r0, [r5]
   1f37c:	ldr	r0, [r2]
   1f380:	b	1f358 <fputs@plt+0x15c58>
   1f384:	mvn	r3, #0
   1f388:	mov	r0, #2
   1f38c:	str	r3, [r5]
   1f390:	bl	1f20c <fputs@plt+0x15b0c>
   1f394:	b	1f358 <fputs@plt+0x15c58>
   1f398:	mov	r3, #1
   1f39c:	mov	r0, #2
   1f3a0:	str	r3, [r5]
   1f3a4:	bl	1f20c <fputs@plt+0x15b0c>
   1f3a8:	b	1f358 <fputs@plt+0x15c58>
   1f3ac:	str	r2, [r5]
   1f3b0:	mov	r0, #2
   1f3b4:	bl	1effc <fputs@plt+0x158fc>
   1f3b8:	b	1f358 <fputs@plt+0x15c58>
   1f3bc:	bl	95d4 <__stack_chk_fail@plt>
   1f3c0:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1f3c4:	movw	r5, #3232	; 0xca0
   1f3c8:	movt	r5, #7
   1f3cc:	adds	r9, r2, #0
   1f3d0:	sub	sp, sp, #12
   1f3d4:	movw	sl, #45408	; 0xb160
   1f3d8:	ldr	ip, [r5]
   1f3dc:	movw	fp, #3632	; 0xe30
   1f3e0:	movt	sl, #6
   1f3e4:	movt	fp, #7
   1f3e8:	movne	r9, #1
   1f3ec:	mov	r6, r0
   1f3f0:	mov	r8, r1
   1f3f4:	mov	r4, #0
   1f3f8:	mov	r7, #1
   1f3fc:	str	ip, [sp, #4]
   1f400:	ldr	r2, [sl]
   1f404:	ldr	r1, [r2, #12]
   1f408:	ldr	r0, [r2, #16]
   1f40c:	cmp	r1, r0
   1f410:	bcs	1f720 <fputs@plt+0x16020>
   1f414:	add	r0, r1, #1
   1f418:	str	r0, [r2, #12]
   1f41c:	ldrb	r0, [r1]
   1f420:	cmp	r0, #10
   1f424:	beq	1f4e0 <fputs@plt+0x15de0>
   1f428:	cmp	r0, #137	; 0x89
   1f42c:	beq	1f73c <fputs@plt+0x1603c>
   1f430:	cmp	r0, #138	; 0x8a
   1f434:	beq	1f768 <fputs@plt+0x16068>
   1f438:	cmp	r0, #139	; 0x8b
   1f43c:	beq	1f784 <fputs@plt+0x16084>
   1f440:	cmp	r0, #140	; 0x8c
   1f444:	beq	1f72c <fputs@plt+0x1602c>
   1f448:	cmp	r0, #141	; 0x8d
   1f44c:	beq	1f758 <fputs@plt+0x16058>
   1f450:	cmp	r0, #142	; 0x8e
   1f454:	beq	1f400 <fputs@plt+0x15d00>
   1f458:	cmp	r0, #132	; 0x84
   1f45c:	movne	r2, #0
   1f460:	andeq	r2, r9, #1
   1f464:	cmp	r2, #0
   1f468:	ldrne	r0, [sl, #24]
   1f46c:	cmp	r0, #17
   1f470:	bne	1f4ec <fputs@plt+0x15dec>
   1f474:	cmp	r8, #0
   1f478:	beq	1f488 <fputs@plt+0x15d88>
   1f47c:	b	1fe48 <fputs@plt+0x16748>
   1f480:	cmp	r0, #17
   1f484:	bne	1f4ec <fputs@plt+0x15dec>
   1f488:	ldr	r2, [sl]
   1f48c:	ldr	r1, [r2, #12]
   1f490:	ldr	r0, [r2, #16]
   1f494:	cmp	r1, r0
   1f498:	bcs	1f7a4 <fputs@plt+0x160a4>
   1f49c:	add	r0, r1, #1
   1f4a0:	str	r0, [r2, #12]
   1f4a4:	ldrb	r0, [r1]
   1f4a8:	cmp	r0, #10
   1f4ac:	bne	1f480 <fputs@plt+0x15d80>
   1f4b0:	ldr	r1, [sl, #24]
   1f4b4:	ldr	r2, [fp, #512]	; 0x200
   1f4b8:	cmp	r1, #10
   1f4bc:	str	r4, [fp, #512]	; 0x200
   1f4c0:	str	r2, [fp, #508]	; 0x1fc
   1f4c4:	beq	1f500 <fputs@plt+0x15e00>
   1f4c8:	ldr	r2, [sp, #4]
   1f4cc:	ldr	r3, [r5]
   1f4d0:	cmp	r2, r3
   1f4d4:	bne	20364 <fputs@plt+0x16c64>
   1f4d8:	add	sp, sp, #12
   1f4dc:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1f4e0:	ldr	r2, [fp, #512]	; 0x200
   1f4e4:	str	r4, [fp, #512]	; 0x200
   1f4e8:	str	r2, [fp, #508]	; 0x1fc
   1f4ec:	ldr	r2, [sl, #24]
   1f4f0:	cmp	r0, r2
   1f4f4:	bne	1f4c8 <fputs@plt+0x15dc8>
   1f4f8:	cmp	r0, #0
   1f4fc:	ble	1f4c8 <fputs@plt+0x15dc8>
   1f500:	ldr	r2, [sl]
   1f504:	ldr	r1, [r2, #12]
   1f508:	ldr	r2, [r2, #16]
   1f50c:	cmp	r1, r2
   1f510:	bcs	1f79c <fputs@plt+0x1609c>
   1f514:	ldrb	r0, [r1]
   1f518:	cmp	r0, #126	; 0x7e
   1f51c:	ldrls	pc, [pc, r0, lsl #2]
   1f520:	b	20164 <fputs@plt+0x16a64>
   1f524:	andeq	r0, r2, ip, asr r1
   1f528:	andeq	r0, r2, r4, ror #2
   1f52c:	andeq	r0, r2, r4, ror #2
   1f530:	andeq	r0, r2, r4, ror #2
   1f534:	andeq	r0, r2, r4, ror #2
   1f538:	andeq	r0, r2, r4, ror #2
   1f53c:	andeq	r0, r2, r4, ror #2
   1f540:	andeq	r0, r2, r4, ror #2
   1f544:	andeq	r0, r2, r4, ror #2
   1f548:	andeq	r0, r2, r4, ror #2
   1f54c:	andeq	pc, r1, r0, lsl lr	; <UNPREDICTABLE>
   1f550:	andeq	r0, r2, r4, ror #2
   1f554:	andeq	r0, r2, r4, ror #2
   1f558:	andeq	r0, r2, r4, ror #2
   1f55c:	andeq	r0, r2, r4, ror #2
   1f560:	andeq	r0, r2, r4, ror #2
   1f564:	andeq	r0, r2, r4, ror #2
   1f568:	andeq	r0, r2, r4, ror #2
   1f56c:	andeq	r0, r2, r4, ror #2
   1f570:	andeq	r0, r2, r4, ror #2
   1f574:	andeq	r0, r2, r4, ror #2
   1f578:	andeq	r0, r2, r4, ror #2
   1f57c:	andeq	r0, r2, r4, ror #2
   1f580:	andeq	r0, r2, r4, ror #2
   1f584:	andeq	r0, r2, r4, ror #2
   1f588:	andeq	r0, r2, r4, ror #2
   1f58c:	andeq	r0, r2, r4, ror #2
   1f590:	andeq	r0, r2, r4, ror #2
   1f594:	andeq	r0, r2, r4, ror #2
   1f598:	andeq	r0, r2, r4, ror #2
   1f59c:	andeq	r0, r2, r4, ror #2
   1f5a0:	andeq	r0, r2, r4, ror #2
   1f5a4:	andeq	pc, r1, r8, asr #31
   1f5a8:	andeq	pc, r1, r4, ror sl	; <UNPREDICTABLE>
   1f5ac:	andeq	r0, r2, r0, rrx
   1f5b0:	andeq	pc, r1, r4, lsr #23
   1f5b4:	andeq	pc, r1, r8, lsr #30
   1f5b8:	andeq	pc, r1, r0, ror #17
   1f5bc:	andeq	r0, r2, r0, lsl r1
   1f5c0:	andeq	pc, r1, r8, ror sp	; <UNPREDICTABLE>
   1f5c4:	andeq	r0, r2, r4, ror #2
   1f5c8:	andeq	pc, r1, ip, ror pc	; <UNPREDICTABLE>
   1f5cc:	andeq	pc, r1, r8, ror r9	; <UNPREDICTABLE>
   1f5d0:	andeq	r0, r2, r4, ror #2
   1f5d4:	andeq	r0, r2, r4, ror #2
   1f5d8:	andeq	r0, r2, r4, lsl r0
   1f5dc:	andeq	pc, r1, ip, lsl #22
   1f5e0:	andeq	r0, r2, r4, ror #2
   1f5e4:	andeq	r0, r2, r4, ror #2
   1f5e8:	andeq	r0, r2, r4, ror #2
   1f5ec:	andeq	r0, r2, r4, ror #2
   1f5f0:	andeq	r0, r2, r4, ror #2
   1f5f4:	andeq	r0, r2, r4, ror #2
   1f5f8:	andeq	r0, r2, r4, ror #2
   1f5fc:	andeq	r0, r2, r4, ror #2
   1f600:	andeq	r0, r2, r4, ror #2
   1f604:	andeq	r0, r2, r4, ror #2
   1f608:	andeq	r0, r2, r4, ror #2
   1f60c:	ldrdeq	pc, [r1], -ip
   1f610:	andeq	r0, r2, r4, ror #2
   1f614:	andeq	r0, r2, r4, ror #2
   1f618:	andeq	r0, r2, r4, ror #2
   1f61c:	andeq	r0, r2, r4, ror #2
   1f620:	andeq	pc, r1, r8, asr #16
   1f624:	andeq	r0, r2, r4, ror #2
   1f628:	andeq	r0, r2, r4, ror #2
   1f62c:	andeq	r0, r2, r4, ror #2
   1f630:	andeq	r0, r2, r4, ror #2
   1f634:	andeq	r0, r2, r4, ror #2
   1f638:	andeq	pc, r1, r0, asr lr	; <UNPREDICTABLE>
   1f63c:	andeq	r0, r2, r4, ror #2
   1f640:	andeq	r0, r2, r4, ror #2
   1f644:	andeq	r0, r2, r4, ror #2
   1f648:	andeq	r0, r2, r4, ror #2
   1f64c:	andeq	r0, r2, r4, ror #2
   1f650:	andeq	r0, r2, r4, ror #2
   1f654:	andeq	r0, r2, r4, ror #2
   1f658:	andeq	r0, r2, r4, ror #2
   1f65c:	andeq	r0, r2, r4, ror #2
   1f660:	andeq	r0, r2, r4, ror #2
   1f664:	andeq	r0, r2, r4, ror #2
   1f668:	andeq	r0, r2, r4, ror #2
   1f66c:	andeq	r0, r2, r4, ror #2
   1f670:	andeq	r0, r2, r4, ror #2
   1f674:	andeq	r0, r2, r4, ror #2
   1f678:	andeq	r0, r2, r4, ror #2
   1f67c:	andeq	pc, r1, r4, lsr #26
   1f680:	andeq	r0, r2, r4, ror #2
   1f684:	andeq	r0, r2, r4, ror #2
   1f688:	andeq	r0, r2, r4, ror #2
   1f68c:	andeq	r0, r2, r4, ror #2
   1f690:	andeq	r0, r2, r4, ror #2
   1f694:	andeq	r0, r2, r4, ror #2
   1f698:	andeq	r0, r2, r4, ror #2
   1f69c:	andeq	pc, r1, r8, lsr #20
   1f6a0:	ldrdeq	pc, [r1], -ip
   1f6a4:	muleq	r1, r0, lr
   1f6a8:	andeq	pc, r1, r8, asr fp	; <UNPREDICTABLE>
   1f6ac:	andeq	r0, r2, r4, ror #2
   1f6b0:	andeq	pc, r1, r4, asr #27
   1f6b4:	andeq	r0, r2, r4, ror #2
   1f6b8:	muleq	r1, r4, r8
   1f6bc:	andeq	r0, r2, r4, ror #2
   1f6c0:	andeq	pc, r1, r4, lsl #25
   1f6c4:	andeq	r0, r2, r4, ror #2
   1f6c8:	andeq	r0, r2, r4, ror #2
   1f6cc:	andeq	r0, r2, r4, ror #2
   1f6d0:	andeq	r0, r2, r4, ror #2
   1f6d4:	andeq	r0, r2, r4, ror #2
   1f6d8:	andeq	r0, r2, r4, ror #2
   1f6dc:	andeq	pc, r1, ip, lsr #24
   1f6e0:	andeq	r0, r2, r4, ror #2
   1f6e4:	andeq	r0, r2, r4, ror #2
   1f6e8:	andeq	r0, r2, r4, ror #2
   1f6ec:	andeq	r0, r2, r4, ror #2
   1f6f0:	andeq	r0, r2, r4, ror #2
   1f6f4:	ldrdeq	pc, [r1], -r8
   1f6f8:	andeq	r0, r2, r4, ror #2
   1f6fc:	andeq	r0, r2, r4, ror #2
   1f700:	andeq	r0, r2, r4, ror #2
   1f704:	andeq	r0, r2, r4, ror #2
   1f708:	andeq	r0, r2, r4, ror #2
   1f70c:	andeq	r0, r2, r4, ror #2
   1f710:	andeq	pc, r1, ip, lsr #18
   1f714:	andeq	pc, r1, r0, asr #21
   1f718:	strdeq	pc, [r1], -ip
   1f71c:			; <UNDEFINED> instruction: 0x0001f7b0
   1f720:	mov	r0, r6
   1f724:	bl	1a52c <fputs@plt+0x10e2c>
   1f728:	b	1f420 <fputs@plt+0x15d20>
   1f72c:	ldr	r2, [fp, #16]
   1f730:	add	r2, r2, #1
   1f734:	str	r2, [fp, #16]
   1f738:	b	1f400 <fputs@plt+0x15d00>
   1f73c:	ldr	r0, [sl]
   1f740:	ldr	r1, [fp, #504]	; 0x1f8
   1f744:	ldr	r2, [r0]
   1f748:	ldr	r2, [r2, #76]	; 0x4c
   1f74c:	blx	r2
   1f750:	str	r4, [fp, #504]	; 0x1f8
   1f754:	b	1f400 <fputs@plt+0x15d00>
   1f758:	ldr	r2, [fp, #16]
   1f75c:	sub	r2, r2, #1
   1f760:	str	r2, [fp, #16]
   1f764:	b	1f400 <fputs@plt+0x15d00>
   1f768:	ldr	r0, [sl]
   1f76c:	ldr	r1, [fp, #504]	; 0x1f8
   1f770:	ldr	r2, [r0]
   1f774:	ldr	r2, [r2, #76]	; 0x4c
   1f778:	blx	r2
   1f77c:	str	r7, [fp, #504]	; 0x1f8
   1f780:	b	1f400 <fputs@plt+0x15d00>
   1f784:	ldr	r0, [sl]
   1f788:	ldr	r2, [r0]
   1f78c:	ldr	r2, [r2, #80]	; 0x50
   1f790:	blx	r2
   1f794:	str	r0, [fp, #504]	; 0x1f8
   1f798:	b	1f400 <fputs@plt+0x15d00>
   1f79c:	bl	1a678 <fputs@plt+0x10f78>
   1f7a0:	b	1f518 <fputs@plt+0x15e18>
   1f7a4:	mov	r0, r6
   1f7a8:	bl	1a52c <fputs@plt+0x10e2c>
   1f7ac:	b	1f4a8 <fputs@plt+0x15da8>
   1f7b0:	ldr	r3, [sl]
   1f7b4:	ldr	r2, [r3, #12]
   1f7b8:	ldr	r1, [r3, #16]
   1f7bc:	cmp	r2, r1
   1f7c0:	bcs	2018c <fputs@plt+0x16a8c>
   1f7c4:	add	r1, r2, #1
   1f7c8:	str	r1, [r3, #12]
   1f7cc:	ldrb	r0, [r2]
   1f7d0:	cmp	r0, #10
   1f7d4:	movne	r0, #135	; 0x87
   1f7d8:	bne	1f4c8 <fputs@plt+0x15dc8>
   1f7dc:	movw	r3, #3632	; 0xe30
   1f7e0:	movt	r3, #7
   1f7e4:	mov	r1, #0
   1f7e8:	mov	r0, #135	; 0x87
   1f7ec:	ldr	r2, [r3, #512]	; 0x200
   1f7f0:	str	r1, [r3, #512]	; 0x200
   1f7f4:	str	r2, [r3, #508]	; 0x1fc
   1f7f8:	b	1f4c8 <fputs@plt+0x15dc8>
   1f7fc:	ldr	r3, [sl]
   1f800:	ldr	r2, [r3, #12]
   1f804:	ldr	r1, [r3, #16]
   1f808:	cmp	r2, r1
   1f80c:	bcs	201bc <fputs@plt+0x16abc>
   1f810:	add	r1, r2, #1
   1f814:	str	r1, [r3, #12]
   1f818:	ldrb	r0, [r2]
   1f81c:	cmp	r0, #10
   1f820:	movne	r0, #23
   1f824:	bne	1f4c8 <fputs@plt+0x15dc8>
   1f828:	movw	r3, #3632	; 0xe30
   1f82c:	movt	r3, #7
   1f830:	mov	r1, #0
   1f834:	mov	r0, #23
   1f838:	ldr	r2, [r3, #512]	; 0x200
   1f83c:	str	r1, [r3, #512]	; 0x200
   1f840:	str	r2, [r3, #508]	; 0x1fc
   1f844:	b	1f4c8 <fputs@plt+0x15dc8>
   1f848:	ldr	r3, [sl]
   1f84c:	ldr	r2, [r3, #12]
   1f850:	ldr	r1, [r3, #16]
   1f854:	cmp	r2, r1
   1f858:	bcs	202ac <fputs@plt+0x16bac>
   1f85c:	add	r1, r2, #1
   1f860:	str	r1, [r3, #12]
   1f864:	ldrb	r0, [r2]
   1f868:	cmp	r0, #10
   1f86c:	movne	r0, #13
   1f870:	bne	1f4c8 <fputs@plt+0x15dc8>
   1f874:	movw	r3, #3632	; 0xe30
   1f878:	movt	r3, #7
   1f87c:	mov	r1, #0
   1f880:	mov	r0, #13
   1f884:	ldr	r2, [r3, #512]	; 0x200
   1f888:	str	r1, [r3, #512]	; 0x200
   1f88c:	str	r2, [r3, #508]	; 0x1fc
   1f890:	b	1f4c8 <fputs@plt+0x15dc8>
   1f894:	ldr	r3, [sl]
   1f898:	ldr	r2, [r3, #12]
   1f89c:	ldr	r1, [r3, #16]
   1f8a0:	cmp	r2, r1
   1f8a4:	bcs	201ec <fputs@plt+0x16aec>
   1f8a8:	add	r1, r2, #1
   1f8ac:	str	r1, [r3, #12]
   1f8b0:	ldrb	r0, [r2]
   1f8b4:	cmp	r0, #10
   1f8b8:	movne	r0, #29
   1f8bc:	bne	1f4c8 <fputs@plt+0x15dc8>
   1f8c0:	movw	r3, #3632	; 0xe30
   1f8c4:	movt	r3, #7
   1f8c8:	mov	r1, #0
   1f8cc:	mov	r0, #29
   1f8d0:	ldr	r2, [r3, #512]	; 0x200
   1f8d4:	str	r1, [r3, #512]	; 0x200
   1f8d8:	str	r2, [r3, #508]	; 0x1fc
   1f8dc:	b	1f4c8 <fputs@plt+0x15dc8>
   1f8e0:	ldr	r3, [sl]
   1f8e4:	ldr	r2, [r3, #12]
   1f8e8:	ldr	r1, [r3, #16]
   1f8ec:	cmp	r2, r1
   1f8f0:	bcs	20294 <fputs@plt+0x16b94>
   1f8f4:	add	r1, r2, #1
   1f8f8:	str	r1, [r3, #12]
   1f8fc:	ldrb	r0, [r2]
   1f900:	cmp	r0, #10
   1f904:	movne	r0, #30
   1f908:	bne	1f4c8 <fputs@plt+0x15dc8>
   1f90c:	movw	r3, #3632	; 0xe30
   1f910:	movt	r3, #7
   1f914:	mov	r1, #0
   1f918:	mov	r0, #30
   1f91c:	ldr	r2, [r3, #512]	; 0x200
   1f920:	str	r1, [r3, #512]	; 0x200
   1f924:	str	r2, [r3, #508]	; 0x1fc
   1f928:	b	1f4c8 <fputs@plt+0x15dc8>
   1f92c:	ldr	r3, [sl]
   1f930:	ldr	r2, [r3, #12]
   1f934:	ldr	r1, [r3, #16]
   1f938:	cmp	r2, r1
   1f93c:	bcs	201a4 <fputs@plt+0x16aa4>
   1f940:	add	r1, r2, #1
   1f944:	str	r1, [r3, #12]
   1f948:	ldrb	r0, [r2]
   1f94c:	cmp	r0, #10
   1f950:	movne	r0, #22
   1f954:	bne	1f4c8 <fputs@plt+0x15dc8>
   1f958:	movw	r3, #3632	; 0xe30
   1f95c:	movt	r3, #7
   1f960:	mov	r1, #0
   1f964:	mov	r0, #22
   1f968:	ldr	r2, [r3, #512]	; 0x200
   1f96c:	str	r1, [r3, #512]	; 0x200
   1f970:	str	r2, [r3, #508]	; 0x1fc
   1f974:	b	1f4c8 <fputs@plt+0x15dc8>
   1f978:	ldr	r2, [sl]
   1f97c:	ldr	r1, [r2, #12]
   1f980:	ldr	r0, [r2, #16]
   1f984:	cmp	r1, r0
   1f988:	bcs	20270 <fputs@plt+0x16b70>
   1f98c:	add	r0, r1, #1
   1f990:	str	r0, [r2, #12]
   1f994:	ldrb	r0, [r1]
   1f998:	cmp	r0, #10
   1f99c:	mov	r0, #1
   1f9a0:	ldreq	r2, [fp, #512]	; 0x200
   1f9a4:	streq	r4, [fp, #512]	; 0x200
   1f9a8:	streq	r2, [fp, #508]	; 0x1fc
   1f9ac:	bl	1f20c <fputs@plt+0x15b0c>
   1f9b0:	subs	r2, r0, #0
   1f9b4:	beq	1f400 <fputs@plt+0x15d00>
   1f9b8:	ldrb	r2, [r2]
   1f9bc:	cmp	r2, #0
   1f9c0:	beq	1f400 <fputs@plt+0x15d00>
   1f9c4:	ldr	r2, [fp, #500]	; 0x1f4
   1f9c8:	cmp	r2, #0
   1f9cc:	beq	20308 <fputs@plt+0x16c08>
   1f9d0:	str	r4, [fp, #500]	; 0x1f4
   1f9d4:	bl	205c0 <fputs@plt+0x16ec0>
   1f9d8:	b	1f400 <fputs@plt+0x15d00>
   1f9dc:	ldr	r3, [sl]
   1f9e0:	ldr	r2, [r3, #12]
   1f9e4:	ldr	r1, [r3, #16]
   1f9e8:	cmp	r2, r1
   1f9ec:	bcs	202dc <fputs@plt+0x16bdc>
   1f9f0:	add	r1, r2, #1
   1f9f4:	str	r1, [r3, #12]
   1f9f8:	ldrb	r0, [r2]
   1f9fc:	cmp	r0, #10
   1fa00:	movne	r0, #19
   1fa04:	bne	1f4c8 <fputs@plt+0x15dc8>
   1fa08:	movw	r3, #3632	; 0xe30
   1fa0c:	movt	r3, #7
   1fa10:	mov	r1, #0
   1fa14:	mov	r0, #19
   1fa18:	ldr	r2, [r3, #512]	; 0x200
   1fa1c:	str	r1, [r3, #512]	; 0x200
   1fa20:	str	r2, [r3, #508]	; 0x1fc
   1fa24:	b	1f4c8 <fputs@plt+0x15dc8>
   1fa28:	ldr	r3, [sl]
   1fa2c:	ldr	r2, [r3, #12]
   1fa30:	ldr	r1, [r3, #16]
   1fa34:	cmp	r2, r1
   1fa38:	bcs	2021c <fputs@plt+0x16b1c>
   1fa3c:	add	r1, r2, #1
   1fa40:	str	r1, [r3, #12]
   1fa44:	ldrb	r0, [r2]
   1fa48:	cmp	r0, #10
   1fa4c:	movne	r0, #21
   1fa50:	bne	1f4c8 <fputs@plt+0x15dc8>
   1fa54:	movw	r3, #3632	; 0xe30
   1fa58:	movt	r3, #7
   1fa5c:	mov	r1, #0
   1fa60:	mov	r0, #21
   1fa64:	ldr	r2, [r3, #512]	; 0x200
   1fa68:	str	r1, [r3, #512]	; 0x200
   1fa6c:	str	r2, [r3, #508]	; 0x1fc
   1fa70:	b	1f4c8 <fputs@plt+0x15dc8>
   1fa74:	ldr	r3, [sl]
   1fa78:	ldr	r2, [r3, #12]
   1fa7c:	ldr	r1, [r3, #16]
   1fa80:	cmp	r2, r1
   1fa84:	bcs	20198 <fputs@plt+0x16a98>
   1fa88:	add	r1, r2, #1
   1fa8c:	str	r1, [r3, #12]
   1fa90:	ldrb	r0, [r2]
   1fa94:	cmp	r0, #10
   1fa98:	movne	r0, #27
   1fa9c:	bne	1f4c8 <fputs@plt+0x15dc8>
   1faa0:	movw	r3, #3632	; 0xe30
   1faa4:	movt	r3, #7
   1faa8:	mov	r1, #0
   1faac:	mov	r0, #27
   1fab0:	ldr	r2, [r3, #512]	; 0x200
   1fab4:	str	r1, [r3, #512]	; 0x200
   1fab8:	str	r2, [r3, #508]	; 0x1fc
   1fabc:	b	1f4c8 <fputs@plt+0x15dc8>
   1fac0:	ldr	r3, [sl]
   1fac4:	ldr	r2, [r3, #12]
   1fac8:	ldr	r1, [r3, #16]
   1facc:	cmp	r2, r1
   1fad0:	bcs	201d4 <fputs@plt+0x16ad4>
   1fad4:	add	r1, r2, #1
   1fad8:	str	r1, [r3, #12]
   1fadc:	ldrb	r0, [r2]
   1fae0:	cmp	r0, #10
   1fae4:	movne	r0, #20
   1fae8:	bne	1f4c8 <fputs@plt+0x15dc8>
   1faec:	movw	r3, #3632	; 0xe30
   1faf0:	movt	r3, #7
   1faf4:	mov	r1, #0
   1faf8:	mov	r0, #20
   1fafc:	ldr	r2, [r3, #512]	; 0x200
   1fb00:	str	r1, [r3, #512]	; 0x200
   1fb04:	str	r2, [r3, #508]	; 0x1fc
   1fb08:	b	1f4c8 <fputs@plt+0x15dc8>
   1fb0c:	ldr	r3, [sl]
   1fb10:	ldr	r2, [r3, #12]
   1fb14:	ldr	r1, [r3, #16]
   1fb18:	cmp	r2, r1
   1fb1c:	bcs	202c4 <fputs@plt+0x16bc4>
   1fb20:	add	r1, r2, #1
   1fb24:	str	r1, [r3, #12]
   1fb28:	ldrb	r0, [r2]
   1fb2c:	cmp	r0, #10
   1fb30:	movne	r0, #46	; 0x2e
   1fb34:	bne	1f4c8 <fputs@plt+0x15dc8>
   1fb38:	movw	r3, #3632	; 0xe30
   1fb3c:	movt	r3, #7
   1fb40:	mov	r1, #0
   1fb44:	mov	r0, #46	; 0x2e
   1fb48:	ldr	r2, [r3, #512]	; 0x200
   1fb4c:	str	r1, [r3, #512]	; 0x200
   1fb50:	str	r2, [r3, #508]	; 0x1fc
   1fb54:	b	1f4c8 <fputs@plt+0x15dc8>
   1fb58:	ldr	r3, [sl]
   1fb5c:	ldr	r2, [r3, #12]
   1fb60:	ldr	r1, [r3, #16]
   1fb64:	cmp	r2, r1
   1fb68:	bcs	20204 <fputs@plt+0x16b04>
   1fb6c:	add	r1, r2, #1
   1fb70:	str	r1, [r3, #12]
   1fb74:	ldrb	r0, [r2]
   1fb78:	cmp	r0, #10
   1fb7c:	movne	r0, #1
   1fb80:	bne	1f4c8 <fputs@plt+0x15dc8>
   1fb84:	movw	r3, #3632	; 0xe30
   1fb88:	movt	r3, #7
   1fb8c:	mov	r1, #0
   1fb90:	mov	r0, #1
   1fb94:	ldr	r2, [r3, #512]	; 0x200
   1fb98:	str	r1, [r3, #512]	; 0x200
   1fb9c:	str	r2, [r3, #508]	; 0x1fc
   1fba0:	b	1f4c8 <fputs@plt+0x15dc8>
   1fba4:	ldr	r1, [sl]
   1fba8:	ldr	r0, [r1, #12]
   1fbac:	ldr	ip, [r1, #16]
   1fbb0:	cmp	r0, ip
   1fbb4:	bcs	202e8 <fputs@plt+0x16be8>
   1fbb8:	add	r2, r0, #1
   1fbbc:	str	r2, [r1, #12]
   1fbc0:	ldrb	r0, [r0]
   1fbc4:	cmp	r0, #10
   1fbc8:	ldreq	r0, [fp, #512]	; 0x200
   1fbcc:	streq	r4, [fp, #512]	; 0x200
   1fbd0:	streq	r0, [fp, #508]	; 0x1fc
   1fbd4:	cmp	ip, r2
   1fbd8:	bls	1fc0c <fputs@plt+0x1650c>
   1fbdc:	add	r0, r2, #1
   1fbe0:	str	r0, [r1, #12]
   1fbe4:	ldrb	r0, [r2]
   1fbe8:	cmp	r0, #10
   1fbec:	beq	1fc1c <fputs@plt+0x1651c>
   1fbf0:	cmn	r0, #1
   1fbf4:	beq	1f4c8 <fputs@plt+0x15dc8>
   1fbf8:	ldr	r1, [sl]
   1fbfc:	ldr	r2, [r1, #12]
   1fc00:	ldr	ip, [r1, #16]
   1fc04:	cmp	ip, r2
   1fc08:	bhi	1fbdc <fputs@plt+0x164dc>
   1fc0c:	mov	r0, #0
   1fc10:	bl	1a52c <fputs@plt+0x10e2c>
   1fc14:	cmp	r0, #10
   1fc18:	bne	1fbf0 <fputs@plt+0x164f0>
   1fc1c:	ldr	r2, [fp, #512]	; 0x200
   1fc20:	str	r4, [fp, #512]	; 0x200
   1fc24:	str	r2, [fp, #508]	; 0x1fc
   1fc28:	b	1f400 <fputs@plt+0x15d00>
   1fc2c:	ldr	r2, [sl]
   1fc30:	ldr	r1, [r2, #12]
   1fc34:	ldr	r0, [r2, #16]
   1fc38:	cmp	r1, r0
   1fc3c:	bcs	20288 <fputs@plt+0x16b88>
   1fc40:	add	r0, r1, #1
   1fc44:	str	r0, [r2, #12]
   1fc48:	ldrb	r0, [r1]
   1fc4c:	cmp	r0, #10
   1fc50:	mov	r0, sp
   1fc54:	ldreq	r2, [fp, #512]	; 0x200
   1fc58:	streq	r4, [fp, #512]	; 0x200
   1fc5c:	streq	r2, [fp, #508]	; 0x1fc
   1fc60:	bl	1f2bc <fputs@plt+0x15bbc>
   1fc64:	subs	r2, r0, #0
   1fc68:	beq	1f400 <fputs@plt+0x15d00>
   1fc6c:	ldrb	r2, [r2]
   1fc70:	cmp	r2, #0
   1fc74:	beq	1f400 <fputs@plt+0x15d00>
   1fc78:	ldr	r1, [sp]
   1fc7c:	bl	1d5e8 <fputs@plt+0x13ee8>
   1fc80:	b	1f400 <fputs@plt+0x15d00>
   1fc84:	ldr	r2, [sl]
   1fc88:	ldr	r1, [r2, #12]
   1fc8c:	ldr	r0, [r2, #16]
   1fc90:	cmp	r1, r0
   1fc94:	bcs	202a0 <fputs@plt+0x16ba0>
   1fc98:	add	r0, r1, #1
   1fc9c:	str	r0, [r2, #12]
   1fca0:	ldrb	r0, [r1]
   1fca4:	cmp	r0, #10
   1fca8:	mov	r0, #2
   1fcac:	ldreq	r2, [fp, #512]	; 0x200
   1fcb0:	streq	r4, [fp, #512]	; 0x200
   1fcb4:	streq	r2, [fp, #508]	; 0x1fc
   1fcb8:	bl	1f20c <fputs@plt+0x15b0c>
   1fcbc:	subs	r2, r0, #0
   1fcc0:	beq	1f400 <fputs@plt+0x15d00>
   1fcc4:	ldrb	r2, [r2]
   1fcc8:	cmp	r2, #0
   1fccc:	beq	1f400 <fputs@plt+0x15d00>
   1fcd0:	bl	1d574 <fputs@plt+0x13e74>
   1fcd4:	b	1f400 <fputs@plt+0x15d00>
   1fcd8:	ldr	r3, [sl]
   1fcdc:	ldr	r2, [r3, #12]
   1fce0:	ldr	r1, [r3, #16]
   1fce4:	cmp	r2, r1
   1fce8:	bcs	20264 <fputs@plt+0x16b64>
   1fcec:	add	r1, r2, #1
   1fcf0:	str	r1, [r3, #12]
   1fcf4:	ldrb	r0, [r2]
   1fcf8:	cmp	r0, #10
   1fcfc:	movne	r0, #9
   1fd00:	bne	1f4c8 <fputs@plt+0x15dc8>
   1fd04:	movw	r3, #3632	; 0xe30
   1fd08:	movt	r3, #7
   1fd0c:	mov	r1, #0
   1fd10:	mov	r0, #9
   1fd14:	ldr	r2, [r3, #512]	; 0x200
   1fd18:	str	r1, [r3, #512]	; 0x200
   1fd1c:	str	r2, [r3, #508]	; 0x1fc
   1fd20:	b	1f4c8 <fputs@plt+0x15dc8>
   1fd24:	ldr	r2, [sl]
   1fd28:	ldr	r1, [r2, #12]
   1fd2c:	ldr	r0, [r2, #16]
   1fd30:	cmp	r1, r0
   1fd34:	bcs	20180 <fputs@plt+0x16a80>
   1fd38:	add	r0, r1, #1
   1fd3c:	str	r0, [r2, #12]
   1fd40:	ldrb	r0, [r1]
   1fd44:	cmp	r0, #10
   1fd48:	mov	r0, #2
   1fd4c:	ldreq	r2, [fp, #512]	; 0x200
   1fd50:	streq	r4, [fp, #512]	; 0x200
   1fd54:	streq	r2, [fp, #508]	; 0x1fc
   1fd58:	bl	1f20c <fputs@plt+0x15b0c>
   1fd5c:	subs	r2, r0, #0
   1fd60:	beq	1f400 <fputs@plt+0x15d00>
   1fd64:	ldrb	r2, [r2]
   1fd68:	cmp	r2, #0
   1fd6c:	beq	1f400 <fputs@plt+0x15d00>
   1fd70:	bl	1d5a8 <fputs@plt+0x13ea8>
   1fd74:	b	1f400 <fputs@plt+0x15d00>
   1fd78:	ldr	r3, [sl]
   1fd7c:	ldr	r2, [r3, #12]
   1fd80:	ldr	r1, [r3, #16]
   1fd84:	cmp	r2, r1
   1fd88:	bcs	202b8 <fputs@plt+0x16bb8>
   1fd8c:	add	r1, r2, #1
   1fd90:	str	r1, [r3, #12]
   1fd94:	ldrb	r0, [r2]
   1fd98:	cmp	r0, #10
   1fd9c:	movne	r0, #25
   1fda0:	bne	1f4c8 <fputs@plt+0x15dc8>
   1fda4:	movw	r3, #3632	; 0xe30
   1fda8:	movt	r3, #7
   1fdac:	mov	r1, #0
   1fdb0:	mov	r0, #25
   1fdb4:	ldr	r2, [r3, #512]	; 0x200
   1fdb8:	str	r1, [r3, #512]	; 0x200
   1fdbc:	str	r2, [r3, #508]	; 0x1fc
   1fdc0:	b	1f4c8 <fputs@plt+0x15dc8>
   1fdc4:	ldr	r3, [sl]
   1fdc8:	ldr	r2, [r3, #12]
   1fdcc:	ldr	r1, [r3, #16]
   1fdd0:	cmp	r2, r1
   1fdd4:	bcs	20234 <fputs@plt+0x16b34>
   1fdd8:	add	r1, r2, #1
   1fddc:	str	r1, [r3, #12]
   1fde0:	ldrb	r0, [r2]
   1fde4:	cmp	r0, #10
   1fde8:	movne	r0, #28
   1fdec:	bne	1f4c8 <fputs@plt+0x15dc8>
   1fdf0:	movw	r3, #3632	; 0xe30
   1fdf4:	movt	r3, #7
   1fdf8:	mov	r1, #0
   1fdfc:	mov	r0, #28
   1fe00:	ldr	r2, [r3, #512]	; 0x200
   1fe04:	str	r1, [r3, #512]	; 0x200
   1fe08:	str	r2, [r3, #508]	; 0x1fc
   1fe0c:	b	1f4c8 <fputs@plt+0x15dc8>
   1fe10:	ldr	r2, [sl]
   1fe14:	ldr	r1, [r2, #12]
   1fe18:	ldr	r0, [r2, #16]
   1fe1c:	cmp	r1, r0
   1fe20:	bcs	2027c <fputs@plt+0x16b7c>
   1fe24:	add	r0, r1, #1
   1fe28:	str	r0, [r2, #12]
   1fe2c:	ldrb	r0, [r1]
   1fe30:	cmp	r0, #10
   1fe34:	ldreq	r2, [fp, #512]	; 0x200
   1fe38:	streq	r4, [fp, #512]	; 0x200
   1fe3c:	streq	r2, [fp, #508]	; 0x1fc
   1fe40:	cmp	r8, #0
   1fe44:	beq	1f400 <fputs@plt+0x15d00>
   1fe48:	mov	r0, #17
   1fe4c:	b	1f4c8 <fputs@plt+0x15dc8>
   1fe50:	ldr	r2, [sl]
   1fe54:	ldr	r1, [r2, #12]
   1fe58:	ldr	r0, [r2, #16]
   1fe5c:	cmp	r1, r0
   1fe60:	bcs	202d0 <fputs@plt+0x16bd0>
   1fe64:	add	r0, r1, #1
   1fe68:	str	r0, [r2, #12]
   1fe6c:	ldrb	r0, [r1]
   1fe70:	cmp	r0, #10
   1fe74:	ldreq	r2, [fp, #512]	; 0x200
   1fe78:	streq	r4, [fp, #512]	; 0x200
   1fe7c:	streq	r2, [fp, #508]	; 0x1fc
   1fe80:	cmp	r9, #0
   1fe84:	bne	1f500 <fputs@plt+0x15e00>
   1fe88:	mov	r0, #132	; 0x84
   1fe8c:	b	1f4c8 <fputs@plt+0x15dc8>
   1fe90:	ldr	r3, [sl]
   1fe94:	ldr	r2, [r3, #12]
   1fe98:	ldr	r1, [r3, #16]
   1fe9c:	cmp	r2, r1
   1fea0:	bcs	201c8 <fputs@plt+0x16ac8>
   1fea4:	add	r1, r2, #1
   1fea8:	str	r1, [r3, #12]
   1feac:	ldrb	r0, [r2]
   1feb0:	cmp	r0, #10
   1feb4:	movne	r0, #24
   1feb8:	bne	1f4c8 <fputs@plt+0x15dc8>
   1febc:	movw	r3, #3632	; 0xe30
   1fec0:	movt	r3, #7
   1fec4:	mov	r1, #0
   1fec8:	mov	r0, #24
   1fecc:	ldr	r2, [r3, #512]	; 0x200
   1fed0:	str	r1, [r3, #512]	; 0x200
   1fed4:	str	r2, [r3, #508]	; 0x1fc
   1fed8:	b	1f4c8 <fputs@plt+0x15dc8>
   1fedc:	ldr	r3, [sl]
   1fee0:	ldr	r2, [r3, #12]
   1fee4:	ldr	r1, [r3, #16]
   1fee8:	cmp	r2, r1
   1feec:	bcs	201f8 <fputs@plt+0x16af8>
   1fef0:	add	r1, r2, #1
   1fef4:	str	r1, [r3, #12]
   1fef8:	ldrb	r0, [r2]
   1fefc:	cmp	r0, #10
   1ff00:	movne	r0, #136	; 0x88
   1ff04:	bne	1f4c8 <fputs@plt+0x15dc8>
   1ff08:	movw	r3, #3632	; 0xe30
   1ff0c:	movt	r3, #7
   1ff10:	mov	r1, #0
   1ff14:	mov	r0, #136	; 0x88
   1ff18:	ldr	r2, [r3, #512]	; 0x200
   1ff1c:	str	r1, [r3, #512]	; 0x200
   1ff20:	str	r2, [r3, #508]	; 0x1fc
   1ff24:	b	1f4c8 <fputs@plt+0x15dc8>
   1ff28:	ldr	r2, [sl]
   1ff2c:	ldr	r1, [r2, #12]
   1ff30:	ldr	r0, [r2, #16]
   1ff34:	cmp	r1, r0
   1ff38:	bcs	201b0 <fputs@plt+0x16ab0>
   1ff3c:	add	r0, r1, #1
   1ff40:	str	r0, [r2, #12]
   1ff44:	ldrb	r0, [r1]
   1ff48:	cmp	r0, #10
   1ff4c:	mov	r0, #2
   1ff50:	ldreq	r2, [fp, #512]	; 0x200
   1ff54:	streq	r4, [fp, #512]	; 0x200
   1ff58:	streq	r2, [fp, #508]	; 0x1fc
   1ff5c:	bl	1f20c <fputs@plt+0x15b0c>
   1ff60:	subs	r2, r0, #0
   1ff64:	beq	1f400 <fputs@plt+0x15d00>
   1ff68:	ldrb	r2, [r2]
   1ff6c:	cmp	r2, #0
   1ff70:	beq	1f400 <fputs@plt+0x15d00>
   1ff74:	bl	1db74 <fputs@plt+0x14474>
   1ff78:	b	1f400 <fputs@plt+0x15d00>
   1ff7c:	ldr	r3, [sl]
   1ff80:	ldr	r2, [r3, #12]
   1ff84:	ldr	r1, [r3, #16]
   1ff88:	cmp	r2, r1
   1ff8c:	bcs	20228 <fputs@plt+0x16b28>
   1ff90:	add	r1, r2, #1
   1ff94:	str	r1, [r3, #12]
   1ff98:	ldrb	r0, [r2]
   1ff9c:	cmp	r0, #10
   1ffa0:	movne	r0, #134	; 0x86
   1ffa4:	bne	1f4c8 <fputs@plt+0x15dc8>
   1ffa8:	movw	r3, #3632	; 0xe30
   1ffac:	movt	r3, #7
   1ffb0:	mov	r1, #0
   1ffb4:	mov	r0, #134	; 0x86
   1ffb8:	ldr	r2, [r3, #512]	; 0x200
   1ffbc:	str	r1, [r3, #512]	; 0x200
   1ffc0:	str	r2, [r3, #508]	; 0x1fc
   1ffc4:	b	1f4c8 <fputs@plt+0x15dc8>
   1ffc8:	ldr	r3, [sl]
   1ffcc:	ldr	r2, [r3, #12]
   1ffd0:	ldr	r1, [r3, #16]
   1ffd4:	cmp	r2, r1
   1ffd8:	bcs	201e0 <fputs@plt+0x16ae0>
   1ffdc:	add	r1, r2, #1
   1ffe0:	str	r1, [r3, #12]
   1ffe4:	ldrb	r0, [r2]
   1ffe8:	cmp	r0, #10
   1ffec:	movne	r0, #31
   1fff0:	bne	1f4c8 <fputs@plt+0x15dc8>
   1fff4:	movw	r3, #3632	; 0xe30
   1fff8:	movt	r3, #7
   1fffc:	mov	r1, #0
   20000:	mov	r0, #31
   20004:	ldr	r2, [r3, #512]	; 0x200
   20008:	str	r1, [r3, #512]	; 0x200
   2000c:	str	r2, [r3, #508]	; 0x1fc
   20010:	b	1f4c8 <fputs@plt+0x15dc8>
   20014:	ldr	r3, [sl]
   20018:	ldr	r2, [r3, #12]
   2001c:	ldr	r1, [r3, #16]
   20020:	cmp	r2, r1
   20024:	bcs	20210 <fputs@plt+0x16b10>
   20028:	add	r1, r2, #1
   2002c:	str	r1, [r3, #12]
   20030:	ldrb	r0, [r2]
   20034:	cmp	r0, #10
   20038:	movne	r0, #26
   2003c:	bne	1f4c8 <fputs@plt+0x15dc8>
   20040:	movw	r3, #3632	; 0xe30
   20044:	movt	r3, #7
   20048:	mov	r1, #0
   2004c:	mov	r0, #26
   20050:	ldr	r2, [r3, #512]	; 0x200
   20054:	str	r1, [r3, #512]	; 0x200
   20058:	str	r2, [r3, #508]	; 0x1fc
   2005c:	b	1f4c8 <fputs@plt+0x15dc8>
   20060:	ldr	r0, [sl]
   20064:	movw	r6, #45408	; 0xb160
   20068:	movt	r6, #6
   2006c:	ldr	r4, [r0, #12]
   20070:	ldr	ip, [r0, #16]
   20074:	cmp	r4, ip
   20078:	bcs	2024c <fputs@plt+0x16b4c>
   2007c:	add	r2, r4, #1
   20080:	mov	r1, r0
   20084:	str	r2, [r0, #12]
   20088:	ldrb	r0, [r4]
   2008c:	cmp	r0, #10
   20090:	bne	200ac <fputs@plt+0x169ac>
   20094:	movw	r0, #3632	; 0xe30
   20098:	movt	r0, #7
   2009c:	mov	r6, #0
   200a0:	ldr	r4, [r0, #512]	; 0x200
   200a4:	str	r6, [r0, #512]	; 0x200
   200a8:	str	r4, [r0, #508]	; 0x1fc
   200ac:	cmp	r2, ip
   200b0:	bcs	200e4 <fputs@plt+0x169e4>
   200b4:	add	r0, r2, #1
   200b8:	str	r0, [r1, #12]
   200bc:	ldrb	r0, [r2]
   200c0:	cmp	r0, #10
   200c4:	beq	200f4 <fputs@plt+0x169f4>
   200c8:	cmn	r0, #1
   200cc:	beq	1f4c8 <fputs@plt+0x15dc8>
   200d0:	ldr	r1, [sl]
   200d4:	ldr	r2, [r1, #12]
   200d8:	ldr	ip, [r1, #16]
   200dc:	cmp	r2, ip
   200e0:	bcc	200b4 <fputs@plt+0x169b4>
   200e4:	mov	r0, #0
   200e8:	bl	1a52c <fputs@plt+0x10e2c>
   200ec:	cmp	r0, #10
   200f0:	bne	200c8 <fputs@plt+0x169c8>
   200f4:	movw	r3, #3632	; 0xe30
   200f8:	movt	r3, #7
   200fc:	mov	r1, #0
   20100:	ldr	r2, [r3, #512]	; 0x200
   20104:	str	r1, [r3, #512]	; 0x200
   20108:	str	r2, [r3, #508]	; 0x1fc
   2010c:	b	1f4c8 <fputs@plt+0x15dc8>
   20110:	ldr	r3, [sl]
   20114:	ldr	r2, [r3, #12]
   20118:	ldr	r1, [r3, #16]
   2011c:	cmp	r2, r1
   20120:	bcs	20240 <fputs@plt+0x16b40>
   20124:	add	r1, r2, #1
   20128:	str	r1, [r3, #12]
   2012c:	ldrb	r0, [r2]
   20130:	cmp	r0, #10
   20134:	movne	r0, #18
   20138:	bne	1f4c8 <fputs@plt+0x15dc8>
   2013c:	movw	r3, #3632	; 0xe30
   20140:	movt	r3, #7
   20144:	mov	r1, #0
   20148:	mov	r0, #18
   2014c:	ldr	r2, [r3, #512]	; 0x200
   20150:	str	r1, [r3, #512]	; 0x200
   20154:	str	r2, [r3, #508]	; 0x1fc
   20158:	b	1f4c8 <fputs@plt+0x15dc8>
   2015c:	ldr	r0, [sl, #24]
   20160:	b	1f4c8 <fputs@plt+0x15dc8>
   20164:	ldr	r4, [sl, #24]
   20168:	movw	r3, #45408	; 0xb160
   2016c:	movt	r3, #6
   20170:	cmp	r4, r0
   20174:	beq	20310 <fputs@plt+0x16c10>
   20178:	mov	r0, r4
   2017c:	b	1f4c8 <fputs@plt+0x15dc8>
   20180:	mov	r0, #0
   20184:	bl	1a52c <fputs@plt+0x10e2c>
   20188:	b	1fd44 <fputs@plt+0x16644>
   2018c:	mov	r0, #0
   20190:	bl	1a52c <fputs@plt+0x10e2c>
   20194:	b	1f7d0 <fputs@plt+0x160d0>
   20198:	mov	r0, #0
   2019c:	bl	1a52c <fputs@plt+0x10e2c>
   201a0:	b	1fa94 <fputs@plt+0x16394>
   201a4:	mov	r0, #0
   201a8:	bl	1a52c <fputs@plt+0x10e2c>
   201ac:	b	1f94c <fputs@plt+0x1624c>
   201b0:	mov	r0, #0
   201b4:	bl	1a52c <fputs@plt+0x10e2c>
   201b8:	b	1ff48 <fputs@plt+0x16848>
   201bc:	mov	r0, #0
   201c0:	bl	1a52c <fputs@plt+0x10e2c>
   201c4:	b	1f81c <fputs@plt+0x1611c>
   201c8:	mov	r0, #0
   201cc:	bl	1a52c <fputs@plt+0x10e2c>
   201d0:	b	1feb0 <fputs@plt+0x167b0>
   201d4:	mov	r0, #0
   201d8:	bl	1a52c <fputs@plt+0x10e2c>
   201dc:	b	1fae0 <fputs@plt+0x163e0>
   201e0:	mov	r0, #0
   201e4:	bl	1a52c <fputs@plt+0x10e2c>
   201e8:	b	1ffe8 <fputs@plt+0x168e8>
   201ec:	mov	r0, #0
   201f0:	bl	1a52c <fputs@plt+0x10e2c>
   201f4:	b	1f8b4 <fputs@plt+0x161b4>
   201f8:	mov	r0, #0
   201fc:	bl	1a52c <fputs@plt+0x10e2c>
   20200:	b	1fefc <fputs@plt+0x167fc>
   20204:	mov	r0, #0
   20208:	bl	1a52c <fputs@plt+0x10e2c>
   2020c:	b	1fb78 <fputs@plt+0x16478>
   20210:	mov	r0, #0
   20214:	bl	1a52c <fputs@plt+0x10e2c>
   20218:	b	20034 <fputs@plt+0x16934>
   2021c:	mov	r0, #0
   20220:	bl	1a52c <fputs@plt+0x10e2c>
   20224:	b	1fa48 <fputs@plt+0x16348>
   20228:	mov	r0, #0
   2022c:	bl	1a52c <fputs@plt+0x10e2c>
   20230:	b	1ff9c <fputs@plt+0x1689c>
   20234:	mov	r0, #0
   20238:	bl	1a52c <fputs@plt+0x10e2c>
   2023c:	b	1fde4 <fputs@plt+0x166e4>
   20240:	mov	r0, #0
   20244:	bl	1a52c <fputs@plt+0x10e2c>
   20248:	b	20130 <fputs@plt+0x16a30>
   2024c:	mov	r0, #0
   20250:	bl	1a52c <fputs@plt+0x10e2c>
   20254:	ldr	r1, [r6]
   20258:	ldr	r2, [r1, #12]
   2025c:	ldr	ip, [r1, #16]
   20260:	b	2008c <fputs@plt+0x1698c>
   20264:	mov	r0, #0
   20268:	bl	1a52c <fputs@plt+0x10e2c>
   2026c:	b	1fcf8 <fputs@plt+0x165f8>
   20270:	mov	r0, #0
   20274:	bl	1a52c <fputs@plt+0x10e2c>
   20278:	b	1f998 <fputs@plt+0x16298>
   2027c:	mov	r0, #0
   20280:	bl	1a52c <fputs@plt+0x10e2c>
   20284:	b	1fe30 <fputs@plt+0x16730>
   20288:	mov	r0, #0
   2028c:	bl	1a52c <fputs@plt+0x10e2c>
   20290:	b	1fc4c <fputs@plt+0x1654c>
   20294:	mov	r0, #0
   20298:	bl	1a52c <fputs@plt+0x10e2c>
   2029c:	b	1f900 <fputs@plt+0x16200>
   202a0:	mov	r0, #0
   202a4:	bl	1a52c <fputs@plt+0x10e2c>
   202a8:	b	1fca4 <fputs@plt+0x165a4>
   202ac:	mov	r0, #0
   202b0:	bl	1a52c <fputs@plt+0x10e2c>
   202b4:	b	1f868 <fputs@plt+0x16168>
   202b8:	mov	r0, #0
   202bc:	bl	1a52c <fputs@plt+0x10e2c>
   202c0:	b	1fd98 <fputs@plt+0x16698>
   202c4:	mov	r0, #0
   202c8:	bl	1a52c <fputs@plt+0x10e2c>
   202cc:	b	1fb2c <fputs@plt+0x1642c>
   202d0:	mov	r0, #0
   202d4:	bl	1a52c <fputs@plt+0x10e2c>
   202d8:	b	1fe70 <fputs@plt+0x16770>
   202dc:	mov	r0, #0
   202e0:	bl	1a52c <fputs@plt+0x10e2c>
   202e4:	b	1f9fc <fputs@plt+0x162fc>
   202e8:	mov	r0, #0
   202ec:	bl	1a52c <fputs@plt+0x10e2c>
   202f0:	movw	r3, #45408	; 0xb160
   202f4:	movt	r3, #6
   202f8:	ldr	r1, [r3]
   202fc:	ldr	r2, [r1, #12]
   20300:	ldr	ip, [r1, #16]
   20304:	b	1fbc4 <fputs@plt+0x164c4>
   20308:	bl	1d718 <fputs@plt+0x14018>
   2030c:	b	1f400 <fputs@plt+0x15d00>
   20310:	ldr	r2, [r3]
   20314:	ldr	r3, [r2, #12]
   20318:	ldr	r1, [r2, #16]
   2031c:	cmp	r3, r1
   20320:	bcs	20358 <fputs@plt+0x16c58>
   20324:	add	r1, r3, #1
   20328:	str	r1, [r2, #12]
   2032c:	ldrb	r0, [r3]
   20330:	cmp	r0, #10
   20334:	bne	20178 <fputs@plt+0x16a78>
   20338:	movw	r3, #3632	; 0xe30
   2033c:	movt	r3, #7
   20340:	mov	r1, #0
   20344:	mov	r0, r4
   20348:	ldr	r2, [r3, #512]	; 0x200
   2034c:	str	r1, [r3, #512]	; 0x200
   20350:	str	r2, [r3, #508]	; 0x1fc
   20354:	b	1f4c8 <fputs@plt+0x15dc8>
   20358:	mov	r0, #0
   2035c:	bl	1a52c <fputs@plt+0x10e2c>
   20360:	b	20330 <fputs@plt+0x16c30>
   20364:	bl	95d4 <__stack_chk_fail@plt>
   20368:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   2036c:	movw	fp, #3232	; 0xca0
   20370:	movt	fp, #7
   20374:	sub	sp, sp, #60	; 0x3c
   20378:	mov	r1, #0
   2037c:	mov	r9, r0
   20380:	ldr	r3, [fp]
   20384:	mov	r2, r1
   20388:	add	r0, sp, #12
   2038c:	movw	r8, #45408	; 0xb160
   20390:	movw	sl, #18728	; 0x4928
   20394:	movw	r7, #3632	; 0xe30
   20398:	str	r3, [sp, #52]	; 0x34
   2039c:	bl	1f3c0 <fputs@plt+0x15cc0>
   203a0:	movt	r8, #6
   203a4:	movt	sl, #7
   203a8:	movt	r7, #7
   203ac:	mov	r4, r0
   203b0:	cmp	r4, #32
   203b4:	beq	20530 <fputs@plt+0x16e30>
   203b8:	cmn	r4, #1
   203bc:	cmpne	r4, #10
   203c0:	movne	r5, #0
   203c4:	moveq	r5, #1
   203c8:	beq	20578 <fputs@plt+0x16e78>
   203cc:	cmp	r4, #93	; 0x5d
   203d0:	beq	20598 <fputs@plt+0x16e98>
   203d4:	add	r0, sp, #16
   203d8:	bl	1b5ac <fputs@plt+0x11eac>
   203dc:	cmp	r4, #34	; 0x22
   203e0:	beq	2055c <fputs@plt+0x16e5c>
   203e4:	mov	r6, #0
   203e8:	b	2043c <fputs@plt+0x16d3c>
   203ec:	ldr	r3, [r7, #16]
   203f0:	cmp	r3, r5
   203f4:	beq	204a8 <fputs@plt+0x16da8>
   203f8:	cmp	r4, #9
   203fc:	cmpeq	r5, #0
   20400:	bne	2041c <fputs@plt+0x16d1c>
   20404:	cmp	r6, #0
   20408:	bne	2041c <fputs@plt+0x16d1c>
   2040c:	ldr	r3, [r8, #4]
   20410:	tst	r3, #2048	; 0x800
   20414:	bne	204e4 <fputs@plt+0x16de4>
   20418:	mov	r6, #1
   2041c:	uxtb	r1, r4
   20420:	add	r0, sp, #16
   20424:	bl	1ba44 <fputs@plt+0x12344>
   20428:	mov	r1, #0
   2042c:	add	r0, sp, #12
   20430:	mov	r2, r1
   20434:	bl	1f3c0 <fputs@plt+0x15cc0>
   20438:	mov	r4, r0
   2043c:	cmp	r4, #10
   20440:	cmnne	r4, #1
   20444:	beq	20508 <fputs@plt+0x16e08>
   20448:	adds	r3, r5, #0
   2044c:	movne	r3, #1
   20450:	cmp	r4, #93	; 0x5d
   20454:	moveq	r2, r3
   20458:	orrne	r2, r3, #1
   2045c:	cmp	r2, #0
   20460:	beq	20548 <fputs@plt+0x16e48>
   20464:	cmp	r4, #32
   20468:	orrne	r3, r3, #1
   2046c:	cmp	r3, #0
   20470:	beq	20550 <fputs@plt+0x16e50>
   20474:	cmp	r5, #0
   20478:	movle	r3, #0
   2047c:	movgt	r3, #1
   20480:	cmp	r4, #34	; 0x22
   20484:	movne	r3, #0
   20488:	cmp	r3, #0
   2048c:	bne	203ec <fputs@plt+0x16cec>
   20490:	cmp	r4, #0
   20494:	bne	203f8 <fputs@plt+0x16cf8>
   20498:	add	r0, sp, #16
   2049c:	ldr	r1, [sp, #12]
   204a0:	bl	1bcf4 <fputs@plt+0x125f4>
   204a4:	b	20428 <fputs@plt+0x16d28>
   204a8:	mov	r1, #0
   204ac:	add	r0, sp, #12
   204b0:	mov	r2, r1
   204b4:	bl	1f3c0 <fputs@plt+0x15cc0>
   204b8:	cmp	r0, #34	; 0x22
   204bc:	mov	r4, r0
   204c0:	bne	20508 <fputs@plt+0x16e08>
   204c4:	mov	r1, r4
   204c8:	add	r0, sp, #16
   204cc:	bl	1ba44 <fputs@plt+0x12344>
   204d0:	mov	r1, #0
   204d4:	add	r0, sp, #12
   204d8:	mov	r2, r1
   204dc:	bl	1f3c0 <fputs@plt+0x15cc0>
   204e0:	b	20438 <fputs@plt+0x16d38>
   204e4:	movw	r2, #18728	; 0x4928
   204e8:	movt	r2, #7
   204ec:	movw	r1, #57812	; 0xe1d4
   204f0:	str	sl, [sp]
   204f4:	mov	r0, r6
   204f8:	mov	r3, r2
   204fc:	movt	r1, #4
   20500:	bl	1c8f4 <fputs@plt+0x131f4>
   20504:	b	20418 <fputs@plt+0x16d18>
   20508:	subs	r3, r4, #32
   2050c:	rsbs	r2, r3, #0
   20510:	adcs	r2, r2, r3
   20514:	mov	r0, r9
   20518:	add	r1, sp, #16
   2051c:	bl	1c3a0 <fputs@plt+0x12ca0>
   20520:	add	r0, sp, #16
   20524:	bl	1a170 <fputs@plt+0x10a70>
   20528:	cmp	r4, #32
   2052c:	bne	203b8 <fputs@plt+0x16cb8>
   20530:	mov	r1, #0
   20534:	add	r0, sp, #12
   20538:	mov	r2, r1
   2053c:	bl	1f3c0 <fputs@plt+0x15cc0>
   20540:	mov	r4, r0
   20544:	b	203b0 <fputs@plt+0x16cb0>
   20548:	mov	r4, #93	; 0x5d
   2054c:	b	20514 <fputs@plt+0x16e14>
   20550:	mov	r2, #1
   20554:	mov	r4, #32
   20558:	b	20514 <fputs@plt+0x16e14>
   2055c:	mov	r1, r5
   20560:	mov	r2, r5
   20564:	add	r0, sp, #12
   20568:	ldr	r5, [r7, #16]
   2056c:	bl	1f3c0 <fputs@plt+0x15cc0>
   20570:	mov	r4, r0
   20574:	b	203e4 <fputs@plt+0x16ce4>
   20578:	movw	r2, #18728	; 0x4928
   2057c:	movt	r2, #7
   20580:	movw	r1, #57800	; 0xe1c8
   20584:	str	r2, [sp]
   20588:	movt	r1, #4
   2058c:	mov	r3, r2
   20590:	mov	r0, #2
   20594:	bl	1c8f4 <fputs@plt+0x131f4>
   20598:	ldr	r2, [sp, #52]	; 0x34
   2059c:	ldr	r3, [fp]
   205a0:	cmp	r2, r3
   205a4:	bne	205bc <fputs@plt+0x16ebc>
   205a8:	add	sp, sp, #60	; 0x3c
   205ac:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   205b0:	add	r0, sp, #16
   205b4:	bl	1a170 <fputs@plt+0x10a70>
   205b8:	bl	9460 <__cxa_end_cleanup@plt>
   205bc:	bl	95d4 <__stack_chk_fail@plt>
   205c0:	push	{r4, r5, r6, lr}
   205c4:	sub	sp, sp, #8
   205c8:	mov	r5, r0
   205cc:	bl	1cfa0 <fputs@plt+0x138a0>
   205d0:	ldr	r3, [r0]
   205d4:	ldr	r3, [r3, #12]
   205d8:	blx	r3
   205dc:	subs	r6, r0, #0
   205e0:	beq	20624 <fputs@plt+0x16f24>
   205e4:	mov	r0, #108	; 0x6c
   205e8:	bl	49000 <_Znwj@@Base>
   205ec:	mov	ip, #0
   205f0:	movw	r3, #57856	; 0xe200
   205f4:	mov	r1, r5
   205f8:	mov	r2, r6
   205fc:	str	ip, [sp]
   20600:	movt	r3, #4
   20604:	mov	r4, r0
   20608:	bl	1c700 <fputs@plt+0x13000>
   2060c:	mov	r0, r4
   20610:	bl	20368 <fputs@plt+0x16c68>
   20614:	mov	r0, r4
   20618:	add	sp, sp, #8
   2061c:	pop	{r4, r5, r6, lr}
   20620:	b	1d270 <fputs@plt+0x13b70>
   20624:	movw	r2, #18728	; 0x4928
   20628:	movt	r2, #7
   2062c:	mov	r0, #2
   20630:	str	r2, [sp]
   20634:	mov	r3, r2
   20638:	movw	r1, #56968	; 0xde88
   2063c:	movt	r1, #4
   20640:	bl	1c8f4 <fputs@plt+0x131f4>
   20644:	add	sp, sp, #8
   20648:	pop	{r4, r5, r6, pc}
   2064c:	mov	r0, r4
   20650:	bl	49050 <_ZdlPv@@Base>
   20654:	bl	9460 <__cxa_end_cleanup@plt>
   20658:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   2065c:	movw	r7, #3632	; 0xe30
   20660:	movt	r7, #7
   20664:	movw	r1, #3232	; 0xca0
   20668:	movt	r1, #7
   2066c:	sub	sp, sp, #68	; 0x44
   20670:	ldr	r3, [r7, #164]	; 0xa4
   20674:	mov	fp, r0
   20678:	ldr	r2, [r1]
   2067c:	bic	r3, r3, #16
   20680:	str	r1, [sp, #12]
   20684:	cmp	r3, #13
   20688:	str	r2, [sp, #60]	; 0x3c
   2068c:	beq	2088c <fputs@plt+0x1718c>
   20690:	mov	r1, #0
   20694:	add	r0, sp, #20
   20698:	mov	r2, r1
   2069c:	movw	r9, #45408	; 0xb160
   206a0:	bl	1f3c0 <fputs@plt+0x15cc0>
   206a4:	movw	sl, #18728	; 0x4928
   206a8:	movt	r9, #6
   206ac:	movt	sl, #7
   206b0:	mov	r8, r7
   206b4:	mov	r4, r0
   206b8:	cmp	r4, #32
   206bc:	beq	2084c <fputs@plt+0x1714c>
   206c0:	cmn	r4, #1
   206c4:	cmpne	r4, #10
   206c8:	beq	2088c <fputs@plt+0x1718c>
   206cc:	add	r0, sp, #24
   206d0:	bl	1b5ac <fputs@plt+0x11eac>
   206d4:	ldr	r1, [r7, #504]	; 0x1f8
   206d8:	add	r0, sp, #24
   206dc:	cmp	r1, #0
   206e0:	moveq	r1, #137	; 0x89
   206e4:	movne	r1, #138	; 0x8a
   206e8:	bl	1ba44 <fputs@plt+0x12344>
   206ec:	cmp	r4, #34	; 0x22
   206f0:	movne	r5, #0
   206f4:	beq	20864 <fputs@plt+0x17164>
   206f8:	mov	r6, #0
   206fc:	b	2075c <fputs@plt+0x1705c>
   20700:	ldr	r3, [r7, #504]	; 0x1f8
   20704:	cmp	r3, #0
   20708:	bne	207a8 <fputs@plt+0x170a8>
   2070c:	ldr	r3, [r8, #16]
   20710:	cmp	r5, r3
   20714:	beq	207a8 <fputs@plt+0x170a8>
   20718:	cmp	r4, #9
   2071c:	cmpeq	r5, #0
   20720:	bne	2073c <fputs@plt+0x1703c>
   20724:	cmp	r6, #0
   20728:	bne	2073c <fputs@plt+0x1703c>
   2072c:	ldr	r3, [r9, #4]
   20730:	tst	r3, #2048	; 0x800
   20734:	bne	207f0 <fputs@plt+0x170f0>
   20738:	mov	r6, #1
   2073c:	uxtb	r1, r4
   20740:	add	r0, sp, #24
   20744:	bl	1ba44 <fputs@plt+0x12344>
   20748:	mov	r1, #0
   2074c:	add	r0, sp, #20
   20750:	mov	r2, r1
   20754:	bl	1f3c0 <fputs@plt+0x15cc0>
   20758:	mov	r4, r0
   2075c:	cmp	r4, #10
   20760:	cmnne	r4, #1
   20764:	beq	20818 <fputs@plt+0x17118>
   20768:	cmp	r5, #0
   2076c:	cmpeq	r4, #32
   20770:	beq	20814 <fputs@plt+0x17114>
   20774:	subs	r2, r4, #34	; 0x22
   20778:	rsbs	r3, r2, #0
   2077c:	adcs	r3, r3, r2
   20780:	cmp	r5, #0
   20784:	movle	r3, #0
   20788:	cmp	r3, #0
   2078c:	bne	20700 <fputs@plt+0x17000>
   20790:	cmp	r4, #0
   20794:	bne	20718 <fputs@plt+0x17018>
   20798:	add	r0, sp, #24
   2079c:	ldr	r1, [sp, #20]
   207a0:	bl	1bcf4 <fputs@plt+0x125f4>
   207a4:	b	20748 <fputs@plt+0x17048>
   207a8:	add	r0, sp, #24
   207ac:	mov	r1, #142	; 0x8e
   207b0:	bl	1ba44 <fputs@plt+0x12344>
   207b4:	mov	r1, #0
   207b8:	add	r0, sp, #20
   207bc:	mov	r2, r1
   207c0:	bl	1f3c0 <fputs@plt+0x15cc0>
   207c4:	cmp	r0, #34	; 0x22
   207c8:	mov	r4, r0
   207cc:	bne	20818 <fputs@plt+0x17118>
   207d0:	mov	r1, r0
   207d4:	add	r0, sp, #24
   207d8:	bl	1ba44 <fputs@plt+0x12344>
   207dc:	mov	r1, #0
   207e0:	add	r0, sp, #20
   207e4:	mov	r2, r1
   207e8:	bl	1f3c0 <fputs@plt+0x15cc0>
   207ec:	b	20758 <fputs@plt+0x17058>
   207f0:	movw	r2, #18728	; 0x4928
   207f4:	movt	r2, #7
   207f8:	movw	r1, #57864	; 0xe208
   207fc:	str	sl, [sp]
   20800:	mov	r0, r6
   20804:	mov	r3, r2
   20808:	movt	r1, #4
   2080c:	bl	1c8f4 <fputs@plt+0x131f4>
   20810:	b	20738 <fputs@plt+0x17038>
   20814:	mov	r4, #32
   20818:	add	r0, sp, #24
   2081c:	mov	r1, #139	; 0x8b
   20820:	bl	1ba44 <fputs@plt+0x12344>
   20824:	subs	r3, r4, #32
   20828:	mov	r0, fp
   2082c:	rsbs	r2, r3, #0
   20830:	add	r1, sp, #24
   20834:	adcs	r2, r2, r3
   20838:	bl	1c3a0 <fputs@plt+0x12ca0>
   2083c:	add	r0, sp, #24
   20840:	bl	1a170 <fputs@plt+0x10a70>
   20844:	cmp	r4, #32
   20848:	bne	206c0 <fputs@plt+0x16fc0>
   2084c:	mov	r1, #0
   20850:	add	r0, sp, #20
   20854:	mov	r2, r1
   20858:	bl	1f3c0 <fputs@plt+0x15cc0>
   2085c:	mov	r4, r0
   20860:	b	206b8 <fputs@plt+0x16fb8>
   20864:	add	r0, sp, #24
   20868:	mov	r1, #142	; 0x8e
   2086c:	bl	1ba44 <fputs@plt+0x12344>
   20870:	mov	r1, #0
   20874:	add	r0, sp, #20
   20878:	mov	r2, r1
   2087c:	ldr	r5, [r7, #16]
   20880:	bl	1f3c0 <fputs@plt+0x15cc0>
   20884:	mov	r4, r0
   20888:	b	206f8 <fputs@plt+0x16ff8>
   2088c:	ldr	r1, [sp, #12]
   20890:	ldr	r2, [sp, #60]	; 0x3c
   20894:	ldr	r3, [r1]
   20898:	cmp	r2, r3
   2089c:	bne	208b4 <fputs@plt+0x171b4>
   208a0:	add	sp, sp, #68	; 0x44
   208a4:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   208a8:	add	r0, sp, #24
   208ac:	bl	1a170 <fputs@plt+0x10a70>
   208b0:	bl	9460 <__cxa_end_cleanup@plt>
   208b4:	bl	95d4 <__stack_chk_fail@plt>
   208b8:	movw	r3, #3632	; 0xe30
   208bc:	movt	r3, #7
   208c0:	push	{r4, lr}
   208c4:	ldr	r3, [r3, #164]	; 0xa4
   208c8:	bic	r3, r3, #16
   208cc:	cmp	r3, #13
   208d0:	beq	20940 <fputs@plt+0x17240>
   208d4:	mov	r0, #0
   208d8:	mov	r1, r0
   208dc:	mov	r2, r0
   208e0:	bl	1f3c0 <fputs@plt+0x15cc0>
   208e4:	cmp	r0, #32
   208e8:	beq	208d4 <fputs@plt+0x171d4>
   208ec:	cmn	r0, #1
   208f0:	cmpne	r0, #10
   208f4:	beq	20940 <fputs@plt+0x17240>
   208f8:	movw	r4, #3344	; 0xd10
   208fc:	movt	r4, #7
   20900:	bl	1e7bc <fputs@plt+0x150bc>
   20904:	ldr	r1, [r4]
   20908:	bl	9700 <fputs@plt>
   2090c:	mov	r0, #0
   20910:	mov	r1, r0
   20914:	mov	r2, r0
   20918:	bl	1f3c0 <fputs@plt+0x15cc0>
   2091c:	cmp	r0, #10
   20920:	cmnne	r0, #1
   20924:	bne	20900 <fputs@plt+0x17200>
   20928:	ldr	r1, [r4]
   2092c:	mov	r0, #10
   20930:	bl	95ec <fputc@plt>
   20934:	mov	r0, #1
   20938:	pop	{r4, lr}
   2093c:	b	d4d4 <fputs@plt+0x3dd4>
   20940:	movw	r4, #3344	; 0xd10
   20944:	movt	r4, #7
   20948:	movw	r0, #57908	; 0xe234
   2094c:	mov	r1, #1
   20950:	ldr	r3, [r4]
   20954:	mov	r2, #11
   20958:	movt	r0, #4
   2095c:	bl	9580 <fwrite@plt>
   20960:	b	20928 <fputs@plt+0x17228>
   20964:	movw	r0, #3632	; 0xe30
   20968:	movt	r0, #7
   2096c:	push	{r4, lr}
   20970:	movw	r4, #3232	; 0xca0
   20974:	ldr	r3, [r0, #164]	; 0xa4
   20978:	movt	r4, #7
   2097c:	sub	sp, sp, #32
   20980:	ldr	r2, [r4]
   20984:	bic	r1, r3, #16
   20988:	cmp	r1, #13
   2098c:	str	r2, [sp, #28]
   20990:	beq	209d8 <fputs@plt+0x172d8>
   20994:	cmp	r3, #18
   20998:	beq	209d8 <fputs@plt+0x172d8>
   2099c:	cmp	r3, #25
   209a0:	beq	209d8 <fputs@plt+0x172d8>
   209a4:	add	r0, r0, #144	; 0x90
   209a8:	bl	1afb0 <fputs@plt+0x118b0>
   209ac:	mov	r1, r0
   209b0:	add	r0, sp, #8
   209b4:	bl	440a0 <fputs@plt+0x3a9a0>
   209b8:	movw	r3, #18728	; 0x4928
   209bc:	movw	r1, #57920	; 0xe240
   209c0:	movt	r3, #7
   209c4:	add	r2, sp, #8
   209c8:	str	r3, [sp]
   209cc:	movt	r1, #4
   209d0:	mov	r0, #2
   209d4:	bl	1c8f4 <fputs@plt+0x131f4>
   209d8:	ldr	r2, [sp, #28]
   209dc:	ldr	r3, [r4]
   209e0:	cmp	r2, r3
   209e4:	bne	209f0 <fputs@plt+0x172f0>
   209e8:	add	sp, sp, #32
   209ec:	pop	{r4, pc}
   209f0:	bl	95d4 <__stack_chk_fail@plt>
   209f4:	push	{r4, lr}
   209f8:	mov	r4, r0
   209fc:	bl	42d30 <fputs@plt+0x39630>
   20a00:	ldr	r3, [pc, #8]	; 20a10 <fputs@plt+0x17310>
   20a04:	mov	r0, r4
   20a08:	str	r3, [r4]
   20a0c:	pop	{r4, pc}
   20a10:	ldrdeq	sp, [r4], -r0
   20a14:	push	{r3, r4, r5, lr}
   20a18:	mov	r4, r0
   20a1c:	mov	r5, r1
   20a20:	bl	b788 <fputs@plt+0x2088>
   20a24:	ldr	r3, [pc, #12]	; 20a38 <fputs@plt+0x17338>
   20a28:	mov	r0, r4
   20a2c:	str	r5, [r4, #8]
   20a30:	str	r3, [r4]
   20a34:	pop	{r3, r4, r5, pc}
   20a38:	andeq	sp, r4, r0, lsl #8
   20a3c:	push	{r3, r4, r5, lr}
   20a40:	mov	r4, r0
   20a44:	mov	r5, r1
   20a48:	bl	b788 <fputs@plt+0x2088>
   20a4c:	ldr	r3, [pc, #12]	; 20a60 <fputs@plt+0x17360>
   20a50:	mov	r0, r4
   20a54:	str	r5, [r4, #8]
   20a58:	str	r3, [r4]
   20a5c:	pop	{r3, r4, r5, pc}
   20a60:	strdeq	sp, [r4], -r0
   20a64:	stm	r0, {r1, r2, r3}
   20a68:	bx	lr
   20a6c:	ldr	r3, [r0]
   20a70:	cmp	r3, r1
   20a74:	bgt	20a94 <fputs@plt+0x17394>
   20a78:	ldr	r0, [r0, #4]
   20a7c:	cmp	r0, #0
   20a80:	ble	20a9c <fputs@plt+0x1739c>
   20a84:	cmp	r1, r0
   20a88:	movgt	r0, #0
   20a8c:	movle	r0, #1
   20a90:	bx	lr
   20a94:	mov	r0, #0
   20a98:	bx	lr
   20a9c:	mov	r0, #1
   20aa0:	bx	lr
   20aa4:	movw	r3, #3632	; 0xe30
   20aa8:	movt	r3, #7
   20aac:	ldr	r3, [r3, #516]	; 0x204
   20ab0:	cmp	r3, #0
   20ab4:	bne	20ad0 <fputs@plt+0x173d0>
   20ab8:	b	20ae8 <fputs@plt+0x173e8>
   20abc:	cmp	r0, r2
   20ac0:	ble	20ae8 <fputs@plt+0x173e8>
   20ac4:	ldr	r3, [r3, #8]
   20ac8:	cmp	r3, #0
   20acc:	beq	20af0 <fputs@plt+0x173f0>
   20ad0:	ldr	r2, [r3]
   20ad4:	cmp	r0, r2
   20ad8:	blt	20ac4 <fputs@plt+0x173c4>
   20adc:	ldr	r2, [r3, #4]
   20ae0:	cmp	r2, #0
   20ae4:	bgt	20abc <fputs@plt+0x173bc>
   20ae8:	mov	r0, #1
   20aec:	bx	lr
   20af0:	mov	r0, r3
   20af4:	bx	lr
   20af8:	mov	r3, r1
   20afc:	movw	r2, #57988	; 0xe284
   20b00:	mov	r1, #1
   20b04:	movt	r2, #4
   20b08:	b	95e0 <__fprintf_chk@plt>
   20b0c:	movw	r3, #45408	; 0xb160
   20b10:	movt	r3, #6
   20b14:	ldr	r2, [r3, #28]
   20b18:	cmn	r2, #1
   20b1c:	beq	20b6c <fputs@plt+0x1746c>
   20b20:	cmp	r2, r0
   20b24:	bgt	20b6c <fputs@plt+0x1746c>
   20b28:	ldr	ip, [r3, #32]
   20b2c:	movw	r2, #45408	; 0xb160
   20b30:	movt	r2, #6
   20b34:	cmp	r0, ip
   20b38:	strgt	r0, [r2, #32]
   20b3c:	ldr	r2, [r3, #36]	; 0x24
   20b40:	cmn	r2, #1
   20b44:	beq	20b50 <fputs@plt+0x17450>
   20b48:	cmp	r2, r1
   20b4c:	ble	20b54 <fputs@plt+0x17454>
   20b50:	str	r1, [r3, #36]	; 0x24
   20b54:	ldr	r2, [r3, #40]	; 0x28
   20b58:	movw	r3, #45408	; 0xb160
   20b5c:	movt	r3, #6
   20b60:	cmp	r1, r2
   20b64:	strgt	r1, [r3, #40]	; 0x28
   20b68:	bx	lr
   20b6c:	str	r0, [r3, #28]
   20b70:	b	20b28 <fputs@plt+0x17428>
   20b74:	movw	r3, #45408	; 0xb160
   20b78:	movt	r3, #6
   20b7c:	mvn	r2, #0
   20b80:	str	r2, [r3, #28]
   20b84:	str	r2, [r3, #36]	; 0x24
   20b88:	str	r2, [r3, #32]
   20b8c:	str	r2, [r3, #40]	; 0x28
   20b90:	bx	lr
   20b94:	movw	ip, #45408	; 0xb160
   20b98:	movt	ip, #6
   20b9c:	push	{r4}		; (str r4, [sp, #-4]!)
   20ba0:	ldr	r4, [ip, #28]
   20ba4:	str	r4, [r0]
   20ba8:	ldr	r0, [ip, #36]	; 0x24
   20bac:	pop	{r4}		; (ldr r4, [sp], #4)
   20bb0:	str	r0, [r1]
   20bb4:	ldr	r1, [ip, #32]
   20bb8:	str	r1, [r2]
   20bbc:	ldr	r2, [ip, #40]	; 0x28
   20bc0:	str	r2, [r3]
   20bc4:	bx	lr
   20bc8:	push	{r4, r5, r6, lr}
   20bcc:	movw	r4, #3232	; 0xca0
   20bd0:	movt	r4, #7
   20bd4:	sub	sp, sp, #8
   20bd8:	mov	r2, #0
   20bdc:	mov	r6, r1
   20be0:	ldr	r3, [r4]
   20be4:	mov	r1, r0
   20be8:	mov	r0, sp
   20bec:	str	r3, [sp, #4]
   20bf0:	bl	4a4a0 <_ZdlPv@@Base+0x1450>
   20bf4:	mov	r0, #12
   20bf8:	bl	49000 <_Znwj@@Base>
   20bfc:	mov	r5, r0
   20c00:	bl	b788 <fputs@plt+0x2088>
   20c04:	ldr	r3, [pc, #60]	; 20c48 <fputs@plt+0x17548>
   20c08:	mov	r2, r5
   20c0c:	str	r6, [r5, #8]
   20c10:	ldr	r0, [pc, #52]	; 20c4c <fputs@plt+0x1754c>
   20c14:	str	r3, [r5]
   20c18:	ldr	r1, [sp]
   20c1c:	bl	b7f4 <fputs@plt+0x20f4>
   20c20:	ldr	r2, [sp, #4]
   20c24:	ldr	r3, [r4]
   20c28:	cmp	r2, r3
   20c2c:	bne	20c38 <fputs@plt+0x17538>
   20c30:	add	sp, sp, #8
   20c34:	pop	{r4, r5, r6, pc}
   20c38:	bl	95d4 <__stack_chk_fail@plt>
   20c3c:	mov	r0, r5
   20c40:	bl	49050 <_ZdlPv@@Base>
   20c44:	bl	9460 <__cxa_end_cleanup@plt>
   20c48:			; <UNDEFINED> instruction: 0x0004d3b8
   20c4c:	andeq	r0, r7, r0, ror #28
   20c50:	push	{r4, r5, r6, r7, lr}
   20c54:	movw	r6, #3232	; 0xca0
   20c58:	movt	r6, #7
   20c5c:	sub	sp, sp, #12
   20c60:	movw	r0, #58104	; 0xe2f8
   20c64:	movw	r1, #2232	; 0x8b8
   20c68:	ldr	r3, [r6]
   20c6c:	movt	r0, #4
   20c70:	movt	r1, #2
   20c74:	str	r3, [sp, #4]
   20c78:	bl	20bc8 <fputs@plt+0x174c8>
   20c7c:	movw	r0, #58108	; 0xe2fc
   20c80:	movw	r1, #34052	; 0x8504
   20c84:	movt	r0, #4
   20c88:	movt	r1, #2
   20c8c:	bl	20bc8 <fputs@plt+0x174c8>
   20c90:	movw	r0, #58112	; 0xe300
   20c94:	movw	r1, #41964	; 0xa3ec
   20c98:	movt	r0, #4
   20c9c:	movt	r1, #2
   20ca0:	bl	20bc8 <fputs@plt+0x174c8>
   20ca4:	movw	r0, #58116	; 0xe304
   20ca8:	movw	r1, #42000	; 0xa410
   20cac:	movt	r0, #4
   20cb0:	movt	r1, #2
   20cb4:	bl	20bc8 <fputs@plt+0x174c8>
   20cb8:	movw	r0, #58120	; 0xe308
   20cbc:	movw	r1, #42016	; 0xa420
   20cc0:	movt	r0, #4
   20cc4:	movt	r1, #2
   20cc8:	bl	20bc8 <fputs@plt+0x174c8>
   20ccc:	movw	r0, #58124	; 0xe30c
   20cd0:	movw	r1, #42052	; 0xa444
   20cd4:	movt	r0, #4
   20cd8:	movt	r1, #2
   20cdc:	bl	20bc8 <fputs@plt+0x174c8>
   20ce0:	movw	r0, #58132	; 0xe314
   20ce4:	movw	r1, #39368	; 0x99c8
   20ce8:	movt	r0, #4
   20cec:	movt	r1, #2
   20cf0:	bl	20bc8 <fputs@plt+0x174c8>
   20cf4:	movw	r0, #58136	; 0xe318
   20cf8:	movw	r1, #39400	; 0x99e8
   20cfc:	movt	r0, #4
   20d00:	movt	r1, #2
   20d04:	bl	20bc8 <fputs@plt+0x174c8>
   20d08:	movw	r0, #58140	; 0xe31c
   20d0c:	movw	r1, #34544	; 0x86f0
   20d10:	movt	r0, #4
   20d14:	movt	r1, #2
   20d18:	bl	20bc8 <fputs@plt+0x174c8>
   20d1c:	movw	r0, #58148	; 0xe324
   20d20:	movw	r1, #29876	; 0x74b4
   20d24:	movt	r0, #4
   20d28:	movt	r1, #2
   20d2c:	bl	20bc8 <fputs@plt+0x174c8>
   20d30:	movw	r0, #58160	; 0xe330
   20d34:	movw	r1, #33540	; 0x8304
   20d38:	movt	r0, #4
   20d3c:	movt	r1, #2
   20d40:	bl	20bc8 <fputs@plt+0x174c8>
   20d44:	movw	r0, #58164	; 0xe334
   20d48:	movw	r1, #43568	; 0xaa30
   20d4c:	movt	r0, #4
   20d50:	movt	r1, #2
   20d54:	bl	20bc8 <fputs@plt+0x174c8>
   20d58:	movw	r0, #58172	; 0xe33c
   20d5c:	movw	r1, #48360	; 0xbce8
   20d60:	movt	r0, #4
   20d64:	movt	r1, #2
   20d68:	bl	20bc8 <fputs@plt+0x174c8>
   20d6c:	movw	r0, #58176	; 0xe340
   20d70:	movw	r1, #47016	; 0xb7a8
   20d74:	movt	r0, #4
   20d78:	movt	r1, #2
   20d7c:	bl	20bc8 <fputs@plt+0x174c8>
   20d80:	movw	r0, #58184	; 0xe348
   20d84:	movw	r1, #40072	; 0x9c88
   20d88:	movt	r0, #4
   20d8c:	movt	r1, #2
   20d90:	bl	20bc8 <fputs@plt+0x174c8>
   20d94:	movw	r0, #58192	; 0xe350
   20d98:	movw	r1, #34236	; 0x85bc
   20d9c:	movt	r0, #4
   20da0:	movt	r1, #2
   20da4:	bl	20bc8 <fputs@plt+0x174c8>
   20da8:	movw	r0, #58200	; 0xe358
   20dac:	movw	r1, #56520	; 0xdcc8
   20db0:	movt	r0, #4
   20db4:	movt	r1, #2
   20db8:	bl	20bc8 <fputs@plt+0x174c8>
   20dbc:	movw	r0, #58208	; 0xe360
   20dc0:	movw	r1, #35956	; 0x8c74
   20dc4:	movt	r0, #4
   20dc8:	movt	r1, #2
   20dcc:	bl	20bc8 <fputs@plt+0x174c8>
   20dd0:	movw	r0, #60676	; 0xed04
   20dd4:	movw	r1, #33076	; 0x8134
   20dd8:	movt	r0, #4
   20ddc:	movt	r1, #2
   20de0:	bl	20bc8 <fputs@plt+0x174c8>
   20de4:	movw	r0, #58216	; 0xe368
   20de8:	movw	r1, #33604	; 0x8344
   20dec:	movt	r0, #4
   20df0:	movt	r1, #2
   20df4:	bl	20bc8 <fputs@plt+0x174c8>
   20df8:	movw	r0, #58228	; 0xe374
   20dfc:	movw	r1, #43756	; 0xaaec
   20e00:	movt	r0, #4
   20e04:	movt	r1, #2
   20e08:	bl	20bc8 <fputs@plt+0x174c8>
   20e0c:	movw	r0, #58240	; 0xe380
   20e10:	movw	r1, #31456	; 0x7ae0
   20e14:	movt	r0, #4
   20e18:	movt	r1, #2
   20e1c:	bl	20bc8 <fputs@plt+0x174c8>
   20e20:	movw	r0, #59464	; 0xe848
   20e24:	movw	r1, #41860	; 0xa384
   20e28:	movt	r0, #4
   20e2c:	movt	r1, #2
   20e30:	bl	20bc8 <fputs@plt+0x174c8>
   20e34:	movw	r0, #58244	; 0xe384
   20e38:	movw	r1, #41896	; 0xa3a8
   20e3c:	movt	r0, #4
   20e40:	movt	r1, #2
   20e44:	bl	20bc8 <fputs@plt+0x174c8>
   20e48:	movw	r0, #58248	; 0xe388
   20e4c:	movw	r1, #30700	; 0x77ec
   20e50:	movt	r0, #4
   20e54:	movt	r1, #2
   20e58:	bl	20bc8 <fputs@plt+0x174c8>
   20e5c:	movw	r0, #58260	; 0xe394
   20e60:	movw	r1, #41912	; 0xa3b8
   20e64:	movt	r0, #4
   20e68:	movt	r1, #2
   20e6c:	bl	20bc8 <fputs@plt+0x174c8>
   20e70:	movw	r0, #58264	; 0xe398
   20e74:	movw	r1, #41948	; 0xa3dc
   20e78:	movt	r0, #4
   20e7c:	movt	r1, #2
   20e80:	bl	20bc8 <fputs@plt+0x174c8>
   20e84:	movw	r0, #58272	; 0xe3a0
   20e88:	movw	r1, #42488	; 0xa5f8
   20e8c:	movt	r0, #4
   20e90:	movt	r1, #2
   20e94:	bl	20bc8 <fputs@plt+0x174c8>
   20e98:	movw	r0, #58280	; 0xe3a8
   20e9c:	movw	r1, #35320	; 0x89f8
   20ea0:	movt	r0, #4
   20ea4:	movt	r1, #2
   20ea8:	bl	20bc8 <fputs@plt+0x174c8>
   20eac:	movw	r0, #58288	; 0xe3b0
   20eb0:	movw	r1, #37808	; 0x93b0
   20eb4:	movt	r0, #4
   20eb8:	movt	r1, #2
   20ebc:	bl	20bc8 <fputs@plt+0x174c8>
   20ec0:	movw	r0, #58292	; 0xe3b4
   20ec4:	movw	r1, #39324	; 0x999c
   20ec8:	movt	r0, #4
   20ecc:	movt	r1, #2
   20ed0:	bl	20bc8 <fputs@plt+0x174c8>
   20ed4:	movw	r0, #58296	; 0xe3b8
   20ed8:	movw	r1, #39356	; 0x99bc
   20edc:	movt	r0, #4
   20ee0:	movt	r1, #2
   20ee4:	bl	20bc8 <fputs@plt+0x174c8>
   20ee8:	movw	r0, #58612	; 0xe4f4
   20eec:	movw	r1, #31120	; 0x7990
   20ef0:	movt	r0, #4
   20ef4:	movt	r1, #2
   20ef8:	bl	20bc8 <fputs@plt+0x174c8>
   20efc:	movw	r0, #58300	; 0xe3bc
   20f00:	movw	r1, #29856	; 0x74a0
   20f04:	movt	r0, #4
   20f08:	movt	r1, #2
   20f0c:	bl	20bc8 <fputs@plt+0x174c8>
   20f10:	movw	r0, #58304	; 0xe3c0
   20f14:	movw	r1, #29836	; 0x748c
   20f18:	movt	r0, #4
   20f1c:	movt	r1, #2
   20f20:	bl	20bc8 <fputs@plt+0x174c8>
   20f24:	movw	r0, #58308	; 0xe3c4
   20f28:	movw	r1, #43448	; 0xa9b8
   20f2c:	movt	r0, #4
   20f30:	movt	r1, #2
   20f34:	bl	20bc8 <fputs@plt+0x174c8>
   20f38:	movw	r0, #58620	; 0xe4fc
   20f3c:	movw	r1, #33508	; 0x82e4
   20f40:	movt	r0, #4
   20f44:	movt	r1, #2
   20f48:	bl	20bc8 <fputs@plt+0x174c8>
   20f4c:	movw	r0, #58312	; 0xe3c8
   20f50:	movw	r1, #29816	; 0x7478
   20f54:	movt	r0, #4
   20f58:	movt	r1, #2
   20f5c:	bl	20bc8 <fputs@plt+0x174c8>
   20f60:	movw	r0, #16172	; 0x3f2c
   20f64:	movw	r1, #52732	; 0xcdfc
   20f68:	movt	r0, #5
   20f6c:	movt	r1, #2
   20f70:	bl	20bc8 <fputs@plt+0x174c8>
   20f74:	movw	r0, #58316	; 0xe3cc
   20f78:	movw	r1, #40084	; 0x9c94
   20f7c:	movt	r0, #4
   20f80:	movt	r1, #2
   20f84:	bl	20bc8 <fputs@plt+0x174c8>
   20f88:	movw	r0, #58324	; 0xe3d4
   20f8c:	movw	r1, #47172	; 0xb844
   20f90:	movt	r0, #4
   20f94:	movt	r1, #2
   20f98:	bl	20bc8 <fputs@plt+0x174c8>
   20f9c:	movw	r0, #58332	; 0xe3dc
   20fa0:	movw	r1, #32476	; 0x7edc
   20fa4:	movt	r0, #4
   20fa8:	movt	r1, #2
   20fac:	bl	20bc8 <fputs@plt+0x174c8>
   20fb0:	movw	r0, #58340	; 0xe3e4
   20fb4:	movw	r1, #55064	; 0xd718
   20fb8:	movt	r0, #4
   20fbc:	movt	r1, #2
   20fc0:	bl	20bc8 <fputs@plt+0x174c8>
   20fc4:	movw	r0, #58344	; 0xe3e8
   20fc8:	movw	r1, #55112	; 0xd748
   20fcc:	movt	r0, #4
   20fd0:	movt	r1, #2
   20fd4:	bl	20bc8 <fputs@plt+0x174c8>
   20fd8:	movw	r0, #58348	; 0xe3ec
   20fdc:	movw	r1, #42068	; 0xa454
   20fe0:	movt	r0, #4
   20fe4:	movt	r1, #2
   20fe8:	bl	20bc8 <fputs@plt+0x174c8>
   20fec:	movw	r0, #58352	; 0xe3f0
   20ff0:	movw	r1, #42116	; 0xa484
   20ff4:	movt	r0, #4
   20ff8:	movt	r1, #2
   20ffc:	bl	20bc8 <fputs@plt+0x174c8>
   21000:	movw	r0, #58360	; 0xe3f8
   21004:	movw	r1, #31608	; 0x7b78
   21008:	movt	r0, #4
   2100c:	movt	r1, #2
   21010:	bl	20bc8 <fputs@plt+0x174c8>
   21014:	movw	r0, #58364	; 0xe3fc
   21018:	movw	r1, #33572	; 0x8324
   2101c:	movt	r0, #4
   21020:	movt	r1, #2
   21024:	bl	20bc8 <fputs@plt+0x174c8>
   21028:	movw	r0, #58368	; 0xe400
   2102c:	movw	r1, #49108	; 0xbfd4
   21030:	movt	r0, #4
   21034:	movt	r1, #2
   21038:	bl	20bc8 <fputs@plt+0x174c8>
   2103c:	movw	r0, #58372	; 0xe404
   21040:	movw	r1, #42940	; 0xa7bc
   21044:	movt	r0, #4
   21048:	movt	r1, #2
   2104c:	bl	20bc8 <fputs@plt+0x174c8>
   21050:	movw	r0, #58376	; 0xe408
   21054:	movw	r1, #30680	; 0x77d8
   21058:	movt	r0, #4
   2105c:	movt	r1, #2
   21060:	bl	20bc8 <fputs@plt+0x174c8>
   21064:	movw	r0, #58744	; 0xe578
   21068:	movw	r1, #25548	; 0x63cc
   2106c:	movt	r0, #4
   21070:	movt	r1, #2
   21074:	bl	20bc8 <fputs@plt+0x174c8>
   21078:	movw	r0, #58384	; 0xe410
   2107c:	movw	r1, #35780	; 0x8bc4
   21080:	movt	r0, #4
   21084:	movt	r1, #2
   21088:	bl	20bc8 <fputs@plt+0x174c8>
   2108c:	movw	r0, #58392	; 0xe418
   21090:	movw	r1, #35868	; 0x8c1c
   21094:	movt	r0, #4
   21098:	movt	r1, #2
   2109c:	bl	20bc8 <fputs@plt+0x174c8>
   210a0:	movw	r0, #58400	; 0xe420
   210a4:	movw	r1, #42748	; 0xa6fc
   210a8:	movt	r0, #4
   210ac:	movt	r1, #2
   210b0:	bl	20bc8 <fputs@plt+0x174c8>
   210b4:	movw	r0, #58408	; 0xe428
   210b8:	movw	r1, #47596	; 0xb9ec
   210bc:	movt	r0, #4
   210c0:	movt	r1, #2
   210c4:	bl	20bc8 <fputs@plt+0x174c8>
   210c8:	movw	r0, #58412	; 0xe42c
   210cc:	movw	r1, #47924	; 0xbb34
   210d0:	movt	r0, #4
   210d4:	movt	r1, #2
   210d8:	bl	20bc8 <fputs@plt+0x174c8>
   210dc:	movw	r0, #58416	; 0xe430
   210e0:	movw	r1, #30396	; 0x76bc
   210e4:	movt	r0, #4
   210e8:	movt	r1, #2
   210ec:	bl	20bc8 <fputs@plt+0x174c8>
   210f0:	movw	r0, #58420	; 0xe434
   210f4:	movw	r1, #44844	; 0xaf2c
   210f8:	movt	r0, #4
   210fc:	movt	r1, #2
   21100:	bl	20bc8 <fputs@plt+0x174c8>
   21104:	movw	r0, #58428	; 0xe43c
   21108:	movw	r1, #44244	; 0xacd4
   2110c:	movt	r0, #4
   21110:	movt	r1, #2
   21114:	bl	20bc8 <fputs@plt+0x174c8>
   21118:	movw	r0, #58432	; 0xe440
   2111c:	movw	r1, #49856	; 0xc2c0
   21120:	movt	r0, #4
   21124:	movt	r1, #2
   21128:	bl	20bc8 <fputs@plt+0x174c8>
   2112c:	movw	r0, #58440	; 0xe448
   21130:	movw	r1, #38036	; 0x9494
   21134:	movt	r0, #4
   21138:	movt	r1, #2
   2113c:	bl	20bc8 <fputs@plt+0x174c8>
   21140:	movw	r0, #58444	; 0xe44c
   21144:	movw	r1, #37696	; 0x9340
   21148:	movt	r0, #4
   2114c:	movt	r1, #2
   21150:	bl	20bc8 <fputs@plt+0x174c8>
   21154:	movw	r0, #58452	; 0xe454
   21158:	movw	r1, #33948	; 0x849c
   2115c:	movt	r0, #4
   21160:	movt	r1, #2
   21164:	bl	20bc8 <fputs@plt+0x174c8>
   21168:	movw	r0, #58484	; 0xe474
   2116c:	movw	r1, #33992	; 0x84c8
   21170:	movt	r0, #4
   21174:	movt	r1, #2
   21178:	bl	20bc8 <fputs@plt+0x174c8>
   2117c:	movw	r0, #58456	; 0xe458
   21180:	movw	r1, #40096	; 0x9ca0
   21184:	movt	r0, #4
   21188:	movt	r1, #2
   2118c:	bl	20bc8 <fputs@plt+0x174c8>
   21190:	movw	r0, #58464	; 0xe460
   21194:	movw	r1, #31312	; 0x7a50
   21198:	movt	r0, #4
   2119c:	movt	r1, #2
   211a0:	bl	20bc8 <fputs@plt+0x174c8>
   211a4:	movw	r0, #58472	; 0xe468
   211a8:	movw	r1, #43936	; 0xaba0
   211ac:	movt	r0, #4
   211b0:	movt	r1, #2
   211b4:	bl	20bc8 <fputs@plt+0x174c8>
   211b8:	movw	r0, #58476	; 0xe46c
   211bc:	movw	r1, #32164	; 0x7da4
   211c0:	movt	r0, #4
   211c4:	movt	r1, #2
   211c8:	bl	20bc8 <fputs@plt+0x174c8>
   211cc:	movw	r0, #58488	; 0xe478
   211d0:	movw	r1, #36464	; 0x8e70
   211d4:	movt	r0, #4
   211d8:	movt	r1, #2
   211dc:	bl	20bc8 <fputs@plt+0x174c8>
   211e0:	movw	r0, #58500	; 0xe484
   211e4:	movw	r1, #48212	; 0xbc54
   211e8:	movt	r0, #4
   211ec:	movt	r1, #2
   211f0:	bl	20bc8 <fputs@plt+0x174c8>
   211f4:	movw	r0, #58504	; 0xe488
   211f8:	movw	r1, #45120	; 0xb040
   211fc:	movt	r0, #4
   21200:	movt	r1, #2
   21204:	bl	20bc8 <fputs@plt+0x174c8>
   21208:	movw	r0, #58508	; 0xe48c
   2120c:	movw	r1, #45540	; 0xb1e4
   21210:	movt	r0, #4
   21214:	movt	r1, #2
   21218:	bl	20bc8 <fputs@plt+0x174c8>
   2121c:	movw	r0, #58516	; 0xe494
   21220:	movw	r1, #46196	; 0xb474
   21224:	movt	r0, #4
   21228:	movt	r1, #2
   2122c:	bl	20bc8 <fputs@plt+0x174c8>
   21230:	movw	r0, #58520	; 0xe498
   21234:	movw	r1, #46208	; 0xb480
   21238:	movt	r0, #4
   2123c:	movt	r1, #2
   21240:	bl	20bc8 <fputs@plt+0x174c8>
   21244:	movw	r0, #58524	; 0xe49c
   21248:	movw	r1, #46220	; 0xb48c
   2124c:	movt	r0, #4
   21250:	movt	r1, #2
   21254:	bl	20bc8 <fputs@plt+0x174c8>
   21258:	movw	r0, #58528	; 0xe4a0
   2125c:	movw	r1, #46980	; 0xb784
   21260:	movt	r0, #4
   21264:	movt	r1, #2
   21268:	bl	20bc8 <fputs@plt+0x174c8>
   2126c:	movw	r0, #58532	; 0xe4a4
   21270:	movw	r1, #48564	; 0xbdb4
   21274:	movt	r0, #4
   21278:	movt	r1, #2
   2127c:	bl	20bc8 <fputs@plt+0x174c8>
   21280:	movw	r0, #58536	; 0xe4a8
   21284:	movw	r1, #47004	; 0xb79c
   21288:	movt	r0, #4
   2128c:	movt	r1, #2
   21290:	bl	20bc8 <fputs@plt+0x174c8>
   21294:	movw	r0, #58544	; 0xe4b0
   21298:	movw	r1, #46992	; 0xb790
   2129c:	movt	r0, #4
   212a0:	movt	r1, #2
   212a4:	bl	20bc8 <fputs@plt+0x174c8>
   212a8:	movw	r0, #58552	; 0xe4b8
   212ac:	movw	r1, #30660	; 0x77c4
   212b0:	movt	r0, #4
   212b4:	movt	r1, #2
   212b8:	bl	20bc8 <fputs@plt+0x174c8>
   212bc:	movw	r0, #58560	; 0xe4c0
   212c0:	movw	r1, #34924	; 0x886c
   212c4:	movt	r0, #4
   212c8:	movt	r1, #2
   212cc:	bl	20bc8 <fputs@plt+0x174c8>
   212d0:	movw	r0, #58572	; 0xe4cc
   212d4:	movw	r1, #32824	; 0x8038
   212d8:	movt	r0, #4
   212dc:	movt	r1, #2
   212e0:	bl	20bc8 <fputs@plt+0x174c8>
   212e4:	movw	r0, #58580	; 0xe4d4
   212e8:	movw	r1, #31756	; 0x7c0c
   212ec:	movt	r0, #4
   212f0:	movt	r1, #2
   212f4:	bl	20bc8 <fputs@plt+0x174c8>
   212f8:	movw	r0, #58592	; 0xe4e0
   212fc:	movw	r1, #55116	; 0xd74c
   21300:	movt	r0, #4
   21304:	movt	r1, #2
   21308:	bl	20bc8 <fputs@plt+0x174c8>
   2130c:	movw	r0, #58600	; 0xe4e8
   21310:	movw	r1, #46504	; 0xb5a8
   21314:	movt	r0, #4
   21318:	movt	r1, #2
   2131c:	bl	20bc8 <fputs@plt+0x174c8>
   21320:	movw	r0, #58608	; 0xe4f0
   21324:	movw	r1, #46512	; 0xb5b0
   21328:	movt	r0, #4
   2132c:	movt	r1, #2
   21330:	bl	20bc8 <fputs@plt+0x174c8>
   21334:	movw	r0, #58616	; 0xe4f8
   21338:	movw	r1, #36104	; 0x8d08
   2133c:	movt	r0, #4
   21340:	movt	r1, #2
   21344:	bl	20bc8 <fputs@plt+0x174c8>
   21348:	mov	r2, #0
   2134c:	mov	r0, sp
   21350:	movw	r1, #58624	; 0xe500
   21354:	movt	r1, #4
   21358:	bl	4a4a0 <_ZdlPv@@Base+0x1450>
   2135c:	mov	r0, #8
   21360:	bl	49000 <_Znwj@@Base>
   21364:	mov	r4, r0
   21368:	bl	b788 <fputs@plt+0x2088>
   2136c:	ldr	r3, [pc, #2020]	; 21b58 <fputs@plt+0x18458>
   21370:	mov	r2, r4
   21374:	movw	r0, #15304	; 0x3bc8
   21378:	movt	r0, #7
   2137c:	str	r3, [r4]
   21380:	ldr	r1, [sp]
   21384:	bl	b7f4 <fputs@plt+0x20f4>
   21388:	mov	r2, #0
   2138c:	mov	r0, sp
   21390:	movw	r1, #58628	; 0xe504
   21394:	movt	r1, #4
   21398:	bl	4a4a0 <_ZdlPv@@Base+0x1450>
   2139c:	mov	r0, #8
   213a0:	bl	49000 <_Znwj@@Base>
   213a4:	mov	r4, r0
   213a8:	bl	b788 <fputs@plt+0x2088>
   213ac:	ldr	r3, [pc, #1960]	; 21b5c <fputs@plt+0x1845c>
   213b0:	mov	r2, r4
   213b4:	movw	r0, #15304	; 0x3bc8
   213b8:	movt	r0, #7
   213bc:	str	r3, [r4]
   213c0:	ldr	r1, [sp]
   213c4:	bl	b7f4 <fputs@plt+0x20f4>
   213c8:	mov	r2, #0
   213cc:	mov	r0, sp
   213d0:	movw	r1, #58632	; 0xe508
   213d4:	movt	r1, #4
   213d8:	bl	4a4a0 <_ZdlPv@@Base+0x1450>
   213dc:	mov	r0, #12
   213e0:	bl	49000 <_Znwj@@Base>
   213e4:	mov	r5, r0
   213e8:	bl	b788 <fputs@plt+0x2088>
   213ec:	ldr	r7, [pc, #1900]	; 21b60 <fputs@plt+0x18460>
   213f0:	mov	r2, r5
   213f4:	ldr	r4, [pc, #1896]	; 21b64 <fputs@plt+0x18464>
   213f8:	movw	r0, #15304	; 0x3bc8
   213fc:	movt	r0, #7
   21400:	str	r7, [r5, #8]
   21404:	str	r4, [r5]
   21408:	ldr	r1, [sp]
   2140c:	bl	b7f4 <fputs@plt+0x20f4>
   21410:	mov	r2, #0
   21414:	mov	r0, sp
   21418:	movw	r1, #58636	; 0xe50c
   2141c:	movt	r1, #4
   21420:	bl	4a4a0 <_ZdlPv@@Base+0x1450>
   21424:	mov	r0, #24
   21428:	bl	49000 <_Znwj@@Base>
   2142c:	add	r1, r7, #16
   21430:	mov	r5, r0
   21434:	bl	42d9c <fputs@plt+0x3969c>
   21438:	mov	r2, r5
   2143c:	ldr	r1, [sp]
   21440:	movw	r0, #15304	; 0x3bc8
   21444:	movt	r0, #7
   21448:	bl	b7f4 <fputs@plt+0x20f4>
   2144c:	mov	r2, #0
   21450:	mov	r0, sp
   21454:	movw	r1, #58640	; 0xe510
   21458:	movt	r1, #4
   2145c:	bl	4a4a0 <_ZdlPv@@Base+0x1450>
   21460:	mov	r0, #8
   21464:	bl	49000 <_Znwj@@Base>
   21468:	mov	r5, r0
   2146c:	bl	b788 <fputs@plt+0x2088>
   21470:	sub	r3, r4, #96	; 0x60
   21474:	str	r3, [r5]
   21478:	mov	r2, r5
   2147c:	ldr	r1, [sp]
   21480:	movw	r0, #15304	; 0x3bc8
   21484:	movt	r0, #7
   21488:	bl	b7f4 <fputs@plt+0x20f4>
   2148c:	mov	r2, #0
   21490:	mov	r0, sp
   21494:	movw	r1, #58644	; 0xe514
   21498:	movt	r1, #4
   2149c:	bl	4a4a0 <_ZdlPv@@Base+0x1450>
   214a0:	mov	r0, #12
   214a4:	bl	49000 <_Znwj@@Base>
   214a8:	mov	r5, r0
   214ac:	bl	b788 <fputs@plt+0x2088>
   214b0:	ldr	r3, [pc, #1712]	; 21b68 <fputs@plt+0x18468>
   214b4:	mov	r2, r5
   214b8:	str	r4, [r5]
   214bc:	movw	r0, #15304	; 0x3bc8
   214c0:	movt	r0, #7
   214c4:	str	r3, [r5, #8]
   214c8:	ldr	r1, [sp]
   214cc:	bl	b7f4 <fputs@plt+0x20f4>
   214d0:	mov	r2, #0
   214d4:	mov	r0, sp
   214d8:	movw	r1, #58652	; 0xe51c
   214dc:	movt	r1, #4
   214e0:	bl	4a4a0 <_ZdlPv@@Base+0x1450>
   214e4:	mov	r0, #8
   214e8:	bl	49000 <_Znwj@@Base>
   214ec:	mov	r5, r0
   214f0:	bl	b788 <fputs@plt+0x2088>
   214f4:	sub	r3, r4, #144	; 0x90
   214f8:	str	r3, [r5]
   214fc:	mov	r2, r5
   21500:	ldr	r1, [sp]
   21504:	movw	r0, #15304	; 0x3bc8
   21508:	movt	r0, #7
   2150c:	bl	b7f4 <fputs@plt+0x20f4>
   21510:	mov	r2, #0
   21514:	mov	r0, sp
   21518:	movw	r1, #58656	; 0xe520
   2151c:	movt	r1, #4
   21520:	bl	4a4a0 <_ZdlPv@@Base+0x1450>
   21524:	mov	r0, #12
   21528:	bl	49000 <_Znwj@@Base>
   2152c:	mov	r7, r0
   21530:	bl	b788 <fputs@plt+0x2088>
   21534:	sub	r5, r4, #240	; 0xf0
   21538:	movw	r3, #61256	; 0xef48
   2153c:	str	r5, [r7]
   21540:	movt	r3, #4
   21544:	str	r3, [r7, #8]
   21548:	mov	r2, r7
   2154c:	ldr	r1, [sp]
   21550:	movw	r0, #15304	; 0x3bc8
   21554:	movt	r0, #7
   21558:	bl	b7f4 <fputs@plt+0x20f4>
   2155c:	mov	r2, #0
   21560:	mov	r0, sp
   21564:	movw	r1, #58660	; 0xe524
   21568:	movt	r1, #4
   2156c:	bl	4a4a0 <_ZdlPv@@Base+0x1450>
   21570:	mov	r0, #12
   21574:	bl	49000 <_Znwj@@Base>
   21578:	mov	r7, r0
   2157c:	bl	b788 <fputs@plt+0x2088>
   21580:	str	r4, [r7]
   21584:	movw	r3, #45508	; 0xb1c4
   21588:	movt	r3, #6
   2158c:	str	r3, [r7, #8]
   21590:	mov	r2, r7
   21594:	ldr	r1, [sp]
   21598:	movw	r0, #15304	; 0x3bc8
   2159c:	movt	r0, #7
   215a0:	bl	b7f4 <fputs@plt+0x20f4>
   215a4:	mov	r2, #0
   215a8:	mov	r0, sp
   215ac:	movw	r1, #58664	; 0xe528
   215b0:	movt	r1, #4
   215b4:	bl	4a4a0 <_ZdlPv@@Base+0x1450>
   215b8:	mov	r0, #12
   215bc:	bl	49000 <_Znwj@@Base>
   215c0:	mov	r7, r0
   215c4:	bl	b788 <fputs@plt+0x2088>
   215c8:	str	r5, [r7]
   215cc:	movw	r3, #58668	; 0xe52c
   215d0:	movt	r3, #4
   215d4:	str	r3, [r7, #8]
   215d8:	mov	r2, r7
   215dc:	ldr	r1, [sp]
   215e0:	movw	r0, #15304	; 0x3bc8
   215e4:	movt	r0, #7
   215e8:	bl	b7f4 <fputs@plt+0x20f4>
   215ec:	mov	r2, #0
   215f0:	mov	r0, sp
   215f4:	movw	r1, #58676	; 0xe534
   215f8:	movt	r1, #4
   215fc:	bl	4a4a0 <_ZdlPv@@Base+0x1450>
   21600:	mov	r0, #12
   21604:	bl	49000 <_Znwj@@Base>
   21608:	mov	r7, r0
   2160c:	bl	b788 <fputs@plt+0x2088>
   21610:	ldr	r3, [pc, #1364]	; 21b6c <fputs@plt+0x1846c>
   21614:	mov	r2, r7
   21618:	str	r4, [r7]
   2161c:	movw	r0, #15304	; 0x3bc8
   21620:	movt	r0, #7
   21624:	str	r3, [r7, #8]
   21628:	ldr	r1, [sp]
   2162c:	bl	b7f4 <fputs@plt+0x20f4>
   21630:	mov	r2, #0
   21634:	mov	r0, sp
   21638:	movw	r1, #58680	; 0xe538
   2163c:	movt	r1, #4
   21640:	bl	4a4a0 <_ZdlPv@@Base+0x1450>
   21644:	mov	r0, #12
   21648:	bl	49000 <_Znwj@@Base>
   2164c:	mov	r7, r0
   21650:	bl	b788 <fputs@plt+0x2088>
   21654:	str	r4, [r7]
   21658:	movw	r3, #45504	; 0xb1c0
   2165c:	movt	r3, #6
   21660:	str	r3, [r7, #8]
   21664:	mov	r2, r7
   21668:	ldr	r1, [sp]
   2166c:	movw	r0, #15304	; 0x3bc8
   21670:	movt	r0, #7
   21674:	bl	b7f4 <fputs@plt+0x20f4>
   21678:	mov	r2, #0
   2167c:	mov	r0, sp
   21680:	movw	r1, #58684	; 0xe53c
   21684:	movt	r1, #4
   21688:	bl	4a4a0 <_ZdlPv@@Base+0x1450>
   2168c:	mov	r0, #12
   21690:	bl	49000 <_Znwj@@Base>
   21694:	mov	r7, r0
   21698:	bl	b788 <fputs@plt+0x2088>
   2169c:	ldr	r3, [pc, #1228]	; 21b70 <fputs@plt+0x18470>
   216a0:	mov	r2, r7
   216a4:	str	r4, [r7]
   216a8:	movw	r0, #15304	; 0x3bc8
   216ac:	movt	r0, #7
   216b0:	str	r3, [r7, #8]
   216b4:	ldr	r1, [sp]
   216b8:	bl	b7f4 <fputs@plt+0x20f4>
   216bc:	mov	r2, #0
   216c0:	mov	r0, sp
   216c4:	movw	r1, #58692	; 0xe544
   216c8:	movt	r1, #4
   216cc:	bl	4a4a0 <_ZdlPv@@Base+0x1450>
   216d0:	mov	r0, #12
   216d4:	bl	49000 <_Znwj@@Base>
   216d8:	movw	r3, #45488	; 0xb1b0
   216dc:	movt	r3, #6
   216e0:	ldr	r7, [r3]
   216e4:	mov	r4, r0
   216e8:	bl	b788 <fputs@plt+0x2088>
   216ec:	str	r7, [r4, #8]
   216f0:	mov	r2, r4
   216f4:	str	r5, [r4]
   216f8:	movw	r0, #15304	; 0x3bc8
   216fc:	ldr	r1, [sp]
   21700:	movt	r0, #7
   21704:	bl	b7f4 <fputs@plt+0x20f4>
   21708:	mov	r2, #0
   2170c:	mov	r0, sp
   21710:	movw	r1, #58696	; 0xe548
   21714:	movt	r1, #4
   21718:	bl	4a4a0 <_ZdlPv@@Base+0x1450>
   2171c:	mov	r0, #12
   21720:	bl	49000 <_Znwj@@Base>
   21724:	movw	r3, #45480	; 0xb1a8
   21728:	movt	r3, #6
   2172c:	ldr	r7, [r3]
   21730:	mov	r4, r0
   21734:	bl	b788 <fputs@plt+0x2088>
   21738:	str	r7, [r4, #8]
   2173c:	mov	r2, r4
   21740:	str	r5, [r4]
   21744:	movw	r0, #15304	; 0x3bc8
   21748:	ldr	r1, [sp]
   2174c:	movt	r0, #7
   21750:	bl	b7f4 <fputs@plt+0x20f4>
   21754:	mov	r2, #0
   21758:	mov	r0, sp
   2175c:	movw	r1, #58700	; 0xe54c
   21760:	movt	r1, #4
   21764:	bl	4a4a0 <_ZdlPv@@Base+0x1450>
   21768:	mov	r0, #12
   2176c:	bl	49000 <_Znwj@@Base>
   21770:	movw	r3, #45484	; 0xb1ac
   21774:	movt	r3, #6
   21778:	ldr	r7, [r3]
   2177c:	mov	r4, r0
   21780:	bl	b788 <fputs@plt+0x2088>
   21784:	str	r5, [r4]
   21788:	mov	r2, r4
   2178c:	str	r7, [r4, #8]
   21790:	movw	r0, #15304	; 0x3bc8
   21794:	ldr	r1, [sp]
   21798:	movt	r0, #7
   2179c:	bl	b7f4 <fputs@plt+0x20f4>
   217a0:	mov	r2, #0
   217a4:	mov	r0, sp
   217a8:	movw	r1, #58704	; 0xe550
   217ac:	movt	r1, #4
   217b0:	bl	4a4a0 <_ZdlPv@@Base+0x1450>
   217b4:	mov	r0, #20
   217b8:	bl	49000 <_Znwj@@Base>
   217bc:	mov	r4, r0
   217c0:	bl	42d30 <fputs@plt+0x39630>
   217c4:	sub	r3, r5, #48	; 0x30
   217c8:	str	r3, [r4]
   217cc:	mov	r2, r4
   217d0:	ldr	r1, [sp]
   217d4:	movw	r0, #15304	; 0x3bc8
   217d8:	movt	r0, #7
   217dc:	bl	b7f4 <fputs@plt+0x20f4>
   217e0:	mov	r2, #0
   217e4:	mov	r0, sp
   217e8:	movw	r1, #58708	; 0xe554
   217ec:	movt	r1, #4
   217f0:	bl	4a4a0 <_ZdlPv@@Base+0x1450>
   217f4:	mov	r0, #24
   217f8:	bl	49000 <_Znwj@@Base>
   217fc:	ldr	r1, [pc, #880]	; 21b74 <fputs@plt+0x18474>
   21800:	mov	r4, r0
   21804:	bl	42d9c <fputs@plt+0x3969c>
   21808:	mov	r2, r4
   2180c:	ldr	r1, [sp]
   21810:	movw	r0, #15304	; 0x3bc8
   21814:	movt	r0, #7
   21818:	bl	b7f4 <fputs@plt+0x20f4>
   2181c:	mov	r2, #0
   21820:	mov	r0, sp
   21824:	movw	r1, #58712	; 0xe558
   21828:	movt	r1, #4
   2182c:	bl	4a4a0 <_ZdlPv@@Base+0x1450>
   21830:	mov	r0, #24
   21834:	bl	49000 <_Znwj@@Base>
   21838:	ldr	r1, [pc, #824]	; 21b78 <fputs@plt+0x18478>
   2183c:	mov	r4, r0
   21840:	bl	42d9c <fputs@plt+0x3969c>
   21844:	mov	r2, r4
   21848:	ldr	r1, [sp]
   2184c:	movw	r0, #15304	; 0x3bc8
   21850:	movt	r0, #7
   21854:	bl	b7f4 <fputs@plt+0x20f4>
   21858:	mov	r2, #0
   2185c:	mov	r0, sp
   21860:	movw	r1, #58716	; 0xe55c
   21864:	movt	r1, #4
   21868:	bl	4a4a0 <_ZdlPv@@Base+0x1450>
   2186c:	mov	r0, #24
   21870:	bl	49000 <_Znwj@@Base>
   21874:	ldr	r1, [pc, #768]	; 21b7c <fputs@plt+0x1847c>
   21878:	mov	r4, r0
   2187c:	bl	42d9c <fputs@plt+0x3969c>
   21880:	mov	r2, r4
   21884:	ldr	r1, [sp]
   21888:	movw	r0, #15304	; 0x3bc8
   2188c:	movt	r0, #7
   21890:	bl	b7f4 <fputs@plt+0x20f4>
   21894:	mov	r2, #0
   21898:	mov	r0, sp
   2189c:	movw	r1, #58720	; 0xe560
   218a0:	movt	r1, #4
   218a4:	bl	4a4a0 <_ZdlPv@@Base+0x1450>
   218a8:	mov	r0, #24
   218ac:	bl	49000 <_Znwj@@Base>
   218b0:	ldr	r1, [pc, #712]	; 21b80 <fputs@plt+0x18480>
   218b4:	mov	r4, r0
   218b8:	bl	42d9c <fputs@plt+0x3969c>
   218bc:	mov	r2, r4
   218c0:	ldr	r1, [sp]
   218c4:	movw	r0, #15304	; 0x3bc8
   218c8:	movt	r0, #7
   218cc:	bl	b7f4 <fputs@plt+0x20f4>
   218d0:	mov	r2, #0
   218d4:	mov	r0, sp
   218d8:	movw	r1, #58724	; 0xe564
   218dc:	movt	r1, #4
   218e0:	bl	4a4a0 <_ZdlPv@@Base+0x1450>
   218e4:	mov	r0, #24
   218e8:	bl	49000 <_Znwj@@Base>
   218ec:	ldr	r1, [pc, #656]	; 21b84 <fputs@plt+0x18484>
   218f0:	mov	r4, r0
   218f4:	bl	42d9c <fputs@plt+0x3969c>
   218f8:	mov	r2, r4
   218fc:	ldr	r1, [sp]
   21900:	movw	r0, #15304	; 0x3bc8
   21904:	movt	r0, #7
   21908:	bl	b7f4 <fputs@plt+0x20f4>
   2190c:	mov	r2, #0
   21910:	mov	r0, sp
   21914:	movw	r1, #58732	; 0xe56c
   21918:	movt	r1, #4
   2191c:	bl	4a4a0 <_ZdlPv@@Base+0x1450>
   21920:	mov	r0, #24
   21924:	bl	49000 <_Znwj@@Base>
   21928:	ldr	r1, [pc, #600]	; 21b88 <fputs@plt+0x18488>
   2192c:	mov	r4, r0
   21930:	bl	42d9c <fputs@plt+0x3969c>
   21934:	mov	r2, r4
   21938:	ldr	r1, [sp]
   2193c:	movw	r0, #15304	; 0x3bc8
   21940:	movt	r0, #7
   21944:	bl	b7f4 <fputs@plt+0x20f4>
   21948:	mov	r2, #0
   2194c:	mov	r0, sp
   21950:	movw	r1, #58740	; 0xe574
   21954:	movt	r1, #4
   21958:	bl	4a4a0 <_ZdlPv@@Base+0x1450>
   2195c:	mov	r0, #24
   21960:	bl	49000 <_Znwj@@Base>
   21964:	ldr	r1, [pc, #544]	; 21b8c <fputs@plt+0x1848c>
   21968:	mov	r4, r0
   2196c:	bl	42d9c <fputs@plt+0x3969c>
   21970:	mov	r2, r4
   21974:	ldr	r1, [sp]
   21978:	movw	r0, #15304	; 0x3bc8
   2197c:	movt	r0, #7
   21980:	bl	b7f4 <fputs@plt+0x20f4>
   21984:	mov	r2, #0
   21988:	mov	r0, sp
   2198c:	movw	r1, #58748	; 0xe57c
   21990:	movt	r1, #4
   21994:	bl	4a4a0 <_ZdlPv@@Base+0x1450>
   21998:	mov	r0, #24
   2199c:	bl	49000 <_Znwj@@Base>
   219a0:	ldr	r1, [pc, #488]	; 21b90 <fputs@plt+0x18490>
   219a4:	mov	r4, r0
   219a8:	bl	42d9c <fputs@plt+0x3969c>
   219ac:	mov	r2, r4
   219b0:	ldr	r1, [sp]
   219b4:	movw	r0, #15304	; 0x3bc8
   219b8:	movt	r0, #7
   219bc:	bl	b7f4 <fputs@plt+0x20f4>
   219c0:	mov	r2, #0
   219c4:	mov	r0, sp
   219c8:	movw	r1, #58756	; 0xe584
   219cc:	movt	r1, #4
   219d0:	bl	4a4a0 <_ZdlPv@@Base+0x1450>
   219d4:	mov	r0, #24
   219d8:	bl	49000 <_Znwj@@Base>
   219dc:	ldr	r1, [pc, #432]	; 21b94 <fputs@plt+0x18494>
   219e0:	mov	r4, r0
   219e4:	bl	42d9c <fputs@plt+0x3969c>
   219e8:	mov	r2, r4
   219ec:	ldr	r1, [sp]
   219f0:	movw	r0, #15304	; 0x3bc8
   219f4:	movt	r0, #7
   219f8:	bl	b7f4 <fputs@plt+0x20f4>
   219fc:	mov	r2, #0
   21a00:	mov	r0, sp
   21a04:	movw	r1, #58764	; 0xe58c
   21a08:	movt	r1, #4
   21a0c:	bl	4a4a0 <_ZdlPv@@Base+0x1450>
   21a10:	mov	r0, #24
   21a14:	bl	49000 <_Znwj@@Base>
   21a18:	ldr	r1, [pc, #376]	; 21b98 <fputs@plt+0x18498>
   21a1c:	mov	r4, r0
   21a20:	bl	42d9c <fputs@plt+0x3969c>
   21a24:	mov	r2, r4
   21a28:	ldr	r1, [sp]
   21a2c:	movw	r0, #15304	; 0x3bc8
   21a30:	movt	r0, #7
   21a34:	bl	b7f4 <fputs@plt+0x20f4>
   21a38:	mov	r2, #0
   21a3c:	mov	r0, sp
   21a40:	movw	r1, #58772	; 0xe594
   21a44:	movt	r1, #4
   21a48:	bl	4a4a0 <_ZdlPv@@Base+0x1450>
   21a4c:	mov	r0, #24
   21a50:	bl	49000 <_Znwj@@Base>
   21a54:	ldr	r1, [pc, #320]	; 21b9c <fputs@plt+0x1849c>
   21a58:	mov	r4, r0
   21a5c:	bl	42d9c <fputs@plt+0x3969c>
   21a60:	mov	r2, r4
   21a64:	ldr	r1, [sp]
   21a68:	movw	r0, #15304	; 0x3bc8
   21a6c:	movt	r0, #7
   21a70:	bl	b7f4 <fputs@plt+0x20f4>
   21a74:	mov	r2, #0
   21a78:	mov	r0, sp
   21a7c:	movw	r1, #58776	; 0xe598
   21a80:	movt	r1, #4
   21a84:	bl	4a4a0 <_ZdlPv@@Base+0x1450>
   21a88:	mov	r0, #24
   21a8c:	bl	49000 <_Znwj@@Base>
   21a90:	ldr	r1, [pc, #264]	; 21ba0 <fputs@plt+0x184a0>
   21a94:	mov	r4, r0
   21a98:	bl	42d9c <fputs@plt+0x3969c>
   21a9c:	mov	r2, r4
   21aa0:	movw	r0, #15304	; 0x3bc8
   21aa4:	ldr	r1, [sp]
   21aa8:	movt	r0, #7
   21aac:	bl	b7f4 <fputs@plt+0x20f4>
   21ab0:	ldr	r2, [sp, #4]
   21ab4:	ldr	r3, [r6]
   21ab8:	cmp	r2, r3
   21abc:	bne	21ac8 <fputs@plt+0x183c8>
   21ac0:	add	sp, sp, #12
   21ac4:	pop	{r4, r5, r6, r7, pc}
   21ac8:	bl	95d4 <__stack_chk_fail@plt>
   21acc:	mov	r0, r4
   21ad0:	bl	49050 <_ZdlPv@@Base>
   21ad4:	bl	9460 <__cxa_end_cleanup@plt>
   21ad8:	b	21acc <fputs@plt+0x183cc>
   21adc:	b	21acc <fputs@plt+0x183cc>
   21ae0:	b	21acc <fputs@plt+0x183cc>
   21ae4:	b	21acc <fputs@plt+0x183cc>
   21ae8:	b	21acc <fputs@plt+0x183cc>
   21aec:	b	21acc <fputs@plt+0x183cc>
   21af0:	b	21acc <fputs@plt+0x183cc>
   21af4:	b	21acc <fputs@plt+0x183cc>
   21af8:	b	21acc <fputs@plt+0x183cc>
   21afc:	b	21acc <fputs@plt+0x183cc>
   21b00:	b	21acc <fputs@plt+0x183cc>
   21b04:	b	21acc <fputs@plt+0x183cc>
   21b08:	b	21acc <fputs@plt+0x183cc>
   21b0c:	b	21acc <fputs@plt+0x183cc>
   21b10:	b	21acc <fputs@plt+0x183cc>
   21b14:	mov	r0, r7
   21b18:	bl	49050 <_ZdlPv@@Base>
   21b1c:	bl	9460 <__cxa_end_cleanup@plt>
   21b20:	b	21b14 <fputs@plt+0x18414>
   21b24:	b	21b14 <fputs@plt+0x18414>
   21b28:	b	21b14 <fputs@plt+0x18414>
   21b2c:	b	21b14 <fputs@plt+0x18414>
   21b30:	b	21b14 <fputs@plt+0x18414>
   21b34:	mov	r0, r5
   21b38:	bl	49050 <_ZdlPv@@Base>
   21b3c:	bl	9460 <__cxa_end_cleanup@plt>
   21b40:	b	21b34 <fputs@plt+0x18434>
   21b44:	b	21b34 <fputs@plt+0x18434>
   21b48:	b	21b34 <fputs@plt+0x18434>
   21b4c:	b	21b34 <fputs@plt+0x18434>
   21b50:	b	21acc <fputs@plt+0x183cc>
   21b54:	b	21acc <fputs@plt+0x183cc>
   21b58:	andeq	sp, r4, r0, asr #9
   21b5c:	andeq	sp, r4, r0, lsr r4
   21b60:	andeq	r1, r7, r8, lsr #32
   21b64:	strdeq	sp, [r4], -r0
   21b68:	andeq	fp, r6, ip, lsl #3
   21b6c:	andeq	r1, r7, ip, lsr r0
   21b70:	andeq	fp, r6, r4, ror #2
   21b74:	strdeq	r0, [r7], -r8
   21b78:	strdeq	r0, [r7], -r4
   21b7c:	andeq	r1, r7, r0, asr #32
   21b80:	andeq	r1, r7, r4, asr #32
   21b84:	andeq	fp, r6, r0, lsl #3
   21b88:	andeq	fp, r6, r8, lsl #3
   21b8c:	andeq	fp, r6, ip, ror r1
   21b90:	andeq	fp, r6, r4, lsl #3
   21b94:	andeq	fp, r6, r8, ror #2
   21b98:	andeq	r1, r7, r8, asr #32
   21b9c:	strdeq	r0, [r7], -r0	; <UNPREDICTABLE>
   21ba0:	andeq	r0, r7, ip, ror #31
   21ba4:	movw	ip, #45408	; 0xb160
   21ba8:	movt	ip, #6
   21bac:	push	{r4, lr}
   21bb0:	sub	sp, sp, #8
   21bb4:	ldr	ip, [ip, #4]
   21bb8:	ands	r0, r0, ip
   21bbc:	beq	21bd4 <fputs@plt+0x184d4>
   21bc0:	ldr	r0, [sp, #16]
   21bc4:	str	r0, [sp]
   21bc8:	mov	r0, #0
   21bcc:	bl	1c8f4 <fputs@plt+0x131f4>
   21bd0:	mov	r0, #1
   21bd4:	add	sp, sp, #8
   21bd8:	pop	{r4, pc}
   21bdc:	movw	ip, #45408	; 0xb160
   21be0:	movt	ip, #6
   21be4:	push	{r4, lr}
   21be8:	sub	sp, sp, #8
   21bec:	ldr	ip, [ip, #4]
   21bf0:	ands	r0, r0, ip
   21bf4:	beq	21c0c <fputs@plt+0x1850c>
   21bf8:	ldr	r0, [sp, #16]
   21bfc:	str	r0, [sp]
   21c00:	mov	r0, #1
   21c04:	bl	1c8f4 <fputs@plt+0x131f4>
   21c08:	mov	r0, #1
   21c0c:	add	sp, sp, #8
   21c10:	pop	{r4, pc}
   21c14:	push	{lr}		; (str lr, [sp, #-4]!)
   21c18:	sub	sp, sp, #12
   21c1c:	mov	lr, r1
   21c20:	mov	ip, r2
   21c24:	mov	r1, r0
   21c28:	str	r3, [sp]
   21c2c:	mov	r2, lr
   21c30:	mov	r0, #2
   21c34:	mov	r3, ip
   21c38:	bl	1c8f4 <fputs@plt+0x131f4>
   21c3c:	add	sp, sp, #12
   21c40:	pop	{pc}		; (ldr pc, [sp], #4)
   21c44:	push	{lr}		; (str lr, [sp, #-4]!)
   21c48:	sub	sp, sp, #12
   21c4c:	mov	lr, r1
   21c50:	mov	ip, r2
   21c54:	mov	r1, r0
   21c58:	str	r3, [sp]
   21c5c:	mov	r2, lr
   21c60:	mov	r0, #3
   21c64:	mov	r3, ip
   21c68:	bl	1c8f4 <fputs@plt+0x131f4>
   21c6c:	add	sp, sp, #12
   21c70:	pop	{pc}		; (ldr pc, [sp], #4)
   21c74:	push	{r4, r5, r6, r7, r8, lr}
   21c78:	sub	sp, sp, #8
   21c7c:	movw	r4, #3344	; 0xd10
   21c80:	movt	r4, #7
   21c84:	ldr	r6, [sp, #32]
   21c88:	mov	ip, r0
   21c8c:	ldr	r5, [sp, #36]	; 0x24
   21c90:	mov	r8, r2
   21c94:	mov	r7, r3
   21c98:	str	r1, [sp]
   21c9c:	mov	r3, ip
   21ca0:	ldr	r0, [r4]
   21ca4:	mov	r1, #1
   21ca8:	movw	r2, #58780	; 0xe59c
   21cac:	movt	r2, #4
   21cb0:	bl	95e0 <__fprintf_chk@plt>
   21cb4:	mov	r2, r6
   21cb8:	mov	r3, r5
   21cbc:	mov	r0, r8
   21cc0:	mov	r1, r7
   21cc4:	bl	44200 <fputs@plt+0x3ab00>
   21cc8:	ldr	r1, [r4]
   21ccc:	mov	r0, #10
   21cd0:	bl	95ec <fputc@plt>
   21cd4:	ldr	r0, [r4]
   21cd8:	bl	94c0 <fflush@plt>
   21cdc:	mov	r0, #1
   21ce0:	add	sp, sp, #8
   21ce4:	pop	{r4, r5, r6, r7, r8, lr}
   21ce8:	b	d4d4 <fputs@plt+0x3dd4>
   21cec:	push	{r4, r5, r6, r7, r8, lr}
   21cf0:	sub	sp, sp, #8
   21cf4:	movw	r4, #3344	; 0xd10
   21cf8:	movt	r4, #7
   21cfc:	ldr	r6, [sp, #32]
   21d00:	mov	ip, r0
   21d04:	ldr	r5, [sp, #36]	; 0x24
   21d08:	mov	r8, r2
   21d0c:	mov	r7, r3
   21d10:	str	r1, [sp]
   21d14:	mov	r3, ip
   21d18:	ldr	r0, [r4]
   21d1c:	mov	r1, #1
   21d20:	movw	r2, #58804	; 0xe5b4
   21d24:	movt	r2, #4
   21d28:	bl	95e0 <__fprintf_chk@plt>
   21d2c:	mov	r0, r8
   21d30:	mov	r1, r7
   21d34:	mov	r2, r6
   21d38:	mov	r3, r5
   21d3c:	bl	44200 <fputs@plt+0x3ab00>
   21d40:	ldr	r1, [r4]
   21d44:	mov	r0, #10
   21d48:	bl	95ec <fputc@plt>
   21d4c:	ldr	r0, [r4]
   21d50:	add	sp, sp, #8
   21d54:	pop	{r4, r5, r6, r7, r8, lr}
   21d58:	b	94c0 <fflush@plt>
   21d5c:	ldrb	r3, [r0, #24]
   21d60:	cmp	r3, #0
   21d64:	beq	21d70 <fputs@plt+0x18670>
   21d68:	mov	r0, r3
   21d6c:	bx	lr
   21d70:	b	449c8 <fputs@plt+0x3b2c8>
   21d74:	strb	r1, [r0, #17]
   21d78:	bx	lr
   21d7c:	cmp	r1, #0
   21d80:	cmpne	r3, #0
   21d84:	str	r1, [r0, #8]
   21d88:	beq	21db0 <fputs@plt+0x186b0>
   21d8c:	ldrb	r3, [r0, #17]
   21d90:	cmp	r3, #0
   21d94:	strbne	r3, [r1, #17]
   21d98:	ldrb	r3, [r0, #25]
   21d9c:	cmp	r3, #0
   21da0:	beq	21dc0 <fputs@plt+0x186c0>
   21da4:	strb	r3, [r1, #25]
   21da8:	mov	r3, #1
   21dac:	strb	r3, [r1, #28]
   21db0:	mov	r3, #0
   21db4:	strb	r2, [r0, #27]
   21db8:	strb	r3, [r0, #16]
   21dbc:	bx	lr
   21dc0:	ldrb	r3, [r0, #24]
   21dc4:	cmp	r3, #0
   21dc8:	beq	21da8 <fputs@plt+0x186a8>
   21dcc:	b	21da4 <fputs@plt+0x186a4>
   21dd0:	mov	r3, #0
   21dd4:	strb	r1, [r0, #16]
   21dd8:	strb	r2, [r0, #27]
   21ddc:	str	r3, [r0, #8]
   21de0:	bx	lr
   21de4:	strb	r1, [r0, #24]
   21de8:	bx	lr
   21dec:	strb	r1, [r0, #25]
   21df0:	bx	lr
   21df4:	mov	r3, r0
   21df8:	ldr	r0, [r0, #12]
   21dfc:	str	r1, [r3, #12]
   21e00:	bx	lr
   21e04:	mov	r3, r0
   21e08:	ldr	r0, [r0, #12]
   21e0c:	str	r2, [r3, #32]
   21e10:	str	r1, [r3, #12]
   21e14:	bx	lr
   21e18:	push	{r3, r4, r5, lr}
   21e1c:	subs	r5, r1, #0
   21e20:	mov	r4, r0
   21e24:	blt	21e30 <fputs@plt+0x18730>
   21e28:	str	r5, [r4, #4]
   21e2c:	pop	{r3, r4, r5, pc}
   21e30:	movw	r1, #56268	; 0xdbcc
   21e34:	movw	r0, #8584	; 0x2188
   21e38:	movt	r1, #4
   21e3c:	bl	430dc <fputs@plt+0x399dc>
   21e40:	str	r5, [r4, #4]
   21e44:	pop	{r3, r4, r5, pc}
   21e48:	push	{r4, lr}
   21e4c:	mov	r4, r0
   21e50:	ldr	r0, [r0, #4]
   21e54:	cmp	r0, #0
   21e58:	popge	{r4, pc}
   21e5c:	movw	r0, #8590	; 0x218e
   21e60:	movw	r1, #56268	; 0xdbcc
   21e64:	movt	r1, #4
   21e68:	bl	430dc <fputs@plt+0x399dc>
   21e6c:	ldr	r0, [r4, #4]
   21e70:	pop	{r4, pc}
   21e74:	push	{r4, r5, r6, r7, lr}
   21e78:	movw	r6, #3232	; 0xca0
   21e7c:	movt	r6, #7
   21e80:	sub	sp, sp, #36	; 0x24
   21e84:	cmp	r2, #0
   21e88:	mov	r7, r0
   21e8c:	ldr	r3, [r6]
   21e90:	mov	r4, r1
   21e94:	str	r3, [sp, #28]
   21e98:	bne	21f3c <fputs@plt+0x1883c>
   21e9c:	ldr	r2, [r0, #36]	; 0x24
   21ea0:	ldr	r1, [r0, #40]	; 0x28
   21ea4:	cmp	r2, r1
   21ea8:	beq	21f08 <fputs@plt+0x18808>
   21eac:	add	r2, r2, #8
   21eb0:	b	21ec0 <fputs@plt+0x187c0>
   21eb4:	cmp	r1, r2
   21eb8:	add	r2, r2, #8
   21ebc:	beq	21f08 <fputs@plt+0x18808>
   21ec0:	ldr	r3, [r2, #-8]
   21ec4:	cmp	r4, r3
   21ec8:	blt	21eb4 <fputs@plt+0x187b4>
   21ecc:	ldr	r3, [r2, #-4]
   21ed0:	cmp	r4, r3
   21ed4:	bgt	21eb4 <fputs@plt+0x187b4>
   21ed8:	movw	r3, #3632	; 0xe30
   21edc:	movt	r3, #7
   21ee0:	ldr	r3, [r3, #12]
   21ee4:	cmp	r3, #0
   21ee8:	bne	21f80 <fputs@plt+0x18880>
   21eec:	mov	r0, #1
   21ef0:	ldr	r2, [sp, #28]
   21ef4:	ldr	r3, [r6]
   21ef8:	cmp	r2, r3
   21efc:	bne	21fa8 <fputs@plt+0x188a8>
   21f00:	add	sp, sp, #36	; 0x24
   21f04:	pop	{r4, r5, r6, r7, pc}
   21f08:	ldr	r5, [r7, #48]	; 0x30
   21f0c:	b	21f28 <fputs@plt+0x18828>
   21f10:	ldr	r0, [r5], #4
   21f14:	mov	r1, r4
   21f18:	mov	r2, #1
   21f1c:	bl	21e74 <fputs@plt+0x18774>
   21f20:	cmp	r0, #0
   21f24:	bne	21eec <fputs@plt+0x187ec>
   21f28:	ldr	r3, [r7, #52]	; 0x34
   21f2c:	cmp	r3, r5
   21f30:	bne	21f10 <fputs@plt+0x18810>
   21f34:	mov	r0, #0
   21f38:	b	21ef0 <fputs@plt+0x187f0>
   21f3c:	add	r0, sp, #8
   21f40:	bl	440cc <fputs@plt+0x3a9cc>
   21f44:	movw	r3, #45408	; 0xb160
   21f48:	movt	r3, #6
   21f4c:	ldr	r3, [r3, #4]
   21f50:	tst	r3, #128	; 0x80
   21f54:	beq	21f34 <fputs@plt+0x18834>
   21f58:	mov	r0, #0
   21f5c:	movw	r3, #18728	; 0x4928
   21f60:	add	r2, sp, #8
   21f64:	movt	r3, #7
   21f68:	movw	r1, #58820	; 0xe5c4
   21f6c:	str	r3, [sp]
   21f70:	movt	r1, #4
   21f74:	bl	1c8f4 <fputs@plt+0x131f4>
   21f78:	mov	r0, #0
   21f7c:	b	21ef0 <fputs@plt+0x187f0>
   21f80:	movw	r1, #3344	; 0xd10
   21f84:	movt	r1, #7
   21f88:	mov	r3, r4
   21f8c:	movw	r2, #58884	; 0xe604
   21f90:	ldr	r0, [r1]
   21f94:	movt	r2, #4
   21f98:	mov	r1, #1
   21f9c:	bl	95e0 <__fprintf_chk@plt>
   21fa0:	mov	r0, #1
   21fa4:	b	21ef0 <fputs@plt+0x187f0>
   21fa8:	bl	95d4 <__stack_chk_fail@plt>
   21fac:	push	{r4, r5, r6, r7, r8, r9, lr}
   21fb0:	movw	r7, #3232	; 0xca0
   21fb4:	movt	r7, #7
   21fb8:	sub	sp, sp, #36	; 0x24
   21fbc:	add	r6, sp, #32
   21fc0:	mov	r5, r0
   21fc4:	ldr	r3, [r7]
   21fc8:	add	r0, sp, #20
   21fcc:	ldr	r1, [pc, #256]	; 220d4 <fputs@plt+0x189d4>
   21fd0:	movw	r8, #3632	; 0xe30
   21fd4:	movw	r9, #3344	; 0xd10
   21fd8:	movt	r8, #7
   21fdc:	str	r3, [sp, #28]
   21fe0:	movt	r9, #7
   21fe4:	bl	b6e4 <fputs@plt+0x1fe4>
   21fe8:	mov	r3, #0
   21fec:	str	r3, [r6, #-16]!
   21ff0:	b	22008 <fputs@plt+0x18908>
   21ff4:	mov	r0, r4
   21ff8:	mov	r2, #0
   21ffc:	bl	21e74 <fputs@plt+0x18774>
   22000:	cmp	r0, #0
   22004:	bne	2207c <fputs@plt+0x1897c>
   22008:	add	r0, sp, #20
   2200c:	mov	r1, r6
   22010:	add	r2, sp, #12
   22014:	bl	b6f0 <fputs@plt+0x1ff0>
   22018:	cmp	r0, #0
   2201c:	beq	22064 <fputs@plt+0x18964>
   22020:	ldr	r3, [sp, #16]
   22024:	cmp	r3, #0
   22028:	beq	22050 <fputs@plt+0x18950>
   2202c:	ldrb	r3, [r5, #24]
   22030:	ldr	r4, [sp, #12]
   22034:	cmp	r3, #0
   22038:	movne	r1, r3
   2203c:	bne	21ff4 <fputs@plt+0x188f4>
   22040:	mov	r0, r5
   22044:	bl	449c8 <fputs@plt+0x3b2c8>
   22048:	mov	r1, r0
   2204c:	b	21ff4 <fputs@plt+0x188f4>
   22050:	movw	r1, #56268	; 0xdbcc
   22054:	movw	r0, #8538	; 0x215a
   22058:	movt	r1, #4
   2205c:	bl	430dc <fputs@plt+0x399dc>
   22060:	b	2202c <fputs@plt+0x1892c>
   22064:	ldr	r2, [sp, #28]
   22068:	ldr	r3, [r7]
   2206c:	cmp	r2, r3
   22070:	bne	220d0 <fputs@plt+0x189d0>
   22074:	add	sp, sp, #36	; 0x24
   22078:	pop	{r4, r5, r6, r7, r8, r9, pc}
   2207c:	ldr	r3, [r8, #12]
   22080:	cmp	r3, #0
   22084:	bne	220a0 <fputs@plt+0x189a0>
   22088:	ldr	r3, [sp, #12]
   2208c:	ldr	r2, [r5, #20]
   22090:	ldr	r3, [r3, #20]
   22094:	orr	r3, r2, r3
   22098:	str	r3, [r5, #20]
   2209c:	b	22008 <fputs@plt+0x18908>
   220a0:	ldr	ip, [sp, #12]
   220a4:	movw	r2, #58908	; 0xe61c
   220a8:	ldr	r0, [r9]
   220ac:	movt	r2, #4
   220b0:	mov	r1, #1
   220b4:	ldr	lr, [ip, #60]	; 0x3c
   220b8:	mov	r3, ip
   220bc:	str	lr, [sp]
   220c0:	ldr	ip, [ip, #20]
   220c4:	str	ip, [sp, #4]
   220c8:	bl	95e0 <__fprintf_chk@plt>
   220cc:	b	22088 <fputs@plt+0x18988>
   220d0:	bl	95d4 <__stack_chk_fail@plt>
   220d4:	andeq	r1, r7, r0, asr r0
   220d8:	push	{r4, r5, lr}
   220dc:	movw	r5, #3232	; 0xca0
   220e0:	movt	r5, #7
   220e4:	sub	sp, sp, #28
   220e8:	add	r4, sp, #24
   220ec:	ldr	r1, [pc, #128]	; 22174 <fputs@plt+0x18a74>
   220f0:	ldr	r3, [r5]
   220f4:	add	r0, sp, #12
   220f8:	str	r3, [sp, #20]
   220fc:	bl	b6e4 <fputs@plt+0x1fe4>
   22100:	mov	r3, #0
   22104:	str	r3, [r4, #-16]!
   22108:	b	22120 <fputs@plt+0x18a20>
   2210c:	ldr	r3, [sp, #8]
   22110:	cmp	r3, #0
   22114:	beq	2215c <fputs@plt+0x18a5c>
   22118:	ldr	r0, [sp, #4]
   2211c:	bl	21fac <fputs@plt+0x188ac>
   22120:	add	r0, sp, #12
   22124:	mov	r1, r4
   22128:	add	r2, sp, #4
   2212c:	bl	b6f0 <fputs@plt+0x1ff0>
   22130:	cmp	r0, #0
   22134:	bne	2210c <fputs@plt+0x18a0c>
   22138:	ldr	r1, [sp, #20]
   2213c:	movw	r3, #3632	; 0xe30
   22140:	ldr	r2, [r5]
   22144:	movt	r3, #7
   22148:	cmp	r1, r2
   2214c:	str	r0, [r3, #608]	; 0x260
   22150:	bne	22170 <fputs@plt+0x18a70>
   22154:	add	sp, sp, #28
   22158:	pop	{r4, r5, pc}
   2215c:	movw	r1, #56268	; 0xdbcc
   22160:	movw	r0, #8525	; 0x214d
   22164:	movt	r1, #4
   22168:	bl	430dc <fputs@plt+0x399dc>
   2216c:	b	22118 <fputs@plt+0x18a18>
   22170:	bl	95d4 <__stack_chk_fail@plt>
   22174:	andeq	r1, r7, r0, ror r0
   22178:	movw	r2, #3632	; 0xe30
   2217c:	movt	r2, #7
   22180:	push	{r3, r4, r5, lr}
   22184:	mov	r3, #0
   22188:	ldr	ip, [r2, #612]	; 0x264
   2218c:	mov	r5, #1
   22190:	mvn	lr, #0
   22194:	str	r1, [r0, #60]	; 0x3c
   22198:	strb	r5, [r0, #27]
   2219c:	add	r1, ip, r5
   221a0:	str	r3, [r0, #8]
   221a4:	mov	r4, r0
   221a8:	str	r1, [r2, #612]	; 0x264
   221ac:	str	r3, [r0, #12]
   221b0:	stm	r0, {ip, lr}
   221b4:	strb	r3, [r0, #16]
   221b8:	strb	r3, [r0, #17]
   221bc:	str	r3, [r0, #20]
   221c0:	strb	r3, [r0, #24]
   221c4:	strb	r3, [r0, #25]
   221c8:	strb	r3, [r0, #26]
   221cc:	strb	r3, [r0, #28]
   221d0:	str	r3, [r0, #32]
   221d4:	str	r3, [r0, #36]	; 0x24
   221d8:	str	r3, [r0, #40]	; 0x28
   221dc:	str	r3, [r0, #44]	; 0x2c
   221e0:	str	r3, [r0, #48]	; 0x30
   221e4:	str	r3, [r0, #52]	; 0x34
   221e8:	str	r3, [r0, #56]	; 0x38
   221ec:	bl	21fac <fputs@plt+0x188ac>
   221f0:	mov	r0, r4
   221f4:	pop	{r3, r4, r5, pc}
   221f8:	ldr	r0, [r4, #48]	; 0x30
   221fc:	cmp	r0, #0
   22200:	beq	22208 <fputs@plt+0x18b08>
   22204:	bl	49050 <_ZdlPv@@Base>
   22208:	ldr	r0, [r4, #36]	; 0x24
   2220c:	cmp	r0, #0
   22210:	beq	22218 <fputs@plt+0x18b18>
   22214:	bl	49050 <_ZdlPv@@Base>
   22218:	bl	9460 <__cxa_end_cleanup@plt>
   2221c:	push	{r3, r4, r5, lr}
   22220:	mov	r1, r0
   22224:	mov	r4, r0
   22228:	mov	r2, #0
   2222c:	ldr	r0, [pc, #64]	; 22274 <fputs@plt+0x18b74>
   22230:	bl	b39c <fputs@plt+0x1c9c>
   22234:	cmp	r0, #0
   22238:	popne	{r3, r4, r5, pc}
   2223c:	mov	r0, #64	; 0x40
   22240:	bl	49000 <_Znwj@@Base>
   22244:	mov	r1, r4
   22248:	mov	r5, r0
   2224c:	bl	22178 <fputs@plt+0x18a78>
   22250:	mov	r1, r4
   22254:	mov	r2, r5
   22258:	ldr	r0, [pc, #20]	; 22274 <fputs@plt+0x18b74>
   2225c:	bl	b39c <fputs@plt+0x1c9c>
   22260:	mov	r0, r5
   22264:	pop	{r3, r4, r5, pc}
   22268:	mov	r0, r5
   2226c:	bl	49050 <_ZdlPv@@Base>
   22270:	bl	9460 <__cxa_end_cleanup@plt>
   22274:	andeq	r1, r7, r0, ror r0
   22278:	push	{r4, r5, r6, r7, lr}
   2227c:	movw	r4, #3232	; 0xca0
   22280:	movt	r4, #7
   22284:	sub	sp, sp, #36	; 0x24
   22288:	subs	r5, r2, #0
   2228c:	mov	r6, r0
   22290:	ldr	r3, [r4]
   22294:	mov	r0, r1
   22298:	str	r3, [sp, #28]
   2229c:	beq	222d8 <fputs@plt+0x18bd8>
   222a0:	add	r0, sp, #8
   222a4:	bl	440a0 <fputs@plt+0x3a9a0>
   222a8:	movw	r3, #45408	; 0xb160
   222ac:	movt	r3, #6
   222b0:	ldr	r3, [r3, #4]
   222b4:	tst	r3, #128	; 0x80
   222b8:	bne	2231c <fputs@plt+0x18c1c>
   222bc:	mov	r0, #0
   222c0:	ldr	r1, [sp, #28]
   222c4:	ldr	r3, [r4]
   222c8:	cmp	r1, r3
   222cc:	bne	22340 <fputs@plt+0x18c40>
   222d0:	add	sp, sp, #36	; 0x24
   222d4:	pop	{r4, r5, r6, r7, pc}
   222d8:	bl	48dd8 <fputs@plt+0x3f6d8>
   222dc:	subs	r7, r0, #0
   222e0:	beq	222bc <fputs@plt+0x18bbc>
   222e4:	mov	r1, #95	; 0x5f
   222e8:	bl	9424 <strchr@plt>
   222ec:	cmp	r0, #0
   222f0:	movne	r0, r5
   222f4:	bne	222c0 <fputs@plt+0x18bc0>
   222f8:	add	r1, sp, #8
   222fc:	mov	r0, r7
   22300:	mov	r2, #16
   22304:	bl	952c <strtol@plt>
   22308:	mov	r2, #1
   2230c:	mov	r1, r0
   22310:	mov	r0, r6
   22314:	bl	21e74 <fputs@plt+0x18774>
   22318:	b	222c0 <fputs@plt+0x18bc0>
   2231c:	movw	r3, #18728	; 0x4928
   22320:	add	r2, sp, #8
   22324:	movt	r3, #7
   22328:	movw	r1, #58940	; 0xe63c
   2232c:	str	r3, [sp]
   22330:	mov	r0, #0
   22334:	movt	r1, #4
   22338:	bl	1c8f4 <fputs@plt+0x131f4>
   2233c:	b	222bc <fputs@plt+0x18bbc>
   22340:	bl	95d4 <__stack_chk_fail@plt>
   22344:	mov	r0, #0
   22348:	bx	lr
   2234c:	push	{r4, r5, r6, r7, r8, r9, lr}
   22350:	movw	r4, #3232	; 0xca0
   22354:	movt	r4, #7
   22358:	sub	sp, sp, #12
   2235c:	cmp	r0, #255	; 0xff
   22360:	mov	r6, r0
   22364:	ldr	r3, [r4]
   22368:	str	r3, [sp, #4]
   2236c:	bhi	223a4 <fputs@plt+0x18ca4>
   22370:	lsl	r7, r0, #2
   22374:	movw	r5, #3632	; 0xe30
   22378:	movt	r5, #7
   2237c:	add	r3, r5, r7
   22380:	ldr	r0, [r3, #616]	; 0x268
   22384:	cmp	r0, #0
   22388:	beq	223e0 <fputs@plt+0x18ce0>
   2238c:	ldr	r1, [sp, #4]
   22390:	ldr	r3, [r4]
   22394:	cmp	r1, r3
   22398:	bne	22458 <fputs@plt+0x18d58>
   2239c:	add	sp, sp, #12
   223a0:	pop	{r4, r5, r6, r7, r8, r9, pc}
   223a4:	bl	48f34 <fputs@plt+0x3f834>
   223a8:	movw	r5, #3632	; 0xe30
   223ac:	mov	r2, #0
   223b0:	movt	r5, #7
   223b4:	mov	r1, r0
   223b8:	mov	r0, sp
   223bc:	bl	4a4a0 <_ZdlPv@@Base+0x1450>
   223c0:	add	r0, r5, #1648	; 0x670
   223c4:	ldr	r1, [sp]
   223c8:	mov	r2, #0
   223cc:	bl	b39c <fputs@plt+0x1c9c>
   223d0:	subs	r7, r0, #0
   223d4:	beq	2240c <fputs@plt+0x18d0c>
   223d8:	mov	r0, r7
   223dc:	b	2238c <fputs@plt+0x18c8c>
   223e0:	mov	r0, #64	; 0x40
   223e4:	ldr	r9, [r5, #1640]	; 0x668
   223e8:	bl	49000 <_Znwj@@Base>
   223ec:	mov	r1, r9
   223f0:	mov	r8, r0
   223f4:	bl	22178 <fputs@plt+0x18a78>
   223f8:	add	r5, r5, r7
   223fc:	str	r6, [r8, #4]
   22400:	mov	r0, r8
   22404:	str	r8, [r5, #616]	; 0x268
   22408:	b	2238c <fputs@plt+0x18c8c>
   2240c:	mov	r0, #64	; 0x40
   22410:	ldr	r5, [r5, #1640]	; 0x668
   22414:	bl	49000 <_Znwj@@Base>
   22418:	mov	r1, r5
   2241c:	mov	r7, r0
   22420:	bl	22178 <fputs@plt+0x18a78>
   22424:	cmp	r6, #0
   22428:	blt	22444 <fputs@plt+0x18d44>
   2242c:	str	r6, [r7, #4]
   22430:	mov	r2, r7
   22434:	ldr	r1, [sp]
   22438:	ldr	r0, [pc, #52]	; 22474 <fputs@plt+0x18d74>
   2243c:	bl	b39c <fputs@plt+0x1c9c>
   22440:	b	223d8 <fputs@plt+0x18cd8>
   22444:	movw	r1, #56268	; 0xdbcc
   22448:	movw	r0, #8584	; 0x2188
   2244c:	movt	r1, #4
   22450:	bl	430dc <fputs@plt+0x399dc>
   22454:	b	2242c <fputs@plt+0x18d2c>
   22458:	bl	95d4 <__stack_chk_fail@plt>
   2245c:	mov	r0, r7
   22460:	bl	49050 <_ZdlPv@@Base>
   22464:	bl	9460 <__cxa_end_cleanup@plt>
   22468:	mov	r0, r8
   2246c:	bl	49050 <_ZdlPv@@Base>
   22470:	bl	9460 <__cxa_end_cleanup@plt>
   22474:	andeq	r1, r7, r0, lsr #9
   22478:	push	{r4, r5, lr}
   2247c:	movw	r4, #3232	; 0xca0
   22480:	movt	r4, #7
   22484:	ldr	r3, [r0, #20]
   22488:	sub	sp, sp, #36	; 0x24
   2248c:	ldr	ip, [r4]
   22490:	cmp	r3, #2
   22494:	str	ip, [sp, #28]
   22498:	beq	2251c <fputs@plt+0x18e1c>
   2249c:	cmp	r3, #20
   224a0:	beq	2255c <fputs@plt+0x18e5c>
   224a4:	cmp	r3, #15
   224a8:	beq	22568 <fputs@plt+0x18e68>
   224ac:	cmp	r3, #6
   224b0:	beq	224f4 <fputs@plt+0x18df4>
   224b4:	cmp	r1, #0
   224b8:	beq	22574 <fputs@plt+0x18e74>
   224bc:	bic	r3, r3, #16
   224c0:	cmp	r3, #13
   224c4:	bne	2257c <fputs@plt+0x18e7c>
   224c8:	movw	r3, #45408	; 0xb160
   224cc:	movt	r3, #6
   224d0:	ldr	r0, [r3, #4]
   224d4:	ands	r0, r0, #8192	; 0x2000
   224d8:	bne	22534 <fputs@plt+0x18e34>
   224dc:	ldr	r2, [sp, #28]
   224e0:	ldr	r3, [r4]
   224e4:	cmp	r2, r3
   224e8:	bne	225dc <fputs@plt+0x18edc>
   224ec:	add	sp, sp, #36	; 0x24
   224f0:	pop	{r4, r5, pc}
   224f4:	movw	r3, #45408	; 0xb160
   224f8:	movt	r3, #6
   224fc:	ldr	r5, [r3, #24]
   22500:	cmp	r5, #0
   22504:	beq	225b4 <fputs@plt+0x18eb4>
   22508:	movw	r3, #3632	; 0xe30
   2250c:	movt	r3, #7
   22510:	add	r3, r3, r5, lsl #2
   22514:	ldr	r0, [r3, #1680]	; 0x690
   22518:	b	224dc <fputs@plt+0x18ddc>
   2251c:	ldrb	r2, [r0, #8]
   22520:	movw	r3, #3632	; 0xe30
   22524:	movt	r3, #7
   22528:	add	r3, r3, r2, lsl #2
   2252c:	ldr	r0, [r3, #1680]	; 0x690
   22530:	b	224dc <fputs@plt+0x18ddc>
   22534:	movw	r2, #18728	; 0x4928
   22538:	movt	r2, #7
   2253c:	mov	r0, #0
   22540:	movw	r1, #59040	; 0xe6a0
   22544:	str	r2, [sp]
   22548:	movt	r1, #4
   2254c:	mov	r3, r2
   22550:	bl	1c8f4 <fputs@plt+0x131f4>
   22554:	mov	r0, #0
   22558:	b	224dc <fputs@plt+0x18ddc>
   2255c:	ldr	r0, [r0]
   22560:	bl	2221c <fputs@plt+0x18b1c>
   22564:	b	224dc <fputs@plt+0x18ddc>
   22568:	ldr	r0, [r0, #12]
   2256c:	bl	2234c <fputs@plt+0x18c4c>
   22570:	b	224dc <fputs@plt+0x18ddc>
   22574:	mov	r0, r1
   22578:	b	224dc <fputs@plt+0x18ddc>
   2257c:	bl	1afb0 <fputs@plt+0x118b0>
   22580:	mov	r1, r0
   22584:	add	r0, sp, #8
   22588:	bl	440a0 <fputs@plt+0x3a9a0>
   2258c:	mov	r0, #2
   22590:	movw	r3, #18728	; 0x4928
   22594:	add	r2, sp, #8
   22598:	movt	r3, #7
   2259c:	movw	r1, #59076	; 0xe6c4
   225a0:	str	r3, [sp]
   225a4:	movt	r1, #4
   225a8:	bl	1c8f4 <fputs@plt+0x131f4>
   225ac:	mov	r0, #0
   225b0:	b	224dc <fputs@plt+0x18ddc>
   225b4:	movw	r2, #18728	; 0x4928
   225b8:	movt	r2, #7
   225bc:	mov	r0, #2
   225c0:	movw	r1, #58996	; 0xe674
   225c4:	str	r2, [sp]
   225c8:	movt	r1, #4
   225cc:	mov	r3, r2
   225d0:	bl	1c8f4 <fputs@plt+0x131f4>
   225d4:	mov	r0, r5
   225d8:	b	224dc <fputs@plt+0x18ddc>
   225dc:	bl	95d4 <__stack_chk_fail@plt>
   225e0:	push	{r4, r5, r6, r7, r8, lr}
   225e4:	movw	r4, #3232	; 0xca0
   225e8:	movt	r4, #7
   225ec:	ldr	r3, [r0, #20]
   225f0:	sub	sp, sp, #24
   225f4:	mov	r6, r1
   225f8:	ldr	r2, [r4]
   225fc:	sub	r3, r3, #2
   22600:	mov	r1, #0
   22604:	mov	r7, r0
   22608:	str	r1, [sp, #12]
   2260c:	str	r2, [sp, #20]
   22610:	cmp	r3, #26
   22614:	ldrls	pc, [pc, r3, lsl #2]
   22618:	b	22978 <fputs@plt+0x19278>
   2261c:	andeq	r2, r2, r4, lsr #14
   22620:	andeq	r2, r2, r8, ror #14
   22624:	andeq	r2, r2, r8, ror r9
   22628:	andeq	r2, r2, r8, ror r9
   2262c:	andeq	r2, r2, ip, ror r7
   22630:			; <UNDEFINED> instruction: 0x000227b8
   22634:	andeq	r2, r2, r8, ror r9
   22638:	ldrdeq	r2, [r2], -r0
   2263c:	andeq	r2, r2, r8, ror r9
   22640:	andeq	r2, r2, r4, asr #13
   22644:	andeq	r2, r2, r4, ror #15
   22648:	andeq	r2, r2, r8, ror r9
   2264c:	andeq	r2, r2, r0, lsl r8
   22650:	andeq	r2, r2, r8, lsl #13
   22654:	andeq	r2, r2, r8, ror r9
   22658:	andeq	r2, r2, r8, ror r9
   2265c:	andeq	r2, r2, r4, asr #13
   22660:	andeq	r2, r2, r8, lsl #17
   22664:	andeq	r2, r2, r8, ror #17
   22668:	andeq	r2, r2, r8, ror r9
   2266c:	strdeq	r2, [r2], -r8
   22670:	andeq	r2, r2, r8, lsr r9
   22674:	andeq	r2, r2, r0, lsl r8
   22678:	andeq	r2, r2, r8, ror r9
   2267c:	andeq	r2, r2, r8, ror r9
   22680:	andeq	r2, r2, r0, ror #13
   22684:	andeq	r2, r2, r8, lsr #16
   22688:	ldr	r0, [r0, #12]
   2268c:	ldr	r5, [r6]
   22690:	bl	2234c <fputs@plt+0x18c4c>
   22694:	movw	r3, #3424	; 0xd60
   22698:	movt	r3, #7
   2269c:	add	ip, sp, #16
   226a0:	mov	r1, r0
   226a4:	ldr	r2, [r3]
   226a8:	mov	r0, r5
   226ac:	mov	r3, #0
   226b0:	str	ip, [sp]
   226b4:	str	r3, [sp, #4]
   226b8:	add	r3, sp, #12
   226bc:	bl	3f144 <fputs@plt+0x35a44>
   226c0:	str	r0, [r6]
   226c4:	mov	r0, #1
   226c8:	ldr	r2, [sp, #20]
   226cc:	ldr	r3, [r4]
   226d0:	cmp	r2, r3
   226d4:	bne	22980 <fputs@plt+0x19280>
   226d8:	add	sp, sp, #24
   226dc:	pop	{r4, r5, r6, r7, r8, pc}
   226e0:	mov	r0, #28
   226e4:	bl	49000 <_Znwj@@Base>
   226e8:	ldr	r2, [pc, #680]	; 22998 <fputs@plt+0x19298>
   226ec:	mov	r5, r0
   226f0:	mov	r3, #0
   226f4:	str	r2, [r5]
   226f8:	str	r3, [r5, #4]
   226fc:	str	r3, [r5, #8]
   22700:	str	r3, [r5, #12]
   22704:	str	r3, [r5, #16]
   22708:	str	r3, [r5, #20]
   2270c:	str	r3, [r5, #24]
   22710:	ldr	r3, [r6]
   22714:	mov	r0, #1
   22718:	str	r3, [r5, #4]
   2271c:	str	r5, [r6]
   22720:	b	226c8 <fputs@plt+0x18fc8>
   22724:	ldrb	r1, [r0, #8]
   22728:	movw	r2, #3632	; 0xe30
   2272c:	movt	r2, #7
   22730:	movw	r3, #3424	; 0xd60
   22734:	movt	r3, #7
   22738:	ldr	r0, [r6]
   2273c:	add	r1, r2, r1, lsl #2
   22740:	add	lr, sp, #16
   22744:	ldr	r2, [r3]
   22748:	mov	ip, #0
   2274c:	ldr	r1, [r1, #1680]	; 0x690
   22750:	add	r3, sp, #12
   22754:	str	lr, [sp]
   22758:	str	ip, [sp, #4]
   2275c:	bl	3f144 <fputs@plt+0x35a44>
   22760:	str	r0, [r6]
   22764:	b	226c4 <fputs@plt+0x18fc4>
   22768:	mov	r0, #28
   2276c:	bl	49000 <_Znwj@@Base>
   22770:	ldr	r2, [pc, #548]	; 2299c <fputs@plt+0x1929c>
   22774:	mov	r5, r0
   22778:	b	226f0 <fputs@plt+0x18ff0>
   2277c:	movw	r3, #45408	; 0xb160
   22780:	movt	r3, #6
   22784:	ldr	r3, [r3, #24]
   22788:	cmp	r3, #0
   2278c:	beq	226c4 <fputs@plt+0x18fc4>
   22790:	movw	r2, #3632	; 0xe30
   22794:	movt	r2, #7
   22798:	add	r3, r2, r3, lsl #2
   2279c:	movw	r2, #3424	; 0xd60
   227a0:	movt	r2, #7
   227a4:	ldr	r0, [r6]
   227a8:	ldr	r1, [r3, #1680]	; 0x690
   227ac:	add	ip, sp, #16
   227b0:	ldr	r2, [r2]
   227b4:	b	226ac <fputs@plt+0x18fac>
   227b8:	ldr	r0, [r6]
   227bc:	ldr	r3, [r0]
   227c0:	ldr	r3, [r3, #84]	; 0x54
   227c4:	blx	r3
   227c8:	str	r0, [r6]
   227cc:	b	226c4 <fputs@plt+0x18fc4>
   227d0:	ldr	r0, [r6]
   227d4:	add	r1, sp, #12
   227d8:	bl	3ae20 <fputs@plt+0x31720>
   227dc:	str	r0, [r6]
   227e0:	b	226c4 <fputs@plt+0x18fc4>
   227e4:	movw	r3, #3424	; 0xd60
   227e8:	movt	r3, #7
   227ec:	ldr	r0, [r3]
   227f0:	bl	11038 <fputs@plt+0x7938>
   227f4:	movw	r3, #45508	; 0xb1c4
   227f8:	movt	r3, #6
   227fc:	ldr	r1, [r3]
   22800:	mul	r1, r1, r0
   22804:	ldr	r0, [r7]
   22808:	bl	42dd8 <fputs@plt+0x396d8>
   2280c:	b	226c4 <fputs@plt+0x18fc4>
   22810:	ldr	r5, [r0, #4]
   22814:	mov	r3, #0
   22818:	str	r3, [r0, #4]
   2281c:	cmp	r5, #0
   22820:	bne	22710 <fputs@plt+0x19010>
   22824:	b	226c4 <fputs@plt+0x18fc4>
   22828:	movw	r2, #3424	; 0xd60
   2282c:	movt	r2, #7
   22830:	movw	r3, #15148	; 0x3b2c
   22834:	movt	r3, #7
   22838:	ldr	r0, [r2]
   2283c:	ldr	r8, [r3]
   22840:	bl	10fe0 <fputs@plt+0x78e0>
   22844:	mov	r7, r0
   22848:	mov	r0, #40	; 0x28
   2284c:	bl	49000 <_Znwj@@Base>
   22850:	mov	r1, r8
   22854:	mov	r2, r7
   22858:	mov	r3, #0
   2285c:	mov	r5, r0
   22860:	bl	3ba58 <fputs@plt+0x32358>
   22864:	ldr	r3, [r5]
   22868:	mov	r0, r5
   2286c:	ldr	r3, [r3, #112]	; 0x70
   22870:	blx	r3
   22874:	ldr	r3, [r5]
   22878:	mov	r0, r5
   2287c:	ldr	r3, [r3, #116]	; 0x74
   22880:	blx	r3
   22884:	b	22710 <fputs@plt+0x19010>
   22888:	movw	r5, #3424	; 0xd60
   2288c:	movt	r5, #7
   22890:	ldr	r0, [r5]
   22894:	bl	3e104 <fputs@plt+0x34a04>
   22898:	mov	r8, r0
   2289c:	ldr	r0, [r5]
   228a0:	bl	10fe0 <fputs@plt+0x78e0>
   228a4:	mov	r7, r0
   228a8:	mov	r0, #40	; 0x28
   228ac:	bl	49000 <_Znwj@@Base>
   228b0:	ldr	r2, [pc, #232]	; 229a0 <fputs@plt+0x192a0>
   228b4:	mov	r3, #0
   228b8:	mov	r5, r0
   228bc:	str	r8, [r0, #28]
   228c0:	str	r7, [r0, #36]	; 0x24
   228c4:	stm	r0, {r2, r3}
   228c8:	str	r3, [r0, #8]
   228cc:	str	r3, [r0, #12]
   228d0:	str	r3, [r0, #16]
   228d4:	str	r3, [r0, #20]
   228d8:	str	r3, [r0, #24]
   228dc:	strb	r3, [r0, #32]
   228e0:	strb	r3, [r0, #33]	; 0x21
   228e4:	b	22710 <fputs@plt+0x19010>
   228e8:	ldr	r0, [r0]
   228ec:	ldr	r5, [r6]
   228f0:	bl	2221c <fputs@plt+0x18b1c>
   228f4:	b	22694 <fputs@plt+0x18f94>
   228f8:	movw	r5, #3424	; 0xd60
   228fc:	movt	r5, #7
   22900:	ldr	r0, [r5]
   22904:	bl	3e104 <fputs@plt+0x34a04>
   22908:	mov	r8, r0
   2290c:	ldr	r0, [r5]
   22910:	bl	10fe0 <fputs@plt+0x78e0>
   22914:	mov	r7, r0
   22918:	mov	r0, #48	; 0x30
   2291c:	bl	49000 <_Znwj@@Base>
   22920:	mov	r1, r8
   22924:	mov	r2, r7
   22928:	mov	r3, #0
   2292c:	mov	r5, r0
   22930:	bl	3c998 <fputs@plt+0x33298>
   22934:	b	2281c <fputs@plt+0x1911c>
   22938:	movw	r5, #3424	; 0xd60
   2293c:	movt	r5, #7
   22940:	ldr	r0, [r5]
   22944:	bl	3e104 <fputs@plt+0x34a04>
   22948:	mov	r8, r0
   2294c:	ldr	r0, [r5]
   22950:	bl	10fe0 <fputs@plt+0x78e0>
   22954:	mov	r7, r0
   22958:	mov	r0, #40	; 0x28
   2295c:	bl	49000 <_Znwj@@Base>
   22960:	mov	r1, r8
   22964:	mov	r2, r7
   22968:	mov	r3, #0
   2296c:	mov	r5, r0
   22970:	bl	3bdac <fputs@plt+0x326ac>
   22974:	b	2281c <fputs@plt+0x1911c>
   22978:	mov	r0, #0
   2297c:	b	226c8 <fputs@plt+0x18fc8>
   22980:	bl	95d4 <__stack_chk_fail@plt>
   22984:	mov	r0, r5
   22988:	bl	49050 <_ZdlPv@@Base>
   2298c:	bl	9460 <__cxa_end_cleanup@plt>
   22990:	b	22984 <fputs@plt+0x19284>
   22994:	b	22984 <fputs@plt+0x19284>
   22998:	andeq	pc, r4, r0, asr #23
   2299c:	strdeq	pc, [r4], -r0
   229a0:	muleq	r5, r8, r2
   229a4:	push	{r3, r4, r5, r6, r7, lr}
   229a8:	movw	r3, #3360	; 0xd20
   229ac:	movt	r3, #7
   229b0:	mov	r4, r0
   229b4:	ldr	r3, [r3]
   229b8:	ldr	r2, [r3, #132]	; 0x84
   229bc:	cmp	r2, #0
   229c0:	beq	229d8 <fputs@plt+0x192d8>
   229c4:	movw	r2, #3364	; 0xd24
   229c8:	movt	r2, #7
   229cc:	ldr	r2, [r2]
   229d0:	cmp	r3, r2
   229d4:	beq	22a64 <fputs@plt+0x19364>
   229d8:	ldr	r3, [r4, #20]
   229dc:	cmp	r3, #29
   229e0:	ldrls	pc, [pc, r3, lsl #2]
   229e4:	b	22e2c <fputs@plt+0x1972c>
   229e8:	andeq	r2, r2, r0, asr #21
   229ec:	andeq	r2, r2, r0, ror #20
   229f0:	muleq	r2, r8, sl
   229f4:	muleq	r2, r4, fp
   229f8:	andeq	r2, r2, r0, lsl #23
   229fc:	andeq	r2, r2, r0, ror #20
   22a00:	andeq	r2, r2, r8, asr #22
   22a04:	andeq	r2, r2, r4, lsr fp
   22a08:	andeq	r2, r2, r4, lsl #21
   22a0c:	andeq	r2, r2, r8, lsl lr
   22a10:	andeq	r2, r2, r0, lsl #28
   22a14:	andeq	r2, r2, r0, ror #20
   22a18:	andeq	r2, r2, r0, asr #27
   22a1c:	andeq	r2, r2, ip, lsr #27
   22a20:	andeq	r2, r2, ip, lsl #27
   22a24:	andeq	r2, r2, r8, ror #26
   22a28:	andeq	r2, r2, r0, ror #20
   22a2c:	andeq	r2, r2, r0, ror #20
   22a30:	andeq	r2, r2, r0, ror #20
   22a34:	andeq	r2, r2, r4, lsr #25
   22a38:	ldrdeq	r2, [r2], -r8
   22a3c:	andeq	r2, r2, ip, lsl #25
   22a40:	andeq	r2, r2, r8, asr #24
   22a44:	strdeq	r2, [r2], -r8
   22a48:	andeq	r2, r2, ip, lsl #27
   22a4c:	andeq	r2, r2, r0, ror #23
   22a50:	andeq	r2, r2, r0, ror #20
   22a54:			; <UNDEFINED> instruction: 0x00022cb8
   22a58:	strdeq	r2, [r2], -ip
   22a5c:	andeq	r2, r2, ip, ror #27
   22a60:	pop	{r3, r4, r5, r6, r7, pc}
   22a64:	movw	r3, #3424	; 0xd60
   22a68:	movt	r3, #7
   22a6c:	ldr	r3, [r3]
   22a70:	ldr	r3, [r3]
   22a74:	cmp	r3, #0
   22a78:	bne	229d8 <fputs@plt+0x192d8>
   22a7c:	pop	{r3, r4, r5, r6, r7, lr}
   22a80:	b	1d6f0 <fputs@plt+0x13ff0>
   22a84:	movw	r3, #3424	; 0xd60
   22a88:	movt	r3, #7
   22a8c:	ldr	r0, [r3]
   22a90:	pop	{r3, r4, r5, r6, r7, lr}
   22a94:	b	121a0 <fputs@plt+0x8aa0>
   22a98:	ldrb	r1, [r4, #8]
   22a9c:	movw	r2, #3632	; 0xe30
   22aa0:	movt	r2, #7
   22aa4:	movw	r3, #3424	; 0xd60
   22aa8:	movt	r3, #7
   22aac:	add	r2, r2, r1, lsl #2
   22ab0:	ldr	r0, [r3]
   22ab4:	ldr	r1, [r2, #1680]	; 0x690
   22ab8:	pop	{r3, r4, r5, r6, r7, lr}
   22abc:	b	14300 <fputs@plt+0xac00>
   22ac0:	movw	r4, #3424	; 0xd60
   22ac4:	movt	r4, #7
   22ac8:	ldr	r0, [r4]
   22acc:	bl	3e104 <fputs@plt+0x34a04>
   22ad0:	ldr	r4, [r4]
   22ad4:	rsb	r6, r0, #0
   22ad8:	mov	r0, r4
   22adc:	bl	10fe0 <fputs@plt+0x78e0>
   22ae0:	mov	r5, r0
   22ae4:	mov	r0, #40	; 0x28
   22ae8:	bl	49000 <_Znwj@@Base>
   22aec:	ldr	ip, [pc, #872]	; 22e5c <fputs@plt+0x1975c>
   22af0:	mov	r2, #0
   22af4:	mov	r3, r0
   22af8:	mov	r0, r4
   22afc:	str	r6, [r3, #28]
   22b00:	mov	r1, r3
   22b04:	str	r5, [r3, #36]	; 0x24
   22b08:	str	ip, [r3]
   22b0c:	str	r2, [r3, #4]
   22b10:	str	r2, [r3, #8]
   22b14:	str	r2, [r3, #12]
   22b18:	str	r2, [r3, #16]
   22b1c:	str	r2, [r3, #20]
   22b20:	str	r2, [r3, #24]
   22b24:	strb	r2, [r3, #32]
   22b28:	strb	r2, [r3, #33]	; 0x21
   22b2c:	bl	12040 <fputs@plt+0x8940>
   22b30:	pop	{r3, r4, r5, r6, r7, pc}
   22b34:	movw	r3, #3424	; 0xd60
   22b38:	movt	r3, #7
   22b3c:	ldr	r0, [r3]
   22b40:	pop	{r3, r4, r5, r6, r7, lr}
   22b44:	b	11944 <fputs@plt+0x8244>
   22b48:	movw	r3, #45408	; 0xb160
   22b4c:	movt	r3, #6
   22b50:	ldr	r3, [r3, #24]
   22b54:	cmp	r3, #0
   22b58:	popeq	{r3, r4, r5, r6, r7, pc}
   22b5c:	movw	r2, #3632	; 0xe30
   22b60:	movt	r2, #7
   22b64:	add	r3, r2, r3, lsl #2
   22b68:	movw	r2, #3424	; 0xd60
   22b6c:	movt	r2, #7
   22b70:	ldr	r1, [r3, #1680]	; 0x690
   22b74:	ldr	r0, [r2]
   22b78:	pop	{r3, r4, r5, r6, r7, lr}
   22b7c:	b	14300 <fputs@plt+0xac00>
   22b80:	movw	r1, #56268	; 0xdbcc
   22b84:	movw	r0, #6993	; 0x1b51
   22b88:	movt	r1, #4
   22b8c:	pop	{r3, r4, r5, r6, r7, lr}
   22b90:	b	430dc <fputs@plt+0x399dc>
   22b94:	movw	r3, #3424	; 0xd60
   22b98:	movt	r3, #7
   22b9c:	mov	r0, #28
   22ba0:	ldr	r4, [r3]
   22ba4:	bl	49000 <_Znwj@@Base>
   22ba8:	ldr	ip, [pc, #688]	; 22e60 <fputs@plt+0x19760>
   22bac:	mov	r3, r0
   22bb0:	mov	r2, #0
   22bb4:	mov	r0, r4
   22bb8:	str	r2, [r3, #4]
   22bbc:	mov	r1, r3
   22bc0:	str	r2, [r3, #8]
   22bc4:	str	ip, [r3]
   22bc8:	str	r2, [r3, #12]
   22bcc:	str	r2, [r3, #16]
   22bd0:	str	r2, [r3, #20]
   22bd4:	str	r2, [r3, #24]
   22bd8:	pop	{r3, r4, r5, r6, r7, lr}
   22bdc:	b	12040 <fputs@plt+0x8940>
   22be0:	movw	r3, #3424	; 0xd60
   22be4:	movt	r3, #7
   22be8:	mov	r1, #0
   22bec:	ldr	r0, [r3]
   22bf0:	pop	{r3, r4, r5, r6, r7, lr}
   22bf4:	b	193d0 <fputs@plt+0xfcd0>
   22bf8:	movw	r4, #3424	; 0xd60
   22bfc:	movt	r4, #7
   22c00:	ldr	r0, [r4]
   22c04:	bl	3e104 <fputs@plt+0x34a04>
   22c08:	ldr	r4, [r4]
   22c0c:	mov	r7, r0
   22c10:	mov	r0, r4
   22c14:	bl	10fe0 <fputs@plt+0x78e0>
   22c18:	mov	r6, r0
   22c1c:	mov	r0, #40	; 0x28
   22c20:	bl	49000 <_Znwj@@Base>
   22c24:	mov	r1, r7
   22c28:	mov	r2, r6
   22c2c:	mov	r3, #0
   22c30:	mov	r5, r0
   22c34:	bl	3bdac <fputs@plt+0x326ac>
   22c38:	mov	r0, r4
   22c3c:	mov	r1, r5
   22c40:	pop	{r3, r4, r5, r6, r7, lr}
   22c44:	b	12040 <fputs@plt+0x8940>
   22c48:	movw	r4, #3424	; 0xd60
   22c4c:	movt	r4, #7
   22c50:	ldr	r0, [r4]
   22c54:	bl	3e104 <fputs@plt+0x34a04>
   22c58:	ldr	r4, [r4]
   22c5c:	mov	r7, r0
   22c60:	mov	r0, r4
   22c64:	bl	10fe0 <fputs@plt+0x78e0>
   22c68:	mov	r6, r0
   22c6c:	mov	r0, #48	; 0x30
   22c70:	bl	49000 <_Znwj@@Base>
   22c74:	mov	r1, r7
   22c78:	mov	r2, r6
   22c7c:	mov	r3, #0
   22c80:	mov	r5, r0
   22c84:	bl	3c998 <fputs@plt+0x33298>
   22c88:	b	22c38 <fputs@plt+0x19538>
   22c8c:	movw	r3, #3424	; 0xd60
   22c90:	movt	r3, #7
   22c94:	mov	r2, #1
   22c98:	ldr	r3, [r3]
   22c9c:	str	r2, [r3, #244]	; 0xf4
   22ca0:	pop	{r3, r4, r5, r6, r7, pc}
   22ca4:	movw	r3, #3424	; 0xd60
   22ca8:	movt	r3, #7
   22cac:	ldr	r0, [r3]
   22cb0:	pop	{r3, r4, r5, r6, r7, lr}
   22cb4:	b	181e0 <fputs@plt+0xeae0>
   22cb8:	movw	r3, #3424	; 0xd60
   22cbc:	movt	r3, #7
   22cc0:	mov	r0, #28
   22cc4:	ldr	r4, [r3]
   22cc8:	bl	49000 <_Znwj@@Base>
   22ccc:	ldr	ip, [pc, #400]	; 22e64 <fputs@plt+0x19764>
   22cd0:	mov	r3, r0
   22cd4:	b	22bb0 <fputs@plt+0x194b0>
   22cd8:	movw	r3, #3424	; 0xd60
   22cdc:	movt	r3, #7
   22ce0:	ldr	r0, [r4]
   22ce4:	ldr	r4, [r3]
   22ce8:	bl	2221c <fputs@plt+0x18b1c>
   22cec:	mov	r1, r0
   22cf0:	mov	r0, r4
   22cf4:	pop	{r3, r4, r5, r6, r7, lr}
   22cf8:	b	14300 <fputs@plt+0xac00>
   22cfc:	movw	r5, #3424	; 0xd60
   22d00:	movt	r5, #7
   22d04:	movw	r3, #15148	; 0x3b2c
   22d08:	movt	r3, #7
   22d0c:	ldr	r0, [r5]
   22d10:	ldr	r7, [r3]
   22d14:	bl	10fe0 <fputs@plt+0x78e0>
   22d18:	mov	r6, r0
   22d1c:	mov	r0, #40	; 0x28
   22d20:	bl	49000 <_Znwj@@Base>
   22d24:	mov	r1, r7
   22d28:	mov	r2, r6
   22d2c:	mov	r3, #0
   22d30:	mov	r4, r0
   22d34:	bl	3ba58 <fputs@plt+0x32358>
   22d38:	ldr	r3, [r4]
   22d3c:	mov	r0, r4
   22d40:	ldr	r3, [r3, #112]	; 0x70
   22d44:	blx	r3
   22d48:	ldr	r3, [r4]
   22d4c:	mov	r0, r4
   22d50:	ldr	r3, [r3, #116]	; 0x74
   22d54:	blx	r3
   22d58:	ldr	r0, [r5]
   22d5c:	mov	r1, r4
   22d60:	pop	{r3, r4, r5, r6, r7, lr}
   22d64:	b	12040 <fputs@plt+0x8940>
   22d68:	movw	r3, #3424	; 0xd60
   22d6c:	movt	r3, #7
   22d70:	ldr	r0, [r4, #12]
   22d74:	ldr	r4, [r3]
   22d78:	bl	2234c <fputs@plt+0x18c4c>
   22d7c:	mov	r1, r0
   22d80:	mov	r0, r4
   22d84:	pop	{r3, r4, r5, r6, r7, lr}
   22d88:	b	14300 <fputs@plt+0xac00>
   22d8c:	movw	r3, #3424	; 0xd60
   22d90:	movt	r3, #7
   22d94:	ldr	r1, [r4, #4]
   22d98:	ldr	r0, [r3]
   22d9c:	bl	12040 <fputs@plt+0x8940>
   22da0:	mov	r3, #0
   22da4:	str	r3, [r4, #4]
   22da8:	pop	{r3, r4, r5, r6, r7, pc}
   22dac:	movw	r3, #3424	; 0xd60
   22db0:	movt	r3, #7
   22db4:	ldr	r0, [r3]
   22db8:	pop	{r3, r4, r5, r6, r7, lr}
   22dbc:	b	18f8c <fputs@plt+0xf88c>
   22dc0:	movw	r3, #3424	; 0xd60
   22dc4:	movt	r3, #7
   22dc8:	ldr	r0, [r3]
   22dcc:	bl	11038 <fputs@plt+0x7938>
   22dd0:	movw	r3, #45508	; 0xb1c4
   22dd4:	movt	r3, #6
   22dd8:	ldr	r1, [r3]
   22ddc:	mul	r1, r1, r0
   22de0:	ldr	r0, [r4]
   22de4:	pop	{r3, r4, r5, r6, r7, lr}
   22de8:	b	42dd8 <fputs@plt+0x396d8>
   22dec:	movw	r1, #56268	; 0xdbcc
   22df0:	movw	r0, #6996	; 0x1b54
   22df4:	movt	r1, #4
   22df8:	pop	{r3, r4, r5, r6, r7, lr}
   22dfc:	b	430dc <fputs@plt+0x399dc>
   22e00:	movw	r3, #3424	; 0xd60
   22e04:	movt	r3, #7
   22e08:	mov	r1, #1
   22e0c:	ldr	r0, [r3]
   22e10:	pop	{r3, r4, r5, r6, r7, lr}
   22e14:	b	193d0 <fputs@plt+0xfcd0>
   22e18:	movw	r3, #3424	; 0xd60
   22e1c:	movt	r3, #7
   22e20:	ldr	r0, [r3]
   22e24:	pop	{r3, r4, r5, r6, r7, lr}
   22e28:	b	10d08 <fputs@plt+0x7608>
   22e2c:	movw	r1, #56268	; 0xdbcc
   22e30:	movw	r0, #7074	; 0x1ba2
   22e34:	movt	r1, #4
   22e38:	pop	{r3, r4, r5, r6, r7, lr}
   22e3c:	b	430dc <fputs@plt+0x399dc>
   22e40:	mov	r0, r4
   22e44:	bl	49050 <_ZdlPv@@Base>
   22e48:	bl	9460 <__cxa_end_cleanup@plt>
   22e4c:	mov	r0, r5
   22e50:	bl	49050 <_ZdlPv@@Base>
   22e54:	bl	9460 <__cxa_end_cleanup@plt>
   22e58:	b	22e4c <fputs@plt+0x1974c>
   22e5c:	muleq	r5, r8, r2
   22e60:	strdeq	pc, [r4], -r0
   22e64:	andeq	pc, r4, r0, asr #23
   22e68:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   22e6c:	movw	r9, #3232	; 0xca0
   22e70:	movt	r9, #7
   22e74:	sub	sp, sp, #400	; 0x190
   22e78:	add	r0, sp, #8
   22e7c:	mov	r3, #0
   22e80:	ldr	r1, [r9]
   22e84:	mov	r2, #4
   22e88:	str	r3, [sp, #8]
   22e8c:	str	r3, [sp, #12]
   22e90:	str	r1, [sp, #396]	; 0x18c
   22e94:	str	r2, [sp, #28]
   22e98:	bl	2304c <fputs@plt+0x1994c>
   22e9c:	movw	r8, #3424	; 0xd60
   22ea0:	add	r7, sp, #32
   22ea4:	movt	r8, #7
   22ea8:	movw	r4, #3632	; 0xe30
   22eac:	movt	r4, #7
   22eb0:	mov	r0, r7
   22eb4:	ldr	r1, [r8]
   22eb8:	ldr	r6, [r4, #16]
   22ebc:	bl	1281c <fputs@plt+0x911c>
   22ec0:	ldr	sl, [r8]
   22ec4:	mov	r5, r4
   22ec8:	str	r7, [r8]
   22ecc:	b	22ee4 <fputs@plt+0x197e4>
   22ed0:	ldr	r3, [r5, #16]
   22ed4:	cmp	r6, r3
   22ed8:	beq	22f20 <fputs@plt+0x19820>
   22edc:	ldr	r0, [pc, #356]	; 23048 <fputs@plt+0x19948>
   22ee0:	bl	229a4 <fputs@plt+0x192a4>
   22ee4:	ldr	r0, [pc, #348]	; 23048 <fputs@plt+0x19948>
   22ee8:	bl	2304c <fputs@plt+0x1994c>
   22eec:	ldr	r3, [r4, #164]	; 0xa4
   22ef0:	cmp	r3, #29
   22ef4:	beq	22f98 <fputs@plt+0x19898>
   22ef8:	cmp	r3, #13
   22efc:	beq	22fd0 <fputs@plt+0x198d0>
   22f00:	ldr	r0, [pc, #320]	; 23048 <fputs@plt+0x19948>
   22f04:	add	r1, sp, #8
   22f08:	bl	1af10 <fputs@plt+0x11810>
   22f0c:	cmp	r0, #0
   22f10:	beq	22edc <fputs@plt+0x197dc>
   22f14:	ldr	r3, [r5, #504]	; 0x1f8
   22f18:	cmp	r3, #0
   22f1c:	beq	22ed0 <fputs@plt+0x197d0>
   22f20:	mov	r0, r7
   22f24:	bl	13eac <fputs@plt+0xa7ac>
   22f28:	mov	r0, r7
   22f2c:	bl	11038 <fputs@plt+0x7938>
   22f30:	movw	r3, #45508	; 0xb1c4
   22f34:	movt	r3, #6
   22f38:	ldr	r3, [r3]
   22f3c:	mul	r0, r3, r0
   22f40:	bl	48f34 <fputs@plt+0x3f834>
   22f44:	bl	1c11c <fputs@plt+0x12a1c>
   22f48:	bl	1d270 <fputs@plt+0x13b70>
   22f4c:	mov	r0, r7
   22f50:	bl	1126c <fputs@plt+0x7b6c>
   22f54:	mov	r0, r7
   22f58:	mov	r3, #0
   22f5c:	str	sl, [r8]
   22f60:	str	r3, [r4, #512]	; 0x200
   22f64:	bl	13180 <fputs@plt+0x9a80>
   22f68:	ldr	r0, [sp, #12]
   22f6c:	cmp	r0, #0
   22f70:	beq	22f80 <fputs@plt+0x19880>
   22f74:	ldr	r3, [r0]
   22f78:	ldr	r3, [r3, #4]
   22f7c:	blx	r3
   22f80:	ldr	r2, [sp, #396]	; 0x18c
   22f84:	ldr	r3, [r9]
   22f88:	cmp	r2, r3
   22f8c:	bne	23038 <fputs@plt+0x19938>
   22f90:	add	sp, sp, #400	; 0x190
   22f94:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   22f98:	movw	r3, #45408	; 0xb160
   22f9c:	movt	r3, #6
   22fa0:	ldr	r3, [r3, #4]
   22fa4:	tst	r3, #8
   22fa8:	beq	22f20 <fputs@plt+0x19820>
   22fac:	movw	r2, #18728	; 0x4928
   22fb0:	movt	r2, #7
   22fb4:	movw	r1, #59124	; 0xe6f4
   22fb8:	str	r2, [sp]
   22fbc:	movt	r1, #4
   22fc0:	mov	r3, r2
   22fc4:	mov	r0, #0
   22fc8:	bl	1c8f4 <fputs@plt+0x131f4>
   22fcc:	b	22f20 <fputs@plt+0x19820>
   22fd0:	movw	r3, #45408	; 0xb160
   22fd4:	movt	r3, #6
   22fd8:	ldr	r3, [r3, #4]
   22fdc:	tst	r3, #8
   22fe0:	bne	22ff8 <fputs@plt+0x198f8>
   22fe4:	movw	r0, #51700	; 0xc9f4
   22fe8:	movt	r0, #4
   22fec:	bl	1c11c <fputs@plt+0x12a1c>
   22ff0:	bl	1d270 <fputs@plt+0x13b70>
   22ff4:	b	22f20 <fputs@plt+0x19820>
   22ff8:	movw	r2, #18728	; 0x4928
   22ffc:	movt	r2, #7
   23000:	movw	r1, #59124	; 0xe6f4
   23004:	str	r2, [sp]
   23008:	movt	r1, #4
   2300c:	mov	r3, r2
   23010:	mov	r0, #0
   23014:	bl	1c8f4 <fputs@plt+0x131f4>
   23018:	b	22fe4 <fputs@plt+0x198e4>
   2301c:	ldr	r0, [sp, #12]
   23020:	cmp	r0, #0
   23024:	beq	23034 <fputs@plt+0x19934>
   23028:	ldr	r3, [r0]
   2302c:	ldr	r3, [r3, #4]
   23030:	blx	r3
   23034:	bl	9460 <__cxa_end_cleanup@plt>
   23038:	bl	95d4 <__stack_chk_fail@plt>
   2303c:	mov	r0, r7
   23040:	bl	13180 <fputs@plt+0x9a80>
   23044:	b	2301c <fputs@plt+0x1991c>
   23048:	andeq	r0, r7, r0, asr #29
   2304c:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   23050:	movw	r5, #3232	; 0xca0
   23054:	movt	r5, #7
   23058:	mov	r6, r0
   2305c:	ldr	r0, [r0, #4]
   23060:	sub	sp, sp, #164	; 0xa4
   23064:	ldr	r3, [r5]
   23068:	cmp	r0, #0
   2306c:	str	r3, [sp, #156]	; 0x9c
   23070:	beq	23088 <fputs@plt+0x19988>
   23074:	ldr	r3, [r0]
   23078:	ldr	r3, [r3, #4]
   2307c:	blx	r3
   23080:	mov	r3, #0
   23084:	str	r3, [r6, #4]
   23088:	movw	r4, #45408	; 0xb160
   2308c:	movt	r4, #6
   23090:	movw	r8, #3632	; 0xe30
   23094:	movw	fp, #18728	; 0x4928
   23098:	movt	r8, #7
   2309c:	movt	fp, #7
   230a0:	mov	sl, r4
   230a4:	ldr	r3, [r4]
   230a8:	mov	r2, #0
   230ac:	str	r2, [sp, #72]	; 0x48
   230b0:	ldr	r1, [r3, #16]
   230b4:	ldr	r2, [r3, #12]
   230b8:	cmp	r2, r1
   230bc:	bcs	2357c <fputs@plt+0x19e7c>
   230c0:	add	r1, r2, #1
   230c4:	str	r1, [r3, #12]
   230c8:	ldrb	r7, [r2]
   230cc:	cmp	r7, #10
   230d0:	ldreq	r3, [r8, #512]	; 0x200
   230d4:	moveq	r2, #0
   230d8:	streq	r2, [r8, #512]	; 0x200
   230dc:	streq	r3, [r8, #508]	; 0x1fc
   230e0:	ldr	r3, [r4, #24]
   230e4:	cmp	r3, r7
   230e8:	addne	r9, r7, #1
   230ec:	beq	2333c <fputs@plt+0x19c3c>
   230f0:	cmp	r9, #143	; 0x8f
   230f4:	ldrls	pc, [pc, r9, lsl #2]
   230f8:	b	2392c <fputs@plt+0x1a22c>
   230fc:	andeq	r3, r2, ip, asr #12
   23100:	ldrdeq	r3, [r2], -ip
   23104:	andeq	r3, r2, r8, lsl #17
   23108:	andeq	r3, r2, ip, lsr #18
   2310c:	andeq	r3, r2, ip, lsr #18
   23110:	andeq	r3, r2, ip, lsr #18
   23114:	andeq	r3, r2, ip, lsr #18
   23118:	andeq	r3, r2, ip, lsr #18
   2311c:	andeq	r3, r2, ip, lsr #18
   23120:	andeq	r3, r2, ip, ror r8
   23124:	andeq	r3, r2, r0, lsl r8
   23128:	andeq	r3, r2, r8, lsr r8
   2312c:	andeq	r3, r2, ip, lsr #18
   23130:	andeq	r3, r2, ip, lsr #18
   23134:	andeq	r3, r2, ip, ror #14
   23138:	andeq	r3, r2, ip, ror #17
   2313c:	andeq	r3, r2, r4, asr #16
   23140:	andeq	r3, r2, r8, lsr #11
   23144:	andeq	r3, r2, ip, lsl r8
   23148:	andeq	r3, r2, r0, ror #14
   2314c:	andeq	r3, r2, ip, lsl r7
   23150:	andeq	r3, r2, r0, lsl #14
   23154:	muleq	r2, r8, r6
   23158:	andeq	r3, r2, ip, lsl #13
   2315c:	andeq	r3, r2, r0, lsl #13
   23160:	andeq	r3, r2, r8, asr r6
   23164:	andeq	r3, r2, ip, asr #15
   23168:			; <UNDEFINED> instruction: 0x000237b8
   2316c:	andeq	r3, r2, r4, lsl #16
   23170:	strdeq	r3, [r2], -r8
   23174:	andeq	r3, r2, ip, ror #15
   23178:	andeq	r3, r2, r0, ror #15
   2317c:	andeq	r3, r2, r0, lsr r7
   23180:	andeq	r3, r2, r0, ror r8
   23184:	andeq	r3, r2, ip, lsr #18
   23188:	andeq	r3, r2, ip, lsr #18
   2318c:	andeq	r3, r2, ip, lsr #18
   23190:	andeq	r3, r2, ip, lsr #18
   23194:	andeq	r3, r2, ip, lsr #18
   23198:	andeq	r3, r2, ip, lsr #18
   2319c:	andeq	r3, r2, ip, lsr #18
   231a0:	andeq	r3, r2, ip, lsr #18
   231a4:	andeq	r3, r2, ip, lsr #18
   231a8:	andeq	r3, r2, ip, lsr #18
   231ac:	andeq	r3, r2, ip, lsr #18
   231b0:	andeq	r3, r2, ip, lsr #18
   231b4:	andeq	r3, r2, ip, lsr #18
   231b8:	andeq	r3, r2, ip, lsr #18
   231bc:	andeq	r3, r2, ip, lsr #18
   231c0:	andeq	r3, r2, ip, lsr #18
   231c4:	andeq	r3, r2, ip, lsr #18
   231c8:	andeq	r3, r2, ip, lsr #18
   231cc:	andeq	r3, r2, ip, lsr #18
   231d0:	andeq	r3, r2, ip, lsr #18
   231d4:	andeq	r3, r2, ip, lsr #18
   231d8:	andeq	r3, r2, ip, lsr #18
   231dc:	andeq	r3, r2, ip, lsr #18
   231e0:	andeq	r3, r2, ip, lsr #18
   231e4:	andeq	r3, r2, ip, lsr #18
   231e8:	andeq	r3, r2, ip, lsr #18
   231ec:	andeq	r3, r2, ip, lsr #18
   231f0:	andeq	r3, r2, ip, lsr #18
   231f4:	andeq	r3, r2, ip, lsr #18
   231f8:	andeq	r3, r2, ip, lsr #18
   231fc:	andeq	r3, r2, ip, lsr #18
   23200:	andeq	r3, r2, ip, lsr #18
   23204:	andeq	r3, r2, ip, lsr #18
   23208:	andeq	r3, r2, ip, lsr #18
   2320c:	andeq	r3, r2, ip, lsr #18
   23210:	andeq	r3, r2, ip, lsr #18
   23214:	andeq	r3, r2, ip, lsr #18
   23218:	andeq	r3, r2, ip, lsr #18
   2321c:	andeq	r3, r2, ip, lsr #18
   23220:	andeq	r3, r2, ip, lsr #18
   23224:	andeq	r3, r2, ip, lsr #18
   23228:	andeq	r3, r2, ip, lsr #18
   2322c:	andeq	r3, r2, ip, lsr #18
   23230:	andeq	r3, r2, ip, lsr #18
   23234:	andeq	r3, r2, ip, lsr #18
   23238:	andeq	r3, r2, ip, lsr #18
   2323c:	andeq	r3, r2, ip, lsr #18
   23240:	andeq	r3, r2, ip, lsr #18
   23244:	andeq	r3, r2, ip, lsr #18
   23248:	andeq	r3, r2, ip, lsr #18
   2324c:	andeq	r3, r2, ip, lsr #18
   23250:	andeq	r3, r2, ip, lsr #18
   23254:	andeq	r3, r2, ip, lsr #18
   23258:	andeq	r3, r2, ip, lsr #18
   2325c:	andeq	r3, r2, ip, lsr #18
   23260:	andeq	r3, r2, ip, lsr #18
   23264:	andeq	r3, r2, ip, lsr #18
   23268:	andeq	r3, r2, ip, lsr #18
   2326c:	andeq	r3, r2, ip, lsr #18
   23270:	andeq	r3, r2, ip, lsr #18
   23274:	andeq	r3, r2, ip, lsr #18
   23278:	andeq	r3, r2, ip, lsr #18
   2327c:	andeq	r3, r2, ip, lsr #18
   23280:	andeq	r3, r2, ip, lsr #18
   23284:	andeq	r3, r2, ip, lsr #18
   23288:	andeq	r3, r2, ip, lsr #18
   2328c:	andeq	r3, r2, ip, lsr #18
   23290:	andeq	r3, r2, ip, lsr #18
   23294:	andeq	r3, r2, ip, lsr #18
   23298:	andeq	r3, r2, ip, lsr #18
   2329c:	andeq	r3, r2, ip, lsr #18
   232a0:	andeq	r3, r2, ip, lsr #18
   232a4:	andeq	r3, r2, ip, lsr #18
   232a8:	andeq	r3, r2, ip, lsr #18
   232ac:	andeq	r3, r2, ip, lsr #18
   232b0:	andeq	r3, r2, ip, lsr #18
   232b4:	andeq	r3, r2, ip, lsr #18
   232b8:	andeq	r3, r2, ip, lsr #18
   232bc:	andeq	r3, r2, ip, lsr #18
   232c0:	andeq	r3, r2, ip, lsr #18
   232c4:	andeq	r3, r2, ip, lsr #18
   232c8:	andeq	r3, r2, ip, lsr #18
   232cc:	andeq	r3, r2, ip, lsr #18
   232d0:	andeq	r3, r2, ip, lsr #18
   232d4:	andeq	r3, r2, ip, lsr #18
   232d8:	andeq	r3, r2, ip, lsr #18
   232dc:	andeq	r3, r2, ip, lsr #18
   232e0:	andeq	r3, r2, ip, lsr #18
   232e4:	andeq	r3, r2, ip, lsr #18
   232e8:	andeq	r3, r2, ip, lsr #18
   232ec:	andeq	r3, r2, ip, lsr #18
   232f0:	andeq	r3, r2, ip, lsr #18
   232f4:	andeq	r3, r2, ip, lsr #18
   232f8:	andeq	r3, r2, ip, lsr #18
   232fc:	andeq	r3, r2, ip, lsr #18
   23300:	andeq	r3, r2, r8, lsr #16
   23304:	andeq	r3, r2, r8, lsr #16
   23308:	andeq	r3, r2, r8, lsr #16
   2330c:	andeq	r3, r2, ip, lsr #18
   23310:	andeq	r3, r2, r4, asr #6
   23314:	muleq	r2, r8, r5
   23318:	andeq	r3, r2, r4, asr r7
   2331c:	andeq	r3, r2, r8, asr #14
   23320:	andeq	r3, r2, ip, lsr r7
   23324:	andeq	r3, r2, r0, asr r8
   23328:	andeq	r3, r2, ip, asr #17
   2332c:			; <UNDEFINED> instruction: 0x000238b4
   23330:	andeq	r3, r2, r4, lsr #17
   23334:	muleq	r2, r4, r8
   23338:	andeq	r3, r2, r4, lsr #1
   2333c:	cmp	r7, #0
   23340:	beq	235dc <fputs@plt+0x19edc>
   23344:	ldr	r3, [r4]
   23348:	ldr	r2, [r3, #12]
   2334c:	ldr	r1, [r3, #16]
   23350:	cmp	r2, r1
   23354:	bcs	2358c <fputs@plt+0x19e8c>
   23358:	add	r1, r2, #1
   2335c:	str	r1, [r3, #12]
   23360:	ldrb	r0, [r2]
   23364:	cmp	r0, #10
   23368:	beq	235c8 <fputs@plt+0x19ec8>
   2336c:	add	r9, r0, #1
   23370:	cmp	r9, #127	; 0x7f
   23374:	ldrls	pc, [pc, r9, lsl #2]
   23378:	b	246d8 <fputs@plt+0x1afd8>
   2337c:	andeq	r4, r2, r4, ror r6
   23380:	ldrdeq	r4, [r2], -r8
   23384:	ldrdeq	r4, [r2], -r8
   23388:	ldrdeq	r4, [r2], -r8
   2338c:	ldrdeq	r4, [r2], -r8
   23390:	ldrdeq	r4, [r2], -r8
   23394:	ldrdeq	r4, [r2], -r8
   23398:	ldrdeq	r4, [r2], -r8
   2339c:	ldrdeq	r4, [r2], -r8
   233a0:	ldrdeq	r4, [r2], -r8
   233a4:	ldrdeq	r4, [r2], -r8
   233a8:	ldrdeq	r4, [r2], -r8
   233ac:	ldrdeq	r4, [r2], -r8
   233b0:	ldrdeq	r4, [r2], -r8
   233b4:	ldrdeq	r4, [r2], -r8
   233b8:	ldrdeq	r4, [r2], -r8
   233bc:	ldrdeq	r4, [r2], -r8
   233c0:	ldrdeq	r4, [r2], -r8
   233c4:	ldrdeq	r4, [r2], -r8
   233c8:	ldrdeq	r4, [r2], -r8
   233cc:	ldrdeq	r4, [r2], -r8
   233d0:	ldrdeq	r4, [r2], -r8
   233d4:	ldrdeq	r4, [r2], -r8
   233d8:	ldrdeq	r4, [r2], -r8
   233dc:	ldrdeq	r4, [r2], -r8
   233e0:	ldrdeq	r4, [r2], -r8
   233e4:	ldrdeq	r4, [r2], -r8
   233e8:	ldrdeq	r4, [r2], -r8
   233ec:	ldrdeq	r4, [r2], -r8
   233f0:	ldrdeq	r4, [r2], -r8
   233f4:	ldrdeq	r4, [r2], -r8
   233f8:	ldrdeq	r4, [r2], -r8
   233fc:	ldrdeq	r4, [r2], -r8
   23400:	andeq	r3, r2, r0, lsr r7
   23404:	andeq	r3, r2, r4, lsl #16
   23408:	andeq	r3, r2, ip, lsl r6
   2340c:	strdeq	r3, [r2], -r8
   23410:	andeq	r4, r2, r0, lsr #13
   23414:	andeq	r3, r2, r0, ror #15
   23418:	andeq	r3, r2, r0, ror #14
   2341c:	andeq	r3, r2, ip, asr #15
   23420:	andeq	r4, r2, r8, lsl #12
   23424:	andeq	r3, r2, r4, asr r7
   23428:	ldrdeq	r4, [r2], -r0
   2342c:	ldrdeq	r4, [r2], -r8
   23430:			; <UNDEFINED> instruction: 0x000245b0
   23434:			; <UNDEFINED> instruction: 0x000237b8
   23438:	ldrdeq	r4, [r2], -r8
   2343c:	andeq	r4, r2, r4, lsr #11
   23440:	andeq	r4, r2, r8, lsr r5
   23444:	ldrdeq	r4, [r2], -r8
   23448:	ldrdeq	r4, [r2], -r8
   2344c:	ldrdeq	r4, [r2], -r8
   23450:	ldrdeq	r4, [r2], -r8
   23454:	ldrdeq	r4, [r2], -r8
   23458:	ldrdeq	r4, [r2], -r8
   2345c:	ldrdeq	r4, [r2], -r8
   23460:	ldrdeq	r4, [r2], -r8
   23464:	ldrdeq	r4, [r2], -r8
   23468:	andeq	r3, r2, ip, lsr r7
   2346c:	ldrdeq	r4, [r2], -r8
   23470:	ldrdeq	r4, [r2], -r8
   23474:	ldrdeq	r4, [r2], -r8
   23478:	ldrdeq	r4, [r2], -r8
   2347c:	andeq	r3, r2, ip, ror #14
   23480:	ldrdeq	r4, [r2], -r8
   23484:	andeq	r4, r2, r8, lsl #9
   23488:	andeq	r4, r2, ip, lsl r4
   2348c:	andeq	r4, r2, r0, lsl #8
   23490:	andeq	r4, r2, r4, ror r3
   23494:	andeq	r3, r2, r4, asr #6
   23498:	andeq	r4, r2, r8, asr #6
   2349c:	ldrdeq	r4, [r2], -r8
   234a0:	strdeq	r4, [r2], -r8
   234a4:	ldrdeq	r4, [r2], -r8
   234a8:	ldrdeq	r4, [r2], -r8
   234ac:	ldrdeq	r4, [r2], -r8
   234b0:	andeq	r4, r2, r8, asr r0
   234b4:	andeq	r4, r2, r4, lsr r0
   234b8:	ldrdeq	r3, [r2], -ip
   234bc:	muleq	r2, r8, pc	; <UNPREDICTABLE>
   234c0:	ldrdeq	r4, [r2], -r8
   234c4:	ldrdeq	r4, [r2], -r8
   234c8:	muleq	r2, r0, pc	; <UNPREDICTABLE>
   234cc:	andeq	r3, r2, r4, ror #30
   234d0:	ldrdeq	r4, [r2], -r8
   234d4:	ldrdeq	r4, [r2], -r8
   234d8:	andeq	r3, r2, r0, asr #30
   234dc:	ldrdeq	r4, [r2], -r8
   234e0:	andeq	r3, r2, r4, lsl #28
   234e4:	andeq	r4, r2, ip, lsl r6
   234e8:	andeq	r4, r2, r0, lsr #3
   234ec:	andeq	r4, r2, r4, lsl #3
   234f0:	ldrdeq	r4, [r2], -r8
   234f4:	ldrdeq	r4, [r2], -r8
   234f8:	muleq	r2, r8, r6
   234fc:	andeq	r3, r2, ip, lsl r7
   23500:	andeq	r3, r2, r8, asr r6
   23504:	andeq	r4, r2, ip, ror #2
   23508:	andeq	r3, r2, r0, lsr sp
   2350c:	strdeq	r3, [r2], -r8
   23510:	ldrdeq	r3, [r2], -ip
   23514:	andeq	r3, r2, ip, ror #15
   23518:	andeq	r3, r2, ip, asr ip
   2351c:	andeq	r3, r2, r8, lsr ip
   23520:	ldrdeq	r3, [r2], -ip
   23524:	ldrdeq	r4, [r2], -r8
   23528:	ldrdeq	r4, [r2], -r8
   2352c:			; <UNDEFINED> instruction: 0x00023bb0
   23530:	andeq	r4, r2, r8, asr r0
   23534:	andeq	r3, r2, r8, lsr fp
   23538:	andeq	r3, r2, r0, lsl fp
   2353c:	muleq	r2, ip, fp
   23540:	andeq	r3, r2, r4, asr #19
   23544:	ldrdeq	r4, [r2], -r8
   23548:	andeq	r3, r2, r0, ror r9
   2354c:	andeq	r3, r2, r0, asr #18
   23550:	andeq	r3, r2, r8, lsl #21
   23554:	andeq	r3, r2, r0, lsr sl
   23558:	ldrdeq	r3, [r2], -r8
   2355c:	ldrdeq	r3, [r2], -r0
   23560:	andeq	r3, r2, ip, asr fp
   23564:	ldrdeq	r4, [r2], -r8
   23568:	andeq	r3, r2, r8, lsr #21
   2356c:	andeq	r3, r2, ip, lsl #13
   23570:	andeq	r3, r2, r0, lsl #14
   23574:	andeq	r3, r2, r0, lsl #13
   23578:	andeq	r3, r2, r8, asr #14
   2357c:	add	r0, sp, #72	; 0x48
   23580:	bl	1a52c <fputs@plt+0x10e2c>
   23584:	mov	r7, r0
   23588:	b	230cc <fputs@plt+0x199cc>
   2358c:	add	r0, sp, #72	; 0x48
   23590:	bl	1a52c <fputs@plt+0x10e2c>
   23594:	b	23364 <fputs@plt+0x19c64>
   23598:	movw	r3, #3404	; 0xd4c
   2359c:	movt	r3, #7
   235a0:	mov	r2, #1
   235a4:	str	r2, [r3]
   235a8:	mov	r3, #16
   235ac:	str	r3, [r6, #20]
   235b0:	ldr	r2, [sp, #156]	; 0x9c
   235b4:	ldr	r3, [r5]
   235b8:	cmp	r2, r3
   235bc:	bne	25218 <fputs@plt+0x1bb18>
   235c0:	add	sp, sp, #164	; 0xa4
   235c4:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   235c8:	ldr	r3, [r8, #512]	; 0x200
   235cc:	mov	r2, #0
   235d0:	str	r2, [r8, #512]	; 0x200
   235d4:	str	r3, [r8, #508]	; 0x1fc
   235d8:	b	230a4 <fputs@plt+0x199a4>
   235dc:	ldr	r0, [sp, #72]	; 0x48
   235e0:	cmp	r0, #0
   235e4:	beq	24acc <fputs@plt+0x1b3cc>
   235e8:	ldr	r3, [r0]
   235ec:	ldr	r3, [r3, #140]	; 0x8c
   235f0:	blx	r3
   235f4:	subs	r4, r0, #0
   235f8:	beq	249b8 <fputs@plt+0x1b2b8>
   235fc:	mov	r0, r6
   23600:	add	r1, r4, #28
   23604:	bl	1ae90 <fputs@plt+0x11790>
   23608:	ldr	r3, [r4]
   2360c:	mov	r0, r4
   23610:	ldr	r3, [r3, #4]
   23614:	blx	r3
   23618:	b	235b0 <fputs@plt+0x19eb0>
   2361c:	ldr	r3, [r4]
   23620:	ldr	r2, [r3, #12]
   23624:	ldr	r1, [r3, #16]
   23628:	cmp	r2, r1
   2362c:	bcs	24904 <fputs@plt+0x1b204>
   23630:	add	r1, r2, #1
   23634:	str	r1, [r3, #12]
   23638:	ldrb	r0, [r2]
   2363c:	cmp	r0, #10
   23640:	beq	248d4 <fputs@plt+0x1b1d4>
   23644:	cmn	r0, #1
   23648:	bne	2361c <fputs@plt+0x19f1c>
   2364c:	mov	r3, #29
   23650:	str	r3, [r6, #20]
   23654:	b	235b0 <fputs@plt+0x19eb0>
   23658:	movw	r1, #59156	; 0xe714
   2365c:	movt	r1, #4
   23660:	mov	r3, #20
   23664:	str	r3, [r6, #20]
   23668:	add	r0, sp, #120	; 0x78
   2366c:	mov	r2, #0
   23670:	bl	4a4a0 <_ZdlPv@@Base+0x1450>
   23674:	ldr	r3, [sp, #120]	; 0x78
   23678:	str	r3, [r6]
   2367c:	b	235b0 <fputs@plt+0x19eb0>
   23680:	mov	r3, #18
   23684:	str	r3, [r6, #20]
   23688:	b	235b0 <fputs@plt+0x19eb0>
   2368c:	mov	r3, #11
   23690:	str	r3, [r6, #20]
   23694:	b	235b0 <fputs@plt+0x19eb0>
   23698:	movw	r4, #3424	; 0xd60
   2369c:	movt	r4, #7
   236a0:	mov	r3, #24
   236a4:	str	r3, [r6, #20]
   236a8:	ldr	r0, [r4]
   236ac:	bl	3e274 <fputs@plt+0x34b74>
   236b0:	mov	r7, r0
   236b4:	ldr	r0, [r4]
   236b8:	bl	10fe0 <fputs@plt+0x78e0>
   236bc:	mov	r4, r0
   236c0:	mov	r0, #40	; 0x28
   236c4:	bl	49000 <_Znwj@@Base>
   236c8:	ldr	r1, [pc, #4084]	; 246c4 <fputs@plt+0x1afc4>
   236cc:	mov	r2, #0
   236d0:	str	r7, [r0, #28]
   236d4:	str	r4, [r0, #36]	; 0x24
   236d8:	stm	r0, {r1, r2}
   236dc:	str	r2, [r0, #8]
   236e0:	str	r2, [r0, #12]
   236e4:	str	r2, [r0, #16]
   236e8:	str	r2, [r0, #20]
   236ec:	str	r2, [r0, #24]
   236f0:	strb	r2, [r0, #32]
   236f4:	strb	r2, [r0, #33]	; 0x21
   236f8:	str	r0, [r6, #4]
   236fc:	b	235b0 <fputs@plt+0x19eb0>
   23700:	movw	r4, #3424	; 0xd60
   23704:	movt	r4, #7
   23708:	mov	r3, #24
   2370c:	str	r3, [r6, #20]
   23710:	ldr	r0, [r4]
   23714:	bl	3e300 <fputs@plt+0x34c00>
   23718:	b	236b0 <fputs@plt+0x19fb0>
   2371c:	mov	r3, #20
   23720:	movw	r1, #52680	; 0xcdc8
   23724:	str	r3, [r6, #20]
   23728:	movt	r1, #4
   2372c:	b	23668 <fputs@plt+0x19f68>
   23730:	mov	r3, #23
   23734:	str	r3, [r6, #20]
   23738:	b	235b0 <fputs@plt+0x19eb0>
   2373c:	mov	r3, #28
   23740:	str	r3, [r6, #20]
   23744:	b	235b0 <fputs@plt+0x19eb0>
   23748:	mov	r3, #22
   2374c:	str	r3, [r6, #20]
   23750:	b	235b0 <fputs@plt+0x19eb0>
   23754:	mov	r3, #27
   23758:	str	r3, [r6, #20]
   2375c:	b	235b0 <fputs@plt+0x19eb0>
   23760:	mov	r3, #3
   23764:	str	r3, [r6, #20]
   23768:	b	235b0 <fputs@plt+0x19eb0>
   2376c:	add	r9, sp, #120	; 0x78
   23770:	add	r7, sp, #96	; 0x60
   23774:	mov	r0, r9
   23778:	bl	1b5ac <fputs@plt+0x11eac>
   2377c:	mov	r1, #0
   23780:	mov	r0, r7
   23784:	mov	r2, r1
   23788:	bl	1f3c0 <fputs@plt+0x15cc0>
   2378c:	cmp	r0, #13
   23790:	beq	248a8 <fputs@plt+0x1b1a8>
   23794:	cmp	r0, #10
   23798:	cmnne	r0, #1
   2379c:	beq	24868 <fputs@plt+0x1b168>
   237a0:	cmp	r0, #0
   237a4:	bne	24858 <fputs@plt+0x1b158>
   237a8:	mov	r0, r9
   237ac:	ldr	r1, [sp, #96]	; 0x60
   237b0:	bl	1bcf4 <fputs@plt+0x125f4>
   237b4:	b	2377c <fputs@plt+0x1a07c>
   237b8:	mov	r3, #20
   237bc:	movw	r1, #56168	; 0xdb68
   237c0:	str	r3, [r6, #20]
   237c4:	movt	r1, #4
   237c8:	b	23668 <fputs@plt+0x19f68>
   237cc:	mov	r3, #20
   237d0:	movw	r1, #59160	; 0xe718
   237d4:	str	r3, [r6, #20]
   237d8:	movt	r1, #4
   237dc:	b	23668 <fputs@plt+0x19f68>
   237e0:	mov	r3, #7
   237e4:	str	r3, [r6, #20]
   237e8:	b	235b0 <fputs@plt+0x19eb0>
   237ec:	mov	r3, #6
   237f0:	str	r3, [r6, #20]
   237f4:	b	235b0 <fputs@plt+0x19eb0>
   237f8:	mov	r3, #8
   237fc:	str	r3, [r6, #20]
   23800:	b	235b0 <fputs@plt+0x19eb0>
   23804:	mov	r3, #26
   23808:	str	r3, [r6, #20]
   2380c:	b	235b0 <fputs@plt+0x19eb0>
   23810:	mov	r3, #25
   23814:	str	r3, [r6, #20]
   23818:	b	235b0 <fputs@plt+0x19eb0>
   2381c:	mov	r3, #0
   23820:	str	r3, [r8, #512]	; 0x200
   23824:	b	230a4 <fputs@plt+0x199a4>
   23828:	mov	r3, #17
   2382c:	strb	r7, [r6, #8]
   23830:	str	r3, [r6, #20]
   23834:	b	235b0 <fputs@plt+0x19eb0>
   23838:	mov	r3, #13
   2383c:	str	r3, [r6, #20]
   23840:	b	235b0 <fputs@plt+0x19eb0>
   23844:	mov	r3, #5
   23848:	str	r3, [r6, #20]
   2384c:	b	235b0 <fputs@plt+0x19eb0>
   23850:	ldr	r0, [r4]
   23854:	ldr	r1, [r8, #504]	; 0x1f8
   23858:	ldr	r3, [r0]
   2385c:	ldr	r3, [r3, #76]	; 0x4c
   23860:	blx	r3
   23864:	mov	r3, #0
   23868:	str	r3, [r8, #504]	; 0x1f8
   2386c:	b	230a4 <fputs@plt+0x199a4>
   23870:	mov	r3, #19
   23874:	str	r3, [r6, #20]
   23878:	b	235b0 <fputs@plt+0x19eb0>
   2387c:	mov	r3, #0
   23880:	str	r3, [r6, #20]
   23884:	b	235b0 <fputs@plt+0x19eb0>
   23888:	mov	r3, #10
   2388c:	str	r3, [r6, #20]
   23890:	b	235b0 <fputs@plt+0x19eb0>
   23894:	ldr	r3, [r8, #16]
   23898:	sub	r3, r3, #1
   2389c:	str	r3, [r8, #16]
   238a0:	b	230a4 <fputs@plt+0x199a4>
   238a4:	ldr	r3, [r8, #16]
   238a8:	add	r3, r3, #1
   238ac:	str	r3, [r8, #16]
   238b0:	b	230a4 <fputs@plt+0x199a4>
   238b4:	ldr	r0, [r4]
   238b8:	ldr	r3, [r0]
   238bc:	ldr	r3, [r3, #80]	; 0x50
   238c0:	blx	r3
   238c4:	str	r0, [r8, #504]	; 0x1f8
   238c8:	b	230a4 <fputs@plt+0x199a4>
   238cc:	ldr	r0, [r4]
   238d0:	ldr	r1, [r8, #504]	; 0x1f8
   238d4:	ldr	r3, [r0]
   238d8:	ldr	r3, [r3, #76]	; 0x4c
   238dc:	blx	r3
   238e0:	mov	r3, #1
   238e4:	str	r3, [r8, #504]	; 0x1f8
   238e8:	b	230a4 <fputs@plt+0x199a4>
   238ec:	mov	r3, #1
   238f0:	str	r3, [r6, #20]
   238f4:	b	235b0 <fputs@plt+0x19eb0>
   238f8:	ldr	r3, [r4]
   238fc:	ldr	r2, [r3, #12]
   23900:	ldr	r1, [r3, #16]
   23904:	cmp	r2, r1
   23908:	bcs	248f8 <fputs@plt+0x1b1f8>
   2390c:	add	r1, r2, #1
   23910:	str	r1, [r3, #12]
   23914:	ldrb	r0, [r2]
   23918:	cmp	r0, #10
   2391c:	beq	235c8 <fputs@plt+0x19ec8>
   23920:	cmn	r0, #1
   23924:	bne	238f8 <fputs@plt+0x1a1f8>
   23928:	b	2364c <fputs@plt+0x19f4c>
   2392c:	uxtb	r7, r7
   23930:	mov	r3, #2
   23934:	strb	r7, [r6, #8]
   23938:	str	r3, [r6, #20]
   2393c:	b	235b0 <fputs@plt+0x19eb0>
   23940:	add	r0, sp, #68	; 0x44
   23944:	bl	26eac <fputs@plt+0x1d7ac>
   23948:	cmp	r0, #0
   2394c:	bne	24bd0 <fputs@plt+0x1b4d0>
   23950:	ldr	r3, [r8, #504]	; 0x1f8
   23954:	movw	r7, #3632	; 0xe30
   23958:	movt	r7, #7
   2395c:	cmp	r3, #0
   23960:	bne	230a4 <fputs@plt+0x199a4>
   23964:	mov	r3, #1
   23968:	str	r3, [r7, #512]	; 0x200
   2396c:	b	230a4 <fputs@plt+0x199a4>
   23970:	movw	r4, #3424	; 0xd60
   23974:	movt	r4, #7
   23978:	mov	r3, #14
   2397c:	str	r3, [r6, #20]
   23980:	ldr	r0, [r4]
   23984:	add	r0, r0, #24
   23988:	bl	10a94 <fputs@plt+0x7394>
   2398c:	rsb	r1, r0, #0
   23990:	add	r0, sp, #120	; 0x78
   23994:	bl	40850 <fputs@plt+0x37150>
   23998:	ldr	r0, [r4]
   2399c:	bl	10fe0 <fputs@plt+0x78e0>
   239a0:	mov	r7, r0
   239a4:	mov	r0, #36	; 0x24
   239a8:	bl	49000 <_Znwj@@Base>
   239ac:	mov	r2, r7
   239b0:	ldr	r1, [sp, #120]	; 0x78
   239b4:	mov	r4, r0
   239b8:	bl	3b1c0 <fputs@plt+0x31ac0>
   239bc:	str	r4, [r6, #4]
   239c0:	b	235b0 <fputs@plt+0x19eb0>
   239c4:	mov	r3, #21
   239c8:	str	r3, [r6, #20]
   239cc:	b	235b0 <fputs@plt+0x19eb0>
   239d0:	bl	22e68 <fputs@plt+0x19768>
   239d4:	b	230a4 <fputs@plt+0x199a4>
   239d8:	add	r0, sp, #68	; 0x44
   239dc:	mov	r1, #118	; 0x76
   239e0:	bl	2730c <fputs@plt+0x1dc0c>
   239e4:	cmp	r0, #0
   239e8:	beq	230a4 <fputs@plt+0x199a4>
   239ec:	ldr	r1, [sp, #68]	; 0x44
   239f0:	mov	r3, #14
   239f4:	add	r0, sp, #120	; 0x78
   239f8:	str	r3, [r6, #20]
   239fc:	bl	40850 <fputs@plt+0x37150>
   23a00:	movw	r3, #3424	; 0xd60
   23a04:	movt	r3, #7
   23a08:	ldr	r0, [r3]
   23a0c:	bl	10fe0 <fputs@plt+0x78e0>
   23a10:	mov	r7, r0
   23a14:	mov	r0, #36	; 0x24
   23a18:	bl	49000 <_Znwj@@Base>
   23a1c:	mov	r2, r7
   23a20:	ldr	r1, [sp, #120]	; 0x78
   23a24:	mov	r4, r0
   23a28:	bl	3b1c0 <fputs@plt+0x31ac0>
   23a2c:	b	239bc <fputs@plt+0x1a2bc>
   23a30:	movw	r4, #3424	; 0xd60
   23a34:	movt	r4, #7
   23a38:	mov	r3, #14
   23a3c:	str	r3, [r6, #20]
   23a40:	ldr	r0, [r4]
   23a44:	add	r0, r0, #24
   23a48:	bl	10a94 <fputs@plt+0x7394>
   23a4c:	add	r1, r0, r0, lsr #31
   23a50:	add	r0, sp, #120	; 0x78
   23a54:	asr	r1, r1, #1
   23a58:	rsb	r1, r1, #0
   23a5c:	bl	40850 <fputs@plt+0x37150>
   23a60:	ldr	r0, [r4]
   23a64:	bl	10fe0 <fputs@plt+0x78e0>
   23a68:	mov	r7, r0
   23a6c:	mov	r0, #36	; 0x24
   23a70:	bl	49000 <_Znwj@@Base>
   23a74:	mov	r2, r7
   23a78:	ldr	r1, [sp, #120]	; 0x78
   23a7c:	mov	r4, r0
   23a80:	bl	3b1c0 <fputs@plt+0x31ac0>
   23a84:	b	239bc <fputs@plt+0x1a2bc>
   23a88:	mov	r3, #14
   23a8c:	mov	r0, #32
   23a90:	str	r3, [r6, #20]
   23a94:	bl	49000 <_Znwj@@Base>
   23a98:	mov	r1, #9
   23a9c:	mov	r4, r0
   23aa0:	bl	1ad18 <fputs@plt+0x11618>
   23aa4:	b	239bc <fputs@plt+0x1a2bc>
   23aa8:	mov	r0, r6
   23aac:	bl	2304c <fputs@plt+0x1994c>
   23ab0:	ldr	r3, [r6, #20]
   23ab4:	cmp	r3, #14
   23ab8:	cmpne	r3, #24
   23abc:	beq	2599c <fputs@plt+0x1c29c>
   23ac0:	mov	r1, #1
   23ac4:	mov	r0, r6
   23ac8:	bl	22478 <fputs@plt+0x18d78>
   23acc:	subs	r1, r0, #0
   23ad0:	beq	230a4 <fputs@plt+0x199a4>
   23ad4:	movw	r3, #3424	; 0xd60
   23ad8:	movt	r3, #7
   23adc:	ldr	r0, [r3]
   23ae0:	bl	10cf8 <fputs@plt+0x75f8>
   23ae4:	subs	r7, r0, #0
   23ae8:	beq	230a4 <fputs@plt+0x199a4>
   23aec:	mov	r0, #32
   23af0:	bl	49000 <_Znwj@@Base>
   23af4:	mov	r1, r7
   23af8:	mov	r4, r0
   23afc:	bl	3b488 <fputs@plt+0x31d88>
   23b00:	str	r4, [r6, #4]
   23b04:	mov	r3, #14
   23b08:	str	r3, [r6, #20]
   23b0c:	b	235b0 <fputs@plt+0x19eb0>
   23b10:	add	r0, sp, #120	; 0x78
   23b14:	bl	1f2bc <fputs@plt+0x15bbc>
   23b18:	subs	r3, r0, #0
   23b1c:	beq	230a4 <fputs@plt+0x199a4>
   23b20:	ldrb	r3, [r3]
   23b24:	cmp	r3, #0
   23b28:	beq	230a4 <fputs@plt+0x199a4>
   23b2c:	ldr	r1, [sp, #120]	; 0x78
   23b30:	bl	1d5e8 <fputs@plt+0x13ee8>
   23b34:	b	230a4 <fputs@plt+0x199a4>
   23b38:	mov	r0, #0
   23b3c:	movw	r7, #3632	; 0xe30
   23b40:	bl	1f20c <fputs@plt+0x15b0c>
   23b44:	movt	r7, #7
   23b48:	bl	1ce90 <fputs@plt+0x13790>
   23b4c:	ldr	r3, [r8, #504]	; 0x1f8
   23b50:	cmp	r3, #0
   23b54:	beq	23964 <fputs@plt+0x1a264>
   23b58:	b	230a4 <fputs@plt+0x199a4>
   23b5c:	add	r0, sp, #68	; 0x44
   23b60:	mov	r1, #118	; 0x76
   23b64:	bl	2730c <fputs@plt+0x1dc0c>
   23b68:	cmp	r0, #0
   23b6c:	beq	230a4 <fputs@plt+0x199a4>
   23b70:	mov	r3, #14
   23b74:	ldr	r1, [sp, #68]	; 0x44
   23b78:	str	r3, [r6, #20]
   23b7c:	add	r0, sp, #120	; 0x78
   23b80:	bl	40850 <fputs@plt+0x37150>
   23b84:	mov	r0, #32
   23b88:	bl	49000 <_Znwj@@Base>
   23b8c:	ldr	r1, [sp, #120]	; 0x78
   23b90:	mov	r4, r0
   23b94:	bl	3b0e4 <fputs@plt+0x319e4>
   23b98:	b	239bc <fputs@plt+0x1a2bc>
   23b9c:	bl	25b28 <fputs@plt+0x1c428>
   23ba0:	mov	r3, #14
   23ba4:	str	r3, [r6, #20]
   23ba8:	str	r0, [r6, #4]
   23bac:	b	235b0 <fputs@plt+0x19eb0>
   23bb0:	mov	r0, #2
   23bb4:	bl	1f20c <fputs@plt+0x15b0c>
   23bb8:	subs	r3, r0, #0
   23bbc:	str	r0, [r6]
   23bc0:	beq	230a4 <fputs@plt+0x199a4>
   23bc4:	ldrb	r3, [r3]
   23bc8:	cmp	r3, #0
   23bcc:	beq	230a4 <fputs@plt+0x199a4>
   23bd0:	mov	r3, #12
   23bd4:	str	r3, [r6, #20]
   23bd8:	b	235b0 <fputs@plt+0x19eb0>
   23bdc:	add	r0, sp, #68	; 0x44
   23be0:	mov	r1, #109	; 0x6d
   23be4:	bl	2730c <fputs@plt+0x1dc0c>
   23be8:	cmp	r0, #0
   23bec:	beq	230a4 <fputs@plt+0x199a4>
   23bf0:	ldr	r1, [sp, #68]	; 0x44
   23bf4:	mov	r3, #24
   23bf8:	add	r0, sp, #120	; 0x78
   23bfc:	str	r3, [r6, #20]
   23c00:	bl	408ac <fputs@plt+0x371ac>
   23c04:	movw	r3, #3424	; 0xd60
   23c08:	movt	r3, #7
   23c0c:	ldr	r0, [r3]
   23c10:	bl	10fe0 <fputs@plt+0x78e0>
   23c14:	mov	r4, r0
   23c18:	mov	r0, #40	; 0x28
   23c1c:	bl	49000 <_Znwj@@Base>
   23c20:	ldr	r3, [sp, #120]	; 0x78
   23c24:	mov	r2, #0
   23c28:	ldr	r1, [pc, #2708]	; 246c4 <fputs@plt+0x1afc4>
   23c2c:	str	r4, [r0, #36]	; 0x24
   23c30:	str	r3, [r0, #28]
   23c34:	b	236d8 <fputs@plt+0x19fd8>
   23c38:	mov	r0, #2
   23c3c:	bl	1f20c <fputs@plt+0x15b0c>
   23c40:	subs	r3, r0, #0
   23c44:	beq	230a4 <fputs@plt+0x199a4>
   23c48:	ldrb	r3, [r3]
   23c4c:	cmp	r3, #0
   23c50:	beq	230a4 <fputs@plt+0x199a4>
   23c54:	bl	1d574 <fputs@plt+0x13e74>
   23c58:	b	230a4 <fputs@plt+0x199a4>
   23c5c:	mov	r0, #0
   23c60:	bl	1f20c <fputs@plt+0x15b0c>
   23c64:	cmp	r0, #0
   23c68:	beq	230a4 <fputs@plt+0x199a4>
   23c6c:	ldrb	r3, [r0]
   23c70:	cmp	r3, #0
   23c74:	beq	24ab4 <fputs@plt+0x1b3b4>
   23c78:	movw	ip, #16416	; 0x4020
   23c7c:	movt	ip, #7
   23c80:	ldrb	r3, [ip, r3]
   23c84:	cmp	r3, #0
   23c88:	beq	24ab4 <fputs@plt+0x1b3b4>
   23c8c:	mov	r2, r0
   23c90:	b	23ca0 <fputs@plt+0x1a5a0>
   23c94:	ldrb	r3, [ip, r1]
   23c98:	cmp	r3, #0
   23c9c:	beq	24ab4 <fputs@plt+0x1b3b4>
   23ca0:	ldrb	r1, [r2, #1]!
   23ca4:	cmp	r1, #0
   23ca8:	bne	23c94 <fputs@plt+0x1a594>
   23cac:	movw	r2, #3424	; 0xd60
   23cb0:	movt	r2, #7
   23cb4:	ldr	r7, [r2]
   23cb8:	mov	r2, #10
   23cbc:	bl	952c <strtol@plt>
   23cc0:	mov	r1, r0
   23cc4:	mov	r0, r7
   23cc8:	bl	10d54 <fputs@plt+0x7654>
   23ccc:	ldr	r3, [r8, #504]	; 0x1f8
   23cd0:	cmp	r3, #0
   23cd4:	bne	230a4 <fputs@plt+0x199a4>
   23cd8:	b	24368 <fputs@plt+0x1ac68>
   23cdc:	movw	r4, #3424	; 0xd60
   23ce0:	movt	r4, #7
   23ce4:	mov	r3, #14
   23ce8:	str	r3, [r6, #20]
   23cec:	ldr	r0, [r4]
   23cf0:	add	r0, r0, #24
   23cf4:	bl	10a94 <fputs@plt+0x7394>
   23cf8:	add	r1, r0, r0, lsr #31
   23cfc:	add	r0, sp, #120	; 0x78
   23d00:	asr	r1, r1, #1
   23d04:	bl	40850 <fputs@plt+0x37150>
   23d08:	ldr	r0, [r4]
   23d0c:	bl	10fe0 <fputs@plt+0x78e0>
   23d10:	mov	r7, r0
   23d14:	mov	r0, #36	; 0x24
   23d18:	bl	49000 <_Znwj@@Base>
   23d1c:	mov	r2, r7
   23d20:	ldr	r1, [sp, #120]	; 0x78
   23d24:	mov	r4, r0
   23d28:	bl	3b1c0 <fputs@plt+0x31ac0>
   23d2c:	b	239bc <fputs@plt+0x1a2bc>
   23d30:	mov	r0, #36	; 0x24
   23d34:	mov	r3, #0
   23d38:	mov	r2, #4
   23d3c:	str	r3, [sp, #120]	; 0x78
   23d40:	str	r3, [sp, #124]	; 0x7c
   23d44:	str	r2, [sp, #140]	; 0x8c
   23d48:	bl	49000 <_Znwj@@Base>
   23d4c:	str	r0, [sp, #20]
   23d50:	bl	3b854 <fputs@plt+0x32154>
   23d54:	add	r9, sp, #120	; 0x78
   23d58:	mov	r0, r9
   23d5c:	bl	2304c <fputs@plt+0x1994c>
   23d60:	movw	r7, #3632	; 0xe30
   23d64:	movt	r7, #7
   23d68:	movw	sl, #3424	; 0xd60
   23d6c:	movt	sl, #7
   23d70:	ldr	fp, [r7, #16]
   23d74:	mov	r8, r7
   23d78:	b	23d9c <fputs@plt+0x1a69c>
   23d7c:	ldr	r3, [r8, #16]
   23d80:	cmp	fp, r3
   23d84:	beq	23dd8 <fputs@plt+0x1a6d8>
   23d88:	ldr	r0, [pc, #2372]	; 246d4 <fputs@plt+0x1afd4>
   23d8c:	mov	r1, #1
   23d90:	bl	22478 <fputs@plt+0x18d78>
   23d94:	cmp	r0, #0
   23d98:	bne	24c28 <fputs@plt+0x1b528>
   23d9c:	ldr	r0, [pc, #2352]	; 246d4 <fputs@plt+0x1afd4>
   23da0:	bl	2304c <fputs@plt+0x1994c>
   23da4:	ldr	r3, [r7, #164]	; 0xa4
   23da8:	cmp	r3, #29
   23dac:	beq	24ba0 <fputs@plt+0x1b4a0>
   23db0:	cmp	r3, #13
   23db4:	beq	24b60 <fputs@plt+0x1b460>
   23db8:	ldr	r0, [pc, #2324]	; 246d4 <fputs@plt+0x1afd4>
   23dbc:	mov	r1, r9
   23dc0:	bl	1af10 <fputs@plt+0x11810>
   23dc4:	cmp	r0, #0
   23dc8:	beq	23d88 <fputs@plt+0x1a688>
   23dcc:	ldr	r3, [r8, #504]	; 0x1f8
   23dd0:	cmp	r3, #0
   23dd4:	beq	23d7c <fputs@plt+0x1a67c>
   23dd8:	ldr	r0, [sp, #124]	; 0x7c
   23ddc:	cmp	r0, #0
   23de0:	beq	23df0 <fputs@plt+0x1a6f0>
   23de4:	ldr	r3, [r0]
   23de8:	ldr	r3, [r3, #4]
   23dec:	blx	r3
   23df0:	ldr	r3, [sp, #20]
   23df4:	str	r3, [r6, #4]
   23df8:	mov	r3, #14
   23dfc:	str	r3, [r6, #20]
   23e00:	b	235b0 <fputs@plt+0x19eb0>
   23e04:	add	r7, sp, #96	; 0x60
   23e08:	mov	r3, #0
   23e0c:	mov	r2, #4
   23e10:	str	r3, [sp, #96]	; 0x60
   23e14:	mov	r0, r7
   23e18:	str	r3, [sp, #100]	; 0x64
   23e1c:	str	r2, [sp, #116]	; 0x74
   23e20:	bl	2304c <fputs@plt+0x1994c>
   23e24:	add	r9, sp, #120	; 0x78
   23e28:	ldr	r3, [r8, #16]
   23e2c:	mov	r0, r9
   23e30:	str	r3, [sp, #32]
   23e34:	bl	1b5ac <fputs@plt+0x11eac>
   23e38:	ldr	r0, [pc, #2196]	; 246d4 <fputs@plt+0x1afd4>
   23e3c:	bl	2304c <fputs@plt+0x1994c>
   23e40:	movw	r1, #18788	; 0x4964
   23e44:	movt	r1, #7
   23e48:	str	r1, [sp, #24]
   23e4c:	b	23ef8 <fputs@plt+0x1a7f8>
   23e50:	cmp	r3, #25
   23e54:	beq	24910 <fputs@plt+0x1b210>
   23e58:	cmp	r3, #10
   23e5c:	beq	249ac <fputs@plt+0x1b2ac>
   23e60:	cmp	r3, #0
   23e64:	beq	2491c <fputs@plt+0x1b21c>
   23e68:	ldrb	r2, [r8, #152]	; 0x98
   23e6c:	cmp	r3, #2
   23e70:	str	r2, [sp, #20]
   23e74:	beq	24a80 <fputs@plt+0x1b380>
   23e78:	ldr	r1, [sp, #24]
   23e7c:	ldr	r2, [r1]
   23e80:	cmp	r2, #0
   23e84:	beq	23e90 <fputs@plt+0x1a790>
   23e88:	cmp	r3, #20
   23e8c:	beq	24a0c <fputs@plt+0x1b30c>
   23e90:	sub	r2, r3, #22
   23e94:	cmp	r2, #1
   23e98:	bls	2499c <fputs@plt+0x1b29c>
   23e9c:	bic	r2, r3, #4
   23ea0:	cmp	r2, #3
   23ea4:	beq	23ef0 <fputs@plt+0x1a7f0>
   23ea8:	sub	r3, r3, #27
   23eac:	cmp	r3, #1
   23eb0:	bls	23ef0 <fputs@plt+0x1a7f0>
   23eb4:	ldr	r0, [pc, #2072]	; 246d4 <fputs@plt+0x1afd4>
   23eb8:	add	r2, sp, #80	; 0x50
   23ebc:	str	r2, [sp, #20]
   23ec0:	bl	1afb0 <fputs@plt+0x118b0>
   23ec4:	mov	r1, r0
   23ec8:	ldr	r0, [sp, #20]
   23ecc:	bl	440a0 <fputs@plt+0x3a9a0>
   23ed0:	movw	r1, #59656	; 0xe908
   23ed4:	movw	r3, #18728	; 0x4928
   23ed8:	str	fp, [sp]
   23edc:	movt	r1, #4
   23ee0:	ldr	r2, [sp, #20]
   23ee4:	movt	r3, #7
   23ee8:	mov	r0, #2
   23eec:	bl	1c8f4 <fputs@plt+0x131f4>
   23ef0:	ldr	r0, [pc, #2012]	; 246d4 <fputs@plt+0x1afd4>
   23ef4:	bl	2304c <fputs@plt+0x1994c>
   23ef8:	ldr	r0, [pc, #2004]	; 246d4 <fputs@plt+0x1afd4>
   23efc:	mov	r1, r7
   23f00:	bl	1af10 <fputs@plt+0x11810>
   23f04:	cmp	r0, #0
   23f08:	bne	249cc <fputs@plt+0x1b2cc>
   23f0c:	ldr	r3, [r8, #164]	; 0xa4
   23f10:	cmp	r3, #29
   23f14:	beq	24b2c <fputs@plt+0x1b42c>
   23f18:	cmp	r3, #13
   23f1c:	beq	24be8 <fputs@plt+0x1b4e8>
   23f20:	cmp	r3, #19
   23f24:	bne	23e50 <fputs@plt+0x1a750>
   23f28:	mov	r1, #32
   23f2c:	str	r1, [sp, #20]
   23f30:	ldr	r1, [sp, #20]
   23f34:	mov	r0, r9
   23f38:	bl	1ba44 <fputs@plt+0x12344>
   23f3c:	b	23ef0 <fputs@plt+0x1a7f0>
   23f40:	mov	r0, #2
   23f44:	bl	1f20c <fputs@plt+0x15b0c>
   23f48:	subs	r3, r0, #0
   23f4c:	beq	230a4 <fputs@plt+0x199a4>
   23f50:	ldrb	r3, [r3]
   23f54:	cmp	r3, #0
   23f58:	beq	230a4 <fputs@plt+0x199a4>
   23f5c:	bl	1d5a8 <fputs@plt+0x13ea8>
   23f60:	b	230a4 <fputs@plt+0x199a4>
   23f64:	add	r0, sp, #68	; 0x44
   23f68:	mov	r1, #0
   23f6c:	bl	2730c <fputs@plt+0x1dc0c>
   23f70:	cmp	r0, #0
   23f74:	beq	23950 <fputs@plt+0x1a250>
   23f78:	movw	r3, #3424	; 0xd60
   23f7c:	movt	r3, #7
   23f80:	ldr	r1, [sp, #68]	; 0x44
   23f84:	ldr	r0, [r3]
   23f88:	bl	10fb8 <fputs@plt+0x78b8>
   23f8c:	b	23950 <fputs@plt+0x1a250>
   23f90:	bl	26d08 <fputs@plt+0x1d608>
   23f94:	b	23950 <fputs@plt+0x1a250>
   23f98:	mov	r0, #2
   23f9c:	bl	1f20c <fputs@plt+0x15b0c>
   23fa0:	cmp	r0, #0
   23fa4:	beq	24ae4 <fputs@plt+0x1b3e4>
   23fa8:	ldrb	r1, [r0]
   23fac:	cmp	r1, #0
   23fb0:	beq	24ae4 <fputs@plt+0x1b3e4>
   23fb4:	sub	r3, r1, #48	; 0x30
   23fb8:	cmp	r3, #5
   23fbc:	ldrls	pc, [pc, r3, lsl #2]
   23fc0:	b	251ec <fputs@plt+0x1baec>
   23fc4:	strdeq	r4, [r2], -r0
   23fc8:	andeq	r4, r2, r8, asr #15
   23fcc:	andeq	r4, r2, r0, lsr r8
   23fd0:	andeq	r4, r2, r8, lsl r8
   23fd4:	andeq	r4, r2, r8, lsr #15
   23fd8:	andeq	r4, r2, r0, lsr r7
   23fdc:	add	r0, r6, #12
   23fe0:	mov	r1, #0
   23fe4:	bl	2730c <fputs@plt+0x1dc0c>
   23fe8:	cmp	r0, #0
   23fec:	beq	230a4 <fputs@plt+0x199a4>
   23ff0:	ldr	r1, [r6, #12]
   23ff4:	cmp	r1, #0
   23ff8:	bge	25aec <fputs@plt+0x1c3ec>
   23ffc:	add	r0, sp, #120	; 0x78
   24000:	bl	440cc <fputs@plt+0x3a9cc>
   24004:	ldr	r3, [r4, #4]
   24008:	tst	r3, #1
   2400c:	beq	230a4 <fputs@plt+0x199a4>
   24010:	str	fp, [sp]
   24014:	add	r2, sp, #120	; 0x78
   24018:	movw	r1, #59504	; 0xe870
   2401c:	movw	r3, #18728	; 0x4928
   24020:	movt	r1, #4
   24024:	movt	r3, #7
   24028:	mov	r0, #0
   2402c:	bl	1c8f4 <fputs@plt+0x131f4>
   24030:	b	230a4 <fputs@plt+0x199a4>
   24034:	mov	r0, #0
   24038:	movw	r7, #3632	; 0xe30
   2403c:	bl	1f20c <fputs@plt+0x15b0c>
   24040:	movt	r7, #7
   24044:	bl	1cf18 <fputs@plt+0x13818>
   24048:	ldr	r3, [r8, #504]	; 0x1f8
   2404c:	cmp	r3, #0
   24050:	beq	23964 <fputs@plt+0x1a264>
   24054:	b	230a4 <fputs@plt+0x199a4>
   24058:	add	r9, sp, #120	; 0x78
   2405c:	mov	r7, r0
   24060:	cmp	r7, #108	; 0x6c
   24064:	mov	r2, #4
   24068:	mov	r0, r9
   2406c:	mov	r3, #0
   24070:	str	r2, [sp, #140]	; 0x8c
   24074:	movne	r2, #118	; 0x76
   24078:	moveq	r2, #109	; 0x6d
   2407c:	str	r3, [sp, #120]	; 0x78
   24080:	str	r3, [sp, #124]	; 0x7c
   24084:	str	r2, [sp, #20]
   24088:	bl	2304c <fputs@plt+0x1994c>
   2408c:	ldr	r3, [r8, #16]
   24090:	mov	r0, r9
   24094:	mov	r1, #1
   24098:	str	r3, [sp, #24]
   2409c:	bl	1d11c <fputs@plt+0x13a1c>
   240a0:	cmp	r0, #0
   240a4:	bne	250a8 <fputs@plt+0x1b9a8>
   240a8:	mov	r1, #0
   240ac:	str	r1, [sp, #20]
   240b0:	mov	r2, r1
   240b4:	ldr	r0, [sp, #124]	; 0x7c
   240b8:	cmp	r0, #0
   240bc:	beq	240d4 <fputs@plt+0x1a9d4>
   240c0:	ldr	r3, [r0]
   240c4:	ldr	r3, [r3, #4]
   240c8:	str	r2, [sp, #16]
   240cc:	blx	r3
   240d0:	ldr	r2, [sp, #16]
   240d4:	cmp	r2, #0
   240d8:	beq	230a4 <fputs@plt+0x199a4>
   240dc:	ldr	r2, [sp, #20]
   240e0:	cmp	r2, #0
   240e4:	bne	24118 <fputs@plt+0x1aa18>
   240e8:	cmp	r7, #108	; 0x6c
   240ec:	movw	r3, #59152	; 0xe710
   240f0:	movt	r3, #4
   240f4:	ldr	r2, [sp, #20]
   240f8:	movw	r1, #63608	; 0xf878
   240fc:	mov	r0, r9
   24100:	movt	r1, #4
   24104:	moveq	r1, r3
   24108:	bl	4a4a0 <_ZdlPv@@Base+0x1450>
   2410c:	ldr	r0, [sp, #120]	; 0x78
   24110:	bl	2221c <fputs@plt+0x18b1c>
   24114:	str	r0, [sp, #20]
   24118:	movw	r3, #3424	; 0xd60
   2411c:	movt	r3, #7
   24120:	ldr	r1, [sp, #20]
   24124:	mov	r2, #14
   24128:	ldr	r0, [r3]
   2412c:	str	r2, [r6, #20]
   24130:	bl	10cf8 <fputs@plt+0x75f8>
   24134:	cmp	r7, #108	; 0x6c
   24138:	ldr	r1, [sp, #68]	; 0x44
   2413c:	mov	r8, r0
   24140:	mov	r0, r9
   24144:	beq	25ac8 <fputs@plt+0x1c3c8>
   24148:	bl	40850 <fputs@plt+0x37150>
   2414c:	mov	r0, #36	; 0x24
   24150:	bl	49000 <_Znwj@@Base>
   24154:	mov	r2, r8
   24158:	ldr	r1, [sp, #120]	; 0x78
   2415c:	mov	r3, #0
   24160:	mov	r4, r0
   24164:	bl	3b344 <fputs@plt+0x31c44>
   24168:	b	239bc <fputs@plt+0x1a2bc>
   2416c:	mov	r0, #32
   24170:	bl	49000 <_Znwj@@Base>
   24174:	mov	r1, #1
   24178:	mov	r4, r0
   2417c:	bl	1ad18 <fputs@plt+0x11618>
   24180:	b	23b00 <fputs@plt+0x1a400>
   24184:	ldr	r2, [r8, #504]	; 0x1f8
   24188:	movw	r7, #3632	; 0xe30
   2418c:	movt	r7, #7
   24190:	cmp	r2, #0
   24194:	beq	24f78 <fputs@plt+0x1b878>
   24198:	mov	r7, #91	; 0x5b
   2419c:	b	23930 <fputs@plt+0x1a230>
   241a0:	mov	r0, #28
   241a4:	add	r9, sp, #120	; 0x78
   241a8:	bl	49000 <_Znwj@@Base>
   241ac:	ldr	r3, [pc, #1300]	; 246c8 <fputs@plt+0x1afc8>
   241b0:	mov	r1, #4
   241b4:	mov	r2, r0
   241b8:	str	r3, [r0]
   241bc:	mov	r3, #0
   241c0:	mov	r0, r9
   241c4:	str	r3, [r2, #4]
   241c8:	str	r3, [r2, #8]
   241cc:	str	r3, [r2, #12]
   241d0:	str	r3, [r2, #16]
   241d4:	str	r3, [r2, #20]
   241d8:	str	r3, [r2, #24]
   241dc:	str	r2, [sp, #96]	; 0x60
   241e0:	str	r3, [sp, #120]	; 0x78
   241e4:	str	r3, [sp, #124]	; 0x7c
   241e8:	str	r1, [sp, #140]	; 0x8c
   241ec:	bl	2304c <fputs@plt+0x1994c>
   241f0:	ldr	r7, [r8, #16]
   241f4:	b	24238 <fputs@plt+0x1ab38>
   241f8:	ldr	r0, [pc, #1236]	; 246d4 <fputs@plt+0x1afd4>
   241fc:	mov	r1, r9
   24200:	bl	1af10 <fputs@plt+0x11810>
   24204:	cmp	r0, #0
   24208:	beq	24224 <fputs@plt+0x1ab24>
   2420c:	ldr	r3, [r8, #504]	; 0x1f8
   24210:	cmp	r3, #0
   24214:	bne	2428c <fputs@plt+0x1ab8c>
   24218:	ldr	r3, [r8, #16]
   2421c:	cmp	r7, r3
   24220:	beq	2428c <fputs@plt+0x1ab8c>
   24224:	ldr	r0, [pc, #1192]	; 246d4 <fputs@plt+0x1afd4>
   24228:	add	r1, sp, #96	; 0x60
   2422c:	bl	225e0 <fputs@plt+0x18ee0>
   24230:	cmp	r0, #0
   24234:	beq	24b08 <fputs@plt+0x1b408>
   24238:	ldr	r0, [pc, #1172]	; 246d4 <fputs@plt+0x1afd4>
   2423c:	bl	2304c <fputs@plt+0x1994c>
   24240:	ldr	r3, [r8, #164]	; 0xa4
   24244:	bic	r3, r3, #16
   24248:	cmp	r3, #13
   2424c:	bne	241f8 <fputs@plt+0x1aaf8>
   24250:	ldr	r3, [r4, #4]
   24254:	tst	r3, #8
   24258:	beq	2427c <fputs@plt+0x1ab7c>
   2425c:	movw	r2, #18728	; 0x4928
   24260:	movt	r2, #7
   24264:	movw	r1, #59124	; 0xe6f4
   24268:	str	fp, [sp]
   2426c:	mov	r3, r2
   24270:	movt	r1, #4
   24274:	mov	r0, #0
   24278:	bl	1c8f4 <fputs@plt+0x131f4>
   2427c:	movw	r0, #51700	; 0xc9f4
   24280:	movt	r0, #4
   24284:	bl	1c11c <fputs@plt+0x12a1c>
   24288:	bl	1d270 <fputs@plt+0x13b70>
   2428c:	ldr	r7, [sp, #96]	; 0x60
   24290:	cmp	r7, #0
   24294:	movne	r2, #0
   24298:	bne	242a8 <fputs@plt+0x1aba8>
   2429c:	b	242bc <fputs@plt+0x1abbc>
   242a0:	mov	r2, r7
   242a4:	mov	r7, r3
   242a8:	ldr	r3, [r7, #4]
   242ac:	str	r2, [r7, #4]
   242b0:	cmp	r3, #0
   242b4:	bne	242a0 <fputs@plt+0x1aba0>
   242b8:	str	r3, [sp, #96]	; 0x60
   242bc:	mov	r0, #32
   242c0:	bl	49000 <_Znwj@@Base>
   242c4:	mov	r1, r7
   242c8:	mov	r9, r0
   242cc:	bl	3b488 <fputs@plt+0x31d88>
   242d0:	ldr	r0, [sp, #124]	; 0x7c
   242d4:	cmp	r0, #0
   242d8:	beq	242e8 <fputs@plt+0x1abe8>
   242dc:	ldr	r3, [r0]
   242e0:	ldr	r3, [r3, #4]
   242e4:	blx	r3
   242e8:	cmp	r9, #0
   242ec:	str	r9, [r6, #4]
   242f0:	beq	230a4 <fputs@plt+0x199a4>
   242f4:	b	23b04 <fputs@plt+0x1a404>
   242f8:	ldr	r3, [r8, #504]	; 0x1f8
   242fc:	movw	r9, #3424	; 0xd60
   24300:	movt	r9, #7
   24304:	movw	r7, #3632	; 0xe30
   24308:	cmp	r3, #0
   2430c:	movt	r7, #7
   24310:	ldr	r3, [r9]
   24314:	bne	24324 <fputs@plt+0x1ac24>
   24318:	ldr	r1, [r3, #36]	; 0x24
   2431c:	cmp	r1, #0
   24320:	bne	24328 <fputs@plt+0x1ac28>
   24324:	ldr	r1, [r3, #28]
   24328:	add	r0, sp, #68	; 0x44
   2432c:	bl	2c364 <fputs@plt+0x22c64>
   24330:	cmp	r0, #0
   24334:	bne	25148 <fputs@plt+0x1ba48>
   24338:	ldr	r3, [r8, #504]	; 0x1f8
   2433c:	cmp	r3, #0
   24340:	bne	230a4 <fputs@plt+0x199a4>
   24344:	b	23964 <fputs@plt+0x1a264>
   24348:	mov	r0, #0
   2434c:	bl	1f20c <fputs@plt+0x15b0c>
   24350:	subs	r1, r0, #0
   24354:	beq	230a4 <fputs@plt+0x199a4>
   24358:	movw	r3, #3424	; 0xd60
   2435c:	movt	r3, #7
   24360:	ldr	r0, [r3]
   24364:	bl	10dc4 <fputs@plt+0x76c4>
   24368:	mov	r3, #1
   2436c:	str	r3, [r8, #512]	; 0x200
   24370:	b	230a4 <fputs@plt+0x199a4>
   24374:	add	r9, sp, #120	; 0x78
   24378:	mov	r3, #0
   2437c:	mov	r2, #4
   24380:	str	r3, [sp, #120]	; 0x78
   24384:	mov	r0, r9
   24388:	str	r3, [sp, #124]	; 0x7c
   2438c:	str	r2, [sp, #140]	; 0x8c
   24390:	bl	2304c <fputs@plt+0x1994c>
   24394:	mov	r0, r9
   24398:	mov	r1, #1
   2439c:	bl	1d11c <fputs@plt+0x13a1c>
   243a0:	cmp	r0, #0
   243a4:	bne	24d3c <fputs@plt+0x1b63c>
   243a8:	ldr	r0, [pc, #804]	; 246d4 <fputs@plt+0x1afd4>
   243ac:	bl	2304c <fputs@plt+0x1994c>
   243b0:	ldr	r0, [pc, #796]	; 246d4 <fputs@plt+0x1afd4>
   243b4:	mov	r1, r9
   243b8:	bl	1af10 <fputs@plt+0x11810>
   243bc:	cmp	r0, #0
   243c0:	bne	243d4 <fputs@plt+0x1acd4>
   243c4:	ldr	r3, [r8, #164]	; 0xa4
   243c8:	bic	r3, r3, #16
   243cc:	cmp	r3, #13
   243d0:	bne	243a8 <fputs@plt+0x1aca8>
   243d4:	mov	r7, #0
   243d8:	ldr	r0, [sp, #124]	; 0x7c
   243dc:	cmp	r0, #0
   243e0:	beq	243f0 <fputs@plt+0x1acf0>
   243e4:	ldr	r3, [r0]
   243e8:	ldr	r3, [r3, #4]
   243ec:	blx	r3
   243f0:	cmp	r7, #0
   243f4:	str	r7, [r6, #4]
   243f8:	beq	230a4 <fputs@plt+0x199a4>
   243fc:	b	23b04 <fputs@plt+0x1a404>
   24400:	bl	25dac <fputs@plt+0x1c6ac>
   24404:	cmp	r0, #0
   24408:	str	r0, [r6]
   2440c:	beq	230a4 <fputs@plt+0x199a4>
   24410:	mov	r3, #20
   24414:	str	r3, [r6, #20]
   24418:	b	235b0 <fputs@plt+0x19eb0>
   2441c:	add	r9, sp, #120	; 0x78
   24420:	mov	r3, #0
   24424:	mov	r2, #4
   24428:	str	r3, [sp, #120]	; 0x78
   2442c:	mov	r0, r9
   24430:	str	r3, [sp, #124]	; 0x7c
   24434:	str	r2, [sp, #140]	; 0x8c
   24438:	bl	2304c <fputs@plt+0x1994c>
   2443c:	movw	r7, #3632	; 0xe30
   24440:	movt	r7, #7
   24444:	mov	r0, r9
   24448:	mov	r1, #1
   2444c:	ldr	r8, [r7, #16]
   24450:	bl	1d11c <fputs@plt+0x13a1c>
   24454:	cmp	r0, #0
   24458:	bne	24c48 <fputs@plt+0x1b548>
   2445c:	mov	r4, #48	; 0x30
   24460:	ldr	r0, [sp, #124]	; 0x7c
   24464:	cmp	r0, #0
   24468:	beq	24478 <fputs@plt+0x1ad78>
   2446c:	ldr	r3, [r0]
   24470:	ldr	r3, [r3, #4]
   24474:	blx	r3
   24478:	mov	r3, #2
   2447c:	strb	r4, [r6, #8]
   24480:	str	r3, [r6, #20]
   24484:	b	235b0 <fputs@plt+0x19eb0>
   24488:	add	r9, sp, #120	; 0x78
   2448c:	mov	r3, #0
   24490:	mov	r2, #4
   24494:	str	r3, [sp, #120]	; 0x78
   24498:	mov	r0, r9
   2449c:	str	r3, [sp, #124]	; 0x7c
   244a0:	str	r2, [sp, #140]	; 0x8c
   244a4:	bl	2304c <fputs@plt+0x1994c>
   244a8:	movw	r7, #3632	; 0xe30
   244ac:	movt	r7, #7
   244b0:	mov	r1, #0
   244b4:	str	r1, [sp, #20]
   244b8:	ldr	r2, [r7, #16]
   244bc:	mov	sl, r7
   244c0:	mov	r8, r1
   244c4:	str	r2, [sp, #24]
   244c8:	b	244d4 <fputs@plt+0x1add4>
   244cc:	mov	r3, #1
   244d0:	str	r3, [sp, #20]
   244d4:	ldr	r0, [pc, #504]	; 246d4 <fputs@plt+0x1afd4>
   244d8:	bl	2304c <fputs@plt+0x1994c>
   244dc:	ldr	fp, [r7, #164]	; 0xa4
   244e0:	bic	r2, fp, #16
   244e4:	cmp	r2, #13
   244e8:	beq	24928 <fputs@plt+0x1b228>
   244ec:	ldr	r0, [pc, #480]	; 246d4 <fputs@plt+0x1afd4>
   244f0:	mov	r1, r9
   244f4:	bl	1af10 <fputs@plt+0x11810>
   244f8:	cmp	r0, #0
   244fc:	beq	2451c <fputs@plt+0x1ae1c>
   24500:	ldr	r2, [sl, #504]	; 0x1f8
   24504:	cmp	r2, #0
   24508:	bne	24964 <fputs@plt+0x1b264>
   2450c:	ldr	r2, [sl, #16]
   24510:	ldr	r1, [sp, #24]
   24514:	cmp	r1, r2
   24518:	beq	24964 <fputs@plt+0x1b264>
   2451c:	cmp	fp, #2
   24520:	ldrb	r3, [r7, #152]	; 0x98
   24524:	movne	r8, #1
   24528:	bne	244cc <fputs@plt+0x1adcc>
   2452c:	cmp	r3, #0
   24530:	moveq	r8, #1
   24534:	b	244cc <fputs@plt+0x1adcc>
   24538:	movw	r4, #3424	; 0xd60
   2453c:	movt	r4, #7
   24540:	ldr	r0, [r4]
   24544:	bl	110c0 <fputs@plt+0x79c0>
   24548:	mov	r7, r0
   2454c:	ldr	r0, [r4]
   24550:	bl	10fe0 <fputs@plt+0x78e0>
   24554:	mov	r4, r0
   24558:	mov	r0, #40	; 0x28
   2455c:	bl	49000 <_Znwj@@Base>
   24560:	mov	r2, #0
   24564:	mov	r1, #24
   24568:	mov	r3, r0
   2456c:	ldr	r0, [pc, #336]	; 246c4 <fputs@plt+0x1afc4>
   24570:	str	r7, [r3, #28]
   24574:	str	r4, [r3, #36]	; 0x24
   24578:	stm	r3, {r0, r2}
   2457c:	str	r2, [r3, #8]
   24580:	str	r2, [r3, #12]
   24584:	str	r2, [r3, #16]
   24588:	str	r2, [r3, #20]
   2458c:	str	r2, [r3, #24]
   24590:	strb	r2, [r3, #32]
   24594:	strb	r2, [r3, #33]	; 0x21
   24598:	str	r3, [r6, #4]
   2459c:	str	r1, [r6, #20]
   245a0:	b	235b0 <fputs@plt+0x19eb0>
   245a4:	mov	r3, #9
   245a8:	str	r3, [r6, #20]
   245ac:	b	235b0 <fputs@plt+0x19eb0>
   245b0:	mov	r3, #14
   245b4:	mov	r0, #36	; 0x24
   245b8:	str	r3, [r6, #20]
   245bc:	bl	49000 <_Znwj@@Base>
   245c0:	mov	r1, #0
   245c4:	mov	r4, r0
   245c8:	bl	3ce50 <fputs@plt+0x33750>
   245cc:	b	239bc <fputs@plt+0x1a2bc>
   245d0:	mov	r0, #1
   245d4:	bl	1f20c <fputs@plt+0x15b0c>
   245d8:	subs	r3, r0, #0
   245dc:	beq	230a4 <fputs@plt+0x199a4>
   245e0:	ldrb	r3, [r3]
   245e4:	cmp	r3, #0
   245e8:	beq	230a4 <fputs@plt+0x199a4>
   245ec:	ldr	r3, [r8, #500]	; 0x1f4
   245f0:	cmp	r3, #0
   245f4:	beq	25158 <fputs@plt+0x1ba58>
   245f8:	mov	r3, #0
   245fc:	str	r3, [r8, #500]	; 0x1f4
   24600:	bl	205c0 <fputs@plt+0x16ec0>
   24604:	b	230a4 <fputs@plt+0x199a4>
   24608:	bl	1ef84 <fputs@plt+0x15884>
   2460c:	mov	r3, #20
   24610:	str	r3, [r6, #20]
   24614:	str	r0, [r6]
   24618:	b	235b0 <fputs@plt+0x19eb0>
   2461c:	mov	r0, #2
   24620:	bl	1f20c <fputs@plt+0x15b0c>
   24624:	subs	r3, r0, #0
   24628:	beq	230a4 <fputs@plt+0x199a4>
   2462c:	ldrb	r3, [r3]
   24630:	cmp	r3, #0
   24634:	beq	230a4 <fputs@plt+0x199a4>
   24638:	bl	1cfa0 <fputs@plt+0x138a0>
   2463c:	ldr	r3, [r0]
   24640:	ldr	r3, [r3, #12]
   24644:	blx	r3
   24648:	subs	r7, r0, #0
   2464c:	bne	259c0 <fputs@plt+0x1c2c0>
   24650:	movw	r2, #18728	; 0x4928
   24654:	movt	r2, #7
   24658:	str	fp, [sp]
   2465c:	movw	r1, #59680	; 0xe920
   24660:	mov	r3, r2
   24664:	movt	r1, #4
   24668:	mov	r0, #2
   2466c:	bl	1c8f4 <fputs@plt+0x131f4>
   24670:	b	230a4 <fputs@plt+0x199a4>
   24674:	movw	r2, #18728	; 0x4928
   24678:	movt	r2, #7
   2467c:	mov	r3, #29
   24680:	str	r2, [sp]
   24684:	movw	r1, #59176	; 0xe728
   24688:	str	r3, [r6, #20]
   2468c:	mov	r0, #2
   24690:	mov	r3, r2
   24694:	movt	r1, #4
   24698:	bl	1c8f4 <fputs@plt+0x131f4>
   2469c:	b	235b0 <fputs@plt+0x19eb0>
   246a0:	mov	r0, #2
   246a4:	bl	1f20c <fputs@plt+0x15b0c>
   246a8:	subs	r3, r0, #0
   246ac:	beq	230a4 <fputs@plt+0x199a4>
   246b0:	ldrb	r3, [r3]
   246b4:	cmp	r3, #0
   246b8:	beq	230a4 <fputs@plt+0x199a4>
   246bc:	bl	1db74 <fputs@plt+0x14474>
   246c0:	b	230a4 <fputs@plt+0x199a4>
   246c4:	muleq	r5, r8, r2
   246c8:	strdeq	pc, [r4], -r0
   246cc:	muleq	r4, r8, r5
   246d0:	andeq	r1, r7, r0, asr #17
   246d4:	andeq	r0, r7, r0, asr #29
   246d8:	ldr	r3, [r4, #24]
   246dc:	mov	r7, r0
   246e0:	cmp	r3, r0
   246e4:	beq	230f0 <fputs@plt+0x199f0>
   246e8:	cmp	r0, #46	; 0x2e
   246ec:	beq	230f0 <fputs@plt+0x199f0>
   246f0:	bl	1ec10 <fputs@plt+0x15510>
   246f4:	mov	r1, r0
   246f8:	add	r0, sp, #120	; 0x78
   246fc:	bl	440a0 <fputs@plt+0x3a9a0>
   24700:	ldr	r3, [sl, #4]
   24704:	tst	r3, #32768	; 0x8000
   24708:	beq	230f0 <fputs@plt+0x199f0>
   2470c:	str	fp, [sp]
   24710:	add	r2, sp, #120	; 0x78
   24714:	movw	r1, #59852	; 0xe9cc
   24718:	movw	r3, #18728	; 0x4928
   2471c:	movt	r1, #4
   24720:	movt	r3, #7
   24724:	mov	r0, #0
   24728:	bl	1c8f4 <fputs@plt+0x131f4>
   2472c:	b	230f0 <fputs@plt+0x199f0>
   24730:	ldrb	r9, [r0, #1]
   24734:	cmp	r9, #0
   24738:	beq	25a38 <fputs@plt+0x1c338>
   2473c:	cmp	r9, #108	; 0x6c
   24740:	cmpne	r9, #114	; 0x72
   24744:	beq	24754 <fputs@plt+0x1b054>
   24748:	cmp	r9, #99	; 0x63
   2474c:	cmpne	r9, #105	; 0x69
   24750:	bne	25a5c <fputs@plt+0x1c35c>
   24754:	movw	ip, #15044	; 0x3ac4
   24758:	ldr	r2, [r8, #520]	; 0x208
   2475c:	movt	ip, #7
   24760:	cmp	r2, #0
   24764:	ldr	r3, [ip]
   24768:	add	r3, r3, #1
   2476c:	str	r3, [ip]
   24770:	bne	254f4 <fputs@plt+0x1bdf4>
   24774:	add	r1, r0, #2
   24778:	add	r0, sp, #120	; 0x78
   2477c:	str	ip, [sp, #16]
   24780:	bl	4a4a0 <_ZdlPv@@Base+0x1450>
   24784:	mov	r0, #48	; 0x30
   24788:	bl	49000 <_Znwj@@Base>
   2478c:	ldr	ip, [sp, #16]
   24790:	mov	r2, r9
   24794:	ldr	r1, [sp, #120]	; 0x78
   24798:	ldr	r3, [ip]
   2479c:	mov	r7, r0
   247a0:	bl	3bfb4 <fputs@plt+0x328b4>
   247a4:	b	243f0 <fputs@plt+0x1acf0>
   247a8:	ldr	r3, [r8, #520]	; 0x208
   247ac:	mov	r2, #1
   247b0:	str	r2, [r8, #512]	; 0x200
   247b4:	sub	r3, r3, #1
   247b8:	str	r3, [r8, #520]	; 0x208
   247bc:	mov	r3, #0
   247c0:	str	r3, [r6, #4]
   247c4:	b	230a4 <fputs@plt+0x199a4>
   247c8:	ldr	r9, [r8, #520]	; 0x208
   247cc:	cmp	r9, #0
   247d0:	bne	247bc <fputs@plt+0x1b0bc>
   247d4:	mov	r0, #48	; 0x30
   247d8:	bl	49000 <_Znwj@@Base>
   247dc:	mov	r2, r9
   247e0:	mov	r1, #1
   247e4:	mov	r7, r0
   247e8:	bl	3bf4c <fputs@plt+0x3284c>
   247ec:	b	243f0 <fputs@plt+0x1acf0>
   247f0:	ldr	r9, [r8, #520]	; 0x208
   247f4:	cmp	r9, #0
   247f8:	bne	247bc <fputs@plt+0x1b0bc>
   247fc:	mov	r0, #48	; 0x30
   24800:	bl	49000 <_Znwj@@Base>
   24804:	mov	r1, r9
   24808:	mov	r2, r9
   2480c:	mov	r7, r0
   24810:	bl	3bf4c <fputs@plt+0x3284c>
   24814:	b	243f0 <fputs@plt+0x1acf0>
   24818:	ldr	r3, [r8, #520]	; 0x208
   2481c:	mov	r2, #1
   24820:	str	r2, [r8, #512]	; 0x200
   24824:	add	r3, r3, r2
   24828:	str	r3, [r8, #520]	; 0x208
   2482c:	b	247bc <fputs@plt+0x1b0bc>
   24830:	ldr	r3, [r8, #520]	; 0x208
   24834:	cmp	r3, #0
   24838:	bne	247bc <fputs@plt+0x1b0bc>
   2483c:	mov	r0, #48	; 0x30
   24840:	bl	49000 <_Znwj@@Base>
   24844:	mov	r1, #1
   24848:	mov	r2, r1
   2484c:	mov	r7, r0
   24850:	bl	3bf4c <fputs@plt+0x3284c>
   24854:	b	243f0 <fputs@plt+0x1acf0>
   24858:	uxtb	r1, r0
   2485c:	mov	r0, r9
   24860:	bl	1ba44 <fputs@plt+0x12344>
   24864:	b	2377c <fputs@plt+0x1a07c>
   24868:	cmn	r0, #1
   2486c:	cmpne	r0, #10
   24870:	bne	248a8 <fputs@plt+0x1b1a8>
   24874:	movw	r2, #18728	; 0x4928
   24878:	movt	r2, #7
   2487c:	movw	r1, #59164	; 0xe71c
   24880:	str	fp, [sp]
   24884:	mov	r3, r2
   24888:	movt	r1, #4
   2488c:	mov	r0, #2
   24890:	bl	1c8f4 <fputs@plt+0x131f4>
   24894:	mov	r0, r9
   24898:	bl	1a170 <fputs@plt+0x10a70>
   2489c:	mov	r3, #0
   248a0:	str	r3, [r6, #4]
   248a4:	b	230a4 <fputs@plt+0x199a4>
   248a8:	mov	r0, #64	; 0x40
   248ac:	bl	49000 <_Znwj@@Base>
   248b0:	mov	r1, r9
   248b4:	mov	r7, r0
   248b8:	bl	1c818 <fputs@plt+0x13118>
   248bc:	mov	r0, r9
   248c0:	bl	1a170 <fputs@plt+0x10a70>
   248c4:	cmp	r7, #0
   248c8:	str	r7, [r6, #4]
   248cc:	beq	230a4 <fputs@plt+0x199a4>
   248d0:	b	23b04 <fputs@plt+0x1a404>
   248d4:	movw	r3, #3632	; 0xe30
   248d8:	movt	r3, #7
   248dc:	mov	r1, #0
   248e0:	mov	r0, #13
   248e4:	ldr	r2, [r3, #512]	; 0x200
   248e8:	str	r0, [r6, #20]
   248ec:	str	r1, [r3, #512]	; 0x200
   248f0:	str	r2, [r3, #508]	; 0x1fc
   248f4:	b	235b0 <fputs@plt+0x19eb0>
   248f8:	mov	r0, #0
   248fc:	bl	1a52c <fputs@plt+0x10e2c>
   24900:	b	23918 <fputs@plt+0x1a218>
   24904:	mov	r0, #0
   24908:	bl	1a52c <fputs@plt+0x10e2c>
   2490c:	b	2363c <fputs@plt+0x19f3c>
   24910:	mov	r2, #9
   24914:	str	r2, [sp, #20]
   24918:	b	23f30 <fputs@plt+0x1a830>
   2491c:	mov	r1, #8
   24920:	str	r1, [sp, #20]
   24924:	b	23f30 <fputs@plt+0x1a830>
   24928:	ldr	r3, [r4, #4]
   2492c:	tst	r3, #8
   24930:	beq	24954 <fputs@plt+0x1b254>
   24934:	movw	r2, #18728	; 0x4928
   24938:	movt	r2, #7
   2493c:	movw	r1, #59124	; 0xe6f4
   24940:	str	r2, [sp]
   24944:	movt	r1, #4
   24948:	mov	r3, r2
   2494c:	mov	r0, #0
   24950:	bl	1c8f4 <fputs@plt+0x131f4>
   24954:	movw	r0, #51700	; 0xc9f4
   24958:	movt	r0, #4
   2495c:	bl	1c11c <fputs@plt+0x12a1c>
   24960:	bl	1d270 <fputs@plt+0x13b70>
   24964:	ldr	r0, [sp, #124]	; 0x7c
   24968:	eor	r8, r8, #1
   2496c:	ldr	r2, [sp, #20]
   24970:	cmp	r0, #0
   24974:	and	r8, r8, r2
   24978:	beq	24988 <fputs@plt+0x1b288>
   2497c:	ldr	r3, [r0]
   24980:	ldr	r3, [r3, #4]
   24984:	blx	r3
   24988:	add	r8, r8, #48	; 0x30
   2498c:	mov	r3, #2
   24990:	strb	r8, [r6, #8]
   24994:	str	r3, [r6, #20]
   24998:	b	235b0 <fputs@plt+0x19eb0>
   2499c:	mov	r0, r9
   249a0:	mov	r1, #32
   249a4:	bl	1ba44 <fputs@plt+0x12344>
   249a8:	b	23ef0 <fputs@plt+0x1a7f0>
   249ac:	mov	r3, #1
   249b0:	str	r3, [sp, #20]
   249b4:	b	23f30 <fputs@plt+0x1a830>
   249b8:	ldr	r3, [sp, #72]	; 0x48
   249bc:	mov	r2, #14
   249c0:	str	r2, [r6, #20]
   249c4:	str	r3, [r6, #4]
   249c8:	b	235b0 <fputs@plt+0x19eb0>
   249cc:	ldr	r3, [r8, #16]
   249d0:	ldr	r1, [sp, #32]
   249d4:	cmp	r1, r3
   249d8:	bne	23f0c <fputs@plt+0x1a80c>
   249dc:	mov	r0, #80	; 0x50
   249e0:	bl	49000 <_Znwj@@Base>
   249e4:	mov	r1, r9
   249e8:	mov	r2, #0
   249ec:	mov	r7, r0
   249f0:	bl	3f8ec <fputs@plt+0x361ec>
   249f4:	mov	r0, r9
   249f8:	bl	1a170 <fputs@plt+0x10a70>
   249fc:	ldr	r0, [sp, #100]	; 0x64
   24a00:	cmp	r0, #0
   24a04:	bne	243e4 <fputs@plt+0x1ace4>
   24a08:	b	243f0 <fputs@plt+0x1acf0>
   24a0c:	ldr	r0, [pc, #-832]	; 246d4 <fputs@plt+0x1afd4>
   24a10:	mov	r1, #1
   24a14:	bl	22478 <fputs@plt+0x18d78>
   24a18:	ldr	r0, [r0, #60]	; 0x3c
   24a1c:	ldrb	r3, [r0]
   24a20:	str	r0, [sp, #20]
   24a24:	cmp	r3, #0
   24a28:	beq	23ef0 <fputs@plt+0x1a7f0>
   24a2c:	mov	r0, r9
   24a30:	mov	r1, #92	; 0x5c
   24a34:	bl	1ba44 <fputs@plt+0x12344>
   24a38:	mov	r0, r9
   24a3c:	mov	r1, #91	; 0x5b
   24a40:	bl	1ba44 <fputs@plt+0x12344>
   24a44:	ldr	r2, [sp, #20]
   24a48:	ldrb	r1, [r2]
   24a4c:	cmp	r1, #0
   24a50:	beq	24a70 <fputs@plt+0x1b370>
   24a54:	mov	r0, r9
   24a58:	bl	1ba44 <fputs@plt+0x12344>
   24a5c:	ldr	r3, [sp, #20]
   24a60:	ldrb	r1, [r3, #1]!
   24a64:	cmp	r1, #0
   24a68:	str	r3, [sp, #20]
   24a6c:	bne	24a54 <fputs@plt+0x1b354>
   24a70:	mov	r0, r9
   24a74:	mov	r1, #93	; 0x5d
   24a78:	bl	1ba44 <fputs@plt+0x12344>
   24a7c:	b	23ef0 <fputs@plt+0x1a7f0>
   24a80:	cmp	r2, #0
   24a84:	beq	23e9c <fputs@plt+0x1a79c>
   24a88:	ldr	r1, [sp, #24]
   24a8c:	ldr	r3, [r1]
   24a90:	cmp	r3, #0
   24a94:	beq	23f30 <fputs@plt+0x1a830>
   24a98:	ldr	r2, [sp, #20]
   24a9c:	cmp	r2, #92	; 0x5c
   24aa0:	bne	23f30 <fputs@plt+0x1a830>
   24aa4:	mov	r0, r9
   24aa8:	mov	r1, #92	; 0x5c
   24aac:	bl	1ba44 <fputs@plt+0x12344>
   24ab0:	b	23f30 <fputs@plt+0x1a830>
   24ab4:	movw	r3, #3424	; 0xd60
   24ab8:	movt	r3, #7
   24abc:	mov	r1, r0
   24ac0:	ldr	r0, [r3]
   24ac4:	bl	18c60 <fputs@plt+0xf560>
   24ac8:	b	23ccc <fputs@plt+0x1a5cc>
   24acc:	movw	r0, #1899	; 0x76b
   24ad0:	movw	r1, #56268	; 0xdbcc
   24ad4:	movt	r1, #4
   24ad8:	bl	430dc <fputs@plt+0x399dc>
   24adc:	ldr	r0, [sp, #72]	; 0x48
   24ae0:	b	235e8 <fputs@plt+0x19ee8>
   24ae4:	movw	r2, #18728	; 0x4928
   24ae8:	movt	r2, #7
   24aec:	str	fp, [sp]
   24af0:	movw	r1, #59888	; 0xe9f0
   24af4:	mov	r3, r2
   24af8:	movt	r1, #4
   24afc:	mov	r0, #2
   24b00:	bl	1c8f4 <fputs@plt+0x131f4>
   24b04:	b	247bc <fputs@plt+0x1b0bc>
   24b08:	movw	r2, #18728	; 0x4928
   24b0c:	movt	r2, #7
   24b10:	movw	r1, #59724	; 0xe94c
   24b14:	str	fp, [sp]
   24b18:	mov	r3, r2
   24b1c:	movt	r1, #4
   24b20:	mov	r0, #2
   24b24:	bl	1c8f4 <fputs@plt+0x131f4>
   24b28:	b	24238 <fputs@plt+0x1ab38>
   24b2c:	ldr	r3, [r4, #4]
   24b30:	tst	r3, #8
   24b34:	beq	24b58 <fputs@plt+0x1b458>
   24b38:	movw	r2, #18728	; 0x4928
   24b3c:	movt	r2, #7
   24b40:	movw	r1, #59124	; 0xe6f4
   24b44:	str	fp, [sp]
   24b48:	mov	r3, r2
   24b4c:	movt	r1, #4
   24b50:	mov	r0, #0
   24b54:	bl	1c8f4 <fputs@plt+0x131f4>
   24b58:	mov	r7, #0
   24b5c:	b	249f4 <fputs@plt+0x1b2f4>
   24b60:	ldr	r3, [r4, #4]
   24b64:	tst	r3, #8
   24b68:	beq	24b8c <fputs@plt+0x1b48c>
   24b6c:	movw	r2, #18728	; 0x4928
   24b70:	movt	r2, #7
   24b74:	movw	r1, #59124	; 0xe6f4
   24b78:	str	r2, [sp]
   24b7c:	movt	r1, #4
   24b80:	mov	r3, r2
   24b84:	mov	r0, #0
   24b88:	bl	1c8f4 <fputs@plt+0x131f4>
   24b8c:	movw	r0, #51700	; 0xc9f4
   24b90:	movt	r0, #4
   24b94:	bl	1c11c <fputs@plt+0x12a1c>
   24b98:	bl	1d270 <fputs@plt+0x13b70>
   24b9c:	b	23dd8 <fputs@plt+0x1a6d8>
   24ba0:	ldr	r3, [r4, #4]
   24ba4:	tst	r3, #8
   24ba8:	beq	23dd8 <fputs@plt+0x1a6d8>
   24bac:	movw	r2, #18728	; 0x4928
   24bb0:	movt	r2, #7
   24bb4:	movw	r1, #59124	; 0xe6f4
   24bb8:	str	r2, [sp]
   24bbc:	movt	r1, #4
   24bc0:	mov	r3, r2
   24bc4:	mov	r0, #0
   24bc8:	bl	1c8f4 <fputs@plt+0x131f4>
   24bcc:	b	23dd8 <fputs@plt+0x1a6d8>
   24bd0:	movw	r3, #3424	; 0xd60
   24bd4:	movt	r3, #7
   24bd8:	ldr	r1, [sp, #68]	; 0x44
   24bdc:	ldr	r0, [r3]
   24be0:	bl	10e60 <fputs@plt+0x7760>
   24be4:	b	23950 <fputs@plt+0x1a250>
   24be8:	movw	r0, #51700	; 0xc9f4
   24bec:	movt	r0, #4
   24bf0:	bl	1c11c <fputs@plt+0x12a1c>
   24bf4:	bl	1d270 <fputs@plt+0x13b70>
   24bf8:	ldr	r3, [r4, #4]
   24bfc:	tst	r3, #8
   24c00:	beq	249dc <fputs@plt+0x1b2dc>
   24c04:	movw	r2, #18728	; 0x4928
   24c08:	movt	r2, #7
   24c0c:	movw	r1, #59124	; 0xe6f4
   24c10:	str	fp, [sp]
   24c14:	mov	r3, r2
   24c18:	movt	r1, #4
   24c1c:	mov	r0, #0
   24c20:	bl	1c8f4 <fputs@plt+0x131f4>
   24c24:	b	249dc <fputs@plt+0x1b2dc>
   24c28:	mov	r1, r0
   24c2c:	ldr	r0, [sl]
   24c30:	bl	10cf8 <fputs@plt+0x75f8>
   24c34:	subs	r1, r0, #0
   24c38:	beq	23d9c <fputs@plt+0x1a69c>
   24c3c:	ldr	r0, [sp, #20]
   24c40:	bl	3b920 <fputs@plt+0x32220>
   24c44:	b	23d9c <fputs@plt+0x1a69c>
   24c48:	ldr	r0, [pc, #-1404]	; 246d4 <fputs@plt+0x1afd4>
   24c4c:	bl	2304c <fputs@plt+0x1994c>
   24c50:	ldr	r3, [r7, #88]	; 0x58
   24c54:	add	r0, sp, #96	; 0x60
   24c58:	mov	r1, #117	; 0x75
   24c5c:	ldr	sl, [r4, #4]
   24c60:	mov	r2, #0
   24c64:	str	r2, [r4, #4]
   24c68:	str	r3, [sp, #20]
   24c6c:	mov	r3, #1
   24c70:	str	r3, [r7, #88]	; 0x58
   24c74:	bl	41c08 <fputs@plt+0x38508>
   24c78:	ldr	r2, [sp, #20]
   24c7c:	movw	fp, #3632	; 0xe30
   24c80:	movt	fp, #7
   24c84:	mov	r3, r0
   24c88:	mov	r1, r9
   24c8c:	add	r0, fp, #144	; 0x90
   24c90:	str	sl, [r4, #4]
   24c94:	str	r2, [r7, #88]	; 0x58
   24c98:	str	r3, [sp, #16]
   24c9c:	bl	1af10 <fputs@plt+0x11810>
   24ca0:	ldr	r3, [sp, #16]
   24ca4:	cmp	r0, #0
   24ca8:	beq	24cb8 <fputs@plt+0x1b5b8>
   24cac:	ldr	r2, [fp, #16]
   24cb0:	cmp	r8, r2
   24cb4:	beq	254e8 <fputs@plt+0x1bde8>
   24cb8:	movw	sl, #3632	; 0xe30
   24cbc:	movt	sl, #7
   24cc0:	ldr	r0, [pc, #-1524]	; 246d4 <fputs@plt+0x1afd4>
   24cc4:	bl	2304c <fputs@plt+0x1994c>
   24cc8:	ldr	r3, [r7, #164]	; 0xa4
   24ccc:	bic	r3, r3, #16
   24cd0:	cmp	r3, #13
   24cd4:	beq	24cfc <fputs@plt+0x1b5fc>
   24cd8:	ldr	r0, [pc, #-1548]	; 246d4 <fputs@plt+0x1afd4>
   24cdc:	mov	r1, r9
   24ce0:	bl	1af10 <fputs@plt+0x11810>
   24ce4:	cmp	r0, #0
   24ce8:	beq	24cc0 <fputs@plt+0x1b5c0>
   24cec:	ldr	r3, [sl, #16]
   24cf0:	cmp	r8, r3
   24cf4:	bne	24cc0 <fputs@plt+0x1b5c0>
   24cf8:	b	2445c <fputs@plt+0x1ad5c>
   24cfc:	ldr	r3, [r4, #4]
   24d00:	tst	r3, #8
   24d04:	beq	24d28 <fputs@plt+0x1b628>
   24d08:	movw	r2, #18728	; 0x4928
   24d0c:	movt	r2, #7
   24d10:	movw	r1, #59124	; 0xe6f4
   24d14:	str	r2, [sp]
   24d18:	movt	r1, #4
   24d1c:	mov	r3, r2
   24d20:	mov	r0, #0
   24d24:	bl	1c8f4 <fputs@plt+0x131f4>
   24d28:	movw	r0, #51700	; 0xc9f4
   24d2c:	movt	r0, #4
   24d30:	bl	1c11c <fputs@plt+0x12a1c>
   24d34:	bl	1d270 <fputs@plt+0x13b70>
   24d38:	b	2445c <fputs@plt+0x1ad5c>
   24d3c:	ldr	r0, [pc, #-1648]	; 246d4 <fputs@plt+0x1afd4>
   24d40:	bl	2304c <fputs@plt+0x1994c>
   24d44:	movw	r7, #3632	; 0xe30
   24d48:	movt	r7, #7
   24d4c:	add	r0, r7, #144	; 0x90
   24d50:	mov	r1, r9
   24d54:	bl	1af10 <fputs@plt+0x11810>
   24d58:	cmp	r0, #0
   24d5c:	bne	25228 <fputs@plt+0x1bb28>
   24d60:	ldr	r2, [r7, #164]	; 0xa4
   24d64:	ldrb	r3, [r7, #152]	; 0x98
   24d68:	cmp	r2, #2
   24d6c:	strne	r0, [sp, #32]
   24d70:	beq	2524c <fputs@plt+0x1bb4c>
   24d74:	ldr	r0, [pc, #-1704]	; 246d4 <fputs@plt+0x1afd4>
   24d78:	bl	2304c <fputs@plt+0x1994c>
   24d7c:	mov	r0, #80	; 0x50
   24d80:	bl	958c <_Znaj@plt>
   24d84:	mov	r7, r0
   24d88:	add	r3, r0, #80	; 0x50
   24d8c:	str	r0, [sp, #24]
   24d90:	str	r3, [sp, #20]
   24d94:	mov	r0, r7
   24d98:	bl	3ca88 <fputs@plt+0x33388>
   24d9c:	ldr	r1, [sp, #20]
   24da0:	add	r7, r7, #8
   24da4:	cmp	r7, r1
   24da8:	bne	24d94 <fputs@plt+0x1b694>
   24dac:	mov	r2, #0
   24db0:	movw	r3, #15144	; 0x3b28
   24db4:	str	r2, [sp, #28]
   24db8:	movt	r3, #7
   24dbc:	str	r2, [sp, #36]	; 0x24
   24dc0:	mvn	r1, #0
   24dc4:	str	r2, [sp, #20]
   24dc8:	mov	r2, #10
   24dcc:	str	r3, [sp, #48]	; 0x30
   24dd0:	str	r1, [sp, #40]	; 0x28
   24dd4:	str	r2, [sp, #44]	; 0x2c
   24dd8:	ldr	r0, [pc, #-1804]	; 246d4 <fputs@plt+0x1afd4>
   24ddc:	mov	r1, r9
   24de0:	bl	1af10 <fputs@plt+0x11810>
   24de4:	cmp	r0, #0
   24de8:	bne	254d8 <fputs@plt+0x1bdd8>
   24dec:	ldr	r3, [sp, #44]	; 0x2c
   24df0:	ldr	r1, [sp, #20]
   24df4:	cmp	r3, r1
   24df8:	beq	24ec4 <fputs@plt+0x1b7c4>
   24dfc:	ldr	r1, [sp, #28]
   24e00:	ldr	r2, [sp, #32]
   24e04:	ldr	r3, [sp, #24]
   24e08:	cmp	r2, #102	; 0x66
   24e0c:	cmpne	r2, #116	; 0x74
   24e10:	add	r7, r3, r1
   24e14:	moveq	r1, #117	; 0x75
   24e18:	movne	r1, #109	; 0x6d
   24e1c:	mov	r0, r7
   24e20:	bl	42030 <fputs@plt+0x38930>
   24e24:	cmp	r0, #0
   24e28:	beq	254c8 <fputs@plt+0x1bdc8>
   24e2c:	ldr	r2, [sp, #20]
   24e30:	add	r2, r2, #1
   24e34:	str	r2, [sp, #20]
   24e38:	b	24e44 <fputs@plt+0x1b744>
   24e3c:	ldr	r0, [pc, #-1904]	; 246d4 <fputs@plt+0x1afd4>
   24e40:	bl	2304c <fputs@plt+0x1994c>
   24e44:	ldr	r3, [r8, #164]	; 0xa4
   24e48:	cmp	r3, #19
   24e4c:	beq	24e3c <fputs@plt+0x1b73c>
   24e50:	ldr	r1, [sp, #48]	; 0x30
   24e54:	ldr	r0, [pc, #-1928]	; 246d4 <fputs@plt+0x1afd4>
   24e58:	ldr	r3, [r1]
   24e5c:	mov	r1, r9
   24e60:	str	r3, [r7, #4]
   24e64:	bl	1af10 <fputs@plt+0x11810>
   24e68:	cmp	r0, #0
   24e6c:	bne	254b8 <fputs@plt+0x1bdb8>
   24e70:	add	r0, r7, #4
   24e74:	mov	r1, #118	; 0x76
   24e78:	bl	41b84 <fputs@plt+0x38484>
   24e7c:	cmp	r0, #0
   24e80:	bne	24e90 <fputs@plt+0x1b790>
   24e84:	b	2536c <fputs@plt+0x1bc6c>
   24e88:	ldr	r0, [pc, #-1980]	; 246d4 <fputs@plt+0x1afd4>
   24e8c:	bl	2304c <fputs@plt+0x1994c>
   24e90:	ldr	r3, [r8, #164]	; 0xa4
   24e94:	cmp	r3, #19
   24e98:	beq	24e88 <fputs@plt+0x1b788>
   24e9c:	ldr	r2, [sp, #36]	; 0x24
   24ea0:	ldr	r3, [sp, #28]
   24ea4:	ldr	r1, [sp, #40]	; 0x28
   24ea8:	add	r2, r2, #2
   24eac:	add	r3, r3, #8
   24eb0:	str	r2, [sp, #36]	; 0x24
   24eb4:	add	r1, r1, #2
   24eb8:	str	r3, [sp, #28]
   24ebc:	str	r1, [sp, #40]	; 0x28
   24ec0:	b	24dd8 <fputs@plt+0x1b6d8>
   24ec4:	ldr	r2, [sp, #36]	; 0x24
   24ec8:	cmp	r2, #266338304	; 0xfe00000
   24ecc:	lslls	r0, r3, #4
   24ed0:	mvnhi	r0, #0
   24ed4:	bl	958c <_Znaj@plt>
   24ed8:	ldr	r3, [sp, #40]	; 0x28
   24edc:	str	r0, [sp, #52]	; 0x34
   24ee0:	cmn	r3, #1
   24ee4:	beq	24f18 <fputs@plt+0x1b818>
   24ee8:	ldr	r2, [sp, #52]	; 0x34
   24eec:	ldr	r7, [sp, #40]	; 0x28
   24ef0:	str	r6, [sp, #60]	; 0x3c
   24ef4:	mov	r6, r2
   24ef8:	str	r2, [sp, #56]	; 0x38
   24efc:	mov	r0, r6
   24f00:	bl	3ca88 <fputs@plt+0x33388>
   24f04:	sub	r7, r7, #1
   24f08:	add	r6, r6, #8
   24f0c:	cmn	r7, #1
   24f10:	bne	24efc <fputs@plt+0x1b7fc>
   24f14:	ldr	r6, [sp, #60]	; 0x3c
   24f18:	ldr	r1, [sp, #44]	; 0x2c
   24f1c:	cmp	r1, #0
   24f20:	beq	24f50 <fputs@plt+0x1b850>
   24f24:	ldr	ip, [sp, #52]	; 0x34
   24f28:	mov	r3, #0
   24f2c:	ldr	lr, [sp, #28]
   24f30:	ldr	r7, [sp, #24]
   24f34:	add	r1, r7, r3
   24f38:	add	r2, ip, r3
   24f3c:	add	r3, r3, #8
   24f40:	ldm	r1, {r0, r1}
   24f44:	cmp	r3, lr
   24f48:	stm	r2, {r0, r1}
   24f4c:	bne	24f34 <fputs@plt+0x1b834>
   24f50:	ldr	r3, [sp, #24]
   24f54:	cmp	r3, #0
   24f58:	beq	25160 <fputs@plt+0x1ba60>
   24f5c:	ldr	r3, [sp, #52]	; 0x34
   24f60:	ldr	r0, [sp, #24]
   24f64:	str	r3, [sp, #24]
   24f68:	bl	961c <_ZdaPv@plt>
   24f6c:	ldr	r1, [sp, #36]	; 0x24
   24f70:	str	r1, [sp, #44]	; 0x2c
   24f74:	b	24dfc <fputs@plt+0x1b6fc>
   24f78:	mov	r0, #1
   24f7c:	str	r2, [sp, #16]
   24f80:	bl	1effc <fputs@plt+0x158fc>
   24f84:	ldr	r2, [sp, #16]
   24f88:	subs	r9, r0, #0
   24f8c:	beq	230a4 <fputs@plt+0x199a4>
   24f90:	ldrb	r3, [r9]
   24f94:	cmp	r3, #0
   24f98:	beq	230a4 <fputs@plt+0x199a4>
   24f9c:	ldr	r3, [r7, #500]	; 0x1f4
   24fa0:	cmp	r3, #0
   24fa4:	beq	258d8 <fputs@plt+0x1c1d8>
   24fa8:	mov	r0, #108	; 0x6c
   24fac:	str	r2, [r7, #500]	; 0x1f4
   24fb0:	bl	49000 <_Znwj@@Base>
   24fb4:	mov	r4, r0
   24fb8:	bl	1c008 <fputs@plt+0x12908>
   24fbc:	ldr	r1, [r7, #80]	; 0x50
   24fc0:	mov	r3, #0
   24fc4:	ldr	r2, [pc, #-2304]	; 246cc <fputs@plt+0x1afcc>
   24fc8:	mov	r0, r4
   24fcc:	str	r3, [r4, #96]	; 0x60
   24fd0:	str	r1, [r4, #104]	; 0x68
   24fd4:	str	r2, [r4]
   24fd8:	str	r3, [r4, #100]	; 0x64
   24fdc:	bl	20368 <fputs@plt+0x16c68>
   24fe0:	mov	r0, r4
   24fe4:	bl	1d270 <fputs@plt+0x13b70>
   24fe8:	mov	r0, r9
   24fec:	bl	48dd8 <fputs@plt+0x3f6d8>
   24ff0:	subs	r4, r0, #0
   24ff4:	beq	256bc <fputs@plt+0x1bfbc>
   24ff8:	mov	r0, r4
   24ffc:	add	r7, sp, #96	; 0x60
   25000:	bl	4b440 <_ZdlPv@@Base+0x23f0>
   25004:	add	r2, sp, #80	; 0x50
   25008:	str	r2, [sp, #20]
   2500c:	cmp	r0, #0
   25010:	addne	r1, r0, #1
   25014:	mov	r0, r2
   25018:	moveq	r1, r4
   2501c:	bl	49bc4 <_ZdlPv@@Base+0xb74>
   25020:	mov	r0, r7
   25024:	bl	49b4c <_ZdlPv@@Base+0xafc>
   25028:	bl	1aa74 <fputs@plt+0x11374>
   2502c:	mov	sl, r0
   25030:	mov	r8, #1
   25034:	cmp	sl, r8
   25038:	ldr	r0, [sp, #20]
   2503c:	blt	2562c <fputs@plt+0x1bf2c>
   25040:	mov	r1, #95	; 0x5f
   25044:	bl	2ea0c <fputs@plt+0x2530c>
   25048:	mov	r0, r8
   2504c:	bl	1a86c <fputs@plt+0x1116c>
   25050:	mov	r4, r0
   25054:	mov	r0, r7
   25058:	bl	4a234 <_ZdlPv@@Base+0x11e4>
   2505c:	b	25074 <fputs@plt+0x1b974>
   25060:	add	r2, r3, #1
   25064:	str	r2, [r4, #12]
   25068:	ldrb	r1, [r3]
   2506c:	cmp	r1, #142	; 0x8e
   25070:	bne	25174 <fputs@plt+0x1ba74>
   25074:	ldr	r3, [r4, #12]
   25078:	ldr	r2, [r4, #16]
   2507c:	cmp	r3, r2
   25080:	bcc	25060 <fputs@plt+0x1b960>
   25084:	ldr	r3, [r4]
   25088:	mov	r0, r4
   2508c:	mov	r1, #0
   25090:	ldr	r3, [r3, #8]
   25094:	blx	r3
   25098:	cmn	r0, #1
   2509c:	beq	25184 <fputs@plt+0x1ba84>
   250a0:	mov	r1, r0
   250a4:	b	2506c <fputs@plt+0x1b96c>
   250a8:	ldr	r0, [pc, #-2524]	; 246d4 <fputs@plt+0x1afd4>
   250ac:	bl	2304c <fputs@plt+0x1994c>
   250b0:	ldr	r1, [sp, #20]
   250b4:	add	r0, sp, #68	; 0x44
   250b8:	bl	41c80 <fputs@plt+0x38580>
   250bc:	cmp	r0, #0
   250c0:	beq	240a8 <fputs@plt+0x1a9a8>
   250c4:	ldr	r3, [r8, #164]	; 0xa4
   250c8:	cmp	r3, #3
   250cc:	beq	2521c <fputs@plt+0x1bb1c>
   250d0:	cmp	r3, #27
   250d4:	beq	2521c <fputs@plt+0x1bb1c>
   250d8:	mov	r0, r9
   250dc:	ldr	r1, [pc, #-2576]	; 246d4 <fputs@plt+0x1afd4>
   250e0:	bl	1af10 <fputs@plt+0x11810>
   250e4:	cmp	r0, #0
   250e8:	beq	25108 <fputs@plt+0x1ba08>
   250ec:	ldr	r3, [r8, #16]
   250f0:	ldr	r2, [sp, #24]
   250f4:	cmp	r2, r3
   250f8:	moveq	r3, #0
   250fc:	moveq	r2, #1
   25100:	streq	r3, [sp, #20]
   25104:	beq	240b4 <fputs@plt+0x1a9b4>
   25108:	ldr	r0, [pc, #-2620]	; 246d4 <fputs@plt+0x1afd4>
   2510c:	mov	r1, #1
   25110:	bl	22478 <fputs@plt+0x18d78>
   25114:	str	r0, [sp, #20]
   25118:	ldr	r0, [pc, #-2636]	; 246d4 <fputs@plt+0x1afd4>
   2511c:	bl	2304c <fputs@plt+0x1994c>
   25120:	mov	r0, r9
   25124:	ldr	r1, [pc, #-2648]	; 246d4 <fputs@plt+0x1afd4>
   25128:	bl	1af10 <fputs@plt+0x11810>
   2512c:	cmp	r0, #0
   25130:	bne	254a4 <fputs@plt+0x1bda4>
   25134:	ldr	r3, [r4, #4]
   25138:	tst	r3, #8
   2513c:	bne	25584 <fputs@plt+0x1be84>
   25140:	mov	r2, #1
   25144:	b	240b4 <fputs@plt+0x1a9b4>
   25148:	ldr	r0, [r9]
   2514c:	ldr	r1, [sp, #68]	; 0x44
   25150:	bl	10f88 <fputs@plt+0x7888>
   25154:	b	24338 <fputs@plt+0x1ac38>
   25158:	bl	1d718 <fputs@plt+0x14018>
   2515c:	b	230a4 <fputs@plt+0x199a4>
   25160:	ldr	r1, [sp, #52]	; 0x34
   25164:	ldr	r2, [sp, #36]	; 0x24
   25168:	str	r1, [sp, #24]
   2516c:	str	r2, [sp, #44]	; 0x2c
   25170:	b	24dfc <fputs@plt+0x1b6fc>
   25174:	uxtb	r1, r1
   25178:	mov	r0, r7
   2517c:	bl	2ea0c <fputs@plt+0x2530c>
   25180:	b	25074 <fputs@plt+0x1b974>
   25184:	mov	r0, r7
   25188:	mov	r1, #0
   2518c:	bl	2ea0c <fputs@plt+0x2530c>
   25190:	ldr	r0, [sp, #96]	; 0x60
   25194:	bl	48dd8 <fputs@plt+0x3f6d8>
   25198:	subs	r4, r0, #0
   2519c:	beq	259e8 <fputs@plt+0x1c2e8>
   251a0:	mov	r0, r4
   251a4:	bl	4b440 <_ZdlPv@@Base+0x23f0>
   251a8:	cmp	r0, #0
   251ac:	mov	r2, #0
   251b0:	addne	r4, r0, #1
   251b4:	add	r0, sp, #120	; 0x78
   251b8:	mov	r1, r4
   251bc:	bl	4a4a0 <_ZdlPv@@Base+0x1450>
   251c0:	ldr	r0, [pc, #-2808]	; 246d0 <fputs@plt+0x1afd0>
   251c4:	mov	r2, #0
   251c8:	ldr	r1, [sp, #120]	; 0x78
   251cc:	bl	b39c <fputs@plt+0x1c9c>
   251d0:	cmp	r0, #0
   251d4:	movne	r1, r0
   251d8:	moveq	r1, r4
   251dc:	ldr	r0, [sp, #20]
   251e0:	bl	49e30 <_ZdlPv@@Base+0xde0>
   251e4:	add	r8, r8, #1
   251e8:	b	25034 <fputs@plt+0x1b934>
   251ec:	add	r0, sp, #120	; 0x78
   251f0:	bl	440ec <fputs@plt+0x3a9ec>
   251f4:	add	r2, sp, #120	; 0x78
   251f8:	str	fp, [sp]
   251fc:	movw	r1, #59620	; 0xe8e4
   25200:	movw	r3, #18728	; 0x4928
   25204:	movt	r1, #4
   25208:	movt	r3, #7
   2520c:	mov	r0, #2
   25210:	bl	1c8f4 <fputs@plt+0x131f4>
   25214:	b	247bc <fputs@plt+0x1b0bc>
   25218:	bl	95d4 <__stack_chk_fail@plt>
   2521c:	ldr	r0, [pc, #-2896]	; 246d4 <fputs@plt+0x1afd4>
   25220:	bl	2304c <fputs@plt+0x1994c>
   25224:	b	250d8 <fputs@plt+0x1b9d8>
   25228:	movw	r2, #18728	; 0x4928
   2522c:	movt	r2, #7
   25230:	movw	r1, #59212	; 0xe74c
   25234:	str	fp, [sp]
   25238:	mov	r3, r2
   2523c:	movt	r1, #4
   25240:	mov	r0, #2
   25244:	bl	1c8f4 <fputs@plt+0x131f4>
   25248:	b	243d4 <fputs@plt+0x1acd4>
   2524c:	cmp	r3, #70	; 0x46
   25250:	bne	25530 <fputs@plt+0x1be30>
   25254:	add	r0, r7, #144	; 0x90
   25258:	bl	2304c <fputs@plt+0x1994c>
   2525c:	ldr	r0, [pc, #-2960]	; 246d4 <fputs@plt+0x1afd4>
   25260:	mov	r1, r9
   25264:	bl	1af10 <fputs@plt+0x11810>
   25268:	cmp	r0, #0
   2526c:	bne	257dc <fputs@plt+0x1c0dc>
   25270:	ldr	r7, [r8, #164]	; 0xa4
   25274:	ldrb	r3, [r8, #152]	; 0x98
   25278:	cmp	r7, #2
   2527c:	ldr	r0, [pc, #-2992]	; 246d4 <fputs@plt+0x1afd4>
   25280:	moveq	r7, r3
   25284:	movne	r7, #0
   25288:	bl	2304c <fputs@plt+0x1994c>
   2528c:	ldr	r0, [sp, #140]	; 0x8c
   25290:	sub	r7, r7, #99	; 0x63
   25294:	ldrb	r3, [sp, #128]	; 0x80
   25298:	cmp	r0, #2
   2529c:	moveq	r0, r3
   252a0:	movne	r0, #0
   252a4:	cmp	r7, #15
   252a8:	ldrls	pc, [pc, r7, lsl #2]
   252ac:	b	25310 <fputs@plt+0x1bc10>
   252b0:	andeq	r5, r2, ip, ror r5
   252b4:	andeq	r5, r2, r0, ror r5
   252b8:	andeq	r5, r2, r0, lsl r3
   252bc:	andeq	r5, r2, r0, lsl r3
   252c0:	andeq	r5, r2, r8, ror #10
   252c4:	andeq	r5, r2, r0, lsl r3
   252c8:	andeq	r5, r2, r0, lsl r3
   252cc:	andeq	r5, r2, r0, lsl r3
   252d0:	andeq	r5, r2, r0, ror #10
   252d4:	andeq	r5, r2, r0, lsl r3
   252d8:	andeq	r5, r2, r0, lsl r3
   252dc:	andeq	r5, r2, r0, lsl r3
   252e0:	andeq	r5, r2, r0, lsl r3
   252e4:	andeq	r5, r2, r0, lsl r3
   252e8:	andeq	r5, r2, r0, lsl r3
   252ec:	strdeq	r5, [r2], -r0
   252f0:	bl	26b50 <fputs@plt+0x1d450>
   252f4:	cmp	r0, #0
   252f8:	beq	25310 <fputs@plt+0x1bc10>
   252fc:	movw	r3, #3424	; 0xd60
   25300:	movt	r3, #7
   25304:	mov	r1, r0
   25308:	ldr	r0, [r3]
   2530c:	bl	11010 <fputs@plt+0x7910>
   25310:	ldr	r0, [pc, #-3140]	; 246d4 <fputs@plt+0x1afd4>
   25314:	mov	r1, r9
   25318:	bl	1af10 <fputs@plt+0x11810>
   2531c:	cmp	r0, #0
   25320:	bne	2535c <fputs@plt+0x1bc5c>
   25324:	ldr	r3, [r8, #164]	; 0xa4
   25328:	bic	r3, r3, #16
   2532c:	cmp	r3, #13
   25330:	beq	25340 <fputs@plt+0x1bc40>
   25334:	ldr	r0, [pc, #-3176]	; 246d4 <fputs@plt+0x1afd4>
   25338:	bl	2304c <fputs@plt+0x1994c>
   2533c:	b	25310 <fputs@plt+0x1bc10>
   25340:	ldr	r3, [r4, #4]
   25344:	tst	r3, #8
   25348:	bne	255a8 <fputs@plt+0x1bea8>
   2534c:	movw	r0, #51700	; 0xc9f4
   25350:	movt	r0, #4
   25354:	bl	1c11c <fputs@plt+0x12a1c>
   25358:	bl	1d270 <fputs@plt+0x13b70>
   2535c:	mov	r3, #1
   25360:	mov	r7, #0
   25364:	str	r3, [r8, #512]	; 0x200
   25368:	b	243d8 <fputs@plt+0x1acd8>
   2536c:	mov	r7, r0
   25370:	mov	r1, #1
   25374:	str	r1, [sp, #28]
   25378:	ldr	r0, [pc, #-3244]	; 246d4 <fputs@plt+0x1afd4>
   2537c:	mov	r1, r9
   25380:	bl	1af10 <fputs@plt+0x11810>
   25384:	cmp	r0, #0
   25388:	bne	253a8 <fputs@plt+0x1bca8>
   2538c:	ldr	r3, [r8, #164]	; 0xa4
   25390:	bic	r3, r3, #16
   25394:	cmp	r3, #13
   25398:	beq	253a8 <fputs@plt+0x1bca8>
   2539c:	ldr	r0, [pc, #-3280]	; 246d4 <fputs@plt+0x1afd4>
   253a0:	bl	2304c <fputs@plt+0x1994c>
   253a4:	b	25378 <fputs@plt+0x1bc78>
   253a8:	ldr	r3, [sp, #28]
   253ac:	cmp	r3, #0
   253b0:	bne	25454 <fputs@plt+0x1bd54>
   253b4:	ldr	r3, [sp, #32]
   253b8:	cmp	r3, #101	; 0x65
   253bc:	beq	25800 <fputs@plt+0x1c100>
   253c0:	bls	25470 <fputs@plt+0x1bd70>
   253c4:	ldr	r1, [sp, #32]
   253c8:	cmp	r1, #108	; 0x6c
   253cc:	beq	25864 <fputs@plt+0x1c164>
   253d0:	cmp	r1, #126	; 0x7e
   253d4:	beq	25838 <fputs@plt+0x1c138>
   253d8:	cmp	r1, #102	; 0x66
   253dc:	beq	255d4 <fputs@plt+0x1bed4>
   253e0:	movw	r9, #3424	; 0xd60
   253e4:	movt	r9, #7
   253e8:	ldr	r3, [r9]
   253ec:	mov	r0, r3
   253f0:	ldr	r3, [r3, #24]
   253f4:	str	r3, [sp, #36]	; 0x24
   253f8:	bl	10fd0 <fputs@plt+0x78d0>
   253fc:	str	r0, [sp, #28]
   25400:	ldr	r0, [r9]
   25404:	bl	10fe0 <fputs@plt+0x78e0>
   25408:	mov	r9, r0
   2540c:	mov	r0, #52	; 0x34
   25410:	bl	49000 <_Znwj@@Base>
   25414:	ldr	r3, [sp, #36]	; 0x24
   25418:	mov	r7, r0
   2541c:	ldr	r2, [sp, #28]
   25420:	ldr	r1, [sp, #32]
   25424:	str	r3, [sp]
   25428:	str	r2, [sp, #4]
   2542c:	ldr	r3, [sp, #20]
   25430:	str	r9, [sp, #8]
   25434:	ldr	r2, [sp, #24]
   25438:	bl	3ca98 <fputs@plt+0x33398>
   2543c:	ldr	r3, [sp, #24]
   25440:	cmp	r3, #0
   25444:	beq	243d8 <fputs@plt+0x1acd8>
   25448:	mov	r0, r3
   2544c:	bl	961c <_ZdaPv@plt>
   25450:	b	243d8 <fputs@plt+0x1acd8>
   25454:	ldr	r1, [sp, #24]
   25458:	cmp	r1, #0
   2545c:	beq	243d4 <fputs@plt+0x1acd4>
   25460:	mov	r0, r1
   25464:	mov	r7, #0
   25468:	bl	961c <_ZdaPv@plt>
   2546c:	b	243d8 <fputs@plt+0x1acd8>
   25470:	cmp	r3, #97	; 0x61
   25474:	beq	257a0 <fputs@plt+0x1c0a0>
   25478:	cmp	r3, #99	; 0x63
   2547c:	bne	253e0 <fputs@plt+0x1bce0>
   25480:	ldr	r1, [sp, #20]
   25484:	eor	r3, r7, #1
   25488:	cmp	r1, #1
   2548c:	orrne	r3, r3, #1
   25490:	tst	r3, #1
   25494:	bne	25760 <fputs@plt+0x1c060>
   25498:	mov	r3, #1
   2549c:	str	r3, [sp, #20]
   254a0:	b	253e0 <fputs@plt+0x1bce0>
   254a4:	ldr	r3, [r8, #16]
   254a8:	ldr	r1, [sp, #24]
   254ac:	cmp	r1, r3
   254b0:	bne	25134 <fputs@plt+0x1ba34>
   254b4:	b	25140 <fputs@plt+0x1ba40>
   254b8:	mov	r2, #0
   254bc:	mov	r7, #1
   254c0:	str	r2, [sp, #28]
   254c4:	b	25378 <fputs@plt+0x1bc78>
   254c8:	mov	r3, #1
   254cc:	mov	r7, r0
   254d0:	str	r3, [sp, #28]
   254d4:	b	25378 <fputs@plt+0x1bc78>
   254d8:	mov	r2, #0
   254dc:	str	r2, [sp, #28]
   254e0:	mov	r7, r2
   254e4:	b	25378 <fputs@plt+0x1bc78>
   254e8:	add	r3, r3, #48	; 0x30
   254ec:	uxtb	r4, r3
   254f0:	b	24460 <fputs@plt+0x1ad60>
   254f4:	mov	r3, #1
   254f8:	str	r3, [r8, #512]	; 0x200
   254fc:	b	247bc <fputs@plt+0x1b0bc>
   25500:	mov	r0, r9
   25504:	bl	49050 <_ZdlPv@@Base>
   25508:	ldr	r0, [sp, #124]	; 0x7c
   2550c:	cmp	r0, #0
   25510:	beq	25520 <fputs@plt+0x1be20>
   25514:	ldr	r3, [r0]
   25518:	ldr	r3, [r3, #4]
   2551c:	blx	r3
   25520:	bl	9460 <__cxa_end_cleanup@plt>
   25524:	mov	r0, r4
   25528:	bl	49050 <_ZdlPv@@Base>
   2552c:	b	25520 <fputs@plt+0x1be20>
   25530:	str	r3, [sp, #32]
   25534:	b	24d74 <fputs@plt+0x1b674>
   25538:	ldr	r0, [sp, #124]	; 0x7c
   2553c:	cmp	r0, #0
   25540:	beq	25520 <fputs@plt+0x1be20>
   25544:	ldr	r3, [r0]
   25548:	ldr	r3, [r3, #4]
   2554c:	blx	r3
   25550:	b	25520 <fputs@plt+0x1be20>
   25554:	ldr	r0, [sp, #24]
   25558:	bl	961c <_ZdaPv@plt>
   2555c:	b	25538 <fputs@plt+0x1be38>
   25560:	bl	2697c <fputs@plt+0x1d27c>
   25564:	b	252f4 <fputs@plt+0x1bbf4>
   25568:	bl	267fc <fputs@plt+0x1d0fc>
   2556c:	b	252f4 <fputs@plt+0x1bbf4>
   25570:	movw	r0, #15872	; 0x3e00
   25574:	movt	r0, #7
   25578:	b	252fc <fputs@plt+0x1bbfc>
   2557c:	bl	26644 <fputs@plt+0x1cf44>
   25580:	b	252f4 <fputs@plt+0x1bbf4>
   25584:	movw	r2, #18728	; 0x4928
   25588:	movt	r2, #7
   2558c:	movw	r1, #59468	; 0xe84c
   25590:	str	fp, [sp]
   25594:	mov	r3, r2
   25598:	movt	r1, #4
   2559c:	mov	r0, #0
   255a0:	bl	1c8f4 <fputs@plt+0x131f4>
   255a4:	b	25140 <fputs@plt+0x1ba40>
   255a8:	movw	r2, #18728	; 0x4928
   255ac:	movt	r2, #7
   255b0:	movw	r1, #59124	; 0xe6f4
   255b4:	str	fp, [sp]
   255b8:	mov	r3, r2
   255bc:	movt	r1, #4
   255c0:	bl	1c8f4 <fputs@plt+0x131f4>
   255c4:	b	2534c <fputs@plt+0x1bc4c>
   255c8:	mov	r0, r7
   255cc:	bl	49050 <_ZdlPv@@Base>
   255d0:	b	25538 <fputs@plt+0x1be38>
   255d4:	ldr	r2, [sp, #20]
   255d8:	eor	r3, r7, #1
   255dc:	cmp	r2, #1
   255e0:	orrne	r3, r3, #1
   255e4:	tst	r3, #1
   255e8:	beq	25498 <fputs@plt+0x1bd98>
   255ec:	movw	r2, #18728	; 0x4928
   255f0:	movt	r2, #7
   255f4:	movw	r1, #59432	; 0xe828
   255f8:	str	fp, [sp]
   255fc:	mov	r3, r2
   25600:	movt	r1, #4
   25604:	mov	r0, #2
   25608:	bl	1c8f4 <fputs@plt+0x131f4>
   2560c:	movw	r3, #15144	; 0x3b28
   25610:	movt	r3, #7
   25614:	ldr	r2, [sp, #24]
   25618:	mov	r1, #1
   2561c:	ldr	r3, [r3]
   25620:	str	r1, [sp, #20]
   25624:	str	r3, [r2, #4]
   25628:	b	253e0 <fputs@plt+0x1bce0>
   2562c:	mov	r1, #0
   25630:	bl	2ea0c <fputs@plt+0x2530c>
   25634:	ldr	r0, [sp, #80]	; 0x50
   25638:	bl	4af0c <_ZdlPv@@Base+0x1ebc>
   2563c:	subs	r1, r0, #0
   25640:	beq	25680 <fputs@plt+0x1bf80>
   25644:	add	r0, sp, #120	; 0x78
   25648:	mov	r2, #0
   2564c:	bl	4a4a0 <_ZdlPv@@Base+0x1450>
   25650:	ldr	r4, [sp, #120]	; 0x78
   25654:	mov	r0, r7
   25658:	bl	49cb0 <_ZdlPv@@Base+0xc60>
   2565c:	ldr	r0, [sp, #20]
   25660:	bl	49cb0 <_ZdlPv@@Base+0xc60>
   25664:	str	r4, [r6]
   25668:	b	24410 <fputs@plt+0x1ad10>
   2566c:	mov	r0, r7
   25670:	bl	49cb0 <_ZdlPv@@Base+0xc60>
   25674:	ldr	r0, [sp, #20]
   25678:	bl	49cb0 <_ZdlPv@@Base+0xc60>
   2567c:	bl	9460 <__cxa_end_cleanup@plt>
   25680:	mov	r0, r7
   25684:	bl	4a234 <_ZdlPv@@Base+0x11e4>
   25688:	mov	r0, r7
   2568c:	mov	r1, #117	; 0x75
   25690:	bl	2ea0c <fputs@plt+0x2530c>
   25694:	mov	r0, r7
   25698:	ldr	r1, [sp, #20]
   2569c:	bl	49ea8 <_ZdlPv@@Base+0xe58>
   256a0:	add	r0, sp, #76	; 0x4c
   256a4:	ldr	r1, [sp, #96]	; 0x60
   256a8:	mov	r2, #0
   256ac:	bl	4a4a0 <_ZdlPv@@Base+0x1450>
   256b0:	ldr	r4, [sp, #76]	; 0x4c
   256b4:	b	25654 <fputs@plt+0x1bf54>
   256b8:	b	25674 <fputs@plt+0x1bf74>
   256bc:	mov	r0, r9
   256c0:	bl	4a908 <_ZdlPv@@Base+0x18b8>
   256c4:	subs	r4, r0, #0
   256c8:	bne	24ff8 <fputs@plt+0x1b8f8>
   256cc:	mov	r1, r9
   256d0:	add	r0, sp, #120	; 0x78
   256d4:	bl	440a0 <fputs@plt+0x3a9a0>
   256d8:	movw	r3, #18728	; 0x4928
   256dc:	add	r2, sp, #120	; 0x78
   256e0:	movt	r3, #7
   256e4:	movw	r1, #59756	; 0xe96c
   256e8:	str	r3, [sp]
   256ec:	movt	r1, #4
   256f0:	mov	r0, #2
   256f4:	bl	1c8f4 <fputs@plt+0x131f4>
   256f8:	movw	r3, #20016	; 0x4e30
   256fc:	movt	r3, #7
   25700:	ldr	r4, [r3]
   25704:	b	25664 <fputs@plt+0x1bf64>
   25708:	mov	r0, r9
   2570c:	bl	1a170 <fputs@plt+0x10a70>
   25710:	bl	9460 <__cxa_end_cleanup@plt>
   25714:	b	25524 <fputs@plt+0x1be24>
   25718:	ldr	r0, [sp, #124]	; 0x7c
   2571c:	cmp	r0, #0
   25720:	beq	25520 <fputs@plt+0x1be20>
   25724:	ldr	r3, [r0]
   25728:	ldr	r3, [r3, #4]
   2572c:	blx	r3
   25730:	b	25520 <fputs@plt+0x1be20>
   25734:	b	25524 <fputs@plt+0x1be24>
   25738:	mov	r0, r9
   2573c:	bl	1a170 <fputs@plt+0x10a70>
   25740:	ldr	r0, [sp, #100]	; 0x64
   25744:	cmp	r0, #0
   25748:	beq	25520 <fputs@plt+0x1be20>
   2574c:	ldr	r3, [r0]
   25750:	ldr	r3, [r3, #4]
   25754:	blx	r3
   25758:	b	25520 <fputs@plt+0x1be20>
   2575c:	b	25740 <fputs@plt+0x1c040>
   25760:	movw	r2, #18728	; 0x4928
   25764:	movt	r2, #7
   25768:	movw	r1, #59288	; 0xe798
   2576c:	str	fp, [sp]
   25770:	mov	r3, r2
   25774:	movt	r1, #4
   25778:	mov	r0, #2
   2577c:	bl	1c8f4 <fputs@plt+0x131f4>
   25780:	movw	r3, #15144	; 0x3b28
   25784:	movt	r3, #7
   25788:	ldr	r1, [sp, #24]
   2578c:	mov	r2, #1
   25790:	ldr	r3, [r3]
   25794:	str	r2, [sp, #20]
   25798:	str	r3, [r1, #4]
   2579c:	b	253e0 <fputs@plt+0x1bce0>
   257a0:	ldr	r3, [sp, #20]
   257a4:	cmp	r3, #2
   257a8:	orrne	r7, r7, #1
   257ac:	tst	r7, #1
   257b0:	bne	25a90 <fputs@plt+0x1c390>
   257b4:	mov	r1, #2
   257b8:	str	r1, [sp, #20]
   257bc:	b	253e0 <fputs@plt+0x1bce0>
   257c0:	ldr	r0, [sp, #124]	; 0x7c
   257c4:	cmp	r0, #0
   257c8:	beq	25520 <fputs@plt+0x1be20>
   257cc:	ldr	r3, [r0]
   257d0:	ldr	r3, [r3, #4]
   257d4:	blx	r3
   257d8:	b	25520 <fputs@plt+0x1be20>
   257dc:	movw	r2, #18728	; 0x4928
   257e0:	movt	r2, #7
   257e4:	movw	r1, #59232	; 0xe760
   257e8:	str	fp, [sp]
   257ec:	mov	r3, r2
   257f0:	movt	r1, #4
   257f4:	mov	r0, #2
   257f8:	bl	1c8f4 <fputs@plt+0x131f4>
   257fc:	b	243d4 <fputs@plt+0x1acd4>
   25800:	ldr	r2, [sp, #20]
   25804:	cmp	r2, #1
   25808:	orrne	r7, r7, #1
   2580c:	tst	r7, #1
   25810:	beq	25498 <fputs@plt+0x1bd98>
   25814:	movw	r2, #18728	; 0x4928
   25818:	movt	r2, #7
   2581c:	movw	r1, #59320	; 0xe7b8
   25820:	str	fp, [sp]
   25824:	mov	r3, r2
   25828:	movt	r1, #4
   2582c:	mov	r0, #2
   25830:	bl	1c8f4 <fputs@plt+0x131f4>
   25834:	b	25498 <fputs@plt+0x1bd98>
   25838:	cmp	r7, #0
   2583c:	beq	253e0 <fputs@plt+0x1bce0>
   25840:	movw	r2, #18728	; 0x4928
   25844:	movt	r2, #7
   25848:	movw	r1, #59388	; 0xe7fc
   2584c:	str	fp, [sp]
   25850:	mov	r3, r2
   25854:	movt	r1, #4
   25858:	mov	r0, #2
   2585c:	bl	1c8f4 <fputs@plt+0x131f4>
   25860:	b	253e0 <fputs@plt+0x1bce0>
   25864:	ldr	r2, [sp, #20]
   25868:	cmp	r2, #1
   2586c:	orrne	r7, r7, #1
   25870:	tst	r7, #1
   25874:	beq	25498 <fputs@plt+0x1bd98>
   25878:	movw	r2, #18728	; 0x4928
   2587c:	movt	r2, #7
   25880:	movw	r1, #59256	; 0xe778
   25884:	str	fp, [sp]
   25888:	mov	r3, r2
   2588c:	movt	r1, #4
   25890:	mov	r0, #2
   25894:	bl	1c8f4 <fputs@plt+0x131f4>
   25898:	b	25498 <fputs@plt+0x1bd98>
   2589c:	ldr	r0, [sp, #20]
   258a0:	bl	49050 <_ZdlPv@@Base>
   258a4:	ldr	r0, [sp, #124]	; 0x7c
   258a8:	cmp	r0, #0
   258ac:	beq	25520 <fputs@plt+0x1be20>
   258b0:	ldr	r3, [r0]
   258b4:	ldr	r3, [r3, #4]
   258b8:	blx	r3
   258bc:	b	25520 <fputs@plt+0x1be20>
   258c0:	b	258a4 <fputs@plt+0x1c1a4>
   258c4:	mov	r0, r7
   258c8:	bl	49050 <_ZdlPv@@Base>
   258cc:	bl	9460 <__cxa_end_cleanup@plt>
   258d0:	b	258c4 <fputs@plt+0x1c1c4>
   258d4:	b	25524 <fputs@plt+0x1be24>
   258d8:	bl	4a908 <_ZdlPv@@Base+0x18b8>
   258dc:	subs	r4, r0, #0
   258e0:	beq	25974 <fputs@plt+0x1c274>
   258e4:	bl	4b440 <_ZdlPv@@Base+0x23f0>
   258e8:	cmp	r0, #0
   258ec:	addne	r4, r0, #1
   258f0:	mov	r0, r4
   258f4:	bl	4af0c <_ZdlPv@@Base+0x1ebc>
   258f8:	subs	r8, r0, #0
   258fc:	beq	25924 <fputs@plt+0x1c224>
   25900:	mov	r1, r8
   25904:	add	r0, sp, #120	; 0x78
   25908:	mov	r2, #0
   2590c:	bl	4a4a0 <_ZdlPv@@Base+0x1450>
   25910:	ldr	r3, [sp, #120]	; 0x78
   25914:	str	r3, [r6]
   25918:	b	24410 <fputs@plt+0x1ad10>
   2591c:	b	25524 <fputs@plt+0x1be24>
   25920:	b	25524 <fputs@plt+0x1be24>
   25924:	mov	r0, r4
   25928:	bl	94d8 <strlen@plt>
   2592c:	add	r0, r0, #2
   25930:	bl	958c <_Znaj@plt>
   25934:	mov	r3, #117	; 0x75
   25938:	mov	r1, r4
   2593c:	mov	r7, r0
   25940:	strb	r3, [r0], #1
   25944:	bl	9538 <strcpy@plt>
   25948:	mov	r2, r8
   2594c:	mov	r1, r7
   25950:	add	r0, sp, #120	; 0x78
   25954:	bl	4a4a0 <_ZdlPv@@Base+0x1450>
   25958:	ldr	r3, [sp, #120]	; 0x78
   2595c:	cmp	r7, #0
   25960:	str	r3, [r6]
   25964:	beq	24410 <fputs@plt+0x1ad10>
   25968:	mov	r0, r7
   2596c:	bl	961c <_ZdaPv@plt>
   25970:	b	24410 <fputs@plt+0x1ad10>
   25974:	mov	r1, r9
   25978:	mov	r2, r4
   2597c:	add	r0, sp, #120	; 0x78
   25980:	bl	4a4a0 <_ZdlPv@@Base+0x1450>
   25984:	ldr	r3, [sp, #120]	; 0x78
   25988:	str	r3, [r6]
   2598c:	b	24410 <fputs@plt+0x1ad10>
   25990:	b	25524 <fputs@plt+0x1be24>
   25994:	b	25524 <fputs@plt+0x1be24>
   25998:	b	25524 <fputs@plt+0x1be24>
   2599c:	mov	r0, #32
   259a0:	bl	49000 <_Znwj@@Base>
   259a4:	ldr	r1, [r6, #4]
   259a8:	mov	r4, r0
   259ac:	bl	3b488 <fputs@plt+0x31d88>
   259b0:	b	239bc <fputs@plt+0x1a2bc>
   259b4:	ldr	r0, [sp, #52]	; 0x34
   259b8:	bl	961c <_ZdaPv@plt>
   259bc:	b	25538 <fputs@plt+0x1be38>
   259c0:	mov	r0, #80	; 0x50
   259c4:	bl	49000 <_Znwj@@Base>
   259c8:	mov	r1, r7
   259cc:	mov	r2, #0
   259d0:	mov	r4, r0
   259d4:	bl	3f8ec <fputs@plt+0x361ec>
   259d8:	b	23b00 <fputs@plt+0x1a400>
   259dc:	b	258c4 <fputs@plt+0x1c1c4>
   259e0:	b	25524 <fputs@plt+0x1be24>
   259e4:	b	25508 <fputs@plt+0x1be08>
   259e8:	ldr	r0, [sp, #96]	; 0x60
   259ec:	bl	4a908 <_ZdlPv@@Base+0x18b8>
   259f0:	subs	r4, r0, #0
   259f4:	bne	251a0 <fputs@plt+0x1baa0>
   259f8:	add	r9, sp, #120	; 0x78
   259fc:	ldr	r1, [sp, #96]	; 0x60
   25a00:	mov	r0, r9
   25a04:	bl	440a0 <fputs@plt+0x3a9a0>
   25a08:	movw	r3, #18728	; 0x4928
   25a0c:	movw	r1, #59804	; 0xe99c
   25a10:	movt	r3, #7
   25a14:	mov	r2, r9
   25a18:	str	r3, [sp]
   25a1c:	mov	r0, #2
   25a20:	movt	r1, #4
   25a24:	bl	1c8f4 <fputs@plt+0x131f4>
   25a28:	movw	r3, #20016	; 0x4e30
   25a2c:	movt	r3, #7
   25a30:	ldr	r4, [r3]
   25a34:	b	25654 <fputs@plt+0x1bf54>
   25a38:	movw	r2, #18728	; 0x4928
   25a3c:	movt	r2, #7
   25a40:	str	fp, [sp]
   25a44:	movw	r1, #59536	; 0xe890
   25a48:	mov	r3, r2
   25a4c:	movt	r1, #4
   25a50:	mov	r0, #2
   25a54:	bl	1c8f4 <fputs@plt+0x131f4>
   25a58:	b	247bc <fputs@plt+0x1b0bc>
   25a5c:	mov	r1, r9
   25a60:	add	r0, sp, #120	; 0x78
   25a64:	bl	440ec <fputs@plt+0x3a9ec>
   25a68:	add	r2, sp, #120	; 0x78
   25a6c:	str	fp, [sp]
   25a70:	movw	r1, #59572	; 0xe8b4
   25a74:	movw	r3, #18728	; 0x4928
   25a78:	movt	r1, #4
   25a7c:	movt	r3, #7
   25a80:	mov	r0, #2
   25a84:	bl	1c8f4 <fputs@plt+0x131f4>
   25a88:	b	247bc <fputs@plt+0x1b0bc>
   25a8c:	b	258c4 <fputs@plt+0x1c1c4>
   25a90:	movw	r2, #18728	; 0x4928
   25a94:	movt	r2, #7
   25a98:	movw	r1, #59356	; 0xe7dc
   25a9c:	str	fp, [sp]
   25aa0:	mov	r3, r2
   25aa4:	movt	r1, #4
   25aa8:	mov	r0, #2
   25aac:	bl	1c8f4 <fputs@plt+0x131f4>
   25ab0:	b	257b4 <fputs@plt+0x1c0b4>
   25ab4:	mov	r0, r7
   25ab8:	bl	49050 <_ZdlPv@@Base>
   25abc:	b	25708 <fputs@plt+0x1c008>
   25ac0:	b	25524 <fputs@plt+0x1be24>
   25ac4:	b	25524 <fputs@plt+0x1be24>
   25ac8:	bl	408ac <fputs@plt+0x371ac>
   25acc:	mov	r0, #36	; 0x24
   25ad0:	bl	49000 <_Znwj@@Base>
   25ad4:	mov	r2, r8
   25ad8:	ldr	r1, [sp, #120]	; 0x78
   25adc:	mov	r3, #0
   25ae0:	mov	r4, r0
   25ae4:	bl	3b27c <fputs@plt+0x31b7c>
   25ae8:	b	239bc <fputs@plt+0x1a2bc>
   25aec:	mov	r3, #15
   25af0:	str	r3, [r6, #20]
   25af4:	b	235b0 <fputs@plt+0x19eb0>
   25af8:	ldr	r0, [sp, #124]	; 0x7c
   25afc:	cmp	r0, #0
   25b00:	beq	25520 <fputs@plt+0x1be20>
   25b04:	ldr	r3, [r0]
   25b08:	ldr	r3, [r3, #4]
   25b0c:	blx	r3
   25b10:	b	25520 <fputs@plt+0x1be20>
   25b14:	b	25524 <fputs@plt+0x1be24>
   25b18:	mov	r0, r7
   25b1c:	bl	49050 <_ZdlPv@@Base>
   25b20:	b	25738 <fputs@plt+0x1c038>
   25b24:	b	25524 <fputs@plt+0x1be24>
   25b28:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   25b2c:	movw	r1, #3232	; 0xca0
   25b30:	sub	sp, sp, #52	; 0x34
   25b34:	movt	r1, #7
   25b38:	mov	r0, #36	; 0x24
   25b3c:	mov	r3, #0
   25b40:	str	r1, [sp, #12]
   25b44:	mov	r2, #4
   25b48:	ldr	r1, [r1]
   25b4c:	str	r3, [sp, #20]
   25b50:	str	r3, [sp, #24]
   25b54:	str	r1, [sp, #44]	; 0x2c
   25b58:	str	r2, [sp, #40]	; 0x28
   25b5c:	bl	49000 <_Znwj@@Base>
   25b60:	mov	r7, r0
   25b64:	bl	3b644 <fputs@plt+0x31f44>
   25b68:	movw	r4, #3632	; 0xe30
   25b6c:	movt	r4, #7
   25b70:	add	r0, sp, #20
   25b74:	ldr	r8, [r4, #16]
   25b78:	bl	2304c <fputs@plt+0x1994c>
   25b7c:	ldr	fp, [pc, #440]	; 25d3c <fputs@plt+0x1c63c>
   25b80:	movw	r6, #3424	; 0xd60
   25b84:	movt	r6, #7
   25b88:	mov	r5, r4
   25b8c:	ldr	r0, [pc, #428]	; 25d40 <fputs@plt+0x1c640>
   25b90:	bl	2304c <fputs@plt+0x1994c>
   25b94:	ldr	r9, [r4, #164]	; 0xa4
   25b98:	bic	r3, r9, #16
   25b9c:	cmp	r3, #13
   25ba0:	beq	25c74 <fputs@plt+0x1c574>
   25ba4:	ldr	r0, [pc, #404]	; 25d40 <fputs@plt+0x1c640>
   25ba8:	add	r1, sp, #20
   25bac:	bl	1af10 <fputs@plt+0x11810>
   25bb0:	cmp	r0, #0
   25bb4:	beq	25bd0 <fputs@plt+0x1c4d0>
   25bb8:	ldr	r3, [r5, #504]	; 0x1f8
   25bbc:	cmp	r3, #0
   25bc0:	bne	25cb8 <fputs@plt+0x1c5b8>
   25bc4:	ldr	r3, [r5, #16]
   25bc8:	cmp	r8, r3
   25bcc:	beq	25cb8 <fputs@plt+0x1c5b8>
   25bd0:	cmp	r9, #24
   25bd4:	beq	25cf0 <fputs@plt+0x1c5f0>
   25bd8:	cmp	r9, #23
   25bdc:	beq	25c10 <fputs@plt+0x1c510>
   25be0:	ldr	r0, [pc, #344]	; 25d40 <fputs@plt+0x1c640>
   25be4:	mov	r1, #1
   25be8:	bl	22478 <fputs@plt+0x18d78>
   25bec:	subs	r1, r0, #0
   25bf0:	beq	25b8c <fputs@plt+0x1c48c>
   25bf4:	ldr	r0, [r6]
   25bf8:	bl	10cf8 <fputs@plt+0x75f8>
   25bfc:	subs	r1, r0, #0
   25c00:	beq	25b8c <fputs@plt+0x1c48c>
   25c04:	mov	r0, r7
   25c08:	bl	3b710 <fputs@plt+0x32010>
   25c0c:	b	25b8c <fputs@plt+0x1c48c>
   25c10:	ldr	r0, [r6]
   25c14:	bl	3e104 <fputs@plt+0x34a04>
   25c18:	mov	sl, r0
   25c1c:	ldr	r0, [r6]
   25c20:	bl	10fe0 <fputs@plt+0x78e0>
   25c24:	mov	r9, r0
   25c28:	mov	r0, #40	; 0x28
   25c2c:	bl	49000 <_Znwj@@Base>
   25c30:	mov	r3, r0
   25c34:	mov	r2, #0
   25c38:	mov	r0, r7
   25c3c:	str	fp, [r3]
   25c40:	str	sl, [r3, #28]
   25c44:	mov	r1, r3
   25c48:	str	r9, [r3, #36]	; 0x24
   25c4c:	str	r2, [r3, #4]
   25c50:	str	r2, [r3, #8]
   25c54:	str	r2, [r3, #12]
   25c58:	str	r2, [r3, #16]
   25c5c:	str	r2, [r3, #20]
   25c60:	str	r2, [r3, #24]
   25c64:	strb	r2, [r3, #32]
   25c68:	strb	r2, [r3, #33]	; 0x21
   25c6c:	bl	3b710 <fputs@plt+0x32010>
   25c70:	b	25b8c <fputs@plt+0x1c48c>
   25c74:	movw	r3, #45408	; 0xb160
   25c78:	movt	r3, #6
   25c7c:	ldr	r3, [r3, #4]
   25c80:	tst	r3, #8
   25c84:	beq	25ca8 <fputs@plt+0x1c5a8>
   25c88:	movw	r2, #18728	; 0x4928
   25c8c:	movt	r2, #7
   25c90:	movw	r1, #59124	; 0xe6f4
   25c94:	str	r2, [sp]
   25c98:	movt	r1, #4
   25c9c:	mov	r3, r2
   25ca0:	mov	r0, #0
   25ca4:	bl	1c8f4 <fputs@plt+0x131f4>
   25ca8:	movw	r0, #51700	; 0xc9f4
   25cac:	movt	r0, #4
   25cb0:	bl	1c11c <fputs@plt+0x12a1c>
   25cb4:	bl	1d270 <fputs@plt+0x13b70>
   25cb8:	ldr	r0, [sp, #24]
   25cbc:	cmp	r0, #0
   25cc0:	beq	25cd0 <fputs@plt+0x1c5d0>
   25cc4:	ldr	r3, [r0]
   25cc8:	ldr	r3, [r3, #4]
   25ccc:	blx	r3
   25cd0:	ldr	r1, [sp, #12]
   25cd4:	mov	r0, r7
   25cd8:	ldr	r2, [sp, #44]	; 0x2c
   25cdc:	ldr	r3, [r1]
   25ce0:	cmp	r2, r3
   25ce4:	bne	25d2c <fputs@plt+0x1c62c>
   25ce8:	add	sp, sp, #52	; 0x34
   25cec:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   25cf0:	ldr	r0, [r4, #148]	; 0x94
   25cf4:	ldr	r3, [r0]
   25cf8:	ldr	r3, [r3, #8]
   25cfc:	blx	r3
   25d00:	mov	r1, r0
   25d04:	mov	r0, r7
   25d08:	bl	3b710 <fputs@plt+0x32010>
   25d0c:	b	25b8c <fputs@plt+0x1c48c>
   25d10:	ldr	r0, [sp, #24]
   25d14:	cmp	r0, #0
   25d18:	beq	25d28 <fputs@plt+0x1c628>
   25d1c:	ldr	r3, [r0]
   25d20:	ldr	r3, [r3, #4]
   25d24:	blx	r3
   25d28:	bl	9460 <__cxa_end_cleanup@plt>
   25d2c:	bl	95d4 <__stack_chk_fail@plt>
   25d30:	mov	r0, r7
   25d34:	bl	49050 <_ZdlPv@@Base>
   25d38:	b	25d10 <fputs@plt+0x1c610>
   25d3c:	muleq	r5, r8, r2
   25d40:	andeq	r0, r7, r0, asr #29
   25d44:	push	{r4, lr}
   25d48:	mov	r4, r0
   25d4c:	ldr	r3, [r0, #20]
   25d50:	cmp	r3, #19
   25d54:	popne	{r4, pc}
   25d58:	mov	r0, r4
   25d5c:	bl	2304c <fputs@plt+0x1994c>
   25d60:	ldr	r3, [r4, #20]
   25d64:	cmp	r3, #19
   25d68:	beq	25d58 <fputs@plt+0x1c658>
   25d6c:	pop	{r4, pc}
   25d70:	push	{r4, lr}
   25d74:	movw	r4, #3632	; 0xe30
   25d78:	movt	r4, #7
   25d7c:	ldr	r0, [r4, #164]	; 0xa4
   25d80:	cmp	r0, #19
   25d84:	bne	25d9c <fputs@plt+0x1c69c>
   25d88:	ldr	r0, [pc, #24]	; 25da8 <fputs@plt+0x1c6a8>
   25d8c:	bl	2304c <fputs@plt+0x1994c>
   25d90:	ldr	r0, [r4, #164]	; 0xa4
   25d94:	cmp	r0, #19
   25d98:	beq	25d88 <fputs@plt+0x1c688>
   25d9c:	subs	r0, r0, #13
   25da0:	movne	r0, #1
   25da4:	pop	{r4, pc}
   25da8:	andeq	r0, r7, r0, asr #29
   25dac:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   25db0:	movw	r1, #3232	; 0xca0
   25db4:	sub	sp, sp, #84	; 0x54
   25db8:	movt	r1, #7
   25dbc:	add	r0, sp, #36	; 0x24
   25dc0:	mov	r3, #0
   25dc4:	str	r1, [sp, #12]
   25dc8:	mov	r2, #4
   25dcc:	ldr	r1, [r1]
   25dd0:	str	r3, [sp, #36]	; 0x24
   25dd4:	str	r3, [sp, #40]	; 0x28
   25dd8:	str	r1, [sp, #76]	; 0x4c
   25ddc:	str	r2, [sp, #56]	; 0x38
   25de0:	bl	2304c <fputs@plt+0x1994c>
   25de4:	ldr	r3, [sp, #56]	; 0x38
   25de8:	cmp	r3, #29
   25dec:	beq	25fc4 <fputs@plt+0x1c8c4>
   25df0:	cmp	r3, #13
   25df4:	beq	25fe8 <fputs@plt+0x1c8e8>
   25df8:	movw	r7, #3632	; 0xe30
   25dfc:	movt	r7, #7
   25e00:	add	sl, sp, #60	; 0x3c
   25e04:	mov	r5, #0
   25e08:	ldr	r2, [r7, #16]
   25e0c:	mov	r6, #16
   25e10:	mov	r4, sl
   25e14:	mov	fp, r7
   25e18:	str	r2, [sp, #8]
   25e1c:	ldr	r0, [pc, #580]	; 26068 <fputs@plt+0x1c968>
   25e20:	bl	2304c <fputs@plt+0x1994c>
   25e24:	ldr	r0, [pc, #572]	; 26068 <fputs@plt+0x1c968>
   25e28:	add	r1, sp, #36	; 0x24
   25e2c:	bl	1af10 <fputs@plt+0x11810>
   25e30:	cmp	r0, #0
   25e34:	beq	25e54 <fputs@plt+0x1c754>
   25e38:	ldr	r3, [fp, #504]	; 0x1f8
   25e3c:	cmp	r3, #0
   25e40:	bne	25f90 <fputs@plt+0x1c890>
   25e44:	ldr	r3, [fp, #16]
   25e48:	ldr	r1, [sp, #8]
   25e4c:	cmp	r1, r3
   25e50:	beq	25f90 <fputs@plt+0x1c890>
   25e54:	ldr	r2, [r7, #164]	; 0xa4
   25e58:	add	r1, r4, r5
   25e5c:	ldrb	r3, [r7, #152]	; 0x98
   25e60:	cmp	r2, #2
   25e64:	bne	25ef8 <fputs@plt+0x1c7f8>
   25e68:	cmp	r3, #0
   25e6c:	strb	r3, [r4, r5]
   25e70:	beq	25f00 <fputs@plt+0x1c800>
   25e74:	add	r5, r5, #1
   25e78:	cmp	r6, r5
   25e7c:	bgt	25e1c <fputs@plt+0x1c71c>
   25e80:	cmp	r4, sl
   25e84:	beq	25ed4 <fputs@plt+0x1c7d4>
   25e88:	lsl	r8, r6, #1
   25e8c:	mov	r0, r8
   25e90:	bl	958c <_Znaj@plt>
   25e94:	mov	r1, r4
   25e98:	mov	r2, r6
   25e9c:	mov	r9, r0
   25ea0:	bl	94f0 <memcpy@plt>
   25ea4:	cmp	r4, #0
   25ea8:	beq	25ec8 <fputs@plt+0x1c7c8>
   25eac:	mov	r0, r4
   25eb0:	mov	r6, r8
   25eb4:	bl	961c <_ZdaPv@plt>
   25eb8:	ldr	r0, [pc, #424]	; 26068 <fputs@plt+0x1c968>
   25ebc:	mov	r4, r9
   25ec0:	bl	2304c <fputs@plt+0x1994c>
   25ec4:	b	25e24 <fputs@plt+0x1c724>
   25ec8:	mov	r6, r8
   25ecc:	mov	r4, r9
   25ed0:	b	25e1c <fputs@plt+0x1c71c>
   25ed4:	mov	r0, #32
   25ed8:	bl	958c <_Znaj@plt>
   25edc:	mov	r2, r6
   25ee0:	mov	r6, #32
   25ee4:	mov	r1, sl
   25ee8:	mov	r3, r6
   25eec:	mov	r4, r0
   25ef0:	bl	94b4 <__memcpy_chk@plt>
   25ef4:	b	25e1c <fputs@plt+0x1c71c>
   25ef8:	mov	r3, #0
   25efc:	strb	r3, [r1]
   25f00:	ldr	r0, [pc, #352]	; 26068 <fputs@plt+0x1c968>
   25f04:	bl	1afb0 <fputs@plt+0x118b0>
   25f08:	mov	r1, r0
   25f0c:	add	r0, sp, #16
   25f10:	bl	440a0 <fputs@plt+0x3a9a0>
   25f14:	movw	r3, #18728	; 0x4928
   25f18:	movw	r1, #60000	; 0xea60
   25f1c:	movt	r3, #7
   25f20:	add	r2, sp, #16
   25f24:	str	r3, [sp]
   25f28:	mov	r0, #2
   25f2c:	movt	r1, #4
   25f30:	bl	1c8f4 <fputs@plt+0x131f4>
   25f34:	cmp	r4, sl
   25f38:	beq	25f4c <fputs@plt+0x1c84c>
   25f3c:	cmp	r4, #0
   25f40:	beq	25f4c <fputs@plt+0x1c84c>
   25f44:	mov	r0, r4
   25f48:	bl	961c <_ZdaPv@plt>
   25f4c:	movw	r3, #20012	; 0x4e2c
   25f50:	movt	r3, #7
   25f54:	ldr	r4, [r3]
   25f58:	ldr	r0, [sp, #40]	; 0x28
   25f5c:	cmp	r0, #0
   25f60:	beq	25f70 <fputs@plt+0x1c870>
   25f64:	ldr	r2, [r0]
   25f68:	ldr	r3, [r2, #4]
   25f6c:	blx	r3
   25f70:	ldr	r1, [sp, #12]
   25f74:	mov	r0, r4
   25f78:	ldr	r2, [sp, #76]	; 0x4c
   25f7c:	ldr	r3, [r1]
   25f80:	cmp	r2, r3
   25f84:	bne	26048 <fputs@plt+0x1c948>
   25f88:	add	sp, sp, #84	; 0x54
   25f8c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   25f90:	cmp	r4, sl
   25f94:	mov	r2, #0
   25f98:	strb	r2, [r4, r5]
   25f9c:	beq	2600c <fputs@plt+0x1c90c>
   25fa0:	add	r0, sp, #16
   25fa4:	mov	r1, r4
   25fa8:	bl	4a4a0 <_ZdlPv@@Base+0x1450>
   25fac:	cmp	r4, #0
   25fb0:	beq	25fbc <fputs@plt+0x1c8bc>
   25fb4:	mov	r0, r4
   25fb8:	bl	961c <_ZdaPv@plt>
   25fbc:	ldr	r4, [sp, #16]
   25fc0:	b	25f58 <fputs@plt+0x1c858>
   25fc4:	movw	r2, #18728	; 0x4928
   25fc8:	movt	r2, #7
   25fcc:	movw	r1, #59924	; 0xea14
   25fd0:	str	r2, [sp]
   25fd4:	movt	r1, #4
   25fd8:	mov	r3, r2
   25fdc:	mov	r0, #2
   25fe0:	bl	1c8f4 <fputs@plt+0x131f4>
   25fe4:	b	25f4c <fputs@plt+0x1c84c>
   25fe8:	movw	r2, #18728	; 0x4928
   25fec:	movt	r2, #7
   25ff0:	movw	r1, #59964	; 0xea3c
   25ff4:	str	r2, [sp]
   25ff8:	movt	r1, #4
   25ffc:	mov	r3, r2
   26000:	mov	r0, #2
   26004:	bl	1c8f4 <fputs@plt+0x131f4>
   26008:	b	25f4c <fputs@plt+0x1c84c>
   2600c:	cmp	r5, #0
   26010:	bne	26038 <fputs@plt+0x1c938>
   26014:	movw	r2, #18728	; 0x4928
   26018:	movt	r2, #7
   2601c:	movw	r1, #60028	; 0xea7c
   26020:	str	r2, [sp]
   26024:	movt	r1, #4
   26028:	mov	r3, r2
   2602c:	mov	r0, #2
   26030:	bl	1c8f4 <fputs@plt+0x131f4>
   26034:	b	25f4c <fputs@plt+0x1c84c>
   26038:	mov	r1, r4
   2603c:	add	r0, sp, #16
   26040:	bl	4a4a0 <_ZdlPv@@Base+0x1450>
   26044:	b	25fbc <fputs@plt+0x1c8bc>
   26048:	bl	95d4 <__stack_chk_fail@plt>
   2604c:	ldr	r0, [sp, #40]	; 0x28
   26050:	cmp	r0, #0
   26054:	beq	26064 <fputs@plt+0x1c964>
   26058:	ldr	r3, [r0]
   2605c:	ldr	r3, [r3, #4]
   26060:	blx	r3
   26064:	bl	9460 <__cxa_end_cleanup@plt>
   26068:	andeq	r0, r7, r0, asr #29
   2606c:	push	{r4, r5, r6, r7, lr}
   26070:	movw	r4, #3632	; 0xe30
   26074:	movt	r4, #7
   26078:	movw	r5, #3232	; 0xca0
   2607c:	movt	r5, #7
   26080:	sub	sp, sp, #36	; 0x24
   26084:	ldr	r3, [r4, #164]	; 0xa4
   26088:	mov	r6, r0
   2608c:	ldr	r2, [r5]
   26090:	bic	r1, r3, #16
   26094:	cmp	r1, #13
   26098:	str	r2, [sp, #28]
   2609c:	beq	26104 <fputs@plt+0x1ca04>
   260a0:	cmp	r3, #18
   260a4:	beq	26144 <fputs@plt+0x1ca44>
   260a8:	cmp	r3, #25
   260ac:	beq	26144 <fputs@plt+0x1ca44>
   260b0:	cmp	r6, #0
   260b4:	bne	261ac <fputs@plt+0x1caac>
   260b8:	add	r0, r4, #144	; 0x90
   260bc:	bl	1afb0 <fputs@plt+0x118b0>
   260c0:	mov	r1, r0
   260c4:	add	r0, sp, #8
   260c8:	bl	440a0 <fputs@plt+0x3a9a0>
   260cc:	movw	r3, #18728	; 0x4928
   260d0:	movw	r1, #60092	; 0xeabc
   260d4:	movt	r3, #7
   260d8:	add	r2, sp, #8
   260dc:	str	r3, [sp]
   260e0:	movt	r1, #4
   260e4:	mov	r0, #2
   260e8:	bl	1c8f4 <fputs@plt+0x131f4>
   260ec:	ldr	r2, [sp, #28]
   260f0:	ldr	r3, [r5]
   260f4:	cmp	r2, r3
   260f8:	bne	261e4 <fputs@plt+0x1cae4>
   260fc:	add	sp, sp, #36	; 0x24
   26100:	pop	{r4, r5, r6, r7, pc}
   26104:	cmp	r6, #0
   26108:	beq	260ec <fputs@plt+0x1c9ec>
   2610c:	movw	r3, #45408	; 0xb160
   26110:	movt	r3, #6
   26114:	ldr	r3, [r3, #4]
   26118:	tst	r3, #8192	; 0x2000
   2611c:	beq	260ec <fputs@plt+0x1c9ec>
   26120:	movw	r2, #18728	; 0x4928
   26124:	movt	r2, #7
   26128:	movw	r1, #60052	; 0xea94
   2612c:	str	r2, [sp]
   26130:	movt	r1, #4
   26134:	mov	r3, r2
   26138:	mov	r0, #0
   2613c:	bl	1c8f4 <fputs@plt+0x131f4>
   26140:	b	260ec <fputs@plt+0x1c9ec>
   26144:	ldr	r0, [pc, #156]	; 261e8 <fputs@plt+0x1cae8>
   26148:	bl	1afb0 <fputs@plt+0x118b0>
   2614c:	mov	r7, r0
   26150:	ldr	r0, [pc, #144]	; 261e8 <fputs@plt+0x1cae8>
   26154:	bl	2304c <fputs@plt+0x1994c>
   26158:	ldr	r3, [r4, #164]	; 0xa4
   2615c:	sub	r2, r3, #18
   26160:	cmp	r2, #1
   26164:	bls	26150 <fputs@plt+0x1ca50>
   26168:	cmp	r3, #25
   2616c:	beq	26150 <fputs@plt+0x1ca50>
   26170:	bic	r3, r3, #16
   26174:	cmp	r3, #13
   26178:	beq	26104 <fputs@plt+0x1ca04>
   2617c:	mov	r1, r7
   26180:	add	r0, sp, #8
   26184:	bl	440a0 <fputs@plt+0x3a9a0>
   26188:	movw	r3, #18728	; 0x4928
   2618c:	add	r2, sp, #8
   26190:	movt	r3, #7
   26194:	movw	r1, #60136	; 0xeae8
   26198:	str	r3, [sp]
   2619c:	movt	r1, #4
   261a0:	mov	r0, #2
   261a4:	bl	1c8f4 <fputs@plt+0x131f4>
   261a8:	b	260ec <fputs@plt+0x1c9ec>
   261ac:	add	r0, r4, #144	; 0x90
   261b0:	bl	1afb0 <fputs@plt+0x118b0>
   261b4:	mov	r1, r0
   261b8:	add	r0, sp, #8
   261bc:	bl	440a0 <fputs@plt+0x3a9a0>
   261c0:	movw	r3, #18728	; 0x4928
   261c4:	add	r2, sp, #8
   261c8:	movt	r3, #7
   261cc:	movw	r1, #60068	; 0xeaa4
   261d0:	str	r3, [sp]
   261d4:	movt	r1, #4
   261d8:	mov	r0, #2
   261dc:	bl	1c8f4 <fputs@plt+0x131f4>
   261e0:	b	260ec <fputs@plt+0x1c9ec>
   261e4:	bl	95d4 <__stack_chk_fail@plt>
   261e8:	andeq	r0, r7, r0, asr #29
   261ec:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   261f0:	sub	sp, sp, #44	; 0x2c
   261f4:	movw	r3, #3232	; 0xca0
   261f8:	movt	r3, #7
   261fc:	str	r3, [sp, #8]
   26200:	movw	r4, #3632	; 0xe30
   26204:	str	r0, [sp, #12]
   26208:	movt	r4, #7
   2620c:	ldr	r0, [sp, #8]
   26210:	mov	r8, r1
   26214:	ldr	r3, [r4, #164]	; 0xa4
   26218:	ldr	r2, [r0]
   2621c:	cmp	r3, #19
   26220:	str	r2, [sp, #36]	; 0x24
   26224:	bne	2623c <fputs@plt+0x1cb3c>
   26228:	ldr	r0, [pc, #392]	; 263b8 <fputs@plt+0x1ccb8>
   2622c:	bl	2304c <fputs@plt+0x1994c>
   26230:	ldr	r3, [r4, #164]	; 0xa4
   26234:	cmp	r3, #19
   26238:	beq	26228 <fputs@plt+0x1cb28>
   2623c:	add	r9, sp, #20
   26240:	mov	r5, #1
   26244:	mov	r2, #0
   26248:	mov	r7, #16
   2624c:	mov	fp, r9
   26250:	cmp	r3, #2
   26254:	add	r1, fp, r2
   26258:	ldrb	r3, [r4, #152]	; 0x98
   2625c:	beq	262d4 <fputs@plt+0x1cbd4>
   26260:	mov	r3, #0
   26264:	strb	r3, [r1]
   26268:	cmp	r2, #0
   2626c:	beq	26360 <fputs@plt+0x1cc60>
   26270:	cmp	r8, #0
   26274:	beq	26288 <fputs@plt+0x1cb88>
   26278:	cmp	r8, r3
   2627c:	moveq	r3, #0
   26280:	strbeq	r3, [r1, #1]
   26284:	beq	2628c <fputs@plt+0x1cb8c>
   26288:	bl	1d080 <fputs@plt+0x13980>
   2628c:	cmp	fp, r9
   26290:	beq	2639c <fputs@plt+0x1cc9c>
   26294:	add	r0, sp, #16
   26298:	mov	r1, fp
   2629c:	mov	r2, #0
   262a0:	bl	4a4a0 <_ZdlPv@@Base+0x1450>
   262a4:	cmp	fp, #0
   262a8:	beq	262b4 <fputs@plt+0x1cbb4>
   262ac:	mov	r0, fp
   262b0:	bl	961c <_ZdaPv@plt>
   262b4:	ldr	r0, [sp, #16]
   262b8:	ldr	r1, [sp, #8]
   262bc:	ldr	r2, [sp, #36]	; 0x24
   262c0:	ldr	r3, [r1]
   262c4:	cmp	r2, r3
   262c8:	bne	263b4 <fputs@plt+0x1ccb4>
   262cc:	add	sp, sp, #44	; 0x2c
   262d0:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   262d4:	cmp	r3, #0
   262d8:	strb	r3, [fp, r2]
   262dc:	beq	26268 <fputs@plt+0x1cb68>
   262e0:	cmp	r3, r8
   262e4:	beq	26354 <fputs@plt+0x1cc54>
   262e8:	ldr	r0, [pc, #200]	; 263b8 <fputs@plt+0x1ccb8>
   262ec:	add	r6, r5, #1
   262f0:	bl	2304c <fputs@plt+0x1994c>
   262f4:	cmp	r7, r6
   262f8:	bgt	26338 <fputs@plt+0x1cc38>
   262fc:	cmp	fp, r9
   26300:	beq	26378 <fputs@plt+0x1cc78>
   26304:	lsl	sl, r7, #1
   26308:	mov	r0, sl
   2630c:	bl	958c <_Znaj@plt>
   26310:	mov	r1, fp
   26314:	mov	r2, r7
   26318:	str	r0, [sp, #4]
   2631c:	bl	94f0 <memcpy@plt>
   26320:	cmp	fp, #0
   26324:	beq	26348 <fputs@plt+0x1cc48>
   26328:	mov	r0, fp
   2632c:	mov	r7, sl
   26330:	bl	961c <_ZdaPv@plt>
   26334:	ldr	fp, [sp, #4]
   26338:	mov	r2, r5
   2633c:	ldr	r3, [r4, #164]	; 0xa4
   26340:	mov	r5, r6
   26344:	b	26250 <fputs@plt+0x1cb50>
   26348:	mov	r7, sl
   2634c:	ldr	fp, [sp, #4]
   26350:	b	26338 <fputs@plt+0x1cc38>
   26354:	cmp	r2, #0
   26358:	mov	r3, r8
   2635c:	bne	26270 <fputs@plt+0x1cb70>
   26360:	ldr	r0, [sp, #12]
   26364:	bl	2606c <fputs@plt+0x1c96c>
   26368:	movw	r3, #20012	; 0x4e2c
   2636c:	movt	r3, #7
   26370:	ldr	r0, [r3]
   26374:	b	262b8 <fputs@plt+0x1cbb8>
   26378:	mov	r0, #32
   2637c:	bl	958c <_Znaj@plt>
   26380:	mov	r2, r7
   26384:	mov	r3, #32
   26388:	mov	r1, r9
   2638c:	mov	r7, r3
   26390:	mov	fp, r0
   26394:	bl	94b4 <__memcpy_chk@plt>
   26398:	b	26338 <fputs@plt+0x1cc38>
   2639c:	mov	r1, fp
   263a0:	add	r0, sp, #16
   263a4:	mov	r2, #0
   263a8:	bl	4a4a0 <_ZdlPv@@Base+0x1450>
   263ac:	ldr	r0, [sp, #16]
   263b0:	b	262b8 <fputs@plt+0x1cbb8>
   263b4:	bl	95d4 <__stack_chk_fail@plt>
   263b8:	andeq	r0, r7, r0, asr #29
   263bc:	push	{r3, lr}
   263c0:	mov	r1, #0
   263c4:	bl	261ec <fputs@plt+0x1caec>
   263c8:	pop	{r3, pc}
   263cc:	push	{r4, r5, r6, lr}
   263d0:	movw	r5, #3232	; 0xca0
   263d4:	movt	r5, #7
   263d8:	sub	sp, sp, #48	; 0x30
   263dc:	mov	r0, #0
   263e0:	movw	r4, #3632	; 0xe30
   263e4:	ldr	r3, [r5]
   263e8:	mov	r1, r0
   263ec:	movt	r4, #7
   263f0:	str	r3, [sp, #44]	; 0x2c
   263f4:	bl	261ec <fputs@plt+0x1caec>
   263f8:	ldr	r3, [r4, #164]	; 0xa4
   263fc:	bic	r3, r3, #16
   26400:	cmp	r3, #13
   26404:	mov	r6, r0
   26408:	beq	26424 <fputs@plt+0x1cd24>
   2640c:	ldr	r0, [pc, #184]	; 264cc <fputs@plt+0x1cdcc>
   26410:	bl	2304c <fputs@plt+0x1994c>
   26414:	ldr	r3, [r4, #164]	; 0xa4
   26418:	bic	r3, r3, #16
   2641c:	cmp	r3, #13
   26420:	bne	2640c <fputs@plt+0x1cd0c>
   26424:	cmp	r6, #0
   26428:	beq	2647c <fputs@plt+0x1cd7c>
   2642c:	bl	96e8 <__errno_location@plt>
   26430:	mov	r3, #0
   26434:	mov	r1, r6
   26438:	mov	r2, r3
   2643c:	mov	r4, r0
   26440:	ldr	r0, [pc, #136]	; 264d0 <fputs@plt+0x1cdd0>
   26444:	str	r3, [r4]
   26448:	bl	49808 <_ZdlPv@@Base+0x7b8>
   2644c:	mov	r1, r6
   26450:	cmp	r0, #0
   26454:	beq	26484 <fputs@plt+0x1cd84>
   26458:	bl	1d9ac <fputs@plt+0x142ac>
   2645c:	ldr	r0, [pc, #104]	; 264cc <fputs@plt+0x1cdcc>
   26460:	bl	2304c <fputs@plt+0x1994c>
   26464:	ldr	r2, [sp, #44]	; 0x2c
   26468:	ldr	r3, [r5]
   2646c:	cmp	r2, r3
   26470:	bne	264c8 <fputs@plt+0x1cdc8>
   26474:	add	sp, sp, #48	; 0x30
   26478:	pop	{r4, r5, r6, pc}
   2647c:	bl	1ac74 <fputs@plt+0x11574>
   26480:	b	2645c <fputs@plt+0x1cd5c>
   26484:	add	r0, sp, #8
   26488:	bl	440a0 <fputs@plt+0x3a9a0>
   2648c:	ldr	r0, [r4]
   26490:	bl	9358 <strerror@plt>
   26494:	mov	r1, r0
   26498:	add	r0, sp, #24
   2649c:	bl	440a0 <fputs@plt+0x3a9a0>
   264a0:	add	r2, sp, #8
   264a4:	add	r3, sp, #24
   264a8:	movw	r0, #18728	; 0x4928
   264ac:	movw	r1, #60176	; 0xeb10
   264b0:	movt	r0, #7
   264b4:	movt	r1, #4
   264b8:	str	r0, [sp]
   264bc:	mov	r0, #2
   264c0:	bl	1c8f4 <fputs@plt+0x131f4>
   264c4:	b	2645c <fputs@plt+0x1cd5c>
   264c8:	bl	95d4 <__stack_chk_fail@plt>
   264cc:	andeq	r0, r7, r0, asr #29
   264d0:	andeq	r1, r7, r0, ror #17
   264d4:	push	{r4, r5, r6, r7, lr}
   264d8:	movw	r4, #3232	; 0xca0
   264dc:	movt	r4, #7
   264e0:	sub	sp, sp, #60	; 0x3c
   264e4:	mov	r6, r0
   264e8:	mov	r5, r1
   264ec:	ldr	r3, [r4]
   264f0:	add	r0, sp, #12
   264f4:	mov	r1, #102	; 0x66
   264f8:	str	r3, [sp, #52]	; 0x34
   264fc:	bl	41c80 <fputs@plt+0x38580>
   26500:	subs	r7, r0, #0
   26504:	beq	2655c <fputs@plt+0x1ce5c>
   26508:	ldr	r0, [sp, #12]
   2650c:	cmp	r0, #0
   26510:	blt	265f4 <fputs@plt+0x1cef4>
   26514:	cmp	r0, #65536	; 0x10000
   26518:	bgt	26534 <fputs@plt+0x1ce34>
   2651c:	ldr	r2, [sp, #52]	; 0x34
   26520:	ldr	r3, [r4]
   26524:	cmp	r2, r3
   26528:	bne	2663c <fputs@plt+0x1cf3c>
   2652c:	add	sp, sp, #60	; 0x3c
   26530:	pop	{r4, r5, r6, r7, pc}
   26534:	mov	r1, r5
   26538:	add	r0, sp, #32
   2653c:	bl	440a0 <fputs@plt+0x3a9a0>
   26540:	movw	r3, #45408	; 0xb160
   26544:	movt	r3, #6
   26548:	ldr	r3, [r3, #4]
   2654c:	tst	r3, #64	; 0x40
   26550:	bne	265cc <fputs@plt+0x1cecc>
   26554:	movw	r0, #65535	; 0xffff
   26558:	b	2651c <fputs@plt+0x1ce1c>
   2655c:	mov	r1, r5
   26560:	add	r0, sp, #16
   26564:	bl	440a0 <fputs@plt+0x3a9a0>
   26568:	mov	r1, r6
   2656c:	add	r0, sp, #32
   26570:	bl	440a0 <fputs@plt+0x3a9a0>
   26574:	movw	r3, #45408	; 0xb160
   26578:	movt	r3, #6
   2657c:	ldr	r3, [r3, #4]
   26580:	tst	r3, #524288	; 0x80000
   26584:	bne	26598 <fputs@plt+0x1ce98>
   26588:	ldr	r0, [pc, #176]	; 26640 <fputs@plt+0x1cf40>
   2658c:	bl	2304c <fputs@plt+0x1994c>
   26590:	mov	r0, #0
   26594:	b	2651c <fputs@plt+0x1ce1c>
   26598:	mov	r0, r7
   2659c:	add	r2, sp, #16
   265a0:	add	r3, sp, #32
   265a4:	movw	ip, #18728	; 0x4928
   265a8:	movw	r1, #60196	; 0xeb24
   265ac:	movt	ip, #7
   265b0:	movt	r1, #4
   265b4:	str	ip, [sp]
   265b8:	bl	1c8f4 <fputs@plt+0x131f4>
   265bc:	ldr	r0, [pc, #124]	; 26640 <fputs@plt+0x1cf40>
   265c0:	bl	2304c <fputs@plt+0x1994c>
   265c4:	mov	r0, #0
   265c8:	b	2651c <fputs@plt+0x1ce1c>
   265cc:	mov	r0, #0
   265d0:	movw	r3, #18728	; 0x4928
   265d4:	add	r2, sp, #32
   265d8:	movt	r3, #7
   265dc:	movw	r1, #60260	; 0xeb64
   265e0:	str	r3, [sp]
   265e4:	movt	r1, #4
   265e8:	bl	1c8f4 <fputs@plt+0x131f4>
   265ec:	movw	r0, #65535	; 0xffff
   265f0:	b	2651c <fputs@plt+0x1ce1c>
   265f4:	mov	r1, r5
   265f8:	add	r0, sp, #32
   265fc:	bl	440a0 <fputs@plt+0x3a9a0>
   26600:	movw	r3, #45408	; 0xb160
   26604:	movt	r3, #6
   26608:	ldr	r3, [r3, #4]
   2660c:	tst	r3, #64	; 0x40
   26610:	beq	26634 <fputs@plt+0x1cf34>
   26614:	movw	r3, #18728	; 0x4928
   26618:	movw	r1, #60228	; 0xeb44
   2661c:	movt	r3, #7
   26620:	add	r2, sp, #32
   26624:	str	r3, [sp]
   26628:	mov	r0, #0
   2662c:	movt	r1, #4
   26630:	bl	1c8f4 <fputs@plt+0x131f4>
   26634:	mov	r0, #0
   26638:	b	2651c <fputs@plt+0x1ce1c>
   2663c:	bl	95d4 <__stack_chk_fail@plt>
   26640:	andeq	r0, r7, r0, asr #29
   26644:	push	{r4, r5, r6, r7, r8, lr}
   26648:	movw	r4, #3232	; 0xca0
   2664c:	movt	r4, #7
   26650:	sub	sp, sp, #32
   26654:	mov	r6, r0
   26658:	mov	r0, #0
   2665c:	ldr	r3, [r4]
   26660:	mov	r1, r6
   26664:	str	r3, [sp, #28]
   26668:	bl	261ec <fputs@plt+0x1caec>
   2666c:	subs	r7, r0, #0
   26670:	beq	26734 <fputs@plt+0x1d034>
   26674:	movw	r3, #20020	; 0x4e34
   26678:	movt	r3, #7
   2667c:	mov	r0, #28
   26680:	ldr	r8, [r3]
   26684:	bl	43214 <fputs@plt+0x39b14>
   26688:	mov	r3, #0
   2668c:	str	r8, [r0, #24]
   26690:	mov	r5, r0
   26694:	str	r3, [r0]
   26698:	ldrb	r3, [r7]
   2669c:	cmp	r3, #35	; 0x23
   266a0:	beq	26764 <fputs@plt+0x1d064>
   266a4:	cmp	r6, #0
   266a8:	beq	26750 <fputs@plt+0x1d050>
   266ac:	mov	r0, r7
   266b0:	bl	1c11c <fputs@plt+0x12a1c>
   266b4:	bl	1d270 <fputs@plt+0x13b70>
   266b8:	ldr	r0, [pc, #312]	; 267f8 <fputs@plt+0x1d0f8>
   266bc:	bl	2304c <fputs@plt+0x1994c>
   266c0:	movw	r0, #60356	; 0xebc4
   266c4:	movw	r1, #60368	; 0xebd0
   266c8:	movt	r0, #4
   266cc:	movt	r1, #4
   266d0:	bl	264d4 <fputs@plt+0x1cdd4>
   266d4:	movw	r1, #60384	; 0xebe0
   266d8:	movt	r1, #4
   266dc:	mov	r7, r0
   266e0:	movw	r0, #60356	; 0xebc4
   266e4:	movt	r0, #4
   266e8:	bl	264d4 <fputs@plt+0x1cdd4>
   266ec:	movw	r1, #60404	; 0xebf4
   266f0:	movt	r1, #4
   266f4:	mov	r6, r0
   266f8:	movw	r0, #60356	; 0xebc4
   266fc:	movt	r0, #4
   26700:	bl	264d4 <fputs@plt+0x1cdd4>
   26704:	mov	r1, r7
   26708:	mov	r2, r6
   2670c:	mov	r3, r0
   26710:	mov	r0, r5
   26714:	bl	43444 <fputs@plt+0x39d44>
   26718:	mov	r0, r5
   2671c:	ldr	r2, [sp, #28]
   26720:	ldr	r3, [r4]
   26724:	cmp	r2, r3
   26728:	bne	267f4 <fputs@plt+0x1d0f4>
   2672c:	add	sp, sp, #32
   26730:	pop	{r4, r5, r6, r7, r8, pc}
   26734:	movw	r3, #45408	; 0xb160
   26738:	movt	r3, #6
   2673c:	ldr	r5, [r3, #4]
   26740:	ands	r5, r5, #524288	; 0x80000
   26744:	bne	267ac <fputs@plt+0x1d0ac>
   26748:	mov	r0, r5
   2674c:	b	2671c <fputs@plt+0x1d01c>
   26750:	movw	r0, #56616	; 0xdd28
   26754:	movt	r0, #4
   26758:	bl	1c11c <fputs@plt+0x12a1c>
   2675c:	bl	1d270 <fputs@plt+0x13b70>
   26760:	b	266ac <fputs@plt+0x1cfac>
   26764:	mov	r1, r7
   26768:	bl	435cc <fputs@plt+0x39ecc>
   2676c:	subs	r6, r0, #0
   26770:	bne	26748 <fputs@plt+0x1d048>
   26774:	mov	r1, r7
   26778:	add	r0, sp, #8
   2677c:	bl	440a0 <fputs@plt+0x3a9a0>
   26780:	movw	r3, #45408	; 0xb160
   26784:	movt	r3, #6
   26788:	ldr	r3, [r3, #4]
   2678c:	tst	r3, #524288	; 0x80000
   26790:	bne	267d0 <fputs@plt+0x1d0d0>
   26794:	mov	r0, r5
   26798:	bl	43210 <fputs@plt+0x39b10>
   2679c:	mov	r0, r5
   267a0:	bl	43288 <fputs@plt+0x39b88>
   267a4:	mov	r0, #0
   267a8:	b	2671c <fputs@plt+0x1d01c>
   267ac:	movw	r2, #18728	; 0x4928
   267b0:	movt	r2, #7
   267b4:	movw	r1, #60288	; 0xeb80
   267b8:	str	r2, [sp]
   267bc:	movt	r1, #4
   267c0:	mov	r3, r2
   267c4:	bl	1c8f4 <fputs@plt+0x131f4>
   267c8:	mov	r0, r7
   267cc:	b	2671c <fputs@plt+0x1d01c>
   267d0:	movw	r3, #18728	; 0x4928
   267d4:	mov	r0, r6
   267d8:	movt	r3, #7
   267dc:	add	r2, sp, #8
   267e0:	str	r3, [sp]
   267e4:	movw	r1, #60316	; 0xeb9c
   267e8:	movt	r1, #4
   267ec:	bl	1c8f4 <fputs@plt+0x131f4>
   267f0:	b	26794 <fputs@plt+0x1d094>
   267f4:	bl	95d4 <__stack_chk_fail@plt>
   267f8:	andeq	r0, r7, r0, asr #29
   267fc:	push	{r4, r5, r6, r7, r8, lr}
   26800:	movw	r4, #3232	; 0xca0
   26804:	movt	r4, #7
   26808:	sub	sp, sp, #32
   2680c:	mov	r6, r0
   26810:	mov	r0, #0
   26814:	ldr	r3, [r4]
   26818:	mov	r1, r6
   2681c:	str	r3, [sp, #28]
   26820:	bl	261ec <fputs@plt+0x1caec>
   26824:	subs	r7, r0, #0
   26828:	beq	268b4 <fputs@plt+0x1d1b4>
   2682c:	movw	r3, #20020	; 0x4e34
   26830:	movt	r3, #7
   26834:	mov	r0, #28
   26838:	ldr	r8, [r3]
   2683c:	bl	43214 <fputs@plt+0x39b14>
   26840:	mov	r3, #0
   26844:	str	r8, [r0, #24]
   26848:	mov	r5, r0
   2684c:	str	r3, [r0]
   26850:	ldrb	r3, [r7]
   26854:	cmp	r3, #35	; 0x23
   26858:	beq	268e4 <fputs@plt+0x1d1e4>
   2685c:	cmp	r6, #0
   26860:	beq	268d0 <fputs@plt+0x1d1d0>
   26864:	mov	r0, r7
   26868:	bl	1c11c <fputs@plt+0x12a1c>
   2686c:	bl	1d270 <fputs@plt+0x13b70>
   26870:	ldr	r0, [pc, #256]	; 26978 <fputs@plt+0x1d278>
   26874:	bl	2304c <fputs@plt+0x1994c>
   26878:	movw	r0, #60484	; 0xec44
   2687c:	movw	r1, #60492	; 0xec4c
   26880:	movt	r0, #4
   26884:	movt	r1, #4
   26888:	bl	264d4 <fputs@plt+0x1cdd4>
   2688c:	mov	r1, r0
   26890:	mov	r0, r5
   26894:	bl	434cc <fputs@plt+0x39dcc>
   26898:	mov	r0, r5
   2689c:	ldr	r2, [sp, #28]
   268a0:	ldr	r3, [r4]
   268a4:	cmp	r2, r3
   268a8:	bne	26974 <fputs@plt+0x1d274>
   268ac:	add	sp, sp, #32
   268b0:	pop	{r4, r5, r6, r7, r8, pc}
   268b4:	movw	r3, #45408	; 0xb160
   268b8:	movt	r3, #6
   268bc:	ldr	r5, [r3, #4]
   268c0:	ands	r5, r5, #524288	; 0x80000
   268c4:	bne	2692c <fputs@plt+0x1d22c>
   268c8:	mov	r0, r5
   268cc:	b	2689c <fputs@plt+0x1d19c>
   268d0:	movw	r0, #51700	; 0xc9f4
   268d4:	movt	r0, #4
   268d8:	bl	1c11c <fputs@plt+0x12a1c>
   268dc:	bl	1d270 <fputs@plt+0x13b70>
   268e0:	b	26864 <fputs@plt+0x1d164>
   268e4:	mov	r1, r7
   268e8:	bl	435ec <fputs@plt+0x39eec>
   268ec:	subs	r6, r0, #0
   268f0:	bne	268c8 <fputs@plt+0x1d1c8>
   268f4:	mov	r1, r7
   268f8:	add	r0, sp, #8
   268fc:	bl	440a0 <fputs@plt+0x3a9a0>
   26900:	movw	r3, #45408	; 0xb160
   26904:	movt	r3, #6
   26908:	ldr	r3, [r3, #4]
   2690c:	tst	r3, #524288	; 0x80000
   26910:	bne	26950 <fputs@plt+0x1d250>
   26914:	mov	r0, r5
   26918:	bl	43210 <fputs@plt+0x39b10>
   2691c:	mov	r0, r5
   26920:	bl	43288 <fputs@plt+0x39b88>
   26924:	mov	r0, #0
   26928:	b	2689c <fputs@plt+0x1d19c>
   2692c:	movw	r2, #18728	; 0x4928
   26930:	movt	r2, #7
   26934:	movw	r1, #60424	; 0xec08
   26938:	str	r2, [sp]
   2693c:	movt	r1, #4
   26940:	mov	r3, r2
   26944:	bl	1c8f4 <fputs@plt+0x131f4>
   26948:	mov	r0, r7
   2694c:	b	2689c <fputs@plt+0x1d19c>
   26950:	movw	r3, #18728	; 0x4928
   26954:	mov	r0, r6
   26958:	movt	r3, #7
   2695c:	add	r2, sp, #8
   26960:	str	r3, [sp]
   26964:	movw	r1, #60444	; 0xec1c
   26968:	movt	r1, #4
   2696c:	bl	1c8f4 <fputs@plt+0x131f4>
   26970:	b	26914 <fputs@plt+0x1d214>
   26974:	bl	95d4 <__stack_chk_fail@plt>
   26978:	andeq	r0, r7, r0, asr #29
   2697c:	push	{r4, r5, r6, r7, r8, lr}
   26980:	movw	r4, #3232	; 0xca0
   26984:	movt	r4, #7
   26988:	sub	sp, sp, #32
   2698c:	mov	r6, r0
   26990:	mov	r0, #0
   26994:	ldr	r3, [r4]
   26998:	mov	r1, r6
   2699c:	str	r3, [sp, #28]
   269a0:	bl	261ec <fputs@plt+0x1caec>
   269a4:	subs	r7, r0, #0
   269a8:	beq	26a88 <fputs@plt+0x1d388>
   269ac:	movw	r3, #20020	; 0x4e34
   269b0:	movt	r3, #7
   269b4:	mov	r0, #28
   269b8:	ldr	r8, [r3]
   269bc:	bl	43214 <fputs@plt+0x39b14>
   269c0:	mov	r3, #0
   269c4:	str	r8, [r0, #24]
   269c8:	mov	r5, r0
   269cc:	str	r3, [r0]
   269d0:	ldrb	r3, [r7]
   269d4:	cmp	r3, #35	; 0x23
   269d8:	beq	26ab8 <fputs@plt+0x1d3b8>
   269dc:	cmp	r6, #0
   269e0:	beq	26aa4 <fputs@plt+0x1d3a4>
   269e4:	mov	r0, r7
   269e8:	bl	1c11c <fputs@plt+0x12a1c>
   269ec:	bl	1d270 <fputs@plt+0x13b70>
   269f0:	ldr	r0, [pc, #340]	; 26b4c <fputs@plt+0x1d44c>
   269f4:	bl	2304c <fputs@plt+0x1994c>
   269f8:	movw	r0, #60576	; 0xeca0
   269fc:	movw	r1, #60368	; 0xebd0
   26a00:	movt	r0, #4
   26a04:	movt	r1, #4
   26a08:	bl	264d4 <fputs@plt+0x1cdd4>
   26a0c:	movw	r1, #60384	; 0xebe0
   26a10:	movt	r1, #4
   26a14:	mov	r8, r0
   26a18:	movw	r0, #60576	; 0xeca0
   26a1c:	movt	r0, #4
   26a20:	bl	264d4 <fputs@plt+0x1cdd4>
   26a24:	movw	r1, #60404	; 0xebf4
   26a28:	movt	r1, #4
   26a2c:	mov	r7, r0
   26a30:	movw	r0, #60576	; 0xeca0
   26a34:	movt	r0, #4
   26a38:	bl	264d4 <fputs@plt+0x1cdd4>
   26a3c:	movw	r1, #60588	; 0xecac
   26a40:	movt	r1, #4
   26a44:	mov	r6, r0
   26a48:	movw	r0, #60576	; 0xeca0
   26a4c:	movt	r0, #4
   26a50:	bl	264d4 <fputs@plt+0x1cdd4>
   26a54:	mov	r1, r8
   26a58:	mov	r2, r7
   26a5c:	mov	r3, r6
   26a60:	str	r0, [sp]
   26a64:	mov	r0, r5
   26a68:	bl	43480 <fputs@plt+0x39d80>
   26a6c:	mov	r0, r5
   26a70:	ldr	r2, [sp, #28]
   26a74:	ldr	r3, [r4]
   26a78:	cmp	r2, r3
   26a7c:	bne	26b48 <fputs@plt+0x1d448>
   26a80:	add	sp, sp, #32
   26a84:	pop	{r4, r5, r6, r7, r8, pc}
   26a88:	movw	r3, #45408	; 0xb160
   26a8c:	movt	r3, #6
   26a90:	ldr	r5, [r3, #4]
   26a94:	ands	r5, r5, #524288	; 0x80000
   26a98:	bne	26b00 <fputs@plt+0x1d400>
   26a9c:	mov	r0, r5
   26aa0:	b	26a70 <fputs@plt+0x1d370>
   26aa4:	movw	r0, #56616	; 0xdd28
   26aa8:	movt	r0, #4
   26aac:	bl	1c11c <fputs@plt+0x12a1c>
   26ab0:	bl	1d270 <fputs@plt+0x13b70>
   26ab4:	b	269e4 <fputs@plt+0x1d2e4>
   26ab8:	mov	r1, r7
   26abc:	bl	435dc <fputs@plt+0x39edc>
   26ac0:	subs	r6, r0, #0
   26ac4:	bne	26a9c <fputs@plt+0x1d39c>
   26ac8:	mov	r1, r7
   26acc:	add	r0, sp, #8
   26ad0:	bl	440a0 <fputs@plt+0x3a9a0>
   26ad4:	movw	r3, #45408	; 0xb160
   26ad8:	movt	r3, #6
   26adc:	ldr	r3, [r3, #4]
   26ae0:	tst	r3, #524288	; 0x80000
   26ae4:	bne	26b24 <fputs@plt+0x1d424>
   26ae8:	mov	r0, r5
   26aec:	bl	43210 <fputs@plt+0x39b10>
   26af0:	mov	r0, r5
   26af4:	bl	43288 <fputs@plt+0x39b88>
   26af8:	mov	r0, #0
   26afc:	b	26a70 <fputs@plt+0x1d370>
   26b00:	movw	r2, #18728	; 0x4928
   26b04:	movt	r2, #7
   26b08:	movw	r1, #60504	; 0xec58
   26b0c:	str	r2, [sp]
   26b10:	movt	r1, #4
   26b14:	mov	r3, r2
   26b18:	bl	1c8f4 <fputs@plt+0x131f4>
   26b1c:	mov	r0, r7
   26b20:	b	26a70 <fputs@plt+0x1d370>
   26b24:	movw	r3, #18728	; 0x4928
   26b28:	mov	r0, r6
   26b2c:	movt	r3, #7
   26b30:	add	r2, sp, #8
   26b34:	str	r3, [sp]
   26b38:	movw	r1, #60532	; 0xec74
   26b3c:	movt	r1, #4
   26b40:	bl	1c8f4 <fputs@plt+0x131f4>
   26b44:	b	26ae8 <fputs@plt+0x1d3e8>
   26b48:	bl	95d4 <__stack_chk_fail@plt>
   26b4c:	andeq	r0, r7, r0, asr #29
   26b50:	push	{r4, r5, r6, r7, r8, lr}
   26b54:	movw	r4, #3232	; 0xca0
   26b58:	movt	r4, #7
   26b5c:	sub	sp, sp, #32
   26b60:	mov	r6, r0
   26b64:	mov	r0, #0
   26b68:	ldr	r3, [r4]
   26b6c:	mov	r1, r6
   26b70:	str	r3, [sp, #28]
   26b74:	bl	261ec <fputs@plt+0x1caec>
   26b78:	subs	r7, r0, #0
   26b7c:	beq	26c40 <fputs@plt+0x1d540>
   26b80:	movw	r3, #20020	; 0x4e34
   26b84:	movt	r3, #7
   26b88:	mov	r0, #28
   26b8c:	ldr	r8, [r3]
   26b90:	bl	43214 <fputs@plt+0x39b14>
   26b94:	mov	r3, #0
   26b98:	str	r8, [r0, #24]
   26b9c:	mov	r5, r0
   26ba0:	str	r3, [r0]
   26ba4:	ldrb	r3, [r7]
   26ba8:	cmp	r3, #35	; 0x23
   26bac:	beq	26c70 <fputs@plt+0x1d570>
   26bb0:	cmp	r6, #0
   26bb4:	beq	26c5c <fputs@plt+0x1d55c>
   26bb8:	mov	r0, r7
   26bbc:	bl	1c11c <fputs@plt+0x12a1c>
   26bc0:	bl	1d270 <fputs@plt+0x13b70>
   26bc4:	ldr	r0, [pc, #312]	; 26d04 <fputs@plt+0x1d604>
   26bc8:	bl	2304c <fputs@plt+0x1994c>
   26bcc:	movw	r0, #60672	; 0xed00
   26bd0:	movw	r1, #60684	; 0xed0c
   26bd4:	movt	r0, #4
   26bd8:	movt	r1, #4
   26bdc:	bl	264d4 <fputs@plt+0x1cdd4>
   26be0:	movw	r1, #60700	; 0xed1c
   26be4:	movt	r1, #4
   26be8:	mov	r7, r0
   26bec:	movw	r0, #60672	; 0xed00
   26bf0:	movt	r0, #4
   26bf4:	bl	264d4 <fputs@plt+0x1cdd4>
   26bf8:	movw	r1, #60716	; 0xed2c
   26bfc:	movt	r1, #4
   26c00:	mov	r6, r0
   26c04:	movw	r0, #60672	; 0xed00
   26c08:	movt	r0, #4
   26c0c:	bl	264d4 <fputs@plt+0x1cdd4>
   26c10:	mov	r1, r7
   26c14:	mov	r2, r6
   26c18:	mov	r3, r0
   26c1c:	mov	r0, r5
   26c20:	bl	43408 <fputs@plt+0x39d08>
   26c24:	mov	r0, r5
   26c28:	ldr	r2, [sp, #28]
   26c2c:	ldr	r3, [r4]
   26c30:	cmp	r2, r3
   26c34:	bne	26d00 <fputs@plt+0x1d600>
   26c38:	add	sp, sp, #32
   26c3c:	pop	{r4, r5, r6, r7, r8, pc}
   26c40:	movw	r3, #45408	; 0xb160
   26c44:	movt	r3, #6
   26c48:	ldr	r5, [r3, #4]
   26c4c:	ands	r5, r5, #524288	; 0x80000
   26c50:	bne	26cb8 <fputs@plt+0x1d5b8>
   26c54:	mov	r0, r5
   26c58:	b	26c28 <fputs@plt+0x1d528>
   26c5c:	movw	r0, #56616	; 0xdd28
   26c60:	movt	r0, #4
   26c64:	bl	1c11c <fputs@plt+0x12a1c>
   26c68:	bl	1d270 <fputs@plt+0x13b70>
   26c6c:	b	26bb8 <fputs@plt+0x1d4b8>
   26c70:	mov	r1, r7
   26c74:	bl	435bc <fputs@plt+0x39ebc>
   26c78:	subs	r6, r0, #0
   26c7c:	bne	26c54 <fputs@plt+0x1d554>
   26c80:	mov	r1, r7
   26c84:	add	r0, sp, #8
   26c88:	bl	440a0 <fputs@plt+0x3a9a0>
   26c8c:	movw	r3, #45408	; 0xb160
   26c90:	movt	r3, #6
   26c94:	ldr	r3, [r3, #4]
   26c98:	tst	r3, #524288	; 0x80000
   26c9c:	bne	26cdc <fputs@plt+0x1d5dc>
   26ca0:	mov	r0, r5
   26ca4:	bl	43210 <fputs@plt+0x39b10>
   26ca8:	mov	r0, r5
   26cac:	bl	43288 <fputs@plt+0x39b88>
   26cb0:	mov	r0, #0
   26cb4:	b	26c28 <fputs@plt+0x1d528>
   26cb8:	movw	r2, #18728	; 0x4928
   26cbc:	movt	r2, #7
   26cc0:	movw	r1, #60604	; 0xecbc
   26cc4:	str	r2, [sp]
   26cc8:	movt	r1, #4
   26ccc:	mov	r3, r2
   26cd0:	bl	1c8f4 <fputs@plt+0x131f4>
   26cd4:	mov	r0, r7
   26cd8:	b	26c28 <fputs@plt+0x1d528>
   26cdc:	movw	r3, #18728	; 0x4928
   26ce0:	mov	r0, r6
   26ce4:	movt	r3, #7
   26ce8:	add	r2, sp, #8
   26cec:	str	r3, [sp]
   26cf0:	movw	r1, #60632	; 0xecd8
   26cf4:	movt	r1, #4
   26cf8:	bl	1c8f4 <fputs@plt+0x131f4>
   26cfc:	b	26ca0 <fputs@plt+0x1d5a0>
   26d00:	bl	95d4 <__stack_chk_fail@plt>
   26d04:	andeq	r0, r7, r0, asr #29
   26d08:	push	{r4, r5, r6, lr}
   26d0c:	movw	r5, #3232	; 0xca0
   26d10:	movt	r5, #7
   26d14:	sub	sp, sp, #48	; 0x30
   26d18:	add	r0, sp, #20
   26d1c:	mov	r3, #0
   26d20:	ldr	r1, [r5]
   26d24:	mov	r2, #4
   26d28:	str	r3, [sp, #20]
   26d2c:	str	r3, [sp, #24]
   26d30:	str	r1, [sp, #44]	; 0x2c
   26d34:	str	r2, [sp, #40]	; 0x28
   26d38:	bl	2304c <fputs@plt+0x1994c>
   26d3c:	add	r0, sp, #20
   26d40:	mov	r1, #1
   26d44:	bl	1d11c <fputs@plt+0x13a1c>
   26d48:	cmp	r0, #0
   26d4c:	bne	26d80 <fputs@plt+0x1d680>
   26d50:	ldr	r0, [sp, #24]
   26d54:	cmp	r0, #0
   26d58:	beq	26d68 <fputs@plt+0x1d668>
   26d5c:	ldr	r3, [r0]
   26d60:	ldr	r3, [r3, #4]
   26d64:	blx	r3
   26d68:	ldr	r2, [sp, #44]	; 0x2c
   26d6c:	ldr	r3, [r5]
   26d70:	cmp	r2, r3
   26d74:	bne	26e88 <fputs@plt+0x1d788>
   26d78:	add	sp, sp, #48	; 0x30
   26d7c:	pop	{r4, r5, r6, pc}
   26d80:	ldr	r0, [pc, #288]	; 26ea8 <fputs@plt+0x1d7a8>
   26d84:	bl	2304c <fputs@plt+0x1994c>
   26d88:	mov	r0, #1
   26d8c:	mov	r1, #0
   26d90:	bl	261ec <fputs@plt+0x1caec>
   26d94:	subs	r6, r0, #0
   26d98:	beq	26d50 <fputs@plt+0x1d650>
   26d9c:	movw	r4, #3632	; 0xe30
   26da0:	movt	r4, #7
   26da4:	b	26db0 <fputs@plt+0x1d6b0>
   26da8:	ldr	r0, [pc, #248]	; 26ea8 <fputs@plt+0x1d7a8>
   26dac:	bl	2304c <fputs@plt+0x1994c>
   26db0:	ldr	r3, [r4, #164]	; 0xa4
   26db4:	cmp	r3, #19
   26db8:	beq	26da8 <fputs@plt+0x1d6a8>
   26dbc:	movw	r0, #15304	; 0x3bc8
   26dc0:	mov	r1, r6
   26dc4:	movt	r0, #7
   26dc8:	bl	b7ec <fputs@plt+0x20ec>
   26dcc:	subs	r4, r0, #0
   26dd0:	beq	26e4c <fputs@plt+0x1d74c>
   26dd4:	ldr	r3, [r4]
   26dd8:	add	r1, sp, #12
   26ddc:	ldr	r3, [r3, #12]
   26de0:	blx	r3
   26de4:	cmp	r0, #0
   26de8:	beq	26e4c <fputs@plt+0x1d74c>
   26dec:	ldr	r2, [sp, #12]
   26df0:	add	r0, sp, #16
   26df4:	mov	r1, #117	; 0x75
   26df8:	bl	41ec4 <fputs@plt+0x387c4>
   26dfc:	cmp	r0, #0
   26e00:	beq	26d50 <fputs@plt+0x1d650>
   26e04:	add	r0, sp, #20
   26e08:	ldr	r1, [pc, #152]	; 26ea8 <fputs@plt+0x1d7a8>
   26e0c:	bl	1af10 <fputs@plt+0x11810>
   26e10:	cmp	r0, #0
   26e14:	bne	26e2c <fputs@plt+0x1d72c>
   26e18:	movw	r3, #45408	; 0xb160
   26e1c:	movt	r3, #6
   26e20:	ldr	r3, [r3, #4]
   26e24:	tst	r3, #8
   26e28:	bne	26e58 <fputs@plt+0x1d758>
   26e2c:	cmp	r4, #0
   26e30:	beq	26e78 <fputs@plt+0x1d778>
   26e34:	ldr	r3, [r4]
   26e38:	mov	r0, r4
   26e3c:	ldr	r1, [sp, #16]
   26e40:	ldr	r3, [r3, #36]	; 0x24
   26e44:	blx	r3
   26e48:	b	26d50 <fputs@plt+0x1d650>
   26e4c:	mov	r2, #0
   26e50:	str	r2, [sp, #12]
   26e54:	b	26df0 <fputs@plt+0x1d6f0>
   26e58:	movw	r2, #18728	; 0x4928
   26e5c:	movt	r2, #7
   26e60:	movw	r1, #59468	; 0xe84c
   26e64:	str	r2, [sp]
   26e68:	movt	r1, #4
   26e6c:	mov	r3, r2
   26e70:	bl	1c8f4 <fputs@plt+0x131f4>
   26e74:	b	26e2c <fputs@plt+0x1d72c>
   26e78:	mov	r0, r6
   26e7c:	ldr	r1, [sp, #16]
   26e80:	bl	42dd8 <fputs@plt+0x396d8>
   26e84:	b	26d50 <fputs@plt+0x1d650>
   26e88:	bl	95d4 <__stack_chk_fail@plt>
   26e8c:	ldr	r0, [sp, #24]
   26e90:	cmp	r0, #0
   26e94:	beq	26ea4 <fputs@plt+0x1d7a4>
   26e98:	ldr	r3, [r0]
   26e9c:	ldr	r3, [r3, #4]
   26ea0:	blx	r3
   26ea4:	bl	9460 <__cxa_end_cleanup@plt>
   26ea8:	andeq	r0, r7, r0, asr #29
   26eac:	push	{r4, r5, r6, r7, r8, lr}
   26eb0:	movw	r5, #3232	; 0xca0
   26eb4:	movt	r5, #7
   26eb8:	sub	sp, sp, #40	; 0x28
   26ebc:	movw	r4, #3632	; 0xe30
   26ec0:	movt	r4, #7
   26ec4:	ldr	r3, [r5]
   26ec8:	mov	r8, r0
   26ecc:	add	r0, r4, #144	; 0x90
   26ed0:	str	r3, [sp, #36]	; 0x24
   26ed4:	bl	2304c <fputs@plt+0x1994c>
   26ed8:	ldr	r2, [r4, #164]	; 0xa4
   26edc:	ldrb	r3, [r4, #152]	; 0x98
   26ee0:	cmp	r2, #2
   26ee4:	movne	r7, #0
   26ee8:	strne	r7, [sp, #8]
   26eec:	movne	r3, r7
   26ef0:	beq	26fd4 <fputs@plt+0x1d8d4>
   26ef4:	movw	r6, #16416	; 0x4020
   26ef8:	movt	r6, #7
   26efc:	ldrb	r2, [r6, r3]
   26f00:	cmp	r2, #0
   26f04:	beq	27088 <fputs@plt+0x1d988>
   26f08:	rsbs	r1, r7, #1
   26f0c:	sub	r2, r3, #48	; 0x30
   26f10:	str	r2, [sp, #8]
   26f14:	movcc	r1, #0
   26f18:	cmp	r3, #48	; 0x30
   26f1c:	moveq	r1, #0
   26f20:	cmp	r1, #0
   26f24:	bne	26f88 <fputs@plt+0x1d888>
   26f28:	movw	r3, #15128	; 0x3b18
   26f2c:	movt	r3, #7
   26f30:	ldr	r1, [r3]
   26f34:	mul	r3, r1, r2
   26f38:	str	r3, [sp, #8]
   26f3c:	cmp	r7, #0
   26f40:	beq	271b4 <fputs@plt+0x1dab4>
   26f44:	cmp	r7, #1
   26f48:	beq	27154 <fputs@plt+0x1da54>
   26f4c:	movw	r2, #3424	; 0xd60
   26f50:	movt	r2, #7
   26f54:	ldr	r2, [r2]
   26f58:	ldr	r2, [r2, #28]
   26f5c:	rsb	r3, r3, r2
   26f60:	str	r3, [r8]
   26f64:	cmp	r3, #0
   26f68:	ble	27174 <fputs@plt+0x1da74>
   26f6c:	mov	r0, #1
   26f70:	ldr	r2, [sp, #36]	; 0x24
   26f74:	ldr	r3, [r5]
   26f78:	cmp	r2, r3
   26f7c:	bne	272e8 <fputs@plt+0x1dbe8>
   26f80:	add	sp, sp, #40	; 0x28
   26f84:	pop	{r4, r5, r6, r7, r8, pc}
   26f88:	cmp	r3, #51	; 0x33
   26f8c:	bgt	26f28 <fputs@plt+0x1d828>
   26f90:	ldr	r0, [pc, #880]	; 27308 <fputs@plt+0x1dc08>
   26f94:	bl	2304c <fputs@plt+0x1994c>
   26f98:	ldr	r1, [r4, #164]	; 0xa4
   26f9c:	ldrb	r3, [r4, #152]	; 0x98
   26fa0:	cmp	r1, #2
   26fa4:	moveq	r1, r3
   26fa8:	movne	r1, #0
   26fac:	ldrb	r3, [r6, r1]
   26fb0:	cmp	r3, #0
   26fb4:	bne	271c4 <fputs@plt+0x1dac4>
   26fb8:	movw	r3, #15128	; 0x3b18
   26fbc:	movt	r3, #7
   26fc0:	ldr	r2, [sp, #8]
   26fc4:	ldr	r3, [r3]
   26fc8:	mul	r3, r3, r2
   26fcc:	str	r3, [sp, #8]
   26fd0:	b	27060 <fputs@plt+0x1d960>
   26fd4:	cmp	r3, #45	; 0x2d
   26fd8:	addeq	r0, r4, #144	; 0x90
   26fdc:	mvneq	r7, #0
   26fe0:	beq	26ff8 <fputs@plt+0x1d8f8>
   26fe4:	cmp	r3, #43	; 0x2b
   26fe8:	movne	r7, #0
   26fec:	bne	2700c <fputs@plt+0x1d90c>
   26ff0:	add	r0, r4, #144	; 0x90
   26ff4:	mov	r7, #1
   26ff8:	bl	2304c <fputs@plt+0x1994c>
   26ffc:	ldr	r2, [r4, #164]	; 0xa4
   27000:	ldrb	r3, [r4, #152]	; 0x98
   27004:	cmp	r2, #2
   27008:	movne	r3, #0
   2700c:	cmp	r3, #40	; 0x28
   27010:	mov	r2, #0
   27014:	str	r2, [sp, #8]
   27018:	bne	26ef4 <fputs@plt+0x1d7f4>
   2701c:	ldr	r0, [pc, #740]	; 27308 <fputs@plt+0x1dc08>
   27020:	bl	2304c <fputs@plt+0x1994c>
   27024:	ldr	r2, [r4, #164]	; 0xa4
   27028:	ldrb	r3, [r4, #152]	; 0x98
   2702c:	cmp	r2, #2
   27030:	movne	r3, #0
   27034:	cmp	r7, #0
   27038:	bne	2704c <fputs@plt+0x1d94c>
   2703c:	cmp	r3, #45	; 0x2d
   27040:	beq	272bc <fputs@plt+0x1dbbc>
   27044:	cmp	r3, #43	; 0x2b
   27048:	beq	272dc <fputs@plt+0x1dbdc>
   2704c:	movw	r6, #16416	; 0x4020
   27050:	movt	r6, #7
   27054:	ldrb	r2, [r6, r3]
   27058:	cmp	r2, #0
   2705c:	bne	271f0 <fputs@plt+0x1daf0>
   27060:	movw	r2, #18728	; 0x4928
   27064:	movt	r2, #7
   27068:	movw	r1, #60788	; 0xed74
   2706c:	str	r2, [sp]
   27070:	movt	r1, #4
   27074:	mov	r3, r2
   27078:	mov	r0, #2
   2707c:	bl	1c8f4 <fputs@plt+0x131f4>
   27080:	mov	r0, #0
   27084:	b	26f70 <fputs@plt+0x1d870>
   27088:	ldr	r0, [pc, #632]	; 27308 <fputs@plt+0x1dc08>
   2708c:	mov	r1, #1
   27090:	bl	1d11c <fputs@plt+0x13a1c>
   27094:	cmp	r0, #0
   27098:	beq	26f70 <fputs@plt+0x1d870>
   2709c:	ldr	r1, [pc, #612]	; 27308 <fputs@plt+0x1dc08>
   270a0:	add	r0, sp, #12
   270a4:	bl	1adc4 <fputs@plt+0x116c4>
   270a8:	ldr	r0, [pc, #600]	; 27308 <fputs@plt+0x1dc08>
   270ac:	bl	2304c <fputs@plt+0x1994c>
   270b0:	ldr	r2, [r4, #164]	; 0xa4
   270b4:	ldrb	r3, [r4, #152]	; 0x98
   270b8:	cmp	r2, #2
   270bc:	movne	r3, #0
   270c0:	cmp	r7, #0
   270c4:	bne	270e0 <fputs@plt+0x1d9e0>
   270c8:	subs	r1, r3, #43	; 0x2b
   270cc:	rsbs	r2, r1, #0
   270d0:	adcs	r2, r2, r1
   270d4:	cmp	r3, #43	; 0x2b
   270d8:	cmpne	r3, #45	; 0x2d
   270dc:	beq	271d8 <fputs@plt+0x1dad8>
   270e0:	add	r0, sp, #8
   270e4:	mov	r1, #122	; 0x7a
   270e8:	bl	41c80 <fputs@plt+0x38580>
   270ec:	cmp	r0, #0
   270f0:	beq	27138 <fputs@plt+0x1da38>
   270f4:	ldr	r3, [sp, #32]
   270f8:	ldrb	r2, [sp, #20]
   270fc:	cmp	r3, #2
   27100:	beq	2726c <fputs@plt+0x1db6c>
   27104:	add	r0, sp, #12
   27108:	ldr	r1, [pc, #504]	; 27308 <fputs@plt+0x1dc08>
   2710c:	bl	1af10 <fputs@plt+0x11810>
   27110:	cmp	r0, #0
   27114:	bne	2724c <fputs@plt+0x1db4c>
   27118:	movw	r2, #18728	; 0x4928
   2711c:	movt	r2, #7
   27120:	movw	r1, #59124	; 0xe6f4
   27124:	str	r2, [sp]
   27128:	movt	r1, #4
   2712c:	mov	r3, r2
   27130:	mov	r0, #2
   27134:	bl	1c8f4 <fputs@plt+0x131f4>
   27138:	ldr	r0, [sp, #16]
   2713c:	cmp	r0, #0
   27140:	beq	27080 <fputs@plt+0x1d980>
   27144:	ldr	r3, [r0]
   27148:	ldr	r3, [r3, #4]
   2714c:	blx	r3
   27150:	b	27080 <fputs@plt+0x1d980>
   27154:	movw	r2, #3424	; 0xd60
   27158:	movt	r2, #7
   2715c:	ldr	r2, [r2]
   27160:	ldr	r2, [r2, #28]
   27164:	add	r3, r3, r2
   27168:	str	r3, [r8]
   2716c:	cmp	r3, #0
   27170:	bgt	26f6c <fputs@plt+0x1d86c>
   27174:	movw	r3, #45408	; 0xb160
   27178:	movt	r3, #6
   2717c:	ldr	r3, [r3, #4]
   27180:	tst	r3, #64	; 0x40
   27184:	beq	271a8 <fputs@plt+0x1daa8>
   27188:	movw	r2, #18728	; 0x4928
   2718c:	movt	r2, #7
   27190:	movw	r1, #60732	; 0xed3c
   27194:	str	r2, [sp]
   27198:	movt	r1, #4
   2719c:	mov	r3, r2
   271a0:	mov	r0, #0
   271a4:	bl	1c8f4 <fputs@plt+0x131f4>
   271a8:	mov	r0, #1
   271ac:	str	r0, [r8]
   271b0:	b	26f70 <fputs@plt+0x1d870>
   271b4:	cmp	r3, #0
   271b8:	str	r3, [r8]
   271bc:	bne	26f64 <fputs@plt+0x1d864>
   271c0:	b	26f6c <fputs@plt+0x1d86c>
   271c4:	ldr	r0, [sp, #8]
   271c8:	sub	r1, r1, #48	; 0x30
   271cc:	add	r0, r0, r0, lsl #2
   271d0:	add	r2, r1, r0, lsl #1
   271d4:	b	26f28 <fputs@plt+0x1d828>
   271d8:	cmp	r2, #0
   271dc:	ldr	r0, [pc, #292]	; 27308 <fputs@plt+0x1dc08>
   271e0:	mvneq	r7, #0
   271e4:	movne	r7, #1
   271e8:	bl	2304c <fputs@plt+0x1994c>
   271ec:	b	270e0 <fputs@plt+0x1d9e0>
   271f0:	ldr	r0, [pc, #272]	; 27308 <fputs@plt+0x1dc08>
   271f4:	sub	r3, r3, #48	; 0x30
   271f8:	str	r3, [sp, #8]
   271fc:	bl	2304c <fputs@plt+0x1994c>
   27200:	ldr	r2, [r4, #164]	; 0xa4
   27204:	ldrb	r3, [r4, #152]	; 0x98
   27208:	cmp	r2, #2
   2720c:	movne	r3, #0
   27210:	ldrb	r2, [r6, r3]
   27214:	cmp	r2, #0
   27218:	beq	27060 <fputs@plt+0x1d960>
   2721c:	ldr	r1, [sp, #8]
   27220:	movw	r2, #15128	; 0x3b18
   27224:	movt	r2, #7
   27228:	sub	r3, r3, #48	; 0x30
   2722c:	add	r1, r1, r1, lsl #2
   27230:	ldr	r2, [r2]
   27234:	add	r3, r3, r1, lsl #1
   27238:	mul	r3, r2, r3
   2723c:	str	r3, [sp, #8]
   27240:	b	26f3c <fputs@plt+0x1d83c>
   27244:	cmp	r2, #93	; 0x5d
   27248:	bne	27284 <fputs@plt+0x1db84>
   2724c:	ldr	r0, [sp, #16]
   27250:	cmp	r0, #0
   27254:	beq	27264 <fputs@plt+0x1db64>
   27258:	ldr	r3, [r0]
   2725c:	ldr	r3, [r3, #4]
   27260:	blx	r3
   27264:	ldr	r3, [sp, #8]
   27268:	b	26f3c <fputs@plt+0x1d83c>
   2726c:	cmp	r2, #91	; 0x5b
   27270:	bne	27104 <fputs@plt+0x1da04>
   27274:	ldr	r3, [r4, #164]	; 0xa4
   27278:	ldrb	r2, [r4, #152]	; 0x98
   2727c:	cmp	r3, #2
   27280:	beq	27244 <fputs@plt+0x1db44>
   27284:	add	r0, sp, #12
   27288:	ldr	r1, [pc, #120]	; 27308 <fputs@plt+0x1dc08>
   2728c:	bl	1af10 <fputs@plt+0x11810>
   27290:	cmp	r0, #0
   27294:	bne	2724c <fputs@plt+0x1db4c>
   27298:	movw	r2, #18728	; 0x4928
   2729c:	movt	r2, #7
   272a0:	movw	r1, #57800	; 0xe1c8
   272a4:	str	r2, [sp]
   272a8:	movt	r1, #4
   272ac:	mov	r3, r2
   272b0:	mov	r0, #2
   272b4:	bl	1c8f4 <fputs@plt+0x131f4>
   272b8:	b	27138 <fputs@plt+0x1da38>
   272bc:	ldr	r0, [pc, #68]	; 27308 <fputs@plt+0x1dc08>
   272c0:	mvn	r7, #0
   272c4:	bl	2304c <fputs@plt+0x1994c>
   272c8:	ldr	r2, [r4, #164]	; 0xa4
   272cc:	ldrb	r3, [r4, #152]	; 0x98
   272d0:	cmp	r2, #2
   272d4:	movne	r3, #0
   272d8:	b	2704c <fputs@plt+0x1d94c>
   272dc:	ldr	r0, [pc, #36]	; 27308 <fputs@plt+0x1dc08>
   272e0:	mov	r7, #1
   272e4:	b	272c4 <fputs@plt+0x1dbc4>
   272e8:	bl	95d4 <__stack_chk_fail@plt>
   272ec:	ldr	r0, [sp, #16]
   272f0:	cmp	r0, #0
   272f4:	beq	27304 <fputs@plt+0x1dc04>
   272f8:	ldr	r3, [r0]
   272fc:	ldr	r3, [r3, #4]
   27300:	blx	r3
   27304:	bl	9460 <__cxa_end_cleanup@plt>
   27308:	andeq	r0, r7, r0, asr #29
   2730c:	push	{r4, r5, r6, lr}
   27310:	movw	r4, #3232	; 0xca0
   27314:	movt	r4, #7
   27318:	sub	sp, sp, #40	; 0x28
   2731c:	mov	r6, r0
   27320:	add	r0, sp, #12
   27324:	ldr	r2, [r4]
   27328:	mov	r3, #0
   2732c:	mov	ip, #4
   27330:	mov	r5, r1
   27334:	str	r3, [sp, #12]
   27338:	str	r2, [sp, #36]	; 0x24
   2733c:	str	r3, [sp, #16]
   27340:	str	ip, [sp, #32]
   27344:	bl	2304c <fputs@plt+0x1994c>
   27348:	add	r0, sp, #12
   2734c:	mov	r1, #1
   27350:	bl	1d11c <fputs@plt+0x13a1c>
   27354:	cmp	r0, #0
   27358:	bne	27394 <fputs@plt+0x1dc94>
   2735c:	mov	r5, #0
   27360:	ldr	r0, [sp, #16]
   27364:	cmp	r0, #0
   27368:	beq	27378 <fputs@plt+0x1dc78>
   2736c:	ldr	r2, [r0]
   27370:	ldr	r3, [r2, #4]
   27374:	blx	r3
   27378:	ldr	r2, [sp, #36]	; 0x24
   2737c:	mov	r0, r5
   27380:	ldr	r3, [r4]
   27384:	cmp	r2, r3
   27388:	bne	27400 <fputs@plt+0x1dd00>
   2738c:	add	sp, sp, #40	; 0x28
   27390:	pop	{r4, r5, r6, pc}
   27394:	ldr	r0, [pc, #132]	; 27420 <fputs@plt+0x1dd20>
   27398:	bl	2304c <fputs@plt+0x1994c>
   2739c:	mov	r0, r6
   273a0:	mov	r1, r5
   273a4:	bl	41c80 <fputs@plt+0x38580>
   273a8:	cmp	r0, #0
   273ac:	beq	2735c <fputs@plt+0x1dc5c>
   273b0:	add	r0, sp, #12
   273b4:	ldr	r1, [pc, #100]	; 27420 <fputs@plt+0x1dd20>
   273b8:	bl	1af10 <fputs@plt+0x11810>
   273bc:	cmp	r0, #0
   273c0:	bne	273d8 <fputs@plt+0x1dcd8>
   273c4:	movw	r3, #45408	; 0xb160
   273c8:	movt	r3, #6
   273cc:	ldr	r3, [r3, #4]
   273d0:	tst	r3, #8
   273d4:	bne	273e0 <fputs@plt+0x1dce0>
   273d8:	mov	r5, #1
   273dc:	b	27360 <fputs@plt+0x1dc60>
   273e0:	movw	r2, #18728	; 0x4928
   273e4:	movt	r2, #7
   273e8:	movw	r1, #59468	; 0xe84c
   273ec:	str	r2, [sp]
   273f0:	movt	r1, #4
   273f4:	mov	r3, r2
   273f8:	bl	1c8f4 <fputs@plt+0x131f4>
   273fc:	b	273d8 <fputs@plt+0x1dcd8>
   27400:	bl	95d4 <__stack_chk_fail@plt>
   27404:	ldr	r0, [sp, #16]
   27408:	cmp	r0, #0
   2740c:	beq	2741c <fputs@plt+0x1dd1c>
   27410:	ldr	r3, [r0]
   27414:	ldr	r3, [r3, #4]
   27418:	blx	r3
   2741c:	bl	9460 <__cxa_end_cleanup@plt>
   27420:	andeq	r0, r7, r0, asr #29
   27424:	push	{r4, lr}
   27428:	movw	r4, #3632	; 0xe30
   2742c:	movt	r4, #7
   27430:	ldr	r3, [r4, #164]	; 0xa4
   27434:	cmp	r3, #13
   27438:	beq	27464 <fputs@plt+0x1dd64>
   2743c:	cmp	r3, #29
   27440:	bne	27450 <fputs@plt+0x1dd50>
   27444:	pop	{r4, pc}
   27448:	cmp	r3, #29
   2744c:	beq	27470 <fputs@plt+0x1dd70>
   27450:	ldr	r0, [pc, #28]	; 27474 <fputs@plt+0x1dd74>
   27454:	bl	2304c <fputs@plt+0x1994c>
   27458:	ldr	r3, [r4, #164]	; 0xa4
   2745c:	cmp	r3, #13
   27460:	bne	27448 <fputs@plt+0x1dd48>
   27464:	ldr	r0, [pc, #8]	; 27474 <fputs@plt+0x1dd74>
   27468:	pop	{r4, lr}
   2746c:	b	2304c <fputs@plt+0x1994c>
   27470:	pop	{r4, pc}
   27474:	andeq	r0, r7, r0, asr #29
   27478:	movw	r3, #45408	; 0xb160
   2747c:	movt	r3, #6
   27480:	mov	r2, #0
   27484:	str	r2, [r3, #24]
   27488:	b	27424 <fputs@plt+0x1dd24>
   2748c:	movw	r3, #45408	; 0xb160
   27490:	movt	r3, #6
   27494:	ldr	r2, [r3, #24]
   27498:	str	r2, [r3, #48]	; 0x30
   2749c:	b	27424 <fputs@plt+0x1dd24>
   274a0:	movw	r3, #45408	; 0xb160
   274a4:	movt	r3, #6
   274a8:	ldr	r2, [r3, #48]	; 0x30
   274ac:	str	r2, [r3, #24]
   274b0:	b	27424 <fputs@plt+0x1dd24>
   274b4:	movw	r3, #45408	; 0xb160
   274b8:	movt	r3, #6
   274bc:	push	{r4, lr}
   274c0:	ldr	r4, [r3]
   274c4:	cmp	r4, #0
   274c8:	beq	274e8 <fputs@plt+0x1dde8>
   274cc:	ldr	r3, [r4]
   274d0:	mov	r0, r4
   274d4:	ldr	r3, [r3, #48]	; 0x30
   274d8:	blx	r3
   274dc:	ldr	r4, [r4, #20]
   274e0:	cmp	r4, #0
   274e4:	bne	274cc <fputs@plt+0x1ddcc>
   274e8:	movw	r3, #3344	; 0xd10
   274ec:	movt	r3, #7
   274f0:	ldr	r0, [r3]
   274f4:	bl	94c0 <fflush@plt>
   274f8:	pop	{r4, lr}
   274fc:	b	27424 <fputs@plt+0x1dd24>
   27500:	push	{r4, r5, r6, r7, r8, lr}
   27504:	movw	r4, #3232	; 0xca0
   27508:	movt	r4, #7
   2750c:	sub	sp, sp, #48	; 0x30
   27510:	mov	r5, r0
   27514:	mov	r7, r1
   27518:	ldr	r3, [r4]
   2751c:	mov	r1, r0
   27520:	ldr	r0, [pc, #400]	; 276b8 <fputs@plt+0x1dfb8>
   27524:	str	r3, [sp, #44]	; 0x2c
   27528:	bl	b7ec <fputs@plt+0x20ec>
   2752c:	subs	r6, r0, #0
   27530:	beq	27564 <fputs@plt+0x1de64>
   27534:	ldr	r3, [r6]
   27538:	mov	r1, r5
   2753c:	mov	r2, r7
   27540:	mov	r0, r6
   27544:	ldr	r3, [r3, #8]
   27548:	blx	r3
   2754c:	ldr	r2, [sp, #44]	; 0x2c
   27550:	ldr	r3, [r4]
   27554:	cmp	r2, r3
   27558:	bne	276a8 <fputs@plt+0x1dfa8>
   2755c:	add	sp, sp, #48	; 0x30
   27560:	pop	{r4, r5, r6, r7, r8, pc}
   27564:	mov	r0, r5
   27568:	bl	94d8 <strlen@plt>
   2756c:	cmp	r0, #2
   27570:	bhi	275ec <fputs@plt+0x1deec>
   27574:	movw	r6, #45408	; 0xb160
   27578:	add	r8, sp, #24
   2757c:	movt	r6, #6
   27580:	mov	r0, r8
   27584:	mov	r1, r5
   27588:	bl	440a0 <fputs@plt+0x3a9a0>
   2758c:	ldr	r3, [r6, #4]
   27590:	tst	r3, #512	; 0x200
   27594:	bne	275c8 <fputs@plt+0x1dec8>
   27598:	mov	r0, #36	; 0x24
   2759c:	bl	49000 <_Znwj@@Base>
   275a0:	mov	r6, r0
   275a4:	bl	1b5ac <fputs@plt+0x11eac>
   275a8:	ldr	r0, [pc, #264]	; 276b8 <fputs@plt+0x1dfb8>
   275ac:	mov	r1, r5
   275b0:	mov	r2, r6
   275b4:	bl	b7f4 <fputs@plt+0x20f4>
   275b8:	cmp	r6, #0
   275bc:	bne	27534 <fputs@plt+0x1de34>
   275c0:	bl	27424 <fputs@plt+0x1dd24>
   275c4:	b	2754c <fputs@plt+0x1de4c>
   275c8:	movw	r3, #18728	; 0x4928
   275cc:	mov	r2, r8
   275d0:	movt	r3, #7
   275d4:	movw	r1, #56724	; 0xdd94
   275d8:	str	r3, [sp]
   275dc:	mov	r0, #0
   275e0:	movt	r1, #4
   275e4:	bl	1c8f4 <fputs@plt+0x131f4>
   275e8:	b	27598 <fputs@plt+0x1de98>
   275ec:	ldrb	r3, [r5, #1]
   275f0:	add	r8, sp, #24
   275f4:	ldrb	ip, [r5]
   275f8:	mov	r2, r6
   275fc:	add	r1, sp, #40	; 0x28
   27600:	mov	r0, r8
   27604:	strb	r3, [sp, #41]	; 0x29
   27608:	strb	ip, [sp, #40]	; 0x28
   2760c:	strb	r6, [sp, #42]	; 0x2a
   27610:	bl	4a4a0 <_ZdlPv@@Base+0x1450>
   27614:	ldr	r0, [pc, #156]	; 276b8 <fputs@plt+0x1dfb8>
   27618:	ldr	r1, [sp, #24]
   2761c:	bl	b7ec <fputs@plt+0x20ec>
   27620:	subs	r3, r0, #0
   27624:	beq	2769c <fputs@plt+0x1df9c>
   27628:	ldr	r3, [r3]
   2762c:	ldr	r3, [r3, #12]
   27630:	blx	r3
   27634:	cmp	r0, #0
   27638:	beq	27648 <fputs@plt+0x1df48>
   2763c:	ldr	r3, [r0, #20]
   27640:	cmp	r3, #1
   27644:	beq	2769c <fputs@plt+0x1df9c>
   27648:	mov	r1, r5
   2764c:	movw	r6, #45408	; 0xb160
   27650:	add	r0, sp, #8
   27654:	movt	r6, #6
   27658:	bl	440a0 <fputs@plt+0x3a9a0>
   2765c:	mov	r0, r8
   27660:	add	r1, sp, #40	; 0x28
   27664:	bl	440a0 <fputs@plt+0x3a9a0>
   27668:	ldr	r3, [r6, #4]
   2766c:	tst	r3, #65536	; 0x10000
   27670:	beq	27580 <fputs@plt+0x1de80>
   27674:	add	r2, sp, #8
   27678:	mov	r3, r8
   2767c:	movw	r0, #18728	; 0x4928
   27680:	movw	r1, #60812	; 0xed8c
   27684:	movt	r0, #7
   27688:	movt	r1, #4
   2768c:	str	r0, [sp]
   27690:	mov	r0, #0
   27694:	bl	1c8f4 <fputs@plt+0x131f4>
   27698:	b	275c0 <fputs@plt+0x1dec0>
   2769c:	movw	r6, #45408	; 0xb160
   276a0:	movt	r6, #6
   276a4:	b	27580 <fputs@plt+0x1de80>
   276a8:	bl	95d4 <__stack_chk_fail@plt>
   276ac:	mov	r0, r6
   276b0:	bl	49050 <_ZdlPv@@Base>
   276b4:	bl	9460 <__cxa_end_cleanup@plt>
   276b8:	andeq	r0, r7, r0, ror #28
   276bc:	push	{r4, r5, r6, lr}
   276c0:	movw	r6, #3232	; 0xca0
   276c4:	movt	r6, #7
   276c8:	sub	sp, sp, #40	; 0x28
   276cc:	add	r4, sp, #40	; 0x28
   276d0:	ldr	r1, [pc, #232]	; 277c0 <fputs@plt+0x1e0c0>
   276d4:	ldr	r3, [r6]
   276d8:	add	r0, sp, #8
   276dc:	str	r3, [sp, #36]	; 0x24
   276e0:	bl	b77c <fputs@plt+0x207c>
   276e4:	mov	r3, #0
   276e8:	str	r3, [r4, #-36]!	; 0xffffffdc
   276ec:	b	27708 <fputs@plt+0x1e008>
   276f0:	ldr	r0, [sp]
   276f4:	ldr	r3, [r0]
   276f8:	ldr	r3, [r3, #12]
   276fc:	blx	r3
   27700:	subs	r5, r0, #0
   27704:	bne	2776c <fputs@plt+0x1e06c>
   27708:	add	r0, sp, #8
   2770c:	mov	r1, r4
   27710:	mov	r2, sp
   27714:	bl	b6f0 <fputs@plt+0x1ff0>
   27718:	cmp	r0, #0
   2771c:	beq	27740 <fputs@plt+0x1e040>
   27720:	ldr	r3, [sp, #4]
   27724:	cmp	r3, #0
   27728:	bne	276f0 <fputs@plt+0x1dff0>
   2772c:	movw	r1, #56268	; 0xdbcc
   27730:	movw	r0, #3431	; 0xd67
   27734:	movt	r1, #4
   27738:	bl	430dc <fputs@plt+0x399dc>
   2773c:	b	276f0 <fputs@plt+0x1dff0>
   27740:	movw	r3, #3344	; 0xd10
   27744:	movt	r3, #7
   27748:	ldr	r0, [r3]
   2774c:	bl	94c0 <fflush@plt>
   27750:	bl	27424 <fputs@plt+0x1dd24>
   27754:	ldr	r2, [sp, #36]	; 0x24
   27758:	ldr	r3, [r6]
   2775c:	cmp	r2, r3
   27760:	bne	277bc <fputs@plt+0x1e0bc>
   27764:	add	sp, sp, #40	; 0x28
   27768:	pop	{r4, r5, r6, pc}
   2776c:	ldr	r1, [sp, #4]
   27770:	add	r0, sp, #16
   27774:	bl	440a0 <fputs@plt+0x3a9a0>
   27778:	movw	r2, #18728	; 0x4928
   2777c:	movt	r2, #7
   27780:	add	r1, sp, #16
   27784:	movw	r0, #60872	; 0xedc8
   27788:	movt	r0, #4
   2778c:	mov	r3, r2
   27790:	bl	44200 <fputs@plt+0x3ab00>
   27794:	mov	r0, r5
   27798:	bl	1b91c <fputs@plt+0x1221c>
   2779c:	movw	r1, #18728	; 0x4928
   277a0:	movt	r1, #7
   277a4:	movw	r0, #51700	; 0xc9f4
   277a8:	movt	r0, #4
   277ac:	mov	r2, r1
   277b0:	mov	r3, r1
   277b4:	bl	44200 <fputs@plt+0x3ab00>
   277b8:	b	27708 <fputs@plt+0x1e008>
   277bc:	bl	95d4 <__stack_chk_fail@plt>
   277c0:	andeq	r0, r7, r0, ror #28
   277c4:	movw	r3, #3632	; 0xe30
   277c8:	movt	r3, #7
   277cc:	mov	r2, #0
   277d0:	str	r2, [r3, #2744]	; 0xab8
   277d4:	b	27424 <fputs@plt+0x1dd24>
   277d8:	movw	r3, #3632	; 0xe30
   277dc:	movt	r3, #7
   277e0:	mov	r2, #1
   277e4:	str	r2, [r3, #2744]	; 0xab8
   277e8:	b	27424 <fputs@plt+0x1dd24>
   277ec:	push	{r4, r5, r6, lr}
   277f0:	movw	r4, #3232	; 0xca0
   277f4:	movt	r4, #7
   277f8:	sub	sp, sp, #32
   277fc:	mov	r0, #1
   27800:	mov	r1, #0
   27804:	ldr	r3, [r4]
   27808:	str	r3, [sp, #28]
   2780c:	bl	261ec <fputs@plt+0x1caec>
   27810:	subs	r5, r0, #0
   27814:	beq	278dc <fputs@plt+0x1e1dc>
   27818:	movw	r3, #20020	; 0x4e34
   2781c:	movt	r3, #7
   27820:	ldr	r3, [r3]
   27824:	cmp	r3, r5
   27828:	beq	278f8 <fputs@plt+0x1e1f8>
   2782c:	mov	r0, #1
   27830:	mov	r1, #0
   27834:	bl	261ec <fputs@plt+0x1caec>
   27838:	subs	r6, r0, #0
   2783c:	beq	278dc <fputs@plt+0x1e1dc>
   27840:	movw	r1, #60912	; 0xedf0
   27844:	movt	r1, #4
   27848:	bl	96d0 <strcmp@plt>
   2784c:	cmp	r0, #0
   27850:	beq	278bc <fputs@plt+0x1e1bc>
   27854:	movw	r1, #60916	; 0xedf4
   27858:	mov	r0, r6
   2785c:	movt	r1, #4
   27860:	bl	96d0 <strcmp@plt>
   27864:	cmp	r0, #0
   27868:	beq	2793c <fputs@plt+0x1e23c>
   2786c:	movw	r1, #60484	; 0xec44
   27870:	mov	r0, r6
   27874:	movt	r1, #4
   27878:	bl	96d0 <strcmp@plt>
   2787c:	cmp	r0, #0
   27880:	beq	27930 <fputs@plt+0x1e230>
   27884:	movw	r1, #60924	; 0xedfc
   27888:	mov	r0, r6
   2788c:	movt	r1, #4
   27890:	bl	96d0 <strcmp@plt>
   27894:	cmp	r0, #0
   27898:	beq	27930 <fputs@plt+0x1e230>
   2789c:	movw	r1, #60932	; 0xee04
   278a0:	mov	r0, r6
   278a4:	movt	r1, #4
   278a8:	bl	96d0 <strcmp@plt>
   278ac:	cmp	r0, #0
   278b0:	bne	27944 <fputs@plt+0x1e244>
   278b4:	bl	26644 <fputs@plt+0x1cf44>
   278b8:	b	278c0 <fputs@plt+0x1e1c0>
   278bc:	bl	26b50 <fputs@plt+0x1d450>
   278c0:	cmp	r0, #0
   278c4:	beq	278dc <fputs@plt+0x1e1dc>
   278c8:	str	r5, [r0, #24]
   278cc:	mov	r2, r0
   278d0:	mov	r1, r5
   278d4:	ldr	r0, [pc, #176]	; 2798c <fputs@plt+0x1e28c>
   278d8:	bl	b39c <fputs@plt+0x1c9c>
   278dc:	bl	27424 <fputs@plt+0x1dd24>
   278e0:	ldr	r2, [sp, #28]
   278e4:	ldr	r3, [r4]
   278e8:	cmp	r2, r3
   278ec:	bne	27988 <fputs@plt+0x1e288>
   278f0:	add	sp, sp, #32
   278f4:	pop	{r4, r5, r6, pc}
   278f8:	movw	r3, #45408	; 0xb160
   278fc:	movt	r3, #6
   27900:	ldr	r3, [r3, #4]
   27904:	tst	r3, #524288	; 0x80000
   27908:	beq	278dc <fputs@plt+0x1e1dc>
   2790c:	movw	r2, #18728	; 0x4928
   27910:	movt	r2, #7
   27914:	movw	r1, #60876	; 0xedcc
   27918:	str	r2, [sp]
   2791c:	movt	r1, #4
   27920:	mov	r3, r2
   27924:	mov	r0, #0
   27928:	bl	1c8f4 <fputs@plt+0x131f4>
   2792c:	b	278dc <fputs@plt+0x1e1dc>
   27930:	mov	r0, #0
   27934:	bl	267fc <fputs@plt+0x1d0fc>
   27938:	b	278c0 <fputs@plt+0x1e1c0>
   2793c:	bl	2697c <fputs@plt+0x1d27c>
   27940:	b	278c0 <fputs@plt+0x1e1c0>
   27944:	mov	r1, r6
   27948:	add	r0, sp, #8
   2794c:	bl	440a0 <fputs@plt+0x3a9a0>
   27950:	movw	r3, #45408	; 0xb160
   27954:	movt	r3, #6
   27958:	ldr	r3, [r3, #4]
   2795c:	tst	r3, #524288	; 0x80000
   27960:	beq	278dc <fputs@plt+0x1e1dc>
   27964:	movw	r3, #18728	; 0x4928
   27968:	add	r2, sp, #8
   2796c:	movt	r3, #7
   27970:	movw	r1, #60936	; 0xee08
   27974:	str	r3, [sp]
   27978:	mov	r0, #0
   2797c:	movt	r1, #4
   27980:	bl	1c8f4 <fputs@plt+0x131f4>
   27984:	b	278dc <fputs@plt+0x1e1dc>
   27988:	bl	95d4 <__stack_chk_fail@plt>
   2798c:	andeq	r0, r7, r0, lsr #29
   27990:	push	{r4, lr}
   27994:	movw	r4, #3632	; 0xe30
   27998:	movt	r4, #7
   2799c:	sub	sp, sp, #8
   279a0:	ldr	r3, [r4, #164]	; 0xa4
   279a4:	cmp	r3, #19
   279a8:	bne	279c0 <fputs@plt+0x1e2c0>
   279ac:	ldr	r0, [pc, #152]	; 27a4c <fputs@plt+0x1e34c>
   279b0:	bl	2304c <fputs@plt+0x1994c>
   279b4:	ldr	r3, [r4, #164]	; 0xa4
   279b8:	cmp	r3, #19
   279bc:	beq	279ac <fputs@plt+0x1e2ac>
   279c0:	cmp	r3, #13
   279c4:	beq	27a10 <fputs@plt+0x1e310>
   279c8:	cmp	r3, #2
   279cc:	ldrb	r2, [r4, #152]	; 0x98
   279d0:	beq	27a2c <fputs@plt+0x1e32c>
   279d4:	movw	r2, #18728	; 0x4928
   279d8:	movt	r2, #7
   279dc:	mov	r0, #2
   279e0:	str	r2, [sp]
   279e4:	mov	r3, r2
   279e8:	movw	r1, #60992	; 0xee40
   279ec:	movt	r1, #4
   279f0:	bl	1c8f4 <fputs@plt+0x131f4>
   279f4:	movw	r3, #45408	; 0xb160
   279f8:	movt	r3, #6
   279fc:	mov	r2, #92	; 0x5c
   27a00:	str	r2, [r3, #24]
   27a04:	add	sp, sp, #8
   27a08:	pop	{r4, lr}
   27a0c:	b	27424 <fputs@plt+0x1dd24>
   27a10:	movw	r3, #45408	; 0xb160
   27a14:	movt	r3, #6
   27a18:	mov	r2, #92	; 0x5c
   27a1c:	str	r2, [r3, #24]
   27a20:	add	sp, sp, #8
   27a24:	pop	{r4, lr}
   27a28:	b	27424 <fputs@plt+0x1dd24>
   27a2c:	cmp	r2, #0
   27a30:	movwne	r3, #45408	; 0xb160
   27a34:	movtne	r3, #6
   27a38:	strne	r2, [r3, #24]
   27a3c:	beq	279d4 <fputs@plt+0x1e2d4>
   27a40:	add	sp, sp, #8
   27a44:	pop	{r4, lr}
   27a48:	b	27424 <fputs@plt+0x1dd24>
   27a4c:	andeq	r0, r7, r0, asr #29
   27a50:	push	{r4, r5, lr}
   27a54:	movw	r4, #3632	; 0xe30
   27a58:	movt	r4, #7
   27a5c:	movw	r5, #3232	; 0xca0
   27a60:	movt	r5, #7
   27a64:	sub	sp, sp, #12
   27a68:	ldr	r3, [r4, #164]	; 0xa4
   27a6c:	ldr	r2, [r5]
   27a70:	cmp	r3, #19
   27a74:	str	r2, [sp, #4]
   27a78:	bne	27a90 <fputs@plt+0x1e390>
   27a7c:	ldr	r0, [pc, #88]	; 27adc <fputs@plt+0x1e3dc>
   27a80:	bl	2304c <fputs@plt+0x1994c>
   27a84:	ldr	r3, [r4, #164]	; 0xa4
   27a88:	cmp	r3, #19
   27a8c:	beq	27a7c <fputs@plt+0x1e37c>
   27a90:	cmp	r3, #13
   27a94:	beq	27aa8 <fputs@plt+0x1e3a8>
   27a98:	mov	r0, sp
   27a9c:	bl	41cf8 <fputs@plt+0x385f8>
   27aa0:	cmp	r0, #0
   27aa4:	bne	27ad0 <fputs@plt+0x1e3d0>
   27aa8:	mov	r0, #1
   27aac:	str	r0, [sp]
   27ab0:	bl	1aa14 <fputs@plt+0x11314>
   27ab4:	bl	27424 <fputs@plt+0x1dd24>
   27ab8:	ldr	r2, [sp, #4]
   27abc:	ldr	r3, [r5]
   27ac0:	cmp	r2, r3
   27ac4:	bne	27ad8 <fputs@plt+0x1e3d8>
   27ac8:	add	sp, sp, #12
   27acc:	pop	{r4, r5, pc}
   27ad0:	ldr	r0, [sp]
   27ad4:	b	27ab0 <fputs@plt+0x1e3b0>
   27ad8:	bl	95d4 <__stack_chk_fail@plt>
   27adc:	andeq	r0, r7, r0, asr #29
   27ae0:	push	{r4, r5, lr}
   27ae4:	movw	r4, #3632	; 0xe30
   27ae8:	movt	r4, #7
   27aec:	movw	r5, #3232	; 0xca0
   27af0:	movt	r5, #7
   27af4:	sub	sp, sp, #12
   27af8:	ldr	r3, [r4, #164]	; 0xa4
   27afc:	ldr	r2, [r5]
   27b00:	cmp	r3, #19
   27b04:	str	r2, [sp, #4]
   27b08:	bne	27b20 <fputs@plt+0x1e420>
   27b0c:	ldr	r0, [pc, #96]	; 27b74 <fputs@plt+0x1e474>
   27b10:	bl	2304c <fputs@plt+0x1994c>
   27b14:	ldr	r3, [r4, #164]	; 0xa4
   27b18:	cmp	r3, #19
   27b1c:	beq	27b0c <fputs@plt+0x1e40c>
   27b20:	cmp	r3, #13
   27b24:	beq	27b38 <fputs@plt+0x1e438>
   27b28:	mov	r0, sp
   27b2c:	bl	41cf8 <fputs@plt+0x385f8>
   27b30:	cmp	r0, #0
   27b34:	bne	27b5c <fputs@plt+0x1e45c>
   27b38:	mov	r3, #1
   27b3c:	str	r3, [r4, #504]	; 0x1f8
   27b40:	bl	27424 <fputs@plt+0x1dd24>
   27b44:	ldr	r2, [sp, #4]
   27b48:	ldr	r3, [r5]
   27b4c:	cmp	r2, r3
   27b50:	bne	27b70 <fputs@plt+0x1e470>
   27b54:	add	sp, sp, #12
   27b58:	pop	{r4, r5, pc}
   27b5c:	ldr	r3, [sp]
   27b60:	adds	r3, r3, #0
   27b64:	movne	r3, #1
   27b68:	str	r3, [r4, #504]	; 0x1f8
   27b6c:	b	27b40 <fputs@plt+0x1e440>
   27b70:	bl	95d4 <__stack_chk_fail@plt>
   27b74:	andeq	r0, r7, r0, asr #29
   27b78:	push	{r4, r5, lr}
   27b7c:	movw	r5, #3232	; 0xca0
   27b80:	movt	r5, #7
   27b84:	sub	sp, sp, #12
   27b88:	ldr	r3, [r5]
   27b8c:	mov	r0, sp
   27b90:	str	r3, [sp, #4]
   27b94:	bl	41cf8 <fputs@plt+0x385f8>
   27b98:	cmp	r0, #0
   27b9c:	beq	27be8 <fputs@plt+0x1e4e8>
   27ba0:	movw	r4, #3632	; 0xe30
   27ba4:	movt	r4, #7
   27ba8:	ldr	r3, [r4, #164]	; 0xa4
   27bac:	cmp	r3, #19
   27bb0:	bne	27bc8 <fputs@plt+0x1e4c8>
   27bb4:	ldr	r0, [pc, #76]	; 27c08 <fputs@plt+0x1e508>
   27bb8:	bl	2304c <fputs@plt+0x1994c>
   27bbc:	ldr	r3, [r4, #164]	; 0xa4
   27bc0:	cmp	r3, #19
   27bc4:	beq	27bb4 <fputs@plt+0x1e4b4>
   27bc8:	cmp	r3, #13
   27bcc:	mov	r0, #0
   27bd0:	beq	27bdc <fputs@plt+0x1e4dc>
   27bd4:	mov	r1, r0
   27bd8:	bl	261ec <fputs@plt+0x1caec>
   27bdc:	ldr	r1, [sp]
   27be0:	sub	r1, r1, #1
   27be4:	bl	1ac0c <fputs@plt+0x1150c>
   27be8:	bl	27424 <fputs@plt+0x1dd24>
   27bec:	ldr	r2, [sp, #4]
   27bf0:	ldr	r3, [r5]
   27bf4:	cmp	r2, r3
   27bf8:	bne	27c04 <fputs@plt+0x1e504>
   27bfc:	add	sp, sp, #12
   27c00:	pop	{r4, r5, pc}
   27c04:	bl	95d4 <__stack_chk_fail@plt>
   27c08:	andeq	r0, r7, r0, asr #29
   27c0c:	push	{r4, r5, lr}
   27c10:	movw	r4, #3632	; 0xe30
   27c14:	movt	r4, #7
   27c18:	movw	r5, #3232	; 0xca0
   27c1c:	movt	r5, #7
   27c20:	sub	sp, sp, #36	; 0x24
   27c24:	ldr	r3, [r4, #164]	; 0xa4
   27c28:	ldr	r2, [r5]
   27c2c:	cmp	r3, #19
   27c30:	str	r2, [sp, #28]
   27c34:	bne	27c4c <fputs@plt+0x1e54c>
   27c38:	ldr	r0, [pc, #352]	; 27da0 <fputs@plt+0x1e6a0>
   27c3c:	bl	2304c <fputs@plt+0x1994c>
   27c40:	ldr	r3, [r4, #164]	; 0xa4
   27c44:	cmp	r3, #19
   27c48:	beq	27c38 <fputs@plt+0x1e538>
   27c4c:	cmp	r3, #13
   27c50:	beq	27c90 <fputs@plt+0x1e590>
   27c54:	cmp	r3, #2
   27c58:	movw	r0, #3632	; 0xe30
   27c5c:	ldrb	r1, [r4, #152]	; 0x98
   27c60:	movt	r0, #7
   27c64:	movne	r1, #0
   27c68:	beq	27cac <fputs@plt+0x1e5ac>
   27c6c:	add	r0, sp, #8
   27c70:	bl	440ec <fputs@plt+0x3a9ec>
   27c74:	movw	r3, #45408	; 0xb160
   27c78:	movt	r3, #6
   27c7c:	ldr	r3, [r3, #4]
   27c80:	tst	r3, #32
   27c84:	bne	27d64 <fputs@plt+0x1e664>
   27c88:	mov	r1, #105	; 0x69
   27c8c:	strb	r1, [r4, #104]	; 0x68
   27c90:	bl	27424 <fputs@plt+0x1dd24>
   27c94:	ldr	r2, [sp, #28]
   27c98:	ldr	r3, [r5]
   27c9c:	cmp	r2, r3
   27ca0:	bne	27d88 <fputs@plt+0x1e688>
   27ca4:	add	sp, sp, #36	; 0x24
   27ca8:	pop	{r4, r5, pc}
   27cac:	cmp	r1, #117	; 0x75
   27cb0:	bne	27ccc <fputs@plt+0x1e5cc>
   27cb4:	mov	r2, #0
   27cb8:	mov	r3, #0
   27cbc:	movt	r3, #16368	; 0x3ff0
   27cc0:	strd	r2, [r0, #96]	; 0x60
   27cc4:	strb	r1, [r4, #104]	; 0x68
   27cc8:	b	27c90 <fputs@plt+0x1e590>
   27ccc:	cmp	r1, #105	; 0x69
   27cd0:	beq	27d0c <fputs@plt+0x1e60c>
   27cd4:	cmp	r1, #99	; 0x63
   27cd8:	beq	27d24 <fputs@plt+0x1e624>
   27cdc:	cmp	r1, #112	; 0x70
   27ce0:	beq	27d44 <fputs@plt+0x1e644>
   27ce4:	cmp	r1, #80	; 0x50
   27ce8:	bne	27c6c <fputs@plt+0x1e56c>
   27cec:	vmov.f64	d6, #24	; 0x40c00000  6.0
   27cf0:	movw	r3, #15132	; 0x3b1c
   27cf4:	movt	r3, #7
   27cf8:	vldr	s14, [r3]
   27cfc:	vcvt.f64.s32	d7, s14
   27d00:	vdiv.f64	d7, d7, d6
   27d04:	vstr	d7, [r0, #96]	; 0x60
   27d08:	b	27cc4 <fputs@plt+0x1e5c4>
   27d0c:	movw	r3, #15132	; 0x3b1c
   27d10:	movt	r3, #7
   27d14:	vldr	s14, [r3]
   27d18:	vcvt.f64.s32	d7, s14
   27d1c:	vstr	d7, [r0, #96]	; 0x60
   27d20:	b	27cc4 <fputs@plt+0x1e5c4>
   27d24:	movw	r3, #15132	; 0x3b1c
   27d28:	movt	r3, #7
   27d2c:	vldr	s14, [r3]
   27d30:	vcvt.f64.s32	d7, s14
   27d34:	vldr	d6, [pc, #84]	; 27d90 <fputs@plt+0x1e690>
   27d38:	vdiv.f64	d7, d7, d6
   27d3c:	vstr	d7, [r0, #96]	; 0x60
   27d40:	b	27cc4 <fputs@plt+0x1e5c4>
   27d44:	movw	r3, #15132	; 0x3b1c
   27d48:	movt	r3, #7
   27d4c:	vldr	s14, [r3]
   27d50:	vcvt.f64.s32	d7, s14
   27d54:	vldr	d6, [pc, #60]	; 27d98 <fputs@plt+0x1e698>
   27d58:	vdiv.f64	d7, d7, d6
   27d5c:	vstr	d7, [r0, #96]	; 0x60
   27d60:	b	27cc4 <fputs@plt+0x1e5c4>
   27d64:	movw	r3, #18728	; 0x4928
   27d68:	add	r2, sp, #8
   27d6c:	movt	r3, #7
   27d70:	movw	r1, #61016	; 0xee58
   27d74:	str	r3, [sp]
   27d78:	mov	r0, #0
   27d7c:	movt	r1, #4
   27d80:	bl	1c8f4 <fputs@plt+0x131f4>
   27d84:	b	27c88 <fputs@plt+0x1e588>
   27d88:	bl	95d4 <__stack_chk_fail@plt>
   27d8c:	nop	{0}
   27d90:	ldrhi	fp, [lr, #-2130]	; 0xfffff7ae
   27d94:	andmi	r5, r4, fp, ror #3
   27d98:	andeq	r0, r0, r0
   27d9c:	subsmi	r0, r2, r0
   27da0:	andeq	r0, r7, r0, asr #29
   27da4:	push	{r4, r5, lr}
   27da8:	movw	r4, #3632	; 0xe30
   27dac:	movt	r4, #7
   27db0:	movw	r5, #3232	; 0xca0
   27db4:	movt	r5, #7
   27db8:	sub	sp, sp, #20
   27dbc:	ldr	r3, [r4, #164]	; 0xa4
   27dc0:	mov	r1, #0
   27dc4:	ldr	r2, [r5]
   27dc8:	cmp	r3, #19
   27dcc:	str	r1, [sp, #4]
   27dd0:	str	r2, [sp, #12]
   27dd4:	bne	27dec <fputs@plt+0x1e6ec>
   27dd8:	ldr	r0, [pc, #248]	; 27ed8 <fputs@plt+0x1e7d8>
   27ddc:	bl	2304c <fputs@plt+0x1994c>
   27de0:	ldr	r3, [r4, #164]	; 0xa4
   27de4:	cmp	r3, #19
   27de8:	beq	27dd8 <fputs@plt+0x1e6d8>
   27dec:	cmp	r3, #13
   27df0:	beq	27e08 <fputs@plt+0x1e708>
   27df4:	add	r0, sp, #4
   27df8:	mov	r1, #109	; 0x6d
   27dfc:	bl	42030 <fputs@plt+0x38930>
   27e00:	cmp	r0, #0
   27e04:	bne	27e3c <fputs@plt+0x1e73c>
   27e08:	vmov.f64	d6, #240	; 0xbf800000 -1.0
   27e0c:	movw	r3, #45408	; 0xb160
   27e10:	movt	r3, #6
   27e14:	vldr	d7, [r3, #56]	; 0x38
   27e18:	vsub.f64	d7, d6, d7
   27e1c:	vstr	d7, [r3, #56]	; 0x38
   27e20:	bl	27424 <fputs@plt+0x1dd24>
   27e24:	ldr	r2, [sp, #12]
   27e28:	ldr	r3, [r5]
   27e2c:	cmp	r2, r3
   27e30:	bne	27ed4 <fputs@plt+0x1e7d4>
   27e34:	add	sp, sp, #20
   27e38:	pop	{r4, r5, pc}
   27e3c:	mov	r1, #0
   27e40:	add	r0, sp, #8
   27e44:	bl	408ac <fputs@plt+0x371ac>
   27e48:	ldmib	sp, {r2, r3}
   27e4c:	cmp	r2, r3
   27e50:	blt	27ebc <fputs@plt+0x1e7bc>
   27e54:	movw	r3, #3424	; 0xd60
   27e58:	movt	r3, #7
   27e5c:	ldr	r0, [r3]
   27e60:	add	r0, r0, #24
   27e64:	bl	10a94 <fputs@plt+0x7394>
   27e68:	mov	r1, r0
   27e6c:	add	r0, sp, #8
   27e70:	bl	408ac <fputs@plt+0x371ac>
   27e74:	movw	r3, #45508	; 0xb1c4
   27e78:	movt	r3, #6
   27e7c:	ldmib	sp, {r1, r2}
   27e80:	ldr	r3, [r3]
   27e84:	cmp	r2, #0
   27e88:	mul	r1, r1, r3
   27e8c:	mulne	r2, r2, r3
   27e90:	vmov	s11, r1
   27e94:	vmovne	s14, r2
   27e98:	vcvt.f64.s32	d6, s11
   27e9c:	vmoveq	s11, r3
   27ea0:	movw	r3, #45408	; 0xb160
   27ea4:	movt	r3, #6
   27ea8:	vcvteq.f64.s32	d7, s11
   27eac:	vcvtne.f64.s32	d7, s14
   27eb0:	vdiv.f64	d7, d6, d7
   27eb4:	vstr	d7, [r3, #56]	; 0x38
   27eb8:	b	27e20 <fputs@plt+0x1e720>
   27ebc:	add	r0, sp, #8
   27ec0:	mov	r1, #0
   27ec4:	bl	408ac <fputs@plt+0x371ac>
   27ec8:	ldr	r3, [sp, #8]
   27ecc:	str	r3, [sp, #4]
   27ed0:	b	27e54 <fputs@plt+0x1e754>
   27ed4:	bl	95d4 <__stack_chk_fail@plt>
   27ed8:	andeq	r0, r7, r0, asr #29
   27edc:	push	{r4, r5, lr}
   27ee0:	movw	r4, #3632	; 0xe30
   27ee4:	movt	r4, #7
   27ee8:	movw	r5, #3232	; 0xca0
   27eec:	movt	r5, #7
   27ef0:	sub	sp, sp, #28
   27ef4:	ldr	r3, [r4, #164]	; 0xa4
   27ef8:	ldr	r2, [r5]
   27efc:	cmp	r3, #19
   27f00:	str	r2, [sp, #20]
   27f04:	bne	27f1c <fputs@plt+0x1e81c>
   27f08:	ldr	r0, [pc, #292]	; 28034 <fputs@plt+0x1e934>
   27f0c:	bl	2304c <fputs@plt+0x1994c>
   27f10:	ldr	r3, [r4, #164]	; 0xa4
   27f14:	cmp	r3, #19
   27f18:	beq	27f08 <fputs@plt+0x1e808>
   27f1c:	bic	r3, r3, #16
   27f20:	cmp	r3, #13
   27f24:	beq	27f64 <fputs@plt+0x1e864>
   27f28:	add	r0, sp, #12
   27f2c:	bl	41cf8 <fputs@plt+0x385f8>
   27f30:	cmp	r0, #0
   27f34:	beq	27f44 <fputs@plt+0x1e844>
   27f38:	ldr	r3, [sp, #12]
   27f3c:	cmp	r3, #255	; 0xff
   27f40:	bls	27f88 <fputs@plt+0x1e888>
   27f44:	movw	r2, #18728	; 0x4928
   27f48:	movt	r2, #7
   27f4c:	movw	r1, #61100	; 0xeeac
   27f50:	str	r2, [sp]
   27f54:	movt	r1, #4
   27f58:	mov	r3, r2
   27f5c:	mov	r0, #2
   27f60:	bl	1c8f4 <fputs@plt+0x131f4>
   27f64:	bl	27424 <fputs@plt+0x1dd24>
   27f68:	ldr	r2, [sp, #20]
   27f6c:	ldr	r3, [r5]
   27f70:	cmp	r2, r3
   27f74:	bne	28030 <fputs@plt+0x1e930>
   27f78:	add	sp, sp, #28
   27f7c:	pop	{r4, r5, pc}
   27f80:	ldr	r0, [pc, #172]	; 28034 <fputs@plt+0x1e934>
   27f84:	bl	2304c <fputs@plt+0x1994c>
   27f88:	ldr	r3, [r4, #164]	; 0xa4
   27f8c:	cmp	r3, #19
   27f90:	beq	27f80 <fputs@plt+0x1e880>
   27f94:	cmp	r3, #13
   27f98:	beq	2800c <fputs@plt+0x1e90c>
   27f9c:	add	r0, sp, #16
   27fa0:	bl	41cf8 <fputs@plt+0x385f8>
   27fa4:	cmp	r0, #0
   27fa8:	beq	27fe8 <fputs@plt+0x1e8e8>
   27fac:	ldr	r2, [sp, #16]
   27fb0:	cmp	r2, #255	; 0xff
   27fb4:	bhi	27fe8 <fputs@plt+0x1e8e8>
   27fb8:	ldr	r1, [sp, #12]
   27fbc:	ldr	r3, [r4, #164]	; 0xa4
   27fc0:	add	r1, r4, r1
   27fc4:	cmp	r3, #19
   27fc8:	strb	r2, [r1, #2748]	; 0xabc
   27fcc:	bne	27f1c <fputs@plt+0x1e81c>
   27fd0:	ldr	r0, [pc, #92]	; 28034 <fputs@plt+0x1e934>
   27fd4:	bl	2304c <fputs@plt+0x1994c>
   27fd8:	ldr	r3, [r4, #164]	; 0xa4
   27fdc:	cmp	r3, #19
   27fe0:	beq	27fd0 <fputs@plt+0x1e8d0>
   27fe4:	b	27f1c <fputs@plt+0x1e81c>
   27fe8:	movw	r2, #18728	; 0x4928
   27fec:	movt	r2, #7
   27ff0:	movw	r1, #61160	; 0xeee8
   27ff4:	str	r2, [sp]
   27ff8:	movt	r1, #4
   27ffc:	mov	r3, r2
   28000:	mov	r0, #2
   28004:	bl	1c8f4 <fputs@plt+0x131f4>
   28008:	b	27f64 <fputs@plt+0x1e864>
   2800c:	movw	r2, #18728	; 0x4928
   28010:	movt	r2, #7
   28014:	movw	r1, #61068	; 0xee8c
   28018:	str	r2, [sp]
   2801c:	movt	r1, #4
   28020:	mov	r3, r2
   28024:	mov	r0, #2
   28028:	bl	1c8f4 <fputs@plt+0x131f4>
   2802c:	b	27f64 <fputs@plt+0x1e864>
   28030:	bl	95d4 <__stack_chk_fail@plt>
   28034:	andeq	r0, r7, r0, asr #29
   28038:	push	{r4, r5, lr}
   2803c:	movw	r4, #3632	; 0xe30
   28040:	movt	r4, #7
   28044:	movw	r5, #3232	; 0xca0
   28048:	movt	r5, #7
   2804c:	sub	sp, sp, #44	; 0x2c
   28050:	ldr	r3, [r4, #164]	; 0xa4
   28054:	ldr	r2, [r5]
   28058:	cmp	r3, #19
   2805c:	str	r2, [sp, #36]	; 0x24
   28060:	bne	28078 <fputs@plt+0x1e978>
   28064:	ldr	r0, [pc, #196]	; 28130 <fputs@plt+0x1ea30>
   28068:	bl	2304c <fputs@plt+0x1994c>
   2806c:	ldr	r3, [r4, #164]	; 0xa4
   28070:	cmp	r3, #19
   28074:	beq	28064 <fputs@plt+0x1e964>
   28078:	cmp	r3, #13
   2807c:	beq	28090 <fputs@plt+0x1e990>
   28080:	add	r0, sp, #12
   28084:	bl	41cf8 <fputs@plt+0x385f8>
   28088:	cmp	r0, #0
   2808c:	bne	280c0 <fputs@plt+0x1e9c0>
   28090:	movw	r3, #45408	; 0xb160
   28094:	movt	r3, #6
   28098:	movw	r2, #65535	; 0xffff
   2809c:	movt	r2, #31
   280a0:	str	r2, [r3, #4]
   280a4:	bl	27424 <fputs@plt+0x1dd24>
   280a8:	ldr	r2, [sp, #36]	; 0x24
   280ac:	ldr	r3, [r5]
   280b0:	cmp	r2, r3
   280b4:	bne	2812c <fputs@plt+0x1ea2c>
   280b8:	add	sp, sp, #44	; 0x2c
   280bc:	pop	{r4, r5, pc}
   280c0:	ldr	r3, [sp, #12]
   280c4:	movw	r4, #45408	; 0xb160
   280c8:	movt	r4, #6
   280cc:	lsrs	r2, r3, #21
   280d0:	streq	r3, [r4, #4]
   280d4:	beq	280a4 <fputs@plt+0x1e9a4>
   280d8:	movw	r1, #65535	; 0xffff
   280dc:	add	r0, sp, #16
   280e0:	movt	r1, #31
   280e4:	bl	440cc <fputs@plt+0x3a9cc>
   280e8:	ldr	r3, [r4, #4]
   280ec:	tst	r3, #64	; 0x40
   280f0:	bne	28108 <fputs@plt+0x1ea08>
   280f4:	ldr	r3, [sp, #12]
   280f8:	ubfx	r3, r3, #0, #21
   280fc:	str	r3, [sp, #12]
   28100:	str	r3, [r4, #4]
   28104:	b	280a4 <fputs@plt+0x1e9a4>
   28108:	movw	r3, #18728	; 0x4928
   2810c:	add	r2, sp, #16
   28110:	movt	r3, #7
   28114:	movw	r1, #61220	; 0xef24
   28118:	str	r3, [sp]
   2811c:	mov	r0, #0
   28120:	movt	r1, #4
   28124:	bl	1c8f4 <fputs@plt+0x131f4>
   28128:	b	280f4 <fputs@plt+0x1e9f4>
   2812c:	bl	95d4 <__stack_chk_fail@plt>
   28130:	andeq	r0, r7, r0, asr #29
   28134:	push	{r4, r5, lr}
   28138:	movw	r4, #3632	; 0xe30
   2813c:	movt	r4, #7
   28140:	movw	r5, #3232	; 0xca0
   28144:	movt	r5, #7
   28148:	sub	sp, sp, #12
   2814c:	ldr	r3, [r4, #164]	; 0xa4
   28150:	ldr	r2, [r5]
   28154:	cmp	r3, #19
   28158:	str	r2, [sp, #4]
   2815c:	bne	28174 <fputs@plt+0x1ea74>
   28160:	ldr	r0, [pc, #112]	; 281d8 <fputs@plt+0x1ead8>
   28164:	bl	2304c <fputs@plt+0x1994c>
   28168:	ldr	r3, [r4, #164]	; 0xa4
   2816c:	cmp	r3, #19
   28170:	beq	28160 <fputs@plt+0x1ea60>
   28174:	cmp	r3, #13
   28178:	beq	2818c <fputs@plt+0x1ea8c>
   2817c:	mov	r0, sp
   28180:	bl	41cf8 <fputs@plt+0x385f8>
   28184:	cmp	r0, #0
   28188:	bne	281b8 <fputs@plt+0x1eab8>
   2818c:	movw	r3, #45408	; 0xb160
   28190:	movt	r3, #6
   28194:	mov	r2, #1
   28198:	str	r2, [r3, #44]	; 0x2c
   2819c:	bl	27424 <fputs@plt+0x1dd24>
   281a0:	ldr	r2, [sp, #4]
   281a4:	ldr	r3, [r5]
   281a8:	cmp	r2, r3
   281ac:	bne	281d4 <fputs@plt+0x1ead4>
   281b0:	add	sp, sp, #12
   281b4:	pop	{r4, r5, pc}
   281b8:	ldr	r2, [sp]
   281bc:	movw	r3, #45408	; 0xb160
   281c0:	movt	r3, #6
   281c4:	adds	r2, r2, #0
   281c8:	movne	r2, #1
   281cc:	str	r2, [r3, #44]	; 0x2c
   281d0:	b	2819c <fputs@plt+0x1ea9c>
   281d4:	bl	95d4 <__stack_chk_fail@plt>
   281d8:	andeq	r0, r7, r0, asr #29
   281dc:	push	{r4, r5, r6, lr}
   281e0:	movw	r4, #3632	; 0xe30
   281e4:	movt	r4, #7
   281e8:	movw	r5, #3232	; 0xca0
   281ec:	movt	r5, #7
   281f0:	sub	sp, sp, #16
   281f4:	ldr	r1, [r4, #504]	; 0x1f8
   281f8:	mov	r6, r0
   281fc:	ldr	r3, [r5]
   28200:	cmp	r1, #0
   28204:	str	r3, [sp, #12]
   28208:	bne	28218 <fputs@plt+0x1eb18>
   2820c:	b	2826c <fputs@plt+0x1eb6c>
   28210:	ldr	r0, [pc, #200]	; 282e0 <fputs@plt+0x1ebe0>
   28214:	bl	2304c <fputs@plt+0x1994c>
   28218:	ldr	r3, [r4, #164]	; 0xa4
   2821c:	cmp	r3, #19
   28220:	beq	28210 <fputs@plt+0x1eb10>
   28224:	cmp	r3, #2
   28228:	ldrb	r3, [r4, #152]	; 0x98
   2822c:	movw	r4, #3632	; 0xe30
   28230:	movt	r4, #7
   28234:	movne	r3, #0
   28238:	strbne	r3, [sp, #8]
   2823c:	beq	28274 <fputs@plt+0x1eb74>
   28240:	mov	r0, r6
   28244:	bl	2606c <fputs@plt+0x1c96c>
   28248:	movw	r3, #20012	; 0x4e2c
   2824c:	movt	r3, #7
   28250:	ldr	r0, [r3]
   28254:	ldr	r2, [sp, #12]
   28258:	ldr	r3, [r5]
   2825c:	cmp	r2, r3
   28260:	bne	282dc <fputs@plt+0x1ebdc>
   28264:	add	sp, sp, #16
   28268:	pop	{r4, r5, r6, pc}
   2826c:	bl	261ec <fputs@plt+0x1caec>
   28270:	b	28254 <fputs@plt+0x1eb54>
   28274:	cmp	r3, #0
   28278:	strb	r3, [sp, #8]
   2827c:	beq	28240 <fputs@plt+0x1eb40>
   28280:	add	r0, r4, #144	; 0x90
   28284:	bl	2304c <fputs@plt+0x1994c>
   28288:	ldr	r3, [r4, #164]	; 0xa4
   2828c:	ldrb	r2, [r4, #152]	; 0x98
   28290:	cmp	r3, #2
   28294:	movne	r3, #0
   28298:	strbne	r3, [sp, #9]
   2829c:	beq	282bc <fputs@plt+0x1ebbc>
   282a0:	bl	1d080 <fputs@plt+0x13980>
   282a4:	add	r0, sp, #4
   282a8:	add	r1, sp, #8
   282ac:	mov	r2, #0
   282b0:	bl	4a4a0 <_ZdlPv@@Base+0x1450>
   282b4:	ldr	r0, [sp, #4]
   282b8:	b	28254 <fputs@plt+0x1eb54>
   282bc:	cmp	r2, #0
   282c0:	strb	r2, [sp, #9]
   282c4:	beq	282a0 <fputs@plt+0x1eba0>
   282c8:	mov	r2, #0
   282cc:	mov	r3, #19
   282d0:	strb	r2, [sp, #10]
   282d4:	str	r3, [r4, #164]	; 0xa4
   282d8:	b	282a4 <fputs@plt+0x1eba4>
   282dc:	bl	95d4 <__stack_chk_fail@plt>
   282e0:	andeq	r0, r7, r0, asr #29
   282e4:	push	{r3, lr}
   282e8:	mov	r0, #0
   282ec:	bl	281dc <fputs@plt+0x1eadc>
   282f0:	movw	r3, #3632	; 0xe30
   282f4:	movt	r3, #7
   282f8:	str	r0, [r3, #3004]	; 0xbbc
   282fc:	pop	{r3, lr}
   28300:	b	27424 <fputs@plt+0x1dd24>
   28304:	push	{r3, lr}
   28308:	mov	r0, #0
   2830c:	bl	281dc <fputs@plt+0x1eadc>
   28310:	movw	r3, #3632	; 0xe30
   28314:	movt	r3, #7
   28318:	str	r0, [r3, #176]	; 0xb0
   2831c:	pop	{r3, lr}
   28320:	b	27424 <fputs@plt+0x1dd24>
   28324:	push	{r3, lr}
   28328:	mov	r0, #0
   2832c:	bl	281dc <fputs@plt+0x1eadc>
   28330:	movw	r3, #3632	; 0xe30
   28334:	movt	r3, #7
   28338:	str	r0, [r3, #3008]	; 0xbc0
   2833c:	pop	{r3, lr}
   28340:	b	27424 <fputs@plt+0x1dd24>
   28344:	push	{r4, r5, r6, r7, lr}
   28348:	movw	r4, #3232	; 0xca0
   2834c:	movt	r4, #7
   28350:	sub	sp, sp, #36	; 0x24
   28354:	mov	r0, #1
   28358:	ldr	r3, [r4]
   2835c:	str	r3, [sp, #28]
   28360:	bl	281dc <fputs@plt+0x1eadc>
   28364:	subs	r6, r0, #0
   28368:	beq	283e0 <fputs@plt+0x1ece0>
   2836c:	bl	48dd8 <fputs@plt+0x3f6d8>
   28370:	subs	r5, r0, #0
   28374:	beq	28418 <fputs@plt+0x1ed18>
   28378:	mov	r0, r5
   2837c:	bl	4b440 <_ZdlPv@@Base+0x23f0>
   28380:	cmp	r0, #0
   28384:	addne	r5, r0, #1
   28388:	mov	r0, #1
   2838c:	bl	281dc <fputs@plt+0x1eadc>
   28390:	subs	r7, r0, #0
   28394:	beq	2845c <fputs@plt+0x1ed5c>
   28398:	bl	48dd8 <fputs@plt+0x3f6d8>
   2839c:	subs	r6, r0, #0
   283a0:	beq	2847c <fputs@plt+0x1ed7c>
   283a4:	mov	r0, r6
   283a8:	bl	4b440 <_ZdlPv@@Base+0x23f0>
   283ac:	cmp	r0, #0
   283b0:	addne	r6, r0, #1
   283b4:	mov	r0, r5
   283b8:	mov	r1, r6
   283bc:	bl	96d0 <strcmp@plt>
   283c0:	mov	r1, r5
   283c4:	subs	r2, r0, #0
   283c8:	add	r0, sp, #8
   283cc:	bne	283fc <fputs@plt+0x1ecfc>
   283d0:	bl	4a4a0 <_ZdlPv@@Base+0x1450>
   283d4:	ldr	r0, [pc, #188]	; 28498 <fputs@plt+0x1ed98>
   283d8:	ldr	r1, [sp, #8]
   283dc:	bl	b5d0 <fputs@plt+0x1ed0>
   283e0:	bl	27424 <fputs@plt+0x1dd24>
   283e4:	ldr	r2, [sp, #28]
   283e8:	ldr	r3, [r4]
   283ec:	cmp	r2, r3
   283f0:	bne	28494 <fputs@plt+0x1ed94>
   283f4:	add	sp, sp, #36	; 0x24
   283f8:	pop	{r4, r5, r6, r7, pc}
   283fc:	mov	r2, #0
   28400:	bl	4a4a0 <_ZdlPv@@Base+0x1450>
   28404:	mov	r2, r6
   28408:	ldr	r1, [sp, #8]
   2840c:	ldr	r0, [pc, #132]	; 28498 <fputs@plt+0x1ed98>
   28410:	bl	b39c <fputs@plt+0x1c9c>
   28414:	b	283e0 <fputs@plt+0x1ece0>
   28418:	mov	r0, r6
   2841c:	bl	4a908 <_ZdlPv@@Base+0x18b8>
   28420:	subs	r5, r0, #0
   28424:	moveq	r1, r6
   28428:	bne	28378 <fputs@plt+0x1ec78>
   2842c:	add	r0, sp, #8
   28430:	bl	440a0 <fputs@plt+0x3a9a0>
   28434:	add	r2, sp, #8
   28438:	mov	r0, #2
   2843c:	movw	r3, #18728	; 0x4928
   28440:	movw	r1, #61260	; 0xef4c
   28444:	movt	r3, #7
   28448:	movt	r1, #4
   2844c:	str	r3, [sp]
   28450:	bl	1c8f4 <fputs@plt+0x131f4>
   28454:	bl	27424 <fputs@plt+0x1dd24>
   28458:	b	283e4 <fputs@plt+0x1ece4>
   2845c:	mov	r1, r5
   28460:	mov	r2, r7
   28464:	add	r0, sp, #8
   28468:	bl	4a4a0 <_ZdlPv@@Base+0x1450>
   2846c:	ldr	r1, [sp, #8]
   28470:	ldr	r0, [pc, #32]	; 28498 <fputs@plt+0x1ed98>
   28474:	bl	b5d0 <fputs@plt+0x1ed0>
   28478:	b	283e0 <fputs@plt+0x1ece0>
   2847c:	mov	r0, r7
   28480:	bl	4a908 <_ZdlPv@@Base+0x18b8>
   28484:	subs	r6, r0, #0
   28488:	bne	283a4 <fputs@plt+0x1eca4>
   2848c:	mov	r1, r7
   28490:	b	2842c <fputs@plt+0x1ed2c>
   28494:	bl	95d4 <__stack_chk_fail@plt>
   28498:	andeq	r1, r7, r0, asr #17
   2849c:	push	{r3, lr}
   284a0:	b	284a8 <fputs@plt+0x1eda8>
   284a4:	bl	b84c <fputs@plt+0x214c>
   284a8:	mov	r0, #0
   284ac:	bl	281dc <fputs@plt+0x1eadc>
   284b0:	subs	r1, r0, #0
   284b4:	ldr	r0, [pc, #8]	; 284c4 <fputs@plt+0x1edc4>
   284b8:	bne	284a4 <fputs@plt+0x1eda4>
   284bc:	pop	{r3, lr}
   284c0:	b	27424 <fputs@plt+0x1dd24>
   284c4:	andeq	r0, r7, r0, ror #28
   284c8:	push	{r4, lr}
   284cc:	mov	r0, #1
   284d0:	bl	281dc <fputs@plt+0x1eadc>
   284d4:	subs	r4, r0, #0
   284d8:	beq	284f8 <fputs@plt+0x1edf8>
   284dc:	mov	r0, #1
   284e0:	bl	281dc <fputs@plt+0x1eadc>
   284e4:	subs	r2, r0, #0
   284e8:	beq	284f8 <fputs@plt+0x1edf8>
   284ec:	mov	r1, r4
   284f0:	ldr	r0, [pc, #8]	; 28500 <fputs@plt+0x1ee00>
   284f4:	bl	b818 <fputs@plt+0x2118>
   284f8:	pop	{r4, lr}
   284fc:	b	27424 <fputs@plt+0x1dd24>
   28500:	andeq	r0, r7, r0, ror #28
   28504:	push	{r4, r5, r6, lr}
   28508:	movw	r4, #3232	; 0xca0
   2850c:	movt	r4, #7
   28510:	sub	sp, sp, #32
   28514:	mov	r0, #1
   28518:	ldr	r3, [r4]
   2851c:	str	r3, [sp, #28]
   28520:	bl	281dc <fputs@plt+0x1eadc>
   28524:	subs	r5, r0, #0
   28528:	beq	28554 <fputs@plt+0x1ee54>
   2852c:	mov	r0, #1
   28530:	bl	281dc <fputs@plt+0x1eadc>
   28534:	subs	r6, r0, #0
   28538:	beq	28554 <fputs@plt+0x1ee54>
   2853c:	mov	r1, r5
   28540:	ldr	r0, [pc, #112]	; 285b8 <fputs@plt+0x1eeb8>
   28544:	mov	r2, r6
   28548:	bl	b864 <fputs@plt+0x2164>
   2854c:	subs	r5, r0, #0
   28550:	beq	28570 <fputs@plt+0x1ee70>
   28554:	bl	27424 <fputs@plt+0x1dd24>
   28558:	ldr	r2, [sp, #28]
   2855c:	ldr	r3, [r4]
   28560:	cmp	r2, r3
   28564:	bne	285b4 <fputs@plt+0x1eeb4>
   28568:	add	sp, sp, #32
   2856c:	pop	{r4, r5, r6, pc}
   28570:	mov	r1, r6
   28574:	add	r0, sp, #8
   28578:	bl	440a0 <fputs@plt+0x3a9a0>
   2857c:	movw	r3, #45408	; 0xb160
   28580:	movt	r3, #6
   28584:	ldr	r3, [r3, #4]
   28588:	tst	r3, #512	; 0x200
   2858c:	beq	28554 <fputs@plt+0x1ee54>
   28590:	movw	r3, #18728	; 0x4928
   28594:	mov	r0, r5
   28598:	movt	r3, #7
   2859c:	add	r2, sp, #8
   285a0:	str	r3, [sp]
   285a4:	movw	r1, #56724	; 0xdd94
   285a8:	movt	r1, #4
   285ac:	bl	1c8f4 <fputs@plt+0x131f4>
   285b0:	b	28554 <fputs@plt+0x1ee54>
   285b4:	bl	95d4 <__stack_chk_fail@plt>
   285b8:	andeq	r0, r7, r0, ror #28
   285bc:	push	{r4, r5, lr}
   285c0:	mov	r0, #1
   285c4:	sub	sp, sp, #12
   285c8:	bl	281dc <fputs@plt+0x1eadc>
   285cc:	cmp	r0, #0
   285d0:	beq	28680 <fputs@plt+0x1ef80>
   285d4:	bl	1cfa0 <fputs@plt+0x138a0>
   285d8:	ldr	r3, [r0]
   285dc:	ldr	r3, [r3, #12]
   285e0:	blx	r3
   285e4:	subs	r4, r0, #0
   285e8:	beq	286cc <fputs@plt+0x1efcc>
   285ec:	ldr	r3, [r4, #20]
   285f0:	cmp	r3, #1
   285f4:	ldrne	r1, [r4, #16]
   285f8:	bne	28614 <fputs@plt+0x1ef14>
   285fc:	b	286a0 <fputs@plt+0x1efa0>
   28600:	ldr	r1, [r4, #16]
   28604:	sub	r1, r1, #1
   28608:	str	r1, [r4, #16]
   2860c:	cmp	r1, #0
   28610:	beq	286a0 <fputs@plt+0x1efa0>
   28614:	sub	r1, r1, #1
   28618:	mov	r0, r4
   2861c:	bl	1b8c8 <fputs@plt+0x121c8>
   28620:	mov	r5, r0
   28624:	cmp	r5, #139	; 0x8b
   28628:	mov	r0, r4
   2862c:	bne	2868c <fputs@plt+0x1ef8c>
   28630:	ldr	r1, [r4, #16]
   28634:	sub	r3, r1, #1
   28638:	sub	r1, r1, #2
   2863c:	str	r3, [r4, #16]
   28640:	bl	1b8c8 <fputs@plt+0x121c8>
   28644:	cmp	r0, #137	; 0x89
   28648:	mov	r0, r4
   2864c:	beq	28600 <fputs@plt+0x1ef00>
   28650:	ldr	r1, [r4, #16]
   28654:	sub	r1, r1, #1
   28658:	bl	1b8c8 <fputs@plt+0x121c8>
   2865c:	cmp	r0, #138	; 0x8a
   28660:	beq	28600 <fputs@plt+0x1ef00>
   28664:	ldr	r2, [r4, #16]
   28668:	cmp	r2, #0
   2866c:	beq	286a0 <fputs@plt+0x1efa0>
   28670:	mov	r0, r4
   28674:	mov	r1, r5
   28678:	sub	r2, r2, #1
   2867c:	bl	1b868 <fputs@plt+0x12168>
   28680:	add	sp, sp, #12
   28684:	pop	{r4, r5, lr}
   28688:	b	27424 <fputs@plt+0x1dd24>
   2868c:	ldr	r3, [r4, #16]
   28690:	cmp	r3, #0
   28694:	subne	r3, r3, #1
   28698:	strne	r3, [r4, #16]
   2869c:	bne	28680 <fputs@plt+0x1ef80>
   286a0:	movw	r2, #18728	; 0x4928
   286a4:	movt	r2, #7
   286a8:	mov	r0, #2
   286ac:	str	r2, [sp]
   286b0:	mov	r3, r2
   286b4:	movw	r1, #61316	; 0xef84
   286b8:	movt	r1, #4
   286bc:	bl	1c8f4 <fputs@plt+0x131f4>
   286c0:	add	sp, sp, #12
   286c4:	pop	{r4, r5, lr}
   286c8:	b	27424 <fputs@plt+0x1dd24>
   286cc:	movw	r2, #18728	; 0x4928
   286d0:	movt	r2, #7
   286d4:	movw	r1, #61296	; 0xef70
   286d8:	str	r2, [sp]
   286dc:	movt	r1, #4
   286e0:	mov	r3, r2
   286e4:	mov	r0, #2
   286e8:	bl	1c8f4 <fputs@plt+0x131f4>
   286ec:	b	28680 <fputs@plt+0x1ef80>
   286f0:	push	{r4, r5, r6, lr}
   286f4:	movw	r5, #3232	; 0xca0
   286f8:	movt	r5, #7
   286fc:	sub	sp, sp, #152	; 0x98
   28700:	mov	r0, #1
   28704:	ldr	r3, [r5]
   28708:	str	r3, [sp, #148]	; 0x94
   2870c:	bl	281dc <fputs@plt+0x1eadc>
   28710:	cmp	r0, #0
   28714:	beq	287ec <fputs@plt+0x1f0ec>
   28718:	bl	1cfa0 <fputs@plt+0x138a0>
   2871c:	ldr	r3, [r0]
   28720:	ldr	r3, [r3, #12]
   28724:	blx	r3
   28728:	subs	r6, r0, #0
   2872c:	beq	28808 <fputs@plt+0x1f108>
   28730:	add	r0, sp, #16
   28734:	bl	1b5ac <fputs@plt+0x11eac>
   28738:	movw	r3, #20012	; 0x4e2c
   2873c:	movt	r3, #7
   28740:	add	r0, sp, #52	; 0x34
   28744:	mov	r1, r6
   28748:	mov	r2, #0
   2874c:	ldr	r3, [r3]
   28750:	bl	1be38 <fputs@plt+0x12738>
   28754:	mov	r4, #0
   28758:	ldr	r3, [sp, #64]	; 0x40
   2875c:	ldr	r2, [sp, #68]	; 0x44
   28760:	str	r4, [sp, #12]
   28764:	cmp	r3, r2
   28768:	bcs	287a8 <fputs@plt+0x1f0a8>
   2876c:	add	r2, r3, #1
   28770:	str	r2, [sp, #64]	; 0x40
   28774:	ldrb	r1, [r3]
   28778:	cmp	r1, #0
   2877c:	beq	28790 <fputs@plt+0x1f090>
   28780:	uxtb	r1, r1
   28784:	add	r0, sp, #16
   28788:	bl	1ba44 <fputs@plt+0x12344>
   2878c:	b	28758 <fputs@plt+0x1f058>
   28790:	ldr	r0, [sp, #12]
   28794:	add	r1, sp, #16
   28798:	ldr	r3, [r0]
   2879c:	ldr	r3, [r3, #100]	; 0x64
   287a0:	blx	r3
   287a4:	b	28758 <fputs@plt+0x1f058>
   287a8:	add	r0, sp, #52	; 0x34
   287ac:	add	r1, sp, #12
   287b0:	bl	19884 <fputs@plt+0x10184>
   287b4:	cmn	r0, #1
   287b8:	movne	r1, r0
   287bc:	bne	28778 <fputs@plt+0x1f078>
   287c0:	mov	r0, r6
   287c4:	add	r1, sp, #16
   287c8:	bl	1b79c <fputs@plt+0x1209c>
   287cc:	ldr	r3, [pc, #144]	; 28864 <fputs@plt+0x1f164>
   287d0:	add	r0, sp, #76	; 0x4c
   287d4:	str	r3, [sp, #52]	; 0x34
   287d8:	bl	1a170 <fputs@plt+0x10a70>
   287dc:	ldr	r3, [pc, #132]	; 28868 <fputs@plt+0x1f168>
   287e0:	add	r0, sp, #16
   287e4:	str	r3, [sp, #52]	; 0x34
   287e8:	bl	1a170 <fputs@plt+0x10a70>
   287ec:	bl	27424 <fputs@plt+0x1dd24>
   287f0:	ldr	r2, [sp, #148]	; 0x94
   287f4:	ldr	r3, [r5]
   287f8:	cmp	r2, r3
   287fc:	bne	28844 <fputs@plt+0x1f144>
   28800:	add	sp, sp, #152	; 0x98
   28804:	pop	{r4, r5, r6, pc}
   28808:	movw	r2, #18728	; 0x4928
   2880c:	movt	r2, #7
   28810:	movw	r1, #61340	; 0xef9c
   28814:	str	r2, [sp]
   28818:	movt	r1, #4
   2881c:	mov	r3, r2
   28820:	mov	r0, #2
   28824:	bl	1c8f4 <fputs@plt+0x131f4>
   28828:	b	287ec <fputs@plt+0x1f0ec>
   2882c:	add	r0, sp, #16
   28830:	bl	1a170 <fputs@plt+0x10a70>
   28834:	bl	9460 <__cxa_end_cleanup@plt>
   28838:	ldr	r3, [pc, #40]	; 28868 <fputs@plt+0x1f168>
   2883c:	str	r3, [sp, #52]	; 0x34
   28840:	b	2882c <fputs@plt+0x1f12c>
   28844:	bl	95d4 <__stack_chk_fail@plt>
   28848:	ldr	r4, [pc, #20]	; 28864 <fputs@plt+0x1f164>
   2884c:	add	r0, sp, #76	; 0x4c
   28850:	str	r4, [sp, #52]	; 0x34
   28854:	bl	1a170 <fputs@plt+0x10a70>
   28858:	sub	r4, r4, #888	; 0x378
   2885c:	str	r4, [sp, #52]	; 0x34
   28860:	b	2882c <fputs@plt+0x1f12c>
   28864:	andeq	sp, r4, r8, lsr r5
   28868:	andeq	sp, r4, r0, asr #3
   2886c:	push	{r4, r5, r6, lr}
   28870:	movw	r5, #3232	; 0xca0
   28874:	movt	r5, #7
   28878:	sub	sp, sp, #152	; 0x98
   2887c:	mov	r0, #1
   28880:	ldr	r3, [r5]
   28884:	str	r3, [sp, #148]	; 0x94
   28888:	bl	281dc <fputs@plt+0x1eadc>
   2888c:	cmp	r0, #0
   28890:	beq	28978 <fputs@plt+0x1f278>
   28894:	bl	1cfa0 <fputs@plt+0x138a0>
   28898:	ldr	r3, [r0]
   2889c:	ldr	r3, [r3, #12]
   288a0:	blx	r3
   288a4:	subs	r6, r0, #0
   288a8:	beq	28994 <fputs@plt+0x1f294>
   288ac:	add	r0, sp, #16
   288b0:	bl	1b5ac <fputs@plt+0x11eac>
   288b4:	movw	r3, #20012	; 0x4e2c
   288b8:	movt	r3, #7
   288bc:	add	r0, sp, #52	; 0x34
   288c0:	mov	r1, r6
   288c4:	mov	r2, #0
   288c8:	ldr	r3, [r3]
   288cc:	bl	1be38 <fputs@plt+0x12738>
   288d0:	mov	r4, #0
   288d4:	ldr	r3, [sp, #64]	; 0x40
   288d8:	ldr	r2, [sp, #68]	; 0x44
   288dc:	str	r4, [sp, #12]
   288e0:	cmp	r3, r2
   288e4:	bcs	28934 <fputs@plt+0x1f234>
   288e8:	add	r2, r3, #1
   288ec:	str	r2, [sp, #64]	; 0x40
   288f0:	ldrb	r1, [r3]
   288f4:	cmp	r1, #0
   288f8:	beq	2890c <fputs@plt+0x1f20c>
   288fc:	uxtb	r1, r1
   28900:	add	r0, sp, #16
   28904:	bl	1ba44 <fputs@plt+0x12344>
   28908:	b	288d4 <fputs@plt+0x1f1d4>
   2890c:	ldr	r0, [sp, #12]
   28910:	ldr	r3, [r0]
   28914:	ldr	r3, [r3, #12]
   28918:	blx	r3
   2891c:	cmp	r0, #0
   28920:	beq	288d4 <fputs@plt+0x1f1d4>
   28924:	add	r0, sp, #16
   28928:	ldr	r1, [sp, #12]
   2892c:	bl	1bcf4 <fputs@plt+0x125f4>
   28930:	b	288d4 <fputs@plt+0x1f1d4>
   28934:	add	r0, sp, #52	; 0x34
   28938:	add	r1, sp, #12
   2893c:	bl	19884 <fputs@plt+0x10184>
   28940:	cmn	r0, #1
   28944:	movne	r1, r0
   28948:	bne	288f4 <fputs@plt+0x1f1f4>
   2894c:	mov	r0, r6
   28950:	add	r1, sp, #16
   28954:	bl	1b79c <fputs@plt+0x1209c>
   28958:	ldr	r3, [pc, #144]	; 289f0 <fputs@plt+0x1f2f0>
   2895c:	add	r0, sp, #76	; 0x4c
   28960:	str	r3, [sp, #52]	; 0x34
   28964:	bl	1a170 <fputs@plt+0x10a70>
   28968:	ldr	r3, [pc, #132]	; 289f4 <fputs@plt+0x1f2f4>
   2896c:	add	r0, sp, #16
   28970:	str	r3, [sp, #52]	; 0x34
   28974:	bl	1a170 <fputs@plt+0x10a70>
   28978:	bl	27424 <fputs@plt+0x1dd24>
   2897c:	ldr	r2, [sp, #148]	; 0x94
   28980:	ldr	r3, [r5]
   28984:	cmp	r2, r3
   28988:	bne	289d0 <fputs@plt+0x1f2d0>
   2898c:	add	sp, sp, #152	; 0x98
   28990:	pop	{r4, r5, r6, pc}
   28994:	movw	r2, #18728	; 0x4928
   28998:	movt	r2, #7
   2899c:	movw	r1, #61364	; 0xefb4
   289a0:	str	r2, [sp]
   289a4:	movt	r1, #4
   289a8:	mov	r3, r2
   289ac:	mov	r0, #2
   289b0:	bl	1c8f4 <fputs@plt+0x131f4>
   289b4:	b	28978 <fputs@plt+0x1f278>
   289b8:	add	r0, sp, #16
   289bc:	bl	1a170 <fputs@plt+0x10a70>
   289c0:	bl	9460 <__cxa_end_cleanup@plt>
   289c4:	ldr	r3, [pc, #40]	; 289f4 <fputs@plt+0x1f2f4>
   289c8:	str	r3, [sp, #52]	; 0x34
   289cc:	b	289b8 <fputs@plt+0x1f2b8>
   289d0:	bl	95d4 <__stack_chk_fail@plt>
   289d4:	ldr	r4, [pc, #20]	; 289f0 <fputs@plt+0x1f2f0>
   289d8:	add	r0, sp, #76	; 0x4c
   289dc:	str	r4, [sp, #52]	; 0x34
   289e0:	bl	1a170 <fputs@plt+0x10a70>
   289e4:	sub	r4, r4, #888	; 0x378
   289e8:	str	r4, [sp, #52]	; 0x34
   289ec:	b	289b8 <fputs@plt+0x1f2b8>
   289f0:	andeq	sp, r4, r8, lsr r5
   289f4:	andeq	sp, r4, r0, asr #3
   289f8:	push	{r4, r5, r6, lr}
   289fc:	mov	r0, #1
   28a00:	sub	sp, sp, #8
   28a04:	bl	281dc <fputs@plt+0x1eadc>
   28a08:	subs	r3, r0, #0
   28a0c:	beq	28a64 <fputs@plt+0x1f364>
   28a10:	ldrb	r3, [r3]
   28a14:	cmp	r3, #0
   28a18:	beq	28a64 <fputs@plt+0x1f364>
   28a1c:	bl	1cfa0 <fputs@plt+0x138a0>
   28a20:	ldr	r3, [r0]
   28a24:	ldr	r3, [r3, #12]
   28a28:	blx	r3
   28a2c:	subs	r6, r0, #0
   28a30:	beq	28a70 <fputs@plt+0x1f370>
   28a34:	movw	r3, #3424	; 0xd60
   28a38:	movt	r3, #7
   28a3c:	mov	r0, #80	; 0x50
   28a40:	ldr	r5, [r3]
   28a44:	bl	49000 <_Znwj@@Base>
   28a48:	mov	r1, r6
   28a4c:	mov	r2, #0
   28a50:	mov	r4, r0
   28a54:	bl	3f8ec <fputs@plt+0x361ec>
   28a58:	mov	r0, r5
   28a5c:	mov	r1, r4
   28a60:	bl	12040 <fputs@plt+0x8940>
   28a64:	add	sp, sp, #8
   28a68:	pop	{r4, r5, r6, lr}
   28a6c:	b	27424 <fputs@plt+0x1dd24>
   28a70:	movw	r2, #18728	; 0x4928
   28a74:	movt	r2, #7
   28a78:	movw	r1, #59680	; 0xe920
   28a7c:	str	r2, [sp]
   28a80:	movt	r1, #4
   28a84:	mov	r3, r2
   28a88:	mov	r0, #2
   28a8c:	bl	1c8f4 <fputs@plt+0x131f4>
   28a90:	b	28a64 <fputs@plt+0x1f364>
   28a94:	mov	r0, r4
   28a98:	bl	49050 <_ZdlPv@@Base>
   28a9c:	bl	9460 <__cxa_end_cleanup@plt>
   28aa0:	push	{r4, r5, r6, r7, r8, lr}
   28aa4:	movw	r4, #3232	; 0xca0
   28aa8:	movt	r4, #7
   28aac:	sub	sp, sp, #64	; 0x40
   28ab0:	mov	r5, r0
   28ab4:	mov	r0, #1
   28ab8:	ldr	r3, [r4]
   28abc:	str	r3, [sp, #60]	; 0x3c
   28ac0:	bl	281dc <fputs@plt+0x1eadc>
   28ac4:	subs	r6, r0, #0
   28ac8:	beq	28b30 <fputs@plt+0x1f430>
   28acc:	mov	r0, #1
   28ad0:	mov	r1, #0
   28ad4:	bl	261ec <fputs@plt+0x1caec>
   28ad8:	subs	r7, r0, #0
   28adc:	beq	28b30 <fputs@plt+0x1f430>
   28ae0:	bl	96e8 <__errno_location@plt>
   28ae4:	movw	r2, #48184	; 0xbc38
   28ae8:	movt	r2, #4
   28aec:	movw	r1, #58396	; 0xe41c
   28af0:	movt	r1, #4
   28af4:	mov	r8, r0
   28af8:	mov	r0, #0
   28afc:	cmp	r5, r0
   28b00:	str	r0, [r8]
   28b04:	mov	r0, r7
   28b08:	moveq	r1, r2
   28b0c:	bl	9454 <fopen@plt>
   28b10:	subs	r2, r0, #0
   28b14:	beq	28b4c <fputs@plt+0x1f44c>
   28b18:	mov	r1, r6
   28b1c:	ldr	r0, [pc, #156]	; 28bc0 <fputs@plt+0x1f4c0>
   28b20:	bl	b39c <fputs@plt+0x1c9c>
   28b24:	cmp	r0, #0
   28b28:	beq	28b30 <fputs@plt+0x1f430>
   28b2c:	bl	93dc <fclose@plt>
   28b30:	bl	27424 <fputs@plt+0x1dd24>
   28b34:	ldr	r2, [sp, #60]	; 0x3c
   28b38:	ldr	r3, [r4]
   28b3c:	cmp	r2, r3
   28b40:	bne	28bbc <fputs@plt+0x1f4bc>
   28b44:	add	sp, sp, #64	; 0x40
   28b48:	pop	{r4, r5, r6, r7, r8, pc}
   28b4c:	mov	r1, r7
   28b50:	add	r0, sp, #8
   28b54:	bl	440a0 <fputs@plt+0x3a9a0>
   28b58:	cmp	r5, #0
   28b5c:	movw	r3, #61388	; 0xefcc
   28b60:	movt	r3, #4
   28b64:	add	r0, sp, #24
   28b68:	movw	r1, #61400	; 0xefd8
   28b6c:	movt	r1, #4
   28b70:	movne	r1, r3
   28b74:	bl	440a0 <fputs@plt+0x3a9a0>
   28b78:	ldr	r0, [r8]
   28b7c:	bl	9358 <strerror@plt>
   28b80:	add	r7, sp, #40	; 0x28
   28b84:	mov	r1, r0
   28b88:	mov	r0, r7
   28b8c:	bl	440a0 <fputs@plt+0x3a9a0>
   28b90:	str	r7, [sp]
   28b94:	add	r2, sp, #8
   28b98:	add	r3, sp, #24
   28b9c:	mov	r0, #2
   28ba0:	movw	r1, #61408	; 0xefe0
   28ba4:	movt	r1, #4
   28ba8:	bl	1c8f4 <fputs@plt+0x131f4>
   28bac:	mov	r1, r6
   28bb0:	ldr	r0, [pc, #8]	; 28bc0 <fputs@plt+0x1f4c0>
   28bb4:	bl	b5d0 <fputs@plt+0x1ed0>
   28bb8:	b	28b24 <fputs@plt+0x1f424>
   28bbc:	bl	95d4 <__stack_chk_fail@plt>
   28bc0:	strdeq	r1, [r7], -r8
   28bc4:	movw	r3, #3632	; 0xe30
   28bc8:	movt	r3, #7
   28bcc:	push	{lr}		; (str lr, [sp, #-4]!)
   28bd0:	sub	sp, sp, #12
   28bd4:	ldr	r3, [r3, #524]	; 0x20c
   28bd8:	cmp	r3, #0
   28bdc:	beq	28bf0 <fputs@plt+0x1f4f0>
   28be0:	mov	r0, #0
   28be4:	add	sp, sp, #12
   28be8:	pop	{lr}		; (ldr lr, [sp], #4)
   28bec:	b	28aa0 <fputs@plt+0x1f3a0>
   28bf0:	movw	r2, #18728	; 0x4928
   28bf4:	movt	r2, #7
   28bf8:	mov	r0, #2
   28bfc:	str	r2, [sp]
   28c00:	mov	r3, r2
   28c04:	movw	r1, #61436	; 0xeffc
   28c08:	movt	r1, #4
   28c0c:	bl	1c8f4 <fputs@plt+0x131f4>
   28c10:	add	sp, sp, #12
   28c14:	pop	{lr}		; (ldr lr, [sp], #4)
   28c18:	b	27424 <fputs@plt+0x1dd24>
   28c1c:	movw	r3, #3632	; 0xe30
   28c20:	movt	r3, #7
   28c24:	push	{lr}		; (str lr, [sp, #-4]!)
   28c28:	sub	sp, sp, #12
   28c2c:	ldr	r3, [r3, #524]	; 0x20c
   28c30:	cmp	r3, #0
   28c34:	beq	28c48 <fputs@plt+0x1f548>
   28c38:	mov	r0, #1
   28c3c:	add	sp, sp, #12
   28c40:	pop	{lr}		; (ldr lr, [sp], #4)
   28c44:	b	28aa0 <fputs@plt+0x1f3a0>
   28c48:	movw	r2, #18728	; 0x4928
   28c4c:	movt	r2, #7
   28c50:	mov	r0, #2
   28c54:	str	r2, [sp]
   28c58:	mov	r3, r2
   28c5c:	movw	r1, #61476	; 0xf024
   28c60:	movt	r1, #4
   28c64:	bl	1c8f4 <fputs@plt+0x131f4>
   28c68:	add	sp, sp, #12
   28c6c:	pop	{lr}		; (ldr lr, [sp], #4)
   28c70:	b	27424 <fputs@plt+0x1dd24>
   28c74:	push	{r4, r5, lr}
   28c78:	movw	r4, #3232	; 0xca0
   28c7c:	movt	r4, #7
   28c80:	sub	sp, sp, #36	; 0x24
   28c84:	mov	r0, #1
   28c88:	ldr	r3, [r4]
   28c8c:	str	r3, [sp, #28]
   28c90:	bl	281dc <fputs@plt+0x1eadc>
   28c94:	subs	r5, r0, #0
   28c98:	beq	28cb4 <fputs@plt+0x1f5b4>
   28c9c:	ldr	r0, [pc, #96]	; 28d04 <fputs@plt+0x1f604>
   28ca0:	mov	r1, r5
   28ca4:	bl	b5d0 <fputs@plt+0x1ed0>
   28ca8:	cmp	r0, #0
   28cac:	beq	28cd0 <fputs@plt+0x1f5d0>
   28cb0:	bl	93dc <fclose@plt>
   28cb4:	bl	27424 <fputs@plt+0x1dd24>
   28cb8:	ldr	r2, [sp, #28]
   28cbc:	ldr	r3, [r4]
   28cc0:	cmp	r2, r3
   28cc4:	bne	28d00 <fputs@plt+0x1f600>
   28cc8:	add	sp, sp, #36	; 0x24
   28ccc:	pop	{r4, r5, pc}
   28cd0:	mov	r1, r5
   28cd4:	add	r0, sp, #8
   28cd8:	bl	440a0 <fputs@plt+0x3a9a0>
   28cdc:	movw	r3, #18728	; 0x4928
   28ce0:	add	r2, sp, #8
   28ce4:	movt	r3, #7
   28ce8:	movw	r1, #61520	; 0xf050
   28cec:	str	r3, [sp]
   28cf0:	movt	r1, #4
   28cf4:	mov	r0, #2
   28cf8:	bl	1c8f4 <fputs@plt+0x131f4>
   28cfc:	b	28cb4 <fputs@plt+0x1f5b4>
   28d00:	bl	95d4 <__stack_chk_fail@plt>
   28d04:	strdeq	r1, [r7], -r8
   28d08:	push	{r4, r5, r6, lr}
   28d0c:	movw	r5, #3232	; 0xca0
   28d10:	movt	r5, #7
   28d14:	sub	sp, sp, #112	; 0x70
   28d18:	mov	r0, #1
   28d1c:	ldr	r3, [r5]
   28d20:	str	r3, [sp, #108]	; 0x6c
   28d24:	bl	281dc <fputs@plt+0x1eadc>
   28d28:	subs	r6, r0, #0
   28d2c:	beq	28de0 <fputs@plt+0x1f6e0>
   28d30:	ldr	r0, [pc, #304]	; 28e68 <fputs@plt+0x1f768>
   28d34:	mov	r1, r6
   28d38:	mov	r2, #0
   28d3c:	bl	b39c <fputs@plt+0x1c9c>
   28d40:	subs	r4, r0, #0
   28d44:	beq	28dfc <fputs@plt+0x1f6fc>
   28d48:	mov	r0, #1
   28d4c:	bl	281dc <fputs@plt+0x1eadc>
   28d50:	cmp	r0, #0
   28d54:	beq	28de0 <fputs@plt+0x1f6e0>
   28d58:	bl	1cfa0 <fputs@plt+0x138a0>
   28d5c:	ldr	r3, [r0]
   28d60:	ldr	r3, [r3, #12]
   28d64:	blx	r3
   28d68:	subs	r1, r0, #0
   28d6c:	beq	28e2c <fputs@plt+0x1f72c>
   28d70:	movw	r3, #20012	; 0x4e2c
   28d74:	movt	r3, #7
   28d78:	add	r0, sp, #8
   28d7c:	mov	r2, #0
   28d80:	ldr	r3, [r3]
   28d84:	bl	1be38 <fputs@plt+0x12738>
   28d88:	b	28da4 <fputs@plt+0x1f6a4>
   28d8c:	add	r2, r3, #1
   28d90:	str	r2, [sp, #20]
   28d94:	ldrb	r0, [r3]
   28d98:	bl	1e7bc <fputs@plt+0x150bc>
   28d9c:	mov	r1, r4
   28da0:	bl	9700 <fputs@plt>
   28da4:	ldr	r3, [sp, #20]
   28da8:	ldr	r2, [sp, #24]
   28dac:	cmp	r3, r2
   28db0:	bcc	28d8c <fputs@plt+0x1f68c>
   28db4:	add	r0, sp, #8
   28db8:	mov	r1, #0
   28dbc:	bl	19884 <fputs@plt+0x10184>
   28dc0:	cmn	r0, #1
   28dc4:	bne	28d98 <fputs@plt+0x1f698>
   28dc8:	mov	r0, r4
   28dcc:	bl	94c0 <fflush@plt>
   28dd0:	ldr	r3, [pc, #148]	; 28e6c <fputs@plt+0x1f76c>
   28dd4:	add	r0, sp, #32
   28dd8:	str	r3, [sp, #8]
   28ddc:	bl	1a170 <fputs@plt+0x10a70>
   28de0:	bl	27424 <fputs@plt+0x1dd24>
   28de4:	ldr	r2, [sp, #108]	; 0x6c
   28de8:	ldr	r3, [r5]
   28dec:	cmp	r2, r3
   28df0:	bne	28e64 <fputs@plt+0x1f764>
   28df4:	add	sp, sp, #112	; 0x70
   28df8:	pop	{r4, r5, r6, pc}
   28dfc:	mov	r1, r6
   28e00:	add	r0, sp, #8
   28e04:	bl	440a0 <fputs@plt+0x3a9a0>
   28e08:	movw	r3, #18728	; 0x4928
   28e0c:	add	r2, sp, #8
   28e10:	movt	r3, #7
   28e14:	movw	r1, #61520	; 0xf050
   28e18:	str	r3, [sp]
   28e1c:	movt	r1, #4
   28e20:	mov	r0, #2
   28e24:	bl	1c8f4 <fputs@plt+0x131f4>
   28e28:	b	28de0 <fputs@plt+0x1f6e0>
   28e2c:	movw	r2, #18728	; 0x4928
   28e30:	movt	r2, #7
   28e34:	movw	r1, #61544	; 0xf068
   28e38:	str	r2, [sp]
   28e3c:	movt	r1, #4
   28e40:	mov	r3, r2
   28e44:	mov	r0, #2
   28e48:	bl	1c8f4 <fputs@plt+0x131f4>
   28e4c:	b	28de0 <fputs@plt+0x1f6e0>
   28e50:	ldr	r3, [pc, #20]	; 28e6c <fputs@plt+0x1f76c>
   28e54:	add	r0, sp, #32
   28e58:	str	r3, [sp, #8]
   28e5c:	bl	1a170 <fputs@plt+0x10a70>
   28e60:	bl	9460 <__cxa_end_cleanup@plt>
   28e64:	bl	95d4 <__stack_chk_fail@plt>
   28e68:	strdeq	r1, [r7], -r8
   28e6c:	andeq	sp, r4, r8, lsr r5
   28e70:	push	{r4, r5, r6, r7, r8, lr}
   28e74:	movw	r5, #3232	; 0xca0
   28e78:	movt	r5, #7
   28e7c:	sub	sp, sp, #256	; 0x100
   28e80:	mov	r0, #1
   28e84:	ldr	r3, [r5]
   28e88:	str	r3, [sp, #252]	; 0xfc
   28e8c:	bl	281dc <fputs@plt+0x1eadc>
   28e90:	subs	r4, r0, #0
   28e94:	beq	28ff8 <fputs@plt+0x1f8f8>
   28e98:	add	r0, sp, #12
   28e9c:	bl	41cf8 <fputs@plt+0x385f8>
   28ea0:	cmp	r0, #0
   28ea4:	beq	28ff8 <fputs@plt+0x1f8f8>
   28ea8:	mov	r0, r4
   28eac:	bl	1cfa0 <fputs@plt+0x138a0>
   28eb0:	ldr	r3, [r0]
   28eb4:	ldr	r3, [r3, #12]
   28eb8:	blx	r3
   28ebc:	subs	r6, r0, #0
   28ec0:	beq	29208 <fputs@plt+0x1fb08>
   28ec4:	movw	r4, #3632	; 0xe30
   28ec8:	movt	r4, #7
   28ecc:	mvn	r3, #0
   28ed0:	str	r3, [sp, #16]
   28ed4:	ldr	r3, [r4, #164]	; 0xa4
   28ed8:	cmp	r3, #19
   28edc:	bne	28ef4 <fputs@plt+0x1f7f4>
   28ee0:	ldr	r0, [pc, #1100]	; 29334 <fputs@plt+0x1fc34>
   28ee4:	bl	2304c <fputs@plt+0x1994c>
   28ee8:	ldr	r3, [r4, #164]	; 0xa4
   28eec:	cmp	r3, #19
   28ef0:	beq	28ee0 <fputs@plt+0x1f7e0>
   28ef4:	cmp	r3, #13
   28ef8:	beq	28f0c <fputs@plt+0x1f80c>
   28efc:	add	r0, sp, #16
   28f00:	bl	41cf8 <fputs@plt+0x385f8>
   28f04:	cmp	r0, #0
   28f08:	beq	28ff8 <fputs@plt+0x1f8f8>
   28f0c:	movw	r8, #20012	; 0x4e2c
   28f10:	movt	r8, #7
   28f14:	mov	r1, r6
   28f18:	add	r0, sp, #60	; 0x3c
   28f1c:	ldr	r3, [r8]
   28f20:	mov	r2, #0
   28f24:	bl	1be38 <fputs@plt+0x12738>
   28f28:	ldr	r3, [r6, #16]
   28f2c:	cmp	r3, #0
   28f30:	ble	29014 <fputs@plt+0x1f914>
   28f34:	mov	r4, #0
   28f38:	mov	r7, r4
   28f3c:	b	28f74 <fputs@plt+0x1f874>
   28f40:	add	r2, r3, #1
   28f44:	str	r2, [sp, #72]	; 0x48
   28f48:	ldrb	r0, [r3]
   28f4c:	sub	r3, r0, #137	; 0x89
   28f50:	cmp	r3, #2
   28f54:	bls	28f64 <fputs@plt+0x1f864>
   28f58:	cmn	r0, #1
   28f5c:	beq	29018 <fputs@plt+0x1f918>
   28f60:	add	r7, r7, #1
   28f64:	ldr	r3, [r6, #16]
   28f68:	add	r4, r4, #1
   28f6c:	cmp	r3, r4
   28f70:	ble	29018 <fputs@plt+0x1f918>
   28f74:	ldr	r3, [sp, #72]	; 0x48
   28f78:	ldr	r2, [sp, #76]	; 0x4c
   28f7c:	cmp	r3, r2
   28f80:	bcc	28f40 <fputs@plt+0x1f840>
   28f84:	add	r0, sp, #60	; 0x3c
   28f88:	mov	r1, #0
   28f8c:	bl	19884 <fputs@plt+0x10184>
   28f90:	b	28f4c <fputs@plt+0x1f84c>
   28f94:	cmn	r0, #1
   28f98:	beq	28fc0 <fputs@plt+0x1f8c0>
   28f9c:	cmp	r0, #0
   28fa0:	bne	2916c <fputs@plt+0x1fa6c>
   28fa4:	add	r0, sp, #24
   28fa8:	ldr	r1, [sp, #20]
   28fac:	bl	1bcf4 <fputs@plt+0x125f4>
   28fb0:	ldr	r3, [sp, #16]
   28fb4:	add	r4, r4, #1
   28fb8:	cmp	r3, r4
   28fbc:	bge	29120 <fputs@plt+0x1fa20>
   28fc0:	mov	r0, r6
   28fc4:	add	r1, sp, #24
   28fc8:	bl	1b79c <fputs@plt+0x1209c>
   28fcc:	add	r0, sp, #24
   28fd0:	bl	1a170 <fputs@plt+0x10a70>
   28fd4:	ldr	r4, [pc, #860]	; 29338 <fputs@plt+0x1fc38>
   28fd8:	add	r0, sp, #180	; 0xb4
   28fdc:	str	r4, [sp, #156]	; 0x9c
   28fe0:	bl	1a170 <fputs@plt+0x10a70>
   28fe4:	add	r0, sp, #84	; 0x54
   28fe8:	sub	r3, r4, #888	; 0x378
   28fec:	str	r4, [sp, #60]	; 0x3c
   28ff0:	str	r3, [sp, #156]	; 0x9c
   28ff4:	bl	1a170 <fputs@plt+0x10a70>
   28ff8:	bl	27424 <fputs@plt+0x1dd24>
   28ffc:	ldr	r2, [sp, #252]	; 0xfc
   29000:	ldr	r3, [r5]
   29004:	cmp	r2, r3
   29008:	bne	29330 <fputs@plt+0x1fc30>
   2900c:	add	sp, sp, #256	; 0x100
   29010:	pop	{r4, r5, r6, r7, r8, pc}
   29014:	mov	r7, #0
   29018:	ldr	r3, [sp, #12]
   2901c:	ldr	r2, [sp, #16]
   29020:	cmp	r3, #0
   29024:	addlt	r3, r7, r3
   29028:	strlt	r3, [sp, #12]
   2902c:	cmp	r2, #0
   29030:	addlt	r2, r7, r2
   29034:	strlt	r2, [sp, #16]
   29038:	cmp	r3, r2
   2903c:	strgt	r3, [sp, #16]
   29040:	strgt	r2, [sp, #12]
   29044:	movgt	r3, r2
   29048:	cmp	r3, r7
   2904c:	bge	2918c <fputs@plt+0x1fa8c>
   29050:	ldr	r2, [sp, #16]
   29054:	cmp	r2, #0
   29058:	blt	2918c <fputs@plt+0x1fa8c>
   2905c:	cmp	r3, #0
   29060:	blt	291e8 <fputs@plt+0x1fae8>
   29064:	cmp	r2, r7
   29068:	blt	29088 <fputs@plt+0x1f988>
   2906c:	movw	r3, #45408	; 0xb160
   29070:	movt	r3, #6
   29074:	ldr	r3, [r3, #4]
   29078:	tst	r3, #64	; 0x40
   2907c:	bne	29280 <fputs@plt+0x1fb80>
   29080:	sub	r7, r7, #1
   29084:	str	r7, [sp, #16]
   29088:	ldr	r3, [r8]
   2908c:	mov	r1, r6
   29090:	mov	r2, #0
   29094:	add	r0, sp, #156	; 0x9c
   29098:	bl	1be38 <fputs@plt+0x12738>
   2909c:	ldr	r3, [sp, #12]
   290a0:	mov	r4, #0
   290a4:	cmp	r3, #0
   290a8:	bgt	290c8 <fputs@plt+0x1f9c8>
   290ac:	b	29108 <fputs@plt+0x1fa08>
   290b0:	add	r2, r3, #1
   290b4:	str	r2, [sp, #168]	; 0xa8
   290b8:	ldrb	r0, [r3]
   290bc:	sub	r3, r0, #137	; 0x89
   290c0:	cmp	r3, #2
   290c4:	bhi	290f0 <fputs@plt+0x1f9f0>
   290c8:	ldr	r3, [sp, #168]	; 0xa8
   290cc:	ldr	r2, [sp, #172]	; 0xac
   290d0:	cmp	r3, r2
   290d4:	bcc	290b0 <fputs@plt+0x1f9b0>
   290d8:	add	r0, sp, #156	; 0x9c
   290dc:	mov	r1, #0
   290e0:	bl	19884 <fputs@plt+0x10184>
   290e4:	sub	r3, r0, #137	; 0x89
   290e8:	cmp	r3, #2
   290ec:	bls	290c8 <fputs@plt+0x1f9c8>
   290f0:	cmn	r0, #1
   290f4:	beq	29108 <fputs@plt+0x1fa08>
   290f8:	ldr	r3, [sp, #12]
   290fc:	add	r4, r4, #1
   29100:	cmp	r3, r4
   29104:	bgt	290c8 <fputs@plt+0x1f9c8>
   29108:	add	r0, sp, #24
   2910c:	bl	1b5ac <fputs@plt+0x11eac>
   29110:	ldr	r3, [sp, #16]
   29114:	cmp	r3, r4
   29118:	blt	28fc0 <fputs@plt+0x1f8c0>
   2911c:	mov	r7, #0
   29120:	ldr	r3, [sp, #168]	; 0xa8
   29124:	ldr	r2, [sp, #172]	; 0xac
   29128:	str	r7, [sp, #20]
   2912c:	cmp	r3, r2
   29130:	bcs	2917c <fputs@plt+0x1fa7c>
   29134:	add	r2, r3, #1
   29138:	str	r2, [sp, #168]	; 0xa8
   2913c:	ldrb	r0, [r3]
   29140:	sub	r3, r0, #137	; 0x89
   29144:	cmp	r3, #2
   29148:	bhi	28f94 <fputs@plt+0x1f894>
   2914c:	ldr	r3, [sp, #168]	; 0xa8
   29150:	ldr	r2, [sp, #172]	; 0xac
   29154:	cmp	r3, r2
   29158:	bcc	29134 <fputs@plt+0x1fa34>
   2915c:	add	r0, sp, #156	; 0x9c
   29160:	mov	r1, #0
   29164:	bl	19884 <fputs@plt+0x10184>
   29168:	b	29140 <fputs@plt+0x1fa40>
   2916c:	uxtb	r1, r0
   29170:	add	r0, sp, #24
   29174:	bl	1ba44 <fputs@plt+0x12344>
   29178:	b	28fb0 <fputs@plt+0x1f8b0>
   2917c:	add	r0, sp, #156	; 0x9c
   29180:	add	r1, sp, #20
   29184:	bl	19884 <fputs@plt+0x10184>
   29188:	b	29140 <fputs@plt+0x1fa40>
   2918c:	movw	r3, #45408	; 0xb160
   29190:	movt	r3, #6
   29194:	ldr	r3, [r3, #4]
   29198:	tst	r3, #64	; 0x40
   2919c:	bne	2922c <fputs@plt+0x1fb2c>
   291a0:	ldr	r4, [r6, #32]
   291a4:	mov	r3, #0
   291a8:	str	r3, [r6, #16]
   291ac:	cmp	r4, r3
   291b0:	beq	291d0 <fputs@plt+0x1fad0>
   291b4:	ldr	r3, [r4]
   291b8:	sub	r3, r3, #1
   291bc:	str	r3, [r4]
   291c0:	cmp	r3, #0
   291c4:	ble	29250 <fputs@plt+0x1fb50>
   291c8:	mov	r3, #0
   291cc:	str	r3, [r6, #32]
   291d0:	bl	27424 <fputs@plt+0x1dd24>
   291d4:	ldr	r3, [pc, #348]	; 29338 <fputs@plt+0x1fc38>
   291d8:	add	r0, sp, #84	; 0x54
   291dc:	str	r3, [sp, #60]	; 0x3c
   291e0:	bl	1a170 <fputs@plt+0x10a70>
   291e4:	b	28ffc <fputs@plt+0x1f8fc>
   291e8:	movw	r3, #45408	; 0xb160
   291ec:	movt	r3, #6
   291f0:	ldr	r3, [r3, #4]
   291f4:	tst	r3, #64	; 0x40
   291f8:	bne	292a4 <fputs@plt+0x1fba4>
   291fc:	mov	r3, #0
   29200:	str	r3, [sp, #12]
   29204:	b	29064 <fputs@plt+0x1f964>
   29208:	movw	r2, #18728	; 0x4928
   2920c:	movt	r2, #7
   29210:	movw	r1, #61568	; 0xf080
   29214:	str	r2, [sp]
   29218:	movt	r1, #4
   2921c:	mov	r3, r2
   29220:	mov	r0, #2
   29224:	bl	1c8f4 <fputs@plt+0x131f4>
   29228:	b	28ff8 <fputs@plt+0x1f8f8>
   2922c:	movw	r2, #18728	; 0x4928
   29230:	movt	r2, #7
   29234:	movw	r1, #61608	; 0xf0a8
   29238:	str	r2, [sp]
   2923c:	movt	r1, #4
   29240:	mov	r3, r2
   29244:	mov	r0, #0
   29248:	bl	1c8f4 <fputs@plt+0x131f4>
   2924c:	b	291a0 <fputs@plt+0x1faa0>
   29250:	ldr	r0, [r4, #20]
   29254:	bl	3acfc <fputs@plt+0x315fc>
   29258:	b	29268 <fputs@plt+0x1fb68>
   2925c:	ldr	r3, [r0, #128]	; 0x80
   29260:	str	r3, [r4, #12]
   29264:	bl	49050 <_ZdlPv@@Base>
   29268:	ldr	r0, [r4, #12]
   2926c:	cmp	r0, #0
   29270:	bne	2925c <fputs@plt+0x1fb5c>
   29274:	mov	r0, r4
   29278:	bl	49050 <_ZdlPv@@Base>
   2927c:	b	291c8 <fputs@plt+0x1fac8>
   29280:	movw	r2, #18728	; 0x4928
   29284:	movt	r2, #7
   29288:	movw	r1, #61704	; 0xf108
   2928c:	str	r2, [sp]
   29290:	movt	r1, #4
   29294:	mov	r3, r2
   29298:	mov	r0, #0
   2929c:	bl	1c8f4 <fputs@plt+0x131f4>
   292a0:	b	29080 <fputs@plt+0x1f980>
   292a4:	movw	r2, #18728	; 0x4928
   292a8:	movt	r2, #7
   292ac:	movw	r1, #61656	; 0xf0d8
   292b0:	str	r2, [sp]
   292b4:	movt	r1, #4
   292b8:	mov	r3, r2
   292bc:	mov	r0, #0
   292c0:	bl	1c8f4 <fputs@plt+0x131f4>
   292c4:	ldr	r2, [sp, #16]
   292c8:	b	291fc <fputs@plt+0x1fafc>
   292cc:	add	r0, sp, #24
   292d0:	bl	1a170 <fputs@plt+0x10a70>
   292d4:	ldr	r4, [pc, #92]	; 29338 <fputs@plt+0x1fc38>
   292d8:	add	r0, sp, #180	; 0xb4
   292dc:	str	r4, [sp, #156]	; 0x9c
   292e0:	bl	1a170 <fputs@plt+0x10a70>
   292e4:	sub	r3, r4, #888	; 0x378
   292e8:	str	r3, [sp, #156]	; 0x9c
   292ec:	add	r0, sp, #84	; 0x54
   292f0:	str	r4, [sp, #60]	; 0x3c
   292f4:	bl	1a170 <fputs@plt+0x10a70>
   292f8:	bl	9460 <__cxa_end_cleanup@plt>
   292fc:	b	292d4 <fputs@plt+0x1fbd4>
   29300:	ldr	r4, [pc, #48]	; 29338 <fputs@plt+0x1fc38>
   29304:	b	292ec <fputs@plt+0x1fbec>
   29308:	ldr	r3, [pc, #44]	; 2933c <fputs@plt+0x1fc3c>
   2930c:	str	r3, [sp, #156]	; 0x9c
   29310:	b	292ec <fputs@plt+0x1fbec>
   29314:	ldr	r0, [r4, #12]
   29318:	cmp	r0, #0
   2931c:	beq	29300 <fputs@plt+0x1fc00>
   29320:	ldr	r3, [r0, #128]	; 0x80
   29324:	str	r3, [r4, #12]
   29328:	bl	49050 <_ZdlPv@@Base>
   2932c:	b	29314 <fputs@plt+0x1fc14>
   29330:	bl	95d4 <__stack_chk_fail@plt>
   29334:	andeq	r0, r7, r0, asr #29
   29338:	andeq	sp, r4, r8, lsr r5
   2933c:	andeq	sp, r4, r0, asr #3
   29340:	push	{r4, lr}
   29344:	movw	r4, #3632	; 0xe30
   29348:	movt	r4, #7
   2934c:	ldr	r3, [r4, #164]	; 0xa4
   29350:	cmp	r3, #19
   29354:	bne	2936c <fputs@plt+0x1fc6c>
   29358:	ldr	r0, [pc, #76]	; 293ac <fputs@plt+0x1fcac>
   2935c:	bl	2304c <fputs@plt+0x1994c>
   29360:	ldr	r3, [r4, #164]	; 0xa4
   29364:	cmp	r3, #19
   29368:	beq	29358 <fputs@plt+0x1fc58>
   2936c:	cmp	r3, #13
   29370:	beq	29380 <fputs@plt+0x1fc80>
   29374:	cmp	r3, #2
   29378:	ldrb	r3, [r4, #152]	; 0x98
   2937c:	beq	29390 <fputs@plt+0x1fc90>
   29380:	bl	1d4ac <fputs@plt+0x13dac>
   29384:	ldr	r0, [pc, #32]	; 293ac <fputs@plt+0x1fcac>
   29388:	pop	{r4, lr}
   2938c:	b	2304c <fputs@plt+0x1994c>
   29390:	cmp	r3, #0
   29394:	beq	29380 <fputs@plt+0x1fc80>
   29398:	bl	1d4ac <fputs@plt+0x13dac>
   2939c:	bl	1d4ac <fputs@plt+0x13dac>
   293a0:	ldr	r0, [pc, #4]	; 293ac <fputs@plt+0x1fcac>
   293a4:	pop	{r4, lr}
   293a8:	b	2304c <fputs@plt+0x1994c>
   293ac:	andeq	r0, r7, r0, asr #29
   293b0:	push	{r4, r5, r6, lr}
   293b4:	mov	r3, #0
   293b8:	movw	r4, #3632	; 0xe30
   293bc:	movt	r4, #7
   293c0:	mov	r0, r3
   293c4:	ldr	r5, [r4, #504]	; 0x1f8
   293c8:	str	r3, [r4, #504]	; 0x1f8
   293cc:	bl	281dc <fputs@plt+0x1eadc>
   293d0:	subs	r6, r0, #0
   293d4:	beq	2940c <fputs@plt+0x1fd0c>
   293d8:	mov	r1, #1
   293dc:	bl	27500 <fputs@plt+0x1de00>
   293e0:	mov	r0, r6
   293e4:	str	r5, [r4, #504]	; 0x1f8
   293e8:	bl	1cfa0 <fputs@plt+0x138a0>
   293ec:	ldr	r3, [r0]
   293f0:	ldr	r3, [r3, #12]
   293f4:	blx	r3
   293f8:	cmp	r0, #0
   293fc:	popeq	{r4, r5, r6, pc}
   29400:	ldr	r0, [pc, #12]	; 29414 <fputs@plt+0x1fd14>
   29404:	pop	{r4, r5, r6, lr}
   29408:	b	2304c <fputs@plt+0x1994c>
   2940c:	bl	27424 <fputs@plt+0x1dd24>
   29410:	b	293e0 <fputs@plt+0x1fce0>
   29414:	andeq	r0, r7, r0, asr #29
   29418:	push	{r4, r5, r6, r7, lr}
   2941c:	mov	r6, r0
   29420:	sub	sp, sp, #12
   29424:	mov	r0, #108	; 0x6c
   29428:	mov	r7, r1
   2942c:	mov	r5, r2
   29430:	bl	49000 <_Znwj@@Base>
   29434:	mov	ip, #0
   29438:	movw	r3, #57856	; 0xe200
   2943c:	mov	r1, r7
   29440:	mov	r2, r6
   29444:	str	ip, [sp]
   29448:	movt	r3, #4
   2944c:	mov	r4, r0
   29450:	bl	1c700 <fputs@plt+0x13000>
   29454:	mov	r0, r4
   29458:	bl	20658 <fputs@plt+0x16f58>
   2945c:	mov	r0, r4
   29460:	bl	1d270 <fputs@plt+0x13b70>
   29464:	cmp	r5, #0
   29468:	beq	29474 <fputs@plt+0x1fd74>
   2946c:	add	sp, sp, #12
   29470:	pop	{r4, r5, r6, r7, pc}
   29474:	ldr	r0, [pc, #20]	; 29490 <fputs@plt+0x1fd90>
   29478:	add	sp, sp, #12
   2947c:	pop	{r4, r5, r6, r7, lr}
   29480:	b	2304c <fputs@plt+0x1994c>
   29484:	mov	r0, r4
   29488:	bl	49050 <_ZdlPv@@Base>
   2948c:	bl	9460 <__cxa_end_cleanup@plt>
   29490:	andeq	r0, r7, r0, asr #29
   29494:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   29498:	movw	sl, #3232	; 0xca0
   2949c:	movt	sl, #7
   294a0:	sub	sp, sp, #68	; 0x44
   294a4:	mov	r0, #108	; 0x6c
   294a8:	ldr	r3, [sl]
   294ac:	str	r3, [sp, #60]	; 0x3c
   294b0:	bl	49000 <_Znwj@@Base>
   294b4:	mov	r5, r0
   294b8:	bl	1c008 <fputs@plt+0x12908>
   294bc:	movw	r6, #3632	; 0xe30
   294c0:	movt	r6, #7
   294c4:	ldr	r3, [pc, #628]	; 29740 <fputs@plt+0x20040>
   294c8:	movw	r4, #3288	; 0xcd8
   294cc:	ldr	r2, [r6, #80]	; 0x50
   294d0:	movt	r4, #7
   294d4:	mov	r7, #0
   294d8:	str	r7, [r5, #96]	; 0x60
   294dc:	ldr	r0, [r4]
   294e0:	str	r2, [r5, #104]	; 0x68
   294e4:	str	r3, [r5]
   294e8:	str	r7, [r5, #100]	; 0x64
   294ec:	bl	9370 <fileno@plt>
   294f0:	bl	94cc <isatty@plt>
   294f4:	ldr	r3, [r6, #164]	; 0xa4
   294f8:	bic	r3, r3, #16
   294fc:	cmp	r3, #13
   29500:	mov	r9, r0
   29504:	movne	r0, r7
   29508:	bne	29514 <fputs@plt+0x1fe14>
   2950c:	b	29728 <fputs@plt+0x20028>
   29510:	mov	r0, #0
   29514:	mov	r1, r0
   29518:	mov	r2, r0
   2951c:	bl	1f3c0 <fputs@plt+0x15cc0>
   29520:	cmp	r0, #32
   29524:	beq	29510 <fputs@plt+0x1fe10>
   29528:	cmp	r0, #10
   2952c:	cmnne	r0, #1
   29530:	beq	29728 <fputs@plt+0x20028>
   29534:	movw	fp, #3344	; 0xd10
   29538:	movw	r8, #49044	; 0xbf94
   2953c:	movt	fp, #7
   29540:	movt	r8, #6
   29544:	mov	r7, #0
   29548:	b	29574 <fputs@plt+0x1fe74>
   2954c:	mov	r7, #1
   29550:	mov	r0, #0
   29554:	mov	r1, r0
   29558:	mov	r2, r0
   2955c:	bl	1f3c0 <fputs@plt+0x15cc0>
   29560:	cmp	r0, #10
   29564:	cmnne	r0, #1
   29568:	beq	2959c <fputs@plt+0x1fe9c>
   2956c:	cmp	r0, #32
   29570:	beq	296f8 <fputs@plt+0x1fff8>
   29574:	cmp	r0, #0
   29578:	blt	29588 <fputs@plt+0x1fe88>
   2957c:	ldrb	r3, [r8, r0]
   29580:	cmp	r3, #0
   29584:	bne	29550 <fputs@plt+0x1fe50>
   29588:	cmp	r9, #0
   2958c:	beq	2954c <fputs@plt+0x1fe4c>
   29590:	ldr	r1, [fp]
   29594:	bl	95ec <fputc@plt>
   29598:	b	2954c <fputs@plt+0x1fe4c>
   2959c:	cmp	r0, #32
   295a0:	beq	296f8 <fputs@plt+0x1fff8>
   295a4:	cmp	r9, #0
   295a8:	beq	295d4 <fputs@plt+0x1fed4>
   295ac:	cmp	r7, #0
   295b0:	movne	r0, #58	; 0x3a
   295b4:	bne	295bc <fputs@plt+0x1febc>
   295b8:	mov	r0, #7
   295bc:	movw	r6, #3344	; 0xd10
   295c0:	movt	r6, #7
   295c4:	ldr	r1, [r6]
   295c8:	bl	95ec <fputc@plt>
   295cc:	ldr	r0, [r6]
   295d0:	bl	94c0 <fflush@plt>
   295d4:	mov	r0, r5
   295d8:	movw	r6, #49044	; 0xbf94
   295dc:	bl	1d270 <fputs@plt+0x13b70>
   295e0:	add	r0, sp, #24
   295e4:	bl	1b5ac <fputs@plt+0x11eac>
   295e8:	movw	r7, #45408	; 0xb160
   295ec:	movw	r8, #18728	; 0x4928
   295f0:	movt	r6, #6
   295f4:	movt	r7, #6
   295f8:	movt	r8, #7
   295fc:	mov	r5, #0
   29600:	ldr	r0, [r4]
   29604:	bl	940c <_IO_getc@plt>
   29608:	cmn	r0, #1
   2960c:	beq	2968c <fputs@plt+0x1ff8c>
   29610:	cmp	r0, #0
   29614:	blt	29684 <fputs@plt+0x1ff84>
   29618:	ldrb	r3, [r6, r0]
   2961c:	cmp	r3, #0
   29620:	beq	29660 <fputs@plt+0x1ff60>
   29624:	mov	r1, r0
   29628:	add	r0, sp, #8
   2962c:	bl	440cc <fputs@plt+0x3a9cc>
   29630:	ldr	r3, [r7, #4]
   29634:	tst	r3, #16384	; 0x4000
   29638:	beq	29600 <fputs@plt+0x1ff00>
   2963c:	movw	r1, #56668	; 0xdd5c
   29640:	movw	r3, #18728	; 0x4928
   29644:	str	r8, [sp]
   29648:	movt	r1, #4
   2964c:	movt	r3, #7
   29650:	mov	r0, #0
   29654:	add	r2, sp, #8
   29658:	bl	1c8f4 <fputs@plt+0x131f4>
   2965c:	b	29600 <fputs@plt+0x1ff00>
   29660:	cmp	r0, #10
   29664:	bne	29684 <fputs@plt+0x1ff84>
   29668:	cmp	r5, #0
   2966c:	bne	2968c <fputs@plt+0x1ff8c>
   29670:	mov	r5, #1
   29674:	uxtb	r1, r0
   29678:	add	r0, sp, #24
   2967c:	bl	1ba44 <fputs@plt+0x12344>
   29680:	b	29600 <fputs@plt+0x1ff00>
   29684:	mov	r5, #0
   29688:	b	29674 <fputs@plt+0x1ff74>
   2968c:	cmp	r9, #0
   29690:	bne	296ec <fputs@plt+0x1ffec>
   29694:	movw	r3, #20012	; 0x4e2c
   29698:	movt	r3, #7
   2969c:	mov	r0, #96	; 0x60
   296a0:	ldr	r5, [r3]
   296a4:	bl	49000 <_Znwj@@Base>
   296a8:	add	r1, sp, #24
   296ac:	mov	r3, r5
   296b0:	mov	r2, #0
   296b4:	mov	r4, r0
   296b8:	bl	1be38 <fputs@plt+0x12738>
   296bc:	mov	r0, r4
   296c0:	bl	1d270 <fputs@plt+0x13b70>
   296c4:	ldr	r0, [pc, #120]	; 29744 <fputs@plt+0x20044>
   296c8:	bl	2304c <fputs@plt+0x1994c>
   296cc:	add	r0, sp, #24
   296d0:	bl	1a170 <fputs@plt+0x10a70>
   296d4:	ldr	r2, [sp, #60]	; 0x3c
   296d8:	ldr	r3, [sl]
   296dc:	cmp	r2, r3
   296e0:	bne	29718 <fputs@plt+0x20018>
   296e4:	add	sp, sp, #68	; 0x44
   296e8:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   296ec:	ldr	r0, [r4]
   296f0:	bl	9508 <clearerr@plt>
   296f4:	b	29694 <fputs@plt+0x1ff94>
   296f8:	mov	r0, r5
   296fc:	mov	r3, #19
   29700:	str	r3, [r6, #164]	; 0xa4
   29704:	bl	20658 <fputs@plt+0x16f58>
   29708:	b	295a4 <fputs@plt+0x1fea4>
   2970c:	add	r0, sp, #24
   29710:	bl	1a170 <fputs@plt+0x10a70>
   29714:	bl	9460 <__cxa_end_cleanup@plt>
   29718:	bl	95d4 <__stack_chk_fail@plt>
   2971c:	mov	r0, r4
   29720:	bl	49050 <_ZdlPv@@Base>
   29724:	b	2970c <fputs@plt+0x2000c>
   29728:	cmp	r9, #0
   2972c:	bne	295b8 <fputs@plt+0x1feb8>
   29730:	b	295d4 <fputs@plt+0x1fed4>
   29734:	mov	r0, r5
   29738:	bl	49050 <_ZdlPv@@Base>
   2973c:	bl	9460 <__cxa_end_cleanup@plt>
   29740:	muleq	r4, r8, r5
   29744:	andeq	r0, r7, r0, asr #29
   29748:	push	{r4, r5, r6, r7, r8, r9, lr}
   2974c:	movw	r5, #3232	; 0xca0
   29750:	movt	r5, #7
   29754:	sub	sp, sp, #60	; 0x3c
   29758:	mov	r9, r0
   2975c:	mov	r0, #1
   29760:	ldr	r3, [r5]
   29764:	mov	r6, r1
   29768:	mov	r4, #0
   2976c:	str	r4, [sp, #12]
   29770:	str	r3, [sp, #52]	; 0x34
   29774:	bl	281dc <fputs@plt+0x1eadc>
   29778:	subs	r8, r0, #0
   2977c:	beq	297c4 <fputs@plt+0x200c4>
   29780:	movw	r3, #3632	; 0xe30
   29784:	movt	r3, #7
   29788:	ldr	r3, [r3, #164]	; 0xa4
   2978c:	cmp	r3, #13
   29790:	beq	297e0 <fputs@plt+0x200e0>
   29794:	cmp	r3, #25
   29798:	beq	298b4 <fputs@plt+0x201b4>
   2979c:	cmp	r3, #19
   297a0:	beq	298cc <fputs@plt+0x201cc>
   297a4:	movw	r2, #18728	; 0x4928
   297a8:	movt	r2, #7
   297ac:	movw	r1, #61764	; 0xf144
   297b0:	str	r2, [sp]
   297b4:	movt	r1, #4
   297b8:	mov	r3, r2
   297bc:	mov	r0, #2
   297c0:	bl	1c8f4 <fputs@plt+0x131f4>
   297c4:	bl	27424 <fputs@plt+0x1dd24>
   297c8:	ldr	r2, [sp, #52]	; 0x34
   297cc:	ldr	r3, [r5]
   297d0:	cmp	r2, r3
   297d4:	bne	2998c <fputs@plt+0x2028c>
   297d8:	add	sp, sp, #60	; 0x3c
   297dc:	pop	{r4, r5, r6, r7, r8, r9, pc}
   297e0:	mov	r4, #10
   297e4:	add	r0, sp, #16
   297e8:	bl	1b5ac <fputs@plt+0x11eac>
   297ec:	ldr	r0, [pc, #416]	; 29994 <fputs@plt+0x20294>
   297f0:	mov	r1, r8
   297f4:	bl	b7ec <fputs@plt+0x20ec>
   297f8:	subs	r7, r0, #0
   297fc:	beq	29828 <fputs@plt+0x20128>
   29800:	ldr	r3, [r7]
   29804:	ldr	r3, [r3, #12]
   29808:	blx	r3
   2980c:	adds	r3, r0, #0
   29810:	mov	r7, r0
   29814:	movne	r3, #1
   29818:	cmp	r9, #1
   2981c:	movne	r3, #0
   29820:	cmp	r3, #0
   29824:	bne	298bc <fputs@plt+0x201bc>
   29828:	cmp	r6, #1
   2982c:	beq	29948 <fputs@plt+0x20248>
   29830:	cmp	r6, #2
   29834:	bne	2985c <fputs@plt+0x2015c>
   29838:	b	29968 <fputs@plt+0x20268>
   2983c:	add	r0, sp, #16
   29840:	ldr	r1, [sp, #12]
   29844:	bl	1bcf4 <fputs@plt+0x125f4>
   29848:	mov	r1, #0
   2984c:	add	r0, sp, #12
   29850:	mov	r2, r1
   29854:	bl	1f3c0 <fputs@plt+0x15cc0>
   29858:	mov	r4, r0
   2985c:	cmp	r4, #10
   29860:	cmnne	r4, #1
   29864:	beq	29880 <fputs@plt+0x20180>
   29868:	cmp	r4, #0
   2986c:	beq	2983c <fputs@plt+0x2013c>
   29870:	uxtb	r1, r4
   29874:	add	r0, sp, #16
   29878:	bl	1ba44 <fputs@plt+0x12344>
   2987c:	b	29848 <fputs@plt+0x20148>
   29880:	sub	r6, r6, #1
   29884:	cmp	r6, #1
   29888:	bls	29958 <fputs@plt+0x20258>
   2988c:	cmp	r7, #0
   29890:	beq	29924 <fputs@plt+0x20224>
   29894:	mov	r0, r7
   29898:	add	r1, sp, #16
   2989c:	bl	1b79c <fputs@plt+0x1209c>
   298a0:	ldr	r0, [pc, #240]	; 29998 <fputs@plt+0x20298>
   298a4:	bl	2304c <fputs@plt+0x1994c>
   298a8:	add	r0, sp, #16
   298ac:	bl	1a170 <fputs@plt+0x10a70>
   298b0:	b	297c8 <fputs@plt+0x200c8>
   298b4:	mov	r4, #9
   298b8:	b	297e4 <fputs@plt+0x200e4>
   298bc:	add	r0, sp, #16
   298c0:	mov	r1, r7
   298c4:	bl	1b79c <fputs@plt+0x1209c>
   298c8:	b	29828 <fputs@plt+0x20128>
   298cc:	mov	r1, r4
   298d0:	mov	r2, r4
   298d4:	add	r0, sp, #12
   298d8:	bl	1f3c0 <fputs@plt+0x15cc0>
   298dc:	cmp	r0, #32
   298e0:	mov	r4, r0
   298e4:	bne	29904 <fputs@plt+0x20204>
   298e8:	mov	r1, #0
   298ec:	add	r0, sp, #12
   298f0:	mov	r2, r1
   298f4:	bl	1f3c0 <fputs@plt+0x15cc0>
   298f8:	cmp	r0, #32
   298fc:	mov	r4, r0
   29900:	beq	298e8 <fputs@plt+0x201e8>
   29904:	cmp	r4, #34	; 0x22
   29908:	bne	297e4 <fputs@plt+0x200e4>
   2990c:	mov	r1, #0
   29910:	add	r0, sp, #12
   29914:	mov	r2, r1
   29918:	bl	1f3c0 <fputs@plt+0x15cc0>
   2991c:	mov	r4, r0
   29920:	b	297e4 <fputs@plt+0x200e4>
   29924:	mov	r0, #36	; 0x24
   29928:	bl	49000 <_Znwj@@Base>
   2992c:	mov	r7, r0
   29930:	bl	1b5ac <fputs@plt+0x11eac>
   29934:	mov	r1, r8
   29938:	ldr	r0, [pc, #84]	; 29994 <fputs@plt+0x20294>
   2993c:	mov	r2, r7
   29940:	bl	b7f4 <fputs@plt+0x20f4>
   29944:	b	29894 <fputs@plt+0x20194>
   29948:	add	r0, sp, #16
   2994c:	mov	r1, #137	; 0x89
   29950:	bl	1ba44 <fputs@plt+0x12344>
   29954:	b	2985c <fputs@plt+0x2015c>
   29958:	add	r0, sp, #16
   2995c:	mov	r1, #139	; 0x8b
   29960:	bl	1ba44 <fputs@plt+0x12344>
   29964:	b	2988c <fputs@plt+0x2018c>
   29968:	add	r0, sp, #16
   2996c:	mov	r1, #138	; 0x8a
   29970:	bl	1ba44 <fputs@plt+0x12344>
   29974:	b	2985c <fputs@plt+0x2015c>
   29978:	mov	r0, r7
   2997c:	bl	49050 <_ZdlPv@@Base>
   29980:	add	r0, sp, #16
   29984:	bl	1a170 <fputs@plt+0x10a70>
   29988:	bl	9460 <__cxa_end_cleanup@plt>
   2998c:	bl	95d4 <__stack_chk_fail@plt>
   29990:	b	29980 <fputs@plt+0x20280>
   29994:	andeq	r0, r7, r0, ror #28
   29998:	andeq	r0, r7, r0, asr #29
   2999c:	movw	r3, #3632	; 0xe30
   299a0:	movt	r3, #7
   299a4:	mov	r0, #0
   299a8:	ldr	r1, [r3, #504]	; 0x1f8
   299ac:	cmp	r1, r0
   299b0:	movne	r1, #2
   299b4:	moveq	r1, r0
   299b8:	b	29748 <fputs@plt+0x20048>
   299bc:	mov	r0, #0
   299c0:	mov	r1, #1
   299c4:	b	29748 <fputs@plt+0x20048>
   299c8:	movw	r3, #3632	; 0xe30
   299cc:	movt	r3, #7
   299d0:	mov	r0, #1
   299d4:	ldr	r1, [r3, #504]	; 0x1f8
   299d8:	cmp	r1, #0
   299dc:	movne	r1, #2
   299e0:	moveq	r1, #0
   299e4:	b	29748 <fputs@plt+0x20048>
   299e8:	mov	r0, #1
   299ec:	mov	r1, r0
   299f0:	b	29748 <fputs@plt+0x20048>
   299f4:	push	{r4, r5, r6, r7, r8, r9, lr}
   299f8:	movw	r4, #3632	; 0xe30
   299fc:	movt	r4, #7
   29a00:	movw	r7, #3232	; 0xca0
   29a04:	movt	r7, #7
   29a08:	sub	sp, sp, #36	; 0x24
   29a0c:	ldr	r3, [r4, #164]	; 0xa4
   29a10:	mov	r9, r0
   29a14:	ldr	r2, [r7]
   29a18:	mov	r5, r1
   29a1c:	cmp	r3, #19
   29a20:	mov	r3, #0
   29a24:	str	r3, [sp, #8]
   29a28:	str	r2, [sp, #28]
   29a2c:	bne	29a44 <fputs@plt+0x20344>
   29a30:	ldr	r0, [pc, #588]	; 29c84 <fputs@plt+0x20584>
   29a34:	bl	2304c <fputs@plt+0x1994c>
   29a38:	ldr	r3, [r4, #164]	; 0xa4
   29a3c:	cmp	r3, #19
   29a40:	beq	29a30 <fputs@plt+0x20330>
   29a44:	ldr	r0, [pc, #568]	; 29c84 <fputs@plt+0x20584>
   29a48:	mov	r1, #1
   29a4c:	bl	22478 <fputs@plt+0x18d78>
   29a50:	subs	r8, r0, #0
   29a54:	beq	29b28 <fputs@plt+0x20428>
   29a58:	cmp	r5, #0
   29a5c:	beq	29ae4 <fputs@plt+0x203e4>
   29a60:	mov	r1, r5
   29a64:	add	r0, sp, #16
   29a68:	bl	49bc4 <_ZdlPv@@Base+0xb74>
   29a6c:	ldr	r3, [sp, #20]
   29a70:	ldr	r2, [sp, #24]
   29a74:	cmp	r3, r2
   29a78:	bge	29b54 <fputs@plt+0x20454>
   29a7c:	ldr	r2, [sp, #16]
   29a80:	add	r0, r3, #1
   29a84:	mov	r1, #32
   29a88:	str	r0, [sp, #20]
   29a8c:	add	r0, sp, #16
   29a90:	strb	r1, [r2, r3]
   29a94:	ldr	r1, [r8, #60]	; 0x3c
   29a98:	bl	49e30 <_ZdlPv@@Base+0xde0>
   29a9c:	ldr	r3, [sp, #20]
   29aa0:	ldr	r2, [sp, #24]
   29aa4:	cmp	r3, r2
   29aa8:	bge	29b44 <fputs@plt+0x20444>
   29aac:	ldr	ip, [sp, #16]
   29ab0:	mov	r1, #0
   29ab4:	add	r2, r3, #1
   29ab8:	str	r2, [sp, #20]
   29abc:	add	r0, sp, #12
   29ac0:	mov	r2, r1
   29ac4:	strb	r1, [ip, r3]
   29ac8:	ldr	r1, [sp, #16]
   29acc:	bl	4a4a0 <_ZdlPv@@Base+0x1450>
   29ad0:	ldr	r0, [sp, #12]
   29ad4:	bl	2221c <fputs@plt+0x18b1c>
   29ad8:	mov	r8, r0
   29adc:	add	r0, sp, #16
   29ae0:	bl	49cb0 <_ZdlPv@@Base+0xc60>
   29ae4:	ldr	r0, [pc, #408]	; 29c84 <fputs@plt+0x20584>
   29ae8:	bl	2304c <fputs@plt+0x1994c>
   29aec:	ldr	r3, [r4, #164]	; 0xa4
   29af0:	cmp	r3, #13
   29af4:	beq	29b64 <fputs@plt+0x20464>
   29af8:	cmp	r3, #25
   29afc:	beq	29bfc <fputs@plt+0x204fc>
   29b00:	cmp	r3, #19
   29b04:	beq	29c40 <fputs@plt+0x20540>
   29b08:	movw	r2, #18728	; 0x4928
   29b0c:	movt	r2, #7
   29b10:	movw	r1, #61788	; 0xf15c
   29b14:	str	r2, [sp]
   29b18:	movt	r1, #4
   29b1c:	mov	r3, r2
   29b20:	mov	r0, #2
   29b24:	bl	1c8f4 <fputs@plt+0x131f4>
   29b28:	bl	27424 <fputs@plt+0x1dd24>
   29b2c:	ldr	r2, [sp, #28]
   29b30:	ldr	r3, [r7]
   29b34:	cmp	r2, r3
   29b38:	bne	29c68 <fputs@plt+0x20568>
   29b3c:	add	sp, sp, #36	; 0x24
   29b40:	pop	{r4, r5, r6, r7, r8, r9, pc}
   29b44:	add	r0, sp, #16
   29b48:	bl	49dfc <_ZdlPv@@Base+0xdac>
   29b4c:	ldr	r3, [sp, #20]
   29b50:	b	29aac <fputs@plt+0x203ac>
   29b54:	add	r0, sp, #16
   29b58:	bl	49dfc <_ZdlPv@@Base+0xdac>
   29b5c:	ldr	r3, [sp, #20]
   29b60:	b	29a7c <fputs@plt+0x2037c>
   29b64:	mov	r4, #10
   29b68:	mov	r0, #36	; 0x24
   29b6c:	bl	49000 <_Znwj@@Base>
   29b70:	mov	r6, r0
   29b74:	bl	1b5ac <fputs@plt+0x11eac>
   29b78:	cmp	r4, #10
   29b7c:	cmnne	r4, #1
   29b80:	addne	r5, sp, #8
   29b84:	bne	29bb8 <fputs@plt+0x204b8>
   29b88:	b	29bd0 <fputs@plt+0x204d0>
   29b8c:	mov	r0, r6
   29b90:	ldr	r1, [sp, #8]
   29b94:	bl	1bcf4 <fputs@plt+0x125f4>
   29b98:	mov	r1, #0
   29b9c:	mov	r0, r5
   29ba0:	mov	r2, r1
   29ba4:	bl	1f3c0 <fputs@plt+0x15cc0>
   29ba8:	cmp	r0, #10
   29bac:	cmnne	r0, #1
   29bb0:	mov	r4, r0
   29bb4:	beq	29bd0 <fputs@plt+0x204d0>
   29bb8:	cmp	r4, #0
   29bbc:	beq	29b8c <fputs@plt+0x2048c>
   29bc0:	uxtb	r1, r4
   29bc4:	mov	r0, r6
   29bc8:	bl	1ba44 <fputs@plt+0x12344>
   29bcc:	b	29b98 <fputs@plt+0x20498>
   29bd0:	ldr	r0, [r8, #12]
   29bd4:	str	r9, [r8, #32]
   29bd8:	cmp	r0, #0
   29bdc:	str	r6, [r8, #12]
   29be0:	beq	29bf0 <fputs@plt+0x204f0>
   29be4:	ldr	r3, [r0]
   29be8:	ldr	r3, [r3, #4]
   29bec:	blx	r3
   29bf0:	ldr	r0, [pc, #140]	; 29c84 <fputs@plt+0x20584>
   29bf4:	bl	2304c <fputs@plt+0x1994c>
   29bf8:	b	29b2c <fputs@plt+0x2042c>
   29bfc:	add	r5, sp, #8
   29c00:	mov	r1, #0
   29c04:	mov	r0, r5
   29c08:	mov	r2, r1
   29c0c:	bl	1f3c0 <fputs@plt+0x15cc0>
   29c10:	cmp	r0, #32
   29c14:	cmpne	r0, #9
   29c18:	mov	r4, r0
   29c1c:	beq	29c00 <fputs@plt+0x20500>
   29c20:	cmp	r4, #34	; 0x22
   29c24:	bne	29b68 <fputs@plt+0x20468>
   29c28:	mov	r1, #0
   29c2c:	mov	r0, r5
   29c30:	mov	r2, r1
   29c34:	bl	1f3c0 <fputs@plt+0x15cc0>
   29c38:	mov	r4, r0
   29c3c:	b	29b68 <fputs@plt+0x20468>
   29c40:	add	r5, sp, #8
   29c44:	mov	r1, #0
   29c48:	mov	r2, r1
   29c4c:	mov	r0, r5
   29c50:	bl	1f3c0 <fputs@plt+0x15cc0>
   29c54:	cmp	r0, #9
   29c58:	cmpne	r0, #32
   29c5c:	mov	r4, r0
   29c60:	beq	29c00 <fputs@plt+0x20500>
   29c64:	b	29c20 <fputs@plt+0x20520>
   29c68:	bl	95d4 <__stack_chk_fail@plt>
   29c6c:	mov	r0, r6
   29c70:	bl	49050 <_ZdlPv@@Base>
   29c74:	bl	9460 <__cxa_end_cleanup@plt>
   29c78:	add	r0, sp, #16
   29c7c:	bl	49cb0 <_ZdlPv@@Base+0xc60>
   29c80:	bl	9460 <__cxa_end_cleanup@plt>
   29c84:	andeq	r0, r7, r0, asr #29
   29c88:	mov	r0, #0
   29c8c:	mov	r1, r0
   29c90:	b	299f4 <fputs@plt+0x202f4>
   29c94:	mov	r0, #1
   29c98:	mov	r1, #0
   29c9c:	b	299f4 <fputs@plt+0x202f4>
   29ca0:	mov	r0, #3
   29ca4:	mov	r1, #0
   29ca8:	b	299f4 <fputs@plt+0x202f4>
   29cac:	push	{r4, r5, r6, lr}
   29cb0:	movw	r4, #3232	; 0xca0
   29cb4:	movt	r4, #7
   29cb8:	sub	sp, sp, #48	; 0x30
   29cbc:	mov	r2, #0
   29cc0:	ldr	r3, [r4]
   29cc4:	strb	r0, [sp, #40]	; 0x28
   29cc8:	add	r0, sp, #4
   29ccc:	strb	r2, [sp, #41]	; 0x29
   29cd0:	str	r3, [sp, #44]	; 0x2c
   29cd4:	bl	1b5ac <fputs@plt+0x11eac>
   29cd8:	mov	r0, #52	; 0x34
   29cdc:	bl	49000 <_Znwj@@Base>
   29ce0:	ldr	r1, [pc, #176]	; 29d98 <fputs@plt+0x20698>
   29ce4:	mov	r5, r0
   29ce8:	bl	1ae18 <fputs@plt+0x11718>
   29cec:	add	r0, sp, #4
   29cf0:	mov	r1, r5
   29cf4:	bl	1bcf4 <fputs@plt+0x125f4>
   29cf8:	movw	r3, #20012	; 0x4e2c
   29cfc:	movt	r3, #7
   29d00:	mov	r0, #96	; 0x60
   29d04:	ldr	r6, [r3]
   29d08:	bl	49000 <_Znwj@@Base>
   29d0c:	add	r1, sp, #4
   29d10:	mov	r3, r6
   29d14:	mov	r2, #0
   29d18:	mov	r5, r0
   29d1c:	bl	1be38 <fputs@plt+0x12738>
   29d20:	mov	r0, r5
   29d24:	bl	1d270 <fputs@plt+0x13b70>
   29d28:	add	r0, sp, #40	; 0x28
   29d2c:	bl	1c11c <fputs@plt+0x12a1c>
   29d30:	bl	1d270 <fputs@plt+0x13b70>
   29d34:	movw	r2, #3360	; 0xd20
   29d38:	movw	r3, #15144	; 0x3b28
   29d3c:	movt	r2, #7
   29d40:	movt	r3, #7
   29d44:	ldr	r0, [r2]
   29d48:	ldr	r1, [r3]
   29d4c:	bl	d52c <fputs@plt+0x3e2c>
   29d50:	ldr	r0, [pc, #64]	; 29d98 <fputs@plt+0x20698>
   29d54:	bl	2304c <fputs@plt+0x1994c>
   29d58:	add	r0, sp, #4
   29d5c:	bl	1a170 <fputs@plt+0x10a70>
   29d60:	ldr	r2, [sp, #44]	; 0x2c
   29d64:	ldr	r3, [r4]
   29d68:	cmp	r2, r3
   29d6c:	bne	29d78 <fputs@plt+0x20678>
   29d70:	add	sp, sp, #48	; 0x30
   29d74:	pop	{r4, r5, r6, pc}
   29d78:	bl	95d4 <__stack_chk_fail@plt>
   29d7c:	mov	r0, r5
   29d80:	bl	49050 <_ZdlPv@@Base>
   29d84:	add	r0, sp, #4
   29d88:	bl	1a170 <fputs@plt+0x10a70>
   29d8c:	bl	9460 <__cxa_end_cleanup@plt>
   29d90:	b	29d7c <fputs@plt+0x2067c>
   29d94:	b	29d84 <fputs@plt+0x20684>
   29d98:	andeq	r0, r7, r0, asr #29
   29d9c:	mov	r0, #128	; 0x80
   29da0:	b	29cac <fputs@plt+0x205ac>
   29da4:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   29da8:	movw	r3, #3232	; 0xca0
   29dac:	sub	sp, sp, #100	; 0x64
   29db0:	movt	r3, #7
   29db4:	cmp	r1, #1
   29db8:	mov	r5, r0
   29dbc:	str	r3, [sp, #12]
   29dc0:	ldr	r3, [r3]
   29dc4:	str	r2, [sp, #20]
   29dc8:	str	r3, [sp, #92]	; 0x5c
   29dcc:	beq	2a220 <fputs@plt+0x20b20>
   29dd0:	cmp	r5, #1
   29dd4:	movhi	ip, #0
   29dd8:	strhi	ip, [sp, #8]
   29ddc:	bls	2a1c4 <fputs@plt+0x20ac4>
   29de0:	mov	r0, #0
   29de4:	movw	sl, #3632	; 0xe30
   29de8:	bl	281dc <fputs@plt+0x1eadc>
   29dec:	movt	sl, #7
   29df0:	subs	r9, r0, #0
   29df4:	ldreq	r9, [sl, #3048]	; 0xbe8
   29df8:	b	29e04 <fputs@plt+0x20704>
   29dfc:	ldr	r0, [pc, #1400]	; 2a37c <fputs@plt+0x20c7c>
   29e00:	bl	2304c <fputs@plt+0x1994c>
   29e04:	ldr	r3, [sl, #164]	; 0xa4
   29e08:	bic	r3, r3, #16
   29e0c:	cmp	r3, #13
   29e10:	bne	29dfc <fputs@plt+0x206fc>
   29e14:	movw	r3, #45408	; 0xb160
   29e18:	movt	r3, #6
   29e1c:	ldr	r4, [r3]
   29e20:	cmp	r4, #0
   29e24:	bne	29e38 <fputs@plt+0x20738>
   29e28:	b	2a12c <fputs@plt+0x20a2c>
   29e2c:	ldr	r4, [r4, #20]
   29e30:	cmp	r4, #0
   29e34:	beq	2a12c <fputs@plt+0x20a2c>
   29e38:	ldr	ip, [r4]
   29e3c:	mov	r0, r4
   29e40:	mov	r1, #0
   29e44:	add	r2, sp, #28
   29e48:	add	r3, sp, #32
   29e4c:	ldr	ip, [ip, #44]	; 0x2c
   29e50:	blx	ip
   29e54:	cmp	r0, #0
   29e58:	beq	29e2c <fputs@plt+0x2072c>
   29e5c:	mov	r2, #1
   29e60:	str	r2, [sp, #16]
   29e64:	mov	r1, #1
   29e68:	mov	r2, #0
   29e6c:	add	r0, sp, #36	; 0x24
   29e70:	bl	1f3c0 <fputs@plt+0x15cc0>
   29e74:	mov	r4, r0
   29e78:	add	r0, sp, #56	; 0x38
   29e7c:	bl	1b5ac <fputs@plt+0x11eac>
   29e80:	cmp	r5, #1
   29e84:	bls	2a2b0 <fputs@plt+0x20bb0>
   29e88:	mov	fp, #0
   29e8c:	ldr	r3, [sp, #20]
   29e90:	cmp	r3, #1
   29e94:	beq	2a2a0 <fputs@plt+0x20ba0>
   29e98:	ldr	ip, [sp, #20]
   29e9c:	cmp	ip, #2
   29ea0:	beq	2a290 <fputs@plt+0x20b90>
   29ea4:	mov	r6, #1
   29ea8:	cmp	r4, #10
   29eac:	moveq	r1, #0
   29eb0:	streq	r1, [sp, #84]	; 0x54
   29eb4:	bne	29ed0 <fputs@plt+0x207d0>
   29eb8:	b	2a01c <fputs@plt+0x2091c>
   29ebc:	add	r0, sp, #36	; 0x24
   29ec0:	mov	r1, #1
   29ec4:	mov	r2, #0
   29ec8:	bl	1f3c0 <fputs@plt+0x15cc0>
   29ecc:	mov	r4, r0
   29ed0:	cmp	r4, #17
   29ed4:	bne	29ef0 <fputs@plt+0x207f0>
   29ed8:	cmp	r5, #1
   29edc:	bhi	29ebc <fputs@plt+0x207bc>
   29ee0:	add	r0, sp, #56	; 0x38
   29ee4:	mov	r1, #17
   29ee8:	bl	1ba44 <fputs@plt+0x12344>
   29eec:	b	29ebc <fputs@plt+0x207bc>
   29ef0:	cmp	r4, #46	; 0x2e
   29ef4:	movne	r6, #0
   29ef8:	andeq	r6, r6, #1
   29efc:	cmp	r6, #0
   29f00:	beq	2a014 <fputs@plt+0x20914>
   29f04:	ldrb	r3, [r9]
   29f08:	cmp	r3, #0
   29f0c:	bne	29f80 <fputs@plt+0x20880>
   29f10:	mov	r7, #0
   29f14:	mov	r1, #0
   29f18:	add	r0, sp, #36	; 0x24
   29f1c:	mov	r2, r1
   29f20:	bl	1f3c0 <fputs@plt+0x15cc0>
   29f24:	cmp	r0, #32
   29f28:	mov	r4, r0
   29f2c:	beq	2a0d0 <fputs@plt+0x209d0>
   29f30:	cmp	r0, #10
   29f34:	beq	2a1e8 <fputs@plt+0x20ae8>
   29f38:	cmp	r5, #1
   29f3c:	bls	29fc4 <fputs@plt+0x208c4>
   29f40:	cmn	r4, #1
   29f44:	bne	2a024 <fputs@plt+0x20924>
   29f48:	ldr	ip, [sp, #16]
   29f4c:	cmp	ip, #0
   29f50:	bne	2a14c <fputs@plt+0x20a4c>
   29f54:	movw	r2, #18728	; 0x4928
   29f58:	movt	r2, #7
   29f5c:	movw	r1, #61856	; 0xf1a0
   29f60:	str	r2, [sp]
   29f64:	movt	r1, #4
   29f68:	mov	r3, r2
   29f6c:	mov	r0, #2
   29f70:	bl	1c8f4 <fputs@plt+0x131f4>
   29f74:	ldr	r0, [pc, #1024]	; 2a37c <fputs@plt+0x20c7c>
   29f78:	bl	2304c <fputs@plt+0x1994c>
   29f7c:	b	2a108 <fputs@plt+0x20a08>
   29f80:	mov	r1, #0
   29f84:	add	r0, sp, #36	; 0x24
   29f88:	mov	r2, r1
   29f8c:	bl	1f3c0 <fputs@plt+0x15cc0>
   29f90:	cmp	r0, #32
   29f94:	mov	r4, r0
   29f98:	beq	29f80 <fputs@plt+0x20880>
   29f9c:	cmp	r0, #9
   29fa0:	beq	29f80 <fputs@plt+0x20880>
   29fa4:	ldrb	r3, [r9]
   29fa8:	cmp	r0, r3
   29fac:	beq	2a054 <fputs@plt+0x20954>
   29fb0:	cmp	r3, #0
   29fb4:	movne	r7, #0
   29fb8:	beq	29f10 <fputs@plt+0x20810>
   29fbc:	cmp	r5, #1
   29fc0:	bhi	29f40 <fputs@plt+0x20840>
   29fc4:	add	r0, sp, #56	; 0x38
   29fc8:	mov	r1, #46	; 0x2e
   29fcc:	bl	1ba44 <fputs@plt+0x12344>
   29fd0:	cmp	r7, #0
   29fd4:	beq	29ff4 <fputs@plt+0x208f4>
   29fd8:	add	r7, r9, r7
   29fdc:	mov	r6, r9
   29fe0:	add	r0, sp, #56	; 0x38
   29fe4:	ldrb	r1, [r6], #1
   29fe8:	bl	1ba44 <fputs@plt+0x12344>
   29fec:	cmp	r6, r7
   29ff0:	bne	29fe0 <fputs@plt+0x208e0>
   29ff4:	cmn	r4, #1
   29ff8:	beq	2a174 <fputs@plt+0x20a74>
   29ffc:	cmp	r4, #0
   2a000:	add	r0, sp, #56	; 0x38
   2a004:	bne	2a048 <fputs@plt+0x20948>
   2a008:	ldr	r1, [sp, #36]	; 0x24
   2a00c:	bl	1bcf4 <fputs@plt+0x125f4>
   2a010:	b	2a024 <fputs@plt+0x20924>
   2a014:	cmn	r4, #1
   2a018:	beq	2a138 <fputs@plt+0x20a38>
   2a01c:	cmp	r5, #1
   2a020:	bls	29ffc <fputs@plt+0x208fc>
   2a024:	subs	r3, r4, #10
   2a028:	add	r0, sp, #36	; 0x24
   2a02c:	rsbs	r6, r3, #0
   2a030:	mov	r1, #1
   2a034:	mov	r2, #0
   2a038:	adcs	r6, r6, r3
   2a03c:	bl	1f3c0 <fputs@plt+0x15cc0>
   2a040:	mov	r4, r0
   2a044:	b	29ea8 <fputs@plt+0x207a8>
   2a048:	uxtb	r1, r4
   2a04c:	bl	1ba44 <fputs@plt+0x12344>
   2a050:	b	2a024 <fputs@plt+0x20924>
   2a054:	ldrb	r3, [r9, #1]
   2a058:	add	r6, r9, #1
   2a05c:	cmp	r3, #0
   2a060:	beq	2a1e0 <fputs@plt+0x20ae0>
   2a064:	add	r8, r9, #2
   2a068:	mov	r7, #1
   2a06c:	b	2a088 <fputs@plt+0x20988>
   2a070:	ldrb	r3, [r8]
   2a074:	mov	r6, r8
   2a078:	add	r7, r7, #1
   2a07c:	add	r8, r8, #1
   2a080:	cmp	r3, #0
   2a084:	beq	2a0b4 <fputs@plt+0x209b4>
   2a088:	mov	r1, #0
   2a08c:	add	r0, sp, #36	; 0x24
   2a090:	mov	r2, r1
   2a094:	bl	1f3c0 <fputs@plt+0x15cc0>
   2a098:	ldrb	r3, [r6]
   2a09c:	mov	r4, r0
   2a0a0:	cmp	r0, r3
   2a0a4:	beq	2a070 <fputs@plt+0x20970>
   2a0a8:	ldrb	r3, [r9, r7]
   2a0ac:	cmp	r3, #0
   2a0b0:	bne	29f38 <fputs@plt+0x20838>
   2a0b4:	cmp	r7, #2
   2a0b8:	bne	29f14 <fputs@plt+0x20814>
   2a0bc:	ldr	r3, [sl, #504]	; 0x1f8
   2a0c0:	cmp	r3, #0
   2a0c4:	beq	29f14 <fputs@plt+0x20814>
   2a0c8:	cmp	r4, #10
   2a0cc:	beq	2a1e8 <fputs@plt+0x20ae8>
   2a0d0:	cmp	r5, #1
   2a0d4:	mov	r3, #19
   2a0d8:	str	r3, [sl, #164]	; 0xa4
   2a0dc:	bls	2a1f8 <fputs@plt+0x20af8>
   2a0e0:	ldr	r2, [sl, #3048]	; 0xbe8
   2a0e4:	movw	r3, #3632	; 0xe30
   2a0e8:	movt	r3, #7
   2a0ec:	cmp	r9, r2
   2a0f0:	beq	2a324 <fputs@plt+0x20c24>
   2a0f4:	mov	r2, #0
   2a0f8:	mov	r0, r9
   2a0fc:	mov	r1, r2
   2a100:	str	r2, [r3, #184]	; 0xb8
   2a104:	bl	27500 <fputs@plt+0x1de00>
   2a108:	add	r0, sp, #56	; 0x38
   2a10c:	bl	1a170 <fputs@plt+0x10a70>
   2a110:	ldr	r1, [sp, #12]
   2a114:	ldr	r2, [sp, #92]	; 0x5c
   2a118:	ldr	r3, [r1]
   2a11c:	cmp	r2, r3
   2a120:	bne	2a36c <fputs@plt+0x20c6c>
   2a124:	add	sp, sp, #100	; 0x64
   2a128:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   2a12c:	mov	r1, #0
   2a130:	str	r1, [sp, #16]
   2a134:	b	29e64 <fputs@plt+0x20764>
   2a138:	cmp	r5, #1
   2a13c:	bls	2a174 <fputs@plt+0x20a74>
   2a140:	ldr	ip, [sp, #16]
   2a144:	cmp	ip, #0
   2a148:	beq	29f54 <fputs@plt+0x20854>
   2a14c:	movw	r3, #18728	; 0x4928
   2a150:	movw	r2, #61856	; 0xf1a0
   2a154:	movt	r3, #7
   2a158:	ldr	r0, [sp, #28]
   2a15c:	ldr	r1, [sp, #32]
   2a160:	movt	r2, #4
   2a164:	str	r3, [sp]
   2a168:	str	r3, [sp, #4]
   2a16c:	bl	21cec <fputs@plt+0x185ec>
   2a170:	b	29f74 <fputs@plt+0x20874>
   2a174:	ldr	r3, [sp, #16]
   2a178:	add	r4, sp, #40	; 0x28
   2a17c:	ldr	r1, [sp, #8]
   2a180:	cmp	r3, #0
   2a184:	beq	2a2f8 <fputs@plt+0x20bf8>
   2a188:	mov	r0, r4
   2a18c:	ldr	r6, [sp, #28]
   2a190:	ldr	r5, [sp, #32]
   2a194:	bl	440a0 <fputs@plt+0x3a9a0>
   2a198:	movw	ip, #18728	; 0x4928
   2a19c:	movw	r2, #61816	; 0xf178
   2a1a0:	movt	ip, #7
   2a1a4:	mov	r0, r6
   2a1a8:	mov	r1, r5
   2a1ac:	mov	r3, r4
   2a1b0:	movt	r2, #4
   2a1b4:	str	ip, [sp]
   2a1b8:	str	ip, [sp, #4]
   2a1bc:	bl	21cec <fputs@plt+0x185ec>
   2a1c0:	b	29f74 <fputs@plt+0x20874>
   2a1c4:	mov	r0, #1
   2a1c8:	bl	281dc <fputs@plt+0x1eadc>
   2a1cc:	cmp	r0, #0
   2a1d0:	str	r0, [sp, #8]
   2a1d4:	bne	29de0 <fputs@plt+0x206e0>
   2a1d8:	bl	27424 <fputs@plt+0x1dd24>
   2a1dc:	b	2a110 <fputs@plt+0x20a10>
   2a1e0:	mov	r7, #1
   2a1e4:	b	29f14 <fputs@plt+0x20814>
   2a1e8:	cmp	r5, #1
   2a1ec:	mov	r3, #13
   2a1f0:	str	r3, [sl, #164]	; 0xa4
   2a1f4:	bhi	2a0e0 <fputs@plt+0x209e0>
   2a1f8:	cmp	fp, #0
   2a1fc:	beq	2a348 <fputs@plt+0x20c48>
   2a200:	ldr	r2, [sp, #20]
   2a204:	sub	r3, r2, #1
   2a208:	cmp	r3, #1
   2a20c:	bls	2a338 <fputs@plt+0x20c38>
   2a210:	mov	r0, fp
   2a214:	add	r1, sp, #56	; 0x38
   2a218:	bl	1b79c <fputs@plt+0x1209c>
   2a21c:	b	2a0e0 <fputs@plt+0x209e0>
   2a220:	mov	r0, r1
   2a224:	bl	281dc <fputs@plt+0x1eadc>
   2a228:	subs	r6, r0, #0
   2a22c:	beq	2a1d8 <fputs@plt+0x20ad8>
   2a230:	mov	r0, #0
   2a234:	bl	281dc <fputs@plt+0x1eadc>
   2a238:	mov	r4, r0
   2a23c:	movw	r0, #51700	; 0xc9f4
   2a240:	movt	r0, #4
   2a244:	bl	1c11c <fputs@plt+0x12a1c>
   2a248:	bl	1d270 <fputs@plt+0x13b70>
   2a24c:	cmp	r4, #0
   2a250:	beq	2a26c <fputs@plt+0x20b6c>
   2a254:	mov	r0, r4
   2a258:	bl	1d718 <fputs@plt+0x14018>
   2a25c:	movw	r0, #56616	; 0xdd28
   2a260:	movt	r0, #4
   2a264:	bl	1c11c <fputs@plt+0x12a1c>
   2a268:	bl	1d270 <fputs@plt+0x13b70>
   2a26c:	mov	r0, r6
   2a270:	bl	1d718 <fputs@plt+0x14018>
   2a274:	movw	r0, #56616	; 0xdd28
   2a278:	movt	r0, #4
   2a27c:	bl	1c11c <fputs@plt+0x12a1c>
   2a280:	bl	1d270 <fputs@plt+0x13b70>
   2a284:	ldr	r0, [pc, #240]	; 2a37c <fputs@plt+0x20c7c>
   2a288:	bl	2304c <fputs@plt+0x1994c>
   2a28c:	b	29dd0 <fputs@plt+0x206d0>
   2a290:	add	r0, sp, #56	; 0x38
   2a294:	mov	r1, #138	; 0x8a
   2a298:	bl	1ba44 <fputs@plt+0x12344>
   2a29c:	b	29ea4 <fputs@plt+0x207a4>
   2a2a0:	add	r0, sp, #56	; 0x38
   2a2a4:	mov	r1, #137	; 0x89
   2a2a8:	bl	1ba44 <fputs@plt+0x12344>
   2a2ac:	b	29ea4 <fputs@plt+0x207a4>
   2a2b0:	ldr	r0, [pc, #200]	; 2a380 <fputs@plt+0x20c80>
   2a2b4:	ldr	r1, [sp, #8]
   2a2b8:	bl	b7ec <fputs@plt+0x20ec>
   2a2bc:	subs	r3, r0, #0
   2a2c0:	beq	29e88 <fputs@plt+0x20788>
   2a2c4:	ldr	r3, [r3]
   2a2c8:	ldr	r3, [r3, #12]
   2a2cc:	blx	r3
   2a2d0:	cmp	r0, #0
   2a2d4:	moveq	r3, #0
   2a2d8:	andne	r3, r5, #1
   2a2dc:	mov	fp, r0
   2a2e0:	cmp	r3, #0
   2a2e4:	beq	29e8c <fputs@plt+0x2078c>
   2a2e8:	add	r0, sp, #56	; 0x38
   2a2ec:	mov	r1, fp
   2a2f0:	bl	1b79c <fputs@plt+0x1209c>
   2a2f4:	b	29e8c <fputs@plt+0x2078c>
   2a2f8:	mov	r0, r4
   2a2fc:	bl	440a0 <fputs@plt+0x3a9a0>
   2a300:	movw	r3, #18728	; 0x4928
   2a304:	movw	r1, #61816	; 0xf178
   2a308:	movt	r3, #7
   2a30c:	mov	r2, r4
   2a310:	str	r3, [sp]
   2a314:	mov	r0, #2
   2a318:	movt	r1, #4
   2a31c:	bl	1c8f4 <fputs@plt+0x131f4>
   2a320:	b	29f74 <fputs@plt+0x20874>
   2a324:	bl	27424 <fputs@plt+0x1dd24>
   2a328:	b	2a108 <fputs@plt+0x20a08>
   2a32c:	add	r0, sp, #56	; 0x38
   2a330:	bl	1a170 <fputs@plt+0x10a70>
   2a334:	bl	9460 <__cxa_end_cleanup@plt>
   2a338:	add	r0, sp, #56	; 0x38
   2a33c:	mov	r1, #139	; 0x8b
   2a340:	bl	1ba44 <fputs@plt+0x12344>
   2a344:	b	2a210 <fputs@plt+0x20b10>
   2a348:	mov	r0, #36	; 0x24
   2a34c:	bl	49000 <_Znwj@@Base>
   2a350:	mov	fp, r0
   2a354:	bl	1b5ac <fputs@plt+0x11eac>
   2a358:	ldr	r1, [sp, #8]
   2a35c:	mov	r2, fp
   2a360:	ldr	r0, [pc, #24]	; 2a380 <fputs@plt+0x20c80>
   2a364:	bl	b7f4 <fputs@plt+0x20f4>
   2a368:	b	2a200 <fputs@plt+0x20b00>
   2a36c:	bl	95d4 <__stack_chk_fail@plt>
   2a370:	mov	r0, fp
   2a374:	bl	49050 <_ZdlPv@@Base>
   2a378:	b	2a32c <fputs@plt+0x20c2c>
   2a37c:	andeq	r0, r7, r0, asr #29
   2a380:	andeq	r0, r7, r0, ror #28
   2a384:	movw	r3, #3632	; 0xe30
   2a388:	movt	r3, #7
   2a38c:	mov	r0, #0
   2a390:	ldr	r2, [r3, #504]	; 0x1f8
   2a394:	mov	r1, r0
   2a398:	cmp	r2, r0
   2a39c:	movne	r2, #2
   2a3a0:	moveq	r2, r0
   2a3a4:	b	29da4 <fputs@plt+0x206a4>
   2a3a8:	mov	r0, #0
   2a3ac:	mov	r2, #1
   2a3b0:	mov	r1, r0
   2a3b4:	b	29da4 <fputs@plt+0x206a4>
   2a3b8:	movw	r3, #3632	; 0xe30
   2a3bc:	movt	r3, #7
   2a3c0:	mov	r0, #0
   2a3c4:	mov	r1, #1
   2a3c8:	ldr	r2, [r3, #504]	; 0x1f8
   2a3cc:	cmp	r2, r0
   2a3d0:	movne	r2, #2
   2a3d4:	moveq	r2, r0
   2a3d8:	b	29da4 <fputs@plt+0x206a4>
   2a3dc:	mov	r1, #1
   2a3e0:	mov	r0, #0
   2a3e4:	mov	r2, r1
   2a3e8:	b	29da4 <fputs@plt+0x206a4>
   2a3ec:	movw	r3, #3632	; 0xe30
   2a3f0:	movt	r3, #7
   2a3f4:	mov	r1, #0
   2a3f8:	mov	r0, #1
   2a3fc:	ldr	r2, [r3, #504]	; 0x1f8
   2a400:	cmp	r2, r1
   2a404:	movne	r2, #2
   2a408:	moveq	r2, r1
   2a40c:	b	29da4 <fputs@plt+0x206a4>
   2a410:	mov	r0, #1
   2a414:	mov	r1, #0
   2a418:	mov	r2, r0
   2a41c:	b	29da4 <fputs@plt+0x206a4>
   2a420:	movw	r3, #3632	; 0xe30
   2a424:	movt	r3, #7
   2a428:	mov	r0, #1
   2a42c:	ldr	r2, [r3, #504]	; 0x1f8
   2a430:	mov	r1, r0
   2a434:	cmp	r2, #0
   2a438:	movne	r2, #2
   2a43c:	moveq	r2, #0
   2a440:	b	29da4 <fputs@plt+0x206a4>
   2a444:	mov	r0, #1
   2a448:	mov	r1, r0
   2a44c:	mov	r2, r0
   2a450:	b	29da4 <fputs@plt+0x206a4>
   2a454:	push	{r4, lr}
   2a458:	mov	r1, #0
   2a45c:	movw	r4, #3632	; 0xe30
   2a460:	movt	r4, #7
   2a464:	mov	r2, r1
   2a468:	mov	r0, #2
   2a46c:	mov	r3, #1
   2a470:	str	r3, [r4, #184]	; 0xb8
   2a474:	bl	29da4 <fputs@plt+0x206a4>
   2a478:	mov	r3, #0
   2a47c:	str	r3, [r4, #184]	; 0xb8
   2a480:	pop	{r4, pc}
   2a484:	push	{r4, r5, r6, r7, lr}
   2a488:	movw	r6, #3232	; 0xca0
   2a48c:	movt	r6, #7
   2a490:	sub	sp, sp, #20
   2a494:	mov	r0, #1
   2a498:	ldr	r3, [r6]
   2a49c:	str	r3, [sp, #12]
   2a4a0:	bl	281dc <fputs@plt+0x1eadc>
   2a4a4:	subs	r7, r0, #0
   2a4a8:	beq	2a4f0 <fputs@plt+0x20df0>
   2a4ac:	movw	r3, #3632	; 0xe30
   2a4b0:	movt	r3, #7
   2a4b4:	ldr	r3, [r3, #164]	; 0xa4
   2a4b8:	cmp	r3, #13
   2a4bc:	beq	2a50c <fputs@plt+0x20e0c>
   2a4c0:	cmp	r3, #25
   2a4c4:	beq	2a580 <fputs@plt+0x20e80>
   2a4c8:	cmp	r3, #19
   2a4cc:	beq	2a588 <fputs@plt+0x20e88>
   2a4d0:	movw	r2, #18728	; 0x4928
   2a4d4:	movt	r2, #7
   2a4d8:	movw	r1, #61764	; 0xf144
   2a4dc:	str	r2, [sp]
   2a4e0:	movt	r1, #4
   2a4e4:	mov	r3, r2
   2a4e8:	mov	r0, #2
   2a4ec:	bl	1c8f4 <fputs@plt+0x131f4>
   2a4f0:	bl	27424 <fputs@plt+0x1dd24>
   2a4f4:	ldr	r2, [sp, #12]
   2a4f8:	ldr	r3, [r6]
   2a4fc:	cmp	r2, r3
   2a500:	bne	2a5f0 <fputs@plt+0x20ef0>
   2a504:	add	sp, sp, #20
   2a508:	pop	{r4, r5, r6, r7, pc}
   2a50c:	mov	r0, #10
   2a510:	cmp	r0, #10
   2a514:	cmnne	r0, #1
   2a518:	moveq	r3, #0
   2a51c:	movne	r3, #1
   2a520:	beq	2a5e8 <fputs@plt+0x20ee8>
   2a524:	add	r5, sp, #8
   2a528:	mov	r4, #0
   2a52c:	mov	r1, #0
   2a530:	mov	r0, r5
   2a534:	mov	r2, r1
   2a538:	add	r4, r4, #1
   2a53c:	bl	1f3c0 <fputs@plt+0x15cc0>
   2a540:	cmp	r0, #10
   2a544:	cmnne	r0, #1
   2a548:	bne	2a52c <fputs@plt+0x20e2c>
   2a54c:	movw	r0, #15304	; 0x3bc8
   2a550:	mov	r1, r7
   2a554:	movt	r0, #7
   2a558:	bl	b7ec <fputs@plt+0x20ec>
   2a55c:	subs	r3, r0, #0
   2a560:	beq	2a5d8 <fputs@plt+0x20ed8>
   2a564:	ldr	r3, [r3]
   2a568:	mov	r1, r4
   2a56c:	ldr	r3, [r3, #36]	; 0x24
   2a570:	blx	r3
   2a574:	ldr	r0, [pc, #120]	; 2a5f4 <fputs@plt+0x20ef4>
   2a578:	bl	2304c <fputs@plt+0x1994c>
   2a57c:	b	2a4f4 <fputs@plt+0x20df4>
   2a580:	mov	r0, #9
   2a584:	b	2a510 <fputs@plt+0x20e10>
   2a588:	add	r5, sp, #8
   2a58c:	mov	r1, #0
   2a590:	mov	r2, r1
   2a594:	mov	r0, r5
   2a598:	bl	1f3c0 <fputs@plt+0x15cc0>
   2a59c:	cmp	r0, #32
   2a5a0:	bne	2a5bc <fputs@plt+0x20ebc>
   2a5a4:	mov	r1, #0
   2a5a8:	mov	r0, r5
   2a5ac:	mov	r2, r1
   2a5b0:	bl	1f3c0 <fputs@plt+0x15cc0>
   2a5b4:	cmp	r0, #32
   2a5b8:	beq	2a5a4 <fputs@plt+0x20ea4>
   2a5bc:	cmp	r0, #34	; 0x22
   2a5c0:	bne	2a510 <fputs@plt+0x20e10>
   2a5c4:	mov	r1, #0
   2a5c8:	mov	r0, r5
   2a5cc:	mov	r2, r1
   2a5d0:	bl	1f3c0 <fputs@plt+0x15cc0>
   2a5d4:	b	2a510 <fputs@plt+0x20e10>
   2a5d8:	mov	r0, r7
   2a5dc:	mov	r1, r4
   2a5e0:	bl	42dd8 <fputs@plt+0x396d8>
   2a5e4:	b	2a574 <fputs@plt+0x20e74>
   2a5e8:	mov	r4, r3
   2a5ec:	b	2a54c <fputs@plt+0x20e4c>
   2a5f0:	bl	95d4 <__stack_chk_fail@plt>
   2a5f4:	andeq	r0, r7, r0, asr #29
   2a5f8:	movw	r3, #3632	; 0xe30
   2a5fc:	movt	r3, #7
   2a600:	push	{r4, r5, r6, lr}
   2a604:	movw	r4, #3232	; 0xca0
   2a608:	ldr	r2, [r3, #164]	; 0xa4
   2a60c:	movt	r4, #7
   2a610:	sub	sp, sp, #40	; 0x28
   2a614:	ldr	r3, [r4]
   2a618:	bic	r2, r2, #16
   2a61c:	cmp	r2, #13
   2a620:	str	r3, [sp, #36]	; 0x24
   2a624:	beq	2a6bc <fputs@plt+0x20fbc>
   2a628:	mov	r0, sp
   2a62c:	bl	1b5ac <fputs@plt+0x11eac>
   2a630:	b	2a640 <fputs@plt+0x20f40>
   2a634:	cmp	r0, #9
   2a638:	cmpne	r0, #32
   2a63c:	bne	2a678 <fputs@plt+0x20f78>
   2a640:	mov	r0, #0
   2a644:	mov	r1, r0
   2a648:	mov	r2, r0
   2a64c:	bl	1f3c0 <fputs@plt+0x15cc0>
   2a650:	cmp	r0, #34	; 0x22
   2a654:	bne	2a634 <fputs@plt+0x20f34>
   2a658:	b	2a668 <fputs@plt+0x20f68>
   2a65c:	uxtb	r1, r0
   2a660:	mov	r0, sp
   2a664:	bl	1ba44 <fputs@plt+0x12344>
   2a668:	mov	r0, #0
   2a66c:	mov	r1, r0
   2a670:	mov	r2, r0
   2a674:	bl	1f3c0 <fputs@plt+0x15cc0>
   2a678:	cmp	r0, #10
   2a67c:	cmnne	r0, #1
   2a680:	bne	2a65c <fputs@plt+0x20f5c>
   2a684:	movw	r3, #3424	; 0xd60
   2a688:	movt	r3, #7
   2a68c:	mov	r0, #80	; 0x50
   2a690:	ldr	r6, [r3]
   2a694:	bl	49000 <_Znwj@@Base>
   2a698:	mov	r1, sp
   2a69c:	mov	r2, #0
   2a6a0:	mov	r5, r0
   2a6a4:	bl	3f8ec <fputs@plt+0x361ec>
   2a6a8:	mov	r0, r6
   2a6ac:	mov	r1, r5
   2a6b0:	bl	12040 <fputs@plt+0x8940>
   2a6b4:	mov	r0, sp
   2a6b8:	bl	1a170 <fputs@plt+0x10a70>
   2a6bc:	ldr	r0, [pc, #52]	; 2a6f8 <fputs@plt+0x20ff8>
   2a6c0:	bl	2304c <fputs@plt+0x1994c>
   2a6c4:	ldr	r2, [sp, #36]	; 0x24
   2a6c8:	ldr	r3, [r4]
   2a6cc:	cmp	r2, r3
   2a6d0:	bne	2a6e8 <fputs@plt+0x20fe8>
   2a6d4:	add	sp, sp, #40	; 0x28
   2a6d8:	pop	{r4, r5, r6, pc}
   2a6dc:	mov	r0, sp
   2a6e0:	bl	1a170 <fputs@plt+0x10a70>
   2a6e4:	bl	9460 <__cxa_end_cleanup@plt>
   2a6e8:	bl	95d4 <__stack_chk_fail@plt>
   2a6ec:	mov	r0, r5
   2a6f0:	bl	49050 <_ZdlPv@@Base>
   2a6f4:	b	2a6dc <fputs@plt+0x20fdc>
   2a6f8:	andeq	r0, r7, r0, asr #29
   2a6fc:	movw	r3, #3632	; 0xe30
   2a700:	movt	r3, #7
   2a704:	push	{r4, lr}
   2a708:	ldr	r3, [r3, #164]	; 0xa4
   2a70c:	bic	r3, r3, #16
   2a710:	cmp	r3, #13
   2a714:	bne	2a728 <fputs@plt+0x21028>
   2a718:	b	2a7ac <fputs@plt+0x210ac>
   2a71c:	cmp	r0, #9
   2a720:	cmpne	r0, #32
   2a724:	bne	2a750 <fputs@plt+0x21050>
   2a728:	mov	r0, #0
   2a72c:	mov	r1, r0
   2a730:	mov	r2, r0
   2a734:	bl	1f3c0 <fputs@plt+0x15cc0>
   2a738:	cmp	r0, #34	; 0x22
   2a73c:	bne	2a71c <fputs@plt+0x2101c>
   2a740:	mov	r0, #0
   2a744:	mov	r1, r0
   2a748:	mov	r2, r0
   2a74c:	bl	1f3c0 <fputs@plt+0x15cc0>
   2a750:	cmp	r0, #10
   2a754:	cmnne	r0, #1
   2a758:	movw	r4, #3360	; 0xd20
   2a75c:	movt	r4, #7
   2a760:	beq	2a798 <fputs@plt+0x21098>
   2a764:	ldr	r3, [r4]
   2a768:	uxtb	r1, r0
   2a76c:	ldr	r2, [r3]
   2a770:	mov	r0, r3
   2a774:	ldr	r3, [r2, #12]
   2a778:	blx	r3
   2a77c:	mov	r0, #0
   2a780:	mov	r1, r0
   2a784:	mov	r2, r0
   2a788:	bl	1f3c0 <fputs@plt+0x15cc0>
   2a78c:	cmp	r0, #10
   2a790:	cmnne	r0, #1
   2a794:	bne	2a764 <fputs@plt+0x21064>
   2a798:	ldr	r0, [r4]
   2a79c:	mov	r1, #10
   2a7a0:	ldr	r3, [r0]
   2a7a4:	ldr	r3, [r3, #12]
   2a7a8:	blx	r3
   2a7ac:	ldr	r0, [pc, #4]	; 2a7b8 <fputs@plt+0x210b8>
   2a7b0:	pop	{r4, lr}
   2a7b4:	b	2304c <fputs@plt+0x1994c>
   2a7b8:	andeq	r0, r7, r0, asr #29
   2a7bc:	push	{r4, lr}
   2a7c0:	movw	r4, #3632	; 0xe30
   2a7c4:	movt	r4, #7
   2a7c8:	ldr	r3, [r4, #164]	; 0xa4
   2a7cc:	cmp	r3, #19
   2a7d0:	popne	{r4, pc}
   2a7d4:	ldr	r0, [pc, #16]	; 2a7ec <fputs@plt+0x210ec>
   2a7d8:	bl	2304c <fputs@plt+0x1994c>
   2a7dc:	ldr	r3, [r4, #164]	; 0xa4
   2a7e0:	cmp	r3, #19
   2a7e4:	beq	2a7d4 <fputs@plt+0x210d4>
   2a7e8:	pop	{r4, pc}
   2a7ec:	andeq	r0, r7, r0, asr #29
   2a7f0:	push	{r4, lr}
   2a7f4:	movw	r4, #3632	; 0xe30
   2a7f8:	movt	r4, #7
   2a7fc:	b	2a804 <fputs@plt+0x21104>
   2a800:	bl	2304c <fputs@plt+0x1994c>
   2a804:	ldr	r3, [r4, #164]	; 0xa4
   2a808:	ldr	r0, [pc, #16]	; 2a820 <fputs@plt+0x21120>
   2a80c:	cmp	r3, #19
   2a810:	beq	2a800 <fputs@plt+0x21100>
   2a814:	cmp	r3, #11
   2a818:	popne	{r4, pc}
   2a81c:	b	2a800 <fputs@plt+0x21100>
   2a820:	andeq	r0, r7, r0, asr #29
   2a824:	push	{r3, r4, r5, r6, r7, r8, r9, lr}
   2a828:	movw	r5, #3632	; 0xe30
   2a82c:	movt	r5, #7
   2a830:	movw	r4, #45408	; 0xb160
   2a834:	movt	r4, #6
   2a838:	mov	r6, #0
   2a83c:	ldr	r8, [r5, #164]	; 0xa4
   2a840:	mov	r7, r4
   2a844:	subs	r3, r8, #11
   2a848:	rsbs	r8, r3, #0
   2a84c:	adcs	r8, r8, r3
   2a850:	ldr	r3, [r4]
   2a854:	ldr	r2, [r3, #12]
   2a858:	ldr	r1, [r3, #16]
   2a85c:	cmp	r2, r1
   2a860:	bcs	2a92c <fputs@plt+0x2122c>
   2a864:	add	r1, r2, #1
   2a868:	str	r1, [r3, #12]
   2a86c:	ldrb	r0, [r2]
   2a870:	cmp	r0, #10
   2a874:	beq	2a8bc <fputs@plt+0x211bc>
   2a878:	cmn	r0, #1
   2a87c:	beq	2a8b0 <fputs@plt+0x211b0>
   2a880:	cmp	r0, #22
   2a884:	addeq	r8, r8, #1
   2a888:	beq	2a850 <fputs@plt+0x21150>
   2a88c:	cmp	r0, #23
   2a890:	subeq	r8, r8, #1
   2a894:	beq	2a850 <fputs@plt+0x21150>
   2a898:	ldr	r9, [r4, #24]
   2a89c:	cmp	r9, r0
   2a8a0:	beq	2a8d4 <fputs@plt+0x211d4>
   2a8a4:	cmp	r8, #0
   2a8a8:	cmple	r0, #10
   2a8ac:	bne	2a850 <fputs@plt+0x21150>
   2a8b0:	ldr	r0, [pc, #252]	; 2a9b4 <fputs@plt+0x212b4>
   2a8b4:	pop	{r3, r4, r5, r6, r7, r8, r9, lr}
   2a8b8:	b	2304c <fputs@plt+0x1994c>
   2a8bc:	ldr	r9, [r4, #24]
   2a8c0:	ldr	r3, [r5, #512]	; 0x200
   2a8c4:	cmp	r9, r0
   2a8c8:	str	r6, [r5, #512]	; 0x200
   2a8cc:	str	r3, [r5, #508]	; 0x1fc
   2a8d0:	bne	2a8a4 <fputs@plt+0x211a4>
   2a8d4:	cmp	r0, #0
   2a8d8:	ble	2a8a4 <fputs@plt+0x211a4>
   2a8dc:	ldr	r3, [r7]
   2a8e0:	ldr	r2, [r3, #12]
   2a8e4:	ldr	r1, [r3, #16]
   2a8e8:	cmp	r2, r1
   2a8ec:	bcs	2a958 <fputs@plt+0x21258>
   2a8f0:	add	r1, r2, #1
   2a8f4:	str	r1, [r3, #12]
   2a8f8:	ldrb	r0, [r2]
   2a8fc:	cmp	r0, #10
   2a900:	beq	2a944 <fputs@plt+0x21244>
   2a904:	cmp	r0, #123	; 0x7b
   2a908:	beq	2a938 <fputs@plt+0x21238>
   2a90c:	cmp	r0, #125	; 0x7d
   2a910:	subeq	r8, r8, #1
   2a914:	moveq	r0, r9
   2a918:	beq	2a8a4 <fputs@plt+0x211a4>
   2a91c:	cmp	r0, #34	; 0x22
   2a920:	beq	2a964 <fputs@plt+0x21264>
   2a924:	mov	r0, r9
   2a928:	b	2a8a4 <fputs@plt+0x211a4>
   2a92c:	mov	r0, #0
   2a930:	bl	1a52c <fputs@plt+0x10e2c>
   2a934:	b	2a870 <fputs@plt+0x21170>
   2a938:	add	r8, r8, #1
   2a93c:	mov	r0, r9
   2a940:	b	2a8a4 <fputs@plt+0x211a4>
   2a944:	ldr	r3, [r5, #512]	; 0x200
   2a948:	mov	r0, r9
   2a94c:	str	r6, [r5, #512]	; 0x200
   2a950:	str	r3, [r5, #508]	; 0x1fc
   2a954:	b	2a8a4 <fputs@plt+0x211a4>
   2a958:	mov	r0, #0
   2a95c:	bl	1a52c <fputs@plt+0x10e2c>
   2a960:	b	2a8fc <fputs@plt+0x211fc>
   2a964:	ldr	r2, [r4]
   2a968:	ldr	r3, [r2, #12]
   2a96c:	ldr	r1, [r2, #16]
   2a970:	add	r0, r3, #1
   2a974:	cmp	r3, r1
   2a978:	bcs	2a9a8 <fputs@plt+0x212a8>
   2a97c:	str	r0, [r2, #12]
   2a980:	ldrb	r0, [r3]
   2a984:	cmp	r0, #10
   2a988:	beq	2a998 <fputs@plt+0x21298>
   2a98c:	cmn	r0, #1
   2a990:	bne	2a964 <fputs@plt+0x21264>
   2a994:	b	2a8a4 <fputs@plt+0x211a4>
   2a998:	ldr	r3, [r5, #512]	; 0x200
   2a99c:	str	r6, [r5, #512]	; 0x200
   2a9a0:	str	r3, [r5, #508]	; 0x1fc
   2a9a4:	b	2a8a4 <fputs@plt+0x211a4>
   2a9a8:	mov	r0, #0
   2a9ac:	bl	1a52c <fputs@plt+0x10e2c>
   2a9b0:	b	2a984 <fputs@plt+0x21284>
   2a9b4:	andeq	r0, r7, r0, asr #29
   2a9b8:	movw	r3, #3632	; 0xe30
   2a9bc:	movt	r3, #7
   2a9c0:	push	{lr}		; (str lr, [sp, #-4]!)
   2a9c4:	sub	sp, sp, #12
   2a9c8:	ldr	r0, [r3, #3052]	; 0xbec
   2a9cc:	cmp	r0, #0
   2a9d0:	beq	2a9f4 <fputs@plt+0x212f4>
   2a9d4:	add	r0, r3, #3040	; 0xbe0
   2a9d8:	add	r0, r0, #12
   2a9dc:	bl	1b1d8 <fputs@plt+0x11ad8>
   2a9e0:	cmp	r0, #0
   2a9e4:	bne	2aa24 <fputs@plt+0x21324>
   2a9e8:	add	sp, sp, #12
   2a9ec:	pop	{lr}		; (ldr lr, [sp], #4)
   2a9f0:	b	2a7f0 <fputs@plt+0x210f0>
   2a9f4:	movw	r3, #45408	; 0xb160
   2a9f8:	movt	r3, #6
   2a9fc:	ldr	r3, [r3, #4]
   2aa00:	tst	r3, #16
   2aa04:	beq	2aa24 <fputs@plt+0x21324>
   2aa08:	movw	r2, #18728	; 0x4928
   2aa0c:	movt	r2, #7
   2aa10:	movw	r1, #61896	; 0xf1c8
   2aa14:	str	r2, [sp]
   2aa18:	mov	r3, r2
   2aa1c:	movt	r1, #4
   2aa20:	bl	1c8f4 <fputs@plt+0x131f4>
   2aa24:	add	sp, sp, #12
   2aa28:	pop	{lr}		; (ldr lr, [sp], #4)
   2aa2c:	b	2a824 <fputs@plt+0x21124>
   2aa30:	push	{r4, r5, r6, lr}
   2aa34:	movw	r4, #3632	; 0xe30
   2aa38:	movt	r4, #7
   2aa3c:	sub	sp, sp, #8
   2aa40:	ldr	r3, [r4, #3056]	; 0xbf0
   2aa44:	cmp	r3, #0
   2aa48:	beq	2aabc <fputs@plt+0x213bc>
   2aa4c:	movw	r5, #45408	; 0xb160
   2aa50:	movt	r5, #6
   2aa54:	mov	r6, #0
   2aa58:	mov	r3, #1
   2aa5c:	str	r3, [r4, #3060]	; 0xbf4
   2aa60:	ldr	r2, [r5]
   2aa64:	ldr	r3, [r2, #12]
   2aa68:	ldr	r1, [r2, #16]
   2aa6c:	add	r0, r3, #1
   2aa70:	cmp	r3, r1
   2aa74:	bcs	2aab0 <fputs@plt+0x213b0>
   2aa78:	str	r0, [r2, #12]
   2aa7c:	ldrb	r0, [r3]
   2aa80:	cmp	r0, #10
   2aa84:	beq	2aaa0 <fputs@plt+0x213a0>
   2aa88:	cmn	r0, #1
   2aa8c:	bne	2aa60 <fputs@plt+0x21360>
   2aa90:	ldr	r0, [pc, #80]	; 2aae8 <fputs@plt+0x213e8>
   2aa94:	add	sp, sp, #8
   2aa98:	pop	{r4, r5, r6, lr}
   2aa9c:	b	2304c <fputs@plt+0x1994c>
   2aaa0:	ldr	r3, [r4, #512]	; 0x200
   2aaa4:	str	r6, [r4, #512]	; 0x200
   2aaa8:	str	r3, [r4, #508]	; 0x1fc
   2aaac:	b	2aa60 <fputs@plt+0x21360>
   2aab0:	mov	r0, #0
   2aab4:	bl	1a52c <fputs@plt+0x10e2c>
   2aab8:	b	2aa80 <fputs@plt+0x21380>
   2aabc:	movw	r2, #18728	; 0x4928
   2aac0:	movt	r2, #7
   2aac4:	mov	r0, #2
   2aac8:	str	r2, [sp]
   2aacc:	mov	r3, r2
   2aad0:	movw	r1, #61920	; 0xf1e0
   2aad4:	movt	r1, #4
   2aad8:	bl	1c8f4 <fputs@plt+0x131f4>
   2aadc:	add	sp, sp, #8
   2aae0:	pop	{r4, r5, r6, lr}
   2aae4:	b	27424 <fputs@plt+0x1dd24>
   2aae8:	andeq	r0, r7, r0, asr #29
   2aaec:	push	{r4, r5, r6, lr}
   2aaf0:	movw	r4, #3632	; 0xe30
   2aaf4:	movt	r4, #7
   2aaf8:	sub	sp, sp, #8
   2aafc:	ldr	r3, [r4, #3056]	; 0xbf0
   2ab00:	cmp	r3, #0
   2ab04:	beq	2ab70 <fputs@plt+0x21470>
   2ab08:	movw	r5, #45408	; 0xb160
   2ab0c:	movt	r5, #6
   2ab10:	mov	r6, #0
   2ab14:	ldr	r2, [r5]
   2ab18:	ldr	r3, [r2, #12]
   2ab1c:	ldr	r1, [r2, #16]
   2ab20:	add	r0, r3, #1
   2ab24:	cmp	r3, r1
   2ab28:	bcs	2ab64 <fputs@plt+0x21464>
   2ab2c:	str	r0, [r2, #12]
   2ab30:	ldrb	r0, [r3]
   2ab34:	cmp	r0, #10
   2ab38:	beq	2ab54 <fputs@plt+0x21454>
   2ab3c:	cmn	r0, #1
   2ab40:	bne	2ab14 <fputs@plt+0x21414>
   2ab44:	ldr	r0, [pc, #80]	; 2ab9c <fputs@plt+0x2149c>
   2ab48:	add	sp, sp, #8
   2ab4c:	pop	{r4, r5, r6, lr}
   2ab50:	b	2304c <fputs@plt+0x1994c>
   2ab54:	ldr	r3, [r4, #512]	; 0x200
   2ab58:	str	r6, [r4, #512]	; 0x200
   2ab5c:	str	r3, [r4, #508]	; 0x1fc
   2ab60:	b	2ab14 <fputs@plt+0x21414>
   2ab64:	mov	r0, #0
   2ab68:	bl	1a52c <fputs@plt+0x10e2c>
   2ab6c:	b	2ab34 <fputs@plt+0x21434>
   2ab70:	movw	r2, #18728	; 0x4928
   2ab74:	movt	r2, #7
   2ab78:	mov	r0, #2
   2ab7c:	str	r2, [sp]
   2ab80:	mov	r3, r2
   2ab84:	movw	r1, #61920	; 0xf1e0
   2ab88:	movt	r1, #4
   2ab8c:	bl	1c8f4 <fputs@plt+0x131f4>
   2ab90:	add	sp, sp, #8
   2ab94:	pop	{r4, r5, r6, lr}
   2ab98:	b	27424 <fputs@plt+0x1dd24>
   2ab9c:	andeq	r0, r7, r0, asr #29
   2aba0:	push	{r4, r5, r6, r7, r8, lr}
   2aba4:	movw	r5, #3232	; 0xca0
   2aba8:	movt	r5, #7
   2abac:	sub	sp, sp, #48	; 0x30
   2abb0:	mov	r0, #1
   2abb4:	mov	r1, #0
   2abb8:	ldr	r3, [r5]
   2abbc:	str	r3, [sp, #44]	; 0x2c
   2abc0:	bl	261ec <fputs@plt+0x1caec>
   2abc4:	subs	r6, r0, #0
   2abc8:	beq	2acb4 <fputs@plt+0x215b4>
   2abcc:	movw	r4, #3632	; 0xe30
   2abd0:	movt	r4, #7
   2abd4:	ldr	r3, [r4, #164]	; 0xa4
   2abd8:	bic	r3, r3, #16
   2abdc:	cmp	r3, #13
   2abe0:	beq	2abfc <fputs@plt+0x214fc>
   2abe4:	ldr	r0, [pc, #224]	; 2accc <fputs@plt+0x215cc>
   2abe8:	bl	2304c <fputs@plt+0x1994c>
   2abec:	ldr	r3, [r4, #164]	; 0xa4
   2abf0:	bic	r3, r3, #16
   2abf4:	cmp	r3, #13
   2abf8:	bne	2abe4 <fputs@plt+0x214e4>
   2abfc:	bl	96e8 <__errno_location@plt>
   2ac00:	mov	r4, #0
   2ac04:	mov	r2, r4
   2ac08:	mov	r3, r4
   2ac0c:	mov	r1, r6
   2ac10:	mov	r7, r0
   2ac14:	ldr	r0, [pc, #180]	; 2acd0 <fputs@plt+0x215d0>
   2ac18:	str	r4, [r7]
   2ac1c:	bl	49808 <_ZdlPv@@Base+0x7b8>
   2ac20:	subs	r8, r0, #0
   2ac24:	beq	2ac6c <fputs@plt+0x2156c>
   2ac28:	mov	r0, #560	; 0x230
   2ac2c:	bl	49000 <_Znwj@@Base>
   2ac30:	mov	r1, r8
   2ac34:	mov	r2, r6
   2ac38:	mov	r3, r4
   2ac3c:	mov	r7, r0
   2ac40:	bl	1a388 <fputs@plt+0x10c88>
   2ac44:	mov	r0, r7
   2ac48:	bl	1d270 <fputs@plt+0x13b70>
   2ac4c:	ldr	r0, [pc, #120]	; 2accc <fputs@plt+0x215cc>
   2ac50:	bl	2304c <fputs@plt+0x1994c>
   2ac54:	ldr	r2, [sp, #44]	; 0x2c
   2ac58:	ldr	r3, [r5]
   2ac5c:	cmp	r2, r3
   2ac60:	bne	2acbc <fputs@plt+0x215bc>
   2ac64:	add	sp, sp, #48	; 0x30
   2ac68:	pop	{r4, r5, r6, r7, r8, pc}
   2ac6c:	mov	r1, r6
   2ac70:	add	r0, sp, #8
   2ac74:	bl	440a0 <fputs@plt+0x3a9a0>
   2ac78:	ldr	r0, [r7]
   2ac7c:	bl	9358 <strerror@plt>
   2ac80:	mov	r1, r0
   2ac84:	add	r0, sp, #24
   2ac88:	bl	440a0 <fputs@plt+0x3a9a0>
   2ac8c:	add	r2, sp, #8
   2ac90:	add	r3, sp, #24
   2ac94:	movw	r0, #18728	; 0x4928
   2ac98:	movw	r1, #60176	; 0xeb10
   2ac9c:	movt	r0, #7
   2aca0:	movt	r1, #4
   2aca4:	str	r0, [sp]
   2aca8:	mov	r0, #2
   2acac:	bl	1c8f4 <fputs@plt+0x131f4>
   2acb0:	b	2ac4c <fputs@plt+0x2154c>
   2acb4:	bl	27424 <fputs@plt+0x1dd24>
   2acb8:	b	2ac54 <fputs@plt+0x21554>
   2acbc:	bl	95d4 <__stack_chk_fail@plt>
   2acc0:	mov	r0, r7
   2acc4:	bl	49050 <_ZdlPv@@Base>
   2acc8:	bl	9460 <__cxa_end_cleanup@plt>
   2accc:	andeq	r0, r7, r0, asr #29
   2acd0:	andeq	r1, r7, r0, ror #17
   2acd4:	movw	r3, #3632	; 0xe30
   2acd8:	movt	r3, #7
   2acdc:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   2ace0:	movw	r9, #3232	; 0xca0
   2ace4:	movt	r9, #7
   2ace8:	ldr	r1, [r3, #524]	; 0x20c
   2acec:	sub	sp, sp, #52	; 0x34
   2acf0:	ldr	r2, [r9]
   2acf4:	cmp	r1, #0
   2acf8:	str	r2, [sp, #44]	; 0x2c
   2acfc:	beq	2aea8 <fputs@plt+0x217a8>
   2ad00:	ldr	r3, [r3, #164]	; 0xa4
   2ad04:	bic	r3, r3, #16
   2ad08:	cmp	r3, #13
   2ad0c:	beq	2ae84 <fputs@plt+0x21784>
   2ad10:	mov	r0, #0
   2ad14:	mov	r1, r0
   2ad18:	mov	r2, r0
   2ad1c:	bl	1f3c0 <fputs@plt+0x15cc0>
   2ad20:	cmp	r0, #32
   2ad24:	mov	r4, r0
   2ad28:	beq	2ad10 <fputs@plt+0x21610>
   2ad2c:	cmp	r0, #9
   2ad30:	beq	2ad10 <fputs@plt+0x21610>
   2ad34:	mov	r0, #24
   2ad38:	bl	958c <_Znaj@plt>
   2ad3c:	cmp	r4, #10
   2ad40:	cmnne	r4, #1
   2ad44:	moveq	r5, #0
   2ad48:	movne	r5, #1
   2ad4c:	movne	r6, #0
   2ad50:	movne	r8, #24
   2ad54:	mov	r7, r0
   2ad58:	bne	2ad90 <fputs@plt+0x21690>
   2ad5c:	b	2ade4 <fputs@plt+0x216e4>
   2ad60:	mov	r1, r4
   2ad64:	add	r0, r7, r6
   2ad68:	bl	9538 <strcpy@plt>
   2ad6c:	mov	r0, #0
   2ad70:	mov	r1, r0
   2ad74:	mov	r2, r0
   2ad78:	bl	1f3c0 <fputs@plt+0x15cc0>
   2ad7c:	cmp	r0, #10
   2ad80:	cmnne	r0, #1
   2ad84:	mov	r4, r0
   2ad88:	beq	2ade4 <fputs@plt+0x216e4>
   2ad8c:	mov	r6, r5
   2ad90:	mov	r0, r4
   2ad94:	bl	1e7bc <fputs@plt+0x150bc>
   2ad98:	mov	r4, r0
   2ad9c:	bl	94d8 <strlen@plt>
   2ada0:	add	r5, r6, r0
   2ada4:	cmp	r5, r8
   2ada8:	blt	2ad60 <fputs@plt+0x21660>
   2adac:	lsl	sl, r8, #1
   2adb0:	mov	r0, sl
   2adb4:	bl	958c <_Znaj@plt>
   2adb8:	mov	r1, r7
   2adbc:	mov	r2, r8
   2adc0:	mov	fp, r0
   2adc4:	bl	94f0 <memcpy@plt>
   2adc8:	cmp	r7, #0
   2adcc:	beq	2ae78 <fputs@plt+0x21778>
   2add0:	mov	r0, r7
   2add4:	mov	r8, sl
   2add8:	bl	961c <_ZdaPv@plt>
   2addc:	mov	r7, fp
   2ade0:	b	2ad60 <fputs@plt+0x21660>
   2ade4:	mov	r4, #0
   2ade8:	strb	r4, [r7, r5]
   2adec:	bl	96e8 <__errno_location@plt>
   2adf0:	movw	r1, #58320	; 0xe3d0
   2adf4:	movt	r1, #4
   2adf8:	str	r4, [r0]
   2adfc:	mov	r5, r0
   2ae00:	mov	r0, r7
   2ae04:	bl	9628 <popen@plt>
   2ae08:	subs	r6, r0, #0
   2ae0c:	beq	2aed0 <fputs@plt+0x217d0>
   2ae10:	mov	r2, r4
   2ae14:	mov	r1, r7
   2ae18:	add	r0, sp, #24
   2ae1c:	bl	4a4a0 <_ZdlPv@@Base+0x1450>
   2ae20:	mov	r0, #560	; 0x230
   2ae24:	ldr	r5, [sp, #24]
   2ae28:	bl	49000 <_Znwj@@Base>
   2ae2c:	mov	r1, r6
   2ae30:	mov	r3, #1
   2ae34:	mov	r2, r5
   2ae38:	mov	r4, r0
   2ae3c:	bl	1a388 <fputs@plt+0x10c88>
   2ae40:	mov	r0, r4
   2ae44:	bl	1d270 <fputs@plt+0x13b70>
   2ae48:	cmp	r7, #0
   2ae4c:	beq	2ae58 <fputs@plt+0x21758>
   2ae50:	mov	r0, r7
   2ae54:	bl	961c <_ZdaPv@plt>
   2ae58:	ldr	r0, [pc, #200]	; 2af28 <fputs@plt+0x21828>
   2ae5c:	bl	2304c <fputs@plt+0x1994c>
   2ae60:	ldr	r2, [sp, #44]	; 0x2c
   2ae64:	ldr	r3, [r9]
   2ae68:	cmp	r2, r3
   2ae6c:	bne	2af18 <fputs@plt+0x21818>
   2ae70:	add	sp, sp, #52	; 0x34
   2ae74:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   2ae78:	mov	r7, fp
   2ae7c:	mov	r8, sl
   2ae80:	b	2ad60 <fputs@plt+0x21660>
   2ae84:	movw	r2, #18728	; 0x4928
   2ae88:	movt	r2, #7
   2ae8c:	movw	r1, #62012	; 0xf23c
   2ae90:	str	r2, [sp]
   2ae94:	movt	r1, #4
   2ae98:	mov	r3, r2
   2ae9c:	mov	r0, #2
   2aea0:	bl	1c8f4 <fputs@plt+0x131f4>
   2aea4:	b	2ae58 <fputs@plt+0x21758>
   2aea8:	movw	r2, #18728	; 0x4928
   2aeac:	movt	r2, #7
   2aeb0:	mov	r0, #2
   2aeb4:	str	r2, [sp]
   2aeb8:	mov	r3, r2
   2aebc:	movw	r1, #61936	; 0xf1f0
   2aec0:	movt	r1, #4
   2aec4:	bl	1c8f4 <fputs@plt+0x131f4>
   2aec8:	bl	27424 <fputs@plt+0x1dd24>
   2aecc:	b	2ae60 <fputs@plt+0x21760>
   2aed0:	mov	r1, r7
   2aed4:	add	r0, sp, #8
   2aed8:	bl	440a0 <fputs@plt+0x3a9a0>
   2aedc:	ldr	r0, [r5]
   2aee0:	bl	9358 <strerror@plt>
   2aee4:	mov	r1, r0
   2aee8:	add	r0, sp, #24
   2aeec:	bl	440a0 <fputs@plt+0x3a9a0>
   2aef0:	add	r2, sp, #8
   2aef4:	add	r3, sp, #24
   2aef8:	movw	r0, #18728	; 0x4928
   2aefc:	movw	r1, #61976	; 0xf218
   2af00:	movt	r0, #7
   2af04:	movt	r1, #4
   2af08:	str	r0, [sp]
   2af0c:	mov	r0, #2
   2af10:	bl	1c8f4 <fputs@plt+0x131f4>
   2af14:	b	2ae48 <fputs@plt+0x21748>
   2af18:	bl	95d4 <__stack_chk_fail@plt>
   2af1c:	mov	r0, r4
   2af20:	bl	49050 <_ZdlPv@@Base>
   2af24:	bl	9460 <__cxa_end_cleanup@plt>
   2af28:	andeq	r0, r7, r0, asr #29
   2af2c:	push	{r4, r5, r6, r7, lr}
   2af30:	movw	r5, #3232	; 0xca0
   2af34:	movt	r5, #7
   2af38:	sub	sp, sp, #52	; 0x34
   2af3c:	mov	r0, #1
   2af40:	mov	r1, #0
   2af44:	ldr	r3, [r5]
   2af48:	str	r3, [sp, #44]	; 0x2c
   2af4c:	bl	261ec <fputs@plt+0x1caec>
   2af50:	subs	r6, r0, #0
   2af54:	beq	2b02c <fputs@plt+0x2192c>
   2af58:	movw	r4, #3632	; 0xe30
   2af5c:	movt	r4, #7
   2af60:	ldr	r3, [r4, #164]	; 0xa4
   2af64:	bic	r3, r3, #16
   2af68:	cmp	r3, #13
   2af6c:	beq	2af88 <fputs@plt+0x21888>
   2af70:	ldr	r0, [pc, #192]	; 2b038 <fputs@plt+0x21938>
   2af74:	bl	2304c <fputs@plt+0x1994c>
   2af78:	ldr	r3, [r4, #164]	; 0xa4
   2af7c:	bic	r3, r3, #16
   2af80:	cmp	r3, #13
   2af84:	bne	2af70 <fputs@plt+0x21870>
   2af88:	bl	96e8 <__errno_location@plt>
   2af8c:	mov	r2, #0
   2af90:	movw	r3, #58320	; 0xe3d0
   2af94:	mov	r1, r6
   2af98:	movt	r3, #4
   2af9c:	str	r2, [r0]
   2afa0:	mov	r4, r0
   2afa4:	ldr	r0, [pc, #144]	; 2b03c <fputs@plt+0x2193c>
   2afa8:	bl	49808 <_ZdlPv@@Base+0x7b8>
   2afac:	subs	r7, r0, #0
   2afb0:	beq	2afe4 <fputs@plt+0x218e4>
   2afb4:	mov	r1, r6
   2afb8:	bl	1e450 <fputs@plt+0x14d50>
   2afbc:	mov	r0, r7
   2afc0:	bl	93dc <fclose@plt>
   2afc4:	ldr	r0, [pc, #108]	; 2b038 <fputs@plt+0x21938>
   2afc8:	bl	2304c <fputs@plt+0x1994c>
   2afcc:	ldr	r2, [sp, #44]	; 0x2c
   2afd0:	ldr	r3, [r5]
   2afd4:	cmp	r2, r3
   2afd8:	bne	2b034 <fputs@plt+0x21934>
   2afdc:	add	sp, sp, #52	; 0x34
   2afe0:	pop	{r4, r5, r6, r7, pc}
   2afe4:	mov	r1, r6
   2afe8:	add	r0, sp, #8
   2afec:	bl	440a0 <fputs@plt+0x3a9a0>
   2aff0:	ldr	r0, [r4]
   2aff4:	bl	9358 <strerror@plt>
   2aff8:	mov	r1, r0
   2affc:	add	r0, sp, #24
   2b000:	bl	440a0 <fputs@plt+0x3a9a0>
   2b004:	add	r2, sp, #8
   2b008:	add	r3, sp, #24
   2b00c:	movw	r0, #18728	; 0x4928
   2b010:	movw	r1, #60176	; 0xeb10
   2b014:	movt	r0, #7
   2b018:	movt	r1, #4
   2b01c:	str	r0, [sp]
   2b020:	mov	r0, #2
   2b024:	bl	1c8f4 <fputs@plt+0x131f4>
   2b028:	b	2afc4 <fputs@plt+0x218c4>
   2b02c:	bl	27424 <fputs@plt+0x1dd24>
   2b030:	b	2afcc <fputs@plt+0x218cc>
   2b034:	bl	95d4 <__stack_chk_fail@plt>
   2b038:	andeq	r0, r7, r0, asr #29
   2b03c:	andeq	r1, r7, r0, ror #17
   2b040:	movw	r3, #3632	; 0xe30
   2b044:	movt	r3, #7
   2b048:	push	{r4, r5, r6, lr}
   2b04c:	movw	r5, #3232	; 0xca0
   2b050:	ldr	r2, [r3, #164]	; 0xa4
   2b054:	movt	r5, #7
   2b058:	sub	sp, sp, #32
   2b05c:	ldr	r3, [r5]
   2b060:	bic	r2, r2, #16
   2b064:	cmp	r2, #13
   2b068:	str	r3, [sp, #28]
   2b06c:	beq	2b198 <fputs@plt+0x21a98>
   2b070:	add	r0, sp, #4
   2b074:	bl	49b4c <_ZdlPv@@Base+0xafc>
   2b078:	b	2b088 <fputs@plt+0x21988>
   2b07c:	cmp	r0, #9
   2b080:	cmpne	r0, #32
   2b084:	bne	2b0b8 <fputs@plt+0x219b8>
   2b088:	mov	r0, #0
   2b08c:	mov	r1, r0
   2b090:	mov	r2, r0
   2b094:	bl	1f3c0 <fputs@plt+0x15cc0>
   2b098:	cmp	r0, #34	; 0x22
   2b09c:	mov	r4, r0
   2b0a0:	bne	2b07c <fputs@plt+0x2197c>
   2b0a4:	mov	r0, #0
   2b0a8:	mov	r1, r0
   2b0ac:	mov	r2, r0
   2b0b0:	bl	1f3c0 <fputs@plt+0x15cc0>
   2b0b4:	mov	r4, r0
   2b0b8:	movw	r1, #62028	; 0xf24c
   2b0bc:	add	r0, sp, #4
   2b0c0:	movt	r1, #4
   2b0c4:	bl	49d10 <_ZdlPv@@Base+0xcc0>
   2b0c8:	b	2b0f0 <fputs@plt+0x219f0>
   2b0cc:	ldr	ip, [sp, #4]
   2b0d0:	mov	r0, #0
   2b0d4:	add	r2, r3, #1
   2b0d8:	mov	r1, r0
   2b0dc:	str	r2, [sp, #8]
   2b0e0:	mov	r2, r0
   2b0e4:	strb	r4, [ip, r3]
   2b0e8:	bl	1f3c0 <fputs@plt+0x15cc0>
   2b0ec:	mov	r4, r0
   2b0f0:	cmp	r4, #10
   2b0f4:	cmnne	r4, #1
   2b0f8:	ldr	r3, [sp, #8]
   2b0fc:	beq	2b120 <fputs@plt+0x21a20>
   2b100:	ldr	r2, [sp, #12]
   2b104:	uxtb	r4, r4
   2b108:	cmp	r3, r2
   2b10c:	blt	2b0cc <fputs@plt+0x219cc>
   2b110:	add	r0, sp, #4
   2b114:	bl	49dfc <_ZdlPv@@Base+0xdac>
   2b118:	ldr	r3, [sp, #8]
   2b11c:	b	2b0cc <fputs@plt+0x219cc>
   2b120:	ldr	r2, [sp, #12]
   2b124:	cmp	r3, r2
   2b128:	blt	2b138 <fputs@plt+0x21a38>
   2b12c:	add	r0, sp, #4
   2b130:	bl	49dfc <_ZdlPv@@Base+0xdac>
   2b134:	ldr	r3, [sp, #8]
   2b138:	ldr	r1, [sp, #4]
   2b13c:	movw	r2, #3424	; 0xd60
   2b140:	movt	r2, #7
   2b144:	add	r0, r3, #1
   2b148:	mov	ip, #10
   2b14c:	str	r0, [sp, #8]
   2b150:	strb	ip, [r1, r3]
   2b154:	add	r0, sp, #16
   2b158:	add	r1, sp, #4
   2b15c:	ldr	r6, [r2]
   2b160:	bl	49c58 <_ZdlPv@@Base+0xc08>
   2b164:	mov	r0, #44	; 0x2c
   2b168:	bl	49000 <_Znwj@@Base>
   2b16c:	add	r1, sp, #16
   2b170:	mov	r2, #0
   2b174:	mov	r4, r0
   2b178:	bl	3c100 <fputs@plt+0x32a00>
   2b17c:	mov	r0, r6
   2b180:	mov	r1, r4
   2b184:	bl	12040 <fputs@plt+0x8940>
   2b188:	add	r0, sp, #16
   2b18c:	bl	49cb0 <_ZdlPv@@Base+0xc60>
   2b190:	add	r0, sp, #4
   2b194:	bl	49cb0 <_ZdlPv@@Base+0xc60>
   2b198:	ldr	r0, [pc, #64]	; 2b1e0 <fputs@plt+0x21ae0>
   2b19c:	bl	2304c <fputs@plt+0x1994c>
   2b1a0:	ldr	r2, [sp, #28]
   2b1a4:	ldr	r3, [r5]
   2b1a8:	cmp	r2, r3
   2b1ac:	bne	2b1c4 <fputs@plt+0x21ac4>
   2b1b0:	add	sp, sp, #32
   2b1b4:	pop	{r4, r5, r6, pc}
   2b1b8:	add	r0, sp, #4
   2b1bc:	bl	49cb0 <_ZdlPv@@Base+0xc60>
   2b1c0:	bl	9460 <__cxa_end_cleanup@plt>
   2b1c4:	bl	95d4 <__stack_chk_fail@plt>
   2b1c8:	mov	r0, r4
   2b1cc:	bl	49050 <_ZdlPv@@Base>
   2b1d0:	add	r0, sp, #16
   2b1d4:	bl	49cb0 <_ZdlPv@@Base+0xc60>
   2b1d8:	b	2b1b8 <fputs@plt+0x21ab8>
   2b1dc:	b	2b1d0 <fputs@plt+0x21ad0>
   2b1e0:	andeq	r0, r7, r0, asr #29
   2b1e4:	movw	r3, #3632	; 0xe30
   2b1e8:	movt	r3, #7
   2b1ec:	push	{r4, r5, r6, lr}
   2b1f0:	movw	r5, #3232	; 0xca0
   2b1f4:	ldr	r2, [r3, #164]	; 0xa4
   2b1f8:	movt	r5, #7
   2b1fc:	sub	sp, sp, #32
   2b200:	ldr	r3, [r5]
   2b204:	bic	r2, r2, #16
   2b208:	cmp	r2, #13
   2b20c:	str	r3, [sp, #28]
   2b210:	beq	2b33c <fputs@plt+0x21c3c>
   2b214:	add	r0, sp, #4
   2b218:	bl	49b4c <_ZdlPv@@Base+0xafc>
   2b21c:	b	2b22c <fputs@plt+0x21b2c>
   2b220:	cmp	r0, #9
   2b224:	cmpne	r0, #32
   2b228:	bne	2b25c <fputs@plt+0x21b5c>
   2b22c:	mov	r0, #0
   2b230:	mov	r1, r0
   2b234:	mov	r2, r0
   2b238:	bl	1f3c0 <fputs@plt+0x15cc0>
   2b23c:	cmp	r0, #34	; 0x22
   2b240:	mov	r4, r0
   2b244:	bne	2b220 <fputs@plt+0x21b20>
   2b248:	mov	r0, #0
   2b24c:	mov	r1, r0
   2b250:	mov	r2, r0
   2b254:	bl	1f3c0 <fputs@plt+0x15cc0>
   2b258:	mov	r4, r0
   2b25c:	movw	r1, #62028	; 0xf24c
   2b260:	add	r0, sp, #4
   2b264:	movt	r1, #4
   2b268:	bl	49d10 <_ZdlPv@@Base+0xcc0>
   2b26c:	b	2b294 <fputs@plt+0x21b94>
   2b270:	ldr	ip, [sp, #4]
   2b274:	mov	r0, #0
   2b278:	add	r2, r3, #1
   2b27c:	mov	r1, r0
   2b280:	str	r2, [sp, #8]
   2b284:	mov	r2, r0
   2b288:	strb	r4, [ip, r3]
   2b28c:	bl	1f3c0 <fputs@plt+0x15cc0>
   2b290:	mov	r4, r0
   2b294:	cmp	r4, #10
   2b298:	cmnne	r4, #1
   2b29c:	ldr	r3, [sp, #8]
   2b2a0:	beq	2b2c4 <fputs@plt+0x21bc4>
   2b2a4:	ldr	r2, [sp, #12]
   2b2a8:	uxtb	r4, r4
   2b2ac:	cmp	r3, r2
   2b2b0:	blt	2b270 <fputs@plt+0x21b70>
   2b2b4:	add	r0, sp, #4
   2b2b8:	bl	49dfc <_ZdlPv@@Base+0xdac>
   2b2bc:	ldr	r3, [sp, #8]
   2b2c0:	b	2b270 <fputs@plt+0x21b70>
   2b2c4:	ldr	r2, [sp, #12]
   2b2c8:	cmp	r3, r2
   2b2cc:	blt	2b2dc <fputs@plt+0x21bdc>
   2b2d0:	add	r0, sp, #4
   2b2d4:	bl	49dfc <_ZdlPv@@Base+0xdac>
   2b2d8:	ldr	r3, [sp, #8]
   2b2dc:	ldr	r1, [sp, #4]
   2b2e0:	movw	r2, #3424	; 0xd60
   2b2e4:	movt	r2, #7
   2b2e8:	add	r0, r3, #1
   2b2ec:	mov	ip, #10
   2b2f0:	str	r0, [sp, #8]
   2b2f4:	strb	ip, [r1, r3]
   2b2f8:	add	r0, sp, #16
   2b2fc:	add	r1, sp, #4
   2b300:	ldr	r6, [r2]
   2b304:	bl	49c58 <_ZdlPv@@Base+0xc08>
   2b308:	mov	r0, #44	; 0x2c
   2b30c:	bl	49000 <_Znwj@@Base>
   2b310:	add	r1, sp, #16
   2b314:	mov	r2, #1
   2b318:	mov	r4, r0
   2b31c:	bl	3c100 <fputs@plt+0x32a00>
   2b320:	mov	r0, r6
   2b324:	mov	r1, r4
   2b328:	bl	12040 <fputs@plt+0x8940>
   2b32c:	add	r0, sp, #16
   2b330:	bl	49cb0 <_ZdlPv@@Base+0xc60>
   2b334:	add	r0, sp, #4
   2b338:	bl	49cb0 <_ZdlPv@@Base+0xc60>
   2b33c:	ldr	r0, [pc, #64]	; 2b384 <fputs@plt+0x21c84>
   2b340:	bl	2304c <fputs@plt+0x1994c>
   2b344:	ldr	r2, [sp, #28]
   2b348:	ldr	r3, [r5]
   2b34c:	cmp	r2, r3
   2b350:	bne	2b368 <fputs@plt+0x21c68>
   2b354:	add	sp, sp, #32
   2b358:	pop	{r4, r5, r6, pc}
   2b35c:	add	r0, sp, #4
   2b360:	bl	49cb0 <_ZdlPv@@Base+0xc60>
   2b364:	bl	9460 <__cxa_end_cleanup@plt>
   2b368:	bl	95d4 <__stack_chk_fail@plt>
   2b36c:	mov	r0, r4
   2b370:	bl	49050 <_ZdlPv@@Base>
   2b374:	add	r0, sp, #16
   2b378:	bl	49cb0 <_ZdlPv@@Base+0xc60>
   2b37c:	b	2b35c <fputs@plt+0x21c5c>
   2b380:	b	2b374 <fputs@plt+0x21c74>
   2b384:	andeq	r0, r7, r0, asr #29
   2b388:	push	{r3, r4, r5, lr}
   2b38c:	movw	r3, #3632	; 0xe30
   2b390:	movt	r3, #7
   2b394:	mov	r5, r0
   2b398:	ldr	r3, [r3, #164]	; 0xa4
   2b39c:	bic	r3, r3, #16
   2b3a0:	cmp	r3, #13
   2b3a4:	beq	2b45c <fputs@plt+0x21d5c>
   2b3a8:	adds	r4, r1, #0
   2b3ac:	movne	r4, #1
   2b3b0:	b	2b3c0 <fputs@plt+0x21cc0>
   2b3b4:	cmp	r0, #9
   2b3b8:	cmpne	r0, #32
   2b3bc:	bne	2b3f4 <fputs@plt+0x21cf4>
   2b3c0:	mov	r0, #0
   2b3c4:	mov	r1, r0
   2b3c8:	mov	r2, r0
   2b3cc:	bl	1f3c0 <fputs@plt+0x15cc0>
   2b3d0:	cmp	r0, #34	; 0x22
   2b3d4:	movne	r3, #0
   2b3d8:	andeq	r3, r4, #1
   2b3dc:	cmp	r3, #0
   2b3e0:	beq	2b3b4 <fputs@plt+0x21cb4>
   2b3e4:	mov	r0, #0
   2b3e8:	mov	r1, r0
   2b3ec:	mov	r2, r0
   2b3f0:	bl	1f3c0 <fputs@plt+0x15cc0>
   2b3f4:	cmp	r0, #10
   2b3f8:	cmnne	r0, #1
   2b3fc:	movwne	r4, #3344	; 0xd10
   2b400:	movtne	r4, #7
   2b404:	beq	2b45c <fputs@plt+0x21d5c>
   2b408:	bl	1e7bc <fputs@plt+0x150bc>
   2b40c:	ldr	r1, [r4]
   2b410:	bl	9700 <fputs@plt>
   2b414:	mov	r0, #0
   2b418:	mov	r1, r0
   2b41c:	mov	r2, r0
   2b420:	bl	1f3c0 <fputs@plt+0x15cc0>
   2b424:	cmp	r0, #10
   2b428:	cmnne	r0, #1
   2b42c:	bne	2b408 <fputs@plt+0x21d08>
   2b430:	cmp	r5, #0
   2b434:	bne	2b44c <fputs@plt+0x21d4c>
   2b438:	ldr	r0, [r4]
   2b43c:	bl	94c0 <fflush@plt>
   2b440:	ldr	r0, [pc, #40]	; 2b470 <fputs@plt+0x21d70>
   2b444:	pop	{r3, r4, r5, lr}
   2b448:	b	2304c <fputs@plt+0x1994c>
   2b44c:	ldr	r1, [r4]
   2b450:	mov	r0, #10
   2b454:	bl	95ec <fputc@plt>
   2b458:	b	2b438 <fputs@plt+0x21d38>
   2b45c:	cmp	r5, #0
   2b460:	movw	r4, #3344	; 0xd10
   2b464:	movt	r4, #7
   2b468:	beq	2b438 <fputs@plt+0x21d38>
   2b46c:	b	2b44c <fputs@plt+0x21d4c>
   2b470:	andeq	r0, r7, r0, asr #29
   2b474:	mov	r0, #1
   2b478:	mov	r1, #0
   2b47c:	b	2b388 <fputs@plt+0x21c88>
   2b480:	mov	r0, #1
   2b484:	mov	r1, r0
   2b488:	b	2b388 <fputs@plt+0x21c88>
   2b48c:	mov	r0, #0
   2b490:	mov	r1, #1
   2b494:	b	2b388 <fputs@plt+0x21c88>
   2b498:	push	{r4, r5, r6, r7, lr}
   2b49c:	movw	r5, #3232	; 0xca0
   2b4a0:	movt	r5, #7
   2b4a4:	sub	sp, sp, #36	; 0x24
   2b4a8:	mov	r7, r0
   2b4ac:	mov	r0, #1
   2b4b0:	ldr	r3, [r5]
   2b4b4:	str	r3, [sp, #28]
   2b4b8:	bl	281dc <fputs@plt+0x1eadc>
   2b4bc:	subs	r6, r0, #0
   2b4c0:	beq	2b594 <fputs@plt+0x21e94>
   2b4c4:	ldr	r0, [pc, #212]	; 2b5a0 <fputs@plt+0x21ea0>
   2b4c8:	mov	r1, r6
   2b4cc:	mov	r2, #0
   2b4d0:	bl	b39c <fputs@plt+0x1c9c>
   2b4d4:	subs	r4, r0, #0
   2b4d8:	beq	2b568 <fputs@plt+0x21e68>
   2b4dc:	mov	r0, #0
   2b4e0:	mov	r1, r0
   2b4e4:	mov	r2, r0
   2b4e8:	bl	1f3c0 <fputs@plt+0x15cc0>
   2b4ec:	cmp	r0, #32
   2b4f0:	beq	2b4dc <fputs@plt+0x21ddc>
   2b4f4:	cmp	r0, #34	; 0x22
   2b4f8:	bne	2b51c <fputs@plt+0x21e1c>
   2b4fc:	b	2b50c <fputs@plt+0x21e0c>
   2b500:	bl	1e7bc <fputs@plt+0x150bc>
   2b504:	mov	r1, r4
   2b508:	bl	9700 <fputs@plt>
   2b50c:	mov	r0, #0
   2b510:	mov	r1, r0
   2b514:	mov	r2, r0
   2b518:	bl	1f3c0 <fputs@plt+0x15cc0>
   2b51c:	cmp	r0, #10
   2b520:	cmnne	r0, #1
   2b524:	bne	2b500 <fputs@plt+0x21e00>
   2b528:	cmp	r7, #0
   2b52c:	bne	2b558 <fputs@plt+0x21e58>
   2b530:	mov	r0, r4
   2b534:	bl	94c0 <fflush@plt>
   2b538:	ldr	r0, [pc, #100]	; 2b5a4 <fputs@plt+0x21ea4>
   2b53c:	bl	2304c <fputs@plt+0x1994c>
   2b540:	ldr	r2, [sp, #28]
   2b544:	ldr	r3, [r5]
   2b548:	cmp	r2, r3
   2b54c:	bne	2b59c <fputs@plt+0x21e9c>
   2b550:	add	sp, sp, #36	; 0x24
   2b554:	pop	{r4, r5, r6, r7, pc}
   2b558:	mov	r1, r4
   2b55c:	mov	r0, #10
   2b560:	bl	95ec <fputc@plt>
   2b564:	b	2b530 <fputs@plt+0x21e30>
   2b568:	mov	r1, r6
   2b56c:	add	r0, sp, #8
   2b570:	bl	440a0 <fputs@plt+0x3a9a0>
   2b574:	movw	r3, #18728	; 0x4928
   2b578:	movw	r1, #61520	; 0xf050
   2b57c:	movt	r3, #7
   2b580:	add	r2, sp, #8
   2b584:	str	r3, [sp]
   2b588:	movt	r1, #4
   2b58c:	mov	r0, #2
   2b590:	bl	1c8f4 <fputs@plt+0x131f4>
   2b594:	bl	27424 <fputs@plt+0x1dd24>
   2b598:	b	2b540 <fputs@plt+0x21e40>
   2b59c:	bl	95d4 <__stack_chk_fail@plt>
   2b5a0:	strdeq	r1, [r7], -r8
   2b5a4:	andeq	r0, r7, r0, asr #29
   2b5a8:	mov	r0, #1
   2b5ac:	b	2b498 <fputs@plt+0x21d98>
   2b5b0:	mov	r0, #0
   2b5b4:	b	2b498 <fputs@plt+0x21d98>
   2b5b8:	push	{r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
   2b5bc:	movw	r5, #3632	; 0xe30
   2b5c0:	movt	r5, #7
   2b5c4:	mov	r6, r0
   2b5c8:	mov	sl, r1
   2b5cc:	ldr	r3, [r5, #164]	; 0xa4
   2b5d0:	cmp	r3, #19
   2b5d4:	bne	2b5ec <fputs@plt+0x21eec>
   2b5d8:	ldr	r0, [pc, #416]	; 2b780 <fputs@plt+0x22080>
   2b5dc:	bl	2304c <fputs@plt+0x1994c>
   2b5e0:	ldr	r3, [r5, #164]	; 0xa4
   2b5e4:	cmp	r3, #19
   2b5e8:	beq	2b5d8 <fputs@plt+0x21ed8>
   2b5ec:	movw	r4, #3632	; 0xe30
   2b5f0:	movw	r8, #3616	; 0xe20
   2b5f4:	movt	r4, #7
   2b5f8:	movt	r8, #7
   2b5fc:	mov	r9, #1
   2b600:	mov	r7, #0
   2b604:	b	2b678 <fputs@plt+0x21f78>
   2b608:	cmp	r3, #19
   2b60c:	beq	2b68c <fputs@plt+0x21f8c>
   2b610:	ldr	r0, [pc, #360]	; 2b780 <fputs@plt+0x22080>
   2b614:	mov	r1, #1
   2b618:	bl	22478 <fputs@plt+0x18d78>
   2b61c:	subs	fp, r0, #0
   2b620:	beq	2b684 <fputs@plt+0x21f84>
   2b624:	ldr	r0, [pc, #340]	; 2b780 <fputs@plt+0x22080>
   2b628:	bl	2304c <fputs@plt+0x1994c>
   2b62c:	ldr	r3, [r4, #164]	; 0xa4
   2b630:	bic	r2, r3, #16
   2b634:	cmp	r2, #13
   2b638:	beq	2b740 <fputs@plt+0x22040>
   2b63c:	cmp	r3, #19
   2b640:	beq	2b6bc <fputs@plt+0x21fbc>
   2b644:	cmp	r3, #22
   2b648:	beq	2b6cc <fputs@plt+0x21fcc>
   2b64c:	cmp	r3, #3
   2b650:	beq	2b75c <fputs@plt+0x2205c>
   2b654:	cmp	r3, #7
   2b658:	bne	2b6e0 <fputs@plt+0x21fe0>
   2b65c:	mov	r3, #4
   2b660:	str	r7, [fp, #8]
   2b664:	strb	r6, [fp, #27]
   2b668:	strb	r3, [fp, #16]
   2b66c:	ldr	r0, [pc, #268]	; 2b780 <fputs@plt+0x22080>
   2b670:	bl	2304c <fputs@plt+0x1994c>
   2b674:	ldr	r3, [r4, #164]	; 0xa4
   2b678:	bic	r2, r3, #16
   2b67c:	cmp	r2, #13
   2b680:	bne	2b608 <fputs@plt+0x21f08>
   2b684:	pop	{r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
   2b688:	b	27424 <fputs@plt+0x1dd24>
   2b68c:	ldr	r0, [pc, #236]	; 2b780 <fputs@plt+0x22080>
   2b690:	bl	2304c <fputs@plt+0x1994c>
   2b694:	ldr	r3, [r5, #164]	; 0xa4
   2b698:	subs	r1, r3, #3
   2b69c:	bic	r2, r3, #16
   2b6a0:	rsbs	r3, r1, #0
   2b6a4:	adcs	r3, r3, r1
   2b6a8:	cmp	r2, #13
   2b6ac:	str	r3, [r8]
   2b6b0:	bne	2b66c <fputs@plt+0x21f6c>
   2b6b4:	pop	{r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
   2b6b8:	b	27424 <fputs@plt+0x1dd24>
   2b6bc:	strb	r9, [fp, #16]
   2b6c0:	str	r7, [fp, #8]
   2b6c4:	strb	r6, [fp, #27]
   2b6c8:	b	2b66c <fputs@plt+0x21f6c>
   2b6cc:	mov	r3, #3
   2b6d0:	str	r7, [fp, #8]
   2b6d4:	strb	r6, [fp, #27]
   2b6d8:	strb	r3, [fp, #16]
   2b6dc:	b	2b66c <fputs@plt+0x21f6c>
   2b6e0:	ldr	r0, [pc, #152]	; 2b780 <fputs@plt+0x22080>
   2b6e4:	mov	r1, #1
   2b6e8:	bl	22478 <fputs@plt+0x18d78>
   2b6ec:	cmp	r0, #0
   2b6f0:	beq	2b684 <fputs@plt+0x21f84>
   2b6f4:	cmp	fp, r0
   2b6f8:	streq	r7, [fp, #8]
   2b6fc:	strbeq	r7, [fp, #16]
   2b700:	strbeq	r6, [fp, #27]
   2b704:	beq	2b66c <fputs@plt+0x21f6c>
   2b708:	cmp	sl, #0
   2b70c:	str	r0, [fp, #8]
   2b710:	beq	2b734 <fputs@plt+0x22034>
   2b714:	ldrb	r3, [fp, #17]
   2b718:	cmp	r3, #0
   2b71c:	strbne	r3, [r0, #17]
   2b720:	ldrb	r3, [fp, #25]
   2b724:	cmp	r3, #0
   2b728:	beq	2b770 <fputs@plt+0x22070>
   2b72c:	strb	r3, [r0, #25]
   2b730:	strb	r9, [r0, #28]
   2b734:	strb	r7, [fp, #16]
   2b738:	strb	r6, [fp, #27]
   2b73c:	b	2b66c <fputs@plt+0x21f6c>
   2b740:	mov	r3, #0
   2b744:	strb	r6, [fp, #27]
   2b748:	mov	r2, #1
   2b74c:	str	r3, [fp, #8]
   2b750:	strb	r2, [fp, #16]
   2b754:	pop	{r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
   2b758:	b	27424 <fputs@plt+0x1dd24>
   2b75c:	mov	r3, #2
   2b760:	str	r7, [fp, #8]
   2b764:	strb	r6, [fp, #27]
   2b768:	strb	r3, [fp, #16]
   2b76c:	b	2b66c <fputs@plt+0x21f6c>
   2b770:	ldrb	r3, [fp, #24]
   2b774:	cmp	r3, #0
   2b778:	beq	2b730 <fputs@plt+0x22030>
   2b77c:	b	2b72c <fputs@plt+0x2202c>
   2b780:	andeq	r0, r7, r0, asr #29
   2b784:	mov	r0, #1
   2b788:	mov	r1, #0
   2b78c:	b	2b5b8 <fputs@plt+0x21eb8>
   2b790:	mov	r0, #0
   2b794:	mov	r1, r0
   2b798:	b	2b5b8 <fputs@plt+0x21eb8>
   2b79c:	mov	r0, #1
   2b7a0:	mov	r1, r0
   2b7a4:	b	2b5b8 <fputs@plt+0x21eb8>
   2b7a8:	push	{r4, r5, lr}
   2b7ac:	movw	r5, #3232	; 0xca0
   2b7b0:	movt	r5, #7
   2b7b4:	sub	sp, sp, #12
   2b7b8:	ldr	r3, [r5]
   2b7bc:	mov	r0, sp
   2b7c0:	str	r3, [sp, #4]
   2b7c4:	bl	41cf8 <fputs@plt+0x385f8>
   2b7c8:	cmp	r0, #0
   2b7cc:	movwne	r4, #3632	; 0xe30
   2b7d0:	movtne	r4, #7
   2b7d4:	bne	2b80c <fputs@plt+0x2210c>
   2b7d8:	b	2b820 <fputs@plt+0x22120>
   2b7dc:	ldr	r0, [pc, #92]	; 2b840 <fputs@plt+0x22140>
   2b7e0:	mov	r1, #1
   2b7e4:	bl	22478 <fputs@plt+0x18d78>
   2b7e8:	cmp	r0, #0
   2b7ec:	beq	2b804 <fputs@plt+0x22104>
   2b7f0:	ldr	r3, [r0, #8]
   2b7f4:	ldr	r2, [sp]
   2b7f8:	cmp	r3, #0
   2b7fc:	moveq	r3, r0
   2b800:	str	r2, [r3, #20]
   2b804:	ldr	r0, [pc, #52]	; 2b840 <fputs@plt+0x22140>
   2b808:	bl	2304c <fputs@plt+0x1994c>
   2b80c:	ldr	r3, [r4, #164]	; 0xa4
   2b810:	cmp	r3, #19
   2b814:	beq	2b804 <fputs@plt+0x22104>
   2b818:	cmp	r3, #13
   2b81c:	bne	2b7dc <fputs@plt+0x220dc>
   2b820:	bl	27424 <fputs@plt+0x1dd24>
   2b824:	ldr	r2, [sp, #4]
   2b828:	ldr	r3, [r5]
   2b82c:	cmp	r2, r3
   2b830:	bne	2b83c <fputs@plt+0x2213c>
   2b834:	add	sp, sp, #12
   2b838:	pop	{r4, r5, pc}
   2b83c:	bl	95d4 <__stack_chk_fail@plt>
   2b840:	andeq	r0, r7, r0, asr #29
   2b844:	push	{r4, r5, r6, r7, lr}
   2b848:	movw	r4, #3632	; 0xe30
   2b84c:	movt	r4, #7
   2b850:	sub	sp, sp, #12
   2b854:	ldr	r3, [r4, #164]	; 0xa4
   2b858:	cmp	r3, #19
   2b85c:	bne	2b874 <fputs@plt+0x22174>
   2b860:	ldr	r0, [pc, #288]	; 2b988 <fputs@plt+0x22288>
   2b864:	bl	2304c <fputs@plt+0x1994c>
   2b868:	ldr	r3, [r4, #164]	; 0xa4
   2b86c:	cmp	r3, #19
   2b870:	beq	2b860 <fputs@plt+0x22160>
   2b874:	bic	r3, r3, #16
   2b878:	movw	r6, #3632	; 0xe30
   2b87c:	cmp	r3, #13
   2b880:	movw	r7, #16416	; 0x4020
   2b884:	movt	r6, #7
   2b888:	movt	r7, #7
   2b88c:	beq	2b928 <fputs@plt+0x22228>
   2b890:	ldr	r0, [pc, #240]	; 2b988 <fputs@plt+0x22288>
   2b894:	mov	r1, #1
   2b898:	bl	22478 <fputs@plt+0x18d78>
   2b89c:	subs	r5, r0, #0
   2b8a0:	beq	2b928 <fputs@plt+0x22228>
   2b8a4:	ldr	r0, [pc, #220]	; 2b988 <fputs@plt+0x22288>
   2b8a8:	bl	2304c <fputs@plt+0x1994c>
   2b8ac:	ldr	r0, [r6, #164]	; 0xa4
   2b8b0:	cmp	r0, #19
   2b8b4:	bne	2b8cc <fputs@plt+0x221cc>
   2b8b8:	ldr	r0, [pc, #200]	; 2b988 <fputs@plt+0x22288>
   2b8bc:	bl	2304c <fputs@plt+0x1994c>
   2b8c0:	ldr	r0, [r4, #164]	; 0xa4
   2b8c4:	cmp	r0, #19
   2b8c8:	beq	2b8b8 <fputs@plt+0x221b8>
   2b8cc:	cmp	r0, #2
   2b8d0:	ldrb	r2, [r4, #152]	; 0x98
   2b8d4:	bne	2b934 <fputs@plt+0x22234>
   2b8d8:	cmp	r2, #0
   2b8dc:	beq	2b934 <fputs@plt+0x22234>
   2b8e0:	ldrb	r1, [r7, r2]
   2b8e4:	cmp	r1, #0
   2b8e8:	bne	2b960 <fputs@plt+0x22260>
   2b8ec:	ldr	r3, [r5, #8]
   2b8f0:	strb	r2, [r5, #17]
   2b8f4:	cmp	r3, #0
   2b8f8:	beq	2b908 <fputs@plt+0x22208>
   2b8fc:	ldrb	r1, [r3, #28]
   2b900:	cmp	r1, #0
   2b904:	strbne	r2, [r3, #17]
   2b908:	ldr	r0, [pc, #120]	; 2b988 <fputs@plt+0x22288>
   2b90c:	bl	2304c <fputs@plt+0x1994c>
   2b910:	ldr	r3, [r4, #164]	; 0xa4
   2b914:	cmp	r3, #19
   2b918:	beq	2b908 <fputs@plt+0x22208>
   2b91c:	bic	r3, r3, #16
   2b920:	cmp	r3, #13
   2b924:	bne	2b890 <fputs@plt+0x22190>
   2b928:	add	sp, sp, #12
   2b92c:	pop	{r4, r5, r6, r7, lr}
   2b930:	b	27424 <fputs@plt+0x1dd24>
   2b934:	movw	r2, #18728	; 0x4928
   2b938:	movt	r2, #7
   2b93c:	mov	r0, #2
   2b940:	str	r2, [sp]
   2b944:	mov	r3, r2
   2b948:	movw	r1, #62036	; 0xf254
   2b94c:	movt	r1, #4
   2b950:	bl	1c8f4 <fputs@plt+0x131f4>
   2b954:	add	sp, sp, #12
   2b958:	pop	{r4, r5, r6, r7, lr}
   2b95c:	b	27424 <fputs@plt+0x1dd24>
   2b960:	movw	r2, #18728	; 0x4928
   2b964:	movt	r2, #7
   2b968:	movw	r1, #62080	; 0xf280
   2b96c:	str	r2, [sp]
   2b970:	mov	r3, r2
   2b974:	movt	r1, #4
   2b978:	bl	1c8f4 <fputs@plt+0x131f4>
   2b97c:	add	sp, sp, #12
   2b980:	pop	{r4, r5, r6, r7, lr}
   2b984:	b	27424 <fputs@plt+0x1dd24>
   2b988:	andeq	r0, r7, r0, asr #29
   2b98c:	push	{r4, lr}
   2b990:	movw	r4, #3632	; 0xe30
   2b994:	movt	r4, #7
   2b998:	ldr	r3, [r4, #164]	; 0xa4
   2b99c:	cmp	r3, #19
   2b9a0:	bne	2b9b8 <fputs@plt+0x222b8>
   2b9a4:	ldr	r0, [pc, #60]	; 2b9e8 <fputs@plt+0x222e8>
   2b9a8:	bl	2304c <fputs@plt+0x1994c>
   2b9ac:	ldr	r3, [r4, #164]	; 0xa4
   2b9b0:	cmp	r3, #19
   2b9b4:	beq	2b9a4 <fputs@plt+0x222a4>
   2b9b8:	ldr	r0, [pc, #40]	; 2b9e8 <fputs@plt+0x222e8>
   2b9bc:	mov	r1, #0
   2b9c0:	bl	22478 <fputs@plt+0x18d78>
   2b9c4:	subs	r4, r0, #0
   2b9c8:	beq	2b9dc <fputs@plt+0x222dc>
   2b9cc:	ldr	r0, [pc, #20]	; 2b9e8 <fputs@plt+0x222e8>
   2b9d0:	bl	2304c <fputs@plt+0x1994c>
   2b9d4:	mov	r0, r4
   2b9d8:	pop	{r4, pc}
   2b9dc:	bl	20964 <fputs@plt+0x17264>
   2b9e0:	mov	r0, r4
   2b9e4:	pop	{r4, pc}
   2b9e8:	andeq	r0, r7, r0, asr #29
   2b9ec:	push	{r3, lr}
   2b9f0:	bl	2b98c <fputs@plt+0x2228c>
   2b9f4:	movw	r3, #3632	; 0xe30
   2b9f8:	movt	r3, #7
   2b9fc:	str	r0, [r3, #3064]	; 0xbf8
   2ba00:	pop	{r3, lr}
   2ba04:	b	27424 <fputs@plt+0x1dd24>
   2ba08:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   2ba0c:	mov	r0, #256	; 0x100
   2ba10:	bl	958c <_Znaj@plt>
   2ba14:	mov	r7, r0
   2ba18:	mov	r0, #0
   2ba1c:	mov	r1, r0
   2ba20:	mov	r2, r0
   2ba24:	bl	1f3c0 <fputs@plt+0x15cc0>
   2ba28:	cmp	r0, #32
   2ba2c:	mov	r4, r0
   2ba30:	beq	2ba18 <fputs@plt+0x22318>
   2ba34:	cmp	r0, #10
   2ba38:	cmnne	r0, #1
   2ba3c:	moveq	r3, #0
   2ba40:	movne	r3, #1
   2ba44:	beq	2bb20 <fputs@plt+0x22420>
   2ba48:	movw	r9, #49044	; 0xbf94
   2ba4c:	mov	r5, #0
   2ba50:	movt	r9, #6
   2ba54:	mov	r8, #256	; 0x100
   2ba58:	b	2ba8c <fputs@plt+0x2238c>
   2ba5c:	strb	r4, [r7, r5]
   2ba60:	mov	r5, r6
   2ba64:	mov	r0, #0
   2ba68:	mov	r1, r0
   2ba6c:	mov	r2, r0
   2ba70:	bl	1f3c0 <fputs@plt+0x15cc0>
   2ba74:	cmp	r0, #10
   2ba78:	cmnne	r0, #1
   2ba7c:	mov	r4, r0
   2ba80:	moveq	r3, #0
   2ba84:	movne	r3, #1
   2ba88:	beq	2bae0 <fputs@plt+0x223e0>
   2ba8c:	cmp	r4, #0
   2ba90:	blt	2baa0 <fputs@plt+0x223a0>
   2ba94:	ldrb	r3, [r9, r4]
   2ba98:	cmp	r3, #0
   2ba9c:	bne	2ba64 <fputs@plt+0x22364>
   2baa0:	add	r6, r5, #1
   2baa4:	cmp	r6, r8
   2baa8:	blt	2ba5c <fputs@plt+0x2235c>
   2baac:	lsl	sl, r8, #1
   2bab0:	mov	r0, sl
   2bab4:	bl	958c <_Znaj@plt>
   2bab8:	mov	r1, r7
   2babc:	mov	r2, r8
   2bac0:	mov	r8, sl
   2bac4:	bl	94f0 <memcpy@plt>
   2bac8:	mov	r3, r0
   2bacc:	subs	r0, r7, #0
   2bad0:	mov	r7, r3
   2bad4:	beq	2bb14 <fputs@plt+0x22414>
   2bad8:	bl	961c <_ZdaPv@plt>
   2badc:	b	2ba5c <fputs@plt+0x2235c>
   2bae0:	strb	r3, [r7, r5]
   2bae4:	ldr	r0, [pc, #68]	; 2bb30 <fputs@plt+0x22430>
   2bae8:	bl	2304c <fputs@plt+0x1994c>
   2baec:	cmp	r5, #0
   2baf0:	bne	2bb0c <fputs@plt+0x2240c>
   2baf4:	cmp	r7, #0
   2baf8:	beq	2bb0c <fputs@plt+0x2240c>
   2bafc:	mov	r0, r7
   2bb00:	bl	961c <_ZdaPv@plt>
   2bb04:	mov	r0, #0
   2bb08:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   2bb0c:	mov	r0, r7
   2bb10:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   2bb14:	mov	r7, r3
   2bb18:	mov	r8, sl
   2bb1c:	b	2ba5c <fputs@plt+0x2235c>
   2bb20:	strb	r3, [r7]
   2bb24:	ldr	r0, [pc, #4]	; 2bb30 <fputs@plt+0x22430>
   2bb28:	bl	2304c <fputs@plt+0x1994c>
   2bb2c:	b	2bafc <fputs@plt+0x223fc>
   2bb30:	andeq	r0, r7, r0, asr #29
   2bb34:	push	{r4, r5, r6, r7, lr}
   2bb38:	movw	r4, #3632	; 0xe30
   2bb3c:	movt	r4, #7
   2bb40:	sub	sp, sp, #12
   2bb44:	ldr	r3, [r4, #524]	; 0x20c
   2bb48:	cmp	r3, #0
   2bb4c:	beq	2bb90 <fputs@plt+0x22490>
   2bb50:	movw	r3, #14944	; 0x3a60
   2bb54:	movt	r3, #7
   2bb58:	ldr	r3, [r3]
   2bb5c:	cmp	r3, #0
   2bb60:	beq	2bba8 <fputs@plt+0x224a8>
   2bb64:	movw	r1, #62156	; 0xf2cc
   2bb68:	movt	r1, #4
   2bb6c:	movw	r2, #18728	; 0x4928
   2bb70:	movt	r2, #7
   2bb74:	str	r2, [sp]
   2bb78:	mov	r3, r2
   2bb7c:	mov	r0, #2
   2bb80:	bl	1c8f4 <fputs@plt+0x131f4>
   2bb84:	add	sp, sp, #12
   2bb88:	pop	{r4, r5, r6, r7, lr}
   2bb8c:	b	27424 <fputs@plt+0x1dd24>
   2bb90:	movw	r2, #18728	; 0x4928
   2bb94:	movw	r1, #62116	; 0xf2a4
   2bb98:	movt	r2, #7
   2bb9c:	movt	r1, #4
   2bba0:	str	r2, [sp]
   2bba4:	b	2bb78 <fputs@plt+0x22478>
   2bba8:	bl	2ba08 <fputs@plt+0x22308>
   2bbac:	subs	r6, r0, #0
   2bbb0:	beq	2bc30 <fputs@plt+0x22530>
   2bbb4:	ldr	r0, [r4, #3068]	; 0xbfc
   2bbb8:	movw	r5, #3632	; 0xe30
   2bbbc:	movt	r5, #7
   2bbc0:	cmp	r0, #0
   2bbc4:	streq	r6, [r5, #3068]	; 0xbfc
   2bbc8:	beq	2bc28 <fputs@plt+0x22528>
   2bbcc:	bl	94d8 <strlen@plt>
   2bbd0:	mov	r7, r0
   2bbd4:	mov	r0, r6
   2bbd8:	bl	94d8 <strlen@plt>
   2bbdc:	add	r0, r7, r0
   2bbe0:	add	r0, r0, #2
   2bbe4:	bl	958c <_Znaj@plt>
   2bbe8:	ldr	r1, [r5, #3068]	; 0xbfc
   2bbec:	mov	r7, r0
   2bbf0:	bl	9448 <stpcpy@plt>
   2bbf4:	mov	r3, #124	; 0x7c
   2bbf8:	mov	r1, r6
   2bbfc:	strb	r3, [r0], #1
   2bc00:	bl	9538 <strcpy@plt>
   2bc04:	ldr	r0, [r5, #3068]	; 0xbfc
   2bc08:	cmp	r0, #0
   2bc0c:	beq	2bc14 <fputs@plt+0x22514>
   2bc10:	bl	961c <_ZdaPv@plt>
   2bc14:	cmp	r6, #0
   2bc18:	beq	2bc24 <fputs@plt+0x22524>
   2bc1c:	mov	r0, r6
   2bc20:	bl	961c <_ZdaPv@plt>
   2bc24:	str	r7, [r4, #3068]	; 0xbfc
   2bc28:	add	sp, sp, #12
   2bc2c:	pop	{r4, r5, r6, r7, pc}
   2bc30:	movw	r2, #18728	; 0x4928
   2bc34:	movt	r2, #7
   2bc38:	movw	r1, #62192	; 0xf2f0
   2bc3c:	str	r2, [sp]
   2bc40:	movt	r1, #4
   2bc44:	mov	r3, r2
   2bc48:	mov	r0, #2
   2bc4c:	bl	1c8f4 <fputs@plt+0x131f4>
   2bc50:	b	2bbb4 <fputs@plt+0x224b4>
   2bc54:	push	{r4, r5, lr}
   2bc58:	movw	r4, #3632	; 0xe30
   2bc5c:	movt	r4, #7
   2bc60:	sub	sp, sp, #12
   2bc64:	ldr	r3, [r4, #524]	; 0x20c
   2bc68:	cmp	r3, #0
   2bc6c:	beq	2bc94 <fputs@plt+0x22594>
   2bc70:	bl	2ba08 <fputs@plt+0x22308>
   2bc74:	subs	r5, r0, #0
   2bc78:	beq	2bcc0 <fputs@plt+0x225c0>
   2bc7c:	bl	9418 <system@plt>
   2bc80:	str	r0, [r4, #536]	; 0x218
   2bc84:	mov	r0, r5
   2bc88:	add	sp, sp, #12
   2bc8c:	pop	{r4, r5, lr}
   2bc90:	b	961c <_ZdaPv@plt>
   2bc94:	movw	r2, #18728	; 0x4928
   2bc98:	movt	r2, #7
   2bc9c:	mov	r0, #2
   2bca0:	str	r2, [sp]
   2bca4:	mov	r3, r2
   2bca8:	movw	r1, #62220	; 0xf30c
   2bcac:	movt	r1, #4
   2bcb0:	bl	1c8f4 <fputs@plt+0x131f4>
   2bcb4:	add	sp, sp, #12
   2bcb8:	pop	{r4, r5, lr}
   2bcbc:	b	27424 <fputs@plt+0x1dd24>
   2bcc0:	movw	r2, #18728	; 0x4928
   2bcc4:	movt	r2, #7
   2bcc8:	mov	r0, #2
   2bccc:	str	r2, [sp]
   2bcd0:	mov	r3, r2
   2bcd4:	movw	r1, #62260	; 0xf334
   2bcd8:	movt	r1, #4
   2bcdc:	bl	1c8f4 <fputs@plt+0x131f4>
   2bce0:	add	sp, sp, #12
   2bce4:	pop	{r4, r5, pc}
   2bce8:	push	{r4, r5, r6, lr}
   2bcec:	movw	r3, #3360	; 0xd20
   2bcf0:	movw	r5, #3364	; 0xd24
   2bcf4:	movt	r3, #7
   2bcf8:	movt	r5, #7
   2bcfc:	ldr	r3, [r3]
   2bd00:	ldr	r2, [r5]
   2bd04:	cmp	r2, r3
   2bd08:	beq	2bd80 <fputs@plt+0x22680>
   2bd0c:	mov	r0, #1
   2bd10:	mov	r1, #0
   2bd14:	bl	261ec <fputs@plt+0x1caec>
   2bd18:	movw	r4, #3632	; 0xe30
   2bd1c:	movt	r4, #7
   2bd20:	ldr	r3, [r4, #164]	; 0xa4
   2bd24:	bic	r3, r3, #16
   2bd28:	cmp	r3, #13
   2bd2c:	mov	r6, r0
   2bd30:	beq	2bd4c <fputs@plt+0x2264c>
   2bd34:	ldr	r0, [pc, #116]	; 2bdb0 <fputs@plt+0x226b0>
   2bd38:	bl	2304c <fputs@plt+0x1994c>
   2bd3c:	ldr	r3, [r4, #164]	; 0xa4
   2bd40:	bic	r3, r3, #16
   2bd44:	cmp	r3, #13
   2bd48:	bne	2bd34 <fputs@plt+0x22634>
   2bd4c:	ldr	r3, [r4, #80]	; 0x50
   2bd50:	cmp	r3, #0
   2bd54:	bne	2bd98 <fputs@plt+0x22698>
   2bd58:	cmp	r6, #0
   2bd5c:	beq	2bd74 <fputs@plt+0x22674>
   2bd60:	ldr	r0, [r5]
   2bd64:	mov	r1, r6
   2bd68:	ldr	r3, [r0]
   2bd6c:	ldr	r3, [r3, #36]	; 0x24
   2bd70:	blx	r3
   2bd74:	ldr	r0, [pc, #52]	; 2bdb0 <fputs@plt+0x226b0>
   2bd78:	pop	{r4, r5, r6, lr}
   2bd7c:	b	2304c <fputs@plt+0x1994c>
   2bd80:	ldr	r3, [r2, #132]	; 0x84
   2bd84:	cmp	r3, #0
   2bd88:	beq	2bd0c <fputs@plt+0x2260c>
   2bd8c:	mov	r0, #129	; 0x81
   2bd90:	pop	{r4, r5, r6, lr}
   2bd94:	b	29cac <fputs@plt+0x205ac>
   2bd98:	movw	r3, #3424	; 0xd60
   2bd9c:	movt	r3, #7
   2bda0:	mov	r1, #0
   2bda4:	ldr	r0, [r3]
   2bda8:	bl	1820c <fputs@plt+0xeb0c>
   2bdac:	b	2bd58 <fputs@plt+0x22658>
   2bdb0:	andeq	r0, r7, r0, asr #29
   2bdb4:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   2bdb8:	movw	r3, #3360	; 0xd20
   2bdbc:	movw	r4, #3364	; 0xd24
   2bdc0:	movt	r3, #7
   2bdc4:	movt	r4, #7
   2bdc8:	movw	r8, #3232	; 0xca0
   2bdcc:	movt	r8, #7
   2bdd0:	ldr	r1, [r3]
   2bdd4:	ldr	r2, [r4]
   2bdd8:	sub	sp, sp, #48	; 0x30
   2bddc:	ldr	r3, [r8]
   2bde0:	cmp	r2, r1
   2bde4:	str	r3, [sp, #44]	; 0x2c
   2bde8:	beq	2bf50 <fputs@plt+0x22850>
   2bdec:	mov	r0, #1
   2bdf0:	mov	r1, #0
   2bdf4:	bl	261ec <fputs@plt+0x1caec>
   2bdf8:	movw	r5, #3632	; 0xe30
   2bdfc:	movt	r5, #7
   2be00:	ldr	r3, [r5, #164]	; 0xa4
   2be04:	bic	r3, r3, #16
   2be08:	cmp	r3, #13
   2be0c:	mov	r6, r0
   2be10:	beq	2be2c <fputs@plt+0x2272c>
   2be14:	ldr	r0, [pc, #432]	; 2bfcc <fputs@plt+0x228cc>
   2be18:	bl	2304c <fputs@plt+0x1994c>
   2be1c:	ldr	r3, [r5, #164]	; 0xa4
   2be20:	bic	r3, r3, #16
   2be24:	cmp	r3, #13
   2be28:	bne	2be14 <fputs@plt+0x22714>
   2be2c:	ldr	r3, [r5, #80]	; 0x50
   2be30:	cmp	r3, #0
   2be34:	bne	2bf68 <fputs@plt+0x22868>
   2be38:	cmp	r6, #0
   2be3c:	beq	2bf30 <fputs@plt+0x22830>
   2be40:	bl	96e8 <__errno_location@plt>
   2be44:	mov	r3, #0
   2be48:	mov	r2, r3
   2be4c:	mov	r1, r6
   2be50:	mov	r7, r0
   2be54:	ldr	r0, [pc, #372]	; 2bfd0 <fputs@plt+0x228d0>
   2be58:	str	r3, [r7]
   2be5c:	bl	49808 <_ZdlPv@@Base+0x7b8>
   2be60:	subs	r5, r0, #0
   2be64:	beq	2bf80 <fputs@plt+0x22880>
   2be68:	movw	r6, #49044	; 0xbf94
   2be6c:	movw	r9, #45408	; 0xb160
   2be70:	movw	sl, #18728	; 0x4928
   2be74:	movt	r6, #6
   2be78:	movt	r9, #6
   2be7c:	movt	sl, #7
   2be80:	mov	r7, #1
   2be84:	mov	r0, r5
   2be88:	bl	940c <_IO_getc@plt>
   2be8c:	cmn	r0, #1
   2be90:	mov	r3, r0
   2be94:	beq	2bf0c <fputs@plt+0x2280c>
   2be98:	cmp	r0, #0
   2be9c:	blt	2bee8 <fputs@plt+0x227e8>
   2bea0:	ldrb	r2, [r6, r0]
   2bea4:	cmp	r2, #0
   2bea8:	beq	2bee8 <fputs@plt+0x227e8>
   2beac:	mov	r1, r0
   2beb0:	add	r0, sp, #24
   2beb4:	bl	440cc <fputs@plt+0x3a9cc>
   2beb8:	ldr	r3, [r9, #4]
   2bebc:	tst	r3, #16384	; 0x4000
   2bec0:	beq	2be84 <fputs@plt+0x22784>
   2bec4:	str	sl, [sp]
   2bec8:	movw	r1, #56668	; 0xdd5c
   2becc:	movw	r3, #18728	; 0x4928
   2bed0:	movt	r1, #4
   2bed4:	movt	r3, #7
   2bed8:	mov	r0, #0
   2bedc:	add	r2, sp, #24
   2bee0:	bl	1c8f4 <fputs@plt+0x131f4>
   2bee4:	b	2be84 <fputs@plt+0x22784>
   2bee8:	ldr	r0, [r4]
   2beec:	uxtb	r1, r3
   2bef0:	subs	r3, r3, #10
   2bef4:	rsbs	r7, r3, #0
   2bef8:	adcs	r7, r7, r3
   2befc:	ldr	r3, [r0]
   2bf00:	ldr	r3, [r3, #12]
   2bf04:	blx	r3
   2bf08:	b	2be84 <fputs@plt+0x22784>
   2bf0c:	cmp	r7, #0
   2bf10:	bne	2bf28 <fputs@plt+0x22828>
   2bf14:	ldr	r0, [r4]
   2bf18:	mov	r1, #10
   2bf1c:	ldr	r3, [r0]
   2bf20:	ldr	r3, [r3, #12]
   2bf24:	blx	r3
   2bf28:	mov	r0, r5
   2bf2c:	bl	93dc <fclose@plt>
   2bf30:	ldr	r0, [pc, #148]	; 2bfcc <fputs@plt+0x228cc>
   2bf34:	bl	2304c <fputs@plt+0x1994c>
   2bf38:	ldr	r2, [sp, #44]	; 0x2c
   2bf3c:	ldr	r3, [r8]
   2bf40:	cmp	r2, r3
   2bf44:	bne	2bfc8 <fputs@plt+0x228c8>
   2bf48:	add	sp, sp, #48	; 0x30
   2bf4c:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   2bf50:	ldr	r3, [r2, #132]	; 0x84
   2bf54:	cmp	r3, #0
   2bf58:	beq	2bdec <fputs@plt+0x226ec>
   2bf5c:	mov	r0, #130	; 0x82
   2bf60:	bl	29cac <fputs@plt+0x205ac>
   2bf64:	b	2bf38 <fputs@plt+0x22838>
   2bf68:	movw	r3, #3424	; 0xd60
   2bf6c:	movt	r3, #7
   2bf70:	mov	r1, #0
   2bf74:	ldr	r0, [r3]
   2bf78:	bl	1820c <fputs@plt+0xeb0c>
   2bf7c:	b	2be38 <fputs@plt+0x22738>
   2bf80:	mov	r1, r6
   2bf84:	add	r0, sp, #8
   2bf88:	bl	440a0 <fputs@plt+0x3a9a0>
   2bf8c:	ldr	r0, [r7]
   2bf90:	bl	9358 <strerror@plt>
   2bf94:	mov	r1, r0
   2bf98:	add	r0, sp, #24
   2bf9c:	bl	440a0 <fputs@plt+0x3a9a0>
   2bfa0:	add	r2, sp, #8
   2bfa4:	add	r3, sp, #24
   2bfa8:	movw	r0, #18728	; 0x4928
   2bfac:	movw	r1, #60176	; 0xeb10
   2bfb0:	movt	r0, #7
   2bfb4:	movt	r1, #4
   2bfb8:	str	r0, [sp]
   2bfbc:	mov	r0, #2
   2bfc0:	bl	1c8f4 <fputs@plt+0x131f4>
   2bfc4:	b	2bf30 <fputs@plt+0x22830>
   2bfc8:	bl	95d4 <__stack_chk_fail@plt>
   2bfcc:	andeq	r0, r7, r0, asr #29
   2bfd0:	andeq	r1, r7, r0, ror #17
   2bfd4:	push	{r4, r5, r6, r7, r8, lr}
   2bfd8:	movw	r5, #3232	; 0xca0
   2bfdc:	movt	r5, #7
   2bfe0:	sub	sp, sp, #40	; 0x28
   2bfe4:	mov	r0, #1
   2bfe8:	mov	r1, #0
   2bfec:	ldr	r3, [r5]
   2bff0:	str	r3, [sp, #36]	; 0x24
   2bff4:	bl	261ec <fputs@plt+0x1caec>
   2bff8:	subs	r6, r0, #0
   2bffc:	beq	2c13c <fputs@plt+0x22a3c>
   2c000:	movw	r4, #3632	; 0xe30
   2c004:	movt	r4, #7
   2c008:	ldr	r3, [r4, #164]	; 0xa4
   2c00c:	bic	r3, r3, #16
   2c010:	cmp	r3, #13
   2c014:	beq	2c030 <fputs@plt+0x22930>
   2c018:	ldr	r0, [pc, #520]	; 2c228 <fputs@plt+0x22b28>
   2c01c:	bl	2304c <fputs@plt+0x1994c>
   2c020:	ldr	r3, [r4, #164]	; 0xa4
   2c024:	bic	r3, r3, #16
   2c028:	cmp	r3, #13
   2c02c:	bne	2c018 <fputs@plt+0x22918>
   2c030:	movw	r4, #45408	; 0xb160
   2c034:	movt	r4, #6
   2c038:	mov	r1, r6
   2c03c:	add	r2, sp, #12
   2c040:	ldr	r0, [r4, #64]	; 0x40
   2c044:	bl	49658 <_ZdlPv@@Base+0x608>
   2c048:	subs	r7, r0, #0
   2c04c:	beq	2c0b8 <fputs@plt+0x229b8>
   2c050:	ldr	r1, [sp, #12]
   2c054:	mov	r2, #0
   2c058:	add	r0, sp, #16
   2c05c:	bl	4a4a0 <_ZdlPv@@Base+0x1450>
   2c060:	mov	r0, #560	; 0x230
   2c064:	ldr	r6, [sp, #16]
   2c068:	bl	49000 <_Znwj@@Base>
   2c06c:	mov	r1, r7
   2c070:	mov	r3, #0
   2c074:	mov	r2, r6
   2c078:	mov	r4, r0
   2c07c:	bl	1a388 <fputs@plt+0x10c88>
   2c080:	mov	r0, r4
   2c084:	bl	1d270 <fputs@plt+0x13b70>
   2c088:	ldr	r0, [sp, #12]
   2c08c:	cmp	r0, #0
   2c090:	beq	2c098 <fputs@plt+0x22998>
   2c094:	bl	961c <_ZdaPv@plt>
   2c098:	ldr	r0, [pc, #392]	; 2c228 <fputs@plt+0x22b28>
   2c09c:	bl	2304c <fputs@plt+0x1994c>
   2c0a0:	ldr	r2, [sp, #36]	; 0x24
   2c0a4:	ldr	r3, [r5]
   2c0a8:	cmp	r2, r3
   2c0ac:	bne	2c218 <fputs@plt+0x22b18>
   2c0b0:	add	sp, sp, #40	; 0x28
   2c0b4:	pop	{r4, r5, r6, r7, r8, pc}
   2c0b8:	movw	r1, #62276	; 0xf344
   2c0bc:	mov	r0, r6
   2c0c0:	movt	r1, #4
   2c0c4:	mov	r2, #5
   2c0c8:	bl	9598 <strncasecmp@plt>
   2c0cc:	cmp	r0, #0
   2c0d0:	beq	2c144 <fputs@plt+0x22a44>
   2c0d4:	mov	r0, r6
   2c0d8:	bl	94d8 <strlen@plt>
   2c0dc:	movw	r1, #62284	; 0xf34c
   2c0e0:	mov	r2, #5
   2c0e4:	movt	r1, #4
   2c0e8:	mov	r7, r0
   2c0ec:	sub	r0, r0, #5
   2c0f0:	add	r0, r6, r0
   2c0f4:	bl	9598 <strncasecmp@plt>
   2c0f8:	cmp	r0, #0
   2c0fc:	beq	2c1ac <fputs@plt+0x22aac>
   2c100:	mov	r1, r6
   2c104:	add	r0, sp, #16
   2c108:	bl	440a0 <fputs@plt+0x3a9a0>
   2c10c:	ldr	r3, [r4, #4]
   2c110:	tst	r3, #1048576	; 0x100000
   2c114:	beq	2c098 <fputs@plt+0x22998>
   2c118:	movw	r3, #18728	; 0x4928
   2c11c:	add	r2, sp, #16
   2c120:	movt	r3, #7
   2c124:	movw	r1, #62292	; 0xf354
   2c128:	str	r3, [sp]
   2c12c:	mov	r0, #0
   2c130:	movt	r1, #4
   2c134:	bl	1c8f4 <fputs@plt+0x131f4>
   2c138:	b	2c098 <fputs@plt+0x22998>
   2c13c:	bl	27424 <fputs@plt+0x1dd24>
   2c140:	b	2c0a0 <fputs@plt+0x229a0>
   2c144:	mov	r0, r6
   2c148:	bl	94d8 <strlen@plt>
   2c14c:	add	r0, r0, #6
   2c150:	bl	958c <_Znaj@plt>
   2c154:	add	r1, r6, #5
   2c158:	mov	r8, r0
   2c15c:	bl	9448 <stpcpy@plt>
   2c160:	movw	r3, #62284	; 0xf34c
   2c164:	movt	r3, #4
   2c168:	mov	r1, r8
   2c16c:	add	r2, sp, #12
   2c170:	mov	ip, r0
   2c174:	ldr	r0, [r3]
   2c178:	ldrh	r3, [r3, #4]
   2c17c:	str	r0, [ip]
   2c180:	strh	r3, [ip, #4]
   2c184:	ldr	r0, [r4, #64]	; 0x40
   2c188:	bl	49658 <_ZdlPv@@Base+0x608>
   2c18c:	cmp	r8, #0
   2c190:	mov	r7, r0
   2c194:	beq	2c1a0 <fputs@plt+0x22aa0>
   2c198:	mov	r0, r8
   2c19c:	bl	961c <_ZdaPv@plt>
   2c1a0:	cmp	r7, #0
   2c1a4:	bne	2c050 <fputs@plt+0x22950>
   2c1a8:	b	2c0d4 <fputs@plt+0x229d4>
   2c1ac:	add	r0, r7, #6
   2c1b0:	bl	958c <_Znaj@plt>
   2c1b4:	movw	r3, #62276	; 0xf344
   2c1b8:	movt	r3, #4
   2c1bc:	mov	r8, r0
   2c1c0:	ldr	r0, [r3]
   2c1c4:	ldrh	r3, [r3, #4]
   2c1c8:	str	r0, [r8]
   2c1cc:	mov	r0, r6
   2c1d0:	strh	r3, [r8, #4]
   2c1d4:	bl	94d8 <strlen@plt>
   2c1d8:	mov	r1, r6
   2c1dc:	sub	r2, r0, #5
   2c1e0:	mov	r0, r8
   2c1e4:	bl	9544 <strncat@plt>
   2c1e8:	add	r2, sp, #12
   2c1ec:	mov	r1, r8
   2c1f0:	ldr	r0, [r4, #64]	; 0x40
   2c1f4:	bl	49658 <_ZdlPv@@Base+0x608>
   2c1f8:	cmp	r8, #0
   2c1fc:	mov	r7, r0
   2c200:	beq	2c20c <fputs@plt+0x22b0c>
   2c204:	mov	r0, r8
   2c208:	bl	961c <_ZdaPv@plt>
   2c20c:	cmp	r7, #0
   2c210:	beq	2c100 <fputs@plt+0x22a00>
   2c214:	b	2c050 <fputs@plt+0x22950>
   2c218:	bl	95d4 <__stack_chk_fail@plt>
   2c21c:	mov	r0, r4
   2c220:	bl	49050 <_ZdlPv@@Base>
   2c224:	bl	9460 <__cxa_end_cleanup@plt>
   2c228:	andeq	r0, r7, r0, asr #29
   2c22c:	push	{r3, r4, r5, r6, r7, lr}
   2c230:	mov	r4, r1
   2c234:	bl	1c11c <fputs@plt+0x12a1c>
   2c238:	bl	1d270 <fputs@plt+0x13b70>
   2c23c:	ldr	r0, [pc, #120]	; 2c2bc <fputs@plt+0x22bbc>
   2c240:	bl	2304c <fputs@plt+0x1994c>
   2c244:	mov	r0, r4
   2c248:	mov	r1, #117	; 0x75
   2c24c:	movw	r7, #45408	; 0xb160
   2c250:	bl	41c80 <fputs@plt+0x38580>
   2c254:	movw	r4, #3632	; 0xe30
   2c258:	movt	r7, #6
   2c25c:	movt	r4, #7
   2c260:	mov	r5, #0
   2c264:	mov	r6, r0
   2c268:	ldr	r2, [r7]
   2c26c:	ldr	r3, [r2, #12]
   2c270:	ldr	r1, [r2, #16]
   2c274:	add	ip, r3, #1
   2c278:	cmp	r3, r1
   2c27c:	bcs	2c2b0 <fputs@plt+0x22bb0>
   2c280:	str	ip, [r2, #12]
   2c284:	ldrb	r0, [r3]
   2c288:	cmp	r0, #10
   2c28c:	beq	2c2a0 <fputs@plt+0x22ba0>
   2c290:	cmn	r0, #1
   2c294:	bne	2c268 <fputs@plt+0x22b68>
   2c298:	mov	r0, r6
   2c29c:	pop	{r3, r4, r5, r6, r7, pc}
   2c2a0:	ldr	r3, [r4, #512]	; 0x200
   2c2a4:	str	r5, [r4, #512]	; 0x200
   2c2a8:	str	r3, [r4, #508]	; 0x1fc
   2c2ac:	b	2c268 <fputs@plt+0x22b68>
   2c2b0:	mov	r0, #0
   2c2b4:	bl	1a52c <fputs@plt+0x10e2c>
   2c2b8:	b	2c288 <fputs@plt+0x22b88>
   2c2bc:	andeq	r0, r7, r0, asr #29
   2c2c0:	push	{r3, r4, r5, lr}
   2c2c4:	movw	r4, #3632	; 0xe30
   2c2c8:	movt	r4, #7
   2c2cc:	ldr	r3, [r4, #164]	; 0xa4
   2c2d0:	cmp	r3, #19
   2c2d4:	bne	2c2ec <fputs@plt+0x22bec>
   2c2d8:	ldr	r0, [pc, #128]	; 2c360 <fputs@plt+0x22c60>
   2c2dc:	bl	2304c <fputs@plt+0x1994c>
   2c2e0:	ldr	r3, [r4, #164]	; 0xa4
   2c2e4:	cmp	r3, #19
   2c2e8:	beq	2c2d8 <fputs@plt+0x22bd8>
   2c2ec:	bic	r2, r3, #16
   2c2f0:	cmp	r2, #13
   2c2f4:	movne	r5, #0
   2c2f8:	beq	2c358 <fputs@plt+0x22c58>
   2c2fc:	cmp	r3, #19
   2c300:	mov	r1, #1
   2c304:	ldr	r0, [pc, #84]	; 2c360 <fputs@plt+0x22c60>
   2c308:	beq	2c340 <fputs@plt+0x22c40>
   2c30c:	cmp	r3, #25
   2c310:	beq	2c340 <fputs@plt+0x22c40>
   2c314:	bl	22478 <fputs@plt+0x18d78>
   2c318:	cmp	r0, #0
   2c31c:	beq	2c358 <fputs@plt+0x22c58>
   2c320:	ldr	r3, [r0, #12]
   2c324:	str	r5, [r0, #12]
   2c328:	cmp	r3, #0
   2c32c:	mov	r0, r3
   2c330:	beq	2c340 <fputs@plt+0x22c40>
   2c334:	ldr	r3, [r3]
   2c338:	ldr	r3, [r3, #4]
   2c33c:	blx	r3
   2c340:	ldr	r0, [pc, #24]	; 2c360 <fputs@plt+0x22c60>
   2c344:	bl	2304c <fputs@plt+0x1994c>
   2c348:	ldr	r3, [r4, #164]	; 0xa4
   2c34c:	bic	r2, r3, #16
   2c350:	cmp	r2, #13
   2c354:	bne	2c2fc <fputs@plt+0x22bfc>
   2c358:	pop	{r3, r4, r5, lr}
   2c35c:	b	27424 <fputs@plt+0x1dd24>
   2c360:	andeq	r0, r7, r0, asr #29
   2c364:	push	{r4, r5, r6, lr}
   2c368:	movw	r4, #3232	; 0xca0
   2c36c:	movt	r4, #7
   2c370:	sub	sp, sp, #40	; 0x28
   2c374:	mov	r6, r0
   2c378:	add	r0, sp, #12
   2c37c:	ldr	ip, [r4]
   2c380:	mov	r3, #0
   2c384:	mov	lr, #4
   2c388:	mov	r5, r1
   2c38c:	str	r3, [sp, #12]
   2c390:	str	ip, [sp, #36]	; 0x24
   2c394:	str	r3, [sp, #16]
   2c398:	str	lr, [sp, #32]
   2c39c:	bl	2304c <fputs@plt+0x1994c>
   2c3a0:	add	r0, sp, #12
   2c3a4:	mov	r1, #1
   2c3a8:	bl	1d11c <fputs@plt+0x13a1c>
   2c3ac:	cmp	r0, #0
   2c3b0:	bne	2c3ec <fputs@plt+0x22cec>
   2c3b4:	mov	r5, #0
   2c3b8:	ldr	r0, [sp, #16]
   2c3bc:	cmp	r0, #0
   2c3c0:	beq	2c3d0 <fputs@plt+0x22cd0>
   2c3c4:	ldr	r2, [r0]
   2c3c8:	ldr	r3, [r2, #4]
   2c3cc:	blx	r3
   2c3d0:	ldr	r2, [sp, #36]	; 0x24
   2c3d4:	mov	r0, r5
   2c3d8:	ldr	r3, [r4]
   2c3dc:	cmp	r2, r3
   2c3e0:	bne	2c45c <fputs@plt+0x22d5c>
   2c3e4:	add	sp, sp, #40	; 0x28
   2c3e8:	pop	{r4, r5, r6, pc}
   2c3ec:	ldr	r0, [pc, #136]	; 2c47c <fputs@plt+0x22d7c>
   2c3f0:	bl	2304c <fputs@plt+0x1994c>
   2c3f4:	mov	r0, r6
   2c3f8:	mov	r2, r5
   2c3fc:	mov	r1, #122	; 0x7a
   2c400:	bl	41ec4 <fputs@plt+0x387c4>
   2c404:	cmp	r0, #0
   2c408:	beq	2c3b4 <fputs@plt+0x22cb4>
   2c40c:	add	r0, sp, #12
   2c410:	ldr	r1, [pc, #100]	; 2c47c <fputs@plt+0x22d7c>
   2c414:	bl	1af10 <fputs@plt+0x11810>
   2c418:	cmp	r0, #0
   2c41c:	bne	2c434 <fputs@plt+0x22d34>
   2c420:	movw	r3, #45408	; 0xb160
   2c424:	movt	r3, #6
   2c428:	ldr	r3, [r3, #4]
   2c42c:	tst	r3, #8
   2c430:	bne	2c43c <fputs@plt+0x22d3c>
   2c434:	mov	r5, #1
   2c438:	b	2c3b8 <fputs@plt+0x22cb8>
   2c43c:	movw	r2, #18728	; 0x4928
   2c440:	movt	r2, #7
   2c444:	movw	r1, #59468	; 0xe84c
   2c448:	str	r2, [sp]
   2c44c:	movt	r1, #4
   2c450:	mov	r3, r2
   2c454:	bl	1c8f4 <fputs@plt+0x131f4>
   2c458:	b	2c434 <fputs@plt+0x22d34>
   2c45c:	bl	95d4 <__stack_chk_fail@plt>
   2c460:	ldr	r0, [sp, #16]
   2c464:	cmp	r0, #0
   2c468:	beq	2c478 <fputs@plt+0x22d78>
   2c46c:	ldr	r3, [r0]
   2c470:	ldr	r3, [r3, #4]
   2c474:	blx	r3
   2c478:	bl	9460 <__cxa_end_cleanup@plt>
   2c47c:	andeq	r0, r7, r0, asr #29
   2c480:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   2c484:	movw	fp, #3232	; 0xca0
   2c488:	movw	r4, #3632	; 0xe30
   2c48c:	movt	fp, #7
   2c490:	movt	r4, #7
   2c494:	sub	sp, sp, #84	; 0x54
   2c498:	ldr	r2, [fp]
   2c49c:	movw	r6, #3424	; 0xd60
   2c4a0:	ldr	r3, [r4, #164]	; 0xa4
   2c4a4:	movw	r9, #3360	; 0xd20
   2c4a8:	movw	r7, #3364	; 0xd24
   2c4ac:	movt	r6, #7
   2c4b0:	movt	r9, #7
   2c4b4:	movt	r7, #7
   2c4b8:	movw	r1, #18728	; 0x4928
   2c4bc:	str	r2, [sp, #76]	; 0x4c
   2c4c0:	movt	r1, #7
   2c4c4:	mov	r2, #1
   2c4c8:	str	r1, [sp, #12]
   2c4cc:	mov	r1, #0
   2c4d0:	str	r2, [sp, #32]
   2c4d4:	str	r1, [sp, #28]
   2c4d8:	sub	r3, r3, #1
   2c4dc:	cmp	r3, #28
   2c4e0:	ldrls	pc, [pc, r3, lsl #2]
   2c4e4:	b	2c7e8 <fputs@plt+0x230e8>
   2c4e8:	andeq	ip, r2, r8, lsr #14
   2c4ec:	andeq	ip, r2, r4, ror #12
   2c4f0:	andeq	ip, r2, r8, ror #15
   2c4f4:	andeq	ip, r2, r8, ror #15
   2c4f8:	andeq	ip, r2, ip, lsr #12
   2c4fc:	andeq	ip, r2, r8, ror #15
   2c500:	andeq	ip, r2, r8, ror #15
   2c504:	andeq	ip, r2, r8, ror #15
   2c508:	andeq	ip, r2, r8, ror #15
   2c50c:	andeq	ip, r2, r8, ror #15
   2c510:	andeq	ip, r2, r8, ror #15
   2c514:	andeq	ip, r2, r8, ror #15
   2c518:			; <UNDEFINED> instruction: 0x0002c7b4
   2c51c:	andeq	ip, r2, r8, asr r7
   2c520:	andeq	ip, r2, r8, ror #15
   2c524:	andeq	ip, r2, r0, ror #15
   2c528:	strdeq	ip, [r2], -r4
   2c52c:	andeq	ip, r2, r8, ror #15
   2c530:			; <UNDEFINED> instruction: 0x0002c5b0
   2c534:	andeq	ip, r2, r8, ror #15
   2c538:	andeq	ip, r2, r8, ror #15
   2c53c:	andeq	ip, r2, r8, ror #15
   2c540:	andeq	ip, r2, r8, ror #15
   2c544:	andeq	ip, r2, r8, asr r7
   2c548:	andeq	ip, r2, r8, ror #15
   2c54c:	andeq	ip, r2, ip, lsl #11
   2c550:	andeq	ip, r2, r8, ror #15
   2c554:	andeq	ip, r2, r8, ror #15
   2c558:	andeq	ip, r2, r8, ror #10
   2c55c:	ldr	r3, [r0, #4]
   2c560:	str	r3, [sp, #28]
   2c564:	bl	49050 <_ZdlPv@@Base>
   2c568:	ldr	r0, [sp, #28]
   2c56c:	cmp	r0, #0
   2c570:	bne	2c55c <fputs@plt+0x22e5c>
   2c574:	ldr	r2, [sp, #76]	; 0x4c
   2c578:	ldr	r3, [fp]
   2c57c:	cmp	r2, r3
   2c580:	bne	2cc94 <fputs@plt+0x23594>
   2c584:	add	sp, sp, #84	; 0x54
   2c588:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   2c58c:	ldr	r3, [sp, #32]
   2c590:	cmp	r3, #0
   2c594:	bne	2c8b0 <fputs@plt+0x231b0>
   2c598:	ldr	r0, [pc, #1788]	; 2cc9c <fputs@plt+0x2359c>
   2c59c:	bl	2304c <fputs@plt+0x1994c>
   2c5a0:	ldr	r3, [r4, #164]	; 0xa4
   2c5a4:	mov	r2, #0
   2c5a8:	str	r2, [r4, #168]	; 0xa8
   2c5ac:	b	2c4d8 <fputs@plt+0x22dd8>
   2c5b0:	ldr	r3, [r9]
   2c5b4:	movw	r8, #3424	; 0xd60
   2c5b8:	ldr	r0, [r6]
   2c5bc:	movt	r8, #7
   2c5c0:	ldr	r2, [r3, #132]	; 0x84
   2c5c4:	cmp	r2, #0
   2c5c8:	beq	2c5d8 <fputs@plt+0x22ed8>
   2c5cc:	ldr	r2, [r7]
   2c5d0:	cmp	r3, r2
   2c5d4:	beq	2ca58 <fputs@plt+0x23358>
   2c5d8:	ldr	r3, [sp, #32]
   2c5dc:	cmp	r3, #0
   2c5e0:	bne	2c7fc <fputs@plt+0x230fc>
   2c5e4:	bl	181e0 <fputs@plt+0xeae0>
   2c5e8:	mov	r3, #0
   2c5ec:	str	r3, [sp, #32]
   2c5f0:	b	2c598 <fputs@plt+0x22e98>
   2c5f4:	ldr	r0, [pc, #1696]	; 2cc9c <fputs@plt+0x2359c>
   2c5f8:	ldrb	r5, [r4, #152]	; 0x98
   2c5fc:	bl	2304c <fputs@plt+0x1994c>
   2c600:	cmp	r5, #129	; 0x81
   2c604:	beq	2ca0c <fputs@plt+0x2330c>
   2c608:	cmp	r5, #130	; 0x82
   2c60c:	beq	2ca04 <fputs@plt+0x23304>
   2c610:	cmp	r5, #128	; 0x80
   2c614:	beq	2c8a8 <fputs@plt+0x231a8>
   2c618:	movw	r1, #56268	; 0xdbcc
   2c61c:	movw	r0, #2932	; 0xb74
   2c620:	movt	r1, #4
   2c624:	bl	430dc <fputs@plt+0x399dc>
   2c628:	b	2c5a0 <fputs@plt+0x22ea0>
   2c62c:	ldr	r3, [sp, #28]
   2c630:	cmp	r3, #0
   2c634:	beq	2caf8 <fputs@plt+0x233f8>
   2c638:	add	r0, sp, #28
   2c63c:	bl	1b1d8 <fputs@plt+0x11ad8>
   2c640:	str	r0, [sp, #32]
   2c644:	ldr	r3, [sp, #28]
   2c648:	mov	r2, #0
   2c64c:	str	r2, [r4, #512]	; 0x200
   2c650:	cmp	r3, r2
   2c654:	bne	2c598 <fputs@plt+0x22e98>
   2c658:	ldr	r0, [r6]
   2c65c:	bl	10648 <fputs@plt+0x6f48>
   2c660:	b	2c598 <fputs@plt+0x22e98>
   2c664:	ldr	r2, [sp, #32]
   2c668:	movw	r3, #3632	; 0xe30
   2c66c:	ldrb	r5, [r4, #152]	; 0x98
   2c670:	movt	r3, #7
   2c674:	cmp	r2, #0
   2c678:	beq	2c6a4 <fputs@plt+0x22fa4>
   2c67c:	ldr	r3, [r3, #512]	; 0x200
   2c680:	cmp	r3, #0
   2c684:	bne	2c6a4 <fputs@plt+0x22fa4>
   2c688:	ldr	r3, [r6]
   2c68c:	ldrb	r2, [r3, #356]	; 0x164
   2c690:	cmp	r2, r5
   2c694:	beq	2ca68 <fputs@plt+0x23368>
   2c698:	ldrb	r3, [r3, #357]	; 0x165
   2c69c:	cmp	r3, r5
   2c6a0:	beq	2ca68 <fputs@plt+0x23368>
   2c6a4:	ldr	r3, [r9]
   2c6a8:	ldr	r2, [r3, #132]	; 0x84
   2c6ac:	cmp	r2, #0
   2c6b0:	bne	2c870 <fputs@plt+0x23170>
   2c6b4:	movw	r8, #3344	; 0xd10
   2c6b8:	movw	sl, #3632	; 0xe30
   2c6bc:	movt	r8, #7
   2c6c0:	movt	sl, #7
   2c6c4:	b	2c6cc <fputs@plt+0x22fcc>
   2c6c8:	ldrb	r5, [sl, #152]	; 0x98
   2c6cc:	ldr	r3, [r4, #12]
   2c6d0:	cmp	r3, #0
   2c6d4:	beq	2c6f8 <fputs@plt+0x22ff8>
   2c6d8:	movw	r2, #62416	; 0xf3d0
   2c6dc:	ldr	r0, [r8]
   2c6e0:	movt	r2, #4
   2c6e4:	mov	r1, #1
   2c6e8:	mov	r3, r5
   2c6ec:	bl	95e0 <__fprintf_chk@plt>
   2c6f0:	ldr	r0, [r8]
   2c6f4:	bl	94c0 <fflush@plt>
   2c6f8:	add	r5, r4, r5, lsl #2
   2c6fc:	ldr	r0, [r6]
   2c700:	ldr	r1, [r5, #1680]	; 0x690
   2c704:	bl	14300 <fputs@plt+0xac00>
   2c708:	ldr	r0, [pc, #1420]	; 2cc9c <fputs@plt+0x2359c>
   2c70c:	bl	2304c <fputs@plt+0x1994c>
   2c710:	ldr	r3, [r4, #164]	; 0xa4
   2c714:	cmp	r3, #2
   2c718:	beq	2c6c8 <fputs@plt+0x22fc8>
   2c71c:	mov	r2, #0
   2c720:	str	r2, [sp, #32]
   2c724:	b	2c5a4 <fputs@plt+0x22ea4>
   2c728:	mov	r0, #8
   2c72c:	ldr	r5, [sp, #32]
   2c730:	bl	49000 <_Znwj@@Base>
   2c734:	ldr	r1, [sp, #28]
   2c738:	mov	r2, #1
   2c73c:	str	r5, [r0]
   2c740:	mov	r3, #0
   2c744:	str	r0, [sp, #28]
   2c748:	str	r1, [r0, #4]
   2c74c:	str	r2, [sp, #32]
   2c750:	str	r3, [r4, #512]	; 0x200
   2c754:	b	2c598 <fputs@plt+0x22e98>
   2c758:	ldr	r3, [r9]
   2c75c:	ldr	r2, [r3, #132]	; 0x84
   2c760:	cmp	r2, #0
   2c764:	beq	2c774 <fputs@plt+0x23074>
   2c768:	ldr	r2, [r7]
   2c76c:	cmp	r3, r2
   2c770:	beq	2ca44 <fputs@plt+0x23344>
   2c774:	ldr	r0, [r4, #148]	; 0x94
   2c778:	add	r1, sp, #32
   2c77c:	ldr	r3, [r0]
   2c780:	ldr	r3, [r3, #136]	; 0x88
   2c784:	blx	r3
   2c788:	cmp	r0, #0
   2c78c:	beq	2cb20 <fputs@plt+0x23420>
   2c790:	ldr	r0, [r4, #148]	; 0x94
   2c794:	cmp	r0, #0
   2c798:	beq	2c7a8 <fputs@plt+0x230a8>
   2c79c:	ldr	r3, [r0]
   2c7a0:	ldr	r3, [r3, #4]
   2c7a4:	blx	r3
   2c7a8:	mov	r3, #0
   2c7ac:	str	r3, [r4, #148]	; 0x94
   2c7b0:	b	2c598 <fputs@plt+0x22e98>
   2c7b4:	ldr	r3, [sp, #32]
   2c7b8:	ldr	r0, [r6]
   2c7bc:	cmp	r3, #0
   2c7c0:	beq	2c7d0 <fputs@plt+0x230d0>
   2c7c4:	ldr	r3, [r4, #508]	; 0x1fc
   2c7c8:	cmp	r3, #0
   2c7cc:	beq	2c894 <fputs@plt+0x23194>
   2c7d0:	bl	18f8c <fputs@plt+0xf88c>
   2c7d4:	mov	r3, #1
   2c7d8:	str	r3, [sp, #32]
   2c7dc:	b	2c598 <fputs@plt+0x22e98>
   2c7e0:	bl	de54 <fputs@plt+0x4754>
   2c7e4:	b	2c598 <fputs@plt+0x22e98>
   2c7e8:	ldr	r0, [pc, #1196]	; 2cc9c <fputs@plt+0x2359c>
   2c7ec:	mov	r3, #0
   2c7f0:	str	r3, [sp, #32]
   2c7f4:	bl	229a4 <fputs@plt+0x192a4>
   2c7f8:	b	2c598 <fputs@plt+0x22e98>
   2c7fc:	ldr	r3, [r0, #80]	; 0x50
   2c800:	cmp	r3, #0
   2c804:	bne	2c5e4 <fputs@plt+0x22ee4>
   2c808:	bl	3e104 <fputs@plt+0x34a04>
   2c80c:	ldr	r3, [r4, #164]	; 0xa4
   2c810:	mov	sl, r0
   2c814:	mov	r5, #0
   2c818:	ldr	r0, [pc, #1148]	; 2cc9c <fputs@plt+0x2359c>
   2c81c:	cmp	r3, #19
   2c820:	addeq	r5, r5, #1
   2c824:	bl	2304c <fputs@plt+0x1994c>
   2c828:	ldr	r3, [r4, #164]	; 0xa4
   2c82c:	cmp	r3, #19
   2c830:	beq	2c818 <fputs@plt+0x23118>
   2c834:	cmp	r3, #13
   2c838:	beq	2c8a0 <fputs@plt+0x231a0>
   2c83c:	bl	1d63c <fputs@plt+0x13f3c>
   2c840:	movw	r3, #45508	; 0xb1c4
   2c844:	movt	r3, #6
   2c848:	ldr	r0, [r4, #3008]	; 0xbc0
   2c84c:	ldr	r3, [r3]
   2c850:	cmp	r0, #0
   2c854:	str	r5, [r4, #528]	; 0x210
   2c858:	mul	r3, r3, sl
   2c85c:	mul	r3, r3, r5
   2c860:	str	r3, [r4, #532]	; 0x214
   2c864:	beq	2cc00 <fputs@plt+0x23500>
   2c868:	bl	1d7f8 <fputs@plt+0x140f8>
   2c86c:	b	2c5e8 <fputs@plt+0x22ee8>
   2c870:	ldr	r2, [r7]
   2c874:	cmp	r3, r2
   2c878:	bne	2c6b4 <fputs@plt+0x22fb4>
   2c87c:	ldr	r3, [r6]
   2c880:	ldr	r3, [r3]
   2c884:	cmp	r3, #0
   2c888:	bne	2c6b4 <fputs@plt+0x22fb4>
   2c88c:	bl	1d6f0 <fputs@plt+0x13ff0>
   2c890:	b	2c598 <fputs@plt+0x22e98>
   2c894:	ldr	r3, [r0, #80]	; 0x50
   2c898:	cmp	r3, #0
   2c89c:	bne	2c7d0 <fputs@plt+0x230d0>
   2c8a0:	bl	1d8e4 <fputs@plt+0x141e4>
   2c8a4:	b	2c598 <fputs@plt+0x22e98>
   2c8a8:	bl	131cc <fputs@plt+0x9acc>
   2c8ac:	b	2c5a0 <fputs@plt+0x22ea0>
   2c8b0:	ldr	r3, [r9]
   2c8b4:	ldr	r2, [r3, #132]	; 0x84
   2c8b8:	cmp	r2, #0
   2c8bc:	bne	2ca24 <fputs@plt+0x23324>
   2c8c0:	movw	r2, #49044	; 0xbf94
   2c8c4:	movt	r2, #6
   2c8c8:	str	r2, [sp, #16]
   2c8cc:	mov	r1, #0
   2c8d0:	add	r0, sp, #36	; 0x24
   2c8d4:	mov	r2, r1
   2c8d8:	bl	1f3c0 <fputs@plt+0x15cc0>
   2c8dc:	cmn	r0, #1
   2c8e0:	mov	r5, r0
   2c8e4:	beq	2c980 <fputs@plt+0x23280>
   2c8e8:	cmp	r0, #0
   2c8ec:	beq	2c968 <fputs@plt+0x23268>
   2c8f0:	ldr	r8, [r7]
   2c8f4:	ldr	r3, [r8]
   2c8f8:	ldr	sl, [r3, #12]
   2c8fc:	blt	2c910 <fputs@plt+0x23210>
   2c900:	ldr	r1, [sp, #16]
   2c904:	ldrb	r3, [r1, r0]
   2c908:	cmp	r3, #0
   2c90c:	bne	2c9fc <fputs@plt+0x232fc>
   2c910:	add	r3, r4, r5, lsl #2
   2c914:	ldr	r3, [r3, #1680]	; 0x690
   2c918:	ldrb	r2, [r3, #27]
   2c91c:	ldrb	r1, [r3, #16]
   2c920:	cmp	r2, #0
   2c924:	beq	2c9fc <fputs@plt+0x232fc>
   2c928:	sub	r1, r1, #1
   2c92c:	cmp	r1, #3
   2c930:	ldrls	pc, [pc, r1, lsl #2]
   2c934:	b	2c998 <fputs@plt+0x23298>
   2c938:	andeq	ip, r2, ip, lsl sl
   2c93c:	andeq	ip, r2, r0, ror #18
   2c940:	andeq	ip, r2, r4, lsl sl
   2c944:	andeq	ip, r2, r8, asr #18
   2c948:	mov	r1, #30
   2c94c:	mov	r0, r8
   2c950:	blx	sl
   2c954:	cmp	r5, #10
   2c958:	bne	2c8cc <fputs@plt+0x231cc>
   2c95c:	b	2c598 <fputs@plt+0x22e98>
   2c960:	mov	r1, #18
   2c964:	b	2c94c <fputs@plt+0x2324c>
   2c968:	ldr	r0, [r7]
   2c96c:	ldr	r1, [sp, #36]	; 0x24
   2c970:	ldr	r3, [r0]
   2c974:	ldr	r3, [r3, #16]
   2c978:	blx	r3
   2c97c:	b	2c8cc <fputs@plt+0x231cc>
   2c980:	ldr	r0, [r7]
   2c984:	mov	r1, #10
   2c988:	ldr	r3, [r0]
   2c98c:	ldr	r3, [r3, #12]
   2c990:	blx	r3
   2c994:	b	2c598 <fputs@plt+0x22e98>
   2c998:	ldr	r3, [r3, #8]
   2c99c:	cmp	r3, #0
   2c9a0:	str	r3, [sp, #20]
   2c9a4:	beq	2c9fc <fputs@plt+0x232fc>
   2c9a8:	ldr	r2, [sp, #20]
   2c9ac:	ldrb	r1, [r2, #24]
   2c9b0:	cmp	r1, #0
   2c9b4:	bne	2c94c <fputs@plt+0x2324c>
   2c9b8:	mov	r0, r5
   2c9bc:	bl	1ec10 <fputs@plt+0x15510>
   2c9c0:	mov	r1, r0
   2c9c4:	add	r0, sp, #56	; 0x38
   2c9c8:	bl	440a0 <fputs@plt+0x3a9a0>
   2c9cc:	ldr	r3, [sp, #20]
   2c9d0:	add	r0, sp, #40	; 0x28
   2c9d4:	ldr	r1, [r3, #60]	; 0x3c
   2c9d8:	bl	440a0 <fputs@plt+0x3a9a0>
   2c9dc:	ldr	r1, [sp, #12]
   2c9e0:	add	r2, sp, #56	; 0x38
   2c9e4:	add	r3, sp, #40	; 0x28
   2c9e8:	mov	r0, #2
   2c9ec:	str	r1, [sp]
   2c9f0:	movw	r1, #62428	; 0xf3dc
   2c9f4:	movt	r1, #4
   2c9f8:	bl	1c8f4 <fputs@plt+0x131f4>
   2c9fc:	uxtb	r1, r5
   2ca00:	b	2c94c <fputs@plt+0x2324c>
   2ca04:	bl	2bdb4 <fputs@plt+0x226b4>
   2ca08:	b	2c5a0 <fputs@plt+0x22ea0>
   2ca0c:	bl	2bce8 <fputs@plt+0x225e8>
   2ca10:	b	2c5a0 <fputs@plt+0x22ea0>
   2ca14:	mov	r1, #135	; 0x87
   2ca18:	b	2c94c <fputs@plt+0x2324c>
   2ca1c:	mov	r1, #32
   2ca20:	b	2c94c <fputs@plt+0x2324c>
   2ca24:	ldr	r2, [r7]
   2ca28:	cmp	r3, r2
   2ca2c:	bne	2c8c0 <fputs@plt+0x231c0>
   2ca30:	ldr	r3, [r6]
   2ca34:	ldr	r3, [r3]
   2ca38:	cmp	r3, #0
   2ca3c:	beq	2c88c <fputs@plt+0x2318c>
   2ca40:	b	2c8c0 <fputs@plt+0x231c0>
   2ca44:	ldr	r3, [r6]
   2ca48:	ldr	r3, [r3]
   2ca4c:	cmp	r3, #0
   2ca50:	beq	2c88c <fputs@plt+0x2318c>
   2ca54:	b	2c774 <fputs@plt+0x23074>
   2ca58:	ldr	r3, [r0]
   2ca5c:	cmp	r3, #0
   2ca60:	beq	2c88c <fputs@plt+0x2318c>
   2ca64:	b	2c5d8 <fputs@plt+0x22ed8>
   2ca68:	subs	r3, r5, r2
   2ca6c:	rsbs	r2, r3, #0
   2ca70:	adcs	r2, r2, r3
   2ca74:	str	r2, [r4, #80]	; 0x50
   2ca78:	ldr	r0, [pc, #540]	; 2cc9c <fputs@plt+0x2359c>
   2ca7c:	bl	2304c <fputs@plt+0x1994c>
   2ca80:	ldr	r0, [r4, #164]	; 0xa4
   2ca84:	cmp	r0, #19
   2ca88:	cmpne	r0, #25
   2ca8c:	movne	r0, #0
   2ca90:	moveq	r0, #1
   2ca94:	beq	2ca78 <fputs@plt+0x23378>
   2ca98:	bl	281dc <fputs@plt+0x1eadc>
   2ca9c:	ldr	r3, [r4, #12]
   2caa0:	mov	r5, r0
   2caa4:	cmp	r3, #0
   2caa8:	bne	2cb4c <fputs@plt+0x2344c>
   2caac:	cmp	r0, #0
   2cab0:	beq	2cc70 <fputs@plt+0x23570>
   2cab4:	mov	r0, r5
   2cab8:	mov	r1, #0
   2cabc:	bl	27500 <fputs@plt+0x1de00>
   2cac0:	ldr	r3, [r4, #12]
   2cac4:	cmp	r3, #0
   2cac8:	beq	2c5a0 <fputs@plt+0x22ea0>
   2cacc:	movw	r8, #3344	; 0xd10
   2cad0:	movt	r8, #7
   2cad4:	movw	r2, #62360	; 0xf398
   2cad8:	mov	r3, r5
   2cadc:	ldr	r0, [r8]
   2cae0:	movt	r2, #4
   2cae4:	mov	r1, #1
   2cae8:	bl	95e0 <__fprintf_chk@plt>
   2caec:	ldr	r0, [r6]
   2caf0:	bl	11cb4 <fputs@plt+0x85b4>
   2caf4:	b	2c5a0 <fputs@plt+0x22ea0>
   2caf8:	ldr	r3, [sp, #12]
   2cafc:	movw	r2, #18728	; 0x4928
   2cb00:	movt	r2, #7
   2cb04:	movw	r1, #62500	; 0xf424
   2cb08:	mov	r0, #2
   2cb0c:	movt	r1, #4
   2cb10:	str	r3, [sp]
   2cb14:	mov	r3, r2
   2cb18:	bl	1c8f4 <fputs@plt+0x131f4>
   2cb1c:	b	2c644 <fputs@plt+0x22f44>
   2cb20:	ldr	r0, [r6]
   2cb24:	ldr	r1, [r4, #148]	; 0x94
   2cb28:	bl	12040 <fputs@plt+0x8940>
   2cb2c:	mov	r3, #0
   2cb30:	ldr	r0, [r6]
   2cb34:	mov	r2, r3
   2cb38:	mov	r1, #1
   2cb3c:	str	r3, [r4, #148]	; 0x94
   2cb40:	str	r3, [sp, #32]
   2cb44:	bl	17a4c <fputs@plt+0xe34c>
   2cb48:	b	2c598 <fputs@plt+0x22e98>
   2cb4c:	cmp	r0, #0
   2cb50:	beq	2cc70 <fputs@plt+0x23570>
   2cb54:	movw	r1, #62320	; 0xf370
   2cb58:	movt	r1, #4
   2cb5c:	bl	96d0 <strcmp@plt>
   2cb60:	movw	r8, #3344	; 0xd10
   2cb64:	movt	r8, #7
   2cb68:	cmp	r0, #0
   2cb6c:	bne	2cb90 <fputs@plt+0x23490>
   2cb70:	movw	r0, #62348	; 0xf38c
   2cb74:	mov	r1, #1
   2cb78:	ldr	r3, [r8]
   2cb7c:	movt	r0, #4
   2cb80:	mov	r2, #10
   2cb84:	bl	9580 <fwrite@plt>
   2cb88:	ldr	r0, [r8]
   2cb8c:	bl	94c0 <fflush@plt>
   2cb90:	movw	r2, #62328	; 0xf378
   2cb94:	ldr	r0, [r8]
   2cb98:	movt	r2, #4
   2cb9c:	mov	r1, #1
   2cba0:	mov	r3, r5
   2cba4:	bl	95e0 <__fprintf_chk@plt>
   2cba8:	movw	r1, #48492	; 0xbd6c
   2cbac:	mov	r0, r5
   2cbb0:	movt	r1, #4
   2cbb4:	bl	96d0 <strcmp@plt>
   2cbb8:	cmp	r0, #0
   2cbbc:	bne	2cbe8 <fputs@plt+0x234e8>
   2cbc0:	ldr	r3, [r7]
   2cbc4:	ldr	r2, [r9]
   2cbc8:	cmp	r2, r3
   2cbcc:	beq	2cbe8 <fputs@plt+0x234e8>
   2cbd0:	movw	r2, #62536	; 0xf448
   2cbd4:	ldr	r3, [r3, #32]
   2cbd8:	ldr	r0, [r8]
   2cbdc:	movt	r2, #4
   2cbe0:	mov	r1, #1
   2cbe4:	bl	95e0 <__fprintf_chk@plt>
   2cbe8:	mov	r0, #10
   2cbec:	ldr	r1, [r8]
   2cbf0:	bl	95ec <fputc@plt>
   2cbf4:	ldr	r0, [r8]
   2cbf8:	bl	94c0 <fflush@plt>
   2cbfc:	b	2cab4 <fputs@plt+0x233b4>
   2cc00:	mov	r1, r0
   2cc04:	ldr	r0, [r8]
   2cc08:	bl	1820c <fputs@plt+0xeb0c>
   2cc0c:	ldr	r8, [r8]
   2cc10:	mul	sl, sl, r5
   2cc14:	mov	r0, r8
   2cc18:	bl	10fe0 <fputs@plt+0x78e0>
   2cc1c:	mov	r5, r0
   2cc20:	mov	r0, #40	; 0x28
   2cc24:	bl	49000 <_Znwj@@Base>
   2cc28:	ldr	ip, [pc, #112]	; 2cca0 <fputs@plt+0x235a0>
   2cc2c:	mov	r3, r0
   2cc30:	mov	r2, #0
   2cc34:	mov	r0, r8
   2cc38:	str	sl, [r3, #28]
   2cc3c:	mov	r1, r3
   2cc40:	str	r5, [r3, #36]	; 0x24
   2cc44:	str	ip, [r3]
   2cc48:	str	r2, [r3, #4]
   2cc4c:	str	r2, [r3, #8]
   2cc50:	str	r2, [r3, #12]
   2cc54:	str	r2, [r3, #16]
   2cc58:	str	r2, [r3, #20]
   2cc5c:	str	r2, [r3, #24]
   2cc60:	strb	r2, [r3, #32]
   2cc64:	strb	r2, [r3, #33]	; 0x21
   2cc68:	bl	12040 <fputs@plt+0x8940>
   2cc6c:	b	2c5e8 <fputs@plt+0x22ee8>
   2cc70:	bl	27424 <fputs@plt+0x1dd24>
   2cc74:	b	2c5a0 <fputs@plt+0x22ea0>
   2cc78:	ldr	r0, [sp, #28]
   2cc7c:	cmp	r0, #0
   2cc80:	beq	2cc98 <fputs@plt+0x23598>
   2cc84:	ldr	r3, [r0, #4]
   2cc88:	str	r3, [sp, #28]
   2cc8c:	bl	49050 <_ZdlPv@@Base>
   2cc90:	b	2cc78 <fputs@plt+0x23578>
   2cc94:	bl	95d4 <__stack_chk_fail@plt>
   2cc98:	bl	9460 <__cxa_end_cleanup@plt>
   2cc9c:	andeq	r0, r7, r0, asr #29
   2cca0:	muleq	r5, r8, r2
   2cca4:	push	{r4, r5, r6, lr}
   2cca8:	movw	r5, #3360	; 0xd20
   2ccac:	movt	r5, #7
   2ccb0:	movw	r6, #3632	; 0xe30
   2ccb4:	movt	r6, #7
   2ccb8:	movw	r4, #3232	; 0xca0
   2ccbc:	ldr	r2, [r5]
   2ccc0:	movt	r4, #7
   2ccc4:	ldr	r0, [r6, #3004]	; 0xbbc
   2ccc8:	sub	sp, sp, #8
   2cccc:	ldr	r1, [r4]
   2ccd0:	movw	r3, #3392	; 0xd40
   2ccd4:	ldr	ip, [r2, #96]	; 0x60
   2ccd8:	movt	r3, #7
   2ccdc:	cmp	r0, #0
   2cce0:	mov	lr, #1
   2cce4:	str	r1, [sp, #4]
   2cce8:	str	lr, [r3]
   2ccec:	str	ip, [r2, #100]	; 0x64
   2ccf0:	beq	2cd04 <fputs@plt+0x23604>
   2ccf4:	bl	1d7f8 <fputs@plt+0x140f8>
   2ccf8:	add	r0, r6, #144	; 0x90
   2ccfc:	bl	2304c <fputs@plt+0x1994c>
   2cd00:	bl	2c480 <fputs@plt+0x22d80>
   2cd04:	movw	r3, #3424	; 0xd60
   2cd08:	movt	r3, #7
   2cd0c:	movw	r6, #3360	; 0xd20
   2cd10:	movt	r6, #7
   2cd14:	ldr	r0, [r3]
   2cd18:	bl	189f4 <fputs@plt+0xf2f4>
   2cd1c:	ldr	r0, [pc, #208]	; 2cdf4 <fputs@plt+0x236f4>
   2cd20:	bl	2304c <fputs@plt+0x1994c>
   2cd24:	bl	2c480 <fputs@plt+0x22d80>
   2cd28:	bl	d43c <fputs@plt+0x3d3c>
   2cd2c:	ldr	r3, [r5]
   2cd30:	mov	r0, sp
   2cd34:	mov	r1, #0
   2cd38:	ldr	r5, [r3, #104]	; 0x68
   2cd3c:	bl	40850 <fputs@plt+0x37150>
   2cd40:	ldr	r3, [sp]
   2cd44:	cmp	r5, r3
   2cd48:	ble	2cdd0 <fputs@plt+0x236d0>
   2cd4c:	ldr	r2, [r6]
   2cd50:	movw	r3, #3396	; 0xd44
   2cd54:	movt	r3, #7
   2cd58:	mov	r5, #1
   2cd5c:	ldr	r0, [pc, #148]	; 2cdf8 <fputs@plt+0x236f8>
   2cd60:	str	r5, [r2, #128]	; 0x80
   2cd64:	str	r5, [r3]
   2cd68:	bl	1c11c <fputs@plt+0x12a1c>
   2cd6c:	bl	1d270 <fputs@plt+0x13b70>
   2cd70:	ldr	r0, [r6]
   2cd74:	mov	r2, r5
   2cd78:	ldr	r3, [r0]
   2cd7c:	ldr	r1, [r0, #104]	; 0x68
   2cd80:	ldr	r3, [r3, #20]
   2cd84:	blx	r3
   2cd88:	ldr	r0, [pc, #100]	; 2cdf4 <fputs@plt+0x236f4>
   2cd8c:	bl	2304c <fputs@plt+0x1994c>
   2cd90:	bl	2c480 <fputs@plt+0x22d80>
   2cd94:	ldr	r2, [r6]
   2cd98:	movw	r3, #3404	; 0xd4c
   2cd9c:	movt	r3, #7
   2cda0:	str	r5, [r2, #128]	; 0x80
   2cda4:	str	r5, [r3]
   2cda8:	bl	1d5d0 <fputs@plt+0x13ed0>
   2cdac:	ldr	r0, [r6]
   2cdb0:	mov	r2, r5
   2cdb4:	ldr	r3, [r0]
   2cdb8:	ldr	r1, [r0, #104]	; 0x68
   2cdbc:	ldr	r3, [r3, #20]
   2cdc0:	blx	r3
   2cdc4:	ldr	r0, [pc, #40]	; 2cdf4 <fputs@plt+0x236f4>
   2cdc8:	bl	2304c <fputs@plt+0x1994c>
   2cdcc:	bl	2c480 <fputs@plt+0x22d80>
   2cdd0:	mov	r0, #0
   2cdd4:	bl	d4d4 <fputs@plt+0x3dd4>
   2cdd8:	ldr	r2, [sp, #4]
   2cddc:	ldr	r3, [r4]
   2cde0:	cmp	r2, r3
   2cde4:	bne	2cdf0 <fputs@plt+0x236f0>
   2cde8:	add	sp, sp, #8
   2cdec:	pop	{r4, r5, r6, pc}
   2cdf0:	bl	95d4 <__stack_chk_fail@plt>
   2cdf4:	andeq	r0, r7, r0, asr #29
   2cdf8:	andeq	fp, r6, r4, lsr #3
   2cdfc:	push	{r3, lr}
   2ce00:	bl	1d3fc <fputs@plt+0x13cfc>
   2ce04:	movw	r3, #3392	; 0xd40
   2ce08:	movt	r3, #7
   2ce0c:	ldr	r3, [r3]
   2ce10:	cmp	r3, #0
   2ce14:	bne	2ce20 <fputs@plt+0x23720>
   2ce18:	pop	{r3, lr}
   2ce1c:	b	2cca4 <fputs@plt+0x235a4>
   2ce20:	ldr	r0, [pc, #4]	; 2ce2c <fputs@plt+0x2372c>
   2ce24:	pop	{r3, lr}
   2ce28:	b	2304c <fputs@plt+0x1994c>
   2ce2c:	andeq	r0, r7, r0, asr #29
   2ce30:	push	{r4, r5, r6, r7, r8, r9, lr}
   2ce34:	movw	r5, #3232	; 0xca0
   2ce38:	movt	r5, #7
   2ce3c:	movw	r3, #18976	; 0x4a20
   2ce40:	movt	r3, #7
   2ce44:	sub	sp, sp, #20
   2ce48:	ldr	ip, [r5]
   2ce4c:	movw	r4, #45408	; 0xb160
   2ce50:	movt	r4, #6
   2ce54:	mov	r1, r0
   2ce58:	add	r2, sp, #4
   2ce5c:	mov	r0, r3
   2ce60:	ldr	r6, [r4, #64]	; 0x40
   2ce64:	str	ip, [sp, #12]
   2ce68:	str	r3, [r4, #64]	; 0x40
   2ce6c:	bl	49658 <_ZdlPv@@Base+0x608>
   2ce70:	subs	r7, r0, #0
   2ce74:	beq	2cecc <fputs@plt+0x237cc>
   2ce78:	ldr	r1, [sp, #4]
   2ce7c:	mov	r2, #0
   2ce80:	add	r0, sp, #8
   2ce84:	bl	4a4a0 <_ZdlPv@@Base+0x1450>
   2ce88:	mov	r0, #560	; 0x230
   2ce8c:	ldr	r9, [sp, #8]
   2ce90:	bl	49000 <_Znwj@@Base>
   2ce94:	mov	r1, r7
   2ce98:	mov	r3, #0
   2ce9c:	mov	r2, r9
   2cea0:	mov	r8, r0
   2cea4:	bl	1a388 <fputs@plt+0x10c88>
   2cea8:	mov	r0, r8
   2ceac:	bl	1d270 <fputs@plt+0x13b70>
   2ceb0:	ldr	r0, [sp, #4]
   2ceb4:	cmp	r0, #0
   2ceb8:	beq	2cec0 <fputs@plt+0x237c0>
   2cebc:	bl	961c <_ZdaPv@plt>
   2cec0:	ldr	r0, [pc, #48]	; 2cef8 <fputs@plt+0x237f8>
   2cec4:	bl	2304c <fputs@plt+0x1994c>
   2cec8:	bl	2c480 <fputs@plt+0x22d80>
   2cecc:	ldr	r2, [sp, #12]
   2ced0:	ldr	r3, [r5]
   2ced4:	str	r6, [r4, #64]	; 0x40
   2ced8:	cmp	r2, r3
   2cedc:	bne	2cee8 <fputs@plt+0x237e8>
   2cee0:	add	sp, sp, #20
   2cee4:	pop	{r4, r5, r6, r7, r8, r9, pc}
   2cee8:	bl	95d4 <__stack_chk_fail@plt>
   2ceec:	mov	r0, r8
   2cef0:	bl	49050 <_ZdlPv@@Base>
   2cef4:	bl	9460 <__cxa_end_cleanup@plt>
   2cef8:	andeq	r0, r7, r0, asr #29
   2cefc:	push	{r4, r5, r6, r7, lr}
   2cf00:	movw	r4, #3232	; 0xca0
   2cf04:	movt	r4, #7
   2cf08:	sub	sp, sp, #52	; 0x34
   2cf0c:	movw	r1, #56168	; 0xdb68
   2cf10:	movt	r1, #4
   2cf14:	ldr	r3, [r4]
   2cf18:	mov	r5, r0
   2cf1c:	str	r3, [sp, #44]	; 0x2c
   2cf20:	bl	96d0 <strcmp@plt>
   2cf24:	cmp	r0, #0
   2cf28:	bne	2cf88 <fputs@plt+0x23888>
   2cf2c:	movw	r6, #3288	; 0xcd8
   2cf30:	movt	r6, #7
   2cf34:	ldr	r0, [r6]
   2cf38:	bl	9508 <clearerr@plt>
   2cf3c:	ldr	r7, [r6]
   2cf40:	mov	r0, #560	; 0x230
   2cf44:	bl	49000 <_Znwj@@Base>
   2cf48:	mov	r1, r7
   2cf4c:	mov	r2, r5
   2cf50:	mov	r3, #0
   2cf54:	mov	r6, r0
   2cf58:	bl	1a388 <fputs@plt+0x10c88>
   2cf5c:	mov	r0, r6
   2cf60:	bl	1d270 <fputs@plt+0x13b70>
   2cf64:	ldr	r0, [pc, #156]	; 2d008 <fputs@plt+0x23908>
   2cf68:	bl	2304c <fputs@plt+0x1994c>
   2cf6c:	bl	2c480 <fputs@plt+0x22d80>
   2cf70:	ldr	r2, [sp, #44]	; 0x2c
   2cf74:	ldr	r3, [r4]
   2cf78:	cmp	r2, r3
   2cf7c:	bne	2cff8 <fputs@plt+0x238f8>
   2cf80:	add	sp, sp, #52	; 0x34
   2cf84:	pop	{r4, r5, r6, r7, pc}
   2cf88:	bl	96e8 <__errno_location@plt>
   2cf8c:	mov	r3, #0
   2cf90:	mov	r2, r3
   2cf94:	mov	r1, r5
   2cf98:	mov	r6, r0
   2cf9c:	ldr	r0, [pc, #104]	; 2d00c <fputs@plt+0x2390c>
   2cfa0:	str	r3, [r6]
   2cfa4:	bl	49808 <_ZdlPv@@Base+0x7b8>
   2cfa8:	subs	r7, r0, #0
   2cfac:	bne	2cf40 <fputs@plt+0x23840>
   2cfb0:	mov	r1, r5
   2cfb4:	add	r0, sp, #8
   2cfb8:	bl	440a0 <fputs@plt+0x3a9a0>
   2cfbc:	ldr	r0, [r6]
   2cfc0:	bl	9358 <strerror@plt>
   2cfc4:	mov	r1, r0
   2cfc8:	add	r0, sp, #24
   2cfcc:	bl	440a0 <fputs@plt+0x3a9a0>
   2cfd0:	add	r2, sp, #8
   2cfd4:	add	r3, sp, #24
   2cfd8:	movw	r0, #18728	; 0x4928
   2cfdc:	movw	r1, #60176	; 0xeb10
   2cfe0:	movt	r0, #7
   2cfe4:	movt	r1, #4
   2cfe8:	str	r0, [sp]
   2cfec:	mov	r0, #3
   2cff0:	bl	1c8f4 <fputs@plt+0x131f4>
   2cff4:	b	2cf40 <fputs@plt+0x23840>
   2cff8:	bl	95d4 <__stack_chk_fail@plt>
   2cffc:	mov	r0, r6
   2d000:	bl	49050 <_ZdlPv@@Base>
   2d004:	bl	9460 <__cxa_end_cleanup@plt>
   2d008:	andeq	r0, r7, r0, asr #29
   2d00c:	andeq	r1, r7, r0, ror #17
   2d010:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   2d014:	movw	r4, #3632	; 0xe30
   2d018:	movt	r4, #7
   2d01c:	movw	r8, #3232	; 0xca0
   2d020:	movt	r8, #7
   2d024:	sub	sp, sp, #44	; 0x2c
   2d028:	ldr	r3, [r4, #164]	; 0xa4
   2d02c:	mov	fp, r1
   2d030:	ldr	r2, [r8]
   2d034:	cmp	r3, #19
   2d038:	str	r0, [sp, #4]
   2d03c:	str	r2, [sp, #36]	; 0x24
   2d040:	bne	2d058 <fputs@plt+0x23958>
   2d044:	ldr	r0, [pc, #388]	; 2d1d0 <fputs@plt+0x23ad0>
   2d048:	bl	2304c <fputs@plt+0x1994c>
   2d04c:	ldr	r3, [r4, #164]	; 0xa4
   2d050:	cmp	r3, #19
   2d054:	beq	2d044 <fputs@plt+0x23944>
   2d058:	bic	r3, r3, #16
   2d05c:	cmp	r3, #13
   2d060:	beq	2d17c <fputs@plt+0x23a7c>
   2d064:	ldr	r1, [pc, #356]	; 2d1d0 <fputs@plt+0x23ad0>
   2d068:	add	r0, sp, #12
   2d06c:	bl	1adc4 <fputs@plt+0x116c4>
   2d070:	ldr	r0, [pc, #344]	; 2d1d0 <fputs@plt+0x23ad0>
   2d074:	ldr	r7, [r4, #16]
   2d078:	bl	2304c <fputs@plt+0x1994c>
   2d07c:	movw	r5, #3632	; 0xe30
   2d080:	movw	sl, #11816	; 0x2e28
   2d084:	movw	r6, #3424	; 0xd60
   2d088:	movt	r5, #7
   2d08c:	movt	sl, #7
   2d090:	mov	r9, #0
   2d094:	movt	r6, #7
   2d098:	b	2d0fc <fputs@plt+0x239fc>
   2d09c:	ldr	r0, [pc, #300]	; 2d1d0 <fputs@plt+0x23ad0>
   2d0a0:	add	r1, sp, #12
   2d0a4:	bl	1af10 <fputs@plt+0x11810>
   2d0a8:	cmp	r0, #0
   2d0ac:	beq	2d0c8 <fputs@plt+0x239c8>
   2d0b0:	ldr	r3, [r5, #504]	; 0x1f8
   2d0b4:	cmp	r3, #0
   2d0b8:	bne	2d1a4 <fputs@plt+0x23aa4>
   2d0bc:	ldr	r3, [r5, #16]
   2d0c0:	cmp	r7, r3
   2d0c4:	beq	2d1a4 <fputs@plt+0x23aa4>
   2d0c8:	ldr	r3, [r4, #3064]	; 0xbf8
   2d0cc:	cmp	r3, #0
   2d0d0:	beq	2d0ec <fputs@plt+0x239ec>
   2d0d4:	ldr	r0, [pc, #244]	; 2d1d0 <fputs@plt+0x23ad0>
   2d0d8:	mov	r1, #0
   2d0dc:	bl	22478 <fputs@plt+0x18d78>
   2d0e0:	ldr	r3, [r4, #3064]	; 0xbf8
   2d0e4:	cmp	r3, r0
   2d0e8:	beq	2d194 <fputs@plt+0x23a94>
   2d0ec:	ldr	r0, [pc, #220]	; 2d1d0 <fputs@plt+0x23ad0>
   2d0f0:	bl	229a4 <fputs@plt+0x192a4>
   2d0f4:	ldr	r0, [pc, #212]	; 2d1d0 <fputs@plt+0x23ad0>
   2d0f8:	bl	2304c <fputs@plt+0x1994c>
   2d0fc:	ldr	r3, [r4, #164]	; 0xa4
   2d100:	bic	r3, r3, #16
   2d104:	cmp	r3, #13
   2d108:	bne	2d09c <fputs@plt+0x2399c>
   2d10c:	ldr	r0, [r6]
   2d110:	bl	13eac <fputs@plt+0xa7ac>
   2d114:	ldr	r0, [r6]
   2d118:	bl	11038 <fputs@plt+0x7938>
   2d11c:	str	r0, [fp, r9]
   2d120:	ldr	r0, [r6]
   2d124:	bl	13ebc <fputs@plt+0xa7bc>
   2d128:	ldr	r3, [sp, #4]
   2d12c:	str	r0, [r3, r9]
   2d130:	add	r9, r9, #4
   2d134:	cmp	r9, #12
   2d138:	bne	2d0fc <fputs@plt+0x239fc>
   2d13c:	ldr	r3, [r4, #164]	; 0xa4
   2d140:	bic	r3, r3, #16
   2d144:	cmp	r3, #13
   2d148:	beq	2d164 <fputs@plt+0x23a64>
   2d14c:	ldr	r0, [pc, #124]	; 2d1d0 <fputs@plt+0x23ad0>
   2d150:	bl	2304c <fputs@plt+0x1994c>
   2d154:	ldr	r3, [r4, #164]	; 0xa4
   2d158:	bic	r3, r3, #16
   2d15c:	cmp	r3, #13
   2d160:	bne	2d14c <fputs@plt+0x23a4c>
   2d164:	ldr	r0, [sp, #16]
   2d168:	cmp	r0, #0
   2d16c:	beq	2d17c <fputs@plt+0x23a7c>
   2d170:	ldr	r3, [r0]
   2d174:	ldr	r3, [r3, #4]
   2d178:	blx	r3
   2d17c:	ldr	r2, [sp, #36]	; 0x24
   2d180:	ldr	r3, [r8]
   2d184:	cmp	r2, r3
   2d188:	bne	2d1cc <fputs@plt+0x23acc>
   2d18c:	add	sp, sp, #44	; 0x2c
   2d190:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   2d194:	ldr	r0, [sl, #3096]	; 0xc18
   2d198:	mov	r1, #0
   2d19c:	bl	1d5e8 <fputs@plt+0x13ee8>
   2d1a0:	b	2d0f4 <fputs@plt+0x239f4>
   2d1a4:	ldr	r0, [pc, #36]	; 2d1d0 <fputs@plt+0x23ad0>
   2d1a8:	bl	2304c <fputs@plt+0x1994c>
   2d1ac:	b	2d10c <fputs@plt+0x23a0c>
   2d1b0:	ldr	r0, [sp, #16]
   2d1b4:	cmp	r0, #0
   2d1b8:	beq	2d1c8 <fputs@plt+0x23ac8>
   2d1bc:	ldr	r3, [r0]
   2d1c0:	ldr	r3, [r3, #4]
   2d1c4:	blx	r3
   2d1c8:	bl	9460 <__cxa_end_cleanup@plt>
   2d1cc:	bl	95d4 <__stack_chk_fail@plt>
   2d1d0:	andeq	r0, r7, r0, asr #29
   2d1d4:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   2d1d8:	movw	r4, #3632	; 0xe30
   2d1dc:	movt	r4, #7
   2d1e0:	movw	r6, #3232	; 0xca0
   2d1e4:	movt	r6, #7
   2d1e8:	sub	sp, sp, #788	; 0x314
   2d1ec:	ldr	r3, [r4, #164]	; 0xa4
   2d1f0:	ldr	r2, [r6]
   2d1f4:	cmp	r3, #19
   2d1f8:	str	r2, [sp, #780]	; 0x30c
   2d1fc:	bne	2d214 <fputs@plt+0x23b14>
   2d200:	ldr	r0, [pc, #1284]	; 2d70c <fputs@plt+0x2400c>
   2d204:	bl	2304c <fputs@plt+0x1994c>
   2d208:	ldr	r3, [r4, #164]	; 0xa4
   2d20c:	cmp	r3, #19
   2d210:	beq	2d200 <fputs@plt+0x23b00>
   2d214:	cmp	r3, #2
   2d218:	mov	r5, #0
   2d21c:	ldrb	r0, [r4, #152]	; 0x98
   2d220:	beq	2d374 <fputs@plt+0x23c74>
   2d224:	cmp	r3, #19
   2d228:	beq	2d39c <fputs@plt+0x23c9c>
   2d22c:	movw	r7, #3632	; 0xe30
   2d230:	movt	r7, #7
   2d234:	add	r0, r7, #144	; 0x90
   2d238:	mov	r1, #0
   2d23c:	bl	1d11c <fputs@plt+0x13a1c>
   2d240:	cmp	r0, #0
   2d244:	beq	2d3e4 <fputs@plt+0x23ce4>
   2d248:	movw	r9, #3424	; 0xd60
   2d24c:	movt	r9, #7
   2d250:	add	r1, r7, #144	; 0x90
   2d254:	add	r0, sp, #28
   2d258:	bl	1adc4 <fputs@plt+0x116c4>
   2d25c:	ldr	r1, [r9]
   2d260:	add	r0, sp, #52	; 0x34
   2d264:	ldr	r8, [r7, #16]
   2d268:	bl	1281c <fputs@plt+0x911c>
   2d26c:	add	sl, sp, #416	; 0x1a0
   2d270:	ldr	r1, [r9]
   2d274:	mov	r0, sl
   2d278:	bl	1281c <fputs@plt+0x911c>
   2d27c:	movw	r2, #11816	; 0x2e28
   2d280:	movt	r2, #7
   2d284:	str	r2, [sp, #16]
   2d288:	mov	r3, #1
   2d28c:	ldr	r2, [r9]
   2d290:	movw	r7, #3632	; 0xe30
   2d294:	mov	fp, #2
   2d298:	movt	r7, #7
   2d29c:	str	r2, [sp, #20]
   2d2a0:	ldr	r2, [sp, #16]
   2d2a4:	str	r3, [r2, #3100]	; 0xc1c
   2d2a8:	add	r3, sp, #52	; 0x34
   2d2ac:	str	r3, [r9]
   2d2b0:	b	2d2e8 <fputs@plt+0x23be8>
   2d2b4:	ldr	r0, [pc, #1104]	; 2d70c <fputs@plt+0x2400c>
   2d2b8:	add	r1, sp, #28
   2d2bc:	bl	1af10 <fputs@plt+0x11810>
   2d2c0:	cmp	r0, #0
   2d2c4:	beq	2d2e0 <fputs@plt+0x23be0>
   2d2c8:	ldr	r3, [r7, #504]	; 0x1f8
   2d2cc:	cmp	r3, #0
   2d2d0:	bne	2d40c <fputs@plt+0x23d0c>
   2d2d4:	ldr	r3, [r7, #16]
   2d2d8:	cmp	r8, r3
   2d2dc:	beq	2d40c <fputs@plt+0x23d0c>
   2d2e0:	ldr	r0, [pc, #1060]	; 2d70c <fputs@plt+0x2400c>
   2d2e4:	bl	229a4 <fputs@plt+0x192a4>
   2d2e8:	ldr	r0, [pc, #1052]	; 2d70c <fputs@plt+0x2400c>
   2d2ec:	bl	2304c <fputs@plt+0x1994c>
   2d2f0:	ldr	r3, [r4, #164]	; 0xa4
   2d2f4:	bic	r3, r3, #16
   2d2f8:	cmp	r3, #13
   2d2fc:	bne	2d2b4 <fputs@plt+0x23bb4>
   2d300:	movw	r3, #45408	; 0xb160
   2d304:	movt	r3, #6
   2d308:	ldr	r3, [r3, #4]
   2d30c:	tst	r3, #8
   2d310:	beq	2d334 <fputs@plt+0x23c34>
   2d314:	movw	r2, #18728	; 0x4928
   2d318:	movt	r2, #7
   2d31c:	movw	r1, #59124	; 0xe6f4
   2d320:	str	r2, [sp]
   2d324:	movt	r1, #4
   2d328:	mov	r3, r2
   2d32c:	mov	r0, #0
   2d330:	bl	1c8f4 <fputs@plt+0x131f4>
   2d334:	ldr	r0, [pc, #976]	; 2d70c <fputs@plt+0x2400c>
   2d338:	bl	2304c <fputs@plt+0x1994c>
   2d33c:	ldr	r2, [sp, #20]
   2d340:	mov	r0, sl
   2d344:	str	r2, [r9]
   2d348:	bl	13180 <fputs@plt+0x9a80>
   2d34c:	add	r0, sp, #52	; 0x34
   2d350:	bl	13180 <fputs@plt+0x9a80>
   2d354:	ldr	r0, [sp, #32]
   2d358:	cmp	r0, #0
   2d35c:	beq	2d36c <fputs@plt+0x23c6c>
   2d360:	ldr	r3, [r0]
   2d364:	ldr	r3, [r3, #4]
   2d368:	blx	r3
   2d36c:	mov	r0, #0
   2d370:	b	2d3c0 <fputs@plt+0x23cc0>
   2d374:	cmp	r0, #33	; 0x21
   2d378:	bne	2d4dc <fputs@plt+0x23ddc>
   2d37c:	ldr	r0, [pc, #904]	; 2d70c <fputs@plt+0x2400c>
   2d380:	eor	r5, r5, #1
   2d384:	bl	2304c <fputs@plt+0x1994c>
   2d388:	ldr	r3, [r4, #164]	; 0xa4
   2d38c:	ldrb	r0, [r4, #152]	; 0x98
   2d390:	cmp	r3, #2
   2d394:	bne	2d224 <fputs@plt+0x23b24>
   2d398:	b	2d374 <fputs@plt+0x23c74>
   2d39c:	mov	r7, #0
   2d3a0:	cmp	r5, #0
   2d3a4:	beq	2d3b0 <fputs@plt+0x23cb0>
   2d3a8:	rsbs	r7, r7, #1
   2d3ac:	movcc	r7, #0
   2d3b0:	cmp	r7, #0
   2d3b4:	beq	2d3d8 <fputs@plt+0x23cd8>
   2d3b8:	bl	2a7f0 <fputs@plt+0x210f0>
   2d3bc:	mov	r0, r7
   2d3c0:	ldr	r2, [sp, #780]	; 0x30c
   2d3c4:	ldr	r3, [r6]
   2d3c8:	cmp	r2, r3
   2d3cc:	bne	2d4ac <fputs@plt+0x23dac>
   2d3d0:	add	sp, sp, #788	; 0x314
   2d3d4:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   2d3d8:	bl	2a824 <fputs@plt+0x21124>
   2d3dc:	mov	r0, #0
   2d3e0:	b	2d3c0 <fputs@plt+0x23cc0>
   2d3e4:	add	r0, sp, #416	; 0x1a0
   2d3e8:	mov	r1, #117	; 0x75
   2d3ec:	bl	41c80 <fputs@plt+0x38580>
   2d3f0:	cmp	r0, #0
   2d3f4:	beq	2d49c <fputs@plt+0x23d9c>
   2d3f8:	ldr	r7, [sp, #416]	; 0x1a0
   2d3fc:	cmp	r7, #0
   2d400:	movle	r7, #0
   2d404:	movgt	r7, #1
   2d408:	b	2d3a0 <fputs@plt+0x23ca0>
   2d40c:	subs	fp, fp, #1
   2d410:	str	sl, [r9]
   2d414:	bne	2d2e8 <fputs@plt+0x23be8>
   2d418:	add	r0, sp, #52	; 0x34
   2d41c:	bl	13ebc <fputs@plt+0xa7bc>
   2d420:	mov	r8, r0
   2d424:	mov	r0, sl
   2d428:	bl	13ebc <fputs@plt+0xa7bc>
   2d42c:	mov	fp, r0
   2d430:	mov	r0, r8
   2d434:	mov	r1, fp
   2d438:	bl	3cd14 <fputs@plt+0x33614>
   2d43c:	mov	r7, r0
   2d440:	mov	r0, r8
   2d444:	bl	3acfc <fputs@plt+0x315fc>
   2d448:	mov	r0, fp
   2d44c:	bl	3acfc <fputs@plt+0x315fc>
   2d450:	ldr	r2, [sp, #20]
   2d454:	mov	r3, #0
   2d458:	ldr	r0, [pc, #684]	; 2d70c <fputs@plt+0x2400c>
   2d45c:	str	r3, [r4, #512]	; 0x200
   2d460:	str	r2, [r9]
   2d464:	ldr	r2, [sp, #16]
   2d468:	str	r3, [r2, #3100]	; 0xc1c
   2d46c:	bl	2304c <fputs@plt+0x1994c>
   2d470:	mov	r0, sl
   2d474:	bl	13180 <fputs@plt+0x9a80>
   2d478:	add	r0, sp, #52	; 0x34
   2d47c:	bl	13180 <fputs@plt+0x9a80>
   2d480:	ldr	r0, [sp, #32]
   2d484:	cmp	r0, #0
   2d488:	beq	2d3a0 <fputs@plt+0x23ca0>
   2d48c:	ldr	r3, [r0]
   2d490:	ldr	r3, [r3, #4]
   2d494:	blx	r3
   2d498:	b	2d3a0 <fputs@plt+0x23ca0>
   2d49c:	str	r0, [sp, #12]
   2d4a0:	bl	2a824 <fputs@plt+0x21124>
   2d4a4:	ldr	r0, [sp, #12]
   2d4a8:	b	2d3c0 <fputs@plt+0x23cc0>
   2d4ac:	bl	95d4 <__stack_chk_fail@plt>
   2d4b0:	mov	r0, sl
   2d4b4:	bl	13180 <fputs@plt+0x9a80>
   2d4b8:	add	r0, sp, #52	; 0x34
   2d4bc:	bl	13180 <fputs@plt+0x9a80>
   2d4c0:	ldr	r0, [sp, #32]
   2d4c4:	cmp	r0, #0
   2d4c8:	beq	2d4d8 <fputs@plt+0x23dd8>
   2d4cc:	ldr	r3, [r0]
   2d4d0:	ldr	r3, [r3, #4]
   2d4d4:	blx	r3
   2d4d8:	bl	9460 <__cxa_end_cleanup@plt>
   2d4dc:	cmp	r0, #116	; 0x74
   2d4e0:	bne	2d4fc <fputs@plt+0x23dfc>
   2d4e4:	ldr	r0, [pc, #544]	; 2d70c <fputs@plt+0x2400c>
   2d4e8:	bl	2304c <fputs@plt+0x1994c>
   2d4ec:	ldr	r7, [r4, #2744]	; 0xab8
   2d4f0:	rsbs	r7, r7, #1
   2d4f4:	movcc	r7, #0
   2d4f8:	b	2d3a0 <fputs@plt+0x23ca0>
   2d4fc:	cmp	r0, #110	; 0x6e
   2d500:	beq	2d604 <fputs@plt+0x23f04>
   2d504:	cmp	r0, #118	; 0x76
   2d508:	beq	2d614 <fputs@plt+0x23f14>
   2d50c:	cmp	r0, #111	; 0x6f
   2d510:	beq	2d624 <fputs@plt+0x23f24>
   2d514:	cmp	r0, #101	; 0x65
   2d518:	beq	2d644 <fputs@plt+0x23f44>
   2d51c:	subs	r3, r0, #100	; 0x64
   2d520:	rsbs	r7, r3, #0
   2d524:	adcs	r7, r7, r3
   2d528:	cmp	r0, #114	; 0x72
   2d52c:	movne	r8, r7
   2d530:	orreq	r8, r7, #1
   2d534:	cmp	r8, #0
   2d538:	bne	2d5cc <fputs@plt+0x23ecc>
   2d53c:	cmp	r0, #109	; 0x6d
   2d540:	beq	2d668 <fputs@plt+0x23f68>
   2d544:	cmp	r0, #99	; 0x63
   2d548:	beq	2d584 <fputs@plt+0x23e84>
   2d54c:	cmp	r0, #70	; 0x46
   2d550:	beq	2d6b4 <fputs@plt+0x23fb4>
   2d554:	cmp	r0, #83	; 0x53
   2d558:	bne	2d22c <fputs@plt+0x23b2c>
   2d55c:	ldr	r0, [pc, #424]	; 2d70c <fputs@plt+0x2400c>
   2d560:	bl	2304c <fputs@plt+0x1994c>
   2d564:	mov	r0, #1
   2d568:	mov	r1, #0
   2d56c:	bl	261ec <fputs@plt+0x1caec>
   2d570:	cmp	r0, #0
   2d574:	beq	2d3d8 <fputs@plt+0x23cd8>
   2d578:	bl	3d7d4 <fputs@plt+0x340d4>
   2d57c:	mov	r7, r0
   2d580:	b	2d3a0 <fputs@plt+0x23ca0>
   2d584:	ldr	r0, [pc, #384]	; 2d70c <fputs@plt+0x2400c>
   2d588:	bl	2304c <fputs@plt+0x1994c>
   2d58c:	ldr	r3, [r4, #164]	; 0xa4
   2d590:	cmp	r3, #19
   2d594:	beq	2d584 <fputs@plt+0x23e84>
   2d598:	ldr	r0, [pc, #364]	; 2d70c <fputs@plt+0x2400c>
   2d59c:	mov	r1, #1
   2d5a0:	bl	22478 <fputs@plt+0x18d78>
   2d5a4:	cmp	r0, #0
   2d5a8:	beq	2d3d8 <fputs@plt+0x23cd8>
   2d5ac:	movw	r3, #3424	; 0xd60
   2d5b0:	movt	r3, #7
   2d5b4:	ldr	r1, [r3]
   2d5b8:	bl	3f0e4 <fputs@plt+0x359e4>
   2d5bc:	mov	r7, r0
   2d5c0:	ldr	r0, [pc, #324]	; 2d70c <fputs@plt+0x2400c>
   2d5c4:	bl	2304c <fputs@plt+0x1994c>
   2d5c8:	b	2d3a0 <fputs@plt+0x23ca0>
   2d5cc:	ldr	r0, [pc, #312]	; 2d70c <fputs@plt+0x2400c>
   2d5d0:	bl	2304c <fputs@plt+0x1994c>
   2d5d4:	mov	r0, #1
   2d5d8:	bl	281dc <fputs@plt+0x1eadc>
   2d5dc:	subs	r1, r0, #0
   2d5e0:	beq	2d6f0 <fputs@plt+0x23ff0>
   2d5e4:	cmp	r7, #0
   2d5e8:	movweq	r0, #15304	; 0x3bc8
   2d5ec:	ldrne	r0, [pc, #284]	; 2d710 <fputs@plt+0x24010>
   2d5f0:	movteq	r0, #7
   2d5f4:	bl	b7ec <fputs@plt+0x20ec>
   2d5f8:	adds	r7, r0, #0
   2d5fc:	movne	r7, #1
   2d600:	b	2d3a0 <fputs@plt+0x23ca0>
   2d604:	ldr	r0, [pc, #256]	; 2d70c <fputs@plt+0x2400c>
   2d608:	bl	2304c <fputs@plt+0x1994c>
   2d60c:	ldr	r7, [r4, #2744]	; 0xab8
   2d610:	b	2d3a0 <fputs@plt+0x23ca0>
   2d614:	ldr	r0, [pc, #240]	; 2d70c <fputs@plt+0x2400c>
   2d618:	mov	r7, #0
   2d61c:	bl	2304c <fputs@plt+0x1994c>
   2d620:	b	2d3a0 <fputs@plt+0x23ca0>
   2d624:	movw	r3, #3360	; 0xd20
   2d628:	movt	r3, #7
   2d62c:	ldr	r0, [pc, #216]	; 2d70c <fputs@plt+0x2400c>
   2d630:	ldr	r3, [r3]
   2d634:	ldr	r7, [r3, #92]	; 0x5c
   2d638:	and	r7, r7, #1
   2d63c:	bl	2304c <fputs@plt+0x1994c>
   2d640:	b	2d3a0 <fputs@plt+0x23ca0>
   2d644:	movw	r3, #3360	; 0xd20
   2d648:	movt	r3, #7
   2d64c:	ldr	r0, [pc, #184]	; 2d70c <fputs@plt+0x2400c>
   2d650:	ldr	r3, [r3]
   2d654:	ldr	r7, [r3, #92]	; 0x5c
   2d658:	and	r7, r7, #1
   2d65c:	eor	r7, r7, #1
   2d660:	bl	2304c <fputs@plt+0x1994c>
   2d664:	b	2d3a0 <fputs@plt+0x23ca0>
   2d668:	ldr	r0, [pc, #156]	; 2d70c <fputs@plt+0x2400c>
   2d66c:	bl	2304c <fputs@plt+0x1994c>
   2d670:	mov	r1, r8
   2d674:	mov	r0, #1
   2d678:	bl	261ec <fputs@plt+0x1caec>
   2d67c:	subs	r1, r0, #0
   2d680:	beq	2d3d8 <fputs@plt+0x23cd8>
   2d684:	movw	r3, #20020	; 0x4e34
   2d688:	movt	r3, #7
   2d68c:	ldr	r3, [r3]
   2d690:	cmp	r3, r1
   2d694:	moveq	r7, #1
   2d698:	beq	2d3a0 <fputs@plt+0x23ca0>
   2d69c:	mov	r2, r8
   2d6a0:	ldr	r0, [pc, #108]	; 2d714 <fputs@plt+0x24014>
   2d6a4:	bl	b39c <fputs@plt+0x1c9c>
   2d6a8:	adds	r7, r0, #0
   2d6ac:	movne	r7, #1
   2d6b0:	b	2d3a0 <fputs@plt+0x23ca0>
   2d6b4:	ldr	r0, [pc, #80]	; 2d70c <fputs@plt+0x2400c>
   2d6b8:	bl	2304c <fputs@plt+0x1994c>
   2d6bc:	mov	r1, r8
   2d6c0:	mov	r0, #1
   2d6c4:	bl	261ec <fputs@plt+0x1caec>
   2d6c8:	subs	r1, r0, #0
   2d6cc:	beq	2d3d8 <fputs@plt+0x23cd8>
   2d6d0:	movw	r3, #3424	; 0xd60
   2d6d4:	movt	r3, #7
   2d6d8:	ldr	r3, [r3]
   2d6dc:	ldr	r3, [r3, #56]	; 0x38
   2d6e0:	ldr	r0, [r3, #8]
   2d6e4:	bl	3d80c <fputs@plt+0x3410c>
   2d6e8:	mov	r7, r0
   2d6ec:	b	2d3a0 <fputs@plt+0x23ca0>
   2d6f0:	str	r1, [sp, #12]
   2d6f4:	bl	2a824 <fputs@plt+0x21124>
   2d6f8:	ldr	r1, [sp, #12]
   2d6fc:	mov	r0, r1
   2d700:	b	2d3c0 <fputs@plt+0x23cc0>
   2d704:	b	2d4b8 <fputs@plt+0x23db8>
   2d708:	b	2d4c0 <fputs@plt+0x23dc0>
   2d70c:	andeq	r0, r7, r0, asr #29
   2d710:	andeq	r0, r7, r0, ror #28
   2d714:	andeq	r0, r7, r0, lsr #29
   2d718:	push	{r4, lr}
   2d71c:	bl	2d1d4 <fputs@plt+0x23ad4>
   2d720:	mov	r4, r0
   2d724:	mov	r0, #8
   2d728:	bl	49000 <_Znwj@@Base>
   2d72c:	movw	r3, #3632	; 0xe30
   2d730:	movt	r3, #7
   2d734:	ldr	r1, [r3, #3052]	; 0xbec
   2d738:	str	r4, [r0]
   2d73c:	str	r1, [r0, #4]
   2d740:	str	r0, [r3, #3052]	; 0xbec
   2d744:	pop	{r4, pc}
   2d748:	b	2d1d4 <fputs@plt+0x23ad4>
   2d74c:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   2d750:	movw	sl, #3232	; 0xca0
   2d754:	movt	sl, #7
   2d758:	sub	sp, sp, #56	; 0x38
   2d75c:	add	r0, sp, #16
   2d760:	ldr	r3, [sl]
   2d764:	str	r3, [sp, #52]	; 0x34
   2d768:	bl	1b5ac <fputs@plt+0x11eac>
   2d76c:	mov	r0, #52	; 0x34
   2d770:	bl	49000 <_Znwj@@Base>
   2d774:	ldr	r1, [pc, #644]	; 2da00 <fputs@plt+0x24300>
   2d778:	mov	r4, r0
   2d77c:	bl	1ae18 <fputs@plt+0x11718>
   2d780:	add	r0, sp, #16
   2d784:	mov	r1, r4
   2d788:	bl	1bcf4 <fputs@plt+0x125f4>
   2d78c:	mov	r9, #0
   2d790:	movw	r6, #45408	; 0xb160
   2d794:	movw	r8, #3632	; 0xe30
   2d798:	movt	r6, #6
   2d79c:	movt	r8, #7
   2d7a0:	mov	r5, r9
   2d7a4:	mov	r7, r9
   2d7a8:	ldr	r3, [r6]
   2d7ac:	str	r7, [sp, #12]
   2d7b0:	ldr	r2, [r3, #12]
   2d7b4:	ldr	r1, [r3, #16]
   2d7b8:	cmp	r2, r1
   2d7bc:	bcs	2d8bc <fputs@plt+0x241bc>
   2d7c0:	add	r1, r2, #1
   2d7c4:	str	r1, [r3, #12]
   2d7c8:	ldrb	r4, [r2]
   2d7cc:	cmp	r4, #10
   2d7d0:	beq	2d814 <fputs@plt+0x24114>
   2d7d4:	cmn	r4, #1
   2d7d8:	beq	2d850 <fputs@plt+0x24150>
   2d7dc:	cmp	r4, #0
   2d7e0:	beq	2d8cc <fputs@plt+0x241cc>
   2d7e4:	cmp	r5, #0
   2d7e8:	beq	2d8a0 <fputs@plt+0x241a0>
   2d7ec:	cmp	r4, #123	; 0x7b
   2d7f0:	addeq	r9, r9, #1
   2d7f4:	beq	2d800 <fputs@plt+0x24100>
   2d7f8:	cmp	r4, #125	; 0x7d
   2d7fc:	subeq	r9, r9, #1
   2d800:	uxtb	r1, r4
   2d804:	add	r0, sp, #16
   2d808:	bl	1ba44 <fputs@plt+0x12344>
   2d80c:	mov	r5, #0
   2d810:	b	2d7a8 <fputs@plt+0x240a8>
   2d814:	ldr	r3, [r8, #512]	; 0x200
   2d818:	cmp	r5, #0
   2d81c:	str	r7, [r8, #512]	; 0x200
   2d820:	str	r3, [r8, #508]	; 0x1fc
   2d824:	bne	2d800 <fputs@plt+0x24100>
   2d828:	ldr	r5, [r6, #24]
   2d82c:	subs	r3, r5, r4
   2d830:	rsbs	r5, r3, #0
   2d834:	adcs	r5, r5, r3
   2d838:	add	r0, sp, #16
   2d83c:	uxtb	r1, r4
   2d840:	bl	1ba44 <fputs@plt+0x12344>
   2d844:	cmp	r9, #0
   2d848:	cmple	r4, #10
   2d84c:	bne	2d7a8 <fputs@plt+0x240a8>
   2d850:	cmp	r9, #0
   2d854:	beq	2d8dc <fputs@plt+0x241dc>
   2d858:	movw	r2, #18728	; 0x4928
   2d85c:	movt	r2, #7
   2d860:	movw	r1, #62980	; 0xf604
   2d864:	str	r2, [sp]
   2d868:	movt	r1, #4
   2d86c:	mov	r3, r2
   2d870:	mov	r0, #2
   2d874:	bl	1c8f4 <fputs@plt+0x131f4>
   2d878:	ldr	r0, [pc, #384]	; 2da00 <fputs@plt+0x24300>
   2d87c:	bl	2304c <fputs@plt+0x1994c>
   2d880:	add	r0, sp, #16
   2d884:	bl	1a170 <fputs@plt+0x10a70>
   2d888:	ldr	r2, [sp, #52]	; 0x34
   2d88c:	ldr	r3, [sl]
   2d890:	cmp	r2, r3
   2d894:	bne	2d9ec <fputs@plt+0x242ec>
   2d898:	add	sp, sp, #56	; 0x38
   2d89c:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   2d8a0:	cmp	r4, #22
   2d8a4:	addeq	r9, r9, #1
   2d8a8:	beq	2d838 <fputs@plt+0x24138>
   2d8ac:	cmp	r4, #23
   2d8b0:	subeq	r9, r9, #1
   2d8b4:	bne	2d828 <fputs@plt+0x24128>
   2d8b8:	b	2d838 <fputs@plt+0x24138>
   2d8bc:	add	r0, sp, #12
   2d8c0:	bl	1a52c <fputs@plt+0x10e2c>
   2d8c4:	mov	r4, r0
   2d8c8:	b	2d7cc <fputs@plt+0x240cc>
   2d8cc:	add	r0, sp, #16
   2d8d0:	ldr	r1, [sp, #12]
   2d8d4:	bl	1bcf4 <fputs@plt+0x125f4>
   2d8d8:	b	2d80c <fputs@plt+0x2410c>
   2d8dc:	movw	r4, #3632	; 0xe30
   2d8e0:	movt	r4, #7
   2d8e4:	ldr	r3, [r4, #3056]	; 0xbf0
   2d8e8:	add	r3, r3, #1
   2d8ec:	str	r3, [r4, #3056]	; 0xbf0
   2d8f0:	bl	1d39c <fputs@plt+0x13c9c>
   2d8f4:	movw	r3, #20012	; 0x4e2c
   2d8f8:	movt	r3, #7
   2d8fc:	ldr	r7, [r3]
   2d900:	mov	r0, #96	; 0x60
   2d904:	bl	49000 <_Znwj@@Base>
   2d908:	movw	r2, #63000	; 0xf618
   2d90c:	add	r1, sp, #16
   2d910:	mov	r3, r7
   2d914:	movt	r2, #4
   2d918:	mov	r5, r0
   2d91c:	bl	1be38 <fputs@plt+0x12738>
   2d920:	mov	r0, r5
   2d924:	bl	1d270 <fputs@plt+0x13b70>
   2d928:	ldr	r0, [pc, #208]	; 2da00 <fputs@plt+0x24300>
   2d92c:	bl	2304c <fputs@plt+0x1994c>
   2d930:	bl	2d1d4 <fputs@plt+0x23ad4>
   2d934:	cmp	r0, #0
   2d938:	beq	2d984 <fputs@plt+0x24284>
   2d93c:	bl	2c480 <fputs@plt+0x22d80>
   2d940:	ldr	r2, [r4, #3060]	; 0xbf4
   2d944:	cmp	r2, #0
   2d948:	beq	2d968 <fputs@plt+0x24268>
   2d94c:	mov	r3, #0
   2d950:	str	r3, [r4, #3060]	; 0xbf4
   2d954:	bl	1a798 <fputs@plt+0x11098>
   2d958:	ldr	r3, [r4, #3056]	; 0xbf0
   2d95c:	sub	r3, r3, #1
   2d960:	str	r3, [r4, #3056]	; 0xbf0
   2d964:	b	2d878 <fputs@plt+0x24178>
   2d968:	ldr	r0, [r6]
   2d96c:	ldr	r3, [r0]
   2d970:	ldr	r3, [r3, #64]	; 0x40
   2d974:	blx	r3
   2d978:	cmp	r0, #2
   2d97c:	bne	2d900 <fputs@plt+0x24200>
   2d980:	b	2d94c <fputs@plt+0x2424c>
   2d984:	mov	r5, r0
   2d988:	ldr	r3, [r6]
   2d98c:	ldr	r2, [r3, #12]
   2d990:	ldr	r1, [r3, #16]
   2d994:	cmp	r2, r1
   2d998:	bcs	2d9cc <fputs@plt+0x242cc>
   2d99c:	add	r1, r2, #1
   2d9a0:	str	r1, [r3, #12]
   2d9a4:	ldrb	r0, [r2]
   2d9a8:	cmp	r0, #10
   2d9ac:	beq	2d9bc <fputs@plt+0x242bc>
   2d9b0:	cmn	r0, #1
   2d9b4:	bne	2d988 <fputs@plt+0x24288>
   2d9b8:	b	2d954 <fputs@plt+0x24254>
   2d9bc:	ldr	r3, [r4, #512]	; 0x200
   2d9c0:	str	r5, [r4, #512]	; 0x200
   2d9c4:	str	r3, [r4, #508]	; 0x1fc
   2d9c8:	b	2d988 <fputs@plt+0x24288>
   2d9cc:	mov	r0, #0
   2d9d0:	bl	1a52c <fputs@plt+0x10e2c>
   2d9d4:	b	2d9a8 <fputs@plt+0x242a8>
   2d9d8:	mov	r0, r5
   2d9dc:	bl	49050 <_ZdlPv@@Base>
   2d9e0:	add	r0, sp, #16
   2d9e4:	bl	1a170 <fputs@plt+0x10a70>
   2d9e8:	bl	9460 <__cxa_end_cleanup@plt>
   2d9ec:	bl	95d4 <__stack_chk_fail@plt>
   2d9f0:	mov	r0, r4
   2d9f4:	bl	49050 <_ZdlPv@@Base>
   2d9f8:	b	2d9e0 <fputs@plt+0x242e0>
   2d9fc:	b	2d9e0 <fputs@plt+0x242e0>
   2da00:	andeq	r0, r7, r0, asr #29
   2da04:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   2da08:	movw	r7, #3232	; 0xca0
   2da0c:	movt	r7, #7
   2da10:	sub	sp, sp, #420	; 0x1a4
   2da14:	movw	r4, #3632	; 0xe30
   2da18:	movw	r6, #45408	; 0xb160
   2da1c:	ldr	r3, [r7]
   2da20:	movt	r4, #7
   2da24:	movt	r6, #6
   2da28:	ldr	sl, [r0, #12]
   2da2c:	ldr	r2, [r4, #504]	; 0x1f8
   2da30:	mov	r8, r0
   2da34:	str	r3, [sp, #412]	; 0x19c
   2da38:	cmp	sl, #0
   2da3c:	ldr	r3, [r6, #24]
   2da40:	mov	fp, r1
   2da44:	str	r2, [sp, #8]
   2da48:	mov	r2, #92	; 0x5c
   2da4c:	str	r2, [r6, #24]
   2da50:	str	r3, [sp, #12]
   2da54:	mov	r3, #0
   2da58:	str	r3, [r4, #504]	; 0x1f8
   2da5c:	str	r3, [r0, #12]
   2da60:	beq	2dbb0 <fputs@plt+0x244b0>
   2da64:	movw	r5, #3424	; 0xd60
   2da68:	movt	r5, #7
   2da6c:	add	r9, sp, #48	; 0x30
   2da70:	mov	r1, fp
   2da74:	ldr	r2, [r5]
   2da78:	mov	r0, r9
   2da7c:	str	r2, [sp, #16]
   2da80:	bl	1281c <fputs@plt+0x911c>
   2da84:	add	r0, sp, #24
   2da88:	ldr	r1, [pc, #364]	; 2dbfc <fputs@plt+0x244fc>
   2da8c:	mov	r3, #1
   2da90:	str	r9, [r5]
   2da94:	str	r3, [sp, #352]	; 0x160
   2da98:	bl	1adc4 <fputs@plt+0x116c4>
   2da9c:	bl	1d39c <fputs@plt+0x13c9c>
   2daa0:	ldr	r3, [r8, #60]	; 0x3c
   2daa4:	mov	r0, #96	; 0x60
   2daa8:	str	r3, [sp, #20]
   2daac:	bl	49000 <_Znwj@@Base>
   2dab0:	movw	r2, #63012	; 0xf624
   2dab4:	mov	r1, sl
   2dab8:	ldr	r3, [sp, #20]
   2dabc:	movt	r2, #4
   2dac0:	mov	fp, r0
   2dac4:	bl	1be38 <fputs@plt+0x12738>
   2dac8:	mov	r0, fp
   2dacc:	bl	1d270 <fputs@plt+0x13b70>
   2dad0:	b	2dae4 <fputs@plt+0x243e4>
   2dad4:	cmp	r3, #13
   2dad8:	beq	2db74 <fputs@plt+0x24474>
   2dadc:	ldr	r0, [pc, #280]	; 2dbfc <fputs@plt+0x244fc>
   2dae0:	bl	229a4 <fputs@plt+0x192a4>
   2dae4:	ldr	r0, [pc, #272]	; 2dbfc <fputs@plt+0x244fc>
   2dae8:	bl	2304c <fputs@plt+0x1994c>
   2daec:	ldr	r3, [r4, #164]	; 0xa4
   2daf0:	cmp	r3, #29
   2daf4:	bne	2dad4 <fputs@plt+0x243d4>
   2daf8:	ldr	r0, [r5]
   2dafc:	bl	13ebc <fputs@plt+0xa7bc>
   2db00:	mov	fp, r0
   2db04:	bl	1a798 <fputs@plt+0x11098>
   2db08:	str	sl, [r8, #12]
   2db0c:	add	r1, sp, #24
   2db10:	ldr	r0, [pc, #228]	; 2dbfc <fputs@plt+0x244fc>
   2db14:	bl	1ae90 <fputs@plt+0x11790>
   2db18:	ldr	r2, [sp, #16]
   2db1c:	mov	r3, #0
   2db20:	ldr	r0, [sp, #28]
   2db24:	str	r3, [r4, #512]	; 0x200
   2db28:	str	r2, [r5]
   2db2c:	cmp	r0, r3
   2db30:	ldr	r2, [sp, #8]
   2db34:	str	r2, [r4, #504]	; 0x1f8
   2db38:	ldr	r2, [sp, #12]
   2db3c:	str	r2, [r6, #24]
   2db40:	beq	2db50 <fputs@plt+0x24450>
   2db44:	ldr	r3, [r0]
   2db48:	ldr	r3, [r3, #4]
   2db4c:	blx	r3
   2db50:	mov	r0, r9
   2db54:	bl	13180 <fputs@plt+0x9a80>
   2db58:	ldr	r2, [sp, #412]	; 0x19c
   2db5c:	ldr	r3, [r7]
   2db60:	mov	r0, fp
   2db64:	cmp	r2, r3
   2db68:	bne	2dbf4 <fputs@plt+0x244f4>
   2db6c:	add	sp, sp, #420	; 0x1a4
   2db70:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   2db74:	movw	r2, #18728	; 0x4928
   2db78:	movt	r2, #7
   2db7c:	movw	r1, #63032	; 0xf638
   2db80:	str	r2, [sp]
   2db84:	movt	r1, #4
   2db88:	mov	r3, r2
   2db8c:	mov	r0, #2
   2db90:	bl	1c8f4 <fputs@plt+0x131f4>
   2db94:	b	2dba0 <fputs@plt+0x244a0>
   2db98:	ldr	r0, [pc, #92]	; 2dbfc <fputs@plt+0x244fc>
   2db9c:	bl	2304c <fputs@plt+0x1994c>
   2dba0:	ldr	r3, [r4, #164]	; 0xa4
   2dba4:	cmp	r3, #29
   2dba8:	bne	2db98 <fputs@plt+0x24498>
   2dbac:	b	2daf8 <fputs@plt+0x243f8>
   2dbb0:	movw	r1, #56268	; 0xdbcc
   2dbb4:	movw	r0, #8084	; 0x1f94
   2dbb8:	movt	r1, #4
   2dbbc:	bl	430dc <fputs@plt+0x399dc>
   2dbc0:	b	2da64 <fputs@plt+0x24364>
   2dbc4:	mov	r0, r9
   2dbc8:	bl	13180 <fputs@plt+0x9a80>
   2dbcc:	bl	9460 <__cxa_end_cleanup@plt>
   2dbd0:	mov	r0, fp
   2dbd4:	bl	49050 <_ZdlPv@@Base>
   2dbd8:	ldr	r0, [sp, #28]
   2dbdc:	cmp	r0, #0
   2dbe0:	beq	2dbc4 <fputs@plt+0x244c4>
   2dbe4:	ldr	r3, [r0]
   2dbe8:	ldr	r3, [r3, #4]
   2dbec:	blx	r3
   2dbf0:	b	2dbc4 <fputs@plt+0x244c4>
   2dbf4:	bl	95d4 <__stack_chk_fail@plt>
   2dbf8:	b	2dbd8 <fputs@plt+0x244d8>
   2dbfc:	andeq	r0, r7, r0, asr #29
   2dc00:	push	{r4, lr}
   2dc04:	movw	r4, #3232	; 0xca0
   2dc08:	movt	r4, #7
   2dc0c:	ldrb	r2, [r0, #1]
   2dc10:	sub	sp, sp, #8
   2dc14:	ldr	r3, [r4]
   2dc18:	cmp	r2, #0
   2dc1c:	str	r3, [sp, #4]
   2dc20:	beq	2dc84 <fputs@plt+0x24584>
   2dc24:	ldrb	r3, [r0]
   2dc28:	cmp	r3, #92	; 0x5c
   2dc2c:	beq	2dc60 <fputs@plt+0x24560>
   2dc30:	mov	r1, r0
   2dc34:	mov	r2, #0
   2dc38:	mov	r0, sp
   2dc3c:	bl	4a4a0 <_ZdlPv@@Base+0x1450>
   2dc40:	ldr	r0, [sp]
   2dc44:	bl	2221c <fputs@plt+0x18b1c>
   2dc48:	ldr	r2, [sp, #4]
   2dc4c:	ldr	r3, [r4]
   2dc50:	cmp	r2, r3
   2dc54:	bne	2dc9c <fputs@plt+0x2459c>
   2dc58:	add	sp, sp, #8
   2dc5c:	pop	{r4, pc}
   2dc60:	ldrb	r2, [r0, #2]
   2dc64:	cmp	r2, #0
   2dc68:	bne	2dc30 <fputs@plt+0x24530>
   2dc6c:	add	r1, r0, #1
   2dc70:	mov	r0, sp
   2dc74:	bl	4a4a0 <_ZdlPv@@Base+0x1450>
   2dc78:	ldr	r0, [sp]
   2dc7c:	bl	2221c <fputs@plt+0x18b1c>
   2dc80:	b	2dc48 <fputs@plt+0x24548>
   2dc84:	ldrb	r2, [r0]
   2dc88:	movw	r3, #3632	; 0xe30
   2dc8c:	movt	r3, #7
   2dc90:	add	r3, r3, r2, lsl #2
   2dc94:	ldr	r0, [r3, #1680]	; 0x690
   2dc98:	b	2dc48 <fputs@plt+0x24548>
   2dc9c:	bl	95d4 <__stack_chk_fail@plt>
   2dca0:	push	{r3, lr}
   2dca4:	bl	2234c <fputs@plt+0x18c4c>
   2dca8:	pop	{r3, pc}
   2dcac:	movw	r3, #3632	; 0xe30
   2dcb0:	movt	r3, #7
   2dcb4:	ldr	r0, [r0, #60]	; 0x3c
   2dcb8:	ldr	r3, [r3, #1640]	; 0x668
   2dcbc:	cmp	r0, r3
   2dcc0:	moveq	r0, #0
   2dcc4:	bx	lr
   2dcc8:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   2dccc:	movw	r4, #3632	; 0xe30
   2dcd0:	movt	r4, #7
   2dcd4:	movw	r8, #3232	; 0xca0
   2dcd8:	movt	r8, #7
   2dcdc:	sub	sp, sp, #44	; 0x2c
   2dce0:	ldr	r2, [r4, #164]	; 0xa4
   2dce4:	ldr	r3, [r8]
   2dce8:	cmp	r2, #19
   2dcec:	str	r3, [sp, #36]	; 0x24
   2dcf0:	bne	2dd08 <fputs@plt+0x24608>
   2dcf4:	ldr	r0, [pc, #1364]	; 2e250 <fputs@plt+0x24b50>
   2dcf8:	bl	2304c <fputs@plt+0x1994c>
   2dcfc:	ldr	r3, [r4, #164]	; 0xa4
   2dd00:	cmp	r3, #19
   2dd04:	beq	2dcf4 <fputs@plt+0x245f4>
   2dd08:	mov	r0, #1
   2dd0c:	bl	281dc <fputs@plt+0x1eadc>
   2dd10:	subs	r9, r0, #0
   2dd14:	beq	2de50 <fputs@plt+0x24750>
   2dd18:	bl	2221c <fputs@plt+0x18b1c>
   2dd1c:	mov	r5, #0
   2dd20:	mov	r7, #1
   2dd24:	add	sl, r0, #48	; 0x30
   2dd28:	mov	r6, r0
   2dd2c:	ldr	r3, [r4, #164]	; 0xa4
   2dd30:	bic	r2, r3, #16
   2dd34:	cmp	r2, #13
   2dd38:	bne	2dd4c <fputs@plt+0x2464c>
   2dd3c:	b	2dfc0 <fputs@plt+0x248c0>
   2dd40:	ldr	r0, [pc, #1288]	; 2e250 <fputs@plt+0x24b50>
   2dd44:	bl	2304c <fputs@plt+0x1994c>
   2dd48:	ldr	r3, [r4, #164]	; 0xa4
   2dd4c:	cmp	r3, #19
   2dd50:	beq	2dd40 <fputs@plt+0x24640>
   2dd54:	cmp	r5, #0
   2dd58:	beq	2ddac <fputs@plt+0x246ac>
   2dd5c:	cmp	r3, #2
   2dd60:	ldrb	r3, [r4, #152]	; 0x98
   2dd64:	beq	2de08 <fputs@plt+0x24708>
   2dd68:	ldr	r2, [r5, #36]	; 0x24
   2dd6c:	ldr	r3, [r5, #40]	; 0x28
   2dd70:	cmp	r2, r3
   2dd74:	beq	2de6c <fputs@plt+0x2476c>
   2dd78:	cmp	r5, r6
   2dd7c:	beq	2e028 <fputs@plt+0x24928>
   2dd80:	ldr	r1, [r6, #52]	; 0x34
   2dd84:	ldr	r3, [r6, #56]	; 0x38
   2dd88:	str	r5, [sp, #8]
   2dd8c:	cmp	r1, r3
   2dd90:	str	r7, [r4, #608]	; 0x260
   2dd94:	beq	2e018 <fputs@plt+0x24918>
   2dd98:	cmp	r1, #0
   2dd9c:	strne	r5, [r1]
   2dda0:	ldrne	r1, [r6, #52]	; 0x34
   2dda4:	add	r1, r1, #4
   2dda8:	str	r1, [r6, #52]	; 0x34
   2ddac:	movw	fp, #3632	; 0xe30
   2ddb0:	movt	fp, #7
   2ddb4:	mov	r1, #1
   2ddb8:	add	r0, fp, #144	; 0x90
   2ddbc:	bl	22478 <fputs@plt+0x18d78>
   2ddc0:	mov	r5, r0
   2ddc4:	add	r0, fp, #144	; 0x90
   2ddc8:	bl	2304c <fputs@plt+0x1994c>
   2ddcc:	cmp	r5, #0
   2ddd0:	bne	2dd2c <fputs@plt+0x2462c>
   2ddd4:	ldr	r3, [fp, #164]	; 0xa4
   2ddd8:	cmp	r3, #13
   2dddc:	beq	2dde4 <fputs@plt+0x246e4>
   2dde0:	bl	27424 <fputs@plt+0x1dd24>
   2dde4:	ldr	r3, [r6, #40]	; 0x28
   2dde8:	ldr	r2, [r6, #36]	; 0x24
   2ddec:	mov	r1, r9
   2ddf0:	cmp	r2, r3
   2ddf4:	beq	2e1b0 <fputs@plt+0x24ab0>
   2ddf8:	mov	r2, r6
   2ddfc:	ldr	r0, [pc, #1104]	; 2e254 <fputs@plt+0x24b54>
   2de00:	bl	b39c <fputs@plt+0x1c9c>
   2de04:	b	2de50 <fputs@plt+0x24750>
   2de08:	cmp	r3, #45	; 0x2d
   2de0c:	bne	2dd68 <fputs@plt+0x24668>
   2de10:	ldr	r0, [pc, #1080]	; 2e250 <fputs@plt+0x24b50>
   2de14:	bl	2304c <fputs@plt+0x1994c>
   2de18:	ldr	r0, [pc, #1072]	; 2e250 <fputs@plt+0x24b50>
   2de1c:	mov	r1, #1
   2de20:	bl	22478 <fputs@plt+0x18d78>
   2de24:	subs	fp, r0, #0
   2de28:	beq	2e12c <fputs@plt+0x24a2c>
   2de2c:	ldr	r2, [r5, #36]	; 0x24
   2de30:	ldr	r3, [r5, #40]	; 0x28
   2de34:	cmp	r2, r3
   2de38:	beq	2df18 <fputs@plt+0x24818>
   2de3c:	movw	r3, #45408	; 0xb160
   2de40:	movt	r3, #6
   2de44:	ldr	r3, [r3, #4]
   2de48:	tst	r3, #128	; 0x80
   2de4c:	bne	2e214 <fputs@plt+0x24b14>
   2de50:	bl	27424 <fputs@plt+0x1dd24>
   2de54:	ldr	r2, [sp, #36]	; 0x24
   2de58:	ldr	r3, [r8]
   2de5c:	cmp	r2, r3
   2de60:	bne	2e24c <fputs@plt+0x24b4c>
   2de64:	add	sp, sp, #44	; 0x2c
   2de68:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   2de6c:	ldr	r2, [r5, #48]	; 0x30
   2de70:	ldr	r3, [r5, #52]	; 0x34
   2de74:	cmp	r2, r3
   2de78:	bne	2dd78 <fputs@plt+0x24678>
   2de7c:	ldrb	fp, [r5, #24]
   2de80:	cmp	fp, #0
   2de84:	movne	r0, fp
   2de88:	beq	2dec4 <fputs@plt+0x247c4>
   2de8c:	ldr	r3, [r6, #40]	; 0x28
   2de90:	ldr	r1, [r6, #44]	; 0x2c
   2de94:	str	r7, [r4, #608]	; 0x260
   2de98:	cmp	r3, r1
   2de9c:	str	r0, [sp, #16]
   2dea0:	str	r0, [sp, #20]
   2dea4:	beq	2df90 <fputs@plt+0x24890>
   2dea8:	cmp	r3, #0
   2deac:	addne	r2, sp, #16
   2deb0:	ldmne	r2, {r0, r1}
   2deb4:	stmne	r3, {r0, r1}
   2deb8:	add	r3, r3, #8
   2debc:	str	r3, [r6, #40]	; 0x28
   2dec0:	b	2ddac <fputs@plt+0x246ac>
   2dec4:	mov	r0, r5
   2dec8:	bl	449c8 <fputs@plt+0x3b2c8>
   2decc:	cmp	r0, #0
   2ded0:	bge	2de8c <fputs@plt+0x2478c>
   2ded4:	mov	r1, r9
   2ded8:	add	r0, sp, #16
   2dedc:	bl	440a0 <fputs@plt+0x3a9a0>
   2dee0:	movw	r3, #45408	; 0xb160
   2dee4:	movt	r3, #6
   2dee8:	ldr	r3, [r3, #4]
   2deec:	tst	r3, #128	; 0x80
   2def0:	movwne	r3, #18728	; 0x4928
   2def4:	movne	r0, fp
   2def8:	movtne	r3, #7
   2defc:	beq	2de50 <fputs@plt+0x24750>
   2df00:	add	r2, sp, #16
   2df04:	str	r3, [sp]
   2df08:	movw	r1, #63296	; 0xf740
   2df0c:	movt	r1, #4
   2df10:	bl	1c8f4 <fputs@plt+0x131f4>
   2df14:	b	2de50 <fputs@plt+0x24750>
   2df18:	ldr	r2, [r5, #48]	; 0x30
   2df1c:	ldr	r3, [r5, #52]	; 0x34
   2df20:	cmp	r2, r3
   2df24:	bne	2de3c <fputs@plt+0x2473c>
   2df28:	ldr	r2, [fp, #36]	; 0x24
   2df2c:	ldr	r3, [fp, #40]	; 0x28
   2df30:	cmp	r2, r3
   2df34:	bne	2de3c <fputs@plt+0x2473c>
   2df38:	ldr	r2, [fp, #48]	; 0x30
   2df3c:	ldr	r3, [fp, #52]	; 0x34
   2df40:	cmp	r2, r3
   2df44:	bne	2de3c <fputs@plt+0x2473c>
   2df48:	ldrb	r3, [r5, #24]
   2df4c:	cmp	r3, #0
   2df50:	movne	r5, r3
   2df54:	beq	2dfb0 <fputs@plt+0x248b0>
   2df58:	ldrb	r0, [fp, #24]
   2df5c:	cmp	r0, #0
   2df60:	beq	2dfa4 <fputs@plt+0x248a4>
   2df64:	cmp	r5, #0
   2df68:	blt	2e060 <fputs@plt+0x24960>
   2df6c:	cmp	r0, #0
   2df70:	blt	2e0f4 <fputs@plt+0x249f4>
   2df74:	ldr	r3, [r6, #40]	; 0x28
   2df78:	ldr	r2, [r6, #44]	; 0x2c
   2df7c:	str	r7, [r4, #608]	; 0x260
   2df80:	cmp	r3, r2
   2df84:	str	r5, [sp, #16]
   2df88:	str	r0, [sp, #20]
   2df8c:	bne	2dea8 <fputs@plt+0x247a8>
   2df90:	mov	r1, r3
   2df94:	add	r0, r6, #36	; 0x24
   2df98:	add	r2, sp, #16
   2df9c:	bl	2ea48 <fputs@plt+0x25348>
   2dfa0:	b	2ddac <fputs@plt+0x246ac>
   2dfa4:	mov	r0, fp
   2dfa8:	bl	449c8 <fputs@plt+0x3b2c8>
   2dfac:	b	2df64 <fputs@plt+0x24864>
   2dfb0:	mov	r0, r5
   2dfb4:	bl	449c8 <fputs@plt+0x3b2c8>
   2dfb8:	mov	r5, r0
   2dfbc:	b	2df58 <fputs@plt+0x24858>
   2dfc0:	cmp	r5, #0
   2dfc4:	beq	2dde4 <fputs@plt+0x246e4>
   2dfc8:	ldr	r2, [r5, #36]	; 0x24
   2dfcc:	ldr	r3, [r5, #40]	; 0x28
   2dfd0:	cmp	r2, r3
   2dfd4:	beq	2e098 <fputs@plt+0x24998>
   2dfd8:	cmp	r5, r6
   2dfdc:	beq	2e028 <fputs@plt+0x24928>
   2dfe0:	ldr	r1, [r6, #52]	; 0x34
   2dfe4:	mov	r3, #1
   2dfe8:	ldr	r2, [r6, #56]	; 0x38
   2dfec:	str	r5, [sp, #12]
   2dff0:	cmp	r1, r2
   2dff4:	str	r3, [r4, #608]	; 0x260
   2dff8:	beq	2e238 <fputs@plt+0x24b38>
   2dffc:	cmp	r1, #0
   2e000:	strne	r5, [r1]
   2e004:	ldr	r3, [r6, #40]	; 0x28
   2e008:	ldrne	r1, [r6, #52]	; 0x34
   2e00c:	add	r1, r1, #4
   2e010:	str	r1, [r6, #52]	; 0x34
   2e014:	b	2dde8 <fputs@plt+0x246e8>
   2e018:	mov	r0, sl
   2e01c:	add	r2, sp, #8
   2e020:	bl	2ebf8 <fputs@plt+0x254f8>
   2e024:	b	2ddac <fputs@plt+0x246ac>
   2e028:	movw	r3, #45408	; 0xb160
   2e02c:	movt	r3, #6
   2e030:	ldr	r3, [r3, #4]
   2e034:	tst	r3, #128	; 0x80
   2e038:	beq	2de50 <fputs@plt+0x24750>
   2e03c:	movw	r2, #18728	; 0x4928
   2e040:	movt	r2, #7
   2e044:	movw	r1, #63264	; 0xf720
   2e048:	str	r2, [sp]
   2e04c:	movt	r1, #4
   2e050:	mov	r3, r2
   2e054:	mov	r0, #0
   2e058:	bl	1c8f4 <fputs@plt+0x131f4>
   2e05c:	b	2de50 <fputs@plt+0x24750>
   2e060:	movw	r3, #45408	; 0xb160
   2e064:	movt	r3, #6
   2e068:	ldr	r3, [r3, #4]
   2e06c:	tst	r3, #128	; 0x80
   2e070:	beq	2de50 <fputs@plt+0x24750>
   2e074:	movw	r2, #18728	; 0x4928
   2e078:	movt	r2, #7
   2e07c:	movw	r1, #63184	; 0xf6d0
   2e080:	str	r2, [sp]
   2e084:	movt	r1, #4
   2e088:	mov	r3, r2
   2e08c:	mov	r0, #0
   2e090:	bl	1c8f4 <fputs@plt+0x131f4>
   2e094:	b	2de50 <fputs@plt+0x24750>
   2e098:	ldr	r2, [r5, #48]	; 0x30
   2e09c:	ldr	r3, [r5, #52]	; 0x34
   2e0a0:	cmp	r2, r3
   2e0a4:	bne	2dfd8 <fputs@plt+0x248d8>
   2e0a8:	ldrb	r7, [r5, #24]
   2e0ac:	cmp	r7, #0
   2e0b0:	movne	r0, r7
   2e0b4:	beq	2e170 <fputs@plt+0x24a70>
   2e0b8:	ldr	r3, [r6, #40]	; 0x28
   2e0bc:	mov	r2, #1
   2e0c0:	ldr	r1, [r6, #44]	; 0x2c
   2e0c4:	str	r2, [r4, #608]	; 0x260
   2e0c8:	cmp	r3, r1
   2e0cc:	str	r0, [sp, #16]
   2e0d0:	str	r0, [sp, #20]
   2e0d4:	beq	2e200 <fputs@plt+0x24b00>
   2e0d8:	cmp	r3, #0
   2e0dc:	addne	r2, sp, #16
   2e0e0:	ldmne	r2, {r0, r1}
   2e0e4:	stmne	r3, {r0, r1}
   2e0e8:	add	r3, r3, #8
   2e0ec:	str	r3, [r6, #40]	; 0x28
   2e0f0:	b	2dde8 <fputs@plt+0x246e8>
   2e0f4:	movw	r3, #45408	; 0xb160
   2e0f8:	movt	r3, #6
   2e0fc:	ldr	r3, [r3, #4]
   2e100:	tst	r3, #128	; 0x80
   2e104:	beq	2de50 <fputs@plt+0x24750>
   2e108:	movw	r2, #18728	; 0x4928
   2e10c:	movt	r2, #7
   2e110:	movw	r1, #63224	; 0xf6f8
   2e114:	str	r2, [sp]
   2e118:	movt	r1, #4
   2e11c:	mov	r3, r2
   2e120:	mov	r0, #0
   2e124:	bl	1c8f4 <fputs@plt+0x131f4>
   2e128:	b	2de50 <fputs@plt+0x24750>
   2e12c:	mov	r1, r9
   2e130:	add	r0, sp, #16
   2e134:	bl	440a0 <fputs@plt+0x3a9a0>
   2e138:	movw	r3, #45408	; 0xb160
   2e13c:	movt	r3, #6
   2e140:	ldr	r3, [r3, #4]
   2e144:	tst	r3, #8192	; 0x2000
   2e148:	beq	2de50 <fputs@plt+0x24750>
   2e14c:	movw	r3, #18728	; 0x4928
   2e150:	mov	r0, fp
   2e154:	movt	r3, #7
   2e158:	add	r2, sp, #16
   2e15c:	str	r3, [sp]
   2e160:	movw	r1, #63076	; 0xf664
   2e164:	movt	r1, #4
   2e168:	bl	1c8f4 <fputs@plt+0x131f4>
   2e16c:	b	2de50 <fputs@plt+0x24750>
   2e170:	mov	r0, r5
   2e174:	bl	449c8 <fputs@plt+0x3b2c8>
   2e178:	cmp	r0, #0
   2e17c:	bge	2e0b8 <fputs@plt+0x249b8>
   2e180:	mov	r1, r9
   2e184:	add	r0, sp, #16
   2e188:	bl	440a0 <fputs@plt+0x3a9a0>
   2e18c:	movw	r3, #45408	; 0xb160
   2e190:	movt	r3, #6
   2e194:	ldr	r3, [r3, #4]
   2e198:	tst	r3, #128	; 0x80
   2e19c:	beq	2de50 <fputs@plt+0x24750>
   2e1a0:	movw	r3, #18728	; 0x4928
   2e1a4:	mov	r0, r7
   2e1a8:	movt	r3, #7
   2e1ac:	b	2df00 <fputs@plt+0x24800>
   2e1b0:	ldr	r2, [r6, #48]	; 0x30
   2e1b4:	ldr	r3, [r6, #52]	; 0x34
   2e1b8:	cmp	r2, r3
   2e1bc:	bne	2ddf8 <fputs@plt+0x246f8>
   2e1c0:	add	r0, sp, #16
   2e1c4:	bl	440a0 <fputs@plt+0x3a9a0>
   2e1c8:	movw	r3, #45408	; 0xb160
   2e1cc:	movt	r3, #6
   2e1d0:	ldr	r3, [r3, #4]
   2e1d4:	tst	r3, #128	; 0x80
   2e1d8:	beq	2de50 <fputs@plt+0x24750>
   2e1dc:	movw	r3, #18728	; 0x4928
   2e1e0:	add	r2, sp, #16
   2e1e4:	movt	r3, #7
   2e1e8:	movw	r1, #63336	; 0xf768
   2e1ec:	str	r3, [sp]
   2e1f0:	mov	r0, #0
   2e1f4:	movt	r1, #4
   2e1f8:	bl	1c8f4 <fputs@plt+0x131f4>
   2e1fc:	b	2de50 <fputs@plt+0x24750>
   2e200:	mov	r1, r3
   2e204:	add	r0, r6, #36	; 0x24
   2e208:	add	r2, sp, #16
   2e20c:	bl	2ea48 <fputs@plt+0x25348>
   2e210:	b	2dde4 <fputs@plt+0x246e4>
   2e214:	movw	r2, #18728	; 0x4928
   2e218:	movt	r2, #7
   2e21c:	movw	r1, #63124	; 0xf694
   2e220:	str	r2, [sp]
   2e224:	movt	r1, #4
   2e228:	mov	r3, r2
   2e22c:	mov	r0, #0
   2e230:	bl	1c8f4 <fputs@plt+0x131f4>
   2e234:	b	2de50 <fputs@plt+0x24750>
   2e238:	add	r0, r6, #48	; 0x30
   2e23c:	add	r2, sp, #12
   2e240:	bl	2ebf8 <fputs@plt+0x254f8>
   2e244:	ldr	r3, [r6, #40]	; 0x28
   2e248:	b	2dde8 <fputs@plt+0x246e8>
   2e24c:	bl	95d4 <__stack_chk_fail@plt>
   2e250:	andeq	r0, r7, r0, asr #29
   2e254:	andeq	r1, r7, r0, asr r0
   2e258:	ldr	r3, [pc, #4]	; 2e264 <fputs@plt+0x24b64>
   2e25c:	str	r3, [r0]
   2e260:	bx	lr
   2e264:	andeq	sp, r4, r0, asr #3
   2e268:	mov	r0, #0
   2e26c:	bx	lr
   2e270:	mov	r0, #0
   2e274:	bx	lr
   2e278:	mov	r0, #0
   2e27c:	bx	lr
   2e280:	mov	r0, #0
   2e284:	bx	lr
   2e288:	movw	r3, #20012	; 0x4e2c
   2e28c:	movt	r3, #7
   2e290:	ldr	r0, [r3]
   2e294:	bx	lr
   2e298:	mov	r0, #0
   2e29c:	bx	lr
   2e2a0:	mov	r0, #0
   2e2a4:	bx	lr
   2e2a8:	mov	r0, #0
   2e2ac:	bx	lr
   2e2b0:	bx	lr
   2e2b4:	mov	r0, #0
   2e2b8:	bx	lr
   2e2bc:	mov	r0, #0
   2e2c0:	bx	lr
   2e2c4:	bx	lr
   2e2c8:	mov	r0, #0
   2e2cc:	bx	lr
   2e2d0:	mov	r0, #0
   2e2d4:	bx	lr
   2e2d8:	mov	r0, #0
   2e2dc:	bx	lr
   2e2e0:	bx	lr
   2e2e4:	mov	r0, #0
   2e2e8:	bx	lr
   2e2ec:	mov	r0, #1
   2e2f0:	bx	lr
   2e2f4:	mov	r0, #2
   2e2f8:	bx	lr
   2e2fc:	ldr	r0, [r0, #88]	; 0x58
   2e300:	bx	lr
   2e304:	str	r1, [r0, #84]	; 0x54
   2e308:	bx	lr
   2e30c:	ldr	r0, [r0, #84]	; 0x54
   2e310:	bx	lr
   2e314:	mov	r0, #1
   2e318:	bx	lr
   2e31c:	ldr	r0, [r0, #104]	; 0x68
   2e320:	bx	lr
   2e324:	ldr	r0, [r0, #100]	; 0x64
   2e328:	bx	lr
   2e32c:	mov	r0, #1
   2e330:	bx	lr
   2e334:	ldr	r3, [pc, #4]	; 2e340 <fputs@plt+0x24c40>
   2e338:	str	r3, [r0]
   2e33c:	bx	lr
   2e340:	andeq	sp, r4, r0, asr #3
   2e344:	ldr	r3, [pc, #4]	; 2e350 <fputs@plt+0x24c50>
   2e348:	str	r3, [r0]
   2e34c:	bx	lr
   2e350:	andeq	sp, r4, r0, asr #3
   2e354:	push	{r3, r4, r5, lr}
   2e358:	mov	r4, r0
   2e35c:	ldr	r5, [r0, #12]
   2e360:	ldr	r3, [pc, #60]	; 2e3a4 <fputs@plt+0x24ca4>
   2e364:	cmp	r5, #0
   2e368:	str	r3, [r0]
   2e36c:	beq	2e380 <fputs@plt+0x24c80>
   2e370:	mov	r0, r5
   2e374:	bl	2f394 <fputs@plt+0x25c94>
   2e378:	mov	r0, r5
   2e37c:	bl	49050 <_ZdlPv@@Base>
   2e380:	ldr	r5, [r4, #16]
   2e384:	cmp	r5, #0
   2e388:	beq	2e39c <fputs@plt+0x24c9c>
   2e38c:	mov	r0, r5
   2e390:	bl	2f394 <fputs@plt+0x25c94>
   2e394:	mov	r0, r5
   2e398:	bl	49050 <_ZdlPv@@Base>
   2e39c:	mov	r0, r4
   2e3a0:	pop	{r3, r4, r5, pc}
   2e3a4:	andeq	pc, r4, r0, asr r9	; <UNPREDICTABLE>
   2e3a8:	ldr	r3, [pc, #20]	; 2e3c4 <fputs@plt+0x24cc4>
   2e3ac:	push	{r4, lr}
   2e3b0:	mov	r4, r0
   2e3b4:	str	r3, [r0]
   2e3b8:	bl	49050 <_ZdlPv@@Base>
   2e3bc:	mov	r0, r4
   2e3c0:	pop	{r4, pc}
   2e3c4:	andeq	sp, r4, r0, asr #3
   2e3c8:	ldr	r3, [pc, #20]	; 2e3e4 <fputs@plt+0x24ce4>
   2e3cc:	push	{r4, lr}
   2e3d0:	mov	r4, r0
   2e3d4:	str	r3, [r0]
   2e3d8:	bl	49050 <_ZdlPv@@Base>
   2e3dc:	mov	r0, r4
   2e3e0:	pop	{r4, pc}
   2e3e4:	andeq	sp, r4, r0, asr #3
   2e3e8:	ldr	r3, [pc, #20]	; 2e404 <fputs@plt+0x24d04>
   2e3ec:	push	{r4, lr}
   2e3f0:	mov	r4, r0
   2e3f4:	str	r3, [r0]
   2e3f8:	bl	49050 <_ZdlPv@@Base>
   2e3fc:	mov	r0, r4
   2e400:	pop	{r4, pc}
   2e404:	andeq	sp, r4, r0, asr #3
   2e408:	ldr	r3, [pc, #20]	; 2e424 <fputs@plt+0x24d24>
   2e40c:	push	{r4, lr}
   2e410:	mov	r4, r0
   2e414:	str	r3, [r0]
   2e418:	bl	b2ec <fputs@plt+0x1bec>
   2e41c:	mov	r0, r4
   2e420:	pop	{r4, pc}
   2e424:	andeq	sp, r4, r0, lsr #7
   2e428:	ldr	r3, [pc, #28]	; 2e44c <fputs@plt+0x24d4c>
   2e42c:	push	{r4, lr}
   2e430:	mov	r4, r0
   2e434:	str	r3, [r0]
   2e438:	bl	b2ec <fputs@plt+0x1bec>
   2e43c:	mov	r0, r4
   2e440:	bl	49050 <_ZdlPv@@Base>
   2e444:	mov	r0, r4
   2e448:	pop	{r4, pc}
   2e44c:	andeq	sp, r4, r0, lsr #7
   2e450:	ldr	r3, [pc, #20]	; 2e46c <fputs@plt+0x24d6c>
   2e454:	push	{r4, lr}
   2e458:	mov	r4, r0
   2e45c:	str	r3, [r0]
   2e460:	bl	b2ec <fputs@plt+0x1bec>
   2e464:	mov	r0, r4
   2e468:	pop	{r4, pc}
   2e46c:	andeq	sp, r4, r0, lsr #7
   2e470:	ldr	r3, [pc, #28]	; 2e494 <fputs@plt+0x24d94>
   2e474:	push	{r4, lr}
   2e478:	mov	r4, r0
   2e47c:	str	r3, [r0]
   2e480:	bl	b2ec <fputs@plt+0x1bec>
   2e484:	mov	r0, r4
   2e488:	bl	49050 <_ZdlPv@@Base>
   2e48c:	mov	r0, r4
   2e490:	pop	{r4, pc}
   2e494:	andeq	sp, r4, r0, lsr #7
   2e498:	ldr	r3, [pc, #20]	; 2e4b4 <fputs@plt+0x24db4>
   2e49c:	push	{r4, lr}
   2e4a0:	mov	r4, r0
   2e4a4:	str	r3, [r0]
   2e4a8:	bl	b2ec <fputs@plt+0x1bec>
   2e4ac:	mov	r0, r4
   2e4b0:	pop	{r4, pc}
   2e4b4:	andeq	r2, r5, r0, ror #3
   2e4b8:	ldr	r3, [pc, #28]	; 2e4dc <fputs@plt+0x24ddc>
   2e4bc:	push	{r4, lr}
   2e4c0:	mov	r4, r0
   2e4c4:	str	r3, [r0]
   2e4c8:	bl	b2ec <fputs@plt+0x1bec>
   2e4cc:	mov	r0, r4
   2e4d0:	bl	49050 <_ZdlPv@@Base>
   2e4d4:	mov	r0, r4
   2e4d8:	pop	{r4, pc}
   2e4dc:	andeq	r2, r5, r0, ror #3
   2e4e0:	ldr	r3, [pc, #20]	; 2e4fc <fputs@plt+0x24dfc>
   2e4e4:	push	{r4, lr}
   2e4e8:	mov	r4, r0
   2e4ec:	str	r3, [r0]
   2e4f0:	bl	b2ec <fputs@plt+0x1bec>
   2e4f4:	mov	r0, r4
   2e4f8:	pop	{r4, pc}
   2e4fc:	andeq	r2, r5, r0, ror #3
   2e500:	ldr	r3, [pc, #28]	; 2e524 <fputs@plt+0x24e24>
   2e504:	push	{r4, lr}
   2e508:	mov	r4, r0
   2e50c:	str	r3, [r0]
   2e510:	bl	b2ec <fputs@plt+0x1bec>
   2e514:	mov	r0, r4
   2e518:	bl	49050 <_ZdlPv@@Base>
   2e51c:	mov	r0, r4
   2e520:	pop	{r4, pc}
   2e524:	andeq	r2, r5, r0, ror #3
   2e528:	ldr	r3, [pc, #20]	; 2e544 <fputs@plt+0x24e44>
   2e52c:	push	{r4, lr}
   2e530:	mov	r4, r0
   2e534:	str	r3, [r0]
   2e538:	bl	b2ec <fputs@plt+0x1bec>
   2e53c:	mov	r0, r4
   2e540:	pop	{r4, pc}
   2e544:	andeq	r2, r5, r0, ror #3
   2e548:	ldr	r3, [pc, #28]	; 2e56c <fputs@plt+0x24e6c>
   2e54c:	push	{r4, lr}
   2e550:	mov	r4, r0
   2e554:	str	r3, [r0]
   2e558:	bl	b2ec <fputs@plt+0x1bec>
   2e55c:	mov	r0, r4
   2e560:	bl	49050 <_ZdlPv@@Base>
   2e564:	mov	r0, r4
   2e568:	pop	{r4, pc}
   2e56c:	andeq	r2, r5, r0, ror #3
   2e570:	ldr	r3, [pc, #20]	; 2e58c <fputs@plt+0x24e8c>
   2e574:	push	{r4, lr}
   2e578:	mov	r4, r0
   2e57c:	str	r3, [r0]
   2e580:	bl	b2ec <fputs@plt+0x1bec>
   2e584:	mov	r0, r4
   2e588:	pop	{r4, pc}
   2e58c:	andeq	r2, r5, r0, ror #3
   2e590:	ldr	r3, [pc, #28]	; 2e5b4 <fputs@plt+0x24eb4>
   2e594:	push	{r4, lr}
   2e598:	mov	r4, r0
   2e59c:	str	r3, [r0]
   2e5a0:	bl	b2ec <fputs@plt+0x1bec>
   2e5a4:	mov	r0, r4
   2e5a8:	bl	49050 <_ZdlPv@@Base>
   2e5ac:	mov	r0, r4
   2e5b0:	pop	{r4, pc}
   2e5b4:	andeq	r2, r5, r0, ror #3
   2e5b8:	ldr	r3, [pc, #20]	; 2e5d4 <fputs@plt+0x24ed4>
   2e5bc:	push	{r4, lr}
   2e5c0:	mov	r4, r0
   2e5c4:	str	r3, [r0]
   2e5c8:	bl	b2ec <fputs@plt+0x1bec>
   2e5cc:	mov	r0, r4
   2e5d0:	pop	{r4, pc}
   2e5d4:	andeq	r2, r5, r0, ror #3
   2e5d8:	ldr	r3, [pc, #28]	; 2e5fc <fputs@plt+0x24efc>
   2e5dc:	push	{r4, lr}
   2e5e0:	mov	r4, r0
   2e5e4:	str	r3, [r0]
   2e5e8:	bl	b2ec <fputs@plt+0x1bec>
   2e5ec:	mov	r0, r4
   2e5f0:	bl	49050 <_ZdlPv@@Base>
   2e5f4:	mov	r0, r4
   2e5f8:	pop	{r4, pc}
   2e5fc:	andeq	r2, r5, r0, ror #3
   2e600:	ldr	r3, [pc, #20]	; 2e61c <fputs@plt+0x24f1c>
   2e604:	push	{r4, lr}
   2e608:	mov	r4, r0
   2e60c:	str	r3, [r0]
   2e610:	bl	b2ec <fputs@plt+0x1bec>
   2e614:	mov	r0, r4
   2e618:	pop	{r4, pc}
   2e61c:	andeq	r2, r5, r0, ror #3
   2e620:	ldr	r3, [pc, #28]	; 2e644 <fputs@plt+0x24f44>
   2e624:	push	{r4, lr}
   2e628:	mov	r4, r0
   2e62c:	str	r3, [r0]
   2e630:	bl	b2ec <fputs@plt+0x1bec>
   2e634:	mov	r0, r4
   2e638:	bl	49050 <_ZdlPv@@Base>
   2e63c:	mov	r0, r4
   2e640:	pop	{r4, pc}
   2e644:	andeq	r2, r5, r0, ror #3
   2e648:	ldr	r3, [pc, #20]	; 2e664 <fputs@plt+0x24f64>
   2e64c:	push	{r4, lr}
   2e650:	mov	r4, r0
   2e654:	str	r3, [r0]
   2e658:	bl	b2ec <fputs@plt+0x1bec>
   2e65c:	mov	r0, r4
   2e660:	pop	{r4, pc}
   2e664:	andeq	r2, r5, r0, ror #3
   2e668:	ldr	r3, [pc, #28]	; 2e68c <fputs@plt+0x24f8c>
   2e66c:	push	{r4, lr}
   2e670:	mov	r4, r0
   2e674:	str	r3, [r0]
   2e678:	bl	b2ec <fputs@plt+0x1bec>
   2e67c:	mov	r0, r4
   2e680:	bl	49050 <_ZdlPv@@Base>
   2e684:	mov	r0, r4
   2e688:	pop	{r4, pc}
   2e68c:	andeq	r2, r5, r0, ror #3
   2e690:	ldr	r3, [pc, #40]	; 2e6c0 <fputs@plt+0x24fc0>
   2e694:	push	{r4, lr}
   2e698:	mov	r4, r0
   2e69c:	str	r3, [r0], #24
   2e6a0:	bl	1a170 <fputs@plt+0x10a70>
   2e6a4:	ldr	r3, [pc, #24]	; 2e6c4 <fputs@plt+0x24fc4>
   2e6a8:	mov	r0, r4
   2e6ac:	str	r3, [r4]
   2e6b0:	pop	{r4, pc}
   2e6b4:	ldr	r3, [pc, #8]	; 2e6c4 <fputs@plt+0x24fc4>
   2e6b8:	str	r3, [r4]
   2e6bc:	bl	9460 <__cxa_end_cleanup@plt>
   2e6c0:	andeq	sp, r4, r8, lsr r5
   2e6c4:	andeq	sp, r4, r0, asr #3
   2e6c8:	ldr	r3, [pc, #48]	; 2e700 <fputs@plt+0x25000>
   2e6cc:	push	{r4, lr}
   2e6d0:	mov	r4, r0
   2e6d4:	str	r3, [r0], #24
   2e6d8:	bl	1a170 <fputs@plt+0x10a70>
   2e6dc:	ldr	r3, [pc, #32]	; 2e704 <fputs@plt+0x25004>
   2e6e0:	mov	r0, r4
   2e6e4:	str	r3, [r4]
   2e6e8:	bl	49050 <_ZdlPv@@Base>
   2e6ec:	mov	r0, r4
   2e6f0:	pop	{r4, pc}
   2e6f4:	ldr	r3, [pc, #8]	; 2e704 <fputs@plt+0x25004>
   2e6f8:	str	r3, [r4]
   2e6fc:	bl	9460 <__cxa_end_cleanup@plt>
   2e700:	andeq	sp, r4, r8, lsr r5
   2e704:	andeq	sp, r4, r0, asr #3
   2e708:	push	{r3, r4, r5, lr}
   2e70c:	mov	r4, r0
   2e710:	ldr	r5, [r0, #12]
   2e714:	ldr	r3, [pc, #60]	; 2e758 <fputs@plt+0x25058>
   2e718:	cmp	r5, #0
   2e71c:	str	r3, [r0]
   2e720:	beq	2e734 <fputs@plt+0x25034>
   2e724:	mov	r0, r5
   2e728:	bl	2f394 <fputs@plt+0x25c94>
   2e72c:	mov	r0, r5
   2e730:	bl	49050 <_ZdlPv@@Base>
   2e734:	ldr	r5, [r4, #16]
   2e738:	cmp	r5, #0
   2e73c:	beq	2e750 <fputs@plt+0x25050>
   2e740:	mov	r0, r5
   2e744:	bl	2f394 <fputs@plt+0x25c94>
   2e748:	mov	r0, r5
   2e74c:	bl	49050 <_ZdlPv@@Base>
   2e750:	mov	r0, r4
   2e754:	pop	{r3, r4, r5, pc}
   2e758:	andeq	pc, r4, r0, asr r9	; <UNPREDICTABLE>
   2e75c:	push	{r3, r4, r5, lr}
   2e760:	mov	r4, r0
   2e764:	ldr	r5, [r0, #12]
   2e768:	ldr	r3, [pc, #68]	; 2e7b4 <fputs@plt+0x250b4>
   2e76c:	cmp	r5, #0
   2e770:	str	r3, [r0]
   2e774:	beq	2e788 <fputs@plt+0x25088>
   2e778:	mov	r0, r5
   2e77c:	bl	2f394 <fputs@plt+0x25c94>
   2e780:	mov	r0, r5
   2e784:	bl	49050 <_ZdlPv@@Base>
   2e788:	ldr	r5, [r4, #16]
   2e78c:	cmp	r5, #0
   2e790:	beq	2e7a4 <fputs@plt+0x250a4>
   2e794:	mov	r0, r5
   2e798:	bl	2f394 <fputs@plt+0x25c94>
   2e79c:	mov	r0, r5
   2e7a0:	bl	49050 <_ZdlPv@@Base>
   2e7a4:	mov	r0, r4
   2e7a8:	bl	49050 <_ZdlPv@@Base>
   2e7ac:	mov	r0, r4
   2e7b0:	pop	{r3, r4, r5, pc}
   2e7b4:	andeq	pc, r4, r0, asr r9	; <UNPREDICTABLE>
   2e7b8:	push	{r3, r4, r5, lr}
   2e7bc:	mov	r4, r0
   2e7c0:	ldr	r5, [r0, #12]
   2e7c4:	ldr	r3, [pc, #68]	; 2e810 <fputs@plt+0x25110>
   2e7c8:	cmp	r5, #0
   2e7cc:	str	r3, [r0]
   2e7d0:	beq	2e7e4 <fputs@plt+0x250e4>
   2e7d4:	mov	r0, r5
   2e7d8:	bl	2f394 <fputs@plt+0x25c94>
   2e7dc:	mov	r0, r5
   2e7e0:	bl	49050 <_ZdlPv@@Base>
   2e7e4:	ldr	r5, [r4, #16]
   2e7e8:	cmp	r5, #0
   2e7ec:	beq	2e800 <fputs@plt+0x25100>
   2e7f0:	mov	r0, r5
   2e7f4:	bl	2f394 <fputs@plt+0x25c94>
   2e7f8:	mov	r0, r5
   2e7fc:	bl	49050 <_ZdlPv@@Base>
   2e800:	mov	r0, r4
   2e804:	bl	49050 <_ZdlPv@@Base>
   2e808:	mov	r0, r4
   2e80c:	pop	{r3, r4, r5, pc}
   2e810:	andeq	pc, r4, r0, asr r9	; <UNPREDICTABLE>
   2e814:	push	{r3, r4, r5, lr}
   2e818:	mov	r4, r0
   2e81c:	ldr	r3, [pc, #88]	; 2e87c <fputs@plt+0x2517c>
   2e820:	str	r3, [r0], #28
   2e824:	bl	1a170 <fputs@plt+0x10a70>
   2e828:	ldr	r5, [r4, #12]
   2e82c:	ldr	r3, [pc, #76]	; 2e880 <fputs@plt+0x25180>
   2e830:	cmp	r5, #0
   2e834:	str	r3, [r4]
   2e838:	beq	2e84c <fputs@plt+0x2514c>
   2e83c:	mov	r0, r5
   2e840:	bl	2f394 <fputs@plt+0x25c94>
   2e844:	mov	r0, r5
   2e848:	bl	49050 <_ZdlPv@@Base>
   2e84c:	ldr	r5, [r4, #16]
   2e850:	cmp	r5, #0
   2e854:	beq	2e868 <fputs@plt+0x25168>
   2e858:	mov	r0, r5
   2e85c:	bl	2f394 <fputs@plt+0x25c94>
   2e860:	mov	r0, r5
   2e864:	bl	49050 <_ZdlPv@@Base>
   2e868:	mov	r0, r4
   2e86c:	pop	{r3, r4, r5, pc}
   2e870:	mov	r0, r4
   2e874:	bl	2e354 <fputs@plt+0x24c54>
   2e878:	bl	9460 <__cxa_end_cleanup@plt>
   2e87c:	andeq	sp, r4, r8, asr #13
   2e880:	andeq	pc, r4, r0, asr r9	; <UNPREDICTABLE>
   2e884:	push	{r3, r4, r5, lr}
   2e888:	mov	r4, r0
   2e88c:	ldr	r0, [r0, #32]
   2e890:	ldr	r3, [pc, #104]	; 2e900 <fputs@plt+0x25200>
   2e894:	cmp	r0, #0
   2e898:	str	r3, [r4]
   2e89c:	beq	2e8ac <fputs@plt+0x251ac>
   2e8a0:	ldr	r3, [r0]
   2e8a4:	ldr	r3, [r3, #4]
   2e8a8:	blx	r3
   2e8ac:	ldr	r5, [r4, #12]
   2e8b0:	ldr	r3, [pc, #76]	; 2e904 <fputs@plt+0x25204>
   2e8b4:	cmp	r5, #0
   2e8b8:	str	r3, [r4]
   2e8bc:	beq	2e8d0 <fputs@plt+0x251d0>
   2e8c0:	mov	r0, r5
   2e8c4:	bl	2f394 <fputs@plt+0x25c94>
   2e8c8:	mov	r0, r5
   2e8cc:	bl	49050 <_ZdlPv@@Base>
   2e8d0:	ldr	r5, [r4, #16]
   2e8d4:	cmp	r5, #0
   2e8d8:	beq	2e8ec <fputs@plt+0x251ec>
   2e8dc:	mov	r0, r5
   2e8e0:	bl	2f394 <fputs@plt+0x25c94>
   2e8e4:	mov	r0, r5
   2e8e8:	bl	49050 <_ZdlPv@@Base>
   2e8ec:	mov	r0, r4
   2e8f0:	pop	{r3, r4, r5, pc}
   2e8f4:	mov	r0, r4
   2e8f8:	bl	2e354 <fputs@plt+0x24c54>
   2e8fc:	bl	9460 <__cxa_end_cleanup@plt>
   2e900:	muleq	r4, r8, r7
   2e904:	andeq	pc, r4, r0, asr r9	; <UNPREDICTABLE>
   2e908:	push	{r3, r4, r5, lr}
   2e90c:	mov	r4, r0
   2e910:	ldr	r3, [pc, #96]	; 2e978 <fputs@plt+0x25278>
   2e914:	str	r3, [r0], #28
   2e918:	bl	1a170 <fputs@plt+0x10a70>
   2e91c:	ldr	r5, [r4, #12]
   2e920:	ldr	r3, [pc, #84]	; 2e97c <fputs@plt+0x2527c>
   2e924:	cmp	r5, #0
   2e928:	str	r3, [r4]
   2e92c:	beq	2e940 <fputs@plt+0x25240>
   2e930:	mov	r0, r5
   2e934:	bl	2f394 <fputs@plt+0x25c94>
   2e938:	mov	r0, r5
   2e93c:	bl	49050 <_ZdlPv@@Base>
   2e940:	ldr	r5, [r4, #16]
   2e944:	cmp	r5, #0
   2e948:	beq	2e95c <fputs@plt+0x2525c>
   2e94c:	mov	r0, r5
   2e950:	bl	2f394 <fputs@plt+0x25c94>
   2e954:	mov	r0, r5
   2e958:	bl	49050 <_ZdlPv@@Base>
   2e95c:	mov	r0, r4
   2e960:	bl	49050 <_ZdlPv@@Base>
   2e964:	mov	r0, r4
   2e968:	pop	{r3, r4, r5, pc}
   2e96c:	mov	r0, r4
   2e970:	bl	2e354 <fputs@plt+0x24c54>
   2e974:	bl	9460 <__cxa_end_cleanup@plt>
   2e978:	andeq	sp, r4, r8, asr #13
   2e97c:	andeq	pc, r4, r0, asr r9	; <UNPREDICTABLE>
   2e980:	push	{r3, r4, r5, lr}
   2e984:	mov	r4, r0
   2e988:	ldr	r0, [r0, #32]
   2e98c:	ldr	r3, [pc, #112]	; 2ea04 <fputs@plt+0x25304>
   2e990:	cmp	r0, #0
   2e994:	str	r3, [r4]
   2e998:	beq	2e9a8 <fputs@plt+0x252a8>
   2e99c:	ldr	r3, [r0]
   2e9a0:	ldr	r3, [r3, #4]
   2e9a4:	blx	r3
   2e9a8:	ldr	r5, [r4, #12]
   2e9ac:	ldr	r3, [pc, #84]	; 2ea08 <fputs@plt+0x25308>
   2e9b0:	cmp	r5, #0
   2e9b4:	str	r3, [r4]
   2e9b8:	beq	2e9cc <fputs@plt+0x252cc>
   2e9bc:	mov	r0, r5
   2e9c0:	bl	2f394 <fputs@plt+0x25c94>
   2e9c4:	mov	r0, r5
   2e9c8:	bl	49050 <_ZdlPv@@Base>
   2e9cc:	ldr	r5, [r4, #16]
   2e9d0:	cmp	r5, #0
   2e9d4:	beq	2e9e8 <fputs@plt+0x252e8>
   2e9d8:	mov	r0, r5
   2e9dc:	bl	2f394 <fputs@plt+0x25c94>
   2e9e0:	mov	r0, r5
   2e9e4:	bl	49050 <_ZdlPv@@Base>
   2e9e8:	mov	r0, r4
   2e9ec:	bl	49050 <_ZdlPv@@Base>
   2e9f0:	mov	r0, r4
   2e9f4:	pop	{r3, r4, r5, pc}
   2e9f8:	mov	r0, r4
   2e9fc:	bl	2e354 <fputs@plt+0x24c54>
   2ea00:	bl	9460 <__cxa_end_cleanup@plt>
   2ea04:	muleq	r4, r8, r7
   2ea08:	andeq	pc, r4, r0, asr r9	; <UNPREDICTABLE>
   2ea0c:	push	{r3, r4, r5, lr}
   2ea10:	mov	r4, r0
   2ea14:	ldr	r3, [r0, #4]
   2ea18:	mov	r5, r1
   2ea1c:	ldr	r2, [r0, #8]
   2ea20:	cmp	r3, r2
   2ea24:	blt	2ea30 <fputs@plt+0x25330>
   2ea28:	bl	49dfc <_ZdlPv@@Base+0xdac>
   2ea2c:	ldr	r3, [r4, #4]
   2ea30:	ldr	r2, [r4]
   2ea34:	add	r1, r3, #1
   2ea38:	mov	r0, r4
   2ea3c:	str	r1, [r4, #4]
   2ea40:	strb	r5, [r2, r3]
   2ea44:	pop	{r3, r4, r5, pc}
   2ea48:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   2ea4c:	mov	r6, r0
   2ea50:	ldr	r4, [r0, #4]
   2ea54:	sub	sp, sp, #8
   2ea58:	ldr	r3, [r0, #8]
   2ea5c:	mov	r5, r1
   2ea60:	cmp	r4, r3
   2ea64:	beq	2eacc <fputs@plt+0x253cc>
   2ea68:	cmp	r4, #0
   2ea6c:	subne	r3, r4, #8
   2ea70:	mvneq	r3, #7
   2ea74:	rsb	ip, r5, r3
   2ea78:	ldmne	r3, {r0, r1}
   2ea7c:	asr	ip, ip, #3
   2ea80:	stmne	r4, {r0, r1}
   2ea84:	cmp	ip, #0
   2ea88:	ldr	r7, [r2]
   2ea8c:	add	r1, r4, #8
   2ea90:	str	r1, [r6, #4]
   2ea94:	ldr	r6, [r2, #4]
   2ea98:	movgt	r2, r3
   2ea9c:	ble	2eabc <fputs@plt+0x253bc>
   2eaa0:	sub	r2, r2, #8
   2eaa4:	sub	r3, r4, #8
   2eaa8:	subs	ip, ip, #1
   2eaac:	ldm	r2, {r0, r1}
   2eab0:	mov	r4, r3
   2eab4:	stm	r3, {r0, r1}
   2eab8:	bne	2eaa0 <fputs@plt+0x253a0>
   2eabc:	str	r7, [r5]
   2eac0:	str	r6, [r5, #4]
   2eac4:	add	sp, sp, #8
   2eac8:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   2eacc:	ldr	ip, [r0]
   2ead0:	rsb	r3, ip, r4
   2ead4:	asrs	r3, r3, #3
   2ead8:	bne	2ebb8 <fputs@plt+0x254b8>
   2eadc:	rsb	ip, ip, r1
   2eae0:	mov	r8, #8
   2eae4:	asr	sl, ip, #3
   2eae8:	mov	r0, r8
   2eaec:	str	r2, [sp, #4]
   2eaf0:	bl	49000 <_Znwj@@Base>
   2eaf4:	ldr	r4, [r6, #4]
   2eaf8:	ldr	ip, [r6]
   2eafc:	ldr	r2, [sp, #4]
   2eb00:	add	r9, r0, #8
   2eb04:	mov	r7, r0
   2eb08:	adds	sl, r7, sl, lsl #3
   2eb0c:	ldmne	r2, {r0, r1}
   2eb10:	stmne	sl, {r0, r1}
   2eb14:	cmp	r5, ip
   2eb18:	beq	2eb54 <fputs@plt+0x25454>
   2eb1c:	mov	r2, ip
   2eb20:	mov	r3, r7
   2eb24:	cmp	r3, #0
   2eb28:	ldmne	r2, {r0, r1}
   2eb2c:	add	r2, r2, #8
   2eb30:	stmne	r3, {r0, r1}
   2eb34:	cmp	r5, r2
   2eb38:	add	r3, r3, #8
   2eb3c:	bne	2eb24 <fputs@plt+0x25424>
   2eb40:	add	r9, ip, #8
   2eb44:	rsb	r9, r9, r5
   2eb48:	bic	r9, r9, #7
   2eb4c:	add	r9, r7, r9
   2eb50:	add	r9, r9, #16
   2eb54:	cmp	r5, r4
   2eb58:	beq	2eb94 <fputs@plt+0x25494>
   2eb5c:	mov	r3, r5
   2eb60:	mov	r2, r9
   2eb64:	cmp	r2, #0
   2eb68:	ldmne	r3, {r0, r1}
   2eb6c:	add	r3, r3, #8
   2eb70:	stmne	r2, {r0, r1}
   2eb74:	cmp	r3, r4
   2eb78:	add	r2, r2, #8
   2eb7c:	bne	2eb64 <fputs@plt+0x25464>
   2eb80:	add	r5, r5, #8
   2eb84:	rsb	r3, r5, r3
   2eb88:	bic	r3, r3, #7
   2eb8c:	add	r3, r3, #8
   2eb90:	add	r9, r9, r3
   2eb94:	cmp	ip, #0
   2eb98:	beq	2eba4 <fputs@plt+0x254a4>
   2eb9c:	mov	r0, ip
   2eba0:	bl	49050 <_ZdlPv@@Base>
   2eba4:	add	r8, r7, r8
   2eba8:	str	r7, [r6]
   2ebac:	str	r8, [r6, #8]
   2ebb0:	str	r9, [r6, #4]
   2ebb4:	b	2eac4 <fputs@plt+0x253c4>
   2ebb8:	lsl	r7, r3, #1
   2ebbc:	cmp	r3, r7
   2ebc0:	bls	2ebd4 <fputs@plt+0x254d4>
   2ebc4:	rsb	ip, ip, r5
   2ebc8:	mvn	r8, #7
   2ebcc:	asr	sl, ip, #3
   2ebd0:	b	2eae8 <fputs@plt+0x253e8>
   2ebd4:	cmn	r7, #-536870911	; 0xe0000001
   2ebd8:	bhi	2ebc4 <fputs@plt+0x254c4>
   2ebdc:	cmp	r7, #0
   2ebe0:	rsb	sl, ip, r1
   2ebe4:	lsl	r8, r3, #4
   2ebe8:	asr	sl, sl, #3
   2ebec:	moveq	r9, #8
   2ebf0:	beq	2eb08 <fputs@plt+0x25408>
   2ebf4:	b	2eae8 <fputs@plt+0x253e8>
   2ebf8:	push	{r4, r5, r6, r7, r8, lr}
   2ebfc:	mov	r5, r1
   2ec00:	ldr	r3, [r0, #4]
   2ec04:	sub	sp, sp, #8
   2ec08:	ldr	r1, [r0, #8]
   2ec0c:	mov	r4, r0
   2ec10:	cmp	r3, r1
   2ec14:	beq	2ec60 <fputs@plt+0x25560>
   2ec18:	cmp	r3, #0
   2ec1c:	ldrne	r1, [r3, #-4]
   2ec20:	strne	r1, [r3]
   2ec24:	ldrne	r3, [r0, #4]
   2ec28:	sub	r1, r3, #4
   2ec2c:	add	r0, r3, #4
   2ec30:	rsb	r1, r5, r1
   2ec34:	str	r0, [r4, #4]
   2ec38:	ldr	r4, [r2]
   2ec3c:	asrs	r1, r1, #2
   2ec40:	beq	2ec54 <fputs@plt+0x25554>
   2ec44:	lsl	r2, r1, #2
   2ec48:	mov	r1, r5
   2ec4c:	rsb	r0, r2, r3
   2ec50:	bl	9610 <memmove@plt>
   2ec54:	str	r4, [r5]
   2ec58:	add	sp, sp, #8
   2ec5c:	pop	{r4, r5, r6, r7, r8, pc}
   2ec60:	ldr	r1, [r0]
   2ec64:	rsb	r3, r1, r3
   2ec68:	asrs	r3, r3, #2
   2ec6c:	beq	2ed1c <fputs@plt+0x2561c>
   2ec70:	lsl	r6, r3, #1
   2ec74:	rsb	r1, r1, r5
   2ec78:	cmp	r3, r6
   2ec7c:	bls	2ed2c <fputs@plt+0x2562c>
   2ec80:	asr	r7, r1, #2
   2ec84:	mvn	r8, #3
   2ec88:	mov	r0, r8
   2ec8c:	str	r2, [sp, #4]
   2ec90:	bl	49000 <_Znwj@@Base>
   2ec94:	ldr	r2, [sp, #4]
   2ec98:	mov	r6, r0
   2ec9c:	add	r3, r6, r7, lsl #2
   2eca0:	cmp	r3, #0
   2eca4:	ldrne	r3, [r2]
   2eca8:	strne	r3, [r6, r7, lsl #2]
   2ecac:	ldr	r1, [r4]
   2ecb0:	rsb	r3, r1, r5
   2ecb4:	asrs	r7, r3, #2
   2ecb8:	beq	2eccc <fputs@plt+0x255cc>
   2ecbc:	lsl	r7, r7, #2
   2ecc0:	mov	r0, r6
   2ecc4:	mov	r2, r7
   2ecc8:	bl	9610 <memmove@plt>
   2eccc:	ldr	r3, [r4, #4]
   2ecd0:	add	ip, r6, r7
   2ecd4:	add	ip, ip, #4
   2ecd8:	rsb	r3, r5, r3
   2ecdc:	asrs	r7, r3, #2
   2ece0:	beq	2ecfc <fputs@plt+0x255fc>
   2ece4:	lsl	r7, r7, #2
   2ece8:	mov	r0, ip
   2ecec:	mov	r1, r5
   2ecf0:	mov	r2, r7
   2ecf4:	bl	9610 <memmove@plt>
   2ecf8:	mov	ip, r0
   2ecfc:	ldr	r0, [r4]
   2ed00:	add	r7, ip, r7
   2ed04:	cmp	r0, #0
   2ed08:	beq	2ed10 <fputs@plt+0x25610>
   2ed0c:	bl	49050 <_ZdlPv@@Base>
   2ed10:	add	r8, r6, r8
   2ed14:	stm	r4, {r6, r7, r8}
   2ed18:	b	2ec58 <fputs@plt+0x25558>
   2ed1c:	rsb	r1, r1, r5
   2ed20:	mov	r8, #4
   2ed24:	asr	r7, r1, #2
   2ed28:	b	2ec88 <fputs@plt+0x25588>
   2ed2c:	cmn	r6, #-1073741823	; 0xc0000001
   2ed30:	bhi	2ec80 <fputs@plt+0x25580>
   2ed34:	cmp	r6, #0
   2ed38:	lsl	r8, r3, #3
   2ed3c:	asr	r7, r1, #2
   2ed40:	beq	2ec9c <fputs@plt+0x2559c>
   2ed44:	b	2ec88 <fputs@plt+0x25588>
   2ed48:	mov	r2, #0
   2ed4c:	str	r2, [r0]
   2ed50:	str	r2, [r0, #4]
   2ed54:	bx	lr
   2ed58:	bx	lr
   2ed5c:	push	{r3, r4, r5, r6, r7, lr}
   2ed60:	mov	r4, r3
   2ed64:	ldr	r3, [r3, #4]
   2ed68:	mov	r7, r2
   2ed6c:	mov	r6, r0
   2ed70:	mov	r5, r1
   2ed74:	cmp	r3, #0
   2ed78:	ldr	r2, [r4]
   2ed7c:	popeq	{r3, r4, r5, r6, r7, pc}
   2ed80:	ldr	r3, [r0, #4]
   2ed84:	cmp	r3, #0
   2ed88:	bne	2ee08 <fputs@plt+0x25708>
   2ed8c:	mov	r2, #4
   2ed90:	mov	r3, r5
   2ed94:	mov	r1, #1
   2ed98:	movw	r0, #62028	; 0xf24c
   2ed9c:	movt	r0, #4
   2eda0:	bl	9580 <fwrite@plt>
   2eda4:	mov	r1, r5
   2eda8:	mov	r0, r7
   2edac:	bl	9700 <fputs@plt>
   2edb0:	mov	r1, r5
   2edb4:	mov	r0, #32
   2edb8:	bl	95ec <fputc@plt>
   2edbc:	ldr	r0, [r4]
   2edc0:	bl	48f34 <fputs@plt+0x3f834>
   2edc4:	mov	r1, r5
   2edc8:	bl	9700 <fputs@plt>
   2edcc:	mov	r1, r5
   2edd0:	mov	r0, #10
   2edd4:	bl	95ec <fputc@plt>
   2edd8:	movw	r3, #3644	; 0xe3c
   2eddc:	movt	r3, #7
   2ede0:	ldr	r2, [r4]
   2ede4:	mov	r1, #1
   2ede8:	str	r1, [r6, #4]
   2edec:	ldr	r3, [r3]
   2edf0:	str	r2, [r6]
   2edf4:	cmp	r3, #0
   2edf8:	popeq	{r3, r4, r5, r6, r7, pc}
   2edfc:	mov	r0, r5
   2ee00:	pop	{r3, r4, r5, r6, r7, lr}
   2ee04:	b	94c0 <fflush@plt>
   2ee08:	ldr	r3, [r0]
   2ee0c:	cmp	r2, r3
   2ee10:	bne	2ed8c <fputs@plt+0x2568c>
   2ee14:	pop	{r3, r4, r5, r6, r7, pc}
   2ee18:	mov	r3, #1
   2ee1c:	stm	r0, {r1, r3}
   2ee20:	bx	lr
   2ee24:	mov	r3, #0
   2ee28:	str	r3, [r0, #4]
   2ee2c:	bx	lr
   2ee30:	ldr	r3, [r0, #4]
   2ee34:	cmp	r3, #0
   2ee38:	streq	r1, [r0]
   2ee3c:	moveq	r3, #1
   2ee40:	streq	r3, [r0, #4]
   2ee44:	bx	lr
   2ee48:	mov	r3, r0
   2ee4c:	ldr	r0, [r1, #4]
   2ee50:	cmp	r0, #0
   2ee54:	bxeq	lr
   2ee58:	ldr	r2, [r3, #4]
   2ee5c:	cmp	r2, #0
   2ee60:	beq	2ee78 <fputs@plt+0x25778>
   2ee64:	ldr	r0, [r3]
   2ee68:	ldr	r3, [r1]
   2ee6c:	subs	r0, r0, r3
   2ee70:	movne	r0, #1
   2ee74:	bx	lr
   2ee78:	mov	r0, #1
   2ee7c:	bx	lr
   2ee80:	mov	r2, #0
   2ee84:	str	r2, [r0]
   2ee88:	str	r2, [r0, #4]
   2ee8c:	bx	lr
   2ee90:	bx	lr
   2ee94:	push	{r3, r4, r5, r6, r7, lr}
   2ee98:	mov	r4, r3
   2ee9c:	ldr	r3, [r3, #4]
   2eea0:	mov	r7, r2
   2eea4:	mov	r5, r0
   2eea8:	mov	r6, r1
   2eeac:	cmp	r3, #0
   2eeb0:	ldr	r2, [r4]
   2eeb4:	popeq	{r3, r4, r5, r6, r7, pc}
   2eeb8:	ldr	r3, [r0, #4]
   2eebc:	cmp	r3, #0
   2eec0:	bne	2ef24 <fputs@plt+0x25824>
   2eec4:	mov	r2, #4
   2eec8:	mov	r3, r6
   2eecc:	mov	r1, #1
   2eed0:	movw	r0, #62028	; 0xf24c
   2eed4:	movt	r0, #4
   2eed8:	bl	9580 <fwrite@plt>
   2eedc:	mov	r1, r6
   2eee0:	mov	r0, r7
   2eee4:	bl	9700 <fputs@plt>
   2eee8:	mov	r1, r6
   2eeec:	mov	r0, #10
   2eef0:	bl	95ec <fputc@plt>
   2eef4:	movw	r3, #3644	; 0xe3c
   2eef8:	movt	r3, #7
   2eefc:	ldr	r2, [r4]
   2ef00:	mov	r1, #1
   2ef04:	str	r1, [r5, #4]
   2ef08:	ldr	r3, [r3]
   2ef0c:	str	r2, [r5]
   2ef10:	cmp	r3, #0
   2ef14:	popeq	{r3, r4, r5, r6, r7, pc}
   2ef18:	mov	r0, r6
   2ef1c:	pop	{r3, r4, r5, r6, r7, lr}
   2ef20:	b	94c0 <fflush@plt>
   2ef24:	ldr	r3, [r0]
   2ef28:	cmp	r2, r3
   2ef2c:	bne	2eec4 <fputs@plt+0x257c4>
   2ef30:	pop	{r3, r4, r5, r6, r7, pc}
   2ef34:	mov	r2, #0
   2ef38:	str	r2, [r0]
   2ef3c:	str	r2, [r0, #4]
   2ef40:	bx	lr
   2ef44:	bx	lr
   2ef48:	push	{r3, r4, r5, r6, r7, lr}
   2ef4c:	mov	r4, r3
   2ef50:	ldr	r3, [r3, #4]
   2ef54:	mov	r7, r2
   2ef58:	mov	r6, r0
   2ef5c:	mov	r5, r1
   2ef60:	cmp	r3, #0
   2ef64:	ldr	r2, [r4]
   2ef68:	popeq	{r3, r4, r5, r6, r7, pc}
   2ef6c:	ldr	r3, [r0, #4]
   2ef70:	cmp	r3, #0
   2ef74:	bne	2eff4 <fputs@plt+0x258f4>
   2ef78:	mov	r2, #4
   2ef7c:	mov	r3, r5
   2ef80:	mov	r1, #1
   2ef84:	movw	r0, #62028	; 0xf24c
   2ef88:	movt	r0, #4
   2ef8c:	bl	9580 <fwrite@plt>
   2ef90:	mov	r1, r5
   2ef94:	mov	r0, r7
   2ef98:	bl	9700 <fputs@plt>
   2ef9c:	mov	r1, r5
   2efa0:	mov	r0, #32
   2efa4:	bl	95ec <fputc@plt>
   2efa8:	ldr	r0, [r4]
   2efac:	bl	48f34 <fputs@plt+0x3f834>
   2efb0:	mov	r1, r5
   2efb4:	bl	9700 <fputs@plt>
   2efb8:	mov	r1, r5
   2efbc:	mov	r0, #10
   2efc0:	bl	95ec <fputc@plt>
   2efc4:	movw	r3, #3644	; 0xe3c
   2efc8:	movt	r3, #7
   2efcc:	ldr	r2, [r4]
   2efd0:	mov	r1, #1
   2efd4:	str	r1, [r6, #4]
   2efd8:	ldr	r3, [r3]
   2efdc:	str	r2, [r6]
   2efe0:	cmp	r3, #0
   2efe4:	popeq	{r3, r4, r5, r6, r7, pc}
   2efe8:	mov	r0, r5
   2efec:	pop	{r3, r4, r5, r6, r7, lr}
   2eff0:	b	94c0 <fflush@plt>
   2eff4:	ldr	r3, [r0]
   2eff8:	cmp	r2, r3
   2effc:	bne	2ef78 <fputs@plt+0x25878>
   2f000:	pop	{r3, r4, r5, r6, r7, pc}
   2f004:	movw	r3, #45508	; 0xb1c4
   2f008:	movt	r3, #6
   2f00c:	mov	r2, #1
   2f010:	str	r2, [r0, #4]
   2f014:	ldr	r3, [r3]
   2f018:	mul	r1, r3, r1
   2f01c:	str	r1, [r0]
   2f020:	bx	lr
   2f024:	mov	r3, r0
   2f028:	ldr	r0, [r1, #4]
   2f02c:	cmp	r0, #0
   2f030:	bxeq	lr
   2f034:	ldr	r2, [r3, #4]
   2f038:	cmp	r2, #0
   2f03c:	beq	2f054 <fputs@plt+0x25954>
   2f040:	ldr	r0, [r3]
   2f044:	ldr	r3, [r1]
   2f048:	subs	r0, r0, r3
   2f04c:	movne	r0, #1
   2f050:	bx	lr
   2f054:	mov	r0, #1
   2f058:	bx	lr
   2f05c:	push	{r4, lr}
   2f060:	movw	r1, #63372	; 0xf78c
   2f064:	mov	r4, r0
   2f068:	movt	r1, #4
   2f06c:	bl	49bc4 <_ZdlPv@@Base+0xb74>
   2f070:	mov	r3, #0
   2f074:	mov	r0, r4
   2f078:	str	r3, [r4, #12]
   2f07c:	pop	{r4, pc}
   2f080:	push	{r4, lr}
   2f084:	mov	r4, r0
   2f088:	bl	49cb0 <_ZdlPv@@Base+0xc60>
   2f08c:	mov	r0, r4
   2f090:	pop	{r4, pc}
   2f094:	mov	r3, #1
   2f098:	str	r3, [r0, #12]
   2f09c:	b	49cd0 <_ZdlPv@@Base+0xc80>
   2f0a0:	mov	r3, #0
   2f0a4:	str	r3, [r0, #12]
   2f0a8:	bx	lr
   2f0ac:	ldr	r2, [r1, #12]
   2f0b0:	push	{r3, lr}
   2f0b4:	cmp	r2, #0
   2f0b8:	beq	2f0e4 <fputs@plt+0x259e4>
   2f0bc:	ldr	r3, [r0, #12]
   2f0c0:	cmp	r3, #0
   2f0c4:	beq	2f0e0 <fputs@plt+0x259e0>
   2f0c8:	ldr	r2, [r0, #4]
   2f0cc:	ldr	r3, [r1, #4]
   2f0d0:	ldr	r0, [r0]
   2f0d4:	cmp	r2, r3
   2f0d8:	ldr	r1, [r1]
   2f0dc:	beq	2f0ec <fputs@plt+0x259ec>
   2f0e0:	mov	r2, #1
   2f0e4:	mov	r0, r2
   2f0e8:	pop	{r3, pc}
   2f0ec:	cmp	r2, #0
   2f0f0:	beq	2f0e4 <fputs@plt+0x259e4>
   2f0f4:	bl	9394 <memcmp@plt>
   2f0f8:	adds	r2, r0, #0
   2f0fc:	movne	r2, #1
   2f100:	b	2f0e4 <fputs@plt+0x259e4>
   2f104:	push	{r4, r5, r6, r7, r8, r9, lr}
   2f108:	movw	r4, #3232	; 0xca0
   2f10c:	movt	r4, #7
   2f110:	mov	r5, r3
   2f114:	sub	sp, sp, #28
   2f118:	mov	r7, r0
   2f11c:	ldr	r3, [r4]
   2f120:	mov	r6, r1
   2f124:	add	r0, sp, #4
   2f128:	mov	r1, r5
   2f12c:	mov	r9, r2
   2f130:	str	r3, [sp, #20]
   2f134:	bl	49c58 <_ZdlPv@@Base+0xc08>
   2f138:	ldr	r3, [r5, #12]
   2f13c:	add	r1, sp, #4
   2f140:	mov	r0, r7
   2f144:	str	r3, [sp, #16]
   2f148:	bl	2f0ac <fputs@plt+0x259ac>
   2f14c:	mov	r8, r0
   2f150:	add	r0, sp, #4
   2f154:	bl	49cb0 <_ZdlPv@@Base+0xc60>
   2f158:	cmp	r8, #0
   2f15c:	beq	2f1bc <fputs@plt+0x25abc>
   2f160:	mov	r3, r6
   2f164:	mov	r2, #4
   2f168:	mov	r1, #1
   2f16c:	movw	r0, #62028	; 0xf24c
   2f170:	movt	r0, #4
   2f174:	bl	9580 <fwrite@plt>
   2f178:	mov	r1, r6
   2f17c:	mov	r0, r9
   2f180:	bl	9700 <fputs@plt>
   2f184:	mov	r1, r6
   2f188:	mov	r0, #32
   2f18c:	bl	95ec <fputc@plt>
   2f190:	mov	r1, r6
   2f194:	ldr	r0, [r5]
   2f198:	bl	9700 <fputs@plt>
   2f19c:	mov	r1, r6
   2f1a0:	mov	r0, #10
   2f1a4:	bl	95ec <fputc@plt>
   2f1a8:	mov	r0, r7
   2f1ac:	mov	r1, r5
   2f1b0:	bl	49cd0 <_ZdlPv@@Base+0xc80>
   2f1b4:	mov	r3, #1
   2f1b8:	str	r3, [r7, #12]
   2f1bc:	ldr	r2, [sp, #20]
   2f1c0:	ldr	r3, [r4]
   2f1c4:	cmp	r2, r3
   2f1c8:	bne	2f1d4 <fputs@plt+0x25ad4>
   2f1cc:	add	sp, sp, #28
   2f1d0:	pop	{r4, r5, r6, r7, r8, r9, pc}
   2f1d4:	bl	95d4 <__stack_chk_fail@plt>
   2f1d8:	push	{r3, r4, r5, lr}
   2f1dc:	mov	r1, #0
   2f1e0:	mov	r4, r0
   2f1e4:	add	r3, r0, #28
   2f1e8:	add	r0, r0, #60	; 0x3c
   2f1ec:	mov	r2, r1
   2f1f0:	str	r1, [r4, #4]
   2f1f4:	str	r1, [r4, #8]
   2f1f8:	str	r1, [r4, #12]
   2f1fc:	str	r1, [r4, #16]
   2f200:	str	r2, [r3, #-8]
   2f204:	add	r3, r3, #8
   2f208:	str	r2, [r3, #-12]
   2f20c:	cmp	r3, r0
   2f210:	bne	2f200 <fputs@plt+0x25b00>
   2f214:	add	r1, r4, #92	; 0x5c
   2f218:	mov	r2, #0
   2f21c:	str	r2, [r3, #-8]
   2f220:	add	r3, r3, #8
   2f224:	str	r2, [r3, #-12]
   2f228:	cmp	r3, r1
   2f22c:	mov	r5, #0
   2f230:	bne	2f21c <fputs@plt+0x25b1c>
   2f234:	add	r0, r4, #84	; 0x54
   2f238:	movw	r1, #63372	; 0xf78c
   2f23c:	movt	r1, #4
   2f240:	bl	49bc4 <_ZdlPv@@Base+0xb74>
   2f244:	movw	r3, #14928	; 0x3a50
   2f248:	movt	r3, #7
   2f24c:	str	r5, [r4, #96]	; 0x60
   2f250:	mov	r0, r4
   2f254:	ldr	r2, [r3]
   2f258:	add	r1, r2, #1
   2f25c:	str	r1, [r3]
   2f260:	str	r2, [r4]
   2f264:	pop	{r3, r4, r5, pc}
   2f268:	push	{r4, r5, r6, r7, r8, lr}
   2f26c:	mov	r4, r0
   2f270:	mov	r0, #0
   2f274:	add	r3, r4, #28
   2f278:	add	ip, r4, #60	; 0x3c
   2f27c:	mov	r5, r1
   2f280:	mov	r2, r0
   2f284:	str	r0, [r4, #4]
   2f288:	str	r0, [r4, #8]
   2f28c:	str	r0, [r4, #12]
   2f290:	str	r0, [r4, #16]
   2f294:	str	r2, [r3, #-8]
   2f298:	add	r3, r3, #8
   2f29c:	str	r2, [r3, #-12]
   2f2a0:	cmp	r3, ip
   2f2a4:	bne	2f294 <fputs@plt+0x25b94>
   2f2a8:	add	r1, r4, #92	; 0x5c
   2f2ac:	mov	r2, #0
   2f2b0:	str	r2, [r3, #-8]
   2f2b4:	add	r3, r3, #8
   2f2b8:	str	r2, [r3, #-12]
   2f2bc:	cmp	r3, r1
   2f2c0:	mov	r7, #0
   2f2c4:	bne	2f2b0 <fputs@plt+0x25bb0>
   2f2c8:	add	r6, r4, #84	; 0x54
   2f2cc:	movw	r1, #63372	; 0xf78c
   2f2d0:	movt	r1, #4
   2f2d4:	add	r8, r5, #12
   2f2d8:	mov	r0, r6
   2f2dc:	bl	49bc4 <_ZdlPv@@Base+0xb74>
   2f2e0:	ldmib	r5, {r0, r1}
   2f2e4:	add	lr, r4, #12
   2f2e8:	mov	ip, r4
   2f2ec:	mov	r2, r5
   2f2f0:	mov	r3, #4
   2f2f4:	stmib	r4, {r0, r1}
   2f2f8:	ldm	r8, {r0, r1}
   2f2fc:	str	r7, [r4, #96]	; 0x60
   2f300:	stm	lr, {r0, r1}
   2f304:	add	r1, r2, #20
   2f308:	add	lr, ip, #20
   2f30c:	subs	r3, r3, #1
   2f310:	add	r2, r2, #8
   2f314:	ldm	r1, {r0, r1}
   2f318:	add	ip, ip, #8
   2f31c:	stm	lr, {r0, r1}
   2f320:	bne	2f304 <fputs@plt+0x25c04>
   2f324:	mov	ip, r4
   2f328:	mov	r2, r5
   2f32c:	mov	r3, #4
   2f330:	add	r1, r2, #52	; 0x34
   2f334:	add	lr, ip, #52	; 0x34
   2f338:	subs	r3, r3, #1
   2f33c:	add	r2, r2, #8
   2f340:	ldm	r1, {r0, r1}
   2f344:	add	ip, ip, #8
   2f348:	stm	lr, {r0, r1}
   2f34c:	bne	2f330 <fputs@plt+0x25c30>
   2f350:	mov	r0, r6
   2f354:	add	r1, r5, #84	; 0x54
   2f358:	bl	49cd0 <_ZdlPv@@Base+0xc80>
   2f35c:	ldr	r2, [r5, #96]	; 0x60
   2f360:	mov	r0, r4
   2f364:	ldr	r3, [r5]
   2f368:	str	r2, [r4, #96]	; 0x60
   2f36c:	str	r3, [r4]
   2f370:	pop	{r4, r5, r6, r7, r8, pc}
   2f374:	add	r4, r4, #100	; 0x64
   2f378:	cmp	r4, r6
   2f37c:	beq	2f390 <fputs@plt+0x25c90>
   2f380:	sub	r4, r4, #16
   2f384:	mov	r0, r4
   2f388:	bl	49cb0 <_ZdlPv@@Base+0xc60>
   2f38c:	b	2f378 <fputs@plt+0x25c78>
   2f390:	bl	9460 <__cxa_end_cleanup@plt>
   2f394:	push	{r4, r5, r6, lr}
   2f398:	adds	r5, r0, #84	; 0x54
   2f39c:	mov	r6, r0
   2f3a0:	beq	2f3c4 <fputs@plt+0x25cc4>
   2f3a4:	mov	r4, r5
   2f3a8:	mov	r0, r5
   2f3ac:	b	2f3b4 <fputs@plt+0x25cb4>
   2f3b0:	mov	r4, r0
   2f3b4:	bl	49cb0 <_ZdlPv@@Base+0xc60>
   2f3b8:	cmp	r5, r4
   2f3bc:	sub	r0, r4, #16
   2f3c0:	bne	2f3b0 <fputs@plt+0x25cb0>
   2f3c4:	mov	r0, r6
   2f3c8:	pop	{r4, r5, r6, pc}
   2f3cc:	add	r3, r2, #20
   2f3d0:	push	{r4, r5, r6, r7, r8, lr}
   2f3d4:	movw	r8, #3232	; 0xca0
   2f3d8:	movt	r8, #7
   2f3dc:	sub	sp, sp, #24
   2f3e0:	mov	r7, r0
   2f3e4:	mov	r6, r1
   2f3e8:	ldm	r3, {r0, r1}
   2f3ec:	add	r4, sp, #4
   2f3f0:	ldr	ip, [r8]
   2f3f4:	mov	r5, r2
   2f3f8:	mov	r3, r4
   2f3fc:	movw	r2, #63480	; 0xf7f8
   2f400:	stm	r4, {r0, r1}
   2f404:	movt	r2, #4
   2f408:	add	r0, r7, #20
   2f40c:	mov	r1, r6
   2f410:	str	ip, [sp, #20]
   2f414:	bl	2ed5c <fputs@plt+0x2565c>
   2f418:	add	r1, r5, #28
   2f41c:	mov	r3, r4
   2f420:	movw	r2, #63492	; 0xf804
   2f424:	movt	r2, #4
   2f428:	ldm	r1, {r0, r1}
   2f42c:	stm	r4, {r0, r1}
   2f430:	add	r0, r7, #28
   2f434:	mov	r1, r6
   2f438:	bl	2ed5c <fputs@plt+0x2565c>
   2f43c:	add	r1, r5, #44	; 0x2c
   2f440:	mov	r3, r4
   2f444:	movw	r2, #63504	; 0xf810
   2f448:	ldm	r1, {r0, r1}
   2f44c:	movt	r2, #4
   2f450:	stm	r4, {r0, r1}
   2f454:	add	r0, r7, #44	; 0x2c
   2f458:	mov	r1, r6
   2f45c:	bl	2ed5c <fputs@plt+0x2565c>
   2f460:	add	r1, r5, #52	; 0x34
   2f464:	mov	r3, r4
   2f468:	movw	r2, #63516	; 0xf81c
   2f46c:	ldm	r1, {r0, r1}
   2f470:	movt	r2, #4
   2f474:	stm	r4, {r0, r1}
   2f478:	add	r0, r7, #52	; 0x34
   2f47c:	mov	r1, r6
   2f480:	bl	2ef48 <fputs@plt+0x25848>
   2f484:	add	r1, r5, #60	; 0x3c
   2f488:	mov	r3, r4
   2f48c:	movw	r2, #63528	; 0xf828
   2f490:	ldm	r1, {r0, r1}
   2f494:	movt	r2, #4
   2f498:	stm	r4, {r0, r1}
   2f49c:	add	r0, r7, #60	; 0x3c
   2f4a0:	mov	r1, r6
   2f4a4:	bl	2ef48 <fputs@plt+0x25848>
   2f4a8:	add	r1, r5, #68	; 0x44
   2f4ac:	mov	r3, r4
   2f4b0:	movw	r2, #63540	; 0xf834
   2f4b4:	ldm	r1, {r0, r1}
   2f4b8:	movt	r2, #4
   2f4bc:	stm	r4, {r0, r1}
   2f4c0:	add	r0, r7, #68	; 0x44
   2f4c4:	mov	r1, r6
   2f4c8:	bl	2ef48 <fputs@plt+0x25848>
   2f4cc:	add	r1, r5, #84	; 0x54
   2f4d0:	mov	r0, r4
   2f4d4:	bl	49c58 <_ZdlPv@@Base+0xc08>
   2f4d8:	ldr	ip, [r5, #96]	; 0x60
   2f4dc:	movw	r2, #63552	; 0xf840
   2f4e0:	add	r0, r7, #84	; 0x54
   2f4e4:	mov	r1, r6
   2f4e8:	mov	r3, r4
   2f4ec:	movt	r2, #4
   2f4f0:	str	ip, [sp, #16]
   2f4f4:	bl	2f104 <fputs@plt+0x25a04>
   2f4f8:	mov	r0, r4
   2f4fc:	bl	49cb0 <_ZdlPv@@Base+0xc60>
   2f500:	add	r1, r5, #76	; 0x4c
   2f504:	mov	r3, r4
   2f508:	movw	r2, #63564	; 0xf84c
   2f50c:	ldm	r1, {r0, r1}
   2f510:	movt	r2, #4
   2f514:	stm	r4, {r0, r1}
   2f518:	add	r0, r7, #76	; 0x4c
   2f51c:	mov	r1, r6
   2f520:	bl	2ef48 <fputs@plt+0x25848>
   2f524:	add	r1, r5, #36	; 0x24
   2f528:	mov	r3, r4
   2f52c:	movw	r2, #63576	; 0xf858
   2f530:	ldm	r1, {r0, r1}
   2f534:	movt	r2, #4
   2f538:	stm	r4, {r0, r1}
   2f53c:	add	r0, r7, #36	; 0x24
   2f540:	mov	r1, r6
   2f544:	bl	2ed5c <fputs@plt+0x2565c>
   2f548:	ldmib	r5, {r0, r1}
   2f54c:	mov	r3, r4
   2f550:	movw	r2, #63588	; 0xf864
   2f554:	movt	r2, #4
   2f558:	stm	r4, {r0, r1}
   2f55c:	add	r0, r7, #4
   2f560:	mov	r1, r6
   2f564:	bl	2ee94 <fputs@plt+0x25794>
   2f568:	add	r1, r5, #12
   2f56c:	mov	r3, r4
   2f570:	movw	r2, #63600	; 0xf870
   2f574:	ldm	r1, {r0, r1}
   2f578:	movt	r2, #4
   2f57c:	stm	r4, {r0, r1}
   2f580:	add	r0, r7, #12
   2f584:	mov	r1, r6
   2f588:	bl	2ee94 <fputs@plt+0x25794>
   2f58c:	movw	r3, #3644	; 0xe3c
   2f590:	movt	r3, #7
   2f594:	ldr	r3, [r3]
   2f598:	cmp	r3, #0
   2f59c:	beq	2f5c8 <fputs@plt+0x25ec8>
   2f5a0:	movw	r4, #3344	; 0xd10
   2f5a4:	movt	r4, #7
   2f5a8:	ldr	r3, [r5]
   2f5ac:	movw	r2, #63612	; 0xf87c
   2f5b0:	ldr	r0, [r4]
   2f5b4:	movt	r2, #4
   2f5b8:	mov	r1, #1
   2f5bc:	bl	95e0 <__fprintf_chk@plt>
   2f5c0:	ldr	r0, [r4]
   2f5c4:	bl	94c0 <fflush@plt>
   2f5c8:	ldr	r2, [sp, #20]
   2f5cc:	ldr	r3, [r8]
   2f5d0:	cmp	r2, r3
   2f5d4:	bne	2f5e0 <fputs@plt+0x25ee0>
   2f5d8:	add	sp, sp, #24
   2f5dc:	pop	{r4, r5, r6, r7, r8, pc}
   2f5e0:	bl	95d4 <__stack_chk_fail@plt>
   2f5e4:	mov	r0, r4
   2f5e8:	bl	49cb0 <_ZdlPv@@Base+0xc60>
   2f5ec:	bl	9460 <__cxa_end_cleanup@plt>
   2f5f0:	add	r1, r1, #2
   2f5f4:	mov	r3, #1
   2f5f8:	add	r0, r0, r1, lsl #3
   2f5fc:	stmib	r0, {r2, r3}
   2f600:	bx	lr
   2f604:	movw	r3, #45508	; 0xb1c4
   2f608:	movt	r3, #6
   2f60c:	add	r1, r1, #6
   2f610:	mov	ip, #1
   2f614:	ldr	r3, [r3]
   2f618:	add	r0, r0, r1, lsl #3
   2f61c:	mul	r2, r2, r3
   2f620:	stmib	r0, {r2, ip}
   2f624:	bx	lr
   2f628:	add	r1, r0, r1, lsl #3
   2f62c:	mov	r3, #1
   2f630:	str	r3, [r1, #8]
   2f634:	str	r3, [r1, #4]
   2f638:	bx	lr
   2f63c:	push	{r4, r5, lr}
   2f640:	movw	r4, #3232	; 0xca0
   2f644:	movt	r4, #7
   2f648:	sub	sp, sp, #20
   2f64c:	add	r1, r0, r1, lsl #4
   2f650:	ldr	r3, [r4]
   2f654:	add	r5, r1, #84	; 0x54
   2f658:	mov	r0, sp
   2f65c:	mov	r1, r2
   2f660:	str	r3, [sp, #12]
   2f664:	bl	49c58 <_ZdlPv@@Base+0xc08>
   2f668:	mov	r3, #1
   2f66c:	mov	r0, r5
   2f670:	str	r3, [r5, #12]
   2f674:	mov	r1, sp
   2f678:	bl	49cd0 <_ZdlPv@@Base+0xc80>
   2f67c:	mov	r0, sp
   2f680:	bl	49cb0 <_ZdlPv@@Base+0xc60>
   2f684:	ldr	r2, [sp, #12]
   2f688:	ldr	r3, [r4]
   2f68c:	cmp	r2, r3
   2f690:	bne	2f69c <fputs@plt+0x25f9c>
   2f694:	add	sp, sp, #20
   2f698:	pop	{r4, r5, pc}
   2f69c:	bl	95d4 <__stack_chk_fail@plt>
   2f6a0:	mov	r0, sp
   2f6a4:	bl	49cb0 <_ZdlPv@@Base+0xc60>
   2f6a8:	bl	9460 <__cxa_end_cleanup@plt>
   2f6ac:	add	r1, r1, #2
   2f6b0:	add	r0, r0, r1, lsl #3
   2f6b4:	ldr	r1, [r0, #8]
   2f6b8:	cmp	r1, #0
   2f6bc:	streq	r2, [r0, #4]
   2f6c0:	moveq	r1, #1
   2f6c4:	streq	r1, [r0, #8]
   2f6c8:	bx	lr
   2f6cc:	mov	r3, #0
   2f6d0:	str	r3, [r0, #40]	; 0x28
   2f6d4:	bx	lr
   2f6d8:	movw	r3, #14896	; 0x3a30
   2f6dc:	movt	r3, #7
   2f6e0:	push	{r4, r5, r6, r7, r8, r9, lr}
   2f6e4:	movw	r8, #3232	; 0xca0
   2f6e8:	movt	r8, #7
   2f6ec:	ldr	r3, [r3]
   2f6f0:	sub	sp, sp, #76	; 0x4c
   2f6f4:	mov	r9, r0
   2f6f8:	ldr	r2, [r8]
   2f6fc:	cmp	r3, #0
   2f700:	str	r2, [sp, #68]	; 0x44
   2f704:	bne	2f720 <fputs@plt+0x26020>
   2f708:	ldr	r2, [sp, #68]	; 0x44
   2f70c:	ldr	r3, [r8]
   2f710:	cmp	r2, r3
   2f714:	bne	2f8c0 <fputs@plt+0x261c0>
   2f718:	add	sp, sp, #76	; 0x4c
   2f71c:	pop	{r4, r5, r6, r7, r8, r9, pc}
   2f720:	movw	r1, #63372	; 0xf78c
   2f724:	add	r0, sp, #8
   2f728:	movt	r1, #4
   2f72c:	movw	r5, #3424	; 0xd60
   2f730:	bl	49bc4 <_ZdlPv@@Base+0xb74>
   2f734:	movw	r7, #45508	; 0xb1c4
   2f738:	mov	r3, #0
   2f73c:	add	r6, sp, #72	; 0x48
   2f740:	movt	r5, #7
   2f744:	movt	r7, #6
   2f748:	mov	r4, r3
   2f74c:	str	r3, [r6, #-68]!	; 0xffffffbc
   2f750:	ldr	r0, [r5]
   2f754:	mov	r1, r4
   2f758:	mov	r2, r6
   2f75c:	add	r0, r0, #344	; 0x158
   2f760:	bl	124f8 <fputs@plt+0x8df8>
   2f764:	ldr	r3, [sp, #4]
   2f768:	cmp	r0, #2
   2f76c:	add	r4, r4, r3
   2f770:	beq	2f864 <fputs@plt+0x26164>
   2f774:	cmp	r0, #3
   2f778:	beq	2f82c <fputs@plt+0x2612c>
   2f77c:	cmp	r0, #1
   2f780:	beq	2f7e4 <fputs@plt+0x260e4>
   2f784:	cmp	r0, #0
   2f788:	bne	2f818 <fputs@plt+0x26118>
   2f78c:	ldr	r3, [sp, #12]
   2f790:	ldr	r2, [sp, #16]
   2f794:	cmp	r3, r2
   2f798:	bge	2f89c <fputs@plt+0x2619c>
   2f79c:	ldr	r2, [sp, #8]
   2f7a0:	add	r0, r3, #1
   2f7a4:	mov	r1, #0
   2f7a8:	str	r0, [sp, #12]
   2f7ac:	add	r0, sp, #56	; 0x38
   2f7b0:	strb	r1, [r2, r3]
   2f7b4:	add	r1, sp, #8
   2f7b8:	bl	49c58 <_ZdlPv@@Base+0xc08>
   2f7bc:	mov	r3, #1
   2f7c0:	add	r0, r9, #84	; 0x54
   2f7c4:	str	r3, [r9, #96]	; 0x60
   2f7c8:	add	r1, sp, #56	; 0x38
   2f7cc:	bl	49cd0 <_ZdlPv@@Base+0xc80>
   2f7d0:	add	r0, sp, #56	; 0x38
   2f7d4:	bl	49cb0 <_ZdlPv@@Base+0xc60>
   2f7d8:	add	r0, sp, #8
   2f7dc:	bl	49cb0 <_ZdlPv@@Base+0xc60>
   2f7e0:	b	2f708 <fputs@plt+0x26008>
   2f7e4:	movw	r1, #63632	; 0xf890
   2f7e8:	add	r0, sp, #8
   2f7ec:	movt	r1, #4
   2f7f0:	bl	49e30 <_ZdlPv@@Base+0xde0>
   2f7f4:	ldr	r1, [r7]
   2f7f8:	add	r0, sp, #20
   2f7fc:	mul	r1, r1, r4
   2f800:	bl	4a42c <_ZdlPv@@Base+0x13dc>
   2f804:	add	r0, sp, #8
   2f808:	add	r1, sp, #20
   2f80c:	bl	49ea8 <_ZdlPv@@Base+0xe58>
   2f810:	add	r0, sp, #20
   2f814:	bl	49cb0 <_ZdlPv@@Base+0xc60>
   2f818:	ldr	r0, [r5]
   2f81c:	bl	ec00 <fputs@plt+0x5500>
   2f820:	cmp	r4, r0
   2f824:	blt	2f750 <fputs@plt+0x26050>
   2f828:	b	2f78c <fputs@plt+0x2608c>
   2f82c:	movw	r1, #63640	; 0xf898
   2f830:	add	r0, sp, #8
   2f834:	movt	r1, #4
   2f838:	bl	49e30 <_ZdlPv@@Base+0xde0>
   2f83c:	ldr	r1, [r7]
   2f840:	add	r0, sp, #44	; 0x2c
   2f844:	mul	r1, r1, r4
   2f848:	bl	4a42c <_ZdlPv@@Base+0x13dc>
   2f84c:	add	r0, sp, #8
   2f850:	add	r1, sp, #44	; 0x2c
   2f854:	bl	49ea8 <_ZdlPv@@Base+0xe58>
   2f858:	add	r0, sp, #44	; 0x2c
   2f85c:	bl	49cb0 <_ZdlPv@@Base+0xc60>
   2f860:	b	2f818 <fputs@plt+0x26118>
   2f864:	movw	r1, #63636	; 0xf894
   2f868:	add	r0, sp, #8
   2f86c:	movt	r1, #4
   2f870:	bl	49e30 <_ZdlPv@@Base+0xde0>
   2f874:	ldr	r1, [r7]
   2f878:	add	r0, sp, #32
   2f87c:	mul	r1, r1, r4
   2f880:	bl	4a42c <_ZdlPv@@Base+0x13dc>
   2f884:	add	r0, sp, #8
   2f888:	add	r1, sp, #32
   2f88c:	bl	49ea8 <_ZdlPv@@Base+0xe58>
   2f890:	add	r0, sp, #32
   2f894:	bl	49cb0 <_ZdlPv@@Base+0xc60>
   2f898:	b	2f818 <fputs@plt+0x26118>
   2f89c:	add	r0, sp, #8
   2f8a0:	bl	49dfc <_ZdlPv@@Base+0xdac>
   2f8a4:	ldr	r3, [sp, #12]
   2f8a8:	b	2f79c <fputs@plt+0x2609c>
   2f8ac:	add	r0, sp, #32
   2f8b0:	bl	49cb0 <_ZdlPv@@Base+0xc60>
   2f8b4:	add	r0, sp, #8
   2f8b8:	bl	49cb0 <_ZdlPv@@Base+0xc60>
   2f8bc:	bl	9460 <__cxa_end_cleanup@plt>
   2f8c0:	bl	95d4 <__stack_chk_fail@plt>
   2f8c4:	b	2f8b4 <fputs@plt+0x261b4>
   2f8c8:	add	r0, sp, #56	; 0x38
   2f8cc:	bl	49cb0 <_ZdlPv@@Base+0xc60>
   2f8d0:	b	2f8b4 <fputs@plt+0x261b4>
   2f8d4:	add	r0, sp, #20
   2f8d8:	bl	49cb0 <_ZdlPv@@Base+0xc60>
   2f8dc:	b	2f8b4 <fputs@plt+0x261b4>
   2f8e0:	add	r0, sp, #44	; 0x2c
   2f8e4:	bl	49cb0 <_ZdlPv@@Base+0xc60>
   2f8e8:	b	2f8b4 <fputs@plt+0x261b4>
   2f8ec:	add	r3, r3, #2
   2f8f0:	push	{r4, r5}
   2f8f4:	lsl	ip, r3, #3
   2f8f8:	add	r0, r1, ip
   2f8fc:	ldr	r4, [r0, #8]
   2f900:	ldr	r5, [r0, #4]
   2f904:	cmp	r4, #0
   2f908:	beq	2f944 <fputs@plt+0x26244>
   2f90c:	add	ip, r2, ip
   2f910:	add	r0, ip, #4
   2f914:	ldr	r4, [r0, #4]
   2f918:	cmp	r4, #0
   2f91c:	bne	2f94c <fputs@plt+0x2624c>
   2f920:	lsl	r3, r3, #3
   2f924:	add	r2, r2, r3
   2f928:	ldr	r2, [r2, #8]
   2f92c:	cmp	r2, #0
   2f930:	addeq	r3, r1, r3
   2f934:	moveq	r2, #1
   2f938:	ldreq	r3, [r3, #4]
   2f93c:	streq	r2, [r0, #4]
   2f940:	streq	r3, [ip, #4]
   2f944:	pop	{r4, r5}
   2f948:	bx	lr
   2f94c:	ldr	r4, [ip, #4]
   2f950:	cmp	r5, r4
   2f954:	bne	2f920 <fputs@plt+0x26220>
   2f958:	b	2f944 <fputs@plt+0x26244>
   2f95c:	add	r3, r3, #6
   2f960:	push	{r4, r5, r6, lr}
   2f964:	lsl	ip, r3, #3
   2f968:	add	r0, r1, ip
   2f96c:	movw	r4, #3232	; 0xca0
   2f970:	movt	r4, #7
   2f974:	sub	sp, sp, #8
   2f978:	ldmib	r0, {r0, r6}
   2f97c:	ldr	r5, [r4]
   2f980:	cmp	r6, #0
   2f984:	str	r5, [sp, #4]
   2f988:	beq	2f9e4 <fputs@plt+0x262e4>
   2f98c:	add	r5, r2, ip
   2f990:	add	r6, r5, #4
   2f994:	ldr	ip, [r6, #4]
   2f998:	cmp	ip, #0
   2f99c:	bne	2f9fc <fputs@plt+0x262fc>
   2f9a0:	lsl	r3, r3, #3
   2f9a4:	add	r2, r2, r3
   2f9a8:	ldr	r2, [r2, #8]
   2f9ac:	cmp	r2, #0
   2f9b0:	bne	2f9e4 <fputs@plt+0x262e4>
   2f9b4:	add	r3, r1, r3
   2f9b8:	mov	r0, sp
   2f9bc:	ldr	r1, [r3, #4]
   2f9c0:	bl	408ac <fputs@plt+0x371ac>
   2f9c4:	movw	r3, #45508	; 0xb1c4
   2f9c8:	movt	r3, #6
   2f9cc:	ldr	r2, [sp]
   2f9d0:	mov	r1, #1
   2f9d4:	str	r1, [r6, #4]
   2f9d8:	ldr	r3, [r3]
   2f9dc:	mul	r3, r3, r2
   2f9e0:	str	r3, [r5, #4]
   2f9e4:	ldr	r2, [sp, #4]
   2f9e8:	ldr	r3, [r4]
   2f9ec:	cmp	r2, r3
   2f9f0:	bne	2fa0c <fputs@plt+0x2630c>
   2f9f4:	add	sp, sp, #8
   2f9f8:	pop	{r4, r5, r6, pc}
   2f9fc:	ldr	ip, [r5, #4]
   2fa00:	cmp	ip, r0
   2fa04:	bne	2f9a0 <fputs@plt+0x262a0>
   2fa08:	b	2f9e4 <fputs@plt+0x262e4>
   2fa0c:	bl	95d4 <__stack_chk_fail@plt>
   2fa10:	lsl	r3, r3, #3
   2fa14:	add	r0, r1, r3
   2fa18:	push	{r4, r5}
   2fa1c:	ldmib	r0, {r4, ip}
   2fa20:	cmp	ip, #0
   2fa24:	beq	2fa5c <fputs@plt+0x2635c>
   2fa28:	add	r0, r2, r3
   2fa2c:	add	ip, r0, #4
   2fa30:	ldr	r5, [ip, #4]
   2fa34:	cmp	r5, #0
   2fa38:	bne	2fa64 <fputs@plt+0x26364>
   2fa3c:	add	r2, r2, r3
   2fa40:	ldr	r2, [r2, #8]
   2fa44:	cmp	r2, #0
   2fa48:	addeq	r3, r1, r3
   2fa4c:	moveq	r2, #1
   2fa50:	ldreq	r3, [r3, #4]
   2fa54:	streq	r2, [ip, #4]
   2fa58:	streq	r3, [r0, #4]
   2fa5c:	pop	{r4, r5}
   2fa60:	bx	lr
   2fa64:	ldr	r5, [r0, #4]
   2fa68:	cmp	r4, r5
   2fa6c:	bne	2fa3c <fputs@plt+0x2633c>
   2fa70:	b	2fa5c <fputs@plt+0x2635c>
   2fa74:	add	ip, r3, #5
   2fa78:	push	{r4, r5, r6, r7, r8, lr}
   2fa7c:	lsl	ip, ip, #4
   2fa80:	movw	r4, #3232	; 0xca0
   2fa84:	movt	r4, #7
   2fa88:	add	r1, r1, ip
   2fa8c:	mov	r7, r3
   2fa90:	add	r5, r1, #4
   2fa94:	ldr	r3, [r4]
   2fa98:	sub	sp, sp, #24
   2fa9c:	add	ip, r2, ip
   2faa0:	mov	r1, r5
   2faa4:	add	r0, sp, #4
   2faa8:	add	r6, ip, #4
   2faac:	mov	r8, r2
   2fab0:	str	r3, [sp, #20]
   2fab4:	bl	49c58 <_ZdlPv@@Base+0xc08>
   2fab8:	ldr	r3, [r5, #12]
   2fabc:	mov	r0, r6
   2fac0:	add	r1, sp, #4
   2fac4:	str	r3, [sp, #16]
   2fac8:	bl	2f0ac <fputs@plt+0x259ac>
   2facc:	cmp	r0, #0
   2fad0:	beq	2fae4 <fputs@plt+0x263e4>
   2fad4:	add	r7, r8, r7, lsl #4
   2fad8:	ldr	r3, [r7, #96]	; 0x60
   2fadc:	cmp	r3, #0
   2fae0:	beq	2fb04 <fputs@plt+0x26404>
   2fae4:	add	r0, sp, #4
   2fae8:	bl	49cb0 <_ZdlPv@@Base+0xc60>
   2faec:	ldr	r2, [sp, #20]
   2faf0:	ldr	r3, [r4]
   2faf4:	cmp	r2, r3
   2faf8:	bne	2fb30 <fputs@plt+0x26430>
   2fafc:	add	sp, sp, #24
   2fb00:	pop	{r4, r5, r6, r7, r8, pc}
   2fb04:	add	r0, sp, #4
   2fb08:	bl	49cb0 <_ZdlPv@@Base+0xc60>
   2fb0c:	mov	r1, r5
   2fb10:	add	r0, sp, #4
   2fb14:	bl	49c58 <_ZdlPv@@Base+0xc08>
   2fb18:	mov	r3, #1
   2fb1c:	mov	r0, r6
   2fb20:	str	r3, [r6, #12]
   2fb24:	add	r1, sp, #4
   2fb28:	bl	49cd0 <_ZdlPv@@Base+0xc80>
   2fb2c:	b	2fae4 <fputs@plt+0x263e4>
   2fb30:	bl	95d4 <__stack_chk_fail@plt>
   2fb34:	add	r0, sp, #4
   2fb38:	bl	49cb0 <_ZdlPv@@Base+0xc60>
   2fb3c:	bl	9460 <__cxa_end_cleanup@plt>
   2fb40:	cmp	r2, #0
   2fb44:	cmpne	r1, #0
   2fb48:	push	{r4, r5, r6, r7, r8, lr}
   2fb4c:	mov	r4, r1
   2fb50:	mov	r5, r2
   2fb54:	movne	r7, #0
   2fb58:	moveq	r7, #1
   2fb5c:	mov	r6, r0
   2fb60:	popeq	{r4, r5, r6, r7, r8, pc}
   2fb64:	mov	r1, r2
   2fb68:	mov	r3, r7
   2fb6c:	mov	r2, r4
   2fb70:	bl	2fa10 <fputs@plt+0x26310>
   2fb74:	mov	r0, r6
   2fb78:	mov	r1, r5
   2fb7c:	mov	r2, r4
   2fb80:	mov	r3, #1
   2fb84:	bl	2fa10 <fputs@plt+0x26310>
   2fb88:	mov	r0, r6
   2fb8c:	mov	r1, r5
   2fb90:	mov	r2, r4
   2fb94:	mov	r3, r7
   2fb98:	bl	2f8ec <fputs@plt+0x261ec>
   2fb9c:	mov	r0, r6
   2fba0:	mov	r1, r5
   2fba4:	mov	r2, r4
   2fba8:	mov	r3, #1
   2fbac:	bl	2f95c <fputs@plt+0x2625c>
   2fbb0:	mov	r0, r6
   2fbb4:	mov	r1, r5
   2fbb8:	mov	r2, r4
   2fbbc:	mov	r3, #2
   2fbc0:	bl	2f95c <fputs@plt+0x2625c>
   2fbc4:	mov	r0, r6
   2fbc8:	mov	r1, r5
   2fbcc:	mov	r2, r4
   2fbd0:	mov	r3, #1
   2fbd4:	bl	2f8ec <fputs@plt+0x261ec>
   2fbd8:	mov	r0, r6
   2fbdc:	mov	r1, r5
   2fbe0:	mov	r2, r4
   2fbe4:	mov	r3, #3
   2fbe8:	bl	2f8ec <fputs@plt+0x261ec>
   2fbec:	mov	r0, r6
   2fbf0:	mov	r1, r5
   2fbf4:	mov	r2, r4
   2fbf8:	mov	r3, r7
   2fbfc:	bl	2fa74 <fputs@plt+0x26374>
   2fc00:	mov	r0, r6
   2fc04:	mov	r1, r5
   2fc08:	mov	r2, r4
   2fc0c:	mov	r3, #3
   2fc10:	bl	2f95c <fputs@plt+0x2625c>
   2fc14:	mov	r0, r6
   2fc18:	mov	r1, r5
   2fc1c:	mov	r2, r4
   2fc20:	mov	r3, #2
   2fc24:	pop	{r4, r5, r6, r7, r8, lr}
   2fc28:	b	2f8ec <fputs@plt+0x261ec>
   2fc2c:	mov	r2, #0
   2fc30:	str	r2, [r0]
   2fc34:	str	r2, [r0, #4]
   2fc38:	bx	lr
   2fc3c:	str	r2, [r0]
   2fc40:	str	r1, [r0, #4]
   2fc44:	bx	lr
   2fc48:	push	{r3, r4, r5, r6, r7, lr}
   2fc4c:	mov	r6, r0
   2fc50:	ldr	r7, [r0, #4]
   2fc54:	cmp	r7, #0
   2fc58:	beq	2fc88 <fputs@plt+0x26588>
   2fc5c:	add	r5, r7, #84	; 0x54
   2fc60:	mov	r4, r5
   2fc64:	mov	r0, r5
   2fc68:	b	2fc70 <fputs@plt+0x26570>
   2fc6c:	mov	r0, r4
   2fc70:	bl	49cb0 <_ZdlPv@@Base+0xc60>
   2fc74:	cmp	r5, r4
   2fc78:	sub	r4, r4, #16
   2fc7c:	bne	2fc6c <fputs@plt+0x2656c>
   2fc80:	mov	r0, r7
   2fc84:	bl	49050 <_ZdlPv@@Base>
   2fc88:	ldr	r4, [r6]
   2fc8c:	cmp	r4, #0
   2fc90:	beq	2fca4 <fputs@plt+0x265a4>
   2fc94:	mov	r0, r4
   2fc98:	bl	2fc48 <fputs@plt+0x26548>
   2fc9c:	mov	r0, r4
   2fca0:	bl	49050 <_ZdlPv@@Base>
   2fca4:	mov	r0, r6
   2fca8:	pop	{r3, r4, r5, r6, r7, pc}
   2fcac:	push	{r3, r4, r5, lr}
   2fcb0:	mov	r4, r0
   2fcb4:	mov	r3, #0
   2fcb8:	mov	r0, #100	; 0x64
   2fcbc:	str	r3, [r4, #4]
   2fcc0:	bl	49000 <_Znwj@@Base>
   2fcc4:	mov	r5, r0
   2fcc8:	bl	2f1d8 <fputs@plt+0x25ad8>
   2fccc:	str	r5, [r4]
   2fcd0:	mov	r0, r4
   2fcd4:	pop	{r3, r4, r5, pc}
   2fcd8:	mov	r0, r5
   2fcdc:	bl	49050 <_ZdlPv@@Base>
   2fce0:	bl	9460 <__cxa_end_cleanup@plt>
   2fce4:	push	{r3, r4, r5, r6, r7, lr}
   2fce8:	mov	r6, r0
   2fcec:	ldr	r7, [r0]
   2fcf0:	cmp	r7, #0
   2fcf4:	beq	2fd24 <fputs@plt+0x26624>
   2fcf8:	add	r5, r7, #84	; 0x54
   2fcfc:	mov	r4, r5
   2fd00:	mov	r0, r5
   2fd04:	b	2fd0c <fputs@plt+0x2660c>
   2fd08:	mov	r0, r4
   2fd0c:	bl	49cb0 <_ZdlPv@@Base+0xc60>
   2fd10:	cmp	r5, r4
   2fd14:	sub	r4, r4, #16
   2fd18:	bne	2fd08 <fputs@plt+0x26608>
   2fd1c:	mov	r0, r7
   2fd20:	bl	49050 <_ZdlPv@@Base>
   2fd24:	ldr	r4, [r6, #4]
   2fd28:	cmp	r4, #0
   2fd2c:	beq	2fd40 <fputs@plt+0x26640>
   2fd30:	mov	r0, r4
   2fd34:	bl	2fc48 <fputs@plt+0x26548>
   2fd38:	mov	r0, r4
   2fd3c:	bl	49050 <_ZdlPv@@Base>
   2fd40:	mov	r0, r6
   2fd44:	pop	{r3, r4, r5, r6, r7, pc}
   2fd48:	movw	r3, #14896	; 0x3a30
   2fd4c:	movt	r3, #7
   2fd50:	push	{r4, r5, r6, lr}
   2fd54:	mov	r5, r0
   2fd58:	ldr	r3, [r3]
   2fd5c:	mov	r6, r1
   2fd60:	cmp	r3, #0
   2fd64:	popeq	{r4, r5, r6, pc}
   2fd68:	movw	r3, #3644	; 0xe3c
   2fd6c:	movt	r3, #7
   2fd70:	movw	r4, #3344	; 0xd10
   2fd74:	movt	r4, #7
   2fd78:	ldr	r3, [r3]
   2fd7c:	cmp	r3, #0
   2fd80:	bne	2fda4 <fputs@plt+0x266a4>
   2fd84:	ldr	r0, [r4]
   2fd88:	bl	94c0 <fflush@plt>
   2fd8c:	mov	r0, #8
   2fd90:	bl	49000 <_Znwj@@Base>
   2fd94:	ldr	r2, [r5, #4]
   2fd98:	stm	r0, {r2, r6}
   2fd9c:	str	r0, [r5, #4]
   2fda0:	pop	{r4, r5, r6, pc}
   2fda4:	movw	r2, #63644	; 0xf89c
   2fda8:	mov	r1, #1
   2fdac:	ldr	r0, [r4]
   2fdb0:	movt	r2, #4
   2fdb4:	ldr	r3, [r6]
   2fdb8:	bl	95e0 <__fprintf_chk@plt>
   2fdbc:	b	2fd84 <fputs@plt+0x26684>
   2fdc0:	push	{r3, r4, r5, lr}
   2fdc4:	movw	r3, #14896	; 0x3a30
   2fdc8:	movt	r3, #7
   2fdcc:	mov	r5, r0
   2fdd0:	ldr	r3, [r3]
   2fdd4:	cmp	r3, #0
   2fdd8:	popeq	{r3, r4, r5, pc}
   2fddc:	movw	r3, #3644	; 0xe3c
   2fde0:	movt	r3, #7
   2fde4:	movw	r4, #3344	; 0xd10
   2fde8:	movt	r4, #7
   2fdec:	ldr	r3, [r3]
   2fdf0:	cmp	r3, #0
   2fdf4:	bne	2fe34 <fputs@plt+0x26734>
   2fdf8:	ldr	r0, [r4]
   2fdfc:	bl	94c0 <fflush@plt>
   2fe00:	ldr	r4, [r5, #4]
   2fe04:	cmp	r4, #0
   2fe08:	beq	2fe50 <fputs@plt+0x26750>
   2fe0c:	ldr	r2, [r4]
   2fe10:	mov	r3, #0
   2fe14:	mov	r0, r4
   2fe18:	str	r3, [r4, #4]
   2fe1c:	str	r2, [r5, #4]
   2fe20:	str	r3, [r4]
   2fe24:	bl	2fc48 <fputs@plt+0x26548>
   2fe28:	mov	r0, r4
   2fe2c:	pop	{r3, r4, r5, lr}
   2fe30:	b	49050 <_ZdlPv@@Base>
   2fe34:	movw	r0, #63668	; 0xf8b4
   2fe38:	mov	r1, #1
   2fe3c:	ldr	r3, [r4]
   2fe40:	mov	r2, #17
   2fe44:	movt	r0, #4
   2fe48:	bl	9580 <fwrite@plt>
   2fe4c:	b	2fdf8 <fputs@plt+0x266f8>
   2fe50:	movw	r1, #18728	; 0x4928
   2fe54:	movt	r1, #7
   2fe58:	movw	r0, #63688	; 0xf8c8
   2fe5c:	movt	r0, #4
   2fe60:	mov	r2, r1
   2fe64:	mov	r3, r1
   2fe68:	bl	21c44 <fputs@plt+0x18544>
   2fe6c:	ldr	r4, [r5, #4]
   2fe70:	b	2fe0c <fputs@plt+0x2670c>
   2fe74:	ldr	r3, [r0, #4]
   2fe78:	push	{r4, r5, r6, lr}
   2fe7c:	cmp	r3, #0
   2fe80:	mov	r5, r0
   2fe84:	mov	r4, r1
   2fe88:	mov	r6, r2
   2fe8c:	popeq	{r4, r5, r6, pc}
   2fe90:	ldr	r1, [r3, #4]
   2fe94:	cmp	r1, #0
   2fe98:	popeq	{r4, r5, r6, pc}
   2fe9c:	ldr	r3, [r4, #56]	; 0x38
   2fea0:	cmp	r3, #0
   2fea4:	beq	2fec0 <fputs@plt+0x267c0>
   2fea8:	ldr	r3, [r1, #56]	; 0x38
   2feac:	cmp	r3, #0
   2feb0:	ldrne	r3, [r1, #52]	; 0x34
   2feb4:	ldrne	r2, [r4, #52]	; 0x34
   2feb8:	addne	r3, r2, r3
   2febc:	strne	r3, [r4, #52]	; 0x34
   2fec0:	mov	r0, r4
   2fec4:	mov	r2, r4
   2fec8:	mov	r3, #0
   2fecc:	bl	2f8ec <fputs@plt+0x261ec>
   2fed0:	ldr	r1, [r5, #4]
   2fed4:	mov	r0, r4
   2fed8:	mov	r2, r4
   2fedc:	mov	r3, #1
   2fee0:	ldr	r1, [r1, #4]
   2fee4:	bl	2f95c <fputs@plt+0x2625c>
   2fee8:	ldr	r1, [r5, #4]
   2feec:	mov	r0, r4
   2fef0:	mov	r2, r4
   2fef4:	mov	r3, #2
   2fef8:	ldr	r1, [r1, #4]
   2fefc:	bl	2f95c <fputs@plt+0x2625c>
   2ff00:	ldr	r1, [r5, #4]
   2ff04:	mov	r0, r4
   2ff08:	mov	r2, r4
   2ff0c:	mov	r3, #1
   2ff10:	ldr	r1, [r1, #4]
   2ff14:	bl	2f8ec <fputs@plt+0x261ec>
   2ff18:	ldr	r1, [r5, #4]
   2ff1c:	mov	r0, r4
   2ff20:	mov	r2, r4
   2ff24:	mov	r3, #0
   2ff28:	ldr	r1, [r1, #4]
   2ff2c:	bl	2fa74 <fputs@plt+0x26374>
   2ff30:	ldr	r1, [r5, #4]
   2ff34:	mov	r0, r4
   2ff38:	mov	r2, r4
   2ff3c:	mov	r3, #3
   2ff40:	ldr	r1, [r1, #4]
   2ff44:	bl	2f95c <fputs@plt+0x2625c>
   2ff48:	ldr	r1, [r5, #4]
   2ff4c:	mov	r2, r4
   2ff50:	mov	r3, #2
   2ff54:	mov	r0, r4
   2ff58:	ldr	r1, [r1, #4]
   2ff5c:	bl	2f8ec <fputs@plt+0x261ec>
   2ff60:	ldr	r3, [r5, #4]
   2ff64:	ldr	r3, [r3, #4]
   2ff68:	ldr	r2, [r3, #16]
   2ff6c:	cmp	r2, #0
   2ff70:	beq	2ffec <fputs@plt+0x268ec>
   2ff74:	ldr	r2, [r3, #12]
   2ff78:	cmp	r2, #0
   2ff7c:	beq	2ffec <fputs@plt+0x268ec>
   2ff80:	cmp	r6, #0
   2ff84:	movne	r2, #0
   2ff88:	strne	r2, [r3, #12]
   2ff8c:	movw	r2, #3644	; 0xe3c
   2ff90:	movt	r2, #7
   2ff94:	movne	r1, #1
   2ff98:	strne	r1, [r3, #16]
   2ff9c:	ldr	r2, [r2]
   2ffa0:	mov	r1, #1
   2ffa4:	str	r1, [r4, #16]
   2ffa8:	cmp	r2, #0
   2ffac:	str	r1, [r4, #12]
   2ffb0:	bne	30014 <fputs@plt+0x26914>
   2ffb4:	ldr	r2, [r3, #8]
   2ffb8:	cmp	r2, #0
   2ffbc:	popeq	{r4, r5, r6, pc}
   2ffc0:	ldr	r2, [r3, #4]
   2ffc4:	cmp	r2, #0
   2ffc8:	popeq	{r4, r5, r6, pc}
   2ffcc:	cmp	r6, #0
   2ffd0:	movne	r1, #0
   2ffd4:	movne	r2, #1
   2ffd8:	stmibne	r3, {r1, r2}
   2ffdc:	mov	r3, #1
   2ffe0:	str	r3, [r4, #8]
   2ffe4:	str	r3, [r4, #4]
   2ffe8:	pop	{r4, r5, r6, pc}
   2ffec:	ldr	r2, [r4, #16]
   2fff0:	cmp	r2, #0
   2fff4:	beq	2ffb4 <fputs@plt+0x268b4>
   2fff8:	ldr	r2, [r4, #12]
   2fffc:	cmp	r2, #0
   30000:	beq	2ffb4 <fputs@plt+0x268b4>
   30004:	ldr	r2, [r4, #40]	; 0x28
   30008:	cmp	r2, #0
   3000c:	streq	r2, [r4, #16]
   30010:	b	2ffb4 <fputs@plt+0x268b4>
   30014:	movw	r2, #3344	; 0xd10
   30018:	movt	r2, #7
   3001c:	ldr	r3, [r3]
   30020:	ldr	r0, [r2]
   30024:	movw	r2, #63716	; 0xf8e4
   30028:	movt	r2, #4
   3002c:	bl	95e0 <__fprintf_chk@plt>
   30030:	ldr	r3, [r5, #4]
   30034:	ldr	r3, [r3, #4]
   30038:	b	2ffb4 <fputs@plt+0x268b4>
   3003c:	movw	ip, #14896	; 0x3a30
   30040:	movt	ip, #7
   30044:	push	{r4, r5, r6, r7, r8, r9, lr}
   30048:	movw	r4, #3232	; 0xca0
   3004c:	movt	r4, #7
   30050:	ldr	ip, [ip]
   30054:	sub	sp, sp, #36	; 0x24
   30058:	mov	r9, r1
   3005c:	ldr	r7, [r4]
   30060:	cmp	ip, #0
   30064:	mov	r6, r2
   30068:	mov	r5, r3
   3006c:	mov	r8, r0
   30070:	str	r7, [sp, #28]
   30074:	beq	30174 <fputs@plt+0x26a74>
   30078:	cmp	r2, #0
   3007c:	beq	30174 <fputs@plt+0x26a74>
   30080:	mov	r1, r2
   30084:	mov	r2, #1
   30088:	bl	2fe74 <fputs@plt+0x26774>
   3008c:	mov	r2, r6
   30090:	ldr	r0, [r8]
   30094:	mov	r1, r9
   30098:	bl	2f3cc <fputs@plt+0x25ccc>
   3009c:	ldr	r2, [r8]
   300a0:	ldr	r3, [r2, #8]
   300a4:	cmp	r3, #0
   300a8:	beq	3018c <fputs@plt+0x26a8c>
   300ac:	ldr	r3, [r2, #4]
   300b0:	cmp	r3, #0
   300b4:	beq	3018c <fputs@plt+0x26a8c>
   300b8:	ldr	r3, [r2, #80]	; 0x50
   300bc:	cmp	r3, #0
   300c0:	movne	r3, #0
   300c4:	strne	r3, [r2, #80]	; 0x50
   300c8:	ldr	r3, [r2, #32]
   300cc:	cmp	r3, #0
   300d0:	beq	300e4 <fputs@plt+0x269e4>
   300d4:	ldr	r3, [r2, #28]
   300d8:	cmp	r3, #0
   300dc:	movgt	r3, #0
   300e0:	strgt	r3, [r2, #32]
   300e4:	ldr	r3, [r2, #40]	; 0x28
   300e8:	cmp	r3, #0
   300ec:	bne	301a8 <fputs@plt+0x26aa8>
   300f0:	mov	r3, #0
   300f4:	mov	r1, #1
   300f8:	str	r3, [r2, #12]
   300fc:	add	r0, sp, #16
   30100:	str	r1, [r2, #16]
   30104:	str	r1, [r2, #8]
   30108:	str	r1, [r2, #48]	; 0x30
   3010c:	movw	r1, #63372	; 0xf78c
   30110:	str	r3, [r2, #4]
   30114:	movt	r1, #4
   30118:	str	r3, [r2, #44]	; 0x2c
   3011c:	bl	49bc4 <_ZdlPv@@Base+0xb74>
   30120:	ldr	r2, [r5, #4]
   30124:	ldr	r3, [sp, #20]
   30128:	ldr	r0, [r5]
   3012c:	cmp	r2, r3
   30130:	ldr	r1, [sp, #16]
   30134:	beq	301bc <fputs@plt+0x26abc>
   30138:	add	r0, sp, #16
   3013c:	bl	49cb0 <_ZdlPv@@Base+0xc60>
   30140:	add	r3, sp, #32
   30144:	ldm	r5, {r1, r2}
   30148:	mov	ip, #0
   3014c:	mov	r0, #1
   30150:	strb	ip, [r3, #-17]!	; 0xffffffef
   30154:	str	r0, [sp]
   30158:	add	r0, sp, #16
   3015c:	bl	49f90 <_ZdlPv@@Base+0xf40>
   30160:	mov	r1, r9
   30164:	ldr	r0, [sp, #16]
   30168:	bl	9700 <fputs@plt>
   3016c:	add	r0, sp, #16
   30170:	bl	49cb0 <_ZdlPv@@Base+0xc60>
   30174:	ldr	r2, [sp, #28]
   30178:	ldr	r3, [r4]
   3017c:	cmp	r2, r3
   30180:	bne	301d4 <fputs@plt+0x26ad4>
   30184:	add	sp, sp, #36	; 0x24
   30188:	pop	{r4, r5, r6, r7, r8, r9, pc}
   3018c:	ldr	r3, [r2, #16]
   30190:	cmp	r3, #0
   30194:	beq	300f0 <fputs@plt+0x269f0>
   30198:	ldr	r3, [r2, #12]
   3019c:	cmp	r3, #0
   301a0:	beq	300f0 <fputs@plt+0x269f0>
   301a4:	b	300b8 <fputs@plt+0x269b8>
   301a8:	ldr	r3, [r2, #36]	; 0x24
   301ac:	cmp	r3, #0
   301b0:	movgt	r3, #0
   301b4:	strgt	r3, [r2, #40]	; 0x28
   301b8:	b	300f0 <fputs@plt+0x269f0>
   301bc:	cmp	r2, #0
   301c0:	beq	3016c <fputs@plt+0x26a6c>
   301c4:	bl	9394 <memcmp@plt>
   301c8:	cmp	r0, #0
   301cc:	bne	30138 <fputs@plt+0x26a38>
   301d0:	b	3016c <fputs@plt+0x26a6c>
   301d4:	bl	95d4 <__stack_chk_fail@plt>
   301d8:	add	r0, sp, #16
   301dc:	bl	49cb0 <_ZdlPv@@Base+0xc60>
   301e0:	bl	9460 <__cxa_end_cleanup@plt>
   301e4:	push	{r3, r4, r5, lr}
   301e8:	movw	r4, #3344	; 0xd10
   301ec:	movt	r4, #7
   301f0:	mov	r5, r0
   301f4:	mov	r1, #1
   301f8:	movw	r0, #63752	; 0xf908
   301fc:	ldr	r3, [r4]
   30200:	mov	r2, #8
   30204:	movt	r0, #4
   30208:	bl	9580 <fwrite@plt>
   3020c:	ldr	r3, [r5, #16]
   30210:	cmp	r3, #0
   30214:	beq	30248 <fputs@plt+0x26b48>
   30218:	ldr	r3, [r5, #12]
   3021c:	cmp	r3, #0
   30220:	ldr	r3, [r4]
   30224:	movwne	r0, #63764	; 0xf914
   30228:	movweq	r0, #63772	; 0xf91c
   3022c:	movne	r1, #1
   30230:	movtne	r0, #4
   30234:	movne	r2, #4
   30238:	moveq	r1, #1
   3023c:	movteq	r0, #4
   30240:	moveq	r2, #5
   30244:	bl	9580 <fwrite@plt>
   30248:	ldr	r3, [r5, #8]
   3024c:	cmp	r3, #0
   30250:	beq	30284 <fputs@plt+0x26b84>
   30254:	ldr	r3, [r5, #4]
   30258:	cmp	r3, #0
   3025c:	ldr	r3, [r4]
   30260:	movwne	r0, #63780	; 0xf924
   30264:	movweq	r0, #63788	; 0xf92c
   30268:	movne	r1, #1
   3026c:	movtne	r0, #4
   30270:	movne	r2, #5
   30274:	moveq	r1, #1
   30278:	movteq	r0, #4
   3027c:	moveq	r2, #6
   30280:	bl	9580 <fwrite@plt>
   30284:	ldr	r3, [r5, #48]	; 0x30
   30288:	cmp	r3, #0
   3028c:	beq	302b4 <fputs@plt+0x26bb4>
   30290:	ldr	r3, [r5, #44]	; 0x2c
   30294:	cmp	r3, #0
   30298:	bne	302cc <fputs@plt+0x26bcc>
   3029c:	movw	r0, #63804	; 0xf93c
   302a0:	mov	r1, #1
   302a4:	movt	r0, #4
   302a8:	mov	r2, #5
   302ac:	ldr	r3, [r4]
   302b0:	bl	9580 <fwrite@plt>
   302b4:	ldr	r1, [r4]
   302b8:	mov	r0, #62	; 0x3e
   302bc:	bl	95ec <fputc@plt>
   302c0:	ldr	r0, [r4]
   302c4:	pop	{r3, r4, r5, lr}
   302c8:	b	94c0 <fflush@plt>
   302cc:	movw	r2, #63796	; 0xf934
   302d0:	ldr	r0, [r4]
   302d4:	movt	r2, #4
   302d8:	mov	r1, #1
   302dc:	bl	95e0 <__fprintf_chk@plt>
   302e0:	b	302b4 <fputs@plt+0x26bb4>
   302e4:	add	r1, r1, #2
   302e8:	ldr	r3, [r0]
   302ec:	lsl	r1, r1, #3
   302f0:	add	r2, r2, r1
   302f4:	ldr	r0, [r2, #8]
   302f8:	ldr	r2, [r2, #4]
   302fc:	cmp	r0, #0
   30300:	bxeq	lr
   30304:	add	r1, r3, r1
   30308:	ldr	r3, [r1, #8]
   3030c:	cmp	r3, #0
   30310:	beq	30324 <fputs@plt+0x26c24>
   30314:	ldr	r0, [r1, #4]
   30318:	subs	r0, r2, r0
   3031c:	movne	r0, #1
   30320:	bx	lr
   30324:	mov	r0, #1
   30328:	bx	lr
   3032c:	add	r1, r1, #6
   30330:	ldr	r3, [r0]
   30334:	lsl	r1, r1, #3
   30338:	add	r2, r2, r1
   3033c:	ldr	r0, [r2, #8]
   30340:	ldr	r2, [r2, #4]
   30344:	cmp	r0, #0
   30348:	bxeq	lr
   3034c:	add	r1, r3, r1
   30350:	ldr	r3, [r1, #8]
   30354:	cmp	r3, #0
   30358:	beq	3036c <fputs@plt+0x26c6c>
   3035c:	ldr	r0, [r1, #4]
   30360:	subs	r0, r2, r0
   30364:	movne	r0, #1
   30368:	bx	lr
   3036c:	mov	r0, #1
   30370:	bx	lr
   30374:	lsl	r1, r1, #3
   30378:	ldr	r3, [r0]
   3037c:	add	r2, r2, r1
   30380:	ldr	r0, [r2, #8]
   30384:	ldr	r2, [r2, #4]
   30388:	cmp	r0, #0
   3038c:	bxeq	lr
   30390:	add	r1, r3, r1
   30394:	ldr	r3, [r1, #8]
   30398:	cmp	r3, #0
   3039c:	beq	303b0 <fputs@plt+0x26cb0>
   303a0:	ldr	r0, [r1, #4]
   303a4:	subs	r0, r2, r0
   303a8:	movne	r0, #1
   303ac:	bx	lr
   303b0:	mov	r0, #1
   303b4:	bx	lr
   303b8:	add	r1, r1, #5
   303bc:	push	{r4, r5, r6, lr}
   303c0:	lsl	r1, r1, #4
   303c4:	movw	r4, #3232	; 0xca0
   303c8:	movt	r4, #7
   303cc:	add	r2, r2, r1
   303d0:	ldr	r6, [r0]
   303d4:	add	r5, r2, #4
   303d8:	ldr	r3, [r4]
   303dc:	sub	sp, sp, #24
   303e0:	add	r1, r6, r1
   303e4:	add	r6, r1, #4
   303e8:	add	r0, sp, #4
   303ec:	mov	r1, r5
   303f0:	str	r3, [sp, #20]
   303f4:	bl	49c58 <_ZdlPv@@Base+0xc08>
   303f8:	ldr	r3, [r5, #12]
   303fc:	add	r1, sp, #4
   30400:	mov	r0, r6
   30404:	str	r3, [sp, #16]
   30408:	bl	2f0ac <fputs@plt+0x259ac>
   3040c:	mov	r5, r0
   30410:	add	r0, sp, #4
   30414:	bl	49cb0 <_ZdlPv@@Base+0xc60>
   30418:	ldr	r2, [sp, #20]
   3041c:	ldr	r3, [r4]
   30420:	mov	r0, r5
   30424:	cmp	r2, r3
   30428:	bne	30434 <fputs@plt+0x26d34>
   3042c:	add	sp, sp, #24
   30430:	pop	{r4, r5, r6, pc}
   30434:	bl	95d4 <__stack_chk_fail@plt>
   30438:	push	{r3, r4, r5, r6, r7, lr}
   3043c:	subs	r5, r1, #0
   30440:	mov	r4, r0
   30444:	beq	3061c <fputs@plt+0x26f1c>
   30448:	movw	r3, #14896	; 0x3a30
   3044c:	movt	r3, #7
   30450:	ldr	r6, [r3]
   30454:	cmp	r6, #0
   30458:	bne	30464 <fputs@plt+0x26d64>
   3045c:	mov	r0, r6
   30460:	pop	{r3, r4, r5, r6, r7, pc}
   30464:	mov	r0, #100	; 0x64
   30468:	bl	49000 <_Znwj@@Base>
   3046c:	mov	r1, r5
   30470:	mov	r7, r0
   30474:	bl	2f268 <fputs@plt+0x25b68>
   30478:	mov	r2, #0
   3047c:	mov	r0, r4
   30480:	mov	r1, r7
   30484:	bl	2fe74 <fputs@plt+0x26774>
   30488:	ldr	r2, [r7, #8]
   3048c:	ldr	r3, [r4]
   30490:	cmp	r2, #0
   30494:	ldr	r2, [r7, #4]
   30498:	beq	304ec <fputs@plt+0x26dec>
   3049c:	ldr	r1, [r3, #8]
   304a0:	cmp	r1, #0
   304a4:	beq	304b4 <fputs@plt+0x26db4>
   304a8:	ldr	r1, [r3, #4]
   304ac:	cmp	r2, r1
   304b0:	beq	304ec <fputs@plt+0x26dec>
   304b4:	mov	r6, #1
   304b8:	add	r5, r7, #84	; 0x54
   304bc:	mov	r4, r5
   304c0:	mov	r0, r5
   304c4:	b	304cc <fputs@plt+0x26dcc>
   304c8:	mov	r0, r4
   304cc:	bl	49cb0 <_ZdlPv@@Base+0xc60>
   304d0:	cmp	r5, r4
   304d4:	sub	r4, r4, #16
   304d8:	bne	304c8 <fputs@plt+0x26dc8>
   304dc:	mov	r0, r7
   304e0:	bl	49050 <_ZdlPv@@Base>
   304e4:	mov	r0, r6
   304e8:	pop	{r3, r4, r5, r6, r7, pc}
   304ec:	ldr	r2, [r7, #16]
   304f0:	ldr	r1, [r7, #12]
   304f4:	cmp	r2, #0
   304f8:	beq	30514 <fputs@plt+0x26e14>
   304fc:	ldr	r2, [r3, #16]
   30500:	cmp	r2, #0
   30504:	beq	304b4 <fputs@plt+0x26db4>
   30508:	ldr	r2, [r3, #12]
   3050c:	cmp	r1, r2
   30510:	bne	304b4 <fputs@plt+0x26db4>
   30514:	ldr	r2, [r7, #24]
   30518:	ldr	r1, [r7, #20]
   3051c:	cmp	r2, #0
   30520:	beq	3053c <fputs@plt+0x26e3c>
   30524:	ldr	r2, [r3, #24]
   30528:	cmp	r2, #0
   3052c:	beq	304b4 <fputs@plt+0x26db4>
   30530:	ldr	r2, [r3, #20]
   30534:	cmp	r1, r2
   30538:	bne	304b4 <fputs@plt+0x26db4>
   3053c:	ldr	r2, [r7, #56]	; 0x38
   30540:	ldr	r1, [r7, #52]	; 0x34
   30544:	cmp	r2, #0
   30548:	bne	30628 <fputs@plt+0x26f28>
   3054c:	ldr	r2, [r7, #64]	; 0x40
   30550:	ldr	r1, [r7, #60]	; 0x3c
   30554:	cmp	r2, #0
   30558:	beq	30574 <fputs@plt+0x26e74>
   3055c:	ldr	r2, [r3, #64]	; 0x40
   30560:	cmp	r2, #0
   30564:	beq	304b4 <fputs@plt+0x26db4>
   30568:	ldr	r2, [r3, #60]	; 0x3c
   3056c:	cmp	r1, r2
   30570:	bne	304b4 <fputs@plt+0x26db4>
   30574:	ldr	r2, [r7, #72]	; 0x48
   30578:	ldr	r1, [r7, #68]	; 0x44
   3057c:	cmp	r2, #0
   30580:	beq	3059c <fputs@plt+0x26e9c>
   30584:	ldr	r2, [r3, #72]	; 0x48
   30588:	cmp	r2, #0
   3058c:	beq	304b4 <fputs@plt+0x26db4>
   30590:	ldr	r2, [r3, #68]	; 0x44
   30594:	cmp	r1, r2
   30598:	bne	304b4 <fputs@plt+0x26db4>
   3059c:	ldr	r2, [r7, #32]
   305a0:	ldr	r1, [r7, #28]
   305a4:	cmp	r2, #0
   305a8:	bne	30644 <fputs@plt+0x26f44>
   305ac:	ldr	r2, [r7, #48]	; 0x30
   305b0:	ldr	r1, [r7, #44]	; 0x2c
   305b4:	cmp	r2, #0
   305b8:	beq	305d4 <fputs@plt+0x26ed4>
   305bc:	ldr	r2, [r3, #48]	; 0x30
   305c0:	cmp	r2, #0
   305c4:	beq	304b4 <fputs@plt+0x26db4>
   305c8:	ldr	r3, [r3, #44]	; 0x2c
   305cc:	cmp	r1, r3
   305d0:	bne	304b4 <fputs@plt+0x26db4>
   305d4:	mov	r0, r4
   305d8:	mov	r1, #0
   305dc:	mov	r2, r7
   305e0:	bl	303b8 <fputs@plt+0x26cb8>
   305e4:	subs	r6, r0, #0
   305e8:	bne	304b4 <fputs@plt+0x26db4>
   305ec:	ldr	r2, [r7, #40]	; 0x28
   305f0:	ldr	r3, [r4]
   305f4:	cmp	r2, #0
   305f8:	ldr	r2, [r7, #36]	; 0x24
   305fc:	beq	304b8 <fputs@plt+0x26db8>
   30600:	ldr	r1, [r3, #40]	; 0x28
   30604:	cmp	r1, #0
   30608:	beq	304b4 <fputs@plt+0x26db4>
   3060c:	ldr	r3, [r3, #36]	; 0x24
   30610:	cmp	r2, r3
   30614:	bne	304b4 <fputs@plt+0x26db4>
   30618:	b	304b8 <fputs@plt+0x26db8>
   3061c:	mov	r6, r5
   30620:	mov	r0, r6
   30624:	pop	{r3, r4, r5, r6, r7, pc}
   30628:	ldr	r2, [r3, #56]	; 0x38
   3062c:	cmp	r2, #0
   30630:	beq	304b4 <fputs@plt+0x26db4>
   30634:	ldr	r2, [r3, #52]	; 0x34
   30638:	cmp	r1, r2
   3063c:	bne	304b4 <fputs@plt+0x26db4>
   30640:	b	3054c <fputs@plt+0x26e4c>
   30644:	ldr	r2, [r3, #32]
   30648:	cmp	r2, #0
   3064c:	beq	304b4 <fputs@plt+0x26db4>
   30650:	ldr	r2, [r3, #28]
   30654:	cmp	r1, r2
   30658:	bne	304b4 <fputs@plt+0x26db4>
   3065c:	b	305ac <fputs@plt+0x26eac>
   30660:	mov	r0, r7
   30664:	bl	49050 <_ZdlPv@@Base>
   30668:	bl	9460 <__cxa_end_cleanup@plt>
   3066c:	push	{r3, r4, r5, lr}
   30670:	mov	r0, r1
   30674:	mov	r4, r2
   30678:	mov	r5, r1
   3067c:	bl	94c0 <fflush@plt>
   30680:	ldr	r3, [r4, #4]
   30684:	ldr	r2, [r4, #8]
   30688:	cmp	r3, r2
   3068c:	blt	3069c <fputs@plt+0x26f9c>
   30690:	mov	r0, r4
   30694:	bl	49dfc <_ZdlPv@@Base+0xdac>
   30698:	ldr	r3, [r4, #4]
   3069c:	ldr	r2, [r4]
   306a0:	add	ip, r3, #1
   306a4:	mov	r0, #0
   306a8:	str	ip, [r4, #4]
   306ac:	mov	r1, r5
   306b0:	strb	r0, [r2, r3]
   306b4:	ldr	r0, [r4]
   306b8:	pop	{r3, r4, r5, lr}
   306bc:	b	9700 <fputs@plt>
   306c0:	mov	r2, #0
   306c4:	str	r2, [r0]
   306c8:	str	r2, [r0, #4]
   306cc:	str	r2, [r0, #8]
   306d0:	str	r2, [r0, #12]
   306d4:	bx	lr
   306d8:	bx	lr
   306dc:	ldr	r3, [r0]
   306e0:	mov	r2, #1
   306e4:	orr	r1, r3, r2, lsl r1
   306e8:	str	r1, [r0]
   306ec:	bx	lr
   306f0:	ldr	r3, [r0, #4]
   306f4:	mov	r2, #1
   306f8:	orr	r1, r3, r2, lsl r1
   306fc:	str	r1, [r0, #4]
   30700:	bx	lr
   30704:	ldr	r3, [r0, #8]
   30708:	mov	r2, #1
   3070c:	orr	r1, r3, r2, lsl r1
   30710:	str	r1, [r0, #8]
   30714:	bx	lr
   30718:	ldr	r3, [r0, #12]
   3071c:	mov	r2, #1
   30720:	orr	r1, r3, r2, lsl r1
   30724:	str	r1, [r0, #12]
   30728:	bx	lr
   3072c:	ldr	r3, [r0]
   30730:	mov	r2, #1
   30734:	bic	r1, r3, r2, lsl r1
   30738:	str	r1, [r0]
   3073c:	bx	lr
   30740:	ldr	r3, [r0, #4]
   30744:	mov	r2, #1
   30748:	bic	r1, r3, r2, lsl r1
   3074c:	str	r1, [r0, #4]
   30750:	bx	lr
   30754:	ldr	r3, [r0, #8]
   30758:	mov	r2, #1
   3075c:	bic	r1, r3, r2, lsl r1
   30760:	str	r1, [r0, #8]
   30764:	bx	lr
   30768:	ldr	r3, [r0, #12]
   3076c:	mov	r2, #1
   30770:	bic	r1, r3, r2, lsl r1
   30774:	str	r1, [r0, #12]
   30778:	bx	lr
   3077c:	ldr	r0, [r0]
   30780:	asr	r0, r0, r1
   30784:	and	r0, r0, #1
   30788:	bx	lr
   3078c:	ldr	r0, [r0, #4]
   30790:	asr	r0, r0, r1
   30794:	and	r0, r0, #1
   30798:	bx	lr
   3079c:	ldr	r0, [r0, #8]
   307a0:	asr	r0, r0, r1
   307a4:	and	r0, r0, #1
   307a8:	bx	lr
   307ac:	ldr	r0, [r0, #12]
   307b0:	asr	r0, r0, r1
   307b4:	and	r0, r0, #1
   307b8:	bx	lr
   307bc:	ldr	r3, [r0, #8]
   307c0:	add	r2, r3, r2
   307c4:	str	r2, [r0, #8]
   307c8:	bx	lr
   307cc:	ldr	r0, [r0, #8]
   307d0:	bx	lr
   307d4:	bx	lr
   307d8:	bx	lr
   307dc:	bx	lr
   307e0:	bx	lr
   307e4:	ldr	r0, [r0, #20]
   307e8:	bx	lr
   307ec:	push	{r4, r5, r6, lr}
   307f0:	mov	r4, r3
   307f4:	ldr	r5, [r0, #20]
   307f8:	sub	sp, sp, #16
   307fc:	cmp	r5, #0
   30800:	beq	3081c <fputs@plt+0x2711c>
   30804:	b	3082c <fputs@plt+0x2712c>
   30808:	ldr	r3, [r4]
   3080c:	mov	r0, r4
   30810:	ldr	r4, [r4, #4]
   30814:	ldr	r3, [r3, #4]
   30818:	blx	r3
   3081c:	cmp	r4, #0
   30820:	bne	30808 <fputs@plt+0x27108>
   30824:	add	sp, sp, #16
   30828:	pop	{r4, r5, r6, pc}
   3082c:	ldr	ip, [r0]
   30830:	ldr	r5, [sp, #32]
   30834:	ldr	r6, [sp, #36]	; 0x24
   30838:	ldr	lr, [sp, #40]	; 0x28
   3083c:	str	r5, [sp]
   30840:	str	r6, [sp, #4]
   30844:	str	lr, [sp, #8]
   30848:	ldr	ip, [ip, #52]	; 0x34
   3084c:	blx	ip
   30850:	b	3081c <fputs@plt+0x2711c>
   30854:	bx	lr
   30858:	push	{r3, lr}
   3085c:	ldr	r3, [r0]
   30860:	ldr	r3, [r3, #64]	; 0x40
   30864:	blx	r3
   30868:	pop	{r3, pc}
   3086c:	bx	lr
   30870:	ldr	r3, [r0]
   30874:	push	{r4, lr}
   30878:	mov	r4, r0
   3087c:	ldr	r3, [r3, #68]	; 0x44
   30880:	blx	r3
   30884:	ldr	r3, [r4, #24]
   30888:	cmp	r3, #0
   3088c:	moveq	r3, #1
   30890:	streq	r3, [r4, #24]
   30894:	pop	{r4, pc}
   30898:	ldr	r3, [r0]
   3089c:	push	{r4, lr}
   308a0:	mov	r4, r0
   308a4:	ldr	r3, [r3, #72]	; 0x48
   308a8:	blx	r3
   308ac:	mov	r3, #0
   308b0:	str	r3, [r4, #24]
   308b4:	pop	{r4, pc}
   308b8:	bx	lr
   308bc:	bx	lr
   308c0:	bx	lr
   308c4:	bx	lr
   308c8:	bx	lr
   308cc:	push	{r3, lr}
   308d0:	mov	r3, r1
   308d4:	ldr	r2, [r3]
   308d8:	mov	r1, r0
   308dc:	mov	r0, r3
   308e0:	ldr	r3, [r2, #160]	; 0xa0
   308e4:	blx	r3
   308e8:	pop	{r3, pc}
   308ec:	mov	r0, #0
   308f0:	bx	lr
   308f4:	ldr	r0, [r0, #32]
   308f8:	bx	lr
   308fc:	mov	r0, #0
   30900:	bx	lr
   30904:	ldr	r0, [r0, #36]	; 0x24
   30908:	bx	lr
   3090c:	mov	r0, #0
   30910:	bx	lr
   30914:	ldr	r0, [r0, #40]	; 0x28
   30918:	bx	lr
   3091c:	mov	r0, #0
   30920:	bx	lr
   30924:	bx	lr
   30928:	mov	r0, #0
   3092c:	bx	lr
   30930:	push	{r3, r4, r5, lr}
   30934:	mov	r4, r0
   30938:	ldr	r0, [r0, #48]	; 0x30
   3093c:	mov	r5, r1
   30940:	ldr	r3, [r0]
   30944:	ldr	r3, [r3, #96]	; 0x60
   30948:	blx	r3
   3094c:	ldr	r0, [r4, #52]	; 0x34
   30950:	mov	r1, r5
   30954:	ldr	r3, [r0]
   30958:	ldr	r3, [r3, #96]	; 0x60
   3095c:	blx	r3
   30960:	pop	{r3, r4, r5, pc}
   30964:	push	{r3, r4, r5, lr}
   30968:	mov	r4, r0
   3096c:	ldr	r0, [r0, #52]	; 0x34
   30970:	mov	r5, r2
   30974:	ldr	r3, [r0]
   30978:	ldr	r3, [r3, #92]	; 0x5c
   3097c:	blx	r3
   30980:	mov	r2, r5
   30984:	mov	r1, r0
   30988:	ldr	r0, [r4, #48]	; 0x30
   3098c:	ldr	ip, [r0]
   30990:	ldr	r3, [ip, #92]	; 0x5c
   30994:	blx	r3
   30998:	pop	{r3, r4, r5, pc}
   3099c:	push	{r3, r4, r5, lr}
   309a0:	mov	r4, r0
   309a4:	ldr	r0, [r0, #48]	; 0x30
   309a8:	mov	r5, r2
   309ac:	ldr	r3, [r0]
   309b0:	ldr	r3, [r3, #88]	; 0x58
   309b4:	blx	r3
   309b8:	mov	r2, r5
   309bc:	mov	r1, r0
   309c0:	ldr	r0, [r4, #52]	; 0x34
   309c4:	ldr	ip, [r0]
   309c8:	ldr	r3, [ip, #88]	; 0x58
   309cc:	blx	r3
   309d0:	ldr	r2, [r4]
   309d4:	mov	r3, #0
   309d8:	str	r3, [r4, #52]	; 0x34
   309dc:	str	r3, [r4, #48]	; 0x30
   309e0:	ldr	r3, [r2, #4]
   309e4:	mov	r5, r0
   309e8:	mov	r0, r4
   309ec:	blx	r3
   309f0:	mov	r0, r5
   309f4:	pop	{r3, r4, r5, pc}
   309f8:	ldr	r3, [r1]
   309fc:	push	{r4, r5, r6, r7, r8, lr}
   30a00:	mov	r4, r0
   30a04:	ldr	r3, [r3, #8]
   30a08:	mov	r0, r1
   30a0c:	mov	r5, r1
   30a10:	blx	r3
   30a14:	mov	r6, r0
   30a18:	ldr	r0, [r4, #28]
   30a1c:	cmp	r0, #0
   30a20:	beq	30ac0 <fputs@plt+0x273c0>
   30a24:	ldr	r2, [r0]
   30a28:	mov	r1, r5
   30a2c:	ldr	r3, [r2, #160]	; 0xa0
   30a30:	blx	r3
   30a34:	rsbs	r8, r0, #1
   30a38:	mov	r7, r0
   30a3c:	movcc	r8, #0
   30a40:	ldr	r0, [r4, #36]	; 0x24
   30a44:	cmp	r0, #0
   30a48:	moveq	r3, #1
   30a4c:	beq	30a68 <fputs@plt+0x27368>
   30a50:	ldr	r2, [r0]
   30a54:	mov	r1, r6
   30a58:	ldr	r3, [r2, #160]	; 0xa0
   30a5c:	blx	r3
   30a60:	rsbs	r3, r0, #1
   30a64:	movcc	r3, #0
   30a68:	tst	r3, r8
   30a6c:	beq	30a90 <fputs@plt+0x27390>
   30a70:	cmp	r6, #0
   30a74:	beq	30a88 <fputs@plt+0x27388>
   30a78:	ldr	r3, [r6]
   30a7c:	mov	r0, r6
   30a80:	ldr	r3, [r3, #4]
   30a84:	blx	r3
   30a88:	mov	r0, #0
   30a8c:	pop	{r4, r5, r6, r7, r8, pc}
   30a90:	cmp	r7, #0
   30a94:	strne	r7, [r4, #28]
   30a98:	ldreq	r3, [r4, #28]
   30a9c:	streq	r3, [r5, #4]
   30aa0:	streq	r5, [r4, #28]
   30aa4:	cmp	r0, #0
   30aa8:	strne	r0, [r4, #36]	; 0x24
   30aac:	mov	r0, r4
   30ab0:	ldreq	r3, [r4, #36]	; 0x24
   30ab4:	streq	r3, [r6, #4]
   30ab8:	streq	r6, [r4, #36]	; 0x24
   30abc:	pop	{r4, r5, r6, r7, r8, pc}
   30ac0:	mov	r7, r0
   30ac4:	mov	r8, #1
   30ac8:	b	30a40 <fputs@plt+0x27340>
   30acc:	push	{r3, r4, r5, lr}
   30ad0:	mov	r4, r0
   30ad4:	ldr	r0, [r0, #36]	; 0x24
   30ad8:	ldr	r3, [r0]
   30adc:	ldr	r3, [r3, #160]	; 0xa0
   30ae0:	blx	r3
   30ae4:	subs	r3, r0, #0
   30ae8:	beq	30b3c <fputs@plt+0x2743c>
   30aec:	ldr	r2, [r3]
   30af0:	ldr	r1, [r4, #32]
   30af4:	str	r3, [r4, #36]	; 0x24
   30af8:	ldr	r3, [r2, #80]	; 0x50
   30afc:	blx	r3
   30b00:	subs	r5, r0, #0
   30b04:	beq	30b34 <fputs@plt+0x27434>
   30b08:	ldr	r2, [r4]
   30b0c:	mov	r3, #0
   30b10:	ldr	r1, [r4, #4]
   30b14:	mov	r0, r4
   30b18:	str	r1, [r5, #4]
   30b1c:	str	r3, [r4, #32]
   30b20:	str	r3, [r4, #36]	; 0x24
   30b24:	ldr	r3, [r2, #4]
   30b28:	blx	r3
   30b2c:	mov	r0, r5
   30b30:	pop	{r3, r4, r5, pc}
   30b34:	mov	r0, r4
   30b38:	pop	{r3, r4, r5, pc}
   30b3c:	mov	r0, r3
   30b40:	pop	{r3, r4, r5, pc}
   30b44:	ldr	r0, [r0, #36]	; 0x24
   30b48:	push	{r3, lr}
   30b4c:	ldr	r3, [r0]
   30b50:	ldr	r3, [r3, #36]	; 0x24
   30b54:	blx	r3
   30b58:	pop	{r3, pc}
   30b5c:	ldr	r0, [r0, #36]	; 0x24
   30b60:	push	{r3, lr}
   30b64:	ldr	r3, [r0]
   30b68:	ldr	r3, [r3, #32]
   30b6c:	blx	r3
   30b70:	pop	{r3, pc}
   30b74:	push	{r4, r5, r6, r7, lr}
   30b78:	mov	r5, r0
   30b7c:	ldr	r0, [r0, #32]
   30b80:	movw	r4, #3232	; 0xca0
   30b84:	movt	r4, #7
   30b88:	sub	sp, sp, #20
   30b8c:	mov	r7, r1
   30b90:	mov	r6, r2
   30b94:	ldr	ip, [r4]
   30b98:	ldr	r3, [r0]
   30b9c:	str	ip, [sp, #12]
   30ba0:	ldr	r3, [r3, #64]	; 0x40
   30ba4:	blx	r3
   30ba8:	ldr	r0, [r5, #36]	; 0x24
   30bac:	mov	r3, #0
   30bb0:	add	r2, sp, #8
   30bb4:	str	r3, [sp, #4]
   30bb8:	add	r1, sp, #4
   30bbc:	ldr	ip, [r0]
   30bc0:	str	r3, [sp, #8]
   30bc4:	ldr	r3, [ip, #64]	; 0x40
   30bc8:	blx	r3
   30bcc:	ldr	r3, [sp, #4]
   30bd0:	ldr	r2, [r7]
   30bd4:	cmp	r3, r2
   30bd8:	strlt	r3, [r7]
   30bdc:	ldr	r3, [sp, #8]
   30be0:	ldr	r2, [r6]
   30be4:	cmp	r3, r2
   30be8:	ldr	r2, [sp, #12]
   30bec:	strgt	r3, [r6]
   30bf0:	ldr	r3, [r4]
   30bf4:	cmp	r2, r3
   30bf8:	bne	30c04 <fputs@plt+0x27504>
   30bfc:	add	sp, sp, #20
   30c00:	pop	{r4, r5, r6, r7, pc}
   30c04:	bl	95d4 <__stack_chk_fail@plt>
   30c08:	mov	r0, r1
   30c0c:	bx	lr
   30c10:	push	{r3, r4, r5, lr}
   30c14:	mov	r4, r0
   30c18:	ldr	r0, [r0, #36]	; 0x24
   30c1c:	mov	r5, r2
   30c20:	ldr	r3, [r0]
   30c24:	ldr	r3, [r3, #92]	; 0x5c
   30c28:	blx	r3
   30c2c:	mov	r2, r5
   30c30:	mov	r1, r0
   30c34:	ldr	r0, [r4, #32]
   30c38:	ldr	ip, [r0]
   30c3c:	ldr	r3, [ip, #92]	; 0x5c
   30c40:	blx	r3
   30c44:	pop	{r3, r4, r5, pc}
   30c48:	mov	r0, #1
   30c4c:	bx	lr
   30c50:	movw	r0, #6432	; 0x1920
   30c54:	movt	r0, #5
   30c58:	bx	lr
   30c5c:	mov	r0, #0
   30c60:	bx	lr
   30c64:	mov	r0, #0
   30c68:	bx	lr
   30c6c:	mov	r0, #2
   30c70:	bx	lr
   30c74:	push	{r4, lr}
   30c78:	mov	r4, r0
   30c7c:	ldr	r0, [r0, #36]	; 0x24
   30c80:	cmp	r0, #0
   30c84:	beq	30c98 <fputs@plt+0x27598>
   30c88:	ldr	r3, [r0]
   30c8c:	ldr	r3, [r3, #84]	; 0x54
   30c90:	blx	r3
   30c94:	str	r0, [r4, #36]	; 0x24
   30c98:	ldr	r0, [r4, #28]
   30c9c:	cmp	r0, #0
   30ca0:	beq	30cb4 <fputs@plt+0x275b4>
   30ca4:	ldr	r3, [r0]
   30ca8:	ldr	r3, [r3, #84]	; 0x54
   30cac:	blx	r3
   30cb0:	str	r0, [r4, #28]
   30cb4:	mov	r0, r4
   30cb8:	pop	{r4, pc}
   30cbc:	mov	r0, #0
   30cc0:	bx	lr
   30cc4:	str	r1, [r0, #4]
   30cc8:	bx	lr
   30ccc:	push	{r3, r4, r5, lr}
   30cd0:	mov	r4, r0
   30cd4:	ldr	r0, [r0, #32]
   30cd8:	mov	r5, r2
   30cdc:	ldr	r3, [r0]
   30ce0:	ldr	r3, [r3, #88]	; 0x58
   30ce4:	blx	r3
   30ce8:	mov	r2, r5
   30cec:	mov	r1, r0
   30cf0:	ldr	r0, [r4, #36]	; 0x24
   30cf4:	ldr	ip, [r0]
   30cf8:	ldr	r3, [ip, #88]	; 0x58
   30cfc:	blx	r3
   30d00:	ldr	r2, [r4]
   30d04:	mov	r3, #0
   30d08:	str	r3, [r4, #36]	; 0x24
   30d0c:	str	r3, [r4, #32]
   30d10:	ldr	r3, [r2, #4]
   30d14:	mov	r5, r0
   30d18:	mov	r0, r4
   30d1c:	blx	r3
   30d20:	mov	r0, r5
   30d24:	pop	{r3, r4, r5, pc}
   30d28:	movw	r3, #15148	; 0x3b2c
   30d2c:	movt	r3, #7
   30d30:	ldr	r0, [r3]
   30d34:	bx	lr
   30d38:	mov	r0, #0
   30d3c:	bx	lr
   30d40:	mov	r0, #0
   30d44:	bx	lr
   30d48:	ldr	r0, [r0, #28]
   30d4c:	bx	lr
   30d50:	push	{r4, lr}
   30d54:	ldm	r0, {r2, r4}
   30d58:	ldr	r3, [r2, #192]	; 0xc0
   30d5c:	blx	r3
   30d60:	cmp	r4, #0
   30d64:	popeq	{r4, pc}
   30d68:	ldr	r3, [r4]
   30d6c:	mov	r0, r4
   30d70:	ldr	r3, [r3, #192]	; 0xc0
   30d74:	blx	r3
   30d78:	ldr	r4, [r4, #4]
   30d7c:	cmp	r4, #0
   30d80:	bne	30d68 <fputs@plt+0x27668>
   30d84:	pop	{r4, pc}
   30d88:	push	{r3, r4, r5, lr}
   30d8c:	mov	r4, r0
   30d90:	ldr	r0, [r0, #32]
   30d94:	ldr	r3, [r0]
   30d98:	ldr	r3, [r3, #28]
   30d9c:	blx	r3
   30da0:	mov	r5, r0
   30da4:	ldr	r0, [r4, #36]	; 0x24
   30da8:	ldr	r2, [r0]
   30dac:	ldr	r3, [r2, #28]
   30db0:	blx	r3
   30db4:	ldr	r3, [r4, #28]
   30db8:	add	r0, r5, r0
   30dbc:	add	r0, r0, r3
   30dc0:	pop	{r3, r4, r5, pc}
   30dc4:	push	{r3, r4, r5, lr}
   30dc8:	movw	r3, #15148	; 0x3b2c
   30dcc:	ldr	r4, [r0, #28]
   30dd0:	movt	r3, #7
   30dd4:	cmp	r4, #0
   30dd8:	ldr	r5, [r3]
   30ddc:	beq	30e00 <fputs@plt+0x27700>
   30de0:	ldr	r3, [r4]
   30de4:	mov	r0, r4
   30de8:	ldr	r3, [r3, #28]
   30dec:	blx	r3
   30df0:	ldr	r4, [r4, #4]
   30df4:	cmp	r4, #0
   30df8:	add	r5, r5, r0
   30dfc:	bne	30de0 <fputs@plt+0x276e0>
   30e00:	mov	r0, r5
   30e04:	pop	{r3, r4, r5, pc}
   30e08:	push	{r4, lr}
   30e0c:	ldr	r4, [r0, #28]
   30e10:	cmp	r4, #0
   30e14:	beq	30e3c <fputs@plt+0x2773c>
   30e18:	ldr	r3, [r4]
   30e1c:	mov	r0, r4
   30e20:	ldr	r3, [r3, #60]	; 0x3c
   30e24:	blx	r3
   30e28:	cmp	r0, #0
   30e2c:	popne	{r4, pc}
   30e30:	ldr	r4, [r4, #4]
   30e34:	cmp	r4, #0
   30e38:	bne	30e18 <fputs@plt+0x27718>
   30e3c:	mov	r0, #0
   30e40:	pop	{r4, pc}
   30e44:	ldr	r0, [r0, #28]
   30e48:	push	{r3, lr}
   30e4c:	cmp	r0, #0
   30e50:	beq	30e64 <fputs@plt+0x27764>
   30e54:	ldr	r3, [r0]
   30e58:	ldr	r3, [r3, #36]	; 0x24
   30e5c:	blx	r3
   30e60:	pop	{r3, pc}
   30e64:	movw	r3, #15148	; 0x3b2c
   30e68:	movt	r3, #7
   30e6c:	ldr	r0, [r3]
   30e70:	pop	{r3, pc}
   30e74:	ldr	r0, [r0, #28]
   30e78:	push	{r3, lr}
   30e7c:	cmp	r0, #0
   30e80:	beq	30e94 <fputs@plt+0x27794>
   30e84:	ldr	r3, [r0]
   30e88:	ldr	r3, [r3, #32]
   30e8c:	blx	r3
   30e90:	pop	{r3, pc}
   30e94:	movw	r3, #15148	; 0x3b2c
   30e98:	movt	r3, #7
   30e9c:	ldr	r0, [r3]
   30ea0:	pop	{r3, pc}
   30ea4:	push	{r4, lr}
   30ea8:	mov	r4, r0
   30eac:	ldr	r0, [r0, #28]
   30eb0:	ldr	r3, [r0]
   30eb4:	ldr	r3, [r3, #28]
   30eb8:	blx	r3
   30ebc:	ldr	r3, [r4, #32]
   30ec0:	add	r0, r0, r3
   30ec4:	pop	{r4, pc}
   30ec8:	ldr	r0, [r0, #28]
   30ecc:	push	{r3, lr}
   30ed0:	ldr	r3, [r0]
   30ed4:	ldr	r3, [r3, #64]	; 0x40
   30ed8:	blx	r3
   30edc:	pop	{r3, pc}
   30ee0:	push	{r3, r4, r5, lr}
   30ee4:	mov	r5, r0
   30ee8:	ldr	r0, [r0, #28]
   30eec:	mov	r4, r1
   30ef0:	ldr	r3, [r0]
   30ef4:	ldr	r3, [r3, #176]	; 0xb0
   30ef8:	blx	r3
   30efc:	movw	r3, #45508	; 0xb1c4
   30f00:	movt	r3, #6
   30f04:	ldr	r1, [r5, #32]
   30f08:	ldr	r2, [r4, #32]
   30f0c:	ldr	r3, [r3]
   30f10:	mla	r3, r1, r3, r2
   30f14:	str	r3, [r4, #32]
   30f18:	pop	{r3, r4, r5, pc}
   30f1c:	push	{r4, lr}
   30f20:	mov	r4, r0
   30f24:	ldr	r0, [r0, #28]
   30f28:	ldr	r3, [r0]
   30f2c:	ldr	r3, [r3, #44]	; 0x2c
   30f30:	blx	r3
   30f34:	ldr	r3, [r4, #32]
   30f38:	add	r3, r3, r3, lsr #31
   30f3c:	sub	r0, r0, r3, asr #1
   30f40:	pop	{r4, pc}
   30f44:	push	{r4, lr}
   30f48:	mov	r4, r0
   30f4c:	ldr	r0, [r0, #28]
   30f50:	ldr	r3, [r0]
   30f54:	ldr	r3, [r3, #32]
   30f58:	blx	r3
   30f5c:	ldr	r3, [r4, #32]
   30f60:	rsb	r0, r3, r0
   30f64:	pop	{r4, pc}
   30f68:	ldr	r0, [r0, #28]
   30f6c:	push	{r3, lr}
   30f70:	ldr	r3, [r0]
   30f74:	ldr	r3, [r3, #96]	; 0x60
   30f78:	blx	r3
   30f7c:	pop	{r3, pc}
   30f80:	ldr	r0, [r0, #28]
   30f84:	push	{r3, lr}
   30f88:	ldr	r3, [r0]
   30f8c:	ldr	r3, [r3, #76]	; 0x4c
   30f90:	blx	r3
   30f94:	pop	{r3, pc}
   30f98:	ldr	r0, [r0, #28]
   30f9c:	push	{r3, lr}
   30fa0:	ldr	r3, [r0]
   30fa4:	ldr	r3, [r3, #148]	; 0x94
   30fa8:	blx	r3
   30fac:	pop	{r3, pc}
   30fb0:	ldr	r0, [r0, #28]
   30fb4:	push	{r3, lr}
   30fb8:	ldr	r3, [r0]
   30fbc:	ldr	r3, [r3, #144]	; 0x90
   30fc0:	blx	r3
   30fc4:	pop	{r3, pc}
   30fc8:	ldr	r0, [r0, #28]
   30fcc:	push	{r3, lr}
   30fd0:	ldr	r3, [r0]
   30fd4:	ldr	r3, [r3, #60]	; 0x3c
   30fd8:	blx	r3
   30fdc:	pop	{r3, pc}
   30fe0:	ldr	r0, [r0, #28]
   30fe4:	push	{r3, lr}
   30fe8:	ldr	r3, [r0]
   30fec:	ldr	r3, [r3, #164]	; 0xa4
   30ff0:	blx	r3
   30ff4:	pop	{r3, pc}
   30ff8:	ldr	r0, [r0, #28]
   30ffc:	push	{r3, lr}
   31000:	ldr	r3, [r0]
   31004:	ldr	r3, [r3, #132]	; 0x84
   31008:	blx	r3
   3100c:	pop	{r3, pc}
   31010:	ldr	r0, [r0, #28]
   31014:	push	{r3, lr}
   31018:	ldr	r3, [r0]
   3101c:	ldr	r3, [r3, #92]	; 0x5c
   31020:	blx	r3
   31024:	pop	{r3, pc}
   31028:	ldr	r0, [r0, #28]
   3102c:	push	{r3, lr}
   31030:	ldr	r3, [r0]
   31034:	ldr	r3, [r3, #68]	; 0x44
   31038:	blx	r3
   3103c:	pop	{r3, pc}
   31040:	ldr	r0, [r0, #28]
   31044:	push	{r3, lr}
   31048:	ldr	r3, [r0]
   3104c:	ldr	r3, [r3, #28]
   31050:	blx	r3
   31054:	pop	{r3, pc}
   31058:	ldr	r0, [r0, #28]
   3105c:	push	{r3, lr}
   31060:	ldr	r3, [r0]
   31064:	ldr	r3, [r3, #56]	; 0x38
   31068:	blx	r3
   3106c:	pop	{r3, pc}
   31070:	ldr	r0, [r0, #28]
   31074:	push	{r3, lr}
   31078:	ldr	r3, [r0]
   3107c:	ldr	r3, [r3, #60]	; 0x3c
   31080:	blx	r3
   31084:	pop	{r3, pc}
   31088:	ldr	r0, [r0, #28]
   3108c:	push	{r3, lr}
   31090:	ldr	r3, [r0]
   31094:	ldr	r3, [r3, #68]	; 0x44
   31098:	blx	r3
   3109c:	pop	{r3, pc}
   310a0:	ldr	r0, [r0, #28]
   310a4:	push	{r3, lr}
   310a8:	ldr	r3, [r0]
   310ac:	ldr	r3, [r3, #76]	; 0x4c
   310b0:	blx	r3
   310b4:	pop	{r3, pc}
   310b8:	mov	r0, #0
   310bc:	bx	lr
   310c0:	ldr	r0, [r0, #28]
   310c4:	push	{r3, lr}
   310c8:	ldr	r3, [r0]
   310cc:	ldr	r3, [r3, #96]	; 0x60
   310d0:	blx	r3
   310d4:	pop	{r3, pc}
   310d8:	ldr	r0, [r0, #28]
   310dc:	push	{r3, lr}
   310e0:	ldr	r3, [r0]
   310e4:	ldr	r3, [r3, #144]	; 0x90
   310e8:	blx	r3
   310ec:	pop	{r3, pc}
   310f0:	ldr	r0, [r0, #28]
   310f4:	push	{r3, lr}
   310f8:	ldr	r3, [r0]
   310fc:	ldr	r3, [r3, #148]	; 0x94
   31100:	blx	r3
   31104:	pop	{r3, pc}
   31108:	ldr	r0, [r0, #28]
   3110c:	push	{r3, lr}
   31110:	ldr	r3, [r0]
   31114:	ldr	r3, [r3, #152]	; 0x98
   31118:	blx	r3
   3111c:	pop	{r3, pc}
   31120:	ldr	r0, [r0, #28]
   31124:	push	{r3, lr}
   31128:	ldr	r3, [r0]
   3112c:	ldr	r3, [r3, #164]	; 0xa4
   31130:	blx	r3
   31134:	pop	{r3, pc}
   31138:	movw	r3, #15148	; 0x3b2c
   3113c:	movt	r3, #7
   31140:	ldr	r1, [r0, #28]
   31144:	ldr	r2, [r3]
   31148:	cmp	r1, r2
   3114c:	addge	r3, r0, #28
   31150:	ldr	r0, [r3]
   31154:	bx	lr
   31158:	ldr	r0, [r0, #32]
   3115c:	push	{r3, lr}
   31160:	cmp	r0, #0
   31164:	beq	31178 <fputs@plt+0x27a78>
   31168:	ldr	r3, [r0]
   3116c:	ldr	r3, [r3, #28]
   31170:	blx	r3
   31174:	pop	{r3, pc}
   31178:	movw	r3, #15148	; 0x3b2c
   3117c:	movt	r3, #7
   31180:	ldr	r0, [r3]
   31184:	pop	{r3, pc}
   31188:	push	{r3, r4, r5, lr}
   3118c:	ldr	r4, [r0, #28]
   31190:	cmp	r4, #0
   31194:	beq	311c4 <fputs@plt+0x27ac4>
   31198:	mov	r5, #0
   3119c:	ldr	r3, [r4]
   311a0:	mov	r0, r4
   311a4:	ldr	r3, [r3, #68]	; 0x44
   311a8:	blx	r3
   311ac:	ldr	r4, [r4, #4]
   311b0:	cmp	r4, #0
   311b4:	orr	r5, r5, r0
   311b8:	bne	3119c <fputs@plt+0x27a9c>
   311bc:	mov	r0, r5
   311c0:	pop	{r3, r4, r5, pc}
   311c4:	mov	r5, r4
   311c8:	b	311bc <fputs@plt+0x27abc>
   311cc:	ldr	r0, [r0, #32]
   311d0:	bx	lr
   311d4:	ldr	r0, [r0, #32]
   311d8:	bx	lr
   311dc:	mov	r0, #0
   311e0:	bx	lr
   311e4:	mov	r0, #0
   311e8:	bx	lr
   311ec:	mov	r0, #0
   311f0:	bx	lr
   311f4:	mov	r0, #0
   311f8:	bx	lr
   311fc:	ldrb	r0, [r0, #32]
   31200:	rsbs	r0, r0, #1
   31204:	movcc	r0, #0
   31208:	bx	lr
   3120c:	mov	r3, r0
   31210:	mov	r0, #1
   31214:	ldr	r2, [r3, #28]
   31218:	add	r1, r2, r1
   3121c:	str	r1, [r3, #28]
   31220:	bx	lr
   31224:	ldr	r0, [r0, #28]
   31228:	bx	lr
   3122c:	bx	lr
   31230:	bx	lr
   31234:	mov	r3, #1
   31238:	strb	r3, [r0, #32]
   3123c:	bx	lr
   31240:	bx	lr
   31244:	mov	r3, #1
   31248:	strb	r3, [r0, #33]	; 0x21
   3124c:	bx	lr
   31250:	mov	r0, #0
   31254:	bx	lr
   31258:	mov	r0, #0
   3125c:	bx	lr
   31260:	mov	r0, #0
   31264:	bx	lr
   31268:	mov	r0, #0
   3126c:	bx	lr
   31270:	ldrb	r0, [r0, #32]
   31274:	rsbs	r0, r0, #1
   31278:	movcc	r0, #0
   3127c:	bx	lr
   31280:	movw	r3, #15144	; 0x3b28
   31284:	movt	r3, #7
   31288:	ldr	r0, [r3]
   3128c:	bx	lr
   31290:	ldr	r0, [r0, #28]
   31294:	bx	lr
   31298:	ldr	r0, [r0, #28]
   3129c:	bx	lr
   312a0:	mov	r0, #1
   312a4:	bx	lr
   312a8:	mov	r0, #0
   312ac:	bx	lr
   312b0:	movw	r3, #15148	; 0x3b2c
   312b4:	movt	r3, #7
   312b8:	ldr	r0, [r3]
   312bc:	bx	lr
   312c0:	movw	r3, #15148	; 0x3b2c
   312c4:	movt	r3, #7
   312c8:	ldr	r0, [r3]
   312cc:	bx	lr
   312d0:	movw	r3, #15148	; 0x3b2c
   312d4:	movt	r3, #7
   312d8:	ldr	r0, [r3]
   312dc:	bx	lr
   312e0:	movw	r3, #15148	; 0x3b2c
   312e4:	movt	r3, #7
   312e8:	ldr	r0, [r3]
   312ec:	bx	lr
   312f0:	push	{r3, r4, r5, lr}
   312f4:	mov	r5, r2
   312f8:	ldr	r3, [r0]
   312fc:	mov	r4, r1
   31300:	ldr	r3, [r3, #56]	; 0x38
   31304:	blx	r3
   31308:	movw	r3, #15144	; 0x3b28
   3130c:	movt	r3, #7
   31310:	ldr	r2, [r3]
   31314:	cmp	r0, r2
   31318:	strlt	r0, [r4]
   3131c:	strge	r0, [r5]
   31320:	ldrlt	r3, [r3]
   31324:	ldrge	r3, [r3]
   31328:	strlt	r3, [r5]
   3132c:	strge	r3, [r4]
   31330:	pop	{r3, r4, r5, pc}
   31334:	push	{r3, r4, r5, lr}
   31338:	subs	r4, r1, #0
   3133c:	mov	r5, r0
   31340:	popeq	{r3, r4, r5, pc}
   31344:	ldr	r1, [r4, #4]
   31348:	bl	31334 <fputs@plt+0x27c34>
   3134c:	ldr	r3, [r4]
   31350:	mov	r1, r5
   31354:	mov	r0, r4
   31358:	ldr	r3, [r3, #96]	; 0x60
   3135c:	blx	r3
   31360:	pop	{r3, r4, r5, pc}
   31364:	ldr	r3, [r0, #28]
   31368:	mov	r0, r1
   3136c:	mov	r1, r3
   31370:	b	31334 <fputs@plt+0x27c34>
   31374:	push	{r3, r4, r5, lr}
   31378:	mov	r4, r0
   3137c:	ldr	r0, [r0, #32]
   31380:	mov	r5, r1
   31384:	ldr	r3, [r0]
   31388:	ldr	r3, [r3, #96]	; 0x60
   3138c:	blx	r3
   31390:	ldr	r0, [r4, #36]	; 0x24
   31394:	mov	r1, r5
   31398:	ldr	r3, [r0]
   3139c:	ldr	r3, [r3, #96]	; 0x60
   313a0:	blx	r3
   313a4:	pop	{r3, r4, r5, pc}
   313a8:	bx	lr
   313ac:	push	{r3, r4, r5, lr}
   313b0:	mov	r4, r0
   313b4:	ldr	r0, [r0, #32]
   313b8:	mov	r5, r1
   313bc:	ldr	r3, [r0]
   313c0:	ldr	r3, [r3, #100]	; 0x64
   313c4:	blx	r3
   313c8:	ldr	r0, [r4, #36]	; 0x24
   313cc:	mov	r1, r5
   313d0:	ldr	r3, [r0]
   313d4:	ldr	r3, [r3, #100]	; 0x64
   313d8:	blx	r3
   313dc:	ldr	r2, [r4]
   313e0:	mov	r3, #0
   313e4:	mov	r0, r4
   313e8:	str	r3, [r4, #36]	; 0x24
   313ec:	str	r3, [r4, #32]
   313f0:	ldr	r3, [r2, #4]
   313f4:	blx	r3
   313f8:	pop	{r3, r4, r5, pc}
   313fc:	push	{r3, r4, r5, lr}
   31400:	subs	r4, r1, #0
   31404:	mov	r5, r0
   31408:	popeq	{r3, r4, r5, pc}
   3140c:	ldr	r1, [r4, #4]
   31410:	bl	313fc <fputs@plt+0x27cfc>
   31414:	ldr	r3, [r4]
   31418:	mov	r1, r5
   3141c:	mov	r0, r4
   31420:	ldr	r3, [r3, #100]	; 0x64
   31424:	blx	r3
   31428:	pop	{r3, r4, r5, pc}
   3142c:	push	{r4, lr}
   31430:	mov	r4, r0
   31434:	mov	r0, r1
   31438:	ldr	r1, [r4, #28]
   3143c:	bl	313fc <fputs@plt+0x27cfc>
   31440:	ldr	r3, [r4]
   31444:	mov	r2, #0
   31448:	mov	r0, r4
   3144c:	str	r2, [r4, #28]
   31450:	ldr	r3, [r3, #4]
   31454:	blx	r3
   31458:	pop	{r4, pc}
   3145c:	push	{r3, r4, r5, lr}
   31460:	mov	r4, r0
   31464:	ldr	r0, [r0, #48]	; 0x30
   31468:	mov	r5, r1
   3146c:	ldr	r3, [r0]
   31470:	ldr	r3, [r3, #100]	; 0x64
   31474:	blx	r3
   31478:	ldr	r0, [r4, #52]	; 0x34
   3147c:	mov	r1, r5
   31480:	ldr	r3, [r0]
   31484:	ldr	r3, [r3, #100]	; 0x64
   31488:	blx	r3
   3148c:	ldr	r2, [r4]
   31490:	mov	r3, #0
   31494:	mov	r0, r4
   31498:	str	r3, [r4, #52]	; 0x34
   3149c:	str	r3, [r4, #48]	; 0x30
   314a0:	ldr	r3, [r2, #4]
   314a4:	blx	r3
   314a8:	pop	{r3, r4, r5, pc}
   314ac:	push	{r4, lr}
   314b0:	mov	r4, r0
   314b4:	ldr	r0, [r0, #28]
   314b8:	ldr	r3, [r0]
   314bc:	ldr	r3, [r3, #100]	; 0x64
   314c0:	blx	r3
   314c4:	ldr	r3, [r4]
   314c8:	mov	r2, #0
   314cc:	mov	r0, r4
   314d0:	str	r2, [r4, #28]
   314d4:	ldr	r3, [r3, #4]
   314d8:	blx	r3
   314dc:	pop	{r4, pc}
   314e0:	push	{r4, lr}
   314e4:	mov	r4, r0
   314e8:	ldr	r0, [r0, #28]
   314ec:	ldr	r3, [r0]
   314f0:	ldr	r3, [r3, #100]	; 0x64
   314f4:	blx	r3
   314f8:	ldr	r3, [r4]
   314fc:	mov	r2, #0
   31500:	mov	r0, r4
   31504:	str	r2, [r4, #28]
   31508:	ldr	r3, [r3, #4]
   3150c:	blx	r3
   31510:	pop	{r4, pc}
   31514:	push	{r4, lr}
   31518:	mov	r4, r0
   3151c:	ldr	r0, [r0, #28]
   31520:	cmp	r0, #0
   31524:	beq	3153c <fputs@plt+0x27e3c>
   31528:	ldr	r3, [r0]
   3152c:	ldr	r3, [r3, #100]	; 0x64
   31530:	blx	r3
   31534:	mov	r3, #0
   31538:	str	r3, [r4, #28]
   3153c:	ldr	r3, [r4]
   31540:	mov	r0, r4
   31544:	ldr	r3, [r3, #4]
   31548:	blx	r3
   3154c:	pop	{r4, pc}
   31550:	push	{r3, lr}
   31554:	subs	r3, r0, #0
   31558:	popeq	{r3, pc}
   3155c:	ldr	r3, [r3]
   31560:	ldr	r3, [r3, #4]
   31564:	blx	r3
   31568:	pop	{r3, pc}
   3156c:	push	{r3, lr}
   31570:	subs	r3, r0, #0
   31574:	popeq	{r3, pc}
   31578:	ldr	r3, [r3]
   3157c:	ldr	r3, [r3, #4]
   31580:	blx	r3
   31584:	pop	{r3, pc}
   31588:	mov	r0, r3
   3158c:	bx	lr
   31590:	mov	r0, #0
   31594:	bx	lr
   31598:	ldr	r0, [r0, #4]
   3159c:	push	{r3, lr}
   315a0:	cmp	r0, #0
   315a4:	beq	315c4 <fputs@plt+0x27ec4>
   315a8:	ldr	r3, [r0]
   315ac:	ldr	r3, [r3, #104]	; 0x68
   315b0:	blx	r3
   315b4:	cmp	r0, #0
   315b8:	beq	315c4 <fputs@plt+0x27ec4>
   315bc:	mov	r0, #0
   315c0:	pop	{r3, pc}
   315c4:	mov	r0, #1
   315c8:	pop	{r3, pc}
   315cc:	push	{r4, r5, r6, r7, lr}
   315d0:	subs	r4, r0, #0
   315d4:	sub	sp, sp, #12
   315d8:	mov	r5, r1
   315dc:	mov	r7, r2
   315e0:	mov	r6, r3
   315e4:	beq	31634 <fputs@plt+0x27f34>
   315e8:	ldr	ip, [r4]
   315ec:	ldr	r0, [r4, #4]
   315f0:	ldr	r6, [ip, #120]	; 0x78
   315f4:	bl	315cc <fputs@plt+0x27ecc>
   315f8:	ldr	r1, [r5]
   315fc:	mov	ip, #1
   31600:	mov	r2, r7
   31604:	str	ip, [sp]
   31608:	mov	r3, r0
   3160c:	mov	r0, r4
   31610:	blx	r6
   31614:	ldr	r3, [r4]
   31618:	ldr	r3, [r3, #28]
   3161c:	mov	r6, r0
   31620:	mov	r0, r4
   31624:	blx	r3
   31628:	ldr	r3, [r5]
   3162c:	add	r0, r3, r0
   31630:	str	r0, [r5]
   31634:	mov	r0, r6
   31638:	add	sp, sp, #12
   3163c:	pop	{r4, r5, r6, r7, pc}
   31640:	push	{r3, r4, r5, lr}
   31644:	mov	r5, #1
   31648:	ldr	r4, [r0, #28]
   3164c:	cmp	r4, #0
   31650:	beq	31674 <fputs@plt+0x27f74>
   31654:	ldr	r3, [r4]
   31658:	mov	r0, r4
   3165c:	ldr	r3, [r3, #124]	; 0x7c
   31660:	blx	r3
   31664:	ldr	r4, [r4, #4]
   31668:	cmp	r4, #0
   3166c:	add	r5, r5, r0
   31670:	bne	31654 <fputs@plt+0x27f54>
   31674:	mov	r0, r5
   31678:	pop	{r3, r4, r5, pc}
   3167c:	push	{r4, r5, r6, r7, r8, lr}
   31680:	subs	r4, r0, #0
   31684:	mov	r5, r1
   31688:	mov	r6, r2
   3168c:	mov	r7, r3
   31690:	popeq	{r4, r5, r6, r7, r8, pc}
   31694:	ldr	r3, [r4]
   31698:	ldr	r3, [r3, #124]	; 0x7c
   3169c:	blx	r3
   316a0:	mov	r1, r5
   316a4:	mov	r2, r6
   316a8:	mov	r3, r7
   316ac:	mov	r8, r0
   316b0:	ldr	r0, [r4, #4]
   316b4:	bl	3167c <fputs@plt+0x27f7c>
   316b8:	ldr	r1, [r5]
   316bc:	cmp	r1, #0
   316c0:	blt	316e4 <fputs@plt+0x27fe4>
   316c4:	cmp	r8, r1
   316c8:	bgt	316f4 <fputs@plt+0x27ff4>
   316cc:	ldr	r3, [r6]
   316d0:	str	r3, [r4, #4]
   316d4:	str	r4, [r6]
   316d8:	rsb	r1, r8, r1
   316dc:	str	r1, [r5]
   316e0:	pop	{r4, r5, r6, r7, r8, pc}
   316e4:	ldr	r3, [r7]
   316e8:	str	r3, [r4, #4]
   316ec:	str	r4, [r7]
   316f0:	b	316d8 <fputs@plt+0x27fd8>
   316f4:	ldr	lr, [r6]
   316f8:	mov	r3, r7
   316fc:	ldr	ip, [r4]
   31700:	mov	r2, r6
   31704:	mov	r0, r4
   31708:	str	lr, [r4, #4]
   3170c:	ldr	ip, [ip, #128]	; 0x80
   31710:	blx	ip
   31714:	ldr	r1, [r5]
   31718:	b	316d8 <fputs@plt+0x27fd8>
   3171c:	mov	r0, #1
   31720:	bx	lr
   31724:	mov	r0, #2
   31728:	bx	lr
   3172c:	mov	r0, #0
   31730:	bx	lr
   31734:	mov	r0, #0
   31738:	bx	lr
   3173c:	mov	r0, #0
   31740:	bx	lr
   31744:	mov	r0, #0
   31748:	bx	lr
   3174c:	mov	r0, #0
   31750:	bx	lr
   31754:	mov	r0, #0
   31758:	bx	lr
   3175c:	ldrb	r0, [r0, #33]	; 0x21
   31760:	rsbs	r0, r0, #1
   31764:	movcc	r0, #0
   31768:	bx	lr
   3176c:	mov	r0, #0
   31770:	bx	lr
   31774:	mov	r0, #0
   31778:	bx	lr
   3177c:	movw	r0, #6456	; 0x1938
   31780:	movt	r0, #5
   31784:	bx	lr
   31788:	mov	r0, #2
   3178c:	bx	lr
   31790:	mov	r0, #0
   31794:	bx	lr
   31798:	mov	r0, #0
   3179c:	bx	lr
   317a0:	ldr	r0, [r0, #64]	; 0x40
   317a4:	bx	lr
   317a8:	ldr	r2, [r0, #28]
   317ac:	ldr	r3, [r1, #28]
   317b0:	cmp	r2, r3
   317b4:	beq	317c0 <fputs@plt+0x280c0>
   317b8:	mov	r0, #0
   317bc:	bx	lr
   317c0:	ldr	r2, [r0, #32]
   317c4:	ldr	r3, [r1, #32]
   317c8:	cmp	r2, r3
   317cc:	bne	317b8 <fputs@plt+0x280b8>
   317d0:	ldr	r2, [r0, #36]	; 0x24
   317d4:	ldr	r3, [r1, #36]	; 0x24
   317d8:	cmp	r2, r3
   317dc:	bne	317b8 <fputs@plt+0x280b8>
   317e0:	ldrb	r2, [r0, #40]	; 0x28
   317e4:	ldrb	r3, [r1, #40]	; 0x28
   317e8:	cmp	r2, r3
   317ec:	bne	317b8 <fputs@plt+0x280b8>
   317f0:	ldr	r0, [r0, #44]	; 0x2c
   317f4:	ldr	r3, [r1, #44]	; 0x2c
   317f8:	subs	r3, r0, r3
   317fc:	rsbs	r0, r3, #0
   31800:	adcs	r0, r0, r3
   31804:	bx	lr
   31808:	movw	r0, #6472	; 0x1948
   3180c:	movt	r0, #5
   31810:	bx	lr
   31814:	movw	r0, #6488	; 0x1958
   31818:	movt	r0, #5
   3181c:	bx	lr
   31820:	ldr	r0, [r0, #40]	; 0x28
   31824:	rsbs	r0, r0, #1
   31828:	movcc	r0, #0
   3182c:	bx	lr
   31830:	ldr	r0, [r0, #40]	; 0x28
   31834:	rsbs	r0, r0, #1
   31838:	movcc	r0, #0
   3183c:	bx	lr
   31840:	mov	r0, #2
   31844:	bx	lr
   31848:	ldr	r0, [r0, #28]
   3184c:	bx	lr
   31850:	ldr	r0, [r0, #28]
   31854:	bx	lr
   31858:	movw	r3, #15148	; 0x3b2c
   3185c:	movt	r3, #7
   31860:	ldr	r0, [r3]
   31864:	bx	lr
   31868:	bx	lr
   3186c:	push	{r3, r4, r5, lr}
   31870:	movw	r3, #15144	; 0x3b28
   31874:	ldr	r4, [r0, #32]
   31878:	movt	r3, #7
   3187c:	cmp	r4, #0
   31880:	ldr	r5, [r3]
   31884:	beq	318a8 <fputs@plt+0x281a8>
   31888:	ldr	r3, [r4]
   3188c:	mov	r0, r4
   31890:	ldr	r3, [r3, #56]	; 0x38
   31894:	blx	r3
   31898:	ldr	r4, [r4, #4]
   3189c:	cmp	r4, #0
   318a0:	add	r5, r5, r0
   318a4:	bne	31888 <fputs@plt+0x28188>
   318a8:	mov	r0, r5
   318ac:	pop	{r3, r4, r5, pc}
   318b0:	mov	r0, #0
   318b4:	bx	lr
   318b8:	ldr	r0, [r0, #36]	; 0x24
   318bc:	bx	lr
   318c0:	mov	r3, #1
   318c4:	strb	r3, [r0, #44]	; 0x2c
   318c8:	mov	r0, r3
   318cc:	bx	lr
   318d0:	mov	r0, #0
   318d4:	bx	lr
   318d8:	mov	r0, #0
   318dc:	bx	lr
   318e0:	mov	r0, r3
   318e4:	bx	lr
   318e8:	mov	r0, #0
   318ec:	bx	lr
   318f0:	mov	r0, #0
   318f4:	bx	lr
   318f8:	movw	r0, #6500	; 0x1964
   318fc:	movt	r0, #5
   31900:	bx	lr
   31904:	mov	r0, #0
   31908:	bx	lr
   3190c:	mov	r0, #0
   31910:	bx	lr
   31914:	ldr	r1, [r0, #28]
   31918:	movw	r3, #15148	; 0x3b2c
   3191c:	movt	r3, #7
   31920:	cmp	r1, #0
   31924:	ldr	r2, [r3]
   31928:	ble	3194c <fputs@plt+0x2824c>
   3192c:	ldr	ip, [r0, #48]	; 0x30
   31930:	lsl	r0, r1, #3
   31934:	mov	r3, #0
   31938:	ldr	r1, [ip, r3]
   3193c:	add	r3, r3, #8
   31940:	cmp	r3, r0
   31944:	add	r2, r2, r1
   31948:	bne	31938 <fputs@plt+0x28238>
   3194c:	mov	r0, r2
   31950:	bx	lr
   31954:	ldrb	r3, [r0, #44]	; 0x2c
   31958:	cmp	r3, #101	; 0x65
   3195c:	beq	319a4 <fputs@plt+0x282a4>
   31960:	ldr	ip, [r0, #28]
   31964:	movw	r3, #15144	; 0x3b28
   31968:	movt	r3, #7
   3196c:	cmp	ip, #0
   31970:	ldr	r2, [r3]
   31974:	ble	3199c <fputs@plt+0x2829c>
   31978:	ldr	r0, [r0, #48]	; 0x30
   3197c:	lsl	ip, ip, #3
   31980:	mov	r3, #0
   31984:	add	r0, r0, #4
   31988:	ldr	r1, [r0, r3]
   3198c:	add	r3, r3, #8
   31990:	cmp	r3, ip
   31994:	add	r2, r2, r1
   31998:	bne	31988 <fputs@plt+0x28288>
   3199c:	mov	r0, r2
   319a0:	bx	lr
   319a4:	movw	r3, #15144	; 0x3b28
   319a8:	movt	r3, #7
   319ac:	ldr	r0, [r3]
   319b0:	bx	lr
   319b4:	ldr	r0, [r0, #28]
   319b8:	push	{r3, lr}
   319bc:	ldr	r3, [r0]
   319c0:	ldr	r3, [r3, #176]	; 0xb0
   319c4:	blx	r3
   319c8:	pop	{r3, pc}
   319cc:	ldr	r0, [r0, #28]
   319d0:	push	{r3, lr}
   319d4:	ldr	r3, [r0]
   319d8:	ldr	r3, [r3, #180]	; 0xb4
   319dc:	blx	r3
   319e0:	pop	{r3, pc}
   319e4:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   319e8:	movw	r3, #15148	; 0x3b2c
   319ec:	ldr	r4, [r0, #28]
   319f0:	movt	r3, #7
   319f4:	movw	r7, #45508	; 0xb1c4
   319f8:	mov	r8, r0
   319fc:	cmp	r4, #0
   31a00:	mov	r5, r1
   31a04:	movt	r7, #6
   31a08:	ldr	r6, [r3]
   31a0c:	beq	31a88 <fputs@plt+0x28388>
   31a10:	ldr	r3, [r4]
   31a14:	mov	r0, r4
   31a18:	ldr	r3, [r3, #28]
   31a1c:	blx	r3
   31a20:	ldr	r3, [r8, #32]
   31a24:	ldr	lr, [r5, #32]
   31a28:	mov	r1, r5
   31a2c:	ldr	sl, [r7]
   31a30:	ldr	r2, [r4]
   31a34:	ldr	r2, [r2, #180]	; 0xb4
   31a38:	rsb	r3, r0, r3
   31a3c:	mov	r0, r4
   31a40:	add	r3, r3, r3, lsr #31
   31a44:	asr	r3, r3, #1
   31a48:	rsb	ip, r6, r3
   31a4c:	mov	r9, r3
   31a50:	mov	r6, r3
   31a54:	mla	ip, sl, ip, lr
   31a58:	str	ip, [r5, #32]
   31a5c:	blx	r2
   31a60:	ldr	r4, [r4, #4]
   31a64:	cmp	r4, #0
   31a68:	bne	31a10 <fputs@plt+0x28310>
   31a6c:	ldr	r1, [r8, #32]
   31a70:	ldr	r2, [r5, #32]
   31a74:	ldr	r3, [r7]
   31a78:	rsb	r9, r9, r1
   31a7c:	mla	r9, r3, r9, r2
   31a80:	str	r9, [r5, #32]
   31a84:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   31a88:	mov	r9, r6
   31a8c:	b	31a6c <fputs@plt+0x2836c>
   31a90:	bx	lr
   31a94:	push	{r3, r4, r5, lr}
   31a98:	mov	r5, r0
   31a9c:	ldr	r0, [r0, #32]
   31aa0:	mov	r4, r1
   31aa4:	ldr	r3, [r0]
   31aa8:	ldr	r3, [r3, #176]	; 0xb0
   31aac:	blx	r3
   31ab0:	movw	r3, #45508	; 0xb1c4
   31ab4:	movt	r3, #6
   31ab8:	ldr	r2, [r5, #28]
   31abc:	ldr	ip, [r4, #32]
   31ac0:	mov	r1, r4
   31ac4:	ldr	r3, [r3]
   31ac8:	ldr	r0, [r5, #36]	; 0x24
   31acc:	mla	r2, r2, r3, ip
   31ad0:	ldr	r3, [r0]
   31ad4:	ldr	r3, [r3, #176]	; 0xb0
   31ad8:	str	r2, [r4, #32]
   31adc:	blx	r3
   31ae0:	pop	{r3, r4, r5, pc}
   31ae4:	push	{r3, r4, r5, lr}
   31ae8:	subs	r4, r1, #0
   31aec:	mov	r5, r0
   31af0:	popeq	{r3, r4, r5, pc}
   31af4:	ldr	r1, [r4, #4]
   31af8:	bl	31ae4 <fputs@plt+0x283e4>
   31afc:	ldr	r3, [r4]
   31b00:	mov	r1, r5
   31b04:	mov	r0, r4
   31b08:	ldr	r3, [r3, #176]	; 0xb0
   31b0c:	blx	r3
   31b10:	pop	{r3, r4, r5, pc}
   31b14:	ldr	r3, [r0, #28]
   31b18:	mov	r0, r1
   31b1c:	mov	r1, r3
   31b20:	b	31ae4 <fputs@plt+0x283e4>
   31b24:	ldr	r3, [r0, #28]
   31b28:	ldr	r0, [r1, #28]
   31b2c:	subs	r3, r3, r0
   31b30:	rsbs	r0, r3, #0
   31b34:	adcs	r0, r0, r3
   31b38:	bx	lr
   31b3c:	movw	r0, #6512	; 0x1970
   31b40:	movt	r0, #5
   31b44:	bx	lr
   31b48:	mov	r0, #0
   31b4c:	bx	lr
   31b50:	mov	r0, #0
   31b54:	bx	lr
   31b58:	ldr	r3, [r0, #28]
   31b5c:	ldr	r0, [r1, #28]
   31b60:	subs	r3, r3, r0
   31b64:	rsbs	r0, r3, #0
   31b68:	adcs	r0, r0, r3
   31b6c:	bx	lr
   31b70:	movw	r0, #6528	; 0x1980
   31b74:	movt	r0, #5
   31b78:	bx	lr
   31b7c:	mov	r0, #0
   31b80:	bx	lr
   31b84:	mov	r0, #0
   31b88:	bx	lr
   31b8c:	mov	r0, #0
   31b90:	bx	lr
   31b94:	ldr	r2, [r0, #28]
   31b98:	ldr	r3, [r1, #28]
   31b9c:	cmp	r2, r3
   31ba0:	beq	31bac <fputs@plt+0x284ac>
   31ba4:	mov	r0, #0
   31ba8:	bx	lr
   31bac:	ldr	r0, [r0, #36]	; 0x24
   31bb0:	ldr	r3, [r1, #36]	; 0x24
   31bb4:	subs	r3, r0, r3
   31bb8:	rsbs	r0, r3, #0
   31bbc:	adcs	r0, r0, r3
   31bc0:	bx	lr
   31bc4:	movw	r0, #6548	; 0x1994
   31bc8:	movt	r0, #5
   31bcc:	bx	lr
   31bd0:	mov	r3, #1
   31bd4:	strb	r3, [r0, #33]	; 0x21
   31bd8:	mov	r0, r3
   31bdc:	bx	lr
   31be0:	mov	r0, #0
   31be4:	bx	lr
   31be8:	mov	r0, #0
   31bec:	bx	lr
   31bf0:	ldr	r2, [r0, #28]
   31bf4:	ldr	r3, [r1, #28]
   31bf8:	cmp	r2, r3
   31bfc:	beq	31c08 <fputs@plt+0x28508>
   31c00:	mov	r0, #0
   31c04:	bx	lr
   31c08:	ldr	r0, [r0, #36]	; 0x24
   31c0c:	ldr	r3, [r1, #36]	; 0x24
   31c10:	subs	r3, r0, r3
   31c14:	rsbs	r0, r3, #0
   31c18:	adcs	r0, r0, r3
   31c1c:	bx	lr
   31c20:	movw	r0, #6564	; 0x19a4
   31c24:	movt	r0, #5
   31c28:	bx	lr
   31c2c:	mov	r0, #0
   31c30:	bx	lr
   31c34:	mov	r0, #0
   31c38:	bx	lr
   31c3c:	ldr	r2, [r0, #28]
   31c40:	ldr	r3, [r1, #28]
   31c44:	cmp	r2, r3
   31c48:	beq	31c54 <fputs@plt+0x28554>
   31c4c:	mov	r0, #0
   31c50:	bx	lr
   31c54:	ldr	r0, [r0, #32]
   31c58:	ldr	r3, [r1, #32]
   31c5c:	subs	r3, r0, r3
   31c60:	rsbs	r0, r3, #0
   31c64:	adcs	r0, r0, r3
   31c68:	bx	lr
   31c6c:	movw	r0, #6588	; 0x19bc
   31c70:	movt	r0, #5
   31c74:	bx	lr
   31c78:	mov	r0, #0
   31c7c:	bx	lr
   31c80:	mov	r0, #0
   31c84:	bx	lr
   31c88:	movw	r0, #6604	; 0x19cc
   31c8c:	movt	r0, #5
   31c90:	bx	lr
   31c94:	mov	r0, #0
   31c98:	bx	lr
   31c9c:	mov	r0, #0
   31ca0:	bx	lr
   31ca4:	movw	r0, #6616	; 0x19d8
   31ca8:	movt	r0, #5
   31cac:	bx	lr
   31cb0:	mov	r0, #0
   31cb4:	bx	lr
   31cb8:	mov	r0, #0
   31cbc:	bx	lr
   31cc0:	mov	r0, #1
   31cc4:	bx	lr
   31cc8:	movw	r0, #6640	; 0x19f0
   31ccc:	movt	r0, #5
   31cd0:	bx	lr
   31cd4:	mov	r0, #0
   31cd8:	bx	lr
   31cdc:	mov	r0, #0
   31ce0:	bx	lr
   31ce4:	mov	r0, #1
   31ce8:	bx	lr
   31cec:	movw	r0, #6628	; 0x19e4
   31cf0:	movt	r0, #5
   31cf4:	bx	lr
   31cf8:	mov	r0, #0
   31cfc:	bx	lr
   31d00:	mov	r0, #0
   31d04:	bx	lr
   31d08:	mov	r0, #2
   31d0c:	bx	lr
   31d10:	movw	r0, #6652	; 0x19fc
   31d14:	movt	r0, #5
   31d18:	bx	lr
   31d1c:	mov	r0, #0
   31d20:	bx	lr
   31d24:	mov	r0, #0
   31d28:	bx	lr
   31d2c:	movw	r0, #6668	; 0x1a0c
   31d30:	movt	r0, #5
   31d34:	bx	lr
   31d38:	mov	r0, #0
   31d3c:	bx	lr
   31d40:	mov	r0, #0
   31d44:	bx	lr
   31d48:	ldr	r3, [r0, #28]
   31d4c:	push	{r4, lr}
   31d50:	cmp	r3, #0
   31d54:	popeq	{r4, pc}
   31d58:	movw	r2, #45508	; 0xb1c4
   31d5c:	movt	r2, #6
   31d60:	ldr	r4, [r0, #32]
   31d64:	mov	r0, r3
   31d68:	ldr	lr, [r1, #32]
   31d6c:	ldr	r2, [r2]
   31d70:	ldr	r3, [r3]
   31d74:	mla	r2, r4, r2, lr
   31d78:	ldr	r3, [r3, #176]	; 0xb0
   31d7c:	str	r2, [r1, #32]
   31d80:	blx	r3
   31d84:	pop	{r4, pc}
   31d88:	movw	r0, #6692	; 0x1a24
   31d8c:	movt	r0, #5
   31d90:	bx	lr
   31d94:	mov	r0, #0
   31d98:	bx	lr
   31d9c:	mov	r0, #0
   31da0:	bx	lr
   31da4:	ldr	r0, [r0, #28]
   31da8:	push	{r3, lr}
   31dac:	cmp	r0, #0
   31db0:	popeq	{r3, pc}
   31db4:	ldr	r3, [r0]
   31db8:	ldr	r3, [r3, #96]	; 0x60
   31dbc:	blx	r3
   31dc0:	pop	{r3, pc}
   31dc4:	push	{r4, lr}
   31dc8:	mov	r4, r0
   31dcc:	ldr	r0, [r0, #28]
   31dd0:	cmp	r0, #0
   31dd4:	beq	31df0 <fputs@plt+0x286f0>
   31dd8:	ldr	r2, [r0]
   31ddc:	ldr	r3, [r2, #28]
   31de0:	blx	r3
   31de4:	ldr	r3, [r4, #32]
   31de8:	add	r0, r0, r3
   31dec:	pop	{r4, pc}
   31df0:	movw	r3, #15148	; 0x3b2c
   31df4:	movt	r3, #7
   31df8:	ldr	r0, [r3]
   31dfc:	pop	{r4, pc}
   31e00:	push	{r3, lr}
   31e04:	ldr	r3, [r0, #28]
   31e08:	cmp	r3, #0
   31e0c:	beq	31e24 <fputs@plt+0x28724>
   31e10:	ldr	ip, [r3]
   31e14:	mov	r0, r3
   31e18:	ldr	r3, [ip, #64]	; 0x40
   31e1c:	blx	r3
   31e20:	pop	{r3, pc}
   31e24:	pop	{r3, lr}
   31e28:	b	312f0 <fputs@plt+0x27bf0>
   31e2c:	push	{r4, lr}
   31e30:	mov	r4, r0
   31e34:	ldr	r0, [r0, #28]
   31e38:	cmp	r0, #0
   31e3c:	beq	31e5c <fputs@plt+0x2875c>
   31e40:	ldr	r2, [r0]
   31e44:	ldr	r3, [r2, #44]	; 0x2c
   31e48:	blx	r3
   31e4c:	ldr	r3, [r4, #32]
   31e50:	add	r3, r3, r3, lsr #31
   31e54:	add	r0, r0, r3, asr #1
   31e58:	pop	{r4, pc}
   31e5c:	movw	r3, #15148	; 0x3b2c
   31e60:	movt	r3, #7
   31e64:	ldr	r0, [r3]
   31e68:	pop	{r4, pc}
   31e6c:	ldr	r0, [r0, #28]
   31e70:	push	{r3, lr}
   31e74:	cmp	r0, #0
   31e78:	beq	31e8c <fputs@plt+0x2878c>
   31e7c:	ldr	r3, [r0]
   31e80:	ldr	r3, [r3, #32]
   31e84:	blx	r3
   31e88:	pop	{r3, pc}
   31e8c:	movw	r3, #15148	; 0x3b2c
   31e90:	movt	r3, #7
   31e94:	ldr	r0, [r3]
   31e98:	pop	{r3, pc}
   31e9c:	ldr	r0, [r0, #28]
   31ea0:	push	{r3, lr}
   31ea4:	cmp	r0, #0
   31ea8:	beq	31ebc <fputs@plt+0x287bc>
   31eac:	ldr	r3, [r0]
   31eb0:	ldr	r3, [r3, #36]	; 0x24
   31eb4:	blx	r3
   31eb8:	pop	{r3, pc}
   31ebc:	movw	r3, #15148	; 0x3b2c
   31ec0:	movt	r3, #7
   31ec4:	ldr	r0, [r3]
   31ec8:	pop	{r3, pc}
   31ecc:	ldr	r0, [r0, #28]
   31ed0:	push	{r3, lr}
   31ed4:	cmp	r0, #0
   31ed8:	popeq	{r3, pc}
   31edc:	ldr	r3, [r0]
   31ee0:	ldr	r3, [r3, #76]	; 0x4c
   31ee4:	blx	r3
   31ee8:	pop	{r3, pc}
   31eec:	ldr	r0, [r0, #28]
   31ef0:	push	{r3, lr}
   31ef4:	cmp	r0, #0
   31ef8:	popeq	{r3, pc}
   31efc:	ldr	r3, [r0]
   31f00:	ldr	r3, [r3, #148]	; 0x94
   31f04:	blx	r3
   31f08:	pop	{r3, pc}
   31f0c:	ldr	r0, [r0, #28]
   31f10:	push	{r3, lr}
   31f14:	cmp	r0, #0
   31f18:	popeq	{r3, pc}
   31f1c:	ldr	r3, [r0]
   31f20:	ldr	r3, [r3, #144]	; 0x90
   31f24:	blx	r3
   31f28:	pop	{r3, pc}
   31f2c:	ldr	r0, [r0, #28]
   31f30:	push	{r3, lr}
   31f34:	cmp	r0, #0
   31f38:	popeq	{r3, pc}
   31f3c:	ldr	r3, [r0]
   31f40:	ldr	r3, [r3, #60]	; 0x3c
   31f44:	blx	r3
   31f48:	pop	{r3, pc}
   31f4c:	ldr	r0, [r0, #28]
   31f50:	push	{r3, lr}
   31f54:	cmp	r0, #0
   31f58:	popeq	{r3, pc}
   31f5c:	ldr	r3, [r0]
   31f60:	ldr	r3, [r3, #164]	; 0xa4
   31f64:	blx	r3
   31f68:	pop	{r3, pc}
   31f6c:	ldr	r0, [r0, #28]
   31f70:	push	{r3, lr}
   31f74:	cmp	r0, #0
   31f78:	popeq	{r3, pc}
   31f7c:	ldr	r3, [r0]
   31f80:	ldr	r3, [r3, #132]	; 0x84
   31f84:	blx	r3
   31f88:	pop	{r3, pc}
   31f8c:	ldr	r0, [r0, #28]
   31f90:	push	{r3, lr}
   31f94:	cmp	r0, #0
   31f98:	beq	31fac <fputs@plt+0x288ac>
   31f9c:	ldr	r3, [r0]
   31fa0:	ldr	r3, [r3, #92]	; 0x5c
   31fa4:	blx	r3
   31fa8:	pop	{r3, pc}
   31fac:	mov	r0, r1
   31fb0:	pop	{r3, pc}
   31fb4:	ldr	r0, [r0, #28]
   31fb8:	push	{r3, lr}
   31fbc:	cmp	r0, #0
   31fc0:	popeq	{r3, pc}
   31fc4:	ldr	r3, [r0]
   31fc8:	ldr	r3, [r3, #68]	; 0x44
   31fcc:	blx	r3
   31fd0:	pop	{r3, pc}
   31fd4:	movw	r0, #6720	; 0x1a40
   31fd8:	movt	r0, #5
   31fdc:	bx	lr
   31fe0:	mov	r0, #0
   31fe4:	bx	lr
   31fe8:	mov	r0, #0
   31fec:	bx	lr
   31ff0:	movw	r0, #6736	; 0x1a50
   31ff4:	movt	r0, #5
   31ff8:	bx	lr
   31ffc:	mov	r0, #0
   32000:	bx	lr
   32004:	mov	r0, #0
   32008:	bx	lr
   3200c:	movw	r0, #6752	; 0x1a60
   32010:	movt	r0, #5
   32014:	bx	lr
   32018:	mov	r0, #0
   3201c:	bx	lr
   32020:	mov	r0, #0
   32024:	bx	lr
   32028:	ldr	r2, [r0, #28]
   3202c:	ldr	r3, [r1, #28]
   32030:	cmp	r2, r3
   32034:	beq	32040 <fputs@plt+0x28940>
   32038:	mov	r0, #0
   3203c:	bx	lr
   32040:	ldr	r2, [r0, #32]
   32044:	ldr	r3, [r1, #32]
   32048:	cmp	r2, r3
   3204c:	bne	32038 <fputs@plt+0x28938>
   32050:	ldr	r2, [r0, #36]	; 0x24
   32054:	ldr	r3, [r1, #36]	; 0x24
   32058:	cmp	r2, r3
   3205c:	bne	32038 <fputs@plt+0x28938>
   32060:	ldr	r0, [r0, #40]	; 0x28
   32064:	ldr	r3, [r1, #40]	; 0x28
   32068:	subs	r3, r0, r3
   3206c:	rsbs	r0, r3, #0
   32070:	adcs	r0, r0, r3
   32074:	bx	lr
   32078:	movw	r0, #6768	; 0x1a70
   3207c:	movt	r0, #5
   32080:	bx	lr
   32084:	mov	r0, #0
   32088:	bx	lr
   3208c:	mov	r0, #0
   32090:	bx	lr
   32094:	movw	r0, #6780	; 0x1a7c
   32098:	movt	r0, #5
   3209c:	bx	lr
   320a0:	mov	r0, #0
   320a4:	bx	lr
   320a8:	mov	r0, #0
   320ac:	bx	lr
   320b0:	movw	r0, #6796	; 0x1a8c
   320b4:	movt	r0, #5
   320b8:	bx	lr
   320bc:	mov	r0, #0
   320c0:	bx	lr
   320c4:	mov	r0, #0
   320c8:	bx	lr
   320cc:	movw	r0, #6812	; 0x1a9c
   320d0:	movt	r0, #5
   320d4:	bx	lr
   320d8:	mov	r0, #0
   320dc:	bx	lr
   320e0:	mov	r0, #0
   320e4:	bx	lr
   320e8:	movw	r0, #6824	; 0x1aa8
   320ec:	movt	r0, #5
   320f0:	bx	lr
   320f4:	mov	r0, #0
   320f8:	bx	lr
   320fc:	mov	r0, #0
   32100:	bx	lr
   32104:	ldrb	r0, [r0, #32]
   32108:	bx	lr
   3210c:	mov	r0, #1
   32110:	bx	lr
   32114:	movw	r0, #6840	; 0x1ab8
   32118:	movt	r0, #5
   3211c:	bx	lr
   32120:	mov	r0, #0
   32124:	bx	lr
   32128:	mov	r0, #0
   3212c:	bx	lr
   32130:	ldr	r2, [r0, #28]
   32134:	ldr	r3, [r1, #28]
   32138:	cmp	r2, r3
   3213c:	beq	32148 <fputs@plt+0x28a48>
   32140:	mov	r0, #0
   32144:	bx	lr
   32148:	ldrb	r2, [r0, #32]
   3214c:	ldrb	r3, [r1, #32]
   32150:	cmp	r2, r3
   32154:	bne	32140 <fputs@plt+0x28a40>
   32158:	ldr	r0, [r0, #36]	; 0x24
   3215c:	ldr	r3, [r1, #36]	; 0x24
   32160:	subs	r3, r0, r3
   32164:	rsbs	r0, r3, #0
   32168:	adcs	r0, r0, r3
   3216c:	bx	lr
   32170:	movw	r0, #6884	; 0x1ae4
   32174:	movt	r0, #5
   32178:	bx	lr
   3217c:	ldr	r2, [r0, #28]
   32180:	ldr	r3, [r1, #28]
   32184:	cmp	r2, r3
   32188:	beq	32194 <fputs@plt+0x28a94>
   3218c:	mov	r0, #0
   32190:	bx	lr
   32194:	ldrb	r2, [r0, #32]
   32198:	ldrb	r3, [r1, #32]
   3219c:	cmp	r2, r3
   321a0:	bne	3218c <fputs@plt+0x28a8c>
   321a4:	ldr	r0, [r0, #36]	; 0x24
   321a8:	ldr	r3, [r1, #36]	; 0x24
   321ac:	subs	r3, r0, r3
   321b0:	rsbs	r0, r3, #0
   321b4:	adcs	r0, r0, r3
   321b8:	bx	lr
   321bc:	movw	r0, #6856	; 0x1ac8
   321c0:	movt	r0, #5
   321c4:	bx	lr
   321c8:	mov	r0, #0
   321cc:	bx	lr
   321d0:	mov	r0, #0
   321d4:	bx	lr
   321d8:	ldr	r2, [r0, #28]
   321dc:	ldr	r3, [r1, #28]
   321e0:	cmp	r2, r3
   321e4:	beq	321f0 <fputs@plt+0x28af0>
   321e8:	mov	r0, #0
   321ec:	bx	lr
   321f0:	ldrb	r2, [r0, #32]
   321f4:	ldrb	r3, [r1, #32]
   321f8:	cmp	r2, r3
   321fc:	bne	321e8 <fputs@plt+0x28ae8>
   32200:	ldr	r0, [r0, #36]	; 0x24
   32204:	ldr	r3, [r1, #36]	; 0x24
   32208:	subs	r3, r0, r3
   3220c:	rsbs	r0, r3, #0
   32210:	adcs	r0, r0, r3
   32214:	bx	lr
   32218:	movw	r0, #6872	; 0x1ad8
   3221c:	movt	r0, #5
   32220:	bx	lr
   32224:	ldr	r3, [r0, #28]
   32228:	ldr	r0, [r1, #28]
   3222c:	subs	r3, r3, r0
   32230:	rsbs	r0, r3, #0
   32234:	adcs	r0, r0, r3
   32238:	bx	lr
   3223c:	movw	r0, #6896	; 0x1af0
   32240:	movt	r0, #5
   32244:	bx	lr
   32248:	mov	r0, #0
   3224c:	bx	lr
   32250:	mov	r0, #0
   32254:	bx	lr
   32258:	ldr	r3, [r0, #28]
   3225c:	ldr	r0, [r1, #28]
   32260:	subs	r3, r3, r0
   32264:	rsbs	r0, r3, #0
   32268:	adcs	r0, r0, r3
   3226c:	bx	lr
   32270:	movw	r0, #6916	; 0x1b04
   32274:	movt	r0, #5
   32278:	bx	lr
   3227c:	mov	r0, #0
   32280:	bx	lr
   32284:	mov	r0, #0
   32288:	bx	lr
   3228c:	push	{r3, lr}
   32290:	movw	r3, #14944	; 0x3a60
   32294:	movt	r3, #7
   32298:	ldr	r0, [r3]
   3229c:	cmp	r0, #0
   322a0:	beq	322d0 <fputs@plt+0x28bd0>
   322a4:	ldr	r3, [r0]
   322a8:	ldr	r3, [r3, #32]
   322ac:	blx	r3
   322b0:	movw	r2, #58672	; 0xe530
   322b4:	movw	r3, #61256	; 0xef48
   322b8:	movt	r2, #4
   322bc:	movt	r3, #4
   322c0:	cmp	r0, #0
   322c4:	moveq	r0, r2
   322c8:	movne	r0, r3
   322cc:	pop	{r3, pc}
   322d0:	movw	r0, #58672	; 0xe530
   322d4:	movt	r0, #4
   322d8:	pop	{r3, pc}
   322dc:	push	{r4, lr}
   322e0:	mov	r4, r0
   322e4:	str	r1, [r0, #4]
   322e8:	ldr	r0, [r2]
   322ec:	ldr	r3, [r0, #4]
   322f0:	str	r3, [r2]
   322f4:	bl	49050 <_ZdlPv@@Base>
   322f8:	mov	r0, r4
   322fc:	pop	{r4, pc}
   32300:	push	{r4, lr}
   32304:	mov	r4, r0
   32308:	str	r1, [r0, #4]
   3230c:	ldr	r0, [r2]
   32310:	ldr	r3, [r0, #4]
   32314:	str	r3, [r2]
   32318:	bl	49050 <_ZdlPv@@Base>
   3231c:	mov	r0, r4
   32320:	pop	{r4, pc}
   32324:	push	{r4, lr}
   32328:	mov	r4, r0
   3232c:	str	r1, [r0, #4]
   32330:	ldr	r0, [r2]
   32334:	ldr	r3, [r0, #4]
   32338:	str	r3, [r2]
   3233c:	bl	49050 <_ZdlPv@@Base>
   32340:	mov	r0, r4
   32344:	pop	{r4, pc}
   32348:	push	{r4, lr}
   3234c:	mov	r4, r0
   32350:	str	r1, [r0, #4]
   32354:	ldr	r0, [r2]
   32358:	ldr	r3, [r0, #4]
   3235c:	str	r3, [r2]
   32360:	bl	49050 <_ZdlPv@@Base>
   32364:	mov	r0, r4
   32368:	pop	{r4, pc}
   3236c:	push	{r3, lr}
   32370:	mov	r0, #28
   32374:	bl	49000 <_Znwj@@Base>
   32378:	ldr	r1, [pc, #32]	; 323a0 <fputs@plt+0x28ca0>
   3237c:	mov	r2, #0
   32380:	str	r1, [r0]
   32384:	str	r2, [r0, #4]
   32388:	str	r2, [r0, #8]
   3238c:	str	r2, [r0, #12]
   32390:	str	r2, [r0, #16]
   32394:	str	r2, [r0, #20]
   32398:	str	r2, [r0, #24]
   3239c:	pop	{r3, pc}
   323a0:	strdeq	pc, [r4], -r0
   323a4:	push	{r3, lr}
   323a8:	mov	r0, #28
   323ac:	bl	49000 <_Znwj@@Base>
   323b0:	ldr	r1, [pc, #32]	; 323d8 <fputs@plt+0x28cd8>
   323b4:	mov	r2, #0
   323b8:	str	r1, [r0]
   323bc:	str	r2, [r0, #4]
   323c0:	str	r2, [r0, #8]
   323c4:	str	r2, [r0, #12]
   323c8:	str	r2, [r0, #16]
   323cc:	str	r2, [r0, #20]
   323d0:	str	r2, [r0, #24]
   323d4:	pop	{r3, pc}
   323d8:	andeq	pc, r4, r0, asr #23
   323dc:	push	{r4, lr}
   323e0:	mov	r0, #8
   323e4:	mov	r4, r1
   323e8:	bl	49000 <_Znwj@@Base>
   323ec:	mov	r2, #0
   323f0:	str	r4, [r0, #4]
   323f4:	strb	r2, [r0]
   323f8:	strb	r2, [r0, #1]
   323fc:	strb	r2, [r0, #2]
   32400:	pop	{r4, pc}
   32404:	push	{r4, lr}
   32408:	mov	r0, #8
   3240c:	mov	r4, r1
   32410:	bl	49000 <_Znwj@@Base>
   32414:	mov	r2, #0
   32418:	str	r4, [r0, #4]
   3241c:	strb	r2, [r0]
   32420:	strb	r2, [r0, #1]
   32424:	strb	r2, [r0, #2]
   32428:	pop	{r4, pc}
   3242c:	push	{r4, lr}
   32430:	mov	r0, #8
   32434:	mov	r4, r1
   32438:	bl	49000 <_Znwj@@Base>
   3243c:	mov	r2, #0
   32440:	str	r4, [r0, #4]
   32444:	strb	r2, [r0]
   32448:	strb	r2, [r0, #1]
   3244c:	strb	r2, [r0, #2]
   32450:	pop	{r4, pc}
   32454:	push	{r4, lr}
   32458:	mov	r0, #8
   3245c:	mov	r4, r1
   32460:	bl	49000 <_Znwj@@Base>
   32464:	mov	r2, #0
   32468:	str	r4, [r0, #4]
   3246c:	strb	r2, [r0]
   32470:	strb	r2, [r0, #1]
   32474:	strb	r2, [r0, #2]
   32478:	pop	{r4, pc}
   3247c:	push	{r4, lr}
   32480:	mov	r0, #8
   32484:	mov	r4, r1
   32488:	bl	49000 <_Znwj@@Base>
   3248c:	mov	r2, #0
   32490:	str	r4, [r0, #4]
   32494:	strb	r2, [r0]
   32498:	strb	r2, [r0, #1]
   3249c:	strb	r2, [r0, #2]
   324a0:	pop	{r4, pc}
   324a4:	push	{r3, r4, r5, lr}
   324a8:	mov	r5, r1
   324ac:	ldr	r3, [r0, #28]
   324b0:	mov	r0, #8
   324b4:	ldr	ip, [r2]
   324b8:	add	ip, ip, #1
   324bc:	str	ip, [r2]
   324c0:	ldrb	r4, [r3, #17]
   324c4:	bl	49000 <_Znwj@@Base>
   324c8:	mov	r2, #0
   324cc:	str	r5, [r0, #4]
   324d0:	strb	r4, [r0, #2]
   324d4:	strb	r2, [r0]
   324d8:	strb	r2, [r0, #1]
   324dc:	pop	{r3, r4, r5, pc}
   324e0:	push	{r3, r4, r5, lr}
   324e4:	mov	r5, r1
   324e8:	ldr	r3, [r0, #28]
   324ec:	mov	r0, #8
   324f0:	ldr	ip, [r2]
   324f4:	add	ip, ip, #1
   324f8:	str	ip, [r2]
   324fc:	ldrb	r4, [r3, #17]
   32500:	bl	49000 <_Znwj@@Base>
   32504:	mov	r2, #0
   32508:	str	r5, [r0, #4]
   3250c:	strb	r4, [r0, #2]
   32510:	strb	r2, [r0]
   32514:	strb	r2, [r0, #1]
   32518:	pop	{r3, r4, r5, pc}
   3251c:	push	{r3, lr}
   32520:	mov	r0, #28
   32524:	bl	49000 <_Znwj@@Base>
   32528:	ldr	r1, [pc, #32]	; 32550 <fputs@plt+0x28e50>
   3252c:	mov	r2, #0
   32530:	str	r1, [r0]
   32534:	str	r2, [r0, #4]
   32538:	str	r2, [r0, #8]
   3253c:	str	r2, [r0, #12]
   32540:	str	r2, [r0, #16]
   32544:	str	r2, [r0, #20]
   32548:	str	r2, [r0, #24]
   3254c:	pop	{r3, pc}
   32550:	muleq	r4, r0, ip
   32554:	movw	r1, #6940	; 0x1b1c
   32558:	movw	r0, #3773	; 0xebd
   3255c:	movt	r1, #5
   32560:	b	430dc <fputs@plt+0x399dc>
   32564:	cmp	r1, #0
   32568:	push	{r4, r5, r6, lr}
   3256c:	mov	r4, r0
   32570:	mov	r5, r2
   32574:	mov	r6, r3
   32578:	bne	325a0 <fputs@plt+0x28ea0>
   3257c:	ldr	r2, [r4, #4]
   32580:	mov	r3, #0
   32584:	mov	r0, r4
   32588:	str	r2, [r5]
   3258c:	str	r3, [r6]
   32590:	ldr	r3, [r4]
   32594:	ldr	r3, [r3, #4]
   32598:	blx	r3
   3259c:	pop	{r4, r5, r6, pc}
   325a0:	movw	r1, #6940	; 0x1b1c
   325a4:	movw	r0, #3778	; 0xec2
   325a8:	movt	r1, #5
   325ac:	bl	430dc <fputs@plt+0x399dc>
   325b0:	b	3257c <fputs@plt+0x28e7c>
   325b4:	push	{r4, r5, lr}
   325b8:	subs	ip, r1, #0
   325bc:	sub	sp, sp, #12
   325c0:	mov	r4, r0
   325c4:	mov	r5, r2
   325c8:	movge	r0, ip
   325cc:	str	r1, [sp, #4]
   325d0:	blt	32678 <fputs@plt+0x28f78>
   325d4:	cmp	r0, #0
   325d8:	bne	32638 <fputs@plt+0x28f38>
   325dc:	ldr	r2, [r4, #36]	; 0x24
   325e0:	str	r2, [r3]
   325e4:	ldr	ip, [r4, #32]
   325e8:	str	r0, [r4, #36]	; 0x24
   325ec:	cmp	ip, #0
   325f0:	movne	r1, ip
   325f4:	bne	32600 <fputs@plt+0x28f00>
   325f8:	b	32698 <fputs@plt+0x28f98>
   325fc:	mov	r1, r3
   32600:	ldr	r3, [r1, #4]
   32604:	cmp	r3, #0
   32608:	bne	325fc <fputs@plt+0x28efc>
   3260c:	ldr	r3, [r4, #4]
   32610:	str	r3, [r1, #4]
   32614:	str	ip, [r5]
   32618:	ldr	r3, [r4]
   3261c:	mov	r2, #0
   32620:	mov	r0, r4
   32624:	str	r2, [r4, #32]
   32628:	ldr	r3, [r3, #4]
   3262c:	blx	r3
   32630:	add	sp, sp, #12
   32634:	pop	{r4, r5, pc}
   32638:	ldr	ip, [r4, #4]
   3263c:	add	r1, sp, #8
   32640:	mov	r2, r5
   32644:	sub	r0, r0, #1
   32648:	str	r0, [r1, #-4]!
   3264c:	str	ip, [r5]
   32650:	ldr	r0, [r4, #28]
   32654:	bl	3167c <fputs@plt+0x27f7c>
   32658:	ldr	r3, [r4]
   3265c:	mov	r2, #0
   32660:	mov	r0, r4
   32664:	str	r2, [r4, #28]
   32668:	ldr	r3, [r3, #4]
   3266c:	blx	r3
   32670:	add	sp, sp, #12
   32674:	pop	{r4, r5, pc}
   32678:	movw	r0, #3807	; 0xedf
   3267c:	movw	r1, #6940	; 0x1b1c
   32680:	movt	r1, #5
   32684:	str	r3, [sp]
   32688:	bl	430dc <fputs@plt+0x399dc>
   3268c:	ldr	r0, [sp, #4]
   32690:	ldr	r3, [sp]
   32694:	b	325d4 <fputs@plt+0x28ed4>
   32698:	ldr	r3, [r4, #4]
   3269c:	str	r3, [r5]
   326a0:	b	32618 <fputs@plt+0x28f18>
   326a4:	movw	r1, #6940	; 0x1b1c
   326a8:	movw	r0, #4487	; 0x1187
   326ac:	movt	r1, #5
   326b0:	b	430dc <fputs@plt+0x399dc>
   326b4:	push	{r3, r4, r5, r6, r7, lr}
   326b8:	mov	r7, r1
   326bc:	ldr	r3, [r0, #28]
   326c0:	mov	r5, r2
   326c4:	ldr	r1, [r2]
   326c8:	mov	r4, r0
   326cc:	ldrb	r2, [r3, #17]
   326d0:	ldrb	r3, [r1, #2]
   326d4:	cmp	r2, r3
   326d8:	beq	326ec <fputs@plt+0x28fec>
   326dc:	movw	r1, #6940	; 0x1b1c
   326e0:	movw	r0, #2053	; 0x805
   326e4:	movt	r1, #5
   326e8:	bl	430dc <fputs@plt+0x399dc>
   326ec:	cmp	r7, #0
   326f0:	mov	r3, #0
   326f4:	str	r3, [r4, #4]
   326f8:	beq	32754 <fputs@plt+0x29054>
   326fc:	ldr	r3, [r7]
   32700:	mov	r0, r7
   32704:	mov	r1, r4
   32708:	ldr	r3, [r3, #160]	; 0xa0
   3270c:	blx	r3
   32710:	subs	r6, r0, #0
   32714:	beq	32754 <fputs@plt+0x29054>
   32718:	ldr	r0, [r5]
   3271c:	ldrb	r2, [r0]
   32720:	cmp	r2, #0
   32724:	beq	32740 <fputs@plt+0x29040>
   32728:	ldr	r3, [r6]
   3272c:	mov	r0, r6
   32730:	ldr	r3, [r3, #84]	; 0x54
   32734:	blx	r3
   32738:	mov	r6, r0
   3273c:	ldr	r0, [r5]
   32740:	ldr	r2, [r0, #4]
   32744:	str	r2, [r5]
   32748:	bl	49050 <_ZdlPv@@Base>
   3274c:	mov	r0, r6
   32750:	pop	{r3, r4, r5, r6, r7, pc}
   32754:	str	r7, [r4, #4]
   32758:	mov	r6, r4
   3275c:	b	32718 <fputs@plt+0x29018>
   32760:	push	{r4, r5, r6, lr}
   32764:	mov	r6, r1
   32768:	ldr	r3, [r0, #28]
   3276c:	mov	r4, r2
   32770:	ldr	r1, [r2]
   32774:	mov	r5, r0
   32778:	ldrb	r2, [r3, #17]
   3277c:	ldrb	r3, [r1, #2]
   32780:	cmp	r2, r3
   32784:	beq	32798 <fputs@plt+0x29098>
   32788:	movw	r1, #6940	; 0x1b1c
   3278c:	movw	r0, #4341	; 0x10f5
   32790:	movt	r1, #5
   32794:	bl	430dc <fputs@plt+0x399dc>
   32798:	str	r6, [r5, #4]
   3279c:	ldr	r0, [r4]
   327a0:	ldrb	r2, [r0]
   327a4:	cmp	r2, #0
   327a8:	beq	327c4 <fputs@plt+0x290c4>
   327ac:	ldr	r3, [r5]
   327b0:	mov	r0, r5
   327b4:	ldr	r3, [r3, #84]	; 0x54
   327b8:	blx	r3
   327bc:	mov	r5, r0
   327c0:	ldr	r0, [r4]
   327c4:	ldr	r2, [r0, #4]
   327c8:	str	r2, [r4]
   327cc:	bl	49050 <_ZdlPv@@Base>
   327d0:	mov	r0, r5
   327d4:	pop	{r4, r5, r6, pc}
   327d8:	push	{r4, r5, r6, r7, r8, lr}
   327dc:	mov	r6, r0
   327e0:	ldr	r0, [r0, #4]
   327e4:	mov	r8, r1
   327e8:	mov	r7, r2
   327ec:	mov	r5, r3
   327f0:	cmp	r0, #0
   327f4:	beq	32814 <fputs@plt+0x29114>
   327f8:	ldr	r3, [r0]
   327fc:	ldr	r3, [r3, #104]	; 0x68
   32800:	blx	r3
   32804:	cmp	r0, #0
   32808:	beq	32814 <fputs@plt+0x29114>
   3280c:	mov	r0, r5
   32810:	pop	{r4, r5, r6, r7, r8, pc}
   32814:	mov	r0, #24
   32818:	bl	49000 <_Znwj@@Base>
   3281c:	ldr	r3, [sp, #24]
   32820:	cmp	r3, #0
   32824:	mov	r3, #0
   32828:	mov	r4, r0
   3282c:	stm	r0, {r5, r8}
   32830:	str	r7, [r0, #8]
   32834:	strb	r3, [r0, #20]
   32838:	beq	32860 <fputs@plt+0x29160>
   3283c:	cmp	r5, #0
   32840:	beq	32874 <fputs@plt+0x29174>
   32844:	ldr	r2, [r5, #12]
   32848:	mov	r0, r4
   3284c:	ldr	r3, [r5, #16]
   32850:	str	r2, [r4, #12]
   32854:	add	r3, r3, #1
   32858:	str	r3, [r4, #16]
   3285c:	pop	{r4, r5, r6, r7, r8, pc}
   32860:	ldr	r3, [sp, #24]
   32864:	mov	r0, r4
   32868:	str	r6, [r4, #12]
   3286c:	str	r3, [r4, #16]
   32870:	pop	{r4, r5, r6, r7, r8, pc}
   32874:	movw	r1, #6940	; 0x1b1c
   32878:	movw	r0, #3708	; 0xe7c
   3287c:	movt	r1, #5
   32880:	bl	430dc <fputs@plt+0x399dc>
   32884:	b	32844 <fputs@plt+0x29144>
   32888:	push	{r4, r5, r6, r7, r8, r9, lr}
   3288c:	sub	sp, sp, #12
   32890:	mov	r6, r0
   32894:	mov	r0, #24
   32898:	mov	r7, r3
   3289c:	str	r1, [sp, #4]
   328a0:	mov	r8, r2
   328a4:	ldr	r9, [sp, #40]	; 0x28
   328a8:	bl	49000 <_Znwj@@Base>
   328ac:	ldr	r4, [r6, #32]
   328b0:	ldr	r3, [sp, #4]
   328b4:	cmp	r4, #0
   328b8:	mov	r5, r0
   328bc:	str	r7, [r0]
   328c0:	str	r3, [r0, #4]
   328c4:	beq	328f0 <fputs@plt+0x291f0>
   328c8:	ldr	r3, [r4]
   328cc:	mov	r0, r4
   328d0:	ldr	r1, [r3, #28]
   328d4:	blx	r1
   328d8:	ldr	r4, [r4, #4]
   328dc:	ldr	r1, [r5, #4]
   328e0:	cmp	r4, #0
   328e4:	add	r0, r1, r0
   328e8:	str	r0, [r5, #4]
   328ec:	bne	328c8 <fputs@plt+0x291c8>
   328f0:	cmp	r9, #0
   328f4:	mov	r3, #1
   328f8:	str	r8, [r5, #8]
   328fc:	strb	r3, [r5, #20]
   32900:	beq	3293c <fputs@plt+0x2923c>
   32904:	cmp	r7, #0
   32908:	beq	32948 <fputs@plt+0x29248>
   3290c:	ldr	r2, [r7, #12]
   32910:	ldr	r3, [r7, #16]
   32914:	str	r2, [r5, #12]
   32918:	add	r3, r3, #1
   3291c:	str	r3, [r5, #16]
   32920:	ldr	r0, [r6, #28]
   32924:	mov	r2, r8
   32928:	mov	r3, r5
   3292c:	add	r1, sp, #4
   32930:	bl	315cc <fputs@plt+0x27ecc>
   32934:	add	sp, sp, #12
   32938:	pop	{r4, r5, r6, r7, r8, r9, pc}
   3293c:	str	r6, [r5, #12]
   32940:	str	r9, [r5, #16]
   32944:	b	32920 <fputs@plt+0x29220>
   32948:	movw	r1, #6940	; 0x1b1c
   3294c:	movw	r0, #3752	; 0xea8
   32950:	movt	r1, #5
   32954:	bl	430dc <fputs@plt+0x399dc>
   32958:	b	3290c <fputs@plt+0x2920c>
   3295c:	push	{r3, r4, r5, r6, r7, lr}
   32960:	mov	r6, r3
   32964:	ldr	r5, [r0, #40]	; 0x28
   32968:	mov	r4, r0
   3296c:	ldr	r3, [r0, #28]
   32970:	mov	r7, r2
   32974:	cmp	r5, #0
   32978:	add	r1, r3, r1
   3297c:	str	r1, [r0, #28]
   32980:	bne	3298c <fputs@plt+0x2928c>
   32984:	b	329bc <fputs@plt+0x292bc>
   32988:	mov	r5, r4
   3298c:	ldr	r4, [r5, #8]
   32990:	cmp	r4, #0
   32994:	bne	32988 <fputs@plt+0x29288>
   32998:	mov	r0, #12
   3299c:	bl	49000 <_Znwj@@Base>
   329a0:	mov	r1, r0
   329a4:	str	r7, [r0]
   329a8:	str	r6, [r1, #4]
   329ac:	mov	r0, #1
   329b0:	str	r4, [r1, #8]
   329b4:	str	r1, [r5, #8]
   329b8:	pop	{r3, r4, r5, r6, r7, pc}
   329bc:	movw	r1, #6940	; 0x1b1c
   329c0:	movw	r0, #4439	; 0x1157
   329c4:	movt	r1, #5
   329c8:	bl	430dc <fputs@plt+0x399dc>
   329cc:	ldr	r5, [r4, #40]	; 0x28
   329d0:	b	3298c <fputs@plt+0x2928c>
   329d4:	movw	r3, #15132	; 0x3b1c
   329d8:	movt	r3, #7
   329dc:	mov	r0, #10
   329e0:	mov	r2, #72	; 0x48
   329e4:	ldr	r1, [r3]
   329e8:	b	40724 <fputs@plt+0x37024>
   329ec:	ldr	r3, [r0, #32]
   329f0:	push	{r4, lr}
   329f4:	movw	r4, #3232	; 0xca0
   329f8:	movt	r4, #7
   329fc:	sub	sp, sp, #8
   32a00:	ldr	r2, [r3, #12]
   32a04:	add	r0, sp, #8
   32a08:	ldr	r3, [r4]
   32a0c:	str	r2, [r0, #-8]!
   32a10:	mov	r0, sp
   32a14:	str	r3, [sp, #4]
   32a18:	bl	10a94 <fputs@plt+0x7394>
   32a1c:	ldr	r2, [sp, #4]
   32a20:	ldr	r3, [r4]
   32a24:	cmp	r2, r3
   32a28:	bne	32a34 <fputs@plt+0x29334>
   32a2c:	add	sp, sp, #8
   32a30:	pop	{r4, pc}
   32a34:	bl	95d4 <__stack_chk_fail@plt>
   32a38:	ldr	r3, [r0, #36]	; 0x24
   32a3c:	push	{r4, lr}
   32a40:	movw	r4, #3232	; 0xca0
   32a44:	movt	r4, #7
   32a48:	sub	sp, sp, #8
   32a4c:	ldr	r2, [r3, #12]
   32a50:	add	r0, sp, #8
   32a54:	ldr	r3, [r4]
   32a58:	str	r2, [r0, #-8]!
   32a5c:	mov	r0, sp
   32a60:	str	r3, [sp, #4]
   32a64:	bl	10a94 <fputs@plt+0x7394>
   32a68:	ldr	r2, [sp, #4]
   32a6c:	ldr	r3, [r4]
   32a70:	cmp	r2, r3
   32a74:	bne	32a80 <fputs@plt+0x29380>
   32a78:	add	sp, sp, #8
   32a7c:	pop	{r4, pc}
   32a80:	bl	95d4 <__stack_chk_fail@plt>
   32a84:	push	{r4, r5, r6, r7, lr}
   32a88:	movw	r4, #3232	; 0xca0
   32a8c:	movt	r4, #7
   32a90:	ldr	r3, [r0, #32]
   32a94:	sub	sp, sp, #20
   32a98:	mov	r5, r0
   32a9c:	ldr	ip, [r4]
   32aa0:	cmp	r3, #0
   32aa4:	mov	r6, r1
   32aa8:	mov	r7, r2
   32aac:	str	ip, [sp, #12]
   32ab0:	beq	32bb8 <fputs@plt+0x294b8>
   32ab4:	ldr	ip, [r3]
   32ab8:	add	r2, sp, #4
   32abc:	mov	r0, r3
   32ac0:	mov	r1, sp
   32ac4:	mov	r3, #0
   32ac8:	str	r3, [sp]
   32acc:	ldr	ip, [ip, #64]	; 0x40
   32ad0:	str	r3, [sp, #4]
   32ad4:	blx	ip
   32ad8:	ldr	r0, [r5, #32]
   32adc:	ldr	r3, [r0]
   32ae0:	ldr	r3, [r3, #152]	; 0x98
   32ae4:	blx	r3
   32ae8:	mov	r1, r0
   32aec:	add	r0, sp, #8
   32af0:	bl	40850 <fputs@plt+0x37150>
   32af4:	movw	r3, #15144	; 0x3b28
   32af8:	movt	r3, #7
   32afc:	ldr	r0, [r5, #28]
   32b00:	ldr	r2, [r3]
   32b04:	cmp	r0, r2
   32b08:	ldr	r2, [sp, #8]
   32b0c:	blt	32b3c <fputs@plt+0x2943c>
   32b10:	cmp	r0, r2
   32b14:	bge	32b58 <fputs@plt+0x29458>
   32b18:	str	r0, [r7]
   32b1c:	ldr	r3, [r3]
   32b20:	str	r3, [r6]
   32b24:	ldr	r2, [sp, #12]
   32b28:	ldr	r3, [r4]
   32b2c:	cmp	r2, r3
   32b30:	bne	32bc0 <fputs@plt+0x294c0>
   32b34:	add	sp, sp, #20
   32b38:	pop	{r4, r5, r6, r7, pc}
   32b3c:	rsb	r1, r0, #0
   32b40:	cmp	r1, r2
   32b44:	bge	32b84 <fputs@plt+0x29484>
   32b48:	str	r0, [r6]
   32b4c:	ldr	r3, [r3]
   32b50:	str	r3, [r7]
   32b54:	b	32b24 <fputs@plt+0x29424>
   32b58:	ldr	r1, [sp]
   32b5c:	add	r2, r2, r1
   32b60:	str	r2, [r6]
   32b64:	ldr	r3, [r3]
   32b68:	cmp	r2, r3
   32b6c:	strgt	r3, [r6]
   32b70:	ldr	r3, [sp, #4]
   32b74:	ldr	r2, [r5, #28]
   32b78:	add	r3, r2, r3
   32b7c:	str	r3, [r7]
   32b80:	b	32b24 <fputs@plt+0x29424>
   32b84:	ldr	r0, [sp, #4]
   32b88:	ldr	r1, [sp]
   32b8c:	str	r0, [r7]
   32b90:	add	r2, r2, r1
   32b94:	str	r2, [r6]
   32b98:	ldr	r3, [r3]
   32b9c:	cmp	r2, r3
   32ba0:	strgt	r3, [r6]
   32ba4:	movgt	r2, r3
   32ba8:	ldr	r3, [r5, #28]
   32bac:	add	r2, r3, r2
   32bb0:	str	r2, [r6]
   32bb4:	b	32b24 <fputs@plt+0x29424>
   32bb8:	bl	312f0 <fputs@plt+0x27bf0>
   32bbc:	b	32b24 <fputs@plt+0x29424>
   32bc0:	bl	95d4 <__stack_chk_fail@plt>
   32bc4:	push	{r4, r5, r6, r7, r8, lr}
   32bc8:	movw	r6, #3232	; 0xca0
   32bcc:	movt	r6, #7
   32bd0:	ldr	r4, [r0, #28]
   32bd4:	sub	sp, sp, #16
   32bd8:	mov	r5, r1
   32bdc:	ldr	r3, [r6]
   32be0:	cmp	r4, #0
   32be4:	str	r3, [sp, #12]
   32be8:	beq	32c68 <fputs@plt+0x29568>
   32bec:	ldr	r3, [r4, #4]
   32bf0:	cmp	r3, #0
   32bf4:	beq	32c80 <fputs@plt+0x29580>
   32bf8:	ldr	r8, [r1, #32]
   32bfc:	ldr	r7, [r1, #36]	; 0x24
   32c00:	ldr	r3, [r4]
   32c04:	mov	r0, r4
   32c08:	mov	r1, r5
   32c0c:	ldr	r3, [r3, #176]	; 0xb0
   32c10:	blx	r3
   32c14:	ldr	r4, [r4, #4]
   32c18:	cmp	r4, #0
   32c1c:	bne	32c00 <fputs@plt+0x29500>
   32c20:	mov	r1, r8
   32c24:	add	r0, sp, #4
   32c28:	bl	408ac <fputs@plt+0x371ac>
   32c2c:	mov	r1, r7
   32c30:	add	r0, sp, #8
   32c34:	bl	40850 <fputs@plt+0x37150>
   32c38:	movw	r2, #45508	; 0xb1c4
   32c3c:	movw	r3, #45504	; 0xb1c0
   32c40:	movt	r2, #6
   32c44:	movt	r3, #6
   32c48:	ldr	r0, [sp, #4]
   32c4c:	ldr	r2, [r2]
   32c50:	ldr	r3, [r3]
   32c54:	ldr	r1, [sp, #8]
   32c58:	mul	r2, r0, r2
   32c5c:	mul	r3, r1, r3
   32c60:	str	r2, [r5, #32]
   32c64:	str	r3, [r5, #36]	; 0x24
   32c68:	ldr	r2, [sp, #12]
   32c6c:	ldr	r3, [r6]
   32c70:	cmp	r2, r3
   32c74:	bne	32c94 <fputs@plt+0x29594>
   32c78:	add	sp, sp, #16
   32c7c:	pop	{r4, r5, r6, r7, r8, pc}
   32c80:	ldr	r3, [r4]
   32c84:	mov	r0, r4
   32c88:	ldr	r3, [r3, #180]	; 0xb4
   32c8c:	blx	r3
   32c90:	b	32c68 <fputs@plt+0x29568>
   32c94:	bl	95d4 <__stack_chk_fail@plt>
   32c98:	push	{r4, r5, r6, r7, lr}
   32c9c:	movw	r5, #3232	; 0xca0
   32ca0:	movt	r5, #7
   32ca4:	ldr	r3, [r0]
   32ca8:	sub	sp, sp, #20
   32cac:	ldr	r7, [r1, #32]
   32cb0:	ldr	r2, [r5]
   32cb4:	mov	r4, r1
   32cb8:	ldr	r6, [r1, #36]	; 0x24
   32cbc:	ldr	r3, [r3, #176]	; 0xb0
   32cc0:	str	r2, [sp, #12]
   32cc4:	blx	r3
   32cc8:	mov	r1, r7
   32ccc:	add	r0, sp, #4
   32cd0:	bl	408ac <fputs@plt+0x371ac>
   32cd4:	mov	r1, r6
   32cd8:	add	r0, sp, #8
   32cdc:	bl	40850 <fputs@plt+0x37150>
   32ce0:	movw	r2, #45508	; 0xb1c4
   32ce4:	movw	r3, #45504	; 0xb1c0
   32ce8:	movt	r2, #6
   32cec:	movt	r3, #6
   32cf0:	ldr	r0, [sp, #4]
   32cf4:	ldr	r1, [sp, #8]
   32cf8:	ldr	r2, [r2]
   32cfc:	ldr	r3, [r3]
   32d00:	mul	r2, r0, r2
   32d04:	ldr	r0, [sp, #12]
   32d08:	mul	r3, r1, r3
   32d0c:	ldr	r1, [r5]
   32d10:	cmp	r0, r1
   32d14:	str	r2, [r4, #32]
   32d18:	str	r3, [r4, #36]	; 0x24
   32d1c:	bne	32d28 <fputs@plt+0x29628>
   32d20:	add	sp, sp, #20
   32d24:	pop	{r4, r5, r6, r7, pc}
   32d28:	bl	95d4 <__stack_chk_fail@plt>
   32d2c:	ldr	r3, [r0, #36]	; 0x24
   32d30:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   32d34:	movw	r7, #3232	; 0xca0
   32d38:	movt	r7, #7
   32d3c:	ldrb	sl, [r3, #16]
   32d40:	sub	sp, sp, #28
   32d44:	ldrb	r4, [r3, #17]
   32d48:	ldr	r2, [r7]
   32d4c:	cmp	sl, #0
   32d50:	mov	r8, r0
   32d54:	mov	r6, r1
   32d58:	ldrne	sl, [r3, #28]
   32d5c:	movne	r9, #1
   32d60:	str	r2, [sp, #20]
   32d64:	moveq	r9, sl
   32d68:	ldr	r2, [r3, #32]
   32d6c:	cmp	r4, #0
   32d70:	str	r2, [sp, #4]
   32d74:	beq	32e48 <fputs@plt+0x29748>
   32d78:	ldr	r4, [r0, #32]
   32d7c:	ldr	r5, [r3, #36]	; 0x24
   32d80:	cmp	r4, #0
   32d84:	beq	32ea8 <fputs@plt+0x297a8>
   32d88:	ldr	r3, [r4]
   32d8c:	mov	r0, r4
   32d90:	ldr	r3, [r3, #28]
   32d94:	blx	r3
   32d98:	ldr	r4, [r4, #4]
   32d9c:	cmp	r4, #0
   32da0:	rsb	r5, r0, r5
   32da4:	bne	32d88 <fputs@plt+0x29688>
   32da8:	ldr	r1, [r8, #32]
   32dac:	cmp	r9, #0
   32db0:	movw	fp, #45508	; 0xb1c4
   32db4:	rsbne	r5, sl, r5
   32db8:	movt	fp, #6
   32dbc:	ldr	r0, [r6, #32]
   32dc0:	mov	r4, #1
   32dc4:	add	r2, r5, r5, lsr #31
   32dc8:	ldr	ip, [fp]
   32dcc:	cmp	r9, #0
   32dd0:	asr	r2, r2, r4
   32dd4:	rsb	r5, r2, r5
   32dd8:	mla	r2, ip, r2, r0
   32ddc:	str	r2, [r6, #32]
   32de0:	beq	32e68 <fputs@plt+0x29768>
   32de4:	ldr	r2, [r6, #32]
   32de8:	mov	r0, r6
   32dec:	ldr	r9, [r6, #36]	; 0x24
   32df0:	str	r2, [sp]
   32df4:	bl	31ae4 <fputs@plt+0x283e4>
   32df8:	ldr	r2, [sp]
   32dfc:	add	r0, sp, #12
   32e00:	mov	r1, r2
   32e04:	bl	408ac <fputs@plt+0x371ac>
   32e08:	mov	r1, r9
   32e0c:	add	r0, sp, #16
   32e10:	bl	40850 <fputs@plt+0x37150>
   32e14:	movw	r2, #45504	; 0xb1c0
   32e18:	movt	r2, #6
   32e1c:	ldr	r0, [fp]
   32e20:	ldr	lr, [sp, #16]
   32e24:	ldr	r2, [r2]
   32e28:	ldr	ip, [sp, #12]
   32e2c:	mul	sl, r0, sl
   32e30:	ldr	r1, [r8, #32]
   32e34:	mul	r2, r2, lr
   32e38:	mla	r0, ip, r0, sl
   32e3c:	str	r2, [r6, #36]	; 0x24
   32e40:	str	r0, [r6, #32]
   32e44:	b	32e68 <fputs@plt+0x29768>
   32e48:	movw	r2, #15148	; 0x3b2c
   32e4c:	cmp	r9, #0
   32e50:	movt	r2, #7
   32e54:	movw	fp, #45508	; 0xb1c4
   32e58:	ldr	r1, [r0, #32]
   32e5c:	movt	fp, #6
   32e60:	ldr	r5, [r2]
   32e64:	bne	32de4 <fputs@plt+0x296e4>
   32e68:	mov	r0, r6
   32e6c:	bl	31ae4 <fputs@plt+0x283e4>
   32e70:	cmp	r4, #0
   32e74:	ldr	r3, [r6, #32]
   32e78:	ldr	r2, [fp]
   32e7c:	ldreq	r1, [sp, #4]
   32e80:	mlane	r5, r2, r5, r3
   32e84:	strne	r5, [r6, #32]
   32e88:	mlaeq	fp, r2, r1, r3
   32e8c:	ldr	r2, [sp, #20]
   32e90:	ldr	r3, [r7]
   32e94:	streq	fp, [r6, #32]
   32e98:	cmp	r2, r3
   32e9c:	bne	32eb0 <fputs@plt+0x297b0>
   32ea0:	add	sp, sp, #28
   32ea4:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   32ea8:	mov	r1, r4
   32eac:	b	32dac <fputs@plt+0x296ac>
   32eb0:	bl	95d4 <__stack_chk_fail@plt>
   32eb4:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   32eb8:	movw	r7, #3232	; 0xca0
   32ebc:	movt	r7, #7
   32ec0:	mov	r8, r0
   32ec4:	ldr	r0, [r0, #28]
   32ec8:	sub	sp, sp, #8
   32ecc:	ldr	r3, [r7]
   32ed0:	mov	r5, r1
   32ed4:	cmp	r0, #0
   32ed8:	str	r3, [sp, #4]
   32edc:	beq	32fa8 <fputs@plt+0x298a8>
   32ee0:	mov	r3, r0
   32ee4:	mov	r4, #0
   32ee8:	ldr	r3, [r3, #4]
   32eec:	add	r4, r4, #1
   32ef0:	cmp	r3, #0
   32ef4:	bne	32ee8 <fputs@plt+0x297e8>
   32ef8:	ldr	r3, [r0]
   32efc:	movw	r6, #45504	; 0xb1c0
   32f00:	movt	r6, #6
   32f04:	ldr	r3, [r3, #152]	; 0x98
   32f08:	blx	r3
   32f0c:	mov	r1, r0
   32f10:	mov	r0, sp
   32f14:	bl	40850 <fputs@plt+0x37150>
   32f18:	ldr	r9, [sp]
   32f1c:	ldr	r2, [r5, #36]	; 0x24
   32f20:	ldr	r3, [r6]
   32f24:	mul	sl, r9, r4
   32f28:	ldr	r4, [r8, #28]
   32f2c:	cmp	r4, #0
   32f30:	rsb	r9, r9, sl
   32f34:	add	r9, r9, r9, lsr #31
   32f38:	asr	r9, r9, #1
   32f3c:	mla	r2, r3, r9, r2
   32f40:	str	r2, [r5, #36]	; 0x24
   32f44:	beq	32f80 <fputs@plt+0x29880>
   32f48:	ldr	r3, [r4]
   32f4c:	mov	r0, r4
   32f50:	mov	r1, r5
   32f54:	ldr	r3, [r3, #180]	; 0xb4
   32f58:	blx	r3
   32f5c:	ldr	r2, [sp]
   32f60:	ldr	r1, [r5, #36]	; 0x24
   32f64:	ldr	r3, [r6]
   32f68:	rsb	r2, r2, #0
   32f6c:	ldr	r4, [r4, #4]
   32f70:	mla	r2, r3, r2, r1
   32f74:	cmp	r4, #0
   32f78:	str	r2, [r5, #36]	; 0x24
   32f7c:	bne	32f48 <fputs@plt+0x29848>
   32f80:	movw	r1, #45508	; 0xb1c4
   32f84:	movt	r1, #6
   32f88:	ldr	ip, [r8, #32]
   32f8c:	rsb	r9, r9, sl
   32f90:	ldr	r0, [r5, #32]
   32f94:	ldr	r1, [r1]
   32f98:	mla	r3, r3, r9, r2
   32f9c:	mla	r1, ip, r1, r0
   32fa0:	str	r3, [r5, #36]	; 0x24
   32fa4:	str	r1, [r5, #32]
   32fa8:	ldr	r2, [sp, #4]
   32fac:	ldr	r3, [r7]
   32fb0:	cmp	r2, r3
   32fb4:	bne	32fc0 <fputs@plt+0x298c0>
   32fb8:	add	sp, sp, #8
   32fbc:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   32fc0:	bl	95d4 <__stack_chk_fail@plt>
   32fc4:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   32fc8:	movw	r8, #3232	; 0xca0
   32fcc:	movt	r8, #7
   32fd0:	mov	r5, r0
   32fd4:	ldr	r0, [r0, #32]
   32fd8:	sub	sp, sp, #12
   32fdc:	ldr	r3, [r8]
   32fe0:	mov	r4, r1
   32fe4:	cmp	r0, #0
   32fe8:	str	r3, [sp, #4]
   32fec:	beq	33184 <fputs@plt+0x29a84>
   32ff0:	ldr	r3, [r0]
   32ff4:	ldr	r3, [r3, #152]	; 0x98
   32ff8:	blx	r3
   32ffc:	mov	r1, r0
   33000:	mov	r0, sp
   33004:	bl	40850 <fputs@plt+0x37150>
   33008:	ldr	r0, [r5, #32]
   3300c:	ldr	r3, [r0]
   33010:	ldr	r3, [r3, #144]	; 0x90
   33014:	blx	r3
   33018:	movw	r3, #15144	; 0x3b28
   3301c:	movt	r3, #7
   33020:	ldr	sl, [r5, #28]
   33024:	ldr	fp, [sp]
   33028:	ldr	r3, [r3]
   3302c:	cmp	sl, r3
   33030:	mov	r9, r0
   33034:	bge	330e0 <fputs@plt+0x299e0>
   33038:	rsb	sl, sl, #0
   3303c:	mov	r1, fp
   33040:	mov	r0, sl
   33044:	bl	964c <__aeabi_idiv@plt>
   33048:	cmp	r0, #0
   3304c:	mls	sl, r0, fp, sl
   33050:	beq	33258 <fputs@plt+0x29b58>
   33054:	sub	r6, r0, #1
   33058:	movw	r7, #45504	; 0xb1c0
   3305c:	cmp	r6, #0
   33060:	movt	r7, #6
   33064:	ble	3309c <fputs@plt+0x2999c>
   33068:	ldr	r0, [r5, #32]
   3306c:	mov	r1, r4
   33070:	ldr	r3, [r0]
   33074:	ldr	r3, [r3, #180]	; 0xb4
   33078:	blx	r3
   3307c:	ldr	fp, [sp]
   33080:	ldr	r2, [r4, #36]	; 0x24
   33084:	subs	r6, r6, #1
   33088:	ldr	r1, [r7]
   3308c:	rsb	r3, fp, #0
   33090:	mla	r3, r1, r3, r2
   33094:	str	r3, [r4, #36]	; 0x24
   33098:	bne	33068 <fputs@plt+0x29968>
   3309c:	cmp	r9, #0
   330a0:	bne	331a4 <fputs@plt+0x29aa4>
   330a4:	ldr	r3, [r4, #24]
   330a8:	cmp	r3, #0
   330ac:	bne	332a0 <fputs@plt+0x29ba0>
   330b0:	ldr	r3, [r4, #36]	; 0x24
   330b4:	rsb	fp, fp, #0
   330b8:	ldr	r2, [r7]
   330bc:	rsb	sl, sl, fp
   330c0:	mla	sl, r2, sl, r3
   330c4:	str	sl, [r4, #36]	; 0x24
   330c8:	ldr	r2, [sp, #4]
   330cc:	ldr	r3, [r8]
   330d0:	cmp	r2, r3
   330d4:	bne	332dc <fputs@plt+0x29bdc>
   330d8:	add	sp, sp, #12
   330dc:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   330e0:	mov	r0, sl
   330e4:	mov	r1, fp
   330e8:	bl	964c <__aeabi_idiv@plt>
   330ec:	cmp	r0, #0
   330f0:	mov	r6, r0
   330f4:	mls	sl, r0, fp, sl
   330f8:	beq	33214 <fputs@plt+0x29b14>
   330fc:	movw	r7, #45504	; 0xb1c0
   33100:	movt	r7, #6
   33104:	ldr	r2, [r4, #36]	; 0x24
   33108:	cmp	r9, #0
   3310c:	ldr	r3, [r7]
   33110:	mla	fp, r3, fp, r2
   33114:	str	fp, [r4, #36]	; 0x24
   33118:	bne	331f4 <fputs@plt+0x29af4>
   3311c:	mla	sl, r3, sl, fp
   33120:	sub	r6, r6, #1
   33124:	cmp	r6, #0
   33128:	str	sl, [r4, #36]	; 0x24
   3312c:	ble	33160 <fputs@plt+0x29a60>
   33130:	ldr	r0, [r5, #32]
   33134:	mov	r1, r4
   33138:	ldr	r3, [r0]
   3313c:	ldr	r3, [r3, #180]	; 0xb4
   33140:	blx	r3
   33144:	ldr	r2, [r4, #36]	; 0x24
   33148:	ldr	r3, [r7]
   3314c:	subs	r6, r6, #1
   33150:	ldr	r1, [sp]
   33154:	mla	r3, r1, r3, r2
   33158:	str	r3, [r4, #36]	; 0x24
   3315c:	bne	33130 <fputs@plt+0x29a30>
   33160:	ldr	r3, [r4, #24]
   33164:	cmp	r3, #0
   33168:	beq	330c8 <fputs@plt+0x299c8>
   3316c:	ldr	r0, [r5, #32]
   33170:	mov	r1, r4
   33174:	ldr	r3, [r0]
   33178:	ldr	r3, [r3, #176]	; 0xb0
   3317c:	blx	r3
   33180:	b	330c8 <fputs@plt+0x299c8>
   33184:	movw	r3, #45504	; 0xb1c0
   33188:	movt	r3, #6
   3318c:	ldr	r1, [r5, #28]
   33190:	ldr	r2, [r4, #36]	; 0x24
   33194:	ldr	r3, [r3]
   33198:	mla	r3, r3, r1, r2
   3319c:	str	r3, [r4, #36]	; 0x24
   331a0:	b	330c8 <fputs@plt+0x299c8>
   331a4:	ldr	r0, [r5, #32]
   331a8:	mov	r1, r4
   331ac:	rsb	sl, sl, #0
   331b0:	movw	r6, #45504	; 0xb1c0
   331b4:	movt	r6, #6
   331b8:	ldr	r3, [r0]
   331bc:	ldr	r3, [r3, #180]	; 0xb4
   331c0:	blx	r3
   331c4:	ldr	r1, [r4, #36]	; 0x24
   331c8:	ldr	r3, [r7]
   331cc:	ldr	r2, [r4, #24]
   331d0:	mla	sl, r3, sl, r1
   331d4:	cmp	r2, #0
   331d8:	str	sl, [r4, #36]	; 0x24
   331dc:	bne	332bc <fputs@plt+0x29bbc>
   331e0:	ldr	r2, [sp]
   331e4:	rsb	r2, r2, #0
   331e8:	mla	r3, r3, r2, sl
   331ec:	str	r3, [r4, #36]	; 0x24
   331f0:	b	330c8 <fputs@plt+0x299c8>
   331f4:	ldr	r0, [r5, #32]
   331f8:	mov	r1, r4
   331fc:	ldr	r3, [r0]
   33200:	ldr	r3, [r3, #180]	; 0xb4
   33204:	blx	r3
   33208:	ldr	r3, [r7]
   3320c:	ldr	fp, [r4, #36]	; 0x24
   33210:	b	3311c <fputs@plt+0x29a1c>
   33214:	movw	r3, #45504	; 0xb1c0
   33218:	movt	r3, #6
   3321c:	ldr	r2, [r4, #36]	; 0x24
   33220:	ldr	r3, [r3]
   33224:	ldr	r0, [r5, #32]
   33228:	mla	sl, r3, sl, r2
   3322c:	ldr	r3, [r0]
   33230:	ldr	r3, [r3, #28]
   33234:	str	sl, [r4, #36]	; 0x24
   33238:	blx	r3
   3323c:	movw	r3, #45508	; 0xb1c4
   33240:	movt	r3, #6
   33244:	ldr	r2, [r4, #32]
   33248:	ldr	r3, [r3]
   3324c:	mla	r0, r3, r0, r2
   33250:	str	r0, [r4, #32]
   33254:	b	330c8 <fputs@plt+0x299c8>
   33258:	ldr	r0, [r5, #32]
   3325c:	rsb	sl, sl, #0
   33260:	ldr	r3, [r0]
   33264:	ldr	r3, [r3, #28]
   33268:	blx	r3
   3326c:	movw	r2, #45508	; 0xb1c4
   33270:	movw	r3, #45504	; 0xb1c0
   33274:	movt	r2, #6
   33278:	movt	r3, #6
   3327c:	ldr	r1, [r4, #32]
   33280:	ldr	r2, [r2]
   33284:	ldr	ip, [r3]
   33288:	ldr	r3, [r4, #36]	; 0x24
   3328c:	mla	sl, ip, sl, r3
   33290:	str	sl, [r4, #36]	; 0x24
   33294:	mla	r0, r2, r0, r1
   33298:	str	r0, [r4, #32]
   3329c:	b	330c8 <fputs@plt+0x299c8>
   332a0:	ldr	r0, [r5, #32]
   332a4:	mov	r1, r4
   332a8:	ldr	r3, [r0]
   332ac:	ldr	r3, [r3, #176]	; 0xb0
   332b0:	blx	r3
   332b4:	ldr	fp, [sp]
   332b8:	b	330b0 <fputs@plt+0x299b0>
   332bc:	ldr	r0, [r5, #32]
   332c0:	mov	r1, r4
   332c4:	ldr	r3, [r0]
   332c8:	ldr	r3, [r3, #176]	; 0xb0
   332cc:	blx	r3
   332d0:	ldr	r3, [r6]
   332d4:	ldr	sl, [r4, #36]	; 0x24
   332d8:	b	331e0 <fputs@plt+0x29ae0>
   332dc:	bl	95d4 <__stack_chk_fail@plt>
   332e0:	push	{r3, r4, r5, lr}
   332e4:	subs	r4, r3, #0
   332e8:	mov	r5, r0
   332ec:	beq	33310 <fputs@plt+0x29c10>
   332f0:	ldr	r3, [r4]
   332f4:	mov	r0, r4
   332f8:	mov	r1, r5
   332fc:	ldr	r3, [r3, #96]	; 0x60
   33300:	blx	r3
   33304:	ldr	r4, [r4, #4]
   33308:	cmp	r4, #0
   3330c:	bne	332f0 <fputs@plt+0x29bf0>
   33310:	ldr	r1, [r5, #28]
   33314:	mov	r0, #10
   33318:	pop	{r3, r4, r5, lr}
   3331c:	b	95ec <fputc@plt>
   33320:	ldr	r1, [r1, #28]
   33324:	mov	r0, #32
   33328:	b	95ec <fputc@plt>
   3332c:	ldr	r3, [r0, #28]
   33330:	mov	r0, r1
   33334:	mov	r1, r3
   33338:	b	96b8 <_IO_putc@plt>
   3333c:	ldr	r3, [r0, #28]
   33340:	mov	r0, r1
   33344:	mov	r1, r3
   33348:	b	96b8 <_IO_putc@plt>
   3334c:	movw	r3, #14944	; 0x3a60
   33350:	movt	r3, #7
   33354:	ldr	r1, [r3, #4]
   33358:	cmp	r1, #1
   3335c:	ble	33398 <fputs@plt+0x29c98>
   33360:	ldr	r3, [r3, #8]
   33364:	ldr	r2, [r3, #4]
   33368:	cmp	r2, #0
   3336c:	beq	33398 <fputs@plt+0x29c98>
   33370:	add	r3, r3, #4
   33374:	mov	r0, #1
   33378:	b	33388 <fputs@plt+0x29c88>
   3337c:	ldr	r2, [r3, #4]!
   33380:	cmp	r2, #0
   33384:	beq	33394 <fputs@plt+0x29c94>
   33388:	add	r0, r0, #1
   3338c:	cmp	r0, r1
   33390:	bne	3337c <fputs@plt+0x29c7c>
   33394:	b	48f34 <fputs@plt+0x3f834>
   33398:	mov	r0, #1
   3339c:	b	33394 <fputs@plt+0x29c94>
   333a0:	push	{r4, r5, r6, lr}
   333a4:	mov	r5, r1
   333a8:	ldr	r6, [r0, #20]
   333ac:	mov	r4, r2
   333b0:	cmp	r6, #0
   333b4:	beq	333c4 <fputs@plt+0x29cc4>
   333b8:	ldr	r6, [r0, #24]
   333bc:	cmp	r6, #0
   333c0:	bne	333ec <fputs@plt+0x29cec>
   333c4:	movw	ip, #45508	; 0xb1c4
   333c8:	movw	r3, #45504	; 0xb1c0
   333cc:	movt	ip, #6
   333d0:	movt	r3, #6
   333d4:	ldr	r0, [ip]
   333d8:	ldr	r1, [r3]
   333dc:	mul	r0, r0, r5
   333e0:	mul	r1, r1, r4
   333e4:	pop	{r4, r5, r6, lr}
   333e8:	b	20b0c <fputs@plt+0x1740c>
   333ec:	ldr	ip, [r0]
   333f0:	ldr	ip, [ip, #60]	; 0x3c
   333f4:	blx	ip
   333f8:	b	333c4 <fputs@plt+0x29cc4>
   333fc:	push	{r3, r4, r5, r6, r7, lr}
   33400:	movw	r4, #14944	; 0x3a60
   33404:	movt	r4, #7
   33408:	mov	r6, r0
   3340c:	ldr	r5, [r4, #4]
   33410:	cmp	r5, r0
   33414:	bgt	3349c <fputs@plt+0x29d9c>
   33418:	cmp	r5, #0
   3341c:	ldr	r7, [r4, #8]
   33420:	addne	r3, r5, r5, lsl #1
   33424:	moveq	r3, #10
   33428:	addne	r3, r3, r3, lsr #31
   3342c:	asrne	r3, r3, #1
   33430:	cmp	r3, r6
   33434:	addle	r3, r6, #10
   33438:	str	r3, [r4, #4]
   3343c:	cmp	r3, #532676608	; 0x1fc00000
   33440:	lslls	r0, r3, #2
   33444:	mvnhi	r0, #0
   33448:	bl	958c <_Znaj@plt>
   3344c:	cmp	r5, #0
   33450:	str	r0, [r4, #8]
   33454:	bne	334b4 <fputs@plt+0x29db4>
   33458:	cmp	r7, #0
   3345c:	beq	33468 <fputs@plt+0x29d68>
   33460:	mov	r0, r7
   33464:	bl	961c <_ZdaPv@plt>
   33468:	ldr	r2, [r4, #4]
   3346c:	movw	r3, #14944	; 0x3a60
   33470:	movt	r3, #7
   33474:	cmp	r5, r2
   33478:	popge	{r3, r4, r5, r6, r7, pc}
   3347c:	ldr	r0, [r3, #8]
   33480:	mov	r1, #0
   33484:	add	r3, r0, r5, lsl #2
   33488:	add	r2, r0, r2, lsl #2
   3348c:	str	r1, [r3], #4
   33490:	cmp	r3, r2
   33494:	bne	3348c <fputs@plt+0x29d8c>
   33498:	pop	{r3, r4, r5, r6, r7, pc}
   3349c:	movw	r1, #6940	; 0x1b1c
   334a0:	movw	r0, #5918	; 0x171e
   334a4:	movt	r1, #5
   334a8:	bl	430dc <fputs@plt+0x399dc>
   334ac:	ldr	r5, [r4, #4]
   334b0:	b	33418 <fputs@plt+0x29d18>
   334b4:	mov	r1, r7
   334b8:	lsl	r2, r5, #2
   334bc:	bl	94f0 <memcpy@plt>
   334c0:	b	33458 <fputs@plt+0x29d58>
   334c4:	push	{r3, r4, r5, lr}
   334c8:	mov	r5, r0
   334cc:	ldr	r2, [r0, #32]
   334d0:	mov	r4, r1
   334d4:	ldr	r3, [r1, #32]
   334d8:	ldr	r0, [r0, #28]
   334dc:	cmp	r2, r3
   334e0:	ldr	r1, [r1, #28]
   334e4:	beq	334f0 <fputs@plt+0x29df0>
   334e8:	mov	r0, #0
   334ec:	pop	{r3, r4, r5, pc}
   334f0:	cmp	r2, #0
   334f4:	bne	33510 <fputs@plt+0x29e10>
   334f8:	ldr	r0, [r5, #40]	; 0x28
   334fc:	ldr	r3, [r4, #40]	; 0x28
   33500:	subs	r3, r0, r3
   33504:	rsbs	r0, r3, #0
   33508:	adcs	r0, r0, r3
   3350c:	pop	{r3, r4, r5, pc}
   33510:	bl	9394 <memcmp@plt>
   33514:	cmp	r0, #0
   33518:	beq	334f8 <fputs@plt+0x29df8>
   3351c:	b	334e8 <fputs@plt+0x29de8>
   33520:	push	{r3, r4, r5, r6, r7, r8, r9, lr}
   33524:	movw	r4, #15148	; 0x3b2c
   33528:	movt	r4, #7
   3352c:	ldr	r3, [r0, #28]
   33530:	mov	r6, r0
   33534:	mov	r5, r1
   33538:	ldr	r2, [r4]
   3353c:	cmp	r3, r2
   33540:	bge	33568 <fputs@plt+0x29e68>
   33544:	movw	r2, #45508	; 0xb1c4
   33548:	movt	r2, #6
   3354c:	ldr	r1, [r1, #32]
   33550:	ldr	r2, [r2]
   33554:	mla	r3, r2, r3, r1
   33558:	str	r3, [r5, #32]
   3355c:	ldr	r3, [r0, #28]
   33560:	rsb	r3, r3, #0
   33564:	str	r3, [r0, #28]
   33568:	ldr	r0, [r6, #32]
   3356c:	cmp	r0, #0
   33570:	beq	33624 <fputs@plt+0x29f24>
   33574:	ldr	r3, [r0]
   33578:	ldr	r3, [r3, #28]
   3357c:	blx	r3
   33580:	ldr	r8, [r4]
   33584:	cmp	r0, r8
   33588:	mov	r7, r0
   3358c:	ble	335e8 <fputs@plt+0x29ee8>
   33590:	ldr	r9, [r6, #28]
   33594:	mov	r1, r0
   33598:	mov	r0, r9
   3359c:	bl	964c <__aeabi_idiv@plt>
   335a0:	subs	r4, r0, #0
   335a4:	bne	33644 <fputs@plt+0x29f44>
   335a8:	rsb	r7, r7, r9
   335ac:	movw	r4, #45508	; 0xb1c4
   335b0:	movt	r4, #6
   335b4:	ldr	r2, [r5, #32]
   335b8:	add	r9, r7, r7, lsr #31
   335bc:	ldr	r1, [r5, #24]
   335c0:	ldr	r3, [r4]
   335c4:	asr	r9, r9, #1
   335c8:	cmp	r1, #0
   335cc:	mla	r2, r3, r9, r2
   335d0:	str	r2, [r5, #32]
   335d4:	bne	336c8 <fputs@plt+0x29fc8>
   335d8:	rsb	r7, r9, r7
   335dc:	mla	r3, r3, r7, r2
   335e0:	str	r3, [r5, #32]
   335e4:	pop	{r3, r4, r5, r6, r7, r8, r9, pc}
   335e8:	movw	r1, #18728	; 0x4928
   335ec:	movt	r1, #7
   335f0:	movw	r0, #6952	; 0x1b28
   335f4:	movt	r0, #5
   335f8:	mov	r2, r1
   335fc:	mov	r3, r1
   33600:	bl	21c14 <fputs@plt+0x18514>
   33604:	movw	r3, #45508	; 0xb1c4
   33608:	movt	r3, #6
   3360c:	ldr	r1, [r6, #28]
   33610:	ldr	r2, [r5, #32]
   33614:	ldr	r3, [r3]
   33618:	mla	r3, r1, r3, r2
   3361c:	str	r3, [r5, #32]
   33620:	pop	{r3, r4, r5, r6, r7, r8, r9, pc}
   33624:	movw	r3, #45508	; 0xb1c4
   33628:	movt	r3, #6
   3362c:	ldr	r1, [r6, #28]
   33630:	ldr	r2, [r5, #32]
   33634:	ldr	r3, [r3]
   33638:	mla	r3, r3, r1, r2
   3363c:	str	r3, [r5, #32]
   33640:	pop	{r3, r4, r5, r6, r7, r8, r9, pc}
   33644:	mls	r9, r4, r7, r9
   33648:	cmp	r8, r9
   3364c:	blt	33684 <fputs@plt+0x29f84>
   33650:	subs	r4, r4, #1
   33654:	bmi	33680 <fputs@plt+0x29f80>
   33658:	ldr	r3, [r5, #24]
   3365c:	cmp	r3, #0
   33660:	beq	33650 <fputs@plt+0x29f50>
   33664:	ldr	r0, [r6, #32]
   33668:	mov	r1, r5
   3366c:	ldr	r3, [r0]
   33670:	ldr	r3, [r3, #176]	; 0xb0
   33674:	blx	r3
   33678:	subs	r4, r4, #1
   3367c:	bpl	33658 <fputs@plt+0x29f58>
   33680:	pop	{r3, r4, r5, r6, r7, r8, r9, pc}
   33684:	ldr	r0, [r6, #32]
   33688:	ldr	r3, [r0]
   3368c:	ldr	r3, [r3, #148]	; 0x94
   33690:	blx	r3
   33694:	cmp	r0, #0
   33698:	beq	336e8 <fputs@plt+0x29fe8>
   3369c:	ldr	r3, [r5, #24]
   336a0:	cmp	r3, #0
   336a4:	bne	33704 <fputs@plt+0x2a004>
   336a8:	movw	r3, #45508	; 0xb1c4
   336ac:	movt	r3, #6
   336b0:	ldr	r2, [r5, #32]
   336b4:	rsb	r7, r7, r9
   336b8:	ldr	r3, [r3]
   336bc:	mla	r3, r3, r7, r2
   336c0:	str	r3, [r5, #32]
   336c4:	b	33650 <fputs@plt+0x29f50>
   336c8:	ldr	r0, [r6, #32]
   336cc:	mov	r1, r5
   336d0:	ldr	r3, [r0]
   336d4:	ldr	r3, [r3, #176]	; 0xb0
   336d8:	blx	r3
   336dc:	ldr	r3, [r4]
   336e0:	ldr	r2, [r5, #32]
   336e4:	b	335d8 <fputs@plt+0x29ed8>
   336e8:	movw	r3, #45508	; 0xb1c4
   336ec:	movt	r3, #6
   336f0:	ldr	r2, [r5, #32]
   336f4:	ldr	r3, [r3]
   336f8:	mla	r9, r3, r9, r2
   336fc:	str	r9, [r5, #32]
   33700:	b	33650 <fputs@plt+0x29f50>
   33704:	ldr	r0, [r6, #32]
   33708:	mov	r1, r5
   3370c:	ldr	r3, [r0]
   33710:	ldr	r3, [r3, #176]	; 0xb0
   33714:	blx	r3
   33718:	b	336a8 <fputs@plt+0x29fa8>
   3371c:	ldr	r2, [pc, #20]	; 33738 <fputs@plt+0x2a038>
   33720:	push	{r4, lr}
   33724:	mov	r4, r0
   33728:	str	r2, [r0], #8
   3372c:	bl	2fce4 <fputs@plt+0x265e4>
   33730:	mov	r0, r4
   33734:	pop	{r4, pc}
   33738:	andeq	pc, r4, r0, ror #26
   3373c:	ldr	r3, [pc, #28]	; 33760 <fputs@plt+0x2a060>
   33740:	push	{r4, lr}
   33744:	mov	r4, r0
   33748:	str	r3, [r0], #8
   3374c:	bl	2fce4 <fputs@plt+0x265e4>
   33750:	mov	r0, r4
   33754:	bl	49050 <_ZdlPv@@Base>
   33758:	mov	r0, r4
   3375c:	pop	{r4, pc}
   33760:	andeq	pc, r4, r0, ror #26
   33764:	push	{r4, r5, r6, r7, r8, lr}
   33768:	movw	r5, #3232	; 0xca0
   3376c:	movt	r5, #7
   33770:	mov	r4, r0
   33774:	ldr	r0, [r0, #28]
   33778:	sub	sp, sp, #40	; 0x28
   3377c:	ldr	r3, [r5]
   33780:	ldr	r2, [pc, #444]	; 33944 <fputs@plt+0x2a244>
   33784:	cmp	r0, #0
   33788:	str	r3, [sp, #36]	; 0x24
   3378c:	str	r2, [r4]
   33790:	beq	337fc <fputs@plt+0x2a0fc>
   33794:	bl	96a0 <ferror@plt>
   33798:	cmp	r0, #0
   3379c:	beq	3385c <fputs@plt+0x2a15c>
   337a0:	movw	r1, #18728	; 0x4928
   337a4:	movt	r1, #7
   337a8:	mov	ip, #0
   337ac:	movw	r0, #7140	; 0x1be4
   337b0:	mov	r2, r1
   337b4:	mov	r3, r1
   337b8:	str	ip, [r4, #28]
   337bc:	movt	r0, #5
   337c0:	bl	21c44 <fputs@plt+0x18544>
   337c4:	ldr	r3, [r4, #16]
   337c8:	ldr	r0, [r4, #28]
   337cc:	cmp	r3, #0
   337d0:	beq	33828 <fputs@plt+0x2a128>
   337d4:	bl	943c <pclose@plt>
   337d8:	subs	r6, r0, #0
   337dc:	mov	r3, #0
   337e0:	str	r3, [r4, #28]
   337e4:	blt	33908 <fputs@plt+0x2a208>
   337e8:	ands	r7, r6, #127	; 0x7f
   337ec:	bne	338b4 <fputs@plt+0x2a1b4>
   337f0:	ubfx	r6, r6, #8, #8
   337f4:	cmp	r6, #0
   337f8:	bne	33870 <fputs@plt+0x2a170>
   337fc:	ldr	r3, [pc, #324]	; 33948 <fputs@plt+0x2a248>
   33800:	mov	r0, r4
   33804:	str	r3, [r0], #8
   33808:	bl	2fce4 <fputs@plt+0x265e4>
   3380c:	ldr	r2, [sp, #36]	; 0x24
   33810:	ldr	r3, [r5]
   33814:	mov	r0, r4
   33818:	cmp	r2, r3
   3381c:	bne	33928 <fputs@plt+0x2a228>
   33820:	add	sp, sp, #40	; 0x28
   33824:	pop	{r4, r5, r6, r7, r8, pc}
   33828:	bl	93dc <fclose@plt>
   3382c:	cmp	r0, #0
   33830:	bge	337fc <fputs@plt+0x2a0fc>
   33834:	movw	r1, #18728	; 0x4928
   33838:	movt	r1, #7
   3383c:	mov	ip, #0
   33840:	movw	r0, #7112	; 0x1bc8
   33844:	mov	r2, r1
   33848:	mov	r3, r1
   3384c:	str	ip, [r4, #28]
   33850:	movt	r0, #5
   33854:	bl	21c44 <fputs@plt+0x18544>
   33858:	b	337fc <fputs@plt+0x2a0fc>
   3385c:	ldr	r0, [r4, #28]
   33860:	bl	94c0 <fflush@plt>
   33864:	cmp	r0, #0
   33868:	bge	337c4 <fputs@plt+0x2a0c4>
   3386c:	b	337a0 <fputs@plt+0x2a0a0>
   33870:	movw	r3, #6700	; 0x1a2c
   33874:	movt	r3, #7
   33878:	mov	r0, sp
   3387c:	ldr	r1, [r3]
   33880:	bl	440a0 <fputs@plt+0x3a9a0>
   33884:	add	r7, sp, #16
   33888:	mov	r1, r6
   3388c:	mov	r0, r7
   33890:	bl	440cc <fputs@plt+0x3a9cc>
   33894:	movw	r0, #7068	; 0x1b9c
   33898:	movw	r3, #18728	; 0x4928
   3389c:	mov	r1, sp
   338a0:	mov	r2, r7
   338a4:	movt	r0, #5
   338a8:	movt	r3, #7
   338ac:	bl	21c14 <fputs@plt+0x18514>
   338b0:	b	337fc <fputs@plt+0x2a0fc>
   338b4:	movw	r3, #6700	; 0x1a2c
   338b8:	movt	r3, #7
   338bc:	mov	r0, sp
   338c0:	ldr	r1, [r3]
   338c4:	bl	440a0 <fputs@plt+0x3a9a0>
   338c8:	add	r3, r7, #1
   338cc:	sbfx	r3, r3, #1, #7
   338d0:	cmp	r3, #0
   338d4:	ubfxle	r1, r6, #8, #8
   338d8:	movgt	r1, r7
   338dc:	add	r7, sp, #16
   338e0:	mov	r0, r7
   338e4:	bl	440cc <fputs@plt+0x3a9cc>
   338e8:	movw	r0, #7028	; 0x1b74
   338ec:	movw	r3, #18728	; 0x4928
   338f0:	mov	r1, sp
   338f4:	mov	r2, r7
   338f8:	movt	r0, #5
   338fc:	movt	r3, #7
   33900:	bl	21c14 <fputs@plt+0x18514>
   33904:	b	337fc <fputs@plt+0x2a0fc>
   33908:	movw	r1, #18728	; 0x4928
   3390c:	movt	r1, #7
   33910:	movw	r0, #7012	; 0x1b64
   33914:	movt	r0, #5
   33918:	mov	r2, r1
   3391c:	mov	r3, r1
   33920:	bl	21c44 <fputs@plt+0x18544>
   33924:	b	337e8 <fputs@plt+0x2a0e8>
   33928:	bl	95d4 <__stack_chk_fail@plt>
   3392c:	ldr	r3, [pc, #20]	; 33948 <fputs@plt+0x2a248>
   33930:	mov	r0, r4
   33934:	str	r3, [r0], #8
   33938:	bl	2fce4 <fputs@plt+0x265e4>
   3393c:	bl	9460 <__cxa_end_cleanup@plt>
   33940:	b	3392c <fputs@plt+0x2a22c>
   33944:	muleq	r4, r8, sp
   33948:	andeq	pc, r4, r0, ror #26
   3394c:	push	{r4, lr}
   33950:	mov	r4, r0
   33954:	bl	33764 <fputs@plt+0x2a064>
   33958:	mov	r0, r4
   3395c:	bl	49050 <_ZdlPv@@Base>
   33960:	mov	r0, r4
   33964:	pop	{r4, pc}
   33968:	push	{r4, lr}
   3396c:	mov	r4, r0
   33970:	ldr	r0, [r0, #80]	; 0x50
   33974:	ldr	r3, [pc, #48]	; 339ac <fputs@plt+0x2a2ac>
   33978:	cmp	r0, #0
   3397c:	str	r3, [r4]
   33980:	beq	33988 <fputs@plt+0x2a288>
   33984:	bl	961c <_ZdaPv@plt>
   33988:	add	r0, r4, #360	; 0x168
   3398c:	bl	49cb0 <_ZdlPv@@Base+0xc60>
   33990:	mov	r0, r4
   33994:	bl	33764 <fputs@plt+0x2a064>
   33998:	mov	r0, r4
   3399c:	pop	{r4, pc}
   339a0:	mov	r0, r4
   339a4:	bl	33764 <fputs@plt+0x2a064>
   339a8:	bl	9460 <__cxa_end_cleanup@plt>
   339ac:	strdeq	pc, [r4], -r0
   339b0:	push	{r4, lr}
   339b4:	mov	r4, r0
   339b8:	bl	33968 <fputs@plt+0x2a268>
   339bc:	mov	r0, r4
   339c0:	bl	49050 <_ZdlPv@@Base>
   339c4:	mov	r0, r4
   339c8:	pop	{r4, pc}
   339cc:	push	{r4, r5, r6, lr}
   339d0:	mov	r4, r0
   339d4:	mov	r0, r1
   339d8:	mov	r5, r1
   339dc:	mov	r6, r2
   339e0:	bl	20aa4 <fputs@plt+0x173a4>
   339e4:	cmp	r0, #0
   339e8:	str	r0, [r4, #20]
   339ec:	popeq	{r4, r5, r6, pc}
   339f0:	ldr	r3, [r4]
   339f4:	mov	r1, r5
   339f8:	mov	r2, r6
   339fc:	mov	r0, r4
   33a00:	ldr	r3, [r3, #56]	; 0x38
   33a04:	blx	r3
   33a08:	pop	{r4, r5, r6, pc}
   33a0c:	ldr	r3, [r0, #28]
   33a10:	mov	r1, #1
   33a14:	movw	r0, #7168	; 0x1c00
   33a18:	mov	r2, #20
   33a1c:	movt	r0, #5
   33a20:	b	9580 <fwrite@plt>
   33a24:	movw	r3, #4240	; 0x1090
   33a28:	movt	r3, #7
   33a2c:	push	{r4, lr}
   33a30:	ldr	r3, [r3]
   33a34:	ldr	r4, [r0, #28]
   33a38:	cmp	r3, #0
   33a3c:	beq	33a44 <fputs@plt+0x2a344>
   33a40:	bl	220d8 <fputs@plt+0x189d8>
   33a44:	ldr	r0, [r4, #20]
   33a48:	and	r0, r0, #8
   33a4c:	pop	{r4, pc}
   33a50:	movw	r3, #4240	; 0x1090
   33a54:	movt	r3, #7
   33a58:	push	{r4, lr}
   33a5c:	ldr	r3, [r3]
   33a60:	ldr	r4, [r0, #28]
   33a64:	cmp	r3, #0
   33a68:	beq	33a70 <fputs@plt+0x2a370>
   33a6c:	bl	220d8 <fputs@plt+0x189d8>
   33a70:	ldr	r0, [r4, #20]
   33a74:	and	r0, r0, #16
   33a78:	pop	{r4, pc}
   33a7c:	ldr	r3, [r0, #32]
   33a80:	ldr	r1, [r0, #28]
   33a84:	ldr	r0, [r3, #8]
   33a88:	b	45464 <fputs@plt+0x3bd64>
   33a8c:	ldr	r3, [r0]
   33a90:	push	{r4, r5, r6, lr}
   33a94:	movw	r4, #3344	; 0xd10
   33a98:	movt	r4, #7
   33a9c:	ldr	r3, [r3, #188]	; 0xbc
   33aa0:	mov	r5, r0
   33aa4:	ldr	r6, [r4]
   33aa8:	blx	r3
   33aac:	movw	r2, #7192	; 0x1c18
   33ab0:	mov	r1, #1
   33ab4:	movt	r2, #5
   33ab8:	mov	r3, r0
   33abc:	mov	r0, r6
   33ac0:	bl	95e0 <__fprintf_chk@plt>
   33ac4:	ldr	r3, [r5, #16]
   33ac8:	cmp	r3, #0
   33acc:	beq	33ae8 <fputs@plt+0x2a3e8>
   33ad0:	movw	r0, #7200	; 0x1c20
   33ad4:	mov	r1, #1
   33ad8:	movt	r0, #5
   33adc:	mov	r2, #13
   33ae0:	ldr	r3, [r4]
   33ae4:	bl	9580 <fwrite@plt>
   33ae8:	ldr	r3, [r5, #12]
   33aec:	cmp	r3, #0
   33af0:	beq	33b0c <fputs@plt+0x2a40c>
   33af4:	movw	r0, #7216	; 0x1c30
   33af8:	mov	r1, #1
   33afc:	movt	r0, #5
   33b00:	mov	r2, #8
   33b04:	ldr	r3, [r4]
   33b08:	bl	9580 <fwrite@plt>
   33b0c:	ldr	r3, [r5, #20]
   33b10:	mov	r1, #1
   33b14:	ldr	r0, [r4]
   33b18:	movw	r2, #7228	; 0x1c3c
   33b1c:	movt	r2, #5
   33b20:	bl	95e0 <__fprintf_chk@plt>
   33b24:	ldr	r3, [r4]
   33b28:	movw	r0, #7244	; 0x1c4c
   33b2c:	mov	r1, #1
   33b30:	movt	r0, #5
   33b34:	mov	r2, #3
   33b38:	bl	9580 <fwrite@plt>
   33b3c:	ldr	r0, [r4]
   33b40:	pop	{r4, r5, r6, lr}
   33b44:	b	94c0 <fflush@plt>
   33b48:	push	{r3, r4, r5, r6, r7, lr}
   33b4c:	movw	r4, #3344	; 0xd10
   33b50:	ldr	r3, [r0]
   33b54:	movt	r4, #7
   33b58:	ldr	r2, [r0, #28]
   33b5c:	mov	r5, r0
   33b60:	ldr	r7, [r4]
   33b64:	ldr	r3, [r3, #188]	; 0xbc
   33b68:	ldrb	r6, [r2, #24]
   33b6c:	blx	r3
   33b70:	movw	r2, #7248	; 0x1c50
   33b74:	mov	r1, #1
   33b78:	movt	r2, #5
   33b7c:	mov	r3, r0
   33b80:	mov	r0, r7
   33b84:	bl	95e0 <__fprintf_chk@plt>
   33b88:	cmp	r6, #0
   33b8c:	beq	33c0c <fputs@plt+0x2a50c>
   33b90:	mov	r0, r6
   33b94:	ldr	r1, [r4]
   33b98:	bl	95ec <fputc@plt>
   33b9c:	ldr	r3, [r5, #16]
   33ba0:	cmp	r3, #0
   33ba4:	beq	33bc0 <fputs@plt+0x2a4c0>
   33ba8:	movw	r0, #7200	; 0x1c20
   33bac:	mov	r1, #1
   33bb0:	movt	r0, #5
   33bb4:	mov	r2, #13
   33bb8:	ldr	r3, [r4]
   33bbc:	bl	9580 <fwrite@plt>
   33bc0:	ldr	r0, [r5, #12]
   33bc4:	cmp	r0, #0
   33bc8:	beq	33bd0 <fputs@plt+0x2a4d0>
   33bcc:	bl	301e4 <fputs@plt+0x26ae4>
   33bd0:	ldr	r3, [r5, #20]
   33bd4:	mov	r1, #1
   33bd8:	ldr	r0, [r4]
   33bdc:	movw	r2, #7228	; 0x1c3c
   33be0:	movt	r2, #5
   33be4:	bl	95e0 <__fprintf_chk@plt>
   33be8:	ldr	r3, [r4]
   33bec:	movw	r0, #7256	; 0x1c58
   33bf0:	mov	r1, #1
   33bf4:	movt	r0, #5
   33bf8:	mov	r2, #3
   33bfc:	bl	9580 <fwrite@plt>
   33c00:	ldr	r0, [r4]
   33c04:	pop	{r3, r4, r5, r6, r7, lr}
   33c08:	b	94c0 <fflush@plt>
   33c0c:	ldr	r3, [r5, #28]
   33c10:	ldr	r1, [r4]
   33c14:	ldr	r0, [r3, #60]	; 0x3c
   33c18:	bl	9700 <fputs@plt>
   33c1c:	b	33b9c <fputs@plt+0x2a49c>
   33c20:	mov	r3, r0
   33c24:	mov	r0, r1
   33c28:	mov	r1, r3
   33c2c:	b	1bcf4 <fputs@plt+0x125f4>
   33c30:	push	{r4, lr}
   33c34:	mov	r4, r0
   33c38:	mov	r0, r1
   33c3c:	mov	r1, #31
   33c40:	bl	1ba44 <fputs@plt+0x12344>
   33c44:	cmp	r4, #0
   33c48:	popeq	{r4, pc}
   33c4c:	ldr	r3, [r4]
   33c50:	mov	r0, r4
   33c54:	ldr	r3, [r3, #4]
   33c58:	blx	r3
   33c5c:	pop	{r4, pc}
   33c60:	push	{r4, r5, r6, lr}
   33c64:	mov	r6, r0
   33c68:	ldr	r4, [r0, #40]	; 0x28
   33c6c:	mov	r5, r1
   33c70:	cmp	r4, #0
   33c74:	beq	33c90 <fputs@plt+0x2a590>
   33c78:	mov	r0, r5
   33c7c:	mov	r1, #32
   33c80:	bl	1ba44 <fputs@plt+0x12344>
   33c84:	ldr	r4, [r4, #8]
   33c88:	cmp	r4, #0
   33c8c:	bne	33c78 <fputs@plt+0x2a578>
   33c90:	ldr	r3, [r6]
   33c94:	mov	r0, r6
   33c98:	ldr	r3, [r3, #4]
   33c9c:	blx	r3
   33ca0:	pop	{r4, r5, r6, pc}
   33ca4:	push	{r4, lr}
   33ca8:	mov	r4, r0
   33cac:	mov	r0, r1
   33cb0:	mov	r1, #135	; 0x87
   33cb4:	bl	1ba44 <fputs@plt+0x12344>
   33cb8:	cmp	r4, #0
   33cbc:	popeq	{r4, pc}
   33cc0:	ldr	r3, [r4]
   33cc4:	mov	r0, r4
   33cc8:	ldr	r3, [r3, #4]
   33ccc:	blx	r3
   33cd0:	pop	{r4, pc}
   33cd4:	push	{r3, r4, r5, lr}
   33cd8:	mov	r5, r0
   33cdc:	mov	r4, r1
   33ce0:	add	r0, r0, #28
   33ce4:	add	r1, r1, #28
   33ce8:	bl	1c418 <fputs@plt+0x12d18>
   33cec:	cmp	r0, #0
   33cf0:	popeq	{r3, r4, r5, pc}
   33cf4:	ldr	r2, [r5, #64]	; 0x40
   33cf8:	ldr	r3, [r4, #64]	; 0x40
   33cfc:	cmp	r2, r3
   33d00:	beq	33d0c <fputs@plt+0x2a60c>
   33d04:	mov	r0, #0
   33d08:	pop	{r3, r4, r5, pc}
   33d0c:	ldr	r2, [r5, #68]	; 0x44
   33d10:	ldr	r3, [r4, #68]	; 0x44
   33d14:	cmp	r2, r3
   33d18:	bne	33d04 <fputs@plt+0x2a604>
   33d1c:	ldr	r2, [r5, #72]	; 0x48
   33d20:	ldr	r3, [r4, #72]	; 0x48
   33d24:	cmp	r2, r3
   33d28:	bne	33d04 <fputs@plt+0x2a604>
   33d2c:	ldr	r0, [r5, #76]	; 0x4c
   33d30:	ldr	r3, [r4, #76]	; 0x4c
   33d34:	subs	r3, r0, r3
   33d38:	rsbs	r0, r3, #0
   33d3c:	adcs	r0, r0, r3
   33d40:	pop	{r3, r4, r5, pc}
   33d44:	push	{r4, r5, lr}
   33d48:	movw	r4, #3232	; 0xca0
   33d4c:	movt	r4, #7
   33d50:	sub	sp, sp, #12
   33d54:	mov	r1, r0
   33d58:	mov	r5, r0
   33d5c:	ldr	r3, [r4]
   33d60:	mov	r2, #0
   33d64:	ldr	r0, [pc, #60]	; 33da8 <fputs@plt+0x2a6a8>
   33d68:	str	r3, [sp, #4]
   33d6c:	bl	b39c <fputs@plt+0x1c9c>
   33d70:	subs	r1, r0, #0
   33d74:	streq	r5, [sp]
   33d78:	beq	33d88 <fputs@plt+0x2a688>
   33d7c:	mov	r0, sp
   33d80:	mov	r2, #0
   33d84:	bl	4a4a0 <_ZdlPv@@Base+0x1450>
   33d88:	ldr	r2, [sp, #4]
   33d8c:	ldr	r3, [r4]
   33d90:	ldr	r0, [sp]
   33d94:	cmp	r2, r3
   33d98:	bne	33da4 <fputs@plt+0x2a6a4>
   33d9c:	add	sp, sp, #12
   33da0:	pop	{r4, r5, pc}
   33da4:	bl	95d4 <__stack_chk_fail@plt>
   33da8:	andeq	r3, r7, r0, ror sl
   33dac:	push	{r4, lr}
   33db0:	mov	r0, #1
   33db4:	bl	281dc <fputs@plt+0x1eadc>
   33db8:	subs	r4, r0, #0
   33dbc:	beq	33de4 <fputs@plt+0x2a6e4>
   33dc0:	mov	r0, #0
   33dc4:	bl	281dc <fputs@plt+0x1eadc>
   33dc8:	subs	r2, r0, #0
   33dcc:	beq	33dec <fputs@plt+0x2a6ec>
   33dd0:	cmp	r4, r2
   33dd4:	beq	33dec <fputs@plt+0x2a6ec>
   33dd8:	mov	r1, r4
   33ddc:	ldr	r0, [pc, #28]	; 33e00 <fputs@plt+0x2a700>
   33de0:	bl	b39c <fputs@plt+0x1c9c>
   33de4:	pop	{r4, lr}
   33de8:	b	27424 <fputs@plt+0x1dd24>
   33dec:	mov	r1, r4
   33df0:	ldr	r0, [pc, #8]	; 33e00 <fputs@plt+0x2a700>
   33df4:	bl	b5d0 <fputs@plt+0x1ed0>
   33df8:	pop	{r4, lr}
   33dfc:	b	27424 <fputs@plt+0x1dd24>
   33e00:	andeq	r3, r7, r0, ror sl
   33e04:	push	{r4, lr}
   33e08:	movw	r4, #3232	; 0xca0
   33e0c:	movt	r4, #7
   33e10:	sub	sp, sp, #8
   33e14:	ldr	r3, [r4]
   33e18:	str	r3, [sp, #4]
   33e1c:	bl	25d70 <fputs@plt+0x1c670>
   33e20:	cmp	r0, #0
   33e24:	bne	33e54 <fputs@plt+0x2a754>
   33e28:	movw	r3, #45492	; 0xb1b4
   33e2c:	movt	r3, #6
   33e30:	mov	r2, #1
   33e34:	str	r2, [r3]
   33e38:	bl	27424 <fputs@plt+0x1dd24>
   33e3c:	ldr	r2, [sp, #4]
   33e40:	ldr	r3, [r4]
   33e44:	cmp	r2, r3
   33e48:	bne	33e80 <fputs@plt+0x2a780>
   33e4c:	add	sp, sp, #8
   33e50:	pop	{r4, pc}
   33e54:	mov	r0, sp
   33e58:	bl	41cf8 <fputs@plt+0x385f8>
   33e5c:	cmp	r0, #0
   33e60:	beq	33e28 <fputs@plt+0x2a728>
   33e64:	ldr	r3, [sp]
   33e68:	cmp	r3, #2
   33e6c:	bhi	33e28 <fputs@plt+0x2a728>
   33e70:	movw	r2, #45492	; 0xb1b4
   33e74:	movt	r2, #6
   33e78:	str	r3, [r2]
   33e7c:	b	33e38 <fputs@plt+0x2a738>
   33e80:	bl	95d4 <__stack_chk_fail@plt>
   33e84:	push	{r4, lr}
   33e88:	movw	r4, #3232	; 0xca0
   33e8c:	movt	r4, #7
   33e90:	sub	sp, sp, #8
   33e94:	ldr	r3, [r4]
   33e98:	str	r3, [sp, #4]
   33e9c:	bl	25d70 <fputs@plt+0x1c670>
   33ea0:	cmp	r0, #0
   33ea4:	bne	33ed4 <fputs@plt+0x2a7d4>
   33ea8:	movw	r3, #45492	; 0xb1b4
   33eac:	movt	r3, #6
   33eb0:	mov	r2, #1
   33eb4:	str	r2, [r3, #4]
   33eb8:	bl	27424 <fputs@plt+0x1dd24>
   33ebc:	ldr	r2, [sp, #4]
   33ec0:	ldr	r3, [r4]
   33ec4:	cmp	r2, r3
   33ec8:	bne	33f00 <fputs@plt+0x2a800>
   33ecc:	add	sp, sp, #8
   33ed0:	pop	{r4, pc}
   33ed4:	mov	r0, sp
   33ed8:	bl	41cf8 <fputs@plt+0x385f8>
   33edc:	cmp	r0, #0
   33ee0:	beq	33ea8 <fputs@plt+0x2a7a8>
   33ee4:	ldr	r2, [sp]
   33ee8:	movw	r3, #45492	; 0xb1b4
   33eec:	movt	r3, #6
   33ef0:	adds	r2, r2, #0
   33ef4:	movne	r2, #1
   33ef8:	str	r2, [r3, #4]
   33efc:	b	33eb8 <fputs@plt+0x2a7b8>
   33f00:	bl	95d4 <__stack_chk_fail@plt>
   33f04:	push	{r4, lr}
   33f08:	bl	2b98c <fputs@plt+0x2228c>
   33f0c:	movw	r4, #14944	; 0x3a60
   33f10:	movt	r4, #7
   33f14:	cmp	r0, #0
   33f18:	str	r0, [r4, #48]	; 0x30
   33f1c:	beq	33f28 <fputs@plt+0x2a828>
   33f20:	pop	{r4, lr}
   33f24:	b	27424 <fputs@plt+0x1dd24>
   33f28:	ldr	r0, [r4, #52]	; 0x34
   33f2c:	bl	2221c <fputs@plt+0x18b1c>
   33f30:	str	r0, [r4, #48]	; 0x30
   33f34:	pop	{r4, lr}
   33f38:	b	27424 <fputs@plt+0x1dd24>
   33f3c:	ldr	r2, [r0, #20]
   33f40:	push	{r3, lr}
   33f44:	cmp	r2, #0
   33f48:	popeq	{r3, pc}
   33f4c:	ldr	r2, [r0, #24]
   33f50:	cmp	r2, #0
   33f54:	popeq	{r3, pc}
   33f58:	ldr	r3, [r0]
   33f5c:	ldr	r3, [r3, #48]	; 0x30
   33f60:	blx	r3
   33f64:	pop	{r3, pc}
   33f68:	push	{r4, lr}
   33f6c:	mov	r4, r0
   33f70:	ldr	r0, [r0, #36]	; 0x24
   33f74:	ldr	r2, [r0]
   33f78:	ldr	r3, [r2, #60]	; 0x3c
   33f7c:	blx	r3
   33f80:	cmp	r0, #0
   33f84:	popne	{r4, pc}
   33f88:	ldr	r0, [r4, #32]
   33f8c:	ldr	r3, [r0]
   33f90:	ldr	r3, [r3, #60]	; 0x3c
   33f94:	blx	r3
   33f98:	pop	{r4, pc}
   33f9c:	push	{r4, lr}
   33fa0:	ldr	r0, [r0, #28]
   33fa4:	bl	94c0 <fflush@plt>
   33fa8:	cmp	r0, #0
   33fac:	popge	{r4, pc}
   33fb0:	movw	r1, #18728	; 0x4928
   33fb4:	movt	r1, #7
   33fb8:	movw	r0, #7140	; 0x1be4
   33fbc:	movt	r0, #5
   33fc0:	mov	r2, r1
   33fc4:	mov	r3, r1
   33fc8:	pop	{r4, lr}
   33fcc:	b	21c44 <fputs@plt+0x18544>
   33fd0:	push	{r4, lr}
   33fd4:	mov	r4, r0
   33fd8:	ldrb	r3, [r0, #32]
   33fdc:	mov	r0, r1
   33fe0:	cmp	r3, #0
   33fe4:	beq	34004 <fputs@plt+0x2a904>
   33fe8:	mov	r1, #9
   33fec:	bl	1ba44 <fputs@plt+0x12344>
   33ff0:	ldr	r3, [r4]
   33ff4:	mov	r0, r4
   33ff8:	ldr	r3, [r3, #4]
   33ffc:	blx	r3
   34000:	pop	{r4, pc}
   34004:	mov	r1, r4
   34008:	pop	{r4, lr}
   3400c:	b	1bcf4 <fputs@plt+0x125f4>
   34010:	push	{r4, lr}
   34014:	mov	r4, r0
   34018:	ldrb	r3, [r0, #33]	; 0x21
   3401c:	mov	r0, r1
   34020:	cmp	r3, #0
   34024:	beq	34044 <fputs@plt+0x2a944>
   34028:	mov	r1, #136	; 0x88
   3402c:	bl	1ba44 <fputs@plt+0x12344>
   34030:	ldr	r3, [r4]
   34034:	mov	r0, r4
   34038:	ldr	r3, [r3, #4]
   3403c:	blx	r3
   34040:	pop	{r4, pc}
   34044:	mov	r1, r4
   34048:	pop	{r4, lr}
   3404c:	b	1bcf4 <fputs@plt+0x125f4>
   34050:	push	{r4, lr}
   34054:	mov	r4, r0
   34058:	ldr	r0, [r0, #36]	; 0x24
   3405c:	ldr	r2, [r0]
   34060:	ldr	r3, [r2, #76]	; 0x4c
   34064:	blx	r3
   34068:	cmp	r0, #0
   3406c:	blt	34094 <fputs@plt+0x2a994>
   34070:	cmp	r0, #1
   34074:	pople	{r4, pc}
   34078:	cmp	r0, #2
   3407c:	bne	34094 <fputs@plt+0x2a994>
   34080:	ldr	r0, [r4, #32]
   34084:	ldr	r3, [r0]
   34088:	ldr	r3, [r3, #76]	; 0x4c
   3408c:	blx	r3
   34090:	pop	{r4, pc}
   34094:	movw	r1, #6940	; 0x1b1c
   34098:	movw	r0, #3362	; 0xd22
   3409c:	movt	r1, #5
   340a0:	bl	430dc <fputs@plt+0x399dc>
   340a4:	b	34080 <fputs@plt+0x2a980>
   340a8:	push	{r4, r5, r6, lr}
   340ac:	mov	r5, r0
   340b0:	ldr	r4, [r0, #28]
   340b4:	mov	r6, r1
   340b8:	cmp	r4, #0
   340bc:	beq	340f8 <fputs@plt+0x2a9f8>
   340c0:	ldr	r3, [r4]
   340c4:	mov	r0, r4
   340c8:	ldr	r3, [r3, #160]	; 0xa0
   340cc:	blx	r3
   340d0:	subs	r3, r0, #0
   340d4:	beq	34124 <fputs@plt+0x2aa24>
   340d8:	ldr	r2, [r3]
   340dc:	mov	r4, r5
   340e0:	str	r3, [r5, #28]
   340e4:	ldr	r3, [r2, #40]	; 0x28
   340e8:	blx	r3
   340ec:	str	r0, [r5, #32]
   340f0:	mov	r0, r4
   340f4:	pop	{r4, r5, r6, pc}
   340f8:	ldr	r3, [r1]
   340fc:	mov	r0, r1
   34100:	ldr	r3, [r3, #40]	; 0x28
   34104:	blx	r3
   34108:	cmp	r0, #0
   3410c:	beq	340f0 <fputs@plt+0x2a9f0>
   34110:	mov	r4, r5
   34114:	str	r0, [r5, #32]
   34118:	str	r6, [r5, #28]
   3411c:	mov	r0, r4
   34120:	pop	{r4, r5, r6, pc}
   34124:	mov	r4, r3
   34128:	b	340f0 <fputs@plt+0x2a9f0>
   3412c:	push	{r3, r4, r5, r6, r7, lr}
   34130:	mov	r4, r0
   34134:	ldrb	r3, [r0, #32]
   34138:	mov	r5, r1
   3413c:	mov	r6, r2
   34140:	cmp	r3, #0
   34144:	popne	{r3, r4, r5, r6, r7, pc}
   34148:	ldr	r1, [r1]
   3414c:	cmp	r1, #0
   34150:	ble	341b8 <fputs@plt+0x2aab8>
   34154:	cmp	r1, #1
   34158:	beq	34194 <fputs@plt+0x2aa94>
   3415c:	ldr	r7, [r6]
   34160:	mov	r0, r7
   34164:	bl	964c <__aeabi_idiv@plt>
   34168:	rsb	r7, r0, r7
   3416c:	str	r7, [r6]
   34170:	ldr	r3, [r4, #28]
   34174:	add	r0, r3, r0
   34178:	str	r0, [r4, #28]
   3417c:	ldr	r2, [r5]
   34180:	mov	r3, #1
   34184:	sub	r2, r2, #1
   34188:	str	r2, [r5]
   3418c:	strb	r3, [r4, #32]
   34190:	pop	{r3, r4, r5, r6, r7, pc}
   34194:	movw	r3, #15148	; 0x3b2c
   34198:	movt	r3, #7
   3419c:	ldr	r1, [r4, #28]
   341a0:	ldr	r3, [r3]
   341a4:	ldr	r2, [r6]
   341a8:	add	r2, r1, r2
   341ac:	str	r2, [r4, #28]
   341b0:	str	r3, [r6]
   341b4:	b	3417c <fputs@plt+0x2aa7c>
   341b8:	movw	r1, #6940	; 0x1b1c
   341bc:	movw	r0, #3282	; 0xcd2
   341c0:	movt	r1, #5
   341c4:	bl	430dc <fputs@plt+0x399dc>
   341c8:	ldr	r1, [r5]
   341cc:	b	34154 <fputs@plt+0x2aa54>
   341d0:	push	{r4, r5, r6, r7, r8}
   341d4:	ldrb	r2, [r0, #44]	; 0x2c
   341d8:	ldrb	r3, [r1, #44]	; 0x2c
   341dc:	cmp	r2, r3
   341e0:	beq	341f0 <fputs@plt+0x2aaf0>
   341e4:	mov	r0, #0
   341e8:	pop	{r4, r5, r6, r7, r8}
   341ec:	bx	lr
   341f0:	ldr	r6, [r0, #28]
   341f4:	ldr	r3, [r1, #28]
   341f8:	cmp	r6, r3
   341fc:	bne	341e4 <fputs@plt+0x2aae4>
   34200:	ldr	r2, [r0, #32]
   34204:	ldr	r3, [r1, #32]
   34208:	cmp	r2, r3
   3420c:	bne	341e4 <fputs@plt+0x2aae4>
   34210:	ldr	r2, [r0, #36]	; 0x24
   34214:	ldr	r3, [r1, #36]	; 0x24
   34218:	cmp	r2, r3
   3421c:	bne	341e4 <fputs@plt+0x2aae4>
   34220:	ldr	r2, [r0, #40]	; 0x28
   34224:	ldr	r3, [r1, #40]	; 0x28
   34228:	cmp	r2, r3
   3422c:	bne	341e4 <fputs@plt+0x2aae4>
   34230:	cmp	r6, #0
   34234:	ble	342b4 <fputs@plt+0x2abb4>
   34238:	ldr	ip, [r0, #48]	; 0x30
   3423c:	ldr	r0, [r1, #48]	; 0x30
   34240:	ldr	r2, [ip]
   34244:	ldr	r3, [r0]
   34248:	cmp	r2, r3
   3424c:	bne	341e4 <fputs@plt+0x2aae4>
   34250:	ldr	r2, [ip, #4]
   34254:	ldr	r3, [r0, #4]
   34258:	cmp	r2, r3
   3425c:	bne	341e4 <fputs@plt+0x2aae4>
   34260:	add	r1, ip, #12
   34264:	add	r2, r0, #12
   34268:	mov	r3, #0
   3426c:	mov	r8, r1
   34270:	mov	r7, r2
   34274:	add	r3, r3, #1
   34278:	rsb	r5, r8, r1
   3427c:	cmp	r3, r6
   34280:	rsb	r4, r7, r2
   34284:	add	r5, ip, r5
   34288:	add	r4, r0, r4
   3428c:	beq	342b4 <fputs@plt+0x2abb4>
   34290:	ldr	r5, [r5, #8]
   34294:	ldr	r4, [r4, #8]
   34298:	cmp	r5, r4
   3429c:	bne	341e4 <fputs@plt+0x2aae4>
   342a0:	ldr	r5, [r1], #8
   342a4:	ldr	r4, [r2], #8
   342a8:	cmp	r5, r4
   342ac:	beq	34274 <fputs@plt+0x2ab74>
   342b0:	b	341e4 <fputs@plt+0x2aae4>
   342b4:	mov	r0, #1
   342b8:	pop	{r4, r5, r6, r7, r8}
   342bc:	bx	lr
   342c0:	push	{r4, r5, r6, lr}
   342c4:	movw	r4, #4240	; 0x1090
   342c8:	movt	r4, #7
   342cc:	mov	r5, r0
   342d0:	ldr	r6, [r0, #28]
   342d4:	ldr	r3, [r4]
   342d8:	cmp	r3, #0
   342dc:	bne	34314 <fputs@plt+0x2ac14>
   342e0:	ldr	r3, [r6, #20]
   342e4:	tst	r3, #1
   342e8:	bne	3430c <fputs@plt+0x2ac0c>
   342ec:	ldr	r3, [r4]
   342f0:	ldr	r4, [r5, #28]
   342f4:	cmp	r3, #0
   342f8:	bne	3431c <fputs@plt+0x2ac1c>
   342fc:	ldr	r0, [r4, #20]
   34300:	ands	r0, r0, #32
   34304:	movne	r0, #2
   34308:	pop	{r4, r5, r6, pc}
   3430c:	mov	r0, #1
   34310:	pop	{r4, r5, r6, pc}
   34314:	bl	220d8 <fputs@plt+0x189d8>
   34318:	b	342e0 <fputs@plt+0x2abe0>
   3431c:	bl	220d8 <fputs@plt+0x189d8>
   34320:	b	342fc <fputs@plt+0x2abfc>
   34324:	ldr	r3, [r0, #28]
   34328:	push	{r4, lr}
   3432c:	mov	r4, r0
   34330:	ldrb	r0, [r3, #28]
   34334:	ldrb	r2, [r3, #25]
   34338:	cmp	r0, #0
   3433c:	beq	34368 <fputs@plt+0x2ac68>
   34340:	cmp	r2, #0
   34344:	beq	34368 <fputs@plt+0x2ac68>
   34348:	mov	r0, r1
   3434c:	mov	r1, r2
   34350:	bl	1ba44 <fputs@plt+0x12344>
   34354:	ldr	r3, [r4]
   34358:	mov	r0, r4
   3435c:	ldr	r3, [r3, #4]
   34360:	blx	r3
   34364:	pop	{r4, pc}
   34368:	ldrb	r2, [r3, #24]
   3436c:	cmp	r2, #0
   34370:	bne	34348 <fputs@plt+0x2ac48>
   34374:	mov	r0, r1
   34378:	mov	r1, r4
   3437c:	pop	{r4, lr}
   34380:	b	1bcf4 <fputs@plt+0x125f4>
   34384:	ldr	r3, [r0, #28]
   34388:	push	{r4, lr}
   3438c:	mov	r4, r0
   34390:	ldrb	r0, [r3, #28]
   34394:	ldrb	r2, [r3, #25]
   34398:	cmp	r0, #0
   3439c:	beq	343c8 <fputs@plt+0x2acc8>
   343a0:	cmp	r2, #0
   343a4:	beq	343c8 <fputs@plt+0x2acc8>
   343a8:	mov	r0, r1
   343ac:	mov	r1, r2
   343b0:	bl	1ba44 <fputs@plt+0x12344>
   343b4:	ldr	r3, [r4]
   343b8:	mov	r0, r4
   343bc:	ldr	r3, [r3, #4]
   343c0:	blx	r3
   343c4:	pop	{r4, pc}
   343c8:	ldrb	r2, [r3, #24]
   343cc:	cmp	r2, #0
   343d0:	bne	343a8 <fputs@plt+0x2aca8>
   343d4:	mov	r0, r1
   343d8:	mov	r1, r4
   343dc:	pop	{r4, lr}
   343e0:	b	1bcf4 <fputs@plt+0x125f4>
   343e4:	ldr	r3, [r0, #36]	; 0x24
   343e8:	push	{r4, r5, r6, lr}
   343ec:	mov	r6, r0
   343f0:	ldrb	r2, [r3, #17]
   343f4:	cmp	r2, #0
   343f8:	beq	34404 <fputs@plt+0x2ad04>
   343fc:	ldr	r0, [r3, #36]	; 0x24
   34400:	pop	{r4, r5, r6, pc}
   34404:	ldr	r4, [r0, #32]
   34408:	movw	r2, #15148	; 0x3b2c
   3440c:	movt	r2, #7
   34410:	cmp	r4, #0
   34414:	ldr	r5, [r2]
   34418:	beq	34440 <fputs@plt+0x2ad40>
   3441c:	ldr	r3, [r4]
   34420:	mov	r0, r4
   34424:	ldr	r3, [r3, #28]
   34428:	blx	r3
   3442c:	ldr	r4, [r4, #4]
   34430:	cmp	r4, #0
   34434:	add	r5, r5, r0
   34438:	bne	3441c <fputs@plt+0x2ad1c>
   3443c:	ldr	r3, [r6, #36]	; 0x24
   34440:	ldrb	r2, [r3, #16]
   34444:	ldr	r0, [r3, #32]
   34448:	cmp	r2, #0
   3444c:	ldrne	r2, [r3, #28]
   34450:	addne	r5, r5, r2
   34454:	add	r0, r5, r0
   34458:	pop	{r4, r5, r6, pc}
   3445c:	ldr	r3, [r0, #28]
   34460:	cmp	r3, #0
   34464:	bxeq	lr
   34468:	ldr	r1, [r1, #28]
   3446c:	mov	r0, #32
   34470:	b	95ec <fputc@plt>
   34474:	push	{r4, r5, r6, lr}
   34478:	movw	r4, #3232	; 0xca0
   3447c:	movt	r4, #7
   34480:	movw	r3, #15132	; 0x3b1c
   34484:	movt	r3, #7
   34488:	sub	sp, sp, #8
   3448c:	ldr	ip, [r4]
   34490:	mov	r2, #72	; 0x48
   34494:	mov	r5, r0
   34498:	mov	r6, r1
   3449c:	mov	r0, #2
   344a0:	ldr	r1, [r3]
   344a4:	str	ip, [sp, #4]
   344a8:	bl	40724 <fputs@plt+0x37024>
   344ac:	mov	r1, r0
   344b0:	mov	r0, sp
   344b4:	bl	408ac <fputs@plt+0x371ac>
   344b8:	ldr	r2, [r5, #28]
   344bc:	ldr	r3, [sp]
   344c0:	cmp	r2, r3
   344c4:	blt	344d4 <fputs@plt+0x2add4>
   344c8:	ldr	r1, [r6, #28]
   344cc:	mov	r0, #32
   344d0:	bl	95ec <fputc@plt>
   344d4:	ldr	r2, [sp, #4]
   344d8:	ldr	r3, [r4]
   344dc:	cmp	r2, r3
   344e0:	bne	344ec <fputs@plt+0x2adec>
   344e4:	add	sp, sp, #8
   344e8:	pop	{r4, r5, r6, pc}
   344ec:	bl	95d4 <__stack_chk_fail@plt>
   344f0:	ldr	r3, [r2]
   344f4:	push	{r4, r5, r6, r7, r8, lr}
   344f8:	mov	r5, r2
   344fc:	ldrb	r3, [r3, #2]
   34500:	mov	r4, r0
   34504:	mov	r6, r1
   34508:	cmp	r3, #0
   3450c:	bne	34694 <fputs@plt+0x2af94>
   34510:	ldrb	r3, [r4, #32]
   34514:	tst	r3, #1
   34518:	beq	34624 <fputs@plt+0x2af24>
   3451c:	ldr	r2, [r5]
   34520:	ldrb	r2, [r2, #1]
   34524:	cmp	r2, #0
   34528:	bne	34534 <fputs@plt+0x2ae34>
   3452c:	tst	r3, #4
   34530:	beq	34624 <fputs@plt+0x2af24>
   34534:	movw	r3, #15148	; 0x3b2c
   34538:	movt	r3, #7
   3453c:	mov	r0, #40	; 0x28
   34540:	ldr	r7, [r3]
   34544:	bl	49000 <_Znwj@@Base>
   34548:	ldr	ip, [r4, #36]	; 0x24
   3454c:	mov	r3, #0
   34550:	ldr	r1, [pc, #336]	; 346a8 <fputs@plt+0x2afa8>
   34554:	mov	r2, #1
   34558:	str	r6, [r0, #4]
   3455c:	mov	r6, r0
   34560:	str	r7, [r0, #28]
   34564:	str	ip, [r0, #36]	; 0x24
   34568:	str	r1, [r0]
   3456c:	strb	r2, [r0, #32]
   34570:	str	r3, [r0, #8]
   34574:	str	r3, [r0, #16]
   34578:	str	r3, [r0, #20]
   3457c:	str	r3, [r0, #24]
   34580:	str	r3, [r0, #12]
   34584:	strb	r3, [r0, #33]	; 0x21
   34588:	ldrb	r3, [r4, #32]
   3458c:	tst	r3, #2
   34590:	str	r6, [r4, #4]
   34594:	mov	r6, r4
   34598:	ldr	r0, [r5]
   3459c:	beq	34610 <fputs@plt+0x2af10>
   345a0:	ldrb	r1, [r0, #1]
   345a4:	cmp	r1, #0
   345a8:	bne	345b4 <fputs@plt+0x2aeb4>
   345ac:	tst	r3, #4
   345b0:	beq	34610 <fputs@plt+0x2af10>
   345b4:	movw	r3, #15148	; 0x3b2c
   345b8:	movt	r3, #7
   345bc:	mov	r0, #40	; 0x28
   345c0:	ldr	r6, [r3]
   345c4:	bl	49000 <_Znwj@@Base>
   345c8:	ldr	ip, [r4, #36]	; 0x24
   345cc:	mov	r1, #0
   345d0:	mov	r2, #1
   345d4:	mov	r3, r0
   345d8:	ldr	r0, [pc, #200]	; 346a8 <fputs@plt+0x2afa8>
   345dc:	str	r6, [r3, #28]
   345e0:	mov	r6, r3
   345e4:	str	r4, [r3, #4]
   345e8:	str	ip, [r3, #36]	; 0x24
   345ec:	str	r0, [r3]
   345f0:	strb	r2, [r3, #32]
   345f4:	str	r1, [r3, #8]
   345f8:	str	r1, [r3, #16]
   345fc:	str	r1, [r3, #12]
   34600:	strb	r1, [r3, #33]	; 0x21
   34604:	ldr	r0, [r5]
   34608:	str	r1, [r3, #20]
   3460c:	str	r1, [r3, #24]
   34610:	ldr	r3, [r0, #4]
   34614:	str	r3, [r5]
   34618:	bl	49050 <_ZdlPv@@Base>
   3461c:	mov	r0, r6
   34620:	pop	{r4, r5, r6, r7, r8, pc}
   34624:	ldrb	r2, [r4, #33]	; 0x21
   34628:	tst	r2, #48	; 0x30
   3462c:	beq	3458c <fputs@plt+0x2ae8c>
   34630:	and	r2, r3, #8
   34634:	ands	r7, r2, #255	; 0xff
   34638:	bne	3458c <fputs@plt+0x2ae8c>
   3463c:	movw	r3, #15148	; 0x3b2c
   34640:	movt	r3, #7
   34644:	mov	r0, #40	; 0x28
   34648:	ldr	r8, [r3]
   3464c:	bl	49000 <_Znwj@@Base>
   34650:	ldr	r1, [r4, #36]	; 0x24
   34654:	mov	r3, #1
   34658:	ldr	r2, [pc, #72]	; 346a8 <fputs@plt+0x2afa8>
   3465c:	str	r6, [r0, #4]
   34660:	mov	r6, r0
   34664:	str	r8, [r0, #28]
   34668:	str	r7, [r0, #8]
   3466c:	str	r7, [r0, #16]
   34670:	str	r7, [r0, #20]
   34674:	str	r7, [r0, #24]
   34678:	str	r7, [r0, #12]
   3467c:	strb	r7, [r0, #33]	; 0x21
   34680:	str	r1, [r0, #36]	; 0x24
   34684:	str	r2, [r0]
   34688:	strb	r3, [r0, #32]
   3468c:	ldrb	r3, [r4, #32]
   34690:	b	3458c <fputs@plt+0x2ae8c>
   34694:	movw	r1, #6940	; 0x1b1c
   34698:	movw	r0, #2857	; 0xb29
   3469c:	movt	r1, #5
   346a0:	bl	430dc <fputs@plt+0x399dc>
   346a4:	b	34510 <fputs@plt+0x2ae10>
   346a8:	andeq	pc, r4, r8, asr pc	; <UNPREDICTABLE>
   346ac:	ldr	r2, [r0, #28]
   346b0:	ldr	r3, [r1, #28]
   346b4:	push	{r4, r5, r6, lr}
   346b8:	cmp	r2, r3
   346bc:	beq	346c8 <fputs@plt+0x2afc8>
   346c0:	mov	r0, #0
   346c4:	pop	{r4, r5, r6, pc}
   346c8:	ldr	r4, [r0, #32]
   346cc:	ldr	r5, [r1, #32]
   346d0:	cmp	r4, #0
   346d4:	beq	3472c <fputs@plt+0x2b02c>
   346d8:	cmp	r5, #0
   346dc:	beq	346c0 <fputs@plt+0x2afc0>
   346e0:	ldr	r3, [r4]
   346e4:	mov	r0, r4
   346e8:	ldr	r3, [r3, #188]	; 0xbc
   346ec:	blx	r3
   346f0:	ldr	r3, [r5]
   346f4:	ldr	r3, [r3, #188]	; 0xbc
   346f8:	mov	r6, r0
   346fc:	mov	r0, r5
   34700:	blx	r3
   34704:	cmp	r6, r0
   34708:	bne	346c0 <fputs@plt+0x2afc0>
   3470c:	ldr	r3, [r4]
   34710:	mov	r1, r5
   34714:	mov	r0, r4
   34718:	ldr	r3, [r3, #184]	; 0xb8
   3471c:	blx	r3
   34720:	adds	r0, r0, #0
   34724:	movne	r0, #1
   34728:	b	34734 <fputs@plt+0x2b034>
   3472c:	rsbs	r0, r5, #1
   34730:	movcc	r0, #0
   34734:	cmp	r0, #0
   34738:	beq	346c0 <fputs@plt+0x2afc0>
   3473c:	mov	r0, #1
   34740:	pop	{r4, r5, r6, pc}
   34744:	ldr	r2, [r0, #28]
   34748:	ldr	r3, [r1, #28]
   3474c:	push	{r4, r5, r6, lr}
   34750:	cmp	r2, r3
   34754:	beq	34760 <fputs@plt+0x2b060>
   34758:	mov	r0, #0
   3475c:	pop	{r4, r5, r6, pc}
   34760:	ldr	r4, [r0, #32]
   34764:	ldr	r5, [r1, #32]
   34768:	cmp	r4, #0
   3476c:	beq	347c4 <fputs@plt+0x2b0c4>
   34770:	cmp	r5, #0
   34774:	beq	34758 <fputs@plt+0x2b058>
   34778:	ldr	r3, [r4]
   3477c:	mov	r0, r4
   34780:	ldr	r3, [r3, #188]	; 0xbc
   34784:	blx	r3
   34788:	ldr	r3, [r5]
   3478c:	ldr	r3, [r3, #188]	; 0xbc
   34790:	mov	r6, r0
   34794:	mov	r0, r5
   34798:	blx	r3
   3479c:	cmp	r6, r0
   347a0:	bne	34758 <fputs@plt+0x2b058>
   347a4:	ldr	r3, [r4]
   347a8:	mov	r1, r5
   347ac:	mov	r0, r4
   347b0:	ldr	r3, [r3, #184]	; 0xb8
   347b4:	blx	r3
   347b8:	adds	r0, r0, #0
   347bc:	movne	r0, #1
   347c0:	b	347cc <fputs@plt+0x2b0cc>
   347c4:	rsbs	r0, r5, #1
   347c8:	movcc	r0, #0
   347cc:	cmp	r0, #0
   347d0:	beq	34758 <fputs@plt+0x2b058>
   347d4:	mov	r0, #1
   347d8:	pop	{r4, r5, r6, pc}
   347dc:	ldr	r2, [r0, #32]
   347e0:	ldr	r3, [r1, #32]
   347e4:	push	{r4, r5, r6, lr}
   347e8:	cmp	r2, r3
   347ec:	beq	347f8 <fputs@plt+0x2b0f8>
   347f0:	mov	r0, #0
   347f4:	pop	{r4, r5, r6, pc}
   347f8:	ldr	r4, [r0, #28]
   347fc:	ldr	r5, [r1, #28]
   34800:	cmp	r4, #0
   34804:	beq	3485c <fputs@plt+0x2b15c>
   34808:	cmp	r5, #0
   3480c:	beq	347f0 <fputs@plt+0x2b0f0>
   34810:	ldr	r3, [r4]
   34814:	mov	r0, r4
   34818:	ldr	r3, [r3, #188]	; 0xbc
   3481c:	blx	r3
   34820:	ldr	r3, [r5]
   34824:	ldr	r3, [r3, #188]	; 0xbc
   34828:	mov	r6, r0
   3482c:	mov	r0, r5
   34830:	blx	r3
   34834:	cmp	r6, r0
   34838:	bne	347f0 <fputs@plt+0x2b0f0>
   3483c:	ldr	r3, [r4]
   34840:	mov	r1, r5
   34844:	mov	r0, r4
   34848:	ldr	r3, [r3, #184]	; 0xb8
   3484c:	blx	r3
   34850:	adds	r0, r0, #0
   34854:	movne	r0, #1
   34858:	b	34864 <fputs@plt+0x2b164>
   3485c:	rsbs	r0, r5, #1
   34860:	movcc	r0, #0
   34864:	cmp	r0, #0
   34868:	beq	347f0 <fputs@plt+0x2b0f0>
   3486c:	mov	r0, #1
   34870:	pop	{r4, r5, r6, pc}
   34874:	ldr	r2, [r0, #32]
   34878:	ldr	r3, [r1, #32]
   3487c:	push	{r4, r5, r6, lr}
   34880:	cmp	r2, r3
   34884:	beq	34890 <fputs@plt+0x2b190>
   34888:	mov	r0, #0
   3488c:	pop	{r4, r5, r6, pc}
   34890:	ldr	r4, [r0, #28]
   34894:	ldr	r5, [r1, #28]
   34898:	cmp	r4, #0
   3489c:	beq	348f4 <fputs@plt+0x2b1f4>
   348a0:	cmp	r5, #0
   348a4:	beq	34888 <fputs@plt+0x2b188>
   348a8:	ldr	r3, [r4]
   348ac:	mov	r0, r4
   348b0:	ldr	r3, [r3, #188]	; 0xbc
   348b4:	blx	r3
   348b8:	ldr	r3, [r5]
   348bc:	ldr	r3, [r3, #188]	; 0xbc
   348c0:	mov	r6, r0
   348c4:	mov	r0, r5
   348c8:	blx	r3
   348cc:	cmp	r6, r0
   348d0:	bne	34888 <fputs@plt+0x2b188>
   348d4:	ldr	r3, [r4]
   348d8:	mov	r1, r5
   348dc:	mov	r0, r4
   348e0:	ldr	r3, [r3, #184]	; 0xb8
   348e4:	blx	r3
   348e8:	adds	r0, r0, #0
   348ec:	movne	r0, #1
   348f0:	b	348fc <fputs@plt+0x2b1fc>
   348f4:	rsbs	r0, r5, #1
   348f8:	movcc	r0, #0
   348fc:	cmp	r0, #0
   34900:	beq	34888 <fputs@plt+0x2b188>
   34904:	mov	r0, #1
   34908:	pop	{r4, r5, r6, pc}
   3490c:	push	{r3, r4, r5, r6, r7, lr}
   34910:	mov	r5, r0
   34914:	mov	r0, #32
   34918:	ldr	r7, [r5, #28]
   3491c:	bl	49000 <_Znwj@@Base>
   34920:	ldr	r6, [r5, #12]
   34924:	ldr	r1, [r5, #20]
   34928:	mov	r3, #0
   3492c:	ldr	r2, [pc, #108]	; 349a0 <fputs@plt+0x2b2a0>
   34930:	cmp	r6, r3
   34934:	mov	r4, r0
   34938:	str	r3, [r0, #4]
   3493c:	str	r1, [r0, #20]
   34940:	str	r2, [r0]
   34944:	str	r3, [r0, #8]
   34948:	str	r3, [r0, #16]
   3494c:	str	r3, [r0, #24]
   34950:	beq	34980 <fputs@plt+0x2b280>
   34954:	mov	r0, #100	; 0x64
   34958:	bl	49000 <_Znwj@@Base>
   3495c:	mov	r1, r6
   34960:	mov	r5, r0
   34964:	bl	2f268 <fputs@plt+0x25b68>
   34968:	str	r5, [r4, #12]
   3496c:	ldr	r3, [pc, #48]	; 349a4 <fputs@plt+0x2b2a4>
   34970:	mov	r0, r4
   34974:	str	r7, [r4, #28]
   34978:	str	r3, [r4]
   3497c:	pop	{r3, r4, r5, r6, r7, pc}
   34980:	str	r6, [r0, #12]
   34984:	b	3496c <fputs@plt+0x2b26c>
   34988:	mov	r0, r5
   3498c:	bl	49050 <_ZdlPv@@Base>
   34990:	mov	r0, r4
   34994:	bl	49050 <_ZdlPv@@Base>
   34998:	bl	9460 <__cxa_end_cleanup@plt>
   3499c:	b	34990 <fputs@plt+0x2b290>
   349a0:	andeq	pc, r4, r0, asr r9	; <UNPREDICTABLE>
   349a4:	andeq	r0, r5, r8, lsr #32
   349a8:	push	{r3, r4, r5, r6, r7, lr}
   349ac:	mov	r5, r0
   349b0:	mov	r0, #32
   349b4:	ldr	r7, [r5, #28]
   349b8:	bl	49000 <_Znwj@@Base>
   349bc:	ldr	r6, [r5, #12]
   349c0:	ldr	r1, [r5, #20]
   349c4:	mov	r3, #0
   349c8:	ldr	r2, [pc, #108]	; 34a3c <fputs@plt+0x2b33c>
   349cc:	cmp	r6, r3
   349d0:	mov	r4, r0
   349d4:	str	r3, [r0, #4]
   349d8:	str	r1, [r0, #20]
   349dc:	str	r2, [r0]
   349e0:	str	r3, [r0, #8]
   349e4:	str	r3, [r0, #16]
   349e8:	str	r3, [r0, #24]
   349ec:	beq	34a1c <fputs@plt+0x2b31c>
   349f0:	mov	r0, #100	; 0x64
   349f4:	bl	49000 <_Znwj@@Base>
   349f8:	mov	r1, r6
   349fc:	mov	r5, r0
   34a00:	bl	2f268 <fputs@plt+0x25b68>
   34a04:	str	r5, [r4, #12]
   34a08:	ldr	r3, [pc, #48]	; 34a40 <fputs@plt+0x2b340>
   34a0c:	mov	r0, r4
   34a10:	str	r7, [r4, #28]
   34a14:	str	r3, [r4]
   34a18:	pop	{r3, r4, r5, r6, r7, pc}
   34a1c:	str	r6, [r0, #12]
   34a20:	b	34a08 <fputs@plt+0x2b308>
   34a24:	mov	r0, r5
   34a28:	bl	49050 <_ZdlPv@@Base>
   34a2c:	mov	r0, r4
   34a30:	bl	49050 <_ZdlPv@@Base>
   34a34:	bl	9460 <__cxa_end_cleanup@plt>
   34a38:	b	34a2c <fputs@plt+0x2b32c>
   34a3c:	andeq	pc, r4, r0, asr r9	; <UNPREDICTABLE>
   34a40:			; <UNDEFINED> instruction: 0x0004b8b8
   34a44:	push	{r3, r4, r5, r6, r7, lr}
   34a48:	mov	r5, r0
   34a4c:	mov	r0, #32
   34a50:	ldr	r7, [r5, #28]
   34a54:	bl	49000 <_Znwj@@Base>
   34a58:	ldr	r6, [r5, #12]
   34a5c:	ldr	r1, [r5, #20]
   34a60:	mov	r3, #0
   34a64:	ldr	r2, [pc, #108]	; 34ad8 <fputs@plt+0x2b3d8>
   34a68:	cmp	r6, r3
   34a6c:	mov	r4, r0
   34a70:	str	r3, [r0, #4]
   34a74:	str	r1, [r0, #20]
   34a78:	str	r2, [r0]
   34a7c:	str	r3, [r0, #8]
   34a80:	str	r3, [r0, #16]
   34a84:	str	r3, [r0, #24]
   34a88:	beq	34ab8 <fputs@plt+0x2b3b8>
   34a8c:	mov	r0, #100	; 0x64
   34a90:	bl	49000 <_Znwj@@Base>
   34a94:	mov	r1, r6
   34a98:	mov	r5, r0
   34a9c:	bl	2f268 <fputs@plt+0x25b68>
   34aa0:	str	r5, [r4, #12]
   34aa4:	ldr	r3, [pc, #48]	; 34adc <fputs@plt+0x2b3dc>
   34aa8:	mov	r0, r4
   34aac:	str	r7, [r4, #28]
   34ab0:	str	r3, [r4]
   34ab4:	pop	{r3, r4, r5, r6, r7, pc}
   34ab8:	str	r6, [r0, #12]
   34abc:	b	34aa4 <fputs@plt+0x2b3a4>
   34ac0:	mov	r0, r5
   34ac4:	bl	49050 <_ZdlPv@@Base>
   34ac8:	mov	r0, r4
   34acc:	bl	49050 <_ZdlPv@@Base>
   34ad0:	bl	9460 <__cxa_end_cleanup@plt>
   34ad4:	b	34ac8 <fputs@plt+0x2b3c8>
   34ad8:	andeq	pc, r4, r0, asr r9	; <UNPREDICTABLE>
   34adc:	andeq	fp, r4, r8, ror #15
   34ae0:	push	{r3, r4, r5, r6, r7, lr}
   34ae4:	mov	r5, r0
   34ae8:	mov	r0, #36	; 0x24
   34aec:	ldr	r7, [r5, #28]
   34af0:	bl	49000 <_Znwj@@Base>
   34af4:	ldr	r6, [r5, #12]
   34af8:	ldr	r1, [r5, #20]
   34afc:	mov	r3, #0
   34b00:	ldr	r2, [pc, #116]	; 34b7c <fputs@plt+0x2b47c>
   34b04:	cmp	r6, r3
   34b08:	mov	r4, r0
   34b0c:	str	r3, [r0, #4]
   34b10:	str	r1, [r0, #20]
   34b14:	str	r2, [r0]
   34b18:	str	r3, [r0, #8]
   34b1c:	str	r3, [r0, #16]
   34b20:	str	r3, [r0, #24]
   34b24:	beq	34b5c <fputs@plt+0x2b45c>
   34b28:	mov	r0, #100	; 0x64
   34b2c:	bl	49000 <_Znwj@@Base>
   34b30:	mov	r1, r6
   34b34:	mov	r5, r0
   34b38:	bl	2f268 <fputs@plt+0x25b68>
   34b3c:	str	r5, [r4, #12]
   34b40:	ldr	r3, [pc, #56]	; 34b80 <fputs@plt+0x2b480>
   34b44:	mov	r2, #0
   34b48:	str	r7, [r4, #28]
   34b4c:	mov	r0, r4
   34b50:	str	r2, [r4, #32]
   34b54:	str	r3, [r4]
   34b58:	pop	{r3, r4, r5, r6, r7, pc}
   34b5c:	str	r6, [r0, #12]
   34b60:	b	34b40 <fputs@plt+0x2b440>
   34b64:	mov	r0, r5
   34b68:	bl	49050 <_ZdlPv@@Base>
   34b6c:	mov	r0, r4
   34b70:	bl	49050 <_ZdlPv@@Base>
   34b74:	bl	9460 <__cxa_end_cleanup@plt>
   34b78:	b	34b6c <fputs@plt+0x2b46c>
   34b7c:	andeq	pc, r4, r0, asr r9	; <UNPREDICTABLE>
   34b80:	strdeq	r0, [r5], -r8
   34b84:	push	{r4, r5, r6, r7, r8, lr}
   34b88:	mov	r5, r0
   34b8c:	mov	r0, #36	; 0x24
   34b90:	ldr	r7, [r5, #28]
   34b94:	bl	49000 <_Znwj@@Base>
   34b98:	ldr	r6, [r5, #12]
   34b9c:	ldr	r1, [r5, #20]
   34ba0:	mov	r3, #0
   34ba4:	ldr	r2, [pc, #112]	; 34c1c <fputs@plt+0x2b51c>
   34ba8:	cmp	r6, r3
   34bac:	ldr	r5, [r5, #32]
   34bb0:	mov	r4, r0
   34bb4:	str	r1, [r0, #20]
   34bb8:	stm	r0, {r2, r3}
   34bbc:	str	r3, [r0, #8]
   34bc0:	str	r3, [r0, #16]
   34bc4:	str	r3, [r0, #24]
   34bc8:	beq	34bfc <fputs@plt+0x2b4fc>
   34bcc:	mov	r0, #100	; 0x64
   34bd0:	bl	49000 <_Znwj@@Base>
   34bd4:	mov	r1, r6
   34bd8:	mov	r8, r0
   34bdc:	bl	2f268 <fputs@plt+0x25b68>
   34be0:	str	r8, [r4, #12]
   34be4:	ldr	r3, [pc, #52]	; 34c20 <fputs@plt+0x2b520>
   34be8:	mov	r0, r4
   34bec:	str	r7, [r4, #28]
   34bf0:	str	r5, [r4, #32]
   34bf4:	str	r3, [r4]
   34bf8:	pop	{r4, r5, r6, r7, r8, pc}
   34bfc:	str	r6, [r0, #12]
   34c00:	b	34be4 <fputs@plt+0x2b4e4>
   34c04:	mov	r0, r8
   34c08:	bl	49050 <_ZdlPv@@Base>
   34c0c:	mov	r0, r4
   34c10:	bl	49050 <_ZdlPv@@Base>
   34c14:	bl	9460 <__cxa_end_cleanup@plt>
   34c18:	b	34c0c <fputs@plt+0x2b50c>
   34c1c:	andeq	pc, r4, r0, asr r9	; <UNPREDICTABLE>
   34c20:	andeq	r0, r5, r8, asr #3
   34c24:	push	{r4, r5, r6, r7, r8, lr}
   34c28:	mov	r5, r0
   34c2c:	mov	r0, #40	; 0x28
   34c30:	ldr	r7, [r5, #28]
   34c34:	bl	49000 <_Znwj@@Base>
   34c38:	ldr	r6, [r5, #12]
   34c3c:	ldr	r1, [r5, #20]
   34c40:	mov	r3, #0
   34c44:	ldr	r2, [pc, #124]	; 34cc8 <fputs@plt+0x2b5c8>
   34c48:	cmp	r6, r3
   34c4c:	ldr	r5, [r5, #36]	; 0x24
   34c50:	mov	r4, r0
   34c54:	str	r1, [r0, #20]
   34c58:	stm	r0, {r2, r3}
   34c5c:	str	r3, [r0, #8]
   34c60:	str	r3, [r0, #16]
   34c64:	str	r3, [r0, #24]
   34c68:	beq	34ca8 <fputs@plt+0x2b5a8>
   34c6c:	mov	r0, #100	; 0x64
   34c70:	bl	49000 <_Znwj@@Base>
   34c74:	mov	r1, r6
   34c78:	mov	r8, r0
   34c7c:	bl	2f268 <fputs@plt+0x25b68>
   34c80:	str	r8, [r4, #12]
   34c84:	ldr	r2, [pc, #64]	; 34ccc <fputs@plt+0x2b5cc>
   34c88:	mov	r3, #0
   34c8c:	str	r7, [r4, #28]
   34c90:	mov	r0, r4
   34c94:	str	r5, [r4, #36]	; 0x24
   34c98:	str	r2, [r4]
   34c9c:	strb	r3, [r4, #32]
   34ca0:	strb	r3, [r4, #33]	; 0x21
   34ca4:	pop	{r4, r5, r6, r7, r8, pc}
   34ca8:	str	r6, [r0, #12]
   34cac:	b	34c84 <fputs@plt+0x2b584>
   34cb0:	mov	r0, r8
   34cb4:	bl	49050 <_ZdlPv@@Base>
   34cb8:	mov	r0, r4
   34cbc:	bl	49050 <_ZdlPv@@Base>
   34cc0:	bl	9460 <__cxa_end_cleanup@plt>
   34cc4:	b	34cb8 <fputs@plt+0x2b5b8>
   34cc8:	andeq	pc, r4, r0, asr r9	; <UNPREDICTABLE>
   34ccc:	andeq	r0, r5, r8, ror #6
   34cd0:	ldr	r2, [r0, #28]
   34cd4:	ldr	r3, [r1, #28]
   34cd8:	push	{r4, r5, r6, r7, r8, lr}
   34cdc:	cmp	r2, r3
   34ce0:	mov	r5, r0
   34ce4:	mov	r4, r1
   34ce8:	beq	34cf4 <fputs@plt+0x2b5f4>
   34cec:	mov	r0, #0
   34cf0:	pop	{r4, r5, r6, r7, r8, pc}
   34cf4:	ldr	r6, [r0, #32]
   34cf8:	ldr	r7, [r1, #32]
   34cfc:	cmp	r6, #0
   34d00:	beq	34d58 <fputs@plt+0x2b658>
   34d04:	cmp	r7, #0
   34d08:	beq	34cec <fputs@plt+0x2b5ec>
   34d0c:	ldr	r3, [r6]
   34d10:	mov	r0, r6
   34d14:	ldr	r3, [r3, #188]	; 0xbc
   34d18:	blx	r3
   34d1c:	ldr	r3, [r7]
   34d20:	ldr	r3, [r3, #188]	; 0xbc
   34d24:	mov	r8, r0
   34d28:	mov	r0, r7
   34d2c:	blx	r3
   34d30:	cmp	r8, r0
   34d34:	bne	34cec <fputs@plt+0x2b5ec>
   34d38:	ldr	r3, [r6]
   34d3c:	mov	r1, r7
   34d40:	mov	r0, r6
   34d44:	ldr	r3, [r3, #184]	; 0xb8
   34d48:	blx	r3
   34d4c:	adds	r0, r0, #0
   34d50:	movne	r0, #1
   34d54:	b	34d60 <fputs@plt+0x2b660>
   34d58:	rsbs	r0, r7, #1
   34d5c:	movcc	r0, #0
   34d60:	cmp	r0, #0
   34d64:	beq	34cec <fputs@plt+0x2b5ec>
   34d68:	ldr	r5, [r5, #36]	; 0x24
   34d6c:	ldr	r4, [r4, #36]	; 0x24
   34d70:	cmp	r5, #0
   34d74:	beq	34dd8 <fputs@plt+0x2b6d8>
   34d78:	cmp	r4, #0
   34d7c:	beq	34cec <fputs@plt+0x2b5ec>
   34d80:	ldr	r3, [r5]
   34d84:	mov	r0, r5
   34d88:	ldr	r3, [r3, #188]	; 0xbc
   34d8c:	blx	r3
   34d90:	ldr	r3, [r4]
   34d94:	ldr	r3, [r3, #188]	; 0xbc
   34d98:	mov	r6, r0
   34d9c:	mov	r0, r4
   34da0:	blx	r3
   34da4:	cmp	r6, r0
   34da8:	bne	34cec <fputs@plt+0x2b5ec>
   34dac:	ldr	r3, [r5]
   34db0:	mov	r1, r4
   34db4:	mov	r0, r5
   34db8:	ldr	r3, [r3, #184]	; 0xb8
   34dbc:	blx	r3
   34dc0:	adds	r0, r0, #0
   34dc4:	movne	r0, #1
   34dc8:	cmp	r0, #0
   34dcc:	beq	34cec <fputs@plt+0x2b5ec>
   34dd0:	mov	r0, #1
   34dd4:	pop	{r4, r5, r6, r7, r8, pc}
   34dd8:	rsbs	r0, r4, #1
   34ddc:	movcc	r0, #0
   34de0:	b	34dc8 <fputs@plt+0x2b6c8>
   34de4:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   34de8:	mov	r5, r0
   34dec:	mov	r0, #40	; 0x28
   34df0:	ldr	r9, [r5, #28]
   34df4:	bl	49000 <_Znwj@@Base>
   34df8:	ldr	r6, [r5, #12]
   34dfc:	ldr	r1, [r5, #20]
   34e00:	mov	r3, #0
   34e04:	ldr	r2, [pc, #128]	; 34e8c <fputs@plt+0x2b78c>
   34e08:	cmp	r6, r3
   34e0c:	ldrb	r8, [r5, #32]
   34e10:	ldrb	r7, [r5, #33]	; 0x21
   34e14:	ldr	r5, [r5, #36]	; 0x24
   34e18:	mov	r4, r0
   34e1c:	str	r1, [r0, #20]
   34e20:	stm	r0, {r2, r3}
   34e24:	str	r3, [r0, #8]
   34e28:	str	r3, [r0, #16]
   34e2c:	str	r3, [r0, #24]
   34e30:	beq	34e6c <fputs@plt+0x2b76c>
   34e34:	mov	r0, #100	; 0x64
   34e38:	bl	49000 <_Znwj@@Base>
   34e3c:	mov	r1, r6
   34e40:	mov	sl, r0
   34e44:	bl	2f268 <fputs@plt+0x25b68>
   34e48:	str	sl, [r4, #12]
   34e4c:	ldr	r3, [pc, #60]	; 34e90 <fputs@plt+0x2b790>
   34e50:	mov	r0, r4
   34e54:	str	r9, [r4, #28]
   34e58:	strb	r8, [r4, #32]
   34e5c:	strb	r7, [r4, #33]	; 0x21
   34e60:	str	r5, [r4, #36]	; 0x24
   34e64:	str	r3, [r4]
   34e68:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   34e6c:	str	r6, [r0, #12]
   34e70:	b	34e4c <fputs@plt+0x2b74c>
   34e74:	mov	r0, sl
   34e78:	bl	49050 <_ZdlPv@@Base>
   34e7c:	mov	r0, r4
   34e80:	bl	49050 <_ZdlPv@@Base>
   34e84:	bl	9460 <__cxa_end_cleanup@plt>
   34e88:	b	34e7c <fputs@plt+0x2b77c>
   34e8c:	andeq	pc, r4, r0, asr r9	; <UNPREDICTABLE>
   34e90:	muleq	r5, r8, r2
   34e94:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   34e98:	mov	r5, r0
   34e9c:	mov	r0, #40	; 0x28
   34ea0:	ldr	r9, [r5, #28]
   34ea4:	bl	49000 <_Znwj@@Base>
   34ea8:	ldr	r6, [r5, #12]
   34eac:	ldr	r1, [r5, #20]
   34eb0:	mov	r3, #0
   34eb4:	ldr	r2, [pc, #128]	; 34f3c <fputs@plt+0x2b83c>
   34eb8:	cmp	r6, r3
   34ebc:	ldrb	r8, [r5, #32]
   34ec0:	ldrb	r7, [r5, #33]	; 0x21
   34ec4:	ldr	r5, [r5, #36]	; 0x24
   34ec8:	mov	r4, r0
   34ecc:	str	r1, [r0, #20]
   34ed0:	stm	r0, {r2, r3}
   34ed4:	str	r3, [r0, #8]
   34ed8:	str	r3, [r0, #16]
   34edc:	str	r3, [r0, #24]
   34ee0:	beq	34f1c <fputs@plt+0x2b81c>
   34ee4:	mov	r0, #100	; 0x64
   34ee8:	bl	49000 <_Znwj@@Base>
   34eec:	mov	r1, r6
   34ef0:	mov	sl, r0
   34ef4:	bl	2f268 <fputs@plt+0x25b68>
   34ef8:	str	sl, [r4, #12]
   34efc:	ldr	r3, [pc, #60]	; 34f40 <fputs@plt+0x2b840>
   34f00:	mov	r0, r4
   34f04:	str	r9, [r4, #28]
   34f08:	strb	r8, [r4, #32]
   34f0c:	strb	r7, [r4, #33]	; 0x21
   34f10:	str	r5, [r4, #36]	; 0x24
   34f14:	str	r3, [r4]
   34f18:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   34f1c:	str	r6, [r0, #12]
   34f20:	b	34efc <fputs@plt+0x2b7fc>
   34f24:	mov	r0, sl
   34f28:	bl	49050 <_ZdlPv@@Base>
   34f2c:	mov	r0, r4
   34f30:	bl	49050 <_ZdlPv@@Base>
   34f34:	bl	9460 <__cxa_end_cleanup@plt>
   34f38:	b	34f2c <fputs@plt+0x2b82c>
   34f3c:	andeq	pc, r4, r0, asr r9	; <UNPREDICTABLE>
   34f40:	andeq	pc, r4, r8, asr pc	; <UNPREDICTABLE>
   34f44:	push	{r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
   34f48:	mov	r5, r0
   34f4c:	mov	r0, #48	; 0x30
   34f50:	ldr	r8, [r5, #36]	; 0x24
   34f54:	bl	49000 <_Znwj@@Base>
   34f58:	ldr	r6, [r5, #12]
   34f5c:	ldr	r1, [r5, #20]
   34f60:	mov	r3, #0
   34f64:	ldr	r2, [pc, #136]	; 34ff4 <fputs@plt+0x2b8f4>
   34f68:	cmp	r6, r3
   34f6c:	ldr	r9, [r5, #32]
   34f70:	ldr	sl, [r5, #28]
   34f74:	ldrb	r7, [r5, #40]	; 0x28
   34f78:	ldr	r5, [r5, #44]	; 0x2c
   34f7c:	mov	r4, r0
   34f80:	str	r1, [r0, #20]
   34f84:	stm	r0, {r2, r3}
   34f88:	str	r3, [r0, #8]
   34f8c:	str	r3, [r0, #16]
   34f90:	str	r3, [r0, #24]
   34f94:	beq	34fd4 <fputs@plt+0x2b8d4>
   34f98:	mov	r0, #100	; 0x64
   34f9c:	bl	49000 <_Znwj@@Base>
   34fa0:	mov	r1, r6
   34fa4:	mov	fp, r0
   34fa8:	bl	2f268 <fputs@plt+0x25b68>
   34fac:	str	fp, [r4, #12]
   34fb0:	ldr	r3, [pc, #64]	; 34ff8 <fputs@plt+0x2b8f8>
   34fb4:	mov	r0, r4
   34fb8:	str	sl, [r4, #28]
   34fbc:	str	r9, [r4, #32]
   34fc0:	str	r8, [r4, #36]	; 0x24
   34fc4:	strb	r7, [r4, #40]	; 0x28
   34fc8:	str	r5, [r4, #44]	; 0x2c
   34fcc:	str	r3, [r4]
   34fd0:	pop	{r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
   34fd4:	str	r6, [r0, #12]
   34fd8:	b	34fb0 <fputs@plt+0x2b8b0>
   34fdc:	mov	r0, fp
   34fe0:	bl	49050 <_ZdlPv@@Base>
   34fe4:	mov	r0, r4
   34fe8:	bl	49050 <_ZdlPv@@Base>
   34fec:	bl	9460 <__cxa_end_cleanup@plt>
   34ff0:	b	34fe4 <fputs@plt+0x2b8e4>
   34ff4:	andeq	pc, r4, r0, asr r9	; <UNPREDICTABLE>
   34ff8:	andeq	r0, r5, r8, lsr r4
   34ffc:	push	{r3, r4, r5, r6, r7, r8, r9, lr}
   35000:	mov	r5, r0
   35004:	mov	r0, #48	; 0x30
   35008:	ldr	r8, [r5, #28]
   3500c:	bl	49000 <_Znwj@@Base>
   35010:	ldr	r6, [r5, #12]
   35014:	ldr	r1, [r5, #20]
   35018:	mov	r3, #0
   3501c:	ldr	r2, [pc, #136]	; 350ac <fputs@plt+0x2b9ac>
   35020:	cmp	r6, r3
   35024:	ldrb	r7, [r5, #32]
   35028:	ldr	r5, [r5, #36]	; 0x24
   3502c:	mov	r4, r0
   35030:	str	r1, [r0, #20]
   35034:	stm	r0, {r2, r3}
   35038:	str	r3, [r0, #8]
   3503c:	str	r3, [r0, #16]
   35040:	str	r3, [r0, #24]
   35044:	beq	3508c <fputs@plt+0x2b98c>
   35048:	mov	r0, #100	; 0x64
   3504c:	bl	49000 <_Znwj@@Base>
   35050:	mov	r1, r6
   35054:	mov	r9, r0
   35058:	bl	2f268 <fputs@plt+0x25b68>
   3505c:	str	r9, [r4, #12]
   35060:	ldr	r2, [pc, #72]	; 350b0 <fputs@plt+0x2b9b0>
   35064:	mov	r3, #0
   35068:	str	r8, [r4, #28]
   3506c:	mov	r0, r4
   35070:	strb	r7, [r4, #32]
   35074:	str	r5, [r4, #36]	; 0x24
   35078:	str	r2, [r4]
   3507c:	strb	r3, [r4, #33]	; 0x21
   35080:	str	r3, [r4, #40]	; 0x28
   35084:	strb	r3, [r4, #44]	; 0x2c
   35088:	pop	{r3, r4, r5, r6, r7, r8, r9, pc}
   3508c:	str	r6, [r0, #12]
   35090:	b	35060 <fputs@plt+0x2b960>
   35094:	mov	r0, r9
   35098:	bl	49050 <_ZdlPv@@Base>
   3509c:	mov	r0, r4
   350a0:	bl	49050 <_ZdlPv@@Base>
   350a4:	bl	9460 <__cxa_end_cleanup@plt>
   350a8:	b	3509c <fputs@plt+0x2b99c>
   350ac:	andeq	pc, r4, r0, asr r9	; <UNPREDICTABLE>
   350b0:	ldrdeq	r0, [r5], -r8
   350b4:	push	{r4, r5, r6, r7, r8, lr}
   350b8:	mov	r5, r0
   350bc:	ldr	r0, [r0, #32]
   350c0:	ldr	r7, [r5, #28]
   350c4:	cmp	r0, #0
   350c8:	moveq	r8, r0
   350cc:	beq	350e0 <fputs@plt+0x2b9e0>
   350d0:	ldr	r3, [r0]
   350d4:	ldr	r3, [r3, #8]
   350d8:	blx	r3
   350dc:	mov	r8, r0
   350e0:	mov	r0, #36	; 0x24
   350e4:	bl	49000 <_Znwj@@Base>
   350e8:	ldr	r6, [r5, #12]
   350ec:	ldr	r1, [r5, #20]
   350f0:	mov	r3, #0
   350f4:	ldr	r2, [pc, #112]	; 3516c <fputs@plt+0x2ba6c>
   350f8:	cmp	r6, r3
   350fc:	mov	r4, r0
   35100:	str	r3, [r0, #4]
   35104:	str	r1, [r0, #20]
   35108:	str	r2, [r0]
   3510c:	str	r3, [r0, #8]
   35110:	str	r3, [r0, #16]
   35114:	str	r3, [r0, #24]
   35118:	beq	3514c <fputs@plt+0x2ba4c>
   3511c:	mov	r0, #100	; 0x64
   35120:	bl	49000 <_Znwj@@Base>
   35124:	mov	r1, r6
   35128:	mov	r5, r0
   3512c:	bl	2f268 <fputs@plt+0x25b68>
   35130:	str	r5, [r4, #12]
   35134:	ldr	r3, [pc, #52]	; 35170 <fputs@plt+0x2ba70>
   35138:	mov	r0, r4
   3513c:	str	r7, [r4, #28]
   35140:	str	r8, [r4, #32]
   35144:	str	r3, [r4]
   35148:	pop	{r4, r5, r6, r7, r8, pc}
   3514c:	str	r6, [r0, #12]
   35150:	b	35134 <fputs@plt+0x2ba34>
   35154:	mov	r0, r5
   35158:	bl	49050 <_ZdlPv@@Base>
   3515c:	mov	r0, r4
   35160:	bl	49050 <_ZdlPv@@Base>
   35164:	bl	9460 <__cxa_end_cleanup@plt>
   35168:	b	3515c <fputs@plt+0x2ba5c>
   3516c:	andeq	pc, r4, r0, asr r9	; <UNPREDICTABLE>
   35170:	andeq	r0, r5, r8, lsr #13
   35174:	push	{r4, r5, r6, r7, r8, lr}
   35178:	mov	r5, r0
   3517c:	ldr	r0, [r0, #32]
   35180:	ldr	r7, [r5, #28]
   35184:	cmp	r0, #0
   35188:	moveq	r8, r0
   3518c:	beq	351a0 <fputs@plt+0x2baa0>
   35190:	ldr	r3, [r0]
   35194:	ldr	r3, [r3, #8]
   35198:	blx	r3
   3519c:	mov	r8, r0
   351a0:	mov	r0, #36	; 0x24
   351a4:	bl	49000 <_Znwj@@Base>
   351a8:	ldr	r6, [r5, #12]
   351ac:	ldr	r1, [r5, #20]
   351b0:	mov	r3, #0
   351b4:	ldr	r2, [pc, #112]	; 3522c <fputs@plt+0x2bb2c>
   351b8:	cmp	r6, r3
   351bc:	mov	r4, r0
   351c0:	str	r3, [r0, #4]
   351c4:	str	r1, [r0, #20]
   351c8:	str	r2, [r0]
   351cc:	str	r3, [r0, #8]
   351d0:	str	r3, [r0, #16]
   351d4:	str	r3, [r0, #24]
   351d8:	beq	3520c <fputs@plt+0x2bb0c>
   351dc:	mov	r0, #100	; 0x64
   351e0:	bl	49000 <_Znwj@@Base>
   351e4:	mov	r1, r6
   351e8:	mov	r5, r0
   351ec:	bl	2f268 <fputs@plt+0x25b68>
   351f0:	str	r5, [r4, #12]
   351f4:	ldr	r3, [pc, #52]	; 35230 <fputs@plt+0x2bb30>
   351f8:	mov	r0, r4
   351fc:	str	r7, [r4, #28]
   35200:	str	r8, [r4, #32]
   35204:	str	r3, [r4]
   35208:	pop	{r4, r5, r6, r7, r8, pc}
   3520c:	str	r6, [r0, #12]
   35210:	b	351f4 <fputs@plt+0x2baf4>
   35214:	mov	r0, r5
   35218:	bl	49050 <_ZdlPv@@Base>
   3521c:	mov	r0, r4
   35220:	bl	49050 <_ZdlPv@@Base>
   35224:	bl	9460 <__cxa_end_cleanup@plt>
   35228:	b	3521c <fputs@plt+0x2bb1c>
   3522c:	andeq	pc, r4, r0, asr r9	; <UNPREDICTABLE>
   35230:	andeq	r0, r5, r8, ror r7
   35234:	push	{r3, r4, r5, r6, r7, lr}
   35238:	mov	r5, r0
   3523c:	mov	r0, #36	; 0x24
   35240:	bl	49000 <_Znwj@@Base>
   35244:	ldr	r6, [r5, #12]
   35248:	ldr	r1, [r5, #20]
   3524c:	mov	r3, #0
   35250:	ldr	r2, [pc, #152]	; 352f0 <fputs@plt+0x2bbf0>
   35254:	cmp	r6, r3
   35258:	mov	r4, r0
   3525c:	str	r3, [r0, #4]
   35260:	str	r1, [r0, #20]
   35264:	str	r2, [r0]
   35268:	str	r3, [r0, #8]
   3526c:	str	r3, [r0, #16]
   35270:	str	r3, [r0, #24]
   35274:	beq	352d0 <fputs@plt+0x2bbd0>
   35278:	mov	r0, #100	; 0x64
   3527c:	bl	49000 <_Znwj@@Base>
   35280:	mov	r1, r6
   35284:	mov	r7, r0
   35288:	bl	2f268 <fputs@plt+0x25b68>
   3528c:	str	r7, [r4, #12]
   35290:	mov	r3, #0
   35294:	str	r3, [r4, #28]
   35298:	ldr	r0, [r5, #28]
   3529c:	ldr	r2, [pc, #80]	; 352f4 <fputs@plt+0x2bbf4>
   352a0:	cmp	r0, r3
   352a4:	str	r3, [r4, #32]
   352a8:	str	r2, [r4]
   352ac:	beq	352c8 <fputs@plt+0x2bbc8>
   352b0:	ldr	r3, [r0]
   352b4:	ldr	r3, [r3, #8]
   352b8:	blx	r3
   352bc:	ldr	r3, [r5, #32]
   352c0:	str	r3, [r4, #32]
   352c4:	str	r0, [r4, #28]
   352c8:	mov	r0, r4
   352cc:	pop	{r3, r4, r5, r6, r7, pc}
   352d0:	str	r6, [r0, #12]
   352d4:	b	35290 <fputs@plt+0x2bb90>
   352d8:	mov	r0, r7
   352dc:	bl	49050 <_ZdlPv@@Base>
   352e0:	mov	r0, r4
   352e4:	bl	49050 <_ZdlPv@@Base>
   352e8:	bl	9460 <__cxa_end_cleanup@plt>
   352ec:	b	352e0 <fputs@plt+0x2bbe0>
   352f0:	andeq	pc, r4, r0, asr r9	; <UNPREDICTABLE>
   352f4:	andeq	r0, r5, r8, asr #16
   352f8:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   352fc:	mov	r5, r0
   35300:	ldr	r0, [r0, #28]
   35304:	ldr	r3, [r0]
   35308:	ldr	r3, [r3, #8]
   3530c:	blx	r3
   35310:	mov	r9, r0
   35314:	mov	r0, #40	; 0x28
   35318:	bl	49000 <_Znwj@@Base>
   3531c:	ldr	r6, [r5, #12]
   35320:	ldr	r1, [r5, #20]
   35324:	mov	r3, #0
   35328:	ldr	r2, [pc, #128]	; 353b0 <fputs@plt+0x2bcb0>
   3532c:	cmp	r6, r3
   35330:	ldrb	r8, [r5, #32]
   35334:	ldrb	r7, [r5, #33]	; 0x21
   35338:	ldr	r5, [r5, #36]	; 0x24
   3533c:	mov	r4, r0
   35340:	str	r1, [r0, #20]
   35344:	stm	r0, {r2, r3}
   35348:	str	r3, [r0, #8]
   3534c:	str	r3, [r0, #16]
   35350:	str	r3, [r0, #24]
   35354:	beq	35390 <fputs@plt+0x2bc90>
   35358:	mov	r0, #100	; 0x64
   3535c:	bl	49000 <_Znwj@@Base>
   35360:	mov	r1, r6
   35364:	mov	sl, r0
   35368:	bl	2f268 <fputs@plt+0x25b68>
   3536c:	str	sl, [r4, #12]
   35370:	ldr	r3, [pc, #60]	; 353b4 <fputs@plt+0x2bcb4>
   35374:	mov	r0, r4
   35378:	str	r9, [r4, #28]
   3537c:	strb	r8, [r4, #32]
   35380:	strb	r7, [r4, #33]	; 0x21
   35384:	str	r5, [r4, #36]	; 0x24
   35388:	str	r3, [r4]
   3538c:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   35390:	str	r6, [r0, #12]
   35394:	b	35370 <fputs@plt+0x2bc70>
   35398:	mov	r0, sl
   3539c:	bl	49050 <_ZdlPv@@Base>
   353a0:	mov	r0, r4
   353a4:	bl	49050 <_ZdlPv@@Base>
   353a8:	bl	9460 <__cxa_end_cleanup@plt>
   353ac:	b	353a0 <fputs@plt+0x2bca0>
   353b0:	andeq	pc, r4, r0, asr r9	; <UNPREDICTABLE>
   353b4:	andeq	r0, r5, r8, lsl r9
   353b8:	push	{r3, r4, r5, r6, r7, r8, r9, lr}
   353bc:	mov	r5, r0
   353c0:	ldr	r0, [r0, #32]
   353c4:	ldr	r8, [r5, #28]
   353c8:	ldr	r3, [r0]
   353cc:	ldr	r3, [r3, #8]
   353d0:	blx	r3
   353d4:	mov	r9, r0
   353d8:	ldr	r0, [r5, #36]	; 0x24
   353dc:	ldr	r2, [r0]
   353e0:	ldr	r3, [r2, #8]
   353e4:	blx	r3
   353e8:	mov	r7, r0
   353ec:	mov	r0, #40	; 0x28
   353f0:	bl	49000 <_Znwj@@Base>
   353f4:	ldr	r6, [r5, #12]
   353f8:	ldr	r1, [r5, #20]
   353fc:	mov	r3, #0
   35400:	ldr	r2, [pc, #116]	; 3547c <fputs@plt+0x2bd7c>
   35404:	cmp	r6, r3
   35408:	mov	r4, r0
   3540c:	str	r3, [r0, #4]
   35410:	str	r1, [r0, #20]
   35414:	str	r2, [r0]
   35418:	str	r3, [r0, #8]
   3541c:	str	r3, [r0, #16]
   35420:	str	r3, [r0, #24]
   35424:	beq	3545c <fputs@plt+0x2bd5c>
   35428:	mov	r0, #100	; 0x64
   3542c:	bl	49000 <_Znwj@@Base>
   35430:	mov	r1, r6
   35434:	mov	r5, r0
   35438:	bl	2f268 <fputs@plt+0x25b68>
   3543c:	str	r5, [r4, #12]
   35440:	ldr	r3, [pc, #56]	; 35480 <fputs@plt+0x2bd80>
   35444:	mov	r0, r4
   35448:	str	r8, [r4, #28]
   3544c:	str	r9, [r4, #32]
   35450:	str	r7, [r4, #36]	; 0x24
   35454:	str	r3, [r4]
   35458:	pop	{r3, r4, r5, r6, r7, r8, r9, pc}
   3545c:	str	r6, [r0, #12]
   35460:	b	35440 <fputs@plt+0x2bd40>
   35464:	mov	r0, r5
   35468:	bl	49050 <_ZdlPv@@Base>
   3546c:	mov	r0, r4
   35470:	bl	49050 <_ZdlPv@@Base>
   35474:	bl	9460 <__cxa_end_cleanup@plt>
   35478:	b	3546c <fputs@plt+0x2bd6c>
   3547c:	andeq	pc, r4, r0, asr r9	; <UNPREDICTABLE>
   35480:	andeq	r0, r5, r8, ror #19
   35484:	ldr	r3, [r0, #28]
   35488:	push	{r4, r5, r6, r7, r8, lr}
   3548c:	cmp	r3, #0
   35490:	mov	r5, r0
   35494:	mov	r7, r1
   35498:	mov	r8, r2
   3549c:	beq	35548 <fputs@plt+0x2be48>
   354a0:	mov	r0, #36	; 0x24
   354a4:	bl	49000 <_Znwj@@Base>
   354a8:	ldr	r6, [r5, #12]
   354ac:	ldr	r1, [r5, #20]
   354b0:	mov	r3, #0
   354b4:	ldr	r2, [pc, #172]	; 35568 <fputs@plt+0x2be68>
   354b8:	cmp	r6, r3
   354bc:	mov	r4, r0
   354c0:	str	r7, [r0, #4]
   354c4:	str	r1, [r0, #20]
   354c8:	str	r2, [r0]
   354cc:	str	r3, [r0, #8]
   354d0:	str	r3, [r0, #16]
   354d4:	str	r3, [r0, #24]
   354d8:	beq	35540 <fputs@plt+0x2be40>
   354dc:	mov	r0, #100	; 0x64
   354e0:	bl	49000 <_Znwj@@Base>
   354e4:	mov	r1, r6
   354e8:	mov	r7, r0
   354ec:	bl	2f268 <fputs@plt+0x25b68>
   354f0:	str	r7, [r4, #12]
   354f4:	mov	r6, #0
   354f8:	ldr	r3, [pc, #108]	; 3556c <fputs@plt+0x2be6c>
   354fc:	str	r6, [r4, #28]
   35500:	mov	r1, r4
   35504:	ldr	r0, [r5, #28]
   35508:	mov	r2, r8
   3550c:	str	r3, [r4]
   35510:	str	r6, [r4, #32]
   35514:	ldr	r3, [r0]
   35518:	ldr	r3, [r3, #88]	; 0x58
   3551c:	blx	r3
   35520:	ldr	r3, [r5]
   35524:	str	r6, [r5, #28]
   35528:	ldr	r3, [r3, #4]
   3552c:	mov	r4, r0
   35530:	mov	r0, r5
   35534:	blx	r3
   35538:	mov	r0, r4
   3553c:	pop	{r4, r5, r6, r7, r8, pc}
   35540:	str	r6, [r0, #12]
   35544:	b	354f4 <fputs@plt+0x2bdf4>
   35548:	str	r1, [r5, #4]
   3554c:	pop	{r4, r5, r6, r7, r8, pc}
   35550:	mov	r0, r4
   35554:	bl	49050 <_ZdlPv@@Base>
   35558:	bl	9460 <__cxa_end_cleanup@plt>
   3555c:	mov	r0, r7
   35560:	bl	49050 <_ZdlPv@@Base>
   35564:	b	35550 <fputs@plt+0x2be50>
   35568:	andeq	pc, r4, r0, asr r9	; <UNPREDICTABLE>
   3556c:	andeq	r0, r5, r8, asr #16
   35570:	push	{r4, r5, r6, r7, r8, lr}
   35574:	mov	r7, r0
   35578:	ldr	r4, [r0, #48]	; 0x30
   3557c:	mov	r6, r1
   35580:	ldr	r5, [r1, #48]	; 0x30
   35584:	cmp	r4, #0
   35588:	beq	355c8 <fputs@plt+0x2bec8>
   3558c:	cmp	r5, #0
   35590:	beq	355c0 <fputs@plt+0x2bec0>
   35594:	ldr	r3, [r4]
   35598:	mov	r0, r4
   3559c:	ldr	r3, [r3, #188]	; 0xbc
   355a0:	blx	r3
   355a4:	ldr	r3, [r5]
   355a8:	ldr	r3, [r3, #188]	; 0xbc
   355ac:	mov	r8, r0
   355b0:	mov	r0, r5
   355b4:	blx	r3
   355b8:	cmp	r8, r0
   355bc:	beq	35694 <fputs@plt+0x2bf94>
   355c0:	mov	r0, #0
   355c4:	pop	{r4, r5, r6, r7, r8, pc}
   355c8:	rsbs	r0, r5, #1
   355cc:	movcc	r0, #0
   355d0:	cmp	r0, #0
   355d4:	beq	355c0 <fputs@plt+0x2bec0>
   355d8:	ldr	r4, [r7, #52]	; 0x34
   355dc:	ldr	r5, [r6, #52]	; 0x34
   355e0:	cmp	r4, #0
   355e4:	beq	3563c <fputs@plt+0x2bf3c>
   355e8:	cmp	r5, #0
   355ec:	beq	355c0 <fputs@plt+0x2bec0>
   355f0:	ldr	r3, [r4]
   355f4:	mov	r0, r4
   355f8:	ldr	r3, [r3, #188]	; 0xbc
   355fc:	blx	r3
   35600:	ldr	r3, [r5]
   35604:	ldr	r3, [r3, #188]	; 0xbc
   35608:	mov	r8, r0
   3560c:	mov	r0, r5
   35610:	blx	r3
   35614:	cmp	r8, r0
   35618:	bne	355c0 <fputs@plt+0x2bec0>
   3561c:	ldr	r3, [r4]
   35620:	mov	r1, r5
   35624:	mov	r0, r4
   35628:	ldr	r3, [r3, #184]	; 0xb8
   3562c:	blx	r3
   35630:	adds	r0, r0, #0
   35634:	movne	r0, #1
   35638:	b	35644 <fputs@plt+0x2bf44>
   3563c:	rsbs	r0, r5, #1
   35640:	movcc	r0, #0
   35644:	cmp	r0, #0
   35648:	beq	355c0 <fputs@plt+0x2bec0>
   3564c:	ldr	r2, [r7, #28]
   35650:	ldr	r3, [r6, #28]
   35654:	cmp	r2, r3
   35658:	bne	355c0 <fputs@plt+0x2bec0>
   3565c:	ldr	r2, [r7, #32]
   35660:	ldr	r3, [r6, #32]
   35664:	cmp	r2, r3
   35668:	bne	355c0 <fputs@plt+0x2bec0>
   3566c:	ldr	r2, [r7, #36]	; 0x24
   35670:	ldr	r3, [r6, #36]	; 0x24
   35674:	cmp	r2, r3
   35678:	bne	355c0 <fputs@plt+0x2bec0>
   3567c:	ldr	r0, [r7, #40]	; 0x28
   35680:	ldr	r3, [r6, #40]	; 0x28
   35684:	subs	r3, r0, r3
   35688:	rsbs	r0, r3, #0
   3568c:	adcs	r0, r0, r3
   35690:	pop	{r4, r5, r6, r7, r8, pc}
   35694:	ldr	r3, [r4]
   35698:	mov	r1, r5
   3569c:	mov	r0, r4
   356a0:	ldr	r3, [r3, #184]	; 0xb8
   356a4:	blx	r3
   356a8:	adds	r0, r0, #0
   356ac:	movne	r0, #1
   356b0:	b	355d0 <fputs@plt+0x2bed0>
   356b4:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   356b8:	mov	r8, r0
   356bc:	ldr	r0, [r0, #48]	; 0x30
   356c0:	sub	sp, sp, #12
   356c4:	ldr	r2, [r8, #44]	; 0x2c
   356c8:	ldr	r3, [r0]
   356cc:	str	r2, [sp]
   356d0:	ldr	r3, [r3, #8]
   356d4:	blx	r3
   356d8:	mov	r7, r0
   356dc:	ldr	r0, [r8, #52]	; 0x34
   356e0:	ldr	r3, [r0]
   356e4:	ldr	r3, [r3, #8]
   356e8:	blx	r3
   356ec:	mov	r6, r0
   356f0:	mov	r0, #56	; 0x38
   356f4:	bl	958c <_Znaj@plt>
   356f8:	ldr	r5, [r8, #12]
   356fc:	ldr	r1, [r8, #20]
   35700:	mov	r3, #0
   35704:	ldr	r2, [pc, #156]	; 357a8 <fputs@plt+0x2c0a8>
   35708:	cmp	r5, r3
   3570c:	ldr	fp, [r8, #28]
   35710:	ldr	sl, [r8, #32]
   35714:	ldr	r9, [r8, #36]	; 0x24
   35718:	ldr	r8, [r8, #40]	; 0x28
   3571c:	mov	r4, r0
   35720:	str	r1, [r0, #20]
   35724:	stm	r0, {r2, r3}
   35728:	str	r3, [r0, #8]
   3572c:	str	r3, [r0, #16]
   35730:	str	r3, [r0, #24]
   35734:	beq	35788 <fputs@plt+0x2c088>
   35738:	mov	r0, #100	; 0x64
   3573c:	bl	49000 <_Znwj@@Base>
   35740:	mov	r1, r5
   35744:	str	r0, [sp, #4]
   35748:	bl	2f268 <fputs@plt+0x25b68>
   3574c:	ldr	r3, [sp, #4]
   35750:	str	r3, [r4, #12]
   35754:	ldr	r3, [pc, #80]	; 357ac <fputs@plt+0x2c0ac>
   35758:	mov	r0, r4
   3575c:	ldr	r2, [sp]
   35760:	str	fp, [r4, #28]
   35764:	str	sl, [r4, #32]
   35768:	str	r9, [r4, #36]	; 0x24
   3576c:	str	r8, [r4, #40]	; 0x28
   35770:	str	r2, [r4, #44]	; 0x2c
   35774:	str	r7, [r4, #48]	; 0x30
   35778:	str	r6, [r4, #52]	; 0x34
   3577c:	str	r3, [r4]
   35780:	add	sp, sp, #12
   35784:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   35788:	str	r5, [r0, #12]
   3578c:	b	35754 <fputs@plt+0x2c054>
   35790:	ldr	r0, [sp, #4]
   35794:	bl	49050 <_ZdlPv@@Base>
   35798:	mov	r0, r4
   3579c:	bl	961c <_ZdaPv@plt>
   357a0:	bl	9460 <__cxa_end_cleanup@plt>
   357a4:	b	35798 <fputs@plt+0x2c098>
   357a8:	andeq	pc, r4, r0, asr r9	; <UNPREDICTABLE>
   357ac:	andeq	r0, r5, r8, asr ip
   357b0:	push	{r4, r5, r6, lr}
   357b4:	ldrb	r2, [r0, #32]
   357b8:	ldrb	r3, [r1, #32]
   357bc:	cmp	r2, r3
   357c0:	beq	357cc <fputs@plt+0x2c0cc>
   357c4:	mov	r0, #0
   357c8:	pop	{r4, r5, r6, pc}
   357cc:	ldr	r2, [r0, #36]	; 0x24
   357d0:	ldr	r3, [r1, #36]	; 0x24
   357d4:	cmp	r2, r3
   357d8:	bne	357c4 <fputs@plt+0x2c0c4>
   357dc:	ldr	r4, [r0, #28]
   357e0:	ldr	r5, [r1, #28]
   357e4:	cmp	r4, #0
   357e8:	beq	3584c <fputs@plt+0x2c14c>
   357ec:	cmp	r5, #0
   357f0:	beq	357c4 <fputs@plt+0x2c0c4>
   357f4:	ldr	r3, [r4]
   357f8:	mov	r0, r4
   357fc:	ldr	r3, [r3, #188]	; 0xbc
   35800:	blx	r3
   35804:	ldr	r3, [r5]
   35808:	ldr	r3, [r3, #188]	; 0xbc
   3580c:	mov	r6, r0
   35810:	mov	r0, r5
   35814:	blx	r3
   35818:	cmp	r6, r0
   3581c:	bne	357c4 <fputs@plt+0x2c0c4>
   35820:	ldr	r3, [r4]
   35824:	mov	r1, r5
   35828:	mov	r0, r4
   3582c:	ldr	r3, [r3, #184]	; 0xb8
   35830:	blx	r3
   35834:	adds	r0, r0, #0
   35838:	movne	r0, #1
   3583c:	cmp	r0, #0
   35840:	beq	357c4 <fputs@plt+0x2c0c4>
   35844:	mov	r0, #1
   35848:	pop	{r4, r5, r6, pc}
   3584c:	rsbs	r0, r5, #1
   35850:	movcc	r0, #0
   35854:	b	3583c <fputs@plt+0x2c13c>
   35858:	push	{r3, r4, r5, lr}
   3585c:	mov	r4, r0
   35860:	ldr	r0, [r0, #48]	; 0x30
   35864:	ldr	r3, [pc, #84]	; 358c0 <fputs@plt+0x2c1c0>
   35868:	cmp	r0, #0
   3586c:	str	r3, [r4]
   35870:	beq	35878 <fputs@plt+0x2c178>
   35874:	bl	961c <_ZdaPv@plt>
   35878:	ldr	r5, [r4, #12]
   3587c:	ldr	r3, [pc, #64]	; 358c4 <fputs@plt+0x2c1c4>
   35880:	cmp	r5, #0
   35884:	str	r3, [r4]
   35888:	beq	3589c <fputs@plt+0x2c19c>
   3588c:	mov	r0, r5
   35890:	bl	2f394 <fputs@plt+0x25c94>
   35894:	mov	r0, r5
   35898:	bl	49050 <_ZdlPv@@Base>
   3589c:	ldr	r5, [r4, #16]
   358a0:	cmp	r5, #0
   358a4:	beq	358b8 <fputs@plt+0x2c1b8>
   358a8:	mov	r0, r5
   358ac:	bl	2f394 <fputs@plt+0x25c94>
   358b0:	mov	r0, r5
   358b4:	bl	49050 <_ZdlPv@@Base>
   358b8:	mov	r0, r4
   358bc:	pop	{r3, r4, r5, pc}
   358c0:	strdeq	r0, [r5], -r8
   358c4:	andeq	pc, r4, r0, asr r9	; <UNPREDICTABLE>
   358c8:	push	{r4, lr}
   358cc:	mov	r4, r0
   358d0:	bl	35858 <fputs@plt+0x2c158>
   358d4:	mov	r0, r4
   358d8:	bl	49050 <_ZdlPv@@Base>
   358dc:	mov	r0, r4
   358e0:	pop	{r4, pc}
   358e4:	push	{r3, r4, r5, lr}
   358e8:	mov	r4, r0
   358ec:	ldr	r0, [r0, #32]
   358f0:	ldr	r3, [pc, #104]	; 35960 <fputs@plt+0x2c260>
   358f4:	cmp	r0, #0
   358f8:	str	r3, [r4]
   358fc:	beq	3590c <fputs@plt+0x2c20c>
   35900:	ldr	r3, [r0]
   35904:	ldr	r3, [r3, #4]
   35908:	blx	r3
   3590c:	ldr	r5, [r4, #12]
   35910:	ldr	r3, [pc, #76]	; 35964 <fputs@plt+0x2c264>
   35914:	cmp	r5, #0
   35918:	str	r3, [r4]
   3591c:	beq	35930 <fputs@plt+0x2c230>
   35920:	mov	r0, r5
   35924:	bl	2f394 <fputs@plt+0x25c94>
   35928:	mov	r0, r5
   3592c:	bl	49050 <_ZdlPv@@Base>
   35930:	ldr	r5, [r4, #16]
   35934:	cmp	r5, #0
   35938:	beq	3594c <fputs@plt+0x2c24c>
   3593c:	mov	r0, r5
   35940:	bl	2f394 <fputs@plt+0x25c94>
   35944:	mov	r0, r5
   35948:	bl	49050 <_ZdlPv@@Base>
   3594c:	mov	r0, r4
   35950:	pop	{r3, r4, r5, pc}
   35954:	mov	r0, r4
   35958:	bl	2e354 <fputs@plt+0x24c54>
   3595c:	bl	9460 <__cxa_end_cleanup@plt>
   35960:	andeq	r0, r5, r8, lsr #13
   35964:	andeq	pc, r4, r0, asr r9	; <UNPREDICTABLE>
   35968:	push	{r4, lr}
   3596c:	mov	r4, r0
   35970:	bl	358e4 <fputs@plt+0x2c1e4>
   35974:	mov	r0, r4
   35978:	bl	49050 <_ZdlPv@@Base>
   3597c:	mov	r0, r4
   35980:	pop	{r4, pc}
   35984:	push	{r3, r4, r5, lr}
   35988:	mov	r4, r0
   3598c:	ldr	r0, [r0, #32]
   35990:	ldr	r3, [pc, #104]	; 35a00 <fputs@plt+0x2c300>
   35994:	cmp	r0, #0
   35998:	str	r3, [r4]
   3599c:	beq	359ac <fputs@plt+0x2c2ac>
   359a0:	ldr	r3, [r0]
   359a4:	ldr	r3, [r3, #4]
   359a8:	blx	r3
   359ac:	ldr	r5, [r4, #12]
   359b0:	ldr	r3, [pc, #76]	; 35a04 <fputs@plt+0x2c304>
   359b4:	cmp	r5, #0
   359b8:	str	r3, [r4]
   359bc:	beq	359d0 <fputs@plt+0x2c2d0>
   359c0:	mov	r0, r5
   359c4:	bl	2f394 <fputs@plt+0x25c94>
   359c8:	mov	r0, r5
   359cc:	bl	49050 <_ZdlPv@@Base>
   359d0:	ldr	r5, [r4, #16]
   359d4:	cmp	r5, #0
   359d8:	beq	359ec <fputs@plt+0x2c2ec>
   359dc:	mov	r0, r5
   359e0:	bl	2f394 <fputs@plt+0x25c94>
   359e4:	mov	r0, r5
   359e8:	bl	49050 <_ZdlPv@@Base>
   359ec:	mov	r0, r4
   359f0:	pop	{r3, r4, r5, pc}
   359f4:	mov	r0, r4
   359f8:	bl	2e354 <fputs@plt+0x24c54>
   359fc:	bl	9460 <__cxa_end_cleanup@plt>
   35a00:	andeq	r0, r5, r8, ror r7
   35a04:	andeq	pc, r4, r0, asr r9	; <UNPREDICTABLE>
   35a08:	push	{r4, lr}
   35a0c:	mov	r4, r0
   35a10:	bl	35984 <fputs@plt+0x2c284>
   35a14:	mov	r0, r4
   35a18:	bl	49050 <_ZdlPv@@Base>
   35a1c:	mov	r0, r4
   35a20:	pop	{r4, pc}
   35a24:	push	{r3, r4, r5, lr}
   35a28:	mov	r4, r0
   35a2c:	ldr	r0, [r0, #28]
   35a30:	ldr	r3, [pc, #104]	; 35aa0 <fputs@plt+0x2c3a0>
   35a34:	cmp	r0, #0
   35a38:	str	r3, [r4]
   35a3c:	beq	35a4c <fputs@plt+0x2c34c>
   35a40:	ldr	r3, [r0]
   35a44:	ldr	r3, [r3, #4]
   35a48:	blx	r3
   35a4c:	ldr	r5, [r4, #12]
   35a50:	ldr	r3, [pc, #76]	; 35aa4 <fputs@plt+0x2c3a4>
   35a54:	cmp	r5, #0
   35a58:	str	r3, [r4]
   35a5c:	beq	35a70 <fputs@plt+0x2c370>
   35a60:	mov	r0, r5
   35a64:	bl	2f394 <fputs@plt+0x25c94>
   35a68:	mov	r0, r5
   35a6c:	bl	49050 <_ZdlPv@@Base>
   35a70:	ldr	r5, [r4, #16]
   35a74:	cmp	r5, #0
   35a78:	beq	35a8c <fputs@plt+0x2c38c>
   35a7c:	mov	r0, r5
   35a80:	bl	2f394 <fputs@plt+0x25c94>
   35a84:	mov	r0, r5
   35a88:	bl	49050 <_ZdlPv@@Base>
   35a8c:	mov	r0, r4
   35a90:	pop	{r3, r4, r5, pc}
   35a94:	mov	r0, r4
   35a98:	bl	2e354 <fputs@plt+0x24c54>
   35a9c:	bl	9460 <__cxa_end_cleanup@plt>
   35aa0:	andeq	r0, r5, r8, asr #29
   35aa4:	andeq	pc, r4, r0, asr r9	; <UNPREDICTABLE>
   35aa8:	push	{r4, lr}
   35aac:	mov	r4, r0
   35ab0:	bl	35a24 <fputs@plt+0x2c324>
   35ab4:	mov	r0, r4
   35ab8:	bl	49050 <_ZdlPv@@Base>
   35abc:	mov	r0, r4
   35ac0:	pop	{r4, pc}
   35ac4:	push	{r3, r4, r5, lr}
   35ac8:	mov	r4, r0
   35acc:	ldr	r0, [r0, #28]
   35ad0:	ldr	r3, [pc, #104]	; 35b40 <fputs@plt+0x2c440>
   35ad4:	cmp	r0, #0
   35ad8:	str	r3, [r4]
   35adc:	beq	35aec <fputs@plt+0x2c3ec>
   35ae0:	ldr	r3, [r0]
   35ae4:	ldr	r3, [r3, #4]
   35ae8:	blx	r3
   35aec:	ldr	r5, [r4, #12]
   35af0:	ldr	r3, [pc, #76]	; 35b44 <fputs@plt+0x2c444>
   35af4:	cmp	r5, #0
   35af8:	str	r3, [r4]
   35afc:	beq	35b10 <fputs@plt+0x2c410>
   35b00:	mov	r0, r5
   35b04:	bl	2f394 <fputs@plt+0x25c94>
   35b08:	mov	r0, r5
   35b0c:	bl	49050 <_ZdlPv@@Base>
   35b10:	ldr	r5, [r4, #16]
   35b14:	cmp	r5, #0
   35b18:	beq	35b2c <fputs@plt+0x2c42c>
   35b1c:	mov	r0, r5
   35b20:	bl	2f394 <fputs@plt+0x25c94>
   35b24:	mov	r0, r5
   35b28:	bl	49050 <_ZdlPv@@Base>
   35b2c:	mov	r0, r4
   35b30:	pop	{r3, r4, r5, pc}
   35b34:	mov	r0, r4
   35b38:	bl	2e354 <fputs@plt+0x24c54>
   35b3c:	bl	9460 <__cxa_end_cleanup@plt>
   35b40:	andeq	r0, r5, r8, asr #16
   35b44:	andeq	pc, r4, r0, asr r9	; <UNPREDICTABLE>
   35b48:	push	{r4, lr}
   35b4c:	mov	r4, r0
   35b50:	bl	35ac4 <fputs@plt+0x2c3c4>
   35b54:	mov	r0, r4
   35b58:	bl	49050 <_ZdlPv@@Base>
   35b5c:	mov	r0, r4
   35b60:	pop	{r4, pc}
   35b64:	push	{r3, r4, r5, lr}
   35b68:	mov	r4, r0
   35b6c:	ldr	r0, [r0, #28]
   35b70:	ldr	r3, [pc, #104]	; 35be0 <fputs@plt+0x2c4e0>
   35b74:	cmp	r0, #0
   35b78:	str	r3, [r4]
   35b7c:	beq	35b8c <fputs@plt+0x2c48c>
   35b80:	ldr	r3, [r0]
   35b84:	ldr	r3, [r3, #4]
   35b88:	blx	r3
   35b8c:	ldr	r5, [r4, #12]
   35b90:	ldr	r3, [pc, #76]	; 35be4 <fputs@plt+0x2c4e4>
   35b94:	cmp	r5, #0
   35b98:	str	r3, [r4]
   35b9c:	beq	35bb0 <fputs@plt+0x2c4b0>
   35ba0:	mov	r0, r5
   35ba4:	bl	2f394 <fputs@plt+0x25c94>
   35ba8:	mov	r0, r5
   35bac:	bl	49050 <_ZdlPv@@Base>
   35bb0:	ldr	r5, [r4, #16]
   35bb4:	cmp	r5, #0
   35bb8:	beq	35bcc <fputs@plt+0x2c4cc>
   35bbc:	mov	r0, r5
   35bc0:	bl	2f394 <fputs@plt+0x25c94>
   35bc4:	mov	r0, r5
   35bc8:	bl	49050 <_ZdlPv@@Base>
   35bcc:	mov	r0, r4
   35bd0:	pop	{r3, r4, r5, pc}
   35bd4:	mov	r0, r4
   35bd8:	bl	2e354 <fputs@plt+0x24c54>
   35bdc:	bl	9460 <__cxa_end_cleanup@plt>
   35be0:	andeq	r0, r5, r8, lsl r9
   35be4:	andeq	pc, r4, r0, asr r9	; <UNPREDICTABLE>
   35be8:	push	{r4, lr}
   35bec:	mov	r4, r0
   35bf0:	bl	35b64 <fputs@plt+0x2c464>
   35bf4:	mov	r0, r4
   35bf8:	bl	49050 <_ZdlPv@@Base>
   35bfc:	mov	r0, r4
   35c00:	pop	{r4, pc}
   35c04:	push	{r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
   35c08:	mov	r6, r0
   35c0c:	ldr	r4, [r0, #40]	; 0x28
   35c10:	cmp	r4, #0
   35c14:	beq	35d0c <fputs@plt+0x2c60c>
   35c18:	mov	r0, #12
   35c1c:	mov	r8, #0
   35c20:	bl	49000 <_Znwj@@Base>
   35c24:	ldr	r2, [r4]
   35c28:	ldr	r3, [r4, #4]
   35c2c:	str	r8, [r0, #8]
   35c30:	mov	r7, r0
   35c34:	ldr	r4, [r4, #8]
   35c38:	str	r2, [r0]
   35c3c:	cmp	r4, r8
   35c40:	str	r3, [r0, #4]
   35c44:	movne	r5, r0
   35c48:	bne	35c54 <fputs@plt+0x2c554>
   35c4c:	b	35c74 <fputs@plt+0x2c574>
   35c50:	mov	r5, r0
   35c54:	mov	r0, #12
   35c58:	bl	49000 <_Znwj@@Base>
   35c5c:	ldm	r4, {r2, r3}
   35c60:	stm	r0, {r2, r3, r8}
   35c64:	str	r0, [r5, #8]
   35c68:	ldr	r4, [r4, #8]
   35c6c:	cmp	r4, #0
   35c70:	bne	35c50 <fputs@plt+0x2c550>
   35c74:	mov	r0, #48	; 0x30
   35c78:	ldr	sl, [r6, #28]
   35c7c:	bl	49000 <_Znwj@@Base>
   35c80:	ldr	r5, [r6, #12]
   35c84:	ldr	r2, [r6, #20]
   35c88:	mov	r3, #0
   35c8c:	ldr	r1, [pc, #168]	; 35d3c <fputs@plt+0x2c63c>
   35c90:	cmp	r5, r3
   35c94:	ldrb	r9, [r6, #32]
   35c98:	ldr	r8, [r6, #36]	; 0x24
   35c9c:	ldrb	r6, [r6, #44]	; 0x2c
   35ca0:	mov	r4, r0
   35ca4:	str	r1, [r0]
   35ca8:	str	r2, [r0, #20]
   35cac:	str	r3, [r0, #4]
   35cb0:	str	r3, [r0, #8]
   35cb4:	str	r3, [r0, #16]
   35cb8:	str	r3, [r0, #24]
   35cbc:	beq	35d04 <fputs@plt+0x2c604>
   35cc0:	mov	r0, #100	; 0x64
   35cc4:	bl	49000 <_Znwj@@Base>
   35cc8:	mov	r1, r5
   35ccc:	mov	fp, r0
   35cd0:	bl	2f268 <fputs@plt+0x25b68>
   35cd4:	str	fp, [r4, #12]
   35cd8:	ldr	r2, [pc, #96]	; 35d40 <fputs@plt+0x2c640>
   35cdc:	mov	r3, #0
   35ce0:	str	sl, [r4, #28]
   35ce4:	mov	r0, r4
   35ce8:	strb	r9, [r4, #32]
   35cec:	str	r8, [r4, #36]	; 0x24
   35cf0:	str	r7, [r4, #40]	; 0x28
   35cf4:	strb	r6, [r4, #44]	; 0x2c
   35cf8:	str	r2, [r4]
   35cfc:	strb	r3, [r4, #33]	; 0x21
   35d00:	pop	{r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
   35d04:	str	r5, [r0, #12]
   35d08:	b	35cd8 <fputs@plt+0x2c5d8>
   35d0c:	movw	r1, #6940	; 0x1b1c
   35d10:	movw	r0, #4409	; 0x1139
   35d14:	movt	r1, #5
   35d18:	bl	430dc <fputs@plt+0x399dc>
   35d1c:	ldr	r4, [r6, #40]	; 0x28
   35d20:	b	35c18 <fputs@plt+0x2c518>
   35d24:	mov	r0, r4
   35d28:	bl	49050 <_ZdlPv@@Base>
   35d2c:	bl	9460 <__cxa_end_cleanup@plt>
   35d30:	mov	r0, fp
   35d34:	bl	49050 <_ZdlPv@@Base>
   35d38:	b	35d24 <fputs@plt+0x2c624>
   35d3c:	andeq	pc, r4, r0, asr r9	; <UNPREDICTABLE>
   35d40:	andeq	r0, r5, r8, lsl #10
   35d44:	push	{r3, r4, r5, lr}
   35d48:	mov	r4, r0
   35d4c:	ldr	r0, [r0, #32]
   35d50:	ldr	r3, [pc, #128]	; 35dd8 <fputs@plt+0x2c6d8>
   35d54:	cmp	r0, #0
   35d58:	str	r3, [r4]
   35d5c:	beq	35d6c <fputs@plt+0x2c66c>
   35d60:	ldr	r3, [r0]
   35d64:	ldr	r3, [r3, #4]
   35d68:	blx	r3
   35d6c:	ldr	r0, [r4, #36]	; 0x24
   35d70:	cmp	r0, #0
   35d74:	beq	35d84 <fputs@plt+0x2c684>
   35d78:	ldr	r3, [r0]
   35d7c:	ldr	r3, [r3, #4]
   35d80:	blx	r3
   35d84:	ldr	r5, [r4, #12]
   35d88:	ldr	r3, [pc, #76]	; 35ddc <fputs@plt+0x2c6dc>
   35d8c:	cmp	r5, #0
   35d90:	str	r3, [r4]
   35d94:	beq	35da8 <fputs@plt+0x2c6a8>
   35d98:	mov	r0, r5
   35d9c:	bl	2f394 <fputs@plt+0x25c94>
   35da0:	mov	r0, r5
   35da4:	bl	49050 <_ZdlPv@@Base>
   35da8:	ldr	r5, [r4, #16]
   35dac:	cmp	r5, #0
   35db0:	beq	35dc4 <fputs@plt+0x2c6c4>
   35db4:	mov	r0, r5
   35db8:	bl	2f394 <fputs@plt+0x25c94>
   35dbc:	mov	r0, r5
   35dc0:	bl	49050 <_ZdlPv@@Base>
   35dc4:	mov	r0, r4
   35dc8:	pop	{r3, r4, r5, pc}
   35dcc:	mov	r0, r4
   35dd0:	bl	2e354 <fputs@plt+0x24c54>
   35dd4:	bl	9460 <__cxa_end_cleanup@plt>
   35dd8:	andeq	r0, r5, r8, ror #19
   35ddc:	andeq	pc, r4, r0, asr r9	; <UNPREDICTABLE>
   35de0:	push	{r4, lr}
   35de4:	mov	r4, r0
   35de8:	bl	35d44 <fputs@plt+0x2c644>
   35dec:	mov	r0, r4
   35df0:	bl	49050 <_ZdlPv@@Base>
   35df4:	mov	r0, r4
   35df8:	pop	{r4, pc}
   35dfc:	push	{r3, r4, r5, lr}
   35e00:	mov	r4, r0
   35e04:	ldr	r0, [r0, #48]	; 0x30
   35e08:	ldr	r3, [pc, #136]	; 35e98 <fputs@plt+0x2c798>
   35e0c:	cmp	r0, #0
   35e10:	str	r3, [r4]
   35e14:	beq	35e24 <fputs@plt+0x2c724>
   35e18:	ldr	r3, [r0]
   35e1c:	ldr	r3, [r3, #4]
   35e20:	blx	r3
   35e24:	ldr	r0, [r4, #52]	; 0x34
   35e28:	cmp	r0, #0
   35e2c:	beq	35e3c <fputs@plt+0x2c73c>
   35e30:	ldr	r3, [r0]
   35e34:	ldr	r3, [r3, #4]
   35e38:	blx	r3
   35e3c:	ldr	r5, [r4, #12]
   35e40:	ldr	r3, [pc, #84]	; 35e9c <fputs@plt+0x2c79c>
   35e44:	cmp	r5, #0
   35e48:	str	r3, [r4]
   35e4c:	beq	35e60 <fputs@plt+0x2c760>
   35e50:	mov	r0, r5
   35e54:	bl	2f394 <fputs@plt+0x25c94>
   35e58:	mov	r0, r5
   35e5c:	bl	49050 <_ZdlPv@@Base>
   35e60:	ldr	r5, [r4, #16]
   35e64:	cmp	r5, #0
   35e68:	beq	35e7c <fputs@plt+0x2c77c>
   35e6c:	mov	r0, r5
   35e70:	bl	2f394 <fputs@plt+0x25c94>
   35e74:	mov	r0, r5
   35e78:	bl	49050 <_ZdlPv@@Base>
   35e7c:	mov	r0, r4
   35e80:	pop	{r3, r4, r5, pc}
   35e84:	ldr	r3, [pc, #20]	; 35ea0 <fputs@plt+0x2c7a0>
   35e88:	mov	r0, r4
   35e8c:	str	r3, [r4]
   35e90:	bl	2e354 <fputs@plt+0x24c54>
   35e94:	bl	9460 <__cxa_end_cleanup@plt>
   35e98:	andeq	r0, r5, r8, asr ip
   35e9c:	andeq	pc, r4, r0, asr r9	; <UNPREDICTABLE>
   35ea0:			; <UNDEFINED> instruction: 0x00050ab8
   35ea4:	push	{r4, lr}
   35ea8:	mov	r4, r0
   35eac:	bl	35dfc <fputs@plt+0x2c6fc>
   35eb0:	cmp	r4, #0
   35eb4:	beq	35ec0 <fputs@plt+0x2c7c0>
   35eb8:	mov	r0, r4
   35ebc:	bl	961c <_ZdaPv@plt>
   35ec0:	mov	r0, r4
   35ec4:	pop	{r4, pc}
   35ec8:	push	{r3, r4, r5, lr}
   35ecc:	mov	r5, r0
   35ed0:	ldr	r0, [r0, #40]	; 0x28
   35ed4:	ldr	r3, [pc, #100]	; 35f40 <fputs@plt+0x2c840>
   35ed8:	cmp	r0, #0
   35edc:	str	r3, [r5]
   35ee0:	beq	35ef8 <fputs@plt+0x2c7f8>
   35ee4:	ldr	r4, [r0, #8]
   35ee8:	bl	49050 <_ZdlPv@@Base>
   35eec:	cmp	r4, #0
   35ef0:	mov	r0, r4
   35ef4:	bne	35ee4 <fputs@plt+0x2c7e4>
   35ef8:	ldr	r4, [r5, #12]
   35efc:	ldr	r3, [pc, #64]	; 35f44 <fputs@plt+0x2c844>
   35f00:	cmp	r4, #0
   35f04:	str	r3, [r5]
   35f08:	beq	35f1c <fputs@plt+0x2c81c>
   35f0c:	mov	r0, r4
   35f10:	bl	2f394 <fputs@plt+0x25c94>
   35f14:	mov	r0, r4
   35f18:	bl	49050 <_ZdlPv@@Base>
   35f1c:	ldr	r4, [r5, #16]
   35f20:	cmp	r4, #0
   35f24:	beq	35f38 <fputs@plt+0x2c838>
   35f28:	mov	r0, r4
   35f2c:	bl	2f394 <fputs@plt+0x25c94>
   35f30:	mov	r0, r4
   35f34:	bl	49050 <_ZdlPv@@Base>
   35f38:	mov	r0, r5
   35f3c:	pop	{r3, r4, r5, pc}
   35f40:	andeq	r0, r5, r8, lsl #10
   35f44:	andeq	pc, r4, r0, asr r9	; <UNPREDICTABLE>
   35f48:	push	{r4, lr}
   35f4c:	mov	r4, r0
   35f50:	bl	35ec8 <fputs@plt+0x2c7c8>
   35f54:	mov	r0, r4
   35f58:	bl	49050 <_ZdlPv@@Base>
   35f5c:	mov	r0, r4
   35f60:	pop	{r4, pc}
   35f64:	push	{r3, r4, r5, lr}
   35f68:	mov	r5, r0
   35f6c:	ldr	r3, [r0, #28]
   35f70:	ldr	r2, [pc, #128]	; 35ff8 <fputs@plt+0x2c8f8>
   35f74:	cmp	r3, #0
   35f78:	str	r2, [r0]
   35f7c:	bne	35f88 <fputs@plt+0x2c888>
   35f80:	b	35fa4 <fputs@plt+0x2c8a4>
   35f84:	mov	r3, r4
   35f88:	ldr	r2, [r3]
   35f8c:	mov	r0, r3
   35f90:	ldr	r4, [r3, #4]
   35f94:	ldr	r3, [r2, #4]
   35f98:	blx	r3
   35f9c:	cmp	r4, #0
   35fa0:	bne	35f84 <fputs@plt+0x2c884>
   35fa4:	ldr	r4, [r5, #12]
   35fa8:	ldr	r3, [pc, #76]	; 35ffc <fputs@plt+0x2c8fc>
   35fac:	cmp	r4, #0
   35fb0:	str	r3, [r5]
   35fb4:	beq	35fc8 <fputs@plt+0x2c8c8>
   35fb8:	mov	r0, r4
   35fbc:	bl	2f394 <fputs@plt+0x25c94>
   35fc0:	mov	r0, r4
   35fc4:	bl	49050 <_ZdlPv@@Base>
   35fc8:	ldr	r4, [r5, #16]
   35fcc:	cmp	r4, #0
   35fd0:	beq	35fe4 <fputs@plt+0x2c8e4>
   35fd4:	mov	r0, r4
   35fd8:	bl	2f394 <fputs@plt+0x25c94>
   35fdc:	mov	r0, r4
   35fe0:	bl	49050 <_ZdlPv@@Base>
   35fe4:	mov	r0, r5
   35fe8:	pop	{r3, r4, r5, pc}
   35fec:	mov	r0, r5
   35ff0:	bl	2e354 <fputs@plt+0x24c54>
   35ff4:	bl	9460 <__cxa_end_cleanup@plt>
   35ff8:	muleq	r5, r8, pc	; <UNPREDICTABLE>
   35ffc:	andeq	pc, r4, r0, asr r9	; <UNPREDICTABLE>
   36000:	push	{r4, lr}
   36004:	mov	r4, r0
   36008:	bl	35f64 <fputs@plt+0x2c864>
   3600c:	mov	r0, r4
   36010:	bl	49050 <_ZdlPv@@Base>
   36014:	mov	r0, r4
   36018:	pop	{r4, pc}
   3601c:	push	{r3, r4, r5, lr}
   36020:	mov	r5, r0
   36024:	ldr	r3, [r0, #28]
   36028:	ldr	r2, [pc, #128]	; 360b0 <fputs@plt+0x2c9b0>
   3602c:	cmp	r3, #0
   36030:	str	r2, [r0]
   36034:	bne	36040 <fputs@plt+0x2c940>
   36038:	b	3605c <fputs@plt+0x2c95c>
   3603c:	mov	r3, r4
   36040:	ldr	r2, [r3]
   36044:	mov	r0, r3
   36048:	ldr	r4, [r3, #4]
   3604c:	ldr	r3, [r2, #4]
   36050:	blx	r3
   36054:	cmp	r4, #0
   36058:	bne	3603c <fputs@plt+0x2c93c>
   3605c:	ldr	r4, [r5, #12]
   36060:	ldr	r3, [pc, #76]	; 360b4 <fputs@plt+0x2c9b4>
   36064:	cmp	r4, #0
   36068:	str	r3, [r5]
   3606c:	beq	36080 <fputs@plt+0x2c980>
   36070:	mov	r0, r4
   36074:	bl	2f394 <fputs@plt+0x25c94>
   36078:	mov	r0, r4
   3607c:	bl	49050 <_ZdlPv@@Base>
   36080:	ldr	r4, [r5, #16]
   36084:	cmp	r4, #0
   36088:	beq	3609c <fputs@plt+0x2c99c>
   3608c:	mov	r0, r4
   36090:	bl	2f394 <fputs@plt+0x25c94>
   36094:	mov	r0, r4
   36098:	bl	49050 <_ZdlPv@@Base>
   3609c:	mov	r0, r5
   360a0:	pop	{r3, r4, r5, pc}
   360a4:	mov	r0, r5
   360a8:	bl	2e354 <fputs@plt+0x24c54>
   360ac:	bl	9460 <__cxa_end_cleanup@plt>
   360b0:	andeq	r1, r5, r8, rrx
   360b4:	andeq	pc, r4, r0, asr r9	; <UNPREDICTABLE>
   360b8:	push	{r4, lr}
   360bc:	mov	r4, r0
   360c0:	bl	3601c <fputs@plt+0x2c91c>
   360c4:	mov	r0, r4
   360c8:	bl	49050 <_ZdlPv@@Base>
   360cc:	mov	r0, r4
   360d0:	pop	{r4, pc}
   360d4:	push	{r3, r4, r5, lr}
   360d8:	mov	r5, r0
   360dc:	ldr	r3, [r0, #32]
   360e0:	ldr	r2, [pc, #136]	; 36170 <fputs@plt+0x2ca70>
   360e4:	cmp	r3, #0
   360e8:	str	r2, [r0]
   360ec:	bne	360f8 <fputs@plt+0x2c9f8>
   360f0:	b	36114 <fputs@plt+0x2ca14>
   360f4:	mov	r3, r4
   360f8:	ldr	r2, [r3]
   360fc:	mov	r0, r3
   36100:	ldr	r4, [r3, #4]
   36104:	ldr	r3, [r2, #4]
   36108:	blx	r3
   3610c:	cmp	r4, #0
   36110:	bne	360f4 <fputs@plt+0x2c9f4>
   36114:	ldr	r4, [r5, #12]
   36118:	ldr	r3, [pc, #84]	; 36174 <fputs@plt+0x2ca74>
   3611c:	cmp	r4, #0
   36120:	str	r3, [r5]
   36124:	beq	36138 <fputs@plt+0x2ca38>
   36128:	mov	r0, r4
   3612c:	bl	2f394 <fputs@plt+0x25c94>
   36130:	mov	r0, r4
   36134:	bl	49050 <_ZdlPv@@Base>
   36138:	ldr	r4, [r5, #16]
   3613c:	cmp	r4, #0
   36140:	beq	36154 <fputs@plt+0x2ca54>
   36144:	mov	r0, r4
   36148:	bl	2f394 <fputs@plt+0x25c94>
   3614c:	mov	r0, r4
   36150:	bl	49050 <_ZdlPv@@Base>
   36154:	mov	r0, r5
   36158:	pop	{r3, r4, r5, pc}
   3615c:	ldr	r3, [pc, #20]	; 36178 <fputs@plt+0x2ca78>
   36160:	mov	r0, r5
   36164:	str	r3, [r5]
   36168:	bl	2e354 <fputs@plt+0x24c54>
   3616c:	bl	9460 <__cxa_end_cleanup@plt>
   36170:	andeq	r1, r5, r8, lsr r1
   36174:	andeq	pc, r4, r0, asr r9	; <UNPREDICTABLE>
   36178:			; <UNDEFINED> instruction: 0x00050ab8
   3617c:	push	{r4, lr}
   36180:	mov	r4, r0
   36184:	bl	360d4 <fputs@plt+0x2c9d4>
   36188:	mov	r0, r4
   3618c:	bl	49050 <_ZdlPv@@Base>
   36190:	mov	r0, r4
   36194:	pop	{r4, pc}
   36198:	push	{r3, r4, r5, lr}
   3619c:	mov	r5, r0
   361a0:	ldr	r3, [r0, #28]
   361a4:	ldr	r2, [pc, #128]	; 3622c <fputs@plt+0x2cb2c>
   361a8:	cmp	r3, #0
   361ac:	str	r2, [r0]
   361b0:	bne	361bc <fputs@plt+0x2cabc>
   361b4:	b	361d8 <fputs@plt+0x2cad8>
   361b8:	mov	r3, r4
   361bc:	ldr	r2, [r3]
   361c0:	mov	r0, r3
   361c4:	ldr	r4, [r3, #4]
   361c8:	ldr	r3, [r2, #4]
   361cc:	blx	r3
   361d0:	cmp	r4, #0
   361d4:	bne	361b8 <fputs@plt+0x2cab8>
   361d8:	ldr	r4, [r5, #12]
   361dc:	ldr	r3, [pc, #76]	; 36230 <fputs@plt+0x2cb30>
   361e0:	cmp	r4, #0
   361e4:	str	r3, [r5]
   361e8:	beq	361fc <fputs@plt+0x2cafc>
   361ec:	mov	r0, r4
   361f0:	bl	2f394 <fputs@plt+0x25c94>
   361f4:	mov	r0, r4
   361f8:	bl	49050 <_ZdlPv@@Base>
   361fc:	ldr	r4, [r5, #16]
   36200:	cmp	r4, #0
   36204:	beq	36218 <fputs@plt+0x2cb18>
   36208:	mov	r0, r4
   3620c:	bl	2f394 <fputs@plt+0x25c94>
   36210:	mov	r0, r4
   36214:	bl	49050 <_ZdlPv@@Base>
   36218:	mov	r0, r5
   3621c:	pop	{r3, r4, r5, pc}
   36220:	mov	r0, r5
   36224:	bl	2e354 <fputs@plt+0x24c54>
   36228:	bl	9460 <__cxa_end_cleanup@plt>
   3622c:	andeq	r1, r5, r8, lsl #4
   36230:	andeq	pc, r4, r0, asr r9	; <UNPREDICTABLE>
   36234:	push	{r4, lr}
   36238:	mov	r4, r0
   3623c:	bl	36198 <fputs@plt+0x2ca98>
   36240:	mov	r0, r4
   36244:	bl	49050 <_ZdlPv@@Base>
   36248:	mov	r0, r4
   3624c:	pop	{r4, pc}
   36250:	push	{r3, r4, r5, lr}
   36254:	mov	r5, r0
   36258:	ldr	r3, [r0, #32]
   3625c:	ldr	r2, [pc, #224]	; 36344 <fputs@plt+0x2cc44>
   36260:	cmp	r3, #0
   36264:	str	r2, [r0]
   36268:	bne	36274 <fputs@plt+0x2cb74>
   3626c:	b	36290 <fputs@plt+0x2cb90>
   36270:	mov	r3, r4
   36274:	ldr	r2, [r3]
   36278:	mov	r0, r3
   3627c:	ldr	r4, [r3, #4]
   36280:	ldr	r3, [r2, #4]
   36284:	blx	r3
   36288:	cmp	r4, #0
   3628c:	bne	36270 <fputs@plt+0x2cb70>
   36290:	ldr	r3, [r5, #36]	; 0x24
   36294:	cmp	r3, #0
   36298:	bne	362a4 <fputs@plt+0x2cba4>
   3629c:	b	362c0 <fputs@plt+0x2cbc0>
   362a0:	mov	r3, r4
   362a4:	ldr	r2, [r3]
   362a8:	mov	r0, r3
   362ac:	ldr	r4, [r3, #4]
   362b0:	ldr	r3, [r2, #4]
   362b4:	blx	r3
   362b8:	cmp	r4, #0
   362bc:	bne	362a0 <fputs@plt+0x2cba0>
   362c0:	ldr	r3, [r5, #28]
   362c4:	cmp	r3, #0
   362c8:	bne	362d4 <fputs@plt+0x2cbd4>
   362cc:	b	362f0 <fputs@plt+0x2cbf0>
   362d0:	mov	r3, r4
   362d4:	ldr	r2, [r3]
   362d8:	mov	r0, r3
   362dc:	ldr	r4, [r3, #4]
   362e0:	ldr	r3, [r2, #4]
   362e4:	blx	r3
   362e8:	cmp	r4, #0
   362ec:	bne	362d0 <fputs@plt+0x2cbd0>
   362f0:	ldr	r4, [r5, #12]
   362f4:	ldr	r3, [pc, #76]	; 36348 <fputs@plt+0x2cc48>
   362f8:	cmp	r4, #0
   362fc:	str	r3, [r5]
   36300:	beq	36314 <fputs@plt+0x2cc14>
   36304:	mov	r0, r4
   36308:	bl	2f394 <fputs@plt+0x25c94>
   3630c:	mov	r0, r4
   36310:	bl	49050 <_ZdlPv@@Base>
   36314:	ldr	r4, [r5, #16]
   36318:	cmp	r4, #0
   3631c:	beq	36330 <fputs@plt+0x2cc30>
   36320:	mov	r0, r4
   36324:	bl	2f394 <fputs@plt+0x25c94>
   36328:	mov	r0, r4
   3632c:	bl	49050 <_ZdlPv@@Base>
   36330:	mov	r0, r5
   36334:	pop	{r3, r4, r5, pc}
   36338:	mov	r0, r5
   3633c:	bl	2e354 <fputs@plt+0x24c54>
   36340:	bl	9460 <__cxa_end_cleanup@plt>
   36344:	ldrdeq	r1, [r5], -r8
   36348:	andeq	pc, r4, r0, asr r9	; <UNPREDICTABLE>
   3634c:	push	{r4, lr}
   36350:	mov	r4, r0
   36354:	bl	36250 <fputs@plt+0x2cb50>
   36358:	mov	r0, r4
   3635c:	bl	49050 <_ZdlPv@@Base>
   36360:	mov	r0, r4
   36364:	pop	{r4, pc}
   36368:	push	{r4, r5, r6, r7, r8, lr}
   3636c:	mov	r5, #0
   36370:	ldr	r6, [sp, #24]
   36374:	mov	r4, r0
   36378:	str	r2, [r0, #4]
   3637c:	mov	r7, r1
   36380:	str	r5, [r0]
   36384:	mov	r1, r5
   36388:	add	r0, r0, #8
   3638c:	mov	r8, r3
   36390:	bl	109e0 <fputs@plt+0x72e0>
   36394:	mov	r2, #1
   36398:	str	r7, [r4, #20]
   3639c:	mov	r0, r4
   363a0:	str	r8, [r4, #24]
   363a4:	str	r6, [r4, #28]
   363a8:	strb	r5, [r4, #32]
   363ac:	str	r5, [r4, #36]	; 0x24
   363b0:	str	r5, [r4, #40]	; 0x28
   363b4:	str	r5, [r4, #48]	; 0x30
   363b8:	str	r5, [r4, #56]	; 0x38
   363bc:	str	r5, [r4, #60]	; 0x3c
   363c0:	str	r5, [r4, #76]	; 0x4c
   363c4:	str	r5, [r4, #80]	; 0x50
   363c8:	str	r2, [r4, #68]	; 0x44
   363cc:	str	r2, [r4, #72]	; 0x48
   363d0:	pop	{r4, r5, r6, r7, r8, pc}
   363d4:	push	{r3, r4, r5, lr}
   363d8:	mov	r4, r0
   363dc:	ldr	r0, [r0, #28]
   363e0:	mov	r5, r1
   363e4:	cmp	r0, #0
   363e8:	beq	363f8 <fputs@plt+0x2ccf8>
   363ec:	mov	r1, r5
   363f0:	pop	{r3, r4, r5, lr}
   363f4:	b	45240 <fputs@plt+0x3bb40>
   363f8:	mov	r0, #254	; 0xfe
   363fc:	movw	r1, #6940	; 0x1b1c
   36400:	movt	r1, #5
   36404:	bl	430dc <fputs@plt+0x399dc>
   36408:	ldr	r0, [r4, #28]
   3640c:	mov	r1, r5
   36410:	pop	{r3, r4, r5, lr}
   36414:	b	45240 <fputs@plt+0x3bb40>
   36418:	ldrb	r3, [r0, #32]
   3641c:	cmp	r3, #0
   36420:	ldrne	r3, [r0, #36]	; 0x24
   36424:	movne	r0, #1
   36428:	moveq	r0, r3
   3642c:	strne	r3, [r1]
   36430:	bx	lr
   36434:	ldrb	r3, [r0, #32]
   36438:	cmp	r3, #0
   3643c:	movne	r3, #0
   36440:	strbne	r3, [r0, #32]
   36444:	strne	r3, [r0]
   36448:	bx	lr
   3644c:	ldrb	r3, [r0, #32]
   36450:	cmp	r3, #0
   36454:	beq	36464 <fputs@plt+0x2cd64>
   36458:	ldr	r3, [r0, #36]	; 0x24
   3645c:	cmp	r1, r3
   36460:	bxeq	lr
   36464:	mov	r2, #1
   36468:	mov	r3, #0
   3646c:	str	r1, [r0, #36]	; 0x24
   36470:	strb	r2, [r0, #32]
   36474:	str	r3, [r0]
   36478:	bx	lr
   3647c:	ldr	r3, [r0, #76]	; 0x4c
   36480:	push	{r4, r5, r6, lr}
   36484:	cmp	r3, #0
   36488:	mov	r5, r0
   3648c:	mov	r4, r1
   36490:	mov	r6, r2
   36494:	beq	364c0 <fputs@plt+0x2cdc0>
   36498:	ldr	r2, [r3, #4]
   3649c:	cmp	r2, r1
   364a0:	bne	364b4 <fputs@plt+0x2cdb4>
   364a4:	b	364d8 <fputs@plt+0x2cdd8>
   364a8:	ldr	ip, [r3, #4]
   364ac:	cmp	ip, r4
   364b0:	beq	364d8 <fputs@plt+0x2cdd8>
   364b4:	ldr	r3, [r3]
   364b8:	cmp	r3, #0
   364bc:	bne	364a8 <fputs@plt+0x2cda8>
   364c0:	mov	r0, #12
   364c4:	bl	49000 <_Znwj@@Base>
   364c8:	ldr	r3, [r5, #76]	; 0x4c
   364cc:	stm	r0, {r3, r4, r6}
   364d0:	str	r0, [r5, #76]	; 0x4c
   364d4:	pop	{r4, r5, r6, pc}
   364d8:	ldr	r2, [r3, #8]
   364dc:	cmp	r6, r2
   364e0:	strne	r6, [r3, #8]
   364e4:	movne	r3, #0
   364e8:	strne	r3, [r5]
   364ec:	pop	{r4, r5, r6, pc}
   364f0:	str	r3, [r0]
   364f4:	stmib	r0, {r1, r2}
   364f8:	bx	lr
   364fc:	ldr	r2, [r0, #76]	; 0x4c
   36500:	push	{r4, lr}
   36504:	cmp	r2, #0
   36508:	mov	r4, r0
   3650c:	popeq	{r4, pc}
   36510:	ldr	r3, [r2, #4]
   36514:	cmp	r3, r1
   36518:	moveq	r0, r2
   3651c:	addeq	r2, r4, #76	; 0x4c
   36520:	bne	36538 <fputs@plt+0x2ce38>
   36524:	b	36548 <fputs@plt+0x2ce48>
   36528:	ldr	ip, [r0, #4]
   3652c:	cmp	ip, r1
   36530:	beq	36548 <fputs@plt+0x2ce48>
   36534:	mov	r2, r0
   36538:	ldr	r0, [r2]
   3653c:	cmp	r0, #0
   36540:	bne	36528 <fputs@plt+0x2ce28>
   36544:	pop	{r4, pc}
   36548:	ldr	r1, [r0]
   3654c:	str	r1, [r2]
   36550:	bl	49050 <_ZdlPv@@Base>
   36554:	mov	r3, #0
   36558:	str	r3, [r4]
   3655c:	pop	{r4, pc}
   36560:	ldr	r3, [r0, #60]	; 0x3c
   36564:	cmp	r3, r1
   36568:	beq	36580 <fputs@plt+0x2ce80>
   3656c:	mov	r3, #0
   36570:	str	r1, [r0, #60]	; 0x3c
   36574:	str	r2, [r0, #64]	; 0x40
   36578:	str	r3, [r0]
   3657c:	bx	lr
   36580:	cmp	r1, #0
   36584:	bxeq	lr
   36588:	ldr	r3, [r0, #64]	; 0x40
   3658c:	cmp	r3, r2
   36590:	bne	3656c <fputs@plt+0x2ce6c>
   36594:	bx	lr
   36598:	mov	r3, #0
   3659c:	str	r3, [r0]
   365a0:	bx	lr
   365a4:	ldr	r0, [r0, #20]
   365a8:	subs	r3, r0, r1
   365ac:	rsbs	r0, r3, #0
   365b0:	adcs	r0, r0, r3
   365b4:	bx	lr
   365b8:	ldr	r0, [r0, #20]
   365bc:	bx	lr
   365c0:	push	{r3, lr}
   365c4:	movw	r3, #14944	; 0x3a60
   365c8:	movt	r3, #7
   365cc:	ldr	r3, [r3, #8]
   365d0:	ldr	r3, [r3, r0, lsl #2]
   365d4:	ldr	r2, [r3, #28]
   365d8:	ldr	r0, [r3, #20]
   365dc:	cmp	r2, #0
   365e0:	popne	{r3, pc}
   365e4:	ldr	r3, [r1, #56]	; 0x38
   365e8:	mov	r1, r0
   365ec:	ldr	r0, [r3, #8]
   365f0:	bl	4a874 <_ZdlPv@@Base+0x1824>
   365f4:	pop	{r3, pc}
   365f8:	movw	r3, #14944	; 0x3a60
   365fc:	movt	r3, #7
   36600:	ldr	r3, [r3, #8]
   36604:	ldr	r3, [r3, r0, lsl #2]
   36608:	ldr	r2, [r3, #28]
   3660c:	cmp	r2, #0
   36610:	movwne	r3, #20016	; 0x4e30
   36614:	movtne	r3, #7
   36618:	ldreq	r0, [r3, #20]
   3661c:	ldrne	r0, [r3]
   36620:	bx	lr
   36624:	push	{r4, r5, lr}
   36628:	movw	r4, #3232	; 0xca0
   3662c:	movt	r4, #7
   36630:	ldr	r3, [r0, #60]	; 0x3c
   36634:	sub	sp, sp, #12
   36638:	mov	r5, r2
   3663c:	ldr	ip, [r4]
   36640:	cmp	r3, #0
   36644:	str	ip, [sp, #4]
   36648:	beq	366a8 <fputs@plt+0x2cfa8>
   3664c:	cmp	r3, #2
   36650:	beq	366d0 <fputs@plt+0x2cfd0>
   36654:	movw	r2, #15128	; 0x3b18
   36658:	movt	r2, #7
   3665c:	ldr	r0, [r0, #64]	; 0x40
   36660:	movw	r3, #15132	; 0x3b1c
   36664:	ldr	r2, [r2]
   36668:	movt	r3, #7
   3666c:	mov	ip, #2592	; 0xa20
   36670:	mul	r0, r0, r1
   36674:	ldr	r1, [r3]
   36678:	mul	r2, ip, r2
   3667c:	bl	40724 <fputs@plt+0x37024>
   36680:	mov	r1, r0
   36684:	mov	r0, sp
   36688:	bl	408ac <fputs@plt+0x371ac>
   3668c:	ldr	r0, [sp]
   36690:	ldr	r2, [sp, #4]
   36694:	ldr	r3, [r4]
   36698:	cmp	r2, r3
   3669c:	bne	366e4 <fputs@plt+0x2cfe4>
   366a0:	add	sp, sp, #12
   366a4:	pop	{r4, r5, pc}
   366a8:	ldr	r0, [r0, #28]
   366ac:	bl	45284 <fputs@plt+0x3bb84>
   366b0:	mov	r1, r0
   366b4:	mov	r0, sp
   366b8:	bl	408ac <fputs@plt+0x371ac>
   366bc:	mov	r1, r5
   366c0:	ldr	r0, [sp]
   366c4:	mov	r2, #12
   366c8:	bl	40724 <fputs@plt+0x37024>
   366cc:	b	36690 <fputs@plt+0x2cf90>
   366d0:	ldr	r1, [r0, #64]	; 0x40
   366d4:	mov	r0, sp
   366d8:	bl	408ac <fputs@plt+0x371ac>
   366dc:	ldr	r0, [sp]
   366e0:	b	36690 <fputs@plt+0x2cf90>
   366e4:	bl	95d4 <__stack_chk_fail@plt>
   366e8:	push	{r4, r5, r6, lr}
   366ec:	movw	r4, #3232	; 0xca0
   366f0:	movt	r4, #7
   366f4:	sub	sp, sp, #16
   366f8:	mov	r2, #0
   366fc:	mov	r5, r0
   36700:	ldr	r3, [r4]
   36704:	add	r0, sp, #8
   36708:	str	r1, [sp, #4]
   3670c:	movw	r1, #7260	; 0x1c5c
   36710:	movt	r1, #5
   36714:	str	r3, [sp, #12]
   36718:	bl	4a4a0 <_ZdlPv@@Base+0x1450>
   3671c:	ldr	r0, [sp, #8]
   36720:	bl	2221c <fputs@plt+0x18b1c>
   36724:	mov	r1, r0
   36728:	mov	r6, r0
   3672c:	ldr	r0, [r5, #28]
   36730:	bl	44ca8 <fputs@plt+0x3b5a8>
   36734:	cmp	r0, #0
   36738:	bne	3677c <fputs@plt+0x2d07c>
   3673c:	add	r0, sp, #4
   36740:	bl	10a94 <fputs@plt+0x7394>
   36744:	movw	r1, #43691	; 0xaaab
   36748:	movt	r1, #10922	; 0x2aaa
   3674c:	mov	r3, r0
   36750:	add	r0, sp, #8
   36754:	smull	r2, r1, r1, r3
   36758:	sub	r1, r1, r3, asr #31
   3675c:	bl	408ac <fputs@plt+0x371ac>
   36760:	ldr	r0, [sp, #8]
   36764:	ldr	r2, [sp, #12]
   36768:	ldr	r3, [r4]
   3676c:	cmp	r2, r3
   36770:	bne	367a0 <fputs@plt+0x2d0a0>
   36774:	add	sp, sp, #16
   36778:	pop	{r4, r5, r6, pc}
   3677c:	mov	r1, r6
   36780:	ldr	r2, [sp, #4]
   36784:	ldr	r0, [r5, #28]
   36788:	bl	4556c <fputs@plt+0x3be6c>
   3678c:	mov	r1, r0
   36790:	add	r0, sp, #8
   36794:	bl	408ac <fputs@plt+0x371ac>
   36798:	ldr	r0, [sp, #8]
   3679c:	b	36764 <fputs@plt+0x2d064>
   367a0:	bl	95d4 <__stack_chk_fail@plt>
   367a4:	push	{r4, r5, r6, lr}
   367a8:	movw	r4, #3232	; 0xca0
   367ac:	movt	r4, #7
   367b0:	sub	sp, sp, #16
   367b4:	mov	r2, #0
   367b8:	mov	r5, r0
   367bc:	ldr	r3, [r4]
   367c0:	add	r0, sp, #8
   367c4:	str	r1, [sp, #4]
   367c8:	movw	r1, #7264	; 0x1c60
   367cc:	movt	r1, #5
   367d0:	str	r3, [sp, #12]
   367d4:	bl	4a4a0 <_ZdlPv@@Base+0x1450>
   367d8:	ldr	r0, [sp, #8]
   367dc:	bl	2221c <fputs@plt+0x18b1c>
   367e0:	mov	r1, r0
   367e4:	mov	r6, r0
   367e8:	ldr	r0, [r5, #28]
   367ec:	bl	44ca8 <fputs@plt+0x3b5a8>
   367f0:	cmp	r0, #0
   367f4:	bne	3683c <fputs@plt+0x2d13c>
   367f8:	add	r0, sp, #4
   367fc:	bl	10a94 <fputs@plt+0x7394>
   36800:	movw	r3, #43691	; 0xaaab
   36804:	movt	r3, #10922	; 0x2aaa
   36808:	mov	r2, r0
   3680c:	asr	r1, r0, #31
   36810:	smull	ip, r3, r3, r2
   36814:	add	r0, sp, #8
   36818:	rsb	r1, r1, r3, asr #1
   3681c:	bl	408ac <fputs@plt+0x371ac>
   36820:	ldr	r0, [sp, #8]
   36824:	ldr	r2, [sp, #12]
   36828:	ldr	r3, [r4]
   3682c:	cmp	r2, r3
   36830:	bne	36860 <fputs@plt+0x2d160>
   36834:	add	sp, sp, #16
   36838:	pop	{r4, r5, r6, pc}
   3683c:	mov	r1, r6
   36840:	ldr	r2, [sp, #4]
   36844:	ldr	r0, [r5, #28]
   36848:	bl	4556c <fputs@plt+0x3be6c>
   3684c:	mov	r1, r0
   36850:	add	r0, sp, #8
   36854:	bl	408ac <fputs@plt+0x371ac>
   36858:	ldr	r0, [sp, #8]
   3685c:	b	36824 <fputs@plt+0x2d124>
   36860:	bl	95d4 <__stack_chk_fail@plt>
   36864:	push	{r4, r5, r6, r7}
   36868:	mov	ip, #0
   3686c:	ldr	r4, [sp, #16]
   36870:	mov	r5, #1
   36874:	ldr	r6, [sp, #20]
   36878:	ldr	r7, [sp, #24]
   3687c:	cmp	r6, r4
   36880:	str	r4, [r0, #12]
   36884:	str	r6, [r0, #40]	; 0x28
   36888:	str	r7, [r0, #44]	; 0x2c
   3688c:	str	r5, [r0, #20]
   36890:	str	r5, [r0, #24]
   36894:	stm	r0, {r1, r2, r3}
   36898:	strb	ip, [r0, #16]
   3689c:	strb	ip, [r0, #17]
   368a0:	str	ip, [r0, #28]
   368a4:	str	ip, [r0, #32]
   368a8:	str	ip, [r0, #36]	; 0x24
   368ac:	streq	ip, [r0, #40]	; 0x28
   368b0:	pop	{r4, r5, r6, r7}
   368b4:	bx	lr
   368b8:	ldr	r2, [r0, #8]
   368bc:	ldr	r3, [r1, #8]
   368c0:	cmp	r2, r3
   368c4:	beq	368d0 <fputs@plt+0x2d1d0>
   368c8:	mov	r0, #0
   368cc:	bx	lr
   368d0:	ldr	r2, [r0, #12]
   368d4:	ldr	r3, [r1, #12]
   368d8:	cmp	r2, r3
   368dc:	bne	368c8 <fputs@plt+0x2d1c8>
   368e0:	ldr	r2, [r0, #4]
   368e4:	ldr	r3, [r1, #4]
   368e8:	cmp	r2, r3
   368ec:	bne	368c8 <fputs@plt+0x2d1c8>
   368f0:	ldr	r2, [r0]
   368f4:	ldr	r3, [r1]
   368f8:	cmp	r2, r3
   368fc:	bne	368c8 <fputs@plt+0x2d1c8>
   36900:	ldr	r2, [r0, #40]	; 0x28
   36904:	ldr	r3, [r1, #40]	; 0x28
   36908:	cmp	r2, r3
   3690c:	bne	368c8 <fputs@plt+0x2d1c8>
   36910:	ldr	r2, [r0, #44]	; 0x2c
   36914:	ldr	r3, [r1, #44]	; 0x2c
   36918:	cmp	r2, r3
   3691c:	bne	368c8 <fputs@plt+0x2d1c8>
   36920:	ldrb	r3, [r0, #16]
   36924:	cmp	r3, #0
   36928:	beq	369bc <fputs@plt+0x2d2bc>
   3692c:	ldrb	r3, [r1, #16]
   36930:	cmp	r3, #0
   36934:	beq	369b4 <fputs@plt+0x2d2b4>
   36938:	ldr	r2, [r0, #28]
   3693c:	ldr	r3, [r1, #28]
   36940:	cmp	r2, r3
   36944:	bne	368c8 <fputs@plt+0x2d1c8>
   36948:	ldr	r2, [r0, #32]
   3694c:	ldr	r3, [r1, #32]
   36950:	cmp	r2, r3
   36954:	bne	368c8 <fputs@plt+0x2d1c8>
   36958:	ldrb	r3, [r0, #17]
   3695c:	cmp	r3, #0
   36960:	beq	369a8 <fputs@plt+0x2d2a8>
   36964:	ldrb	r3, [r1, #17]
   36968:	cmp	r3, #0
   3696c:	beq	369b4 <fputs@plt+0x2d2b4>
   36970:	ldr	r2, [r0, #36]	; 0x24
   36974:	ldr	r3, [r1, #36]	; 0x24
   36978:	cmp	r2, r3
   3697c:	bne	368c8 <fputs@plt+0x2d1c8>
   36980:	ldr	r2, [r0, #20]
   36984:	ldr	r3, [r1, #20]
   36988:	cmp	r2, r3
   3698c:	bne	368c8 <fputs@plt+0x2d1c8>
   36990:	ldr	r0, [r0, #24]
   36994:	ldr	r3, [r1, #24]
   36998:	subs	r3, r0, r3
   3699c:	rsbs	r0, r3, #0
   369a0:	adcs	r0, r0, r3
   369a4:	bx	lr
   369a8:	ldrb	r2, [r1, #17]
   369ac:	cmp	r2, #0
   369b0:	beq	36980 <fputs@plt+0x2d280>
   369b4:	mov	r0, r3
   369b8:	bx	lr
   369bc:	ldrb	r2, [r1, #16]
   369c0:	cmp	r2, #0
   369c4:	bne	369b4 <fputs@plt+0x2d2b4>
   369c8:	b	36948 <fputs@plt+0x2d248>
   369cc:	ldr	ip, [r1, #40]	; 0x28
   369d0:	mov	r3, #0
   369d4:	push	{r4, r5, r6, r7}
   369d8:	mov	r2, #1
   369dc:	ldr	r4, [r1, #12]
   369e0:	ldr	r7, [r1, #4]
   369e4:	ldr	r6, [r1, #8]
   369e8:	cmp	ip, r4
   369ec:	ldr	r5, [r1, #44]	; 0x2c
   369f0:	ldr	r1, [r1]
   369f4:	str	r7, [r0, #4]
   369f8:	str	r6, [r0, #8]
   369fc:	str	r4, [r0, #12]
   36a00:	str	ip, [r0, #40]	; 0x28
   36a04:	str	r5, [r0, #44]	; 0x2c
   36a08:	str	r1, [r0]
   36a0c:	strb	r3, [r0, #16]
   36a10:	strb	r3, [r0, #17]
   36a14:	str	r3, [r0, #28]
   36a18:	str	r3, [r0, #32]
   36a1c:	str	r3, [r0, #36]	; 0x24
   36a20:	str	r2, [r0, #20]
   36a24:	str	r2, [r0, #24]
   36a28:	streq	r3, [r0, #40]	; 0x28
   36a2c:	pop	{r4, r5, r6, r7}
   36a30:	bx	lr
   36a34:	push	{r4, r5, lr}
   36a38:	movw	r5, #3232	; 0xca0
   36a3c:	movt	r5, #7
   36a40:	ldrb	r2, [r0, #17]
   36a44:	sub	sp, sp, #12
   36a48:	mov	r4, r0
   36a4c:	ldr	r3, [r5]
   36a50:	cmp	r2, #0
   36a54:	str	r3, [sp, #4]
   36a58:	bne	36acc <fputs@plt+0x2d3cc>
   36a5c:	ldrb	r3, [r0, #16]
   36a60:	ldr	r2, [r4, #12]
   36a64:	cmp	r3, #0
   36a68:	ldr	r0, [r0, #8]
   36a6c:	bne	36aa4 <fputs@plt+0x2d3a4>
   36a70:	bl	4556c <fputs@plt+0x3be6c>
   36a74:	mov	r1, r0
   36a78:	mov	r0, sp
   36a7c:	bl	408ac <fputs@plt+0x371ac>
   36a80:	ldr	r3, [r4, #32]
   36a84:	ldr	r0, [sp]
   36a88:	add	r0, r0, r3
   36a8c:	ldr	r2, [sp, #4]
   36a90:	ldr	r3, [r5]
   36a94:	cmp	r2, r3
   36a98:	bne	36ad4 <fputs@plt+0x2d3d4>
   36a9c:	add	sp, sp, #12
   36aa0:	pop	{r4, r5, pc}
   36aa4:	bl	4556c <fputs@plt+0x3be6c>
   36aa8:	mov	r1, r0
   36aac:	mov	r0, sp
   36ab0:	bl	408ac <fputs@plt+0x371ac>
   36ab4:	ldr	r0, [sp]
   36ab8:	ldr	r2, [r4, #32]
   36abc:	ldr	r3, [r4, #28]
   36ac0:	add	r0, r0, r2
   36ac4:	add	r0, r0, r3
   36ac8:	b	36a8c <fputs@plt+0x2d38c>
   36acc:	ldr	r0, [r0, #36]	; 0x24
   36ad0:	b	36a8c <fputs@plt+0x2d38c>
   36ad4:	bl	95d4 <__stack_chk_fail@plt>
   36ad8:	push	{r4, r5, lr}
   36adc:	movw	r4, #3232	; 0xca0
   36ae0:	movt	r4, #7
   36ae4:	sub	sp, sp, #12
   36ae8:	mov	r5, r0
   36aec:	ldr	r0, [r0, #8]
   36af0:	ldr	r3, [r4]
   36af4:	ldr	r2, [r5, #12]
   36af8:	str	r3, [sp, #4]
   36afc:	bl	44da4 <fputs@plt+0x3b6a4>
   36b00:	mov	r1, r0
   36b04:	mov	r0, sp
   36b08:	bl	40850 <fputs@plt+0x37150>
   36b0c:	ldr	r1, [r5, #40]	; 0x28
   36b10:	cmp	r1, #0
   36b14:	beq	36b30 <fputs@plt+0x2d430>
   36b18:	ldr	r2, [r5, #12]
   36b1c:	cmp	r1, r2
   36b20:	beq	36b30 <fputs@plt+0x2d430>
   36b24:	ldr	r0, [sp]
   36b28:	bl	40724 <fputs@plt+0x37024>
   36b2c:	b	36b34 <fputs@plt+0x2d434>
   36b30:	ldr	r0, [sp]
   36b34:	ldr	r2, [sp, #4]
   36b38:	ldr	r3, [r4]
   36b3c:	cmp	r2, r3
   36b40:	bne	36b4c <fputs@plt+0x2d44c>
   36b44:	add	sp, sp, #12
   36b48:	pop	{r4, r5, pc}
   36b4c:	bl	95d4 <__stack_chk_fail@plt>
   36b50:	push	{r4, r5, lr}
   36b54:	movw	r4, #3232	; 0xca0
   36b58:	movt	r4, #7
   36b5c:	sub	sp, sp, #12
   36b60:	mov	r5, r0
   36b64:	ldr	r0, [r0, #8]
   36b68:	ldr	r3, [r4]
   36b6c:	ldr	r2, [r5, #12]
   36b70:	str	r3, [sp, #4]
   36b74:	bl	44ef0 <fputs@plt+0x3b7f0>
   36b78:	mov	r1, r0
   36b7c:	mov	r0, sp
   36b80:	bl	40850 <fputs@plt+0x37150>
   36b84:	ldr	r1, [r5, #40]	; 0x28
   36b88:	cmp	r1, #0
   36b8c:	beq	36ba8 <fputs@plt+0x2d4a8>
   36b90:	ldr	r2, [r5, #12]
   36b94:	cmp	r1, r2
   36b98:	beq	36ba8 <fputs@plt+0x2d4a8>
   36b9c:	ldr	r0, [sp]
   36ba0:	bl	40724 <fputs@plt+0x37024>
   36ba4:	b	36bac <fputs@plt+0x2d4ac>
   36ba8:	ldr	r0, [sp]
   36bac:	ldr	r2, [sp, #4]
   36bb0:	ldr	r3, [r4]
   36bb4:	cmp	r2, r3
   36bb8:	bne	36bc4 <fputs@plt+0x2d4c4>
   36bbc:	add	sp, sp, #12
   36bc0:	pop	{r4, r5, pc}
   36bc4:	bl	95d4 <__stack_chk_fail@plt>
   36bc8:	push	{r4, r5, r6, lr}
   36bcc:	mov	r4, r0
   36bd0:	mov	r5, r1
   36bd4:	ldr	r0, [r0, #32]
   36bd8:	ldr	r1, [r4, #28]
   36bdc:	mov	r6, r2
   36be0:	bl	36ad8 <fputs@plt+0x2d3d8>
   36be4:	ldr	r1, [r4, #28]
   36be8:	rsb	r3, r0, #0
   36bec:	ldr	r0, [r4, #32]
   36bf0:	str	r3, [r5]
   36bf4:	bl	36b50 <fputs@plt+0x2d450>
   36bf8:	str	r0, [r6]
   36bfc:	pop	{r4, r5, r6, pc}
   36c00:	push	{r4, lr}
   36c04:	movw	r4, #3232	; 0xca0
   36c08:	movt	r4, #7
   36c0c:	sub	sp, sp, #8
   36c10:	mov	r3, r0
   36c14:	ldr	r0, [r0, #8]
   36c18:	ldr	ip, [r4]
   36c1c:	ldr	r2, [r3, #12]
   36c20:	ldr	r3, [r3, #44]	; 0x2c
   36c24:	str	ip, [sp, #4]
   36c28:	bl	44e78 <fputs@plt+0x3b778>
   36c2c:	mov	r1, r0
   36c30:	mov	r0, sp
   36c34:	bl	408ac <fputs@plt+0x371ac>
   36c38:	ldr	r2, [sp, #4]
   36c3c:	ldr	r3, [r4]
   36c40:	ldr	r0, [sp]
   36c44:	cmp	r2, r3
   36c48:	bne	36c54 <fputs@plt+0x2d554>
   36c4c:	add	sp, sp, #8
   36c50:	pop	{r4, pc}
   36c54:	bl	95d4 <__stack_chk_fail@plt>
   36c58:	push	{r3, lr}
   36c5c:	mov	r3, r0
   36c60:	ldr	r1, [r3, #28]
   36c64:	ldr	r0, [r0, #32]
   36c68:	bl	36c00 <fputs@plt+0x2d500>
   36c6c:	pop	{r3, pc}
   36c70:	push	{r4, lr}
   36c74:	movw	r4, #3232	; 0xca0
   36c78:	movt	r4, #7
   36c7c:	sub	sp, sp, #8
   36c80:	mov	r3, r0
   36c84:	ldr	r0, [r0, #8]
   36c88:	ldr	ip, [r4]
   36c8c:	ldr	r2, [r3, #12]
   36c90:	str	ip, [sp, #4]
   36c94:	bl	44fc4 <fputs@plt+0x3b8c4>
   36c98:	mov	r1, r0
   36c9c:	mov	r0, sp
   36ca0:	bl	408ac <fputs@plt+0x371ac>
   36ca4:	ldr	r2, [sp, #4]
   36ca8:	ldr	r3, [r4]
   36cac:	ldr	r0, [sp]
   36cb0:	cmp	r2, r3
   36cb4:	bne	36cc0 <fputs@plt+0x2d5c0>
   36cb8:	add	sp, sp, #8
   36cbc:	pop	{r4, pc}
   36cc0:	bl	95d4 <__stack_chk_fail@plt>
   36cc4:	push	{r3, lr}
   36cc8:	mov	r3, r0
   36ccc:	ldr	r1, [r3, #28]
   36cd0:	ldr	r0, [r0, #32]
   36cd4:	bl	36c70 <fputs@plt+0x2d570>
   36cd8:	pop	{r3, pc}
   36cdc:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   36ce0:	mov	r4, r1
   36ce4:	mov	r6, r0
   36ce8:	mov	r1, r2
   36cec:	mov	r0, r4
   36cf0:	mov	r5, r2
   36cf4:	bl	36ad8 <fputs@plt+0x2d3d8>
   36cf8:	movw	r7, #45504	; 0xb1c0
   36cfc:	movt	r7, #6
   36d00:	mov	r1, r5
   36d04:	movw	r8, #45508	; 0xb1c4
   36d08:	movt	r8, #6
   36d0c:	ldr	r9, [r7]
   36d10:	mul	r9, r9, r0
   36d14:	mov	r0, r4
   36d18:	bl	36a34 <fputs@plt+0x2d334>
   36d1c:	ldr	sl, [r8]
   36d20:	mov	r1, r5
   36d24:	mul	sl, sl, r0
   36d28:	mov	r0, r4
   36d2c:	bl	36c70 <fputs@plt+0x2d570>
   36d30:	ldr	r3, [r8]
   36d34:	mov	r1, r5
   36d38:	mla	r5, r3, r0, sl
   36d3c:	mov	r0, r4
   36d40:	bl	36b50 <fputs@plt+0x2d450>
   36d44:	ldr	r4, [r7]
   36d48:	ldr	r1, [r6, #40]	; 0x28
   36d4c:	rsb	r1, r9, r1
   36d50:	mul	r4, r4, r0
   36d54:	ldr	r0, [r6, #44]	; 0x2c
   36d58:	bl	20b0c <fputs@plt+0x1740c>
   36d5c:	ldr	r0, [r6, #44]	; 0x2c
   36d60:	ldr	r1, [r6, #40]	; 0x28
   36d64:	add	r0, r5, r0
   36d68:	add	r1, r4, r1
   36d6c:	pop	{r4, r5, r6, r7, r8, r9, sl, lr}
   36d70:	b	20b0c <fputs@plt+0x1740c>
   36d74:	push	{r4, lr}
   36d78:	movw	r4, #3232	; 0xca0
   36d7c:	movt	r4, #7
   36d80:	sub	sp, sp, #8
   36d84:	mov	r3, r0
   36d88:	ldr	r0, [r0, #8]
   36d8c:	ldr	ip, [r4]
   36d90:	ldr	r2, [r3, #12]
   36d94:	str	ip, [sp, #4]
   36d98:	bl	45098 <fputs@plt+0x3b998>
   36d9c:	mov	r1, r0
   36da0:	mov	r0, sp
   36da4:	bl	408ac <fputs@plt+0x371ac>
   36da8:	ldr	r2, [sp, #4]
   36dac:	ldr	r3, [r4]
   36db0:	ldr	r0, [sp]
   36db4:	cmp	r2, r3
   36db8:	bne	36dc4 <fputs@plt+0x2d6c4>
   36dbc:	add	sp, sp, #8
   36dc0:	pop	{r4, pc}
   36dc4:	bl	95d4 <__stack_chk_fail@plt>
   36dc8:	push	{r3, lr}
   36dcc:	mov	r3, r0
   36dd0:	ldr	r1, [r3, #28]
   36dd4:	ldr	r0, [r0, #32]
   36dd8:	bl	36d74 <fputs@plt+0x2d674>
   36ddc:	pop	{r3, pc}
   36de0:	push	{r4, lr}
   36de4:	movw	r4, #3232	; 0xca0
   36de8:	movt	r4, #7
   36dec:	sub	sp, sp, #8
   36df0:	mov	r3, r0
   36df4:	ldr	r0, [r0, #8]
   36df8:	ldr	ip, [r4]
   36dfc:	ldr	r2, [r3, #12]
   36e00:	str	ip, [sp, #4]
   36e04:	bl	4516c <fputs@plt+0x3ba6c>
   36e08:	mov	r1, r0
   36e0c:	mov	r0, sp
   36e10:	bl	408ac <fputs@plt+0x371ac>
   36e14:	ldr	r2, [sp, #4]
   36e18:	ldr	r3, [r4]
   36e1c:	ldr	r0, [sp]
   36e20:	cmp	r2, r3
   36e24:	bne	36e30 <fputs@plt+0x2d730>
   36e28:	add	sp, sp, #8
   36e2c:	pop	{r4, pc}
   36e30:	bl	95d4 <__stack_chk_fail@plt>
   36e34:	push	{r3, lr}
   36e38:	mov	r3, r0
   36e3c:	ldr	r1, [r3, #28]
   36e40:	ldr	r0, [r0, #32]
   36e44:	bl	36de0 <fputs@plt+0x2d6e0>
   36e48:	pop	{r3, pc}
   36e4c:	push	{r3, r4, r5, lr}
   36e50:	mov	r4, r0
   36e54:	ldr	r0, [r0, #20]
   36e58:	cmp	r0, #0
   36e5c:	popeq	{r3, r4, r5, pc}
   36e60:	ldrb	r3, [r1, #24]
   36e64:	cmp	r3, #102	; 0x66
   36e68:	beq	36e94 <fputs@plt+0x2d794>
   36e6c:	cmp	r0, #2
   36e70:	beq	36e8c <fputs@plt+0x2d78c>
   36e74:	movw	r5, #14944	; 0x3a60
   36e78:	movt	r5, #7
   36e7c:	ldr	r1, [r1, #60]	; 0x3c
   36e80:	ldr	r3, [r5, #60]	; 0x3c
   36e84:	cmp	r1, r3
   36e88:	beq	36edc <fputs@plt+0x2d7dc>
   36e8c:	mov	r0, #0
   36e90:	pop	{r3, r4, r5, pc}
   36e94:	ldrb	r3, [r2, #24]
   36e98:	cmp	r3, #105	; 0x69
   36e9c:	beq	36f34 <fputs@plt+0x2d834>
   36ea0:	cmp	r3, #108	; 0x6c
   36ea4:	beq	36f84 <fputs@plt+0x2d884>
   36ea8:	cmp	r3, #102	; 0x66
   36eac:	bne	36e8c <fputs@plt+0x2d78c>
   36eb0:	ldr	r0, [r4, #8]
   36eb4:	mov	r1, #1
   36eb8:	bl	45458 <fputs@plt+0x3bd58>
   36ebc:	cmp	r0, #0
   36ec0:	beq	36e8c <fputs@plt+0x2d78c>
   36ec4:	movw	r3, #14944	; 0x3a60
   36ec8:	movt	r3, #7
   36ecc:	ldr	r0, [r3, #60]	; 0x3c
   36ed0:	bl	2221c <fputs@plt+0x18b1c>
   36ed4:	mov	r5, r0
   36ed8:	b	36f10 <fputs@plt+0x2d810>
   36edc:	ldrb	r3, [r2, #24]
   36ee0:	cmp	r3, #105	; 0x69
   36ee4:	beq	36f60 <fputs@plt+0x2d860>
   36ee8:	cmp	r3, #108	; 0x6c
   36eec:	bne	36e8c <fputs@plt+0x2d78c>
   36ef0:	ldr	r0, [r4, #8]
   36ef4:	mov	r1, #16
   36ef8:	bl	45458 <fputs@plt+0x3bd58>
   36efc:	cmp	r0, #0
   36f00:	beq	36e8c <fputs@plt+0x2d78c>
   36f04:	ldr	r0, [r5, #76]	; 0x4c
   36f08:	bl	2221c <fputs@plt+0x18b1c>
   36f0c:	mov	r5, r0
   36f10:	cmp	r5, #0
   36f14:	beq	36e8c <fputs@plt+0x2d78c>
   36f18:	ldr	r0, [r4, #8]
   36f1c:	mov	r1, r5
   36f20:	bl	44ca8 <fputs@plt+0x3b5a8>
   36f24:	cmp	r0, #0
   36f28:	beq	36e8c <fputs@plt+0x2d78c>
   36f2c:	mov	r0, r5
   36f30:	pop	{r3, r4, r5, pc}
   36f34:	ldr	r0, [r4, #8]
   36f38:	mov	r1, #2
   36f3c:	bl	45458 <fputs@plt+0x3bd58>
   36f40:	cmp	r0, #0
   36f44:	beq	36e8c <fputs@plt+0x2d78c>
   36f48:	movw	r3, #14944	; 0x3a60
   36f4c:	movt	r3, #7
   36f50:	ldr	r0, [r3, #64]	; 0x40
   36f54:	bl	2221c <fputs@plt+0x18b1c>
   36f58:	mov	r5, r0
   36f5c:	b	36f10 <fputs@plt+0x2d810>
   36f60:	ldr	r0, [r4, #8]
   36f64:	mov	r1, #8
   36f68:	bl	45458 <fputs@plt+0x3bd58>
   36f6c:	cmp	r0, #0
   36f70:	beq	36e8c <fputs@plt+0x2d78c>
   36f74:	ldr	r0, [r5, #72]	; 0x48
   36f78:	bl	2221c <fputs@plt+0x18b1c>
   36f7c:	mov	r5, r0
   36f80:	b	36f10 <fputs@plt+0x2d810>
   36f84:	ldr	r0, [r4, #8]
   36f88:	mov	r1, #4
   36f8c:	bl	45458 <fputs@plt+0x3bd58>
   36f90:	cmp	r0, #0
   36f94:	beq	36e8c <fputs@plt+0x2d78c>
   36f98:	movw	r3, #14944	; 0x3a60
   36f9c:	movt	r3, #7
   36fa0:	ldr	r0, [r3, #68]	; 0x44
   36fa4:	bl	2221c <fputs@plt+0x18b1c>
   36fa8:	mov	r5, r0
   36fac:	b	36f10 <fputs@plt+0x2d810>
   36fb0:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   36fb4:	movw	r6, #3232	; 0xca0
   36fb8:	movt	r6, #7
   36fbc:	mov	lr, r1
   36fc0:	mov	r4, #0
   36fc4:	mov	r5, r0
   36fc8:	str	r4, [r0, #12]
   36fcc:	mov	ip, r0
   36fd0:	str	r4, [r0, #28]
   36fd4:	movw	r7, #14944	; 0x3a60
   36fd8:	str	r4, [r0, #32]
   36fdc:	movt	r7, #7
   36fe0:	str	r4, [r0, #36]	; 0x24
   36fe4:	sub	sp, sp, #56	; 0x38
   36fe8:	ldr	sl, [r6]
   36fec:	mov	r8, #1
   36ff0:	str	r4, [r0]
   36ff4:	ldm	lr!, {r0, r1, r2, r3}
   36ff8:	ldr	r9, [r7, #80]	; 0x50
   36ffc:	str	sl, [sp, #52]	; 0x34
   37000:	stmia	ip!, {r0, r1, r2, r3}
   37004:	ldm	lr!, {r0, r1, r2, r3}
   37008:	stmia	ip!, {r0, r1, r2, r3}
   3700c:	ldm	lr, {r0, r1, r2, r3}
   37010:	stm	ip, {r0, r1, r2, r3}
   37014:	str	r9, [r5, #48]	; 0x30
   37018:	ldr	r2, [r5, #40]	; 0x28
   3701c:	ldr	r3, [r5, #12]
   37020:	ldr	lr, [r5, #4]
   37024:	ldr	ip, [r5, #8]
   37028:	cmp	r2, r3
   3702c:	ldr	r0, [r5, #44]	; 0x2c
   37030:	ldr	r1, [r5]
   37034:	strb	r4, [sp, #20]
   37038:	strb	r4, [sp, #21]
   3703c:	str	r4, [sp, #32]
   37040:	str	r4, [sp, #36]	; 0x24
   37044:	str	r4, [sp, #40]	; 0x28
   37048:	str	r2, [sp, #44]	; 0x2c
   3704c:	streq	r4, [sp, #44]	; 0x2c
   37050:	mov	r4, r5
   37054:	str	r5, [r7, #80]	; 0x50
   37058:	str	r3, [sp, #16]
   3705c:	str	lr, [sp, #8]
   37060:	str	ip, [sp, #12]
   37064:	str	r0, [sp, #48]	; 0x30
   37068:	str	r1, [sp, #4]
   3706c:	str	r8, [sp, #24]
   37070:	str	r8, [sp, #28]
   37074:	mov	r0, r4
   37078:	add	r1, sp, #4
   3707c:	bl	368b8 <fputs@plt+0x2d1b8>
   37080:	cmp	r0, #0
   37084:	bne	370a8 <fputs@plt+0x2d9a8>
   37088:	ldr	r4, [r4, #48]	; 0x30
   3708c:	cmp	r4, #0
   37090:	bne	37074 <fputs@plt+0x2d974>
   37094:	mov	r0, #56	; 0x38
   37098:	bl	49000 <_Znwj@@Base>
   3709c:	add	r1, sp, #4
   370a0:	mov	r4, r0
   370a4:	bl	36fb0 <fputs@plt+0x2d8b0>
   370a8:	ldr	r2, [sp, #52]	; 0x34
   370ac:	mov	r0, r5
   370b0:	ldr	r3, [r6]
   370b4:	str	r4, [r5, #52]	; 0x34
   370b8:	cmp	r2, r3
   370bc:	bne	370c8 <fputs@plt+0x2d9c8>
   370c0:	add	sp, sp, #56	; 0x38
   370c4:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   370c8:	bl	95d4 <__stack_chk_fail@plt>
   370cc:	mov	r0, r4
   370d0:	bl	49050 <_ZdlPv@@Base>
   370d4:	bl	9460 <__cxa_end_cleanup@plt>
   370d8:	push	{r3, r4, r5, lr}
   370dc:	movw	r3, #14944	; 0x3a60
   370e0:	movt	r3, #7
   370e4:	mov	r5, r0
   370e8:	ldr	r4, [r3, #80]	; 0x50
   370ec:	cmp	r4, #0
   370f0:	bne	37104 <fputs@plt+0x2da04>
   370f4:	b	37120 <fputs@plt+0x2da20>
   370f8:	ldr	r4, [r4, #48]	; 0x30
   370fc:	cmp	r4, #0
   37100:	beq	37120 <fputs@plt+0x2da20>
   37104:	mov	r0, r4
   37108:	mov	r1, r5
   3710c:	bl	368b8 <fputs@plt+0x2d1b8>
   37110:	cmp	r0, #0
   37114:	beq	370f8 <fputs@plt+0x2d9f8>
   37118:	mov	r0, r4
   3711c:	pop	{r3, r4, r5, pc}
   37120:	mov	r0, #56	; 0x38
   37124:	bl	49000 <_Znwj@@Base>
   37128:	mov	r1, r5
   3712c:	mov	r4, r0
   37130:	bl	36fb0 <fputs@plt+0x2d8b0>
   37134:	mov	r0, r4
   37138:	pop	{r3, r4, r5, pc}
   3713c:	mov	r0, r4
   37140:	bl	49050 <_ZdlPv@@Base>
   37144:	bl	9460 <__cxa_end_cleanup@plt>
   37148:	ldr	r3, [r0, #28]
   3714c:	mov	r0, r1
   37150:	mov	r1, r3
   37154:	b	95ec <fputc@plt>
   37158:	push	{r3, r4, r5, lr}
   3715c:	mov	r4, r0
   37160:	mov	r5, r1
   37164:	mov	r0, #60	; 0x3c
   37168:	ldr	r1, [r4, #28]
   3716c:	bl	95ec <fputc@plt>
   37170:	cmp	r5, #0
   37174:	beq	37184 <fputs@plt+0x2da84>
   37178:	mov	r0, r5
   3717c:	ldr	r1, [r4, #28]
   37180:	bl	9700 <fputs@plt>
   37184:	ldr	r1, [r4, #28]
   37188:	mov	r0, #62	; 0x3e
   3718c:	pop	{r3, r4, r5, lr}
   37190:	b	95ec <fputc@plt>
   37194:	ldr	r3, [r0, #28]
   37198:	ldrb	r0, [r3, #24]
   3719c:	cmp	r0, #0
   371a0:	bne	371b0 <fputs@plt+0x2dab0>
   371a4:	mov	r0, r1
   371a8:	ldr	r1, [r3, #60]	; 0x3c
   371ac:	b	37158 <fputs@plt+0x2da58>
   371b0:	ldr	r1, [r1, #28]
   371b4:	b	95ec <fputc@plt>
   371b8:	ldr	r3, [r0, #28]
   371bc:	ldrb	r0, [r3, #24]
   371c0:	cmp	r0, #0
   371c4:	bne	371d4 <fputs@plt+0x2dad4>
   371c8:	mov	r0, r1
   371cc:	ldr	r1, [r3, #60]	; 0x3c
   371d0:	b	37158 <fputs@plt+0x2da58>
   371d4:	ldr	r1, [r1, #28]
   371d8:	b	95ec <fputc@plt>
   371dc:	push	{r3, r4, r5, lr}
   371e0:	mov	r5, r0
   371e4:	mov	r4, r1
   371e8:	mov	r0, r1
   371ec:	ldr	r1, [r5, #28]
   371f0:	bl	96b8 <_IO_putc@plt>
   371f4:	cmp	r4, #10
   371f8:	popne	{r3, r4, r5, pc}
   371fc:	ldr	r1, [r5, #28]
   37200:	mov	r0, #43	; 0x2b
   37204:	pop	{r3, r4, r5, lr}
   37208:	b	96b8 <_IO_putc@plt>
   3720c:	ldr	r1, [r0, #28]
   37210:	mov	r0, #10
   37214:	b	96b8 <_IO_putc@plt>
   37218:	ldr	r3, [r0, #48]	; 0x30
   3721c:	push	{r4, r5, r6, lr}
   37220:	cmp	r3, #0
   37224:	mov	r4, r0
   37228:	bne	37328 <fputs@plt+0x2dc28>
   3722c:	ldr	r3, [r0, #32]
   37230:	ldr	r0, [r0, #44]	; 0x2c
   37234:	cmp	r3, r0
   37238:	beq	3729c <fputs@plt+0x2db9c>
   3723c:	rsb	r5, r0, r3
   37240:	cmp	r5, #0
   37244:	ble	37250 <fputs@plt+0x2db50>
   37248:	cmp	r3, r5
   3724c:	bgt	373f4 <fputs@plt+0x2dcf4>
   37250:	ldr	r1, [r4, #28]
   37254:	mov	r0, #72	; 0x48
   37258:	bl	96b8 <_IO_putc@plt>
   3725c:	ldr	r0, [r4, #32]
   37260:	bl	48f34 <fputs@plt+0x3f834>
   37264:	ldr	r6, [r4, #28]
   37268:	mov	r5, r0
   3726c:	ldrb	r0, [r0]
   37270:	cmp	r0, #0
   37274:	beq	37290 <fputs@plt+0x2db90>
   37278:	mov	r1, r6
   3727c:	bl	96b8 <_IO_putc@plt>
   37280:	ldrb	r0, [r5, #1]!
   37284:	cmp	r0, #0
   37288:	bne	37278 <fputs@plt+0x2db78>
   3728c:	ldr	r6, [r4, #28]
   37290:	mov	r1, r6
   37294:	mov	r0, #10
   37298:	bl	96b8 <_IO_putc@plt>
   3729c:	ldr	r3, [r4, #36]	; 0x24
   372a0:	ldr	r0, [r4, #40]	; 0x28
   372a4:	cmp	r3, r0
   372a8:	beq	37310 <fputs@plt+0x2dc10>
   372ac:	rsb	r5, r0, r3
   372b0:	cmp	r5, #0
   372b4:	ble	372c0 <fputs@plt+0x2dbc0>
   372b8:	cmp	r3, r5
   372bc:	bgt	373b4 <fputs@plt+0x2dcb4>
   372c0:	ldr	r1, [r4, #28]
   372c4:	mov	r0, #86	; 0x56
   372c8:	bl	96b8 <_IO_putc@plt>
   372cc:	ldr	r0, [r4, #36]	; 0x24
   372d0:	bl	48f34 <fputs@plt+0x3f834>
   372d4:	ldr	r6, [r4, #28]
   372d8:	mov	r5, r0
   372dc:	ldrb	r0, [r0]
   372e0:	cmp	r0, #0
   372e4:	beq	37300 <fputs@plt+0x2dc00>
   372e8:	mov	r1, r6
   372ec:	bl	96b8 <_IO_putc@plt>
   372f0:	ldrb	r0, [r5, #1]!
   372f4:	cmp	r0, #0
   372f8:	bne	372e8 <fputs@plt+0x2dbe8>
   372fc:	ldr	r6, [r4, #28]
   37300:	mov	r1, r6
   37304:	mov	r0, #10
   37308:	bl	96b8 <_IO_putc@plt>
   3730c:	ldr	r3, [r4, #36]	; 0x24
   37310:	ldr	r2, [r4, #32]
   37314:	mov	r1, #0
   37318:	str	r3, [r4, #40]	; 0x28
   3731c:	str	r1, [r4, #48]	; 0x30
   37320:	str	r2, [r4, #44]	; 0x2c
   37324:	pop	{r4, r5, r6, pc}
   37328:	ldr	r1, [r4, #28]
   3732c:	mov	r0, #86	; 0x56
   37330:	bl	96b8 <_IO_putc@plt>
   37334:	ldr	r0, [r4, #36]	; 0x24
   37338:	bl	48f34 <fputs@plt+0x3f834>
   3733c:	ldr	r6, [r4, #28]
   37340:	mov	r5, r0
   37344:	ldrb	r0, [r0]
   37348:	cmp	r0, #0
   3734c:	beq	37368 <fputs@plt+0x2dc68>
   37350:	mov	r1, r6
   37354:	bl	96b8 <_IO_putc@plt>
   37358:	ldrb	r0, [r5, #1]!
   3735c:	cmp	r0, #0
   37360:	bne	37350 <fputs@plt+0x2dc50>
   37364:	ldr	r6, [r4, #28]
   37368:	mov	r1, r6
   3736c:	mov	r0, #10
   37370:	bl	96b8 <_IO_putc@plt>
   37374:	ldr	r1, [r4, #28]
   37378:	mov	r0, #72	; 0x48
   3737c:	bl	96b8 <_IO_putc@plt>
   37380:	ldr	r0, [r4, #32]
   37384:	bl	48f34 <fputs@plt+0x3f834>
   37388:	ldr	r6, [r4, #28]
   3738c:	mov	r5, r0
   37390:	ldrb	r0, [r0]
   37394:	cmp	r0, #0
   37398:	beq	37300 <fputs@plt+0x2dc00>
   3739c:	mov	r1, r6
   373a0:	bl	96b8 <_IO_putc@plt>
   373a4:	ldrb	r0, [r5, #1]!
   373a8:	cmp	r0, #0
   373ac:	bne	3739c <fputs@plt+0x2dc9c>
   373b0:	b	372fc <fputs@plt+0x2dbfc>
   373b4:	ldr	r1, [r4, #28]
   373b8:	mov	r0, #118	; 0x76
   373bc:	bl	96b8 <_IO_putc@plt>
   373c0:	mov	r0, r5
   373c4:	bl	48f34 <fputs@plt+0x3f834>
   373c8:	ldr	r6, [r4, #28]
   373cc:	mov	r5, r0
   373d0:	ldrb	r0, [r0]
   373d4:	cmp	r0, #0
   373d8:	beq	37300 <fputs@plt+0x2dc00>
   373dc:	mov	r1, r6
   373e0:	bl	96b8 <_IO_putc@plt>
   373e4:	ldrb	r0, [r5, #1]!
   373e8:	cmp	r0, #0
   373ec:	bne	373dc <fputs@plt+0x2dcdc>
   373f0:	b	372fc <fputs@plt+0x2dbfc>
   373f4:	ldr	r1, [r4, #28]
   373f8:	mov	r0, #104	; 0x68
   373fc:	bl	96b8 <_IO_putc@plt>
   37400:	mov	r0, r5
   37404:	bl	48f34 <fputs@plt+0x3f834>
   37408:	ldr	r6, [r4, #28]
   3740c:	mov	r5, r0
   37410:	ldrb	r0, [r0]
   37414:	cmp	r0, #0
   37418:	beq	37290 <fputs@plt+0x2db90>
   3741c:	mov	r1, r6
   37420:	bl	96b8 <_IO_putc@plt>
   37424:	ldrb	r0, [r5, #1]!
   37428:	cmp	r0, #0
   3742c:	bne	3741c <fputs@plt+0x2dd1c>
   37430:	b	3728c <fputs@plt+0x2db8c>
   37434:	ldr	r3, [r0, #24]
   37438:	push	{r4, r5, r6, lr}
   3743c:	cmp	r3, #0
   37440:	mov	r5, r0
   37444:	beq	374cc <fputs@plt+0x2ddcc>
   37448:	ldr	r3, [r0, #344]	; 0x158
   3744c:	cmp	r3, #0
   37450:	popeq	{r4, r5, r6, pc}
   37454:	ldr	r3, [r0, #348]	; 0x15c
   37458:	cmp	r3, #0
   3745c:	bne	374d4 <fputs@plt+0x2ddd4>
   37460:	mov	r0, #116	; 0x74
   37464:	ldr	r1, [r5, #28]
   37468:	bl	96b8 <_IO_putc@plt>
   3746c:	ldr	r0, [r5, #32]
   37470:	ldr	r1, [r5, #36]	; 0x24
   37474:	bl	20b0c <fputs@plt+0x1740c>
   37478:	ldr	r3, [r5, #52]	; 0x34
   3747c:	ldr	r1, [r5, #36]	; 0x24
   37480:	ldr	r0, [r5, #32]
   37484:	rsb	r1, r3, r1
   37488:	bl	20b0c <fputs@plt+0x1740c>
   3748c:	ldr	r3, [r5, #344]	; 0x158
   37490:	cmp	r3, #0
   37494:	addgt	r6, r5, #87	; 0x57
   37498:	movgt	r4, #0
   3749c:	ble	374bc <fputs@plt+0x2ddbc>
   374a0:	ldrb	r0, [r6, #1]!
   374a4:	add	r4, r4, #1
   374a8:	ldr	r1, [r5, #28]
   374ac:	bl	96b8 <_IO_putc@plt>
   374b0:	ldr	r3, [r5, #344]	; 0x158
   374b4:	cmp	r4, r3
   374b8:	blt	374a0 <fputs@plt+0x2dda0>
   374bc:	mov	r0, #10
   374c0:	ldr	r1, [r5, #28]
   374c4:	bl	96b8 <_IO_putc@plt>
   374c8:	mov	r3, #0
   374cc:	str	r3, [r5, #344]	; 0x158
   374d0:	pop	{r4, r5, r6, pc}
   374d4:	ldr	r1, [r5, #28]
   374d8:	mov	r0, #117	; 0x75
   374dc:	bl	96b8 <_IO_putc@plt>
   374e0:	ldr	r0, [r5, #348]	; 0x15c
   374e4:	bl	48f34 <fputs@plt+0x3f834>
   374e8:	ldr	r6, [r5, #28]
   374ec:	mov	r4, r0
   374f0:	ldrb	r0, [r0]
   374f4:	cmp	r0, #0
   374f8:	beq	37514 <fputs@plt+0x2de14>
   374fc:	mov	r1, r6
   37500:	bl	96b8 <_IO_putc@plt>
   37504:	ldrb	r0, [r4, #1]!
   37508:	cmp	r0, #0
   3750c:	bne	374fc <fputs@plt+0x2ddfc>
   37510:	ldr	r6, [r5, #28]
   37514:	mov	r1, r6
   37518:	mov	r0, #32
   3751c:	bl	96b8 <_IO_putc@plt>
   37520:	b	3746c <fputs@plt+0x2dd6c>
   37524:	push	{r3, r4, r5, lr}
   37528:	mov	r5, r0
   3752c:	bl	37434 <fputs@plt+0x2dd34>
   37530:	mov	r0, r5
   37534:	movw	r4, #62028	; 0xf24c
   37538:	bl	37218 <fputs@plt+0x2db18>
   3753c:	ldr	r5, [r5, #28]
   37540:	movt	r4, #4
   37544:	mov	r0, #120	; 0x78
   37548:	mov	r1, r5
   3754c:	bl	96b8 <_IO_putc@plt>
   37550:	ldrb	r0, [r4, #1]!
   37554:	cmp	r0, #0
   37558:	bne	37548 <fputs@plt+0x2de48>
   3755c:	pop	{r3, r4, r5, pc}
   37560:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   37564:	movw	ip, #45508	; 0xb1c4
   37568:	movw	r9, #45504	; 0xb1c0
   3756c:	movt	ip, #6
   37570:	movt	r9, #6
   37574:	subs	r4, r3, #0
   37578:	ldr	ip, [ip]
   3757c:	movw	lr, #3232	; 0xca0
   37580:	ldr	r3, [r9]
   37584:	movt	lr, #7
   37588:	mov	r5, r0
   3758c:	sub	sp, sp, #28
   37590:	mul	r1, r1, ip
   37594:	ldr	r0, [lr]
   37598:	mul	r2, r2, r3
   3759c:	str	lr, [sp, #4]
   375a0:	str	r0, [sp, #20]
   375a4:	addne	r6, r5, #8
   375a8:	addne	r7, r5, #360	; 0x168
   375ac:	movne	r8, #1
   375b0:	str	r1, [r5, #32]
   375b4:	str	r2, [r5, #36]	; 0x24
   375b8:	bne	37668 <fputs@plt+0x2df68>
   375bc:	b	37710 <fputs@plt+0x2e010>
   375c0:	mov	r0, r5
   375c4:	bl	37434 <fputs@plt+0x2dd34>
   375c8:	mov	r0, r5
   375cc:	bl	37218 <fputs@plt+0x2db18>
   375d0:	ldr	r3, [r5]
   375d4:	mov	r0, r5
   375d8:	str	r8, [r5, #48]	; 0x30
   375dc:	ldr	r3, [r3, #12]
   375e0:	blx	r3
   375e4:	ldr	sl, [r5, #28]
   375e8:	ldr	fp, [r4, #12]
   375ec:	mov	r1, r7
   375f0:	add	r0, sp, #8
   375f4:	bl	49c58 <_ZdlPv@@Base+0xc08>
   375f8:	mov	r0, r6
   375fc:	mov	r1, sl
   37600:	mov	r2, fp
   37604:	add	r3, sp, #8
   37608:	bl	3003c <fputs@plt+0x2693c>
   3760c:	add	r0, sp, #8
   37610:	bl	49cb0 <_ZdlPv@@Base+0xc60>
   37614:	add	r0, sp, #8
   37618:	movw	r1, #63372	; 0xf78c
   3761c:	movt	r1, #4
   37620:	bl	49bc4 <_ZdlPv@@Base+0xb74>
   37624:	mov	r0, r7
   37628:	add	r1, sp, #8
   3762c:	bl	49cd0 <_ZdlPv@@Base+0xc80>
   37630:	add	r0, sp, #8
   37634:	bl	49cb0 <_ZdlPv@@Base+0xc60>
   37638:	ldr	r3, [r5]
   3763c:	mov	r0, r5
   37640:	ldr	r3, [r3, #12]
   37644:	blx	r3
   37648:	ldr	r3, [r4]
   3764c:	mov	r0, r4
   37650:	mov	r1, r5
   37654:	ldr	r3, [r3, #176]	; 0xb0
   37658:	blx	r3
   3765c:	ldr	r4, [r4, #4]
   37660:	cmp	r4, #0
   37664:	beq	37710 <fputs@plt+0x2e010>
   37668:	ldr	r2, [r4, #20]
   3766c:	ldr	r3, [r5, #356]	; 0x164
   37670:	cmp	r2, r3
   37674:	ble	37698 <fputs@plt+0x2df98>
   37678:	ldr	r1, [r4, #16]
   3767c:	cmp	r1, #0
   37680:	beq	376b0 <fputs@plt+0x2dfb0>
   37684:	mov	r0, r6
   37688:	bl	2fd48 <fputs@plt+0x26648>
   3768c:	ldr	r3, [r4, #20]
   37690:	mov	r2, r3
   37694:	str	r3, [r5, #356]	; 0x164
   37698:	cmp	r2, r3
   3769c:	bge	376b0 <fputs@plt+0x2dfb0>
   376a0:	mov	r0, r6
   376a4:	bl	2fdc0 <fputs@plt+0x266c0>
   376a8:	ldr	r3, [r4, #20]
   376ac:	str	r3, [r5, #356]	; 0x164
   376b0:	ldr	r3, [r5, #24]
   376b4:	cmp	r3, #0
   376b8:	bne	376d4 <fputs@plt+0x2dfd4>
   376bc:	ldr	r3, [r4]
   376c0:	mov	r0, r4
   376c4:	ldr	r3, [r3, #16]
   376c8:	blx	r3
   376cc:	cmp	r0, #0
   376d0:	beq	37648 <fputs@plt+0x2df48>
   376d4:	mov	r0, r6
   376d8:	ldr	r1, [r4, #12]
   376dc:	bl	30438 <fputs@plt+0x26d38>
   376e0:	cmp	r0, #0
   376e4:	bne	375c0 <fputs@plt+0x2dec0>
   376e8:	ldr	r3, [r4]
   376ec:	mov	r0, r4
   376f0:	ldr	r3, [r3, #20]
   376f4:	blx	r3
   376f8:	cmp	r0, #0
   376fc:	bne	375c0 <fputs@plt+0x2dec0>
   37700:	ldr	r3, [r4, #24]
   37704:	cmp	r3, #0
   37708:	bne	375c0 <fputs@plt+0x2dec0>
   3770c:	b	37648 <fputs@plt+0x2df48>
   37710:	mov	r0, r5
   37714:	bl	37434 <fputs@plt+0x2dd34>
   37718:	mov	r0, r5
   3771c:	bl	37218 <fputs@plt+0x2db18>
   37720:	mov	r2, #1
   37724:	mov	r3, #0
   37728:	str	r2, [r5, #48]	; 0x30
   3772c:	str	r3, [r5, #32]
   37730:	mov	r0, #110	; 0x6e
   37734:	ldr	r1, [r5, #28]
   37738:	bl	96b8 <_IO_putc@plt>
   3773c:	ldr	r0, [r9]
   37740:	ldr	r1, [sp, #64]	; 0x40
   37744:	mul	r0, r0, r1
   37748:	bl	48f34 <fputs@plt+0x3f834>
   3774c:	ldr	r6, [r5, #28]
   37750:	mov	r4, r0
   37754:	ldrb	r0, [r0]
   37758:	cmp	r0, #0
   3775c:	beq	37778 <fputs@plt+0x2e078>
   37760:	mov	r1, r6
   37764:	bl	96b8 <_IO_putc@plt>
   37768:	ldrb	r0, [r4, #1]!
   3776c:	cmp	r0, #0
   37770:	bne	37760 <fputs@plt+0x2e060>
   37774:	ldr	r6, [r5, #28]
   37778:	mov	r1, r6
   3777c:	mov	r0, #32
   37780:	bl	96b8 <_IO_putc@plt>
   37784:	ldr	r0, [r9]
   37788:	ldr	r3, [sp, #68]	; 0x44
   3778c:	mul	r0, r0, r3
   37790:	bl	48f34 <fputs@plt+0x3f834>
   37794:	ldr	r6, [r5, #28]
   37798:	mov	r4, r0
   3779c:	ldrb	r0, [r0]
   377a0:	cmp	r0, #0
   377a4:	beq	377c0 <fputs@plt+0x2e0c0>
   377a8:	mov	r1, r6
   377ac:	bl	96b8 <_IO_putc@plt>
   377b0:	ldrb	r0, [r4, #1]!
   377b4:	cmp	r0, #0
   377b8:	bne	377a8 <fputs@plt+0x2e0a8>
   377bc:	ldr	r6, [r5, #28]
   377c0:	mov	r1, r6
   377c4:	mov	r0, #10
   377c8:	bl	96b8 <_IO_putc@plt>
   377cc:	ldr	ip, [sp, #4]
   377d0:	ldr	r2, [sp, #20]
   377d4:	ldr	r3, [ip]
   377d8:	cmp	r2, r3
   377dc:	bne	377f4 <fputs@plt+0x2e0f4>
   377e0:	add	sp, sp, #28
   377e4:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   377e8:	add	r0, sp, #8
   377ec:	bl	49cb0 <_ZdlPv@@Base+0xc60>
   377f0:	bl	9460 <__cxa_end_cleanup@plt>
   377f4:	bl	95d4 <__stack_chk_fail@plt>
   377f8:	add	r0, sp, #8
   377fc:	bl	49cb0 <_ZdlPv@@Base+0xc60>
   37800:	bl	9460 <__cxa_end_cleanup@plt>
   37804:	push	{r4, lr}
   37808:	mov	r4, r0
   3780c:	bl	37434 <fputs@plt+0x2dd34>
   37810:	mov	r3, #1
   37814:	mov	r0, r4
   37818:	str	r3, [r4, #48]	; 0x30
   3781c:	pop	{r4, lr}
   37820:	b	37218 <fputs@plt+0x2db18>
   37824:	b	37434 <fputs@plt+0x2dd34>
   37828:	push	{r4, r5, r6, r7, r8, lr}
   3782c:	mov	r6, r0
   37830:	mov	r8, r1
   37834:	mov	r7, r2
   37838:	bl	37434 <fputs@plt+0x2dd34>
   3783c:	ldr	r5, [r6, #28]
   37840:	movw	r4, #7268	; 0x1c64
   37844:	movt	r4, #5
   37848:	mov	r0, #120	; 0x78
   3784c:	mov	r1, r5
   37850:	bl	96b8 <_IO_putc@plt>
   37854:	ldrb	r0, [r4, #1]!
   37858:	cmp	r0, #0
   3785c:	bne	3784c <fputs@plt+0x2e14c>
   37860:	cmp	r7, #0
   37864:	beq	37874 <fputs@plt+0x2e174>
   37868:	mov	r0, #60	; 0x3c
   3786c:	ldr	r1, [r6, #28]
   37870:	bl	96b8 <_IO_putc@plt>
   37874:	ldrb	r0, [r8]
   37878:	ldr	r5, [r6, #28]
   3787c:	cmp	r0, #0
   37880:	beq	378a0 <fputs@plt+0x2e1a0>
   37884:	mov	r4, r8
   37888:	mov	r1, r5
   3788c:	bl	96b8 <_IO_putc@plt>
   37890:	ldrb	r0, [r4, #1]!
   37894:	cmp	r0, #0
   37898:	bne	37888 <fputs@plt+0x2e188>
   3789c:	ldr	r5, [r6, #28]
   378a0:	cmp	r7, #0
   378a4:	beq	378b8 <fputs@plt+0x2e1b8>
   378a8:	mov	r1, r5
   378ac:	mov	r0, #62	; 0x3e
   378b0:	bl	96b8 <_IO_putc@plt>
   378b4:	ldr	r5, [r6, #28]
   378b8:	mov	r1, r5
   378bc:	mov	r0, #10
   378c0:	pop	{r4, r5, r6, r7, r8, lr}
   378c4:	b	96b8 <_IO_putc@plt>
   378c8:	push	{r3, r4, r5, r6, r7, lr}
   378cc:	mov	r5, r0
   378d0:	mov	r4, r1
   378d4:	mov	r6, r2
   378d8:	bl	37434 <fputs@plt+0x2dd34>
   378dc:	ldr	r3, [r5, #352]	; 0x160
   378e0:	cmp	r3, #0
   378e4:	moveq	r3, #1
   378e8:	streq	r3, [r5, #352]	; 0x160
   378ec:	beq	37904 <fputs@plt+0x2e204>
   378f0:	movw	r3, #15144	; 0x3b28
   378f4:	movt	r3, #7
   378f8:	ldr	r3, [r3]
   378fc:	cmp	r3, r6
   37900:	blt	379ac <fputs@plt+0x2e2ac>
   37904:	ldr	r2, [r5, #84]	; 0x54
   37908:	mov	r3, #0
   3790c:	mvn	r0, #0
   37910:	mov	r1, #1
   37914:	cmp	r2, r3
   37918:	str	r3, [r5, #64]	; 0x40
   3791c:	str	r3, [r5, #52]	; 0x34
   37920:	str	r3, [r5, #32]
   37924:	str	r3, [r5, #36]	; 0x24
   37928:	str	r3, [r5, #44]	; 0x2c
   3792c:	str	r3, [r5, #40]	; 0x28
   37930:	str	r0, [r5, #76]	; 0x4c
   37934:	str	r1, [r5, #48]	; 0x30
   37938:	ble	3795c <fputs@plt+0x2e25c>
   3793c:	movw	ip, #20012	; 0x4e2c
   37940:	movt	ip, #7
   37944:	ldr	r3, [r5, #80]	; 0x50
   37948:	ldr	ip, [ip]
   3794c:	add	r2, r3, r2, lsl #2
   37950:	str	ip, [r3], #4
   37954:	cmp	r3, r2
   37958:	bne	37950 <fputs@plt+0x2e250>
   3795c:	ldr	r1, [r5, #28]
   37960:	mov	r0, #112	; 0x70
   37964:	bl	96b8 <_IO_putc@plt>
   37968:	mov	r0, r4
   3796c:	bl	48f34 <fputs@plt+0x3f834>
   37970:	ldr	r6, [r5, #28]
   37974:	mov	r4, r0
   37978:	ldrb	r0, [r0]
   3797c:	cmp	r0, #0
   37980:	beq	3799c <fputs@plt+0x2e29c>
   37984:	mov	r1, r6
   37988:	bl	96b8 <_IO_putc@plt>
   3798c:	ldrb	r0, [r4, #1]!
   37990:	cmp	r0, #0
   37994:	bne	37984 <fputs@plt+0x2e284>
   37998:	ldr	r6, [r5, #28]
   3799c:	mov	r1, r6
   379a0:	mov	r0, #10
   379a4:	pop	{r3, r4, r5, r6, r7, lr}
   379a8:	b	96b8 <_IO_putc@plt>
   379ac:	ldr	r1, [r5, #28]
   379b0:	mov	r0, #86	; 0x56
   379b4:	bl	96b8 <_IO_putc@plt>
   379b8:	movw	r3, #45504	; 0xb1c0
   379bc:	movt	r3, #6
   379c0:	ldr	r0, [r3]
   379c4:	mul	r0, r0, r6
   379c8:	bl	48f34 <fputs@plt+0x3f834>
   379cc:	ldr	r7, [r5, #28]
   379d0:	mov	r6, r0
   379d4:	ldrb	r0, [r0]
   379d8:	cmp	r0, #0
   379dc:	beq	379f8 <fputs@plt+0x2e2f8>
   379e0:	mov	r1, r7
   379e4:	bl	96b8 <_IO_putc@plt>
   379e8:	ldrb	r0, [r6, #1]!
   379ec:	cmp	r0, #0
   379f0:	bne	379e0 <fputs@plt+0x2e2e0>
   379f4:	ldr	r7, [r5, #28]
   379f8:	mov	r1, r7
   379fc:	mov	r0, #10
   37a00:	bl	96b8 <_IO_putc@plt>
   37a04:	b	37904 <fputs@plt+0x2e204>
   37a08:	push	{r4, r5, r6, r7, r8, lr}
   37a0c:	movw	ip, #45504	; 0xb1c0
   37a10:	movw	lr, #45508	; 0xb1c4
   37a14:	movt	ip, #6
   37a18:	movt	lr, #6
   37a1c:	movw	r6, #3232	; 0xca0
   37a20:	ldr	ip, [ip]
   37a24:	movt	r6, #7
   37a28:	ldr	lr, [lr]
   37a2c:	mov	r8, r3
   37a30:	ldr	r3, [r6]
   37a34:	sub	sp, sp, #40	; 0x28
   37a38:	mul	r2, r2, ip
   37a3c:	mov	r4, r0
   37a40:	mul	r1, r1, lr
   37a44:	str	r3, [sp, #36]	; 0x24
   37a48:	str	r2, [r0, #36]	; 0x24
   37a4c:	str	r1, [r0, #32]
   37a50:	bl	37434 <fputs@plt+0x2dd34>
   37a54:	mov	r0, r4
   37a58:	bl	37218 <fputs@plt+0x2db18>
   37a5c:	bl	96e8 <__errno_location@plt>
   37a60:	mov	ip, #0
   37a64:	mov	r1, r8
   37a68:	mov	r2, ip
   37a6c:	mov	r3, ip
   37a70:	str	ip, [r0]
   37a74:	mov	r7, r0
   37a78:	movw	r0, #6368	; 0x18e0
   37a7c:	movt	r0, #7
   37a80:	bl	49808 <_ZdlPv@@Base+0x7b8>
   37a84:	subs	r5, r0, #0
   37a88:	bne	37a9c <fputs@plt+0x2e39c>
   37a8c:	b	37b14 <fputs@plt+0x2e414>
   37a90:	uxtb	r0, r0
   37a94:	ldr	r1, [r4, #28]
   37a98:	bl	96b8 <_IO_putc@plt>
   37a9c:	mov	r0, r5
   37aa0:	bl	940c <_IO_getc@plt>
   37aa4:	cmn	r0, #1
   37aa8:	bne	37a90 <fputs@plt+0x2e390>
   37aac:	mov	r0, r5
   37ab0:	bl	93dc <fclose@plt>
   37ab4:	ldr	r2, [r4, #84]	; 0x54
   37ab8:	mov	r3, #0
   37abc:	mov	r1, #1
   37ac0:	str	r3, [r4, #52]	; 0x34
   37ac4:	cmp	r2, r3
   37ac8:	str	r3, [r4, #64]	; 0x40
   37acc:	str	r1, [r4, #48]	; 0x30
   37ad0:	mvn	r3, #0
   37ad4:	str	r3, [r4, #76]	; 0x4c
   37ad8:	ble	37afc <fputs@plt+0x2e3fc>
   37adc:	movw	r1, #20012	; 0x4e2c
   37ae0:	movt	r1, #7
   37ae4:	ldr	r3, [r4, #80]	; 0x50
   37ae8:	ldr	r1, [r1]
   37aec:	add	r2, r3, r2, lsl #2
   37af0:	str	r1, [r3], #4
   37af4:	cmp	r3, r2
   37af8:	bne	37af0 <fputs@plt+0x2e3f0>
   37afc:	ldr	r2, [sp, #36]	; 0x24
   37b00:	ldr	r3, [r6]
   37b04:	cmp	r2, r3
   37b08:	bne	37b54 <fputs@plt+0x2e454>
   37b0c:	add	sp, sp, #40	; 0x28
   37b10:	pop	{r4, r5, r6, r7, r8, pc}
   37b14:	mov	r1, r8
   37b18:	mov	r0, sp
   37b1c:	bl	440a0 <fputs@plt+0x3a9a0>
   37b20:	ldr	r0, [r7]
   37b24:	bl	9358 <strerror@plt>
   37b28:	mov	r1, r0
   37b2c:	add	r0, sp, #16
   37b30:	bl	440a0 <fputs@plt+0x3a9a0>
   37b34:	mov	r1, sp
   37b38:	add	r2, sp, #16
   37b3c:	movw	r0, #60176	; 0xeb10
   37b40:	movw	r3, #18728	; 0x4928
   37b44:	movt	r0, #4
   37b48:	movt	r3, #7
   37b4c:	bl	21c14 <fputs@plt+0x18514>
   37b50:	b	37ab4 <fputs@plt+0x2e3b4>
   37b54:	bl	95d4 <__stack_chk_fail@plt>
   37b58:	push	{r3, r4, r5, r6, r7, lr}
   37b5c:	mov	r7, r1
   37b60:	mov	r6, r0
   37b64:	bl	37434 <fputs@plt+0x2dd34>
   37b68:	movw	r3, #15144	; 0x3b28
   37b6c:	movt	r3, #7
   37b70:	ldr	r3, [r3]
   37b74:	cmp	r3, r7
   37b78:	bge	37bf8 <fputs@plt+0x2e4f8>
   37b7c:	ldr	r5, [r6, #28]
   37b80:	movw	r4, #7276	; 0x1c6c
   37b84:	movt	r4, #5
   37b88:	mov	r0, #120	; 0x78
   37b8c:	mov	r1, r5
   37b90:	bl	96b8 <_IO_putc@plt>
   37b94:	ldrb	r0, [r4, #1]!
   37b98:	cmp	r0, #0
   37b9c:	bne	37b8c <fputs@plt+0x2e48c>
   37ba0:	ldr	r1, [r6, #28]
   37ba4:	mov	r0, #86	; 0x56
   37ba8:	bl	96b8 <_IO_putc@plt>
   37bac:	movw	r3, #45504	; 0xb1c0
   37bb0:	movt	r3, #6
   37bb4:	ldr	r0, [r3]
   37bb8:	mul	r0, r0, r7
   37bbc:	bl	48f34 <fputs@plt+0x3f834>
   37bc0:	ldr	r5, [r6, #28]
   37bc4:	mov	r4, r0
   37bc8:	ldrb	r0, [r0]
   37bcc:	cmp	r0, #0
   37bd0:	beq	37bec <fputs@plt+0x2e4ec>
   37bd4:	mov	r1, r5
   37bd8:	bl	96b8 <_IO_putc@plt>
   37bdc:	ldrb	r0, [r4, #1]!
   37be0:	cmp	r0, #0
   37be4:	bne	37bd4 <fputs@plt+0x2e4d4>
   37be8:	ldr	r5, [r6, #28]
   37bec:	mov	r1, r5
   37bf0:	mov	r0, #10
   37bf4:	bl	96b8 <_IO_putc@plt>
   37bf8:	ldr	r5, [r6, #28]
   37bfc:	movw	r4, #7288	; 0x1c78
   37c00:	movt	r4, #5
   37c04:	mov	r0, #120	; 0x78
   37c08:	mov	r1, r5
   37c0c:	bl	96b8 <_IO_putc@plt>
   37c10:	ldrb	r0, [r4, #1]!
   37c14:	cmp	r0, #0
   37c18:	bne	37c08 <fputs@plt+0x2e508>
   37c1c:	pop	{r3, r4, r5, r6, r7, pc}
   37c20:	ldr	r3, [r0, #24]
   37c24:	cmp	r3, #0
   37c28:	bxeq	lr
   37c2c:	b	36cdc <fputs@plt+0x2d5dc>
   37c30:	push	{r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
   37c34:	mov	r4, r0
   37c38:	ldr	r3, [r0, #64]	; 0x40
   37c3c:	mov	r6, r1
   37c40:	cmp	r3, r1
   37c44:	popeq	{r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
   37c48:	bl	37434 <fputs@plt+0x2dd34>
   37c4c:	ldr	r5, [r6, #4]
   37c50:	ldr	r3, [r4, #84]	; 0x54
   37c54:	ldr	r7, [r6]
   37c58:	cmp	r5, r3
   37c5c:	bge	37ef0 <fputs@plt+0x2e7f0>
   37c60:	ldr	r3, [r4, #80]	; 0x50
   37c64:	lsl	r8, r5, #2
   37c68:	ldr	r3, [r3, r5, lsl #2]
   37c6c:	cmp	r7, r3
   37c70:	beq	37d24 <fputs@plt+0x2e624>
   37c74:	ldr	sl, [r4, #28]
   37c78:	movw	r9, #7320	; 0x1c98
   37c7c:	movt	r9, #5
   37c80:	mov	r0, #120	; 0x78
   37c84:	mov	r1, sl
   37c88:	bl	96b8 <_IO_putc@plt>
   37c8c:	ldrb	r0, [r9, #1]!
   37c90:	cmp	r0, #0
   37c94:	bne	37c84 <fputs@plt+0x2e584>
   37c98:	mov	r0, r5
   37c9c:	bl	48f34 <fputs@plt+0x3f834>
   37ca0:	ldr	sl, [r4, #28]
   37ca4:	mov	r9, r0
   37ca8:	ldrb	r0, [r0]
   37cac:	cmp	r0, #0
   37cb0:	beq	37ccc <fputs@plt+0x2e5cc>
   37cb4:	mov	r1, sl
   37cb8:	bl	96b8 <_IO_putc@plt>
   37cbc:	ldrb	r0, [r9, #1]!
   37cc0:	cmp	r0, #0
   37cc4:	bne	37cb4 <fputs@plt+0x2e5b4>
   37cc8:	ldr	sl, [r4, #28]
   37ccc:	mov	r1, sl
   37cd0:	mov	r0, #32
   37cd4:	bl	96b8 <_IO_putc@plt>
   37cd8:	ldrb	r0, [r7]
   37cdc:	ldr	sl, [r4, #28]
   37ce0:	cmp	r0, #0
   37ce4:	beq	37d04 <fputs@plt+0x2e604>
   37ce8:	mov	r9, r7
   37cec:	mov	r1, sl
   37cf0:	bl	96b8 <_IO_putc@plt>
   37cf4:	ldrb	r0, [r9, #1]!
   37cf8:	cmp	r0, #0
   37cfc:	bne	37cec <fputs@plt+0x2e5ec>
   37d00:	ldr	sl, [r4, #28]
   37d04:	mov	r1, sl
   37d08:	mov	r0, #10
   37d0c:	bl	96b8 <_IO_putc@plt>
   37d10:	ldr	fp, [r4, #84]	; 0x54
   37d14:	cmp	r5, fp
   37d18:	bge	37f0c <fputs@plt+0x2e80c>
   37d1c:	ldr	r3, [r4, #80]	; 0x50
   37d20:	str	r7, [r3, r8]
   37d24:	ldr	r3, [r4, #76]	; 0x4c
   37d28:	cmp	r5, r3
   37d2c:	beq	37d80 <fputs@plt+0x2e680>
   37d30:	ldr	r1, [r4, #28]
   37d34:	mov	r0, #102	; 0x66
   37d38:	bl	96b8 <_IO_putc@plt>
   37d3c:	mov	r0, r5
   37d40:	bl	48f34 <fputs@plt+0x3f834>
   37d44:	ldr	r8, [r4, #28]
   37d48:	mov	r7, r0
   37d4c:	ldrb	r0, [r0]
   37d50:	cmp	r0, #0
   37d54:	beq	37d70 <fputs@plt+0x2e670>
   37d58:	mov	r1, r8
   37d5c:	bl	96b8 <_IO_putc@plt>
   37d60:	ldrb	r0, [r7, #1]!
   37d64:	cmp	r0, #0
   37d68:	bne	37d58 <fputs@plt+0x2e658>
   37d6c:	ldr	r8, [r4, #28]
   37d70:	mov	r1, r8
   37d74:	mov	r0, #10
   37d78:	bl	96b8 <_IO_putc@plt>
   37d7c:	str	r5, [r4, #76]	; 0x4c
   37d80:	ldr	r0, [r6, #8]
   37d84:	bl	4527c <fputs@plt+0x3bb7c>
   37d88:	subs	r1, r0, #0
   37d8c:	ldreq	r8, [r6, #12]
   37d90:	bne	37ef8 <fputs@plt+0x2e7f8>
   37d94:	ldr	r3, [r4, #52]	; 0x34
   37d98:	cmp	r3, r8
   37d9c:	beq	37df0 <fputs@plt+0x2e6f0>
   37da0:	ldr	r1, [r4, #28]
   37da4:	mov	r0, #115	; 0x73
   37da8:	bl	96b8 <_IO_putc@plt>
   37dac:	mov	r0, r8
   37db0:	bl	48f34 <fputs@plt+0x3f834>
   37db4:	ldr	r7, [r4, #28]
   37db8:	mov	r5, r0
   37dbc:	ldrb	r0, [r0]
   37dc0:	cmp	r0, #0
   37dc4:	beq	37de0 <fputs@plt+0x2e6e0>
   37dc8:	mov	r1, r7
   37dcc:	bl	96b8 <_IO_putc@plt>
   37dd0:	ldrb	r0, [r5, #1]!
   37dd4:	cmp	r0, #0
   37dd8:	bne	37dc8 <fputs@plt+0x2e6c8>
   37ddc:	ldr	r7, [r4, #28]
   37de0:	mov	r1, r7
   37de4:	mov	r0, #10
   37de8:	bl	96b8 <_IO_putc@plt>
   37dec:	str	r8, [r4, #52]	; 0x34
   37df0:	ldr	r8, [r6, #44]	; 0x2c
   37df4:	ldr	r3, [r4, #56]	; 0x38
   37df8:	cmp	r8, r3
   37dfc:	beq	37e68 <fputs@plt+0x2e768>
   37e00:	ldr	r7, [r4, #28]
   37e04:	movw	r5, #7296	; 0x1c80
   37e08:	movt	r5, #5
   37e0c:	mov	r0, #120	; 0x78
   37e10:	mov	r1, r7
   37e14:	bl	96b8 <_IO_putc@plt>
   37e18:	ldrb	r0, [r5, #1]!
   37e1c:	cmp	r0, #0
   37e20:	bne	37e10 <fputs@plt+0x2e710>
   37e24:	mov	r0, r8
   37e28:	bl	48f34 <fputs@plt+0x3f834>
   37e2c:	ldr	r7, [r4, #28]
   37e30:	mov	r5, r0
   37e34:	ldrb	r0, [r0]
   37e38:	cmp	r0, #0
   37e3c:	beq	37e58 <fputs@plt+0x2e758>
   37e40:	mov	r1, r7
   37e44:	bl	96b8 <_IO_putc@plt>
   37e48:	ldrb	r0, [r5, #1]!
   37e4c:	cmp	r0, #0
   37e50:	bne	37e40 <fputs@plt+0x2e740>
   37e54:	ldr	r7, [r4, #28]
   37e58:	mov	r1, r7
   37e5c:	mov	r0, #10
   37e60:	bl	96b8 <_IO_putc@plt>
   37e64:	str	r8, [r4, #56]	; 0x38
   37e68:	ldr	r8, [r6, #40]	; 0x28
   37e6c:	ldr	r3, [r4, #60]	; 0x3c
   37e70:	cmp	r8, r3
   37e74:	beq	37ee8 <fputs@plt+0x2e7e8>
   37e78:	ldr	r7, [r4, #28]
   37e7c:	movw	r5, #7308	; 0x1c8c
   37e80:	movt	r5, #5
   37e84:	mov	r0, #120	; 0x78
   37e88:	mov	r1, r7
   37e8c:	bl	96b8 <_IO_putc@plt>
   37e90:	ldrb	r0, [r5, #1]!
   37e94:	cmp	r0, #0
   37e98:	bne	37e88 <fputs@plt+0x2e788>
   37e9c:	cmp	r8, #0
   37ea0:	ldreq	r0, [r4, #52]	; 0x34
   37ea4:	movne	r0, r8
   37ea8:	bl	48f34 <fputs@plt+0x3f834>
   37eac:	ldr	r7, [r4, #28]
   37eb0:	mov	r5, r0
   37eb4:	ldrb	r0, [r0]
   37eb8:	cmp	r0, #0
   37ebc:	beq	37ed8 <fputs@plt+0x2e7d8>
   37ec0:	mov	r1, r7
   37ec4:	bl	96b8 <_IO_putc@plt>
   37ec8:	ldrb	r0, [r5, #1]!
   37ecc:	cmp	r0, #0
   37ed0:	bne	37ec0 <fputs@plt+0x2e7c0>
   37ed4:	ldr	r7, [r4, #28]
   37ed8:	mov	r1, r7
   37edc:	mov	r0, #10
   37ee0:	bl	96b8 <_IO_putc@plt>
   37ee4:	str	r8, [r4, #60]	; 0x3c
   37ee8:	str	r6, [r4, #64]	; 0x40
   37eec:	pop	{r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
   37ef0:	lsl	r8, r5, #2
   37ef4:	b	37c74 <fputs@plt+0x2e574>
   37ef8:	ldr	r0, [r6, #12]
   37efc:	mov	r2, #1000	; 0x3e8
   37f00:	bl	40724 <fputs@plt+0x37024>
   37f04:	mov	r8, r0
   37f08:	b	37d94 <fputs@plt+0x2e694>
   37f0c:	add	sl, fp, fp, lsl #1
   37f10:	ldr	r9, [r4, #80]	; 0x50
   37f14:	add	sl, sl, sl, lsr #31
   37f18:	asr	sl, sl, #1
   37f1c:	cmp	r5, sl
   37f20:	addge	sl, r5, #10
   37f24:	str	sl, [r4, #84]	; 0x54
   37f28:	cmp	sl, #532676608	; 0x1fc00000
   37f2c:	lslls	r0, sl, #2
   37f30:	mvnhi	r0, #0
   37f34:	bl	958c <_Znaj@plt>
   37f38:	cmp	sl, #0
   37f3c:	movne	r3, #0
   37f40:	movne	ip, r0
   37f44:	movne	r1, r3
   37f48:	beq	37f5c <fputs@plt+0x2e85c>
   37f4c:	add	r3, r3, #1
   37f50:	str	r1, [ip], #4
   37f54:	cmp	sl, r3
   37f58:	bne	37f4c <fputs@plt+0x2e84c>
   37f5c:	str	r0, [r4, #80]	; 0x50
   37f60:	lsl	r2, fp, #2
   37f64:	mov	r1, r9
   37f68:	bl	94f0 <memcpy@plt>
   37f6c:	cmp	r9, #0
   37f70:	beq	37d1c <fputs@plt+0x2e61c>
   37f74:	mov	r0, r9
   37f78:	bl	961c <_ZdaPv@plt>
   37f7c:	b	37d1c <fputs@plt+0x2e61c>
   37f80:	push	{r4, r5, r6, r7, r8, lr}
   37f84:	movw	r4, #3232	; 0xca0
   37f88:	movt	r4, #7
   37f8c:	sub	sp, sp, #24
   37f90:	subs	r7, r1, #0
   37f94:	mov	r6, r0
   37f98:	ldr	r3, [r4]
   37f9c:	str	r3, [sp, #20]
   37fa0:	beq	37fc8 <fputs@plt+0x2e8c8>
   37fa4:	ldr	r3, [r0, #68]	; 0x44
   37fa8:	cmp	r3, r7
   37fac:	beq	37fc8 <fputs@plt+0x2e8c8>
   37fb0:	movw	r3, #45452	; 0xb18c
   37fb4:	movt	r3, #6
   37fb8:	str	r7, [r0, #68]	; 0x44
   37fbc:	ldr	r3, [r3]
   37fc0:	cmp	r3, #0
   37fc4:	bne	37fe0 <fputs@plt+0x2e8e0>
   37fc8:	ldr	r2, [sp, #20]
   37fcc:	ldr	r3, [r4]
   37fd0:	cmp	r2, r3
   37fd4:	bne	38380 <fputs@plt+0x2ec80>
   37fd8:	add	sp, sp, #24
   37fdc:	pop	{r4, r5, r6, r7, r8, pc}
   37fe0:	bl	37434 <fputs@plt+0x2dd34>
   37fe4:	mov	r0, r6
   37fe8:	bl	37218 <fputs@plt+0x2db18>
   37fec:	ldr	r8, [r6, #28]
   37ff0:	movw	r5, #46588	; 0xb5fc
   37ff4:	movt	r5, #5
   37ff8:	mov	r0, #68	; 0x44
   37ffc:	mov	r1, r8
   38000:	bl	96b8 <_IO_putc@plt>
   38004:	ldrb	r0, [r5, #1]!
   38008:	cmp	r0, #0
   3800c:	bne	37ffc <fputs@plt+0x2e8fc>
   38010:	mov	r0, r7
   38014:	add	r1, sp, #4
   38018:	bl	433d4 <fputs@plt+0x39cd4>
   3801c:	cmp	r0, #4
   38020:	ldrls	pc, [pc, r0, lsl #2]
   38024:	b	38150 <fputs@plt+0x2ea50>
   38028:			; <UNDEFINED> instruction: 0x000381bc
   3802c:	andeq	r8, r3, r8, lsr #5
   38030:	andeq	r8, r3, ip, lsr r0
   38034:	ldrdeq	r8, [r3], -r0
   38038:	andeq	r8, r3, r4, ror #2
   3803c:	ldr	r7, [r6, #28]
   38040:	movw	r5, #7336	; 0x1ca8
   38044:	movt	r5, #5
   38048:	mov	r0, #107	; 0x6b
   3804c:	mov	r1, r7
   38050:	bl	96b8 <_IO_putc@plt>
   38054:	ldrb	r0, [r5, #1]!
   38058:	cmp	r0, #0
   3805c:	bne	3804c <fputs@plt+0x2e94c>
   38060:	ldr	r0, [sp, #4]
   38064:	bl	48fbc <fputs@plt+0x3f8bc>
   38068:	ldr	r7, [r6, #28]
   3806c:	mov	r5, r0
   38070:	ldrb	r0, [r0]
   38074:	cmp	r0, #0
   38078:	beq	38094 <fputs@plt+0x2e994>
   3807c:	mov	r1, r7
   38080:	bl	96b8 <_IO_putc@plt>
   38084:	ldrb	r0, [r5, #1]!
   38088:	cmp	r0, #0
   3808c:	bne	3807c <fputs@plt+0x2e97c>
   38090:	ldr	r7, [r6, #28]
   38094:	mov	r1, r7
   38098:	mov	r0, #32
   3809c:	bl	96b8 <_IO_putc@plt>
   380a0:	ldr	r0, [sp, #8]
   380a4:	bl	48fbc <fputs@plt+0x3f8bc>
   380a8:	ldr	r7, [r6, #28]
   380ac:	mov	r5, r0
   380b0:	ldrb	r0, [r0]
   380b4:	cmp	r0, #0
   380b8:	beq	380d4 <fputs@plt+0x2e9d4>
   380bc:	mov	r1, r7
   380c0:	bl	96b8 <_IO_putc@plt>
   380c4:	ldrb	r0, [r5, #1]!
   380c8:	cmp	r0, #0
   380cc:	bne	380bc <fputs@plt+0x2e9bc>
   380d0:	ldr	r7, [r6, #28]
   380d4:	mov	r1, r7
   380d8:	mov	r0, #32
   380dc:	bl	96b8 <_IO_putc@plt>
   380e0:	ldr	r0, [sp, #12]
   380e4:	bl	48fbc <fputs@plt+0x3f8bc>
   380e8:	ldr	r7, [r6, #28]
   380ec:	mov	r5, r0
   380f0:	ldrb	r0, [r0]
   380f4:	cmp	r0, #0
   380f8:	beq	38114 <fputs@plt+0x2ea14>
   380fc:	mov	r1, r7
   38100:	bl	96b8 <_IO_putc@plt>
   38104:	ldrb	r0, [r5, #1]!
   38108:	cmp	r0, #0
   3810c:	bne	380fc <fputs@plt+0x2e9fc>
   38110:	ldr	r7, [r6, #28]
   38114:	mov	r1, r7
   38118:	mov	r0, #32
   3811c:	bl	96b8 <_IO_putc@plt>
   38120:	ldr	r0, [sp, #16]
   38124:	bl	48fbc <fputs@plt+0x3f8bc>
   38128:	ldr	r5, [r6, #28]
   3812c:	mov	r7, r0
   38130:	ldrb	r0, [r0]
   38134:	cmp	r0, #0
   38138:	beq	38154 <fputs@plt+0x2ea54>
   3813c:	mov	r1, r5
   38140:	bl	96b8 <_IO_putc@plt>
   38144:	ldrb	r0, [r7, #1]!
   38148:	cmp	r0, #0
   3814c:	bne	3813c <fputs@plt+0x2ea3c>
   38150:	ldr	r5, [r6, #28]
   38154:	mov	r1, r5
   38158:	mov	r0, #10
   3815c:	bl	96b8 <_IO_putc@plt>
   38160:	b	37fc8 <fputs@plt+0x2e8c8>
   38164:	ldr	r7, [r6, #28]
   38168:	movw	r5, #7340	; 0x1cac
   3816c:	movt	r5, #5
   38170:	mov	r0, #103	; 0x67
   38174:	mov	r1, r7
   38178:	bl	96b8 <_IO_putc@plt>
   3817c:	ldrb	r0, [r5, #1]!
   38180:	cmp	r0, #0
   38184:	bne	38174 <fputs@plt+0x2ea74>
   38188:	ldr	r0, [sp, #4]
   3818c:	bl	48fbc <fputs@plt+0x3f8bc>
   38190:	ldr	r5, [r6, #28]
   38194:	mov	r7, r0
   38198:	ldrb	r0, [r0]
   3819c:	cmp	r0, #0
   381a0:	beq	38154 <fputs@plt+0x2ea54>
   381a4:	mov	r1, r5
   381a8:	bl	96b8 <_IO_putc@plt>
   381ac:	ldrb	r0, [r7, #1]!
   381b0:	cmp	r0, #0
   381b4:	bne	381a4 <fputs@plt+0x2eaa4>
   381b8:	b	38150 <fputs@plt+0x2ea50>
   381bc:	mov	r0, #100	; 0x64
   381c0:	ldr	r1, [r6, #28]
   381c4:	bl	96b8 <_IO_putc@plt>
   381c8:	ldr	r5, [r6, #28]
   381cc:	b	38154 <fputs@plt+0x2ea54>
   381d0:	ldr	r7, [r6, #28]
   381d4:	movw	r5, #7328	; 0x1ca0
   381d8:	movt	r5, #5
   381dc:	mov	r0, #114	; 0x72
   381e0:	mov	r1, r7
   381e4:	bl	96b8 <_IO_putc@plt>
   381e8:	ldrb	r0, [r5, #1]!
   381ec:	cmp	r0, #0
   381f0:	bne	381e0 <fputs@plt+0x2eae0>
   381f4:	ldr	r0, [sp, #4]
   381f8:	bl	48fbc <fputs@plt+0x3f8bc>
   381fc:	ldr	r7, [r6, #28]
   38200:	mov	r5, r0
   38204:	ldrb	r0, [r0]
   38208:	cmp	r0, #0
   3820c:	beq	38228 <fputs@plt+0x2eb28>
   38210:	mov	r1, r7
   38214:	bl	96b8 <_IO_putc@plt>
   38218:	ldrb	r0, [r5, #1]!
   3821c:	cmp	r0, #0
   38220:	bne	38210 <fputs@plt+0x2eb10>
   38224:	ldr	r7, [r6, #28]
   38228:	mov	r1, r7
   3822c:	mov	r0, #32
   38230:	bl	96b8 <_IO_putc@plt>
   38234:	ldr	r0, [sp, #8]
   38238:	bl	48fbc <fputs@plt+0x3f8bc>
   3823c:	ldr	r7, [r6, #28]
   38240:	mov	r5, r0
   38244:	ldrb	r0, [r0]
   38248:	cmp	r0, #0
   3824c:	beq	38268 <fputs@plt+0x2eb68>
   38250:	mov	r1, r7
   38254:	bl	96b8 <_IO_putc@plt>
   38258:	ldrb	r0, [r5, #1]!
   3825c:	cmp	r0, #0
   38260:	bne	38250 <fputs@plt+0x2eb50>
   38264:	ldr	r7, [r6, #28]
   38268:	mov	r1, r7
   3826c:	mov	r0, #32
   38270:	bl	96b8 <_IO_putc@plt>
   38274:	ldr	r0, [sp, #12]
   38278:	bl	48fbc <fputs@plt+0x3f8bc>
   3827c:	ldr	r5, [r6, #28]
   38280:	mov	r7, r0
   38284:	ldrb	r0, [r0]
   38288:	cmp	r0, #0
   3828c:	beq	38154 <fputs@plt+0x2ea54>
   38290:	mov	r1, r5
   38294:	bl	96b8 <_IO_putc@plt>
   38298:	ldrb	r0, [r7, #1]!
   3829c:	cmp	r0, #0
   382a0:	bne	38290 <fputs@plt+0x2eb90>
   382a4:	b	38150 <fputs@plt+0x2ea50>
   382a8:	ldr	r7, [r6, #28]
   382ac:	movw	r5, #7332	; 0x1ca4
   382b0:	movt	r5, #5
   382b4:	mov	r0, #99	; 0x63
   382b8:	mov	r1, r7
   382bc:	bl	96b8 <_IO_putc@plt>
   382c0:	ldrb	r0, [r5, #1]!
   382c4:	cmp	r0, #0
   382c8:	bne	382b8 <fputs@plt+0x2ebb8>
   382cc:	ldr	r0, [sp, #4]
   382d0:	bl	48fbc <fputs@plt+0x3f8bc>
   382d4:	ldr	r7, [r6, #28]
   382d8:	mov	r5, r0
   382dc:	ldrb	r0, [r0]
   382e0:	cmp	r0, #0
   382e4:	beq	38300 <fputs@plt+0x2ec00>
   382e8:	mov	r1, r7
   382ec:	bl	96b8 <_IO_putc@plt>
   382f0:	ldrb	r0, [r5, #1]!
   382f4:	cmp	r0, #0
   382f8:	bne	382e8 <fputs@plt+0x2ebe8>
   382fc:	ldr	r7, [r6, #28]
   38300:	mov	r1, r7
   38304:	mov	r0, #32
   38308:	bl	96b8 <_IO_putc@plt>
   3830c:	ldr	r0, [sp, #8]
   38310:	bl	48fbc <fputs@plt+0x3f8bc>
   38314:	ldr	r7, [r6, #28]
   38318:	mov	r5, r0
   3831c:	ldrb	r0, [r0]
   38320:	cmp	r0, #0
   38324:	beq	38340 <fputs@plt+0x2ec40>
   38328:	mov	r1, r7
   3832c:	bl	96b8 <_IO_putc@plt>
   38330:	ldrb	r0, [r5, #1]!
   38334:	cmp	r0, #0
   38338:	bne	38328 <fputs@plt+0x2ec28>
   3833c:	ldr	r7, [r6, #28]
   38340:	mov	r1, r7
   38344:	mov	r0, #32
   38348:	bl	96b8 <_IO_putc@plt>
   3834c:	ldr	r0, [sp, #12]
   38350:	bl	48fbc <fputs@plt+0x3f8bc>
   38354:	ldr	r5, [r6, #28]
   38358:	mov	r7, r0
   3835c:	ldrb	r0, [r0]
   38360:	cmp	r0, #0
   38364:	beq	38154 <fputs@plt+0x2ea54>
   38368:	mov	r1, r5
   3836c:	bl	96b8 <_IO_putc@plt>
   38370:	ldrb	r0, [r7, #1]!
   38374:	cmp	r0, #0
   38378:	bne	38368 <fputs@plt+0x2ec68>
   3837c:	b	38150 <fputs@plt+0x2ea50>
   38380:	bl	95d4 <__stack_chk_fail@plt>
   38384:	push	{r3, r4, r5, lr}
   38388:	mov	r5, r0
   3838c:	mov	r4, r1
   38390:	mov	r0, r1
   38394:	ldr	r1, [r5, #36]	; 0x24
   38398:	bl	37f80 <fputs@plt+0x2e880>
   3839c:	movw	r3, #45508	; 0xb1c4
   383a0:	movt	r3, #6
   383a4:	ldr	r1, [r5, #28]
   383a8:	ldr	r2, [r4, #32]
   383ac:	ldr	r3, [r3]
   383b0:	mla	r3, r1, r3, r2
   383b4:	str	r3, [r4, #32]
   383b8:	pop	{r3, r4, r5, pc}
   383bc:	push	{r3, r4, r5, lr}
   383c0:	mov	r5, r0
   383c4:	mov	r4, r1
   383c8:	mov	r0, r1
   383cc:	ldr	r1, [r5, #36]	; 0x24
   383d0:	bl	37f80 <fputs@plt+0x2e880>
   383d4:	movw	r3, #45508	; 0xb1c4
   383d8:	movt	r3, #6
   383dc:	ldr	r1, [r5, #28]
   383e0:	ldr	r2, [r4, #32]
   383e4:	ldr	r3, [r3]
   383e8:	mla	r3, r1, r3, r2
   383ec:	str	r3, [r4, #32]
   383f0:	pop	{r3, r4, r5, pc}
   383f4:	push	{r3, r4, r5, lr}
   383f8:	mov	r5, r0
   383fc:	mov	r4, r1
   38400:	mov	r0, r1
   38404:	ldr	r1, [r5, #32]
   38408:	bl	37f80 <fputs@plt+0x2e880>
   3840c:	movw	r3, #45504	; 0xb1c0
   38410:	movt	r3, #6
   38414:	ldr	r1, [r5, #28]
   38418:	ldr	r2, [r4, #36]	; 0x24
   3841c:	ldr	r3, [r3]
   38420:	mla	r3, r1, r3, r2
   38424:	str	r3, [r4, #36]	; 0x24
   38428:	pop	{r3, r4, r5, pc}
   3842c:	push	{r4, r5, r6, r7, r8, lr}
   38430:	mov	r8, r0
   38434:	mov	r5, r1
   38438:	mov	r0, r1
   3843c:	ldr	r1, [r8, #36]	; 0x24
   38440:	bl	37f80 <fputs@plt+0x2e880>
   38444:	movw	r3, #14896	; 0x3a30
   38448:	movt	r3, #7
   3844c:	ldr	r3, [r3]
   38450:	cmp	r3, #0
   38454:	movweq	r7, #45508	; 0xb1c4
   38458:	movteq	r7, #6
   3845c:	bne	38478 <fputs@plt+0x2ed78>
   38460:	ldr	r1, [r8, #28]
   38464:	ldr	r2, [r5, #32]
   38468:	ldr	r3, [r7]
   3846c:	mla	r3, r1, r3, r2
   38470:	str	r3, [r5, #32]
   38474:	pop	{r4, r5, r6, r7, r8, pc}
   38478:	mov	r0, r5
   3847c:	movw	r7, #45508	; 0xb1c4
   38480:	bl	37434 <fputs@plt+0x2dd34>
   38484:	movt	r7, #6
   38488:	mov	r0, r5
   3848c:	bl	37218 <fputs@plt+0x2db18>
   38490:	ldr	r1, [r5, #28]
   38494:	mov	r0, #78	; 0x4e
   38498:	bl	96b8 <_IO_putc@plt>
   3849c:	ldr	r0, [r7]
   384a0:	ldr	r3, [r8, #28]
   384a4:	mul	r0, r0, r3
   384a8:	rsb	r0, r0, #0
   384ac:	bl	48f34 <fputs@plt+0x3f834>
   384b0:	ldr	r6, [r5, #28]
   384b4:	mov	r4, r0
   384b8:	ldrb	r0, [r0]
   384bc:	cmp	r0, #0
   384c0:	beq	384dc <fputs@plt+0x2eddc>
   384c4:	mov	r1, r6
   384c8:	bl	96b8 <_IO_putc@plt>
   384cc:	ldrb	r0, [r4, #1]!
   384d0:	cmp	r0, #0
   384d4:	bne	384c4 <fputs@plt+0x2edc4>
   384d8:	ldr	r6, [r5, #28]
   384dc:	mov	r1, r6
   384e0:	mov	r0, #10
   384e4:	bl	96b8 <_IO_putc@plt>
   384e8:	b	38460 <fputs@plt+0x2ed60>
   384ec:	push	{r4, r5, r6, r7, r8, lr}
   384f0:	mov	r8, r0
   384f4:	mov	r5, r1
   384f8:	mov	r0, r1
   384fc:	ldr	r1, [r8, #36]	; 0x24
   38500:	bl	37f80 <fputs@plt+0x2e880>
   38504:	movw	r3, #14896	; 0x3a30
   38508:	movt	r3, #7
   3850c:	ldr	r3, [r3]
   38510:	cmp	r3, #0
   38514:	movweq	r7, #45508	; 0xb1c4
   38518:	movteq	r7, #6
   3851c:	bne	38538 <fputs@plt+0x2ee38>
   38520:	ldr	r1, [r8, #28]
   38524:	ldr	r2, [r5, #32]
   38528:	ldr	r3, [r7]
   3852c:	mla	r3, r1, r3, r2
   38530:	str	r3, [r5, #32]
   38534:	pop	{r4, r5, r6, r7, r8, pc}
   38538:	mov	r0, r5
   3853c:	movw	r7, #45508	; 0xb1c4
   38540:	bl	37434 <fputs@plt+0x2dd34>
   38544:	movt	r7, #6
   38548:	mov	r0, r5
   3854c:	bl	37218 <fputs@plt+0x2db18>
   38550:	ldr	r1, [r5, #28]
   38554:	mov	r0, #78	; 0x4e
   38558:	bl	96b8 <_IO_putc@plt>
   3855c:	ldr	r0, [r7]
   38560:	ldr	r3, [r8, #28]
   38564:	mul	r0, r0, r3
   38568:	rsb	r0, r0, #0
   3856c:	bl	48f34 <fputs@plt+0x3f834>
   38570:	ldr	r6, [r5, #28]
   38574:	mov	r4, r0
   38578:	ldrb	r0, [r0]
   3857c:	cmp	r0, #0
   38580:	beq	3859c <fputs@plt+0x2ee9c>
   38584:	mov	r1, r6
   38588:	bl	96b8 <_IO_putc@plt>
   3858c:	ldrb	r0, [r4, #1]!
   38590:	cmp	r0, #0
   38594:	bne	38584 <fputs@plt+0x2ee84>
   38598:	ldr	r6, [r5, #28]
   3859c:	mov	r1, r6
   385a0:	mov	r0, #10
   385a4:	bl	96b8 <_IO_putc@plt>
   385a8:	b	38520 <fputs@plt+0x2ee20>
   385ac:	push	{r3, r4, r5, lr}
   385b0:	mov	r5, r0
   385b4:	mov	r4, r1
   385b8:	mov	r0, r1
   385bc:	ldr	r1, [r5, #36]	; 0x24
   385c0:	bl	37f80 <fputs@plt+0x2e880>
   385c4:	mov	r0, r4
   385c8:	bl	37434 <fputs@plt+0x2dd34>
   385cc:	ldr	r3, [r4, #24]
   385d0:	cmp	r3, #0
   385d4:	beq	385e4 <fputs@plt+0x2eee4>
   385d8:	mov	r0, #119	; 0x77
   385dc:	ldr	r1, [r4, #28]
   385e0:	bl	96b8 <_IO_putc@plt>
   385e4:	movw	r3, #45508	; 0xb1c4
   385e8:	movt	r3, #6
   385ec:	ldr	r1, [r5, #28]
   385f0:	ldr	r2, [r4, #32]
   385f4:	ldr	r3, [r3]
   385f8:	mla	r3, r1, r3, r2
   385fc:	str	r3, [r4, #32]
   38600:	pop	{r3, r4, r5, pc}
   38604:	push	{r4, r5, r6, r7, lr}
   38608:	movw	r4, #3232	; 0xca0
   3860c:	movt	r4, #7
   38610:	sub	sp, sp, #28
   38614:	subs	r6, r1, #0
   38618:	mov	r5, r0
   3861c:	ldr	r3, [r4]
   38620:	str	r3, [sp, #20]
   38624:	beq	3864c <fputs@plt+0x2ef4c>
   38628:	ldr	r3, [r0, #72]	; 0x48
   3862c:	cmp	r3, r6
   38630:	beq	3864c <fputs@plt+0x2ef4c>
   38634:	movw	r3, #45452	; 0xb18c
   38638:	movt	r3, #6
   3863c:	str	r6, [r0, #72]	; 0x48
   38640:	ldr	r3, [r3]
   38644:	cmp	r3, #0
   38648:	bne	38664 <fputs@plt+0x2ef64>
   3864c:	ldr	r2, [sp, #20]
   38650:	ldr	r3, [r4]
   38654:	cmp	r2, r3
   38658:	bne	389ec <fputs@plt+0x2f2ec>
   3865c:	add	sp, sp, #28
   38660:	pop	{r4, r5, r6, r7, pc}
   38664:	bl	37434 <fputs@plt+0x2dd34>
   38668:	mov	r0, r5
   3866c:	bl	37218 <fputs@plt+0x2db18>
   38670:	ldr	r1, [r5, #28]
   38674:	mov	r0, #109	; 0x6d
   38678:	bl	96b8 <_IO_putc@plt>
   3867c:	mov	r0, r6
   38680:	add	r1, sp, #4
   38684:	bl	433d4 <fputs@plt+0x39cd4>
   38688:	cmp	r0, #4
   3868c:	ldrls	pc, [pc, r0, lsl #2]
   38690:	b	387bc <fputs@plt+0x2f0bc>
   38694:	andeq	r8, r3, r8, lsr #16
   38698:	andeq	r8, r3, r4, lsl r9
   3869c:	andeq	r8, r3, r8, lsr #13
   386a0:	andeq	r8, r3, ip, lsr r8
   386a4:	ldrdeq	r8, [r3], -r0
   386a8:	ldr	r7, [r5, #28]
   386ac:	movw	r6, #7336	; 0x1ca8
   386b0:	movt	r6, #5
   386b4:	mov	r0, #107	; 0x6b
   386b8:	mov	r1, r7
   386bc:	bl	96b8 <_IO_putc@plt>
   386c0:	ldrb	r0, [r6, #1]!
   386c4:	cmp	r0, #0
   386c8:	bne	386b8 <fputs@plt+0x2efb8>
   386cc:	ldr	r0, [sp, #4]
   386d0:	bl	48fbc <fputs@plt+0x3f8bc>
   386d4:	ldr	r7, [r5, #28]
   386d8:	mov	r6, r0
   386dc:	ldrb	r0, [r0]
   386e0:	cmp	r0, #0
   386e4:	beq	38700 <fputs@plt+0x2f000>
   386e8:	mov	r1, r7
   386ec:	bl	96b8 <_IO_putc@plt>
   386f0:	ldrb	r0, [r6, #1]!
   386f4:	cmp	r0, #0
   386f8:	bne	386e8 <fputs@plt+0x2efe8>
   386fc:	ldr	r7, [r5, #28]
   38700:	mov	r1, r7
   38704:	mov	r0, #32
   38708:	bl	96b8 <_IO_putc@plt>
   3870c:	ldr	r0, [sp, #8]
   38710:	bl	48fbc <fputs@plt+0x3f8bc>
   38714:	ldr	r7, [r5, #28]
   38718:	mov	r6, r0
   3871c:	ldrb	r0, [r0]
   38720:	cmp	r0, #0
   38724:	beq	38740 <fputs@plt+0x2f040>
   38728:	mov	r1, r7
   3872c:	bl	96b8 <_IO_putc@plt>
   38730:	ldrb	r0, [r6, #1]!
   38734:	cmp	r0, #0
   38738:	bne	38728 <fputs@plt+0x2f028>
   3873c:	ldr	r7, [r5, #28]
   38740:	mov	r1, r7
   38744:	mov	r0, #32
   38748:	bl	96b8 <_IO_putc@plt>
   3874c:	ldr	r0, [sp, #12]
   38750:	bl	48fbc <fputs@plt+0x3f8bc>
   38754:	ldr	r7, [r5, #28]
   38758:	mov	r6, r0
   3875c:	ldrb	r0, [r0]
   38760:	cmp	r0, #0
   38764:	beq	38780 <fputs@plt+0x2f080>
   38768:	mov	r1, r7
   3876c:	bl	96b8 <_IO_putc@plt>
   38770:	ldrb	r0, [r6, #1]!
   38774:	cmp	r0, #0
   38778:	bne	38768 <fputs@plt+0x2f068>
   3877c:	ldr	r7, [r5, #28]
   38780:	mov	r1, r7
   38784:	mov	r0, #32
   38788:	bl	96b8 <_IO_putc@plt>
   3878c:	ldr	r0, [sp, #16]
   38790:	bl	48fbc <fputs@plt+0x3f8bc>
   38794:	ldr	r6, [r5, #28]
   38798:	mov	r7, r0
   3879c:	ldrb	r0, [r0]
   387a0:	cmp	r0, #0
   387a4:	beq	387c0 <fputs@plt+0x2f0c0>
   387a8:	mov	r1, r6
   387ac:	bl	96b8 <_IO_putc@plt>
   387b0:	ldrb	r0, [r7, #1]!
   387b4:	cmp	r0, #0
   387b8:	bne	387a8 <fputs@plt+0x2f0a8>
   387bc:	ldr	r6, [r5, #28]
   387c0:	mov	r1, r6
   387c4:	mov	r0, #10
   387c8:	bl	96b8 <_IO_putc@plt>
   387cc:	b	3864c <fputs@plt+0x2ef4c>
   387d0:	ldr	r7, [r5, #28]
   387d4:	movw	r6, #7340	; 0x1cac
   387d8:	movt	r6, #5
   387dc:	mov	r0, #103	; 0x67
   387e0:	mov	r1, r7
   387e4:	bl	96b8 <_IO_putc@plt>
   387e8:	ldrb	r0, [r6, #1]!
   387ec:	cmp	r0, #0
   387f0:	bne	387e0 <fputs@plt+0x2f0e0>
   387f4:	ldr	r0, [sp, #4]
   387f8:	bl	48fbc <fputs@plt+0x3f8bc>
   387fc:	ldr	r6, [r5, #28]
   38800:	mov	r7, r0
   38804:	ldrb	r0, [r0]
   38808:	cmp	r0, #0
   3880c:	beq	387c0 <fputs@plt+0x2f0c0>
   38810:	mov	r1, r6
   38814:	bl	96b8 <_IO_putc@plt>
   38818:	ldrb	r0, [r7, #1]!
   3881c:	cmp	r0, #0
   38820:	bne	38810 <fputs@plt+0x2f110>
   38824:	b	387bc <fputs@plt+0x2f0bc>
   38828:	mov	r0, #100	; 0x64
   3882c:	ldr	r1, [r5, #28]
   38830:	bl	96b8 <_IO_putc@plt>
   38834:	ldr	r6, [r5, #28]
   38838:	b	387c0 <fputs@plt+0x2f0c0>
   3883c:	ldr	r7, [r5, #28]
   38840:	movw	r6, #7328	; 0x1ca0
   38844:	movt	r6, #5
   38848:	mov	r0, #114	; 0x72
   3884c:	mov	r1, r7
   38850:	bl	96b8 <_IO_putc@plt>
   38854:	ldrb	r0, [r6, #1]!
   38858:	cmp	r0, #0
   3885c:	bne	3884c <fputs@plt+0x2f14c>
   38860:	ldr	r0, [sp, #4]
   38864:	bl	48fbc <fputs@plt+0x3f8bc>
   38868:	ldr	r7, [r5, #28]
   3886c:	mov	r6, r0
   38870:	ldrb	r0, [r0]
   38874:	cmp	r0, #0
   38878:	beq	38894 <fputs@plt+0x2f194>
   3887c:	mov	r1, r7
   38880:	bl	96b8 <_IO_putc@plt>
   38884:	ldrb	r0, [r6, #1]!
   38888:	cmp	r0, #0
   3888c:	bne	3887c <fputs@plt+0x2f17c>
   38890:	ldr	r7, [r5, #28]
   38894:	mov	r1, r7
   38898:	mov	r0, #32
   3889c:	bl	96b8 <_IO_putc@plt>
   388a0:	ldr	r0, [sp, #8]
   388a4:	bl	48fbc <fputs@plt+0x3f8bc>
   388a8:	ldr	r7, [r5, #28]
   388ac:	mov	r6, r0
   388b0:	ldrb	r0, [r0]
   388b4:	cmp	r0, #0
   388b8:	beq	388d4 <fputs@plt+0x2f1d4>
   388bc:	mov	r1, r7
   388c0:	bl	96b8 <_IO_putc@plt>
   388c4:	ldrb	r0, [r6, #1]!
   388c8:	cmp	r0, #0
   388cc:	bne	388bc <fputs@plt+0x2f1bc>
   388d0:	ldr	r7, [r5, #28]
   388d4:	mov	r1, r7
   388d8:	mov	r0, #32
   388dc:	bl	96b8 <_IO_putc@plt>
   388e0:	ldr	r0, [sp, #12]
   388e4:	bl	48fbc <fputs@plt+0x3f8bc>
   388e8:	ldr	r6, [r5, #28]
   388ec:	mov	r7, r0
   388f0:	ldrb	r0, [r0]
   388f4:	cmp	r0, #0
   388f8:	beq	387c0 <fputs@plt+0x2f0c0>
   388fc:	mov	r1, r6
   38900:	bl	96b8 <_IO_putc@plt>
   38904:	ldrb	r0, [r7, #1]!
   38908:	cmp	r0, #0
   3890c:	bne	388fc <fputs@plt+0x2f1fc>
   38910:	b	387bc <fputs@plt+0x2f0bc>
   38914:	ldr	r7, [r5, #28]
   38918:	movw	r6, #7332	; 0x1ca4
   3891c:	movt	r6, #5
   38920:	mov	r0, #99	; 0x63
   38924:	mov	r1, r7
   38928:	bl	96b8 <_IO_putc@plt>
   3892c:	ldrb	r0, [r6, #1]!
   38930:	cmp	r0, #0
   38934:	bne	38924 <fputs@plt+0x2f224>
   38938:	ldr	r0, [sp, #4]
   3893c:	bl	48fbc <fputs@plt+0x3f8bc>
   38940:	ldr	r7, [r5, #28]
   38944:	mov	r6, r0
   38948:	ldrb	r0, [r0]
   3894c:	cmp	r0, #0
   38950:	beq	3896c <fputs@plt+0x2f26c>
   38954:	mov	r1, r7
   38958:	bl	96b8 <_IO_putc@plt>
   3895c:	ldrb	r0, [r6, #1]!
   38960:	cmp	r0, #0
   38964:	bne	38954 <fputs@plt+0x2f254>
   38968:	ldr	r7, [r5, #28]
   3896c:	mov	r1, r7
   38970:	mov	r0, #32
   38974:	bl	96b8 <_IO_putc@plt>
   38978:	ldr	r0, [sp, #8]
   3897c:	bl	48fbc <fputs@plt+0x3f8bc>
   38980:	ldr	r7, [r5, #28]
   38984:	mov	r6, r0
   38988:	ldrb	r0, [r0]
   3898c:	cmp	r0, #0
   38990:	beq	389ac <fputs@plt+0x2f2ac>
   38994:	mov	r1, r7
   38998:	bl	96b8 <_IO_putc@plt>
   3899c:	ldrb	r0, [r6, #1]!
   389a0:	cmp	r0, #0
   389a4:	bne	38994 <fputs@plt+0x2f294>
   389a8:	ldr	r7, [r5, #28]
   389ac:	mov	r1, r7
   389b0:	mov	r0, #32
   389b4:	bl	96b8 <_IO_putc@plt>
   389b8:	ldr	r0, [sp, #12]
   389bc:	bl	48fbc <fputs@plt+0x3f8bc>
   389c0:	ldr	r6, [r5, #28]
   389c4:	mov	r7, r0
   389c8:	ldrb	r0, [r0]
   389cc:	cmp	r0, #0
   389d0:	beq	387c0 <fputs@plt+0x2f0c0>
   389d4:	mov	r1, r6
   389d8:	bl	96b8 <_IO_putc@plt>
   389dc:	ldrb	r0, [r7, #1]!
   389e0:	cmp	r0, #0
   389e4:	bne	389d4 <fputs@plt+0x2f2d4>
   389e8:	b	387bc <fputs@plt+0x2f0bc>
   389ec:	bl	95d4 <__stack_chk_fail@plt>
   389f0:	push	{r3, r4, r5, r6, r7, lr}
   389f4:	mov	r6, r2
   389f8:	mov	r4, r0
   389fc:	mov	r7, r3
   38a00:	ldr	r5, [sp, #24]
   38a04:	bl	37c30 <fputs@plt+0x2e530>
   38a08:	mov	r0, r4
   38a0c:	mov	r1, r6
   38a10:	bl	38604 <fputs@plt+0x2ef04>
   38a14:	mov	r1, r7
   38a18:	mov	r0, r4
   38a1c:	bl	37f80 <fputs@plt+0x2e880>
   38a20:	mov	r0, r4
   38a24:	bl	37434 <fputs@plt+0x2dd34>
   38a28:	mov	r0, r4
   38a2c:	bl	37218 <fputs@plt+0x2db18>
   38a30:	cmp	r5, #0
   38a34:	popne	{r3, r4, r5, r6, r7, pc}
   38a38:	ldr	r5, [r4, #28]
   38a3c:	movw	r4, #62028	; 0xf24c
   38a40:	movt	r4, #4
   38a44:	mov	r0, #120	; 0x78
   38a48:	mov	r1, r5
   38a4c:	bl	96b8 <_IO_putc@plt>
   38a50:	ldrb	r0, [r4, #1]!
   38a54:	cmp	r0, #0
   38a58:	bne	38a48 <fputs@plt+0x2f348>
   38a5c:	pop	{r3, r4, r5, r6, r7, pc}
   38a60:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   38a64:	movw	r5, #45508	; 0xb1c4
   38a68:	sub	sp, sp, #12
   38a6c:	movt	r5, #6
   38a70:	ldr	lr, [r0, #24]
   38a74:	mov	r4, r0
   38a78:	ldr	ip, [sp, #56]	; 0x38
   38a7c:	mov	r6, r1
   38a80:	ldr	r7, [r5]
   38a84:	cmp	lr, #0
   38a88:	mov	r9, r2
   38a8c:	mov	r8, r3
   38a90:	mul	r7, r7, ip
   38a94:	beq	38b5c <fputs@plt+0x2f45c>
   38a98:	mov	r1, r2
   38a9c:	bl	37c30 <fputs@plt+0x2e530>
   38aa0:	ldrb	sl, [r6, #24]
   38aa4:	cmp	sl, #0
   38aa8:	beq	38bfc <fputs@plt+0x2f4fc>
   38aac:	movw	r3, #14908	; 0x3a3c
   38ab0:	movt	r3, #7
   38ab4:	ldr	r3, [r3]
   38ab8:	cmp	r3, #0
   38abc:	beq	38b80 <fputs@plt+0x2f480>
   38ac0:	ldr	r3, [r4, #344]	; 0x158
   38ac4:	cmp	r3, #0
   38ac8:	ble	38aec <fputs@plt+0x2f3ec>
   38acc:	ldr	r1, [r4, #32]
   38ad0:	ldr	r2, [r4, #44]	; 0x2c
   38ad4:	cmp	r1, r2
   38ad8:	bne	38aec <fputs@plt+0x2f3ec>
   38adc:	ldr	r0, [r4, #36]	; 0x24
   38ae0:	ldr	r1, [r4, #40]	; 0x28
   38ae4:	cmp	r0, r1
   38ae8:	beq	38d8c <fputs@plt+0x2f68c>
   38aec:	mov	r1, r8
   38af0:	mov	r0, r4
   38af4:	bl	38604 <fputs@plt+0x2ef04>
   38af8:	ldr	r1, [sp, #48]	; 0x30
   38afc:	mov	r0, r4
   38b00:	bl	37f80 <fputs@plt+0x2e880>
   38b04:	mov	r0, r4
   38b08:	bl	37434 <fputs@plt+0x2dd34>
   38b0c:	mov	r0, r4
   38b10:	bl	37218 <fputs@plt+0x2db18>
   38b14:	ldr	r3, [r4, #24]
   38b18:	cmp	r3, #0
   38b1c:	bne	38d48 <fputs@plt+0x2f648>
   38b20:	ldr	r0, [sp, #52]	; 0x34
   38b24:	ldr	r3, [r5]
   38b28:	ldr	r2, [r4, #344]	; 0x158
   38b2c:	ldr	r1, [r4, #44]	; 0x2c
   38b30:	mla	r3, r3, r0, r7
   38b34:	add	r0, r4, r2
   38b38:	add	r2, r2, #1
   38b3c:	str	r2, [r4, #344]	; 0x158
   38b40:	strb	sl, [r0, #88]	; 0x58
   38b44:	add	r3, r3, r1
   38b48:	str	r7, [r4, #348]	; 0x15c
   38b4c:	str	r3, [r4, #44]	; 0x2c
   38b50:	str	r3, [r4, #32]
   38b54:	add	sp, sp, #12
   38b58:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   38b5c:	bl	37434 <fputs@plt+0x2dd34>
   38b60:	ldr	r2, [r5]
   38b64:	ldr	r0, [sp, #52]	; 0x34
   38b68:	ldr	r3, [r4, #32]
   38b6c:	mla	r7, r2, r0, r7
   38b70:	add	r7, r3, r7
   38b74:	str	r7, [r4, #32]
   38b78:	add	sp, sp, #12
   38b7c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   38b80:	ldr	r3, [r4, #24]
   38b84:	ldr	ip, [r4, #32]
   38b88:	cmp	r3, #0
   38b8c:	ldr	fp, [r4, #44]	; 0x2c
   38b90:	bne	38d5c <fputs@plt+0x2f65c>
   38b94:	ldr	r2, [r4, #36]	; 0x24
   38b98:	ldr	r3, [r4, #40]	; 0x28
   38b9c:	cmp	r2, r3
   38ba0:	beq	38cac <fputs@plt+0x2f5ac>
   38ba4:	mov	r1, r8
   38ba8:	mov	r0, r4
   38bac:	bl	38604 <fputs@plt+0x2ef04>
   38bb0:	ldr	r1, [sp, #48]	; 0x30
   38bb4:	mov	r0, r4
   38bb8:	bl	37f80 <fputs@plt+0x2e880>
   38bbc:	mov	r0, r4
   38bc0:	bl	37218 <fputs@plt+0x2db18>
   38bc4:	ldr	r1, [r4, #28]
   38bc8:	mov	r0, #99	; 0x63
   38bcc:	bl	96b8 <_IO_putc@plt>
   38bd0:	mov	r0, sl
   38bd4:	ldr	r1, [r4, #28]
   38bd8:	bl	96b8 <_IO_putc@plt>
   38bdc:	ldr	r3, [r4, #32]
   38be0:	ldr	r2, [r5]
   38be4:	ldr	r1, [sp, #52]	; 0x34
   38be8:	mla	r7, r2, r1, r7
   38bec:	add	r3, r7, r3
   38bf0:	str	r3, [r4, #32]
   38bf4:	add	sp, sp, #12
   38bf8:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   38bfc:	mov	r1, r8
   38c00:	mov	r0, r4
   38c04:	bl	38604 <fputs@plt+0x2ef04>
   38c08:	ldr	r1, [sp, #48]	; 0x30
   38c0c:	mov	r0, r4
   38c10:	bl	37f80 <fputs@plt+0x2e880>
   38c14:	mov	r0, r4
   38c18:	bl	37434 <fputs@plt+0x2dd34>
   38c1c:	mov	r0, r4
   38c20:	bl	37218 <fputs@plt+0x2db18>
   38c24:	ldr	r3, [r4, #24]
   38c28:	cmp	r3, #0
   38c2c:	bne	38d78 <fputs@plt+0x2f678>
   38c30:	ldr	r3, [r6, #4]
   38c34:	cmp	r3, #0
   38c38:	blt	38e04 <fputs@plt+0x2f704>
   38c3c:	ldr	r1, [r4, #28]
   38c40:	mov	r0, #78	; 0x4e
   38c44:	bl	96b8 <_IO_putc@plt>
   38c48:	mov	r0, r6
   38c4c:	bl	21e48 <fputs@plt+0x18748>
   38c50:	bl	48f34 <fputs@plt+0x3f834>
   38c54:	ldr	r8, [r4, #28]
   38c58:	mov	r6, r0
   38c5c:	ldrb	r0, [r0]
   38c60:	cmp	r0, #0
   38c64:	beq	38c80 <fputs@plt+0x2f580>
   38c68:	mov	r1, r8
   38c6c:	bl	96b8 <_IO_putc@plt>
   38c70:	ldrb	r0, [r6, #1]!
   38c74:	cmp	r0, #0
   38c78:	bne	38c68 <fputs@plt+0x2f568>
   38c7c:	ldr	r8, [r4, #28]
   38c80:	mov	r1, r8
   38c84:	mov	r0, #10
   38c88:	bl	96b8 <_IO_putc@plt>
   38c8c:	ldr	r2, [r5]
   38c90:	ldr	r1, [sp, #52]	; 0x34
   38c94:	ldr	r3, [r4, #32]
   38c98:	mla	r7, r2, r1, r7
   38c9c:	add	r7, r3, r7
   38ca0:	str	r7, [r4, #32]
   38ca4:	add	sp, sp, #12
   38ca8:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   38cac:	cmp	r8, #0
   38cb0:	beq	38cc0 <fputs@plt+0x2f5c0>
   38cb4:	ldr	r3, [r4, #72]	; 0x48
   38cb8:	cmp	r3, r8
   38cbc:	bne	38ba4 <fputs@plt+0x2f4a4>
   38cc0:	ldr	r1, [sp, #48]	; 0x30
   38cc4:	cmp	r1, #0
   38cc8:	beq	38cd8 <fputs@plt+0x2f5d8>
   38ccc:	ldr	r3, [r4, #68]	; 0x44
   38cd0:	cmp	r3, r1
   38cd4:	bne	38ba4 <fputs@plt+0x2f4a4>
   38cd8:	rsb	fp, fp, ip
   38cdc:	sub	r3, fp, #1
   38ce0:	cmp	r3, #98	; 0x62
   38ce4:	bhi	38ba4 <fputs@plt+0x2f4a4>
   38ce8:	ldr	r3, [r4, #48]	; 0x30
   38cec:	cmp	r3, #0
   38cf0:	bne	38ba4 <fputs@plt+0x2f4a4>
   38cf4:	movw	r3, #26215	; 0x6667
   38cf8:	movt	r3, #26214	; 0x6666
   38cfc:	asr	r2, fp, #31
   38d00:	ldr	r1, [r4, #28]
   38d04:	smull	r0, r3, r3, fp
   38d08:	rsb	r6, r2, r3, asr #2
   38d0c:	add	r0, r6, #48	; 0x30
   38d10:	add	r6, r6, r6, lsl #2
   38d14:	uxtb	r0, r0
   38d18:	bl	96b8 <_IO_putc@plt>
   38d1c:	sub	r0, fp, r6, lsl #1
   38d20:	add	r0, r0, #48	; 0x30
   38d24:	ldr	r1, [r4, #28]
   38d28:	uxtb	r0, r0
   38d2c:	bl	96b8 <_IO_putc@plt>
   38d30:	mov	r0, sl
   38d34:	ldr	r1, [r4, #28]
   38d38:	bl	96b8 <_IO_putc@plt>
   38d3c:	ldr	r3, [r4, #32]
   38d40:	str	r3, [r4, #44]	; 0x2c
   38d44:	b	38be0 <fputs@plt+0x2f4e0>
   38d48:	mov	r1, r9
   38d4c:	mov	r2, r6
   38d50:	mov	r0, r4
   38d54:	bl	36cdc <fputs@plt+0x2d5dc>
   38d58:	b	38b20 <fputs@plt+0x2f420>
   38d5c:	mov	r1, r9
   38d60:	mov	r2, r6
   38d64:	mov	r0, r4
   38d68:	str	ip, [sp, #4]
   38d6c:	bl	36cdc <fputs@plt+0x2d5dc>
   38d70:	ldr	ip, [sp, #4]
   38d74:	b	38b94 <fputs@plt+0x2f494>
   38d78:	mov	r1, r9
   38d7c:	mov	r0, r4
   38d80:	mov	r2, r6
   38d84:	bl	36cdc <fputs@plt+0x2d5dc>
   38d88:	b	38c30 <fputs@plt+0x2f530>
   38d8c:	cmp	r8, #0
   38d90:	beq	38da0 <fputs@plt+0x2f6a0>
   38d94:	ldr	r1, [r4, #72]	; 0x48
   38d98:	cmp	r1, r8
   38d9c:	bne	38aec <fputs@plt+0x2f3ec>
   38da0:	ldr	r0, [sp, #48]	; 0x30
   38da4:	cmp	r0, #0
   38da8:	beq	38db8 <fputs@plt+0x2f6b8>
   38dac:	ldr	r1, [r4, #68]	; 0x44
   38db0:	cmp	r1, r0
   38db4:	bne	38aec <fputs@plt+0x2f3ec>
   38db8:	ldr	fp, [r4, #348]	; 0x15c
   38dbc:	cmp	fp, r7
   38dc0:	bne	38aec <fputs@plt+0x2f3ec>
   38dc4:	cmp	r3, #255	; 0xff
   38dc8:	bgt	38aec <fputs@plt+0x2f3ec>
   38dcc:	ldr	r1, [r4, #24]
   38dd0:	cmp	r1, #0
   38dd4:	bne	38e68 <fputs@plt+0x2f768>
   38dd8:	add	r0, r4, r3
   38ddc:	ldr	r1, [r5]
   38de0:	add	r3, r3, #1
   38de4:	str	r3, [r4, #344]	; 0x158
   38de8:	ldr	r3, [sp, #52]	; 0x34
   38dec:	strb	sl, [r0, #88]	; 0x58
   38df0:	mla	fp, r1, r3, fp
   38df4:	add	r2, fp, r2
   38df8:	str	r2, [r4, #44]	; 0x2c
   38dfc:	str	r2, [r4, #32]
   38e00:	b	38b54 <fputs@plt+0x2f454>
   38e04:	mov	r0, #67	; 0x43
   38e08:	ldr	r1, [r4, #28]
   38e0c:	bl	96b8 <_IO_putc@plt>
   38e10:	ldr	r6, [r6, #60]	; 0x3c
   38e14:	ldrb	r3, [r6, #1]
   38e18:	cmp	r3, #0
   38e1c:	beq	38e48 <fputs@plt+0x2f748>
   38e20:	ldrb	r0, [r6]
   38e24:	ldr	r8, [r4, #28]
   38e28:	cmp	r0, #0
   38e2c:	beq	38c80 <fputs@plt+0x2f580>
   38e30:	mov	r1, r8
   38e34:	bl	96b8 <_IO_putc@plt>
   38e38:	ldrb	r0, [r6, #1]!
   38e3c:	cmp	r0, #0
   38e40:	bne	38e30 <fputs@plt+0x2f730>
   38e44:	b	38c7c <fputs@plt+0x2f57c>
   38e48:	ldr	r1, [r4, #28]
   38e4c:	mov	r0, #92	; 0x5c
   38e50:	bl	96b8 <_IO_putc@plt>
   38e54:	ldrb	r0, [r6]
   38e58:	ldr	r1, [r4, #28]
   38e5c:	bl	96b8 <_IO_putc@plt>
   38e60:	ldr	r8, [r4, #28]
   38e64:	b	38c80 <fputs@plt+0x2f580>
   38e68:	mov	r2, r6
   38e6c:	mov	r1, r9
   38e70:	mov	r0, r4
   38e74:	bl	36cdc <fputs@plt+0x2d5dc>
   38e78:	ldr	r3, [r4, #344]	; 0x158
   38e7c:	ldr	r2, [r4, #44]	; 0x2c
   38e80:	b	38dd8 <fputs@plt+0x2f6d8>
   38e84:	push	{r4, r5, r6, r7, r8, lr}
   38e88:	mov	r4, r0
   38e8c:	mov	r6, r1
   38e90:	mov	r8, r2
   38e94:	mov	r5, r3
   38e98:	ldr	r7, [sp, #24]
   38e9c:	bl	37434 <fputs@plt+0x2dd34>
   38ea0:	ldr	ip, [r4, #24]
   38ea4:	cmp	ip, #0
   38ea8:	popeq	{r4, r5, r6, r7, r8, pc}
   38eac:	mov	r1, r8
   38eb0:	mov	r0, r4
   38eb4:	bl	37c30 <fputs@plt+0x2e530>
   38eb8:	ldrb	r8, [r6, #24]
   38ebc:	cmp	r8, #0
   38ec0:	beq	38fa8 <fputs@plt+0x2f8a8>
   38ec4:	add	r1, r4, #32
   38ec8:	ldm	r1, {r1, r2, r3}
   38ecc:	cmp	r2, r3
   38ed0:	ldr	r3, [r4, #44]	; 0x2c
   38ed4:	beq	38f1c <fputs@plt+0x2f81c>
   38ed8:	mov	r1, r5
   38edc:	mov	r0, r4
   38ee0:	bl	38604 <fputs@plt+0x2ef04>
   38ee4:	mov	r1, r7
   38ee8:	mov	r0, r4
   38eec:	bl	37f80 <fputs@plt+0x2e880>
   38ef0:	mov	r0, r4
   38ef4:	bl	37434 <fputs@plt+0x2dd34>
   38ef8:	mov	r0, r4
   38efc:	bl	37218 <fputs@plt+0x2db18>
   38f00:	ldr	r1, [r4, #28]
   38f04:	mov	r0, #99	; 0x63
   38f08:	bl	96b8 <_IO_putc@plt>
   38f0c:	mov	r0, r8
   38f10:	ldr	r1, [r4, #28]
   38f14:	pop	{r4, r5, r6, r7, r8, lr}
   38f18:	b	96b8 <_IO_putc@plt>
   38f1c:	cmp	r5, #0
   38f20:	beq	38f30 <fputs@plt+0x2f830>
   38f24:	ldr	r2, [r4, #72]	; 0x48
   38f28:	cmp	r5, r2
   38f2c:	bne	38ed8 <fputs@plt+0x2f7d8>
   38f30:	cmp	r7, #0
   38f34:	beq	38f44 <fputs@plt+0x2f844>
   38f38:	ldr	r2, [r4, #68]	; 0x44
   38f3c:	cmp	r7, r2
   38f40:	bne	38ed8 <fputs@plt+0x2f7d8>
   38f44:	rsb	r6, r3, r1
   38f48:	sub	r3, r6, #1
   38f4c:	cmp	r3, #98	; 0x62
   38f50:	bhi	38ed8 <fputs@plt+0x2f7d8>
   38f54:	movw	r3, #26215	; 0x6667
   38f58:	movt	r3, #26214	; 0x6666
   38f5c:	asr	r2, r6, #31
   38f60:	ldr	r1, [r4, #28]
   38f64:	smull	r0, r3, r3, r6
   38f68:	rsb	r5, r2, r3, asr #2
   38f6c:	add	r0, r5, #48	; 0x30
   38f70:	add	r5, r5, r5, lsl #2
   38f74:	uxtb	r0, r0
   38f78:	bl	96b8 <_IO_putc@plt>
   38f7c:	sub	r0, r6, r5, lsl #1
   38f80:	add	r0, r0, #48	; 0x30
   38f84:	ldr	r1, [r4, #28]
   38f88:	uxtb	r0, r0
   38f8c:	bl	96b8 <_IO_putc@plt>
   38f90:	mov	r0, r8
   38f94:	ldr	r1, [r4, #28]
   38f98:	bl	96b8 <_IO_putc@plt>
   38f9c:	ldr	r3, [r4, #32]
   38fa0:	str	r3, [r4, #44]	; 0x2c
   38fa4:	pop	{r4, r5, r6, r7, r8, pc}
   38fa8:	mov	r1, r5
   38fac:	mov	r0, r4
   38fb0:	bl	38604 <fputs@plt+0x2ef04>
   38fb4:	mov	r1, r7
   38fb8:	mov	r0, r4
   38fbc:	bl	37f80 <fputs@plt+0x2e880>
   38fc0:	mov	r0, r4
   38fc4:	bl	37434 <fputs@plt+0x2dd34>
   38fc8:	mov	r0, r4
   38fcc:	bl	37218 <fputs@plt+0x2db18>
   38fd0:	ldr	r3, [r6, #4]
   38fd4:	cmp	r3, #0
   38fd8:	blt	39030 <fputs@plt+0x2f930>
   38fdc:	ldr	r1, [r4, #28]
   38fe0:	mov	r0, #78	; 0x4e
   38fe4:	bl	96b8 <_IO_putc@plt>
   38fe8:	mov	r0, r6
   38fec:	bl	21e48 <fputs@plt+0x18748>
   38ff0:	bl	48f34 <fputs@plt+0x3f834>
   38ff4:	ldr	r6, [r4, #28]
   38ff8:	mov	r5, r0
   38ffc:	ldrb	r0, [r0]
   39000:	cmp	r0, #0
   39004:	beq	39020 <fputs@plt+0x2f920>
   39008:	mov	r1, r6
   3900c:	bl	96b8 <_IO_putc@plt>
   39010:	ldrb	r0, [r5, #1]!
   39014:	cmp	r0, #0
   39018:	bne	39008 <fputs@plt+0x2f908>
   3901c:	ldr	r6, [r4, #28]
   39020:	mov	r1, r6
   39024:	mov	r0, #10
   39028:	pop	{r4, r5, r6, r7, r8, lr}
   3902c:	b	96b8 <_IO_putc@plt>
   39030:	mov	r0, #67	; 0x43
   39034:	ldr	r1, [r4, #28]
   39038:	bl	96b8 <_IO_putc@plt>
   3903c:	ldr	r5, [r6, #60]	; 0x3c
   39040:	ldrb	r3, [r5, #1]
   39044:	cmp	r3, #0
   39048:	beq	39074 <fputs@plt+0x2f974>
   3904c:	ldrb	r0, [r5]
   39050:	ldr	r6, [r4, #28]
   39054:	cmp	r0, #0
   39058:	beq	39020 <fputs@plt+0x2f920>
   3905c:	mov	r1, r6
   39060:	bl	96b8 <_IO_putc@plt>
   39064:	ldrb	r0, [r5, #1]!
   39068:	cmp	r0, #0
   3906c:	bne	3905c <fputs@plt+0x2f95c>
   39070:	b	3901c <fputs@plt+0x2f91c>
   39074:	ldr	r1, [r4, #28]
   39078:	mov	r0, #92	; 0x5c
   3907c:	bl	96b8 <_IO_putc@plt>
   39080:	ldrb	r0, [r5]
   39084:	ldr	r1, [r4, #28]
   39088:	bl	96b8 <_IO_putc@plt>
   3908c:	ldr	r6, [r4, #28]
   39090:	b	39020 <fputs@plt+0x2f920>
   39094:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   39098:	mov	r4, r0
   3909c:	ldr	r5, [r0, #32]
   390a0:	sub	sp, sp, #16
   390a4:	mov	r7, r1
   390a8:	ldr	r6, [r5, #52]	; 0x34
   390ac:	cmp	r5, r6
   390b0:	beq	39194 <fputs@plt+0x2fa94>
   390b4:	ldrb	r3, [r5, #16]
   390b8:	mov	r0, r6
   390bc:	ldr	r1, [r4, #28]
   390c0:	cmp	r3, #0
   390c4:	moveq	r9, r3
   390c8:	ldrne	r9, [r5, #28]
   390cc:	movne	r8, #1
   390d0:	moveq	r8, r9
   390d4:	bl	36a34 <fputs@plt+0x2d334>
   390d8:	ldr	r3, [r4, #32]
   390dc:	ldrb	r2, [r3, #17]
   390e0:	cmp	r2, #0
   390e4:	mov	r5, r0
   390e8:	bne	39120 <fputs@plt+0x2fa20>
   390ec:	cmp	r8, #0
   390f0:	ldr	sl, [r3, #32]
   390f4:	bne	3915c <fputs@plt+0x2fa5c>
   390f8:	ldr	ip, [r4, #40]	; 0x28
   390fc:	mov	r0, r7
   39100:	ldr	r1, [r4, #28]
   39104:	mov	r2, r6
   39108:	ldr	r3, [r4, #36]	; 0x24
   3910c:	stmib	sp, {r5, sl}
   39110:	str	ip, [sp]
   39114:	bl	38a60 <fputs@plt+0x2f360>
   39118:	add	sp, sp, #16
   3911c:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   39120:	ldr	r2, [r3, #36]	; 0x24
   39124:	cmp	r8, #0
   39128:	movw	r3, #45508	; 0xb1c4
   3912c:	movt	r3, #6
   39130:	rsb	r2, r0, r2
   39134:	ldr	r1, [r7, #32]
   39138:	rsbne	r2, r9, r2
   3913c:	ldr	r0, [r3]
   39140:	cmp	r8, #0
   39144:	add	ip, r2, r2, lsr #31
   39148:	asr	r3, ip, #1
   3914c:	rsb	sl, r3, r2
   39150:	mla	r3, r0, r3, r1
   39154:	str	r3, [r7, #32]
   39158:	beq	390f8 <fputs@plt+0x2f9f8>
   3915c:	ldr	ip, [r4, #40]	; 0x28
   39160:	mov	r2, r6
   39164:	ldr	r3, [r4, #36]	; 0x24
   39168:	mov	r0, r7
   3916c:	ldr	r1, [r4, #28]
   39170:	str	ip, [sp]
   39174:	bl	38e84 <fputs@plt+0x2f784>
   39178:	movw	r2, #45508	; 0xb1c4
   3917c:	movt	r2, #6
   39180:	ldr	r3, [r7, #32]
   39184:	ldr	r2, [r2]
   39188:	mla	r9, r2, r9, r3
   3918c:	str	r9, [r7, #32]
   39190:	b	390f8 <fputs@plt+0x2f9f8>
   39194:	ldr	r3, [r0]
   39198:	ldr	r8, [r0, #28]
   3919c:	ldr	r6, [r0, #36]	; 0x24
   391a0:	ldr	r3, [r3, #28]
   391a4:	ldr	r4, [r0, #40]	; 0x28
   391a8:	blx	r3
   391ac:	movw	r2, #15148	; 0x3b2c
   391b0:	movt	r2, #7
   391b4:	mov	r1, r8
   391b8:	mov	r3, r6
   391bc:	ldr	ip, [r2]
   391c0:	mov	r2, r5
   391c4:	str	r4, [sp]
   391c8:	stmib	sp, {r0, ip}
   391cc:	mov	r0, r7
   391d0:	bl	38a60 <fputs@plt+0x2f360>
   391d4:	b	39118 <fputs@plt+0x2fa18>
   391d8:	ldr	r3, [r0, #32]
   391dc:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   391e0:	mov	r4, r0
   391e4:	ldrb	r2, [r3, #16]
   391e8:	sub	sp, sp, #8
   391ec:	mov	r5, r1
   391f0:	ldr	r6, [r3, #52]	; 0x34
   391f4:	cmp	r2, #0
   391f8:	moveq	r9, r2
   391fc:	ldrb	r2, [r3, #17]
   39200:	ldrne	r9, [r3, #28]
   39204:	movne	r7, #1
   39208:	moveq	r7, r9
   3920c:	cmp	r2, #0
   39210:	beq	392a4 <fputs@plt+0x2fba4>
   39214:	mov	r0, r6
   39218:	ldr	r1, [r4, #28]
   3921c:	ldr	sl, [r3, #36]	; 0x24
   39220:	bl	36a34 <fputs@plt+0x2d334>
   39224:	cmp	r7, #0
   39228:	movw	r3, #45508	; 0xb1c4
   3922c:	movt	r3, #6
   39230:	ldr	r2, [r5, #32]
   39234:	mov	r8, #1
   39238:	ldr	r3, [r3]
   3923c:	rsb	r0, r0, sl
   39240:	rsbne	r0, r9, r0
   39244:	add	r0, r0, r0, lsr #31
   39248:	asr	sl, r0, r8
   3924c:	mla	r3, r3, sl, r2
   39250:	str	r3, [r5, #32]
   39254:	ldr	ip, [r4, #40]	; 0x28
   39258:	mov	r0, r5
   3925c:	ldr	r1, [r4, #28]
   39260:	mov	r2, r6
   39264:	ldr	r3, [r4, #36]	; 0x24
   39268:	str	ip, [sp]
   3926c:	bl	38e84 <fputs@plt+0x2f784>
   39270:	cmp	r7, #0
   39274:	bne	392b0 <fputs@plt+0x2fbb0>
   39278:	cmp	r8, #0
   3927c:	beq	3929c <fputs@plt+0x2fb9c>
   39280:	movw	r3, #45508	; 0xb1c4
   39284:	movt	r3, #6
   39288:	ldr	r2, [r5, #32]
   3928c:	rsb	sl, sl, #0
   39290:	ldr	r3, [r3]
   39294:	mla	sl, r3, sl, r2
   39298:	str	sl, [r5, #32]
   3929c:	add	sp, sp, #8
   392a0:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   392a4:	mov	r8, r2
   392a8:	mov	sl, r2
   392ac:	b	39254 <fputs@plt+0x2fb54>
   392b0:	movw	r7, #45508	; 0xb1c4
   392b4:	movt	r7, #6
   392b8:	ldr	ip, [r5, #32]
   392bc:	mov	r2, r6
   392c0:	ldr	lr, [r7]
   392c4:	mov	r0, r5
   392c8:	ldr	r3, [r4, #36]	; 0x24
   392cc:	ldr	r1, [r4, #28]
   392d0:	mla	ip, lr, r9, ip
   392d4:	ldr	lr, [r4, #40]	; 0x28
   392d8:	rsb	r9, r9, #0
   392dc:	str	lr, [sp]
   392e0:	str	ip, [r5, #32]
   392e4:	bl	38e84 <fputs@plt+0x2f784>
   392e8:	ldr	r3, [r5, #32]
   392ec:	ldr	r2, [r7]
   392f0:	mla	r9, r2, r9, r3
   392f4:	str	r9, [r5, #32]
   392f8:	b	39278 <fputs@plt+0x2fb78>
   392fc:	push	{r4, r5, r6, lr}
   39300:	movw	r4, #3232	; 0xca0
   39304:	movt	r4, #7
   39308:	sub	sp, sp, #16
   3930c:	mov	r5, r0
   39310:	mov	r6, r1
   39314:	ldr	r3, [r4]
   39318:	movw	r1, #63372	; 0xf78c
   3931c:	mov	r0, sp
   39320:	movt	r1, #4
   39324:	str	r3, [sp, #12]
   39328:	bl	49bc4 <_ZdlPv@@Base+0xb74>
   3932c:	ldr	r2, [r5, #364]	; 0x16c
   39330:	ldr	r3, [sp, #4]
   39334:	ldr	r0, [r5, #360]	; 0x168
   39338:	cmp	r2, r3
   3933c:	ldr	r1, [sp]
   39340:	beq	39398 <fputs@plt+0x2fc98>
   39344:	mov	r0, sp
   39348:	add	r5, r5, #360	; 0x168
   3934c:	bl	49cb0 <_ZdlPv@@Base+0xc60>
   39350:	movw	r1, #51700	; 0xc9f4
   39354:	mov	r0, sp
   39358:	movt	r1, #4
   3935c:	bl	49bc4 <_ZdlPv@@Base+0xb74>
   39360:	mov	r0, r5
   39364:	mov	r1, sp
   39368:	bl	49ea8 <_ZdlPv@@Base+0xe58>
   3936c:	mov	r0, sp
   39370:	bl	49cb0 <_ZdlPv@@Base+0xc60>
   39374:	mov	r0, r5
   39378:	mov	r1, r6
   3937c:	bl	49ea8 <_ZdlPv@@Base+0xe58>
   39380:	ldr	r2, [sp, #12]
   39384:	ldr	r3, [r4]
   39388:	cmp	r2, r3
   3938c:	bne	393c8 <fputs@plt+0x2fcc8>
   39390:	add	sp, sp, #16
   39394:	pop	{r4, r5, r6, pc}
   39398:	cmp	r2, #0
   3939c:	bne	393b8 <fputs@plt+0x2fcb8>
   393a0:	mov	r0, sp
   393a4:	bl	49cb0 <_ZdlPv@@Base+0xc60>
   393a8:	add	r0, r5, #360	; 0x168
   393ac:	mov	r1, r6
   393b0:	bl	49cd0 <_ZdlPv@@Base+0xc80>
   393b4:	b	39380 <fputs@plt+0x2fc80>
   393b8:	bl	9394 <memcmp@plt>
   393bc:	cmp	r0, #0
   393c0:	beq	393a0 <fputs@plt+0x2fca0>
   393c4:	b	39344 <fputs@plt+0x2fc44>
   393c8:	bl	95d4 <__stack_chk_fail@plt>
   393cc:	mov	r0, sp
   393d0:	bl	49cb0 <_ZdlPv@@Base+0xc60>
   393d4:	bl	9460 <__cxa_end_cleanup@plt>
   393d8:	push	{r4, r5, r6, r7, lr}
   393dc:	movw	r4, #3232	; 0xca0
   393e0:	movt	r4, #7
   393e4:	ldr	r3, [r0, #40]	; 0x28
   393e8:	sub	sp, sp, #20
   393ec:	mov	r6, r1
   393f0:	ldr	r2, [r4]
   393f4:	cmp	r3, #0
   393f8:	str	r2, [sp, #12]
   393fc:	beq	39438 <fputs@plt+0x2fd38>
   39400:	add	r1, r0, #28
   39404:	mov	r0, sp
   39408:	bl	49c58 <_ZdlPv@@Base+0xc08>
   3940c:	mov	r0, r6
   39410:	mov	r1, sp
   39414:	bl	392fc <fputs@plt+0x2fbfc>
   39418:	mov	r0, sp
   3941c:	bl	49cb0 <_ZdlPv@@Base+0xc60>
   39420:	ldr	r2, [sp, #12]
   39424:	ldr	r3, [r4]
   39428:	cmp	r2, r3
   3942c:	bne	3945c <fputs@plt+0x2fd5c>
   39430:	add	sp, sp, #20
   39434:	pop	{r4, r5, r6, r7, pc}
   39438:	ldr	r7, [r1, #28]
   3943c:	add	r1, r0, #28
   39440:	mov	r0, sp
   39444:	bl	49c58 <_ZdlPv@@Base+0xc08>
   39448:	add	r0, r6, #8
   3944c:	mov	r1, r7
   39450:	mov	r2, sp
   39454:	bl	3066c <fputs@plt+0x26f6c>
   39458:	b	39418 <fputs@plt+0x2fd18>
   3945c:	bl	95d4 <__stack_chk_fail@plt>
   39460:	mov	r0, sp
   39464:	bl	49cb0 <_ZdlPv@@Base+0xc60>
   39468:	bl	9460 <__cxa_end_cleanup@plt>
   3946c:	mov	r0, sp
   39470:	bl	49cb0 <_ZdlPv@@Base+0xc60>
   39474:	bl	9460 <__cxa_end_cleanup@plt>
   39478:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   3947c:	movw	r9, #3232	; 0xca0
   39480:	movt	r9, #7
   39484:	mov	r5, r0
   39488:	ldr	r0, [r0, #24]
   3948c:	mov	r4, r2
   39490:	ldr	r2, [r9]
   39494:	sub	sp, sp, #92	; 0x5c
   39498:	cmp	r0, #0
   3949c:	mov	r8, r3
   394a0:	str	r2, [sp, #84]	; 0x54
   394a4:	beq	395cc <fputs@plt+0x2fecc>
   394a8:	sub	r1, r1, #67	; 0x43
   394ac:	cmp	r1, #49	; 0x31
   394b0:	ldrls	pc, [pc, r1, lsl #2]
   394b4:	b	39838 <fputs@plt+0x30138>
   394b8:	andeq	r9, r3, r0, lsl #11
   394bc:	andeq	r9, r3, r8, lsr r8
   394c0:	andeq	r9, r3, ip, asr #14
   394c4:	andeq	r9, r3, r8, lsr r8
   394c8:	andeq	r9, r3, r8, lsr r8
   394cc:	andeq	r9, r3, r8, lsr r8
   394d0:	andeq	r9, r3, r8, lsr r8
   394d4:	andeq	r9, r3, r8, lsr r8
   394d8:	andeq	r9, r3, r8, lsr r8
   394dc:	andeq	r9, r3, r8, lsr r8
   394e0:	andeq	r9, r3, r8, lsr r8
   394e4:	andeq	r9, r3, r8, lsr r8
   394e8:	andeq	r9, r3, r8, lsr r8
   394ec:	andeq	r9, r3, ip, lsr #15
   394f0:	andeq	r9, r3, r8, lsr r8
   394f4:	andeq	r9, r3, r8, lsr r8
   394f8:	andeq	r9, r3, r8, lsr r8
   394fc:	andeq	r9, r3, r8, lsr r8
   39500:	andeq	r9, r3, r8, lsr r8
   39504:	andeq	r9, r3, r8, lsr r8
   39508:	andeq	r9, r3, r8, lsr r8
   3950c:	andeq	r9, r3, r8, lsr r8
   39510:	andeq	r9, r3, r8, lsr r8
   39514:	andeq	r9, r3, r8, lsr r8
   39518:	andeq	r9, r3, r8, lsr r8
   3951c:	andeq	r9, r3, r8, lsr r8
   39520:	andeq	r9, r3, r8, lsr r8
   39524:	andeq	r9, r3, r8, lsr r8
   39528:	andeq	r9, r3, r8, lsr r8
   3952c:	andeq	r9, r3, r8, lsr r8
   39530:	andeq	r9, r3, r4, ror #11
   39534:	andeq	r9, r3, r8, lsr r8
   39538:	andeq	r9, r3, r0, lsl #11
   3953c:	andeq	r9, r3, r8, lsr r8
   39540:	andeq	r9, r3, ip, asr #14
   39544:	andeq	r9, r3, r8, lsr r8
   39548:	andeq	r9, r3, r8, lsr r8
   3954c:	andeq	r9, r3, r8, lsr r8
   39550:	andeq	r9, r3, r8, lsr r8
   39554:	andeq	r9, r3, r8, lsr r8
   39558:	andeq	r9, r3, r8, lsr r8
   3955c:	andeq	r9, r3, r8, asr #12
   39560:	andeq	r9, r3, r8, lsr r8
   39564:	andeq	r9, r3, r8, lsr r8
   39568:	andeq	r9, r3, r8, lsr r8
   3956c:	andeq	r9, r3, ip, lsr #15
   39570:	andeq	r9, r3, r8, lsr r8
   39574:	andeq	r9, r3, r8, lsr r8
   39578:	andeq	r9, r3, r8, lsr r8
   3957c:	ldrdeq	r9, [r3], -r4
   39580:	movw	r6, #45508	; 0xb1c4
   39584:	movt	r6, #6
   39588:	ldr	r3, [r4]
   3958c:	ldr	r2, [r6]
   39590:	ldr	r1, [r5, #40]	; 0x28
   39594:	ldr	r0, [r5, #44]	; 0x2c
   39598:	mul	r3, r2, r3
   3959c:	add	r3, r3, r3, lsr #31
   395a0:	sub	r1, r1, r3, asr #1
   395a4:	bl	20b0c <fputs@plt+0x1740c>
   395a8:	ldr	r1, [r6]
   395ac:	ldr	r3, [r4]
   395b0:	ldr	r2, [r5, #40]	; 0x28
   395b4:	ldr	r0, [r5, #44]	; 0x2c
   395b8:	mul	r3, r1, r3
   395bc:	add	r0, r3, r0
   395c0:	add	r1, r3, r3, lsr #31
   395c4:	add	r1, r2, r1, asr #1
   395c8:	bl	20b0c <fputs@plt+0x1740c>
   395cc:	ldr	r2, [sp, #84]	; 0x54
   395d0:	ldr	r3, [r9]
   395d4:	cmp	r2, r3
   395d8:	bne	39914 <fputs@plt+0x30214>
   395dc:	add	sp, sp, #92	; 0x5c
   395e0:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   395e4:	movw	r7, #45508	; 0xb1c4
   395e8:	movw	r6, #45504	; 0xb1c0
   395ec:	movt	r7, #6
   395f0:	movt	r6, #6
   395f4:	ldr	lr, [r4]
   395f8:	add	r0, sp, #68	; 0x44
   395fc:	ldr	r2, [r7]
   39600:	add	r1, sp, #48	; 0x30
   39604:	ldr	r3, [r6]
   39608:	ldr	r7, [r4, #8]
   3960c:	ldr	ip, [r4, #4]
   39610:	ldr	sl, [r4, #12]
   39614:	mul	lr, r2, lr
   39618:	ldr	r6, [r5, #44]	; 0x2c
   3961c:	mul	r2, r7, r2
   39620:	ldr	r7, [r5, #40]	; 0x28
   39624:	mul	ip, r3, ip
   39628:	mul	r3, sl, r3
   3962c:	str	lr, [sp, #68]	; 0x44
   39630:	str	r2, [sp, #76]	; 0x4c
   39634:	str	ip, [sp, #72]	; 0x48
   39638:	str	r3, [sp, #80]	; 0x50
   3963c:	bl	477c4 <fputs@plt+0x3e0c4>
   39640:	cmp	r0, #0
   39644:	bne	398b0 <fputs@plt+0x301b0>
   39648:	ldr	r3, [r5, #40]	; 0x28
   3964c:	ldr	sl, [r5, #44]	; 0x2c
   39650:	mov	r1, r3
   39654:	str	r3, [sp, #24]
   39658:	mov	r0, sl
   3965c:	bl	20b0c <fputs@plt+0x1740c>
   39660:	cmp	r8, #0
   39664:	ldr	r3, [sp, #24]
   39668:	ble	395cc <fputs@plt+0x2fecc>
   3966c:	movw	r7, #45508	; 0xb1c4
   39670:	movw	r6, #45504	; 0xb1c0
   39674:	movt	r7, #6
   39678:	movt	r6, #6
   3967c:	add	fp, r4, #4
   39680:	mov	r5, r4
   39684:	mov	r2, #0
   39688:	rsb	r0, r4, r5
   3968c:	ldr	r1, [r5]
   39690:	ldr	lr, [r6]
   39694:	add	r2, r2, #1
   39698:	ldr	ip, [fp, r0]
   3969c:	add	r5, r5, #8
   396a0:	ldr	r0, [r7]
   396a4:	str	r2, [sp, #28]
   396a8:	mla	r3, lr, ip, r3
   396ac:	mla	sl, r0, r1, sl
   396b0:	mov	r1, r3
   396b4:	str	r3, [sp, #24]
   396b8:	mov	r0, sl
   396bc:	bl	20b0c <fputs@plt+0x1740c>
   396c0:	ldr	r2, [sp, #28]
   396c4:	ldr	r3, [sp, #24]
   396c8:	cmp	r2, r8
   396cc:	bne	39688 <fputs@plt+0x2ff88>
   396d0:	b	395cc <fputs@plt+0x2fecc>
   396d4:	cmp	r3, #0
   396d8:	ldr	sl, [r5, #44]	; 0x2c
   396dc:	ldr	r3, [r5, #40]	; 0x28
   396e0:	ble	395cc <fputs@plt+0x2fecc>
   396e4:	movw	r7, #45508	; 0xb1c4
   396e8:	movw	r6, #45504	; 0xb1c0
   396ec:	movt	r7, #6
   396f0:	movt	r6, #6
   396f4:	add	fp, r4, #4
   396f8:	mov	r5, r4
   396fc:	mov	r2, #0
   39700:	rsb	r0, r4, r5
   39704:	ldr	r1, [r5]
   39708:	ldr	lr, [r6]
   3970c:	add	r2, r2, #1
   39710:	ldr	ip, [fp, r0]
   39714:	add	r5, r5, #8
   39718:	ldr	r0, [r7]
   3971c:	str	r2, [sp, #28]
   39720:	mla	r3, lr, ip, r3
   39724:	mla	sl, r0, r1, sl
   39728:	mov	r1, r3
   3972c:	str	r3, [sp, #24]
   39730:	mov	r0, sl
   39734:	bl	20b0c <fputs@plt+0x1740c>
   39738:	ldr	r2, [sp, #28]
   3973c:	ldr	r3, [sp, #24]
   39740:	cmp	r2, r8
   39744:	bne	39700 <fputs@plt+0x30000>
   39748:	b	395cc <fputs@plt+0x2fecc>
   3974c:	movw	r6, #45504	; 0xb1c0
   39750:	movt	r6, #6
   39754:	ldr	r3, [r4, #4]
   39758:	ldr	r2, [r6]
   3975c:	ldr	r1, [r5, #40]	; 0x28
   39760:	ldr	r0, [r5, #44]	; 0x2c
   39764:	mul	r3, r2, r3
   39768:	add	r3, r3, r3, lsr #31
   3976c:	sub	r1, r1, r3, asr #1
   39770:	bl	20b0c <fputs@plt+0x1740c>
   39774:	ldr	ip, [r6]
   39778:	ldr	r2, [r4, #4]
   3977c:	movw	r3, #45508	; 0xb1c4
   39780:	movt	r3, #6
   39784:	ldr	r1, [r5, #44]	; 0x2c
   39788:	ldr	r0, [r4]
   3978c:	mul	r2, ip, r2
   39790:	ldr	ip, [r3]
   39794:	ldr	r3, [r5, #40]	; 0x28
   39798:	mla	r0, ip, r0, r1
   3979c:	add	r1, r2, r2, lsr #31
   397a0:	add	r1, r3, r1, asr #1
   397a4:	bl	20b0c <fputs@plt+0x1740c>
   397a8:	b	395cc <fputs@plt+0x2fecc>
   397ac:	ldr	r3, [r5, #40]	; 0x28
   397b0:	ldr	sl, [r5, #44]	; 0x2c
   397b4:	mov	r1, r3
   397b8:	str	r3, [sp, #24]
   397bc:	mov	r0, sl
   397c0:	bl	20b0c <fputs@plt+0x1740c>
   397c4:	cmp	r8, #0
   397c8:	ldr	r3, [sp, #24]
   397cc:	ble	395cc <fputs@plt+0x2fecc>
   397d0:	movw	r7, #45508	; 0xb1c4
   397d4:	movw	r6, #45504	; 0xb1c0
   397d8:	movt	r7, #6
   397dc:	movt	r6, #6
   397e0:	add	fp, r4, #4
   397e4:	mov	r5, r4
   397e8:	mov	r2, #0
   397ec:	rsb	r0, r4, r5
   397f0:	ldr	r1, [r5]
   397f4:	ldr	lr, [r6]
   397f8:	add	r2, r2, #1
   397fc:	ldr	ip, [fp, r0]
   39800:	add	r5, r5, #8
   39804:	ldr	r0, [r7]
   39808:	str	r2, [sp, #28]
   3980c:	mla	r3, lr, ip, r3
   39810:	mla	sl, r0, r1, sl
   39814:	mov	r1, r3
   39818:	str	r3, [sp, #24]
   3981c:	mov	r0, sl
   39820:	bl	20b0c <fputs@plt+0x1740c>
   39824:	ldr	r2, [sp, #28]
   39828:	ldr	r3, [sp, #24]
   3982c:	cmp	r2, r8
   39830:	bne	397ec <fputs@plt+0x300ec>
   39834:	b	395cc <fputs@plt+0x2fecc>
   39838:	cmp	r3, #0
   3983c:	ldr	sl, [r5, #44]	; 0x2c
   39840:	ldr	r3, [r5, #40]	; 0x28
   39844:	ble	395cc <fputs@plt+0x2fecc>
   39848:	movw	r7, #45508	; 0xb1c4
   3984c:	movw	r6, #45504	; 0xb1c0
   39850:	movt	r7, #6
   39854:	movt	r6, #6
   39858:	add	fp, r4, #4
   3985c:	mov	r5, r4
   39860:	mov	r2, #0
   39864:	rsb	r0, r4, r5
   39868:	ldr	r1, [r5]
   3986c:	ldr	lr, [r6]
   39870:	add	r2, r2, #1
   39874:	ldr	ip, [fp, r0]
   39878:	add	r5, r5, #8
   3987c:	ldr	r0, [r7]
   39880:	str	r2, [sp, #28]
   39884:	mla	r3, lr, ip, r3
   39888:	mla	sl, r0, r1, sl
   3988c:	mov	r1, r3
   39890:	str	r3, [sp, #24]
   39894:	mov	r0, sl
   39898:	bl	20b0c <fputs@plt+0x1740c>
   3989c:	ldr	r2, [sp, #28]
   398a0:	ldr	r3, [sp, #24]
   398a4:	cmp	r2, r8
   398a8:	bne	39864 <fputs@plt+0x30164>
   398ac:	b	395cc <fputs@plt+0x2fecc>
   398b0:	ldr	lr, [sp, #80]	; 0x50
   398b4:	mov	r0, r6
   398b8:	ldr	r4, [sp, #76]	; 0x4c
   398bc:	mov	r1, r7
   398c0:	ldr	r2, [sp, #68]	; 0x44
   398c4:	vldr	d0, [sp, #48]	; 0x30
   398c8:	ldr	r3, [sp, #72]	; 0x48
   398cc:	add	ip, sp, #32
   398d0:	vldr	d1, [sp, #56]	; 0x38
   398d4:	str	ip, [sp, #8]
   398d8:	stm	sp, {r4, lr}
   398dc:	add	ip, sp, #40	; 0x28
   398e0:	add	lr, sp, #36	; 0x24
   398e4:	str	ip, [sp, #12]
   398e8:	str	lr, [sp, #16]
   398ec:	add	ip, sp, #44	; 0x2c
   398f0:	str	ip, [sp, #20]
   398f4:	bl	47844 <fputs@plt+0x3e144>
   398f8:	ldr	r0, [sp, #32]
   398fc:	ldr	r1, [sp, #36]	; 0x24
   39900:	bl	20b0c <fputs@plt+0x1740c>
   39904:	ldr	r0, [sp, #40]	; 0x28
   39908:	ldr	r1, [sp, #44]	; 0x2c
   3990c:	bl	20b0c <fputs@plt+0x1740c>
   39910:	b	395cc <fputs@plt+0x2fecc>
   39914:	bl	95d4 <__stack_chk_fail@plt>
   39918:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   3991c:	sub	sp, sp, #20
   39920:	mov	r5, r0
   39924:	mov	r7, r2
   39928:	ldr	r4, [sp, #64]	; 0x40
   3992c:	str	r1, [sp, #12]
   39930:	ldr	r1, [sp, #60]	; 0x3c
   39934:	str	r3, [sp, #4]
   39938:	ldr	r6, [sp, #56]	; 0x38
   3993c:	bl	38604 <fputs@plt+0x2ef04>
   39940:	mov	r1, r4
   39944:	mov	r0, r5
   39948:	bl	37f80 <fputs@plt+0x2e880>
   3994c:	mov	r0, r5
   39950:	bl	37434 <fputs@plt+0x2dd34>
   39954:	mov	r0, r5
   39958:	bl	37218 <fputs@plt+0x2db18>
   3995c:	ldr	ip, [r5, #24]
   39960:	cmp	ip, #0
   39964:	beq	39ae4 <fputs@plt+0x303e4>
   39968:	ldr	r3, [r5, #52]	; 0x34
   3996c:	cmp	r3, r6
   39970:	beq	399cc <fputs@plt+0x302cc>
   39974:	ldr	r1, [r5, #28]
   39978:	mov	r0, #115	; 0x73
   3997c:	bl	96b8 <_IO_putc@plt>
   39980:	mov	r0, r6
   39984:	bl	48f34 <fputs@plt+0x3f834>
   39988:	ldr	r8, [r5, #28]
   3998c:	mov	r4, r0
   39990:	ldrb	r0, [r0]
   39994:	cmp	r0, #0
   39998:	beq	399b4 <fputs@plt+0x302b4>
   3999c:	mov	r1, r8
   399a0:	bl	96b8 <_IO_putc@plt>
   399a4:	ldrb	r0, [r4, #1]!
   399a8:	cmp	r0, #0
   399ac:	bne	3999c <fputs@plt+0x3029c>
   399b0:	ldr	r8, [r5, #28]
   399b4:	mov	r1, r8
   399b8:	mov	r0, #10
   399bc:	bl	96b8 <_IO_putc@plt>
   399c0:	mov	r3, #0
   399c4:	str	r6, [r5, #52]	; 0x34
   399c8:	str	r3, [r5, #64]	; 0x40
   399cc:	ldr	r1, [r5, #28]
   399d0:	mov	r0, #68	; 0x44
   399d4:	bl	96b8 <_IO_putc@plt>
   399d8:	ldr	r1, [r5, #28]
   399dc:	ldr	r0, [sp, #12]
   399e0:	bl	96b8 <_IO_putc@plt>
   399e4:	ldr	r1, [sp, #12]
   399e8:	cmp	r1, #99	; 0x63
   399ec:	beq	39b90 <fputs@plt+0x30490>
   399f0:	ldr	r2, [sp, #4]
   399f4:	cmp	r2, #0
   399f8:	ble	39acc <fputs@plt+0x303cc>
   399fc:	movw	fp, #45508	; 0xb1c4
   39a00:	add	r9, r7, #4
   39a04:	movt	fp, #6
   39a08:	mov	r6, r7
   39a0c:	mov	r8, #0
   39a10:	movw	r3, #45504	; 0xb1c0
   39a14:	movt	r3, #6
   39a18:	str	r3, [sp, #8]
   39a1c:	ldr	r1, [r5, #28]
   39a20:	mov	r0, #32
   39a24:	bl	96b8 <_IO_putc@plt>
   39a28:	ldr	r3, [r6]
   39a2c:	ldr	r0, [fp]
   39a30:	mul	r0, r0, r3
   39a34:	bl	48f34 <fputs@plt+0x3f834>
   39a38:	ldr	r4, [r5, #28]
   39a3c:	mov	r3, r0
   39a40:	ldrb	r0, [r0]
   39a44:	cmp	r0, #0
   39a48:	beq	39a68 <fputs@plt+0x30368>
   39a4c:	mov	sl, r3
   39a50:	mov	r1, r4
   39a54:	bl	96b8 <_IO_putc@plt>
   39a58:	ldrb	r0, [sl, #1]!
   39a5c:	cmp	r0, #0
   39a60:	bne	39a50 <fputs@plt+0x30350>
   39a64:	ldr	r4, [r5, #28]
   39a68:	mov	r1, r4
   39a6c:	mov	r0, #32
   39a70:	bl	96b8 <_IO_putc@plt>
   39a74:	ldr	r2, [sp, #8]
   39a78:	rsb	r3, r7, r6
   39a7c:	ldr	r0, [r2]
   39a80:	ldr	r3, [r9, r3]
   39a84:	mul	r0, r0, r3
   39a88:	bl	48f34 <fputs@plt+0x3f834>
   39a8c:	ldr	r4, [r5, #28]
   39a90:	mov	r3, r0
   39a94:	ldrb	r0, [r0]
   39a98:	cmp	r0, #0
   39a9c:	movne	sl, r3
   39aa0:	beq	39ab8 <fputs@plt+0x303b8>
   39aa4:	mov	r1, r4
   39aa8:	bl	96b8 <_IO_putc@plt>
   39aac:	ldrb	r0, [sl, #1]!
   39ab0:	cmp	r0, #0
   39ab4:	bne	39aa4 <fputs@plt+0x303a4>
   39ab8:	ldr	r3, [sp, #4]
   39abc:	add	r8, r8, #1
   39ac0:	add	r6, r6, #8
   39ac4:	cmp	r8, r3
   39ac8:	bne	39a1c <fputs@plt+0x3031c>
   39acc:	mov	r0, r5
   39ad0:	ldr	r1, [sp, #12]
   39ad4:	mov	r2, r7
   39ad8:	ldr	r3, [sp, #4]
   39adc:	bl	39478 <fputs@plt+0x2fd78>
   39ae0:	ldr	ip, [r5, #24]
   39ae4:	ldr	r1, [sp, #4]
   39ae8:	cmp	r1, #0
   39aec:	ble	39be0 <fputs@plt+0x304e0>
   39af0:	ldr	r1, [sp, #4]
   39af4:	movw	r3, #45508	; 0xb1c4
   39af8:	ldr	r2, [r5, #44]	; 0x2c
   39afc:	movt	r3, #6
   39b00:	lsl	r0, r1, #3
   39b04:	ldr	r4, [r3]
   39b08:	mov	r3, #0
   39b0c:	ldr	r1, [r7, r3]
   39b10:	add	r3, r3, #8
   39b14:	cmp	r3, r0
   39b18:	mla	r2, r1, r4, r2
   39b1c:	bne	39b0c <fputs@plt+0x3040c>
   39b20:	ldr	r3, [sp, #12]
   39b24:	str	r2, [r5, #44]	; 0x2c
   39b28:	cmp	r3, #101	; 0x65
   39b2c:	str	r2, [r5, #32]
   39b30:	beq	39b6c <fputs@plt+0x3046c>
   39b34:	movw	r3, #45504	; 0xb1c0
   39b38:	ldr	r2, [r5, #40]	; 0x28
   39b3c:	movt	r3, #6
   39b40:	add	r9, r7, #4
   39b44:	ldr	r4, [r3]
   39b48:	mov	r3, #0
   39b4c:	ldr	r1, [r9, r3]
   39b50:	add	r3, r3, #8
   39b54:	cmp	r3, r0
   39b58:	mla	r2, r1, r4, r2
   39b5c:	bne	39b4c <fputs@plt+0x3044c>
   39b60:	mov	r3, r2
   39b64:	str	r2, [r5, #40]	; 0x28
   39b68:	str	r3, [r5, #36]	; 0x24
   39b6c:	cmp	ip, #0
   39b70:	bne	39b7c <fputs@plt+0x3047c>
   39b74:	add	sp, sp, #20
   39b78:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   39b7c:	ldr	r1, [r5, #28]
   39b80:	mov	r0, #10
   39b84:	add	sp, sp, #20
   39b88:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   39b8c:	b	96b8 <_IO_putc@plt>
   39b90:	ldr	r1, [r5, #28]
   39b94:	mov	r0, #32
   39b98:	bl	96b8 <_IO_putc@plt>
   39b9c:	movw	r3, #45508	; 0xb1c4
   39ba0:	movt	r3, #6
   39ba4:	ldr	r2, [r7]
   39ba8:	ldr	r0, [r3]
   39bac:	mul	r0, r0, r2
   39bb0:	bl	48f34 <fputs@plt+0x3f834>
   39bb4:	ldr	r6, [r5, #28]
   39bb8:	mov	r4, r0
   39bbc:	ldrb	r0, [r0]
   39bc0:	cmp	r0, #0
   39bc4:	beq	39acc <fputs@plt+0x303cc>
   39bc8:	mov	r1, r6
   39bcc:	bl	96b8 <_IO_putc@plt>
   39bd0:	ldrb	r0, [r4, #1]!
   39bd4:	cmp	r0, #0
   39bd8:	bne	39bc8 <fputs@plt+0x304c8>
   39bdc:	b	39acc <fputs@plt+0x303cc>
   39be0:	ldr	r2, [sp, #12]
   39be4:	ldr	r3, [r5, #44]	; 0x2c
   39be8:	cmp	r2, #101	; 0x65
   39bec:	str	r3, [r5, #32]
   39bf0:	ldrne	r3, [r5, #40]	; 0x28
   39bf4:	bne	39b68 <fputs@plt+0x30468>
   39bf8:	b	39b6c <fputs@plt+0x3046c>
   39bfc:	mov	ip, r0
   39c00:	add	r3, ip, #28
   39c04:	push	{r4, lr}
   39c08:	mov	r0, r1
   39c0c:	ldm	r3, {r3, r4, lr}
   39c10:	sub	sp, sp, #16
   39c14:	ldrb	r1, [ip, #44]	; 0x2c
   39c18:	ldr	r2, [ip, #48]	; 0x30
   39c1c:	ldr	ip, [ip, #40]	; 0x28
   39c20:	stm	sp, {r4, lr}
   39c24:	str	ip, [sp, #8]
   39c28:	bl	39918 <fputs@plt+0x30218>
   39c2c:	add	sp, sp, #16
   39c30:	pop	{r4, pc}
   39c34:	ldr	r2, [pc, #20]	; 39c50 <fputs@plt+0x30550>
   39c38:	push	{r4, lr}
   39c3c:	mov	r4, r0
   39c40:	str	r2, [r0], #8
   39c44:	bl	2fcac <fputs@plt+0x265ac>
   39c48:	mov	r0, r4
   39c4c:	pop	{r4, pc}
   39c50:	andeq	pc, r4, r0, ror #26
   39c54:	push	{r4, r5, r6, r7, lr}
   39c58:	movw	r5, #3232	; 0xca0
   39c5c:	movt	r5, #7
   39c60:	ldr	r7, [pc, #232]	; 39d50 <fputs@plt+0x30650>
   39c64:	sub	sp, sp, #28
   39c68:	mov	r6, r0
   39c6c:	ldr	r3, [r5]
   39c70:	mov	r4, r0
   39c74:	str	r7, [r6], #8
   39c78:	mov	r0, r6
   39c7c:	str	r3, [sp, #20]
   39c80:	bl	2fcac <fputs@plt+0x265ac>
   39c84:	movw	r3, #6700	; 0x1a2c
   39c88:	movt	r3, #7
   39c8c:	mov	r2, #0
   39c90:	add	r1, r7, #56	; 0x38
   39c94:	ldr	r0, [r3]
   39c98:	mov	r3, #1
   39c9c:	str	r1, [r4]
   39ca0:	cmp	r0, r2
   39ca4:	str	r2, [r4, #20]
   39ca8:	str	r3, [r4, #24]
   39cac:	beq	39d20 <fputs@plt+0x30620>
   39cb0:	movw	r1, #48184	; 0xbc38
   39cb4:	movt	r1, #4
   39cb8:	bl	9628 <popen@plt>
   39cbc:	cmp	r0, #0
   39cc0:	str	r0, [r4, #28]
   39cc4:	beq	39cec <fputs@plt+0x305ec>
   39cc8:	mov	r3, #1
   39ccc:	str	r3, [r4, #16]
   39cd0:	ldr	r2, [sp, #20]
   39cd4:	mov	r0, r4
   39cd8:	ldr	r3, [r5]
   39cdc:	cmp	r2, r3
   39ce0:	bne	39d3c <fputs@plt+0x3063c>
   39ce4:	add	sp, sp, #28
   39ce8:	pop	{r4, r5, r6, r7, pc}
   39cec:	bl	96e8 <__errno_location@plt>
   39cf0:	ldr	r0, [r0]
   39cf4:	bl	9358 <strerror@plt>
   39cf8:	mov	r1, r0
   39cfc:	mov	r0, sp
   39d00:	bl	440a0 <fputs@plt+0x3a9a0>
   39d04:	movw	r2, #18728	; 0x4928
   39d08:	movt	r2, #7
   39d0c:	movw	r0, #7344	; 0x1cb0
   39d10:	mov	r1, sp
   39d14:	mov	r3, r2
   39d18:	movt	r0, #5
   39d1c:	bl	21c14 <fputs@plt+0x18514>
   39d20:	movw	r3, #3340	; 0xd0c
   39d24:	movt	r3, #7
   39d28:	mov	r2, #0
   39d2c:	str	r2, [r4, #16]
   39d30:	ldr	r3, [r3]
   39d34:	str	r3, [r4, #28]
   39d38:	b	39cd0 <fputs@plt+0x305d0>
   39d3c:	bl	95d4 <__stack_chk_fail@plt>
   39d40:	str	r7, [r4]
   39d44:	mov	r0, r6
   39d48:	bl	2fce4 <fputs@plt+0x265e4>
   39d4c:	bl	9460 <__cxa_end_cleanup@plt>
   39d50:	andeq	pc, r4, r0, ror #26
   39d54:	push	{r3, r4, r5, r6, r7, lr}
   39d58:	mov	r5, r0
   39d5c:	bl	39c54 <fputs@plt+0x30554>
   39d60:	ldr	r2, [pc, #532]	; 39f7c <fputs@plt+0x3087c>
   39d64:	add	r6, r5, #360	; 0x168
   39d68:	mov	r3, #0
   39d6c:	mov	r1, #10
   39d70:	mov	r0, r6
   39d74:	str	r1, [r5, #84]	; 0x54
   39d78:	str	r2, [r5]
   39d7c:	str	r3, [r5, #56]	; 0x38
   39d80:	str	r3, [r5, #60]	; 0x3c
   39d84:	str	r3, [r5, #68]	; 0x44
   39d88:	str	r3, [r5, #72]	; 0x48
   39d8c:	str	r3, [r5, #344]	; 0x158
   39d90:	str	r3, [r5, #352]	; 0x160
   39d94:	str	r3, [r5, #356]	; 0x164
   39d98:	bl	49b4c <_ZdlPv@@Base+0xafc>
   39d9c:	ldr	r4, [r5, #84]	; 0x54
   39da0:	cmp	r4, #532676608	; 0x1fc00000
   39da4:	lslls	r0, r4, #2
   39da8:	mvnhi	r0, #0
   39dac:	bl	958c <_Znaj@plt>
   39db0:	cmp	r4, #0
   39db4:	beq	39dd4 <fputs@plt+0x306d4>
   39db8:	mov	r3, #0
   39dbc:	mov	r2, r0
   39dc0:	mov	r1, r3
   39dc4:	add	r3, r3, #1
   39dc8:	str	r1, [r2], #4
   39dcc:	cmp	r4, r3
   39dd0:	bne	39dc4 <fputs@plt+0x306c4>
   39dd4:	ldr	r7, [r5, #28]
   39dd8:	movw	r4, #7384	; 0x1cd8
   39ddc:	movt	r4, #5
   39de0:	str	r0, [r5, #80]	; 0x50
   39de4:	mov	r0, #120	; 0x78
   39de8:	mov	r1, r7
   39dec:	bl	96b8 <_IO_putc@plt>
   39df0:	ldrb	r0, [r4, #1]!
   39df4:	cmp	r0, #0
   39df8:	bne	39de8 <fputs@plt+0x306e8>
   39dfc:	movw	r3, #45512	; 0xb1c8
   39e00:	movt	r3, #6
   39e04:	ldr	r7, [r5, #28]
   39e08:	ldr	r4, [r3]
   39e0c:	ldrb	r0, [r4]
   39e10:	cmp	r0, #0
   39e14:	beq	39e30 <fputs@plt+0x30730>
   39e18:	mov	r1, r7
   39e1c:	bl	96b8 <_IO_putc@plt>
   39e20:	ldrb	r0, [r4, #1]!
   39e24:	cmp	r0, #0
   39e28:	bne	39e18 <fputs@plt+0x30718>
   39e2c:	ldr	r7, [r5, #28]
   39e30:	mov	r1, r7
   39e34:	mov	r0, #10
   39e38:	bl	96b8 <_IO_putc@plt>
   39e3c:	ldr	r7, [r5, #28]
   39e40:	movw	r4, #7368	; 0x1cc8
   39e44:	movt	r4, #5
   39e48:	mov	r0, #120	; 0x78
   39e4c:	mov	r1, r7
   39e50:	bl	96b8 <_IO_putc@plt>
   39e54:	ldrb	r0, [r4, #1]!
   39e58:	cmp	r0, #0
   39e5c:	bne	39e4c <fputs@plt+0x3074c>
   39e60:	movw	r3, #15132	; 0x3b1c
   39e64:	movt	r3, #7
   39e68:	ldr	r0, [r3]
   39e6c:	bl	48f34 <fputs@plt+0x3f834>
   39e70:	mov	r4, r0
   39e74:	ldrb	r0, [r0]
   39e78:	ldr	r7, [r5, #28]
   39e7c:	cmp	r0, #0
   39e80:	beq	39e9c <fputs@plt+0x3079c>
   39e84:	mov	r1, r7
   39e88:	bl	96b8 <_IO_putc@plt>
   39e8c:	ldrb	r0, [r4, #1]!
   39e90:	cmp	r0, #0
   39e94:	bne	39e84 <fputs@plt+0x30784>
   39e98:	ldr	r7, [r5, #28]
   39e9c:	mov	r1, r7
   39ea0:	mov	r0, #32
   39ea4:	bl	96b8 <_IO_putc@plt>
   39ea8:	movw	r3, #45508	; 0xb1c4
   39eac:	movt	r3, #6
   39eb0:	ldr	r0, [r3]
   39eb4:	bl	48f34 <fputs@plt+0x3f834>
   39eb8:	mov	r4, r0
   39ebc:	ldrb	r0, [r0]
   39ec0:	ldr	r7, [r5, #28]
   39ec4:	cmp	r0, #0
   39ec8:	beq	39ee4 <fputs@plt+0x307e4>
   39ecc:	mov	r1, r7
   39ed0:	bl	96b8 <_IO_putc@plt>
   39ed4:	ldrb	r0, [r4, #1]!
   39ed8:	cmp	r0, #0
   39edc:	bne	39ecc <fputs@plt+0x307cc>
   39ee0:	ldr	r7, [r5, #28]
   39ee4:	mov	r1, r7
   39ee8:	mov	r0, #32
   39eec:	bl	96b8 <_IO_putc@plt>
   39ef0:	movw	r3, #45504	; 0xb1c0
   39ef4:	movt	r3, #6
   39ef8:	ldr	r0, [r3]
   39efc:	bl	48f34 <fputs@plt+0x3f834>
   39f00:	mov	r4, r0
   39f04:	ldrb	r0, [r0]
   39f08:	ldr	r7, [r5, #28]
   39f0c:	cmp	r0, #0
   39f10:	beq	39f2c <fputs@plt+0x3082c>
   39f14:	mov	r1, r7
   39f18:	bl	96b8 <_IO_putc@plt>
   39f1c:	ldrb	r0, [r4, #1]!
   39f20:	cmp	r0, #0
   39f24:	bne	39f14 <fputs@plt+0x30814>
   39f28:	ldr	r7, [r5, #28]
   39f2c:	mov	r1, r7
   39f30:	mov	r0, #10
   39f34:	bl	96b8 <_IO_putc@plt>
   39f38:	ldr	r7, [r5, #28]
   39f3c:	movw	r4, #7376	; 0x1cd0
   39f40:	movt	r4, #5
   39f44:	mov	r0, #120	; 0x78
   39f48:	mov	r1, r7
   39f4c:	bl	96b8 <_IO_putc@plt>
   39f50:	ldrb	r0, [r4, #1]!
   39f54:	cmp	r0, #0
   39f58:	bne	39f48 <fputs@plt+0x30848>
   39f5c:	mov	r0, r5
   39f60:	pop	{r3, r4, r5, r6, r7, pc}
   39f64:	mov	r0, r5
   39f68:	bl	33764 <fputs@plt+0x2a064>
   39f6c:	bl	9460 <__cxa_end_cleanup@plt>
   39f70:	mov	r0, r6
   39f74:	bl	49cb0 <_ZdlPv@@Base+0xc60>
   39f78:	b	39f64 <fputs@plt+0x30864>
   39f7c:	strdeq	pc, [r4], -r0
   39f80:	ldr	r0, [r0, #24]
   39f84:	bx	lr
   39f88:	push	{r4, lr}
   39f8c:	mov	r4, r0
   39f90:	bl	39c54 <fputs@plt+0x30554>
   39f94:	ldr	r3, [pc, #8]	; 39fa4 <fputs@plt+0x308a4>
   39f98:	mov	r0, r4
   39f9c:	str	r3, [r4]
   39fa0:	pop	{r4, pc}
   39fa4:	andeq	pc, r4, r8, asr #28
   39fa8:	push	{r4, lr}
   39fac:	mov	r4, r0
   39fb0:	bl	39c54 <fputs@plt+0x30554>
   39fb4:	ldr	r3, [pc, #8]	; 39fc4 <fputs@plt+0x308c4>
   39fb8:	mov	r0, r4
   39fbc:	str	r3, [r4]
   39fc0:	pop	{r4, pc}
   39fc4:	andeq	pc, r4, r0, lsr #29
   39fc8:	push	{r3, r4, r5, r6, r7, lr}
   39fcc:	subs	r7, r2, #0
   39fd0:	ldr	ip, [pc, #104]	; 3a040 <fputs@plt+0x30940>
   39fd4:	mov	r4, r0
   39fd8:	ldr	r6, [sp, #24]
   39fdc:	mov	r5, r1
   39fe0:	str	r3, [r0, #20]
   39fe4:	mov	r3, #0
   39fe8:	str	ip, [r0]
   39fec:	str	r6, [r0, #4]
   39ff0:	str	r3, [r0, #8]
   39ff4:	str	r3, [r0, #16]
   39ff8:	str	r3, [r0, #24]
   39ffc:	beq	3a02c <fputs@plt+0x3092c>
   3a000:	mov	r0, #100	; 0x64
   3a004:	bl	49000 <_Znwj@@Base>
   3a008:	mov	r1, r7
   3a00c:	mov	r6, r0
   3a010:	bl	2f268 <fputs@plt+0x25b68>
   3a014:	str	r6, [r4, #12]
   3a018:	ldr	r3, [pc, #36]	; 3a044 <fputs@plt+0x30944>
   3a01c:	mov	r0, r4
   3a020:	str	r5, [r4, #28]
   3a024:	str	r3, [r4]
   3a028:	pop	{r3, r4, r5, r6, r7, pc}
   3a02c:	str	r7, [r0, #12]
   3a030:	b	3a018 <fputs@plt+0x30918>
   3a034:	mov	r0, r6
   3a038:	bl	49050 <_ZdlPv@@Base>
   3a03c:	bl	9460 <__cxa_end_cleanup@plt>
   3a040:	andeq	pc, r4, r0, asr r9	; <UNPREDICTABLE>
   3a044:			; <UNDEFINED> instruction: 0x00050ab8
   3a048:	cmp	r0, #48	; 0x30
   3a04c:	push	{r4, lr}
   3a050:	beq	3a064 <fputs@plt+0x30964>
   3a054:	movw	r1, #6940	; 0x1b1c
   3a058:	movw	r0, #1982	; 0x7be
   3a05c:	movt	r1, #5
   3a060:	bl	430dc <fputs@plt+0x399dc>
   3a064:	movw	r4, #14944	; 0x3a60
   3a068:	movt	r4, #7
   3a06c:	ldr	r3, [r4, #56]	; 0x38
   3a070:	cmp	r3, #0
   3a074:	beq	3a090 <fputs@plt+0x30990>
   3a078:	ldr	r2, [r3, #4]
   3a07c:	mov	r1, #0
   3a080:	mov	r0, r3
   3a084:	str	r1, [r3, #4]
   3a088:	str	r2, [r4, #56]	; 0x38
   3a08c:	pop	{r4, pc}
   3a090:	mov	r0, #49152	; 0xc000
   3a094:	bl	958c <_Znaj@plt>
   3a098:	movw	r2, #1023	; 0x3ff
   3a09c:	add	r3, r0, #48	; 0x30
   3a0a0:	subs	r2, r2, #1
   3a0a4:	str	r3, [r3, #-44]	; 0xffffffd4
   3a0a8:	add	r3, r3, #48	; 0x30
   3a0ac:	bne	3a0a0 <fputs@plt+0x309a0>
   3a0b0:	add	r1, r0, #48896	; 0xbf00
   3a0b4:	mov	r3, r0
   3a0b8:	str	r2, [r1, #212]	; 0xd4
   3a0bc:	b	3a078 <fputs@plt+0x30978>
   3a0c0:	push	{r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
   3a0c4:	mov	r5, r0
   3a0c8:	mov	r0, #48	; 0x30
   3a0cc:	ldr	r7, [r5, #44]	; 0x2c
   3a0d0:	bl	3a048 <fputs@plt+0x30948>
   3a0d4:	ldr	r6, [r5, #12]
   3a0d8:	ldr	r1, [r5, #20]
   3a0dc:	mov	r3, #0
   3a0e0:	ldr	r2, [pc, #148]	; 3a17c <fputs@plt+0x30a7c>
   3a0e4:	cmp	r6, r3
   3a0e8:	ldr	sl, [r5, #28]
   3a0ec:	ldr	r9, [r5, #32]
   3a0f0:	ldr	r8, [r5, #36]	; 0x24
   3a0f4:	ldr	r5, [r5, #40]	; 0x28
   3a0f8:	mov	r4, r0
   3a0fc:	str	r1, [r0, #20]
   3a100:	stm	r0, {r2, r3}
   3a104:	str	r3, [r0, #8]
   3a108:	str	r3, [r0, #16]
   3a10c:	str	r3, [r0, #24]
   3a110:	beq	3a150 <fputs@plt+0x30a50>
   3a114:	mov	r0, #100	; 0x64
   3a118:	bl	49000 <_Znwj@@Base>
   3a11c:	mov	r1, r6
   3a120:	mov	fp, r0
   3a124:	bl	2f268 <fputs@plt+0x25b68>
   3a128:	str	fp, [r4, #12]
   3a12c:	ldr	r3, [pc, #76]	; 3a180 <fputs@plt+0x30a80>
   3a130:	mov	r0, r4
   3a134:	str	sl, [r4, #28]
   3a138:	str	r9, [r4, #32]
   3a13c:	str	r8, [r4, #36]	; 0x24
   3a140:	str	r5, [r4, #40]	; 0x28
   3a144:	str	r7, [r4, #44]	; 0x2c
   3a148:	str	r3, [r4]
   3a14c:	pop	{r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
   3a150:	str	r6, [r0, #12]
   3a154:	b	3a12c <fputs@plt+0x30a2c>
   3a158:	mov	r0, fp
   3a15c:	bl	49050 <_ZdlPv@@Base>
   3a160:	movw	r3, #14944	; 0x3a60
   3a164:	movt	r3, #7
   3a168:	ldr	r2, [r3, #56]	; 0x38
   3a16c:	str	r4, [r3, #56]	; 0x38
   3a170:	str	r2, [r4, #4]
   3a174:	bl	9460 <__cxa_end_cleanup@plt>
   3a178:	b	3a160 <fputs@plt+0x30a60>
   3a17c:	andeq	pc, r4, r0, asr r9	; <UNPREDICTABLE>
   3a180:	andeq	r0, r5, r8, lsl #23
   3a184:	b	958c <_Znaj@plt>
   3a188:	cmp	r0, #0
   3a18c:	movwne	r3, #14944	; 0x3a60
   3a190:	movtne	r3, #7
   3a194:	ldrne	r2, [r3, #56]	; 0x38
   3a198:	strne	r0, [r3, #56]	; 0x38
   3a19c:	strne	r2, [r0, #4]
   3a1a0:	bx	lr
   3a1a4:	cmp	r0, #0
   3a1a8:	bxeq	lr
   3a1ac:	b	961c <_ZdaPv@plt>
   3a1b0:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   3a1b4:	mov	r4, r0
   3a1b8:	ldr	r7, [sp, #36]	; 0x24
   3a1bc:	mov	r6, r1
   3a1c0:	ldr	ip, [sp, #44]	; 0x2c
   3a1c4:	mov	r5, r2
   3a1c8:	ldr	r0, [pc, #160]	; 3a270 <fputs@plt+0x30b70>
   3a1cc:	cmp	r7, #0
   3a1d0:	ldr	r1, [sp, #40]	; 0x28
   3a1d4:	mov	r9, r3
   3a1d8:	ldr	r8, [sp, #32]
   3a1dc:	stm	r4, {r0, ip}
   3a1e0:	mov	ip, #0
   3a1e4:	str	r1, [r4, #20]
   3a1e8:	str	ip, [r4, #8]
   3a1ec:	str	ip, [r4, #16]
   3a1f0:	str	ip, [r4, #24]
   3a1f4:	beq	3a24c <fputs@plt+0x30b4c>
   3a1f8:	mov	r0, #100	; 0x64
   3a1fc:	bl	49000 <_Znwj@@Base>
   3a200:	mov	r1, r7
   3a204:	mov	sl, r0
   3a208:	bl	2f268 <fputs@plt+0x25b68>
   3a20c:	str	sl, [r4, #12]
   3a210:	ldr	r7, [pc, #92]	; 3a274 <fputs@plt+0x30b74>
   3a214:	mov	r3, #0
   3a218:	mov	r0, r5
   3a21c:	str	r6, [r4, #28]
   3a220:	add	r2, r7, #208	; 0xd0
   3a224:	mov	r1, r6
   3a228:	str	r5, [r4, #32]
   3a22c:	str	r9, [r4, #36]	; 0x24
   3a230:	str	r8, [r4, #40]	; 0x28
   3a234:	str	r2, [r4]
   3a238:	str	r3, [r4, #44]	; 0x2c
   3a23c:	bl	36a34 <fputs@plt+0x2d334>
   3a240:	str	r0, [r4, #44]	; 0x2c
   3a244:	mov	r0, r4
   3a248:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   3a24c:	str	r7, [r4, #12]
   3a250:	b	3a210 <fputs@plt+0x30b10>
   3a254:	str	r7, [r4]
   3a258:	mov	r0, r4
   3a25c:	bl	2e354 <fputs@plt+0x24c54>
   3a260:	bl	9460 <__cxa_end_cleanup@plt>
   3a264:	mov	r0, sl
   3a268:	bl	49050 <_ZdlPv@@Base>
   3a26c:	bl	9460 <__cxa_end_cleanup@plt>
   3a270:	andeq	pc, r4, r0, asr r9	; <UNPREDICTABLE>
   3a274:			; <UNDEFINED> instruction: 0x00050ab8
   3a278:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   3a27c:	mov	r4, r0
   3a280:	ldr	r0, [r0, #32]
   3a284:	sub	sp, sp, #28
   3a288:	ldr	r3, [r0]
   3a28c:	ldr	r3, [r3, #164]	; 0xa4
   3a290:	blx	r3
   3a294:	subs	r6, r0, #0
   3a298:	beq	3a2b8 <fputs@plt+0x30bb8>
   3a29c:	movw	r5, #14944	; 0x3a60
   3a2a0:	movt	r5, #7
   3a2a4:	ldr	r0, [r6, #8]
   3a2a8:	ldr	r1, [r5, #48]	; 0x30
   3a2ac:	bl	44ca8 <fputs@plt+0x3b5a8>
   3a2b0:	cmp	r0, #0
   3a2b4:	bne	3a2c4 <fputs@plt+0x30bc4>
   3a2b8:	mov	r0, r4
   3a2bc:	add	sp, sp, #28
   3a2c0:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   3a2c4:	ldr	r0, [r4, #36]	; 0x24
   3a2c8:	mov	r9, #0
   3a2cc:	ldr	r3, [r0]
   3a2d0:	ldr	r3, [r3, #168]	; 0xa8
   3a2d4:	blx	r3
   3a2d8:	mov	r3, r0
   3a2dc:	ldr	r0, [r4, #36]	; 0x24
   3a2e0:	ldr	r1, [r0]
   3a2e4:	ldr	r2, [r1, #172]	; 0xac
   3a2e8:	str	r3, [sp, #20]
   3a2ec:	blx	r2
   3a2f0:	ldr	r2, [r4]
   3a2f4:	ldr	r8, [r4, #4]
   3a2f8:	str	r9, [r4, #4]
   3a2fc:	ldr	r2, [r2, #8]
   3a300:	mov	fp, r0
   3a304:	mov	r0, r4
   3a308:	blx	r2
   3a30c:	mov	r7, r0
   3a310:	mov	r0, #48	; 0x30
   3a314:	bl	3a048 <fputs@plt+0x30948>
   3a318:	ldr	lr, [r4, #12]
   3a31c:	ldr	ip, [r4, #20]
   3a320:	mov	r2, r6
   3a324:	ldr	r1, [r5, #48]	; 0x30
   3a328:	ldr	r3, [sp, #20]
   3a32c:	str	fp, [sp]
   3a330:	str	r9, [sp, #12]
   3a334:	str	lr, [sp, #4]
   3a338:	str	ip, [sp, #8]
   3a33c:	mov	sl, r0
   3a340:	bl	3a1b0 <fputs@plt+0x30ab0>
   3a344:	ldr	r3, [r7]
   3a348:	mov	r1, sl
   3a34c:	mov	r0, r7
   3a350:	ldr	r3, [r3, #160]	; 0xa0
   3a354:	blx	r3
   3a358:	subs	r9, r0, #0
   3a35c:	mov	r0, #40	; 0x28
   3a360:	streq	r7, [sl, #4]
   3a364:	moveq	r9, sl
   3a368:	bl	49000 <_Znwj@@Base>
   3a36c:	ldr	r6, [r4, #12]
   3a370:	mov	r3, #0
   3a374:	ldr	r1, [r4, #20]
   3a378:	ldr	r2, [pc, #144]	; 3a410 <fputs@plt+0x30d10>
   3a37c:	cmp	r6, r3
   3a380:	mov	r5, r0
   3a384:	str	r8, [r0, #4]
   3a388:	str	r1, [r0, #20]
   3a38c:	str	r2, [r0]
   3a390:	str	r3, [r0, #8]
   3a394:	str	r3, [r0, #16]
   3a398:	str	r3, [r0, #24]
   3a39c:	beq	3a3dc <fputs@plt+0x30cdc>
   3a3a0:	mov	r0, #100	; 0x64
   3a3a4:	bl	49000 <_Znwj@@Base>
   3a3a8:	mov	r1, r6
   3a3ac:	mov	r7, r0
   3a3b0:	bl	2f268 <fputs@plt+0x25b68>
   3a3b4:	str	r7, [r5, #12]
   3a3b8:	ldr	r2, [pc, #84]	; 3a414 <fputs@plt+0x30d14>
   3a3bc:	mov	r3, #0
   3a3c0:	mov	r0, r5
   3a3c4:	str	r4, [r5, #28]
   3a3c8:	str	r9, [r5, #32]
   3a3cc:	str	r2, [r5]
   3a3d0:	str	r3, [r5, #36]	; 0x24
   3a3d4:	add	sp, sp, #28
   3a3d8:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   3a3dc:	str	r6, [r0, #12]
   3a3e0:	b	3a3b8 <fputs@plt+0x30cb8>
   3a3e4:	mov	r0, r5
   3a3e8:	bl	49050 <_ZdlPv@@Base>
   3a3ec:	bl	9460 <__cxa_end_cleanup@plt>
   3a3f0:	cmp	sl, #0
   3a3f4:	ldrne	r3, [r5, #56]	; 0x38
   3a3f8:	strne	sl, [r5, #56]	; 0x38
   3a3fc:	strne	r3, [sl, #4]
   3a400:	b	3a3ec <fputs@plt+0x30cec>
   3a404:	mov	r0, r7
   3a408:	bl	49050 <_ZdlPv@@Base>
   3a40c:	b	3a3e4 <fputs@plt+0x30ce4>
   3a410:	andeq	pc, r4, r0, asr r9	; <UNPREDICTABLE>
   3a414:	ldrdeq	r1, [r5], -r8
   3a418:	ldr	r3, [r0]
   3a41c:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   3a420:	sub	sp, sp, #28
   3a424:	ldr	r3, [r3, #164]	; 0xa4
   3a428:	mov	r4, r0
   3a42c:	blx	r3
   3a430:	subs	r6, r0, #0
   3a434:	beq	3a580 <fputs@plt+0x30e80>
   3a438:	movw	r5, #14944	; 0x3a60
   3a43c:	movt	r5, #7
   3a440:	ldr	r0, [r6, #8]
   3a444:	ldr	r1, [r5, #48]	; 0x30
   3a448:	bl	44ca8 <fputs@plt+0x3b5a8>
   3a44c:	cmp	r0, #0
   3a450:	moveq	r0, r4
   3a454:	bne	3a460 <fputs@plt+0x30d60>
   3a458:	add	sp, sp, #28
   3a45c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   3a460:	ldr	r3, [r4]
   3a464:	mov	r0, r4
   3a468:	mov	r8, #0
   3a46c:	ldr	r3, [r3, #168]	; 0xa8
   3a470:	blx	r3
   3a474:	ldr	r2, [r4]
   3a478:	ldr	r2, [r2, #172]	; 0xac
   3a47c:	mov	r3, r0
   3a480:	mov	r0, r4
   3a484:	str	r3, [sp, #20]
   3a488:	blx	r2
   3a48c:	ldr	r2, [r4]
   3a490:	ldr	r9, [r4, #4]
   3a494:	str	r8, [r4, #4]
   3a498:	ldr	r2, [r2, #8]
   3a49c:	mov	fp, r0
   3a4a0:	mov	r0, r4
   3a4a4:	blx	r2
   3a4a8:	mov	r7, r0
   3a4ac:	mov	r0, #48	; 0x30
   3a4b0:	bl	3a048 <fputs@plt+0x30948>
   3a4b4:	ldr	lr, [r4, #12]
   3a4b8:	ldr	ip, [r4, #20]
   3a4bc:	mov	r2, r6
   3a4c0:	ldr	r1, [r5, #48]	; 0x30
   3a4c4:	ldr	r3, [sp, #20]
   3a4c8:	str	fp, [sp]
   3a4cc:	str	r8, [sp, #12]
   3a4d0:	str	lr, [sp, #4]
   3a4d4:	str	ip, [sp, #8]
   3a4d8:	mov	sl, r0
   3a4dc:	bl	3a1b0 <fputs@plt+0x30ab0>
   3a4e0:	ldr	r3, [r7]
   3a4e4:	mov	r1, sl
   3a4e8:	mov	r0, r7
   3a4ec:	ldr	r3, [r3, #160]	; 0xa0
   3a4f0:	blx	r3
   3a4f4:	subs	r8, r0, #0
   3a4f8:	mov	r0, #40	; 0x28
   3a4fc:	streq	r7, [sl, #4]
   3a500:	moveq	r8, sl
   3a504:	bl	49000 <_Znwj@@Base>
   3a508:	ldr	r6, [r4, #12]
   3a50c:	mov	r3, #0
   3a510:	ldr	r1, [r4, #20]
   3a514:	ldr	r2, [pc, #192]	; 3a5dc <fputs@plt+0x30edc>
   3a518:	cmp	r6, r3
   3a51c:	mov	r5, r0
   3a520:	str	r9, [r0, #4]
   3a524:	str	r1, [r0, #20]
   3a528:	str	r2, [r0]
   3a52c:	str	r3, [r0, #8]
   3a530:	str	r3, [r0, #16]
   3a534:	str	r3, [r0, #24]
   3a538:	beq	3a578 <fputs@plt+0x30e78>
   3a53c:	mov	r0, #100	; 0x64
   3a540:	bl	49000 <_Znwj@@Base>
   3a544:	mov	r1, r6
   3a548:	mov	r7, r0
   3a54c:	bl	2f268 <fputs@plt+0x25b68>
   3a550:	str	r7, [r5, #12]
   3a554:	ldr	r2, [pc, #132]	; 3a5e0 <fputs@plt+0x30ee0>
   3a558:	mov	r3, #0
   3a55c:	mov	r0, r5
   3a560:	str	r4, [r5, #28]
   3a564:	str	r8, [r5, #32]
   3a568:	str	r2, [r5]
   3a56c:	str	r3, [r5, #36]	; 0x24
   3a570:	add	sp, sp, #28
   3a574:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   3a578:	str	r6, [r0, #12]
   3a57c:	b	3a554 <fputs@plt+0x30e54>
   3a580:	mov	r0, #28
   3a584:	bl	49000 <_Znwj@@Base>
   3a588:	ldr	r2, [pc, #84]	; 3a5e4 <fputs@plt+0x30ee4>
   3a58c:	mov	r3, r0
   3a590:	stmib	r3, {r4, r6}
   3a594:	str	r6, [r3, #12]
   3a598:	str	r6, [r3, #16]
   3a59c:	str	r6, [r3, #20]
   3a5a0:	str	r6, [r3, #24]
   3a5a4:	str	r2, [r3]
   3a5a8:	add	sp, sp, #28
   3a5ac:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   3a5b0:	cmp	sl, #0
   3a5b4:	ldrne	r3, [r5, #56]	; 0x38
   3a5b8:	strne	sl, [r5, #56]	; 0x38
   3a5bc:	strne	r3, [sl, #4]
   3a5c0:	bl	9460 <__cxa_end_cleanup@plt>
   3a5c4:	mov	r0, r5
   3a5c8:	bl	49050 <_ZdlPv@@Base>
   3a5cc:	b	3a5c0 <fputs@plt+0x30ec0>
   3a5d0:	mov	r0, r7
   3a5d4:	bl	49050 <_ZdlPv@@Base>
   3a5d8:	b	3a5c4 <fputs@plt+0x30ec4>
   3a5dc:	andeq	pc, r4, r0, asr r9	; <UNPREDICTABLE>
   3a5e0:	ldrdeq	r1, [r5], -r8
   3a5e4:	muleq	r4, r0, ip
   3a5e8:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   3a5ec:	movw	r4, #3232	; 0xca0
   3a5f0:	movt	r4, #7
   3a5f4:	mov	r5, r0
   3a5f8:	ldr	r2, [r1, #32]
   3a5fc:	sub	sp, sp, #28
   3a600:	ldr	r0, [r0, #32]
   3a604:	mov	r6, r1
   3a608:	ldr	r3, [r4]
   3a60c:	cmp	r0, r2
   3a610:	str	r3, [sp, #20]
   3a614:	bne	3a638 <fputs@plt+0x30f38>
   3a618:	ldr	r2, [r5, #36]	; 0x24
   3a61c:	ldr	r3, [r1, #36]	; 0x24
   3a620:	cmp	r2, r3
   3a624:	bne	3a638 <fputs@plt+0x30f38>
   3a628:	ldr	r2, [r5, #40]	; 0x28
   3a62c:	ldr	r3, [r1, #40]	; 0x28
   3a630:	cmp	r2, r3
   3a634:	beq	3a654 <fputs@plt+0x30f54>
   3a638:	mov	r0, #0
   3a63c:	ldr	r2, [sp, #20]
   3a640:	ldr	r3, [r4]
   3a644:	cmp	r2, r3
   3a648:	bne	3a774 <fputs@plt+0x31074>
   3a64c:	add	sp, sp, #28
   3a650:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   3a654:	ldr	r1, [r5, #28]
   3a658:	ldr	r2, [r6, #28]
   3a65c:	bl	36e4c <fputs@plt+0x2d74c>
   3a660:	subs	r8, r0, #0
   3a664:	beq	3a6c0 <fputs@plt+0x30fc0>
   3a668:	ldr	r9, [r5, #4]
   3a66c:	mov	r3, #0
   3a670:	mov	r0, #56	; 0x38
   3a674:	str	r3, [r5, #4]
   3a678:	bl	958c <_Znaj@plt>
   3a67c:	ldr	lr, [r5, #12]
   3a680:	ldr	ip, [r6, #20]
   3a684:	mov	r1, r8
   3a688:	ldr	r8, [r5, #40]	; 0x28
   3a68c:	ldr	r2, [r5, #32]
   3a690:	ldr	r3, [r5, #36]	; 0x24
   3a694:	str	r9, [sp, #12]
   3a698:	stm	sp, {r8, lr}
   3a69c:	str	ip, [sp, #8]
   3a6a0:	mov	r7, r0
   3a6a4:	bl	3a1b0 <fputs@plt+0x30ab0>
   3a6a8:	ldr	r3, [pc, #244]	; 3a7a4 <fputs@plt+0x310a4>
   3a6ac:	mov	r0, r7
   3a6b0:	str	r5, [r7, #48]	; 0x30
   3a6b4:	str	r6, [r7, #52]	; 0x34
   3a6b8:	str	r3, [r7]
   3a6bc:	b	3a63c <fputs@plt+0x30f3c>
   3a6c0:	ldr	r3, [r5, #32]
   3a6c4:	ldr	r1, [r5, #28]
   3a6c8:	ldr	r2, [r6, #28]
   3a6cc:	ldr	r0, [r3, #24]
   3a6d0:	cmp	r0, #0
   3a6d4:	beq	3a638 <fputs@plt+0x30f38>
   3a6d8:	ldr	r0, [r3, #8]
   3a6dc:	ldr	r3, [r3, #12]
   3a6e0:	bl	45384 <fputs@plt+0x3bc84>
   3a6e4:	subs	r1, r0, #0
   3a6e8:	beq	3a638 <fputs@plt+0x30f38>
   3a6ec:	add	r0, sp, #16
   3a6f0:	bl	408ac <fputs@plt+0x371ac>
   3a6f4:	ldr	fp, [r5, #4]
   3a6f8:	mov	r0, #40	; 0x28
   3a6fc:	str	r8, [r5, #4]
   3a700:	ldr	r9, [sp, #16]
   3a704:	bl	49000 <_Znwj@@Base>
   3a708:	ldr	sl, [r5, #12]
   3a70c:	ldr	r2, [r6, #20]
   3a710:	ldr	r3, [pc, #144]	; 3a7a8 <fputs@plt+0x310a8>
   3a714:	cmp	sl, #0
   3a718:	mov	r7, r0
   3a71c:	str	fp, [r0, #4]
   3a720:	str	r8, [r0, #8]
   3a724:	str	r8, [r0, #16]
   3a728:	str	r2, [r0, #20]
   3a72c:	str	r8, [r0, #24]
   3a730:	str	r3, [r0]
   3a734:	beq	3a76c <fputs@plt+0x3106c>
   3a738:	mov	r0, #100	; 0x64
   3a73c:	bl	49000 <_Znwj@@Base>
   3a740:	mov	r1, sl
   3a744:	mov	r8, r0
   3a748:	bl	2f268 <fputs@plt+0x25b68>
   3a74c:	str	r8, [r7, #12]
   3a750:	ldr	r3, [pc, #84]	; 3a7ac <fputs@plt+0x310ac>
   3a754:	mov	r0, r7
   3a758:	str	r9, [r7, #28]
   3a75c:	str	r5, [r7, #32]
   3a760:	str	r6, [r7, #36]	; 0x24
   3a764:	str	r3, [r7]
   3a768:	b	3a63c <fputs@plt+0x30f3c>
   3a76c:	str	sl, [r0, #12]
   3a770:	b	3a750 <fputs@plt+0x31050>
   3a774:	bl	95d4 <__stack_chk_fail@plt>
   3a778:	cmp	r7, #0
   3a77c:	beq	3a788 <fputs@plt+0x31088>
   3a780:	mov	r0, r7
   3a784:	bl	961c <_ZdaPv@plt>
   3a788:	bl	9460 <__cxa_end_cleanup@plt>
   3a78c:	mov	r0, r8
   3a790:	bl	49050 <_ZdlPv@@Base>
   3a794:	mov	r0, r7
   3a798:	bl	49050 <_ZdlPv@@Base>
   3a79c:	b	3a788 <fputs@plt+0x31088>
   3a7a0:	b	3a794 <fputs@plt+0x31094>
   3a7a4:	andeq	r0, r5, r8, asr ip
   3a7a8:	andeq	pc, r4, r0, asr r9	; <UNPREDICTABLE>
   3a7ac:	andeq	r0, r5, r8, ror #19
   3a7b0:	push	{r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
   3a7b4:	mov	r4, r0
   3a7b8:	ldr	r5, [sp, #48]	; 0x30
   3a7bc:	mov	sl, r1
   3a7c0:	ldr	r0, [pc, #132]	; 3a84c <fputs@plt+0x3114c>
   3a7c4:	mov	r9, r2
   3a7c8:	ldr	ip, [sp, #56]	; 0x38
   3a7cc:	cmp	r5, #0
   3a7d0:	ldr	r1, [sp, #52]	; 0x34
   3a7d4:	mov	r8, r3
   3a7d8:	ldr	r7, [sp, #40]	; 0x28
   3a7dc:	stm	r4, {r0, ip}
   3a7e0:	mov	r0, #0
   3a7e4:	str	r1, [r4, #20]
   3a7e8:	str	r0, [r4, #8]
   3a7ec:	str	r0, [r4, #16]
   3a7f0:	str	r0, [r4, #24]
   3a7f4:	ldr	r6, [sp, #44]	; 0x2c
   3a7f8:	beq	3a838 <fputs@plt+0x31138>
   3a7fc:	mov	r0, #100	; 0x64
   3a800:	bl	49000 <_Znwj@@Base>
   3a804:	mov	r1, r5
   3a808:	mov	fp, r0
   3a80c:	bl	2f268 <fputs@plt+0x25b68>
   3a810:	str	fp, [r4, #12]
   3a814:	ldr	r3, [pc, #52]	; 3a850 <fputs@plt+0x31150>
   3a818:	mov	r0, r4
   3a81c:	str	sl, [r4, #28]
   3a820:	str	r9, [r4, #32]
   3a824:	str	r8, [r4, #36]	; 0x24
   3a828:	str	r7, [r4, #40]	; 0x28
   3a82c:	str	r6, [r4, #44]	; 0x2c
   3a830:	str	r3, [r4]
   3a834:	pop	{r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
   3a838:	str	r5, [r4, #12]
   3a83c:	b	3a814 <fputs@plt+0x31114>
   3a840:	mov	r0, fp
   3a844:	bl	49050 <_ZdlPv@@Base>
   3a848:	bl	9460 <__cxa_end_cleanup@plt>
   3a84c:	andeq	pc, r4, r0, asr r9	; <UNPREDICTABLE>
   3a850:	andeq	r0, r5, r8, lsl #23
   3a854:	push	{r4, r5, r6, lr}
   3a858:	sub	sp, sp, #16
   3a85c:	mov	r4, r0
   3a860:	ldr	r6, [sp, #32]
   3a864:	ldr	r5, [sp, #44]	; 0x2c
   3a868:	ldr	lr, [sp, #48]	; 0x30
   3a86c:	ldr	ip, [sp, #52]	; 0x34
   3a870:	str	r6, [sp]
   3a874:	stmib	sp, {r5, lr}
   3a878:	str	ip, [sp, #12]
   3a87c:	ldr	r6, [sp, #36]	; 0x24
   3a880:	ldr	r5, [sp, #40]	; 0x28
   3a884:	bl	3a1b0 <fputs@plt+0x30ab0>
   3a888:	ldr	r3, [pc, #20]	; 3a8a4 <fputs@plt+0x311a4>
   3a88c:	mov	r0, r4
   3a890:	str	r6, [r4, #48]	; 0x30
   3a894:	str	r5, [r4, #52]	; 0x34
   3a898:	str	r3, [r4]
   3a89c:	add	sp, sp, #16
   3a8a0:	pop	{r4, r5, r6, pc}
   3a8a4:	andeq	r0, r5, r8, asr ip
   3a8a8:	push	{r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
   3a8ac:	mov	r4, r0
   3a8b0:	ldr	r5, [sp, #56]	; 0x38
   3a8b4:	mov	sl, r1
   3a8b8:	ldr	r0, [pc, #148]	; 3a954 <fputs@plt+0x31254>
   3a8bc:	mov	r8, r3
   3a8c0:	ldr	ip, [sp, #64]	; 0x40
   3a8c4:	cmp	r5, #0
   3a8c8:	ldr	r1, [sp, #60]	; 0x3c
   3a8cc:	mov	r3, #0
   3a8d0:	mov	r9, r2
   3a8d4:	str	r3, [r4, #8]
   3a8d8:	stm	r4, {r0, ip}
   3a8dc:	str	r1, [r4, #20]
   3a8e0:	str	r3, [r4, #16]
   3a8e4:	str	r3, [r4, #24]
   3a8e8:	ldr	r7, [sp, #40]	; 0x28
   3a8ec:	ldr	r6, [sp, #44]	; 0x2c
   3a8f0:	beq	3a940 <fputs@plt+0x31240>
   3a8f4:	mov	r0, #100	; 0x64
   3a8f8:	bl	49000 <_Znwj@@Base>
   3a8fc:	mov	r1, r5
   3a900:	mov	fp, r0
   3a904:	bl	2f268 <fputs@plt+0x25b68>
   3a908:	str	fp, [r4, #12]
   3a90c:	ldr	r2, [sp, #48]	; 0x30
   3a910:	mov	r0, r4
   3a914:	ldr	r3, [pc, #60]	; 3a958 <fputs@plt+0x31258>
   3a918:	str	sl, [r4, #28]
   3a91c:	str	r2, [r4, #48]	; 0x30
   3a920:	ldr	r2, [sp, #52]	; 0x34
   3a924:	str	r9, [r4, #32]
   3a928:	str	r8, [r4, #36]	; 0x24
   3a92c:	str	r7, [r4, #40]	; 0x28
   3a930:	str	r6, [r4, #44]	; 0x2c
   3a934:	str	r2, [r4, #52]	; 0x34
   3a938:	str	r3, [r4]
   3a93c:	pop	{r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
   3a940:	str	r5, [r4, #12]
   3a944:	b	3a90c <fputs@plt+0x3120c>
   3a948:	mov	r0, fp
   3a94c:	bl	49050 <_ZdlPv@@Base>
   3a950:	bl	9460 <__cxa_end_cleanup@plt>
   3a954:	andeq	pc, r4, r0, asr r9	; <UNPREDICTABLE>
   3a958:	andeq	r0, r5, r8, asr ip
   3a95c:	push	{r3, r4, r5, r6, r7, r8, r9, lr}
   3a960:	mov	r4, r0
   3a964:	ldr	r5, [sp, #32]
   3a968:	mov	r8, r1
   3a96c:	ldr	r0, [pc, #116]	; 3a9e8 <fputs@plt+0x312e8>
   3a970:	mov	r7, r2
   3a974:	ldr	ip, [sp, #40]	; 0x28
   3a978:	cmp	r5, #0
   3a97c:	ldr	r1, [sp, #36]	; 0x24
   3a980:	mov	r6, r3
   3a984:	stm	r4, {r0, ip}
   3a988:	mov	r0, #0
   3a98c:	str	r1, [r4, #20]
   3a990:	str	r0, [r4, #8]
   3a994:	str	r0, [r4, #16]
   3a998:	str	r0, [r4, #24]
   3a99c:	beq	3a9d4 <fputs@plt+0x312d4>
   3a9a0:	mov	r0, #100	; 0x64
   3a9a4:	bl	49000 <_Znwj@@Base>
   3a9a8:	mov	r1, r5
   3a9ac:	mov	r9, r0
   3a9b0:	bl	2f268 <fputs@plt+0x25b68>
   3a9b4:	str	r9, [r4, #12]
   3a9b8:	ldr	r3, [pc, #44]	; 3a9ec <fputs@plt+0x312ec>
   3a9bc:	mov	r0, r4
   3a9c0:	str	r8, [r4, #28]
   3a9c4:	str	r7, [r4, #32]
   3a9c8:	str	r6, [r4, #36]	; 0x24
   3a9cc:	str	r3, [r4]
   3a9d0:	pop	{r3, r4, r5, r6, r7, r8, r9, pc}
   3a9d4:	str	r5, [r4, #12]
   3a9d8:	b	3a9b8 <fputs@plt+0x312b8>
   3a9dc:	mov	r0, r9
   3a9e0:	bl	49050 <_ZdlPv@@Base>
   3a9e4:	bl	9460 <__cxa_end_cleanup@plt>
   3a9e8:	andeq	pc, r4, r0, asr r9	; <UNPREDICTABLE>
   3a9ec:	andeq	r0, r5, r8, ror #19
   3a9f0:	push	{r3, r4, r5, r6, r7, r8, r9, lr}
   3a9f4:	subs	r9, r3, #0
   3a9f8:	ldr	ip, [pc, #124]	; 3aa7c <fputs@plt+0x3137c>
   3a9fc:	mov	r4, r0
   3aa00:	ldr	r7, [sp, #36]	; 0x24
   3aa04:	mov	r6, r1
   3aa08:	ldr	r8, [sp, #32]
   3aa0c:	mov	r5, r2
   3aa10:	str	ip, [r0]
   3aa14:	str	r7, [r0, #4]
   3aa18:	mov	r0, #0
   3aa1c:	str	r8, [r4, #20]
   3aa20:	str	r0, [r4, #8]
   3aa24:	str	r0, [r4, #16]
   3aa28:	str	r0, [r4, #24]
   3aa2c:	beq	3aa68 <fputs@plt+0x31368>
   3aa30:	mov	r0, #100	; 0x64
   3aa34:	bl	49000 <_Znwj@@Base>
   3aa38:	mov	r1, r9
   3aa3c:	mov	r7, r0
   3aa40:	bl	2f268 <fputs@plt+0x25b68>
   3aa44:	str	r7, [r4, #12]
   3aa48:	ldr	r2, [pc, #48]	; 3aa80 <fputs@plt+0x31380>
   3aa4c:	mov	r3, #0
   3aa50:	str	r6, [r4, #28]
   3aa54:	mov	r0, r4
   3aa58:	str	r5, [r4, #32]
   3aa5c:	str	r2, [r4]
   3aa60:	str	r3, [r4, #36]	; 0x24
   3aa64:	pop	{r3, r4, r5, r6, r7, r8, r9, pc}
   3aa68:	str	r9, [r4, #12]
   3aa6c:	b	3aa48 <fputs@plt+0x31348>
   3aa70:	mov	r0, r7
   3aa74:	bl	49050 <_ZdlPv@@Base>
   3aa78:	bl	9460 <__cxa_end_cleanup@plt>
   3aa7c:	andeq	pc, r4, r0, asr r9	; <UNPREDICTABLE>
   3aa80:	ldrdeq	r1, [r5], -r8
   3aa84:	push	{r3, r4, r5, lr}
   3aa88:	subs	r4, r0, #0
   3aa8c:	beq	3aad8 <fputs@plt+0x313d8>
   3aa90:	mov	r5, #0
   3aa94:	b	3aa9c <fputs@plt+0x3139c>
   3aa98:	mov	r5, r0
   3aa9c:	ldr	r3, [r4]
   3aaa0:	mov	r0, r4
   3aaa4:	ldr	r3, [r3, #8]
   3aaa8:	blx	r3
   3aaac:	str	r5, [r0, #4]
   3aab0:	ldr	r4, [r4, #4]
   3aab4:	cmp	r4, #0
   3aab8:	bne	3aa98 <fputs@plt+0x31398>
   3aabc:	cmp	r5, #0
   3aac0:	str	r4, [r0, #4]
   3aac4:	mov	r4, r0
   3aac8:	popeq	{r3, r4, r5, pc}
   3aacc:	mov	r0, r5
   3aad0:	ldr	r5, [r5, #4]
   3aad4:	b	3aabc <fputs@plt+0x313bc>
   3aad8:	mov	r0, r4
   3aadc:	pop	{r3, r4, r5, pc}
   3aae0:	push	{r3, r4, r5, r6, r7, r8, r9, lr}
   3aae4:	mov	r5, r0
   3aae8:	ldr	r0, [r0, #28]
   3aaec:	bl	3aa84 <fputs@plt+0x31384>
   3aaf0:	mov	r8, r0
   3aaf4:	ldr	r0, [r5, #32]
   3aaf8:	bl	3aa84 <fputs@plt+0x31384>
   3aafc:	mov	r7, r0
   3ab00:	mov	r0, #40	; 0x28
   3ab04:	bl	49000 <_Znwj@@Base>
   3ab08:	ldr	r6, [r5, #12]
   3ab0c:	ldr	r1, [r5, #20]
   3ab10:	mov	r3, #0
   3ab14:	ldr	r2, [pc, #132]	; 3aba0 <fputs@plt+0x314a0>
   3ab18:	cmp	r6, r3
   3ab1c:	mov	r4, r0
   3ab20:	str	r3, [r0, #4]
   3ab24:	str	r1, [r0, #20]
   3ab28:	str	r2, [r0]
   3ab2c:	str	r3, [r0, #8]
   3ab30:	str	r3, [r0, #16]
   3ab34:	str	r3, [r0, #24]
   3ab38:	beq	3ab80 <fputs@plt+0x31480>
   3ab3c:	mov	r0, #100	; 0x64
   3ab40:	bl	49000 <_Znwj@@Base>
   3ab44:	mov	r1, r6
   3ab48:	mov	r9, r0
   3ab4c:	bl	2f268 <fputs@plt+0x25b68>
   3ab50:	str	r9, [r4, #12]
   3ab54:	ldr	r3, [pc, #72]	; 3aba4 <fputs@plt+0x314a4>
   3ab58:	mov	r2, #0
   3ab5c:	str	r8, [r4, #28]
   3ab60:	str	r2, [r4, #36]	; 0x24
   3ab64:	str	r7, [r4, #32]
   3ab68:	str	r3, [r4]
   3ab6c:	ldr	r0, [r5, #36]	; 0x24
   3ab70:	bl	3aa84 <fputs@plt+0x31384>
   3ab74:	str	r0, [r4, #36]	; 0x24
   3ab78:	mov	r0, r4
   3ab7c:	pop	{r3, r4, r5, r6, r7, r8, r9, pc}
   3ab80:	str	r6, [r0, #12]
   3ab84:	b	3ab54 <fputs@plt+0x31454>
   3ab88:	mov	r0, r9
   3ab8c:	bl	49050 <_ZdlPv@@Base>
   3ab90:	mov	r0, r4
   3ab94:	bl	49050 <_ZdlPv@@Base>
   3ab98:	bl	9460 <__cxa_end_cleanup@plt>
   3ab9c:	b	3ab90 <fputs@plt+0x31490>
   3aba0:	andeq	pc, r4, r0, asr r9	; <UNPREDICTABLE>
   3aba4:	ldrdeq	r1, [r5], -r8
   3aba8:	push	{r3, r4, r5, r6, r7, lr}
   3abac:	mov	r5, r0
   3abb0:	ldr	r0, [r0, #28]
   3abb4:	bl	3aa84 <fputs@plt+0x31384>
   3abb8:	mov	r7, r0
   3abbc:	mov	r0, #32
   3abc0:	bl	49000 <_Znwj@@Base>
   3abc4:	ldr	r6, [r5, #12]
   3abc8:	ldr	r1, [r5, #20]
   3abcc:	mov	r3, #0
   3abd0:	ldr	r2, [pc, #108]	; 3ac44 <fputs@plt+0x31544>
   3abd4:	cmp	r6, r3
   3abd8:	mov	r4, r0
   3abdc:	str	r3, [r0, #4]
   3abe0:	str	r1, [r0, #20]
   3abe4:	str	r2, [r0]
   3abe8:	str	r3, [r0, #8]
   3abec:	str	r3, [r0, #16]
   3abf0:	str	r3, [r0, #24]
   3abf4:	beq	3ac24 <fputs@plt+0x31524>
   3abf8:	mov	r0, #100	; 0x64
   3abfc:	bl	49000 <_Znwj@@Base>
   3ac00:	mov	r1, r6
   3ac04:	mov	r5, r0
   3ac08:	bl	2f268 <fputs@plt+0x25b68>
   3ac0c:	str	r5, [r4, #12]
   3ac10:	ldr	r3, [pc, #48]	; 3ac48 <fputs@plt+0x31548>
   3ac14:	mov	r0, r4
   3ac18:	str	r7, [r4, #28]
   3ac1c:	str	r3, [r4]
   3ac20:	pop	{r3, r4, r5, r6, r7, pc}
   3ac24:	str	r6, [r0, #12]
   3ac28:	b	3ac10 <fputs@plt+0x31510>
   3ac2c:	mov	r0, r5
   3ac30:	bl	49050 <_ZdlPv@@Base>
   3ac34:	mov	r0, r4
   3ac38:	bl	49050 <_ZdlPv@@Base>
   3ac3c:	bl	9460 <__cxa_end_cleanup@plt>
   3ac40:	b	3ac34 <fputs@plt+0x31534>
   3ac44:	andeq	pc, r4, r0, asr r9	; <UNPREDICTABLE>
   3ac48:	muleq	r5, r8, pc	; <UNPREDICTABLE>
   3ac4c:	push	{r3, r4, r5, r6, r7, r8, r9, lr}
   3ac50:	mov	r5, r0
   3ac54:	ldr	r0, [r0, #32]
   3ac58:	bl	3aa84 <fputs@plt+0x31384>
   3ac5c:	mov	r7, r0
   3ac60:	mov	r0, #40	; 0x28
   3ac64:	bl	49000 <_Znwj@@Base>
   3ac68:	ldr	r6, [r5, #12]
   3ac6c:	ldr	r1, [r5, #20]
   3ac70:	mov	r3, #0
   3ac74:	ldr	r2, [pc, #120]	; 3acf4 <fputs@plt+0x315f4>
   3ac78:	cmp	r6, r3
   3ac7c:	ldr	r8, [r5, #28]
   3ac80:	ldr	r5, [r5, #36]	; 0x24
   3ac84:	mov	r4, r0
   3ac88:	str	r1, [r0, #20]
   3ac8c:	stm	r0, {r2, r3}
   3ac90:	str	r3, [r0, #8]
   3ac94:	str	r3, [r0, #16]
   3ac98:	str	r3, [r0, #24]
   3ac9c:	beq	3acd4 <fputs@plt+0x315d4>
   3aca0:	mov	r0, #100	; 0x64
   3aca4:	bl	49000 <_Znwj@@Base>
   3aca8:	mov	r1, r6
   3acac:	mov	r9, r0
   3acb0:	bl	2f268 <fputs@plt+0x25b68>
   3acb4:	str	r9, [r4, #12]
   3acb8:	ldr	r3, [pc, #56]	; 3acf8 <fputs@plt+0x315f8>
   3acbc:	mov	r0, r4
   3acc0:	str	r8, [r4, #28]
   3acc4:	str	r7, [r4, #32]
   3acc8:	str	r5, [r4, #36]	; 0x24
   3accc:	str	r3, [r4]
   3acd0:	pop	{r3, r4, r5, r6, r7, r8, r9, pc}
   3acd4:	str	r6, [r0, #12]
   3acd8:	b	3acb8 <fputs@plt+0x315b8>
   3acdc:	mov	r0, r9
   3ace0:	bl	49050 <_ZdlPv@@Base>
   3ace4:	mov	r0, r4
   3ace8:	bl	49050 <_ZdlPv@@Base>
   3acec:	bl	9460 <__cxa_end_cleanup@plt>
   3acf0:	b	3ace4 <fputs@plt+0x315e4>
   3acf4:	andeq	pc, r4, r0, asr r9	; <UNPREDICTABLE>
   3acf8:	andeq	r1, r5, r8, lsr r1
   3acfc:	subs	r3, r0, #0
   3ad00:	push	{r4, lr}
   3ad04:	popeq	{r4, pc}
   3ad08:	ldr	r2, [r3]
   3ad0c:	mov	r0, r3
   3ad10:	ldr	r4, [r3, #4]
   3ad14:	ldr	r3, [r2, #4]
   3ad18:	blx	r3
   3ad1c:	cmp	r4, #0
   3ad20:	mov	r3, r4
   3ad24:	bne	3ad08 <fputs@plt+0x31608>
   3ad28:	pop	{r4, pc}
   3ad2c:	ldr	ip, [pc, #32]	; 3ad54 <fputs@plt+0x31654>
   3ad30:	mov	r2, #0
   3ad34:	str	r1, [r0, #4]
   3ad38:	str	r2, [r0, #8]
   3ad3c:	str	ip, [r0]
   3ad40:	str	r2, [r0, #12]
   3ad44:	str	r2, [r0, #16]
   3ad48:	str	r2, [r0, #20]
   3ad4c:	str	r2, [r0, #24]
   3ad50:	bx	lr
   3ad54:	muleq	r4, r0, ip
   3ad58:	mov	r0, #0
   3ad5c:	bx	lr
   3ad60:	mov	r0, #0
   3ad64:	bx	lr
   3ad68:	push	{r3, r4, r5, r6, r7, r8, r9, lr}
   3ad6c:	subs	r9, r3, #0
   3ad70:	ldr	ip, [pc, #160]	; 3ae18 <fputs@plt+0x31718>
   3ad74:	mov	r4, r0
   3ad78:	ldr	r7, [sp, #36]	; 0x24
   3ad7c:	mov	r5, r1
   3ad80:	ldr	r8, [sp, #32]
   3ad84:	mov	r6, r2
   3ad88:	str	ip, [r0]
   3ad8c:	str	r7, [r0, #4]
   3ad90:	mov	r0, #0
   3ad94:	str	r8, [r4, #20]
   3ad98:	str	r0, [r4, #8]
   3ad9c:	str	r0, [r4, #16]
   3ada0:	str	r0, [r4, #24]
   3ada4:	beq	3ade0 <fputs@plt+0x316e0>
   3ada8:	mov	r0, #100	; 0x64
   3adac:	bl	49000 <_Znwj@@Base>
   3adb0:	mov	r1, r9
   3adb4:	mov	r7, r0
   3adb8:	bl	2f268 <fputs@plt+0x25b68>
   3adbc:	str	r7, [r4, #12]
   3adc0:	ldr	r3, [pc, #84]	; 3ae1c <fputs@plt+0x3171c>
   3adc4:	cmp	r5, #0
   3adc8:	str	r5, [r4, #28]
   3adcc:	str	r6, [r4, #32]
   3add0:	str	r3, [r4]
   3add4:	beq	3ade8 <fputs@plt+0x316e8>
   3add8:	mov	r0, r4
   3addc:	pop	{r3, r4, r5, r6, r7, r8, r9, pc}
   3ade0:	str	r9, [r4, #12]
   3ade4:	b	3adc0 <fputs@plt+0x316c0>
   3ade8:	movw	r1, #6940	; 0x1b1c
   3adec:	movw	r0, #2670	; 0xa6e
   3adf0:	movt	r1, #5
   3adf4:	bl	430dc <fputs@plt+0x399dc>
   3adf8:	mov	r0, r4
   3adfc:	pop	{r3, r4, r5, r6, r7, r8, r9, pc}
   3ae00:	mov	r0, r4
   3ae04:	bl	2e354 <fputs@plt+0x24c54>
   3ae08:	bl	9460 <__cxa_end_cleanup@plt>
   3ae0c:	mov	r0, r7
   3ae10:	bl	49050 <_ZdlPv@@Base>
   3ae14:	bl	9460 <__cxa_end_cleanup@plt>
   3ae18:	andeq	pc, r4, r0, asr r9	; <UNPREDICTABLE>
   3ae1c:	andeq	r0, r5, r8, asr #29
   3ae20:	ldr	r3, [r0]
   3ae24:	push	{r4, r5, r6, r7, lr}
   3ae28:	sub	sp, sp, #12
   3ae2c:	ldr	r3, [r3, #36]	; 0x24
   3ae30:	mov	r4, r0
   3ae34:	mov	r6, r1
   3ae38:	blx	r3
   3ae3c:	subs	r5, r0, #0
   3ae40:	moveq	r0, r4
   3ae44:	bne	3ae50 <fputs@plt+0x31750>
   3ae48:	add	sp, sp, #12
   3ae4c:	pop	{r4, r5, r6, r7, pc}
   3ae50:	ldr	r3, [r6]
   3ae54:	mov	r2, #0
   3ae58:	ldr	r7, [r4, #4]
   3ae5c:	mov	r0, #36	; 0x24
   3ae60:	add	r3, r3, r5
   3ae64:	str	r2, [r4, #4]
   3ae68:	str	r3, [r6]
   3ae6c:	bl	49000 <_Znwj@@Base>
   3ae70:	ldr	ip, [r4, #20]
   3ae74:	ldr	r3, [r4, #12]
   3ae78:	mov	r2, r5
   3ae7c:	mov	r1, r4
   3ae80:	str	r7, [sp, #4]
   3ae84:	str	ip, [sp]
   3ae88:	mov	r6, r0
   3ae8c:	bl	3ad68 <fputs@plt+0x31668>
   3ae90:	mov	r0, r6
   3ae94:	add	sp, sp, #12
   3ae98:	pop	{r4, r5, r6, r7, pc}
   3ae9c:	mov	r0, r6
   3aea0:	bl	49050 <_ZdlPv@@Base>
   3aea4:	bl	9460 <__cxa_end_cleanup@plt>
   3aea8:	push	{r4, r5, r6, r7, lr}
   3aeac:	mov	r5, r0
   3aeb0:	ldr	r0, [r0, #28]
   3aeb4:	movw	r4, #3232	; 0xca0
   3aeb8:	movt	r4, #7
   3aebc:	sub	sp, sp, #12
   3aec0:	mov	r6, #0
   3aec4:	ldr	ip, [r4]
   3aec8:	ldr	r3, [r0]
   3aecc:	str	ip, [sp, #4]
   3aed0:	ldr	r3, [r3, #88]	; 0x58
   3aed4:	blx	r3
   3aed8:	add	r1, sp, #8
   3aedc:	str	r6, [r1, #-8]!
   3aee0:	mov	r1, sp
   3aee4:	bl	3ae20 <fputs@plt+0x31720>
   3aee8:	ldr	r3, [r5]
   3aeec:	str	r6, [r5, #28]
   3aef0:	ldr	r3, [r3, #4]
   3aef4:	mov	r7, r0
   3aef8:	mov	r0, r5
   3aefc:	blx	r3
   3af00:	ldr	r2, [sp, #4]
   3af04:	ldr	r3, [r4]
   3af08:	mov	r0, r7
   3af0c:	cmp	r2, r3
   3af10:	bne	3af1c <fputs@plt+0x3181c>
   3af14:	add	sp, sp, #12
   3af18:	pop	{r4, r5, r6, r7, pc}
   3af1c:	bl	95d4 <__stack_chk_fail@plt>
   3af20:	push	{r4, r5, r6, r7, lr}
   3af24:	mov	r4, r0
   3af28:	ldr	r0, [r0, #28]
   3af2c:	sub	sp, sp, #12
   3af30:	ldr	r3, [r0]
   3af34:	ldr	r3, [r3, #8]
   3af38:	blx	r3
   3af3c:	ldr	r6, [r4, #32]
   3af40:	mov	r7, r0
   3af44:	mov	r0, #36	; 0x24
   3af48:	bl	49000 <_Znwj@@Base>
   3af4c:	ldr	ip, [r4, #20]
   3af50:	ldr	r3, [r4, #12]
   3af54:	mov	lr, #0
   3af58:	mov	r1, r7
   3af5c:	mov	r2, r6
   3af60:	stm	sp, {ip, lr}
   3af64:	mov	r5, r0
   3af68:	bl	3ad68 <fputs@plt+0x31668>
   3af6c:	mov	r0, r5
   3af70:	add	sp, sp, #12
   3af74:	pop	{r4, r5, r6, r7, pc}
   3af78:	mov	r0, r5
   3af7c:	bl	49050 <_ZdlPv@@Base>
   3af80:	bl	9460 <__cxa_end_cleanup@plt>
   3af84:	push	{r4, r5, r6, r7}
   3af88:	mov	r4, #0
   3af8c:	ldr	r7, [sp, #16]
   3af90:	ldr	r6, [sp, #20]
   3af94:	ldr	r5, [pc, #44]	; 3afc8 <fputs@plt+0x318c8>
   3af98:	str	r7, [r0, #36]	; 0x24
   3af9c:	str	r4, [r0, #8]
   3afa0:	stm	r0, {r5, r6}
   3afa4:	str	r4, [r0, #12]
   3afa8:	str	r4, [r0, #16]
   3afac:	str	r4, [r0, #20]
   3afb0:	str	r4, [r0, #24]
   3afb4:	str	r1, [r0, #28]
   3afb8:	strb	r2, [r0, #32]
   3afbc:	strb	r3, [r0, #33]	; 0x21
   3afc0:	pop	{r4, r5, r6, r7}
   3afc4:	bx	lr
   3afc8:	andeq	r0, r5, r8, lsl r9
   3afcc:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   3afd0:	mov	r4, r0
   3afd4:	ldr	r5, [sp, #36]	; 0x24
   3afd8:	mov	r9, r1
   3afdc:	ldr	r0, [pc, #124]	; 3b060 <fputs@plt+0x31960>
   3afe0:	mov	r8, r2
   3afe4:	ldr	ip, [sp, #44]	; 0x2c
   3afe8:	cmp	r5, #0
   3afec:	ldr	r1, [sp, #40]	; 0x28
   3aff0:	mov	r7, r3
   3aff4:	ldr	r6, [sp, #32]
   3aff8:	stm	r4, {r0, ip}
   3affc:	mov	r0, #0
   3b000:	str	r1, [r4, #20]
   3b004:	str	r0, [r4, #8]
   3b008:	str	r0, [r4, #16]
   3b00c:	str	r0, [r4, #24]
   3b010:	beq	3b04c <fputs@plt+0x3194c>
   3b014:	mov	r0, #100	; 0x64
   3b018:	bl	49000 <_Znwj@@Base>
   3b01c:	mov	r1, r5
   3b020:	mov	sl, r0
   3b024:	bl	2f268 <fputs@plt+0x25b68>
   3b028:	str	sl, [r4, #12]
   3b02c:	ldr	r3, [pc, #48]	; 3b064 <fputs@plt+0x31964>
   3b030:	mov	r0, r4
   3b034:	str	r9, [r4, #28]
   3b038:	strb	r8, [r4, #32]
   3b03c:	strb	r7, [r4, #33]	; 0x21
   3b040:	str	r6, [r4, #36]	; 0x24
   3b044:	str	r3, [r4]
   3b048:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   3b04c:	str	r5, [r4, #12]
   3b050:	b	3b02c <fputs@plt+0x3192c>
   3b054:	mov	r0, sl
   3b058:	bl	49050 <_ZdlPv@@Base>
   3b05c:	bl	9460 <__cxa_end_cleanup@plt>
   3b060:	andeq	pc, r4, r0, asr r9	; <UNPREDICTABLE>
   3b064:	andeq	r0, r5, r8, lsl r9
   3b068:	ldr	ip, [pc, #108]	; 3b0dc <fputs@plt+0x319dc>
   3b06c:	push	{r3, r4, r5, r6, r7, lr}
   3b070:	subs	r6, r2, #0
   3b074:	str	r3, [r0, #20]
   3b078:	mov	r4, r0
   3b07c:	mov	r3, #0
   3b080:	mov	r5, r1
   3b084:	str	ip, [r0]
   3b088:	str	r3, [r0, #4]
   3b08c:	str	r3, [r0, #8]
   3b090:	str	r3, [r0, #16]
   3b094:	str	r3, [r0, #24]
   3b098:	beq	3b0c8 <fputs@plt+0x319c8>
   3b09c:	mov	r0, #100	; 0x64
   3b0a0:	bl	49000 <_Znwj@@Base>
   3b0a4:	mov	r1, r6
   3b0a8:	mov	r7, r0
   3b0ac:	bl	2f268 <fputs@plt+0x25b68>
   3b0b0:	str	r7, [r4, #12]
   3b0b4:	ldr	r3, [pc, #36]	; 3b0e0 <fputs@plt+0x319e0>
   3b0b8:	mov	r0, r4
   3b0bc:	str	r5, [r4, #28]
   3b0c0:	str	r3, [r4]
   3b0c4:	pop	{r3, r4, r5, r6, r7, pc}
   3b0c8:	str	r6, [r0, #12]
   3b0cc:	b	3b0b4 <fputs@plt+0x319b4>
   3b0d0:	mov	r0, r7
   3b0d4:	bl	49050 <_ZdlPv@@Base>
   3b0d8:	bl	9460 <__cxa_end_cleanup@plt>
   3b0dc:	andeq	pc, r4, r0, asr r9	; <UNPREDICTABLE>
   3b0e0:			; <UNDEFINED> instruction: 0x0004b8b8
   3b0e4:	ldr	ip, [pc, #36]	; 3b110 <fputs@plt+0x31a10>
   3b0e8:	mov	r2, #0
   3b0ec:	str	r1, [r0, #28]
   3b0f0:	str	r2, [r0, #4]
   3b0f4:	str	ip, [r0]
   3b0f8:	str	r2, [r0, #8]
   3b0fc:	str	r2, [r0, #12]
   3b100:	str	r2, [r0, #16]
   3b104:	str	r2, [r0, #20]
   3b108:	str	r2, [r0, #24]
   3b10c:	bx	lr
   3b110:			; <UNDEFINED> instruction: 0x0004b8b8
   3b114:	ldr	ip, [pc, #108]	; 3b188 <fputs@plt+0x31a88>
   3b118:	push	{r3, r4, r5, r6, r7, lr}
   3b11c:	subs	r6, r2, #0
   3b120:	str	r3, [r0, #20]
   3b124:	mov	r4, r0
   3b128:	mov	r3, #0
   3b12c:	mov	r5, r1
   3b130:	str	ip, [r0]
   3b134:	str	r3, [r0, #4]
   3b138:	str	r3, [r0, #8]
   3b13c:	str	r3, [r0, #16]
   3b140:	str	r3, [r0, #24]
   3b144:	beq	3b174 <fputs@plt+0x31a74>
   3b148:	mov	r0, #100	; 0x64
   3b14c:	bl	49000 <_Znwj@@Base>
   3b150:	mov	r1, r6
   3b154:	mov	r7, r0
   3b158:	bl	2f268 <fputs@plt+0x25b68>
   3b15c:	str	r7, [r4, #12]
   3b160:	ldr	r3, [pc, #36]	; 3b18c <fputs@plt+0x31a8c>
   3b164:	mov	r0, r4
   3b168:	str	r5, [r4, #28]
   3b16c:	str	r3, [r4]
   3b170:	pop	{r3, r4, r5, r6, r7, pc}
   3b174:	str	r6, [r0, #12]
   3b178:	b	3b160 <fputs@plt+0x31a60>
   3b17c:	mov	r0, r7
   3b180:	bl	49050 <_ZdlPv@@Base>
   3b184:	bl	9460 <__cxa_end_cleanup@plt>
   3b188:	andeq	pc, r4, r0, asr r9	; <UNPREDICTABLE>
   3b18c:	andeq	fp, r4, r8, ror #15
   3b190:	ldr	ip, [pc, #36]	; 3b1bc <fputs@plt+0x31abc>
   3b194:	mov	r2, #0
   3b198:	str	r1, [r0, #28]
   3b19c:	str	r2, [r0, #4]
   3b1a0:	str	ip, [r0]
   3b1a4:	str	r2, [r0, #8]
   3b1a8:	str	r2, [r0, #12]
   3b1ac:	str	r2, [r0, #16]
   3b1b0:	str	r2, [r0, #20]
   3b1b4:	str	r2, [r0, #24]
   3b1b8:	bx	lr
   3b1bc:	andeq	fp, r4, r8, ror #15
   3b1c0:	ldr	ip, [pc, #40]	; 3b1f0 <fputs@plt+0x31af0>
   3b1c4:	str	r1, [r0, #28]
   3b1c8:	mov	r1, #0
   3b1cc:	str	r2, [r0, #32]
   3b1d0:	str	ip, [r0]
   3b1d4:	str	r1, [r0, #4]
   3b1d8:	str	r1, [r0, #8]
   3b1dc:	str	r1, [r0, #12]
   3b1e0:	str	r1, [r0, #16]
   3b1e4:	str	r1, [r0, #20]
   3b1e8:	str	r1, [r0, #24]
   3b1ec:	bx	lr
   3b1f0:	andeq	r0, r5, r8, asr #3
   3b1f4:	push	{r4, r5, r6, r7, r8, lr}
   3b1f8:	subs	r8, r3, #0
   3b1fc:	ldr	ip, [pc, #112]	; 3b274 <fputs@plt+0x31b74>
   3b200:	mov	r4, r0
   3b204:	ldr	r7, [sp, #24]
   3b208:	mov	r6, r1
   3b20c:	mov	r5, r2
   3b210:	str	ip, [r0]
   3b214:	mov	r0, #0
   3b218:	str	r7, [r4, #20]
   3b21c:	str	r0, [r4, #4]
   3b220:	str	r0, [r4, #8]
   3b224:	str	r0, [r4, #16]
   3b228:	str	r0, [r4, #24]
   3b22c:	beq	3b260 <fputs@plt+0x31b60>
   3b230:	mov	r0, #100	; 0x64
   3b234:	bl	49000 <_Znwj@@Base>
   3b238:	mov	r1, r8
   3b23c:	mov	r7, r0
   3b240:	bl	2f268 <fputs@plt+0x25b68>
   3b244:	str	r7, [r4, #12]
   3b248:	ldr	r3, [pc, #40]	; 3b278 <fputs@plt+0x31b78>
   3b24c:	mov	r0, r4
   3b250:	str	r6, [r4, #28]
   3b254:	str	r5, [r4, #32]
   3b258:	str	r3, [r4]
   3b25c:	pop	{r4, r5, r6, r7, r8, pc}
   3b260:	str	r8, [r4, #12]
   3b264:	b	3b248 <fputs@plt+0x31b48>
   3b268:	mov	r0, r7
   3b26c:	bl	49050 <_ZdlPv@@Base>
   3b270:	bl	9460 <__cxa_end_cleanup@plt>
   3b274:	andeq	pc, r4, r0, asr r9	; <UNPREDICTABLE>
   3b278:	andeq	r0, r5, r8, asr #3
   3b27c:	push	{r4}		; (str r4, [sp, #-4]!)
   3b280:	ldr	r4, [pc, #44]	; 3b2b4 <fputs@plt+0x31bb4>
   3b284:	str	r3, [r0, #4]
   3b288:	mov	r3, #0
   3b28c:	str	r1, [r0, #28]
   3b290:	str	r4, [r0]
   3b294:	str	r2, [r0, #32]
   3b298:	str	r3, [r0, #8]
   3b29c:	str	r3, [r0, #12]
   3b2a0:	str	r3, [r0, #16]
   3b2a4:	str	r3, [r0, #20]
   3b2a8:	str	r3, [r0, #24]
   3b2ac:	pop	{r4}		; (ldr r4, [sp], #4)
   3b2b0:	bx	lr
   3b2b4:	andeq	r0, r5, r8, lsr #13
   3b2b8:	push	{r3, r4, r5, r6, r7, r8, r9, lr}
   3b2bc:	subs	r9, r3, #0
   3b2c0:	ldr	ip, [pc, #116]	; 3b33c <fputs@plt+0x31c3c>
   3b2c4:	mov	r4, r0
   3b2c8:	ldr	r7, [sp, #36]	; 0x24
   3b2cc:	mov	r6, r1
   3b2d0:	ldr	r8, [sp, #32]
   3b2d4:	mov	r5, r2
   3b2d8:	str	ip, [r0]
   3b2dc:	str	r7, [r0, #4]
   3b2e0:	mov	r0, #0
   3b2e4:	str	r8, [r4, #20]
   3b2e8:	str	r0, [r4, #8]
   3b2ec:	str	r0, [r4, #16]
   3b2f0:	str	r0, [r4, #24]
   3b2f4:	beq	3b328 <fputs@plt+0x31c28>
   3b2f8:	mov	r0, #100	; 0x64
   3b2fc:	bl	49000 <_Znwj@@Base>
   3b300:	mov	r1, r9
   3b304:	mov	r7, r0
   3b308:	bl	2f268 <fputs@plt+0x25b68>
   3b30c:	str	r7, [r4, #12]
   3b310:	ldr	r3, [pc, #40]	; 3b340 <fputs@plt+0x31c40>
   3b314:	mov	r0, r4
   3b318:	str	r6, [r4, #28]
   3b31c:	str	r5, [r4, #32]
   3b320:	str	r3, [r4]
   3b324:	pop	{r3, r4, r5, r6, r7, r8, r9, pc}
   3b328:	str	r9, [r4, #12]
   3b32c:	b	3b310 <fputs@plt+0x31c10>
   3b330:	mov	r0, r7
   3b334:	bl	49050 <_ZdlPv@@Base>
   3b338:	bl	9460 <__cxa_end_cleanup@plt>
   3b33c:	andeq	pc, r4, r0, asr r9	; <UNPREDICTABLE>
   3b340:	andeq	r0, r5, r8, lsr #13
   3b344:	push	{r4}		; (str r4, [sp, #-4]!)
   3b348:	ldr	r4, [pc, #44]	; 3b37c <fputs@plt+0x31c7c>
   3b34c:	str	r3, [r0, #4]
   3b350:	mov	r3, #0
   3b354:	str	r1, [r0, #28]
   3b358:	str	r4, [r0]
   3b35c:	str	r2, [r0, #32]
   3b360:	str	r3, [r0, #8]
   3b364:	str	r3, [r0, #12]
   3b368:	str	r3, [r0, #16]
   3b36c:	str	r3, [r0, #20]
   3b370:	str	r3, [r0, #24]
   3b374:	pop	{r4}		; (ldr r4, [sp], #4)
   3b378:	bx	lr
   3b37c:	andeq	r0, r5, r8, ror r7
   3b380:	push	{r3, r4, r5, r6, r7, r8, r9, lr}
   3b384:	subs	r9, r3, #0
   3b388:	ldr	ip, [pc, #116]	; 3b404 <fputs@plt+0x31d04>
   3b38c:	mov	r4, r0
   3b390:	ldr	r7, [sp, #36]	; 0x24
   3b394:	mov	r6, r1
   3b398:	ldr	r8, [sp, #32]
   3b39c:	mov	r5, r2
   3b3a0:	str	ip, [r0]
   3b3a4:	str	r7, [r0, #4]
   3b3a8:	mov	r0, #0
   3b3ac:	str	r8, [r4, #20]
   3b3b0:	str	r0, [r4, #8]
   3b3b4:	str	r0, [r4, #16]
   3b3b8:	str	r0, [r4, #24]
   3b3bc:	beq	3b3f0 <fputs@plt+0x31cf0>
   3b3c0:	mov	r0, #100	; 0x64
   3b3c4:	bl	49000 <_Znwj@@Base>
   3b3c8:	mov	r1, r9
   3b3cc:	mov	r7, r0
   3b3d0:	bl	2f268 <fputs@plt+0x25b68>
   3b3d4:	str	r7, [r4, #12]
   3b3d8:	ldr	r3, [pc, #40]	; 3b408 <fputs@plt+0x31d08>
   3b3dc:	mov	r0, r4
   3b3e0:	str	r6, [r4, #28]
   3b3e4:	str	r5, [r4, #32]
   3b3e8:	str	r3, [r4]
   3b3ec:	pop	{r3, r4, r5, r6, r7, r8, r9, pc}
   3b3f0:	str	r9, [r4, #12]
   3b3f4:	b	3b3d8 <fputs@plt+0x31cd8>
   3b3f8:	mov	r0, r7
   3b3fc:	bl	49050 <_ZdlPv@@Base>
   3b400:	bl	9460 <__cxa_end_cleanup@plt>
   3b404:	andeq	pc, r4, r0, asr r9	; <UNPREDICTABLE>
   3b408:	andeq	r0, r5, r8, ror r7
   3b40c:	ldr	ip, [pc, #108]	; 3b480 <fputs@plt+0x31d80>
   3b410:	push	{r3, r4, r5, r6, r7, lr}
   3b414:	subs	r6, r2, #0
   3b418:	str	r3, [r0, #20]
   3b41c:	mov	r4, r0
   3b420:	mov	r3, #0
   3b424:	mov	r5, r1
   3b428:	str	ip, [r0]
   3b42c:	str	r3, [r0, #4]
   3b430:	str	r3, [r0, #8]
   3b434:	str	r3, [r0, #16]
   3b438:	str	r3, [r0, #24]
   3b43c:	beq	3b46c <fputs@plt+0x31d6c>
   3b440:	mov	r0, #100	; 0x64
   3b444:	bl	49000 <_Znwj@@Base>
   3b448:	mov	r1, r6
   3b44c:	mov	r7, r0
   3b450:	bl	2f268 <fputs@plt+0x25b68>
   3b454:	str	r7, [r4, #12]
   3b458:	ldr	r3, [pc, #36]	; 3b484 <fputs@plt+0x31d84>
   3b45c:	mov	r0, r4
   3b460:	str	r5, [r4, #28]
   3b464:	str	r3, [r4]
   3b468:	pop	{r3, r4, r5, r6, r7, pc}
   3b46c:	str	r6, [r0, #12]
   3b470:	b	3b458 <fputs@plt+0x31d58>
   3b474:	mov	r0, r7
   3b478:	bl	49050 <_ZdlPv@@Base>
   3b47c:	bl	9460 <__cxa_end_cleanup@plt>
   3b480:	andeq	pc, r4, r0, asr r9	; <UNPREDICTABLE>
   3b484:	muleq	r5, r8, pc	; <UNPREDICTABLE>
   3b488:	ldr	ip, [pc, #36]	; 3b4b4 <fputs@plt+0x31db4>
   3b48c:	mov	r2, #0
   3b490:	str	r1, [r0, #28]
   3b494:	str	r2, [r0, #4]
   3b498:	str	ip, [r0]
   3b49c:	str	r2, [r0, #8]
   3b4a0:	str	r2, [r0, #12]
   3b4a4:	str	r2, [r0, #16]
   3b4a8:	str	r2, [r0, #20]
   3b4ac:	str	r2, [r0, #24]
   3b4b0:	bx	lr
   3b4b4:	muleq	r5, r8, pc	; <UNPREDICTABLE>
   3b4b8:	push	{r3, r4, r5, lr}
   3b4bc:	subs	r4, r0, #0
   3b4c0:	beq	3b4f0 <fputs@plt+0x31df0>
   3b4c4:	mov	r5, #0
   3b4c8:	ldr	r3, [r4]
   3b4cc:	mov	r0, r4
   3b4d0:	ldr	r3, [r3, #68]	; 0x44
   3b4d4:	blx	r3
   3b4d8:	ldr	r4, [r4, #4]
   3b4dc:	cmp	r4, #0
   3b4e0:	orr	r5, r5, r0
   3b4e4:	bne	3b4c8 <fputs@plt+0x31dc8>
   3b4e8:	mov	r0, r5
   3b4ec:	pop	{r3, r4, r5, pc}
   3b4f0:	mov	r5, r4
   3b4f4:	b	3b4e8 <fputs@plt+0x31de8>
   3b4f8:	movw	r3, #15144	; 0x3b28
   3b4fc:	movt	r3, #7
   3b500:	push	{r4, r5, r6, r7, r8, lr}
   3b504:	movw	r8, #3232	; 0xca0
   3b508:	ldr	ip, [r3]
   3b50c:	movt	r8, #7
   3b510:	mov	r6, r1
   3b514:	subs	r4, r0, #0
   3b518:	ldr	r1, [r8]
   3b51c:	sub	sp, sp, #16
   3b520:	str	ip, [r6]
   3b524:	mov	r7, r2
   3b528:	ldr	r0, [r3]
   3b52c:	mov	r2, #0
   3b530:	str	r1, [sp, #12]
   3b534:	str	r2, [sp, #4]
   3b538:	str	r0, [r7]
   3b53c:	str	r2, [sp, #8]
   3b540:	ldr	r5, [r3]
   3b544:	beq	3b5b0 <fputs@plt+0x31eb0>
   3b548:	ldr	r3, [r4]
   3b54c:	mov	r0, r4
   3b550:	add	r1, sp, #4
   3b554:	add	r2, sp, #8
   3b558:	ldr	r3, [r3, #64]	; 0x40
   3b55c:	blx	r3
   3b560:	ldr	r3, [sp, #4]
   3b564:	ldr	r2, [r6]
   3b568:	mov	r0, r4
   3b56c:	add	r3, r5, r3
   3b570:	str	r3, [sp, #4]
   3b574:	cmp	r3, r2
   3b578:	strlt	r3, [r6]
   3b57c:	ldr	r3, [sp, #8]
   3b580:	ldr	r2, [r7]
   3b584:	add	r3, r5, r3
   3b588:	str	r3, [sp, #8]
   3b58c:	cmp	r3, r2
   3b590:	strgt	r3, [r7]
   3b594:	ldr	r3, [r4]
   3b598:	ldr	r3, [r3, #56]	; 0x38
   3b59c:	blx	r3
   3b5a0:	ldr	r4, [r4, #4]
   3b5a4:	cmp	r4, #0
   3b5a8:	add	r5, r5, r0
   3b5ac:	bne	3b548 <fputs@plt+0x31e48>
   3b5b0:	ldr	r2, [sp, #12]
   3b5b4:	ldr	r3, [r8]
   3b5b8:	cmp	r2, r3
   3b5bc:	bne	3b5c8 <fputs@plt+0x31ec8>
   3b5c0:	add	sp, sp, #16
   3b5c4:	pop	{r4, r5, r6, r7, r8, pc}
   3b5c8:	bl	95d4 <__stack_chk_fail@plt>
   3b5cc:	ldr	r0, [r0, #28]
   3b5d0:	b	3b4f8 <fputs@plt+0x31df8>
   3b5d4:	push	{r4, lr}
   3b5d8:	mov	r4, r0
   3b5dc:	ldr	r0, [r0, #32]
   3b5e0:	cmp	r0, #0
   3b5e4:	beq	3b608 <fputs@plt+0x31f08>
   3b5e8:	mov	lr, #0
   3b5ec:	b	3b5f4 <fputs@plt+0x31ef4>
   3b5f0:	mov	r0, ip
   3b5f4:	ldr	ip, [r0, #4]
   3b5f8:	str	lr, [r0, #4]
   3b5fc:	mov	lr, r0
   3b600:	cmp	ip, #0
   3b604:	bne	3b5f0 <fputs@plt+0x31ef0>
   3b608:	str	r0, [r4, #32]
   3b60c:	bl	3b4f8 <fputs@plt+0x31df8>
   3b610:	ldr	r3, [r4, #32]
   3b614:	cmp	r3, #0
   3b618:	beq	3b63c <fputs@plt+0x31f3c>
   3b61c:	mov	r1, #0
   3b620:	b	3b628 <fputs@plt+0x31f28>
   3b624:	mov	r3, r2
   3b628:	ldr	r2, [r3, #4]
   3b62c:	str	r1, [r3, #4]
   3b630:	mov	r1, r3
   3b634:	cmp	r2, #0
   3b638:	bne	3b624 <fputs@plt+0x31f24>
   3b63c:	str	r3, [r4, #32]
   3b640:	pop	{r4, pc}
   3b644:	movw	r2, #15148	; 0x3b2c
   3b648:	movt	r2, #7
   3b64c:	ldr	ip, [pc, #44]	; 3b680 <fputs@plt+0x31f80>
   3b650:	ldr	r1, [r2]
   3b654:	mov	r2, #0
   3b658:	str	r2, [r0, #4]
   3b65c:	str	ip, [r0]
   3b660:	str	r1, [r0, #32]
   3b664:	str	r2, [r0, #8]
   3b668:	str	r2, [r0, #12]
   3b66c:	str	r2, [r0, #16]
   3b670:	str	r2, [r0, #20]
   3b674:	str	r2, [r0, #24]
   3b678:	str	r2, [r0, #28]
   3b67c:	bx	lr
   3b680:	andeq	r1, r5, r8, lsl #4
   3b684:	ldr	ip, [pc, #124]	; 3b708 <fputs@plt+0x32008>
   3b688:	mov	r3, #0
   3b68c:	push	{r4, r5, r6, lr}
   3b690:	subs	r5, r1, #0
   3b694:	mov	r4, r0
   3b698:	str	r2, [r0, #20]
   3b69c:	str	ip, [r0]
   3b6a0:	str	r3, [r0, #4]
   3b6a4:	str	r3, [r0, #8]
   3b6a8:	str	r3, [r0, #16]
   3b6ac:	str	r3, [r0, #24]
   3b6b0:	beq	3b6f4 <fputs@plt+0x31ff4>
   3b6b4:	mov	r0, #100	; 0x64
   3b6b8:	bl	49000 <_Znwj@@Base>
   3b6bc:	mov	r1, r5
   3b6c0:	mov	r6, r0
   3b6c4:	bl	2f268 <fputs@plt+0x25b68>
   3b6c8:	str	r6, [r4, #12]
   3b6cc:	movw	r3, #15148	; 0x3b2c
   3b6d0:	movt	r3, #7
   3b6d4:	ldr	r2, [pc, #48]	; 3b70c <fputs@plt+0x3200c>
   3b6d8:	mov	r1, #0
   3b6dc:	ldr	r3, [r3]
   3b6e0:	mov	r0, r4
   3b6e4:	str	r1, [r4, #28]
   3b6e8:	str	r2, [r4]
   3b6ec:	str	r3, [r4, #32]
   3b6f0:	pop	{r4, r5, r6, pc}
   3b6f4:	str	r5, [r0, #12]
   3b6f8:	b	3b6cc <fputs@plt+0x31fcc>
   3b6fc:	mov	r0, r6
   3b700:	bl	49050 <_ZdlPv@@Base>
   3b704:	bl	9460 <__cxa_end_cleanup@plt>
   3b708:	andeq	pc, r4, r0, asr r9	; <UNPREDICTABLE>
   3b70c:	andeq	r1, r5, r8, lsl #4
   3b710:	push	{r3, r4, r5, lr}
   3b714:	subs	r4, r1, #0
   3b718:	mov	r5, r0
   3b71c:	popeq	{r3, r4, r5, pc}
   3b720:	ldr	r3, [r4]
   3b724:	mov	r0, r4
   3b728:	ldr	r3, [r3, #28]
   3b72c:	blx	r3
   3b730:	ldr	r3, [r5, #32]
   3b734:	ldr	r2, [r5, #28]
   3b738:	cmp	r0, r3
   3b73c:	strgt	r0, [r5, #32]
   3b740:	cmp	r2, #0
   3b744:	addeq	r2, r5, #28
   3b748:	bne	3b754 <fputs@plt+0x32054>
   3b74c:	b	3b764 <fputs@plt+0x32064>
   3b750:	mov	r2, r3
   3b754:	ldr	r3, [r2, #4]
   3b758:	cmp	r3, #0
   3b75c:	bne	3b750 <fputs@plt+0x32050>
   3b760:	add	r2, r2, #4
   3b764:	mov	r3, #0
   3b768:	str	r3, [r4, #4]
   3b76c:	str	r4, [r2]
   3b770:	pop	{r3, r4, r5, pc}
   3b774:	push	{r3, r4, r5, r6, r7, lr}
   3b778:	mov	r4, r0
   3b77c:	mov	r0, #36	; 0x24
   3b780:	bl	49000 <_Znwj@@Base>
   3b784:	ldr	r6, [r4, #12]
   3b788:	ldr	r1, [r4, #20]
   3b78c:	mov	r3, #0
   3b790:	ldr	r2, [pc, #180]	; 3b84c <fputs@plt+0x3214c>
   3b794:	cmp	r6, r3
   3b798:	mov	r5, r0
   3b79c:	str	r3, [r0, #4]
   3b7a0:	str	r1, [r0, #20]
   3b7a4:	str	r2, [r0]
   3b7a8:	str	r3, [r0, #8]
   3b7ac:	str	r3, [r0, #16]
   3b7b0:	str	r3, [r0, #24]
   3b7b4:	beq	3b82c <fputs@plt+0x3212c>
   3b7b8:	mov	r0, #100	; 0x64
   3b7bc:	bl	49000 <_Znwj@@Base>
   3b7c0:	mov	r1, r6
   3b7c4:	mov	r7, r0
   3b7c8:	bl	2f268 <fputs@plt+0x25b68>
   3b7cc:	str	r7, [r5, #12]
   3b7d0:	movw	r3, #15148	; 0x3b2c
   3b7d4:	movt	r3, #7
   3b7d8:	mov	r2, #0
   3b7dc:	str	r2, [r5, #28]
   3b7e0:	ldr	r4, [r4, #28]
   3b7e4:	ldr	r2, [r3]
   3b7e8:	ldr	r3, [pc, #96]	; 3b850 <fputs@plt+0x32150>
   3b7ec:	cmp	r4, #0
   3b7f0:	str	r2, [r5, #32]
   3b7f4:	str	r3, [r5]
   3b7f8:	beq	3b824 <fputs@plt+0x32124>
   3b7fc:	ldr	r3, [r4]
   3b800:	mov	r0, r4
   3b804:	ldr	r3, [r3, #8]
   3b808:	blx	r3
   3b80c:	mov	r1, r0
   3b810:	mov	r0, r5
   3b814:	bl	3b710 <fputs@plt+0x32010>
   3b818:	ldr	r4, [r4, #4]
   3b81c:	cmp	r4, #0
   3b820:	bne	3b7fc <fputs@plt+0x320fc>
   3b824:	mov	r0, r5
   3b828:	pop	{r3, r4, r5, r6, r7, pc}
   3b82c:	str	r6, [r0, #12]
   3b830:	b	3b7d0 <fputs@plt+0x320d0>
   3b834:	mov	r0, r7
   3b838:	bl	49050 <_ZdlPv@@Base>
   3b83c:	mov	r0, r5
   3b840:	bl	49050 <_ZdlPv@@Base>
   3b844:	bl	9460 <__cxa_end_cleanup@plt>
   3b848:	b	3b83c <fputs@plt+0x3213c>
   3b84c:	andeq	pc, r4, r0, asr r9	; <UNPREDICTABLE>
   3b850:	andeq	r1, r5, r8, lsl #4
   3b854:	movw	r2, #15148	; 0x3b2c
   3b858:	movt	r2, #7
   3b85c:	ldr	ip, [pc, #44]	; 3b890 <fputs@plt+0x32190>
   3b860:	ldr	r1, [r2]
   3b864:	mov	r2, #0
   3b868:	str	r2, [r0, #4]
   3b86c:	str	ip, [r0]
   3b870:	str	r1, [r0, #32]
   3b874:	str	r2, [r0, #8]
   3b878:	str	r2, [r0, #12]
   3b87c:	str	r2, [r0, #16]
   3b880:	str	r2, [r0, #20]
   3b884:	str	r2, [r0, #24]
   3b888:	str	r2, [r0, #28]
   3b88c:	bx	lr
   3b890:	andeq	r1, r5, r8, rrx
   3b894:	ldr	ip, [pc, #124]	; 3b918 <fputs@plt+0x32218>
   3b898:	mov	r3, #0
   3b89c:	push	{r4, r5, r6, lr}
   3b8a0:	subs	r5, r1, #0
   3b8a4:	mov	r4, r0
   3b8a8:	str	r2, [r0, #20]
   3b8ac:	str	ip, [r0]
   3b8b0:	str	r3, [r0, #4]
   3b8b4:	str	r3, [r0, #8]
   3b8b8:	str	r3, [r0, #16]
   3b8bc:	str	r3, [r0, #24]
   3b8c0:	beq	3b904 <fputs@plt+0x32204>
   3b8c4:	mov	r0, #100	; 0x64
   3b8c8:	bl	49000 <_Znwj@@Base>
   3b8cc:	mov	r1, r5
   3b8d0:	mov	r6, r0
   3b8d4:	bl	2f268 <fputs@plt+0x25b68>
   3b8d8:	str	r6, [r4, #12]
   3b8dc:	movw	r3, #15148	; 0x3b2c
   3b8e0:	movt	r3, #7
   3b8e4:	ldr	r2, [pc, #48]	; 3b91c <fputs@plt+0x3221c>
   3b8e8:	mov	r1, #0
   3b8ec:	ldr	r3, [r3]
   3b8f0:	mov	r0, r4
   3b8f4:	str	r1, [r4, #28]
   3b8f8:	str	r2, [r4]
   3b8fc:	str	r3, [r4, #32]
   3b900:	pop	{r4, r5, r6, pc}
   3b904:	str	r5, [r0, #12]
   3b908:	b	3b8dc <fputs@plt+0x321dc>
   3b90c:	mov	r0, r6
   3b910:	bl	49050 <_ZdlPv@@Base>
   3b914:	bl	9460 <__cxa_end_cleanup@plt>
   3b918:	andeq	pc, r4, r0, asr r9	; <UNPREDICTABLE>
   3b91c:	andeq	r1, r5, r8, rrx
   3b920:	push	{r3, r4, r5, lr}
   3b924:	subs	r4, r1, #0
   3b928:	mov	r5, r0
   3b92c:	popeq	{r3, r4, r5, pc}
   3b930:	ldr	r3, [r4]
   3b934:	mov	r0, r4
   3b938:	ldr	r3, [r3, #28]
   3b93c:	blx	r3
   3b940:	ldr	r3, [r5, #32]
   3b944:	cmp	r0, r3
   3b948:	ldr	r3, [r5, #28]
   3b94c:	strgt	r0, [r5, #32]
   3b950:	str	r3, [r4, #4]
   3b954:	str	r4, [r5, #28]
   3b958:	pop	{r3, r4, r5, pc}
   3b95c:	push	{r3, r4, r5, r6, r7, lr}
   3b960:	mov	r4, r0
   3b964:	mov	r0, #36	; 0x24
   3b968:	bl	49000 <_Znwj@@Base>
   3b96c:	ldr	r6, [r4, #12]
   3b970:	ldr	r1, [r4, #20]
   3b974:	mov	r3, #0
   3b978:	ldr	r2, [pc, #208]	; 3ba50 <fputs@plt+0x32350>
   3b97c:	cmp	r6, r3
   3b980:	mov	r5, r0
   3b984:	str	r3, [r0, #4]
   3b988:	str	r1, [r0, #20]
   3b98c:	str	r2, [r0]
   3b990:	str	r3, [r0, #8]
   3b994:	str	r3, [r0, #16]
   3b998:	str	r3, [r0, #24]
   3b99c:	beq	3ba30 <fputs@plt+0x32330>
   3b9a0:	mov	r0, #100	; 0x64
   3b9a4:	bl	49000 <_Znwj@@Base>
   3b9a8:	mov	r1, r6
   3b9ac:	mov	r7, r0
   3b9b0:	bl	2f268 <fputs@plt+0x25b68>
   3b9b4:	str	r7, [r5, #12]
   3b9b8:	movw	r3, #15148	; 0x3b2c
   3b9bc:	movt	r3, #7
   3b9c0:	mov	r2, #0
   3b9c4:	str	r2, [r5, #28]
   3b9c8:	ldr	r4, [r4, #28]
   3b9cc:	ldr	r1, [r3]
   3b9d0:	ldr	r3, [pc, #124]	; 3ba54 <fputs@plt+0x32354>
   3b9d4:	cmp	r4, r2
   3b9d8:	str	r1, [r5, #32]
   3b9dc:	str	r3, [r5]
   3b9e0:	strne	r2, [r4, #8]
   3b9e4:	bne	3b9f4 <fputs@plt+0x322f4>
   3b9e8:	b	3ba28 <fputs@plt+0x32328>
   3b9ec:	str	r4, [r3, #8]
   3b9f0:	mov	r4, r3
   3b9f4:	ldr	r3, [r4, #4]
   3b9f8:	cmp	r3, #0
   3b9fc:	bne	3b9ec <fputs@plt+0x322ec>
   3ba00:	ldr	r3, [r4]
   3ba04:	mov	r0, r4
   3ba08:	ldr	r3, [r3, #8]
   3ba0c:	blx	r3
   3ba10:	mov	r1, r0
   3ba14:	mov	r0, r5
   3ba18:	bl	3b920 <fputs@plt+0x32220>
   3ba1c:	ldr	r4, [r4, #8]
   3ba20:	cmp	r4, #0
   3ba24:	bne	3ba00 <fputs@plt+0x32300>
   3ba28:	mov	r0, r5
   3ba2c:	pop	{r3, r4, r5, r6, r7, pc}
   3ba30:	str	r6, [r0, #12]
   3ba34:	b	3b9b8 <fputs@plt+0x322b8>
   3ba38:	mov	r0, r7
   3ba3c:	bl	49050 <_ZdlPv@@Base>
   3ba40:	mov	r0, r5
   3ba44:	bl	49050 <_ZdlPv@@Base>
   3ba48:	bl	9460 <__cxa_end_cleanup@plt>
   3ba4c:	b	3ba40 <fputs@plt+0x32340>
   3ba50:	andeq	pc, r4, r0, asr r9	; <UNPREDICTABLE>
   3ba54:	andeq	r1, r5, r8, rrx
   3ba58:	push	{r4}		; (str r4, [sp, #-4]!)
   3ba5c:	ldr	r4, [pc, #52]	; 3ba98 <fputs@plt+0x32398>
   3ba60:	str	r3, [r0, #4]
   3ba64:	mov	r3, #0
   3ba68:	str	r1, [r0, #28]
   3ba6c:	str	r4, [r0]
   3ba70:	str	r2, [r0, #36]	; 0x24
   3ba74:	str	r3, [r0, #8]
   3ba78:	str	r3, [r0, #16]
   3ba7c:	str	r3, [r0, #20]
   3ba80:	str	r3, [r0, #24]
   3ba84:	str	r3, [r0, #12]
   3ba88:	strb	r3, [r0, #32]
   3ba8c:	strb	r3, [r0, #33]	; 0x21
   3ba90:	pop	{r4}		; (ldr r4, [sp], #4)
   3ba94:	bx	lr
   3ba98:	andeq	pc, r4, r8, asr pc	; <UNPREDICTABLE>
   3ba9c:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   3baa0:	mov	r4, r0
   3baa4:	ldr	r5, [sp, #36]	; 0x24
   3baa8:	mov	r9, r1
   3baac:	ldr	r0, [pc, #124]	; 3bb30 <fputs@plt+0x32430>
   3bab0:	mov	r8, r2
   3bab4:	ldr	ip, [sp, #44]	; 0x2c
   3bab8:	cmp	r5, #0
   3babc:	ldr	r1, [sp, #40]	; 0x28
   3bac0:	mov	r7, r3
   3bac4:	ldr	r6, [sp, #32]
   3bac8:	stm	r4, {r0, ip}
   3bacc:	mov	r0, #0
   3bad0:	str	r1, [r4, #20]
   3bad4:	str	r0, [r4, #8]
   3bad8:	str	r0, [r4, #16]
   3badc:	str	r0, [r4, #24]
   3bae0:	beq	3bb1c <fputs@plt+0x3241c>
   3bae4:	mov	r0, #100	; 0x64
   3bae8:	bl	49000 <_Znwj@@Base>
   3baec:	mov	r1, r5
   3baf0:	mov	sl, r0
   3baf4:	bl	2f268 <fputs@plt+0x25b68>
   3baf8:	str	sl, [r4, #12]
   3bafc:	ldr	r3, [pc, #48]	; 3bb34 <fputs@plt+0x32434>
   3bb00:	mov	r0, r4
   3bb04:	str	r9, [r4, #28]
   3bb08:	strb	r8, [r4, #32]
   3bb0c:	strb	r7, [r4, #33]	; 0x21
   3bb10:	str	r6, [r4, #36]	; 0x24
   3bb14:	str	r3, [r4]
   3bb18:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   3bb1c:	str	r5, [r4, #12]
   3bb20:	b	3bafc <fputs@plt+0x323fc>
   3bb24:	mov	r0, sl
   3bb28:	bl	49050 <_ZdlPv@@Base>
   3bb2c:	bl	9460 <__cxa_end_cleanup@plt>
   3bb30:	andeq	pc, r4, r0, asr r9	; <UNPREDICTABLE>
   3bb34:	andeq	pc, r4, r8, asr pc	; <UNPREDICTABLE>
   3bb38:	push	{r3, r4, r5, r6, r7, lr}
   3bb3c:	subs	r7, r2, #0
   3bb40:	ldr	ip, [pc, #104]	; 3bbb0 <fputs@plt+0x324b0>
   3bb44:	mov	r4, r0
   3bb48:	ldr	r6, [sp, #24]
   3bb4c:	mov	r5, r1
   3bb50:	str	r3, [r0, #20]
   3bb54:	mov	r3, #0
   3bb58:	str	ip, [r0]
   3bb5c:	str	r6, [r0, #4]
   3bb60:	str	r3, [r0, #8]
   3bb64:	str	r3, [r0, #16]
   3bb68:	str	r3, [r0, #24]
   3bb6c:	beq	3bb9c <fputs@plt+0x3249c>
   3bb70:	mov	r0, #100	; 0x64
   3bb74:	bl	49000 <_Znwj@@Base>
   3bb78:	mov	r1, r7
   3bb7c:	mov	r6, r0
   3bb80:	bl	2f268 <fputs@plt+0x25b68>
   3bb84:	str	r6, [r4, #12]
   3bb88:	ldr	r3, [pc, #36]	; 3bbb4 <fputs@plt+0x324b4>
   3bb8c:	mov	r0, r4
   3bb90:	str	r5, [r4, #28]
   3bb94:	str	r3, [r4]
   3bb98:	pop	{r3, r4, r5, r6, r7, pc}
   3bb9c:	str	r7, [r0, #12]
   3bba0:	b	3bb88 <fputs@plt+0x32488>
   3bba4:	mov	r0, r6
   3bba8:	bl	49050 <_ZdlPv@@Base>
   3bbac:	bl	9460 <__cxa_end_cleanup@plt>
   3bbb0:	andeq	pc, r4, r0, asr r9	; <UNPREDICTABLE>
   3bbb4:	andeq	r0, r5, r8, lsr #32
   3bbb8:	ldr	ip, [pc, #36]	; 3bbe4 <fputs@plt+0x324e4>
   3bbbc:	str	r2, [r0, #4]
   3bbc0:	mov	r2, #0
   3bbc4:	str	r1, [r0, #28]
   3bbc8:	str	ip, [r0]
   3bbcc:	str	r2, [r0, #8]
   3bbd0:	str	r2, [r0, #12]
   3bbd4:	str	r2, [r0, #16]
   3bbd8:	str	r2, [r0, #20]
   3bbdc:	str	r2, [r0, #24]
   3bbe0:	bx	lr
   3bbe4:	andeq	r0, r5, r8, lsr #32
   3bbe8:	push	{r3, r4, r5, r6, r7, lr}
   3bbec:	subs	r7, r2, #0
   3bbf0:	ldr	ip, [pc, #112]	; 3bc68 <fputs@plt+0x32568>
   3bbf4:	mov	r4, r0
   3bbf8:	ldr	r6, [sp, #24]
   3bbfc:	mov	r5, r1
   3bc00:	str	r3, [r0, #20]
   3bc04:	mov	r3, #0
   3bc08:	str	ip, [r0]
   3bc0c:	str	r6, [r0, #4]
   3bc10:	str	r3, [r0, #8]
   3bc14:	str	r3, [r0, #16]
   3bc18:	str	r3, [r0, #24]
   3bc1c:	beq	3bc54 <fputs@plt+0x32554>
   3bc20:	mov	r0, #100	; 0x64
   3bc24:	bl	49000 <_Znwj@@Base>
   3bc28:	mov	r1, r7
   3bc2c:	mov	r6, r0
   3bc30:	bl	2f268 <fputs@plt+0x25b68>
   3bc34:	str	r6, [r4, #12]
   3bc38:	ldr	r3, [pc, #44]	; 3bc6c <fputs@plt+0x3256c>
   3bc3c:	mov	r2, #0
   3bc40:	str	r5, [r4, #28]
   3bc44:	mov	r0, r4
   3bc48:	str	r2, [r4, #32]
   3bc4c:	str	r3, [r4]
   3bc50:	pop	{r3, r4, r5, r6, r7, pc}
   3bc54:	str	r7, [r0, #12]
   3bc58:	b	3bc38 <fputs@plt+0x32538>
   3bc5c:	mov	r0, r6
   3bc60:	bl	49050 <_ZdlPv@@Base>
   3bc64:	bl	9460 <__cxa_end_cleanup@plt>
   3bc68:	andeq	pc, r4, r0, asr r9	; <UNPREDICTABLE>
   3bc6c:	strdeq	r0, [r5], -r8
   3bc70:	ldr	ip, [pc, #40]	; 3bca0 <fputs@plt+0x325a0>
   3bc74:	str	r2, [r0, #4]
   3bc78:	mov	r2, #0
   3bc7c:	str	r1, [r0, #28]
   3bc80:	str	ip, [r0]
   3bc84:	str	r2, [r0, #8]
   3bc88:	str	r2, [r0, #12]
   3bc8c:	str	r2, [r0, #16]
   3bc90:	str	r2, [r0, #20]
   3bc94:	str	r2, [r0, #24]
   3bc98:	str	r2, [r0, #32]
   3bc9c:	bx	lr
   3bca0:	strdeq	r0, [r5], -r8
   3bca4:	push	{r4, lr}
   3bca8:	subs	r4, r0, #0
   3bcac:	beq	3bce4 <fputs@plt+0x325e4>
   3bcb0:	ldr	r3, [r4]
   3bcb4:	mov	r0, r4
   3bcb8:	ldr	r3, [r3, #76]	; 0x4c
   3bcbc:	blx	r3
   3bcc0:	cmp	r0, #0
   3bcc4:	blt	3bcec <fputs@plt+0x325ec>
   3bcc8:	cmp	r0, #1
   3bccc:	pople	{r4, pc}
   3bcd0:	cmp	r0, #2
   3bcd4:	bne	3bcec <fputs@plt+0x325ec>
   3bcd8:	ldr	r4, [r4, #4]
   3bcdc:	cmp	r4, #0
   3bce0:	bne	3bcb0 <fputs@plt+0x325b0>
   3bce4:	mov	r0, #2
   3bce8:	pop	{r4, pc}
   3bcec:	movw	r1, #6940	; 0x1b1c
   3bcf0:	movw	r0, #3378	; 0xd32
   3bcf4:	movt	r1, #5
   3bcf8:	bl	430dc <fputs@plt+0x399dc>
   3bcfc:	ldr	r4, [r4, #4]
   3bd00:	cmp	r4, #0
   3bd04:	bne	3bcb0 <fputs@plt+0x325b0>
   3bd08:	b	3bce4 <fputs@plt+0x325e4>
   3bd0c:	ldr	r0, [r0, #28]
   3bd10:	b	3bca4 <fputs@plt+0x325a4>
   3bd14:	push	{r3, r4, r5, r6, r7, r8, r9, lr}
   3bd18:	subs	r9, r3, #0
   3bd1c:	ldr	ip, [pc, #128]	; 3bda4 <fputs@plt+0x326a4>
   3bd20:	mov	r4, r0
   3bd24:	ldr	r7, [sp, #36]	; 0x24
   3bd28:	mov	r6, r1
   3bd2c:	ldr	r8, [sp, #32]
   3bd30:	mov	r5, r2
   3bd34:	str	ip, [r0]
   3bd38:	str	r7, [r0, #4]
   3bd3c:	mov	r0, #0
   3bd40:	str	r8, [r4, #20]
   3bd44:	str	r0, [r4, #8]
   3bd48:	str	r0, [r4, #16]
   3bd4c:	str	r0, [r4, #24]
   3bd50:	beq	3bd90 <fputs@plt+0x32690>
   3bd54:	mov	r0, #100	; 0x64
   3bd58:	bl	49000 <_Znwj@@Base>
   3bd5c:	mov	r1, r9
   3bd60:	mov	r7, r0
   3bd64:	bl	2f268 <fputs@plt+0x25b68>
   3bd68:	str	r7, [r4, #12]
   3bd6c:	ldr	r2, [pc, #52]	; 3bda8 <fputs@plt+0x326a8>
   3bd70:	mov	r3, #0
   3bd74:	str	r6, [r4, #28]
   3bd78:	mov	r0, r4
   3bd7c:	str	r5, [r4, #36]	; 0x24
   3bd80:	str	r2, [r4]
   3bd84:	strb	r3, [r4, #32]
   3bd88:	strb	r3, [r4, #33]	; 0x21
   3bd8c:	pop	{r3, r4, r5, r6, r7, r8, r9, pc}
   3bd90:	str	r9, [r4, #12]
   3bd94:	b	3bd6c <fputs@plt+0x3266c>
   3bd98:	mov	r0, r7
   3bd9c:	bl	49050 <_ZdlPv@@Base>
   3bda0:	bl	9460 <__cxa_end_cleanup@plt>
   3bda4:	andeq	pc, r4, r0, asr r9	; <UNPREDICTABLE>
   3bda8:	andeq	r0, r5, r8, ror #6
   3bdac:	push	{r4}		; (str r4, [sp, #-4]!)
   3bdb0:	ldr	r4, [pc, #52]	; 3bdec <fputs@plt+0x326ec>
   3bdb4:	str	r3, [r0, #4]
   3bdb8:	mov	r3, #0
   3bdbc:	str	r1, [r0, #28]
   3bdc0:	str	r4, [r0]
   3bdc4:	str	r2, [r0, #36]	; 0x24
   3bdc8:	str	r3, [r0, #8]
   3bdcc:	str	r3, [r0, #16]
   3bdd0:	str	r3, [r0, #20]
   3bdd4:	str	r3, [r0, #24]
   3bdd8:	str	r3, [r0, #12]
   3bddc:	strb	r3, [r0, #32]
   3bde0:	strb	r3, [r0, #33]	; 0x21
   3bde4:	pop	{r4}		; (ldr r4, [sp], #4)
   3bde8:	bx	lr
   3bdec:	andeq	r0, r5, r8, ror #6
   3bdf0:	push	{r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
   3bdf4:	mov	r4, r0
   3bdf8:	ldr	r5, [sp, #44]	; 0x2c
   3bdfc:	mov	r9, r1
   3be00:	ldr	r0, [pc, #160]	; 3bea8 <fputs@plt+0x327a8>
   3be04:	mov	r8, r2
   3be08:	ldr	r1, [sp, #48]	; 0x30
   3be0c:	cmp	r5, #0
   3be10:	mov	r7, r3
   3be14:	ldr	sl, [sp, #40]	; 0x28
   3be18:	str	r0, [r4]
   3be1c:	mov	r0, #0
   3be20:	str	r1, [r4, #20]
   3be24:	str	r0, [r4, #4]
   3be28:	str	r0, [r4, #8]
   3be2c:	str	r0, [r4, #16]
   3be30:	str	r0, [r4, #24]
   3be34:	ldr	r6, [sp, #52]	; 0x34
   3be38:	beq	3be88 <fputs@plt+0x32788>
   3be3c:	mov	r0, #100	; 0x64
   3be40:	bl	49000 <_Znwj@@Base>
   3be44:	mov	r1, r5
   3be48:	mov	fp, r0
   3be4c:	bl	2f268 <fputs@plt+0x25b68>
   3be50:	str	fp, [r4, #12]
   3be54:	ldr	r3, [pc, #80]	; 3beac <fputs@plt+0x327ac>
   3be58:	mov	r0, r4
   3be5c:	mov	r1, r9
   3be60:	str	r3, [r0], #28
   3be64:	bl	1b664 <fputs@plt+0x11f64>
   3be68:	mov	r3, #1
   3be6c:	str	r8, [r4, #64]	; 0x40
   3be70:	str	r7, [r4, #68]	; 0x44
   3be74:	mov	r0, r4
   3be78:	str	sl, [r4, #72]	; 0x48
   3be7c:	str	r6, [r4, #76]	; 0x4c
   3be80:	str	r3, [r4, #24]
   3be84:	pop	{r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
   3be88:	str	r5, [r4, #12]
   3be8c:	b	3be54 <fputs@plt+0x32754>
   3be90:	mov	r0, r4
   3be94:	bl	2e354 <fputs@plt+0x24c54>
   3be98:	bl	9460 <__cxa_end_cleanup@plt>
   3be9c:	mov	r0, fp
   3bea0:	bl	49050 <_ZdlPv@@Base>
   3bea4:	bl	9460 <__cxa_end_cleanup@plt>
   3bea8:	andeq	pc, r4, r0, asr r9	; <UNPREDICTABLE>
   3beac:	andeq	r1, r5, r8, lsr #7
   3beb0:	push	{r4, r5, r6, r7, lr}
   3beb4:	mov	r4, r0
   3beb8:	sub	sp, sp, #20
   3bebc:	mov	r0, #80	; 0x50
   3bec0:	bl	49000 <_Znwj@@Base>
   3bec4:	ldr	r7, [r4, #72]	; 0x48
   3bec8:	ldr	r6, [r4, #12]
   3becc:	add	r1, r4, #28
   3bed0:	ldr	lr, [r4, #20]
   3bed4:	ldr	ip, [r4, #76]	; 0x4c
   3bed8:	ldr	r2, [r4, #64]	; 0x40
   3bedc:	ldr	r3, [r4, #68]	; 0x44
   3bee0:	str	r7, [sp]
   3bee4:	stmib	sp, {r6, lr}
   3bee8:	str	ip, [sp, #12]
   3beec:	mov	r5, r0
   3bef0:	bl	3bdf0 <fputs@plt+0x326f0>
   3bef4:	mov	r0, r5
   3bef8:	add	sp, sp, #20
   3befc:	pop	{r4, r5, r6, r7, pc}
   3bf00:	mov	r0, r5
   3bf04:	bl	49050 <_ZdlPv@@Base>
   3bf08:	bl	9460 <__cxa_end_cleanup@plt>
   3bf0c:	mov	ip, r0
   3bf10:	mov	r0, r1
   3bf14:	add	r1, ip, #64	; 0x40
   3bf18:	push	{lr}		; (str lr, [sp, #-4]!)
   3bf1c:	sub	sp, sp, #12
   3bf20:	ldm	r1, {r1, r2, r3, ip}
   3bf24:	str	ip, [sp]
   3bf28:	bl	389f0 <fputs@plt+0x2f2f0>
   3bf2c:	add	sp, sp, #12
   3bf30:	pop	{pc}		; (ldr pc, [sp], #4)
   3bf34:	mov	r0, r1
   3bf38:	mov	r1, r2
   3bf3c:	b	371dc <fputs@plt+0x2dadc>
   3bf40:	ldr	r1, [r1, #28]
   3bf44:	mov	r0, #10
   3bf48:	b	96b8 <_IO_putc@plt>
   3bf4c:	ldr	ip, [pc, #92]	; 3bfb0 <fputs@plt+0x328b0>
   3bf50:	mov	r3, #0
   3bf54:	push	{r4, lr}
   3bf58:	mov	r4, r0
   3bf5c:	str	r1, [r0, #28]
   3bf60:	mov	r1, r3
   3bf64:	str	r2, [r0, #32]
   3bf68:	mov	r2, r3
   3bf6c:	str	ip, [r0]
   3bf70:	add	r0, r0, #36	; 0x24
   3bf74:	str	r3, [r0, #-32]	; 0xffffffe0
   3bf78:	str	r3, [r4, #8]
   3bf7c:	str	r3, [r4, #12]
   3bf80:	str	r3, [r4, #16]
   3bf84:	str	r3, [r4, #20]
   3bf88:	str	r3, [r4, #24]
   3bf8c:	bl	4a4a0 <_ZdlPv@@Base+0x1450>
   3bf90:	mov	r3, #0
   3bf94:	mov	r0, r4
   3bf98:	strb	r3, [r4, #40]	; 0x28
   3bf9c:	str	r3, [r4, #44]	; 0x2c
   3bfa0:	pop	{r4, pc}
   3bfa4:	mov	r0, r4
   3bfa8:	bl	2e354 <fputs@plt+0x24c54>
   3bfac:	bl	9460 <__cxa_end_cleanup@plt>
   3bfb0:	andeq	r0, r5, r8, lsr r4
   3bfb4:	push	{r4, r5}
   3bfb8:	mov	r5, #1
   3bfbc:	ldr	r4, [pc, #60]	; 3c000 <fputs@plt+0x32900>
   3bfc0:	str	r1, [r0, #36]	; 0x24
   3bfc4:	mov	r1, #2
   3bfc8:	strb	r2, [r0, #40]	; 0x28
   3bfcc:	mov	r2, #0
   3bfd0:	str	r4, [r0]
   3bfd4:	str	r5, [r0, #24]
   3bfd8:	str	r3, [r0, #44]	; 0x2c
   3bfdc:	str	r1, [r0, #28]
   3bfe0:	str	r2, [r0, #4]
   3bfe4:	str	r2, [r0, #8]
   3bfe8:	str	r2, [r0, #12]
   3bfec:	str	r2, [r0, #16]
   3bff0:	str	r2, [r0, #20]
   3bff4:	str	r2, [r0, #32]
   3bff8:	pop	{r4, r5}
   3bffc:	bx	lr
   3c000:	andeq	r0, r5, r8, lsr r4
   3c004:	push	{r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
   3c008:	mov	r4, r0
   3c00c:	ldr	r5, [sp, #48]	; 0x30
   3c010:	mov	r9, r1
   3c014:	ldr	r0, [pc, #132]	; 3c0a0 <fputs@plt+0x329a0>
   3c018:	mov	sl, r2
   3c01c:	ldr	r1, [sp, #52]	; 0x34
   3c020:	cmp	r5, #0
   3c024:	mov	r8, r3
   3c028:	ldrb	r7, [sp, #40]	; 0x28
   3c02c:	str	r0, [r4]
   3c030:	mov	r0, #0
   3c034:	str	r1, [r4, #20]
   3c038:	str	r0, [r4, #4]
   3c03c:	str	r0, [r4, #8]
   3c040:	str	r0, [r4, #16]
   3c044:	str	r0, [r4, #24]
   3c048:	ldr	r6, [sp, #44]	; 0x2c
   3c04c:	beq	3c08c <fputs@plt+0x3298c>
   3c050:	mov	r0, #100	; 0x64
   3c054:	bl	49000 <_Znwj@@Base>
   3c058:	mov	r1, r5
   3c05c:	mov	fp, r0
   3c060:	bl	2f268 <fputs@plt+0x25b68>
   3c064:	str	fp, [r4, #12]
   3c068:	ldr	r3, [pc, #52]	; 3c0a4 <fputs@plt+0x329a4>
   3c06c:	mov	r0, r4
   3c070:	str	sl, [r4, #28]
   3c074:	str	r9, [r4, #32]
   3c078:	str	r8, [r4, #36]	; 0x24
   3c07c:	strb	r7, [r4, #40]	; 0x28
   3c080:	str	r6, [r4, #44]	; 0x2c
   3c084:	str	r3, [r4]
   3c088:	pop	{r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
   3c08c:	str	r5, [r4, #12]
   3c090:	b	3c068 <fputs@plt+0x32968>
   3c094:	mov	r0, fp
   3c098:	bl	49050 <_ZdlPv@@Base>
   3c09c:	bl	9460 <__cxa_end_cleanup@plt>
   3c0a0:	andeq	pc, r4, r0, asr r9	; <UNPREDICTABLE>
   3c0a4:	andeq	r0, r5, r8, lsr r4
   3c0a8:	ldr	r2, [pc, #76]	; 3c0fc <fputs@plt+0x329fc>
   3c0ac:	mov	r3, #0
   3c0b0:	push	{r4, lr}
   3c0b4:	mov	r4, r0
   3c0b8:	str	r3, [r4, #4]
   3c0bc:	str	r3, [r4, #8]
   3c0c0:	str	r3, [r4, #12]
   3c0c4:	str	r3, [r4, #16]
   3c0c8:	str	r3, [r4, #20]
   3c0cc:	str	r3, [r4, #24]
   3c0d0:	str	r2, [r0], #28
   3c0d4:	bl	49b4c <_ZdlPv@@Base+0xafc>
   3c0d8:	mov	r2, #0
   3c0dc:	mov	r3, #1
   3c0e0:	str	r2, [r4, #40]	; 0x28
   3c0e4:	mov	r0, r4
   3c0e8:	str	r3, [r4, #24]
   3c0ec:	pop	{r4, pc}
   3c0f0:	mov	r0, r4
   3c0f4:	bl	2e354 <fputs@plt+0x24c54>
   3c0f8:	bl	9460 <__cxa_end_cleanup@plt>
   3c0fc:	andeq	r0, r5, r8, lsr #26
   3c100:	ldr	ip, [pc, #80]	; 3c158 <fputs@plt+0x32a58>
   3c104:	push	{r3, r4, r5, lr}
   3c108:	mov	r4, r0
   3c10c:	mov	r3, #0
   3c110:	str	r3, [r4, #4]
   3c114:	str	r3, [r4, #8]
   3c118:	mov	r5, r2
   3c11c:	str	r3, [r4, #12]
   3c120:	str	r3, [r4, #16]
   3c124:	str	r3, [r4, #20]
   3c128:	str	r3, [r4, #24]
   3c12c:	str	ip, [r0], #28
   3c130:	bl	49c58 <_ZdlPv@@Base+0xc08>
   3c134:	str	r5, [r4, #40]	; 0x28
   3c138:	rsbs	r5, r5, #1
   3c13c:	mov	r0, r4
   3c140:	movcc	r5, #0
   3c144:	str	r5, [r4, #24]
   3c148:	pop	{r3, r4, r5, pc}
   3c14c:	mov	r0, r4
   3c150:	bl	2e354 <fputs@plt+0x24c54>
   3c154:	bl	9460 <__cxa_end_cleanup@plt>
   3c158:	andeq	r0, r5, r8, lsr #26
   3c15c:	ldr	ip, [pc, #148]	; 3c1f8 <fputs@plt+0x32af8>
   3c160:	push	{r4, r5, r6, r7, r8, lr}
   3c164:	subs	r7, r2, #0
   3c168:	str	r3, [r0, #20]
   3c16c:	mov	r4, r0
   3c170:	mov	r3, #0
   3c174:	mov	r6, r1
   3c178:	str	ip, [r0]
   3c17c:	str	r3, [r0, #4]
   3c180:	str	r3, [r0, #8]
   3c184:	str	r3, [r0, #16]
   3c188:	str	r3, [r0, #24]
   3c18c:	ldr	r5, [sp, #24]
   3c190:	beq	3c1d8 <fputs@plt+0x32ad8>
   3c194:	mov	r0, #100	; 0x64
   3c198:	bl	49000 <_Znwj@@Base>
   3c19c:	mov	r1, r7
   3c1a0:	mov	r8, r0
   3c1a4:	bl	2f268 <fputs@plt+0x25b68>
   3c1a8:	str	r8, [r4, #12]
   3c1ac:	ldr	r3, [pc, #72]	; 3c1fc <fputs@plt+0x32afc>
   3c1b0:	mov	r0, r4
   3c1b4:	mov	r1, r6
   3c1b8:	str	r3, [r0], #28
   3c1bc:	bl	49c58 <_ZdlPv@@Base+0xc08>
   3c1c0:	str	r5, [r4, #40]	; 0x28
   3c1c4:	rsbs	r5, r5, #1
   3c1c8:	mov	r0, r4
   3c1cc:	movcc	r5, #0
   3c1d0:	str	r5, [r4, #24]
   3c1d4:	pop	{r4, r5, r6, r7, r8, pc}
   3c1d8:	str	r7, [r0, #12]
   3c1dc:	b	3c1ac <fputs@plt+0x32aac>
   3c1e0:	mov	r0, r4
   3c1e4:	bl	2e354 <fputs@plt+0x24c54>
   3c1e8:	bl	9460 <__cxa_end_cleanup@plt>
   3c1ec:	mov	r0, r8
   3c1f0:	bl	49050 <_ZdlPv@@Base>
   3c1f4:	bl	9460 <__cxa_end_cleanup@plt>
   3c1f8:	andeq	pc, r4, r0, asr r9	; <UNPREDICTABLE>
   3c1fc:	andeq	r0, r5, r8, lsr #26
   3c200:	push	{r4, r5, r6, lr}
   3c204:	movw	r4, #3232	; 0xca0
   3c208:	movt	r4, #7
   3c20c:	sub	sp, sp, #24
   3c210:	add	r1, r0, #28
   3c214:	mov	r5, r0
   3c218:	ldr	r3, [r4]
   3c21c:	add	r0, sp, #8
   3c220:	str	r3, [sp, #20]
   3c224:	bl	49c58 <_ZdlPv@@Base+0xc08>
   3c228:	mov	r0, #44	; 0x2c
   3c22c:	bl	49000 <_Znwj@@Base>
   3c230:	ldr	ip, [r5, #40]	; 0x28
   3c234:	add	r1, sp, #8
   3c238:	ldr	r2, [r5, #12]
   3c23c:	mov	r6, r0
   3c240:	ldr	r3, [r5, #20]
   3c244:	str	ip, [sp]
   3c248:	bl	3c15c <fputs@plt+0x32a5c>
   3c24c:	add	r0, sp, #8
   3c250:	bl	49cb0 <_ZdlPv@@Base+0xc60>
   3c254:	ldr	r2, [sp, #20]
   3c258:	ldr	r3, [r4]
   3c25c:	mov	r0, r6
   3c260:	cmp	r2, r3
   3c264:	bne	3c270 <fputs@plt+0x32b70>
   3c268:	add	sp, sp, #24
   3c26c:	pop	{r4, r5, r6, pc}
   3c270:	bl	95d4 <__stack_chk_fail@plt>
   3c274:	mov	r0, r6
   3c278:	bl	49050 <_ZdlPv@@Base>
   3c27c:	add	r0, sp, #8
   3c280:	bl	49cb0 <_ZdlPv@@Base+0xc60>
   3c284:	bl	9460 <__cxa_end_cleanup@plt>
   3c288:	b	3c27c <fputs@plt+0x32b7c>
   3c28c:	push	{r4, r5, lr}
   3c290:	movw	r4, #3232	; 0xca0
   3c294:	movt	r4, #7
   3c298:	sub	sp, sp, #44	; 0x2c
   3c29c:	mov	r1, r0
   3c2a0:	mov	r2, #0
   3c2a4:	ldr	r3, [r4]
   3c2a8:	mov	r5, r0
   3c2ac:	add	r0, sp, #16
   3c2b0:	str	r3, [sp, #36]	; 0x24
   3c2b4:	bl	4a4a0 <_ZdlPv@@Base+0x1450>
   3c2b8:	movw	r0, #15304	; 0x3bc8
   3c2bc:	ldr	r1, [sp, #16]
   3c2c0:	movt	r0, #7
   3c2c4:	bl	b7ec <fputs@plt+0x20ec>
   3c2c8:	subs	r3, r0, #0
   3c2cc:	beq	3c2e8 <fputs@plt+0x32be8>
   3c2d0:	ldr	r3, [r3]
   3c2d4:	add	r1, sp, #12
   3c2d8:	ldr	r3, [r3, #12]
   3c2dc:	blx	r3
   3c2e0:	cmp	r0, #0
   3c2e4:	bne	3c330 <fputs@plt+0x32c30>
   3c2e8:	mov	r1, r5
   3c2ec:	add	r0, sp, #16
   3c2f0:	bl	440a0 <fputs@plt+0x3a9a0>
   3c2f4:	movw	r3, #18728	; 0x4928
   3c2f8:	add	r2, sp, #16
   3c2fc:	movt	r3, #7
   3c300:	movw	r1, #7392	; 0x1ce0
   3c304:	str	r3, [sp]
   3c308:	movt	r1, #5
   3c30c:	mov	r0, #1024	; 0x400
   3c310:	bl	21ba4 <fputs@plt+0x184a4>
   3c314:	mov	r0, #0
   3c318:	ldr	r2, [sp, #36]	; 0x24
   3c31c:	ldr	r3, [r4]
   3c320:	cmp	r2, r3
   3c324:	bne	3c338 <fputs@plt+0x32c38>
   3c328:	add	sp, sp, #44	; 0x2c
   3c32c:	pop	{r4, r5, pc}
   3c330:	ldr	r0, [sp, #12]
   3c334:	b	3c318 <fputs@plt+0x32c18>
   3c338:	bl	95d4 <__stack_chk_fail@plt>
   3c33c:	push	{r4, r5, r6, lr}
   3c340:	movw	r4, #3232	; 0xca0
   3c344:	movt	r4, #7
   3c348:	sub	sp, sp, #32
   3c34c:	mov	r1, r0
   3c350:	mov	r2, #0
   3c354:	ldr	r3, [r4]
   3c358:	mov	r5, r0
   3c35c:	add	r0, sp, #8
   3c360:	str	r3, [sp, #28]
   3c364:	bl	4a4a0 <_ZdlPv@@Base+0x1450>
   3c368:	movw	r0, #15304	; 0x3bc8
   3c36c:	ldr	r1, [sp, #8]
   3c370:	movt	r0, #7
   3c374:	bl	b7ec <fputs@plt+0x20ec>
   3c378:	subs	r6, r0, #0
   3c37c:	beq	3c3a4 <fputs@plt+0x32ca4>
   3c380:	ldr	r3, [r6]
   3c384:	ldr	r3, [r3, #8]
   3c388:	blx	r3
   3c38c:	ldr	r2, [sp, #28]
   3c390:	ldr	r3, [r4]
   3c394:	cmp	r2, r3
   3c398:	bne	3c3d8 <fputs@plt+0x32cd8>
   3c39c:	add	sp, sp, #32
   3c3a0:	pop	{r4, r5, r6, pc}
   3c3a4:	mov	r1, r5
   3c3a8:	add	r0, sp, #8
   3c3ac:	bl	440a0 <fputs@plt+0x3a9a0>
   3c3b0:	movw	r3, #18728	; 0x4928
   3c3b4:	add	r2, sp, #8
   3c3b8:	movt	r3, #7
   3c3bc:	movw	r1, #7428	; 0x1d04
   3c3c0:	str	r3, [sp]
   3c3c4:	movt	r1, #5
   3c3c8:	mov	r0, #1024	; 0x400
   3c3cc:	bl	21ba4 <fputs@plt+0x184a4>
   3c3d0:	mov	r0, r6
   3c3d4:	b	3c38c <fputs@plt+0x32c8c>
   3c3d8:	bl	95d4 <__stack_chk_fail@plt>
   3c3dc:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   3c3e0:	movw	r6, #3232	; 0xca0
   3c3e4:	movw	r5, #3360	; 0xd20
   3c3e8:	movt	r6, #7
   3c3ec:	movt	r5, #7
   3c3f0:	ldr	r3, [r0, #28]
   3c3f4:	sub	sp, sp, #8256	; 0x2040
   3c3f8:	ldr	r2, [r6]
   3c3fc:	sub	sp, sp, #20
   3c400:	mov	r4, r1
   3c404:	ldr	r1, [r5]
   3c408:	mov	r8, r0
   3c40c:	cmp	r3, #2
   3c410:	add	r0, sp, #8192	; 0x2000
   3c414:	ldr	r9, [r1, #92]	; 0x5c
   3c418:	str	r2, [r0, #76]	; 0x4c
   3c41c:	beq	3c6d0 <fputs@plt+0x32fd0>
   3c420:	ldr	r2, [r8, #32]
   3c424:	cmp	r2, #0
   3c428:	bne	3c474 <fputs@plt+0x32d74>
   3c42c:	cmp	r3, #0
   3c430:	mov	r0, r4
   3c434:	ldr	r3, [r4]
   3c438:	beq	3c548 <fputs@plt+0x32e48>
   3c43c:	ldr	r3, [r3, #40]	; 0x28
   3c440:	blx	r3
   3c444:	bl	20b74 <fputs@plt+0x17474>
   3c448:	movw	r3, #14944	; 0x3a60
   3c44c:	movt	r3, #7
   3c450:	str	r9, [r3, #96]	; 0x60
   3c454:	add	r0, sp, #8192	; 0x2000
   3c458:	ldr	r2, [r0, #76]	; 0x4c
   3c45c:	ldr	r3, [r6]
   3c460:	cmp	r2, r3
   3c464:	bne	3c77c <fputs@plt+0x3307c>
   3c468:	add	sp, sp, #8256	; 0x2040
   3c46c:	add	sp, sp, #20
   3c470:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   3c474:	movw	r7, #14944	; 0x3a60
   3c478:	movt	r7, #7
   3c47c:	ldr	r3, [r7, #88]	; 0x58
   3c480:	cmp	r3, #0
   3c484:	beq	3c70c <fputs@plt+0x3300c>
   3c488:	ldr	ip, [r7, #92]	; 0x5c
   3c48c:	add	r0, sp, #76	; 0x4c
   3c490:	mov	r1, #1
   3c494:	mov	r2, #8192	; 0x2000
   3c498:	str	ip, [sp]
   3c49c:	bl	9670 <__sprintf_chk@plt>
   3c4a0:	movw	r3, #14896	; 0x3a30
   3c4a4:	movt	r3, #7
   3c4a8:	ldr	r3, [r3]
   3c4ac:	cmp	r3, #0
   3c4b0:	beq	3c554 <fputs@plt+0x32e54>
   3c4b4:	ldrb	r3, [r7, #84]	; 0x54
   3c4b8:	cmp	r3, #108	; 0x6c
   3c4bc:	beq	3c6a4 <fputs@plt+0x32fa4>
   3c4c0:	cmp	r3, #114	; 0x72
   3c4c4:	beq	3c724 <fputs@plt+0x33024>
   3c4c8:	cmp	r3, #99	; 0x63
   3c4cc:	beq	3c750 <fputs@plt+0x33050>
   3c4d0:	ldr	r1, [r4, #28]
   3c4d4:	mov	r0, #10
   3c4d8:	bl	96b8 <_IO_putc@plt>
   3c4dc:	movw	r5, #7520	; 0x1d60
   3c4e0:	mov	r0, r4
   3c4e4:	movt	r5, #5
   3c4e8:	bl	37524 <fputs@plt+0x2de24>
   3c4ec:	mov	r1, #100	; 0x64
   3c4f0:	mov	r0, r4
   3c4f4:	bl	371dc <fputs@plt+0x2dadc>
   3c4f8:	ldrb	r1, [r5, #1]!
   3c4fc:	cmp	r1, #0
   3c500:	bne	3c4f0 <fputs@plt+0x32df0>
   3c504:	add	r2, sp, #8256	; 0x2040
   3c508:	movw	r3, #57340	; 0xdffc
   3c50c:	add	r2, r2, #16
   3c510:	movt	r3, #65535	; 0xffff
   3c514:	ldrb	r1, [r2, r3]
   3c518:	cmp	r1, #0
   3c51c:	addne	r5, sp, #76	; 0x4c
   3c520:	beq	3c538 <fputs@plt+0x32e38>
   3c524:	mov	r0, r4
   3c528:	bl	371dc <fputs@plt+0x2dadc>
   3c52c:	ldrb	r1, [r5, #1]!
   3c530:	cmp	r1, #0
   3c534:	bne	3c524 <fputs@plt+0x32e24>
   3c538:	ldr	r1, [r4, #28]
   3c53c:	mov	r0, #10
   3c540:	bl	96b8 <_IO_putc@plt>
   3c544:	b	3c454 <fputs@plt+0x32d54>
   3c548:	ldr	r3, [r3, #44]	; 0x2c
   3c54c:	blx	r3
   3c550:	b	3c448 <fputs@plt+0x32d48>
   3c554:	ldr	r2, [r7, #96]	; 0x60
   3c558:	movw	r3, #14944	; 0x3a60
   3c55c:	add	r8, sp, #80	; 0x50
   3c560:	movt	r3, #7
   3c564:	cmp	r2, #0
   3c568:	ble	3c59c <fputs@plt+0x32e9c>
   3c56c:	cmp	r9, r2
   3c570:	beq	3c59c <fputs@plt+0x32e9c>
   3c574:	ldr	r1, [r3, #100]	; 0x64
   3c578:	add	r0, sp, #56	; 0x38
   3c57c:	bl	440cc <fputs@plt+0x3a9cc>
   3c580:	movw	r2, #18728	; 0x4928
   3c584:	movt	r2, #7
   3c588:	movw	r0, #7540	; 0x1d74
   3c58c:	add	r1, sp, #56	; 0x38
   3c590:	movt	r0, #5
   3c594:	mov	r3, r2
   3c598:	bl	21c14 <fputs@plt+0x18514>
   3c59c:	ldr	r3, [r5]
   3c5a0:	movw	r4, #3344	; 0xd10
   3c5a4:	movt	r4, #7
   3c5a8:	movw	r0, #58740	; 0xe574
   3c5ac:	movt	r0, #4
   3c5b0:	sub	r8, r8, #4
   3c5b4:	ldr	r3, [r3, #92]	; 0x5c
   3c5b8:	ldr	r5, [r4]
   3c5bc:	str	r3, [sp, #40]	; 0x28
   3c5c0:	bl	3c28c <fputs@plt+0x32b8c>
   3c5c4:	mov	r1, r0
   3c5c8:	movw	r0, #58748	; 0xe57c
   3c5cc:	movt	r0, #4
   3c5d0:	str	r1, [sp, #44]	; 0x2c
   3c5d4:	bl	3c28c <fputs@plt+0x32b8c>
   3c5d8:	mov	sl, r0
   3c5dc:	movw	r0, #58724	; 0xe564
   3c5e0:	movt	r0, #4
   3c5e4:	bl	3c28c <fputs@plt+0x32b8c>
   3c5e8:	mov	r9, r0
   3c5ec:	movw	r0, #58732	; 0xe56c
   3c5f0:	movt	r0, #4
   3c5f4:	bl	3c28c <fputs@plt+0x32b8c>
   3c5f8:	mov	r7, r0
   3c5fc:	movw	r0, #48564	; 0xbdb4
   3c600:	movt	r0, #4
   3c604:	bl	3c28c <fputs@plt+0x32b8c>
   3c608:	mov	ip, r0
   3c60c:	movw	r0, #52828	; 0xce5c
   3c610:	movt	r0, #4
   3c614:	str	ip, [sp, #48]	; 0x30
   3c618:	bl	3c28c <fputs@plt+0x32b8c>
   3c61c:	movw	r2, #45508	; 0xb1c4
   3c620:	movt	r2, #6
   3c624:	ldr	ip, [sp, #48]	; 0x30
   3c628:	movw	lr, #45504	; 0xb1c0
   3c62c:	movt	lr, #6
   3c630:	ldr	r2, [r2]
   3c634:	ldr	fp, [lr]
   3c638:	str	r2, [sp, #52]	; 0x34
   3c63c:	add	ip, ip, r0
   3c640:	movw	r0, #58652	; 0xe51c
   3c644:	movt	r0, #4
   3c648:	str	ip, [sp, #48]	; 0x30
   3c64c:	bl	3c33c <fputs@plt+0x32c3c>
   3c650:	ldr	r1, [sp, #44]	; 0x2c
   3c654:	ldr	r2, [sp, #52]	; 0x34
   3c658:	ldr	ip, [sp, #48]	; 0x30
   3c65c:	str	r1, [sp]
   3c660:	mov	r1, #1
   3c664:	str	r2, [sp, #24]
   3c668:	movw	r2, #7628	; 0x1dcc
   3c66c:	str	ip, [sp, #16]
   3c670:	movt	r2, #5
   3c674:	ldr	r3, [sp, #40]	; 0x28
   3c678:	str	fp, [sp, #28]
   3c67c:	str	sl, [sp, #4]
   3c680:	str	r9, [sp, #8]
   3c684:	str	r7, [sp, #12]
   3c688:	str	r8, [sp, #20]
   3c68c:	str	r0, [sp, #32]
   3c690:	mov	r0, r5
   3c694:	bl	95e0 <__fprintf_chk@plt>
   3c698:	ldr	r0, [r4]
   3c69c:	bl	94c0 <fflush@plt>
   3c6a0:	b	3c454 <fputs@plt+0x32d54>
   3c6a4:	mov	r0, r4
   3c6a8:	movw	r5, #7500	; 0x1d4c
   3c6ac:	movt	r5, #5
   3c6b0:	bl	37524 <fputs@plt+0x2de24>
   3c6b4:	mov	r1, #100	; 0x64
   3c6b8:	mov	r0, r4
   3c6bc:	bl	371dc <fputs@plt+0x2dadc>
   3c6c0:	ldrb	r1, [r5, #1]!
   3c6c4:	cmp	r1, #0
   3c6c8:	bne	3c6b8 <fputs@plt+0x32fb8>
   3c6cc:	b	3c4d0 <fputs@plt+0x32dd0>
   3c6d0:	ldrb	r3, [r8, #40]	; 0x28
   3c6d4:	movw	r7, #14944	; 0x3a60
   3c6d8:	movt	r7, #7
   3c6dc:	ldr	r0, [r8, #36]	; 0x24
   3c6e0:	ldr	r4, [r7, #88]	; 0x58
   3c6e4:	strb	r3, [r7, #84]	; 0x54
   3c6e8:	bl	4a474 <_ZdlPv@@Base+0x1424>
   3c6ec:	cmp	r4, #0
   3c6f0:	str	r0, [r7, #88]	; 0x58
   3c6f4:	beq	3c700 <fputs@plt+0x33000>
   3c6f8:	mov	r0, r4
   3c6fc:	bl	961c <_ZdaPv@plt>
   3c700:	ldr	r3, [r8, #44]	; 0x2c
   3c704:	str	r3, [r7, #92]	; 0x5c
   3c708:	b	3c454 <fputs@plt+0x32d54>
   3c70c:	add	r1, sp, #8256	; 0x2040
   3c710:	movw	r2, #57340	; 0xdffc
   3c714:	add	r1, r1, #16
   3c718:	movt	r2, #65535	; 0xffff
   3c71c:	strb	r3, [r1, r2]
   3c720:	b	3c4a0 <fputs@plt+0x32da0>
   3c724:	mov	r0, r4
   3c728:	movw	r5, #7480	; 0x1d38
   3c72c:	movt	r5, #5
   3c730:	bl	37524 <fputs@plt+0x2de24>
   3c734:	mov	r1, #100	; 0x64
   3c738:	mov	r0, r4
   3c73c:	bl	371dc <fputs@plt+0x2dadc>
   3c740:	ldrb	r1, [r5, #1]!
   3c744:	cmp	r1, #0
   3c748:	bne	3c738 <fputs@plt+0x33038>
   3c74c:	b	3c4d0 <fputs@plt+0x32dd0>
   3c750:	mov	r0, r4
   3c754:	movw	r5, #7456	; 0x1d20
   3c758:	movt	r5, #5
   3c75c:	bl	37524 <fputs@plt+0x2de24>
   3c760:	mov	r1, #100	; 0x64
   3c764:	mov	r0, r4
   3c768:	bl	371dc <fputs@plt+0x2dadc>
   3c76c:	ldrb	r1, [r5, #1]!
   3c770:	cmp	r1, #0
   3c774:	bne	3c764 <fputs@plt+0x33064>
   3c778:	b	3c4d0 <fputs@plt+0x32dd0>
   3c77c:	bl	95d4 <__stack_chk_fail@plt>
   3c780:	push	{r3, r4, r5, lr}
   3c784:	mov	r5, r1
   3c788:	ldrb	r1, [r2]
   3c78c:	cmp	r1, #0
   3c790:	popeq	{r3, r4, r5, pc}
   3c794:	mov	r4, r2
   3c798:	mov	r0, r5
   3c79c:	bl	371dc <fputs@plt+0x2dadc>
   3c7a0:	ldrb	r1, [r4, #1]!
   3c7a4:	cmp	r1, #0
   3c7a8:	bne	3c798 <fputs@plt+0x33098>
   3c7ac:	pop	{r3, r4, r5, pc}
   3c7b0:	push	{r3, r4, r5, r6, r7, r8, r9, lr}
   3c7b4:	mov	r4, r0
   3c7b8:	ldr	r5, [sp, #32]
   3c7bc:	mov	r7, r1
   3c7c0:	ldr	r0, [pc, #116]	; 3c83c <fputs@plt+0x3313c>
   3c7c4:	mov	r8, r2
   3c7c8:	ldr	ip, [sp, #40]	; 0x28
   3c7cc:	cmp	r5, #0
   3c7d0:	ldr	r1, [sp, #36]	; 0x24
   3c7d4:	mov	r6, r3
   3c7d8:	stm	r4, {r0, ip}
   3c7dc:	mov	r0, #0
   3c7e0:	str	r1, [r4, #20]
   3c7e4:	str	r0, [r4, #8]
   3c7e8:	str	r0, [r4, #16]
   3c7ec:	str	r0, [r4, #24]
   3c7f0:	beq	3c828 <fputs@plt+0x33128>
   3c7f4:	mov	r0, #100	; 0x64
   3c7f8:	bl	49000 <_Znwj@@Base>
   3c7fc:	mov	r1, r5
   3c800:	mov	r9, r0
   3c804:	bl	2f268 <fputs@plt+0x25b68>
   3c808:	str	r9, [r4, #12]
   3c80c:	ldr	r3, [pc, #44]	; 3c840 <fputs@plt+0x33140>
   3c810:	mov	r0, r4
   3c814:	str	r8, [r4, #28]
   3c818:	str	r7, [r4, #32]
   3c81c:	str	r6, [r4, #36]	; 0x24
   3c820:	str	r3, [r4]
   3c824:	pop	{r3, r4, r5, r6, r7, r8, r9, pc}
   3c828:	str	r5, [r4, #12]
   3c82c:	b	3c80c <fputs@plt+0x3310c>
   3c830:	mov	r0, r9
   3c834:	bl	49050 <_ZdlPv@@Base>
   3c838:	bl	9460 <__cxa_end_cleanup@plt>
   3c83c:	andeq	pc, r4, r0, asr r9	; <UNPREDICTABLE>
   3c840:	andeq	r1, r5, r8, lsr r1
   3c844:	cmp	r0, #0
   3c848:	bxeq	lr
   3c84c:	mov	r2, #0
   3c850:	ldr	r3, [r0, #4]
   3c854:	str	r2, [r0, #4]
   3c858:	mov	r2, r0
   3c85c:	cmp	r3, #0
   3c860:	bxeq	lr
   3c864:	mov	r0, r3
   3c868:	b	3c850 <fputs@plt+0x33150>
   3c86c:	mov	ip, #0
   3c870:	stm	r0, {r1, r2, ip}
   3c874:	bx	lr
   3c878:	ldr	ip, [r1]
   3c87c:	ldr	r2, [r1, #4]
   3c880:	push	{r4}		; (str r4, [sp, #-4]!)
   3c884:	mov	r4, #0
   3c888:	str	ip, [r0]
   3c88c:	str	r4, [r0, #8]
   3c890:	str	r2, [r0, #4]
   3c894:	pop	{r4}		; (ldr r4, [sp], #4)
   3c898:	bx	lr
   3c89c:	push	{r4, r5, r6}
   3c8a0:	mov	r4, #0
   3c8a4:	ldr	r6, [sp, #12]
   3c8a8:	ldr	r5, [pc, #56]	; 3c8e8 <fputs@plt+0x331e8>
   3c8ac:	str	r4, [r0, #8]
   3c8b0:	str	r6, [r0, #4]
   3c8b4:	str	r5, [r0]
   3c8b8:	str	r4, [r0, #16]
   3c8bc:	str	r4, [r0, #20]
   3c8c0:	str	r4, [r0, #24]
   3c8c4:	str	r4, [r0, #12]
   3c8c8:	strb	r4, [r0, #32]
   3c8cc:	strb	r4, [r0, #33]	; 0x21
   3c8d0:	strb	r4, [r0, #44]	; 0x2c
   3c8d4:	str	r1, [r0, #28]
   3c8d8:	str	r2, [r0, #36]	; 0x24
   3c8dc:	str	r3, [r0, #40]	; 0x28
   3c8e0:	pop	{r4, r5, r6}
   3c8e4:	bx	lr
   3c8e8:	andeq	r0, r5, r8, lsl #10
   3c8ec:	push	{r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
   3c8f0:	mov	r4, r0
   3c8f4:	ldr	r5, [sp, #48]	; 0x30
   3c8f8:	mov	sl, r1
   3c8fc:	ldr	r0, [pc, #140]	; 3c990 <fputs@plt+0x33290>
   3c900:	mov	r9, r2
   3c904:	ldr	ip, [sp, #56]	; 0x38
   3c908:	cmp	r5, #0
   3c90c:	ldr	r1, [sp, #52]	; 0x34
   3c910:	mov	r8, r3
   3c914:	ldr	r7, [sp, #40]	; 0x28
   3c918:	stm	r4, {r0, ip}
   3c91c:	mov	r0, #0
   3c920:	str	r1, [r4, #20]
   3c924:	str	r0, [r4, #8]
   3c928:	str	r0, [r4, #16]
   3c92c:	str	r0, [r4, #24]
   3c930:	ldr	r6, [sp, #44]	; 0x2c
   3c934:	beq	3c97c <fputs@plt+0x3327c>
   3c938:	mov	r0, #100	; 0x64
   3c93c:	bl	49000 <_Znwj@@Base>
   3c940:	mov	r1, r5
   3c944:	mov	fp, r0
   3c948:	bl	2f268 <fputs@plt+0x25b68>
   3c94c:	str	fp, [r4, #12]
   3c950:	ldr	r2, [pc, #60]	; 3c994 <fputs@plt+0x33294>
   3c954:	mov	r3, #0
   3c958:	str	sl, [r4, #28]
   3c95c:	mov	r0, r4
   3c960:	strb	r9, [r4, #32]
   3c964:	str	r8, [r4, #36]	; 0x24
   3c968:	str	r7, [r4, #40]	; 0x28
   3c96c:	strb	r6, [r4, #44]	; 0x2c
   3c970:	str	r2, [r4]
   3c974:	strb	r3, [r4, #33]	; 0x21
   3c978:	pop	{r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
   3c97c:	str	r5, [r4, #12]
   3c980:	b	3c950 <fputs@plt+0x33250>
   3c984:	mov	r0, fp
   3c988:	bl	49050 <_ZdlPv@@Base>
   3c98c:	bl	9460 <__cxa_end_cleanup@plt>
   3c990:	andeq	pc, r4, r0, asr r9	; <UNPREDICTABLE>
   3c994:	andeq	r0, r5, r8, lsl #10
   3c998:	push	{r4}		; (str r4, [sp, #-4]!)
   3c99c:	ldr	r4, [pc, #60]	; 3c9e0 <fputs@plt+0x332e0>
   3c9a0:	str	r3, [r0, #4]
   3c9a4:	mov	r3, #0
   3c9a8:	str	r1, [r0, #28]
   3c9ac:	str	r4, [r0]
   3c9b0:	str	r2, [r0, #36]	; 0x24
   3c9b4:	str	r3, [r0, #8]
   3c9b8:	str	r3, [r0, #16]
   3c9bc:	str	r3, [r0, #20]
   3c9c0:	str	r3, [r0, #24]
   3c9c4:	str	r3, [r0, #12]
   3c9c8:	strb	r3, [r0, #32]
   3c9cc:	strb	r3, [r0, #33]	; 0x21
   3c9d0:	str	r3, [r0, #40]	; 0x28
   3c9d4:	strb	r3, [r0, #44]	; 0x2c
   3c9d8:	pop	{r4}		; (ldr r4, [sp], #4)
   3c9dc:	bx	lr
   3c9e0:	ldrdeq	r0, [r5], -r8
   3c9e4:	push	{r3, r4, r5, r6, r7, r8, r9, lr}
   3c9e8:	mov	r4, r0
   3c9ec:	ldr	r5, [sp, #32]
   3c9f0:	mov	r8, r1
   3c9f4:	ldr	r0, [pc, #132]	; 3ca80 <fputs@plt+0x33380>
   3c9f8:	mov	r7, r2
   3c9fc:	ldr	ip, [sp, #40]	; 0x28
   3ca00:	cmp	r5, #0
   3ca04:	ldr	r1, [sp, #36]	; 0x24
   3ca08:	mov	r6, r3
   3ca0c:	stm	r4, {r0, ip}
   3ca10:	mov	r0, #0
   3ca14:	str	r1, [r4, #20]
   3ca18:	str	r0, [r4, #8]
   3ca1c:	str	r0, [r4, #16]
   3ca20:	str	r0, [r4, #24]
   3ca24:	beq	3ca6c <fputs@plt+0x3336c>
   3ca28:	mov	r0, #100	; 0x64
   3ca2c:	bl	49000 <_Znwj@@Base>
   3ca30:	mov	r1, r5
   3ca34:	mov	r9, r0
   3ca38:	bl	2f268 <fputs@plt+0x25b68>
   3ca3c:	str	r9, [r4, #12]
   3ca40:	ldr	r3, [pc, #60]	; 3ca84 <fputs@plt+0x33384>
   3ca44:	mov	r0, #0
   3ca48:	str	r8, [r4, #28]
   3ca4c:	strb	r0, [r4, #33]	; 0x21
   3ca50:	str	r0, [r4, #40]	; 0x28
   3ca54:	strb	r0, [r4, #44]	; 0x2c
   3ca58:	mov	r0, r4
   3ca5c:	strb	r7, [r4, #32]
   3ca60:	str	r6, [r4, #36]	; 0x24
   3ca64:	str	r3, [r4]
   3ca68:	pop	{r3, r4, r5, r6, r7, r8, r9, pc}
   3ca6c:	str	r5, [r4, #12]
   3ca70:	b	3ca40 <fputs@plt+0x33340>
   3ca74:	mov	r0, r9
   3ca78:	bl	49050 <_ZdlPv@@Base>
   3ca7c:	bl	9460 <__cxa_end_cleanup@plt>
   3ca80:	andeq	pc, r4, r0, asr r9	; <UNPREDICTABLE>
   3ca84:	ldrdeq	r0, [r5], -r8
   3ca88:	mov	r2, #0
   3ca8c:	str	r2, [r0]
   3ca90:	str	r2, [r0, #4]
   3ca94:	bx	lr
   3ca98:	push	{r3, r4, r5, r6, r7, lr}
   3ca9c:	mov	r5, r0
   3caa0:	ldr	ip, [pc, #212]	; 3cb7c <fputs@plt+0x3347c>
   3caa4:	cmp	r3, #266338304	; 0xfe00000
   3caa8:	ldr	r0, [sp, #32]
   3caac:	mov	r7, r3
   3cab0:	ldr	r4, [sp, #24]
   3cab4:	mov	r6, r2
   3cab8:	ldr	lr, [sp, #28]
   3cabc:	str	r0, [r5, #40]	; 0x28
   3cac0:	lslls	r0, r7, #3
   3cac4:	str	r3, [r5, #28]
   3cac8:	mvnhi	r0, #0
   3cacc:	mov	r3, #0
   3cad0:	strb	r1, [r5, #44]	; 0x2c
   3cad4:	str	ip, [r5]
   3cad8:	str	r4, [r5, #32]
   3cadc:	str	lr, [r5, #36]	; 0x24
   3cae0:	str	r3, [r5, #4]
   3cae4:	str	r3, [r5, #8]
   3cae8:	str	r3, [r5, #12]
   3caec:	str	r3, [r5, #16]
   3caf0:	str	r3, [r5, #20]
   3caf4:	str	r3, [r5, #24]
   3caf8:	bl	958c <_Znaj@plt>
   3cafc:	cmp	r7, #0
   3cb00:	mov	r4, r0
   3cb04:	addne	r3, r0, #4
   3cb08:	movne	ip, #0
   3cb0c:	movne	r1, r0
   3cb10:	movne	r2, ip
   3cb14:	beq	3cb34 <fputs@plt+0x33434>
   3cb18:	add	ip, ip, #1
   3cb1c:	rsb	r0, r4, r1
   3cb20:	cmp	r7, ip
   3cb24:	str	r2, [r1]
   3cb28:	str	r2, [r3, r0]
   3cb2c:	add	r1, r1, #8
   3cb30:	bne	3cb18 <fputs@plt+0x33418>
   3cb34:	ldr	r2, [r5, #28]
   3cb38:	str	r4, [r5, #48]	; 0x30
   3cb3c:	cmp	r2, #0
   3cb40:	lslgt	r2, r2, #3
   3cb44:	movgt	r3, #0
   3cb48:	ble	3cb68 <fputs@plt+0x33468>
   3cb4c:	add	r1, r6, r3
   3cb50:	add	ip, r4, r3
   3cb54:	add	r3, r3, #8
   3cb58:	ldm	r1, {r0, r1}
   3cb5c:	cmp	r3, r2
   3cb60:	stm	ip, {r0, r1}
   3cb64:	bne	3cb4c <fputs@plt+0x3344c>
   3cb68:	mov	r0, r5
   3cb6c:	pop	{r3, r4, r5, r6, r7, pc}
   3cb70:	mov	r0, r5
   3cb74:	bl	2e354 <fputs@plt+0x24c54>
   3cb78:	bl	9460 <__cxa_end_cleanup@plt>
   3cb7c:	strdeq	r0, [r5], -r8
   3cb80:	push	{r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
   3cb84:	mov	r4, r0
   3cb88:	ldr	r7, [sp, #52]	; 0x34
   3cb8c:	mov	r8, r1
   3cb90:	ldr	r0, [pc, #272]	; 3cca8 <fputs@plt+0x335a8>
   3cb94:	mov	r5, r3
   3cb98:	ldr	r1, [sp, #56]	; 0x38
   3cb9c:	cmp	r7, #0
   3cba0:	mov	r3, #0
   3cba4:	mov	r6, r2
   3cba8:	str	r0, [r4]
   3cbac:	str	r1, [r4, #20]
   3cbb0:	str	r3, [r4, #4]
   3cbb4:	str	r3, [r4, #8]
   3cbb8:	str	r3, [r4, #16]
   3cbbc:	str	r3, [r4, #24]
   3cbc0:	ldr	sl, [sp, #40]	; 0x28
   3cbc4:	ldr	r9, [sp, #44]	; 0x2c
   3cbc8:	beq	3cc88 <fputs@plt+0x33588>
   3cbcc:	mov	r0, #100	; 0x64
   3cbd0:	bl	49000 <_Znwj@@Base>
   3cbd4:	mov	r1, r7
   3cbd8:	mov	fp, r0
   3cbdc:	bl	2f268 <fputs@plt+0x25b68>
   3cbe0:	str	fp, [r4, #12]
   3cbe4:	ldr	r3, [pc, #192]	; 3ccac <fputs@plt+0x335ac>
   3cbe8:	cmp	r5, #266338304	; 0xfe00000
   3cbec:	ldr	r2, [sp, #48]	; 0x30
   3cbf0:	str	r5, [r4, #28]
   3cbf4:	mvnhi	r0, #0
   3cbf8:	str	sl, [r4, #32]
   3cbfc:	str	r9, [r4, #36]	; 0x24
   3cc00:	str	r2, [r4, #40]	; 0x28
   3cc04:	strb	r8, [r4, #44]	; 0x2c
   3cc08:	str	r3, [r4]
   3cc0c:	lslls	r0, r5, #3
   3cc10:	bl	958c <_Znaj@plt>
   3cc14:	cmp	r5, #0
   3cc18:	mov	ip, r0
   3cc1c:	addne	r7, r0, #4
   3cc20:	movne	r2, #0
   3cc24:	movne	r3, r0
   3cc28:	movne	r1, r2
   3cc2c:	beq	3cc4c <fputs@plt+0x3354c>
   3cc30:	add	r2, r2, #1
   3cc34:	rsb	r0, ip, r3
   3cc38:	cmp	r5, r2
   3cc3c:	str	r1, [r3]
   3cc40:	str	r1, [r7, r0]
   3cc44:	add	r3, r3, #8
   3cc48:	bne	3cc30 <fputs@plt+0x33530>
   3cc4c:	ldr	r5, [r4, #28]
   3cc50:	str	ip, [r4, #48]	; 0x30
   3cc54:	cmp	r5, #0
   3cc58:	lslgt	r5, r5, #3
   3cc5c:	movgt	r3, #0
   3cc60:	ble	3cc80 <fputs@plt+0x33580>
   3cc64:	add	r1, r6, r3
   3cc68:	add	r2, ip, r3
   3cc6c:	add	r3, r3, #8
   3cc70:	ldm	r1, {r0, r1}
   3cc74:	cmp	r3, r5
   3cc78:	stm	r2, {r0, r1}
   3cc7c:	bne	3cc64 <fputs@plt+0x33564>
   3cc80:	mov	r0, r4
   3cc84:	pop	{r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
   3cc88:	str	r7, [r4, #12]
   3cc8c:	b	3cbe4 <fputs@plt+0x334e4>
   3cc90:	mov	r0, r4
   3cc94:	bl	2e354 <fputs@plt+0x24c54>
   3cc98:	bl	9460 <__cxa_end_cleanup@plt>
   3cc9c:	mov	r0, fp
   3cca0:	bl	49050 <_ZdlPv@@Base>
   3cca4:	bl	9460 <__cxa_end_cleanup@plt>
   3cca8:	andeq	pc, r4, r0, asr r9	; <UNPREDICTABLE>
   3ccac:	strdeq	r0, [r5], -r8
   3ccb0:	push	{r4, r5, r6, r7, r8, lr}
   3ccb4:	mov	r4, r0
   3ccb8:	sub	sp, sp, #24
   3ccbc:	mov	r0, #52	; 0x34
   3ccc0:	ldr	r6, [r4, #32]
   3ccc4:	bl	49000 <_Znwj@@Base>
   3ccc8:	ldr	r8, [r4, #36]	; 0x24
   3cccc:	ldr	r7, [r4, #40]	; 0x28
   3ccd0:	ldr	lr, [r4, #12]
   3ccd4:	ldr	ip, [r4, #20]
   3ccd8:	ldrb	r1, [r4, #44]	; 0x2c
   3ccdc:	ldr	r2, [r4, #48]	; 0x30
   3cce0:	ldr	r3, [r4, #28]
   3cce4:	stm	sp, {r6, r8}
   3cce8:	str	r7, [sp, #8]
   3ccec:	str	lr, [sp, #12]
   3ccf0:	str	ip, [sp, #16]
   3ccf4:	mov	r5, r0
   3ccf8:	bl	3cb80 <fputs@plt+0x33480>
   3ccfc:	mov	r0, r5
   3cd00:	add	sp, sp, #24
   3cd04:	pop	{r4, r5, r6, r7, r8, pc}
   3cd08:	mov	r0, r5
   3cd0c:	bl	49050 <_ZdlPv@@Base>
   3cd10:	bl	9460 <__cxa_end_cleanup@plt>
   3cd14:	cmp	r0, #0
   3cd18:	cmpne	r1, #0
   3cd1c:	push	{r4, r5, r6, lr}
   3cd20:	mov	r4, r0
   3cd24:	mov	r5, r1
   3cd28:	beq	3cd90 <fputs@plt+0x33690>
   3cd2c:	ldr	r3, [r4]
   3cd30:	mov	r0, r4
   3cd34:	ldr	r3, [r3, #188]	; 0xbc
   3cd38:	blx	r3
   3cd3c:	ldr	r3, [r5]
   3cd40:	ldr	r3, [r3, #188]	; 0xbc
   3cd44:	mov	r6, r0
   3cd48:	mov	r0, r5
   3cd4c:	blx	r3
   3cd50:	cmp	r6, r0
   3cd54:	beq	3cd60 <fputs@plt+0x33660>
   3cd58:	mov	r0, #0
   3cd5c:	pop	{r4, r5, r6, pc}
   3cd60:	ldr	r3, [r4]
   3cd64:	mov	r0, r4
   3cd68:	mov	r1, r5
   3cd6c:	ldr	r3, [r3, #184]	; 0xb8
   3cd70:	blx	r3
   3cd74:	cmp	r0, #0
   3cd78:	beq	3cd58 <fputs@plt+0x33658>
   3cd7c:	ldr	r4, [r4, #4]
   3cd80:	ldr	r5, [r5, #4]
   3cd84:	cmp	r5, #0
   3cd88:	cmpne	r4, #0
   3cd8c:	bne	3cd2c <fputs@plt+0x3362c>
   3cd90:	cmp	r5, #0
   3cd94:	cmpeq	r4, #0
   3cd98:	movne	r0, #0
   3cd9c:	moveq	r0, #1
   3cda0:	pop	{r4, r5, r6, pc}
   3cda4:	ldr	r0, [r0, #28]
   3cda8:	ldr	r1, [r1, #28]
   3cdac:	b	3cd14 <fputs@plt+0x33614>
   3cdb0:	ldr	r0, [r0, #28]
   3cdb4:	ldr	r1, [r1, #28]
   3cdb8:	b	3cd14 <fputs@plt+0x33614>
   3cdbc:	ldr	r0, [r0, #28]
   3cdc0:	ldr	r1, [r1, #28]
   3cdc4:	b	3cd14 <fputs@plt+0x33614>
   3cdc8:	push	{r3, lr}
   3cdcc:	ldr	r2, [r0, #28]
   3cdd0:	ldr	r3, [r1, #28]
   3cdd4:	cmp	r2, r3
   3cdd8:	beq	3cde4 <fputs@plt+0x336e4>
   3cddc:	mov	r0, #0
   3cde0:	pop	{r3, pc}
   3cde4:	ldr	r1, [r1, #32]
   3cde8:	ldr	r0, [r0, #32]
   3cdec:	bl	3cd14 <fputs@plt+0x33614>
   3cdf0:	adds	r0, r0, #0
   3cdf4:	movne	r0, #1
   3cdf8:	pop	{r3, pc}
   3cdfc:	push	{r3, r4, r5, lr}
   3ce00:	mov	r5, r0
   3ce04:	mov	r4, r1
   3ce08:	ldr	r0, [r0, #28]
   3ce0c:	ldr	r1, [r1, #28]
   3ce10:	bl	3cd14 <fputs@plt+0x33614>
   3ce14:	cmp	r0, #0
   3ce18:	bne	3ce24 <fputs@plt+0x33724>
   3ce1c:	mov	r0, #0
   3ce20:	pop	{r3, r4, r5, pc}
   3ce24:	ldr	r0, [r5, #32]
   3ce28:	ldr	r1, [r4, #32]
   3ce2c:	bl	3cd14 <fputs@plt+0x33614>
   3ce30:	cmp	r0, #0
   3ce34:	beq	3ce1c <fputs@plt+0x3371c>
   3ce38:	ldr	r0, [r5, #36]	; 0x24
   3ce3c:	ldr	r1, [r4, #36]	; 0x24
   3ce40:	bl	3cd14 <fputs@plt+0x33614>
   3ce44:	adds	r0, r0, #0
   3ce48:	movne	r0, #1
   3ce4c:	pop	{r3, r4, r5, pc}
   3ce50:	ldr	ip, [pc, #40]	; 3ce80 <fputs@plt+0x33780>
   3ce54:	mov	r2, #0
   3ce58:	str	r1, [r0, #4]
   3ce5c:	str	r2, [r0, #8]
   3ce60:	str	ip, [r0]
   3ce64:	str	r2, [r0, #12]
   3ce68:	str	r2, [r0, #16]
   3ce6c:	str	r2, [r0, #20]
   3ce70:	str	r2, [r0, #24]
   3ce74:	str	r2, [r0, #28]
   3ce78:	str	r2, [r0, #32]
   3ce7c:	bx	lr
   3ce80:	andeq	r0, r5, r8, asr #16
   3ce84:	ldr	ip, [pc, #112]	; 3cefc <fputs@plt+0x337fc>
   3ce88:	push	{r4, r5, r6, lr}
   3ce8c:	subs	r5, r1, #0
   3ce90:	mov	r4, r0
   3ce94:	mov	r0, #0
   3ce98:	str	r3, [r4, #4]
   3ce9c:	str	r2, [r4, #20]
   3cea0:	str	ip, [r4]
   3cea4:	str	r0, [r4, #8]
   3cea8:	str	r0, [r4, #16]
   3ceac:	str	r0, [r4, #24]
   3ceb0:	beq	3cee8 <fputs@plt+0x337e8>
   3ceb4:	mov	r0, #100	; 0x64
   3ceb8:	bl	49000 <_Znwj@@Base>
   3cebc:	mov	r1, r5
   3cec0:	mov	r6, r0
   3cec4:	bl	2f268 <fputs@plt+0x25b68>
   3cec8:	str	r6, [r4, #12]
   3cecc:	ldr	r2, [pc, #44]	; 3cf00 <fputs@plt+0x33800>
   3ced0:	mov	r3, #0
   3ced4:	mov	r0, r4
   3ced8:	str	r3, [r4, #28]
   3cedc:	str	r3, [r4, #32]
   3cee0:	str	r2, [r4]
   3cee4:	pop	{r4, r5, r6, pc}
   3cee8:	str	r5, [r4, #12]
   3ceec:	b	3cecc <fputs@plt+0x337cc>
   3cef0:	mov	r0, r6
   3cef4:	bl	49050 <_ZdlPv@@Base>
   3cef8:	bl	9460 <__cxa_end_cleanup@plt>
   3cefc:	andeq	pc, r4, r0, asr r9	; <UNPREDICTABLE>
   3cf00:	andeq	r0, r5, r8, asr #16
   3cf04:	push	{r4, lr}
   3cf08:	mov	r4, r0
   3cf0c:	mov	r3, #10
   3cf10:	str	r1, [r0, #8]
   3cf14:	str	r3, [r4, #4]
   3cf18:	mov	r0, #40	; 0x28
   3cf1c:	bl	958c <_Znaj@plt>
   3cf20:	ldr	r3, [r4, #4]
   3cf24:	cmp	r3, #0
   3cf28:	str	r0, [r4]
   3cf2c:	ble	3cf50 <fputs@plt+0x33850>
   3cf30:	sub	r2, r0, #4
   3cf34:	mov	r3, #0
   3cf38:	mvn	r0, #0
   3cf3c:	str	r0, [r2, #4]!
   3cf40:	add	r3, r3, #1
   3cf44:	ldr	r1, [r4, #4]
   3cf48:	cmp	r1, r3
   3cf4c:	bgt	3cf3c <fputs@plt+0x3383c>
   3cf50:	mov	r0, r4
   3cf54:	pop	{r4, pc}
   3cf58:	push	{r4, lr}
   3cf5c:	mov	r4, r0
   3cf60:	ldr	r0, [r0]
   3cf64:	cmp	r0, #0
   3cf68:	beq	3cf70 <fputs@plt+0x33870>
   3cf6c:	bl	961c <_ZdaPv@plt>
   3cf70:	mov	r0, r4
   3cf74:	pop	{r4, pc}
   3cf78:	push	{r3, r4, r5, lr}
   3cf7c:	mov	r1, r0
   3cf80:	mov	r5, r0
   3cf84:	mov	r2, #0
   3cf88:	ldr	r0, [pc, #72]	; 3cfd8 <fputs@plt+0x338d8>
   3cf8c:	bl	b39c <fputs@plt+0x1c9c>
   3cf90:	subs	r4, r0, #0
   3cf94:	beq	3cfa0 <fputs@plt+0x338a0>
   3cf98:	mov	r0, r4
   3cf9c:	pop	{r3, r4, r5, pc}
   3cfa0:	mov	r0, #12
   3cfa4:	bl	49000 <_Znwj@@Base>
   3cfa8:	mov	r1, r5
   3cfac:	mov	r4, r0
   3cfb0:	bl	3cf04 <fputs@plt+0x33804>
   3cfb4:	mov	r1, r5
   3cfb8:	mov	r2, r4
   3cfbc:	ldr	r0, [pc, #20]	; 3cfd8 <fputs@plt+0x338d8>
   3cfc0:	bl	b39c <fputs@plt+0x1c9c>
   3cfc4:	mov	r0, r4
   3cfc8:	pop	{r3, r4, r5, pc}
   3cfcc:	mov	r0, r4
   3cfd0:	bl	49050 <_ZdlPv@@Base>
   3cfd4:	bl	9460 <__cxa_end_cleanup@plt>
   3cfd8:	andeq	r3, r7, r8, asr #21
   3cfdc:	push	{r4, r5, r6, r7, r8, lr}
   3cfe0:	movw	r7, #3232	; 0xca0
   3cfe4:	movt	r7, #7
   3cfe8:	sub	sp, sp, #24
   3cfec:	subs	r4, r0, #0
   3cff0:	ldr	r3, [r7]
   3cff4:	str	r3, [sp, #20]
   3cff8:	blt	3d084 <fputs@plt+0x33984>
   3cffc:	movw	r3, #14944	; 0x3a60
   3d000:	movt	r3, #7
   3d004:	ldr	r3, [r3, #4]
   3d008:	cmp	r4, r3
   3d00c:	bge	3d084 <fputs@plt+0x33984>
   3d010:	add	r5, sp, #24
   3d014:	lsl	r6, r4, #2
   3d018:	ldr	r1, [pc, #148]	; 3d0b4 <fputs@plt+0x339b4>
   3d01c:	add	r0, sp, #12
   3d020:	mvn	r8, #0
   3d024:	bl	b6e4 <fputs@plt+0x1fe4>
   3d028:	mov	r3, #0
   3d02c:	str	r3, [r5, #-20]!	; 0xffffffec
   3d030:	add	r0, sp, #12
   3d034:	mov	r1, r5
   3d038:	add	r2, sp, #8
   3d03c:	bl	b6f0 <fputs@plt+0x1ff0>
   3d040:	cmp	r0, #0
   3d044:	beq	3d098 <fputs@plt+0x33998>
   3d048:	ldr	r3, [sp, #8]
   3d04c:	ldr	r0, [r3, #4]
   3d050:	cmp	r4, r0
   3d054:	ldrlt	r2, [r3]
   3d058:	strlt	r8, [r2, r6]
   3d05c:	cmp	r0, #0
   3d060:	ble	3d030 <fputs@plt+0x33930>
   3d064:	ldr	r3, [r3]
   3d068:	add	r0, r3, r0, lsl #2
   3d06c:	ldr	r2, [r3], #4
   3d070:	cmp	r2, r4
   3d074:	streq	r8, [r3, #-4]
   3d078:	cmp	r3, r0
   3d07c:	bne	3d06c <fputs@plt+0x3396c>
   3d080:	b	3d030 <fputs@plt+0x33930>
   3d084:	movw	r1, #6940	; 0x1b1c
   3d088:	movw	r0, #6136	; 0x17f8
   3d08c:	movt	r1, #5
   3d090:	bl	430dc <fputs@plt+0x399dc>
   3d094:	b	3d010 <fputs@plt+0x33910>
   3d098:	ldr	r2, [sp, #20]
   3d09c:	ldr	r3, [r7]
   3d0a0:	cmp	r2, r3
   3d0a4:	bne	3d0b0 <fputs@plt+0x339b0>
   3d0a8:	add	sp, sp, #24
   3d0ac:	pop	{r4, r5, r6, r7, r8, pc}
   3d0b0:	bl	95d4 <__stack_chk_fail@plt>
   3d0b4:	andeq	r3, r7, r8, asr #21
   3d0b8:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   3d0bc:	movw	r5, #3232	; 0xca0
   3d0c0:	movt	r5, #7
   3d0c4:	subs	r6, r0, #0
   3d0c8:	sub	sp, sp, #40	; 0x28
   3d0cc:	mov	sl, r1
   3d0d0:	ldr	r0, [r5]
   3d0d4:	mov	r8, r2
   3d0d8:	mov	r9, r3
   3d0dc:	str	r0, [sp, #36]	; 0x24
   3d0e0:	blt	3d1d0 <fputs@plt+0x33ad0>
   3d0e4:	movw	r4, #14944	; 0x3a60
   3d0e8:	movt	r4, #7
   3d0ec:	add	r0, r4, #136	; 0x88
   3d0f0:	mov	r1, r8
   3d0f4:	mov	r2, #0
   3d0f8:	bl	b39c <fputs@plt+0x1c9c>
   3d0fc:	subs	r7, r0, #0
   3d100:	beq	3d1ec <fputs@plt+0x33aec>
   3d104:	add	r3, r4, #168	; 0xa8
   3d108:	cmp	r7, r3
   3d10c:	beq	3d1e4 <fputs@plt+0x33ae4>
   3d110:	cmp	r9, #0
   3d114:	bne	3d1a4 <fputs@plt+0x33aa4>
   3d118:	ldr	r2, [r4, #4]
   3d11c:	movw	r3, #14944	; 0x3a60
   3d120:	movt	r3, #7
   3d124:	cmp	r6, r2
   3d128:	blt	3d18c <fputs@plt+0x33a8c>
   3d12c:	rsb	r2, r2, r6
   3d130:	cmp	r2, #1000	; 0x3e8
   3d134:	bgt	3d1ac <fputs@plt+0x33aac>
   3d138:	mov	r0, r6
   3d13c:	bl	333fc <fputs@plt+0x29cfc>
   3d140:	mov	r0, #84	; 0x54
   3d144:	bl	49000 <_Znwj@@Base>
   3d148:	str	r7, [sp]
   3d14c:	mov	r1, sl
   3d150:	mov	r3, r8
   3d154:	mov	r2, r6
   3d158:	mov	r9, r0
   3d15c:	bl	36368 <fputs@plt+0x2cc68>
   3d160:	ldr	r3, [r4, #8]
   3d164:	mov	r0, r6
   3d168:	str	r9, [r3, r6, lsl #2]
   3d16c:	bl	3cfdc <fputs@plt+0x338dc>
   3d170:	mov	r0, #1
   3d174:	ldr	r2, [sp, #36]	; 0x24
   3d178:	ldr	r3, [r5]
   3d17c:	cmp	r2, r3
   3d180:	bne	3d284 <fputs@plt+0x33b84>
   3d184:	add	sp, sp, #40	; 0x28
   3d188:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   3d18c:	ldr	r3, [r3, #8]
   3d190:	ldr	r0, [r3, r6, lsl #2]
   3d194:	cmp	r0, #0
   3d198:	beq	3d140 <fputs@plt+0x33a40>
   3d19c:	bl	49050 <_ZdlPv@@Base>
   3d1a0:	b	3d140 <fputs@plt+0x33a40>
   3d1a4:	mov	r0, #1
   3d1a8:	b	3d174 <fputs@plt+0x33a74>
   3d1ac:	movw	r1, #18728	; 0x4928
   3d1b0:	movt	r1, #7
   3d1b4:	movw	r0, #7712	; 0x1e20
   3d1b8:	movt	r0, #5
   3d1bc:	mov	r2, r1
   3d1c0:	mov	r3, r1
   3d1c4:	bl	21c14 <fputs@plt+0x18514>
   3d1c8:	mov	r0, #0
   3d1cc:	b	3d174 <fputs@plt+0x33a74>
   3d1d0:	movw	r1, #6940	; 0x1b1c
   3d1d4:	movw	r0, #5946	; 0x173a
   3d1d8:	movt	r1, #5
   3d1dc:	bl	430dc <fputs@plt+0x399dc>
   3d1e0:	b	3d0e4 <fputs@plt+0x339e4>
   3d1e4:	mov	r0, #0
   3d1e8:	b	3d174 <fputs@plt+0x33a74>
   3d1ec:	mov	r0, r8
   3d1f0:	add	r1, sp, #12
   3d1f4:	mov	r2, r9
   3d1f8:	bl	46ac4 <fputs@plt+0x3d3c4>
   3d1fc:	cmp	r9, #0
   3d200:	mov	r7, r0
   3d204:	bne	3d224 <fputs@plt+0x33b24>
   3d208:	cmp	r0, #0
   3d20c:	beq	3d230 <fputs@plt+0x33b30>
   3d210:	add	r0, r4, #136	; 0x88
   3d214:	mov	r1, sl
   3d218:	mov	r2, r7
   3d21c:	bl	b39c <fputs@plt+0x1c9c>
   3d220:	b	3d118 <fputs@plt+0x33a18>
   3d224:	adds	r0, r0, #0
   3d228:	movne	r0, #1
   3d22c:	b	3d174 <fputs@plt+0x33a74>
   3d230:	ldr	r3, [sp, #12]
   3d234:	cmp	r3, #0
   3d238:	bne	3d254 <fputs@plt+0x33b54>
   3d23c:	ldr	r0, [pc, #80]	; 3d294 <fputs@plt+0x33b94>
   3d240:	mov	r1, r8
   3d244:	add	r2, r0, #32
   3d248:	bl	b39c <fputs@plt+0x1c9c>
   3d24c:	mov	r0, #0
   3d250:	b	3d174 <fputs@plt+0x33a74>
   3d254:	mov	r1, r8
   3d258:	add	r0, sp, #16
   3d25c:	bl	440a0 <fputs@plt+0x3a9a0>
   3d260:	movw	r3, #18728	; 0x4928
   3d264:	add	r2, sp, #16
   3d268:	movt	r3, #7
   3d26c:	movw	r1, #7688	; 0x1e08
   3d270:	str	r3, [sp]
   3d274:	movt	r1, #5
   3d278:	mov	r0, #131072	; 0x20000
   3d27c:	bl	21ba4 <fputs@plt+0x184a4>
   3d280:	b	3d23c <fputs@plt+0x33b3c>
   3d284:	bl	95d4 <__stack_chk_fail@plt>
   3d288:	mov	r0, r9
   3d28c:	bl	49050 <_ZdlPv@@Base>
   3d290:	bl	9460 <__cxa_end_cleanup@plt>
   3d294:	andeq	r3, r7, r8, ror #21
   3d298:	push	{r4, r5, r6, lr}
   3d29c:	subs	r6, r0, #0
   3d2a0:	mov	r4, r1
   3d2a4:	mov	r5, r2
   3d2a8:	blt	3d2e4 <fputs@plt+0x33be4>
   3d2ac:	mov	r0, r4
   3d2b0:	bl	33d44 <fputs@plt+0x2a644>
   3d2b4:	cmp	r5, #0
   3d2b8:	mov	r4, r0
   3d2bc:	moveq	r2, r0
   3d2c0:	beq	3d2d0 <fputs@plt+0x33bd0>
   3d2c4:	mov	r0, r5
   3d2c8:	bl	33d44 <fputs@plt+0x2a644>
   3d2cc:	mov	r2, r0
   3d2d0:	mov	r0, r6
   3d2d4:	mov	r1, r4
   3d2d8:	mov	r3, #0
   3d2dc:	pop	{r4, r5, r6, lr}
   3d2e0:	b	3d0b8 <fputs@plt+0x339b8>
   3d2e4:	movw	r1, #6940	; 0x1b1c
   3d2e8:	movw	r0, #5991	; 0x1767
   3d2ec:	movt	r1, #5
   3d2f0:	bl	430dc <fputs@plt+0x399dc>
   3d2f4:	b	3d2ac <fputs@plt+0x33bac>
   3d2f8:	push	{r4, r5, lr}
   3d2fc:	movw	r4, #3232	; 0xca0
   3d300:	movt	r4, #7
   3d304:	sub	sp, sp, #12
   3d308:	ldr	r3, [r4]
   3d30c:	mov	r0, sp
   3d310:	str	r3, [sp, #4]
   3d314:	bl	41cf8 <fputs@plt+0x385f8>
   3d318:	cmp	r0, #0
   3d31c:	beq	3d354 <fputs@plt+0x33c54>
   3d320:	ldr	r3, [sp]
   3d324:	cmp	r3, #0
   3d328:	blt	3d370 <fputs@plt+0x33c70>
   3d32c:	mov	r0, #1
   3d330:	bl	281dc <fputs@plt+0x1eadc>
   3d334:	subs	r5, r0, #0
   3d338:	beq	3d354 <fputs@plt+0x33c54>
   3d33c:	mov	r0, #0
   3d340:	bl	263bc <fputs@plt+0x1ccbc>
   3d344:	mov	r1, r5
   3d348:	mov	r2, r0
   3d34c:	ldr	r0, [sp]
   3d350:	bl	3d298 <fputs@plt+0x33b98>
   3d354:	bl	27424 <fputs@plt+0x1dd24>
   3d358:	ldr	r2, [sp, #4]
   3d35c:	ldr	r3, [r4]
   3d360:	cmp	r2, r3
   3d364:	bne	3d390 <fputs@plt+0x33c90>
   3d368:	add	sp, sp, #12
   3d36c:	pop	{r4, r5, pc}
   3d370:	movw	r1, #18728	; 0x4928
   3d374:	movt	r1, #7
   3d378:	movw	r0, #7772	; 0x1e5c
   3d37c:	movt	r0, #5
   3d380:	mov	r2, r1
   3d384:	mov	r3, r1
   3d388:	bl	21c14 <fputs@plt+0x18514>
   3d38c:	b	3d354 <fputs@plt+0x33c54>
   3d390:	bl	95d4 <__stack_chk_fail@plt>
   3d394:	push	{r3, r4, r5, r6, r7, r8, r9, lr}
   3d398:	subs	r6, r1, #0
   3d39c:	mov	r5, r0
   3d3a0:	blt	3d4b4 <fputs@plt+0x33db4>
   3d3a4:	ldr	r4, [r0, #4]
   3d3a8:	cmp	r6, r4
   3d3ac:	blt	3d480 <fputs@plt+0x33d80>
   3d3b0:	movw	r7, #14944	; 0x3a60
   3d3b4:	movt	r7, #7
   3d3b8:	ldr	r3, [r7, #4]
   3d3bc:	cmp	r6, r3
   3d3c0:	bge	3d4b4 <fputs@plt+0x33db4>
   3d3c4:	ldr	r3, [r7, #8]
   3d3c8:	ldr	r3, [r3, r6, lsl #2]
   3d3cc:	cmp	r3, #0
   3d3d0:	beq	3d4b4 <fputs@plt+0x33db4>
   3d3d4:	cmp	r6, r4
   3d3d8:	blt	3d464 <fputs@plt+0x33d64>
   3d3dc:	add	r3, r4, r4, lsl #1
   3d3e0:	ldr	r8, [r5]
   3d3e4:	lsl	r9, r4, #2
   3d3e8:	add	r3, r3, r3, lsr #31
   3d3ec:	asr	r3, r3, #1
   3d3f0:	cmp	r6, r3
   3d3f4:	addge	r3, r6, #10
   3d3f8:	str	r3, [r5, #4]
   3d3fc:	cmp	r3, #532676608	; 0x1fc00000
   3d400:	lslls	r0, r3, #2
   3d404:	mvnhi	r0, #0
   3d408:	bl	958c <_Znaj@plt>
   3d40c:	mov	r1, r8
   3d410:	mov	r2, r9
   3d414:	str	r0, [r5]
   3d418:	bl	94f0 <memcpy@plt>
   3d41c:	cmp	r8, #0
   3d420:	beq	3d42c <fputs@plt+0x33d2c>
   3d424:	mov	r0, r8
   3d428:	bl	961c <_ZdaPv@plt>
   3d42c:	ldr	r3, [r5, #4]
   3d430:	cmp	r4, r3
   3d434:	bge	3d45c <fputs@plt+0x33d5c>
   3d438:	ldr	r3, [r5]
   3d43c:	sub	r9, r9, #4
   3d440:	mvn	r1, #0
   3d444:	add	r3, r3, r9
   3d448:	str	r1, [r3, #4]!
   3d44c:	add	r4, r4, #1
   3d450:	ldr	r2, [r5, #4]
   3d454:	cmp	r2, r4
   3d458:	bgt	3d448 <fputs@plt+0x33d48>
   3d45c:	ldr	r3, [r7, #8]
   3d460:	ldr	r3, [r3, r6, lsl #2]
   3d464:	ldr	r4, [r3, #28]
   3d468:	cmp	r4, #0
   3d46c:	beq	3d4bc <fputs@plt+0x33dbc>
   3d470:	ldr	r3, [r5]
   3d474:	mov	r0, r6
   3d478:	str	r6, [r3, r6, lsl #2]
   3d47c:	pop	{r3, r4, r5, r6, r7, r8, r9, pc}
   3d480:	ldr	r3, [r0]
   3d484:	ldr	r0, [r3, r6, lsl #2]
   3d488:	cmp	r0, #0
   3d48c:	popge	{r3, r4, r5, r6, r7, r8, r9, pc}
   3d490:	b	3d3b0 <fputs@plt+0x33cb0>
   3d494:	mov	r4, #1
   3d498:	mov	r1, r0
   3d49c:	mov	r3, #0
   3d4a0:	mov	r0, r4
   3d4a4:	mov	r2, r1
   3d4a8:	bl	3d0b8 <fputs@plt+0x339b8>
   3d4ac:	cmp	r0, #0
   3d4b0:	bne	3d518 <fputs@plt+0x33e18>
   3d4b4:	mvn	r0, #0
   3d4b8:	pop	{r3, r4, r5, r6, r7, r8, r9, pc}
   3d4bc:	ldr	r1, [r3, #20]
   3d4c0:	ldr	r0, [r5, #8]
   3d4c4:	bl	4a874 <_ZdlPv@@Base+0x1824>
   3d4c8:	ldr	r7, [r7, #4]
   3d4cc:	movw	r3, #14944	; 0x3a60
   3d4d0:	movt	r3, #7
   3d4d4:	cmp	r7, #0
   3d4d8:	ble	3d494 <fputs@plt+0x33d94>
   3d4dc:	ldr	r1, [r3, #8]
   3d4e0:	sub	r2, r1, #4
   3d4e4:	b	3d4f4 <fputs@plt+0x33df4>
   3d4e8:	add	r4, r4, #1
   3d4ec:	cmp	r4, r7
   3d4f0:	beq	3d528 <fputs@plt+0x33e28>
   3d4f4:	ldr	r3, [r2, #4]!
   3d4f8:	cmp	r3, #0
   3d4fc:	beq	3d4e8 <fputs@plt+0x33de8>
   3d500:	ldr	ip, [r3, #20]
   3d504:	cmp	ip, r0
   3d508:	bne	3d4e8 <fputs@plt+0x33de8>
   3d50c:	ldr	r3, [r3, #28]
   3d510:	cmp	r3, #0
   3d514:	beq	3d4e8 <fputs@plt+0x33de8>
   3d518:	ldr	r3, [r5]
   3d51c:	mov	r0, r4
   3d520:	str	r4, [r3, r6, lsl #2]
   3d524:	pop	{r3, r4, r5, r6, r7, r8, r9, pc}
   3d528:	cmp	r4, #1
   3d52c:	ble	3d494 <fputs@plt+0x33d94>
   3d530:	ldr	r3, [r1, #4]
   3d534:	cmp	r3, #0
   3d538:	beq	3d494 <fputs@plt+0x33d94>
   3d53c:	add	r3, r1, #4
   3d540:	mov	r4, #1
   3d544:	b	3d554 <fputs@plt+0x33e54>
   3d548:	ldr	r2, [r3, #4]!
   3d54c:	cmp	r2, #0
   3d550:	beq	3d498 <fputs@plt+0x33d98>
   3d554:	add	r4, r4, #1
   3d558:	cmp	r4, r7
   3d55c:	bne	3d548 <fputs@plt+0x33e48>
   3d560:	b	3d498 <fputs@plt+0x33d98>
   3d564:	push	{r3, lr}
   3d568:	mov	r3, r0
   3d56c:	ldr	r1, [r3, #48]	; 0x30
   3d570:	ldr	r0, [r0, #56]	; 0x38
   3d574:	bl	3d394 <fputs@plt+0x33c94>
   3d578:	movw	r3, #14944	; 0x3a60
   3d57c:	movt	r3, #7
   3d580:	ldr	r3, [r3, #8]
   3d584:	ldr	r3, [r3, r0, lsl #2]
   3d588:	ldr	r0, [r3, #28]
   3d58c:	cmp	r0, #0
   3d590:	popeq	{r3, pc}
   3d594:	pop	{r3, lr}
   3d598:	b	4527c <fputs@plt+0x3bb7c>
   3d59c:	push	{r4, r5, r6, r7, r8, lr}
   3d5a0:	subs	r4, r0, #0
   3d5a4:	sub	sp, sp, #8
   3d5a8:	mov	r6, r1
   3d5ac:	blt	3d668 <fputs@plt+0x33f68>
   3d5b0:	movw	r5, #14944	; 0x3a60
   3d5b4:	movt	r5, #7
   3d5b8:	ldr	r3, [r5, #4]
   3d5bc:	cmp	r4, r3
   3d5c0:	blt	3d62c <fputs@plt+0x33f2c>
   3d5c4:	rsb	r3, r3, r4
   3d5c8:	cmp	r3, #1000	; 0x3e8
   3d5cc:	bgt	3d644 <fputs@plt+0x33f44>
   3d5d0:	mov	r0, r4
   3d5d4:	bl	333fc <fputs@plt+0x29cfc>
   3d5d8:	mov	r0, r6
   3d5dc:	bl	33d44 <fputs@plt+0x2a644>
   3d5e0:	movw	r3, #20012	; 0x4e2c
   3d5e4:	movt	r3, #7
   3d5e8:	ldr	r7, [r3]
   3d5ec:	mov	r8, r0
   3d5f0:	mov	r0, #84	; 0x54
   3d5f4:	bl	49000 <_Znwj@@Base>
   3d5f8:	mov	r2, #0
   3d5fc:	mov	r1, r8
   3d600:	str	r2, [sp]
   3d604:	mov	r3, r7
   3d608:	mov	r2, r4
   3d60c:	mov	r6, r0
   3d610:	bl	36368 <fputs@plt+0x2cc68>
   3d614:	ldr	r3, [r5, #8]
   3d618:	mov	r0, r4
   3d61c:	str	r6, [r3, r4, lsl #2]
   3d620:	add	sp, sp, #8
   3d624:	pop	{r4, r5, r6, r7, r8, lr}
   3d628:	b	3cfdc <fputs@plt+0x338dc>
   3d62c:	ldr	r3, [r5, #8]
   3d630:	ldr	r0, [r3, r4, lsl #2]
   3d634:	cmp	r0, #0
   3d638:	beq	3d5d8 <fputs@plt+0x33ed8>
   3d63c:	bl	49050 <_ZdlPv@@Base>
   3d640:	b	3d5d8 <fputs@plt+0x33ed8>
   3d644:	movw	r1, #18728	; 0x4928
   3d648:	movt	r1, #7
   3d64c:	movw	r0, #7712	; 0x1e20
   3d650:	movt	r0, #5
   3d654:	mov	r2, r1
   3d658:	mov	r3, r1
   3d65c:	add	sp, sp, #8
   3d660:	pop	{r4, r5, r6, r7, r8, lr}
   3d664:	b	21c14 <fputs@plt+0x18514>
   3d668:	movw	r1, #6940	; 0x1b1c
   3d66c:	movw	r0, #6015	; 0x177f
   3d670:	movt	r1, #5
   3d674:	bl	430dc <fputs@plt+0x399dc>
   3d678:	b	3d5b0 <fputs@plt+0x33eb0>
   3d67c:	mov	r0, r6
   3d680:	bl	49050 <_ZdlPv@@Base>
   3d684:	bl	9460 <__cxa_end_cleanup@plt>
   3d688:	push	{r4, lr}
   3d68c:	movw	r4, #3232	; 0xca0
   3d690:	movt	r4, #7
   3d694:	sub	sp, sp, #8
   3d698:	ldr	r3, [r4]
   3d69c:	mov	r0, sp
   3d6a0:	str	r3, [sp, #4]
   3d6a4:	bl	41cf8 <fputs@plt+0x385f8>
   3d6a8:	cmp	r0, #0
   3d6ac:	beq	3d6d4 <fputs@plt+0x33fd4>
   3d6b0:	ldr	r3, [sp]
   3d6b4:	cmp	r3, #0
   3d6b8:	blt	3d6f0 <fputs@plt+0x33ff0>
   3d6bc:	mov	r0, #1
   3d6c0:	bl	281dc <fputs@plt+0x1eadc>
   3d6c4:	subs	r1, r0, #0
   3d6c8:	beq	3d6d4 <fputs@plt+0x33fd4>
   3d6cc:	ldr	r0, [sp]
   3d6d0:	bl	3d59c <fputs@plt+0x33e9c>
   3d6d4:	bl	27424 <fputs@plt+0x1dd24>
   3d6d8:	ldr	r2, [sp, #4]
   3d6dc:	ldr	r3, [r4]
   3d6e0:	cmp	r2, r3
   3d6e4:	bne	3d710 <fputs@plt+0x34010>
   3d6e8:	add	sp, sp, #8
   3d6ec:	pop	{r4, pc}
   3d6f0:	movw	r1, #18728	; 0x4928
   3d6f4:	movt	r1, #7
   3d6f8:	movw	r0, #7772	; 0x1e5c
   3d6fc:	movt	r0, #5
   3d700:	mov	r2, r1
   3d704:	mov	r3, r1
   3d708:	bl	21c14 <fputs@plt+0x18514>
   3d70c:	b	3d6d4 <fputs@plt+0x33fd4>
   3d710:	bl	95d4 <__stack_chk_fail@plt>
   3d714:	movw	r3, #45492	; 0xb1b4
   3d718:	movt	r3, #6
   3d71c:	ldr	r0, [r3, #8]
   3d720:	bx	lr
   3d724:	movw	r3, #14944	; 0x3a60
   3d728:	movt	r3, #7
   3d72c:	ldr	r1, [r3, #4]
   3d730:	cmp	r1, #1
   3d734:	ble	3d76c <fputs@plt+0x3406c>
   3d738:	ldr	r3, [r3, #8]
   3d73c:	ldr	r2, [r3, #4]
   3d740:	cmp	r2, #0
   3d744:	beq	3d76c <fputs@plt+0x3406c>
   3d748:	add	r3, r3, #4
   3d74c:	mov	r0, #1
   3d750:	add	r0, r0, #1
   3d754:	cmp	r0, r1
   3d758:	bxeq	lr
   3d75c:	ldr	r2, [r3, #4]!
   3d760:	cmp	r2, #0
   3d764:	bne	3d750 <fputs@plt+0x34050>
   3d768:	bx	lr
   3d76c:	mov	r0, #1
   3d770:	bx	lr
   3d774:	push	{r3, lr}
   3d778:	bl	33d44 <fputs@plt+0x2a644>
   3d77c:	movw	r3, #14944	; 0x3a60
   3d780:	movt	r3, #7
   3d784:	ldr	ip, [r3, #4]
   3d788:	cmp	ip, #0
   3d78c:	ble	3d7cc <fputs@plt+0x340cc>
   3d790:	ldr	r1, [r3, #8]
   3d794:	mov	r3, #0
   3d798:	sub	r1, r1, #4
   3d79c:	b	3d7ac <fputs@plt+0x340ac>
   3d7a0:	add	r3, r3, #1
   3d7a4:	cmp	r3, ip
   3d7a8:	beq	3d7cc <fputs@plt+0x340cc>
   3d7ac:	ldr	r2, [r1, #4]!
   3d7b0:	cmp	r2, #0
   3d7b4:	beq	3d7a0 <fputs@plt+0x340a0>
   3d7b8:	ldr	r2, [r2, #20]
   3d7bc:	cmp	r2, r0
   3d7c0:	bne	3d7a0 <fputs@plt+0x340a0>
   3d7c4:	mov	r0, r3
   3d7c8:	pop	{r3, pc}
   3d7cc:	mvn	r0, #0
   3d7d0:	pop	{r3, pc}
   3d7d4:	push	{r3, lr}
   3d7d8:	bl	3d774 <fputs@plt+0x34074>
   3d7dc:	cmp	r0, #0
   3d7e0:	blt	3d804 <fputs@plt+0x34104>
   3d7e4:	movw	r3, #14944	; 0x3a60
   3d7e8:	movt	r3, #7
   3d7ec:	ldr	r3, [r3, #8]
   3d7f0:	ldr	r3, [r3, r0, lsl #2]
   3d7f4:	ldr	r0, [r3, #28]
   3d7f8:	rsbs	r0, r0, #1
   3d7fc:	movcc	r0, #0
   3d800:	pop	{r3, pc}
   3d804:	mov	r0, #0
   3d808:	pop	{r3, pc}
   3d80c:	push	{r4, r5, r6, lr}
   3d810:	mov	r5, r0
   3d814:	mov	r0, r1
   3d818:	mov	r4, r1
   3d81c:	bl	3d7d4 <fputs@plt+0x340d4>
   3d820:	cmp	r0, #0
   3d824:	beq	3d838 <fputs@plt+0x34138>
   3d828:	mov	r1, r4
   3d82c:	mov	r0, r5
   3d830:	bl	4a874 <_ZdlPv@@Base+0x1824>
   3d834:	mov	r4, r0
   3d838:	mov	r1, r4
   3d83c:	mov	r2, r4
   3d840:	mov	r0, #0
   3d844:	mov	r3, #1
   3d848:	pop	{r4, r5, r6, lr}
   3d84c:	b	3d0b8 <fputs@plt+0x339b8>
   3d850:	push	{r4, r5, r6, lr}
   3d854:	movw	r5, #3232	; 0xca0
   3d858:	movt	r5, #7
   3d85c:	sub	sp, sp, #8
   3d860:	movw	r0, #3776	; 0xec0
   3d864:	movt	r0, #7
   3d868:	ldr	r3, [r5]
   3d86c:	str	r3, [sp, #4]
   3d870:	bl	25d44 <fputs@plt+0x1c644>
   3d874:	movw	r0, #3776	; 0xec0
   3d878:	mov	r1, #0
   3d87c:	movt	r0, #7
   3d880:	bl	1d11c <fputs@plt+0x13a1c>
   3d884:	cmp	r0, #0
   3d888:	beq	3d8d8 <fputs@plt+0x341d8>
   3d88c:	mov	r0, #1
   3d890:	bl	281dc <fputs@plt+0x1eadc>
   3d894:	subs	r6, r0, #0
   3d898:	beq	3d998 <fputs@plt+0x34298>
   3d89c:	bl	3d774 <fputs@plt+0x34074>
   3d8a0:	subs	r4, r0, #0
   3d8a4:	blt	3d930 <fputs@plt+0x34230>
   3d8a8:	movw	r3, #3424	; 0xd60
   3d8ac:	movt	r3, #7
   3d8b0:	mov	r1, r4
   3d8b4:	ldr	r3, [r3]
   3d8b8:	ldr	r0, [r3, #56]	; 0x38
   3d8bc:	bl	3d394 <fputs@plt+0x33c94>
   3d8c0:	ldr	r2, [sp, #4]
   3d8c4:	ldr	r3, [r5]
   3d8c8:	cmp	r2, r3
   3d8cc:	bne	3d9cc <fputs@plt+0x342cc>
   3d8d0:	add	sp, sp, #8
   3d8d4:	pop	{r4, r5, r6, pc}
   3d8d8:	mov	r0, sp
   3d8dc:	bl	41cf8 <fputs@plt+0x385f8>
   3d8e0:	cmp	r0, #0
   3d8e4:	beq	3d998 <fputs@plt+0x34298>
   3d8e8:	ldr	r1, [sp]
   3d8ec:	cmp	r1, #0
   3d8f0:	blt	3d9a0 <fputs@plt+0x342a0>
   3d8f4:	movw	r3, #14944	; 0x3a60
   3d8f8:	movt	r3, #7
   3d8fc:	ldr	r2, [r3, #4]
   3d900:	cmp	r1, r2
   3d904:	bge	3d9a0 <fputs@plt+0x342a0>
   3d908:	ldr	r3, [r3, #8]
   3d90c:	ldr	r3, [r3, r1, lsl #2]
   3d910:	cmp	r3, #0
   3d914:	beq	3d9a0 <fputs@plt+0x342a0>
   3d918:	movw	r3, #3424	; 0xd60
   3d91c:	movt	r3, #7
   3d920:	ldr	r3, [r3]
   3d924:	ldr	r0, [r3, #56]	; 0x38
   3d928:	bl	3d394 <fputs@plt+0x33c94>
   3d92c:	b	3d8c0 <fputs@plt+0x341c0>
   3d930:	movw	r3, #14944	; 0x3a60
   3d934:	movt	r3, #7
   3d938:	ldr	r0, [r3, #4]
   3d93c:	cmp	r0, #1
   3d940:	ble	3d9c4 <fputs@plt+0x342c4>
   3d944:	ldr	r3, [r3, #8]
   3d948:	ldr	r2, [r3, #4]
   3d94c:	cmp	r2, #0
   3d950:	beq	3d9c4 <fputs@plt+0x342c4>
   3d954:	add	r3, r3, #4
   3d958:	mov	r4, #1
   3d95c:	b	3d96c <fputs@plt+0x3426c>
   3d960:	ldr	r2, [r3, #4]!
   3d964:	cmp	r2, #0
   3d968:	beq	3d978 <fputs@plt+0x34278>
   3d96c:	add	r4, r4, #1
   3d970:	cmp	r4, r0
   3d974:	bne	3d960 <fputs@plt+0x34260>
   3d978:	movw	r3, #20012	; 0x4e2c
   3d97c:	movt	r3, #7
   3d980:	mov	r1, r6
   3d984:	mov	r0, r4
   3d988:	ldr	r2, [r3]
   3d98c:	bl	3d298 <fputs@plt+0x33b98>
   3d990:	cmp	r0, #0
   3d994:	bne	3d8a8 <fputs@plt+0x341a8>
   3d998:	mvn	r0, #0
   3d99c:	b	3d8c0 <fputs@plt+0x341c0>
   3d9a0:	movw	r1, #18728	; 0x4928
   3d9a4:	movt	r1, #7
   3d9a8:	movw	r0, #49728	; 0xc240
   3d9ac:	movt	r0, #4
   3d9b0:	mov	r2, r1
   3d9b4:	mov	r3, r1
   3d9b8:	bl	21c14 <fputs@plt+0x18514>
   3d9bc:	mvn	r0, #0
   3d9c0:	b	3d8c0 <fputs@plt+0x341c0>
   3d9c4:	mov	r4, #1
   3d9c8:	b	3d978 <fputs@plt+0x34278>
   3d9cc:	bl	95d4 <__stack_chk_fail@plt>
   3d9d0:	push	{r3, lr}
   3d9d4:	bl	3d850 <fputs@plt+0x34150>
   3d9d8:	cmp	r0, #0
   3d9dc:	movwge	r3, #45492	; 0xb1b4
   3d9e0:	movtge	r3, #6
   3d9e4:	strge	r0, [r3, #8]
   3d9e8:	pop	{r3, lr}
   3d9ec:	b	27424 <fputs@plt+0x1dd24>
   3d9f0:	push	{r3, lr}
   3d9f4:	bl	3d850 <fputs@plt+0x34150>
   3d9f8:	subs	r2, r0, #0
   3d9fc:	blt	3da20 <fputs@plt+0x34320>
   3da00:	movw	r3, #14944	; 0x3a60
   3da04:	movt	r3, #7
   3da08:	mov	r0, #2
   3da0c:	ldr	r3, [r3, #8]
   3da10:	ldr	r3, [r3, r2, lsl #2]
   3da14:	ldr	r1, [r3, #20]
   3da18:	pop	{r3, lr}
   3da1c:	b	299f4 <fputs@plt+0x202f4>
   3da20:	pop	{r3, lr}
   3da24:	b	27424 <fputs@plt+0x1dd24>
   3da28:	push	{r4, r5, r6, r7, r8, r9, lr}
   3da2c:	movw	r8, #3232	; 0xca0
   3da30:	movt	r8, #7
   3da34:	sub	sp, sp, #28
   3da38:	ldr	r3, [r8]
   3da3c:	str	r3, [sp, #20]
   3da40:	bl	3d850 <fputs@plt+0x34150>
   3da44:	cmp	r0, #0
   3da48:	blt	3db5c <fputs@plt+0x3445c>
   3da4c:	movw	r3, #14944	; 0x3a60
   3da50:	movt	r3, #7
   3da54:	movw	r4, #3776	; 0xec0
   3da58:	movt	r4, #7
   3da5c:	ldr	r2, [r3, #8]
   3da60:	ldr	r3, [r4, #20]
   3da64:	ldr	r2, [r2, r0, lsl #2]
   3da68:	bic	r1, r3, #16
   3da6c:	cmp	r1, #13
   3da70:	ldr	r5, [r2, #20]
   3da74:	movne	r6, #32
   3da78:	movne	r7, #0
   3da7c:	beq	3db5c <fputs@plt+0x3445c>
   3da80:	cmp	r3, #19
   3da84:	beq	3db40 <fputs@plt+0x34440>
   3da88:	cmp	r3, #25
   3da8c:	beq	3db40 <fputs@plt+0x34440>
   3da90:	mov	r1, #1
   3da94:	movw	r0, #3776	; 0xec0
   3da98:	movt	r0, #7
   3da9c:	bl	22478 <fputs@plt+0x18d78>
   3daa0:	mov	r1, r5
   3daa4:	mov	r9, r0
   3daa8:	add	r0, sp, #8
   3daac:	bl	49bc4 <_ZdlPv@@Base+0xb74>
   3dab0:	ldr	r3, [sp, #12]
   3dab4:	ldr	r2, [sp, #16]
   3dab8:	cmp	r3, r2
   3dabc:	bge	3db88 <fputs@plt+0x34488>
   3dac0:	ldr	r2, [sp, #8]
   3dac4:	add	r1, r3, #1
   3dac8:	add	r0, sp, #8
   3dacc:	str	r1, [sp, #12]
   3dad0:	strb	r6, [r2, r3]
   3dad4:	ldr	r1, [r9, #60]	; 0x3c
   3dad8:	bl	49e30 <_ZdlPv@@Base+0xde0>
   3dadc:	ldr	r3, [sp, #12]
   3dae0:	ldr	r2, [sp, #16]
   3dae4:	cmp	r3, r2
   3dae8:	bge	3db78 <fputs@plt+0x34478>
   3daec:	ldr	r1, [sp, #8]
   3daf0:	add	r2, r3, #1
   3daf4:	str	r2, [sp, #12]
   3daf8:	add	r0, sp, #4
   3dafc:	mov	r2, #0
   3db00:	strb	r7, [r1, r3]
   3db04:	ldr	r1, [sp, #8]
   3db08:	bl	4a4a0 <_ZdlPv@@Base+0x1450>
   3db0c:	ldr	r0, [sp, #4]
   3db10:	bl	2221c <fputs@plt+0x18b1c>
   3db14:	cmp	r0, #0
   3db18:	beq	3db98 <fputs@plt+0x34498>
   3db1c:	mov	r1, #0
   3db20:	bl	21df4 <fputs@plt+0x186f4>
   3db24:	subs	r3, r0, #0
   3db28:	beq	3db38 <fputs@plt+0x34438>
   3db2c:	ldr	r3, [r3]
   3db30:	ldr	r3, [r3, #4]
   3db34:	blx	r3
   3db38:	add	r0, sp, #8
   3db3c:	bl	49cb0 <_ZdlPv@@Base+0xc60>
   3db40:	movw	r0, #3776	; 0xec0
   3db44:	movt	r0, #7
   3db48:	bl	2304c <fputs@plt+0x1994c>
   3db4c:	ldr	r3, [r4, #20]
   3db50:	bic	r2, r3, #16
   3db54:	cmp	r2, #13
   3db58:	bne	3da80 <fputs@plt+0x34380>
   3db5c:	bl	27424 <fputs@plt+0x1dd24>
   3db60:	ldr	r2, [sp, #20]
   3db64:	ldr	r3, [r8]
   3db68:	cmp	r2, r3
   3db6c:	bne	3dbb0 <fputs@plt+0x344b0>
   3db70:	add	sp, sp, #28
   3db74:	pop	{r4, r5, r6, r7, r8, r9, pc}
   3db78:	add	r0, sp, #8
   3db7c:	bl	49dfc <_ZdlPv@@Base+0xdac>
   3db80:	ldr	r3, [sp, #12]
   3db84:	b	3daec <fputs@plt+0x343ec>
   3db88:	add	r0, sp, #8
   3db8c:	bl	49dfc <_ZdlPv@@Base+0xdac>
   3db90:	ldr	r3, [sp, #12]
   3db94:	b	3dac0 <fputs@plt+0x343c0>
   3db98:	add	r0, sp, #8
   3db9c:	bl	49cb0 <_ZdlPv@@Base+0xc60>
   3dba0:	b	3db5c <fputs@plt+0x3445c>
   3dba4:	add	r0, sp, #8
   3dba8:	bl	49cb0 <_ZdlPv@@Base+0xc60>
   3dbac:	bl	9460 <__cxa_end_cleanup@plt>
   3dbb0:	bl	95d4 <__stack_chk_fail@plt>
   3dbb4:	push	{r4, r5, r6, lr}
   3dbb8:	mov	r5, r0
   3dbbc:	ldr	r0, [r0]
   3dbc0:	mov	r3, #0
   3dbc4:	str	r3, [r5]
   3dbc8:	cmp	r0, r3
   3dbcc:	beq	3dbe4 <fputs@plt+0x344e4>
   3dbd0:	ldr	r4, [r0, #4]
   3dbd4:	bl	49050 <_ZdlPv@@Base>
   3dbd8:	cmp	r4, #0
   3dbdc:	mov	r0, r4
   3dbe0:	bne	3dbd0 <fputs@plt+0x344d0>
   3dbe4:	mov	r6, #0
   3dbe8:	b	3dbf8 <fputs@plt+0x344f8>
   3dbec:	bl	3d850 <fputs@plt+0x34150>
   3dbf0:	subs	r4, r0, #0
   3dbf4:	bge	3dc08 <fputs@plt+0x34508>
   3dbf8:	bl	25d70 <fputs@plt+0x1c670>
   3dbfc:	cmp	r0, #0
   3dc00:	bne	3dbec <fputs@plt+0x344ec>
   3dc04:	pop	{r4, r5, r6, pc}
   3dc08:	mov	r0, #8
   3dc0c:	bl	49000 <_Znwj@@Base>
   3dc10:	stm	r0, {r4, r6}
   3dc14:	str	r0, [r5]
   3dc18:	add	r5, r0, #4
   3dc1c:	b	3dbf8 <fputs@plt+0x344f8>
   3dc20:	push	{r3, lr}
   3dc24:	ldr	r0, [pc, #8]	; 3dc34 <fputs@plt+0x34534>
   3dc28:	bl	3dbb4 <fputs@plt+0x344b4>
   3dc2c:	pop	{r3, lr}
   3dc30:	b	27424 <fputs@plt+0x1dd24>
   3dc34:	andeq	r3, r7, ip, lsl #22
   3dc38:	push	{r3, lr}
   3dc3c:	bl	3d850 <fputs@plt+0x34150>
   3dc40:	cmp	r0, #0
   3dc44:	blt	3dc60 <fputs@plt+0x34560>
   3dc48:	movw	r3, #14944	; 0x3a60
   3dc4c:	movt	r3, #7
   3dc50:	ldr	r3, [r3, #8]
   3dc54:	ldr	r0, [r3, r0, lsl #2]
   3dc58:	add	r0, r0, #80	; 0x50
   3dc5c:	bl	3dbb4 <fputs@plt+0x344b4>
   3dc60:	pop	{r3, lr}
   3dc64:	b	27424 <fputs@plt+0x1dd24>
   3dc68:	push	{r4, r5, r6, lr}
   3dc6c:	movw	r4, #3232	; 0xca0
   3dc70:	movt	r4, #7
   3dc74:	sub	sp, sp, #16
   3dc78:	ldr	r3, [r4]
   3dc7c:	str	r3, [sp, #12]
   3dc80:	bl	3d850 <fputs@plt+0x34150>
   3dc84:	subs	r6, r0, #0
   3dc88:	blt	3dcc4 <fputs@plt+0x345c4>
   3dc8c:	movw	r5, #14944	; 0x3a60
   3dc90:	movt	r5, #7
   3dc94:	ldr	r3, [r5, #8]
   3dc98:	ldr	r3, [r3, r6, lsl #2]
   3dc9c:	ldr	r3, [r3, #28]
   3dca0:	cmp	r3, #0
   3dca4:	beq	3dd30 <fputs@plt+0x34630>
   3dca8:	bl	25d70 <fputs@plt+0x1c670>
   3dcac:	cmp	r0, #0
   3dcb0:	bne	3dce0 <fputs@plt+0x345e0>
   3dcb4:	ldr	r3, [r5, #8]
   3dcb8:	mov	r1, #0
   3dcbc:	ldr	r0, [r3, r6, lsl #2]
   3dcc0:	bl	363d4 <fputs@plt+0x2ccd4>
   3dcc4:	bl	27424 <fputs@plt+0x1dd24>
   3dcc8:	ldr	r2, [sp, #12]
   3dccc:	ldr	r3, [r4]
   3dcd0:	cmp	r2, r3
   3dcd4:	bne	3dd54 <fputs@plt+0x34654>
   3dcd8:	add	sp, sp, #16
   3dcdc:	pop	{r4, r5, r6, pc}
   3dce0:	add	r0, sp, #8
   3dce4:	bl	41cf8 <fputs@plt+0x385f8>
   3dce8:	cmp	r0, #0
   3dcec:	beq	3dcb4 <fputs@plt+0x345b4>
   3dcf0:	ldr	r1, [sp, #8]
   3dcf4:	cmp	r1, #0
   3dcf8:	blt	3dd0c <fputs@plt+0x3460c>
   3dcfc:	ldr	r3, [r5, #8]
   3dd00:	ldr	r0, [r3, r6, lsl #2]
   3dd04:	bl	363d4 <fputs@plt+0x2ccd4>
   3dd08:	b	3dcc4 <fputs@plt+0x345c4>
   3dd0c:	movw	r2, #18728	; 0x4928
   3dd10:	movt	r2, #7
   3dd14:	movw	r1, #7832	; 0x1e98
   3dd18:	str	r2, [sp]
   3dd1c:	movt	r1, #5
   3dd20:	mov	r3, r2
   3dd24:	mov	r0, #131072	; 0x20000
   3dd28:	bl	21ba4 <fputs@plt+0x184a4>
   3dd2c:	b	3dcc4 <fputs@plt+0x345c4>
   3dd30:	movw	r2, #18728	; 0x4928
   3dd34:	movt	r2, #7
   3dd38:	movw	r1, #7796	; 0x1e74
   3dd3c:	str	r2, [sp]
   3dd40:	movt	r1, #5
   3dd44:	mov	r3, r2
   3dd48:	mov	r0, #131072	; 0x20000
   3dd4c:	bl	21ba4 <fputs@plt+0x184a4>
   3dd50:	b	3dcc4 <fputs@plt+0x345c4>
   3dd54:	bl	95d4 <__stack_chk_fail@plt>
   3dd58:	push	{r4, r5, r6, lr}
   3dd5c:	movw	r4, #3232	; 0xca0
   3dd60:	movt	r4, #7
   3dd64:	sub	sp, sp, #16
   3dd68:	ldr	r3, [r4]
   3dd6c:	str	r3, [sp, #12]
   3dd70:	bl	3d850 <fputs@plt+0x34150>
   3dd74:	subs	r5, r0, #0
   3dd78:	blt	3dda8 <fputs@plt+0x346a8>
   3dd7c:	bl	25d70 <fputs@plt+0x1c670>
   3dd80:	cmp	r0, #0
   3dd84:	bne	3ddc4 <fputs@plt+0x346c4>
   3dd88:	movw	r3, #14944	; 0x3a60
   3dd8c:	movt	r3, #7
   3dd90:	ldr	r3, [r3, #8]
   3dd94:	ldr	r3, [r3, r5, lsl #2]
   3dd98:	ldrb	r2, [r3, #32]
   3dd9c:	cmp	r2, #0
   3dda0:	strbne	r0, [r3, #32]
   3dda4:	strne	r0, [r3]
   3dda8:	bl	27424 <fputs@plt+0x1dd24>
   3ddac:	ldr	r2, [sp, #12]
   3ddb0:	ldr	r3, [r4]
   3ddb4:	cmp	r2, r3
   3ddb8:	bne	3def8 <fputs@plt+0x347f8>
   3ddbc:	add	sp, sp, #16
   3ddc0:	pop	{r4, r5, r6, pc}
   3ddc4:	movw	r0, #3776	; 0xec0
   3ddc8:	mov	r1, #0
   3ddcc:	movt	r0, #7
   3ddd0:	bl	1d11c <fputs@plt+0x13a1c>
   3ddd4:	cmp	r0, #0
   3ddd8:	beq	3de10 <fputs@plt+0x34710>
   3dddc:	bl	3d850 <fputs@plt+0x34150>
   3dde0:	subs	r6, r0, #0
   3dde4:	blt	3dda8 <fputs@plt+0x346a8>
   3dde8:	bl	25d70 <fputs@plt+0x1c670>
   3ddec:	cmp	r0, #0
   3ddf0:	bne	3dea8 <fputs@plt+0x347a8>
   3ddf4:	movw	r3, #14944	; 0x3a60
   3ddf8:	movt	r3, #7
   3ddfc:	mov	r1, r5
   3de00:	ldr	r3, [r3, #8]
   3de04:	ldr	r0, [r3, r6, lsl #2]
   3de08:	bl	364fc <fputs@plt+0x2cdfc>
   3de0c:	b	3dda8 <fputs@plt+0x346a8>
   3de10:	add	r0, sp, #4
   3de14:	mov	r1, #117	; 0x75
   3de18:	bl	41c80 <fputs@plt+0x38580>
   3de1c:	cmp	r0, #0
   3de20:	beq	3de80 <fputs@plt+0x34780>
   3de24:	ldr	r1, [sp, #4]
   3de28:	cmp	r1, #0
   3de2c:	ble	3de80 <fputs@plt+0x34780>
   3de30:	movw	r3, #14944	; 0x3a60
   3de34:	movt	r3, #7
   3de38:	sub	r1, r1, #1
   3de3c:	add	r0, sp, #8
   3de40:	ldr	r3, [r3, #8]
   3de44:	ldr	r5, [r3, r5, lsl #2]
   3de48:	bl	408ac <fputs@plt+0x371ac>
   3de4c:	ldr	r3, [sp, #8]
   3de50:	ldrb	r2, [r5, #32]
   3de54:	cmp	r2, #0
   3de58:	beq	3de68 <fputs@plt+0x34768>
   3de5c:	ldr	r2, [r5, #36]	; 0x24
   3de60:	cmp	r2, r3
   3de64:	beq	3dda8 <fputs@plt+0x346a8>
   3de68:	str	r3, [r5, #36]	; 0x24
   3de6c:	mov	r2, #1
   3de70:	mov	r3, #0
   3de74:	strb	r2, [r5, #32]
   3de78:	str	r3, [r5]
   3de7c:	b	3dda8 <fputs@plt+0x346a8>
   3de80:	movw	r3, #14944	; 0x3a60
   3de84:	movt	r3, #7
   3de88:	ldr	r3, [r3, #8]
   3de8c:	ldr	r3, [r3, r5, lsl #2]
   3de90:	ldrb	r2, [r3, #32]
   3de94:	cmp	r2, #0
   3de98:	movne	r2, #0
   3de9c:	strbne	r2, [r3, #32]
   3dea0:	strne	r2, [r3]
   3dea4:	b	3dda8 <fputs@plt+0x346a8>
   3dea8:	add	r0, sp, #4
   3deac:	mov	r1, #117	; 0x75
   3deb0:	bl	41c80 <fputs@plt+0x38580>
   3deb4:	cmp	r0, #0
   3deb8:	beq	3ddf4 <fputs@plt+0x346f4>
   3debc:	ldr	r1, [sp, #4]
   3dec0:	cmp	r1, #0
   3dec4:	ble	3ddf4 <fputs@plt+0x346f4>
   3dec8:	movw	r3, #14944	; 0x3a60
   3decc:	movt	r3, #7
   3ded0:	sub	r1, r1, #1
   3ded4:	add	r0, sp, #8
   3ded8:	ldr	r3, [r3, #8]
   3dedc:	ldr	r6, [r3, r6, lsl #2]
   3dee0:	bl	408ac <fputs@plt+0x371ac>
   3dee4:	mov	r1, r5
   3dee8:	ldr	r2, [sp, #8]
   3deec:	mov	r0, r6
   3def0:	bl	3647c <fputs@plt+0x2cd7c>
   3def4:	b	3dda8 <fputs@plt+0x346a8>
   3def8:	bl	95d4 <__stack_chk_fail@plt>
   3defc:	push	{r4, r5, lr}
   3df00:	movw	r4, #3232	; 0xca0
   3df04:	movt	r4, #7
   3df08:	sub	sp, sp, #20
   3df0c:	ldr	r3, [r4]
   3df10:	str	r3, [sp, #12]
   3df14:	bl	3d850 <fputs@plt+0x34150>
   3df18:	subs	r5, r0, #0
   3df1c:	blt	3df48 <fputs@plt+0x34848>
   3df20:	bl	25d70 <fputs@plt+0x1c670>
   3df24:	cmp	r0, #0
   3df28:	bne	3df78 <fputs@plt+0x34878>
   3df2c:	movw	r3, #14944	; 0x3a60
   3df30:	movt	r3, #7
   3df34:	ldr	r3, [r3, #8]
   3df38:	ldr	r3, [r3, r5, lsl #2]
   3df3c:	ldr	r2, [r3, #60]	; 0x3c
   3df40:	cmp	r2, #0
   3df44:	bne	3df64 <fputs@plt+0x34864>
   3df48:	bl	27424 <fputs@plt+0x1dd24>
   3df4c:	ldr	r2, [sp, #12]
   3df50:	ldr	r3, [r4]
   3df54:	cmp	r2, r3
   3df58:	bne	3e064 <fputs@plt+0x34964>
   3df5c:	add	sp, sp, #20
   3df60:	pop	{r4, r5, pc}
   3df64:	mov	r2, #0
   3df68:	str	r2, [r3]
   3df6c:	str	r2, [r3, #60]	; 0x3c
   3df70:	str	r2, [r3, #64]	; 0x40
   3df74:	b	3df48 <fputs@plt+0x34848>
   3df78:	add	r0, sp, #4
   3df7c:	bl	41cf8 <fputs@plt+0x385f8>
   3df80:	cmp	r0, #0
   3df84:	beq	3df2c <fputs@plt+0x3482c>
   3df88:	bl	25d70 <fputs@plt+0x1c670>
   3df8c:	cmp	r0, #0
   3df90:	bne	3dfcc <fputs@plt+0x348cc>
   3df94:	movw	r3, #14944	; 0x3a60
   3df98:	movt	r3, #7
   3df9c:	ldr	r2, [sp, #4]
   3dfa0:	ldr	r3, [r3, #8]
   3dfa4:	ldr	r3, [r3, r5, lsl #2]
   3dfa8:	ldr	r1, [r3, #60]	; 0x3c
   3dfac:	cmp	r1, #1
   3dfb0:	beq	3e044 <fputs@plt+0x34944>
   3dfb4:	str	r2, [r3, #64]	; 0x40
   3dfb8:	mov	r1, #0
   3dfbc:	mov	r2, #1
   3dfc0:	str	r1, [r3]
   3dfc4:	str	r2, [r3, #60]	; 0x3c
   3dfc8:	b	3df48 <fputs@plt+0x34848>
   3dfcc:	add	r0, sp, #8
   3dfd0:	mov	r1, #122	; 0x7a
   3dfd4:	bl	41c80 <fputs@plt+0x38580>
   3dfd8:	cmp	r0, #0
   3dfdc:	beq	3df94 <fputs@plt+0x34894>
   3dfe0:	movw	r3, #14944	; 0x3a60
   3dfe4:	movt	r3, #7
   3dfe8:	movw	r2, #15128	; 0x3b18
   3dfec:	movt	r2, #7
   3dff0:	ldr	lr, [r3, #8]
   3dff4:	movw	r3, #15132	; 0x3b1c
   3dff8:	ldr	r2, [r2]
   3dffc:	movt	r3, #7
   3e000:	ldr	r0, [sp, #8]
   3e004:	mov	r1, #2592	; 0xa20
   3e008:	ldr	ip, [sp, #4]
   3e00c:	ldr	r5, [lr, r5, lsl #2]
   3e010:	mul	r2, r1, r2
   3e014:	ldr	r1, [r3]
   3e018:	mul	r0, ip, r0
   3e01c:	bl	40724 <fputs@plt+0x37024>
   3e020:	ldr	r3, [r5, #60]	; 0x3c
   3e024:	cmp	r3, #2
   3e028:	beq	3e054 <fputs@plt+0x34954>
   3e02c:	mov	r2, #0
   3e030:	mov	r3, #2
   3e034:	str	r0, [r5, #64]	; 0x40
   3e038:	str	r2, [r5]
   3e03c:	str	r3, [r5, #60]	; 0x3c
   3e040:	b	3df48 <fputs@plt+0x34848>
   3e044:	ldr	r1, [r3, #64]	; 0x40
   3e048:	cmp	r2, r1
   3e04c:	bne	3dfb4 <fputs@plt+0x348b4>
   3e050:	b	3df48 <fputs@plt+0x34848>
   3e054:	ldr	r3, [r5, #64]	; 0x40
   3e058:	cmp	r0, r3
   3e05c:	bne	3e02c <fputs@plt+0x3492c>
   3e060:	b	3df48 <fputs@plt+0x34848>
   3e064:	bl	95d4 <__stack_chk_fail@plt>
   3e068:	cmp	r0, #0
   3e06c:	blt	3e098 <fputs@plt+0x34998>
   3e070:	movw	r3, #14944	; 0x3a60
   3e074:	movt	r3, #7
   3e078:	ldr	r2, [r3, #4]
   3e07c:	cmp	r0, r2
   3e080:	bge	3e098 <fputs@plt+0x34998>
   3e084:	ldr	r3, [r3, #8]
   3e088:	ldr	r0, [r3, r0, lsl #2]
   3e08c:	adds	r0, r0, #0
   3e090:	movne	r0, #1
   3e094:	bx	lr
   3e098:	mov	r0, #0
   3e09c:	bx	lr
   3e0a0:	cmp	r0, #0
   3e0a4:	blt	3e0f4 <fputs@plt+0x349f4>
   3e0a8:	movw	r3, #14944	; 0x3a60
   3e0ac:	movt	r3, #7
   3e0b0:	ldr	r2, [r3, #4]
   3e0b4:	cmp	r0, r2
   3e0b8:	bge	3e0f4 <fputs@plt+0x349f4>
   3e0bc:	ldr	r3, [r3, #8]
   3e0c0:	ldr	r3, [r3, r0, lsl #2]
   3e0c4:	cmp	r3, #0
   3e0c8:	beq	3e0fc <fputs@plt+0x349fc>
   3e0cc:	ldrb	r0, [r3, #32]
   3e0d0:	cmp	r0, #0
   3e0d4:	bxeq	lr
   3e0d8:	movw	r2, #45508	; 0xb1c4
   3e0dc:	movt	r2, #6
   3e0e0:	ldr	r0, [r3, #36]	; 0x24
   3e0e4:	ldr	r3, [r2]
   3e0e8:	mul	r0, r0, r3
   3e0ec:	add	r0, r0, #1
   3e0f0:	bx	lr
   3e0f4:	mov	r0, #0
   3e0f8:	bx	lr
   3e0fc:	mov	r0, r3
   3e100:	bx	lr
   3e104:	push	{r4, r5, lr}
   3e108:	movw	r4, #3232	; 0xca0
   3e10c:	movt	r4, #7
   3e110:	sub	sp, sp, #20
   3e114:	mov	r5, r0
   3e118:	ldr	r0, [r0, #56]	; 0x38
   3e11c:	ldr	r3, [r4]
   3e120:	ldr	r1, [r5, #48]	; 0x30
   3e124:	str	r3, [sp, #12]
   3e128:	bl	3d394 <fputs@plt+0x33c94>
   3e12c:	ldr	r1, [r5, #24]
   3e130:	str	r1, [sp, #4]
   3e134:	cmp	r0, #0
   3e138:	blt	3e16c <fputs@plt+0x34a6c>
   3e13c:	movw	r3, #14944	; 0x3a60
   3e140:	movt	r3, #7
   3e144:	ldr	r2, [r3, #4]
   3e148:	cmp	r2, r0
   3e14c:	ble	3e16c <fputs@plt+0x34a6c>
   3e150:	ldr	r3, [r3, #8]
   3e154:	ldr	r0, [r3, r0, lsl #2]
   3e158:	cmp	r0, #0
   3e15c:	beq	3e16c <fputs@plt+0x34a6c>
   3e160:	ldr	r2, [r5, #60]	; 0x3c
   3e164:	bl	36624 <fputs@plt+0x2cf24>
   3e168:	b	3e1a0 <fputs@plt+0x34aa0>
   3e16c:	add	r0, sp, #4
   3e170:	bl	10a94 <fputs@plt+0x7394>
   3e174:	movw	r3, #21846	; 0x5556
   3e178:	movt	r3, #21845	; 0x5555
   3e17c:	ldr	r1, [r5, #60]	; 0x3c
   3e180:	mov	r2, #12
   3e184:	smull	ip, r3, r3, r0
   3e188:	sub	r0, r3, r0, asr #31
   3e18c:	bl	40724 <fputs@plt+0x37024>
   3e190:	mov	r1, r0
   3e194:	add	r0, sp, #8
   3e198:	bl	408ac <fputs@plt+0x371ac>
   3e19c:	ldr	r0, [sp, #8]
   3e1a0:	ldr	r2, [sp, #12]
   3e1a4:	ldr	r3, [r4]
   3e1a8:	cmp	r2, r3
   3e1ac:	bne	3e1b8 <fputs@plt+0x34ab8>
   3e1b0:	add	sp, sp, #20
   3e1b4:	pop	{r4, r5, pc}
   3e1b8:	bl	95d4 <__stack_chk_fail@plt>
   3e1bc:	push	{r4, r5, lr}
   3e1c0:	movw	r4, #3232	; 0xca0
   3e1c4:	movt	r4, #7
   3e1c8:	sub	sp, sp, #20
   3e1cc:	mov	r5, r0
   3e1d0:	ldr	r0, [r0, #56]	; 0x38
   3e1d4:	ldr	r3, [r4]
   3e1d8:	ldr	r1, [r5, #48]	; 0x30
   3e1dc:	str	r3, [sp, #12]
   3e1e0:	bl	3d394 <fputs@plt+0x33c94>
   3e1e4:	ldr	r1, [r5, #24]
   3e1e8:	str	r1, [sp, #4]
   3e1ec:	cmp	r0, #0
   3e1f0:	blt	3e224 <fputs@plt+0x34b24>
   3e1f4:	movw	r3, #14944	; 0x3a60
   3e1f8:	movt	r3, #7
   3e1fc:	ldr	r2, [r3, #4]
   3e200:	cmp	r2, r0
   3e204:	ble	3e224 <fputs@plt+0x34b24>
   3e208:	ldr	r3, [r3, #8]
   3e20c:	ldr	r0, [r3, r0, lsl #2]
   3e210:	cmp	r0, #0
   3e214:	beq	3e224 <fputs@plt+0x34b24>
   3e218:	ldr	r2, [r5, #64]	; 0x40
   3e21c:	bl	36624 <fputs@plt+0x2cf24>
   3e220:	b	3e258 <fputs@plt+0x34b58>
   3e224:	add	r0, sp, #4
   3e228:	bl	10a94 <fputs@plt+0x7394>
   3e22c:	movw	r3, #21846	; 0x5556
   3e230:	movt	r3, #21845	; 0x5555
   3e234:	ldr	r1, [r5, #64]	; 0x40
   3e238:	mov	r2, #12
   3e23c:	smull	ip, r3, r3, r0
   3e240:	sub	r0, r3, r0, asr #31
   3e244:	bl	40724 <fputs@plt+0x37024>
   3e248:	mov	r1, r0
   3e24c:	add	r0, sp, #8
   3e250:	bl	408ac <fputs@plt+0x371ac>
   3e254:	ldr	r0, [sp, #8]
   3e258:	ldr	r2, [sp, #12]
   3e25c:	ldr	r3, [r4]
   3e260:	cmp	r2, r3
   3e264:	bne	3e270 <fputs@plt+0x34b70>
   3e268:	add	sp, sp, #20
   3e26c:	pop	{r4, r5, pc}
   3e270:	bl	95d4 <__stack_chk_fail@plt>
   3e274:	push	{r4, r5, lr}
   3e278:	movw	r4, #3232	; 0xca0
   3e27c:	movt	r4, #7
   3e280:	mov	r5, r0
   3e284:	sub	sp, sp, #12
   3e288:	ldr	r1, [r5, #48]	; 0x30
   3e28c:	ldr	r3, [r4]
   3e290:	ldr	r0, [r0, #56]	; 0x38
   3e294:	str	r3, [sp, #4]
   3e298:	bl	3d394 <fputs@plt+0x33c94>
   3e29c:	ldr	r1, [r5, #24]
   3e2a0:	cmp	r0, #0
   3e2a4:	blt	3e2d4 <fputs@plt+0x34bd4>
   3e2a8:	movw	r3, #14944	; 0x3a60
   3e2ac:	movt	r3, #7
   3e2b0:	ldr	r2, [r3, #4]
   3e2b4:	cmp	r2, r0
   3e2b8:	ble	3e2d4 <fputs@plt+0x34bd4>
   3e2bc:	ldr	r3, [r3, #8]
   3e2c0:	ldr	r0, [r3, r0, lsl #2]
   3e2c4:	cmp	r0, #0
   3e2c8:	beq	3e2d4 <fputs@plt+0x34bd4>
   3e2cc:	bl	367a4 <fputs@plt+0x2d0a4>
   3e2d0:	b	3e2e4 <fputs@plt+0x34be4>
   3e2d4:	mov	r0, sp
   3e2d8:	mov	r1, #0
   3e2dc:	bl	408ac <fputs@plt+0x371ac>
   3e2e0:	ldr	r0, [sp]
   3e2e4:	ldr	r2, [sp, #4]
   3e2e8:	ldr	r3, [r4]
   3e2ec:	cmp	r2, r3
   3e2f0:	bne	3e2fc <fputs@plt+0x34bfc>
   3e2f4:	add	sp, sp, #12
   3e2f8:	pop	{r4, r5, pc}
   3e2fc:	bl	95d4 <__stack_chk_fail@plt>
   3e300:	push	{r4, r5, lr}
   3e304:	movw	r4, #3232	; 0xca0
   3e308:	movt	r4, #7
   3e30c:	mov	r5, r0
   3e310:	sub	sp, sp, #12
   3e314:	ldr	r1, [r5, #48]	; 0x30
   3e318:	ldr	r3, [r4]
   3e31c:	ldr	r0, [r0, #56]	; 0x38
   3e320:	str	r3, [sp, #4]
   3e324:	bl	3d394 <fputs@plt+0x33c94>
   3e328:	ldr	r1, [r5, #24]
   3e32c:	cmp	r0, #0
   3e330:	blt	3e360 <fputs@plt+0x34c60>
   3e334:	movw	r3, #14944	; 0x3a60
   3e338:	movt	r3, #7
   3e33c:	ldr	r2, [r3, #4]
   3e340:	cmp	r2, r0
   3e344:	ble	3e360 <fputs@plt+0x34c60>
   3e348:	ldr	r3, [r3, #8]
   3e34c:	ldr	r0, [r3, r0, lsl #2]
   3e350:	cmp	r0, #0
   3e354:	beq	3e360 <fputs@plt+0x34c60>
   3e358:	bl	366e8 <fputs@plt+0x2cfe8>
   3e35c:	b	3e370 <fputs@plt+0x34c70>
   3e360:	mov	r0, sp
   3e364:	mov	r1, #0
   3e368:	bl	408ac <fputs@plt+0x371ac>
   3e36c:	ldr	r0, [sp]
   3e370:	ldr	r2, [sp, #4]
   3e374:	ldr	r3, [r4]
   3e378:	cmp	r2, r3
   3e37c:	bne	3e388 <fputs@plt+0x34c88>
   3e380:	add	sp, sp, #12
   3e384:	pop	{r4, r5, pc}
   3e388:	bl	95d4 <__stack_chk_fail@plt>
   3e38c:	mov	r2, #0
   3e390:	str	r2, [r0]
   3e394:	str	r2, [r0, #8]
   3e398:	str	r2, [r0, #16]
   3e39c:	bx	lr
   3e3a0:	push	{r4}		; (str r4, [sp, #-4]!)
   3e3a4:	ldr	r4, [sp, #4]
   3e3a8:	str	r1, [r0, #4]
   3e3ac:	mov	r1, #1
   3e3b0:	str	r2, [r0, #8]
   3e3b4:	str	r4, [r0, #16]
   3e3b8:	str	r3, [r0, #12]
   3e3bc:	str	r1, [r0]
   3e3c0:	pop	{r4}		; (ldr r4, [sp], #4)
   3e3c4:	bx	lr
   3e3c8:	ldr	r2, [r0]
   3e3cc:	mov	r3, r0
   3e3d0:	ldr	r0, [r1]
   3e3d4:	cmp	r2, #0
   3e3d8:	beq	3e3fc <fputs@plt+0x34cfc>
   3e3dc:	cmp	r0, #0
   3e3e0:	bxeq	lr
   3e3e4:	ldr	r0, [r3, #4]
   3e3e8:	ldr	r2, [r1, #4]
   3e3ec:	cmp	r0, r2
   3e3f0:	beq	3e408 <fputs@plt+0x34d08>
   3e3f4:	mov	r0, #0
   3e3f8:	bx	lr
   3e3fc:	rsbs	r0, r0, #1
   3e400:	movcc	r0, #0
   3e404:	bx	lr
   3e408:	ldr	r0, [r3, #8]
   3e40c:	ldr	r2, [r1, #8]
   3e410:	cmp	r0, r2
   3e414:	bne	3e3f4 <fputs@plt+0x34cf4>
   3e418:	ldr	r0, [r3, #12]
   3e41c:	ldr	r2, [r1, #12]
   3e420:	cmp	r0, r2
   3e424:	bne	3e3f4 <fputs@plt+0x34cf4>
   3e428:	ldr	r0, [r3, #16]
   3e42c:	ldr	r3, [r1, #16]
   3e430:	subs	r3, r0, r3
   3e434:	rsbs	r0, r3, #0
   3e438:	adcs	r0, r0, r3
   3e43c:	bx	lr
   3e440:	ldr	r3, [r0]
   3e444:	cmp	r3, #0
   3e448:	beq	3e470 <fputs@plt+0x34d70>
   3e44c:	ldr	r3, [r1]
   3e450:	cmp	r3, #0
   3e454:	beq	3e468 <fputs@plt+0x34d68>
   3e458:	ldr	r2, [r0, #4]
   3e45c:	ldr	r3, [r1, #4]
   3e460:	cmp	r2, r3
   3e464:	beq	3e478 <fputs@plt+0x34d78>
   3e468:	mov	r0, #1
   3e46c:	bx	lr
   3e470:	ldr	r0, [r1]
   3e474:	bx	lr
   3e478:	ldr	r2, [r0, #8]
   3e47c:	ldr	r3, [r1, #8]
   3e480:	cmp	r2, r3
   3e484:	bne	3e468 <fputs@plt+0x34d68>
   3e488:	ldr	r2, [r0, #12]
   3e48c:	ldr	r3, [r1, #12]
   3e490:	cmp	r2, r3
   3e494:	bne	3e468 <fputs@plt+0x34d68>
   3e498:	ldr	r0, [r0, #16]
   3e49c:	ldr	r3, [r1, #16]
   3e4a0:	subs	r0, r0, r3
   3e4a4:	movne	r0, #1
   3e4a8:	bx	lr
   3e4ac:	push	{r4, r5, r6, lr}
   3e4b0:	add	r6, r0, #40	; 0x28
   3e4b4:	mov	r5, r0
   3e4b8:	mov	r4, r1
   3e4bc:	mov	r0, r6
   3e4c0:	bl	3e440 <fputs@plt+0x34d40>
   3e4c4:	cmp	r0, #0
   3e4c8:	popeq	{r4, r5, r6, pc}
   3e4cc:	ldm	r4!, {r0, r1, r2, r3}
   3e4d0:	mov	ip, r6
   3e4d4:	mov	r6, #0
   3e4d8:	stmia	ip!, {r0, r1, r2, r3}
   3e4dc:	ldr	r3, [r4]
   3e4e0:	str	r3, [ip]
   3e4e4:	str	r6, [r5]
   3e4e8:	pop	{r4, r5, r6, pc}
   3e4ec:	push	{r4, r5, r6, lr}
   3e4f0:	movw	r4, #3232	; 0xca0
   3e4f4:	movt	r4, #7
   3e4f8:	sub	sp, sp, #40	; 0x28
   3e4fc:	ldr	r3, [r4]
   3e500:	str	r3, [sp, #36]	; 0x24
   3e504:	bl	3d850 <fputs@plt+0x34150>
   3e508:	subs	r5, r0, #0
   3e50c:	blt	3e550 <fputs@plt+0x34e50>
   3e510:	mov	r3, #0
   3e514:	str	r3, [sp, #8]
   3e518:	str	r3, [sp, #12]
   3e51c:	bl	25d70 <fputs@plt+0x1c670>
   3e520:	cmp	r0, #0
   3e524:	bne	3e56c <fputs@plt+0x34e6c>
   3e528:	movw	r2, #14944	; 0x3a60
   3e52c:	movt	r2, #7
   3e530:	add	r1, sp, #16
   3e534:	mov	r3, #0
   3e538:	ldr	r2, [r2, #8]
   3e53c:	str	r3, [sp, #16]
   3e540:	str	r3, [sp, #24]
   3e544:	ldr	r0, [r2, r5, lsl #2]
   3e548:	str	r3, [sp, #32]
   3e54c:	bl	3e4ac <fputs@plt+0x34dac>
   3e550:	bl	27424 <fputs@plt+0x1dd24>
   3e554:	ldr	r2, [sp, #36]	; 0x24
   3e558:	ldr	r3, [r4]
   3e55c:	cmp	r2, r3
   3e560:	bne	3e600 <fputs@plt+0x34f00>
   3e564:	add	sp, sp, #40	; 0x28
   3e568:	pop	{r4, r5, r6, pc}
   3e56c:	mov	r0, sp
   3e570:	mov	r1, #122	; 0x7a
   3e574:	bl	41c80 <fputs@plt+0x38580>
   3e578:	cmp	r0, #0
   3e57c:	beq	3e528 <fputs@plt+0x34e28>
   3e580:	add	r0, sp, #8
   3e584:	mov	r1, #112	; 0x70
   3e588:	bl	42030 <fputs@plt+0x38930>
   3e58c:	cmp	r0, #0
   3e590:	beq	3e528 <fputs@plt+0x34e28>
   3e594:	add	r0, sp, #4
   3e598:	mov	r1, #122	; 0x7a
   3e59c:	bl	41c80 <fputs@plt+0x38580>
   3e5a0:	cmp	r0, #0
   3e5a4:	beq	3e528 <fputs@plt+0x34e28>
   3e5a8:	add	r0, sp, #12
   3e5ac:	mov	r1, #112	; 0x70
   3e5b0:	bl	42030 <fputs@plt+0x38930>
   3e5b4:	cmp	r0, #0
   3e5b8:	beq	3e528 <fputs@plt+0x34e28>
   3e5bc:	movw	r3, #14944	; 0x3a60
   3e5c0:	movt	r3, #7
   3e5c4:	ldr	r6, [sp]
   3e5c8:	add	r1, sp, #16
   3e5cc:	ldr	r0, [r3, #8]
   3e5d0:	mov	r3, #1
   3e5d4:	ldr	lr, [sp, #4]
   3e5d8:	ldr	ip, [sp, #8]
   3e5dc:	ldr	r2, [sp, #12]
   3e5e0:	ldr	r0, [r0, r5, lsl #2]
   3e5e4:	str	r6, [sp, #20]
   3e5e8:	str	lr, [sp, #28]
   3e5ec:	str	ip, [sp, #24]
   3e5f0:	str	r2, [sp, #32]
   3e5f4:	str	r3, [sp, #16]
   3e5f8:	bl	3e4ac <fputs@plt+0x34dac>
   3e5fc:	b	3e550 <fputs@plt+0x34e50>
   3e600:	bl	95d4 <__stack_chk_fail@plt>
   3e604:	ldr	r3, [r0]
   3e608:	push	{r4, r5, r6, lr}
   3e60c:	cmp	r3, #0
   3e610:	mov	r4, r0
   3e614:	mov	r5, r1
   3e618:	beq	3e644 <fputs@plt+0x34f44>
   3e61c:	ldr	r2, [r0, #12]
   3e620:	ldr	r1, [r0, #4]
   3e624:	cmp	r2, r1
   3e628:	ble	3e654 <fputs@plt+0x34f54>
   3e62c:	cmp	r1, r5
   3e630:	bge	3e654 <fputs@plt+0x34f54>
   3e634:	cmp	r2, r5
   3e638:	bgt	3e65c <fputs@plt+0x34f5c>
   3e63c:	ldr	r0, [r0, #16]
   3e640:	pop	{r4, r5, r6, pc}
   3e644:	movw	r3, #15148	; 0x3b2c
   3e648:	movt	r3, #7
   3e64c:	ldr	r0, [r3]
   3e650:	pop	{r4, r5, r6, pc}
   3e654:	ldr	r0, [r4, #8]
   3e658:	pop	{r4, r5, r6, pc}
   3e65c:	rsb	r2, r1, r2
   3e660:	ldr	r0, [r0, #16]
   3e664:	rsb	r1, r1, r5
   3e668:	bl	40724 <fputs@plt+0x37024>
   3e66c:	ldr	r3, [r4, #12]
   3e670:	ldr	r2, [r4, #4]
   3e674:	rsb	r1, r5, r3
   3e678:	rsb	r2, r2, r3
   3e67c:	mov	r6, r0
   3e680:	ldr	r0, [r4, #8]
   3e684:	bl	40724 <fputs@plt+0x37024>
   3e688:	add	r0, r6, r0
   3e68c:	pop	{r4, r5, r6, pc}
   3e690:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   3e694:	movw	r6, #3232	; 0xca0
   3e698:	movt	r6, #7
   3e69c:	mov	r5, r0
   3e6a0:	ldr	r0, [r0]
   3e6a4:	mov	r9, r2
   3e6a8:	ldr	r2, [r6]
   3e6ac:	sub	sp, sp, #56	; 0x38
   3e6b0:	cmp	r0, #0
   3e6b4:	mov	r7, r1
   3e6b8:	mov	sl, r3
   3e6bc:	ldr	r4, [sp, #88]	; 0x58
   3e6c0:	str	r2, [sp, #52]	; 0x34
   3e6c4:	beq	3e6d4 <fputs@plt+0x34fd4>
   3e6c8:	ldr	r3, [r5, #8]
   3e6cc:	cmp	r3, r1
   3e6d0:	beq	3e804 <fputs@plt+0x35104>
   3e6d4:	movw	r8, #45492	; 0xb1b4
   3e6d8:	movt	r8, #6
   3e6dc:	movw	r3, #14944	; 0x3a60
   3e6e0:	movt	r3, #7
   3e6e4:	cmp	r9, r7
   3e6e8:	mov	r0, #0
   3e6ec:	ldr	r3, [r3, #8]
   3e6f0:	mov	r2, #1
   3e6f4:	ldr	r3, [r3, r4, lsl #2]
   3e6f8:	ldr	ip, [r3, #4]
   3e6fc:	ldr	r1, [r3, #28]
   3e700:	ldr	r3, [r3, #24]
   3e704:	str	ip, [sp, #8]
   3e708:	str	r7, [sp, #16]
   3e70c:	str	r1, [sp, #12]
   3e710:	str	r3, [sp, #4]
   3e714:	str	r9, [sp, #44]	; 0x2c
   3e718:	str	sl, [sp, #48]	; 0x30
   3e71c:	strb	r0, [sp, #20]
   3e720:	strb	r0, [sp, #21]
   3e724:	str	r0, [sp, #32]
   3e728:	str	r0, [sp, #36]	; 0x24
   3e72c:	str	r0, [sp, #40]	; 0x28
   3e730:	str	r2, [sp, #24]
   3e734:	str	r2, [sp, #28]
   3e738:	beq	3e88c <fputs@plt+0x3518c>
   3e73c:	ldr	ip, [r5, #76]	; 0x4c
   3e740:	cmp	ip, #0
   3e744:	beq	3e770 <fputs@plt+0x35070>
   3e748:	ldr	r3, [ip, #4]
   3e74c:	cmp	r3, r4
   3e750:	bne	3e764 <fputs@plt+0x35064>
   3e754:	b	3e7f0 <fputs@plt+0x350f0>
   3e758:	ldr	lr, [ip, #4]
   3e75c:	cmp	lr, r4
   3e760:	beq	3e7f0 <fputs@plt+0x350f0>
   3e764:	ldr	ip, [ip]
   3e768:	cmp	ip, #0
   3e76c:	bne	3e758 <fputs@plt+0x35058>
   3e770:	ldrb	r3, [r5, #32]
   3e774:	cmp	r3, #0
   3e778:	bne	3e854 <fputs@plt+0x35154>
   3e77c:	mov	r1, r7
   3e780:	add	r0, r5, #40	; 0x28
   3e784:	bl	3e604 <fputs@plt+0x34f04>
   3e788:	ldr	r3, [r5, #60]	; 0x3c
   3e78c:	ldm	r8, {r1, r2}
   3e790:	cmp	r3, #1
   3e794:	str	r1, [sp, #24]
   3e798:	str	r2, [sp, #28]
   3e79c:	str	r0, [sp, #36]	; 0x24
   3e7a0:	beq	3e8b4 <fputs@plt+0x351b4>
   3e7a4:	cmp	r3, #2
   3e7a8:	beq	3e894 <fputs@plt+0x35194>
   3e7ac:	cmp	r3, #0
   3e7b0:	beq	3e7c4 <fputs@plt+0x350c4>
   3e7b4:	movw	r1, #6940	; 0x1b1c
   3e7b8:	movw	r0, #319	; 0x13f
   3e7bc:	movt	r1, #5
   3e7c0:	bl	430dc <fputs@plt+0x399dc>
   3e7c4:	ldr	r3, [r5, #4]
   3e7c8:	add	r0, sp, #4
   3e7cc:	cmp	r3, r4
   3e7d0:	beq	3e868 <fputs@plt+0x35168>
   3e7d4:	bl	370d8 <fputs@plt+0x2d9d8>
   3e7d8:	ldr	r2, [sp, #52]	; 0x34
   3e7dc:	ldr	r3, [r6]
   3e7e0:	cmp	r2, r3
   3e7e4:	bne	3e8fc <fputs@plt+0x351fc>
   3e7e8:	add	sp, sp, #56	; 0x38
   3e7ec:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   3e7f0:	mov	r3, #1
   3e7f4:	strb	r3, [sp, #20]
   3e7f8:	ldr	r3, [ip, #8]
   3e7fc:	str	r3, [sp, #32]
   3e800:	b	3e77c <fputs@plt+0x3507c>
   3e804:	ldr	r3, [r5, #12]
   3e808:	cmp	r3, r9
   3e80c:	bne	3e6d4 <fputs@plt+0x34fd4>
   3e810:	ldr	r3, [r5, #16]
   3e814:	movw	r8, #45492	; 0xb1b4
   3e818:	movt	r8, #6
   3e81c:	cmp	r3, sl
   3e820:	bne	3e6dc <fputs@plt+0x34fdc>
   3e824:	ldr	r2, [r5, #68]	; 0x44
   3e828:	ldr	r3, [r8]
   3e82c:	cmp	r2, r3
   3e830:	bne	3e6dc <fputs@plt+0x34fdc>
   3e834:	ldr	r2, [r5, #72]	; 0x48
   3e838:	ldr	r3, [r8, #4]
   3e83c:	cmp	r2, r3
   3e840:	bne	3e6dc <fputs@plt+0x34fdc>
   3e844:	ldr	r3, [r5, #4]
   3e848:	cmp	r3, r4
   3e84c:	bne	3e6dc <fputs@plt+0x34fdc>
   3e850:	b	3e7d8 <fputs@plt+0x350d8>
   3e854:	ldr	r3, [r5, #36]	; 0x24
   3e858:	mov	r2, #1
   3e85c:	strb	r2, [sp, #20]
   3e860:	str	r3, [sp, #32]
   3e864:	b	3e77c <fputs@plt+0x3507c>
   3e868:	bl	370d8 <fputs@plt+0x2d9d8>
   3e86c:	ldm	r8, {r2, r3}
   3e870:	str	r7, [r5, #8]
   3e874:	str	r9, [r5, #12]
   3e878:	str	sl, [r5, #16]
   3e87c:	str	r2, [r5, #68]	; 0x44
   3e880:	str	r3, [r5, #72]	; 0x48
   3e884:	str	r0, [r5]
   3e888:	b	3e7d8 <fputs@plt+0x350d8>
   3e88c:	str	r0, [sp, #44]	; 0x2c
   3e890:	b	3e73c <fputs@plt+0x3503c>
   3e894:	mov	r0, sp
   3e898:	ldr	r1, [r5, #64]	; 0x40
   3e89c:	mov	r3, #1
   3e8a0:	strb	r3, [sp, #21]
   3e8a4:	bl	408ac <fputs@plt+0x371ac>
   3e8a8:	ldr	r3, [sp]
   3e8ac:	str	r3, [sp, #40]	; 0x28
   3e8b0:	b	3e7c4 <fputs@plt+0x350c4>
   3e8b4:	movw	r2, #15128	; 0x3b18
   3e8b8:	movt	r2, #7
   3e8bc:	ldr	r0, [r5, #64]	; 0x40
   3e8c0:	movw	r1, #15132	; 0x3b1c
   3e8c4:	ldr	r2, [r2]
   3e8c8:	movt	r1, #7
   3e8cc:	mov	ip, #2592	; 0xa20
   3e8d0:	strb	r3, [sp, #21]
   3e8d4:	ldr	r1, [r1]
   3e8d8:	mul	r2, ip, r2
   3e8dc:	mul	r0, r0, r7
   3e8e0:	bl	40724 <fputs@plt+0x37024>
   3e8e4:	mov	r1, r0
   3e8e8:	mov	r0, sp
   3e8ec:	bl	408ac <fputs@plt+0x371ac>
   3e8f0:	ldr	r3, [sp]
   3e8f4:	str	r3, [sp, #40]	; 0x28
   3e8f8:	b	3e7c4 <fputs@plt+0x350c4>
   3e8fc:	bl	95d4 <__stack_chk_fail@plt>
   3e900:	push	{r4, r5, r6, r7, r8, r9, lr}
   3e904:	mov	r4, r1
   3e908:	sub	sp, sp, #12
   3e90c:	mov	r7, r0
   3e910:	ldr	r1, [r1, #48]	; 0x30
   3e914:	ldr	r0, [r4, #56]	; 0x38
   3e918:	bl	3d394 <fputs@plt+0x33c94>
   3e91c:	subs	r6, r0, #0
   3e920:	blt	3e9e0 <fputs@plt+0x352e0>
   3e924:	movw	r5, #14944	; 0x3a60
   3e928:	movt	r5, #7
   3e92c:	ldr	r3, [r5, #4]
   3e930:	cmp	r3, r6
   3e934:	bgt	3e9c8 <fputs@plt+0x352c8>
   3e938:	lsl	r9, r6, #2
   3e93c:	movw	r1, #6940	; 0x1b1c
   3e940:	movw	r0, #4898	; 0x1322
   3e944:	movt	r1, #5
   3e948:	bl	430dc <fputs@plt+0x399dc>
   3e94c:	mov	r1, r4
   3e950:	mov	r0, r7
   3e954:	bl	2da04 <fputs@plt+0x24304>
   3e958:	ldr	r3, [r5, #8]
   3e95c:	ldr	r1, [r4, #24]
   3e960:	ldr	r2, [r4, #36]	; 0x24
   3e964:	mov	r8, r0
   3e968:	ldr	r0, [r3, r9]
   3e96c:	ldr	r3, [r4, #40]	; 0x28
   3e970:	str	r6, [sp]
   3e974:	bl	3e690 <fputs@plt+0x34f90>
   3e978:	ldr	r3, [r4, #304]	; 0x130
   3e97c:	cmp	r3, #0
   3e980:	mov	r5, r0
   3e984:	ldrne	r5, [r0, #52]	; 0x34
   3e988:	mov	r0, #40	; 0x28
   3e98c:	bl	49000 <_Znwj@@Base>
   3e990:	ldr	r1, [pc, #108]	; 3ea04 <fputs@plt+0x35304>
   3e994:	mov	r2, #0
   3e998:	mov	r3, r0
   3e99c:	str	r7, [r0, #28]
   3e9a0:	str	r8, [r3, #32]
   3e9a4:	str	r5, [r3, #36]	; 0x24
   3e9a8:	stm	r3, {r1, r2}
   3e9ac:	str	r2, [r3, #8]
   3e9b0:	str	r2, [r3, #16]
   3e9b4:	str	r2, [r3, #20]
   3e9b8:	str	r2, [r3, #24]
   3e9bc:	str	r2, [r3, #12]
   3e9c0:	add	sp, sp, #12
   3e9c4:	pop	{r4, r5, r6, r7, r8, r9, pc}
   3e9c8:	ldr	r3, [r5, #8]
   3e9cc:	lsl	r9, r6, #2
   3e9d0:	ldr	r3, [r3, r6, lsl #2]
   3e9d4:	cmp	r3, #0
   3e9d8:	bne	3e94c <fputs@plt+0x3524c>
   3e9dc:	b	3e93c <fputs@plt+0x3523c>
   3e9e0:	movw	r1, #18728	; 0x4928
   3e9e4:	movt	r1, #7
   3e9e8:	movw	r0, #7864	; 0x1eb8
   3e9ec:	movt	r0, #5
   3e9f0:	mov	r2, r1
   3e9f4:	mov	r3, r1
   3e9f8:	bl	21c14 <fputs@plt+0x18514>
   3e9fc:	mov	r0, #0
   3ea00:	b	3e9c0 <fputs@plt+0x352c0>
   3ea04:	andeq	r1, r5, r8, lsr r1
   3ea08:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   3ea0c:	movw	r8, #3232	; 0xca0
   3ea10:	movt	r8, #7
   3ea14:	sub	sp, sp, #68	; 0x44
   3ea18:	mov	r7, r1
   3ea1c:	mov	r6, r0
   3ea20:	ldr	r3, [r8]
   3ea24:	mov	sl, r2
   3ea28:	ldr	r0, [r1, #56]	; 0x38
   3ea2c:	ldr	r1, [r1, #48]	; 0x30
   3ea30:	str	r3, [sp, #60]	; 0x3c
   3ea34:	bl	3d394 <fputs@plt+0x33c94>
   3ea38:	subs	r4, r0, #0
   3ea3c:	blt	3ecfc <fputs@plt+0x355fc>
   3ea40:	movw	r5, #14944	; 0x3a60
   3ea44:	movt	r5, #7
   3ea48:	ldr	r3, [r5, #4]
   3ea4c:	cmp	r3, r4
   3ea50:	bgt	3eb1c <fputs@plt+0x3541c>
   3ea54:	lsl	r9, r4, #2
   3ea58:	movw	r0, #4917	; 0x1335
   3ea5c:	movw	r1, #6940	; 0x1b1c
   3ea60:	movt	r1, #5
   3ea64:	bl	430dc <fputs@plt+0x399dc>
   3ea68:	ldr	r3, [r5, #8]
   3ea6c:	ldr	r3, [r3, r9]
   3ea70:	ldr	r0, [r3, #28]
   3ea74:	cmp	r0, #0
   3ea78:	beq	3eb3c <fputs@plt+0x3543c>
   3ea7c:	mov	r1, r6
   3ea80:	bl	44ca8 <fputs@plt+0x3b5a8>
   3ea84:	cmp	r0, #0
   3ea88:	beq	3eb3c <fputs@plt+0x3543c>
   3ea8c:	ldr	r2, [r5, #8]
   3ea90:	ldr	r1, [r7, #24]
   3ea94:	ldr	r0, [r2, r9]
   3ea98:	ldr	r3, [r7, #40]	; 0x28
   3ea9c:	ldr	r2, [r7, #36]	; 0x24
   3eaa0:	str	r4, [sp]
   3eaa4:	bl	3e690 <fputs@plt+0x34f90>
   3eaa8:	ldr	r3, [r7, #304]	; 0x130
   3eaac:	cmp	r3, #0
   3eab0:	mov	r4, r0
   3eab4:	ldrne	r4, [r0, #52]	; 0x34
   3eab8:	mov	r0, r7
   3eabc:	bl	10fd0 <fputs@plt+0x78d0>
   3eac0:	mov	r9, r0
   3eac4:	mov	r0, r7
   3eac8:	bl	10fe0 <fputs@plt+0x78e0>
   3eacc:	mov	r7, r0
   3ead0:	mov	r0, #48	; 0x30
   3ead4:	bl	3a048 <fputs@plt+0x30948>
   3ead8:	mov	ip, #0
   3eadc:	str	r7, [sp]
   3eae0:	mov	r3, r9
   3eae4:	mov	r1, r6
   3eae8:	mov	r2, r4
   3eaec:	str	ip, [sp, #4]
   3eaf0:	str	ip, [sp, #8]
   3eaf4:	str	ip, [sp, #12]
   3eaf8:	mov	sl, r0
   3eafc:	bl	3a1b0 <fputs@plt+0x30ab0>
   3eb00:	ldr	r2, [sp, #60]	; 0x3c
   3eb04:	mov	r0, sl
   3eb08:	ldr	r3, [r8]
   3eb0c:	cmp	r2, r3
   3eb10:	bne	3ef40 <fputs@plt+0x35840>
   3eb14:	add	sp, sp, #68	; 0x44
   3eb18:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   3eb1c:	ldr	r3, [r5, #8]
   3eb20:	lsl	r9, r4, #2
   3eb24:	ldr	r3, [r3, r4, lsl #2]
   3eb28:	cmp	r3, #0
   3eb2c:	beq	3ea58 <fputs@plt+0x35358>
   3eb30:	ldr	r0, [r3, #28]
   3eb34:	cmp	r0, #0
   3eb38:	bne	3ea7c <fputs@plt+0x3537c>
   3eb3c:	ldr	r3, [r6, #12]
   3eb40:	cmp	r3, #0
   3eb44:	str	r3, [sp, #20]
   3eb48:	beq	3eb58 <fputs@plt+0x35458>
   3eb4c:	ldr	r3, [r6, #32]
   3eb50:	cmp	r3, #1
   3eb54:	beq	3eb74 <fputs@plt+0x35474>
   3eb58:	ldr	r3, [r6, #4]
   3eb5c:	cmp	r3, #0
   3eb60:	blt	3eb88 <fputs@plt+0x35488>
   3eb64:	cmp	sl, #0
   3eb68:	beq	3eca4 <fputs@plt+0x355a4>
   3eb6c:	mov	sl, #0
   3eb70:	b	3eb00 <fputs@plt+0x35400>
   3eb74:	mov	r0, r6
   3eb78:	mov	r1, r7
   3eb7c:	bl	3e900 <fputs@plt+0x35200>
   3eb80:	mov	sl, r0
   3eb84:	b	3eb00 <fputs@plt+0x35400>
   3eb88:	ldr	r2, [r5, #8]
   3eb8c:	ldr	r1, [r2, r9]
   3eb90:	ldr	fp, [r1, #80]	; 0x50
   3eb94:	cmp	fp, #0
   3eb98:	bne	3ebd0 <fputs@plt+0x354d0>
   3eb9c:	b	3ec00 <fputs@plt+0x35500>
   3eba0:	mov	r1, r6
   3eba4:	bl	44ca8 <fputs@plt+0x3b5a8>
   3eba8:	ldr	r2, [r5, #8]
   3ebac:	adds	r0, r0, #0
   3ebb0:	movne	r0, #1
   3ebb4:	eor	r1, r0, #1
   3ebb8:	ldr	fp, [fp, #4]
   3ebbc:	cmp	fp, #0
   3ebc0:	moveq	r1, #0
   3ebc4:	andne	r1, r1, #1
   3ebc8:	cmp	r1, #0
   3ebcc:	beq	3ebf4 <fputs@plt+0x354f4>
   3ebd0:	ldr	r4, [fp]
   3ebd4:	ldr	r0, [r2, r4, lsl #2]
   3ebd8:	cmp	r0, #0
   3ebdc:	beq	3ebec <fputs@plt+0x354ec>
   3ebe0:	ldr	r0, [r0, #28]
   3ebe4:	cmp	r0, #0
   3ebe8:	bne	3eba0 <fputs@plt+0x354a0>
   3ebec:	mov	r1, #1
   3ebf0:	b	3ebb8 <fputs@plt+0x354b8>
   3ebf4:	cmp	r0, #0
   3ebf8:	bne	3ea90 <fputs@plt+0x35390>
   3ebfc:	ldr	r1, [r2, r9]
   3ec00:	ldr	r1, [r1, #20]
   3ec04:	add	r0, sp, #40	; 0x28
   3ec08:	bl	49bc4 <_ZdlPv@@Base+0xb74>
   3ec0c:	ldr	r3, [sp, #44]	; 0x2c
   3ec10:	ldr	r2, [sp, #48]	; 0x30
   3ec14:	cmp	r3, r2
   3ec18:	bge	3ecdc <fputs@plt+0x355dc>
   3ec1c:	ldr	r2, [sp, #40]	; 0x28
   3ec20:	add	r0, r3, #1
   3ec24:	mov	r1, #32
   3ec28:	str	r0, [sp, #44]	; 0x2c
   3ec2c:	add	r0, sp, #40	; 0x28
   3ec30:	strb	r1, [r2, r3]
   3ec34:	ldr	r1, [r6, #60]	; 0x3c
   3ec38:	bl	49e30 <_ZdlPv@@Base+0xde0>
   3ec3c:	ldr	r3, [sp, #44]	; 0x2c
   3ec40:	ldr	r2, [sp, #48]	; 0x30
   3ec44:	cmp	r3, r2
   3ec48:	bge	3ecec <fputs@plt+0x355ec>
   3ec4c:	ldr	r0, [sp, #40]	; 0x28
   3ec50:	mov	r1, #0
   3ec54:	add	r2, r3, #1
   3ec58:	str	r2, [sp, #44]	; 0x2c
   3ec5c:	mov	r2, r1
   3ec60:	strb	r1, [r0, r3]
   3ec64:	add	r0, sp, #24
   3ec68:	ldr	r1, [sp, #40]	; 0x28
   3ec6c:	bl	4a4a0 <_ZdlPv@@Base+0x1450>
   3ec70:	ldr	r0, [sp, #24]
   3ec74:	bl	2221c <fputs@plt+0x18b1c>
   3ec78:	subs	r3, r0, #0
   3ec7c:	beq	3ed20 <fputs@plt+0x35620>
   3ec80:	ldr	r3, [r3, #12]
   3ec84:	cmp	r3, #0
   3ec88:	beq	3ed20 <fputs@plt+0x35620>
   3ec8c:	mov	r1, r7
   3ec90:	bl	3e900 <fputs@plt+0x35200>
   3ec94:	mov	sl, r0
   3ec98:	add	r0, sp, #40	; 0x28
   3ec9c:	bl	49cb0 <_ZdlPv@@Base+0xc60>
   3eca0:	b	3eb00 <fputs@plt+0x35400>
   3eca4:	mov	r0, r6
   3eca8:	bl	21e48 <fputs@plt+0x18748>
   3ecac:	mov	r1, r0
   3ecb0:	add	r0, sp, #40	; 0x28
   3ecb4:	bl	440cc <fputs@plt+0x3a9cc>
   3ecb8:	movw	r3, #18728	; 0x4928
   3ecbc:	add	r2, sp, #40	; 0x28
   3ecc0:	movt	r3, #7
   3ecc4:	movw	r1, #7884	; 0x1ecc
   3ecc8:	str	r3, [sp]
   3eccc:	movt	r1, #5
   3ecd0:	mov	r0, #1
   3ecd4:	bl	21ba4 <fputs@plt+0x184a4>
   3ecd8:	b	3eb00 <fputs@plt+0x35400>
   3ecdc:	add	r0, sp, #40	; 0x28
   3ece0:	bl	49dfc <_ZdlPv@@Base+0xdac>
   3ece4:	ldr	r3, [sp, #44]	; 0x2c
   3ece8:	b	3ec1c <fputs@plt+0x3551c>
   3ecec:	add	r0, sp, #40	; 0x28
   3ecf0:	bl	49dfc <_ZdlPv@@Base+0xdac>
   3ecf4:	ldr	r3, [sp, #44]	; 0x2c
   3ecf8:	b	3ec4c <fputs@plt+0x3554c>
   3ecfc:	movw	r1, #18728	; 0x4928
   3ed00:	movt	r1, #7
   3ed04:	movw	r0, #7864	; 0x1eb8
   3ed08:	movt	r0, #5
   3ed0c:	mov	r2, r1
   3ed10:	mov	r3, r1
   3ed14:	bl	21c14 <fputs@plt+0x18514>
   3ed18:	mov	sl, #0
   3ed1c:	b	3eb00 <fputs@plt+0x35400>
   3ed20:	add	r0, sp, #40	; 0x28
   3ed24:	bl	49cb0 <_ZdlPv@@Base+0xc60>
   3ed28:	ldr	r3, [r5, #172]	; 0xac
   3ed2c:	cmp	r3, #0
   3ed30:	bne	3ed6c <fputs@plt+0x3566c>
   3ed34:	b	3ed9c <fputs@plt+0x3569c>
   3ed38:	mov	r1, r6
   3ed3c:	str	r3, [sp, #16]
   3ed40:	bl	44ca8 <fputs@plt+0x3b5a8>
   3ed44:	ldr	r3, [sp, #16]
   3ed48:	adds	r0, r0, #0
   3ed4c:	movne	r0, #1
   3ed50:	eor	r2, r0, #1
   3ed54:	ldr	r3, [r3, #4]
   3ed58:	cmp	r3, #0
   3ed5c:	moveq	r2, #0
   3ed60:	andne	r2, r2, #1
   3ed64:	cmp	r2, #0
   3ed68:	beq	3ed94 <fputs@plt+0x35694>
   3ed6c:	ldr	r4, [r3]
   3ed70:	ldr	r2, [r5, #8]
   3ed74:	ldr	r0, [r2, r4, lsl #2]
   3ed78:	cmp	r0, #0
   3ed7c:	beq	3ed8c <fputs@plt+0x3568c>
   3ed80:	ldr	r0, [r0, #28]
   3ed84:	cmp	r0, #0
   3ed88:	bne	3ed38 <fputs@plt+0x35638>
   3ed8c:	mov	r2, #1
   3ed90:	b	3ed54 <fputs@plt+0x35654>
   3ed94:	cmp	r0, #0
   3ed98:	bne	3ea8c <fputs@plt+0x3538c>
   3ed9c:	ldr	r3, [sp, #20]
   3eda0:	cmp	r3, #0
   3eda4:	beq	3edb4 <fputs@plt+0x356b4>
   3eda8:	ldr	r3, [r6, #32]
   3edac:	cmp	r3, #3
   3edb0:	beq	3eb74 <fputs@plt+0x35474>
   3edb4:	ldr	r3, [r5, #4]
   3edb8:	cmp	r3, #0
   3edbc:	ble	3ee48 <fputs@plt+0x35748>
   3edc0:	mov	r4, #0
   3edc4:	movw	r3, #14944	; 0x3a60
   3edc8:	movt	r3, #7
   3edcc:	str	r3, [sp, #20]
   3edd0:	ldr	r2, [r5, #8]
   3edd4:	movw	fp, #14944	; 0x3a60
   3edd8:	lsl	r1, r4, #2
   3eddc:	movt	fp, #7
   3ede0:	ldr	r2, [r2, r4, lsl #2]
   3ede4:	cmp	r2, #0
   3ede8:	beq	3ee38 <fputs@plt+0x35738>
   3edec:	ldr	r0, [r2, #28]
   3edf0:	cmp	r0, #0
   3edf4:	beq	3ee38 <fputs@plt+0x35738>
   3edf8:	str	r1, [sp, #16]
   3edfc:	bl	44d2c <fputs@plt+0x3b62c>
   3ee00:	ldr	r1, [sp, #16]
   3ee04:	cmp	r0, #0
   3ee08:	beq	3ee38 <fputs@plt+0x35738>
   3ee0c:	ldr	r3, [sp, #20]
   3ee10:	ldr	r2, [r3, #8]
   3ee14:	ldr	r2, [r2, r1]
   3ee18:	ldr	r0, [r2, #28]
   3ee1c:	cmp	r0, #0
   3ee20:	beq	3ee38 <fputs@plt+0x35738>
   3ee24:	mov	r1, r6
   3ee28:	bl	44ca8 <fputs@plt+0x3b5a8>
   3ee2c:	cmp	r0, #0
   3ee30:	ldrne	r2, [fp, #8]
   3ee34:	bne	3ea90 <fputs@plt+0x35390>
   3ee38:	ldr	r3, [r5, #4]
   3ee3c:	add	r4, r4, #1
   3ee40:	cmp	r3, r4
   3ee44:	bgt	3edd0 <fputs@plt+0x356d0>
   3ee48:	cmp	sl, #0
   3ee4c:	bne	3eb6c <fputs@plt+0x3546c>
   3ee50:	ldrb	r3, [r6, #26]
   3ee54:	cmp	r3, #0
   3ee58:	bne	3eb6c <fputs@plt+0x3546c>
   3ee5c:	ldrb	r1, [r6, #24]
   3ee60:	mov	r5, #1
   3ee64:	strb	r5, [r6, #26]
   3ee68:	cmp	r1, #0
   3ee6c:	beq	3eeb0 <fputs@plt+0x357b0>
   3ee70:	movw	r3, #17952	; 0x4620
   3ee74:	movt	r3, #7
   3ee78:	add	r0, sp, #40	; 0x28
   3ee7c:	ldrb	r3, [r3, r1]
   3ee80:	cmp	r3, #0
   3ee84:	beq	3ef18 <fputs@plt+0x35818>
   3ee88:	bl	440fc <fputs@plt+0x3a9fc>
   3ee8c:	movw	r3, #18728	; 0x4928
   3ee90:	mov	r0, r5
   3ee94:	movt	r3, #7
   3ee98:	add	r2, sp, #40	; 0x28
   3ee9c:	str	r3, [sp]
   3eea0:	movw	r1, #7920	; 0x1ef0
   3eea4:	movt	r1, #5
   3eea8:	bl	21ba4 <fputs@plt+0x184a4>
   3eeac:	b	3eb00 <fputs@plt+0x35400>
   3eeb0:	ldr	r4, [r6, #60]	; 0x3c
   3eeb4:	cmp	r4, #0
   3eeb8:	beq	3eb6c <fputs@plt+0x3546c>
   3eebc:	ldrb	r1, [r4, #1]
   3eec0:	movw	r2, #63372	; 0xf78c
   3eec4:	movw	r3, #7880	; 0x1ec8
   3eec8:	movt	r2, #4
   3eecc:	cmp	r1, #0
   3eed0:	movt	r3, #5
   3eed4:	add	r0, sp, #24
   3eed8:	movne	r1, r2
   3eedc:	moveq	r1, r3
   3eee0:	bl	440a0 <fputs@plt+0x3a9a0>
   3eee4:	mov	r1, r4
   3eee8:	add	r0, sp, #40	; 0x28
   3eeec:	bl	440a0 <fputs@plt+0x3a9a0>
   3eef0:	mov	r0, r5
   3eef4:	add	r2, sp, #24
   3eef8:	add	r3, sp, #40	; 0x28
   3eefc:	movw	ip, #18728	; 0x4928
   3ef00:	movw	r1, #7988	; 0x1f34
   3ef04:	movt	ip, #7
   3ef08:	movt	r1, #5
   3ef0c:	str	ip, [sp]
   3ef10:	bl	21ba4 <fputs@plt+0x184a4>
   3ef14:	b	3eb00 <fputs@plt+0x35400>
   3ef18:	bl	440cc <fputs@plt+0x3a9cc>
   3ef1c:	movw	r3, #18728	; 0x4928
   3ef20:	mov	r0, r5
   3ef24:	movt	r3, #7
   3ef28:	add	r2, sp, #40	; 0x28
   3ef2c:	str	r3, [sp]
   3ef30:	movw	r1, #7948	; 0x1f0c
   3ef34:	movt	r1, #5
   3ef38:	bl	21ba4 <fputs@plt+0x184a4>
   3ef3c:	b	3eb00 <fputs@plt+0x35400>
   3ef40:	bl	95d4 <__stack_chk_fail@plt>
   3ef44:	cmp	sl, #0
   3ef48:	ldrne	r3, [r5, #56]	; 0x38
   3ef4c:	strne	sl, [r5, #56]	; 0x38
   3ef50:	strne	r3, [sl, #4]
   3ef54:	bl	9460 <__cxa_end_cleanup@plt>
   3ef58:	add	r0, sp, #40	; 0x28
   3ef5c:	bl	49cb0 <_ZdlPv@@Base+0xc60>
   3ef60:	bl	9460 <__cxa_end_cleanup@plt>
   3ef64:	push	{r4, r5, r6, lr}
   3ef68:	mov	r4, r0
   3ef6c:	ldrb	r3, [r0, #16]
   3ef70:	mov	r5, r1
   3ef74:	sub	r3, r3, #1
   3ef78:	cmp	r3, #3
   3ef7c:	ldrls	pc, [pc, r3, lsl #2]
   3ef80:	b	3efb0 <fputs@plt+0x358b0>
   3ef84:	andeq	pc, r3, r0, asr #32
   3ef88:	muleq	r3, r8, r0
   3ef8c:	andeq	lr, r3, r0, ror #31
   3ef90:	muleq	r3, r4, pc	; <UNPREDICTABLE>
   3ef94:	movw	r1, #18728	; 0x4928
   3ef98:	movt	r1, #7
   3ef9c:	movw	r0, #8024	; 0x1f58
   3efa0:	movt	r0, #5
   3efa4:	mov	r2, r1
   3efa8:	mov	r3, r1
   3efac:	bl	21c14 <fputs@plt+0x18514>
   3efb0:	ldr	r0, [r4, #8]
   3efb4:	mov	r1, r5
   3efb8:	cmp	r0, #0
   3efbc:	moveq	r0, r4
   3efc0:	ldr	r2, [r0, #12]
   3efc4:	cmp	r2, #0
   3efc8:	beq	3f0cc <fputs@plt+0x359cc>
   3efcc:	ldr	r2, [r0, #32]
   3efd0:	cmp	r2, #0
   3efd4:	bne	3f0cc <fputs@plt+0x359cc>
   3efd8:	pop	{r4, r5, r6, lr}
   3efdc:	b	3e900 <fputs@plt+0x35200>
   3efe0:	mov	r0, r1
   3efe4:	bl	3e104 <fputs@plt+0x34a04>
   3efe8:	mov	r6, r0
   3efec:	mov	r0, r5
   3eff0:	bl	10fe0 <fputs@plt+0x78e0>
   3eff4:	mov	r4, r0
   3eff8:	mov	r0, #48	; 0x30
   3effc:	bl	49000 <_Znwj@@Base>
   3f000:	ldr	r1, [pc, #208]	; 3f0d8 <fputs@plt+0x359d8>
   3f004:	mov	r2, #0
   3f008:	mov	r3, r0
   3f00c:	str	r6, [r0, #28]
   3f010:	str	r4, [r3, #36]	; 0x24
   3f014:	stm	r3, {r1, r2}
   3f018:	str	r2, [r3, #8]
   3f01c:	str	r2, [r3, #16]
   3f020:	str	r2, [r3, #20]
   3f024:	str	r2, [r3, #24]
   3f028:	str	r2, [r3, #12]
   3f02c:	strb	r2, [r3, #32]
   3f030:	strb	r2, [r3, #33]	; 0x21
   3f034:	str	r2, [r3, #40]	; 0x28
   3f038:	strb	r2, [r3, #44]	; 0x2c
   3f03c:	pop	{r4, r5, r6, pc}
   3f040:	mov	r0, r1
   3f044:	bl	3e104 <fputs@plt+0x34a04>
   3f048:	mov	r6, r0
   3f04c:	mov	r0, r5
   3f050:	bl	10fe0 <fputs@plt+0x78e0>
   3f054:	mov	r4, r0
   3f058:	mov	r0, #40	; 0x28
   3f05c:	bl	49000 <_Znwj@@Base>
   3f060:	ldr	r1, [pc, #116]	; 3f0dc <fputs@plt+0x359dc>
   3f064:	mov	r2, #0
   3f068:	mov	r3, r0
   3f06c:	str	r6, [r0, #28]
   3f070:	str	r4, [r3, #36]	; 0x24
   3f074:	stm	r3, {r1, r2}
   3f078:	str	r2, [r3, #8]
   3f07c:	str	r2, [r3, #16]
   3f080:	str	r2, [r3, #20]
   3f084:	str	r2, [r3, #24]
   3f088:	str	r2, [r3, #12]
   3f08c:	strb	r2, [r3, #32]
   3f090:	strb	r2, [r3, #33]	; 0x21
   3f094:	pop	{r4, r5, r6, pc}
   3f098:	mov	r0, #28
   3f09c:	bl	49000 <_Znwj@@Base>
   3f0a0:	ldr	r1, [pc, #56]	; 3f0e0 <fputs@plt+0x359e0>
   3f0a4:	mov	r2, #0
   3f0a8:	mov	r3, r0
   3f0ac:	str	r2, [r3, #4]
   3f0b0:	str	r2, [r3, #8]
   3f0b4:	str	r1, [r3]
   3f0b8:	str	r2, [r3, #12]
   3f0bc:	str	r2, [r3, #16]
   3f0c0:	str	r2, [r3, #20]
   3f0c4:	str	r2, [r3, #24]
   3f0c8:	pop	{r4, r5, r6, pc}
   3f0cc:	mov	r2, #0
   3f0d0:	pop	{r4, r5, r6, lr}
   3f0d4:	b	3ea08 <fputs@plt+0x35308>
   3f0d8:	ldrdeq	r0, [r5], -r8
   3f0dc:	andeq	r0, r5, r8, ror #6
   3f0e0:	strdeq	pc, [r4], -r0
   3f0e4:	push	{r3, lr}
   3f0e8:	ldrb	r3, [r0, #16]
   3f0ec:	cmp	r3, #0
   3f0f0:	bne	3f10c <fputs@plt+0x35a0c>
   3f0f4:	ldr	r3, [r0, #8]
   3f0f8:	cmp	r3, #0
   3f0fc:	moveq	r3, r0
   3f100:	ldr	r2, [r3, #12]
   3f104:	cmp	r2, #0
   3f108:	beq	3f114 <fputs@plt+0x35a14>
   3f10c:	mov	r0, #1
   3f110:	pop	{r3, pc}
   3f114:	mov	r0, r3
   3f118:	mov	r2, #1
   3f11c:	bl	3ea08 <fputs@plt+0x35308>
   3f120:	subs	r3, r0, #0
   3f124:	beq	3f13c <fputs@plt+0x35a3c>
   3f128:	ldr	r3, [r3]
   3f12c:	ldr	r3, [r3, #4]
   3f130:	blx	r3
   3f134:	mov	r0, #1
   3f138:	pop	{r3, pc}
   3f13c:	mov	r0, r3
   3f140:	pop	{r3, pc}
   3f144:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   3f148:	mov	r5, r0
   3f14c:	ldrb	ip, [r1, #16]
   3f150:	mov	r4, r2
   3f154:	mov	r6, r3
   3f158:	sub	ip, ip, #1
   3f15c:	cmp	ip, #3
   3f160:	ldrls	pc, [pc, ip, lsl #2]
   3f164:	b	3f2cc <fputs@plt+0x35bcc>
   3f168:	andeq	pc, r3, ip, asr r2	; <UNPREDICTABLE>
   3f16c:	andeq	pc, r3, r4, lsr #4
   3f170:	muleq	r3, r0, r1
   3f174:	andeq	pc, r3, r8, ror r1	; <UNPREDICTABLE>
   3f178:	ldr	r3, [r0]
   3f17c:	ldr	r3, [r3, #84]	; 0x54
   3f180:	blx	r3
   3f184:	mov	r4, r0
   3f188:	mov	r0, r4
   3f18c:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   3f190:	mov	r0, r2
   3f194:	bl	3e104 <fputs@plt+0x34a04>
   3f198:	mov	r8, r0
   3f19c:	mov	r0, r4
   3f1a0:	bl	10fe0 <fputs@plt+0x78e0>
   3f1a4:	mov	r7, r0
   3f1a8:	mov	r0, #48	; 0x30
   3f1ac:	bl	49000 <_Znwj@@Base>
   3f1b0:	ldr	r1, [pc, #884]	; 3f52c <fputs@plt+0x35e2c>
   3f1b4:	mov	r3, #0
   3f1b8:	mov	r2, #1
   3f1bc:	str	r1, [r0]
   3f1c0:	mov	r4, r0
   3f1c4:	strb	r2, [r0, #32]
   3f1c8:	str	r8, [r0, #28]
   3f1cc:	str	r5, [r0, #4]
   3f1d0:	str	r7, [r0, #36]	; 0x24
   3f1d4:	str	r3, [r0, #8]
   3f1d8:	str	r3, [r0, #16]
   3f1dc:	str	r3, [r0, #20]
   3f1e0:	str	r3, [r0, #24]
   3f1e4:	str	r3, [r0, #12]
   3f1e8:	strb	r3, [r0, #33]	; 0x21
   3f1ec:	str	r3, [r0, #40]	; 0x28
   3f1f0:	strb	r3, [r0, #44]	; 0x2c
   3f1f4:	bl	31224 <fputs@plt+0x27b24>
   3f1f8:	ldr	r3, [r6]
   3f1fc:	add	r3, r3, r0
   3f200:	mov	r0, r4
   3f204:	str	r3, [r6]
   3f208:	bl	311fc <fputs@plt+0x27afc>
   3f20c:	ldr	r2, [sp, #32]
   3f210:	ldr	r3, [r2]
   3f214:	add	r0, r3, r0
   3f218:	str	r0, [r2]
   3f21c:	mov	r0, r4
   3f220:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   3f224:	mov	r0, #28
   3f228:	bl	49000 <_Znwj@@Base>
   3f22c:	ldr	r2, [pc, #764]	; 3f530 <fputs@plt+0x35e30>
   3f230:	mov	r3, #0
   3f234:	mov	r4, r0
   3f238:	str	r5, [r0, #4]
   3f23c:	str	r3, [r0, #8]
   3f240:	str	r2, [r0]
   3f244:	str	r3, [r0, #12]
   3f248:	str	r3, [r0, #16]
   3f24c:	str	r3, [r0, #20]
   3f250:	str	r3, [r0, #24]
   3f254:	mov	r0, r4
   3f258:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   3f25c:	mov	r0, r2
   3f260:	bl	3e104 <fputs@plt+0x34a04>
   3f264:	mov	r7, r0
   3f268:	mov	r0, r4
   3f26c:	bl	10fe0 <fputs@plt+0x78e0>
   3f270:	mov	r8, r0
   3f274:	mov	r0, #40	; 0x28
   3f278:	bl	49000 <_Znwj@@Base>
   3f27c:	ldr	r1, [pc, #688]	; 3f534 <fputs@plt+0x35e34>
   3f280:	mov	r3, #0
   3f284:	str	r7, [r0, #28]
   3f288:	mov	r2, r0
   3f28c:	strb	r3, [r0, #32]
   3f290:	mov	r4, r0
   3f294:	strb	r3, [r0, #33]	; 0x21
   3f298:	ldr	r0, [r6]
   3f29c:	str	r8, [r2, #36]	; 0x24
   3f2a0:	add	r7, r0, r7
   3f2a4:	str	r5, [r2, #4]
   3f2a8:	str	r1, [r2]
   3f2ac:	mov	r0, r4
   3f2b0:	str	r3, [r2, #8]
   3f2b4:	str	r3, [r2, #16]
   3f2b8:	str	r3, [r2, #20]
   3f2bc:	str	r3, [r2, #24]
   3f2c0:	str	r3, [r2, #12]
   3f2c4:	str	r7, [r6]
   3f2c8:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   3f2cc:	ldr	r7, [r1, #8]
   3f2d0:	cmp	r7, #0
   3f2d4:	moveq	r7, r1
   3f2d8:	ldr	r3, [r7, #12]
   3f2dc:	cmp	r3, #0
   3f2e0:	beq	3f404 <fputs@plt+0x35d04>
   3f2e4:	ldr	r3, [r7, #32]
   3f2e8:	cmp	r3, #0
   3f2ec:	bne	3f404 <fputs@plt+0x35d04>
   3f2f0:	mov	r0, r7
   3f2f4:	mov	r1, r2
   3f2f8:	bl	3e900 <fputs@plt+0x35200>
   3f2fc:	subs	r8, r0, #0
   3f300:	beq	3f488 <fputs@plt+0x35d88>
   3f304:	ldr	r3, [r8]
   3f308:	str	r5, [r8, #4]
   3f30c:	ldr	r3, [r3, #28]
   3f310:	blx	r3
   3f314:	ldr	r3, [sp, #36]	; 0x24
   3f318:	cmp	r3, #0
   3f31c:	ldr	r3, [r6]
   3f320:	add	r0, r3, r0
   3f324:	str	r0, [r6]
   3f328:	ldrne	r2, [sp, #36]	; 0x24
   3f32c:	strne	r8, [r2]
   3f330:	movw	r9, #4240	; 0x1090
   3f334:	movt	r9, #7
   3f338:	ldr	r2, [r9]
   3f33c:	cmp	r2, #0
   3f340:	bne	3f4a0 <fputs@plt+0x35da0>
   3f344:	ldr	r3, [r7, #20]
   3f348:	ubfx	r6, r3, #1, #1
   3f34c:	tst	r3, #4
   3f350:	orrne	r6, r6, #2
   3f354:	cmp	r2, #0
   3f358:	bne	3f4f4 <fputs@plt+0x35df4>
   3f35c:	tst	r3, #64	; 0x40
   3f360:	orrne	r6, r6, #4
   3f364:	cmp	r2, #0
   3f368:	bne	3f4e4 <fputs@plt+0x35de4>
   3f36c:	tst	r3, #128	; 0x80
   3f370:	movne	r6, #8
   3f374:	cmp	r2, #0
   3f378:	bne	3f4d4 <fputs@plt+0x35dd4>
   3f37c:	tst	r3, #256	; 0x100
   3f380:	orrne	r6, r6, #16
   3f384:	cmp	r2, #0
   3f388:	bne	3f4c8 <fputs@plt+0x35dc8>
   3f38c:	tst	r3, #512	; 0x200
   3f390:	orrne	r6, r6, #32
   3f394:	beq	3f478 <fputs@plt+0x35d78>
   3f398:	ldr	r3, [r5]
   3f39c:	mov	r7, #0
   3f3a0:	ldr	sl, [r8, #4]
   3f3a4:	mov	r0, r5
   3f3a8:	str	r7, [r8, #4]
   3f3ac:	ldr	r3, [r3, #24]
   3f3b0:	blx	r3
   3f3b4:	mov	r9, r0
   3f3b8:	mov	r0, r4
   3f3bc:	bl	10fe0 <fputs@plt+0x78e0>
   3f3c0:	mov	r5, r0
   3f3c4:	mov	r0, #40	; 0x28
   3f3c8:	bl	49000 <_Znwj@@Base>
   3f3cc:	ldr	r2, [pc, #356]	; 3f538 <fputs@plt+0x35e38>
   3f3d0:	mov	r4, r0
   3f3d4:	str	sl, [r0, #4]
   3f3d8:	str	r7, [r0, #8]
   3f3dc:	str	r7, [r0, #12]
   3f3e0:	str	r7, [r0, #16]
   3f3e4:	str	r7, [r0, #20]
   3f3e8:	str	r7, [r0, #24]
   3f3ec:	str	r8, [r0, #28]
   3f3f0:	strb	r6, [r0, #32]
   3f3f4:	strb	r9, [r0, #33]	; 0x21
   3f3f8:	str	r5, [r0, #36]	; 0x24
   3f3fc:	str	r2, [r0]
   3f400:	b	3f188 <fputs@plt+0x35a88>
   3f404:	mov	r0, r7
   3f408:	mov	r1, r4
   3f40c:	mov	r2, #0
   3f410:	bl	3ea08 <fputs@plt+0x35308>
   3f414:	subs	r9, r0, #0
   3f418:	beq	3f498 <fputs@plt+0x35d98>
   3f41c:	ldr	r3, [r5]
   3f420:	mov	r0, r5
   3f424:	ldr	r3, [r3, #28]
   3f428:	blx	r3
   3f42c:	ldr	r3, [r9]
   3f430:	mov	r1, r5
   3f434:	ldr	r3, [r3, #80]	; 0x50
   3f438:	mov	sl, r0
   3f43c:	mov	r0, r9
   3f440:	blx	r3
   3f444:	subs	r8, r0, #0
   3f448:	beq	3f504 <fputs@plt+0x35e04>
   3f44c:	ldr	r3, [r8]
   3f450:	ldr	r3, [r3, #28]
   3f454:	blx	r3
   3f458:	ldr	r3, [r6]
   3f45c:	rsb	r0, sl, r0
   3f460:	add	r3, r3, r0
   3f464:	str	r3, [r6]
   3f468:	ldr	r3, [sp, #36]	; 0x24
   3f46c:	cmp	r3, #0
   3f470:	strne	r8, [r3]
   3f474:	b	3f330 <fputs@plt+0x35c30>
   3f478:	cmp	r6, #0
   3f47c:	moveq	r4, r8
   3f480:	beq	3f188 <fputs@plt+0x35a88>
   3f484:	b	3f398 <fputs@plt+0x35c98>
   3f488:	ldr	r3, [sp, #36]	; 0x24
   3f48c:	cmp	r3, #0
   3f490:	ldrne	r2, [sp, #36]	; 0x24
   3f494:	strne	r8, [r2]
   3f498:	mov	r4, r5
   3f49c:	b	3f188 <fputs@plt+0x35a88>
   3f4a0:	bl	220d8 <fputs@plt+0x189d8>
   3f4a4:	ldr	r2, [r9]
   3f4a8:	ldr	r3, [r7, #20]
   3f4ac:	cmp	r2, #0
   3f4b0:	ubfx	r6, r3, #1, #1
   3f4b4:	beq	3f34c <fputs@plt+0x35c4c>
   3f4b8:	bl	220d8 <fputs@plt+0x189d8>
   3f4bc:	ldr	r3, [r7, #20]
   3f4c0:	ldr	r2, [r9]
   3f4c4:	b	3f34c <fputs@plt+0x35c4c>
   3f4c8:	bl	220d8 <fputs@plt+0x189d8>
   3f4cc:	ldr	r3, [r7, #20]
   3f4d0:	b	3f38c <fputs@plt+0x35c8c>
   3f4d4:	bl	220d8 <fputs@plt+0x189d8>
   3f4d8:	ldr	r2, [r9]
   3f4dc:	ldr	r3, [r7, #20]
   3f4e0:	b	3f37c <fputs@plt+0x35c7c>
   3f4e4:	bl	220d8 <fputs@plt+0x189d8>
   3f4e8:	ldr	r3, [r7, #20]
   3f4ec:	ldr	r2, [r9]
   3f4f0:	b	3f36c <fputs@plt+0x35c6c>
   3f4f4:	bl	220d8 <fputs@plt+0x189d8>
   3f4f8:	ldr	r3, [r7, #20]
   3f4fc:	ldr	r2, [r9]
   3f500:	b	3f35c <fputs@plt+0x35c5c>
   3f504:	ldr	r3, [r9]
   3f508:	mov	r0, r9
   3f50c:	mov	r8, r9
   3f510:	ldr	r3, [r3, #28]
   3f514:	blx	r3
   3f518:	ldr	r3, [r6]
   3f51c:	add	r0, r3, r0
   3f520:	str	r0, [r6]
   3f524:	str	r5, [r9, #4]
   3f528:	b	3f468 <fputs@plt+0x35d68>
   3f52c:	ldrdeq	r0, [r5], -r8
   3f530:	strdeq	pc, [r4], -r0
   3f534:	andeq	r0, r5, r8, ror #6
   3f538:	andeq	r0, r5, r8, lsl r9
   3f53c:	push	{r3, r4, r5, lr}
   3f540:	movw	r3, #5312	; 0x14c0
   3f544:	movt	r3, #7
   3f548:	mov	r1, r0
   3f54c:	mov	r2, #0
   3f550:	ldr	r0, [r3, #192]	; 0xc0
   3f554:	bl	3ea08 <fputs@plt+0x35308>
   3f558:	subs	r4, r0, #0
   3f55c:	beq	3f588 <fputs@plt+0x35e88>
   3f560:	ldr	r3, [r4]
   3f564:	ldr	r3, [r3, #28]
   3f568:	blx	r3
   3f56c:	ldr	r3, [r4]
   3f570:	ldr	r3, [r3, #4]
   3f574:	mov	r5, r0
   3f578:	mov	r0, r4
   3f57c:	blx	r3
   3f580:	mov	r0, r5
   3f584:	pop	{r3, r4, r5, pc}
   3f588:	movw	r3, #15148	; 0x3b2c
   3f58c:	movt	r3, #7
   3f590:	ldr	r0, [r3]
   3f594:	pop	{r3, r4, r5, pc}
   3f598:	movw	r3, #14904	; 0x3a38
   3f59c:	movt	r3, #7
   3f5a0:	push	{r4, lr}
   3f5a4:	ldr	r3, [r3]
   3f5a8:	cmp	r3, #0
   3f5ac:	bne	3f60c <fputs@plt+0x35f0c>
   3f5b0:	movw	r3, #14900	; 0x3a34
   3f5b4:	movt	r3, #7
   3f5b8:	ldr	r3, [r3]
   3f5bc:	cmp	r3, #0
   3f5c0:	beq	3f5ec <fputs@plt+0x35eec>
   3f5c4:	mov	r0, #32
   3f5c8:	bl	49000 <_Znwj@@Base>
   3f5cc:	mov	r4, r0
   3f5d0:	bl	39c54 <fputs@plt+0x30554>
   3f5d4:	ldr	r2, [pc, #108]	; 3f648 <fputs@plt+0x35f48>
   3f5d8:	movw	r3, #14944	; 0x3a60
   3f5dc:	movt	r3, #7
   3f5e0:	str	r2, [r4]
   3f5e4:	str	r4, [r3]
   3f5e8:	pop	{r4, pc}
   3f5ec:	mov	r0, #372	; 0x174
   3f5f0:	bl	49000 <_Znwj@@Base>
   3f5f4:	mov	r4, r0
   3f5f8:	bl	39d54 <fputs@plt+0x30654>
   3f5fc:	movw	r3, #14944	; 0x3a60
   3f600:	movt	r3, #7
   3f604:	str	r4, [r3]
   3f608:	pop	{r4, pc}
   3f60c:	mov	r0, #32
   3f610:	bl	49000 <_Znwj@@Base>
   3f614:	mov	r4, r0
   3f618:	bl	39c54 <fputs@plt+0x30554>
   3f61c:	ldr	r2, [pc, #40]	; 3f64c <fputs@plt+0x35f4c>
   3f620:	movw	r3, #14944	; 0x3a60
   3f624:	movt	r3, #7
   3f628:	str	r2, [r4]
   3f62c:	str	r4, [r3]
   3f630:	pop	{r4, pc}
   3f634:	mov	r0, r4
   3f638:	bl	49050 <_ZdlPv@@Base>
   3f63c:	bl	9460 <__cxa_end_cleanup@plt>
   3f640:	b	3f634 <fputs@plt+0x35f34>
   3f644:	b	3f634 <fputs@plt+0x35f34>
   3f648:	andeq	pc, r4, r8, asr #28
   3f64c:	andeq	pc, r4, r0, lsr #29
   3f650:	push	{r4, r5, r6, lr}
   3f654:	movw	r4, #3232	; 0xca0
   3f658:	movt	r4, #7
   3f65c:	sub	sp, sp, #8
   3f660:	movw	r0, #8068	; 0x1f84
   3f664:	movw	r1, #56664	; 0xdd58
   3f668:	ldr	r3, [r4]
   3f66c:	movt	r0, #5
   3f670:	movt	r1, #3
   3f674:	str	r3, [sp, #4]
   3f678:	bl	20bc8 <fputs@plt+0x174c8>
   3f67c:	movw	r0, #8072	; 0x1f88
   3f680:	movw	r1, #57084	; 0xdefc
   3f684:	movt	r0, #5
   3f688:	movt	r1, #3
   3f68c:	bl	20bc8 <fputs@plt+0x174c8>
   3f690:	movw	r0, #8076	; 0x1f8c
   3f694:	movw	r1, #54008	; 0xd2f8
   3f698:	movt	r0, #5
   3f69c:	movt	r1, #3
   3f6a0:	bl	20bc8 <fputs@plt+0x174c8>
   3f6a4:	movw	r0, #8080	; 0x1f90
   3f6a8:	movw	r1, #55792	; 0xd9f0
   3f6ac:	movt	r0, #5
   3f6b0:	movt	r1, #3
   3f6b4:	bl	20bc8 <fputs@plt+0x174c8>
   3f6b8:	movw	r0, #8088	; 0x1f98
   3f6bc:	movw	r1, #56376	; 0xdc38
   3f6c0:	movt	r0, #5
   3f6c4:	movt	r1, #3
   3f6c8:	bl	20bc8 <fputs@plt+0x174c8>
   3f6cc:	movw	r0, #8100	; 0x1fa4
   3f6d0:	movw	r1, #56424	; 0xdc68
   3f6d4:	movt	r0, #5
   3f6d8:	movt	r1, #3
   3f6dc:	bl	20bc8 <fputs@plt+0x174c8>
   3f6e0:	movw	r0, #8108	; 0x1fac
   3f6e4:	movw	r1, #15788	; 0x3dac
   3f6e8:	movt	r0, #5
   3f6ec:	movt	r1, #3
   3f6f0:	bl	20bc8 <fputs@plt+0x174c8>
   3f6f4:	movw	r0, #8112	; 0x1fb0
   3f6f8:	movw	r1, #16004	; 0x3e84
   3f6fc:	movt	r0, #5
   3f700:	movt	r1, #3
   3f704:	bl	20bc8 <fputs@plt+0x174c8>
   3f708:	movw	r0, #8120	; 0x1fb8
   3f70c:	movw	r1, #15876	; 0x3e04
   3f710:	movt	r0, #5
   3f714:	movt	r1, #3
   3f718:	bl	20bc8 <fputs@plt+0x174c8>
   3f71c:	movw	r0, #8124	; 0x1fbc
   3f720:	movw	r1, #55848	; 0xda28
   3f724:	movt	r0, #5
   3f728:	movt	r1, #3
   3f72c:	bl	20bc8 <fputs@plt+0x174c8>
   3f730:	movw	r0, #8132	; 0x1fc4
   3f734:	movw	r1, #16132	; 0x3f04
   3f738:	movt	r0, #5
   3f73c:	movt	r1, #3
   3f740:	bl	20bc8 <fputs@plt+0x174c8>
   3f744:	movw	r0, #8136	; 0x1fc8
   3f748:	movw	r1, #56352	; 0xdc20
   3f74c:	movt	r0, #5
   3f750:	movt	r1, #3
   3f754:	bl	20bc8 <fputs@plt+0x174c8>
   3f758:	movw	r0, #8144	; 0x1fd0
   3f75c:	movw	r1, #54920	; 0xd688
   3f760:	movt	r0, #5
   3f764:	movt	r1, #3
   3f768:	bl	20bc8 <fputs@plt+0x174c8>
   3f76c:	movw	r0, #8148	; 0x1fd4
   3f770:	movw	r1, #58604	; 0xe4ec
   3f774:	movt	r0, #5
   3f778:	movt	r1, #3
   3f77c:	bl	20bc8 <fputs@plt+0x174c8>
   3f780:	movw	r0, #8152	; 0x1fd8
   3f784:	movw	r1, #55760	; 0xd9d0
   3f788:	movt	r0, #5
   3f78c:	movt	r1, #3
   3f790:	bl	20bc8 <fputs@plt+0x174c8>
   3f794:	mov	r2, #0
   3f798:	mov	r0, sp
   3f79c:	movw	r1, #8156	; 0x1fdc
   3f7a0:	movt	r1, #5
   3f7a4:	bl	4a4a0 <_ZdlPv@@Base+0x1450>
   3f7a8:	mov	r0, #8
   3f7ac:	bl	49000 <_Znwj@@Base>
   3f7b0:	mov	r5, r0
   3f7b4:	bl	b788 <fputs@plt+0x2088>
   3f7b8:	ldr	r3, [pc, #288]	; 3f8e0 <fputs@plt+0x361e0>
   3f7bc:	mov	r2, r5
   3f7c0:	movw	r0, #15304	; 0x3bc8
   3f7c4:	movt	r0, #7
   3f7c8:	str	r3, [r5]
   3f7cc:	ldr	r1, [sp]
   3f7d0:	bl	b7f4 <fputs@plt+0x20f4>
   3f7d4:	mov	r2, #0
   3f7d8:	mov	r0, sp
   3f7dc:	movw	r1, #8160	; 0x1fe0
   3f7e0:	movt	r1, #5
   3f7e4:	bl	4a4a0 <_ZdlPv@@Base+0x1450>
   3f7e8:	mov	r0, #12
   3f7ec:	bl	49000 <_Znwj@@Base>
   3f7f0:	ldr	r1, [pc, #236]	; 3f8e4 <fputs@plt+0x361e4>
   3f7f4:	mov	r5, r0
   3f7f8:	bl	20a3c <fputs@plt+0x1733c>
   3f7fc:	mov	r2, r5
   3f800:	ldr	r1, [sp]
   3f804:	movw	r0, #15304	; 0x3bc8
   3f808:	movt	r0, #7
   3f80c:	bl	b7f4 <fputs@plt+0x20f4>
   3f810:	mov	r2, #0
   3f814:	mov	r0, sp
   3f818:	movw	r1, #8168	; 0x1fe8
   3f81c:	movt	r1, #5
   3f820:	bl	4a4a0 <_ZdlPv@@Base+0x1450>
   3f824:	mov	r0, #12
   3f828:	bl	49000 <_Znwj@@Base>
   3f82c:	movw	r1, #45492	; 0xb1b4
   3f830:	movt	r1, #6
   3f834:	mov	r5, r0
   3f838:	bl	20a3c <fputs@plt+0x1733c>
   3f83c:	mov	r2, r5
   3f840:	ldr	r1, [sp]
   3f844:	movw	r0, #15304	; 0x3bc8
   3f848:	movt	r0, #7
   3f84c:	bl	b7f4 <fputs@plt+0x20f4>
   3f850:	mov	r2, #0
   3f854:	mov	r0, sp
   3f858:	movw	r1, #8172	; 0x1fec
   3f85c:	movt	r1, #5
   3f860:	bl	4a4a0 <_ZdlPv@@Base+0x1450>
   3f864:	mov	r0, #8
   3f868:	bl	49000 <_Znwj@@Base>
   3f86c:	mov	r6, r0
   3f870:	bl	b788 <fputs@plt+0x2088>
   3f874:	ldr	r3, [pc, #108]	; 3f8e8 <fputs@plt+0x361e8>
   3f878:	movw	r5, #14944	; 0x3a60
   3f87c:	movt	r5, #7
   3f880:	mov	r2, r6
   3f884:	movw	r0, #15304	; 0x3bc8
   3f888:	movt	r0, #7
   3f88c:	str	r3, [r6]
   3f890:	ldr	r1, [sp]
   3f894:	bl	b7f4 <fputs@plt+0x20f4>
   3f898:	ldr	r0, [r5, #52]	; 0x34
   3f89c:	bl	2221c <fputs@plt+0x18b1c>
   3f8a0:	ldr	r2, [sp, #4]
   3f8a4:	ldr	r3, [r4]
   3f8a8:	cmp	r2, r3
   3f8ac:	str	r0, [r5, #48]	; 0x30
   3f8b0:	bne	3f8bc <fputs@plt+0x361bc>
   3f8b4:	add	sp, sp, #8
   3f8b8:	pop	{r4, r5, r6, pc}
   3f8bc:	bl	95d4 <__stack_chk_fail@plt>
   3f8c0:	mov	r0, r6
   3f8c4:	bl	49050 <_ZdlPv@@Base>
   3f8c8:	bl	9460 <__cxa_end_cleanup@plt>
   3f8cc:	mov	r0, r5
   3f8d0:	bl	49050 <_ZdlPv@@Base>
   3f8d4:	bl	9460 <__cxa_end_cleanup@plt>
   3f8d8:	b	3f8cc <fputs@plt+0x361cc>
   3f8dc:	b	3f8cc <fputs@plt+0x361cc>
   3f8e0:	andeq	pc, r4, r8, lsr #30
   3f8e4:			; <UNDEFINED> instruction: 0x0006b1b8
   3f8e8:	strdeq	pc, [r4], -r8
   3f8ec:	ldr	ip, [pc, #228]	; 3f9d8 <fputs@plt+0x362d8>
   3f8f0:	mov	r3, #0
   3f8f4:	push	{r4, r5, r6, r7, r8, r9, lr}
   3f8f8:	mov	r6, r0
   3f8fc:	str	r3, [r0, #4]
   3f900:	mov	r4, r0
   3f904:	str	r3, [r0, #8]
   3f908:	sub	sp, sp, #12
   3f90c:	str	r3, [r0, #12]
   3f910:	mov	r7, r2
   3f914:	str	r3, [r0, #16]
   3f918:	str	r3, [r0, #20]
   3f91c:	str	r3, [r0, #24]
   3f920:	str	ip, [r6], #28
   3f924:	mov	r0, r6
   3f928:	bl	1b664 <fputs@plt+0x11f64>
   3f92c:	movw	r5, #3424	; 0xd60
   3f930:	movt	r5, #7
   3f934:	str	r7, [r4, #76]	; 0x4c
   3f938:	ldr	r3, [r5]
   3f93c:	ldr	r0, [r3, #56]	; 0x38
   3f940:	ldr	r1, [r3, #48]	; 0x30
   3f944:	ldr	r8, [r3, #24]
   3f948:	ldr	r7, [r3, #36]	; 0x24
   3f94c:	ldr	r9, [r3, #40]	; 0x28
   3f950:	bl	3d394 <fputs@plt+0x33c94>
   3f954:	movw	ip, #14944	; 0x3a60
   3f958:	movt	ip, #7
   3f95c:	mov	r1, r8
   3f960:	mov	r2, r7
   3f964:	ldr	ip, [ip, #8]
   3f968:	mov	r3, r9
   3f96c:	ldr	ip, [ip, r0, lsl #2]
   3f970:	str	r0, [sp]
   3f974:	mov	r0, ip
   3f978:	bl	3e690 <fputs@plt+0x34f90>
   3f97c:	ldr	r3, [r5]
   3f980:	str	r0, [r4, #64]	; 0x40
   3f984:	ldr	r2, [r3, #304]	; 0x130
   3f988:	cmp	r2, #0
   3f98c:	ldrne	r2, [r0, #52]	; 0x34
   3f990:	mov	r0, r3
   3f994:	strne	r2, [r4, #64]	; 0x40
   3f998:	bl	10fd0 <fputs@plt+0x78d0>
   3f99c:	str	r0, [r4, #68]	; 0x44
   3f9a0:	ldr	r0, [r5]
   3f9a4:	bl	10fe0 <fputs@plt+0x78e0>
   3f9a8:	str	r0, [r4, #72]	; 0x48
   3f9ac:	mov	r3, #1
   3f9b0:	mov	r0, r4
   3f9b4:	str	r3, [r4, #24]
   3f9b8:	add	sp, sp, #12
   3f9bc:	pop	{r4, r5, r6, r7, r8, r9, pc}
   3f9c0:	mov	r0, r4
   3f9c4:	bl	2e354 <fputs@plt+0x24c54>
   3f9c8:	bl	9460 <__cxa_end_cleanup@plt>
   3f9cc:	mov	r0, r6
   3f9d0:	bl	1a170 <fputs@plt+0x10a70>
   3f9d4:	b	3f9c0 <fputs@plt+0x362c0>
   3f9d8:	andeq	r1, r5, r8, lsr #7
   3f9dc:	ldr	r0, [r0, #44]	; 0x2c
   3f9e0:	bx	lr
   3f9e4:	push	{r3, lr}
   3f9e8:	mov	r0, #28
   3f9ec:	bl	49000 <_Znwj@@Base>
   3f9f0:	ldr	r1, [pc, #32]	; 3fa18 <fputs@plt+0x36318>
   3f9f4:	mov	r2, #0
   3f9f8:	str	r1, [r0]
   3f9fc:	str	r2, [r0, #4]
   3fa00:	str	r2, [r0, #8]
   3fa04:	str	r2, [r0, #12]
   3fa08:	str	r2, [r0, #16]
   3fa0c:	str	r2, [r0, #20]
   3fa10:	str	r2, [r0, #24]
   3fa14:	pop	{r3, pc}
   3fa18:	andeq	pc, r4, r0, lsr #20
   3fa1c:	ldr	r3, [pc, #20]	; 3fa38 <fputs@plt+0x36338>
   3fa20:	push	{r4, lr}
   3fa24:	mov	r4, r0
   3fa28:	str	r3, [r0]
   3fa2c:	bl	33764 <fputs@plt+0x2a064>
   3fa30:	mov	r0, r4
   3fa34:	pop	{r4, pc}
   3fa38:	andeq	pc, r4, r8, asr #28
   3fa3c:	ldr	r3, [pc, #28]	; 3fa60 <fputs@plt+0x36360>
   3fa40:	push	{r4, lr}
   3fa44:	mov	r4, r0
   3fa48:	str	r3, [r0]
   3fa4c:	bl	33764 <fputs@plt+0x2a064>
   3fa50:	mov	r0, r4
   3fa54:	bl	49050 <_ZdlPv@@Base>
   3fa58:	mov	r0, r4
   3fa5c:	pop	{r4, pc}
   3fa60:	andeq	pc, r4, r8, asr #28
   3fa64:	ldr	r3, [pc, #20]	; 3fa80 <fputs@plt+0x36380>
   3fa68:	push	{r4, lr}
   3fa6c:	mov	r4, r0
   3fa70:	str	r3, [r0]
   3fa74:	bl	33764 <fputs@plt+0x2a064>
   3fa78:	mov	r0, r4
   3fa7c:	pop	{r4, pc}
   3fa80:	andeq	pc, r4, r0, lsr #29
   3fa84:	ldr	r3, [pc, #28]	; 3faa8 <fputs@plt+0x363a8>
   3fa88:	push	{r4, lr}
   3fa8c:	mov	r4, r0
   3fa90:	str	r3, [r0]
   3fa94:	bl	33764 <fputs@plt+0x2a064>
   3fa98:	mov	r0, r4
   3fa9c:	bl	49050 <_ZdlPv@@Base>
   3faa0:	mov	r0, r4
   3faa4:	pop	{r4, pc}
   3faa8:	andeq	pc, r4, r0, lsr #29
   3faac:	ldr	r3, [pc, #20]	; 3fac8 <fputs@plt+0x363c8>
   3fab0:	push	{r4, lr}
   3fab4:	mov	r4, r0
   3fab8:	str	r3, [r0]
   3fabc:	bl	b2ec <fputs@plt+0x1bec>
   3fac0:	mov	r0, r4
   3fac4:	pop	{r4, pc}
   3fac8:	andeq	r2, r5, r0, ror #3
   3facc:	ldr	r3, [pc, #28]	; 3faf0 <fputs@plt+0x363f0>
   3fad0:	push	{r4, lr}
   3fad4:	mov	r4, r0
   3fad8:	str	r3, [r0]
   3fadc:	bl	b2ec <fputs@plt+0x1bec>
   3fae0:	mov	r0, r4
   3fae4:	bl	49050 <_ZdlPv@@Base>
   3fae8:	mov	r0, r4
   3faec:	pop	{r4, pc}
   3faf0:	andeq	r2, r5, r0, ror #3
   3faf4:	ldr	r3, [pc, #20]	; 3fb10 <fputs@plt+0x36410>
   3faf8:	push	{r4, lr}
   3fafc:	mov	r4, r0
   3fb00:	str	r3, [r0]
   3fb04:	bl	b2ec <fputs@plt+0x1bec>
   3fb08:	mov	r0, r4
   3fb0c:	pop	{r4, pc}
   3fb10:	andeq	r2, r5, r0, ror #3
   3fb14:	ldr	r3, [pc, #28]	; 3fb38 <fputs@plt+0x36438>
   3fb18:	push	{r4, lr}
   3fb1c:	mov	r4, r0
   3fb20:	str	r3, [r0]
   3fb24:	bl	b2ec <fputs@plt+0x1bec>
   3fb28:	mov	r0, r4
   3fb2c:	bl	49050 <_ZdlPv@@Base>
   3fb30:	mov	r0, r4
   3fb34:	pop	{r4, pc}
   3fb38:	andeq	r2, r5, r0, ror #3
   3fb3c:	push	{r3, r4, r5, lr}
   3fb40:	mov	r4, r0
   3fb44:	ldr	r5, [r0, #12]
   3fb48:	ldr	r3, [pc, #60]	; 3fb8c <fputs@plt+0x3648c>
   3fb4c:	cmp	r5, #0
   3fb50:	str	r3, [r0]
   3fb54:	beq	3fb68 <fputs@plt+0x36468>
   3fb58:	mov	r0, r5
   3fb5c:	bl	2f394 <fputs@plt+0x25c94>
   3fb60:	mov	r0, r5
   3fb64:	bl	49050 <_ZdlPv@@Base>
   3fb68:	ldr	r5, [r4, #16]
   3fb6c:	cmp	r5, #0
   3fb70:	beq	3fb84 <fputs@plt+0x36484>
   3fb74:	mov	r0, r5
   3fb78:	bl	2f394 <fputs@plt+0x25c94>
   3fb7c:	mov	r0, r5
   3fb80:	bl	49050 <_ZdlPv@@Base>
   3fb84:	mov	r0, r4
   3fb88:	pop	{r3, r4, r5, pc}
   3fb8c:	andeq	pc, r4, r0, asr r9	; <UNPREDICTABLE>
   3fb90:	push	{r3, r4, r5, lr}
   3fb94:	mov	r4, r0
   3fb98:	ldr	r5, [r0, #12]
   3fb9c:	ldr	r3, [pc, #60]	; 3fbe0 <fputs@plt+0x364e0>
   3fba0:	cmp	r5, #0
   3fba4:	str	r3, [r0]
   3fba8:	beq	3fbbc <fputs@plt+0x364bc>
   3fbac:	mov	r0, r5
   3fbb0:	bl	2f394 <fputs@plt+0x25c94>
   3fbb4:	mov	r0, r5
   3fbb8:	bl	49050 <_ZdlPv@@Base>
   3fbbc:	ldr	r5, [r4, #16]
   3fbc0:	cmp	r5, #0
   3fbc4:	beq	3fbd8 <fputs@plt+0x364d8>
   3fbc8:	mov	r0, r5
   3fbcc:	bl	2f394 <fputs@plt+0x25c94>
   3fbd0:	mov	r0, r5
   3fbd4:	bl	49050 <_ZdlPv@@Base>
   3fbd8:	mov	r0, r4
   3fbdc:	pop	{r3, r4, r5, pc}
   3fbe0:	andeq	pc, r4, r0, asr r9	; <UNPREDICTABLE>
   3fbe4:	push	{r3, r4, r5, lr}
   3fbe8:	mov	r4, r0
   3fbec:	ldr	r5, [r0, #12]
   3fbf0:	ldr	r3, [pc, #60]	; 3fc34 <fputs@plt+0x36534>
   3fbf4:	cmp	r5, #0
   3fbf8:	str	r3, [r0]
   3fbfc:	beq	3fc10 <fputs@plt+0x36510>
   3fc00:	mov	r0, r5
   3fc04:	bl	2f394 <fputs@plt+0x25c94>
   3fc08:	mov	r0, r5
   3fc0c:	bl	49050 <_ZdlPv@@Base>
   3fc10:	ldr	r5, [r4, #16]
   3fc14:	cmp	r5, #0
   3fc18:	beq	3fc2c <fputs@plt+0x3652c>
   3fc1c:	mov	r0, r5
   3fc20:	bl	2f394 <fputs@plt+0x25c94>
   3fc24:	mov	r0, r5
   3fc28:	bl	49050 <_ZdlPv@@Base>
   3fc2c:	mov	r0, r4
   3fc30:	pop	{r3, r4, r5, pc}
   3fc34:	andeq	pc, r4, r0, asr r9	; <UNPREDICTABLE>
   3fc38:	push	{r3, r4, r5, lr}
   3fc3c:	mov	r4, r0
   3fc40:	ldr	r5, [r0, #12]
   3fc44:	ldr	r3, [pc, #60]	; 3fc88 <fputs@plt+0x36588>
   3fc48:	cmp	r5, #0
   3fc4c:	str	r3, [r0]
   3fc50:	beq	3fc64 <fputs@plt+0x36564>
   3fc54:	mov	r0, r5
   3fc58:	bl	2f394 <fputs@plt+0x25c94>
   3fc5c:	mov	r0, r5
   3fc60:	bl	49050 <_ZdlPv@@Base>
   3fc64:	ldr	r5, [r4, #16]
   3fc68:	cmp	r5, #0
   3fc6c:	beq	3fc80 <fputs@plt+0x36580>
   3fc70:	mov	r0, r5
   3fc74:	bl	2f394 <fputs@plt+0x25c94>
   3fc78:	mov	r0, r5
   3fc7c:	bl	49050 <_ZdlPv@@Base>
   3fc80:	mov	r0, r4
   3fc84:	pop	{r3, r4, r5, pc}
   3fc88:	andeq	pc, r4, r0, asr r9	; <UNPREDICTABLE>
   3fc8c:	push	{r3, r4, r5, lr}
   3fc90:	mov	r4, r0
   3fc94:	ldr	r5, [r0, #12]
   3fc98:	ldr	r3, [pc, #60]	; 3fcdc <fputs@plt+0x365dc>
   3fc9c:	cmp	r5, #0
   3fca0:	str	r3, [r0]
   3fca4:	beq	3fcb8 <fputs@plt+0x365b8>
   3fca8:	mov	r0, r5
   3fcac:	bl	2f394 <fputs@plt+0x25c94>
   3fcb0:	mov	r0, r5
   3fcb4:	bl	49050 <_ZdlPv@@Base>
   3fcb8:	ldr	r5, [r4, #16]
   3fcbc:	cmp	r5, #0
   3fcc0:	beq	3fcd4 <fputs@plt+0x365d4>
   3fcc4:	mov	r0, r5
   3fcc8:	bl	2f394 <fputs@plt+0x25c94>
   3fccc:	mov	r0, r5
   3fcd0:	bl	49050 <_ZdlPv@@Base>
   3fcd4:	mov	r0, r4
   3fcd8:	pop	{r3, r4, r5, pc}
   3fcdc:	andeq	pc, r4, r0, asr r9	; <UNPREDICTABLE>
   3fce0:	push	{r3, r4, r5, lr}
   3fce4:	mov	r4, r0
   3fce8:	ldr	r5, [r0, #12]
   3fcec:	ldr	r3, [pc, #60]	; 3fd30 <fputs@plt+0x36630>
   3fcf0:	cmp	r5, #0
   3fcf4:	str	r3, [r0]
   3fcf8:	beq	3fd0c <fputs@plt+0x3660c>
   3fcfc:	mov	r0, r5
   3fd00:	bl	2f394 <fputs@plt+0x25c94>
   3fd04:	mov	r0, r5
   3fd08:	bl	49050 <_ZdlPv@@Base>
   3fd0c:	ldr	r5, [r4, #16]
   3fd10:	cmp	r5, #0
   3fd14:	beq	3fd28 <fputs@plt+0x36628>
   3fd18:	mov	r0, r5
   3fd1c:	bl	2f394 <fputs@plt+0x25c94>
   3fd20:	mov	r0, r5
   3fd24:	bl	49050 <_ZdlPv@@Base>
   3fd28:	mov	r0, r4
   3fd2c:	pop	{r3, r4, r5, pc}
   3fd30:	andeq	pc, r4, r0, asr r9	; <UNPREDICTABLE>
   3fd34:	push	{r3, r4, r5, lr}
   3fd38:	mov	r4, r0
   3fd3c:	ldr	r5, [r0, #12]
   3fd40:	ldr	r3, [pc, #60]	; 3fd84 <fputs@plt+0x36684>
   3fd44:	cmp	r5, #0
   3fd48:	str	r3, [r0]
   3fd4c:	beq	3fd60 <fputs@plt+0x36660>
   3fd50:	mov	r0, r5
   3fd54:	bl	2f394 <fputs@plt+0x25c94>
   3fd58:	mov	r0, r5
   3fd5c:	bl	49050 <_ZdlPv@@Base>
   3fd60:	ldr	r5, [r4, #16]
   3fd64:	cmp	r5, #0
   3fd68:	beq	3fd7c <fputs@plt+0x3667c>
   3fd6c:	mov	r0, r5
   3fd70:	bl	2f394 <fputs@plt+0x25c94>
   3fd74:	mov	r0, r5
   3fd78:	bl	49050 <_ZdlPv@@Base>
   3fd7c:	mov	r0, r4
   3fd80:	pop	{r3, r4, r5, pc}
   3fd84:	andeq	pc, r4, r0, asr r9	; <UNPREDICTABLE>
   3fd88:	push	{r3, r4, r5, lr}
   3fd8c:	mov	r4, r0
   3fd90:	ldr	r5, [r0, #12]
   3fd94:	ldr	r3, [pc, #60]	; 3fdd8 <fputs@plt+0x366d8>
   3fd98:	cmp	r5, #0
   3fd9c:	str	r3, [r0]
   3fda0:	beq	3fdb4 <fputs@plt+0x366b4>
   3fda4:	mov	r0, r5
   3fda8:	bl	2f394 <fputs@plt+0x25c94>
   3fdac:	mov	r0, r5
   3fdb0:	bl	49050 <_ZdlPv@@Base>
   3fdb4:	ldr	r5, [r4, #16]
   3fdb8:	cmp	r5, #0
   3fdbc:	beq	3fdd0 <fputs@plt+0x366d0>
   3fdc0:	mov	r0, r5
   3fdc4:	bl	2f394 <fputs@plt+0x25c94>
   3fdc8:	mov	r0, r5
   3fdcc:	bl	49050 <_ZdlPv@@Base>
   3fdd0:	mov	r0, r4
   3fdd4:	pop	{r3, r4, r5, pc}
   3fdd8:	andeq	pc, r4, r0, asr r9	; <UNPREDICTABLE>
   3fddc:	push	{r3, r4, r5, lr}
   3fde0:	mov	r4, r0
   3fde4:	ldr	r5, [r0, #12]
   3fde8:	ldr	r3, [pc, #60]	; 3fe2c <fputs@plt+0x3672c>
   3fdec:	cmp	r5, #0
   3fdf0:	str	r3, [r0]
   3fdf4:	beq	3fe08 <fputs@plt+0x36708>
   3fdf8:	mov	r0, r5
   3fdfc:	bl	2f394 <fputs@plt+0x25c94>
   3fe00:	mov	r0, r5
   3fe04:	bl	49050 <_ZdlPv@@Base>
   3fe08:	ldr	r5, [r4, #16]
   3fe0c:	cmp	r5, #0
   3fe10:	beq	3fe24 <fputs@plt+0x36724>
   3fe14:	mov	r0, r5
   3fe18:	bl	2f394 <fputs@plt+0x25c94>
   3fe1c:	mov	r0, r5
   3fe20:	bl	49050 <_ZdlPv@@Base>
   3fe24:	mov	r0, r4
   3fe28:	pop	{r3, r4, r5, pc}
   3fe2c:	andeq	pc, r4, r0, asr r9	; <UNPREDICTABLE>
   3fe30:	push	{r3, r4, r5, lr}
   3fe34:	mov	r4, r0
   3fe38:	ldr	r5, [r0, #12]
   3fe3c:	ldr	r3, [pc, #60]	; 3fe80 <fputs@plt+0x36780>
   3fe40:	cmp	r5, #0
   3fe44:	str	r3, [r0]
   3fe48:	beq	3fe5c <fputs@plt+0x3675c>
   3fe4c:	mov	r0, r5
   3fe50:	bl	2f394 <fputs@plt+0x25c94>
   3fe54:	mov	r0, r5
   3fe58:	bl	49050 <_ZdlPv@@Base>
   3fe5c:	ldr	r5, [r4, #16]
   3fe60:	cmp	r5, #0
   3fe64:	beq	3fe78 <fputs@plt+0x36778>
   3fe68:	mov	r0, r5
   3fe6c:	bl	2f394 <fputs@plt+0x25c94>
   3fe70:	mov	r0, r5
   3fe74:	bl	49050 <_ZdlPv@@Base>
   3fe78:	mov	r0, r4
   3fe7c:	pop	{r3, r4, r5, pc}
   3fe80:	andeq	pc, r4, r0, asr r9	; <UNPREDICTABLE>
   3fe84:	push	{r3, r4, r5, lr}
   3fe88:	mov	r4, r0
   3fe8c:	ldr	r5, [r0, #12]
   3fe90:	ldr	r3, [pc, #60]	; 3fed4 <fputs@plt+0x367d4>
   3fe94:	cmp	r5, #0
   3fe98:	str	r3, [r0]
   3fe9c:	beq	3feb0 <fputs@plt+0x367b0>
   3fea0:	mov	r0, r5
   3fea4:	bl	2f394 <fputs@plt+0x25c94>
   3fea8:	mov	r0, r5
   3feac:	bl	49050 <_ZdlPv@@Base>
   3feb0:	ldr	r5, [r4, #16]
   3feb4:	cmp	r5, #0
   3feb8:	beq	3fecc <fputs@plt+0x367cc>
   3febc:	mov	r0, r5
   3fec0:	bl	2f394 <fputs@plt+0x25c94>
   3fec4:	mov	r0, r5
   3fec8:	bl	49050 <_ZdlPv@@Base>
   3fecc:	mov	r0, r4
   3fed0:	pop	{r3, r4, r5, pc}
   3fed4:	andeq	pc, r4, r0, asr r9	; <UNPREDICTABLE>
   3fed8:	push	{r3, r4, r5, lr}
   3fedc:	mov	r4, r0
   3fee0:	ldr	r5, [r0, #12]
   3fee4:	ldr	r3, [pc, #60]	; 3ff28 <fputs@plt+0x36828>
   3fee8:	cmp	r5, #0
   3feec:	str	r3, [r0]
   3fef0:	beq	3ff04 <fputs@plt+0x36804>
   3fef4:	mov	r0, r5
   3fef8:	bl	2f394 <fputs@plt+0x25c94>
   3fefc:	mov	r0, r5
   3ff00:	bl	49050 <_ZdlPv@@Base>
   3ff04:	ldr	r5, [r4, #16]
   3ff08:	cmp	r5, #0
   3ff0c:	beq	3ff20 <fputs@plt+0x36820>
   3ff10:	mov	r0, r5
   3ff14:	bl	2f394 <fputs@plt+0x25c94>
   3ff18:	mov	r0, r5
   3ff1c:	bl	49050 <_ZdlPv@@Base>
   3ff20:	mov	r0, r4
   3ff24:	pop	{r3, r4, r5, pc}
   3ff28:	andeq	pc, r4, r0, asr r9	; <UNPREDICTABLE>
   3ff2c:	push	{r3, r4, r5, lr}
   3ff30:	mov	r4, r0
   3ff34:	ldr	r5, [r0, #12]
   3ff38:	ldr	r3, [pc, #60]	; 3ff7c <fputs@plt+0x3687c>
   3ff3c:	cmp	r5, #0
   3ff40:	str	r3, [r0]
   3ff44:	beq	3ff58 <fputs@plt+0x36858>
   3ff48:	mov	r0, r5
   3ff4c:	bl	2f394 <fputs@plt+0x25c94>
   3ff50:	mov	r0, r5
   3ff54:	bl	49050 <_ZdlPv@@Base>
   3ff58:	ldr	r5, [r4, #16]
   3ff5c:	cmp	r5, #0
   3ff60:	beq	3ff74 <fputs@plt+0x36874>
   3ff64:	mov	r0, r5
   3ff68:	bl	2f394 <fputs@plt+0x25c94>
   3ff6c:	mov	r0, r5
   3ff70:	bl	49050 <_ZdlPv@@Base>
   3ff74:	mov	r0, r4
   3ff78:	pop	{r3, r4, r5, pc}
   3ff7c:	andeq	pc, r4, r0, asr r9	; <UNPREDICTABLE>
   3ff80:	push	{r3, r4, r5, lr}
   3ff84:	mov	r4, r0
   3ff88:	ldr	r5, [r0, #12]
   3ff8c:	ldr	r3, [pc, #80]	; 3ffe4 <fputs@plt+0x368e4>
   3ff90:	cmp	r5, #0
   3ff94:	str	r3, [r0]
   3ff98:	beq	3ffac <fputs@plt+0x368ac>
   3ff9c:	mov	r0, r5
   3ffa0:	bl	2f394 <fputs@plt+0x25c94>
   3ffa4:	mov	r0, r5
   3ffa8:	bl	49050 <_ZdlPv@@Base>
   3ffac:	ldr	r5, [r4, #16]
   3ffb0:	cmp	r5, #0
   3ffb4:	beq	3ffc8 <fputs@plt+0x368c8>
   3ffb8:	mov	r0, r5
   3ffbc:	bl	2f394 <fputs@plt+0x25c94>
   3ffc0:	mov	r0, r5
   3ffc4:	bl	49050 <_ZdlPv@@Base>
   3ffc8:	movw	r3, #14944	; 0x3a60
   3ffcc:	movt	r3, #7
   3ffd0:	mov	r0, r4
   3ffd4:	ldr	r2, [r3, #56]	; 0x38
   3ffd8:	str	r4, [r3, #56]	; 0x38
   3ffdc:	str	r2, [r4, #4]
   3ffe0:	pop	{r3, r4, r5, pc}
   3ffe4:	andeq	pc, r4, r0, asr r9	; <UNPREDICTABLE>
   3ffe8:	push	{r3, r4, r5, lr}
   3ffec:	mov	r4, r0
   3fff0:	ldr	r5, [r0, #12]
   3fff4:	ldr	r3, [pc, #68]	; 40040 <fputs@plt+0x36940>
   3fff8:	cmp	r5, #0
   3fffc:	str	r3, [r0]
   40000:	beq	40014 <fputs@plt+0x36914>
   40004:	mov	r0, r5
   40008:	bl	2f394 <fputs@plt+0x25c94>
   4000c:	mov	r0, r5
   40010:	bl	49050 <_ZdlPv@@Base>
   40014:	ldr	r5, [r4, #16]
   40018:	cmp	r5, #0
   4001c:	beq	40030 <fputs@plt+0x36930>
   40020:	mov	r0, r5
   40024:	bl	2f394 <fputs@plt+0x25c94>
   40028:	mov	r0, r5
   4002c:	bl	49050 <_ZdlPv@@Base>
   40030:	mov	r0, r4
   40034:	bl	49050 <_ZdlPv@@Base>
   40038:	mov	r0, r4
   4003c:	pop	{r3, r4, r5, pc}
   40040:	andeq	pc, r4, r0, asr r9	; <UNPREDICTABLE>
   40044:	push	{r3, r4, r5, lr}
   40048:	mov	r4, r0
   4004c:	ldr	r5, [r0, #12]
   40050:	ldr	r3, [pc, #68]	; 4009c <fputs@plt+0x3699c>
   40054:	cmp	r5, #0
   40058:	str	r3, [r0]
   4005c:	beq	40070 <fputs@plt+0x36970>
   40060:	mov	r0, r5
   40064:	bl	2f394 <fputs@plt+0x25c94>
   40068:	mov	r0, r5
   4006c:	bl	49050 <_ZdlPv@@Base>
   40070:	ldr	r5, [r4, #16]
   40074:	cmp	r5, #0
   40078:	beq	4008c <fputs@plt+0x3698c>
   4007c:	mov	r0, r5
   40080:	bl	2f394 <fputs@plt+0x25c94>
   40084:	mov	r0, r5
   40088:	bl	49050 <_ZdlPv@@Base>
   4008c:	mov	r0, r4
   40090:	bl	49050 <_ZdlPv@@Base>
   40094:	mov	r0, r4
   40098:	pop	{r3, r4, r5, pc}
   4009c:	andeq	pc, r4, r0, asr r9	; <UNPREDICTABLE>
   400a0:	push	{r3, r4, r5, lr}
   400a4:	mov	r4, r0
   400a8:	ldr	r5, [r0, #12]
   400ac:	ldr	r3, [pc, #68]	; 400f8 <fputs@plt+0x369f8>
   400b0:	cmp	r5, #0
   400b4:	str	r3, [r0]
   400b8:	beq	400cc <fputs@plt+0x369cc>
   400bc:	mov	r0, r5
   400c0:	bl	2f394 <fputs@plt+0x25c94>
   400c4:	mov	r0, r5
   400c8:	bl	49050 <_ZdlPv@@Base>
   400cc:	ldr	r5, [r4, #16]
   400d0:	cmp	r5, #0
   400d4:	beq	400e8 <fputs@plt+0x369e8>
   400d8:	mov	r0, r5
   400dc:	bl	2f394 <fputs@plt+0x25c94>
   400e0:	mov	r0, r5
   400e4:	bl	49050 <_ZdlPv@@Base>
   400e8:	mov	r0, r4
   400ec:	bl	49050 <_ZdlPv@@Base>
   400f0:	mov	r0, r4
   400f4:	pop	{r3, r4, r5, pc}
   400f8:	andeq	pc, r4, r0, asr r9	; <UNPREDICTABLE>
   400fc:	push	{r3, r4, r5, lr}
   40100:	mov	r4, r0
   40104:	ldr	r5, [r0, #12]
   40108:	ldr	r3, [pc, #68]	; 40154 <fputs@plt+0x36a54>
   4010c:	cmp	r5, #0
   40110:	str	r3, [r0]
   40114:	beq	40128 <fputs@plt+0x36a28>
   40118:	mov	r0, r5
   4011c:	bl	2f394 <fputs@plt+0x25c94>
   40120:	mov	r0, r5
   40124:	bl	49050 <_ZdlPv@@Base>
   40128:	ldr	r5, [r4, #16]
   4012c:	cmp	r5, #0
   40130:	beq	40144 <fputs@plt+0x36a44>
   40134:	mov	r0, r5
   40138:	bl	2f394 <fputs@plt+0x25c94>
   4013c:	mov	r0, r5
   40140:	bl	49050 <_ZdlPv@@Base>
   40144:	mov	r0, r4
   40148:	bl	49050 <_ZdlPv@@Base>
   4014c:	mov	r0, r4
   40150:	pop	{r3, r4, r5, pc}
   40154:	andeq	pc, r4, r0, asr r9	; <UNPREDICTABLE>
   40158:	push	{r3, r4, r5, lr}
   4015c:	mov	r4, r0
   40160:	ldr	r5, [r0, #12]
   40164:	ldr	r3, [pc, #68]	; 401b0 <fputs@plt+0x36ab0>
   40168:	cmp	r5, #0
   4016c:	str	r3, [r0]
   40170:	beq	40184 <fputs@plt+0x36a84>
   40174:	mov	r0, r5
   40178:	bl	2f394 <fputs@plt+0x25c94>
   4017c:	mov	r0, r5
   40180:	bl	49050 <_ZdlPv@@Base>
   40184:	ldr	r5, [r4, #16]
   40188:	cmp	r5, #0
   4018c:	beq	401a0 <fputs@plt+0x36aa0>
   40190:	mov	r0, r5
   40194:	bl	2f394 <fputs@plt+0x25c94>
   40198:	mov	r0, r5
   4019c:	bl	49050 <_ZdlPv@@Base>
   401a0:	mov	r0, r4
   401a4:	bl	49050 <_ZdlPv@@Base>
   401a8:	mov	r0, r4
   401ac:	pop	{r3, r4, r5, pc}
   401b0:	andeq	pc, r4, r0, asr r9	; <UNPREDICTABLE>
   401b4:	push	{r3, r4, r5, lr}
   401b8:	mov	r4, r0
   401bc:	ldr	r5, [r0, #12]
   401c0:	ldr	r3, [pc, #68]	; 4020c <fputs@plt+0x36b0c>
   401c4:	cmp	r5, #0
   401c8:	str	r3, [r0]
   401cc:	beq	401e0 <fputs@plt+0x36ae0>
   401d0:	mov	r0, r5
   401d4:	bl	2f394 <fputs@plt+0x25c94>
   401d8:	mov	r0, r5
   401dc:	bl	49050 <_ZdlPv@@Base>
   401e0:	ldr	r5, [r4, #16]
   401e4:	cmp	r5, #0
   401e8:	beq	401fc <fputs@plt+0x36afc>
   401ec:	mov	r0, r5
   401f0:	bl	2f394 <fputs@plt+0x25c94>
   401f4:	mov	r0, r5
   401f8:	bl	49050 <_ZdlPv@@Base>
   401fc:	mov	r0, r4
   40200:	bl	49050 <_ZdlPv@@Base>
   40204:	mov	r0, r4
   40208:	pop	{r3, r4, r5, pc}
   4020c:	andeq	pc, r4, r0, asr r9	; <UNPREDICTABLE>
   40210:	push	{r3, r4, r5, lr}
   40214:	mov	r4, r0
   40218:	ldr	r5, [r0, #12]
   4021c:	ldr	r3, [pc, #68]	; 40268 <fputs@plt+0x36b68>
   40220:	cmp	r5, #0
   40224:	str	r3, [r0]
   40228:	beq	4023c <fputs@plt+0x36b3c>
   4022c:	mov	r0, r5
   40230:	bl	2f394 <fputs@plt+0x25c94>
   40234:	mov	r0, r5
   40238:	bl	49050 <_ZdlPv@@Base>
   4023c:	ldr	r5, [r4, #16]
   40240:	cmp	r5, #0
   40244:	beq	40258 <fputs@plt+0x36b58>
   40248:	mov	r0, r5
   4024c:	bl	2f394 <fputs@plt+0x25c94>
   40250:	mov	r0, r5
   40254:	bl	49050 <_ZdlPv@@Base>
   40258:	mov	r0, r4
   4025c:	bl	49050 <_ZdlPv@@Base>
   40260:	mov	r0, r4
   40264:	pop	{r3, r4, r5, pc}
   40268:	andeq	pc, r4, r0, asr r9	; <UNPREDICTABLE>
   4026c:	push	{r3, r4, r5, lr}
   40270:	mov	r4, r0
   40274:	ldr	r3, [pc, #88]	; 402d4 <fputs@plt+0x36bd4>
   40278:	str	r3, [r0], #28
   4027c:	bl	49cb0 <_ZdlPv@@Base+0xc60>
   40280:	ldr	r5, [r4, #12]
   40284:	ldr	r3, [pc, #76]	; 402d8 <fputs@plt+0x36bd8>
   40288:	cmp	r5, #0
   4028c:	str	r3, [r4]
   40290:	beq	402a4 <fputs@plt+0x36ba4>
   40294:	mov	r0, r5
   40298:	bl	2f394 <fputs@plt+0x25c94>
   4029c:	mov	r0, r5
   402a0:	bl	49050 <_ZdlPv@@Base>
   402a4:	ldr	r5, [r4, #16]
   402a8:	cmp	r5, #0
   402ac:	beq	402c0 <fputs@plt+0x36bc0>
   402b0:	mov	r0, r5
   402b4:	bl	2f394 <fputs@plt+0x25c94>
   402b8:	mov	r0, r5
   402bc:	bl	49050 <_ZdlPv@@Base>
   402c0:	mov	r0, r4
   402c4:	pop	{r3, r4, r5, pc}
   402c8:	mov	r0, r4
   402cc:	bl	2e354 <fputs@plt+0x24c54>
   402d0:	bl	9460 <__cxa_end_cleanup@plt>
   402d4:	andeq	r0, r5, r8, lsr #26
   402d8:	andeq	pc, r4, r0, asr r9	; <UNPREDICTABLE>
   402dc:	push	{r3, r4, r5, lr}
   402e0:	mov	r4, r0
   402e4:	ldr	r5, [r0, #12]
   402e8:	ldr	r3, [pc, #68]	; 40334 <fputs@plt+0x36c34>
   402ec:	cmp	r5, #0
   402f0:	str	r3, [r0]
   402f4:	beq	40308 <fputs@plt+0x36c08>
   402f8:	mov	r0, r5
   402fc:	bl	2f394 <fputs@plt+0x25c94>
   40300:	mov	r0, r5
   40304:	bl	49050 <_ZdlPv@@Base>
   40308:	ldr	r5, [r4, #16]
   4030c:	cmp	r5, #0
   40310:	beq	40324 <fputs@plt+0x36c24>
   40314:	mov	r0, r5
   40318:	bl	2f394 <fputs@plt+0x25c94>
   4031c:	mov	r0, r5
   40320:	bl	49050 <_ZdlPv@@Base>
   40324:	mov	r0, r4
   40328:	bl	49050 <_ZdlPv@@Base>
   4032c:	mov	r0, r4
   40330:	pop	{r3, r4, r5, pc}
   40334:	andeq	pc, r4, r0, asr r9	; <UNPREDICTABLE>
   40338:	push	{r3, r4, r5, lr}
   4033c:	mov	r4, r0
   40340:	ldr	r5, [r0, #12]
   40344:	ldr	r3, [pc, #68]	; 40390 <fputs@plt+0x36c90>
   40348:	cmp	r5, #0
   4034c:	str	r3, [r0]
   40350:	beq	40364 <fputs@plt+0x36c64>
   40354:	mov	r0, r5
   40358:	bl	2f394 <fputs@plt+0x25c94>
   4035c:	mov	r0, r5
   40360:	bl	49050 <_ZdlPv@@Base>
   40364:	ldr	r5, [r4, #16]
   40368:	cmp	r5, #0
   4036c:	beq	40380 <fputs@plt+0x36c80>
   40370:	mov	r0, r5
   40374:	bl	2f394 <fputs@plt+0x25c94>
   40378:	mov	r0, r5
   4037c:	bl	49050 <_ZdlPv@@Base>
   40380:	mov	r0, r4
   40384:	bl	49050 <_ZdlPv@@Base>
   40388:	mov	r0, r4
   4038c:	pop	{r3, r4, r5, pc}
   40390:	andeq	pc, r4, r0, asr r9	; <UNPREDICTABLE>
   40394:	push	{r3, r4, r5, lr}
   40398:	mov	r4, r0
   4039c:	ldr	r5, [r0, #12]
   403a0:	ldr	r3, [pc, #68]	; 403ec <fputs@plt+0x36cec>
   403a4:	cmp	r5, #0
   403a8:	str	r3, [r0]
   403ac:	beq	403c0 <fputs@plt+0x36cc0>
   403b0:	mov	r0, r5
   403b4:	bl	2f394 <fputs@plt+0x25c94>
   403b8:	mov	r0, r5
   403bc:	bl	49050 <_ZdlPv@@Base>
   403c0:	ldr	r5, [r4, #16]
   403c4:	cmp	r5, #0
   403c8:	beq	403dc <fputs@plt+0x36cdc>
   403cc:	mov	r0, r5
   403d0:	bl	2f394 <fputs@plt+0x25c94>
   403d4:	mov	r0, r5
   403d8:	bl	49050 <_ZdlPv@@Base>
   403dc:	mov	r0, r4
   403e0:	bl	49050 <_ZdlPv@@Base>
   403e4:	mov	r0, r4
   403e8:	pop	{r3, r4, r5, pc}
   403ec:	andeq	pc, r4, r0, asr r9	; <UNPREDICTABLE>
   403f0:	push	{r3, r4, r5, lr}
   403f4:	mov	r4, r0
   403f8:	ldr	r5, [r0, #12]
   403fc:	ldr	r3, [pc, #68]	; 40448 <fputs@plt+0x36d48>
   40400:	cmp	r5, #0
   40404:	str	r3, [r0]
   40408:	beq	4041c <fputs@plt+0x36d1c>
   4040c:	mov	r0, r5
   40410:	bl	2f394 <fputs@plt+0x25c94>
   40414:	mov	r0, r5
   40418:	bl	49050 <_ZdlPv@@Base>
   4041c:	ldr	r5, [r4, #16]
   40420:	cmp	r5, #0
   40424:	beq	40438 <fputs@plt+0x36d38>
   40428:	mov	r0, r5
   4042c:	bl	2f394 <fputs@plt+0x25c94>
   40430:	mov	r0, r5
   40434:	bl	49050 <_ZdlPv@@Base>
   40438:	mov	r0, r4
   4043c:	bl	49050 <_ZdlPv@@Base>
   40440:	mov	r0, r4
   40444:	pop	{r3, r4, r5, pc}
   40448:	andeq	pc, r4, r0, asr r9	; <UNPREDICTABLE>
   4044c:	push	{r3, r4, r5, lr}
   40450:	mov	r4, r0
   40454:	ldr	r5, [r0, #12]
   40458:	ldr	r3, [pc, #68]	; 404a4 <fputs@plt+0x36da4>
   4045c:	cmp	r5, #0
   40460:	str	r3, [r0]
   40464:	beq	40478 <fputs@plt+0x36d78>
   40468:	mov	r0, r5
   4046c:	bl	2f394 <fputs@plt+0x25c94>
   40470:	mov	r0, r5
   40474:	bl	49050 <_ZdlPv@@Base>
   40478:	ldr	r5, [r4, #16]
   4047c:	cmp	r5, #0
   40480:	beq	40494 <fputs@plt+0x36d94>
   40484:	mov	r0, r5
   40488:	bl	2f394 <fputs@plt+0x25c94>
   4048c:	mov	r0, r5
   40490:	bl	49050 <_ZdlPv@@Base>
   40494:	mov	r0, r4
   40498:	bl	49050 <_ZdlPv@@Base>
   4049c:	mov	r0, r4
   404a0:	pop	{r3, r4, r5, pc}
   404a4:	andeq	pc, r4, r0, asr r9	; <UNPREDICTABLE>
   404a8:	push	{r3, r4, r5, lr}
   404ac:	mov	r4, r0
   404b0:	ldr	r3, [pc, #96]	; 40518 <fputs@plt+0x36e18>
   404b4:	str	r3, [r0], #28
   404b8:	bl	49cb0 <_ZdlPv@@Base+0xc60>
   404bc:	ldr	r5, [r4, #12]
   404c0:	ldr	r3, [pc, #84]	; 4051c <fputs@plt+0x36e1c>
   404c4:	cmp	r5, #0
   404c8:	str	r3, [r4]
   404cc:	beq	404e0 <fputs@plt+0x36de0>
   404d0:	mov	r0, r5
   404d4:	bl	2f394 <fputs@plt+0x25c94>
   404d8:	mov	r0, r5
   404dc:	bl	49050 <_ZdlPv@@Base>
   404e0:	ldr	r5, [r4, #16]
   404e4:	cmp	r5, #0
   404e8:	beq	404fc <fputs@plt+0x36dfc>
   404ec:	mov	r0, r5
   404f0:	bl	2f394 <fputs@plt+0x25c94>
   404f4:	mov	r0, r5
   404f8:	bl	49050 <_ZdlPv@@Base>
   404fc:	mov	r0, r4
   40500:	bl	49050 <_ZdlPv@@Base>
   40504:	mov	r0, r4
   40508:	pop	{r3, r4, r5, pc}
   4050c:	mov	r0, r4
   40510:	bl	2e354 <fputs@plt+0x24c54>
   40514:	bl	9460 <__cxa_end_cleanup@plt>
   40518:	andeq	r0, r5, r8, lsr #26
   4051c:	andeq	pc, r4, r0, asr r9	; <UNPREDICTABLE>
   40520:	ldr	r3, [pc, #20]	; 4053c <fputs@plt+0x36e3c>
   40524:	push	{r4, lr}
   40528:	mov	r4, r0
   4052c:	str	r3, [r0]
   40530:	bl	35ec8 <fputs@plt+0x2c7c8>
   40534:	mov	r0, r4
   40538:	pop	{r4, pc}
   4053c:	ldrdeq	r0, [r5], -r8
   40540:	ldr	r3, [pc, #28]	; 40564 <fputs@plt+0x36e64>
   40544:	push	{r4, lr}
   40548:	mov	r4, r0
   4054c:	str	r3, [r0]
   40550:	bl	35ec8 <fputs@plt+0x2c7c8>
   40554:	mov	r0, r4
   40558:	bl	49050 <_ZdlPv@@Base>
   4055c:	mov	r0, r4
   40560:	pop	{r4, pc}
   40564:	ldrdeq	r0, [r5], -r8
   40568:	push	{r3, r4, r5, lr}
   4056c:	mov	r4, r0
   40570:	ldr	r3, [pc, #88]	; 405d0 <fputs@plt+0x36ed0>
   40574:	str	r3, [r0], #28
   40578:	bl	1a170 <fputs@plt+0x10a70>
   4057c:	ldr	r5, [r4, #12]
   40580:	ldr	r3, [pc, #76]	; 405d4 <fputs@plt+0x36ed4>
   40584:	cmp	r5, #0
   40588:	str	r3, [r4]
   4058c:	beq	405a0 <fputs@plt+0x36ea0>
   40590:	mov	r0, r5
   40594:	bl	2f394 <fputs@plt+0x25c94>
   40598:	mov	r0, r5
   4059c:	bl	49050 <_ZdlPv@@Base>
   405a0:	ldr	r5, [r4, #16]
   405a4:	cmp	r5, #0
   405a8:	beq	405bc <fputs@plt+0x36ebc>
   405ac:	mov	r0, r5
   405b0:	bl	2f394 <fputs@plt+0x25c94>
   405b4:	mov	r0, r5
   405b8:	bl	49050 <_ZdlPv@@Base>
   405bc:	mov	r0, r4
   405c0:	pop	{r3, r4, r5, pc}
   405c4:	mov	r0, r4
   405c8:	bl	2e354 <fputs@plt+0x24c54>
   405cc:	bl	9460 <__cxa_end_cleanup@plt>
   405d0:	andeq	r1, r5, r8, lsr #7
   405d4:	andeq	pc, r4, r0, asr r9	; <UNPREDICTABLE>
   405d8:	push	{r3, r4, r5, lr}
   405dc:	mov	r4, r0
   405e0:	ldr	r3, [pc, #96]	; 40648 <fputs@plt+0x36f48>
   405e4:	str	r3, [r0], #28
   405e8:	bl	1a170 <fputs@plt+0x10a70>
   405ec:	ldr	r5, [r4, #12]
   405f0:	ldr	r3, [pc, #84]	; 4064c <fputs@plt+0x36f4c>
   405f4:	cmp	r5, #0
   405f8:	str	r3, [r4]
   405fc:	beq	40610 <fputs@plt+0x36f10>
   40600:	mov	r0, r5
   40604:	bl	2f394 <fputs@plt+0x25c94>
   40608:	mov	r0, r5
   4060c:	bl	49050 <_ZdlPv@@Base>
   40610:	ldr	r5, [r4, #16]
   40614:	cmp	r5, #0
   40618:	beq	4062c <fputs@plt+0x36f2c>
   4061c:	mov	r0, r5
   40620:	bl	2f394 <fputs@plt+0x25c94>
   40624:	mov	r0, r5
   40628:	bl	49050 <_ZdlPv@@Base>
   4062c:	mov	r0, r4
   40630:	bl	49050 <_ZdlPv@@Base>
   40634:	mov	r0, r4
   40638:	pop	{r3, r4, r5, pc}
   4063c:	mov	r0, r4
   40640:	bl	2e354 <fputs@plt+0x24c54>
   40644:	bl	9460 <__cxa_end_cleanup@plt>
   40648:	andeq	r1, r5, r8, lsr #7
   4064c:	andeq	pc, r4, r0, asr r9	; <UNPREDICTABLE>
   40650:	push	{r4, lr}
   40654:	movw	r4, #3776	; 0xec0
   40658:	movt	r4, #7
   4065c:	sub	sp, sp, #8
   40660:	ldr	r3, [r4, #20]
   40664:	cmp	r3, #19
   40668:	bne	40684 <fputs@plt+0x36f84>
   4066c:	movw	r0, #3776	; 0xec0
   40670:	movt	r0, #7
   40674:	bl	2304c <fputs@plt+0x1994c>
   40678:	ldr	r3, [r4, #20]
   4067c:	cmp	r3, #19
   40680:	beq	4066c <fputs@plt+0x36f6c>
   40684:	cmp	r3, #13
   40688:	beq	406d4 <fputs@plt+0x36fd4>
   4068c:	cmp	r3, #25
   40690:	beq	406fc <fputs@plt+0x36ffc>
   40694:	cmp	r3, #18
   40698:	movne	r0, #1
   4069c:	beq	406a8 <fputs@plt+0x36fa8>
   406a0:	add	sp, sp, #8
   406a4:	pop	{r4, pc}
   406a8:	movw	r2, #18728	; 0x4928
   406ac:	movt	r2, #7
   406b0:	movw	r1, #8236	; 0x202c
   406b4:	str	r2, [sp]
   406b8:	movt	r1, #5
   406bc:	mov	r3, r2
   406c0:	mov	r0, #4096	; 0x1000
   406c4:	bl	21ba4 <fputs@plt+0x184a4>
   406c8:	mov	r0, #0
   406cc:	add	sp, sp, #8
   406d0:	pop	{r4, pc}
   406d4:	movw	r2, #18728	; 0x4928
   406d8:	movt	r2, #7
   406dc:	movw	r1, #8184	; 0x1ff8
   406e0:	str	r2, [sp]
   406e4:	movt	r1, #5
   406e8:	mov	r3, r2
   406ec:	mov	r0, #8192	; 0x2000
   406f0:	bl	21ba4 <fputs@plt+0x184a4>
   406f4:	mov	r0, #0
   406f8:	b	406a0 <fputs@plt+0x36fa0>
   406fc:	movw	r2, #18728	; 0x4928
   40700:	movt	r2, #7
   40704:	movw	r1, #8200	; 0x2008
   40708:	str	r2, [sp]
   4070c:	movt	r1, #5
   40710:	mov	r3, r2
   40714:	mov	r0, #2048	; 0x800
   40718:	bl	21ba4 <fputs@plt+0x184a4>
   4071c:	mov	r0, #0
   40720:	b	406a0 <fputs@plt+0x36fa0>
   40724:	cmp	r1, #0
   40728:	cmpge	r2, #0
   4072c:	push	{r4, r5, r6, lr}
   40730:	mov	r4, r1
   40734:	mov	r6, r2
   40738:	mov	r5, r0
   4073c:	ble	407b8 <fputs@plt+0x370b8>
   40740:	cmp	r4, #0
   40744:	beq	407b0 <fputs@plt+0x370b0>
   40748:	cmp	r5, #0
   4074c:	blt	407cc <fputs@plt+0x370cc>
   40750:	mvn	r0, #-2147483648	; 0x80000000
   40754:	mov	r1, r4
   40758:	bl	964c <__aeabi_idiv@plt>
   4075c:	cmp	r5, r0
   40760:	ble	407e4 <fputs@plt+0x370e4>
   40764:	vmov	s9, r5
   40768:	vldr	d6, [pc, #208]	; 40840 <fputs@plt+0x37140>
   4076c:	vcvt.f64.s32	d5, s9
   40770:	vmov	s9, r4
   40774:	vcvt.f64.s32	d7, s9
   40778:	vmov	s9, r6
   4077c:	vmul.f64	d7, d5, d7
   40780:	vcvt.f64.s32	d5, s9
   40784:	vdiv.f64	d7, d7, d5
   40788:	vcmpe.f64	d7, d6
   4078c:	vmrs	APSR_nzcv, fpscr
   40790:	bgt	407f4 <fputs@plt+0x370f4>
   40794:	vldr	d6, [pc, #172]	; 40848 <fputs@plt+0x37148>
   40798:	vcmpe.f64	d7, d6
   4079c:	vmrs	APSR_nzcv, fpscr
   407a0:	bmi	40818 <fputs@plt+0x37118>
   407a4:	vcvt.s32.f64	s13, d7
   407a8:	vmov	r0, s13
   407ac:	pop	{r4, r5, r6, pc}
   407b0:	mov	r0, r4
   407b4:	pop	{r4, r5, r6, pc}
   407b8:	movw	r1, #8264	; 0x2048
   407bc:	movw	r0, #654	; 0x28e
   407c0:	movt	r1, #5
   407c4:	bl	430dc <fputs@plt+0x399dc>
   407c8:	b	40740 <fputs@plt+0x37040>
   407cc:	mov	r0, #-2147483648	; 0x80000000
   407d0:	mov	r1, r4
   407d4:	bl	9550 <__aeabi_uidiv@plt>
   407d8:	rsb	r3, r5, #0
   407dc:	cmp	r3, r0
   407e0:	bhi	40764 <fputs@plt+0x37064>
   407e4:	mul	r0, r4, r5
   407e8:	mov	r1, r6
   407ec:	bl	964c <__aeabi_idiv@plt>
   407f0:	pop	{r4, r5, r6, pc}
   407f4:	movw	r1, #18728	; 0x4928
   407f8:	movt	r1, #7
   407fc:	movw	r0, #8276	; 0x2054
   40800:	movt	r0, #5
   40804:	mov	r2, r1
   40808:	mov	r3, r1
   4080c:	bl	21c14 <fputs@plt+0x18514>
   40810:	mvn	r0, #-2147483648	; 0x80000000
   40814:	pop	{r4, r5, r6, pc}
   40818:	movw	r1, #18728	; 0x4928
   4081c:	movt	r1, #7
   40820:	movw	r0, #8276	; 0x2054
   40824:	movt	r0, #5
   40828:	mov	r2, r1
   4082c:	mov	r3, r1
   40830:	bl	21c14 <fputs@plt+0x18514>
   40834:	mov	r0, #-2147483648	; 0x80000000
   40838:	pop	{r4, r5, r6, pc}
   4083c:	nop	{0}
   40840:			; <UNDEFINED> instruction: 0xffc00000
   40844:	ldrshmi	pc, [pc, #255]	; 4094b <fputs@plt+0x3724b>	; <UNPREDICTABLE>
   40848:	andeq	r0, r0, r0
   4084c:	mvngt	r0, r0
   40850:	movw	r3, #45504	; 0xb1c0
   40854:	movt	r3, #6
   40858:	mov	r2, r1
   4085c:	ldr	r1, [r3]
   40860:	push	{r4, lr}
   40864:	cmp	r1, #1
   40868:	mov	r4, r0
   4086c:	streq	r2, [r0]
   40870:	beq	40890 <fputs@plt+0x37190>
   40874:	cmp	r2, #0
   40878:	add	r0, r1, r1, lsr #31
   4087c:	blt	40898 <fputs@plt+0x37198>
   40880:	add	r0, r2, r0, asr #1
   40884:	sub	r0, r0, #1
   40888:	bl	964c <__aeabi_idiv@plt>
   4088c:	str	r0, [r4]
   40890:	mov	r0, r4
   40894:	pop	{r4, pc}
   40898:	rsb	r0, r2, r0, asr #1
   4089c:	sub	r0, r0, #1
   408a0:	bl	964c <__aeabi_idiv@plt>
   408a4:	rsb	r0, r0, #0
   408a8:	b	4088c <fputs@plt+0x3718c>
   408ac:	movw	r3, #45504	; 0xb1c0
   408b0:	movt	r3, #6
   408b4:	mov	r2, r1
   408b8:	ldr	r1, [r3, #4]
   408bc:	push	{r4, lr}
   408c0:	cmp	r1, #1
   408c4:	mov	r4, r0
   408c8:	streq	r2, [r0]
   408cc:	beq	408ec <fputs@plt+0x371ec>
   408d0:	cmp	r2, #0
   408d4:	add	r0, r1, r1, lsr #31
   408d8:	blt	408f4 <fputs@plt+0x371f4>
   408dc:	add	r0, r2, r0, asr #1
   408e0:	sub	r0, r0, #1
   408e4:	bl	964c <__aeabi_idiv@plt>
   408e8:	str	r0, [r4]
   408ec:	mov	r0, r4
   408f0:	pop	{r4, pc}
   408f4:	rsb	r0, r2, r0, asr #1
   408f8:	sub	r0, r0, #1
   408fc:	bl	964c <__aeabi_idiv@plt>
   40900:	rsb	r0, r0, #0
   40904:	b	408e8 <fputs@plt+0x371e8>
   40908:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   4090c:	movw	r8, #3232	; 0xca0
   40910:	movt	r8, #7
   40914:	sub	sp, sp, #44	; 0x2c
   40918:	movw	r4, #3776	; 0xec0
   4091c:	movt	r4, #7
   40920:	ldr	ip, [r8]
   40924:	mov	r7, r0
   40928:	mov	r9, r1
   4092c:	mov	r6, r2
   40930:	mov	sl, r3
   40934:	mov	r5, #0
   40938:	str	ip, [sp, #36]	; 0x24
   4093c:	cmp	r6, #0
   40940:	ldr	ip, [r4, #20]
   40944:	beq	40950 <fputs@plt+0x37250>
   40948:	cmp	ip, #19
   4094c:	beq	409b0 <fputs@plt+0x372b0>
   40950:	cmp	ip, #2
   40954:	ldrb	r3, [r4, #8]
   40958:	beq	409c0 <fputs@plt+0x372c0>
   4095c:	movw	r0, #3776	; 0xec0
   40960:	movt	r0, #7
   40964:	bl	1afb0 <fputs@plt+0x118b0>
   40968:	mov	r1, r0
   4096c:	add	r0, sp, #16
   40970:	bl	440a0 <fputs@plt+0x3a9a0>
   40974:	movw	r3, #18728	; 0x4928
   40978:	add	r2, sp, #16
   4097c:	movt	r3, #7
   40980:	movw	r1, #8420	; 0x20e4
   40984:	str	r3, [sp]
   40988:	movt	r1, #5
   4098c:	mov	r0, #2
   40990:	bl	21ba4 <fputs@plt+0x184a4>
   40994:	mov	r0, #0
   40998:	ldr	r2, [sp, #36]	; 0x24
   4099c:	ldr	r3, [r8]
   409a0:	cmp	r2, r3
   409a4:	bne	409e4 <fputs@plt+0x372e4>
   409a8:	add	sp, sp, #44	; 0x2c
   409ac:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   409b0:	movw	r0, #3776	; 0xec0
   409b4:	movt	r0, #7
   409b8:	bl	2304c <fputs@plt+0x1994c>
   409bc:	b	4093c <fputs@plt+0x3723c>
   409c0:	cmp	r3, #43	; 0x2b
   409c4:	beq	409b0 <fputs@plt+0x372b0>
   409c8:	cmp	r3, #45	; 0x2d
   409cc:	bne	409e8 <fputs@plt+0x372e8>
   409d0:	movw	r0, #3776	; 0xec0
   409d4:	movt	r0, #7
   409d8:	eor	r5, r5, #1
   409dc:	bl	2304c <fputs@plt+0x1994c>
   409e0:	b	4093c <fputs@plt+0x3723c>
   409e4:	bl	95d4 <__stack_chk_fail@plt>
   409e8:	sub	r2, r3, #37	; 0x25
   409ec:	cmp	r2, #87	; 0x57
   409f0:	ldrls	pc, [pc, r2, lsl #2]
   409f4:	b	4095c <fputs@plt+0x3725c>
   409f8:	andeq	r0, r4, r8, asr fp
   409fc:	andeq	r0, r4, r8, asr fp
   40a00:	andeq	r0, r4, ip, asr r9
   40a04:	andeq	r1, r4, ip, lsl #4
   40a08:	andeq	r0, r4, ip, asr r9
   40a0c:	andeq	r0, r4, r8, asr fp
   40a10:	andeq	r0, r4, ip, asr r9
   40a14:	andeq	r0, r4, ip, asr r9
   40a18:	andeq	r0, r4, ip, asr r9
   40a1c:	andeq	r0, r4, ip, lsr #26
   40a20:	andeq	r0, r4, r8, asr fp
   40a24:	muleq	r4, r0, ip
   40a28:	muleq	r4, r0, ip
   40a2c:	muleq	r4, r0, ip
   40a30:	muleq	r4, r0, ip
   40a34:	muleq	r4, r0, ip
   40a38:	muleq	r4, r0, ip
   40a3c:	muleq	r4, r0, ip
   40a40:	muleq	r4, r0, ip
   40a44:	muleq	r4, r0, ip
   40a48:	muleq	r4, r0, ip
   40a4c:	andeq	r0, r4, r8, asr fp
   40a50:	andeq	r0, r4, ip, asr r9
   40a54:	andeq	r0, r4, r8, asr fp
   40a58:	andeq	r0, r4, r8, asr fp
   40a5c:	andeq	r0, r4, r8, asr fp
   40a60:	andeq	r0, r4, ip, asr r9
   40a64:	andeq	r0, r4, ip, asr r9
   40a68:	andeq	r0, r4, ip, asr r9
   40a6c:	andeq	r0, r4, ip, asr r9
   40a70:	andeq	r0, r4, ip, asr r9
   40a74:	andeq	r0, r4, ip, asr r9
   40a78:	andeq	r0, r4, ip, asr r9
   40a7c:	andeq	r0, r4, ip, asr r9
   40a80:	andeq	r0, r4, ip, asr r9
   40a84:	andeq	r0, r4, ip, asr r9
   40a88:	andeq	r0, r4, ip, asr r9
   40a8c:	andeq	r0, r4, ip, asr r9
   40a90:	andeq	r0, r4, ip, asr r9
   40a94:	andeq	r0, r4, ip, asr r9
   40a98:	andeq	r0, r4, ip, asr r9
   40a9c:	andeq	r0, r4, ip, asr r9
   40aa0:	andeq	r0, r4, ip, asr r9
   40aa4:	andeq	r0, r4, ip, asr r9
   40aa8:	andeq	r0, r4, ip, asr r9
   40aac:	andeq	r0, r4, ip, asr r9
   40ab0:	andeq	r0, r4, ip, asr r9
   40ab4:	andeq	r0, r4, ip, asr r9
   40ab8:	andeq	r0, r4, ip, asr r9
   40abc:	andeq	r0, r4, ip, asr r9
   40ac0:	andeq	r0, r4, ip, asr r9
   40ac4:	andeq	r0, r4, ip, asr r9
   40ac8:	andeq	r0, r4, ip, asr r9
   40acc:	andeq	r0, r4, ip, asr r9
   40ad0:	andeq	r0, r4, ip, asr r9
   40ad4:	andeq	r0, r4, ip, asr r9
   40ad8:	andeq	r0, r4, ip, asr r9
   40adc:	andeq	r0, r4, ip, asr r9
   40ae0:	andeq	r0, r4, ip, asr r9
   40ae4:	andeq	r0, r4, ip, asr r9
   40ae8:	andeq	r0, r4, ip, asr r9
   40aec:	andeq	r0, r4, ip, asr r9
   40af0:	andeq	r0, r4, ip, asr r9
   40af4:	andeq	r0, r4, ip, asr r9
   40af8:	andeq	r0, r4, ip, asr r9
   40afc:	andeq	r0, r4, ip, asr r9
   40b00:	andeq	r0, r4, ip, asr r9
   40b04:	andeq	r0, r4, ip, asr r9
   40b08:	andeq	r0, r4, ip, asr r9
   40b0c:	andeq	r0, r4, ip, asr r9
   40b10:	andeq	r0, r4, ip, asr r9
   40b14:	andeq	r0, r4, ip, asr r9
   40b18:	andeq	r0, r4, ip, asr r9
   40b1c:	andeq	r0, r4, ip, asr r9
   40b20:	andeq	r0, r4, ip, asr r9
   40b24:	andeq	r0, r4, ip, asr r9
   40b28:	andeq	r0, r4, ip, asr r9
   40b2c:	andeq	r0, r4, ip, asr r9
   40b30:	andeq	r0, r4, ip, asr r9
   40b34:	andeq	r0, r4, ip, asr r9
   40b38:	andeq	r0, r4, ip, asr r9
   40b3c:	andeq	r0, r4, ip, asr r9
   40b40:	andeq	r0, r4, ip, asr r9
   40b44:	andeq	r0, r4, ip, asr r9
   40b48:	andeq	r0, r4, ip, asr r9
   40b4c:	andeq	r0, r4, ip, asr r9
   40b50:	andeq	r0, r4, ip, asr r9
   40b54:	andeq	r0, r4, ip, lsl #23
   40b58:	movw	r2, #18728	; 0x4928
   40b5c:	movt	r2, #7
   40b60:	movw	r1, #8400	; 0x20d0
   40b64:	str	r2, [sp]
   40b68:	mov	r3, r2
   40b6c:	movt	r1, #5
   40b70:	mov	r0, #128	; 0x80
   40b74:	bl	21ba4 <fputs@plt+0x184a4>
   40b78:	rsbs	r0, sl, #1
   40b7c:	mov	r3, #0
   40b80:	str	r3, [r7]
   40b84:	movcc	r0, #0
   40b88:	b	40998 <fputs@plt+0x37298>
   40b8c:	movw	r0, #3776	; 0xec0
   40b90:	movt	r0, #7
   40b94:	bl	2304c <fputs@plt+0x1994c>
   40b98:	mov	r0, r7
   40b9c:	mov	r1, r9
   40ba0:	mov	r2, r6
   40ba4:	mov	r3, sl
   40ba8:	bl	40908 <fputs@plt+0x37208>
   40bac:	cmp	r0, #0
   40bb0:	beq	40c88 <fputs@plt+0x37588>
   40bb4:	cmp	r9, #118	; 0x76
   40bb8:	bne	41420 <fputs@plt+0x37d20>
   40bbc:	movw	r2, #3364	; 0xd24
   40bc0:	movt	r2, #7
   40bc4:	movw	r3, #45504	; 0xb1c0
   40bc8:	movt	r3, #6
   40bcc:	ldr	r2, [r2]
   40bd0:	ldr	r0, [r3]
   40bd4:	ldr	r3, [r2, #36]	; 0x24
   40bd8:	mul	r0, r0, r3
   40bdc:	cmp	r0, #0
   40be0:	ldr	r3, [r7]
   40be4:	blt	41444 <fputs@plt+0x37d44>
   40be8:	add	r2, r0, #-2147483648	; 0x80000000
   40bec:	cmp	r3, r2
   40bf0:	blt	40d08 <fputs@plt+0x37608>
   40bf4:	cmp	r5, #0
   40bf8:	rsb	r0, r0, r3
   40bfc:	str	r0, [r7]
   40c00:	beq	41304 <fputs@plt+0x37c04>
   40c04:	cmp	r0, #-2147483648	; 0x80000000
   40c08:	beq	40d08 <fputs@plt+0x37608>
   40c0c:	rsb	r3, r0, #0
   40c10:	mov	r0, #1
   40c14:	str	r3, [r7]
   40c18:	b	40998 <fputs@plt+0x37298>
   40c1c:	cmp	fp, #0
   40c20:	beq	4122c <fputs@plt+0x37b2c>
   40c24:	movw	r0, #8316	; 0x207c
   40c28:	mov	r1, fp
   40c2c:	movt	r0, #5
   40c30:	bl	9424 <strchr@plt>
   40c34:	subs	r3, r0, #0
   40c38:	beq	414d4 <fputs@plt+0x37dd4>
   40c3c:	mov	r0, r6
   40c40:	bl	2304c <fputs@plt+0x1994c>
   40c44:	ldr	r3, [r6, #20]
   40c48:	ldrb	r2, [r6, #8]
   40c4c:	cmp	r3, #2
   40c50:	beq	414ec <fputs@plt+0x37dec>
   40c54:	movw	r0, #3776	; 0xec0
   40c58:	movt	r0, #7
   40c5c:	bl	1afb0 <fputs@plt+0x118b0>
   40c60:	mov	r1, r0
   40c64:	add	r0, sp, #16
   40c68:	bl	440a0 <fputs@plt+0x3a9a0>
   40c6c:	movw	r2, #18728	; 0x4928
   40c70:	movt	r2, #7
   40c74:	movw	r0, #8332	; 0x208c
   40c78:	add	r1, sp, #16
   40c7c:	movt	r0, #5
   40c80:	mov	r3, r2
   40c84:	bl	21c14 <fputs@plt+0x18514>
   40c88:	mov	r0, #0
   40c8c:	b	40998 <fputs@plt+0x37298>
   40c90:	movw	r6, #16416	; 0x4020
   40c94:	movw	sl, #52428	; 0xcccc
   40c98:	movt	r6, #7
   40c9c:	movt	sl, #3276	; 0xccc
   40ca0:	mov	r2, #0
   40ca4:	str	r2, [r7]
   40ca8:	add	r2, r2, r2, lsl #2
   40cac:	rsb	r1, r3, #-2147483601	; 0x8000002f
   40cb0:	lsl	r2, r2, #1
   40cb4:	cmp	r2, r1
   40cb8:	bgt	41410 <fputs@plt+0x37d10>
   40cbc:	sub	r3, r3, #48	; 0x30
   40cc0:	movw	r0, #3776	; 0xec0
   40cc4:	add	r2, r2, r3
   40cc8:	movt	r0, #7
   40ccc:	str	r2, [r7]
   40cd0:	bl	2304c <fputs@plt+0x1994c>
   40cd4:	ldr	r2, [r4, #20]
   40cd8:	ldrb	r0, [r4, #8]
   40cdc:	cmp	r2, #2
   40ce0:	movne	r3, #0
   40ce4:	moveq	r1, r0
   40ce8:	moveq	r3, r0
   40cec:	movne	r1, r3
   40cf0:	ldrb	r1, [r6, r1]
   40cf4:	cmp	r1, #0
   40cf8:	beq	41418 <fputs@plt+0x37d18>
   40cfc:	ldr	r2, [r7]
   40d00:	cmp	r2, sl
   40d04:	ble	40ca8 <fputs@plt+0x375a8>
   40d08:	movw	r1, #18728	; 0x4928
   40d0c:	movt	r1, #7
   40d10:	movw	r0, #8276	; 0x2054
   40d14:	movt	r0, #5
   40d18:	mov	r2, r1
   40d1c:	mov	r3, r1
   40d20:	bl	21c14 <fputs@plt+0x18514>
   40d24:	mov	r0, #0
   40d28:	b	40998 <fputs@plt+0x37298>
   40d2c:	mov	r3, #0
   40d30:	str	r3, [r7]
   40d34:	ldr	r2, [r4, #20]
   40d38:	ldrb	r3, [r4, #8]
   40d3c:	cmp	r2, #2
   40d40:	movne	sl, #1
   40d44:	beq	4131c <fputs@plt+0x37c1c>
   40d48:	mov	r6, #0
   40d4c:	cmp	r9, #122	; 0x7a
   40d50:	ldrls	pc, [pc, r9, lsl #2]
   40d54:	b	411a8 <fputs@plt+0x37aa8>
   40d58:	andeq	r1, r4, r8, ror r4
   40d5c:	andeq	r1, r4, r8, lsr #3
   40d60:	andeq	r1, r4, r8, lsr #3
   40d64:	andeq	r1, r4, r8, lsr #3
   40d68:	andeq	r1, r4, r8, lsr #3
   40d6c:	andeq	r1, r4, r8, lsr #3
   40d70:	andeq	r1, r4, r8, lsr #3
   40d74:	andeq	r1, r4, r8, lsr #3
   40d78:	andeq	r1, r4, r8, lsr #3
   40d7c:	andeq	r1, r4, r8, lsr #3
   40d80:	andeq	r1, r4, r8, lsr #3
   40d84:	andeq	r1, r4, r8, lsr #3
   40d88:	andeq	r1, r4, r8, lsr #3
   40d8c:	andeq	r1, r4, r8, lsr #3
   40d90:	andeq	r1, r4, r8, lsr #3
   40d94:	andeq	r1, r4, r8, lsr #3
   40d98:	andeq	r1, r4, r8, lsr #3
   40d9c:	andeq	r1, r4, r8, lsr #3
   40da0:	andeq	r1, r4, r8, lsr #3
   40da4:	andeq	r1, r4, r8, lsr #3
   40da8:	andeq	r1, r4, r8, lsr #3
   40dac:	andeq	r1, r4, r8, lsr #3
   40db0:	andeq	r1, r4, r8, lsr #3
   40db4:	andeq	r1, r4, r8, lsr #3
   40db8:	andeq	r1, r4, r8, lsr #3
   40dbc:	andeq	r1, r4, r8, lsr #3
   40dc0:	andeq	r1, r4, r8, lsr #3
   40dc4:	andeq	r1, r4, r8, lsr #3
   40dc8:	andeq	r1, r4, r8, lsr #3
   40dcc:	andeq	r1, r4, r8, lsr #3
   40dd0:	andeq	r1, r4, r8, lsr #3
   40dd4:	andeq	r1, r4, r8, lsr #3
   40dd8:	andeq	r1, r4, r8, lsr #3
   40ddc:	andeq	r1, r4, r8, lsr #3
   40de0:	andeq	r1, r4, r8, lsr #3
   40de4:	andeq	r1, r4, r8, lsr #3
   40de8:	andeq	r1, r4, r8, lsr #3
   40dec:	andeq	r1, r4, r8, lsr #3
   40df0:	andeq	r1, r4, r8, lsr #3
   40df4:	andeq	r1, r4, r8, lsr #3
   40df8:	andeq	r1, r4, r8, lsr #3
   40dfc:	andeq	r1, r4, r8, lsr #3
   40e00:	andeq	r1, r4, r8, lsr #3
   40e04:	andeq	r1, r4, r8, lsr #3
   40e08:	andeq	r1, r4, r8, lsr #3
   40e0c:	andeq	r1, r4, r8, lsr #3
   40e10:	andeq	r1, r4, r8, lsr #3
   40e14:	andeq	r1, r4, r8, lsr #3
   40e18:	andeq	r1, r4, r8, lsr #3
   40e1c:	andeq	r1, r4, r8, lsr #3
   40e20:	andeq	r1, r4, r8, lsr #3
   40e24:	andeq	r1, r4, r8, lsr #3
   40e28:	andeq	r1, r4, r8, lsr #3
   40e2c:	andeq	r1, r4, r8, lsr #3
   40e30:	andeq	r1, r4, r8, lsr #3
   40e34:	andeq	r1, r4, r8, lsr #3
   40e38:	andeq	r1, r4, r8, lsr #3
   40e3c:	andeq	r1, r4, r8, lsr #3
   40e40:	andeq	r1, r4, r8, lsr #3
   40e44:	andeq	r1, r4, r8, lsr #3
   40e48:	andeq	r1, r4, r8, lsr #3
   40e4c:	andeq	r1, r4, r8, lsr #3
   40e50:	andeq	r1, r4, r8, lsr #3
   40e54:	andeq	r1, r4, r8, lsr #3
   40e58:	andeq	r1, r4, r8, lsr #3
   40e5c:	andeq	r1, r4, r8, lsr #3
   40e60:	andeq	r1, r4, r8, lsr #3
   40e64:	andeq	r1, r4, r8, lsr #3
   40e68:	andeq	r1, r4, r8, lsr #3
   40e6c:	andeq	r1, r4, r8, lsr #3
   40e70:	andeq	r1, r4, r8, lsr #3
   40e74:	andeq	r1, r4, r8, lsr #3
   40e78:	andeq	r1, r4, r8, lsr #3
   40e7c:	andeq	r1, r4, r8, lsr #3
   40e80:	andeq	r1, r4, r8, lsr #3
   40e84:	andeq	r1, r4, r8, lsr #3
   40e88:	andeq	r1, r4, r8, lsr #3
   40e8c:	andeq	r1, r4, r8, asr r1
   40e90:	andeq	r1, r4, r8, lsr #3
   40e94:	andeq	r1, r4, r8, lsr #3
   40e98:	andeq	r1, r4, r4, lsr r1
   40e9c:	andeq	r1, r4, r8, lsr #3
   40ea0:	andeq	r1, r4, r8, lsr #3
   40ea4:	andeq	r1, r4, r8, lsr #3
   40ea8:	andeq	r1, r4, r8, lsr #3
   40eac:	andeq	r1, r4, r8, lsr #3
   40eb0:	andeq	r1, r4, r8, lsr #3
   40eb4:	andeq	r1, r4, r8, lsr #3
   40eb8:	andeq	r1, r4, r8, lsr #3
   40ebc:	andeq	r1, r4, r8, lsr #3
   40ec0:	andeq	r1, r4, r8, lsr #3
   40ec4:	andeq	r1, r4, r8, lsr #3
   40ec8:	andeq	r1, r4, r8, lsr #3
   40ecc:	andeq	r1, r4, r8, lsr #3
   40ed0:	andeq	r1, r4, r8, lsr #3
   40ed4:	andeq	r1, r4, r8, lsr #3
   40ed8:	andeq	r1, r4, r8, lsr #3
   40edc:	andeq	r1, r4, r8, lsr #3
   40ee0:	andeq	r1, r4, r8, lsr #3
   40ee4:	andeq	r1, r4, r8, lsl #2
   40ee8:	andeq	r1, r4, r8, lsr #3
   40eec:	andeq	r1, r4, r8, lsr #3
   40ef0:	strdeq	r1, [r4], -r0
   40ef4:	andeq	r1, r4, r8, lsr #3
   40ef8:	andeq	r1, r4, r8, lsr #3
   40efc:	ldrdeq	r1, [r4], -r0
   40f00:	andeq	r1, r4, r8, lsr #3
   40f04:	andeq	r1, r4, r8, lsr #3
   40f08:	andeq	r1, r4, r8, lsr #3
   40f0c:	strheq	r1, [r4], -r0
   40f10:	andeq	r1, r4, r0, rrx
   40f14:	andeq	r1, r4, r8, lsr #3
   40f18:	andeq	r1, r4, ip, lsr r0
   40f1c:	andeq	r1, r4, r8, lsr #3
   40f20:	andeq	r1, r4, r8, lsr #3
   40f24:	andeq	r0, r4, r4, lsr #31
   40f28:	andeq	r1, r4, r8, lsr #3
   40f2c:	andeq	r1, r4, r8, ror r4
   40f30:	andeq	r0, r4, r4, asr #30
   40f34:	andeq	r1, r4, r8, lsr #3
   40f38:	andeq	r1, r4, r8, lsr #3
   40f3c:	andeq	r1, r4, r8, lsr #3
   40f40:	andeq	r1, r4, ip, ror #3
   40f44:	movw	r3, #3424	; 0xd60
   40f48:	movt	r3, #7
   40f4c:	ldr	r4, [r7]
   40f50:	ldr	r0, [r3]
   40f54:	bl	ec24 <fputs@plt+0x5524>
   40f58:	movw	r3, #45504	; 0xb1c0
   40f5c:	movt	r3, #6
   40f60:	mov	r2, sl
   40f64:	ldr	r1, [r3]
   40f68:	mul	r1, r1, r0
   40f6c:	mov	r0, r4
   40f70:	bl	40724 <fputs@plt+0x37024>
   40f74:	str	r0, [r7]
   40f78:	cmp	r6, #0
   40f7c:	bne	4130c <fputs@plt+0x37c0c>
   40f80:	cmp	r5, #0
   40f84:	beq	41304 <fputs@plt+0x37c04>
   40f88:	ldr	r3, [r7]
   40f8c:	cmp	r3, #-2147483648	; 0x80000000
   40f90:	beq	40d08 <fputs@plt+0x37608>
   40f94:	rsb	r3, r3, #0
   40f98:	mov	r0, #1
   40f9c:	str	r3, [r7]
   40fa0:	b	40998 <fputs@plt+0x37298>
   40fa4:	movw	r2, #15128	; 0x3b18
   40fa8:	movt	r2, #7
   40fac:	mvn	r0, #-2147483648	; 0x80000000
   40fb0:	str	r2, [sp, #12]
   40fb4:	ldr	r4, [r2]
   40fb8:	add	r1, r4, r4, lsl #3
   40fbc:	lsl	r1, r1, #3
   40fc0:	bl	964c <__aeabi_idiv@plt>
   40fc4:	cmp	sl, r0
   40fc8:	ldrle	r0, [r7]
   40fcc:	ble	4101c <fputs@plt+0x3791c>
   40fd0:	ldr	r9, [r7]
   40fd4:	movw	fp, #26215	; 0x6667
   40fd8:	movt	fp, #26214	; 0x6666
   40fdc:	smull	r3, r2, fp, r9
   40fe0:	asr	r9, r9, #31
   40fe4:	smull	r1, r3, fp, sl
   40fe8:	asr	ip, sl, #31
   40fec:	mvn	r0, #-2147483648	; 0x80000000
   40ff0:	rsb	r9, r9, r2, asr #2
   40ff4:	ldr	r2, [sp, #12]
   40ff8:	str	r9, [r7]
   40ffc:	ldr	r4, [r2]
   41000:	rsb	sl, ip, r3, asr #2
   41004:	add	r1, r4, r4, lsl #3
   41008:	lsl	r1, r1, #3
   4100c:	bl	964c <__aeabi_idiv@plt>
   41010:	cmp	r0, sl
   41014:	blt	40fdc <fputs@plt+0x378dc>
   41018:	mov	r0, r9
   4101c:	mul	ip, r4, sl
   41020:	ldr	r3, [sp, #12]
   41024:	ldr	r1, [r3, #4]
   41028:	add	r2, ip, ip, lsl #3
   4102c:	lsl	r2, r2, #3
   41030:	bl	40724 <fputs@plt+0x37024>
   41034:	str	r0, [r7]
   41038:	b	40f78 <fputs@plt+0x37878>
   4103c:	add	r2, sl, sl, lsl #3
   41040:	movw	r3, #15128	; 0x3b18
   41044:	movt	r3, #7
   41048:	ldr	r0, [r7]
   4104c:	lsl	r2, r2, #3
   41050:	ldr	r1, [r3, #4]
   41054:	bl	40724 <fputs@plt+0x37024>
   41058:	str	r0, [r7]
   4105c:	b	40f78 <fputs@plt+0x37878>
   41060:	movw	r3, #3424	; 0xd60
   41064:	movt	r3, #7
   41068:	ldr	r0, [r3]
   4106c:	add	r0, r0, #24
   41070:	bl	10a94 <fputs@plt+0x7394>
   41074:	add	r1, r0, r0, lsr #31
   41078:	add	r0, sp, #16
   4107c:	asr	r1, r1, #1
   41080:	bl	408ac <fputs@plt+0x371ac>
   41084:	movw	r3, #45504	; 0xb1c0
   41088:	movt	r3, #6
   4108c:	ldr	r2, [sp, #16]
   41090:	ldr	r0, [r7]
   41094:	ldr	r1, [r3, #4]
   41098:	cmp	r2, #0
   4109c:	mulne	r1, r1, r2
   410a0:	mov	r2, sl
   410a4:	bl	40724 <fputs@plt+0x37024>
   410a8:	str	r0, [r7]
   410ac:	b	40f78 <fputs@plt+0x37878>
   410b0:	movw	r3, #3424	; 0xd60
   410b4:	movt	r3, #7
   410b8:	ldr	r0, [r3]
   410bc:	add	r0, r0, #24
   410c0:	bl	10a94 <fputs@plt+0x7394>
   410c4:	mov	r1, r0
   410c8:	add	r0, sp, #16
   410cc:	b	41080 <fputs@plt+0x37980>
   410d0:	movw	r3, #15128	; 0x3b18
   410d4:	movt	r3, #7
   410d8:	mov	r2, sl
   410dc:	ldr	r0, [r7]
   410e0:	ldr	r1, [r3, #4]
   410e4:	bl	40724 <fputs@plt+0x37024>
   410e8:	str	r0, [r7]
   410ec:	b	40f78 <fputs@plt+0x37878>
   410f0:	mov	r2, sl
   410f4:	ldr	r0, [r7]
   410f8:	mov	r1, #65536	; 0x10000
   410fc:	bl	40724 <fputs@plt+0x37024>
   41100:	str	r0, [r7]
   41104:	b	40f78 <fputs@plt+0x37878>
   41108:	movw	r3, #15128	; 0x3b18
   4110c:	movt	r3, #7
   41110:	rsb	r2, sl, sl, lsl #7
   41114:	mov	r1, #100	; 0x64
   41118:	ldr	r3, [r3, #4]
   4111c:	lsl	r2, r2, #1
   41120:	ldr	r0, [r7]
   41124:	mul	r1, r1, r3
   41128:	bl	40724 <fputs@plt+0x37024>
   4112c:	str	r0, [r7]
   41130:	b	40f78 <fputs@plt+0x37878>
   41134:	add	r2, sl, sl, lsl #1
   41138:	movw	r3, #15128	; 0x3b18
   4113c:	movt	r3, #7
   41140:	ldr	r0, [r7]
   41144:	lsl	r2, r2, #1
   41148:	ldr	r1, [r3, #4]
   4114c:	bl	40724 <fputs@plt+0x37024>
   41150:	str	r0, [r7]
   41154:	b	40f78 <fputs@plt+0x37878>
   41158:	movw	r3, #3424	; 0xd60
   4115c:	movt	r3, #7
   41160:	ldr	r0, [r3]
   41164:	add	r0, r0, #24
   41168:	bl	10a94 <fputs@plt+0x7394>
   4116c:	mov	r1, r0
   41170:	add	r0, sp, #16
   41174:	bl	408ac <fputs@plt+0x371ac>
   41178:	movw	r3, #45504	; 0xb1c0
   4117c:	movt	r3, #6
   41180:	ldr	r2, [sp, #16]
   41184:	ldr	r0, [r7]
   41188:	ldr	r1, [r3, #4]
   4118c:	cmp	r2, #0
   41190:	mulne	r1, r1, r2
   41194:	mov	r2, #100	; 0x64
   41198:	mul	r2, r2, sl
   4119c:	bl	40724 <fputs@plt+0x37024>
   411a0:	str	r0, [r7]
   411a4:	b	40f78 <fputs@plt+0x37878>
   411a8:	movw	r1, #8264	; 0x2048
   411ac:	movw	r0, #638	; 0x27e
   411b0:	movt	r1, #5
   411b4:	bl	430dc <fputs@plt+0x399dc>
   411b8:	b	40f78 <fputs@plt+0x37878>
   411bc:	cmp	r3, #122	; 0x7a
   411c0:	cmpne	r3, #117	; 0x75
   411c4:	beq	41404 <fputs@plt+0x37d04>
   411c8:	movw	r2, #18728	; 0x4928
   411cc:	movt	r2, #7
   411d0:	movw	r1, #8460	; 0x210c
   411d4:	str	r2, [sp]
   411d8:	movt	r1, #5
   411dc:	mov	r3, r2
   411e0:	mov	r0, #32
   411e4:	mov	r6, #1
   411e8:	bl	21ba4 <fputs@plt+0x184a4>
   411ec:	movw	r3, #15128	; 0x3b18
   411f0:	movt	r3, #7
   411f4:	mov	r2, sl
   411f8:	ldr	r0, [r7]
   411fc:	ldr	r1, [r3]
   41200:	bl	40724 <fputs@plt+0x37024>
   41204:	str	r0, [r7]
   41208:	b	40f78 <fputs@plt+0x37878>
   4120c:	movw	r6, #3776	; 0xec0
   41210:	movt	r6, #7
   41214:	mov	r0, r6
   41218:	bl	2304c <fputs@plt+0x1994c>
   4121c:	ldr	r3, [r4, #20]
   41220:	ldrb	fp, [r4, #8]
   41224:	cmp	r3, #2
   41228:	beq	412c8 <fputs@plt+0x37bc8>
   4122c:	mov	r1, r9
   41230:	mov	r0, r7
   41234:	mov	r2, #1
   41238:	mov	r3, sl
   4123c:	bl	41504 <fputs@plt+0x37e04>
   41240:	cmp	r0, #0
   41244:	beq	40c88 <fputs@plt+0x37588>
   41248:	movw	r0, #3776	; 0xec0
   4124c:	movt	r0, #7
   41250:	bl	25d44 <fputs@plt+0x1c644>
   41254:	ldr	r3, [r4, #20]
   41258:	ldrb	r2, [r4, #8]
   4125c:	cmp	r3, #2
   41260:	beq	41494 <fputs@plt+0x37d94>
   41264:	cmp	sl, #0
   41268:	bne	40c88 <fputs@plt+0x37588>
   4126c:	movw	r0, #3776	; 0xec0
   41270:	movt	r0, #7
   41274:	bl	1afb0 <fputs@plt+0x118b0>
   41278:	mov	r1, r0
   4127c:	add	r0, sp, #16
   41280:	bl	440a0 <fputs@plt+0x3a9a0>
   41284:	movw	r3, #18728	; 0x4928
   41288:	movw	r1, #8376	; 0x20b8
   4128c:	movt	r3, #7
   41290:	add	r2, sp, #16
   41294:	str	r3, [sp]
   41298:	movt	r1, #5
   4129c:	mov	r0, #128	; 0x80
   412a0:	bl	21ba4 <fputs@plt+0x184a4>
   412a4:	cmp	r5, #0
   412a8:	beq	41304 <fputs@plt+0x37c04>
   412ac:	ldr	r3, [r7]
   412b0:	cmp	r3, #-2147483648	; 0x80000000
   412b4:	beq	40d08 <fputs@plt+0x37608>
   412b8:	rsb	r3, r3, #0
   412bc:	mov	r0, #1
   412c0:	str	r3, [r7]
   412c4:	b	40998 <fputs@plt+0x37298>
   412c8:	cmp	fp, #41	; 0x29
   412cc:	bne	40c1c <fputs@plt+0x3751c>
   412d0:	cmp	sl, #0
   412d4:	bne	40c88 <fputs@plt+0x37588>
   412d8:	movw	r2, #18728	; 0x4928
   412dc:	movt	r2, #7
   412e0:	movw	r1, #8296	; 0x2068
   412e4:	str	r2, [sp]
   412e8:	movt	r1, #5
   412ec:	mov	r3, r2
   412f0:	mov	r0, #128	; 0x80
   412f4:	bl	21ba4 <fputs@plt+0x184a4>
   412f8:	mov	r0, r6
   412fc:	bl	2304c <fputs@plt+0x1994c>
   41300:	str	sl, [r7]
   41304:	mov	r0, #1
   41308:	b	40998 <fputs@plt+0x37298>
   4130c:	movw	r0, #3776	; 0xec0
   41310:	movt	r0, #7
   41314:	bl	2304c <fputs@plt+0x1994c>
   41318:	b	40f80 <fputs@plt+0x37880>
   4131c:	cmp	r3, #46	; 0x2e
   41320:	movne	sl, #1
   41324:	bne	413bc <fputs@plt+0x37cbc>
   41328:	movw	r0, #3776	; 0xec0
   4132c:	movt	r0, #7
   41330:	bl	2304c <fputs@plt+0x1994c>
   41334:	movw	r6, #16416	; 0x4020
   41338:	movw	fp, #59034	; 0xe69a
   4133c:	movw	r1, #52427	; 0xcccb
   41340:	movt	r6, #7
   41344:	movt	r1, #3276	; 0xccc
   41348:	movt	fp, #12
   4134c:	str	r1, [sp, #12]
   41350:	mov	sl, #1
   41354:	b	41394 <fputs@plt+0x37c94>
   41358:	cmp	sl, fp
   4135c:	bgt	41388 <fputs@plt+0x37c88>
   41360:	ldr	r3, [r7]
   41364:	ldr	r1, [sp, #12]
   41368:	cmp	r3, r1
   4136c:	bgt	41388 <fputs@plt+0x37c88>
   41370:	add	ip, sl, sl, lsl #2
   41374:	add	r3, r3, r3, lsl #2
   41378:	sub	r2, r2, #48	; 0x30
   4137c:	lsl	sl, ip, #1
   41380:	add	r3, r2, r3, lsl #1
   41384:	str	r3, [r7]
   41388:	movw	r0, #3776	; 0xec0
   4138c:	movt	r0, #7
   41390:	bl	2304c <fputs@plt+0x1994c>
   41394:	ldr	r0, [r4, #20]
   41398:	ldrb	r3, [r4, #8]
   4139c:	cmp	r0, #2
   413a0:	moveq	r2, r3
   413a4:	movne	r2, #0
   413a8:	ldrb	r1, [r6, r2]
   413ac:	cmp	r1, #0
   413b0:	bne	41358 <fputs@plt+0x37c58>
   413b4:	cmp	r0, #2
   413b8:	bne	40d48 <fputs@plt+0x37648>
   413bc:	cmp	r3, #0
   413c0:	beq	40d48 <fputs@plt+0x37648>
   413c4:	mov	r1, r3
   413c8:	movw	r0, #8316	; 0x207c
   413cc:	movt	r0, #5
   413d0:	str	r3, [sp, #8]
   413d4:	bl	9424 <strchr@plt>
   413d8:	ldr	r3, [sp, #8]
   413dc:	cmp	r0, #0
   413e0:	beq	40d48 <fputs@plt+0x37648>
   413e4:	cmp	r9, #117	; 0x75
   413e8:	beq	41404 <fputs@plt+0x37d04>
   413ec:	cmp	r9, #122	; 0x7a
   413f0:	beq	411bc <fputs@plt+0x37abc>
   413f4:	cmp	r9, #0
   413f8:	beq	41454 <fputs@plt+0x37d54>
   413fc:	cmp	r3, #122	; 0x7a
   41400:	beq	414ac <fputs@plt+0x37dac>
   41404:	mov	r9, r3
   41408:	mov	r6, #1
   4140c:	b	40d4c <fputs@plt+0x3764c>
   41410:	str	r2, [r7]
   41414:	b	40d08 <fputs@plt+0x37608>
   41418:	mov	r3, r0
   4141c:	b	40d3c <fputs@plt+0x3763c>
   41420:	movw	r3, #3424	; 0xd60
   41424:	movt	r3, #7
   41428:	ldr	r0, [r3]
   4142c:	bl	11038 <fputs@plt+0x7938>
   41430:	movw	r3, #45504	; 0xb1c0
   41434:	movt	r3, #6
   41438:	ldr	r3, [r3, #4]
   4143c:	mul	r0, r3, r0
   41440:	b	40bdc <fputs@plt+0x374dc>
   41444:	sub	r2, r0, #-2147483647	; 0x80000001
   41448:	cmp	r3, r2
   4144c:	ble	40bf4 <fputs@plt+0x374f4>
   41450:	b	40d08 <fputs@plt+0x37608>
   41454:	movw	r2, #18728	; 0x4928
   41458:	movt	r2, #7
   4145c:	movw	r1, #8520	; 0x2148
   41460:	str	r2, [sp]
   41464:	movt	r1, #5
   41468:	mov	r3, r2
   4146c:	mov	r0, #32
   41470:	mov	r6, #1
   41474:	bl	21ba4 <fputs@plt+0x184a4>
   41478:	cmp	sl, #1
   4147c:	beq	40f78 <fputs@plt+0x37878>
   41480:	ldr	r0, [r7]
   41484:	mov	r1, sl
   41488:	bl	964c <__aeabi_idiv@plt>
   4148c:	str	r0, [r7]
   41490:	b	40f78 <fputs@plt+0x37878>
   41494:	cmp	r2, #41	; 0x29
   41498:	bne	41264 <fputs@plt+0x37b64>
   4149c:	movw	r0, #3776	; 0xec0
   414a0:	movt	r0, #7
   414a4:	bl	2304c <fputs@plt+0x1994c>
   414a8:	b	412a4 <fputs@plt+0x37ba4>
   414ac:	movw	r2, #18728	; 0x4928
   414b0:	movt	r2, #7
   414b4:	movw	r1, #8516	; 0x2144
   414b8:	str	r2, [sp]
   414bc:	movt	r1, #5
   414c0:	mov	r3, r2
   414c4:	mov	r0, #32
   414c8:	mov	r6, #1
   414cc:	bl	21ba4 <fputs@plt+0x184a4>
   414d0:	b	40d4c <fputs@plt+0x3764c>
   414d4:	cmp	fp, #59	; 0x3b
   414d8:	bne	4122c <fputs@plt+0x37b2c>
   414dc:	mov	r0, r6
   414e0:	mov	r9, r3
   414e4:	bl	2304c <fputs@plt+0x1994c>
   414e8:	b	4122c <fputs@plt+0x37b2c>
   414ec:	cmp	r2, #59	; 0x3b
   414f0:	bne	40c54 <fputs@plt+0x37554>
   414f4:	mov	r0, r6
   414f8:	mov	r9, fp
   414fc:	bl	2304c <fputs@plt+0x1994c>
   41500:	b	4122c <fputs@plt+0x37b2c>
   41504:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   41508:	movw	r8, #3232	; 0xca0
   4150c:	movt	r8, #7
   41510:	sub	sp, sp, #20
   41514:	mov	r7, r0
   41518:	mov	r9, r1
   4151c:	ldr	ip, [r8]
   41520:	mov	r6, r2
   41524:	mov	sl, r3
   41528:	str	ip, [sp, #12]
   4152c:	bl	40908 <fputs@plt+0x37208>
   41530:	subs	fp, r0, #0
   41534:	beq	41558 <fputs@plt+0x37e58>
   41538:	movw	r4, #3776	; 0xec0
   4153c:	movt	r4, #7
   41540:	cmp	r6, #0
   41544:	bne	41574 <fputs@plt+0x37e74>
   41548:	ldr	r3, [r4, #20]
   4154c:	ldrb	r5, [r4, #8]
   41550:	cmp	r3, #2
   41554:	beq	41590 <fputs@plt+0x37e90>
   41558:	mov	r0, fp
   4155c:	ldr	r2, [sp, #12]
   41560:	ldr	r3, [r8]
   41564:	cmp	r2, r3
   41568:	bne	41b80 <fputs@plt+0x38480>
   4156c:	add	sp, sp, #20
   41570:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   41574:	movw	r0, #3776	; 0xec0
   41578:	movt	r0, #7
   4157c:	bl	25d44 <fputs@plt+0x1c644>
   41580:	ldr	r3, [r4, #20]
   41584:	ldrb	r5, [r4, #8]
   41588:	cmp	r3, #2
   4158c:	bne	41558 <fputs@plt+0x37e58>
   41590:	sub	r5, r5, #37	; 0x25
   41594:	cmp	r5, #25
   41598:	ldrls	pc, [pc, r5, lsl #2]
   4159c:	b	41558 <fputs@plt+0x37e58>
   415a0:	strdeq	r1, [r4], -r0
   415a4:	strdeq	r1, [r4], -r0
   415a8:	andeq	r1, r4, r8, asr r5
   415ac:	andeq	r1, r4, r8, asr r5
   415b0:	andeq	r1, r4, r8, asr r5
   415b4:	strdeq	r1, [r4], -r0
   415b8:	strdeq	r1, [r4], -r0
   415bc:	andeq	r1, r4, r8, asr r5
   415c0:	strdeq	r1, [r4], -r0
   415c4:	andeq	r1, r4, r8, asr r5
   415c8:	strdeq	r1, [r4], -r0
   415cc:	andeq	r1, r4, r8, asr r5
   415d0:	andeq	r1, r4, r8, asr r5
   415d4:	andeq	r1, r4, r8, asr r5
   415d8:	andeq	r1, r4, r8, asr r5
   415dc:	andeq	r1, r4, r8, asr r5
   415e0:	andeq	r1, r4, r8, asr r5
   415e4:	andeq	r1, r4, r8, asr r5
   415e8:	andeq	r1, r4, r8, asr r5
   415ec:	andeq	r1, r4, r8, asr r5
   415f0:	andeq	r1, r4, r8, asr r5
   415f4:	strdeq	r1, [r4], -r0
   415f8:	andeq	r1, r4, r8, asr r5
   415fc:	andeq	r1, r4, r4, lsl #15
   41600:	andeq	r1, r4, ip, lsl r7
   41604:	andeq	r1, r4, r8, lsl #12
   41608:	movw	r0, #3776	; 0xec0
   4160c:	movt	r0, #7
   41610:	bl	2304c <fputs@plt+0x1994c>
   41614:	ldr	r3, [r4, #20]
   41618:	ldrb	r2, [r4, #8]
   4161c:	cmp	r3, #2
   41620:	beq	41800 <fputs@plt+0x38100>
   41624:	add	r0, sp, #8
   41628:	mov	r1, r9
   4162c:	mov	r2, r6
   41630:	mov	r3, sl
   41634:	bl	40908 <fputs@plt+0x37208>
   41638:	cmp	r0, #0
   4163c:	beq	419e8 <fputs@plt+0x382e8>
   41640:	cmp	r5, #51	; 0x33
   41644:	ldrls	pc, [pc, r5, lsl #2]
   41648:	b	41a34 <fputs@plt+0x38334>
   4164c:	andeq	r1, r4, r4, lsl sl
   41650:	strdeq	r1, [r4], -r0
   41654:	andeq	r1, r4, r4, lsr sl
   41658:	andeq	r1, r4, r4, lsr sl
   4165c:	andeq	r1, r4, r4, lsr sl
   41660:	muleq	r4, r4, r9
   41664:	andeq	r1, r4, r4, ror r9
   41668:	andeq	r1, r4, r4, lsr sl
   4166c:	andeq	r1, r4, r4, asr r9
   41670:	andeq	r1, r4, r4, lsr sl
   41674:	andeq	r1, r4, r4, lsr r9
   41678:	andeq	r1, r4, r4, lsr sl
   4167c:	andeq	r1, r4, r4, lsr sl
   41680:	andeq	r1, r4, r4, lsr sl
   41684:	andeq	r1, r4, r4, lsr sl
   41688:	andeq	r1, r4, r4, lsr sl
   4168c:	andeq	r1, r4, r4, lsr sl
   41690:	andeq	r1, r4, r4, lsr sl
   41694:	andeq	r1, r4, r4, lsr sl
   41698:	andeq	r1, r4, r4, lsr sl
   4169c:	andeq	r1, r4, r4, lsr sl
   416a0:	andeq	r1, r4, ip, lsl #18
   416a4:	andeq	r1, r4, r4, lsr sl
   416a8:	strdeq	r1, [r4], -r0
   416ac:	andeq	r1, r4, r8, ror #14
   416b0:	ldrdeq	r1, [r4], -r4
   416b4:	andeq	r1, r4, r4, lsr sl
   416b8:	andeq	r1, r4, r4, lsr sl
   416bc:	andeq	r1, r4, r4, lsr sl
   416c0:	andeq	r1, r4, r4, lsr sl
   416c4:	andeq	r1, r4, r4, lsr sl
   416c8:	andeq	r1, r4, r4, lsr sl
   416cc:	andeq	r1, r4, r4, lsr sl
   416d0:	andeq	r1, r4, r4, lsr sl
   416d4:			; <UNDEFINED> instruction: 0x000418b8
   416d8:	andeq	r1, r4, r4, lsr sl
   416dc:	andeq	r1, r4, r4, lsr sl
   416e0:	andeq	r1, r4, r4, lsr sl
   416e4:	andeq	r1, r4, r4, lsr sl
   416e8:	andeq	r1, r4, r4, ror r8
   416ec:	andeq	r1, r4, r4, lsr sl
   416f0:	ldrdeq	r1, [r4], -r8
   416f4:	andeq	r1, r4, r4, lsr sl
   416f8:	andeq	r1, r4, r4, lsr sl
   416fc:	andeq	r1, r4, r4, lsr sl
   41700:	andeq	r1, r4, r4, lsr sl
   41704:	andeq	r1, r4, r4, lsr sl
   41708:	andeq	r1, r4, r4, lsr sl
   4170c:	andeq	r1, r4, r4, lsr sl
   41710:	andeq	r1, r4, r4, lsr sl
   41714:	andeq	r1, r4, r4, lsr sl
   41718:	andeq	r1, r4, r8, lsr r8
   4171c:	movw	r0, #3776	; 0xec0
   41720:	movt	r0, #7
   41724:	bl	2304c <fputs@plt+0x1994c>
   41728:	ldr	r3, [r4, #20]
   4172c:	ldrb	r2, [r4, #8]
   41730:	cmp	r3, #2
   41734:	bne	41624 <fputs@plt+0x37f24>
   41738:	cmp	r2, #61	; 0x3d
   4173c:	bne	41624 <fputs@plt+0x37f24>
   41740:	movw	r0, #3776	; 0xec0
   41744:	movt	r0, #7
   41748:	bl	2304c <fputs@plt+0x1994c>
   4174c:	add	r0, sp, #8
   41750:	mov	r1, r9
   41754:	mov	r2, r6
   41758:	mov	r3, sl
   4175c:	bl	40908 <fputs@plt+0x37208>
   41760:	cmp	r0, #0
   41764:	beq	419e8 <fputs@plt+0x382e8>
   41768:	ldr	r2, [r7]
   4176c:	ldr	r3, [sp, #8]
   41770:	subs	r2, r2, r3
   41774:	rsbs	r3, r2, #0
   41778:	adcs	r3, r3, r2
   4177c:	str	r3, [r7]
   41780:	b	41540 <fputs@plt+0x37e40>
   41784:	movw	r0, #3776	; 0xec0
   41788:	movt	r0, #7
   4178c:	bl	2304c <fputs@plt+0x1994c>
   41790:	ldr	r3, [r4, #20]
   41794:	ldrb	r2, [r4, #8]
   41798:	cmp	r3, #2
   4179c:	bne	41624 <fputs@plt+0x37f24>
   417a0:	cmp	r2, #61	; 0x3d
   417a4:	beq	4184c <fputs@plt+0x3814c>
   417a8:	cmp	r2, #63	; 0x3f
   417ac:	bne	41624 <fputs@plt+0x37f24>
   417b0:	movw	r0, #3776	; 0xec0
   417b4:	movt	r0, #7
   417b8:	bl	2304c <fputs@plt+0x1994c>
   417bc:	add	r0, sp, #8
   417c0:	mov	r1, r9
   417c4:	mov	r2, r6
   417c8:	mov	r3, sl
   417cc:	bl	40908 <fputs@plt+0x37208>
   417d0:	cmp	r0, #0
   417d4:	beq	419e8 <fputs@plt+0x382e8>
   417d8:	ldr	r3, [sp, #8]
   417dc:	ldr	r2, [r7]
   417e0:	cmp	r2, r3
   417e4:	ble	41540 <fputs@plt+0x37e40>
   417e8:	str	r3, [r7]
   417ec:	b	41540 <fputs@plt+0x37e40>
   417f0:	movw	r0, #3776	; 0xec0
   417f4:	movt	r0, #7
   417f8:	bl	2304c <fputs@plt+0x1994c>
   417fc:	b	41624 <fputs@plt+0x37f24>
   41800:	cmp	r2, #61	; 0x3d
   41804:	beq	41890 <fputs@plt+0x38190>
   41808:	cmp	r2, #63	; 0x3f
   4180c:	bne	41624 <fputs@plt+0x37f24>
   41810:	movw	r0, #3776	; 0xec0
   41814:	movt	r0, #7
   41818:	bl	2304c <fputs@plt+0x1994c>
   4181c:	add	r0, sp, #8
   41820:	mov	r1, r9
   41824:	mov	r2, r6
   41828:	mov	r3, sl
   4182c:	bl	40908 <fputs@plt+0x37208>
   41830:	cmp	r0, #0
   41834:	beq	419e8 <fputs@plt+0x382e8>
   41838:	ldr	r3, [sp, #8]
   4183c:	ldr	r2, [r7]
   41840:	cmp	r2, r3
   41844:	strlt	r3, [r7]
   41848:	b	41540 <fputs@plt+0x37e40>
   4184c:	movw	r0, #3776	; 0xec0
   41850:	movt	r0, #7
   41854:	bl	2304c <fputs@plt+0x1994c>
   41858:	add	r0, sp, #8
   4185c:	mov	r1, r9
   41860:	mov	r2, r6
   41864:	mov	r3, sl
   41868:	bl	40908 <fputs@plt+0x37208>
   4186c:	cmp	r0, #0
   41870:	beq	419e8 <fputs@plt+0x382e8>
   41874:	ldr	r3, [sp, #8]
   41878:	ldr	r2, [r7]
   4187c:	cmp	r2, r3
   41880:	movgt	r3, #0
   41884:	movle	r3, #1
   41888:	str	r3, [r7]
   4188c:	b	41540 <fputs@plt+0x37e40>
   41890:	movw	r0, #3776	; 0xec0
   41894:	movt	r0, #7
   41898:	bl	2304c <fputs@plt+0x1994c>
   4189c:	add	r0, sp, #8
   418a0:	mov	r1, r9
   418a4:	mov	r2, r6
   418a8:	mov	r3, sl
   418ac:	bl	40908 <fputs@plt+0x37208>
   418b0:	cmp	r0, #0
   418b4:	beq	419e8 <fputs@plt+0x382e8>
   418b8:	ldr	r3, [sp, #8]
   418bc:	ldr	r2, [r7]
   418c0:	cmp	r2, r3
   418c4:	movlt	r3, #0
   418c8:	movge	r3, #1
   418cc:	str	r3, [r7]
   418d0:	b	41540 <fputs@plt+0x37e40>
   418d4:	ldr	r3, [sp, #8]
   418d8:	ldr	r2, [r7]
   418dc:	cmp	r2, r3
   418e0:	movle	r3, #0
   418e4:	movgt	r3, #1
   418e8:	str	r3, [r7]
   418ec:	b	41540 <fputs@plt+0x37e40>
   418f0:	ldr	r3, [sp, #8]
   418f4:	ldr	r2, [r7]
   418f8:	cmp	r2, r3
   418fc:	movge	r3, #0
   41900:	movlt	r3, #1
   41904:	str	r3, [r7]
   41908:	b	41540 <fputs@plt+0x37e40>
   4190c:	ldr	r3, [r7]
   41910:	cmp	r3, #0
   41914:	movgt	r3, #1
   41918:	bgt	417e8 <fputs@plt+0x380e8>
   4191c:	ldr	r3, [sp, #8]
   41920:	cmp	r3, #0
   41924:	movle	r3, #0
   41928:	movgt	r3, #1
   4192c:	str	r3, [r7]
   41930:	b	41540 <fputs@plt+0x37e40>
   41934:	ldr	r5, [sp, #8]
   41938:	cmp	r5, #0
   4193c:	beq	41b38 <fputs@plt+0x38438>
   41940:	ldr	r0, [r7]
   41944:	mov	r1, r5
   41948:	bl	964c <__aeabi_idiv@plt>
   4194c:	str	r0, [r7]
   41950:	b	41540 <fputs@plt+0x37e40>
   41954:	ldr	r3, [sp, #8]
   41958:	ldr	r2, [r7]
   4195c:	cmp	r3, #0
   41960:	blt	41a78 <fputs@plt+0x38378>
   41964:	bne	41b0c <fputs@plt+0x3840c>
   41968:	rsb	r3, r3, r2
   4196c:	str	r3, [r7]
   41970:	b	41540 <fputs@plt+0x37e40>
   41974:	ldr	r3, [sp, #8]
   41978:	cmp	r3, #0
   4197c:	blt	41aa8 <fputs@plt+0x383a8>
   41980:	bne	41b1c <fputs@plt+0x3841c>
   41984:	ldr	r2, [r7]
   41988:	add	r3, r3, r2
   4198c:	str	r3, [r7]
   41990:	b	41540 <fputs@plt+0x37e40>
   41994:	ldr	r5, [sp, #8]
   41998:	ldr	r3, [r7]
   4199c:	cmp	r5, #0
   419a0:	blt	41a48 <fputs@plt+0x38348>
   419a4:	beq	41a6c <fputs@plt+0x3836c>
   419a8:	cmp	r3, #0
   419ac:	ble	41b00 <fputs@plt+0x38400>
   419b0:	mvn	r0, #-2147483648	; 0x80000000
   419b4:	mov	r1, r5
   419b8:	str	r3, [sp, #4]
   419bc:	bl	964c <__aeabi_idiv@plt>
   419c0:	ldr	r3, [sp, #4]
   419c4:	cmp	r3, r0
   419c8:	ble	41a6c <fputs@plt+0x3836c>
   419cc:	movw	r1, #18728	; 0x4928
   419d0:	movt	r1, #7
   419d4:	movw	r0, #8640	; 0x21c0
   419d8:	movt	r0, #5
   419dc:	mov	r2, r1
   419e0:	mov	r3, r1
   419e4:	bl	21c14 <fputs@plt+0x18514>
   419e8:	mov	r0, #0
   419ec:	b	4155c <fputs@plt+0x37e5c>
   419f0:	ldr	r3, [r7]
   419f4:	cmp	r3, #0
   419f8:	movle	r3, #0
   419fc:	ble	417e8 <fputs@plt+0x380e8>
   41a00:	ldr	r3, [sp, #8]
   41a04:	cmp	r3, #0
   41a08:	movle	r3, #0
   41a0c:	movgt	r3, #1
   41a10:	b	4192c <fputs@plt+0x3822c>
   41a14:	ldr	r5, [sp, #8]
   41a18:	cmp	r5, #0
   41a1c:	beq	41b5c <fputs@plt+0x3845c>
   41a20:	ldr	r0, [r7]
   41a24:	mov	r1, r5
   41a28:	bl	9658 <__aeabi_idivmod@plt>
   41a2c:	str	r1, [r7]
   41a30:	b	41540 <fputs@plt+0x37e40>
   41a34:	movw	r1, #8264	; 0x2048
   41a38:	movw	r0, #393	; 0x189
   41a3c:	movt	r1, #5
   41a40:	bl	430dc <fputs@plt+0x399dc>
   41a44:	b	41540 <fputs@plt+0x37e40>
   41a48:	cmp	r3, #0
   41a4c:	ble	41adc <fputs@plt+0x383dc>
   41a50:	mov	r0, #-2147483648	; 0x80000000
   41a54:	rsb	r1, r5, #0
   41a58:	str	r3, [sp, #4]
   41a5c:	bl	9550 <__aeabi_uidiv@plt>
   41a60:	ldr	r3, [sp, #4]
   41a64:	cmp	r3, r0
   41a68:	bhi	419cc <fputs@plt+0x382cc>
   41a6c:	mul	r5, r3, r5
   41a70:	str	r5, [r7]
   41a74:	b	41540 <fputs@plt+0x37e40>
   41a78:	sub	r1, r3, #-2147483647	; 0x80000001
   41a7c:	cmp	r2, r1
   41a80:	ble	41968 <fputs@plt+0x38268>
   41a84:	movw	r1, #18728	; 0x4928
   41a88:	movt	r1, #7
   41a8c:	movw	r0, #8616	; 0x21a8
   41a90:	movt	r0, #5
   41a94:	mov	r2, r1
   41a98:	mov	r3, r1
   41a9c:	bl	21c14 <fputs@plt+0x18514>
   41aa0:	mov	r0, #0
   41aa4:	b	4155c <fputs@plt+0x37e5c>
   41aa8:	ldr	r2, [r7]
   41aac:	rsb	r1, r3, #-2147483648	; 0x80000000
   41ab0:	cmp	r2, r1
   41ab4:	bge	41988 <fputs@plt+0x38288>
   41ab8:	movw	r1, #18728	; 0x4928
   41abc:	movt	r1, #7
   41ac0:	movw	r0, #8596	; 0x2194
   41ac4:	movt	r0, #5
   41ac8:	mov	r2, r1
   41acc:	mov	r3, r1
   41ad0:	bl	21c14 <fputs@plt+0x18514>
   41ad4:	mov	r0, #0
   41ad8:	b	4155c <fputs@plt+0x37e5c>
   41adc:	rsb	r1, r5, #0
   41ae0:	mvn	r0, #-2147483648	; 0x80000000
   41ae4:	str	r3, [sp, #4]
   41ae8:	bl	9550 <__aeabi_uidiv@plt>
   41aec:	ldr	r3, [sp, #4]
   41af0:	rsb	r2, r3, #0
   41af4:	cmp	r2, r0
   41af8:	bhi	419cc <fputs@plt+0x382cc>
   41afc:	b	41a6c <fputs@plt+0x3836c>
   41b00:	mov	r0, #-2147483648	; 0x80000000
   41b04:	mov	r1, r5
   41b08:	b	41ae4 <fputs@plt+0x383e4>
   41b0c:	add	r1, r3, #-2147483648	; 0x80000000
   41b10:	cmp	r2, r1
   41b14:	blt	41a84 <fputs@plt+0x38384>
   41b18:	b	41968 <fputs@plt+0x38268>
   41b1c:	movw	r1, #65535	; 0xffff
   41b20:	ldr	r2, [r7]
   41b24:	movt	r1, #32767	; 0x7fff
   41b28:	rsb	r1, r3, r1
   41b2c:	cmp	r2, r1
   41b30:	bgt	41ab8 <fputs@plt+0x383b8>
   41b34:	b	41988 <fputs@plt+0x38288>
   41b38:	movw	r1, #18728	; 0x4928
   41b3c:	movt	r1, #7
   41b40:	movw	r0, #8560	; 0x2170
   41b44:	movt	r0, #5
   41b48:	mov	r2, r1
   41b4c:	mov	r3, r1
   41b50:	bl	21c14 <fputs@plt+0x18514>
   41b54:	mov	r0, r5
   41b58:	b	4155c <fputs@plt+0x37e5c>
   41b5c:	movw	r1, #18728	; 0x4928
   41b60:	movt	r1, #7
   41b64:	movw	r0, #8580	; 0x2184
   41b68:	movt	r0, #5
   41b6c:	mov	r2, r1
   41b70:	mov	r3, r1
   41b74:	bl	21c14 <fputs@plt+0x18514>
   41b78:	mov	r0, r5
   41b7c:	b	4155c <fputs@plt+0x37e5c>
   41b80:	bl	95d4 <__stack_chk_fail@plt>
   41b84:	push	{r4, r5, r6, lr}
   41b88:	movw	r4, #3232	; 0xca0
   41b8c:	movt	r4, #7
   41b90:	sub	sp, sp, #16
   41b94:	mov	r6, r0
   41b98:	mov	r5, r1
   41b9c:	ldr	r3, [r4]
   41ba0:	str	r3, [sp, #12]
   41ba4:	bl	40650 <fputs@plt+0x36f50>
   41ba8:	cmp	r0, #0
   41bac:	bne	41bcc <fputs@plt+0x384cc>
   41bb0:	mov	r0, #0
   41bb4:	ldr	r2, [sp, #12]
   41bb8:	ldr	r3, [r4]
   41bbc:	cmp	r2, r3
   41bc0:	bne	41c04 <fputs@plt+0x38504>
   41bc4:	add	sp, sp, #16
   41bc8:	pop	{r4, r5, r6, pc}
   41bcc:	mov	r2, #0
   41bd0:	mov	r1, r5
   41bd4:	mov	r3, r2
   41bd8:	add	r0, sp, #4
   41bdc:	bl	41504 <fputs@plt+0x37e04>
   41be0:	cmp	r0, #0
   41be4:	beq	41bb0 <fputs@plt+0x384b0>
   41be8:	add	r0, sp, #8
   41bec:	ldr	r1, [sp, #4]
   41bf0:	bl	40850 <fputs@plt+0x37150>
   41bf4:	ldr	r2, [sp, #8]
   41bf8:	mov	r0, #1
   41bfc:	str	r2, [r6]
   41c00:	b	41bb4 <fputs@plt+0x384b4>
   41c04:	bl	95d4 <__stack_chk_fail@plt>
   41c08:	push	{r4, r5, r6, lr}
   41c0c:	movw	r4, #3232	; 0xca0
   41c10:	movt	r4, #7
   41c14:	sub	sp, sp, #8
   41c18:	mov	r6, r0
   41c1c:	mov	r5, r1
   41c20:	ldr	r3, [r4]
   41c24:	str	r3, [sp, #4]
   41c28:	bl	40650 <fputs@plt+0x36f50>
   41c2c:	cmp	r0, #0
   41c30:	bne	41c50 <fputs@plt+0x38550>
   41c34:	mov	r0, #0
   41c38:	ldr	r2, [sp, #4]
   41c3c:	ldr	r3, [r4]
   41c40:	cmp	r2, r3
   41c44:	bne	41c7c <fputs@plt+0x3857c>
   41c48:	add	sp, sp, #8
   41c4c:	pop	{r4, r5, r6, pc}
   41c50:	mov	r1, r5
   41c54:	mov	r0, sp
   41c58:	mov	r2, #0
   41c5c:	mov	r3, #1
   41c60:	bl	41504 <fputs@plt+0x37e04>
   41c64:	cmp	r0, #0
   41c68:	beq	41c34 <fputs@plt+0x38534>
   41c6c:	ldr	r2, [sp]
   41c70:	mov	r0, #1
   41c74:	str	r2, [r6]
   41c78:	b	41c38 <fputs@plt+0x38538>
   41c7c:	bl	95d4 <__stack_chk_fail@plt>
   41c80:	push	{r4, r5, r6, lr}
   41c84:	movw	r4, #3232	; 0xca0
   41c88:	movt	r4, #7
   41c8c:	sub	sp, sp, #8
   41c90:	mov	r6, r0
   41c94:	mov	r5, r1
   41c98:	ldr	r3, [r4]
   41c9c:	str	r3, [sp, #4]
   41ca0:	bl	40650 <fputs@plt+0x36f50>
   41ca4:	cmp	r0, #0
   41ca8:	bne	41cc8 <fputs@plt+0x385c8>
   41cac:	mov	r0, #0
   41cb0:	ldr	r2, [sp, #4]
   41cb4:	ldr	r3, [r4]
   41cb8:	cmp	r2, r3
   41cbc:	bne	41cf4 <fputs@plt+0x385f4>
   41cc0:	add	sp, sp, #8
   41cc4:	pop	{r4, r5, r6, pc}
   41cc8:	mov	r2, #0
   41ccc:	mov	r1, r5
   41cd0:	mov	r3, r2
   41cd4:	mov	r0, sp
   41cd8:	bl	41504 <fputs@plt+0x37e04>
   41cdc:	cmp	r0, #0
   41ce0:	beq	41cac <fputs@plt+0x385ac>
   41ce4:	ldr	r2, [sp]
   41ce8:	mov	r0, #1
   41cec:	str	r2, [r6]
   41cf0:	b	41cb0 <fputs@plt+0x385b0>
   41cf4:	bl	95d4 <__stack_chk_fail@plt>
   41cf8:	push	{r4, r5, lr}
   41cfc:	movw	r4, #3232	; 0xca0
   41d00:	movt	r4, #7
   41d04:	sub	sp, sp, #12
   41d08:	mov	r5, r0
   41d0c:	ldr	r3, [r4]
   41d10:	str	r3, [sp, #4]
   41d14:	bl	40650 <fputs@plt+0x36f50>
   41d18:	cmp	r0, #0
   41d1c:	bne	41d3c <fputs@plt+0x3863c>
   41d20:	mov	r0, #0
   41d24:	ldr	r2, [sp, #4]
   41d28:	ldr	r3, [r4]
   41d2c:	cmp	r2, r3
   41d30:	bne	41d68 <fputs@plt+0x38668>
   41d34:	add	sp, sp, #12
   41d38:	pop	{r4, r5, pc}
   41d3c:	mov	r1, #0
   41d40:	mov	r0, sp
   41d44:	mov	r2, r1
   41d48:	mov	r3, r1
   41d4c:	bl	41504 <fputs@plt+0x37e04>
   41d50:	cmp	r0, #0
   41d54:	beq	41d20 <fputs@plt+0x38620>
   41d58:	ldr	r2, [sp]
   41d5c:	mov	r0, #1
   41d60:	str	r2, [r5]
   41d64:	b	41d24 <fputs@plt+0x38624>
   41d68:	bl	95d4 <__stack_chk_fail@plt>
   41d6c:	push	{r4, r5, r6, lr}
   41d70:	mov	r5, r0
   41d74:	mov	r4, r1
   41d78:	bl	40650 <fputs@plt+0x36f50>
   41d7c:	cmp	r0, #0
   41d80:	popeq	{r4, r5, r6, pc}
   41d84:	movw	r0, #3776	; 0xec0
   41d88:	movt	r0, #7
   41d8c:	ldr	r2, [r0, #20]
   41d90:	ldrb	r1, [r0, #8]
   41d94:	cmp	r2, #2
   41d98:	beq	41dc4 <fputs@plt+0x386c4>
   41d9c:	mov	r6, #1
   41da0:	mov	r2, #0
   41da4:	mov	r0, r5
   41da8:	mov	r1, r4
   41dac:	mov	r3, r2
   41db0:	bl	41504 <fputs@plt+0x37e04>
   41db4:	cmp	r0, #0
   41db8:	movne	r0, r6
   41dbc:	moveq	r0, #0
   41dc0:	pop	{r4, r5, r6, pc}
   41dc4:	cmp	r1, #43	; 0x2b
   41dc8:	bne	41dd8 <fputs@plt+0x386d8>
   41dcc:	mov	r6, r2
   41dd0:	bl	2304c <fputs@plt+0x1994c>
   41dd4:	b	41da0 <fputs@plt+0x386a0>
   41dd8:	cmp	r1, #45	; 0x2d
   41ddc:	bne	41d9c <fputs@plt+0x3869c>
   41de0:	mov	r6, #3
   41de4:	bl	2304c <fputs@plt+0x1994c>
   41de8:	b	41da0 <fputs@plt+0x386a0>
   41dec:	push	{r4, r5, r6, lr}
   41df0:	movw	r4, #3232	; 0xca0
   41df4:	movt	r4, #7
   41df8:	sub	sp, sp, #16
   41dfc:	mov	r5, r0
   41e00:	add	r0, sp, #4
   41e04:	ldr	r3, [r4]
   41e08:	mov	r6, r2
   41e0c:	str	r3, [sp, #12]
   41e10:	bl	41d6c <fputs@plt+0x3866c>
   41e14:	cmp	r0, #3
   41e18:	ldrls	pc, [pc, r0, lsl #2]
   41e1c:	b	41ea8 <fputs@plt+0x387a8>
   41e20:	andeq	r1, r4, r0, lsr lr
   41e24:	andeq	r1, r4, ip, lsl #29
   41e28:	andeq	r1, r4, ip, ror #28
   41e2c:	andeq	r1, r4, ip, asr #28
   41e30:	mov	r0, #0
   41e34:	ldr	r2, [sp, #12]
   41e38:	ldr	r3, [r4]
   41e3c:	cmp	r2, r3
   41e40:	bne	41ec0 <fputs@plt+0x387c0>
   41e44:	add	sp, sp, #16
   41e48:	pop	{r4, r5, r6, pc}
   41e4c:	add	r0, sp, #8
   41e50:	ldr	r1, [sp, #4]
   41e54:	bl	40850 <fputs@plt+0x37150>
   41e58:	ldr	r2, [sp, #8]
   41e5c:	mov	r0, #1
   41e60:	rsb	r6, r2, r6
   41e64:	str	r6, [r5]
   41e68:	b	41e34 <fputs@plt+0x38734>
   41e6c:	add	r0, sp, #8
   41e70:	ldr	r1, [sp, #4]
   41e74:	bl	40850 <fputs@plt+0x37150>
   41e78:	ldr	r2, [sp, #8]
   41e7c:	mov	r0, #1
   41e80:	add	r6, r2, r6
   41e84:	str	r6, [r5]
   41e88:	b	41e34 <fputs@plt+0x38734>
   41e8c:	add	r0, sp, #8
   41e90:	ldr	r1, [sp, #4]
   41e94:	bl	40850 <fputs@plt+0x37150>
   41e98:	ldr	r2, [sp, #8]
   41e9c:	mov	r0, #1
   41ea0:	str	r2, [r5]
   41ea4:	b	41e34 <fputs@plt+0x38734>
   41ea8:	mov	r0, #129	; 0x81
   41eac:	movw	r1, #8264	; 0x2048
   41eb0:	movt	r1, #5
   41eb4:	bl	430dc <fputs@plt+0x399dc>
   41eb8:	mov	r0, #1
   41ebc:	b	41e34 <fputs@plt+0x38734>
   41ec0:	bl	95d4 <__stack_chk_fail@plt>
   41ec4:	push	{r4, r5, r6, lr}
   41ec8:	movw	r4, #3232	; 0xca0
   41ecc:	movt	r4, #7
   41ed0:	sub	sp, sp, #8
   41ed4:	mov	r5, r0
   41ed8:	mov	r6, r2
   41edc:	ldr	r3, [r4]
   41ee0:	mov	r0, sp
   41ee4:	str	r3, [sp, #4]
   41ee8:	bl	41d6c <fputs@plt+0x3866c>
   41eec:	cmp	r0, #3
   41ef0:	ldrls	pc, [pc, r0, lsl #2]
   41ef4:	b	41f5c <fputs@plt+0x3885c>
   41ef8:	andeq	r1, r4, r8, lsl #30
   41efc:	andeq	r1, r4, ip, asr #30
   41f00:	andeq	r1, r4, r8, lsr pc
   41f04:	andeq	r1, r4, r4, lsr #30
   41f08:	mov	r0, #0
   41f0c:	ldr	r2, [sp, #4]
   41f10:	ldr	r3, [r4]
   41f14:	cmp	r2, r3
   41f18:	bne	41f74 <fputs@plt+0x38874>
   41f1c:	add	sp, sp, #8
   41f20:	pop	{r4, r5, r6, pc}
   41f24:	ldr	r2, [sp]
   41f28:	mov	r0, #1
   41f2c:	rsb	r6, r2, r6
   41f30:	str	r6, [r5]
   41f34:	b	41f0c <fputs@plt+0x3880c>
   41f38:	ldr	r2, [sp]
   41f3c:	mov	r0, #1
   41f40:	add	r6, r6, r2
   41f44:	str	r6, [r5]
   41f48:	b	41f0c <fputs@plt+0x3880c>
   41f4c:	ldr	r2, [sp]
   41f50:	mov	r0, #1
   41f54:	str	r2, [r5]
   41f58:	b	41f0c <fputs@plt+0x3880c>
   41f5c:	mov	r0, #171	; 0xab
   41f60:	movw	r1, #8264	; 0x2048
   41f64:	movt	r1, #5
   41f68:	bl	430dc <fputs@plt+0x399dc>
   41f6c:	mov	r0, #1
   41f70:	b	41f0c <fputs@plt+0x3880c>
   41f74:	bl	95d4 <__stack_chk_fail@plt>
   41f78:	push	{r4, r5, r6, lr}
   41f7c:	movw	r4, #3232	; 0xca0
   41f80:	movt	r4, #7
   41f84:	sub	sp, sp, #8
   41f88:	mov	r5, r0
   41f8c:	mov	r6, r1
   41f90:	ldr	r3, [r4]
   41f94:	mov	r0, sp
   41f98:	mov	r1, #0
   41f9c:	str	r3, [sp, #4]
   41fa0:	bl	41d6c <fputs@plt+0x3866c>
   41fa4:	cmp	r0, #3
   41fa8:	ldrls	pc, [pc, r0, lsl #2]
   41fac:	b	42014 <fputs@plt+0x38914>
   41fb0:	andeq	r1, r4, r0, asr #31
   41fb4:	andeq	r2, r4, r4
   41fb8:	strdeq	r1, [r4], -r0
   41fbc:	ldrdeq	r1, [r4], -ip
   41fc0:	mov	r0, #0
   41fc4:	ldr	r2, [sp, #4]
   41fc8:	ldr	r3, [r4]
   41fcc:	cmp	r2, r3
   41fd0:	bne	4202c <fputs@plt+0x3892c>
   41fd4:	add	sp, sp, #8
   41fd8:	pop	{r4, r5, r6, pc}
   41fdc:	ldr	r2, [sp]
   41fe0:	mov	r0, #1
   41fe4:	rsb	r6, r2, r6
   41fe8:	str	r6, [r5]
   41fec:	b	41fc4 <fputs@plt+0x388c4>
   41ff0:	ldr	r2, [sp]
   41ff4:	mov	r0, #1
   41ff8:	add	r6, r6, r2
   41ffc:	str	r6, [r5]
   42000:	b	41fc4 <fputs@plt+0x388c4>
   42004:	ldr	r2, [sp]
   42008:	mov	r0, #1
   4200c:	str	r2, [r5]
   42010:	b	41fc4 <fputs@plt+0x388c4>
   42014:	mov	r0, #192	; 0xc0
   42018:	movw	r1, #8264	; 0x2048
   4201c:	movt	r1, #5
   42020:	bl	430dc <fputs@plt+0x399dc>
   42024:	mov	r0, #1
   42028:	b	41fc4 <fputs@plt+0x388c4>
   4202c:	bl	95d4 <__stack_chk_fail@plt>
   42030:	push	{r4, r5, r6, lr}
   42034:	movw	r4, #3232	; 0xca0
   42038:	movt	r4, #7
   4203c:	sub	sp, sp, #16
   42040:	mov	r6, r0
   42044:	mov	r5, r1
   42048:	ldr	r3, [r4]
   4204c:	str	r3, [sp, #12]
   42050:	bl	40650 <fputs@plt+0x36f50>
   42054:	cmp	r0, #0
   42058:	bne	42078 <fputs@plt+0x38978>
   4205c:	mov	r0, #0
   42060:	ldr	r2, [sp, #12]
   42064:	ldr	r3, [r4]
   42068:	cmp	r2, r3
   4206c:	bne	420b0 <fputs@plt+0x389b0>
   42070:	add	sp, sp, #16
   42074:	pop	{r4, r5, r6, pc}
   42078:	mov	r2, #0
   4207c:	mov	r1, r5
   42080:	mov	r3, r2
   42084:	add	r0, sp, #4
   42088:	bl	41504 <fputs@plt+0x37e04>
   4208c:	cmp	r0, #0
   42090:	beq	4205c <fputs@plt+0x3895c>
   42094:	add	r0, sp, #8
   42098:	ldr	r1, [sp, #4]
   4209c:	bl	408ac <fputs@plt+0x371ac>
   420a0:	ldr	r2, [sp, #8]
   420a4:	mov	r0, #1
   420a8:	str	r2, [r6]
   420ac:	b	42060 <fputs@plt+0x38960>
   420b0:	bl	95d4 <__stack_chk_fail@plt>
   420b4:	push	{r4, r5, r6, lr}
   420b8:	movw	r4, #3232	; 0xca0
   420bc:	movt	r4, #7
   420c0:	sub	sp, sp, #16
   420c4:	mov	r5, r0
   420c8:	add	r0, sp, #4
   420cc:	ldr	r3, [r4]
   420d0:	mov	r6, r2
   420d4:	str	r3, [sp, #12]
   420d8:	bl	41d6c <fputs@plt+0x3866c>
   420dc:	cmp	r0, #3
   420e0:	ldrls	pc, [pc, r0, lsl #2]
   420e4:	b	42170 <fputs@plt+0x38a70>
   420e8:	strdeq	r2, [r4], -r8
   420ec:	andeq	r2, r4, r4, asr r1
   420f0:	andeq	r2, r4, r4, lsr r1
   420f4:	andeq	r2, r4, r4, lsl r1
   420f8:	mov	r0, #0
   420fc:	ldr	r2, [sp, #12]
   42100:	ldr	r3, [r4]
   42104:	cmp	r2, r3
   42108:	bne	42188 <fputs@plt+0x38a88>
   4210c:	add	sp, sp, #16
   42110:	pop	{r4, r5, r6, pc}
   42114:	add	r0, sp, #8
   42118:	ldr	r1, [sp, #4]
   4211c:	bl	408ac <fputs@plt+0x371ac>
   42120:	ldr	r2, [sp, #8]
   42124:	mov	r0, #1
   42128:	rsb	r6, r2, r6
   4212c:	str	r6, [r5]
   42130:	b	420fc <fputs@plt+0x389fc>
   42134:	add	r0, sp, #8
   42138:	ldr	r1, [sp, #4]
   4213c:	bl	408ac <fputs@plt+0x371ac>
   42140:	ldr	r2, [sp, #8]
   42144:	mov	r0, #1
   42148:	add	r6, r2, r6
   4214c:	str	r6, [r5]
   42150:	b	420fc <fputs@plt+0x389fc>
   42154:	add	r0, sp, #8
   42158:	ldr	r1, [sp, #4]
   4215c:	bl	408ac <fputs@plt+0x371ac>
   42160:	ldr	r2, [sp, #8]
   42164:	mov	r0, #1
   42168:	str	r2, [r5]
   4216c:	b	420fc <fputs@plt+0x389fc>
   42170:	mov	r0, #150	; 0x96
   42174:	movw	r1, #8264	; 0x2048
   42178:	movt	r1, #5
   4217c:	bl	430dc <fputs@plt+0x399dc>
   42180:	mov	r0, #1
   42184:	b	420fc <fputs@plt+0x389fc>
   42188:	bl	95d4 <__stack_chk_fail@plt>
   4218c:	nop	{0}
   42190:	mov	r0, #0
   42194:	bx	lr
   42198:	movw	r0, #58672	; 0xe530
   4219c:	movt	r0, #4
   421a0:	bx	lr
   421a4:	push	{r4, r5, lr}
   421a8:	movw	r4, #3232	; 0xca0
   421ac:	movt	r4, #7
   421b0:	ldr	r3, [r0]
   421b4:	sub	sp, sp, #12
   421b8:	mov	r5, r0
   421bc:	ldr	r2, [r4]
   421c0:	mov	r1, sp
   421c4:	ldr	r3, [r3, #12]
   421c8:	str	r2, [sp, #4]
   421cc:	blx	r3
   421d0:	cmp	r0, #0
   421d4:	beq	421f4 <fputs@plt+0x38af4>
   421d8:	ldr	r3, [r5]
   421dc:	mov	r0, r5
   421e0:	ldr	r1, [r5, #16]
   421e4:	ldr	r2, [sp]
   421e8:	ldr	r3, [r3, #36]	; 0x24
   421ec:	add	r1, r1, r2
   421f0:	blx	r3
   421f4:	ldr	r2, [sp, #4]
   421f8:	ldr	r3, [r4]
   421fc:	cmp	r2, r3
   42200:	bne	4220c <fputs@plt+0x38b0c>
   42204:	add	sp, sp, #12
   42208:	pop	{r4, r5, pc}
   4220c:	bl	95d4 <__stack_chk_fail@plt>
   42210:	push	{r4, r5, lr}
   42214:	movw	r4, #3232	; 0xca0
   42218:	movt	r4, #7
   4221c:	ldr	r3, [r0]
   42220:	sub	sp, sp, #12
   42224:	mov	r5, r0
   42228:	ldr	r2, [r4]
   4222c:	mov	r1, sp
   42230:	ldr	r3, [r3, #12]
   42234:	str	r2, [sp, #4]
   42238:	blx	r3
   4223c:	cmp	r0, #0
   42240:	beq	42260 <fputs@plt+0x38b60>
   42244:	ldr	r3, [r5]
   42248:	mov	r0, r5
   4224c:	ldr	r1, [sp]
   42250:	ldr	r2, [r5, #16]
   42254:	ldr	r3, [r3, #36]	; 0x24
   42258:	rsb	r1, r2, r1
   4225c:	blx	r3
   42260:	ldr	r2, [sp, #4]
   42264:	ldr	r3, [r4]
   42268:	cmp	r2, r3
   4226c:	bne	42278 <fputs@plt+0x38b78>
   42270:	add	sp, sp, #12
   42274:	pop	{r4, r5, pc}
   42278:	bl	95d4 <__stack_chk_fail@plt>
   4227c:	str	r1, [r0, #16]
   42280:	bx	lr
   42284:	strb	r1, [r0, #8]
   42288:	str	r2, [r0, #12]
   4228c:	bx	lr
   42290:	ldr	r3, [r0, #20]
   42294:	mov	r0, #1
   42298:	str	r3, [r1]
   4229c:	bx	lr
   422a0:	str	r1, [r0, #20]
   422a4:	bx	lr
   422a8:	ldr	r3, [r0, #20]
   422ac:	str	r1, [r3]
   422b0:	bx	lr
   422b4:	ldr	r3, [r0, #20]
   422b8:	mov	r0, #1
   422bc:	ldr	r3, [r3]
   422c0:	str	r3, [r1]
   422c4:	bx	lr
   422c8:	movw	r1, #18728	; 0x4928
   422cc:	movt	r1, #7
   422d0:	movw	r0, #9016	; 0x2338
   422d4:	movt	r0, #5
   422d8:	mov	r2, r1
   422dc:	mov	r3, r1
   422e0:	b	21c14 <fputs@plt+0x18514>
   422e4:	movw	r1, #18728	; 0x4928
   422e8:	movt	r1, #7
   422ec:	movw	r0, #9052	; 0x235c
   422f0:	movt	r0, #5
   422f4:	mov	r2, r1
   422f8:	mov	r3, r1
   422fc:	b	21c14 <fputs@plt+0x18514>
   42300:	movw	r1, #18728	; 0x4928
   42304:	movt	r1, #7
   42308:	movw	r0, #9088	; 0x2380
   4230c:	movt	r0, #5
   42310:	mov	r2, r1
   42314:	mov	r3, r1
   42318:	b	21c14 <fputs@plt+0x18514>
   4231c:	movw	r1, #18728	; 0x4928
   42320:	movt	r1, #7
   42324:	movw	r0, #9128	; 0x23a8
   42328:	movt	r0, #5
   4232c:	mov	r2, r1
   42330:	mov	r3, r1
   42334:	b	21c14 <fputs@plt+0x18514>
   42338:	movw	r1, #18728	; 0x4928
   4233c:	movt	r1, #7
   42340:	movw	r0, #9172	; 0x23d4
   42344:	movt	r0, #5
   42348:	mov	r2, r1
   4234c:	mov	r3, r1
   42350:	b	21c14 <fputs@plt+0x18514>
   42354:	push	{lr}		; (str lr, [sp, #-4]!)
   42358:	sub	sp, sp, #12
   4235c:	ldrb	r2, [r0, #8]
   42360:	ldr	r3, [r0, #12]
   42364:	cmp	r2, #49	; 0x31
   42368:	beq	4238c <fputs@plt+0x38c8c>
   4236c:	movw	r3, #15152	; 0x3b30
   42370:	movt	r3, #7
   42374:	mov	r1, #0
   42378:	mov	r0, r3
   4237c:	strb	r2, [r3]
   42380:	strb	r1, [r3, #1]
   42384:	add	sp, sp, #12
   42388:	pop	{pc}		; (ldr pc, [sp], #4)
   4238c:	cmp	r3, #0
   42390:	ble	423d4 <fputs@plt+0x38cd4>
   42394:	cmp	r3, #23
   42398:	movge	r3, #23
   4239c:	mov	r2, #0
   423a0:	str	r3, [sp]
   423a4:	mov	r1, #1
   423a8:	str	r2, [sp, #4]
   423ac:	movw	r0, #15152	; 0x3b30
   423b0:	mov	r2, #24
   423b4:	movt	r0, #7
   423b8:	movw	r3, #9204	; 0x23f4
   423bc:	movt	r3, #5
   423c0:	bl	9670 <__sprintf_chk@plt>
   423c4:	movw	r0, #15152	; 0x3b30
   423c8:	movt	r0, #7
   423cc:	add	sp, sp, #12
   423d0:	pop	{pc}		; (ldr pc, [sp], #4)
   423d4:	movw	r0, #58672	; 0xe530
   423d8:	movt	r0, #4
   423dc:	b	42384 <fputs@plt+0x38c84>
   423e0:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   423e4:	movw	r5, #3232	; 0xca0
   423e8:	movt	r5, #7
   423ec:	ldr	r3, [r0]
   423f0:	sub	sp, sp, #44	; 0x2c
   423f4:	mov	r4, r0
   423f8:	ldr	r2, [r5]
   423fc:	add	r1, sp, #12
   42400:	ldr	r3, [r3, #12]
   42404:	str	r2, [sp, #36]	; 0x24
   42408:	blx	r3
   4240c:	cmp	r0, #0
   42410:	movweq	r0, #63372	; 0xf78c
   42414:	movteq	r0, #4
   42418:	bne	42434 <fputs@plt+0x38d34>
   4241c:	ldr	r2, [sp, #36]	; 0x24
   42420:	ldr	r3, [r5]
   42424:	cmp	r2, r3
   42428:	bne	427c0 <fputs@plt+0x390c0>
   4242c:	add	sp, sp, #44	; 0x2c
   42430:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   42434:	ldrb	r2, [r4, #8]
   42438:	ldr	r3, [r4, #12]
   4243c:	cmp	r2, #73	; 0x49
   42440:	ldr	r4, [sp, #12]
   42444:	beq	42780 <fputs@plt+0x39080>
   42448:	bhi	4253c <fputs@plt+0x38e3c>
   4244c:	cmp	r2, #49	; 0x31
   42450:	beq	42628 <fputs@plt+0x38f28>
   42454:	cmp	r2, #65	; 0x41
   42458:	bne	42610 <fputs@plt+0x38f10>
   4245c:	cmp	r4, #0
   42460:	beq	4266c <fputs@plt+0x38f6c>
   42464:	ldrge	r8, [pc, #856]	; 427c4 <fputs@plt+0x390c4>
   42468:	movwlt	sl, #15152	; 0x3b30
   4246c:	movtlt	sl, #7
   42470:	movlt	r3, #45	; 0x2d
   42474:	movw	r7, #8664	; 0x21d8
   42478:	movw	r0, #60495	; 0xec4f
   4247c:	rsblt	r4, r4, #0
   42480:	addlt	ip, sl, #25
   42484:	strblt	r3, [sl, #24]
   42488:	addlt	r8, sl, #24
   4248c:	subge	sl, r8, #24
   42490:	movge	ip, r8
   42494:	movt	r7, #5
   42498:	movt	r0, #20164	; 0x4ec4
   4249c:	mov	r9, #26
   424a0:	b	424a8 <fputs@plt+0x38da8>
   424a4:	mov	ip, r1
   424a8:	smull	fp, r3, r0, r4
   424ac:	asr	r1, r4, #31
   424b0:	rsb	r3, r1, r3, asr #3
   424b4:	add	r1, ip, #1
   424b8:	mls	r3, r9, r3, r4
   424bc:	cmp	r3, #0
   424c0:	subne	r6, r3, #1
   424c4:	moveq	r3, #26
   424c8:	rsb	r3, r3, r4
   424cc:	moveq	r6, #25
   424d0:	cmp	r2, #97	; 0x61
   424d4:	smull	fp, r4, r0, r3
   424d8:	add	r6, r7, r6
   424dc:	asr	r3, r3, #31
   424e0:	rsb	r4, r3, r4, asr #3
   424e4:	ldrbeq	r3, [r6, #192]	; 0xc0
   424e8:	ldrbne	r3, [r6, #220]	; 0xdc
   424ec:	cmp	r4, #0
   424f0:	strb	r3, [r1, #-1]
   424f4:	bne	424a4 <fputs@plt+0x38da4>
   424f8:	strb	r4, [r1]
   424fc:	ldrb	r2, [sl, #24]
   42500:	ldr	r3, [pc, #704]	; 427c8 <fputs@plt+0x390c8>
   42504:	cmp	r2, #45	; 0x2d
   42508:	moveq	r2, r3
   4250c:	movne	r2, r8
   42510:	cmp	r2, ip
   42514:	movcc	r3, ip
   42518:	bcs	42534 <fputs@plt+0x38e34>
   4251c:	ldrb	r1, [r2]
   42520:	ldrb	r0, [r3]
   42524:	strb	r0, [r2], #1
   42528:	strb	r1, [r3], #-1
   4252c:	cmp	r3, r2
   42530:	bhi	4251c <fputs@plt+0x38e1c>
   42534:	mov	r0, r8
   42538:	b	4241c <fputs@plt+0x38d1c>
   4253c:	cmp	r2, #97	; 0x61
   42540:	beq	4245c <fputs@plt+0x38d5c>
   42544:	cmp	r2, #105	; 0x69
   42548:	bne	42610 <fputs@plt+0x38f10>
   4254c:	movw	r9, #9212	; 0x23fc
   42550:	movt	r9, #5
   42554:	add	r3, r4, #39936	; 0x9c00
   42558:	movw	r2, #14462	; 0x387e
   4255c:	add	r3, r3, #63	; 0x3f
   42560:	movt	r2, #1
   42564:	cmp	r3, r2
   42568:	bhi	4278c <fputs@plt+0x3908c>
   4256c:	cmp	r4, #0
   42570:	beq	4266c <fputs@plt+0x38f6c>
   42574:	ldrge	r8, [pc, #584]	; 427c4 <fputs@plt+0x390c4>
   42578:	movwlt	r8, #15152	; 0x3b30
   4257c:	movtlt	r8, #7
   42580:	rsblt	r4, r4, #0
   42584:	movlt	r3, #45	; 0x2d
   42588:	addlt	r6, r8, #25
   4258c:	strblt	r3, [r8, #24]
   42590:	movge	r6, r8
   42594:	addlt	r8, r8, #24
   42598:	movw	r3, #9999	; 0x270f
   4259c:	cmp	r4, r3
   425a0:	ble	425bc <fputs@plt+0x38ebc>
   425a4:	ldrb	r2, [r9]
   425a8:	sub	r4, r4, #9984	; 0x2700
   425ac:	strb	r2, [r6], #1
   425b0:	sub	r4, r4, #16
   425b4:	cmp	r4, r3
   425b8:	bgt	425a8 <fputs@plt+0x38ea8>
   425bc:	movw	sl, #26215	; 0x6667
   425c0:	add	fp, r9, #8
   425c4:	movt	sl, #26214	; 0x6666
   425c8:	mov	r7, #1000	; 0x3e8
   425cc:	mov	r0, r4
   425d0:	mov	r1, r7
   425d4:	bl	964c <__aeabi_idiv@plt>
   425d8:	sub	r3, r0, #1
   425dc:	mls	r4, r0, r7, r4
   425e0:	cmp	r3, #8
   425e4:	ldrls	pc, [pc, r3, lsl #2]
   425e8:	b	426a4 <fputs@plt+0x38fa4>
   425ec:	andeq	r2, r4, ip, ror #14
   425f0:	andeq	r2, r4, r4, ror r7
   425f4:	andeq	r2, r4, r0, asr r7
   425f8:	andeq	r2, r4, r4, lsr r7
   425fc:	andeq	r2, r4, r4, lsr #14
   42600:	andeq	r2, r4, r8, lsl #14
   42604:	andeq	r2, r4, ip, ror #13
   42608:	andeq	r2, r4, ip, asr #13
   4260c:	andeq	r2, r4, ip, lsl #13
   42610:	mov	r0, #199	; 0xc7
   42614:	movw	r1, #9280	; 0x2440
   42618:	movt	r1, #5
   4261c:	bl	430dc <fputs@plt+0x399dc>
   42620:	ldr	r0, [pc, #412]	; 427c4 <fputs@plt+0x390c4>
   42624:	b	4241c <fputs@plt+0x38d1c>
   42628:	cmp	r3, #0
   4262c:	ble	427b4 <fputs@plt+0x390b4>
   42630:	cmp	r3, #126	; 0x7e
   42634:	ldr	r0, [pc, #392]	; 427c4 <fputs@plt+0x390c4>
   42638:	strle	r3, [sp]
   4263c:	mov	r1, #1
   42640:	movgt	r2, #126	; 0x7e
   42644:	movwgt	r3, #9204	; 0x23f4
   42648:	strgt	r2, [sp]
   4264c:	movwle	r3, #9204	; 0x23f4
   42650:	strgt	r4, [sp, #4]
   42654:	movt	r3, #5
   42658:	strle	r4, [sp, #4]
   4265c:	mov	r2, #128	; 0x80
   42660:	bl	9670 <__sprintf_chk@plt>
   42664:	ldr	r0, [pc, #344]	; 427c4 <fputs@plt+0x390c4>
   42668:	b	4241c <fputs@plt+0x38d1c>
   4266c:	movw	r3, #15152	; 0x3b30
   42670:	movt	r3, #7
   42674:	mov	r1, #48	; 0x30
   42678:	mov	r2, #0
   4267c:	strb	r1, [r3, #24]
   42680:	add	r0, r3, #24
   42684:	strb	r2, [r3, #25]
   42688:	b	4241c <fputs@plt+0x38d1c>
   4268c:	ldrb	r1, [r9, #2]
   42690:	mov	r3, r6
   42694:	ldrb	r2, [r9]
   42698:	strb	r1, [r3], #2
   4269c:	strb	r2, [r6, #1]
   426a0:	mov	r6, r3
   426a4:	smull	r1, r3, sl, r7
   426a8:	add	r9, r9, #2
   426ac:	cmp	r9, fp
   426b0:	asr	r7, r7, #31
   426b4:	rsb	r7, r7, r3, asr #2
   426b8:	bne	425cc <fputs@plt+0x38ecc>
   426bc:	mov	r3, #0
   426c0:	mov	r0, r8
   426c4:	strb	r3, [r6]
   426c8:	b	4241c <fputs@plt+0x38d1c>
   426cc:	ldrb	r3, [r9, #2]
   426d0:	add	r6, r6, #4
   426d4:	ldrb	r2, [r9, #1]
   426d8:	strb	r3, [r6, #-3]
   426dc:	strb	r2, [r6, #-4]
   426e0:	strb	r3, [r6, #-2]
   426e4:	strb	r3, [r6, #-1]
   426e8:	b	426a4 <fputs@plt+0x38fa4>
   426ec:	ldrb	r3, [r9, #2]
   426f0:	add	r6, r6, #3
   426f4:	ldrb	r2, [r9, #1]
   426f8:	strb	r3, [r6, #-2]
   426fc:	strb	r2, [r6, #-3]
   42700:	strb	r3, [r6, #-1]
   42704:	b	426a4 <fputs@plt+0x38fa4>
   42708:	ldrb	r1, [r9, #1]
   4270c:	mov	r3, r6
   42710:	ldrb	r2, [r9, #2]
   42714:	strb	r1, [r3], #2
   42718:	strb	r2, [r6, #1]
   4271c:	mov	r6, r3
   42720:	b	426a4 <fputs@plt+0x38fa4>
   42724:	ldrb	r3, [r9, #1]
   42728:	strb	r3, [r6]
   4272c:	add	r6, r6, #1
   42730:	b	426a4 <fputs@plt+0x38fa4>
   42734:	ldrb	r1, [r9, #2]
   42738:	mov	r3, r6
   4273c:	ldrb	r2, [r9, #1]
   42740:	strb	r1, [r3], #2
   42744:	strb	r2, [r6, #1]
   42748:	mov	r6, r3
   4274c:	b	426a4 <fputs@plt+0x38fa4>
   42750:	ldrb	r1, [r9, #2]
   42754:	add	r2, r6, #1
   42758:	mov	r3, r1
   4275c:	strb	r1, [r6]
   42760:	add	r6, r2, #1
   42764:	strb	r3, [r2]
   42768:	b	42728 <fputs@plt+0x39028>
   4276c:	ldrb	r3, [r9, #2]
   42770:	b	42728 <fputs@plt+0x39028>
   42774:	mov	r2, r6
   42778:	ldrb	r3, [r9, #2]
   4277c:	b	42760 <fputs@plt+0x39060>
   42780:	movw	r9, #9224	; 0x2408
   42784:	movt	r9, #5
   42788:	b	42554 <fputs@plt+0x38e54>
   4278c:	mov	r1, r4
   42790:	add	r0, sp, #16
   42794:	bl	440cc <fputs@plt+0x3a9cc>
   42798:	movw	r2, #18728	; 0x4928
   4279c:	movt	r2, #7
   427a0:	movw	r0, #9236	; 0x2414
   427a4:	add	r1, sp, #16
   427a8:	movt	r0, #5
   427ac:	mov	r3, r2
   427b0:	bl	21c14 <fputs@plt+0x18514>
   427b4:	mov	r0, r4
   427b8:	bl	48f34 <fputs@plt+0x3f834>
   427bc:	b	4241c <fputs@plt+0x38d1c>
   427c0:	bl	95d4 <__stack_chk_fail@plt>
   427c4:	andeq	r3, r7, r8, asr #22
   427c8:	andeq	r3, r7, r9, asr #22
   427cc:	push	{r4, r5, r6, r7, lr}
   427d0:	movw	r4, #3232	; 0xca0
   427d4:	movt	r4, #7
   427d8:	sub	sp, sp, #20
   427dc:	mov	r0, #1
   427e0:	ldr	r3, [r4]
   427e4:	str	r3, [sp, #12]
   427e8:	bl	281dc <fputs@plt+0x1eadc>
   427ec:	subs	r6, r0, #0
   427f0:	beq	42898 <fputs@plt+0x39198>
   427f4:	ldr	r0, [pc, #336]	; 4294c <fputs@plt+0x3924c>
   427f8:	mov	r1, r6
   427fc:	bl	b7ec <fputs@plt+0x20ec>
   42800:	subs	r5, r0, #0
   42804:	beq	428dc <fputs@plt+0x391dc>
   42808:	ldr	r3, [r5]
   4280c:	add	r1, sp, #8
   42810:	ldr	r3, [r3, #12]
   42814:	blx	r3
   42818:	cmp	r0, #0
   4281c:	beq	428b4 <fputs@plt+0x391b4>
   42820:	add	r7, sp, #4
   42824:	mov	r1, #117	; 0x75
   42828:	ldr	r2, [sp, #8]
   4282c:	mov	r0, r7
   42830:	bl	41ec4 <fputs@plt+0x387c4>
   42834:	cmp	r0, #0
   42838:	beq	42898 <fputs@plt+0x39198>
   4283c:	ldr	r3, [r5]
   42840:	mov	r0, r5
   42844:	ldr	r1, [sp, #4]
   42848:	ldr	r3, [r3, #36]	; 0x24
   4284c:	blx	r3
   42850:	movw	r3, #3776	; 0xec0
   42854:	movt	r3, #7
   42858:	ldr	r3, [r3, #20]
   4285c:	cmp	r3, #19
   42860:	bne	42898 <fputs@plt+0x39198>
   42864:	bl	25d70 <fputs@plt+0x1c670>
   42868:	cmp	r0, #0
   4286c:	beq	42898 <fputs@plt+0x39198>
   42870:	mov	r0, r7
   42874:	mov	r1, #117	; 0x75
   42878:	bl	41c80 <fputs@plt+0x38580>
   4287c:	cmp	r0, #0
   42880:	beq	42898 <fputs@plt+0x39198>
   42884:	ldr	r3, [r5]
   42888:	mov	r0, r5
   4288c:	ldr	r1, [sp, #4]
   42890:	ldr	r3, [r3, #24]
   42894:	blx	r3
   42898:	bl	27424 <fputs@plt+0x1dd24>
   4289c:	ldr	r2, [sp, #12]
   428a0:	ldr	r3, [r4]
   428a4:	cmp	r2, r3
   428a8:	bne	428d8 <fputs@plt+0x391d8>
   428ac:	add	sp, sp, #20
   428b0:	pop	{r4, r5, r6, r7, pc}
   428b4:	add	r7, sp, #4
   428b8:	mov	r2, r0
   428bc:	str	r0, [sp, #8]
   428c0:	mov	r1, #117	; 0x75
   428c4:	mov	r0, r7
   428c8:	bl	41ec4 <fputs@plt+0x387c4>
   428cc:	cmp	r0, #0
   428d0:	bne	4283c <fputs@plt+0x3913c>
   428d4:	b	42898 <fputs@plt+0x39198>
   428d8:	bl	95d4 <__stack_chk_fail@plt>
   428dc:	add	r7, sp, #4
   428e0:	mov	r2, r5
   428e4:	mov	r1, #117	; 0x75
   428e8:	str	r5, [sp, #8]
   428ec:	mov	r0, r7
   428f0:	bl	41ec4 <fputs@plt+0x387c4>
   428f4:	cmp	r0, #0
   428f8:	beq	42898 <fputs@plt+0x39198>
   428fc:	mov	r0, #24
   42900:	bl	49000 <_Znwj@@Base>
   42904:	mov	r5, r0
   42908:	bl	b788 <fputs@plt+0x2088>
   4290c:	ldr	r0, [pc, #60]	; 42950 <fputs@plt+0x39250>
   42910:	mov	r3, #0
   42914:	mov	r2, #49	; 0x31
   42918:	mov	r1, r6
   4291c:	strb	r2, [r5, #8]
   42920:	mov	r2, r5
   42924:	str	r0, [r5]
   42928:	str	r3, [r5, #12]
   4292c:	str	r3, [r5, #16]
   42930:	str	r3, [r5, #20]
   42934:	ldr	r0, [pc, #16]	; 4294c <fputs@plt+0x3924c>
   42938:	bl	b7f4 <fputs@plt+0x20f4>
   4293c:	b	4283c <fputs@plt+0x3913c>
   42940:	mov	r0, r5
   42944:	bl	49050 <_ZdlPv@@Base>
   42948:	bl	9460 <__cxa_end_cleanup@plt>
   4294c:	andeq	r3, r7, r8, asr #23
   42950:	andeq	r2, r5, r0, asr #4
   42954:	push	{r4, r5, r6, r7, r8, lr}
   42958:	movw	r7, #3232	; 0xca0
   4295c:	movt	r7, #7
   42960:	sub	sp, sp, #32
   42964:	mov	r0, #1
   42968:	ldr	r3, [r7]
   4296c:	str	r3, [sp, #28]
   42970:	bl	281dc <fputs@plt+0x1eadc>
   42974:	subs	r4, r0, #0
   42978:	beq	42a10 <fputs@plt+0x39310>
   4297c:	ldr	r0, [pc, #388]	; 42b08 <fputs@plt+0x39408>
   42980:	mov	r1, r4
   42984:	bl	b7ec <fputs@plt+0x20ec>
   42988:	subs	r8, r0, #0
   4298c:	beq	42a90 <fputs@plt+0x39390>
   42990:	movw	r4, #3776	; 0xec0
   42994:	movt	r4, #7
   42998:	movw	r6, #16416	; 0x4020
   4299c:	movt	r6, #7
   429a0:	mov	r0, r4
   429a4:	bl	25d44 <fputs@plt+0x1c644>
   429a8:	ldr	r0, [r4, #20]
   429ac:	ldrb	r3, [r4, #8]
   429b0:	cmp	r0, #2
   429b4:	movne	r3, #0
   429b8:	ldrb	r2, [r6, r3]
   429bc:	mov	r1, r3
   429c0:	cmp	r2, #0
   429c4:	beq	42a2c <fputs@plt+0x3932c>
   429c8:	mov	r5, #0
   429cc:	movw	r0, #3776	; 0xec0
   429d0:	movt	r0, #7
   429d4:	bl	2304c <fputs@plt+0x1994c>
   429d8:	ldr	r2, [r4, #20]
   429dc:	ldrb	r3, [r4, #8]
   429e0:	add	r5, r5, #1
   429e4:	cmp	r2, #2
   429e8:	movne	r3, #0
   429ec:	ldrb	r3, [r6, r3]
   429f0:	cmp	r3, #0
   429f4:	bne	429cc <fputs@plt+0x392cc>
   429f8:	ldr	r3, [r8]
   429fc:	mov	r2, r5
   42a00:	mov	r0, r8
   42a04:	mov	r1, #49	; 0x31
   42a08:	ldr	r3, [r3, #28]
   42a0c:	blx	r3
   42a10:	bl	27424 <fputs@plt+0x1dd24>
   42a14:	ldr	r2, [sp, #28]
   42a18:	ldr	r3, [r7]
   42a1c:	cmp	r2, r3
   42a20:	bne	42af8 <fputs@plt+0x393f8>
   42a24:	add	sp, sp, #32
   42a28:	pop	{r4, r5, r6, r7, r8, pc}
   42a2c:	and	r3, r3, #215	; 0xd7
   42a30:	cmp	r3, #65	; 0x41
   42a34:	beq	42a7c <fputs@plt+0x3937c>
   42a38:	bic	r0, r0, #16
   42a3c:	cmp	r0, #13
   42a40:	beq	42ad4 <fputs@plt+0x393d4>
   42a44:	movw	r0, #3776	; 0xec0
   42a48:	movt	r0, #7
   42a4c:	bl	1afb0 <fputs@plt+0x118b0>
   42a50:	mov	r1, r0
   42a54:	add	r0, sp, #8
   42a58:	bl	440a0 <fputs@plt+0x3a9a0>
   42a5c:	movw	r2, #18728	; 0x4928
   42a60:	movt	r2, #7
   42a64:	add	r1, sp, #8
   42a68:	movw	r0, #9320	; 0x2468
   42a6c:	movt	r0, #5
   42a70:	mov	r3, r2
   42a74:	bl	21c14 <fputs@plt+0x18514>
   42a78:	b	42a10 <fputs@plt+0x39310>
   42a7c:	ldr	r3, [r8]
   42a80:	mov	r0, r8
   42a84:	ldr	r3, [r3, #28]
   42a88:	blx	r3
   42a8c:	b	42a10 <fputs@plt+0x39310>
   42a90:	mov	r0, #24
   42a94:	bl	49000 <_Znwj@@Base>
   42a98:	mov	r8, r0
   42a9c:	bl	b788 <fputs@plt+0x2088>
   42aa0:	ldr	r0, [pc, #100]	; 42b0c <fputs@plt+0x3940c>
   42aa4:	mov	r3, #0
   42aa8:	mov	r2, #49	; 0x31
   42aac:	mov	r1, r4
   42ab0:	strb	r2, [r8, #8]
   42ab4:	mov	r2, r8
   42ab8:	str	r0, [r8]
   42abc:	str	r3, [r8, #12]
   42ac0:	str	r3, [r8, #16]
   42ac4:	str	r3, [r8, #20]
   42ac8:	ldr	r0, [pc, #56]	; 42b08 <fputs@plt+0x39408>
   42acc:	bl	b7f4 <fputs@plt+0x20f4>
   42ad0:	b	42990 <fputs@plt+0x39290>
   42ad4:	movw	r2, #18728	; 0x4928
   42ad8:	movt	r2, #7
   42adc:	movw	r1, #9288	; 0x2448
   42ae0:	str	r2, [sp]
   42ae4:	movt	r1, #5
   42ae8:	mov	r3, r2
   42aec:	mov	r0, #8192	; 0x2000
   42af0:	bl	21ba4 <fputs@plt+0x184a4>
   42af4:	b	42a10 <fputs@plt+0x39310>
   42af8:	bl	95d4 <__stack_chk_fail@plt>
   42afc:	mov	r0, r8
   42b00:	bl	49050 <_ZdlPv@@Base>
   42b04:	bl	9460 <__cxa_end_cleanup@plt>
   42b08:	andeq	r3, r7, r8, asr #23
   42b0c:	andeq	r2, r5, r0, asr #4
   42b10:	push	{r3, lr}
   42b14:	b	42b1c <fputs@plt+0x3941c>
   42b18:	bl	b84c <fputs@plt+0x214c>
   42b1c:	mov	r0, #0
   42b20:	bl	281dc <fputs@plt+0x1eadc>
   42b24:	subs	r1, r0, #0
   42b28:	ldr	r0, [pc, #8]	; 42b38 <fputs@plt+0x39438>
   42b2c:	bne	42b18 <fputs@plt+0x39418>
   42b30:	pop	{r3, lr}
   42b34:	b	27424 <fputs@plt+0x1dd24>
   42b38:	andeq	r3, r7, r8, asr #23
   42b3c:	push	{r4, r5, r6, lr}
   42b40:	movw	r4, #3232	; 0xca0
   42b44:	movt	r4, #7
   42b48:	sub	sp, sp, #32
   42b4c:	mov	r0, #1
   42b50:	ldr	r3, [r4]
   42b54:	str	r3, [sp, #28]
   42b58:	bl	281dc <fputs@plt+0x1eadc>
   42b5c:	subs	r5, r0, #0
   42b60:	beq	42b8c <fputs@plt+0x3948c>
   42b64:	mov	r0, #1
   42b68:	bl	281dc <fputs@plt+0x1eadc>
   42b6c:	subs	r6, r0, #0
   42b70:	beq	42b8c <fputs@plt+0x3948c>
   42b74:	mov	r1, r5
   42b78:	ldr	r0, [pc, #92]	; 42bdc <fputs@plt+0x394dc>
   42b7c:	mov	r2, r6
   42b80:	bl	b864 <fputs@plt+0x2164>
   42b84:	cmp	r0, #0
   42b88:	beq	42ba8 <fputs@plt+0x394a8>
   42b8c:	bl	27424 <fputs@plt+0x1dd24>
   42b90:	ldr	r2, [sp, #28]
   42b94:	ldr	r3, [r4]
   42b98:	cmp	r2, r3
   42b9c:	bne	42bd8 <fputs@plt+0x394d8>
   42ba0:	add	sp, sp, #32
   42ba4:	pop	{r4, r5, r6, pc}
   42ba8:	mov	r1, r6
   42bac:	add	r0, sp, #8
   42bb0:	bl	440a0 <fputs@plt+0x3a9a0>
   42bb4:	movw	r3, #18728	; 0x4928
   42bb8:	add	r2, sp, #8
   42bbc:	movt	r3, #7
   42bc0:	movw	r1, #7392	; 0x1ce0
   42bc4:	str	r3, [sp]
   42bc8:	movt	r1, #5
   42bcc:	mov	r0, #1024	; 0x400
   42bd0:	bl	21ba4 <fputs@plt+0x184a4>
   42bd4:	b	42b8c <fputs@plt+0x3948c>
   42bd8:	bl	95d4 <__stack_chk_fail@plt>
   42bdc:	andeq	r3, r7, r8, asr #23
   42be0:	push	{r4, lr}
   42be4:	mov	r0, #1
   42be8:	bl	281dc <fputs@plt+0x1eadc>
   42bec:	subs	r4, r0, #0
   42bf0:	beq	42c10 <fputs@plt+0x39510>
   42bf4:	mov	r0, #1
   42bf8:	bl	281dc <fputs@plt+0x1eadc>
   42bfc:	subs	r2, r0, #0
   42c00:	beq	42c10 <fputs@plt+0x39510>
   42c04:	mov	r1, r4
   42c08:	ldr	r0, [pc, #8]	; 42c18 <fputs@plt+0x39518>
   42c0c:	bl	b818 <fputs@plt+0x2118>
   42c10:	pop	{r4, lr}
   42c14:	b	27424 <fputs@plt+0x1dd24>
   42c18:	andeq	r3, r7, r8, asr #23
   42c1c:	push	{r4, r5, lr}
   42c20:	movw	r5, #3232	; 0xca0
   42c24:	movt	r5, #7
   42c28:	sub	sp, sp, #44	; 0x2c
   42c2c:	add	r4, sp, #40	; 0x28
   42c30:	ldr	r1, [pc, #244]	; 42d2c <fputs@plt+0x3962c>
   42c34:	ldr	r3, [r5]
   42c38:	add	r0, sp, #8
   42c3c:	str	r3, [sp, #36]	; 0x24
   42c40:	bl	b77c <fputs@plt+0x207c>
   42c44:	mov	r3, #0
   42c48:	str	r3, [r4, #-36]!	; 0xffffffdc
   42c4c:	b	42ccc <fputs@plt+0x395cc>
   42c50:	ldr	r3, [sp, #4]
   42c54:	cmp	r3, #0
   42c58:	movne	r1, r3
   42c5c:	beq	42d10 <fputs@plt+0x39610>
   42c60:	add	r0, sp, #16
   42c64:	bl	440a0 <fputs@plt+0x3a9a0>
   42c68:	movw	r2, #18728	; 0x4928
   42c6c:	movt	r2, #7
   42c70:	add	r1, sp, #16
   42c74:	movw	r0, #60872	; 0xedc8
   42c78:	movt	r0, #4
   42c7c:	mov	r3, r2
   42c80:	bl	44200 <fputs@plt+0x3ab00>
   42c84:	ldr	r0, [sp]
   42c88:	ldr	r3, [r0]
   42c8c:	ldr	r3, [r3, #8]
   42c90:	blx	r3
   42c94:	cmp	r0, #0
   42c98:	beq	42cb0 <fputs@plt+0x395b0>
   42c9c:	movw	r1, #18728	; 0x4928
   42ca0:	movt	r1, #7
   42ca4:	mov	r2, r1
   42ca8:	mov	r3, r1
   42cac:	bl	44200 <fputs@plt+0x3ab00>
   42cb0:	movw	r1, #18728	; 0x4928
   42cb4:	movt	r1, #7
   42cb8:	movw	r0, #51700	; 0xc9f4
   42cbc:	movt	r0, #4
   42cc0:	mov	r2, r1
   42cc4:	mov	r3, r1
   42cc8:	bl	44200 <fputs@plt+0x3ab00>
   42ccc:	add	r0, sp, #8
   42cd0:	mov	r1, r4
   42cd4:	mov	r2, sp
   42cd8:	bl	b6f0 <fputs@plt+0x1ff0>
   42cdc:	cmp	r0, #0
   42ce0:	bne	42c50 <fputs@plt+0x39550>
   42ce4:	movw	r3, #3344	; 0xd10
   42ce8:	movt	r3, #7
   42cec:	ldr	r0, [r3]
   42cf0:	bl	94c0 <fflush@plt>
   42cf4:	bl	27424 <fputs@plt+0x1dd24>
   42cf8:	ldr	r2, [sp, #36]	; 0x24
   42cfc:	ldr	r3, [r5]
   42d00:	cmp	r2, r3
   42d04:	bne	42d28 <fputs@plt+0x39628>
   42d08:	add	sp, sp, #44	; 0x2c
   42d0c:	pop	{r4, r5, pc}
   42d10:	movw	r1, #9280	; 0x2440
   42d14:	movw	r0, #453	; 0x1c5
   42d18:	movt	r1, #5
   42d1c:	bl	430dc <fputs@plt+0x399dc>
   42d20:	ldr	r1, [sp, #4]
   42d24:	b	42c60 <fputs@plt+0x39560>
   42d28:	bl	95d4 <__stack_chk_fail@plt>
   42d2c:	andeq	r3, r7, r8, asr #23
   42d30:	push	{r4, lr}
   42d34:	mov	r4, r0
   42d38:	bl	b788 <fputs@plt+0x2088>
   42d3c:	ldr	r2, [pc, #28]	; 42d60 <fputs@plt+0x39660>
   42d40:	mov	r3, #0
   42d44:	mov	r1, #49	; 0x31
   42d48:	str	r3, [r4, #12]
   42d4c:	strb	r1, [r4, #8]
   42d50:	mov	r0, r4
   42d54:	str	r2, [r4]
   42d58:	str	r3, [r4, #16]
   42d5c:	pop	{r4, pc}
   42d60:	andeq	r2, r5, r0, lsl r2
   42d64:	push	{r4, lr}
   42d68:	mov	r4, r0
   42d6c:	bl	b788 <fputs@plt+0x2088>
   42d70:	ldr	r2, [pc, #32]	; 42d98 <fputs@plt+0x39698>
   42d74:	mov	r3, #0
   42d78:	mov	r1, #49	; 0x31
   42d7c:	str	r3, [r4, #12]
   42d80:	strb	r1, [r4, #8]
   42d84:	mov	r0, r4
   42d88:	str	r2, [r4]
   42d8c:	str	r3, [r4, #16]
   42d90:	str	r3, [r4, #20]
   42d94:	pop	{r4, pc}
   42d98:	andeq	r2, r5, r0, asr #4
   42d9c:	push	{r3, r4, r5, lr}
   42da0:	mov	r4, r0
   42da4:	mov	r5, r1
   42da8:	bl	b788 <fputs@plt+0x2088>
   42dac:	ldr	r2, [pc, #32]	; 42dd4 <fputs@plt+0x396d4>
   42db0:	mov	r3, #0
   42db4:	mov	r1, #49	; 0x31
   42db8:	str	r5, [r4, #20]
   42dbc:	strb	r1, [r4, #8]
   42dc0:	mov	r0, r4
   42dc4:	str	r2, [r4]
   42dc8:	str	r3, [r4, #12]
   42dcc:	str	r3, [r4, #16]
   42dd0:	pop	{r3, r4, r5, pc}
   42dd4:	andeq	r2, r5, r0, ror r2
   42dd8:	push	{r4, r5, r6, lr}
   42ddc:	mov	r5, r0
   42de0:	mov	r6, r1
   42de4:	ldr	r0, [pc, #116]	; 42e60 <fputs@plt+0x39760>
   42de8:	mov	r1, r5
   42dec:	bl	b7ec <fputs@plt+0x20ec>
   42df0:	subs	r4, r0, #0
   42df4:	beq	42e10 <fputs@plt+0x39710>
   42df8:	ldr	r3, [r4]
   42dfc:	mov	r1, r6
   42e00:	mov	r0, r4
   42e04:	ldr	r3, [r3, #36]	; 0x24
   42e08:	blx	r3
   42e0c:	pop	{r4, r5, r6, pc}
   42e10:	mov	r0, #24
   42e14:	bl	49000 <_Znwj@@Base>
   42e18:	mov	r4, r0
   42e1c:	bl	b788 <fputs@plt+0x2088>
   42e20:	ldr	r0, [pc, #60]	; 42e64 <fputs@plt+0x39764>
   42e24:	mov	r3, #0
   42e28:	mov	r2, #49	; 0x31
   42e2c:	mov	r1, r5
   42e30:	strb	r2, [r4, #8]
   42e34:	mov	r2, r4
   42e38:	str	r0, [r4]
   42e3c:	str	r3, [r4, #12]
   42e40:	str	r3, [r4, #16]
   42e44:	str	r3, [r4, #20]
   42e48:	ldr	r0, [pc, #16]	; 42e60 <fputs@plt+0x39760>
   42e4c:	bl	b7f4 <fputs@plt+0x20f4>
   42e50:	b	42df8 <fputs@plt+0x396f8>
   42e54:	mov	r0, r4
   42e58:	bl	49050 <_ZdlPv@@Base>
   42e5c:	bl	9460 <__cxa_end_cleanup@plt>
   42e60:	andeq	r3, r7, r8, asr #23
   42e64:	andeq	r2, r5, r0, asr #4
   42e68:	push	{r4, r5, r6, lr}
   42e6c:	movw	r4, #3232	; 0xca0
   42e70:	movt	r4, #7
   42e74:	sub	sp, sp, #32
   42e78:	mov	r6, r0
   42e7c:	ldr	r0, [pc, #176]	; 42f34 <fputs@plt+0x39834>
   42e80:	ldr	r3, [r4]
   42e84:	mov	r1, r6
   42e88:	str	r3, [sp, #28]
   42e8c:	bl	b7ec <fputs@plt+0x20ec>
   42e90:	subs	r5, r0, #0
   42e94:	beq	42eb4 <fputs@plt+0x397b4>
   42e98:	ldr	r2, [sp, #28]
   42e9c:	mov	r0, r5
   42ea0:	ldr	r3, [r4]
   42ea4:	cmp	r2, r3
   42ea8:	bne	42f24 <fputs@plt+0x39824>
   42eac:	add	sp, sp, #32
   42eb0:	pop	{r4, r5, r6, pc}
   42eb4:	mov	r1, r6
   42eb8:	add	r0, sp, #8
   42ebc:	bl	440a0 <fputs@plt+0x3a9a0>
   42ec0:	add	r2, sp, #8
   42ec4:	movw	r3, #18728	; 0x4928
   42ec8:	movw	r1, #7392	; 0x1ce0
   42ecc:	movt	r3, #7
   42ed0:	movt	r1, #5
   42ed4:	str	r3, [sp]
   42ed8:	mov	r0, #1024	; 0x400
   42edc:	bl	21ba4 <fputs@plt+0x184a4>
   42ee0:	mov	r0, #24
   42ee4:	bl	49000 <_Znwj@@Base>
   42ee8:	mov	r5, r0
   42eec:	bl	b788 <fputs@plt+0x2088>
   42ef0:	ldr	r0, [pc, #64]	; 42f38 <fputs@plt+0x39838>
   42ef4:	mov	r3, #0
   42ef8:	mov	r2, #49	; 0x31
   42efc:	mov	r1, r6
   42f00:	strb	r2, [r5, #8]
   42f04:	mov	r2, r5
   42f08:	str	r0, [r5]
   42f0c:	str	r3, [r5, #12]
   42f10:	str	r3, [r5, #16]
   42f14:	str	r3, [r5, #20]
   42f18:	ldr	r0, [pc, #20]	; 42f34 <fputs@plt+0x39834>
   42f1c:	bl	b7f4 <fputs@plt+0x20f4>
   42f20:	b	42e98 <fputs@plt+0x39798>
   42f24:	bl	95d4 <__stack_chk_fail@plt>
   42f28:	mov	r0, r5
   42f2c:	bl	49050 <_ZdlPv@@Base>
   42f30:	bl	9460 <__cxa_end_cleanup@plt>
   42f34:	andeq	r3, r7, r8, asr #23
   42f38:	andeq	r2, r5, r0, asr #4
   42f3c:	push	{r3, lr}
   42f40:	movw	r0, #9356	; 0x248c
   42f44:	movw	r1, #11024	; 0x2b10
   42f48:	movt	r0, #5
   42f4c:	movt	r1, #4
   42f50:	bl	20bc8 <fputs@plt+0x174c8>
   42f54:	movw	r0, #9360	; 0x2490
   42f58:	movw	r1, #10188	; 0x27cc
   42f5c:	movt	r0, #5
   42f60:	movt	r1, #4
   42f64:	bl	20bc8 <fputs@plt+0x174c8>
   42f68:	movw	r0, #9364	; 0x2494
   42f6c:	movw	r1, #10580	; 0x2954
   42f70:	movt	r0, #5
   42f74:	movt	r1, #4
   42f78:	bl	20bc8 <fputs@plt+0x174c8>
   42f7c:	movw	r0, #9368	; 0x2498
   42f80:	movw	r1, #11068	; 0x2b3c
   42f84:	movt	r0, #5
   42f88:	movt	r1, #4
   42f8c:	bl	20bc8 <fputs@plt+0x174c8>
   42f90:	movw	r0, #9372	; 0x249c
   42f94:	movw	r1, #11232	; 0x2be0
   42f98:	movt	r0, #5
   42f9c:	movt	r1, #4
   42fa0:	bl	20bc8 <fputs@plt+0x174c8>
   42fa4:	movw	r0, #9376	; 0x24a0
   42fa8:	movw	r1, #11292	; 0x2c1c
   42fac:	movt	r0, #5
   42fb0:	movt	r1, #4
   42fb4:	pop	{r3, lr}
   42fb8:	b	20bc8 <fputs@plt+0x174c8>
   42fbc:	ldr	r3, [pc, #20]	; 42fd8 <fputs@plt+0x398d8>
   42fc0:	push	{r4, lr}
   42fc4:	mov	r4, r0
   42fc8:	str	r3, [r0]
   42fcc:	bl	b2ec <fputs@plt+0x1bec>
   42fd0:	mov	r0, r4
   42fd4:	pop	{r4, pc}
   42fd8:	andeq	r2, r5, r0, ror #3
   42fdc:	ldr	r3, [pc, #20]	; 42ff8 <fputs@plt+0x398f8>
   42fe0:	push	{r4, lr}
   42fe4:	mov	r4, r0
   42fe8:	str	r3, [r0]
   42fec:	bl	b2ec <fputs@plt+0x1bec>
   42ff0:	mov	r0, r4
   42ff4:	pop	{r4, pc}
   42ff8:	andeq	r2, r5, r0, ror #3
   42ffc:	ldr	r3, [pc, #20]	; 43018 <fputs@plt+0x39918>
   43000:	push	{r4, lr}
   43004:	mov	r4, r0
   43008:	str	r3, [r0]
   4300c:	bl	b2ec <fputs@plt+0x1bec>
   43010:	mov	r0, r4
   43014:	pop	{r4, pc}
   43018:	andeq	r2, r5, r0, ror #3
   4301c:	ldr	r3, [pc, #20]	; 43038 <fputs@plt+0x39938>
   43020:	push	{r4, lr}
   43024:	mov	r4, r0
   43028:	str	r3, [r0]
   4302c:	bl	b2ec <fputs@plt+0x1bec>
   43030:	mov	r0, r4
   43034:	pop	{r4, pc}
   43038:	andeq	r2, r5, r0, ror #3
   4303c:	ldr	r3, [pc, #28]	; 43060 <fputs@plt+0x39960>
   43040:	push	{r4, lr}
   43044:	mov	r4, r0
   43048:	str	r3, [r0]
   4304c:	bl	b2ec <fputs@plt+0x1bec>
   43050:	mov	r0, r4
   43054:	bl	49050 <_ZdlPv@@Base>
   43058:	mov	r0, r4
   4305c:	pop	{r4, pc}
   43060:	andeq	r2, r5, r0, ror #3
   43064:	ldr	r3, [pc, #28]	; 43088 <fputs@plt+0x39988>
   43068:	push	{r4, lr}
   4306c:	mov	r4, r0
   43070:	str	r3, [r0]
   43074:	bl	b2ec <fputs@plt+0x1bec>
   43078:	mov	r0, r4
   4307c:	bl	49050 <_ZdlPv@@Base>
   43080:	mov	r0, r4
   43084:	pop	{r4, pc}
   43088:	andeq	r2, r5, r0, ror #3
   4308c:	ldr	r3, [pc, #28]	; 430b0 <fputs@plt+0x399b0>
   43090:	push	{r4, lr}
   43094:	mov	r4, r0
   43098:	str	r3, [r0]
   4309c:	bl	b2ec <fputs@plt+0x1bec>
   430a0:	mov	r0, r4
   430a4:	bl	49050 <_ZdlPv@@Base>
   430a8:	mov	r0, r4
   430ac:	pop	{r4, pc}
   430b0:	andeq	r2, r5, r0, ror #3
   430b4:	ldr	r3, [pc, #28]	; 430d8 <fputs@plt+0x399d8>
   430b8:	push	{r4, lr}
   430bc:	mov	r4, r0
   430c0:	str	r3, [r0]
   430c4:	bl	b2ec <fputs@plt+0x1bec>
   430c8:	mov	r0, r4
   430cc:	bl	49050 <_ZdlPv@@Base>
   430d0:	mov	r0, r4
   430d4:	pop	{r4, pc}
   430d8:	andeq	r2, r5, r0, ror #3
   430dc:	movw	r2, #19976	; 0x4e08
   430e0:	movt	r2, #7
   430e4:	push	{r4, r5, r6, lr}
   430e8:	movw	r4, #3344	; 0xd10
   430ec:	ldr	r3, [r2]
   430f0:	sub	sp, sp, #8
   430f4:	mov	r6, r0
   430f8:	mov	r5, r1
   430fc:	cmp	r3, #0
   43100:	movt	r4, #7
   43104:	beq	4311c <fputs@plt+0x39a1c>
   43108:	movw	r2, #56584	; 0xdd08
   4310c:	ldr	r0, [r4]
   43110:	movt	r2, #4
   43114:	mov	r1, #1
   43118:	bl	95e0 <__fprintf_chk@plt>
   4311c:	mov	r3, r6
   43120:	mov	r1, #1
   43124:	ldr	r0, [r4]
   43128:	movw	r2, #9380	; 0x24a4
   4312c:	str	r5, [sp]
   43130:	movt	r2, #5
   43134:	bl	95e0 <__fprintf_chk@plt>
   43138:	ldr	r0, [r4]
   4313c:	bl	94c0 <fflush@plt>
   43140:	bl	937c <abort@plt>
   43144:	mov	r3, #0
   43148:	strb	r3, [r0, r3]
   4314c:	add	r3, r3, #1
   43150:	cmp	r3, #256	; 0x100
   43154:	bne	43148 <fputs@plt+0x39a48>
   43158:	bx	lr
   4315c:	bx	lr
   43160:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   43164:	movw	r7, #15344	; 0x3bf0
   43168:	movt	r7, #7
   4316c:	mov	r9, r0
   43170:	ldr	r5, [r7, #256]	; 0x100
   43174:	cmp	r5, #0
   43178:	bne	43204 <fputs@plt+0x39b04>
   4317c:	add	r8, r7, #260	; 0x104
   43180:	mov	r4, r5
   43184:	mov	r3, #1
   43188:	str	r3, [r7, #256]	; 0x100
   4318c:	uxtb	r3, r4
   43190:	bics	r2, r4, #127	; 0x7f
   43194:	lsl	r6, r4, #1
   43198:	strbne	r3, [r8, r4]
   4319c:	mov	r2, r3
   431a0:	bne	431f0 <fputs@plt+0x39af0>
   431a4:	bl	95bc <__ctype_b_loc@plt>
   431a8:	ldr	r3, [r0]
   431ac:	mov	sl, r0
   431b0:	ldrh	r3, [r3, r6]
   431b4:	tst	r3, #512	; 0x200
   431b8:	strbeq	r4, [r8, r4]
   431bc:	beq	431d0 <fputs@plt+0x39ad0>
   431c0:	bl	9364 <__ctype_toupper_loc@plt>
   431c4:	ldr	r3, [r0]
   431c8:	ldr	r3, [r3, r5]
   431cc:	strb	r3, [r8, r4]
   431d0:	ldr	r3, [sl]
   431d4:	uxtb	r2, r4
   431d8:	ldrh	r3, [r3, r6]
   431dc:	tst	r3, #256	; 0x100
   431e0:	beq	431f0 <fputs@plt+0x39af0>
   431e4:	bl	9514 <__ctype_tolower_loc@plt>
   431e8:	ldr	r3, [r0]
   431ec:	ldrb	r2, [r3, r5]
   431f0:	strb	r2, [r7, r4]
   431f4:	add	r4, r4, #1
   431f8:	cmp	r4, #256	; 0x100
   431fc:	add	r5, r5, #4
   43200:	bne	4318c <fputs@plt+0x39a8c>
   43204:	mov	r0, r9
   43208:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   4320c:	andeq	r0, r0, r0
   43210:	bx	lr
   43214:	cmp	r0, #28
   43218:	push	{r4, lr}
   4321c:	beq	43230 <fputs@plt+0x39b30>
   43220:	movw	r1, #9424	; 0x24d0
   43224:	mov	r0, #53	; 0x35
   43228:	movt	r1, #5
   4322c:	bl	430dc <fputs@plt+0x399dc>
   43230:	movw	r4, #15864	; 0x3df8
   43234:	movt	r4, #7
   43238:	ldr	r3, [r4]
   4323c:	cmp	r3, #0
   43240:	beq	4325c <fputs@plt+0x39b5c>
   43244:	ldr	r2, [r3, #20]
   43248:	mov	r1, #0
   4324c:	mov	r0, r3
   43250:	str	r1, [r3, #20]
   43254:	str	r2, [r4]
   43258:	pop	{r4, pc}
   4325c:	mov	r0, #3584	; 0xe00
   43260:	bl	958c <_Znaj@plt>
   43264:	mov	r2, #127	; 0x7f
   43268:	add	r3, r0, #28
   4326c:	subs	r2, r2, #1
   43270:	str	r3, [r3, #-8]
   43274:	add	r3, r3, #28
   43278:	bne	4326c <fputs@plt+0x39b6c>
   4327c:	str	r2, [r0, #3576]	; 0xdf8
   43280:	mov	r3, r0
   43284:	b	43244 <fputs@plt+0x39b44>
   43288:	cmp	r0, #0
   4328c:	movwne	r3, #15864	; 0x3df8
   43290:	movtne	r3, #7
   43294:	ldrne	r2, [r3]
   43298:	strne	r0, [r3]
   4329c:	strne	r2, [r0, #20]
   432a0:	bx	lr
   432a4:	ldr	r2, [r1, #4]
   432a8:	ldr	ip, [r1]
   432ac:	push	{r4}		; (str r4, [sp, #-4]!)
   432b0:	mov	r4, #0
   432b4:	str	r4, [r0, #24]
   432b8:	ldr	r4, [r1, #24]
   432bc:	str	r2, [r0, #4]
   432c0:	ldr	r2, [r1, #8]
   432c4:	str	r4, [r0, #24]
   432c8:	str	ip, [r0]
   432cc:	str	r2, [r0, #8]
   432d0:	ldr	r2, [r1, #12]
   432d4:	pop	{r4}		; (ldr r4, [sp], #4)
   432d8:	str	r2, [r0, #12]
   432dc:	ldr	r2, [r1, #16]
   432e0:	str	r2, [r0, #16]
   432e4:	bx	lr
   432e8:	ldr	r3, [r0]
   432ec:	ldr	r2, [r1]
   432f0:	cmp	r3, r2
   432f4:	beq	43300 <fputs@plt+0x39c00>
   432f8:	mov	r0, #0
   432fc:	bx	lr
   43300:	sub	r3, r3, #1
   43304:	cmp	r3, #3
   43308:	ldrls	pc, [pc, r3, lsl #2]
   4330c:	b	433b8 <fputs@plt+0x39cb8>
   43310:	andeq	r3, r4, r0, lsr #6
   43314:	andeq	r3, r4, r0, ror r3
   43318:	andeq	r3, r4, r0, lsr #6
   4331c:	andeq	r3, r4, r8, asr r3
   43320:	ldr	r2, [r0, #4]
   43324:	ldr	r3, [r1, #4]
   43328:	cmp	r2, r3
   4332c:	bne	432f8 <fputs@plt+0x39bf8>
   43330:	ldr	r2, [r0, #8]
   43334:	ldr	r3, [r1, #8]
   43338:	cmp	r2, r3
   4333c:	bne	432f8 <fputs@plt+0x39bf8>
   43340:	ldr	r0, [r0, #12]
   43344:	ldr	r3, [r1, #12]
   43348:	subs	r1, r0, r3
   4334c:	rsbs	r0, r1, #0
   43350:	adcs	r0, r0, r1
   43354:	bx	lr
   43358:	ldr	r0, [r0, #4]
   4335c:	ldr	r3, [r1, #4]
   43360:	subs	r3, r0, r3
   43364:	rsbs	r0, r3, #0
   43368:	adcs	r0, r0, r3
   4336c:	bx	lr
   43370:	ldr	r2, [r0, #4]
   43374:	ldr	r3, [r1, #4]
   43378:	cmp	r2, r3
   4337c:	bne	432f8 <fputs@plt+0x39bf8>
   43380:	ldr	r2, [r0, #8]
   43384:	ldr	r3, [r1, #8]
   43388:	cmp	r2, r3
   4338c:	bne	432f8 <fputs@plt+0x39bf8>
   43390:	ldr	r2, [r0, #12]
   43394:	ldr	r3, [r1, #12]
   43398:	cmp	r2, r3
   4339c:	bne	432f8 <fputs@plt+0x39bf8>
   433a0:	ldr	r0, [r0, #16]
   433a4:	ldr	r3, [r1, #16]
   433a8:	subs	r2, r0, r3
   433ac:	rsbs	r0, r2, #0
   433b0:	adcs	r0, r0, r2
   433b4:	bx	lr
   433b8:	mov	r0, #1
   433bc:	bx	lr
   433c0:	push	{r3, lr}
   433c4:	bl	432e8 <fputs@plt+0x39be8>
   433c8:	rsbs	r0, r0, #1
   433cc:	movcc	r0, #0
   433d0:	pop	{r3, pc}
   433d4:	mov	r3, r0
   433d8:	ldm	r0, {r0, r2}
   433dc:	str	r2, [r1]
   433e0:	ldr	r2, [r3, #8]
   433e4:	str	r2, [r1, #4]
   433e8:	ldr	r2, [r3, #12]
   433ec:	str	r2, [r1, #8]
   433f0:	ldr	r3, [r3, #16]
   433f4:	str	r3, [r1, #12]
   433f8:	bx	lr
   433fc:	mov	r3, #0
   43400:	str	r3, [r0]
   43404:	bx	lr
   43408:	push	{r4}		; (str r4, [sp, #-4]!)
   4340c:	movw	ip, #65535	; 0xffff
   43410:	mov	r4, #3
   43414:	cmp	r1, ip
   43418:	strls	r1, [r0, #4]
   4341c:	strhi	ip, [r0, #4]
   43420:	str	r4, [r0]
   43424:	cmp	r2, ip
   43428:	strls	r2, [r0, #8]
   4342c:	strhi	ip, [r0, #8]
   43430:	cmp	r3, ip
   43434:	strls	r3, [r0, #12]
   43438:	strhi	ip, [r0, #12]
   4343c:	pop	{r4}		; (ldr r4, [sp], #4)
   43440:	bx	lr
   43444:	push	{r4}		; (str r4, [sp, #-4]!)
   43448:	movw	ip, #65535	; 0xffff
   4344c:	mov	r4, #1
   43450:	cmp	r1, ip
   43454:	strls	r1, [r0, #4]
   43458:	strhi	ip, [r0, #4]
   4345c:	str	r4, [r0]
   43460:	cmp	r2, ip
   43464:	strls	r2, [r0, #8]
   43468:	strhi	ip, [r0, #8]
   4346c:	cmp	r3, ip
   43470:	strls	r3, [r0, #12]
   43474:	strhi	ip, [r0, #12]
   43478:	pop	{r4}		; (ldr r4, [sp], #4)
   4347c:	bx	lr
   43480:	push	{r4, r5}
   43484:	movw	ip, #65535	; 0xffff
   43488:	ldr	r4, [sp, #8]
   4348c:	mov	r5, #2
   43490:	cmp	r1, ip
   43494:	strls	r1, [r0, #4]
   43498:	strhi	ip, [r0, #4]
   4349c:	str	r5, [r0]
   434a0:	cmp	r4, ip
   434a4:	strls	r4, [r0, #16]
   434a8:	strhi	ip, [r0, #16]
   434ac:	cmp	r2, ip
   434b0:	strls	r2, [r0, #8]
   434b4:	strhi	ip, [r0, #8]
   434b8:	cmp	r3, ip
   434bc:	strls	r3, [r0, #12]
   434c0:	strhi	ip, [r0, #12]
   434c4:	pop	{r4, r5}
   434c8:	bx	lr
   434cc:	mov	r2, #4
   434d0:	movw	r3, #65535	; 0xffff
   434d4:	str	r2, [r0]
   434d8:	cmp	r1, r3
   434dc:	strls	r1, [r0, #4]
   434e0:	strhi	r3, [r0, #4]
   434e4:	bx	lr
   434e8:	push	{r4, r5, r6, r7, r8, r9, sl, fp}
   434ec:	str	r1, [r0]
   434f0:	ldrb	r1, [r2, #1]
   434f4:	cmp	r1, #35	; 0x23
   434f8:	addne	r6, r2, #1
   434fc:	addeq	r6, r2, #2
   43500:	movne	r4, #2
   43504:	moveq	r4, #4
   43508:	cmp	r3, #0
   4350c:	beq	435b0 <fputs@plt+0x39eb0>
   43510:	movw	r7, #16672	; 0x4120
   43514:	movw	r9, #16416	; 0x4020
   43518:	movw	r8, #15904	; 0x3e20
   4351c:	movt	r7, #7
   43520:	movt	r9, #7
   43524:	movt	r8, #7
   43528:	mov	sl, #0
   4352c:	mov	ip, #0
   43530:	mov	r2, ip
   43534:	ldrb	r1, [r6, r2]
   43538:	ldrb	r5, [r7, r1]
   4353c:	cmp	r5, #0
   43540:	beq	4357c <fputs@plt+0x39e7c>
   43544:	ldrb	fp, [r9, r1]
   43548:	add	r5, r1, ip, lsl #4
   4354c:	cmp	fp, #0
   43550:	subne	ip, r5, #48	; 0x30
   43554:	bne	43570 <fputs@plt+0x39e70>
   43558:	add	r5, r1, ip, lsl #4
   4355c:	ldrb	r1, [r8, r1]
   43560:	cmp	r1, #0
   43564:	mov	ip, r5
   43568:	subne	ip, r5, #55	; 0x37
   4356c:	subeq	ip, ip, #87	; 0x57
   43570:	add	r2, r2, #1
   43574:	cmp	r4, r2
   43578:	bhi	43534 <fputs@plt+0x39e34>
   4357c:	cmp	r4, r2
   43580:	beq	43590 <fputs@plt+0x39e90>
   43584:	mov	r0, #0
   43588:	pop	{r4, r5, r6, r7, r8, r9, sl, fp}
   4358c:	bx	lr
   43590:	cmp	r4, #2
   43594:	add	sl, sl, #1
   43598:	str	ip, [r0, #4]!
   4359c:	addeq	ip, ip, ip, lsl #8
   435a0:	streq	ip, [r0]
   435a4:	cmp	sl, r3
   435a8:	add	r6, r6, r4
   435ac:	bne	4352c <fputs@plt+0x39e2c>
   435b0:	mov	r0, #1
   435b4:	pop	{r4, r5, r6, r7, r8, r9, sl, fp}
   435b8:	bx	lr
   435bc:	mov	r2, r1
   435c0:	mov	r1, #3
   435c4:	mov	r3, r1
   435c8:	b	434e8 <fputs@plt+0x39de8>
   435cc:	mov	r2, r1
   435d0:	mov	r3, #3
   435d4:	mov	r1, #1
   435d8:	b	434e8 <fputs@plt+0x39de8>
   435dc:	mov	r2, r1
   435e0:	mov	r3, #4
   435e4:	mov	r1, #2
   435e8:	b	434e8 <fputs@plt+0x39de8>
   435ec:	mov	r2, r1
   435f0:	mov	r3, #1
   435f4:	mov	r1, #4
   435f8:	b	434e8 <fputs@plt+0x39de8>
   435fc:	ldr	ip, [r0]
   43600:	push	{r4, r5, r6, r7}
   43604:	sub	ip, ip, #1
   43608:	cmp	ip, #3
   4360c:	ldrls	pc, [pc, ip, lsl #2]
   43610:	b	43738 <fputs@plt+0x3a038>
   43614:	andeq	r3, r4, r0, lsl #14
   43618:	andeq	r3, r4, ip, asr r6
   4361c:	andeq	r3, r4, ip, lsr r6
   43620:	andeq	r3, r4, r4, lsr #12
   43624:	ldr	r0, [r0, #4]
   43628:	pop	{r4, r5, r6, r7}
   4362c:	str	r0, [r3]
   43630:	str	r0, [r2]
   43634:	str	r0, [r1]
   43638:	bx	lr
   4363c:	ldr	ip, [r0, #4]
   43640:	pop	{r4, r5, r6, r7}
   43644:	str	ip, [r1]
   43648:	ldr	r1, [r0, #8]
   4364c:	str	r1, [r2]
   43650:	ldr	r2, [r0, #12]
   43654:	str	r2, [r3]
   43658:	bx	lr
   4365c:	ldr	r6, [r0, #16]
   43660:	movw	ip, #32769	; 0x8001
   43664:	ldr	r7, [r0, #4]
   43668:	movt	ip, #32768	; 0x8000
   4366c:	rsb	r5, r6, #65280	; 0xff00
   43670:	movw	r4, #65535	; 0xffff
   43674:	add	r5, r5, #255	; 0xff
   43678:	mul	r5, r7, r5
   4367c:	umull	r7, r5, ip, r5
   43680:	add	r5, r6, r5, lsr #15
   43684:	cmp	r5, r4
   43688:	movcs	r5, r4
   4368c:	rsb	r5, r5, #65280	; 0xff00
   43690:	add	r5, r5, #255	; 0xff
   43694:	str	r5, [r1]
   43698:	ldr	r5, [r0, #16]
   4369c:	ldr	r6, [r0, #8]
   436a0:	rsb	r1, r5, #65280	; 0xff00
   436a4:	add	r1, r1, #255	; 0xff
   436a8:	mul	r1, r6, r1
   436ac:	umull	r6, r1, ip, r1
   436b0:	add	r1, r5, r1, lsr #15
   436b4:	cmp	r1, r4
   436b8:	movcs	r1, r4
   436bc:	rsb	r1, r1, #65280	; 0xff00
   436c0:	add	r1, r1, #255	; 0xff
   436c4:	str	r1, [r2]
   436c8:	ldr	r2, [r0, #16]
   436cc:	ldr	r0, [r0, #12]
   436d0:	rsb	r1, r2, #65280	; 0xff00
   436d4:	add	r1, r1, #255	; 0xff
   436d8:	mul	r1, r0, r1
   436dc:	umull	r7, ip, ip, r1
   436e0:	add	ip, r2, ip, lsr #15
   436e4:	cmp	ip, r4
   436e8:	movcs	ip, r4
   436ec:	rsb	ip, ip, #65280	; 0xff00
   436f0:	add	ip, ip, #255	; 0xff
   436f4:	str	ip, [r3]
   436f8:	pop	{r4, r5, r6, r7}
   436fc:	bx	lr
   43700:	ldr	ip, [r0, #4]
   43704:	pop	{r4, r5, r6, r7}
   43708:	rsb	ip, ip, #65280	; 0xff00
   4370c:	add	ip, ip, #255	; 0xff
   43710:	str	ip, [r1]
   43714:	ldr	r1, [r0, #8]
   43718:	rsb	r1, r1, #65280	; 0xff00
   4371c:	add	r1, r1, #255	; 0xff
   43720:	str	r1, [r2]
   43724:	ldr	r2, [r0, #12]
   43728:	rsb	r2, r2, #65280	; 0xff00
   4372c:	add	r2, r2, #255	; 0xff
   43730:	str	r2, [r3]
   43734:	bx	lr
   43738:	movw	r1, #9424	; 0x24d0
   4373c:	mov	r0, #284	; 0x11c
   43740:	movt	r1, #5
   43744:	pop	{r4, r5, r6, r7}
   43748:	b	430dc <fputs@plt+0x399dc>
   4374c:	ldr	ip, [r0]
   43750:	push	{r4, r5, r6, r7}
   43754:	sub	ip, ip, #1
   43758:	cmp	ip, #3
   4375c:	ldrls	pc, [pc, ip, lsl #2]
   43760:	b	43878 <fputs@plt+0x3a178>
   43764:	andeq	r3, r4, r8, asr r8
   43768:	andeq	r3, r4, ip, asr #15
   4376c:	muleq	r4, r4, r7
   43770:	andeq	r3, r4, r4, ror r7
   43774:	ldr	r0, [r0, #4]
   43778:	pop	{r4, r5, r6, r7}
   4377c:	rsb	r0, r0, #65280	; 0xff00
   43780:	add	r0, r0, #255	; 0xff
   43784:	str	r0, [r3]
   43788:	str	r0, [r2]
   4378c:	str	r0, [r1]
   43790:	bx	lr
   43794:	ldr	ip, [r0, #4]
   43798:	pop	{r4, r5, r6, r7}
   4379c:	rsb	ip, ip, #65280	; 0xff00
   437a0:	add	ip, ip, #255	; 0xff
   437a4:	str	ip, [r1]
   437a8:	ldr	r1, [r0, #8]
   437ac:	rsb	r1, r1, #65280	; 0xff00
   437b0:	add	r1, r1, #255	; 0xff
   437b4:	str	r1, [r2]
   437b8:	ldr	r2, [r0, #12]
   437bc:	rsb	r2, r2, #65280	; 0xff00
   437c0:	add	r2, r2, #255	; 0xff
   437c4:	str	r2, [r3]
   437c8:	bx	lr
   437cc:	ldr	r5, [r0, #16]
   437d0:	movw	ip, #32769	; 0x8001
   437d4:	ldr	r7, [r0, #4]
   437d8:	movt	ip, #32768	; 0x8000
   437dc:	rsb	r6, r5, #65280	; 0xff00
   437e0:	movw	r4, #65535	; 0xffff
   437e4:	add	r6, r6, #255	; 0xff
   437e8:	mul	r6, r7, r6
   437ec:	umull	r7, r6, ip, r6
   437f0:	add	r5, r5, r6, lsr #15
   437f4:	cmp	r5, r4
   437f8:	strls	r5, [r1]
   437fc:	strhi	r4, [r1]
   43800:	ldr	r1, [r0, #16]
   43804:	ldr	r6, [r0, #8]
   43808:	rsb	r5, r1, #65280	; 0xff00
   4380c:	add	r5, r5, #255	; 0xff
   43810:	mul	r5, r6, r5
   43814:	umull	r6, r5, ip, r5
   43818:	add	r1, r1, r5, lsr #15
   4381c:	cmp	r1, r4
   43820:	strls	r1, [r2]
   43824:	strhi	r4, [r2]
   43828:	ldr	r2, [r0, #16]
   4382c:	ldr	r0, [r0, #12]
   43830:	rsb	r1, r2, #65280	; 0xff00
   43834:	add	r1, r1, #255	; 0xff
   43838:	mul	r1, r0, r1
   4383c:	umull	r7, ip, ip, r1
   43840:	add	r2, r2, ip, lsr #15
   43844:	cmp	r2, r4
   43848:	strls	r2, [r3]
   4384c:	strhi	r4, [r3]
   43850:	pop	{r4, r5, r6, r7}
   43854:	bx	lr
   43858:	ldr	ip, [r0, #4]
   4385c:	pop	{r4, r5, r6, r7}
   43860:	str	ip, [r1]
   43864:	ldr	r1, [r0, #8]
   43868:	str	r1, [r2]
   4386c:	ldr	r2, [r0, #12]
   43870:	str	r2, [r3]
   43874:	bx	lr
   43878:	movw	r1, #9424	; 0x24d0
   4387c:	movw	r0, #315	; 0x13b
   43880:	movt	r1, #5
   43884:	pop	{r4, r5, r6, r7}
   43888:	b	430dc <fputs@plt+0x399dc>
   4388c:	push	{r4, r5, r6, r7, r8, lr}
   43890:	mov	r4, r0
   43894:	ldr	r0, [r0]
   43898:	mov	r6, r1
   4389c:	mov	r7, r2
   438a0:	mov	r8, r3
   438a4:	sub	r0, r0, #1
   438a8:	ldr	r5, [sp, #24]
   438ac:	cmp	r0, #3
   438b0:	ldrls	pc, [pc, r0, lsl #2]
   438b4:	b	43a70 <fputs@plt+0x3a370>
   438b8:	andeq	r3, r4, r4, ror #19
   438bc:	andeq	r3, r4, r0, asr #19
   438c0:	andeq	r3, r4, ip, ror #17
   438c4:	andeq	r3, r4, r8, asr #17
   438c8:	mov	r3, #0
   438cc:	str	r3, [r8]
   438d0:	str	r3, [r2]
   438d4:	str	r3, [r1]
   438d8:	ldr	r3, [r4, #4]
   438dc:	rsb	r3, r3, #65280	; 0xff00
   438e0:	add	r3, r3, #255	; 0xff
   438e4:	str	r3, [r5]
   438e8:	pop	{r4, r5, r6, r7, r8, pc}
   438ec:	ldr	r3, [r4, #8]
   438f0:	movw	r2, #65535	; 0xffff
   438f4:	ldr	r0, [r4, #4]
   438f8:	ldr	r1, [r4, #12]
   438fc:	rsb	r3, r3, #65280	; 0xff00
   43900:	rsb	r0, r0, #65280	; 0xff00
   43904:	add	r3, r3, #255	; 0xff
   43908:	add	r0, r0, #255	; 0xff
   4390c:	rsb	r1, r1, #65280	; 0xff00
   43910:	cmp	r3, r0
   43914:	movcs	r3, r0
   43918:	add	r1, r1, #255	; 0xff
   4391c:	cmp	r3, r1
   43920:	movcs	r3, r1
   43924:	str	r3, [r5]
   43928:	cmp	r3, r2
   4392c:	beq	43a84 <fputs@plt+0x3a384>
   43930:	ldr	r2, [r4, #4]
   43934:	rsb	r1, r3, #65280	; 0xff00
   43938:	mov	r0, #1
   4393c:	movt	r0, #65534	; 0xfffe
   43940:	add	r3, r3, r2
   43944:	add	r1, r1, #255	; 0xff
   43948:	rsb	r3, r3, #0
   4394c:	rsb	r3, r3, r3, lsl #16
   43950:	add	r0, r3, r0
   43954:	bl	9550 <__aeabi_uidiv@plt>
   43958:	str	r0, [r6]
   4395c:	mov	r0, #1
   43960:	ldr	r2, [r4, #8]
   43964:	movt	r0, #65534	; 0xfffe
   43968:	ldr	r3, [r5]
   4396c:	rsb	r1, r3, #65280	; 0xff00
   43970:	add	r3, r3, r2
   43974:	rsb	r3, r3, #0
   43978:	add	r1, r1, #255	; 0xff
   4397c:	rsb	r3, r3, r3, lsl #16
   43980:	add	r0, r3, r0
   43984:	bl	9550 <__aeabi_uidiv@plt>
   43988:	str	r0, [r7]
   4398c:	mov	r0, #1
   43990:	ldr	r3, [r5]
   43994:	movt	r0, #65534	; 0xfffe
   43998:	ldr	r2, [r4, #12]
   4399c:	rsb	r1, r3, #65280	; 0xff00
   439a0:	add	r3, r3, r2
   439a4:	add	r1, r1, #255	; 0xff
   439a8:	rsb	r3, r3, #0
   439ac:	rsb	r3, r3, r3, lsl #16
   439b0:	add	r0, r3, r0
   439b4:	bl	9550 <__aeabi_uidiv@plt>
   439b8:	str	r0, [r8]
   439bc:	pop	{r4, r5, r6, r7, r8, pc}
   439c0:	ldr	r3, [r4, #4]
   439c4:	str	r3, [r1]
   439c8:	ldr	r3, [r4, #8]
   439cc:	str	r3, [r2]
   439d0:	ldr	r3, [r4, #12]
   439d4:	str	r3, [r8]
   439d8:	ldr	r3, [r4, #16]
   439dc:	str	r3, [r5]
   439e0:	pop	{r4, r5, r6, r7, r8, pc}
   439e4:	ldr	r0, [r4, #8]
   439e8:	movw	r2, #65535	; 0xffff
   439ec:	ldr	r3, [r4, #4]
   439f0:	ldr	r1, [r4, #12]
   439f4:	cmp	r0, r3
   439f8:	movcc	r3, r0
   439fc:	cmp	r3, r1
   43a00:	movcs	r3, r1
   43a04:	str	r3, [r5]
   43a08:	cmp	r3, r2
   43a0c:	beq	43a84 <fputs@plt+0x3a384>
   43a10:	ldr	r0, [r4, #4]
   43a14:	rsb	r1, r3, #65280	; 0xff00
   43a18:	add	r1, r1, #255	; 0xff
   43a1c:	rsb	r0, r3, r0
   43a20:	rsb	r0, r0, r0, lsl #16
   43a24:	bl	9550 <__aeabi_uidiv@plt>
   43a28:	str	r0, [r6]
   43a2c:	ldr	r3, [r5]
   43a30:	ldr	r0, [r4, #8]
   43a34:	rsb	r1, r3, #65280	; 0xff00
   43a38:	rsb	r0, r3, r0
   43a3c:	add	r1, r1, #255	; 0xff
   43a40:	rsb	r0, r0, r0, lsl #16
   43a44:	bl	9550 <__aeabi_uidiv@plt>
   43a48:	str	r0, [r7]
   43a4c:	ldr	r3, [r5]
   43a50:	ldr	r0, [r4, #12]
   43a54:	rsb	r1, r3, #65280	; 0xff00
   43a58:	rsb	r0, r3, r0
   43a5c:	add	r1, r1, #255	; 0xff
   43a60:	rsb	r0, r0, r0, lsl #16
   43a64:	bl	9550 <__aeabi_uidiv@plt>
   43a68:	str	r0, [r8]
   43a6c:	pop	{r4, r5, r6, r7, r8, pc}
   43a70:	movw	r1, #9424	; 0x24d0
   43a74:	movw	r0, #365	; 0x16d
   43a78:	movt	r1, #5
   43a7c:	pop	{r4, r5, r6, r7, r8, lr}
   43a80:	b	430dc <fputs@plt+0x399dc>
   43a84:	movw	r3, #65535	; 0xffff
   43a88:	str	r3, [r6]
   43a8c:	str	r3, [r7]
   43a90:	str	r3, [r8]
   43a94:	pop	{r4, r5, r6, r7, r8, pc}
   43a98:	ldr	r3, [r0]
   43a9c:	push	{r4, r5, r6}
   43aa0:	sub	r3, r3, #1
   43aa4:	cmp	r3, #3
   43aa8:	ldrls	pc, [pc, r3, lsl #2]
   43aac:	b	43bbc <fputs@plt+0x3a4bc>
   43ab0:	andeq	r3, r4, r0, ror fp
   43ab4:	andeq	r3, r4, r4, lsl fp
   43ab8:	ldrdeq	r3, [r4], -r0
   43abc:	andeq	r3, r4, r0, asr #21
   43ac0:	ldr	r3, [r0, #4]
   43ac4:	pop	{r4, r5, r6}
   43ac8:	str	r3, [r1]
   43acc:	bx	lr
   43ad0:	ldr	ip, [r0, #4]
   43ad4:	mov	r6, #222	; 0xde
   43ad8:	ldr	r4, [r0, #8]
   43adc:	movw	r5, #707	; 0x2c3
   43ae0:	ldr	r3, [r0, #12]
   43ae4:	movw	r2, #19923	; 0x4dd3
   43ae8:	mul	ip, r6, ip
   43aec:	movt	r2, #4194	; 0x1062
   43af0:	mla	r0, r5, r4, ip
   43af4:	add	ip, r3, r3, lsl #3
   43af8:	pop	{r4, r5, r6}
   43afc:	rsb	r3, r3, ip, lsl #3
   43b00:	add	r3, r0, r3
   43b04:	umull	r0, r2, r2, r3
   43b08:	lsr	r2, r2, #6
   43b0c:	str	r2, [r1]
   43b10:	bx	lr
   43b14:	ldr	r4, [r0, #4]
   43b18:	mov	r6, #222	; 0xde
   43b1c:	ldr	r5, [r0, #8]
   43b20:	movw	ip, #707	; 0x2c3
   43b24:	ldr	r3, [r0, #12]
   43b28:	movw	r2, #19923	; 0x4dd3
   43b2c:	mul	r4, r6, r4
   43b30:	movt	r2, #4194	; 0x1062
   43b34:	mla	ip, ip, r5, r4
   43b38:	add	r4, r3, r3, lsl #3
   43b3c:	ldr	r0, [r0, #16]
   43b40:	rsb	r3, r3, r4, lsl #3
   43b44:	add	r3, ip, r3
   43b48:	rsb	r0, r0, #65280	; 0xff00
   43b4c:	add	r0, r0, #255	; 0xff
   43b50:	umull	ip, r3, r2, r3
   43b54:	pop	{r4, r5, r6}
   43b58:	lsr	r3, r3, #6
   43b5c:	rsb	r3, r3, #65280	; 0xff00
   43b60:	add	r3, r3, #255	; 0xff
   43b64:	mul	r3, r0, r3
   43b68:	str	r3, [r1]
   43b6c:	bx	lr
   43b70:	ldr	ip, [r0, #4]
   43b74:	mov	r6, #222	; 0xde
   43b78:	ldr	r4, [r0, #8]
   43b7c:	movw	r5, #707	; 0x2c3
   43b80:	ldr	r3, [r0, #12]
   43b84:	movw	r2, #19923	; 0x4dd3
   43b88:	mul	ip, r6, ip
   43b8c:	movt	r2, #4194	; 0x1062
   43b90:	mla	r0, r5, r4, ip
   43b94:	add	ip, r3, r3, lsl #3
   43b98:	pop	{r4, r5, r6}
   43b9c:	rsb	r3, r3, ip, lsl #3
   43ba0:	add	r3, r0, r3
   43ba4:	umull	ip, r3, r2, r3
   43ba8:	lsr	r3, r3, #6
   43bac:	rsb	r3, r3, #65280	; 0xff00
   43bb0:	add	r3, r3, #255	; 0xff
   43bb4:	str	r3, [r1]
   43bb8:	bx	lr
   43bbc:	movw	r1, #9424	; 0x24d0
   43bc0:	movw	r0, #390	; 0x186
   43bc4:	movt	r1, #5
   43bc8:	pop	{r4, r5, r6}
   43bcc:	b	430dc <fputs@plt+0x399dc>
   43bd0:	push	{r4, r5, lr}
   43bd4:	mov	r4, r0
   43bd8:	sub	sp, sp, #36	; 0x24
   43bdc:	mov	r0, #30
   43be0:	bl	958c <_Znaj@plt>
   43be4:	ldr	r3, [r4]
   43be8:	mov	r5, r0
   43bec:	cmp	r3, #4
   43bf0:	ldrls	pc, [pc, r3, lsl #2]
   43bf4:	b	43c58 <fputs@plt+0x3a558>
   43bf8:	muleq	r4, r8, ip
   43bfc:	andeq	r3, r4, ip, lsl #24
   43c00:			; <UNDEFINED> instruction: 0x00043cb8
   43c04:	andeq	r3, r4, ip, lsl sp
   43c08:	andeq	r3, r4, r4, ror #24
   43c0c:	movw	r3, #9460	; 0x24f4
   43c10:	movt	r3, #5
   43c14:	vldr	s8, [r4, #4]
   43c18:	vldr	d7, [pc, #280]	; 43d38 <fputs@plt+0x3a638>
   43c1c:	vldr	s12, [r4, #8]
   43c20:	vldr	s10, [r4, #12]
   43c24:	vcvt.f64.u32	d4, s8
   43c28:	mov	r0, r5
   43c2c:	mov	r1, #1
   43c30:	mov	r2, #30
   43c34:	vcvt.f64.u32	d6, s12
   43c38:	vcvt.f64.u32	d5, s10
   43c3c:	vdiv.f64	d4, d4, d7
   43c40:	vdiv.f64	d6, d6, d7
   43c44:	vstr	d4, [sp]
   43c48:	vdiv.f64	d7, d5, d7
   43c4c:	vstr	d6, [sp, #8]
   43c50:	vstr	d7, [sp, #16]
   43c54:	bl	9670 <__sprintf_chk@plt>
   43c58:	mov	r0, r5
   43c5c:	add	sp, sp, #36	; 0x24
   43c60:	pop	{r4, r5, pc}
   43c64:	vldr	s14, [r4, #4]
   43c68:	vcvt.f64.u32	d7, s14
   43c6c:	vldr	d6, [pc, #196]	; 43d38 <fputs@plt+0x3a638>
   43c70:	mov	r1, #1
   43c74:	mov	r2, #30
   43c78:	movw	r3, #9516	; 0x252c
   43c7c:	movt	r3, #5
   43c80:	vdiv.f64	d7, d7, d6
   43c84:	vstr	d7, [sp]
   43c88:	bl	9670 <__sprintf_chk@plt>
   43c8c:	mov	r0, r5
   43c90:	add	sp, sp, #36	; 0x24
   43c94:	pop	{r4, r5, pc}
   43c98:	movw	r3, #63472	; 0xf7f0
   43c9c:	movt	r3, #4
   43ca0:	ldm	r3!, {r0, r1}
   43ca4:	str	r0, [r5]
   43ca8:	mov	r0, r5
   43cac:	str	r1, [r5, #4]
   43cb0:	add	sp, sp, #36	; 0x24
   43cb4:	pop	{r4, r5, pc}
   43cb8:	vldr	s6, [r4, #4]
   43cbc:	vldr	s8, [r4, #8]
   43cc0:	vldr	s12, [r4, #12]
   43cc4:	vldr	s10, [r4, #16]
   43cc8:	vcvt.f64.u32	d3, s6
   43ccc:	vldr	d7, [pc, #100]	; 43d38 <fputs@plt+0x3a638>
   43cd0:	mov	r1, #1
   43cd4:	mov	r2, #30
   43cd8:	movw	r3, #9484	; 0x250c
   43cdc:	movt	r3, #5
   43ce0:	vcvt.f64.u32	d5, s10
   43ce4:	vcvt.f64.u32	d4, s8
   43ce8:	vcvt.f64.u32	d6, s12
   43cec:	vdiv.f64	d3, d3, d7
   43cf0:	vdiv.f64	d4, d4, d7
   43cf4:	vstr	d3, [sp]
   43cf8:	vdiv.f64	d6, d6, d7
   43cfc:	vstr	d4, [sp, #8]
   43d00:	vdiv.f64	d7, d5, d7
   43d04:	vstr	d6, [sp, #16]
   43d08:	vstr	d7, [sp, #24]
   43d0c:	bl	9670 <__sprintf_chk@plt>
   43d10:	mov	r0, r5
   43d14:	add	sp, sp, #36	; 0x24
   43d18:	pop	{r4, r5, pc}
   43d1c:	movw	r3, #9436	; 0x24dc
   43d20:	vldr	s8, [r4, #4]
   43d24:	vldr	d7, [pc, #12]	; 43d38 <fputs@plt+0x3a638>
   43d28:	vldr	s12, [r4, #8]
   43d2c:	vldr	s10, [r4, #12]
   43d30:	movt	r3, #5
   43d34:	b	43c24 <fputs@plt+0x3a524>
   43d38:	andeq	r0, r0, r0
   43d3c:	rscmi	pc, pc, r0, ror #31
   43d40:	mov	r3, #0
   43d44:	mov	r2, r3
   43d48:	strb	r2, [r0, r3]
   43d4c:	add	r3, r3, #1
   43d50:	cmp	r3, #256	; 0x100
   43d54:	bne	43d48 <fputs@plt+0x3a648>
   43d58:	bx	lr
   43d5c:	mov	r3, #0
   43d60:	mov	r2, r3
   43d64:	strb	r2, [r0, r3]
   43d68:	add	r3, r3, #1
   43d6c:	cmp	r3, #256	; 0x100
   43d70:	bne	43d64 <fputs@plt+0x3a664>
   43d74:	bx	lr
   43d78:	mov	r3, #0
   43d7c:	mov	r2, r3
   43d80:	strb	r2, [r0, r3]
   43d84:	add	r3, r3, #1
   43d88:	cmp	r3, #256	; 0x100
   43d8c:	bne	43d80 <fputs@plt+0x3a680>
   43d90:	ldrb	r3, [r1]
   43d94:	cmp	r3, #0
   43d98:	bxeq	lr
   43d9c:	mov	r2, #1
   43da0:	strb	r2, [r0, r3]
   43da4:	ldrb	r3, [r1, #1]!
   43da8:	cmp	r3, #0
   43dac:	bne	43da0 <fputs@plt+0x3a6a0>
   43db0:	bx	lr
   43db4:	mov	r3, #0
   43db8:	mov	r2, r3
   43dbc:	strb	r2, [r0, r3]
   43dc0:	add	r3, r3, #1
   43dc4:	cmp	r3, #256	; 0x100
   43dc8:	bne	43dbc <fputs@plt+0x3a6bc>
   43dcc:	ldrb	r3, [r1]
   43dd0:	cmp	r3, #0
   43dd4:	bxeq	lr
   43dd8:	mov	r2, #1
   43ddc:	strb	r2, [r0, r3]
   43de0:	ldrb	r3, [r1, #1]!
   43de4:	cmp	r3, #0
   43de8:	bne	43ddc <fputs@plt+0x3a6dc>
   43dec:	bx	lr
   43df0:	bx	lr
   43df4:	mov	r3, #0
   43df8:	mov	ip, #1
   43dfc:	ldrb	r2, [r1, r3]
   43e00:	cmp	r2, #0
   43e04:	strbne	ip, [r0, r3]
   43e08:	add	r3, r3, #1
   43e0c:	cmp	r3, #256	; 0x100
   43e10:	bne	43dfc <fputs@plt+0x3a6fc>
   43e14:	bx	lr
   43e18:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   43e1c:	movw	fp, #15900	; 0x3e1c
   43e20:	movt	fp, #7
   43e24:	sub	sp, sp, #28
   43e28:	ldr	r4, [fp]
   43e2c:	str	r0, [sp, #20]
   43e30:	cmp	r4, #0
   43e34:	bne	44064 <fputs@plt+0x3a964>
   43e38:	add	r3, fp, #1792	; 0x700
   43e3c:	str	r3, [sp, #12]
   43e40:	add	ip, fp, #2048	; 0x800
   43e44:	add	r3, fp, #2304	; 0x900
   43e48:	str	ip, [sp, #4]
   43e4c:	add	ip, fp, #2560	; 0xa00
   43e50:	str	r3, [sp, #16]
   43e54:	add	sl, fp, #1024	; 0x400
   43e58:	ldr	r3, [sp, #12]
   43e5c:	add	r9, fp, #1280	; 0x500
   43e60:	str	ip, [sp, #8]
   43e64:	add	r8, fp, #1536	; 0x600
   43e68:	ldr	ip, [sp, #4]
   43e6c:	add	r3, r3, #4
   43e70:	str	r3, [sp, #12]
   43e74:	mov	r7, fp
   43e78:	ldr	r3, [sp, #16]
   43e7c:	add	ip, ip, #4
   43e80:	str	ip, [sp, #4]
   43e84:	add	sl, sl, #4
   43e88:	ldr	ip, [sp, #8]
   43e8c:	add	r3, r3, #4
   43e90:	str	r3, [sp, #16]
   43e94:	mov	r3, #1
   43e98:	add	ip, ip, #4
   43e9c:	add	r9, r9, #4
   43ea0:	add	r8, r8, #4
   43ea4:	str	ip, [sp, #8]
   43ea8:	mov	r5, r4
   43eac:	mov	r6, r3
   43eb0:	add	fp, fp, #772	; 0x304
   43eb4:	str	r3, [r7], #4
   43eb8:	b	4401c <fputs@plt+0x3a91c>
   43ebc:	bl	95bc <__ctype_b_loc@plt>
   43ec0:	lsl	r3, r4, #1
   43ec4:	sub	ip, r4, #48	; 0x30
   43ec8:	str	ip, [sp]
   43ecc:	ldr	ip, [sp, #8]
   43ed0:	mov	r2, #1
   43ed4:	ldr	r1, [r0]
   43ed8:	ldrh	r1, [r1, r3]
   43edc:	and	r1, r1, #1024	; 0x400
   43ee0:	uxth	r1, r1
   43ee4:	cmp	r1, #0
   43ee8:	movne	r1, r6
   43eec:	strb	r1, [ip, r4]
   43ef0:	ldr	r1, [r0]
   43ef4:	ldr	ip, [sp]
   43ef8:	ldrh	r1, [r1, r3]
   43efc:	and	r1, r1, #256	; 0x100
   43f00:	uxth	r1, r1
   43f04:	cmp	r1, #0
   43f08:	movne	r1, r6
   43f0c:	strb	r1, [r7, r4]
   43f10:	ldr	r1, [r0]
   43f14:	ldrh	r1, [r1, r3]
   43f18:	and	r1, r1, #512	; 0x200
   43f1c:	uxth	r1, r1
   43f20:	cmp	r1, #0
   43f24:	movne	r1, r6
   43f28:	cmp	ip, #10
   43f2c:	ldr	ip, [pc, #316]	; 44070 <fputs@plt+0x3a970>
   43f30:	strb	r1, [ip, r4]
   43f34:	add	ip, ip, #256	; 0x100
   43f38:	movcc	r1, r6
   43f3c:	movcs	r1, r5
   43f40:	strb	r1, [ip, r4]
   43f44:	ldr	r1, [r0]
   43f48:	ldr	ip, [sp, #12]
   43f4c:	ldrh	r1, [r1, r3]
   43f50:	and	r1, r1, #4096	; 0x1000
   43f54:	uxth	r1, r1
   43f58:	cmp	r1, #0
   43f5c:	movne	r1, r6
   43f60:	strb	r1, [fp, r4]
   43f64:	ldr	r1, [r0]
   43f68:	ldrh	r1, [r1, r3]
   43f6c:	and	r1, r1, #8192	; 0x2000
   43f70:	uxth	r1, r1
   43f74:	cmp	r1, #0
   43f78:	movne	r1, r6
   43f7c:	strb	r1, [sl, r4]
   43f80:	ldr	r1, [r0]
   43f84:	ldrh	r1, [r1, r3]
   43f88:	and	r1, r1, #4
   43f8c:	uxth	r1, r1
   43f90:	cmp	r1, #0
   43f94:	movne	r1, r6
   43f98:	strb	r1, [r9, r4]
   43f9c:	ldr	r1, [r0]
   43fa0:	ldrh	r1, [r1, r3]
   43fa4:	and	r1, r1, #8
   43fa8:	uxth	r1, r1
   43fac:	cmp	r1, #0
   43fb0:	movne	r1, r6
   43fb4:	strb	r1, [r8, r4]
   43fb8:	ldr	r1, [r0]
   43fbc:	ldrh	r1, [r1, r3]
   43fc0:	and	r1, r1, #16384	; 0x4000
   43fc4:	uxth	r1, r1
   43fc8:	cmp	r1, #0
   43fcc:	movne	r1, r6
   43fd0:	strb	r1, [ip, r4]
   43fd4:	ldr	r1, [r0]
   43fd8:	ldr	ip, [sp, #4]
   43fdc:	ldrh	r1, [r1, r3]
   43fe0:	and	r1, r1, #32768	; 0x8000
   43fe4:	uxth	r1, r1
   43fe8:	cmp	r1, #0
   43fec:	movne	r1, r6
   43ff0:	strb	r1, [ip, r4]
   43ff4:	ldr	r1, [r0]
   43ff8:	ldrh	r3, [r1, r3]
   43ffc:	tst	r3, #2
   44000:	bne	44008 <fputs@plt+0x3a908>
   44004:	mov	r2, #0
   44008:	ldr	r3, [sp, #16]
   4400c:	strb	r2, [r3, r4]
   44010:	add	r4, r4, #1
   44014:	cmp	r4, #256	; 0x100
   44018:	beq	44064 <fputs@plt+0x3a964>
   4401c:	bics	r3, r4, #127	; 0x7f
   44020:	beq	43ebc <fputs@plt+0x3a7bc>
   44024:	ldr	ip, [sp, #8]
   44028:	ldr	r3, [pc, #64]	; 44070 <fputs@plt+0x3a970>
   4402c:	strb	r5, [r7, r4]
   44030:	strb	r5, [ip, r4]
   44034:	add	ip, r3, #256	; 0x100
   44038:	strb	r5, [r3, r4]
   4403c:	strb	r5, [ip, r4]
   44040:	ldr	r3, [sp, #12]
   44044:	ldr	ip, [sp, #4]
   44048:	strb	r5, [fp, r4]
   4404c:	strb	r5, [sl, r4]
   44050:	strb	r5, [r9, r4]
   44054:	strb	r5, [r8, r4]
   44058:	strb	r5, [r3, r4]
   4405c:	strb	r5, [ip, r4]
   44060:	b	44004 <fputs@plt+0x3a904>
   44064:	ldr	r0, [sp, #20]
   44068:	add	sp, sp, #28
   4406c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   44070:	andeq	r3, r7, r0, lsr #30
   44074:	push	{r4, lr}
   44078:	mov	r4, r0
   4407c:	movw	r0, #9528	; 0x2538
   44080:	movt	r0, #5
   44084:	bl	93f4 <getenv@plt>
   44088:	cmp	r0, #0
   4408c:	movwne	r3, #45512	; 0xb1c8
   44090:	movtne	r3, #6
   44094:	strne	r0, [r3]
   44098:	mov	r0, r4
   4409c:	pop	{r4, pc}
   440a0:	cmp	r1, #0
   440a4:	movw	r3, #9548	; 0x254c
   440a8:	movt	r3, #5
   440ac:	mov	ip, #1
   440b0:	str	ip, [r0]
   440b4:	moveq	r1, r3
   440b8:	str	r1, [r0, #8]
   440bc:	bx	lr
   440c0:	mov	r2, #0
   440c4:	str	r2, [r0]
   440c8:	bx	lr
   440cc:	mov	r2, #3
   440d0:	str	r1, [r0, #8]
   440d4:	str	r2, [r0]
   440d8:	bx	lr
   440dc:	mov	r2, #4
   440e0:	str	r1, [r0, #8]
   440e4:	str	r2, [r0]
   440e8:	bx	lr
   440ec:	mov	r2, #2
   440f0:	strb	r1, [r0, #8]
   440f4:	str	r2, [r0]
   440f8:	bx	lr
   440fc:	mov	r2, #2
   44100:	strb	r1, [r0, #8]
   44104:	str	r2, [r0]
   44108:	bx	lr
   4410c:	mov	r2, #5
   44110:	vstr	d0, [r0, #8]
   44114:	str	r2, [r0]
   44118:	bx	lr
   4411c:	ldr	r0, [r0]
   44120:	rsbs	r0, r0, #1
   44124:	movcc	r0, #0
   44128:	bx	lr
   4412c:	ldr	r3, [r0]
   44130:	push	{r4, r5, lr}
   44134:	sub	r3, r3, #1
   44138:	sub	sp, sp, #12
   4413c:	cmp	r3, #4
   44140:	ldrls	pc, [pc, r3, lsl #2]
   44144:	b	44180 <fputs@plt+0x3aa80>
   44148:	andeq	r4, r4, r8, lsr #3
   4414c:	andeq	r4, r4, r4, asr #3
   44150:	andeq	r4, r4, r0, ror #3
   44154:	andeq	r4, r4, r8, lsl #3
   44158:	andeq	r4, r4, ip, asr r1
   4415c:	ldrd	r4, [r0, #8]
   44160:	movw	r3, #3344	; 0xd10
   44164:	movt	r3, #7
   44168:	movw	r2, #9556	; 0x2554
   4416c:	mov	r1, #1
   44170:	movt	r2, #5
   44174:	ldr	r0, [r3]
   44178:	strd	r4, [sp]
   4417c:	bl	95e0 <__fprintf_chk@plt>
   44180:	add	sp, sp, #12
   44184:	pop	{r4, r5, pc}
   44188:	ldr	r0, [r0, #8]
   4418c:	bl	48fbc <fputs@plt+0x3f8bc>
   44190:	movw	r3, #3344	; 0xd10
   44194:	movt	r3, #7
   44198:	ldr	r1, [r3]
   4419c:	add	sp, sp, #12
   441a0:	pop	{r4, r5, lr}
   441a4:	b	9700 <fputs@plt>
   441a8:	movw	r3, #3344	; 0xd10
   441ac:	movt	r3, #7
   441b0:	ldr	r0, [r0, #8]
   441b4:	ldr	r1, [r3]
   441b8:	add	sp, sp, #12
   441bc:	pop	{r4, r5, lr}
   441c0:	b	9700 <fputs@plt>
   441c4:	movw	r3, #3344	; 0xd10
   441c8:	movt	r3, #7
   441cc:	ldrb	r0, [r0, #8]
   441d0:	ldr	r1, [r3]
   441d4:	add	sp, sp, #12
   441d8:	pop	{r4, r5, lr}
   441dc:	b	96b8 <_IO_putc@plt>
   441e0:	ldr	r0, [r0, #8]
   441e4:	bl	48f34 <fputs@plt+0x3f834>
   441e8:	movw	r3, #3344	; 0xd10
   441ec:	movt	r3, #7
   441f0:	ldr	r1, [r3]
   441f4:	add	sp, sp, #12
   441f8:	pop	{r4, r5, lr}
   441fc:	b	9700 <fputs@plt>
   44200:	push	{r4, r5, r6, r7, r8, lr}
   44204:	subs	r4, r0, #0
   44208:	mov	r6, r1
   4420c:	mov	r7, r2
   44210:	mov	r8, r3
   44214:	beq	4434c <fputs@plt+0x3ac4c>
   44218:	movw	r5, #3344	; 0xd10
   4421c:	movt	r5, #7
   44220:	ldrb	r0, [r4]
   44224:	cmp	r0, #0
   44228:	beq	442a8 <fputs@plt+0x3aba8>
   4422c:	cmp	r0, #37	; 0x25
   44230:	bne	44300 <fputs@plt+0x3ac00>
   44234:	ldrb	ip, [r4, #1]
   44238:	add	r4, r4, #2
   4423c:	sub	ip, ip, #37	; 0x25
   44240:	cmp	ip, #14
   44244:	ldrls	pc, [pc, ip, lsl #2]
   44248:	b	442ec <fputs@plt+0x3abec>
   4424c:	ldrdeq	r4, [r4], -ip
   44250:	andeq	r4, r4, ip, ror #5
   44254:	andeq	r4, r4, ip, ror #5
   44258:	andeq	r4, r4, ip, ror #5
   4425c:	andeq	r4, r4, ip, ror #5
   44260:	andeq	r4, r4, ip, ror #5
   44264:	andeq	r4, r4, ip, ror #5
   44268:	andeq	r4, r4, ip, ror #5
   4426c:	andeq	r4, r4, ip, ror #5
   44270:	andeq	r4, r4, ip, ror #5
   44274:	andeq	r4, r4, ip, ror #5
   44278:	andeq	r4, r4, ip, ror #5
   4427c:	andeq	r4, r4, r4, asr #5
   44280:	andeq	r4, r4, ip, lsr #5
   44284:	andeq	r4, r4, r8, lsl #5
   44288:	ldr	r3, [r8]
   4428c:	cmp	r3, #0
   44290:	beq	44310 <fputs@plt+0x3ac10>
   44294:	mov	r0, r8
   44298:	bl	4412c <fputs@plt+0x3aa2c>
   4429c:	ldrb	r0, [r4]
   442a0:	cmp	r0, #0
   442a4:	bne	4422c <fputs@plt+0x3ab2c>
   442a8:	pop	{r4, r5, r6, r7, r8, pc}
   442ac:	ldr	r3, [r7]
   442b0:	cmp	r3, #0
   442b4:	beq	44338 <fputs@plt+0x3ac38>
   442b8:	mov	r0, r7
   442bc:	bl	4412c <fputs@plt+0x3aa2c>
   442c0:	b	44220 <fputs@plt+0x3ab20>
   442c4:	ldr	r3, [r6]
   442c8:	cmp	r3, #0
   442cc:	beq	44324 <fputs@plt+0x3ac24>
   442d0:	mov	r0, r6
   442d4:	bl	4412c <fputs@plt+0x3aa2c>
   442d8:	b	44220 <fputs@plt+0x3ab20>
   442dc:	ldr	r1, [r5]
   442e0:	mov	r0, #37	; 0x25
   442e4:	bl	95ec <fputc@plt>
   442e8:	b	44220 <fputs@plt+0x3ab20>
   442ec:	movw	r1, #9560	; 0x2558
   442f0:	mov	r0, #121	; 0x79
   442f4:	movt	r1, #5
   442f8:	bl	430dc <fputs@plt+0x399dc>
   442fc:	b	44220 <fputs@plt+0x3ab20>
   44300:	ldr	r1, [r5]
   44304:	add	r4, r4, #1
   44308:	bl	96b8 <_IO_putc@plt>
   4430c:	b	44220 <fputs@plt+0x3ab20>
   44310:	movw	r1, #9560	; 0x2558
   44314:	mov	r0, #117	; 0x75
   44318:	movt	r1, #5
   4431c:	bl	430dc <fputs@plt+0x399dc>
   44320:	b	44294 <fputs@plt+0x3ab94>
   44324:	movw	r1, #9560	; 0x2558
   44328:	mov	r0, #109	; 0x6d
   4432c:	movt	r1, #5
   44330:	bl	430dc <fputs@plt+0x399dc>
   44334:	b	442d0 <fputs@plt+0x3abd0>
   44338:	movw	r1, #9560	; 0x2558
   4433c:	mov	r0, #113	; 0x71
   44340:	movt	r1, #5
   44344:	bl	430dc <fputs@plt+0x399dc>
   44348:	b	442b8 <fputs@plt+0x3abb8>
   4434c:	movw	r1, #9560	; 0x2558
   44350:	mov	r0, #99	; 0x63
   44354:	movt	r1, #5
   44358:	bl	430dc <fputs@plt+0x399dc>
   4435c:	b	44218 <fputs@plt+0x3ab18>
   44360:	bx	lr
   44364:	push	{r3, r4, r5, lr}
   44368:	subs	r4, r0, #0
   4436c:	beq	443dc <fputs@plt+0x3acdc>
   44370:	ldrb	r3, [r4]
   44374:	movw	r5, #16928	; 0x4220
   44378:	movt	r5, #7
   4437c:	ldrb	r3, [r5, r3]
   44380:	cmp	r3, #0
   44384:	beq	443a4 <fputs@plt+0x3aca4>
   44388:	add	r3, r4, #1
   4438c:	mov	r4, r3
   44390:	add	r3, r3, #1
   44394:	ldrb	r2, [r4]
   44398:	ldrb	r2, [r5, r2]
   4439c:	cmp	r2, #0
   443a0:	bne	4438c <fputs@plt+0x3ac8c>
   443a4:	mov	r0, r4
   443a8:	mov	r1, #0
   443ac:	bl	9424 <strchr@plt>
   443b0:	cmp	r0, r4
   443b4:	bls	443d4 <fputs@plt+0x3acd4>
   443b8:	ldrb	r3, [r0, #-1]
   443bc:	ldrb	r3, [r5, r3]
   443c0:	cmp	r3, #0
   443c4:	beq	443d4 <fputs@plt+0x3acd4>
   443c8:	sub	r0, r0, #1
   443cc:	cmp	r0, r4
   443d0:	bne	443b8 <fputs@plt+0x3acb8>
   443d4:	mov	r3, #0
   443d8:	strb	r3, [r0]
   443dc:	mov	r0, r4
   443e0:	pop	{r3, r4, r5, pc}
   443e4:	ldr	r1, [r0, #56]	; 0x38
   443e8:	push	{r3, r4, r5, r6, r7, lr}
   443ec:	cmp	r1, #0
   443f0:	ldr	r3, [pc, #276]	; 4450c <fputs@plt+0x3ae0c>
   443f4:	mov	r6, r0
   443f8:	movgt	r4, #0
   443fc:	movgt	r5, r4
   44400:	str	r3, [r0]
   44404:	ldr	r3, [r0, #52]	; 0x34
   44408:	ble	44438 <fputs@plt+0x3ad38>
   4440c:	add	r2, r3, r4
   44410:	add	r5, r5, #1
   44414:	add	r4, r4, #36	; 0x24
   44418:	ldr	r0, [r2, #32]
   4441c:	cmp	r0, #0
   44420:	beq	44430 <fputs@plt+0x3ad30>
   44424:	bl	961c <_ZdaPv@plt>
   44428:	ldr	r3, [r6, #52]	; 0x34
   4442c:	ldr	r1, [r6, #56]	; 0x38
   44430:	cmp	r1, r5
   44434:	bgt	4440c <fputs@plt+0x3ad0c>
   44438:	cmp	r3, #0
   4443c:	beq	44448 <fputs@plt+0x3ad48>
   44440:	mov	r0, r3
   44444:	bl	961c <_ZdaPv@plt>
   44448:	ldr	r0, [r6, #44]	; 0x2c
   4444c:	cmp	r0, #0
   44450:	beq	44458 <fputs@plt+0x3ad58>
   44454:	bl	961c <_ZdaPv@plt>
   44458:	ldr	r3, [r6, #8]
   4445c:	cmp	r3, #0
   44460:	beq	444ac <fputs@plt+0x3adac>
   44464:	mov	r5, #0
   44468:	movw	r7, #2012	; 0x7dc
   4446c:	ldr	r0, [r3, r5]
   44470:	cmp	r0, #0
   44474:	beq	44490 <fputs@plt+0x3ad90>
   44478:	ldr	r4, [r0, #12]
   4447c:	bl	49050 <_ZdlPv@@Base>
   44480:	cmp	r4, #0
   44484:	mov	r0, r4
   44488:	bne	44478 <fputs@plt+0x3ad78>
   4448c:	ldr	r3, [r6, #8]
   44490:	add	r5, r5, #4
   44494:	cmp	r5, r7
   44498:	bne	4446c <fputs@plt+0x3ad6c>
   4449c:	cmp	r3, #0
   444a0:	beq	444ac <fputs@plt+0x3adac>
   444a4:	mov	r0, r3
   444a8:	bl	961c <_ZdaPv@plt>
   444ac:	ldr	r0, [r6, #20]
   444b0:	cmp	r0, #0
   444b4:	beq	444bc <fputs@plt+0x3adbc>
   444b8:	bl	961c <_ZdaPv@plt>
   444bc:	ldr	r0, [r6, #24]
   444c0:	cmp	r0, #0
   444c4:	beq	444cc <fputs@plt+0x3adcc>
   444c8:	bl	961c <_ZdaPv@plt>
   444cc:	ldr	r4, [r6, #64]	; 0x40
   444d0:	cmp	r4, #0
   444d4:	beq	44504 <fputs@plt+0x3ae04>
   444d8:	ldr	r0, [r4, #8]
   444dc:	ldr	r3, [r4]
   444e0:	cmp	r0, #0
   444e4:	str	r3, [r6, #64]	; 0x40
   444e8:	beq	444f0 <fputs@plt+0x3adf0>
   444ec:	bl	961c <_ZdaPv@plt>
   444f0:	mov	r0, r4
   444f4:	bl	49050 <_ZdlPv@@Base>
   444f8:	ldr	r4, [r6, #64]	; 0x40
   444fc:	cmp	r4, #0
   44500:	bne	444d8 <fputs@plt+0x3add8>
   44504:	mov	r0, r6
   44508:	pop	{r3, r4, r5, r6, r7, pc}
   4450c:	andeq	r2, r5, r0, ror r5
   44510:	push	{r4, lr}
   44514:	mov	r4, r0
   44518:	bl	443e4 <fputs@plt+0x3ace4>
   4451c:	mov	r0, r4
   44520:	bl	49050 <_ZdlPv@@Base>
   44524:	mov	r0, r4
   44528:	pop	{r4, pc}
   4452c:	cmp	r1, #0
   44530:	cmpge	r2, #0
   44534:	push	{r3, r4, r5, r6, r7, lr}
   44538:	mov	r4, r1
   4453c:	mov	r5, r2
   44540:	mov	r6, r0
   44544:	ble	44594 <fputs@plt+0x3ae94>
   44548:	cmp	r4, #0
   4454c:	beq	4458c <fputs@plt+0x3ae8c>
   44550:	add	r7, r5, r5, lsr #31
   44554:	cmp	r6, #0
   44558:	asr	r7, r7, #1
   4455c:	blt	445dc <fputs@plt+0x3aedc>
   44560:	movw	r0, #65535	; 0xffff
   44564:	movt	r0, #32767	; 0x7fff
   44568:	rsb	r0, r7, r0
   4456c:	mov	r1, r4
   44570:	bl	964c <__aeabi_idiv@plt>
   44574:	cmp	r6, r0
   44578:	bgt	445a8 <fputs@plt+0x3aea8>
   4457c:	mla	r0, r4, r6, r7
   44580:	mov	r1, r5
   44584:	bl	964c <__aeabi_idiv@plt>
   44588:	pop	{r3, r4, r5, r6, r7, pc}
   4458c:	mov	r0, r4
   44590:	pop	{r3, r4, r5, r6, r7, pc}
   44594:	movw	r1, #9696	; 0x25e0
   44598:	mov	r0, #236	; 0xec
   4459c:	movt	r1, #5
   445a0:	bl	430dc <fputs@plt+0x399dc>
   445a4:	b	44548 <fputs@plt+0x3ae48>
   445a8:	vmov	s11, r6
   445ac:	vcvt.f64.s32	d6, s11
   445b0:	vmov	s11, r4
   445b4:	vcvt.f64.s32	d7, s11
   445b8:	vmov	s11, r5
   445bc:	vmul.f64	d7, d6, d7
   445c0:	vcvt.f64.s32	d6, s11
   445c4:	vdiv.f64	d7, d7, d6
   445c8:	vmov.f64	d6, #96	; 0x3f000000  0.5
   445cc:	vadd.f64	d7, d7, d6
   445d0:	vcvt.s32.f64	s13, d7
   445d4:	vmov	r0, s13
   445d8:	pop	{r3, r4, r5, r6, r7, pc}
   445dc:	rsb	r0, r7, #-2147483648	; 0x80000000
   445e0:	mov	r1, r4
   445e4:	bl	9550 <__aeabi_uidiv@plt>
   445e8:	rsb	r3, r6, #0
   445ec:	cmp	r3, r0
   445f0:	bls	44628 <fputs@plt+0x3af28>
   445f4:	vmov	s15, r6
   445f8:	vmov	s11, r4
   445fc:	vcvt.f64.s32	d6, s15
   44600:	vcvt.f64.s32	d7, s11
   44604:	vmov	s11, r5
   44608:	vmul.f64	d7, d6, d7
   4460c:	vcvt.f64.s32	d6, s11
   44610:	vdiv.f64	d7, d7, d6
   44614:	vmov.f64	d6, #96	; 0x3f000000  0.5
   44618:	vsub.f64	d7, d7, d6
   4461c:	vcvt.s32.f64	s13, d7
   44620:	vmov	r0, s13
   44624:	pop	{r3, r4, r5, r6, r7, pc}
   44628:	mul	r0, r4, r6
   4462c:	mov	r1, r5
   44630:	rsb	r0, r7, r0
   44634:	bl	964c <__aeabi_idiv@plt>
   44638:	pop	{r3, r4, r5, r6, r7, pc}
   4463c:	cmp	r1, #0
   44640:	cmpge	r2, #0
   44644:	push	{r3, r4, r5, r6, r7, lr}
   44648:	mov	r4, r1
   4464c:	mov	r5, r2
   44650:	mov	r6, r0
   44654:	mov	r7, r3
   44658:	ble	446b8 <fputs@plt+0x3afb8>
   4465c:	cmp	r3, #0
   44660:	ble	446b8 <fputs@plt+0x3afb8>
   44664:	cmp	r4, #0
   44668:	beq	446d0 <fputs@plt+0x3afd0>
   4466c:	cmp	r6, #0
   44670:	blt	446d8 <fputs@plt+0x3afd8>
   44674:	vmov	s7, r6
   44678:	vldr	d7, [pc, #160]	; 44720 <fputs@plt+0x3b020>
   4467c:	vmov	s9, r4
   44680:	vcvt.f64.s32	d5, s7
   44684:	vmov	s7, r7
   44688:	vcvt.f64.s32	d6, s9
   4468c:	vmul.f64	d5, d5, d6
   44690:	vmov	s13, r5
   44694:	vcvt.f64.s32	d4, s13
   44698:	vcvt.f64.s32	d6, s7
   4469c:	vdiv.f64	d5, d5, d4
   446a0:	vdiv.f64	d6, d6, d7
   446a4:	vmov.f64	d7, #96	; 0x3f000000  0.5
   446a8:	vmla.f64	d7, d5, d6
   446ac:	vcvt.s32.f64	s9, d7
   446b0:	vmov	r0, s9
   446b4:	pop	{r3, r4, r5, r6, r7, pc}
   446b8:	movw	r1, #9696	; 0x25e0
   446bc:	mov	r0, #254	; 0xfe
   446c0:	movt	r1, #5
   446c4:	bl	430dc <fputs@plt+0x399dc>
   446c8:	cmp	r4, #0
   446cc:	bne	4466c <fputs@plt+0x3af6c>
   446d0:	mov	r0, r4
   446d4:	pop	{r3, r4, r5, r6, r7, pc}
   446d8:	vmov	s13, r6
   446dc:	vldr	d7, [pc, #60]	; 44720 <fputs@plt+0x3b020>
   446e0:	vmov	s7, r4
   446e4:	vcvt.f64.s32	d5, s13
   446e8:	vcvt.f64.s32	d6, s7
   446ec:	vmov	s7, r7
   446f0:	vmul.f64	d5, d5, d6
   446f4:	vmov	s13, r5
   446f8:	vcvt.f64.s32	d4, s13
   446fc:	vcvt.f64.s32	d6, s7
   44700:	vdiv.f64	d5, d5, d4
   44704:	vdiv.f64	d6, d6, d7
   44708:	vmov.f64	d7, #96	; 0x3f000000  0.5
   4470c:	vnmls.f64	d7, d5, d6
   44710:	vcvt.s32.f64	s9, d7
   44714:	vmov	r0, s9
   44718:	pop	{r3, r4, r5, r6, r7, pc}
   4471c:	nop	{0}
   44720:	andeq	r0, r0, r0
   44724:	addmi	r4, pc, r0
   44728:	push	{r4, lr}
   4472c:	sub	sp, sp, #8
   44730:	ldr	lr, [r0, #4]
   44734:	mov	r4, r1
   44738:	ldr	ip, [sp, #16]
   4473c:	ldr	r1, [r0, #8]
   44740:	mov	r0, r2
   44744:	str	r3, [sp]
   44748:	mov	r2, r4
   4474c:	mov	r3, r0
   44750:	str	ip, [sp, #4]
   44754:	mov	r0, lr
   44758:	bl	21cec <fputs@plt+0x185ec>
   4475c:	add	sp, sp, #8
   44760:	pop	{r4, pc}
   44764:	mov	ip, #1
   44768:	str	r1, [r0]
   4476c:	str	r2, [r0, #4]
   44770:	mov	r1, #0
   44774:	str	ip, [r0, #16]
   44778:	str	r1, [r0, #8]
   4477c:	str	r1, [r0, #12]
   44780:	str	r1, [r0, #20]
   44784:	str	r1, [r0, #24]
   44788:	bx	lr
   4478c:	push	{r4, lr}
   44790:	mov	r4, r0
   44794:	ldr	r0, [r0, #24]
   44798:	cmp	r0, #0
   4479c:	beq	447a4 <fputs@plt+0x3b0a4>
   447a0:	bl	961c <_ZdaPv@plt>
   447a4:	ldr	r0, [r4, #4]
   447a8:	cmp	r0, #0
   447ac:	beq	447b4 <fputs@plt+0x3b0b4>
   447b0:	bl	961c <_ZdaPv@plt>
   447b4:	ldr	r0, [r4]
   447b8:	cmp	r0, #0
   447bc:	beq	447c4 <fputs@plt+0x3b0c4>
   447c0:	bl	93dc <fclose@plt>
   447c4:	mov	r0, r4
   447c8:	pop	{r4, pc}
   447cc:	movw	r1, #3232	; 0xca0
   447d0:	movt	r1, #7
   447d4:	ldr	r3, [r0]
   447d8:	ldr	r2, [r1]
   447dc:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   447e0:	cmp	r3, #0
   447e4:	sub	sp, sp, #44	; 0x2c
   447e8:	mov	r4, r0
   447ec:	str	r1, [sp, #8]
   447f0:	str	r2, [sp, #36]	; 0x24
   447f4:	beq	44960 <fputs@plt+0x3b260>
   447f8:	ldr	r2, [r0, #24]
   447fc:	cmp	r2, #0
   44800:	beq	44988 <fputs@plt+0x3b288>
   44804:	mov	sl, #0
   44808:	movw	r9, #16928	; 0x4220
   4480c:	movw	r5, #49044	; 0xbf94
   44810:	movw	r2, #18728	; 0x4928
   44814:	mov	r6, sl
   44818:	movt	r2, #7
   4481c:	movt	r9, #7
   44820:	movt	r5, #6
   44824:	str	r2, [sp, #12]
   44828:	b	4485c <fputs@plt+0x3b15c>
   4482c:	cmp	r0, #0
   44830:	blt	448d4 <fputs@plt+0x3b1d4>
   44834:	ldrb	r2, [r5, r0]
   44838:	cmp	r2, #0
   4483c:	beq	448d4 <fputs@plt+0x3b1d4>
   44840:	mov	r1, r0
   44844:	add	r0, sp, #16
   44848:	bl	440cc <fputs@plt+0x3a9cc>
   4484c:	ldr	r3, [r4, #20]
   44850:	cmp	r3, #0
   44854:	beq	44938 <fputs@plt+0x3b238>
   44858:	ldr	r3, [r4]
   4485c:	mov	r0, r3
   44860:	bl	940c <_IO_getc@plt>
   44864:	cmn	r0, #1
   44868:	mov	r8, r0
   4486c:	bne	4482c <fputs@plt+0x3b12c>
   44870:	cmp	sl, #0
   44874:	beq	44960 <fputs@plt+0x3b260>
   44878:	ldr	r3, [r4, #24]
   4487c:	strb	r6, [r3, sl]
   44880:	ldr	r2, [r4, #24]
   44884:	ldr	r3, [r4, #8]
   44888:	add	r3, r3, #1
   4488c:	str	r3, [r4, #8]
   44890:	ldrb	r3, [r2]
   44894:	ldrb	r1, [r9, r3]
   44898:	cmp	r1, #0
   4489c:	beq	448b0 <fputs@plt+0x3b1b0>
   448a0:	ldrb	r3, [r2, #1]!
   448a4:	ldrb	r1, [r9, r3]
   448a8:	cmp	r1, #0
   448ac:	bne	448a0 <fputs@plt+0x3b1a0>
   448b0:	cmp	r3, #0
   448b4:	beq	448cc <fputs@plt+0x3b1cc>
   448b8:	ldr	r2, [r4, #16]
   448bc:	cmp	r2, #0
   448c0:	beq	44980 <fputs@plt+0x3b280>
   448c4:	cmp	r3, #35	; 0x23
   448c8:	bne	44980 <fputs@plt+0x3b280>
   448cc:	mov	sl, #0
   448d0:	b	44858 <fputs@plt+0x3b158>
   448d4:	ldr	r0, [r4, #12]
   448d8:	add	r7, sl, #1
   448dc:	cmp	r7, r0
   448e0:	bge	448fc <fputs@plt+0x3b1fc>
   448e4:	ldr	r2, [r4, #24]
   448e8:	cmp	r8, #10
   448ec:	strb	r8, [r2, sl]
   448f0:	mov	sl, r7
   448f4:	bne	44858 <fputs@plt+0x3b158>
   448f8:	b	44878 <fputs@plt+0x3b178>
   448fc:	lsl	r0, r0, #1
   44900:	ldr	fp, [r4, #24]
   44904:	bl	958c <_Znaj@plt>
   44908:	ldr	r2, [r4, #12]
   4490c:	mov	r1, fp
   44910:	str	r0, [r4, #24]
   44914:	bl	94f0 <memcpy@plt>
   44918:	cmp	fp, #0
   4491c:	beq	44928 <fputs@plt+0x3b228>
   44920:	mov	r0, fp
   44924:	bl	961c <_ZdaPv@plt>
   44928:	ldr	r2, [r4, #12]
   4492c:	lsl	r2, r2, #1
   44930:	str	r2, [r4, #12]
   44934:	b	448e4 <fputs@plt+0x3b1e4>
   44938:	ldr	r3, [sp, #12]
   4493c:	movw	r1, #9708	; 0x25ec
   44940:	mov	r0, r4
   44944:	movt	r1, #5
   44948:	add	r2, sp, #16
   4494c:	str	r3, [sp]
   44950:	movw	r3, #18728	; 0x4928
   44954:	movt	r3, #7
   44958:	bl	44728 <fputs@plt+0x3b028>
   4495c:	b	44858 <fputs@plt+0x3b158>
   44960:	mov	r0, #0
   44964:	ldr	r1, [sp, #8]
   44968:	ldr	r2, [sp, #36]	; 0x24
   4496c:	ldr	r3, [r1]
   44970:	cmp	r2, r3
   44974:	bne	449a4 <fputs@plt+0x3b2a4>
   44978:	add	sp, sp, #44	; 0x2c
   4497c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   44980:	mov	r0, #1
   44984:	b	44964 <fputs@plt+0x3b264>
   44988:	mov	r0, #128	; 0x80
   4498c:	bl	958c <_Znaj@plt>
   44990:	mov	r2, #128	; 0x80
   44994:	ldr	r3, [r4]
   44998:	str	r2, [r4, #12]
   4499c:	str	r0, [r4, #24]
   449a0:	b	44804 <fputs@plt+0x3b104>
   449a4:	bl	95d4 <__stack_chk_fail@plt>
   449a8:	ldr	ip, [r0, #20]
   449ac:	push	{r4}		; (str r4, [sp, #-4]!)
   449b0:	cmp	ip, #0
   449b4:	beq	449c0 <fputs@plt+0x3b2c0>
   449b8:	pop	{r4}		; (ldr r4, [sp], #4)
   449bc:	bx	lr
   449c0:	pop	{r4}		; (ldr r4, [sp], #4)
   449c4:	b	44728 <fputs@plt+0x3b028>
   449c8:	push	{r4, r5, lr}
   449cc:	movw	r5, #3232	; 0xca0
   449d0:	movt	r5, #7
   449d4:	sub	sp, sp, #20
   449d8:	ldr	r3, [r5]
   449dc:	str	r3, [sp, #12]
   449e0:	bl	2dcac <fputs@plt+0x245ac>
   449e4:	subs	r4, r0, #0
   449e8:	beq	44b2c <fputs@plt+0x3b42c>
   449ec:	ldrb	r3, [r4]
   449f0:	cmp	r3, #99	; 0x63
   449f4:	beq	44a30 <fputs@plt+0x3b330>
   449f8:	mov	r0, r4
   449fc:	bl	4a908 <_ZdlPv@@Base+0x18b8>
   44a00:	cmp	r0, #0
   44a04:	beq	44ad4 <fputs@plt+0x3b3d4>
   44a08:	add	r0, r4, #1
   44a0c:	add	r1, sp, #4
   44a10:	mov	r2, #16
   44a14:	bl	952c <strtol@plt>
   44a18:	ldr	r2, [sp, #12]
   44a1c:	ldr	r3, [r5]
   44a20:	cmp	r2, r3
   44a24:	bne	44b34 <fputs@plt+0x3b434>
   44a28:	add	sp, sp, #20
   44a2c:	pop	{r4, r5, pc}
   44a30:	ldrb	r3, [r4, #1]
   44a34:	cmp	r3, #104	; 0x68
   44a38:	bne	449f8 <fputs@plt+0x3b2f8>
   44a3c:	ldrb	r3, [r4, #2]
   44a40:	cmp	r3, #97	; 0x61
   44a44:	bne	449f8 <fputs@plt+0x3b2f8>
   44a48:	ldrb	r3, [r4, #3]
   44a4c:	cmp	r3, #114	; 0x72
   44a50:	bne	449f8 <fputs@plt+0x3b2f8>
   44a54:	ldrb	r0, [r4, #4]
   44a58:	sub	r0, r0, #48	; 0x30
   44a5c:	uxtb	r3, r0
   44a60:	cmp	r3, #9
   44a64:	bhi	449f8 <fputs@plt+0x3b2f8>
   44a68:	ldrb	r3, [r4, #5]
   44a6c:	cmp	r3, #0
   44a70:	beq	44a18 <fputs@plt+0x3b318>
   44a74:	cmp	r0, #0
   44a78:	beq	449f8 <fputs@plt+0x3b2f8>
   44a7c:	sub	r3, r3, #48	; 0x30
   44a80:	uxtb	r2, r3
   44a84:	cmp	r2, #9
   44a88:	bhi	449f8 <fputs@plt+0x3b2f8>
   44a8c:	add	r0, r0, r0, lsl #2
   44a90:	ldrb	r2, [r4, #6]
   44a94:	add	r3, r3, r0, lsl #1
   44a98:	cmp	r2, #0
   44a9c:	moveq	r0, r3
   44aa0:	beq	44a18 <fputs@plt+0x3b318>
   44aa4:	sub	r2, r2, #48	; 0x30
   44aa8:	uxtb	r1, r2
   44aac:	cmp	r1, #9
   44ab0:	bhi	449f8 <fputs@plt+0x3b2f8>
   44ab4:	ldrb	r1, [r4, #7]
   44ab8:	cmp	r1, #0
   44abc:	bne	449f8 <fputs@plt+0x3b2f8>
   44ac0:	mov	r0, #10
   44ac4:	mla	r0, r0, r3, r2
   44ac8:	cmp	r0, #127	; 0x7f
   44acc:	ble	44a18 <fputs@plt+0x3b318>
   44ad0:	b	449f8 <fputs@plt+0x3b2f8>
   44ad4:	strb	r0, [sp, #9]
   44ad8:	mov	r3, #92	; 0x5c
   44adc:	strb	r0, [sp, #10]
   44ae0:	strb	r3, [sp, #8]
   44ae4:	ldrb	r3, [r4, #1]
   44ae8:	cmp	r3, #0
   44aec:	ldrbeq	r3, [r4]
   44af0:	addeq	r4, sp, #8
   44af4:	mov	r0, r4
   44af8:	strbeq	r3, [sp, #9]
   44afc:	bl	48dd8 <fputs@plt+0x3f6d8>
   44b00:	subs	r4, r0, #0
   44b04:	beq	44b2c <fputs@plt+0x3b42c>
   44b08:	mov	r1, #95	; 0x5f
   44b0c:	bl	9424 <strchr@plt>
   44b10:	cmp	r0, #0
   44b14:	bne	44b2c <fputs@plt+0x3b42c>
   44b18:	mov	r0, r4
   44b1c:	add	r1, sp, #4
   44b20:	mov	r2, #16
   44b24:	bl	952c <strtol@plt>
   44b28:	b	44a18 <fputs@plt+0x3b318>
   44b2c:	mvn	r0, #0
   44b30:	b	44a18 <fputs@plt+0x3b318>
   44b34:	bl	95d4 <__stack_chk_fail@plt>
   44b38:	ldr	r3, [pc, #108]	; 44bac <fputs@plt+0x3b4ac>
   44b3c:	push	{r4, r5, r6, lr}
   44b40:	mov	r4, r0
   44b44:	mov	r5, #0
   44b48:	mov	r0, r1
   44b4c:	stm	r4, {r3, r5}
   44b50:	mov	r6, r1
   44b54:	str	r5, [r4, #8]
   44b58:	str	r5, [r4, #12]
   44b5c:	str	r5, [r4, #16]
   44b60:	str	r5, [r4, #44]	; 0x2c
   44b64:	str	r5, [r4, #48]	; 0x30
   44b68:	str	r5, [r4, #52]	; 0x34
   44b6c:	str	r5, [r4, #56]	; 0x38
   44b70:	str	r5, [r4, #60]	; 0x3c
   44b74:	str	r5, [r4, #64]	; 0x40
   44b78:	bl	94d8 <strlen@plt>
   44b7c:	add	r0, r0, #1
   44b80:	bl	958c <_Znaj@plt>
   44b84:	mov	r1, r6
   44b88:	str	r0, [r4, #20]
   44b8c:	bl	9538 <strcpy@plt>
   44b90:	mov	r2, #0
   44b94:	mov	r3, #0
   44b98:	str	r5, [r4, #24]
   44b9c:	str	r5, [r4, #40]	; 0x28
   44ba0:	mov	r0, r4
   44ba4:	strd	r2, [r4, #32]
   44ba8:	pop	{r4, r5, r6, pc}
   44bac:	andeq	r2, r5, r0, ror r5
   44bb0:	sub	r1, r1, #80	; 0x50
   44bb4:	push	{r3, lr}
   44bb8:	mov	r3, r0
   44bbc:	cmp	r1, #32
   44bc0:	ldrls	pc, [pc, r1, lsl #2]
   44bc4:	b	44c7c <fputs@plt+0x3b57c>
   44bc8:	andeq	r4, r4, r4, ror #24
   44bcc:	andeq	r4, r4, ip, ror ip
   44bd0:	andeq	r4, r4, ip, ror ip
   44bd4:	andeq	r4, r4, ip, ror ip
   44bd8:	andeq	r4, r4, ip, ror ip
   44bdc:	andeq	r4, r4, ip, ror ip
   44be0:	andeq	r4, r4, ip, ror ip
   44be4:	andeq	r4, r4, ip, ror ip
   44be8:	andeq	r4, r4, ip, ror ip
   44bec:	andeq	r4, r4, ip, ror ip
   44bf0:	andeq	r4, r4, ip, ror ip
   44bf4:	andeq	r4, r4, ip, ror ip
   44bf8:	andeq	r4, r4, ip, ror ip
   44bfc:	andeq	r4, r4, ip, ror ip
   44c00:	andeq	r4, r4, ip, ror ip
   44c04:	andeq	r4, r4, ip, ror ip
   44c08:	andeq	r4, r4, ip, ror ip
   44c0c:	andeq	r4, r4, ip, ror ip
   44c10:	andeq	r4, r4, ip, ror ip
   44c14:	andeq	r4, r4, ip, ror #24
   44c18:	andeq	r4, r4, ip, ror ip
   44c1c:	andeq	r4, r4, ip, ror ip
   44c20:	andeq	r4, r4, ip, ror ip
   44c24:	andeq	r4, r4, ip, ror ip
   44c28:	andeq	r4, r4, ip, ror ip
   44c2c:	andeq	r4, r4, ip, asr #24
   44c30:	andeq	r4, r4, ip, ror ip
   44c34:	andeq	r4, r4, ip, ror ip
   44c38:	andeq	r4, r4, ip, ror ip
   44c3c:	andeq	r4, r4, ip, ror ip
   44c40:	andeq	r4, r4, ip, ror ip
   44c44:	andeq	r4, r4, ip, ror ip
   44c48:	andeq	r4, r4, r4, ror ip
   44c4c:	vmov.f64	d7, #112	; 0x3f800000  1.0
   44c50:	vldr	d6, [r3]
   44c54:	mov	r0, #1
   44c58:	vdiv.f64	d7, d6, d7
   44c5c:	vstr	d7, [r3]
   44c60:	pop	{r3, pc}
   44c64:	vmov.f64	d7, #24	; 0x40c00000  6.0
   44c68:	b	44c50 <fputs@plt+0x3b550>
   44c6c:	vldr	d7, [pc, #36]	; 44c98 <fputs@plt+0x3b598>
   44c70:	b	44c50 <fputs@plt+0x3b550>
   44c74:	vldr	d7, [pc, #36]	; 44ca0 <fputs@plt+0x3b5a0>
   44c78:	b	44c50 <fputs@plt+0x3b550>
   44c7c:	movw	r0, #289	; 0x121
   44c80:	movw	r1, #9696	; 0x25e0
   44c84:	movt	r1, #5
   44c88:	bl	430dc <fputs@plt+0x399dc>
   44c8c:	mov	r0, #0
   44c90:	pop	{r3, pc}
   44c94:	nop	{0}
   44c98:	ldrhi	fp, [lr, #-2130]	; 0xfffff7ae
   44c9c:	andmi	r5, r4, fp, ror #3
   44ca0:	andeq	r0, r0, r0
   44ca4:	subsmi	r0, r2, r0
   44ca8:	push	{r4, r5, r6, lr}
   44cac:	mov	r6, r1
   44cb0:	ldr	r4, [r1]
   44cb4:	mov	r5, r0
   44cb8:	cmp	r4, #0
   44cbc:	blt	44d18 <fputs@plt+0x3b618>
   44cc0:	ldr	r3, [r5, #48]	; 0x30
   44cc4:	cmp	r4, r3
   44cc8:	bge	44ce4 <fputs@plt+0x3b5e4>
   44ccc:	ldr	r3, [r5, #44]	; 0x2c
   44cd0:	ldr	r3, [r3, r4, lsl #2]
   44cd4:	cmp	r3, #0
   44cd8:	blt	44ce4 <fputs@plt+0x3b5e4>
   44cdc:	mov	r0, #1
   44ce0:	pop	{r4, r5, r6, pc}
   44ce4:	movw	r3, #18784	; 0x4960
   44ce8:	movt	r3, #7
   44cec:	ldr	r0, [r3]
   44cf0:	cmp	r0, #0
   44cf4:	popeq	{r4, r5, r6, pc}
   44cf8:	mov	r0, r6
   44cfc:	bl	449c8 <fputs@plt+0x3b2c8>
   44d00:	cmp	r0, #0
   44d04:	bge	44cdc <fputs@plt+0x3b5dc>
   44d08:	ldr	r0, [r6, #4]
   44d0c:	mvn	r0, r0
   44d10:	lsr	r0, r0, #31
   44d14:	pop	{r4, r5, r6, pc}
   44d18:	movw	r1, #9696	; 0x25e0
   44d1c:	mov	r0, #308	; 0x134
   44d20:	movt	r1, #5
   44d24:	bl	430dc <fputs@plt+0x399dc>
   44d28:	b	44cc0 <fputs@plt+0x3b5c0>
   44d2c:	ldr	r0, [r0, #16]
   44d30:	bx	lr
   44d34:	cmp	r2, #532676608	; 0x1fc00000
   44d38:	push	{r3, r4, r5, lr}
   44d3c:	mov	r4, r0
   44d40:	str	r3, [r0]
   44d44:	mov	r5, r2
   44d48:	str	r1, [r0, #4]
   44d4c:	lslls	r0, r2, #2
   44d50:	mvnhi	r0, #0
   44d54:	bl	958c <_Znaj@plt>
   44d58:	cmp	r5, #0
   44d5c:	str	r0, [r4, #8]
   44d60:	ble	44d7c <fputs@plt+0x3b67c>
   44d64:	add	r2, r0, r5, lsl #2
   44d68:	mov	r3, r0
   44d6c:	mvn	r1, #0
   44d70:	str	r1, [r3], #4
   44d74:	cmp	r3, r2
   44d78:	bne	44d70 <fputs@plt+0x3b670>
   44d7c:	mov	r0, r4
   44d80:	pop	{r3, r4, r5, pc}
   44d84:	push	{r4, lr}
   44d88:	mov	r4, r0
   44d8c:	ldr	r0, [r0, #8]
   44d90:	cmp	r0, #0
   44d94:	beq	44d9c <fputs@plt+0x3b69c>
   44d98:	bl	961c <_ZdaPv@plt>
   44d9c:	mov	r0, r4
   44da0:	pop	{r4, pc}
   44da4:	push	{r4, r5, lr}
   44da8:	mov	r5, r0
   44dac:	ldr	r4, [r1]
   44db0:	sub	sp, sp, #12
   44db4:	cmp	r4, #0
   44db8:	blt	44e3c <fputs@plt+0x3b73c>
   44dbc:	ldr	r3, [r5, #48]	; 0x30
   44dc0:	cmp	r4, r3
   44dc4:	bge	44dd8 <fputs@plt+0x3b6d8>
   44dc8:	ldr	r3, [r5, #44]	; 0x2c
   44dcc:	ldr	r3, [r3, r4, lsl #2]
   44dd0:	cmp	r3, #0
   44dd4:	bge	44df8 <fputs@plt+0x3b6f8>
   44dd8:	movw	r3, #18784	; 0x4960
   44ddc:	movt	r3, #7
   44de0:	ldr	r3, [r3]
   44de4:	cmp	r3, #0
   44de8:	movne	r0, #0
   44dec:	beq	44e74 <fputs@plt+0x3b774>
   44df0:	add	sp, sp, #12
   44df4:	pop	{r4, r5, pc}
   44df8:	add	r0, r3, r3, lsl #3
   44dfc:	ldr	r1, [r5, #52]	; 0x34
   44e00:	ldr	r3, [r5, #40]	; 0x28
   44e04:	add	r1, r1, r0, lsl #2
   44e08:	cmp	r3, #0
   44e0c:	ldr	r0, [r1, #12]
   44e10:	bne	44e58 <fputs@plt+0x3b758>
   44e14:	movw	r3, #18824	; 0x4988
   44e18:	movt	r3, #7
   44e1c:	ldr	r3, [r3]
   44e20:	cmp	r2, r3
   44e24:	beq	44df0 <fputs@plt+0x3b6f0>
   44e28:	mov	r1, r2
   44e2c:	mov	r2, r3
   44e30:	add	sp, sp, #12
   44e34:	pop	{r4, r5, lr}
   44e38:	b	4452c <fputs@plt+0x3ae2c>
   44e3c:	movw	r1, #9696	; 0x25e0
   44e40:	movw	r0, #402	; 0x192
   44e44:	movt	r1, #5
   44e48:	str	r2, [sp, #4]
   44e4c:	bl	430dc <fputs@plt+0x399dc>
   44e50:	ldr	r2, [sp, #4]
   44e54:	b	44dbc <fputs@plt+0x3b6bc>
   44e58:	movw	ip, #18824	; 0x4988
   44e5c:	movt	ip, #7
   44e60:	mov	r1, r2
   44e64:	ldr	r2, [ip]
   44e68:	add	sp, sp, #12
   44e6c:	pop	{r4, r5, lr}
   44e70:	b	4463c <fputs@plt+0x3af3c>
   44e74:	bl	937c <abort@plt>
   44e78:	push	{r4, lr}
   44e7c:	sub	sp, sp, #8
   44e80:	mov	r4, r0
   44e84:	str	r3, [sp, #4]
   44e88:	bl	44da4 <fputs@plt+0x3b6a4>
   44e8c:	ldr	r3, [sp, #4]
   44e90:	vldr	d4, [r4, #32]
   44e94:	vldr	d7, [pc, #68]	; 44ee0 <fputs@plt+0x3b7e0>
   44e98:	vmov	s11, r3
   44e9c:	vcvt.f64.s32	d0, s11
   44ea0:	vldr	d5, [pc, #64]	; 44ee8 <fputs@plt+0x3b7e8>
   44ea4:	vadd.f64	d0, d0, d4
   44ea8:	vmul.f64	d0, d0, d5
   44eac:	str	r0, [sp, #4]
   44eb0:	vdiv.f64	d0, d0, d7
   44eb4:	bl	9664 <tan@plt>
   44eb8:	ldr	r0, [sp, #4]
   44ebc:	vmov	s11, r0
   44ec0:	vmov.f64	d7, #96	; 0x3f000000  0.5
   44ec4:	vcvt.f64.s32	d6, s11
   44ec8:	vmla.f64	d7, d6, d0
   44ecc:	vcvt.s32.f64	s13, d7
   44ed0:	vmov	r0, s13
   44ed4:	add	sp, sp, #8
   44ed8:	pop	{r4, pc}
   44edc:	nop	{0}
   44ee0:	andeq	r0, r0, r0
   44ee4:	rsbmi	r8, r6, r0
   44ee8:	strbpl	r2, [r4], #-3352	; 0xfffff2e8
   44eec:	strdmi	r2, [r9], -fp
   44ef0:	push	{r4, r5, lr}
   44ef4:	mov	r5, r0
   44ef8:	ldr	r4, [r1]
   44efc:	sub	sp, sp, #12
   44f00:	cmp	r4, #0
   44f04:	blt	44f88 <fputs@plt+0x3b888>
   44f08:	ldr	r3, [r5, #48]	; 0x30
   44f0c:	cmp	r4, r3
   44f10:	bge	44f24 <fputs@plt+0x3b824>
   44f14:	ldr	r3, [r5, #44]	; 0x2c
   44f18:	ldr	r3, [r3, r4, lsl #2]
   44f1c:	cmp	r3, #0
   44f20:	bge	44f44 <fputs@plt+0x3b844>
   44f24:	movw	r3, #18784	; 0x4960
   44f28:	movt	r3, #7
   44f2c:	ldr	r3, [r3]
   44f30:	cmp	r3, #0
   44f34:	movne	r0, #0
   44f38:	beq	44fc0 <fputs@plt+0x3b8c0>
   44f3c:	add	sp, sp, #12
   44f40:	pop	{r4, r5, pc}
   44f44:	add	r0, r3, r3, lsl #3
   44f48:	ldr	r1, [r5, #52]	; 0x34
   44f4c:	ldr	r3, [r5, #40]	; 0x28
   44f50:	add	r1, r1, r0, lsl #2
   44f54:	cmp	r3, #0
   44f58:	ldr	r0, [r1, #16]
   44f5c:	bne	44fa4 <fputs@plt+0x3b8a4>
   44f60:	movw	r3, #18824	; 0x4988
   44f64:	movt	r3, #7
   44f68:	ldr	r3, [r3]
   44f6c:	cmp	r2, r3
   44f70:	beq	44f3c <fputs@plt+0x3b83c>
   44f74:	mov	r1, r2
   44f78:	mov	r2, r3
   44f7c:	add	sp, sp, #12
   44f80:	pop	{r4, r5, lr}
   44f84:	b	4452c <fputs@plt+0x3ae2c>
   44f88:	movw	r1, #9696	; 0x25e0
   44f8c:	movw	r0, #417	; 0x1a1
   44f90:	movt	r1, #5
   44f94:	str	r2, [sp, #4]
   44f98:	bl	430dc <fputs@plt+0x399dc>
   44f9c:	ldr	r2, [sp, #4]
   44fa0:	b	44f08 <fputs@plt+0x3b808>
   44fa4:	movw	ip, #18824	; 0x4988
   44fa8:	movt	ip, #7
   44fac:	mov	r1, r2
   44fb0:	ldr	r2, [ip]
   44fb4:	add	sp, sp, #12
   44fb8:	pop	{r4, r5, lr}
   44fbc:	b	4463c <fputs@plt+0x3af3c>
   44fc0:	bl	937c <abort@plt>
   44fc4:	push	{r4, r5, lr}
   44fc8:	mov	r5, r0
   44fcc:	ldr	r4, [r1]
   44fd0:	sub	sp, sp, #12
   44fd4:	cmp	r4, #0
   44fd8:	blt	4505c <fputs@plt+0x3b95c>
   44fdc:	ldr	r3, [r5, #48]	; 0x30
   44fe0:	cmp	r4, r3
   44fe4:	bge	44ff8 <fputs@plt+0x3b8f8>
   44fe8:	ldr	r3, [r5, #44]	; 0x2c
   44fec:	ldr	r3, [r3, r4, lsl #2]
   44ff0:	cmp	r3, #0
   44ff4:	bge	45018 <fputs@plt+0x3b918>
   44ff8:	movw	r3, #18784	; 0x4960
   44ffc:	movt	r3, #7
   45000:	ldr	r3, [r3]
   45004:	cmp	r3, #0
   45008:	movne	r0, #0
   4500c:	beq	45094 <fputs@plt+0x3b994>
   45010:	add	sp, sp, #12
   45014:	pop	{r4, r5, pc}
   45018:	add	r0, r3, r3, lsl #3
   4501c:	ldr	r1, [r5, #52]	; 0x34
   45020:	ldr	r3, [r5, #40]	; 0x28
   45024:	add	r1, r1, r0, lsl #2
   45028:	cmp	r3, #0
   4502c:	ldr	r0, [r1, #24]
   45030:	bne	45078 <fputs@plt+0x3b978>
   45034:	movw	r3, #18824	; 0x4988
   45038:	movt	r3, #7
   4503c:	ldr	r3, [r3]
   45040:	cmp	r2, r3
   45044:	beq	45010 <fputs@plt+0x3b910>
   45048:	mov	r1, r2
   4504c:	mov	r2, r3
   45050:	add	sp, sp, #12
   45054:	pop	{r4, r5, lr}
   45058:	b	4452c <fputs@plt+0x3ae2c>
   4505c:	movw	r1, #9696	; 0x25e0
   45060:	mov	r0, #432	; 0x1b0
   45064:	movt	r1, #5
   45068:	str	r2, [sp, #4]
   4506c:	bl	430dc <fputs@plt+0x399dc>
   45070:	ldr	r2, [sp, #4]
   45074:	b	44fdc <fputs@plt+0x3b8dc>
   45078:	movw	ip, #18824	; 0x4988
   4507c:	movt	ip, #7
   45080:	mov	r1, r2
   45084:	ldr	r2, [ip]
   45088:	add	sp, sp, #12
   4508c:	pop	{r4, r5, lr}
   45090:	b	4463c <fputs@plt+0x3af3c>
   45094:	bl	937c <abort@plt>
   45098:	push	{r4, r5, lr}
   4509c:	mov	r5, r0
   450a0:	ldr	r4, [r1]
   450a4:	sub	sp, sp, #12
   450a8:	cmp	r4, #0
   450ac:	blt	45130 <fputs@plt+0x3ba30>
   450b0:	ldr	r3, [r5, #48]	; 0x30
   450b4:	cmp	r4, r3
   450b8:	bge	450cc <fputs@plt+0x3b9cc>
   450bc:	ldr	r3, [r5, #44]	; 0x2c
   450c0:	ldr	r3, [r3, r4, lsl #2]
   450c4:	cmp	r3, #0
   450c8:	bge	450ec <fputs@plt+0x3b9ec>
   450cc:	movw	r3, #18784	; 0x4960
   450d0:	movt	r3, #7
   450d4:	ldr	r3, [r3]
   450d8:	cmp	r3, #0
   450dc:	movne	r0, #0
   450e0:	beq	45168 <fputs@plt+0x3ba68>
   450e4:	add	sp, sp, #12
   450e8:	pop	{r4, r5, pc}
   450ec:	add	r0, r3, r3, lsl #3
   450f0:	ldr	r1, [r5, #52]	; 0x34
   450f4:	ldr	r3, [r5, #40]	; 0x28
   450f8:	add	r1, r1, r0, lsl #2
   450fc:	cmp	r3, #0
   45100:	ldr	r0, [r1, #20]
   45104:	bne	4514c <fputs@plt+0x3ba4c>
   45108:	movw	r3, #18824	; 0x4988
   4510c:	movt	r3, #7
   45110:	ldr	r3, [r3]
   45114:	cmp	r2, r3
   45118:	beq	450e4 <fputs@plt+0x3b9e4>
   4511c:	mov	r1, r2
   45120:	mov	r2, r3
   45124:	add	sp, sp, #12
   45128:	pop	{r4, r5, lr}
   4512c:	b	4452c <fputs@plt+0x3ae2c>
   45130:	movw	r1, #9696	; 0x25e0
   45134:	movw	r0, #447	; 0x1bf
   45138:	movt	r1, #5
   4513c:	str	r2, [sp, #4]
   45140:	bl	430dc <fputs@plt+0x399dc>
   45144:	ldr	r2, [sp, #4]
   45148:	b	450b0 <fputs@plt+0x3b9b0>
   4514c:	movw	ip, #18824	; 0x4988
   45150:	movt	ip, #7
   45154:	mov	r1, r2
   45158:	ldr	r2, [ip]
   4515c:	add	sp, sp, #12
   45160:	pop	{r4, r5, lr}
   45164:	b	4463c <fputs@plt+0x3af3c>
   45168:	bl	937c <abort@plt>
   4516c:	push	{r4, r5, lr}
   45170:	mov	r5, r0
   45174:	ldr	r4, [r1]
   45178:	sub	sp, sp, #12
   4517c:	cmp	r4, #0
   45180:	blt	45204 <fputs@plt+0x3bb04>
   45184:	ldr	r3, [r5, #48]	; 0x30
   45188:	cmp	r4, r3
   4518c:	bge	451a0 <fputs@plt+0x3baa0>
   45190:	ldr	r3, [r5, #44]	; 0x2c
   45194:	ldr	r3, [r3, r4, lsl #2]
   45198:	cmp	r3, #0
   4519c:	bge	451c0 <fputs@plt+0x3bac0>
   451a0:	movw	r3, #18784	; 0x4960
   451a4:	movt	r3, #7
   451a8:	ldr	r3, [r3]
   451ac:	cmp	r3, #0
   451b0:	movne	r0, #0
   451b4:	beq	4523c <fputs@plt+0x3bb3c>
   451b8:	add	sp, sp, #12
   451bc:	pop	{r4, r5, pc}
   451c0:	add	r0, r3, r3, lsl #3
   451c4:	ldr	r1, [r5, #52]	; 0x34
   451c8:	ldr	r3, [r5, #40]	; 0x28
   451cc:	add	r1, r1, r0, lsl #2
   451d0:	cmp	r3, #0
   451d4:	ldr	r0, [r1, #28]
   451d8:	bne	45220 <fputs@plt+0x3bb20>
   451dc:	movw	r3, #18824	; 0x4988
   451e0:	movt	r3, #7
   451e4:	ldr	r3, [r3]
   451e8:	cmp	r2, r3
   451ec:	beq	451b8 <fputs@plt+0x3bab8>
   451f0:	mov	r1, r2
   451f4:	mov	r2, r3
   451f8:	add	sp, sp, #12
   451fc:	pop	{r4, r5, lr}
   45200:	b	4452c <fputs@plt+0x3ae2c>
   45204:	movw	r1, #9696	; 0x25e0
   45208:	movw	r0, #462	; 0x1ce
   4520c:	movt	r1, #5
   45210:	str	r2, [sp, #4]
   45214:	bl	430dc <fputs@plt+0x399dc>
   45218:	ldr	r2, [sp, #4]
   4521c:	b	45184 <fputs@plt+0x3ba84>
   45220:	movw	ip, #18824	; 0x4988
   45224:	movt	ip, #7
   45228:	mov	r1, r2
   4522c:	ldr	r2, [ip]
   45230:	add	sp, sp, #12
   45234:	pop	{r4, r5, lr}
   45238:	b	4463c <fputs@plt+0x3af3c>
   4523c:	bl	937c <abort@plt>
   45240:	push	{r3, r4, r5, lr}
   45244:	subs	r4, r1, #0
   45248:	mov	r5, r0
   4524c:	blt	45264 <fputs@plt+0x3bb64>
   45250:	cmp	r4, #1000	; 0x3e8
   45254:	moveq	r3, #0
   45258:	streq	r3, [r0, #40]	; 0x28
   4525c:	strne	r4, [r5, #40]	; 0x28
   45260:	pop	{r3, r4, r5, pc}
   45264:	movw	r1, #9696	; 0x25e0
   45268:	mov	r0, #476	; 0x1dc
   4526c:	movt	r1, #5
   45270:	bl	430dc <fputs@plt+0x399dc>
   45274:	str	r4, [r5, #40]	; 0x28
   45278:	pop	{r3, r4, r5, pc}
   4527c:	ldr	r0, [r0, #40]	; 0x28
   45280:	bx	lr
   45284:	ldr	r3, [r0, #40]	; 0x28
   45288:	ldr	r0, [r0, #12]
   4528c:	cmp	r3, #0
   45290:	bne	452ac <fputs@plt+0x3bbac>
   45294:	movw	r3, #18824	; 0x4988
   45298:	movt	r3, #7
   4529c:	ldr	r2, [r3]
   452a0:	cmp	r1, r2
   452a4:	bxeq	lr
   452a8:	b	4452c <fputs@plt+0x3ae2c>
   452ac:	movw	r2, #18824	; 0x4988
   452b0:	movt	r2, #7
   452b4:	ldr	r2, [r2]
   452b8:	b	4463c <fputs@plt+0x3af3c>
   452bc:	push	{r4}		; (str r4, [sp, #-4]!)
   452c0:	ldr	r4, [sp, #4]
   452c4:	stm	r0, {r1, r2, r3, r4}
   452c8:	pop	{r4}		; (ldr r4, [sp], #4)
   452cc:	bx	lr
   452d0:	push	{r3, r4, r5, r6, r7, r8, r9, lr}
   452d4:	mov	r4, r0
   452d8:	ldr	r5, [r0, #8]
   452dc:	mov	r8, r1
   452e0:	mov	r9, r2
   452e4:	mov	r7, r3
   452e8:	cmp	r5, #0
   452ec:	beq	45348 <fputs@plt+0x3bc48>
   452f0:	ldr	lr, [r8]
   452f4:	movw	r3, #20065	; 0x4e61
   452f8:	ldr	r2, [r9]
   452fc:	movt	r3, #33354	; 0x824a
   45300:	mov	r0, #16
   45304:	add	lr, r2, lr, lsl #10
   45308:	smull	r2, r3, r3, lr
   4530c:	asr	r2, lr, #31
   45310:	add	r3, r3, lr
   45314:	rsb	r3, r2, r3, asr #8
   45318:	rsb	r4, r3, r3, lsl #6
   4531c:	rsb	r3, r3, r4, lsl #3
   45320:	rsb	lr, r3, lr
   45324:	eor	r4, lr, lr, asr #31
   45328:	sub	r4, r4, lr, asr #31
   4532c:	bl	49000 <_Znwj@@Base>
   45330:	ldr	r3, [r5, r4, lsl #2]
   45334:	stm	r0, {r8, r9}
   45338:	str	r3, [r0, #12]
   4533c:	str	r7, [r0, #8]
   45340:	str	r0, [r5, r4, lsl #2]
   45344:	pop	{r3, r4, r5, r6, r7, r8, r9, pc}
   45348:	movw	r0, #2012	; 0x7dc
   4534c:	mov	r6, r5
   45350:	bl	958c <_Znaj@plt>
   45354:	mov	ip, r5
   45358:	movw	r5, #2012	; 0x7dc
   4535c:	mov	lr, r0
   45360:	str	r0, [r4, #8]
   45364:	b	4536c <fputs@plt+0x3bc6c>
   45368:	ldr	lr, [r4, #8]
   4536c:	str	r6, [lr, ip]
   45370:	add	ip, ip, #4
   45374:	cmp	ip, r5
   45378:	bne	45368 <fputs@plt+0x3bc68>
   4537c:	ldr	r5, [r4, #8]
   45380:	b	452f0 <fputs@plt+0x3bbf0>
   45384:	ldr	ip, [r0, #8]
   45388:	push	{r4, r5, r6}
   4538c:	cmp	ip, #0
   45390:	beq	45430 <fputs@plt+0x3bd30>
   45394:	ldr	r6, [r1]
   45398:	movw	r5, #20065	; 0x4e61
   4539c:	ldr	r4, [r2]
   453a0:	movt	r5, #33354	; 0x824a
   453a4:	add	r4, r4, r6, lsl #10
   453a8:	smull	r6, r5, r5, r4
   453ac:	asr	r6, r4, #31
   453b0:	add	r5, r5, r4
   453b4:	rsb	r5, r6, r5, asr #8
   453b8:	rsb	r6, r5, r5, lsl #6
   453bc:	rsb	r5, r5, r6, lsl #3
   453c0:	rsb	r4, r5, r4
   453c4:	cmp	r4, #0
   453c8:	rsblt	r4, r4, #0
   453cc:	ldr	ip, [ip, r4, lsl #2]
   453d0:	cmp	ip, #0
   453d4:	bne	453e8 <fputs@plt+0x3bce8>
   453d8:	b	45430 <fputs@plt+0x3bd30>
   453dc:	ldr	ip, [ip, #12]
   453e0:	cmp	ip, #0
   453e4:	beq	45430 <fputs@plt+0x3bd30>
   453e8:	ldr	r4, [ip]
   453ec:	cmp	r4, r1
   453f0:	bne	453dc <fputs@plt+0x3bcdc>
   453f4:	ldr	r4, [ip, #4]
   453f8:	cmp	r4, r2
   453fc:	bne	453dc <fputs@plt+0x3bcdc>
   45400:	ldr	r2, [r0, #40]	; 0x28
   45404:	ldr	r0, [ip, #8]
   45408:	cmp	r2, #0
   4540c:	bne	4543c <fputs@plt+0x3bd3c>
   45410:	movw	r2, #18824	; 0x4988
   45414:	movt	r2, #7
   45418:	ldr	r2, [r2]
   4541c:	cmp	r3, r2
   45420:	beq	45434 <fputs@plt+0x3bd34>
   45424:	mov	r1, r3
   45428:	pop	{r4, r5, r6}
   4542c:	b	4452c <fputs@plt+0x3ae2c>
   45430:	mov	r0, ip
   45434:	pop	{r4, r5, r6}
   45438:	bx	lr
   4543c:	movw	ip, #18824	; 0x4988
   45440:	movt	ip, #7
   45444:	mov	r1, r3
   45448:	mov	r3, r2
   4544c:	pop	{r4, r5, r6}
   45450:	ldr	r2, [ip]
   45454:	b	4463c <fputs@plt+0x3af3c>
   45458:	ldr	r0, [r0, #4]
   4545c:	and	r0, r1, r0
   45460:	bx	lr
   45464:	push	{r3, r4, r5, lr}
   45468:	mov	r5, r0
   4546c:	ldr	r4, [r1]
   45470:	cmp	r4, #0
   45474:	blt	454c0 <fputs@plt+0x3bdc0>
   45478:	ldr	r3, [r5, #48]	; 0x30
   4547c:	cmp	r4, r3
   45480:	bge	454a4 <fputs@plt+0x3bda4>
   45484:	ldr	r3, [r5, #44]	; 0x2c
   45488:	ldr	r3, [r3, r4, lsl #2]
   4548c:	cmp	r3, #0
   45490:	blt	454a4 <fputs@plt+0x3bda4>
   45494:	ldr	r2, [r5, #52]	; 0x34
   45498:	add	r3, r3, r3, lsl #3
   4549c:	ldrb	r0, [r2, r3, lsl #2]
   454a0:	pop	{r3, r4, r5, pc}
   454a4:	movw	r3, #18784	; 0x4960
   454a8:	movt	r3, #7
   454ac:	ldr	r3, [r3]
   454b0:	cmp	r3, #0
   454b4:	beq	454d4 <fputs@plt+0x3bdd4>
   454b8:	mov	r0, #0
   454bc:	pop	{r3, r4, r5, pc}
   454c0:	movw	r1, #9696	; 0x25e0
   454c4:	movw	r0, #535	; 0x217
   454c8:	movt	r1, #5
   454cc:	bl	430dc <fputs@plt+0x399dc>
   454d0:	b	45478 <fputs@plt+0x3bd78>
   454d4:	bl	937c <abort@plt>
   454d8:	push	{r4, r5, r6, lr}
   454dc:	mov	r5, r1
   454e0:	ldr	r4, [r1]
   454e4:	mov	r6, r0
   454e8:	cmp	r4, #0
   454ec:	blt	45554 <fputs@plt+0x3be54>
   454f0:	ldr	r3, [r6, #48]	; 0x30
   454f4:	cmp	r4, r3
   454f8:	bge	45520 <fputs@plt+0x3be20>
   454fc:	ldr	r3, [r6, #44]	; 0x2c
   45500:	ldr	r3, [r3, r4, lsl #2]
   45504:	cmp	r3, #0
   45508:	blt	45520 <fputs@plt+0x3be20>
   4550c:	ldr	r2, [r6, #52]	; 0x34
   45510:	add	r3, r3, r3, lsl #3
   45514:	add	r3, r2, r3, lsl #2
   45518:	ldr	r0, [r3, #4]
   4551c:	pop	{r4, r5, r6, pc}
   45520:	movw	r3, #18784	; 0x4960
   45524:	movt	r3, #7
   45528:	ldr	r3, [r3]
   4552c:	cmp	r3, #0
   45530:	beq	45568 <fputs@plt+0x3be68>
   45534:	mov	r0, r5
   45538:	bl	449c8 <fputs@plt+0x3b2c8>
   4553c:	cmp	r0, #0
   45540:	popge	{r4, r5, r6, pc}
   45544:	ldr	r0, [r5, #4]
   45548:	cmp	r0, #0
   4554c:	blt	45568 <fputs@plt+0x3be68>
   45550:	pop	{r4, r5, r6, pc}
   45554:	movw	r1, #9696	; 0x25e0
   45558:	movw	r0, #550	; 0x226
   4555c:	movt	r1, #5
   45560:	bl	430dc <fputs@plt+0x399dc>
   45564:	b	454f0 <fputs@plt+0x3bdf0>
   45568:	bl	937c <abort@plt>
   4556c:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   45570:	mov	r8, r1
   45574:	ldr	r5, [r1]
   45578:	mov	r4, r0
   4557c:	mov	r7, r2
   45580:	cmp	r5, #0
   45584:	blt	45774 <fputs@plt+0x3c074>
   45588:	ldr	r6, [r4, #40]	; 0x28
   4558c:	cmp	r6, #0
   45590:	moveq	r6, r7
   45594:	beq	455cc <fputs@plt+0x3becc>
   45598:	movw	r0, #65035	; 0xfe0b
   4559c:	mov	r1, r6
   455a0:	movt	r0, #32767	; 0x7fff
   455a4:	bl	964c <__aeabi_idiv@plt>
   455a8:	cmp	r7, r0
   455ac:	bgt	45730 <fputs@plt+0x3c030>
   455b0:	mul	r6, r7, r6
   455b4:	movw	r2, #19923	; 0x4dd3
   455b8:	movt	r2, #4194	; 0x1062
   455bc:	add	r3, r6, #500	; 0x1f4
   455c0:	smull	r1, r6, r2, r3
   455c4:	asr	r3, r3, #31
   455c8:	rsb	r6, r3, r6, asr #6
   455cc:	ldr	r3, [r4, #48]	; 0x30
   455d0:	cmp	r5, r3
   455d4:	bge	456b4 <fputs@plt+0x3bfb4>
   455d8:	ldr	r3, [r4, #44]	; 0x2c
   455dc:	ldr	r9, [r3, r5, lsl #2]
   455e0:	cmp	r9, #0
   455e4:	blt	456b4 <fputs@plt+0x3bfb4>
   455e8:	movw	r8, #18824	; 0x4988
   455ec:	movt	r8, #7
   455f0:	ldr	r3, [r8]
   455f4:	cmp	r6, r3
   455f8:	beq	45760 <fputs@plt+0x3c060>
   455fc:	movw	r3, #18792	; 0x4968
   45600:	movt	r3, #7
   45604:	ldr	r3, [r3]
   45608:	cmp	r3, #0
   4560c:	bne	45760 <fputs@plt+0x3c060>
   45610:	ldr	r5, [r4, #64]	; 0x40
   45614:	cmp	r5, #0
   45618:	beq	457b0 <fputs@plt+0x3c0b0>
   4561c:	ldr	r3, [r5, #4]
   45620:	cmp	r3, r6
   45624:	bne	4563c <fputs@plt+0x3bf3c>
   45628:	b	4566c <fputs@plt+0x3bf6c>
   4562c:	ldr	r3, [ip, #4]
   45630:	cmp	r3, r6
   45634:	beq	45788 <fputs@plt+0x3c088>
   45638:	mov	r5, ip
   4563c:	ldr	ip, [r5]
   45640:	cmp	ip, #0
   45644:	bne	4562c <fputs@plt+0x3bf2c>
   45648:	mov	r0, #12
   4564c:	bl	49000 <_Znwj@@Base>
   45650:	mov	r1, r6
   45654:	ldr	r2, [r4, #60]	; 0x3c
   45658:	ldr	r3, [r4, #64]	; 0x40
   4565c:	mov	sl, r0
   45660:	bl	44d34 <fputs@plt+0x3b634>
   45664:	mov	r5, sl
   45668:	str	sl, [r4, #64]	; 0x40
   4566c:	ldr	r5, [r5, #8]
   45670:	ldr	r0, [r5, r9, lsl #2]
   45674:	cmp	r0, #0
   45678:	popge	{r4, r5, r6, r7, r8, r9, sl, pc}
   4567c:	ldr	r1, [r4, #52]	; 0x34
   45680:	add	r2, r9, r9, lsl #3
   45684:	ldr	r3, [r4, #40]	; 0x28
   45688:	add	r2, r1, r2, lsl #2
   4568c:	cmp	r3, #0
   45690:	ldr	r0, [r2, #8]
   45694:	bne	457d8 <fputs@plt+0x3c0d8>
   45698:	ldr	r2, [r8]
   4569c:	cmp	r7, r2
   456a0:	beq	456ac <fputs@plt+0x3bfac>
   456a4:	mov	r1, r7
   456a8:	bl	4452c <fputs@plt+0x3ae2c>
   456ac:	str	r0, [r5, r9, lsl #2]
   456b0:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   456b4:	movw	r3, #18784	; 0x4960
   456b8:	movt	r3, #7
   456bc:	ldr	r3, [r3]
   456c0:	cmp	r3, #0
   456c4:	beq	457e8 <fputs@plt+0x3c0e8>
   456c8:	mov	r1, r8
   456cc:	mov	r0, r4
   456d0:	bl	454d8 <fputs@plt+0x3bdd8>
   456d4:	bl	967c <wcwidth@plt>
   456d8:	movw	r3, #18824	; 0x4988
   456dc:	movt	r3, #7
   456e0:	ldr	r2, [r3]
   456e4:	cmp	r0, #1
   456e8:	addgt	r0, r0, r0, lsl #1
   456ec:	movle	r0, #24
   456f0:	lslgt	r0, r0, #3
   456f4:	cmp	r6, r2
   456f8:	popeq	{r4, r5, r6, r7, r8, r9, sl, pc}
   456fc:	movw	r3, #18792	; 0x4968
   45700:	movt	r3, #7
   45704:	ldr	r3, [r3]
   45708:	cmp	r3, #0
   4570c:	popne	{r4, r5, r6, r7, r8, r9, sl, pc}
   45710:	ldr	r3, [r4, #40]	; 0x28
   45714:	cmp	r3, #0
   45718:	bne	457a4 <fputs@plt+0x3c0a4>
   4571c:	cmp	r7, r2
   45720:	popeq	{r4, r5, r6, r7, r8, r9, sl, pc}
   45724:	mov	r1, r7
   45728:	pop	{r4, r5, r6, r7, r8, r9, sl, lr}
   4572c:	b	4452c <fputs@plt+0x3ae2c>
   45730:	vmov	s9, r6
   45734:	vldr	d6, [pc, #196]	; 45800 <fputs@plt+0x3c100>
   45738:	vcvt.f64.s32	d7, s9
   4573c:	vmov	s9, r7
   45740:	vcvt.f64.s32	d5, s9
   45744:	vmul.f64	d7, d5, d7
   45748:	vdiv.f64	d7, d7, d6
   4574c:	vmov.f64	d6, #96	; 0x3f000000  0.5
   45750:	vadd.f64	d7, d7, d6
   45754:	vcvt.s32.f64	s11, d7
   45758:	vmov	r6, s11
   4575c:	b	455cc <fputs@plt+0x3becc>
   45760:	ldr	r3, [r4, #52]	; 0x34
   45764:	add	r9, r9, r9, lsl #3
   45768:	add	r9, r3, r9, lsl #2
   4576c:	ldr	r0, [r9, #8]
   45770:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   45774:	movw	r1, #9696	; 0x25e0
   45778:	movw	r0, #346	; 0x15a
   4577c:	movt	r1, #5
   45780:	bl	430dc <fputs@plt+0x399dc>
   45784:	b	45588 <fputs@plt+0x3be88>
   45788:	ldr	r3, [ip]
   4578c:	str	r3, [r5]
   45790:	mov	r5, ip
   45794:	ldr	r3, [r4, #64]	; 0x40
   45798:	str	r3, [ip]
   4579c:	str	ip, [r4, #64]	; 0x40
   457a0:	b	4566c <fputs@plt+0x3bf6c>
   457a4:	mov	r1, r7
   457a8:	pop	{r4, r5, r6, r7, r8, r9, sl, lr}
   457ac:	b	4463c <fputs@plt+0x3af3c>
   457b0:	mov	r0, #12
   457b4:	bl	49000 <_Znwj@@Base>
   457b8:	mov	r1, r6
   457bc:	mov	r3, r5
   457c0:	ldr	r2, [r4, #60]	; 0x3c
   457c4:	mov	sl, r0
   457c8:	bl	44d34 <fputs@plt+0x3b634>
   457cc:	str	sl, [r4, #64]	; 0x40
   457d0:	mov	r5, sl
   457d4:	b	4566c <fputs@plt+0x3bf6c>
   457d8:	mov	r1, r7
   457dc:	ldr	r2, [r8]
   457e0:	bl	4463c <fputs@plt+0x3af3c>
   457e4:	b	456ac <fputs@plt+0x3bfac>
   457e8:	bl	937c <abort@plt>
   457ec:	mov	r0, sl
   457f0:	bl	49050 <_ZdlPv@@Base>
   457f4:	bl	9460 <__cxa_end_cleanup@plt>
   457f8:	b	457ec <fputs@plt+0x3c0ec>
   457fc:	nop	{0}
   45800:	andeq	r0, r0, r0
   45804:	addmi	r4, pc, r0
   45808:	ldr	r0, [r0, #20]
   4580c:	bx	lr
   45810:	ldr	r0, [r0, #24]
   45814:	bx	lr
   45818:	push	{r3, r4, r5, lr}
   4581c:	mov	r5, r0
   45820:	ldr	r4, [r1]
   45824:	cmp	r4, #0
   45828:	blt	45878 <fputs@plt+0x3c178>
   4582c:	ldr	r3, [r5, #48]	; 0x30
   45830:	cmp	r4, r3
   45834:	bge	4585c <fputs@plt+0x3c15c>
   45838:	ldr	r3, [r5, #44]	; 0x2c
   4583c:	ldr	r3, [r3, r4, lsl #2]
   45840:	cmp	r3, #0
   45844:	blt	4585c <fputs@plt+0x3c15c>
   45848:	ldr	r2, [r5, #52]	; 0x34
   4584c:	add	r3, r3, r3, lsl #3
   45850:	add	r3, r2, r3, lsl #2
   45854:	ldr	r0, [r3, #32]
   45858:	pop	{r3, r4, r5, pc}
   4585c:	movw	r3, #18784	; 0x4960
   45860:	movt	r3, #7
   45864:	ldr	r3, [r3]
   45868:	cmp	r3, #0
   4586c:	beq	4588c <fputs@plt+0x3c18c>
   45870:	mov	r0, #0
   45874:	pop	{r3, r4, r5, pc}
   45878:	movw	r1, #9696	; 0x25e0
   4587c:	movw	r0, #583	; 0x247
   45880:	movt	r1, #5
   45884:	bl	430dc <fputs@plt+0x399dc>
   45888:	b	4582c <fputs@plt+0x3c12c>
   4588c:	bl	937c <abort@plt>
   45890:	movw	r3, #18780	; 0x495c
   45894:	movt	r3, #7
   45898:	ldr	r0, [r3]
   4589c:	bx	lr
   458a0:	push	{r3, r4, r5, r6, r7, lr}
   458a4:	mov	r5, r0
   458a8:	ldr	r4, [r0, #48]	; 0x30
   458ac:	cmp	r4, #0
   458b0:	bne	45900 <fputs@plt+0x3c200>
   458b4:	cmp	r1, #127	; 0x7f
   458b8:	bgt	4597c <fputs@plt+0x3c27c>
   458bc:	mov	r0, #512	; 0x200
   458c0:	mov	r3, #128	; 0x80
   458c4:	str	r3, [r5, #48]	; 0x30
   458c8:	bl	958c <_Znaj@plt>
   458cc:	ldr	r3, [r5, #48]	; 0x30
   458d0:	cmp	r3, #0
   458d4:	str	r0, [r5, #44]	; 0x2c
   458d8:	pople	{r3, r4, r5, r6, r7, pc}
   458dc:	sub	r0, r0, #4
   458e0:	mov	r3, #0
   458e4:	mvn	r1, #0
   458e8:	str	r1, [r0, #4]!
   458ec:	add	r3, r3, #1
   458f0:	ldr	r2, [r5, #48]	; 0x30
   458f4:	cmp	r2, r3
   458f8:	bgt	458e8 <fputs@plt+0x3c1e8>
   458fc:	pop	{r3, r4, r5, r6, r7, pc}
   45900:	lsl	r3, r4, #1
   45904:	ldr	r6, [r0, #44]	; 0x2c
   45908:	cmp	r1, r3
   4590c:	lsl	r7, r4, #2
   45910:	addge	r3, r1, #10
   45914:	str	r3, [r0, #48]	; 0x30
   45918:	cmp	r3, #532676608	; 0x1fc00000
   4591c:	lslls	r0, r3, #2
   45920:	mvnhi	r0, #0
   45924:	bl	958c <_Znaj@plt>
   45928:	mov	r1, r6
   4592c:	mov	r2, r7
   45930:	str	r0, [r5, #44]	; 0x2c
   45934:	bl	94f0 <memcpy@plt>
   45938:	ldr	r3, [r5, #48]	; 0x30
   4593c:	cmp	r4, r3
   45940:	bge	45968 <fputs@plt+0x3c268>
   45944:	ldr	r3, [r5, #44]	; 0x2c
   45948:	sub	r7, r7, #4
   4594c:	mvn	ip, #0
   45950:	add	r3, r3, r7
   45954:	str	ip, [r3, #4]!
   45958:	add	r4, r4, #1
   4595c:	ldr	r2, [r5, #48]	; 0x30
   45960:	cmp	r2, r4
   45964:	bgt	45954 <fputs@plt+0x3c254>
   45968:	cmp	r6, #0
   4596c:	popeq	{r3, r4, r5, r6, r7, pc}
   45970:	mov	r0, r6
   45974:	pop	{r3, r4, r5, r6, r7, lr}
   45978:	b	961c <_ZdaPv@plt>
   4597c:	add	r1, r1, #10
   45980:	str	r1, [r0, #48]	; 0x30
   45984:	cmp	r1, #532676608	; 0x1fc00000
   45988:	lslls	r0, r1, #2
   4598c:	mvnhi	r0, #0
   45990:	b	458c8 <fputs@plt+0x3c1c8>
   45994:	push	{r4, r5, r6, lr}
   45998:	mov	r4, r0
   4599c:	ldr	r6, [r0, #52]	; 0x34
   459a0:	cmp	r6, #0
   459a4:	beq	459e8 <fputs@plt+0x3c2e8>
   459a8:	ldr	r5, [r0, #60]	; 0x3c
   459ac:	lsl	r0, r5, #1
   459b0:	str	r0, [r4, #60]	; 0x3c
   459b4:	cmp	r0, #59244544	; 0x3880000
   459b8:	addls	r0, r0, r5, lsl #4
   459bc:	mvnhi	r0, #0
   459c0:	lslls	r0, r0, #2
   459c4:	bl	958c <_Znaj@plt>
   459c8:	add	r2, r5, r5, lsl #3
   459cc:	mov	r1, r6
   459d0:	lsl	r2, r2, #2
   459d4:	str	r0, [r4, #52]	; 0x34
   459d8:	bl	94f0 <memcpy@plt>
   459dc:	mov	r0, r6
   459e0:	pop	{r4, r5, r6, lr}
   459e4:	b	961c <_ZdaPv@plt>
   459e8:	mov	r3, #16
   459ec:	mov	r0, #576	; 0x240
   459f0:	str	r3, [r4, #60]	; 0x3c
   459f4:	bl	958c <_Znaj@plt>
   459f8:	str	r0, [r4, #52]	; 0x34
   459fc:	pop	{r4, r5, r6, pc}
   45a00:	push	{r3, r4, r5, r6, r7, lr}
   45a04:	mov	r4, r0
   45a08:	ldr	r0, [r0, #48]	; 0x30
   45a0c:	subs	r3, r0, #1
   45a10:	bmi	45a44 <fputs@plt+0x3c344>
   45a14:	ldr	r2, [r4, #44]	; 0x2c
   45a18:	lsl	ip, r3, #2
   45a1c:	ldr	r1, [r2, r3, lsl #2]
   45a20:	cmp	r1, #0
   45a24:	bge	45a44 <fputs@plt+0x3c344>
   45a28:	add	r2, r2, ip
   45a2c:	b	45a3c <fputs@plt+0x3c33c>
   45a30:	ldr	r1, [r2, #-4]!
   45a34:	cmp	r1, #0
   45a38:	bge	45a44 <fputs@plt+0x3c344>
   45a3c:	subs	r3, r3, #1
   45a40:	bcs	45a30 <fputs@plt+0x3c330>
   45a44:	add	r5, r3, #1
   45a48:	cmp	r0, r5
   45a4c:	ble	45a90 <fputs@plt+0x3c390>
   45a50:	cmp	r5, #532676608	; 0x1fc00000
   45a54:	ldr	r6, [r4, #44]	; 0x2c
   45a58:	lslls	r0, r5, #2
   45a5c:	lslhi	r7, r5, #2
   45a60:	mvnhi	r0, #0
   45a64:	movls	r7, r0
   45a68:	bl	958c <_Znaj@plt>
   45a6c:	mov	r2, r7
   45a70:	mov	r1, r6
   45a74:	str	r0, [r4, #44]	; 0x2c
   45a78:	bl	94f0 <memcpy@plt>
   45a7c:	cmp	r6, #0
   45a80:	beq	45a8c <fputs@plt+0x3c38c>
   45a84:	mov	r0, r6
   45a88:	bl	961c <_ZdaPv@plt>
   45a8c:	str	r5, [r4, #48]	; 0x30
   45a90:	ldr	r3, [r4, #56]	; 0x38
   45a94:	ldr	r2, [r4, #60]	; 0x3c
   45a98:	cmp	r3, r2
   45a9c:	popge	{r3, r4, r5, r6, r7, pc}
   45aa0:	cmp	r3, #59244544	; 0x3880000
   45aa4:	ldr	r5, [r4, #52]	; 0x34
   45aa8:	addls	r3, r3, r3, lsl #3
   45aac:	mvnhi	r0, #0
   45ab0:	lslls	r0, r3, #2
   45ab4:	bl	958c <_Znaj@plt>
   45ab8:	ldr	r3, [r4, #56]	; 0x38
   45abc:	mov	r1, r5
   45ac0:	add	r2, r3, r3, lsl #3
   45ac4:	lsl	r2, r2, #2
   45ac8:	str	r0, [r4, #52]	; 0x34
   45acc:	bl	94f0 <memcpy@plt>
   45ad0:	cmp	r5, #0
   45ad4:	beq	45ae0 <fputs@plt+0x3c3e0>
   45ad8:	mov	r0, r5
   45adc:	bl	961c <_ZdaPv@plt>
   45ae0:	ldr	r3, [r4, #56]	; 0x38
   45ae4:	str	r3, [r4, #60]	; 0x3c
   45ae8:	pop	{r3, r4, r5, r6, r7, pc}
   45aec:	push	{r3, r4, r5, r6, r7, lr}
   45af0:	mov	r5, r0
   45af4:	ldr	r6, [r1]
   45af8:	mov	r4, r2
   45afc:	cmp	r6, #0
   45b00:	blt	45bc0 <fputs@plt+0x3c4c0>
   45b04:	ldr	r3, [r5, #48]	; 0x30
   45b08:	cmp	r6, r3
   45b0c:	bge	45b60 <fputs@plt+0x3c460>
   45b10:	ldr	r3, [r5, #56]	; 0x38
   45b14:	ldr	r2, [r5, #60]	; 0x3c
   45b18:	add	r1, r3, #1
   45b1c:	cmp	r1, r2
   45b20:	bge	45b8c <fputs@plt+0x3c48c>
   45b24:	ldr	r2, [r5, #44]	; 0x2c
   45b28:	ldr	r7, [r5, #52]	; 0x34
   45b2c:	str	r3, [r2, r6, lsl #2]
   45b30:	ldr	r6, [r5, #56]	; 0x38
   45b34:	add	r3, r6, #1
   45b38:	str	r3, [r5, #56]	; 0x38
   45b3c:	ldm	r4!, {r0, r1, r2, r3}
   45b40:	add	r6, r6, r6, lsl #3
   45b44:	add	ip, r7, r6, lsl #2
   45b48:	stmia	ip!, {r0, r1, r2, r3}
   45b4c:	ldm	r4!, {r0, r1, r2, r3}
   45b50:	stmia	ip!, {r0, r1, r2, r3}
   45b54:	ldr	r3, [r4]
   45b58:	str	r3, [ip]
   45b5c:	pop	{r3, r4, r5, r6, r7, pc}
   45b60:	mov	r0, r5
   45b64:	mov	r1, r6
   45b68:	bl	458a0 <fputs@plt+0x3c1a0>
   45b6c:	ldr	r3, [r5, #48]	; 0x30
   45b70:	cmp	r6, r3
   45b74:	blt	45b10 <fputs@plt+0x3c410>
   45b78:	movw	r1, #9696	; 0x25e0
   45b7c:	movw	r0, #667	; 0x29b
   45b80:	movt	r1, #5
   45b84:	bl	430dc <fputs@plt+0x399dc>
   45b88:	b	45b10 <fputs@plt+0x3c410>
   45b8c:	mov	r0, r5
   45b90:	bl	45994 <fputs@plt+0x3c294>
   45b94:	ldr	r3, [r5, #56]	; 0x38
   45b98:	ldr	r2, [r5, #60]	; 0x3c
   45b9c:	add	r1, r3, #1
   45ba0:	cmp	r1, r2
   45ba4:	blt	45b24 <fputs@plt+0x3c424>
   45ba8:	movw	r1, #9696	; 0x25e0
   45bac:	movw	r0, #670	; 0x29e
   45bb0:	movt	r1, #5
   45bb4:	bl	430dc <fputs@plt+0x399dc>
   45bb8:	ldr	r3, [r5, #56]	; 0x38
   45bbc:	b	45b24 <fputs@plt+0x3c424>
   45bc0:	movw	r1, #9696	; 0x25e0
   45bc4:	mov	r0, #664	; 0x298
   45bc8:	movt	r1, #5
   45bcc:	bl	430dc <fputs@plt+0x399dc>
   45bd0:	b	45b04 <fputs@plt+0x3c404>
   45bd4:	push	{r4, r5, r6, lr}
   45bd8:	mov	r5, r0
   45bdc:	ldr	r4, [r1]
   45be0:	ldr	r6, [r2]
   45be4:	cmp	r4, #0
   45be8:	cmpge	r6, #0
   45bec:	blt	45c20 <fputs@plt+0x3c520>
   45bf0:	ldr	r3, [r0, #48]	; 0x30
   45bf4:	cmp	r6, r3
   45bf8:	bge	45c20 <fputs@plt+0x3c520>
   45bfc:	cmp	r4, r3
   45c00:	blt	45c10 <fputs@plt+0x3c510>
   45c04:	mov	r0, r5
   45c08:	mov	r1, r4
   45c0c:	bl	458a0 <fputs@plt+0x3c1a0>
   45c10:	ldr	r3, [r5, #44]	; 0x2c
   45c14:	ldr	r2, [r3, r6, lsl #2]
   45c18:	str	r2, [r3, r4, lsl #2]
   45c1c:	pop	{r4, r5, r6, pc}
   45c20:	movw	r1, #9696	; 0x25e0
   45c24:	movw	r0, #679	; 0x2a7
   45c28:	movt	r1, #5
   45c2c:	bl	430dc <fputs@plt+0x399dc>
   45c30:	ldr	r3, [r5, #48]	; 0x30
   45c34:	b	45bfc <fputs@plt+0x3c4fc>
   45c38:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   45c3c:	sub	sp, sp, #324	; 0x144
   45c40:	movw	r8, #3232	; 0xca0
   45c44:	movt	r8, #7
   45c48:	str	r0, [sp, #24]
   45c4c:	movw	r6, #18984	; 0x4a28
   45c50:	ldr	r0, [r8]
   45c54:	movt	r6, #7
   45c58:	ldr	r5, [sp, #24]
   45c5c:	movw	ip, #16416	; 0x4020
   45c60:	str	r2, [sp, #16]
   45c64:	movt	ip, #7
   45c68:	mov	r2, #1
   45c6c:	str	ip, [sp, #8]
   45c70:	str	r1, [sp, #12]
   45c74:	str	r3, [sp, #20]
   45c78:	str	r2, [sp, #28]
   45c7c:	str	r0, [sp, #316]	; 0x13c
   45c80:	ldrb	r3, [r5]
   45c84:	ldr	ip, [sp, #8]
   45c88:	ldrb	r9, [ip, r3]
   45c8c:	cmp	r9, #0
   45c90:	bne	45db4 <fputs@plt+0x3c6b4>
   45c94:	movw	r7, #18984	; 0x4a28
   45c98:	mov	r4, r9
   45c9c:	movt	r7, #7
   45ca0:	b	45cb4 <fputs@plt+0x3c5b4>
   45ca4:	add	r4, r4, #1
   45ca8:	add	r9, r9, #24
   45cac:	cmp	r4, #41	; 0x29
   45cb0:	beq	45d30 <fputs@plt+0x3c630>
   45cb4:	ldr	sl, [r6, r9]
   45cb8:	mov	r1, r5
   45cbc:	movw	fp, #18984	; 0x4a28
   45cc0:	movt	fp, #7
   45cc4:	mov	r0, sl
   45cc8:	bl	9430 <strcasecmp@plt>
   45ccc:	cmp	r0, #0
   45cd0:	bne	45ca4 <fputs@plt+0x3c5a4>
   45cd4:	ldr	ip, [sp, #16]
   45cd8:	cmp	ip, #0
   45cdc:	addne	r3, r4, r4, lsl #1
   45ce0:	addne	r2, fp, r3, lsl #3
   45ce4:	ldrdne	r2, [r2, #8]
   45ce8:	strdne	r2, [ip]
   45cec:	ldr	ip, [sp, #20]
   45cf0:	cmp	ip, #0
   45cf4:	addne	r4, r4, r4, lsl #1
   45cf8:	addne	r7, r7, r4, lsl #3
   45cfc:	ldrdne	r2, [r7, #16]
   45d00:	strdne	r2, [ip]
   45d04:	ldr	ip, [sp, #12]
   45d08:	cmp	ip, #0
   45d0c:	beq	45dac <fputs@plt+0x3c6ac>
   45d10:	mov	r0, #1
   45d14:	str	sl, [ip]
   45d18:	ldr	r2, [sp, #316]	; 0x13c
   45d1c:	ldr	r3, [r8]
   45d20:	cmp	r2, r3
   45d24:	bne	45e70 <fputs@plt+0x3c770>
   45d28:	add	sp, sp, #324	; 0x144
   45d2c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   45d30:	ldr	r2, [sp, #28]
   45d34:	cmp	r2, #0
   45d38:	beq	45da4 <fputs@plt+0x3c6a4>
   45d3c:	movw	r1, #58320	; 0xe3d0
   45d40:	ldr	r0, [sp, #24]
   45d44:	movt	r1, #4
   45d48:	bl	9454 <fopen@plt>
   45d4c:	subs	r4, r0, #0
   45d50:	beq	45da4 <fputs@plt+0x3c6a4>
   45d54:	mov	r2, r4
   45d58:	mov	r1, #254	; 0xfe
   45d5c:	add	r0, sp, #60	; 0x3c
   45d60:	bl	93e8 <fgets@plt>
   45d64:	mov	r0, r4
   45d68:	bl	93dc <fclose@plt>
   45d6c:	add	r0, sp, #60	; 0x3c
   45d70:	mov	r1, #0
   45d74:	bl	9424 <strchr@plt>
   45d78:	ldrb	r3, [r0, #-1]
   45d7c:	cmp	r3, #10
   45d80:	addne	r5, sp, #60	; 0x3c
   45d84:	addeq	r5, sp, #60	; 0x3c
   45d88:	movne	r3, #0
   45d8c:	moveq	ip, #0
   45d90:	moveq	r2, #0
   45d94:	strne	r3, [sp, #28]
   45d98:	strbeq	ip, [r0, #-1]
   45d9c:	streq	r2, [sp, #28]
   45da0:	b	45c80 <fputs@plt+0x3c580>
   45da4:	mov	r0, #0
   45da8:	b	45d18 <fputs@plt+0x3c618>
   45dac:	mov	r0, #1
   45db0:	b	45d18 <fputs@plt+0x3c618>
   45db4:	add	r3, sp, #56	; 0x38
   45db8:	mov	r0, r5
   45dbc:	str	r3, [sp, #4]
   45dc0:	add	r4, sp, #40	; 0x28
   45dc4:	add	r2, sp, #32
   45dc8:	str	r4, [sp]
   45dcc:	movw	r1, #9744	; 0x2610
   45dd0:	add	r3, sp, #52	; 0x34
   45dd4:	movt	r1, #5
   45dd8:	bl	94e4 <sscanf@plt>
   45ddc:	cmp	r0, #4
   45de0:	bne	45da4 <fputs@plt+0x3c6a4>
   45de4:	vldr	d7, [sp, #32]
   45de8:	vcmpe.f64	d7, #0.0
   45dec:	vmrs	APSR_nzcv, fpscr
   45df0:	ble	45da4 <fputs@plt+0x3c6a4>
   45df4:	vldr	d7, [sp, #40]	; 0x28
   45df8:	vcmpe.f64	d7, #0.0
   45dfc:	vmrs	APSR_nzcv, fpscr
   45e00:	ble	45da4 <fputs@plt+0x3c6a4>
   45e04:	add	r0, sp, #32
   45e08:	ldrb	r1, [sp, #52]	; 0x34
   45e0c:	bl	44bb0 <fputs@plt+0x3b4b0>
   45e10:	cmp	r0, #0
   45e14:	beq	45da4 <fputs@plt+0x3c6a4>
   45e18:	mov	r0, r4
   45e1c:	ldrb	r1, [sp, #56]	; 0x38
   45e20:	bl	44bb0 <fputs@plt+0x3b4b0>
   45e24:	cmp	r0, #0
   45e28:	beq	45da4 <fputs@plt+0x3c6a4>
   45e2c:	ldr	ip, [sp, #16]
   45e30:	cmp	ip, #0
   45e34:	ldrdne	r2, [sp, #32]
   45e38:	ldrne	ip, [sp, #16]
   45e3c:	strdne	r2, [ip]
   45e40:	ldr	ip, [sp, #20]
   45e44:	cmp	ip, #0
   45e48:	ldrdne	r2, [sp, #40]	; 0x28
   45e4c:	strdne	r2, [ip]
   45e50:	ldr	ip, [sp, #12]
   45e54:	cmp	ip, #0
   45e58:	beq	45dac <fputs@plt+0x3c6ac>
   45e5c:	movw	r3, #9768	; 0x2628
   45e60:	mov	r0, #1
   45e64:	movt	r3, #5
   45e68:	str	r3, [ip]
   45e6c:	b	45d18 <fputs@plt+0x3c618>
   45e70:	bl	95d4 <__stack_chk_fail@plt>
   45e74:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   45e78:	vpush	{d8-d9}
   45e7c:	movw	r7, #3232	; 0xca0
   45e80:	movt	r7, #7
   45e84:	ldr	r6, [r0, #20]
   45e88:	sub	sp, sp, #148	; 0x94
   45e8c:	mov	r5, r0
   45e90:	ldr	r3, [r7]
   45e94:	mov	r4, r1
   45e98:	mov	r0, r6
   45e9c:	movw	r1, #9776	; 0x2630
   45ea0:	movt	r1, #5
   45ea4:	mov	sl, r2
   45ea8:	str	r3, [sp, #140]	; 0x8c
   45eac:	bl	96d0 <strcmp@plt>
   45eb0:	subs	r8, r0, #0
   45eb4:	bne	45eec <fputs@plt+0x3c7ec>
   45eb8:	cmp	r4, #0
   45ebc:	beq	462b8 <fputs@plt+0x3cbb8>
   45ec0:	mov	r8, #0
   45ec4:	mov	r3, #1
   45ec8:	str	r3, [r4]
   45ecc:	ldr	r2, [sp, #140]	; 0x8c
   45ed0:	mov	r0, r8
   45ed4:	ldr	r3, [r7]
   45ed8:	cmp	r2, r3
   45edc:	bne	463f8 <fputs@plt+0x3ccf8>
   45ee0:	add	sp, sp, #148	; 0x94
   45ee4:	vpop	{d8-d9}
   45ee8:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   45eec:	mov	r0, r6
   45ef0:	add	r1, sp, #28
   45ef4:	bl	47738 <fputs@plt+0x3e038>
   45ef8:	cmp	r0, #0
   45efc:	beq	462e8 <fputs@plt+0x3cbe8>
   45f00:	ldr	r1, [sp, #28]
   45f04:	mov	r3, #0
   45f08:	mov	r2, #1
   45f0c:	str	r0, [sp, #76]	; 0x4c
   45f10:	str	sl, [sp, #96]	; 0x60
   45f14:	vldr	d8, [pc, #956]	; 462d8 <fputs@plt+0x3cbd8>
   45f18:	str	r1, [sp, #80]	; 0x50
   45f1c:	vldr	d9, [pc, #956]	; 462e0 <fputs@plt+0x3cbe0>
   45f20:	str	r3, [sp, #84]	; 0x54
   45f24:	str	r3, [sp, #88]	; 0x58
   45f28:	str	r3, [sp, #100]	; 0x64
   45f2c:	str	r2, [sp, #92]	; 0x5c
   45f30:	b	45f5c <fputs@plt+0x3c85c>
   45f34:	movw	r1, #9852	; 0x267c
   45f38:	ldr	r0, [sp, #100]	; 0x64
   45f3c:	movt	r1, #5
   45f40:	bl	95f8 <strtok@plt>
   45f44:	movw	r1, #60044	; 0xea8c
   45f48:	movt	r1, #4
   45f4c:	mov	r4, r0
   45f50:	bl	96d0 <strcmp@plt>
   45f54:	cmp	r0, #0
   45f58:	bne	45fdc <fputs@plt+0x3c8dc>
   45f5c:	add	r0, sp, #76	; 0x4c
   45f60:	bl	447cc <fputs@plt+0x3b0cc>
   45f64:	cmp	r0, #0
   45f68:	bne	45f34 <fputs@plt+0x3c834>
   45f6c:	movw	r3, #18784	; 0x4960
   45f70:	movt	r3, #7
   45f74:	ldr	r3, [r3]
   45f78:	cmp	r3, #0
   45f7c:	beq	46210 <fputs@plt+0x3cb10>
   45f80:	ldr	r3, [r5, #12]
   45f84:	cmp	r3, #0
   45f88:	bne	45fcc <fputs@plt+0x3c8cc>
   45f8c:	ldr	r3, [r5, #40]	; 0x28
   45f90:	movw	r2, #45516	; 0xb1cc
   45f94:	movt	r2, #6
   45f98:	cmp	r3, #0
   45f9c:	beq	46384 <fputs@plt+0x3cc84>
   45fa0:	ldr	r2, [r2]
   45fa4:	movw	r0, #18824	; 0x4988
   45fa8:	movw	r1, #18828	; 0x498c
   45fac:	movt	r0, #7
   45fb0:	movt	r1, #7
   45fb4:	mov	ip, #216	; 0xd8
   45fb8:	ldr	r0, [r0]
   45fbc:	mul	r2, ip, r2
   45fc0:	ldr	r1, [r1]
   45fc4:	bl	4463c <fputs@plt+0x3af3c>
   45fc8:	str	r0, [r5, #12]
   45fcc:	mov	r8, #1
   45fd0:	add	r0, sp, #76	; 0x4c
   45fd4:	bl	4478c <fputs@plt+0x3b08c>
   45fd8:	b	45ecc <fputs@plt+0x3c7cc>
   45fdc:	movw	r1, #9860	; 0x2684
   45fe0:	mov	r0, r4
   45fe4:	movt	r1, #5
   45fe8:	bl	96d0 <strcmp@plt>
   45fec:	subs	r8, r0, #0
   45ff0:	beq	46140 <fputs@plt+0x3ca40>
   45ff4:	movw	r1, #9912	; 0x26b8
   45ff8:	mov	r0, r4
   45ffc:	movt	r1, #5
   46000:	bl	96d0 <strcmp@plt>
   46004:	subs	r8, r0, #0
   46008:	beq	46268 <fputs@plt+0x3cb68>
   4600c:	movw	r1, #9956	; 0x26e4
   46010:	mov	r0, r4
   46014:	movt	r1, #5
   46018:	bl	96d0 <strcmp@plt>
   4601c:	subs	r8, r0, #0
   46020:	beq	460ec <fputs@plt+0x3c9ec>
   46024:	movw	r1, #10004	; 0x2714
   46028:	mov	r0, r4
   4602c:	movt	r1, #5
   46030:	bl	96d0 <strcmp@plt>
   46034:	cmp	r0, #0
   46038:	beq	46238 <fputs@plt+0x3cb38>
   4603c:	movw	r1, #8136	; 0x1fc8
   46040:	mov	r0, r4
   46044:	movt	r1, #5
   46048:	bl	96d0 <strcmp@plt>
   4604c:	cmp	r0, #0
   46050:	moveq	r3, #1
   46054:	streq	r3, [r5, #16]
   46058:	beq	45f5c <fputs@plt+0x3c85c>
   4605c:	movw	r1, #10064	; 0x2750
   46060:	mov	r0, r4
   46064:	movt	r1, #5
   46068:	bl	96d0 <strcmp@plt>
   4606c:	cmp	r0, #0
   46070:	beq	46438 <fputs@plt+0x3cd38>
   46074:	movw	r1, #10076	; 0x275c
   46078:	mov	r0, r4
   4607c:	movt	r1, #5
   46080:	bl	96d0 <strcmp@plt>
   46084:	cmp	r0, #0
   46088:	beq	46438 <fputs@plt+0x3cd38>
   4608c:	movw	r1, #51700	; 0xc9f4
   46090:	mov	r0, #0
   46094:	movt	r1, #4
   46098:	bl	95f8 <strtok@plt>
   4609c:	ldr	r3, [r5]
   460a0:	ldr	r6, [r3, #8]
   460a4:	bl	44364 <fputs@plt+0x3ac64>
   460a8:	ldr	ip, [sp, #84]	; 0x54
   460ac:	mov	r1, r4
   460b0:	ldr	r3, [sp, #80]	; 0x50
   460b4:	str	ip, [sp]
   460b8:	mov	r2, r0
   460bc:	mov	r0, r5
   460c0:	blx	r6
   460c4:	b	45f5c <fputs@plt+0x3c85c>
   460c8:	movw	r1, #9968	; 0x26f0
   460cc:	mov	r0, r4
   460d0:	movt	r1, #5
   460d4:	bl	96d0 <strcmp@plt>
   460d8:	cmp	r0, #0
   460dc:	bne	461e8 <fputs@plt+0x3cae8>
   460e0:	ldr	r3, [r5, #4]
   460e4:	orr	r3, r3, #8
   460e8:	str	r3, [r5, #4]
   460ec:	movw	r1, #9852	; 0x267c
   460f0:	mov	r0, #0
   460f4:	movt	r1, #5
   460f8:	bl	95f8 <strtok@plt>
   460fc:	subs	r4, r0, #0
   46100:	beq	45f5c <fputs@plt+0x3c85c>
   46104:	movw	r1, #58672	; 0xe530
   46108:	movt	r1, #4
   4610c:	bl	96d0 <strcmp@plt>
   46110:	cmp	r0, #0
   46114:	beq	45f5c <fputs@plt+0x3c85c>
   46118:	movw	r1, #9524	; 0x2534
   4611c:	mov	r0, r4
   46120:	movt	r1, #5
   46124:	bl	96d0 <strcmp@plt>
   46128:	cmp	r0, #0
   4612c:	bne	4619c <fputs@plt+0x3ca9c>
   46130:	ldr	r3, [r5, #4]
   46134:	orr	r3, r3, #1
   46138:	str	r3, [r5, #4]
   4613c:	b	460ec <fputs@plt+0x3c9ec>
   46140:	movw	r1, #9852	; 0x267c
   46144:	movt	r1, #5
   46148:	bl	95f8 <strtok@plt>
   4614c:	cmp	r0, #0
   46150:	beq	4616c <fputs@plt+0x3ca6c>
   46154:	movw	r1, #7240	; 0x1c48
   46158:	add	r2, sp, #104	; 0x68
   4615c:	movt	r1, #5
   46160:	bl	94e4 <sscanf@plt>
   46164:	cmp	r0, #1
   46168:	beq	46224 <fputs@plt+0x3cb24>
   4616c:	ldr	r3, [sp, #96]	; 0x60
   46170:	cmp	r3, #0
   46174:	bne	45fd0 <fputs@plt+0x3c8d0>
   46178:	movw	r2, #18728	; 0x4928
   4617c:	movt	r2, #7
   46180:	movw	r1, #9872	; 0x2690
   46184:	str	r2, [sp]
   46188:	movt	r1, #5
   4618c:	mov	r3, r2
   46190:	add	r0, sp, #76	; 0x4c
   46194:	bl	44728 <fputs@plt+0x3b028>
   46198:	b	45fd0 <fputs@plt+0x3c8d0>
   4619c:	movw	r1, #63488	; 0xf800
   461a0:	mov	r0, r4
   461a4:	movt	r1, #4
   461a8:	bl	96d0 <strcmp@plt>
   461ac:	cmp	r0, #0
   461b0:	ldreq	r3, [r5, #4]
   461b4:	orreq	r3, r3, #2
   461b8:	streq	r3, [r5, #4]
   461bc:	beq	460ec <fputs@plt+0x3c9ec>
   461c0:	movw	r1, #48500	; 0xbd74
   461c4:	mov	r0, r4
   461c8:	movt	r1, #4
   461cc:	bl	96d0 <strcmp@plt>
   461d0:	cmp	r0, #0
   461d4:	bne	460c8 <fputs@plt+0x3c9c8>
   461d8:	ldr	r3, [r5, #4]
   461dc:	orr	r3, r3, #4
   461e0:	str	r3, [r5, #4]
   461e4:	b	460ec <fputs@plt+0x3c9ec>
   461e8:	movw	r1, #9972	; 0x26f4
   461ec:	mov	r0, r4
   461f0:	movt	r1, #5
   461f4:	bl	96d0 <strcmp@plt>
   461f8:	cmp	r0, #0
   461fc:	bne	463b8 <fputs@plt+0x3ccb8>
   46200:	ldr	r3, [r5, #4]
   46204:	orr	r3, r3, #16
   46208:	str	r3, [r5, #4]
   4620c:	b	460ec <fputs@plt+0x3c9ec>
   46210:	ldr	r3, [sp, #96]	; 0x60
   46214:	cmp	r3, #0
   46218:	beq	46360 <fputs@plt+0x3cc60>
   4621c:	mov	r8, #0
   46220:	b	45fd0 <fputs@plt+0x3c8d0>
   46224:	ldr	r3, [sp, #104]	; 0x68
   46228:	cmp	r3, #0
   4622c:	ble	4616c <fputs@plt+0x3ca6c>
   46230:	str	r3, [r5, #12]
   46234:	b	45f5c <fputs@plt+0x3c85c>
   46238:	movw	r1, #9852	; 0x267c
   4623c:	movt	r1, #5
   46240:	bl	95f8 <strtok@plt>
   46244:	subs	r4, r0, #0
   46248:	beq	463fc <fputs@plt+0x3ccfc>
   4624c:	bl	94d8 <strlen@plt>
   46250:	add	r0, r0, #1
   46254:	bl	958c <_Znaj@plt>
   46258:	str	r0, [r5, #24]
   4625c:	mov	r1, r4
   46260:	bl	9538 <strcpy@plt>
   46264:	b	45f5c <fputs@plt+0x3c85c>
   46268:	movw	r1, #9852	; 0x267c
   4626c:	movt	r1, #5
   46270:	bl	95f8 <strtok@plt>
   46274:	subs	r4, r0, #0
   46278:	beq	46320 <fputs@plt+0x3cc20>
   4627c:	movw	r1, #57204	; 0xdf74
   46280:	add	r2, sp, #56	; 0x38
   46284:	movt	r1, #4
   46288:	bl	94e4 <sscanf@plt>
   4628c:	cmp	r0, #1
   46290:	bne	46320 <fputs@plt+0x3cc20>
   46294:	vldr	d7, [sp, #56]	; 0x38
   46298:	vcmpe.f64	d7, d8
   4629c:	vmrs	APSR_nzcv, fpscr
   462a0:	bge	46320 <fputs@plt+0x3cc20>
   462a4:	vcmpe.f64	d7, d9
   462a8:	vmrs	APSR_nzcv, fpscr
   462ac:	bls	46320 <fputs@plt+0x3cc20>
   462b0:	vstr	d7, [r5, #32]
   462b4:	b	45f5c <fputs@plt+0x3c85c>
   462b8:	movw	r1, #18728	; 0x4928
   462bc:	movt	r1, #7
   462c0:	movw	r0, #9784	; 0x2638
   462c4:	movt	r0, #5
   462c8:	mov	r2, r1
   462cc:	mov	r3, r1
   462d0:	bl	21c14 <fputs@plt+0x18514>
   462d4:	b	45ecc <fputs@plt+0x3c7cc>
   462d8:	andeq	r0, r0, r0
   462dc:	subsmi	r8, r6, r0
   462e0:	andeq	r0, r0, r0
   462e4:	subsgt	r8, r6, r0
   462e8:	cmp	r4, #0
   462ec:	bne	45ec0 <fputs@plt+0x3c7c0>
   462f0:	ldr	r1, [r5, #20]
   462f4:	add	r0, sp, #104	; 0x68
   462f8:	bl	440a0 <fputs@plt+0x3a9a0>
   462fc:	movw	r2, #18728	; 0x4928
   46300:	movt	r2, #7
   46304:	add	r1, sp, #104	; 0x68
   46308:	movw	r0, #9824	; 0x2660
   4630c:	movt	r0, #5
   46310:	mov	r3, r2
   46314:	mov	r8, r4
   46318:	bl	21c14 <fputs@plt+0x18514>
   4631c:	b	45ecc <fputs@plt+0x3c7cc>
   46320:	add	r5, sp, #104	; 0x68
   46324:	mov	r1, r4
   46328:	mov	r0, r5
   4632c:	bl	440a0 <fputs@plt+0x3a9a0>
   46330:	ldr	r3, [sp, #96]	; 0x60
   46334:	cmp	r3, #0
   46338:	bne	45fd0 <fputs@plt+0x3c8d0>
   4633c:	movw	r3, #18728	; 0x4928
   46340:	movw	r1, #9920	; 0x26c0
   46344:	movt	r3, #7
   46348:	mov	r2, r5
   4634c:	str	r3, [sp]
   46350:	add	r0, sp, #76	; 0x4c
   46354:	movt	r1, #5
   46358:	bl	44728 <fputs@plt+0x3b028>
   4635c:	b	45fd0 <fputs@plt+0x3c8d0>
   46360:	movw	r2, #18728	; 0x4928
   46364:	movt	r2, #7
   46368:	movw	r1, #10084	; 0x2764
   4636c:	str	r2, [sp]
   46370:	movt	r1, #5
   46374:	mov	r3, r2
   46378:	add	r0, sp, #76	; 0x4c
   4637c:	bl	44728 <fputs@plt+0x3b028>
   46380:	b	4621c <fputs@plt+0x3cb1c>
   46384:	ldr	r2, [r2]
   46388:	movw	r1, #18824	; 0x4988
   4638c:	movw	r3, #18828	; 0x498c
   46390:	movt	r1, #7
   46394:	movt	r3, #7
   46398:	mov	ip, #216	; 0xd8
   4639c:	ldr	r0, [r1]
   463a0:	mul	r2, ip, r2
   463a4:	ldr	r1, [r3]
   463a8:	bl	4452c <fputs@plt+0x3ae2c>
   463ac:	mov	r8, #1
   463b0:	str	r0, [r5, #12]
   463b4:	b	45fd0 <fputs@plt+0x3c8d0>
   463b8:	add	r5, sp, #104	; 0x68
   463bc:	mov	r1, r4
   463c0:	mov	r0, r5
   463c4:	bl	440a0 <fputs@plt+0x3a9a0>
   463c8:	ldr	r3, [sp, #96]	; 0x60
   463cc:	cmp	r3, #0
   463d0:	bne	45fd0 <fputs@plt+0x3c8d0>
   463d4:	movw	r3, #18728	; 0x4928
   463d8:	movw	r1, #9976	; 0x26f8
   463dc:	movt	r3, #7
   463e0:	mov	r2, r5
   463e4:	str	r3, [sp]
   463e8:	add	r0, sp, #76	; 0x4c
   463ec:	movt	r1, #5
   463f0:	bl	44728 <fputs@plt+0x3b028>
   463f4:	b	45fd0 <fputs@plt+0x3c8d0>
   463f8:	bl	95d4 <__stack_chk_fail@plt>
   463fc:	ldr	r3, [sp, #96]	; 0x60
   46400:	cmp	r3, #0
   46404:	bne	4621c <fputs@plt+0x3cb1c>
   46408:	movw	r2, #18728	; 0x4928
   4640c:	movt	r2, #7
   46410:	movw	r1, #10020	; 0x2724
   46414:	str	r2, [sp]
   46418:	movt	r1, #5
   4641c:	mov	r3, r2
   46420:	add	r0, sp, #76	; 0x4c
   46424:	bl	44728 <fputs@plt+0x3b028>
   46428:	b	4621c <fputs@plt+0x3cb1c>
   4642c:	add	r0, sp, #76	; 0x4c
   46430:	bl	4478c <fputs@plt+0x3b08c>
   46434:	bl	9460 <__cxa_end_cleanup@plt>
   46438:	cmp	r4, #0
   4643c:	beq	45f6c <fputs@plt+0x3c86c>
   46440:	movw	fp, #18784	; 0x4960
   46444:	movt	fp, #7
   46448:	mov	r3, #0
   4644c:	str	r3, [sp, #20]
   46450:	str	r3, [sp, #92]	; 0x5c
   46454:	movw	r1, #10064	; 0x2750
   46458:	mov	r0, r4
   4645c:	movt	r1, #5
   46460:	bl	96d0 <strcmp@plt>
   46464:	subs	r8, r0, #0
   46468:	bne	46510 <fputs@plt+0x3ce10>
   4646c:	cmp	sl, #0
   46470:	bne	45fcc <fputs@plt+0x3c8cc>
   46474:	add	r0, sp, #76	; 0x4c
   46478:	bl	447cc <fputs@plt+0x3b0cc>
   4647c:	cmp	r0, #0
   46480:	beq	4657c <fputs@plt+0x3ce7c>
   46484:	movw	r1, #9852	; 0x267c
   46488:	ldr	r0, [sp, #100]	; 0x64
   4648c:	movt	r1, #5
   46490:	bl	95f8 <strtok@plt>
   46494:	subs	r4, r0, #0
   46498:	beq	46474 <fputs@plt+0x3cd74>
   4649c:	movw	r1, #9852	; 0x267c
   464a0:	mov	r0, #0
   464a4:	movt	r1, #5
   464a8:	bl	95f8 <strtok@plt>
   464ac:	subs	r6, r0, #0
   464b0:	beq	46574 <fputs@plt+0x3ce74>
   464b4:	movw	r1, #9852	; 0x267c
   464b8:	mov	r0, #0
   464bc:	movt	r1, #5
   464c0:	bl	95f8 <strtok@plt>
   464c4:	subs	r9, r0, #0
   464c8:	beq	46774 <fputs@plt+0x3d074>
   464cc:	movw	r1, #7240	; 0x1c48
   464d0:	add	r2, sp, #56	; 0x38
   464d4:	movt	r1, #5
   464d8:	bl	94e4 <sscanf@plt>
   464dc:	cmp	r0, #1
   464e0:	bne	467a4 <fputs@plt+0x3d0a4>
   464e4:	mov	r0, r4
   464e8:	bl	2dc00 <fputs@plt+0x24500>
   464ec:	mov	r4, r0
   464f0:	mov	r0, r6
   464f4:	bl	2dc00 <fputs@plt+0x24500>
   464f8:	mov	r2, r0
   464fc:	mov	r1, r4
   46500:	mov	r0, r5
   46504:	ldr	r3, [sp, #56]	; 0x38
   46508:	bl	452d0 <fputs@plt+0x3bbd0>
   4650c:	b	46474 <fputs@plt+0x3cd74>
   46510:	movw	r1, #10076	; 0x275c
   46514:	mov	r0, r4
   46518:	movt	r1, #5
   4651c:	bl	96d0 <strcmp@plt>
   46520:	subs	r8, r0, #0
   46524:	bne	46854 <fputs@plt+0x3d154>
   46528:	cmp	sl, #0
   4652c:	bne	45fcc <fputs@plt+0x3c8cc>
   46530:	mov	r6, sl
   46534:	b	46550 <fputs@plt+0x3ce50>
   46538:	movw	r1, #9852	; 0x267c
   4653c:	ldr	r0, [sp, #100]	; 0x64
   46540:	movt	r1, #5
   46544:	bl	95f8 <strtok@plt>
   46548:	subs	r4, r0, #0
   4654c:	bne	465cc <fputs@plt+0x3cecc>
   46550:	add	r0, sp, #76	; 0x4c
   46554:	bl	447cc <fputs@plt+0x3b0cc>
   46558:	cmp	r0, #0
   4655c:	bne	46538 <fputs@plt+0x3ce38>
   46560:	mov	r4, r0
   46564:	cmp	r6, #0
   46568:	beq	46894 <fputs@plt+0x3d194>
   4656c:	mov	r2, #1
   46570:	str	r2, [sp, #20]
   46574:	cmp	r4, #0
   46578:	bne	46454 <fputs@plt+0x3cd54>
   4657c:	mov	r0, r5
   46580:	bl	45a00 <fputs@plt+0x3c300>
   46584:	movw	r3, #18784	; 0x4960
   46588:	movt	r3, #7
   4658c:	ldr	r2, [sp, #20]
   46590:	ldr	r3, [r3]
   46594:	orrs	r2, r2, r3
   46598:	bne	45f80 <fputs@plt+0x3c880>
   4659c:	ldr	r3, [sp, #96]	; 0x60
   465a0:	cmp	r3, #0
   465a4:	bne	4621c <fputs@plt+0x3cb1c>
   465a8:	movw	r2, #18728	; 0x4928
   465ac:	movt	r2, #7
   465b0:	movw	r1, #10536	; 0x2928
   465b4:	str	r2, [sp]
   465b8:	movt	r1, #5
   465bc:	mov	r3, r2
   465c0:	add	r0, sp, #76	; 0x4c
   465c4:	bl	44728 <fputs@plt+0x3b028>
   465c8:	b	4621c <fputs@plt+0x3cb1c>
   465cc:	movw	r1, #9852	; 0x267c
   465d0:	mov	r0, #0
   465d4:	movt	r1, #5
   465d8:	bl	95f8 <strtok@plt>
   465dc:	subs	r3, r0, #0
   465e0:	beq	46564 <fputs@plt+0x3ce64>
   465e4:	ldrb	r3, [r3]
   465e8:	cmp	r3, #34	; 0x22
   465ec:	bne	4662c <fputs@plt+0x3cf2c>
   465f0:	cmp	r6, #0
   465f4:	beq	468f4 <fputs@plt+0x3d1f4>
   465f8:	movw	r1, #63376	; 0xf790
   465fc:	mov	r0, r4
   46600:	movt	r1, #4
   46604:	bl	96d0 <strcmp@plt>
   46608:	cmp	r0, #0
   4660c:	beq	468c4 <fputs@plt+0x3d1c4>
   46610:	mov	r0, r4
   46614:	bl	2dc00 <fputs@plt+0x24500>
   46618:	mov	r1, r0
   4661c:	mov	r2, r6
   46620:	mov	r0, r5
   46624:	bl	45bd4 <fputs@plt+0x3c4d4>
   46628:	b	46550 <fputs@plt+0x3ce50>
   4662c:	add	r2, sp, #120	; 0x78
   46630:	add	r3, sp, #128	; 0x80
   46634:	str	r2, [sp]
   46638:	movw	r1, #10228	; 0x27f4
   4663c:	add	r2, sp, #124	; 0x7c
   46640:	str	r3, [sp, #4]
   46644:	str	r2, [sp, #8]
   46648:	add	r3, sp, #132	; 0x84
   4664c:	movt	r1, #5
   46650:	str	r3, [sp, #12]
   46654:	add	r2, sp, #112	; 0x70
   46658:	add	r3, sp, #116	; 0x74
   4665c:	mov	r6, #0
   46660:	str	r6, [sp, #116]	; 0x74
   46664:	str	r6, [sp, #120]	; 0x78
   46668:	str	r6, [sp, #124]	; 0x7c
   4666c:	str	r6, [sp, #128]	; 0x80
   46670:	str	r6, [sp, #132]	; 0x84
   46674:	bl	94e4 <sscanf@plt>
   46678:	cmp	r0, r6
   4667c:	ble	46a24 <fputs@plt+0x3d324>
   46680:	movw	r1, #9852	; 0x267c
   46684:	mov	r0, r6
   46688:	movt	r1, #5
   4668c:	bl	95f8 <strtok@plt>
   46690:	cmp	r0, #0
   46694:	beq	469e4 <fputs@plt+0x3d2e4>
   46698:	movw	r1, #7240	; 0x1c48
   4669c:	add	r2, sp, #32
   466a0:	movt	r1, #5
   466a4:	bl	94e4 <sscanf@plt>
   466a8:	cmp	r0, #1
   466ac:	bne	469a4 <fputs@plt+0x3d2a4>
   466b0:	ldr	ip, [sp, #32]
   466b4:	cmp	ip, #255	; 0xff
   466b8:	bhi	46964 <fputs@plt+0x3d264>
   466bc:	movw	r1, #9852	; 0x267c
   466c0:	mov	r0, r6
   466c4:	movt	r1, #5
   466c8:	strb	ip, [sp, #104]	; 0x68
   466cc:	bl	95f8 <strtok@plt>
   466d0:	subs	r9, r0, #0
   466d4:	beq	46924 <fputs@plt+0x3d224>
   466d8:	mov	r2, r6
   466dc:	add	r1, sp, #36	; 0x24
   466e0:	bl	952c <strtol@plt>
   466e4:	cmp	r0, #0
   466e8:	str	r0, [sp, #108]	; 0x6c
   466ec:	bne	466fc <fputs@plt+0x3cffc>
   466f0:	ldr	r3, [sp, #36]	; 0x24
   466f4:	cmp	r3, r9
   466f8:	beq	46a64 <fputs@plt+0x3d364>
   466fc:	ldr	r3, [fp]
   46700:	cmp	r3, #0
   46704:	bne	4681c <fputs@plt+0x3d11c>
   46708:	movw	r1, #9852	; 0x267c
   4670c:	mov	r0, #0
   46710:	movt	r1, #5
   46714:	bl	95f8 <strtok@plt>
   46718:	subs	r6, r0, #0
   4671c:	beq	46734 <fputs@plt+0x3d034>
   46720:	movw	r1, #10424	; 0x28b8
   46724:	movt	r1, #5
   46728:	bl	96d0 <strcmp@plt>
   4672c:	cmp	r0, #0
   46730:	bne	46834 <fputs@plt+0x3d134>
   46734:	mov	r3, #0
   46738:	str	r3, [sp, #136]	; 0x88
   4673c:	movw	r1, #63376	; 0xf790
   46740:	mov	r0, r4
   46744:	movt	r1, #4
   46748:	bl	96d0 <strcmp@plt>
   4674c:	cmp	r0, #0
   46750:	bne	467e4 <fputs@plt+0x3d0e4>
   46754:	ldr	r0, [sp, #108]	; 0x6c
   46758:	bl	2dca0 <fputs@plt+0x245a0>
   4675c:	mov	r6, r0
   46760:	add	r2, sp, #104	; 0x68
   46764:	mov	r0, r5
   46768:	mov	r1, r6
   4676c:	bl	45aec <fputs@plt+0x3c3ec>
   46770:	b	46550 <fputs@plt+0x3ce50>
   46774:	ldr	r3, [sp, #96]	; 0x60
   46778:	cmp	r3, #0
   4677c:	bne	45fd0 <fputs@plt+0x3c8d0>
   46780:	movw	r2, #18728	; 0x4928
   46784:	movt	r2, #7
   46788:	movw	r1, #10108	; 0x277c
   4678c:	str	r2, [sp]
   46790:	movt	r1, #5
   46794:	mov	r3, r2
   46798:	add	r0, sp, #76	; 0x4c
   4679c:	bl	44728 <fputs@plt+0x3b028>
   467a0:	b	45fd0 <fputs@plt+0x3c8d0>
   467a4:	add	r5, sp, #104	; 0x68
   467a8:	mov	r1, r9
   467ac:	mov	r0, r5
   467b0:	bl	440a0 <fputs@plt+0x3a9a0>
   467b4:	ldr	r3, [sp, #96]	; 0x60
   467b8:	cmp	r3, #0
   467bc:	bne	45fd0 <fputs@plt+0x3c8d0>
   467c0:	movw	r3, #18728	; 0x4928
   467c4:	movw	r1, #10128	; 0x2790
   467c8:	movt	r3, #7
   467cc:	mov	r2, r5
   467d0:	str	r3, [sp]
   467d4:	add	r0, sp, #76	; 0x4c
   467d8:	movt	r1, #5
   467dc:	bl	44728 <fputs@plt+0x3b028>
   467e0:	b	45fd0 <fputs@plt+0x3c8d0>
   467e4:	mov	r0, r4
   467e8:	bl	2dc00 <fputs@plt+0x24500>
   467ec:	mov	r6, r0
   467f0:	add	r2, sp, #104	; 0x68
   467f4:	mov	r0, r5
   467f8:	mov	r1, r6
   467fc:	bl	45aec <fputs@plt+0x3c3ec>
   46800:	ldr	r0, [sp, #108]	; 0x6c
   46804:	bl	2dca0 <fputs@plt+0x245a0>
   46808:	mov	r1, r0
   4680c:	mov	r2, r6
   46810:	mov	r0, r5
   46814:	bl	45bd4 <fputs@plt+0x3c4d4>
   46818:	b	46550 <fputs@plt+0x3ce50>
   4681c:	bl	967c <wcwidth@plt>
   46820:	cmp	r0, #1
   46824:	ldrgt	r3, [sp, #112]	; 0x70
   46828:	mulgt	r0, r0, r3
   4682c:	strgt	r0, [sp, #112]	; 0x70
   46830:	b	46708 <fputs@plt+0x3d008>
   46834:	mov	r0, r6
   46838:	bl	94d8 <strlen@plt>
   4683c:	add	r0, r0, #1
   46840:	bl	958c <_Znaj@plt>
   46844:	mov	r1, r6
   46848:	bl	9538 <strcpy@plt>
   4684c:	str	r0, [sp, #136]	; 0x88
   46850:	b	4673c <fputs@plt+0x3d03c>
   46854:	add	r5, sp, #104	; 0x68
   46858:	mov	r1, r4
   4685c:	mov	r0, r5
   46860:	bl	440a0 <fputs@plt+0x3a9a0>
   46864:	ldr	r3, [sp, #96]	; 0x60
   46868:	cmp	r3, #0
   4686c:	bne	4621c <fputs@plt+0x3cb1c>
   46870:	movw	r3, #18728	; 0x4928
   46874:	movw	r1, #10468	; 0x28e4
   46878:	movt	r3, #7
   4687c:	mov	r2, r5
   46880:	str	r3, [sp]
   46884:	add	r0, sp, #76	; 0x4c
   46888:	movt	r1, #5
   4688c:	bl	44728 <fputs@plt+0x3b028>
   46890:	b	4621c <fputs@plt+0x3cb1c>
   46894:	ldr	r3, [sp, #96]	; 0x60
   46898:	cmp	r3, #0
   4689c:	bne	4621c <fputs@plt+0x3cb1c>
   468a0:	movw	r2, #18728	; 0x4928
   468a4:	movt	r2, #7
   468a8:	movw	r1, #10428	; 0x28bc
   468ac:	str	r2, [sp]
   468b0:	movt	r1, #5
   468b4:	mov	r3, r2
   468b8:	add	r0, sp, #76	; 0x4c
   468bc:	bl	44728 <fputs@plt+0x3b028>
   468c0:	b	4621c <fputs@plt+0x3cb1c>
   468c4:	ldr	r3, [sp, #96]	; 0x60
   468c8:	cmp	r3, #0
   468cc:	bne	4621c <fputs@plt+0x3cb1c>
   468d0:	movw	r2, #18728	; 0x4928
   468d4:	movt	r2, #7
   468d8:	movw	r1, #10188	; 0x27cc
   468dc:	str	r2, [sp]
   468e0:	movt	r1, #5
   468e4:	mov	r3, r2
   468e8:	add	r0, sp, #76	; 0x4c
   468ec:	bl	44728 <fputs@plt+0x3b028>
   468f0:	b	4621c <fputs@plt+0x3cb1c>
   468f4:	ldr	r3, [sp, #96]	; 0x60
   468f8:	cmp	r3, #0
   468fc:	bne	4621c <fputs@plt+0x3cb1c>
   46900:	movw	r2, #18728	; 0x4928
   46904:	movt	r2, #7
   46908:	movw	r1, #10152	; 0x27a8
   4690c:	str	r2, [sp]
   46910:	movt	r1, #5
   46914:	mov	r3, r2
   46918:	add	r0, sp, #76	; 0x4c
   4691c:	bl	44728 <fputs@plt+0x3b028>
   46920:	b	4621c <fputs@plt+0x3cb1c>
   46924:	add	r5, sp, #56	; 0x38
   46928:	mov	r1, r4
   4692c:	mov	r0, r5
   46930:	bl	440a0 <fputs@plt+0x3a9a0>
   46934:	ldr	r3, [sp, #96]	; 0x60
   46938:	cmp	r3, #0
   4693c:	bne	45fd0 <fputs@plt+0x3c8d0>
   46940:	movw	r3, #18728	; 0x4928
   46944:	movw	r1, #10364	; 0x287c
   46948:	movt	r3, #7
   4694c:	mov	r2, r5
   46950:	str	r3, [sp]
   46954:	add	r0, sp, #76	; 0x4c
   46958:	movt	r1, #5
   4695c:	bl	44728 <fputs@plt+0x3b028>
   46960:	b	45fd0 <fputs@plt+0x3c8d0>
   46964:	add	r5, sp, #56	; 0x38
   46968:	mov	r1, ip
   4696c:	mov	r0, r5
   46970:	bl	440cc <fputs@plt+0x3a9cc>
   46974:	ldr	r3, [sp, #96]	; 0x60
   46978:	cmp	r3, #0
   4697c:	bne	45fd0 <fputs@plt+0x3c8d0>
   46980:	movw	r3, #18728	; 0x4928
   46984:	movw	r1, #10328	; 0x2858
   46988:	movt	r3, #7
   4698c:	mov	r2, r5
   46990:	str	r3, [sp]
   46994:	add	r0, sp, #76	; 0x4c
   46998:	movt	r1, #5
   4699c:	bl	44728 <fputs@plt+0x3b028>
   469a0:	b	45fd0 <fputs@plt+0x3c8d0>
   469a4:	add	r5, sp, #56	; 0x38
   469a8:	mov	r1, r4
   469ac:	mov	r0, r5
   469b0:	bl	440a0 <fputs@plt+0x3a9a0>
   469b4:	ldr	r3, [sp, #96]	; 0x60
   469b8:	cmp	r3, #0
   469bc:	bne	45fd0 <fputs@plt+0x3c8d0>
   469c0:	movw	r3, #18728	; 0x4928
   469c4:	movw	r1, #10300	; 0x283c
   469c8:	movt	r3, #7
   469cc:	mov	r2, r5
   469d0:	str	r3, [sp]
   469d4:	add	r0, sp, #76	; 0x4c
   469d8:	movt	r1, #5
   469dc:	bl	44728 <fputs@plt+0x3b028>
   469e0:	b	45fd0 <fputs@plt+0x3c8d0>
   469e4:	add	r5, sp, #56	; 0x38
   469e8:	mov	r1, r4
   469ec:	mov	r0, r5
   469f0:	bl	440a0 <fputs@plt+0x3a9a0>
   469f4:	ldr	r3, [sp, #96]	; 0x60
   469f8:	cmp	r3, #0
   469fc:	bne	45fd0 <fputs@plt+0x3c8d0>
   46a00:	movw	r3, #18728	; 0x4928
   46a04:	movw	r1, #10268	; 0x281c
   46a08:	movt	r3, #7
   46a0c:	mov	r2, r5
   46a10:	str	r3, [sp]
   46a14:	add	r0, sp, #76	; 0x4c
   46a18:	movt	r1, #5
   46a1c:	bl	44728 <fputs@plt+0x3b028>
   46a20:	b	45fd0 <fputs@plt+0x3c8d0>
   46a24:	add	r5, sp, #56	; 0x38
   46a28:	mov	r1, r4
   46a2c:	mov	r0, r5
   46a30:	bl	440a0 <fputs@plt+0x3a9a0>
   46a34:	ldr	r3, [sp, #96]	; 0x60
   46a38:	cmp	r3, r6
   46a3c:	bne	45fd0 <fputs@plt+0x3c8d0>
   46a40:	movw	r3, #18728	; 0x4928
   46a44:	movw	r1, #10248	; 0x2808
   46a48:	movt	r3, #7
   46a4c:	mov	r2, r5
   46a50:	str	r3, [sp]
   46a54:	add	r0, sp, #76	; 0x4c
   46a58:	movt	r1, #5
   46a5c:	bl	44728 <fputs@plt+0x3b028>
   46a60:	b	45fd0 <fputs@plt+0x3c8d0>
   46a64:	mov	r1, r9
   46a68:	add	r0, sp, #40	; 0x28
   46a6c:	bl	440a0 <fputs@plt+0x3a9a0>
   46a70:	add	r5, sp, #56	; 0x38
   46a74:	mov	r1, r4
   46a78:	mov	r0, r5
   46a7c:	bl	440a0 <fputs@plt+0x3a9a0>
   46a80:	ldr	r3, [sp, #96]	; 0x60
   46a84:	cmp	r3, #0
   46a88:	bne	45fd0 <fputs@plt+0x3c8d0>
   46a8c:	movw	r0, #18728	; 0x4928
   46a90:	movw	r1, #10388	; 0x2894
   46a94:	movt	r0, #7
   46a98:	add	r2, sp, #40	; 0x28
   46a9c:	str	r0, [sp]
   46aa0:	mov	r3, r5
   46aa4:	movt	r1, #5
   46aa8:	add	r0, sp, #76	; 0x4c
   46aac:	bl	44728 <fputs@plt+0x3b028>
   46ab0:	b	45fd0 <fputs@plt+0x3c8d0>
   46ab4:	b	4642c <fputs@plt+0x3cd2c>
   46ab8:	b	4642c <fputs@plt+0x3cd2c>
   46abc:	b	4642c <fputs@plt+0x3cd2c>
   46ac0:	b	4642c <fputs@plt+0x3cd2c>
   46ac4:	push	{r3, r4, r5, r6, r7, lr}
   46ac8:	mov	r7, r0
   46acc:	mov	r0, #72	; 0x48
   46ad0:	mov	r6, r1
   46ad4:	mov	r5, r2
   46ad8:	bl	49000 <_Znwj@@Base>
   46adc:	mov	r1, r7
   46ae0:	mov	r4, r0
   46ae4:	bl	44b38 <fputs@plt+0x3b438>
   46ae8:	mov	r2, r5
   46aec:	mov	r0, r4
   46af0:	mov	r1, r6
   46af4:	bl	45e74 <fputs@plt+0x3c774>
   46af8:	subs	r5, r0, #0
   46afc:	bne	46b20 <fputs@plt+0x3d420>
   46b00:	cmp	r4, #0
   46b04:	beq	46b20 <fputs@plt+0x3d420>
   46b08:	ldr	r3, [r4]
   46b0c:	mov	r0, r4
   46b10:	ldr	r3, [r3, #4]
   46b14:	blx	r3
   46b18:	mov	r0, r5
   46b1c:	pop	{r3, r4, r5, r6, r7, pc}
   46b20:	mov	r0, r4
   46b24:	pop	{r3, r4, r5, r6, r7, pc}
   46b28:	mov	r0, r4
   46b2c:	bl	49050 <_ZdlPv@@Base>
   46b30:	bl	9460 <__cxa_end_cleanup@plt>
   46b34:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   46b38:	sub	sp, sp, #108	; 0x6c
   46b3c:	movw	r1, #3232	; 0xca0
   46b40:	movt	r1, #7
   46b44:	str	r1, [sp, #20]
   46b48:	movw	r0, #9776	; 0x2630
   46b4c:	ldr	r2, [sp, #20]
   46b50:	add	r1, sp, #40	; 0x28
   46b54:	movt	r0, #5
   46b58:	mov	r5, #0
   46b5c:	str	r5, [sp, #36]	; 0x24
   46b60:	ldr	r3, [r2]
   46b64:	str	r3, [sp, #100]	; 0x64
   46b68:	bl	47738 <fputs@plt+0x3e038>
   46b6c:	subs	r4, r0, #0
   46b70:	beq	47424 <fputs@plt+0x3dd24>
   46b74:	movw	r3, #18828	; 0x498c
   46b78:	movt	r3, #7
   46b7c:	str	r3, [sp, #24]
   46b80:	mov	r3, #1
   46b84:	ldr	r2, [sp, #40]	; 0x28
   46b88:	ldr	r1, [sp, #24]
   46b8c:	ldr	r6, [pc, #2932]	; 47708 <fputs@plt+0x3e008>
   46b90:	str	r4, [sp, #72]	; 0x48
   46b94:	str	r5, [sp, #80]	; 0x50
   46b98:	str	r5, [sp, #84]	; 0x54
   46b9c:	str	r5, [sp, #92]	; 0x5c
   46ba0:	str	r5, [sp, #96]	; 0x60
   46ba4:	str	r5, [r1]
   46ba8:	str	r2, [sp, #76]	; 0x4c
   46bac:	str	r3, [sp, #88]	; 0x58
   46bb0:	add	r0, sp, #72	; 0x48
   46bb4:	bl	447cc <fputs@plt+0x3b0cc>
   46bb8:	cmp	r0, #0
   46bbc:	beq	47108 <fputs@plt+0x3da08>
   46bc0:	movw	r1, #9852	; 0x267c
   46bc4:	ldr	r0, [sp, #96]	; 0x60
   46bc8:	movt	r1, #5
   46bcc:	mov	r4, #0
   46bd0:	bl	95f8 <strtok@plt>
   46bd4:	mov	r7, r0
   46bd8:	ldr	r0, [r6, r4, lsl #3]
   46bdc:	mov	r1, r7
   46be0:	bl	96d0 <strcmp@plt>
   46be4:	movw	r5, #9576	; 0x2568
   46be8:	lsl	r8, r4, #3
   46bec:	movt	r5, #5
   46bf0:	add	r4, r4, #1
   46bf4:	subs	r3, r0, #0
   46bf8:	beq	46c78 <fputs@plt+0x3d578>
   46bfc:	cmp	r4, #10
   46c00:	bne	46bd8 <fputs@plt+0x3d4d8>
   46c04:	movw	r0, #11232	; 0x2be0
   46c08:	mov	r1, r7
   46c0c:	movt	r0, #5
   46c10:	bl	96d0 <strcmp@plt>
   46c14:	cmp	r0, #0
   46c18:	beq	46d10 <fputs@plt+0x3d610>
   46c1c:	movw	r0, #10776	; 0x2a18
   46c20:	mov	r1, r7
   46c24:	movt	r0, #5
   46c28:	bl	96d0 <strcmp@plt>
   46c2c:	subs	r4, r0, #0
   46c30:	beq	46d48 <fputs@plt+0x3d648>
   46c34:	movw	r0, #10784	; 0x2a20
   46c38:	mov	r1, r7
   46c3c:	movt	r0, #5
   46c40:	bl	96d0 <strcmp@plt>
   46c44:	cmp	r0, #0
   46c48:	beq	46e28 <fputs@plt+0x3d728>
   46c4c:	movw	r0, #10852	; 0x2a64
   46c50:	mov	r1, r7
   46c54:	movt	r0, #5
   46c58:	bl	96d0 <strcmp@plt>
   46c5c:	cmp	r0, #0
   46c60:	bne	46db4 <fputs@plt+0x3d6b4>
   46c64:	movw	r3, #18792	; 0x4968
   46c68:	movt	r3, #7
   46c6c:	mov	r2, #1
   46c70:	str	r2, [r3]
   46c74:	b	46bb0 <fputs@plt+0x3d4b0>
   46c78:	movw	r1, #9852	; 0x267c
   46c7c:	movt	r1, #5
   46c80:	mov	r4, r3
   46c84:	bl	95f8 <strtok@plt>
   46c88:	subs	r9, r0, #0
   46c8c:	beq	47444 <fputs@plt+0x3dd44>
   46c90:	add	r5, r5, r8
   46c94:	movw	r1, #7240	; 0x1c48
   46c98:	movt	r1, #5
   46c9c:	ldr	r2, [r5, #24]
   46ca0:	bl	94e4 <sscanf@plt>
   46ca4:	cmp	r0, #1
   46ca8:	beq	46bb0 <fputs@plt+0x3d4b0>
   46cac:	add	r5, sp, #56	; 0x38
   46cb0:	mov	r1, r9
   46cb4:	mov	r0, r5
   46cb8:	bl	440a0 <fputs@plt+0x3a9a0>
   46cbc:	ldr	r3, [sp, #92]	; 0x5c
   46cc0:	cmp	r3, #0
   46cc4:	bne	46ce8 <fputs@plt+0x3d5e8>
   46cc8:	movw	r3, #18728	; 0x4928
   46ccc:	movw	r1, #10620	; 0x297c
   46cd0:	movt	r3, #7
   46cd4:	mov	r2, r5
   46cd8:	str	r3, [sp]
   46cdc:	add	r0, sp, #72	; 0x48
   46ce0:	movt	r1, #5
   46ce4:	bl	44728 <fputs@plt+0x3b028>
   46ce8:	add	r0, sp, #72	; 0x48
   46cec:	bl	4478c <fputs@plt+0x3b08c>
   46cf0:	ldr	r1, [sp, #20]
   46cf4:	mov	r0, r4
   46cf8:	ldr	r2, [sp, #100]	; 0x64
   46cfc:	ldr	r3, [r1]
   46d00:	cmp	r2, r3
   46d04:	bne	4765c <fputs@plt+0x3df5c>
   46d08:	add	sp, sp, #108	; 0x6c
   46d0c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   46d10:	movw	r1, #9852	; 0x267c
   46d14:	movt	r1, #5
   46d18:	bl	95f8 <strtok@plt>
   46d1c:	subs	r4, r0, #0
   46d20:	beq	47538 <fputs@plt+0x3de38>
   46d24:	bl	94d8 <strlen@plt>
   46d28:	add	r0, r0, #1
   46d2c:	bl	958c <_Znaj@plt>
   46d30:	mov	r1, r4
   46d34:	bl	9538 <strcpy@plt>
   46d38:	movw	r3, #18768	; 0x4950
   46d3c:	movt	r3, #7
   46d40:	str	r0, [r3]
   46d44:	b	46bb0 <fputs@plt+0x3d4b0>
   46d48:	movw	r1, #9852	; 0x267c
   46d4c:	movt	r1, #5
   46d50:	bl	95f8 <strtok@plt>
   46d54:	subs	r7, r0, #0
   46d58:	beq	46d74 <fputs@plt+0x3d674>
   46d5c:	movw	r1, #7240	; 0x1c48
   46d60:	add	r2, sp, #36	; 0x24
   46d64:	movt	r1, #5
   46d68:	bl	94e4 <sscanf@plt>
   46d6c:	cmp	r0, #1
   46d70:	beq	46ee8 <fputs@plt+0x3d7e8>
   46d74:	add	r5, sp, #56	; 0x38
   46d78:	mov	r1, r7
   46d7c:	mov	r0, r5
   46d80:	bl	440a0 <fputs@plt+0x3a9a0>
   46d84:	ldr	r3, [sp, #92]	; 0x5c
   46d88:	cmp	r3, #0
   46d8c:	bne	46ce8 <fputs@plt+0x3d5e8>
   46d90:	movw	r3, #18728	; 0x4928
   46d94:	movw	r1, #10672	; 0x29b0
   46d98:	movt	r3, #7
   46d9c:	mov	r2, r5
   46da0:	str	r3, [sp]
   46da4:	add	r0, sp, #72	; 0x48
   46da8:	movt	r1, #5
   46dac:	bl	44728 <fputs@plt+0x3b028>
   46db0:	b	46ce8 <fputs@plt+0x3d5e8>
   46db4:	movw	r0, #10872	; 0x2a78
   46db8:	mov	r1, r7
   46dbc:	movt	r0, #5
   46dc0:	bl	96d0 <strcmp@plt>
   46dc4:	cmp	r0, #0
   46dc8:	beq	46e84 <fputs@plt+0x3d784>
   46dcc:	movw	r0, #52660	; 0xcdb4
   46dd0:	mov	r1, r7
   46dd4:	movt	r0, #4
   46dd8:	bl	96d0 <strcmp@plt>
   46ddc:	subs	r4, r0, #0
   46de0:	beq	47148 <fputs@plt+0x3da48>
   46de4:	movw	r0, #10952	; 0x2ac8
   46de8:	mov	r1, r7
   46dec:	movt	r0, #5
   46df0:	bl	96d0 <strcmp@plt>
   46df4:	cmp	r0, #0
   46df8:	beq	46f9c <fputs@plt+0x3d89c>
   46dfc:	movw	r0, #10960	; 0x2ad0
   46e00:	mov	r1, r7
   46e04:	movt	r0, #5
   46e08:	bl	96d0 <strcmp@plt>
   46e0c:	cmp	r0, #0
   46e10:	bne	471dc <fputs@plt+0x3dadc>
   46e14:	movw	r3, #18800	; 0x4970
   46e18:	movt	r3, #7
   46e1c:	mov	r2, #1
   46e20:	str	r2, [r3]
   46e24:	b	46bb0 <fputs@plt+0x3d4b0>
   46e28:	movw	r1, #9852	; 0x267c
   46e2c:	movt	r1, #5
   46e30:	bl	95f8 <strtok@plt>
   46e34:	cmp	r0, #0
   46e38:	beq	473f4 <fputs@plt+0x3dcf4>
   46e3c:	add	r5, sp, #56	; 0x38
   46e40:	movw	r1, #18812	; 0x497c
   46e44:	mov	r2, r5
   46e48:	movt	r1, #7
   46e4c:	add	r3, sp, #48	; 0x30
   46e50:	bl	45c38 <fputs@plt+0x3c538>
   46e54:	cmp	r0, #0
   46e58:	bne	46e98 <fputs@plt+0x3d798>
   46e5c:	movw	r1, #9852	; 0x267c
   46e60:	movt	r1, #5
   46e64:	bl	95f8 <strtok@plt>
   46e68:	cmp	r0, #0
   46e6c:	bne	46e40 <fputs@plt+0x3d740>
   46e70:	ldr	r3, [sp, #92]	; 0x5c
   46e74:	cmp	r3, #0
   46e78:	beq	4737c <fputs@plt+0x3dc7c>
   46e7c:	mov	r4, #0
   46e80:	b	46ce8 <fputs@plt+0x3d5e8>
   46e84:	movw	r3, #18796	; 0x496c
   46e88:	movt	r3, #7
   46e8c:	mov	r2, #1
   46e90:	str	r2, [r3]
   46e94:	b	46bb0 <fputs@plt+0x3d4b0>
   46e98:	vmov.f64	d7, #96	; 0x3f000000  0.5
   46e9c:	ldr	r2, [sp, #24]
   46ea0:	vldr	d4, [sp, #48]	; 0x30
   46ea4:	vldr	d5, [sp, #56]	; 0x38
   46ea8:	movw	r3, #18816	; 0x4980
   46eac:	movt	r3, #7
   46eb0:	ldr	r2, [r2]
   46eb4:	str	r2, [sp, #12]
   46eb8:	movw	r2, #18820	; 0x4984
   46ebc:	vldr	s6, [sp, #12]
   46ec0:	movt	r2, #7
   46ec4:	vcvt.f64.s32	d6, s6
   46ec8:	vmov.f64	d3, d7
   46ecc:	vmla.f64	d7, d6, d5
   46ed0:	vmla.f64	d3, d6, d4
   46ed4:	vcvt.s32.f64	s14, d7
   46ed8:	vcvt.s32.f64	s8, d3
   46edc:	vstr	s14, [r3]
   46ee0:	vstr	s8, [r2]
   46ee4:	b	46bb0 <fputs@plt+0x3d4b0>
   46ee8:	ldr	r0, [sp, #36]	; 0x24
   46eec:	cmp	r0, #0
   46ef0:	ble	46d74 <fputs@plt+0x3d674>
   46ef4:	add	r0, r0, #1
   46ef8:	cmp	r0, #532676608	; 0x1fc00000
   46efc:	mvnhi	r0, #0
   46f00:	lslls	r0, r0, #2
   46f04:	bl	958c <_Znaj@plt>
   46f08:	ldr	r3, [sp, #36]	; 0x24
   46f0c:	movw	r5, #18776	; 0x4958
   46f10:	movt	r5, #7
   46f14:	cmp	r3, #0
   46f18:	str	r0, [r5]
   46f1c:	movgt	r7, #0
   46f20:	ble	470e0 <fputs@plt+0x3d9e0>
   46f24:	movw	r1, #9852	; 0x267c
   46f28:	mov	r0, #0
   46f2c:	movt	r1, #5
   46f30:	bl	95f8 <strtok@plt>
   46f34:	subs	r4, r0, #0
   46f38:	beq	46f58 <fputs@plt+0x3d858>
   46f3c:	b	470b0 <fputs@plt+0x3d9b0>
   46f40:	movw	r1, #9852	; 0x267c
   46f44:	ldr	r0, [sp, #96]	; 0x60
   46f48:	movt	r1, #5
   46f4c:	bl	95f8 <strtok@plt>
   46f50:	subs	r4, r0, #0
   46f54:	bne	470b0 <fputs@plt+0x3d9b0>
   46f58:	add	r0, sp, #72	; 0x48
   46f5c:	bl	447cc <fputs@plt+0x3b0cc>
   46f60:	cmp	r0, #0
   46f64:	bne	46f40 <fputs@plt+0x3d840>
   46f68:	ldr	r3, [sp, #92]	; 0x5c
   46f6c:	cmp	r3, #0
   46f70:	bne	46e7c <fputs@plt+0x3d77c>
   46f74:	movw	r2, #18728	; 0x4928
   46f78:	movt	r2, #7
   46f7c:	movw	r1, #10700	; 0x29cc
   46f80:	str	r2, [sp]
   46f84:	movt	r1, #5
   46f88:	mov	r3, r2
   46f8c:	add	r0, sp, #72	; 0x48
   46f90:	bl	44728 <fputs@plt+0x3b028>
   46f94:	mov	r4, #0
   46f98:	b	46ce8 <fputs@plt+0x3d5e8>
   46f9c:	mov	r0, #20
   46fa0:	bl	958c <_Znaj@plt>
   46fa4:	movw	r5, #18764	; 0x494c
   46fa8:	movt	r5, #7
   46fac:	mov	r3, #0
   46fb0:	mov	r2, r0
   46fb4:	mov	r1, r3
   46fb8:	str	r0, [r5]
   46fbc:	b	46fc4 <fputs@plt+0x3d8c4>
   46fc0:	ldr	r2, [r5]
   46fc4:	str	r1, [r2, r3]
   46fc8:	add	r3, r3, #4
   46fcc:	cmp	r3, #20
   46fd0:	bne	46fc0 <fputs@plt+0x3d8c0>
   46fd4:	mov	r8, #0
   46fd8:	mov	r7, #5
   46fdc:	mov	fp, r8
   46fe0:	mov	sl, r8
   46fe4:	movw	r1, #9852	; 0x267c
   46fe8:	mov	r0, #0
   46fec:	movt	r1, #5
   46ff0:	bl	95f8 <strtok@plt>
   46ff4:	cmp	r0, #0
   46ff8:	str	r0, [sp, #16]
   46ffc:	beq	46bb0 <fputs@plt+0x3d4b0>
   47000:	add	r4, fp, #1
   47004:	str	r4, [sp, #28]
   47008:	cmp	r7, r4
   4700c:	bgt	47084 <fputs@plt+0x3d984>
   47010:	lsl	r7, r7, #1
   47014:	ldr	r9, [r5]
   47018:	cmp	r7, #532676608	; 0x1fc00000
   4701c:	lslls	r0, r7, #2
   47020:	mvnhi	r0, #0
   47024:	bl	958c <_Znaj@plt>
   47028:	str	r0, [r5]
   4702c:	mov	r3, #0
   47030:	b	47038 <fputs@plt+0x3d938>
   47034:	ldr	r0, [r5]
   47038:	ldr	r2, [r9, r3]
   4703c:	str	r2, [r0, r3]
   47040:	add	r3, r3, #4
   47044:	cmp	r3, r8
   47048:	bne	47034 <fputs@plt+0x3d934>
   4704c:	cmp	fp, r7
   47050:	lsllt	r3, fp, #2
   47054:	blt	47060 <fputs@plt+0x3d960>
   47058:	b	47074 <fputs@plt+0x3d974>
   4705c:	add	r4, r4, #1
   47060:	ldr	r2, [r5]
   47064:	cmp	r4, r7
   47068:	str	sl, [r2, r3]
   4706c:	add	r3, r3, #4
   47070:	bne	4705c <fputs@plt+0x3d95c>
   47074:	cmp	r9, #0
   47078:	beq	47084 <fputs@plt+0x3d984>
   4707c:	mov	r0, r9
   47080:	bl	961c <_ZdaPv@plt>
   47084:	ldr	r0, [sp, #16]
   47088:	bl	94d8 <strlen@plt>
   4708c:	add	r0, r0, #1
   47090:	bl	958c <_Znaj@plt>
   47094:	ldr	r1, [sp, #16]
   47098:	bl	9538 <strcpy@plt>
   4709c:	ldr	r2, [r5]
   470a0:	ldr	fp, [sp, #28]
   470a4:	str	r0, [r2, r8]
   470a8:	add	r8, r8, #4
   470ac:	b	46fe4 <fputs@plt+0x3d8e4>
   470b0:	mov	r0, r4
   470b4:	bl	94d8 <strlen@plt>
   470b8:	add	r0, r0, #1
   470bc:	bl	958c <_Znaj@plt>
   470c0:	mov	r1, r4
   470c4:	bl	9538 <strcpy@plt>
   470c8:	ldr	r1, [r5]
   470cc:	ldr	r2, [sp, #36]	; 0x24
   470d0:	str	r0, [r1, r7, lsl #2]
   470d4:	add	r7, r7, #1
   470d8:	cmp	r2, r7
   470dc:	bgt	46f24 <fputs@plt+0x3d824>
   470e0:	movw	r1, #9852	; 0x267c
   470e4:	mov	r0, #0
   470e8:	movt	r1, #5
   470ec:	bl	95f8 <strtok@plt>
   470f0:	cmp	r0, #0
   470f4:	bne	476d4 <fputs@plt+0x3dfd4>
   470f8:	ldr	r3, [r5]
   470fc:	ldr	r2, [sp, #36]	; 0x24
   47100:	str	r0, [r3, r2, lsl #2]
   47104:	b	46bb0 <fputs@plt+0x3d4b0>
   47108:	ldr	r1, [sp, #24]
   4710c:	ldr	r3, [r1]
   47110:	cmp	r3, #0
   47114:	bne	472d0 <fputs@plt+0x3dbd0>
   47118:	ldr	r3, [sp, #92]	; 0x5c
   4711c:	cmp	r3, #0
   47120:	bne	46e7c <fputs@plt+0x3d77c>
   47124:	movw	r2, #18728	; 0x4928
   47128:	movt	r2, #7
   4712c:	movw	r1, #11072	; 0x2b40
   47130:	str	r2, [sp]
   47134:	movt	r1, #5
   47138:	mov	r3, r2
   4713c:	add	r0, sp, #72	; 0x48
   47140:	bl	44728 <fputs@plt+0x3b028>
   47144:	b	46e7c <fputs@plt+0x3d77c>
   47148:	mov	r0, #64	; 0x40
   4714c:	bl	958c <_Znaj@plt>
   47150:	movw	r5, #18772	; 0x4954
   47154:	movt	r5, #7
   47158:	mov	sl, #1
   4715c:	mov	fp, #0
   47160:	mov	r7, #16
   47164:	str	r0, [r5]
   47168:	movw	r1, #9852	; 0x267c
   4716c:	mov	r0, #0
   47170:	movt	r1, #5
   47174:	bl	95f8 <strtok@plt>
   47178:	subs	r8, r0, #0
   4717c:	beq	4719c <fputs@plt+0x3da9c>
   47180:	b	47220 <fputs@plt+0x3db20>
   47184:	movw	r1, #9852	; 0x267c
   47188:	ldr	r0, [sp, #96]	; 0x60
   4718c:	movt	r1, #5
   47190:	bl	95f8 <strtok@plt>
   47194:	subs	r8, r0, #0
   47198:	bne	47220 <fputs@plt+0x3db20>
   4719c:	add	r0, sp, #72	; 0x48
   471a0:	bl	447cc <fputs@plt+0x3b0cc>
   471a4:	cmp	r0, #0
   471a8:	bne	47184 <fputs@plt+0x3da84>
   471ac:	ldr	r3, [sp, #92]	; 0x5c
   471b0:	cmp	r3, #0
   471b4:	bne	46ce8 <fputs@plt+0x3d5e8>
   471b8:	movw	r2, #18728	; 0x4928
   471bc:	movt	r2, #7
   471c0:	movw	r1, #10888	; 0x2a88
   471c4:	str	r2, [sp]
   471c8:	movt	r1, #5
   471cc:	mov	r3, r2
   471d0:	add	r0, sp, #72	; 0x48
   471d4:	bl	44728 <fputs@plt+0x3b028>
   471d8:	b	46ce8 <fputs@plt+0x3d5e8>
   471dc:	movw	r0, #10972	; 0x2adc
   471e0:	mov	r1, r7
   471e4:	movt	r0, #5
   471e8:	bl	96d0 <strcmp@plt>
   471ec:	cmp	r0, #0
   471f0:	beq	473a0 <fputs@plt+0x3dca0>
   471f4:	movw	r0, #11000	; 0x2af8
   471f8:	mov	r1, r7
   471fc:	movt	r0, #5
   47200:	bl	96d0 <strcmp@plt>
   47204:	cmp	r0, #0
   47208:	bne	474c4 <fputs@plt+0x3ddc4>
   4720c:	movw	r3, #18784	; 0x4960
   47210:	movt	r3, #7
   47214:	mov	r2, #1
   47218:	str	r2, [r3]
   4721c:	b	46bb0 <fputs@plt+0x3d4b0>
   47220:	movw	r1, #49676	; 0xc20c
   47224:	mov	r0, r8
   47228:	movt	r1, #4
   4722c:	add	r2, sp, #44	; 0x2c
   47230:	add	r3, sp, #48	; 0x30
   47234:	bl	94e4 <sscanf@plt>
   47238:	cmp	r0, #1
   4723c:	beq	473e4 <fputs@plt+0x3dce4>
   47240:	cmp	r0, #2
   47244:	bne	47484 <fputs@plt+0x3dd84>
   47248:	ldr	r3, [sp, #44]	; 0x2c
   4724c:	ldr	r2, [sp, #48]	; 0x30
   47250:	cmp	r2, r3
   47254:	blt	47484 <fputs@plt+0x3dd84>
   47258:	cmp	r3, #0
   4725c:	blt	47484 <fputs@plt+0x3dd84>
   47260:	cmp	r7, sl
   47264:	bgt	472a8 <fputs@plt+0x3dba8>
   47268:	lsl	r8, r7, #1
   4726c:	ldr	r9, [r5]
   47270:	cmp	r8, #532676608	; 0x1fc00000
   47274:	lslls	r0, r7, #3
   47278:	mvnhi	r0, #0
   4727c:	bl	958c <_Znaj@plt>
   47280:	lsl	r2, r7, #2
   47284:	mov	r1, r9
   47288:	str	r0, [r5]
   4728c:	bl	94f0 <memcpy@plt>
   47290:	cmp	r9, #0
   47294:	beq	47568 <fputs@plt+0x3de68>
   47298:	mov	r0, r9
   4729c:	mov	r7, r8
   472a0:	bl	961c <_ZdaPv@plt>
   472a4:	ldr	r3, [sp, #44]	; 0x2c
   472a8:	ldr	r2, [r5]
   472ac:	str	r3, [r2, fp]
   472b0:	add	fp, fp, #8
   472b4:	ldr	r3, [sp, #44]	; 0x2c
   472b8:	cmp	r3, #0
   472bc:	beq	47690 <fputs@plt+0x3df90>
   472c0:	ldr	r3, [sp, #48]	; 0x30
   472c4:	str	r3, [r2, sl, lsl #2]
   472c8:	add	sl, sl, #2
   472cc:	b	47168 <fputs@plt+0x3da68>
   472d0:	movw	r3, #18824	; 0x4988
   472d4:	movt	r3, #7
   472d8:	ldr	r3, [r3]
   472dc:	cmp	r3, #0
   472e0:	beq	473b4 <fputs@plt+0x3dcb4>
   472e4:	movw	r3, #18776	; 0x4958
   472e8:	movt	r3, #7
   472ec:	ldr	r3, [r3]
   472f0:	cmp	r3, #0
   472f4:	beq	475fc <fputs@plt+0x3defc>
   472f8:	movw	r3, #18772	; 0x4954
   472fc:	movt	r3, #7
   47300:	ldr	r3, [r3]
   47304:	cmp	r3, #0
   47308:	beq	475cc <fputs@plt+0x3decc>
   4730c:	movw	r3, #45516	; 0xb1cc
   47310:	movt	r3, #6
   47314:	ldr	r3, [r3]
   47318:	cmp	r3, #0
   4731c:	ble	4762c <fputs@plt+0x3df2c>
   47320:	movw	r3, #45524	; 0xb1d4
   47324:	movt	r3, #6
   47328:	ldr	r3, [r3]
   4732c:	cmp	r3, #0
   47330:	ble	4759c <fputs@plt+0x3de9c>
   47334:	movw	r3, #45520	; 0xb1d0
   47338:	movt	r3, #6
   4733c:	ldr	r3, [r3]
   47340:	cmp	r3, #0
   47344:	movgt	r4, #1
   47348:	bgt	46ce8 <fputs@plt+0x3d5e8>
   4734c:	ldr	r3, [sp, #92]	; 0x5c
   47350:	cmp	r3, #0
   47354:	bne	46e7c <fputs@plt+0x3d77c>
   47358:	movw	r2, #18728	; 0x4928
   4735c:	movt	r2, #7
   47360:	movw	r1, #11212	; 0x2bcc
   47364:	str	r2, [sp]
   47368:	movt	r1, #5
   4736c:	mov	r3, r2
   47370:	add	r0, sp, #72	; 0x48
   47374:	bl	44728 <fputs@plt+0x3b028>
   47378:	b	46e7c <fputs@plt+0x3d77c>
   4737c:	movw	r2, #18728	; 0x4928
   47380:	movt	r2, #7
   47384:	movw	r1, #10836	; 0x2a54
   47388:	str	r2, [sp]
   4738c:	movt	r1, #5
   47390:	mov	r3, r2
   47394:	add	r0, sp, #72	; 0x48
   47398:	bl	44728 <fputs@plt+0x3b028>
   4739c:	b	46e7c <fputs@plt+0x3d77c>
   473a0:	movw	r3, #18788	; 0x4964
   473a4:	movt	r3, #7
   473a8:	mov	r2, #1
   473ac:	str	r2, [r3]
   473b0:	b	46bb0 <fputs@plt+0x3d4b0>
   473b4:	ldr	r3, [sp, #92]	; 0x5c
   473b8:	cmp	r3, #0
   473bc:	bne	46e7c <fputs@plt+0x3d77c>
   473c0:	movw	r2, #18728	; 0x4928
   473c4:	movt	r2, #7
   473c8:	movw	r1, #11096	; 0x2b58
   473cc:	str	r2, [sp]
   473d0:	movt	r1, #5
   473d4:	mov	r3, r2
   473d8:	add	r0, sp, #72	; 0x48
   473dc:	bl	44728 <fputs@plt+0x3b028>
   473e0:	b	46e7c <fputs@plt+0x3d77c>
   473e4:	ldr	r2, [sp, #44]	; 0x2c
   473e8:	mov	r3, r2
   473ec:	str	r2, [sp, #48]	; 0x30
   473f0:	b	47258 <fputs@plt+0x3db58>
   473f4:	ldr	r3, [sp, #92]	; 0x5c
   473f8:	cmp	r3, #0
   473fc:	bne	46e7c <fputs@plt+0x3d77c>
   47400:	movw	r2, #18728	; 0x4928
   47404:	movt	r2, #7
   47408:	movw	r1, #10796	; 0x2a2c
   4740c:	str	r2, [sp]
   47410:	movt	r1, #5
   47414:	mov	r3, r2
   47418:	add	r0, sp, #72	; 0x48
   4741c:	bl	44728 <fputs@plt+0x3b028>
   47420:	b	46e7c <fputs@plt+0x3d77c>
   47424:	movw	r1, #18728	; 0x4928
   47428:	movt	r1, #7
   4742c:	movw	r0, #10564	; 0x2944
   47430:	movt	r0, #5
   47434:	mov	r2, r1
   47438:	mov	r3, r1
   4743c:	bl	21c14 <fputs@plt+0x18514>
   47440:	b	46cf0 <fputs@plt+0x3d5f0>
   47444:	add	r5, sp, #56	; 0x38
   47448:	mov	r1, r7
   4744c:	mov	r0, r5
   47450:	bl	440a0 <fputs@plt+0x3a9a0>
   47454:	ldr	r3, [sp, #92]	; 0x5c
   47458:	cmp	r3, #0
   4745c:	bne	46ce8 <fputs@plt+0x3d5e8>
   47460:	movw	r3, #18728	; 0x4928
   47464:	movw	r1, #10588	; 0x295c
   47468:	movt	r3, #7
   4746c:	mov	r2, r5
   47470:	str	r3, [sp]
   47474:	add	r0, sp, #72	; 0x48
   47478:	movt	r1, #5
   4747c:	bl	44728 <fputs@plt+0x3b028>
   47480:	b	46ce8 <fputs@plt+0x3d5e8>
   47484:	add	r5, sp, #56	; 0x38
   47488:	mov	r1, r8
   4748c:	mov	r0, r5
   47490:	bl	440a0 <fputs@plt+0x3a9a0>
   47494:	ldr	r3, [sp, #92]	; 0x5c
   47498:	cmp	r3, #0
   4749c:	bne	46ce8 <fputs@plt+0x3d5e8>
   474a0:	movw	r3, #18728	; 0x4928
   474a4:	movw	r1, #49684	; 0xc214
   474a8:	movt	r3, #7
   474ac:	mov	r2, r5
   474b0:	str	r3, [sp]
   474b4:	add	r0, sp, #72	; 0x48
   474b8:	movt	r1, #4
   474bc:	bl	44728 <fputs@plt+0x3b028>
   474c0:	b	46ce8 <fputs@plt+0x3d5e8>
   474c4:	movw	r0, #11008	; 0x2b00
   474c8:	mov	r1, r7
   474cc:	movt	r0, #5
   474d0:	bl	96d0 <strcmp@plt>
   474d4:	cmp	r0, #0
   474d8:	beq	47574 <fputs@plt+0x3de74>
   474dc:	movw	r0, #10076	; 0x275c
   474e0:	mov	r1, r7
   474e4:	movt	r0, #5
   474e8:	bl	96d0 <strcmp@plt>
   474ec:	cmp	r0, #0
   474f0:	beq	47108 <fputs@plt+0x3da08>
   474f4:	movw	r4, #18760	; 0x4948
   474f8:	movt	r4, #7
   474fc:	ldr	r3, [r4]
   47500:	cmp	r3, #0
   47504:	beq	46bb0 <fputs@plt+0x3d4b0>
   47508:	movw	r1, #51700	; 0xc9f4
   4750c:	mov	r0, #0
   47510:	movt	r1, #4
   47514:	bl	95f8 <strtok@plt>
   47518:	ldr	r4, [r4]
   4751c:	bl	44364 <fputs@plt+0x3ac64>
   47520:	ldr	r2, [sp, #76]	; 0x4c
   47524:	ldr	r3, [sp, #80]	; 0x50
   47528:	mov	r1, r0
   4752c:	mov	r0, r7
   47530:	blx	r4
   47534:	b	46bb0 <fputs@plt+0x3d4b0>
   47538:	ldr	r3, [sp, #92]	; 0x5c
   4753c:	cmp	r3, #0
   47540:	bne	46e7c <fputs@plt+0x3d77c>
   47544:	movw	r2, #18728	; 0x4928
   47548:	movt	r2, #7
   4754c:	movw	r1, #10636	; 0x298c
   47550:	str	r2, [sp]
   47554:	movt	r1, #5
   47558:	mov	r3, r2
   4755c:	add	r0, sp, #72	; 0x48
   47560:	bl	44728 <fputs@plt+0x3b028>
   47564:	b	46e7c <fputs@plt+0x3d77c>
   47568:	mov	r7, r8
   4756c:	ldr	r3, [sp, #44]	; 0x2c
   47570:	b	472a8 <fputs@plt+0x3dba8>
   47574:	movw	r1, #9852	; 0x267c
   47578:	movt	r1, #5
   4757c:	bl	95f8 <strtok@plt>
   47580:	cmp	r0, #0
   47584:	beq	47660 <fputs@plt+0x3df60>
   47588:	bl	4a474 <_ZdlPv@@Base+0x1424>
   4758c:	movw	r3, #18780	; 0x495c
   47590:	movt	r3, #7
   47594:	str	r0, [r3]
   47598:	b	46bb0 <fputs@plt+0x3d4b0>
   4759c:	ldr	r3, [sp, #92]	; 0x5c
   475a0:	cmp	r3, #0
   475a4:	bne	46e7c <fputs@plt+0x3d77c>
   475a8:	movw	r2, #18728	; 0x4928
   475ac:	movt	r2, #7
   475b0:	movw	r1, #11196	; 0x2bbc
   475b4:	str	r2, [sp]
   475b8:	movt	r1, #5
   475bc:	mov	r3, r2
   475c0:	add	r0, sp, #72	; 0x48
   475c4:	bl	44728 <fputs@plt+0x3b028>
   475c8:	b	46e7c <fputs@plt+0x3d77c>
   475cc:	ldr	r3, [sp, #92]	; 0x5c
   475d0:	cmp	r3, #0
   475d4:	bne	46e7c <fputs@plt+0x3d77c>
   475d8:	movw	r2, #18728	; 0x4928
   475dc:	movt	r2, #7
   475e0:	movw	r1, #11148	; 0x2b8c
   475e4:	str	r2, [sp]
   475e8:	movt	r1, #5
   475ec:	mov	r3, r2
   475f0:	add	r0, sp, #72	; 0x48
   475f4:	bl	44728 <fputs@plt+0x3b028>
   475f8:	b	46e7c <fputs@plt+0x3d77c>
   475fc:	ldr	r3, [sp, #92]	; 0x5c
   47600:	cmp	r3, #0
   47604:	bne	46e7c <fputs@plt+0x3d77c>
   47608:	movw	r2, #18728	; 0x4928
   4760c:	movt	r2, #7
   47610:	movw	r1, #11124	; 0x2b74
   47614:	str	r2, [sp]
   47618:	movt	r1, #5
   4761c:	mov	r3, r2
   47620:	add	r0, sp, #72	; 0x48
   47624:	bl	44728 <fputs@plt+0x3b028>
   47628:	b	46e7c <fputs@plt+0x3d77c>
   4762c:	ldr	r3, [sp, #92]	; 0x5c
   47630:	cmp	r3, #0
   47634:	bne	46e7c <fputs@plt+0x3d77c>
   47638:	movw	r2, #18728	; 0x4928
   4763c:	movt	r2, #7
   47640:	movw	r1, #11172	; 0x2ba4
   47644:	str	r2, [sp]
   47648:	movt	r1, #5
   4764c:	mov	r3, r2
   47650:	add	r0, sp, #72	; 0x48
   47654:	bl	44728 <fputs@plt+0x3b028>
   47658:	b	46e7c <fputs@plt+0x3d77c>
   4765c:	bl	95d4 <__stack_chk_fail@plt>
   47660:	ldr	r3, [sp, #92]	; 0x5c
   47664:	cmp	r3, #0
   47668:	bne	46e7c <fputs@plt+0x3d77c>
   4766c:	movw	r2, #18728	; 0x4928
   47670:	movt	r2, #7
   47674:	movw	r1, #11024	; 0x2b10
   47678:	str	r2, [sp]
   4767c:	movt	r1, #5
   47680:	mov	r3, r2
   47684:	add	r0, sp, #72	; 0x48
   47688:	bl	44728 <fputs@plt+0x3b028>
   4768c:	b	46e7c <fputs@plt+0x3d77c>
   47690:	cmp	sl, #1
   47694:	bne	46bb0 <fputs@plt+0x3d4b0>
   47698:	ldr	r3, [sp, #92]	; 0x5c
   4769c:	cmp	r3, #0
   476a0:	bne	46e7c <fputs@plt+0x3d77c>
   476a4:	movw	r2, #18728	; 0x4928
   476a8:	movt	r2, #7
   476ac:	movw	r1, #10928	; 0x2ab0
   476b0:	str	r2, [sp]
   476b4:	movt	r1, #5
   476b8:	mov	r3, r2
   476bc:	add	r0, sp, #72	; 0x48
   476c0:	bl	44728 <fputs@plt+0x3b028>
   476c4:	b	46e7c <fputs@plt+0x3d77c>
   476c8:	add	r0, sp, #72	; 0x48
   476cc:	bl	4478c <fputs@plt+0x3b08c>
   476d0:	bl	9460 <__cxa_end_cleanup@plt>
   476d4:	ldr	r3, [sp, #92]	; 0x5c
   476d8:	cmp	r3, #0
   476dc:	bne	46e7c <fputs@plt+0x3d77c>
   476e0:	movw	r2, #18728	; 0x4928
   476e4:	movt	r2, #7
   476e8:	movw	r1, #10740	; 0x29f4
   476ec:	str	r2, [sp]
   476f0:	movt	r1, #5
   476f4:	mov	r3, r2
   476f8:	add	r0, sp, #72	; 0x48
   476fc:	bl	44728 <fputs@plt+0x3b028>
   47700:	b	46e7c <fputs@plt+0x3d77c>
   47704:	b	476c8 <fputs@plt+0x3dfc8>
   47708:	andeq	r2, r5, ip, ror r5
   4770c:	movw	r3, #18760	; 0x4948
   47710:	movt	r3, #7
   47714:	ldr	r2, [r3]
   47718:	str	r0, [r3]
   4771c:	mov	r0, r2
   47720:	bx	lr
   47724:	nop	{0}
   47728:	mov	r1, r0
   4772c:	movw	r0, #18752	; 0x4940
   47730:	movt	r0, #7
   47734:	b	49568 <_ZdlPv@@Base+0x518>
   47738:	push	{r4, r5, r6, r7, lr}
   4773c:	sub	sp, sp, #12
   47740:	mov	r6, r1
   47744:	mov	r7, r0
   47748:	bl	94d8 <strlen@plt>
   4774c:	movw	r4, #45512	; 0xb1c8
   47750:	movt	r4, #6
   47754:	mov	r5, r0
   47758:	ldr	r0, [r4]
   4775c:	bl	94d8 <strlen@plt>
   47760:	add	r0, r5, r0
   47764:	add	r0, r0, #5
   47768:	bl	958c <_Znaj@plt>
   4776c:	ldr	ip, [r4]
   47770:	mov	r1, #1
   47774:	mvn	r2, #0
   47778:	movw	r3, #11332	; 0x2c44
   4777c:	str	r7, [sp, #4]
   47780:	movt	r3, #5
   47784:	str	ip, [sp]
   47788:	mov	r5, r0
   4778c:	bl	9670 <__sprintf_chk@plt>
   47790:	mov	r2, r6
   47794:	mov	r1, r5
   47798:	movw	r0, #18752	; 0x4940
   4779c:	movt	r0, #7
   477a0:	bl	49658 <_ZdlPv@@Base+0x608>
   477a4:	cmp	r5, #0
   477a8:	mov	r4, r0
   477ac:	beq	477b8 <fputs@plt+0x3e0b8>
   477b0:	mov	r0, r5
   477b4:	bl	961c <_ZdaPv@plt>
   477b8:	mov	r0, r4
   477bc:	add	sp, sp, #12
   477c0:	pop	{r4, r5, r6, r7, pc}
   477c4:	ldr	r2, [r0, #4]
   477c8:	ldr	ip, [r0, #12]
   477cc:	ldr	r3, [r0]
   477d0:	add	ip, r2, ip
   477d4:	ldr	r0, [r0, #8]
   477d8:	vmov	s3, ip
   477dc:	add	r0, r3, r0
   477e0:	vcvt.f64.s32	d5, s3
   477e4:	vmov	s9, r0
   477e8:	vmul.f64	d7, d5, d5
   477ec:	vcvt.f64.s32	d6, s9
   477f0:	vmla.f64	d7, d6, d6
   477f4:	vcmp.f64	d7, #0.0
   477f8:	vmrs	APSR_nzcv, fpscr
   477fc:	beq	4783c <fputs@plt+0x3e13c>
   47800:	vmov	s3, r2
   47804:	mov	r0, #1
   47808:	vcvt.f64.s32	d2, s3
   4780c:	vmov	s3, r3
   47810:	vmul.f64	d4, d5, d2
   47814:	vcvt.f64.s32	d3, s3
   47818:	vmla.f64	d4, d6, d3
   4781c:	vdiv.f64	d7, d4, d7
   47820:	vmov.f64	d4, #96	; 0x3f000000  0.5
   47824:	vsub.f64	d7, d4, d7
   47828:	vmla.f64	d2, d7, d5
   4782c:	vmla.f64	d3, d7, d6
   47830:	vstr	d2, [r1, #8]
   47834:	vstr	d3, [r1]
   47838:	bx	lr
   4783c:	mov	r0, #0
   47840:	bx	lr
   47844:	vmul.f64	d1, d1, d1
   47848:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   4784c:	sub	sp, sp, #20
   47850:	mov	r5, r2
   47854:	ldr	fp, [sp, #56]	; 0x38
   47858:	ldr	r2, [sp, #60]	; 0x3c
   4785c:	ldr	r8, [sp, #64]	; 0x40
   47860:	ldr	r6, [sp, #68]	; 0x44
   47864:	ldr	r9, [sp, #72]	; 0x48
   47868:	ldr	r7, [sp, #76]	; 0x4c
   4786c:	vmla.f64	d1, d0, d0
   47870:	vsqrt.f64	d0, d1
   47874:	vcmp.f64	d0, d0
   47878:	vmrs	APSR_nzcv, fpscr
   4787c:	bne	47a18 <fputs@plt+0x3e318>
   47880:	vcvt.s32.f64	s7, d0
   47884:	str	fp, [r6]
   47888:	str	fp, [r8]
   4788c:	rsb	r4, r5, #0
   47890:	str	r2, [r7]
   47894:	add	r1, r1, r3
   47898:	str	r2, [r9]
   4789c:	add	r0, r0, r5
   478a0:	ldr	ip, [r6]
   478a4:	rsb	r3, r3, #0
   478a8:	cmp	r4, ip
   478ac:	strgt	r4, [r6]
   478b0:	vmov	sl, s7
   478b4:	bgt	478c4 <fputs@plt+0x3e1c4>
   478b8:	ldr	ip, [r8]
   478bc:	cmp	r4, ip
   478c0:	strlt	r4, [r8]
   478c4:	ldr	ip, [r7]
   478c8:	cmp	r3, ip
   478cc:	strgt	r3, [r7]
   478d0:	bgt	478e0 <fputs@plt+0x3e1e0>
   478d4:	ldr	ip, [r9]
   478d8:	cmp	r3, ip
   478dc:	strlt	r3, [r9]
   478e0:	cmp	fp, #0
   478e4:	blt	479cc <fputs@plt+0x3e2cc>
   478e8:	cmp	r2, #0
   478ec:	movlt	ip, #3
   478f0:	movge	ip, #0
   478f4:	cmp	r4, #0
   478f8:	blt	479bc <fputs@plt+0x3e2bc>
   478fc:	cmp	r3, #0
   47900:	movlt	r5, #3
   47904:	blt	479ac <fputs@plt+0x3e2ac>
   47908:	mov	r5, #0
   4790c:	cmp	ip, r5
   47910:	ble	479ac <fputs@plt+0x3e2ac>
   47914:	add	r5, r5, #4
   47918:	rsb	fp, sl, #0
   4791c:	asr	r4, ip, #31
   47920:	lsr	r4, r4, #30
   47924:	add	r3, ip, r4
   47928:	and	r3, r3, #3
   4792c:	rsb	r3, r4, r3
   47930:	cmp	r3, #3
   47934:	ldrls	pc, [pc, r3, lsl #2]
   47938:	b	47950 <fputs@plt+0x3e250>
   4793c:	andeq	r7, r4, r4, lsr #19
   47940:	muleq	r4, r4, r9
   47944:	muleq	r4, ip, r9
   47948:	andeq	r7, r4, ip, asr #18
   4794c:	str	sl, [r6]
   47950:	add	ip, ip, #1
   47954:	cmp	ip, r5
   47958:	bne	4791c <fputs@plt+0x3e21c>
   4795c:	ldr	r3, [r8]
   47960:	add	r3, r3, r0
   47964:	str	r3, [r8]
   47968:	ldr	r3, [r6]
   4796c:	add	r0, r3, r0
   47970:	str	r0, [r6]
   47974:	ldr	r3, [r9]
   47978:	add	r3, r3, r1
   4797c:	str	r3, [r9]
   47980:	ldr	r3, [r7]
   47984:	add	r1, r3, r1
   47988:	str	r1, [r7]
   4798c:	add	sp, sp, #20
   47990:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   47994:	str	fp, [r8]
   47998:	b	47950 <fputs@plt+0x3e250>
   4799c:	str	fp, [r9]
   479a0:	b	47950 <fputs@plt+0x3e250>
   479a4:	str	sl, [r7]
   479a8:	b	47950 <fputs@plt+0x3e250>
   479ac:	cmp	ip, r5
   479b0:	beq	479dc <fputs@plt+0x3e2dc>
   479b4:	blt	47918 <fputs@plt+0x3e218>
   479b8:	b	4795c <fputs@plt+0x3e25c>
   479bc:	cmp	r3, #0
   479c0:	movlt	r5, #2
   479c4:	movge	r5, #1
   479c8:	b	4790c <fputs@plt+0x3e20c>
   479cc:	cmp	r2, #0
   479d0:	movlt	ip, #2
   479d4:	movge	ip, #1
   479d8:	b	478f4 <fputs@plt+0x3e1f4>
   479dc:	vmov	s15, fp
   479e0:	vmov	s7, r3
   479e4:	vcvt.f64.s32	d4, s15
   479e8:	vmov	s15, r4
   479ec:	vcvt.f64.s32	d6, s7
   479f0:	vmov	s7, r2
   479f4:	vcvt.f64.s32	d5, s15
   479f8:	vcvt.f64.s32	d7, s7
   479fc:	vmul.f64	d6, d4, d6
   47a00:	vmul.f64	d7, d5, d7
   47a04:	vcmpe.f64	d6, d7
   47a08:	vmrs	APSR_nzcv, fpscr
   47a0c:	bpl	4795c <fputs@plt+0x3e25c>
   47a10:	mov	r5, ip
   47a14:	b	47914 <fputs@plt+0x3e214>
   47a18:	vmov.f64	d0, d1
   47a1c:	str	r0, [sp, #12]
   47a20:	str	r1, [sp, #8]
   47a24:	stm	sp, {r2, r3}
   47a28:	bl	9478 <sqrt@plt>
   47a2c:	ldm	sp, {r2, r3}
   47a30:	ldr	r1, [sp, #8]
   47a34:	ldr	r0, [sp, #12]
   47a38:	b	47880 <fputs@plt+0x3e180>
   47a3c:	push	{r4, r5, r6, r7, r8, r9, sl, fp}
   47a40:	sub	sp, sp, #8
   47a44:	ldr	r6, [r1, #36]	; 0x24
   47a48:	ldr	fp, [r1, #32]
   47a4c:	ldr	sl, [r1]
   47a50:	add	r9, r0, r6, lsl #2
   47a54:	mov	r5, fp
   47a58:	mov	r7, sl
   47a5c:	cmp	r6, r5
   47a60:	cmpgt	r7, r6
   47a64:	ble	47ab8 <fputs@plt+0x3e3b8>
   47a68:	rsb	r4, r6, r7
   47a6c:	rsb	r8, r5, r6
   47a70:	cmp	r4, r8
   47a74:	bgt	47ad4 <fputs@plt+0x3e3d4>
   47a78:	cmp	r4, #0
   47a7c:	add	r4, r5, r4
   47a80:	addgt	r5, r0, r5, lsl #2
   47a84:	movgt	r3, r9
   47a88:	addgt	r8, r0, r4, lsl #2
   47a8c:	ble	47aa8 <fputs@plt+0x3e3a8>
   47a90:	ldr	ip, [r3]
   47a94:	ldr	r2, [r5]
   47a98:	str	ip, [r5], #4
   47a9c:	cmp	r5, r8
   47aa0:	str	r2, [r3], #4
   47aa4:	bne	47a90 <fputs@plt+0x3e390>
   47aa8:	mov	r5, r4
   47aac:	cmp	r6, r5
   47ab0:	cmpgt	r7, r6
   47ab4:	bgt	47a68 <fputs@plt+0x3e368>
   47ab8:	rsb	r6, r6, sl
   47abc:	str	sl, [r1, #36]	; 0x24
   47ac0:	add	fp, fp, r6
   47ac4:	str	fp, [r1, #32]
   47ac8:	add	sp, sp, #8
   47acc:	pop	{r4, r5, r6, r7, r8, r9, sl, fp}
   47ad0:	bx	lr
   47ad4:	cmp	r8, #0
   47ad8:	ble	47b14 <fputs@plt+0x3e414>
   47adc:	rsb	r2, r6, r5
   47ae0:	add	r4, r8, r5
   47ae4:	add	r2, r7, r2
   47ae8:	add	r3, r0, r5, lsl #2
   47aec:	add	r4, r0, r4, lsl #2
   47af0:	str	r1, [sp, #4]
   47af4:	add	r2, r0, r2, lsl #2
   47af8:	ldr	r1, [r2]
   47afc:	ldr	ip, [r3]
   47b00:	str	r1, [r3], #4
   47b04:	cmp	r3, r4
   47b08:	str	ip, [r2], #4
   47b0c:	bne	47af8 <fputs@plt+0x3e3f8>
   47b10:	ldr	r1, [sp, #4]
   47b14:	rsb	r7, r8, r7
   47b18:	b	47a5c <fputs@plt+0x3e35c>
   47b1c:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   47b20:	sub	sp, sp, #68	; 0x44
   47b24:	mov	r9, r2
   47b28:	ldrb	r2, [r2]
   47b2c:	ldr	r4, [sp, #116]	; 0x74
   47b30:	cmp	r2, #58	; 0x3a
   47b34:	str	r3, [sp, #24]
   47b38:	str	r1, [sp, #20]
   47b3c:	ldr	r3, [r4, #4]
   47b40:	moveq	r3, #0
   47b44:	subs	r6, r0, #0
   47b48:	str	r3, [sp, #8]
   47b4c:	ble	47da8 <fputs@plt+0x3e6a8>
   47b50:	ldr	r3, [r4]
   47b54:	mov	r2, #0
   47b58:	str	r2, [r4, #12]
   47b5c:	cmp	r3, r2
   47b60:	beq	47d00 <fputs@plt+0x3e600>
   47b64:	ldr	r2, [r4, #16]
   47b68:	cmp	r2, #0
   47b6c:	bne	47bd8 <fputs@plt+0x3e4d8>
   47b70:	ldr	r0, [sp, #112]	; 0x70
   47b74:	str	r3, [r4, #36]	; 0x24
   47b78:	cmp	r0, #0
   47b7c:	str	r3, [r4, #32]
   47b80:	mov	r3, #0
   47b84:	str	r3, [r4, #20]
   47b88:	movne	r0, #1
   47b8c:	beq	47de0 <fputs@plt+0x3e6e0>
   47b90:	str	r0, [r4, #28]
   47b94:	ldrb	r3, [r9]
   47b98:	cmp	r3, #45	; 0x2d
   47b9c:	addeq	r9, r9, #1
   47ba0:	moveq	r3, #2
   47ba4:	streq	r3, [r4, #24]
   47ba8:	beq	47bd0 <fputs@plt+0x3e4d0>
   47bac:	cmp	r3, #43	; 0x2b
   47bb0:	addeq	r9, r9, #1
   47bb4:	moveq	r3, #0
   47bb8:	streq	r3, [r4, #24]
   47bbc:	beq	47bd0 <fputs@plt+0x3e4d0>
   47bc0:	cmp	r0, #0
   47bc4:	movne	r3, #0
   47bc8:	moveq	r3, #1
   47bcc:	str	r3, [r4, #24]
   47bd0:	mov	r3, #1
   47bd4:	str	r3, [r4, #16]
   47bd8:	ldr	r7, [r4, #20]
   47bdc:	cmp	r7, #0
   47be0:	beq	47d0c <fputs@plt+0x3e60c>
   47be4:	ldrb	r3, [r7]
   47be8:	cmp	r3, #0
   47bec:	beq	47d0c <fputs@plt+0x3e60c>
   47bf0:	ldr	r3, [sp, #24]
   47bf4:	cmp	r3, #0
   47bf8:	beq	47c60 <fputs@plt+0x3e560>
   47bfc:	ldr	r3, [r4]
   47c00:	ldr	r0, [sp, #20]
   47c04:	str	r3, [sp, #12]
   47c08:	ldr	r3, [r0, r3, lsl #2]
   47c0c:	str	r3, [sp, #28]
   47c10:	ldr	r3, [sp, #12]
   47c14:	lsl	r3, r3, #2
   47c18:	str	r3, [sp, #60]	; 0x3c
   47c1c:	ldr	r3, [sp, #28]
   47c20:	ldrb	r3, [r3, #1]
   47c24:	cmp	r3, #45	; 0x2d
   47c28:	str	r3, [sp, #32]
   47c2c:	beq	47e78 <fputs@plt+0x3e778>
   47c30:	ldr	r3, [sp, #108]	; 0x6c
   47c34:	cmp	r3, #0
   47c38:	beq	47c60 <fputs@plt+0x3e560>
   47c3c:	ldr	r0, [sp, #28]
   47c40:	ldrb	r3, [r0, #2]
   47c44:	cmp	r3, #0
   47c48:	bne	47e78 <fputs@plt+0x3e778>
   47c4c:	mov	r0, r9
   47c50:	ldr	r1, [sp, #32]
   47c54:	bl	9424 <strchr@plt>
   47c58:	cmp	r0, #0
   47c5c:	beq	47e78 <fputs@plt+0x3e778>
   47c60:	add	r8, r7, #1
   47c64:	str	r8, [r4, #20]
   47c68:	ldrb	r7, [r7]
   47c6c:	mov	r0, r9
   47c70:	mov	r1, r7
   47c74:	mov	r5, r7
   47c78:	bl	9424 <strchr@plt>
   47c7c:	ldrb	r3, [r8]
   47c80:	cmp	r3, #0
   47c84:	ldreq	r3, [r4]
   47c88:	addeq	r3, r3, #1
   47c8c:	streq	r3, [r4]
   47c90:	cmp	r0, #0
   47c94:	cmpne	r7, #58	; 0x3a
   47c98:	bne	47e2c <fputs@plt+0x3e72c>
   47c9c:	ldr	r3, [sp, #8]
   47ca0:	cmp	r3, #0
   47ca4:	beq	47cec <fputs@plt+0x3e5ec>
   47ca8:	ldr	r3, [r4, #28]
   47cac:	movw	r1, #3344	; 0xd10
   47cb0:	movt	r1, #7
   47cb4:	cmp	r3, #0
   47cb8:	ldreq	r0, [sp, #20]
   47cbc:	movwne	r2, #11672	; 0x2d98
   47cc0:	ldrne	lr, [sp, #20]
   47cc4:	movweq	r2, #11700	; 0x2db4
   47cc8:	ldrne	r0, [r1]
   47ccc:	movtne	r2, #5
   47cd0:	ldreq	r3, [r0]
   47cd4:	movteq	r2, #5
   47cd8:	ldreq	r0, [r1]
   47cdc:	mov	r1, #1
   47ce0:	ldrne	r3, [lr]
   47ce4:	str	r7, [sp]
   47ce8:	bl	95e0 <__fprintf_chk@plt>
   47cec:	str	r7, [r4, #8]
   47cf0:	mov	r5, #63	; 0x3f
   47cf4:	mov	r0, r5
   47cf8:	add	sp, sp, #68	; 0x44
   47cfc:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   47d00:	mov	r3, #1
   47d04:	str	r3, [r4]
   47d08:	b	47b70 <fputs@plt+0x3e470>
   47d0c:	ldr	r2, [r4]
   47d10:	ldr	r3, [r4, #36]	; 0x24
   47d14:	cmp	r3, r2
   47d18:	ldr	r3, [r4, #32]
   47d1c:	strgt	r2, [r4, #36]	; 0x24
   47d20:	cmp	r2, r3
   47d24:	ldr	r3, [r4, #24]
   47d28:	strlt	r2, [r4, #32]
   47d2c:	cmp	r3, #1
   47d30:	beq	4802c <fputs@plt+0x3e92c>
   47d34:	cmp	r6, r2
   47d38:	beq	48020 <fputs@plt+0x3e920>
   47d3c:	ldr	r0, [sp, #20]
   47d40:	ldr	r3, [r0, r2, lsl #2]
   47d44:	ldrb	r1, [r3]
   47d48:	cmp	r1, #45	; 0x2d
   47d4c:	bne	47db8 <fputs@plt+0x3e6b8>
   47d50:	ldrb	r1, [r3, #1]
   47d54:	cmp	r1, #45	; 0x2d
   47d58:	bne	47df8 <fputs@plt+0x3e6f8>
   47d5c:	ldrb	r1, [r3, #2]
   47d60:	cmp	r1, #0
   47d64:	bne	47df8 <fputs@plt+0x3e6f8>
   47d68:	ldr	r3, [r4, #32]
   47d6c:	add	r2, r2, #1
   47d70:	ldr	r1, [r4, #36]	; 0x24
   47d74:	str	r2, [r4]
   47d78:	cmp	r3, r1
   47d7c:	beq	481d0 <fputs@plt+0x3ead0>
   47d80:	cmp	r2, r1
   47d84:	beq	47d94 <fputs@plt+0x3e694>
   47d88:	mov	r1, r4
   47d8c:	bl	47a3c <fputs@plt+0x3e33c>
   47d90:	ldr	r3, [r4, #32]
   47d94:	mov	r2, r6
   47d98:	str	r6, [r4, #36]	; 0x24
   47d9c:	str	r6, [r4]
   47da0:	cmp	r2, r3
   47da4:	strne	r3, [r4]
   47da8:	mvn	r5, #0
   47dac:	mov	r0, r5
   47db0:	add	sp, sp, #68	; 0x44
   47db4:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   47db8:	ldr	r1, [r4, #24]
   47dbc:	cmp	r1, #0
   47dc0:	beq	47da8 <fputs@plt+0x3e6a8>
   47dc4:	mov	r5, #1
   47dc8:	add	r2, r2, #1
   47dcc:	str	r3, [r4, #12]
   47dd0:	str	r2, [r4]
   47dd4:	mov	r0, r5
   47dd8:	add	sp, sp, #68	; 0x44
   47ddc:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   47de0:	movw	r0, #11424	; 0x2ca0
   47de4:	movt	r0, #5
   47de8:	bl	93f4 <getenv@plt>
   47dec:	adds	r0, r0, #0
   47df0:	movne	r0, #1
   47df4:	b	47b90 <fputs@plt+0x3e490>
   47df8:	ldrb	r1, [r3, #1]
   47dfc:	cmp	r1, #0
   47e00:	beq	47db8 <fputs@plt+0x3e6b8>
   47e04:	ldr	r2, [sp, #24]
   47e08:	cmp	r2, #0
   47e0c:	moveq	r7, #1
   47e10:	beq	47e20 <fputs@plt+0x3e720>
   47e14:	cmp	r1, #45	; 0x2d
   47e18:	moveq	r7, #2
   47e1c:	movne	r7, #1
   47e20:	add	r7, r3, r7
   47e24:	str	r7, [r4, #20]
   47e28:	b	47bf0 <fputs@plt+0x3e4f0>
   47e2c:	ldrb	r3, [r0]
   47e30:	cmp	r3, #87	; 0x57
   47e34:	ldrb	r3, [r0, #1]
   47e38:	beq	481dc <fputs@plt+0x3eadc>
   47e3c:	cmp	r3, #58	; 0x3a
   47e40:	bne	47dd4 <fputs@plt+0x3e6d4>
   47e44:	ldrb	r3, [r0, #2]
   47e48:	cmp	r3, #58	; 0x3a
   47e4c:	ldrb	r3, [r8]
   47e50:	beq	48404 <fputs@plt+0x3ed04>
   47e54:	cmp	r3, #0
   47e58:	ldr	r3, [r4]
   47e5c:	beq	483b0 <fputs@plt+0x3ecb0>
   47e60:	add	r3, r3, #1
   47e64:	str	r8, [r4, #12]
   47e68:	str	r3, [r4]
   47e6c:	mov	r3, #0
   47e70:	str	r3, [r4, #20]
   47e74:	b	47dd4 <fputs@plt+0x3e6d4>
   47e78:	ldrb	r3, [r7]
   47e7c:	cmp	r3, #61	; 0x3d
   47e80:	cmpne	r3, #0
   47e84:	str	r3, [sp, #36]	; 0x24
   47e88:	beq	48320 <fputs@plt+0x3ec20>
   47e8c:	add	r3, r7, #1
   47e90:	mov	r1, r3
   47e94:	ldrb	r2, [r3], #1
   47e98:	cmp	r2, #61	; 0x3d
   47e9c:	cmpne	r2, #0
   47ea0:	bne	47e90 <fputs@plt+0x3e790>
   47ea4:	str	r1, [sp, #40]	; 0x28
   47ea8:	ldr	r3, [sp, #24]
   47eac:	ldr	fp, [r3]
   47eb0:	cmp	fp, #0
   47eb4:	beq	48328 <fputs@plt+0x3ec28>
   47eb8:	ldr	sl, [sp, #24]
   47ebc:	mov	r5, #0
   47ec0:	ldr	r3, [sp, #40]	; 0x28
   47ec4:	mvn	lr, #0
   47ec8:	str	r6, [sp, #44]	; 0x2c
   47ecc:	mov	r6, fp
   47ed0:	str	r9, [sp, #48]	; 0x30
   47ed4:	rsb	r8, r7, r3
   47ed8:	str	r4, [sp, #52]	; 0x34
   47edc:	mov	fp, r5
   47ee0:	str	lr, [sp, #56]	; 0x38
   47ee4:	mov	r9, sl
   47ee8:	mov	r4, r5
   47eec:	b	47f20 <fputs@plt+0x3e820>
   47ef0:	ldr	r3, [sp, #108]	; 0x6c
   47ef4:	cmp	r3, #0
   47ef8:	bne	47f0c <fputs@plt+0x3e80c>
   47efc:	ldr	r2, [fp, #4]
   47f00:	ldr	r3, [r9, #4]
   47f04:	cmp	r2, r3
   47f08:	beq	47ffc <fputs@plt+0x3e8fc>
   47f0c:	mov	r4, #1
   47f10:	ldr	r6, [r9, #16]!
   47f14:	add	r5, r5, #1
   47f18:	cmp	r6, #0
   47f1c:	beq	47f6c <fputs@plt+0x3e86c>
   47f20:	mov	r0, r6
   47f24:	mov	r1, r7
   47f28:	mov	r2, r8
   47f2c:	mov	sl, r9
   47f30:	bl	9688 <strncmp@plt>
   47f34:	cmp	r0, #0
   47f38:	bne	47f10 <fputs@plt+0x3e810>
   47f3c:	mov	r0, r6
   47f40:	bl	94d8 <strlen@plt>
   47f44:	cmp	r0, r8
   47f48:	beq	4816c <fputs@plt+0x3ea6c>
   47f4c:	cmp	fp, #0
   47f50:	bne	47ef0 <fputs@plt+0x3e7f0>
   47f54:	mov	fp, r9
   47f58:	ldr	r6, [r9, #16]!
   47f5c:	str	r5, [sp, #56]	; 0x38
   47f60:	add	r5, r5, #1
   47f64:	cmp	r6, #0
   47f68:	bne	47f20 <fputs@plt+0x3e820>
   47f6c:	mov	r3, r4
   47f70:	cmp	r3, #0
   47f74:	ldr	r6, [sp, #44]	; 0x2c
   47f78:	ldr	r9, [sp, #48]	; 0x30
   47f7c:	ldr	r4, [sp, #52]	; 0x34
   47f80:	beq	480b0 <fputs@plt+0x3e9b0>
   47f84:	ldr	r3, [sp, #8]
   47f88:	cmp	r3, #0
   47f8c:	beq	47fc8 <fputs@plt+0x3e8c8>
   47f90:	movw	r1, #3344	; 0xd10
   47f94:	movt	r1, #7
   47f98:	ldr	lr, [sp, #20]
   47f9c:	movw	r2, #11440	; 0x2cb0
   47fa0:	ldr	r0, [r1]
   47fa4:	movt	r2, #5
   47fa8:	ldr	r1, [sp, #28]
   47fac:	ldr	r3, [lr]
   47fb0:	str	r1, [sp]
   47fb4:	mov	r1, #1
   47fb8:	bl	95e0 <__fprintf_chk@plt>
   47fbc:	ldr	r3, [r4]
   47fc0:	ldr	r7, [r4, #20]
   47fc4:	str	r3, [sp, #12]
   47fc8:	mov	r0, r7
   47fcc:	mov	r5, #63	; 0x3f
   47fd0:	bl	94d8 <strlen@plt>
   47fd4:	ldr	r3, [sp, #12]
   47fd8:	add	r2, r3, #1
   47fdc:	mov	r3, #0
   47fe0:	str	r2, [r4]
   47fe4:	str	r3, [r4, #8]
   47fe8:	add	r0, r7, r0
   47fec:	str	r0, [r4, #20]
   47ff0:	mov	r0, r5
   47ff4:	add	sp, sp, #68	; 0x44
   47ff8:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   47ffc:	ldr	r2, [fp, #8]
   48000:	ldr	r3, [r9, #8]
   48004:	cmp	r2, r3
   48008:	bne	47f0c <fputs@plt+0x3e80c>
   4800c:	ldr	r2, [fp, #12]
   48010:	ldr	r3, [r9, #12]
   48014:	cmp	r2, r3
   48018:	movne	r4, #1
   4801c:	b	47f10 <fputs@plt+0x3e810>
   48020:	ldr	r2, [r4, #36]	; 0x24
   48024:	ldr	r3, [r4, #32]
   48028:	b	47da0 <fputs@plt+0x3e6a0>
   4802c:	ldr	r1, [r4, #32]
   48030:	ldr	r3, [r4, #36]	; 0x24
   48034:	cmp	r1, r3
   48038:	beq	481c4 <fputs@plt+0x3eac4>
   4803c:	cmp	r2, r3
   48040:	beq	48054 <fputs@plt+0x3e954>
   48044:	ldr	r0, [sp, #20]
   48048:	mov	r1, r4
   4804c:	bl	47a3c <fputs@plt+0x3e33c>
   48050:	ldr	r2, [r4]
   48054:	cmp	r6, r2
   48058:	ble	483fc <fputs@plt+0x3ecfc>
   4805c:	sub	r1, r2, #-1073741823	; 0xc0000001
   48060:	mov	r3, r2
   48064:	ldr	r2, [sp, #20]
   48068:	add	r1, r2, r1, lsl #2
   4806c:	b	48080 <fputs@plt+0x3e980>
   48070:	add	r3, r3, #1
   48074:	str	r3, [r4]
   48078:	cmp	r3, r6
   4807c:	beq	480a4 <fputs@plt+0x3e9a4>
   48080:	ldr	r2, [r1, #4]!
   48084:	ldrb	r0, [r2]
   48088:	cmp	r0, #45	; 0x2d
   4808c:	bne	48070 <fputs@plt+0x3e970>
   48090:	ldrb	r2, [r2, #1]
   48094:	cmp	r2, #0
   48098:	beq	48070 <fputs@plt+0x3e970>
   4809c:	ldr	r2, [r4]
   480a0:	b	480a8 <fputs@plt+0x3e9a8>
   480a4:	mov	r2, r3
   480a8:	str	r3, [r4, #36]	; 0x24
   480ac:	b	47d34 <fputs@plt+0x3e634>
   480b0:	cmp	fp, #0
   480b4:	beq	48328 <fputs@plt+0x3ec28>
   480b8:	ldr	r5, [sp, #56]	; 0x38
   480bc:	mov	sl, fp
   480c0:	ldr	r0, [sp, #40]	; 0x28
   480c4:	ldr	lr, [sp, #12]
   480c8:	add	r3, lr, #1
   480cc:	str	r3, [r4]
   480d0:	ldrb	r2, [r0]
   480d4:	cmp	r2, #0
   480d8:	beq	4817c <fputs@plt+0x3ea7c>
   480dc:	ldr	r3, [sl, #4]
   480e0:	cmp	r3, #0
   480e4:	addne	r3, r0, #1
   480e8:	strne	r3, [r4, #12]
   480ec:	bne	48188 <fputs@plt+0x3ea88>
   480f0:	ldr	r3, [sp, #8]
   480f4:	cmp	r3, #0
   480f8:	beq	4814c <fputs@plt+0x3ea4c>
   480fc:	ldr	r0, [sp, #20]
   48100:	ldr	lr, [sp, #60]	; 0x3c
   48104:	ldr	r3, [r0, lr]
   48108:	ldrb	r2, [r3, #1]
   4810c:	cmp	r2, #45	; 0x2d
   48110:	beq	4847c <fputs@plt+0x3ed7c>
   48114:	ldrb	ip, [r3]
   48118:	movw	r0, #3344	; 0xd10
   4811c:	ldr	r1, [sp, #20]
   48120:	movt	r0, #7
   48124:	movw	r2, #11520	; 0x2d00
   48128:	movt	r2, #5
   4812c:	ldr	r3, [r1]
   48130:	mov	r1, #1
   48134:	str	ip, [sp]
   48138:	ldr	ip, [sl]
   4813c:	ldr	r0, [r0]
   48140:	str	ip, [sp, #4]
   48144:	bl	95e0 <__fprintf_chk@plt>
   48148:	ldr	r7, [r4, #20]
   4814c:	mov	r0, r7
   48150:	mov	r5, #63	; 0x3f
   48154:	bl	94d8 <strlen@plt>
   48158:	ldr	r3, [sl, #12]
   4815c:	str	r3, [r4, #8]
   48160:	add	r0, r7, r0
   48164:	str	r0, [r4, #20]
   48168:	b	47dd4 <fputs@plt+0x3e6d4>
   4816c:	ldr	r6, [sp, #44]	; 0x2c
   48170:	ldr	r9, [sp, #48]	; 0x30
   48174:	ldr	r4, [sp, #52]	; 0x34
   48178:	b	480c0 <fputs@plt+0x3e9c0>
   4817c:	ldr	r1, [sl, #4]
   48180:	cmp	r1, #1
   48184:	beq	483d0 <fputs@plt+0x3ecd0>
   48188:	mov	r0, r7
   4818c:	bl	94d8 <strlen@plt>
   48190:	ldr	r1, [sp, #104]	; 0x68
   48194:	cmp	r1, #0
   48198:	add	r0, r7, r0
   4819c:	str	r0, [r4, #20]
   481a0:	beq	481a8 <fputs@plt+0x3eaa8>
   481a4:	str	r5, [r1]
   481a8:	ldr	r3, [sl, #8]
   481ac:	cmp	r3, #0
   481b0:	ldrne	r2, [sl, #12]
   481b4:	movne	r5, #0
   481b8:	ldreq	r5, [sl, #12]
   481bc:	strne	r2, [r3]
   481c0:	b	47dd4 <fputs@plt+0x3e6d4>
   481c4:	cmp	r2, r1
   481c8:	strne	r2, [r4, #32]
   481cc:	b	48054 <fputs@plt+0x3e954>
   481d0:	mov	r3, r2
   481d4:	str	r2, [r4, #32]
   481d8:	b	47d94 <fputs@plt+0x3e694>
   481dc:	cmp	r3, #59	; 0x3b
   481e0:	bne	47e3c <fputs@plt+0x3e73c>
   481e4:	ldrb	r3, [r8]
   481e8:	cmp	r3, #0
   481ec:	ldr	r3, [r4]
   481f0:	beq	48458 <fputs@plt+0x3ed58>
   481f4:	add	r3, r3, #1
   481f8:	str	r8, [sp, #16]
   481fc:	str	r8, [r4, #12]
   48200:	str	r3, [r4]
   48204:	ldr	r3, [sp, #16]
   48208:	str	r3, [r4, #20]
   4820c:	ldrb	r7, [r3]
   48210:	cmp	r7, #61	; 0x3d
   48214:	cmpne	r7, #0
   48218:	beq	486c0 <fputs@plt+0x3efc0>
   4821c:	add	r3, r3, #1
   48220:	mov	r2, r3
   48224:	ldrb	r7, [r3], #1
   48228:	cmp	r7, #61	; 0x3d
   4822c:	cmpne	r7, #0
   48230:	bne	48220 <fputs@plt+0x3eb20>
   48234:	str	r2, [sp, #12]
   48238:	ldr	r3, [sp, #24]
   4823c:	ldr	sl, [r3]
   48240:	cmp	sl, #0
   48244:	beq	486f8 <fputs@plt+0x3eff8>
   48248:	ldr	fp, [sp, #24]
   4824c:	mov	r5, #0
   48250:	ldr	lr, [sp, #16]
   48254:	ldr	r3, [sp, #12]
   48258:	str	r7, [sp, #28]
   4825c:	rsb	r8, lr, r3
   48260:	str	r6, [sp, #32]
   48264:	str	r9, [sp, #36]	; 0x24
   48268:	mov	r7, lr
   4826c:	str	r4, [sp, #40]	; 0x28
   48270:	mov	r6, r5
   48274:	mov	r4, fp
   48278:	mov	r9, sl
   4827c:	mov	fp, r5
   48280:	str	r5, [sp, #24]
   48284:	mov	r0, r9
   48288:	mov	r1, r7
   4828c:	mov	r2, r8
   48290:	mov	sl, r4
   48294:	bl	9688 <strncmp@plt>
   48298:	cmp	r0, #0
   4829c:	mov	r0, r9
   482a0:	bne	482c0 <fputs@plt+0x3ebc0>
   482a4:	bl	94d8 <strlen@plt>
   482a8:	cmp	r8, r0
   482ac:	beq	48500 <fputs@plt+0x3ee00>
   482b0:	cmp	fp, #0
   482b4:	streq	r5, [sp, #24]
   482b8:	movne	r6, #1
   482bc:	moveq	fp, r4
   482c0:	ldr	r9, [r4, #16]!
   482c4:	add	r5, r5, #1
   482c8:	cmp	r9, #0
   482cc:	bne	48284 <fputs@plt+0x3eb84>
   482d0:	mov	ip, r6
   482d4:	cmp	ip, #0
   482d8:	ldr	r7, [sp, #28]
   482dc:	ldr	r6, [sp, #32]
   482e0:	ldr	r9, [sp, #36]	; 0x24
   482e4:	ldr	r4, [sp, #40]	; 0x28
   482e8:	beq	48584 <fputs@plt+0x3ee84>
   482ec:	ldr	r3, [sp, #8]
   482f0:	cmp	r3, #0
   482f4:	bne	48598 <fputs@plt+0x3ee98>
   482f8:	ldr	r6, [sp, #16]
   482fc:	mov	r0, r6
   48300:	mov	r5, #63	; 0x3f
   48304:	bl	94d8 <strlen@plt>
   48308:	ldr	r3, [r4]
   4830c:	add	r3, r3, #1
   48310:	str	r3, [r4]
   48314:	add	r0, r6, r0
   48318:	str	r0, [r4, #20]
   4831c:	b	47dd4 <fputs@plt+0x3e6d4>
   48320:	str	r7, [sp, #40]	; 0x28
   48324:	b	47ea8 <fputs@plt+0x3e7a8>
   48328:	ldr	r3, [sp, #108]	; 0x6c
   4832c:	cmp	r3, #0
   48330:	bne	484ac <fputs@plt+0x3edac>
   48334:	ldr	r3, [sp, #8]
   48338:	cmp	r3, #0
   4833c:	beq	48388 <fputs@plt+0x3ec88>
   48340:	ldr	r3, [sp, #32]
   48344:	cmp	r3, #45	; 0x2d
   48348:	beq	485dc <fputs@plt+0x3eedc>
   4834c:	ldr	r0, [sp, #28]
   48350:	movw	r1, #3344	; 0xd10
   48354:	ldr	lr, [sp, #20]
   48358:	movt	r1, #7
   4835c:	movw	r2, #11640	; 0x2d78
   48360:	movt	r2, #5
   48364:	ldrb	ip, [r0]
   48368:	ldr	r3, [lr]
   4836c:	ldr	r0, [r1]
   48370:	mov	r1, #1
   48374:	str	r7, [sp, #4]
   48378:	str	ip, [sp]
   4837c:	bl	95e0 <__fprintf_chk@plt>
   48380:	ldr	r3, [r4]
   48384:	str	r3, [sp, #12]
   48388:	ldr	r3, [sp, #12]
   4838c:	mov	r5, #63	; 0x3f
   48390:	add	r2, r3, #1
   48394:	movw	r3, #63372	; 0xf78c
   48398:	str	r2, [r4]
   4839c:	movt	r3, #4
   483a0:	mov	r2, #0
   483a4:	str	r3, [r4, #20]
   483a8:	str	r2, [r4, #8]
   483ac:	b	47dd4 <fputs@plt+0x3e6d4>
   483b0:	cmp	r3, r6
   483b4:	beq	484dc <fputs@plt+0x3eddc>
   483b8:	ldr	r0, [sp, #20]
   483bc:	ldr	r2, [r0, r3, lsl #2]
   483c0:	add	r3, r3, #1
   483c4:	str	r3, [r4]
   483c8:	str	r2, [r4, #12]
   483cc:	b	47e6c <fputs@plt+0x3e76c>
   483d0:	cmp	r6, r3
   483d4:	ble	48420 <fputs@plt+0x3ed20>
   483d8:	ldr	r2, [sp, #20]
   483dc:	ldr	lr, [sp, #60]	; 0x3c
   483e0:	ldr	r0, [sp, #12]
   483e4:	add	r3, r2, lr
   483e8:	add	r2, r0, #2
   483ec:	str	r2, [r4]
   483f0:	ldr	r3, [r3, #4]
   483f4:	str	r3, [r4, #12]
   483f8:	b	48188 <fputs@plt+0x3ea88>
   483fc:	mov	r3, r2
   48400:	b	480a8 <fputs@plt+0x3e9a8>
   48404:	cmp	r3, #0
   48408:	strne	r8, [r4, #12]
   4840c:	streq	r3, [r4, #12]
   48410:	ldrne	r3, [r4]
   48414:	addne	r3, r3, #1
   48418:	strne	r3, [r4]
   4841c:	b	47e6c <fputs@plt+0x3e76c>
   48420:	ldr	r3, [sp, #8]
   48424:	cmp	r3, #0
   48428:	bne	48610 <fputs@plt+0x3ef10>
   4842c:	mov	r0, r7
   48430:	bl	94d8 <strlen@plt>
   48434:	ldr	r3, [sl, #12]
   48438:	str	r3, [r4, #8]
   4843c:	add	r0, r7, r0
   48440:	str	r0, [r4, #20]
   48444:	ldrb	r3, [r9]
   48448:	cmp	r3, #58	; 0x3a
   4844c:	bne	47cf0 <fputs@plt+0x3e5f0>
   48450:	mov	r5, #58	; 0x3a
   48454:	b	47dd4 <fputs@plt+0x3e6d4>
   48458:	cmp	r3, r6
   4845c:	beq	48674 <fputs@plt+0x3ef74>
   48460:	ldr	r0, [sp, #20]
   48464:	ldr	r2, [r0, r3, lsl #2]
   48468:	add	r3, r3, #1
   4846c:	str	r3, [r4]
   48470:	str	r2, [sp, #16]
   48474:	str	r2, [r4, #12]
   48478:	b	48204 <fputs@plt+0x3eb04>
   4847c:	ldr	ip, [sl]
   48480:	movw	r1, #3344	; 0xd10
   48484:	movt	r1, #7
   48488:	ldr	r3, [r0]
   4848c:	movw	r2, #11472	; 0x2cd0
   48490:	movt	r2, #5
   48494:	ldr	r0, [r1]
   48498:	mov	r1, #1
   4849c:	str	ip, [sp]
   484a0:	bl	95e0 <__fprintf_chk@plt>
   484a4:	ldr	r7, [r4, #20]
   484a8:	b	4814c <fputs@plt+0x3ea4c>
   484ac:	ldr	r3, [sp, #32]
   484b0:	cmp	r3, #45	; 0x2d
   484b4:	beq	485d0 <fputs@plt+0x3eed0>
   484b8:	ldr	r1, [sp, #36]	; 0x24
   484bc:	mov	r0, r9
   484c0:	bl	9424 <strchr@plt>
   484c4:	cmp	r0, #0
   484c8:	bne	47c60 <fputs@plt+0x3e560>
   484cc:	ldr	r3, [sp, #8]
   484d0:	cmp	r3, #0
   484d4:	bne	4834c <fputs@plt+0x3ec4c>
   484d8:	b	48388 <fputs@plt+0x3ec88>
   484dc:	ldr	r3, [sp, #8]
   484e0:	cmp	r3, #0
   484e4:	bne	486cc <fputs@plt+0x3efcc>
   484e8:	str	r7, [r4, #8]
   484ec:	ldrb	r5, [r9]
   484f0:	cmp	r5, #58	; 0x3a
   484f4:	movne	r5, #63	; 0x3f
   484f8:	moveq	r5, #58	; 0x3a
   484fc:	b	47e6c <fputs@plt+0x3e76c>
   48500:	ldr	r7, [sp, #28]
   48504:	ldr	r6, [sp, #32]
   48508:	ldr	r9, [sp, #36]	; 0x24
   4850c:	ldr	r4, [sp, #40]	; 0x28
   48510:	cmp	r7, #0
   48514:	beq	48644 <fputs@plt+0x3ef44>
   48518:	ldr	r3, [sl, #4]
   4851c:	cmp	r3, #0
   48520:	ldrne	r0, [sp, #12]
   48524:	addne	r3, r0, #1
   48528:	strne	r3, [r4, #12]
   4852c:	bne	48650 <fputs@plt+0x3ef50>
   48530:	ldr	r3, [sp, #8]
   48534:	cmp	r3, #0
   48538:	beq	48568 <fputs@plt+0x3ee68>
   4853c:	ldr	ip, [sl]
   48540:	movw	r0, #3344	; 0xd10
   48544:	ldr	lr, [sp, #20]
   48548:	movt	r0, #7
   4854c:	movw	r2, #11804	; 0x2e1c
   48550:	mov	r1, #1
   48554:	movt	r2, #5
   48558:	ldr	r3, [lr]
   4855c:	str	ip, [sp]
   48560:	ldr	r0, [r0]
   48564:	bl	95e0 <__fprintf_chk@plt>
   48568:	ldr	r6, [r4, #20]
   4856c:	mov	r5, #63	; 0x3f
   48570:	mov	r0, r6
   48574:	bl	94d8 <strlen@plt>
   48578:	add	r0, r6, r0
   4857c:	str	r0, [r4, #20]
   48580:	b	47dd4 <fputs@plt+0x3e6d4>
   48584:	cmp	fp, #0
   48588:	beq	486f8 <fputs@plt+0x3eff8>
   4858c:	ldr	r5, [sp, #24]
   48590:	mov	sl, fp
   48594:	b	48510 <fputs@plt+0x3ee10>
   48598:	ldr	ip, [r4]
   4859c:	movw	r0, #3344	; 0xd10
   485a0:	ldr	lr, [sp, #20]
   485a4:	movt	r0, #7
   485a8:	movw	r2, #11768	; 0x2df8
   485ac:	mov	r1, #1
   485b0:	ldr	r0, [r0]
   485b4:	movt	r2, #5
   485b8:	ldr	ip, [lr, ip, lsl #2]
   485bc:	ldr	r3, [lr]
   485c0:	str	ip, [sp]
   485c4:	bl	95e0 <__fprintf_chk@plt>
   485c8:	ldr	r6, [r4, #20]
   485cc:	b	482fc <fputs@plt+0x3ebfc>
   485d0:	ldr	r3, [sp, #8]
   485d4:	cmp	r3, #0
   485d8:	beq	48388 <fputs@plt+0x3ec88>
   485dc:	ldr	lr, [sp, #20]
   485e0:	movw	r1, #3344	; 0xd10
   485e4:	movt	r1, #7
   485e8:	movw	r2, #11608	; 0x2d58
   485ec:	movt	r2, #5
   485f0:	ldr	r3, [lr]
   485f4:	ldr	r0, [r1]
   485f8:	mov	r1, #1
   485fc:	str	r7, [sp]
   48600:	bl	95e0 <__fprintf_chk@plt>
   48604:	ldr	r3, [r4]
   48608:	str	r3, [sp, #12]
   4860c:	b	48388 <fputs@plt+0x3ec88>
   48610:	ldr	lr, [sp, #20]
   48614:	movw	r0, #3344	; 0xd10
   48618:	ldr	r3, [sp, #60]	; 0x3c
   4861c:	movt	r0, #7
   48620:	movw	r2, #11568	; 0x2d30
   48624:	movt	r2, #5
   48628:	ldr	r0, [r0]
   4862c:	ldr	ip, [lr, r3]
   48630:	ldr	r3, [lr]
   48634:	str	ip, [sp]
   48638:	bl	95e0 <__fprintf_chk@plt>
   4863c:	ldr	r7, [r4, #20]
   48640:	b	4842c <fputs@plt+0x3ed2c>
   48644:	ldr	r1, [sl, #4]
   48648:	cmp	r1, #1
   4864c:	beq	48708 <fputs@plt+0x3f008>
   48650:	ldr	r0, [sp, #16]
   48654:	bl	94d8 <strlen@plt>
   48658:	ldr	r1, [sp, #104]	; 0x68
   4865c:	ldr	r3, [sp, #16]
   48660:	cmp	r1, #0
   48664:	add	r0, r3, r0
   48668:	str	r0, [r4, #20]
   4866c:	bne	481a4 <fputs@plt+0x3eaa4>
   48670:	b	481a8 <fputs@plt+0x3eaa8>
   48674:	ldr	r3, [sp, #8]
   48678:	cmp	r3, #0
   4867c:	beq	486a8 <fputs@plt+0x3efa8>
   48680:	ldr	lr, [sp, #20]
   48684:	movw	r1, #3344	; 0xd10
   48688:	movt	r1, #7
   4868c:	str	r7, [sp]
   48690:	movw	r2, #11728	; 0x2dd0
   48694:	movt	r2, #5
   48698:	ldr	r0, [r1]
   4869c:	mov	r1, #1
   486a0:	ldr	r3, [lr]
   486a4:	bl	95e0 <__fprintf_chk@plt>
   486a8:	str	r7, [r4, #8]
   486ac:	ldrb	r5, [r9]
   486b0:	cmp	r5, #58	; 0x3a
   486b4:	movne	r5, #63	; 0x3f
   486b8:	moveq	r5, #58	; 0x3a
   486bc:	b	47dd4 <fputs@plt+0x3e6d4>
   486c0:	ldr	r3, [sp, #16]
   486c4:	str	r3, [sp, #12]
   486c8:	b	48238 <fputs@plt+0x3eb38>
   486cc:	ldr	lr, [sp, #20]
   486d0:	movw	r1, #3344	; 0xd10
   486d4:	movt	r1, #7
   486d8:	str	r7, [sp]
   486dc:	movw	r2, #11728	; 0x2dd0
   486e0:	movt	r2, #5
   486e4:	ldr	r3, [lr]
   486e8:	ldr	r0, [r1]
   486ec:	mov	r1, #1
   486f0:	bl	95e0 <__fprintf_chk@plt>
   486f4:	b	484e8 <fputs@plt+0x3ede8>
   486f8:	mov	r3, #0
   486fc:	mov	r5, #87	; 0x57
   48700:	str	r3, [r4, #20]
   48704:	b	47dd4 <fputs@plt+0x3e6d4>
   48708:	ldr	r3, [r4]
   4870c:	cmp	r6, r3
   48710:	ble	4872c <fputs@plt+0x3f02c>
   48714:	ldr	r0, [sp, #20]
   48718:	ldr	r2, [r0, r3, lsl #2]
   4871c:	add	r3, r3, #1
   48720:	str	r3, [r4]
   48724:	str	r2, [r4, #12]
   48728:	b	48650 <fputs@plt+0x3ef50>
   4872c:	ldr	r2, [sp, #8]
   48730:	cmp	r2, #0
   48734:	beq	48764 <fputs@plt+0x3f064>
   48738:	ldr	lr, [sp, #20]
   4873c:	sub	r3, r3, #-1073741823	; 0xc0000001
   48740:	movw	r0, #3344	; 0xd10
   48744:	movt	r0, #7
   48748:	movw	r2, #11568	; 0x2d30
   4874c:	movt	r2, #5
   48750:	ldr	ip, [lr, r3, lsl #2]
   48754:	ldr	r0, [r0]
   48758:	ldr	r3, [lr]
   4875c:	str	ip, [sp]
   48760:	bl	95e0 <__fprintf_chk@plt>
   48764:	ldr	r5, [r4, #20]
   48768:	mov	r0, r5
   4876c:	bl	94d8 <strlen@plt>
   48770:	add	r0, r5, r0
   48774:	str	r0, [r4, #20]
   48778:	ldrb	r3, [r9]
   4877c:	cmp	r3, #58	; 0x3a
   48780:	bne	47cf0 <fputs@plt+0x3e5f0>
   48784:	b	48450 <fputs@plt+0x3ed50>
   48788:	push	{r4, r5, r6, r7, r8, lr}
   4878c:	sub	sp, sp, #16
   48790:	movw	r5, #45528	; 0xb1d8
   48794:	movt	r5, #6
   48798:	ldr	r8, [sp, #40]	; 0x28
   4879c:	movw	r4, #18832	; 0x4990
   487a0:	ldr	r7, [sp, #44]	; 0x2c
   487a4:	movt	r4, #7
   487a8:	ldr	r6, [sp, #48]	; 0x30
   487ac:	ldr	ip, [r5, #4]
   487b0:	ldr	lr, [r5]
   487b4:	str	r4, [sp, #12]
   487b8:	str	r8, [sp]
   487bc:	str	r7, [sp, #4]
   487c0:	str	r6, [sp, #8]
   487c4:	str	ip, [r4, #4]
   487c8:	str	lr, [r4]
   487cc:	bl	47b1c <fputs@plt+0x3e41c>
   487d0:	ldr	ip, [r4]
   487d4:	movw	r3, #20060	; 0x4e5c
   487d8:	ldr	r1, [r4, #8]
   487dc:	movt	r3, #7
   487e0:	ldr	r2, [r4, #12]
   487e4:	str	ip, [r5]
   487e8:	str	r1, [r5, #8]
   487ec:	str	r2, [r3]
   487f0:	add	sp, sp, #16
   487f4:	pop	{r4, r5, r6, r7, r8, pc}
   487f8:	push	{lr}		; (str lr, [sp, #-4]!)
   487fc:	sub	sp, sp, #20
   48800:	mov	ip, #0
   48804:	mov	lr, #1
   48808:	str	ip, [sp]
   4880c:	mov	r3, ip
   48810:	stmib	sp, {ip, lr}
   48814:	bl	48788 <fputs@plt+0x3f088>
   48818:	add	sp, sp, #20
   4881c:	pop	{pc}		; (ldr pc, [sp], #4)
   48820:	push	{lr}		; (str lr, [sp, #-4]!)
   48824:	sub	sp, sp, #20
   48828:	mov	ip, #0
   4882c:	ldr	lr, [sp, #24]
   48830:	str	ip, [sp, #4]
   48834:	str	ip, [sp, #8]
   48838:	str	lr, [sp]
   4883c:	bl	48788 <fputs@plt+0x3f088>
   48840:	add	sp, sp, #20
   48844:	pop	{pc}		; (ldr pc, [sp], #4)
   48848:	push	{r4, lr}
   4884c:	sub	sp, sp, #16
   48850:	mov	ip, #0
   48854:	ldr	r4, [sp, #24]
   48858:	ldr	lr, [sp, #28]
   4885c:	str	ip, [sp, #8]
   48860:	stm	sp, {r4, ip}
   48864:	str	lr, [sp, #12]
   48868:	bl	47b1c <fputs@plt+0x3e41c>
   4886c:	add	sp, sp, #16
   48870:	pop	{r4, pc}
   48874:	push	{r4, lr}
   48878:	sub	sp, sp, #16
   4887c:	mov	lr, #0
   48880:	mov	r4, #1
   48884:	ldr	ip, [sp, #24]
   48888:	stmib	sp, {r4, lr}
   4888c:	str	ip, [sp]
   48890:	bl	48788 <fputs@plt+0x3f088>
   48894:	add	sp, sp, #16
   48898:	pop	{r4, pc}
   4889c:	push	{r4, r5, lr}
   488a0:	sub	sp, sp, #20
   488a4:	mov	ip, #0
   488a8:	mov	r5, #1
   488ac:	ldr	r4, [sp, #32]
   488b0:	ldr	lr, [sp, #36]	; 0x24
   488b4:	stm	sp, {r4, r5, ip, lr}
   488b8:	bl	47b1c <fputs@plt+0x3e41c>
   488bc:	add	sp, sp, #20
   488c0:	pop	{r4, r5, pc}
   488c4:	ldr	r3, [r0, #4]
   488c8:	push	{r4, r5, r6, lr}
   488cc:	cmp	r3, #0
   488d0:	mov	r5, r0
   488d4:	ldr	r3, [r0]
   488d8:	movne	r4, #0
   488dc:	beq	48924 <fputs@plt+0x3f224>
   488e0:	ldr	r0, [r3, r4, lsl #3]
   488e4:	lsl	r6, r4, #3
   488e8:	add	r2, r3, r6
   488ec:	add	r4, r4, #1
   488f0:	cmp	r0, #0
   488f4:	beq	48904 <fputs@plt+0x3f204>
   488f8:	bl	961c <_ZdaPv@plt>
   488fc:	ldr	r3, [r5]
   48900:	add	r2, r3, r6
   48904:	ldr	r0, [r2, #4]
   48908:	cmp	r0, #0
   4890c:	beq	48918 <fputs@plt+0x3f218>
   48910:	bl	961c <_ZdaPv@plt>
   48914:	ldr	r3, [r5]
   48918:	ldr	r2, [r5, #4]
   4891c:	cmp	r2, r4
   48920:	bhi	488e0 <fputs@plt+0x3f1e0>
   48924:	cmp	r3, #0
   48928:	beq	48934 <fputs@plt+0x3f234>
   4892c:	mov	r0, r3
   48930:	bl	961c <_ZdaPv@plt>
   48934:	mov	r0, r5
   48938:	pop	{r4, r5, r6, pc}
   4893c:	mov	r2, #0
   48940:	str	r2, [r0]
   48944:	str	r2, [r0, #4]
   48948:	bx	lr
   4894c:	push	{r4, lr}
   48950:	mov	r4, r0
   48954:	mov	r3, #17
   48958:	mov	r0, #136	; 0x88
   4895c:	str	r3, [r4, #4]
   48960:	bl	958c <_Znaj@plt>
   48964:	mov	r2, #0
   48968:	add	r3, r0, #8
   4896c:	add	ip, r0, #144	; 0x90
   48970:	str	r2, [r3, #-8]
   48974:	add	r3, r3, #8
   48978:	str	r2, [r3, #-12]
   4897c:	cmp	r3, ip
   48980:	mov	r1, #0
   48984:	bne	48970 <fputs@plt+0x3f270>
   48988:	str	r0, [r4]
   4898c:	mov	r0, r4
   48990:	str	r1, [r4, #8]
   48994:	pop	{r4, pc}
   48998:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   4899c:	subs	r6, r1, #0
   489a0:	sub	sp, sp, #12
   489a4:	mov	r8, r0
   489a8:	str	r2, [sp]
   489ac:	beq	48bbc <fputs@plt+0x3f4bc>
   489b0:	mov	r0, r6
   489b4:	bl	492c0 <_ZdlPv@@Base+0x270>
   489b8:	ldr	r7, [r8, #4]
   489bc:	mov	r1, r7
   489c0:	str	r0, [sp, #4]
   489c4:	bl	95a4 <__aeabi_uidivmod@plt>
   489c8:	ldr	r9, [r8]
   489cc:	mov	r4, r1
   489d0:	b	489ec <fputs@plt+0x3f2ec>
   489d4:	bl	96d0 <strcmp@plt>
   489d8:	cmp	r0, #0
   489dc:	beq	48a64 <fputs@plt+0x3f364>
   489e0:	cmp	r4, #0
   489e4:	sub	r4, r4, #1
   489e8:	subeq	r4, r7, #1
   489ec:	ldr	r5, [r9, r4, lsl #3]
   489f0:	lsl	sl, r4, #3
   489f4:	mov	r1, r6
   489f8:	add	fp, r9, sl
   489fc:	cmp	r5, #0
   48a00:	mov	r0, r5
   48a04:	bne	489d4 <fputs@plt+0x3f2d4>
   48a08:	ldr	r3, [sp]
   48a0c:	cmp	r3, #0
   48a10:	beq	48bd0 <fputs@plt+0x3f4d0>
   48a14:	ldr	r1, [r8, #8]
   48a18:	cmp	r7, r1, lsl #2
   48a1c:	bls	48a94 <fputs@plt+0x3f394>
   48a20:	mov	r0, r6
   48a24:	bl	94d8 <strlen@plt>
   48a28:	add	r0, r0, #1
   48a2c:	bl	958c <_Znaj@plt>
   48a30:	mov	r1, r6
   48a34:	bl	9538 <strcpy@plt>
   48a38:	ldr	r1, [r8]
   48a3c:	ldr	r4, [r8, #8]
   48a40:	add	ip, r1, sl
   48a44:	add	r3, r4, #1
   48a48:	mov	r2, r0
   48a4c:	str	r2, [r1, sl]
   48a50:	ldr	r2, [sp]
   48a54:	str	r2, [ip, #4]
   48a58:	str	r3, [r8, #8]
   48a5c:	add	sp, sp, #12
   48a60:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   48a64:	ldr	r0, [fp, #4]
   48a68:	cmp	r0, #0
   48a6c:	beq	48a80 <fputs@plt+0x3f380>
   48a70:	bl	961c <_ZdaPv@plt>
   48a74:	ldr	r2, [r8]
   48a78:	add	fp, r2, sl
   48a7c:	ldr	r5, [r2, sl]
   48a80:	ldr	r2, [sp]
   48a84:	mov	r0, r5
   48a88:	str	r2, [fp, #4]
   48a8c:	add	sp, sp, #12
   48a90:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   48a94:	mov	r0, r7
   48a98:	bl	4930c <_ZdlPv@@Base+0x2bc>
   48a9c:	cmp	r0, #266338304	; 0xfe00000
   48aa0:	mov	r4, r0
   48aa4:	str	r0, [r8, #4]
   48aa8:	lslls	r0, r0, #3
   48aac:	mvnhi	r0, #0
   48ab0:	bl	958c <_Znaj@plt>
   48ab4:	cmp	r4, #0
   48ab8:	movne	r1, #0
   48abc:	addne	r3, r0, #8
   48ac0:	movne	ip, r1
   48ac4:	beq	48ae0 <fputs@plt+0x3f3e0>
   48ac8:	add	r1, r1, #1
   48acc:	str	ip, [r3, #-8]
   48ad0:	cmp	r1, r4
   48ad4:	str	ip, [r3, #-4]
   48ad8:	add	r3, r3, #8
   48adc:	bne	48ac8 <fputs@plt+0x3f3c8>
   48ae0:	cmp	r7, #0
   48ae4:	str	r0, [r8]
   48ae8:	moveq	r4, r0
   48aec:	beq	48b70 <fputs@plt+0x3f470>
   48af0:	mov	r4, #0
   48af4:	mov	fp, r4
   48af8:	ldr	r0, [r9, r4]
   48afc:	cmp	r0, #0
   48b00:	beq	48b5c <fputs@plt+0x3f45c>
   48b04:	add	sl, r9, r4
   48b08:	ldr	r3, [sl, #4]
   48b0c:	cmp	r3, #0
   48b10:	beq	48bb4 <fputs@plt+0x3f4b4>
   48b14:	bl	492c0 <_ZdlPv@@Base+0x270>
   48b18:	ldr	r5, [r8, #4]
   48b1c:	mov	r1, r5
   48b20:	bl	95a4 <__aeabi_uidivmod@plt>
   48b24:	mov	r3, r1
   48b28:	ldr	r1, [r8]
   48b2c:	b	48b3c <fputs@plt+0x3f43c>
   48b30:	cmp	r3, #0
   48b34:	sub	r3, r3, #1
   48b38:	subeq	r3, r5, #1
   48b3c:	ldr	r0, [r1, r3, lsl #3]
   48b40:	add	lr, r1, r3, lsl #3
   48b44:	cmp	r0, #0
   48b48:	bne	48b30 <fputs@plt+0x3f430>
   48b4c:	ldr	r3, [r9, r4]
   48b50:	str	r3, [lr]
   48b54:	ldr	r3, [sl, #4]
   48b58:	str	r3, [lr, #4]
   48b5c:	add	fp, fp, #1
   48b60:	add	r4, r4, #8
   48b64:	cmp	fp, r7
   48b68:	bne	48af8 <fputs@plt+0x3f3f8>
   48b6c:	ldr	r4, [r8]
   48b70:	ldr	r5, [r8, #4]
   48b74:	ldr	r0, [sp, #4]
   48b78:	mov	r1, r5
   48b7c:	bl	95a4 <__aeabi_uidivmod@plt>
   48b80:	b	48b90 <fputs@plt+0x3f490>
   48b84:	cmp	r1, #0
   48b88:	sub	r1, r1, #1
   48b8c:	subeq	r1, r5, #1
   48b90:	ldr	r0, [r4, r1, lsl #3]
   48b94:	lsl	sl, r1, #3
   48b98:	cmp	r0, #0
   48b9c:	bne	48b84 <fputs@plt+0x3f484>
   48ba0:	cmp	r9, #0
   48ba4:	beq	48a20 <fputs@plt+0x3f320>
   48ba8:	mov	r0, r9
   48bac:	bl	961c <_ZdaPv@plt>
   48bb0:	b	48a20 <fputs@plt+0x3f320>
   48bb4:	bl	961c <_ZdaPv@plt>
   48bb8:	b	48b5c <fputs@plt+0x3f45c>
   48bbc:	movw	r1, #11852	; 0x2e4c
   48bc0:	mov	r0, #32
   48bc4:	movt	r1, #5
   48bc8:	bl	430dc <fputs@plt+0x399dc>
   48bcc:	b	489b0 <fputs@plt+0x3f2b0>
   48bd0:	ldr	r0, [sp]
   48bd4:	b	48a5c <fputs@plt+0x3f35c>
   48bd8:	push	{r4, r5, r6, r7, r8, lr}
   48bdc:	subs	r6, r1, #0
   48be0:	mov	r5, r0
   48be4:	beq	48c44 <fputs@plt+0x3f544>
   48be8:	mov	r0, r6
   48bec:	bl	492c0 <_ZdlPv@@Base+0x270>
   48bf0:	ldr	r8, [r5, #4]
   48bf4:	mov	r1, r8
   48bf8:	bl	95a4 <__aeabi_uidivmod@plt>
   48bfc:	ldr	r5, [r5]
   48c00:	mov	r4, r1
   48c04:	b	48c20 <fputs@plt+0x3f520>
   48c08:	bl	96d0 <strcmp@plt>
   48c0c:	cmp	r0, #0
   48c10:	beq	48c3c <fputs@plt+0x3f53c>
   48c14:	cmp	r4, #0
   48c18:	sub	r4, r4, #1
   48c1c:	subeq	r4, r8, #1
   48c20:	ldr	r3, [r5, r4, lsl #3]
   48c24:	mov	r1, r6
   48c28:	add	r7, r5, r4, lsl #3
   48c2c:	cmp	r3, #0
   48c30:	mov	r0, r3
   48c34:	bne	48c08 <fputs@plt+0x3f508>
   48c38:	pop	{r4, r5, r6, r7, r8, pc}
   48c3c:	ldr	r0, [r7, #4]
   48c40:	pop	{r4, r5, r6, r7, r8, pc}
   48c44:	movw	r1, #11852	; 0x2e4c
   48c48:	mov	r0, #32
   48c4c:	movt	r1, #5
   48c50:	bl	430dc <fputs@plt+0x399dc>
   48c54:	b	48be8 <fputs@plt+0x3f4e8>
   48c58:	push	{r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
   48c5c:	mov	fp, r1
   48c60:	ldr	r6, [r1]
   48c64:	mov	sl, r0
   48c68:	cmp	r6, #0
   48c6c:	beq	48cd8 <fputs@plt+0x3f5d8>
   48c70:	mov	r0, r6
   48c74:	bl	492c0 <_ZdlPv@@Base+0x270>
   48c78:	ldr	r9, [sl, #4]
   48c7c:	mov	r1, r9
   48c80:	bl	95a4 <__aeabi_uidivmod@plt>
   48c84:	ldr	r7, [sl]
   48c88:	mov	r4, r1
   48c8c:	b	48ca8 <fputs@plt+0x3f5a8>
   48c90:	bl	96d0 <strcmp@plt>
   48c94:	cmp	r0, #0
   48c98:	beq	48cc4 <fputs@plt+0x3f5c4>
   48c9c:	cmp	r4, #0
   48ca0:	sub	r4, r4, #1
   48ca4:	subeq	r4, r9, #1
   48ca8:	ldr	r5, [r7, r4, lsl #3]
   48cac:	mov	r1, r6
   48cb0:	lsl	r8, r4, #3
   48cb4:	cmp	r5, #0
   48cb8:	mov	r0, r5
   48cbc:	bne	48c90 <fputs@plt+0x3f590>
   48cc0:	pop	{r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
   48cc4:	str	r5, [fp]
   48cc8:	ldr	r3, [sl]
   48ccc:	add	r8, r3, r8
   48cd0:	ldr	r0, [r8, #4]
   48cd4:	pop	{r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
   48cd8:	movw	r1, #11852	; 0x2e4c
   48cdc:	mov	r0, #32
   48ce0:	movt	r1, #5
   48ce4:	bl	430dc <fputs@plt+0x399dc>
   48ce8:	b	48c70 <fputs@plt+0x3f570>
   48cec:	mov	r2, #0
   48cf0:	stm	r0, {r1, r2}
   48cf4:	bx	lr
   48cf8:	ldr	ip, [r0]
   48cfc:	push	{r4, r5, r6, r7}
   48d00:	ldr	r3, [r0, #4]
   48d04:	ldm	ip, {r6, r7}
   48d08:	cmp	r7, r3
   48d0c:	bls	48d50 <fputs@plt+0x3f650>
   48d10:	ldr	r5, [r6, r3, lsl #3]
   48d14:	add	r6, r6, r3, lsl #3
   48d18:	cmp	r5, #0
   48d1c:	moveq	ip, r6
   48d20:	beq	48d38 <fputs@plt+0x3f638>
   48d24:	b	48d60 <fputs@plt+0x3f660>
   48d28:	ldr	r5, [ip, #8]
   48d2c:	mov	ip, r4
   48d30:	cmp	r5, #0
   48d34:	bne	48d60 <fputs@plt+0x3f660>
   48d38:	add	r3, r3, #1
   48d3c:	add	r4, ip, #8
   48d40:	cmp	r7, r3
   48d44:	mov	r6, r4
   48d48:	bhi	48d28 <fputs@plt+0x3f628>
   48d4c:	str	r3, [r0, #4]
   48d50:	mov	r1, #0
   48d54:	mov	r0, r1
   48d58:	pop	{r4, r5, r6, r7}
   48d5c:	bx	lr
   48d60:	str	r5, [r1]
   48d64:	mov	r1, #1
   48d68:	ldr	ip, [r6, #4]
   48d6c:	add	r3, r3, #1
   48d70:	pop	{r4, r5, r6, r7}
   48d74:	str	ip, [r2]
   48d78:	str	r3, [r0, #4]
   48d7c:	mov	r0, r1
   48d80:	bx	lr
   48d84:	push	{r4, r5, r6, lr}
   48d88:	movw	r5, #45540	; 0xb1e4
   48d8c:	movt	r5, #6
   48d90:	mov	r6, r0
   48d94:	mov	r4, #0
   48d98:	mov	r0, #4
   48d9c:	bl	958c <_Znaj@plt>
   48da0:	add	ip, r5, r4
   48da4:	ldr	r1, [r5, r4]
   48da8:	add	r4, r4, #8
   48dac:	ldr	ip, [ip, #4]
   48db0:	mov	r3, r0
   48db4:	mov	r2, r0
   48db8:	str	ip, [r3]
   48dbc:	movw	r0, #18872	; 0x49b8
   48dc0:	movt	r0, #7
   48dc4:	bl	48998 <fputs@plt+0x3f298>
   48dc8:	cmp	r4, #3504	; 0xdb0
   48dcc:	bne	48d98 <fputs@plt+0x3f698>
   48dd0:	mov	r0, r6
   48dd4:	pop	{r4, r5, r6, pc}
   48dd8:	mov	r1, r0
   48ddc:	movw	r0, #18872	; 0x49b8
   48de0:	push	{r3, lr}
   48de4:	movt	r0, #7
   48de8:	bl	48bd8 <fputs@plt+0x3f4d8>
   48dec:	cmp	r0, #0
   48df0:	ldrne	r0, [r0]
   48df4:	pop	{r3, pc}
   48df8:	push	{r4, r5, r6, r7, r8, r9}
   48dfc:	subs	r3, r0, #0
   48e00:	movw	r7, #18888	; 0x49c8
   48e04:	movt	r7, #7
   48e08:	mov	ip, #0
   48e0c:	movw	r6, #26215	; 0x6667
   48e10:	strb	ip, [r7, #21]
   48e14:	add	r8, r7, #21
   48e18:	movt	r6, #26214	; 0x6666
   48e1c:	blt	48eac <fputs@plt+0x3f7ac>
   48e20:	mov	r4, r8
   48e24:	mov	r9, #46	; 0x2e
   48e28:	smull	r2, r5, r6, r3
   48e2c:	asr	r2, r3, #31
   48e30:	add	ip, ip, #1
   48e34:	sub	r0, r4, #1
   48e38:	cmp	ip, r1
   48e3c:	strbeq	r9, [r4, #-2]
   48e40:	subeq	r0, r4, #2
   48e44:	rsb	r2, r2, r5, asr #2
   48e48:	cmp	ip, r1
   48e4c:	cmpge	r2, #0
   48e50:	add	r5, r2, r2, lsl #2
   48e54:	sub	r5, r3, r5, lsl #1
   48e58:	mov	r3, r2
   48e5c:	add	r5, r5, #48	; 0x30
   48e60:	strb	r5, [r4, #-1]
   48e64:	mov	r4, r0
   48e68:	bne	48e28 <fputs@plt+0x3f728>
   48e6c:	cmp	r1, #0
   48e70:	ble	48ea4 <fputs@plt+0x3f7a4>
   48e74:	ldrb	r2, [r7, #20]
   48e78:	cmp	r2, #48	; 0x30
   48e7c:	bne	48e94 <fputs@plt+0x3f794>
   48e80:	ldr	r3, [pc, #168]	; 48f30 <fputs@plt+0x3f830>
   48e84:	mov	r8, r3
   48e88:	ldrb	r2, [r3, #-1]!
   48e8c:	cmp	r2, #48	; 0x30
   48e90:	beq	48e84 <fputs@plt+0x3f784>
   48e94:	cmp	r2, #46	; 0x2e
   48e98:	movne	r3, #0
   48e9c:	strbne	r3, [r8]
   48ea0:	beq	48f08 <fputs@plt+0x3f808>
   48ea4:	pop	{r4, r5, r6, r7, r8, r9}
   48ea8:	bx	lr
   48eac:	mov	r0, r8
   48eb0:	mov	r9, #46	; 0x2e
   48eb4:	smull	r2, r5, r6, r3
   48eb8:	asr	r2, r3, #31
   48ebc:	add	ip, ip, #1
   48ec0:	sub	r4, r0, #1
   48ec4:	cmp	ip, r1
   48ec8:	strbeq	r9, [r0, #-2]
   48ecc:	subeq	r4, r0, #2
   48ed0:	rsb	r2, r2, r5, asr #2
   48ed4:	cmp	ip, r1
   48ed8:	cmpge	r2, #0
   48edc:	add	r5, r2, r2, lsl #2
   48ee0:	sub	r5, r3, r5, lsl #1
   48ee4:	mov	r3, r2
   48ee8:	rsb	r5, r5, #48	; 0x30
   48eec:	strb	r5, [r0, #-1]
   48ef0:	mov	r0, r4
   48ef4:	bne	48eb4 <fputs@plt+0x3f7b4>
   48ef8:	mov	r3, #45	; 0x2d
   48efc:	sub	r0, r4, #1
   48f00:	strb	r3, [r4, #-1]
   48f04:	b	48e6c <fputs@plt+0x3f76c>
   48f08:	sub	r3, r8, #1
   48f0c:	cmp	r0, r3
   48f10:	moveq	r2, #48	; 0x30
   48f14:	moveq	r3, #0
   48f18:	strbeq	r2, [r8, #-1]
   48f1c:	movne	r3, #0
   48f20:	strbeq	r3, [r8]
   48f24:	strbne	r3, [r8, #-1]
   48f28:	pop	{r4, r5, r6, r7, r8, r9}
   48f2c:	bx	lr
   48f30:	ldrdeq	r4, [r7], -ip
   48f34:	subs	r3, r0, #0
   48f38:	ldr	r1, [pc, #120]	; 48fb8 <fputs@plt+0x3f8b8>
   48f3c:	push	{r4}		; (str r4, [sp, #-4]!)
   48f40:	movw	r4, #26215	; 0x6667
   48f44:	movt	r4, #26214	; 0x6666
   48f48:	blt	48f7c <fputs@plt+0x3f87c>
   48f4c:	smull	r2, ip, r4, r3
   48f50:	asr	r2, r3, #31
   48f54:	mov	r0, r1
   48f58:	rsb	r2, r2, ip, asr #2
   48f5c:	add	ip, r2, r2, lsl #2
   48f60:	sub	ip, r3, ip, lsl #1
   48f64:	subs	r3, r2, #0
   48f68:	add	r2, ip, #48	; 0x30
   48f6c:	strb	r2, [r1], #-1
   48f70:	bne	48f4c <fputs@plt+0x3f84c>
   48f74:	pop	{r4}		; (ldr r4, [sp], #4)
   48f78:	bx	lr
   48f7c:	smull	r2, r0, r4, r3
   48f80:	asr	r2, r3, #31
   48f84:	mov	ip, r1
   48f88:	rsb	r2, r2, r0, asr #2
   48f8c:	add	r0, r2, r2, lsl #2
   48f90:	sub	r0, r3, r0, lsl #1
   48f94:	subs	r3, r2, #0
   48f98:	rsb	r2, r0, #48	; 0x30
   48f9c:	strb	r2, [r1], #-1
   48fa0:	bne	48f7c <fputs@plt+0x3f87c>
   48fa4:	mov	r3, #45	; 0x2d
   48fa8:	strb	r3, [ip, #-1]
   48fac:	mov	r0, r1
   48fb0:	pop	{r4}		; (ldr r4, [sp], #4)
   48fb4:	bx	lr
   48fb8:	strdeq	r4, [r7], -r3
   48fbc:	ldr	r2, [pc, #56]	; 48ffc <fputs@plt+0x3f8fc>
   48fc0:	mov	r1, r0
   48fc4:	push	{r4}		; (str r4, [sp, #-4]!)
   48fc8:	movw	r4, #52429	; 0xcccd
   48fcc:	movt	r4, #52428	; 0xcccc
   48fd0:	umull	r0, r3, r4, r1
   48fd4:	mov	r0, r2
   48fd8:	lsr	r3, r3, #3
   48fdc:	add	ip, r3, r3, lsl #2
   48fe0:	sub	ip, r1, ip, lsl #1
   48fe4:	subs	r1, r3, #0
   48fe8:	add	r3, ip, #48	; 0x30
   48fec:	strb	r3, [r2], #-1
   48ff0:	bne	48fd0 <fputs@plt+0x3f8d0>
   48ff4:	pop	{r4}		; (ldr r4, [sp], #4)
   48ff8:	bx	lr
   48ffc:	andeq	r4, r7, fp, lsl #20

00049000 <_Znwj@@Base>:
   49000:	cmp	r0, #0
   49004:	push	{r3, lr}
   49008:	moveq	r0, #1
   4900c:	bl	95c8 <malloc@plt>
   49010:	cmp	r0, #0
   49014:	popne	{r3, pc}
   49018:	movw	r3, #19976	; 0x4e08
   4901c:	movt	r3, #7
   49020:	ldr	r0, [r3]
   49024:	cmp	r0, #0
   49028:	beq	4903c <_Znwj@@Base+0x3c>
   4902c:	bl	9710 <fputs@plt+0x10>
   49030:	movw	r0, #58816	; 0xe5c0
   49034:	movt	r0, #4
   49038:	bl	9710 <fputs@plt+0x10>
   4903c:	movw	r0, #16708	; 0x4144
   49040:	movt	r0, #5
   49044:	bl	9710 <fputs@plt+0x10>
   49048:	mvn	r0, #0
   4904c:	bl	9484 <_exit@plt>

00049050 <_ZdlPv@@Base>:
   49050:	cmp	r0, #0
   49054:	bxeq	lr
   49058:	b	9490 <free@plt>
   4905c:	andeq	r0, r0, r0
   49060:	add	r1, r1, r1, lsl #1
   49064:	movw	ip, #18984	; 0x4a28
   49068:	movt	ip, #7
   4906c:	push	{r3, r4, r5, r6, r7, r8, r9, lr}
   49070:	vpush	{d8}
   49074:	add	r4, ip, r1, lsl #3
   49078:	vldr	d8, [pc, #120]	; 490f8 <_ZdlPv@@Base+0xa8>
   4907c:	add	r4, r4, #16
   49080:	mov	r9, r0
   49084:	mov	r5, r2
   49088:	mov	r7, r3
   4908c:	mov	r6, #48	; 0x30
   49090:	mov	r8, #0
   49094:	mov	r0, #3
   49098:	bl	958c <_Znaj@plt>
   4909c:	vmov	s11, r5
   490a0:	add	r3, r5, r5, lsr #31
   490a4:	add	r2, r6, #1
   490a8:	vcvt.f64.s32	d6, s11
   490ac:	mov	r5, r7
   490b0:	vmov	s11, r7
   490b4:	asr	r3, r3, #1
   490b8:	mov	r7, r3
   490bc:	vcvt.f64.s32	d7, s11
   490c0:	vdiv.f64	d7, d7, d8
   490c4:	strb	r6, [r0, #1]
   490c8:	uxtb	r6, r2
   490cc:	cmp	r6, #56	; 0x38
   490d0:	strb	r9, [r0]
   490d4:	strb	r8, [r0, #2]
   490d8:	str	r0, [r4, #-16]
   490dc:	vdiv.f64	d6, d6, d8
   490e0:	vmov	r2, r3, d7
   490e4:	vstr	d6, [r4, #-8]
   490e8:	strd	r2, [r4], #24
   490ec:	bne	49094 <_ZdlPv@@Base+0x44>
   490f0:	vpop	{d8}
   490f4:	pop	{r3, r4, r5, r6, r7, r8, r9, pc}
   490f8:	strbtvs	r6, [r6], -r6, ror #12
   490fc:	eorsmi	r6, r9, r6, ror #12
   49100:	push	{r3, r4, r5, lr}
   49104:	vpush	{d8-d9}
   49108:	mov	r4, r1
   4910c:	vmov.f64	d9, d0
   49110:	mov	r5, r0
   49114:	add	r4, r4, r4, lsl #1
   49118:	lsl	r4, r4, #3
   4911c:	vmov.f64	d8, d1
   49120:	bl	94d8 <strlen@plt>
   49124:	add	r0, r0, #1
   49128:	bl	958c <_Znaj@plt>
   4912c:	mov	r1, r5
   49130:	bl	9538 <strcpy@plt>
   49134:	movw	r3, #18984	; 0x4a28
   49138:	movt	r3, #7
   4913c:	add	r2, r3, r4
   49140:	str	r0, [r3, r4]
   49144:	vstr	d9, [r2, #8]
   49148:	vstr	d8, [r2, #16]
   4914c:	vpop	{d8-d9}
   49150:	pop	{r3, r4, r5, pc}
   49154:	movw	ip, #18984	; 0x4a28
   49158:	movt	ip, #7
   4915c:	push	{r4, lr}
   49160:	mov	r4, r0
   49164:	ldr	r1, [ip, #984]	; 0x3d8
   49168:	cmp	r1, #0
   4916c:	bne	4929c <_ZdlPv@@Base+0x24c>
   49170:	mov	r0, #97	; 0x61
   49174:	movw	r2, #1189	; 0x4a5
   49178:	movw	r3, #841	; 0x349
   4917c:	mov	lr, #1
   49180:	str	lr, [ip, #984]	; 0x3d8
   49184:	bl	49060 <_ZdlPv@@Base+0x10>
   49188:	mov	r0, #98	; 0x62
   4918c:	mov	r1, #8
   49190:	movw	r2, #1414	; 0x586
   49194:	mov	r3, #1000	; 0x3e8
   49198:	bl	49060 <_ZdlPv@@Base+0x10>
   4919c:	mov	r0, #99	; 0x63
   491a0:	mov	r1, #16
   491a4:	movw	r2, #1297	; 0x511
   491a8:	movw	r3, #917	; 0x395
   491ac:	bl	49060 <_ZdlPv@@Base+0x10>
   491b0:	movw	r2, #1090	; 0x442
   491b4:	movw	r3, #771	; 0x303
   491b8:	mov	r0, #100	; 0x64
   491bc:	mov	r1, #24
   491c0:	bl	49060 <_ZdlPv@@Base+0x10>
   491c4:	mov	r1, #32
   491c8:	vmov.f64	d0, #38	; 0x41300000  11.0
   491cc:	movw	r0, #16724	; 0x4154
   491d0:	movt	r0, #5
   491d4:	vmov.f64	d1, #33	; 0x41080000  8.5
   491d8:	bl	49100 <_ZdlPv@@Base+0xb0>
   491dc:	mov	r1, #33	; 0x21
   491e0:	movw	r0, #16732	; 0x415c
   491e4:	movt	r0, #5
   491e8:	vmov.f64	d0, #44	; 0x41600000  14.0
   491ec:	vmov.f64	d1, #33	; 0x41080000  8.5
   491f0:	bl	49100 <_ZdlPv@@Base+0xb0>
   491f4:	mov	r1, #34	; 0x22
   491f8:	movw	r0, #16740	; 0x4164
   491fc:	movt	r0, #5
   49200:	vmov.f64	d0, #49	; 0x41880000  17.0
   49204:	vmov.f64	d1, #38	; 0x41300000  11.0
   49208:	bl	49100 <_ZdlPv@@Base+0xb0>
   4920c:	mov	r1, #35	; 0x23
   49210:	movw	r0, #16748	; 0x416c
   49214:	movt	r0, #5
   49218:	vmov.f64	d0, #38	; 0x41300000  11.0
   4921c:	vmov.f64	d1, #49	; 0x41880000  17.0
   49220:	bl	49100 <_ZdlPv@@Base+0xb0>
   49224:	mov	r1, #36	; 0x24
   49228:	movw	r0, #16756	; 0x4174
   4922c:	movt	r0, #5
   49230:	vmov.f64	d0, #33	; 0x41080000  8.5
   49234:	vmov.f64	d1, #22	; 0x40b00000  5.5
   49238:	bl	49100 <_ZdlPv@@Base+0xb0>
   4923c:	mov	r1, #37	; 0x25
   49240:	movw	r0, #16768	; 0x4180
   49244:	movt	r0, #5
   49248:	vmov.f64	d0, #36	; 0x41200000  10.0
   4924c:	vmov.f64	d1, #30	; 0x40f00000  7.5
   49250:	bl	49100 <_ZdlPv@@Base+0xb0>
   49254:	mov	r1, #38	; 0x26
   49258:	vldr	d1, [pc, #72]	; 492a8 <_ZdlPv@@Base+0x258>
   4925c:	movw	r0, #16780	; 0x418c
   49260:	movt	r0, #5
   49264:	vmov.f64	d0, #35	; 0x41180000  9.5
   49268:	bl	49100 <_ZdlPv@@Base+0xb0>
   4926c:	mov	r1, #39	; 0x27
   49270:	movw	r0, #16788	; 0x4194
   49274:	movt	r0, #5
   49278:	vmov.f64	d0, #30	; 0x40f00000  7.5
   4927c:	vmov.f64	d1, #15	; 0x40780000  3.875
   49280:	bl	49100 <_ZdlPv@@Base+0xb0>
   49284:	movw	r0, #48604	; 0xbddc
   49288:	mov	r1, #40	; 0x28
   4928c:	movt	r0, #4
   49290:	vldr	d0, [pc, #24]	; 492b0 <_ZdlPv@@Base+0x260>
   49294:	vldr	d1, [pc, #28]	; 492b8 <_ZdlPv@@Base+0x268>
   49298:	bl	49100 <_ZdlPv@@Base+0xb0>
   4929c:	mov	r0, r4
   492a0:	pop	{r4, pc}
   492a4:	nop	{0}
   492a8:	andeq	r0, r0, r0
   492ac:	andsmi	r8, r0, r0
   492b0:	bmi	fe593c0c <stderr@@GLIBC_2.4+0xfe522efc>
   492b4:	eormi	r5, r1, r5, lsr #5
   492b8:	bmi	fe593c14 <stderr@@GLIBC_2.4+0xfe522f04>
   492bc:	andsmi	r5, r1, r5, lsr #5
   492c0:	push	{r4, lr}
   492c4:	subs	r4, r0, #0
   492c8:	beq	492f8 <_ZdlPv@@Base+0x2a8>
   492cc:	sub	r2, r4, #1
   492d0:	mov	r0, #0
   492d4:	b	492e8 <_ZdlPv@@Base+0x298>
   492d8:	add	r0, r3, r0, lsl #4
   492dc:	ands	r3, r0, #-268435456	; 0xf0000000
   492e0:	eor	r1, r3, r0
   492e4:	eorne	r0, r1, r3, lsr #24
   492e8:	ldrb	r3, [r2, #1]!
   492ec:	cmp	r3, #0
   492f0:	bne	492d8 <_ZdlPv@@Base+0x288>
   492f4:	pop	{r4, pc}
   492f8:	movw	r1, #16884	; 0x41f4
   492fc:	mov	r0, #28
   49300:	movt	r1, #5
   49304:	bl	430dc <fputs@plt+0x399dc>
   49308:	b	492cc <_ZdlPv@@Base+0x27c>
   4930c:	cmp	r0, #100	; 0x64
   49310:	push	{r3, r4, r5, lr}
   49314:	mov	r5, r0
   49318:	bls	49364 <_ZdlPv@@Base+0x314>
   4931c:	movw	r4, #16796	; 0x419c
   49320:	movt	r4, #5
   49324:	ldr	r0, [r4, #4]!
   49328:	cmp	r0, r5
   4932c:	bhi	49360 <_ZdlPv@@Base+0x310>
   49330:	cmp	r0, #0
   49334:	bne	49324 <_ZdlPv@@Base+0x2d4>
   49338:	movw	r1, #18728	; 0x4928
   4933c:	movt	r1, #7
   49340:	movw	r0, #16896	; 0x4200
   49344:	movt	r0, #5
   49348:	mov	r2, r1
   4934c:	mov	r3, r1
   49350:	bl	21c44 <fputs@plt+0x18544>
   49354:	ldr	r0, [r4, #4]!
   49358:	cmp	r0, r5
   4935c:	bls	49330 <_ZdlPv@@Base+0x2e0>
   49360:	pop	{r3, r4, r5, pc}
   49364:	mov	r0, #101	; 0x65
   49368:	pop	{r3, r4, r5, pc}
   4936c:	push	{r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
   49370:	cmp	r3, #0
   49374:	mov	r4, r0
   49378:	mov	r7, r1
   4937c:	mov	r5, r2
   49380:	ldr	r8, [sp, #40]	; 0x28
   49384:	moveq	r6, r3
   49388:	bne	494a0 <_ZdlPv@@Base+0x450>
   4938c:	cmp	r7, #0
   49390:	beq	493b0 <_ZdlPv@@Base+0x360>
   49394:	mov	r0, r7
   49398:	bl	93f4 <getenv@plt>
   4939c:	subs	r7, r0, #0
   493a0:	beq	493b0 <_ZdlPv@@Base+0x360>
   493a4:	ldrb	r3, [r7]
   493a8:	cmp	r3, #0
   493ac:	bne	49494 <_ZdlPv@@Base+0x444>
   493b0:	mov	r9, #1
   493b4:	cmp	r8, #0
   493b8:	movne	fp, #2
   493bc:	moveq	fp, #0
   493c0:	cmp	r6, #0
   493c4:	moveq	sl, r6
   493c8:	beq	493dc <_ZdlPv@@Base+0x38c>
   493cc:	ldrb	r0, [r6]
   493d0:	cmp	r0, #0
   493d4:	moveq	sl, r0
   493d8:	bne	49484 <_ZdlPv@@Base+0x434>
   493dc:	cmp	r5, #0
   493e0:	moveq	r0, r5
   493e4:	beq	493f8 <_ZdlPv@@Base+0x3a8>
   493e8:	ldrb	r3, [r5]
   493ec:	cmp	r3, #0
   493f0:	moveq	r0, r3
   493f4:	bne	49478 <_ZdlPv@@Base+0x428>
   493f8:	add	r9, fp, r9
   493fc:	add	sl, r9, sl
   49400:	add	r0, sl, r0
   49404:	bl	958c <_Znaj@plt>
   49408:	cmp	r7, #0
   4940c:	mov	r3, #0
   49410:	str	r0, [r4]
   49414:	strb	r3, [r0]
   49418:	beq	49428 <_ZdlPv@@Base+0x3d8>
   4941c:	ldrb	r3, [r7]
   49420:	cmp	r3, #0
   49424:	bne	4951c <_ZdlPv@@Base+0x4cc>
   49428:	cmp	r8, #0
   4942c:	bne	494b4 <_ZdlPv@@Base+0x464>
   49430:	cmp	r6, #0
   49434:	beq	49444 <_ZdlPv@@Base+0x3f4>
   49438:	ldrb	r3, [r6]
   4943c:	cmp	r3, #0
   49440:	bne	494f0 <_ZdlPv@@Base+0x4a0>
   49444:	cmp	r5, #0
   49448:	beq	49464 <_ZdlPv@@Base+0x414>
   4944c:	ldrb	r3, [r5]
   49450:	cmp	r3, #0
   49454:	beq	49464 <_ZdlPv@@Base+0x414>
   49458:	mov	r1, r5
   4945c:	ldr	r0, [r4]
   49460:	bl	9604 <strcat@plt>
   49464:	ldr	r0, [r4]
   49468:	bl	94d8 <strlen@plt>
   4946c:	str	r0, [r4, #4]
   49470:	mov	r0, r4
   49474:	pop	{r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
   49478:	mov	r0, r5
   4947c:	bl	94d8 <strlen@plt>
   49480:	b	493f8 <_ZdlPv@@Base+0x3a8>
   49484:	mov	r0, r6
   49488:	bl	94d8 <strlen@plt>
   4948c:	add	sl, r0, #1
   49490:	b	493dc <_ZdlPv@@Base+0x38c>
   49494:	bl	94d8 <strlen@plt>
   49498:	add	r9, r0, #2
   4949c:	b	493b4 <_ZdlPv@@Base+0x364>
   494a0:	movw	r0, #16916	; 0x4214
   494a4:	movt	r0, #5
   494a8:	bl	93f4 <getenv@plt>
   494ac:	mov	r6, r0
   494b0:	b	4938c <_ZdlPv@@Base+0x33c>
   494b4:	ldr	r7, [r4]
   494b8:	mov	r0, r7
   494bc:	bl	94d8 <strlen@plt>
   494c0:	movw	r3, #62280	; 0xf348
   494c4:	movt	r3, #4
   494c8:	ldrh	r3, [r3]
   494cc:	strh	r3, [r7, r0]
   494d0:	ldr	r7, [r4]
   494d4:	mov	r0, r7
   494d8:	bl	94d8 <strlen@plt>
   494dc:	movw	r3, #57496	; 0xe098
   494e0:	movt	r3, #4
   494e4:	ldrh	r3, [r3]
   494e8:	strh	r3, [r7, r0]
   494ec:	b	49430 <_ZdlPv@@Base+0x3e0>
   494f0:	mov	r1, r6
   494f4:	ldr	r0, [r4]
   494f8:	bl	9604 <strcat@plt>
   494fc:	ldr	r6, [r4]
   49500:	mov	r0, r6
   49504:	bl	94d8 <strlen@plt>
   49508:	movw	r3, #57496	; 0xe098
   4950c:	movt	r3, #4
   49510:	ldrh	r3, [r3]
   49514:	strh	r3, [r6, r0]
   49518:	b	49444 <_ZdlPv@@Base+0x3f4>
   4951c:	mov	r1, r7
   49520:	ldr	r0, [r4]
   49524:	bl	9604 <strcat@plt>
   49528:	ldr	r7, [r4]
   4952c:	mov	r0, r7
   49530:	bl	94d8 <strlen@plt>
   49534:	movw	r3, #57496	; 0xe098
   49538:	movt	r3, #4
   4953c:	ldrh	r3, [r3]
   49540:	strh	r3, [r7, r0]
   49544:	b	49428 <_ZdlPv@@Base+0x3d8>
   49548:	push	{r4, lr}
   4954c:	mov	r4, r0
   49550:	ldr	r0, [r0]
   49554:	cmp	r0, #0
   49558:	beq	49560 <_ZdlPv@@Base+0x510>
   4955c:	bl	961c <_ZdaPv@plt>
   49560:	mov	r0, r4
   49564:	pop	{r4, pc}
   49568:	push	{r4, r5, r6, r7, r8, lr}
   4956c:	mov	r4, r0
   49570:	ldr	r5, [r0]
   49574:	sub	sp, sp, #8
   49578:	mov	r8, r1
   4957c:	mov	r0, r5
   49580:	bl	94d8 <strlen@plt>
   49584:	mov	r6, r0
   49588:	mov	r0, r8
   4958c:	bl	94d8 <strlen@plt>
   49590:	mov	r7, r0
   49594:	add	r0, r6, r0
   49598:	add	r0, r0, #2
   4959c:	bl	958c <_Znaj@plt>
   495a0:	ldr	r2, [r4, #4]
   495a4:	mov	r1, r5
   495a8:	rsb	r2, r2, r6
   495ac:	str	r0, [r4]
   495b0:	bl	94f0 <memcpy@plt>
   495b4:	ldm	r4, {r1, r3}
   495b8:	rsb	r2, r3, r6
   495bc:	cmp	r3, #0
   495c0:	add	r3, r1, r2
   495c4:	addeq	r3, r3, #1
   495c8:	moveq	r0, #58	; 0x3a
   495cc:	strbeq	r0, [r1, r2]
   495d0:	mov	r0, r3
   495d4:	mov	r2, r7
   495d8:	mov	r1, r8
   495dc:	bl	94f0 <memcpy@plt>
   495e0:	ldr	r2, [r4, #4]
   495e4:	cmp	r2, #0
   495e8:	mov	r3, r0
   495ec:	add	r0, r0, r7
   495f0:	bne	49614 <_ZdlPv@@Base+0x5c4>
   495f4:	cmp	r5, #0
   495f8:	mov	r3, #0
   495fc:	strb	r3, [r0]
   49600:	beq	49650 <_ZdlPv@@Base+0x600>
   49604:	mov	r0, r5
   49608:	add	sp, sp, #8
   4960c:	pop	{r4, r5, r6, r7, r8, lr}
   49610:	b	961c <_ZdaPv@plt>
   49614:	mov	r2, #58	; 0x3a
   49618:	strb	r2, [r3, r7]
   4961c:	ldr	r2, [r4, #4]
   49620:	add	r3, r0, #1
   49624:	rsb	r1, r2, r6
   49628:	mov	r0, r3
   4962c:	add	r1, r5, r1
   49630:	bl	94f0 <memcpy@plt>
   49634:	cmp	r5, #0
   49638:	mov	r3, r0
   4963c:	ldr	r0, [r4, #4]
   49640:	add	r0, r3, r0
   49644:	mov	r3, #0
   49648:	strb	r3, [r0]
   4964c:	bne	49604 <_ZdlPv@@Base+0x5b4>
   49650:	add	sp, sp, #8
   49654:	pop	{r4, r5, r6, r7, r8, pc}
   49658:	push	{r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
   4965c:	subs	r8, r1, #0
   49660:	mov	r4, r0
   49664:	mov	sl, r2
   49668:	beq	497f4 <_ZdlPv@@Base+0x7a4>
   4966c:	ldrb	r3, [r8]
   49670:	cmp	r3, #47	; 0x2f
   49674:	beq	49768 <_ZdlPv@@Base+0x718>
   49678:	ldr	r5, [r4]
   4967c:	ldrb	r3, [r5]
   49680:	cmp	r3, #0
   49684:	beq	49768 <_ZdlPv@@Base+0x718>
   49688:	mov	r0, r8
   4968c:	mov	fp, #47	; 0x2f
   49690:	bl	94d8 <strlen@plt>
   49694:	add	r9, r0, #1
   49698:	b	49740 <_ZdlPv@@Base+0x6f0>
   4969c:	cmp	r5, r4
   496a0:	bcs	496bc <_ZdlPv@@Base+0x66c>
   496a4:	movw	r0, #12020	; 0x2ef4
   496a8:	ldrb	r1, [r4, #-1]
   496ac:	movt	r0, #5
   496b0:	bl	9424 <strchr@plt>
   496b4:	cmp	r0, #0
   496b8:	beq	4979c <_ZdlPv@@Base+0x74c>
   496bc:	rsb	r7, r5, r4
   496c0:	add	r0, r9, r7
   496c4:	bl	958c <_Znaj@plt>
   496c8:	mov	r1, r5
   496cc:	mov	r2, r7
   496d0:	mov	r6, r0
   496d4:	bl	94f0 <memcpy@plt>
   496d8:	mov	r3, #0
   496dc:	add	r0, r7, r3
   496e0:	mov	r1, r8
   496e4:	add	r0, r6, r0
   496e8:	bl	9538 <strcpy@plt>
   496ec:	mov	r0, r6
   496f0:	bl	4a474 <_ZdlPv@@Base+0x1424>
   496f4:	cmp	r6, #0
   496f8:	mov	r5, r0
   496fc:	beq	49708 <_ZdlPv@@Base+0x6b8>
   49700:	mov	r0, r6
   49704:	bl	961c <_ZdaPv@plt>
   49708:	movw	r1, #58320	; 0xe3d0
   4970c:	mov	r0, r5
   49710:	movt	r1, #4
   49714:	bl	9454 <fopen@plt>
   49718:	subs	r6, r0, #0
   4971c:	bne	497d4 <_ZdlPv@@Base+0x784>
   49720:	cmp	r5, #0
   49724:	beq	49730 <_ZdlPv@@Base+0x6e0>
   49728:	mov	r0, r5
   4972c:	bl	961c <_ZdaPv@plt>
   49730:	ldrb	r3, [r4]
   49734:	cmp	r3, #0
   49738:	beq	497c8 <_ZdlPv@@Base+0x778>
   4973c:	add	r5, r4, #1
   49740:	mov	r0, r5
   49744:	mov	r1, #58	; 0x3a
   49748:	bl	9424 <strchr@plt>
   4974c:	subs	r4, r0, #0
   49750:	bne	4969c <_ZdlPv@@Base+0x64c>
   49754:	mov	r1, r4
   49758:	mov	r0, r5
   4975c:	bl	9424 <strchr@plt>
   49760:	mov	r4, r0
   49764:	b	4969c <_ZdlPv@@Base+0x64c>
   49768:	movw	r1, #58320	; 0xe3d0
   4976c:	mov	r0, r8
   49770:	movt	r1, #4
   49774:	bl	9454 <fopen@plt>
   49778:	subs	r6, r0, #0
   4977c:	beq	497c8 <_ZdlPv@@Base+0x778>
   49780:	cmp	sl, #0
   49784:	beq	49794 <_ZdlPv@@Base+0x744>
   49788:	mov	r0, r8
   4978c:	bl	4a474 <_ZdlPv@@Base+0x1424>
   49790:	str	r0, [sl]
   49794:	mov	r0, r6
   49798:	pop	{r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
   4979c:	rsb	r7, r5, r4
   497a0:	add	r0, r7, #1
   497a4:	add	r0, r9, r0
   497a8:	bl	958c <_Znaj@plt>
   497ac:	mov	r1, r5
   497b0:	mov	r2, r7
   497b4:	mov	r6, r0
   497b8:	bl	94f0 <memcpy@plt>
   497bc:	strb	fp, [r6, r7]
   497c0:	mov	r3, #1
   497c4:	b	496dc <_ZdlPv@@Base+0x68c>
   497c8:	mov	r6, #0
   497cc:	mov	r0, r6
   497d0:	pop	{r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
   497d4:	cmp	sl, #0
   497d8:	strne	r5, [sl]
   497dc:	bne	49794 <_ZdlPv@@Base+0x744>
   497e0:	cmp	r5, #0
   497e4:	beq	49794 <_ZdlPv@@Base+0x744>
   497e8:	mov	r0, r5
   497ec:	bl	961c <_ZdaPv@plt>
   497f0:	b	49794 <_ZdlPv@@Base+0x744>
   497f4:	movw	r1, #16924	; 0x421c
   497f8:	mov	r0, #98	; 0x62
   497fc:	movt	r1, #5
   49800:	bl	430dc <fputs@plt+0x399dc>
   49804:	b	4966c <_ZdlPv@@Base+0x61c>
   49808:	cmp	r3, #0
   4980c:	push	{r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
   49810:	movw	r8, #58320	; 0xe3d0
   49814:	movt	r8, #4
   49818:	movne	r8, r3
   4981c:	mov	r7, r1
   49820:	mov	r5, r0
   49824:	mov	r1, #114	; 0x72
   49828:	mov	r0, r8
   4982c:	mov	r9, r2
   49830:	bl	9424 <strchr@plt>
   49834:	adds	r4, r0, #0
   49838:	movne	r4, #1
   4983c:	cmp	r7, #0
   49840:	beq	4996c <_ZdlPv@@Base+0x91c>
   49844:	movw	r1, #56168	; 0xdb68
   49848:	mov	r0, r7
   4984c:	movt	r1, #4
   49850:	bl	96d0 <strcmp@plt>
   49854:	cmp	r0, #0
   49858:	beq	4996c <_ZdlPv@@Base+0x91c>
   4985c:	cmp	r4, #0
   49860:	beq	499b4 <_ZdlPv@@Base+0x964>
   49864:	ldrb	r3, [r7]
   49868:	cmp	r3, #47	; 0x2f
   4986c:	beq	499b4 <_ZdlPv@@Base+0x964>
   49870:	ldr	r5, [r5]
   49874:	ldrb	r3, [r5]
   49878:	cmp	r3, #0
   4987c:	beq	499b4 <_ZdlPv@@Base+0x964>
   49880:	mov	r0, r7
   49884:	bl	94d8 <strlen@plt>
   49888:	add	sl, r0, #1
   4988c:	b	49944 <_ZdlPv@@Base+0x8f4>
   49890:	cmp	r5, r4
   49894:	bcs	498b0 <_ZdlPv@@Base+0x860>
   49898:	movw	r0, #12020	; 0x2ef4
   4989c:	ldrb	r1, [r4, #-1]
   498a0:	movt	r0, #5
   498a4:	bl	9424 <strchr@plt>
   498a8:	cmp	r0, #0
   498ac:	beq	499e8 <_ZdlPv@@Base+0x998>
   498b0:	rsb	fp, r5, r4
   498b4:	add	r0, sl, fp
   498b8:	bl	958c <_Znaj@plt>
   498bc:	mov	r2, fp
   498c0:	mov	r1, r5
   498c4:	mov	r6, r0
   498c8:	bl	94f0 <memcpy@plt>
   498cc:	mov	r2, #0
   498d0:	add	r0, fp, r2
   498d4:	mov	r1, r7
   498d8:	add	r0, r6, r0
   498dc:	bl	9538 <strcpy@plt>
   498e0:	mov	r0, r6
   498e4:	bl	4a474 <_ZdlPv@@Base+0x1424>
   498e8:	cmp	r6, #0
   498ec:	mov	r5, r0
   498f0:	beq	498fc <_ZdlPv@@Base+0x8ac>
   498f4:	mov	r0, r6
   498f8:	bl	961c <_ZdaPv@plt>
   498fc:	mov	r0, r5
   49900:	mov	r1, r8
   49904:	bl	9454 <fopen@plt>
   49908:	subs	r6, r0, #0
   4990c:	bne	49a24 <_ZdlPv@@Base+0x9d4>
   49910:	bl	96e8 <__errno_location@plt>
   49914:	cmp	r5, #0
   49918:	mov	r6, r0
   4991c:	ldr	fp, [r0]
   49920:	beq	4992c <_ZdlPv@@Base+0x8dc>
   49924:	mov	r0, r5
   49928:	bl	961c <_ZdaPv@plt>
   4992c:	cmp	fp, #2
   49930:	bne	49a38 <_ZdlPv@@Base+0x9e8>
   49934:	ldrb	r3, [r4]
   49938:	cmp	r3, #0
   4993c:	beq	49a44 <_ZdlPv@@Base+0x9f4>
   49940:	add	r5, r4, #1
   49944:	mov	r0, r5
   49948:	mov	r1, #58	; 0x3a
   4994c:	bl	9424 <strchr@plt>
   49950:	subs	r4, r0, #0
   49954:	bne	49890 <_ZdlPv@@Base+0x840>
   49958:	mov	r1, r4
   4995c:	mov	r0, r5
   49960:	bl	9424 <strchr@plt>
   49964:	mov	r4, r0
   49968:	b	49890 <_ZdlPv@@Base+0x840>
   4996c:	cmp	r9, #0
   49970:	beq	49994 <_ZdlPv@@Base+0x944>
   49974:	cmp	r4, #0
   49978:	movw	r3, #16940	; 0x422c
   4997c:	movt	r3, #5
   49980:	movw	r0, #16948	; 0x4234
   49984:	movt	r0, #5
   49988:	movne	r0, r3
   4998c:	bl	4a474 <_ZdlPv@@Base+0x1424>
   49990:	str	r0, [r9]
   49994:	cmp	r4, #0
   49998:	movwne	r3, #3288	; 0xcd8
   4999c:	movweq	r3, #3340	; 0xd0c
   499a0:	movtne	r3, #7
   499a4:	movteq	r3, #7
   499a8:	ldr	r3, [r3]
   499ac:	mov	r0, r3
   499b0:	pop	{r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
   499b4:	mov	r1, r8
   499b8:	mov	r0, r7
   499bc:	bl	9454 <fopen@plt>
   499c0:	subs	r4, r0, #0
   499c4:	beq	49a1c <_ZdlPv@@Base+0x9cc>
   499c8:	cmp	r9, #0
   499cc:	beq	49a1c <_ZdlPv@@Base+0x9cc>
   499d0:	mov	r0, r7
   499d4:	bl	4a474 <_ZdlPv@@Base+0x1424>
   499d8:	mov	r3, r4
   499dc:	str	r0, [r9]
   499e0:	mov	r0, r3
   499e4:	pop	{r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
   499e8:	rsb	r3, r5, r4
   499ec:	add	r0, r3, #1
   499f0:	add	r0, sl, r0
   499f4:	mov	fp, r3
   499f8:	bl	958c <_Znaj@plt>
   499fc:	mov	r2, fp
   49a00:	mov	r1, r5
   49a04:	mov	r6, r0
   49a08:	bl	94f0 <memcpy@plt>
   49a0c:	mov	r3, #47	; 0x2f
   49a10:	mov	r2, #1
   49a14:	strb	r3, [r6, fp]
   49a18:	b	498d0 <_ZdlPv@@Base+0x880>
   49a1c:	mov	r3, r4
   49a20:	b	499ac <_ZdlPv@@Base+0x95c>
   49a24:	cmp	r9, #0
   49a28:	beq	49a4c <_ZdlPv@@Base+0x9fc>
   49a2c:	str	r5, [r9]
   49a30:	mov	r3, r6
   49a34:	b	499ac <_ZdlPv@@Base+0x95c>
   49a38:	str	fp, [r6]
   49a3c:	mov	r3, #0
   49a40:	b	499ac <_ZdlPv@@Base+0x95c>
   49a44:	str	fp, [r6]
   49a48:	b	499ac <_ZdlPv@@Base+0x95c>
   49a4c:	cmp	r5, #0
   49a50:	moveq	r3, r6
   49a54:	beq	499ac <_ZdlPv@@Base+0x95c>
   49a58:	mov	r0, r5
   49a5c:	bl	961c <_ZdaPv@plt>
   49a60:	mov	r3, r6
   49a64:	b	499ac <_ZdlPv@@Base+0x95c>
   49a68:	cmp	r1, r2
   49a6c:	push	{r3, r4, r5, lr}
   49a70:	mov	r4, r2
   49a74:	mov	r5, r3
   49a78:	bge	49aa0 <_ZdlPv@@Base+0xa50>
   49a7c:	cmp	r0, #0
   49a80:	beq	49a88 <_ZdlPv@@Base+0xa38>
   49a84:	bl	961c <_ZdaPv@plt>
   49a88:	cmp	r4, #0
   49a8c:	beq	49aa8 <_ZdlPv@@Base+0xa58>
   49a90:	lsl	r0, r4, #1
   49a94:	str	r0, [r5]
   49a98:	pop	{r3, r4, r5, lr}
   49a9c:	b	958c <_Znaj@plt>
   49aa0:	str	r1, [r3]
   49aa4:	pop	{r3, r4, r5, pc}
   49aa8:	str	r4, [r5]
   49aac:	mov	r0, r4
   49ab0:	pop	{r3, r4, r5, pc}
   49ab4:	cmp	r1, r3
   49ab8:	push	{r3, r4, r5, r6, r7, lr}
   49abc:	mov	r4, r3
   49ac0:	mov	r6, r2
   49ac4:	mov	r5, r0
   49ac8:	bge	49b0c <_ZdlPv@@Base+0xabc>
   49acc:	cmp	r3, #0
   49ad0:	beq	49b18 <_ZdlPv@@Base+0xac8>
   49ad4:	lsl	r0, r3, #1
   49ad8:	ldr	r3, [sp, #24]
   49adc:	str	r0, [r3]
   49ae0:	bl	958c <_Znaj@plt>
   49ae4:	cmp	r6, #0
   49ae8:	cmpne	r6, r4
   49aec:	mov	r7, r0
   49af0:	blt	49b3c <_ZdlPv@@Base+0xaec>
   49af4:	cmp	r5, #0
   49af8:	beq	49b34 <_ZdlPv@@Base+0xae4>
   49afc:	mov	r0, r5
   49b00:	bl	961c <_ZdaPv@plt>
   49b04:	mov	r0, r7
   49b08:	pop	{r3, r4, r5, r6, r7, pc}
   49b0c:	ldr	r3, [sp, #24]
   49b10:	str	r1, [r3]
   49b14:	pop	{r3, r4, r5, r6, r7, pc}
   49b18:	cmp	r0, #0
   49b1c:	beq	49b24 <_ZdlPv@@Base+0xad4>
   49b20:	bl	961c <_ZdaPv@plt>
   49b24:	ldr	r3, [sp, #24]
   49b28:	mov	r0, #0
   49b2c:	str	r0, [r3]
   49b30:	pop	{r3, r4, r5, r6, r7, pc}
   49b34:	mov	r0, r7
   49b38:	pop	{r3, r4, r5, r6, r7, pc}
   49b3c:	mov	r2, r6
   49b40:	mov	r1, r5
   49b44:	bl	94f0 <memcpy@plt>
   49b48:	b	49af4 <_ZdlPv@@Base+0xaa4>
   49b4c:	mov	r2, #0
   49b50:	str	r2, [r0]
   49b54:	str	r2, [r0, #4]
   49b58:	str	r2, [r0, #8]
   49b5c:	bx	lr
   49b60:	cmp	r2, #0
   49b64:	push	{r4, r5, r6, lr}
   49b68:	mov	r4, r0
   49b6c:	mov	r5, r2
   49b70:	mov	r6, r1
   49b74:	str	r2, [r4, #4]
   49b78:	blt	49b90 <_ZdlPv@@Base+0xb40>
   49b7c:	bne	49ba0 <_ZdlPv@@Base+0xb50>
   49b80:	str	r2, [r4, #8]
   49b84:	mov	r0, r4
   49b88:	str	r2, [r4]
   49b8c:	pop	{r4, r5, r6, pc}
   49b90:	movw	r1, #16956	; 0x423c
   49b94:	mov	r0, #86	; 0x56
   49b98:	movt	r1, #5
   49b9c:	bl	430dc <fputs@plt+0x399dc>
   49ba0:	lsl	r0, r5, #1
   49ba4:	str	r0, [r4, #8]
   49ba8:	bl	958c <_Znaj@plt>
   49bac:	mov	r1, r6
   49bb0:	mov	r2, r5
   49bb4:	str	r0, [r4]
   49bb8:	bl	94f0 <memcpy@plt>
   49bbc:	mov	r0, r4
   49bc0:	pop	{r4, r5, r6, pc}
   49bc4:	push	{r3, r4, r5, lr}
   49bc8:	subs	r5, r1, #0
   49bcc:	mov	r4, r0
   49bd0:	streq	r5, [r0, #4]
   49bd4:	streq	r5, [r0]
   49bd8:	streq	r5, [r0, #8]
   49bdc:	beq	49c08 <_ZdlPv@@Base+0xbb8>
   49be0:	mov	r0, r5
   49be4:	bl	94d8 <strlen@plt>
   49be8:	cmp	r0, #0
   49bec:	mov	r2, r0
   49bf0:	str	r0, [r4, #4]
   49bf4:	bne	49c10 <_ZdlPv@@Base+0xbc0>
   49bf8:	str	r0, [r4, #8]
   49bfc:	str	r0, [r4]
   49c00:	mov	r1, r5
   49c04:	bl	94f0 <memcpy@plt>
   49c08:	mov	r0, r4
   49c0c:	pop	{r3, r4, r5, pc}
   49c10:	lsl	r0, r0, #1
   49c14:	str	r0, [r4, #8]
   49c18:	bl	958c <_Znaj@plt>
   49c1c:	ldr	r2, [r4, #4]
   49c20:	b	49bfc <_ZdlPv@@Base+0xbac>
   49c24:	push	{r3, r4, r5, lr}
   49c28:	mov	r4, r0
   49c2c:	mov	r3, #1
   49c30:	mov	r0, #2
   49c34:	str	r3, [r4, #4]
   49c38:	mov	r5, r1
   49c3c:	str	r0, [r4, #8]
   49c40:	bl	958c <_Znaj@plt>
   49c44:	mov	r3, r0
   49c48:	mov	r0, r4
   49c4c:	str	r3, [r4]
   49c50:	strb	r5, [r3]
   49c54:	pop	{r3, r4, r5, pc}
   49c58:	push	{r3, r4, r5, lr}
   49c5c:	mov	r4, r0
   49c60:	ldr	r0, [r1, #4]
   49c64:	mov	r5, r1
   49c68:	cmp	r0, #0
   49c6c:	str	r0, [r4, #4]
   49c70:	bne	49c84 <_ZdlPv@@Base+0xc34>
   49c74:	str	r0, [r4, #8]
   49c78:	str	r0, [r4]
   49c7c:	mov	r0, r4
   49c80:	pop	{r3, r4, r5, pc}
   49c84:	lsl	r0, r0, #1
   49c88:	str	r0, [r4, #8]
   49c8c:	bl	958c <_Znaj@plt>
   49c90:	ldr	r2, [r4, #4]
   49c94:	cmp	r2, #0
   49c98:	str	r0, [r4]
   49c9c:	beq	49c7c <_ZdlPv@@Base+0xc2c>
   49ca0:	ldr	r1, [r5]
   49ca4:	bl	94f0 <memcpy@plt>
   49ca8:	mov	r0, r4
   49cac:	pop	{r3, r4, r5, pc}
   49cb0:	push	{r4, lr}
   49cb4:	mov	r4, r0
   49cb8:	ldr	r0, [r0]
   49cbc:	cmp	r0, #0
   49cc0:	beq	49cc8 <_ZdlPv@@Base+0xc78>
   49cc4:	bl	961c <_ZdaPv@plt>
   49cc8:	mov	r0, r4
   49ccc:	pop	{r4, pc}
   49cd0:	push	{r3, r4, r5, lr}
   49cd4:	mov	r5, r1
   49cd8:	mov	r3, r0
   49cdc:	mov	r4, r0
   49ce0:	ldr	r2, [r5, #4]
   49ce4:	ldr	r0, [r0]
   49ce8:	ldr	r1, [r3, #8]!
   49cec:	bl	49a68 <_ZdlPv@@Base+0xa18>
   49cf0:	ldr	r2, [r5, #4]
   49cf4:	cmp	r2, #0
   49cf8:	stm	r4, {r0, r2}
   49cfc:	beq	49d08 <_ZdlPv@@Base+0xcb8>
   49d00:	ldr	r1, [r5]
   49d04:	bl	94f0 <memcpy@plt>
   49d08:	mov	r0, r4
   49d0c:	pop	{r3, r4, r5, pc}
   49d10:	push	{r4, r5, r6, lr}
   49d14:	subs	r6, r1, #0
   49d18:	mov	r4, r0
   49d1c:	beq	49d5c <_ZdlPv@@Base+0xd0c>
   49d20:	mov	r0, r6
   49d24:	bl	94d8 <strlen@plt>
   49d28:	mov	r3, r4
   49d2c:	ldr	r1, [r3, #8]!
   49d30:	mov	r5, r0
   49d34:	mov	r2, r0
   49d38:	ldr	r0, [r4]
   49d3c:	bl	49a68 <_ZdlPv@@Base+0xa18>
   49d40:	str	r5, [r4, #4]
   49d44:	mov	r2, r5
   49d48:	mov	r1, r6
   49d4c:	str	r0, [r4]
   49d50:	bl	94f0 <memcpy@plt>
   49d54:	mov	r0, r4
   49d58:	pop	{r4, r5, r6, pc}
   49d5c:	ldr	r0, [r0]
   49d60:	cmp	r0, #0
   49d64:	beq	49d6c <_ZdlPv@@Base+0xd1c>
   49d68:	bl	961c <_ZdaPv@plt>
   49d6c:	mov	r3, #0
   49d70:	mov	r0, r4
   49d74:	str	r3, [r4, #4]
   49d78:	str	r3, [r4]
   49d7c:	str	r3, [r4, #8]
   49d80:	pop	{r4, r5, r6, pc}
   49d84:	push	{r3, r4, r5, lr}
   49d88:	mov	r3, r0
   49d8c:	mov	r4, r0
   49d90:	mov	r5, r1
   49d94:	mov	r2, #1
   49d98:	ldr	r1, [r3, #8]!
   49d9c:	ldr	r0, [r0]
   49da0:	bl	49a68 <_ZdlPv@@Base+0xa18>
   49da4:	mov	r2, #1
   49da8:	str	r2, [r4, #4]
   49dac:	mov	r3, r0
   49db0:	str	r0, [r4]
   49db4:	mov	r0, r4
   49db8:	strb	r5, [r3]
   49dbc:	pop	{r3, r4, r5, pc}
   49dc0:	push	{r3, r4, r5, lr}
   49dc4:	mov	r5, r0
   49dc8:	ldr	r0, [r0]
   49dcc:	mov	r4, r1
   49dd0:	cmp	r0, #0
   49dd4:	beq	49ddc <_ZdlPv@@Base+0xd8c>
   49dd8:	bl	961c <_ZdaPv@plt>
   49ddc:	ldmib	r4, {r1, r2}
   49de0:	mov	r3, #0
   49de4:	ldr	r0, [r4]
   49de8:	stm	r5, {r0, r1, r2}
   49dec:	str	r3, [r4]
   49df0:	str	r3, [r4, #4]
   49df4:	str	r3, [r4, #8]
   49df8:	pop	{r3, r4, r5, pc}
   49dfc:	mov	ip, r0
   49e00:	ldr	r2, [r0, #4]
   49e04:	ldr	r1, [ip, #8]!
   49e08:	push	{r4, lr}
   49e0c:	sub	sp, sp, #8
   49e10:	mov	r4, r0
   49e14:	add	r3, r2, #1
   49e18:	ldr	r0, [r0]
   49e1c:	str	ip, [sp]
   49e20:	bl	49ab4 <_ZdlPv@@Base+0xa64>
   49e24:	str	r0, [r4]
   49e28:	add	sp, sp, #8
   49e2c:	pop	{r4, pc}
   49e30:	push	{r4, r5, r6, r7, lr}
   49e34:	subs	r6, r1, #0
   49e38:	sub	sp, sp, #12
   49e3c:	mov	r4, r0
   49e40:	beq	49e7c <_ZdlPv@@Base+0xe2c>
   49e44:	mov	r0, r6
   49e48:	bl	94d8 <strlen@plt>
   49e4c:	ldr	r2, [r4, #4]
   49e50:	ldr	r1, [r4, #8]
   49e54:	add	r5, r2, r0
   49e58:	mov	r7, r0
   49e5c:	cmp	r5, r1
   49e60:	bgt	49e88 <_ZdlPv@@Base+0xe38>
   49e64:	ldr	r0, [r4]
   49e68:	add	r0, r0, r2
   49e6c:	mov	r1, r6
   49e70:	mov	r2, r7
   49e74:	bl	94f0 <memcpy@plt>
   49e78:	str	r5, [r4, #4]
   49e7c:	mov	r0, r4
   49e80:	add	sp, sp, #12
   49e84:	pop	{r4, r5, r6, r7, pc}
   49e88:	mov	lr, r4
   49e8c:	mov	r3, r5
   49e90:	ldr	r0, [lr], #8
   49e94:	str	lr, [sp]
   49e98:	bl	49ab4 <_ZdlPv@@Base+0xa64>
   49e9c:	ldr	r2, [r4, #4]
   49ea0:	str	r0, [r4]
   49ea4:	b	49e68 <_ZdlPv@@Base+0xe18>
   49ea8:	ldr	ip, [r1, #4]
   49eac:	push	{r4, r5, r6, lr}
   49eb0:	cmp	ip, #0
   49eb4:	sub	sp, sp, #8
   49eb8:	mov	r5, r1
   49ebc:	mov	r4, r0
   49ec0:	beq	49ef0 <_ZdlPv@@Base+0xea0>
   49ec4:	ldr	lr, [r0, #4]
   49ec8:	ldr	r1, [r0, #8]
   49ecc:	add	r6, ip, lr
   49ed0:	cmp	r6, r1
   49ed4:	bgt	49efc <_ZdlPv@@Base+0xeac>
   49ed8:	ldr	r0, [r0]
   49edc:	mov	r2, ip
   49ee0:	add	r0, r0, lr
   49ee4:	ldr	r1, [r5]
   49ee8:	bl	94f0 <memcpy@plt>
   49eec:	str	r6, [r4, #4]
   49ef0:	mov	r0, r4
   49ef4:	add	sp, sp, #8
   49ef8:	pop	{r4, r5, r6, pc}
   49efc:	mov	ip, r0
   49f00:	mov	r2, lr
   49f04:	ldr	r0, [ip], #8
   49f08:	mov	r3, r6
   49f0c:	str	ip, [sp]
   49f10:	bl	49ab4 <_ZdlPv@@Base+0xa64>
   49f14:	ldr	r2, [r5, #4]
   49f18:	ldr	lr, [r4, #4]
   49f1c:	str	r0, [r4]
   49f20:	b	49ee0 <_ZdlPv@@Base+0xe90>
   49f24:	push	{r4, r5, r6, r7, lr}
   49f28:	subs	r6, r2, #0
   49f2c:	sub	sp, sp, #12
   49f30:	mov	r4, r0
   49f34:	mov	r7, r1
   49f38:	ble	49f68 <_ZdlPv@@Base+0xf18>
   49f3c:	ldr	r2, [r0, #4]
   49f40:	ldr	r1, [r0, #8]
   49f44:	add	r5, r2, r6
   49f48:	cmp	r5, r1
   49f4c:	bgt	49f70 <_ZdlPv@@Base+0xf20>
   49f50:	ldr	r0, [r0]
   49f54:	add	r0, r0, r2
   49f58:	mov	r1, r7
   49f5c:	mov	r2, r6
   49f60:	bl	94f0 <memcpy@plt>
   49f64:	str	r5, [r4, #4]
   49f68:	add	sp, sp, #12
   49f6c:	pop	{r4, r5, r6, r7, pc}
   49f70:	mov	lr, r0
   49f74:	mov	r3, r5
   49f78:	ldr	r0, [lr], #8
   49f7c:	str	lr, [sp]
   49f80:	bl	49ab4 <_ZdlPv@@Base+0xa64>
   49f84:	ldr	r2, [r4, #4]
   49f88:	str	r0, [r4]
   49f8c:	b	49f54 <_ZdlPv@@Base+0xf04>
   49f90:	push	{r4, r5, r6, r7, r8, lr}
   49f94:	mov	r6, r2
   49f98:	ldr	r5, [sp, #24]
   49f9c:	mov	r4, r0
   49fa0:	mov	r8, r1
   49fa4:	mov	r7, r3
   49fa8:	cmp	r2, #0
   49fac:	cmpge	r5, #0
   49fb0:	blt	4a014 <_ZdlPv@@Base+0xfc4>
   49fb4:	add	ip, r6, r5
   49fb8:	str	ip, [r4, #4]
   49fbc:	cmp	ip, #0
   49fc0:	streq	ip, [r4, #8]
   49fc4:	streq	ip, [r4]
   49fc8:	beq	49ff8 <_ZdlPv@@Base+0xfa8>
   49fcc:	lsl	r0, ip, #1
   49fd0:	str	r0, [r4, #8]
   49fd4:	bl	958c <_Znaj@plt>
   49fd8:	cmp	r6, #0
   49fdc:	str	r0, [r4]
   49fe0:	beq	4a000 <_ZdlPv@@Base+0xfb0>
   49fe4:	mov	r1, r8
   49fe8:	mov	r2, r6
   49fec:	bl	94f0 <memcpy@plt>
   49ff0:	cmp	r5, #0
   49ff4:	bne	4a028 <_ZdlPv@@Base+0xfd8>
   49ff8:	mov	r0, r4
   49ffc:	pop	{r4, r5, r6, r7, r8, pc}
   4a000:	mov	r1, r7
   4a004:	mov	r2, r5
   4a008:	bl	94f0 <memcpy@plt>
   4a00c:	mov	r0, r4
   4a010:	pop	{r4, r5, r6, r7, r8, pc}
   4a014:	movw	r1, #16956	; 0x423c
   4a018:	mov	r0, #212	; 0xd4
   4a01c:	movt	r1, #5
   4a020:	bl	430dc <fputs@plt+0x399dc>
   4a024:	b	49fb4 <_ZdlPv@@Base+0xf64>
   4a028:	ldr	r0, [r4]
   4a02c:	mov	r1, r7
   4a030:	mov	r2, r5
   4a034:	add	r0, r0, r6
   4a038:	bl	94f0 <memcpy@plt>
   4a03c:	mov	r0, r4
   4a040:	pop	{r4, r5, r6, r7, r8, pc}
   4a044:	push	{r3, lr}
   4a048:	ldr	r2, [r0, #4]
   4a04c:	ldr	r3, [r1, #4]
   4a050:	cmp	r2, r3
   4a054:	bgt	4a07c <_ZdlPv@@Base+0x102c>
   4a058:	cmp	r2, #0
   4a05c:	beq	4a0a0 <_ZdlPv@@Base+0x1050>
   4a060:	ldr	r0, [r0]
   4a064:	ldr	r1, [r1]
   4a068:	bl	9394 <memcmp@plt>
   4a06c:	cmp	r0, #0
   4a070:	movgt	r0, #0
   4a074:	movle	r0, #1
   4a078:	pop	{r3, pc}
   4a07c:	cmp	r3, #0
   4a080:	beq	4a098 <_ZdlPv@@Base+0x1048>
   4a084:	mov	r2, r3
   4a088:	ldr	r0, [r0]
   4a08c:	ldr	r1, [r1]
   4a090:	bl	9394 <memcmp@plt>
   4a094:	lsr	r3, r0, #31
   4a098:	mov	r0, r3
   4a09c:	pop	{r3, pc}
   4a0a0:	mov	r0, #1
   4a0a4:	pop	{r3, pc}
   4a0a8:	push	{r3, lr}
   4a0ac:	ldr	r2, [r0, #4]
   4a0b0:	ldr	r3, [r1, #4]
   4a0b4:	cmp	r2, r3
   4a0b8:	bge	4a0e0 <_ZdlPv@@Base+0x1090>
   4a0bc:	cmp	r2, #0
   4a0c0:	beq	4a104 <_ZdlPv@@Base+0x10b4>
   4a0c4:	ldr	r0, [r0]
   4a0c8:	ldr	r1, [r1]
   4a0cc:	bl	9394 <memcmp@plt>
   4a0d0:	cmp	r0, #0
   4a0d4:	movgt	r0, #0
   4a0d8:	movle	r0, #1
   4a0dc:	pop	{r3, pc}
   4a0e0:	cmp	r3, #0
   4a0e4:	beq	4a0fc <_ZdlPv@@Base+0x10ac>
   4a0e8:	mov	r2, r3
   4a0ec:	ldr	r0, [r0]
   4a0f0:	ldr	r1, [r1]
   4a0f4:	bl	9394 <memcmp@plt>
   4a0f8:	lsr	r3, r0, #31
   4a0fc:	mov	r0, r3
   4a100:	pop	{r3, pc}
   4a104:	mov	r0, #1
   4a108:	pop	{r3, pc}
   4a10c:	push	{r3, lr}
   4a110:	ldr	r2, [r1, #4]
   4a114:	ldr	r3, [r0, #4]
   4a118:	cmp	r3, r2
   4a11c:	blt	4a140 <_ZdlPv@@Base+0x10f0>
   4a120:	cmp	r2, #0
   4a124:	beq	4a16c <_ZdlPv@@Base+0x111c>
   4a128:	ldr	r0, [r0]
   4a12c:	ldr	r1, [r1]
   4a130:	bl	9394 <memcmp@plt>
   4a134:	mvn	r0, r0
   4a138:	lsr	r0, r0, #31
   4a13c:	pop	{r3, pc}
   4a140:	cmp	r3, #0
   4a144:	beq	4a164 <_ZdlPv@@Base+0x1114>
   4a148:	mov	r2, r3
   4a14c:	ldr	r0, [r0]
   4a150:	ldr	r1, [r1]
   4a154:	bl	9394 <memcmp@plt>
   4a158:	cmp	r0, #0
   4a15c:	movle	r3, #0
   4a160:	movgt	r3, #1
   4a164:	mov	r0, r3
   4a168:	pop	{r3, pc}
   4a16c:	mov	r0, #1
   4a170:	pop	{r3, pc}
   4a174:	push	{r3, lr}
   4a178:	ldr	r2, [r1, #4]
   4a17c:	ldr	r3, [r0, #4]
   4a180:	cmp	r3, r2
   4a184:	ble	4a1a8 <_ZdlPv@@Base+0x1158>
   4a188:	cmp	r2, #0
   4a18c:	beq	4a1d4 <_ZdlPv@@Base+0x1184>
   4a190:	ldr	r0, [r0]
   4a194:	ldr	r1, [r1]
   4a198:	bl	9394 <memcmp@plt>
   4a19c:	mvn	r0, r0
   4a1a0:	lsr	r0, r0, #31
   4a1a4:	pop	{r3, pc}
   4a1a8:	cmp	r3, #0
   4a1ac:	beq	4a1cc <_ZdlPv@@Base+0x117c>
   4a1b0:	mov	r2, r3
   4a1b4:	ldr	r0, [r0]
   4a1b8:	ldr	r1, [r1]
   4a1bc:	bl	9394 <memcmp@plt>
   4a1c0:	cmp	r0, #0
   4a1c4:	movle	r3, #0
   4a1c8:	movgt	r3, #1
   4a1cc:	mov	r0, r3
   4a1d0:	pop	{r3, pc}
   4a1d4:	mov	r0, #1
   4a1d8:	pop	{r3, pc}
   4a1dc:	push	{r4, r5, lr}
   4a1e0:	subs	r5, r1, #0
   4a1e4:	sub	sp, sp, #12
   4a1e8:	mov	r4, r0
   4a1ec:	blt	4a220 <_ZdlPv@@Base+0x11d0>
   4a1f0:	ldr	r1, [r4, #8]
   4a1f4:	cmp	r5, r1
   4a1f8:	ble	4a214 <_ZdlPv@@Base+0x11c4>
   4a1fc:	ldm	r4, {r0, r2}
   4a200:	add	ip, r4, #8
   4a204:	mov	r3, r5
   4a208:	str	ip, [sp]
   4a20c:	bl	49ab4 <_ZdlPv@@Base+0xa64>
   4a210:	str	r0, [r4]
   4a214:	str	r5, [r4, #4]
   4a218:	add	sp, sp, #12
   4a21c:	pop	{r4, r5, pc}
   4a220:	movw	r1, #16956	; 0x423c
   4a224:	mov	r0, #260	; 0x104
   4a228:	movt	r1, #5
   4a22c:	bl	430dc <fputs@plt+0x399dc>
   4a230:	b	4a1f0 <_ZdlPv@@Base+0x11a0>
   4a234:	mov	r3, #0
   4a238:	str	r3, [r0, #4]
   4a23c:	bx	lr
   4a240:	push	{r4, lr}
   4a244:	ldr	r4, [r0]
   4a248:	cmp	r4, #0
   4a24c:	beq	4a26c <_ZdlPv@@Base+0x121c>
   4a250:	ldr	r2, [r0, #4]
   4a254:	mov	r0, r4
   4a258:	bl	96c4 <memchr@plt>
   4a25c:	cmp	r0, #0
   4a260:	beq	4a26c <_ZdlPv@@Base+0x121c>
   4a264:	rsb	r0, r4, r0
   4a268:	pop	{r4, pc}
   4a26c:	mvn	r0, #0
   4a270:	pop	{r4, pc}
   4a274:	push	{r3, r4, r5, lr}
   4a278:	ldm	r0, {r5, lr}
   4a27c:	cmp	lr, #0
   4a280:	ble	4a2dc <_ZdlPv@@Base+0x128c>
   4a284:	add	r4, r5, lr
   4a288:	mov	r2, r5
   4a28c:	mov	ip, #0
   4a290:	ldrb	r1, [r2], #1
   4a294:	cmp	r1, #0
   4a298:	addeq	ip, ip, #1
   4a29c:	cmp	r2, r4
   4a2a0:	bne	4a290 <_ZdlPv@@Base+0x1240>
   4a2a4:	add	r0, lr, #1
   4a2a8:	rsb	r0, ip, r0
   4a2ac:	bl	958c <_Znaj@plt>
   4a2b0:	mov	r3, r5
   4a2b4:	mov	r1, r0
   4a2b8:	ldrb	r2, [r3], #1
   4a2bc:	cmp	r2, #0
   4a2c0:	strbne	r2, [r1]
   4a2c4:	addne	r1, r1, #1
   4a2c8:	cmp	r3, r4
   4a2cc:	bne	4a2b8 <_ZdlPv@@Base+0x1268>
   4a2d0:	mov	r3, #0
   4a2d4:	strb	r3, [r1]
   4a2d8:	pop	{r3, r4, r5, pc}
   4a2dc:	add	r0, lr, #1
   4a2e0:	bl	958c <_Znaj@plt>
   4a2e4:	mov	r1, r0
   4a2e8:	b	4a2d0 <_ZdlPv@@Base+0x1280>
   4a2ec:	push	{r4, r5, r6, lr}
   4a2f0:	mov	r5, r0
   4a2f4:	ldr	r0, [r0, #4]
   4a2f8:	ldr	ip, [r5]
   4a2fc:	subs	r0, r0, #1
   4a300:	bmi	4a3d8 <_ZdlPv@@Base+0x1388>
   4a304:	ldrb	r3, [ip, r0]
   4a308:	cmp	r3, #32
   4a30c:	mov	r3, r0
   4a310:	beq	4a324 <_ZdlPv@@Base+0x12d4>
   4a314:	b	4a39c <_ZdlPv@@Base+0x134c>
   4a318:	ldrb	r2, [ip, r3]
   4a31c:	cmp	r2, #32
   4a320:	bne	4a39c <_ZdlPv@@Base+0x134c>
   4a324:	subs	r3, r3, #1
   4a328:	bcs	4a318 <_ZdlPv@@Base+0x12c8>
   4a32c:	cmp	r3, r0
   4a330:	mov	r4, ip
   4a334:	popeq	{r4, r5, r6, pc}
   4a338:	cmp	r3, #0
   4a33c:	blt	4a378 <_ZdlPv@@Base+0x1328>
   4a340:	add	r3, r3, #1
   4a344:	ldr	r0, [r5, #8]
   4a348:	str	r3, [r5, #4]
   4a34c:	bl	958c <_Znaj@plt>
   4a350:	mov	r1, r4
   4a354:	ldr	r2, [r5, #4]
   4a358:	mov	r6, r0
   4a35c:	bl	94f0 <memcpy@plt>
   4a360:	ldr	r0, [r5]
   4a364:	cmp	r0, #0
   4a368:	beq	4a370 <_ZdlPv@@Base+0x1320>
   4a36c:	bl	961c <_ZdaPv@plt>
   4a370:	str	r6, [r5]
   4a374:	pop	{r4, r5, r6, pc}
   4a378:	cmp	ip, #0
   4a37c:	mov	r4, #0
   4a380:	str	r4, [r5, #4]
   4a384:	popeq	{r4, r5, r6, pc}
   4a388:	mov	r0, ip
   4a38c:	bl	961c <_ZdaPv@plt>
   4a390:	str	r4, [r5]
   4a394:	str	r4, [r5, #8]
   4a398:	pop	{r4, r5, r6, pc}
   4a39c:	cmp	r3, #0
   4a3a0:	beq	4a3e0 <_ZdlPv@@Base+0x1390>
   4a3a4:	ldrb	r2, [ip]
   4a3a8:	cmp	r2, #32
   4a3ac:	bne	4a3f0 <_ZdlPv@@Base+0x13a0>
   4a3b0:	add	r2, ip, #1
   4a3b4:	ldrb	r1, [r2]
   4a3b8:	mov	r4, r2
   4a3bc:	sub	r3, r3, #1
   4a3c0:	add	r2, r2, #1
   4a3c4:	cmp	r1, #32
   4a3c8:	beq	4a3b4 <_ZdlPv@@Base+0x1364>
   4a3cc:	cmp	r3, r0
   4a3d0:	bne	4a338 <_ZdlPv@@Base+0x12e8>
   4a3d4:	pop	{r4, r5, r6, pc}
   4a3d8:	mov	r3, r0
   4a3dc:	b	4a32c <_ZdlPv@@Base+0x12dc>
   4a3e0:	cmp	r0, #0
   4a3e4:	popeq	{r4, r5, r6, pc}
   4a3e8:	mov	r4, ip
   4a3ec:	b	4a340 <_ZdlPv@@Base+0x12f0>
   4a3f0:	cmp	r0, r3
   4a3f4:	bne	4a3e8 <_ZdlPv@@Base+0x1398>
   4a3f8:	pop	{r4, r5, r6, pc}
   4a3fc:	push	{r4, r5, r6, lr}
   4a400:	mov	r5, r1
   4a404:	ldm	r0, {r4, r6}
   4a408:	cmp	r6, #0
   4a40c:	pople	{r4, r5, r6, pc}
   4a410:	add	r6, r4, r6
   4a414:	ldrb	r0, [r4], #1
   4a418:	mov	r1, r5
   4a41c:	bl	96b8 <_IO_putc@plt>
   4a420:	cmp	r4, r6
   4a424:	bne	4a414 <_ZdlPv@@Base+0x13c4>
   4a428:	pop	{r4, r5, r6, pc}
   4a42c:	push	{r4, r5, lr}
   4a430:	movw	r4, #19980	; 0x4e0c
   4a434:	sub	sp, sp, #12
   4a438:	movt	r4, #7
   4a43c:	mov	r5, r0
   4a440:	mov	r2, #12
   4a444:	str	r1, [sp]
   4a448:	mov	r0, r4
   4a44c:	mov	r1, #1
   4a450:	movw	r3, #7240	; 0x1c48
   4a454:	movt	r3, #5
   4a458:	bl	9670 <__sprintf_chk@plt>
   4a45c:	mov	r0, r5
   4a460:	mov	r1, r4
   4a464:	bl	49bc4 <_ZdlPv@@Base+0xb74>
   4a468:	mov	r0, r5
   4a46c:	add	sp, sp, #12
   4a470:	pop	{r4, r5, pc}
   4a474:	push	{r4, lr}
   4a478:	subs	r4, r0, #0
   4a47c:	beq	4a498 <_ZdlPv@@Base+0x1448>
   4a480:	bl	94d8 <strlen@plt>
   4a484:	add	r0, r0, #1
   4a488:	bl	958c <_Znaj@plt>
   4a48c:	mov	r1, r4
   4a490:	bl	9538 <strcpy@plt>
   4a494:	pop	{r4, pc}
   4a498:	mov	r0, r4
   4a49c:	pop	{r4, pc}
   4a4a0:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   4a4a4:	movw	r9, #3232	; 0xca0
   4a4a8:	movt	r9, #7
   4a4ac:	sub	sp, sp, #28
   4a4b0:	subs	r5, r1, #0
   4a4b4:	ldr	r3, [r9]
   4a4b8:	str	r0, [sp, #4]
   4a4bc:	str	r2, [sp, #8]
   4a4c0:	str	r3, [sp, #20]
   4a4c4:	beq	4a79c <_ZdlPv@@Base+0x174c>
   4a4c8:	ldrb	r8, [r5]
   4a4cc:	cmp	r8, #0
   4a4d0:	beq	4a64c <_ZdlPv@@Base+0x15fc>
   4a4d4:	movw	r6, #19992	; 0x4e18
   4a4d8:	movt	r6, #7
   4a4dc:	ldr	r4, [r6]
   4a4e0:	cmp	r4, #0
   4a4e4:	beq	4a7dc <_ZdlPv@@Base+0x178c>
   4a4e8:	ldrb	r2, [r5, #1]
   4a4ec:	cmp	r2, #0
   4a4f0:	beq	4a518 <_ZdlPv@@Base+0x14c8>
   4a4f4:	ldrb	r3, [r5, #2]
   4a4f8:	add	r8, r2, r8, lsl #7
   4a4fc:	add	r2, r5, #2
   4a500:	cmp	r3, #0
   4a504:	beq	4a7ac <_ZdlPv@@Base+0x175c>
   4a508:	add	r8, r3, r8, lsl #4
   4a50c:	ldrb	r3, [r2, #1]!
   4a510:	cmp	r3, #0
   4a514:	bne	4a508 <_ZdlPv@@Base+0x14b8>
   4a518:	ldr	r3, [r6, #4]
   4a51c:	mov	r0, r8
   4a520:	mov	r1, r3
   4a524:	str	r3, [sp, #12]
   4a528:	str	r3, [sp]
   4a52c:	bl	95a4 <__aeabi_uidivmod@plt>
   4a530:	lsl	r1, r1, #2
   4a534:	ldr	r2, [sp]
   4a538:	add	fp, r4, r1
   4a53c:	sub	r7, r2, #-1073741823	; 0xc0000001
   4a540:	add	r7, r4, r7, lsl #2
   4a544:	b	4a568 <_ZdlPv@@Base+0x1518>
   4a548:	mov	r0, r5
   4a54c:	mov	r1, sl
   4a550:	bl	96d0 <strcmp@plt>
   4a554:	cmp	r0, #0
   4a558:	beq	4a678 <_ZdlPv@@Base+0x1628>
   4a55c:	cmp	fp, r4
   4a560:	subne	fp, fp, #4
   4a564:	moveq	fp, r7
   4a568:	ldr	sl, [fp]
   4a56c:	cmp	sl, #0
   4a570:	bne	4a548 <_ZdlPv@@Base+0x14f8>
   4a574:	ldr	r2, [sp, #8]
   4a578:	cmp	r2, #2
   4a57c:	beq	4a79c <_ZdlPv@@Base+0x174c>
   4a580:	ldr	r3, [sp, #12]
   4a584:	ldr	r2, [r6, #8]
   4a588:	sub	r1, r3, #1
   4a58c:	cmp	r1, r2
   4a590:	ble	4a684 <_ZdlPv@@Base+0x1634>
   4a594:	vmov	s11, r3
   4a598:	vldr	d7, [pc, #712]	; 4a868 <_ZdlPv@@Base+0x1818>
   4a59c:	vcvt.f64.s32	d6, s11
   4a5a0:	vmov	s11, r2
   4a5a4:	vmul.f64	d7, d6, d7
   4a5a8:	vcvt.f64.s32	d6, s11
   4a5ac:	vcmpe.f64	d6, d7
   4a5b0:	vmrs	APSR_nzcv, fpscr
   4a5b4:	bge	4a684 <_ZdlPv@@Base+0x1634>
   4a5b8:	ldr	r3, [sp, #8]
   4a5bc:	add	r2, r2, #1
   4a5c0:	movw	r4, #19992	; 0x4e18
   4a5c4:	str	r2, [r6, #8]
   4a5c8:	cmp	r3, #1
   4a5cc:	movt	r4, #7
   4a5d0:	beq	4a7cc <_ZdlPv@@Base+0x177c>
   4a5d4:	mov	r0, r5
   4a5d8:	bl	94d8 <strlen@plt>
   4a5dc:	ldr	r2, [r4, #12]
   4a5e0:	cmp	r2, #0
   4a5e4:	add	r7, r0, #1
   4a5e8:	beq	4a5fc <_ZdlPv@@Base+0x15ac>
   4a5ec:	ldr	r1, [r4, #16]
   4a5f0:	cmp	r7, r1
   4a5f4:	movle	r0, r2
   4a5f8:	ble	4a618 <_ZdlPv@@Base+0x15c8>
   4a5fc:	cmp	r7, #1024	; 0x400
   4a600:	movge	r0, r7
   4a604:	movlt	r0, #1024	; 0x400
   4a608:	str	r0, [r6, #16]
   4a60c:	bl	958c <_Znaj@plt>
   4a610:	mov	r2, r0
   4a614:	str	r2, [r6, #12]
   4a618:	mov	r1, r5
   4a61c:	bl	9538 <strcpy@plt>
   4a620:	ldr	r2, [r6, #12]
   4a624:	ldr	r3, [sp, #4]
   4a628:	ldr	r1, [r6, #16]
   4a62c:	str	r2, [fp]
   4a630:	str	r2, [r3]
   4a634:	rsb	r1, r7, r1
   4a638:	ldr	r3, [r6, #12]
   4a63c:	str	r1, [r6, #16]
   4a640:	add	r7, r3, r7
   4a644:	str	r7, [r6, #12]
   4a648:	b	4a65c <_ZdlPv@@Base+0x160c>
   4a64c:	ldr	r2, [sp, #4]
   4a650:	movw	r3, #63372	; 0xf78c
   4a654:	movt	r3, #4
   4a658:	str	r3, [r2]
   4a65c:	ldr	r2, [sp, #20]
   4a660:	ldr	r3, [r9]
   4a664:	ldr	r0, [sp, #4]
   4a668:	cmp	r2, r3
   4a66c:	bne	4a860 <_ZdlPv@@Base+0x1810>
   4a670:	add	sp, sp, #28
   4a674:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   4a678:	ldr	r3, [sp, #4]
   4a67c:	str	sl, [r3]
   4a680:	b	4a65c <_ZdlPv@@Base+0x160c>
   4a684:	ldr	r2, [sp]
   4a688:	movw	r3, #502	; 0x1f6
   4a68c:	cmp	r2, r3
   4a690:	bls	4a840 <_ZdlPv@@Base+0x17f0>
   4a694:	ldr	fp, [pc, #468]	; 4a870 <_ZdlPv@@Base+0x1820>
   4a698:	ldr	r0, [fp, #4]!
   4a69c:	ldr	r3, [sp]
   4a6a0:	cmp	r0, r3
   4a6a4:	bhi	4a6dc <_ZdlPv@@Base+0x168c>
   4a6a8:	cmp	r0, #0
   4a6ac:	bne	4a698 <_ZdlPv@@Base+0x1648>
   4a6b0:	movw	r1, #18728	; 0x4928
   4a6b4:	movt	r1, #7
   4a6b8:	movw	r0, #17036	; 0x428c
   4a6bc:	movt	r0, #5
   4a6c0:	mov	r3, r1
   4a6c4:	mov	r2, r1
   4a6c8:	bl	21c44 <fputs@plt+0x18544>
   4a6cc:	ldr	r0, [fp, #4]!
   4a6d0:	ldr	r3, [sp]
   4a6d4:	cmp	r0, r3
   4a6d8:	bls	4a6a8 <_ZdlPv@@Base+0x1658>
   4a6dc:	cmp	r0, #532676608	; 0x1fc00000
   4a6e0:	str	r0, [r6, #4]
   4a6e4:	lslls	r0, r0, #2
   4a6e8:	mov	r3, #0
   4a6ec:	mvnhi	r0, #0
   4a6f0:	str	r3, [r6, #8]
   4a6f4:	bl	958c <_Znaj@plt>
   4a6f8:	ldr	r2, [r6, #4]
   4a6fc:	cmp	r2, #0
   4a700:	movgt	r3, #0
   4a704:	str	r0, [r6]
   4a708:	movgt	r1, r3
   4a70c:	bgt	4a718 <_ZdlPv@@Base+0x16c8>
   4a710:	b	4a740 <_ZdlPv@@Base+0x16f0>
   4a714:	ldr	r0, [r6]
   4a718:	str	r1, [r0, r3, lsl #2]
   4a71c:	add	r3, r3, #1
   4a720:	cmp	r3, r2
   4a724:	bne	4a714 <_ZdlPv@@Base+0x16c4>
   4a728:	cmp	r7, r4
   4a72c:	bcc	4a748 <_ZdlPv@@Base+0x16f8>
   4a730:	ldr	r1, [r7], #-4
   4a734:	add	r0, sp, #16
   4a738:	mov	r2, #1
   4a73c:	bl	4a4a0 <_ZdlPv@@Base+0x1450>
   4a740:	cmp	r7, r4
   4a744:	bcs	4a730 <_ZdlPv@@Base+0x16e0>
   4a748:	cmp	r4, #0
   4a74c:	beq	4a758 <_ZdlPv@@Base+0x1708>
   4a750:	mov	r0, r4
   4a754:	bl	961c <_ZdaPv@plt>
   4a758:	ldr	r7, [r6, #4]
   4a75c:	mov	r0, r8
   4a760:	ldr	r4, [r6]
   4a764:	mov	r1, r7
   4a768:	sub	r7, r7, #-1073741823	; 0xc0000001
   4a76c:	bl	95a4 <__aeabi_uidivmod@plt>
   4a770:	add	r7, r4, r7, lsl #2
   4a774:	add	fp, r4, r1, lsl #2
   4a778:	b	4a788 <_ZdlPv@@Base+0x1738>
   4a77c:	cmp	fp, r4
   4a780:	subne	fp, fp, #4
   4a784:	moveq	fp, r7
   4a788:	ldr	r3, [fp]
   4a78c:	cmp	r3, #0
   4a790:	bne	4a77c <_ZdlPv@@Base+0x172c>
   4a794:	ldr	r2, [r6, #8]
   4a798:	b	4a5b8 <_ZdlPv@@Base+0x1568>
   4a79c:	ldr	r2, [sp, #4]
   4a7a0:	mov	r3, #0
   4a7a4:	str	r3, [r2]
   4a7a8:	b	4a65c <_ZdlPv@@Base+0x160c>
   4a7ac:	ldr	r2, [r6, #4]
   4a7b0:	mov	r0, r8
   4a7b4:	mov	r1, r2
   4a7b8:	str	r2, [sp, #12]
   4a7bc:	str	r2, [sp]
   4a7c0:	bl	95a4 <__aeabi_uidivmod@plt>
   4a7c4:	lsl	r1, r1, #2
   4a7c8:	b	4a534 <_ZdlPv@@Base+0x14e4>
   4a7cc:	ldr	r2, [sp, #4]
   4a7d0:	str	r5, [fp]
   4a7d4:	str	r5, [r2]
   4a7d8:	b	4a65c <_ZdlPv@@Base+0x160c>
   4a7dc:	mov	r0, #404	; 0x194
   4a7e0:	mov	r3, #101	; 0x65
   4a7e4:	str	r3, [r6, #4]
   4a7e8:	bl	958c <_Znaj@plt>
   4a7ec:	ldr	sl, [r6, #4]
   4a7f0:	cmp	sl, #0
   4a7f4:	str	r0, [r6]
   4a7f8:	ble	4a858 <_ZdlPv@@Base+0x1808>
   4a7fc:	mov	r3, r4
   4a800:	b	4a808 <_ZdlPv@@Base+0x17b8>
   4a804:	ldr	r0, [r6]
   4a808:	str	r3, [r0, r4, lsl #2]
   4a80c:	add	r4, r4, #1
   4a810:	cmp	r4, sl
   4a814:	bne	4a804 <_ZdlPv@@Base+0x17b4>
   4a818:	ldr	r4, [r6]
   4a81c:	mov	r3, #0
   4a820:	str	r3, [r6, #8]
   4a824:	ldrb	r8, [r5]
   4a828:	cmp	r8, r3
   4a82c:	bne	4a4e8 <_ZdlPv@@Base+0x1498>
   4a830:	str	sl, [sp]
   4a834:	mov	r1, r8
   4a838:	str	sl, [sp, #12]
   4a83c:	b	4a534 <_ZdlPv@@Base+0x14e4>
   4a840:	movw	r2, #503	; 0x1f7
   4a844:	mov	r3, #0
   4a848:	str	r2, [r6, #4]
   4a84c:	movw	r0, #2012	; 0x7dc
   4a850:	str	r3, [r6, #8]
   4a854:	b	4a6f4 <_ZdlPv@@Base+0x16a4>
   4a858:	mov	r4, r0
   4a85c:	b	4a81c <_ZdlPv@@Base+0x17cc>
   4a860:	bl	95d4 <__stack_chk_fail@plt>
   4a864:	nop	{0}
   4a868:	teqcc	r3, #-872415232	; 0xcc000000
   4a86c:	svccc	0x00d33333
   4a870:	andeq	r4, r5, ip, asr #4
   4a874:	push	{r4, r5, r6, r7, lr}
   4a878:	movw	r4, #3232	; 0xca0
   4a87c:	movt	r4, #7
   4a880:	sub	sp, sp, #12
   4a884:	mov	r6, r1
   4a888:	mov	r7, r0
   4a88c:	ldr	r3, [r4]
   4a890:	str	r3, [sp, #4]
   4a894:	bl	94d8 <strlen@plt>
   4a898:	mov	r5, r0
   4a89c:	mov	r0, r6
   4a8a0:	bl	94d8 <strlen@plt>
   4a8a4:	add	r0, r5, r0
   4a8a8:	add	r0, r0, #1
   4a8ac:	bl	958c <_Znaj@plt>
   4a8b0:	mov	r1, r7
   4a8b4:	mov	r5, r0
   4a8b8:	bl	9448 <stpcpy@plt>
   4a8bc:	mov	r1, r6
   4a8c0:	bl	9538 <strcpy@plt>
   4a8c4:	mov	r1, r5
   4a8c8:	mov	r0, sp
   4a8cc:	mov	r2, #0
   4a8d0:	bl	4a4a0 <_ZdlPv@@Base+0x1450>
   4a8d4:	cmp	r5, #0
   4a8d8:	beq	4a8e4 <_ZdlPv@@Base+0x1894>
   4a8dc:	mov	r0, r5
   4a8e0:	bl	961c <_ZdaPv@plt>
   4a8e4:	ldr	r2, [sp, #4]
   4a8e8:	ldr	r3, [r4]
   4a8ec:	ldr	r0, [sp]
   4a8f0:	cmp	r2, r3
   4a8f4:	bne	4a900 <_ZdlPv@@Base+0x18b0>
   4a8f8:	add	sp, sp, #12
   4a8fc:	pop	{r4, r5, r6, r7, pc}
   4a900:	bl	95d4 <__stack_chk_fail@plt>
   4a904:	nop	{0}
   4a908:	push	{r4, r5, r6, r7, r8, r9, sl, fp}
   4a90c:	ldrb	r3, [r0]
   4a910:	cmp	r3, #117	; 0x75
   4a914:	bne	4a9cc <_ZdlPv@@Base+0x197c>
   4a918:	add	sl, r0, #1
   4a91c:	movw	r4, #16672	; 0x4120
   4a920:	movw	r5, #16416	; 0x4020
   4a924:	movw	r7, #15904	; 0x3e20
   4a928:	movw	r6, #65535	; 0xffff
   4a92c:	movt	r4, #7
   4a930:	movt	r5, #7
   4a934:	movt	r7, #7
   4a938:	movt	r6, #16
   4a93c:	mov	r8, sl
   4a940:	mov	r1, r8
   4a944:	mov	ip, #0
   4a948:	ldrb	r9, [r1], #1
   4a94c:	mov	r3, r9
   4a950:	b	4a994 <_ZdlPv@@Base+0x1944>
   4a954:	ldrb	r0, [r5, r3]
   4a958:	cmp	r0, #0
   4a95c:	addne	ip, fp, ip, lsl #4
   4a960:	bne	4a974 <_ZdlPv@@Base+0x1924>
   4a964:	ldrb	r0, [r7, r3]
   4a968:	add	ip, r2, ip, lsl #4
   4a96c:	cmp	r0, #0
   4a970:	beq	4a9a8 <_ZdlPv@@Base+0x1958>
   4a974:	cmp	ip, r6
   4a978:	mov	r0, r1
   4a97c:	bgt	4a9cc <_ZdlPv@@Base+0x197c>
   4a980:	ldrb	r2, [r1], #1
   4a984:	cmp	r2, #0
   4a988:	cmpne	r2, #95	; 0x5f
   4a98c:	mov	r3, r2
   4a990:	beq	4a9b0 <_ZdlPv@@Base+0x1960>
   4a994:	ldrb	r0, [r4, r3]
   4a998:	sub	fp, r3, #48	; 0x30
   4a99c:	sub	r2, r3, #55	; 0x37
   4a9a0:	cmp	r0, #0
   4a9a4:	bne	4a954 <_ZdlPv@@Base+0x1904>
   4a9a8:	pop	{r4, r5, r6, r7, r8, r9, sl, fp}
   4a9ac:	bx	lr
   4a9b0:	sub	r3, ip, #55296	; 0xd800
   4a9b4:	cmp	r3, #2048	; 0x800
   4a9b8:	bcc	4a9cc <_ZdlPv@@Base+0x197c>
   4a9bc:	cmp	ip, #65536	; 0x10000
   4a9c0:	blt	4a9d8 <_ZdlPv@@Base+0x1988>
   4a9c4:	cmp	r9, #48	; 0x30
   4a9c8:	bne	4a9e4 <_ZdlPv@@Base+0x1994>
   4a9cc:	mov	r0, #0
   4a9d0:	pop	{r4, r5, r6, r7, r8, r9, sl, fp}
   4a9d4:	bx	lr
   4a9d8:	rsb	r8, r8, r0
   4a9dc:	cmp	r8, #4
   4a9e0:	bne	4a9cc <_ZdlPv@@Base+0x197c>
   4a9e4:	cmp	r2, #0
   4a9e8:	addne	r8, r0, #1
   4a9ec:	bne	4a940 <_ZdlPv@@Base+0x18f0>
   4a9f0:	mov	r0, sl
   4a9f4:	b	4a9a8 <_ZdlPv@@Base+0x1958>
   4a9f8:	ldr	r3, [r0, #4]
   4a9fc:	push	{r4, r5, r6, lr}
   4aa00:	cmp	r3, #0
   4aa04:	mov	r5, r0
   4aa08:	ldr	r3, [r0]
   4aa0c:	movne	r4, #0
   4aa10:	beq	4aa58 <_ZdlPv@@Base+0x1a08>
   4aa14:	ldr	r0, [r3, r4, lsl #3]
   4aa18:	lsl	r6, r4, #3
   4aa1c:	add	r2, r3, r6
   4aa20:	add	r4, r4, #1
   4aa24:	cmp	r0, #0
   4aa28:	beq	4aa38 <_ZdlPv@@Base+0x19e8>
   4aa2c:	bl	961c <_ZdaPv@plt>
   4aa30:	ldr	r3, [r5]
   4aa34:	add	r2, r3, r6
   4aa38:	ldr	r0, [r2, #4]
   4aa3c:	cmp	r0, #0
   4aa40:	beq	4aa4c <_ZdlPv@@Base+0x19fc>
   4aa44:	bl	961c <_ZdaPv@plt>
   4aa48:	ldr	r3, [r5]
   4aa4c:	ldr	r2, [r5, #4]
   4aa50:	cmp	r2, r4
   4aa54:	bhi	4aa14 <_ZdlPv@@Base+0x19c4>
   4aa58:	cmp	r3, #0
   4aa5c:	beq	4aa68 <_ZdlPv@@Base+0x1a18>
   4aa60:	mov	r0, r3
   4aa64:	bl	961c <_ZdaPv@plt>
   4aa68:	mov	r0, r5
   4aa6c:	pop	{r4, r5, r6, pc}
   4aa70:	mov	r2, #0
   4aa74:	str	r2, [r0]
   4aa78:	str	r2, [r0, #4]
   4aa7c:	bx	lr
   4aa80:	push	{r4, lr}
   4aa84:	mov	r4, r0
   4aa88:	mov	r3, #17
   4aa8c:	mov	r0, #136	; 0x88
   4aa90:	str	r3, [r4, #4]
   4aa94:	bl	958c <_Znaj@plt>
   4aa98:	mov	r2, #0
   4aa9c:	add	r3, r0, #8
   4aaa0:	add	ip, r0, #144	; 0x90
   4aaa4:	str	r2, [r3, #-8]
   4aaa8:	add	r3, r3, #8
   4aaac:	str	r2, [r3, #-12]
   4aab0:	cmp	r3, ip
   4aab4:	mov	r1, #0
   4aab8:	bne	4aaa4 <_ZdlPv@@Base+0x1a54>
   4aabc:	str	r0, [r4]
   4aac0:	mov	r0, r4
   4aac4:	str	r1, [r4, #8]
   4aac8:	pop	{r4, pc}
   4aacc:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   4aad0:	subs	r6, r1, #0
   4aad4:	sub	sp, sp, #12
   4aad8:	mov	r8, r0
   4aadc:	str	r2, [sp]
   4aae0:	beq	4acf0 <_ZdlPv@@Base+0x1ca0>
   4aae4:	mov	r0, r6
   4aae8:	bl	492c0 <_ZdlPv@@Base+0x270>
   4aaec:	ldr	r7, [r8, #4]
   4aaf0:	mov	r1, r7
   4aaf4:	str	r0, [sp, #4]
   4aaf8:	bl	95a4 <__aeabi_uidivmod@plt>
   4aafc:	ldr	r9, [r8]
   4ab00:	mov	r4, r1
   4ab04:	b	4ab20 <_ZdlPv@@Base+0x1ad0>
   4ab08:	bl	96d0 <strcmp@plt>
   4ab0c:	cmp	r0, #0
   4ab10:	beq	4ab98 <_ZdlPv@@Base+0x1b48>
   4ab14:	cmp	r4, #0
   4ab18:	sub	r4, r4, #1
   4ab1c:	subeq	r4, r7, #1
   4ab20:	ldr	r5, [r9, r4, lsl #3]
   4ab24:	lsl	sl, r4, #3
   4ab28:	mov	r1, r6
   4ab2c:	add	fp, r9, sl
   4ab30:	cmp	r5, #0
   4ab34:	mov	r0, r5
   4ab38:	bne	4ab08 <_ZdlPv@@Base+0x1ab8>
   4ab3c:	ldr	r3, [sp]
   4ab40:	cmp	r3, #0
   4ab44:	beq	4ad04 <_ZdlPv@@Base+0x1cb4>
   4ab48:	ldr	r1, [r8, #8]
   4ab4c:	cmp	r7, r1, lsl #2
   4ab50:	bls	4abc8 <_ZdlPv@@Base+0x1b78>
   4ab54:	mov	r0, r6
   4ab58:	bl	94d8 <strlen@plt>
   4ab5c:	add	r0, r0, #1
   4ab60:	bl	958c <_Znaj@plt>
   4ab64:	mov	r1, r6
   4ab68:	bl	9538 <strcpy@plt>
   4ab6c:	ldr	r1, [r8]
   4ab70:	ldr	r4, [r8, #8]
   4ab74:	add	ip, r1, sl
   4ab78:	add	r3, r4, #1
   4ab7c:	mov	r2, r0
   4ab80:	str	r2, [r1, sl]
   4ab84:	ldr	r2, [sp]
   4ab88:	str	r2, [ip, #4]
   4ab8c:	str	r3, [r8, #8]
   4ab90:	add	sp, sp, #12
   4ab94:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   4ab98:	ldr	r0, [fp, #4]
   4ab9c:	cmp	r0, #0
   4aba0:	beq	4abb4 <_ZdlPv@@Base+0x1b64>
   4aba4:	bl	961c <_ZdaPv@plt>
   4aba8:	ldr	r2, [r8]
   4abac:	add	fp, r2, sl
   4abb0:	ldr	r5, [r2, sl]
   4abb4:	ldr	r2, [sp]
   4abb8:	mov	r0, r5
   4abbc:	str	r2, [fp, #4]
   4abc0:	add	sp, sp, #12
   4abc4:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   4abc8:	mov	r0, r7
   4abcc:	bl	4930c <_ZdlPv@@Base+0x2bc>
   4abd0:	cmp	r0, #266338304	; 0xfe00000
   4abd4:	mov	r4, r0
   4abd8:	str	r0, [r8, #4]
   4abdc:	lslls	r0, r0, #3
   4abe0:	mvnhi	r0, #0
   4abe4:	bl	958c <_Znaj@plt>
   4abe8:	cmp	r4, #0
   4abec:	movne	r1, #0
   4abf0:	addne	r3, r0, #8
   4abf4:	movne	ip, r1
   4abf8:	beq	4ac14 <_ZdlPv@@Base+0x1bc4>
   4abfc:	add	r1, r1, #1
   4ac00:	str	ip, [r3, #-8]
   4ac04:	cmp	r1, r4
   4ac08:	str	ip, [r3, #-4]
   4ac0c:	add	r3, r3, #8
   4ac10:	bne	4abfc <_ZdlPv@@Base+0x1bac>
   4ac14:	cmp	r7, #0
   4ac18:	str	r0, [r8]
   4ac1c:	moveq	r4, r0
   4ac20:	beq	4aca4 <_ZdlPv@@Base+0x1c54>
   4ac24:	mov	r4, #0
   4ac28:	mov	fp, r4
   4ac2c:	ldr	r0, [r9, r4]
   4ac30:	cmp	r0, #0
   4ac34:	beq	4ac90 <_ZdlPv@@Base+0x1c40>
   4ac38:	add	sl, r9, r4
   4ac3c:	ldr	r3, [sl, #4]
   4ac40:	cmp	r3, #0
   4ac44:	beq	4ace8 <_ZdlPv@@Base+0x1c98>
   4ac48:	bl	492c0 <_ZdlPv@@Base+0x270>
   4ac4c:	ldr	r5, [r8, #4]
   4ac50:	mov	r1, r5
   4ac54:	bl	95a4 <__aeabi_uidivmod@plt>
   4ac58:	mov	r3, r1
   4ac5c:	ldr	r1, [r8]
   4ac60:	b	4ac70 <_ZdlPv@@Base+0x1c20>
   4ac64:	cmp	r3, #0
   4ac68:	sub	r3, r3, #1
   4ac6c:	subeq	r3, r5, #1
   4ac70:	ldr	r0, [r1, r3, lsl #3]
   4ac74:	add	lr, r1, r3, lsl #3
   4ac78:	cmp	r0, #0
   4ac7c:	bne	4ac64 <_ZdlPv@@Base+0x1c14>
   4ac80:	ldr	r3, [r9, r4]
   4ac84:	str	r3, [lr]
   4ac88:	ldr	r3, [sl, #4]
   4ac8c:	str	r3, [lr, #4]
   4ac90:	add	fp, fp, #1
   4ac94:	add	r4, r4, #8
   4ac98:	cmp	fp, r7
   4ac9c:	bne	4ac2c <_ZdlPv@@Base+0x1bdc>
   4aca0:	ldr	r4, [r8]
   4aca4:	ldr	r5, [r8, #4]
   4aca8:	ldr	r0, [sp, #4]
   4acac:	mov	r1, r5
   4acb0:	bl	95a4 <__aeabi_uidivmod@plt>
   4acb4:	b	4acc4 <_ZdlPv@@Base+0x1c74>
   4acb8:	cmp	r1, #0
   4acbc:	sub	r1, r1, #1
   4acc0:	subeq	r1, r5, #1
   4acc4:	ldr	r0, [r4, r1, lsl #3]
   4acc8:	lsl	sl, r1, #3
   4accc:	cmp	r0, #0
   4acd0:	bne	4acb8 <_ZdlPv@@Base+0x1c68>
   4acd4:	cmp	r9, #0
   4acd8:	beq	4ab54 <_ZdlPv@@Base+0x1b04>
   4acdc:	mov	r0, r9
   4ace0:	bl	961c <_ZdaPv@plt>
   4ace4:	b	4ab54 <_ZdlPv@@Base+0x1b04>
   4ace8:	bl	961c <_ZdaPv@plt>
   4acec:	b	4ac90 <_ZdlPv@@Base+0x1c40>
   4acf0:	movw	r1, #17056	; 0x42a0
   4acf4:	mov	r0, #32
   4acf8:	movt	r1, #5
   4acfc:	bl	430dc <fputs@plt+0x399dc>
   4ad00:	b	4aae4 <_ZdlPv@@Base+0x1a94>
   4ad04:	ldr	r0, [sp]
   4ad08:	b	4ab90 <_ZdlPv@@Base+0x1b40>
   4ad0c:	push	{r4, r5, r6, r7, r8, lr}
   4ad10:	subs	r6, r1, #0
   4ad14:	mov	r5, r0
   4ad18:	beq	4ad78 <_ZdlPv@@Base+0x1d28>
   4ad1c:	mov	r0, r6
   4ad20:	bl	492c0 <_ZdlPv@@Base+0x270>
   4ad24:	ldr	r8, [r5, #4]
   4ad28:	mov	r1, r8
   4ad2c:	bl	95a4 <__aeabi_uidivmod@plt>
   4ad30:	ldr	r5, [r5]
   4ad34:	mov	r4, r1
   4ad38:	b	4ad54 <_ZdlPv@@Base+0x1d04>
   4ad3c:	bl	96d0 <strcmp@plt>
   4ad40:	cmp	r0, #0
   4ad44:	beq	4ad70 <_ZdlPv@@Base+0x1d20>
   4ad48:	cmp	r4, #0
   4ad4c:	sub	r4, r4, #1
   4ad50:	subeq	r4, r8, #1
   4ad54:	ldr	r3, [r5, r4, lsl #3]
   4ad58:	mov	r1, r6
   4ad5c:	add	r7, r5, r4, lsl #3
   4ad60:	cmp	r3, #0
   4ad64:	mov	r0, r3
   4ad68:	bne	4ad3c <_ZdlPv@@Base+0x1cec>
   4ad6c:	pop	{r4, r5, r6, r7, r8, pc}
   4ad70:	ldr	r0, [r7, #4]
   4ad74:	pop	{r4, r5, r6, r7, r8, pc}
   4ad78:	movw	r1, #17056	; 0x42a0
   4ad7c:	mov	r0, #32
   4ad80:	movt	r1, #5
   4ad84:	bl	430dc <fputs@plt+0x399dc>
   4ad88:	b	4ad1c <_ZdlPv@@Base+0x1ccc>
   4ad8c:	push	{r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
   4ad90:	mov	fp, r1
   4ad94:	ldr	r6, [r1]
   4ad98:	mov	sl, r0
   4ad9c:	cmp	r6, #0
   4ada0:	beq	4ae0c <_ZdlPv@@Base+0x1dbc>
   4ada4:	mov	r0, r6
   4ada8:	bl	492c0 <_ZdlPv@@Base+0x270>
   4adac:	ldr	r9, [sl, #4]
   4adb0:	mov	r1, r9
   4adb4:	bl	95a4 <__aeabi_uidivmod@plt>
   4adb8:	ldr	r7, [sl]
   4adbc:	mov	r4, r1
   4adc0:	b	4addc <_ZdlPv@@Base+0x1d8c>
   4adc4:	bl	96d0 <strcmp@plt>
   4adc8:	cmp	r0, #0
   4adcc:	beq	4adf8 <_ZdlPv@@Base+0x1da8>
   4add0:	cmp	r4, #0
   4add4:	sub	r4, r4, #1
   4add8:	subeq	r4, r9, #1
   4addc:	ldr	r5, [r7, r4, lsl #3]
   4ade0:	mov	r1, r6
   4ade4:	lsl	r8, r4, #3
   4ade8:	cmp	r5, #0
   4adec:	mov	r0, r5
   4adf0:	bne	4adc4 <_ZdlPv@@Base+0x1d74>
   4adf4:	pop	{r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
   4adf8:	str	r5, [fp]
   4adfc:	ldr	r3, [sl]
   4ae00:	add	r8, r3, r8
   4ae04:	ldr	r0, [r8, #4]
   4ae08:	pop	{r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
   4ae0c:	movw	r1, #17056	; 0x42a0
   4ae10:	mov	r0, #32
   4ae14:	movt	r1, #5
   4ae18:	bl	430dc <fputs@plt+0x399dc>
   4ae1c:	b	4ada4 <_ZdlPv@@Base+0x1d54>
   4ae20:	mov	r2, #0
   4ae24:	stm	r0, {r1, r2}
   4ae28:	bx	lr
   4ae2c:	ldr	ip, [r0]
   4ae30:	push	{r4, r5, r6, r7}
   4ae34:	ldr	r3, [r0, #4]
   4ae38:	ldm	ip, {r6, r7}
   4ae3c:	cmp	r7, r3
   4ae40:	bls	4ae84 <_ZdlPv@@Base+0x1e34>
   4ae44:	ldr	r5, [r6, r3, lsl #3]
   4ae48:	add	r6, r6, r3, lsl #3
   4ae4c:	cmp	r5, #0
   4ae50:	moveq	ip, r6
   4ae54:	beq	4ae6c <_ZdlPv@@Base+0x1e1c>
   4ae58:	b	4ae94 <_ZdlPv@@Base+0x1e44>
   4ae5c:	ldr	r5, [ip, #8]
   4ae60:	mov	ip, r4
   4ae64:	cmp	r5, #0
   4ae68:	bne	4ae94 <_ZdlPv@@Base+0x1e44>
   4ae6c:	add	r3, r3, #1
   4ae70:	add	r4, ip, #8
   4ae74:	cmp	r7, r3
   4ae78:	mov	r6, r4
   4ae7c:	bhi	4ae5c <_ZdlPv@@Base+0x1e0c>
   4ae80:	str	r3, [r0, #4]
   4ae84:	mov	r1, #0
   4ae88:	mov	r0, r1
   4ae8c:	pop	{r4, r5, r6, r7}
   4ae90:	bx	lr
   4ae94:	str	r5, [r1]
   4ae98:	mov	r1, #1
   4ae9c:	ldr	ip, [r6, #4]
   4aea0:	add	r3, r3, #1
   4aea4:	pop	{r4, r5, r6, r7}
   4aea8:	str	ip, [r2]
   4aeac:	str	r3, [r0, #4]
   4aeb0:	mov	r0, r1
   4aeb4:	bx	lr
   4aeb8:	push	{r4, r5, r6, lr}
   4aebc:	movw	r5, #49300	; 0xc094
   4aec0:	movt	r5, #6
   4aec4:	mov	r6, r0
   4aec8:	mov	r4, #0
   4aecc:	mov	r0, #4
   4aed0:	bl	958c <_Znaj@plt>
   4aed4:	add	ip, r5, r4
   4aed8:	ldr	r1, [r5, r4]
   4aedc:	add	r4, r4, #8
   4aee0:	ldr	ip, [ip, #4]
   4aee4:	mov	r3, r0
   4aee8:	mov	r2, r0
   4aeec:	str	ip, [r3]
   4aef0:	movw	r0, #20028	; 0x4e3c
   4aef4:	movt	r0, #7
   4aef8:	bl	4aacc <_ZdlPv@@Base+0x1a7c>
   4aefc:	cmp	r4, #3152	; 0xc50
   4af00:	bne	4aecc <_ZdlPv@@Base+0x1e7c>
   4af04:	mov	r0, r6
   4af08:	pop	{r4, r5, r6, pc}
   4af0c:	mov	r1, r0
   4af10:	movw	r0, #20028	; 0x4e3c
   4af14:	push	{r3, lr}
   4af18:	movt	r0, #7
   4af1c:	bl	4ad0c <_ZdlPv@@Base+0x1cbc>
   4af20:	cmp	r0, #0
   4af24:	ldrne	r0, [r0]
   4af28:	pop	{r3, pc}
   4af2c:	ldr	r3, [r0, #4]
   4af30:	push	{r4, r5, r6, lr}
   4af34:	cmp	r3, #0
   4af38:	mov	r5, r0
   4af3c:	ldr	r3, [r0]
   4af40:	movne	r4, #0
   4af44:	beq	4af8c <_ZdlPv@@Base+0x1f3c>
   4af48:	ldr	r0, [r3, r4, lsl #3]
   4af4c:	lsl	r6, r4, #3
   4af50:	add	r2, r3, r6
   4af54:	add	r4, r4, #1
   4af58:	cmp	r0, #0
   4af5c:	beq	4af6c <_ZdlPv@@Base+0x1f1c>
   4af60:	bl	961c <_ZdaPv@plt>
   4af64:	ldr	r3, [r5]
   4af68:	add	r2, r3, r6
   4af6c:	ldr	r0, [r2, #4]
   4af70:	cmp	r0, #0
   4af74:	beq	4af80 <_ZdlPv@@Base+0x1f30>
   4af78:	bl	961c <_ZdaPv@plt>
   4af7c:	ldr	r3, [r5]
   4af80:	ldr	r2, [r5, #4]
   4af84:	cmp	r2, r4
   4af88:	bhi	4af48 <_ZdlPv@@Base+0x1ef8>
   4af8c:	cmp	r3, #0
   4af90:	beq	4af9c <_ZdlPv@@Base+0x1f4c>
   4af94:	mov	r0, r3
   4af98:	bl	961c <_ZdaPv@plt>
   4af9c:	mov	r0, r5
   4afa0:	pop	{r4, r5, r6, pc}
   4afa4:	mov	r2, #0
   4afa8:	str	r2, [r0]
   4afac:	str	r2, [r0, #4]
   4afb0:	bx	lr
   4afb4:	push	{r4, lr}
   4afb8:	mov	r4, r0
   4afbc:	mov	r3, #17
   4afc0:	mov	r0, #136	; 0x88
   4afc4:	str	r3, [r4, #4]
   4afc8:	bl	958c <_Znaj@plt>
   4afcc:	mov	r2, #0
   4afd0:	add	r3, r0, #8
   4afd4:	add	ip, r0, #144	; 0x90
   4afd8:	str	r2, [r3, #-8]
   4afdc:	add	r3, r3, #8
   4afe0:	str	r2, [r3, #-12]
   4afe4:	cmp	r3, ip
   4afe8:	mov	r1, #0
   4afec:	bne	4afd8 <_ZdlPv@@Base+0x1f88>
   4aff0:	str	r0, [r4]
   4aff4:	mov	r0, r4
   4aff8:	str	r1, [r4, #8]
   4affc:	pop	{r4, pc}
   4b000:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   4b004:	subs	r6, r1, #0
   4b008:	sub	sp, sp, #12
   4b00c:	mov	r8, r0
   4b010:	str	r2, [sp]
   4b014:	beq	4b224 <_ZdlPv@@Base+0x21d4>
   4b018:	mov	r0, r6
   4b01c:	bl	492c0 <_ZdlPv@@Base+0x270>
   4b020:	ldr	r7, [r8, #4]
   4b024:	mov	r1, r7
   4b028:	str	r0, [sp, #4]
   4b02c:	bl	95a4 <__aeabi_uidivmod@plt>
   4b030:	ldr	r9, [r8]
   4b034:	mov	r4, r1
   4b038:	b	4b054 <_ZdlPv@@Base+0x2004>
   4b03c:	bl	96d0 <strcmp@plt>
   4b040:	cmp	r0, #0
   4b044:	beq	4b0cc <_ZdlPv@@Base+0x207c>
   4b048:	cmp	r4, #0
   4b04c:	sub	r4, r4, #1
   4b050:	subeq	r4, r7, #1
   4b054:	ldr	r5, [r9, r4, lsl #3]
   4b058:	lsl	sl, r4, #3
   4b05c:	mov	r1, r6
   4b060:	add	fp, r9, sl
   4b064:	cmp	r5, #0
   4b068:	mov	r0, r5
   4b06c:	bne	4b03c <_ZdlPv@@Base+0x1fec>
   4b070:	ldr	r3, [sp]
   4b074:	cmp	r3, #0
   4b078:	beq	4b238 <_ZdlPv@@Base+0x21e8>
   4b07c:	ldr	r1, [r8, #8]
   4b080:	cmp	r7, r1, lsl #2
   4b084:	bls	4b0fc <_ZdlPv@@Base+0x20ac>
   4b088:	mov	r0, r6
   4b08c:	bl	94d8 <strlen@plt>
   4b090:	add	r0, r0, #1
   4b094:	bl	958c <_Znaj@plt>
   4b098:	mov	r1, r6
   4b09c:	bl	9538 <strcpy@plt>
   4b0a0:	ldr	r1, [r8]
   4b0a4:	ldr	r4, [r8, #8]
   4b0a8:	add	ip, r1, sl
   4b0ac:	add	r3, r4, #1
   4b0b0:	mov	r2, r0
   4b0b4:	str	r2, [r1, sl]
   4b0b8:	ldr	r2, [sp]
   4b0bc:	str	r2, [ip, #4]
   4b0c0:	str	r3, [r8, #8]
   4b0c4:	add	sp, sp, #12
   4b0c8:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   4b0cc:	ldr	r0, [fp, #4]
   4b0d0:	cmp	r0, #0
   4b0d4:	beq	4b0e8 <_ZdlPv@@Base+0x2098>
   4b0d8:	bl	961c <_ZdaPv@plt>
   4b0dc:	ldr	r2, [r8]
   4b0e0:	add	fp, r2, sl
   4b0e4:	ldr	r5, [r2, sl]
   4b0e8:	ldr	r2, [sp]
   4b0ec:	mov	r0, r5
   4b0f0:	str	r2, [fp, #4]
   4b0f4:	add	sp, sp, #12
   4b0f8:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   4b0fc:	mov	r0, r7
   4b100:	bl	4930c <_ZdlPv@@Base+0x2bc>
   4b104:	cmp	r0, #266338304	; 0xfe00000
   4b108:	mov	r4, r0
   4b10c:	str	r0, [r8, #4]
   4b110:	lslls	r0, r0, #3
   4b114:	mvnhi	r0, #0
   4b118:	bl	958c <_Znaj@plt>
   4b11c:	cmp	r4, #0
   4b120:	movne	r1, #0
   4b124:	addne	r3, r0, #8
   4b128:	movne	ip, r1
   4b12c:	beq	4b148 <_ZdlPv@@Base+0x20f8>
   4b130:	add	r1, r1, #1
   4b134:	str	ip, [r3, #-8]
   4b138:	cmp	r1, r4
   4b13c:	str	ip, [r3, #-4]
   4b140:	add	r3, r3, #8
   4b144:	bne	4b130 <_ZdlPv@@Base+0x20e0>
   4b148:	cmp	r7, #0
   4b14c:	str	r0, [r8]
   4b150:	moveq	r4, r0
   4b154:	beq	4b1d8 <_ZdlPv@@Base+0x2188>
   4b158:	mov	r4, #0
   4b15c:	mov	fp, r4
   4b160:	ldr	r0, [r9, r4]
   4b164:	cmp	r0, #0
   4b168:	beq	4b1c4 <_ZdlPv@@Base+0x2174>
   4b16c:	add	sl, r9, r4
   4b170:	ldr	r3, [sl, #4]
   4b174:	cmp	r3, #0
   4b178:	beq	4b21c <_ZdlPv@@Base+0x21cc>
   4b17c:	bl	492c0 <_ZdlPv@@Base+0x270>
   4b180:	ldr	r5, [r8, #4]
   4b184:	mov	r1, r5
   4b188:	bl	95a4 <__aeabi_uidivmod@plt>
   4b18c:	mov	r3, r1
   4b190:	ldr	r1, [r8]
   4b194:	b	4b1a4 <_ZdlPv@@Base+0x2154>
   4b198:	cmp	r3, #0
   4b19c:	sub	r3, r3, #1
   4b1a0:	subeq	r3, r5, #1
   4b1a4:	ldr	r0, [r1, r3, lsl #3]
   4b1a8:	add	lr, r1, r3, lsl #3
   4b1ac:	cmp	r0, #0
   4b1b0:	bne	4b198 <_ZdlPv@@Base+0x2148>
   4b1b4:	ldr	r3, [r9, r4]
   4b1b8:	str	r3, [lr]
   4b1bc:	ldr	r3, [sl, #4]
   4b1c0:	str	r3, [lr, #4]
   4b1c4:	add	fp, fp, #1
   4b1c8:	add	r4, r4, #8
   4b1cc:	cmp	fp, r7
   4b1d0:	bne	4b160 <_ZdlPv@@Base+0x2110>
   4b1d4:	ldr	r4, [r8]
   4b1d8:	ldr	r5, [r8, #4]
   4b1dc:	ldr	r0, [sp, #4]
   4b1e0:	mov	r1, r5
   4b1e4:	bl	95a4 <__aeabi_uidivmod@plt>
   4b1e8:	b	4b1f8 <_ZdlPv@@Base+0x21a8>
   4b1ec:	cmp	r1, #0
   4b1f0:	sub	r1, r1, #1
   4b1f4:	subeq	r1, r5, #1
   4b1f8:	ldr	r0, [r4, r1, lsl #3]
   4b1fc:	lsl	sl, r1, #3
   4b200:	cmp	r0, #0
   4b204:	bne	4b1ec <_ZdlPv@@Base+0x219c>
   4b208:	cmp	r9, #0
   4b20c:	beq	4b088 <_ZdlPv@@Base+0x2038>
   4b210:	mov	r0, r9
   4b214:	bl	961c <_ZdaPv@plt>
   4b218:	b	4b088 <_ZdlPv@@Base+0x2038>
   4b21c:	bl	961c <_ZdaPv@plt>
   4b220:	b	4b1c4 <_ZdlPv@@Base+0x2174>
   4b224:	movw	r1, #17852	; 0x45bc
   4b228:	mov	r0, #36	; 0x24
   4b22c:	movt	r1, #5
   4b230:	bl	430dc <fputs@plt+0x399dc>
   4b234:	b	4b018 <_ZdlPv@@Base+0x1fc8>
   4b238:	ldr	r0, [sp]
   4b23c:	b	4b0c4 <_ZdlPv@@Base+0x2074>
   4b240:	push	{r4, r5, r6, r7, r8, lr}
   4b244:	subs	r6, r1, #0
   4b248:	mov	r5, r0
   4b24c:	beq	4b2ac <_ZdlPv@@Base+0x225c>
   4b250:	mov	r0, r6
   4b254:	bl	492c0 <_ZdlPv@@Base+0x270>
   4b258:	ldr	r8, [r5, #4]
   4b25c:	mov	r1, r8
   4b260:	bl	95a4 <__aeabi_uidivmod@plt>
   4b264:	ldr	r5, [r5]
   4b268:	mov	r4, r1
   4b26c:	b	4b288 <_ZdlPv@@Base+0x2238>
   4b270:	bl	96d0 <strcmp@plt>
   4b274:	cmp	r0, #0
   4b278:	beq	4b2a4 <_ZdlPv@@Base+0x2254>
   4b27c:	cmp	r4, #0
   4b280:	sub	r4, r4, #1
   4b284:	subeq	r4, r8, #1
   4b288:	ldr	r3, [r5, r4, lsl #3]
   4b28c:	mov	r1, r6
   4b290:	add	r7, r5, r4, lsl #3
   4b294:	cmp	r3, #0
   4b298:	mov	r0, r3
   4b29c:	bne	4b270 <_ZdlPv@@Base+0x2220>
   4b2a0:	pop	{r4, r5, r6, r7, r8, pc}
   4b2a4:	ldr	r0, [r7, #4]
   4b2a8:	pop	{r4, r5, r6, r7, r8, pc}
   4b2ac:	movw	r1, #17852	; 0x45bc
   4b2b0:	mov	r0, #36	; 0x24
   4b2b4:	movt	r1, #5
   4b2b8:	bl	430dc <fputs@plt+0x399dc>
   4b2bc:	b	4b250 <_ZdlPv@@Base+0x2200>
   4b2c0:	push	{r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
   4b2c4:	mov	fp, r1
   4b2c8:	ldr	r6, [r1]
   4b2cc:	mov	sl, r0
   4b2d0:	cmp	r6, #0
   4b2d4:	beq	4b340 <_ZdlPv@@Base+0x22f0>
   4b2d8:	mov	r0, r6
   4b2dc:	bl	492c0 <_ZdlPv@@Base+0x270>
   4b2e0:	ldr	r9, [sl, #4]
   4b2e4:	mov	r1, r9
   4b2e8:	bl	95a4 <__aeabi_uidivmod@plt>
   4b2ec:	ldr	r7, [sl]
   4b2f0:	mov	r4, r1
   4b2f4:	b	4b310 <_ZdlPv@@Base+0x22c0>
   4b2f8:	bl	96d0 <strcmp@plt>
   4b2fc:	cmp	r0, #0
   4b300:	beq	4b32c <_ZdlPv@@Base+0x22dc>
   4b304:	cmp	r4, #0
   4b308:	sub	r4, r4, #1
   4b30c:	subeq	r4, r9, #1
   4b310:	ldr	r5, [r7, r4, lsl #3]
   4b314:	mov	r1, r6
   4b318:	lsl	r8, r4, #3
   4b31c:	cmp	r5, #0
   4b320:	mov	r0, r5
   4b324:	bne	4b2f8 <_ZdlPv@@Base+0x22a8>
   4b328:	pop	{r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
   4b32c:	str	r5, [fp]
   4b330:	ldr	r3, [sl]
   4b334:	add	r8, r3, r8
   4b338:	ldr	r0, [r8, #4]
   4b33c:	pop	{r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
   4b340:	movw	r1, #17852	; 0x45bc
   4b344:	mov	r0, #36	; 0x24
   4b348:	movt	r1, #5
   4b34c:	bl	430dc <fputs@plt+0x399dc>
   4b350:	b	4b2d8 <_ZdlPv@@Base+0x2288>
   4b354:	mov	r2, #0
   4b358:	stm	r0, {r1, r2}
   4b35c:	bx	lr
   4b360:	ldr	ip, [r0]
   4b364:	push	{r4, r5, r6, r7}
   4b368:	ldr	r3, [r0, #4]
   4b36c:	ldm	ip, {r6, r7}
   4b370:	cmp	r7, r3
   4b374:	bls	4b3b8 <_ZdlPv@@Base+0x2368>
   4b378:	ldr	r5, [r6, r3, lsl #3]
   4b37c:	add	r6, r6, r3, lsl #3
   4b380:	cmp	r5, #0
   4b384:	moveq	ip, r6
   4b388:	beq	4b3a0 <_ZdlPv@@Base+0x2350>
   4b38c:	b	4b3c8 <_ZdlPv@@Base+0x2378>
   4b390:	ldr	r5, [ip, #8]
   4b394:	mov	ip, r4
   4b398:	cmp	r5, #0
   4b39c:	bne	4b3c8 <_ZdlPv@@Base+0x2378>
   4b3a0:	add	r3, r3, #1
   4b3a4:	add	r4, ip, #8
   4b3a8:	cmp	r7, r3
   4b3ac:	mov	r6, r4
   4b3b0:	bhi	4b390 <_ZdlPv@@Base+0x2340>
   4b3b4:	str	r3, [r0, #4]
   4b3b8:	mov	r1, #0
   4b3bc:	mov	r0, r1
   4b3c0:	pop	{r4, r5, r6, r7}
   4b3c4:	bx	lr
   4b3c8:	str	r5, [r1]
   4b3cc:	mov	r1, #1
   4b3d0:	ldr	ip, [r6, #4]
   4b3d4:	add	r3, r3, #1
   4b3d8:	pop	{r4, r5, r6, r7}
   4b3dc:	str	ip, [r2]
   4b3e0:	str	r3, [r0, #4]
   4b3e4:	mov	r0, r1
   4b3e8:	bx	lr
   4b3ec:	push	{r4, r5, r6, lr}
   4b3f0:	movw	r5, #52452	; 0xcce4
   4b3f4:	movt	r5, #6
   4b3f8:	mov	r6, r0
   4b3fc:	mov	r4, #0
   4b400:	mov	r0, #4
   4b404:	bl	958c <_Znaj@plt>
   4b408:	add	ip, r5, r4
   4b40c:	ldr	r1, [r5, r4]
   4b410:	add	r4, r4, #8
   4b414:	ldr	ip, [ip, #4]
   4b418:	mov	r3, r0
   4b41c:	mov	r2, r0
   4b420:	str	ip, [r3]
   4b424:	movw	r0, #20044	; 0x4e4c
   4b428:	movt	r0, #7
   4b42c:	bl	4b000 <_ZdlPv@@Base+0x1fb0>
   4b430:	cmp	r4, #16256	; 0x3f80
   4b434:	bne	4b400 <_ZdlPv@@Base+0x23b0>
   4b438:	mov	r0, r6
   4b43c:	pop	{r4, r5, r6, pc}
   4b440:	mov	r1, r0
   4b444:	movw	r0, #20044	; 0x4e4c
   4b448:	push	{r3, lr}
   4b44c:	movt	r0, #7
   4b450:	bl	4b240 <_ZdlPv@@Base+0x21f0>
   4b454:	cmp	r0, #0
   4b458:	ldrne	r0, [r0]
   4b45c:	pop	{r3, pc}
   4b460:	push	{r3, r4, r5, r6, r7, r8, r9, lr}
   4b464:	mov	r7, r0
   4b468:	ldr	r6, [pc, #76]	; 4b4bc <_ZdlPv@@Base+0x246c>
   4b46c:	mov	r8, r1
   4b470:	ldr	r5, [pc, #72]	; 4b4c0 <_ZdlPv@@Base+0x2470>
   4b474:	mov	r9, r2
   4b478:	add	r6, pc, r6
   4b47c:	bl	932c <qsort@plt-0x20>
   4b480:	add	r5, pc, r5
   4b484:	rsb	r6, r5, r6
   4b488:	asrs	r6, r6, #2
   4b48c:	popeq	{r3, r4, r5, r6, r7, r8, r9, pc}
   4b490:	sub	r5, r5, #4
   4b494:	mov	r4, #0
   4b498:	add	r4, r4, #1
   4b49c:	ldr	r3, [r5, #4]!
   4b4a0:	mov	r0, r7
   4b4a4:	mov	r1, r8
   4b4a8:	mov	r2, r9
   4b4ac:	blx	r3
   4b4b0:	cmp	r4, r6
   4b4b4:	bne	4b498 <_ZdlPv@@Base+0x2448>
   4b4b8:	pop	{r3, r4, r5, r6, r7, r8, r9, pc}
   4b4bc:	andeq	pc, r1, r0, ror sl	; <UNPREDICTABLE>
   4b4c0:	andeq	pc, r1, ip, lsl #20
   4b4c4:	bx	lr

Disassembly of section .fini:

0004b4c8 <.fini>:
   4b4c8:	push	{r3, lr}
   4b4cc:	pop	{r3, pc}
