-- Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- --------------------------------------------------------------------------------
-- Tool Version: Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
-- Date        : Tue Dec  6 19:17:37 2022
-- Host        : DESKTOP-CTM6DMJ running 64-bit major release  (build 9200)
-- Command     : write_vhdl -force -mode funcsim -rename_top decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix -prefix
--               decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ design_1_clefia_0_0_sim_netlist.vhdl
-- Design      : design_1_clefia_0_0
-- Purpose     : This VHDL netlist is a functional simulation representation of the design and should not be modified or
--               synthesized. This netlist cannot be used for SDF annotated simulation.
-- Device      : xc7z020clg400-1
-- --------------------------------------------------------------------------------
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_ClefiaDecrypt_1_fin_RAM_AUTO_1R1W is
  port (
    DOADO : out STD_LOGIC_VECTOR ( 7 downto 0 );
    DOBDO : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ram_reg_0 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_clk : in STD_LOGIC;
    ram_reg_1 : in STD_LOGIC;
    fin_ce0 : in STD_LOGIC;
    ADDRARDADDR : in STD_LOGIC_VECTOR ( 2 downto 0 );
    ADDRBWRADDR : in STD_LOGIC_VECTOR ( 3 downto 0 );
    ram_reg_2 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    DIBDI : in STD_LOGIC_VECTOR ( 7 downto 0 );
    WEA : in STD_LOGIC_VECTOR ( 0 to 0 );
    WEBWE : in STD_LOGIC_VECTOR ( 0 to 0 );
    reg_315_reg : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_ClefiaDecrypt_1_fin_RAM_AUTO_1R1W;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_ClefiaDecrypt_1_fin_RAM_AUTO_1R1W is
  signal \^doado\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_ram_reg_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 8 );
  signal NLW_ram_reg_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 8 );
  signal NLW_ram_reg_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram_reg_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ram_reg : label is "p0_d8";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of ram_reg : label is "p0_d8";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of ram_reg : label is "{SYNTH-6 {cell *THIS*}} {SYNTH-7 {cell *THIS*}}";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of ram_reg : label is 128;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of ram_reg : label is "inst/grp_ClefiaDecrypt_1_fu_212/fin_U/ram_reg";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of ram_reg : label is "RAM_TDP";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of ram_reg : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of ram_reg : label is 1023;
  attribute ram_offset : integer;
  attribute ram_offset of ram_reg : label is 1008;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of ram_reg : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of ram_reg : label is 7;
begin
  DOADO(7 downto 0) <= \^doado\(7 downto 0);
ram_reg: unisim.vcomponents.RAMB18E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      INIT_A => X"00000",
      INIT_B => X"00000",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 18,
      READ_WIDTH_B => 18,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"00000",
      SRVAL_B => X"00000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "READ_FIRST",
      WRITE_WIDTH_A => 18,
      WRITE_WIDTH_B => 18
    )
        port map (
      ADDRARDADDR(13 downto 8) => B"111111",
      ADDRARDADDR(7 downto 5) => ADDRARDADDR(2 downto 0),
      ADDRARDADDR(4 downto 0) => B"01111",
      ADDRBWRADDR(13 downto 8) => B"111111",
      ADDRBWRADDR(7 downto 4) => ADDRBWRADDR(3 downto 0),
      ADDRBWRADDR(3 downto 0) => B"1111",
      CLKARDCLK => ap_clk,
      CLKBWRCLK => ap_clk,
      DIADI(15 downto 8) => B"00000000",
      DIADI(7 downto 0) => ram_reg_2(7 downto 0),
      DIBDI(15 downto 8) => B"00000000",
      DIBDI(7 downto 0) => DIBDI(7 downto 0),
      DIPADIP(1 downto 0) => B"00",
      DIPBDIP(1 downto 0) => B"00",
      DOADO(15 downto 8) => NLW_ram_reg_DOADO_UNCONNECTED(15 downto 8),
      DOADO(7 downto 0) => \^doado\(7 downto 0),
      DOBDO(15 downto 8) => NLW_ram_reg_DOBDO_UNCONNECTED(15 downto 8),
      DOBDO(7 downto 0) => DOBDO(7 downto 0),
      DOPADOP(1 downto 0) => NLW_ram_reg_DOPADOP_UNCONNECTED(1 downto 0),
      DOPBDOP(1 downto 0) => NLW_ram_reg_DOPBDOP_UNCONNECTED(1 downto 0),
      ENARDEN => ram_reg_1,
      ENBWREN => fin_ce0,
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      WEA(1) => WEA(0),
      WEA(0) => WEA(0),
      WEBWE(3 downto 2) => B"00",
      WEBWE(1) => WEBWE(0),
      WEBWE(0) => WEBWE(0)
    );
\reg_311_reg_i_10__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^doado\(2),
      I1 => reg_315_reg(2),
      O => ram_reg_0(2)
    );
\reg_311_reg_i_11__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^doado\(1),
      I1 => reg_315_reg(1),
      O => ram_reg_0(1)
    );
\reg_311_reg_i_12__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^doado\(0),
      I1 => reg_315_reg(0),
      O => ram_reg_0(0)
    );
\reg_311_reg_i_5__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^doado\(7),
      I1 => reg_315_reg(7),
      O => ram_reg_0(7)
    );
\reg_311_reg_i_6__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^doado\(6),
      I1 => reg_315_reg(6),
      O => ram_reg_0(6)
    );
\reg_311_reg_i_7__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^doado\(5),
      I1 => reg_315_reg(5),
      O => ram_reg_0(5)
    );
\reg_311_reg_i_8__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^doado\(4),
      I1 => reg_315_reg(4),
      O => ram_reg_0(4)
    );
\reg_311_reg_i_9__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^doado\(3),
      I1 => reg_315_reg(3),
      O => ram_reg_0(3)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_ClefiaDecrypt_1_fin_RAM_AUTO_1R1W_50 is
  port (
    ram_reg_0 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    rout_d0 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ram_reg_1 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_clk : in STD_LOGIC;
    fout_ce1 : in STD_LOGIC;
    fout_ce0 : in STD_LOGIC;
    ADDRARDADDR : in STD_LOGIC_VECTOR ( 2 downto 0 );
    ADDRBWRADDR : in STD_LOGIC_VECTOR ( 3 downto 0 );
    DIADI : in STD_LOGIC_VECTOR ( 7 downto 0 );
    DIBDI : in STD_LOGIC_VECTOR ( 7 downto 0 );
    WEA : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    ram_reg_2 : in STD_LOGIC;
    q0 : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_ClefiaDecrypt_1_fin_RAM_AUTO_1R1W_50 : entity is "clefia_ClefiaDecrypt_1_fin_RAM_AUTO_1R1W";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_ClefiaDecrypt_1_fin_RAM_AUTO_1R1W_50;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_ClefiaDecrypt_1_fin_RAM_AUTO_1R1W_50 is
  signal \^rout_d0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_ram_reg_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 8 );
  signal NLW_ram_reg_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 8 );
  signal NLW_ram_reg_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram_reg_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ram_reg : label is "p0_d8";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of ram_reg : label is "p0_d8";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of ram_reg : label is "{SYNTH-6 {cell *THIS*}} {SYNTH-7 {cell *THIS*}}";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of ram_reg : label is 128;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of ram_reg : label is "inst/grp_ClefiaDecrypt_1_fu_212/fout_U/ram_reg";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of ram_reg : label is "RAM_TDP";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of ram_reg : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of ram_reg : label is 1023;
  attribute ram_offset : integer;
  attribute ram_offset of ram_reg : label is 1008;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of ram_reg : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of ram_reg : label is 7;
begin
  rout_d0(7 downto 0) <= \^rout_d0\(7 downto 0);
ram_reg: unisim.vcomponents.RAMB18E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      INIT_A => X"00000",
      INIT_B => X"00000",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 18,
      READ_WIDTH_B => 18,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"00000",
      SRVAL_B => X"00000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "READ_FIRST",
      WRITE_WIDTH_A => 18,
      WRITE_WIDTH_B => 18
    )
        port map (
      ADDRARDADDR(13 downto 8) => B"111111",
      ADDRARDADDR(7 downto 5) => ADDRARDADDR(2 downto 0),
      ADDRARDADDR(4 downto 0) => B"01111",
      ADDRBWRADDR(13 downto 8) => B"111111",
      ADDRBWRADDR(7 downto 4) => ADDRBWRADDR(3 downto 0),
      ADDRBWRADDR(3 downto 0) => B"1111",
      CLKARDCLK => ap_clk,
      CLKBWRCLK => ap_clk,
      DIADI(15 downto 8) => B"00000000",
      DIADI(7 downto 0) => DIADI(7 downto 0),
      DIBDI(15 downto 8) => B"00000000",
      DIBDI(7 downto 0) => DIBDI(7 downto 0),
      DIPADIP(1 downto 0) => B"00",
      DIPBDIP(1 downto 0) => B"00",
      DOADO(15 downto 8) => NLW_ram_reg_DOADO_UNCONNECTED(15 downto 8),
      DOADO(7 downto 0) => ram_reg_0(7 downto 0),
      DOBDO(15 downto 8) => NLW_ram_reg_DOBDO_UNCONNECTED(15 downto 8),
      DOBDO(7 downto 0) => \^rout_d0\(7 downto 0),
      DOPADOP(1 downto 0) => NLW_ram_reg_DOPADOP_UNCONNECTED(1 downto 0),
      DOPBDOP(1 downto 0) => NLW_ram_reg_DOPBDOP_UNCONNECTED(1 downto 0),
      ENARDEN => fout_ce1,
      ENBWREN => fout_ce0,
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      WEA(1) => WEA(0),
      WEA(0) => WEA(0),
      WEBWE(3 downto 2) => B"00",
      WEBWE(1) => WEA(0),
      WEBWE(0) => WEA(0)
    );
\ram_reg_i_10__11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \^rout_d0\(7),
      I1 => Q(0),
      I2 => ram_reg_2,
      I3 => q0(7),
      O => ram_reg_1(7)
    );
\ram_reg_i_11__11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \^rout_d0\(6),
      I1 => Q(0),
      I2 => ram_reg_2,
      I3 => q0(6),
      O => ram_reg_1(6)
    );
\ram_reg_i_12__11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \^rout_d0\(5),
      I1 => Q(0),
      I2 => ram_reg_2,
      I3 => q0(5),
      O => ram_reg_1(5)
    );
\ram_reg_i_13__11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \^rout_d0\(4),
      I1 => Q(0),
      I2 => ram_reg_2,
      I3 => q0(4),
      O => ram_reg_1(4)
    );
\ram_reg_i_14__11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \^rout_d0\(3),
      I1 => Q(0),
      I2 => ram_reg_2,
      I3 => q0(3),
      O => ram_reg_1(3)
    );
\ram_reg_i_15__11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \^rout_d0\(2),
      I1 => Q(0),
      I2 => ram_reg_2,
      I3 => q0(2),
      O => ram_reg_1(2)
    );
\ram_reg_i_16__11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \^rout_d0\(1),
      I1 => Q(0),
      I2 => ram_reg_2,
      I3 => q0(1),
      O => ram_reg_1(1)
    );
\ram_reg_i_17__11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \^rout_d0\(0),
      I1 => Q(0),
      I2 => ram_reg_2,
      I3 => q0(0),
      O => ram_reg_1(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_ClefiaDecrypt_1_rin_RAM_AUTO_1R1W is
  port (
    Q : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \q0_reg[7]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    d0 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    p_0_in : in STD_LOGIC;
    rin_address0 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rin_address1 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \q1_reg[7]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[7]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_ClefiaDecrypt_1_rin_RAM_AUTO_1R1W;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_ClefiaDecrypt_1_rin_RAM_AUTO_1R1W is
  signal \q00__0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal q10 : STD_LOGIC_VECTOR ( 7 downto 0 );
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of ram_reg_0_15_0_0 : label is 128;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of ram_reg_0_15_0_0 : label is "rin_U/ram_reg";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of ram_reg_0_15_0_0 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_0_0 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP : string;
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_15_0_0 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of ram_reg_0_15_0_0 : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of ram_reg_0_15_0_0 : label is 15;
  attribute ram_offset : integer;
  attribute ram_offset of ram_reg_0_15_0_0 : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of ram_reg_0_15_0_0 : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of ram_reg_0_15_0_0 : label is 0;
  attribute RTL_RAM_BITS of ram_reg_0_15_1_1 : label is 128;
  attribute RTL_RAM_NAME of ram_reg_0_15_1_1 : label is "rin_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_15_1_1 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_1_1 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_15_1_1 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of ram_reg_0_15_1_1 : label is 0;
  attribute ram_addr_end of ram_reg_0_15_1_1 : label is 15;
  attribute ram_offset of ram_reg_0_15_1_1 : label is 0;
  attribute ram_slice_begin of ram_reg_0_15_1_1 : label is 1;
  attribute ram_slice_end of ram_reg_0_15_1_1 : label is 1;
  attribute RTL_RAM_BITS of ram_reg_0_15_2_2 : label is 128;
  attribute RTL_RAM_NAME of ram_reg_0_15_2_2 : label is "rin_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_15_2_2 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_2_2 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_15_2_2 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of ram_reg_0_15_2_2 : label is 0;
  attribute ram_addr_end of ram_reg_0_15_2_2 : label is 15;
  attribute ram_offset of ram_reg_0_15_2_2 : label is 0;
  attribute ram_slice_begin of ram_reg_0_15_2_2 : label is 2;
  attribute ram_slice_end of ram_reg_0_15_2_2 : label is 2;
  attribute RTL_RAM_BITS of ram_reg_0_15_3_3 : label is 128;
  attribute RTL_RAM_NAME of ram_reg_0_15_3_3 : label is "rin_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_15_3_3 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_3_3 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_15_3_3 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of ram_reg_0_15_3_3 : label is 0;
  attribute ram_addr_end of ram_reg_0_15_3_3 : label is 15;
  attribute ram_offset of ram_reg_0_15_3_3 : label is 0;
  attribute ram_slice_begin of ram_reg_0_15_3_3 : label is 3;
  attribute ram_slice_end of ram_reg_0_15_3_3 : label is 3;
  attribute RTL_RAM_BITS of ram_reg_0_15_4_4 : label is 128;
  attribute RTL_RAM_NAME of ram_reg_0_15_4_4 : label is "rin_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_15_4_4 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_4_4 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_15_4_4 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of ram_reg_0_15_4_4 : label is 0;
  attribute ram_addr_end of ram_reg_0_15_4_4 : label is 15;
  attribute ram_offset of ram_reg_0_15_4_4 : label is 0;
  attribute ram_slice_begin of ram_reg_0_15_4_4 : label is 4;
  attribute ram_slice_end of ram_reg_0_15_4_4 : label is 4;
  attribute RTL_RAM_BITS of ram_reg_0_15_5_5 : label is 128;
  attribute RTL_RAM_NAME of ram_reg_0_15_5_5 : label is "rin_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_15_5_5 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_5_5 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_15_5_5 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of ram_reg_0_15_5_5 : label is 0;
  attribute ram_addr_end of ram_reg_0_15_5_5 : label is 15;
  attribute ram_offset of ram_reg_0_15_5_5 : label is 0;
  attribute ram_slice_begin of ram_reg_0_15_5_5 : label is 5;
  attribute ram_slice_end of ram_reg_0_15_5_5 : label is 5;
  attribute RTL_RAM_BITS of ram_reg_0_15_6_6 : label is 128;
  attribute RTL_RAM_NAME of ram_reg_0_15_6_6 : label is "rin_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_15_6_6 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_6_6 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_15_6_6 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of ram_reg_0_15_6_6 : label is 0;
  attribute ram_addr_end of ram_reg_0_15_6_6 : label is 15;
  attribute ram_offset of ram_reg_0_15_6_6 : label is 0;
  attribute ram_slice_begin of ram_reg_0_15_6_6 : label is 6;
  attribute ram_slice_end of ram_reg_0_15_6_6 : label is 6;
  attribute RTL_RAM_BITS of ram_reg_0_15_7_7 : label is 128;
  attribute RTL_RAM_NAME of ram_reg_0_15_7_7 : label is "rin_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_15_7_7 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_7_7 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_15_7_7 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of ram_reg_0_15_7_7 : label is 0;
  attribute ram_addr_end of ram_reg_0_15_7_7 : label is 15;
  attribute ram_offset of ram_reg_0_15_7_7 : label is 0;
  attribute ram_slice_begin of ram_reg_0_15_7_7 : label is 7;
  attribute ram_slice_end of ram_reg_0_15_7_7 : label is 7;
begin
\q0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \q0_reg[7]_1\(0),
      D => \q00__0\(0),
      Q => \q0_reg[7]_0\(0),
      R => '0'
    );
\q0_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \q0_reg[7]_1\(0),
      D => \q00__0\(1),
      Q => \q0_reg[7]_0\(1),
      R => '0'
    );
\q0_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \q0_reg[7]_1\(0),
      D => \q00__0\(2),
      Q => \q0_reg[7]_0\(2),
      R => '0'
    );
\q0_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \q0_reg[7]_1\(0),
      D => \q00__0\(3),
      Q => \q0_reg[7]_0\(3),
      R => '0'
    );
\q0_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \q0_reg[7]_1\(0),
      D => \q00__0\(4),
      Q => \q0_reg[7]_0\(4),
      R => '0'
    );
\q0_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \q0_reg[7]_1\(0),
      D => \q00__0\(5),
      Q => \q0_reg[7]_0\(5),
      R => '0'
    );
\q0_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \q0_reg[7]_1\(0),
      D => \q00__0\(6),
      Q => \q0_reg[7]_0\(6),
      R => '0'
    );
\q0_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \q0_reg[7]_1\(0),
      D => \q00__0\(7),
      Q => \q0_reg[7]_0\(7),
      R => '0'
    );
\q1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => q10(0),
      Q => Q(0),
      R => '0'
    );
\q1_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => q10(1),
      Q => Q(1),
      R => '0'
    );
\q1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => q10(2),
      Q => Q(2),
      R => '0'
    );
\q1_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => q10(3),
      Q => Q(3),
      R => '0'
    );
\q1_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => q10(4),
      Q => Q(4),
      R => '0'
    );
\q1_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => q10(5),
      Q => Q(5),
      R => '0'
    );
\q1_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => q10(6),
      Q => Q(6),
      R => '0'
    );
\q1_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => q10(7),
      Q => Q(7),
      R => '0'
    );
ram_reg_0_15_0_0: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => rin_address0(0),
      A1 => rin_address0(1),
      A2 => rin_address0(2),
      A3 => rin_address0(3),
      A4 => '0',
      D => d0(0),
      DPO => q10(0),
      DPRA0 => rin_address1(0),
      DPRA1 => rin_address1(1),
      DPRA2 => '1',
      DPRA3 => \q1_reg[7]_0\(0),
      DPRA4 => '0',
      SPO => \q00__0\(0),
      WCLK => ap_clk,
      WE => p_0_in
    );
ram_reg_0_15_1_1: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => rin_address0(0),
      A1 => rin_address0(1),
      A2 => rin_address0(2),
      A3 => rin_address0(3),
      A4 => '0',
      D => d0(1),
      DPO => q10(1),
      DPRA0 => rin_address1(0),
      DPRA1 => rin_address1(1),
      DPRA2 => '1',
      DPRA3 => \q1_reg[7]_0\(0),
      DPRA4 => '0',
      SPO => \q00__0\(1),
      WCLK => ap_clk,
      WE => p_0_in
    );
ram_reg_0_15_2_2: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => rin_address0(0),
      A1 => rin_address0(1),
      A2 => rin_address0(2),
      A3 => rin_address0(3),
      A4 => '0',
      D => d0(2),
      DPO => q10(2),
      DPRA0 => rin_address1(0),
      DPRA1 => rin_address1(1),
      DPRA2 => '1',
      DPRA3 => \q1_reg[7]_0\(0),
      DPRA4 => '0',
      SPO => \q00__0\(2),
      WCLK => ap_clk,
      WE => p_0_in
    );
ram_reg_0_15_3_3: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => rin_address0(0),
      A1 => rin_address0(1),
      A2 => rin_address0(2),
      A3 => rin_address0(3),
      A4 => '0',
      D => d0(3),
      DPO => q10(3),
      DPRA0 => rin_address1(0),
      DPRA1 => rin_address1(1),
      DPRA2 => '1',
      DPRA3 => \q1_reg[7]_0\(0),
      DPRA4 => '0',
      SPO => \q00__0\(3),
      WCLK => ap_clk,
      WE => p_0_in
    );
ram_reg_0_15_4_4: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => rin_address0(0),
      A1 => rin_address0(1),
      A2 => rin_address0(2),
      A3 => rin_address0(3),
      A4 => '0',
      D => d0(4),
      DPO => q10(4),
      DPRA0 => rin_address1(0),
      DPRA1 => rin_address1(1),
      DPRA2 => '1',
      DPRA3 => \q1_reg[7]_0\(0),
      DPRA4 => '0',
      SPO => \q00__0\(4),
      WCLK => ap_clk,
      WE => p_0_in
    );
ram_reg_0_15_5_5: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => rin_address0(0),
      A1 => rin_address0(1),
      A2 => rin_address0(2),
      A3 => rin_address0(3),
      A4 => '0',
      D => d0(5),
      DPO => q10(5),
      DPRA0 => rin_address1(0),
      DPRA1 => rin_address1(1),
      DPRA2 => '1',
      DPRA3 => \q1_reg[7]_0\(0),
      DPRA4 => '0',
      SPO => \q00__0\(5),
      WCLK => ap_clk,
      WE => p_0_in
    );
ram_reg_0_15_6_6: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => rin_address0(0),
      A1 => rin_address0(1),
      A2 => rin_address0(2),
      A3 => rin_address0(3),
      A4 => '0',
      D => d0(6),
      DPO => q10(6),
      DPRA0 => rin_address1(0),
      DPRA1 => rin_address1(1),
      DPRA2 => '1',
      DPRA3 => \q1_reg[7]_0\(0),
      DPRA4 => '0',
      SPO => \q00__0\(6),
      WCLK => ap_clk,
      WE => p_0_in
    );
ram_reg_0_15_7_7: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => rin_address0(0),
      A1 => rin_address0(1),
      A2 => rin_address0(2),
      A3 => rin_address0(3),
      A4 => '0',
      D => d0(7),
      DPO => q10(7),
      DPRA0 => rin_address1(0),
      DPRA1 => rin_address1(1),
      DPRA2 => '1',
      DPRA3 => \q1_reg[7]_0\(0),
      DPRA4 => '0',
      SPO => \q00__0\(7),
      WCLK => ap_clk,
      WE => p_0_in
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_ClefiaDecrypt_1_rout_RAM_AUTO_1R1W is
  port (
    \q0_reg[7]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    mem_reg : in STD_LOGIC_VECTOR ( 7 downto 0 );
    Clefia_dec_q0 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    rout_d0 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \p_0_in__0\ : in STD_LOGIC;
    rout_address0 : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_ClefiaDecrypt_1_rout_RAM_AUTO_1R1W;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_ClefiaDecrypt_1_rout_RAM_AUTO_1R1W is
  signal q00 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal rout_q0 : STD_LOGIC_VECTOR ( 7 downto 0 );
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of ram_reg_0_15_0_0 : label is 128;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of ram_reg_0_15_0_0 : label is "rout_U/ram_reg";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of ram_reg_0_15_0_0 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_0_0 : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP : string;
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_15_0_0 : label is "GND:A4";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of ram_reg_0_15_0_0 : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of ram_reg_0_15_0_0 : label is 15;
  attribute ram_offset : integer;
  attribute ram_offset of ram_reg_0_15_0_0 : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of ram_reg_0_15_0_0 : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of ram_reg_0_15_0_0 : label is 0;
  attribute RTL_RAM_BITS of ram_reg_0_15_1_1 : label is 128;
  attribute RTL_RAM_NAME of ram_reg_0_15_1_1 : label is "rout_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_15_1_1 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_1_1 : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_15_1_1 : label is "GND:A4";
  attribute ram_addr_begin of ram_reg_0_15_1_1 : label is 0;
  attribute ram_addr_end of ram_reg_0_15_1_1 : label is 15;
  attribute ram_offset of ram_reg_0_15_1_1 : label is 0;
  attribute ram_slice_begin of ram_reg_0_15_1_1 : label is 1;
  attribute ram_slice_end of ram_reg_0_15_1_1 : label is 1;
  attribute RTL_RAM_BITS of ram_reg_0_15_2_2 : label is 128;
  attribute RTL_RAM_NAME of ram_reg_0_15_2_2 : label is "rout_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_15_2_2 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_2_2 : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_15_2_2 : label is "GND:A4";
  attribute ram_addr_begin of ram_reg_0_15_2_2 : label is 0;
  attribute ram_addr_end of ram_reg_0_15_2_2 : label is 15;
  attribute ram_offset of ram_reg_0_15_2_2 : label is 0;
  attribute ram_slice_begin of ram_reg_0_15_2_2 : label is 2;
  attribute ram_slice_end of ram_reg_0_15_2_2 : label is 2;
  attribute RTL_RAM_BITS of ram_reg_0_15_3_3 : label is 128;
  attribute RTL_RAM_NAME of ram_reg_0_15_3_3 : label is "rout_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_15_3_3 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_3_3 : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_15_3_3 : label is "GND:A4";
  attribute ram_addr_begin of ram_reg_0_15_3_3 : label is 0;
  attribute ram_addr_end of ram_reg_0_15_3_3 : label is 15;
  attribute ram_offset of ram_reg_0_15_3_3 : label is 0;
  attribute ram_slice_begin of ram_reg_0_15_3_3 : label is 3;
  attribute ram_slice_end of ram_reg_0_15_3_3 : label is 3;
  attribute RTL_RAM_BITS of ram_reg_0_15_4_4 : label is 128;
  attribute RTL_RAM_NAME of ram_reg_0_15_4_4 : label is "rout_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_15_4_4 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_4_4 : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_15_4_4 : label is "GND:A4";
  attribute ram_addr_begin of ram_reg_0_15_4_4 : label is 0;
  attribute ram_addr_end of ram_reg_0_15_4_4 : label is 15;
  attribute ram_offset of ram_reg_0_15_4_4 : label is 0;
  attribute ram_slice_begin of ram_reg_0_15_4_4 : label is 4;
  attribute ram_slice_end of ram_reg_0_15_4_4 : label is 4;
  attribute RTL_RAM_BITS of ram_reg_0_15_5_5 : label is 128;
  attribute RTL_RAM_NAME of ram_reg_0_15_5_5 : label is "rout_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_15_5_5 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_5_5 : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_15_5_5 : label is "GND:A4";
  attribute ram_addr_begin of ram_reg_0_15_5_5 : label is 0;
  attribute ram_addr_end of ram_reg_0_15_5_5 : label is 15;
  attribute ram_offset of ram_reg_0_15_5_5 : label is 0;
  attribute ram_slice_begin of ram_reg_0_15_5_5 : label is 5;
  attribute ram_slice_end of ram_reg_0_15_5_5 : label is 5;
  attribute RTL_RAM_BITS of ram_reg_0_15_6_6 : label is 128;
  attribute RTL_RAM_NAME of ram_reg_0_15_6_6 : label is "rout_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_15_6_6 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_6_6 : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_15_6_6 : label is "GND:A4";
  attribute ram_addr_begin of ram_reg_0_15_6_6 : label is 0;
  attribute ram_addr_end of ram_reg_0_15_6_6 : label is 15;
  attribute ram_offset of ram_reg_0_15_6_6 : label is 0;
  attribute ram_slice_begin of ram_reg_0_15_6_6 : label is 6;
  attribute ram_slice_end of ram_reg_0_15_6_6 : label is 6;
  attribute RTL_RAM_BITS of ram_reg_0_15_7_7 : label is 128;
  attribute RTL_RAM_NAME of ram_reg_0_15_7_7 : label is "rout_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_15_7_7 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_7_7 : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_15_7_7 : label is "GND:A4";
  attribute ram_addr_begin of ram_reg_0_15_7_7 : label is 0;
  attribute ram_addr_end of ram_reg_0_15_7_7 : label is 15;
  attribute ram_offset of ram_reg_0_15_7_7 : label is 0;
  attribute ram_slice_begin of ram_reg_0_15_7_7 : label is 7;
  attribute ram_slice_end of ram_reg_0_15_7_7 : label is 7;
begin
mem_reg_i_13: unisim.vcomponents.LUT5
    generic map(
      INIT => X"02FEFE02"
    )
        port map (
      I0 => rout_q0(7),
      I1 => Q(0),
      I2 => Q(1),
      I3 => mem_reg(7),
      I4 => Clefia_dec_q0(7),
      O => \q0_reg[7]_0\(7)
    );
mem_reg_i_14: unisim.vcomponents.LUT5
    generic map(
      INIT => X"02FEFE02"
    )
        port map (
      I0 => rout_q0(6),
      I1 => Q(0),
      I2 => Q(1),
      I3 => mem_reg(6),
      I4 => Clefia_dec_q0(6),
      O => \q0_reg[7]_0\(6)
    );
\mem_reg_i_15__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"02FEFE02"
    )
        port map (
      I0 => rout_q0(5),
      I1 => Q(0),
      I2 => Q(1),
      I3 => mem_reg(5),
      I4 => Clefia_dec_q0(5),
      O => \q0_reg[7]_0\(5)
    );
\mem_reg_i_16__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"02FEFE02"
    )
        port map (
      I0 => rout_q0(4),
      I1 => Q(0),
      I2 => Q(1),
      I3 => mem_reg(4),
      I4 => Clefia_dec_q0(4),
      O => \q0_reg[7]_0\(4)
    );
\mem_reg_i_17__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"02FEFE02"
    )
        port map (
      I0 => rout_q0(3),
      I1 => Q(0),
      I2 => Q(1),
      I3 => mem_reg(3),
      I4 => Clefia_dec_q0(3),
      O => \q0_reg[7]_0\(3)
    );
\mem_reg_i_18__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"02FEFE02"
    )
        port map (
      I0 => rout_q0(2),
      I1 => Q(0),
      I2 => Q(1),
      I3 => mem_reg(2),
      I4 => Clefia_dec_q0(2),
      O => \q0_reg[7]_0\(2)
    );
\mem_reg_i_19__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"02FEFE02"
    )
        port map (
      I0 => rout_q0(1),
      I1 => Q(0),
      I2 => Q(1),
      I3 => mem_reg(1),
      I4 => Clefia_dec_q0(1),
      O => \q0_reg[7]_0\(1)
    );
\mem_reg_i_20__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"02FEFE02"
    )
        port map (
      I0 => rout_q0(0),
      I1 => Q(0),
      I2 => Q(1),
      I3 => mem_reg(0),
      I4 => Clefia_dec_q0(0),
      O => \q0_reg[7]_0\(0)
    );
\q0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => q00(0),
      Q => rout_q0(0),
      R => '0'
    );
\q0_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => q00(1),
      Q => rout_q0(1),
      R => '0'
    );
\q0_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => q00(2),
      Q => rout_q0(2),
      R => '0'
    );
\q0_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => q00(3),
      Q => rout_q0(3),
      R => '0'
    );
\q0_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => q00(4),
      Q => rout_q0(4),
      R => '0'
    );
\q0_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => q00(5),
      Q => rout_q0(5),
      R => '0'
    );
\q0_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => q00(6),
      Q => rout_q0(6),
      R => '0'
    );
\q0_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => q00(7),
      Q => rout_q0(7),
      R => '0'
    );
ram_reg_0_15_0_0: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => rout_address0(0),
      A1 => rout_address0(1),
      A2 => rout_address0(2),
      A3 => rout_address0(3),
      A4 => '0',
      D => rout_d0(0),
      O => q00(0),
      WCLK => ap_clk,
      WE => \p_0_in__0\
    );
ram_reg_0_15_1_1: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => rout_address0(0),
      A1 => rout_address0(1),
      A2 => rout_address0(2),
      A3 => rout_address0(3),
      A4 => '0',
      D => rout_d0(1),
      O => q00(1),
      WCLK => ap_clk,
      WE => \p_0_in__0\
    );
ram_reg_0_15_2_2: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => rout_address0(0),
      A1 => rout_address0(1),
      A2 => rout_address0(2),
      A3 => rout_address0(3),
      A4 => '0',
      D => rout_d0(2),
      O => q00(2),
      WCLK => ap_clk,
      WE => \p_0_in__0\
    );
ram_reg_0_15_3_3: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => rout_address0(0),
      A1 => rout_address0(1),
      A2 => rout_address0(2),
      A3 => rout_address0(3),
      A4 => '0',
      D => rout_d0(3),
      O => q00(3),
      WCLK => ap_clk,
      WE => \p_0_in__0\
    );
ram_reg_0_15_4_4: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => rout_address0(0),
      A1 => rout_address0(1),
      A2 => rout_address0(2),
      A3 => rout_address0(3),
      A4 => '0',
      D => rout_d0(4),
      O => q00(4),
      WCLK => ap_clk,
      WE => \p_0_in__0\
    );
ram_reg_0_15_5_5: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => rout_address0(0),
      A1 => rout_address0(1),
      A2 => rout_address0(2),
      A3 => rout_address0(3),
      A4 => '0',
      D => rout_d0(5),
      O => q00(5),
      WCLK => ap_clk,
      WE => \p_0_in__0\
    );
ram_reg_0_15_6_6: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => rout_address0(0),
      A1 => rout_address0(1),
      A2 => rout_address0(2),
      A3 => rout_address0(3),
      A4 => '0',
      D => rout_d0(6),
      O => q00(6),
      WCLK => ap_clk,
      WE => \p_0_in__0\
    );
ram_reg_0_15_7_7: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => rout_address0(0),
      A1 => rout_address0(1),
      A2 => rout_address0(2),
      A3 => rout_address0(3),
      A4 => '0',
      D => rout_d0(7),
      O => q00(7),
      WCLK => ap_clk,
      WE => \p_0_in__0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_ClefiaDoubleSwap_1_t_RAM_AUTO_1R1W is
  port (
    \ap_CS_fsm_reg[5]\ : out STD_LOGIC;
    \ap_CS_fsm_reg[4]\ : out STD_LOGIC;
    \ap_CS_fsm_reg[6]\ : out STD_LOGIC;
    d0 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_clk : in STD_LOGIC;
    DIADI : in STD_LOGIC_VECTOR ( 5 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 8 downto 0 );
    q0 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    trunc_ln246_reg_861 : in STD_LOGIC;
    trunc_ln248_reg_881 : in STD_LOGIC;
    trunc_ln250_reg_896 : in STD_LOGIC;
    ram_reg_0 : in STD_LOGIC;
    ram_reg_1 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    ram_reg_2 : in STD_LOGIC;
    q1 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ram_reg_3 : in STD_LOGIC_VECTOR ( 6 downto 0 );
    ram_reg_4 : in STD_LOGIC_VECTOR ( 6 downto 0 );
    data0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    ram_reg_5 : in STD_LOGIC;
    ram_reg_6 : in STD_LOGIC_VECTOR ( 6 downto 0 );
    ram_reg_7 : in STD_LOGIC_VECTOR ( 6 downto 0 );
    \q1_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    DOBDO : in STD_LOGIC_VECTOR ( 7 downto 0 );
    trunc_ln252_reg_911 : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_ClefiaDoubleSwap_1_t_RAM_AUTO_1R1W;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_ClefiaDoubleSwap_1_t_RAM_AUTO_1R1W is
  signal \^ap_cs_fsm_reg[4]\ : STD_LOGIC;
  signal \^ap_cs_fsm_reg[5]\ : STD_LOGIC;
  signal \^ap_cs_fsm_reg[6]\ : STD_LOGIC;
  signal grp_ClefiaDoubleSwap_1_fu_157_lk_d0 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \ram_reg_i_10__1_n_0\ : STD_LOGIC;
  signal \ram_reg_i_17__0_n_0\ : STD_LOGIC;
  signal \ram_reg_i_18__0_n_0\ : STD_LOGIC;
  signal \ram_reg_i_19__0_n_0\ : STD_LOGIC;
  signal \ram_reg_i_20__1_n_0\ : STD_LOGIC;
  signal \ram_reg_i_21__1_n_0\ : STD_LOGIC;
  signal \ram_reg_i_22__1_n_0\ : STD_LOGIC;
  signal \ram_reg_i_23__1_n_0\ : STD_LOGIC;
  signal \ram_reg_i_24__1_n_0\ : STD_LOGIC;
  signal \ram_reg_i_25__1_n_0\ : STD_LOGIC;
  signal \ram_reg_i_27__1_n_0\ : STD_LOGIC;
  signal \ram_reg_i_29__1_n_0\ : STD_LOGIC;
  signal \ram_reg_i_30__10_n_0\ : STD_LOGIC;
  signal \ram_reg_i_32__1_n_0\ : STD_LOGIC;
  signal \ram_reg_i_3__0_n_0\ : STD_LOGIC;
  signal \ram_reg_i_40__10_n_0\ : STD_LOGIC;
  signal \ram_reg_i_41__1_n_0\ : STD_LOGIC;
  signal \ram_reg_i_42__0_n_0\ : STD_LOGIC;
  signal \ram_reg_i_43__1_n_0\ : STD_LOGIC;
  signal \ram_reg_i_44__1_n_0\ : STD_LOGIC;
  signal \ram_reg_i_45__1_n_0\ : STD_LOGIC;
  signal \ram_reg_i_46__1_n_0\ : STD_LOGIC;
  signal \ram_reg_i_47__1_n_0\ : STD_LOGIC;
  signal \ram_reg_i_48__1_n_0\ : STD_LOGIC;
  signal \ram_reg_i_49__1_n_0\ : STD_LOGIC;
  signal \ram_reg_i_4__1_n_0\ : STD_LOGIC;
  signal \ram_reg_i_50__1_n_0\ : STD_LOGIC;
  signal \ram_reg_i_51__1_n_0\ : STD_LOGIC;
  signal \ram_reg_i_52__1_n_0\ : STD_LOGIC;
  signal \ram_reg_i_53__0_n_0\ : STD_LOGIC;
  signal \ram_reg_i_54__1_n_0\ : STD_LOGIC;
  signal \ram_reg_i_55__1_n_0\ : STD_LOGIC;
  signal \ram_reg_i_56__8_n_0\ : STD_LOGIC;
  signal \ram_reg_i_58__1_n_0\ : STD_LOGIC;
  signal \ram_reg_i_5__1_n_0\ : STD_LOGIC;
  signal \ram_reg_i_6__1_n_0\ : STD_LOGIC;
  signal \ram_reg_i_7__1_n_0\ : STD_LOGIC;
  signal \ram_reg_i_8__11_n_0\ : STD_LOGIC;
  signal \ram_reg_i_9__1_n_0\ : STD_LOGIC;
  signal t_ce0 : STD_LOGIC;
  signal t_ce1 : STD_LOGIC;
  signal NLW_ram_reg_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 8 );
  signal NLW_ram_reg_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_ram_reg_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram_reg_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ram_reg : label is "p0_d8";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of ram_reg : label is "p0_d8";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of ram_reg : label is "{SYNTH-6 {cell *THIS*}} {SYNTH-7 {cell *THIS*}}";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of ram_reg : label is 128;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of ram_reg : label is "inst/grp_ClefiaKeySet256_fu_148/grp_ClefiaDoubleSwap_1_fu_157/t_U/ram_reg";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of ram_reg : label is "RAM_TDP";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of ram_reg : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of ram_reg : label is 1023;
  attribute ram_offset : integer;
  attribute ram_offset of ram_reg : label is 1008;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of ram_reg : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of ram_reg : label is 7;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \ram_reg_i_26__12\ : label is "soft_lutpair520";
  attribute SOFT_HLUTNM of \ram_reg_i_27__1\ : label is "soft_lutpair518";
  attribute SOFT_HLUTNM of \ram_reg_i_29__1\ : label is "soft_lutpair517";
  attribute SOFT_HLUTNM of \ram_reg_i_30__10\ : label is "soft_lutpair520";
  attribute SOFT_HLUTNM of \ram_reg_i_31__0\ : label is "soft_lutpair519";
  attribute SOFT_HLUTNM of \ram_reg_i_46__1\ : label is "soft_lutpair518";
  attribute SOFT_HLUTNM of \ram_reg_i_48__1\ : label is "soft_lutpair517";
  attribute SOFT_HLUTNM of \ram_reg_i_50__1\ : label is "soft_lutpair516";
  attribute SOFT_HLUTNM of \ram_reg_i_56__8\ : label is "soft_lutpair519";
  attribute SOFT_HLUTNM of \ram_reg_i_58__1\ : label is "soft_lutpair516";
begin
  \ap_CS_fsm_reg[4]\ <= \^ap_cs_fsm_reg[4]\;
  \ap_CS_fsm_reg[5]\ <= \^ap_cs_fsm_reg[5]\;
  \ap_CS_fsm_reg[6]\ <= \^ap_cs_fsm_reg[6]\;
\q1[7]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(2),
      I1 => Q(1),
      O => \^ap_cs_fsm_reg[4]\
    );
ram_reg: unisim.vcomponents.RAMB18E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      INIT_A => X"00000",
      INIT_B => X"00000",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 18,
      READ_WIDTH_B => 18,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"00000",
      SRVAL_B => X"00000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "NO_CHANGE",
      WRITE_WIDTH_A => 18,
      WRITE_WIDTH_B => 18
    )
        port map (
      ADDRARDADDR(13 downto 8) => B"111111",
      ADDRARDADDR(7) => \ram_reg_i_3__0_n_0\,
      ADDRARDADDR(6) => \ram_reg_i_4__1_n_0\,
      ADDRARDADDR(5) => \ram_reg_i_5__1_n_0\,
      ADDRARDADDR(4) => \ram_reg_i_6__1_n_0\,
      ADDRARDADDR(3 downto 0) => B"1111",
      ADDRBWRADDR(13 downto 8) => B"111111",
      ADDRBWRADDR(7) => \ram_reg_i_7__1_n_0\,
      ADDRBWRADDR(6) => \ram_reg_i_8__11_n_0\,
      ADDRBWRADDR(5) => \ram_reg_i_9__1_n_0\,
      ADDRBWRADDR(4 downto 0) => B"01111",
      CLKARDCLK => ap_clk,
      CLKBWRCLK => ap_clk,
      DIADI(15 downto 8) => B"00000000",
      DIADI(7) => \ram_reg_i_10__1_n_0\,
      DIADI(6 downto 1) => DIADI(5 downto 0),
      DIADI(0) => \ram_reg_i_17__0_n_0\,
      DIBDI(15 downto 8) => B"00000000",
      DIBDI(7) => \ram_reg_i_18__0_n_0\,
      DIBDI(6) => \ram_reg_i_19__0_n_0\,
      DIBDI(5) => \ram_reg_i_20__1_n_0\,
      DIBDI(4) => \ram_reg_i_21__1_n_0\,
      DIBDI(3) => \ram_reg_i_22__1_n_0\,
      DIBDI(2) => \ram_reg_i_23__1_n_0\,
      DIBDI(1) => \ram_reg_i_24__1_n_0\,
      DIBDI(0) => \ram_reg_i_25__1_n_0\,
      DIPADIP(1 downto 0) => B"00",
      DIPBDIP(1 downto 0) => B"00",
      DOADO(15 downto 8) => NLW_ram_reg_DOADO_UNCONNECTED(15 downto 8),
      DOADO(7 downto 0) => grp_ClefiaDoubleSwap_1_fu_157_lk_d0(7 downto 0),
      DOBDO(15 downto 0) => NLW_ram_reg_DOBDO_UNCONNECTED(15 downto 0),
      DOPADOP(1 downto 0) => NLW_ram_reg_DOPADOP_UNCONNECTED(1 downto 0),
      DOPBDOP(1 downto 0) => NLW_ram_reg_DOPBDOP_UNCONNECTED(1 downto 0),
      ENARDEN => t_ce0,
      ENBWREN => t_ce1,
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      WEA(1) => t_ce1,
      WEA(0) => t_ce1,
      WEBWE(3 downto 0) => B"0011"
    );
ram_reg_0_31_0_0_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => grp_ClefiaDoubleSwap_1_fu_157_lk_d0(0),
      I1 => \q1_reg[0]\(0),
      I2 => DOBDO(0),
      O => d0(0)
    );
ram_reg_0_31_1_1_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => grp_ClefiaDoubleSwap_1_fu_157_lk_d0(1),
      I1 => \q1_reg[0]\(0),
      I2 => DOBDO(1),
      O => d0(1)
    );
ram_reg_0_31_2_2_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => grp_ClefiaDoubleSwap_1_fu_157_lk_d0(2),
      I1 => \q1_reg[0]\(0),
      I2 => DOBDO(2),
      O => d0(2)
    );
ram_reg_0_31_3_3_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => grp_ClefiaDoubleSwap_1_fu_157_lk_d0(3),
      I1 => \q1_reg[0]\(0),
      I2 => DOBDO(3),
      O => d0(3)
    );
ram_reg_0_31_4_4_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => grp_ClefiaDoubleSwap_1_fu_157_lk_d0(4),
      I1 => \q1_reg[0]\(0),
      I2 => DOBDO(4),
      O => d0(4)
    );
ram_reg_0_31_5_5_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => grp_ClefiaDoubleSwap_1_fu_157_lk_d0(5),
      I1 => \q1_reg[0]\(0),
      I2 => DOBDO(5),
      O => d0(5)
    );
ram_reg_0_31_6_6_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => grp_ClefiaDoubleSwap_1_fu_157_lk_d0(6),
      I1 => \q1_reg[0]\(0),
      I2 => DOBDO(6),
      O => d0(6)
    );
ram_reg_0_31_7_7_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => grp_ClefiaDoubleSwap_1_fu_157_lk_d0(7),
      I1 => \q1_reg[0]\(0),
      I2 => DOBDO(7),
      O => d0(7)
    );
\ram_reg_i_10__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF808"
    )
        port map (
      I0 => q0(6),
      I1 => Q(6),
      I2 => Q(7),
      I3 => q1(6),
      I4 => \ram_reg_i_32__1_n_0\,
      O => \ram_reg_i_10__1_n_0\
    );
\ram_reg_i_17__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BBB88888"
    )
        port map (
      I0 => data0(0),
      I1 => Q(7),
      I2 => \^ap_cs_fsm_reg[6]\,
      I3 => q1(7),
      I4 => ram_reg_5,
      O => \ram_reg_i_17__0_n_0\
    );
\ram_reg_i_18__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AACFAACFAAC0AACF"
    )
        port map (
      I0 => ram_reg_3(6),
      I1 => ram_reg_4(6),
      I2 => Q(6),
      I3 => Q(7),
      I4 => \ram_reg_i_40__10_n_0\,
      I5 => \ram_reg_i_41__1_n_0\,
      O => \ram_reg_i_18__0_n_0\
    );
\ram_reg_i_19__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F88"
    )
        port map (
      I0 => ram_reg_3(5),
      I1 => Q(7),
      I2 => \ram_reg_i_42__0_n_0\,
      I3 => \ram_reg_i_43__1_n_0\,
      O => \ram_reg_i_19__0_n_0\
    );
\ram_reg_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFEFFFF"
    )
        port map (
      I0 => \^ap_cs_fsm_reg[5]\,
      I1 => Q(0),
      I2 => Q(4),
      I3 => Q(5),
      I4 => \ram_reg_i_27__1_n_0\,
      I5 => Q(8),
      O => t_ce0
    );
\ram_reg_i_20__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F88"
    )
        port map (
      I0 => ram_reg_3(4),
      I1 => Q(7),
      I2 => \ram_reg_i_44__1_n_0\,
      I3 => \ram_reg_i_45__1_n_0\,
      O => \ram_reg_i_20__1_n_0\
    );
\ram_reg_i_21__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8F8F8F8F8F8F8F88"
    )
        port map (
      I0 => ram_reg_3(3),
      I1 => Q(7),
      I2 => \ram_reg_i_46__1_n_0\,
      I3 => Q(6),
      I4 => Q(5),
      I5 => \ram_reg_i_47__1_n_0\,
      O => \ram_reg_i_21__1_n_0\
    );
\ram_reg_i_22__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8F8F8F8F8F8F8F88"
    )
        port map (
      I0 => ram_reg_3(2),
      I1 => Q(7),
      I2 => \ram_reg_i_48__1_n_0\,
      I3 => Q(6),
      I4 => Q(5),
      I5 => \ram_reg_i_49__1_n_0\,
      O => \ram_reg_i_22__1_n_0\
    );
\ram_reg_i_23__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8F8F8F8F8F8F8F88"
    )
        port map (
      I0 => ram_reg_3(1),
      I1 => Q(7),
      I2 => \ram_reg_i_50__1_n_0\,
      I3 => Q(6),
      I4 => Q(5),
      I5 => \ram_reg_i_51__1_n_0\,
      O => \ram_reg_i_23__1_n_0\
    );
\ram_reg_i_24__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF0110000F011"
    )
        port map (
      I0 => \ram_reg_i_52__1_n_0\,
      I1 => \ram_reg_i_53__0_n_0\,
      I2 => ram_reg_4(0),
      I3 => Q(6),
      I4 => Q(7),
      I5 => ram_reg_3(0),
      O => \ram_reg_i_24__1_n_0\
    );
\ram_reg_i_25__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCCCAA0FCCCCAA00"
    )
        port map (
      I0 => q0(7),
      I1 => q1(7),
      I2 => \ram_reg_i_54__1_n_0\,
      I3 => Q(6),
      I4 => Q(7),
      I5 => \ram_reg_i_55__1_n_0\,
      O => \ram_reg_i_25__1_n_0\
    );
\ram_reg_i_26__12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => Q(3),
      I1 => Q(1),
      I2 => Q(2),
      O => \^ap_cs_fsm_reg[5]\
    );
\ram_reg_i_27__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(7),
      I1 => Q(6),
      O => \ram_reg_i_27__1_n_0\
    );
\ram_reg_i_29__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => Q(5),
      I1 => Q(6),
      O => \ram_reg_i_29__1_n_0\
    );
\ram_reg_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \^ap_cs_fsm_reg[5]\,
      I1 => Q(0),
      I2 => Q(7),
      I3 => Q(6),
      I4 => Q(5),
      I5 => Q(4),
      O => t_ce1
    );
\ram_reg_i_30__10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"45"
    )
        port map (
      I0 => Q(3),
      I1 => Q(2),
      I2 => Q(1),
      O => \ram_reg_i_30__10_n_0\
    );
\ram_reg_i_31__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => Q(4),
      I1 => Q(5),
      I2 => Q(6),
      O => \^ap_cs_fsm_reg[6]\
    );
\ram_reg_i_32__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F0F0B0F000F080F"
    )
        port map (
      I0 => q1(0),
      I1 => \^ap_cs_fsm_reg[4]\,
      I2 => \ram_reg_i_56__8_n_0\,
      I3 => ram_reg_2,
      I4 => Q(3),
      I5 => q0(0),
      O => \ram_reg_i_32__1_n_0\
    );
\ram_reg_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBBBBBBBBBBBB8"
    )
        port map (
      I0 => ram_reg_1(3),
      I1 => Q(8),
      I2 => Q(4),
      I3 => Q(5),
      I4 => Q(6),
      I5 => Q(7),
      O => \ram_reg_i_3__0_n_0\
    );
\ram_reg_i_40__10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"010DF1FDFFFFFFFF"
    )
        port map (
      I0 => trunc_ln246_reg_861,
      I1 => Q(1),
      I2 => Q(2),
      I3 => trunc_ln248_reg_881,
      I4 => trunc_ln250_reg_896,
      I5 => ram_reg_0,
      O => \ram_reg_i_40__10_n_0\
    );
\ram_reg_i_41__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBB888B888B888"
    )
        port map (
      I0 => ram_reg_7(6),
      I1 => Q(5),
      I2 => ram_reg_6(6),
      I3 => Q(4),
      I4 => Q(3),
      I5 => trunc_ln252_reg_911,
      O => \ram_reg_i_41__1_n_0\
    );
\ram_reg_i_42__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF04F4"
    )
        port map (
      I0 => ram_reg_7(5),
      I1 => Q(5),
      I2 => Q(6),
      I3 => ram_reg_4(5),
      I4 => Q(7),
      O => \ram_reg_i_42__0_n_0\
    );
\ram_reg_i_43__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFB800B8"
    )
        port map (
      I0 => q0(7),
      I1 => \^ap_cs_fsm_reg[5]\,
      I2 => q1(7),
      I3 => Q(4),
      I4 => ram_reg_6(5),
      I5 => \ram_reg_i_58__1_n_0\,
      O => \ram_reg_i_43__1_n_0\
    );
\ram_reg_i_44__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF04F4"
    )
        port map (
      I0 => ram_reg_7(4),
      I1 => Q(5),
      I2 => Q(6),
      I3 => ram_reg_4(4),
      I4 => Q(7),
      O => \ram_reg_i_44__1_n_0\
    );
\ram_reg_i_45__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFB800B8"
    )
        port map (
      I0 => q0(6),
      I1 => \^ap_cs_fsm_reg[5]\,
      I2 => q1(6),
      I3 => Q(4),
      I4 => ram_reg_6(4),
      I5 => \ram_reg_i_58__1_n_0\,
      O => \ram_reg_i_45__1_n_0\
    );
\ram_reg_i_46__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF04F4"
    )
        port map (
      I0 => ram_reg_7(3),
      I1 => Q(5),
      I2 => Q(6),
      I3 => ram_reg_4(3),
      I4 => Q(7),
      O => \ram_reg_i_46__1_n_0\
    );
\ram_reg_i_47__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF0000BA8ABA8A"
    )
        port map (
      I0 => q0(5),
      I1 => Q(3),
      I2 => \^ap_cs_fsm_reg[4]\,
      I3 => q1(5),
      I4 => ram_reg_6(3),
      I5 => Q(4),
      O => \ram_reg_i_47__1_n_0\
    );
\ram_reg_i_48__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF04F4"
    )
        port map (
      I0 => ram_reg_7(2),
      I1 => Q(5),
      I2 => Q(6),
      I3 => ram_reg_4(2),
      I4 => Q(7),
      O => \ram_reg_i_48__1_n_0\
    );
\ram_reg_i_49__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF0000BA8ABA8A"
    )
        port map (
      I0 => q0(4),
      I1 => Q(3),
      I2 => \^ap_cs_fsm_reg[4]\,
      I3 => q1(4),
      I4 => ram_reg_6(2),
      I5 => Q(4),
      O => \ram_reg_i_49__1_n_0\
    );
\ram_reg_i_4__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBB88888BBBBBBBB"
    )
        port map (
      I0 => ram_reg_1(2),
      I1 => Q(8),
      I2 => Q(2),
      I3 => Q(3),
      I4 => ram_reg_2,
      I5 => \ram_reg_i_27__1_n_0\,
      O => \ram_reg_i_4__1_n_0\
    );
\ram_reg_i_50__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF04F4"
    )
        port map (
      I0 => ram_reg_7(1),
      I1 => Q(5),
      I2 => Q(6),
      I3 => ram_reg_4(1),
      I4 => Q(7),
      O => \ram_reg_i_50__1_n_0\
    );
\ram_reg_i_51__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF0000BA8ABA8A"
    )
        port map (
      I0 => q0(3),
      I1 => Q(3),
      I2 => \^ap_cs_fsm_reg[4]\,
      I3 => q1(3),
      I4 => ram_reg_6(1),
      I5 => Q(4),
      O => \ram_reg_i_51__1_n_0\
    );
\ram_reg_i_52__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00005530FFFF5530"
    )
        port map (
      I0 => ram_reg_6(0),
      I1 => q0(2),
      I2 => Q(3),
      I3 => Q(4),
      I4 => Q(5),
      I5 => ram_reg_7(0),
      O => \ram_reg_i_52__1_n_0\
    );
\ram_reg_i_53__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000101010001"
    )
        port map (
      I0 => Q(3),
      I1 => Q(5),
      I2 => Q(4),
      I3 => q0(2),
      I4 => \^ap_cs_fsm_reg[4]\,
      I5 => q1(2),
      O => \ram_reg_i_53__0_n_0\
    );
\ram_reg_i_54__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0002FFF2"
    )
        port map (
      I0 => Q(3),
      I1 => q0(1),
      I2 => Q(5),
      I3 => Q(4),
      I4 => q0(7),
      O => \ram_reg_i_54__1_n_0\
    );
\ram_reg_i_55__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFE2"
    )
        port map (
      I0 => q0(1),
      I1 => \^ap_cs_fsm_reg[4]\,
      I2 => q1(1),
      I3 => Q(3),
      I4 => Q(5),
      I5 => Q(4),
      O => \ram_reg_i_55__1_n_0\
    );
\ram_reg_i_56__8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFF0E"
    )
        port map (
      I0 => Q(5),
      I1 => Q(4),
      I2 => q0(6),
      I3 => Q(6),
      I4 => Q(7),
      O => \ram_reg_i_56__8_n_0\
    );
\ram_reg_i_58__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => Q(5),
      I1 => Q(6),
      O => \ram_reg_i_58__1_n_0\
    );
\ram_reg_i_5__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFACAFAFAFACAFAC"
    )
        port map (
      I0 => ram_reg_1(1),
      I1 => \ram_reg_i_29__1_n_0\,
      I2 => Q(8),
      I3 => Q(7),
      I4 => \ram_reg_i_30__10_n_0\,
      I5 => \^ap_cs_fsm_reg[6]\,
      O => \ram_reg_i_5__1_n_0\
    );
\ram_reg_i_6__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => ram_reg_1(0),
      I1 => Q(8),
      O => \ram_reg_i_6__1_n_0\
    );
\ram_reg_i_7__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => Q(4),
      I1 => Q(5),
      I2 => Q(6),
      I3 => Q(7),
      O => \ram_reg_i_7__1_n_0\
    );
\ram_reg_i_8__11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF000E"
    )
        port map (
      I0 => Q(2),
      I1 => Q(3),
      I2 => Q(5),
      I3 => Q(4),
      I4 => Q(6),
      I5 => Q(7),
      O => \ram_reg_i_8__11_n_0\
    );
\ram_reg_i_9__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF00F1"
    )
        port map (
      I0 => \ram_reg_i_30__10_n_0\,
      I1 => Q(4),
      I2 => Q(5),
      I3 => Q(6),
      I4 => Q(7),
      O => \ram_reg_i_9__1_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_ClefiaDoubleSwap_1_t_RAM_AUTO_1R1W_26 is
  port (
    \ap_CS_fsm_reg[5]\ : out STD_LOGIC;
    \ap_CS_fsm_reg[9]\ : out STD_LOGIC;
    \ap_CS_fsm_reg[4]\ : out STD_LOGIC;
    \ap_CS_fsm_reg[6]\ : out STD_LOGIC;
    d0 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_clk : in STD_LOGIC;
    DIADI : in STD_LOGIC_VECTOR ( 5 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 8 downto 0 );
    q0 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    trunc_ln246_reg_861 : in STD_LOGIC;
    trunc_ln248_reg_881 : in STD_LOGIC;
    trunc_ln250_reg_896 : in STD_LOGIC;
    ram_reg_0 : in STD_LOGIC;
    ram_reg_1 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    ram_reg_2 : in STD_LOGIC;
    q1 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ram_reg_3 : in STD_LOGIC_VECTOR ( 6 downto 0 );
    ram_reg_4 : in STD_LOGIC_VECTOR ( 6 downto 0 );
    data0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    ram_reg_5 : in STD_LOGIC;
    ram_reg_6 : in STD_LOGIC_VECTOR ( 6 downto 0 );
    ram_reg_7 : in STD_LOGIC_VECTOR ( 6 downto 0 );
    \q1_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    DOBDO : in STD_LOGIC_VECTOR ( 7 downto 0 );
    trunc_ln252_reg_911 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_ClefiaDoubleSwap_1_t_RAM_AUTO_1R1W_26 : entity is "clefia_ClefiaDoubleSwap_1_t_RAM_AUTO_1R1W";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_ClefiaDoubleSwap_1_t_RAM_AUTO_1R1W_26;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_ClefiaDoubleSwap_1_t_RAM_AUTO_1R1W_26 is
  signal \^ap_cs_fsm_reg[4]\ : STD_LOGIC;
  signal \^ap_cs_fsm_reg[5]\ : STD_LOGIC;
  signal \^ap_cs_fsm_reg[6]\ : STD_LOGIC;
  signal \^ap_cs_fsm_reg[9]\ : STD_LOGIC;
  signal grp_ClefiaDoubleSwap_1_fu_157_lk_d0 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \ram_reg_i_10__4_n_0\ : STD_LOGIC;
  signal \ram_reg_i_17__3_n_0\ : STD_LOGIC;
  signal \ram_reg_i_18__3_n_0\ : STD_LOGIC;
  signal \ram_reg_i_19__3_n_0\ : STD_LOGIC;
  signal \ram_reg_i_20__4_n_0\ : STD_LOGIC;
  signal \ram_reg_i_21__4_n_0\ : STD_LOGIC;
  signal \ram_reg_i_22__4_n_0\ : STD_LOGIC;
  signal \ram_reg_i_23__4_n_0\ : STD_LOGIC;
  signal \ram_reg_i_24__4_n_0\ : STD_LOGIC;
  signal \ram_reg_i_25__3_n_0\ : STD_LOGIC;
  signal \ram_reg_i_29__4_n_0\ : STD_LOGIC;
  signal \ram_reg_i_30__11_n_0\ : STD_LOGIC;
  signal \ram_reg_i_32__4_n_0\ : STD_LOGIC;
  signal \ram_reg_i_3__2_n_0\ : STD_LOGIC;
  signal \ram_reg_i_40__11_n_0\ : STD_LOGIC;
  signal \ram_reg_i_41__4_n_0\ : STD_LOGIC;
  signal \ram_reg_i_42__3_n_0\ : STD_LOGIC;
  signal \ram_reg_i_43__3_n_0\ : STD_LOGIC;
  signal \ram_reg_i_44__3_n_0\ : STD_LOGIC;
  signal \ram_reg_i_45__4_n_0\ : STD_LOGIC;
  signal \ram_reg_i_46__4_n_0\ : STD_LOGIC;
  signal \ram_reg_i_47__4_n_0\ : STD_LOGIC;
  signal \ram_reg_i_48__4_n_0\ : STD_LOGIC;
  signal \ram_reg_i_49__4_n_0\ : STD_LOGIC;
  signal \ram_reg_i_4__3_n_0\ : STD_LOGIC;
  signal \ram_reg_i_50__4_n_0\ : STD_LOGIC;
  signal \ram_reg_i_51__4_n_0\ : STD_LOGIC;
  signal \ram_reg_i_52__4_n_0\ : STD_LOGIC;
  signal \ram_reg_i_53__3_n_0\ : STD_LOGIC;
  signal \ram_reg_i_54__4_n_0\ : STD_LOGIC;
  signal \ram_reg_i_55__4_n_0\ : STD_LOGIC;
  signal \ram_reg_i_56__9_n_0\ : STD_LOGIC;
  signal \ram_reg_i_58__4_n_0\ : STD_LOGIC;
  signal \ram_reg_i_5__4_n_0\ : STD_LOGIC;
  signal \ram_reg_i_6__4_n_0\ : STD_LOGIC;
  signal \ram_reg_i_7__4_n_0\ : STD_LOGIC;
  signal \ram_reg_i_8__12_n_0\ : STD_LOGIC;
  signal \ram_reg_i_9__4_n_0\ : STD_LOGIC;
  signal t_ce0 : STD_LOGIC;
  signal t_ce1 : STD_LOGIC;
  signal NLW_ram_reg_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 8 );
  signal NLW_ram_reg_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_ram_reg_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram_reg_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ram_reg : label is "p0_d8";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of ram_reg : label is "p0_d8";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of ram_reg : label is "{SYNTH-6 {cell *THIS*}} {SYNTH-7 {cell *THIS*}}";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of ram_reg : label is 128;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of ram_reg : label is "inst/grp_ClefiaKeySet192_fu_162/grp_ClefiaDoubleSwap_1_fu_157/t_U/ram_reg";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of ram_reg : label is "RAM_TDP";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of ram_reg : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of ram_reg : label is 1023;
  attribute ram_offset : integer;
  attribute ram_offset of ram_reg : label is 1008;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of ram_reg : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of ram_reg : label is 7;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \ram_reg_i_26__3\ : label is "soft_lutpair357";
  attribute SOFT_HLUTNM of \ram_reg_i_27__12\ : label is "soft_lutpair359";
  attribute SOFT_HLUTNM of \ram_reg_i_29__4\ : label is "soft_lutpair356";
  attribute SOFT_HLUTNM of \ram_reg_i_30__11\ : label is "soft_lutpair359";
  attribute SOFT_HLUTNM of \ram_reg_i_31__3\ : label is "soft_lutpair358";
  attribute SOFT_HLUTNM of \ram_reg_i_46__4\ : label is "soft_lutpair357";
  attribute SOFT_HLUTNM of \ram_reg_i_48__4\ : label is "soft_lutpair356";
  attribute SOFT_HLUTNM of \ram_reg_i_50__4\ : label is "soft_lutpair355";
  attribute SOFT_HLUTNM of \ram_reg_i_56__9\ : label is "soft_lutpair358";
  attribute SOFT_HLUTNM of \ram_reg_i_58__4\ : label is "soft_lutpair355";
begin
  \ap_CS_fsm_reg[4]\ <= \^ap_cs_fsm_reg[4]\;
  \ap_CS_fsm_reg[5]\ <= \^ap_cs_fsm_reg[5]\;
  \ap_CS_fsm_reg[6]\ <= \^ap_cs_fsm_reg[6]\;
  \ap_CS_fsm_reg[9]\ <= \^ap_cs_fsm_reg[9]\;
\q1[7]_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(2),
      I1 => Q(1),
      O => \^ap_cs_fsm_reg[4]\
    );
ram_reg: unisim.vcomponents.RAMB18E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      INIT_A => X"00000",
      INIT_B => X"00000",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 18,
      READ_WIDTH_B => 18,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"00000",
      SRVAL_B => X"00000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "NO_CHANGE",
      WRITE_WIDTH_A => 18,
      WRITE_WIDTH_B => 18
    )
        port map (
      ADDRARDADDR(13 downto 8) => B"111111",
      ADDRARDADDR(7) => \ram_reg_i_3__2_n_0\,
      ADDRARDADDR(6) => \ram_reg_i_4__3_n_0\,
      ADDRARDADDR(5) => \ram_reg_i_5__4_n_0\,
      ADDRARDADDR(4) => \ram_reg_i_6__4_n_0\,
      ADDRARDADDR(3 downto 0) => B"1111",
      ADDRBWRADDR(13 downto 8) => B"111111",
      ADDRBWRADDR(7) => \ram_reg_i_7__4_n_0\,
      ADDRBWRADDR(6) => \ram_reg_i_8__12_n_0\,
      ADDRBWRADDR(5) => \ram_reg_i_9__4_n_0\,
      ADDRBWRADDR(4 downto 0) => B"01111",
      CLKARDCLK => ap_clk,
      CLKBWRCLK => ap_clk,
      DIADI(15 downto 8) => B"00000000",
      DIADI(7) => \ram_reg_i_10__4_n_0\,
      DIADI(6 downto 1) => DIADI(5 downto 0),
      DIADI(0) => \ram_reg_i_17__3_n_0\,
      DIBDI(15 downto 8) => B"00000000",
      DIBDI(7) => \ram_reg_i_18__3_n_0\,
      DIBDI(6) => \ram_reg_i_19__3_n_0\,
      DIBDI(5) => \ram_reg_i_20__4_n_0\,
      DIBDI(4) => \ram_reg_i_21__4_n_0\,
      DIBDI(3) => \ram_reg_i_22__4_n_0\,
      DIBDI(2) => \ram_reg_i_23__4_n_0\,
      DIBDI(1) => \ram_reg_i_24__4_n_0\,
      DIBDI(0) => \ram_reg_i_25__3_n_0\,
      DIPADIP(1 downto 0) => B"00",
      DIPBDIP(1 downto 0) => B"00",
      DOADO(15 downto 8) => NLW_ram_reg_DOADO_UNCONNECTED(15 downto 8),
      DOADO(7 downto 0) => grp_ClefiaDoubleSwap_1_fu_157_lk_d0(7 downto 0),
      DOBDO(15 downto 0) => NLW_ram_reg_DOBDO_UNCONNECTED(15 downto 0),
      DOPADOP(1 downto 0) => NLW_ram_reg_DOPADOP_UNCONNECTED(1 downto 0),
      DOPBDOP(1 downto 0) => NLW_ram_reg_DOPBDOP_UNCONNECTED(1 downto 0),
      ENARDEN => t_ce0,
      ENBWREN => t_ce1,
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      WEA(1) => t_ce1,
      WEA(0) => t_ce1,
      WEBWE(3 downto 0) => B"0011"
    );
\ram_reg_0_31_0_0_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => grp_ClefiaDoubleSwap_1_fu_157_lk_d0(0),
      I1 => \q1_reg[0]\(0),
      I2 => DOBDO(0),
      O => d0(0)
    );
\ram_reg_0_31_1_1_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => grp_ClefiaDoubleSwap_1_fu_157_lk_d0(1),
      I1 => \q1_reg[0]\(0),
      I2 => DOBDO(1),
      O => d0(1)
    );
\ram_reg_0_31_2_2_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => grp_ClefiaDoubleSwap_1_fu_157_lk_d0(2),
      I1 => \q1_reg[0]\(0),
      I2 => DOBDO(2),
      O => d0(2)
    );
\ram_reg_0_31_3_3_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => grp_ClefiaDoubleSwap_1_fu_157_lk_d0(3),
      I1 => \q1_reg[0]\(0),
      I2 => DOBDO(3),
      O => d0(3)
    );
\ram_reg_0_31_4_4_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => grp_ClefiaDoubleSwap_1_fu_157_lk_d0(4),
      I1 => \q1_reg[0]\(0),
      I2 => DOBDO(4),
      O => d0(4)
    );
\ram_reg_0_31_5_5_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => grp_ClefiaDoubleSwap_1_fu_157_lk_d0(5),
      I1 => \q1_reg[0]\(0),
      I2 => DOBDO(5),
      O => d0(5)
    );
\ram_reg_0_31_6_6_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => grp_ClefiaDoubleSwap_1_fu_157_lk_d0(6),
      I1 => \q1_reg[0]\(0),
      I2 => DOBDO(6),
      O => d0(6)
    );
\ram_reg_0_31_7_7_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => grp_ClefiaDoubleSwap_1_fu_157_lk_d0(7),
      I1 => \q1_reg[0]\(0),
      I2 => DOBDO(7),
      O => d0(7)
    );
\ram_reg_i_10__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF808"
    )
        port map (
      I0 => q0(6),
      I1 => Q(6),
      I2 => Q(7),
      I3 => q1(6),
      I4 => \ram_reg_i_32__4_n_0\,
      O => \ram_reg_i_10__4_n_0\
    );
\ram_reg_i_17__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BBB88888"
    )
        port map (
      I0 => data0(0),
      I1 => Q(7),
      I2 => \^ap_cs_fsm_reg[6]\,
      I3 => q1(7),
      I4 => ram_reg_5,
      O => \ram_reg_i_17__3_n_0\
    );
\ram_reg_i_18__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AACFAACFAAC0AACF"
    )
        port map (
      I0 => ram_reg_3(6),
      I1 => ram_reg_4(6),
      I2 => Q(6),
      I3 => Q(7),
      I4 => \ram_reg_i_40__11_n_0\,
      I5 => \ram_reg_i_41__4_n_0\,
      O => \ram_reg_i_18__3_n_0\
    );
\ram_reg_i_19__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F88"
    )
        port map (
      I0 => ram_reg_3(5),
      I1 => Q(7),
      I2 => \ram_reg_i_42__3_n_0\,
      I3 => \ram_reg_i_43__3_n_0\,
      O => \ram_reg_i_19__3_n_0\
    );
\ram_reg_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFB"
    )
        port map (
      I0 => Q(8),
      I1 => \^ap_cs_fsm_reg[9]\,
      I2 => Q(5),
      I3 => Q(4),
      I4 => Q(0),
      I5 => \^ap_cs_fsm_reg[5]\,
      O => t_ce0
    );
\ram_reg_i_20__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F88"
    )
        port map (
      I0 => ram_reg_3(4),
      I1 => Q(7),
      I2 => \ram_reg_i_44__3_n_0\,
      I3 => \ram_reg_i_45__4_n_0\,
      O => \ram_reg_i_20__4_n_0\
    );
\ram_reg_i_21__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8F8F8F8F8F8F8F88"
    )
        port map (
      I0 => ram_reg_3(3),
      I1 => Q(7),
      I2 => \ram_reg_i_46__4_n_0\,
      I3 => Q(6),
      I4 => Q(5),
      I5 => \ram_reg_i_47__4_n_0\,
      O => \ram_reg_i_21__4_n_0\
    );
\ram_reg_i_22__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8F8F8F8F8F8F8F88"
    )
        port map (
      I0 => ram_reg_3(2),
      I1 => Q(7),
      I2 => \ram_reg_i_48__4_n_0\,
      I3 => Q(6),
      I4 => Q(5),
      I5 => \ram_reg_i_49__4_n_0\,
      O => \ram_reg_i_22__4_n_0\
    );
\ram_reg_i_23__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F88"
    )
        port map (
      I0 => ram_reg_3(1),
      I1 => Q(7),
      I2 => \ram_reg_i_50__4_n_0\,
      I3 => \ram_reg_i_51__4_n_0\,
      O => \ram_reg_i_23__4_n_0\
    );
\ram_reg_i_24__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF0110000F011"
    )
        port map (
      I0 => \ram_reg_i_52__4_n_0\,
      I1 => \ram_reg_i_53__3_n_0\,
      I2 => ram_reg_4(0),
      I3 => Q(6),
      I4 => Q(7),
      I5 => ram_reg_3(0),
      O => \ram_reg_i_24__4_n_0\
    );
\ram_reg_i_25__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCCCAA0FCCCCAA00"
    )
        port map (
      I0 => q0(7),
      I1 => q1(7),
      I2 => \ram_reg_i_54__4_n_0\,
      I3 => Q(6),
      I4 => Q(7),
      I5 => \ram_reg_i_55__4_n_0\,
      O => \ram_reg_i_25__3_n_0\
    );
\ram_reg_i_26__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(7),
      I1 => Q(6),
      O => \^ap_cs_fsm_reg[9]\
    );
\ram_reg_i_27__12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => Q(3),
      I1 => Q(1),
      I2 => Q(2),
      O => \^ap_cs_fsm_reg[5]\
    );
\ram_reg_i_29__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => Q(5),
      I1 => Q(6),
      O => \ram_reg_i_29__4_n_0\
    );
\ram_reg_i_2__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \^ap_cs_fsm_reg[5]\,
      I1 => Q(0),
      I2 => Q(7),
      I3 => Q(6),
      I4 => Q(5),
      I5 => Q(4),
      O => t_ce1
    );
\ram_reg_i_30__11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"45"
    )
        port map (
      I0 => Q(3),
      I1 => Q(2),
      I2 => Q(1),
      O => \ram_reg_i_30__11_n_0\
    );
\ram_reg_i_31__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => Q(4),
      I1 => Q(5),
      I2 => Q(6),
      O => \^ap_cs_fsm_reg[6]\
    );
\ram_reg_i_32__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F0F0B0F000F080F"
    )
        port map (
      I0 => q1(0),
      I1 => \^ap_cs_fsm_reg[4]\,
      I2 => \ram_reg_i_56__9_n_0\,
      I3 => ram_reg_2,
      I4 => Q(3),
      I5 => q0(0),
      O => \ram_reg_i_32__4_n_0\
    );
\ram_reg_i_3__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBBBBBBBBBBBB8"
    )
        port map (
      I0 => ram_reg_1(3),
      I1 => Q(8),
      I2 => Q(4),
      I3 => Q(5),
      I4 => Q(6),
      I5 => Q(7),
      O => \ram_reg_i_3__2_n_0\
    );
\ram_reg_i_40__11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"010DF1FDFFFFFFFF"
    )
        port map (
      I0 => trunc_ln246_reg_861,
      I1 => Q(1),
      I2 => Q(2),
      I3 => trunc_ln248_reg_881,
      I4 => trunc_ln250_reg_896,
      I5 => ram_reg_0,
      O => \ram_reg_i_40__11_n_0\
    );
\ram_reg_i_41__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBB888B888B888"
    )
        port map (
      I0 => ram_reg_7(6),
      I1 => Q(5),
      I2 => ram_reg_6(6),
      I3 => Q(4),
      I4 => Q(3),
      I5 => trunc_ln252_reg_911,
      O => \ram_reg_i_41__4_n_0\
    );
\ram_reg_i_42__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF04F4"
    )
        port map (
      I0 => ram_reg_7(5),
      I1 => Q(5),
      I2 => Q(6),
      I3 => ram_reg_4(5),
      I4 => Q(7),
      O => \ram_reg_i_42__3_n_0\
    );
\ram_reg_i_43__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFB800B8"
    )
        port map (
      I0 => q0(7),
      I1 => \^ap_cs_fsm_reg[5]\,
      I2 => q1(7),
      I3 => Q(4),
      I4 => ram_reg_6(5),
      I5 => \ram_reg_i_58__4_n_0\,
      O => \ram_reg_i_43__3_n_0\
    );
\ram_reg_i_44__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF04F4"
    )
        port map (
      I0 => ram_reg_7(4),
      I1 => Q(5),
      I2 => Q(6),
      I3 => ram_reg_4(4),
      I4 => Q(7),
      O => \ram_reg_i_44__3_n_0\
    );
\ram_reg_i_45__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFB800B8"
    )
        port map (
      I0 => q0(6),
      I1 => \^ap_cs_fsm_reg[5]\,
      I2 => q1(6),
      I3 => Q(4),
      I4 => ram_reg_6(4),
      I5 => \ram_reg_i_58__4_n_0\,
      O => \ram_reg_i_45__4_n_0\
    );
\ram_reg_i_46__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF04F4"
    )
        port map (
      I0 => ram_reg_7(3),
      I1 => Q(5),
      I2 => Q(6),
      I3 => ram_reg_4(3),
      I4 => Q(7),
      O => \ram_reg_i_46__4_n_0\
    );
\ram_reg_i_47__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF0000BA8ABA8A"
    )
        port map (
      I0 => q0(5),
      I1 => Q(3),
      I2 => \^ap_cs_fsm_reg[4]\,
      I3 => q1(5),
      I4 => ram_reg_6(3),
      I5 => Q(4),
      O => \ram_reg_i_47__4_n_0\
    );
\ram_reg_i_48__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF04F4"
    )
        port map (
      I0 => ram_reg_7(2),
      I1 => Q(5),
      I2 => Q(6),
      I3 => ram_reg_4(2),
      I4 => Q(7),
      O => \ram_reg_i_48__4_n_0\
    );
\ram_reg_i_49__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF0000BA8ABA8A"
    )
        port map (
      I0 => q0(4),
      I1 => Q(3),
      I2 => \^ap_cs_fsm_reg[4]\,
      I3 => q1(4),
      I4 => ram_reg_6(2),
      I5 => Q(4),
      O => \ram_reg_i_49__4_n_0\
    );
\ram_reg_i_4__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBB88888BBBBBBBB"
    )
        port map (
      I0 => ram_reg_1(2),
      I1 => Q(8),
      I2 => Q(2),
      I3 => Q(3),
      I4 => ram_reg_2,
      I5 => \^ap_cs_fsm_reg[9]\,
      O => \ram_reg_i_4__3_n_0\
    );
\ram_reg_i_50__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF04F4"
    )
        port map (
      I0 => ram_reg_7(1),
      I1 => Q(5),
      I2 => Q(6),
      I3 => ram_reg_4(1),
      I4 => Q(7),
      O => \ram_reg_i_50__4_n_0\
    );
\ram_reg_i_51__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFB800B8"
    )
        port map (
      I0 => q0(3),
      I1 => \^ap_cs_fsm_reg[5]\,
      I2 => q1(3),
      I3 => Q(4),
      I4 => ram_reg_6(1),
      I5 => \ram_reg_i_58__4_n_0\,
      O => \ram_reg_i_51__4_n_0\
    );
\ram_reg_i_52__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00005530FFFF5530"
    )
        port map (
      I0 => ram_reg_6(0),
      I1 => q0(2),
      I2 => Q(3),
      I3 => Q(4),
      I4 => Q(5),
      I5 => ram_reg_7(0),
      O => \ram_reg_i_52__4_n_0\
    );
\ram_reg_i_53__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000101010001"
    )
        port map (
      I0 => Q(3),
      I1 => Q(5),
      I2 => Q(4),
      I3 => q0(2),
      I4 => \^ap_cs_fsm_reg[4]\,
      I5 => q1(2),
      O => \ram_reg_i_53__3_n_0\
    );
\ram_reg_i_54__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0002FFF2"
    )
        port map (
      I0 => Q(3),
      I1 => q0(1),
      I2 => Q(5),
      I3 => Q(4),
      I4 => q0(7),
      O => \ram_reg_i_54__4_n_0\
    );
\ram_reg_i_55__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFE2"
    )
        port map (
      I0 => q0(1),
      I1 => \^ap_cs_fsm_reg[4]\,
      I2 => q1(1),
      I3 => Q(3),
      I4 => Q(5),
      I5 => Q(4),
      O => \ram_reg_i_55__4_n_0\
    );
\ram_reg_i_56__9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFF0E"
    )
        port map (
      I0 => Q(5),
      I1 => Q(4),
      I2 => q0(6),
      I3 => Q(6),
      I4 => Q(7),
      O => \ram_reg_i_56__9_n_0\
    );
\ram_reg_i_58__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => Q(5),
      I1 => Q(6),
      O => \ram_reg_i_58__4_n_0\
    );
\ram_reg_i_5__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFACAFAFAFACAFAC"
    )
        port map (
      I0 => ram_reg_1(1),
      I1 => \ram_reg_i_29__4_n_0\,
      I2 => Q(8),
      I3 => Q(7),
      I4 => \ram_reg_i_30__11_n_0\,
      I5 => \^ap_cs_fsm_reg[6]\,
      O => \ram_reg_i_5__4_n_0\
    );
\ram_reg_i_6__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => ram_reg_1(0),
      I1 => Q(8),
      O => \ram_reg_i_6__4_n_0\
    );
\ram_reg_i_7__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => Q(4),
      I1 => Q(5),
      I2 => Q(6),
      I3 => Q(7),
      O => \ram_reg_i_7__4_n_0\
    );
\ram_reg_i_8__12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF000E"
    )
        port map (
      I0 => Q(2),
      I1 => Q(3),
      I2 => Q(5),
      I3 => Q(4),
      I4 => Q(6),
      I5 => Q(7),
      O => \ram_reg_i_8__12_n_0\
    );
\ram_reg_i_9__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF00F1"
    )
        port map (
      I0 => \ram_reg_i_30__11_n_0\,
      I1 => Q(4),
      I2 => Q(5),
      I3 => Q(6),
      I4 => Q(7),
      O => \ram_reg_i_9__4_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_ClefiaEncrypt_1_fin_RAM_AUTO_1R1W is
  port (
    DOADO : out STD_LOGIC_VECTOR ( 7 downto 0 );
    DOBDO : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ram_reg_0 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_clk : in STD_LOGIC;
    ram_reg_1 : in STD_LOGIC;
    fin_ce0 : in STD_LOGIC;
    ADDRARDADDR : in STD_LOGIC_VECTOR ( 2 downto 0 );
    ADDRBWRADDR : in STD_LOGIC_VECTOR ( 3 downto 0 );
    ram_reg_2 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    DIBDI : in STD_LOGIC_VECTOR ( 7 downto 0 );
    WEA : in STD_LOGIC_VECTOR ( 0 to 0 );
    WEBWE : in STD_LOGIC_VECTOR ( 0 to 0 );
    reg_315_reg : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_ClefiaEncrypt_1_fin_RAM_AUTO_1R1W;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_ClefiaEncrypt_1_fin_RAM_AUTO_1R1W is
  signal \^doado\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_ram_reg_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 8 );
  signal NLW_ram_reg_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 8 );
  signal NLW_ram_reg_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram_reg_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ram_reg : label is "p0_d8";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of ram_reg : label is "p0_d8";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of ram_reg : label is "{SYNTH-6 {cell *THIS*}} {SYNTH-7 {cell *THIS*}}";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of ram_reg : label is 128;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of ram_reg : label is "inst/grp_ClefiaEncrypt_1_fu_190/fin_U/ram_reg";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of ram_reg : label is "RAM_TDP";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of ram_reg : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of ram_reg : label is 1023;
  attribute ram_offset : integer;
  attribute ram_offset of ram_reg : label is 1008;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of ram_reg : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of ram_reg : label is 7;
begin
  DOADO(7 downto 0) <= \^doado\(7 downto 0);
ram_reg: unisim.vcomponents.RAMB18E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      INIT_A => X"00000",
      INIT_B => X"00000",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 18,
      READ_WIDTH_B => 18,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"00000",
      SRVAL_B => X"00000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "READ_FIRST",
      WRITE_WIDTH_A => 18,
      WRITE_WIDTH_B => 18
    )
        port map (
      ADDRARDADDR(13 downto 8) => B"111111",
      ADDRARDADDR(7 downto 5) => ADDRARDADDR(2 downto 0),
      ADDRARDADDR(4 downto 0) => B"01111",
      ADDRBWRADDR(13 downto 8) => B"111111",
      ADDRBWRADDR(7 downto 4) => ADDRBWRADDR(3 downto 0),
      ADDRBWRADDR(3 downto 0) => B"1111",
      CLKARDCLK => ap_clk,
      CLKBWRCLK => ap_clk,
      DIADI(15 downto 8) => B"00000000",
      DIADI(7 downto 0) => ram_reg_2(7 downto 0),
      DIBDI(15 downto 8) => B"00000000",
      DIBDI(7 downto 0) => DIBDI(7 downto 0),
      DIPADIP(1 downto 0) => B"00",
      DIPBDIP(1 downto 0) => B"00",
      DOADO(15 downto 8) => NLW_ram_reg_DOADO_UNCONNECTED(15 downto 8),
      DOADO(7 downto 0) => \^doado\(7 downto 0),
      DOBDO(15 downto 8) => NLW_ram_reg_DOBDO_UNCONNECTED(15 downto 8),
      DOBDO(7 downto 0) => DOBDO(7 downto 0),
      DOPADOP(1 downto 0) => NLW_ram_reg_DOPADOP_UNCONNECTED(1 downto 0),
      DOPBDOP(1 downto 0) => NLW_ram_reg_DOPBDOP_UNCONNECTED(1 downto 0),
      ENARDEN => ram_reg_1,
      ENBWREN => fin_ce0,
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      WEA(1) => WEA(0),
      WEA(0) => WEA(0),
      WEBWE(3 downto 2) => B"00",
      WEBWE(1) => WEBWE(0),
      WEBWE(0) => WEBWE(0)
    );
reg_311_reg_i_10: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^doado\(2),
      I1 => reg_315_reg(2),
      O => ram_reg_0(2)
    );
reg_311_reg_i_11: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^doado\(1),
      I1 => reg_315_reg(1),
      O => ram_reg_0(1)
    );
reg_311_reg_i_12: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^doado\(0),
      I1 => reg_315_reg(0),
      O => ram_reg_0(0)
    );
reg_311_reg_i_5: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^doado\(7),
      I1 => reg_315_reg(7),
      O => ram_reg_0(7)
    );
reg_311_reg_i_6: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^doado\(6),
      I1 => reg_315_reg(6),
      O => ram_reg_0(6)
    );
reg_311_reg_i_7: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^doado\(5),
      I1 => reg_315_reg(5),
      O => ram_reg_0(5)
    );
reg_311_reg_i_8: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^doado\(4),
      I1 => reg_315_reg(4),
      O => ram_reg_0(4)
    );
reg_311_reg_i_9: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^doado\(3),
      I1 => reg_315_reg(3),
      O => ram_reg_0(3)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_ClefiaEncrypt_1_fin_RAM_AUTO_1R1W_40 is
  port (
    ram_reg_0 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    rout_d0 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ram_reg_1 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_clk : in STD_LOGIC;
    fout_ce1 : in STD_LOGIC;
    fout_ce0 : in STD_LOGIC;
    ADDRARDADDR : in STD_LOGIC_VECTOR ( 2 downto 0 );
    ADDRBWRADDR : in STD_LOGIC_VECTOR ( 3 downto 0 );
    DIADI : in STD_LOGIC_VECTOR ( 7 downto 0 );
    DIBDI : in STD_LOGIC_VECTOR ( 7 downto 0 );
    WEA : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    ram_reg_2 : in STD_LOGIC;
    q0 : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_ClefiaEncrypt_1_fin_RAM_AUTO_1R1W_40 : entity is "clefia_ClefiaEncrypt_1_fin_RAM_AUTO_1R1W";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_ClefiaEncrypt_1_fin_RAM_AUTO_1R1W_40;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_ClefiaEncrypt_1_fin_RAM_AUTO_1R1W_40 is
  signal \^rout_d0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_ram_reg_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 8 );
  signal NLW_ram_reg_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 8 );
  signal NLW_ram_reg_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram_reg_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ram_reg : label is "p0_d8";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of ram_reg : label is "p0_d8";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of ram_reg : label is "{SYNTH-6 {cell *THIS*}} {SYNTH-7 {cell *THIS*}}";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of ram_reg : label is 128;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of ram_reg : label is "inst/grp_ClefiaEncrypt_1_fu_190/fout_U/ram_reg";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of ram_reg : label is "RAM_TDP";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of ram_reg : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of ram_reg : label is 1023;
  attribute ram_offset : integer;
  attribute ram_offset of ram_reg : label is 1008;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of ram_reg : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of ram_reg : label is 7;
begin
  rout_d0(7 downto 0) <= \^rout_d0\(7 downto 0);
ram_reg: unisim.vcomponents.RAMB18E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      INIT_A => X"00000",
      INIT_B => X"00000",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 18,
      READ_WIDTH_B => 18,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"00000",
      SRVAL_B => X"00000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "READ_FIRST",
      WRITE_WIDTH_A => 18,
      WRITE_WIDTH_B => 18
    )
        port map (
      ADDRARDADDR(13 downto 8) => B"111111",
      ADDRARDADDR(7 downto 5) => ADDRARDADDR(2 downto 0),
      ADDRARDADDR(4 downto 0) => B"01111",
      ADDRBWRADDR(13 downto 8) => B"111111",
      ADDRBWRADDR(7 downto 4) => ADDRBWRADDR(3 downto 0),
      ADDRBWRADDR(3 downto 0) => B"1111",
      CLKARDCLK => ap_clk,
      CLKBWRCLK => ap_clk,
      DIADI(15 downto 8) => B"00000000",
      DIADI(7 downto 0) => DIADI(7 downto 0),
      DIBDI(15 downto 8) => B"00000000",
      DIBDI(7 downto 0) => DIBDI(7 downto 0),
      DIPADIP(1 downto 0) => B"00",
      DIPBDIP(1 downto 0) => B"00",
      DOADO(15 downto 8) => NLW_ram_reg_DOADO_UNCONNECTED(15 downto 8),
      DOADO(7 downto 0) => ram_reg_0(7 downto 0),
      DOBDO(15 downto 8) => NLW_ram_reg_DOBDO_UNCONNECTED(15 downto 8),
      DOBDO(7 downto 0) => \^rout_d0\(7 downto 0),
      DOPADOP(1 downto 0) => NLW_ram_reg_DOPADOP_UNCONNECTED(1 downto 0),
      DOPBDOP(1 downto 0) => NLW_ram_reg_DOPBDOP_UNCONNECTED(1 downto 0),
      ENARDEN => fout_ce1,
      ENBWREN => fout_ce0,
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      WEA(1) => WEA(0),
      WEA(0) => WEA(0),
      WEBWE(3 downto 2) => B"00",
      WEBWE(1) => WEA(0),
      WEBWE(0) => WEA(0)
    );
\ram_reg_i_10__9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \^rout_d0\(7),
      I1 => Q(0),
      I2 => ram_reg_2,
      I3 => q0(7),
      O => ram_reg_1(7)
    );
\ram_reg_i_11__9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \^rout_d0\(6),
      I1 => Q(0),
      I2 => ram_reg_2,
      I3 => q0(6),
      O => ram_reg_1(6)
    );
\ram_reg_i_12__9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \^rout_d0\(5),
      I1 => Q(0),
      I2 => ram_reg_2,
      I3 => q0(5),
      O => ram_reg_1(5)
    );
\ram_reg_i_13__9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \^rout_d0\(4),
      I1 => Q(0),
      I2 => ram_reg_2,
      I3 => q0(4),
      O => ram_reg_1(4)
    );
\ram_reg_i_14__9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \^rout_d0\(3),
      I1 => Q(0),
      I2 => ram_reg_2,
      I3 => q0(3),
      O => ram_reg_1(3)
    );
\ram_reg_i_15__9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \^rout_d0\(2),
      I1 => Q(0),
      I2 => ram_reg_2,
      I3 => q0(2),
      O => ram_reg_1(2)
    );
\ram_reg_i_16__9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \^rout_d0\(1),
      I1 => Q(0),
      I2 => ram_reg_2,
      I3 => q0(1),
      O => ram_reg_1(1)
    );
\ram_reg_i_17__9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \^rout_d0\(0),
      I1 => Q(0),
      I2 => ram_reg_2,
      I3 => q0(0),
      O => ram_reg_1(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_ClefiaEncrypt_1_rin_RAM_AUTO_1R1W is
  port (
    Q : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \q0_reg[7]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    d0 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    p_0_in : in STD_LOGIC;
    rin_address0 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rin_address1 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \q1_reg[7]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[7]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_ClefiaEncrypt_1_rin_RAM_AUTO_1R1W;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_ClefiaEncrypt_1_rin_RAM_AUTO_1R1W is
  signal \q00__0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal q10 : STD_LOGIC_VECTOR ( 7 downto 0 );
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of ram_reg_0_15_0_0 : label is 128;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of ram_reg_0_15_0_0 : label is "rin_U/ram_reg";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of ram_reg_0_15_0_0 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_0_0 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP : string;
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_15_0_0 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of ram_reg_0_15_0_0 : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of ram_reg_0_15_0_0 : label is 15;
  attribute ram_offset : integer;
  attribute ram_offset of ram_reg_0_15_0_0 : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of ram_reg_0_15_0_0 : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of ram_reg_0_15_0_0 : label is 0;
  attribute RTL_RAM_BITS of ram_reg_0_15_1_1 : label is 128;
  attribute RTL_RAM_NAME of ram_reg_0_15_1_1 : label is "rin_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_15_1_1 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_1_1 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_15_1_1 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of ram_reg_0_15_1_1 : label is 0;
  attribute ram_addr_end of ram_reg_0_15_1_1 : label is 15;
  attribute ram_offset of ram_reg_0_15_1_1 : label is 0;
  attribute ram_slice_begin of ram_reg_0_15_1_1 : label is 1;
  attribute ram_slice_end of ram_reg_0_15_1_1 : label is 1;
  attribute RTL_RAM_BITS of ram_reg_0_15_2_2 : label is 128;
  attribute RTL_RAM_NAME of ram_reg_0_15_2_2 : label is "rin_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_15_2_2 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_2_2 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_15_2_2 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of ram_reg_0_15_2_2 : label is 0;
  attribute ram_addr_end of ram_reg_0_15_2_2 : label is 15;
  attribute ram_offset of ram_reg_0_15_2_2 : label is 0;
  attribute ram_slice_begin of ram_reg_0_15_2_2 : label is 2;
  attribute ram_slice_end of ram_reg_0_15_2_2 : label is 2;
  attribute RTL_RAM_BITS of ram_reg_0_15_3_3 : label is 128;
  attribute RTL_RAM_NAME of ram_reg_0_15_3_3 : label is "rin_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_15_3_3 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_3_3 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_15_3_3 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of ram_reg_0_15_3_3 : label is 0;
  attribute ram_addr_end of ram_reg_0_15_3_3 : label is 15;
  attribute ram_offset of ram_reg_0_15_3_3 : label is 0;
  attribute ram_slice_begin of ram_reg_0_15_3_3 : label is 3;
  attribute ram_slice_end of ram_reg_0_15_3_3 : label is 3;
  attribute RTL_RAM_BITS of ram_reg_0_15_4_4 : label is 128;
  attribute RTL_RAM_NAME of ram_reg_0_15_4_4 : label is "rin_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_15_4_4 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_4_4 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_15_4_4 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of ram_reg_0_15_4_4 : label is 0;
  attribute ram_addr_end of ram_reg_0_15_4_4 : label is 15;
  attribute ram_offset of ram_reg_0_15_4_4 : label is 0;
  attribute ram_slice_begin of ram_reg_0_15_4_4 : label is 4;
  attribute ram_slice_end of ram_reg_0_15_4_4 : label is 4;
  attribute RTL_RAM_BITS of ram_reg_0_15_5_5 : label is 128;
  attribute RTL_RAM_NAME of ram_reg_0_15_5_5 : label is "rin_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_15_5_5 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_5_5 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_15_5_5 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of ram_reg_0_15_5_5 : label is 0;
  attribute ram_addr_end of ram_reg_0_15_5_5 : label is 15;
  attribute ram_offset of ram_reg_0_15_5_5 : label is 0;
  attribute ram_slice_begin of ram_reg_0_15_5_5 : label is 5;
  attribute ram_slice_end of ram_reg_0_15_5_5 : label is 5;
  attribute RTL_RAM_BITS of ram_reg_0_15_6_6 : label is 128;
  attribute RTL_RAM_NAME of ram_reg_0_15_6_6 : label is "rin_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_15_6_6 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_6_6 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_15_6_6 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of ram_reg_0_15_6_6 : label is 0;
  attribute ram_addr_end of ram_reg_0_15_6_6 : label is 15;
  attribute ram_offset of ram_reg_0_15_6_6 : label is 0;
  attribute ram_slice_begin of ram_reg_0_15_6_6 : label is 6;
  attribute ram_slice_end of ram_reg_0_15_6_6 : label is 6;
  attribute RTL_RAM_BITS of ram_reg_0_15_7_7 : label is 128;
  attribute RTL_RAM_NAME of ram_reg_0_15_7_7 : label is "rin_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_15_7_7 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_7_7 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_15_7_7 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of ram_reg_0_15_7_7 : label is 0;
  attribute ram_addr_end of ram_reg_0_15_7_7 : label is 15;
  attribute ram_offset of ram_reg_0_15_7_7 : label is 0;
  attribute ram_slice_begin of ram_reg_0_15_7_7 : label is 7;
  attribute ram_slice_end of ram_reg_0_15_7_7 : label is 7;
begin
\q0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \q0_reg[7]_1\(0),
      D => \q00__0\(0),
      Q => \q0_reg[7]_0\(0),
      R => '0'
    );
\q0_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \q0_reg[7]_1\(0),
      D => \q00__0\(1),
      Q => \q0_reg[7]_0\(1),
      R => '0'
    );
\q0_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \q0_reg[7]_1\(0),
      D => \q00__0\(2),
      Q => \q0_reg[7]_0\(2),
      R => '0'
    );
\q0_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \q0_reg[7]_1\(0),
      D => \q00__0\(3),
      Q => \q0_reg[7]_0\(3),
      R => '0'
    );
\q0_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \q0_reg[7]_1\(0),
      D => \q00__0\(4),
      Q => \q0_reg[7]_0\(4),
      R => '0'
    );
\q0_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \q0_reg[7]_1\(0),
      D => \q00__0\(5),
      Q => \q0_reg[7]_0\(5),
      R => '0'
    );
\q0_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \q0_reg[7]_1\(0),
      D => \q00__0\(6),
      Q => \q0_reg[7]_0\(6),
      R => '0'
    );
\q0_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \q0_reg[7]_1\(0),
      D => \q00__0\(7),
      Q => \q0_reg[7]_0\(7),
      R => '0'
    );
\q1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => q10(0),
      Q => Q(0),
      R => '0'
    );
\q1_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => q10(1),
      Q => Q(1),
      R => '0'
    );
\q1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => q10(2),
      Q => Q(2),
      R => '0'
    );
\q1_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => q10(3),
      Q => Q(3),
      R => '0'
    );
\q1_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => q10(4),
      Q => Q(4),
      R => '0'
    );
\q1_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => q10(5),
      Q => Q(5),
      R => '0'
    );
\q1_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => q10(6),
      Q => Q(6),
      R => '0'
    );
\q1_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => q10(7),
      Q => Q(7),
      R => '0'
    );
ram_reg_0_15_0_0: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => rin_address0(0),
      A1 => rin_address0(1),
      A2 => rin_address0(2),
      A3 => rin_address0(3),
      A4 => '0',
      D => d0(0),
      DPO => q10(0),
      DPRA0 => rin_address1(0),
      DPRA1 => rin_address1(1),
      DPRA2 => '1',
      DPRA3 => \q1_reg[7]_0\(0),
      DPRA4 => '0',
      SPO => \q00__0\(0),
      WCLK => ap_clk,
      WE => p_0_in
    );
ram_reg_0_15_1_1: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => rin_address0(0),
      A1 => rin_address0(1),
      A2 => rin_address0(2),
      A3 => rin_address0(3),
      A4 => '0',
      D => d0(1),
      DPO => q10(1),
      DPRA0 => rin_address1(0),
      DPRA1 => rin_address1(1),
      DPRA2 => '1',
      DPRA3 => \q1_reg[7]_0\(0),
      DPRA4 => '0',
      SPO => \q00__0\(1),
      WCLK => ap_clk,
      WE => p_0_in
    );
ram_reg_0_15_2_2: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => rin_address0(0),
      A1 => rin_address0(1),
      A2 => rin_address0(2),
      A3 => rin_address0(3),
      A4 => '0',
      D => d0(2),
      DPO => q10(2),
      DPRA0 => rin_address1(0),
      DPRA1 => rin_address1(1),
      DPRA2 => '1',
      DPRA3 => \q1_reg[7]_0\(0),
      DPRA4 => '0',
      SPO => \q00__0\(2),
      WCLK => ap_clk,
      WE => p_0_in
    );
ram_reg_0_15_3_3: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => rin_address0(0),
      A1 => rin_address0(1),
      A2 => rin_address0(2),
      A3 => rin_address0(3),
      A4 => '0',
      D => d0(3),
      DPO => q10(3),
      DPRA0 => rin_address1(0),
      DPRA1 => rin_address1(1),
      DPRA2 => '1',
      DPRA3 => \q1_reg[7]_0\(0),
      DPRA4 => '0',
      SPO => \q00__0\(3),
      WCLK => ap_clk,
      WE => p_0_in
    );
ram_reg_0_15_4_4: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => rin_address0(0),
      A1 => rin_address0(1),
      A2 => rin_address0(2),
      A3 => rin_address0(3),
      A4 => '0',
      D => d0(4),
      DPO => q10(4),
      DPRA0 => rin_address1(0),
      DPRA1 => rin_address1(1),
      DPRA2 => '1',
      DPRA3 => \q1_reg[7]_0\(0),
      DPRA4 => '0',
      SPO => \q00__0\(4),
      WCLK => ap_clk,
      WE => p_0_in
    );
ram_reg_0_15_5_5: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => rin_address0(0),
      A1 => rin_address0(1),
      A2 => rin_address0(2),
      A3 => rin_address0(3),
      A4 => '0',
      D => d0(5),
      DPO => q10(5),
      DPRA0 => rin_address1(0),
      DPRA1 => rin_address1(1),
      DPRA2 => '1',
      DPRA3 => \q1_reg[7]_0\(0),
      DPRA4 => '0',
      SPO => \q00__0\(5),
      WCLK => ap_clk,
      WE => p_0_in
    );
ram_reg_0_15_6_6: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => rin_address0(0),
      A1 => rin_address0(1),
      A2 => rin_address0(2),
      A3 => rin_address0(3),
      A4 => '0',
      D => d0(6),
      DPO => q10(6),
      DPRA0 => rin_address1(0),
      DPRA1 => rin_address1(1),
      DPRA2 => '1',
      DPRA3 => \q1_reg[7]_0\(0),
      DPRA4 => '0',
      SPO => \q00__0\(6),
      WCLK => ap_clk,
      WE => p_0_in
    );
ram_reg_0_15_7_7: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => rin_address0(0),
      A1 => rin_address0(1),
      A2 => rin_address0(2),
      A3 => rin_address0(3),
      A4 => '0',
      D => d0(7),
      DPO => q10(7),
      DPRA0 => rin_address1(0),
      DPRA1 => rin_address1(1),
      DPRA2 => '1',
      DPRA3 => \q1_reg[7]_0\(0),
      DPRA4 => '0',
      SPO => \q00__0\(7),
      WCLK => ap_clk,
      WE => p_0_in
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_ClefiaEncrypt_1_rout_RAM_AUTO_1R1W is
  port (
    DIBDI : out STD_LOGIC_VECTOR ( 7 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    mem_reg : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ct_d0 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    rout_d0 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \p_0_in__0\ : in STD_LOGIC;
    rout_address0 : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_ClefiaEncrypt_1_rout_RAM_AUTO_1R1W;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_ClefiaEncrypt_1_rout_RAM_AUTO_1R1W is
  signal q00 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal rout_q0 : STD_LOGIC_VECTOR ( 7 downto 0 );
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of ram_reg_0_15_0_0 : label is 128;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of ram_reg_0_15_0_0 : label is "rout_U/ram_reg";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of ram_reg_0_15_0_0 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_0_0 : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP : string;
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_15_0_0 : label is "GND:A4";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of ram_reg_0_15_0_0 : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of ram_reg_0_15_0_0 : label is 15;
  attribute ram_offset : integer;
  attribute ram_offset of ram_reg_0_15_0_0 : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of ram_reg_0_15_0_0 : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of ram_reg_0_15_0_0 : label is 0;
  attribute RTL_RAM_BITS of ram_reg_0_15_1_1 : label is 128;
  attribute RTL_RAM_NAME of ram_reg_0_15_1_1 : label is "rout_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_15_1_1 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_1_1 : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_15_1_1 : label is "GND:A4";
  attribute ram_addr_begin of ram_reg_0_15_1_1 : label is 0;
  attribute ram_addr_end of ram_reg_0_15_1_1 : label is 15;
  attribute ram_offset of ram_reg_0_15_1_1 : label is 0;
  attribute ram_slice_begin of ram_reg_0_15_1_1 : label is 1;
  attribute ram_slice_end of ram_reg_0_15_1_1 : label is 1;
  attribute RTL_RAM_BITS of ram_reg_0_15_2_2 : label is 128;
  attribute RTL_RAM_NAME of ram_reg_0_15_2_2 : label is "rout_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_15_2_2 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_2_2 : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_15_2_2 : label is "GND:A4";
  attribute ram_addr_begin of ram_reg_0_15_2_2 : label is 0;
  attribute ram_addr_end of ram_reg_0_15_2_2 : label is 15;
  attribute ram_offset of ram_reg_0_15_2_2 : label is 0;
  attribute ram_slice_begin of ram_reg_0_15_2_2 : label is 2;
  attribute ram_slice_end of ram_reg_0_15_2_2 : label is 2;
  attribute RTL_RAM_BITS of ram_reg_0_15_3_3 : label is 128;
  attribute RTL_RAM_NAME of ram_reg_0_15_3_3 : label is "rout_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_15_3_3 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_3_3 : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_15_3_3 : label is "GND:A4";
  attribute ram_addr_begin of ram_reg_0_15_3_3 : label is 0;
  attribute ram_addr_end of ram_reg_0_15_3_3 : label is 15;
  attribute ram_offset of ram_reg_0_15_3_3 : label is 0;
  attribute ram_slice_begin of ram_reg_0_15_3_3 : label is 3;
  attribute ram_slice_end of ram_reg_0_15_3_3 : label is 3;
  attribute RTL_RAM_BITS of ram_reg_0_15_4_4 : label is 128;
  attribute RTL_RAM_NAME of ram_reg_0_15_4_4 : label is "rout_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_15_4_4 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_4_4 : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_15_4_4 : label is "GND:A4";
  attribute ram_addr_begin of ram_reg_0_15_4_4 : label is 0;
  attribute ram_addr_end of ram_reg_0_15_4_4 : label is 15;
  attribute ram_offset of ram_reg_0_15_4_4 : label is 0;
  attribute ram_slice_begin of ram_reg_0_15_4_4 : label is 4;
  attribute ram_slice_end of ram_reg_0_15_4_4 : label is 4;
  attribute RTL_RAM_BITS of ram_reg_0_15_5_5 : label is 128;
  attribute RTL_RAM_NAME of ram_reg_0_15_5_5 : label is "rout_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_15_5_5 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_5_5 : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_15_5_5 : label is "GND:A4";
  attribute ram_addr_begin of ram_reg_0_15_5_5 : label is 0;
  attribute ram_addr_end of ram_reg_0_15_5_5 : label is 15;
  attribute ram_offset of ram_reg_0_15_5_5 : label is 0;
  attribute ram_slice_begin of ram_reg_0_15_5_5 : label is 5;
  attribute ram_slice_end of ram_reg_0_15_5_5 : label is 5;
  attribute RTL_RAM_BITS of ram_reg_0_15_6_6 : label is 128;
  attribute RTL_RAM_NAME of ram_reg_0_15_6_6 : label is "rout_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_15_6_6 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_6_6 : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_15_6_6 : label is "GND:A4";
  attribute ram_addr_begin of ram_reg_0_15_6_6 : label is 0;
  attribute ram_addr_end of ram_reg_0_15_6_6 : label is 15;
  attribute ram_offset of ram_reg_0_15_6_6 : label is 0;
  attribute ram_slice_begin of ram_reg_0_15_6_6 : label is 6;
  attribute ram_slice_end of ram_reg_0_15_6_6 : label is 6;
  attribute RTL_RAM_BITS of ram_reg_0_15_7_7 : label is 128;
  attribute RTL_RAM_NAME of ram_reg_0_15_7_7 : label is "rout_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_15_7_7 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_7_7 : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_15_7_7 : label is "GND:A4";
  attribute ram_addr_begin of ram_reg_0_15_7_7 : label is 0;
  attribute ram_addr_end of ram_reg_0_15_7_7 : label is 15;
  attribute ram_offset of ram_reg_0_15_7_7 : label is 0;
  attribute ram_slice_begin of ram_reg_0_15_7_7 : label is 7;
  attribute ram_slice_end of ram_reg_0_15_7_7 : label is 7;
begin
mem_reg_i_15: unisim.vcomponents.LUT5
    generic map(
      INIT => X"02FEFE02"
    )
        port map (
      I0 => rout_q0(7),
      I1 => Q(0),
      I2 => Q(1),
      I3 => mem_reg(7),
      I4 => ct_d0(7),
      O => DIBDI(7)
    );
mem_reg_i_16: unisim.vcomponents.LUT5
    generic map(
      INIT => X"02FEFE02"
    )
        port map (
      I0 => rout_q0(6),
      I1 => Q(0),
      I2 => Q(1),
      I3 => mem_reg(6),
      I4 => ct_d0(6),
      O => DIBDI(6)
    );
mem_reg_i_17: unisim.vcomponents.LUT5
    generic map(
      INIT => X"02FEFE02"
    )
        port map (
      I0 => rout_q0(5),
      I1 => Q(0),
      I2 => Q(1),
      I3 => mem_reg(5),
      I4 => ct_d0(5),
      O => DIBDI(5)
    );
mem_reg_i_18: unisim.vcomponents.LUT5
    generic map(
      INIT => X"02FEFE02"
    )
        port map (
      I0 => rout_q0(4),
      I1 => Q(0),
      I2 => Q(1),
      I3 => mem_reg(4),
      I4 => ct_d0(4),
      O => DIBDI(4)
    );
mem_reg_i_19: unisim.vcomponents.LUT5
    generic map(
      INIT => X"02FEFE02"
    )
        port map (
      I0 => rout_q0(3),
      I1 => Q(0),
      I2 => Q(1),
      I3 => mem_reg(3),
      I4 => ct_d0(3),
      O => DIBDI(3)
    );
mem_reg_i_20: unisim.vcomponents.LUT5
    generic map(
      INIT => X"02FEFE02"
    )
        port map (
      I0 => rout_q0(2),
      I1 => Q(0),
      I2 => Q(1),
      I3 => mem_reg(2),
      I4 => ct_d0(2),
      O => DIBDI(2)
    );
mem_reg_i_21: unisim.vcomponents.LUT5
    generic map(
      INIT => X"02FEFE02"
    )
        port map (
      I0 => rout_q0(1),
      I1 => Q(0),
      I2 => Q(1),
      I3 => mem_reg(1),
      I4 => ct_d0(1),
      O => DIBDI(1)
    );
mem_reg_i_22: unisim.vcomponents.LUT5
    generic map(
      INIT => X"02FEFE02"
    )
        port map (
      I0 => rout_q0(0),
      I1 => Q(0),
      I2 => Q(1),
      I3 => mem_reg(0),
      I4 => ct_d0(0),
      O => DIBDI(0)
    );
\q0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => q00(0),
      Q => rout_q0(0),
      R => '0'
    );
\q0_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => q00(1),
      Q => rout_q0(1),
      R => '0'
    );
\q0_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => q00(2),
      Q => rout_q0(2),
      R => '0'
    );
\q0_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => q00(3),
      Q => rout_q0(3),
      R => '0'
    );
\q0_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => q00(4),
      Q => rout_q0(4),
      R => '0'
    );
\q0_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => q00(5),
      Q => rout_q0(5),
      R => '0'
    );
\q0_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => q00(6),
      Q => rout_q0(6),
      R => '0'
    );
\q0_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => q00(7),
      Q => rout_q0(7),
      R => '0'
    );
ram_reg_0_15_0_0: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => rout_address0(0),
      A1 => rout_address0(1),
      A2 => rout_address0(2),
      A3 => rout_address0(3),
      A4 => '0',
      D => rout_d0(0),
      O => q00(0),
      WCLK => ap_clk,
      WE => \p_0_in__0\
    );
ram_reg_0_15_1_1: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => rout_address0(0),
      A1 => rout_address0(1),
      A2 => rout_address0(2),
      A3 => rout_address0(3),
      A4 => '0',
      D => rout_d0(1),
      O => q00(1),
      WCLK => ap_clk,
      WE => \p_0_in__0\
    );
ram_reg_0_15_2_2: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => rout_address0(0),
      A1 => rout_address0(1),
      A2 => rout_address0(2),
      A3 => rout_address0(3),
      A4 => '0',
      D => rout_d0(2),
      O => q00(2),
      WCLK => ap_clk,
      WE => \p_0_in__0\
    );
ram_reg_0_15_3_3: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => rout_address0(0),
      A1 => rout_address0(1),
      A2 => rout_address0(2),
      A3 => rout_address0(3),
      A4 => '0',
      D => rout_d0(3),
      O => q00(3),
      WCLK => ap_clk,
      WE => \p_0_in__0\
    );
ram_reg_0_15_4_4: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => rout_address0(0),
      A1 => rout_address0(1),
      A2 => rout_address0(2),
      A3 => rout_address0(3),
      A4 => '0',
      D => rout_d0(4),
      O => q00(4),
      WCLK => ap_clk,
      WE => \p_0_in__0\
    );
ram_reg_0_15_5_5: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => rout_address0(0),
      A1 => rout_address0(1),
      A2 => rout_address0(2),
      A3 => rout_address0(3),
      A4 => '0',
      D => rout_d0(5),
      O => q00(5),
      WCLK => ap_clk,
      WE => \p_0_in__0\
    );
ram_reg_0_15_6_6: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => rout_address0(0),
      A1 => rout_address0(1),
      A2 => rout_address0(2),
      A3 => rout_address0(3),
      A4 => '0',
      D => rout_d0(6),
      O => q00(6),
      WCLK => ap_clk,
      WE => \p_0_in__0\
    );
ram_reg_0_15_7_7: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => rout_address0(0),
      A1 => rout_address0(1),
      A2 => rout_address0(2),
      A3 => rout_address0(3),
      A4 => '0',
      D => rout_d0(7),
      O => q00(7),
      WCLK => ap_clk,
      WE => \p_0_in__0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_ClefiaF0Xor is
  port (
    D : out STD_LOGIC_VECTOR ( 7 downto 0 );
    reg_315_reg_0 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \ap_CS_fsm_reg[2]_0\ : out STD_LOGIC;
    grp_ClefiaEncrypt_1_fu_190_rk_ce1 : out STD_LOGIC;
    WEA : out STD_LOGIC_VECTOR ( 0 to 0 );
    fout_ce0 : out STD_LOGIC;
    fout_ce1 : out STD_LOGIC;
    \ap_CS_fsm_reg[21]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    ap_enable_reg_pp0_iter0_reg_reg_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \idx97_fu_46_reg[1]\ : out STD_LOGIC;
    \icmp_ln193_reg_172_reg[0]\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \ap_CS_fsm_reg[23]\ : out STD_LOGIC;
    DIADI : out STD_LOGIC_VECTOR ( 7 downto 0 );
    DIBDI : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \rk_offset_read_reg_815_reg[4]_0\ : out STD_LOGIC;
    \rk_offset_read_reg_815_reg[6]_0\ : out STD_LOGIC;
    \rk_offset_read_reg_815_reg[1]_0\ : out STD_LOGIC;
    \idx109_fu_76_reg[1]\ : out STD_LOGIC;
    \rk_offset_read_reg_815_reg[0]_0\ : out STD_LOGIC;
    \rk_offset_read_reg_815_reg[2]_0\ : out STD_LOGIC;
    \rk_offset_read_reg_815_reg[3]_0\ : out STD_LOGIC;
    grp_ClefiaF0Xor_fu_398_ap_start_reg_reg : out STD_LOGIC;
    \ap_CS_fsm_reg[10]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \ap_CS_fsm_reg[10]_0\ : out STD_LOGIC;
    \ap_CS_fsm_reg[3]_0\ : out STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    reg_3130 : in STD_LOGIC;
    clefia_s0_ce0 : in STD_LOGIC;
    reg_315_reg_1 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ADDRBWRADDR : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_rst_n : in STD_LOGIC;
    grp_ClefiaF0Xor_fu_398_ap_start_reg : in STD_LOGIC;
    ram_reg : in STD_LOGIC;
    ap_enable_reg_pp0_iter0 : in STD_LOGIC;
    \ram_reg_i_38__11\ : in STD_LOGIC;
    \ram_reg_i_38__11_0\ : in STD_LOGIC;
    ram_reg_0 : in STD_LOGIC;
    \ram_reg_i_38__11_1\ : in STD_LOGIC;
    ram_reg_1 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 4 downto 0 );
    grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_116_120_fu_121_ap_start_reg : in STD_LOGIC;
    ram_reg_2 : in STD_LOGIC_VECTOR ( 8 downto 0 );
    ram_reg_3 : in STD_LOGIC;
    ram_reg_4 : in STD_LOGIC;
    ram_reg_5 : in STD_LOGIC;
    ram_reg_6 : in STD_LOGIC;
    ram_reg_7 : in STD_LOGIC;
    ram_reg_8 : in STD_LOGIC;
    ram_reg_9 : in STD_LOGIC;
    ap_ready_int : in STD_LOGIC;
    ram_reg_10 : in STD_LOGIC;
    ram_reg_11 : in STD_LOGIC;
    ram_reg_12 : in STD_LOGIC;
    \ram_reg_i_44__9_0\ : in STD_LOGIC;
    ram_reg_13 : in STD_LOGIC;
    \ram_reg_i_55__9_0\ : in STD_LOGIC;
    \ram_reg_i_93__5\ : in STD_LOGIC;
    grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_123_1_fu_88_rin_address1 : in STD_LOGIC_VECTOR ( 0 to 0 );
    grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_123_118_fu_95_rin_address1 : in STD_LOGIC_VECTOR ( 0 to 0 );
    ram_reg_i_252_0 : in STD_LOGIC;
    shl_ln_reg_176 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \ram_reg_i_81__3_0\ : in STD_LOGIC;
    \ram_reg_i_77__3_0\ : in STD_LOGIC;
    \ram_reg_i_73__4_0\ : in STD_LOGIC;
    \ram_reg_i_59__7_0\ : in STD_LOGIC;
    \rk_offset_read_reg_815_reg[7]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ram_reg_14 : in STD_LOGIC;
    ram_reg_15 : in STD_LOGIC;
    ram_reg_16 : in STD_LOGIC;
    ram_reg_17 : in STD_LOGIC;
    ram_reg_18 : in STD_LOGIC;
    ram_reg_19 : in STD_LOGIC;
    ram_reg_20 : in STD_LOGIC;
    ram_reg_21 : in STD_LOGIC;
    ram_reg_22 : in STD_LOGIC;
    ram_reg_23 : in STD_LOGIC;
    ram_reg_24 : in STD_LOGIC;
    ram_reg_25 : in STD_LOGIC;
    ram_reg_26 : in STD_LOGIC;
    ram_reg_27 : in STD_LOGIC;
    ram_reg_28 : in STD_LOGIC;
    ram_reg_29 : in STD_LOGIC;
    ram_reg_30 : in STD_LOGIC;
    DOBDO : in STD_LOGIC_VECTOR ( 7 downto 0 );
    DOADO : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \rk_offset_read_reg_815_reg[6]_1\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ram_reg_i_230 : in STD_LOGIC;
    ram_reg_i_222_0 : in STD_LOGIC;
    \ram_reg_i_164__1_0\ : in STD_LOGIC;
    ram_reg_i_207_0 : in STD_LOGIC;
    ram_reg_i_215_0 : in STD_LOGIC;
    ram_reg_i_245 : in STD_LOGIC;
    ram_reg_i_236 : in STD_LOGIC;
    grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_193_1_fu_108_ap_start_reg : in STD_LOGIC;
    ram_reg_31 : in STD_LOGIC;
    grp_ClefiaKeySet128_fu_176_rk_address1 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ram_reg_32 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ram_reg_33 : in STD_LOGIC;
    ram_reg_34 : in STD_LOGIC;
    ram_reg_35 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    ram_reg_36 : in STD_LOGIC;
    ram_reg_37 : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_ClefiaF0Xor;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_ClefiaF0Xor is
  signal \ap_CS_fsm[1]_i_2__7_n_0\ : STD_LOGIC;
  signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
  signal ap_CS_fsm_pp0_stage1 : STD_LOGIC;
  signal ap_CS_fsm_pp0_stage2 : STD_LOGIC;
  signal ap_CS_fsm_pp0_stage3 : STD_LOGIC;
  signal ap_NS_fsm : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal ap_enable_reg_pp0_iter0_1 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter0_reg : STD_LOGIC;
  signal ap_enable_reg_pp0_iter1 : STD_LOGIC;
  signal \ap_enable_reg_pp0_iter1_i_1__14_n_0\ : STD_LOGIC;
  signal ap_enable_reg_pp0_iter2 : STD_LOGIC;
  signal \ap_enable_reg_pp0_iter2_i_1__5_n_0\ : STD_LOGIC;
  signal clefia_s0_ce0_0 : STD_LOGIC;
  signal \^fout_ce1\ : STD_LOGIC;
  signal grp_ClefiaEncrypt_1_fu_190_rk_address1 : STD_LOGIC_VECTOR ( 7 downto 3 );
  signal grp_ClefiaF0Xor_fu_398_ap_ready : STD_LOGIC;
  signal grp_ClefiaF0Xor_fu_398_rk_offset : STD_LOGIC_VECTOR ( 7 downto 3 );
  signal or_ln134_7_fu_685_p3 : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal or_ln134_8_fu_747_p3 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal or_ln134_s_fu_679_p3 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal or_ln_fu_753_p3 : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal q0 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \ram_reg_i_100__3_n_0\ : STD_LOGIC;
  signal \ram_reg_i_101__3_n_0\ : STD_LOGIC;
  signal \ram_reg_i_104__3_n_0\ : STD_LOGIC;
  signal \ram_reg_i_105__3_n_0\ : STD_LOGIC;
  signal \ram_reg_i_108__3_n_0\ : STD_LOGIC;
  signal \ram_reg_i_109__2_n_0\ : STD_LOGIC;
  signal \ram_reg_i_112__2_n_0\ : STD_LOGIC;
  signal \ram_reg_i_113__3_n_0\ : STD_LOGIC;
  signal \ram_reg_i_116__3_n_0\ : STD_LOGIC;
  signal \ram_reg_i_117__3_n_0\ : STD_LOGIC;
  signal \ram_reg_i_120__3_n_0\ : STD_LOGIC;
  signal \ram_reg_i_121__2_n_0\ : STD_LOGIC;
  signal \ram_reg_i_124__2_n_0\ : STD_LOGIC;
  signal \ram_reg_i_125__3_n_0\ : STD_LOGIC;
  signal \ram_reg_i_128__3_n_0\ : STD_LOGIC;
  signal \ram_reg_i_129__2_n_0\ : STD_LOGIC;
  signal \ram_reg_i_132__2_n_0\ : STD_LOGIC;
  signal \ram_reg_i_133__3_n_0\ : STD_LOGIC;
  signal \ram_reg_i_136__3_n_0\ : STD_LOGIC;
  signal \ram_reg_i_137__3_n_0\ : STD_LOGIC;
  signal \ram_reg_i_140__2_n_0\ : STD_LOGIC;
  signal \ram_reg_i_141__3_n_0\ : STD_LOGIC;
  signal \ram_reg_i_144__2_n_0\ : STD_LOGIC;
  signal \ram_reg_i_145__3_n_0\ : STD_LOGIC;
  signal ram_reg_i_181_n_0 : STD_LOGIC;
  signal ram_reg_i_207_n_0 : STD_LOGIC;
  signal ram_reg_i_215_n_0 : STD_LOGIC;
  signal ram_reg_i_222_n_0 : STD_LOGIC;
  signal \ram_reg_i_27__7_n_0\ : STD_LOGIC;
  signal \ram_reg_i_34__9_n_0\ : STD_LOGIC;
  signal \ram_reg_i_35__7_n_0\ : STD_LOGIC;
  signal ram_reg_i_368_n_0 : STD_LOGIC;
  signal \ram_reg_i_36__7_n_0\ : STD_LOGIC;
  signal ram_reg_i_373_n_0 : STD_LOGIC;
  signal ram_reg_i_374_n_0 : STD_LOGIC;
  signal ram_reg_i_377_n_0 : STD_LOGIC;
  signal \ram_reg_i_37__9_n_0\ : STD_LOGIC;
  signal ram_reg_i_382_n_0 : STD_LOGIC;
  signal ram_reg_i_394_n_0 : STD_LOGIC;
  signal \ram_reg_i_39__8_n_0\ : STD_LOGIC;
  signal ram_reg_i_411_n_0 : STD_LOGIC;
  signal \ram_reg_i_41__10_n_0\ : STD_LOGIC;
  signal ram_reg_i_422_n_0 : STD_LOGIC;
  signal \ram_reg_i_43__7_n_0\ : STD_LOGIC;
  signal \ram_reg_i_44__9_n_0\ : STD_LOGIC;
  signal ram_reg_i_458_n_0 : STD_LOGIC;
  signal \ram_reg_i_45__9_n_0\ : STD_LOGIC;
  signal \ram_reg_i_47__7_n_0\ : STD_LOGIC;
  signal \ram_reg_i_49__7_n_0\ : STD_LOGIC;
  signal \ram_reg_i_51__7_n_0\ : STD_LOGIC;
  signal \ram_reg_i_53__6_n_0\ : STD_LOGIC;
  signal ram_reg_i_544_n_0 : STD_LOGIC;
  signal ram_reg_i_558_n_0 : STD_LOGIC;
  signal \ram_reg_i_55__7_n_0\ : STD_LOGIC;
  signal \ram_reg_i_55__9_n_0\ : STD_LOGIC;
  signal ram_reg_i_567_n_0 : STD_LOGIC;
  signal ram_reg_i_572_n_0 : STD_LOGIC;
  signal ram_reg_i_577_n_0 : STD_LOGIC;
  signal \ram_reg_i_57__7_n_0\ : STD_LOGIC;
  signal \ram_reg_i_59__5_n_0\ : STD_LOGIC;
  signal \ram_reg_i_61__5_n_0\ : STD_LOGIC;
  signal \ram_reg_i_63__4_n_0\ : STD_LOGIC;
  signal \ram_reg_i_65__5_n_0\ : STD_LOGIC;
  signal \ram_reg_i_67__5_n_0\ : STD_LOGIC;
  signal \ram_reg_i_69__5_n_0\ : STD_LOGIC;
  signal \ram_reg_i_71__5_n_0\ : STD_LOGIC;
  signal \ram_reg_i_73__5_n_0\ : STD_LOGIC;
  signal \ram_reg_i_75__5_n_0\ : STD_LOGIC;
  signal \ram_reg_i_77__4_n_0\ : STD_LOGIC;
  signal \ram_reg_i_78__3_n_0\ : STD_LOGIC;
  signal \ram_reg_i_79__3_n_0\ : STD_LOGIC;
  signal \ram_reg_i_83__3_n_0\ : STD_LOGIC;
  signal \ram_reg_i_84__3_n_0\ : STD_LOGIC;
  signal \ram_reg_i_87__3_n_0\ : STD_LOGIC;
  signal \ram_reg_i_88__4_n_0\ : STD_LOGIC;
  signal \ram_reg_i_91__3_n_0\ : STD_LOGIC;
  signal \ram_reg_i_92__3_n_0\ : STD_LOGIC;
  signal \ram_reg_i_96__3_n_0\ : STD_LOGIC;
  signal \ram_reg_i_97__3_n_0\ : STD_LOGIC;
  signal reg_3110 : STD_LOGIC;
  signal reg_315_reg_n_10 : STD_LOGIC;
  signal reg_315_reg_n_11 : STD_LOGIC;
  signal reg_315_reg_n_12 : STD_LOGIC;
  signal reg_315_reg_n_13 : STD_LOGIC;
  signal reg_315_reg_n_14 : STD_LOGIC;
  signal reg_315_reg_n_15 : STD_LOGIC;
  signal reg_315_reg_n_8 : STD_LOGIC;
  signal reg_315_reg_n_9 : STD_LOGIC;
  signal rk_offset_read_reg_815 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \rk_offset_read_reg_815[5]_i_1_n_0\ : STD_LOGIC;
  signal \trunc_ln134_67_reg_939[1]_i_1_n_0\ : STD_LOGIC;
  signal \trunc_ln134_67_reg_939[2]_i_1_n_0\ : STD_LOGIC;
  signal \trunc_ln134_67_reg_939[3]_i_1_n_0\ : STD_LOGIC;
  signal \trunc_ln134_69_reg_955[1]_i_1_n_0\ : STD_LOGIC;
  signal \trunc_ln134_69_reg_955[2]_i_1_n_0\ : STD_LOGIC;
  signal \trunc_ln134_69_reg_955[3]_i_1_n_0\ : STD_LOGIC;
  signal trunc_ln134_71_reg_903 : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal trunc_ln134_72_reg_913 : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal x_assign_29_fu_561_p3 : STD_LOGIC_VECTOR ( 4 downto 2 );
  signal x_assign_29_reg_933 : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal x_assign_30_fu_637_p3 : STD_LOGIC_VECTOR ( 4 downto 2 );
  signal x_assign_30_reg_949 : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal x_assign_31_reg_897 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal x_assign_31_reg_897_pp0_iter1_reg : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal x_assign_s_reg_891 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal x_assign_s_reg_891_pp0_iter1_reg : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal z_22_reg_876 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal z_23_reg_923 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal z_23_reg_9230 : STD_LOGIC;
  signal z_24_reg_928 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal z_reg_871 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_reg_311_reg_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 8 );
  signal NLW_reg_311_reg_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 8 );
  signal NLW_reg_311_reg_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_reg_311_reg_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_reg_315_reg_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 8 );
  signal NLW_reg_315_reg_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 8 );
  signal NLW_reg_315_reg_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_reg_315_reg_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \ap_CS_fsm[1]_i_2__7\ : label is "soft_lutpair165";
  attribute FSM_ENCODING : string;
  attribute FSM_ENCODING of \ap_CS_fsm_reg[0]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[1]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[2]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[3]\ : label is "none";
  attribute SOFT_HLUTNM of \ap_enable_reg_pp0_iter0_reg_i_1__7\ : label is "soft_lutpair165";
  attribute SOFT_HLUTNM of \ap_enable_reg_pp0_iter1_i_1__14\ : label is "soft_lutpair168";
  attribute SOFT_HLUTNM of \ap_enable_reg_pp0_iter2_i_1__5\ : label is "soft_lutpair166";
  attribute SOFT_HLUTNM of \ram_reg_i_145__3\ : label is "soft_lutpair168";
  attribute SOFT_HLUTNM of ram_reg_i_194 : label is "soft_lutpair171";
  attribute SOFT_HLUTNM of ram_reg_i_202 : label is "soft_lutpair172";
  attribute SOFT_HLUTNM of \ram_reg_i_35__7\ : label is "soft_lutpair169";
  attribute SOFT_HLUTNM of ram_reg_i_373 : label is "soft_lutpair163";
  attribute SOFT_HLUTNM of ram_reg_i_374 : label is "soft_lutpair163";
  attribute SOFT_HLUTNM of \ram_reg_i_37__9\ : label is "soft_lutpair164";
  attribute SOFT_HLUTNM of ram_reg_i_382 : label is "soft_lutpair171";
  attribute SOFT_HLUTNM of ram_reg_i_385 : label is "soft_lutpair172";
  attribute SOFT_HLUTNM of \ram_reg_i_40__12\ : label is "soft_lutpair164";
  attribute SOFT_HLUTNM of ram_reg_i_444 : label is "soft_lutpair162";
  attribute SOFT_HLUTNM of ram_reg_i_567 : label is "soft_lutpair170";
  attribute SOFT_HLUTNM of ram_reg_i_572 : label is "soft_lutpair170";
  attribute SOFT_HLUTNM of \ram_reg_i_73__5\ : label is "soft_lutpair166";
  attribute SOFT_HLUTNM of \ram_reg_i_78__3\ : label is "soft_lutpair169";
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of reg_311_reg : label is "p0_d8";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of reg_311_reg : label is "";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of reg_311_reg : label is 2048;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of reg_311_reg : label is "inst/grp_ClefiaEncrypt_1_fu_190/grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_193_1_fu_108/grp_ClefiaF0Xor_fu_398/reg_311_reg";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of reg_311_reg : label is "RAM_SP";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of reg_311_reg : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of reg_311_reg : label is 1023;
  attribute ram_offset : integer;
  attribute ram_offset of reg_311_reg : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of reg_311_reg : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of reg_311_reg : label is 7;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of reg_315_reg : label is "p0_d8";
  attribute METHODOLOGY_DRC_VIOS of reg_315_reg : label is "";
  attribute RTL_RAM_BITS of reg_315_reg : label is 2048;
  attribute RTL_RAM_NAME of reg_315_reg : label is "inst/grp_ClefiaEncrypt_1_fu_190/grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_193_1_fu_108/grp_ClefiaF0Xor_fu_398/reg_315_reg";
  attribute RTL_RAM_TYPE of reg_315_reg : label is "RAM_SP";
  attribute ram_addr_begin of reg_315_reg : label is 0;
  attribute ram_addr_end of reg_315_reg : label is 1023;
  attribute ram_offset of reg_315_reg : label is 0;
  attribute ram_slice_begin of reg_315_reg : label is 0;
  attribute ram_slice_end of reg_315_reg : label is 7;
  attribute SOFT_HLUTNM of \rk_offset_read_reg_815[3]_i_1\ : label is "soft_lutpair162";
  attribute SOFT_HLUTNM of \rk_offset_read_reg_815[5]_i_1\ : label is "soft_lutpair167";
  attribute SOFT_HLUTNM of \rk_offset_read_reg_815[7]_i_1\ : label is "soft_lutpair167";
  attribute SOFT_HLUTNM of \trunc_ln134_67_reg_939[2]_i_1\ : label is "soft_lutpair174";
  attribute SOFT_HLUTNM of \trunc_ln134_67_reg_939[3]_i_1\ : label is "soft_lutpair173";
  attribute SOFT_HLUTNM of \trunc_ln134_69_reg_955[2]_i_1\ : label is "soft_lutpair176";
  attribute SOFT_HLUTNM of \trunc_ln134_69_reg_955[3]_i_1\ : label is "soft_lutpair175";
  attribute SOFT_HLUTNM of \x_assign_31_reg_897[2]_i_1\ : label is "soft_lutpair174";
  attribute SOFT_HLUTNM of \x_assign_31_reg_897[3]_i_1\ : label is "soft_lutpair173";
  attribute SOFT_HLUTNM of \x_assign_s_reg_891[2]_i_1\ : label is "soft_lutpair176";
  attribute SOFT_HLUTNM of \x_assign_s_reg_891[3]_i_1\ : label is "soft_lutpair175";
begin
  fout_ce1 <= \^fout_ce1\;
\ap_CS_fsm[0]_i_1__18\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ABAA"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage3,
      I1 => grp_ClefiaF0Xor_fu_398_ap_start_reg,
      I2 => ap_enable_reg_pp0_iter1,
      I3 => ap_CS_fsm_pp0_stage0,
      O => ap_NS_fsm(0)
    );
\ap_CS_fsm[1]_i_1__14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0002"
    )
        port map (
      I0 => \ap_CS_fsm[1]_i_2__7_n_0\,
      I1 => ap_CS_fsm_pp0_stage2,
      I2 => ap_CS_fsm_pp0_stage1,
      I3 => ap_CS_fsm_pp0_stage3,
      O => ap_NS_fsm(1)
    );
\ap_CS_fsm[1]_i_2__7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFF40"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage0,
      I1 => ap_enable_reg_pp0_iter0_reg,
      I2 => ap_enable_reg_pp0_iter2,
      I3 => ap_enable_reg_pp0_iter1,
      I4 => grp_ClefiaF0Xor_fu_398_ap_start_reg,
      O => \ap_CS_fsm[1]_i_2__7_n_0\
    );
\ap_CS_fsm_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(0),
      Q => ap_CS_fsm_pp0_stage0,
      S => ap_rst_n_inv
    );
\ap_CS_fsm_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(1),
      Q => ap_CS_fsm_pp0_stage1,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_CS_fsm_pp0_stage1,
      Q => ap_CS_fsm_pp0_stage2,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_CS_fsm_pp0_stage2,
      Q => ap_CS_fsm_pp0_stage3,
      R => ap_rst_n_inv
    );
\ap_enable_reg_pp0_iter0_reg_i_1__7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => grp_ClefiaF0Xor_fu_398_ap_start_reg,
      I1 => ap_enable_reg_pp0_iter0_reg,
      I2 => ap_CS_fsm_pp0_stage0,
      O => ap_enable_reg_pp0_iter0_1
    );
ap_enable_reg_pp0_iter0_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_enable_reg_pp0_iter0_1,
      Q => ap_enable_reg_pp0_iter0_reg,
      R => ap_rst_n_inv
    );
\ap_enable_reg_pp0_iter1_i_1__14\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ACFFAC00"
    )
        port map (
      I0 => grp_ClefiaF0Xor_fu_398_ap_start_reg,
      I1 => ap_enable_reg_pp0_iter0_reg,
      I2 => ap_CS_fsm_pp0_stage0,
      I3 => ap_CS_fsm_pp0_stage3,
      I4 => ap_enable_reg_pp0_iter1,
      O => \ap_enable_reg_pp0_iter1_i_1__14_n_0\
    );
ap_enable_reg_pp0_iter1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_enable_reg_pp0_iter1_i_1__14_n_0\,
      Q => ap_enable_reg_pp0_iter1,
      R => ap_rst_n_inv
    );
\ap_enable_reg_pp0_iter2_i_1__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00808A80"
    )
        port map (
      I0 => ap_rst_n,
      I1 => ap_enable_reg_pp0_iter1,
      I2 => ap_CS_fsm_pp0_stage3,
      I3 => ap_enable_reg_pp0_iter2,
      I4 => ap_CS_fsm_pp0_stage0,
      O => \ap_enable_reg_pp0_iter2_i_1__5_n_0\
    );
ap_enable_reg_pp0_iter2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_enable_reg_pp0_iter2_i_1__5_n_0\,
      Q => ap_enable_reg_pp0_iter2,
      R => '0'
    );
grp_ClefiaF0Xor_fu_398_ap_start_reg_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF02AA02AA02AA"
    )
        port map (
      I0 => grp_ClefiaF0Xor_fu_398_ap_start_reg,
      I1 => ap_enable_reg_pp0_iter0_reg,
      I2 => ap_CS_fsm_pp0_stage0,
      I3 => ap_CS_fsm_pp0_stage3,
      I4 => ram_reg_2(0),
      I5 => grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_193_1_fu_108_ap_start_reg,
      O => grp_ClefiaF0Xor_fu_398_ap_start_reg_reg
    );
\ram_reg_i_100__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => x_assign_s_reg_891_pp0_iter1_reg(2),
      I1 => DOADO(2),
      I2 => or_ln_fu_753_p3(2),
      I3 => or_ln134_8_fu_747_p3(2),
      I4 => x_assign_30_reg_949(2),
      I5 => z_23_reg_923(2),
      O => \ram_reg_i_100__3_n_0\
    );
\ram_reg_i_101__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => or_ln134_s_fu_679_p3(2),
      I1 => or_ln134_7_fu_685_p3(2),
      I2 => x_assign_30_reg_949(2),
      I3 => z_reg_871(2),
      I4 => x_assign_s_reg_891(2),
      I5 => DOADO(2),
      O => \ram_reg_i_101__3_n_0\
    );
\ram_reg_i_104__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => x_assign_s_reg_891_pp0_iter1_reg(1),
      I1 => DOADO(1),
      I2 => or_ln134_8_fu_747_p3(1),
      I3 => or_ln_fu_753_p3(1),
      I4 => x_assign_30_reg_949(1),
      I5 => z_23_reg_923(1),
      O => \ram_reg_i_104__3_n_0\
    );
\ram_reg_i_105__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => or_ln134_s_fu_679_p3(1),
      I1 => or_ln134_7_fu_685_p3(1),
      I2 => x_assign_30_reg_949(1),
      I3 => z_reg_871(1),
      I4 => x_assign_s_reg_891(1),
      I5 => DOADO(1),
      O => \ram_reg_i_105__3_n_0\
    );
\ram_reg_i_108__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => or_ln_fu_753_p3(1),
      I1 => DOADO(0),
      I2 => x_assign_s_reg_891_pp0_iter1_reg(7),
      I3 => or_ln134_8_fu_747_p3(0),
      I4 => or_ln134_7_fu_685_p3(1),
      I5 => z_23_reg_923(0),
      O => \ram_reg_i_108__3_n_0\
    );
\ram_reg_i_109__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => or_ln134_s_fu_679_p3(0),
      I1 => x_assign_30_reg_949(7),
      I2 => or_ln134_7_fu_685_p3(1),
      I3 => z_reg_871(0),
      I4 => x_assign_s_reg_891(0),
      I5 => DOADO(0),
      O => \ram_reg_i_109__2_n_0\
    );
\ram_reg_i_10__8\: unisim.vcomponents.MUXF7
     port map (
      I0 => \ram_reg_i_39__8_n_0\,
      I1 => ram_reg_22,
      O => DIADI(7),
      S => ram_reg_4
    );
\ram_reg_i_112__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => or_ln134_8_fu_747_p3(7),
      I1 => DOBDO(7),
      I2 => or_ln134_8_fu_747_p3(0),
      I3 => or_ln_fu_753_p3(7),
      I4 => or_ln134_s_fu_679_p3(0),
      I5 => z_24_reg_928(7),
      O => \ram_reg_i_112__2_n_0\
    );
\ram_reg_i_113__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => or_ln134_s_fu_679_p3(0),
      I1 => or_ln134_s_fu_679_p3(7),
      I2 => z_22_reg_876(7),
      I3 => or_ln134_7_fu_685_p3(7),
      I4 => x_assign_31_reg_897(7),
      I5 => DOBDO(7),
      O => \ram_reg_i_113__3_n_0\
    );
\ram_reg_i_116__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => or_ln134_8_fu_747_p3(6),
      I1 => DOBDO(6),
      I2 => or_ln134_8_fu_747_p3(7),
      I3 => or_ln_fu_753_p3(6),
      I4 => or_ln134_s_fu_679_p3(7),
      I5 => z_24_reg_928(6),
      O => \ram_reg_i_116__3_n_0\
    );
\ram_reg_i_117__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => or_ln134_s_fu_679_p3(6),
      I1 => z_22_reg_876(6),
      I2 => or_ln134_s_fu_679_p3(7),
      I3 => or_ln134_7_fu_685_p3(6),
      I4 => x_assign_31_reg_897(6),
      I5 => DOBDO(6),
      O => \ram_reg_i_117__3_n_0\
    );
\ram_reg_i_11__8\: unisim.vcomponents.MUXF7
     port map (
      I0 => \ram_reg_i_41__10_n_0\,
      I1 => ram_reg_21,
      O => DIADI(6),
      S => ram_reg_4
    );
\ram_reg_i_120__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => or_ln134_8_fu_747_p3(5),
      I1 => DOBDO(5),
      I2 => or_ln134_s_fu_679_p3(6),
      I3 => z_24_reg_928(5),
      I4 => or_ln134_8_fu_747_p3(6),
      I5 => or_ln_fu_753_p3(5),
      O => \ram_reg_i_120__3_n_0\
    );
\ram_reg_i_121__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => or_ln134_s_fu_679_p3(5),
      I1 => z_22_reg_876(5),
      I2 => or_ln134_s_fu_679_p3(6),
      I3 => or_ln134_7_fu_685_p3(5),
      I4 => x_assign_31_reg_897(5),
      I5 => DOBDO(5),
      O => \ram_reg_i_121__2_n_0\
    );
\ram_reg_i_124__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => or_ln134_8_fu_747_p3(4),
      I1 => DOBDO(4),
      I2 => or_ln134_8_fu_747_p3(5),
      I3 => or_ln_fu_753_p3(4),
      I4 => or_ln134_s_fu_679_p3(5),
      I5 => z_24_reg_928(4),
      O => \ram_reg_i_124__2_n_0\
    );
\ram_reg_i_125__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => or_ln134_s_fu_679_p3(4),
      I1 => z_22_reg_876(4),
      I2 => or_ln134_s_fu_679_p3(5),
      I3 => or_ln134_7_fu_685_p3(4),
      I4 => x_assign_31_reg_897(4),
      I5 => DOBDO(4),
      O => \ram_reg_i_125__3_n_0\
    );
\ram_reg_i_128__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => or_ln134_8_fu_747_p3(3),
      I1 => DOBDO(3),
      I2 => x_assign_29_reg_933(3),
      I3 => z_24_reg_928(3),
      I4 => x_assign_31_reg_897_pp0_iter1_reg(3),
      I5 => or_ln_fu_753_p3(3),
      O => \ram_reg_i_128__3_n_0\
    );
\ram_reg_i_129__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => or_ln134_s_fu_679_p3(3),
      I1 => z_22_reg_876(3),
      I2 => x_assign_29_reg_933(3),
      I3 => or_ln134_7_fu_685_p3(3),
      I4 => x_assign_31_reg_897(3),
      I5 => DOBDO(3),
      O => \ram_reg_i_129__2_n_0\
    );
\ram_reg_i_12__8\: unisim.vcomponents.MUXF7
     port map (
      I0 => \ram_reg_i_43__7_n_0\,
      I1 => ram_reg_20,
      O => DIADI(5),
      S => ram_reg_4
    );
\ram_reg_i_132__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => or_ln134_8_fu_747_p3(2),
      I1 => DOBDO(2),
      I2 => x_assign_31_reg_897_pp0_iter1_reg(2),
      I3 => or_ln_fu_753_p3(2),
      I4 => x_assign_29_reg_933(2),
      I5 => z_24_reg_928(2),
      O => \ram_reg_i_132__2_n_0\
    );
\ram_reg_i_133__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => or_ln134_s_fu_679_p3(2),
      I1 => z_22_reg_876(2),
      I2 => x_assign_29_reg_933(2),
      I3 => or_ln134_7_fu_685_p3(2),
      I4 => x_assign_31_reg_897(2),
      I5 => DOBDO(2),
      O => \ram_reg_i_133__3_n_0\
    );
\ram_reg_i_136__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => or_ln134_8_fu_747_p3(1),
      I1 => DOBDO(1),
      I2 => x_assign_29_reg_933(1),
      I3 => z_24_reg_928(1),
      I4 => x_assign_31_reg_897_pp0_iter1_reg(1),
      I5 => or_ln_fu_753_p3(1),
      O => \ram_reg_i_136__3_n_0\
    );
\ram_reg_i_137__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => or_ln134_s_fu_679_p3(1),
      I1 => z_22_reg_876(1),
      I2 => x_assign_29_reg_933(1),
      I3 => or_ln134_7_fu_685_p3(1),
      I4 => x_assign_31_reg_897(1),
      I5 => DOBDO(1),
      O => \ram_reg_i_137__3_n_0\
    );
\ram_reg_i_13__8\: unisim.vcomponents.MUXF7
     port map (
      I0 => \ram_reg_i_45__9_n_0\,
      I1 => ram_reg_19,
      O => DIADI(4),
      S => ram_reg_4
    );
\ram_reg_i_140__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => or_ln134_8_fu_747_p3(0),
      I1 => DOBDO(0),
      I2 => or_ln134_s_fu_679_p3(1),
      I3 => z_24_reg_928(0),
      I4 => or_ln134_8_fu_747_p3(1),
      I5 => x_assign_s_reg_891_pp0_iter1_reg(7),
      O => \ram_reg_i_140__2_n_0\
    );
\ram_reg_i_141__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => or_ln134_s_fu_679_p3(0),
      I1 => z_22_reg_876(0),
      I2 => or_ln134_s_fu_679_p3(1),
      I3 => x_assign_30_reg_949(7),
      I4 => x_assign_31_reg_897(0),
      I5 => DOBDO(0),
      O => \ram_reg_i_141__3_n_0\
    );
\ram_reg_i_144__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000001F001F001F"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage2,
      I1 => ap_CS_fsm_pp0_stage1,
      I2 => ap_enable_reg_pp0_iter0_1,
      I3 => \ram_reg_i_145__3_n_0\,
      I4 => ap_CS_fsm_pp0_stage0,
      I5 => ap_enable_reg_pp0_iter2,
      O => \ram_reg_i_144__2_n_0\
    );
\ram_reg_i_145__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage3,
      I1 => ap_enable_reg_pp0_iter1,
      O => \ram_reg_i_145__3_n_0\
    );
\ram_reg_i_14__8\: unisim.vcomponents.MUXF7
     port map (
      I0 => \ram_reg_i_47__7_n_0\,
      I1 => ram_reg_18,
      O => DIADI(3),
      S => ram_reg_4
    );
\ram_reg_i_153__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000080AAAA0080"
    )
        port map (
      I0 => \ram_reg_i_38__11\,
      I1 => ap_enable_reg_pp0_iter0,
      I2 => \ram_reg_i_38__11_0\,
      I3 => \ram_reg_i_35__7_n_0\,
      I4 => ram_reg_0,
      I5 => \ram_reg_i_38__11_1\,
      O => grp_ClefiaEncrypt_1_fu_190_rk_ce1
    );
\ram_reg_i_15__8\: unisim.vcomponents.MUXF7
     port map (
      I0 => \ram_reg_i_49__7_n_0\,
      I1 => ram_reg_17,
      O => DIADI(2),
      S => ram_reg_4
    );
\ram_reg_i_164__1\: unisim.vcomponents.MUXF7
     port map (
      I0 => ram_reg_i_368_n_0,
      I1 => \ram_reg_i_44__9_0\,
      O => grp_ClefiaEncrypt_1_fu_190_rk_address1(7),
      S => ram_reg_0
    );
\ram_reg_i_16__8\: unisim.vcomponents.MUXF7
     port map (
      I0 => \ram_reg_i_51__7_n_0\,
      I1 => ram_reg_16,
      O => DIADI(1),
      S => ram_reg_4
    );
ram_reg_i_176: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9F90"
    )
        port map (
      I0 => rk_offset_read_reg_815(6),
      I1 => ram_reg_i_373_n_0,
      I2 => ap_CS_fsm_pp0_stage1,
      I3 => \rk_offset_read_reg_815_reg[6]_1\(1),
      O => \rk_offset_read_reg_815_reg[6]_0\
    );
\ram_reg_i_17__8\: unisim.vcomponents.MUXF7
     port map (
      I0 => \ram_reg_i_53__6_n_0\,
      I1 => ram_reg_15,
      O => DIADI(0),
      S => ram_reg_4
    );
ram_reg_i_181: unisim.vcomponents.LUT6
    generic map(
      INIT => X"909F9F909F909F90"
    )
        port map (
      I0 => rk_offset_read_reg_815(5),
      I1 => ram_reg_i_374_n_0,
      I2 => ap_CS_fsm_pp0_stage1,
      I3 => \rk_offset_read_reg_815_reg[7]_0\(5),
      I4 => \rk_offset_read_reg_815_reg[7]_0\(4),
      I5 => \rk_offset_read_reg_815_reg[7]_0\(3),
      O => ram_reg_i_181_n_0
    );
ram_reg_i_185: unisim.vcomponents.MUXF7
     port map (
      I0 => ram_reg_i_377_n_0,
      I1 => \ram_reg_i_55__9_0\,
      O => grp_ClefiaEncrypt_1_fu_190_rk_address1(4),
      S => ram_reg_0
    );
\ram_reg_i_18__9\: unisim.vcomponents.MUXF7
     port map (
      I0 => \ram_reg_i_55__7_n_0\,
      I1 => ram_reg_30,
      O => DIBDI(7),
      S => ram_reg_4
    );
ram_reg_i_190: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B88B8888B88BBBBB"
    )
        port map (
      I0 => \ram_reg_i_59__7_0\,
      I1 => ram_reg_0,
      I2 => rk_offset_read_reg_815(3),
      I3 => ram_reg_i_382_n_0,
      I4 => ap_CS_fsm_pp0_stage1,
      I5 => \rk_offset_read_reg_815_reg[7]_0\(3),
      O => grp_ClefiaEncrypt_1_fu_190_rk_address1(3)
    );
ram_reg_i_194: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6F60"
    )
        port map (
      I0 => rk_offset_read_reg_815(1),
      I1 => rk_offset_read_reg_815(2),
      I2 => ap_CS_fsm_pp0_stage1,
      I3 => \rk_offset_read_reg_815_reg[7]_0\(2),
      O => \rk_offset_read_reg_815_reg[1]_0\
    );
\ram_reg_i_19__10\: unisim.vcomponents.MUXF7
     port map (
      I0 => \ram_reg_i_57__7_n_0\,
      I1 => ram_reg_29,
      O => DIBDI(6),
      S => ram_reg_4
    );
\ram_reg_i_1__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4444400044444444"
    )
        port map (
      I0 => ram_reg_1,
      I1 => Q(1),
      I2 => ap_enable_reg_pp0_iter0,
      I3 => ram_reg_2(5),
      I4 => ram_reg_3,
      I5 => \ram_reg_i_27__7_n_0\,
      O => \^fout_ce1\
    );
ram_reg_i_202: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => rk_offset_read_reg_815(0),
      I1 => ap_CS_fsm_pp0_stage1,
      I2 => \rk_offset_read_reg_815_reg[7]_0\(0),
      O => \rk_offset_read_reg_815_reg[0]_0\
    );
ram_reg_i_207: unisim.vcomponents.MUXF7
     port map (
      I0 => ram_reg_i_394_n_0,
      I1 => \ram_reg_i_73__4_0\,
      O => ram_reg_i_207_n_0,
      S => ram_reg_0
    );
\ram_reg_i_20__10\: unisim.vcomponents.MUXF7
     port map (
      I0 => \ram_reg_i_59__5_n_0\,
      I1 => ram_reg_28,
      O => DIBDI(5),
      S => ram_reg_4
    );
\ram_reg_i_20__9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4400400044444444"
    )
        port map (
      I0 => ram_reg,
      I1 => ap_enable_reg_pp0_iter0,
      I2 => ap_CS_fsm_pp0_stage2,
      I3 => ap_enable_reg_pp0_iter1,
      I4 => ap_CS_fsm_pp0_stage3,
      I5 => \ram_reg_i_35__7_n_0\,
      O => \ap_CS_fsm_reg[2]_0\
    );
ram_reg_i_215: unisim.vcomponents.MUXF7
     port map (
      I0 => ram_reg_i_411_n_0,
      I1 => \ram_reg_i_77__3_0\,
      O => ram_reg_i_215_n_0,
      S => ram_reg_0
    );
\ram_reg_i_21__10\: unisim.vcomponents.MUXF7
     port map (
      I0 => \ram_reg_i_61__5_n_0\,
      I1 => ram_reg_27,
      O => DIBDI(4),
      S => ram_reg_4
    );
ram_reg_i_222: unisim.vcomponents.MUXF8
     port map (
      I0 => ram_reg_i_422_n_0,
      I1 => \ram_reg_i_81__3_0\,
      O => ram_reg_i_222_n_0,
      S => ram_reg_0
    );
\ram_reg_i_22__10\: unisim.vcomponents.MUXF7
     port map (
      I0 => \ram_reg_i_63__4_n_0\,
      I1 => ram_reg_26,
      O => DIBDI(3),
      S => ram_reg_4
    );
\ram_reg_i_23__9\: unisim.vcomponents.MUXF7
     port map (
      I0 => \ram_reg_i_65__5_n_0\,
      I1 => ram_reg_25,
      O => DIBDI(2),
      S => ram_reg_4
    );
\ram_reg_i_24__10\: unisim.vcomponents.MUXF7
     port map (
      I0 => \ram_reg_i_67__5_n_0\,
      I1 => ram_reg_24,
      O => DIBDI(1),
      S => ram_reg_4
    );
ram_reg_i_252: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8C8C8C8080808C80"
    )
        port map (
      I0 => ram_reg_i_458_n_0,
      I1 => \ram_reg_i_93__5\,
      I2 => \ram_reg_i_38__11\,
      I3 => grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_123_1_fu_88_rin_address1(0),
      I4 => Q(0),
      I5 => grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_123_118_fu_95_rin_address1(0),
      O => \idx97_fu_46_reg[1]\
    );
\ram_reg_i_25__8\: unisim.vcomponents.MUXF7
     port map (
      I0 => \ram_reg_i_69__5_n_0\,
      I1 => ram_reg_23,
      O => DIBDI(0),
      S => ram_reg_4
    );
\ram_reg_i_26__8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => ram_reg_1,
      I1 => Q(1),
      I2 => \ram_reg_i_27__7_n_0\,
      O => WEA(0)
    );
\ram_reg_i_27__7\: unisim.vcomponents.MUXF7
     port map (
      I0 => \ram_reg_i_71__5_n_0\,
      I1 => ram_reg_5,
      O => \ram_reg_i_27__7_n_0\,
      S => ram_reg_4
    );
\ram_reg_i_28__8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E0E0EFFFE0E0E0E0"
    )
        port map (
      I0 => ram_reg_2(8),
      I1 => ram_reg_2(7),
      I2 => ap_enable_reg_pp0_iter0,
      I3 => ram_reg_2(6),
      I4 => \ram_reg_i_37__9_n_0\,
      I5 => ram_reg_14,
      O => \ap_CS_fsm_reg[23]\
    );
\ram_reg_i_2__8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_116_120_fu_121_ap_start_reg,
      I1 => Q(2),
      I2 => \^fout_ce1\,
      O => fout_ce0
    );
\ram_reg_i_34__9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF0011F033"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter0,
      I1 => \ram_reg_i_73__5_n_0\,
      I2 => ram_reg_12,
      I3 => ram_reg_4,
      I4 => ram_reg_2(5),
      I5 => ram_reg_11,
      O => \ram_reg_i_34__9_n_0\
    );
\ram_reg_i_35__7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"335F"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage1,
      I1 => grp_ClefiaF0Xor_fu_398_ap_start_reg,
      I2 => ap_enable_reg_pp0_iter0_reg,
      I3 => ap_CS_fsm_pp0_stage0,
      O => \ram_reg_i_35__7_n_0\
    );
ram_reg_i_368: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9A009AFF"
    )
        port map (
      I0 => rk_offset_read_reg_815(7),
      I1 => ram_reg_i_373_n_0,
      I2 => rk_offset_read_reg_815(6),
      I3 => ap_CS_fsm_pp0_stage1,
      I4 => \ram_reg_i_164__1_0\,
      O => ram_reg_i_368_n_0
    );
\ram_reg_i_36__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000022370015"
    )
        port map (
      I0 => ram_reg_4,
      I1 => ram_reg_2(5),
      I2 => ap_enable_reg_pp0_iter0,
      I3 => \ram_reg_i_75__5_n_0\,
      I4 => ram_reg_10,
      I5 => ram_reg_11,
      O => \ram_reg_i_36__7_n_0\
    );
ram_reg_i_373: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFFFFFF"
    )
        port map (
      I0 => rk_offset_read_reg_815(4),
      I1 => rk_offset_read_reg_815(2),
      I2 => rk_offset_read_reg_815(1),
      I3 => rk_offset_read_reg_815(3),
      I4 => rk_offset_read_reg_815(5),
      O => ram_reg_i_373_n_0
    );
ram_reg_i_374: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => rk_offset_read_reg_815(3),
      I1 => rk_offset_read_reg_815(1),
      I2 => rk_offset_read_reg_815(2),
      I3 => rk_offset_read_reg_815(4),
      O => ram_reg_i_374_n_0
    );
ram_reg_i_377: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAFFFF6AAA0000"
    )
        port map (
      I0 => rk_offset_read_reg_815(4),
      I1 => rk_offset_read_reg_815(3),
      I2 => rk_offset_read_reg_815(1),
      I3 => rk_offset_read_reg_815(2),
      I4 => ap_CS_fsm_pp0_stage1,
      I5 => \rk_offset_read_reg_815_reg[6]_1\(0),
      O => ram_reg_i_377_n_0
    );
\ram_reg_i_37__9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"37"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage2,
      I1 => ap_enable_reg_pp0_iter1,
      I2 => ap_CS_fsm_pp0_stage3,
      O => \ram_reg_i_37__9_n_0\
    );
ram_reg_i_382: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => rk_offset_read_reg_815(1),
      I1 => rk_offset_read_reg_815(2),
      O => ram_reg_i_382_n_0
    );
ram_reg_i_385: unisim.vcomponents.LUT3
    generic map(
      INIT => X"3A"
    )
        port map (
      I0 => \rk_offset_read_reg_815_reg[7]_0\(1),
      I1 => rk_offset_read_reg_815(1),
      I2 => ap_CS_fsm_pp0_stage1,
      O => \idx109_fu_76_reg[1]\
    );
ram_reg_i_394: unisim.vcomponents.LUT5
    generic map(
      INIT => X"59FF5900"
    )
        port map (
      I0 => rk_offset_read_reg_815(7),
      I1 => rk_offset_read_reg_815(6),
      I2 => ram_reg_i_544_n_0,
      I3 => ap_CS_fsm_pp0_stage1,
      I4 => ram_reg_i_207_0,
      O => ram_reg_i_394_n_0
    );
\ram_reg_i_39__8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBBBBBB8888888"
    )
        port map (
      I0 => \ram_reg_i_77__4_n_0\,
      I1 => \ram_reg_i_78__3_n_0\,
      I2 => \ram_reg_i_79__3_n_0\,
      I3 => ap_CS_fsm_pp0_stage3,
      I4 => ap_enable_reg_pp0_iter1,
      I5 => DOADO(7),
      O => \ram_reg_i_39__8_n_0\
    );
\ram_reg_i_3__9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAC0AAAAAAFF"
    )
        port map (
      I0 => \ram_reg_i_44__9_n_0\,
      I1 => ram_reg_31,
      I2 => grp_ClefiaKeySet128_fu_176_rk_address1(1),
      I3 => ram_reg_32(1),
      I4 => ram_reg_32(0),
      I5 => ram_reg_33,
      O => \ap_CS_fsm_reg[10]\(1)
    );
\ram_reg_i_40__12\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"40777777"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage3,
      I1 => ap_enable_reg_pp0_iter1,
      I2 => ap_CS_fsm_pp0_stage2,
      I3 => ap_enable_reg_pp0_iter0_1,
      I4 => ap_CS_fsm_pp0_stage1,
      O => \ap_CS_fsm_reg[3]_0\
    );
ram_reg_i_411: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6F60606F"
    )
        port map (
      I0 => rk_offset_read_reg_815(6),
      I1 => ram_reg_i_544_n_0,
      I2 => ap_CS_fsm_pp0_stage1,
      I3 => \rk_offset_read_reg_815_reg[6]_1\(1),
      I4 => ram_reg_i_215_0,
      O => ram_reg_i_411_n_0
    );
\ram_reg_i_41__10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBBBBBB8888888"
    )
        port map (
      I0 => \ram_reg_i_83__3_n_0\,
      I1 => \ram_reg_i_78__3_n_0\,
      I2 => \ram_reg_i_84__3_n_0\,
      I3 => ap_CS_fsm_pp0_stage3,
      I4 => ap_enable_reg_pp0_iter1,
      I5 => DOADO(6),
      O => \ram_reg_i_41__10_n_0\
    );
ram_reg_i_422: unisim.vcomponents.MUXF7
     port map (
      I0 => ram_reg_i_222_0,
      I1 => ram_reg_i_558_n_0,
      O => ram_reg_i_422_n_0,
      S => ap_CS_fsm_pp0_stage1
    );
ram_reg_i_434: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9F90909F909F9F90"
    )
        port map (
      I0 => rk_offset_read_reg_815(4),
      I1 => ram_reg_i_567_n_0,
      I2 => ap_CS_fsm_pp0_stage1,
      I3 => \rk_offset_read_reg_815_reg[7]_0\(4),
      I4 => \rk_offset_read_reg_815_reg[7]_0\(3),
      I5 => ram_reg_i_230,
      O => \rk_offset_read_reg_815_reg[4]_0\
    );
\ram_reg_i_43__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBBBBBB8888888"
    )
        port map (
      I0 => \ram_reg_i_87__3_n_0\,
      I1 => \ram_reg_i_78__3_n_0\,
      I2 => \ram_reg_i_88__4_n_0\,
      I3 => ap_CS_fsm_pp0_stage3,
      I4 => ap_enable_reg_pp0_iter1,
      I5 => DOADO(5),
      O => \ram_reg_i_43__7_n_0\
    );
ram_reg_i_444: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6F60606F"
    )
        port map (
      I0 => rk_offset_read_reg_815(3),
      I1 => ram_reg_i_572_n_0,
      I2 => ap_CS_fsm_pp0_stage1,
      I3 => \rk_offset_read_reg_815_reg[7]_0\(3),
      I4 => ram_reg_i_236,
      O => \rk_offset_read_reg_815_reg[3]_0\
    );
\ram_reg_i_44__9\: unisim.vcomponents.MUXF8
     port map (
      I0 => grp_ClefiaEncrypt_1_fu_190_rk_address1(7),
      I1 => ram_reg_35(2),
      O => \ram_reg_i_44__9_n_0\,
      S => ram_reg_32(1)
    );
ram_reg_i_454: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A900A9FFA9FFA900"
    )
        port map (
      I0 => rk_offset_read_reg_815(2),
      I1 => rk_offset_read_reg_815(1),
      I2 => rk_offset_read_reg_815(0),
      I3 => ap_CS_fsm_pp0_stage1,
      I4 => \rk_offset_read_reg_815_reg[7]_0\(2),
      I5 => ram_reg_i_245,
      O => \rk_offset_read_reg_815_reg[2]_0\
    );
ram_reg_i_458: unisim.vcomponents.MUXF7
     port map (
      I0 => ram_reg_i_577_n_0,
      I1 => ram_reg_i_252_0,
      O => ram_reg_i_458_n_0,
      S => ram_reg_0
    );
\ram_reg_i_45__9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000FFFF7F407F40"
    )
        port map (
      I0 => \ram_reg_i_91__3_n_0\,
      I1 => ap_CS_fsm_pp0_stage3,
      I2 => ap_enable_reg_pp0_iter1,
      I3 => DOADO(4),
      I4 => \ram_reg_i_92__3_n_0\,
      I5 => \ram_reg_i_78__3_n_0\,
      O => \ram_reg_i_45__9_n_0\
    );
\ram_reg_i_47__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBBBBBB8888888"
    )
        port map (
      I0 => \ram_reg_i_96__3_n_0\,
      I1 => \ram_reg_i_78__3_n_0\,
      I2 => \ram_reg_i_97__3_n_0\,
      I3 => ap_CS_fsm_pp0_stage3,
      I4 => ap_enable_reg_pp0_iter1,
      I5 => DOADO(3),
      O => \ram_reg_i_47__7_n_0\
    );
\ram_reg_i_49__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBBBBBB8888888"
    )
        port map (
      I0 => \ram_reg_i_100__3_n_0\,
      I1 => \ram_reg_i_78__3_n_0\,
      I2 => \ram_reg_i_101__3_n_0\,
      I3 => ap_CS_fsm_pp0_stage3,
      I4 => ap_enable_reg_pp0_iter1,
      I5 => DOADO(2),
      O => \ram_reg_i_49__7_n_0\
    );
\ram_reg_i_4__12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555010055555555"
    )
        port map (
      I0 => ram_reg_36,
      I1 => ram_reg_2(6),
      I2 => ram_reg_2(7),
      I3 => ram_reg_37,
      I4 => ram_reg_7,
      I5 => \ram_reg_i_34__9_n_0\,
      O => \ap_CS_fsm_reg[21]\(1)
    );
\ram_reg_i_51__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBBBBBB8888888"
    )
        port map (
      I0 => \ram_reg_i_104__3_n_0\,
      I1 => \ram_reg_i_78__3_n_0\,
      I2 => \ram_reg_i_105__3_n_0\,
      I3 => ap_CS_fsm_pp0_stage3,
      I4 => ap_enable_reg_pp0_iter1,
      I5 => DOADO(1),
      O => \ram_reg_i_51__7_n_0\
    );
\ram_reg_i_52__7\: unisim.vcomponents.MUXF7
     port map (
      I0 => ram_reg_i_181_n_0,
      I1 => ram_reg_13,
      O => ap_enable_reg_pp0_iter0_reg_reg_0(0),
      S => ram_reg_0
    );
\ram_reg_i_53__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBBBBBB8888888"
    )
        port map (
      I0 => \ram_reg_i_108__3_n_0\,
      I1 => \ram_reg_i_78__3_n_0\,
      I2 => \ram_reg_i_109__2_n_0\,
      I3 => ap_CS_fsm_pp0_stage3,
      I4 => ap_enable_reg_pp0_iter1,
      I5 => DOADO(0),
      O => \ram_reg_i_53__6_n_0\
    );
ram_reg_i_544: unisim.vcomponents.LUT6
    generic map(
      INIT => X"777FFFFFFFFFFFFF"
    )
        port map (
      I0 => rk_offset_read_reg_815(4),
      I1 => rk_offset_read_reg_815(2),
      I2 => rk_offset_read_reg_815(0),
      I3 => rk_offset_read_reg_815(1),
      I4 => rk_offset_read_reg_815(3),
      I5 => rk_offset_read_reg_815(5),
      O => ram_reg_i_544_n_0
    );
ram_reg_i_558: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9595955555555555"
    )
        port map (
      I0 => rk_offset_read_reg_815(5),
      I1 => rk_offset_read_reg_815(4),
      I2 => rk_offset_read_reg_815(2),
      I3 => rk_offset_read_reg_815(0),
      I4 => rk_offset_read_reg_815(1),
      I5 => rk_offset_read_reg_815(3),
      O => ram_reg_i_558_n_0
    );
\ram_reg_i_55__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBBBBBB8888888"
    )
        port map (
      I0 => \ram_reg_i_112__2_n_0\,
      I1 => \ram_reg_i_78__3_n_0\,
      I2 => \ram_reg_i_113__3_n_0\,
      I3 => ap_CS_fsm_pp0_stage3,
      I4 => ap_enable_reg_pp0_iter1,
      I5 => DOBDO(7),
      O => \ram_reg_i_55__7_n_0\
    );
\ram_reg_i_55__9\: unisim.vcomponents.MUXF8
     port map (
      I0 => grp_ClefiaEncrypt_1_fu_190_rk_address1(4),
      I1 => ram_reg_35(1),
      O => \ram_reg_i_55__9_n_0\,
      S => ram_reg_32(1)
    );
ram_reg_i_567: unisim.vcomponents.LUT4
    generic map(
      INIT => X"57FF"
    )
        port map (
      I0 => rk_offset_read_reg_815(2),
      I1 => rk_offset_read_reg_815(0),
      I2 => rk_offset_read_reg_815(1),
      I3 => rk_offset_read_reg_815(3),
      O => ram_reg_i_567_n_0
    );
ram_reg_i_572: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1F"
    )
        port map (
      I0 => rk_offset_read_reg_815(1),
      I1 => rk_offset_read_reg_815(0),
      I2 => rk_offset_read_reg_815(2),
      O => ram_reg_i_572_n_0
    );
ram_reg_i_577: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F60606F6"
    )
        port map (
      I0 => \rk_offset_read_reg_815_reg[7]_0\(0),
      I1 => \rk_offset_read_reg_815_reg[7]_0\(1),
      I2 => ap_CS_fsm_pp0_stage1,
      I3 => rk_offset_read_reg_815(0),
      I4 => rk_offset_read_reg_815(1),
      O => ram_reg_i_577_n_0
    );
\ram_reg_i_57__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBBBBBB8888888"
    )
        port map (
      I0 => \ram_reg_i_116__3_n_0\,
      I1 => \ram_reg_i_78__3_n_0\,
      I2 => \ram_reg_i_117__3_n_0\,
      I3 => ap_CS_fsm_pp0_stage3,
      I4 => ap_enable_reg_pp0_iter1,
      I5 => DOBDO(6),
      O => \ram_reg_i_57__7_n_0\
    );
\ram_reg_i_59__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBBBBBB8888888"
    )
        port map (
      I0 => \ram_reg_i_120__3_n_0\,
      I1 => \ram_reg_i_78__3_n_0\,
      I2 => \ram_reg_i_121__2_n_0\,
      I3 => ap_CS_fsm_pp0_stage3,
      I4 => ap_enable_reg_pp0_iter1,
      I5 => DOBDO(5),
      O => \ram_reg_i_59__5_n_0\
    );
\ram_reg_i_59__7\: unisim.vcomponents.MUXF7
     port map (
      I0 => grp_ClefiaEncrypt_1_fu_190_rk_address1(3),
      I1 => ram_reg_35(0),
      O => \ap_CS_fsm_reg[10]_0\,
      S => ram_reg_32(1)
    );
\ram_reg_i_5__9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF0000FF0D"
    )
        port map (
      I0 => ram_reg_6,
      I1 => \ram_reg_i_36__7_n_0\,
      I2 => ram_reg_7,
      I3 => ram_reg_8,
      I4 => ram_reg_9,
      I5 => ap_ready_int,
      O => \ap_CS_fsm_reg[21]\(0)
    );
\ram_reg_i_61__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBBBBBB8888888"
    )
        port map (
      I0 => \ram_reg_i_124__2_n_0\,
      I1 => \ram_reg_i_78__3_n_0\,
      I2 => \ram_reg_i_125__3_n_0\,
      I3 => ap_CS_fsm_pp0_stage3,
      I4 => ap_enable_reg_pp0_iter1,
      I5 => DOBDO(4),
      O => \ram_reg_i_61__5_n_0\
    );
\ram_reg_i_63__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBBBBBB8888888"
    )
        port map (
      I0 => \ram_reg_i_128__3_n_0\,
      I1 => \ram_reg_i_78__3_n_0\,
      I2 => \ram_reg_i_129__2_n_0\,
      I3 => ap_CS_fsm_pp0_stage3,
      I4 => ap_enable_reg_pp0_iter1,
      I5 => DOBDO(3),
      O => \ram_reg_i_63__4_n_0\
    );
\ram_reg_i_65__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBBBBBB8888888"
    )
        port map (
      I0 => \ram_reg_i_132__2_n_0\,
      I1 => \ram_reg_i_78__3_n_0\,
      I2 => \ram_reg_i_133__3_n_0\,
      I3 => ap_CS_fsm_pp0_stage3,
      I4 => ap_enable_reg_pp0_iter1,
      I5 => DOBDO(2),
      O => \ram_reg_i_65__5_n_0\
    );
\ram_reg_i_67__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBBBBBB8888888"
    )
        port map (
      I0 => \ram_reg_i_136__3_n_0\,
      I1 => \ram_reg_i_78__3_n_0\,
      I2 => \ram_reg_i_137__3_n_0\,
      I3 => ap_CS_fsm_pp0_stage3,
      I4 => ap_enable_reg_pp0_iter1,
      I5 => DOBDO(1),
      O => \ram_reg_i_67__5_n_0\
    );
\ram_reg_i_69__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBBBBBB8888888"
    )
        port map (
      I0 => \ram_reg_i_140__2_n_0\,
      I1 => \ram_reg_i_78__3_n_0\,
      I2 => \ram_reg_i_141__3_n_0\,
      I3 => ap_CS_fsm_pp0_stage3,
      I4 => ap_enable_reg_pp0_iter1,
      I5 => DOBDO(0),
      O => \ram_reg_i_69__5_n_0\
    );
\ram_reg_i_6__12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAACFAAAAAA00"
    )
        port map (
      I0 => \ram_reg_i_55__9_n_0\,
      I1 => grp_ClefiaKeySet128_fu_176_rk_address1(0),
      I2 => ram_reg_31,
      I3 => ram_reg_32(1),
      I4 => ram_reg_32(0),
      I5 => ram_reg_34,
      O => \ap_CS_fsm_reg[10]\(0)
    );
\ram_reg_i_71__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF0001FFFF"
    )
        port map (
      I0 => ram_reg_2(1),
      I1 => ram_reg_2(2),
      I2 => ram_reg_2(3),
      I3 => ram_reg_2(4),
      I4 => ap_enable_reg_pp0_iter0,
      I5 => \ram_reg_i_144__2_n_0\,
      O => \ram_reg_i_71__5_n_0\
    );
\ram_reg_i_73__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFF0400000004"
    )
        port map (
      I0 => ram_reg_1,
      I1 => Q(1),
      I2 => ram_reg_i_207_n_0,
      I3 => Q(3),
      I4 => Q(4),
      I5 => shl_ln_reg_176(2),
      O => \icmp_ln193_reg_172_reg[0]\(2)
    );
\ram_reg_i_73__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter2,
      I1 => ap_CS_fsm_pp0_stage0,
      I2 => ap_enable_reg_pp0_iter1,
      I3 => ap_CS_fsm_pp0_stage3,
      O => \ram_reg_i_73__5_n_0\
    );
\ram_reg_i_75__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"45CF45FF55CF55FF"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter2,
      I1 => \ram_reg_i_145__3_n_0\,
      I2 => ap_CS_fsm_pp0_stage2,
      I3 => ap_CS_fsm_pp0_stage0,
      I4 => ap_enable_reg_pp0_iter0_reg,
      I5 => grp_ClefiaF0Xor_fu_398_ap_start_reg,
      O => \ram_reg_i_75__5_n_0\
    );
\ram_reg_i_77__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFF0400000004"
    )
        port map (
      I0 => ram_reg_1,
      I1 => Q(1),
      I2 => ram_reg_i_215_n_0,
      I3 => Q(3),
      I4 => Q(4),
      I5 => shl_ln_reg_176(1),
      O => \icmp_ln193_reg_172_reg[0]\(1)
    );
\ram_reg_i_77__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => x_assign_s_reg_891_pp0_iter1_reg(7),
      I1 => DOADO(7),
      I2 => or_ln134_8_fu_747_p3(7),
      I3 => or_ln_fu_753_p3(7),
      I4 => x_assign_30_reg_949(7),
      I5 => z_23_reg_923(7),
      O => \ram_reg_i_77__4_n_0\
    );
\ram_reg_i_78__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage0,
      I1 => ap_enable_reg_pp0_iter2,
      O => \ram_reg_i_78__3_n_0\
    );
\ram_reg_i_79__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => x_assign_30_reg_949(7),
      I1 => or_ln134_s_fu_679_p3(7),
      I2 => or_ln134_7_fu_685_p3(7),
      I3 => z_reg_871(7),
      I4 => x_assign_s_reg_891(7),
      I5 => DOADO(7),
      O => \ram_reg_i_79__3_n_0\
    );
\ram_reg_i_81__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFF0400000004"
    )
        port map (
      I0 => ram_reg_1,
      I1 => Q(1),
      I2 => ram_reg_i_222_n_0,
      I3 => Q(3),
      I4 => Q(4),
      I5 => shl_ln_reg_176(0),
      O => \icmp_ln193_reg_172_reg[0]\(0)
    );
\ram_reg_i_83__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => or_ln_fu_753_p3(7),
      I1 => DOADO(6),
      I2 => or_ln134_8_fu_747_p3(6),
      I3 => or_ln_fu_753_p3(6),
      I4 => or_ln134_7_fu_685_p3(7),
      I5 => z_23_reg_923(6),
      O => \ram_reg_i_83__3_n_0\
    );
\ram_reg_i_84__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => or_ln134_s_fu_679_p3(6),
      I1 => or_ln134_7_fu_685_p3(6),
      I2 => or_ln134_7_fu_685_p3(7),
      I3 => z_reg_871(6),
      I4 => x_assign_s_reg_891(6),
      I5 => DOADO(6),
      O => \ram_reg_i_84__3_n_0\
    );
\ram_reg_i_87__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => or_ln_fu_753_p3(6),
      I1 => DOADO(5),
      I2 => or_ln134_8_fu_747_p3(5),
      I3 => or_ln_fu_753_p3(5),
      I4 => or_ln134_7_fu_685_p3(6),
      I5 => z_23_reg_923(5),
      O => \ram_reg_i_87__3_n_0\
    );
\ram_reg_i_88__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => or_ln134_s_fu_679_p3(5),
      I1 => or_ln134_7_fu_685_p3(5),
      I2 => or_ln134_7_fu_685_p3(6),
      I3 => z_reg_871(5),
      I4 => x_assign_s_reg_891(5),
      I5 => DOADO(5),
      O => \ram_reg_i_88__4_n_0\
    );
\ram_reg_i_91__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9669699669969669"
    )
        port map (
      I0 => or_ln134_s_fu_679_p3(4),
      I1 => or_ln134_7_fu_685_p3(4),
      I2 => or_ln134_7_fu_685_p3(5),
      I3 => z_reg_871(4),
      I4 => x_assign_s_reg_891(4),
      I5 => DOADO(4),
      O => \ram_reg_i_91__3_n_0\
    );
\ram_reg_i_92__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9669699669969669"
    )
        port map (
      I0 => or_ln_fu_753_p3(5),
      I1 => DOADO(4),
      I2 => or_ln_fu_753_p3(4),
      I3 => or_ln134_8_fu_747_p3(4),
      I4 => or_ln134_7_fu_685_p3(5),
      I5 => z_23_reg_923(4),
      O => \ram_reg_i_92__3_n_0\
    );
\ram_reg_i_96__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => x_assign_s_reg_891_pp0_iter1_reg(3),
      I1 => DOADO(3),
      I2 => or_ln_fu_753_p3(3),
      I3 => or_ln134_8_fu_747_p3(3),
      I4 => x_assign_30_reg_949(3),
      I5 => z_23_reg_923(3),
      O => \ram_reg_i_96__3_n_0\
    );
\ram_reg_i_97__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => or_ln134_s_fu_679_p3(3),
      I1 => or_ln134_7_fu_685_p3(3),
      I2 => x_assign_30_reg_949(3),
      I3 => z_reg_871(3),
      I4 => x_assign_s_reg_891(3),
      I5 => DOADO(3),
      O => \ram_reg_i_97__3_n_0\
    );
reg_311_reg: unisim.vcomponents.RAMB18E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 1,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"001C00A800B0000E00EA0082006D009500FB00740033002F00C600D100490057",
      INIT_01 => X"00AF001700F90063003D0076000A00C400B1008500EE005C0092004B00D00028",
      INIT_02 => X"00D8004C005B009D008300E400CE000600200032007A00F70065001900A100BF",
      INIT_03 => X"00F500B600AA007100C000670089003C0013000F009B00D400E8002E005D0042",
      INIT_04 => X"0026005500430039006B00CF00E1007800DA009700000012008C00FD00BE00A4",
      INIT_05 => X"00610009007700A5002200FA0016004E008F00B3005400EB00DD00CC00980030",
      INIT_06 => X"00B400F2001D008B00990008007000EF00AE006C00C1004500370053002A00D6",
      INIT_07 => X"000B006000880014005600BD00A200D3007C00FE00250031004A009F00C700E9",
      INIT_08 => X"0073008A006600FF004800A900B7002B0005001100DC009E0050003400E200CD",
      INIT_09 => X"00ED003E00940058001F00DB002C00B900C2004000A7006A00F1008600750003",
      INIT_0A => X"004700DF002100CA007E003500930062005900E6008D00B8000400A0001B00FC",
      INIT_0B => X"0052002400DE00E00001009C003B0087004D00C8006900A6007F00BA00F30015",
      INIT_0C => X"00C90091003F004600F4002300D500AD00E7005A00B20080001E0068000C007B",
      INIT_0D => X"003A00E300C5002700AC0041005F00F0009600D90018000D00BB00720084006E",
      INIT_0E => X"009000CB00EC00D200B5005E0044001A0038002D00F6007900A30007006F0081",
      INIT_0F => X"008E007D000200BC00D7001000F80051006400AB004F00C3002900E50036009A",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"00000",
      INIT_B => X"00000",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 18,
      READ_WIDTH_B => 18,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"00000",
      SRVAL_B => X"00000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 18,
      WRITE_WIDTH_B => 0
    )
        port map (
      ADDRARDADDR(13 downto 12) => B"00",
      ADDRARDADDR(11 downto 4) => reg_315_reg_1(7 downto 0),
      ADDRARDADDR(3 downto 0) => B"0000",
      ADDRBWRADDR(13 downto 12) => B"00",
      ADDRBWRADDR(11 downto 4) => ADDRBWRADDR(7 downto 0),
      ADDRBWRADDR(3 downto 0) => B"0000",
      CLKARDCLK => ap_clk,
      CLKBWRCLK => ap_clk,
      DIADI(15 downto 0) => B"0000000011111111",
      DIBDI(15 downto 0) => B"1111111111111111",
      DIPADIP(1 downto 0) => B"00",
      DIPBDIP(1 downto 0) => B"11",
      DOADO(15 downto 8) => NLW_reg_311_reg_DOADO_UNCONNECTED(15 downto 8),
      DOADO(7 downto 0) => q0(7 downto 0),
      DOBDO(15 downto 8) => NLW_reg_311_reg_DOBDO_UNCONNECTED(15 downto 8),
      DOBDO(7 downto 0) => D(7 downto 0),
      DOPADOP(1 downto 0) => NLW_reg_311_reg_DOPADOP_UNCONNECTED(1 downto 0),
      DOPBDOP(1 downto 0) => NLW_reg_311_reg_DOPBDOP_UNCONNECTED(1 downto 0),
      ENARDEN => reg_3110,
      ENBWREN => reg_3130,
      REGCEAREGCE => clefia_s0_ce0_0,
      REGCEB => clefia_s0_ce0,
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      WEA(1 downto 0) => B"00",
      WEBWE(3 downto 0) => B"0000"
    );
reg_311_reg_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E0E0EE00"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage2,
      I1 => ap_CS_fsm_pp0_stage1,
      I2 => grp_ClefiaF0Xor_fu_398_ap_start_reg,
      I3 => ap_enable_reg_pp0_iter0_reg,
      I4 => ap_CS_fsm_pp0_stage0,
      O => reg_3110
    );
reg_311_reg_i_3: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCF088A0"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage3,
      I1 => grp_ClefiaF0Xor_fu_398_ap_start_reg,
      I2 => ap_enable_reg_pp0_iter0_reg,
      I3 => ap_CS_fsm_pp0_stage0,
      I4 => ap_CS_fsm_pp0_stage2,
      O => clefia_s0_ce0_0
    );
reg_315_reg: unisim.vcomponents.RAMB18E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 1,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"00D9000C00340013003800B4003600B8003D000A009D004E00E900C300DA006C",
      INIT_01 => X"009300B0002C0098004F00490007009E00DC00E5009C00B7008F0094007400BF",
      INIT_02 => X"000E00D2001900E6003B0027002100E30060004100E7009200B300CD00EB0012",
      INIT_03 => X"008B008700F3005B000F00C500C8002B00BC00A1008E002A003F00C700110091",
      INIT_04 => X"0053004300EF00A400C90051006500D800CE008400A700C6002000DE00F500FB",
      INIT_05 => X"005C0073000B00BA008A006900FF008000D7000D003E00E80031009B005D0025",
      INIT_06 => X"005E00AA00FA0032002800D3001600A300520030003500F6006200150054006E",
      INIT_07 => X"009900A900DF001E004600C100C00063007B000900580033007800ED00EA00CF",
      INIT_08 => X"001F008300DD0059009700900018004000EC008200770039008600C400040055",
      INIT_09 => X"006F00CA0026006100D0008500080048005600A5007C0064002400060037009A",
      INIT_0A => X"00AD008900EE00F0001C0023008C004500D10005007000A0007100B6006A007E",
      INIT_0B => X"00A8004A00B100CB00F4002D001700670076004D005A00DB002F00C2004B007A",
      INIT_0C => X"00AE00FE00E200FD00E000F9000000CC0072004C001000D5003A0047002200B5",
      INIT_0D => X"00F200AF00B9005700A60029004400BE00D600810042001B00F100AB005F00F8",
      INIT_0E => X"00AC00BD0088001A008D007F003C000100020050009F006800BB0066007500D4",
      INIT_0F => X"001D00950014007D002E00E10003006B00B2006D00FC00A20096007900E400F7",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"00000",
      INIT_B => X"00000",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 18,
      READ_WIDTH_B => 18,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"00000",
      SRVAL_B => X"00000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 18,
      WRITE_WIDTH_B => 0
    )
        port map (
      ADDRARDADDR(13 downto 12) => B"00",
      ADDRARDADDR(11 downto 4) => ADDRBWRADDR(7 downto 0),
      ADDRARDADDR(3 downto 0) => B"0000",
      ADDRBWRADDR(13 downto 12) => B"00",
      ADDRBWRADDR(11 downto 4) => reg_315_reg_1(7 downto 0),
      ADDRBWRADDR(3 downto 0) => B"0000",
      CLKARDCLK => ap_clk,
      CLKBWRCLK => ap_clk,
      DIADI(15 downto 0) => B"0000000011111111",
      DIBDI(15 downto 0) => B"1111111111111111",
      DIPADIP(1 downto 0) => B"00",
      DIPBDIP(1 downto 0) => B"11",
      DOADO(15 downto 8) => NLW_reg_315_reg_DOADO_UNCONNECTED(15 downto 8),
      DOADO(7) => reg_315_reg_n_8,
      DOADO(6) => reg_315_reg_n_9,
      DOADO(5) => reg_315_reg_n_10,
      DOADO(4) => reg_315_reg_n_11,
      DOADO(3) => reg_315_reg_n_12,
      DOADO(2) => reg_315_reg_n_13,
      DOADO(1) => reg_315_reg_n_14,
      DOADO(0) => reg_315_reg_n_15,
      DOBDO(15 downto 8) => NLW_reg_315_reg_DOBDO_UNCONNECTED(15 downto 8),
      DOBDO(7 downto 0) => reg_315_reg_0(7 downto 0),
      DOPADOP(1 downto 0) => NLW_reg_315_reg_DOPADOP_UNCONNECTED(1 downto 0),
      DOPBDOP(1 downto 0) => NLW_reg_315_reg_DOPBDOP_UNCONNECTED(1 downto 0),
      ENARDEN => reg_3110,
      ENBWREN => reg_3130,
      REGCEAREGCE => clefia_s0_ce0_0,
      REGCEB => clefia_s0_ce0,
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      WEA(1 downto 0) => B"00",
      WEBWE(3 downto 0) => B"0000"
    );
\rk_offset_read_reg_815[3]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \rk_offset_read_reg_815_reg[7]_0\(3),
      O => grp_ClefiaF0Xor_fu_398_rk_offset(3)
    );
\rk_offset_read_reg_815[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \rk_offset_read_reg_815_reg[7]_0\(5),
      I1 => \rk_offset_read_reg_815_reg[7]_0\(4),
      I2 => \rk_offset_read_reg_815_reg[7]_0\(3),
      O => \rk_offset_read_reg_815[5]_i_1_n_0\
    );
\rk_offset_read_reg_815[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \rk_offset_read_reg_815_reg[7]_0\(3),
      I1 => \rk_offset_read_reg_815_reg[7]_0\(4),
      I2 => \rk_offset_read_reg_815_reg[7]_0\(5),
      I3 => \rk_offset_read_reg_815_reg[7]_0\(6),
      I4 => \rk_offset_read_reg_815_reg[7]_0\(7),
      O => grp_ClefiaF0Xor_fu_398_rk_offset(7)
    );
\rk_offset_read_reg_815_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage0,
      D => \rk_offset_read_reg_815_reg[7]_0\(0),
      Q => rk_offset_read_reg_815(0),
      R => '0'
    );
\rk_offset_read_reg_815_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage0,
      D => \rk_offset_read_reg_815_reg[7]_0\(1),
      Q => rk_offset_read_reg_815(1),
      R => '0'
    );
\rk_offset_read_reg_815_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage0,
      D => \rk_offset_read_reg_815_reg[7]_0\(2),
      Q => rk_offset_read_reg_815(2),
      R => '0'
    );
\rk_offset_read_reg_815_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage0,
      D => grp_ClefiaF0Xor_fu_398_rk_offset(3),
      Q => rk_offset_read_reg_815(3),
      R => '0'
    );
\rk_offset_read_reg_815_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage0,
      D => \rk_offset_read_reg_815_reg[6]_1\(0),
      Q => rk_offset_read_reg_815(4),
      R => '0'
    );
\rk_offset_read_reg_815_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage0,
      D => \rk_offset_read_reg_815[5]_i_1_n_0\,
      Q => rk_offset_read_reg_815(5),
      R => '0'
    );
\rk_offset_read_reg_815_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage0,
      D => \rk_offset_read_reg_815_reg[6]_1\(1),
      Q => rk_offset_read_reg_815(6),
      R => '0'
    );
\rk_offset_read_reg_815_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage0,
      D => grp_ClefiaF0Xor_fu_398_rk_offset(7),
      Q => rk_offset_read_reg_815(7),
      R => '0'
    );
\tmp_149_reg_944_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage0,
      D => q0(6),
      Q => or_ln134_s_fu_679_p3(0),
      R => '0'
    );
\tmp_157_reg_908_pp0_iter1_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage3,
      D => x_assign_31_reg_897(7),
      Q => or_ln134_8_fu_747_p3(0),
      R => '0'
    );
\trunc_ln134_67_reg_939[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => q0(6),
      I1 => q0(0),
      O => \trunc_ln134_67_reg_939[1]_i_1_n_0\
    );
\trunc_ln134_67_reg_939[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => q0(6),
      I1 => q0(1),
      I2 => q0(7),
      O => \trunc_ln134_67_reg_939[2]_i_1_n_0\
    );
\trunc_ln134_67_reg_939[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => q0(6),
      I1 => q0(2),
      I2 => q0(7),
      O => \trunc_ln134_67_reg_939[3]_i_1_n_0\
    );
\trunc_ln134_67_reg_939_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage0,
      D => q0(7),
      Q => or_ln134_s_fu_679_p3(1),
      R => '0'
    );
\trunc_ln134_67_reg_939_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage0,
      D => \trunc_ln134_67_reg_939[1]_i_1_n_0\,
      Q => or_ln134_s_fu_679_p3(2),
      R => '0'
    );
\trunc_ln134_67_reg_939_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage0,
      D => \trunc_ln134_67_reg_939[2]_i_1_n_0\,
      Q => or_ln134_s_fu_679_p3(3),
      R => '0'
    );
\trunc_ln134_67_reg_939_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage0,
      D => \trunc_ln134_67_reg_939[3]_i_1_n_0\,
      Q => or_ln134_s_fu_679_p3(4),
      R => '0'
    );
\trunc_ln134_67_reg_939_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage0,
      D => x_assign_29_fu_561_p3(4),
      Q => or_ln134_s_fu_679_p3(5),
      R => '0'
    );
\trunc_ln134_67_reg_939_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage0,
      D => q0(4),
      Q => or_ln134_s_fu_679_p3(6),
      R => '0'
    );
\trunc_ln134_67_reg_939_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage0,
      D => q0(5),
      Q => or_ln134_s_fu_679_p3(7),
      R => '0'
    );
\trunc_ln134_69_reg_955[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => reg_315_reg_n_9,
      I1 => reg_315_reg_n_15,
      O => \trunc_ln134_69_reg_955[1]_i_1_n_0\
    );
\trunc_ln134_69_reg_955[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => reg_315_reg_n_9,
      I1 => reg_315_reg_n_14,
      I2 => reg_315_reg_n_8,
      O => \trunc_ln134_69_reg_955[2]_i_1_n_0\
    );
\trunc_ln134_69_reg_955[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => reg_315_reg_n_9,
      I1 => reg_315_reg_n_13,
      I2 => reg_315_reg_n_8,
      O => \trunc_ln134_69_reg_955[3]_i_1_n_0\
    );
\trunc_ln134_69_reg_955_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage0,
      D => reg_315_reg_n_8,
      Q => or_ln134_7_fu_685_p3(1),
      R => '0'
    );
\trunc_ln134_69_reg_955_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage0,
      D => \trunc_ln134_69_reg_955[1]_i_1_n_0\,
      Q => or_ln134_7_fu_685_p3(2),
      R => '0'
    );
\trunc_ln134_69_reg_955_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage0,
      D => \trunc_ln134_69_reg_955[2]_i_1_n_0\,
      Q => or_ln134_7_fu_685_p3(3),
      R => '0'
    );
\trunc_ln134_69_reg_955_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage0,
      D => \trunc_ln134_69_reg_955[3]_i_1_n_0\,
      Q => or_ln134_7_fu_685_p3(4),
      R => '0'
    );
\trunc_ln134_69_reg_955_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage0,
      D => x_assign_30_fu_637_p3(4),
      Q => or_ln134_7_fu_685_p3(5),
      R => '0'
    );
\trunc_ln134_69_reg_955_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage0,
      D => reg_315_reg_n_11,
      Q => or_ln134_7_fu_685_p3(6),
      R => '0'
    );
\trunc_ln134_69_reg_955_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage0,
      D => reg_315_reg_n_10,
      Q => or_ln134_7_fu_685_p3(7),
      R => '0'
    );
\trunc_ln134_71_reg_903_pp0_iter1_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage3,
      D => x_assign_31_reg_897(0),
      Q => or_ln134_8_fu_747_p3(1),
      R => '0'
    );
\trunc_ln134_71_reg_903_pp0_iter1_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage3,
      D => trunc_ln134_71_reg_903(1),
      Q => or_ln134_8_fu_747_p3(2),
      R => '0'
    );
\trunc_ln134_71_reg_903_pp0_iter1_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage3,
      D => trunc_ln134_71_reg_903(2),
      Q => or_ln134_8_fu_747_p3(3),
      R => '0'
    );
\trunc_ln134_71_reg_903_pp0_iter1_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage3,
      D => trunc_ln134_71_reg_903(3),
      Q => or_ln134_8_fu_747_p3(4),
      R => '0'
    );
\trunc_ln134_71_reg_903_pp0_iter1_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage3,
      D => x_assign_31_reg_897(4),
      Q => or_ln134_8_fu_747_p3(5),
      R => '0'
    );
\trunc_ln134_71_reg_903_pp0_iter1_reg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage3,
      D => x_assign_31_reg_897(5),
      Q => or_ln134_8_fu_747_p3(6),
      R => '0'
    );
\trunc_ln134_71_reg_903_pp0_iter1_reg_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage3,
      D => x_assign_31_reg_897(6),
      Q => or_ln134_8_fu_747_p3(7),
      R => '0'
    );
\trunc_ln134_71_reg_903_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage3,
      D => \trunc_ln134_67_reg_939[1]_i_1_n_0\,
      Q => trunc_ln134_71_reg_903(1),
      R => '0'
    );
\trunc_ln134_71_reg_903_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage3,
      D => \trunc_ln134_67_reg_939[2]_i_1_n_0\,
      Q => trunc_ln134_71_reg_903(2),
      R => '0'
    );
\trunc_ln134_71_reg_903_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage3,
      D => \trunc_ln134_67_reg_939[3]_i_1_n_0\,
      Q => trunc_ln134_71_reg_903(3),
      R => '0'
    );
\trunc_ln134_72_reg_913_pp0_iter1_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage3,
      D => x_assign_s_reg_891(0),
      Q => or_ln_fu_753_p3(1),
      R => '0'
    );
\trunc_ln134_72_reg_913_pp0_iter1_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage3,
      D => trunc_ln134_72_reg_913(1),
      Q => or_ln_fu_753_p3(2),
      R => '0'
    );
\trunc_ln134_72_reg_913_pp0_iter1_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage3,
      D => trunc_ln134_72_reg_913(2),
      Q => or_ln_fu_753_p3(3),
      R => '0'
    );
\trunc_ln134_72_reg_913_pp0_iter1_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage3,
      D => trunc_ln134_72_reg_913(3),
      Q => or_ln_fu_753_p3(4),
      R => '0'
    );
\trunc_ln134_72_reg_913_pp0_iter1_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage3,
      D => x_assign_s_reg_891(4),
      Q => or_ln_fu_753_p3(5),
      R => '0'
    );
\trunc_ln134_72_reg_913_pp0_iter1_reg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage3,
      D => x_assign_s_reg_891(5),
      Q => or_ln_fu_753_p3(6),
      R => '0'
    );
\trunc_ln134_72_reg_913_pp0_iter1_reg_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage3,
      D => x_assign_s_reg_891(6),
      Q => or_ln_fu_753_p3(7),
      R => '0'
    );
\trunc_ln134_72_reg_913_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage3,
      D => \trunc_ln134_69_reg_955[1]_i_1_n_0\,
      Q => trunc_ln134_72_reg_913(1),
      R => '0'
    );
\trunc_ln134_72_reg_913_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage3,
      D => \trunc_ln134_69_reg_955[2]_i_1_n_0\,
      Q => trunc_ln134_72_reg_913(2),
      R => '0'
    );
\trunc_ln134_72_reg_913_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage3,
      D => \trunc_ln134_69_reg_955[3]_i_1_n_0\,
      Q => trunc_ln134_72_reg_913(3),
      R => '0'
    );
\x_assign_29_reg_933_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage0,
      D => q0(0),
      Q => x_assign_29_reg_933(1),
      R => '0'
    );
\x_assign_29_reg_933_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage0,
      D => x_assign_29_fu_561_p3(2),
      Q => x_assign_29_reg_933(2),
      R => '0'
    );
\x_assign_29_reg_933_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage0,
      D => x_assign_29_fu_561_p3(3),
      Q => x_assign_29_reg_933(3),
      R => '0'
    );
\x_assign_30_reg_949_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage0,
      D => reg_315_reg_n_15,
      Q => x_assign_30_reg_949(1),
      R => '0'
    );
\x_assign_30_reg_949_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage0,
      D => x_assign_30_fu_637_p3(2),
      Q => x_assign_30_reg_949(2),
      R => '0'
    );
\x_assign_30_reg_949_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage0,
      D => x_assign_30_fu_637_p3(3),
      Q => x_assign_30_reg_949(3),
      R => '0'
    );
\x_assign_30_reg_949_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage0,
      D => reg_315_reg_n_9,
      Q => x_assign_30_reg_949(7),
      R => '0'
    );
\x_assign_31_reg_897[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => q0(7),
      I1 => q0(1),
      O => x_assign_29_fu_561_p3(2)
    );
\x_assign_31_reg_897[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => q0(7),
      I1 => q0(2),
      O => x_assign_29_fu_561_p3(3)
    );
\x_assign_31_reg_897[4]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => q0(7),
      I1 => q0(3),
      O => x_assign_29_fu_561_p3(4)
    );
\x_assign_31_reg_897_pp0_iter1_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage3,
      D => x_assign_31_reg_897(1),
      Q => x_assign_31_reg_897_pp0_iter1_reg(1),
      R => '0'
    );
\x_assign_31_reg_897_pp0_iter1_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage3,
      D => x_assign_31_reg_897(2),
      Q => x_assign_31_reg_897_pp0_iter1_reg(2),
      R => '0'
    );
\x_assign_31_reg_897_pp0_iter1_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage3,
      D => x_assign_31_reg_897(3),
      Q => x_assign_31_reg_897_pp0_iter1_reg(3),
      R => '0'
    );
\x_assign_31_reg_897_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage3,
      D => q0(7),
      Q => x_assign_31_reg_897(0),
      R => '0'
    );
\x_assign_31_reg_897_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage3,
      D => q0(0),
      Q => x_assign_31_reg_897(1),
      R => '0'
    );
\x_assign_31_reg_897_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage3,
      D => x_assign_29_fu_561_p3(2),
      Q => x_assign_31_reg_897(2),
      R => '0'
    );
\x_assign_31_reg_897_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage3,
      D => x_assign_29_fu_561_p3(3),
      Q => x_assign_31_reg_897(3),
      R => '0'
    );
\x_assign_31_reg_897_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage3,
      D => x_assign_29_fu_561_p3(4),
      Q => x_assign_31_reg_897(4),
      R => '0'
    );
\x_assign_31_reg_897_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage3,
      D => q0(4),
      Q => x_assign_31_reg_897(5),
      R => '0'
    );
\x_assign_31_reg_897_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage3,
      D => q0(5),
      Q => x_assign_31_reg_897(6),
      R => '0'
    );
\x_assign_31_reg_897_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage3,
      D => q0(6),
      Q => x_assign_31_reg_897(7),
      R => '0'
    );
\x_assign_s_reg_891[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => reg_315_reg_n_8,
      I1 => reg_315_reg_n_14,
      O => x_assign_30_fu_637_p3(2)
    );
\x_assign_s_reg_891[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => reg_315_reg_n_8,
      I1 => reg_315_reg_n_13,
      O => x_assign_30_fu_637_p3(3)
    );
\x_assign_s_reg_891[4]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => reg_315_reg_n_8,
      I1 => reg_315_reg_n_12,
      O => x_assign_30_fu_637_p3(4)
    );
\x_assign_s_reg_891_pp0_iter1_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage3,
      D => x_assign_s_reg_891(1),
      Q => x_assign_s_reg_891_pp0_iter1_reg(1),
      R => '0'
    );
\x_assign_s_reg_891_pp0_iter1_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage3,
      D => x_assign_s_reg_891(2),
      Q => x_assign_s_reg_891_pp0_iter1_reg(2),
      R => '0'
    );
\x_assign_s_reg_891_pp0_iter1_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage3,
      D => x_assign_s_reg_891(3),
      Q => x_assign_s_reg_891_pp0_iter1_reg(3),
      R => '0'
    );
\x_assign_s_reg_891_pp0_iter1_reg_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage3,
      D => x_assign_s_reg_891(7),
      Q => x_assign_s_reg_891_pp0_iter1_reg(7),
      R => '0'
    );
\x_assign_s_reg_891_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage3,
      D => reg_315_reg_n_8,
      Q => x_assign_s_reg_891(0),
      R => '0'
    );
\x_assign_s_reg_891_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage3,
      D => reg_315_reg_n_15,
      Q => x_assign_s_reg_891(1),
      R => '0'
    );
\x_assign_s_reg_891_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage3,
      D => x_assign_30_fu_637_p3(2),
      Q => x_assign_s_reg_891(2),
      R => '0'
    );
\x_assign_s_reg_891_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage3,
      D => x_assign_30_fu_637_p3(3),
      Q => x_assign_s_reg_891(3),
      R => '0'
    );
\x_assign_s_reg_891_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage3,
      D => x_assign_30_fu_637_p3(4),
      Q => x_assign_s_reg_891(4),
      R => '0'
    );
\x_assign_s_reg_891_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage3,
      D => reg_315_reg_n_11,
      Q => x_assign_s_reg_891(5),
      R => '0'
    );
\x_assign_s_reg_891_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage3,
      D => reg_315_reg_n_10,
      Q => x_assign_s_reg_891(6),
      R => '0'
    );
\x_assign_s_reg_891_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage3,
      D => reg_315_reg_n_9,
      Q => x_assign_s_reg_891(7),
      R => '0'
    );
\z_22_reg_876[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A820"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage3,
      I1 => ap_CS_fsm_pp0_stage0,
      I2 => ap_enable_reg_pp0_iter0_reg,
      I3 => grp_ClefiaF0Xor_fu_398_ap_start_reg,
      O => grp_ClefiaF0Xor_fu_398_ap_ready
    );
\z_22_reg_876_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_ClefiaF0Xor_fu_398_ap_ready,
      D => reg_315_reg_n_15,
      Q => z_22_reg_876(0),
      R => '0'
    );
\z_22_reg_876_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_ClefiaF0Xor_fu_398_ap_ready,
      D => reg_315_reg_n_14,
      Q => z_22_reg_876(1),
      R => '0'
    );
\z_22_reg_876_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_ClefiaF0Xor_fu_398_ap_ready,
      D => reg_315_reg_n_13,
      Q => z_22_reg_876(2),
      R => '0'
    );
\z_22_reg_876_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_ClefiaF0Xor_fu_398_ap_ready,
      D => reg_315_reg_n_12,
      Q => z_22_reg_876(3),
      R => '0'
    );
\z_22_reg_876_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_ClefiaF0Xor_fu_398_ap_ready,
      D => reg_315_reg_n_11,
      Q => z_22_reg_876(4),
      R => '0'
    );
\z_22_reg_876_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_ClefiaF0Xor_fu_398_ap_ready,
      D => reg_315_reg_n_10,
      Q => z_22_reg_876(5),
      R => '0'
    );
\z_22_reg_876_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_ClefiaF0Xor_fu_398_ap_ready,
      D => reg_315_reg_n_9,
      Q => z_22_reg_876(6),
      R => '0'
    );
\z_22_reg_876_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_ClefiaF0Xor_fu_398_ap_ready,
      D => reg_315_reg_n_8,
      Q => z_22_reg_876(7),
      R => '0'
    );
\z_23_reg_923_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => z_23_reg_9230,
      D => q0(0),
      Q => z_23_reg_923(0),
      R => '0'
    );
\z_23_reg_923_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => z_23_reg_9230,
      D => q0(1),
      Q => z_23_reg_923(1),
      R => '0'
    );
\z_23_reg_923_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => z_23_reg_9230,
      D => q0(2),
      Q => z_23_reg_923(2),
      R => '0'
    );
\z_23_reg_923_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => z_23_reg_9230,
      D => q0(3),
      Q => z_23_reg_923(3),
      R => '0'
    );
\z_23_reg_923_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => z_23_reg_9230,
      D => q0(4),
      Q => z_23_reg_923(4),
      R => '0'
    );
\z_23_reg_923_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => z_23_reg_9230,
      D => q0(5),
      Q => z_23_reg_923(5),
      R => '0'
    );
\z_23_reg_923_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => z_23_reg_9230,
      D => q0(6),
      Q => z_23_reg_923(6),
      R => '0'
    );
\z_23_reg_923_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => z_23_reg_9230,
      D => q0(7),
      Q => z_23_reg_923(7),
      R => '0'
    );
\z_24_reg_928[7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage0,
      I1 => ap_enable_reg_pp0_iter1,
      O => z_23_reg_9230
    );
\z_24_reg_928_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => z_23_reg_9230,
      D => reg_315_reg_n_15,
      Q => z_24_reg_928(0),
      R => '0'
    );
\z_24_reg_928_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => z_23_reg_9230,
      D => reg_315_reg_n_14,
      Q => z_24_reg_928(1),
      R => '0'
    );
\z_24_reg_928_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => z_23_reg_9230,
      D => reg_315_reg_n_13,
      Q => z_24_reg_928(2),
      R => '0'
    );
\z_24_reg_928_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => z_23_reg_9230,
      D => reg_315_reg_n_12,
      Q => z_24_reg_928(3),
      R => '0'
    );
\z_24_reg_928_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => z_23_reg_9230,
      D => reg_315_reg_n_11,
      Q => z_24_reg_928(4),
      R => '0'
    );
\z_24_reg_928_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => z_23_reg_9230,
      D => reg_315_reg_n_10,
      Q => z_24_reg_928(5),
      R => '0'
    );
\z_24_reg_928_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => z_23_reg_9230,
      D => reg_315_reg_n_9,
      Q => z_24_reg_928(6),
      R => '0'
    );
\z_24_reg_928_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => z_23_reg_9230,
      D => reg_315_reg_n_8,
      Q => z_24_reg_928(7),
      R => '0'
    );
\z_reg_871_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_ClefiaF0Xor_fu_398_ap_ready,
      D => q0(0),
      Q => z_reg_871(0),
      R => '0'
    );
\z_reg_871_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_ClefiaF0Xor_fu_398_ap_ready,
      D => q0(1),
      Q => z_reg_871(1),
      R => '0'
    );
\z_reg_871_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_ClefiaF0Xor_fu_398_ap_ready,
      D => q0(2),
      Q => z_reg_871(2),
      R => '0'
    );
\z_reg_871_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_ClefiaF0Xor_fu_398_ap_ready,
      D => q0(3),
      Q => z_reg_871(3),
      R => '0'
    );
\z_reg_871_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_ClefiaF0Xor_fu_398_ap_ready,
      D => q0(4),
      Q => z_reg_871(4),
      R => '0'
    );
\z_reg_871_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_ClefiaF0Xor_fu_398_ap_ready,
      D => q0(5),
      Q => z_reg_871(5),
      R => '0'
    );
\z_reg_871_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_ClefiaF0Xor_fu_398_ap_ready,
      D => q0(6),
      Q => z_reg_871(6),
      R => '0'
    );
\z_reg_871_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_ClefiaF0Xor_fu_398_ap_ready,
      D => q0(7),
      Q => z_reg_871(7),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_ClefiaF0Xor_2_clefia_s0_ROM_AUTO_1R is
  port (
    DOADO : out STD_LOGIC_VECTOR ( 7 downto 0 );
    DOBDO : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \trunc_ln134_20_reg_1232_reg[5]\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    q0_reg_0 : out STD_LOGIC_VECTOR ( 4 downto 0 );
    q0_reg_1 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    ap_clk : in STD_LOGIC;
    clefia_s0_ce0 : in STD_LOGIC;
    ADDRBWRADDR : in STD_LOGIC_VECTOR ( 7 downto 0 );
    grp_ClefiaF0Xor_2_fu_722_ap_start_reg : in STD_LOGIC;
    ap_enable_reg_pp0_iter0_reg_0 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ap_enable_reg_pp0_iter1 : in STD_LOGIC;
    q0_reg_2 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    q0_reg_3 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \xor_ln180_reg_1267_reg[4]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \xor_ln180_reg_1267_reg[3]\ : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_ClefiaF0Xor_2_clefia_s0_ROM_AUTO_1R;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_ClefiaF0Xor_2_clefia_s0_ROM_AUTO_1R is
  signal \^dobdo\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal clefia_s0_ce0_2 : STD_LOGIC;
  signal sel : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_q0_reg_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 8 );
  signal NLW_q0_reg_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 8 );
  signal NLW_q0_reg_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_q0_reg_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of q0_reg : label is "p0_d8";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of q0_reg : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of q0_reg : label is 2048;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of q0_reg : label is "inst/grp_ClefiaKeySet256_fu_148/grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_210_1_fu_92/grp_ClefiaF0Xor_2_fu_722/clefia_s0_U/q0_reg";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of q0_reg : label is "RAM_SP";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of q0_reg : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of q0_reg : label is 1023;
  attribute ram_offset : integer;
  attribute ram_offset of q0_reg : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of q0_reg : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of q0_reg : label is 7;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \trunc_ln134_13_reg_1257[5]_i_1\ : label is "soft_lutpair613";
  attribute SOFT_HLUTNM of \trunc_ln134_17_reg_1310[1]_i_1\ : label is "soft_lutpair617";
  attribute SOFT_HLUTNM of \trunc_ln134_17_reg_1310[2]_i_1\ : label is "soft_lutpair615";
  attribute SOFT_HLUTNM of \trunc_ln134_17_reg_1310[3]_i_1\ : label is "soft_lutpair612";
  attribute SOFT_HLUTNM of \trunc_ln134_17_reg_1310[4]_i_1\ : label is "soft_lutpair614";
  attribute SOFT_HLUTNM of \x_assign_1_reg_1304[2]_i_1\ : label is "soft_lutpair616";
  attribute SOFT_HLUTNM of \x_assign_1_reg_1304[3]_i_1\ : label is "soft_lutpair616";
  attribute SOFT_HLUTNM of \xor_ln180_reg_1267[0]_i_1\ : label is "soft_lutpair617";
  attribute SOFT_HLUTNM of \xor_ln180_reg_1267[1]_i_1\ : label is "soft_lutpair615";
  attribute SOFT_HLUTNM of \xor_ln180_reg_1267[2]_i_1\ : label is "soft_lutpair612";
  attribute SOFT_HLUTNM of \xor_ln180_reg_1267[3]_i_1\ : label is "soft_lutpair614";
  attribute SOFT_HLUTNM of \xor_ln180_reg_1267[4]_i_1\ : label is "soft_lutpair613";
begin
  DOBDO(7 downto 0) <= \^dobdo\(7 downto 0);
q0_reg: unisim.vcomponents.RAMB18E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"001C00A800B0000E00EA0082006D009500FB00740033002F00C600D100490057",
      INIT_01 => X"00AF001700F90063003D0076000A00C400B1008500EE005C0092004B00D00028",
      INIT_02 => X"00D8004C005B009D008300E400CE000600200032007A00F70065001900A100BF",
      INIT_03 => X"00F500B600AA007100C000670089003C0013000F009B00D400E8002E005D0042",
      INIT_04 => X"0026005500430039006B00CF00E1007800DA009700000012008C00FD00BE00A4",
      INIT_05 => X"00610009007700A5002200FA0016004E008F00B3005400EB00DD00CC00980030",
      INIT_06 => X"00B400F2001D008B00990008007000EF00AE006C00C1004500370053002A00D6",
      INIT_07 => X"000B006000880014005600BD00A200D3007C00FE00250031004A009F00C700E9",
      INIT_08 => X"0073008A006600FF004800A900B7002B0005001100DC009E0050003400E200CD",
      INIT_09 => X"00ED003E00940058001F00DB002C00B900C2004000A7006A00F1008600750003",
      INIT_0A => X"004700DF002100CA007E003500930062005900E6008D00B8000400A0001B00FC",
      INIT_0B => X"0052002400DE00E00001009C003B0087004D00C8006900A6007F00BA00F30015",
      INIT_0C => X"00C90091003F004600F4002300D500AD00E7005A00B20080001E0068000C007B",
      INIT_0D => X"003A00E300C5002700AC0041005F00F0009600D90018000D00BB00720084006E",
      INIT_0E => X"009000CB00EC00D200B5005E0044001A0038002D00F6007900A30007006F0081",
      INIT_0F => X"008E007D000200BC00D7001000F80051006400AB004F00C3002900E50036009A",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"00000",
      INIT_B => X"00000",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 18,
      READ_WIDTH_B => 18,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"00000",
      SRVAL_B => X"00000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 18,
      WRITE_WIDTH_B => 0
    )
        port map (
      ADDRARDADDR(13 downto 12) => B"00",
      ADDRARDADDR(11 downto 4) => sel(7 downto 0),
      ADDRARDADDR(3 downto 0) => B"0000",
      ADDRBWRADDR(13 downto 12) => B"00",
      ADDRBWRADDR(11 downto 4) => ADDRBWRADDR(7 downto 0),
      ADDRBWRADDR(3 downto 0) => B"0000",
      CLKARDCLK => ap_clk,
      CLKBWRCLK => ap_clk,
      DIADI(15 downto 0) => B"0000000011111111",
      DIBDI(15 downto 0) => B"1111111111111111",
      DIPADIP(1 downto 0) => B"00",
      DIPBDIP(1 downto 0) => B"11",
      DOADO(15 downto 8) => NLW_q0_reg_DOADO_UNCONNECTED(15 downto 8),
      DOADO(7 downto 0) => DOADO(7 downto 0),
      DOBDO(15 downto 8) => NLW_q0_reg_DOBDO_UNCONNECTED(15 downto 8),
      DOBDO(7 downto 0) => \^dobdo\(7 downto 0),
      DOPADOP(1 downto 0) => NLW_q0_reg_DOPADOP_UNCONNECTED(1 downto 0),
      DOPBDOP(1 downto 0) => NLW_q0_reg_DOPBDOP_UNCONNECTED(1 downto 0),
      ENARDEN => clefia_s0_ce0_2,
      ENBWREN => clefia_s0_ce0,
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      WEA(1 downto 0) => B"00",
      WEBWE(3 downto 0) => B"0000"
    );
q0_reg_i_10: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => q0_reg_2(0),
      I1 => Q(0),
      I2 => ap_enable_reg_pp0_iter1,
      I3 => q0_reg_3(0),
      O => sel(0)
    );
\q0_reg_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFA0C0C0"
    )
        port map (
      I0 => grp_ClefiaF0Xor_2_fu_722_ap_start_reg,
      I1 => ap_enable_reg_pp0_iter0_reg_0,
      I2 => Q(1),
      I3 => ap_enable_reg_pp0_iter1,
      I4 => Q(0),
      O => clefia_s0_ce0_2
    );
q0_reg_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => q0_reg_2(7),
      I1 => Q(0),
      I2 => ap_enable_reg_pp0_iter1,
      I3 => q0_reg_3(7),
      O => sel(7)
    );
q0_reg_i_4: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => q0_reg_2(6),
      I1 => Q(0),
      I2 => ap_enable_reg_pp0_iter1,
      I3 => q0_reg_3(6),
      O => sel(6)
    );
q0_reg_i_5: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => q0_reg_2(5),
      I1 => Q(0),
      I2 => ap_enable_reg_pp0_iter1,
      I3 => q0_reg_3(5),
      O => sel(5)
    );
q0_reg_i_6: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => q0_reg_2(4),
      I1 => Q(0),
      I2 => ap_enable_reg_pp0_iter1,
      I3 => q0_reg_3(4),
      O => sel(4)
    );
q0_reg_i_7: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => q0_reg_2(3),
      I1 => Q(0),
      I2 => ap_enable_reg_pp0_iter1,
      I3 => q0_reg_3(3),
      O => sel(3)
    );
q0_reg_i_8: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => q0_reg_2(2),
      I1 => Q(0),
      I2 => ap_enable_reg_pp0_iter1,
      I3 => q0_reg_3(2),
      O => sel(2)
    );
q0_reg_i_9: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => q0_reg_2(1),
      I1 => Q(0),
      I2 => ap_enable_reg_pp0_iter1,
      I3 => q0_reg_3(1),
      O => sel(1)
    );
\trunc_ln134_13_reg_1257[5]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^dobdo\(7),
      I1 => \^dobdo\(3),
      O => q0_reg_0(4)
    );
\trunc_ln134_17_reg_1310[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^dobdo\(7),
      I1 => \^dobdo\(5),
      O => q0_reg_0(0)
    );
\trunc_ln134_17_reg_1310[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^dobdo\(0),
      I1 => \^dobdo\(6),
      I2 => \^dobdo\(5),
      O => q0_reg_0(1)
    );
\trunc_ln134_17_reg_1310[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \^dobdo\(1),
      I1 => \^dobdo\(7),
      I2 => \^dobdo\(6),
      I3 => \^dobdo\(5),
      O => q0_reg_0(2)
    );
\trunc_ln134_17_reg_1310[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^dobdo\(6),
      I1 => \^dobdo\(2),
      I2 => \^dobdo\(7),
      O => q0_reg_0(3)
    );
\x_assign_1_reg_1304[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^dobdo\(7),
      I1 => \^dobdo\(1),
      O => q0_reg_1(0)
    );
\x_assign_1_reg_1304[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^dobdo\(7),
      I1 => \^dobdo\(2),
      O => q0_reg_1(1)
    );
\xor_ln180_reg_1267[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^dobdo\(7),
      I1 => \xor_ln180_reg_1267_reg[3]\(0),
      O => \trunc_ln134_20_reg_1232_reg[5]\(0)
    );
\xor_ln180_reg_1267[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^dobdo\(0),
      I1 => \xor_ln180_reg_1267_reg[3]\(1),
      O => \trunc_ln134_20_reg_1232_reg[5]\(1)
    );
\xor_ln180_reg_1267[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \xor_ln180_reg_1267_reg[3]\(2),
      I1 => \^dobdo\(1),
      I2 => \^dobdo\(7),
      O => \trunc_ln134_20_reg_1232_reg[5]\(2)
    );
\xor_ln180_reg_1267[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \xor_ln180_reg_1267_reg[3]\(3),
      I1 => \^dobdo\(2),
      I2 => \^dobdo\(7),
      O => \trunc_ln134_20_reg_1232_reg[5]\(3)
    );
\xor_ln180_reg_1267[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \xor_ln180_reg_1267_reg[4]\(0),
      I1 => \^dobdo\(3),
      I2 => \^dobdo\(7),
      O => \trunc_ln134_20_reg_1232_reg[5]\(4)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_ClefiaF0Xor_2_clefia_s0_ROM_AUTO_1R_16 is
  port (
    DOADO : out STD_LOGIC_VECTOR ( 7 downto 0 );
    DOBDO : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \trunc_ln134_31_reg_1232_reg[5]\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    q0_reg_0 : out STD_LOGIC_VECTOR ( 4 downto 0 );
    q0_reg_1 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    ap_clk : in STD_LOGIC;
    clefia_s0_ce0 : in STD_LOGIC;
    ADDRBWRADDR : in STD_LOGIC_VECTOR ( 7 downto 0 );
    grp_ClefiaF0Xor_1_fu_722_ap_start_reg : in STD_LOGIC;
    ap_enable_reg_pp0_iter0_reg_0 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ap_enable_reg_pp0_iter1 : in STD_LOGIC;
    q0_reg_2 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    q0_reg_3 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \xor_ln180_reg_1267_reg[4]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \xor_ln180_reg_1267_reg[3]\ : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_ClefiaF0Xor_2_clefia_s0_ROM_AUTO_1R_16 : entity is "clefia_ClefiaF0Xor_2_clefia_s0_ROM_AUTO_1R";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_ClefiaF0Xor_2_clefia_s0_ROM_AUTO_1R_16;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_ClefiaF0Xor_2_clefia_s0_ROM_AUTO_1R_16 is
  signal \^dobdo\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal clefia_s0_ce0_2 : STD_LOGIC;
  signal sel : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_q0_reg_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 8 );
  signal NLW_q0_reg_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 8 );
  signal NLW_q0_reg_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_q0_reg_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of q0_reg : label is "p0_d8";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of q0_reg : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of q0_reg : label is 2048;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of q0_reg : label is "inst/grp_ClefiaKeySet192_fu_162/grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_210_1_fu_92/grp_ClefiaF0Xor_1_fu_722/clefia_s0_U/q0_reg";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of q0_reg : label is "RAM_SP";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of q0_reg : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of q0_reg : label is 1023;
  attribute ram_offset : integer;
  attribute ram_offset of q0_reg : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of q0_reg : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of q0_reg : label is 7;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \trunc_ln134_24_reg_1257[5]_i_1\ : label is "soft_lutpair448";
  attribute SOFT_HLUTNM of \trunc_ln134_28_reg_1310[1]_i_1\ : label is "soft_lutpair452";
  attribute SOFT_HLUTNM of \trunc_ln134_28_reg_1310[2]_i_1\ : label is "soft_lutpair450";
  attribute SOFT_HLUTNM of \trunc_ln134_28_reg_1310[3]_i_1\ : label is "soft_lutpair447";
  attribute SOFT_HLUTNM of \trunc_ln134_28_reg_1310[4]_i_1\ : label is "soft_lutpair449";
  attribute SOFT_HLUTNM of \x_assign_8_reg_1304[2]_i_1\ : label is "soft_lutpair451";
  attribute SOFT_HLUTNM of \x_assign_8_reg_1304[3]_i_1\ : label is "soft_lutpair451";
  attribute SOFT_HLUTNM of \xor_ln180_reg_1267[0]_i_1__0\ : label is "soft_lutpair452";
  attribute SOFT_HLUTNM of \xor_ln180_reg_1267[1]_i_1__0\ : label is "soft_lutpair450";
  attribute SOFT_HLUTNM of \xor_ln180_reg_1267[2]_i_1__0\ : label is "soft_lutpair447";
  attribute SOFT_HLUTNM of \xor_ln180_reg_1267[3]_i_1__0\ : label is "soft_lutpair449";
  attribute SOFT_HLUTNM of \xor_ln180_reg_1267[4]_i_1__0\ : label is "soft_lutpair448";
begin
  DOBDO(7 downto 0) <= \^dobdo\(7 downto 0);
q0_reg: unisim.vcomponents.RAMB18E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"001C00A800B0000E00EA0082006D009500FB00740033002F00C600D100490057",
      INIT_01 => X"00AF001700F90063003D0076000A00C400B1008500EE005C0092004B00D00028",
      INIT_02 => X"00D8004C005B009D008300E400CE000600200032007A00F70065001900A100BF",
      INIT_03 => X"00F500B600AA007100C000670089003C0013000F009B00D400E8002E005D0042",
      INIT_04 => X"0026005500430039006B00CF00E1007800DA009700000012008C00FD00BE00A4",
      INIT_05 => X"00610009007700A5002200FA0016004E008F00B3005400EB00DD00CC00980030",
      INIT_06 => X"00B400F2001D008B00990008007000EF00AE006C00C1004500370053002A00D6",
      INIT_07 => X"000B006000880014005600BD00A200D3007C00FE00250031004A009F00C700E9",
      INIT_08 => X"0073008A006600FF004800A900B7002B0005001100DC009E0050003400E200CD",
      INIT_09 => X"00ED003E00940058001F00DB002C00B900C2004000A7006A00F1008600750003",
      INIT_0A => X"004700DF002100CA007E003500930062005900E6008D00B8000400A0001B00FC",
      INIT_0B => X"0052002400DE00E00001009C003B0087004D00C8006900A6007F00BA00F30015",
      INIT_0C => X"00C90091003F004600F4002300D500AD00E7005A00B20080001E0068000C007B",
      INIT_0D => X"003A00E300C5002700AC0041005F00F0009600D90018000D00BB00720084006E",
      INIT_0E => X"009000CB00EC00D200B5005E0044001A0038002D00F6007900A30007006F0081",
      INIT_0F => X"008E007D000200BC00D7001000F80051006400AB004F00C3002900E50036009A",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"00000",
      INIT_B => X"00000",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 18,
      READ_WIDTH_B => 18,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"00000",
      SRVAL_B => X"00000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 18,
      WRITE_WIDTH_B => 0
    )
        port map (
      ADDRARDADDR(13 downto 12) => B"00",
      ADDRARDADDR(11 downto 4) => sel(7 downto 0),
      ADDRARDADDR(3 downto 0) => B"0000",
      ADDRBWRADDR(13 downto 12) => B"00",
      ADDRBWRADDR(11 downto 4) => ADDRBWRADDR(7 downto 0),
      ADDRBWRADDR(3 downto 0) => B"0000",
      CLKARDCLK => ap_clk,
      CLKBWRCLK => ap_clk,
      DIADI(15 downto 0) => B"0000000011111111",
      DIBDI(15 downto 0) => B"1111111111111111",
      DIPADIP(1 downto 0) => B"00",
      DIPBDIP(1 downto 0) => B"11",
      DOADO(15 downto 8) => NLW_q0_reg_DOADO_UNCONNECTED(15 downto 8),
      DOADO(7 downto 0) => DOADO(7 downto 0),
      DOBDO(15 downto 8) => NLW_q0_reg_DOBDO_UNCONNECTED(15 downto 8),
      DOBDO(7 downto 0) => \^dobdo\(7 downto 0),
      DOPADOP(1 downto 0) => NLW_q0_reg_DOPADOP_UNCONNECTED(1 downto 0),
      DOPBDOP(1 downto 0) => NLW_q0_reg_DOPBDOP_UNCONNECTED(1 downto 0),
      ENARDEN => clefia_s0_ce0_2,
      ENBWREN => clefia_s0_ce0,
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      WEA(1 downto 0) => B"00",
      WEBWE(3 downto 0) => B"0000"
    );
\q0_reg_i_10__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => q0_reg_2(0),
      I1 => Q(0),
      I2 => ap_enable_reg_pp0_iter1,
      I3 => q0_reg_3(0),
      O => sel(0)
    );
\q0_reg_i_1__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFA0C0C0"
    )
        port map (
      I0 => grp_ClefiaF0Xor_1_fu_722_ap_start_reg,
      I1 => ap_enable_reg_pp0_iter0_reg_0,
      I2 => Q(1),
      I3 => ap_enable_reg_pp0_iter1,
      I4 => Q(0),
      O => clefia_s0_ce0_2
    );
\q0_reg_i_3__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => q0_reg_2(7),
      I1 => Q(0),
      I2 => ap_enable_reg_pp0_iter1,
      I3 => q0_reg_3(7),
      O => sel(7)
    );
\q0_reg_i_4__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => q0_reg_2(6),
      I1 => Q(0),
      I2 => ap_enable_reg_pp0_iter1,
      I3 => q0_reg_3(6),
      O => sel(6)
    );
\q0_reg_i_5__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => q0_reg_2(5),
      I1 => Q(0),
      I2 => ap_enable_reg_pp0_iter1,
      I3 => q0_reg_3(5),
      O => sel(5)
    );
\q0_reg_i_6__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => q0_reg_2(4),
      I1 => Q(0),
      I2 => ap_enable_reg_pp0_iter1,
      I3 => q0_reg_3(4),
      O => sel(4)
    );
\q0_reg_i_7__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => q0_reg_2(3),
      I1 => Q(0),
      I2 => ap_enable_reg_pp0_iter1,
      I3 => q0_reg_3(3),
      O => sel(3)
    );
\q0_reg_i_8__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => q0_reg_2(2),
      I1 => Q(0),
      I2 => ap_enable_reg_pp0_iter1,
      I3 => q0_reg_3(2),
      O => sel(2)
    );
\q0_reg_i_9__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => q0_reg_2(1),
      I1 => Q(0),
      I2 => ap_enable_reg_pp0_iter1,
      I3 => q0_reg_3(1),
      O => sel(1)
    );
\trunc_ln134_24_reg_1257[5]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^dobdo\(7),
      I1 => \^dobdo\(3),
      O => q0_reg_0(4)
    );
\trunc_ln134_28_reg_1310[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^dobdo\(7),
      I1 => \^dobdo\(5),
      O => q0_reg_0(0)
    );
\trunc_ln134_28_reg_1310[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^dobdo\(0),
      I1 => \^dobdo\(6),
      I2 => \^dobdo\(5),
      O => q0_reg_0(1)
    );
\trunc_ln134_28_reg_1310[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \^dobdo\(1),
      I1 => \^dobdo\(7),
      I2 => \^dobdo\(6),
      I3 => \^dobdo\(5),
      O => q0_reg_0(2)
    );
\trunc_ln134_28_reg_1310[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^dobdo\(6),
      I1 => \^dobdo\(2),
      I2 => \^dobdo\(7),
      O => q0_reg_0(3)
    );
\x_assign_8_reg_1304[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^dobdo\(7),
      I1 => \^dobdo\(1),
      O => q0_reg_1(0)
    );
\x_assign_8_reg_1304[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^dobdo\(7),
      I1 => \^dobdo\(2),
      O => q0_reg_1(1)
    );
\xor_ln180_reg_1267[0]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^dobdo\(7),
      I1 => \xor_ln180_reg_1267_reg[3]\(0),
      O => \trunc_ln134_31_reg_1232_reg[5]\(0)
    );
\xor_ln180_reg_1267[1]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^dobdo\(0),
      I1 => \xor_ln180_reg_1267_reg[3]\(1),
      O => \trunc_ln134_31_reg_1232_reg[5]\(1)
    );
\xor_ln180_reg_1267[2]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \xor_ln180_reg_1267_reg[3]\(2),
      I1 => \^dobdo\(1),
      I2 => \^dobdo\(7),
      O => \trunc_ln134_31_reg_1232_reg[5]\(2)
    );
\xor_ln180_reg_1267[3]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \xor_ln180_reg_1267_reg[3]\(3),
      I1 => \^dobdo\(2),
      I2 => \^dobdo\(7),
      O => \trunc_ln134_31_reg_1232_reg[5]\(3)
    );
\xor_ln180_reg_1267[4]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \xor_ln180_reg_1267_reg[4]\(0),
      I1 => \^dobdo\(3),
      I2 => \^dobdo\(7),
      O => \trunc_ln134_31_reg_1232_reg[5]\(4)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_ClefiaF0Xor_2_clefia_s0_ROM_AUTO_1R_31 is
  port (
    DOADO : out STD_LOGIC_VECTOR ( 7 downto 0 );
    DOBDO : out STD_LOGIC_VECTOR ( 7 downto 0 );
    D : out STD_LOGIC_VECTOR ( 2 downto 0 );
    q0_reg_0 : out STD_LOGIC_VECTOR ( 4 downto 0 );
    q0_reg_1 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    ap_clk : in STD_LOGIC;
    clefia_s0_ce0 : in STD_LOGIC;
    ADDRBWRADDR : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_enable_reg_pp0_iter1_0 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    grp_ClefiaF0Xor_125_fu_390_ap_start_reg : in STD_LOGIC;
    ap_enable_reg_pp0_iter0_reg : in STD_LOGIC;
    q0_reg_2 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    q0_reg_3 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \xor_ln180_reg_1095_reg[4]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \xor_ln180_reg_1095_reg[3]\ : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_ClefiaF0Xor_2_clefia_s0_ROM_AUTO_1R_31 : entity is "clefia_ClefiaF0Xor_2_clefia_s0_ROM_AUTO_1R";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_ClefiaF0Xor_2_clefia_s0_ROM_AUTO_1R_31;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_ClefiaF0Xor_2_clefia_s0_ROM_AUTO_1R_31 is
  signal \^dobdo\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal clefia_s0_ce0_2 : STD_LOGIC;
  signal \q0_reg_i_10__6_n_0\ : STD_LOGIC;
  signal \q0_reg_i_3__8_n_0\ : STD_LOGIC;
  signal \q0_reg_i_4__6_n_0\ : STD_LOGIC;
  signal \q0_reg_i_5__6_n_0\ : STD_LOGIC;
  signal \q0_reg_i_6__6_n_0\ : STD_LOGIC;
  signal \q0_reg_i_7__6_n_0\ : STD_LOGIC;
  signal \q0_reg_i_8__6_n_0\ : STD_LOGIC;
  signal \q0_reg_i_9__6_n_0\ : STD_LOGIC;
  signal NLW_q0_reg_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 8 );
  signal NLW_q0_reg_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 8 );
  signal NLW_q0_reg_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_q0_reg_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of q0_reg : label is "p0_d8";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of q0_reg : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of q0_reg : label is 2048;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of q0_reg : label is "inst/grp_ClefiaKeySet128_fu_176/grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_193_1_fu_44/grp_ClefiaF0Xor_125_fu_390/clefia_s0_U/q0_reg";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of q0_reg : label is "RAM_SP";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of q0_reg : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of q0_reg : label is 1023;
  attribute ram_offset : integer;
  attribute ram_offset of q0_reg : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of q0_reg : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of q0_reg : label is 7;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \trunc_ln134_35_reg_1085[5]_i_1\ : label is "soft_lutpair281";
  attribute SOFT_HLUTNM of \trunc_ln134_39_reg_1138[1]_i_1\ : label is "soft_lutpair280";
  attribute SOFT_HLUTNM of \trunc_ln134_39_reg_1138[3]_i_1\ : label is "soft_lutpair280";
  attribute SOFT_HLUTNM of \trunc_ln134_39_reg_1138[4]_i_1\ : label is "soft_lutpair282";
  attribute SOFT_HLUTNM of \x_assign_15_reg_1132[2]_i_1\ : label is "soft_lutpair283";
  attribute SOFT_HLUTNM of \xor_ln180_reg_1095[2]_i_1\ : label is "soft_lutpair283";
  attribute SOFT_HLUTNM of \xor_ln180_reg_1095[3]_i_1\ : label is "soft_lutpair282";
  attribute SOFT_HLUTNM of \xor_ln180_reg_1095[4]_i_1\ : label is "soft_lutpair281";
begin
  DOBDO(7 downto 0) <= \^dobdo\(7 downto 0);
q0_reg: unisim.vcomponents.RAMB18E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"001C00A800B0000E00EA0082006D009500FB00740033002F00C600D100490057",
      INIT_01 => X"00AF001700F90063003D0076000A00C400B1008500EE005C0092004B00D00028",
      INIT_02 => X"00D8004C005B009D008300E400CE000600200032007A00F70065001900A100BF",
      INIT_03 => X"00F500B600AA007100C000670089003C0013000F009B00D400E8002E005D0042",
      INIT_04 => X"0026005500430039006B00CF00E1007800DA009700000012008C00FD00BE00A4",
      INIT_05 => X"00610009007700A5002200FA0016004E008F00B3005400EB00DD00CC00980030",
      INIT_06 => X"00B400F2001D008B00990008007000EF00AE006C00C1004500370053002A00D6",
      INIT_07 => X"000B006000880014005600BD00A200D3007C00FE00250031004A009F00C700E9",
      INIT_08 => X"0073008A006600FF004800A900B7002B0005001100DC009E0050003400E200CD",
      INIT_09 => X"00ED003E00940058001F00DB002C00B900C2004000A7006A00F1008600750003",
      INIT_0A => X"004700DF002100CA007E003500930062005900E6008D00B8000400A0001B00FC",
      INIT_0B => X"0052002400DE00E00001009C003B0087004D00C8006900A6007F00BA00F30015",
      INIT_0C => X"00C90091003F004600F4002300D500AD00E7005A00B20080001E0068000C007B",
      INIT_0D => X"003A00E300C5002700AC0041005F00F0009600D90018000D00BB00720084006E",
      INIT_0E => X"009000CB00EC00D200B5005E0044001A0038002D00F6007900A30007006F0081",
      INIT_0F => X"008E007D000200BC00D7001000F80051006400AB004F00C3002900E50036009A",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"00000",
      INIT_B => X"00000",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 18,
      READ_WIDTH_B => 18,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"00000",
      SRVAL_B => X"00000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 18,
      WRITE_WIDTH_B => 0
    )
        port map (
      ADDRARDADDR(13 downto 12) => B"00",
      ADDRARDADDR(11) => \q0_reg_i_3__8_n_0\,
      ADDRARDADDR(10) => \q0_reg_i_4__6_n_0\,
      ADDRARDADDR(9) => \q0_reg_i_5__6_n_0\,
      ADDRARDADDR(8) => \q0_reg_i_6__6_n_0\,
      ADDRARDADDR(7) => \q0_reg_i_7__6_n_0\,
      ADDRARDADDR(6) => \q0_reg_i_8__6_n_0\,
      ADDRARDADDR(5) => \q0_reg_i_9__6_n_0\,
      ADDRARDADDR(4) => \q0_reg_i_10__6_n_0\,
      ADDRARDADDR(3 downto 0) => B"0000",
      ADDRBWRADDR(13 downto 12) => B"00",
      ADDRBWRADDR(11 downto 4) => ADDRBWRADDR(7 downto 0),
      ADDRBWRADDR(3 downto 0) => B"0000",
      CLKARDCLK => ap_clk,
      CLKBWRCLK => ap_clk,
      DIADI(15 downto 0) => B"0000000011111111",
      DIBDI(15 downto 0) => B"1111111111111111",
      DIPADIP(1 downto 0) => B"00",
      DIPBDIP(1 downto 0) => B"11",
      DOADO(15 downto 8) => NLW_q0_reg_DOADO_UNCONNECTED(15 downto 8),
      DOADO(7 downto 0) => DOADO(7 downto 0),
      DOBDO(15 downto 8) => NLW_q0_reg_DOBDO_UNCONNECTED(15 downto 8),
      DOBDO(7 downto 0) => \^dobdo\(7 downto 0),
      DOPADOP(1 downto 0) => NLW_q0_reg_DOPADOP_UNCONNECTED(1 downto 0),
      DOPBDOP(1 downto 0) => NLW_q0_reg_DOPBDOP_UNCONNECTED(1 downto 0),
      ENARDEN => clefia_s0_ce0_2,
      ENBWREN => clefia_s0_ce0,
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      WEA(1 downto 0) => B"00",
      WEBWE(3 downto 0) => B"0000"
    );
\q0_reg_i_10__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => q0_reg_2(0),
      I1 => ap_enable_reg_pp0_iter1_0,
      I2 => Q(0),
      I3 => q0_reg_3(0),
      O => \q0_reg_i_10__6_n_0\
    );
\q0_reg_i_1__8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EACCEA00"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter1_0,
      I1 => Q(1),
      I2 => grp_ClefiaF0Xor_125_fu_390_ap_start_reg,
      I3 => Q(0),
      I4 => ap_enable_reg_pp0_iter0_reg,
      O => clefia_s0_ce0_2
    );
\q0_reg_i_3__8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => q0_reg_2(7),
      I1 => ap_enable_reg_pp0_iter1_0,
      I2 => Q(0),
      I3 => q0_reg_3(7),
      O => \q0_reg_i_3__8_n_0\
    );
\q0_reg_i_4__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => q0_reg_2(6),
      I1 => ap_enable_reg_pp0_iter1_0,
      I2 => Q(0),
      I3 => q0_reg_3(6),
      O => \q0_reg_i_4__6_n_0\
    );
\q0_reg_i_5__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => q0_reg_2(5),
      I1 => ap_enable_reg_pp0_iter1_0,
      I2 => Q(0),
      I3 => q0_reg_3(5),
      O => \q0_reg_i_5__6_n_0\
    );
\q0_reg_i_6__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => q0_reg_2(4),
      I1 => ap_enable_reg_pp0_iter1_0,
      I2 => Q(0),
      I3 => q0_reg_3(4),
      O => \q0_reg_i_6__6_n_0\
    );
\q0_reg_i_7__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => q0_reg_2(3),
      I1 => ap_enable_reg_pp0_iter1_0,
      I2 => Q(0),
      I3 => q0_reg_3(3),
      O => \q0_reg_i_7__6_n_0\
    );
\q0_reg_i_8__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => q0_reg_2(2),
      I1 => ap_enable_reg_pp0_iter1_0,
      I2 => Q(0),
      I3 => q0_reg_3(2),
      O => \q0_reg_i_8__6_n_0\
    );
\q0_reg_i_9__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => q0_reg_2(1),
      I1 => ap_enable_reg_pp0_iter1_0,
      I2 => Q(0),
      I3 => q0_reg_3(1),
      O => \q0_reg_i_9__6_n_0\
    );
\trunc_ln134_35_reg_1085[5]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^dobdo\(7),
      I1 => \^dobdo\(3),
      O => q0_reg_0(4)
    );
\trunc_ln134_39_reg_1138[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^dobdo\(5),
      I1 => \^dobdo\(7),
      O => q0_reg_0(0)
    );
\trunc_ln134_39_reg_1138[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^dobdo\(5),
      I1 => \^dobdo\(0),
      I2 => \^dobdo\(6),
      O => q0_reg_0(1)
    );
\trunc_ln134_39_reg_1138[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \^dobdo\(5),
      I1 => \^dobdo\(7),
      I2 => \^dobdo\(1),
      I3 => \^dobdo\(6),
      O => q0_reg_0(2)
    );
\trunc_ln134_39_reg_1138[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^dobdo\(6),
      I1 => \^dobdo\(2),
      I2 => \^dobdo\(7),
      O => q0_reg_0(3)
    );
\x_assign_15_reg_1132[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^dobdo\(7),
      I1 => \^dobdo\(1),
      O => q0_reg_1(0)
    );
\x_assign_15_reg_1132[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^dobdo\(7),
      I1 => \^dobdo\(2),
      O => q0_reg_1(1)
    );
\xor_ln180_reg_1095[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \xor_ln180_reg_1095_reg[3]\(0),
      I1 => \^dobdo\(1),
      I2 => \^dobdo\(7),
      O => D(0)
    );
\xor_ln180_reg_1095[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \xor_ln180_reg_1095_reg[3]\(1),
      I1 => \^dobdo\(2),
      I2 => \^dobdo\(7),
      O => D(1)
    );
\xor_ln180_reg_1095[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \xor_ln180_reg_1095_reg[4]\(0),
      I1 => \^dobdo\(3),
      I2 => \^dobdo\(7),
      O => D(2)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_ClefiaF0Xor_2_clefia_s1_ROM_AUTO_1R is
  port (
    DOADO : out STD_LOGIC_VECTOR ( 7 downto 0 );
    q0_reg_0 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_clk : in STD_LOGIC;
    clefia_s1_ce0 : in STD_LOGIC;
    q0_reg_1 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    grp_ClefiaF0Xor_2_fu_722_ap_start_reg : in STD_LOGIC;
    ap_enable_reg_pp0_iter0_reg_0 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    ap_enable_reg_pp0_iter1 : in STD_LOGIC;
    q0_reg_2 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    q0_reg_3 : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_ClefiaF0Xor_2_clefia_s1_ROM_AUTO_1R;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_ClefiaF0Xor_2_clefia_s1_ROM_AUTO_1R is
  signal clefia_s1_ce0_1 : STD_LOGIC;
  signal \q0_reg_i_10__0_n_0\ : STD_LOGIC;
  signal \q0_reg_i_3__0_n_0\ : STD_LOGIC;
  signal \q0_reg_i_4__0_n_0\ : STD_LOGIC;
  signal \q0_reg_i_5__0_n_0\ : STD_LOGIC;
  signal \q0_reg_i_6__0_n_0\ : STD_LOGIC;
  signal \q0_reg_i_7__0_n_0\ : STD_LOGIC;
  signal \q0_reg_i_8__0_n_0\ : STD_LOGIC;
  signal \q0_reg_i_9__0_n_0\ : STD_LOGIC;
  signal NLW_q0_reg_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 8 );
  signal NLW_q0_reg_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 8 );
  signal NLW_q0_reg_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_q0_reg_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of q0_reg : label is "p0_d8";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of q0_reg : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of q0_reg : label is 2048;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of q0_reg : label is "inst/grp_ClefiaKeySet256_fu_148/grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_210_1_fu_92/grp_ClefiaF0Xor_2_fu_722/clefia_s1_U/q0_reg";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of q0_reg : label is "RAM_SP";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of q0_reg : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of q0_reg : label is 1023;
  attribute ram_offset : integer;
  attribute ram_offset of q0_reg : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of q0_reg : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of q0_reg : label is 7;
begin
q0_reg: unisim.vcomponents.RAMB18E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"00D9000C00340013003800B4003600B8003D000A009D004E00E900C300DA006C",
      INIT_01 => X"009300B0002C0098004F00490007009E00DC00E5009C00B7008F0094007400BF",
      INIT_02 => X"000E00D2001900E6003B0027002100E30060004100E7009200B300CD00EB0012",
      INIT_03 => X"008B008700F3005B000F00C500C8002B00BC00A1008E002A003F00C700110091",
      INIT_04 => X"0053004300EF00A400C90051006500D800CE008400A700C6002000DE00F500FB",
      INIT_05 => X"005C0073000B00BA008A006900FF008000D7000D003E00E80031009B005D0025",
      INIT_06 => X"005E00AA00FA0032002800D3001600A300520030003500F6006200150054006E",
      INIT_07 => X"009900A900DF001E004600C100C00063007B000900580033007800ED00EA00CF",
      INIT_08 => X"001F008300DD0059009700900018004000EC008200770039008600C400040055",
      INIT_09 => X"006F00CA0026006100D0008500080048005600A5007C0064002400060037009A",
      INIT_0A => X"00AD008900EE00F0001C0023008C004500D10005007000A0007100B6006A007E",
      INIT_0B => X"00A8004A00B100CB00F4002D001700670076004D005A00DB002F00C2004B007A",
      INIT_0C => X"00AE00FE00E200FD00E000F9000000CC0072004C001000D5003A0047002200B5",
      INIT_0D => X"00F200AF00B9005700A60029004400BE00D600810042001B00F100AB005F00F8",
      INIT_0E => X"00AC00BD0088001A008D007F003C000100020050009F006800BB0066007500D4",
      INIT_0F => X"001D00950014007D002E00E10003006B00B2006D00FC00A20096007900E400F7",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"00000",
      INIT_B => X"00000",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 18,
      READ_WIDTH_B => 18,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"00000",
      SRVAL_B => X"00000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 18,
      WRITE_WIDTH_B => 0
    )
        port map (
      ADDRARDADDR(13 downto 12) => B"00",
      ADDRARDADDR(11) => \q0_reg_i_3__0_n_0\,
      ADDRARDADDR(10) => \q0_reg_i_4__0_n_0\,
      ADDRARDADDR(9) => \q0_reg_i_5__0_n_0\,
      ADDRARDADDR(8) => \q0_reg_i_6__0_n_0\,
      ADDRARDADDR(7) => \q0_reg_i_7__0_n_0\,
      ADDRARDADDR(6) => \q0_reg_i_8__0_n_0\,
      ADDRARDADDR(5) => \q0_reg_i_9__0_n_0\,
      ADDRARDADDR(4) => \q0_reg_i_10__0_n_0\,
      ADDRARDADDR(3 downto 0) => B"0000",
      ADDRBWRADDR(13 downto 12) => B"00",
      ADDRBWRADDR(11 downto 4) => q0_reg_1(7 downto 0),
      ADDRBWRADDR(3 downto 0) => B"0000",
      CLKARDCLK => ap_clk,
      CLKBWRCLK => ap_clk,
      DIADI(15 downto 0) => B"0000000011111111",
      DIBDI(15 downto 0) => B"1111111111111111",
      DIPADIP(1 downto 0) => B"00",
      DIPBDIP(1 downto 0) => B"11",
      DOADO(15 downto 8) => NLW_q0_reg_DOADO_UNCONNECTED(15 downto 8),
      DOADO(7 downto 0) => DOADO(7 downto 0),
      DOBDO(15 downto 8) => NLW_q0_reg_DOBDO_UNCONNECTED(15 downto 8),
      DOBDO(7 downto 0) => q0_reg_0(7 downto 0),
      DOPADOP(1 downto 0) => NLW_q0_reg_DOPADOP_UNCONNECTED(1 downto 0),
      DOPBDOP(1 downto 0) => NLW_q0_reg_DOPBDOP_UNCONNECTED(1 downto 0),
      ENARDEN => clefia_s1_ce0_1,
      ENBWREN => clefia_s1_ce0,
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      WEA(1 downto 0) => B"00",
      WEBWE(3 downto 0) => B"0000"
    );
q0_reg_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFAC00AC00AC00"
    )
        port map (
      I0 => grp_ClefiaF0Xor_2_fu_722_ap_start_reg,
      I1 => ap_enable_reg_pp0_iter0_reg_0,
      I2 => Q(0),
      I3 => Q(2),
      I4 => Q(1),
      I5 => ap_enable_reg_pp0_iter1,
      O => clefia_s1_ce0_1
    );
\q0_reg_i_10__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => q0_reg_2(0),
      I1 => ap_enable_reg_pp0_iter1,
      I2 => Q(1),
      I3 => q0_reg_3(0),
      O => \q0_reg_i_10__0_n_0\
    );
\q0_reg_i_3__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => q0_reg_2(7),
      I1 => ap_enable_reg_pp0_iter1,
      I2 => Q(1),
      I3 => q0_reg_3(7),
      O => \q0_reg_i_3__0_n_0\
    );
\q0_reg_i_4__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => q0_reg_2(6),
      I1 => ap_enable_reg_pp0_iter1,
      I2 => Q(1),
      I3 => q0_reg_3(6),
      O => \q0_reg_i_4__0_n_0\
    );
\q0_reg_i_5__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => q0_reg_2(5),
      I1 => ap_enable_reg_pp0_iter1,
      I2 => Q(1),
      I3 => q0_reg_3(5),
      O => \q0_reg_i_5__0_n_0\
    );
\q0_reg_i_6__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => q0_reg_2(4),
      I1 => ap_enable_reg_pp0_iter1,
      I2 => Q(1),
      I3 => q0_reg_3(4),
      O => \q0_reg_i_6__0_n_0\
    );
\q0_reg_i_7__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => q0_reg_2(3),
      I1 => ap_enable_reg_pp0_iter1,
      I2 => Q(1),
      I3 => q0_reg_3(3),
      O => \q0_reg_i_7__0_n_0\
    );
\q0_reg_i_8__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => q0_reg_2(2),
      I1 => ap_enable_reg_pp0_iter1,
      I2 => Q(1),
      I3 => q0_reg_3(2),
      O => \q0_reg_i_8__0_n_0\
    );
\q0_reg_i_9__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => q0_reg_2(1),
      I1 => ap_enable_reg_pp0_iter1,
      I2 => Q(1),
      I3 => q0_reg_3(1),
      O => \q0_reg_i_9__0_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_ClefiaF0Xor_2_clefia_s1_ROM_AUTO_1R_17 is
  port (
    DOADO : out STD_LOGIC_VECTOR ( 7 downto 0 );
    q0_reg_0 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_clk : in STD_LOGIC;
    clefia_s1_ce0 : in STD_LOGIC;
    q0_reg_1 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    grp_ClefiaF0Xor_1_fu_722_ap_start_reg : in STD_LOGIC;
    ap_enable_reg_pp0_iter0_reg_0 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    ap_enable_reg_pp0_iter1 : in STD_LOGIC;
    q0_reg_2 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    q0_reg_3 : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_ClefiaF0Xor_2_clefia_s1_ROM_AUTO_1R_17 : entity is "clefia_ClefiaF0Xor_2_clefia_s1_ROM_AUTO_1R";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_ClefiaF0Xor_2_clefia_s1_ROM_AUTO_1R_17;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_ClefiaF0Xor_2_clefia_s1_ROM_AUTO_1R_17 is
  signal clefia_s1_ce0_1 : STD_LOGIC;
  signal \q0_reg_i_10__3_n_0\ : STD_LOGIC;
  signal \q0_reg_i_3__4_n_0\ : STD_LOGIC;
  signal \q0_reg_i_4__3_n_0\ : STD_LOGIC;
  signal \q0_reg_i_5__3_n_0\ : STD_LOGIC;
  signal \q0_reg_i_6__3_n_0\ : STD_LOGIC;
  signal \q0_reg_i_7__3_n_0\ : STD_LOGIC;
  signal \q0_reg_i_8__3_n_0\ : STD_LOGIC;
  signal \q0_reg_i_9__3_n_0\ : STD_LOGIC;
  signal NLW_q0_reg_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 8 );
  signal NLW_q0_reg_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 8 );
  signal NLW_q0_reg_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_q0_reg_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of q0_reg : label is "p0_d8";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of q0_reg : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of q0_reg : label is 2048;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of q0_reg : label is "inst/grp_ClefiaKeySet192_fu_162/grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_210_1_fu_92/grp_ClefiaF0Xor_1_fu_722/clefia_s1_U/q0_reg";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of q0_reg : label is "RAM_SP";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of q0_reg : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of q0_reg : label is 1023;
  attribute ram_offset : integer;
  attribute ram_offset of q0_reg : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of q0_reg : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of q0_reg : label is 7;
begin
q0_reg: unisim.vcomponents.RAMB18E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"00D9000C00340013003800B4003600B8003D000A009D004E00E900C300DA006C",
      INIT_01 => X"009300B0002C0098004F00490007009E00DC00E5009C00B7008F0094007400BF",
      INIT_02 => X"000E00D2001900E6003B0027002100E30060004100E7009200B300CD00EB0012",
      INIT_03 => X"008B008700F3005B000F00C500C8002B00BC00A1008E002A003F00C700110091",
      INIT_04 => X"0053004300EF00A400C90051006500D800CE008400A700C6002000DE00F500FB",
      INIT_05 => X"005C0073000B00BA008A006900FF008000D7000D003E00E80031009B005D0025",
      INIT_06 => X"005E00AA00FA0032002800D3001600A300520030003500F6006200150054006E",
      INIT_07 => X"009900A900DF001E004600C100C00063007B000900580033007800ED00EA00CF",
      INIT_08 => X"001F008300DD0059009700900018004000EC008200770039008600C400040055",
      INIT_09 => X"006F00CA0026006100D0008500080048005600A5007C0064002400060037009A",
      INIT_0A => X"00AD008900EE00F0001C0023008C004500D10005007000A0007100B6006A007E",
      INIT_0B => X"00A8004A00B100CB00F4002D001700670076004D005A00DB002F00C2004B007A",
      INIT_0C => X"00AE00FE00E200FD00E000F9000000CC0072004C001000D5003A0047002200B5",
      INIT_0D => X"00F200AF00B9005700A60029004400BE00D600810042001B00F100AB005F00F8",
      INIT_0E => X"00AC00BD0088001A008D007F003C000100020050009F006800BB0066007500D4",
      INIT_0F => X"001D00950014007D002E00E10003006B00B2006D00FC00A20096007900E400F7",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"00000",
      INIT_B => X"00000",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 18,
      READ_WIDTH_B => 18,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"00000",
      SRVAL_B => X"00000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 18,
      WRITE_WIDTH_B => 0
    )
        port map (
      ADDRARDADDR(13 downto 12) => B"00",
      ADDRARDADDR(11) => \q0_reg_i_3__4_n_0\,
      ADDRARDADDR(10) => \q0_reg_i_4__3_n_0\,
      ADDRARDADDR(9) => \q0_reg_i_5__3_n_0\,
      ADDRARDADDR(8) => \q0_reg_i_6__3_n_0\,
      ADDRARDADDR(7) => \q0_reg_i_7__3_n_0\,
      ADDRARDADDR(6) => \q0_reg_i_8__3_n_0\,
      ADDRARDADDR(5) => \q0_reg_i_9__3_n_0\,
      ADDRARDADDR(4) => \q0_reg_i_10__3_n_0\,
      ADDRARDADDR(3 downto 0) => B"0000",
      ADDRBWRADDR(13 downto 12) => B"00",
      ADDRBWRADDR(11 downto 4) => q0_reg_1(7 downto 0),
      ADDRBWRADDR(3 downto 0) => B"0000",
      CLKARDCLK => ap_clk,
      CLKBWRCLK => ap_clk,
      DIADI(15 downto 0) => B"0000000011111111",
      DIBDI(15 downto 0) => B"1111111111111111",
      DIPADIP(1 downto 0) => B"00",
      DIPBDIP(1 downto 0) => B"11",
      DOADO(15 downto 8) => NLW_q0_reg_DOADO_UNCONNECTED(15 downto 8),
      DOADO(7 downto 0) => DOADO(7 downto 0),
      DOBDO(15 downto 8) => NLW_q0_reg_DOBDO_UNCONNECTED(15 downto 8),
      DOBDO(7 downto 0) => q0_reg_0(7 downto 0),
      DOPADOP(1 downto 0) => NLW_q0_reg_DOPADOP_UNCONNECTED(1 downto 0),
      DOPBDOP(1 downto 0) => NLW_q0_reg_DOPBDOP_UNCONNECTED(1 downto 0),
      ENARDEN => clefia_s1_ce0_1,
      ENBWREN => clefia_s1_ce0,
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      WEA(1 downto 0) => B"00",
      WEBWE(3 downto 0) => B"0000"
    );
\q0_reg_i_10__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => q0_reg_2(0),
      I1 => ap_enable_reg_pp0_iter1,
      I2 => Q(1),
      I3 => q0_reg_3(0),
      O => \q0_reg_i_10__3_n_0\
    );
\q0_reg_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFAC00AC00AC00"
    )
        port map (
      I0 => grp_ClefiaF0Xor_1_fu_722_ap_start_reg,
      I1 => ap_enable_reg_pp0_iter0_reg_0,
      I2 => Q(0),
      I3 => Q(2),
      I4 => Q(1),
      I5 => ap_enable_reg_pp0_iter1,
      O => clefia_s1_ce0_1
    );
\q0_reg_i_3__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => q0_reg_2(7),
      I1 => ap_enable_reg_pp0_iter1,
      I2 => Q(1),
      I3 => q0_reg_3(7),
      O => \q0_reg_i_3__4_n_0\
    );
\q0_reg_i_4__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => q0_reg_2(6),
      I1 => ap_enable_reg_pp0_iter1,
      I2 => Q(1),
      I3 => q0_reg_3(6),
      O => \q0_reg_i_4__3_n_0\
    );
\q0_reg_i_5__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => q0_reg_2(5),
      I1 => ap_enable_reg_pp0_iter1,
      I2 => Q(1),
      I3 => q0_reg_3(5),
      O => \q0_reg_i_5__3_n_0\
    );
\q0_reg_i_6__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => q0_reg_2(4),
      I1 => ap_enable_reg_pp0_iter1,
      I2 => Q(1),
      I3 => q0_reg_3(4),
      O => \q0_reg_i_6__3_n_0\
    );
\q0_reg_i_7__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => q0_reg_2(3),
      I1 => ap_enable_reg_pp0_iter1,
      I2 => Q(1),
      I3 => q0_reg_3(3),
      O => \q0_reg_i_7__3_n_0\
    );
\q0_reg_i_8__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => q0_reg_2(2),
      I1 => ap_enable_reg_pp0_iter1,
      I2 => Q(1),
      I3 => q0_reg_3(2),
      O => \q0_reg_i_8__3_n_0\
    );
\q0_reg_i_9__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => q0_reg_2(1),
      I1 => ap_enable_reg_pp0_iter1,
      I2 => Q(1),
      I3 => q0_reg_3(1),
      O => \q0_reg_i_9__3_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_ClefiaF0Xor_2_clefia_s1_ROM_AUTO_1R_32 is
  port (
    DOADO : out STD_LOGIC_VECTOR ( 7 downto 0 );
    q0_reg_0 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_clk : in STD_LOGIC;
    clefia_s1_ce0 : in STD_LOGIC;
    q0_reg_1 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    grp_ClefiaF0Xor_125_fu_390_ap_start_reg : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    ap_enable_reg_pp0_iter0_reg : in STD_LOGIC;
    ap_enable_reg_pp0_iter1_0 : in STD_LOGIC;
    q0_reg_2 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    q0_reg_3 : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_ClefiaF0Xor_2_clefia_s1_ROM_AUTO_1R_32 : entity is "clefia_ClefiaF0Xor_2_clefia_s1_ROM_AUTO_1R";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_ClefiaF0Xor_2_clefia_s1_ROM_AUTO_1R_32;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_ClefiaF0Xor_2_clefia_s1_ROM_AUTO_1R_32 is
  signal clefia_s1_ce0_1 : STD_LOGIC;
  signal \q0_reg_i_10__7_n_0\ : STD_LOGIC;
  signal \q0_reg_i_3__9_n_0\ : STD_LOGIC;
  signal \q0_reg_i_4__7_n_0\ : STD_LOGIC;
  signal \q0_reg_i_5__7_n_0\ : STD_LOGIC;
  signal \q0_reg_i_6__7_n_0\ : STD_LOGIC;
  signal \q0_reg_i_7__7_n_0\ : STD_LOGIC;
  signal \q0_reg_i_8__7_n_0\ : STD_LOGIC;
  signal \q0_reg_i_9__7_n_0\ : STD_LOGIC;
  signal NLW_q0_reg_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 8 );
  signal NLW_q0_reg_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 8 );
  signal NLW_q0_reg_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_q0_reg_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of q0_reg : label is "p0_d8";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of q0_reg : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of q0_reg : label is 2048;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of q0_reg : label is "inst/grp_ClefiaKeySet128_fu_176/grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_193_1_fu_44/grp_ClefiaF0Xor_125_fu_390/clefia_s1_U/q0_reg";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of q0_reg : label is "RAM_SP";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of q0_reg : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of q0_reg : label is 1023;
  attribute ram_offset : integer;
  attribute ram_offset of q0_reg : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of q0_reg : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of q0_reg : label is 7;
begin
q0_reg: unisim.vcomponents.RAMB18E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"00D9000C00340013003800B4003600B8003D000A009D004E00E900C300DA006C",
      INIT_01 => X"009300B0002C0098004F00490007009E00DC00E5009C00B7008F0094007400BF",
      INIT_02 => X"000E00D2001900E6003B0027002100E30060004100E7009200B300CD00EB0012",
      INIT_03 => X"008B008700F3005B000F00C500C8002B00BC00A1008E002A003F00C700110091",
      INIT_04 => X"0053004300EF00A400C90051006500D800CE008400A700C6002000DE00F500FB",
      INIT_05 => X"005C0073000B00BA008A006900FF008000D7000D003E00E80031009B005D0025",
      INIT_06 => X"005E00AA00FA0032002800D3001600A300520030003500F6006200150054006E",
      INIT_07 => X"009900A900DF001E004600C100C00063007B000900580033007800ED00EA00CF",
      INIT_08 => X"001F008300DD0059009700900018004000EC008200770039008600C400040055",
      INIT_09 => X"006F00CA0026006100D0008500080048005600A5007C0064002400060037009A",
      INIT_0A => X"00AD008900EE00F0001C0023008C004500D10005007000A0007100B6006A007E",
      INIT_0B => X"00A8004A00B100CB00F4002D001700670076004D005A00DB002F00C2004B007A",
      INIT_0C => X"00AE00FE00E200FD00E000F9000000CC0072004C001000D5003A0047002200B5",
      INIT_0D => X"00F200AF00B9005700A60029004400BE00D600810042001B00F100AB005F00F8",
      INIT_0E => X"00AC00BD0088001A008D007F003C000100020050009F006800BB0066007500D4",
      INIT_0F => X"001D00950014007D002E00E10003006B00B2006D00FC00A20096007900E400F7",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"00000",
      INIT_B => X"00000",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 18,
      READ_WIDTH_B => 18,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"00000",
      SRVAL_B => X"00000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 18,
      WRITE_WIDTH_B => 0
    )
        port map (
      ADDRARDADDR(13 downto 12) => B"00",
      ADDRARDADDR(11) => \q0_reg_i_3__9_n_0\,
      ADDRARDADDR(10) => \q0_reg_i_4__7_n_0\,
      ADDRARDADDR(9) => \q0_reg_i_5__7_n_0\,
      ADDRARDADDR(8) => \q0_reg_i_6__7_n_0\,
      ADDRARDADDR(7) => \q0_reg_i_7__7_n_0\,
      ADDRARDADDR(6) => \q0_reg_i_8__7_n_0\,
      ADDRARDADDR(5) => \q0_reg_i_9__7_n_0\,
      ADDRARDADDR(4) => \q0_reg_i_10__7_n_0\,
      ADDRARDADDR(3 downto 0) => B"0000",
      ADDRBWRADDR(13 downto 12) => B"00",
      ADDRBWRADDR(11 downto 4) => q0_reg_1(7 downto 0),
      ADDRBWRADDR(3 downto 0) => B"0000",
      CLKARDCLK => ap_clk,
      CLKBWRCLK => ap_clk,
      DIADI(15 downto 0) => B"0000000011111111",
      DIBDI(15 downto 0) => B"1111111111111111",
      DIPADIP(1 downto 0) => B"00",
      DIPBDIP(1 downto 0) => B"11",
      DOADO(15 downto 8) => NLW_q0_reg_DOADO_UNCONNECTED(15 downto 8),
      DOADO(7 downto 0) => DOADO(7 downto 0),
      DOBDO(15 downto 8) => NLW_q0_reg_DOBDO_UNCONNECTED(15 downto 8),
      DOBDO(7 downto 0) => q0_reg_0(7 downto 0),
      DOPADOP(1 downto 0) => NLW_q0_reg_DOPADOP_UNCONNECTED(1 downto 0),
      DOPBDOP(1 downto 0) => NLW_q0_reg_DOPBDOP_UNCONNECTED(1 downto 0),
      ENARDEN => clefia_s1_ce0_1,
      ENBWREN => clefia_s1_ce0,
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      WEA(1 downto 0) => B"00",
      WEBWE(3 downto 0) => B"0000"
    );
\q0_reg_i_10__7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => q0_reg_2(0),
      I1 => Q(1),
      I2 => ap_enable_reg_pp0_iter1_0,
      I3 => q0_reg_3(0),
      O => \q0_reg_i_10__7_n_0\
    );
\q0_reg_i_1__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFB800B800B800"
    )
        port map (
      I0 => grp_ClefiaF0Xor_125_fu_390_ap_start_reg,
      I1 => Q(0),
      I2 => ap_enable_reg_pp0_iter0_reg,
      I3 => Q(2),
      I4 => ap_enable_reg_pp0_iter1_0,
      I5 => Q(1),
      O => clefia_s1_ce0_1
    );
\q0_reg_i_3__9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => q0_reg_2(7),
      I1 => Q(1),
      I2 => ap_enable_reg_pp0_iter1_0,
      I3 => q0_reg_3(7),
      O => \q0_reg_i_3__9_n_0\
    );
\q0_reg_i_4__7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => q0_reg_2(6),
      I1 => Q(1),
      I2 => ap_enable_reg_pp0_iter1_0,
      I3 => q0_reg_3(6),
      O => \q0_reg_i_4__7_n_0\
    );
\q0_reg_i_5__7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => q0_reg_2(5),
      I1 => Q(1),
      I2 => ap_enable_reg_pp0_iter1_0,
      I3 => q0_reg_3(5),
      O => \q0_reg_i_5__7_n_0\
    );
\q0_reg_i_6__7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => q0_reg_2(4),
      I1 => Q(1),
      I2 => ap_enable_reg_pp0_iter1_0,
      I3 => q0_reg_3(4),
      O => \q0_reg_i_6__7_n_0\
    );
\q0_reg_i_7__7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => q0_reg_2(3),
      I1 => Q(1),
      I2 => ap_enable_reg_pp0_iter1_0,
      I3 => q0_reg_3(3),
      O => \q0_reg_i_7__7_n_0\
    );
\q0_reg_i_8__7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => q0_reg_2(2),
      I1 => Q(1),
      I2 => ap_enable_reg_pp0_iter1_0,
      I3 => q0_reg_3(2),
      O => \q0_reg_i_8__7_n_0\
    );
\q0_reg_i_9__7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => q0_reg_2(1),
      I1 => Q(1),
      I2 => ap_enable_reg_pp0_iter1_0,
      I3 => q0_reg_3(1),
      O => \q0_reg_i_9__7_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_ClefiaF0Xor_52 is
  port (
    D : out STD_LOGIC_VECTOR ( 7 downto 0 );
    reg_315_reg_0 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \ap_CS_fsm_reg[7]\ : out STD_LOGIC;
    \ap_CS_fsm_reg[2]_0\ : out STD_LOGIC;
    \ap_CS_fsm_reg[3]_0\ : out STD_LOGIC;
    \ap_CS_fsm_reg[9]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    ADDRARDADDR : out STD_LOGIC_VECTOR ( 0 to 0 );
    ap_enable_reg_pp0_iter2_reg_0 : out STD_LOGIC;
    \ap_CS_fsm_reg[19]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    ap_enable_reg_pp0_iter0_reg_reg_0 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \idx109_fu_78_reg[0]\ : out STD_LOGIC;
    S : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \ap_CS_fsm_reg[3]_1\ : out STD_LOGIC;
    \ap_CS_fsm_reg[3]_2\ : out STD_LOGIC;
    \ap_CS_fsm_reg[3]_3\ : out STD_LOGIC;
    \ap_CS_fsm_reg[3]_4\ : out STD_LOGIC;
    \ap_CS_fsm_reg[3]_5\ : out STD_LOGIC;
    \ap_CS_fsm_reg[3]_6\ : out STD_LOGIC;
    \ap_CS_fsm_reg[3]_7\ : out STD_LOGIC;
    \ap_CS_fsm_reg[3]_8\ : out STD_LOGIC;
    \ap_CS_fsm_reg[3]_9\ : out STD_LOGIC;
    \ap_CS_fsm_reg[3]_10\ : out STD_LOGIC;
    \ap_CS_fsm_reg[3]_11\ : out STD_LOGIC;
    \ap_CS_fsm_reg[3]_12\ : out STD_LOGIC;
    \ap_CS_fsm_reg[3]_13\ : out STD_LOGIC;
    \ap_CS_fsm_reg[3]_14\ : out STD_LOGIC;
    \ap_CS_fsm_reg[3]_15\ : out STD_LOGIC;
    \ap_CS_fsm_reg[3]_16\ : out STD_LOGIC;
    \rk_offset_read_reg_815_reg[3]_0\ : out STD_LOGIC;
    \rk_offset_read_reg_815_reg[1]_0\ : out STD_LOGIC;
    \idx109_fu_78_reg[1]\ : out STD_LOGIC;
    \rk_offset_read_reg_815_reg[0]_0\ : out STD_LOGIC;
    \rk_offset_read_reg_815_reg[3]_1\ : out STD_LOGIC;
    grp_ClefiaF0Xor_fu_406_ap_start_reg_reg : out STD_LOGIC;
    \ap_CS_fsm_reg[10]\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    \ap_CS_fsm_reg[10]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    ap_enable_reg_pp0_iter2_reg_1 : out STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    reg_3130 : in STD_LOGIC;
    clefia_s0_ce0 : in STD_LOGIC;
    reg_315_reg_1 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ADDRBWRADDR : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_rst_n : in STD_LOGIC;
    grp_ClefiaF0Xor_fu_406_ap_start_reg : in STD_LOGIC;
    ram_reg : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 5 downto 0 );
    ap_enable_reg_pp0_iter0 : in STD_LOGIC;
    ram_reg_0 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    ram_reg_1 : in STD_LOGIC;
    ram_reg_2 : in STD_LOGIC_VECTOR ( 0 to 0 );
    ram_reg_3 : in STD_LOGIC;
    ram_reg_4 : in STD_LOGIC;
    ram_reg_5 : in STD_LOGIC;
    ram_reg_6 : in STD_LOGIC;
    ram_reg_7 : in STD_LOGIC;
    ram_reg_8 : in STD_LOGIC;
    ram_reg_9 : in STD_LOGIC;
    ram_reg_10 : in STD_LOGIC;
    ram_reg_11 : in STD_LOGIC;
    ram_reg_12 : in STD_LOGIC;
    ram_reg_13 : in STD_LOGIC;
    ram_reg_14 : in STD_LOGIC;
    \ram_reg_i_44__9\ : in STD_LOGIC;
    ram_reg_15 : in STD_LOGIC;
    O : in STD_LOGIC_VECTOR ( 3 downto 0 );
    ram_reg_16 : in STD_LOGIC;
    \ram_reg_i_55__9\ : in STD_LOGIC;
    \ram_reg_i_80__5_0\ : in STD_LOGIC;
    \ram_reg_i_84__5_0\ : in STD_LOGIC;
    \rk_offset_read_reg_815_reg[7]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \ram_reg_i_90__5_0\ : in STD_LOGIC;
    ram_reg_17 : in STD_LOGIC;
    shl_ln_reg_173 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    ram_reg_18 : in STD_LOGIC;
    ram_reg_19 : in STD_LOGIC;
    DOBDO : in STD_LOGIC_VECTOR ( 7 downto 0 );
    DOADO : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ram_reg_i_237 : in STD_LOGIC;
    \ram_reg_i_72__5_0\ : in STD_LOGIC;
    \ram_reg_i_76__5_0\ : in STD_LOGIC;
    ram_reg_i_229_0 : in STD_LOGIC;
    grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_230_1_fu_110_ap_start_reg : in STD_LOGIC;
    grp_ClefiaEncrypt_1_fu_190_rk_address0 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    ram_reg_20 : in STD_LOGIC;
    ram_reg_21 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ram_reg_22 : in STD_LOGIC;
    ram_reg_23 : in STD_LOGIC;
    grp_ClefiaKeySet128_fu_176_rk_address0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    ram_reg_24 : in STD_LOGIC;
    ram_reg_25 : in STD_LOGIC;
    ram_reg_26 : in STD_LOGIC;
    ram_reg_27 : in STD_LOGIC;
    ram_reg_28 : in STD_LOGIC;
    ram_reg_29 : in STD_LOGIC;
    ram_reg_30 : in STD_LOGIC;
    grp_ClefiaEncrypt_1_fu_190_rk_address1 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ram_reg_31 : in STD_LOGIC;
    ram_reg_32 : in STD_LOGIC;
    ram_reg_33 : in STD_LOGIC;
    ram_reg_34 : in STD_LOGIC;
    ram_reg_35 : in STD_LOGIC_VECTOR ( 0 to 0 );
    ram_reg_36 : in STD_LOGIC;
    ram_reg_37 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_ClefiaF0Xor_52 : entity is "clefia_ClefiaF0Xor";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_ClefiaF0Xor_52;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_ClefiaF0Xor_52 is
  signal \^addrardaddr\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \ap_CS_fsm[1]_i_2__10_n_0\ : STD_LOGIC;
  signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
  signal ap_CS_fsm_pp0_stage1 : STD_LOGIC;
  signal ap_CS_fsm_pp0_stage2 : STD_LOGIC;
  signal ap_CS_fsm_pp0_stage3 : STD_LOGIC;
  signal \^ap_cs_fsm_reg[2]_0\ : STD_LOGIC;
  signal ap_NS_fsm : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal ap_enable_reg_pp0_iter0_1 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter0_reg : STD_LOGIC;
  signal ap_enable_reg_pp0_iter1 : STD_LOGIC;
  signal \ap_enable_reg_pp0_iter1_i_1__19_n_0\ : STD_LOGIC;
  signal ap_enable_reg_pp0_iter2 : STD_LOGIC;
  signal \ap_enable_reg_pp0_iter2_i_1__7_n_0\ : STD_LOGIC;
  signal clefia_s0_ce0_0 : STD_LOGIC;
  signal grp_ClefiaDecrypt_1_fu_212_rk_address0 : STD_LOGIC_VECTOR ( 7 to 7 );
  signal grp_ClefiaDecrypt_1_fu_212_rk_address1 : STD_LOGIC_VECTOR ( 6 downto 5 );
  signal grp_ClefiaF0Xor_fu_406_ap_ready : STD_LOGIC;
  signal or_ln134_7_fu_685_p3 : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal or_ln134_8_fu_747_p3 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal or_ln134_s_fu_679_p3 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal or_ln_fu_753_p3 : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal q0 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \ram_reg_i_101__4_n_0\ : STD_LOGIC;
  signal \ram_reg_i_102__4_n_0\ : STD_LOGIC;
  signal \ram_reg_i_105__4_n_0\ : STD_LOGIC;
  signal \ram_reg_i_106__3_n_0\ : STD_LOGIC;
  signal \ram_reg_i_109__3_n_0\ : STD_LOGIC;
  signal \ram_reg_i_110__4_n_0\ : STD_LOGIC;
  signal \ram_reg_i_113__4_n_0\ : STD_LOGIC;
  signal \ram_reg_i_114__4_n_0\ : STD_LOGIC;
  signal \ram_reg_i_117__4_n_0\ : STD_LOGIC;
  signal \ram_reg_i_118__4_n_0\ : STD_LOGIC;
  signal \ram_reg_i_121__3_n_0\ : STD_LOGIC;
  signal \ram_reg_i_122__4_n_0\ : STD_LOGIC;
  signal \ram_reg_i_125__4_n_0\ : STD_LOGIC;
  signal \ram_reg_i_126__4_n_0\ : STD_LOGIC;
  signal \ram_reg_i_129__3_n_0\ : STD_LOGIC;
  signal \ram_reg_i_130__4_n_0\ : STD_LOGIC;
  signal \ram_reg_i_133__4_n_0\ : STD_LOGIC;
  signal \ram_reg_i_134__4_n_0\ : STD_LOGIC;
  signal \ram_reg_i_137__4_n_0\ : STD_LOGIC;
  signal \ram_reg_i_138__3_n_0\ : STD_LOGIC;
  signal \ram_reg_i_141__4_n_0\ : STD_LOGIC;
  signal \ram_reg_i_142__3_n_0\ : STD_LOGIC;
  signal \ram_reg_i_143__4_n_0\ : STD_LOGIC;
  signal \ram_reg_i_172__0_n_0\ : STD_LOGIC;
  signal ram_reg_i_180_n_0 : STD_LOGIC;
  signal ram_reg_i_205_n_0 : STD_LOGIC;
  signal ram_reg_i_213_n_0 : STD_LOGIC;
  signal ram_reg_i_221_n_0 : STD_LOGIC;
  signal ram_reg_i_229_n_0 : STD_LOGIC;
  signal ram_reg_i_244_n_0 : STD_LOGIC;
  signal \ram_reg_i_29__10_n_0\ : STD_LOGIC;
  signal \ram_reg_i_34__10_n_0\ : STD_LOGIC;
  signal \ram_reg_i_35__9_n_0\ : STD_LOGIC;
  signal ram_reg_i_370_n_0 : STD_LOGIC;
  signal ram_reg_i_379_n_0 : STD_LOGIC;
  signal \ram_reg_i_37__10_n_0\ : STD_LOGIC;
  signal ram_reg_i_391_n_0 : STD_LOGIC;
  signal ram_reg_i_409_n_0 : STD_LOGIC;
  signal ram_reg_i_420_n_0 : STD_LOGIC;
  signal ram_reg_i_431_n_0 : STD_LOGIC;
  signal \ram_reg_i_43__8_n_0\ : STD_LOGIC;
  signal ram_reg_i_451_n_0 : STD_LOGIC;
  signal ram_reg_i_543_n_0 : STD_LOGIC;
  signal ram_reg_i_554_n_0 : STD_LOGIC;
  signal ram_reg_i_562_n_0 : STD_LOGIC;
  signal ram_reg_i_575_n_0 : STD_LOGIC;
  signal \ram_reg_i_76__5_n_0\ : STD_LOGIC;
  signal \ram_reg_i_80__5_n_0\ : STD_LOGIC;
  signal \ram_reg_i_81__5_n_0\ : STD_LOGIC;
  signal \ram_reg_i_82__4_n_0\ : STD_LOGIC;
  signal \ram_reg_i_84__5_n_0\ : STD_LOGIC;
  signal \ram_reg_i_85__5_n_0\ : STD_LOGIC;
  signal \ram_reg_i_86__4_n_0\ : STD_LOGIC;
  signal \ram_reg_i_89__4_n_0\ : STD_LOGIC;
  signal \ram_reg_i_90__4_n_0\ : STD_LOGIC;
  signal \ram_reg_i_90__5_n_0\ : STD_LOGIC;
  signal \ram_reg_i_93__4_n_0\ : STD_LOGIC;
  signal \ram_reg_i_94__5_n_0\ : STD_LOGIC;
  signal \ram_reg_i_97__4_n_0\ : STD_LOGIC;
  signal \ram_reg_i_98__3_n_0\ : STD_LOGIC;
  signal reg_3110 : STD_LOGIC;
  signal reg_315_reg_n_10 : STD_LOGIC;
  signal reg_315_reg_n_11 : STD_LOGIC;
  signal reg_315_reg_n_12 : STD_LOGIC;
  signal reg_315_reg_n_13 : STD_LOGIC;
  signal reg_315_reg_n_14 : STD_LOGIC;
  signal reg_315_reg_n_15 : STD_LOGIC;
  signal reg_315_reg_n_8 : STD_LOGIC;
  signal reg_315_reg_n_9 : STD_LOGIC;
  signal rk_offset_read_reg_815 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \trunc_ln134_67_reg_939[1]_i_1_n_0\ : STD_LOGIC;
  signal \trunc_ln134_67_reg_939[2]_i_1_n_0\ : STD_LOGIC;
  signal \trunc_ln134_67_reg_939[3]_i_1_n_0\ : STD_LOGIC;
  signal \trunc_ln134_69_reg_955[1]_i_1_n_0\ : STD_LOGIC;
  signal \trunc_ln134_69_reg_955[2]_i_1_n_0\ : STD_LOGIC;
  signal \trunc_ln134_69_reg_955[3]_i_1_n_0\ : STD_LOGIC;
  signal trunc_ln134_71_reg_903 : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal trunc_ln134_72_reg_913 : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal x_assign_29_fu_561_p3 : STD_LOGIC_VECTOR ( 4 downto 2 );
  signal x_assign_29_reg_933 : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal x_assign_30_fu_637_p3 : STD_LOGIC_VECTOR ( 4 downto 2 );
  signal x_assign_30_reg_949 : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal x_assign_31_reg_897 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal x_assign_31_reg_897_pp0_iter1_reg : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal x_assign_s_reg_891 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal x_assign_s_reg_891_pp0_iter1_reg : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal z_22_reg_876 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal z_23_reg_923 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal z_23_reg_9230 : STD_LOGIC;
  signal z_24_reg_928 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal z_reg_871 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_reg_311_reg_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 8 );
  signal NLW_reg_311_reg_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 8 );
  signal NLW_reg_311_reg_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_reg_311_reg_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_reg_315_reg_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 8 );
  signal NLW_reg_315_reg_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 8 );
  signal NLW_reg_315_reg_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_reg_315_reg_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \ap_CS_fsm[0]_i_1__24\ : label is "soft_lutpair85";
  attribute SOFT_HLUTNM of \ap_CS_fsm[1]_i_1__20\ : label is "soft_lutpair84";
  attribute SOFT_HLUTNM of \ap_CS_fsm[1]_i_2__10\ : label is "soft_lutpair81";
  attribute FSM_ENCODING : string;
  attribute FSM_ENCODING of \ap_CS_fsm_reg[0]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[1]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[2]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[3]\ : label is "none";
  attribute SOFT_HLUTNM of \ap_enable_reg_pp0_iter0_reg_i_1__10\ : label is "soft_lutpair81";
  attribute SOFT_HLUTNM of \ap_enable_reg_pp0_iter2_i_1__7\ : label is "soft_lutpair82";
  attribute SOFT_HLUTNM of \ram_reg_i_143__4\ : label is "soft_lutpair79";
  attribute SOFT_HLUTNM of \ram_reg_i_172__0\ : label is "soft_lutpair80";
  attribute SOFT_HLUTNM of ram_reg_i_180 : label is "soft_lutpair80";
  attribute SOFT_HLUTNM of ram_reg_i_195 : label is "soft_lutpair83";
  attribute SOFT_HLUTNM of ram_reg_i_203 : label is "soft_lutpair86";
  attribute SOFT_HLUTNM of \ram_reg_i_34__10\ : label is "soft_lutpair85";
  attribute SOFT_HLUTNM of \ram_reg_i_35__9\ : label is "soft_lutpair82";
  attribute SOFT_HLUTNM of \ram_reg_i_36__10\ : label is "soft_lutpair84";
  attribute SOFT_HLUTNM of \ram_reg_i_37__10\ : label is "soft_lutpair79";
  attribute SOFT_HLUTNM of ram_reg_i_386 : label is "soft_lutpair86";
  attribute SOFT_HLUTNM of ram_reg_i_554 : label is "soft_lutpair78";
  attribute SOFT_HLUTNM of ram_reg_i_562 : label is "soft_lutpair78";
  attribute SOFT_HLUTNM of ram_reg_i_575 : label is "soft_lutpair83";
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of reg_311_reg : label is "p0_d8";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of reg_311_reg : label is "";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of reg_311_reg : label is 2048;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of reg_311_reg : label is "inst/grp_ClefiaDecrypt_1_fu_212/grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_230_1_fu_110/grp_ClefiaF0Xor_fu_406/reg_311_reg";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of reg_311_reg : label is "RAM_SP";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of reg_311_reg : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of reg_311_reg : label is 1023;
  attribute ram_offset : integer;
  attribute ram_offset of reg_311_reg : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of reg_311_reg : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of reg_311_reg : label is 7;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of reg_315_reg : label is "p0_d8";
  attribute METHODOLOGY_DRC_VIOS of reg_315_reg : label is "";
  attribute RTL_RAM_BITS of reg_315_reg : label is 2048;
  attribute RTL_RAM_NAME of reg_315_reg : label is "inst/grp_ClefiaDecrypt_1_fu_212/grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_230_1_fu_110/grp_ClefiaF0Xor_fu_406/reg_315_reg";
  attribute RTL_RAM_TYPE of reg_315_reg : label is "RAM_SP";
  attribute ram_addr_begin of reg_315_reg : label is 0;
  attribute ram_addr_end of reg_315_reg : label is 1023;
  attribute ram_offset of reg_315_reg : label is 0;
  attribute ram_slice_begin of reg_315_reg : label is 0;
  attribute ram_slice_end of reg_315_reg : label is 7;
  attribute SOFT_HLUTNM of \trunc_ln134_67_reg_939[2]_i_1\ : label is "soft_lutpair88";
  attribute SOFT_HLUTNM of \trunc_ln134_67_reg_939[3]_i_1\ : label is "soft_lutpair87";
  attribute SOFT_HLUTNM of \trunc_ln134_69_reg_955[2]_i_1\ : label is "soft_lutpair90";
  attribute SOFT_HLUTNM of \trunc_ln134_69_reg_955[3]_i_1\ : label is "soft_lutpair89";
  attribute SOFT_HLUTNM of \x_assign_31_reg_897[2]_i_1\ : label is "soft_lutpair88";
  attribute SOFT_HLUTNM of \x_assign_31_reg_897[3]_i_1\ : label is "soft_lutpair87";
  attribute SOFT_HLUTNM of \x_assign_s_reg_891[2]_i_1\ : label is "soft_lutpair90";
  attribute SOFT_HLUTNM of \x_assign_s_reg_891[3]_i_1\ : label is "soft_lutpair89";
begin
  ADDRARDADDR(0) <= \^addrardaddr\(0);
  \ap_CS_fsm_reg[2]_0\ <= \^ap_cs_fsm_reg[2]_0\;
add_ln224_fu_457_p2_carry_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \rk_offset_read_reg_815_reg[7]_0\(7),
      I1 => shl_ln_reg_173(0),
      O => S(3)
    );
add_ln224_fu_457_p2_carry_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => shl_ln_reg_173(2),
      I1 => \rk_offset_read_reg_815_reg[7]_0\(6),
      O => S(2)
    );
add_ln224_fu_457_p2_carry_i_3: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => shl_ln_reg_173(1),
      I1 => \rk_offset_read_reg_815_reg[7]_0\(5),
      O => S(1)
    );
add_ln224_fu_457_p2_carry_i_4: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => shl_ln_reg_173(0),
      I1 => \rk_offset_read_reg_815_reg[7]_0\(4),
      O => S(0)
    );
\ap_CS_fsm[0]_i_1__24\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ABAA"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage3,
      I1 => grp_ClefiaF0Xor_fu_406_ap_start_reg,
      I2 => ap_enable_reg_pp0_iter1,
      I3 => ap_CS_fsm_pp0_stage0,
      O => ap_NS_fsm(0)
    );
\ap_CS_fsm[1]_i_1__20\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0002"
    )
        port map (
      I0 => \ap_CS_fsm[1]_i_2__10_n_0\,
      I1 => ap_CS_fsm_pp0_stage2,
      I2 => ap_CS_fsm_pp0_stage1,
      I3 => ap_CS_fsm_pp0_stage3,
      O => ap_NS_fsm(1)
    );
\ap_CS_fsm[1]_i_2__10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFF40"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage0,
      I1 => ap_enable_reg_pp0_iter0_reg,
      I2 => ap_enable_reg_pp0_iter2,
      I3 => ap_enable_reg_pp0_iter1,
      I4 => grp_ClefiaF0Xor_fu_406_ap_start_reg,
      O => \ap_CS_fsm[1]_i_2__10_n_0\
    );
\ap_CS_fsm_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(0),
      Q => ap_CS_fsm_pp0_stage0,
      S => ap_rst_n_inv
    );
\ap_CS_fsm_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(1),
      Q => ap_CS_fsm_pp0_stage1,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_CS_fsm_pp0_stage1,
      Q => ap_CS_fsm_pp0_stage2,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_CS_fsm_pp0_stage2,
      Q => ap_CS_fsm_pp0_stage3,
      R => ap_rst_n_inv
    );
\ap_enable_reg_pp0_iter0_reg_i_1__10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => grp_ClefiaF0Xor_fu_406_ap_start_reg,
      I1 => ap_enable_reg_pp0_iter0_reg,
      I2 => ap_CS_fsm_pp0_stage0,
      O => ap_enable_reg_pp0_iter0_1
    );
ap_enable_reg_pp0_iter0_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_enable_reg_pp0_iter0_1,
      Q => ap_enable_reg_pp0_iter0_reg,
      R => ap_rst_n_inv
    );
\ap_enable_reg_pp0_iter1_i_1__19\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ACFFAC00"
    )
        port map (
      I0 => grp_ClefiaF0Xor_fu_406_ap_start_reg,
      I1 => ap_enable_reg_pp0_iter0_reg,
      I2 => ap_CS_fsm_pp0_stage0,
      I3 => ap_CS_fsm_pp0_stage3,
      I4 => ap_enable_reg_pp0_iter1,
      O => \ap_enable_reg_pp0_iter1_i_1__19_n_0\
    );
ap_enable_reg_pp0_iter1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_enable_reg_pp0_iter1_i_1__19_n_0\,
      Q => ap_enable_reg_pp0_iter1,
      R => ap_rst_n_inv
    );
\ap_enable_reg_pp0_iter2_i_1__7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00808A80"
    )
        port map (
      I0 => ap_rst_n,
      I1 => ap_enable_reg_pp0_iter1,
      I2 => ap_CS_fsm_pp0_stage3,
      I3 => ap_enable_reg_pp0_iter2,
      I4 => ap_CS_fsm_pp0_stage0,
      O => \ap_enable_reg_pp0_iter2_i_1__7_n_0\
    );
ap_enable_reg_pp0_iter2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_enable_reg_pp0_iter2_i_1__7_n_0\,
      Q => ap_enable_reg_pp0_iter2,
      R => '0'
    );
grp_ClefiaF0Xor_fu_406_ap_start_reg_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF02AA02AA02AA"
    )
        port map (
      I0 => grp_ClefiaF0Xor_fu_406_ap_start_reg,
      I1 => ap_enable_reg_pp0_iter0_reg,
      I2 => ap_CS_fsm_pp0_stage0,
      I3 => ap_CS_fsm_pp0_stage3,
      I4 => Q(0),
      I5 => grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_230_1_fu_110_ap_start_reg,
      O => grp_ClefiaF0Xor_fu_406_ap_start_reg_reg
    );
\ram_reg_i_101__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9669699669969669"
    )
        port map (
      I0 => or_ln134_s_fu_679_p3(2),
      I1 => or_ln134_7_fu_685_p3(2),
      I2 => x_assign_30_reg_949(2),
      I3 => z_reg_871(2),
      I4 => x_assign_s_reg_891(2),
      I5 => DOADO(2),
      O => \ram_reg_i_101__4_n_0\
    );
\ram_reg_i_102__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9669699669969669"
    )
        port map (
      I0 => x_assign_s_reg_891_pp0_iter1_reg(2),
      I1 => DOADO(2),
      I2 => x_assign_30_reg_949(2),
      I3 => z_23_reg_923(2),
      I4 => or_ln_fu_753_p3(2),
      I5 => or_ln134_8_fu_747_p3(2),
      O => \ram_reg_i_102__4_n_0\
    );
\ram_reg_i_105__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => x_assign_s_reg_891_pp0_iter1_reg(1),
      I1 => DOADO(1),
      I2 => or_ln134_8_fu_747_p3(1),
      I3 => or_ln_fu_753_p3(1),
      I4 => x_assign_30_reg_949(1),
      I5 => z_23_reg_923(1),
      O => \ram_reg_i_105__4_n_0\
    );
\ram_reg_i_106__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => or_ln134_s_fu_679_p3(1),
      I1 => or_ln134_7_fu_685_p3(1),
      I2 => x_assign_30_reg_949(1),
      I3 => z_reg_871(1),
      I4 => x_assign_s_reg_891(1),
      I5 => DOADO(1),
      O => \ram_reg_i_106__3_n_0\
    );
\ram_reg_i_109__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => or_ln_fu_753_p3(1),
      I1 => DOADO(0),
      I2 => x_assign_s_reg_891_pp0_iter1_reg(7),
      I3 => or_ln134_8_fu_747_p3(0),
      I4 => or_ln134_7_fu_685_p3(1),
      I5 => z_23_reg_923(0),
      O => \ram_reg_i_109__3_n_0\
    );
\ram_reg_i_110__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => or_ln134_s_fu_679_p3(0),
      I1 => x_assign_30_reg_949(7),
      I2 => or_ln134_7_fu_685_p3(1),
      I3 => z_reg_871(0),
      I4 => x_assign_s_reg_891(0),
      I5 => DOADO(0),
      O => \ram_reg_i_110__4_n_0\
    );
\ram_reg_i_113__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => or_ln134_8_fu_747_p3(7),
      I1 => DOBDO(7),
      I2 => or_ln134_8_fu_747_p3(0),
      I3 => or_ln_fu_753_p3(7),
      I4 => or_ln134_s_fu_679_p3(0),
      I5 => z_24_reg_928(7),
      O => \ram_reg_i_113__4_n_0\
    );
\ram_reg_i_114__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => or_ln134_s_fu_679_p3(0),
      I1 => or_ln134_s_fu_679_p3(7),
      I2 => z_22_reg_876(7),
      I3 => or_ln134_7_fu_685_p3(7),
      I4 => x_assign_31_reg_897(7),
      I5 => DOBDO(7),
      O => \ram_reg_i_114__4_n_0\
    );
\ram_reg_i_117__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => or_ln134_8_fu_747_p3(6),
      I1 => DOBDO(6),
      I2 => or_ln134_8_fu_747_p3(7),
      I3 => or_ln_fu_753_p3(6),
      I4 => or_ln134_s_fu_679_p3(7),
      I5 => z_24_reg_928(6),
      O => \ram_reg_i_117__4_n_0\
    );
\ram_reg_i_118__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => or_ln134_s_fu_679_p3(6),
      I1 => z_22_reg_876(6),
      I2 => or_ln134_s_fu_679_p3(7),
      I3 => or_ln134_7_fu_685_p3(6),
      I4 => x_assign_31_reg_897(6),
      I5 => DOBDO(6),
      O => \ram_reg_i_118__4_n_0\
    );
\ram_reg_i_11__12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AACCAAF0AACCAAFF"
    )
        port map (
      I0 => grp_ClefiaDecrypt_1_fu_212_rk_address0(7),
      I1 => grp_ClefiaEncrypt_1_fu_190_rk_address0(3),
      I2 => ram_reg_20,
      I3 => ram_reg_21(1),
      I4 => ram_reg_21(0),
      I5 => ram_reg_22,
      O => \ap_CS_fsm_reg[10]\(4)
    );
\ram_reg_i_121__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => or_ln134_8_fu_747_p3(5),
      I1 => DOBDO(5),
      I2 => or_ln134_s_fu_679_p3(6),
      I3 => z_24_reg_928(5),
      I4 => or_ln134_8_fu_747_p3(6),
      I5 => or_ln_fu_753_p3(5),
      O => \ram_reg_i_121__3_n_0\
    );
\ram_reg_i_122__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => or_ln134_s_fu_679_p3(5),
      I1 => z_22_reg_876(5),
      I2 => or_ln134_s_fu_679_p3(6),
      I3 => or_ln134_7_fu_685_p3(5),
      I4 => x_assign_31_reg_897(5),
      I5 => DOBDO(5),
      O => \ram_reg_i_122__4_n_0\
    );
\ram_reg_i_125__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => or_ln134_8_fu_747_p3(4),
      I1 => DOBDO(4),
      I2 => or_ln134_8_fu_747_p3(5),
      I3 => or_ln_fu_753_p3(4),
      I4 => or_ln134_s_fu_679_p3(5),
      I5 => z_24_reg_928(4),
      O => \ram_reg_i_125__4_n_0\
    );
\ram_reg_i_126__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => or_ln134_s_fu_679_p3(4),
      I1 => z_22_reg_876(4),
      I2 => or_ln134_s_fu_679_p3(5),
      I3 => or_ln134_7_fu_685_p3(4),
      I4 => x_assign_31_reg_897(4),
      I5 => DOBDO(4),
      O => \ram_reg_i_126__4_n_0\
    );
\ram_reg_i_129__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => or_ln134_8_fu_747_p3(3),
      I1 => DOBDO(3),
      I2 => x_assign_29_reg_933(3),
      I3 => z_24_reg_928(3),
      I4 => x_assign_31_reg_897_pp0_iter1_reg(3),
      I5 => or_ln_fu_753_p3(3),
      O => \ram_reg_i_129__3_n_0\
    );
\ram_reg_i_12__12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AACCAAF0AACCAAFF"
    )
        port map (
      I0 => \ram_reg_i_76__5_n_0\,
      I1 => grp_ClefiaEncrypt_1_fu_190_rk_address0(2),
      I2 => ram_reg_29,
      I3 => ram_reg_21(1),
      I4 => ram_reg_21(0),
      I5 => ram_reg_30,
      O => \ap_CS_fsm_reg[10]\(3)
    );
\ram_reg_i_130__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => or_ln134_s_fu_679_p3(3),
      I1 => z_22_reg_876(3),
      I2 => x_assign_29_reg_933(3),
      I3 => or_ln134_7_fu_685_p3(3),
      I4 => x_assign_31_reg_897(3),
      I5 => DOBDO(3),
      O => \ram_reg_i_130__4_n_0\
    );
\ram_reg_i_133__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => or_ln134_8_fu_747_p3(2),
      I1 => DOBDO(2),
      I2 => x_assign_29_reg_933(2),
      I3 => z_24_reg_928(2),
      I4 => x_assign_31_reg_897_pp0_iter1_reg(2),
      I5 => or_ln_fu_753_p3(2),
      O => \ram_reg_i_133__4_n_0\
    );
\ram_reg_i_134__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => or_ln134_s_fu_679_p3(2),
      I1 => z_22_reg_876(2),
      I2 => x_assign_29_reg_933(2),
      I3 => or_ln134_7_fu_685_p3(2),
      I4 => x_assign_31_reg_897(2),
      I5 => DOBDO(2),
      O => \ram_reg_i_134__4_n_0\
    );
\ram_reg_i_137__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => or_ln134_8_fu_747_p3(1),
      I1 => DOBDO(1),
      I2 => x_assign_29_reg_933(1),
      I3 => z_24_reg_928(1),
      I4 => x_assign_31_reg_897_pp0_iter1_reg(1),
      I5 => or_ln_fu_753_p3(1),
      O => \ram_reg_i_137__4_n_0\
    );
\ram_reg_i_138__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => or_ln134_s_fu_679_p3(1),
      I1 => z_22_reg_876(1),
      I2 => x_assign_29_reg_933(1),
      I3 => or_ln134_7_fu_685_p3(1),
      I4 => x_assign_31_reg_897(1),
      I5 => DOBDO(1),
      O => \ram_reg_i_138__3_n_0\
    );
\ram_reg_i_13__12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AACCAAF0AACCAAFF"
    )
        port map (
      I0 => \ram_reg_i_80__5_n_0\,
      I1 => grp_ClefiaEncrypt_1_fu_190_rk_address0(1),
      I2 => ram_reg_27,
      I3 => ram_reg_21(1),
      I4 => ram_reg_21(0),
      I5 => ram_reg_28,
      O => \ap_CS_fsm_reg[10]\(2)
    );
\ram_reg_i_141__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => or_ln134_8_fu_747_p3(0),
      I1 => DOBDO(0),
      I2 => or_ln134_8_fu_747_p3(1),
      I3 => x_assign_s_reg_891_pp0_iter1_reg(7),
      I4 => or_ln134_s_fu_679_p3(1),
      I5 => z_24_reg_928(0),
      O => \ram_reg_i_141__4_n_0\
    );
\ram_reg_i_142__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => or_ln134_s_fu_679_p3(0),
      I1 => z_22_reg_876(0),
      I2 => or_ln134_s_fu_679_p3(1),
      I3 => x_assign_30_reg_949(7),
      I4 => x_assign_31_reg_897(0),
      I5 => DOBDO(0),
      O => \ram_reg_i_142__3_n_0\
    );
\ram_reg_i_143__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"1B1B1BFF"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage0,
      I1 => ap_enable_reg_pp0_iter0_reg,
      I2 => grp_ClefiaF0Xor_fu_406_ap_start_reg,
      I3 => ap_CS_fsm_pp0_stage1,
      I4 => ap_CS_fsm_pp0_stage2,
      O => \ram_reg_i_143__4_n_0\
    );
\ram_reg_i_14__12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAC0AAAAAAFF"
    )
        port map (
      I0 => \ram_reg_i_84__5_n_0\,
      I1 => ram_reg_23,
      I2 => grp_ClefiaKeySet128_fu_176_rk_address0(0),
      I3 => ram_reg_21(1),
      I4 => ram_reg_21(0),
      I5 => ram_reg_24,
      O => \ap_CS_fsm_reg[10]\(1)
    );
\ram_reg_i_165__1\: unisim.vcomponents.MUXF7
     port map (
      I0 => ram_reg_i_370_n_0,
      I1 => \ram_reg_i_44__9\,
      O => ap_enable_reg_pp0_iter0_reg_reg_0(1),
      S => ram_reg_14
    );
\ram_reg_i_16__12\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAACAAAF"
    )
        port map (
      I0 => \ram_reg_i_90__5_n_0\,
      I1 => ram_reg_25,
      I2 => ram_reg_21(1),
      I3 => ram_reg_21(0),
      I4 => ram_reg_26,
      O => \ap_CS_fsm_reg[10]\(0)
    );
\ram_reg_i_172__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFFFFFF"
    )
        port map (
      I0 => rk_offset_read_reg_815(4),
      I1 => rk_offset_read_reg_815(2),
      I2 => rk_offset_read_reg_815(1),
      I3 => rk_offset_read_reg_815(3),
      I4 => rk_offset_read_reg_815(5),
      O => \ram_reg_i_172__0_n_0\
    );
ram_reg_i_180: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => rk_offset_read_reg_815(3),
      I1 => rk_offset_read_reg_815(1),
      I2 => rk_offset_read_reg_815(2),
      I3 => rk_offset_read_reg_815(4),
      O => ram_reg_i_180_n_0
    );
ram_reg_i_186: unisim.vcomponents.MUXF7
     port map (
      I0 => ram_reg_i_379_n_0,
      I1 => \ram_reg_i_55__9\,
      O => ap_enable_reg_pp0_iter0_reg_reg_0(0),
      S => ram_reg_14
    );
ram_reg_i_195: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6F60"
    )
        port map (
      I0 => rk_offset_read_reg_815(1),
      I1 => rk_offset_read_reg_815(2),
      I2 => ap_CS_fsm_pp0_stage1,
      I3 => \rk_offset_read_reg_815_reg[7]_0\(2),
      O => \rk_offset_read_reg_815_reg[1]_0\
    );
ram_reg_i_203: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => rk_offset_read_reg_815(0),
      I1 => ap_CS_fsm_pp0_stage1,
      I2 => \rk_offset_read_reg_815_reg[7]_0\(0),
      O => \rk_offset_read_reg_815_reg[0]_0\
    );
ram_reg_i_205: unisim.vcomponents.MUXF7
     port map (
      I0 => \ram_reg_i_72__5_0\,
      I1 => ram_reg_i_391_n_0,
      O => ram_reg_i_205_n_0,
      S => ap_CS_fsm_pp0_stage1
    );
\ram_reg_i_20__11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4444444FFFFFFFFF"
    )
        port map (
      I0 => \^ap_cs_fsm_reg[2]_0\,
      I1 => \ram_reg_i_37__10_n_0\,
      I2 => ram_reg,
      I3 => Q(4),
      I4 => Q(1),
      I5 => ap_enable_reg_pp0_iter0,
      O => \ap_CS_fsm_reg[7]\
    );
ram_reg_i_213: unisim.vcomponents.MUXF7
     port map (
      I0 => \ram_reg_i_76__5_0\,
      I1 => ram_reg_i_409_n_0,
      O => ram_reg_i_213_n_0,
      S => ap_CS_fsm_pp0_stage1
    );
ram_reg_i_221: unisim.vcomponents.MUXF7
     port map (
      I0 => ram_reg_i_420_n_0,
      I1 => \ram_reg_i_80__5_0\,
      O => ram_reg_i_221_n_0,
      S => ram_reg_14
    );
ram_reg_i_229: unisim.vcomponents.MUXF7
     port map (
      I0 => ram_reg_i_431_n_0,
      I1 => \ram_reg_i_84__5_0\,
      O => ram_reg_i_229_n_0,
      S => ram_reg_14
    );
ram_reg_i_244: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFC5FF0000C500"
    )
        port map (
      I0 => ram_reg_i_451_n_0,
      I1 => \ram_reg_i_90__5_0\,
      I2 => ram_reg_14,
      I3 => ram_reg_0(1),
      I4 => ram_reg_1,
      I5 => ram_reg_0(0),
      O => ram_reg_i_244_n_0
    );
\ram_reg_i_29__10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFABABABFFFFFFFF"
    )
        port map (
      I0 => ram_reg_8,
      I1 => \ram_reg_i_35__9_n_0\,
      I2 => \ram_reg_i_43__8_n_0\,
      I3 => ap_enable_reg_pp0_iter0,
      I4 => Q(5),
      I5 => ram_reg_9,
      O => \ram_reg_i_29__10_n_0\
    );
\ram_reg_i_34__10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage0,
      I1 => ap_enable_reg_pp0_iter2,
      O => \ram_reg_i_34__10_n_0\
    );
ram_reg_i_356: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BBBBBBBF"
    )
        port map (
      I0 => \ram_reg_i_37__10_n_0\,
      I1 => ap_enable_reg_pp0_iter0,
      I2 => Q(3),
      I3 => Q(2),
      I4 => Q(1),
      O => \ap_CS_fsm_reg[3]_0\
    );
\ram_reg_i_35__9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage3,
      I1 => ap_enable_reg_pp0_iter1,
      O => \ram_reg_i_35__9_n_0\
    );
\ram_reg_i_36__10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"C8"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage2,
      I1 => ap_enable_reg_pp0_iter1,
      I2 => ap_CS_fsm_pp0_stage3,
      O => \^ap_cs_fsm_reg[2]_0\
    );
ram_reg_i_370: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9AFF9A00"
    )
        port map (
      I0 => rk_offset_read_reg_815(7),
      I1 => \ram_reg_i_172__0_n_0\,
      I2 => rk_offset_read_reg_815(6),
      I3 => ap_CS_fsm_pp0_stage1,
      I4 => O(3),
      O => ram_reg_i_370_n_0
    );
ram_reg_i_379: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAFFFF6AAA0000"
    )
        port map (
      I0 => rk_offset_read_reg_815(4),
      I1 => rk_offset_read_reg_815(3),
      I2 => rk_offset_read_reg_815(1),
      I3 => rk_offset_read_reg_815(2),
      I4 => ap_CS_fsm_pp0_stage1,
      I5 => O(0),
      O => ram_reg_i_379_n_0
    );
\ram_reg_i_37__10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"335F"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage1,
      I1 => grp_ClefiaF0Xor_fu_406_ap_start_reg,
      I2 => ap_enable_reg_pp0_iter0_reg,
      I3 => ap_CS_fsm_pp0_stage0,
      O => \ram_reg_i_37__10_n_0\
    );
ram_reg_i_383: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AFF6A00"
    )
        port map (
      I0 => rk_offset_read_reg_815(3),
      I1 => rk_offset_read_reg_815(2),
      I2 => rk_offset_read_reg_815(1),
      I3 => ap_CS_fsm_pp0_stage1,
      I4 => \rk_offset_read_reg_815_reg[7]_0\(3),
      O => \rk_offset_read_reg_815_reg[3]_0\
    );
ram_reg_i_386: unisim.vcomponents.LUT3
    generic map(
      INIT => X"3A"
    )
        port map (
      I0 => \rk_offset_read_reg_815_reg[7]_0\(1),
      I1 => rk_offset_read_reg_815(1),
      I2 => ap_CS_fsm_pp0_stage1,
      O => \idx109_fu_78_reg[1]\
    );
ram_reg_i_391: unisim.vcomponents.LUT3
    generic map(
      INIT => X"59"
    )
        port map (
      I0 => rk_offset_read_reg_815(7),
      I1 => rk_offset_read_reg_815(6),
      I2 => ram_reg_i_543_n_0,
      O => ram_reg_i_391_n_0
    );
ram_reg_i_409: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => rk_offset_read_reg_815(6),
      I1 => ram_reg_i_543_n_0,
      O => ram_reg_i_409_n_0
    );
ram_reg_i_420: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9F909F90909F9F90"
    )
        port map (
      I0 => rk_offset_read_reg_815(5),
      I1 => ram_reg_i_554_n_0,
      I2 => ap_CS_fsm_pp0_stage1,
      I3 => O(1),
      I4 => O(0),
      I5 => ram_reg_i_229_0,
      O => ram_reg_i_420_n_0
    );
\ram_reg_i_42__10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBBBBBB8888888"
    )
        port map (
      I0 => \ram_reg_i_81__5_n_0\,
      I1 => \ram_reg_i_34__10_n_0\,
      I2 => \ram_reg_i_82__4_n_0\,
      I3 => ap_CS_fsm_pp0_stage3,
      I4 => ap_enable_reg_pp0_iter1,
      I5 => DOADO(7),
      O => \ap_CS_fsm_reg[3]_14\
    );
ram_reg_i_431: unisim.vcomponents.LUT5
    generic map(
      INIT => X"606F6F60"
    )
        port map (
      I0 => rk_offset_read_reg_815(4),
      I1 => ram_reg_i_562_n_0,
      I2 => ap_CS_fsm_pp0_stage1,
      I3 => O(0),
      I4 => ram_reg_i_229_0,
      O => ram_reg_i_431_n_0
    );
\ram_reg_i_43__8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000088A088A088A0"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage1,
      I1 => grp_ClefiaF0Xor_fu_406_ap_start_reg,
      I2 => ap_enable_reg_pp0_iter0_reg,
      I3 => ap_CS_fsm_pp0_stage0,
      I4 => ap_CS_fsm_pp0_stage2,
      I5 => ap_enable_reg_pp0_iter1,
      O => \ram_reg_i_43__8_n_0\
    );
ram_reg_i_446: unisim.vcomponents.LUT6
    generic map(
      INIT => X"606F606F6F60606F"
    )
        port map (
      I0 => rk_offset_read_reg_815(3),
      I1 => ram_reg_i_575_n_0,
      I2 => ap_CS_fsm_pp0_stage1,
      I3 => \rk_offset_read_reg_815_reg[7]_0\(3),
      I4 => \rk_offset_read_reg_815_reg[7]_0\(2),
      I5 => ram_reg_i_237,
      O => \rk_offset_read_reg_815_reg[3]_1\
    );
\ram_reg_i_44__8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBBBBBB8888888"
    )
        port map (
      I0 => \ram_reg_i_85__5_n_0\,
      I1 => \ram_reg_i_34__10_n_0\,
      I2 => \ram_reg_i_86__4_n_0\,
      I3 => ap_CS_fsm_pp0_stage3,
      I4 => ap_enable_reg_pp0_iter1,
      I5 => DOADO(6),
      O => \ap_CS_fsm_reg[3]_7\
    );
ram_reg_i_451: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A900A9FFA9FFA900"
    )
        port map (
      I0 => rk_offset_read_reg_815(2),
      I1 => rk_offset_read_reg_815(1),
      I2 => rk_offset_read_reg_815(0),
      I3 => ap_CS_fsm_pp0_stage1,
      I4 => \rk_offset_read_reg_815_reg[7]_0\(2),
      I5 => ram_reg_i_237,
      O => ram_reg_i_451_n_0
    );
ram_reg_i_460: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5514001400145514"
    )
        port map (
      I0 => ram_reg_14,
      I1 => \rk_offset_read_reg_815_reg[7]_0\(0),
      I2 => \rk_offset_read_reg_815_reg[7]_0\(1),
      I3 => ap_CS_fsm_pp0_stage1,
      I4 => rk_offset_read_reg_815(1),
      I5 => rk_offset_read_reg_815(0),
      O => \idx109_fu_78_reg[0]\
    );
\ram_reg_i_46__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBBBBBB8888888"
    )
        port map (
      I0 => \ram_reg_i_89__4_n_0\,
      I1 => \ram_reg_i_34__10_n_0\,
      I2 => \ram_reg_i_90__4_n_0\,
      I3 => ap_CS_fsm_pp0_stage3,
      I4 => ap_enable_reg_pp0_iter1,
      I5 => DOADO(5),
      O => \ap_CS_fsm_reg[3]_13\
    );
\ram_reg_i_47__8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B88BBBBBB88B8888"
    )
        port map (
      I0 => ram_reg_15,
      I1 => ram_reg_14,
      I2 => rk_offset_read_reg_815(6),
      I3 => \ram_reg_i_172__0_n_0\,
      I4 => ap_CS_fsm_pp0_stage1,
      I5 => O(2),
      O => grp_ClefiaDecrypt_1_fu_212_rk_address1(6)
    );
\ram_reg_i_48__9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBBBBBB8888888"
    )
        port map (
      I0 => \ram_reg_i_93__4_n_0\,
      I1 => \ram_reg_i_34__10_n_0\,
      I2 => \ram_reg_i_94__5_n_0\,
      I3 => ap_CS_fsm_pp0_stage3,
      I4 => ap_enable_reg_pp0_iter1,
      I5 => DOADO(4),
      O => \ap_CS_fsm_reg[3]_12\
    );
\ram_reg_i_4__10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AACCAA0FAACCAA00"
    )
        port map (
      I0 => grp_ClefiaDecrypt_1_fu_212_rk_address1(6),
      I1 => grp_ClefiaEncrypt_1_fu_190_rk_address1(1),
      I2 => ram_reg_31,
      I3 => ram_reg_21(1),
      I4 => ram_reg_21(0),
      I5 => ram_reg_32,
      O => \ap_CS_fsm_reg[10]_0\(1)
    );
\ram_reg_i_4__9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00FE0000"
    )
        port map (
      I0 => ram_reg_10,
      I1 => \ram_reg_i_34__10_n_0\,
      I2 => \ram_reg_i_35__9_n_0\,
      I3 => ram_reg_11,
      I4 => ram_reg_12,
      I5 => ram_reg_13,
      O => \ap_CS_fsm_reg[19]\(0)
    );
\ram_reg_i_50__8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBBBBBB8888888"
    )
        port map (
      I0 => \ram_reg_i_97__4_n_0\,
      I1 => \ram_reg_i_34__10_n_0\,
      I2 => \ram_reg_i_98__3_n_0\,
      I3 => ap_CS_fsm_pp0_stage3,
      I4 => ap_enable_reg_pp0_iter1,
      I5 => DOADO(3),
      O => \ap_CS_fsm_reg[3]_8\
    );
\ram_reg_i_51__8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B88BBBBBB88B8888"
    )
        port map (
      I0 => ram_reg_16,
      I1 => ram_reg_14,
      I2 => rk_offset_read_reg_815(5),
      I3 => ram_reg_i_180_n_0,
      I4 => ap_CS_fsm_pp0_stage1,
      I5 => O(1),
      O => grp_ClefiaDecrypt_1_fu_212_rk_address1(5)
    );
\ram_reg_i_52__9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000FFFF7F407F40"
    )
        port map (
      I0 => \ram_reg_i_101__4_n_0\,
      I1 => ap_CS_fsm_pp0_stage3,
      I2 => ap_enable_reg_pp0_iter1,
      I3 => DOADO(2),
      I4 => \ram_reg_i_102__4_n_0\,
      I5 => \ram_reg_i_34__10_n_0\,
      O => \ap_CS_fsm_reg[3]_9\
    );
ram_reg_i_543: unisim.vcomponents.LUT6
    generic map(
      INIT => X"777FFFFFFFFFFFFF"
    )
        port map (
      I0 => rk_offset_read_reg_815(4),
      I1 => rk_offset_read_reg_815(2),
      I2 => rk_offset_read_reg_815(0),
      I3 => rk_offset_read_reg_815(1),
      I4 => rk_offset_read_reg_815(3),
      I5 => rk_offset_read_reg_815(5),
      O => ram_reg_i_543_n_0
    );
\ram_reg_i_54__8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBBBBBB8888888"
    )
        port map (
      I0 => \ram_reg_i_105__4_n_0\,
      I1 => \ram_reg_i_34__10_n_0\,
      I2 => \ram_reg_i_106__3_n_0\,
      I3 => ap_CS_fsm_pp0_stage3,
      I4 => ap_enable_reg_pp0_iter1,
      I5 => DOADO(1),
      O => \ap_CS_fsm_reg[3]_10\
    );
ram_reg_i_554: unisim.vcomponents.LUT5
    generic map(
      INIT => X"57FFFFFF"
    )
        port map (
      I0 => rk_offset_read_reg_815(3),
      I1 => rk_offset_read_reg_815(1),
      I2 => rk_offset_read_reg_815(0),
      I3 => rk_offset_read_reg_815(2),
      I4 => rk_offset_read_reg_815(4),
      O => ram_reg_i_554_n_0
    );
ram_reg_i_562: unisim.vcomponents.LUT4
    generic map(
      INIT => X"57FF"
    )
        port map (
      I0 => rk_offset_read_reg_815(2),
      I1 => rk_offset_read_reg_815(0),
      I2 => rk_offset_read_reg_815(1),
      I3 => rk_offset_read_reg_815(3),
      O => ram_reg_i_562_n_0
    );
\ram_reg_i_56__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBBBBBB8888888"
    )
        port map (
      I0 => \ram_reg_i_109__3_n_0\,
      I1 => \ram_reg_i_34__10_n_0\,
      I2 => \ram_reg_i_110__4_n_0\,
      I3 => ap_CS_fsm_pp0_stage3,
      I4 => ap_enable_reg_pp0_iter1,
      I5 => DOADO(0),
      O => \ap_CS_fsm_reg[3]_11\
    );
ram_reg_i_575: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1F"
    )
        port map (
      I0 => rk_offset_read_reg_815(1),
      I1 => rk_offset_read_reg_815(0),
      I2 => rk_offset_read_reg_815(2),
      O => ram_reg_i_575_n_0
    );
\ram_reg_i_58__9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBBBBBB8888888"
    )
        port map (
      I0 => \ram_reg_i_113__4_n_0\,
      I1 => \ram_reg_i_34__10_n_0\,
      I2 => \ram_reg_i_114__4_n_0\,
      I3 => ap_CS_fsm_pp0_stage3,
      I4 => ap_enable_reg_pp0_iter1,
      I5 => DOBDO(7),
      O => \ap_CS_fsm_reg[3]_1\
    );
\ram_reg_i_5__10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF0000FF5D"
    )
        port map (
      I0 => \ram_reg_i_29__10_n_0\,
      I1 => ram_reg_3,
      I2 => ram_reg_4,
      I3 => ram_reg_5,
      I4 => ram_reg_6,
      I5 => ram_reg_7,
      O => \^addrardaddr\(0)
    );
\ram_reg_i_5__12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AACCAAF0AACCAAFF"
    )
        port map (
      I0 => grp_ClefiaDecrypt_1_fu_212_rk_address1(5),
      I1 => grp_ClefiaEncrypt_1_fu_190_rk_address1(0),
      I2 => ram_reg_33,
      I3 => ram_reg_21(1),
      I4 => ram_reg_21(0),
      I5 => ram_reg_34,
      O => \ap_CS_fsm_reg[10]_0\(0)
    );
\ram_reg_i_60__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBBBBBB8888888"
    )
        port map (
      I0 => \ram_reg_i_117__4_n_0\,
      I1 => \ram_reg_i_34__10_n_0\,
      I2 => \ram_reg_i_118__4_n_0\,
      I3 => ap_CS_fsm_pp0_stage3,
      I4 => ap_enable_reg_pp0_iter1,
      I5 => DOBDO(6),
      O => \ap_CS_fsm_reg[3]_16\
    );
\ram_reg_i_62__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBBBBBB8888888"
    )
        port map (
      I0 => \ram_reg_i_121__3_n_0\,
      I1 => \ram_reg_i_34__10_n_0\,
      I2 => \ram_reg_i_122__4_n_0\,
      I3 => ap_CS_fsm_pp0_stage3,
      I4 => ap_enable_reg_pp0_iter1,
      I5 => DOBDO(5),
      O => \ap_CS_fsm_reg[3]_2\
    );
\ram_reg_i_64__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBBBBBB8888888"
    )
        port map (
      I0 => \ram_reg_i_125__4_n_0\,
      I1 => \ram_reg_i_34__10_n_0\,
      I2 => \ram_reg_i_126__4_n_0\,
      I3 => ap_CS_fsm_pp0_stage3,
      I4 => ap_enable_reg_pp0_iter1,
      I5 => DOBDO(4),
      O => \ap_CS_fsm_reg[3]_3\
    );
\ram_reg_i_66__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBBBBBB8888888"
    )
        port map (
      I0 => \ram_reg_i_129__3_n_0\,
      I1 => \ram_reg_i_34__10_n_0\,
      I2 => \ram_reg_i_130__4_n_0\,
      I3 => ap_CS_fsm_pp0_stage3,
      I4 => ap_enable_reg_pp0_iter1,
      I5 => DOBDO(3),
      O => \ap_CS_fsm_reg[3]_15\
    );
\ram_reg_i_68__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBBBBBB8888888"
    )
        port map (
      I0 => \ram_reg_i_133__4_n_0\,
      I1 => \ram_reg_i_34__10_n_0\,
      I2 => \ram_reg_i_134__4_n_0\,
      I3 => ap_CS_fsm_pp0_stage3,
      I4 => ap_enable_reg_pp0_iter1,
      I5 => DOBDO(2),
      O => \ap_CS_fsm_reg[3]_4\
    );
\ram_reg_i_70__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBBBBBB8888888"
    )
        port map (
      I0 => \ram_reg_i_137__4_n_0\,
      I1 => \ram_reg_i_34__10_n_0\,
      I2 => \ram_reg_i_138__3_n_0\,
      I3 => ap_CS_fsm_pp0_stage3,
      I4 => ap_enable_reg_pp0_iter1,
      I5 => DOBDO(1),
      O => \ap_CS_fsm_reg[3]_5\
    );
\ram_reg_i_72__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"080808A8A8A808A8"
    )
        port map (
      I0 => ram_reg_17,
      I1 => shl_ln_reg_173(0),
      I2 => ram_reg_18,
      I3 => ram_reg_i_205_n_0,
      I4 => ram_reg_14,
      I5 => ram_reg_19,
      O => grp_ClefiaDecrypt_1_fu_212_rk_address0(7)
    );
\ram_reg_i_72__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBBBBBB8888888"
    )
        port map (
      I0 => \ram_reg_i_141__4_n_0\,
      I1 => \ram_reg_i_34__10_n_0\,
      I2 => \ram_reg_i_142__3_n_0\,
      I3 => ap_CS_fsm_pp0_stage3,
      I4 => ap_enable_reg_pp0_iter1,
      I5 => DOBDO(0),
      O => \ap_CS_fsm_reg[3]_6\
    );
\ram_reg_i_74__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"77777FFF77777777"
    )
        port map (
      I0 => ram_reg,
      I1 => ap_enable_reg_pp0_iter0,
      I2 => ap_enable_reg_pp0_iter2,
      I3 => ap_CS_fsm_pp0_stage0,
      I4 => \ram_reg_i_35__9_n_0\,
      I5 => \ram_reg_i_143__4_n_0\,
      O => ap_enable_reg_pp0_iter2_reg_0
    );
\ram_reg_i_76__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEE222E200000000"
    )
        port map (
      I0 => shl_ln_reg_173(2),
      I1 => ram_reg_18,
      I2 => ram_reg_i_213_n_0,
      I3 => ram_reg_14,
      I4 => ram_reg_37,
      I5 => ram_reg_17,
      O => \ram_reg_i_76__5_n_0\
    );
\ram_reg_i_78__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"45CF45FF55CF55FF"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter2,
      I1 => \ram_reg_i_35__9_n_0\,
      I2 => ap_CS_fsm_pp0_stage2,
      I3 => ap_CS_fsm_pp0_stage0,
      I4 => ap_enable_reg_pp0_iter0_reg,
      I5 => grp_ClefiaF0Xor_fu_406_ap_start_reg,
      O => ap_enable_reg_pp0_iter2_reg_1
    );
\ram_reg_i_80__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000000BA8A"
    )
        port map (
      I0 => shl_ln_reg_173(1),
      I1 => ram_reg_1,
      I2 => ram_reg_0(1),
      I3 => ram_reg_i_221_n_0,
      I4 => ram_reg_0(3),
      I5 => ram_reg_0(2),
      O => \ram_reg_i_80__5_n_0\
    );
\ram_reg_i_81__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => x_assign_s_reg_891_pp0_iter1_reg(7),
      I1 => DOADO(7),
      I2 => or_ln134_8_fu_747_p3(7),
      I3 => or_ln_fu_753_p3(7),
      I4 => x_assign_30_reg_949(7),
      I5 => z_23_reg_923(7),
      O => \ram_reg_i_81__5_n_0\
    );
\ram_reg_i_82__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => x_assign_30_reg_949(7),
      I1 => or_ln134_s_fu_679_p3(7),
      I2 => or_ln134_7_fu_685_p3(7),
      I3 => z_reg_871(7),
      I4 => x_assign_s_reg_891(7),
      I5 => DOADO(7),
      O => \ram_reg_i_82__4_n_0\
    );
\ram_reg_i_84__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"08A8FFFF08A80000"
    )
        port map (
      I0 => ram_reg_17,
      I1 => shl_ln_reg_173(0),
      I2 => ram_reg_18,
      I3 => ram_reg_i_229_n_0,
      I4 => ram_reg_21(1),
      I5 => grp_ClefiaEncrypt_1_fu_190_rk_address0(0),
      O => \ram_reg_i_84__5_n_0\
    );
\ram_reg_i_85__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => or_ln_fu_753_p3(7),
      I1 => DOADO(6),
      I2 => or_ln134_8_fu_747_p3(6),
      I3 => or_ln_fu_753_p3(6),
      I4 => or_ln134_7_fu_685_p3(7),
      I5 => z_23_reg_923(6),
      O => \ram_reg_i_85__5_n_0\
    );
\ram_reg_i_86__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => or_ln134_s_fu_679_p3(6),
      I1 => or_ln134_7_fu_685_p3(6),
      I2 => or_ln134_7_fu_685_p3(7),
      I3 => z_reg_871(6),
      I4 => x_assign_s_reg_891(6),
      I5 => DOADO(6),
      O => \ram_reg_i_86__4_n_0\
    );
\ram_reg_i_89__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => or_ln_fu_753_p3(6),
      I1 => DOADO(5),
      I2 => or_ln134_8_fu_747_p3(5),
      I3 => or_ln_fu_753_p3(5),
      I4 => or_ln134_7_fu_685_p3(6),
      I5 => z_23_reg_923(5),
      O => \ram_reg_i_89__4_n_0\
    );
\ram_reg_i_8__8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \^addrardaddr\(0),
      I1 => ram_reg_0(1),
      I2 => ram_reg_1,
      I3 => ram_reg_2(0),
      O => \ap_CS_fsm_reg[9]\(0)
    );
\ram_reg_i_90__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => or_ln134_s_fu_679_p3(5),
      I1 => or_ln134_7_fu_685_p3(5),
      I2 => or_ln134_7_fu_685_p3(6),
      I3 => z_reg_871(5),
      I4 => x_assign_s_reg_891(5),
      I5 => DOADO(5),
      O => \ram_reg_i_90__4_n_0\
    );
\ram_reg_i_90__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DCFFDCFFDCFFDC00"
    )
        port map (
      I0 => ram_reg_0(2),
      I1 => ram_reg_0(3),
      I2 => ram_reg_i_244_n_0,
      I3 => ram_reg_21(1),
      I4 => ram_reg_35(0),
      I5 => ram_reg_36,
      O => \ram_reg_i_90__5_n_0\
    );
\ram_reg_i_93__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => or_ln_fu_753_p3(5),
      I1 => DOADO(4),
      I2 => or_ln_fu_753_p3(4),
      I3 => or_ln134_8_fu_747_p3(4),
      I4 => or_ln134_7_fu_685_p3(5),
      I5 => z_23_reg_923(4),
      O => \ram_reg_i_93__4_n_0\
    );
\ram_reg_i_94__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => or_ln134_s_fu_679_p3(4),
      I1 => or_ln134_7_fu_685_p3(4),
      I2 => or_ln134_7_fu_685_p3(5),
      I3 => z_reg_871(4),
      I4 => x_assign_s_reg_891(4),
      I5 => DOADO(4),
      O => \ram_reg_i_94__5_n_0\
    );
\ram_reg_i_97__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => x_assign_s_reg_891_pp0_iter1_reg(3),
      I1 => DOADO(3),
      I2 => x_assign_30_reg_949(3),
      I3 => z_23_reg_923(3),
      I4 => or_ln_fu_753_p3(3),
      I5 => or_ln134_8_fu_747_p3(3),
      O => \ram_reg_i_97__4_n_0\
    );
\ram_reg_i_98__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => or_ln134_s_fu_679_p3(3),
      I1 => or_ln134_7_fu_685_p3(3),
      I2 => x_assign_30_reg_949(3),
      I3 => z_reg_871(3),
      I4 => x_assign_s_reg_891(3),
      I5 => DOADO(3),
      O => \ram_reg_i_98__3_n_0\
    );
reg_311_reg: unisim.vcomponents.RAMB18E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 1,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"001C00A800B0000E00EA0082006D009500FB00740033002F00C600D100490057",
      INIT_01 => X"00AF001700F90063003D0076000A00C400B1008500EE005C0092004B00D00028",
      INIT_02 => X"00D8004C005B009D008300E400CE000600200032007A00F70065001900A100BF",
      INIT_03 => X"00F500B600AA007100C000670089003C0013000F009B00D400E8002E005D0042",
      INIT_04 => X"0026005500430039006B00CF00E1007800DA009700000012008C00FD00BE00A4",
      INIT_05 => X"00610009007700A5002200FA0016004E008F00B3005400EB00DD00CC00980030",
      INIT_06 => X"00B400F2001D008B00990008007000EF00AE006C00C1004500370053002A00D6",
      INIT_07 => X"000B006000880014005600BD00A200D3007C00FE00250031004A009F00C700E9",
      INIT_08 => X"0073008A006600FF004800A900B7002B0005001100DC009E0050003400E200CD",
      INIT_09 => X"00ED003E00940058001F00DB002C00B900C2004000A7006A00F1008600750003",
      INIT_0A => X"004700DF002100CA007E003500930062005900E6008D00B8000400A0001B00FC",
      INIT_0B => X"0052002400DE00E00001009C003B0087004D00C8006900A6007F00BA00F30015",
      INIT_0C => X"00C90091003F004600F4002300D500AD00E7005A00B20080001E0068000C007B",
      INIT_0D => X"003A00E300C5002700AC0041005F00F0009600D90018000D00BB00720084006E",
      INIT_0E => X"009000CB00EC00D200B5005E0044001A0038002D00F6007900A30007006F0081",
      INIT_0F => X"008E007D000200BC00D7001000F80051006400AB004F00C3002900E50036009A",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"00000",
      INIT_B => X"00000",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 18,
      READ_WIDTH_B => 18,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"00000",
      SRVAL_B => X"00000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 18,
      WRITE_WIDTH_B => 0
    )
        port map (
      ADDRARDADDR(13 downto 12) => B"00",
      ADDRARDADDR(11 downto 4) => reg_315_reg_1(7 downto 0),
      ADDRARDADDR(3 downto 0) => B"0000",
      ADDRBWRADDR(13 downto 12) => B"00",
      ADDRBWRADDR(11 downto 4) => ADDRBWRADDR(7 downto 0),
      ADDRBWRADDR(3 downto 0) => B"0000",
      CLKARDCLK => ap_clk,
      CLKBWRCLK => ap_clk,
      DIADI(15 downto 0) => B"0000000011111111",
      DIBDI(15 downto 0) => B"1111111111111111",
      DIPADIP(1 downto 0) => B"00",
      DIPBDIP(1 downto 0) => B"11",
      DOADO(15 downto 8) => NLW_reg_311_reg_DOADO_UNCONNECTED(15 downto 8),
      DOADO(7 downto 0) => q0(7 downto 0),
      DOBDO(15 downto 8) => NLW_reg_311_reg_DOBDO_UNCONNECTED(15 downto 8),
      DOBDO(7 downto 0) => D(7 downto 0),
      DOPADOP(1 downto 0) => NLW_reg_311_reg_DOPADOP_UNCONNECTED(1 downto 0),
      DOPBDOP(1 downto 0) => NLW_reg_311_reg_DOPBDOP_UNCONNECTED(1 downto 0),
      ENARDEN => reg_3110,
      ENBWREN => reg_3130,
      REGCEAREGCE => clefia_s0_ce0_0,
      REGCEB => clefia_s0_ce0,
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      WEA(1 downto 0) => B"00",
      WEBWE(3 downto 0) => B"0000"
    );
\reg_311_reg_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E0E0EE00"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage2,
      I1 => ap_CS_fsm_pp0_stage1,
      I2 => grp_ClefiaF0Xor_fu_406_ap_start_reg,
      I3 => ap_enable_reg_pp0_iter0_reg,
      I4 => ap_CS_fsm_pp0_stage0,
      O => reg_3110
    );
\reg_311_reg_i_3__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCF088A0"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage3,
      I1 => grp_ClefiaF0Xor_fu_406_ap_start_reg,
      I2 => ap_enable_reg_pp0_iter0_reg,
      I3 => ap_CS_fsm_pp0_stage0,
      I4 => ap_CS_fsm_pp0_stage2,
      O => clefia_s0_ce0_0
    );
reg_315_reg: unisim.vcomponents.RAMB18E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 1,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"00D9000C00340013003800B4003600B8003D000A009D004E00E900C300DA006C",
      INIT_01 => X"009300B0002C0098004F00490007009E00DC00E5009C00B7008F0094007400BF",
      INIT_02 => X"000E00D2001900E6003B0027002100E30060004100E7009200B300CD00EB0012",
      INIT_03 => X"008B008700F3005B000F00C500C8002B00BC00A1008E002A003F00C700110091",
      INIT_04 => X"0053004300EF00A400C90051006500D800CE008400A700C6002000DE00F500FB",
      INIT_05 => X"005C0073000B00BA008A006900FF008000D7000D003E00E80031009B005D0025",
      INIT_06 => X"005E00AA00FA0032002800D3001600A300520030003500F6006200150054006E",
      INIT_07 => X"009900A900DF001E004600C100C00063007B000900580033007800ED00EA00CF",
      INIT_08 => X"001F008300DD0059009700900018004000EC008200770039008600C400040055",
      INIT_09 => X"006F00CA0026006100D0008500080048005600A5007C0064002400060037009A",
      INIT_0A => X"00AD008900EE00F0001C0023008C004500D10005007000A0007100B6006A007E",
      INIT_0B => X"00A8004A00B100CB00F4002D001700670076004D005A00DB002F00C2004B007A",
      INIT_0C => X"00AE00FE00E200FD00E000F9000000CC0072004C001000D5003A0047002200B5",
      INIT_0D => X"00F200AF00B9005700A60029004400BE00D600810042001B00F100AB005F00F8",
      INIT_0E => X"00AC00BD0088001A008D007F003C000100020050009F006800BB0066007500D4",
      INIT_0F => X"001D00950014007D002E00E10003006B00B2006D00FC00A20096007900E400F7",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"00000",
      INIT_B => X"00000",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 18,
      READ_WIDTH_B => 18,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"00000",
      SRVAL_B => X"00000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 18,
      WRITE_WIDTH_B => 0
    )
        port map (
      ADDRARDADDR(13 downto 12) => B"00",
      ADDRARDADDR(11 downto 4) => ADDRBWRADDR(7 downto 0),
      ADDRARDADDR(3 downto 0) => B"0000",
      ADDRBWRADDR(13 downto 12) => B"00",
      ADDRBWRADDR(11 downto 4) => reg_315_reg_1(7 downto 0),
      ADDRBWRADDR(3 downto 0) => B"0000",
      CLKARDCLK => ap_clk,
      CLKBWRCLK => ap_clk,
      DIADI(15 downto 0) => B"0000000011111111",
      DIBDI(15 downto 0) => B"1111111111111111",
      DIPADIP(1 downto 0) => B"00",
      DIPBDIP(1 downto 0) => B"11",
      DOADO(15 downto 8) => NLW_reg_315_reg_DOADO_UNCONNECTED(15 downto 8),
      DOADO(7) => reg_315_reg_n_8,
      DOADO(6) => reg_315_reg_n_9,
      DOADO(5) => reg_315_reg_n_10,
      DOADO(4) => reg_315_reg_n_11,
      DOADO(3) => reg_315_reg_n_12,
      DOADO(2) => reg_315_reg_n_13,
      DOADO(1) => reg_315_reg_n_14,
      DOADO(0) => reg_315_reg_n_15,
      DOBDO(15 downto 8) => NLW_reg_315_reg_DOBDO_UNCONNECTED(15 downto 8),
      DOBDO(7 downto 0) => reg_315_reg_0(7 downto 0),
      DOPADOP(1 downto 0) => NLW_reg_315_reg_DOPADOP_UNCONNECTED(1 downto 0),
      DOPBDOP(1 downto 0) => NLW_reg_315_reg_DOPBDOP_UNCONNECTED(1 downto 0),
      ENARDEN => reg_3110,
      ENBWREN => reg_3130,
      REGCEAREGCE => clefia_s0_ce0_0,
      REGCEB => clefia_s0_ce0,
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      WEA(1 downto 0) => B"00",
      WEBWE(3 downto 0) => B"0000"
    );
\rk_offset_read_reg_815_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage0,
      D => \rk_offset_read_reg_815_reg[7]_0\(0),
      Q => rk_offset_read_reg_815(0),
      R => '0'
    );
\rk_offset_read_reg_815_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage0,
      D => \rk_offset_read_reg_815_reg[7]_0\(1),
      Q => rk_offset_read_reg_815(1),
      R => '0'
    );
\rk_offset_read_reg_815_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage0,
      D => \rk_offset_read_reg_815_reg[7]_0\(2),
      Q => rk_offset_read_reg_815(2),
      R => '0'
    );
\rk_offset_read_reg_815_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage0,
      D => \rk_offset_read_reg_815_reg[7]_0\(3),
      Q => rk_offset_read_reg_815(3),
      R => '0'
    );
\rk_offset_read_reg_815_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage0,
      D => O(0),
      Q => rk_offset_read_reg_815(4),
      R => '0'
    );
\rk_offset_read_reg_815_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage0,
      D => O(1),
      Q => rk_offset_read_reg_815(5),
      R => '0'
    );
\rk_offset_read_reg_815_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage0,
      D => O(2),
      Q => rk_offset_read_reg_815(6),
      R => '0'
    );
\rk_offset_read_reg_815_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage0,
      D => O(3),
      Q => rk_offset_read_reg_815(7),
      R => '0'
    );
\tmp_149_reg_944_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage0,
      D => q0(6),
      Q => or_ln134_s_fu_679_p3(0),
      R => '0'
    );
\tmp_157_reg_908_pp0_iter1_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage3,
      D => x_assign_31_reg_897(7),
      Q => or_ln134_8_fu_747_p3(0),
      R => '0'
    );
\trunc_ln134_67_reg_939[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => q0(6),
      I1 => q0(0),
      O => \trunc_ln134_67_reg_939[1]_i_1_n_0\
    );
\trunc_ln134_67_reg_939[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => q0(6),
      I1 => q0(1),
      I2 => q0(7),
      O => \trunc_ln134_67_reg_939[2]_i_1_n_0\
    );
\trunc_ln134_67_reg_939[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => q0(6),
      I1 => q0(2),
      I2 => q0(7),
      O => \trunc_ln134_67_reg_939[3]_i_1_n_0\
    );
\trunc_ln134_67_reg_939_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage0,
      D => q0(7),
      Q => or_ln134_s_fu_679_p3(1),
      R => '0'
    );
\trunc_ln134_67_reg_939_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage0,
      D => \trunc_ln134_67_reg_939[1]_i_1_n_0\,
      Q => or_ln134_s_fu_679_p3(2),
      R => '0'
    );
\trunc_ln134_67_reg_939_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage0,
      D => \trunc_ln134_67_reg_939[2]_i_1_n_0\,
      Q => or_ln134_s_fu_679_p3(3),
      R => '0'
    );
\trunc_ln134_67_reg_939_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage0,
      D => \trunc_ln134_67_reg_939[3]_i_1_n_0\,
      Q => or_ln134_s_fu_679_p3(4),
      R => '0'
    );
\trunc_ln134_67_reg_939_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage0,
      D => x_assign_29_fu_561_p3(4),
      Q => or_ln134_s_fu_679_p3(5),
      R => '0'
    );
\trunc_ln134_67_reg_939_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage0,
      D => q0(4),
      Q => or_ln134_s_fu_679_p3(6),
      R => '0'
    );
\trunc_ln134_67_reg_939_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage0,
      D => q0(5),
      Q => or_ln134_s_fu_679_p3(7),
      R => '0'
    );
\trunc_ln134_69_reg_955[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => reg_315_reg_n_9,
      I1 => reg_315_reg_n_15,
      O => \trunc_ln134_69_reg_955[1]_i_1_n_0\
    );
\trunc_ln134_69_reg_955[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => reg_315_reg_n_9,
      I1 => reg_315_reg_n_14,
      I2 => reg_315_reg_n_8,
      O => \trunc_ln134_69_reg_955[2]_i_1_n_0\
    );
\trunc_ln134_69_reg_955[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => reg_315_reg_n_9,
      I1 => reg_315_reg_n_13,
      I2 => reg_315_reg_n_8,
      O => \trunc_ln134_69_reg_955[3]_i_1_n_0\
    );
\trunc_ln134_69_reg_955_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage0,
      D => reg_315_reg_n_8,
      Q => or_ln134_7_fu_685_p3(1),
      R => '0'
    );
\trunc_ln134_69_reg_955_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage0,
      D => \trunc_ln134_69_reg_955[1]_i_1_n_0\,
      Q => or_ln134_7_fu_685_p3(2),
      R => '0'
    );
\trunc_ln134_69_reg_955_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage0,
      D => \trunc_ln134_69_reg_955[2]_i_1_n_0\,
      Q => or_ln134_7_fu_685_p3(3),
      R => '0'
    );
\trunc_ln134_69_reg_955_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage0,
      D => \trunc_ln134_69_reg_955[3]_i_1_n_0\,
      Q => or_ln134_7_fu_685_p3(4),
      R => '0'
    );
\trunc_ln134_69_reg_955_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage0,
      D => x_assign_30_fu_637_p3(4),
      Q => or_ln134_7_fu_685_p3(5),
      R => '0'
    );
\trunc_ln134_69_reg_955_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage0,
      D => reg_315_reg_n_11,
      Q => or_ln134_7_fu_685_p3(6),
      R => '0'
    );
\trunc_ln134_69_reg_955_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage0,
      D => reg_315_reg_n_10,
      Q => or_ln134_7_fu_685_p3(7),
      R => '0'
    );
\trunc_ln134_71_reg_903_pp0_iter1_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage3,
      D => x_assign_31_reg_897(0),
      Q => or_ln134_8_fu_747_p3(1),
      R => '0'
    );
\trunc_ln134_71_reg_903_pp0_iter1_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage3,
      D => trunc_ln134_71_reg_903(1),
      Q => or_ln134_8_fu_747_p3(2),
      R => '0'
    );
\trunc_ln134_71_reg_903_pp0_iter1_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage3,
      D => trunc_ln134_71_reg_903(2),
      Q => or_ln134_8_fu_747_p3(3),
      R => '0'
    );
\trunc_ln134_71_reg_903_pp0_iter1_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage3,
      D => trunc_ln134_71_reg_903(3),
      Q => or_ln134_8_fu_747_p3(4),
      R => '0'
    );
\trunc_ln134_71_reg_903_pp0_iter1_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage3,
      D => x_assign_31_reg_897(4),
      Q => or_ln134_8_fu_747_p3(5),
      R => '0'
    );
\trunc_ln134_71_reg_903_pp0_iter1_reg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage3,
      D => x_assign_31_reg_897(5),
      Q => or_ln134_8_fu_747_p3(6),
      R => '0'
    );
\trunc_ln134_71_reg_903_pp0_iter1_reg_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage3,
      D => x_assign_31_reg_897(6),
      Q => or_ln134_8_fu_747_p3(7),
      R => '0'
    );
\trunc_ln134_71_reg_903_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage3,
      D => \trunc_ln134_67_reg_939[1]_i_1_n_0\,
      Q => trunc_ln134_71_reg_903(1),
      R => '0'
    );
\trunc_ln134_71_reg_903_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage3,
      D => \trunc_ln134_67_reg_939[2]_i_1_n_0\,
      Q => trunc_ln134_71_reg_903(2),
      R => '0'
    );
\trunc_ln134_71_reg_903_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage3,
      D => \trunc_ln134_67_reg_939[3]_i_1_n_0\,
      Q => trunc_ln134_71_reg_903(3),
      R => '0'
    );
\trunc_ln134_72_reg_913_pp0_iter1_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage3,
      D => x_assign_s_reg_891(0),
      Q => or_ln_fu_753_p3(1),
      R => '0'
    );
\trunc_ln134_72_reg_913_pp0_iter1_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage3,
      D => trunc_ln134_72_reg_913(1),
      Q => or_ln_fu_753_p3(2),
      R => '0'
    );
\trunc_ln134_72_reg_913_pp0_iter1_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage3,
      D => trunc_ln134_72_reg_913(2),
      Q => or_ln_fu_753_p3(3),
      R => '0'
    );
\trunc_ln134_72_reg_913_pp0_iter1_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage3,
      D => trunc_ln134_72_reg_913(3),
      Q => or_ln_fu_753_p3(4),
      R => '0'
    );
\trunc_ln134_72_reg_913_pp0_iter1_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage3,
      D => x_assign_s_reg_891(4),
      Q => or_ln_fu_753_p3(5),
      R => '0'
    );
\trunc_ln134_72_reg_913_pp0_iter1_reg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage3,
      D => x_assign_s_reg_891(5),
      Q => or_ln_fu_753_p3(6),
      R => '0'
    );
\trunc_ln134_72_reg_913_pp0_iter1_reg_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage3,
      D => x_assign_s_reg_891(6),
      Q => or_ln_fu_753_p3(7),
      R => '0'
    );
\trunc_ln134_72_reg_913_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage3,
      D => \trunc_ln134_69_reg_955[1]_i_1_n_0\,
      Q => trunc_ln134_72_reg_913(1),
      R => '0'
    );
\trunc_ln134_72_reg_913_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage3,
      D => \trunc_ln134_69_reg_955[2]_i_1_n_0\,
      Q => trunc_ln134_72_reg_913(2),
      R => '0'
    );
\trunc_ln134_72_reg_913_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage3,
      D => \trunc_ln134_69_reg_955[3]_i_1_n_0\,
      Q => trunc_ln134_72_reg_913(3),
      R => '0'
    );
\x_assign_29_reg_933_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage0,
      D => q0(0),
      Q => x_assign_29_reg_933(1),
      R => '0'
    );
\x_assign_29_reg_933_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage0,
      D => x_assign_29_fu_561_p3(2),
      Q => x_assign_29_reg_933(2),
      R => '0'
    );
\x_assign_29_reg_933_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage0,
      D => x_assign_29_fu_561_p3(3),
      Q => x_assign_29_reg_933(3),
      R => '0'
    );
\x_assign_30_reg_949_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage0,
      D => reg_315_reg_n_15,
      Q => x_assign_30_reg_949(1),
      R => '0'
    );
\x_assign_30_reg_949_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage0,
      D => x_assign_30_fu_637_p3(2),
      Q => x_assign_30_reg_949(2),
      R => '0'
    );
\x_assign_30_reg_949_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage0,
      D => x_assign_30_fu_637_p3(3),
      Q => x_assign_30_reg_949(3),
      R => '0'
    );
\x_assign_30_reg_949_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage0,
      D => reg_315_reg_n_9,
      Q => x_assign_30_reg_949(7),
      R => '0'
    );
\x_assign_31_reg_897[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => q0(7),
      I1 => q0(1),
      O => x_assign_29_fu_561_p3(2)
    );
\x_assign_31_reg_897[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => q0(7),
      I1 => q0(2),
      O => x_assign_29_fu_561_p3(3)
    );
\x_assign_31_reg_897[4]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => q0(7),
      I1 => q0(3),
      O => x_assign_29_fu_561_p3(4)
    );
\x_assign_31_reg_897_pp0_iter1_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage3,
      D => x_assign_31_reg_897(1),
      Q => x_assign_31_reg_897_pp0_iter1_reg(1),
      R => '0'
    );
\x_assign_31_reg_897_pp0_iter1_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage3,
      D => x_assign_31_reg_897(2),
      Q => x_assign_31_reg_897_pp0_iter1_reg(2),
      R => '0'
    );
\x_assign_31_reg_897_pp0_iter1_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage3,
      D => x_assign_31_reg_897(3),
      Q => x_assign_31_reg_897_pp0_iter1_reg(3),
      R => '0'
    );
\x_assign_31_reg_897_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage3,
      D => q0(7),
      Q => x_assign_31_reg_897(0),
      R => '0'
    );
\x_assign_31_reg_897_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage3,
      D => q0(0),
      Q => x_assign_31_reg_897(1),
      R => '0'
    );
\x_assign_31_reg_897_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage3,
      D => x_assign_29_fu_561_p3(2),
      Q => x_assign_31_reg_897(2),
      R => '0'
    );
\x_assign_31_reg_897_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage3,
      D => x_assign_29_fu_561_p3(3),
      Q => x_assign_31_reg_897(3),
      R => '0'
    );
\x_assign_31_reg_897_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage3,
      D => x_assign_29_fu_561_p3(4),
      Q => x_assign_31_reg_897(4),
      R => '0'
    );
\x_assign_31_reg_897_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage3,
      D => q0(4),
      Q => x_assign_31_reg_897(5),
      R => '0'
    );
\x_assign_31_reg_897_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage3,
      D => q0(5),
      Q => x_assign_31_reg_897(6),
      R => '0'
    );
\x_assign_31_reg_897_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage3,
      D => q0(6),
      Q => x_assign_31_reg_897(7),
      R => '0'
    );
\x_assign_s_reg_891[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => reg_315_reg_n_8,
      I1 => reg_315_reg_n_14,
      O => x_assign_30_fu_637_p3(2)
    );
\x_assign_s_reg_891[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => reg_315_reg_n_8,
      I1 => reg_315_reg_n_13,
      O => x_assign_30_fu_637_p3(3)
    );
\x_assign_s_reg_891[4]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => reg_315_reg_n_8,
      I1 => reg_315_reg_n_12,
      O => x_assign_30_fu_637_p3(4)
    );
\x_assign_s_reg_891_pp0_iter1_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage3,
      D => x_assign_s_reg_891(1),
      Q => x_assign_s_reg_891_pp0_iter1_reg(1),
      R => '0'
    );
\x_assign_s_reg_891_pp0_iter1_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage3,
      D => x_assign_s_reg_891(2),
      Q => x_assign_s_reg_891_pp0_iter1_reg(2),
      R => '0'
    );
\x_assign_s_reg_891_pp0_iter1_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage3,
      D => x_assign_s_reg_891(3),
      Q => x_assign_s_reg_891_pp0_iter1_reg(3),
      R => '0'
    );
\x_assign_s_reg_891_pp0_iter1_reg_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage3,
      D => x_assign_s_reg_891(7),
      Q => x_assign_s_reg_891_pp0_iter1_reg(7),
      R => '0'
    );
\x_assign_s_reg_891_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage3,
      D => reg_315_reg_n_8,
      Q => x_assign_s_reg_891(0),
      R => '0'
    );
\x_assign_s_reg_891_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage3,
      D => reg_315_reg_n_15,
      Q => x_assign_s_reg_891(1),
      R => '0'
    );
\x_assign_s_reg_891_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage3,
      D => x_assign_30_fu_637_p3(2),
      Q => x_assign_s_reg_891(2),
      R => '0'
    );
\x_assign_s_reg_891_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage3,
      D => x_assign_30_fu_637_p3(3),
      Q => x_assign_s_reg_891(3),
      R => '0'
    );
\x_assign_s_reg_891_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage3,
      D => x_assign_30_fu_637_p3(4),
      Q => x_assign_s_reg_891(4),
      R => '0'
    );
\x_assign_s_reg_891_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage3,
      D => reg_315_reg_n_11,
      Q => x_assign_s_reg_891(5),
      R => '0'
    );
\x_assign_s_reg_891_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage3,
      D => reg_315_reg_n_10,
      Q => x_assign_s_reg_891(6),
      R => '0'
    );
\x_assign_s_reg_891_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage3,
      D => reg_315_reg_n_9,
      Q => x_assign_s_reg_891(7),
      R => '0'
    );
\z_22_reg_876[7]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A820"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage3,
      I1 => ap_CS_fsm_pp0_stage0,
      I2 => ap_enable_reg_pp0_iter0_reg,
      I3 => grp_ClefiaF0Xor_fu_406_ap_start_reg,
      O => grp_ClefiaF0Xor_fu_406_ap_ready
    );
\z_22_reg_876_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_ClefiaF0Xor_fu_406_ap_ready,
      D => reg_315_reg_n_15,
      Q => z_22_reg_876(0),
      R => '0'
    );
\z_22_reg_876_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_ClefiaF0Xor_fu_406_ap_ready,
      D => reg_315_reg_n_14,
      Q => z_22_reg_876(1),
      R => '0'
    );
\z_22_reg_876_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_ClefiaF0Xor_fu_406_ap_ready,
      D => reg_315_reg_n_13,
      Q => z_22_reg_876(2),
      R => '0'
    );
\z_22_reg_876_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_ClefiaF0Xor_fu_406_ap_ready,
      D => reg_315_reg_n_12,
      Q => z_22_reg_876(3),
      R => '0'
    );
\z_22_reg_876_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_ClefiaF0Xor_fu_406_ap_ready,
      D => reg_315_reg_n_11,
      Q => z_22_reg_876(4),
      R => '0'
    );
\z_22_reg_876_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_ClefiaF0Xor_fu_406_ap_ready,
      D => reg_315_reg_n_10,
      Q => z_22_reg_876(5),
      R => '0'
    );
\z_22_reg_876_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_ClefiaF0Xor_fu_406_ap_ready,
      D => reg_315_reg_n_9,
      Q => z_22_reg_876(6),
      R => '0'
    );
\z_22_reg_876_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_ClefiaF0Xor_fu_406_ap_ready,
      D => reg_315_reg_n_8,
      Q => z_22_reg_876(7),
      R => '0'
    );
\z_23_reg_923_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => z_23_reg_9230,
      D => q0(0),
      Q => z_23_reg_923(0),
      R => '0'
    );
\z_23_reg_923_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => z_23_reg_9230,
      D => q0(1),
      Q => z_23_reg_923(1),
      R => '0'
    );
\z_23_reg_923_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => z_23_reg_9230,
      D => q0(2),
      Q => z_23_reg_923(2),
      R => '0'
    );
\z_23_reg_923_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => z_23_reg_9230,
      D => q0(3),
      Q => z_23_reg_923(3),
      R => '0'
    );
\z_23_reg_923_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => z_23_reg_9230,
      D => q0(4),
      Q => z_23_reg_923(4),
      R => '0'
    );
\z_23_reg_923_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => z_23_reg_9230,
      D => q0(5),
      Q => z_23_reg_923(5),
      R => '0'
    );
\z_23_reg_923_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => z_23_reg_9230,
      D => q0(6),
      Q => z_23_reg_923(6),
      R => '0'
    );
\z_23_reg_923_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => z_23_reg_9230,
      D => q0(7),
      Q => z_23_reg_923(7),
      R => '0'
    );
\z_24_reg_928[7]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage0,
      I1 => ap_enable_reg_pp0_iter1,
      O => z_23_reg_9230
    );
\z_24_reg_928_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => z_23_reg_9230,
      D => reg_315_reg_n_15,
      Q => z_24_reg_928(0),
      R => '0'
    );
\z_24_reg_928_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => z_23_reg_9230,
      D => reg_315_reg_n_14,
      Q => z_24_reg_928(1),
      R => '0'
    );
\z_24_reg_928_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => z_23_reg_9230,
      D => reg_315_reg_n_13,
      Q => z_24_reg_928(2),
      R => '0'
    );
\z_24_reg_928_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => z_23_reg_9230,
      D => reg_315_reg_n_12,
      Q => z_24_reg_928(3),
      R => '0'
    );
\z_24_reg_928_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => z_23_reg_9230,
      D => reg_315_reg_n_11,
      Q => z_24_reg_928(4),
      R => '0'
    );
\z_24_reg_928_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => z_23_reg_9230,
      D => reg_315_reg_n_10,
      Q => z_24_reg_928(5),
      R => '0'
    );
\z_24_reg_928_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => z_23_reg_9230,
      D => reg_315_reg_n_9,
      Q => z_24_reg_928(6),
      R => '0'
    );
\z_24_reg_928_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => z_23_reg_9230,
      D => reg_315_reg_n_8,
      Q => z_24_reg_928(7),
      R => '0'
    );
\z_reg_871_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_ClefiaF0Xor_fu_406_ap_ready,
      D => q0(0),
      Q => z_reg_871(0),
      R => '0'
    );
\z_reg_871_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_ClefiaF0Xor_fu_406_ap_ready,
      D => q0(1),
      Q => z_reg_871(1),
      R => '0'
    );
\z_reg_871_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_ClefiaF0Xor_fu_406_ap_ready,
      D => q0(2),
      Q => z_reg_871(2),
      R => '0'
    );
\z_reg_871_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_ClefiaF0Xor_fu_406_ap_ready,
      D => q0(3),
      Q => z_reg_871(3),
      R => '0'
    );
\z_reg_871_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_ClefiaF0Xor_fu_406_ap_ready,
      D => q0(4),
      Q => z_reg_871(4),
      R => '0'
    );
\z_reg_871_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_ClefiaF0Xor_fu_406_ap_ready,
      D => q0(5),
      Q => z_reg_871(5),
      R => '0'
    );
\z_reg_871_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_ClefiaF0Xor_fu_406_ap_ready,
      D => q0(6),
      Q => z_reg_871(6),
      R => '0'
    );
\z_reg_871_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_ClefiaF0Xor_fu_406_ap_ready,
      D => q0(7),
      Q => z_reg_871(7),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_ClefiaF1Xor is
  port (
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    ADDRARDADDR : out STD_LOGIC_VECTOR ( 5 downto 0 );
    WEA : out STD_LOGIC_VECTOR ( 0 to 0 );
    fout_ce1 : out STD_LOGIC;
    fout_ce0 : out STD_LOGIC;
    \dst_address01__0\ : out STD_LOGIC;
    ADDRBWRADDR : out STD_LOGIC_VECTOR ( 0 to 0 );
    grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_193_1_fu_44_ap_start_reg_reg : out STD_LOGIC_VECTOR ( 1 downto 0 );
    clefia_s0_ce0 : out STD_LOGIC;
    grp_ClefiaF1Xor_fu_405_rk_ce0 : out STD_LOGIC;
    clefia_s1_ce0 : out STD_LOGIC;
    \ap_CS_fsm_reg[1]_0\ : out STD_LOGIC;
    z_12_reg_11270 : out STD_LOGIC;
    grp_ClefiaF1Xor_fu_405_src_ce1 : out STD_LOGIC;
    \reg_308_reg[7]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \xor_ln124_3_reg_1070_reg[7]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \ap_CS_fsm_reg[3]_0\ : out STD_LOGIC;
    grp_ClefiaF1Xor_fu_405_dst_d1 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    grp_ClefiaF1Xor_fu_405_dst_d0 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \x_assign_17_reg_1055_reg[3]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \ap_CS_fsm_reg[9]\ : out STD_LOGIC;
    \src_load_24_reg_1030_reg[7]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    \z_reg_1045_reg[7]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    DOBDO : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \trunc_ln134_35_reg_1085_reg[5]_0\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    q0_reg : in STD_LOGIC_VECTOR ( 2 downto 0 );
    grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_309_1_fu_70_con128_address0 : in STD_LOGIC_VECTOR ( 4 downto 0 );
    q0_reg_0 : in STD_LOGIC;
    q0_reg_1 : in STD_LOGIC;
    q0_reg_2 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    q0_reg_3 : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    ap_enable_reg_pp0_iter0 : in STD_LOGIC;
    ram_reg : in STD_LOGIC_VECTOR ( 3 downto 0 );
    p_4_in : in STD_LOGIC;
    grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_116_115_fu_64_ap_start_reg : in STD_LOGIC;
    \fout_address01__0\ : in STD_LOGIC;
    \fout_address012_out__3\ : in STD_LOGIC;
    ram_reg_0 : in STD_LOGIC;
    ram_reg_1 : in STD_LOGIC_VECTOR ( 0 to 0 );
    ram_reg_2 : in STD_LOGIC;
    ram_reg_3 : in STD_LOGIC;
    ram_reg_4 : in STD_LOGIC;
    ram_reg_5 : in STD_LOGIC;
    ram_reg_6 : in STD_LOGIC;
    ram_reg_7 : in STD_LOGIC;
    ram_reg_8 : in STD_LOGIC;
    q0_reg_4 : in STD_LOGIC;
    q0_reg_5 : in STD_LOGIC;
    q0_reg_6 : in STD_LOGIC;
    grp_ClefiaF1Xor_fu_405_ap_start_reg : in STD_LOGIC;
    \rk_offset_read_reg_979_reg[6]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_193_1_fu_44_ap_start_reg : in STD_LOGIC;
    ap_enable_reg_pp0_iter0_reg : in STD_LOGIC;
    \fin_address01__0\ : in STD_LOGIC;
    ram_reg_9 : in STD_LOGIC;
    ram_reg_10 : in STD_LOGIC;
    \ram_reg_i_31__5_0\ : in STD_LOGIC;
    \dst_address01__0_0\ : in STD_LOGIC;
    ram_reg_11 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \src_load_24_reg_1030_reg[7]_1\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \xor_ln180_reg_1095_reg[4]_0\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    DOADO : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \xor_ln124_reg_1005_reg[7]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \xor_ln124_3_reg_1070_reg[7]_1\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \x_assign_15_reg_1132_reg[3]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \reg_297_reg[7]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_ClefiaF1Xor;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_ClefiaF1Xor is
  signal \^d\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^q\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \ap_CS_fsm[1]_i_2__5_n_0\ : STD_LOGIC;
  signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
  signal ap_CS_fsm_pp0_stage1 : STD_LOGIC;
  signal ap_CS_fsm_pp0_stage3 : STD_LOGIC;
  signal \^ap_cs_fsm_reg[3]_0\ : STD_LOGIC;
  signal ap_NS_fsm : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal ap_enable_reg_pp0_iter0_1 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter0_reg_0 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter1 : STD_LOGIC;
  signal \ap_enable_reg_pp0_iter1_i_1__10_n_0\ : STD_LOGIC;
  signal ap_enable_reg_pp0_iter2 : STD_LOGIC;
  signal \ap_enable_reg_pp0_iter2_i_1__4_n_0\ : STD_LOGIC;
  signal ce01 : STD_LOGIC;
  signal clefia_s0_address01 : STD_LOGIC;
  signal clefia_s1_address01 : STD_LOGIC;
  signal \^dst_address01__0\ : STD_LOGIC;
  signal \dst_ce01__0\ : STD_LOGIC;
  signal grp_ClefiaF1Xor_fu_405_ap_ready : STD_LOGIC;
  signal grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_193_1_fu_44_con128_address0 : STD_LOGIC_VECTOR ( 6 downto 4 );
  signal grp_fu_302_p2 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal or_ln134_4_fu_863_p3 : STD_LOGIC_VECTOR ( 7 downto 2 );
  signal or_ln134_4_reg_1163 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal or_ln134_7_fu_869_p3 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal or_ln134_7_reg_1168 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal or_ln134_9_fu_875_p3 : STD_LOGIC_VECTOR ( 5 downto 2 );
  signal or_ln134_9_reg_1173 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal or_ln_fu_857_p3 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal or_ln_reg_1158 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \q0_reg_i_22__1_n_0\ : STD_LOGIC;
  signal \q0_reg_i_23__1_n_0\ : STD_LOGIC;
  signal \q0_reg_i_25__1_n_0\ : STD_LOGIC;
  signal \q0_reg_i_26__1_n_0\ : STD_LOGIC;
  signal \q0_reg_i_28__1_n_0\ : STD_LOGIC;
  signal \q0_reg_i_30__1_n_0\ : STD_LOGIC;
  signal \q0_reg_i_32__1_n_0\ : STD_LOGIC;
  signal \q0_reg_i_35__0_n_0\ : STD_LOGIC;
  signal \ram_reg_i_100__2_n_0\ : STD_LOGIC;
  signal \ram_reg_i_103__0_n_0\ : STD_LOGIC;
  signal \ram_reg_i_104__2_n_0\ : STD_LOGIC;
  signal \ram_reg_i_107__2_n_0\ : STD_LOGIC;
  signal \ram_reg_i_108__2_n_0\ : STD_LOGIC;
  signal \ram_reg_i_111__2_n_0\ : STD_LOGIC;
  signal \ram_reg_i_112__1_n_0\ : STD_LOGIC;
  signal \ram_reg_i_115__1_n_0\ : STD_LOGIC;
  signal \ram_reg_i_116__2_n_0\ : STD_LOGIC;
  signal \ram_reg_i_119__1_n_0\ : STD_LOGIC;
  signal \ram_reg_i_120__2_n_0\ : STD_LOGIC;
  signal \ram_reg_i_123__2_n_0\ : STD_LOGIC;
  signal \ram_reg_i_124__1_n_0\ : STD_LOGIC;
  signal \ram_reg_i_127__2_n_0\ : STD_LOGIC;
  signal \ram_reg_i_128__2_n_0\ : STD_LOGIC;
  signal \ram_reg_i_131__2_n_0\ : STD_LOGIC;
  signal \ram_reg_i_132__1_n_0\ : STD_LOGIC;
  signal \ram_reg_i_135__1_n_0\ : STD_LOGIC;
  signal \ram_reg_i_136__2_n_0\ : STD_LOGIC;
  signal \ram_reg_i_139__2_n_0\ : STD_LOGIC;
  signal \ram_reg_i_140__1_n_0\ : STD_LOGIC;
  signal \ram_reg_i_143__2_n_0\ : STD_LOGIC;
  signal \ram_reg_i_144__1_n_0\ : STD_LOGIC;
  signal \ram_reg_i_27__5_n_0\ : STD_LOGIC;
  signal \ram_reg_i_34__6_n_0\ : STD_LOGIC;
  signal \ram_reg_i_72__3_n_0\ : STD_LOGIC;
  signal \ram_reg_i_78__2_n_0\ : STD_LOGIC;
  signal \ram_reg_i_83__2_n_0\ : STD_LOGIC;
  signal \ram_reg_i_84__2_n_0\ : STD_LOGIC;
  signal \ram_reg_i_87__2_n_0\ : STD_LOGIC;
  signal \ram_reg_i_88__3_n_0\ : STD_LOGIC;
  signal \ram_reg_i_91__2_n_0\ : STD_LOGIC;
  signal \ram_reg_i_92__2_n_0\ : STD_LOGIC;
  signal \ram_reg_i_95__2_n_0\ : STD_LOGIC;
  signal \ram_reg_i_96__2_n_0\ : STD_LOGIC;
  signal \ram_reg_i_99__1_n_0\ : STD_LOGIC;
  signal reg_297 : STD_LOGIC;
  signal \reg_297_reg_n_0_[0]\ : STD_LOGIC;
  signal \reg_297_reg_n_0_[1]\ : STD_LOGIC;
  signal \reg_297_reg_n_0_[2]\ : STD_LOGIC;
  signal \reg_297_reg_n_0_[3]\ : STD_LOGIC;
  signal \reg_297_reg_n_0_[4]\ : STD_LOGIC;
  signal \reg_297_reg_n_0_[5]\ : STD_LOGIC;
  signal \reg_297_reg_n_0_[6]\ : STD_LOGIC;
  signal \reg_297_reg_n_0_[7]\ : STD_LOGIC;
  signal reg_308 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal reg_3080 : STD_LOGIC;
  signal rk_offset_cast_reg_999 : STD_LOGIC_VECTOR ( 6 downto 3 );
  signal rk_offset_read_reg_979 : STD_LOGIC_VECTOR ( 6 downto 3 );
  signal \trunc_ln134_42_reg_1060[1]_i_1_n_0\ : STD_LOGIC;
  signal \trunc_ln134_42_reg_1060[2]_i_1_n_0\ : STD_LOGIC;
  signal \trunc_ln134_42_reg_1060[3]_i_1_n_0\ : STD_LOGIC;
  signal x_assign_14_fu_655_p3 : STD_LOGIC_VECTOR ( 4 downto 2 );
  signal x_assign_14_reg_1111 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal x_assign_15_reg_1132 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal x_assign_17_reg_1055 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal x_assign_19_fu_697_p3 : STD_LOGIC_VECTOR ( 4 to 4 );
  signal xor_ln124_3_reg_1070 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal xor_ln124_reg_1005 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal xor_ln180_fu_612_p2 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal xor_ln180_reg_1095 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal z_10_reg_1075 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal z_11_reg_1101 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal z_12_reg_1127 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \^z_12_reg_11270\ : STD_LOGIC;
  signal z_reg_1045 : STD_LOGIC_VECTOR ( 7 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \ap_CS_fsm[0]_i_1__13\ : label is "soft_lutpair297";
  attribute SOFT_HLUTNM of \ap_CS_fsm[1]_i_2__5\ : label is "soft_lutpair292";
  attribute FSM_ENCODING : string;
  attribute FSM_ENCODING of \ap_CS_fsm_reg[0]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[1]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[2]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[3]\ : label is "none";
  attribute SOFT_HLUTNM of \ap_enable_reg_pp0_iter0_reg_i_1__5\ : label is "soft_lutpair294";
  attribute SOFT_HLUTNM of \ap_enable_reg_pp0_iter1_i_1__10\ : label is "soft_lutpair294";
  attribute SOFT_HLUTNM of \ap_enable_reg_pp0_iter2_i_1__4\ : label is "soft_lutpair293";
  attribute SOFT_HLUTNM of \q0_reg_i_23__1\ : label is "soft_lutpair298";
  attribute SOFT_HLUTNM of \q0_reg_i_25__1\ : label is "soft_lutpair298";
  attribute SOFT_HLUTNM of \q0_reg_i_26__1\ : label is "soft_lutpair292";
  attribute SOFT_HLUTNM of \q0_reg_i_35__0\ : label is "soft_lutpair297";
  attribute SOFT_HLUTNM of \ram_reg_i_40__5\ : label is "soft_lutpair293";
  attribute SOFT_HLUTNM of \ram_reg_i_71__4\ : label is "soft_lutpair296";
  attribute SOFT_HLUTNM of \ram_reg_i_72__3\ : label is "soft_lutpair296";
  attribute SOFT_HLUTNM of select_ln131_43_fu_677_p3 : label is "soft_lutpair299";
  attribute SOFT_HLUTNM of \trunc_ln134_42_reg_1060[1]_i_1\ : label is "soft_lutpair295";
  attribute SOFT_HLUTNM of \trunc_ln134_42_reg_1060[3]_i_1\ : label is "soft_lutpair295";
  attribute SOFT_HLUTNM of \trunc_ln134_42_reg_1060[5]_i_1\ : label is "soft_lutpair300";
  attribute SOFT_HLUTNM of \x_assign_14_reg_1111[2]_i_1\ : label is "soft_lutpair300";
  attribute SOFT_HLUTNM of \x_assign_14_reg_1111[3]_i_1\ : label is "soft_lutpair299";
begin
  D(0) <= \^d\(0);
  Q(0) <= \^q\(0);
  \ap_CS_fsm_reg[3]_0\ <= \^ap_cs_fsm_reg[3]_0\;
  \dst_address01__0\ <= \^dst_address01__0\;
  z_12_reg_11270 <= \^z_12_reg_11270\;
\ap_CS_fsm[0]_i_1__13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF02"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage0,
      I1 => ap_enable_reg_pp0_iter1,
      I2 => grp_ClefiaF1Xor_fu_405_ap_start_reg,
      I3 => ap_CS_fsm_pp0_stage3,
      O => ap_NS_fsm(0)
    );
\ap_CS_fsm[1]_i_1__11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1111111011111010"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage3,
      I1 => \ap_CS_fsm[1]_i_2__5_n_0\,
      I2 => grp_ClefiaF1Xor_fu_405_ap_start_reg,
      I3 => ap_enable_reg_pp0_iter2,
      I4 => ap_enable_reg_pp0_iter1,
      I5 => ap_enable_reg_pp0_iter0_1,
      O => ap_NS_fsm(1)
    );
\ap_CS_fsm[1]_i_2__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage1,
      I1 => \^q\(0),
      O => \ap_CS_fsm[1]_i_2__5_n_0\
    );
\ap_CS_fsm_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(0),
      Q => ap_CS_fsm_pp0_stage0,
      S => ap_rst_n_inv
    );
\ap_CS_fsm_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(1),
      Q => ap_CS_fsm_pp0_stage1,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_CS_fsm_pp0_stage1,
      Q => \^q\(0),
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^q\(0),
      Q => ap_CS_fsm_pp0_stage3,
      R => ap_rst_n_inv
    );
\ap_enable_reg_pp0_iter0_reg_i_1__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => grp_ClefiaF1Xor_fu_405_ap_start_reg,
      I1 => ap_CS_fsm_pp0_stage0,
      I2 => ap_enable_reg_pp0_iter0_reg_0,
      O => ap_enable_reg_pp0_iter0_1
    );
ap_enable_reg_pp0_iter0_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_enable_reg_pp0_iter0_1,
      Q => ap_enable_reg_pp0_iter0_reg_0,
      R => ap_rst_n_inv
    );
\ap_enable_reg_pp0_iter1_i_1__10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => grp_ClefiaF1Xor_fu_405_ap_start_reg,
      I1 => ap_CS_fsm_pp0_stage0,
      I2 => ap_enable_reg_pp0_iter0_reg_0,
      I3 => ap_CS_fsm_pp0_stage3,
      I4 => ap_enable_reg_pp0_iter1,
      O => \ap_enable_reg_pp0_iter1_i_1__10_n_0\
    );
ap_enable_reg_pp0_iter1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_enable_reg_pp0_iter1_i_1__10_n_0\,
      Q => ap_enable_reg_pp0_iter1,
      R => ap_rst_n_inv
    );
\ap_enable_reg_pp0_iter2_i_1__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"008A8080"
    )
        port map (
      I0 => ap_rst_n,
      I1 => ap_enable_reg_pp0_iter1,
      I2 => ap_CS_fsm_pp0_stage3,
      I3 => ap_CS_fsm_pp0_stage0,
      I4 => ap_enable_reg_pp0_iter2,
      O => \ap_enable_reg_pp0_iter2_i_1__4_n_0\
    );
ap_enable_reg_pp0_iter2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_enable_reg_pp0_iter2_i_1__4_n_0\,
      Q => ap_enable_reg_pp0_iter2,
      R => '0'
    );
grp_ClefiaF1Xor_fu_405_ap_start_reg_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"888888F8F8F8F8F8"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter0,
      I1 => ram_reg(1),
      I2 => grp_ClefiaF1Xor_fu_405_ap_start_reg,
      I3 => ap_CS_fsm_pp0_stage0,
      I4 => ap_enable_reg_pp0_iter0_reg_0,
      I5 => ap_CS_fsm_pp0_stage3,
      O => \ap_CS_fsm_reg[9]\
    );
\or_ln134_4_reg_1163_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage3,
      D => x_assign_15_reg_1132(6),
      Q => or_ln134_4_reg_1163(0),
      R => '0'
    );
\or_ln134_4_reg_1163_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage3,
      D => x_assign_15_reg_1132(7),
      Q => or_ln134_4_reg_1163(1),
      R => '0'
    );
\or_ln134_4_reg_1163_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage3,
      D => or_ln134_4_fu_863_p3(2),
      Q => or_ln134_4_reg_1163(2),
      R => '0'
    );
\or_ln134_4_reg_1163_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage3,
      D => or_ln134_4_fu_863_p3(3),
      Q => or_ln134_4_reg_1163(3),
      R => '0'
    );
\or_ln134_4_reg_1163_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage3,
      D => or_ln134_4_fu_863_p3(4),
      Q => or_ln134_4_reg_1163(4),
      R => '0'
    );
\or_ln134_4_reg_1163_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage3,
      D => or_ln134_4_fu_863_p3(5),
      Q => or_ln134_4_reg_1163(5),
      R => '0'
    );
\or_ln134_4_reg_1163_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage3,
      D => or_ln134_4_fu_863_p3(6),
      Q => or_ln134_4_reg_1163(6),
      R => '0'
    );
\or_ln134_4_reg_1163_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage3,
      D => or_ln134_4_fu_863_p3(7),
      Q => or_ln134_4_reg_1163(7),
      R => '0'
    );
\or_ln134_7_reg_1168_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage3,
      D => or_ln134_7_fu_869_p3(0),
      Q => or_ln134_7_reg_1168(0),
      R => '0'
    );
\or_ln134_7_reg_1168_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage3,
      D => or_ln134_7_fu_869_p3(1),
      Q => or_ln134_7_reg_1168(1),
      R => '0'
    );
\or_ln134_7_reg_1168_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage3,
      D => or_ln134_7_fu_869_p3(2),
      Q => or_ln134_7_reg_1168(2),
      R => '0'
    );
\or_ln134_7_reg_1168_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage3,
      D => or_ln134_7_fu_869_p3(3),
      Q => or_ln134_7_reg_1168(3),
      R => '0'
    );
\or_ln134_7_reg_1168_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage3,
      D => or_ln134_7_fu_869_p3(4),
      Q => or_ln134_7_reg_1168(4),
      R => '0'
    );
\or_ln134_7_reg_1168_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage3,
      D => or_ln134_7_fu_869_p3(5),
      Q => or_ln134_7_reg_1168(5),
      R => '0'
    );
\or_ln134_7_reg_1168_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage3,
      D => \^d\(0),
      Q => or_ln134_7_reg_1168(6),
      R => '0'
    );
\or_ln134_7_reg_1168_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage3,
      D => or_ln134_7_fu_869_p3(7),
      Q => or_ln134_7_reg_1168(7),
      R => '0'
    );
\or_ln134_9_reg_1173_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage3,
      D => x_assign_14_reg_1111(6),
      Q => or_ln134_9_reg_1173(0),
      R => '0'
    );
\or_ln134_9_reg_1173_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage3,
      D => x_assign_14_reg_1111(7),
      Q => or_ln134_9_reg_1173(1),
      R => '0'
    );
\or_ln134_9_reg_1173_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage3,
      D => or_ln134_9_fu_875_p3(2),
      Q => or_ln134_9_reg_1173(2),
      R => '0'
    );
\or_ln134_9_reg_1173_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage3,
      D => or_ln134_9_fu_875_p3(3),
      Q => or_ln134_9_reg_1173(3),
      R => '0'
    );
\or_ln134_9_reg_1173_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage3,
      D => or_ln134_9_fu_875_p3(4),
      Q => or_ln134_9_reg_1173(4),
      R => '0'
    );
\or_ln134_9_reg_1173_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage3,
      D => or_ln134_9_fu_875_p3(5),
      Q => or_ln134_9_reg_1173(5),
      R => '0'
    );
\or_ln134_9_reg_1173_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage3,
      D => x_assign_14_reg_1111(4),
      Q => or_ln134_9_reg_1173(6),
      R => '0'
    );
\or_ln134_9_reg_1173_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage3,
      D => x_assign_14_reg_1111(5),
      Q => or_ln134_9_reg_1173(7),
      R => '0'
    );
\or_ln_reg_1158_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage3,
      D => or_ln_fu_857_p3(0),
      Q => or_ln_reg_1158(0),
      R => '0'
    );
\or_ln_reg_1158_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage3,
      D => or_ln_fu_857_p3(1),
      Q => or_ln_reg_1158(1),
      R => '0'
    );
\or_ln_reg_1158_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage3,
      D => or_ln_fu_857_p3(2),
      Q => or_ln_reg_1158(2),
      R => '0'
    );
\or_ln_reg_1158_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage3,
      D => or_ln_fu_857_p3(3),
      Q => or_ln_reg_1158(3),
      R => '0'
    );
\or_ln_reg_1158_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage3,
      D => or_ln_fu_857_p3(4),
      Q => or_ln_reg_1158(4),
      R => '0'
    );
\or_ln_reg_1158_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage3,
      D => or_ln_fu_857_p3(5),
      Q => or_ln_reg_1158(5),
      R => '0'
    );
\or_ln_reg_1158_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage3,
      D => or_ln_fu_857_p3(6),
      Q => or_ln_reg_1158(6),
      R => '0'
    );
\or_ln_reg_1158_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage3,
      D => or_ln_fu_857_p3(7),
      Q => or_ln_reg_1158(7),
      R => '0'
    );
\q0_reg_i_11__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => reg_308(7),
      I1 => ap_enable_reg_pp0_iter1,
      I2 => ap_CS_fsm_pp0_stage0,
      I3 => xor_ln124_reg_1005(7),
      O => \reg_308_reg[7]_0\(7)
    );
\q0_reg_i_11__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => xor_ln124_3_reg_1070(7),
      I1 => ap_CS_fsm_pp0_stage1,
      I2 => ap_enable_reg_pp0_iter1,
      I3 => reg_308(7),
      O => \xor_ln124_3_reg_1070_reg[7]_0\(7)
    );
\q0_reg_i_12__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFE000000FE00"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage3,
      I1 => \^q\(0),
      I2 => ap_CS_fsm_pp0_stage1,
      I3 => ap_enable_reg_pp0_iter0_reg_0,
      I4 => ap_CS_fsm_pp0_stage0,
      I5 => grp_ClefiaF1Xor_fu_405_ap_start_reg,
      O => grp_ClefiaF1Xor_fu_405_rk_ce0
    );
\q0_reg_i_12__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => reg_308(6),
      I1 => ap_enable_reg_pp0_iter1,
      I2 => ap_CS_fsm_pp0_stage0,
      I3 => xor_ln124_reg_1005(6),
      O => \reg_308_reg[7]_0\(6)
    );
\q0_reg_i_12__7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => xor_ln124_3_reg_1070(6),
      I1 => ap_CS_fsm_pp0_stage1,
      I2 => ap_enable_reg_pp0_iter1,
      I3 => reg_308(6),
      O => \xor_ln124_3_reg_1070_reg[7]_0\(6)
    );
\q0_reg_i_13__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => reg_308(5),
      I1 => ap_enable_reg_pp0_iter1,
      I2 => ap_CS_fsm_pp0_stage0,
      I3 => xor_ln124_reg_1005(5),
      O => \reg_308_reg[7]_0\(5)
    );
\q0_reg_i_13__7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => xor_ln124_3_reg_1070(5),
      I1 => ap_CS_fsm_pp0_stage1,
      I2 => ap_enable_reg_pp0_iter1,
      I3 => reg_308(5),
      O => \xor_ln124_3_reg_1070_reg[7]_0\(5)
    );
\q0_reg_i_14__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => reg_308(4),
      I1 => ap_enable_reg_pp0_iter1,
      I2 => ap_CS_fsm_pp0_stage0,
      I3 => xor_ln124_reg_1005(4),
      O => \reg_308_reg[7]_0\(4)
    );
\q0_reg_i_14__7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => xor_ln124_3_reg_1070(4),
      I1 => ap_CS_fsm_pp0_stage1,
      I2 => ap_enable_reg_pp0_iter1,
      I3 => reg_308(4),
      O => \xor_ln124_3_reg_1070_reg[7]_0\(4)
    );
\q0_reg_i_15__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF8C04"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage3,
      I1 => q0_reg_3,
      I2 => \q0_reg_i_28__1_n_0\,
      I3 => rk_offset_cast_reg_999(6),
      I4 => q0_reg_6,
      O => grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_193_1_fu_44_con128_address0(6)
    );
\q0_reg_i_15__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => reg_308(3),
      I1 => ap_enable_reg_pp0_iter1,
      I2 => ap_CS_fsm_pp0_stage0,
      I3 => xor_ln124_reg_1005(3),
      O => \reg_308_reg[7]_0\(3)
    );
\q0_reg_i_15__7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => xor_ln124_3_reg_1070(3),
      I1 => ap_CS_fsm_pp0_stage1,
      I2 => ap_enable_reg_pp0_iter1,
      I3 => reg_308(3),
      O => \xor_ln124_3_reg_1070_reg[7]_0\(3)
    );
\q0_reg_i_16__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => reg_308(2),
      I1 => ap_enable_reg_pp0_iter1,
      I2 => ap_CS_fsm_pp0_stage0,
      I3 => xor_ln124_reg_1005(2),
      O => \reg_308_reg[7]_0\(2)
    );
\q0_reg_i_16__7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => xor_ln124_3_reg_1070(2),
      I1 => ap_CS_fsm_pp0_stage1,
      I2 => ap_enable_reg_pp0_iter1,
      I3 => reg_308(2),
      O => \xor_ln124_3_reg_1070_reg[7]_0\(2)
    );
\q0_reg_i_17__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF8C04"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage3,
      I1 => q0_reg_3,
      I2 => \q0_reg_i_30__1_n_0\,
      I3 => rk_offset_cast_reg_999(5),
      I4 => q0_reg_5,
      O => grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_193_1_fu_44_con128_address0(5)
    );
\q0_reg_i_17__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => reg_308(1),
      I1 => ap_enable_reg_pp0_iter1,
      I2 => ap_CS_fsm_pp0_stage0,
      I3 => xor_ln124_reg_1005(1),
      O => \reg_308_reg[7]_0\(1)
    );
\q0_reg_i_17__7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => xor_ln124_3_reg_1070(1),
      I1 => ap_CS_fsm_pp0_stage1,
      I2 => ap_enable_reg_pp0_iter1,
      I3 => reg_308(1),
      O => \xor_ln124_3_reg_1070_reg[7]_0\(1)
    );
\q0_reg_i_18__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => reg_308(0),
      I1 => ap_enable_reg_pp0_iter1,
      I2 => ap_CS_fsm_pp0_stage0,
      I3 => xor_ln124_reg_1005(0),
      O => \reg_308_reg[7]_0\(0)
    );
\q0_reg_i_18__7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => xor_ln124_3_reg_1070(0),
      I1 => ap_CS_fsm_pp0_stage1,
      I2 => ap_enable_reg_pp0_iter1,
      I3 => reg_308(0),
      O => \xor_ln124_3_reg_1070_reg[7]_0\(0)
    );
\q0_reg_i_19__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF8C04"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage3,
      I1 => q0_reg_3,
      I2 => \q0_reg_i_32__1_n_0\,
      I3 => rk_offset_cast_reg_999(4),
      I4 => q0_reg_4,
      O => grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_193_1_fu_44_con128_address0(4)
    );
\q0_reg_i_22__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A280A280A2A28080"
    )
        port map (
      I0 => \q0_reg_i_35__0_n_0\,
      I1 => \^q\(0),
      I2 => rk_offset_cast_reg_999(3),
      I3 => rk_offset_read_reg_979(3),
      I4 => \rk_offset_read_reg_979_reg[6]_0\(0),
      I5 => ap_CS_fsm_pp0_stage1,
      O => \q0_reg_i_22__1_n_0\
    );
\q0_reg_i_23__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => q0_reg_3,
      I1 => ap_CS_fsm_pp0_stage3,
      O => \q0_reg_i_23__1_n_0\
    );
\q0_reg_i_25__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage3,
      I1 => q0_reg_3,
      I2 => q0_reg_2(2),
      O => \q0_reg_i_25__1_n_0\
    );
\q0_reg_i_26__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20202F20"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage1,
      I1 => \^q\(0),
      I2 => q0_reg_3,
      I3 => q0_reg_2(0),
      I4 => q0_reg_2(1),
      O => \q0_reg_i_26__1_n_0\
    );
\q0_reg_i_28__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00FF1B1B"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage1,
      I1 => \rk_offset_read_reg_979_reg[6]_0\(3),
      I2 => rk_offset_read_reg_979(6),
      I3 => rk_offset_cast_reg_999(6),
      I4 => \^q\(0),
      O => \q0_reg_i_28__1_n_0\
    );
\q0_reg_i_2__8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFB800B800B800"
    )
        port map (
      I0 => grp_ClefiaF1Xor_fu_405_ap_start_reg,
      I1 => ap_CS_fsm_pp0_stage0,
      I2 => ap_enable_reg_pp0_iter0_reg_0,
      I3 => ap_CS_fsm_pp0_stage3,
      I4 => ap_enable_reg_pp0_iter1,
      I5 => ap_CS_fsm_pp0_stage1,
      O => clefia_s0_ce0
    );
\q0_reg_i_2__9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFE0A0A0"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter1,
      I1 => grp_ClefiaF1Xor_fu_405_ap_start_reg,
      I2 => ap_CS_fsm_pp0_stage0,
      I3 => ap_enable_reg_pp0_iter0_reg_0,
      I4 => \^q\(0),
      O => clefia_s1_ce0
    );
\q0_reg_i_30__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00FF1B1B"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage1,
      I1 => \rk_offset_read_reg_979_reg[6]_0\(2),
      I2 => rk_offset_read_reg_979(5),
      I3 => rk_offset_cast_reg_999(5),
      I4 => \^q\(0),
      O => \q0_reg_i_30__1_n_0\
    );
\q0_reg_i_32__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00FF1B1B"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage1,
      I1 => \rk_offset_read_reg_979_reg[6]_0\(1),
      I2 => rk_offset_read_reg_979(4),
      I3 => rk_offset_cast_reg_999(4),
      I4 => \^q\(0),
      O => \q0_reg_i_32__1_n_0\
    );
\q0_reg_i_35__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => q0_reg_3,
      I1 => ap_CS_fsm_pp0_stage3,
      O => \q0_reg_i_35__0_n_0\
    );
\q0_reg_i_3__7\: unisim.vcomponents.MUXF7
     port map (
      I0 => grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_193_1_fu_44_con128_address0(6),
      I1 => grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_309_1_fu_70_con128_address0(4),
      O => ADDRARDADDR(5),
      S => q0_reg(2)
    );
\q0_reg_i_4__5\: unisim.vcomponents.MUXF7
     port map (
      I0 => grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_193_1_fu_44_con128_address0(5),
      I1 => grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_309_1_fu_70_con128_address0(3),
      O => ADDRARDADDR(4),
      S => q0_reg(2)
    );
\q0_reg_i_5__5\: unisim.vcomponents.MUXF7
     port map (
      I0 => grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_193_1_fu_44_con128_address0(4),
      I1 => grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_309_1_fu_70_con128_address0(2),
      O => ADDRARDADDR(3),
      S => q0_reg(2)
    );
\q0_reg_i_6__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7777777777747474"
    )
        port map (
      I0 => q0_reg_0,
      I1 => q0_reg(2),
      I2 => \q0_reg_i_22__1_n_0\,
      I3 => \q0_reg_i_23__1_n_0\,
      I4 => rk_offset_cast_reg_999(3),
      I5 => q0_reg_1,
      O => ADDRARDADDR(2)
    );
\q0_reg_i_8__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBBBBBBBB888B8"
    )
        port map (
      I0 => grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_309_1_fu_70_con128_address0(1),
      I1 => q0_reg(2),
      I2 => q0_reg_2(1),
      I3 => q0_reg_3,
      I4 => \^q\(0),
      I5 => \q0_reg_i_25__1_n_0\,
      O => ADDRARDADDR(1)
    );
\q0_reg_i_9__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBBBB8B8B8BBB8"
    )
        port map (
      I0 => grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_309_1_fu_70_con128_address0(0),
      I1 => q0_reg(2),
      I2 => \q0_reg_i_26__1_n_0\,
      I3 => q0_reg_2(2),
      I4 => q0_reg_3,
      I5 => ap_CS_fsm_pp0_stage3,
      O => ADDRARDADDR(0)
    );
\ram_reg_i_100__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => or_ln_reg_1158(3),
      I1 => or_ln134_4_reg_1163(3),
      I2 => xor_ln180_reg_1095(3),
      I3 => z_11_reg_1101(3),
      O => \ram_reg_i_100__2_n_0\
    );
\ram_reg_i_103__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => or_ln_fu_857_p3(2),
      I1 => or_ln134_4_fu_863_p3(2),
      I2 => x_assign_15_reg_1132(2),
      I3 => z_reg_1045(2),
      O => \ram_reg_i_103__0_n_0\
    );
\ram_reg_i_104__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => or_ln_reg_1158(2),
      I1 => or_ln134_4_reg_1163(2),
      I2 => xor_ln180_reg_1095(2),
      I3 => z_11_reg_1101(2),
      O => \ram_reg_i_104__2_n_0\
    );
\ram_reg_i_107__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => or_ln_fu_857_p3(1),
      I1 => x_assign_15_reg_1132(7),
      I2 => x_assign_15_reg_1132(1),
      I3 => z_reg_1045(1),
      O => \ram_reg_i_107__2_n_0\
    );
\ram_reg_i_108__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => or_ln_reg_1158(1),
      I1 => or_ln134_4_reg_1163(1),
      I2 => xor_ln180_reg_1095(1),
      I3 => z_11_reg_1101(1),
      O => \ram_reg_i_108__2_n_0\
    );
\ram_reg_i_111__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => or_ln_fu_857_p3(0),
      I1 => x_assign_15_reg_1132(6),
      I2 => x_assign_15_reg_1132(0),
      I3 => z_reg_1045(0),
      O => \ram_reg_i_111__2_n_0\
    );
\ram_reg_i_112__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => or_ln_reg_1158(0),
      I1 => or_ln134_4_reg_1163(0),
      I2 => xor_ln180_reg_1095(0),
      I3 => z_11_reg_1101(0),
      O => \ram_reg_i_112__1_n_0\
    );
\ram_reg_i_115__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => x_assign_14_reg_1111(7),
      I1 => x_assign_14_reg_1111(5),
      I2 => x_assign_15_reg_1132(7),
      I3 => z_10_reg_1075(7),
      O => \ram_reg_i_115__1_n_0\
    );
\ram_reg_i_116__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => or_ln134_9_reg_1173(7),
      I1 => or_ln134_7_reg_1168(7),
      I2 => xor_ln180_reg_1095(7),
      I3 => z_12_reg_1127(7),
      O => \ram_reg_i_116__2_n_0\
    );
\ram_reg_i_119__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => x_assign_14_reg_1111(6),
      I1 => x_assign_14_reg_1111(4),
      I2 => x_assign_15_reg_1132(6),
      I3 => z_10_reg_1075(6),
      O => \ram_reg_i_119__1_n_0\
    );
\ram_reg_i_120__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => or_ln134_9_reg_1173(6),
      I1 => or_ln134_7_reg_1168(6),
      I2 => xor_ln180_reg_1095(6),
      I3 => z_12_reg_1127(6),
      O => \ram_reg_i_120__2_n_0\
    );
\ram_reg_i_123__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => x_assign_14_reg_1111(5),
      I1 => or_ln134_9_fu_875_p3(5),
      I2 => or_ln134_4_fu_863_p3(7),
      I3 => z_10_reg_1075(5),
      O => \ram_reg_i_123__2_n_0\
    );
\ram_reg_i_124__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => or_ln134_9_reg_1173(5),
      I1 => or_ln134_7_reg_1168(5),
      I2 => xor_ln180_reg_1095(5),
      I3 => z_12_reg_1127(5),
      O => \ram_reg_i_124__1_n_0\
    );
\ram_reg_i_127__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => x_assign_14_reg_1111(4),
      I1 => or_ln134_9_fu_875_p3(4),
      I2 => or_ln134_4_fu_863_p3(6),
      I3 => z_10_reg_1075(4),
      O => \ram_reg_i_127__2_n_0\
    );
\ram_reg_i_128__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => or_ln134_9_reg_1173(4),
      I1 => or_ln134_7_reg_1168(4),
      I2 => xor_ln180_reg_1095(4),
      I3 => z_12_reg_1127(4),
      O => \ram_reg_i_128__2_n_0\
    );
\ram_reg_i_131__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => x_assign_14_reg_1111(3),
      I1 => or_ln134_9_fu_875_p3(3),
      I2 => x_assign_15_reg_1132(3),
      I3 => z_10_reg_1075(3),
      O => \ram_reg_i_131__2_n_0\
    );
\ram_reg_i_132__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => or_ln134_9_reg_1173(3),
      I1 => or_ln134_7_reg_1168(3),
      I2 => xor_ln180_reg_1095(3),
      I3 => z_12_reg_1127(3),
      O => \ram_reg_i_132__1_n_0\
    );
\ram_reg_i_135__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => x_assign_14_reg_1111(2),
      I1 => or_ln134_9_fu_875_p3(2),
      I2 => x_assign_15_reg_1132(2),
      I3 => z_10_reg_1075(2),
      O => \ram_reg_i_135__1_n_0\
    );
\ram_reg_i_136__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => or_ln134_9_reg_1173(2),
      I1 => or_ln134_7_reg_1168(2),
      I2 => xor_ln180_reg_1095(2),
      I3 => z_12_reg_1127(2),
      O => \ram_reg_i_136__2_n_0\
    );
\ram_reg_i_139__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => x_assign_14_reg_1111(1),
      I1 => x_assign_14_reg_1111(7),
      I2 => x_assign_15_reg_1132(1),
      I3 => z_10_reg_1075(1),
      O => \ram_reg_i_139__2_n_0\
    );
\ram_reg_i_140__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => or_ln134_9_reg_1173(1),
      I1 => or_ln134_7_reg_1168(1),
      I2 => xor_ln180_reg_1095(1),
      I3 => z_12_reg_1127(1),
      O => \ram_reg_i_140__1_n_0\
    );
\ram_reg_i_143__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => x_assign_14_reg_1111(0),
      I1 => x_assign_14_reg_1111(6),
      I2 => x_assign_15_reg_1132(0),
      I3 => z_10_reg_1075(0),
      O => \ram_reg_i_143__2_n_0\
    );
\ram_reg_i_144__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => or_ln134_9_reg_1173(0),
      I1 => or_ln134_7_reg_1168(0),
      I2 => xor_ln180_reg_1095(0),
      I3 => z_12_reg_1127(0),
      O => \ram_reg_i_144__1_n_0\
    );
\ram_reg_i_1__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAA888"
    )
        port map (
      I0 => q0_reg(0),
      I1 => \ram_reg_i_27__5_n_0\,
      I2 => ap_enable_reg_pp0_iter0,
      I3 => ram_reg(2),
      I4 => p_4_in,
      O => fout_ce1
    );
\ram_reg_i_26__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => q0_reg(0),
      I1 => \ram_reg_i_27__5_n_0\,
      O => WEA(0)
    );
\ram_reg_i_27__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFEFFFFFFFE0000"
    )
        port map (
      I0 => \^dst_address01__0\,
      I1 => \dst_ce01__0\,
      I2 => ce01,
      I3 => \ram_reg_i_72__3_n_0\,
      I4 => \fout_address012_out__3\,
      I5 => ram_reg_0,
      O => \ram_reg_i_27__5_n_0\
    );
\ram_reg_i_2__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAFFFC0000"
    )
        port map (
      I0 => grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_116_115_fu_64_ap_start_reg,
      I1 => p_4_in,
      I2 => \fout_address01__0\,
      I3 => \ram_reg_i_27__5_n_0\,
      I4 => q0_reg(0),
      I5 => q0_reg(1),
      O => fout_ce0
    );
\ram_reg_i_31__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000FFFFF0F2F0F2"
    )
        port map (
      I0 => \ram_reg_i_78__2_n_0\,
      I1 => \fin_address01__0\,
      I2 => ram_reg_9,
      I3 => \fout_address01__0\,
      I4 => ram_reg_10,
      I5 => ram_reg_3,
      O => \^ap_cs_fsm_reg[3]_0\
    );
\ram_reg_i_34__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAEEAEAEAE"
    )
        port map (
      I0 => ram_reg_8,
      I1 => \fout_address012_out__3\,
      I2 => ce01,
      I3 => ap_enable_reg_pp0_iter1,
      I4 => ap_CS_fsm_pp0_stage3,
      I5 => \ram_reg_i_72__3_n_0\,
      O => \ram_reg_i_34__6_n_0\
    );
\ram_reg_i_38__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFEEEEEEEFEEE"
    )
        port map (
      I0 => \^z_12_reg_11270\,
      I1 => \^dst_address01__0\,
      I2 => ap_CS_fsm_pp0_stage1,
      I3 => ap_enable_reg_pp0_iter0_reg_0,
      I4 => ap_CS_fsm_pp0_stage0,
      I5 => grp_ClefiaF1Xor_fu_405_ap_start_reg,
      O => grp_ClefiaF1Xor_fu_405_src_ce1
    );
\ram_reg_i_40__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00FFB7B7FF004848"
    )
        port map (
      I0 => x_assign_14_reg_1111(7),
      I1 => \^dst_address01__0\,
      I2 => \ram_reg_i_83__2_n_0\,
      I3 => \ram_reg_i_84__2_n_0\,
      I4 => \ram_reg_i_72__3_n_0\,
      I5 => ram_reg_11(7),
      O => grp_ClefiaF1Xor_fu_405_dst_d1(7)
    );
\ram_reg_i_40__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter1,
      I1 => ap_CS_fsm_pp0_stage3,
      O => \^dst_address01__0\
    );
\ram_reg_i_42__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFFF57F7"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage1,
      I1 => ap_enable_reg_pp0_iter0_reg_0,
      I2 => ap_CS_fsm_pp0_stage0,
      I3 => grp_ClefiaF1Xor_fu_405_ap_start_reg,
      I4 => \^z_12_reg_11270\,
      I5 => \^dst_address01__0\,
      O => \ap_CS_fsm_reg[1]_0\
    );
\ram_reg_i_42__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00FFB7B7FF004848"
    )
        port map (
      I0 => x_assign_14_reg_1111(6),
      I1 => \^dst_address01__0\,
      I2 => \ram_reg_i_87__2_n_0\,
      I3 => \ram_reg_i_88__3_n_0\,
      I4 => \ram_reg_i_72__3_n_0\,
      I5 => ram_reg_11(6),
      O => grp_ClefiaF1Xor_fu_405_dst_d1(6)
    );
\ram_reg_i_44__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00FFB7B7FF004848"
    )
        port map (
      I0 => x_assign_14_reg_1111(5),
      I1 => \^dst_address01__0\,
      I2 => \ram_reg_i_91__2_n_0\,
      I3 => \ram_reg_i_92__2_n_0\,
      I4 => \ram_reg_i_72__3_n_0\,
      I5 => ram_reg_11(5),
      O => grp_ClefiaF1Xor_fu_405_dst_d1(5)
    );
\ram_reg_i_46__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00FFB7B7FF004848"
    )
        port map (
      I0 => x_assign_14_reg_1111(4),
      I1 => \^dst_address01__0\,
      I2 => \ram_reg_i_95__2_n_0\,
      I3 => \ram_reg_i_96__2_n_0\,
      I4 => \ram_reg_i_72__3_n_0\,
      I5 => ram_reg_11(4),
      O => grp_ClefiaF1Xor_fu_405_dst_d1(4)
    );
\ram_reg_i_48__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00FFB7B7FF004848"
    )
        port map (
      I0 => x_assign_14_reg_1111(3),
      I1 => \^dst_address01__0\,
      I2 => \ram_reg_i_99__1_n_0\,
      I3 => \ram_reg_i_100__2_n_0\,
      I4 => \ram_reg_i_72__3_n_0\,
      I5 => ram_reg_11(3),
      O => grp_ClefiaF1Xor_fu_405_dst_d1(3)
    );
\ram_reg_i_4__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"10155555"
    )
        port map (
      I0 => \^ap_cs_fsm_reg[3]_0\,
      I1 => grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_193_1_fu_44_ap_start_reg,
      I2 => ram_reg(0),
      I3 => ap_enable_reg_pp0_iter0_reg,
      I4 => ram_reg(3),
      O => grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_193_1_fu_44_ap_start_reg_reg(1)
    );
\ram_reg_i_50__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00FFB7B7FF004848"
    )
        port map (
      I0 => x_assign_14_reg_1111(2),
      I1 => \^dst_address01__0\,
      I2 => \ram_reg_i_103__0_n_0\,
      I3 => \ram_reg_i_104__2_n_0\,
      I4 => \ram_reg_i_72__3_n_0\,
      I5 => ram_reg_11(2),
      O => grp_ClefiaF1Xor_fu_405_dst_d1(2)
    );
\ram_reg_i_52__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00FFB7B7FF004848"
    )
        port map (
      I0 => x_assign_14_reg_1111(1),
      I1 => \^dst_address01__0\,
      I2 => \ram_reg_i_107__2_n_0\,
      I3 => \ram_reg_i_108__2_n_0\,
      I4 => \ram_reg_i_72__3_n_0\,
      I5 => ram_reg_11(1),
      O => grp_ClefiaF1Xor_fu_405_dst_d1(1)
    );
\ram_reg_i_54__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00FFB7B7FF004848"
    )
        port map (
      I0 => x_assign_14_reg_1111(0),
      I1 => \^dst_address01__0\,
      I2 => \ram_reg_i_111__2_n_0\,
      I3 => \ram_reg_i_112__1_n_0\,
      I4 => \ram_reg_i_72__3_n_0\,
      I5 => ram_reg_11(0),
      O => grp_ClefiaF1Xor_fu_405_dst_d1(0)
    );
\ram_reg_i_56__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00FFB7B7FF004848"
    )
        port map (
      I0 => or_ln134_7_fu_869_p3(7),
      I1 => \^dst_address01__0\,
      I2 => \ram_reg_i_115__1_n_0\,
      I3 => \ram_reg_i_116__2_n_0\,
      I4 => \ram_reg_i_72__3_n_0\,
      I5 => \src_load_24_reg_1030_reg[7]_1\(7),
      O => grp_ClefiaF1Xor_fu_405_dst_d0(7)
    );
\ram_reg_i_58__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00FFB7B7FF004848"
    )
        port map (
      I0 => \^d\(0),
      I1 => \^dst_address01__0\,
      I2 => \ram_reg_i_119__1_n_0\,
      I3 => \ram_reg_i_120__2_n_0\,
      I4 => \ram_reg_i_72__3_n_0\,
      I5 => \src_load_24_reg_1030_reg[7]_1\(6),
      O => grp_ClefiaF1Xor_fu_405_dst_d0(6)
    );
\ram_reg_i_5__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FCFCF5F5FCFCF5FF"
    )
        port map (
      I0 => ram_reg_5,
      I1 => ram_reg_6,
      I2 => ram_reg_7,
      I3 => \ram_reg_i_34__6_n_0\,
      I4 => ram_reg_3,
      I5 => ram_reg_4,
      O => grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_193_1_fu_44_ap_start_reg_reg(0)
    );
\ram_reg_i_60__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00FFB7B7FF004848"
    )
        port map (
      I0 => or_ln134_7_fu_869_p3(5),
      I1 => \^dst_address01__0\,
      I2 => \ram_reg_i_123__2_n_0\,
      I3 => \ram_reg_i_124__1_n_0\,
      I4 => \ram_reg_i_72__3_n_0\,
      I5 => \src_load_24_reg_1030_reg[7]_1\(5),
      O => grp_ClefiaF1Xor_fu_405_dst_d0(5)
    );
\ram_reg_i_62__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00FFB7B7FF004848"
    )
        port map (
      I0 => or_ln134_7_fu_869_p3(4),
      I1 => \^dst_address01__0\,
      I2 => \ram_reg_i_127__2_n_0\,
      I3 => \ram_reg_i_128__2_n_0\,
      I4 => \ram_reg_i_72__3_n_0\,
      I5 => \src_load_24_reg_1030_reg[7]_1\(4),
      O => grp_ClefiaF1Xor_fu_405_dst_d0(4)
    );
\ram_reg_i_64__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00FFB7B7FF004848"
    )
        port map (
      I0 => or_ln134_7_fu_869_p3(3),
      I1 => \^dst_address01__0\,
      I2 => \ram_reg_i_131__2_n_0\,
      I3 => \ram_reg_i_132__1_n_0\,
      I4 => \ram_reg_i_72__3_n_0\,
      I5 => \src_load_24_reg_1030_reg[7]_1\(3),
      O => grp_ClefiaF1Xor_fu_405_dst_d0(3)
    );
\ram_reg_i_66__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00FFB7B7FF004848"
    )
        port map (
      I0 => or_ln134_7_fu_869_p3(2),
      I1 => \^dst_address01__0\,
      I2 => \ram_reg_i_135__1_n_0\,
      I3 => \ram_reg_i_136__2_n_0\,
      I4 => \ram_reg_i_72__3_n_0\,
      I5 => \src_load_24_reg_1030_reg[7]_1\(2),
      O => grp_ClefiaF1Xor_fu_405_dst_d0(2)
    );
\ram_reg_i_68__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00FFB7B7FF004848"
    )
        port map (
      I0 => or_ln134_7_fu_869_p3(1),
      I1 => \^dst_address01__0\,
      I2 => \ram_reg_i_139__2_n_0\,
      I3 => \ram_reg_i_140__1_n_0\,
      I4 => \ram_reg_i_72__3_n_0\,
      I5 => \src_load_24_reg_1030_reg[7]_1\(1),
      O => grp_ClefiaF1Xor_fu_405_dst_d0(1)
    );
\ram_reg_i_70__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00FFB7B7FF004848"
    )
        port map (
      I0 => or_ln134_7_fu_869_p3(0),
      I1 => \^dst_address01__0\,
      I2 => \ram_reg_i_143__2_n_0\,
      I3 => \ram_reg_i_144__1_n_0\,
      I4 => \ram_reg_i_72__3_n_0\,
      I5 => \src_load_24_reg_1030_reg[7]_1\(0),
      O => grp_ClefiaF1Xor_fu_405_dst_d0(0)
    );
\ram_reg_i_71__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage1,
      I1 => ap_enable_reg_pp0_iter0_reg_0,
      I2 => ap_CS_fsm_pp0_stage0,
      I3 => grp_ClefiaF1Xor_fu_405_ap_start_reg,
      O => \dst_ce01__0\
    );
\ram_reg_i_72__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter2,
      I1 => ap_CS_fsm_pp0_stage0,
      O => \ram_reg_i_72__3_n_0\
    );
\ram_reg_i_78__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"07000700070007FF"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage3,
      I1 => ap_enable_reg_pp0_iter1,
      I2 => \ram_reg_i_72__3_n_0\,
      I3 => \fout_address012_out__3\,
      I4 => \ram_reg_i_31__5_0\,
      I5 => \dst_address01__0_0\,
      O => \ram_reg_i_78__2_n_0\
    );
\ram_reg_i_83__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => or_ln_fu_857_p3(7),
      I1 => or_ln134_4_fu_863_p3(7),
      I2 => x_assign_15_reg_1132(7),
      I3 => z_reg_1045(7),
      O => \ram_reg_i_83__2_n_0\
    );
\ram_reg_i_84__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => or_ln_reg_1158(7),
      I1 => or_ln134_4_reg_1163(7),
      I2 => xor_ln180_reg_1095(7),
      I3 => z_11_reg_1101(7),
      O => \ram_reg_i_84__2_n_0\
    );
\ram_reg_i_87__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => or_ln_fu_857_p3(6),
      I1 => or_ln134_4_fu_863_p3(6),
      I2 => x_assign_15_reg_1132(6),
      I3 => z_reg_1045(6),
      O => \ram_reg_i_87__2_n_0\
    );
\ram_reg_i_88__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => or_ln_reg_1158(6),
      I1 => or_ln134_4_reg_1163(6),
      I2 => xor_ln180_reg_1095(6),
      I3 => z_11_reg_1101(6),
      O => \ram_reg_i_88__3_n_0\
    );
\ram_reg_i_8__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B8B8B8B8B8B8BB"
    )
        port map (
      I0 => ram_reg_1(0),
      I1 => q0_reg(1),
      I2 => ram_reg_2,
      I3 => \ram_reg_i_34__6_n_0\,
      I4 => ram_reg_3,
      I5 => ram_reg_4,
      O => ADDRBWRADDR(0)
    );
\ram_reg_i_91__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => or_ln_fu_857_p3(5),
      I1 => or_ln134_4_fu_863_p3(5),
      I2 => or_ln134_4_fu_863_p3(7),
      I3 => z_reg_1045(5),
      O => \ram_reg_i_91__2_n_0\
    );
\ram_reg_i_92__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => or_ln_reg_1158(5),
      I1 => or_ln134_4_reg_1163(5),
      I2 => xor_ln180_reg_1095(5),
      I3 => z_11_reg_1101(5),
      O => \ram_reg_i_92__2_n_0\
    );
\ram_reg_i_95__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => or_ln_fu_857_p3(4),
      I1 => or_ln134_4_fu_863_p3(4),
      I2 => or_ln134_4_fu_863_p3(6),
      I3 => z_reg_1045(4),
      O => \ram_reg_i_95__2_n_0\
    );
\ram_reg_i_96__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => or_ln_reg_1158(4),
      I1 => or_ln134_4_reg_1163(4),
      I2 => xor_ln180_reg_1095(4),
      I3 => z_11_reg_1101(4),
      O => \ram_reg_i_96__2_n_0\
    );
\ram_reg_i_99__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => or_ln_fu_857_p3(3),
      I1 => or_ln134_4_fu_863_p3(3),
      I2 => x_assign_15_reg_1132(3),
      I3 => z_reg_1045(3),
      O => \ram_reg_i_99__1_n_0\
    );
\reg_297[7]_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEE000E0"
    )
        port map (
      I0 => \^q\(0),
      I1 => ap_CS_fsm_pp0_stage1,
      I2 => ap_enable_reg_pp0_iter0_reg_0,
      I3 => ap_CS_fsm_pp0_stage0,
      I4 => grp_ClefiaF1Xor_fu_405_ap_start_reg,
      O => reg_297
    );
\reg_297_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_297,
      D => \reg_297_reg[7]_0\(0),
      Q => \reg_297_reg_n_0_[0]\,
      R => '0'
    );
\reg_297_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_297,
      D => \reg_297_reg[7]_0\(1),
      Q => \reg_297_reg_n_0_[1]\,
      R => '0'
    );
\reg_297_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_297,
      D => \reg_297_reg[7]_0\(2),
      Q => \reg_297_reg_n_0_[2]\,
      R => '0'
    );
\reg_297_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_297,
      D => \reg_297_reg[7]_0\(3),
      Q => \reg_297_reg_n_0_[3]\,
      R => '0'
    );
\reg_297_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_297,
      D => \reg_297_reg[7]_0\(4),
      Q => \reg_297_reg_n_0_[4]\,
      R => '0'
    );
\reg_297_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_297,
      D => \reg_297_reg[7]_0\(5),
      Q => \reg_297_reg_n_0_[5]\,
      R => '0'
    );
\reg_297_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_297,
      D => \reg_297_reg[7]_0\(6),
      Q => \reg_297_reg_n_0_[6]\,
      R => '0'
    );
\reg_297_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_297,
      D => \reg_297_reg[7]_0\(7),
      Q => \reg_297_reg_n_0_[7]\,
      R => '0'
    );
\reg_308[0]_i_1__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \reg_297_reg_n_0_[0]\,
      I1 => DOADO(0),
      O => grp_fu_302_p2(0)
    );
\reg_308[1]_i_1__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \reg_297_reg_n_0_[1]\,
      I1 => DOADO(1),
      O => grp_fu_302_p2(1)
    );
\reg_308[2]_i_1__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \reg_297_reg_n_0_[2]\,
      I1 => DOADO(2),
      O => grp_fu_302_p2(2)
    );
\reg_308[3]_i_1__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \reg_297_reg_n_0_[3]\,
      I1 => DOADO(3),
      O => grp_fu_302_p2(3)
    );
\reg_308[4]_i_1__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \reg_297_reg_n_0_[4]\,
      I1 => DOADO(4),
      O => grp_fu_302_p2(4)
    );
\reg_308[5]_i_1__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \reg_297_reg_n_0_[5]\,
      I1 => DOADO(5),
      O => grp_fu_302_p2(5)
    );
\reg_308[6]_i_1__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \reg_297_reg_n_0_[6]\,
      I1 => DOADO(6),
      O => grp_fu_302_p2(6)
    );
\reg_308[7]_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CFC08A80"
    )
        port map (
      I0 => \^q\(0),
      I1 => grp_ClefiaF1Xor_fu_405_ap_start_reg,
      I2 => ap_CS_fsm_pp0_stage0,
      I3 => ap_enable_reg_pp0_iter0_reg_0,
      I4 => ap_CS_fsm_pp0_stage3,
      O => reg_3080
    );
\reg_308[7]_i_2__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \reg_297_reg_n_0_[7]\,
      I1 => DOADO(7),
      O => grp_fu_302_p2(7)
    );
\reg_308_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_3080,
      D => grp_fu_302_p2(0),
      Q => reg_308(0),
      R => '0'
    );
\reg_308_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_3080,
      D => grp_fu_302_p2(1),
      Q => reg_308(1),
      R => '0'
    );
\reg_308_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_3080,
      D => grp_fu_302_p2(2),
      Q => reg_308(2),
      R => '0'
    );
\reg_308_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_3080,
      D => grp_fu_302_p2(3),
      Q => reg_308(3),
      R => '0'
    );
\reg_308_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_3080,
      D => grp_fu_302_p2(4),
      Q => reg_308(4),
      R => '0'
    );
\reg_308_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_3080,
      D => grp_fu_302_p2(5),
      Q => reg_308(5),
      R => '0'
    );
\reg_308_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_3080,
      D => grp_fu_302_p2(6),
      Q => reg_308(6),
      R => '0'
    );
\reg_308_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_3080,
      D => grp_fu_302_p2(7),
      Q => reg_308(7),
      R => '0'
    );
\rk_offset_cast_reg_999_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage1,
      D => rk_offset_read_reg_979(3),
      Q => rk_offset_cast_reg_999(3),
      R => '0'
    );
\rk_offset_cast_reg_999_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage1,
      D => rk_offset_read_reg_979(4),
      Q => rk_offset_cast_reg_999(4),
      R => '0'
    );
\rk_offset_cast_reg_999_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage1,
      D => rk_offset_read_reg_979(5),
      Q => rk_offset_cast_reg_999(5),
      R => '0'
    );
\rk_offset_cast_reg_999_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage1,
      D => rk_offset_read_reg_979(6),
      Q => rk_offset_cast_reg_999(6),
      R => '0'
    );
\rk_offset_read_reg_979_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage0,
      D => \rk_offset_read_reg_979_reg[6]_0\(0),
      Q => rk_offset_read_reg_979(3),
      R => '0'
    );
\rk_offset_read_reg_979_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage0,
      D => \rk_offset_read_reg_979_reg[6]_0\(1),
      Q => rk_offset_read_reg_979(4),
      R => '0'
    );
\rk_offset_read_reg_979_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage0,
      D => \rk_offset_read_reg_979_reg[6]_0\(2),
      Q => rk_offset_read_reg_979(5),
      R => '0'
    );
\rk_offset_read_reg_979_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage0,
      D => \rk_offset_read_reg_979_reg[6]_0\(3),
      Q => rk_offset_read_reg_979(6),
      R => '0'
    );
select_ln131_43_fu_677_p3: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \z_reg_1045_reg[7]_0\(6),
      I1 => \z_reg_1045_reg[7]_0\(2),
      I2 => \z_reg_1045_reg[7]_0\(7),
      O => x_assign_19_fu_697_p3(4)
    );
\src_load_24_reg_1030[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
        port map (
      I0 => \^q\(0),
      I1 => ap_enable_reg_pp0_iter0_reg_0,
      I2 => ap_CS_fsm_pp0_stage0,
      I3 => grp_ClefiaF1Xor_fu_405_ap_start_reg,
      O => ce01
    );
\src_load_24_reg_1030_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce01,
      D => \src_load_24_reg_1030_reg[7]_1\(0),
      Q => \src_load_24_reg_1030_reg[7]_0\(0),
      R => '0'
    );
\src_load_24_reg_1030_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce01,
      D => \src_load_24_reg_1030_reg[7]_1\(1),
      Q => \src_load_24_reg_1030_reg[7]_0\(1),
      R => '0'
    );
\src_load_24_reg_1030_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce01,
      D => \src_load_24_reg_1030_reg[7]_1\(2),
      Q => \src_load_24_reg_1030_reg[7]_0\(2),
      R => '0'
    );
\src_load_24_reg_1030_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce01,
      D => \src_load_24_reg_1030_reg[7]_1\(3),
      Q => \src_load_24_reg_1030_reg[7]_0\(3),
      R => '0'
    );
\src_load_24_reg_1030_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce01,
      D => \src_load_24_reg_1030_reg[7]_1\(4),
      Q => \src_load_24_reg_1030_reg[7]_0\(4),
      R => '0'
    );
\src_load_24_reg_1030_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce01,
      D => \src_load_24_reg_1030_reg[7]_1\(5),
      Q => \src_load_24_reg_1030_reg[7]_0\(5),
      R => '0'
    );
\src_load_24_reg_1030_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce01,
      D => \src_load_24_reg_1030_reg[7]_1\(6),
      Q => \src_load_24_reg_1030_reg[7]_0\(6),
      R => '0'
    );
\src_load_24_reg_1030_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce01,
      D => \src_load_24_reg_1030_reg[7]_1\(7),
      Q => \src_load_24_reg_1030_reg[7]_0\(7),
      R => '0'
    );
\tmp_81_reg_1090_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage0,
      D => DOBDO(5),
      Q => or_ln_fu_857_p3(0),
      R => '0'
    );
\tmp_95_reg_1065_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage3,
      D => \z_reg_1045_reg[7]_0\(5),
      Q => or_ln134_7_fu_869_p3(0),
      R => '0'
    );
\trunc_ln134_35_reg_1085_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage0,
      D => DOBDO(6),
      Q => or_ln_fu_857_p3(1),
      R => '0'
    );
\trunc_ln134_35_reg_1085_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage0,
      D => \trunc_ln134_35_reg_1085_reg[5]_0\(0),
      Q => or_ln_fu_857_p3(2),
      R => '0'
    );
\trunc_ln134_35_reg_1085_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage0,
      D => \trunc_ln134_35_reg_1085_reg[5]_0\(1),
      Q => or_ln_fu_857_p3(3),
      R => '0'
    );
\trunc_ln134_35_reg_1085_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage0,
      D => \trunc_ln134_35_reg_1085_reg[5]_0\(2),
      Q => or_ln_fu_857_p3(4),
      R => '0'
    );
\trunc_ln134_35_reg_1085_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage0,
      D => \trunc_ln134_35_reg_1085_reg[5]_0\(3),
      Q => or_ln_fu_857_p3(5),
      R => '0'
    );
\trunc_ln134_35_reg_1085_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage0,
      D => \trunc_ln134_35_reg_1085_reg[5]_0\(4),
      Q => or_ln_fu_857_p3(6),
      R => '0'
    );
\trunc_ln134_35_reg_1085_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage0,
      D => DOBDO(4),
      Q => or_ln_fu_857_p3(7),
      R => '0'
    );
\trunc_ln134_39_reg_1138_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => \trunc_ln134_35_reg_1085_reg[5]_0\(0),
      Q => or_ln134_4_fu_863_p3(2),
      R => '0'
    );
\trunc_ln134_39_reg_1138_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => \trunc_ln134_35_reg_1085_reg[5]_0\(1),
      Q => or_ln134_4_fu_863_p3(3),
      R => '0'
    );
\trunc_ln134_39_reg_1138_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => \trunc_ln134_35_reg_1085_reg[5]_0\(2),
      Q => or_ln134_4_fu_863_p3(4),
      R => '0'
    );
\trunc_ln134_39_reg_1138_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => \trunc_ln134_35_reg_1085_reg[5]_0\(3),
      Q => or_ln134_4_fu_863_p3(5),
      R => '0'
    );
\trunc_ln134_39_reg_1138_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => \trunc_ln134_35_reg_1085_reg[5]_0\(4),
      Q => or_ln134_4_fu_863_p3(6),
      R => '0'
    );
\trunc_ln134_39_reg_1138_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => DOBDO(4),
      Q => or_ln134_4_fu_863_p3(7),
      R => '0'
    );
\trunc_ln134_42_reg_1060[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \z_reg_1045_reg[7]_0\(5),
      I1 => \z_reg_1045_reg[7]_0\(7),
      O => \trunc_ln134_42_reg_1060[1]_i_1_n_0\
    );
\trunc_ln134_42_reg_1060[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \z_reg_1045_reg[7]_0\(5),
      I1 => \z_reg_1045_reg[7]_0\(0),
      I2 => \z_reg_1045_reg[7]_0\(6),
      O => \trunc_ln134_42_reg_1060[2]_i_1_n_0\
    );
\trunc_ln134_42_reg_1060[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \z_reg_1045_reg[7]_0\(5),
      I1 => \z_reg_1045_reg[7]_0\(7),
      I2 => \z_reg_1045_reg[7]_0\(1),
      I3 => \z_reg_1045_reg[7]_0\(6),
      O => \trunc_ln134_42_reg_1060[3]_i_1_n_0\
    );
\trunc_ln134_42_reg_1060[5]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \z_reg_1045_reg[7]_0\(7),
      I1 => \z_reg_1045_reg[7]_0\(3),
      O => x_assign_14_fu_655_p3(4)
    );
\trunc_ln134_42_reg_1060_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage3,
      D => \z_reg_1045_reg[7]_0\(6),
      Q => or_ln134_7_fu_869_p3(1),
      R => '0'
    );
\trunc_ln134_42_reg_1060_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage3,
      D => \trunc_ln134_42_reg_1060[1]_i_1_n_0\,
      Q => or_ln134_7_fu_869_p3(2),
      R => '0'
    );
\trunc_ln134_42_reg_1060_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage3,
      D => \trunc_ln134_42_reg_1060[2]_i_1_n_0\,
      Q => or_ln134_7_fu_869_p3(3),
      R => '0'
    );
\trunc_ln134_42_reg_1060_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage3,
      D => \trunc_ln134_42_reg_1060[3]_i_1_n_0\,
      Q => or_ln134_7_fu_869_p3(4),
      R => '0'
    );
\trunc_ln134_42_reg_1060_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage3,
      D => x_assign_19_fu_697_p3(4),
      Q => or_ln134_7_fu_869_p3(5),
      R => '0'
    );
\trunc_ln134_42_reg_1060_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage3,
      D => x_assign_14_fu_655_p3(4),
      Q => \^d\(0),
      R => '0'
    );
\trunc_ln134_42_reg_1060_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage3,
      D => \z_reg_1045_reg[7]_0\(4),
      Q => or_ln134_7_fu_869_p3(7),
      R => '0'
    );
\trunc_ln134_44_reg_1117_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage1,
      D => \trunc_ln134_42_reg_1060[1]_i_1_n_0\,
      Q => or_ln134_9_fu_875_p3(2),
      R => '0'
    );
\trunc_ln134_44_reg_1117_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage1,
      D => \trunc_ln134_42_reg_1060[2]_i_1_n_0\,
      Q => or_ln134_9_fu_875_p3(3),
      R => '0'
    );
\trunc_ln134_44_reg_1117_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage1,
      D => \trunc_ln134_42_reg_1060[3]_i_1_n_0\,
      Q => or_ln134_9_fu_875_p3(4),
      R => '0'
    );
\trunc_ln134_44_reg_1117_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage1,
      D => x_assign_19_fu_697_p3(4),
      Q => or_ln134_9_fu_875_p3(5),
      R => '0'
    );
\x_assign_14_reg_1111[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \z_reg_1045_reg[7]_0\(7),
      I1 => \z_reg_1045_reg[7]_0\(1),
      O => x_assign_14_fu_655_p3(2)
    );
\x_assign_14_reg_1111[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \z_reg_1045_reg[7]_0\(7),
      I1 => \z_reg_1045_reg[7]_0\(2),
      O => x_assign_14_fu_655_p3(3)
    );
\x_assign_14_reg_1111_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage1,
      D => \z_reg_1045_reg[7]_0\(7),
      Q => x_assign_14_reg_1111(0),
      R => '0'
    );
\x_assign_14_reg_1111_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage1,
      D => \z_reg_1045_reg[7]_0\(0),
      Q => x_assign_14_reg_1111(1),
      R => '0'
    );
\x_assign_14_reg_1111_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage1,
      D => x_assign_14_fu_655_p3(2),
      Q => x_assign_14_reg_1111(2),
      R => '0'
    );
\x_assign_14_reg_1111_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage1,
      D => x_assign_14_fu_655_p3(3),
      Q => x_assign_14_reg_1111(3),
      R => '0'
    );
\x_assign_14_reg_1111_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage1,
      D => x_assign_14_fu_655_p3(4),
      Q => x_assign_14_reg_1111(4),
      R => '0'
    );
\x_assign_14_reg_1111_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage1,
      D => \z_reg_1045_reg[7]_0\(4),
      Q => x_assign_14_reg_1111(5),
      R => '0'
    );
\x_assign_14_reg_1111_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage1,
      D => \z_reg_1045_reg[7]_0\(5),
      Q => x_assign_14_reg_1111(6),
      R => '0'
    );
\x_assign_14_reg_1111_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage1,
      D => \z_reg_1045_reg[7]_0\(6),
      Q => x_assign_14_reg_1111(7),
      R => '0'
    );
\x_assign_15_reg_1132_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => DOBDO(7),
      Q => x_assign_15_reg_1132(0),
      R => '0'
    );
\x_assign_15_reg_1132_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => DOBDO(0),
      Q => x_assign_15_reg_1132(1),
      R => '0'
    );
\x_assign_15_reg_1132_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => \x_assign_15_reg_1132_reg[3]_0\(0),
      Q => x_assign_15_reg_1132(2),
      R => '0'
    );
\x_assign_15_reg_1132_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => \x_assign_15_reg_1132_reg[3]_0\(1),
      Q => x_assign_15_reg_1132(3),
      R => '0'
    );
\x_assign_15_reg_1132_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => DOBDO(5),
      Q => x_assign_15_reg_1132(6),
      R => '0'
    );
\x_assign_15_reg_1132_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => DOBDO(6),
      Q => x_assign_15_reg_1132(7),
      R => '0'
    );
\x_assign_17_reg_1055_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage3,
      D => \z_reg_1045_reg[7]_0\(7),
      Q => x_assign_17_reg_1055(0),
      R => '0'
    );
\x_assign_17_reg_1055_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage3,
      D => \z_reg_1045_reg[7]_0\(0),
      Q => x_assign_17_reg_1055(1),
      R => '0'
    );
\x_assign_17_reg_1055_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage3,
      D => x_assign_14_fu_655_p3(2),
      Q => \x_assign_17_reg_1055_reg[3]_0\(0),
      R => '0'
    );
\x_assign_17_reg_1055_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage3,
      D => x_assign_14_fu_655_p3(3),
      Q => \x_assign_17_reg_1055_reg[3]_0\(1),
      R => '0'
    );
\xor_ln124_3_reg_1070_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage0,
      D => \xor_ln124_3_reg_1070_reg[7]_1\(0),
      Q => xor_ln124_3_reg_1070(0),
      R => '0'
    );
\xor_ln124_3_reg_1070_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage0,
      D => \xor_ln124_3_reg_1070_reg[7]_1\(1),
      Q => xor_ln124_3_reg_1070(1),
      R => '0'
    );
\xor_ln124_3_reg_1070_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage0,
      D => \xor_ln124_3_reg_1070_reg[7]_1\(2),
      Q => xor_ln124_3_reg_1070(2),
      R => '0'
    );
\xor_ln124_3_reg_1070_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage0,
      D => \xor_ln124_3_reg_1070_reg[7]_1\(3),
      Q => xor_ln124_3_reg_1070(3),
      R => '0'
    );
\xor_ln124_3_reg_1070_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage0,
      D => \xor_ln124_3_reg_1070_reg[7]_1\(4),
      Q => xor_ln124_3_reg_1070(4),
      R => '0'
    );
\xor_ln124_3_reg_1070_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage0,
      D => \xor_ln124_3_reg_1070_reg[7]_1\(5),
      Q => xor_ln124_3_reg_1070(5),
      R => '0'
    );
\xor_ln124_3_reg_1070_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage0,
      D => \xor_ln124_3_reg_1070_reg[7]_1\(6),
      Q => xor_ln124_3_reg_1070(6),
      R => '0'
    );
\xor_ln124_3_reg_1070_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage0,
      D => \xor_ln124_3_reg_1070_reg[7]_1\(7),
      Q => xor_ln124_3_reg_1070(7),
      R => '0'
    );
\xor_ln124_reg_1005_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage1,
      D => \xor_ln124_reg_1005_reg[7]_0\(0),
      Q => xor_ln124_reg_1005(0),
      R => '0'
    );
\xor_ln124_reg_1005_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage1,
      D => \xor_ln124_reg_1005_reg[7]_0\(1),
      Q => xor_ln124_reg_1005(1),
      R => '0'
    );
\xor_ln124_reg_1005_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage1,
      D => \xor_ln124_reg_1005_reg[7]_0\(2),
      Q => xor_ln124_reg_1005(2),
      R => '0'
    );
\xor_ln124_reg_1005_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage1,
      D => \xor_ln124_reg_1005_reg[7]_0\(3),
      Q => xor_ln124_reg_1005(3),
      R => '0'
    );
\xor_ln124_reg_1005_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage1,
      D => \xor_ln124_reg_1005_reg[7]_0\(4),
      Q => xor_ln124_reg_1005(4),
      R => '0'
    );
\xor_ln124_reg_1005_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage1,
      D => \xor_ln124_reg_1005_reg[7]_0\(5),
      Q => xor_ln124_reg_1005(5),
      R => '0'
    );
\xor_ln124_reg_1005_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage1,
      D => \xor_ln124_reg_1005_reg[7]_0\(6),
      Q => xor_ln124_reg_1005(6),
      R => '0'
    );
\xor_ln124_reg_1005_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage1,
      D => \xor_ln124_reg_1005_reg[7]_0\(7),
      Q => xor_ln124_reg_1005(7),
      R => '0'
    );
\xor_ln180_reg_1095[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => x_assign_17_reg_1055(0),
      I1 => DOBDO(7),
      O => xor_ln180_fu_612_p2(0)
    );
\xor_ln180_reg_1095[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => x_assign_17_reg_1055(1),
      I1 => DOBDO(0),
      O => xor_ln180_fu_612_p2(1)
    );
\xor_ln180_reg_1095[5]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => or_ln134_7_fu_869_p3(7),
      I1 => DOBDO(4),
      O => xor_ln180_fu_612_p2(5)
    );
\xor_ln180_reg_1095[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => or_ln134_7_fu_869_p3(0),
      I1 => DOBDO(5),
      O => xor_ln180_fu_612_p2(6)
    );
\xor_ln180_reg_1095[7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => or_ln134_7_fu_869_p3(1),
      I1 => DOBDO(6),
      O => xor_ln180_fu_612_p2(7)
    );
\xor_ln180_reg_1095_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage0,
      D => xor_ln180_fu_612_p2(0),
      Q => xor_ln180_reg_1095(0),
      R => '0'
    );
\xor_ln180_reg_1095_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage0,
      D => xor_ln180_fu_612_p2(1),
      Q => xor_ln180_reg_1095(1),
      R => '0'
    );
\xor_ln180_reg_1095_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage0,
      D => \xor_ln180_reg_1095_reg[4]_0\(0),
      Q => xor_ln180_reg_1095(2),
      R => '0'
    );
\xor_ln180_reg_1095_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage0,
      D => \xor_ln180_reg_1095_reg[4]_0\(1),
      Q => xor_ln180_reg_1095(3),
      R => '0'
    );
\xor_ln180_reg_1095_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage0,
      D => \xor_ln180_reg_1095_reg[4]_0\(2),
      Q => xor_ln180_reg_1095(4),
      R => '0'
    );
\xor_ln180_reg_1095_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage0,
      D => xor_ln180_fu_612_p2(5),
      Q => xor_ln180_reg_1095(5),
      R => '0'
    );
\xor_ln180_reg_1095_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage0,
      D => xor_ln180_fu_612_p2(6),
      Q => xor_ln180_reg_1095(6),
      R => '0'
    );
\xor_ln180_reg_1095_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage0,
      D => xor_ln180_fu_612_p2(7),
      Q => xor_ln180_reg_1095(7),
      R => '0'
    );
\z_10_reg_1075[7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter1,
      I1 => ap_CS_fsm_pp0_stage0,
      O => clefia_s1_address01
    );
\z_10_reg_1075_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => clefia_s1_address01,
      D => DOBDO(0),
      Q => z_10_reg_1075(0),
      R => '0'
    );
\z_10_reg_1075_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => clefia_s1_address01,
      D => DOBDO(1),
      Q => z_10_reg_1075(1),
      R => '0'
    );
\z_10_reg_1075_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => clefia_s1_address01,
      D => DOBDO(2),
      Q => z_10_reg_1075(2),
      R => '0'
    );
\z_10_reg_1075_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => clefia_s1_address01,
      D => DOBDO(3),
      Q => z_10_reg_1075(3),
      R => '0'
    );
\z_10_reg_1075_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => clefia_s1_address01,
      D => DOBDO(4),
      Q => z_10_reg_1075(4),
      R => '0'
    );
\z_10_reg_1075_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => clefia_s1_address01,
      D => DOBDO(5),
      Q => z_10_reg_1075(5),
      R => '0'
    );
\z_10_reg_1075_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => clefia_s1_address01,
      D => DOBDO(6),
      Q => z_10_reg_1075(6),
      R => '0'
    );
\z_10_reg_1075_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => clefia_s1_address01,
      D => DOBDO(7),
      Q => z_10_reg_1075(7),
      R => '0'
    );
\z_11_reg_1101[7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage1,
      I1 => ap_enable_reg_pp0_iter1,
      O => clefia_s0_address01
    );
\z_11_reg_1101_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => clefia_s0_address01,
      D => \z_reg_1045_reg[7]_0\(0),
      Q => z_11_reg_1101(0),
      R => '0'
    );
\z_11_reg_1101_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => clefia_s0_address01,
      D => \z_reg_1045_reg[7]_0\(1),
      Q => z_11_reg_1101(1),
      R => '0'
    );
\z_11_reg_1101_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => clefia_s0_address01,
      D => \z_reg_1045_reg[7]_0\(2),
      Q => z_11_reg_1101(2),
      R => '0'
    );
\z_11_reg_1101_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => clefia_s0_address01,
      D => \z_reg_1045_reg[7]_0\(3),
      Q => z_11_reg_1101(3),
      R => '0'
    );
\z_11_reg_1101_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => clefia_s0_address01,
      D => \z_reg_1045_reg[7]_0\(4),
      Q => z_11_reg_1101(4),
      R => '0'
    );
\z_11_reg_1101_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => clefia_s0_address01,
      D => \z_reg_1045_reg[7]_0\(5),
      Q => z_11_reg_1101(5),
      R => '0'
    );
\z_11_reg_1101_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => clefia_s0_address01,
      D => \z_reg_1045_reg[7]_0\(6),
      Q => z_11_reg_1101(6),
      R => '0'
    );
\z_11_reg_1101_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => clefia_s0_address01,
      D => \z_reg_1045_reg[7]_0\(7),
      Q => z_11_reg_1101(7),
      R => '0'
    );
\z_12_reg_1127[7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter1,
      I1 => \^q\(0),
      O => \^z_12_reg_11270\
    );
\z_12_reg_1127_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^z_12_reg_11270\,
      D => DOBDO(0),
      Q => z_12_reg_1127(0),
      R => '0'
    );
\z_12_reg_1127_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^z_12_reg_11270\,
      D => DOBDO(1),
      Q => z_12_reg_1127(1),
      R => '0'
    );
\z_12_reg_1127_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^z_12_reg_11270\,
      D => DOBDO(2),
      Q => z_12_reg_1127(2),
      R => '0'
    );
\z_12_reg_1127_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^z_12_reg_11270\,
      D => DOBDO(3),
      Q => z_12_reg_1127(3),
      R => '0'
    );
\z_12_reg_1127_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^z_12_reg_11270\,
      D => DOBDO(4),
      Q => z_12_reg_1127(4),
      R => '0'
    );
\z_12_reg_1127_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^z_12_reg_11270\,
      D => DOBDO(5),
      Q => z_12_reg_1127(5),
      R => '0'
    );
\z_12_reg_1127_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^z_12_reg_11270\,
      D => DOBDO(6),
      Q => z_12_reg_1127(6),
      R => '0'
    );
\z_12_reg_1127_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^z_12_reg_11270\,
      D => DOBDO(7),
      Q => z_12_reg_1127(7),
      R => '0'
    );
\z_reg_1045[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage3,
      I1 => ap_enable_reg_pp0_iter0_reg_0,
      I2 => ap_CS_fsm_pp0_stage0,
      I3 => grp_ClefiaF1Xor_fu_405_ap_start_reg,
      O => grp_ClefiaF1Xor_fu_405_ap_ready
    );
\z_reg_1045_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_ClefiaF1Xor_fu_405_ap_ready,
      D => \z_reg_1045_reg[7]_0\(0),
      Q => z_reg_1045(0),
      R => '0'
    );
\z_reg_1045_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_ClefiaF1Xor_fu_405_ap_ready,
      D => \z_reg_1045_reg[7]_0\(1),
      Q => z_reg_1045(1),
      R => '0'
    );
\z_reg_1045_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_ClefiaF1Xor_fu_405_ap_ready,
      D => \z_reg_1045_reg[7]_0\(2),
      Q => z_reg_1045(2),
      R => '0'
    );
\z_reg_1045_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_ClefiaF1Xor_fu_405_ap_ready,
      D => \z_reg_1045_reg[7]_0\(3),
      Q => z_reg_1045(3),
      R => '0'
    );
\z_reg_1045_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_ClefiaF1Xor_fu_405_ap_ready,
      D => \z_reg_1045_reg[7]_0\(4),
      Q => z_reg_1045(4),
      R => '0'
    );
\z_reg_1045_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_ClefiaF1Xor_fu_405_ap_ready,
      D => \z_reg_1045_reg[7]_0\(5),
      Q => z_reg_1045(5),
      R => '0'
    );
\z_reg_1045_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_ClefiaF1Xor_fu_405_ap_ready,
      D => \z_reg_1045_reg[7]_0\(6),
      Q => z_reg_1045(6),
      R => '0'
    );
\z_reg_1045_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_ClefiaF1Xor_fu_405_ap_ready,
      D => \z_reg_1045_reg[7]_0\(7),
      Q => z_reg_1045(7),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_ClefiaF1Xor_1 is
  port (
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    ADDRARDADDR : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \ap_CS_fsm_reg[3]_0\ : out STD_LOGIC;
    \ap_CS_fsm_reg[1]_0\ : out STD_LOGIC;
    WEA : out STD_LOGIC_VECTOR ( 0 to 0 );
    \ap_CS_fsm_reg[5]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    ap_enable_reg_pp0_iter2_reg_0 : out STD_LOGIC;
    con192_ce0 : out STD_LOGIC;
    \ap_CS_fsm_reg[3]_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \ap_CS_fsm_reg[47]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    fin_ce0 : out STD_LOGIC;
    \ap_CS_fsm_reg[3]_2\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \ap_CS_fsm_reg[2]_0\ : out STD_LOGIC;
    DIBDI : out STD_LOGIC_VECTOR ( 7 downto 0 );
    DIADI : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clefia_s0_ce0 : out STD_LOGIC;
    clefia_s1_ce0 : out STD_LOGIC;
    \ap_CS_fsm_reg[3]_3\ : out STD_LOGIC;
    \ap_CS_fsm_reg[1]_1\ : out STD_LOGIC;
    \reg_308_reg[7]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ADDRBWRADDR : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \ap_CS_fsm_reg[1]_2\ : out STD_LOGIC;
    \ap_CS_fsm_reg[3]_4\ : out STD_LOGIC;
    \ap_CS_fsm_reg[3]_5\ : out STD_LOGIC;
    \ap_CS_fsm_reg[3]_6\ : out STD_LOGIC;
    \ap_CS_fsm_reg[3]_7\ : out STD_LOGIC;
    \ap_CS_fsm_reg[27]\ : out STD_LOGIC;
    \x_assign_10_reg_1227_reg[3]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \reg_297_reg[7]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \src_load_17_reg_1202_reg[7]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    \z_reg_1217_reg[7]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    DOBDO : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \trunc_ln134_24_reg_1257_reg[5]_0\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    ram_reg : in STD_LOGIC_VECTOR ( 6 downto 0 );
    ram_reg_0 : in STD_LOGIC;
    ram_reg_1 : in STD_LOGIC;
    ram_reg_2 : in STD_LOGIC;
    ram_reg_3 : in STD_LOGIC;
    ram_reg_4 : in STD_LOGIC;
    grp_ClefiaF1Xor_1_fu_743_ap_start_reg : in STD_LOGIC;
    grp_ClefiaF1Xor_1_fu_743_ap_start_reg_reg : in STD_LOGIC;
    ram_reg_5 : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    ram_reg_6 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    ram_reg_7 : in STD_LOGIC;
    ram_reg_8 : in STD_LOGIC;
    ram_reg_9 : in STD_LOGIC_VECTOR ( 0 to 0 );
    ram_reg_10 : in STD_LOGIC;
    ram_reg_11 : in STD_LOGIC;
    ram_reg_12 : in STD_LOGIC;
    ram_reg_13 : in STD_LOGIC;
    ram_reg_14 : in STD_LOGIC;
    ram_reg_15 : in STD_LOGIC;
    \ram_reg_i_48__2_0\ : in STD_LOGIC;
    \ram_reg_i_48__2_1\ : in STD_LOGIC;
    con192_address01 : in STD_LOGIC;
    q0_reg : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    q0_reg_0 : in STD_LOGIC;
    ram_reg_16 : in STD_LOGIC;
    ram_reg_17 : in STD_LOGIC;
    ram_reg_18 : in STD_LOGIC;
    ram_reg_19 : in STD_LOGIC_VECTOR ( 0 to 0 );
    ram_reg_20 : in STD_LOGIC;
    ram_reg_21 : in STD_LOGIC;
    ram_reg_22 : in STD_LOGIC;
    ap_enable_reg_pp0_iter1 : in STD_LOGIC;
    ram_reg_23 : in STD_LOGIC;
    ram_reg_24 : in STD_LOGIC;
    ram_reg_25 : in STD_LOGIC;
    q0_reg_1 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ram_reg_26 : in STD_LOGIC;
    ram_reg_27 : in STD_LOGIC;
    ram_reg_28 : in STD_LOGIC;
    ram_reg_29 : in STD_LOGIC;
    ram_reg_30 : in STD_LOGIC;
    ram_reg_31 : in STD_LOGIC;
    ram_reg_32 : in STD_LOGIC;
    ram_reg_33 : in STD_LOGIC;
    ram_reg_34 : in STD_LOGIC;
    ram_reg_35 : in STD_LOGIC;
    ram_reg_36 : in STD_LOGIC;
    ram_reg_37 : in STD_LOGIC;
    ram_reg_38 : in STD_LOGIC;
    ram_reg_39 : in STD_LOGIC;
    ram_reg_40 : in STD_LOGIC;
    ram_reg_41 : in STD_LOGIC;
    ram_reg_42 : in STD_LOGIC;
    ram_reg_43 : in STD_LOGIC;
    ram_reg_44 : in STD_LOGIC;
    ram_reg_45 : in STD_LOGIC;
    ram_reg_46 : in STD_LOGIC;
    ram_reg_47 : in STD_LOGIC;
    ram_reg_48 : in STD_LOGIC;
    ram_reg_49 : in STD_LOGIC;
    ram_reg_50 : in STD_LOGIC;
    \rk_offset_read_reg_1131_reg[7]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \src_load_17_reg_1202_reg[7]_1\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    DOADO : in STD_LOGIC_VECTOR ( 7 downto 0 );
    q0_reg_2 : in STD_LOGIC;
    \xor_ln180_reg_1267_reg[4]_0\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \xor_ln124_reg_1177_reg[7]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \reg_308_reg[7]_1\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \xor_ln124_3_reg_1242_reg[7]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \x_assign_8_reg_1304_reg[3]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \reg_297_reg[7]_1\ : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_ClefiaF1Xor_1;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_ClefiaF1Xor_1 is
  signal \^d\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^q\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal ap_CS_fsm_pp0_stage1 : STD_LOGIC;
  signal ap_CS_fsm_pp0_stage3 : STD_LOGIC;
  signal \^ap_cs_fsm_reg[2]_0\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_0_[0]\ : STD_LOGIC;
  signal ap_NS_fsm : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal ap_enable_reg_pp0_iter0 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter0_reg : STD_LOGIC;
  signal ap_enable_reg_pp0_iter1_0 : STD_LOGIC;
  signal \ap_enable_reg_pp0_iter1_i_1__4_n_0\ : STD_LOGIC;
  signal ap_enable_reg_pp0_iter2 : STD_LOGIC;
  signal \ap_enable_reg_pp0_iter2_i_1__2_n_0\ : STD_LOGIC;
  signal \^ap_enable_reg_pp0_iter2_reg_0\ : STD_LOGIC;
  signal ap_port_reg_dst_offset : STD_LOGIC_VECTOR ( 4 to 4 );
  signal \ap_port_reg_dst_offset[4]_i_1__2_n_0\ : STD_LOGIC;
  signal ce0111_out : STD_LOGIC;
  signal ce012_out : STD_LOGIC;
  signal clefia_s0_address01 : STD_LOGIC;
  signal dst_offset_read_reg_1161 : STD_LOGIC_VECTOR ( 4 to 4 );
  signal dst_offset_read_reg_1161_pp0_iter1_reg : STD_LOGIC_VECTOR ( 4 to 4 );
  signal or_ln134_4_fu_955_p3 : STD_LOGIC_VECTOR ( 7 downto 2 );
  signal or_ln134_4_reg_1335 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal or_ln134_7_fu_961_p3 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal or_ln134_7_reg_1340 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal or_ln134_9_fu_967_p3 : STD_LOGIC_VECTOR ( 5 downto 2 );
  signal or_ln134_9_reg_1345 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal or_ln_fu_949_p3 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal or_ln_reg_1330 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \q0_reg_i_16__2_n_0\ : STD_LOGIC;
  signal \ram_reg_i_100__0_n_0\ : STD_LOGIC;
  signal \ram_reg_i_107__0_n_0\ : STD_LOGIC;
  signal \ram_reg_i_108__0_n_0\ : STD_LOGIC;
  signal \ram_reg_i_109__0_n_0\ : STD_LOGIC;
  signal \ram_reg_i_112__0_n_0\ : STD_LOGIC;
  signal \ram_reg_i_113__0_n_0\ : STD_LOGIC;
  signal \ram_reg_i_116__0_n_0\ : STD_LOGIC;
  signal \ram_reg_i_117__0_n_0\ : STD_LOGIC;
  signal \ram_reg_i_120__0_n_0\ : STD_LOGIC;
  signal \ram_reg_i_121__0_n_0\ : STD_LOGIC;
  signal \ram_reg_i_124__0_n_0\ : STD_LOGIC;
  signal \ram_reg_i_125__0_n_0\ : STD_LOGIC;
  signal \ram_reg_i_128__0_n_0\ : STD_LOGIC;
  signal \ram_reg_i_129__0_n_0\ : STD_LOGIC;
  signal \ram_reg_i_132__0_n_0\ : STD_LOGIC;
  signal \ram_reg_i_133__0_n_0\ : STD_LOGIC;
  signal \ram_reg_i_136__0_n_0\ : STD_LOGIC;
  signal \ram_reg_i_137__0_n_0\ : STD_LOGIC;
  signal \ram_reg_i_140__0_n_0\ : STD_LOGIC;
  signal \ram_reg_i_141__0_n_0\ : STD_LOGIC;
  signal \ram_reg_i_144__0_n_0\ : STD_LOGIC;
  signal \ram_reg_i_145__0_n_0\ : STD_LOGIC;
  signal \ram_reg_i_148__0_n_0\ : STD_LOGIC;
  signal \ram_reg_i_149__0_n_0\ : STD_LOGIC;
  signal \ram_reg_i_152__0_n_0\ : STD_LOGIC;
  signal \ram_reg_i_153__0_n_0\ : STD_LOGIC;
  signal \ram_reg_i_156__0_n_0\ : STD_LOGIC;
  signal \ram_reg_i_157__0_n_0\ : STD_LOGIC;
  signal \ram_reg_i_160__0_n_0\ : STD_LOGIC;
  signal \ram_reg_i_161__1_n_0\ : STD_LOGIC;
  signal \ram_reg_i_164__0_n_0\ : STD_LOGIC;
  signal \ram_reg_i_165__0_n_0\ : STD_LOGIC;
  signal \ram_reg_i_168__0_n_0\ : STD_LOGIC;
  signal ram_reg_i_169_n_0 : STD_LOGIC;
  signal \ram_reg_i_27__2_n_0\ : STD_LOGIC;
  signal \ram_reg_i_32__2_n_0\ : STD_LOGIC;
  signal \ram_reg_i_37__2_n_0\ : STD_LOGIC;
  signal \ram_reg_i_44__10_n_0\ : STD_LOGIC;
  signal \ram_reg_i_48__2_n_0\ : STD_LOGIC;
  signal \ram_reg_i_49__2_n_0\ : STD_LOGIC;
  signal \ram_reg_i_52__2_n_0\ : STD_LOGIC;
  signal \ram_reg_i_53__2_n_0\ : STD_LOGIC;
  signal \ram_reg_i_54__2_n_0\ : STD_LOGIC;
  signal \ram_reg_i_55__3_n_0\ : STD_LOGIC;
  signal \ram_reg_i_56__1_n_0\ : STD_LOGIC;
  signal \ram_reg_i_58__2_n_0\ : STD_LOGIC;
  signal \ram_reg_i_60__1_n_0\ : STD_LOGIC;
  signal \ram_reg_i_62__1_n_0\ : STD_LOGIC;
  signal \ram_reg_i_64__1_n_0\ : STD_LOGIC;
  signal \ram_reg_i_66__1_n_0\ : STD_LOGIC;
  signal \ram_reg_i_68__1_n_0\ : STD_LOGIC;
  signal \ram_reg_i_70__1_n_0\ : STD_LOGIC;
  signal \ram_reg_i_72__1_n_0\ : STD_LOGIC;
  signal \ram_reg_i_74__0_n_0\ : STD_LOGIC;
  signal \ram_reg_i_76__0_n_0\ : STD_LOGIC;
  signal \ram_reg_i_78__0_n_0\ : STD_LOGIC;
  signal \ram_reg_i_80__0_n_0\ : STD_LOGIC;
  signal \ram_reg_i_82__0_n_0\ : STD_LOGIC;
  signal \ram_reg_i_84__0_n_0\ : STD_LOGIC;
  signal \ram_reg_i_87__0_n_0\ : STD_LOGIC;
  signal \ram_reg_i_88__0_n_0\ : STD_LOGIC;
  signal \ram_reg_i_94__0_n_0\ : STD_LOGIC;
  signal ram_reg_i_98_n_0 : STD_LOGIC;
  signal \ram_reg_i_99__0_n_0\ : STD_LOGIC;
  signal reg_297 : STD_LOGIC;
  signal reg_308 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal reg_3080 : STD_LOGIC;
  signal reg_3081 : STD_LOGIC;
  signal rk_offset_cast_reg_1171 : STD_LOGIC_VECTOR ( 7 downto 3 );
  signal rk_offset_read_reg_1131 : STD_LOGIC_VECTOR ( 7 downto 4 );
  signal src_offset_read_reg_1136 : STD_LOGIC_VECTOR ( 4 to 4 );
  signal src_offset_read_reg_1136_pp0_iter1_reg : STD_LOGIC_VECTOR ( 4 to 4 );
  signal \trunc_ln134_31_reg_1232[1]_i_1_n_0\ : STD_LOGIC;
  signal \trunc_ln134_31_reg_1232[2]_i_1_n_0\ : STD_LOGIC;
  signal \trunc_ln134_31_reg_1232[3]_i_1_n_0\ : STD_LOGIC;
  signal x_assign_12_fu_769_p3 : STD_LOGIC_VECTOR ( 4 to 4 );
  signal x_assign_7_fu_727_p3 : STD_LOGIC_VECTOR ( 4 downto 2 );
  signal x_assign_7_reg_1283 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal x_assign_8_reg_1304 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal xor_ln124_3_reg_1242 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal xor_ln124_reg_1177 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal xor_ln180_fu_684_p2 : STD_LOGIC_VECTOR ( 7 downto 5 );
  signal xor_ln180_reg_1267 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal z_7_reg_1247 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal z_8_reg_1273 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal z_9_reg_1299 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal z_9_reg_12990 : STD_LOGIC;
  signal z_reg_1217 : STD_LOGIC_VECTOR ( 7 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \ap_CS_fsm[0]_i_1__7\ : label is "soft_lutpair471";
  attribute SOFT_HLUTNM of \ap_CS_fsm[1]_i_1__7\ : label is "soft_lutpair470";
  attribute FSM_ENCODING : string;
  attribute FSM_ENCODING of \ap_CS_fsm_reg[0]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[1]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[2]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[3]\ : label is "none";
  attribute SOFT_HLUTNM of \ap_enable_reg_pp0_iter0_reg_i_1__2\ : label is "soft_lutpair467";
  attribute SOFT_HLUTNM of \ap_enable_reg_pp0_iter1_i_1__4\ : label is "soft_lutpair467";
  attribute SOFT_HLUTNM of \ap_enable_reg_pp0_iter2_i_1__2\ : label is "soft_lutpair466";
  attribute SOFT_HLUTNM of \q0_reg_i_16__2\ : label is "soft_lutpair470";
  attribute SOFT_HLUTNM of \ram_reg_i_100__0\ : label is "soft_lutpair465";
  attribute SOFT_HLUTNM of \ram_reg_i_108__0\ : label is "soft_lutpair466";
  attribute SOFT_HLUTNM of \ram_reg_i_33__3\ : label is "soft_lutpair464";
  attribute SOFT_HLUTNM of \ram_reg_i_38__3\ : label is "soft_lutpair463";
  attribute SOFT_HLUTNM of \ram_reg_i_53__2\ : label is "soft_lutpair471";
  attribute SOFT_HLUTNM of \ram_reg_i_55__3\ : label is "soft_lutpair469";
  attribute SOFT_HLUTNM of \ram_reg_i_72__7\ : label is "soft_lutpair463";
  attribute SOFT_HLUTNM of \ram_reg_i_87__0\ : label is "soft_lutpair469";
  attribute SOFT_HLUTNM of \ram_reg_i_88__0\ : label is "soft_lutpair464";
  attribute SOFT_HLUTNM of \ram_reg_i_94__0\ : label is "soft_lutpair465";
  attribute SOFT_HLUTNM of select_ln131_32_fu_749_p3 : label is "soft_lutpair472";
  attribute SOFT_HLUTNM of \trunc_ln134_31_reg_1232[1]_i_1\ : label is "soft_lutpair468";
  attribute SOFT_HLUTNM of \trunc_ln134_31_reg_1232[3]_i_1\ : label is "soft_lutpair468";
  attribute SOFT_HLUTNM of \trunc_ln134_31_reg_1232[5]_i_1\ : label is "soft_lutpair473";
  attribute SOFT_HLUTNM of \x_assign_7_reg_1283[2]_i_1\ : label is "soft_lutpair473";
  attribute SOFT_HLUTNM of \x_assign_7_reg_1283[3]_i_1\ : label is "soft_lutpair472";
begin
  D(0) <= \^d\(0);
  Q(0) <= \^q\(0);
  \ap_CS_fsm_reg[2]_0\ <= \^ap_cs_fsm_reg[2]_0\;
  ap_enable_reg_pp0_iter2_reg_0 <= \^ap_enable_reg_pp0_iter2_reg_0\;
\ap_CS_fsm[0]_i_1__7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ABAA"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage3,
      I1 => grp_ClefiaF1Xor_1_fu_743_ap_start_reg,
      I2 => ap_enable_reg_pp0_iter1_0,
      I3 => \ap_CS_fsm_reg_n_0_[0]\,
      O => ap_NS_fsm(0)
    );
\ap_CS_fsm[1]_i_1__7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E0"
    )
        port map (
      I0 => grp_ClefiaF1Xor_1_fu_743_ap_start_reg,
      I1 => ap_enable_reg_pp0_iter1_0,
      I2 => \ap_CS_fsm_reg_n_0_[0]\,
      O => ap_NS_fsm(1)
    );
\ap_CS_fsm_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(0),
      Q => \ap_CS_fsm_reg_n_0_[0]\,
      S => ap_rst_n_inv
    );
\ap_CS_fsm_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(1),
      Q => ap_CS_fsm_pp0_stage1,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_CS_fsm_pp0_stage1,
      Q => \^q\(0),
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^q\(0),
      Q => ap_CS_fsm_pp0_stage3,
      R => ap_rst_n_inv
    );
\ap_enable_reg_pp0_iter0_reg_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter0_reg,
      I1 => grp_ClefiaF1Xor_1_fu_743_ap_start_reg,
      I2 => \ap_CS_fsm_reg_n_0_[0]\,
      O => ap_enable_reg_pp0_iter0
    );
ap_enable_reg_pp0_iter0_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_enable_reg_pp0_iter0,
      Q => ap_enable_reg_pp0_iter0_reg,
      R => ap_rst_n_inv
    );
\ap_enable_reg_pp0_iter1_i_1__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CAFFCA00"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter0_reg,
      I1 => grp_ClefiaF1Xor_1_fu_743_ap_start_reg,
      I2 => \ap_CS_fsm_reg_n_0_[0]\,
      I3 => ap_CS_fsm_pp0_stage3,
      I4 => ap_enable_reg_pp0_iter1_0,
      O => \ap_enable_reg_pp0_iter1_i_1__4_n_0\
    );
ap_enable_reg_pp0_iter1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_enable_reg_pp0_iter1_i_1__4_n_0\,
      Q => ap_enable_reg_pp0_iter1_0,
      R => ap_rst_n_inv
    );
\ap_enable_reg_pp0_iter2_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00808A80"
    )
        port map (
      I0 => ap_rst_n,
      I1 => ap_enable_reg_pp0_iter1_0,
      I2 => ap_CS_fsm_pp0_stage3,
      I3 => ap_enable_reg_pp0_iter2,
      I4 => \ap_CS_fsm_reg_n_0_[0]\,
      O => \ap_enable_reg_pp0_iter2_i_1__2_n_0\
    );
ap_enable_reg_pp0_iter2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_enable_reg_pp0_iter2_i_1__2_n_0\,
      Q => ap_enable_reg_pp0_iter2,
      R => '0'
    );
\ap_port_reg_dst_offset[4]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => ram_reg(2),
      I1 => \ap_CS_fsm_reg_n_0_[0]\,
      I2 => grp_ClefiaF1Xor_1_fu_743_ap_start_reg,
      I3 => ap_port_reg_dst_offset(4),
      O => \ap_port_reg_dst_offset[4]_i_1__2_n_0\
    );
\ap_port_reg_dst_offset_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \ap_port_reg_dst_offset[4]_i_1__2_n_0\,
      Q => ap_port_reg_dst_offset(4),
      R => '0'
    );
\dst_offset_read_reg_1161_pp0_iter1_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage1,
      D => dst_offset_read_reg_1161(4),
      Q => dst_offset_read_reg_1161_pp0_iter1_reg(4),
      R => '0'
    );
\dst_offset_read_reg_1161_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage1,
      D => ap_port_reg_dst_offset(4),
      Q => dst_offset_read_reg_1161(4),
      R => '0'
    );
grp_ClefiaF1Xor_1_fu_743_ap_start_reg_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"77753330"
    )
        port map (
      I0 => reg_3081,
      I1 => grp_ClefiaF1Xor_1_fu_743_ap_start_reg_reg,
      I2 => ram_reg(1),
      I3 => ram_reg(0),
      I4 => grp_ClefiaF1Xor_1_fu_743_ap_start_reg,
      O => \ap_CS_fsm_reg[27]\
    );
\or_ln134_4_reg_1335_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage3,
      D => x_assign_8_reg_1304(6),
      Q => or_ln134_4_reg_1335(0),
      R => '0'
    );
\or_ln134_4_reg_1335_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage3,
      D => x_assign_8_reg_1304(7),
      Q => or_ln134_4_reg_1335(1),
      R => '0'
    );
\or_ln134_4_reg_1335_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage3,
      D => or_ln134_4_fu_955_p3(2),
      Q => or_ln134_4_reg_1335(2),
      R => '0'
    );
\or_ln134_4_reg_1335_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage3,
      D => or_ln134_4_fu_955_p3(3),
      Q => or_ln134_4_reg_1335(3),
      R => '0'
    );
\or_ln134_4_reg_1335_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage3,
      D => or_ln134_4_fu_955_p3(4),
      Q => or_ln134_4_reg_1335(4),
      R => '0'
    );
\or_ln134_4_reg_1335_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage3,
      D => or_ln134_4_fu_955_p3(5),
      Q => or_ln134_4_reg_1335(5),
      R => '0'
    );
\or_ln134_4_reg_1335_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage3,
      D => or_ln134_4_fu_955_p3(6),
      Q => or_ln134_4_reg_1335(6),
      R => '0'
    );
\or_ln134_4_reg_1335_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage3,
      D => or_ln134_4_fu_955_p3(7),
      Q => or_ln134_4_reg_1335(7),
      R => '0'
    );
\or_ln134_7_reg_1340_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage3,
      D => or_ln134_7_fu_961_p3(0),
      Q => or_ln134_7_reg_1340(0),
      R => '0'
    );
\or_ln134_7_reg_1340_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage3,
      D => or_ln134_7_fu_961_p3(1),
      Q => or_ln134_7_reg_1340(1),
      R => '0'
    );
\or_ln134_7_reg_1340_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage3,
      D => or_ln134_7_fu_961_p3(2),
      Q => or_ln134_7_reg_1340(2),
      R => '0'
    );
\or_ln134_7_reg_1340_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage3,
      D => or_ln134_7_fu_961_p3(3),
      Q => or_ln134_7_reg_1340(3),
      R => '0'
    );
\or_ln134_7_reg_1340_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage3,
      D => or_ln134_7_fu_961_p3(4),
      Q => or_ln134_7_reg_1340(4),
      R => '0'
    );
\or_ln134_7_reg_1340_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage3,
      D => or_ln134_7_fu_961_p3(5),
      Q => or_ln134_7_reg_1340(5),
      R => '0'
    );
\or_ln134_7_reg_1340_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage3,
      D => \^d\(0),
      Q => or_ln134_7_reg_1340(6),
      R => '0'
    );
\or_ln134_7_reg_1340_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage3,
      D => or_ln134_7_fu_961_p3(7),
      Q => or_ln134_7_reg_1340(7),
      R => '0'
    );
\or_ln134_9_reg_1345_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage3,
      D => x_assign_7_reg_1283(6),
      Q => or_ln134_9_reg_1345(0),
      R => '0'
    );
\or_ln134_9_reg_1345_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage3,
      D => x_assign_7_reg_1283(7),
      Q => or_ln134_9_reg_1345(1),
      R => '0'
    );
\or_ln134_9_reg_1345_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage3,
      D => or_ln134_9_fu_967_p3(2),
      Q => or_ln134_9_reg_1345(2),
      R => '0'
    );
\or_ln134_9_reg_1345_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage3,
      D => or_ln134_9_fu_967_p3(3),
      Q => or_ln134_9_reg_1345(3),
      R => '0'
    );
\or_ln134_9_reg_1345_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage3,
      D => or_ln134_9_fu_967_p3(4),
      Q => or_ln134_9_reg_1345(4),
      R => '0'
    );
\or_ln134_9_reg_1345_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage3,
      D => or_ln134_9_fu_967_p3(5),
      Q => or_ln134_9_reg_1345(5),
      R => '0'
    );
\or_ln134_9_reg_1345_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage3,
      D => x_assign_7_reg_1283(4),
      Q => or_ln134_9_reg_1345(6),
      R => '0'
    );
\or_ln134_9_reg_1345_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage3,
      D => x_assign_7_reg_1283(5),
      Q => or_ln134_9_reg_1345(7),
      R => '0'
    );
\or_ln_reg_1330_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage3,
      D => or_ln_fu_949_p3(0),
      Q => or_ln_reg_1330(0),
      R => '0'
    );
\or_ln_reg_1330_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage3,
      D => or_ln_fu_949_p3(1),
      Q => or_ln_reg_1330(1),
      R => '0'
    );
\or_ln_reg_1330_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage3,
      D => or_ln_fu_949_p3(2),
      Q => or_ln_reg_1330(2),
      R => '0'
    );
\or_ln_reg_1330_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage3,
      D => or_ln_fu_949_p3(3),
      Q => or_ln_reg_1330(3),
      R => '0'
    );
\or_ln_reg_1330_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage3,
      D => or_ln_fu_949_p3(4),
      Q => or_ln_reg_1330(4),
      R => '0'
    );
\or_ln_reg_1330_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage3,
      D => or_ln_fu_949_p3(5),
      Q => or_ln_reg_1330(5),
      R => '0'
    );
\or_ln_reg_1330_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage3,
      D => or_ln_fu_949_p3(6),
      Q => or_ln_reg_1330(6),
      R => '0'
    );
\or_ln_reg_1330_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage3,
      D => or_ln_fu_949_p3(7),
      Q => or_ln_reg_1330(7),
      R => '0'
    );
\q0_reg_i_11__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => reg_308(7),
      I1 => \ap_CS_fsm_reg_n_0_[0]\,
      I2 => ap_enable_reg_pp0_iter1_0,
      I3 => xor_ln124_reg_1177(7),
      O => \reg_308_reg[7]_0\(7)
    );
\q0_reg_i_11__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => xor_ln124_3_reg_1242(7),
      I1 => ap_enable_reg_pp0_iter1_0,
      I2 => ap_CS_fsm_pp0_stage1,
      I3 => reg_308(7),
      O => ADDRBWRADDR(7)
    );
\q0_reg_i_12__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => reg_308(6),
      I1 => \ap_CS_fsm_reg_n_0_[0]\,
      I2 => ap_enable_reg_pp0_iter1_0,
      I3 => xor_ln124_reg_1177(6),
      O => \reg_308_reg[7]_0\(6)
    );
\q0_reg_i_12__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => xor_ln124_3_reg_1242(6),
      I1 => ap_enable_reg_pp0_iter1_0,
      I2 => ap_CS_fsm_pp0_stage1,
      I3 => reg_308(6),
      O => ADDRBWRADDR(6)
    );
\q0_reg_i_13__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => reg_308(5),
      I1 => \ap_CS_fsm_reg_n_0_[0]\,
      I2 => ap_enable_reg_pp0_iter1_0,
      I3 => xor_ln124_reg_1177(5),
      O => \reg_308_reg[7]_0\(5)
    );
\q0_reg_i_13__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => xor_ln124_3_reg_1242(5),
      I1 => ap_enable_reg_pp0_iter1_0,
      I2 => ap_CS_fsm_pp0_stage1,
      I3 => reg_308(5),
      O => ADDRBWRADDR(5)
    );
\q0_reg_i_14__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => reg_308(4),
      I1 => \ap_CS_fsm_reg_n_0_[0]\,
      I2 => ap_enable_reg_pp0_iter1_0,
      I3 => xor_ln124_reg_1177(4),
      O => \reg_308_reg[7]_0\(4)
    );
\q0_reg_i_14__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => xor_ln124_3_reg_1242(4),
      I1 => ap_enable_reg_pp0_iter1_0,
      I2 => ap_CS_fsm_pp0_stage1,
      I3 => reg_308(4),
      O => ADDRBWRADDR(4)
    );
\q0_reg_i_15__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => reg_308(3),
      I1 => \ap_CS_fsm_reg_n_0_[0]\,
      I2 => ap_enable_reg_pp0_iter1_0,
      I3 => xor_ln124_reg_1177(3),
      O => \reg_308_reg[7]_0\(3)
    );
\q0_reg_i_15__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => xor_ln124_3_reg_1242(3),
      I1 => ap_enable_reg_pp0_iter1_0,
      I2 => ap_CS_fsm_pp0_stage1,
      I3 => reg_308(3),
      O => ADDRBWRADDR(3)
    );
\q0_reg_i_16__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CAC0"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter0_reg,
      I1 => grp_ClefiaF1Xor_1_fu_743_ap_start_reg,
      I2 => \ap_CS_fsm_reg_n_0_[0]\,
      I3 => ap_CS_fsm_pp0_stage1,
      O => \q0_reg_i_16__2_n_0\
    );
\q0_reg_i_16__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => reg_308(2),
      I1 => \ap_CS_fsm_reg_n_0_[0]\,
      I2 => ap_enable_reg_pp0_iter1_0,
      I3 => xor_ln124_reg_1177(2),
      O => \reg_308_reg[7]_0\(2)
    );
\q0_reg_i_16__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => xor_ln124_3_reg_1242(2),
      I1 => ap_enable_reg_pp0_iter1_0,
      I2 => ap_CS_fsm_pp0_stage1,
      I3 => reg_308(2),
      O => ADDRBWRADDR(2)
    );
\q0_reg_i_17__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => reg_308(1),
      I1 => \ap_CS_fsm_reg_n_0_[0]\,
      I2 => ap_enable_reg_pp0_iter1_0,
      I3 => xor_ln124_reg_1177(1),
      O => \reg_308_reg[7]_0\(1)
    );
\q0_reg_i_17__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => xor_ln124_3_reg_1242(1),
      I1 => ap_enable_reg_pp0_iter1_0,
      I2 => ap_CS_fsm_pp0_stage1,
      I3 => reg_308(1),
      O => ADDRBWRADDR(1)
    );
\q0_reg_i_18__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => reg_308(0),
      I1 => \ap_CS_fsm_reg_n_0_[0]\,
      I2 => ap_enable_reg_pp0_iter1_0,
      I3 => xor_ln124_reg_1177(0),
      O => \reg_308_reg[7]_0\(0)
    );
\q0_reg_i_18__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => xor_ln124_3_reg_1242(0),
      I1 => ap_enable_reg_pp0_iter1_0,
      I2 => ap_CS_fsm_pp0_stage1,
      I3 => reg_308(0),
      O => ADDRBWRADDR(0)
    );
\q0_reg_i_1__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E0FFE0FFE0FFE0E0"
    )
        port map (
      I0 => reg_3080,
      I1 => \q0_reg_i_16__2_n_0\,
      I2 => con192_address01,
      I3 => q0_reg,
      I4 => E(0),
      I5 => q0_reg_0,
      O => con192_ce0
    );
\q0_reg_i_20__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFD8000000D8"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage1,
      I1 => rk_offset_read_reg_1131(7),
      I2 => \rk_offset_read_reg_1131_reg[7]_0\(3),
      I3 => ap_CS_fsm_pp0_stage3,
      I4 => \^q\(0),
      I5 => rk_offset_cast_reg_1171(7),
      O => \ap_CS_fsm_reg[1]_2\
    );
\q0_reg_i_22__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CDC8CDCDCDC8C8C8"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage3,
      I1 => rk_offset_cast_reg_1171(6),
      I2 => \^q\(0),
      I3 => rk_offset_read_reg_1131(6),
      I4 => ap_CS_fsm_pp0_stage1,
      I5 => \rk_offset_read_reg_1131_reg[7]_0\(2),
      O => \ap_CS_fsm_reg[3]_4\
    );
\q0_reg_i_24__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CDC8CDCDCDC8C8C8"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage3,
      I1 => rk_offset_cast_reg_1171(5),
      I2 => \^q\(0),
      I3 => rk_offset_read_reg_1131(5),
      I4 => ap_CS_fsm_pp0_stage1,
      I5 => \rk_offset_read_reg_1131_reg[7]_0\(1),
      O => \ap_CS_fsm_reg[3]_5\
    );
\q0_reg_i_26__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CDC8CDCDCDC8C8C8"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage3,
      I1 => rk_offset_cast_reg_1171(4),
      I2 => \^q\(0),
      I3 => rk_offset_read_reg_1131(4),
      I4 => ap_CS_fsm_pp0_stage1,
      I5 => \rk_offset_read_reg_1131_reg[7]_0\(0),
      O => \ap_CS_fsm_reg[3]_6\
    );
\q0_reg_i_28__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CDC8CDCDCDC8C8C8"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage3,
      I1 => rk_offset_cast_reg_1171(3),
      I2 => \^q\(0),
      I3 => src_offset_read_reg_1136(4),
      I4 => ap_CS_fsm_pp0_stage1,
      I5 => ram_reg(2),
      O => \ap_CS_fsm_reg[3]_7\
    );
\q0_reg_i_2__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFCA00CA00CA00"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter0_reg,
      I1 => grp_ClefiaF1Xor_1_fu_743_ap_start_reg,
      I2 => \ap_CS_fsm_reg_n_0_[0]\,
      I3 => ap_CS_fsm_pp0_stage3,
      I4 => ap_CS_fsm_pp0_stage1,
      I5 => ap_enable_reg_pp0_iter1_0,
      O => clefia_s0_ce0
    );
\q0_reg_i_2__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FACCAA00"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter1_0,
      I1 => ap_enable_reg_pp0_iter0_reg,
      I2 => grp_ClefiaF1Xor_1_fu_743_ap_start_reg,
      I3 => \ap_CS_fsm_reg_n_0_[0]\,
      I4 => \^q\(0),
      O => clefia_s1_ce0
    );
\q0_reg_i_8__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFEFEFE0"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage3,
      I1 => \^q\(0),
      I2 => con192_address01,
      I3 => q0_reg_1(1),
      I4 => q0_reg_1(0),
      O => \ap_CS_fsm_reg[3]_2\(1)
    );
\q0_reg_i_9__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BAFFBA00"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage3,
      I1 => \^q\(0),
      I2 => ap_CS_fsm_pp0_stage1,
      I3 => con192_address01,
      I4 => q0_reg_2,
      O => \ap_CS_fsm_reg[3]_2\(0)
    );
\ram_reg_i_100__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55404040"
    )
        port map (
      I0 => dst_offset_read_reg_1161_pp0_iter1_reg(4),
      I1 => ap_CS_fsm_pp0_stage3,
      I2 => ap_enable_reg_pp0_iter1_0,
      I3 => \ap_CS_fsm_reg_n_0_[0]\,
      I4 => ap_enable_reg_pp0_iter2,
      O => \ram_reg_i_100__0_n_0\
    );
\ram_reg_i_105__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A0A0A0A0ECACE0A0"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter2,
      I1 => \^q\(0),
      I2 => \ap_CS_fsm_reg_n_0_[0]\,
      I3 => grp_ClefiaF1Xor_1_fu_743_ap_start_reg,
      I4 => ap_enable_reg_pp0_iter0_reg,
      I5 => \ram_reg_i_94__0_n_0\,
      O => \^ap_enable_reg_pp0_iter2_reg_0\
    );
\ram_reg_i_107__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => DOADO(7),
      I1 => or_ln_reg_1330(7),
      I2 => or_ln134_4_reg_1335(7),
      I3 => xor_ln180_reg_1267(7),
      I4 => z_8_reg_1273(7),
      O => \ram_reg_i_107__0_n_0\
    );
\ram_reg_i_108__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \ap_CS_fsm_reg_n_0_[0]\,
      I1 => ap_enable_reg_pp0_iter2,
      O => \ram_reg_i_108__0_n_0\
    );
\ram_reg_i_109__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => or_ln134_4_fu_955_p3(7),
      I1 => x_assign_8_reg_1304(7),
      I2 => z_reg_1217(7),
      I3 => or_ln_fu_949_p3(7),
      I4 => x_assign_7_reg_1283(7),
      I5 => DOADO(7),
      O => \ram_reg_i_109__0_n_0\
    );
\ram_reg_i_112__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => DOADO(6),
      I1 => or_ln_reg_1330(6),
      I2 => or_ln134_4_reg_1335(6),
      I3 => xor_ln180_reg_1267(6),
      I4 => z_8_reg_1273(6),
      O => \ram_reg_i_112__0_n_0\
    );
\ram_reg_i_113__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => or_ln134_4_fu_955_p3(6),
      I1 => x_assign_8_reg_1304(6),
      I2 => z_reg_1217(6),
      I3 => or_ln_fu_949_p3(6),
      I4 => x_assign_7_reg_1283(6),
      I5 => DOADO(6),
      O => \ram_reg_i_113__0_n_0\
    );
\ram_reg_i_116__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => DOADO(5),
      I1 => or_ln_reg_1330(5),
      I2 => or_ln134_4_reg_1335(5),
      I3 => xor_ln180_reg_1267(5),
      I4 => z_8_reg_1273(5),
      O => \ram_reg_i_116__0_n_0\
    );
\ram_reg_i_117__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => or_ln134_4_fu_955_p3(7),
      I1 => z_reg_1217(5),
      I2 => or_ln_fu_949_p3(5),
      I3 => or_ln134_4_fu_955_p3(5),
      I4 => x_assign_7_reg_1283(5),
      I5 => DOADO(5),
      O => \ram_reg_i_117__0_n_0\
    );
\ram_reg_i_120__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => DOADO(4),
      I1 => or_ln_reg_1330(4),
      I2 => or_ln134_4_reg_1335(4),
      I3 => xor_ln180_reg_1267(4),
      I4 => z_8_reg_1273(4),
      O => \ram_reg_i_120__0_n_0\
    );
\ram_reg_i_121__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => or_ln134_4_fu_955_p3(6),
      I1 => z_reg_1217(4),
      I2 => or_ln_fu_949_p3(4),
      I3 => or_ln134_4_fu_955_p3(4),
      I4 => x_assign_7_reg_1283(4),
      I5 => DOADO(4),
      O => \ram_reg_i_121__0_n_0\
    );
\ram_reg_i_124__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => DOADO(3),
      I1 => or_ln_reg_1330(3),
      I2 => or_ln134_4_reg_1335(3),
      I3 => xor_ln180_reg_1267(3),
      I4 => z_8_reg_1273(3),
      O => \ram_reg_i_124__0_n_0\
    );
\ram_reg_i_125__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => x_assign_8_reg_1304(3),
      I1 => z_reg_1217(3),
      I2 => or_ln_fu_949_p3(3),
      I3 => or_ln134_4_fu_955_p3(3),
      I4 => x_assign_7_reg_1283(3),
      I5 => DOADO(3),
      O => \ram_reg_i_125__0_n_0\
    );
\ram_reg_i_128__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => DOADO(2),
      I1 => or_ln_reg_1330(2),
      I2 => or_ln134_4_reg_1335(2),
      I3 => xor_ln180_reg_1267(2),
      I4 => z_8_reg_1273(2),
      O => \ram_reg_i_128__0_n_0\
    );
\ram_reg_i_129__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => x_assign_8_reg_1304(2),
      I1 => z_reg_1217(2),
      I2 => or_ln_fu_949_p3(2),
      I3 => or_ln134_4_fu_955_p3(2),
      I4 => x_assign_7_reg_1283(2),
      I5 => DOADO(2),
      O => \ram_reg_i_129__0_n_0\
    );
\ram_reg_i_12__2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \ram_reg_i_52__2_n_0\,
      I1 => ram_reg_35,
      O => DIADI(7),
      S => ram_reg_8
    );
\ram_reg_i_132__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => DOADO(1),
      I1 => or_ln_reg_1330(1),
      I2 => or_ln134_4_reg_1335(1),
      I3 => xor_ln180_reg_1267(1),
      I4 => z_8_reg_1273(1),
      O => \ram_reg_i_132__0_n_0\
    );
\ram_reg_i_133__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => x_assign_8_reg_1304(1),
      I1 => x_assign_8_reg_1304(7),
      I2 => z_reg_1217(1),
      I3 => or_ln_fu_949_p3(1),
      I4 => x_assign_7_reg_1283(1),
      I5 => DOADO(1),
      O => \ram_reg_i_133__0_n_0\
    );
\ram_reg_i_136__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => DOADO(0),
      I1 => or_ln_reg_1330(0),
      I2 => or_ln134_4_reg_1335(0),
      I3 => xor_ln180_reg_1267(0),
      I4 => z_8_reg_1273(0),
      O => \ram_reg_i_136__0_n_0\
    );
\ram_reg_i_137__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => x_assign_8_reg_1304(0),
      I1 => x_assign_8_reg_1304(6),
      I2 => z_reg_1217(0),
      I3 => or_ln_fu_949_p3(0),
      I4 => x_assign_7_reg_1283(0),
      I5 => DOADO(0),
      O => \ram_reg_i_137__0_n_0\
    );
\ram_reg_i_13__2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \ram_reg_i_54__2_n_0\,
      I1 => ram_reg_36,
      O => DIADI(6),
      S => ram_reg_8
    );
\ram_reg_i_140__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => \src_load_17_reg_1202_reg[7]_1\(7),
      I1 => or_ln134_9_reg_1345(7),
      I2 => or_ln134_7_reg_1340(7),
      I3 => xor_ln180_reg_1267(7),
      I4 => z_9_reg_1299(7),
      O => \ram_reg_i_140__0_n_0\
    );
\ram_reg_i_141__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => x_assign_7_reg_1283(7),
      I1 => x_assign_7_reg_1283(5),
      I2 => x_assign_8_reg_1304(7),
      I3 => z_7_reg_1247(7),
      I4 => or_ln134_7_fu_961_p3(7),
      I5 => \src_load_17_reg_1202_reg[7]_1\(7),
      O => \ram_reg_i_141__0_n_0\
    );
\ram_reg_i_144__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => \src_load_17_reg_1202_reg[7]_1\(6),
      I1 => or_ln134_9_reg_1345(6),
      I2 => or_ln134_7_reg_1340(6),
      I3 => xor_ln180_reg_1267(6),
      I4 => z_9_reg_1299(6),
      O => \ram_reg_i_144__0_n_0\
    );
\ram_reg_i_145__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => x_assign_7_reg_1283(6),
      I1 => x_assign_7_reg_1283(4),
      I2 => x_assign_8_reg_1304(6),
      I3 => z_7_reg_1247(6),
      I4 => \^d\(0),
      I5 => \src_load_17_reg_1202_reg[7]_1\(6),
      O => \ram_reg_i_145__0_n_0\
    );
\ram_reg_i_148__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => \src_load_17_reg_1202_reg[7]_1\(5),
      I1 => or_ln134_9_reg_1345(5),
      I2 => or_ln134_7_reg_1340(5),
      I3 => xor_ln180_reg_1267(5),
      I4 => z_9_reg_1299(5),
      O => \ram_reg_i_148__0_n_0\
    );
\ram_reg_i_149__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => or_ln134_4_fu_955_p3(7),
      I1 => z_7_reg_1247(5),
      I2 => x_assign_7_reg_1283(5),
      I3 => or_ln134_9_fu_967_p3(5),
      I4 => or_ln134_7_fu_961_p3(5),
      I5 => \src_load_17_reg_1202_reg[7]_1\(5),
      O => \ram_reg_i_149__0_n_0\
    );
\ram_reg_i_14__2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \ram_reg_i_56__1_n_0\,
      I1 => ram_reg_37,
      O => DIADI(5),
      S => ram_reg_8
    );
\ram_reg_i_152__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => \src_load_17_reg_1202_reg[7]_1\(4),
      I1 => or_ln134_9_reg_1345(4),
      I2 => or_ln134_7_reg_1340(4),
      I3 => xor_ln180_reg_1267(4),
      I4 => z_9_reg_1299(4),
      O => \ram_reg_i_152__0_n_0\
    );
\ram_reg_i_153__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => or_ln134_4_fu_955_p3(6),
      I1 => z_7_reg_1247(4),
      I2 => x_assign_7_reg_1283(4),
      I3 => or_ln134_9_fu_967_p3(4),
      I4 => or_ln134_7_fu_961_p3(4),
      I5 => \src_load_17_reg_1202_reg[7]_1\(4),
      O => \ram_reg_i_153__0_n_0\
    );
\ram_reg_i_156__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => \src_load_17_reg_1202_reg[7]_1\(3),
      I1 => or_ln134_9_reg_1345(3),
      I2 => or_ln134_7_reg_1340(3),
      I3 => xor_ln180_reg_1267(3),
      I4 => z_9_reg_1299(3),
      O => \ram_reg_i_156__0_n_0\
    );
\ram_reg_i_157__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => x_assign_8_reg_1304(3),
      I1 => z_7_reg_1247(3),
      I2 => x_assign_7_reg_1283(3),
      I3 => or_ln134_9_fu_967_p3(3),
      I4 => or_ln134_7_fu_961_p3(3),
      I5 => \src_load_17_reg_1202_reg[7]_1\(3),
      O => \ram_reg_i_157__0_n_0\
    );
\ram_reg_i_15__2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \ram_reg_i_58__2_n_0\,
      I1 => ram_reg_38,
      O => DIADI(4),
      S => ram_reg_8
    );
\ram_reg_i_160__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => \src_load_17_reg_1202_reg[7]_1\(2),
      I1 => or_ln134_9_reg_1345(2),
      I2 => or_ln134_7_reg_1340(2),
      I3 => xor_ln180_reg_1267(2),
      I4 => z_9_reg_1299(2),
      O => \ram_reg_i_160__0_n_0\
    );
\ram_reg_i_161__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => x_assign_8_reg_1304(2),
      I1 => z_7_reg_1247(2),
      I2 => x_assign_7_reg_1283(2),
      I3 => or_ln134_9_fu_967_p3(2),
      I4 => or_ln134_7_fu_961_p3(2),
      I5 => \src_load_17_reg_1202_reg[7]_1\(2),
      O => \ram_reg_i_161__1_n_0\
    );
\ram_reg_i_164__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => \src_load_17_reg_1202_reg[7]_1\(1),
      I1 => or_ln134_9_reg_1345(1),
      I2 => or_ln134_7_reg_1340(1),
      I3 => xor_ln180_reg_1267(1),
      I4 => z_9_reg_1299(1),
      O => \ram_reg_i_164__0_n_0\
    );
\ram_reg_i_165__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => x_assign_8_reg_1304(1),
      I1 => z_7_reg_1247(1),
      I2 => x_assign_7_reg_1283(1),
      I3 => x_assign_7_reg_1283(7),
      I4 => or_ln134_7_fu_961_p3(1),
      I5 => \src_load_17_reg_1202_reg[7]_1\(1),
      O => \ram_reg_i_165__0_n_0\
    );
\ram_reg_i_168__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => \src_load_17_reg_1202_reg[7]_1\(0),
      I1 => or_ln134_9_reg_1345(0),
      I2 => or_ln134_7_reg_1340(0),
      I3 => xor_ln180_reg_1267(0),
      I4 => z_9_reg_1299(0),
      O => \ram_reg_i_168__0_n_0\
    );
ram_reg_i_169: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => x_assign_8_reg_1304(0),
      I1 => z_7_reg_1247(0),
      I2 => x_assign_7_reg_1283(0),
      I3 => x_assign_7_reg_1283(6),
      I4 => or_ln134_7_fu_961_p3(0),
      I5 => \src_load_17_reg_1202_reg[7]_1\(0),
      O => ram_reg_i_169_n_0
    );
\ram_reg_i_16__2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \ram_reg_i_60__1_n_0\,
      I1 => ram_reg_39,
      O => DIADI(3),
      S => ram_reg_8
    );
\ram_reg_i_17__2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \ram_reg_i_62__1_n_0\,
      I1 => ram_reg_40,
      O => DIADI(2),
      S => ram_reg_8
    );
\ram_reg_i_18__2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \ram_reg_i_64__1_n_0\,
      I1 => ram_reg_41,
      O => DIADI(1),
      S => ram_reg_8
    );
\ram_reg_i_19__2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \ram_reg_i_66__1_n_0\,
      I1 => ram_reg_42,
      O => DIADI(0),
      S => ram_reg_8
    );
\ram_reg_i_20__2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \ram_reg_i_68__1_n_0\,
      I1 => ram_reg_46,
      O => DIBDI(7),
      S => ram_reg_8
    );
\ram_reg_i_21__2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \ram_reg_i_70__1_n_0\,
      I1 => ram_reg_31,
      O => DIBDI(6),
      S => ram_reg_8
    );
\ram_reg_i_22__2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \ram_reg_i_72__1_n_0\,
      I1 => ram_reg_32,
      O => DIBDI(5),
      S => ram_reg_8
    );
\ram_reg_i_23__3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \ram_reg_i_74__0_n_0\,
      I1 => ram_reg_33,
      O => DIBDI(4),
      S => ram_reg_8
    );
\ram_reg_i_24__2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \ram_reg_i_76__0_n_0\,
      I1 => ram_reg_34,
      O => DIBDI(3),
      S => ram_reg_8
    );
\ram_reg_i_25__12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E2C0E2C0FFFFE2C0"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage1,
      I1 => \ap_CS_fsm_reg_n_0_[0]\,
      I2 => grp_ClefiaF1Xor_1_fu_743_ap_start_reg,
      I3 => ap_enable_reg_pp0_iter0_reg,
      I4 => ap_enable_reg_pp0_iter1_0,
      I5 => \ram_reg_i_53__2_n_0\,
      O => \ap_CS_fsm_reg[1]_0\
    );
\ram_reg_i_25__2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \ram_reg_i_78__0_n_0\,
      I1 => ram_reg_45,
      O => DIBDI(2),
      S => ram_reg_8
    );
\ram_reg_i_26__1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \ram_reg_i_80__0_n_0\,
      I1 => ram_reg_44,
      O => DIBDI(1),
      S => ram_reg_8
    );
\ram_reg_i_27__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000EEEE2E22"
    )
        port map (
      I0 => ram_reg_24,
      I1 => ram_reg_25,
      I2 => \ram_reg_i_53__2_n_0\,
      I3 => ap_enable_reg_pp0_iter1_0,
      I4 => \q0_reg_i_16__2_n_0\,
      I5 => grp_ClefiaF1Xor_1_fu_743_ap_start_reg_reg,
      O => \ram_reg_i_27__2_n_0\
    );
\ram_reg_i_27__3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \ram_reg_i_82__0_n_0\,
      I1 => ram_reg_43,
      O => DIBDI(0),
      S => ram_reg_8
    );
\ram_reg_i_28__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => ram_reg_6(1),
      I1 => \ram_reg_i_84__0_n_0\,
      O => WEA(0)
    );
\ram_reg_i_2__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFF08888"
    )
        port map (
      I0 => ram_reg_6(0),
      I1 => ap_enable_reg_pp0_iter1,
      I2 => \ram_reg_i_27__2_n_0\,
      I3 => ram_reg_23,
      I4 => ram_reg_6(1),
      O => fin_ce0
    );
\ram_reg_i_32__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00B800B800FF0000"
    )
        port map (
      I0 => src_offset_read_reg_1136(4),
      I1 => \ram_reg_i_55__3_n_0\,
      I2 => ram_reg(2),
      I3 => ram_reg_50,
      I4 => src_offset_read_reg_1136_pp0_iter1_reg(4),
      I5 => \^ap_cs_fsm_reg[2]_0\,
      O => \ram_reg_i_32__2_n_0\
    );
\ram_reg_i_33__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000777"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage3,
      I1 => ap_enable_reg_pp0_iter1_0,
      I2 => \ap_CS_fsm_reg_n_0_[0]\,
      I3 => ap_enable_reg_pp0_iter2,
      I4 => reg_297,
      O => \ap_CS_fsm_reg[3]_3\
    );
\ram_reg_i_37__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000E4E4FF00"
    )
        port map (
      I0 => \ram_reg_i_87__0_n_0\,
      I1 => dst_offset_read_reg_1161(4),
      I2 => ap_port_reg_dst_offset(4),
      I3 => dst_offset_read_reg_1161_pp0_iter1_reg(4),
      I4 => \ram_reg_i_88__0_n_0\,
      I5 => ram_reg_10,
      O => \ram_reg_i_37__2_n_0\
    );
\ram_reg_i_38__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1F"
    )
        port map (
      I0 => \^q\(0),
      I1 => ap_CS_fsm_pp0_stage3,
      I2 => ap_enable_reg_pp0_iter1_0,
      O => \^ap_cs_fsm_reg[2]_0\
    );
\ram_reg_i_3__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAABAAABAAABAAAA"
    )
        port map (
      I0 => ram_reg_16,
      I1 => ram_reg_20,
      I2 => ram_reg_21,
      I3 => ram_reg_22,
      I4 => \ram_reg_i_32__2_n_0\,
      I5 => ram_reg_18,
      O => \ap_CS_fsm_reg[47]\(1)
    );
\ram_reg_i_3__11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5454545455545555"
    )
        port map (
      I0 => ram_reg_0,
      I1 => ram_reg_1,
      I2 => ram_reg_2,
      I3 => \ram_reg_i_37__2_n_0\,
      I4 => ram_reg_3,
      I5 => ram_reg_4,
      O => ADDRARDADDR(2)
    );
\ram_reg_i_44__10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000000000EA"
    )
        port map (
      I0 => \ram_reg_i_94__0_n_0\,
      I1 => \ap_CS_fsm_reg_n_0_[0]\,
      I2 => ap_enable_reg_pp0_iter2,
      I3 => grp_ClefiaF1Xor_1_fu_743_ap_start_reg_reg,
      I4 => ram_reg_5,
      I5 => ram_reg(3),
      O => \ram_reg_i_44__10_n_0\
    );
\ram_reg_i_45__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAABFBFFFBFBFBF"
    )
        port map (
      I0 => ram_reg_26,
      I1 => ap_enable_reg_pp0_iter0,
      I2 => ap_CS_fsm_pp0_stage1,
      I3 => \^q\(0),
      I4 => ap_enable_reg_pp0_iter1_0,
      I5 => ap_CS_fsm_pp0_stage3,
      O => \ap_CS_fsm_reg[1]_1\
    );
\ram_reg_i_48__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000330044447745"
    )
        port map (
      I0 => ram_reg_15,
      I1 => grp_ClefiaF1Xor_1_fu_743_ap_start_reg_reg,
      I2 => ram_reg(4),
      I3 => ram_reg(5),
      I4 => ram_reg(6),
      I5 => ram_reg_i_98_n_0,
      O => \ram_reg_i_48__2_n_0\
    );
\ram_reg_i_49__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFDFDFD00"
    )
        port map (
      I0 => \ram_reg_i_99__0_n_0\,
      I1 => \ram_reg_i_100__0_n_0\,
      I2 => ram_reg_10,
      I3 => ram_reg_11,
      I4 => ram_reg_12,
      I5 => ram_reg_4,
      O => \ram_reg_i_49__2_n_0\
    );
\ram_reg_i_52__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBBBBBB8888888"
    )
        port map (
      I0 => \ram_reg_i_107__0_n_0\,
      I1 => \ram_reg_i_108__0_n_0\,
      I2 => \ram_reg_i_109__0_n_0\,
      I3 => ap_CS_fsm_pp0_stage3,
      I4 => ap_enable_reg_pp0_iter1_0,
      I5 => DOADO(7),
      O => \ram_reg_i_52__2_n_0\
    );
\ram_reg_i_53__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage3,
      I1 => \^q\(0),
      O => \ram_reg_i_53__2_n_0\
    );
\ram_reg_i_54__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBBBBBB8888888"
    )
        port map (
      I0 => \ram_reg_i_112__0_n_0\,
      I1 => \ram_reg_i_108__0_n_0\,
      I2 => \ram_reg_i_113__0_n_0\,
      I3 => ap_CS_fsm_pp0_stage3,
      I4 => ap_enable_reg_pp0_iter1_0,
      I5 => DOADO(6),
      O => \ram_reg_i_54__2_n_0\
    );
\ram_reg_i_55__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A280"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage1,
      I1 => \ap_CS_fsm_reg_n_0_[0]\,
      I2 => grp_ClefiaF1Xor_1_fu_743_ap_start_reg,
      I3 => ap_enable_reg_pp0_iter0_reg,
      O => \ram_reg_i_55__3_n_0\
    );
\ram_reg_i_56__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBBBBBB8888888"
    )
        port map (
      I0 => \ram_reg_i_116__0_n_0\,
      I1 => \ram_reg_i_108__0_n_0\,
      I2 => \ram_reg_i_117__0_n_0\,
      I3 => ap_CS_fsm_pp0_stage3,
      I4 => ap_enable_reg_pp0_iter1_0,
      I5 => DOADO(5),
      O => \ram_reg_i_56__1_n_0\
    );
\ram_reg_i_58__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBBBBBB8888888"
    )
        port map (
      I0 => \ram_reg_i_120__0_n_0\,
      I1 => \ram_reg_i_108__0_n_0\,
      I2 => \ram_reg_i_121__0_n_0\,
      I3 => ap_CS_fsm_pp0_stage3,
      I4 => ap_enable_reg_pp0_iter1_0,
      I5 => DOADO(4),
      O => \ram_reg_i_58__2_n_0\
    );
\ram_reg_i_5__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFFF00F1"
    )
        port map (
      I0 => \^ap_cs_fsm_reg[2]_0\,
      I1 => ram_reg_26,
      I2 => ram_reg_27,
      I3 => ram_reg_28,
      I4 => ram_reg_29,
      I5 => ram_reg_30,
      O => \ap_CS_fsm_reg[47]\(0)
    );
\ram_reg_i_5__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFBFBFBBAAAAAAAA"
    )
        port map (
      I0 => ram_reg_47,
      I1 => ram_reg_48,
      I2 => ram_reg_20,
      I3 => \ram_reg_i_44__10_n_0\,
      I4 => ram_reg_49,
      I5 => ram_reg_13,
      O => ADDRARDADDR(1)
    );
\ram_reg_i_60__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBBBBBB8888888"
    )
        port map (
      I0 => \ram_reg_i_124__0_n_0\,
      I1 => \ram_reg_i_108__0_n_0\,
      I2 => \ram_reg_i_125__0_n_0\,
      I3 => ap_CS_fsm_pp0_stage3,
      I4 => ap_enable_reg_pp0_iter1_0,
      I5 => DOADO(3),
      O => \ram_reg_i_60__1_n_0\
    );
\ram_reg_i_62__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBBBBBB8888888"
    )
        port map (
      I0 => \ram_reg_i_128__0_n_0\,
      I1 => \ram_reg_i_108__0_n_0\,
      I2 => \ram_reg_i_129__0_n_0\,
      I3 => ap_CS_fsm_pp0_stage3,
      I4 => ap_enable_reg_pp0_iter1_0,
      I5 => DOADO(2),
      O => \ram_reg_i_62__1_n_0\
    );
\ram_reg_i_64__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBBBBBB8888888"
    )
        port map (
      I0 => \ram_reg_i_132__0_n_0\,
      I1 => \ram_reg_i_108__0_n_0\,
      I2 => \ram_reg_i_133__0_n_0\,
      I3 => ap_CS_fsm_pp0_stage3,
      I4 => ap_enable_reg_pp0_iter1_0,
      I5 => DOADO(1),
      O => \ram_reg_i_64__1_n_0\
    );
\ram_reg_i_66__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBBBBBB8888888"
    )
        port map (
      I0 => \ram_reg_i_136__0_n_0\,
      I1 => \ram_reg_i_108__0_n_0\,
      I2 => \ram_reg_i_137__0_n_0\,
      I3 => ap_CS_fsm_pp0_stage3,
      I4 => ap_enable_reg_pp0_iter1_0,
      I5 => DOADO(0),
      O => \ram_reg_i_66__1_n_0\
    );
\ram_reg_i_68__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBBBBBB8888888"
    )
        port map (
      I0 => \ram_reg_i_140__0_n_0\,
      I1 => \ram_reg_i_108__0_n_0\,
      I2 => \ram_reg_i_141__0_n_0\,
      I3 => ap_CS_fsm_pp0_stage3,
      I4 => ap_enable_reg_pp0_iter1_0,
      I5 => \src_load_17_reg_1202_reg[7]_1\(7),
      O => \ram_reg_i_68__1_n_0\
    );
\ram_reg_i_6__2\: unisim.vcomponents.MUXF7
     port map (
      I0 => ram_reg_14,
      I1 => \ram_reg_i_48__2_n_0\,
      O => ADDRARDADDR(0),
      S => ram_reg_13
    );
\ram_reg_i_70__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBBBBBB8888888"
    )
        port map (
      I0 => \ram_reg_i_144__0_n_0\,
      I1 => \ram_reg_i_108__0_n_0\,
      I2 => \ram_reg_i_145__0_n_0\,
      I3 => ap_CS_fsm_pp0_stage3,
      I4 => ap_enable_reg_pp0_iter1_0,
      I5 => \src_load_17_reg_1202_reg[7]_1\(6),
      O => \ram_reg_i_70__1_n_0\
    );
\ram_reg_i_72__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBBBBBB8888888"
    )
        port map (
      I0 => \ram_reg_i_148__0_n_0\,
      I1 => \ram_reg_i_108__0_n_0\,
      I2 => \ram_reg_i_149__0_n_0\,
      I3 => ap_CS_fsm_pp0_stage3,
      I4 => ap_enable_reg_pp0_iter1_0,
      I5 => \src_load_17_reg_1202_reg[7]_1\(5),
      O => \ram_reg_i_72__1_n_0\
    );
\ram_reg_i_72__7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"40777777"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage3,
      I1 => ap_enable_reg_pp0_iter1_0,
      I2 => \^q\(0),
      I3 => ap_CS_fsm_pp0_stage1,
      I4 => ap_enable_reg_pp0_iter0,
      O => \ap_CS_fsm_reg[3]_0\
    );
\ram_reg_i_74__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBBBBBB8888888"
    )
        port map (
      I0 => \ram_reg_i_152__0_n_0\,
      I1 => \ram_reg_i_108__0_n_0\,
      I2 => \ram_reg_i_153__0_n_0\,
      I3 => ap_CS_fsm_pp0_stage3,
      I4 => ap_enable_reg_pp0_iter1_0,
      I5 => \src_load_17_reg_1202_reg[7]_1\(4),
      O => \ram_reg_i_74__0_n_0\
    );
\ram_reg_i_76__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBBBBBB8888888"
    )
        port map (
      I0 => \ram_reg_i_156__0_n_0\,
      I1 => \ram_reg_i_108__0_n_0\,
      I2 => \ram_reg_i_157__0_n_0\,
      I3 => ap_CS_fsm_pp0_stage3,
      I4 => ap_enable_reg_pp0_iter1_0,
      I5 => \src_load_17_reg_1202_reg[7]_1\(3),
      O => \ram_reg_i_76__0_n_0\
    );
\ram_reg_i_78__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBBBBBB8888888"
    )
        port map (
      I0 => \ram_reg_i_160__0_n_0\,
      I1 => \ram_reg_i_108__0_n_0\,
      I2 => \ram_reg_i_161__1_n_0\,
      I3 => ap_CS_fsm_pp0_stage3,
      I4 => ap_enable_reg_pp0_iter1_0,
      I5 => \src_load_17_reg_1202_reg[7]_1\(2),
      O => \ram_reg_i_78__0_n_0\
    );
\ram_reg_i_7__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8B8B8B888B8B8B8B"
    )
        port map (
      I0 => ram_reg_9(0),
      I1 => ram_reg_6(2),
      I2 => ram_reg_0,
      I3 => ram_reg_1,
      I4 => ram_reg_2,
      I5 => \ram_reg_i_49__2_n_0\,
      O => \ap_CS_fsm_reg[5]\(0)
    );
\ram_reg_i_7__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBAFFFFBBBA0000"
    )
        port map (
      I0 => ram_reg_16,
      I1 => ram_reg_17,
      I2 => \ram_reg_i_32__2_n_0\,
      I3 => ram_reg_18,
      I4 => ram_reg_6(1),
      I5 => ram_reg_19(0),
      O => \ap_CS_fsm_reg[3]_1\(0)
    );
\ram_reg_i_80__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBBBBBB8888888"
    )
        port map (
      I0 => \ram_reg_i_164__0_n_0\,
      I1 => \ram_reg_i_108__0_n_0\,
      I2 => \ram_reg_i_165__0_n_0\,
      I3 => ap_CS_fsm_pp0_stage3,
      I4 => ap_enable_reg_pp0_iter1_0,
      I5 => \src_load_17_reg_1202_reg[7]_1\(1),
      O => \ram_reg_i_80__0_n_0\
    );
\ram_reg_i_82__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBBBBBB8888888"
    )
        port map (
      I0 => \ram_reg_i_168__0_n_0\,
      I1 => \ram_reg_i_108__0_n_0\,
      I2 => ram_reg_i_169_n_0,
      I3 => ap_CS_fsm_pp0_stage3,
      I4 => ap_enable_reg_pp0_iter1_0,
      I5 => \src_load_17_reg_1202_reg[7]_1\(0),
      O => \ram_reg_i_82__0_n_0\
    );
\ram_reg_i_84__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88888888888B8B8B"
    )
        port map (
      I0 => ram_reg_7,
      I1 => ram_reg_8,
      I2 => \ram_reg_i_94__0_n_0\,
      I3 => \ap_CS_fsm_reg_n_0_[0]\,
      I4 => ap_enable_reg_pp0_iter2,
      I5 => reg_297,
      O => \ram_reg_i_84__0_n_0\
    );
\ram_reg_i_87__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5D7F"
    )
        port map (
      I0 => \^q\(0),
      I1 => \ap_CS_fsm_reg_n_0_[0]\,
      I2 => grp_ClefiaF1Xor_1_fu_743_ap_start_reg,
      I3 => ap_enable_reg_pp0_iter0_reg,
      O => \ram_reg_i_87__0_n_0\
    );
\ram_reg_i_88__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0777"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter2,
      I1 => \ap_CS_fsm_reg_n_0_[0]\,
      I2 => ap_enable_reg_pp0_iter1_0,
      I3 => ap_CS_fsm_pp0_stage3,
      O => \ram_reg_i_88__0_n_0\
    );
\ram_reg_i_94__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage3,
      I1 => ap_enable_reg_pp0_iter1_0,
      O => \ram_reg_i_94__0_n_0\
    );
ram_reg_i_98: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCCC44C400C044C4"
    )
        port map (
      I0 => \^ap_enable_reg_pp0_iter2_reg_0\,
      I1 => \ram_reg_i_48__2_0\,
      I2 => ram_reg(3),
      I3 => grp_ClefiaF1Xor_1_fu_743_ap_start_reg_reg,
      I4 => ram_reg_8,
      I5 => \ram_reg_i_48__2_1\,
      O => ram_reg_i_98_n_0
    );
\ram_reg_i_99__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEAFFEAFFFFFFC0"
    )
        port map (
      I0 => ap_port_reg_dst_offset(4),
      I1 => ap_enable_reg_pp0_iter2,
      I2 => \ap_CS_fsm_reg_n_0_[0]\,
      I3 => \ram_reg_i_94__0_n_0\,
      I4 => dst_offset_read_reg_1161(4),
      I5 => \ram_reg_i_87__0_n_0\,
      O => \ram_reg_i_99__0_n_0\
    );
\reg_297[7]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0CCA088"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage1,
      I1 => ap_enable_reg_pp0_iter0_reg,
      I2 => grp_ClefiaF1Xor_1_fu_743_ap_start_reg,
      I3 => \ap_CS_fsm_reg_n_0_[0]\,
      I4 => \^q\(0),
      O => reg_297
    );
\reg_297_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_297,
      D => \reg_297_reg[7]_1\(0),
      Q => \reg_297_reg[7]_0\(0),
      R => '0'
    );
\reg_297_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_297,
      D => \reg_297_reg[7]_1\(1),
      Q => \reg_297_reg[7]_0\(1),
      R => '0'
    );
\reg_297_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_297,
      D => \reg_297_reg[7]_1\(2),
      Q => \reg_297_reg[7]_0\(2),
      R => '0'
    );
\reg_297_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_297,
      D => \reg_297_reg[7]_1\(3),
      Q => \reg_297_reg[7]_0\(3),
      R => '0'
    );
\reg_297_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_297,
      D => \reg_297_reg[7]_1\(4),
      Q => \reg_297_reg[7]_0\(4),
      R => '0'
    );
\reg_297_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_297,
      D => \reg_297_reg[7]_1\(5),
      Q => \reg_297_reg[7]_0\(5),
      R => '0'
    );
\reg_297_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_297,
      D => \reg_297_reg[7]_1\(6),
      Q => \reg_297_reg[7]_0\(6),
      R => '0'
    );
\reg_297_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_297,
      D => \reg_297_reg[7]_1\(7),
      Q => \reg_297_reg[7]_0\(7),
      R => '0'
    );
\reg_308[7]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"D8D8D800"
    )
        port map (
      I0 => \ap_CS_fsm_reg_n_0_[0]\,
      I1 => grp_ClefiaF1Xor_1_fu_743_ap_start_reg,
      I2 => ap_enable_reg_pp0_iter0_reg,
      I3 => \^q\(0),
      I4 => ap_CS_fsm_pp0_stage3,
      O => reg_3080
    );
\reg_308_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_3080,
      D => \reg_308_reg[7]_1\(0),
      Q => reg_308(0),
      R => '0'
    );
\reg_308_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_3080,
      D => \reg_308_reg[7]_1\(1),
      Q => reg_308(1),
      R => '0'
    );
\reg_308_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_3080,
      D => \reg_308_reg[7]_1\(2),
      Q => reg_308(2),
      R => '0'
    );
\reg_308_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_3080,
      D => \reg_308_reg[7]_1\(3),
      Q => reg_308(3),
      R => '0'
    );
\reg_308_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_3080,
      D => \reg_308_reg[7]_1\(4),
      Q => reg_308(4),
      R => '0'
    );
\reg_308_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_3080,
      D => \reg_308_reg[7]_1\(5),
      Q => reg_308(5),
      R => '0'
    );
\reg_308_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_3080,
      D => \reg_308_reg[7]_1\(6),
      Q => reg_308(6),
      R => '0'
    );
\reg_308_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_3080,
      D => \reg_308_reg[7]_1\(7),
      Q => reg_308(7),
      R => '0'
    );
\rk_offset_cast_reg_1171_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage1,
      D => src_offset_read_reg_1136(4),
      Q => rk_offset_cast_reg_1171(3),
      R => '0'
    );
\rk_offset_cast_reg_1171_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage1,
      D => rk_offset_read_reg_1131(4),
      Q => rk_offset_cast_reg_1171(4),
      R => '0'
    );
\rk_offset_cast_reg_1171_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage1,
      D => rk_offset_read_reg_1131(5),
      Q => rk_offset_cast_reg_1171(5),
      R => '0'
    );
\rk_offset_cast_reg_1171_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage1,
      D => rk_offset_read_reg_1131(6),
      Q => rk_offset_cast_reg_1171(6),
      R => '0'
    );
\rk_offset_cast_reg_1171_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage1,
      D => rk_offset_read_reg_1131(7),
      Q => rk_offset_cast_reg_1171(7),
      R => '0'
    );
\rk_offset_read_reg_1131_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_CS_fsm_reg_n_0_[0]\,
      D => \rk_offset_read_reg_1131_reg[7]_0\(0),
      Q => rk_offset_read_reg_1131(4),
      R => '0'
    );
\rk_offset_read_reg_1131_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_CS_fsm_reg_n_0_[0]\,
      D => \rk_offset_read_reg_1131_reg[7]_0\(1),
      Q => rk_offset_read_reg_1131(5),
      R => '0'
    );
\rk_offset_read_reg_1131_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_CS_fsm_reg_n_0_[0]\,
      D => \rk_offset_read_reg_1131_reg[7]_0\(2),
      Q => rk_offset_read_reg_1131(6),
      R => '0'
    );
\rk_offset_read_reg_1131_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_CS_fsm_reg_n_0_[0]\,
      D => \rk_offset_read_reg_1131_reg[7]_0\(3),
      Q => rk_offset_read_reg_1131(7),
      R => '0'
    );
select_ln131_32_fu_749_p3: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \z_reg_1217_reg[7]_0\(6),
      I1 => \z_reg_1217_reg[7]_0\(2),
      I2 => \z_reg_1217_reg[7]_0\(7),
      O => x_assign_12_fu_769_p3(4)
    );
\src_load_17_reg_1202[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CA00"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter0_reg,
      I1 => grp_ClefiaF1Xor_1_fu_743_ap_start_reg,
      I2 => \ap_CS_fsm_reg_n_0_[0]\,
      I3 => \^q\(0),
      O => ce0111_out
    );
\src_load_17_reg_1202_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce0111_out,
      D => \src_load_17_reg_1202_reg[7]_1\(0),
      Q => \src_load_17_reg_1202_reg[7]_0\(0),
      R => '0'
    );
\src_load_17_reg_1202_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce0111_out,
      D => \src_load_17_reg_1202_reg[7]_1\(1),
      Q => \src_load_17_reg_1202_reg[7]_0\(1),
      R => '0'
    );
\src_load_17_reg_1202_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce0111_out,
      D => \src_load_17_reg_1202_reg[7]_1\(2),
      Q => \src_load_17_reg_1202_reg[7]_0\(2),
      R => '0'
    );
\src_load_17_reg_1202_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce0111_out,
      D => \src_load_17_reg_1202_reg[7]_1\(3),
      Q => \src_load_17_reg_1202_reg[7]_0\(3),
      R => '0'
    );
\src_load_17_reg_1202_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce0111_out,
      D => \src_load_17_reg_1202_reg[7]_1\(4),
      Q => \src_load_17_reg_1202_reg[7]_0\(4),
      R => '0'
    );
\src_load_17_reg_1202_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce0111_out,
      D => \src_load_17_reg_1202_reg[7]_1\(5),
      Q => \src_load_17_reg_1202_reg[7]_0\(5),
      R => '0'
    );
\src_load_17_reg_1202_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce0111_out,
      D => \src_load_17_reg_1202_reg[7]_1\(6),
      Q => \src_load_17_reg_1202_reg[7]_0\(6),
      R => '0'
    );
\src_load_17_reg_1202_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce0111_out,
      D => \src_load_17_reg_1202_reg[7]_1\(7),
      Q => \src_load_17_reg_1202_reg[7]_0\(7),
      R => '0'
    );
\src_offset_read_reg_1136_pp0_iter1_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_CS_fsm_reg_n_0_[0]\,
      D => src_offset_read_reg_1136(4),
      Q => src_offset_read_reg_1136_pp0_iter1_reg(4),
      R => '0'
    );
\src_offset_read_reg_1136_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_CS_fsm_reg_n_0_[0]\,
      D => ram_reg(2),
      Q => src_offset_read_reg_1136(4),
      R => '0'
    );
\tmp_58_reg_1262_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_CS_fsm_reg_n_0_[0]\,
      D => DOBDO(5),
      Q => or_ln_fu_949_p3(0),
      R => '0'
    );
\tmp_72_reg_1237_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage3,
      D => \z_reg_1217_reg[7]_0\(5),
      Q => or_ln134_7_fu_961_p3(0),
      R => '0'
    );
\trunc_ln134_24_reg_1257_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_CS_fsm_reg_n_0_[0]\,
      D => DOBDO(6),
      Q => or_ln_fu_949_p3(1),
      R => '0'
    );
\trunc_ln134_24_reg_1257_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_CS_fsm_reg_n_0_[0]\,
      D => \trunc_ln134_24_reg_1257_reg[5]_0\(0),
      Q => or_ln_fu_949_p3(2),
      R => '0'
    );
\trunc_ln134_24_reg_1257_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_CS_fsm_reg_n_0_[0]\,
      D => \trunc_ln134_24_reg_1257_reg[5]_0\(1),
      Q => or_ln_fu_949_p3(3),
      R => '0'
    );
\trunc_ln134_24_reg_1257_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_CS_fsm_reg_n_0_[0]\,
      D => \trunc_ln134_24_reg_1257_reg[5]_0\(2),
      Q => or_ln_fu_949_p3(4),
      R => '0'
    );
\trunc_ln134_24_reg_1257_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_CS_fsm_reg_n_0_[0]\,
      D => \trunc_ln134_24_reg_1257_reg[5]_0\(3),
      Q => or_ln_fu_949_p3(5),
      R => '0'
    );
\trunc_ln134_24_reg_1257_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_CS_fsm_reg_n_0_[0]\,
      D => \trunc_ln134_24_reg_1257_reg[5]_0\(4),
      Q => or_ln_fu_949_p3(6),
      R => '0'
    );
\trunc_ln134_24_reg_1257_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_CS_fsm_reg_n_0_[0]\,
      D => DOBDO(4),
      Q => or_ln_fu_949_p3(7),
      R => '0'
    );
\trunc_ln134_28_reg_1310_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => \trunc_ln134_24_reg_1257_reg[5]_0\(0),
      Q => or_ln134_4_fu_955_p3(2),
      R => '0'
    );
\trunc_ln134_28_reg_1310_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => \trunc_ln134_24_reg_1257_reg[5]_0\(1),
      Q => or_ln134_4_fu_955_p3(3),
      R => '0'
    );
\trunc_ln134_28_reg_1310_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => \trunc_ln134_24_reg_1257_reg[5]_0\(2),
      Q => or_ln134_4_fu_955_p3(4),
      R => '0'
    );
\trunc_ln134_28_reg_1310_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => \trunc_ln134_24_reg_1257_reg[5]_0\(3),
      Q => or_ln134_4_fu_955_p3(5),
      R => '0'
    );
\trunc_ln134_28_reg_1310_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => \trunc_ln134_24_reg_1257_reg[5]_0\(4),
      Q => or_ln134_4_fu_955_p3(6),
      R => '0'
    );
\trunc_ln134_28_reg_1310_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => DOBDO(4),
      Q => or_ln134_4_fu_955_p3(7),
      R => '0'
    );
\trunc_ln134_31_reg_1232[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \z_reg_1217_reg[7]_0\(5),
      I1 => \z_reg_1217_reg[7]_0\(7),
      O => \trunc_ln134_31_reg_1232[1]_i_1_n_0\
    );
\trunc_ln134_31_reg_1232[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \z_reg_1217_reg[7]_0\(5),
      I1 => \z_reg_1217_reg[7]_0\(0),
      I2 => \z_reg_1217_reg[7]_0\(6),
      O => \trunc_ln134_31_reg_1232[2]_i_1_n_0\
    );
\trunc_ln134_31_reg_1232[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \z_reg_1217_reg[7]_0\(5),
      I1 => \z_reg_1217_reg[7]_0\(7),
      I2 => \z_reg_1217_reg[7]_0\(1),
      I3 => \z_reg_1217_reg[7]_0\(6),
      O => \trunc_ln134_31_reg_1232[3]_i_1_n_0\
    );
\trunc_ln134_31_reg_1232[5]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \z_reg_1217_reg[7]_0\(7),
      I1 => \z_reg_1217_reg[7]_0\(3),
      O => x_assign_7_fu_727_p3(4)
    );
\trunc_ln134_31_reg_1232_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage3,
      D => \z_reg_1217_reg[7]_0\(6),
      Q => or_ln134_7_fu_961_p3(1),
      R => '0'
    );
\trunc_ln134_31_reg_1232_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage3,
      D => \trunc_ln134_31_reg_1232[1]_i_1_n_0\,
      Q => or_ln134_7_fu_961_p3(2),
      R => '0'
    );
\trunc_ln134_31_reg_1232_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage3,
      D => \trunc_ln134_31_reg_1232[2]_i_1_n_0\,
      Q => or_ln134_7_fu_961_p3(3),
      R => '0'
    );
\trunc_ln134_31_reg_1232_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage3,
      D => \trunc_ln134_31_reg_1232[3]_i_1_n_0\,
      Q => or_ln134_7_fu_961_p3(4),
      R => '0'
    );
\trunc_ln134_31_reg_1232_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage3,
      D => x_assign_12_fu_769_p3(4),
      Q => or_ln134_7_fu_961_p3(5),
      R => '0'
    );
\trunc_ln134_31_reg_1232_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage3,
      D => x_assign_7_fu_727_p3(4),
      Q => \^d\(0),
      R => '0'
    );
\trunc_ln134_31_reg_1232_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage3,
      D => \z_reg_1217_reg[7]_0\(4),
      Q => or_ln134_7_fu_961_p3(7),
      R => '0'
    );
\trunc_ln134_33_reg_1289_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage1,
      D => \trunc_ln134_31_reg_1232[1]_i_1_n_0\,
      Q => or_ln134_9_fu_967_p3(2),
      R => '0'
    );
\trunc_ln134_33_reg_1289_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage1,
      D => \trunc_ln134_31_reg_1232[2]_i_1_n_0\,
      Q => or_ln134_9_fu_967_p3(3),
      R => '0'
    );
\trunc_ln134_33_reg_1289_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage1,
      D => \trunc_ln134_31_reg_1232[3]_i_1_n_0\,
      Q => or_ln134_9_fu_967_p3(4),
      R => '0'
    );
\trunc_ln134_33_reg_1289_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage1,
      D => x_assign_12_fu_769_p3(4),
      Q => or_ln134_9_fu_967_p3(5),
      R => '0'
    );
\x_assign_10_reg_1227_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage3,
      D => \z_reg_1217_reg[7]_0\(7),
      Q => \x_assign_10_reg_1227_reg[3]_0\(0),
      R => '0'
    );
\x_assign_10_reg_1227_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage3,
      D => \z_reg_1217_reg[7]_0\(0),
      Q => \x_assign_10_reg_1227_reg[3]_0\(1),
      R => '0'
    );
\x_assign_10_reg_1227_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage3,
      D => x_assign_7_fu_727_p3(2),
      Q => \x_assign_10_reg_1227_reg[3]_0\(2),
      R => '0'
    );
\x_assign_10_reg_1227_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage3,
      D => x_assign_7_fu_727_p3(3),
      Q => \x_assign_10_reg_1227_reg[3]_0\(3),
      R => '0'
    );
\x_assign_7_reg_1283[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \z_reg_1217_reg[7]_0\(7),
      I1 => \z_reg_1217_reg[7]_0\(1),
      O => x_assign_7_fu_727_p3(2)
    );
\x_assign_7_reg_1283[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \z_reg_1217_reg[7]_0\(7),
      I1 => \z_reg_1217_reg[7]_0\(2),
      O => x_assign_7_fu_727_p3(3)
    );
\x_assign_7_reg_1283_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage1,
      D => \z_reg_1217_reg[7]_0\(7),
      Q => x_assign_7_reg_1283(0),
      R => '0'
    );
\x_assign_7_reg_1283_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage1,
      D => \z_reg_1217_reg[7]_0\(0),
      Q => x_assign_7_reg_1283(1),
      R => '0'
    );
\x_assign_7_reg_1283_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage1,
      D => x_assign_7_fu_727_p3(2),
      Q => x_assign_7_reg_1283(2),
      R => '0'
    );
\x_assign_7_reg_1283_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage1,
      D => x_assign_7_fu_727_p3(3),
      Q => x_assign_7_reg_1283(3),
      R => '0'
    );
\x_assign_7_reg_1283_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage1,
      D => x_assign_7_fu_727_p3(4),
      Q => x_assign_7_reg_1283(4),
      R => '0'
    );
\x_assign_7_reg_1283_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage1,
      D => \z_reg_1217_reg[7]_0\(4),
      Q => x_assign_7_reg_1283(5),
      R => '0'
    );
\x_assign_7_reg_1283_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage1,
      D => \z_reg_1217_reg[7]_0\(5),
      Q => x_assign_7_reg_1283(6),
      R => '0'
    );
\x_assign_7_reg_1283_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage1,
      D => \z_reg_1217_reg[7]_0\(6),
      Q => x_assign_7_reg_1283(7),
      R => '0'
    );
\x_assign_8_reg_1304_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => DOBDO(7),
      Q => x_assign_8_reg_1304(0),
      R => '0'
    );
\x_assign_8_reg_1304_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => DOBDO(0),
      Q => x_assign_8_reg_1304(1),
      R => '0'
    );
\x_assign_8_reg_1304_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => \x_assign_8_reg_1304_reg[3]_0\(0),
      Q => x_assign_8_reg_1304(2),
      R => '0'
    );
\x_assign_8_reg_1304_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => \x_assign_8_reg_1304_reg[3]_0\(1),
      Q => x_assign_8_reg_1304(3),
      R => '0'
    );
\x_assign_8_reg_1304_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => DOBDO(5),
      Q => x_assign_8_reg_1304(6),
      R => '0'
    );
\x_assign_8_reg_1304_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => DOBDO(6),
      Q => x_assign_8_reg_1304(7),
      R => '0'
    );
\xor_ln124_3_reg_1242_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_CS_fsm_reg_n_0_[0]\,
      D => \xor_ln124_3_reg_1242_reg[7]_0\(0),
      Q => xor_ln124_3_reg_1242(0),
      R => '0'
    );
\xor_ln124_3_reg_1242_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_CS_fsm_reg_n_0_[0]\,
      D => \xor_ln124_3_reg_1242_reg[7]_0\(1),
      Q => xor_ln124_3_reg_1242(1),
      R => '0'
    );
\xor_ln124_3_reg_1242_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_CS_fsm_reg_n_0_[0]\,
      D => \xor_ln124_3_reg_1242_reg[7]_0\(2),
      Q => xor_ln124_3_reg_1242(2),
      R => '0'
    );
\xor_ln124_3_reg_1242_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_CS_fsm_reg_n_0_[0]\,
      D => \xor_ln124_3_reg_1242_reg[7]_0\(3),
      Q => xor_ln124_3_reg_1242(3),
      R => '0'
    );
\xor_ln124_3_reg_1242_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_CS_fsm_reg_n_0_[0]\,
      D => \xor_ln124_3_reg_1242_reg[7]_0\(4),
      Q => xor_ln124_3_reg_1242(4),
      R => '0'
    );
\xor_ln124_3_reg_1242_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_CS_fsm_reg_n_0_[0]\,
      D => \xor_ln124_3_reg_1242_reg[7]_0\(5),
      Q => xor_ln124_3_reg_1242(5),
      R => '0'
    );
\xor_ln124_3_reg_1242_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_CS_fsm_reg_n_0_[0]\,
      D => \xor_ln124_3_reg_1242_reg[7]_0\(6),
      Q => xor_ln124_3_reg_1242(6),
      R => '0'
    );
\xor_ln124_3_reg_1242_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_CS_fsm_reg_n_0_[0]\,
      D => \xor_ln124_3_reg_1242_reg[7]_0\(7),
      Q => xor_ln124_3_reg_1242(7),
      R => '0'
    );
\xor_ln124_reg_1177_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage1,
      D => \xor_ln124_reg_1177_reg[7]_0\(0),
      Q => xor_ln124_reg_1177(0),
      R => '0'
    );
\xor_ln124_reg_1177_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage1,
      D => \xor_ln124_reg_1177_reg[7]_0\(1),
      Q => xor_ln124_reg_1177(1),
      R => '0'
    );
\xor_ln124_reg_1177_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage1,
      D => \xor_ln124_reg_1177_reg[7]_0\(2),
      Q => xor_ln124_reg_1177(2),
      R => '0'
    );
\xor_ln124_reg_1177_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage1,
      D => \xor_ln124_reg_1177_reg[7]_0\(3),
      Q => xor_ln124_reg_1177(3),
      R => '0'
    );
\xor_ln124_reg_1177_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage1,
      D => \xor_ln124_reg_1177_reg[7]_0\(4),
      Q => xor_ln124_reg_1177(4),
      R => '0'
    );
\xor_ln124_reg_1177_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage1,
      D => \xor_ln124_reg_1177_reg[7]_0\(5),
      Q => xor_ln124_reg_1177(5),
      R => '0'
    );
\xor_ln124_reg_1177_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage1,
      D => \xor_ln124_reg_1177_reg[7]_0\(6),
      Q => xor_ln124_reg_1177(6),
      R => '0'
    );
\xor_ln124_reg_1177_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage1,
      D => \xor_ln124_reg_1177_reg[7]_0\(7),
      Q => xor_ln124_reg_1177(7),
      R => '0'
    );
\xor_ln180_reg_1267[5]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => or_ln134_7_fu_961_p3(7),
      I1 => DOBDO(4),
      O => xor_ln180_fu_684_p2(5)
    );
\xor_ln180_reg_1267[6]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => or_ln134_7_fu_961_p3(0),
      I1 => DOBDO(5),
      O => xor_ln180_fu_684_p2(6)
    );
\xor_ln180_reg_1267[7]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => or_ln134_7_fu_961_p3(1),
      I1 => DOBDO(6),
      O => xor_ln180_fu_684_p2(7)
    );
\xor_ln180_reg_1267_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_CS_fsm_reg_n_0_[0]\,
      D => \xor_ln180_reg_1267_reg[4]_0\(0),
      Q => xor_ln180_reg_1267(0),
      R => '0'
    );
\xor_ln180_reg_1267_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_CS_fsm_reg_n_0_[0]\,
      D => \xor_ln180_reg_1267_reg[4]_0\(1),
      Q => xor_ln180_reg_1267(1),
      R => '0'
    );
\xor_ln180_reg_1267_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_CS_fsm_reg_n_0_[0]\,
      D => \xor_ln180_reg_1267_reg[4]_0\(2),
      Q => xor_ln180_reg_1267(2),
      R => '0'
    );
\xor_ln180_reg_1267_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_CS_fsm_reg_n_0_[0]\,
      D => \xor_ln180_reg_1267_reg[4]_0\(3),
      Q => xor_ln180_reg_1267(3),
      R => '0'
    );
\xor_ln180_reg_1267_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_CS_fsm_reg_n_0_[0]\,
      D => \xor_ln180_reg_1267_reg[4]_0\(4),
      Q => xor_ln180_reg_1267(4),
      R => '0'
    );
\xor_ln180_reg_1267_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_CS_fsm_reg_n_0_[0]\,
      D => xor_ln180_fu_684_p2(5),
      Q => xor_ln180_reg_1267(5),
      R => '0'
    );
\xor_ln180_reg_1267_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_CS_fsm_reg_n_0_[0]\,
      D => xor_ln180_fu_684_p2(6),
      Q => xor_ln180_reg_1267(6),
      R => '0'
    );
\xor_ln180_reg_1267_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_CS_fsm_reg_n_0_[0]\,
      D => xor_ln180_fu_684_p2(7),
      Q => xor_ln180_reg_1267(7),
      R => '0'
    );
\z_7_reg_1247[7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \ap_CS_fsm_reg_n_0_[0]\,
      I1 => ap_enable_reg_pp0_iter1_0,
      O => ce012_out
    );
\z_7_reg_1247_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce012_out,
      D => DOBDO(0),
      Q => z_7_reg_1247(0),
      R => '0'
    );
\z_7_reg_1247_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce012_out,
      D => DOBDO(1),
      Q => z_7_reg_1247(1),
      R => '0'
    );
\z_7_reg_1247_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce012_out,
      D => DOBDO(2),
      Q => z_7_reg_1247(2),
      R => '0'
    );
\z_7_reg_1247_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce012_out,
      D => DOBDO(3),
      Q => z_7_reg_1247(3),
      R => '0'
    );
\z_7_reg_1247_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce012_out,
      D => DOBDO(4),
      Q => z_7_reg_1247(4),
      R => '0'
    );
\z_7_reg_1247_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce012_out,
      D => DOBDO(5),
      Q => z_7_reg_1247(5),
      R => '0'
    );
\z_7_reg_1247_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce012_out,
      D => DOBDO(6),
      Q => z_7_reg_1247(6),
      R => '0'
    );
\z_7_reg_1247_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce012_out,
      D => DOBDO(7),
      Q => z_7_reg_1247(7),
      R => '0'
    );
\z_8_reg_1273[7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter1_0,
      I1 => ap_CS_fsm_pp0_stage1,
      O => clefia_s0_address01
    );
\z_8_reg_1273_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => clefia_s0_address01,
      D => \z_reg_1217_reg[7]_0\(0),
      Q => z_8_reg_1273(0),
      R => '0'
    );
\z_8_reg_1273_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => clefia_s0_address01,
      D => \z_reg_1217_reg[7]_0\(1),
      Q => z_8_reg_1273(1),
      R => '0'
    );
\z_8_reg_1273_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => clefia_s0_address01,
      D => \z_reg_1217_reg[7]_0\(2),
      Q => z_8_reg_1273(2),
      R => '0'
    );
\z_8_reg_1273_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => clefia_s0_address01,
      D => \z_reg_1217_reg[7]_0\(3),
      Q => z_8_reg_1273(3),
      R => '0'
    );
\z_8_reg_1273_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => clefia_s0_address01,
      D => \z_reg_1217_reg[7]_0\(4),
      Q => z_8_reg_1273(4),
      R => '0'
    );
\z_8_reg_1273_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => clefia_s0_address01,
      D => \z_reg_1217_reg[7]_0\(5),
      Q => z_8_reg_1273(5),
      R => '0'
    );
\z_8_reg_1273_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => clefia_s0_address01,
      D => \z_reg_1217_reg[7]_0\(6),
      Q => z_8_reg_1273(6),
      R => '0'
    );
\z_8_reg_1273_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => clefia_s0_address01,
      D => \z_reg_1217_reg[7]_0\(7),
      Q => z_8_reg_1273(7),
      R => '0'
    );
\z_9_reg_1299[7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^q\(0),
      I1 => ap_enable_reg_pp0_iter1_0,
      O => z_9_reg_12990
    );
\z_9_reg_1299_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => z_9_reg_12990,
      D => DOBDO(0),
      Q => z_9_reg_1299(0),
      R => '0'
    );
\z_9_reg_1299_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => z_9_reg_12990,
      D => DOBDO(1),
      Q => z_9_reg_1299(1),
      R => '0'
    );
\z_9_reg_1299_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => z_9_reg_12990,
      D => DOBDO(2),
      Q => z_9_reg_1299(2),
      R => '0'
    );
\z_9_reg_1299_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => z_9_reg_12990,
      D => DOBDO(3),
      Q => z_9_reg_1299(3),
      R => '0'
    );
\z_9_reg_1299_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => z_9_reg_12990,
      D => DOBDO(4),
      Q => z_9_reg_1299(4),
      R => '0'
    );
\z_9_reg_1299_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => z_9_reg_12990,
      D => DOBDO(5),
      Q => z_9_reg_1299(5),
      R => '0'
    );
\z_9_reg_1299_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => z_9_reg_12990,
      D => DOBDO(6),
      Q => z_9_reg_1299(6),
      R => '0'
    );
\z_9_reg_1299_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => z_9_reg_12990,
      D => DOBDO(7),
      Q => z_9_reg_1299(7),
      R => '0'
    );
\z_reg_1217[7]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A280"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage3,
      I1 => \ap_CS_fsm_reg_n_0_[0]\,
      I2 => grp_ClefiaF1Xor_1_fu_743_ap_start_reg,
      I3 => ap_enable_reg_pp0_iter0_reg,
      O => reg_3081
    );
\z_reg_1217_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_3081,
      D => \z_reg_1217_reg[7]_0\(0),
      Q => z_reg_1217(0),
      R => '0'
    );
\z_reg_1217_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_3081,
      D => \z_reg_1217_reg[7]_0\(1),
      Q => z_reg_1217(1),
      R => '0'
    );
\z_reg_1217_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_3081,
      D => \z_reg_1217_reg[7]_0\(2),
      Q => z_reg_1217(2),
      R => '0'
    );
\z_reg_1217_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_3081,
      D => \z_reg_1217_reg[7]_0\(3),
      Q => z_reg_1217(3),
      R => '0'
    );
\z_reg_1217_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_3081,
      D => \z_reg_1217_reg[7]_0\(4),
      Q => z_reg_1217(4),
      R => '0'
    );
\z_reg_1217_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_3081,
      D => \z_reg_1217_reg[7]_0\(5),
      Q => z_reg_1217(5),
      R => '0'
    );
\z_reg_1217_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_3081,
      D => \z_reg_1217_reg[7]_0\(6),
      Q => z_reg_1217(6),
      R => '0'
    );
\z_reg_1217_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_3081,
      D => \z_reg_1217_reg[7]_0\(7),
      Q => z_reg_1217(7),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_ClefiaF1Xor_2 is
  port (
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \ap_CS_fsm_reg[27]\ : out STD_LOGIC;
    ADDRARDADDR : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \ap_CS_fsm_reg[3]_0\ : out STD_LOGIC;
    ap_enable_reg_pp0_iter1_reg_0 : out STD_LOGIC;
    WEA : out STD_LOGIC_VECTOR ( 0 to 0 );
    \ap_CS_fsm_reg[1]_0\ : out STD_LOGIC;
    \ap_CS_fsm_reg[5]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    ap_enable_reg_pp0_iter1_reg_1 : out STD_LOGIC;
    \ap_CS_fsm_reg[3]_1\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \ap_CS_fsm_reg[41]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    fin_ce0 : out STD_LOGIC;
    DIBDI : out STD_LOGIC_VECTOR ( 7 downto 0 );
    DIADI : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clefia_s0_ce0 : out STD_LOGIC;
    clefia_s1_ce0 : out STD_LOGIC;
    \ap_CS_fsm_reg[3]_2\ : out STD_LOGIC;
    \ap_CS_fsm_reg[3]_3\ : out STD_LOGIC;
    \reg_308_reg[7]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ADDRBWRADDR : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \ap_CS_fsm_reg[3]_4\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \ap_CS_fsm_reg[3]_5\ : out STD_LOGIC;
    \ap_CS_fsm_reg[3]_6\ : out STD_LOGIC;
    \ap_CS_fsm_reg[3]_7\ : out STD_LOGIC;
    \ap_CS_fsm_reg[3]_8\ : out STD_LOGIC;
    \ap_CS_fsm_reg[3]_9\ : out STD_LOGIC;
    \x_assign_3_reg_1227_reg[3]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \reg_297_reg[7]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \src_load_10_reg_1202_reg[7]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_clk : in STD_LOGIC;
    \z_reg_1217_reg[7]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    DOBDO : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \trunc_ln134_13_reg_1257_reg[5]_0\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    ram_reg : in STD_LOGIC_VECTOR ( 3 downto 0 );
    grp_ClefiaF1Xor_2_fu_743_ap_start_reg_reg : in STD_LOGIC;
    grp_ClefiaF1Xor_2_fu_743_ap_start_reg : in STD_LOGIC;
    ram_reg_0 : in STD_LOGIC;
    ram_reg_1 : in STD_LOGIC;
    ram_reg_2 : in STD_LOGIC;
    ram_reg_3 : in STD_LOGIC;
    ram_reg_4 : in STD_LOGIC;
    ram_reg_5 : in STD_LOGIC;
    ram_reg_6 : in STD_LOGIC;
    ram_reg_7 : in STD_LOGIC;
    ram_reg_8 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    ap_rst_n : in STD_LOGIC;
    ram_reg_9 : in STD_LOGIC;
    ram_reg_10 : in STD_LOGIC;
    ram_reg_11 : in STD_LOGIC_VECTOR ( 0 to 0 );
    ram_reg_12 : in STD_LOGIC;
    ram_reg_13 : in STD_LOGIC;
    ram_reg_14 : in STD_LOGIC;
    ram_reg_15 : in STD_LOGIC;
    ram_reg_16 : in STD_LOGIC;
    ram_reg_17 : in STD_LOGIC;
    ram_reg_18 : in STD_LOGIC;
    ram_reg_19 : in STD_LOGIC;
    ram_reg_20 : in STD_LOGIC;
    ram_reg_21 : in STD_LOGIC;
    ram_reg_22 : in STD_LOGIC;
    ram_reg_23 : in STD_LOGIC;
    ram_reg_24 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ram_reg_25 : in STD_LOGIC;
    ram_reg_26 : in STD_LOGIC;
    ram_reg_27 : in STD_LOGIC;
    ap_enable_reg_pp0_iter1 : in STD_LOGIC;
    ram_reg_28 : in STD_LOGIC;
    ram_reg_29 : in STD_LOGIC;
    ram_reg_30 : in STD_LOGIC;
    ram_reg_31 : in STD_LOGIC;
    ram_reg_32 : in STD_LOGIC;
    ram_reg_33 : in STD_LOGIC;
    ram_reg_34 : in STD_LOGIC;
    ram_reg_35 : in STD_LOGIC;
    ram_reg_36 : in STD_LOGIC;
    ram_reg_37 : in STD_LOGIC;
    ram_reg_38 : in STD_LOGIC;
    ram_reg_39 : in STD_LOGIC;
    ram_reg_40 : in STD_LOGIC;
    ram_reg_41 : in STD_LOGIC;
    ram_reg_42 : in STD_LOGIC;
    ram_reg_43 : in STD_LOGIC;
    ram_reg_44 : in STD_LOGIC;
    ram_reg_45 : in STD_LOGIC;
    ram_reg_46 : in STD_LOGIC;
    ram_reg_47 : in STD_LOGIC;
    ram_reg_48 : in STD_LOGIC;
    ram_reg_49 : in STD_LOGIC;
    ram_reg_50 : in STD_LOGIC;
    ram_reg_51 : in STD_LOGIC;
    ram_reg_52 : in STD_LOGIC;
    ram_reg_53 : in STD_LOGIC;
    ram_reg_54 : in STD_LOGIC;
    ram_reg_55 : in STD_LOGIC;
    ram_reg_56 : in STD_LOGIC;
    ram_reg_57 : in STD_LOGIC;
    DOADO : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \src_load_10_reg_1202_reg[7]_1\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ram_reg_58 : in STD_LOGIC;
    con256_address01 : in STD_LOGIC;
    q0_reg : in STD_LOGIC;
    \xor_ln180_reg_1267_reg[4]_0\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \rk_offset_read_reg_1131_reg[7]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \xor_ln124_reg_1177_reg[7]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \reg_308_reg[7]_1\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \xor_ln124_3_reg_1242_reg[7]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \x_assign_1_reg_1304_reg[3]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \reg_297_reg[7]_1\ : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_ClefiaF1Xor_2;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_ClefiaF1Xor_2 is
  signal \^d\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^q\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \^sr\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal ap_CS_fsm_pp0_stage1 : STD_LOGIC;
  signal \^ap_cs_fsm_reg[1]_0\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_0_[0]\ : STD_LOGIC;
  signal ap_NS_fsm : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal ap_enable_reg_pp0_iter0 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter0_reg : STD_LOGIC;
  signal ap_enable_reg_pp0_iter1_0 : STD_LOGIC;
  signal \ap_enable_reg_pp0_iter1_i_1__1_n_0\ : STD_LOGIC;
  signal \^ap_enable_reg_pp0_iter1_reg_0\ : STD_LOGIC;
  signal \^ap_enable_reg_pp0_iter1_reg_1\ : STD_LOGIC;
  signal ap_enable_reg_pp0_iter2 : STD_LOGIC;
  signal \ap_enable_reg_pp0_iter2_i_1__0_n_0\ : STD_LOGIC;
  signal ap_port_reg_dst_offset : STD_LOGIC_VECTOR ( 4 to 4 );
  signal \ap_port_reg_dst_offset[4]_i_1__0_n_0\ : STD_LOGIC;
  signal ce0111_out : STD_LOGIC;
  signal ce012_out : STD_LOGIC;
  signal clefia_s0_address01 : STD_LOGIC;
  signal dst_offset_read_reg_1161 : STD_LOGIC_VECTOR ( 4 to 4 );
  signal dst_offset_read_reg_1161_pp0_iter1_reg : STD_LOGIC_VECTOR ( 4 to 4 );
  signal or_ln134_4_fu_955_p3 : STD_LOGIC_VECTOR ( 7 downto 2 );
  signal or_ln134_4_reg_1335 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal or_ln134_7_fu_961_p3 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal or_ln134_7_reg_1340 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal or_ln134_9_fu_967_p3 : STD_LOGIC_VECTOR ( 5 downto 2 );
  signal or_ln134_9_reg_1345 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal or_ln_fu_949_p3 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal or_ln_reg_1330 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal ram_reg_i_102_n_0 : STD_LOGIC;
  signal ram_reg_i_104_n_0 : STD_LOGIC;
  signal ram_reg_i_105_n_0 : STD_LOGIC;
  signal ram_reg_i_108_n_0 : STD_LOGIC;
  signal ram_reg_i_109_n_0 : STD_LOGIC;
  signal ram_reg_i_112_n_0 : STD_LOGIC;
  signal ram_reg_i_113_n_0 : STD_LOGIC;
  signal ram_reg_i_116_n_0 : STD_LOGIC;
  signal ram_reg_i_117_n_0 : STD_LOGIC;
  signal ram_reg_i_120_n_0 : STD_LOGIC;
  signal ram_reg_i_121_n_0 : STD_LOGIC;
  signal ram_reg_i_124_n_0 : STD_LOGIC;
  signal ram_reg_i_125_n_0 : STD_LOGIC;
  signal ram_reg_i_128_n_0 : STD_LOGIC;
  signal ram_reg_i_129_n_0 : STD_LOGIC;
  signal ram_reg_i_132_n_0 : STD_LOGIC;
  signal ram_reg_i_133_n_0 : STD_LOGIC;
  signal ram_reg_i_136_n_0 : STD_LOGIC;
  signal ram_reg_i_137_n_0 : STD_LOGIC;
  signal ram_reg_i_140_n_0 : STD_LOGIC;
  signal ram_reg_i_141_n_0 : STD_LOGIC;
  signal ram_reg_i_144_n_0 : STD_LOGIC;
  signal ram_reg_i_145_n_0 : STD_LOGIC;
  signal ram_reg_i_148_n_0 : STD_LOGIC;
  signal ram_reg_i_149_n_0 : STD_LOGIC;
  signal ram_reg_i_152_n_0 : STD_LOGIC;
  signal ram_reg_i_153_n_0 : STD_LOGIC;
  signal ram_reg_i_156_n_0 : STD_LOGIC;
  signal ram_reg_i_157_n_0 : STD_LOGIC;
  signal ram_reg_i_160_n_0 : STD_LOGIC;
  signal ram_reg_i_161_n_0 : STD_LOGIC;
  signal ram_reg_i_164_n_0 : STD_LOGIC;
  signal ram_reg_i_165_n_0 : STD_LOGIC;
  signal \ram_reg_i_22__0_n_0\ : STD_LOGIC;
  signal ram_reg_i_27_n_0 : STD_LOGIC;
  signal ram_reg_i_32_n_0 : STD_LOGIC;
  signal ram_reg_i_36_n_0 : STD_LOGIC;
  signal \ram_reg_i_43__0_n_0\ : STD_LOGIC;
  signal \ram_reg_i_48__0_n_0\ : STD_LOGIC;
  signal ram_reg_i_48_n_0 : STD_LOGIC;
  signal ram_reg_i_50_n_0 : STD_LOGIC;
  signal ram_reg_i_53_n_0 : STD_LOGIC;
  signal \ram_reg_i_55__0_n_0\ : STD_LOGIC;
  signal ram_reg_i_57_n_0 : STD_LOGIC;
  signal \ram_reg_i_58__0_n_0\ : STD_LOGIC;
  signal ram_reg_i_59_n_0 : STD_LOGIC;
  signal ram_reg_i_61_n_0 : STD_LOGIC;
  signal ram_reg_i_63_n_0 : STD_LOGIC;
  signal ram_reg_i_65_n_0 : STD_LOGIC;
  signal \ram_reg_i_67__0_n_0\ : STD_LOGIC;
  signal ram_reg_i_69_n_0 : STD_LOGIC;
  signal ram_reg_i_71_n_0 : STD_LOGIC;
  signal ram_reg_i_73_n_0 : STD_LOGIC;
  signal ram_reg_i_75_n_0 : STD_LOGIC;
  signal ram_reg_i_77_n_0 : STD_LOGIC;
  signal ram_reg_i_79_n_0 : STD_LOGIC;
  signal ram_reg_i_81_n_0 : STD_LOGIC;
  signal ram_reg_i_83_n_0 : STD_LOGIC;
  signal ram_reg_i_85_n_0 : STD_LOGIC;
  signal ram_reg_i_87_n_0 : STD_LOGIC;
  signal ram_reg_i_89_n_0 : STD_LOGIC;
  signal ram_reg_i_90_n_0 : STD_LOGIC;
  signal reg_297 : STD_LOGIC;
  signal reg_308 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal reg_3080 : STD_LOGIC;
  signal reg_3081 : STD_LOGIC;
  signal rk_offset_cast_reg_1171 : STD_LOGIC_VECTOR ( 7 downto 3 );
  signal rk_offset_read_reg_1131 : STD_LOGIC_VECTOR ( 7 downto 4 );
  signal src_offset_read_reg_1136 : STD_LOGIC_VECTOR ( 4 to 4 );
  signal src_offset_read_reg_1136_pp0_iter1_reg : STD_LOGIC_VECTOR ( 4 to 4 );
  signal \trunc_ln134_20_reg_1232[1]_i_1_n_0\ : STD_LOGIC;
  signal \trunc_ln134_20_reg_1232[2]_i_1_n_0\ : STD_LOGIC;
  signal \trunc_ln134_20_reg_1232[3]_i_1_n_0\ : STD_LOGIC;
  signal x_assign_1_reg_1304 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal x_assign_5_fu_769_p3 : STD_LOGIC_VECTOR ( 4 to 4 );
  signal x_assign_9_fu_727_p3 : STD_LOGIC_VECTOR ( 4 downto 2 );
  signal x_assign_9_reg_1283 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal xor_ln124_3_reg_1242 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal xor_ln124_reg_1177 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal xor_ln180_fu_684_p2 : STD_LOGIC_VECTOR ( 7 downto 5 );
  signal xor_ln180_reg_1267 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal z_4_reg_1247 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal z_5_reg_1273 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal z_6_reg_1299 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal z_6_reg_12990 : STD_LOGIC;
  signal z_reg_1217 : STD_LOGIC_VECTOR ( 7 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \ap_CS_fsm[0]_i_1__2\ : label is "soft_lutpair635";
  attribute SOFT_HLUTNM of \ap_CS_fsm[1]_i_1__3\ : label is "soft_lutpair634";
  attribute FSM_ENCODING : string;
  attribute FSM_ENCODING of \ap_CS_fsm_reg[0]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[1]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[2]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[3]\ : label is "none";
  attribute SOFT_HLUTNM of \ap_enable_reg_pp0_iter0_reg_i_1__0\ : label is "soft_lutpair630";
  attribute SOFT_HLUTNM of \ap_enable_reg_pp0_iter1_i_1__1\ : label is "soft_lutpair630";
  attribute SOFT_HLUTNM of \ap_enable_reg_pp0_iter2_i_1__0\ : label is "soft_lutpair631";
  attribute SOFT_HLUTNM of \ram_reg_i_22__0\ : label is "soft_lutpair634";
  attribute SOFT_HLUTNM of \ram_reg_i_23__0\ : label is "soft_lutpair629";
  attribute SOFT_HLUTNM of \ram_reg_i_58__0\ : label is "soft_lutpair633";
  attribute SOFT_HLUTNM of ram_reg_i_67 : label is "soft_lutpair629";
  attribute SOFT_HLUTNM of ram_reg_i_87 : label is "soft_lutpair635";
  attribute SOFT_HLUTNM of ram_reg_i_89 : label is "soft_lutpair633";
  attribute SOFT_HLUTNM of ram_reg_i_90 : label is "soft_lutpair631";
  attribute SOFT_HLUTNM of select_ln131_21_fu_749_p3 : label is "soft_lutpair636";
  attribute SOFT_HLUTNM of \trunc_ln134_20_reg_1232[1]_i_1\ : label is "soft_lutpair632";
  attribute SOFT_HLUTNM of \trunc_ln134_20_reg_1232[3]_i_1\ : label is "soft_lutpair632";
  attribute SOFT_HLUTNM of \trunc_ln134_20_reg_1232[5]_i_1\ : label is "soft_lutpair637";
  attribute SOFT_HLUTNM of \x_assign_9_reg_1283[2]_i_1\ : label is "soft_lutpair637";
  attribute SOFT_HLUTNM of \x_assign_9_reg_1283[3]_i_1\ : label is "soft_lutpair636";
begin
  D(0) <= \^d\(0);
  Q(1 downto 0) <= \^q\(1 downto 0);
  SR(0) <= \^sr\(0);
  \ap_CS_fsm_reg[1]_0\ <= \^ap_cs_fsm_reg[1]_0\;
  ap_enable_reg_pp0_iter1_reg_0 <= \^ap_enable_reg_pp0_iter1_reg_0\;
  ap_enable_reg_pp0_iter1_reg_1 <= \^ap_enable_reg_pp0_iter1_reg_1\;
\ap_CS_fsm[0]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ABAA"
    )
        port map (
      I0 => \^q\(1),
      I1 => grp_ClefiaF1Xor_2_fu_743_ap_start_reg,
      I2 => ap_enable_reg_pp0_iter1_0,
      I3 => \ap_CS_fsm_reg_n_0_[0]\,
      O => ap_NS_fsm(0)
    );
\ap_CS_fsm[1]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E0"
    )
        port map (
      I0 => grp_ClefiaF1Xor_2_fu_743_ap_start_reg,
      I1 => ap_enable_reg_pp0_iter1_0,
      I2 => \ap_CS_fsm_reg_n_0_[0]\,
      O => ap_NS_fsm(1)
    );
\ap_CS_fsm_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(0),
      Q => \ap_CS_fsm_reg_n_0_[0]\,
      S => \^sr\(0)
    );
\ap_CS_fsm_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(1),
      Q => ap_CS_fsm_pp0_stage1,
      R => \^sr\(0)
    );
\ap_CS_fsm_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_CS_fsm_pp0_stage1,
      Q => \^q\(0),
      R => \^sr\(0)
    );
\ap_CS_fsm_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^q\(0),
      Q => \^q\(1),
      R => \^sr\(0)
    );
\ap_enable_reg_pp0_iter0_reg_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => grp_ClefiaF1Xor_2_fu_743_ap_start_reg,
      I1 => ap_enable_reg_pp0_iter0_reg,
      I2 => \ap_CS_fsm_reg_n_0_[0]\,
      O => ap_enable_reg_pp0_iter0
    );
ap_enable_reg_pp0_iter0_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_enable_reg_pp0_iter0,
      Q => ap_enable_reg_pp0_iter0_reg,
      R => \^sr\(0)
    );
\ap_enable_reg_pp0_iter1_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ACFFAC00"
    )
        port map (
      I0 => grp_ClefiaF1Xor_2_fu_743_ap_start_reg,
      I1 => ap_enable_reg_pp0_iter0_reg,
      I2 => \ap_CS_fsm_reg_n_0_[0]\,
      I3 => \^q\(1),
      I4 => ap_enable_reg_pp0_iter1_0,
      O => \ap_enable_reg_pp0_iter1_i_1__1_n_0\
    );
ap_enable_reg_pp0_iter1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_enable_reg_pp0_iter1_i_1__1_n_0\,
      Q => ap_enable_reg_pp0_iter1_0,
      R => \^sr\(0)
    );
\ap_enable_reg_pp0_iter2_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"45C00000"
    )
        port map (
      I0 => \ap_CS_fsm_reg_n_0_[0]\,
      I1 => ap_enable_reg_pp0_iter1_0,
      I2 => \^q\(1),
      I3 => ap_enable_reg_pp0_iter2,
      I4 => ap_rst_n,
      O => \ap_enable_reg_pp0_iter2_i_1__0_n_0\
    );
ap_enable_reg_pp0_iter2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_enable_reg_pp0_iter2_i_1__0_n_0\,
      Q => ap_enable_reg_pp0_iter2,
      R => '0'
    );
\ap_port_reg_dst_offset[4]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => ram_reg(2),
      I1 => \ap_CS_fsm_reg_n_0_[0]\,
      I2 => grp_ClefiaF1Xor_2_fu_743_ap_start_reg,
      I3 => ap_port_reg_dst_offset(4),
      O => \ap_port_reg_dst_offset[4]_i_1__0_n_0\
    );
\ap_port_reg_dst_offset_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \ap_port_reg_dst_offset[4]_i_1__0_n_0\,
      Q => ap_port_reg_dst_offset(4),
      R => '0'
    );
\dst_offset_read_reg_1161_pp0_iter1_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage1,
      D => dst_offset_read_reg_1161(4),
      Q => dst_offset_read_reg_1161_pp0_iter1_reg(4),
      R => '0'
    );
\dst_offset_read_reg_1161_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage1,
      D => ap_port_reg_dst_offset(4),
      Q => dst_offset_read_reg_1161(4),
      R => '0'
    );
grp_ClefiaF1Xor_2_fu_743_ap_start_reg_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"77753330"
    )
        port map (
      I0 => reg_3081,
      I1 => grp_ClefiaF1Xor_2_fu_743_ap_start_reg_reg,
      I2 => ram_reg(1),
      I3 => ram_reg(0),
      I4 => grp_ClefiaF1Xor_2_fu_743_ap_start_reg,
      O => \ap_CS_fsm_reg[27]\
    );
int_interrupt_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => ap_rst_n,
      O => \^sr\(0)
    );
\or_ln134_4_reg_1335_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => x_assign_1_reg_1304(6),
      Q => or_ln134_4_reg_1335(0),
      R => '0'
    );
\or_ln134_4_reg_1335_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => x_assign_1_reg_1304(7),
      Q => or_ln134_4_reg_1335(1),
      R => '0'
    );
\or_ln134_4_reg_1335_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => or_ln134_4_fu_955_p3(2),
      Q => or_ln134_4_reg_1335(2),
      R => '0'
    );
\or_ln134_4_reg_1335_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => or_ln134_4_fu_955_p3(3),
      Q => or_ln134_4_reg_1335(3),
      R => '0'
    );
\or_ln134_4_reg_1335_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => or_ln134_4_fu_955_p3(4),
      Q => or_ln134_4_reg_1335(4),
      R => '0'
    );
\or_ln134_4_reg_1335_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => or_ln134_4_fu_955_p3(5),
      Q => or_ln134_4_reg_1335(5),
      R => '0'
    );
\or_ln134_4_reg_1335_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => or_ln134_4_fu_955_p3(6),
      Q => or_ln134_4_reg_1335(6),
      R => '0'
    );
\or_ln134_4_reg_1335_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => or_ln134_4_fu_955_p3(7),
      Q => or_ln134_4_reg_1335(7),
      R => '0'
    );
\or_ln134_7_reg_1340_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => or_ln134_7_fu_961_p3(0),
      Q => or_ln134_7_reg_1340(0),
      R => '0'
    );
\or_ln134_7_reg_1340_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => or_ln134_7_fu_961_p3(1),
      Q => or_ln134_7_reg_1340(1),
      R => '0'
    );
\or_ln134_7_reg_1340_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => or_ln134_7_fu_961_p3(2),
      Q => or_ln134_7_reg_1340(2),
      R => '0'
    );
\or_ln134_7_reg_1340_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => or_ln134_7_fu_961_p3(3),
      Q => or_ln134_7_reg_1340(3),
      R => '0'
    );
\or_ln134_7_reg_1340_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => or_ln134_7_fu_961_p3(4),
      Q => or_ln134_7_reg_1340(4),
      R => '0'
    );
\or_ln134_7_reg_1340_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => or_ln134_7_fu_961_p3(5),
      Q => or_ln134_7_reg_1340(5),
      R => '0'
    );
\or_ln134_7_reg_1340_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => \^d\(0),
      Q => or_ln134_7_reg_1340(6),
      R => '0'
    );
\or_ln134_7_reg_1340_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => or_ln134_7_fu_961_p3(7),
      Q => or_ln134_7_reg_1340(7),
      R => '0'
    );
\or_ln134_9_reg_1345_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => x_assign_9_reg_1283(6),
      Q => or_ln134_9_reg_1345(0),
      R => '0'
    );
\or_ln134_9_reg_1345_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => x_assign_9_reg_1283(7),
      Q => or_ln134_9_reg_1345(1),
      R => '0'
    );
\or_ln134_9_reg_1345_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => or_ln134_9_fu_967_p3(2),
      Q => or_ln134_9_reg_1345(2),
      R => '0'
    );
\or_ln134_9_reg_1345_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => or_ln134_9_fu_967_p3(3),
      Q => or_ln134_9_reg_1345(3),
      R => '0'
    );
\or_ln134_9_reg_1345_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => or_ln134_9_fu_967_p3(4),
      Q => or_ln134_9_reg_1345(4),
      R => '0'
    );
\or_ln134_9_reg_1345_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => or_ln134_9_fu_967_p3(5),
      Q => or_ln134_9_reg_1345(5),
      R => '0'
    );
\or_ln134_9_reg_1345_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => x_assign_9_reg_1283(4),
      Q => or_ln134_9_reg_1345(6),
      R => '0'
    );
\or_ln134_9_reg_1345_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => x_assign_9_reg_1283(5),
      Q => or_ln134_9_reg_1345(7),
      R => '0'
    );
\or_ln_reg_1330_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => or_ln_fu_949_p3(0),
      Q => or_ln_reg_1330(0),
      R => '0'
    );
\or_ln_reg_1330_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => or_ln_fu_949_p3(1),
      Q => or_ln_reg_1330(1),
      R => '0'
    );
\or_ln_reg_1330_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => or_ln_fu_949_p3(2),
      Q => or_ln_reg_1330(2),
      R => '0'
    );
\or_ln_reg_1330_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => or_ln_fu_949_p3(3),
      Q => or_ln_reg_1330(3),
      R => '0'
    );
\or_ln_reg_1330_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => or_ln_fu_949_p3(4),
      Q => or_ln_reg_1330(4),
      R => '0'
    );
\or_ln_reg_1330_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => or_ln_fu_949_p3(5),
      Q => or_ln_reg_1330(5),
      R => '0'
    );
\or_ln_reg_1330_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => or_ln_fu_949_p3(6),
      Q => or_ln_reg_1330(6),
      R => '0'
    );
\or_ln_reg_1330_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => or_ln_fu_949_p3(7),
      Q => or_ln_reg_1330(7),
      R => '0'
    );
q0_reg_i_11: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => reg_308(7),
      I1 => \ap_CS_fsm_reg_n_0_[0]\,
      I2 => ap_enable_reg_pp0_iter1_0,
      I3 => xor_ln124_reg_1177(7),
      O => \reg_308_reg[7]_0\(7)
    );
\q0_reg_i_11__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => xor_ln124_3_reg_1242(7),
      I1 => ap_enable_reg_pp0_iter1_0,
      I2 => ap_CS_fsm_pp0_stage1,
      I3 => reg_308(7),
      O => ADDRBWRADDR(7)
    );
q0_reg_i_12: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => reg_308(6),
      I1 => \ap_CS_fsm_reg_n_0_[0]\,
      I2 => ap_enable_reg_pp0_iter1_0,
      I3 => xor_ln124_reg_1177(6),
      O => \reg_308_reg[7]_0\(6)
    );
\q0_reg_i_12__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => xor_ln124_3_reg_1242(6),
      I1 => ap_enable_reg_pp0_iter1_0,
      I2 => ap_CS_fsm_pp0_stage1,
      I3 => reg_308(6),
      O => ADDRBWRADDR(6)
    );
q0_reg_i_13: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => reg_308(5),
      I1 => \ap_CS_fsm_reg_n_0_[0]\,
      I2 => ap_enable_reg_pp0_iter1_0,
      I3 => xor_ln124_reg_1177(5),
      O => \reg_308_reg[7]_0\(5)
    );
\q0_reg_i_13__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => xor_ln124_3_reg_1242(5),
      I1 => ap_enable_reg_pp0_iter1_0,
      I2 => ap_CS_fsm_pp0_stage1,
      I3 => reg_308(5),
      O => ADDRBWRADDR(5)
    );
q0_reg_i_14: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => reg_308(4),
      I1 => \ap_CS_fsm_reg_n_0_[0]\,
      I2 => ap_enable_reg_pp0_iter1_0,
      I3 => xor_ln124_reg_1177(4),
      O => \reg_308_reg[7]_0\(4)
    );
\q0_reg_i_14__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => xor_ln124_3_reg_1242(4),
      I1 => ap_enable_reg_pp0_iter1_0,
      I2 => ap_CS_fsm_pp0_stage1,
      I3 => reg_308(4),
      O => ADDRBWRADDR(4)
    );
q0_reg_i_15: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => reg_308(3),
      I1 => \ap_CS_fsm_reg_n_0_[0]\,
      I2 => ap_enable_reg_pp0_iter1_0,
      I3 => xor_ln124_reg_1177(3),
      O => \reg_308_reg[7]_0\(3)
    );
\q0_reg_i_15__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => xor_ln124_3_reg_1242(3),
      I1 => ap_enable_reg_pp0_iter1_0,
      I2 => ap_CS_fsm_pp0_stage1,
      I3 => reg_308(3),
      O => ADDRBWRADDR(3)
    );
\q0_reg_i_16__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => reg_308(2),
      I1 => \ap_CS_fsm_reg_n_0_[0]\,
      I2 => ap_enable_reg_pp0_iter1_0,
      I3 => xor_ln124_reg_1177(2),
      O => \reg_308_reg[7]_0\(2)
    );
\q0_reg_i_16__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => xor_ln124_3_reg_1242(2),
      I1 => ap_enable_reg_pp0_iter1_0,
      I2 => ap_CS_fsm_pp0_stage1,
      I3 => reg_308(2),
      O => ADDRBWRADDR(2)
    );
q0_reg_i_17: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFEFF0000FE0000"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => ap_CS_fsm_pp0_stage1,
      I3 => \ap_CS_fsm_reg_n_0_[0]\,
      I4 => ap_enable_reg_pp0_iter0_reg,
      I5 => grp_ClefiaF1Xor_2_fu_743_ap_start_reg,
      O => \ap_CS_fsm_reg[3]_2\
    );
\q0_reg_i_17__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => reg_308(1),
      I1 => \ap_CS_fsm_reg_n_0_[0]\,
      I2 => ap_enable_reg_pp0_iter1_0,
      I3 => xor_ln124_reg_1177(1),
      O => \reg_308_reg[7]_0\(1)
    );
\q0_reg_i_17__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => xor_ln124_3_reg_1242(1),
      I1 => ap_enable_reg_pp0_iter1_0,
      I2 => ap_CS_fsm_pp0_stage1,
      I3 => reg_308(1),
      O => ADDRBWRADDR(1)
    );
q0_reg_i_18: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => reg_308(0),
      I1 => \ap_CS_fsm_reg_n_0_[0]\,
      I2 => ap_enable_reg_pp0_iter1_0,
      I3 => xor_ln124_reg_1177(0),
      O => \reg_308_reg[7]_0\(0)
    );
\q0_reg_i_18__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => xor_ln124_3_reg_1242(0),
      I1 => ap_enable_reg_pp0_iter1_0,
      I2 => ap_CS_fsm_pp0_stage1,
      I3 => reg_308(0),
      O => ADDRBWRADDR(0)
    );
q0_reg_i_19: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CDC8CDCDCDC8C8C8"
    )
        port map (
      I0 => \^q\(1),
      I1 => rk_offset_cast_reg_1171(7),
      I2 => \^q\(0),
      I3 => rk_offset_read_reg_1131(7),
      I4 => ap_CS_fsm_pp0_stage1,
      I5 => \rk_offset_read_reg_1131_reg[7]_0\(3),
      O => \ap_CS_fsm_reg[3]_5\
    );
q0_reg_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFAC00AC00AC00"
    )
        port map (
      I0 => grp_ClefiaF1Xor_2_fu_743_ap_start_reg,
      I1 => ap_enable_reg_pp0_iter0_reg,
      I2 => \ap_CS_fsm_reg_n_0_[0]\,
      I3 => \^q\(1),
      I4 => ap_CS_fsm_pp0_stage1,
      I5 => ap_enable_reg_pp0_iter1_0,
      O => clefia_s0_ce0
    );
q0_reg_i_21: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CDC8CDCDCDC8C8C8"
    )
        port map (
      I0 => \^q\(1),
      I1 => rk_offset_cast_reg_1171(6),
      I2 => \^q\(0),
      I3 => rk_offset_read_reg_1131(6),
      I4 => ap_CS_fsm_pp0_stage1,
      I5 => \rk_offset_read_reg_1131_reg[7]_0\(2),
      O => \ap_CS_fsm_reg[3]_6\
    );
q0_reg_i_23: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CDC8CDCDCDC8C8C8"
    )
        port map (
      I0 => \^q\(1),
      I1 => rk_offset_cast_reg_1171(5),
      I2 => \^q\(0),
      I3 => rk_offset_read_reg_1131(5),
      I4 => ap_CS_fsm_pp0_stage1,
      I5 => \rk_offset_read_reg_1131_reg[7]_0\(1),
      O => \ap_CS_fsm_reg[3]_7\
    );
q0_reg_i_25: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CDC8CDCDCDC8C8C8"
    )
        port map (
      I0 => \^q\(1),
      I1 => rk_offset_cast_reg_1171(4),
      I2 => \^q\(0),
      I3 => rk_offset_read_reg_1131(4),
      I4 => ap_CS_fsm_pp0_stage1,
      I5 => \rk_offset_read_reg_1131_reg[7]_0\(0),
      O => \ap_CS_fsm_reg[3]_8\
    );
q0_reg_i_27: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CDC8CDCDCDC8C8C8"
    )
        port map (
      I0 => \^q\(1),
      I1 => rk_offset_cast_reg_1171(3),
      I2 => \^q\(0),
      I3 => src_offset_read_reg_1136(4),
      I4 => ap_CS_fsm_pp0_stage1,
      I5 => ram_reg(2),
      O => \ap_CS_fsm_reg[3]_9\
    );
\q0_reg_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEF0AA00"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter1_0,
      I1 => grp_ClefiaF1Xor_2_fu_743_ap_start_reg,
      I2 => ap_enable_reg_pp0_iter0_reg,
      I3 => \ap_CS_fsm_reg_n_0_[0]\,
      I4 => \^q\(0),
      O => clefia_s1_ce0
    );
\q0_reg_i_9__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BAFFBA00"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => ap_CS_fsm_pp0_stage1,
      I3 => con256_address01,
      I4 => q0_reg,
      O => \ap_CS_fsm_reg[3]_4\(0)
    );
ram_reg_i_102: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEEAAEAA222AA2AA"
    )
        port map (
      I0 => ap_port_reg_dst_offset(4),
      I1 => \^q\(0),
      I2 => \ap_CS_fsm_reg_n_0_[0]\,
      I3 => ap_enable_reg_pp0_iter0_reg,
      I4 => grp_ClefiaF1Xor_2_fu_743_ap_start_reg,
      I5 => dst_offset_read_reg_1161(4),
      O => ram_reg_i_102_n_0
    );
ram_reg_i_104: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => or_ln134_4_fu_955_p3(7),
      I1 => x_assign_1_reg_1304(7),
      I2 => z_reg_1217(7),
      I3 => or_ln_fu_949_p3(7),
      I4 => x_assign_9_reg_1283(7),
      I5 => DOADO(7),
      O => ram_reg_i_104_n_0
    );
ram_reg_i_105: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => DOADO(7),
      I1 => or_ln_reg_1330(7),
      I2 => or_ln134_4_reg_1335(7),
      I3 => xor_ln180_reg_1267(7),
      I4 => z_5_reg_1273(7),
      O => ram_reg_i_105_n_0
    );
ram_reg_i_108: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => or_ln134_4_fu_955_p3(6),
      I1 => x_assign_1_reg_1304(6),
      I2 => z_reg_1217(6),
      I3 => or_ln_fu_949_p3(6),
      I4 => x_assign_9_reg_1283(6),
      I5 => DOADO(6),
      O => ram_reg_i_108_n_0
    );
ram_reg_i_109: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => DOADO(6),
      I1 => or_ln_reg_1330(6),
      I2 => or_ln134_4_reg_1335(6),
      I3 => xor_ln180_reg_1267(6),
      I4 => z_5_reg_1273(6),
      O => ram_reg_i_109_n_0
    );
ram_reg_i_112: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => or_ln134_4_fu_955_p3(7),
      I1 => z_reg_1217(5),
      I2 => or_ln_fu_949_p3(5),
      I3 => or_ln134_4_fu_955_p3(5),
      I4 => x_assign_9_reg_1283(5),
      I5 => DOADO(5),
      O => ram_reg_i_112_n_0
    );
ram_reg_i_113: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => DOADO(5),
      I1 => or_ln_reg_1330(5),
      I2 => or_ln134_4_reg_1335(5),
      I3 => xor_ln180_reg_1267(5),
      I4 => z_5_reg_1273(5),
      O => ram_reg_i_113_n_0
    );
ram_reg_i_116: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => or_ln134_4_fu_955_p3(6),
      I1 => z_reg_1217(4),
      I2 => or_ln_fu_949_p3(4),
      I3 => or_ln134_4_fu_955_p3(4),
      I4 => x_assign_9_reg_1283(4),
      I5 => DOADO(4),
      O => ram_reg_i_116_n_0
    );
ram_reg_i_117: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => DOADO(4),
      I1 => or_ln_reg_1330(4),
      I2 => or_ln134_4_reg_1335(4),
      I3 => xor_ln180_reg_1267(4),
      I4 => z_5_reg_1273(4),
      O => ram_reg_i_117_n_0
    );
ram_reg_i_12: unisim.vcomponents.MUXF7
     port map (
      I0 => ram_reg_i_53_n_0,
      I1 => ram_reg_41,
      O => DIADI(7),
      S => ram_reg_9
    );
ram_reg_i_120: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => x_assign_1_reg_1304(3),
      I1 => z_reg_1217(3),
      I2 => or_ln_fu_949_p3(3),
      I3 => or_ln134_4_fu_955_p3(3),
      I4 => x_assign_9_reg_1283(3),
      I5 => DOADO(3),
      O => ram_reg_i_120_n_0
    );
ram_reg_i_121: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => DOADO(3),
      I1 => or_ln_reg_1330(3),
      I2 => or_ln134_4_reg_1335(3),
      I3 => xor_ln180_reg_1267(3),
      I4 => z_5_reg_1273(3),
      O => ram_reg_i_121_n_0
    );
ram_reg_i_124: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => x_assign_1_reg_1304(2),
      I1 => z_reg_1217(2),
      I2 => or_ln_fu_949_p3(2),
      I3 => or_ln134_4_fu_955_p3(2),
      I4 => x_assign_9_reg_1283(2),
      I5 => DOADO(2),
      O => ram_reg_i_124_n_0
    );
ram_reg_i_125: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => DOADO(2),
      I1 => or_ln_reg_1330(2),
      I2 => or_ln134_4_reg_1335(2),
      I3 => xor_ln180_reg_1267(2),
      I4 => z_5_reg_1273(2),
      O => ram_reg_i_125_n_0
    );
ram_reg_i_128: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => x_assign_1_reg_1304(1),
      I1 => x_assign_1_reg_1304(7),
      I2 => z_reg_1217(1),
      I3 => or_ln_fu_949_p3(1),
      I4 => x_assign_9_reg_1283(1),
      I5 => DOADO(1),
      O => ram_reg_i_128_n_0
    );
ram_reg_i_129: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => DOADO(1),
      I1 => or_ln_reg_1330(1),
      I2 => or_ln134_4_reg_1335(1),
      I3 => xor_ln180_reg_1267(1),
      I4 => z_5_reg_1273(1),
      O => ram_reg_i_129_n_0
    );
ram_reg_i_13: unisim.vcomponents.MUXF7
     port map (
      I0 => \ram_reg_i_55__0_n_0\,
      I1 => ram_reg_42,
      O => DIADI(6),
      S => ram_reg_9
    );
ram_reg_i_132: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => x_assign_9_reg_1283(0),
      I1 => x_assign_1_reg_1304(0),
      I2 => x_assign_1_reg_1304(6),
      I3 => z_reg_1217(0),
      I4 => or_ln_fu_949_p3(0),
      O => ram_reg_i_132_n_0
    );
ram_reg_i_133: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996000000000000"
    )
        port map (
      I0 => or_ln_reg_1330(0),
      I1 => or_ln134_4_reg_1335(0),
      I2 => xor_ln180_reg_1267(0),
      I3 => z_5_reg_1273(0),
      I4 => ap_enable_reg_pp0_iter2,
      I5 => \ap_CS_fsm_reg_n_0_[0]\,
      O => ram_reg_i_133_n_0
    );
ram_reg_i_136: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => x_assign_9_reg_1283(7),
      I1 => x_assign_9_reg_1283(5),
      I2 => x_assign_1_reg_1304(7),
      I3 => z_4_reg_1247(7),
      I4 => or_ln134_7_fu_961_p3(7),
      I5 => \src_load_10_reg_1202_reg[7]_1\(7),
      O => ram_reg_i_136_n_0
    );
ram_reg_i_137: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => \src_load_10_reg_1202_reg[7]_1\(7),
      I1 => or_ln134_9_reg_1345(7),
      I2 => or_ln134_7_reg_1340(7),
      I3 => xor_ln180_reg_1267(7),
      I4 => z_6_reg_1299(7),
      O => ram_reg_i_137_n_0
    );
ram_reg_i_14: unisim.vcomponents.MUXF7
     port map (
      I0 => ram_reg_i_57_n_0,
      I1 => ram_reg_43,
      O => DIADI(5),
      S => ram_reg_9
    );
ram_reg_i_140: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => x_assign_9_reg_1283(6),
      I1 => x_assign_9_reg_1283(4),
      I2 => x_assign_1_reg_1304(6),
      I3 => z_4_reg_1247(6),
      I4 => \^d\(0),
      I5 => \src_load_10_reg_1202_reg[7]_1\(6),
      O => ram_reg_i_140_n_0
    );
ram_reg_i_141: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => \src_load_10_reg_1202_reg[7]_1\(6),
      I1 => or_ln134_9_reg_1345(6),
      I2 => or_ln134_7_reg_1340(6),
      I3 => xor_ln180_reg_1267(6),
      I4 => z_6_reg_1299(6),
      O => ram_reg_i_141_n_0
    );
ram_reg_i_144: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => or_ln134_4_fu_955_p3(7),
      I1 => z_4_reg_1247(5),
      I2 => x_assign_9_reg_1283(5),
      I3 => or_ln134_9_fu_967_p3(5),
      I4 => or_ln134_7_fu_961_p3(5),
      I5 => \src_load_10_reg_1202_reg[7]_1\(5),
      O => ram_reg_i_144_n_0
    );
ram_reg_i_145: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => \src_load_10_reg_1202_reg[7]_1\(5),
      I1 => or_ln134_9_reg_1345(5),
      I2 => or_ln134_7_reg_1340(5),
      I3 => xor_ln180_reg_1267(5),
      I4 => z_6_reg_1299(5),
      O => ram_reg_i_145_n_0
    );
ram_reg_i_148: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => or_ln134_4_fu_955_p3(6),
      I1 => z_4_reg_1247(4),
      I2 => x_assign_9_reg_1283(4),
      I3 => or_ln134_9_fu_967_p3(4),
      I4 => or_ln134_7_fu_961_p3(4),
      I5 => \src_load_10_reg_1202_reg[7]_1\(4),
      O => ram_reg_i_148_n_0
    );
ram_reg_i_149: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => \src_load_10_reg_1202_reg[7]_1\(4),
      I1 => or_ln134_9_reg_1345(4),
      I2 => or_ln134_7_reg_1340(4),
      I3 => xor_ln180_reg_1267(4),
      I4 => z_6_reg_1299(4),
      O => ram_reg_i_149_n_0
    );
ram_reg_i_15: unisim.vcomponents.MUXF7
     port map (
      I0 => ram_reg_i_59_n_0,
      I1 => ram_reg_44,
      O => DIADI(4),
      S => ram_reg_9
    );
ram_reg_i_152: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => x_assign_1_reg_1304(3),
      I1 => z_4_reg_1247(3),
      I2 => x_assign_9_reg_1283(3),
      I3 => or_ln134_9_fu_967_p3(3),
      I4 => or_ln134_7_fu_961_p3(3),
      I5 => \src_load_10_reg_1202_reg[7]_1\(3),
      O => ram_reg_i_152_n_0
    );
ram_reg_i_153: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => \src_load_10_reg_1202_reg[7]_1\(3),
      I1 => or_ln134_9_reg_1345(3),
      I2 => or_ln134_7_reg_1340(3),
      I3 => xor_ln180_reg_1267(3),
      I4 => z_6_reg_1299(3),
      O => ram_reg_i_153_n_0
    );
ram_reg_i_156: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => x_assign_1_reg_1304(2),
      I1 => z_4_reg_1247(2),
      I2 => x_assign_9_reg_1283(2),
      I3 => or_ln134_9_fu_967_p3(2),
      I4 => or_ln134_7_fu_961_p3(2),
      I5 => \src_load_10_reg_1202_reg[7]_1\(2),
      O => ram_reg_i_156_n_0
    );
ram_reg_i_157: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => \src_load_10_reg_1202_reg[7]_1\(2),
      I1 => or_ln134_9_reg_1345(2),
      I2 => or_ln134_7_reg_1340(2),
      I3 => xor_ln180_reg_1267(2),
      I4 => z_6_reg_1299(2),
      O => ram_reg_i_157_n_0
    );
ram_reg_i_16: unisim.vcomponents.MUXF7
     port map (
      I0 => ram_reg_i_61_n_0,
      I1 => ram_reg_45,
      O => DIADI(3),
      S => ram_reg_9
    );
ram_reg_i_160: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => x_assign_1_reg_1304(1),
      I1 => z_4_reg_1247(1),
      I2 => x_assign_9_reg_1283(1),
      I3 => x_assign_9_reg_1283(7),
      I4 => or_ln134_7_fu_961_p3(1),
      I5 => \src_load_10_reg_1202_reg[7]_1\(1),
      O => ram_reg_i_160_n_0
    );
ram_reg_i_161: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => \src_load_10_reg_1202_reg[7]_1\(1),
      I1 => or_ln134_9_reg_1345(1),
      I2 => or_ln134_7_reg_1340(1),
      I3 => xor_ln180_reg_1267(1),
      I4 => z_6_reg_1299(1),
      O => ram_reg_i_161_n_0
    );
ram_reg_i_164: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => x_assign_1_reg_1304(0),
      I1 => z_4_reg_1247(0),
      I2 => x_assign_9_reg_1283(0),
      I3 => x_assign_9_reg_1283(6),
      I4 => or_ln134_7_fu_961_p3(0),
      I5 => \src_load_10_reg_1202_reg[7]_1\(0),
      O => ram_reg_i_164_n_0
    );
ram_reg_i_165: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => \src_load_10_reg_1202_reg[7]_1\(0),
      I1 => or_ln134_9_reg_1345(0),
      I2 => or_ln134_7_reg_1340(0),
      I3 => xor_ln180_reg_1267(0),
      I4 => z_6_reg_1299(0),
      O => ram_reg_i_165_n_0
    );
ram_reg_i_17: unisim.vcomponents.MUXF7
     port map (
      I0 => ram_reg_i_63_n_0,
      I1 => ram_reg_46,
      O => DIADI(2),
      S => ram_reg_9
    );
ram_reg_i_18: unisim.vcomponents.MUXF7
     port map (
      I0 => ram_reg_i_65_n_0,
      I1 => ram_reg_47,
      O => DIADI(1),
      S => ram_reg_9
    );
ram_reg_i_19: unisim.vcomponents.MUXF7
     port map (
      I0 => \ram_reg_i_67__0_n_0\,
      I1 => ram_reg_48,
      O => DIADI(0),
      S => ram_reg_9
    );
\ram_reg_i_1__10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF0FDD00000000"
    )
        port map (
      I0 => \ram_reg_i_22__0_n_0\,
      I1 => \^ap_enable_reg_pp0_iter1_reg_0\,
      I2 => ram_reg_5,
      I3 => ram_reg_6,
      I4 => ram_reg_7,
      I5 => ram_reg_8(1),
      O => \ap_CS_fsm_reg[3]_0\
    );
ram_reg_i_20: unisim.vcomponents.MUXF7
     port map (
      I0 => ram_reg_i_69_n_0,
      I1 => ram_reg_53,
      O => DIBDI(7),
      S => ram_reg_9
    );
ram_reg_i_21: unisim.vcomponents.MUXF7
     port map (
      I0 => ram_reg_i_71_n_0,
      I1 => ram_reg_38,
      O => DIBDI(6),
      S => ram_reg_9
    );
ram_reg_i_22: unisim.vcomponents.MUXF7
     port map (
      I0 => ram_reg_i_73_n_0,
      I1 => ram_reg_39,
      O => DIBDI(5),
      S => ram_reg_9
    );
\ram_reg_i_22__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"535F"
    )
        port map (
      I0 => grp_ClefiaF1Xor_2_fu_743_ap_start_reg,
      I1 => ap_enable_reg_pp0_iter0_reg,
      I2 => \ap_CS_fsm_reg_n_0_[0]\,
      I3 => ap_CS_fsm_pp0_stage1,
      O => \ram_reg_i_22__0_n_0\
    );
ram_reg_i_23: unisim.vcomponents.MUXF7
     port map (
      I0 => ram_reg_i_75_n_0,
      I1 => ram_reg_52,
      O => DIBDI(4),
      S => ram_reg_9
    );
\ram_reg_i_23__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A8"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter1_0,
      I1 => \^q\(0),
      I2 => \^q\(1),
      O => \^ap_enable_reg_pp0_iter1_reg_0\
    );
\ram_reg_i_24__0\: unisim.vcomponents.MUXF7
     port map (
      I0 => ram_reg_i_77_n_0,
      I1 => ram_reg_51,
      O => DIBDI(3),
      S => ram_reg_9
    );
ram_reg_i_25: unisim.vcomponents.MUXF7
     port map (
      I0 => ram_reg_i_79_n_0,
      I1 => ram_reg_50,
      O => DIBDI(2),
      S => ram_reg_9
    );
ram_reg_i_26: unisim.vcomponents.MUXF7
     port map (
      I0 => ram_reg_i_81_n_0,
      I1 => ram_reg_40,
      O => DIBDI(1),
      S => ram_reg_9
    );
ram_reg_i_27: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0F0FFF022222222"
    )
        port map (
      I0 => \ram_reg_i_22__0_n_0\,
      I1 => \^ap_enable_reg_pp0_iter1_reg_0\,
      I2 => ram_reg_28,
      I3 => ram_reg_29,
      I4 => ram_reg_30,
      I5 => ram_reg_6,
      O => ram_reg_i_27_n_0
    );
\ram_reg_i_27__0\: unisim.vcomponents.MUXF7
     port map (
      I0 => ram_reg_i_83_n_0,
      I1 => ram_reg_49,
      O => DIBDI(0),
      S => ram_reg_9
    );
ram_reg_i_28: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => ram_reg_8(1),
      I1 => ram_reg_i_85_n_0,
      O => WEA(0)
    );
\ram_reg_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F808F8F8"
    )
        port map (
      I0 => ram_reg_8(0),
      I1 => ap_enable_reg_pp0_iter1,
      I2 => ram_reg_8(1),
      I3 => ram_reg_7,
      I4 => ram_reg_i_27_n_0,
      O => fin_ce0
    );
ram_reg_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0F1F0F1F0F1F0F0"
    )
        port map (
      I0 => ram_reg_25,
      I1 => ram_reg_26,
      I2 => ram_reg_21,
      I3 => ram_reg_27,
      I4 => ram_reg_i_32_n_0,
      I5 => ram_reg_23,
      O => \ap_CS_fsm_reg[41]\(0)
    );
ram_reg_i_32: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00FF00E4000000E4"
    )
        port map (
      I0 => \ram_reg_i_58__0_n_0\,
      I1 => ram_reg(2),
      I2 => src_offset_read_reg_1136(4),
      I3 => ram_reg_57,
      I4 => \^ap_enable_reg_pp0_iter1_reg_0\,
      I5 => src_offset_read_reg_1136_pp0_iter1_reg(4),
      O => ram_reg_i_32_n_0
    );
\ram_reg_i_33__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0037373700000000"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage1,
      I1 => ap_enable_reg_pp0_iter0,
      I2 => \^q\(0),
      I3 => \^q\(1),
      I4 => ap_enable_reg_pp0_iter1_0,
      I5 => ram_reg_i_87_n_0,
      O => \^ap_cs_fsm_reg[1]_0\
    );
ram_reg_i_36: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFB800B8"
    )
        port map (
      I0 => ap_port_reg_dst_offset(4),
      I1 => ram_reg_i_89_n_0,
      I2 => dst_offset_read_reg_1161(4),
      I3 => ram_reg_i_90_n_0,
      I4 => dst_offset_read_reg_1161_pp0_iter1_reg(4),
      I5 => ram_reg_15,
      O => ram_reg_i_36_n_0
    );
\ram_reg_i_3__10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5454545455545555"
    )
        port map (
      I0 => ram_reg_0,
      I1 => ram_reg_1,
      I2 => ram_reg_2,
      I3 => ram_reg_i_36_n_0,
      I4 => ram_reg_3,
      I5 => ram_reg_4,
      O => ADDRARDADDR(2)
    );
\ram_reg_i_43__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000000008F"
    )
        port map (
      I0 => \^q\(1),
      I1 => ap_enable_reg_pp0_iter1_0,
      I2 => ram_reg_i_87_n_0,
      I3 => grp_ClefiaF1Xor_2_fu_743_ap_start_reg_reg,
      I4 => ram_reg_58,
      I5 => ram_reg(3),
      O => \ram_reg_i_43__0_n_0\
    );
ram_reg_i_48: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF0055F355"
    )
        port map (
      I0 => \^ap_enable_reg_pp0_iter1_reg_1\,
      I1 => ram_reg(3),
      I2 => grp_ClefiaF1Xor_2_fu_743_ap_start_reg_reg,
      I3 => ram_reg_9,
      I4 => ram_reg_19,
      I5 => ram_reg_20,
      O => ram_reg_i_48_n_0
    );
\ram_reg_i_48__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000DDDDDD0D"
    )
        port map (
      I0 => \^ap_enable_reg_pp0_iter1_reg_0\,
      I1 => ram_reg_34,
      I2 => ram_reg_35,
      I3 => ram_reg_29,
      I4 => ram_reg_36,
      I5 => ram_reg_37,
      O => \ram_reg_i_48__0_n_0\
    );
ram_reg_i_50: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E0EEE0E0E0EEEEEE"
    )
        port map (
      I0 => ram_reg_13,
      I1 => ram_reg_14,
      I2 => ram_reg_15,
      I3 => dst_offset_read_reg_1161_pp0_iter1_reg(4),
      I4 => ram_reg_i_90_n_0,
      I5 => ram_reg_i_102_n_0,
      O => ram_reg_i_50_n_0
    );
ram_reg_i_53: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EA2AFFFFEA2A0000"
    )
        port map (
      I0 => DOADO(7),
      I1 => \^q\(1),
      I2 => ap_enable_reg_pp0_iter1_0,
      I3 => ram_reg_i_104_n_0,
      I4 => ram_reg_i_87_n_0,
      I5 => ram_reg_i_105_n_0,
      O => ram_reg_i_53_n_0
    );
\ram_reg_i_55__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EA2AFFFFEA2A0000"
    )
        port map (
      I0 => DOADO(6),
      I1 => \^q\(1),
      I2 => ap_enable_reg_pp0_iter1_0,
      I3 => ram_reg_i_108_n_0,
      I4 => ram_reg_i_87_n_0,
      I5 => ram_reg_i_109_n_0,
      O => \ram_reg_i_55__0_n_0\
    );
ram_reg_i_57: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EA2AFFFFEA2A0000"
    )
        port map (
      I0 => DOADO(5),
      I1 => \^q\(1),
      I2 => ap_enable_reg_pp0_iter1_0,
      I3 => ram_reg_i_112_n_0,
      I4 => ram_reg_i_87_n_0,
      I5 => ram_reg_i_113_n_0,
      O => ram_reg_i_57_n_0
    );
\ram_reg_i_58__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A820"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage1,
      I1 => \ap_CS_fsm_reg_n_0_[0]\,
      I2 => ap_enable_reg_pp0_iter0_reg,
      I3 => grp_ClefiaF1Xor_2_fu_743_ap_start_reg,
      O => \ram_reg_i_58__0_n_0\
    );
ram_reg_i_59: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EA2AFFFFEA2A0000"
    )
        port map (
      I0 => DOADO(4),
      I1 => \^q\(1),
      I2 => ap_enable_reg_pp0_iter1_0,
      I3 => ram_reg_i_116_n_0,
      I4 => ram_reg_i_87_n_0,
      I5 => ram_reg_i_117_n_0,
      O => ram_reg_i_59_n_0
    );
\ram_reg_i_5__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BABBBABBBABBBABA"
    )
        port map (
      I0 => ram_reg_54,
      I1 => ram_reg_2,
      I2 => ram_reg_55,
      I3 => ram_reg_25,
      I4 => \ram_reg_i_43__0_n_0\,
      I5 => ram_reg_56,
      O => ADDRARDADDR(1)
    );
ram_reg_i_6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAABBABAAAABBAA"
    )
        port map (
      I0 => ram_reg_16,
      I1 => ram_reg_2,
      I2 => ram_reg_17,
      I3 => ram_reg_18,
      I4 => ram_reg_1,
      I5 => ram_reg_i_48_n_0,
      O => ADDRARDADDR(0)
    );
ram_reg_i_61: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EA2AFFFFEA2A0000"
    )
        port map (
      I0 => DOADO(3),
      I1 => \^q\(1),
      I2 => ap_enable_reg_pp0_iter1_0,
      I3 => ram_reg_i_120_n_0,
      I4 => ram_reg_i_87_n_0,
      I5 => ram_reg_i_121_n_0,
      O => ram_reg_i_61_n_0
    );
ram_reg_i_63: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EA2AFFFFEA2A0000"
    )
        port map (
      I0 => DOADO(2),
      I1 => \^q\(1),
      I2 => ap_enable_reg_pp0_iter1_0,
      I3 => ram_reg_i_124_n_0,
      I4 => ram_reg_i_87_n_0,
      I5 => ram_reg_i_125_n_0,
      O => ram_reg_i_63_n_0
    );
ram_reg_i_65: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EA2AFFFFEA2A0000"
    )
        port map (
      I0 => DOADO(1),
      I1 => \^q\(1),
      I2 => ap_enable_reg_pp0_iter1_0,
      I3 => ram_reg_i_128_n_0,
      I4 => ram_reg_i_87_n_0,
      I5 => ram_reg_i_129_n_0,
      O => ram_reg_i_65_n_0
    );
ram_reg_i_67: unisim.vcomponents.LUT5
    generic map(
      INIT => X"40777777"
    )
        port map (
      I0 => \^q\(1),
      I1 => ap_enable_reg_pp0_iter1_0,
      I2 => \^q\(0),
      I3 => ap_CS_fsm_pp0_stage1,
      I4 => ap_enable_reg_pp0_iter0,
      O => \ap_CS_fsm_reg[3]_3\
    );
\ram_reg_i_67__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"555555556AAAAAAA"
    )
        port map (
      I0 => DOADO(0),
      I1 => \^q\(1),
      I2 => ap_enable_reg_pp0_iter1_0,
      I3 => ram_reg_i_87_n_0,
      I4 => ram_reg_i_132_n_0,
      I5 => ram_reg_i_133_n_0,
      O => \ram_reg_i_67__0_n_0\
    );
ram_reg_i_69: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EA2AFFFFEA2A0000"
    )
        port map (
      I0 => \src_load_10_reg_1202_reg[7]_1\(7),
      I1 => \^q\(1),
      I2 => ap_enable_reg_pp0_iter1_0,
      I3 => ram_reg_i_136_n_0,
      I4 => ram_reg_i_87_n_0,
      I5 => ram_reg_i_137_n_0,
      O => ram_reg_i_69_n_0
    );
ram_reg_i_7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8B888B888B888B8B"
    )
        port map (
      I0 => ram_reg_11(0),
      I1 => ram_reg_8(2),
      I2 => ram_reg_0,
      I3 => ram_reg_12,
      I4 => ram_reg_i_50_n_0,
      I5 => ram_reg_4,
      O => \ap_CS_fsm_reg[5]\(0)
    );
ram_reg_i_71: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EA2AFFFFEA2A0000"
    )
        port map (
      I0 => \src_load_10_reg_1202_reg[7]_1\(6),
      I1 => \^q\(1),
      I2 => ap_enable_reg_pp0_iter1_0,
      I3 => ram_reg_i_140_n_0,
      I4 => ram_reg_i_87_n_0,
      I5 => ram_reg_i_141_n_0,
      O => ram_reg_i_71_n_0
    );
ram_reg_i_73: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EA2AFFFFEA2A0000"
    )
        port map (
      I0 => \src_load_10_reg_1202_reg[7]_1\(5),
      I1 => \^q\(1),
      I2 => ap_enable_reg_pp0_iter1_0,
      I3 => ram_reg_i_144_n_0,
      I4 => ram_reg_i_87_n_0,
      I5 => ram_reg_i_145_n_0,
      O => ram_reg_i_73_n_0
    );
ram_reg_i_75: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EA2AFFFFEA2A0000"
    )
        port map (
      I0 => \src_load_10_reg_1202_reg[7]_1\(4),
      I1 => \^q\(1),
      I2 => ap_enable_reg_pp0_iter1_0,
      I3 => ram_reg_i_148_n_0,
      I4 => ram_reg_i_87_n_0,
      I5 => ram_reg_i_149_n_0,
      O => ram_reg_i_75_n_0
    );
ram_reg_i_77: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EA2AFFFFEA2A0000"
    )
        port map (
      I0 => \src_load_10_reg_1202_reg[7]_1\(3),
      I1 => \^q\(1),
      I2 => ap_enable_reg_pp0_iter1_0,
      I3 => ram_reg_i_152_n_0,
      I4 => ram_reg_i_87_n_0,
      I5 => ram_reg_i_153_n_0,
      O => ram_reg_i_77_n_0
    );
ram_reg_i_79: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EA2AFFFFEA2A0000"
    )
        port map (
      I0 => \src_load_10_reg_1202_reg[7]_1\(2),
      I1 => \^q\(1),
      I2 => ap_enable_reg_pp0_iter1_0,
      I3 => ram_reg_i_156_n_0,
      I4 => ram_reg_i_87_n_0,
      I5 => ram_reg_i_157_n_0,
      O => ram_reg_i_79_n_0
    );
\ram_reg_i_7__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBAFFFFBBBA0000"
    )
        port map (
      I0 => ram_reg_21,
      I1 => ram_reg_22,
      I2 => ram_reg_i_32_n_0,
      I3 => ram_reg_23,
      I4 => ram_reg_8(1),
      I5 => ram_reg_24(1),
      O => \ap_CS_fsm_reg[3]_1\(1)
    );
ram_reg_i_81: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EA2AFFFFEA2A0000"
    )
        port map (
      I0 => \src_load_10_reg_1202_reg[7]_1\(1),
      I1 => \^q\(1),
      I2 => ap_enable_reg_pp0_iter1_0,
      I3 => ram_reg_i_160_n_0,
      I4 => ram_reg_i_87_n_0,
      I5 => ram_reg_i_161_n_0,
      O => ram_reg_i_81_n_0
    );
ram_reg_i_83: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EA2AFFFFEA2A0000"
    )
        port map (
      I0 => \src_load_10_reg_1202_reg[7]_1\(0),
      I1 => \^q\(1),
      I2 => ap_enable_reg_pp0_iter1_0,
      I3 => ram_reg_i_164_n_0,
      I4 => ram_reg_i_87_n_0,
      I5 => ram_reg_i_165_n_0,
      O => ram_reg_i_83_n_0
    );
ram_reg_i_85: unisim.vcomponents.MUXF7
     port map (
      I0 => \^ap_cs_fsm_reg[1]_0\,
      I1 => ram_reg_10,
      O => ram_reg_i_85_n_0,
      S => ram_reg_9
    );
ram_reg_i_87: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \ap_CS_fsm_reg_n_0_[0]\,
      I1 => ap_enable_reg_pp0_iter2,
      O => ram_reg_i_87_n_0
    );
ram_reg_i_89: unisim.vcomponents.LUT4
    generic map(
      INIT => X"57DF"
    )
        port map (
      I0 => \^q\(0),
      I1 => \ap_CS_fsm_reg_n_0_[0]\,
      I2 => ap_enable_reg_pp0_iter0_reg,
      I3 => grp_ClefiaF1Xor_2_fu_743_ap_start_reg,
      O => ram_reg_i_89_n_0
    );
ram_reg_i_9: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F2FFFF00F20000"
    )
        port map (
      I0 => ram_reg_31,
      I1 => \ram_reg_i_48__0_n_0\,
      I2 => ram_reg_32,
      I3 => ram_reg_33,
      I4 => ram_reg_8(1),
      I5 => ram_reg_24(0),
      O => \ap_CS_fsm_reg[3]_1\(0)
    );
ram_reg_i_90: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter2,
      I1 => \ap_CS_fsm_reg_n_0_[0]\,
      I2 => ap_enable_reg_pp0_iter1_0,
      I3 => \^q\(1),
      O => ram_reg_i_90_n_0
    );
ram_reg_i_97: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C888C888FFFFC888"
    )
        port map (
      I0 => ram_reg_i_89_n_0,
      I1 => ram_reg_i_87_n_0,
      I2 => ap_enable_reg_pp0_iter1_0,
      I3 => \^q\(1),
      I4 => ram_reg(3),
      I5 => grp_ClefiaF1Xor_2_fu_743_ap_start_reg_reg,
      O => \^ap_enable_reg_pp0_iter1_reg_1\
    );
\reg_297[7]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FC30A820"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage1,
      I1 => \ap_CS_fsm_reg_n_0_[0]\,
      I2 => ap_enable_reg_pp0_iter0_reg,
      I3 => grp_ClefiaF1Xor_2_fu_743_ap_start_reg,
      I4 => \^q\(0),
      O => reg_297
    );
\reg_297_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_297,
      D => \reg_297_reg[7]_1\(0),
      Q => \reg_297_reg[7]_0\(0),
      R => '0'
    );
\reg_297_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_297,
      D => \reg_297_reg[7]_1\(1),
      Q => \reg_297_reg[7]_0\(1),
      R => '0'
    );
\reg_297_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_297,
      D => \reg_297_reg[7]_1\(2),
      Q => \reg_297_reg[7]_0\(2),
      R => '0'
    );
\reg_297_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_297,
      D => \reg_297_reg[7]_1\(3),
      Q => \reg_297_reg[7]_0\(3),
      R => '0'
    );
\reg_297_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_297,
      D => \reg_297_reg[7]_1\(4),
      Q => \reg_297_reg[7]_0\(4),
      R => '0'
    );
\reg_297_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_297,
      D => \reg_297_reg[7]_1\(5),
      Q => \reg_297_reg[7]_0\(5),
      R => '0'
    );
\reg_297_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_297,
      D => \reg_297_reg[7]_1\(6),
      Q => \reg_297_reg[7]_0\(6),
      R => '0'
    );
\reg_297_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_297,
      D => \reg_297_reg[7]_1\(7),
      Q => \reg_297_reg[7]_0\(7),
      R => '0'
    );
\reg_308[7]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E4E4E400"
    )
        port map (
      I0 => \ap_CS_fsm_reg_n_0_[0]\,
      I1 => ap_enable_reg_pp0_iter0_reg,
      I2 => grp_ClefiaF1Xor_2_fu_743_ap_start_reg,
      I3 => \^q\(0),
      I4 => \^q\(1),
      O => reg_3080
    );
\reg_308_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_3080,
      D => \reg_308_reg[7]_1\(0),
      Q => reg_308(0),
      R => '0'
    );
\reg_308_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_3080,
      D => \reg_308_reg[7]_1\(1),
      Q => reg_308(1),
      R => '0'
    );
\reg_308_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_3080,
      D => \reg_308_reg[7]_1\(2),
      Q => reg_308(2),
      R => '0'
    );
\reg_308_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_3080,
      D => \reg_308_reg[7]_1\(3),
      Q => reg_308(3),
      R => '0'
    );
\reg_308_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_3080,
      D => \reg_308_reg[7]_1\(4),
      Q => reg_308(4),
      R => '0'
    );
\reg_308_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_3080,
      D => \reg_308_reg[7]_1\(5),
      Q => reg_308(5),
      R => '0'
    );
\reg_308_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_3080,
      D => \reg_308_reg[7]_1\(6),
      Q => reg_308(6),
      R => '0'
    );
\reg_308_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_3080,
      D => \reg_308_reg[7]_1\(7),
      Q => reg_308(7),
      R => '0'
    );
\rk_offset_cast_reg_1171_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage1,
      D => src_offset_read_reg_1136(4),
      Q => rk_offset_cast_reg_1171(3),
      R => '0'
    );
\rk_offset_cast_reg_1171_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage1,
      D => rk_offset_read_reg_1131(4),
      Q => rk_offset_cast_reg_1171(4),
      R => '0'
    );
\rk_offset_cast_reg_1171_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage1,
      D => rk_offset_read_reg_1131(5),
      Q => rk_offset_cast_reg_1171(5),
      R => '0'
    );
\rk_offset_cast_reg_1171_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage1,
      D => rk_offset_read_reg_1131(6),
      Q => rk_offset_cast_reg_1171(6),
      R => '0'
    );
\rk_offset_cast_reg_1171_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage1,
      D => rk_offset_read_reg_1131(7),
      Q => rk_offset_cast_reg_1171(7),
      R => '0'
    );
\rk_offset_read_reg_1131_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_CS_fsm_reg_n_0_[0]\,
      D => \rk_offset_read_reg_1131_reg[7]_0\(0),
      Q => rk_offset_read_reg_1131(4),
      R => '0'
    );
\rk_offset_read_reg_1131_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_CS_fsm_reg_n_0_[0]\,
      D => \rk_offset_read_reg_1131_reg[7]_0\(1),
      Q => rk_offset_read_reg_1131(5),
      R => '0'
    );
\rk_offset_read_reg_1131_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_CS_fsm_reg_n_0_[0]\,
      D => \rk_offset_read_reg_1131_reg[7]_0\(2),
      Q => rk_offset_read_reg_1131(6),
      R => '0'
    );
\rk_offset_read_reg_1131_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_CS_fsm_reg_n_0_[0]\,
      D => \rk_offset_read_reg_1131_reg[7]_0\(3),
      Q => rk_offset_read_reg_1131(7),
      R => '0'
    );
select_ln131_21_fu_749_p3: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \z_reg_1217_reg[7]_0\(6),
      I1 => \z_reg_1217_reg[7]_0\(2),
      I2 => \z_reg_1217_reg[7]_0\(7),
      O => x_assign_5_fu_769_p3(4)
    );
\src_load_10_reg_1202[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AC00"
    )
        port map (
      I0 => grp_ClefiaF1Xor_2_fu_743_ap_start_reg,
      I1 => ap_enable_reg_pp0_iter0_reg,
      I2 => \ap_CS_fsm_reg_n_0_[0]\,
      I3 => \^q\(0),
      O => ce0111_out
    );
\src_load_10_reg_1202_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce0111_out,
      D => \src_load_10_reg_1202_reg[7]_1\(0),
      Q => \src_load_10_reg_1202_reg[7]_0\(0),
      R => '0'
    );
\src_load_10_reg_1202_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce0111_out,
      D => \src_load_10_reg_1202_reg[7]_1\(1),
      Q => \src_load_10_reg_1202_reg[7]_0\(1),
      R => '0'
    );
\src_load_10_reg_1202_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce0111_out,
      D => \src_load_10_reg_1202_reg[7]_1\(2),
      Q => \src_load_10_reg_1202_reg[7]_0\(2),
      R => '0'
    );
\src_load_10_reg_1202_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce0111_out,
      D => \src_load_10_reg_1202_reg[7]_1\(3),
      Q => \src_load_10_reg_1202_reg[7]_0\(3),
      R => '0'
    );
\src_load_10_reg_1202_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce0111_out,
      D => \src_load_10_reg_1202_reg[7]_1\(4),
      Q => \src_load_10_reg_1202_reg[7]_0\(4),
      R => '0'
    );
\src_load_10_reg_1202_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce0111_out,
      D => \src_load_10_reg_1202_reg[7]_1\(5),
      Q => \src_load_10_reg_1202_reg[7]_0\(5),
      R => '0'
    );
\src_load_10_reg_1202_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce0111_out,
      D => \src_load_10_reg_1202_reg[7]_1\(6),
      Q => \src_load_10_reg_1202_reg[7]_0\(6),
      R => '0'
    );
\src_load_10_reg_1202_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce0111_out,
      D => \src_load_10_reg_1202_reg[7]_1\(7),
      Q => \src_load_10_reg_1202_reg[7]_0\(7),
      R => '0'
    );
\src_offset_read_reg_1136_pp0_iter1_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_CS_fsm_reg_n_0_[0]\,
      D => src_offset_read_reg_1136(4),
      Q => src_offset_read_reg_1136_pp0_iter1_reg(4),
      R => '0'
    );
\src_offset_read_reg_1136_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_CS_fsm_reg_n_0_[0]\,
      D => ram_reg(2),
      Q => src_offset_read_reg_1136(4),
      R => '0'
    );
\tmp_35_reg_1262_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_CS_fsm_reg_n_0_[0]\,
      D => DOBDO(5),
      Q => or_ln_fu_949_p3(0),
      R => '0'
    );
\tmp_49_reg_1237_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => \z_reg_1217_reg[7]_0\(5),
      Q => or_ln134_7_fu_961_p3(0),
      R => '0'
    );
\trunc_ln134_13_reg_1257_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_CS_fsm_reg_n_0_[0]\,
      D => DOBDO(6),
      Q => or_ln_fu_949_p3(1),
      R => '0'
    );
\trunc_ln134_13_reg_1257_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_CS_fsm_reg_n_0_[0]\,
      D => \trunc_ln134_13_reg_1257_reg[5]_0\(0),
      Q => or_ln_fu_949_p3(2),
      R => '0'
    );
\trunc_ln134_13_reg_1257_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_CS_fsm_reg_n_0_[0]\,
      D => \trunc_ln134_13_reg_1257_reg[5]_0\(1),
      Q => or_ln_fu_949_p3(3),
      R => '0'
    );
\trunc_ln134_13_reg_1257_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_CS_fsm_reg_n_0_[0]\,
      D => \trunc_ln134_13_reg_1257_reg[5]_0\(2),
      Q => or_ln_fu_949_p3(4),
      R => '0'
    );
\trunc_ln134_13_reg_1257_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_CS_fsm_reg_n_0_[0]\,
      D => \trunc_ln134_13_reg_1257_reg[5]_0\(3),
      Q => or_ln_fu_949_p3(5),
      R => '0'
    );
\trunc_ln134_13_reg_1257_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_CS_fsm_reg_n_0_[0]\,
      D => \trunc_ln134_13_reg_1257_reg[5]_0\(4),
      Q => or_ln_fu_949_p3(6),
      R => '0'
    );
\trunc_ln134_13_reg_1257_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_CS_fsm_reg_n_0_[0]\,
      D => DOBDO(4),
      Q => or_ln_fu_949_p3(7),
      R => '0'
    );
\trunc_ln134_17_reg_1310_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => \trunc_ln134_13_reg_1257_reg[5]_0\(0),
      Q => or_ln134_4_fu_955_p3(2),
      R => '0'
    );
\trunc_ln134_17_reg_1310_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => \trunc_ln134_13_reg_1257_reg[5]_0\(1),
      Q => or_ln134_4_fu_955_p3(3),
      R => '0'
    );
\trunc_ln134_17_reg_1310_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => \trunc_ln134_13_reg_1257_reg[5]_0\(2),
      Q => or_ln134_4_fu_955_p3(4),
      R => '0'
    );
\trunc_ln134_17_reg_1310_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => \trunc_ln134_13_reg_1257_reg[5]_0\(3),
      Q => or_ln134_4_fu_955_p3(5),
      R => '0'
    );
\trunc_ln134_17_reg_1310_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => \trunc_ln134_13_reg_1257_reg[5]_0\(4),
      Q => or_ln134_4_fu_955_p3(6),
      R => '0'
    );
\trunc_ln134_17_reg_1310_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => DOBDO(4),
      Q => or_ln134_4_fu_955_p3(7),
      R => '0'
    );
\trunc_ln134_20_reg_1232[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \z_reg_1217_reg[7]_0\(5),
      I1 => \z_reg_1217_reg[7]_0\(7),
      O => \trunc_ln134_20_reg_1232[1]_i_1_n_0\
    );
\trunc_ln134_20_reg_1232[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \z_reg_1217_reg[7]_0\(5),
      I1 => \z_reg_1217_reg[7]_0\(0),
      I2 => \z_reg_1217_reg[7]_0\(6),
      O => \trunc_ln134_20_reg_1232[2]_i_1_n_0\
    );
\trunc_ln134_20_reg_1232[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \z_reg_1217_reg[7]_0\(5),
      I1 => \z_reg_1217_reg[7]_0\(7),
      I2 => \z_reg_1217_reg[7]_0\(1),
      I3 => \z_reg_1217_reg[7]_0\(6),
      O => \trunc_ln134_20_reg_1232[3]_i_1_n_0\
    );
\trunc_ln134_20_reg_1232[5]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \z_reg_1217_reg[7]_0\(7),
      I1 => \z_reg_1217_reg[7]_0\(3),
      O => x_assign_9_fu_727_p3(4)
    );
\trunc_ln134_20_reg_1232_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => \z_reg_1217_reg[7]_0\(6),
      Q => or_ln134_7_fu_961_p3(1),
      R => '0'
    );
\trunc_ln134_20_reg_1232_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => \trunc_ln134_20_reg_1232[1]_i_1_n_0\,
      Q => or_ln134_7_fu_961_p3(2),
      R => '0'
    );
\trunc_ln134_20_reg_1232_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => \trunc_ln134_20_reg_1232[2]_i_1_n_0\,
      Q => or_ln134_7_fu_961_p3(3),
      R => '0'
    );
\trunc_ln134_20_reg_1232_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => \trunc_ln134_20_reg_1232[3]_i_1_n_0\,
      Q => or_ln134_7_fu_961_p3(4),
      R => '0'
    );
\trunc_ln134_20_reg_1232_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => x_assign_5_fu_769_p3(4),
      Q => or_ln134_7_fu_961_p3(5),
      R => '0'
    );
\trunc_ln134_20_reg_1232_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => x_assign_9_fu_727_p3(4),
      Q => \^d\(0),
      R => '0'
    );
\trunc_ln134_20_reg_1232_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => \z_reg_1217_reg[7]_0\(4),
      Q => or_ln134_7_fu_961_p3(7),
      R => '0'
    );
\trunc_ln134_22_reg_1289_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage1,
      D => \trunc_ln134_20_reg_1232[1]_i_1_n_0\,
      Q => or_ln134_9_fu_967_p3(2),
      R => '0'
    );
\trunc_ln134_22_reg_1289_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage1,
      D => \trunc_ln134_20_reg_1232[2]_i_1_n_0\,
      Q => or_ln134_9_fu_967_p3(3),
      R => '0'
    );
\trunc_ln134_22_reg_1289_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage1,
      D => \trunc_ln134_20_reg_1232[3]_i_1_n_0\,
      Q => or_ln134_9_fu_967_p3(4),
      R => '0'
    );
\trunc_ln134_22_reg_1289_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage1,
      D => x_assign_5_fu_769_p3(4),
      Q => or_ln134_9_fu_967_p3(5),
      R => '0'
    );
\x_assign_1_reg_1304_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => DOBDO(7),
      Q => x_assign_1_reg_1304(0),
      R => '0'
    );
\x_assign_1_reg_1304_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => DOBDO(0),
      Q => x_assign_1_reg_1304(1),
      R => '0'
    );
\x_assign_1_reg_1304_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => \x_assign_1_reg_1304_reg[3]_0\(0),
      Q => x_assign_1_reg_1304(2),
      R => '0'
    );
\x_assign_1_reg_1304_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => \x_assign_1_reg_1304_reg[3]_0\(1),
      Q => x_assign_1_reg_1304(3),
      R => '0'
    );
\x_assign_1_reg_1304_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => DOBDO(5),
      Q => x_assign_1_reg_1304(6),
      R => '0'
    );
\x_assign_1_reg_1304_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => DOBDO(6),
      Q => x_assign_1_reg_1304(7),
      R => '0'
    );
\x_assign_3_reg_1227_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => \z_reg_1217_reg[7]_0\(7),
      Q => \x_assign_3_reg_1227_reg[3]_0\(0),
      R => '0'
    );
\x_assign_3_reg_1227_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => \z_reg_1217_reg[7]_0\(0),
      Q => \x_assign_3_reg_1227_reg[3]_0\(1),
      R => '0'
    );
\x_assign_3_reg_1227_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => x_assign_9_fu_727_p3(2),
      Q => \x_assign_3_reg_1227_reg[3]_0\(2),
      R => '0'
    );
\x_assign_3_reg_1227_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => x_assign_9_fu_727_p3(3),
      Q => \x_assign_3_reg_1227_reg[3]_0\(3),
      R => '0'
    );
\x_assign_9_reg_1283[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \z_reg_1217_reg[7]_0\(7),
      I1 => \z_reg_1217_reg[7]_0\(1),
      O => x_assign_9_fu_727_p3(2)
    );
\x_assign_9_reg_1283[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \z_reg_1217_reg[7]_0\(7),
      I1 => \z_reg_1217_reg[7]_0\(2),
      O => x_assign_9_fu_727_p3(3)
    );
\x_assign_9_reg_1283_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage1,
      D => \z_reg_1217_reg[7]_0\(7),
      Q => x_assign_9_reg_1283(0),
      R => '0'
    );
\x_assign_9_reg_1283_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage1,
      D => \z_reg_1217_reg[7]_0\(0),
      Q => x_assign_9_reg_1283(1),
      R => '0'
    );
\x_assign_9_reg_1283_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage1,
      D => x_assign_9_fu_727_p3(2),
      Q => x_assign_9_reg_1283(2),
      R => '0'
    );
\x_assign_9_reg_1283_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage1,
      D => x_assign_9_fu_727_p3(3),
      Q => x_assign_9_reg_1283(3),
      R => '0'
    );
\x_assign_9_reg_1283_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage1,
      D => x_assign_9_fu_727_p3(4),
      Q => x_assign_9_reg_1283(4),
      R => '0'
    );
\x_assign_9_reg_1283_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage1,
      D => \z_reg_1217_reg[7]_0\(4),
      Q => x_assign_9_reg_1283(5),
      R => '0'
    );
\x_assign_9_reg_1283_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage1,
      D => \z_reg_1217_reg[7]_0\(5),
      Q => x_assign_9_reg_1283(6),
      R => '0'
    );
\x_assign_9_reg_1283_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage1,
      D => \z_reg_1217_reg[7]_0\(6),
      Q => x_assign_9_reg_1283(7),
      R => '0'
    );
\xor_ln124_3_reg_1242_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_CS_fsm_reg_n_0_[0]\,
      D => \xor_ln124_3_reg_1242_reg[7]_0\(0),
      Q => xor_ln124_3_reg_1242(0),
      R => '0'
    );
\xor_ln124_3_reg_1242_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_CS_fsm_reg_n_0_[0]\,
      D => \xor_ln124_3_reg_1242_reg[7]_0\(1),
      Q => xor_ln124_3_reg_1242(1),
      R => '0'
    );
\xor_ln124_3_reg_1242_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_CS_fsm_reg_n_0_[0]\,
      D => \xor_ln124_3_reg_1242_reg[7]_0\(2),
      Q => xor_ln124_3_reg_1242(2),
      R => '0'
    );
\xor_ln124_3_reg_1242_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_CS_fsm_reg_n_0_[0]\,
      D => \xor_ln124_3_reg_1242_reg[7]_0\(3),
      Q => xor_ln124_3_reg_1242(3),
      R => '0'
    );
\xor_ln124_3_reg_1242_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_CS_fsm_reg_n_0_[0]\,
      D => \xor_ln124_3_reg_1242_reg[7]_0\(4),
      Q => xor_ln124_3_reg_1242(4),
      R => '0'
    );
\xor_ln124_3_reg_1242_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_CS_fsm_reg_n_0_[0]\,
      D => \xor_ln124_3_reg_1242_reg[7]_0\(5),
      Q => xor_ln124_3_reg_1242(5),
      R => '0'
    );
\xor_ln124_3_reg_1242_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_CS_fsm_reg_n_0_[0]\,
      D => \xor_ln124_3_reg_1242_reg[7]_0\(6),
      Q => xor_ln124_3_reg_1242(6),
      R => '0'
    );
\xor_ln124_3_reg_1242_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_CS_fsm_reg_n_0_[0]\,
      D => \xor_ln124_3_reg_1242_reg[7]_0\(7),
      Q => xor_ln124_3_reg_1242(7),
      R => '0'
    );
\xor_ln124_reg_1177_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage1,
      D => \xor_ln124_reg_1177_reg[7]_0\(0),
      Q => xor_ln124_reg_1177(0),
      R => '0'
    );
\xor_ln124_reg_1177_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage1,
      D => \xor_ln124_reg_1177_reg[7]_0\(1),
      Q => xor_ln124_reg_1177(1),
      R => '0'
    );
\xor_ln124_reg_1177_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage1,
      D => \xor_ln124_reg_1177_reg[7]_0\(2),
      Q => xor_ln124_reg_1177(2),
      R => '0'
    );
\xor_ln124_reg_1177_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage1,
      D => \xor_ln124_reg_1177_reg[7]_0\(3),
      Q => xor_ln124_reg_1177(3),
      R => '0'
    );
\xor_ln124_reg_1177_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage1,
      D => \xor_ln124_reg_1177_reg[7]_0\(4),
      Q => xor_ln124_reg_1177(4),
      R => '0'
    );
\xor_ln124_reg_1177_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage1,
      D => \xor_ln124_reg_1177_reg[7]_0\(5),
      Q => xor_ln124_reg_1177(5),
      R => '0'
    );
\xor_ln124_reg_1177_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage1,
      D => \xor_ln124_reg_1177_reg[7]_0\(6),
      Q => xor_ln124_reg_1177(6),
      R => '0'
    );
\xor_ln124_reg_1177_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage1,
      D => \xor_ln124_reg_1177_reg[7]_0\(7),
      Q => xor_ln124_reg_1177(7),
      R => '0'
    );
\xor_ln180_reg_1267[5]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => or_ln134_7_fu_961_p3(7),
      I1 => DOBDO(4),
      O => xor_ln180_fu_684_p2(5)
    );
\xor_ln180_reg_1267[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => or_ln134_7_fu_961_p3(0),
      I1 => DOBDO(5),
      O => xor_ln180_fu_684_p2(6)
    );
\xor_ln180_reg_1267[7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => or_ln134_7_fu_961_p3(1),
      I1 => DOBDO(6),
      O => xor_ln180_fu_684_p2(7)
    );
\xor_ln180_reg_1267_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_CS_fsm_reg_n_0_[0]\,
      D => \xor_ln180_reg_1267_reg[4]_0\(0),
      Q => xor_ln180_reg_1267(0),
      R => '0'
    );
\xor_ln180_reg_1267_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_CS_fsm_reg_n_0_[0]\,
      D => \xor_ln180_reg_1267_reg[4]_0\(1),
      Q => xor_ln180_reg_1267(1),
      R => '0'
    );
\xor_ln180_reg_1267_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_CS_fsm_reg_n_0_[0]\,
      D => \xor_ln180_reg_1267_reg[4]_0\(2),
      Q => xor_ln180_reg_1267(2),
      R => '0'
    );
\xor_ln180_reg_1267_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_CS_fsm_reg_n_0_[0]\,
      D => \xor_ln180_reg_1267_reg[4]_0\(3),
      Q => xor_ln180_reg_1267(3),
      R => '0'
    );
\xor_ln180_reg_1267_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_CS_fsm_reg_n_0_[0]\,
      D => \xor_ln180_reg_1267_reg[4]_0\(4),
      Q => xor_ln180_reg_1267(4),
      R => '0'
    );
\xor_ln180_reg_1267_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_CS_fsm_reg_n_0_[0]\,
      D => xor_ln180_fu_684_p2(5),
      Q => xor_ln180_reg_1267(5),
      R => '0'
    );
\xor_ln180_reg_1267_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_CS_fsm_reg_n_0_[0]\,
      D => xor_ln180_fu_684_p2(6),
      Q => xor_ln180_reg_1267(6),
      R => '0'
    );
\xor_ln180_reg_1267_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_CS_fsm_reg_n_0_[0]\,
      D => xor_ln180_fu_684_p2(7),
      Q => xor_ln180_reg_1267(7),
      R => '0'
    );
\z_4_reg_1247[7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \ap_CS_fsm_reg_n_0_[0]\,
      I1 => ap_enable_reg_pp0_iter1_0,
      O => ce012_out
    );
\z_4_reg_1247_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce012_out,
      D => DOBDO(0),
      Q => z_4_reg_1247(0),
      R => '0'
    );
\z_4_reg_1247_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce012_out,
      D => DOBDO(1),
      Q => z_4_reg_1247(1),
      R => '0'
    );
\z_4_reg_1247_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce012_out,
      D => DOBDO(2),
      Q => z_4_reg_1247(2),
      R => '0'
    );
\z_4_reg_1247_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce012_out,
      D => DOBDO(3),
      Q => z_4_reg_1247(3),
      R => '0'
    );
\z_4_reg_1247_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce012_out,
      D => DOBDO(4),
      Q => z_4_reg_1247(4),
      R => '0'
    );
\z_4_reg_1247_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce012_out,
      D => DOBDO(5),
      Q => z_4_reg_1247(5),
      R => '0'
    );
\z_4_reg_1247_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce012_out,
      D => DOBDO(6),
      Q => z_4_reg_1247(6),
      R => '0'
    );
\z_4_reg_1247_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce012_out,
      D => DOBDO(7),
      Q => z_4_reg_1247(7),
      R => '0'
    );
\z_5_reg_1273[7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter1_0,
      I1 => ap_CS_fsm_pp0_stage1,
      O => clefia_s0_address01
    );
\z_5_reg_1273_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => clefia_s0_address01,
      D => \z_reg_1217_reg[7]_0\(0),
      Q => z_5_reg_1273(0),
      R => '0'
    );
\z_5_reg_1273_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => clefia_s0_address01,
      D => \z_reg_1217_reg[7]_0\(1),
      Q => z_5_reg_1273(1),
      R => '0'
    );
\z_5_reg_1273_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => clefia_s0_address01,
      D => \z_reg_1217_reg[7]_0\(2),
      Q => z_5_reg_1273(2),
      R => '0'
    );
\z_5_reg_1273_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => clefia_s0_address01,
      D => \z_reg_1217_reg[7]_0\(3),
      Q => z_5_reg_1273(3),
      R => '0'
    );
\z_5_reg_1273_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => clefia_s0_address01,
      D => \z_reg_1217_reg[7]_0\(4),
      Q => z_5_reg_1273(4),
      R => '0'
    );
\z_5_reg_1273_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => clefia_s0_address01,
      D => \z_reg_1217_reg[7]_0\(5),
      Q => z_5_reg_1273(5),
      R => '0'
    );
\z_5_reg_1273_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => clefia_s0_address01,
      D => \z_reg_1217_reg[7]_0\(6),
      Q => z_5_reg_1273(6),
      R => '0'
    );
\z_5_reg_1273_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => clefia_s0_address01,
      D => \z_reg_1217_reg[7]_0\(7),
      Q => z_5_reg_1273(7),
      R => '0'
    );
\z_6_reg_1299[7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^q\(0),
      I1 => ap_enable_reg_pp0_iter1_0,
      O => z_6_reg_12990
    );
\z_6_reg_1299_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => z_6_reg_12990,
      D => DOBDO(0),
      Q => z_6_reg_1299(0),
      R => '0'
    );
\z_6_reg_1299_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => z_6_reg_12990,
      D => DOBDO(1),
      Q => z_6_reg_1299(1),
      R => '0'
    );
\z_6_reg_1299_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => z_6_reg_12990,
      D => DOBDO(2),
      Q => z_6_reg_1299(2),
      R => '0'
    );
\z_6_reg_1299_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => z_6_reg_12990,
      D => DOBDO(3),
      Q => z_6_reg_1299(3),
      R => '0'
    );
\z_6_reg_1299_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => z_6_reg_12990,
      D => DOBDO(4),
      Q => z_6_reg_1299(4),
      R => '0'
    );
\z_6_reg_1299_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => z_6_reg_12990,
      D => DOBDO(5),
      Q => z_6_reg_1299(5),
      R => '0'
    );
\z_6_reg_1299_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => z_6_reg_12990,
      D => DOBDO(6),
      Q => z_6_reg_1299(6),
      R => '0'
    );
\z_6_reg_1299_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => z_6_reg_12990,
      D => DOBDO(7),
      Q => z_6_reg_1299(7),
      R => '0'
    );
\z_reg_1217[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A820"
    )
        port map (
      I0 => \^q\(1),
      I1 => \ap_CS_fsm_reg_n_0_[0]\,
      I2 => ap_enable_reg_pp0_iter0_reg,
      I3 => grp_ClefiaF1Xor_2_fu_743_ap_start_reg,
      O => reg_3081
    );
\z_reg_1217_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_3081,
      D => \z_reg_1217_reg[7]_0\(0),
      Q => z_reg_1217(0),
      R => '0'
    );
\z_reg_1217_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_3081,
      D => \z_reg_1217_reg[7]_0\(1),
      Q => z_reg_1217(1),
      R => '0'
    );
\z_reg_1217_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_3081,
      D => \z_reg_1217_reg[7]_0\(2),
      Q => z_reg_1217(2),
      R => '0'
    );
\z_reg_1217_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_3081,
      D => \z_reg_1217_reg[7]_0\(3),
      Q => z_reg_1217(3),
      R => '0'
    );
\z_reg_1217_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_3081,
      D => \z_reg_1217_reg[7]_0\(4),
      Q => z_reg_1217(4),
      R => '0'
    );
\z_reg_1217_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_3081,
      D => \z_reg_1217_reg[7]_0\(5),
      Q => z_reg_1217(5),
      R => '0'
    );
\z_reg_1217_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_3081,
      D => \z_reg_1217_reg[7]_0\(6),
      Q => z_reg_1217(6),
      R => '0'
    );
\z_reg_1217_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_3081,
      D => \z_reg_1217_reg[7]_0\(7),
      Q => z_reg_1217(7),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_ClefiaF1Xor_3 is
  port (
    \ap_CS_fsm_reg[9]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    ADDRARDADDR : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \ap_CS_fsm_reg[1]_0\ : out STD_LOGIC;
    reg_3130 : out STD_LOGIC;
    \ap_CS_fsm_reg[1]_1\ : out STD_LOGIC;
    clefia_s0_ce0 : out STD_LOGIC;
    \ap_CS_fsm_reg[2]_0\ : out STD_LOGIC;
    \rk_offset_read_reg_977_reg[6]_0\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \shl_ln_reg_176_reg[7]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \ap_CS_fsm_reg[5]\ : out STD_LOGIC;
    \ap_CS_fsm_reg[3]_0\ : out STD_LOGIC;
    \ap_CS_fsm_reg[3]_1\ : out STD_LOGIC;
    \ap_CS_fsm_reg[3]_2\ : out STD_LOGIC;
    \ap_CS_fsm_reg[3]_3\ : out STD_LOGIC;
    \ap_CS_fsm_reg[3]_4\ : out STD_LOGIC;
    \ap_CS_fsm_reg[3]_5\ : out STD_LOGIC;
    \ap_CS_fsm_reg[3]_6\ : out STD_LOGIC;
    \ap_CS_fsm_reg[3]_7\ : out STD_LOGIC;
    \ap_CS_fsm_reg[3]_8\ : out STD_LOGIC;
    \ap_CS_fsm_reg[3]_9\ : out STD_LOGIC;
    \ap_CS_fsm_reg[3]_10\ : out STD_LOGIC;
    \ap_CS_fsm_reg[3]_11\ : out STD_LOGIC;
    \ap_CS_fsm_reg[3]_12\ : out STD_LOGIC;
    \ap_CS_fsm_reg[3]_13\ : out STD_LOGIC;
    \ap_CS_fsm_reg[3]_14\ : out STD_LOGIC;
    ap_enable_reg_pp0_iter2_reg_0 : out STD_LOGIC;
    \rk_offset_read_reg_977_reg[3]_0\ : out STD_LOGIC;
    \ap_CS_fsm_reg[1]_2\ : out STD_LOGIC;
    \rk_offset_read_reg_977_reg[5]_0\ : out STD_LOGIC;
    \rk_offset_read_reg_977_reg[7]_0\ : out STD_LOGIC;
    \rk_offset_read_reg_977_reg[6]_1\ : out STD_LOGIC;
    \rk_offset_read_reg_977_reg[7]_1\ : out STD_LOGIC;
    \rk_offset_read_reg_977_reg[4]_0\ : out STD_LOGIC;
    \rk_offset_read_reg_977_reg[1]_0\ : out STD_LOGIC;
    grp_ClefiaF1Xor_3_fu_413_ap_start_reg_reg : out STD_LOGIC;
    \ap_CS_fsm_reg[10]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \ap_CS_fsm_reg[10]_0\ : out STD_LOGIC;
    \ap_CS_fsm_reg[2]_1\ : out STD_LOGIC;
    ram_reg : out STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \z_3_reg_1084_reg[7]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_rst_n : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    ram_reg_0 : in STD_LOGIC;
    ram_reg_1 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ram_reg_2 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    ap_enable_reg_pp0_iter0 : in STD_LOGIC;
    ram_reg_3 : in STD_LOGIC;
    ram_reg_4 : in STD_LOGIC;
    ram_reg_5 : in STD_LOGIC;
    ram_reg_6 : in STD_LOGIC;
    ram_reg_7 : in STD_LOGIC;
    ram_reg_8 : in STD_LOGIC;
    grp_ClefiaF1Xor_3_fu_413_ap_start_reg : in STD_LOGIC;
    ram_reg_9 : in STD_LOGIC;
    ram_reg_10 : in STD_LOGIC;
    ram_reg_11 : in STD_LOGIC;
    ap_ready_int : in STD_LOGIC;
    ram_reg_12 : in STD_LOGIC;
    ram_reg_13 : in STD_LOGIC;
    ram_reg_14 : in STD_LOGIC;
    ram_reg_15 : in STD_LOGIC;
    \ram_reg_i_84__5\ : in STD_LOGIC;
    \ram_reg_i_84__5_0\ : in STD_LOGIC;
    shl_ln_reg_176 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \ram_reg_i_90__5\ : in STD_LOGIC;
    \ram_reg_i_97__5_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \ram_reg_i_97__5_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_123_1_fu_88_rin_address1 : in STD_LOGIC_VECTOR ( 0 to 0 );
    grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_123_118_fu_95_rin_address1 : in STD_LOGIC_VECTOR ( 0 to 0 );
    empty_reg_517 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ram_reg_16 : in STD_LOGIC;
    \ram_reg_i_67__7_0\ : in STD_LOGIC;
    ram_reg_17 : in STD_LOGIC;
    DOADO : in STD_LOGIC_VECTOR ( 7 downto 0 );
    DOBDO : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ram_reg_i_245_0 : in STD_LOGIC;
    ram_reg_i_222 : in STD_LOGIC;
    \ram_reg_i_52__7\ : in STD_LOGIC;
    ram_reg_i_207 : in STD_LOGIC;
    ram_reg_i_215 : in STD_LOGIC;
    \ram_reg_i_164__1\ : in STD_LOGIC;
    ram_reg_i_230_0 : in STD_LOGIC;
    ram_reg_i_185 : in STD_LOGIC;
    ram_reg_18 : in STD_LOGIC;
    grp_ClefiaKeySet128_fu_176_rk_address0 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ram_reg_19 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ram_reg_20 : in STD_LOGIC;
    ram_reg_21 : in STD_LOGIC;
    ram_reg_22 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ram_reg_23 : in STD_LOGIC_VECTOR ( 0 to 0 );
    ram_reg_24 : in STD_LOGIC;
    ram_reg_25 : in STD_LOGIC;
    \ram_reg_i_87__5_0\ : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_ClefiaF1Xor_3;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_ClefiaF1Xor_3 is
  signal \^addrardaddr\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \ap_CS_fsm[1]_i_2__8_n_0\ : STD_LOGIC;
  signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
  signal ap_CS_fsm_pp0_stage1 : STD_LOGIC;
  signal ap_CS_fsm_pp0_stage2 : STD_LOGIC;
  signal ap_CS_fsm_pp0_stage3 : STD_LOGIC;
  signal \^ap_cs_fsm_reg[1]_1\ : STD_LOGIC;
  signal ap_NS_fsm : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal ap_enable_reg_pp0_iter0_0 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter0_reg : STD_LOGIC;
  signal ap_enable_reg_pp0_iter1 : STD_LOGIC;
  signal \ap_enable_reg_pp0_iter1_i_1__15_n_0\ : STD_LOGIC;
  signal ap_enable_reg_pp0_iter2 : STD_LOGIC;
  signal \ap_enable_reg_pp0_iter2_i_1__6_n_0\ : STD_LOGIC;
  signal grp_ClefiaEncrypt_1_fu_190_rk_address0 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_ClefiaEncrypt_1_fu_190_rk_address1 : STD_LOGIC_VECTOR ( 1 to 1 );
  signal grp_ClefiaF1Xor_3_fu_413_ap_ready : STD_LOGIC;
  signal grp_ClefiaF1Xor_3_fu_413_rk_offset : STD_LOGIC_VECTOR ( 7 downto 2 );
  signal or_ln134_4_fu_861_p3 : STD_LOGIC_VECTOR ( 7 downto 2 );
  signal or_ln134_4_reg_1136 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal or_ln134_7_fu_867_p3 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal or_ln134_7_reg_1141 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal or_ln134_9_fu_873_p3 : STD_LOGIC_VECTOR ( 5 downto 2 );
  signal or_ln134_9_reg_1146 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal or_ln_fu_855_p3 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal or_ln_reg_1131 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \ram_reg_i_102__3_n_0\ : STD_LOGIC;
  signal \ram_reg_i_103__1_n_0\ : STD_LOGIC;
  signal \ram_reg_i_106__2_n_0\ : STD_LOGIC;
  signal \ram_reg_i_107__3_n_0\ : STD_LOGIC;
  signal \ram_reg_i_110__3_n_0\ : STD_LOGIC;
  signal \ram_reg_i_111__3_n_0\ : STD_LOGIC;
  signal \ram_reg_i_114__3_n_0\ : STD_LOGIC;
  signal \ram_reg_i_115__2_n_0\ : STD_LOGIC;
  signal \ram_reg_i_118__3_n_0\ : STD_LOGIC;
  signal \ram_reg_i_119__2_n_0\ : STD_LOGIC;
  signal \ram_reg_i_122__3_n_0\ : STD_LOGIC;
  signal \ram_reg_i_123__3_n_0\ : STD_LOGIC;
  signal \ram_reg_i_126__3_n_0\ : STD_LOGIC;
  signal \ram_reg_i_127__3_n_0\ : STD_LOGIC;
  signal \ram_reg_i_130__3_n_0\ : STD_LOGIC;
  signal \ram_reg_i_131__3_n_0\ : STD_LOGIC;
  signal \ram_reg_i_134__3_n_0\ : STD_LOGIC;
  signal \ram_reg_i_135__2_n_0\ : STD_LOGIC;
  signal \ram_reg_i_138__2_n_0\ : STD_LOGIC;
  signal \ram_reg_i_139__3_n_0\ : STD_LOGIC;
  signal \ram_reg_i_142__2_n_0\ : STD_LOGIC;
  signal \ram_reg_i_143__3_n_0\ : STD_LOGIC;
  signal ram_reg_i_173_n_0 : STD_LOGIC;
  signal ram_reg_i_236_n_0 : STD_LOGIC;
  signal \ram_reg_i_23__10_n_0\ : STD_LOGIC;
  signal \ram_reg_i_32__8_n_0\ : STD_LOGIC;
  signal ram_reg_i_375_n_0 : STD_LOGIC;
  signal \ram_reg_i_39__12_n_0\ : STD_LOGIC;
  signal ram_reg_i_433_n_0 : STD_LOGIC;
  signal ram_reg_i_443_n_0 : STD_LOGIC;
  signal ram_reg_i_453_n_0 : STD_LOGIC;
  signal ram_reg_i_462_n_0 : STD_LOGIC;
  signal ram_reg_i_546_n_0 : STD_LOGIC;
  signal ram_reg_i_560_n_0 : STD_LOGIC;
  signal ram_reg_i_566_n_0 : STD_LOGIC;
  signal ram_reg_i_570_n_0 : STD_LOGIC;
  signal \ram_reg_i_80__3_n_0\ : STD_LOGIC;
  signal \ram_reg_i_81__4_n_0\ : STD_LOGIC;
  signal \ram_reg_i_82__3_n_0\ : STD_LOGIC;
  signal \ram_reg_i_85__4_n_0\ : STD_LOGIC;
  signal \ram_reg_i_86__3_n_0\ : STD_LOGIC;
  signal \ram_reg_i_87__5_n_0\ : STD_LOGIC;
  signal \ram_reg_i_89__3_n_0\ : STD_LOGIC;
  signal \ram_reg_i_90__3_n_0\ : STD_LOGIC;
  signal \ram_reg_i_93__3_n_0\ : STD_LOGIC;
  signal \ram_reg_i_94__4_n_0\ : STD_LOGIC;
  signal \ram_reg_i_95__4_n_0\ : STD_LOGIC;
  signal \ram_reg_i_97__5_n_0\ : STD_LOGIC;
  signal \ram_reg_i_98__2_n_0\ : STD_LOGIC;
  signal \ram_reg_i_99__2_n_0\ : STD_LOGIC;
  signal rk_offset_read_reg_977 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \^rk_offset_read_reg_977_reg[6]_0\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \trunc_ln134_2_reg_1053[5]_i_1_n_0\ : STD_LOGIC;
  signal \trunc_ln134_6_reg_1101[1]_i_1_n_0\ : STD_LOGIC;
  signal \trunc_ln134_6_reg_1101[2]_i_1_n_0\ : STD_LOGIC;
  signal \trunc_ln134_6_reg_1101[3]_i_1_n_0\ : STD_LOGIC;
  signal \trunc_ln134_9_reg_1063[1]_i_1_n_0\ : STD_LOGIC;
  signal \trunc_ln134_9_reg_1063[2]_i_1_n_0\ : STD_LOGIC;
  signal \trunc_ln134_9_reg_1063[3]_i_1_n_0\ : STD_LOGIC;
  signal \trunc_ln134_9_reg_1063[5]_i_1_n_0\ : STD_LOGIC;
  signal x_assign_1_reg_1095 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \x_assign_1_reg_1095[2]_i_1_n_0\ : STD_LOGIC;
  signal \x_assign_1_reg_1095[3]_i_1_n_0\ : STD_LOGIC;
  signal x_assign_2_fu_737_p3 : STD_LOGIC_VECTOR ( 4 to 4 );
  signal x_assign_7_fu_813_p3 : STD_LOGIC_VECTOR ( 4 to 4 );
  signal x_assign_s_reg_1089 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \x_assign_s_reg_1089[2]_i_1_n_0\ : STD_LOGIC;
  signal \x_assign_s_reg_1089[3]_i_1_n_0\ : STD_LOGIC;
  signal xor_ln180_fu_613_p2 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal xor_ln180_reg_1073 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal xor_ln180_reg_1073_pp0_iter1_reg : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal z_1_reg_1038 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal z_2_reg_1079 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal z_2_reg_10790 : STD_LOGIC;
  signal z_3_reg_1084 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal z_reg_1033 : STD_LOGIC_VECTOR ( 7 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \ap_CS_fsm[1]_i_2__8\ : label is "soft_lutpair179";
  attribute FSM_ENCODING : string;
  attribute FSM_ENCODING of \ap_CS_fsm_reg[0]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[1]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[2]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[3]\ : label is "none";
  attribute SOFT_HLUTNM of \ap_enable_reg_pp0_iter0_reg_i_1__8\ : label is "soft_lutpair179";
  attribute SOFT_HLUTNM of \ap_enable_reg_pp0_iter1_i_1__15\ : label is "soft_lutpair182";
  attribute SOFT_HLUTNM of \ap_enable_reg_pp0_iter2_i_1__6\ : label is "soft_lutpair180";
  attribute SOFT_HLUTNM of ram_reg_i_173 : label is "soft_lutpair177";
  attribute SOFT_HLUTNM of \ram_reg_i_22__9\ : label is "soft_lutpair183";
  attribute SOFT_HLUTNM of \ram_reg_i_23__10\ : label is "soft_lutpair178";
  attribute SOFT_HLUTNM of ram_reg_i_375 : label is "soft_lutpair177";
  attribute SOFT_HLUTNM of \ram_reg_i_39__12\ : label is "soft_lutpair178";
  attribute SOFT_HLUTNM of \ram_reg_i_74__3\ : label is "soft_lutpair180";
  attribute SOFT_HLUTNM of \ram_reg_i_81__4\ : label is "soft_lutpair183";
  attribute SOFT_HLUTNM of \ram_reg_i_94__4\ : label is "soft_lutpair182";
  attribute SOFT_HLUTNM of \rk_offset_read_reg_977[3]_i_1\ : label is "soft_lutpair192";
  attribute SOFT_HLUTNM of \rk_offset_read_reg_977[4]_i_1\ : label is "soft_lutpair192";
  attribute SOFT_HLUTNM of \rk_offset_read_reg_977[5]_i_1\ : label is "soft_lutpair181";
  attribute SOFT_HLUTNM of \rk_offset_read_reg_977[6]_i_1\ : label is "soft_lutpair181";
  attribute SOFT_HLUTNM of select_ln131_10_fu_793_p3 : label is "soft_lutpair189";
  attribute SOFT_HLUTNM of select_ln131_5_fu_717_p3 : label is "soft_lutpair185";
  attribute SOFT_HLUTNM of \trunc_ln134_2_reg_1053[5]_i_1\ : label is "soft_lutpair186";
  attribute SOFT_HLUTNM of \trunc_ln134_6_reg_1101[1]_i_1\ : label is "soft_lutpair188";
  attribute SOFT_HLUTNM of \trunc_ln134_6_reg_1101[2]_i_1\ : label is "soft_lutpair191";
  attribute SOFT_HLUTNM of \trunc_ln134_6_reg_1101[3]_i_1\ : label is "soft_lutpair188";
  attribute SOFT_HLUTNM of \trunc_ln134_9_reg_1063[1]_i_1\ : label is "soft_lutpair187";
  attribute SOFT_HLUTNM of \trunc_ln134_9_reg_1063[2]_i_1\ : label is "soft_lutpair190";
  attribute SOFT_HLUTNM of \trunc_ln134_9_reg_1063[3]_i_1\ : label is "soft_lutpair187";
  attribute SOFT_HLUTNM of \trunc_ln134_9_reg_1063[5]_i_1\ : label is "soft_lutpair193";
  attribute SOFT_HLUTNM of \x_assign_1_reg_1095[2]_i_1\ : label is "soft_lutpair194";
  attribute SOFT_HLUTNM of \x_assign_1_reg_1095[3]_i_1\ : label is "soft_lutpair194";
  attribute SOFT_HLUTNM of \x_assign_s_reg_1089[2]_i_1\ : label is "soft_lutpair193";
  attribute SOFT_HLUTNM of \x_assign_s_reg_1089[3]_i_1\ : label is "soft_lutpair189";
  attribute SOFT_HLUTNM of \xor_ln180_reg_1073[0]_i_1\ : label is "soft_lutpair184";
  attribute SOFT_HLUTNM of \xor_ln180_reg_1073[1]_i_1\ : label is "soft_lutpair191";
  attribute SOFT_HLUTNM of \xor_ln180_reg_1073[2]_i_1\ : label is "soft_lutpair184";
  attribute SOFT_HLUTNM of \xor_ln180_reg_1073[3]_i_1\ : label is "soft_lutpair185";
  attribute SOFT_HLUTNM of \xor_ln180_reg_1073[4]_i_1\ : label is "soft_lutpair186";
  attribute SOFT_HLUTNM of \xor_ln180_reg_1073[6]_i_1\ : label is "soft_lutpair190";
begin
  ADDRARDADDR(1 downto 0) <= \^addrardaddr\(1 downto 0);
  \ap_CS_fsm_reg[1]_1\ <= \^ap_cs_fsm_reg[1]_1\;
  \rk_offset_read_reg_977_reg[6]_0\(2 downto 0) <= \^rk_offset_read_reg_977_reg[6]_0\(2 downto 0);
\ap_CS_fsm[0]_i_1__19\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ABAA"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage3,
      I1 => grp_ClefiaF1Xor_3_fu_413_ap_start_reg,
      I2 => ap_enable_reg_pp0_iter1,
      I3 => ap_CS_fsm_pp0_stage0,
      O => ap_NS_fsm(0)
    );
\ap_CS_fsm[1]_i_1__15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0002"
    )
        port map (
      I0 => \ap_CS_fsm[1]_i_2__8_n_0\,
      I1 => ap_CS_fsm_pp0_stage2,
      I2 => ap_CS_fsm_pp0_stage1,
      I3 => ap_CS_fsm_pp0_stage3,
      O => ap_NS_fsm(1)
    );
\ap_CS_fsm[1]_i_2__8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFF40"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage0,
      I1 => ap_enable_reg_pp0_iter0_reg,
      I2 => ap_enable_reg_pp0_iter2,
      I3 => ap_enable_reg_pp0_iter1,
      I4 => grp_ClefiaF1Xor_3_fu_413_ap_start_reg,
      O => \ap_CS_fsm[1]_i_2__8_n_0\
    );
\ap_CS_fsm_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(0),
      Q => ap_CS_fsm_pp0_stage0,
      S => ap_rst_n_inv
    );
\ap_CS_fsm_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(1),
      Q => ap_CS_fsm_pp0_stage1,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_CS_fsm_pp0_stage1,
      Q => ap_CS_fsm_pp0_stage2,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_CS_fsm_pp0_stage2,
      Q => ap_CS_fsm_pp0_stage3,
      R => ap_rst_n_inv
    );
\ap_enable_reg_pp0_iter0_reg_i_1__8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => grp_ClefiaF1Xor_3_fu_413_ap_start_reg,
      I1 => ap_enable_reg_pp0_iter0_reg,
      I2 => ap_CS_fsm_pp0_stage0,
      O => ap_enable_reg_pp0_iter0_0
    );
ap_enable_reg_pp0_iter0_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_enable_reg_pp0_iter0_0,
      Q => ap_enable_reg_pp0_iter0_reg,
      R => ap_rst_n_inv
    );
\ap_enable_reg_pp0_iter1_i_1__15\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ACFFAC00"
    )
        port map (
      I0 => grp_ClefiaF1Xor_3_fu_413_ap_start_reg,
      I1 => ap_enable_reg_pp0_iter0_reg,
      I2 => ap_CS_fsm_pp0_stage0,
      I3 => ap_CS_fsm_pp0_stage3,
      I4 => ap_enable_reg_pp0_iter1,
      O => \ap_enable_reg_pp0_iter1_i_1__15_n_0\
    );
ap_enable_reg_pp0_iter1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_enable_reg_pp0_iter1_i_1__15_n_0\,
      Q => ap_enable_reg_pp0_iter1,
      R => ap_rst_n_inv
    );
\ap_enable_reg_pp0_iter2_i_1__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"45C00000"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage0,
      I1 => ap_enable_reg_pp0_iter1,
      I2 => ap_CS_fsm_pp0_stage3,
      I3 => ap_enable_reg_pp0_iter2,
      I4 => ap_rst_n,
      O => \ap_enable_reg_pp0_iter2_i_1__6_n_0\
    );
ap_enable_reg_pp0_iter2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_enable_reg_pp0_iter2_i_1__6_n_0\,
      Q => ap_enable_reg_pp0_iter2,
      R => '0'
    );
grp_ClefiaF1Xor_3_fu_413_ap_start_reg_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF02AA02AA02AA"
    )
        port map (
      I0 => grp_ClefiaF1Xor_3_fu_413_ap_start_reg,
      I1 => ap_enable_reg_pp0_iter0_reg,
      I2 => ap_CS_fsm_pp0_stage0,
      I3 => ap_CS_fsm_pp0_stage3,
      I4 => ap_enable_reg_pp0_iter0,
      I5 => ram_reg_2(0),
      O => grp_ClefiaF1Xor_3_fu_413_ap_start_reg_reg
    );
\or_ln134_4_reg_1136_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage3,
      D => x_assign_1_reg_1095(6),
      Q => or_ln134_4_reg_1136(0),
      R => '0'
    );
\or_ln134_4_reg_1136_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage3,
      D => x_assign_1_reg_1095(7),
      Q => or_ln134_4_reg_1136(1),
      R => '0'
    );
\or_ln134_4_reg_1136_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage3,
      D => or_ln134_4_fu_861_p3(2),
      Q => or_ln134_4_reg_1136(2),
      R => '0'
    );
\or_ln134_4_reg_1136_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage3,
      D => or_ln134_4_fu_861_p3(3),
      Q => or_ln134_4_reg_1136(3),
      R => '0'
    );
\or_ln134_4_reg_1136_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage3,
      D => or_ln134_4_fu_861_p3(4),
      Q => or_ln134_4_reg_1136(4),
      R => '0'
    );
\or_ln134_4_reg_1136_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage3,
      D => or_ln134_4_fu_861_p3(5),
      Q => or_ln134_4_reg_1136(5),
      R => '0'
    );
\or_ln134_4_reg_1136_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage3,
      D => or_ln134_4_fu_861_p3(6),
      Q => or_ln134_4_reg_1136(6),
      R => '0'
    );
\or_ln134_4_reg_1136_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage3,
      D => or_ln134_4_fu_861_p3(7),
      Q => or_ln134_4_reg_1136(7),
      R => '0'
    );
\or_ln134_7_reg_1141_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage3,
      D => or_ln134_7_fu_867_p3(0),
      Q => or_ln134_7_reg_1141(0),
      R => '0'
    );
\or_ln134_7_reg_1141_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage3,
      D => or_ln134_7_fu_867_p3(1),
      Q => or_ln134_7_reg_1141(1),
      R => '0'
    );
\or_ln134_7_reg_1141_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage3,
      D => or_ln134_7_fu_867_p3(2),
      Q => or_ln134_7_reg_1141(2),
      R => '0'
    );
\or_ln134_7_reg_1141_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage3,
      D => or_ln134_7_fu_867_p3(3),
      Q => or_ln134_7_reg_1141(3),
      R => '0'
    );
\or_ln134_7_reg_1141_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage3,
      D => or_ln134_7_fu_867_p3(4),
      Q => or_ln134_7_reg_1141(4),
      R => '0'
    );
\or_ln134_7_reg_1141_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage3,
      D => or_ln134_7_fu_867_p3(5),
      Q => or_ln134_7_reg_1141(5),
      R => '0'
    );
\or_ln134_7_reg_1141_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage3,
      D => or_ln134_7_fu_867_p3(6),
      Q => or_ln134_7_reg_1141(6),
      R => '0'
    );
\or_ln134_7_reg_1141_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage3,
      D => or_ln134_7_fu_867_p3(7),
      Q => or_ln134_7_reg_1141(7),
      R => '0'
    );
\or_ln134_9_reg_1146_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage3,
      D => x_assign_s_reg_1089(6),
      Q => or_ln134_9_reg_1146(0),
      R => '0'
    );
\or_ln134_9_reg_1146_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage3,
      D => x_assign_s_reg_1089(7),
      Q => or_ln134_9_reg_1146(1),
      R => '0'
    );
\or_ln134_9_reg_1146_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage3,
      D => or_ln134_9_fu_873_p3(2),
      Q => or_ln134_9_reg_1146(2),
      R => '0'
    );
\or_ln134_9_reg_1146_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage3,
      D => or_ln134_9_fu_873_p3(3),
      Q => or_ln134_9_reg_1146(3),
      R => '0'
    );
\or_ln134_9_reg_1146_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage3,
      D => or_ln134_9_fu_873_p3(4),
      Q => or_ln134_9_reg_1146(4),
      R => '0'
    );
\or_ln134_9_reg_1146_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage3,
      D => or_ln134_9_fu_873_p3(5),
      Q => or_ln134_9_reg_1146(5),
      R => '0'
    );
\or_ln134_9_reg_1146_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage3,
      D => x_assign_s_reg_1089(4),
      Q => or_ln134_9_reg_1146(6),
      R => '0'
    );
\or_ln134_9_reg_1146_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage3,
      D => x_assign_s_reg_1089(5),
      Q => or_ln134_9_reg_1146(7),
      R => '0'
    );
\or_ln_reg_1131_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage3,
      D => or_ln_fu_855_p3(0),
      Q => or_ln_reg_1131(0),
      R => '0'
    );
\or_ln_reg_1131_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage3,
      D => or_ln_fu_855_p3(1),
      Q => or_ln_reg_1131(1),
      R => '0'
    );
\or_ln_reg_1131_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage3,
      D => or_ln_fu_855_p3(2),
      Q => or_ln_reg_1131(2),
      R => '0'
    );
\or_ln_reg_1131_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage3,
      D => or_ln_fu_855_p3(3),
      Q => or_ln_reg_1131(3),
      R => '0'
    );
\or_ln_reg_1131_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage3,
      D => or_ln_fu_855_p3(4),
      Q => or_ln_reg_1131(4),
      R => '0'
    );
\or_ln_reg_1131_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage3,
      D => or_ln_fu_855_p3(5),
      Q => or_ln_reg_1131(5),
      R => '0'
    );
\or_ln_reg_1131_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage3,
      D => or_ln_fu_855_p3(6),
      Q => or_ln_reg_1131(6),
      R => '0'
    );
\or_ln_reg_1131_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage3,
      D => or_ln_fu_855_p3(7),
      Q => or_ln_reg_1131(7),
      R => '0'
    );
\ram_reg_i_102__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => x_assign_1_reg_1095(2),
      I1 => z_reg_1033(2),
      I2 => or_ln_fu_855_p3(2),
      I3 => or_ln134_4_fu_861_p3(2),
      I4 => x_assign_s_reg_1089(2),
      I5 => DOADO(2),
      O => \ram_reg_i_102__3_n_0\
    );
\ram_reg_i_103__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => DOADO(2),
      I1 => or_ln_reg_1131(2),
      I2 => or_ln134_4_reg_1136(2),
      I3 => xor_ln180_reg_1073_pp0_iter1_reg(2),
      I4 => z_2_reg_1079(2),
      O => \ram_reg_i_103__1_n_0\
    );
\ram_reg_i_106__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => x_assign_1_reg_1095(1),
      I1 => x_assign_1_reg_1095(7),
      I2 => z_reg_1033(1),
      I3 => or_ln_fu_855_p3(1),
      I4 => x_assign_s_reg_1089(1),
      I5 => DOADO(1),
      O => \ram_reg_i_106__2_n_0\
    );
\ram_reg_i_107__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => DOADO(1),
      I1 => or_ln_reg_1131(1),
      I2 => or_ln134_4_reg_1136(1),
      I3 => xor_ln180_reg_1073_pp0_iter1_reg(1),
      I4 => z_2_reg_1079(1),
      O => \ram_reg_i_107__3_n_0\
    );
\ram_reg_i_110__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => x_assign_1_reg_1095(0),
      I1 => x_assign_1_reg_1095(6),
      I2 => z_reg_1033(0),
      I3 => or_ln_fu_855_p3(0),
      I4 => x_assign_s_reg_1089(0),
      I5 => DOADO(0),
      O => \ram_reg_i_110__3_n_0\
    );
\ram_reg_i_111__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => DOADO(0),
      I1 => or_ln_reg_1131(0),
      I2 => or_ln134_4_reg_1136(0),
      I3 => xor_ln180_reg_1073_pp0_iter1_reg(0),
      I4 => z_2_reg_1079(0),
      O => \ram_reg_i_111__3_n_0\
    );
\ram_reg_i_114__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => x_assign_s_reg_1089(7),
      I1 => x_assign_s_reg_1089(5),
      I2 => x_assign_1_reg_1095(7),
      I3 => z_1_reg_1038(7),
      I4 => or_ln134_7_fu_867_p3(7),
      I5 => DOBDO(7),
      O => \ram_reg_i_114__3_n_0\
    );
\ram_reg_i_115__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => DOBDO(7),
      I1 => or_ln134_9_reg_1146(7),
      I2 => or_ln134_7_reg_1141(7),
      I3 => xor_ln180_reg_1073_pp0_iter1_reg(7),
      I4 => z_3_reg_1084(7),
      O => \ram_reg_i_115__2_n_0\
    );
\ram_reg_i_118__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => x_assign_s_reg_1089(6),
      I1 => x_assign_s_reg_1089(4),
      I2 => x_assign_1_reg_1095(6),
      I3 => z_1_reg_1038(6),
      I4 => or_ln134_7_fu_867_p3(6),
      I5 => DOBDO(6),
      O => \ram_reg_i_118__3_n_0\
    );
\ram_reg_i_119__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => DOBDO(6),
      I1 => or_ln134_9_reg_1146(6),
      I2 => or_ln134_7_reg_1141(6),
      I3 => xor_ln180_reg_1073_pp0_iter1_reg(6),
      I4 => z_3_reg_1084(6),
      O => \ram_reg_i_119__2_n_0\
    );
\ram_reg_i_122__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => or_ln134_4_fu_861_p3(7),
      I1 => z_1_reg_1038(5),
      I2 => x_assign_s_reg_1089(5),
      I3 => or_ln134_9_fu_873_p3(5),
      I4 => or_ln134_7_fu_867_p3(5),
      I5 => DOBDO(5),
      O => \ram_reg_i_122__3_n_0\
    );
\ram_reg_i_123__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => DOBDO(5),
      I1 => or_ln134_9_reg_1146(5),
      I2 => or_ln134_7_reg_1141(5),
      I3 => xor_ln180_reg_1073_pp0_iter1_reg(5),
      I4 => z_3_reg_1084(5),
      O => \ram_reg_i_123__3_n_0\
    );
\ram_reg_i_126__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => or_ln134_4_fu_861_p3(6),
      I1 => z_1_reg_1038(4),
      I2 => x_assign_s_reg_1089(4),
      I3 => or_ln134_9_fu_873_p3(4),
      I4 => or_ln134_7_fu_867_p3(4),
      I5 => DOBDO(4),
      O => \ram_reg_i_126__3_n_0\
    );
\ram_reg_i_127__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => DOBDO(4),
      I1 => or_ln134_9_reg_1146(4),
      I2 => or_ln134_7_reg_1141(4),
      I3 => xor_ln180_reg_1073_pp0_iter1_reg(4),
      I4 => z_3_reg_1084(4),
      O => \ram_reg_i_127__3_n_0\
    );
\ram_reg_i_130__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => x_assign_1_reg_1095(3),
      I1 => z_1_reg_1038(3),
      I2 => x_assign_s_reg_1089(3),
      I3 => or_ln134_9_fu_873_p3(3),
      I4 => or_ln134_7_fu_867_p3(3),
      I5 => DOBDO(3),
      O => \ram_reg_i_130__3_n_0\
    );
\ram_reg_i_131__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => DOBDO(3),
      I1 => or_ln134_9_reg_1146(3),
      I2 => or_ln134_7_reg_1141(3),
      I3 => xor_ln180_reg_1073_pp0_iter1_reg(3),
      I4 => z_3_reg_1084(3),
      O => \ram_reg_i_131__3_n_0\
    );
\ram_reg_i_134__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => x_assign_1_reg_1095(2),
      I1 => z_1_reg_1038(2),
      I2 => x_assign_s_reg_1089(2),
      I3 => or_ln134_9_fu_873_p3(2),
      I4 => or_ln134_7_fu_867_p3(2),
      I5 => DOBDO(2),
      O => \ram_reg_i_134__3_n_0\
    );
\ram_reg_i_135__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => DOBDO(2),
      I1 => or_ln134_9_reg_1146(2),
      I2 => or_ln134_7_reg_1141(2),
      I3 => xor_ln180_reg_1073_pp0_iter1_reg(2),
      I4 => z_3_reg_1084(2),
      O => \ram_reg_i_135__2_n_0\
    );
\ram_reg_i_138__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => x_assign_1_reg_1095(1),
      I1 => z_1_reg_1038(1),
      I2 => x_assign_s_reg_1089(1),
      I3 => x_assign_s_reg_1089(7),
      I4 => or_ln134_7_fu_867_p3(1),
      I5 => DOBDO(1),
      O => \ram_reg_i_138__2_n_0\
    );
\ram_reg_i_139__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => DOBDO(1),
      I1 => or_ln134_9_reg_1146(1),
      I2 => or_ln134_7_reg_1141(1),
      I3 => xor_ln180_reg_1073_pp0_iter1_reg(1),
      I4 => z_3_reg_1084(1),
      O => \ram_reg_i_139__3_n_0\
    );
\ram_reg_i_142__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => x_assign_1_reg_1095(0),
      I1 => z_1_reg_1038(0),
      I2 => x_assign_s_reg_1089(0),
      I3 => x_assign_s_reg_1089(6),
      I4 => or_ln134_7_fu_867_p3(0),
      I5 => DOBDO(0),
      O => \ram_reg_i_142__2_n_0\
    );
\ram_reg_i_143__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => DOBDO(0),
      I1 => or_ln134_9_reg_1146(0),
      I2 => or_ln134_7_reg_1141(0),
      I3 => xor_ln180_reg_1073_pp0_iter1_reg(0),
      I4 => z_3_reg_1084(0),
      O => \ram_reg_i_143__3_n_0\
    );
\ram_reg_i_15__12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAC0AAAAAAFF"
    )
        port map (
      I0 => \ram_reg_i_87__5_n_0\,
      I1 => ram_reg_18,
      I2 => grp_ClefiaKeySet128_fu_176_rk_address0(1),
      I3 => ram_reg_19(1),
      I4 => ram_reg_19(0),
      I5 => ram_reg_21,
      O => \ap_CS_fsm_reg[10]\(1)
    );
ram_reg_i_173: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFFFFFF"
    )
        port map (
      I0 => rk_offset_read_reg_977(4),
      I1 => rk_offset_read_reg_977(2),
      I2 => rk_offset_read_reg_977(1),
      I3 => rk_offset_read_reg_977(3),
      I4 => rk_offset_read_reg_977(5),
      O => ram_reg_i_173_n_0
    );
ram_reg_i_182: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9F909F9F909F9090"
    )
        port map (
      I0 => rk_offset_read_reg_977(5),
      I1 => ram_reg_i_375_n_0,
      I2 => ap_CS_fsm_pp0_stage1,
      I3 => \ram_reg_i_52__7\,
      I4 => empty_reg_517(4),
      I5 => empty_reg_517(5),
      O => \rk_offset_read_reg_977_reg[5]_0\
    );
\ram_reg_i_18__12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAC0AAAAAAFF"
    )
        port map (
      I0 => \ram_reg_i_97__5_n_0\,
      I1 => ram_reg_18,
      I2 => grp_ClefiaKeySet128_fu_176_rk_address0(0),
      I3 => ram_reg_19(1),
      I4 => ram_reg_19(0),
      I5 => ram_reg_20,
      O => \ap_CS_fsm_reg[10]\(0)
    );
ram_reg_i_198: unisim.vcomponents.LUT5
    generic map(
      INIT => X"74FF7400"
    )
        port map (
      I0 => rk_offset_read_reg_977(1),
      I1 => ap_CS_fsm_pp0_stage1,
      I2 => empty_reg_517(1),
      I3 => ram_reg_13,
      I4 => \ram_reg_i_67__7_0\,
      O => grp_ClefiaEncrypt_1_fu_190_rk_address1(1)
    );
\ram_reg_i_1__11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF8BBB00000000"
    )
        port map (
      I0 => ram_reg_24,
      I1 => ram_reg_6,
      I2 => \^ap_cs_fsm_reg[1]_1\,
      I3 => \ram_reg_i_23__10_n_0\,
      I4 => ram_reg_25,
      I5 => ram_reg_15,
      O => \ap_CS_fsm_reg[2]_1\
    );
\ram_reg_i_22__9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"335F"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage1,
      I1 => grp_ClefiaF1Xor_3_fu_413_ap_start_reg,
      I2 => ap_enable_reg_pp0_iter0_reg,
      I3 => ap_CS_fsm_pp0_stage0,
      O => \^ap_cs_fsm_reg[1]_1\
    );
ram_reg_i_230: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2A08FFFF2A080000"
    )
        port map (
      I0 => ram_reg_15,
      I1 => ram_reg_13,
      I2 => ram_reg_i_433_n_0,
      I3 => \ram_reg_i_84__5\,
      I4 => \ram_reg_i_84__5_0\,
      I5 => shl_ln_reg_176(0),
      O => \shl_ln_reg_176_reg[7]\(0)
    );
ram_reg_i_236: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF4700"
    )
        port map (
      I0 => ram_reg_i_443_n_0,
      I1 => ram_reg_13,
      I2 => \ram_reg_i_87__5_0\,
      I3 => ram_reg_15,
      I4 => Q(3),
      I5 => Q(2),
      O => ram_reg_i_236_n_0
    );
\ram_reg_i_23__10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"37"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage2,
      I1 => ap_enable_reg_pp0_iter1,
      I2 => ap_CS_fsm_pp0_stage3,
      O => \ram_reg_i_23__10_n_0\
    );
ram_reg_i_245: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000005353FF00"
    )
        port map (
      I0 => ram_reg_i_453_n_0,
      I1 => \ram_reg_i_90__5\,
      I2 => ram_reg_13,
      I3 => Q(0),
      I4 => ram_reg_15,
      I5 => Q(2),
      O => \ap_CS_fsm_reg[5]\
    );
ram_reg_i_262: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAAAEA"
    )
        port map (
      I0 => ram_reg_i_462_n_0,
      I1 => \ram_reg_i_97__5_0\(0),
      I2 => Q(2),
      I3 => Q(3),
      I4 => \ram_reg_i_97__5_1\(0),
      O => grp_ClefiaEncrypt_1_fu_190_rk_address0(0)
    );
\ram_reg_i_32__8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000010123AB"
    )
        port map (
      I0 => ram_reg_6,
      I1 => ram_reg_2(1),
      I2 => \ram_reg_i_39__12_n_0\,
      I3 => ap_enable_reg_pp0_iter0,
      I4 => ram_reg_7,
      I5 => ram_reg_8,
      O => \ram_reg_i_32__8_n_0\
    );
ram_reg_i_369: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9A009AFF"
    )
        port map (
      I0 => rk_offset_read_reg_977(7),
      I1 => ram_reg_i_173_n_0,
      I2 => rk_offset_read_reg_977(6),
      I3 => ap_CS_fsm_pp0_stage1,
      I4 => \ram_reg_i_164__1\,
      O => \rk_offset_read_reg_977_reg[7]_1\
    );
ram_reg_i_375: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => rk_offset_read_reg_977(3),
      I1 => rk_offset_read_reg_977(1),
      I2 => rk_offset_read_reg_977(2),
      I3 => rk_offset_read_reg_977(4),
      O => ram_reg_i_375_n_0
    );
ram_reg_i_378: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAA00006AAAFFFF"
    )
        port map (
      I0 => rk_offset_read_reg_977(4),
      I1 => rk_offset_read_reg_977(3),
      I2 => rk_offset_read_reg_977(1),
      I3 => rk_offset_read_reg_977(2),
      I4 => ap_CS_fsm_pp0_stage1,
      I5 => ram_reg_i_185,
      O => \rk_offset_read_reg_977_reg[4]_0\
    );
ram_reg_i_381: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AFF6A006A006AFF"
    )
        port map (
      I0 => rk_offset_read_reg_977(3),
      I1 => rk_offset_read_reg_977(2),
      I2 => rk_offset_read_reg_977(1),
      I3 => ap_CS_fsm_pp0_stage1,
      I4 => empty_reg_517(2),
      I5 => empty_reg_517(3),
      O => \rk_offset_read_reg_977_reg[3]_0\
    );
ram_reg_i_395: unisim.vcomponents.LUT5
    generic map(
      INIT => X"59FF5900"
    )
        port map (
      I0 => rk_offset_read_reg_977(7),
      I1 => rk_offset_read_reg_977(6),
      I2 => ram_reg_i_546_n_0,
      I3 => ap_CS_fsm_pp0_stage1,
      I4 => ram_reg_i_207,
      O => \rk_offset_read_reg_977_reg[7]_0\
    );
\ram_reg_i_39__12\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"405F5F5F"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage3,
      I1 => ap_CS_fsm_pp0_stage2,
      I2 => ap_enable_reg_pp0_iter1,
      I3 => ap_enable_reg_pp0_iter0_0,
      I4 => ap_CS_fsm_pp0_stage1,
      O => \ram_reg_i_39__12_n_0\
    );
\ram_reg_i_40__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF80FFFFBF800000"
    )
        port map (
      I0 => \ram_reg_i_80__3_n_0\,
      I1 => ap_CS_fsm_pp0_stage3,
      I2 => ap_enable_reg_pp0_iter1,
      I3 => DOADO(7),
      I4 => \ram_reg_i_81__4_n_0\,
      I5 => \ram_reg_i_82__3_n_0\,
      O => \ap_CS_fsm_reg[3]_6\
    );
ram_reg_i_412: unisim.vcomponents.LUT5
    generic map(
      INIT => X"606F6F60"
    )
        port map (
      I0 => rk_offset_read_reg_977(6),
      I1 => ram_reg_i_546_n_0,
      I2 => ap_CS_fsm_pp0_stage1,
      I3 => ram_reg_12,
      I4 => ram_reg_i_215,
      O => \rk_offset_read_reg_977_reg[6]_1\
    );
ram_reg_i_423: unisim.vcomponents.MUXF7
     port map (
      I0 => ram_reg_i_222,
      I1 => ram_reg_i_560_n_0,
      O => \ap_CS_fsm_reg[1]_2\,
      S => ap_CS_fsm_pp0_stage1
    );
\ram_reg_i_42__8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF80FFFFBF800000"
    )
        port map (
      I0 => \ram_reg_i_85__4_n_0\,
      I1 => ap_CS_fsm_pp0_stage3,
      I2 => ap_enable_reg_pp0_iter1,
      I3 => DOADO(6),
      I4 => \ram_reg_i_81__4_n_0\,
      I5 => \ram_reg_i_86__3_n_0\,
      O => \ap_CS_fsm_reg[3]_5\
    );
ram_reg_i_433: unisim.vcomponents.MUXF7
     port map (
      I0 => ram_reg_i_230_0,
      I1 => ram_reg_i_566_n_0,
      O => ram_reg_i_433_n_0,
      S => ap_CS_fsm_pp0_stage1
    );
ram_reg_i_443: unisim.vcomponents.LUT6
    generic map(
      INIT => X"606F606F606F6F60"
    )
        port map (
      I0 => rk_offset_read_reg_977(3),
      I1 => ram_reg_i_570_n_0,
      I2 => ap_CS_fsm_pp0_stage1,
      I3 => empty_reg_517(3),
      I4 => empty_reg_517(2),
      I5 => ram_reg_i_245_0,
      O => ram_reg_i_443_n_0
    );
\ram_reg_i_44__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF80FFFFBF800000"
    )
        port map (
      I0 => \ram_reg_i_89__3_n_0\,
      I1 => ap_CS_fsm_pp0_stage3,
      I2 => ap_enable_reg_pp0_iter1,
      I3 => DOADO(5),
      I4 => \ram_reg_i_81__4_n_0\,
      I5 => \ram_reg_i_90__3_n_0\,
      O => \ap_CS_fsm_reg[3]_4\
    );
ram_reg_i_453: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A900A9FFA9FFA900"
    )
        port map (
      I0 => rk_offset_read_reg_977(2),
      I1 => rk_offset_read_reg_977(1),
      I2 => rk_offset_read_reg_977(0),
      I3 => ap_CS_fsm_pp0_stage1,
      I4 => empty_reg_517(2),
      I5 => ram_reg_i_245_0,
      O => ram_reg_i_453_n_0
    );
ram_reg_i_462: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4C4C4C4040404C40"
    )
        port map (
      I0 => \^rk_offset_read_reg_977_reg[6]_0\(0),
      I1 => \ram_reg_i_84__5_0\,
      I2 => ram_reg_15,
      I3 => grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_123_1_fu_88_rin_address1(0),
      I4 => Q(0),
      I5 => grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_123_118_fu_95_rin_address1(0),
      O => ram_reg_i_462_n_0
    );
\ram_reg_i_46__9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6656565666666666"
    )
        port map (
      I0 => DOADO(4),
      I1 => \ram_reg_i_93__3_n_0\,
      I2 => \ram_reg_i_94__4_n_0\,
      I3 => ap_CS_fsm_pp0_stage0,
      I4 => ap_enable_reg_pp0_iter2,
      I5 => \ram_reg_i_95__4_n_0\,
      O => ram_reg
    );
\ram_reg_i_48__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"909FFFFF909F0000"
    )
        port map (
      I0 => rk_offset_read_reg_977(6),
      I1 => ram_reg_i_173_n_0,
      I2 => ap_CS_fsm_pp0_stage1,
      I3 => ram_reg_12,
      I4 => ram_reg_13,
      I5 => ram_reg_14,
      O => \^rk_offset_read_reg_977_reg[6]_0\(2)
    );
\ram_reg_i_48__8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF80FFFFBF800000"
    )
        port map (
      I0 => \ram_reg_i_98__2_n_0\,
      I1 => ap_CS_fsm_pp0_stage3,
      I2 => ap_enable_reg_pp0_iter1,
      I3 => DOADO(3),
      I4 => \ram_reg_i_81__4_n_0\,
      I5 => \ram_reg_i_99__2_n_0\,
      O => \ap_CS_fsm_reg[3]_3\
    );
\ram_reg_i_4__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFF100"
    )
        port map (
      I0 => ram_reg_9,
      I1 => \ram_reg_i_23__10_n_0\,
      I2 => ram_reg_10,
      I3 => ram_reg_4,
      I4 => ram_reg_11,
      I5 => ap_ready_int,
      O => \^addrardaddr\(1)
    );
\ram_reg_i_50__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF80FFFFBF800000"
    )
        port map (
      I0 => \ram_reg_i_102__3_n_0\,
      I1 => ap_CS_fsm_pp0_stage3,
      I2 => ap_enable_reg_pp0_iter1,
      I3 => DOADO(2),
      I4 => \ram_reg_i_81__4_n_0\,
      I5 => \ram_reg_i_103__1_n_0\,
      O => \ap_CS_fsm_reg[3]_2\
    );
\ram_reg_i_52__8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF80FFFFBF800000"
    )
        port map (
      I0 => \ram_reg_i_106__2_n_0\,
      I1 => ap_CS_fsm_pp0_stage3,
      I2 => ap_enable_reg_pp0_iter1,
      I3 => DOADO(1),
      I4 => \ram_reg_i_81__4_n_0\,
      I5 => \ram_reg_i_107__3_n_0\,
      O => \ap_CS_fsm_reg[3]_1\
    );
ram_reg_i_546: unisim.vcomponents.LUT6
    generic map(
      INIT => X"777FFFFFFFFFFFFF"
    )
        port map (
      I0 => rk_offset_read_reg_977(4),
      I1 => rk_offset_read_reg_977(2),
      I2 => rk_offset_read_reg_977(0),
      I3 => rk_offset_read_reg_977(1),
      I4 => rk_offset_read_reg_977(3),
      I5 => rk_offset_read_reg_977(5),
      O => ram_reg_i_546_n_0
    );
\ram_reg_i_54__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF80FFFFBF800000"
    )
        port map (
      I0 => \ram_reg_i_110__3_n_0\,
      I1 => ap_CS_fsm_pp0_stage3,
      I2 => ap_enable_reg_pp0_iter1,
      I3 => DOADO(0),
      I4 => \ram_reg_i_81__4_n_0\,
      I5 => \ram_reg_i_111__3_n_0\,
      O => \ap_CS_fsm_reg[3]_0\
    );
ram_reg_i_560: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9595955555555555"
    )
        port map (
      I0 => rk_offset_read_reg_977(5),
      I1 => rk_offset_read_reg_977(4),
      I2 => rk_offset_read_reg_977(2),
      I3 => rk_offset_read_reg_977(0),
      I4 => rk_offset_read_reg_977(1),
      I5 => rk_offset_read_reg_977(3),
      O => ram_reg_i_560_n_0
    );
ram_reg_i_566: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99955555"
    )
        port map (
      I0 => rk_offset_read_reg_977(4),
      I1 => rk_offset_read_reg_977(3),
      I2 => rk_offset_read_reg_977(1),
      I3 => rk_offset_read_reg_977(0),
      I4 => rk_offset_read_reg_977(2),
      O => ram_reg_i_566_n_0
    );
\ram_reg_i_56__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF80FFFFBF800000"
    )
        port map (
      I0 => \ram_reg_i_114__3_n_0\,
      I1 => ap_CS_fsm_pp0_stage3,
      I2 => ap_enable_reg_pp0_iter1,
      I3 => DOBDO(7),
      I4 => \ram_reg_i_81__4_n_0\,
      I5 => \ram_reg_i_115__2_n_0\,
      O => \ap_CS_fsm_reg[3]_14\
    );
ram_reg_i_570: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1F"
    )
        port map (
      I0 => rk_offset_read_reg_977(1),
      I1 => rk_offset_read_reg_977(0),
      I2 => rk_offset_read_reg_977(2),
      O => ram_reg_i_570_n_0
    );
ram_reg_i_578: unisim.vcomponents.LUT5
    generic map(
      INIT => X"909F9F90"
    )
        port map (
      I0 => rk_offset_read_reg_977(1),
      I1 => rk_offset_read_reg_977(0),
      I2 => ap_CS_fsm_pp0_stage1,
      I3 => empty_reg_517(0),
      I4 => empty_reg_517(1),
      O => \rk_offset_read_reg_977_reg[1]_0\
    );
\ram_reg_i_58__8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF80FFFFBF800000"
    )
        port map (
      I0 => \ram_reg_i_118__3_n_0\,
      I1 => ap_CS_fsm_pp0_stage3,
      I2 => ap_enable_reg_pp0_iter1,
      I3 => DOBDO(6),
      I4 => \ram_reg_i_81__4_n_0\,
      I5 => \ram_reg_i_119__2_n_0\,
      O => \ap_CS_fsm_reg[3]_13\
    );
\ram_reg_i_5__8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFF8F0000"
    )
        port map (
      I0 => ram_reg_2(2),
      I1 => ap_enable_reg_pp0_iter0,
      I2 => ram_reg_3,
      I3 => \ram_reg_i_32__8_n_0\,
      I4 => ram_reg_4,
      I5 => ram_reg_5,
      O => \^addrardaddr\(0)
    );
\ram_reg_i_60__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF80FFFFBF800000"
    )
        port map (
      I0 => \ram_reg_i_122__3_n_0\,
      I1 => ap_CS_fsm_pp0_stage3,
      I2 => ap_enable_reg_pp0_iter1,
      I3 => DOBDO(5),
      I4 => \ram_reg_i_81__4_n_0\,
      I5 => \ram_reg_i_123__3_n_0\,
      O => \ap_CS_fsm_reg[3]_12\
    );
\ram_reg_i_62__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"606FFFFF606F0000"
    )
        port map (
      I0 => rk_offset_read_reg_977(1),
      I1 => rk_offset_read_reg_977(2),
      I2 => ap_CS_fsm_pp0_stage1,
      I3 => empty_reg_517(2),
      I4 => ram_reg_13,
      I5 => ram_reg_17,
      O => \^rk_offset_read_reg_977_reg[6]_0\(1)
    );
\ram_reg_i_62__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF80FFFFBF800000"
    )
        port map (
      I0 => \ram_reg_i_126__3_n_0\,
      I1 => ap_CS_fsm_pp0_stage3,
      I2 => ap_enable_reg_pp0_iter1,
      I3 => DOBDO(4),
      I4 => \ram_reg_i_81__4_n_0\,
      I5 => \ram_reg_i_127__3_n_0\,
      O => \ap_CS_fsm_reg[3]_11\
    );
\ram_reg_i_64__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF80FFFFBF800000"
    )
        port map (
      I0 => \ram_reg_i_130__3_n_0\,
      I1 => ap_CS_fsm_pp0_stage3,
      I2 => ap_enable_reg_pp0_iter1,
      I3 => DOBDO(3),
      I4 => \ram_reg_i_81__4_n_0\,
      I5 => \ram_reg_i_131__3_n_0\,
      O => \ap_CS_fsm_reg[3]_10\
    );
\ram_reg_i_66__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF80FFFFBF800000"
    )
        port map (
      I0 => \ram_reg_i_134__3_n_0\,
      I1 => ap_CS_fsm_pp0_stage3,
      I2 => ap_enable_reg_pp0_iter1,
      I3 => DOBDO(2),
      I4 => \ram_reg_i_81__4_n_0\,
      I5 => \ram_reg_i_135__2_n_0\,
      O => \ap_CS_fsm_reg[3]_9\
    );
\ram_reg_i_67__7\: unisim.vcomponents.MUXF7
     port map (
      I0 => grp_ClefiaEncrypt_1_fu_190_rk_address1(1),
      I1 => ram_reg_23(0),
      O => \ap_CS_fsm_reg[10]_0\,
      S => ram_reg_19(1)
    );
\ram_reg_i_68__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF80FFFFBF800000"
    )
        port map (
      I0 => \ram_reg_i_138__2_n_0\,
      I1 => ap_CS_fsm_pp0_stage3,
      I2 => ap_enable_reg_pp0_iter1,
      I3 => DOBDO(1),
      I4 => \ram_reg_i_81__4_n_0\,
      I5 => \ram_reg_i_139__3_n_0\,
      O => \ap_CS_fsm_reg[3]_8\
    );
\ram_reg_i_70__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => rk_offset_read_reg_977(0),
      I1 => ap_CS_fsm_pp0_stage1,
      I2 => empty_reg_517(0),
      I3 => ram_reg_13,
      I4 => ram_reg_16,
      O => \^rk_offset_read_reg_977_reg[6]_0\(0)
    );
\ram_reg_i_70__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF80FFFFBF800000"
    )
        port map (
      I0 => \ram_reg_i_142__2_n_0\,
      I1 => ap_CS_fsm_pp0_stage3,
      I2 => ap_enable_reg_pp0_iter1,
      I3 => DOBDO(0),
      I4 => \ram_reg_i_81__4_n_0\,
      I5 => \ram_reg_i_143__3_n_0\,
      O => \ap_CS_fsm_reg[3]_7\
    );
\ram_reg_i_72__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000005700570057"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter0_0,
      I1 => ap_CS_fsm_pp0_stage1,
      I2 => ap_CS_fsm_pp0_stage2,
      I3 => \ram_reg_i_94__4_n_0\,
      I4 => ap_CS_fsm_pp0_stage0,
      I5 => ap_enable_reg_pp0_iter2,
      O => \ap_CS_fsm_reg[1]_0\
    );
\ram_reg_i_74__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0777"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter2,
      I1 => ap_CS_fsm_pp0_stage0,
      I2 => ap_enable_reg_pp0_iter1,
      I3 => ap_CS_fsm_pp0_stage3,
      O => ap_enable_reg_pp0_iter2_reg_0
    );
\ram_reg_i_76__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF440040404040"
    )
        port map (
      I0 => \ram_reg_i_94__4_n_0\,
      I1 => ap_CS_fsm_pp0_stage2,
      I2 => ap_enable_reg_pp0_iter0_reg,
      I3 => grp_ClefiaF1Xor_3_fu_413_ap_start_reg,
      I4 => ap_enable_reg_pp0_iter2,
      I5 => ap_CS_fsm_pp0_stage0,
      O => \ap_CS_fsm_reg[2]_0\
    );
\ram_reg_i_7__9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \^addrardaddr\(1),
      I1 => Q(1),
      I2 => ram_reg_0,
      I3 => ram_reg_1(1),
      O => \ap_CS_fsm_reg[9]\(1)
    );
\ram_reg_i_80__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => or_ln134_4_fu_861_p3(7),
      I1 => x_assign_1_reg_1095(7),
      I2 => z_reg_1033(7),
      I3 => or_ln_fu_855_p3(7),
      I4 => x_assign_s_reg_1089(7),
      I5 => DOADO(7),
      O => \ram_reg_i_80__3_n_0\
    );
\ram_reg_i_81__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage0,
      I1 => ap_enable_reg_pp0_iter2,
      O => \ram_reg_i_81__4_n_0\
    );
\ram_reg_i_82__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => DOADO(7),
      I1 => or_ln_reg_1131(7),
      I2 => or_ln134_4_reg_1136(7),
      I3 => xor_ln180_reg_1073_pp0_iter1_reg(7),
      I4 => z_2_reg_1079(7),
      O => \ram_reg_i_82__3_n_0\
    );
\ram_reg_i_85__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => or_ln134_4_fu_861_p3(6),
      I1 => x_assign_1_reg_1095(6),
      I2 => z_reg_1033(6),
      I3 => or_ln_fu_855_p3(6),
      I4 => x_assign_s_reg_1089(6),
      I5 => DOADO(6),
      O => \ram_reg_i_85__4_n_0\
    );
\ram_reg_i_86__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => DOADO(6),
      I1 => or_ln_reg_1131(6),
      I2 => or_ln134_4_reg_1136(6),
      I3 => xor_ln180_reg_1073_pp0_iter1_reg(6),
      I4 => z_2_reg_1079(6),
      O => \ram_reg_i_86__3_n_0\
    );
\ram_reg_i_87__5\: unisim.vcomponents.MUXF7
     port map (
      I0 => ram_reg_i_236_n_0,
      I1 => ram_reg_22(1),
      O => \ram_reg_i_87__5_n_0\,
      S => ram_reg_19(1)
    );
\ram_reg_i_89__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => or_ln134_4_fu_861_p3(7),
      I1 => z_reg_1033(5),
      I2 => or_ln_fu_855_p3(5),
      I3 => or_ln134_4_fu_861_p3(5),
      I4 => x_assign_s_reg_1089(5),
      I5 => DOADO(5),
      O => \ram_reg_i_89__3_n_0\
    );
\ram_reg_i_8__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \^addrardaddr\(0),
      I1 => Q(1),
      I2 => ram_reg_0,
      I3 => ram_reg_1(0),
      O => \ap_CS_fsm_reg[9]\(0)
    );
\ram_reg_i_90__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => DOADO(5),
      I1 => or_ln_reg_1131(5),
      I2 => or_ln134_4_reg_1136(5),
      I3 => xor_ln180_reg_1073_pp0_iter1_reg(5),
      I4 => z_2_reg_1079(5),
      O => \ram_reg_i_90__3_n_0\
    );
\ram_reg_i_93__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996000000000000"
    )
        port map (
      I0 => or_ln_reg_1131(4),
      I1 => or_ln134_4_reg_1136(4),
      I2 => xor_ln180_reg_1073_pp0_iter1_reg(4),
      I3 => z_2_reg_1079(4),
      I4 => ap_enable_reg_pp0_iter2,
      I5 => ap_CS_fsm_pp0_stage0,
      O => \ram_reg_i_93__3_n_0\
    );
\ram_reg_i_94__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage3,
      I1 => ap_enable_reg_pp0_iter1,
      O => \ram_reg_i_94__4_n_0\
    );
\ram_reg_i_95__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => x_assign_s_reg_1089(4),
      I1 => or_ln134_4_fu_861_p3(6),
      I2 => z_reg_1033(4),
      I3 => or_ln_fu_855_p3(4),
      I4 => or_ln134_4_fu_861_p3(4),
      O => \ram_reg_i_95__4_n_0\
    );
\ram_reg_i_97__5\: unisim.vcomponents.MUXF7
     port map (
      I0 => grp_ClefiaEncrypt_1_fu_190_rk_address0(0),
      I1 => ram_reg_22(0),
      O => \ram_reg_i_97__5_n_0\,
      S => ram_reg_19(1)
    );
\ram_reg_i_98__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => x_assign_1_reg_1095(3),
      I1 => z_reg_1033(3),
      I2 => or_ln_fu_855_p3(3),
      I3 => or_ln134_4_fu_861_p3(3),
      I4 => x_assign_s_reg_1089(3),
      I5 => DOADO(3),
      O => \ram_reg_i_98__2_n_0\
    );
\ram_reg_i_99__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => DOADO(3),
      I1 => or_ln_reg_1131(3),
      I2 => or_ln134_4_reg_1136(3),
      I3 => xor_ln180_reg_1073_pp0_iter1_reg(3),
      I4 => z_2_reg_1079(3),
      O => \ram_reg_i_99__2_n_0\
    );
reg_311_reg_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E4E4E400"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage0,
      I1 => ap_enable_reg_pp0_iter0_reg,
      I2 => grp_ClefiaF1Xor_3_fu_413_ap_start_reg,
      I3 => ap_CS_fsm_pp0_stage1,
      I4 => ap_CS_fsm_pp0_stage2,
      O => reg_3130
    );
reg_311_reg_i_4: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCF088A0"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage3,
      I1 => grp_ClefiaF1Xor_3_fu_413_ap_start_reg,
      I2 => ap_enable_reg_pp0_iter0_reg,
      I3 => ap_CS_fsm_pp0_stage0,
      I4 => ap_CS_fsm_pp0_stage2,
      O => clefia_s0_ce0
    );
\rk_offset_read_reg_977[2]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => empty_reg_517(2),
      O => grp_ClefiaF1Xor_3_fu_413_rk_offset(2)
    );
\rk_offset_read_reg_977[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => empty_reg_517(2),
      I1 => empty_reg_517(3),
      O => grp_ClefiaF1Xor_3_fu_413_rk_offset(3)
    );
\rk_offset_read_reg_977[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1E"
    )
        port map (
      I0 => empty_reg_517(3),
      I1 => empty_reg_517(2),
      I2 => empty_reg_517(4),
      O => grp_ClefiaF1Xor_3_fu_413_rk_offset(4)
    );
\rk_offset_read_reg_977[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1FE0"
    )
        port map (
      I0 => empty_reg_517(2),
      I1 => empty_reg_517(3),
      I2 => empty_reg_517(4),
      I3 => empty_reg_517(5),
      O => grp_ClefiaF1Xor_3_fu_413_rk_offset(5)
    );
\rk_offset_read_reg_977[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"777F8880"
    )
        port map (
      I0 => empty_reg_517(5),
      I1 => empty_reg_517(4),
      I2 => empty_reg_517(3),
      I3 => empty_reg_517(2),
      I4 => empty_reg_517(6),
      O => grp_ClefiaF1Xor_3_fu_413_rk_offset(6)
    );
\rk_offset_read_reg_977[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1FFFFFFFE0000000"
    )
        port map (
      I0 => empty_reg_517(2),
      I1 => empty_reg_517(3),
      I2 => empty_reg_517(4),
      I3 => empty_reg_517(5),
      I4 => empty_reg_517(6),
      I5 => empty_reg_517(7),
      O => grp_ClefiaF1Xor_3_fu_413_rk_offset(7)
    );
\rk_offset_read_reg_977_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage0,
      D => empty_reg_517(0),
      Q => rk_offset_read_reg_977(0),
      R => '0'
    );
\rk_offset_read_reg_977_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage0,
      D => empty_reg_517(1),
      Q => rk_offset_read_reg_977(1),
      R => '0'
    );
\rk_offset_read_reg_977_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage0,
      D => grp_ClefiaF1Xor_3_fu_413_rk_offset(2),
      Q => rk_offset_read_reg_977(2),
      R => '0'
    );
\rk_offset_read_reg_977_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage0,
      D => grp_ClefiaF1Xor_3_fu_413_rk_offset(3),
      Q => rk_offset_read_reg_977(3),
      R => '0'
    );
\rk_offset_read_reg_977_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage0,
      D => grp_ClefiaF1Xor_3_fu_413_rk_offset(4),
      Q => rk_offset_read_reg_977(4),
      R => '0'
    );
\rk_offset_read_reg_977_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage0,
      D => grp_ClefiaF1Xor_3_fu_413_rk_offset(5),
      Q => rk_offset_read_reg_977(5),
      R => '0'
    );
\rk_offset_read_reg_977_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage0,
      D => grp_ClefiaF1Xor_3_fu_413_rk_offset(6),
      Q => rk_offset_read_reg_977(6),
      R => '0'
    );
\rk_offset_read_reg_977_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage0,
      D => grp_ClefiaF1Xor_3_fu_413_rk_offset(7),
      Q => rk_offset_read_reg_977(7),
      R => '0'
    );
select_ln131_10_fu_793_p3: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => D(6),
      I1 => D(2),
      I2 => D(7),
      O => x_assign_7_fu_813_p3(4)
    );
select_ln131_5_fu_717_p3: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \z_3_reg_1084_reg[7]_0\(6),
      I1 => \z_3_reg_1084_reg[7]_0\(2),
      I2 => \z_3_reg_1084_reg[7]_0\(7),
      O => x_assign_2_fu_737_p3(4)
    );
\tmp_12_reg_1058_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage3,
      D => \z_3_reg_1084_reg[7]_0\(5),
      Q => or_ln_fu_855_p3(0),
      R => '0'
    );
\tmp_26_reg_1068_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage3,
      D => D(5),
      Q => or_ln134_7_fu_867_p3(0),
      R => '0'
    );
\trunc_ln134_11_reg_1111_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage0,
      D => \trunc_ln134_9_reg_1063[1]_i_1_n_0\,
      Q => or_ln134_9_fu_873_p3(2),
      R => '0'
    );
\trunc_ln134_11_reg_1111_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage0,
      D => \trunc_ln134_9_reg_1063[2]_i_1_n_0\,
      Q => or_ln134_9_fu_873_p3(3),
      R => '0'
    );
\trunc_ln134_11_reg_1111_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage0,
      D => \trunc_ln134_9_reg_1063[3]_i_1_n_0\,
      Q => or_ln134_9_fu_873_p3(4),
      R => '0'
    );
\trunc_ln134_11_reg_1111_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage0,
      D => x_assign_7_fu_813_p3(4),
      Q => or_ln134_9_fu_873_p3(5),
      R => '0'
    );
\trunc_ln134_2_reg_1053[5]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \z_3_reg_1084_reg[7]_0\(7),
      I1 => \z_3_reg_1084_reg[7]_0\(3),
      O => \trunc_ln134_2_reg_1053[5]_i_1_n_0\
    );
\trunc_ln134_2_reg_1053_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage3,
      D => \z_3_reg_1084_reg[7]_0\(6),
      Q => or_ln_fu_855_p3(1),
      R => '0'
    );
\trunc_ln134_2_reg_1053_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage3,
      D => \trunc_ln134_6_reg_1101[1]_i_1_n_0\,
      Q => or_ln_fu_855_p3(2),
      R => '0'
    );
\trunc_ln134_2_reg_1053_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage3,
      D => \trunc_ln134_6_reg_1101[2]_i_1_n_0\,
      Q => or_ln_fu_855_p3(3),
      R => '0'
    );
\trunc_ln134_2_reg_1053_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage3,
      D => \trunc_ln134_6_reg_1101[3]_i_1_n_0\,
      Q => or_ln_fu_855_p3(4),
      R => '0'
    );
\trunc_ln134_2_reg_1053_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage3,
      D => x_assign_2_fu_737_p3(4),
      Q => or_ln_fu_855_p3(5),
      R => '0'
    );
\trunc_ln134_2_reg_1053_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage3,
      D => \trunc_ln134_2_reg_1053[5]_i_1_n_0\,
      Q => or_ln_fu_855_p3(6),
      R => '0'
    );
\trunc_ln134_2_reg_1053_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage3,
      D => \z_3_reg_1084_reg[7]_0\(4),
      Q => or_ln_fu_855_p3(7),
      R => '0'
    );
\trunc_ln134_6_reg_1101[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \z_3_reg_1084_reg[7]_0\(5),
      I1 => \z_3_reg_1084_reg[7]_0\(7),
      O => \trunc_ln134_6_reg_1101[1]_i_1_n_0\
    );
\trunc_ln134_6_reg_1101[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \z_3_reg_1084_reg[7]_0\(5),
      I1 => \z_3_reg_1084_reg[7]_0\(0),
      I2 => \z_3_reg_1084_reg[7]_0\(6),
      O => \trunc_ln134_6_reg_1101[2]_i_1_n_0\
    );
\trunc_ln134_6_reg_1101[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \z_3_reg_1084_reg[7]_0\(5),
      I1 => \z_3_reg_1084_reg[7]_0\(7),
      I2 => \z_3_reg_1084_reg[7]_0\(1),
      I3 => \z_3_reg_1084_reg[7]_0\(6),
      O => \trunc_ln134_6_reg_1101[3]_i_1_n_0\
    );
\trunc_ln134_6_reg_1101_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage0,
      D => \trunc_ln134_6_reg_1101[1]_i_1_n_0\,
      Q => or_ln134_4_fu_861_p3(2),
      R => '0'
    );
\trunc_ln134_6_reg_1101_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage0,
      D => \trunc_ln134_6_reg_1101[2]_i_1_n_0\,
      Q => or_ln134_4_fu_861_p3(3),
      R => '0'
    );
\trunc_ln134_6_reg_1101_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage0,
      D => \trunc_ln134_6_reg_1101[3]_i_1_n_0\,
      Q => or_ln134_4_fu_861_p3(4),
      R => '0'
    );
\trunc_ln134_6_reg_1101_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage0,
      D => x_assign_2_fu_737_p3(4),
      Q => or_ln134_4_fu_861_p3(5),
      R => '0'
    );
\trunc_ln134_6_reg_1101_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage0,
      D => \trunc_ln134_2_reg_1053[5]_i_1_n_0\,
      Q => or_ln134_4_fu_861_p3(6),
      R => '0'
    );
\trunc_ln134_6_reg_1101_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage0,
      D => \z_3_reg_1084_reg[7]_0\(4),
      Q => or_ln134_4_fu_861_p3(7),
      R => '0'
    );
\trunc_ln134_9_reg_1063[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => D(5),
      I1 => D(7),
      O => \trunc_ln134_9_reg_1063[1]_i_1_n_0\
    );
\trunc_ln134_9_reg_1063[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => D(5),
      I1 => D(0),
      I2 => D(6),
      O => \trunc_ln134_9_reg_1063[2]_i_1_n_0\
    );
\trunc_ln134_9_reg_1063[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => D(5),
      I1 => D(7),
      I2 => D(1),
      I3 => D(6),
      O => \trunc_ln134_9_reg_1063[3]_i_1_n_0\
    );
\trunc_ln134_9_reg_1063[5]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => D(7),
      I1 => D(3),
      O => \trunc_ln134_9_reg_1063[5]_i_1_n_0\
    );
\trunc_ln134_9_reg_1063_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage3,
      D => D(6),
      Q => or_ln134_7_fu_867_p3(1),
      R => '0'
    );
\trunc_ln134_9_reg_1063_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage3,
      D => \trunc_ln134_9_reg_1063[1]_i_1_n_0\,
      Q => or_ln134_7_fu_867_p3(2),
      R => '0'
    );
\trunc_ln134_9_reg_1063_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage3,
      D => \trunc_ln134_9_reg_1063[2]_i_1_n_0\,
      Q => or_ln134_7_fu_867_p3(3),
      R => '0'
    );
\trunc_ln134_9_reg_1063_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage3,
      D => \trunc_ln134_9_reg_1063[3]_i_1_n_0\,
      Q => or_ln134_7_fu_867_p3(4),
      R => '0'
    );
\trunc_ln134_9_reg_1063_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage3,
      D => x_assign_7_fu_813_p3(4),
      Q => or_ln134_7_fu_867_p3(5),
      R => '0'
    );
\trunc_ln134_9_reg_1063_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage3,
      D => \trunc_ln134_9_reg_1063[5]_i_1_n_0\,
      Q => or_ln134_7_fu_867_p3(6),
      R => '0'
    );
\trunc_ln134_9_reg_1063_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage3,
      D => D(4),
      Q => or_ln134_7_fu_867_p3(7),
      R => '0'
    );
\x_assign_1_reg_1095[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \z_3_reg_1084_reg[7]_0\(7),
      I1 => \z_3_reg_1084_reg[7]_0\(1),
      O => \x_assign_1_reg_1095[2]_i_1_n_0\
    );
\x_assign_1_reg_1095[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \z_3_reg_1084_reg[7]_0\(7),
      I1 => \z_3_reg_1084_reg[7]_0\(2),
      O => \x_assign_1_reg_1095[3]_i_1_n_0\
    );
\x_assign_1_reg_1095_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage0,
      D => \z_3_reg_1084_reg[7]_0\(7),
      Q => x_assign_1_reg_1095(0),
      R => '0'
    );
\x_assign_1_reg_1095_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage0,
      D => \z_3_reg_1084_reg[7]_0\(0),
      Q => x_assign_1_reg_1095(1),
      R => '0'
    );
\x_assign_1_reg_1095_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage0,
      D => \x_assign_1_reg_1095[2]_i_1_n_0\,
      Q => x_assign_1_reg_1095(2),
      R => '0'
    );
\x_assign_1_reg_1095_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage0,
      D => \x_assign_1_reg_1095[3]_i_1_n_0\,
      Q => x_assign_1_reg_1095(3),
      R => '0'
    );
\x_assign_1_reg_1095_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage0,
      D => \z_3_reg_1084_reg[7]_0\(5),
      Q => x_assign_1_reg_1095(6),
      R => '0'
    );
\x_assign_1_reg_1095_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage0,
      D => \z_3_reg_1084_reg[7]_0\(6),
      Q => x_assign_1_reg_1095(7),
      R => '0'
    );
\x_assign_s_reg_1089[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => D(7),
      I1 => D(1),
      O => \x_assign_s_reg_1089[2]_i_1_n_0\
    );
\x_assign_s_reg_1089[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => D(7),
      I1 => D(2),
      O => \x_assign_s_reg_1089[3]_i_1_n_0\
    );
\x_assign_s_reg_1089_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage0,
      D => D(7),
      Q => x_assign_s_reg_1089(0),
      R => '0'
    );
\x_assign_s_reg_1089_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage0,
      D => D(0),
      Q => x_assign_s_reg_1089(1),
      R => '0'
    );
\x_assign_s_reg_1089_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage0,
      D => \x_assign_s_reg_1089[2]_i_1_n_0\,
      Q => x_assign_s_reg_1089(2),
      R => '0'
    );
\x_assign_s_reg_1089_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage0,
      D => \x_assign_s_reg_1089[3]_i_1_n_0\,
      Q => x_assign_s_reg_1089(3),
      R => '0'
    );
\x_assign_s_reg_1089_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage0,
      D => \trunc_ln134_9_reg_1063[5]_i_1_n_0\,
      Q => x_assign_s_reg_1089(4),
      R => '0'
    );
\x_assign_s_reg_1089_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage0,
      D => D(4),
      Q => x_assign_s_reg_1089(5),
      R => '0'
    );
\x_assign_s_reg_1089_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage0,
      D => D(5),
      Q => x_assign_s_reg_1089(6),
      R => '0'
    );
\x_assign_s_reg_1089_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage0,
      D => D(6),
      Q => x_assign_s_reg_1089(7),
      R => '0'
    );
\xor_ln180_reg_1073[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \z_3_reg_1084_reg[7]_0\(7),
      I1 => D(7),
      O => xor_ln180_fu_613_p2(0)
    );
\xor_ln180_reg_1073[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \z_3_reg_1084_reg[7]_0\(0),
      I1 => D(0),
      O => xor_ln180_fu_613_p2(1)
    );
\xor_ln180_reg_1073[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \z_3_reg_1084_reg[7]_0\(1),
      I1 => \z_3_reg_1084_reg[7]_0\(7),
      I2 => D(1),
      I3 => D(7),
      O => xor_ln180_fu_613_p2(2)
    );
\xor_ln180_reg_1073[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \z_3_reg_1084_reg[7]_0\(2),
      I1 => \z_3_reg_1084_reg[7]_0\(7),
      I2 => D(2),
      I3 => D(7),
      O => xor_ln180_fu_613_p2(3)
    );
\xor_ln180_reg_1073[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \z_3_reg_1084_reg[7]_0\(3),
      I1 => \z_3_reg_1084_reg[7]_0\(7),
      I2 => D(3),
      I3 => D(7),
      O => xor_ln180_fu_613_p2(4)
    );
\xor_ln180_reg_1073[5]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \z_3_reg_1084_reg[7]_0\(4),
      I1 => D(4),
      O => xor_ln180_fu_613_p2(5)
    );
\xor_ln180_reg_1073[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \z_3_reg_1084_reg[7]_0\(5),
      I1 => D(5),
      O => xor_ln180_fu_613_p2(6)
    );
\xor_ln180_reg_1073[7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \z_3_reg_1084_reg[7]_0\(6),
      I1 => D(6),
      O => xor_ln180_fu_613_p2(7)
    );
\xor_ln180_reg_1073_pp0_iter1_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage3,
      D => xor_ln180_reg_1073(0),
      Q => xor_ln180_reg_1073_pp0_iter1_reg(0),
      R => '0'
    );
\xor_ln180_reg_1073_pp0_iter1_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage3,
      D => xor_ln180_reg_1073(1),
      Q => xor_ln180_reg_1073_pp0_iter1_reg(1),
      R => '0'
    );
\xor_ln180_reg_1073_pp0_iter1_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage3,
      D => xor_ln180_reg_1073(2),
      Q => xor_ln180_reg_1073_pp0_iter1_reg(2),
      R => '0'
    );
\xor_ln180_reg_1073_pp0_iter1_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage3,
      D => xor_ln180_reg_1073(3),
      Q => xor_ln180_reg_1073_pp0_iter1_reg(3),
      R => '0'
    );
\xor_ln180_reg_1073_pp0_iter1_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage3,
      D => xor_ln180_reg_1073(4),
      Q => xor_ln180_reg_1073_pp0_iter1_reg(4),
      R => '0'
    );
\xor_ln180_reg_1073_pp0_iter1_reg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage3,
      D => xor_ln180_reg_1073(5),
      Q => xor_ln180_reg_1073_pp0_iter1_reg(5),
      R => '0'
    );
\xor_ln180_reg_1073_pp0_iter1_reg_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage3,
      D => xor_ln180_reg_1073(6),
      Q => xor_ln180_reg_1073_pp0_iter1_reg(6),
      R => '0'
    );
\xor_ln180_reg_1073_pp0_iter1_reg_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage3,
      D => xor_ln180_reg_1073(7),
      Q => xor_ln180_reg_1073_pp0_iter1_reg(7),
      R => '0'
    );
\xor_ln180_reg_1073_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage3,
      D => xor_ln180_fu_613_p2(0),
      Q => xor_ln180_reg_1073(0),
      R => '0'
    );
\xor_ln180_reg_1073_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage3,
      D => xor_ln180_fu_613_p2(1),
      Q => xor_ln180_reg_1073(1),
      R => '0'
    );
\xor_ln180_reg_1073_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage3,
      D => xor_ln180_fu_613_p2(2),
      Q => xor_ln180_reg_1073(2),
      R => '0'
    );
\xor_ln180_reg_1073_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage3,
      D => xor_ln180_fu_613_p2(3),
      Q => xor_ln180_reg_1073(3),
      R => '0'
    );
\xor_ln180_reg_1073_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage3,
      D => xor_ln180_fu_613_p2(4),
      Q => xor_ln180_reg_1073(4),
      R => '0'
    );
\xor_ln180_reg_1073_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage3,
      D => xor_ln180_fu_613_p2(5),
      Q => xor_ln180_reg_1073(5),
      R => '0'
    );
\xor_ln180_reg_1073_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage3,
      D => xor_ln180_fu_613_p2(6),
      Q => xor_ln180_reg_1073(6),
      R => '0'
    );
\xor_ln180_reg_1073_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage3,
      D => xor_ln180_fu_613_p2(7),
      Q => xor_ln180_reg_1073(7),
      R => '0'
    );
\z_1_reg_1038[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A820"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage3,
      I1 => ap_CS_fsm_pp0_stage0,
      I2 => ap_enable_reg_pp0_iter0_reg,
      I3 => grp_ClefiaF1Xor_3_fu_413_ap_start_reg,
      O => grp_ClefiaF1Xor_3_fu_413_ap_ready
    );
\z_1_reg_1038_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_ClefiaF1Xor_3_fu_413_ap_ready,
      D => \z_3_reg_1084_reg[7]_0\(0),
      Q => z_1_reg_1038(0),
      R => '0'
    );
\z_1_reg_1038_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_ClefiaF1Xor_3_fu_413_ap_ready,
      D => \z_3_reg_1084_reg[7]_0\(1),
      Q => z_1_reg_1038(1),
      R => '0'
    );
\z_1_reg_1038_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_ClefiaF1Xor_3_fu_413_ap_ready,
      D => \z_3_reg_1084_reg[7]_0\(2),
      Q => z_1_reg_1038(2),
      R => '0'
    );
\z_1_reg_1038_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_ClefiaF1Xor_3_fu_413_ap_ready,
      D => \z_3_reg_1084_reg[7]_0\(3),
      Q => z_1_reg_1038(3),
      R => '0'
    );
\z_1_reg_1038_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_ClefiaF1Xor_3_fu_413_ap_ready,
      D => \z_3_reg_1084_reg[7]_0\(4),
      Q => z_1_reg_1038(4),
      R => '0'
    );
\z_1_reg_1038_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_ClefiaF1Xor_3_fu_413_ap_ready,
      D => \z_3_reg_1084_reg[7]_0\(5),
      Q => z_1_reg_1038(5),
      R => '0'
    );
\z_1_reg_1038_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_ClefiaF1Xor_3_fu_413_ap_ready,
      D => \z_3_reg_1084_reg[7]_0\(6),
      Q => z_1_reg_1038(6),
      R => '0'
    );
\z_1_reg_1038_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_ClefiaF1Xor_3_fu_413_ap_ready,
      D => \z_3_reg_1084_reg[7]_0\(7),
      Q => z_1_reg_1038(7),
      R => '0'
    );
\z_2_reg_1079_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => z_2_reg_10790,
      D => D(0),
      Q => z_2_reg_1079(0),
      R => '0'
    );
\z_2_reg_1079_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => z_2_reg_10790,
      D => D(1),
      Q => z_2_reg_1079(1),
      R => '0'
    );
\z_2_reg_1079_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => z_2_reg_10790,
      D => D(2),
      Q => z_2_reg_1079(2),
      R => '0'
    );
\z_2_reg_1079_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => z_2_reg_10790,
      D => D(3),
      Q => z_2_reg_1079(3),
      R => '0'
    );
\z_2_reg_1079_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => z_2_reg_10790,
      D => D(4),
      Q => z_2_reg_1079(4),
      R => '0'
    );
\z_2_reg_1079_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => z_2_reg_10790,
      D => D(5),
      Q => z_2_reg_1079(5),
      R => '0'
    );
\z_2_reg_1079_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => z_2_reg_10790,
      D => D(6),
      Q => z_2_reg_1079(6),
      R => '0'
    );
\z_2_reg_1079_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => z_2_reg_10790,
      D => D(7),
      Q => z_2_reg_1079(7),
      R => '0'
    );
\z_3_reg_1084[7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage0,
      I1 => ap_enable_reg_pp0_iter1,
      O => z_2_reg_10790
    );
\z_3_reg_1084_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => z_2_reg_10790,
      D => \z_3_reg_1084_reg[7]_0\(0),
      Q => z_3_reg_1084(0),
      R => '0'
    );
\z_3_reg_1084_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => z_2_reg_10790,
      D => \z_3_reg_1084_reg[7]_0\(1),
      Q => z_3_reg_1084(1),
      R => '0'
    );
\z_3_reg_1084_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => z_2_reg_10790,
      D => \z_3_reg_1084_reg[7]_0\(2),
      Q => z_3_reg_1084(2),
      R => '0'
    );
\z_3_reg_1084_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => z_2_reg_10790,
      D => \z_3_reg_1084_reg[7]_0\(3),
      Q => z_3_reg_1084(3),
      R => '0'
    );
\z_3_reg_1084_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => z_2_reg_10790,
      D => \z_3_reg_1084_reg[7]_0\(4),
      Q => z_3_reg_1084(4),
      R => '0'
    );
\z_3_reg_1084_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => z_2_reg_10790,
      D => \z_3_reg_1084_reg[7]_0\(5),
      Q => z_3_reg_1084(5),
      R => '0'
    );
\z_3_reg_1084_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => z_2_reg_10790,
      D => \z_3_reg_1084_reg[7]_0\(6),
      Q => z_3_reg_1084(6),
      R => '0'
    );
\z_3_reg_1084_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => z_2_reg_10790,
      D => \z_3_reg_1084_reg[7]_0\(7),
      Q => z_3_reg_1084(7),
      R => '0'
    );
\z_reg_1033_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_ClefiaF1Xor_3_fu_413_ap_ready,
      D => D(0),
      Q => z_reg_1033(0),
      R => '0'
    );
\z_reg_1033_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_ClefiaF1Xor_3_fu_413_ap_ready,
      D => D(1),
      Q => z_reg_1033(1),
      R => '0'
    );
\z_reg_1033_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_ClefiaF1Xor_3_fu_413_ap_ready,
      D => D(2),
      Q => z_reg_1033(2),
      R => '0'
    );
\z_reg_1033_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_ClefiaF1Xor_3_fu_413_ap_ready,
      D => D(3),
      Q => z_reg_1033(3),
      R => '0'
    );
\z_reg_1033_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_ClefiaF1Xor_3_fu_413_ap_ready,
      D => D(4),
      Q => z_reg_1033(4),
      R => '0'
    );
\z_reg_1033_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_ClefiaF1Xor_3_fu_413_ap_ready,
      D => D(5),
      Q => z_reg_1033(5),
      R => '0'
    );
\z_reg_1033_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_ClefiaF1Xor_3_fu_413_ap_ready,
      D => D(6),
      Q => z_reg_1033(6),
      R => '0'
    );
\z_reg_1033_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_ClefiaF1Xor_3_fu_413_ap_ready,
      D => D(7),
      Q => z_reg_1033(7),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_ClefiaF1Xor_3_53 is
  port (
    grp_ClefiaDecrypt_1_fu_212_rk_ce1 : out STD_LOGIC;
    WEA : out STD_LOGIC_VECTOR ( 0 to 0 );
    fout_ce0 : out STD_LOGIC;
    fout_ce1 : out STD_LOGIC;
    \ap_CS_fsm_reg[26]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    reg_3130 : out STD_LOGIC;
    clefia_s0_ce0 : out STD_LOGIC;
    \ap_CS_fsm_reg[0]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    ADDRARDADDR : out STD_LOGIC_VECTOR ( 0 to 0 );
    \ap_CS_fsm_reg[26]_0\ : out STD_LOGIC;
    \ap_CS_fsm_reg[15]\ : out STD_LOGIC;
    \ap_CS_fsm_reg[17]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \rk_offset_read_reg_977_reg[1]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    DIADI : out STD_LOGIC_VECTOR ( 7 downto 0 );
    DIBDI : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \rk_offset_read_reg_977_reg[7]_0\ : out STD_LOGIC;
    \rk_offset_read_reg_977_reg[6]_0\ : out STD_LOGIC;
    \rk_offset_read_reg_977_reg[5]_0\ : out STD_LOGIC;
    \rk_offset_read_reg_977_reg[4]_0\ : out STD_LOGIC;
    \rk_offset_read_reg_977_reg[5]_1\ : out STD_LOGIC;
    \rk_offset_read_reg_977_reg[6]_1\ : out STD_LOGIC;
    \rk_offset_read_reg_977_reg[7]_1\ : out STD_LOGIC;
    \rk_offset_read_reg_977_reg[4]_1\ : out STD_LOGIC;
    \rk_offset_read_reg_977_reg[0]_0\ : out STD_LOGIC;
    grp_ClefiaF1Xor_3_fu_421_ap_start_reg_reg : out STD_LOGIC;
    rk_ce1 : out STD_LOGIC;
    \ap_CS_fsm_reg[7]\ : out STD_LOGIC;
    \ap_CS_fsm_reg[3]_0\ : out STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \z_3_reg_1084_reg[7]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_rst_n : in STD_LOGIC;
    ram_reg : in STD_LOGIC;
    \ram_reg_i_157__1\ : in STD_LOGIC;
    ram_reg_0 : in STD_LOGIC;
    grp_ClefiaF1Xor_3_fu_421_ap_start_reg : in STD_LOGIC;
    ram_reg_1 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 4 downto 0 );
    grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_116_126_fu_124_ap_start_reg : in STD_LOGIC;
    ram_reg_2 : in STD_LOGIC;
    ram_reg_3 : in STD_LOGIC;
    ap_enable_reg_pp0_iter0 : in STD_LOGIC;
    ram_reg_4 : in STD_LOGIC_VECTOR ( 9 downto 0 );
    ram_reg_5 : in STD_LOGIC;
    ram_reg_6 : in STD_LOGIC;
    ram_reg_7 : in STD_LOGIC;
    ram_reg_8 : in STD_LOGIC;
    ram_reg_9 : in STD_LOGIC;
    ap_enable_reg_pp0_iter1_0 : in STD_LOGIC;
    ram_reg_10 : in STD_LOGIC;
    ram_reg_11 : in STD_LOGIC_VECTOR ( 0 to 0 );
    ram_reg_12 : in STD_LOGIC;
    \ram_reg_i_93__5\ : in STD_LOGIC;
    rin_address1 : in STD_LOGIC_VECTOR ( 0 to 0 );
    rk_offset : in STD_LOGIC_VECTOR ( 6 downto 0 );
    \ram_reg_i_87__5\ : in STD_LOGIC;
    \ram_reg_i_97__5\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \ram_reg_i_97__5_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    ram_reg_i_263_0 : in STD_LOGIC;
    grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_123_1_fu_88_rin_address1 : in STD_LOGIC_VECTOR ( 0 to 0 );
    ram_reg_i_263_1 : in STD_LOGIC_VECTOR ( 0 to 0 );
    ram_reg_13 : in STD_LOGIC;
    \ram_reg_i_67__7\ : in STD_LOGIC;
    ram_reg_14 : in STD_LOGIC;
    \ram_reg_i_59__7\ : in STD_LOGIC;
    ram_reg_15 : in STD_LOGIC;
    \ram_reg_i_35__12_0\ : in STD_LOGIC;
    ram_reg_16 : in STD_LOGIC;
    ram_reg_17 : in STD_LOGIC;
    ram_reg_18 : in STD_LOGIC;
    ram_reg_19 : in STD_LOGIC;
    ram_reg_20 : in STD_LOGIC;
    ram_reg_21 : in STD_LOGIC;
    ram_reg_22 : in STD_LOGIC;
    ram_reg_23 : in STD_LOGIC;
    ram_reg_24 : in STD_LOGIC;
    ram_reg_25 : in STD_LOGIC;
    ram_reg_26 : in STD_LOGIC;
    ram_reg_27 : in STD_LOGIC;
    ram_reg_28 : in STD_LOGIC;
    ram_reg_29 : in STD_LOGIC;
    ram_reg_30 : in STD_LOGIC;
    ram_reg_31 : in STD_LOGIC;
    DOADO : in STD_LOGIC_VECTOR ( 7 downto 0 );
    DOBDO : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ram_reg_i_221 : in STD_LOGIC;
    \ram_reg_i_76__5\ : in STD_LOGIC;
    \ram_reg_i_72__5\ : in STD_LOGIC;
    ram_reg_i_229 : in STD_LOGIC;
    ram_reg_i_237_0 : in STD_LOGIC;
    ram_reg_32 : in STD_LOGIC;
    ram_reg_33 : in STD_LOGIC;
    ram_reg_34 : in STD_LOGIC_VECTOR ( 0 to 0 );
    grp_ClefiaEncrypt_1_fu_190_rk_ce1 : in STD_LOGIC;
    ram_reg_35 : in STD_LOGIC;
    ram_reg_36 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_ClefiaF1Xor_3_53 : entity is "clefia_ClefiaF1Xor_3";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_ClefiaF1Xor_3_53;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_ClefiaF1Xor_3_53 is
  signal \ap_CS_fsm[1]_i_2__11_n_0\ : STD_LOGIC;
  signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
  signal ap_CS_fsm_pp0_stage1 : STD_LOGIC;
  signal ap_CS_fsm_pp0_stage2 : STD_LOGIC;
  signal ap_CS_fsm_pp0_stage3 : STD_LOGIC;
  signal ap_NS_fsm : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal ap_enable_reg_pp0_iter0_0 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter0_reg : STD_LOGIC;
  signal ap_enable_reg_pp0_iter1 : STD_LOGIC;
  signal \ap_enable_reg_pp0_iter1_i_1__20_n_0\ : STD_LOGIC;
  signal ap_enable_reg_pp0_iter2 : STD_LOGIC;
  signal \ap_enable_reg_pp0_iter2_i_1__8_n_0\ : STD_LOGIC;
  signal \^fout_ce1\ : STD_LOGIC;
  signal \^grp_clefiadecrypt_1_fu_212_rk_ce1\ : STD_LOGIC;
  signal grp_ClefiaF1Xor_3_fu_421_ap_ready : STD_LOGIC;
  signal or_ln134_4_fu_861_p3 : STD_LOGIC_VECTOR ( 7 downto 2 );
  signal or_ln134_4_reg_1136 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal or_ln134_7_fu_867_p3 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal or_ln134_7_reg_1141 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal or_ln134_9_fu_873_p3 : STD_LOGIC_VECTOR ( 5 downto 2 );
  signal or_ln134_9_reg_1146 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal or_ln_fu_855_p3 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal or_ln_reg_1131 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \ram_reg_i_100__4_n_0\ : STD_LOGIC;
  signal \ram_reg_i_103__2_n_0\ : STD_LOGIC;
  signal \ram_reg_i_104__4_n_0\ : STD_LOGIC;
  signal \ram_reg_i_107__4_n_0\ : STD_LOGIC;
  signal \ram_reg_i_108__4_n_0\ : STD_LOGIC;
  signal \ram_reg_i_111__4_n_0\ : STD_LOGIC;
  signal \ram_reg_i_112__3_n_0\ : STD_LOGIC;
  signal \ram_reg_i_115__3_n_0\ : STD_LOGIC;
  signal \ram_reg_i_116__4_n_0\ : STD_LOGIC;
  signal \ram_reg_i_119__3_n_0\ : STD_LOGIC;
  signal \ram_reg_i_120__4_n_0\ : STD_LOGIC;
  signal \ram_reg_i_123__4_n_0\ : STD_LOGIC;
  signal \ram_reg_i_124__3_n_0\ : STD_LOGIC;
  signal \ram_reg_i_127__4_n_0\ : STD_LOGIC;
  signal \ram_reg_i_128__4_n_0\ : STD_LOGIC;
  signal \ram_reg_i_131__4_n_0\ : STD_LOGIC;
  signal \ram_reg_i_132__3_n_0\ : STD_LOGIC;
  signal \ram_reg_i_135__3_n_0\ : STD_LOGIC;
  signal \ram_reg_i_136__4_n_0\ : STD_LOGIC;
  signal \ram_reg_i_139__4_n_0\ : STD_LOGIC;
  signal \ram_reg_i_140__3_n_0\ : STD_LOGIC;
  signal \ram_reg_i_22__11_n_0\ : STD_LOGIC;
  signal \ram_reg_i_23__12_n_0\ : STD_LOGIC;
  signal \ram_reg_i_28__10_n_0\ : STD_LOGIC;
  signal \ram_reg_i_28__9_n_0\ : STD_LOGIC;
  signal ram_reg_i_357_n_0 : STD_LOGIC;
  signal \ram_reg_i_35__12_n_0\ : STD_LOGIC;
  signal ram_reg_i_372_n_0 : STD_LOGIC;
  signal \ram_reg_i_38__11_n_0\ : STD_LOGIC;
  signal \ram_reg_i_38__9_n_0\ : STD_LOGIC;
  signal ram_reg_i_392_n_0 : STD_LOGIC;
  signal \ram_reg_i_41__11_n_0\ : STD_LOGIC;
  signal \ram_reg_i_41__12_n_0\ : STD_LOGIC;
  signal \ram_reg_i_43__9_n_0\ : STD_LOGIC;
  signal ram_reg_i_445_n_0 : STD_LOGIC;
  signal ram_reg_i_459_n_0 : STD_LOGIC;
  signal \ram_reg_i_45__10_n_0\ : STD_LOGIC;
  signal ram_reg_i_463_n_0 : STD_LOGIC;
  signal \ram_reg_i_47__9_n_0\ : STD_LOGIC;
  signal \ram_reg_i_49__8_n_0\ : STD_LOGIC;
  signal \ram_reg_i_51__9_n_0\ : STD_LOGIC;
  signal \ram_reg_i_53__7_n_0\ : STD_LOGIC;
  signal ram_reg_i_555_n_0 : STD_LOGIC;
  signal \ram_reg_i_55__8_n_0\ : STD_LOGIC;
  signal ram_reg_i_563_n_0 : STD_LOGIC;
  signal \ram_reg_i_57__8_n_0\ : STD_LOGIC;
  signal \ram_reg_i_59__6_n_0\ : STD_LOGIC;
  signal \ram_reg_i_61__6_n_0\ : STD_LOGIC;
  signal \ram_reg_i_63__6_n_0\ : STD_LOGIC;
  signal \ram_reg_i_65__6_n_0\ : STD_LOGIC;
  signal \ram_reg_i_67__6_n_0\ : STD_LOGIC;
  signal \ram_reg_i_69__6_n_0\ : STD_LOGIC;
  signal \ram_reg_i_71__7_n_0\ : STD_LOGIC;
  signal \ram_reg_i_73__6_n_0\ : STD_LOGIC;
  signal \ram_reg_i_75__3_n_0\ : STD_LOGIC;
  signal \ram_reg_i_76__4_n_0\ : STD_LOGIC;
  signal \ram_reg_i_77__5_n_0\ : STD_LOGIC;
  signal \ram_reg_i_79__4_n_0\ : STD_LOGIC;
  signal \ram_reg_i_80__4_n_0\ : STD_LOGIC;
  signal \ram_reg_i_83__4_n_0\ : STD_LOGIC;
  signal \ram_reg_i_84__4_n_0\ : STD_LOGIC;
  signal \ram_reg_i_87__4_n_0\ : STD_LOGIC;
  signal \ram_reg_i_88__5_n_0\ : STD_LOGIC;
  signal \ram_reg_i_91__4_n_0\ : STD_LOGIC;
  signal \ram_reg_i_92__4_n_0\ : STD_LOGIC;
  signal \ram_reg_i_95__5_n_0\ : STD_LOGIC;
  signal \ram_reg_i_96__4_n_0\ : STD_LOGIC;
  signal \ram_reg_i_99__3_n_0\ : STD_LOGIC;
  signal rk_offset_read_reg_977 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \^rk_offset_read_reg_977_reg[1]_0\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \trunc_ln134_2_reg_1053[5]_i_1_n_0\ : STD_LOGIC;
  signal \trunc_ln134_6_reg_1101[1]_i_1_n_0\ : STD_LOGIC;
  signal \trunc_ln134_6_reg_1101[2]_i_1_n_0\ : STD_LOGIC;
  signal \trunc_ln134_6_reg_1101[3]_i_1_n_0\ : STD_LOGIC;
  signal \trunc_ln134_9_reg_1063[1]_i_1_n_0\ : STD_LOGIC;
  signal \trunc_ln134_9_reg_1063[2]_i_1_n_0\ : STD_LOGIC;
  signal \trunc_ln134_9_reg_1063[3]_i_1_n_0\ : STD_LOGIC;
  signal \trunc_ln134_9_reg_1063[5]_i_1_n_0\ : STD_LOGIC;
  signal x_assign_1_reg_1095 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \x_assign_1_reg_1095[2]_i_1_n_0\ : STD_LOGIC;
  signal \x_assign_1_reg_1095[3]_i_1_n_0\ : STD_LOGIC;
  signal x_assign_2_fu_737_p3 : STD_LOGIC_VECTOR ( 4 to 4 );
  signal x_assign_7_fu_813_p3 : STD_LOGIC_VECTOR ( 4 to 4 );
  signal x_assign_s_reg_1089 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \x_assign_s_reg_1089[2]_i_1_n_0\ : STD_LOGIC;
  signal \x_assign_s_reg_1089[3]_i_1_n_0\ : STD_LOGIC;
  signal xor_ln180_fu_613_p2 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal xor_ln180_reg_1073 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal xor_ln180_reg_1073_pp0_iter1_reg : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal z_1_reg_1038 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal z_2_reg_1079 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal z_2_reg_10790 : STD_LOGIC;
  signal z_3_reg_1084 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal z_reg_1033 : STD_LOGIC_VECTOR ( 7 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \ap_CS_fsm[0]_i_1__25\ : label is "soft_lutpair102";
  attribute SOFT_HLUTNM of \ap_CS_fsm[1]_i_2__11\ : label is "soft_lutpair94";
  attribute FSM_ENCODING : string;
  attribute FSM_ENCODING of \ap_CS_fsm_reg[0]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[1]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[2]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[3]\ : label is "none";
  attribute SOFT_HLUTNM of \ap_enable_reg_pp0_iter0_reg_i_1__11\ : label is "soft_lutpair94";
  attribute SOFT_HLUTNM of \ap_enable_reg_pp0_iter2_i_1__8\ : label is "soft_lutpair95";
  attribute SOFT_HLUTNM of \ram_reg_i_22__11\ : label is "soft_lutpair96";
  attribute SOFT_HLUTNM of \ram_reg_i_23__12\ : label is "soft_lutpair93";
  attribute SOFT_HLUTNM of \ram_reg_i_30__12\ : label is "soft_lutpair93";
  attribute SOFT_HLUTNM of ram_reg_i_357 : label is "soft_lutpair96";
  attribute SOFT_HLUTNM of ram_reg_i_392 : label is "soft_lutpair92";
  attribute SOFT_HLUTNM of ram_reg_i_452 : label is "soft_lutpair91";
  attribute SOFT_HLUTNM of ram_reg_i_555 : label is "soft_lutpair92";
  attribute SOFT_HLUTNM of ram_reg_i_563 : label is "soft_lutpair91";
  attribute SOFT_HLUTNM of \ram_reg_i_75__3\ : label is "soft_lutpair102";
  attribute SOFT_HLUTNM of \ram_reg_i_76__4\ : label is "soft_lutpair95";
  attribute SOFT_HLUTNM of select_ln131_10_fu_793_p3 : label is "soft_lutpair103";
  attribute SOFT_HLUTNM of select_ln131_5_fu_717_p3 : label is "soft_lutpair98";
  attribute SOFT_HLUTNM of \trunc_ln134_2_reg_1053[5]_i_1\ : label is "soft_lutpair99";
  attribute SOFT_HLUTNM of \trunc_ln134_6_reg_1101[1]_i_1\ : label is "soft_lutpair101";
  attribute SOFT_HLUTNM of \trunc_ln134_6_reg_1101[2]_i_1\ : label is "soft_lutpair105";
  attribute SOFT_HLUTNM of \trunc_ln134_6_reg_1101[3]_i_1\ : label is "soft_lutpair101";
  attribute SOFT_HLUTNM of \trunc_ln134_9_reg_1063[1]_i_1\ : label is "soft_lutpair100";
  attribute SOFT_HLUTNM of \trunc_ln134_9_reg_1063[2]_i_1\ : label is "soft_lutpair104";
  attribute SOFT_HLUTNM of \trunc_ln134_9_reg_1063[3]_i_1\ : label is "soft_lutpair100";
  attribute SOFT_HLUTNM of \trunc_ln134_9_reg_1063[5]_i_1\ : label is "soft_lutpair106";
  attribute SOFT_HLUTNM of \x_assign_1_reg_1095[2]_i_1\ : label is "soft_lutpair107";
  attribute SOFT_HLUTNM of \x_assign_1_reg_1095[3]_i_1\ : label is "soft_lutpair107";
  attribute SOFT_HLUTNM of \x_assign_s_reg_1089[2]_i_1\ : label is "soft_lutpair106";
  attribute SOFT_HLUTNM of \x_assign_s_reg_1089[3]_i_1\ : label is "soft_lutpair103";
  attribute SOFT_HLUTNM of \xor_ln180_reg_1073[0]_i_1\ : label is "soft_lutpair97";
  attribute SOFT_HLUTNM of \xor_ln180_reg_1073[1]_i_1\ : label is "soft_lutpair105";
  attribute SOFT_HLUTNM of \xor_ln180_reg_1073[2]_i_1\ : label is "soft_lutpair97";
  attribute SOFT_HLUTNM of \xor_ln180_reg_1073[3]_i_1\ : label is "soft_lutpair98";
  attribute SOFT_HLUTNM of \xor_ln180_reg_1073[4]_i_1\ : label is "soft_lutpair99";
  attribute SOFT_HLUTNM of \xor_ln180_reg_1073[6]_i_1\ : label is "soft_lutpair104";
begin
  fout_ce1 <= \^fout_ce1\;
  grp_ClefiaDecrypt_1_fu_212_rk_ce1 <= \^grp_clefiadecrypt_1_fu_212_rk_ce1\;
  \rk_offset_read_reg_977_reg[1]_0\(3 downto 0) <= \^rk_offset_read_reg_977_reg[1]_0\(3 downto 0);
\ap_CS_fsm[0]_i_1__25\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ABAA"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage3,
      I1 => grp_ClefiaF1Xor_3_fu_421_ap_start_reg,
      I2 => ap_enable_reg_pp0_iter1,
      I3 => ap_CS_fsm_pp0_stage0,
      O => ap_NS_fsm(0)
    );
\ap_CS_fsm[1]_i_1__21\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0002"
    )
        port map (
      I0 => \ap_CS_fsm[1]_i_2__11_n_0\,
      I1 => ap_CS_fsm_pp0_stage2,
      I2 => ap_CS_fsm_pp0_stage1,
      I3 => ap_CS_fsm_pp0_stage3,
      O => ap_NS_fsm(1)
    );
\ap_CS_fsm[1]_i_2__11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFF40"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage0,
      I1 => ap_enable_reg_pp0_iter0_reg,
      I2 => ap_enable_reg_pp0_iter2,
      I3 => ap_enable_reg_pp0_iter1,
      I4 => grp_ClefiaF1Xor_3_fu_421_ap_start_reg,
      O => \ap_CS_fsm[1]_i_2__11_n_0\
    );
\ap_CS_fsm_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(0),
      Q => ap_CS_fsm_pp0_stage0,
      S => ap_rst_n_inv
    );
\ap_CS_fsm_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(1),
      Q => ap_CS_fsm_pp0_stage1,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_CS_fsm_pp0_stage1,
      Q => ap_CS_fsm_pp0_stage2,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_CS_fsm_pp0_stage2,
      Q => ap_CS_fsm_pp0_stage3,
      R => ap_rst_n_inv
    );
\ap_enable_reg_pp0_iter0_reg_i_1__11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => grp_ClefiaF1Xor_3_fu_421_ap_start_reg,
      I1 => ap_enable_reg_pp0_iter0_reg,
      I2 => ap_CS_fsm_pp0_stage0,
      O => ap_enable_reg_pp0_iter0_0
    );
ap_enable_reg_pp0_iter0_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_enable_reg_pp0_iter0_0,
      Q => ap_enable_reg_pp0_iter0_reg,
      R => ap_rst_n_inv
    );
\ap_enable_reg_pp0_iter1_i_1__20\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ACFFAC00"
    )
        port map (
      I0 => grp_ClefiaF1Xor_3_fu_421_ap_start_reg,
      I1 => ap_enable_reg_pp0_iter0_reg,
      I2 => ap_CS_fsm_pp0_stage0,
      I3 => ap_CS_fsm_pp0_stage3,
      I4 => ap_enable_reg_pp0_iter1,
      O => \ap_enable_reg_pp0_iter1_i_1__20_n_0\
    );
ap_enable_reg_pp0_iter1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_enable_reg_pp0_iter1_i_1__20_n_0\,
      Q => ap_enable_reg_pp0_iter1,
      R => ap_rst_n_inv
    );
\ap_enable_reg_pp0_iter2_i_1__8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"45C00000"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage0,
      I1 => ap_enable_reg_pp0_iter1,
      I2 => ap_CS_fsm_pp0_stage3,
      I3 => ap_enable_reg_pp0_iter2,
      I4 => ap_rst_n,
      O => \ap_enable_reg_pp0_iter2_i_1__8_n_0\
    );
ap_enable_reg_pp0_iter2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_enable_reg_pp0_iter2_i_1__8_n_0\,
      Q => ap_enable_reg_pp0_iter2,
      R => '0'
    );
grp_ClefiaF1Xor_3_fu_421_ap_start_reg_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF02AA02AA02AA"
    )
        port map (
      I0 => grp_ClefiaF1Xor_3_fu_421_ap_start_reg,
      I1 => ap_enable_reg_pp0_iter0_reg,
      I2 => ap_CS_fsm_pp0_stage0,
      I3 => ap_CS_fsm_pp0_stage3,
      I4 => ap_enable_reg_pp0_iter0,
      I5 => ram_reg_4(1),
      O => grp_ClefiaF1Xor_3_fu_421_ap_start_reg_reg
    );
\or_ln134_4_reg_1136_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage3,
      D => x_assign_1_reg_1095(6),
      Q => or_ln134_4_reg_1136(0),
      R => '0'
    );
\or_ln134_4_reg_1136_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage3,
      D => x_assign_1_reg_1095(7),
      Q => or_ln134_4_reg_1136(1),
      R => '0'
    );
\or_ln134_4_reg_1136_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage3,
      D => or_ln134_4_fu_861_p3(2),
      Q => or_ln134_4_reg_1136(2),
      R => '0'
    );
\or_ln134_4_reg_1136_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage3,
      D => or_ln134_4_fu_861_p3(3),
      Q => or_ln134_4_reg_1136(3),
      R => '0'
    );
\or_ln134_4_reg_1136_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage3,
      D => or_ln134_4_fu_861_p3(4),
      Q => or_ln134_4_reg_1136(4),
      R => '0'
    );
\or_ln134_4_reg_1136_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage3,
      D => or_ln134_4_fu_861_p3(5),
      Q => or_ln134_4_reg_1136(5),
      R => '0'
    );
\or_ln134_4_reg_1136_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage3,
      D => or_ln134_4_fu_861_p3(6),
      Q => or_ln134_4_reg_1136(6),
      R => '0'
    );
\or_ln134_4_reg_1136_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage3,
      D => or_ln134_4_fu_861_p3(7),
      Q => or_ln134_4_reg_1136(7),
      R => '0'
    );
\or_ln134_7_reg_1141_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage3,
      D => or_ln134_7_fu_867_p3(0),
      Q => or_ln134_7_reg_1141(0),
      R => '0'
    );
\or_ln134_7_reg_1141_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage3,
      D => or_ln134_7_fu_867_p3(1),
      Q => or_ln134_7_reg_1141(1),
      R => '0'
    );
\or_ln134_7_reg_1141_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage3,
      D => or_ln134_7_fu_867_p3(2),
      Q => or_ln134_7_reg_1141(2),
      R => '0'
    );
\or_ln134_7_reg_1141_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage3,
      D => or_ln134_7_fu_867_p3(3),
      Q => or_ln134_7_reg_1141(3),
      R => '0'
    );
\or_ln134_7_reg_1141_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage3,
      D => or_ln134_7_fu_867_p3(4),
      Q => or_ln134_7_reg_1141(4),
      R => '0'
    );
\or_ln134_7_reg_1141_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage3,
      D => or_ln134_7_fu_867_p3(5),
      Q => or_ln134_7_reg_1141(5),
      R => '0'
    );
\or_ln134_7_reg_1141_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage3,
      D => or_ln134_7_fu_867_p3(6),
      Q => or_ln134_7_reg_1141(6),
      R => '0'
    );
\or_ln134_7_reg_1141_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage3,
      D => or_ln134_7_fu_867_p3(7),
      Q => or_ln134_7_reg_1141(7),
      R => '0'
    );
\or_ln134_9_reg_1146_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage3,
      D => x_assign_s_reg_1089(6),
      Q => or_ln134_9_reg_1146(0),
      R => '0'
    );
\or_ln134_9_reg_1146_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage3,
      D => x_assign_s_reg_1089(7),
      Q => or_ln134_9_reg_1146(1),
      R => '0'
    );
\or_ln134_9_reg_1146_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage3,
      D => or_ln134_9_fu_873_p3(2),
      Q => or_ln134_9_reg_1146(2),
      R => '0'
    );
\or_ln134_9_reg_1146_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage3,
      D => or_ln134_9_fu_873_p3(3),
      Q => or_ln134_9_reg_1146(3),
      R => '0'
    );
\or_ln134_9_reg_1146_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage3,
      D => or_ln134_9_fu_873_p3(4),
      Q => or_ln134_9_reg_1146(4),
      R => '0'
    );
\or_ln134_9_reg_1146_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage3,
      D => or_ln134_9_fu_873_p3(5),
      Q => or_ln134_9_reg_1146(5),
      R => '0'
    );
\or_ln134_9_reg_1146_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage3,
      D => x_assign_s_reg_1089(4),
      Q => or_ln134_9_reg_1146(6),
      R => '0'
    );
\or_ln134_9_reg_1146_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage3,
      D => x_assign_s_reg_1089(5),
      Q => or_ln134_9_reg_1146(7),
      R => '0'
    );
\or_ln_reg_1131_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage3,
      D => or_ln_fu_855_p3(0),
      Q => or_ln_reg_1131(0),
      R => '0'
    );
\or_ln_reg_1131_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage3,
      D => or_ln_fu_855_p3(1),
      Q => or_ln_reg_1131(1),
      R => '0'
    );
\or_ln_reg_1131_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage3,
      D => or_ln_fu_855_p3(2),
      Q => or_ln_reg_1131(2),
      R => '0'
    );
\or_ln_reg_1131_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage3,
      D => or_ln_fu_855_p3(3),
      Q => or_ln_reg_1131(3),
      R => '0'
    );
\or_ln_reg_1131_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage3,
      D => or_ln_fu_855_p3(4),
      Q => or_ln_reg_1131(4),
      R => '0'
    );
\or_ln_reg_1131_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage3,
      D => or_ln_fu_855_p3(5),
      Q => or_ln_reg_1131(5),
      R => '0'
    );
\or_ln_reg_1131_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage3,
      D => or_ln_fu_855_p3(6),
      Q => or_ln_reg_1131(6),
      R => '0'
    );
\or_ln_reg_1131_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage3,
      D => or_ln_fu_855_p3(7),
      Q => or_ln_reg_1131(7),
      R => '0'
    );
\ram_reg_i_100__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => x_assign_s_reg_1089(2),
      I1 => x_assign_1_reg_1095(2),
      I2 => z_reg_1033(2),
      I3 => or_ln_fu_855_p3(2),
      I4 => or_ln134_4_fu_861_p3(2),
      O => \ram_reg_i_100__4_n_0\
    );
\ram_reg_i_103__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => x_assign_1_reg_1095(1),
      I1 => x_assign_1_reg_1095(7),
      I2 => z_reg_1033(1),
      I3 => or_ln_fu_855_p3(1),
      I4 => x_assign_s_reg_1089(1),
      I5 => DOADO(1),
      O => \ram_reg_i_103__2_n_0\
    );
\ram_reg_i_104__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => DOADO(1),
      I1 => or_ln_reg_1131(1),
      I2 => or_ln134_4_reg_1136(1),
      I3 => xor_ln180_reg_1073_pp0_iter1_reg(1),
      I4 => z_2_reg_1079(1),
      O => \ram_reg_i_104__4_n_0\
    );
\ram_reg_i_107__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => x_assign_1_reg_1095(0),
      I1 => x_assign_1_reg_1095(6),
      I2 => z_reg_1033(0),
      I3 => or_ln_fu_855_p3(0),
      I4 => x_assign_s_reg_1089(0),
      I5 => DOADO(0),
      O => \ram_reg_i_107__4_n_0\
    );
\ram_reg_i_108__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => DOADO(0),
      I1 => or_ln_reg_1131(0),
      I2 => or_ln134_4_reg_1136(0),
      I3 => xor_ln180_reg_1073_pp0_iter1_reg(0),
      I4 => z_2_reg_1079(0),
      O => \ram_reg_i_108__4_n_0\
    );
\ram_reg_i_10__10\: unisim.vcomponents.MUXF7
     port map (
      I0 => \ram_reg_i_41__12_n_0\,
      I1 => ram_reg_23,
      O => DIADI(7),
      S => ram_reg_5
    );
\ram_reg_i_111__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => x_assign_s_reg_1089(7),
      I1 => x_assign_s_reg_1089(5),
      I2 => x_assign_1_reg_1095(7),
      I3 => z_1_reg_1038(7),
      I4 => or_ln134_7_fu_867_p3(7),
      I5 => DOBDO(7),
      O => \ram_reg_i_111__4_n_0\
    );
\ram_reg_i_112__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => DOBDO(7),
      I1 => or_ln134_9_reg_1146(7),
      I2 => or_ln134_7_reg_1141(7),
      I3 => xor_ln180_reg_1073_pp0_iter1_reg(7),
      I4 => z_3_reg_1084(7),
      O => \ram_reg_i_112__3_n_0\
    );
\ram_reg_i_115__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => x_assign_s_reg_1089(6),
      I1 => x_assign_s_reg_1089(4),
      I2 => x_assign_1_reg_1095(6),
      I3 => z_1_reg_1038(6),
      I4 => or_ln134_7_fu_867_p3(6),
      I5 => DOBDO(6),
      O => \ram_reg_i_115__3_n_0\
    );
\ram_reg_i_116__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => DOBDO(6),
      I1 => or_ln134_9_reg_1146(6),
      I2 => or_ln134_7_reg_1141(6),
      I3 => xor_ln180_reg_1073_pp0_iter1_reg(6),
      I4 => z_3_reg_1084(6),
      O => \ram_reg_i_116__4_n_0\
    );
\ram_reg_i_119__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => or_ln134_4_fu_861_p3(7),
      I1 => z_1_reg_1038(5),
      I2 => x_assign_s_reg_1089(5),
      I3 => or_ln134_9_fu_873_p3(5),
      I4 => or_ln134_7_fu_867_p3(5),
      I5 => DOBDO(5),
      O => \ram_reg_i_119__3_n_0\
    );
\ram_reg_i_11__10\: unisim.vcomponents.MUXF7
     port map (
      I0 => \ram_reg_i_43__9_n_0\,
      I1 => ram_reg_22,
      O => DIADI(6),
      S => ram_reg_5
    );
\ram_reg_i_120__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => DOBDO(5),
      I1 => or_ln134_9_reg_1146(5),
      I2 => or_ln134_7_reg_1141(5),
      I3 => xor_ln180_reg_1073_pp0_iter1_reg(5),
      I4 => z_3_reg_1084(5),
      O => \ram_reg_i_120__4_n_0\
    );
\ram_reg_i_123__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => or_ln134_4_fu_861_p3(6),
      I1 => z_1_reg_1038(4),
      I2 => x_assign_s_reg_1089(4),
      I3 => or_ln134_9_fu_873_p3(4),
      I4 => or_ln134_7_fu_867_p3(4),
      I5 => DOBDO(4),
      O => \ram_reg_i_123__4_n_0\
    );
\ram_reg_i_124__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => DOBDO(4),
      I1 => or_ln134_9_reg_1146(4),
      I2 => or_ln134_7_reg_1141(4),
      I3 => xor_ln180_reg_1073_pp0_iter1_reg(4),
      I4 => z_3_reg_1084(4),
      O => \ram_reg_i_124__3_n_0\
    );
\ram_reg_i_127__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => x_assign_1_reg_1095(3),
      I1 => z_1_reg_1038(3),
      I2 => x_assign_s_reg_1089(3),
      I3 => or_ln134_9_fu_873_p3(3),
      I4 => or_ln134_7_fu_867_p3(3),
      I5 => DOBDO(3),
      O => \ram_reg_i_127__4_n_0\
    );
\ram_reg_i_128__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => DOBDO(3),
      I1 => or_ln134_9_reg_1146(3),
      I2 => or_ln134_7_reg_1141(3),
      I3 => xor_ln180_reg_1073_pp0_iter1_reg(3),
      I4 => z_3_reg_1084(3),
      O => \ram_reg_i_128__4_n_0\
    );
\ram_reg_i_12__10\: unisim.vcomponents.MUXF7
     port map (
      I0 => \ram_reg_i_45__10_n_0\,
      I1 => ram_reg_21,
      O => DIADI(5),
      S => ram_reg_5
    );
\ram_reg_i_131__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => x_assign_1_reg_1095(2),
      I1 => z_1_reg_1038(2),
      I2 => x_assign_s_reg_1089(2),
      I3 => or_ln134_9_fu_873_p3(2),
      I4 => or_ln134_7_fu_867_p3(2),
      I5 => DOBDO(2),
      O => \ram_reg_i_131__4_n_0\
    );
\ram_reg_i_132__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => DOBDO(2),
      I1 => or_ln134_9_reg_1146(2),
      I2 => or_ln134_7_reg_1141(2),
      I3 => xor_ln180_reg_1073_pp0_iter1_reg(2),
      I4 => z_3_reg_1084(2),
      O => \ram_reg_i_132__3_n_0\
    );
\ram_reg_i_135__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => x_assign_1_reg_1095(1),
      I1 => z_1_reg_1038(1),
      I2 => x_assign_s_reg_1089(1),
      I3 => x_assign_s_reg_1089(7),
      I4 => or_ln134_7_fu_867_p3(1),
      I5 => DOBDO(1),
      O => \ram_reg_i_135__3_n_0\
    );
\ram_reg_i_136__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => DOBDO(1),
      I1 => or_ln134_9_reg_1146(1),
      I2 => or_ln134_7_reg_1141(1),
      I3 => xor_ln180_reg_1073_pp0_iter1_reg(1),
      I4 => z_3_reg_1084(1),
      O => \ram_reg_i_136__4_n_0\
    );
\ram_reg_i_139__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => x_assign_1_reg_1095(0),
      I1 => z_1_reg_1038(0),
      I2 => x_assign_s_reg_1089(0),
      I3 => x_assign_s_reg_1089(6),
      I4 => or_ln134_7_fu_867_p3(0),
      I5 => DOBDO(0),
      O => \ram_reg_i_139__4_n_0\
    );
\ram_reg_i_13__10\: unisim.vcomponents.MUXF7
     port map (
      I0 => \ram_reg_i_47__9_n_0\,
      I1 => ram_reg_20,
      O => DIADI(4),
      S => ram_reg_5
    );
\ram_reg_i_140__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => DOBDO(0),
      I1 => or_ln134_9_reg_1146(0),
      I2 => or_ln134_7_reg_1141(0),
      I3 => xor_ln180_reg_1073_pp0_iter1_reg(0),
      I4 => z_3_reg_1084(0),
      O => \ram_reg_i_140__3_n_0\
    );
\ram_reg_i_14__10\: unisim.vcomponents.MUXF7
     port map (
      I0 => \ram_reg_i_49__8_n_0\,
      I1 => ram_reg_19,
      O => DIADI(3),
      S => ram_reg_5
    );
\ram_reg_i_152__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A2A2A202A202A202"
    )
        port map (
      I0 => ram_reg,
      I1 => \ram_reg_i_157__1\,
      I2 => ram_reg_0,
      I3 => ram_reg_i_357_n_0,
      I4 => ap_CS_fsm_pp0_stage0,
      I5 => grp_ClefiaF1Xor_3_fu_421_ap_start_reg,
      O => \^grp_clefiadecrypt_1_fu_212_rk_ce1\
    );
\ram_reg_i_15__10\: unisim.vcomponents.MUXF7
     port map (
      I0 => \ram_reg_i_51__9_n_0\,
      I1 => ram_reg_18,
      O => DIADI(2),
      S => ram_reg_5
    );
\ram_reg_i_16__10\: unisim.vcomponents.MUXF7
     port map (
      I0 => \ram_reg_i_53__7_n_0\,
      I1 => ram_reg_17,
      O => DIADI(1),
      S => ram_reg_5
    );
\ram_reg_i_170__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6F60"
    )
        port map (
      I0 => rk_offset_read_reg_977(6),
      I1 => ram_reg_i_372_n_0,
      I2 => ap_CS_fsm_pp0_stage1,
      I3 => rk_offset(5),
      O => \rk_offset_read_reg_977_reg[6]_0\
    );
ram_reg_i_179: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAFFFF6AAA0000"
    )
        port map (
      I0 => rk_offset_read_reg_977(5),
      I1 => rk_offset_read_reg_977(4),
      I2 => rk_offset_read_reg_977(1),
      I3 => rk_offset_read_reg_977(3),
      I4 => ap_CS_fsm_pp0_stage1,
      I5 => rk_offset(4),
      O => \rk_offset_read_reg_977_reg[5]_0\
    );
\ram_reg_i_17__10\: unisim.vcomponents.MUXF7
     port map (
      I0 => \ram_reg_i_55__8_n_0\,
      I1 => ram_reg_16,
      O => DIADI(0),
      S => ram_reg_5
    );
\ram_reg_i_18__11\: unisim.vcomponents.MUXF7
     port map (
      I0 => \ram_reg_i_57__8_n_0\,
      I1 => ram_reg_31,
      O => DIBDI(7),
      S => ram_reg_5
    );
ram_reg_i_191: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6F60FFFF6F600000"
    )
        port map (
      I0 => rk_offset_read_reg_977(1),
      I1 => rk_offset_read_reg_977(3),
      I2 => ap_CS_fsm_pp0_stage1,
      I3 => rk_offset(2),
      I4 => ram_reg_0,
      I5 => \ram_reg_i_59__7\,
      O => \^rk_offset_read_reg_977_reg[1]_0\(3)
    );
ram_reg_i_199: unisim.vcomponents.LUT5
    generic map(
      INIT => X"3AFF3A00"
    )
        port map (
      I0 => rk_offset(1),
      I1 => rk_offset_read_reg_977(1),
      I2 => ap_CS_fsm_pp0_stage1,
      I3 => ram_reg_0,
      I4 => \ram_reg_i_67__7\,
      O => \^rk_offset_read_reg_977_reg[1]_0\(1)
    );
\ram_reg_i_19__11\: unisim.vcomponents.MUXF7
     port map (
      I0 => \ram_reg_i_59__6_n_0\,
      I1 => ram_reg_30,
      O => DIBDI(6),
      S => ram_reg_5
    );
\ram_reg_i_1__12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF477700000000"
    )
        port map (
      I0 => ram_reg_35,
      I1 => ram_reg_15,
      I2 => \ram_reg_i_22__11_n_0\,
      I3 => \ram_reg_i_23__12_n_0\,
      I4 => ram_reg_36,
      I5 => ram_reg,
      O => \ap_CS_fsm_reg[7]\
    );
\ram_reg_i_1__8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAA8A8A8AAAAAAAA"
    )
        port map (
      I0 => ram_reg,
      I1 => ram_reg_2,
      I2 => ram_reg_3,
      I3 => ap_enable_reg_pp0_iter0,
      I4 => ram_reg_4(2),
      I5 => \ram_reg_i_28__9_n_0\,
      O => \^fout_ce1\
    );
\ram_reg_i_1__9\: unisim.vcomponents.MUXF7
     port map (
      I0 => \ram_reg_i_38__11_n_0\,
      I1 => ram_reg_33,
      O => rk_ce1,
      S => ram_reg_32
    );
ram_reg_i_206: unisim.vcomponents.LUT6
    generic map(
      INIT => X"950095FF95FF9500"
    )
        port map (
      I0 => rk_offset_read_reg_977(7),
      I1 => ram_reg_i_392_n_0,
      I2 => rk_offset_read_reg_977(6),
      I3 => ap_CS_fsm_pp0_stage1,
      I4 => rk_offset(6),
      I5 => \ram_reg_i_72__5\,
      O => \rk_offset_read_reg_977_reg[7]_1\
    );
\ram_reg_i_20__12\: unisim.vcomponents.MUXF7
     port map (
      I0 => \ram_reg_i_61__6_n_0\,
      I1 => ram_reg_29,
      O => DIBDI(5),
      S => ram_reg_5
    );
ram_reg_i_214: unisim.vcomponents.LUT5
    generic map(
      INIT => X"606F6F60"
    )
        port map (
      I0 => rk_offset_read_reg_977(6),
      I1 => ram_reg_i_392_n_0,
      I2 => ap_CS_fsm_pp0_stage1,
      I3 => rk_offset(5),
      I4 => \ram_reg_i_76__5\,
      O => \rk_offset_read_reg_977_reg[6]_1\
    );
\ram_reg_i_21__12\: unisim.vcomponents.MUXF7
     port map (
      I0 => \ram_reg_i_63__6_n_0\,
      I1 => ram_reg_28,
      O => DIBDI(4),
      S => ram_reg_5
    );
\ram_reg_i_22__11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"335F"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage1,
      I1 => grp_ClefiaF1Xor_3_fu_421_ap_start_reg,
      I2 => ap_enable_reg_pp0_iter0_reg,
      I3 => ap_CS_fsm_pp0_stage0,
      O => \ram_reg_i_22__11_n_0\
    );
\ram_reg_i_22__12\: unisim.vcomponents.MUXF7
     port map (
      I0 => \ram_reg_i_65__6_n_0\,
      I1 => ram_reg_27,
      O => DIBDI(3),
      S => ram_reg_5
    );
ram_reg_i_237: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0100111101111111"
    )
        port map (
      I0 => Q(4),
      I1 => Q(3),
      I2 => ram_reg_i_445_n_0,
      I3 => ram_reg_0,
      I4 => ram_reg,
      I5 => \ram_reg_i_87__5\,
      O => \ap_CS_fsm_reg[17]\(1)
    );
\ram_reg_i_23__11\: unisim.vcomponents.MUXF7
     port map (
      I0 => \ram_reg_i_67__6_n_0\,
      I1 => ram_reg_26,
      O => DIBDI(2),
      S => ram_reg_5
    );
\ram_reg_i_23__12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"37"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage2,
      I1 => ap_enable_reg_pp0_iter1,
      I2 => ap_CS_fsm_pp0_stage3,
      O => \ram_reg_i_23__12_n_0\
    );
\ram_reg_i_24__12\: unisim.vcomponents.MUXF7
     port map (
      I0 => \ram_reg_i_69__6_n_0\,
      I1 => ram_reg_25,
      O => DIBDI(1),
      S => ram_reg_5
    );
ram_reg_i_254: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000E000F000E0000"
    )
        port map (
      I0 => ram_reg_i_459_n_0,
      I1 => \ram_reg_i_93__5\,
      I2 => Q(3),
      I3 => Q(4),
      I4 => ram_reg,
      I5 => rin_address1(0),
      O => \ap_CS_fsm_reg[15]\
    );
\ram_reg_i_25__10\: unisim.vcomponents.MUXF7
     port map (
      I0 => \ram_reg_i_71__7_n_0\,
      I1 => ram_reg_24,
      O => DIBDI(0),
      S => ram_reg_5
    );
ram_reg_i_263: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAAAEA"
    )
        port map (
      I0 => ram_reg_i_463_n_0,
      I1 => \ram_reg_i_97__5\(0),
      I2 => Q(3),
      I3 => Q(4),
      I4 => \ram_reg_i_97__5_0\(0),
      O => \ap_CS_fsm_reg[17]\(0)
    );
\ram_reg_i_26__10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => ram_reg_1,
      I1 => Q(1),
      I2 => \ram_reg_i_28__9_n_0\,
      O => WEA(0)
    );
\ram_reg_i_28__10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00AA0EAA"
    )
        port map (
      I0 => \ram_reg_i_41__11_n_0\,
      I1 => ram_reg_4(4),
      I2 => ram_reg_4(5),
      I3 => ap_enable_reg_pp0_iter0,
      I4 => ram_reg_4(6),
      O => \ram_reg_i_28__10_n_0\
    );
\ram_reg_i_28__9\: unisim.vcomponents.MUXF7
     port map (
      I0 => \ram_reg_i_73__6_n_0\,
      I1 => ram_reg_6,
      O => \ram_reg_i_28__9_n_0\,
      S => ram_reg_5
    );
\ram_reg_i_2__10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_116_126_fu_124_ap_start_reg,
      I1 => Q(2),
      I2 => \^fout_ce1\,
      O => fout_ce0
    );
\ram_reg_i_30__12\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"405F5F5F"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage3,
      I1 => ap_CS_fsm_pp0_stage2,
      I2 => ap_enable_reg_pp0_iter1,
      I3 => ap_enable_reg_pp0_iter0_0,
      I4 => ap_CS_fsm_pp0_stage1,
      O => \ap_CS_fsm_reg[3]_0\
    );
ram_reg_i_357: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E400"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage0,
      I1 => ap_enable_reg_pp0_iter0_reg,
      I2 => grp_ClefiaF1Xor_3_fu_421_ap_start_reg,
      I3 => ap_CS_fsm_pp0_stage1,
      O => ram_reg_i_357_n_0
    );
\ram_reg_i_35__12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5040504055455555"
    )
        port map (
      I0 => ram_reg_3,
      I1 => ram_reg_4(6),
      I2 => ap_enable_reg_pp0_iter0,
      I3 => ram_reg_4(5),
      I4 => ram_reg_4(4),
      I5 => \ram_reg_i_41__11_n_0\,
      O => \ram_reg_i_35__12_n_0\
    );
\ram_reg_i_36__9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88888888888F8888"
    )
        port map (
      I0 => ram_reg_4(9),
      I1 => ap_enable_reg_pp0_iter0,
      I2 => ram_reg_4(2),
      I3 => ram_reg_5,
      I4 => \ram_reg_i_75__3_n_0\,
      I5 => \ram_reg_i_76__4_n_0\,
      O => \ap_CS_fsm_reg[26]_0\
    );
ram_reg_i_371: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AFF6A00"
    )
        port map (
      I0 => rk_offset_read_reg_977(7),
      I1 => rk_offset_read_reg_977(6),
      I2 => ram_reg_i_372_n_0,
      I3 => ap_CS_fsm_pp0_stage1,
      I4 => rk_offset(6),
      O => \rk_offset_read_reg_977_reg[7]_0\
    );
ram_reg_i_372: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => rk_offset_read_reg_977(5),
      I1 => rk_offset_read_reg_977(4),
      I2 => rk_offset_read_reg_977(1),
      I3 => rk_offset_read_reg_977(3),
      O => ram_reg_i_372_n_0
    );
ram_reg_i_380: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AFF6A00"
    )
        port map (
      I0 => rk_offset_read_reg_977(4),
      I1 => rk_offset_read_reg_977(3),
      I2 => rk_offset_read_reg_977(1),
      I3 => ap_CS_fsm_pp0_stage1,
      I4 => rk_offset(3),
      O => \rk_offset_read_reg_977_reg[4]_0\
    );
\ram_reg_i_38__11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^grp_clefiadecrypt_1_fu_212_rk_ce1\,
      I1 => ram_reg_34(0),
      I2 => grp_ClefiaEncrypt_1_fu_190_rk_ce1,
      O => \ram_reg_i_38__11_n_0\
    );
\ram_reg_i_38__9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00020002080A888A"
    )
        port map (
      I0 => ram_reg_8,
      I1 => ram_reg_5,
      I2 => ram_reg_4(2),
      I3 => \ram_reg_i_77__5_n_0\,
      I4 => ap_enable_reg_pp0_iter0,
      I5 => ram_reg_9,
      O => \ram_reg_i_38__9_n_0\
    );
ram_reg_i_392: unisim.vcomponents.LUT5
    generic map(
      INIT => X"88800000"
    )
        port map (
      I0 => rk_offset_read_reg_977(5),
      I1 => rk_offset_read_reg_977(4),
      I2 => rk_offset_read_reg_977(1),
      I3 => rk_offset_read_reg_977(0),
      I4 => rk_offset_read_reg_977(3),
      O => ram_reg_i_392_n_0
    );
\ram_reg_i_41__11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"C0FAFFFA"
    )
        port map (
      I0 => \ram_reg_i_23__12_n_0\,
      I1 => ap_enable_reg_pp0_iter0,
      I2 => ram_reg_4(3),
      I3 => ram_reg_15,
      I4 => \ram_reg_i_35__12_0\,
      O => \ram_reg_i_41__11_n_0\
    );
\ram_reg_i_41__12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF80FFFFBF800000"
    )
        port map (
      I0 => \ram_reg_i_79__4_n_0\,
      I1 => ap_CS_fsm_pp0_stage3,
      I2 => ap_enable_reg_pp0_iter1,
      I3 => DOADO(7),
      I4 => \ram_reg_i_75__3_n_0\,
      I5 => \ram_reg_i_80__4_n_0\,
      O => \ram_reg_i_41__12_n_0\
    );
ram_reg_i_421: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9999F00F"
    )
        port map (
      I0 => rk_offset_read_reg_977(5),
      I1 => ram_reg_i_555_n_0,
      I2 => rk_offset(4),
      I3 => ram_reg_i_221,
      I4 => ap_CS_fsm_pp0_stage1,
      O => \rk_offset_read_reg_977_reg[5]_1\
    );
ram_reg_i_432: unisim.vcomponents.LUT6
    generic map(
      INIT => X"590059FF59FF5900"
    )
        port map (
      I0 => rk_offset_read_reg_977(4),
      I1 => rk_offset_read_reg_977(3),
      I2 => ram_reg_i_563_n_0,
      I3 => ap_CS_fsm_pp0_stage1,
      I4 => rk_offset(3),
      I5 => ram_reg_i_229,
      O => \rk_offset_read_reg_977_reg[4]_1\
    );
\ram_reg_i_43__9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF80FFFFBF800000"
    )
        port map (
      I0 => \ram_reg_i_83__4_n_0\,
      I1 => ap_CS_fsm_pp0_stage3,
      I2 => ap_enable_reg_pp0_iter1,
      I3 => DOADO(6),
      I4 => \ram_reg_i_75__3_n_0\,
      I5 => \ram_reg_i_84__4_n_0\,
      O => \ram_reg_i_43__9_n_0\
    );
ram_reg_i_445: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A900A9FFA9FFA900"
    )
        port map (
      I0 => rk_offset_read_reg_977(3),
      I1 => rk_offset_read_reg_977(1),
      I2 => rk_offset_read_reg_977(0),
      I3 => ap_CS_fsm_pp0_stage1,
      I4 => rk_offset(2),
      I5 => ram_reg_i_237_0,
      O => ram_reg_i_445_n_0
    );
ram_reg_i_452: unisim.vcomponents.LUT5
    generic map(
      INIT => X"101F1F1F"
    )
        port map (
      I0 => rk_offset_read_reg_977(0),
      I1 => rk_offset_read_reg_977(1),
      I2 => ap_CS_fsm_pp0_stage1,
      I3 => rk_offset(0),
      I4 => rk_offset(1),
      O => \rk_offset_read_reg_977_reg[0]_0\
    );
ram_reg_i_459: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA2800280028AA28"
    )
        port map (
      I0 => ram_reg_0,
      I1 => rk_offset(1),
      I2 => rk_offset(0),
      I3 => ap_CS_fsm_pp0_stage1,
      I4 => rk_offset_read_reg_977(1),
      I5 => rk_offset_read_reg_977(0),
      O => ram_reg_i_459_n_0
    );
\ram_reg_i_45__10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF80FFFFBF800000"
    )
        port map (
      I0 => \ram_reg_i_87__4_n_0\,
      I1 => ap_CS_fsm_pp0_stage3,
      I2 => ap_enable_reg_pp0_iter1,
      I3 => DOADO(5),
      I4 => \ram_reg_i_75__3_n_0\,
      I5 => \ram_reg_i_88__5_n_0\,
      O => \ram_reg_i_45__10_n_0\
    );
ram_reg_i_463: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4C4C4C4040404C40"
    )
        port map (
      I0 => \^rk_offset_read_reg_977_reg[1]_0\(0),
      I1 => ram_reg_i_263_0,
      I2 => ram_reg,
      I3 => grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_123_1_fu_88_rin_address1(0),
      I4 => Q(0),
      I5 => ram_reg_i_263_1(0),
      O => ram_reg_i_463_n_0
    );
\ram_reg_i_47__9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF80FFFFBF800000"
    )
        port map (
      I0 => \ram_reg_i_91__4_n_0\,
      I1 => ap_CS_fsm_pp0_stage3,
      I2 => ap_enable_reg_pp0_iter1,
      I3 => DOADO(4),
      I4 => \ram_reg_i_75__3_n_0\,
      I5 => \ram_reg_i_92__4_n_0\,
      O => \ram_reg_i_47__9_n_0\
    );
\ram_reg_i_49__8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF80FFFFBF800000"
    )
        port map (
      I0 => \ram_reg_i_95__5_n_0\,
      I1 => ap_CS_fsm_pp0_stage3,
      I2 => ap_enable_reg_pp0_iter1,
      I3 => DOADO(3),
      I4 => \ram_reg_i_75__3_n_0\,
      I5 => \ram_reg_i_96__4_n_0\,
      O => \ram_reg_i_49__8_n_0\
    );
\ram_reg_i_4__8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFBBBBAAABBBBB"
    )
        port map (
      I0 => ram_reg_12,
      I1 => \ram_reg_i_28__10_n_0\,
      I2 => ram_reg_4(7),
      I3 => ram_reg_4(8),
      I4 => ap_enable_reg_pp0_iter0,
      I5 => ram_reg_4(9),
      O => ADDRARDADDR(0)
    );
\ram_reg_i_51__9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6656565666666666"
    )
        port map (
      I0 => DOADO(2),
      I1 => \ram_reg_i_99__3_n_0\,
      I2 => \ram_reg_i_76__4_n_0\,
      I3 => ap_CS_fsm_pp0_stage0,
      I4 => ap_enable_reg_pp0_iter2,
      I5 => \ram_reg_i_100__4_n_0\,
      O => \ram_reg_i_51__9_n_0\
    );
\ram_reg_i_53__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF80FFFFBF800000"
    )
        port map (
      I0 => \ram_reg_i_103__2_n_0\,
      I1 => ap_CS_fsm_pp0_stage3,
      I2 => ap_enable_reg_pp0_iter1,
      I3 => DOADO(1),
      I4 => \ram_reg_i_75__3_n_0\,
      I5 => \ram_reg_i_104__4_n_0\,
      O => \ram_reg_i_53__7_n_0\
    );
ram_reg_i_555: unisim.vcomponents.LUT4
    generic map(
      INIT => X"57FF"
    )
        port map (
      I0 => rk_offset_read_reg_977(3),
      I1 => rk_offset_read_reg_977(0),
      I2 => rk_offset_read_reg_977(1),
      I3 => rk_offset_read_reg_977(4),
      O => ram_reg_i_555_n_0
    );
\ram_reg_i_55__8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF80FFFFBF800000"
    )
        port map (
      I0 => \ram_reg_i_107__4_n_0\,
      I1 => ap_CS_fsm_pp0_stage3,
      I2 => ap_enable_reg_pp0_iter1,
      I3 => DOADO(0),
      I4 => \ram_reg_i_75__3_n_0\,
      I5 => \ram_reg_i_108__4_n_0\,
      O => \ram_reg_i_55__8_n_0\
    );
ram_reg_i_563: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => rk_offset_read_reg_977(0),
      I1 => rk_offset_read_reg_977(1),
      O => ram_reg_i_563_n_0
    );
\ram_reg_i_57__8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF80FFFFBF800000"
    )
        port map (
      I0 => \ram_reg_i_111__4_n_0\,
      I1 => ap_CS_fsm_pp0_stage3,
      I2 => ap_enable_reg_pp0_iter1,
      I3 => DOBDO(7),
      I4 => \ram_reg_i_75__3_n_0\,
      I5 => \ram_reg_i_112__3_n_0\,
      O => \ram_reg_i_57__8_n_0\
    );
\ram_reg_i_59__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF80FFFFBF800000"
    )
        port map (
      I0 => \ram_reg_i_115__3_n_0\,
      I1 => ap_CS_fsm_pp0_stage3,
      I2 => ap_enable_reg_pp0_iter1,
      I3 => DOBDO(6),
      I4 => \ram_reg_i_75__3_n_0\,
      I5 => \ram_reg_i_116__4_n_0\,
      O => \ram_reg_i_59__6_n_0\
    );
\ram_reg_i_5__11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFEFAAEEAA"
    )
        port map (
      I0 => \ram_reg_i_38__9_n_0\,
      I1 => ram_reg_4(9),
      I2 => ram_reg_4(8),
      I3 => ap_enable_reg_pp0_iter0,
      I4 => ram_reg_4(7),
      I5 => ram_reg_7,
      O => \ap_CS_fsm_reg[26]\(0)
    );
\ram_reg_i_61__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF80FFFFBF800000"
    )
        port map (
      I0 => \ram_reg_i_119__3_n_0\,
      I1 => ap_CS_fsm_pp0_stage3,
      I2 => ap_enable_reg_pp0_iter1,
      I3 => DOBDO(5),
      I4 => \ram_reg_i_75__3_n_0\,
      I5 => \ram_reg_i_120__4_n_0\,
      O => \ram_reg_i_61__6_n_0\
    );
\ram_reg_i_63__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F70"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage1,
      I1 => rk_offset_read_reg_977(1),
      I2 => ram_reg_0,
      I3 => ram_reg_14,
      O => \^rk_offset_read_reg_977_reg[1]_0\(2)
    );
\ram_reg_i_63__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF80FFFFBF800000"
    )
        port map (
      I0 => \ram_reg_i_123__4_n_0\,
      I1 => ap_CS_fsm_pp0_stage3,
      I2 => ap_enable_reg_pp0_iter1,
      I3 => DOBDO(4),
      I4 => \ram_reg_i_75__3_n_0\,
      I5 => \ram_reg_i_124__3_n_0\,
      O => \ram_reg_i_63__6_n_0\
    );
\ram_reg_i_65__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF80FFFFBF800000"
    )
        port map (
      I0 => \ram_reg_i_127__4_n_0\,
      I1 => ap_CS_fsm_pp0_stage3,
      I2 => ap_enable_reg_pp0_iter1,
      I3 => DOBDO(3),
      I4 => \ram_reg_i_75__3_n_0\,
      I5 => \ram_reg_i_128__4_n_0\,
      O => \ram_reg_i_65__6_n_0\
    );
\ram_reg_i_67__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF80FFFFBF800000"
    )
        port map (
      I0 => \ram_reg_i_131__4_n_0\,
      I1 => ap_CS_fsm_pp0_stage3,
      I2 => ap_enable_reg_pp0_iter1,
      I3 => DOBDO(2),
      I4 => \ram_reg_i_75__3_n_0\,
      I5 => \ram_reg_i_132__3_n_0\,
      O => \ram_reg_i_67__6_n_0\
    );
\ram_reg_i_69__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF80FFFFBF800000"
    )
        port map (
      I0 => \ram_reg_i_135__3_n_0\,
      I1 => ap_CS_fsm_pp0_stage3,
      I2 => ap_enable_reg_pp0_iter1,
      I3 => DOBDO(1),
      I4 => \ram_reg_i_75__3_n_0\,
      I5 => \ram_reg_i_136__4_n_0\,
      O => \ram_reg_i_69__6_n_0\
    );
\ram_reg_i_71__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => rk_offset_read_reg_977(0),
      I1 => ap_CS_fsm_pp0_stage1,
      I2 => rk_offset(0),
      I3 => ram_reg_0,
      I4 => ram_reg_13,
      O => \^rk_offset_read_reg_977_reg[1]_0\(0)
    );
\ram_reg_i_71__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF80FFFFBF800000"
    )
        port map (
      I0 => \ram_reg_i_139__4_n_0\,
      I1 => ap_CS_fsm_pp0_stage3,
      I2 => ap_enable_reg_pp0_iter1,
      I3 => DOBDO(0),
      I4 => \ram_reg_i_75__3_n_0\,
      I5 => \ram_reg_i_140__3_n_0\,
      O => \ram_reg_i_71__7_n_0\
    );
\ram_reg_i_73__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000005700570057"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter0_0,
      I1 => ap_CS_fsm_pp0_stage1,
      I2 => ap_CS_fsm_pp0_stage2,
      I3 => \ram_reg_i_76__4_n_0\,
      I4 => ap_CS_fsm_pp0_stage0,
      I5 => ap_enable_reg_pp0_iter2,
      O => \ram_reg_i_73__6_n_0\
    );
\ram_reg_i_75__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage0,
      I1 => ap_enable_reg_pp0_iter2,
      O => \ram_reg_i_75__3_n_0\
    );
\ram_reg_i_76__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage3,
      I1 => ap_enable_reg_pp0_iter1,
      O => \ram_reg_i_76__4_n_0\
    );
\ram_reg_i_77__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"45CF45FF55CF55FF"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter2,
      I1 => \ram_reg_i_76__4_n_0\,
      I2 => ap_CS_fsm_pp0_stage2,
      I3 => ap_CS_fsm_pp0_stage0,
      I4 => ap_enable_reg_pp0_iter0_reg,
      I5 => grp_ClefiaF1Xor_3_fu_421_ap_start_reg,
      O => \ram_reg_i_77__5_n_0\
    );
\ram_reg_i_79__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => or_ln134_4_fu_861_p3(7),
      I1 => x_assign_1_reg_1095(7),
      I2 => z_reg_1033(7),
      I3 => or_ln_fu_855_p3(7),
      I4 => x_assign_s_reg_1089(7),
      I5 => DOADO(7),
      O => \ram_reg_i_79__4_n_0\
    );
\ram_reg_i_7__10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF8FFFFFFF80000"
    )
        port map (
      I0 => ram_reg_4(0),
      I1 => ap_enable_reg_pp0_iter1_0,
      I2 => ram_reg_10,
      I3 => \ram_reg_i_35__12_n_0\,
      I4 => ram_reg,
      I5 => ram_reg_11(0),
      O => \ap_CS_fsm_reg[0]_0\(0)
    );
\ram_reg_i_80__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => DOADO(7),
      I1 => or_ln_reg_1131(7),
      I2 => or_ln134_4_reg_1136(7),
      I3 => xor_ln180_reg_1073_pp0_iter1_reg(7),
      I4 => z_2_reg_1079(7),
      O => \ram_reg_i_80__4_n_0\
    );
\ram_reg_i_83__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => or_ln134_4_fu_861_p3(6),
      I1 => x_assign_1_reg_1095(6),
      I2 => z_reg_1033(6),
      I3 => or_ln_fu_855_p3(6),
      I4 => x_assign_s_reg_1089(6),
      I5 => DOADO(6),
      O => \ram_reg_i_83__4_n_0\
    );
\ram_reg_i_84__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => DOADO(6),
      I1 => or_ln_reg_1131(6),
      I2 => or_ln134_4_reg_1136(6),
      I3 => xor_ln180_reg_1073_pp0_iter1_reg(6),
      I4 => z_2_reg_1079(6),
      O => \ram_reg_i_84__4_n_0\
    );
\ram_reg_i_87__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => or_ln134_4_fu_861_p3(7),
      I1 => z_reg_1033(5),
      I2 => or_ln_fu_855_p3(5),
      I3 => or_ln134_4_fu_861_p3(5),
      I4 => x_assign_s_reg_1089(5),
      I5 => DOADO(5),
      O => \ram_reg_i_87__4_n_0\
    );
\ram_reg_i_88__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => DOADO(5),
      I1 => or_ln_reg_1131(5),
      I2 => or_ln134_4_reg_1136(5),
      I3 => xor_ln180_reg_1073_pp0_iter1_reg(5),
      I4 => z_2_reg_1079(5),
      O => \ram_reg_i_88__5_n_0\
    );
\ram_reg_i_91__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => or_ln134_4_fu_861_p3(6),
      I1 => z_reg_1033(4),
      I2 => or_ln_fu_855_p3(4),
      I3 => or_ln134_4_fu_861_p3(4),
      I4 => x_assign_s_reg_1089(4),
      I5 => DOADO(4),
      O => \ram_reg_i_91__4_n_0\
    );
\ram_reg_i_92__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => DOADO(4),
      I1 => or_ln_reg_1131(4),
      I2 => or_ln134_4_reg_1136(4),
      I3 => xor_ln180_reg_1073_pp0_iter1_reg(4),
      I4 => z_2_reg_1079(4),
      O => \ram_reg_i_92__4_n_0\
    );
\ram_reg_i_95__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => x_assign_1_reg_1095(3),
      I1 => z_reg_1033(3),
      I2 => or_ln_fu_855_p3(3),
      I3 => or_ln134_4_fu_861_p3(3),
      I4 => x_assign_s_reg_1089(3),
      I5 => DOADO(3),
      O => \ram_reg_i_95__5_n_0\
    );
\ram_reg_i_96__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => DOADO(3),
      I1 => or_ln_reg_1131(3),
      I2 => or_ln134_4_reg_1136(3),
      I3 => xor_ln180_reg_1073_pp0_iter1_reg(3),
      I4 => z_2_reg_1079(3),
      O => \ram_reg_i_96__4_n_0\
    );
\ram_reg_i_99__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996000000000000"
    )
        port map (
      I0 => or_ln_reg_1131(2),
      I1 => or_ln134_4_reg_1136(2),
      I2 => xor_ln180_reg_1073_pp0_iter1_reg(2),
      I3 => z_2_reg_1079(2),
      I4 => ap_enable_reg_pp0_iter2,
      I5 => ap_CS_fsm_pp0_stage0,
      O => \ram_reg_i_99__3_n_0\
    );
\reg_311_reg_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E4E4E400"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage0,
      I1 => ap_enable_reg_pp0_iter0_reg,
      I2 => grp_ClefiaF1Xor_3_fu_421_ap_start_reg,
      I3 => ap_CS_fsm_pp0_stage1,
      I4 => ap_CS_fsm_pp0_stage2,
      O => reg_3130
    );
\reg_311_reg_i_4__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCF088A0"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage3,
      I1 => grp_ClefiaF1Xor_3_fu_421_ap_start_reg,
      I2 => ap_enable_reg_pp0_iter0_reg,
      I3 => ap_CS_fsm_pp0_stage0,
      I4 => ap_CS_fsm_pp0_stage2,
      O => clefia_s0_ce0
    );
\rk_offset_read_reg_977_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage0,
      D => rk_offset(0),
      Q => rk_offset_read_reg_977(0),
      R => '0'
    );
\rk_offset_read_reg_977_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage0,
      D => rk_offset(1),
      Q => rk_offset_read_reg_977(1),
      R => '0'
    );
\rk_offset_read_reg_977_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage0,
      D => rk_offset(2),
      Q => rk_offset_read_reg_977(3),
      R => '0'
    );
\rk_offset_read_reg_977_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage0,
      D => rk_offset(3),
      Q => rk_offset_read_reg_977(4),
      R => '0'
    );
\rk_offset_read_reg_977_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage0,
      D => rk_offset(4),
      Q => rk_offset_read_reg_977(5),
      R => '0'
    );
\rk_offset_read_reg_977_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage0,
      D => rk_offset(5),
      Q => rk_offset_read_reg_977(6),
      R => '0'
    );
\rk_offset_read_reg_977_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage0,
      D => rk_offset(6),
      Q => rk_offset_read_reg_977(7),
      R => '0'
    );
select_ln131_10_fu_793_p3: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => D(6),
      I1 => D(2),
      I2 => D(7),
      O => x_assign_7_fu_813_p3(4)
    );
select_ln131_5_fu_717_p3: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \z_3_reg_1084_reg[7]_0\(6),
      I1 => \z_3_reg_1084_reg[7]_0\(2),
      I2 => \z_3_reg_1084_reg[7]_0\(7),
      O => x_assign_2_fu_737_p3(4)
    );
\tmp_12_reg_1058_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage3,
      D => \z_3_reg_1084_reg[7]_0\(5),
      Q => or_ln_fu_855_p3(0),
      R => '0'
    );
\tmp_26_reg_1068_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage3,
      D => D(5),
      Q => or_ln134_7_fu_867_p3(0),
      R => '0'
    );
\trunc_ln134_11_reg_1111_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage0,
      D => \trunc_ln134_9_reg_1063[1]_i_1_n_0\,
      Q => or_ln134_9_fu_873_p3(2),
      R => '0'
    );
\trunc_ln134_11_reg_1111_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage0,
      D => \trunc_ln134_9_reg_1063[2]_i_1_n_0\,
      Q => or_ln134_9_fu_873_p3(3),
      R => '0'
    );
\trunc_ln134_11_reg_1111_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage0,
      D => \trunc_ln134_9_reg_1063[3]_i_1_n_0\,
      Q => or_ln134_9_fu_873_p3(4),
      R => '0'
    );
\trunc_ln134_11_reg_1111_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage0,
      D => x_assign_7_fu_813_p3(4),
      Q => or_ln134_9_fu_873_p3(5),
      R => '0'
    );
\trunc_ln134_2_reg_1053[5]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \z_3_reg_1084_reg[7]_0\(7),
      I1 => \z_3_reg_1084_reg[7]_0\(3),
      O => \trunc_ln134_2_reg_1053[5]_i_1_n_0\
    );
\trunc_ln134_2_reg_1053_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage3,
      D => \z_3_reg_1084_reg[7]_0\(6),
      Q => or_ln_fu_855_p3(1),
      R => '0'
    );
\trunc_ln134_2_reg_1053_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage3,
      D => \trunc_ln134_6_reg_1101[1]_i_1_n_0\,
      Q => or_ln_fu_855_p3(2),
      R => '0'
    );
\trunc_ln134_2_reg_1053_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage3,
      D => \trunc_ln134_6_reg_1101[2]_i_1_n_0\,
      Q => or_ln_fu_855_p3(3),
      R => '0'
    );
\trunc_ln134_2_reg_1053_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage3,
      D => \trunc_ln134_6_reg_1101[3]_i_1_n_0\,
      Q => or_ln_fu_855_p3(4),
      R => '0'
    );
\trunc_ln134_2_reg_1053_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage3,
      D => x_assign_2_fu_737_p3(4),
      Q => or_ln_fu_855_p3(5),
      R => '0'
    );
\trunc_ln134_2_reg_1053_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage3,
      D => \trunc_ln134_2_reg_1053[5]_i_1_n_0\,
      Q => or_ln_fu_855_p3(6),
      R => '0'
    );
\trunc_ln134_2_reg_1053_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage3,
      D => \z_3_reg_1084_reg[7]_0\(4),
      Q => or_ln_fu_855_p3(7),
      R => '0'
    );
\trunc_ln134_6_reg_1101[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \z_3_reg_1084_reg[7]_0\(5),
      I1 => \z_3_reg_1084_reg[7]_0\(7),
      O => \trunc_ln134_6_reg_1101[1]_i_1_n_0\
    );
\trunc_ln134_6_reg_1101[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \z_3_reg_1084_reg[7]_0\(5),
      I1 => \z_3_reg_1084_reg[7]_0\(0),
      I2 => \z_3_reg_1084_reg[7]_0\(6),
      O => \trunc_ln134_6_reg_1101[2]_i_1_n_0\
    );
\trunc_ln134_6_reg_1101[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \z_3_reg_1084_reg[7]_0\(5),
      I1 => \z_3_reg_1084_reg[7]_0\(7),
      I2 => \z_3_reg_1084_reg[7]_0\(1),
      I3 => \z_3_reg_1084_reg[7]_0\(6),
      O => \trunc_ln134_6_reg_1101[3]_i_1_n_0\
    );
\trunc_ln134_6_reg_1101_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage0,
      D => \trunc_ln134_6_reg_1101[1]_i_1_n_0\,
      Q => or_ln134_4_fu_861_p3(2),
      R => '0'
    );
\trunc_ln134_6_reg_1101_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage0,
      D => \trunc_ln134_6_reg_1101[2]_i_1_n_0\,
      Q => or_ln134_4_fu_861_p3(3),
      R => '0'
    );
\trunc_ln134_6_reg_1101_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage0,
      D => \trunc_ln134_6_reg_1101[3]_i_1_n_0\,
      Q => or_ln134_4_fu_861_p3(4),
      R => '0'
    );
\trunc_ln134_6_reg_1101_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage0,
      D => x_assign_2_fu_737_p3(4),
      Q => or_ln134_4_fu_861_p3(5),
      R => '0'
    );
\trunc_ln134_6_reg_1101_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage0,
      D => \trunc_ln134_2_reg_1053[5]_i_1_n_0\,
      Q => or_ln134_4_fu_861_p3(6),
      R => '0'
    );
\trunc_ln134_6_reg_1101_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage0,
      D => \z_3_reg_1084_reg[7]_0\(4),
      Q => or_ln134_4_fu_861_p3(7),
      R => '0'
    );
\trunc_ln134_9_reg_1063[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => D(5),
      I1 => D(7),
      O => \trunc_ln134_9_reg_1063[1]_i_1_n_0\
    );
\trunc_ln134_9_reg_1063[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => D(5),
      I1 => D(0),
      I2 => D(6),
      O => \trunc_ln134_9_reg_1063[2]_i_1_n_0\
    );
\trunc_ln134_9_reg_1063[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => D(5),
      I1 => D(7),
      I2 => D(1),
      I3 => D(6),
      O => \trunc_ln134_9_reg_1063[3]_i_1_n_0\
    );
\trunc_ln134_9_reg_1063[5]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => D(7),
      I1 => D(3),
      O => \trunc_ln134_9_reg_1063[5]_i_1_n_0\
    );
\trunc_ln134_9_reg_1063_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage3,
      D => D(6),
      Q => or_ln134_7_fu_867_p3(1),
      R => '0'
    );
\trunc_ln134_9_reg_1063_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage3,
      D => \trunc_ln134_9_reg_1063[1]_i_1_n_0\,
      Q => or_ln134_7_fu_867_p3(2),
      R => '0'
    );
\trunc_ln134_9_reg_1063_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage3,
      D => \trunc_ln134_9_reg_1063[2]_i_1_n_0\,
      Q => or_ln134_7_fu_867_p3(3),
      R => '0'
    );
\trunc_ln134_9_reg_1063_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage3,
      D => \trunc_ln134_9_reg_1063[3]_i_1_n_0\,
      Q => or_ln134_7_fu_867_p3(4),
      R => '0'
    );
\trunc_ln134_9_reg_1063_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage3,
      D => x_assign_7_fu_813_p3(4),
      Q => or_ln134_7_fu_867_p3(5),
      R => '0'
    );
\trunc_ln134_9_reg_1063_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage3,
      D => \trunc_ln134_9_reg_1063[5]_i_1_n_0\,
      Q => or_ln134_7_fu_867_p3(6),
      R => '0'
    );
\trunc_ln134_9_reg_1063_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage3,
      D => D(4),
      Q => or_ln134_7_fu_867_p3(7),
      R => '0'
    );
\x_assign_1_reg_1095[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \z_3_reg_1084_reg[7]_0\(7),
      I1 => \z_3_reg_1084_reg[7]_0\(1),
      O => \x_assign_1_reg_1095[2]_i_1_n_0\
    );
\x_assign_1_reg_1095[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \z_3_reg_1084_reg[7]_0\(7),
      I1 => \z_3_reg_1084_reg[7]_0\(2),
      O => \x_assign_1_reg_1095[3]_i_1_n_0\
    );
\x_assign_1_reg_1095_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage0,
      D => \z_3_reg_1084_reg[7]_0\(7),
      Q => x_assign_1_reg_1095(0),
      R => '0'
    );
\x_assign_1_reg_1095_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage0,
      D => \z_3_reg_1084_reg[7]_0\(0),
      Q => x_assign_1_reg_1095(1),
      R => '0'
    );
\x_assign_1_reg_1095_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage0,
      D => \x_assign_1_reg_1095[2]_i_1_n_0\,
      Q => x_assign_1_reg_1095(2),
      R => '0'
    );
\x_assign_1_reg_1095_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage0,
      D => \x_assign_1_reg_1095[3]_i_1_n_0\,
      Q => x_assign_1_reg_1095(3),
      R => '0'
    );
\x_assign_1_reg_1095_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage0,
      D => \z_3_reg_1084_reg[7]_0\(5),
      Q => x_assign_1_reg_1095(6),
      R => '0'
    );
\x_assign_1_reg_1095_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage0,
      D => \z_3_reg_1084_reg[7]_0\(6),
      Q => x_assign_1_reg_1095(7),
      R => '0'
    );
\x_assign_s_reg_1089[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => D(7),
      I1 => D(1),
      O => \x_assign_s_reg_1089[2]_i_1_n_0\
    );
\x_assign_s_reg_1089[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => D(7),
      I1 => D(2),
      O => \x_assign_s_reg_1089[3]_i_1_n_0\
    );
\x_assign_s_reg_1089_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage0,
      D => D(7),
      Q => x_assign_s_reg_1089(0),
      R => '0'
    );
\x_assign_s_reg_1089_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage0,
      D => D(0),
      Q => x_assign_s_reg_1089(1),
      R => '0'
    );
\x_assign_s_reg_1089_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage0,
      D => \x_assign_s_reg_1089[2]_i_1_n_0\,
      Q => x_assign_s_reg_1089(2),
      R => '0'
    );
\x_assign_s_reg_1089_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage0,
      D => \x_assign_s_reg_1089[3]_i_1_n_0\,
      Q => x_assign_s_reg_1089(3),
      R => '0'
    );
\x_assign_s_reg_1089_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage0,
      D => \trunc_ln134_9_reg_1063[5]_i_1_n_0\,
      Q => x_assign_s_reg_1089(4),
      R => '0'
    );
\x_assign_s_reg_1089_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage0,
      D => D(4),
      Q => x_assign_s_reg_1089(5),
      R => '0'
    );
\x_assign_s_reg_1089_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage0,
      D => D(5),
      Q => x_assign_s_reg_1089(6),
      R => '0'
    );
\x_assign_s_reg_1089_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage0,
      D => D(6),
      Q => x_assign_s_reg_1089(7),
      R => '0'
    );
\xor_ln180_reg_1073[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \z_3_reg_1084_reg[7]_0\(7),
      I1 => D(7),
      O => xor_ln180_fu_613_p2(0)
    );
\xor_ln180_reg_1073[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \z_3_reg_1084_reg[7]_0\(0),
      I1 => D(0),
      O => xor_ln180_fu_613_p2(1)
    );
\xor_ln180_reg_1073[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \z_3_reg_1084_reg[7]_0\(1),
      I1 => \z_3_reg_1084_reg[7]_0\(7),
      I2 => D(1),
      I3 => D(7),
      O => xor_ln180_fu_613_p2(2)
    );
\xor_ln180_reg_1073[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \z_3_reg_1084_reg[7]_0\(2),
      I1 => \z_3_reg_1084_reg[7]_0\(7),
      I2 => D(2),
      I3 => D(7),
      O => xor_ln180_fu_613_p2(3)
    );
\xor_ln180_reg_1073[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \z_3_reg_1084_reg[7]_0\(3),
      I1 => \z_3_reg_1084_reg[7]_0\(7),
      I2 => D(3),
      I3 => D(7),
      O => xor_ln180_fu_613_p2(4)
    );
\xor_ln180_reg_1073[5]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \z_3_reg_1084_reg[7]_0\(4),
      I1 => D(4),
      O => xor_ln180_fu_613_p2(5)
    );
\xor_ln180_reg_1073[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \z_3_reg_1084_reg[7]_0\(5),
      I1 => D(5),
      O => xor_ln180_fu_613_p2(6)
    );
\xor_ln180_reg_1073[7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \z_3_reg_1084_reg[7]_0\(6),
      I1 => D(6),
      O => xor_ln180_fu_613_p2(7)
    );
\xor_ln180_reg_1073_pp0_iter1_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage3,
      D => xor_ln180_reg_1073(0),
      Q => xor_ln180_reg_1073_pp0_iter1_reg(0),
      R => '0'
    );
\xor_ln180_reg_1073_pp0_iter1_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage3,
      D => xor_ln180_reg_1073(1),
      Q => xor_ln180_reg_1073_pp0_iter1_reg(1),
      R => '0'
    );
\xor_ln180_reg_1073_pp0_iter1_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage3,
      D => xor_ln180_reg_1073(2),
      Q => xor_ln180_reg_1073_pp0_iter1_reg(2),
      R => '0'
    );
\xor_ln180_reg_1073_pp0_iter1_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage3,
      D => xor_ln180_reg_1073(3),
      Q => xor_ln180_reg_1073_pp0_iter1_reg(3),
      R => '0'
    );
\xor_ln180_reg_1073_pp0_iter1_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage3,
      D => xor_ln180_reg_1073(4),
      Q => xor_ln180_reg_1073_pp0_iter1_reg(4),
      R => '0'
    );
\xor_ln180_reg_1073_pp0_iter1_reg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage3,
      D => xor_ln180_reg_1073(5),
      Q => xor_ln180_reg_1073_pp0_iter1_reg(5),
      R => '0'
    );
\xor_ln180_reg_1073_pp0_iter1_reg_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage3,
      D => xor_ln180_reg_1073(6),
      Q => xor_ln180_reg_1073_pp0_iter1_reg(6),
      R => '0'
    );
\xor_ln180_reg_1073_pp0_iter1_reg_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage3,
      D => xor_ln180_reg_1073(7),
      Q => xor_ln180_reg_1073_pp0_iter1_reg(7),
      R => '0'
    );
\xor_ln180_reg_1073_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage3,
      D => xor_ln180_fu_613_p2(0),
      Q => xor_ln180_reg_1073(0),
      R => '0'
    );
\xor_ln180_reg_1073_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage3,
      D => xor_ln180_fu_613_p2(1),
      Q => xor_ln180_reg_1073(1),
      R => '0'
    );
\xor_ln180_reg_1073_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage3,
      D => xor_ln180_fu_613_p2(2),
      Q => xor_ln180_reg_1073(2),
      R => '0'
    );
\xor_ln180_reg_1073_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage3,
      D => xor_ln180_fu_613_p2(3),
      Q => xor_ln180_reg_1073(3),
      R => '0'
    );
\xor_ln180_reg_1073_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage3,
      D => xor_ln180_fu_613_p2(4),
      Q => xor_ln180_reg_1073(4),
      R => '0'
    );
\xor_ln180_reg_1073_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage3,
      D => xor_ln180_fu_613_p2(5),
      Q => xor_ln180_reg_1073(5),
      R => '0'
    );
\xor_ln180_reg_1073_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage3,
      D => xor_ln180_fu_613_p2(6),
      Q => xor_ln180_reg_1073(6),
      R => '0'
    );
\xor_ln180_reg_1073_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage3,
      D => xor_ln180_fu_613_p2(7),
      Q => xor_ln180_reg_1073(7),
      R => '0'
    );
\z_1_reg_1038[7]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A820"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage3,
      I1 => ap_CS_fsm_pp0_stage0,
      I2 => ap_enable_reg_pp0_iter0_reg,
      I3 => grp_ClefiaF1Xor_3_fu_421_ap_start_reg,
      O => grp_ClefiaF1Xor_3_fu_421_ap_ready
    );
\z_1_reg_1038_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_ClefiaF1Xor_3_fu_421_ap_ready,
      D => \z_3_reg_1084_reg[7]_0\(0),
      Q => z_1_reg_1038(0),
      R => '0'
    );
\z_1_reg_1038_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_ClefiaF1Xor_3_fu_421_ap_ready,
      D => \z_3_reg_1084_reg[7]_0\(1),
      Q => z_1_reg_1038(1),
      R => '0'
    );
\z_1_reg_1038_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_ClefiaF1Xor_3_fu_421_ap_ready,
      D => \z_3_reg_1084_reg[7]_0\(2),
      Q => z_1_reg_1038(2),
      R => '0'
    );
\z_1_reg_1038_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_ClefiaF1Xor_3_fu_421_ap_ready,
      D => \z_3_reg_1084_reg[7]_0\(3),
      Q => z_1_reg_1038(3),
      R => '0'
    );
\z_1_reg_1038_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_ClefiaF1Xor_3_fu_421_ap_ready,
      D => \z_3_reg_1084_reg[7]_0\(4),
      Q => z_1_reg_1038(4),
      R => '0'
    );
\z_1_reg_1038_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_ClefiaF1Xor_3_fu_421_ap_ready,
      D => \z_3_reg_1084_reg[7]_0\(5),
      Q => z_1_reg_1038(5),
      R => '0'
    );
\z_1_reg_1038_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_ClefiaF1Xor_3_fu_421_ap_ready,
      D => \z_3_reg_1084_reg[7]_0\(6),
      Q => z_1_reg_1038(6),
      R => '0'
    );
\z_1_reg_1038_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_ClefiaF1Xor_3_fu_421_ap_ready,
      D => \z_3_reg_1084_reg[7]_0\(7),
      Q => z_1_reg_1038(7),
      R => '0'
    );
\z_2_reg_1079_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => z_2_reg_10790,
      D => D(0),
      Q => z_2_reg_1079(0),
      R => '0'
    );
\z_2_reg_1079_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => z_2_reg_10790,
      D => D(1),
      Q => z_2_reg_1079(1),
      R => '0'
    );
\z_2_reg_1079_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => z_2_reg_10790,
      D => D(2),
      Q => z_2_reg_1079(2),
      R => '0'
    );
\z_2_reg_1079_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => z_2_reg_10790,
      D => D(3),
      Q => z_2_reg_1079(3),
      R => '0'
    );
\z_2_reg_1079_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => z_2_reg_10790,
      D => D(4),
      Q => z_2_reg_1079(4),
      R => '0'
    );
\z_2_reg_1079_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => z_2_reg_10790,
      D => D(5),
      Q => z_2_reg_1079(5),
      R => '0'
    );
\z_2_reg_1079_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => z_2_reg_10790,
      D => D(6),
      Q => z_2_reg_1079(6),
      R => '0'
    );
\z_2_reg_1079_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => z_2_reg_10790,
      D => D(7),
      Q => z_2_reg_1079(7),
      R => '0'
    );
\z_3_reg_1084[7]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage0,
      I1 => ap_enable_reg_pp0_iter1,
      O => z_2_reg_10790
    );
\z_3_reg_1084_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => z_2_reg_10790,
      D => \z_3_reg_1084_reg[7]_0\(0),
      Q => z_3_reg_1084(0),
      R => '0'
    );
\z_3_reg_1084_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => z_2_reg_10790,
      D => \z_3_reg_1084_reg[7]_0\(1),
      Q => z_3_reg_1084(1),
      R => '0'
    );
\z_3_reg_1084_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => z_2_reg_10790,
      D => \z_3_reg_1084_reg[7]_0\(2),
      Q => z_3_reg_1084(2),
      R => '0'
    );
\z_3_reg_1084_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => z_2_reg_10790,
      D => \z_3_reg_1084_reg[7]_0\(3),
      Q => z_3_reg_1084(3),
      R => '0'
    );
\z_3_reg_1084_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => z_2_reg_10790,
      D => \z_3_reg_1084_reg[7]_0\(4),
      Q => z_3_reg_1084(4),
      R => '0'
    );
\z_3_reg_1084_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => z_2_reg_10790,
      D => \z_3_reg_1084_reg[7]_0\(5),
      Q => z_3_reg_1084(5),
      R => '0'
    );
\z_3_reg_1084_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => z_2_reg_10790,
      D => \z_3_reg_1084_reg[7]_0\(6),
      Q => z_3_reg_1084(6),
      R => '0'
    );
\z_3_reg_1084_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => z_2_reg_10790,
      D => \z_3_reg_1084_reg[7]_0\(7),
      Q => z_3_reg_1084(7),
      R => '0'
    );
\z_reg_1033_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_ClefiaF1Xor_3_fu_421_ap_ready,
      D => D(0),
      Q => z_reg_1033(0),
      R => '0'
    );
\z_reg_1033_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_ClefiaF1Xor_3_fu_421_ap_ready,
      D => D(1),
      Q => z_reg_1033(1),
      R => '0'
    );
\z_reg_1033_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_ClefiaF1Xor_3_fu_421_ap_ready,
      D => D(2),
      Q => z_reg_1033(2),
      R => '0'
    );
\z_reg_1033_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_ClefiaF1Xor_3_fu_421_ap_ready,
      D => D(3),
      Q => z_reg_1033(3),
      R => '0'
    );
\z_reg_1033_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_ClefiaF1Xor_3_fu_421_ap_ready,
      D => D(4),
      Q => z_reg_1033(4),
      R => '0'
    );
\z_reg_1033_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_ClefiaF1Xor_3_fu_421_ap_ready,
      D => D(5),
      Q => z_reg_1033(5),
      R => '0'
    );
\z_reg_1033_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_ClefiaF1Xor_3_fu_421_ap_ready,
      D => D(6),
      Q => z_reg_1033(6),
      R => '0'
    );
\z_reg_1033_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_ClefiaF1Xor_3_fu_421_ap_ready,
      D => D(7),
      Q => z_reg_1033(7),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_ClefiaKeySet128_con128_ROM_AUTO_1R is
  port (
    DOADO : out STD_LOGIC_VECTOR ( 7 downto 0 );
    D : out STD_LOGIC_VECTOR ( 7 downto 0 );
    q0_reg_0 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    q0_reg_1 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    q0_reg_2 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    q0_reg_3 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    q0_reg_4 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    q0_reg_5 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    q0_reg_6 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    q0_reg_7 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_clk : in STD_LOGIC;
    con128_ce0 : in STD_LOGIC;
    ADDRARDADDR : in STD_LOGIC_VECTOR ( 7 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \xor_ln124_13_reg_1943_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \xor_ln124_12_reg_1922_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \xor_ln124_11_reg_1901_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \xor_ln124_10_reg_1885_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \xor_ln124_9_reg_1864_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \xor_ln124_reg_1005_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \xor_ln124_34_reg_902_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \xor_ln124_3_reg_1070_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_ClefiaKeySet128_con128_ROM_AUTO_1R;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_ClefiaKeySet128_con128_ROM_AUTO_1R is
  signal \^doado\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_q0_reg_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 8 );
  signal NLW_q0_reg_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_q0_reg_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_q0_reg_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of q0_reg : label is "p0_d8";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of q0_reg : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of q0_reg : label is 2048;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of q0_reg : label is "inst/grp_ClefiaKeySet128_fu_176/con128_U/q0_reg";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of q0_reg : label is "RAM_SP";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of q0_reg : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of q0_reg : label is 1023;
  attribute ram_offset : integer;
  attribute ram_offset of q0_reg : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of q0_reg : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of q0_reg : label is 7;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \xor_ln124_10_reg_1885[0]_i_1\ : label is "soft_lutpair230";
  attribute SOFT_HLUTNM of \xor_ln124_10_reg_1885[1]_i_1\ : label is "soft_lutpair229";
  attribute SOFT_HLUTNM of \xor_ln124_10_reg_1885[2]_i_1\ : label is "soft_lutpair228";
  attribute SOFT_HLUTNM of \xor_ln124_10_reg_1885[3]_i_1\ : label is "soft_lutpair227";
  attribute SOFT_HLUTNM of \xor_ln124_10_reg_1885[4]_i_1\ : label is "soft_lutpair226";
  attribute SOFT_HLUTNM of \xor_ln124_10_reg_1885[5]_i_1\ : label is "soft_lutpair225";
  attribute SOFT_HLUTNM of \xor_ln124_10_reg_1885[6]_i_1\ : label is "soft_lutpair224";
  attribute SOFT_HLUTNM of \xor_ln124_10_reg_1885[7]_i_1\ : label is "soft_lutpair223";
  attribute SOFT_HLUTNM of \xor_ln124_11_reg_1901[0]_i_1\ : label is "soft_lutpair222";
  attribute SOFT_HLUTNM of \xor_ln124_11_reg_1901[1]_i_1\ : label is "soft_lutpair221";
  attribute SOFT_HLUTNM of \xor_ln124_11_reg_1901[2]_i_1\ : label is "soft_lutpair220";
  attribute SOFT_HLUTNM of \xor_ln124_11_reg_1901[3]_i_1\ : label is "soft_lutpair219";
  attribute SOFT_HLUTNM of \xor_ln124_11_reg_1901[4]_i_1\ : label is "soft_lutpair218";
  attribute SOFT_HLUTNM of \xor_ln124_11_reg_1901[5]_i_1\ : label is "soft_lutpair217";
  attribute SOFT_HLUTNM of \xor_ln124_11_reg_1901[6]_i_1\ : label is "soft_lutpair216";
  attribute SOFT_HLUTNM of \xor_ln124_11_reg_1901[7]_i_1\ : label is "soft_lutpair215";
  attribute SOFT_HLUTNM of \xor_ln124_12_reg_1922[0]_i_1\ : label is "soft_lutpair222";
  attribute SOFT_HLUTNM of \xor_ln124_12_reg_1922[1]_i_1\ : label is "soft_lutpair221";
  attribute SOFT_HLUTNM of \xor_ln124_12_reg_1922[2]_i_1\ : label is "soft_lutpair220";
  attribute SOFT_HLUTNM of \xor_ln124_12_reg_1922[3]_i_1\ : label is "soft_lutpair219";
  attribute SOFT_HLUTNM of \xor_ln124_12_reg_1922[4]_i_1\ : label is "soft_lutpair218";
  attribute SOFT_HLUTNM of \xor_ln124_12_reg_1922[5]_i_1\ : label is "soft_lutpair217";
  attribute SOFT_HLUTNM of \xor_ln124_12_reg_1922[6]_i_1\ : label is "soft_lutpair216";
  attribute SOFT_HLUTNM of \xor_ln124_12_reg_1922[7]_i_1\ : label is "soft_lutpair215";
  attribute SOFT_HLUTNM of \xor_ln124_13_reg_1943[0]_i_1\ : label is "soft_lutpair214";
  attribute SOFT_HLUTNM of \xor_ln124_13_reg_1943[1]_i_1\ : label is "soft_lutpair213";
  attribute SOFT_HLUTNM of \xor_ln124_13_reg_1943[2]_i_1\ : label is "soft_lutpair212";
  attribute SOFT_HLUTNM of \xor_ln124_13_reg_1943[3]_i_1\ : label is "soft_lutpair211";
  attribute SOFT_HLUTNM of \xor_ln124_13_reg_1943[4]_i_1\ : label is "soft_lutpair210";
  attribute SOFT_HLUTNM of \xor_ln124_13_reg_1943[5]_i_1\ : label is "soft_lutpair209";
  attribute SOFT_HLUTNM of \xor_ln124_13_reg_1943[6]_i_1\ : label is "soft_lutpair208";
  attribute SOFT_HLUTNM of \xor_ln124_13_reg_1943[7]_i_1\ : label is "soft_lutpair207";
  attribute SOFT_HLUTNM of \xor_ln124_14_reg_1964[0]_i_1\ : label is "soft_lutpair214";
  attribute SOFT_HLUTNM of \xor_ln124_14_reg_1964[1]_i_1\ : label is "soft_lutpair213";
  attribute SOFT_HLUTNM of \xor_ln124_14_reg_1964[2]_i_1\ : label is "soft_lutpair212";
  attribute SOFT_HLUTNM of \xor_ln124_14_reg_1964[3]_i_1\ : label is "soft_lutpair211";
  attribute SOFT_HLUTNM of \xor_ln124_14_reg_1964[4]_i_1\ : label is "soft_lutpair210";
  attribute SOFT_HLUTNM of \xor_ln124_14_reg_1964[5]_i_1\ : label is "soft_lutpair209";
  attribute SOFT_HLUTNM of \xor_ln124_14_reg_1964[6]_i_1\ : label is "soft_lutpair208";
  attribute SOFT_HLUTNM of \xor_ln124_14_reg_1964[7]_i_1\ : label is "soft_lutpair207";
  attribute SOFT_HLUTNM of \xor_ln124_34_reg_902[0]_i_1\ : label is "soft_lutpair238";
  attribute SOFT_HLUTNM of \xor_ln124_34_reg_902[1]_i_1\ : label is "soft_lutpair237";
  attribute SOFT_HLUTNM of \xor_ln124_34_reg_902[2]_i_1\ : label is "soft_lutpair236";
  attribute SOFT_HLUTNM of \xor_ln124_34_reg_902[3]_i_1\ : label is "soft_lutpair235";
  attribute SOFT_HLUTNM of \xor_ln124_34_reg_902[4]_i_1\ : label is "soft_lutpair234";
  attribute SOFT_HLUTNM of \xor_ln124_34_reg_902[5]_i_1\ : label is "soft_lutpair233";
  attribute SOFT_HLUTNM of \xor_ln124_34_reg_902[6]_i_1\ : label is "soft_lutpair232";
  attribute SOFT_HLUTNM of \xor_ln124_34_reg_902[7]_i_1\ : label is "soft_lutpair231";
  attribute SOFT_HLUTNM of \xor_ln124_9_reg_1864[0]_i_1\ : label is "soft_lutpair230";
  attribute SOFT_HLUTNM of \xor_ln124_9_reg_1864[1]_i_1\ : label is "soft_lutpair229";
  attribute SOFT_HLUTNM of \xor_ln124_9_reg_1864[2]_i_1\ : label is "soft_lutpair228";
  attribute SOFT_HLUTNM of \xor_ln124_9_reg_1864[3]_i_1\ : label is "soft_lutpair227";
  attribute SOFT_HLUTNM of \xor_ln124_9_reg_1864[4]_i_1\ : label is "soft_lutpair226";
  attribute SOFT_HLUTNM of \xor_ln124_9_reg_1864[5]_i_1\ : label is "soft_lutpair225";
  attribute SOFT_HLUTNM of \xor_ln124_9_reg_1864[6]_i_1\ : label is "soft_lutpair224";
  attribute SOFT_HLUTNM of \xor_ln124_9_reg_1864[7]_i_1\ : label is "soft_lutpair223";
  attribute SOFT_HLUTNM of \xor_ln124_reg_836[0]_i_1\ : label is "soft_lutpair238";
  attribute SOFT_HLUTNM of \xor_ln124_reg_836[1]_i_1\ : label is "soft_lutpair237";
  attribute SOFT_HLUTNM of \xor_ln124_reg_836[2]_i_1\ : label is "soft_lutpair236";
  attribute SOFT_HLUTNM of \xor_ln124_reg_836[3]_i_1\ : label is "soft_lutpair235";
  attribute SOFT_HLUTNM of \xor_ln124_reg_836[4]_i_1\ : label is "soft_lutpair234";
  attribute SOFT_HLUTNM of \xor_ln124_reg_836[5]_i_1\ : label is "soft_lutpair233";
  attribute SOFT_HLUTNM of \xor_ln124_reg_836[6]_i_1\ : label is "soft_lutpair232";
  attribute SOFT_HLUTNM of \xor_ln124_reg_836[7]_i_1\ : label is "soft_lutpair231";
begin
  DOADO(7 downto 0) <= \^doado\(7 downto 0);
q0_reg: unisim.vcomponents.RAMB18E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"00210045008500FA007500BD00A400960042008A004A009900EB007A006B00F5",
      INIT_01 => X"0062005D009D00B90045003B00BC00D500C400BA007A001F008A0076005B0073",
      INIT_02 => X"0072009B005B00A900C9001A007A00C500E5003600F6003E0092003500D70052",
      INIT_03 => X"00A200B200720079009A00BA0053001500ED0055009500360054002500B4005A",
      INIT_04 => X"00FC00B400740027009600060055004B005100590099008A004D005D00B800E6",
      INIT_05 => X"003F002D00ED00E400A5008100CC0088007E005A009A00A5004B000300BB00C9",
      INIT_06 => X"006500C7000700BE00710034002600D200CB008E004E001000E20068006F007C",
      INIT_07 => X"00A7006500A5007C003400B10084001000E600FB003B003D00080032001A0051",
      INIT_08 => X"004300D50015009800550078003400F4008700AA006A005C00AA00F0004B0030",
      INIT_09 => X"007A00F9003900A1000D000A001800CD00F500F20032002E001A001400130042",
      INIT_0A => X"007400B2007200AF009B0016005300C300E9006400A400320036002D0085005E",
      INIT_0B => X"00C9003400F400120096006D00D5007E003A0059009900E1004D008B00B8008D",
      INIT_0C => X"0032004D008D00E90065009B00AC00850064009A005A00BF00CB0036007B00D3",
      INIT_0D => X"0066009F005F00BD00C10032007E00D100CD003E00FE00160082006500DF007A",
      INIT_0E => X"00A700B30073007C009800B00052001000E700570097003C0050003100B60050",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"00000",
      INIT_B => X"00000",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 18,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"00000",
      SRVAL_B => X"00000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 18,
      WRITE_WIDTH_B => 0
    )
        port map (
      ADDRARDADDR(13 downto 12) => B"00",
      ADDRARDADDR(11 downto 4) => ADDRARDADDR(7 downto 0),
      ADDRARDADDR(3 downto 0) => B"0000",
      ADDRBWRADDR(13 downto 0) => B"11111111111111",
      CLKARDCLK => ap_clk,
      CLKBWRCLK => '0',
      DIADI(15 downto 0) => B"0000000011111111",
      DIBDI(15 downto 0) => B"1111111111111111",
      DIPADIP(1 downto 0) => B"00",
      DIPBDIP(1 downto 0) => B"11",
      DOADO(15 downto 8) => NLW_q0_reg_DOADO_UNCONNECTED(15 downto 8),
      DOADO(7 downto 0) => \^doado\(7 downto 0),
      DOBDO(15 downto 0) => NLW_q0_reg_DOBDO_UNCONNECTED(15 downto 0),
      DOPADOP(1 downto 0) => NLW_q0_reg_DOPADOP_UNCONNECTED(1 downto 0),
      DOPBDOP(1 downto 0) => NLW_q0_reg_DOPBDOP_UNCONNECTED(1 downto 0),
      ENARDEN => con128_ce0,
      ENBWREN => '0',
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      WEA(1 downto 0) => B"00",
      WEBWE(3 downto 0) => B"0000"
    );
\xor_ln124_10_reg_1885[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^doado\(0),
      I1 => \xor_ln124_10_reg_1885_reg[7]\(0),
      O => q0_reg_3(0)
    );
\xor_ln124_10_reg_1885[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^doado\(1),
      I1 => \xor_ln124_10_reg_1885_reg[7]\(1),
      O => q0_reg_3(1)
    );
\xor_ln124_10_reg_1885[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^doado\(2),
      I1 => \xor_ln124_10_reg_1885_reg[7]\(2),
      O => q0_reg_3(2)
    );
\xor_ln124_10_reg_1885[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^doado\(3),
      I1 => \xor_ln124_10_reg_1885_reg[7]\(3),
      O => q0_reg_3(3)
    );
\xor_ln124_10_reg_1885[4]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^doado\(4),
      I1 => \xor_ln124_10_reg_1885_reg[7]\(4),
      O => q0_reg_3(4)
    );
\xor_ln124_10_reg_1885[5]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^doado\(5),
      I1 => \xor_ln124_10_reg_1885_reg[7]\(5),
      O => q0_reg_3(5)
    );
\xor_ln124_10_reg_1885[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^doado\(6),
      I1 => \xor_ln124_10_reg_1885_reg[7]\(6),
      O => q0_reg_3(6)
    );
\xor_ln124_10_reg_1885[7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^doado\(7),
      I1 => \xor_ln124_10_reg_1885_reg[7]\(7),
      O => q0_reg_3(7)
    );
\xor_ln124_11_reg_1901[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^doado\(0),
      I1 => \xor_ln124_11_reg_1901_reg[7]\(0),
      O => q0_reg_2(0)
    );
\xor_ln124_11_reg_1901[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^doado\(1),
      I1 => \xor_ln124_11_reg_1901_reg[7]\(1),
      O => q0_reg_2(1)
    );
\xor_ln124_11_reg_1901[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^doado\(2),
      I1 => \xor_ln124_11_reg_1901_reg[7]\(2),
      O => q0_reg_2(2)
    );
\xor_ln124_11_reg_1901[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^doado\(3),
      I1 => \xor_ln124_11_reg_1901_reg[7]\(3),
      O => q0_reg_2(3)
    );
\xor_ln124_11_reg_1901[4]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^doado\(4),
      I1 => \xor_ln124_11_reg_1901_reg[7]\(4),
      O => q0_reg_2(4)
    );
\xor_ln124_11_reg_1901[5]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^doado\(5),
      I1 => \xor_ln124_11_reg_1901_reg[7]\(5),
      O => q0_reg_2(5)
    );
\xor_ln124_11_reg_1901[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^doado\(6),
      I1 => \xor_ln124_11_reg_1901_reg[7]\(6),
      O => q0_reg_2(6)
    );
\xor_ln124_11_reg_1901[7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^doado\(7),
      I1 => \xor_ln124_11_reg_1901_reg[7]\(7),
      O => q0_reg_2(7)
    );
\xor_ln124_12_reg_1922[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^doado\(0),
      I1 => \xor_ln124_12_reg_1922_reg[7]\(0),
      O => q0_reg_1(0)
    );
\xor_ln124_12_reg_1922[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^doado\(1),
      I1 => \xor_ln124_12_reg_1922_reg[7]\(1),
      O => q0_reg_1(1)
    );
\xor_ln124_12_reg_1922[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^doado\(2),
      I1 => \xor_ln124_12_reg_1922_reg[7]\(2),
      O => q0_reg_1(2)
    );
\xor_ln124_12_reg_1922[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^doado\(3),
      I1 => \xor_ln124_12_reg_1922_reg[7]\(3),
      O => q0_reg_1(3)
    );
\xor_ln124_12_reg_1922[4]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^doado\(4),
      I1 => \xor_ln124_12_reg_1922_reg[7]\(4),
      O => q0_reg_1(4)
    );
\xor_ln124_12_reg_1922[5]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^doado\(5),
      I1 => \xor_ln124_12_reg_1922_reg[7]\(5),
      O => q0_reg_1(5)
    );
\xor_ln124_12_reg_1922[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^doado\(6),
      I1 => \xor_ln124_12_reg_1922_reg[7]\(6),
      O => q0_reg_1(6)
    );
\xor_ln124_12_reg_1922[7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^doado\(7),
      I1 => \xor_ln124_12_reg_1922_reg[7]\(7),
      O => q0_reg_1(7)
    );
\xor_ln124_13_reg_1943[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^doado\(0),
      I1 => \xor_ln124_13_reg_1943_reg[7]\(0),
      O => q0_reg_0(0)
    );
\xor_ln124_13_reg_1943[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^doado\(1),
      I1 => \xor_ln124_13_reg_1943_reg[7]\(1),
      O => q0_reg_0(1)
    );
\xor_ln124_13_reg_1943[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^doado\(2),
      I1 => \xor_ln124_13_reg_1943_reg[7]\(2),
      O => q0_reg_0(2)
    );
\xor_ln124_13_reg_1943[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^doado\(3),
      I1 => \xor_ln124_13_reg_1943_reg[7]\(3),
      O => q0_reg_0(3)
    );
\xor_ln124_13_reg_1943[4]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^doado\(4),
      I1 => \xor_ln124_13_reg_1943_reg[7]\(4),
      O => q0_reg_0(4)
    );
\xor_ln124_13_reg_1943[5]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^doado\(5),
      I1 => \xor_ln124_13_reg_1943_reg[7]\(5),
      O => q0_reg_0(5)
    );
\xor_ln124_13_reg_1943[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^doado\(6),
      I1 => \xor_ln124_13_reg_1943_reg[7]\(6),
      O => q0_reg_0(6)
    );
\xor_ln124_13_reg_1943[7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^doado\(7),
      I1 => \xor_ln124_13_reg_1943_reg[7]\(7),
      O => q0_reg_0(7)
    );
\xor_ln124_14_reg_1964[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^doado\(0),
      I1 => Q(0),
      O => D(0)
    );
\xor_ln124_14_reg_1964[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^doado\(1),
      I1 => Q(1),
      O => D(1)
    );
\xor_ln124_14_reg_1964[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^doado\(2),
      I1 => Q(2),
      O => D(2)
    );
\xor_ln124_14_reg_1964[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^doado\(3),
      I1 => Q(3),
      O => D(3)
    );
\xor_ln124_14_reg_1964[4]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^doado\(4),
      I1 => Q(4),
      O => D(4)
    );
\xor_ln124_14_reg_1964[5]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^doado\(5),
      I1 => Q(5),
      O => D(5)
    );
\xor_ln124_14_reg_1964[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^doado\(6),
      I1 => Q(6),
      O => D(6)
    );
\xor_ln124_14_reg_1964[7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^doado\(7),
      I1 => Q(7),
      O => D(7)
    );
\xor_ln124_34_reg_902[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^doado\(0),
      I1 => \xor_ln124_34_reg_902_reg[7]\(0),
      O => q0_reg_6(0)
    );
\xor_ln124_34_reg_902[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^doado\(1),
      I1 => \xor_ln124_34_reg_902_reg[7]\(1),
      O => q0_reg_6(1)
    );
\xor_ln124_34_reg_902[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^doado\(2),
      I1 => \xor_ln124_34_reg_902_reg[7]\(2),
      O => q0_reg_6(2)
    );
\xor_ln124_34_reg_902[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^doado\(3),
      I1 => \xor_ln124_34_reg_902_reg[7]\(3),
      O => q0_reg_6(3)
    );
\xor_ln124_34_reg_902[4]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^doado\(4),
      I1 => \xor_ln124_34_reg_902_reg[7]\(4),
      O => q0_reg_6(4)
    );
\xor_ln124_34_reg_902[5]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^doado\(5),
      I1 => \xor_ln124_34_reg_902_reg[7]\(5),
      O => q0_reg_6(5)
    );
\xor_ln124_34_reg_902[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^doado\(6),
      I1 => \xor_ln124_34_reg_902_reg[7]\(6),
      O => q0_reg_6(6)
    );
\xor_ln124_34_reg_902[7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^doado\(7),
      I1 => \xor_ln124_34_reg_902_reg[7]\(7),
      O => q0_reg_6(7)
    );
\xor_ln124_3_reg_1070[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^doado\(0),
      I1 => \xor_ln124_3_reg_1070_reg[7]\(0),
      O => q0_reg_7(0)
    );
\xor_ln124_3_reg_1070[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^doado\(1),
      I1 => \xor_ln124_3_reg_1070_reg[7]\(1),
      O => q0_reg_7(1)
    );
\xor_ln124_3_reg_1070[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^doado\(2),
      I1 => \xor_ln124_3_reg_1070_reg[7]\(2),
      O => q0_reg_7(2)
    );
\xor_ln124_3_reg_1070[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^doado\(3),
      I1 => \xor_ln124_3_reg_1070_reg[7]\(3),
      O => q0_reg_7(3)
    );
\xor_ln124_3_reg_1070[4]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^doado\(4),
      I1 => \xor_ln124_3_reg_1070_reg[7]\(4),
      O => q0_reg_7(4)
    );
\xor_ln124_3_reg_1070[5]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^doado\(5),
      I1 => \xor_ln124_3_reg_1070_reg[7]\(5),
      O => q0_reg_7(5)
    );
\xor_ln124_3_reg_1070[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^doado\(6),
      I1 => \xor_ln124_3_reg_1070_reg[7]\(6),
      O => q0_reg_7(6)
    );
\xor_ln124_3_reg_1070[7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^doado\(7),
      I1 => \xor_ln124_3_reg_1070_reg[7]\(7),
      O => q0_reg_7(7)
    );
\xor_ln124_9_reg_1864[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^doado\(0),
      I1 => \xor_ln124_9_reg_1864_reg[7]\(0),
      O => q0_reg_4(0)
    );
\xor_ln124_9_reg_1864[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^doado\(1),
      I1 => \xor_ln124_9_reg_1864_reg[7]\(1),
      O => q0_reg_4(1)
    );
\xor_ln124_9_reg_1864[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^doado\(2),
      I1 => \xor_ln124_9_reg_1864_reg[7]\(2),
      O => q0_reg_4(2)
    );
\xor_ln124_9_reg_1864[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^doado\(3),
      I1 => \xor_ln124_9_reg_1864_reg[7]\(3),
      O => q0_reg_4(3)
    );
\xor_ln124_9_reg_1864[4]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^doado\(4),
      I1 => \xor_ln124_9_reg_1864_reg[7]\(4),
      O => q0_reg_4(4)
    );
\xor_ln124_9_reg_1864[5]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^doado\(5),
      I1 => \xor_ln124_9_reg_1864_reg[7]\(5),
      O => q0_reg_4(5)
    );
\xor_ln124_9_reg_1864[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^doado\(6),
      I1 => \xor_ln124_9_reg_1864_reg[7]\(6),
      O => q0_reg_4(6)
    );
\xor_ln124_9_reg_1864[7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^doado\(7),
      I1 => \xor_ln124_9_reg_1864_reg[7]\(7),
      O => q0_reg_4(7)
    );
\xor_ln124_reg_836[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^doado\(0),
      I1 => \xor_ln124_reg_1005_reg[7]\(0),
      O => q0_reg_5(0)
    );
\xor_ln124_reg_836[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^doado\(1),
      I1 => \xor_ln124_reg_1005_reg[7]\(1),
      O => q0_reg_5(1)
    );
\xor_ln124_reg_836[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^doado\(2),
      I1 => \xor_ln124_reg_1005_reg[7]\(2),
      O => q0_reg_5(2)
    );
\xor_ln124_reg_836[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^doado\(3),
      I1 => \xor_ln124_reg_1005_reg[7]\(3),
      O => q0_reg_5(3)
    );
\xor_ln124_reg_836[4]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^doado\(4),
      I1 => \xor_ln124_reg_1005_reg[7]\(4),
      O => q0_reg_5(4)
    );
\xor_ln124_reg_836[5]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^doado\(5),
      I1 => \xor_ln124_reg_1005_reg[7]\(5),
      O => q0_reg_5(5)
    );
\xor_ln124_reg_836[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^doado\(6),
      I1 => \xor_ln124_reg_1005_reg[7]\(6),
      O => q0_reg_5(6)
    );
\xor_ln124_reg_836[7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^doado\(7),
      I1 => \xor_ln124_reg_1005_reg[7]\(7),
      O => q0_reg_5(7)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_ClefiaKeySet128_fin_RAM_AUTO_1R1W is
  port (
    ram_reg_0 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    DOBDO : out STD_LOGIC_VECTOR ( 7 downto 0 );
    D : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ram_reg_1 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_clk : in STD_LOGIC;
    fin_ce1 : in STD_LOGIC;
    fin_ce0 : in STD_LOGIC;
    ADDRARDADDR : in STD_LOGIC_VECTOR ( 2 downto 0 );
    ADDRBWRADDR : in STD_LOGIC_VECTOR ( 3 downto 0 );
    DOADO : in STD_LOGIC_VECTOR ( 7 downto 0 );
    DIBDI : in STD_LOGIC_VECTOR ( 7 downto 0 );
    WEA : in STD_LOGIC_VECTOR ( 0 to 0 );
    WEBWE : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \reg_297_reg[7]\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_ClefiaKeySet128_fin_RAM_AUTO_1R1W;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_ClefiaKeySet128_fin_RAM_AUTO_1R1W is
  signal \^dobdo\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \^ram_reg_0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_ram_reg_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 8 );
  signal NLW_ram_reg_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 8 );
  signal NLW_ram_reg_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram_reg_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ram_reg : label is "p0_d8";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of ram_reg : label is "p0_d8";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of ram_reg : label is "{SYNTH-6 {cell *THIS*}} {SYNTH-7 {cell *THIS*}}";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of ram_reg : label is 128;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of ram_reg : label is "inst/grp_ClefiaKeySet128_fu_176/fin_U/ram_reg";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of ram_reg : label is "RAM_TDP";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of ram_reg : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of ram_reg : label is 1023;
  attribute ram_offset : integer;
  attribute ram_offset of ram_reg : label is 1008;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of ram_reg : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of ram_reg : label is 7;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \reg_295[0]_i_1\ : label is "soft_lutpair246";
  attribute SOFT_HLUTNM of \reg_295[1]_i_1\ : label is "soft_lutpair245";
  attribute SOFT_HLUTNM of \reg_295[2]_i_1\ : label is "soft_lutpair244";
  attribute SOFT_HLUTNM of \reg_295[3]_i_1\ : label is "soft_lutpair243";
  attribute SOFT_HLUTNM of \reg_295[4]_i_1\ : label is "soft_lutpair242";
  attribute SOFT_HLUTNM of \reg_295[5]_i_1\ : label is "soft_lutpair241";
  attribute SOFT_HLUTNM of \reg_295[6]_i_1\ : label is "soft_lutpair240";
  attribute SOFT_HLUTNM of \reg_295[7]_i_2\ : label is "soft_lutpair239";
  attribute SOFT_HLUTNM of \reg_297[0]_i_1__3\ : label is "soft_lutpair246";
  attribute SOFT_HLUTNM of \reg_297[1]_i_1__3\ : label is "soft_lutpair245";
  attribute SOFT_HLUTNM of \reg_297[2]_i_1__3\ : label is "soft_lutpair244";
  attribute SOFT_HLUTNM of \reg_297[3]_i_1__3\ : label is "soft_lutpair243";
  attribute SOFT_HLUTNM of \reg_297[4]_i_1__3\ : label is "soft_lutpair242";
  attribute SOFT_HLUTNM of \reg_297[5]_i_1__3\ : label is "soft_lutpair241";
  attribute SOFT_HLUTNM of \reg_297[6]_i_1__3\ : label is "soft_lutpair240";
  attribute SOFT_HLUTNM of \reg_297[7]_i_2__3\ : label is "soft_lutpair239";
begin
  DOBDO(7 downto 0) <= \^dobdo\(7 downto 0);
  ram_reg_0(7 downto 0) <= \^ram_reg_0\(7 downto 0);
ram_reg: unisim.vcomponents.RAMB18E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      INIT_A => X"00000",
      INIT_B => X"00000",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 18,
      READ_WIDTH_B => 18,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"00000",
      SRVAL_B => X"00000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "READ_FIRST",
      WRITE_WIDTH_A => 18,
      WRITE_WIDTH_B => 18
    )
        port map (
      ADDRARDADDR(13 downto 8) => B"111111",
      ADDRARDADDR(7 downto 5) => ADDRARDADDR(2 downto 0),
      ADDRARDADDR(4 downto 0) => B"01111",
      ADDRBWRADDR(13 downto 8) => B"111111",
      ADDRBWRADDR(7 downto 4) => ADDRBWRADDR(3 downto 0),
      ADDRBWRADDR(3 downto 0) => B"1111",
      CLKARDCLK => ap_clk,
      CLKBWRCLK => ap_clk,
      DIADI(15 downto 8) => B"00000000",
      DIADI(7 downto 0) => DOADO(7 downto 0),
      DIBDI(15 downto 8) => B"00000000",
      DIBDI(7 downto 0) => DIBDI(7 downto 0),
      DIPADIP(1 downto 0) => B"00",
      DIPBDIP(1 downto 0) => B"00",
      DOADO(15 downto 8) => NLW_ram_reg_DOADO_UNCONNECTED(15 downto 8),
      DOADO(7 downto 0) => \^ram_reg_0\(7 downto 0),
      DOBDO(15 downto 8) => NLW_ram_reg_DOBDO_UNCONNECTED(15 downto 8),
      DOBDO(7 downto 0) => \^dobdo\(7 downto 0),
      DOPADOP(1 downto 0) => NLW_ram_reg_DOPADOP_UNCONNECTED(1 downto 0),
      DOPBDOP(1 downto 0) => NLW_ram_reg_DOPBDOP_UNCONNECTED(1 downto 0),
      ENARDEN => fin_ce1,
      ENBWREN => fin_ce0,
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      WEA(1) => WEA(0),
      WEA(0) => WEA(0),
      WEBWE(3 downto 2) => B"00",
      WEBWE(1) => WEBWE(0),
      WEBWE(0) => WEBWE(0)
    );
\reg_295[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^ram_reg_0\(0),
      I1 => Q(0),
      I2 => \^dobdo\(0),
      O => D(0)
    );
\reg_295[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^ram_reg_0\(1),
      I1 => Q(0),
      I2 => \^dobdo\(1),
      O => D(1)
    );
\reg_295[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^ram_reg_0\(2),
      I1 => Q(0),
      I2 => \^dobdo\(2),
      O => D(2)
    );
\reg_295[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^ram_reg_0\(3),
      I1 => Q(0),
      I2 => \^dobdo\(3),
      O => D(3)
    );
\reg_295[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^ram_reg_0\(4),
      I1 => Q(0),
      I2 => \^dobdo\(4),
      O => D(4)
    );
\reg_295[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^ram_reg_0\(5),
      I1 => Q(0),
      I2 => \^dobdo\(5),
      O => D(5)
    );
\reg_295[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^ram_reg_0\(6),
      I1 => Q(0),
      I2 => \^dobdo\(6),
      O => D(6)
    );
\reg_295[7]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^ram_reg_0\(7),
      I1 => Q(0),
      I2 => \^dobdo\(7),
      O => D(7)
    );
\reg_297[0]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^ram_reg_0\(0),
      I1 => \reg_297_reg[7]\(0),
      I2 => \^dobdo\(0),
      O => ram_reg_1(0)
    );
\reg_297[1]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^ram_reg_0\(1),
      I1 => \reg_297_reg[7]\(0),
      I2 => \^dobdo\(1),
      O => ram_reg_1(1)
    );
\reg_297[2]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^ram_reg_0\(2),
      I1 => \reg_297_reg[7]\(0),
      I2 => \^dobdo\(2),
      O => ram_reg_1(2)
    );
\reg_297[3]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^ram_reg_0\(3),
      I1 => \reg_297_reg[7]\(0),
      I2 => \^dobdo\(3),
      O => ram_reg_1(3)
    );
\reg_297[4]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^ram_reg_0\(4),
      I1 => \reg_297_reg[7]\(0),
      I2 => \^dobdo\(4),
      O => ram_reg_1(4)
    );
\reg_297[5]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^ram_reg_0\(5),
      I1 => \reg_297_reg[7]\(0),
      I2 => \^dobdo\(5),
      O => ram_reg_1(5)
    );
\reg_297[6]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^ram_reg_0\(6),
      I1 => \reg_297_reg[7]\(0),
      I2 => \^dobdo\(6),
      O => ram_reg_1(6)
    );
\reg_297[7]_i_2__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^ram_reg_0\(7),
      I1 => \reg_297_reg[7]\(0),
      I2 => \^dobdo\(7),
      O => ram_reg_1(7)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_ClefiaKeySet128_fin_RAM_AUTO_1R1W_27 is
  port (
    DOADO : out STD_LOGIC_VECTOR ( 7 downto 0 );
    DOBDO : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ram_reg_0 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_clk : in STD_LOGIC;
    fout_ce1 : in STD_LOGIC;
    fout_ce0 : in STD_LOGIC;
    ADDRARDADDR : in STD_LOGIC_VECTOR ( 2 downto 0 );
    ADDRBWRADDR : in STD_LOGIC_VECTOR ( 3 downto 0 );
    DIADI : in STD_LOGIC_VECTOR ( 7 downto 0 );
    DIBDI : in STD_LOGIC_VECTOR ( 7 downto 0 );
    WEA : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    ram_reg_1 : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_ClefiaKeySet128_fin_RAM_AUTO_1R1W_27 : entity is "clefia_ClefiaKeySet128_fin_RAM_AUTO_1R1W";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_ClefiaKeySet128_fin_RAM_AUTO_1R1W_27;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_ClefiaKeySet128_fin_RAM_AUTO_1R1W_27 is
  signal \^dobdo\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_ram_reg_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 8 );
  signal NLW_ram_reg_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 8 );
  signal NLW_ram_reg_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram_reg_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ram_reg : label is "p0_d8";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of ram_reg : label is "p0_d8";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of ram_reg : label is "{SYNTH-6 {cell *THIS*}} {SYNTH-7 {cell *THIS*}}";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of ram_reg : label is 128;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of ram_reg : label is "inst/grp_ClefiaKeySet128_fu_176/fout_U/ram_reg";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of ram_reg : label is "RAM_TDP";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of ram_reg : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of ram_reg : label is 1023;
  attribute ram_offset : integer;
  attribute ram_offset of ram_reg : label is 1008;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of ram_reg : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of ram_reg : label is 7;
begin
  DOBDO(7 downto 0) <= \^dobdo\(7 downto 0);
ram_reg: unisim.vcomponents.RAMB18E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      INIT_A => X"00000",
      INIT_B => X"00000",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 18,
      READ_WIDTH_B => 18,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"00000",
      SRVAL_B => X"00000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "READ_FIRST",
      WRITE_WIDTH_A => 18,
      WRITE_WIDTH_B => 18
    )
        port map (
      ADDRARDADDR(13 downto 8) => B"111111",
      ADDRARDADDR(7 downto 5) => ADDRARDADDR(2 downto 0),
      ADDRARDADDR(4 downto 0) => B"01111",
      ADDRBWRADDR(13 downto 8) => B"111111",
      ADDRBWRADDR(7 downto 4) => ADDRBWRADDR(3 downto 0),
      ADDRBWRADDR(3 downto 0) => B"1111",
      CLKARDCLK => ap_clk,
      CLKBWRCLK => ap_clk,
      DIADI(15 downto 8) => B"00000000",
      DIADI(7 downto 0) => DIADI(7 downto 0),
      DIBDI(15 downto 8) => B"00000000",
      DIBDI(7 downto 0) => DIBDI(7 downto 0),
      DIPADIP(1 downto 0) => B"00",
      DIPBDIP(1 downto 0) => B"00",
      DOADO(15 downto 8) => NLW_ram_reg_DOADO_UNCONNECTED(15 downto 8),
      DOADO(7 downto 0) => DOADO(7 downto 0),
      DOBDO(15 downto 8) => NLW_ram_reg_DOBDO_UNCONNECTED(15 downto 8),
      DOBDO(7 downto 0) => \^dobdo\(7 downto 0),
      DOPADOP(1 downto 0) => NLW_ram_reg_DOPADOP_UNCONNECTED(1 downto 0),
      DOPBDOP(1 downto 0) => NLW_ram_reg_DOPBDOP_UNCONNECTED(1 downto 0),
      ENARDEN => fout_ce1,
      ENBWREN => fout_ce0,
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      WEA(1) => WEA(0),
      WEA(0) => WEA(0),
      WEBWE(3 downto 2) => B"00",
      WEBWE(1) => WEA(0),
      WEBWE(0) => WEA(0)
    );
\ram_reg_i_10__7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^dobdo\(7),
      I1 => Q(0),
      I2 => ram_reg_1(3),
      O => ram_reg_0(7)
    );
\ram_reg_i_11__7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^dobdo\(6),
      I1 => Q(0),
      I2 => ram_reg_1(2),
      O => ram_reg_0(6)
    );
\ram_reg_i_12__7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^dobdo\(5),
      I1 => Q(0),
      I2 => ram_reg_1(1),
      O => ram_reg_0(5)
    );
\ram_reg_i_13__7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^dobdo\(4),
      I1 => Q(0),
      I2 => ram_reg_1(0),
      O => ram_reg_0(4)
    );
\ram_reg_i_14__7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^dobdo\(3),
      I1 => Q(0),
      I2 => ram_reg_1(3),
      O => ram_reg_0(3)
    );
\ram_reg_i_15__7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^dobdo\(2),
      I1 => Q(0),
      I2 => ram_reg_1(2),
      O => ram_reg_0(2)
    );
\ram_reg_i_16__7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^dobdo\(1),
      I1 => Q(0),
      I2 => ram_reg_1(1),
      O => ram_reg_0(1)
    );
\ram_reg_i_17__7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^dobdo\(0),
      I1 => Q(0),
      I2 => ram_reg_1(0),
      O => ram_reg_0(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_ClefiaKeySet128_fin_RAM_AUTO_1R1W_28 is
  port (
    ram_reg_0 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ram_reg_1 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_clk : in STD_LOGIC;
    lk_ce1 : in STD_LOGIC;
    lk_ce0 : in STD_LOGIC;
    grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_309_1_fu_70_con128_address0 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    ADDRBWRADDR : in STD_LOGIC_VECTOR ( 3 downto 0 );
    ram_reg_2 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ram_reg_3 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ram_reg_4 : in STD_LOGIC_VECTOR ( 0 to 0 );
    WEBWE : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_ClefiaKeySet128_fin_RAM_AUTO_1R1W_28 : entity is "clefia_ClefiaKeySet128_fin_RAM_AUTO_1R1W";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_ClefiaKeySet128_fin_RAM_AUTO_1R1W_28;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_ClefiaKeySet128_fin_RAM_AUTO_1R1W_28 is
  signal NLW_ram_reg_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 8 );
  signal NLW_ram_reg_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 8 );
  signal NLW_ram_reg_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram_reg_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ram_reg : label is "p0_d8";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of ram_reg : label is "p0_d8";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of ram_reg : label is "{SYNTH-6 {cell *THIS*}} {SYNTH-7 {cell *THIS*}}";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of ram_reg : label is 128;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of ram_reg : label is "inst/grp_ClefiaKeySet128_fu_176/lk_U/ram_reg";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of ram_reg : label is "RAM_TDP";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of ram_reg : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of ram_reg : label is 1023;
  attribute ram_offset : integer;
  attribute ram_offset of ram_reg : label is 1008;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of ram_reg : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of ram_reg : label is 7;
begin
ram_reg: unisim.vcomponents.RAMB18E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      INIT_A => X"00000",
      INIT_B => X"00000",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 18,
      READ_WIDTH_B => 18,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"00000",
      SRVAL_B => X"00000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "READ_FIRST",
      WRITE_WIDTH_A => 18,
      WRITE_WIDTH_B => 18
    )
        port map (
      ADDRARDADDR(13 downto 8) => B"111111",
      ADDRARDADDR(7 downto 5) => grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_309_1_fu_70_con128_address0(2 downto 0),
      ADDRARDADDR(4 downto 0) => B"01111",
      ADDRBWRADDR(13 downto 8) => B"111111",
      ADDRBWRADDR(7 downto 4) => ADDRBWRADDR(3 downto 0),
      ADDRBWRADDR(3 downto 0) => B"1111",
      CLKARDCLK => ap_clk,
      CLKBWRCLK => ap_clk,
      DIADI(15 downto 8) => B"00000000",
      DIADI(7 downto 0) => ram_reg_2(7 downto 0),
      DIBDI(15 downto 8) => B"00000000",
      DIBDI(7 downto 0) => ram_reg_3(7 downto 0),
      DIPADIP(1 downto 0) => B"00",
      DIPBDIP(1 downto 0) => B"00",
      DOADO(15 downto 8) => NLW_ram_reg_DOADO_UNCONNECTED(15 downto 8),
      DOADO(7 downto 0) => ram_reg_0(7 downto 0),
      DOBDO(15 downto 8) => NLW_ram_reg_DOBDO_UNCONNECTED(15 downto 8),
      DOBDO(7 downto 0) => ram_reg_1(7 downto 0),
      DOPADOP(1 downto 0) => NLW_ram_reg_DOPADOP_UNCONNECTED(1 downto 0),
      DOPBDOP(1 downto 0) => NLW_ram_reg_DOPBDOP_UNCONNECTED(1 downto 0),
      ENARDEN => lk_ce1,
      ENBWREN => lk_ce0,
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      WEA(1) => ram_reg_4(0),
      WEA(0) => ram_reg_4(0),
      WEBWE(3 downto 2) => B"00",
      WEBWE(1) => WEBWE(0),
      WEBWE(0) => WEBWE(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_112_con192_ROM_AUTO_1R is
  port (
    DOADO : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_clk : in STD_LOGIC;
    grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_110_fu_129_ap_start_reg : in STD_LOGIC;
    ADDRARDADDR : in STD_LOGIC_VECTOR ( 8 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_112_con192_ROM_AUTO_1R;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_112_con192_ROM_AUTO_1R is
  signal NLW_q0_reg_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 8 );
  signal NLW_q0_reg_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_q0_reg_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_q0_reg_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of q0_reg : label is "p0_d8";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of q0_reg : label is "";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of q0_reg : label is 4096;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of q0_reg : label is "inst/grp_ClefiaKeySet192_fu_162/grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_110_fu_129/con192_U/q0_reg";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of q0_reg : label is "RAM_SP";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of q0_reg : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of q0_reg : label is 1023;
  attribute ram_offset : integer;
  attribute ram_offset of q0_reg : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of q0_reg : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of q0_reg : label is 7;
begin
q0_reg: unisim.vcomponents.RAMB18E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 0,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"00EC00830043003700F800260062005B0071003700F700AA0091001D00D600C6",
      INIT_01 => X"0085003400F4005E009600F500D5003200A2005900990079004C00BB00B80015",
      INIT_02 => X"0021004D008D00FA006500BD00AC00960042009A005A009900CB007A007B00F5",
      INIT_03 => X"0062005F009F00B90041003B00BE00D500C400BE007E001F00820076005F0073",
      INIT_04 => X"00A600830043007D00F800B20062001100E5003700F7003E0090003500D60052",
      INIT_05 => X"009700B40074004C009600D000550020008700590099005C004C00F100B80030",
      INIT_06 => X"002500ED002D00FE002500B4000C0092004B00DA001A0090004B0068003B00FC",
      INIT_07 => X"0063007700B700B800110039009600D400C600EE002E001D00220072000F0071",
      INIT_08 => X"00A600C90009007D006C00B20028001100E500A30063003E00B8003400420052",
      INIT_09 => X"004300BE007E009800830078005F00F40087007C00BC005C000600F1009D0030",
      INIT_0A => X"00C400F70037001F0010007600160073002100DF001F00FA004100BC003E0096",
      INIT_0B => X"008F002900E9005400AC00E100C8003800B6006300A3006D0038009300820001",
      INIT_0C => X"004900C6000600920073006C002700FE0093008C004C004800E600D8006D0024",
      INIT_0D => X"00C6006900A9001D002C007300880071002400E3002300FF003900B600020093",
      INIT_0E => X"005B00960056008000D30048007700EC00B7002C00EC006C00A6009100CD0000",
      INIT_0F => X"00C200FD003D00190004007A001C0075002D00CB000B00F6006900A4002A009A",
      INIT_10 => X"005A00B3007300810099004A005200ED00B5006600A6006E0032009500870002",
      INIT_11 => X"00A800B800780073008E00AE0059001F00F9004100810022007C000D00A0004E",
      INIT_12 => X"002A002E00EE00F100A300AB00CF009D0054005C009C008F0047005700BD00E3",
      INIT_13 => X"00DE00930053000500D80042007200690015001700D700CE00D100D500F600A2",
      INIT_14 => X"008900B000700052009E00EC0051003E00BB005100910060005C008900B0000C",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"00000",
      INIT_B => X"00000",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 18,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"00000",
      SRVAL_B => X"00000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 18,
      WRITE_WIDTH_B => 0
    )
        port map (
      ADDRARDADDR(13) => '0',
      ADDRARDADDR(12 downto 4) => ADDRARDADDR(8 downto 0),
      ADDRARDADDR(3 downto 0) => B"0000",
      ADDRBWRADDR(13 downto 0) => B"11111111111111",
      CLKARDCLK => ap_clk,
      CLKBWRCLK => '0',
      DIADI(15 downto 0) => B"0000000011111111",
      DIBDI(15 downto 0) => B"1111111111111111",
      DIPADIP(1 downto 0) => B"00",
      DIPBDIP(1 downto 0) => B"11",
      DOADO(15 downto 8) => NLW_q0_reg_DOADO_UNCONNECTED(15 downto 8),
      DOADO(7 downto 0) => DOADO(7 downto 0),
      DOBDO(15 downto 0) => NLW_q0_reg_DOBDO_UNCONNECTED(15 downto 0),
      DOPADOP(1 downto 0) => NLW_q0_reg_DOPADOP_UNCONNECTED(1 downto 0),
      DOPBDOP(1 downto 0) => NLW_q0_reg_DOPBDOP_UNCONNECTED(1 downto 0),
      ENARDEN => grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_110_fu_129_ap_start_reg,
      ENBWREN => '0',
      REGCEAREGCE => '1',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      WEA(1 downto 0) => B"00",
      WEBWE(3 downto 0) => B"0000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_ClefiaKeySet192_Pipeline_VITIS_LOOP_210_1_con192_ROM_AUTO_1R is
  port (
    DOADO : out STD_LOGIC_VECTOR ( 7 downto 0 );
    DOBDO : out STD_LOGIC_VECTOR ( 7 downto 0 );
    con192_address01 : out STD_LOGIC;
    \ap_CS_fsm_reg[19]\ : out STD_LOGIC;
    \ap_CS_fsm_reg[5]\ : out STD_LOGIC;
    \ap_CS_fsm_reg[3]\ : out STD_LOGIC;
    \ap_CS_fsm_reg[14]\ : out STD_LOGIC;
    \ap_CS_fsm_reg[12]\ : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 7 downto 0 );
    q0_reg_0 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \idx41_load_reg_845_reg[7]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    q0_reg_1 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    q0_reg_2 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_clk : in STD_LOGIC;
    con192_ce0 : in STD_LOGIC;
    grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_112_fu_118_ap_start_reg : in STD_LOGIC;
    ADDRARDADDR : in STD_LOGIC_VECTOR ( 6 downto 0 );
    ADDRBWRADDR : in STD_LOGIC_VECTOR ( 8 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 20 downto 0 );
    q0_reg_3 : in STD_LOGIC;
    grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_210_1_fu_92_ap_start_reg : in STD_LOGIC;
    ap_enable_reg_pp0_iter0_reg : in STD_LOGIC;
    \reg_308_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \xor_ln124_60_reg_1084_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \rk_offset_read_reg_972_reg[7]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \rk_offset_read_reg_972_reg[7]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \reg_308_reg[7]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \xor_ln124_3_reg_1242_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_ClefiaKeySet192_Pipeline_VITIS_LOOP_210_1_con192_ROM_AUTO_1R;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_ClefiaKeySet192_Pipeline_VITIS_LOOP_210_1_con192_ROM_AUTO_1R is
  signal \^doado\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \^ap_cs_fsm_reg[12]\ : STD_LOGIC;
  signal \^ap_cs_fsm_reg[14]\ : STD_LOGIC;
  signal \^ap_cs_fsm_reg[3]\ : STD_LOGIC;
  signal \^ap_cs_fsm_reg[5]\ : STD_LOGIC;
  signal \^con192_address01\ : STD_LOGIC;
  signal \q0_reg_i_29__0_n_0\ : STD_LOGIC;
  signal NLW_q0_reg_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 8 );
  signal NLW_q0_reg_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 8 );
  signal NLW_q0_reg_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_q0_reg_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of q0_reg : label is "p0_d8";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of q0_reg : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of q0_reg : label is 4096;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of q0_reg : label is "inst/grp_ClefiaKeySet192_fu_162/grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_210_1_fu_92/con192_U/q0_reg";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of q0_reg : label is "RAM_SP";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of q0_reg : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of q0_reg : label is 1023;
  attribute ram_offset : integer;
  attribute ram_offset of q0_reg : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of q0_reg : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of q0_reg : label is 7;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \reg_308[0]_i_1__1\ : label is "soft_lutpair436";
  attribute SOFT_HLUTNM of \reg_308[0]_i_1__2\ : label is "soft_lutpair444";
  attribute SOFT_HLUTNM of \reg_308[1]_i_1__1\ : label is "soft_lutpair435";
  attribute SOFT_HLUTNM of \reg_308[1]_i_1__2\ : label is "soft_lutpair443";
  attribute SOFT_HLUTNM of \reg_308[2]_i_1__1\ : label is "soft_lutpair434";
  attribute SOFT_HLUTNM of \reg_308[2]_i_1__2\ : label is "soft_lutpair442";
  attribute SOFT_HLUTNM of \reg_308[3]_i_1__1\ : label is "soft_lutpair433";
  attribute SOFT_HLUTNM of \reg_308[3]_i_1__2\ : label is "soft_lutpair441";
  attribute SOFT_HLUTNM of \reg_308[4]_i_1__1\ : label is "soft_lutpair432";
  attribute SOFT_HLUTNM of \reg_308[4]_i_1__2\ : label is "soft_lutpair440";
  attribute SOFT_HLUTNM of \reg_308[5]_i_1__1\ : label is "soft_lutpair431";
  attribute SOFT_HLUTNM of \reg_308[5]_i_1__2\ : label is "soft_lutpair439";
  attribute SOFT_HLUTNM of \reg_308[6]_i_1__1\ : label is "soft_lutpair430";
  attribute SOFT_HLUTNM of \reg_308[6]_i_1__2\ : label is "soft_lutpair438";
  attribute SOFT_HLUTNM of \reg_308[7]_i_2__1\ : label is "soft_lutpair429";
  attribute SOFT_HLUTNM of \reg_308[7]_i_2__2\ : label is "soft_lutpair437";
  attribute SOFT_HLUTNM of \rk_offset_read_reg_972[4]_i_1__0\ : label is "soft_lutpair428";
  attribute SOFT_HLUTNM of \rk_offset_read_reg_972[5]_i_1__0\ : label is "soft_lutpair428";
  attribute SOFT_HLUTNM of \rk_offset_read_reg_972[6]_i_1__0\ : label is "soft_lutpair427";
  attribute SOFT_HLUTNM of \rk_offset_read_reg_972[7]_i_1__0\ : label is "soft_lutpair427";
  attribute SOFT_HLUTNM of \xor_ln124_3_reg_1242[0]_i_1__0\ : label is "soft_lutpair444";
  attribute SOFT_HLUTNM of \xor_ln124_3_reg_1242[1]_i_1__0\ : label is "soft_lutpair443";
  attribute SOFT_HLUTNM of \xor_ln124_3_reg_1242[2]_i_1__0\ : label is "soft_lutpair442";
  attribute SOFT_HLUTNM of \xor_ln124_3_reg_1242[3]_i_1__0\ : label is "soft_lutpair441";
  attribute SOFT_HLUTNM of \xor_ln124_3_reg_1242[4]_i_1__0\ : label is "soft_lutpair440";
  attribute SOFT_HLUTNM of \xor_ln124_3_reg_1242[5]_i_1__0\ : label is "soft_lutpair439";
  attribute SOFT_HLUTNM of \xor_ln124_3_reg_1242[6]_i_1__0\ : label is "soft_lutpair438";
  attribute SOFT_HLUTNM of \xor_ln124_3_reg_1242[7]_i_1__0\ : label is "soft_lutpair437";
  attribute SOFT_HLUTNM of \xor_ln124_60_reg_1084[0]_i_1\ : label is "soft_lutpair436";
  attribute SOFT_HLUTNM of \xor_ln124_60_reg_1084[1]_i_1\ : label is "soft_lutpair435";
  attribute SOFT_HLUTNM of \xor_ln124_60_reg_1084[2]_i_1\ : label is "soft_lutpair434";
  attribute SOFT_HLUTNM of \xor_ln124_60_reg_1084[3]_i_1\ : label is "soft_lutpair433";
  attribute SOFT_HLUTNM of \xor_ln124_60_reg_1084[4]_i_1\ : label is "soft_lutpair432";
  attribute SOFT_HLUTNM of \xor_ln124_60_reg_1084[5]_i_1\ : label is "soft_lutpair431";
  attribute SOFT_HLUTNM of \xor_ln124_60_reg_1084[6]_i_1\ : label is "soft_lutpair430";
  attribute SOFT_HLUTNM of \xor_ln124_60_reg_1084[7]_i_1\ : label is "soft_lutpair429";
begin
  DOADO(7 downto 0) <= \^doado\(7 downto 0);
  \ap_CS_fsm_reg[12]\ <= \^ap_cs_fsm_reg[12]\;
  \ap_CS_fsm_reg[14]\ <= \^ap_cs_fsm_reg[14]\;
  \ap_CS_fsm_reg[3]\ <= \^ap_cs_fsm_reg[3]\;
  \ap_CS_fsm_reg[5]\ <= \^ap_cs_fsm_reg[5]\;
  con192_address01 <= \^con192_address01\;
q0_reg: unisim.vcomponents.RAMB18E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 1,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"00EC00830043003700F800260062005B0071003700F700AA0091001D00D600C6",
      INIT_01 => X"0085003400F4005E009600F500D5003200A2005900990079004C00BB00B80015",
      INIT_02 => X"0021004D008D00FA006500BD00AC00960042009A005A009900CB007A007B00F5",
      INIT_03 => X"0062005F009F00B90041003B00BE00D500C400BE007E001F00820076005F0073",
      INIT_04 => X"00A600830043007D00F800B20062001100E5003700F7003E0090003500D60052",
      INIT_05 => X"009700B40074004C009600D000550020008700590099005C004C00F100B80030",
      INIT_06 => X"002500ED002D00FE002500B4000C0092004B00DA001A0090004B0068003B00FC",
      INIT_07 => X"0063007700B700B800110039009600D400C600EE002E001D00220072000F0071",
      INIT_08 => X"00A600C90009007D006C00B20028001100E500A30063003E00B8003400420052",
      INIT_09 => X"004300BE007E009800830078005F00F40087007C00BC005C000600F1009D0030",
      INIT_0A => X"00C400F70037001F0010007600160073002100DF001F00FA004100BC003E0096",
      INIT_0B => X"008F002900E9005400AC00E100C8003800B6006300A3006D0038009300820001",
      INIT_0C => X"004900C6000600920073006C002700FE0093008C004C004800E600D8006D0024",
      INIT_0D => X"00C6006900A9001D002C007300880071002400E3002300FF003900B600020093",
      INIT_0E => X"005B00960056008000D30048007700EC00B7002C00EC006C00A6009100CD0000",
      INIT_0F => X"00C200FD003D00190004007A001C0075002D00CB000B00F6006900A4002A009A",
      INIT_10 => X"005A00B3007300810099004A005200ED00B5006600A6006E0032009500870002",
      INIT_11 => X"00A800B800780073008E00AE0059001F00F9004100810022007C000D00A0004E",
      INIT_12 => X"002A002E00EE00F100A300AB00CF009D0054005C009C008F0047005700BD00E3",
      INIT_13 => X"00DE00930053000500D80042007200690015001700D700CE00D100D500F600A2",
      INIT_14 => X"008900B000700052009E00EC0051003E00BB005100910060005C008900B0000C",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"00000",
      INIT_B => X"00000",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 18,
      READ_WIDTH_B => 18,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"00000",
      SRVAL_B => X"00000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 18,
      WRITE_WIDTH_B => 0
    )
        port map (
      ADDRARDADDR(13 downto 12) => B"00",
      ADDRARDADDR(11 downto 7) => ADDRARDADDR(6 downto 2),
      ADDRARDADDR(6) => \^con192_address01\,
      ADDRARDADDR(5 downto 4) => ADDRARDADDR(1 downto 0),
      ADDRARDADDR(3 downto 0) => B"0000",
      ADDRBWRADDR(13) => '0',
      ADDRBWRADDR(12 downto 4) => ADDRBWRADDR(8 downto 0),
      ADDRBWRADDR(3 downto 0) => B"0000",
      CLKARDCLK => ap_clk,
      CLKBWRCLK => ap_clk,
      DIADI(15 downto 0) => B"0000000011111111",
      DIBDI(15 downto 0) => B"1111111111111111",
      DIPADIP(1 downto 0) => B"00",
      DIPBDIP(1 downto 0) => B"11",
      DOADO(15 downto 8) => NLW_q0_reg_DOADO_UNCONNECTED(15 downto 8),
      DOADO(7 downto 0) => \^doado\(7 downto 0),
      DOBDO(15 downto 8) => NLW_q0_reg_DOBDO_UNCONNECTED(15 downto 8),
      DOBDO(7 downto 0) => DOBDO(7 downto 0),
      DOPADOP(1 downto 0) => NLW_q0_reg_DOPADOP_UNCONNECTED(1 downto 0),
      DOPBDOP(1 downto 0) => NLW_q0_reg_DOPBDOP_UNCONNECTED(1 downto 0),
      ENARDEN => con192_ce0,
      ENBWREN => grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_112_fu_118_ap_start_reg,
      REGCEAREGCE => '0',
      REGCEB => '1',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      WEA(1 downto 0) => B"00",
      WEBWE(3 downto 0) => B"0000"
    );
\q0_reg_i_17__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF0100FFFF"
    )
        port map (
      I0 => Q(11),
      I1 => Q(1),
      I2 => \^ap_cs_fsm_reg[5]\,
      I3 => \^ap_cs_fsm_reg[3]\,
      I4 => \q0_reg_i_29__0_n_0\,
      I5 => q0_reg_3,
      O => \ap_CS_fsm_reg[19]\
    );
\q0_reg_i_29__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => \^ap_cs_fsm_reg[14]\,
      I1 => \^ap_cs_fsm_reg[12]\,
      I2 => Q(16),
      I3 => Q(6),
      O => \q0_reg_i_29__0_n_0\
    );
\q0_reg_i_32__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => Q(5),
      I1 => Q(14),
      I2 => Q(15),
      I3 => Q(4),
      O => \^ap_cs_fsm_reg[5]\
    );
\q0_reg_i_33__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => Q(3),
      I1 => Q(2),
      I2 => Q(13),
      I3 => Q(12),
      O => \^ap_cs_fsm_reg[3]\
    );
q0_reg_i_34: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => Q(10),
      I1 => Q(19),
      I2 => Q(9),
      I3 => Q(20),
      O => \^ap_cs_fsm_reg[14]\
    );
q0_reg_i_35: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => Q(8),
      I1 => Q(7),
      I2 => Q(17),
      I3 => Q(18),
      O => \^ap_cs_fsm_reg[12]\
    );
\q0_reg_i_7__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00B8"
    )
        port map (
      I0 => grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_210_1_fu_92_ap_start_reg,
      I1 => Q(0),
      I2 => ap_enable_reg_pp0_iter0_reg,
      I3 => \q0_reg_i_29__0_n_0\,
      O => \^con192_address01\
    );
\reg_308[0]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^doado\(0),
      I1 => \reg_308_reg[7]\(0),
      O => D(0)
    );
\reg_308[0]_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^doado\(0),
      I1 => \reg_308_reg[7]_0\(0),
      O => q0_reg_1(0)
    );
\reg_308[1]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^doado\(1),
      I1 => \reg_308_reg[7]\(1),
      O => D(1)
    );
\reg_308[1]_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^doado\(1),
      I1 => \reg_308_reg[7]_0\(1),
      O => q0_reg_1(1)
    );
\reg_308[2]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^doado\(2),
      I1 => \reg_308_reg[7]\(2),
      O => D(2)
    );
\reg_308[2]_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^doado\(2),
      I1 => \reg_308_reg[7]_0\(2),
      O => q0_reg_1(2)
    );
\reg_308[3]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^doado\(3),
      I1 => \reg_308_reg[7]\(3),
      O => D(3)
    );
\reg_308[3]_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^doado\(3),
      I1 => \reg_308_reg[7]_0\(3),
      O => q0_reg_1(3)
    );
\reg_308[4]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^doado\(4),
      I1 => \reg_308_reg[7]\(4),
      O => D(4)
    );
\reg_308[4]_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^doado\(4),
      I1 => \reg_308_reg[7]_0\(4),
      O => q0_reg_1(4)
    );
\reg_308[5]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^doado\(5),
      I1 => \reg_308_reg[7]\(5),
      O => D(5)
    );
\reg_308[5]_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^doado\(5),
      I1 => \reg_308_reg[7]_0\(5),
      O => q0_reg_1(5)
    );
\reg_308[6]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^doado\(6),
      I1 => \reg_308_reg[7]\(6),
      O => D(6)
    );
\reg_308[6]_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^doado\(6),
      I1 => \reg_308_reg[7]_0\(6),
      O => q0_reg_1(6)
    );
\reg_308[7]_i_2__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^doado\(7),
      I1 => \reg_308_reg[7]\(7),
      O => D(7)
    );
\reg_308[7]_i_2__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^doado\(7),
      I1 => \reg_308_reg[7]_0\(7),
      O => q0_reg_1(7)
    );
\rk_offset_read_reg_972[4]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \rk_offset_read_reg_972_reg[7]\(0),
      I1 => Q(11),
      I2 => \rk_offset_read_reg_972_reg[7]_0\(0),
      O => \idx41_load_reg_845_reg[7]\(0)
    );
\rk_offset_read_reg_972[5]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \rk_offset_read_reg_972_reg[7]\(1),
      I1 => Q(11),
      I2 => \rk_offset_read_reg_972_reg[7]_0\(1),
      O => \idx41_load_reg_845_reg[7]\(1)
    );
\rk_offset_read_reg_972[6]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \rk_offset_read_reg_972_reg[7]\(2),
      I1 => Q(11),
      I2 => \rk_offset_read_reg_972_reg[7]_0\(2),
      O => \idx41_load_reg_845_reg[7]\(2)
    );
\rk_offset_read_reg_972[7]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \rk_offset_read_reg_972_reg[7]\(3),
      I1 => Q(11),
      I2 => \rk_offset_read_reg_972_reg[7]_0\(3),
      O => \idx41_load_reg_845_reg[7]\(3)
    );
\xor_ln124_3_reg_1242[0]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^doado\(0),
      I1 => \xor_ln124_3_reg_1242_reg[7]\(0),
      O => q0_reg_2(0)
    );
\xor_ln124_3_reg_1242[1]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^doado\(1),
      I1 => \xor_ln124_3_reg_1242_reg[7]\(1),
      O => q0_reg_2(1)
    );
\xor_ln124_3_reg_1242[2]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^doado\(2),
      I1 => \xor_ln124_3_reg_1242_reg[7]\(2),
      O => q0_reg_2(2)
    );
\xor_ln124_3_reg_1242[3]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^doado\(3),
      I1 => \xor_ln124_3_reg_1242_reg[7]\(3),
      O => q0_reg_2(3)
    );
\xor_ln124_3_reg_1242[4]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^doado\(4),
      I1 => \xor_ln124_3_reg_1242_reg[7]\(4),
      O => q0_reg_2(4)
    );
\xor_ln124_3_reg_1242[5]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^doado\(5),
      I1 => \xor_ln124_3_reg_1242_reg[7]\(5),
      O => q0_reg_2(5)
    );
\xor_ln124_3_reg_1242[6]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^doado\(6),
      I1 => \xor_ln124_3_reg_1242_reg[7]\(6),
      O => q0_reg_2(6)
    );
\xor_ln124_3_reg_1242[7]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^doado\(7),
      I1 => \xor_ln124_3_reg_1242_reg[7]\(7),
      O => q0_reg_2(7)
    );
\xor_ln124_60_reg_1084[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^doado\(0),
      I1 => \xor_ln124_60_reg_1084_reg[7]\(0),
      O => q0_reg_0(0)
    );
\xor_ln124_60_reg_1084[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^doado\(1),
      I1 => \xor_ln124_60_reg_1084_reg[7]\(1),
      O => q0_reg_0(1)
    );
\xor_ln124_60_reg_1084[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^doado\(2),
      I1 => \xor_ln124_60_reg_1084_reg[7]\(2),
      O => q0_reg_0(2)
    );
\xor_ln124_60_reg_1084[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^doado\(3),
      I1 => \xor_ln124_60_reg_1084_reg[7]\(3),
      O => q0_reg_0(3)
    );
\xor_ln124_60_reg_1084[4]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^doado\(4),
      I1 => \xor_ln124_60_reg_1084_reg[7]\(4),
      O => q0_reg_0(4)
    );
\xor_ln124_60_reg_1084[5]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^doado\(5),
      I1 => \xor_ln124_60_reg_1084_reg[7]\(5),
      O => q0_reg_0(5)
    );
\xor_ln124_60_reg_1084[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^doado\(6),
      I1 => \xor_ln124_60_reg_1084_reg[7]\(6),
      O => q0_reg_0(6)
    );
\xor_ln124_60_reg_1084[7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^doado\(7),
      I1 => \xor_ln124_60_reg_1084_reg[7]\(7),
      O => q0_reg_0(7)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_ClefiaKeySet192_fin_RAM_AUTO_1R1W is
  port (
    DOADO : out STD_LOGIC_VECTOR ( 7 downto 0 );
    DOBDO : out STD_LOGIC_VECTOR ( 7 downto 0 );
    D : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ram_reg_0 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ram_reg_1 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_clk : in STD_LOGIC;
    fin_ce1 : in STD_LOGIC;
    fin_ce0 : in STD_LOGIC;
    ADDRARDADDR : in STD_LOGIC_VECTOR ( 3 downto 0 );
    ADDRBWRADDR : in STD_LOGIC_VECTOR ( 4 downto 0 );
    ram_reg_2 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    DIBDI : in STD_LOGIC_VECTOR ( 7 downto 0 );
    WEA : in STD_LOGIC_VECTOR ( 0 to 0 );
    WEBWE : in STD_LOGIC_VECTOR ( 0 to 0 );
    \xor_ln124_reg_1177_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \reg_297_reg[7]\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_ClefiaKeySet192_fin_RAM_AUTO_1R1W;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_ClefiaKeySet192_fin_RAM_AUTO_1R1W is
  signal \^doado\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \^dobdo\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_ram_reg_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 8 );
  signal NLW_ram_reg_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 8 );
  signal NLW_ram_reg_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram_reg_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ram_reg : label is "p0_d8";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of ram_reg : label is "p0_d8";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of ram_reg : label is "{SYNTH-6 {cell *THIS*}} {SYNTH-7 {cell *THIS*}}";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of ram_reg : label is 256;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of ram_reg : label is "inst/grp_ClefiaKeySet192_fu_162/fin_U/ram_reg";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of ram_reg : label is "RAM_TDP";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of ram_reg : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of ram_reg : label is 1023;
  attribute ram_offset : integer;
  attribute ram_offset of ram_reg : label is 992;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of ram_reg : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of ram_reg : label is 7;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \reg_297[0]_i_1__1\ : label is "soft_lutpair354";
  attribute SOFT_HLUTNM of \reg_297[0]_i_1__2\ : label is "soft_lutpair354";
  attribute SOFT_HLUTNM of \reg_297[1]_i_1__1\ : label is "soft_lutpair353";
  attribute SOFT_HLUTNM of \reg_297[1]_i_1__2\ : label is "soft_lutpair353";
  attribute SOFT_HLUTNM of \reg_297[2]_i_1__1\ : label is "soft_lutpair352";
  attribute SOFT_HLUTNM of \reg_297[2]_i_1__2\ : label is "soft_lutpair352";
  attribute SOFT_HLUTNM of \reg_297[3]_i_1__1\ : label is "soft_lutpair351";
  attribute SOFT_HLUTNM of \reg_297[3]_i_1__2\ : label is "soft_lutpair351";
  attribute SOFT_HLUTNM of \reg_297[4]_i_1__1\ : label is "soft_lutpair350";
  attribute SOFT_HLUTNM of \reg_297[4]_i_1__2\ : label is "soft_lutpair350";
  attribute SOFT_HLUTNM of \reg_297[5]_i_1__1\ : label is "soft_lutpair349";
  attribute SOFT_HLUTNM of \reg_297[5]_i_1__2\ : label is "soft_lutpair349";
  attribute SOFT_HLUTNM of \reg_297[6]_i_1__1\ : label is "soft_lutpair348";
  attribute SOFT_HLUTNM of \reg_297[6]_i_1__2\ : label is "soft_lutpair348";
  attribute SOFT_HLUTNM of \reg_297[7]_i_2__1\ : label is "soft_lutpair347";
  attribute SOFT_HLUTNM of \reg_297[7]_i_2__2\ : label is "soft_lutpair347";
begin
  DOADO(7 downto 0) <= \^doado\(7 downto 0);
  DOBDO(7 downto 0) <= \^dobdo\(7 downto 0);
ram_reg: unisim.vcomponents.RAMB18E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      INIT_A => X"00000",
      INIT_B => X"00000",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 18,
      READ_WIDTH_B => 18,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"00000",
      SRVAL_B => X"00000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "READ_FIRST",
      WRITE_WIDTH_A => 18,
      WRITE_WIDTH_B => 18
    )
        port map (
      ADDRARDADDR(13 downto 9) => B"11111",
      ADDRARDADDR(8 downto 5) => ADDRARDADDR(3 downto 0),
      ADDRARDADDR(4 downto 0) => B"01111",
      ADDRBWRADDR(13 downto 9) => B"11111",
      ADDRBWRADDR(8 downto 4) => ADDRBWRADDR(4 downto 0),
      ADDRBWRADDR(3 downto 0) => B"1111",
      CLKARDCLK => ap_clk,
      CLKBWRCLK => ap_clk,
      DIADI(15 downto 8) => B"00000000",
      DIADI(7 downto 0) => ram_reg_2(7 downto 0),
      DIBDI(15 downto 8) => B"00000000",
      DIBDI(7 downto 0) => DIBDI(7 downto 0),
      DIPADIP(1 downto 0) => B"00",
      DIPBDIP(1 downto 0) => B"00",
      DOADO(15 downto 8) => NLW_ram_reg_DOADO_UNCONNECTED(15 downto 8),
      DOADO(7 downto 0) => \^doado\(7 downto 0),
      DOBDO(15 downto 8) => NLW_ram_reg_DOBDO_UNCONNECTED(15 downto 8),
      DOBDO(7 downto 0) => \^dobdo\(7 downto 0),
      DOPADOP(1 downto 0) => NLW_ram_reg_DOPADOP_UNCONNECTED(1 downto 0),
      DOPBDOP(1 downto 0) => NLW_ram_reg_DOPBDOP_UNCONNECTED(1 downto 0),
      ENARDEN => fin_ce1,
      ENBWREN => fin_ce0,
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      WEA(1) => WEA(0),
      WEA(0) => WEA(0),
      WEBWE(3 downto 2) => B"00",
      WEBWE(1) => WEBWE(0),
      WEBWE(0) => WEBWE(0)
    );
\reg_297[0]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^doado\(0),
      I1 => Q(0),
      I2 => \^dobdo\(0),
      O => ram_reg_0(0)
    );
\reg_297[0]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^doado\(0),
      I1 => \reg_297_reg[7]\(0),
      I2 => \^dobdo\(0),
      O => ram_reg_1(0)
    );
\reg_297[1]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^doado\(1),
      I1 => Q(0),
      I2 => \^dobdo\(1),
      O => ram_reg_0(1)
    );
\reg_297[1]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^doado\(1),
      I1 => \reg_297_reg[7]\(0),
      I2 => \^dobdo\(1),
      O => ram_reg_1(1)
    );
\reg_297[2]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^doado\(2),
      I1 => Q(0),
      I2 => \^dobdo\(2),
      O => ram_reg_0(2)
    );
\reg_297[2]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^doado\(2),
      I1 => \reg_297_reg[7]\(0),
      I2 => \^dobdo\(2),
      O => ram_reg_1(2)
    );
\reg_297[3]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^doado\(3),
      I1 => Q(0),
      I2 => \^dobdo\(3),
      O => ram_reg_0(3)
    );
\reg_297[3]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^doado\(3),
      I1 => \reg_297_reg[7]\(0),
      I2 => \^dobdo\(3),
      O => ram_reg_1(3)
    );
\reg_297[4]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^doado\(4),
      I1 => Q(0),
      I2 => \^dobdo\(4),
      O => ram_reg_0(4)
    );
\reg_297[4]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^doado\(4),
      I1 => \reg_297_reg[7]\(0),
      I2 => \^dobdo\(4),
      O => ram_reg_1(4)
    );
\reg_297[5]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^doado\(5),
      I1 => Q(0),
      I2 => \^dobdo\(5),
      O => ram_reg_0(5)
    );
\reg_297[5]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^doado\(5),
      I1 => \reg_297_reg[7]\(0),
      I2 => \^dobdo\(5),
      O => ram_reg_1(5)
    );
\reg_297[6]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^doado\(6),
      I1 => Q(0),
      I2 => \^dobdo\(6),
      O => ram_reg_0(6)
    );
\reg_297[6]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^doado\(6),
      I1 => \reg_297_reg[7]\(0),
      I2 => \^dobdo\(6),
      O => ram_reg_1(6)
    );
\reg_297[7]_i_2__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^doado\(7),
      I1 => Q(0),
      I2 => \^dobdo\(7),
      O => ram_reg_0(7)
    );
\reg_297[7]_i_2__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^doado\(7),
      I1 => \reg_297_reg[7]\(0),
      I2 => \^dobdo\(7),
      O => ram_reg_1(7)
    );
\xor_ln124_reg_1018[0]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^doado\(0),
      I1 => \xor_ln124_reg_1177_reg[7]\(0),
      O => D(0)
    );
\xor_ln124_reg_1018[1]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^doado\(1),
      I1 => \xor_ln124_reg_1177_reg[7]\(1),
      O => D(1)
    );
\xor_ln124_reg_1018[2]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^doado\(2),
      I1 => \xor_ln124_reg_1177_reg[7]\(2),
      O => D(2)
    );
\xor_ln124_reg_1018[3]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^doado\(3),
      I1 => \xor_ln124_reg_1177_reg[7]\(3),
      O => D(3)
    );
\xor_ln124_reg_1018[4]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^doado\(4),
      I1 => \xor_ln124_reg_1177_reg[7]\(4),
      O => D(4)
    );
\xor_ln124_reg_1018[5]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^doado\(5),
      I1 => \xor_ln124_reg_1177_reg[7]\(5),
      O => D(5)
    );
\xor_ln124_reg_1018[6]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^doado\(6),
      I1 => \xor_ln124_reg_1177_reg[7]\(6),
      O => D(6)
    );
\xor_ln124_reg_1018[7]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^doado\(7),
      I1 => \xor_ln124_reg_1177_reg[7]\(7),
      O => D(7)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_ClefiaKeySet192_fin_RAM_AUTO_1R1W_13 is
  port (
    ram_reg_0 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    DOBDO : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ram_reg_1 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_clk : in STD_LOGIC;
    fout_ce1 : in STD_LOGIC;
    fout_ce0 : in STD_LOGIC;
    ADDRARDADDR : in STD_LOGIC_VECTOR ( 3 downto 0 );
    ADDRBWRADDR : in STD_LOGIC_VECTOR ( 4 downto 0 );
    DIADI : in STD_LOGIC_VECTOR ( 7 downto 0 );
    DIBDI : in STD_LOGIC_VECTOR ( 7 downto 0 );
    WEA : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    ram_reg_2 : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_ClefiaKeySet192_fin_RAM_AUTO_1R1W_13 : entity is "clefia_ClefiaKeySet192_fin_RAM_AUTO_1R1W";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_ClefiaKeySet192_fin_RAM_AUTO_1R1W_13;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_ClefiaKeySet192_fin_RAM_AUTO_1R1W_13 is
  signal \^dobdo\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_ram_reg_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 8 );
  signal NLW_ram_reg_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 8 );
  signal NLW_ram_reg_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram_reg_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ram_reg : label is "p0_d8";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of ram_reg : label is "p0_d8";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of ram_reg : label is "{SYNTH-6 {cell *THIS*}} {SYNTH-7 {cell *THIS*}}";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of ram_reg : label is 256;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of ram_reg : label is "inst/grp_ClefiaKeySet192_fu_162/fout_U/ram_reg";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of ram_reg : label is "RAM_TDP";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of ram_reg : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of ram_reg : label is 1023;
  attribute ram_offset : integer;
  attribute ram_offset of ram_reg : label is 992;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of ram_reg : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of ram_reg : label is 7;
begin
  DOBDO(7 downto 0) <= \^dobdo\(7 downto 0);
ram_reg: unisim.vcomponents.RAMB18E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      INIT_A => X"00000",
      INIT_B => X"00000",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 18,
      READ_WIDTH_B => 18,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"00000",
      SRVAL_B => X"00000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "READ_FIRST",
      WRITE_WIDTH_A => 18,
      WRITE_WIDTH_B => 18
    )
        port map (
      ADDRARDADDR(13 downto 9) => B"11111",
      ADDRARDADDR(8 downto 5) => ADDRARDADDR(3 downto 0),
      ADDRARDADDR(4 downto 0) => B"01111",
      ADDRBWRADDR(13 downto 9) => B"11111",
      ADDRBWRADDR(8 downto 4) => ADDRBWRADDR(4 downto 0),
      ADDRBWRADDR(3 downto 0) => B"1111",
      CLKARDCLK => ap_clk,
      CLKBWRCLK => ap_clk,
      DIADI(15 downto 8) => B"00000000",
      DIADI(7 downto 0) => DIADI(7 downto 0),
      DIBDI(15 downto 8) => B"00000000",
      DIBDI(7 downto 0) => DIBDI(7 downto 0),
      DIPADIP(1 downto 0) => B"00",
      DIPBDIP(1 downto 0) => B"00",
      DOADO(15 downto 8) => NLW_ram_reg_DOADO_UNCONNECTED(15 downto 8),
      DOADO(7 downto 0) => ram_reg_0(7 downto 0),
      DOBDO(15 downto 8) => NLW_ram_reg_DOBDO_UNCONNECTED(15 downto 8),
      DOBDO(7 downto 0) => \^dobdo\(7 downto 0),
      DOPADOP(1 downto 0) => NLW_ram_reg_DOPADOP_UNCONNECTED(1 downto 0),
      DOPBDOP(1 downto 0) => NLW_ram_reg_DOPBDOP_UNCONNECTED(1 downto 0),
      ENARDEN => fout_ce1,
      ENBWREN => fout_ce0,
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      WEA(1) => WEA(0),
      WEA(0) => WEA(0),
      WEBWE(3 downto 2) => B"00",
      WEBWE(1) => WEA(0),
      WEBWE(0) => WEA(0)
    );
\ram_reg_i_12__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^dobdo\(7),
      I1 => Q(0),
      I2 => ram_reg_2(7),
      O => ram_reg_1(7)
    );
\ram_reg_i_13__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^dobdo\(6),
      I1 => Q(0),
      I2 => ram_reg_2(6),
      O => ram_reg_1(6)
    );
\ram_reg_i_14__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^dobdo\(5),
      I1 => Q(0),
      I2 => ram_reg_2(5),
      O => ram_reg_1(5)
    );
\ram_reg_i_15__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^dobdo\(4),
      I1 => Q(0),
      I2 => ram_reg_2(4),
      O => ram_reg_1(4)
    );
\ram_reg_i_16__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^dobdo\(3),
      I1 => Q(0),
      I2 => ram_reg_2(3),
      O => ram_reg_1(3)
    );
\ram_reg_i_17__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^dobdo\(2),
      I1 => Q(0),
      I2 => ram_reg_2(2),
      O => ram_reg_1(2)
    );
\ram_reg_i_18__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^dobdo\(1),
      I1 => Q(0),
      I2 => ram_reg_2(1),
      O => ram_reg_1(1)
    );
\ram_reg_i_19__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^dobdo\(0),
      I1 => Q(0),
      I2 => ram_reg_2(0),
      O => ram_reg_1(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_ClefiaKeySet192_lk_RAM_AUTO_1R1W is
  port (
    DIADI : out STD_LOGIC_VECTOR ( 5 downto 0 );
    Q : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \q0_reg[7]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \q1_reg[0]_0\ : out STD_LOGIC;
    ram_reg : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ram_reg_0 : in STD_LOGIC;
    ram_reg_1 : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    d0 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    p_0_in : in STD_LOGIC;
    lk_address0 : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \q1_reg[7]_0\ : in STD_LOGIC;
    \q1_reg[7]_1\ : in STD_LOGIC;
    \q1_reg[7]_2\ : in STD_LOGIC;
    \q1_reg[7]_3\ : in STD_LOGIC;
    add_ln114_fu_804_p2 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[7]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_ClefiaKeySet192_lk_RAM_AUTO_1R1W;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_ClefiaKeySet192_lk_RAM_AUTO_1R1W is
  signal \^q\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal q00 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \^q0_reg[7]_0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal q10 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \ram_reg_i_33__4_n_0\ : STD_LOGIC;
  signal \ram_reg_i_34__4_n_0\ : STD_LOGIC;
  signal \ram_reg_i_35__3_n_0\ : STD_LOGIC;
  signal \ram_reg_i_36__4_n_0\ : STD_LOGIC;
  signal \ram_reg_i_37__4_n_0\ : STD_LOGIC;
  signal \ram_reg_i_38__4_n_0\ : STD_LOGIC;
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of ram_reg_0_31_0_0 : label is 256;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of ram_reg_0_31_0_0 : label is "lk_U/ram_reg";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of ram_reg_0_31_0_0 : label is "RAM_TDP";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of ram_reg_0_31_0_0 : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of ram_reg_0_31_0_0 : label is 31;
  attribute ram_offset : integer;
  attribute ram_offset of ram_reg_0_31_0_0 : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of ram_reg_0_31_0_0 : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of ram_reg_0_31_0_0 : label is 0;
  attribute RTL_RAM_BITS of ram_reg_0_31_1_1 : label is 256;
  attribute RTL_RAM_NAME of ram_reg_0_31_1_1 : label is "lk_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_31_1_1 : label is "RAM_TDP";
  attribute ram_addr_begin of ram_reg_0_31_1_1 : label is 0;
  attribute ram_addr_end of ram_reg_0_31_1_1 : label is 31;
  attribute ram_offset of ram_reg_0_31_1_1 : label is 0;
  attribute ram_slice_begin of ram_reg_0_31_1_1 : label is 1;
  attribute ram_slice_end of ram_reg_0_31_1_1 : label is 1;
  attribute RTL_RAM_BITS of ram_reg_0_31_2_2 : label is 256;
  attribute RTL_RAM_NAME of ram_reg_0_31_2_2 : label is "lk_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_31_2_2 : label is "RAM_TDP";
  attribute ram_addr_begin of ram_reg_0_31_2_2 : label is 0;
  attribute ram_addr_end of ram_reg_0_31_2_2 : label is 31;
  attribute ram_offset of ram_reg_0_31_2_2 : label is 0;
  attribute ram_slice_begin of ram_reg_0_31_2_2 : label is 2;
  attribute ram_slice_end of ram_reg_0_31_2_2 : label is 2;
  attribute RTL_RAM_BITS of ram_reg_0_31_3_3 : label is 256;
  attribute RTL_RAM_NAME of ram_reg_0_31_3_3 : label is "lk_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_31_3_3 : label is "RAM_TDP";
  attribute ram_addr_begin of ram_reg_0_31_3_3 : label is 0;
  attribute ram_addr_end of ram_reg_0_31_3_3 : label is 31;
  attribute ram_offset of ram_reg_0_31_3_3 : label is 0;
  attribute ram_slice_begin of ram_reg_0_31_3_3 : label is 3;
  attribute ram_slice_end of ram_reg_0_31_3_3 : label is 3;
  attribute RTL_RAM_BITS of ram_reg_0_31_4_4 : label is 256;
  attribute RTL_RAM_NAME of ram_reg_0_31_4_4 : label is "lk_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_31_4_4 : label is "RAM_TDP";
  attribute ram_addr_begin of ram_reg_0_31_4_4 : label is 0;
  attribute ram_addr_end of ram_reg_0_31_4_4 : label is 31;
  attribute ram_offset of ram_reg_0_31_4_4 : label is 0;
  attribute ram_slice_begin of ram_reg_0_31_4_4 : label is 4;
  attribute ram_slice_end of ram_reg_0_31_4_4 : label is 4;
  attribute RTL_RAM_BITS of ram_reg_0_31_5_5 : label is 256;
  attribute RTL_RAM_NAME of ram_reg_0_31_5_5 : label is "lk_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_31_5_5 : label is "RAM_TDP";
  attribute ram_addr_begin of ram_reg_0_31_5_5 : label is 0;
  attribute ram_addr_end of ram_reg_0_31_5_5 : label is 31;
  attribute ram_offset of ram_reg_0_31_5_5 : label is 0;
  attribute ram_slice_begin of ram_reg_0_31_5_5 : label is 5;
  attribute ram_slice_end of ram_reg_0_31_5_5 : label is 5;
  attribute RTL_RAM_BITS of ram_reg_0_31_6_6 : label is 256;
  attribute RTL_RAM_NAME of ram_reg_0_31_6_6 : label is "lk_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_31_6_6 : label is "RAM_TDP";
  attribute ram_addr_begin of ram_reg_0_31_6_6 : label is 0;
  attribute ram_addr_end of ram_reg_0_31_6_6 : label is 31;
  attribute ram_offset of ram_reg_0_31_6_6 : label is 0;
  attribute ram_slice_begin of ram_reg_0_31_6_6 : label is 6;
  attribute ram_slice_end of ram_reg_0_31_6_6 : label is 6;
  attribute RTL_RAM_BITS of ram_reg_0_31_7_7 : label is 256;
  attribute RTL_RAM_NAME of ram_reg_0_31_7_7 : label is "lk_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_31_7_7 : label is "RAM_TDP";
  attribute ram_addr_begin of ram_reg_0_31_7_7 : label is 0;
  attribute ram_addr_end of ram_reg_0_31_7_7 : label is 31;
  attribute ram_offset of ram_reg_0_31_7_7 : label is 0;
  attribute ram_slice_begin of ram_reg_0_31_7_7 : label is 7;
  attribute ram_slice_end of ram_reg_0_31_7_7 : label is 7;
begin
  Q(7 downto 0) <= \^q\(7 downto 0);
  \q0_reg[7]_0\(7 downto 0) <= \^q0_reg[7]_0\(7 downto 0);
\q0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \q0_reg[7]_1\(0),
      D => q00(0),
      Q => \^q0_reg[7]_0\(0),
      R => '0'
    );
\q0_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \q0_reg[7]_1\(0),
      D => q00(1),
      Q => \^q0_reg[7]_0\(1),
      R => '0'
    );
\q0_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \q0_reg[7]_1\(0),
      D => q00(2),
      Q => \^q0_reg[7]_0\(2),
      R => '0'
    );
\q0_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \q0_reg[7]_1\(0),
      D => q00(3),
      Q => \^q0_reg[7]_0\(3),
      R => '0'
    );
\q0_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \q0_reg[7]_1\(0),
      D => q00(4),
      Q => \^q0_reg[7]_0\(4),
      R => '0'
    );
\q0_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \q0_reg[7]_1\(0),
      D => q00(5),
      Q => \^q0_reg[7]_0\(5),
      R => '0'
    );
\q0_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \q0_reg[7]_1\(0),
      D => q00(6),
      Q => \^q0_reg[7]_0\(6),
      R => '0'
    );
\q0_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \q0_reg[7]_1\(0),
      D => q00(7),
      Q => \^q0_reg[7]_0\(7),
      R => '0'
    );
\q1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => q10(0),
      Q => \^q\(0),
      R => '0'
    );
\q1_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => q10(1),
      Q => \^q\(1),
      R => '0'
    );
\q1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => q10(2),
      Q => \^q\(2),
      R => '0'
    );
\q1_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => q10(3),
      Q => \^q\(3),
      R => '0'
    );
\q1_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => q10(4),
      Q => \^q\(4),
      R => '0'
    );
\q1_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => q10(5),
      Q => \^q\(5),
      R => '0'
    );
\q1_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => q10(6),
      Q => \^q\(6),
      R => '0'
    );
\q1_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => q10(7),
      Q => \^q\(7),
      R => '0'
    );
ram_reg_0_31_0_0: unisim.vcomponents.RAM32X1D
     port map (
      A0 => lk_address0(0),
      A1 => lk_address0(1),
      A2 => lk_address0(2),
      A3 => lk_address0(3),
      A4 => lk_address0(4),
      D => d0(0),
      DPO => q10(0),
      DPRA0 => \q1_reg[7]_0\,
      DPRA1 => \q1_reg[7]_1\,
      DPRA2 => \q1_reg[7]_2\,
      DPRA3 => \q1_reg[7]_3\,
      DPRA4 => add_ln114_fu_804_p2(0),
      SPO => q00(0),
      WCLK => ap_clk,
      WE => p_0_in
    );
ram_reg_0_31_1_1: unisim.vcomponents.RAM32X1D
     port map (
      A0 => lk_address0(0),
      A1 => lk_address0(1),
      A2 => lk_address0(2),
      A3 => lk_address0(3),
      A4 => lk_address0(4),
      D => d0(1),
      DPO => q10(1),
      DPRA0 => \q1_reg[7]_0\,
      DPRA1 => \q1_reg[7]_1\,
      DPRA2 => \q1_reg[7]_2\,
      DPRA3 => \q1_reg[7]_3\,
      DPRA4 => add_ln114_fu_804_p2(0),
      SPO => q00(1),
      WCLK => ap_clk,
      WE => p_0_in
    );
ram_reg_0_31_2_2: unisim.vcomponents.RAM32X1D
     port map (
      A0 => lk_address0(0),
      A1 => lk_address0(1),
      A2 => lk_address0(2),
      A3 => lk_address0(3),
      A4 => lk_address0(4),
      D => d0(2),
      DPO => q10(2),
      DPRA0 => \q1_reg[7]_0\,
      DPRA1 => \q1_reg[7]_1\,
      DPRA2 => \q1_reg[7]_2\,
      DPRA3 => \q1_reg[7]_3\,
      DPRA4 => add_ln114_fu_804_p2(0),
      SPO => q00(2),
      WCLK => ap_clk,
      WE => p_0_in
    );
ram_reg_0_31_3_3: unisim.vcomponents.RAM32X1D
     port map (
      A0 => lk_address0(0),
      A1 => lk_address0(1),
      A2 => lk_address0(2),
      A3 => lk_address0(3),
      A4 => lk_address0(4),
      D => d0(3),
      DPO => q10(3),
      DPRA0 => \q1_reg[7]_0\,
      DPRA1 => \q1_reg[7]_1\,
      DPRA2 => \q1_reg[7]_2\,
      DPRA3 => \q1_reg[7]_3\,
      DPRA4 => add_ln114_fu_804_p2(0),
      SPO => q00(3),
      WCLK => ap_clk,
      WE => p_0_in
    );
ram_reg_0_31_4_4: unisim.vcomponents.RAM32X1D
     port map (
      A0 => lk_address0(0),
      A1 => lk_address0(1),
      A2 => lk_address0(2),
      A3 => lk_address0(3),
      A4 => lk_address0(4),
      D => d0(4),
      DPO => q10(4),
      DPRA0 => \q1_reg[7]_0\,
      DPRA1 => \q1_reg[7]_1\,
      DPRA2 => \q1_reg[7]_2\,
      DPRA3 => \q1_reg[7]_3\,
      DPRA4 => add_ln114_fu_804_p2(0),
      SPO => q00(4),
      WCLK => ap_clk,
      WE => p_0_in
    );
ram_reg_0_31_5_5: unisim.vcomponents.RAM32X1D
     port map (
      A0 => lk_address0(0),
      A1 => lk_address0(1),
      A2 => lk_address0(2),
      A3 => lk_address0(3),
      A4 => lk_address0(4),
      D => d0(5),
      DPO => q10(5),
      DPRA0 => \q1_reg[7]_0\,
      DPRA1 => \q1_reg[7]_1\,
      DPRA2 => \q1_reg[7]_2\,
      DPRA3 => \q1_reg[7]_3\,
      DPRA4 => add_ln114_fu_804_p2(0),
      SPO => q00(5),
      WCLK => ap_clk,
      WE => p_0_in
    );
ram_reg_0_31_6_6: unisim.vcomponents.RAM32X1D
     port map (
      A0 => lk_address0(0),
      A1 => lk_address0(1),
      A2 => lk_address0(2),
      A3 => lk_address0(3),
      A4 => lk_address0(4),
      D => d0(6),
      DPO => q10(6),
      DPRA0 => \q1_reg[7]_0\,
      DPRA1 => \q1_reg[7]_1\,
      DPRA2 => \q1_reg[7]_2\,
      DPRA3 => \q1_reg[7]_3\,
      DPRA4 => add_ln114_fu_804_p2(0),
      SPO => q00(6),
      WCLK => ap_clk,
      WE => p_0_in
    );
ram_reg_0_31_7_7: unisim.vcomponents.RAM32X1D
     port map (
      A0 => lk_address0(0),
      A1 => lk_address0(1),
      A2 => lk_address0(2),
      A3 => lk_address0(3),
      A4 => lk_address0(4),
      D => d0(7),
      DPO => q10(7),
      DPRA0 => \q1_reg[7]_0\,
      DPRA1 => \q1_reg[7]_1\,
      DPRA2 => \q1_reg[7]_2\,
      DPRA3 => \q1_reg[7]_3\,
      DPRA4 => add_ln114_fu_804_p2(0),
      SPO => q00(7),
      WCLK => ap_clk,
      WE => p_0_in
    );
\ram_reg_i_11__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BBB88888"
    )
        port map (
      I0 => \^q\(5),
      I1 => ram_reg(1),
      I2 => ram_reg_0,
      I3 => \^q0_reg[7]_0\(5),
      I4 => \ram_reg_i_33__4_n_0\,
      O => DIADI(5)
    );
\ram_reg_i_12__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BBB88888"
    )
        port map (
      I0 => \^q\(4),
      I1 => ram_reg(1),
      I2 => ram_reg_0,
      I3 => \^q0_reg[7]_0\(4),
      I4 => \ram_reg_i_34__4_n_0\,
      O => DIADI(4)
    );
\ram_reg_i_13__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BBB88888"
    )
        port map (
      I0 => \^q\(3),
      I1 => ram_reg(1),
      I2 => ram_reg_0,
      I3 => \^q0_reg[7]_0\(3),
      I4 => \ram_reg_i_35__3_n_0\,
      O => DIADI(3)
    );
\ram_reg_i_14__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BBB88888"
    )
        port map (
      I0 => \^q\(2),
      I1 => ram_reg(1),
      I2 => ram_reg_0,
      I3 => \^q0_reg[7]_0\(2),
      I4 => \ram_reg_i_36__4_n_0\,
      O => DIADI(2)
    );
\ram_reg_i_15__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BBB88888"
    )
        port map (
      I0 => \^q\(1),
      I1 => ram_reg(1),
      I2 => ram_reg_0,
      I3 => \^q0_reg[7]_0\(1),
      I4 => \ram_reg_i_37__4_n_0\,
      O => DIADI(1)
    );
\ram_reg_i_16__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BBB88888"
    )
        port map (
      I0 => \^q\(0),
      I1 => ram_reg(1),
      I2 => ram_reg_0,
      I3 => \^q0_reg[7]_0\(0),
      I4 => \ram_reg_i_38__4_n_0\,
      O => DIADI(0)
    );
\ram_reg_i_33__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBBBBBF3FFF333"
    )
        port map (
      I0 => \^q\(6),
      I1 => ram_reg_0,
      I2 => \^q0_reg[7]_0\(7),
      I3 => ram_reg_1,
      I4 => \^q\(7),
      I5 => ram_reg(0),
      O => \ram_reg_i_33__4_n_0\
    );
\ram_reg_i_34__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFB3BFBFBFB3B3B3"
    )
        port map (
      I0 => \^q\(5),
      I1 => ram_reg_0,
      I2 => ram_reg(0),
      I3 => \^q0_reg[7]_0\(6),
      I4 => ram_reg_1,
      I5 => \^q\(6),
      O => \ram_reg_i_34__4_n_0\
    );
\ram_reg_i_35__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFB3BFBFBFB3B3B3"
    )
        port map (
      I0 => \^q\(4),
      I1 => ram_reg_0,
      I2 => ram_reg(0),
      I3 => \^q0_reg[7]_0\(5),
      I4 => ram_reg_1,
      I5 => \^q\(5),
      O => \ram_reg_i_35__3_n_0\
    );
\ram_reg_i_36__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFB3BFBFBFB3B3B3"
    )
        port map (
      I0 => \^q\(3),
      I1 => ram_reg_0,
      I2 => ram_reg(0),
      I3 => \^q0_reg[7]_0\(4),
      I4 => ram_reg_1,
      I5 => \^q\(4),
      O => \ram_reg_i_36__4_n_0\
    );
\ram_reg_i_37__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFB3BFBFBFB3B3B3"
    )
        port map (
      I0 => \^q\(2),
      I1 => ram_reg_0,
      I2 => ram_reg(0),
      I3 => \^q0_reg[7]_0\(3),
      I4 => ram_reg_1,
      I5 => \^q\(3),
      O => \ram_reg_i_37__4_n_0\
    );
\ram_reg_i_38__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFB3BFBFBFB3B3B3"
    )
        port map (
      I0 => \^q\(1),
      I1 => ram_reg_0,
      I2 => ram_reg(0),
      I3 => \^q0_reg[7]_0\(2),
      I4 => ram_reg_1,
      I5 => \^q\(2),
      O => \ram_reg_i_38__4_n_0\
    );
\ram_reg_i_39__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFB3BFBFBFB3B3B3"
    )
        port map (
      I0 => \^q\(0),
      I1 => ram_reg_0,
      I2 => ram_reg(0),
      I3 => \^q0_reg[7]_0\(1),
      I4 => ram_reg_1,
      I5 => \^q\(1),
      O => \q1_reg[0]_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_ClefiaKeySet192_skey256_ROM_AUTO_1R is
  port (
    \ap_CS_fsm_reg[7]\ : out STD_LOGIC;
    \ap_CS_fsm_reg[7]_0\ : out STD_LOGIC;
    \ap_CS_fsm_reg[7]_1\ : out STD_LOGIC;
    \ap_CS_fsm_reg[7]_2\ : out STD_LOGIC;
    \ap_CS_fsm_reg[7]_3\ : out STD_LOGIC;
    \ap_CS_fsm_reg[7]_4\ : out STD_LOGIC;
    \ap_CS_fsm_reg[7]_5\ : out STD_LOGIC;
    \ap_CS_fsm_reg[7]_6\ : out STD_LOGIC;
    \q0_reg[7]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    grp_ClefiaKeySet192_fu_162_rk_ce1 : out STD_LOGIC;
    xor_ln124_fu_119_p2 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ram_reg : in STD_LOGIC;
    grp_ClefiaKeySet256_fu_148_rk_d0 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 6 downto 0 );
    \q0_reg[0]_0\ : in STD_LOGIC;
    xor_ln124_reg_147 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_116_1_fu_84_ap_start_reg : in STD_LOGIC;
    grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_111_fu_165_ap_start_reg : in STD_LOGIC;
    trunc_ln341_reg_287 : in STD_LOGIC;
    grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_113_fu_148_ap_start_reg : in STD_LOGIC;
    grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_114_fu_140_ap_start_reg : in STD_LOGIC;
    grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_1_fu_104_ap_start_reg : in STD_LOGIC;
    DOADO : in STD_LOGIC_VECTOR ( 7 downto 0 );
    DOBDO : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ram_reg_i_314_0 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ram_reg_i_314_1 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    D : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_clk : in STD_LOGIC;
    \q1_reg[7]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_ClefiaKeySet192_skey256_ROM_AUTO_1R;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_ClefiaKeySet192_skey256_ROM_AUTO_1R is
  signal \^grp_clefiakeyset192_fu_162_rk_ce1\ : STD_LOGIC;
  signal grp_ClefiaKeySet192_fu_162_rk_d0 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \q00__0\ : STD_LOGIC;
  signal \q0[7]_i_4_n_0\ : STD_LOGIC;
  signal \^q0_reg[7]_0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal ram_reg_i_488_n_0 : STD_LOGIC;
  signal ram_reg_i_495_n_0 : STD_LOGIC;
  signal ram_reg_i_501_n_0 : STD_LOGIC;
  signal ram_reg_i_507_n_0 : STD_LOGIC;
  signal ram_reg_i_513_n_0 : STD_LOGIC;
  signal ram_reg_i_521_n_0 : STD_LOGIC;
  signal ram_reg_i_528_n_0 : STD_LOGIC;
  signal ram_reg_i_535_n_0 : STD_LOGIC;
  signal ram_reg_i_579_n_0 : STD_LOGIC;
  signal ram_reg_i_581_n_0 : STD_LOGIC;
  signal ram_reg_i_582_n_0 : STD_LOGIC;
  signal ram_reg_i_584_n_0 : STD_LOGIC;
  signal ram_reg_i_585_n_0 : STD_LOGIC;
  signal ram_reg_i_586_n_0 : STD_LOGIC;
  signal ram_reg_i_587_n_0 : STD_LOGIC;
  signal ram_reg_i_588_n_0 : STD_LOGIC;
  signal skey256_ce1 : STD_LOGIC;
  signal skey256_q1 : STD_LOGIC_VECTOR ( 7 downto 4 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of ram_reg_i_579 : label is "soft_lutpair491";
  attribute SOFT_HLUTNM of ram_reg_i_581 : label is "soft_lutpair492";
  attribute SOFT_HLUTNM of ram_reg_i_582 : label is "soft_lutpair493";
  attribute SOFT_HLUTNM of ram_reg_i_584 : label is "soft_lutpair494";
  attribute SOFT_HLUTNM of ram_reg_i_585 : label is "soft_lutpair495";
  attribute SOFT_HLUTNM of ram_reg_i_586 : label is "soft_lutpair496";
  attribute SOFT_HLUTNM of ram_reg_i_587 : label is "soft_lutpair497";
  attribute SOFT_HLUTNM of ram_reg_i_588 : label is "soft_lutpair498";
  attribute SOFT_HLUTNM of \xor_ln124_reg_147[0]_i_1\ : label is "soft_lutpair498";
  attribute SOFT_HLUTNM of \xor_ln124_reg_147[1]_i_1\ : label is "soft_lutpair497";
  attribute SOFT_HLUTNM of \xor_ln124_reg_147[2]_i_1\ : label is "soft_lutpair496";
  attribute SOFT_HLUTNM of \xor_ln124_reg_147[3]_i_1\ : label is "soft_lutpair495";
  attribute SOFT_HLUTNM of \xor_ln124_reg_147[4]_i_1\ : label is "soft_lutpair494";
  attribute SOFT_HLUTNM of \xor_ln124_reg_147[5]_i_1\ : label is "soft_lutpair493";
  attribute SOFT_HLUTNM of \xor_ln124_reg_147[6]_i_1\ : label is "soft_lutpair492";
  attribute SOFT_HLUTNM of \xor_ln124_reg_147[7]_i_1\ : label is "soft_lutpair491";
begin
  grp_ClefiaKeySet192_fu_162_rk_ce1 <= \^grp_clefiakeyset192_fu_162_rk_ce1\;
  \q0_reg[7]_0\(7 downto 0) <= \^q0_reg[7]_0\(7 downto 0);
\q0[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FAFAFAFAAAAABAAA"
    )
        port map (
      I0 => \^grp_clefiakeyset192_fu_162_rk_ce1\,
      I1 => Q(6),
      I2 => \q0_reg[0]_0\,
      I3 => grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_116_1_fu_84_ap_start_reg,
      I4 => \q0[7]_i_4_n_0\,
      I5 => skey256_ce1,
      O => \q00__0\
    );
\q0[7]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8C808080"
    )
        port map (
      I0 => grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_111_fu_165_ap_start_reg,
      I1 => trunc_ln341_reg_287,
      I2 => Q(5),
      I3 => grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_113_fu_148_ap_start_reg,
      I4 => Q(3),
      O => \^grp_clefiakeyset192_fu_162_rk_ce1\
    );
\q0[7]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => Q(1),
      I1 => Q(0),
      O => \q0[7]_i_4_n_0\
    );
\q0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \q00__0\,
      D => D(0),
      Q => \^q0_reg[7]_0\(0),
      R => '0'
    );
\q0_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \q00__0\,
      D => D(1),
      Q => \^q0_reg[7]_0\(1),
      R => '0'
    );
\q0_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \q00__0\,
      D => D(2),
      Q => \^q0_reg[7]_0\(2),
      R => '0'
    );
\q0_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \q00__0\,
      D => D(3),
      Q => \^q0_reg[7]_0\(3),
      R => '0'
    );
\q0_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \q00__0\,
      D => D(4),
      Q => \^q0_reg[7]_0\(4),
      R => '0'
    );
\q0_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \q00__0\,
      D => D(5),
      Q => \^q0_reg[7]_0\(5),
      R => '0'
    );
\q0_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \q00__0\,
      D => D(6),
      Q => \^q0_reg[7]_0\(6),
      R => '0'
    );
\q0_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \q00__0\,
      D => D(7),
      Q => \^q0_reg[7]_0\(7),
      R => '0'
    );
\q1[7]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_114_fu_140_ap_start_reg,
      I1 => Q(6),
      I2 => grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_1_fu_104_ap_start_reg,
      I3 => Q(1),
      O => skey256_ce1
    );
\q1_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => skey256_ce1,
      D => \q1_reg[7]_0\(0),
      Q => skey256_q1(4),
      R => '0'
    );
\q1_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => skey256_ce1,
      D => \q1_reg[7]_0\(1),
      Q => skey256_q1(5),
      R => '0'
    );
\q1_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => skey256_ce1,
      D => \q1_reg[7]_0\(2),
      Q => skey256_q1(6),
      R => '0'
    );
\q1_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => skey256_ce1,
      D => \q1_reg[7]_0\(3),
      Q => skey256_q1(7),
      R => '0'
    );
\ram_reg_i_129__4\: unisim.vcomponents.MUXF7
     port map (
      I0 => grp_ClefiaKeySet192_fu_162_rk_d0(7),
      I1 => grp_ClefiaKeySet256_fu_148_rk_d0(7),
      O => \ap_CS_fsm_reg[7]_6\,
      S => ram_reg
    );
\ram_reg_i_132__4\: unisim.vcomponents.MUXF7
     port map (
      I0 => grp_ClefiaKeySet192_fu_162_rk_d0(6),
      I1 => grp_ClefiaKeySet256_fu_148_rk_d0(6),
      O => \ap_CS_fsm_reg[7]_5\,
      S => ram_reg
    );
\ram_reg_i_135__4\: unisim.vcomponents.MUXF7
     port map (
      I0 => grp_ClefiaKeySet192_fu_162_rk_d0(5),
      I1 => grp_ClefiaKeySet256_fu_148_rk_d0(5),
      O => \ap_CS_fsm_reg[7]_4\,
      S => ram_reg
    );
\ram_reg_i_138__4\: unisim.vcomponents.MUXF7
     port map (
      I0 => grp_ClefiaKeySet192_fu_162_rk_d0(4),
      I1 => grp_ClefiaKeySet256_fu_148_rk_d0(4),
      O => \ap_CS_fsm_reg[7]_3\,
      S => ram_reg
    );
\ram_reg_i_140__4\: unisim.vcomponents.MUXF7
     port map (
      I0 => grp_ClefiaKeySet192_fu_162_rk_d0(3),
      I1 => grp_ClefiaKeySet256_fu_148_rk_d0(3),
      O => \ap_CS_fsm_reg[7]_2\,
      S => ram_reg
    );
\ram_reg_i_142__4\: unisim.vcomponents.MUXF7
     port map (
      I0 => grp_ClefiaKeySet192_fu_162_rk_d0(2),
      I1 => grp_ClefiaKeySet256_fu_148_rk_d0(2),
      O => \ap_CS_fsm_reg[7]_1\,
      S => ram_reg
    );
\ram_reg_i_144__3\: unisim.vcomponents.MUXF7
     port map (
      I0 => grp_ClefiaKeySet192_fu_162_rk_d0(1),
      I1 => grp_ClefiaKeySet256_fu_148_rk_d0(1),
      O => \ap_CS_fsm_reg[7]_0\,
      S => ram_reg
    );
\ram_reg_i_146__2\: unisim.vcomponents.MUXF7
     port map (
      I0 => grp_ClefiaKeySet192_fu_162_rk_d0(0),
      I1 => grp_ClefiaKeySet256_fu_148_rk_d0(0),
      O => \ap_CS_fsm_reg[7]\,
      S => ram_reg
    );
ram_reg_i_314: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1FDFDF1F10D0D010"
    )
        port map (
      I0 => ram_reg_i_488_n_0,
      I1 => Q(6),
      I2 => \q0_reg[0]_0\,
      I3 => \^q0_reg[7]_0\(7),
      I4 => skey256_q1(7),
      I5 => xor_ln124_reg_147(7),
      O => grp_ClefiaKeySet192_fu_162_rk_d0(7)
    );
ram_reg_i_319: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1FDFDF1F10D0D010"
    )
        port map (
      I0 => ram_reg_i_495_n_0,
      I1 => Q(6),
      I2 => \q0_reg[0]_0\,
      I3 => \^q0_reg[7]_0\(6),
      I4 => skey256_q1(6),
      I5 => xor_ln124_reg_147(6),
      O => grp_ClefiaKeySet192_fu_162_rk_d0(6)
    );
ram_reg_i_324: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1FDFDF1F10D0D010"
    )
        port map (
      I0 => ram_reg_i_501_n_0,
      I1 => Q(6),
      I2 => \q0_reg[0]_0\,
      I3 => \^q0_reg[7]_0\(5),
      I4 => skey256_q1(5),
      I5 => xor_ln124_reg_147(5),
      O => grp_ClefiaKeySet192_fu_162_rk_d0(5)
    );
ram_reg_i_329: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1FDFDF1F10D0D010"
    )
        port map (
      I0 => ram_reg_i_507_n_0,
      I1 => Q(6),
      I2 => \q0_reg[0]_0\,
      I3 => \^q0_reg[7]_0\(4),
      I4 => skey256_q1(4),
      I5 => xor_ln124_reg_147(4),
      O => grp_ClefiaKeySet192_fu_162_rk_d0(4)
    );
ram_reg_i_334: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1FDFDF1F10D0D010"
    )
        port map (
      I0 => ram_reg_i_513_n_0,
      I1 => Q(6),
      I2 => \q0_reg[0]_0\,
      I3 => \^q0_reg[7]_0\(3),
      I4 => skey256_q1(7),
      I5 => xor_ln124_reg_147(3),
      O => grp_ClefiaKeySet192_fu_162_rk_d0(3)
    );
ram_reg_i_339: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1FDFDF1F10D0D010"
    )
        port map (
      I0 => ram_reg_i_521_n_0,
      I1 => Q(6),
      I2 => \q0_reg[0]_0\,
      I3 => \^q0_reg[7]_0\(2),
      I4 => skey256_q1(6),
      I5 => xor_ln124_reg_147(2),
      O => grp_ClefiaKeySet192_fu_162_rk_d0(2)
    );
ram_reg_i_345: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1FDFDF1F10D0D010"
    )
        port map (
      I0 => ram_reg_i_528_n_0,
      I1 => Q(6),
      I2 => \q0_reg[0]_0\,
      I3 => \^q0_reg[7]_0\(1),
      I4 => skey256_q1(5),
      I5 => xor_ln124_reg_147(1),
      O => grp_ClefiaKeySet192_fu_162_rk_d0(1)
    );
ram_reg_i_350: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1FDFDF1F10D0D010"
    )
        port map (
      I0 => ram_reg_i_535_n_0,
      I1 => Q(6),
      I2 => \q0_reg[0]_0\,
      I3 => \^q0_reg[7]_0\(0),
      I4 => skey256_q1(4),
      I5 => xor_ln124_reg_147(0),
      O => grp_ClefiaKeySet192_fu_162_rk_d0(0)
    );
ram_reg_i_488: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFD1001D00D1FF1D"
    )
        port map (
      I0 => ram_reg_i_579_n_0,
      I1 => Q(2),
      I2 => DOBDO(7),
      I3 => Q(4),
      I4 => ram_reg_i_314_0(7),
      I5 => ram_reg_i_314_1(7),
      O => ram_reg_i_488_n_0
    );
ram_reg_i_495: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFD1001D00D1FF1D"
    )
        port map (
      I0 => ram_reg_i_581_n_0,
      I1 => Q(2),
      I2 => DOBDO(6),
      I3 => Q(4),
      I4 => ram_reg_i_314_0(6),
      I5 => ram_reg_i_314_1(6),
      O => ram_reg_i_495_n_0
    );
ram_reg_i_501: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFD1001D00D1FF1D"
    )
        port map (
      I0 => ram_reg_i_582_n_0,
      I1 => Q(2),
      I2 => DOBDO(5),
      I3 => Q(4),
      I4 => ram_reg_i_314_0(5),
      I5 => ram_reg_i_314_1(5),
      O => ram_reg_i_501_n_0
    );
ram_reg_i_507: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFD1001D00D1FF1D"
    )
        port map (
      I0 => ram_reg_i_584_n_0,
      I1 => Q(2),
      I2 => DOBDO(4),
      I3 => Q(4),
      I4 => ram_reg_i_314_0(4),
      I5 => ram_reg_i_314_1(4),
      O => ram_reg_i_507_n_0
    );
ram_reg_i_513: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFD1001D00D1FF1D"
    )
        port map (
      I0 => ram_reg_i_585_n_0,
      I1 => Q(2),
      I2 => DOBDO(3),
      I3 => Q(4),
      I4 => ram_reg_i_314_0(3),
      I5 => ram_reg_i_314_1(3),
      O => ram_reg_i_513_n_0
    );
ram_reg_i_521: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFD1001D00D1FF1D"
    )
        port map (
      I0 => ram_reg_i_586_n_0,
      I1 => Q(2),
      I2 => DOBDO(2),
      I3 => Q(4),
      I4 => ram_reg_i_314_0(2),
      I5 => ram_reg_i_314_1(2),
      O => ram_reg_i_521_n_0
    );
ram_reg_i_528: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFD1001D00D1FF1D"
    )
        port map (
      I0 => ram_reg_i_587_n_0,
      I1 => Q(2),
      I2 => DOBDO(1),
      I3 => Q(4),
      I4 => ram_reg_i_314_0(1),
      I5 => ram_reg_i_314_1(1),
      O => ram_reg_i_528_n_0
    );
ram_reg_i_535: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFD1001D00D1FF1D"
    )
        port map (
      I0 => ram_reg_i_588_n_0,
      I1 => Q(2),
      I2 => DOBDO(0),
      I3 => Q(4),
      I4 => ram_reg_i_314_0(0),
      I5 => ram_reg_i_314_1(0),
      O => ram_reg_i_535_n_0
    );
ram_reg_i_579: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => skey256_q1(7),
      I1 => \^q0_reg[7]_0\(7),
      O => ram_reg_i_579_n_0
    );
ram_reg_i_581: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => skey256_q1(6),
      I1 => \^q0_reg[7]_0\(6),
      O => ram_reg_i_581_n_0
    );
ram_reg_i_582: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => skey256_q1(5),
      I1 => \^q0_reg[7]_0\(5),
      O => ram_reg_i_582_n_0
    );
ram_reg_i_584: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => skey256_q1(4),
      I1 => \^q0_reg[7]_0\(4),
      O => ram_reg_i_584_n_0
    );
ram_reg_i_585: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => skey256_q1(7),
      I1 => \^q0_reg[7]_0\(3),
      O => ram_reg_i_585_n_0
    );
ram_reg_i_586: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => skey256_q1(6),
      I1 => \^q0_reg[7]_0\(2),
      O => ram_reg_i_586_n_0
    );
ram_reg_i_587: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => skey256_q1(5),
      I1 => \^q0_reg[7]_0\(1),
      O => ram_reg_i_587_n_0
    );
ram_reg_i_588: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => skey256_q1(4),
      I1 => \^q0_reg[7]_0\(0),
      O => ram_reg_i_588_n_0
    );
\xor_ln124_reg_147[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q0_reg[7]_0\(0),
      I1 => DOADO(0),
      O => xor_ln124_fu_119_p2(0)
    );
\xor_ln124_reg_147[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q0_reg[7]_0\(1),
      I1 => DOADO(1),
      O => xor_ln124_fu_119_p2(1)
    );
\xor_ln124_reg_147[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q0_reg[7]_0\(2),
      I1 => DOADO(2),
      O => xor_ln124_fu_119_p2(2)
    );
\xor_ln124_reg_147[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q0_reg[7]_0\(3),
      I1 => DOADO(3),
      O => xor_ln124_fu_119_p2(3)
    );
\xor_ln124_reg_147[4]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q0_reg[7]_0\(4),
      I1 => DOADO(4),
      O => xor_ln124_fu_119_p2(4)
    );
\xor_ln124_reg_147[5]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q0_reg[7]_0\(5),
      I1 => DOADO(5),
      O => xor_ln124_fu_119_p2(5)
    );
\xor_ln124_reg_147[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q0_reg[7]_0\(6),
      I1 => DOADO(6),
      O => xor_ln124_fu_119_p2(6)
    );
\xor_ln124_reg_147[7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q0_reg[7]_0\(7),
      I1 => DOADO(7),
      O => xor_ln124_fu_119_p2(7)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_ClefiaKeySet256_Pipeline_VITIS_LOOP_116_1_skey_ROM_AUTO_1R is
  port (
    \q0_reg[7]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_17_fu_148_ap_start_reg : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_clk : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_ClefiaKeySet256_Pipeline_VITIS_LOOP_116_1_skey_ROM_AUTO_1R;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_ClefiaKeySet256_Pipeline_VITIS_LOOP_116_1_skey_ROM_AUTO_1R is
begin
\q0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_17_fu_148_ap_start_reg,
      D => D(0),
      Q => \q0_reg[7]_0\(0),
      R => '0'
    );
\q0_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_17_fu_148_ap_start_reg,
      D => D(1),
      Q => \q0_reg[7]_0\(1),
      R => '0'
    );
\q0_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_17_fu_148_ap_start_reg,
      D => D(2),
      Q => \q0_reg[7]_0\(2),
      R => '0'
    );
\q0_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_17_fu_148_ap_start_reg,
      D => D(3),
      Q => \q0_reg[7]_0\(3),
      R => '0'
    );
\q0_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_17_fu_148_ap_start_reg,
      D => D(4),
      Q => \q0_reg[7]_0\(4),
      R => '0'
    );
\q0_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_17_fu_148_ap_start_reg,
      D => D(5),
      Q => \q0_reg[7]_0\(5),
      R => '0'
    );
\q0_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_17_fu_148_ap_start_reg,
      D => D(6),
      Q => \q0_reg[7]_0\(6),
      R => '0'
    );
\q0_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_17_fu_148_ap_start_reg,
      D => D(7),
      Q => \q0_reg[7]_0\(7),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_ClefiaKeySet256_Pipeline_VITIS_LOOP_116_1_skey_ROM_AUTO_1R_11 is
  port (
    \q0_reg[7]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_116_1_fu_84_ap_start_reg : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_ClefiaKeySet256_Pipeline_VITIS_LOOP_116_1_skey_ROM_AUTO_1R_11 : entity is "clefia_ClefiaKeySet256_Pipeline_VITIS_LOOP_116_1_skey_ROM_AUTO_1R";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_ClefiaKeySet256_Pipeline_VITIS_LOOP_116_1_skey_ROM_AUTO_1R_11;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_ClefiaKeySet256_Pipeline_VITIS_LOOP_116_1_skey_ROM_AUTO_1R_11 is
begin
\q0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_116_1_fu_84_ap_start_reg,
      D => D(0),
      Q => \q0_reg[7]_0\(0),
      R => '0'
    );
\q0_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_116_1_fu_84_ap_start_reg,
      D => D(1),
      Q => \q0_reg[7]_0\(1),
      R => '0'
    );
\q0_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_116_1_fu_84_ap_start_reg,
      D => D(2),
      Q => \q0_reg[7]_0\(2),
      R => '0'
    );
\q0_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_116_1_fu_84_ap_start_reg,
      D => D(3),
      Q => \q0_reg[7]_0\(3),
      R => '0'
    );
\q0_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_116_1_fu_84_ap_start_reg,
      D => D(4),
      Q => \q0_reg[7]_0\(4),
      R => '0'
    );
\q0_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_116_1_fu_84_ap_start_reg,
      D => D(5),
      Q => \q0_reg[7]_0\(5),
      R => '0'
    );
\q0_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_116_1_fu_84_ap_start_reg,
      D => D(6),
      Q => \q0_reg[7]_0\(6),
      R => '0'
    );
\q0_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_116_1_fu_84_ap_start_reg,
      D => D(7),
      Q => \q0_reg[7]_0\(7),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_ClefiaKeySet256_Pipeline_VITIS_LOOP_116_1_skey_ROM_AUTO_1R_34 is
  port (
    \q0_reg[7]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_116_1_fu_36_ap_start_reg : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 3 downto 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_ClefiaKeySet256_Pipeline_VITIS_LOOP_116_1_skey_ROM_AUTO_1R_34 : entity is "clefia_ClefiaKeySet256_Pipeline_VITIS_LOOP_116_1_skey_ROM_AUTO_1R";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_ClefiaKeySet256_Pipeline_VITIS_LOOP_116_1_skey_ROM_AUTO_1R_34;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_ClefiaKeySet256_Pipeline_VITIS_LOOP_116_1_skey_ROM_AUTO_1R_34 is
begin
\q0_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_116_1_fu_36_ap_start_reg,
      D => D(0),
      Q => \q0_reg[7]_0\(0),
      R => '0'
    );
\q0_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_116_1_fu_36_ap_start_reg,
      D => D(1),
      Q => \q0_reg[7]_0\(1),
      R => '0'
    );
\q0_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_116_1_fu_36_ap_start_reg,
      D => D(2),
      Q => \q0_reg[7]_0\(2),
      R => '0'
    );
\q0_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_116_1_fu_36_ap_start_reg,
      D => D(3),
      Q => \q0_reg[7]_0\(3),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_ClefiaKeySet256_Pipeline_VITIS_LOOP_116_1_skey_ROM_AUTO_1R_36 is
  port (
    \q0_reg[7]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_116_117_fu_79_ap_start_reg : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 3 downto 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_ClefiaKeySet256_Pipeline_VITIS_LOOP_116_1_skey_ROM_AUTO_1R_36 : entity is "clefia_ClefiaKeySet256_Pipeline_VITIS_LOOP_116_1_skey_ROM_AUTO_1R";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_ClefiaKeySet256_Pipeline_VITIS_LOOP_116_1_skey_ROM_AUTO_1R_36;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_ClefiaKeySet256_Pipeline_VITIS_LOOP_116_1_skey_ROM_AUTO_1R_36 is
begin
\q0_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_116_117_fu_79_ap_start_reg,
      D => D(0),
      Q => \q0_reg[7]_0\(0),
      R => '0'
    );
\q0_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_116_117_fu_79_ap_start_reg,
      D => D(1),
      Q => \q0_reg[7]_0\(1),
      R => '0'
    );
\q0_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_116_117_fu_79_ap_start_reg,
      D => D(2),
      Q => \q0_reg[7]_0\(2),
      R => '0'
    );
\q0_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_116_117_fu_79_ap_start_reg,
      D => D(3),
      Q => \q0_reg[7]_0\(3),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_ClefiaKeySet256_Pipeline_VITIS_LOOP_116_1_skey_ROM_AUTO_1R_38 is
  port (
    \q0_reg[4]_0\ : out STD_LOGIC;
    \q0_reg[5]_0\ : out STD_LOGIC;
    \q0_reg[6]_0\ : out STD_LOGIC;
    \q0_reg[7]_0\ : out STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ram_reg : in STD_LOGIC_VECTOR ( 3 downto 0 );
    grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_116_116_fu_56_ap_start_reg : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 3 downto 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_ClefiaKeySet256_Pipeline_VITIS_LOOP_116_1_skey_ROM_AUTO_1R_38 : entity is "clefia_ClefiaKeySet256_Pipeline_VITIS_LOOP_116_1_skey_ROM_AUTO_1R";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_ClefiaKeySet256_Pipeline_VITIS_LOOP_116_1_skey_ROM_AUTO_1R_38;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_ClefiaKeySet256_Pipeline_VITIS_LOOP_116_1_skey_ROM_AUTO_1R_38 is
  signal \q0_reg_n_0_[4]\ : STD_LOGIC;
  signal \q0_reg_n_0_[5]\ : STD_LOGIC;
  signal \q0_reg_n_0_[6]\ : STD_LOGIC;
  signal \q0_reg_n_0_[7]\ : STD_LOGIC;
begin
\q0_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_116_116_fu_56_ap_start_reg,
      D => D(0),
      Q => \q0_reg_n_0_[4]\,
      R => '0'
    );
\q0_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_116_116_fu_56_ap_start_reg,
      D => D(1),
      Q => \q0_reg_n_0_[5]\,
      R => '0'
    );
\q0_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_116_116_fu_56_ap_start_reg,
      D => D(2),
      Q => \q0_reg_n_0_[6]\,
      R => '0'
    );
\q0_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_116_116_fu_56_ap_start_reg,
      D => D(3),
      Q => \q0_reg_n_0_[7]\,
      R => '0'
    );
\ram_reg_i_128__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F202"
    )
        port map (
      I0 => \q0_reg_n_0_[7]\,
      I1 => Q(0),
      I2 => Q(1),
      I3 => ram_reg(3),
      O => \q0_reg[7]_0\
    );
\ram_reg_i_131__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F202"
    )
        port map (
      I0 => \q0_reg_n_0_[6]\,
      I1 => Q(0),
      I2 => Q(1),
      I3 => ram_reg(2),
      O => \q0_reg[6]_0\
    );
\ram_reg_i_134__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F202"
    )
        port map (
      I0 => \q0_reg_n_0_[5]\,
      I1 => Q(0),
      I2 => Q(1),
      I3 => ram_reg(1),
      O => \q0_reg[5]_0\
    );
\ram_reg_i_137__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F202"
    )
        port map (
      I0 => \q0_reg_n_0_[4]\,
      I1 => Q(0),
      I2 => Q(1),
      I3 => ram_reg(0),
      O => \q0_reg[4]_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_ClefiaKeySet256_Pipeline_VITIS_LOOP_116_1_skey_ROM_AUTO_1R_8 is
  port (
    \q0_reg[7]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_15_fu_165_ap_start_reg : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_ClefiaKeySet256_Pipeline_VITIS_LOOP_116_1_skey_ROM_AUTO_1R_8 : entity is "clefia_ClefiaKeySet256_Pipeline_VITIS_LOOP_116_1_skey_ROM_AUTO_1R";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_ClefiaKeySet256_Pipeline_VITIS_LOOP_116_1_skey_ROM_AUTO_1R_8;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_ClefiaKeySet256_Pipeline_VITIS_LOOP_116_1_skey_ROM_AUTO_1R_8 is
begin
\q0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_15_fu_165_ap_start_reg,
      D => D(0),
      Q => \q0_reg[7]_0\(0),
      R => '0'
    );
\q0_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_15_fu_165_ap_start_reg,
      D => D(1),
      Q => \q0_reg[7]_0\(1),
      R => '0'
    );
\q0_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_15_fu_165_ap_start_reg,
      D => D(2),
      Q => \q0_reg[7]_0\(2),
      R => '0'
    );
\q0_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_15_fu_165_ap_start_reg,
      D => D(3),
      Q => \q0_reg[7]_0\(3),
      R => '0'
    );
\q0_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_15_fu_165_ap_start_reg,
      D => D(4),
      Q => \q0_reg[7]_0\(4),
      R => '0'
    );
\q0_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_15_fu_165_ap_start_reg,
      D => D(5),
      Q => \q0_reg[7]_0\(5),
      R => '0'
    );
\q0_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_15_fu_165_ap_start_reg,
      D => D(6),
      Q => \q0_reg[7]_0\(6),
      R => '0'
    );
\q0_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_15_fu_165_ap_start_reg,
      D => D(7),
      Q => \q0_reg[7]_0\(7),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_16_con256_ROM_AUTO_1R is
  port (
    DOADO : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_clk : in STD_LOGIC;
    grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_14_fu_129_ap_start_reg : in STD_LOGIC;
    ADDRARDADDR : in STD_LOGIC_VECTOR ( 8 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_16_con256_ROM_AUTO_1R;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_16_con256_ROM_AUTO_1R is
  signal NLW_q0_reg_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 8 );
  signal NLW_q0_reg_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_q0_reg_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_q0_reg_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of q0_reg : label is "p0_d8";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of q0_reg : label is "";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of q0_reg : label is 4096;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of q0_reg : label is "inst/grp_ClefiaKeySet256_fu_148/grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_14_fu_129/con256_U/q0_reg";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of q0_reg : label is "RAM_SP";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of q0_reg : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of q0_reg : label is 1023;
  attribute ram_offset : integer;
  attribute ram_offset of q0_reg : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of q0_reg : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of q0_reg : label is 7;
begin
q0_reg: unisim.vcomponents.RAMB18E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 0,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"005A00E000200081003F004A000100ED00B500C00000006E007E009400210002",
      INIT_01 => X"001600B8007800CD008F00D2005900A1002D007000B000F6001F00A50091009A",
      INIT_02 => X"000500AE006E00DE00A300F4004F00B2000B005C009C00D0004700E900BD00BC",
      INIT_03 => X"00D5007300B3000E0018005500920062000200D7001700D9005100FA003600B5",
      INIT_04 => X"008B004800880050006E00E900A9003C00BE00A10061006500BC008200400009",
      INIT_05 => X"002200D2001200F9005B00BA00330095004500A40064009E00B70074004500F2",
      INIT_06 => X"00DC00AC006C000700A60046004D006B0011006900A900CA002D00DD008800A6",
      INIT_07 => X"0037002B00EB00EC00A9009100CA0080006E0056009600B50053002300B700D9",
      INIT_08 => X"00B300DE001E006800420098003F000400CF008D004D001400E40060006C0078",
      INIT_09 => X"00F800EF002F00230020000E000E004F005900EF002F00820021004C000E00EE",
      INIT_0A => X"0080002F00EF005B00A000FF00CE003700A8006F00AF0073002000AF008E001F",
      INIT_0B => X"009E001F00DF004500C000C300FE00290094000F00CF004F00E000D700EE0023",
      INIT_0C => X"009900930053004200D800CC0072002E009B001700D7004000D000C900F6002C",
      INIT_0D => X"0098007000B00043001E00CF0091002F009800D100110043005C00CE0030002F",
      INIT_0E => X"0026001C00DC00FD00C700B300FD0091004C003800F80097008F006700D900FB",
      INIT_0F => X"00090087004700D200F100EC006600BE0013000E00CE00C800E300D900EF00A4",
      INIT_10 => X"00BC007500B50067001400870094000B00D000DB001B000B0048005E003A0067",
      INIT_11 => X"0045001100D1009E00DD007500F000F2008A002200E2005100BA00EB00C3003D",
      INIT_12 => X"007B0048008800A0006F000900A900CC00F600900050002D00DE001200710041",
      INIT_13 => X"001E00D2001200C5005B00C2003300A9003D00A4006400E600B700840045008A",
      INIT_14 => X"00D300AC006C000800A60058004D0064000F006900A900D4002D00E1008800B8",
      INIT_15 => X"003400EB002B00EF00290096000A0083006900D6001600B20053002C003700DE",
      INIT_16 => X"00B3002E00EE006800A2009900CF000400CE006D00AD001500240063008C0079",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"00000",
      INIT_B => X"00000",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 18,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"00000",
      SRVAL_B => X"00000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 18,
      WRITE_WIDTH_B => 0
    )
        port map (
      ADDRARDADDR(13) => '0',
      ADDRARDADDR(12 downto 4) => ADDRARDADDR(8 downto 0),
      ADDRARDADDR(3 downto 0) => B"0000",
      ADDRBWRADDR(13 downto 0) => B"11111111111111",
      CLKARDCLK => ap_clk,
      CLKBWRCLK => '0',
      DIADI(15 downto 0) => B"0000000011111111",
      DIBDI(15 downto 0) => B"1111111111111111",
      DIPADIP(1 downto 0) => B"00",
      DIPBDIP(1 downto 0) => B"11",
      DOADO(15 downto 8) => NLW_q0_reg_DOADO_UNCONNECTED(15 downto 8),
      DOADO(7 downto 0) => DOADO(7 downto 0),
      DOBDO(15 downto 0) => NLW_q0_reg_DOBDO_UNCONNECTED(15 downto 0),
      DOPADOP(1 downto 0) => NLW_q0_reg_DOPADOP_UNCONNECTED(1 downto 0),
      DOPBDOP(1 downto 0) => NLW_q0_reg_DOPBDOP_UNCONNECTED(1 downto 0),
      ENARDEN => grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_14_fu_129_ap_start_reg,
      ENBWREN => '0',
      REGCEAREGCE => '1',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      WEA(1 downto 0) => B"00",
      WEBWE(3 downto 0) => B"0000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_1_skey_ROM_AUTO_1R is
  port (
    \q0_reg[7]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \ap_CS_fsm_reg[7]\ : out STD_LOGIC;
    \ap_CS_fsm_reg[7]_0\ : out STD_LOGIC;
    \ap_CS_fsm_reg[7]_1\ : out STD_LOGIC;
    grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_1_fu_104_ap_start_reg : in STD_LOGIC;
    add_ln124_fu_90_p2 : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    \q0_reg[5]_0\ : in STD_LOGIC;
    \q0_reg[6]_0\ : in STD_LOGIC;
    \q0_reg[7]_1\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    DOBDO : in STD_LOGIC_VECTOR ( 2 downto 0 );
    q0 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    DOADO : in STD_LOGIC_VECTOR ( 2 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_1_skey_ROM_AUTO_1R;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_1_skey_ROM_AUTO_1R is
  signal skey_q0 : STD_LOGIC_VECTOR ( 6 downto 4 );
begin
\q0_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_1_fu_104_ap_start_reg,
      D => add_ln124_fu_90_p2(0),
      Q => skey_q0(4),
      R => '0'
    );
\q0_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_1_fu_104_ap_start_reg,
      D => \q0_reg[5]_0\,
      Q => skey_q0(5),
      R => '0'
    );
\q0_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_1_fu_104_ap_start_reg,
      D => \q0_reg[6]_0\,
      Q => skey_q0(6),
      R => '0'
    );
\q0_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_1_fu_104_ap_start_reg,
      D => \q0_reg[7]_1\,
      Q => \q0_reg[7]_0\(0),
      R => '0'
    );
ram_reg_i_523: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF0000FFB11BB11B"
    )
        port map (
      I0 => Q(0),
      I1 => skey_q0(6),
      I2 => DOBDO(2),
      I3 => q0(2),
      I4 => DOADO(2),
      I5 => Q(1),
      O => \ap_CS_fsm_reg[7]\
    );
ram_reg_i_530: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF0000FFB11BB11B"
    )
        port map (
      I0 => Q(0),
      I1 => skey_q0(5),
      I2 => DOBDO(1),
      I3 => q0(1),
      I4 => DOADO(1),
      I5 => Q(1),
      O => \ap_CS_fsm_reg[7]_0\
    );
ram_reg_i_537: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF0000FFB11BB11B"
    )
        port map (
      I0 => Q(0),
      I1 => skey_q0(4),
      I2 => DOBDO(0),
      I3 => q0(0),
      I4 => DOADO(0),
      I5 => Q(1),
      O => \ap_CS_fsm_reg[7]_1\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_1_skey_ROM_AUTO_1R_4 is
  port (
    grp_ClefiaKeySet256_fu_148_rk_d0 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_18_fu_140_ap_start_reg : in STD_LOGIC;
    add_ln124_fu_88_p2 : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    \q0_reg[5]_0\ : in STD_LOGIC;
    \q0_reg[6]_0\ : in STD_LOGIC;
    ap_sig_allocacmp_idx_i58_load : in STD_LOGIC_VECTOR ( 0 to 0 );
    \ram_reg_i_146__2\ : in STD_LOGIC;
    \ram_reg_i_146__2_0\ : in STD_LOGIC;
    \ram_reg_i_146__2_1\ : in STD_LOGIC;
    \ram_reg_i_146__2_2\ : in STD_LOGIC;
    \ram_reg_i_144__3\ : in STD_LOGIC;
    \ram_reg_i_144__3_0\ : in STD_LOGIC;
    \ram_reg_i_142__4\ : in STD_LOGIC;
    \ram_reg_i_142__4_0\ : in STD_LOGIC;
    \ram_reg_i_140__4\ : in STD_LOGIC;
    \ram_reg_i_140__4_0\ : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_1_skey_ROM_AUTO_1R_4 : entity is "clefia_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_1_skey_ROM_AUTO_1R";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_1_skey_ROM_AUTO_1R_4;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_1_skey_ROM_AUTO_1R_4 is
  signal skey_q0 : STD_LOGIC_VECTOR ( 7 downto 0 );
begin
\q0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_18_fu_140_ap_start_reg,
      D => D(0),
      Q => skey_q0(0),
      R => '0'
    );
\q0_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_18_fu_140_ap_start_reg,
      D => D(1),
      Q => skey_q0(1),
      R => '0'
    );
\q0_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_18_fu_140_ap_start_reg,
      D => D(2),
      Q => skey_q0(2),
      R => '0'
    );
\q0_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_18_fu_140_ap_start_reg,
      D => D(3),
      Q => skey_q0(3),
      R => '0'
    );
\q0_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_18_fu_140_ap_start_reg,
      D => add_ln124_fu_88_p2(0),
      Q => skey_q0(4),
      R => '0'
    );
\q0_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_18_fu_140_ap_start_reg,
      D => \q0_reg[5]_0\,
      Q => skey_q0(5),
      R => '0'
    );
\q0_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_18_fu_140_ap_start_reg,
      D => \q0_reg[6]_0\,
      Q => skey_q0(6),
      R => '0'
    );
\q0_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_18_fu_140_ap_start_reg,
      D => ap_sig_allocacmp_idx_i58_load(0),
      Q => skey_q0(7),
      R => '0'
    );
ram_reg_i_335: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AEEAFFFFAEEAAEEA"
    )
        port map (
      I0 => \ram_reg_i_140__4\,
      I1 => \ram_reg_i_146__2_0\,
      I2 => skey_q0(3),
      I3 => skey_q0(7),
      I4 => \ram_reg_i_140__4_0\,
      I5 => \ram_reg_i_146__2_2\,
      O => grp_ClefiaKeySet256_fu_148_rk_d0(3)
    );
ram_reg_i_340: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AEEAFFFFAEEAAEEA"
    )
        port map (
      I0 => \ram_reg_i_142__4\,
      I1 => \ram_reg_i_146__2_0\,
      I2 => skey_q0(2),
      I3 => skey_q0(6),
      I4 => \ram_reg_i_142__4_0\,
      I5 => \ram_reg_i_146__2_2\,
      O => grp_ClefiaKeySet256_fu_148_rk_d0(2)
    );
ram_reg_i_346: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AEEAFFFFAEEAAEEA"
    )
        port map (
      I0 => \ram_reg_i_144__3\,
      I1 => \ram_reg_i_146__2_0\,
      I2 => skey_q0(1),
      I3 => skey_q0(5),
      I4 => \ram_reg_i_144__3_0\,
      I5 => \ram_reg_i_146__2_2\,
      O => grp_ClefiaKeySet256_fu_148_rk_d0(1)
    );
ram_reg_i_351: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AEEAFFFFAEEAAEEA"
    )
        port map (
      I0 => \ram_reg_i_146__2\,
      I1 => \ram_reg_i_146__2_0\,
      I2 => skey_q0(0),
      I3 => skey_q0(4),
      I4 => \ram_reg_i_146__2_1\,
      I5 => \ram_reg_i_146__2_2\,
      O => grp_ClefiaKeySet256_fu_148_rk_d0(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_ClefiaKeySet256_Pipeline_VITIS_LOOP_210_1_con256_ROM_AUTO_1R is
  port (
    DOADO : out STD_LOGIC_VECTOR ( 7 downto 0 );
    DOBDO : out STD_LOGIC_VECTOR ( 2 downto 0 );
    con256_address01 : out STD_LOGIC;
    \ap_CS_fsm_reg[14]\ : out STD_LOGIC;
    \ap_CS_fsm_reg[5]\ : out STD_LOGIC;
    grp_ClefiaKeySet256_fu_148_rk_d0 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \ap_CS_fsm_reg[7]\ : out STD_LOGIC;
    \ap_CS_fsm_reg[7]_0\ : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 7 downto 0 );
    q0_reg_0 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \idx21_load_reg_845_reg[7]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    q0_reg_1 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    q0_reg_2 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \ap_CS_fsm_reg[7]_1\ : out STD_LOGIC;
    ap_clk : in STD_LOGIC;
    con256_ce0 : in STD_LOGIC;
    grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_16_fu_118_ap_start_reg : in STD_LOGIC;
    ADDRARDADDR : in STD_LOGIC_VECTOR ( 6 downto 0 );
    ADDRBWRADDR : in STD_LOGIC_VECTOR ( 8 downto 0 );
    q0_reg_3 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 10 downto 0 );
    q0_reg_4 : in STD_LOGIC;
    \ram_reg_i_135__4\ : in STD_LOGIC;
    \ram_reg_i_135__4_0\ : in STD_LOGIC;
    \ram_reg_i_135__4_1\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \ram_reg_i_132__4\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \ram_reg_i_132__4_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ram_reg_i_315 : in STD_LOGIC_VECTOR ( 4 downto 0 );
    q0 : in STD_LOGIC_VECTOR ( 4 downto 0 );
    ram_reg_i_330 : in STD_LOGIC;
    \reg_308_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \xor_ln124_51_reg_1084_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \rk_offset_read_reg_972_reg[7]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \rk_offset_read_reg_972_reg[7]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \reg_308_reg[7]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \xor_ln124_3_reg_1242_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ram_reg_i_335 : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_ClefiaKeySet256_Pipeline_VITIS_LOOP_210_1_con256_ROM_AUTO_1R;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_ClefiaKeySet256_Pipeline_VITIS_LOOP_210_1_con256_ROM_AUTO_1R is
  signal \^doado\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \^ap_cs_fsm_reg[14]\ : STD_LOGIC;
  signal \^con256_address01\ : STD_LOGIC;
  signal \grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_16_fu_118/con256_load_reg_190\ : STD_LOGIC_VECTOR ( 7 downto 3 );
  signal ram_reg_i_496_n_0 : STD_LOGIC;
  signal ram_reg_i_502_n_0 : STD_LOGIC;
  signal NLW_q0_reg_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 8 );
  signal NLW_q0_reg_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 8 );
  signal NLW_q0_reg_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_q0_reg_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of q0_reg : label is "p0_d8";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of q0_reg : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of q0_reg : label is 4096;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of q0_reg : label is "inst/grp_ClefiaKeySet256_fu_148/grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_210_1_fu_92/con256_U/q0_reg";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of q0_reg : label is "RAM_SP";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of q0_reg : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of q0_reg : label is 1023;
  attribute ram_offset : integer;
  attribute ram_offset of q0_reg : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of q0_reg : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of q0_reg : label is 7;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \reg_308[0]_i_1\ : label is "soft_lutpair601";
  attribute SOFT_HLUTNM of \reg_308[0]_i_1__0\ : label is "soft_lutpair609";
  attribute SOFT_HLUTNM of \reg_308[1]_i_1\ : label is "soft_lutpair600";
  attribute SOFT_HLUTNM of \reg_308[1]_i_1__0\ : label is "soft_lutpair608";
  attribute SOFT_HLUTNM of \reg_308[2]_i_1\ : label is "soft_lutpair599";
  attribute SOFT_HLUTNM of \reg_308[2]_i_1__0\ : label is "soft_lutpair607";
  attribute SOFT_HLUTNM of \reg_308[3]_i_1\ : label is "soft_lutpair598";
  attribute SOFT_HLUTNM of \reg_308[3]_i_1__0\ : label is "soft_lutpair606";
  attribute SOFT_HLUTNM of \reg_308[4]_i_1\ : label is "soft_lutpair597";
  attribute SOFT_HLUTNM of \reg_308[4]_i_1__0\ : label is "soft_lutpair605";
  attribute SOFT_HLUTNM of \reg_308[5]_i_1\ : label is "soft_lutpair596";
  attribute SOFT_HLUTNM of \reg_308[5]_i_1__0\ : label is "soft_lutpair604";
  attribute SOFT_HLUTNM of \reg_308[6]_i_1\ : label is "soft_lutpair595";
  attribute SOFT_HLUTNM of \reg_308[6]_i_1__0\ : label is "soft_lutpair603";
  attribute SOFT_HLUTNM of \reg_308[7]_i_2\ : label is "soft_lutpair594";
  attribute SOFT_HLUTNM of \reg_308[7]_i_2__0\ : label is "soft_lutpair602";
  attribute SOFT_HLUTNM of \rk_offset_read_reg_972[4]_i_1\ : label is "soft_lutpair593";
  attribute SOFT_HLUTNM of \rk_offset_read_reg_972[5]_i_1\ : label is "soft_lutpair593";
  attribute SOFT_HLUTNM of \rk_offset_read_reg_972[6]_i_1\ : label is "soft_lutpair592";
  attribute SOFT_HLUTNM of \rk_offset_read_reg_972[7]_i_1\ : label is "soft_lutpair592";
  attribute SOFT_HLUTNM of \xor_ln124_3_reg_1242[0]_i_1\ : label is "soft_lutpair609";
  attribute SOFT_HLUTNM of \xor_ln124_3_reg_1242[1]_i_1\ : label is "soft_lutpair608";
  attribute SOFT_HLUTNM of \xor_ln124_3_reg_1242[2]_i_1\ : label is "soft_lutpair607";
  attribute SOFT_HLUTNM of \xor_ln124_3_reg_1242[3]_i_1\ : label is "soft_lutpair606";
  attribute SOFT_HLUTNM of \xor_ln124_3_reg_1242[4]_i_1\ : label is "soft_lutpair605";
  attribute SOFT_HLUTNM of \xor_ln124_3_reg_1242[5]_i_1\ : label is "soft_lutpair604";
  attribute SOFT_HLUTNM of \xor_ln124_3_reg_1242[6]_i_1\ : label is "soft_lutpair603";
  attribute SOFT_HLUTNM of \xor_ln124_3_reg_1242[7]_i_1\ : label is "soft_lutpair602";
  attribute SOFT_HLUTNM of \xor_ln124_51_reg_1084[0]_i_1\ : label is "soft_lutpair601";
  attribute SOFT_HLUTNM of \xor_ln124_51_reg_1084[1]_i_1\ : label is "soft_lutpair600";
  attribute SOFT_HLUTNM of \xor_ln124_51_reg_1084[2]_i_1\ : label is "soft_lutpair599";
  attribute SOFT_HLUTNM of \xor_ln124_51_reg_1084[3]_i_1\ : label is "soft_lutpair598";
  attribute SOFT_HLUTNM of \xor_ln124_51_reg_1084[4]_i_1\ : label is "soft_lutpair597";
  attribute SOFT_HLUTNM of \xor_ln124_51_reg_1084[5]_i_1\ : label is "soft_lutpair596";
  attribute SOFT_HLUTNM of \xor_ln124_51_reg_1084[6]_i_1\ : label is "soft_lutpair595";
  attribute SOFT_HLUTNM of \xor_ln124_51_reg_1084[7]_i_1\ : label is "soft_lutpair594";
begin
  DOADO(7 downto 0) <= \^doado\(7 downto 0);
  \ap_CS_fsm_reg[14]\ <= \^ap_cs_fsm_reg[14]\;
  con256_address01 <= \^con256_address01\;
q0_reg: unisim.vcomponents.RAMB18E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 1,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"005A00E000200081003F004A000100ED00B500C00000006E007E009400210002",
      INIT_01 => X"001600B8007800CD008F00D2005900A1002D007000B000F6001F00A50091009A",
      INIT_02 => X"000500AE006E00DE00A300F4004F00B2000B005C009C00D0004700E900BD00BC",
      INIT_03 => X"00D5007300B3000E0018005500920062000200D7001700D9005100FA003600B5",
      INIT_04 => X"008B004800880050006E00E900A9003C00BE00A10061006500BC008200400009",
      INIT_05 => X"002200D2001200F9005B00BA00330095004500A40064009E00B70074004500F2",
      INIT_06 => X"00DC00AC006C000700A60046004D006B0011006900A900CA002D00DD008800A6",
      INIT_07 => X"0037002B00EB00EC00A9009100CA0080006E0056009600B50053002300B700D9",
      INIT_08 => X"00B300DE001E006800420098003F000400CF008D004D001400E40060006C0078",
      INIT_09 => X"00F800EF002F00230020000E000E004F005900EF002F00820021004C000E00EE",
      INIT_0A => X"0080002F00EF005B00A000FF00CE003700A8006F00AF0073002000AF008E001F",
      INIT_0B => X"009E001F00DF004500C000C300FE00290094000F00CF004F00E000D700EE0023",
      INIT_0C => X"009900930053004200D800CC0072002E009B001700D7004000D000C900F6002C",
      INIT_0D => X"0098007000B00043001E00CF0091002F009800D100110043005C00CE0030002F",
      INIT_0E => X"0026001C00DC00FD00C700B300FD0091004C003800F80097008F006700D900FB",
      INIT_0F => X"00090087004700D200F100EC006600BE0013000E00CE00C800E300D900EF00A4",
      INIT_10 => X"00BC007500B50067001400870094000B00D000DB001B000B0048005E003A0067",
      INIT_11 => X"0045001100D1009E00DD007500F000F2008A002200E2005100BA00EB00C3003D",
      INIT_12 => X"007B0048008800A0006F000900A900CC00F600900050002D00DE001200710041",
      INIT_13 => X"001E00D2001200C5005B00C2003300A9003D00A4006400E600B700840045008A",
      INIT_14 => X"00D300AC006C000800A60058004D0064000F006900A900D4002D00E1008800B8",
      INIT_15 => X"003400EB002B00EF00290096000A0083006900D6001600B20053002C003700DE",
      INIT_16 => X"00B3002E00EE006800A2009900CF000400CE006D00AD001500240063008C0079",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"00000",
      INIT_B => X"00000",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 18,
      READ_WIDTH_B => 18,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"00000",
      SRVAL_B => X"00000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 18,
      WRITE_WIDTH_B => 0
    )
        port map (
      ADDRARDADDR(13 downto 12) => B"00",
      ADDRARDADDR(11 downto 7) => ADDRARDADDR(6 downto 2),
      ADDRARDADDR(6) => \^con256_address01\,
      ADDRARDADDR(5 downto 4) => ADDRARDADDR(1 downto 0),
      ADDRARDADDR(3 downto 0) => B"0000",
      ADDRBWRADDR(13) => '0',
      ADDRBWRADDR(12 downto 4) => ADDRBWRADDR(8 downto 0),
      ADDRBWRADDR(3 downto 0) => B"0000",
      CLKARDCLK => ap_clk,
      CLKBWRCLK => ap_clk,
      DIADI(15 downto 0) => B"0000000011111111",
      DIBDI(15 downto 0) => B"1111111111111111",
      DIPADIP(1 downto 0) => B"00",
      DIPBDIP(1 downto 0) => B"11",
      DOADO(15 downto 8) => NLW_q0_reg_DOADO_UNCONNECTED(15 downto 8),
      DOADO(7 downto 0) => \^doado\(7 downto 0),
      DOBDO(15 downto 8) => NLW_q0_reg_DOBDO_UNCONNECTED(15 downto 8),
      DOBDO(7 downto 3) => \grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_16_fu_118/con256_load_reg_190\(7 downto 3),
      DOBDO(2 downto 0) => DOBDO(2 downto 0),
      DOPADOP(1 downto 0) => NLW_q0_reg_DOPADOP_UNCONNECTED(1 downto 0),
      DOPBDOP(1 downto 0) => NLW_q0_reg_DOPBDOP_UNCONNECTED(1 downto 0),
      ENARDEN => con256_ce0,
      ENBWREN => grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_16_fu_118_ap_start_reg,
      REGCEAREGCE => '0',
      REGCEB => '1',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      WEA(1 downto 0) => B"00",
      WEBWE(3 downto 0) => B"0000"
    );
q0_reg_i_30: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => Q(4),
      I1 => Q(9),
      I2 => Q(3),
      I3 => Q(10),
      O => \^ap_cs_fsm_reg[14]\
    );
q0_reg_i_33: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => Q(1),
      I1 => Q(6),
      I2 => Q(7),
      I3 => Q(0),
      O => \ap_CS_fsm_reg[5]\
    );
\q0_reg_i_7__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55555554"
    )
        port map (
      I0 => q0_reg_3,
      I1 => Q(2),
      I2 => Q(8),
      I3 => q0_reg_4,
      I4 => \^ap_cs_fsm_reg[14]\,
      O => \^con256_address01\
    );
ram_reg_i_320: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FCFE0C0EF0F20002"
    )
        port map (
      I0 => ram_reg_i_496_n_0,
      I1 => \ram_reg_i_135__4\,
      I2 => \ram_reg_i_135__4_0\,
      I3 => \ram_reg_i_135__4_1\(2),
      I4 => \ram_reg_i_132__4\(1),
      I5 => \ram_reg_i_132__4_0\(1),
      O => grp_ClefiaKeySet256_fu_148_rk_d0(1)
    );
ram_reg_i_325: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FCFE0C0EF0F20002"
    )
        port map (
      I0 => ram_reg_i_502_n_0,
      I1 => \ram_reg_i_135__4\,
      I2 => \ram_reg_i_135__4_0\,
      I3 => \ram_reg_i_135__4_1\(2),
      I4 => \ram_reg_i_132__4\(0),
      I5 => \ram_reg_i_132__4_0\(0),
      O => grp_ClefiaKeySet256_fu_148_rk_d0(0)
    );
ram_reg_i_489: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0FF0228800000000"
    )
        port map (
      I0 => \ram_reg_i_135__4_1\(0),
      I1 => \grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_16_fu_118/con256_load_reg_190\(7),
      I2 => ram_reg_i_315(4),
      I3 => q0(4),
      I4 => \ram_reg_i_135__4_1\(1),
      I5 => ram_reg_i_330,
      O => \ap_CS_fsm_reg[7]_0\
    );
ram_reg_i_496: unisim.vcomponents.LUT5
    generic map(
      INIT => X"02F8F208"
    )
        port map (
      I0 => \ram_reg_i_135__4_1\(0),
      I1 => \grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_16_fu_118/con256_load_reg_190\(6),
      I2 => \ram_reg_i_135__4_1\(1),
      I3 => q0(3),
      I4 => ram_reg_i_315(3),
      O => ram_reg_i_496_n_0
    );
ram_reg_i_502: unisim.vcomponents.LUT5
    generic map(
      INIT => X"02F8F208"
    )
        port map (
      I0 => \ram_reg_i_135__4_1\(0),
      I1 => \grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_16_fu_118/con256_load_reg_190\(5),
      I2 => \ram_reg_i_135__4_1\(1),
      I3 => q0(2),
      I4 => ram_reg_i_315(2),
      O => ram_reg_i_502_n_0
    );
ram_reg_i_508: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0FF0228800000000"
    )
        port map (
      I0 => \ram_reg_i_135__4_1\(0),
      I1 => \grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_16_fu_118/con256_load_reg_190\(4),
      I2 => ram_reg_i_315(1),
      I3 => q0(1),
      I4 => \ram_reg_i_135__4_1\(1),
      I5 => ram_reg_i_330,
      O => \ap_CS_fsm_reg[7]\
    );
ram_reg_i_516: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF8D0027008DFF27"
    )
        port map (
      I0 => \ram_reg_i_135__4_1\(0),
      I1 => \grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_16_fu_118/con256_load_reg_190\(3),
      I2 => ram_reg_i_335(0),
      I3 => \ram_reg_i_135__4_1\(1),
      I4 => q0(0),
      I5 => ram_reg_i_315(0),
      O => \ap_CS_fsm_reg[7]_1\
    );
\reg_308[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^doado\(0),
      I1 => \reg_308_reg[7]\(0),
      O => D(0)
    );
\reg_308[0]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^doado\(0),
      I1 => \reg_308_reg[7]_0\(0),
      O => q0_reg_1(0)
    );
\reg_308[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^doado\(1),
      I1 => \reg_308_reg[7]\(1),
      O => D(1)
    );
\reg_308[1]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^doado\(1),
      I1 => \reg_308_reg[7]_0\(1),
      O => q0_reg_1(1)
    );
\reg_308[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^doado\(2),
      I1 => \reg_308_reg[7]\(2),
      O => D(2)
    );
\reg_308[2]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^doado\(2),
      I1 => \reg_308_reg[7]_0\(2),
      O => q0_reg_1(2)
    );
\reg_308[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^doado\(3),
      I1 => \reg_308_reg[7]\(3),
      O => D(3)
    );
\reg_308[3]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^doado\(3),
      I1 => \reg_308_reg[7]_0\(3),
      O => q0_reg_1(3)
    );
\reg_308[4]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^doado\(4),
      I1 => \reg_308_reg[7]\(4),
      O => D(4)
    );
\reg_308[4]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^doado\(4),
      I1 => \reg_308_reg[7]_0\(4),
      O => q0_reg_1(4)
    );
\reg_308[5]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^doado\(5),
      I1 => \reg_308_reg[7]\(5),
      O => D(5)
    );
\reg_308[5]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^doado\(5),
      I1 => \reg_308_reg[7]_0\(5),
      O => q0_reg_1(5)
    );
\reg_308[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^doado\(6),
      I1 => \reg_308_reg[7]\(6),
      O => D(6)
    );
\reg_308[6]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^doado\(6),
      I1 => \reg_308_reg[7]_0\(6),
      O => q0_reg_1(6)
    );
\reg_308[7]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^doado\(7),
      I1 => \reg_308_reg[7]\(7),
      O => D(7)
    );
\reg_308[7]_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^doado\(7),
      I1 => \reg_308_reg[7]_0\(7),
      O => q0_reg_1(7)
    );
\rk_offset_read_reg_972[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \rk_offset_read_reg_972_reg[7]\(0),
      I1 => Q(5),
      I2 => \rk_offset_read_reg_972_reg[7]_0\(0),
      O => \idx21_load_reg_845_reg[7]\(0)
    );
\rk_offset_read_reg_972[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \rk_offset_read_reg_972_reg[7]\(1),
      I1 => Q(5),
      I2 => \rk_offset_read_reg_972_reg[7]_0\(1),
      O => \idx21_load_reg_845_reg[7]\(1)
    );
\rk_offset_read_reg_972[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \rk_offset_read_reg_972_reg[7]\(2),
      I1 => Q(5),
      I2 => \rk_offset_read_reg_972_reg[7]_0\(2),
      O => \idx21_load_reg_845_reg[7]\(2)
    );
\rk_offset_read_reg_972[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \rk_offset_read_reg_972_reg[7]\(3),
      I1 => Q(5),
      I2 => \rk_offset_read_reg_972_reg[7]_0\(3),
      O => \idx21_load_reg_845_reg[7]\(3)
    );
\xor_ln124_3_reg_1242[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^doado\(0),
      I1 => \xor_ln124_3_reg_1242_reg[7]\(0),
      O => q0_reg_2(0)
    );
\xor_ln124_3_reg_1242[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^doado\(1),
      I1 => \xor_ln124_3_reg_1242_reg[7]\(1),
      O => q0_reg_2(1)
    );
\xor_ln124_3_reg_1242[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^doado\(2),
      I1 => \xor_ln124_3_reg_1242_reg[7]\(2),
      O => q0_reg_2(2)
    );
\xor_ln124_3_reg_1242[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^doado\(3),
      I1 => \xor_ln124_3_reg_1242_reg[7]\(3),
      O => q0_reg_2(3)
    );
\xor_ln124_3_reg_1242[4]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^doado\(4),
      I1 => \xor_ln124_3_reg_1242_reg[7]\(4),
      O => q0_reg_2(4)
    );
\xor_ln124_3_reg_1242[5]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^doado\(5),
      I1 => \xor_ln124_3_reg_1242_reg[7]\(5),
      O => q0_reg_2(5)
    );
\xor_ln124_3_reg_1242[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^doado\(6),
      I1 => \xor_ln124_3_reg_1242_reg[7]\(6),
      O => q0_reg_2(6)
    );
\xor_ln124_3_reg_1242[7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^doado\(7),
      I1 => \xor_ln124_3_reg_1242_reg[7]\(7),
      O => q0_reg_2(7)
    );
\xor_ln124_51_reg_1084[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^doado\(0),
      I1 => \xor_ln124_51_reg_1084_reg[7]\(0),
      O => q0_reg_0(0)
    );
\xor_ln124_51_reg_1084[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^doado\(1),
      I1 => \xor_ln124_51_reg_1084_reg[7]\(1),
      O => q0_reg_0(1)
    );
\xor_ln124_51_reg_1084[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^doado\(2),
      I1 => \xor_ln124_51_reg_1084_reg[7]\(2),
      O => q0_reg_0(2)
    );
\xor_ln124_51_reg_1084[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^doado\(3),
      I1 => \xor_ln124_51_reg_1084_reg[7]\(3),
      O => q0_reg_0(3)
    );
\xor_ln124_51_reg_1084[4]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^doado\(4),
      I1 => \xor_ln124_51_reg_1084_reg[7]\(4),
      O => q0_reg_0(4)
    );
\xor_ln124_51_reg_1084[5]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^doado\(5),
      I1 => \xor_ln124_51_reg_1084_reg[7]\(5),
      O => q0_reg_0(5)
    );
\xor_ln124_51_reg_1084[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^doado\(6),
      I1 => \xor_ln124_51_reg_1084_reg[7]\(6),
      O => q0_reg_0(6)
    );
\xor_ln124_51_reg_1084[7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^doado\(7),
      I1 => \xor_ln124_51_reg_1084_reg[7]\(7),
      O => q0_reg_0(7)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_ClefiaKeySet256_fin_RAM_AUTO_1R1W is
  port (
    DOADO : out STD_LOGIC_VECTOR ( 7 downto 0 );
    DOBDO : out STD_LOGIC_VECTOR ( 7 downto 0 );
    D : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ram_reg_0 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ram_reg_1 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_clk : in STD_LOGIC;
    ram_reg_2 : in STD_LOGIC;
    fin_ce0 : in STD_LOGIC;
    ADDRARDADDR : in STD_LOGIC_VECTOR ( 3 downto 0 );
    ADDRBWRADDR : in STD_LOGIC_VECTOR ( 4 downto 0 );
    ram_reg_3 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    DIBDI : in STD_LOGIC_VECTOR ( 7 downto 0 );
    WEA : in STD_LOGIC_VECTOR ( 0 to 0 );
    WEBWE : in STD_LOGIC_VECTOR ( 0 to 0 );
    \xor_ln124_reg_1177_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \reg_297_reg[7]\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_ClefiaKeySet256_fin_RAM_AUTO_1R1W;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_ClefiaKeySet256_fin_RAM_AUTO_1R1W is
  signal \^doado\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \^dobdo\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_ram_reg_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 8 );
  signal NLW_ram_reg_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 8 );
  signal NLW_ram_reg_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram_reg_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ram_reg : label is "p0_d8";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of ram_reg : label is "p0_d8";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of ram_reg : label is "{SYNTH-6 {cell *THIS*}} {SYNTH-7 {cell *THIS*}}";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of ram_reg : label is 256;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of ram_reg : label is "inst/grp_ClefiaKeySet256_fu_148/fin_U/ram_reg";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of ram_reg : label is "RAM_TDP";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of ram_reg : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of ram_reg : label is 1023;
  attribute ram_offset : integer;
  attribute ram_offset of ram_reg : label is 992;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of ram_reg : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of ram_reg : label is 7;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \reg_297[0]_i_1\ : label is "soft_lutpair515";
  attribute SOFT_HLUTNM of \reg_297[0]_i_1__0\ : label is "soft_lutpair515";
  attribute SOFT_HLUTNM of \reg_297[1]_i_1\ : label is "soft_lutpair514";
  attribute SOFT_HLUTNM of \reg_297[1]_i_1__0\ : label is "soft_lutpair514";
  attribute SOFT_HLUTNM of \reg_297[2]_i_1\ : label is "soft_lutpair513";
  attribute SOFT_HLUTNM of \reg_297[2]_i_1__0\ : label is "soft_lutpair513";
  attribute SOFT_HLUTNM of \reg_297[3]_i_1\ : label is "soft_lutpair512";
  attribute SOFT_HLUTNM of \reg_297[3]_i_1__0\ : label is "soft_lutpair512";
  attribute SOFT_HLUTNM of \reg_297[4]_i_1\ : label is "soft_lutpair511";
  attribute SOFT_HLUTNM of \reg_297[4]_i_1__0\ : label is "soft_lutpair511";
  attribute SOFT_HLUTNM of \reg_297[5]_i_1\ : label is "soft_lutpair510";
  attribute SOFT_HLUTNM of \reg_297[5]_i_1__0\ : label is "soft_lutpair510";
  attribute SOFT_HLUTNM of \reg_297[6]_i_1\ : label is "soft_lutpair509";
  attribute SOFT_HLUTNM of \reg_297[6]_i_1__0\ : label is "soft_lutpair509";
  attribute SOFT_HLUTNM of \reg_297[7]_i_2\ : label is "soft_lutpair508";
  attribute SOFT_HLUTNM of \reg_297[7]_i_2__0\ : label is "soft_lutpair508";
begin
  DOADO(7 downto 0) <= \^doado\(7 downto 0);
  DOBDO(7 downto 0) <= \^dobdo\(7 downto 0);
ram_reg: unisim.vcomponents.RAMB18E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      INIT_A => X"00000",
      INIT_B => X"00000",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 18,
      READ_WIDTH_B => 18,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"00000",
      SRVAL_B => X"00000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "READ_FIRST",
      WRITE_WIDTH_A => 18,
      WRITE_WIDTH_B => 18
    )
        port map (
      ADDRARDADDR(13 downto 9) => B"11111",
      ADDRARDADDR(8 downto 5) => ADDRARDADDR(3 downto 0),
      ADDRARDADDR(4 downto 0) => B"01111",
      ADDRBWRADDR(13 downto 9) => B"11111",
      ADDRBWRADDR(8 downto 4) => ADDRBWRADDR(4 downto 0),
      ADDRBWRADDR(3 downto 0) => B"1111",
      CLKARDCLK => ap_clk,
      CLKBWRCLK => ap_clk,
      DIADI(15 downto 8) => B"00000000",
      DIADI(7 downto 0) => ram_reg_3(7 downto 0),
      DIBDI(15 downto 8) => B"00000000",
      DIBDI(7 downto 0) => DIBDI(7 downto 0),
      DIPADIP(1 downto 0) => B"00",
      DIPBDIP(1 downto 0) => B"00",
      DOADO(15 downto 8) => NLW_ram_reg_DOADO_UNCONNECTED(15 downto 8),
      DOADO(7 downto 0) => \^doado\(7 downto 0),
      DOBDO(15 downto 8) => NLW_ram_reg_DOBDO_UNCONNECTED(15 downto 8),
      DOBDO(7 downto 0) => \^dobdo\(7 downto 0),
      DOPADOP(1 downto 0) => NLW_ram_reg_DOPADOP_UNCONNECTED(1 downto 0),
      DOPBDOP(1 downto 0) => NLW_ram_reg_DOPBDOP_UNCONNECTED(1 downto 0),
      ENARDEN => ram_reg_2,
      ENBWREN => fin_ce0,
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      WEA(1) => WEA(0),
      WEA(0) => WEA(0),
      WEBWE(3 downto 2) => B"00",
      WEBWE(1) => WEBWE(0),
      WEBWE(0) => WEBWE(0)
    );
\reg_297[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^doado\(0),
      I1 => Q(0),
      I2 => \^dobdo\(0),
      O => ram_reg_0(0)
    );
\reg_297[0]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^doado\(0),
      I1 => \reg_297_reg[7]\(0),
      I2 => \^dobdo\(0),
      O => ram_reg_1(0)
    );
\reg_297[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^doado\(1),
      I1 => Q(0),
      I2 => \^dobdo\(1),
      O => ram_reg_0(1)
    );
\reg_297[1]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^doado\(1),
      I1 => \reg_297_reg[7]\(0),
      I2 => \^dobdo\(1),
      O => ram_reg_1(1)
    );
\reg_297[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^doado\(2),
      I1 => Q(0),
      I2 => \^dobdo\(2),
      O => ram_reg_0(2)
    );
\reg_297[2]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^doado\(2),
      I1 => \reg_297_reg[7]\(0),
      I2 => \^dobdo\(2),
      O => ram_reg_1(2)
    );
\reg_297[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^doado\(3),
      I1 => Q(0),
      I2 => \^dobdo\(3),
      O => ram_reg_0(3)
    );
\reg_297[3]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^doado\(3),
      I1 => \reg_297_reg[7]\(0),
      I2 => \^dobdo\(3),
      O => ram_reg_1(3)
    );
\reg_297[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^doado\(4),
      I1 => Q(0),
      I2 => \^dobdo\(4),
      O => ram_reg_0(4)
    );
\reg_297[4]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^doado\(4),
      I1 => \reg_297_reg[7]\(0),
      I2 => \^dobdo\(4),
      O => ram_reg_1(4)
    );
\reg_297[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^doado\(5),
      I1 => Q(0),
      I2 => \^dobdo\(5),
      O => ram_reg_0(5)
    );
\reg_297[5]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^doado\(5),
      I1 => \reg_297_reg[7]\(0),
      I2 => \^dobdo\(5),
      O => ram_reg_1(5)
    );
\reg_297[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^doado\(6),
      I1 => Q(0),
      I2 => \^dobdo\(6),
      O => ram_reg_0(6)
    );
\reg_297[6]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^doado\(6),
      I1 => \reg_297_reg[7]\(0),
      I2 => \^dobdo\(6),
      O => ram_reg_1(6)
    );
\reg_297[7]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^doado\(7),
      I1 => Q(0),
      I2 => \^dobdo\(7),
      O => ram_reg_0(7)
    );
\reg_297[7]_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^doado\(7),
      I1 => \reg_297_reg[7]\(0),
      I2 => \^dobdo\(7),
      O => ram_reg_1(7)
    );
\xor_ln124_reg_1018[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^doado\(0),
      I1 => \xor_ln124_reg_1177_reg[7]\(0),
      O => D(0)
    );
\xor_ln124_reg_1018[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^doado\(1),
      I1 => \xor_ln124_reg_1177_reg[7]\(1),
      O => D(1)
    );
\xor_ln124_reg_1018[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^doado\(2),
      I1 => \xor_ln124_reg_1177_reg[7]\(2),
      O => D(2)
    );
\xor_ln124_reg_1018[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^doado\(3),
      I1 => \xor_ln124_reg_1177_reg[7]\(3),
      O => D(3)
    );
\xor_ln124_reg_1018[4]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^doado\(4),
      I1 => \xor_ln124_reg_1177_reg[7]\(4),
      O => D(4)
    );
\xor_ln124_reg_1018[5]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^doado\(5),
      I1 => \xor_ln124_reg_1177_reg[7]\(5),
      O => D(5)
    );
\xor_ln124_reg_1018[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^doado\(6),
      I1 => \xor_ln124_reg_1177_reg[7]\(6),
      O => D(6)
    );
\xor_ln124_reg_1018[7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^doado\(7),
      I1 => \xor_ln124_reg_1177_reg[7]\(7),
      O => D(7)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_ClefiaKeySet256_fin_RAM_AUTO_1R1W_0 is
  port (
    ram_reg_0 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    DOBDO : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ram_reg_1 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_clk : in STD_LOGIC;
    fout_ce1 : in STD_LOGIC;
    fout_ce0 : in STD_LOGIC;
    ADDRARDADDR : in STD_LOGIC_VECTOR ( 3 downto 0 );
    ADDRBWRADDR : in STD_LOGIC_VECTOR ( 4 downto 0 );
    DIADI : in STD_LOGIC_VECTOR ( 7 downto 0 );
    DIBDI : in STD_LOGIC_VECTOR ( 7 downto 0 );
    WEA : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    ram_reg_2 : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_ClefiaKeySet256_fin_RAM_AUTO_1R1W_0 : entity is "clefia_ClefiaKeySet256_fin_RAM_AUTO_1R1W";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_ClefiaKeySet256_fin_RAM_AUTO_1R1W_0;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_ClefiaKeySet256_fin_RAM_AUTO_1R1W_0 is
  signal \^dobdo\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_ram_reg_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 8 );
  signal NLW_ram_reg_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 8 );
  signal NLW_ram_reg_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram_reg_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ram_reg : label is "p0_d8";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of ram_reg : label is "p0_d8";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of ram_reg : label is "{SYNTH-6 {cell *THIS*}} {SYNTH-7 {cell *THIS*}}";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of ram_reg : label is 256;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of ram_reg : label is "inst/grp_ClefiaKeySet256_fu_148/fout_U/ram_reg";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of ram_reg : label is "RAM_TDP";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of ram_reg : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of ram_reg : label is 1023;
  attribute ram_offset : integer;
  attribute ram_offset of ram_reg : label is 992;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of ram_reg : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of ram_reg : label is 7;
begin
  DOBDO(7 downto 0) <= \^dobdo\(7 downto 0);
ram_reg: unisim.vcomponents.RAMB18E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      INIT_A => X"00000",
      INIT_B => X"00000",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 18,
      READ_WIDTH_B => 18,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"00000",
      SRVAL_B => X"00000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "READ_FIRST",
      WRITE_WIDTH_A => 18,
      WRITE_WIDTH_B => 18
    )
        port map (
      ADDRARDADDR(13 downto 9) => B"11111",
      ADDRARDADDR(8 downto 5) => ADDRARDADDR(3 downto 0),
      ADDRARDADDR(4 downto 0) => B"01111",
      ADDRBWRADDR(13 downto 9) => B"11111",
      ADDRBWRADDR(8 downto 4) => ADDRBWRADDR(4 downto 0),
      ADDRBWRADDR(3 downto 0) => B"1111",
      CLKARDCLK => ap_clk,
      CLKBWRCLK => ap_clk,
      DIADI(15 downto 8) => B"00000000",
      DIADI(7 downto 0) => DIADI(7 downto 0),
      DIBDI(15 downto 8) => B"00000000",
      DIBDI(7 downto 0) => DIBDI(7 downto 0),
      DIPADIP(1 downto 0) => B"00",
      DIPBDIP(1 downto 0) => B"00",
      DOADO(15 downto 8) => NLW_ram_reg_DOADO_UNCONNECTED(15 downto 8),
      DOADO(7 downto 0) => ram_reg_0(7 downto 0),
      DOBDO(15 downto 8) => NLW_ram_reg_DOBDO_UNCONNECTED(15 downto 8),
      DOBDO(7 downto 0) => \^dobdo\(7 downto 0),
      DOPADOP(1 downto 0) => NLW_ram_reg_DOPADOP_UNCONNECTED(1 downto 0),
      DOPBDOP(1 downto 0) => NLW_ram_reg_DOPBDOP_UNCONNECTED(1 downto 0),
      ENARDEN => fout_ce1,
      ENBWREN => fout_ce0,
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      WEA(1) => WEA(0),
      WEA(0) => WEA(0),
      WEBWE(3 downto 2) => B"00",
      WEBWE(1) => WEA(0),
      WEBWE(0) => WEA(0)
    );
\ram_reg_i_12__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^dobdo\(7),
      I1 => Q(0),
      I2 => ram_reg_2(7),
      O => ram_reg_1(7)
    );
\ram_reg_i_13__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^dobdo\(6),
      I1 => Q(0),
      I2 => ram_reg_2(6),
      O => ram_reg_1(6)
    );
\ram_reg_i_14__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^dobdo\(5),
      I1 => Q(0),
      I2 => ram_reg_2(5),
      O => ram_reg_1(5)
    );
\ram_reg_i_15__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^dobdo\(4),
      I1 => Q(0),
      I2 => ram_reg_2(4),
      O => ram_reg_1(4)
    );
\ram_reg_i_16__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^dobdo\(3),
      I1 => Q(0),
      I2 => ram_reg_2(3),
      O => ram_reg_1(3)
    );
\ram_reg_i_17__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^dobdo\(2),
      I1 => Q(0),
      I2 => ram_reg_2(2),
      O => ram_reg_1(2)
    );
\ram_reg_i_18__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^dobdo\(1),
      I1 => Q(0),
      I2 => ram_reg_2(1),
      O => ram_reg_1(1)
    );
\ram_reg_i_19__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^dobdo\(0),
      I1 => Q(0),
      I2 => ram_reg_2(0),
      O => ram_reg_1(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_ClefiaKeySet256_lk_RAM_AUTO_1R1W is
  port (
    DIADI : out STD_LOGIC_VECTOR ( 5 downto 0 );
    Q : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \q0_reg[7]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \q1_reg[0]_0\ : out STD_LOGIC;
    ram_reg : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ram_reg_0 : in STD_LOGIC;
    ram_reg_1 : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    d0 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    p_0_in : in STD_LOGIC;
    lk_address0 : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \q1_reg[7]_0\ : in STD_LOGIC;
    \q1_reg[7]_1\ : in STD_LOGIC;
    \q1_reg[7]_2\ : in STD_LOGIC;
    \q1_reg[7]_3\ : in STD_LOGIC;
    add_ln114_fu_804_p2 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[7]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_ClefiaKeySet256_lk_RAM_AUTO_1R1W;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_ClefiaKeySet256_lk_RAM_AUTO_1R1W is
  signal \^q\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal q00 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \^q0_reg[7]_0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal q10 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \ram_reg_i_33__1_n_0\ : STD_LOGIC;
  signal \ram_reg_i_34__1_n_0\ : STD_LOGIC;
  signal \ram_reg_i_35__1_n_0\ : STD_LOGIC;
  signal \ram_reg_i_36__1_n_0\ : STD_LOGIC;
  signal \ram_reg_i_37__1_n_0\ : STD_LOGIC;
  signal \ram_reg_i_38__1_n_0\ : STD_LOGIC;
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of ram_reg_0_31_0_0 : label is 256;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of ram_reg_0_31_0_0 : label is "lk_U/ram_reg";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of ram_reg_0_31_0_0 : label is "RAM_TDP";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of ram_reg_0_31_0_0 : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of ram_reg_0_31_0_0 : label is 31;
  attribute ram_offset : integer;
  attribute ram_offset of ram_reg_0_31_0_0 : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of ram_reg_0_31_0_0 : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of ram_reg_0_31_0_0 : label is 0;
  attribute RTL_RAM_BITS of ram_reg_0_31_1_1 : label is 256;
  attribute RTL_RAM_NAME of ram_reg_0_31_1_1 : label is "lk_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_31_1_1 : label is "RAM_TDP";
  attribute ram_addr_begin of ram_reg_0_31_1_1 : label is 0;
  attribute ram_addr_end of ram_reg_0_31_1_1 : label is 31;
  attribute ram_offset of ram_reg_0_31_1_1 : label is 0;
  attribute ram_slice_begin of ram_reg_0_31_1_1 : label is 1;
  attribute ram_slice_end of ram_reg_0_31_1_1 : label is 1;
  attribute RTL_RAM_BITS of ram_reg_0_31_2_2 : label is 256;
  attribute RTL_RAM_NAME of ram_reg_0_31_2_2 : label is "lk_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_31_2_2 : label is "RAM_TDP";
  attribute ram_addr_begin of ram_reg_0_31_2_2 : label is 0;
  attribute ram_addr_end of ram_reg_0_31_2_2 : label is 31;
  attribute ram_offset of ram_reg_0_31_2_2 : label is 0;
  attribute ram_slice_begin of ram_reg_0_31_2_2 : label is 2;
  attribute ram_slice_end of ram_reg_0_31_2_2 : label is 2;
  attribute RTL_RAM_BITS of ram_reg_0_31_3_3 : label is 256;
  attribute RTL_RAM_NAME of ram_reg_0_31_3_3 : label is "lk_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_31_3_3 : label is "RAM_TDP";
  attribute ram_addr_begin of ram_reg_0_31_3_3 : label is 0;
  attribute ram_addr_end of ram_reg_0_31_3_3 : label is 31;
  attribute ram_offset of ram_reg_0_31_3_3 : label is 0;
  attribute ram_slice_begin of ram_reg_0_31_3_3 : label is 3;
  attribute ram_slice_end of ram_reg_0_31_3_3 : label is 3;
  attribute RTL_RAM_BITS of ram_reg_0_31_4_4 : label is 256;
  attribute RTL_RAM_NAME of ram_reg_0_31_4_4 : label is "lk_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_31_4_4 : label is "RAM_TDP";
  attribute ram_addr_begin of ram_reg_0_31_4_4 : label is 0;
  attribute ram_addr_end of ram_reg_0_31_4_4 : label is 31;
  attribute ram_offset of ram_reg_0_31_4_4 : label is 0;
  attribute ram_slice_begin of ram_reg_0_31_4_4 : label is 4;
  attribute ram_slice_end of ram_reg_0_31_4_4 : label is 4;
  attribute RTL_RAM_BITS of ram_reg_0_31_5_5 : label is 256;
  attribute RTL_RAM_NAME of ram_reg_0_31_5_5 : label is "lk_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_31_5_5 : label is "RAM_TDP";
  attribute ram_addr_begin of ram_reg_0_31_5_5 : label is 0;
  attribute ram_addr_end of ram_reg_0_31_5_5 : label is 31;
  attribute ram_offset of ram_reg_0_31_5_5 : label is 0;
  attribute ram_slice_begin of ram_reg_0_31_5_5 : label is 5;
  attribute ram_slice_end of ram_reg_0_31_5_5 : label is 5;
  attribute RTL_RAM_BITS of ram_reg_0_31_6_6 : label is 256;
  attribute RTL_RAM_NAME of ram_reg_0_31_6_6 : label is "lk_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_31_6_6 : label is "RAM_TDP";
  attribute ram_addr_begin of ram_reg_0_31_6_6 : label is 0;
  attribute ram_addr_end of ram_reg_0_31_6_6 : label is 31;
  attribute ram_offset of ram_reg_0_31_6_6 : label is 0;
  attribute ram_slice_begin of ram_reg_0_31_6_6 : label is 6;
  attribute ram_slice_end of ram_reg_0_31_6_6 : label is 6;
  attribute RTL_RAM_BITS of ram_reg_0_31_7_7 : label is 256;
  attribute RTL_RAM_NAME of ram_reg_0_31_7_7 : label is "lk_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_31_7_7 : label is "RAM_TDP";
  attribute ram_addr_begin of ram_reg_0_31_7_7 : label is 0;
  attribute ram_addr_end of ram_reg_0_31_7_7 : label is 31;
  attribute ram_offset of ram_reg_0_31_7_7 : label is 0;
  attribute ram_slice_begin of ram_reg_0_31_7_7 : label is 7;
  attribute ram_slice_end of ram_reg_0_31_7_7 : label is 7;
begin
  Q(7 downto 0) <= \^q\(7 downto 0);
  \q0_reg[7]_0\(7 downto 0) <= \^q0_reg[7]_0\(7 downto 0);
\q0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \q0_reg[7]_1\(0),
      D => q00(0),
      Q => \^q0_reg[7]_0\(0),
      R => '0'
    );
\q0_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \q0_reg[7]_1\(0),
      D => q00(1),
      Q => \^q0_reg[7]_0\(1),
      R => '0'
    );
\q0_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \q0_reg[7]_1\(0),
      D => q00(2),
      Q => \^q0_reg[7]_0\(2),
      R => '0'
    );
\q0_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \q0_reg[7]_1\(0),
      D => q00(3),
      Q => \^q0_reg[7]_0\(3),
      R => '0'
    );
\q0_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \q0_reg[7]_1\(0),
      D => q00(4),
      Q => \^q0_reg[7]_0\(4),
      R => '0'
    );
\q0_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \q0_reg[7]_1\(0),
      D => q00(5),
      Q => \^q0_reg[7]_0\(5),
      R => '0'
    );
\q0_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \q0_reg[7]_1\(0),
      D => q00(6),
      Q => \^q0_reg[7]_0\(6),
      R => '0'
    );
\q0_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \q0_reg[7]_1\(0),
      D => q00(7),
      Q => \^q0_reg[7]_0\(7),
      R => '0'
    );
\q1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => q10(0),
      Q => \^q\(0),
      R => '0'
    );
\q1_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => q10(1),
      Q => \^q\(1),
      R => '0'
    );
\q1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => q10(2),
      Q => \^q\(2),
      R => '0'
    );
\q1_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => q10(3),
      Q => \^q\(3),
      R => '0'
    );
\q1_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => q10(4),
      Q => \^q\(4),
      R => '0'
    );
\q1_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => q10(5),
      Q => \^q\(5),
      R => '0'
    );
\q1_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => q10(6),
      Q => \^q\(6),
      R => '0'
    );
\q1_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => q10(7),
      Q => \^q\(7),
      R => '0'
    );
ram_reg_0_31_0_0: unisim.vcomponents.RAM32X1D
     port map (
      A0 => lk_address0(0),
      A1 => lk_address0(1),
      A2 => lk_address0(2),
      A3 => lk_address0(3),
      A4 => lk_address0(4),
      D => d0(0),
      DPO => q10(0),
      DPRA0 => \q1_reg[7]_0\,
      DPRA1 => \q1_reg[7]_1\,
      DPRA2 => \q1_reg[7]_2\,
      DPRA3 => \q1_reg[7]_3\,
      DPRA4 => add_ln114_fu_804_p2(0),
      SPO => q00(0),
      WCLK => ap_clk,
      WE => p_0_in
    );
ram_reg_0_31_1_1: unisim.vcomponents.RAM32X1D
     port map (
      A0 => lk_address0(0),
      A1 => lk_address0(1),
      A2 => lk_address0(2),
      A3 => lk_address0(3),
      A4 => lk_address0(4),
      D => d0(1),
      DPO => q10(1),
      DPRA0 => \q1_reg[7]_0\,
      DPRA1 => \q1_reg[7]_1\,
      DPRA2 => \q1_reg[7]_2\,
      DPRA3 => \q1_reg[7]_3\,
      DPRA4 => add_ln114_fu_804_p2(0),
      SPO => q00(1),
      WCLK => ap_clk,
      WE => p_0_in
    );
ram_reg_0_31_2_2: unisim.vcomponents.RAM32X1D
     port map (
      A0 => lk_address0(0),
      A1 => lk_address0(1),
      A2 => lk_address0(2),
      A3 => lk_address0(3),
      A4 => lk_address0(4),
      D => d0(2),
      DPO => q10(2),
      DPRA0 => \q1_reg[7]_0\,
      DPRA1 => \q1_reg[7]_1\,
      DPRA2 => \q1_reg[7]_2\,
      DPRA3 => \q1_reg[7]_3\,
      DPRA4 => add_ln114_fu_804_p2(0),
      SPO => q00(2),
      WCLK => ap_clk,
      WE => p_0_in
    );
ram_reg_0_31_3_3: unisim.vcomponents.RAM32X1D
     port map (
      A0 => lk_address0(0),
      A1 => lk_address0(1),
      A2 => lk_address0(2),
      A3 => lk_address0(3),
      A4 => lk_address0(4),
      D => d0(3),
      DPO => q10(3),
      DPRA0 => \q1_reg[7]_0\,
      DPRA1 => \q1_reg[7]_1\,
      DPRA2 => \q1_reg[7]_2\,
      DPRA3 => \q1_reg[7]_3\,
      DPRA4 => add_ln114_fu_804_p2(0),
      SPO => q00(3),
      WCLK => ap_clk,
      WE => p_0_in
    );
ram_reg_0_31_4_4: unisim.vcomponents.RAM32X1D
     port map (
      A0 => lk_address0(0),
      A1 => lk_address0(1),
      A2 => lk_address0(2),
      A3 => lk_address0(3),
      A4 => lk_address0(4),
      D => d0(4),
      DPO => q10(4),
      DPRA0 => \q1_reg[7]_0\,
      DPRA1 => \q1_reg[7]_1\,
      DPRA2 => \q1_reg[7]_2\,
      DPRA3 => \q1_reg[7]_3\,
      DPRA4 => add_ln114_fu_804_p2(0),
      SPO => q00(4),
      WCLK => ap_clk,
      WE => p_0_in
    );
ram_reg_0_31_5_5: unisim.vcomponents.RAM32X1D
     port map (
      A0 => lk_address0(0),
      A1 => lk_address0(1),
      A2 => lk_address0(2),
      A3 => lk_address0(3),
      A4 => lk_address0(4),
      D => d0(5),
      DPO => q10(5),
      DPRA0 => \q1_reg[7]_0\,
      DPRA1 => \q1_reg[7]_1\,
      DPRA2 => \q1_reg[7]_2\,
      DPRA3 => \q1_reg[7]_3\,
      DPRA4 => add_ln114_fu_804_p2(0),
      SPO => q00(5),
      WCLK => ap_clk,
      WE => p_0_in
    );
ram_reg_0_31_6_6: unisim.vcomponents.RAM32X1D
     port map (
      A0 => lk_address0(0),
      A1 => lk_address0(1),
      A2 => lk_address0(2),
      A3 => lk_address0(3),
      A4 => lk_address0(4),
      D => d0(6),
      DPO => q10(6),
      DPRA0 => \q1_reg[7]_0\,
      DPRA1 => \q1_reg[7]_1\,
      DPRA2 => \q1_reg[7]_2\,
      DPRA3 => \q1_reg[7]_3\,
      DPRA4 => add_ln114_fu_804_p2(0),
      SPO => q00(6),
      WCLK => ap_clk,
      WE => p_0_in
    );
ram_reg_0_31_7_7: unisim.vcomponents.RAM32X1D
     port map (
      A0 => lk_address0(0),
      A1 => lk_address0(1),
      A2 => lk_address0(2),
      A3 => lk_address0(3),
      A4 => lk_address0(4),
      D => d0(7),
      DPO => q10(7),
      DPRA0 => \q1_reg[7]_0\,
      DPRA1 => \q1_reg[7]_1\,
      DPRA2 => \q1_reg[7]_2\,
      DPRA3 => \q1_reg[7]_3\,
      DPRA4 => add_ln114_fu_804_p2(0),
      SPO => q00(7),
      WCLK => ap_clk,
      WE => p_0_in
    );
\ram_reg_i_11__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BBB88888"
    )
        port map (
      I0 => \^q\(5),
      I1 => ram_reg(1),
      I2 => ram_reg_0,
      I3 => \^q0_reg[7]_0\(5),
      I4 => \ram_reg_i_33__1_n_0\,
      O => DIADI(5)
    );
\ram_reg_i_12__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BBB88888"
    )
        port map (
      I0 => \^q\(4),
      I1 => ram_reg(1),
      I2 => ram_reg_0,
      I3 => \^q0_reg[7]_0\(4),
      I4 => \ram_reg_i_34__1_n_0\,
      O => DIADI(4)
    );
\ram_reg_i_13__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BBB88888"
    )
        port map (
      I0 => \^q\(3),
      I1 => ram_reg(1),
      I2 => ram_reg_0,
      I3 => \^q0_reg[7]_0\(3),
      I4 => \ram_reg_i_35__1_n_0\,
      O => DIADI(3)
    );
\ram_reg_i_14__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BBB88888"
    )
        port map (
      I0 => \^q\(2),
      I1 => ram_reg(1),
      I2 => ram_reg_0,
      I3 => \^q0_reg[7]_0\(2),
      I4 => \ram_reg_i_36__1_n_0\,
      O => DIADI(2)
    );
\ram_reg_i_15__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BBB88888"
    )
        port map (
      I0 => \^q\(1),
      I1 => ram_reg(1),
      I2 => ram_reg_0,
      I3 => \^q0_reg[7]_0\(1),
      I4 => \ram_reg_i_37__1_n_0\,
      O => DIADI(1)
    );
\ram_reg_i_16__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BBB88888"
    )
        port map (
      I0 => \^q\(0),
      I1 => ram_reg(1),
      I2 => ram_reg_0,
      I3 => \^q0_reg[7]_0\(0),
      I4 => \ram_reg_i_38__1_n_0\,
      O => DIADI(0)
    );
\ram_reg_i_33__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBBBBBF3FFF333"
    )
        port map (
      I0 => \^q\(6),
      I1 => ram_reg_0,
      I2 => \^q0_reg[7]_0\(7),
      I3 => ram_reg_1,
      I4 => \^q\(7),
      I5 => ram_reg(0),
      O => \ram_reg_i_33__1_n_0\
    );
\ram_reg_i_34__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFB3BFBFBFB3B3B3"
    )
        port map (
      I0 => \^q\(5),
      I1 => ram_reg_0,
      I2 => ram_reg(0),
      I3 => \^q0_reg[7]_0\(6),
      I4 => ram_reg_1,
      I5 => \^q\(6),
      O => \ram_reg_i_34__1_n_0\
    );
\ram_reg_i_35__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFB3BFBFBFB3B3B3"
    )
        port map (
      I0 => \^q\(4),
      I1 => ram_reg_0,
      I2 => ram_reg(0),
      I3 => \^q0_reg[7]_0\(5),
      I4 => ram_reg_1,
      I5 => \^q\(5),
      O => \ram_reg_i_35__1_n_0\
    );
\ram_reg_i_36__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFB3BFBFBFB3B3B3"
    )
        port map (
      I0 => \^q\(3),
      I1 => ram_reg_0,
      I2 => ram_reg(0),
      I3 => \^q0_reg[7]_0\(4),
      I4 => ram_reg_1,
      I5 => \^q\(4),
      O => \ram_reg_i_36__1_n_0\
    );
\ram_reg_i_37__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFB3BFBFBFB3B3B3"
    )
        port map (
      I0 => \^q\(2),
      I1 => ram_reg_0,
      I2 => ram_reg(0),
      I3 => \^q0_reg[7]_0\(3),
      I4 => ram_reg_1,
      I5 => \^q\(3),
      O => \ram_reg_i_37__1_n_0\
    );
\ram_reg_i_38__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFB3BFBFBFB3B3B3"
    )
        port map (
      I0 => \^q\(1),
      I1 => ram_reg_0,
      I2 => ram_reg(0),
      I3 => \^q0_reg[7]_0\(2),
      I4 => ram_reg_1,
      I5 => \^q\(2),
      O => \ram_reg_i_38__1_n_0\
    );
\ram_reg_i_39__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFB3BFBFBFB3B3B3"
    )
        port map (
      I0 => \^q\(0),
      I1 => ram_reg_0,
      I2 => ram_reg(0),
      I3 => \^q0_reg[7]_0\(1),
      I4 => ram_reg_1,
      I5 => \^q\(1),
      O => \q1_reg[0]_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_control_s_axi_ram is
  port (
    D : out STD_LOGIC_VECTOR ( 5 downto 0 );
    int_pt_address1 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \q1_reg[31]_0\ : out STD_LOGIC_VECTOR ( 25 downto 0 );
    \q0_reg[31]_0\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_control_ARADDR : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \rdata_reg[1]\ : in STD_LOGIC;
    \rdata_reg[2]\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \rdata_reg[1]_0\ : in STD_LOGIC;
    \rdata_reg[0]\ : in STD_LOGIC;
    int_pt_read : in STD_LOGIC;
    DOADO : in STD_LOGIC_VECTOR ( 5 downto 0 );
    int_Clefia_enc_read : in STD_LOGIC;
    \rdata_reg[9]\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    ar_hs : in STD_LOGIC;
    int_ap_idle : in STD_LOGIC;
    \rdata_reg[2]_0\ : in STD_LOGIC;
    int_ap_ready : in STD_LOGIC;
    \rdata_reg[7]\ : in STD_LOGIC;
    interrupt : in STD_LOGIC;
    s_axi_control_WSTRB : in STD_LOGIC_VECTOR ( 3 downto 0 );
    wstate : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \q1_reg[0]_0\ : in STD_LOGIC;
    s_axi_control_WVALID : in STD_LOGIC;
    rstate : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_control_ARVALID : in STD_LOGIC;
    mem_reg : in STD_LOGIC_VECTOR ( 1 downto 0 );
    p_29_in : in STD_LOGIC;
    s_axi_control_WDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    ap_clk : in STD_LOGIC;
    grp_ClefiaEncrypt_1_fu_190_pt_address0 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    grp_ClefiaEncrypt_1_fu_190_pt_ce0 : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_control_s_axi_ram;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_control_s_axi_ram is
  signal \^int_pt_address1\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal int_pt_ce1 : STD_LOGIC;
  signal p_0_in0_out : STD_LOGIC_VECTOR ( 24 downto 0 );
  signal p_1_in : STD_LOGIC_VECTOR ( 31 downto 24 );
  signal q00 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal q10 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \q1_reg_n_0_[0]\ : STD_LOGIC;
  signal \q1_reg_n_0_[1]\ : STD_LOGIC;
  signal \q1_reg_n_0_[2]\ : STD_LOGIC;
  signal \q1_reg_n_0_[3]\ : STD_LOGIC;
  signal \q1_reg_n_0_[7]\ : STD_LOGIC;
  signal \q1_reg_n_0_[9]\ : STD_LOGIC;
  signal \rdata[0]_i_2_n_0\ : STD_LOGIC;
  signal \rdata[1]_i_3_n_0\ : STD_LOGIC;
  signal \rdata[2]_i_2_n_0\ : STD_LOGIC;
  signal \rdata[3]_i_2_n_0\ : STD_LOGIC;
  signal \rdata[7]_i_2_n_0\ : STD_LOGIC;
  signal \rdata[9]_i_2_n_0\ : STD_LOGIC;
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of mem_reg_0_3_0_0 : label is 128;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of mem_reg_0_3_0_0 : label is "int_pt/mem_reg";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of mem_reg_0_3_0_0 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of mem_reg_0_3_0_0 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP : string;
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_3_0_0 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of mem_reg_0_3_0_0 : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of mem_reg_0_3_0_0 : label is 3;
  attribute ram_offset : integer;
  attribute ram_offset of mem_reg_0_3_0_0 : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of mem_reg_0_3_0_0 : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of mem_reg_0_3_0_0 : label is 0;
  attribute RTL_RAM_BITS of mem_reg_0_3_10_10 : label is 128;
  attribute RTL_RAM_NAME of mem_reg_0_3_10_10 : label is "int_pt/mem_reg";
  attribute RTL_RAM_TYPE of mem_reg_0_3_10_10 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of mem_reg_0_3_10_10 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_3_10_10 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of mem_reg_0_3_10_10 : label is 0;
  attribute ram_addr_end of mem_reg_0_3_10_10 : label is 3;
  attribute ram_offset of mem_reg_0_3_10_10 : label is 0;
  attribute ram_slice_begin of mem_reg_0_3_10_10 : label is 10;
  attribute ram_slice_end of mem_reg_0_3_10_10 : label is 10;
  attribute RTL_RAM_BITS of mem_reg_0_3_11_11 : label is 128;
  attribute RTL_RAM_NAME of mem_reg_0_3_11_11 : label is "int_pt/mem_reg";
  attribute RTL_RAM_TYPE of mem_reg_0_3_11_11 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of mem_reg_0_3_11_11 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_3_11_11 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of mem_reg_0_3_11_11 : label is 0;
  attribute ram_addr_end of mem_reg_0_3_11_11 : label is 3;
  attribute ram_offset of mem_reg_0_3_11_11 : label is 0;
  attribute ram_slice_begin of mem_reg_0_3_11_11 : label is 11;
  attribute ram_slice_end of mem_reg_0_3_11_11 : label is 11;
  attribute RTL_RAM_BITS of mem_reg_0_3_12_12 : label is 128;
  attribute RTL_RAM_NAME of mem_reg_0_3_12_12 : label is "int_pt/mem_reg";
  attribute RTL_RAM_TYPE of mem_reg_0_3_12_12 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of mem_reg_0_3_12_12 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_3_12_12 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of mem_reg_0_3_12_12 : label is 0;
  attribute ram_addr_end of mem_reg_0_3_12_12 : label is 3;
  attribute ram_offset of mem_reg_0_3_12_12 : label is 0;
  attribute ram_slice_begin of mem_reg_0_3_12_12 : label is 12;
  attribute ram_slice_end of mem_reg_0_3_12_12 : label is 12;
  attribute RTL_RAM_BITS of mem_reg_0_3_13_13 : label is 128;
  attribute RTL_RAM_NAME of mem_reg_0_3_13_13 : label is "int_pt/mem_reg";
  attribute RTL_RAM_TYPE of mem_reg_0_3_13_13 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of mem_reg_0_3_13_13 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_3_13_13 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of mem_reg_0_3_13_13 : label is 0;
  attribute ram_addr_end of mem_reg_0_3_13_13 : label is 3;
  attribute ram_offset of mem_reg_0_3_13_13 : label is 0;
  attribute ram_slice_begin of mem_reg_0_3_13_13 : label is 13;
  attribute ram_slice_end of mem_reg_0_3_13_13 : label is 13;
  attribute RTL_RAM_BITS of mem_reg_0_3_14_14 : label is 128;
  attribute RTL_RAM_NAME of mem_reg_0_3_14_14 : label is "int_pt/mem_reg";
  attribute RTL_RAM_TYPE of mem_reg_0_3_14_14 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of mem_reg_0_3_14_14 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_3_14_14 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of mem_reg_0_3_14_14 : label is 0;
  attribute ram_addr_end of mem_reg_0_3_14_14 : label is 3;
  attribute ram_offset of mem_reg_0_3_14_14 : label is 0;
  attribute ram_slice_begin of mem_reg_0_3_14_14 : label is 14;
  attribute ram_slice_end of mem_reg_0_3_14_14 : label is 14;
  attribute RTL_RAM_BITS of mem_reg_0_3_15_15 : label is 128;
  attribute RTL_RAM_NAME of mem_reg_0_3_15_15 : label is "int_pt/mem_reg";
  attribute RTL_RAM_TYPE of mem_reg_0_3_15_15 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of mem_reg_0_3_15_15 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_3_15_15 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of mem_reg_0_3_15_15 : label is 0;
  attribute ram_addr_end of mem_reg_0_3_15_15 : label is 3;
  attribute ram_offset of mem_reg_0_3_15_15 : label is 0;
  attribute ram_slice_begin of mem_reg_0_3_15_15 : label is 15;
  attribute ram_slice_end of mem_reg_0_3_15_15 : label is 15;
  attribute RTL_RAM_BITS of mem_reg_0_3_16_16 : label is 128;
  attribute RTL_RAM_NAME of mem_reg_0_3_16_16 : label is "int_pt/mem_reg";
  attribute RTL_RAM_TYPE of mem_reg_0_3_16_16 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of mem_reg_0_3_16_16 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_3_16_16 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of mem_reg_0_3_16_16 : label is 0;
  attribute ram_addr_end of mem_reg_0_3_16_16 : label is 3;
  attribute ram_offset of mem_reg_0_3_16_16 : label is 0;
  attribute ram_slice_begin of mem_reg_0_3_16_16 : label is 16;
  attribute ram_slice_end of mem_reg_0_3_16_16 : label is 16;
  attribute RTL_RAM_BITS of mem_reg_0_3_17_17 : label is 128;
  attribute RTL_RAM_NAME of mem_reg_0_3_17_17 : label is "int_pt/mem_reg";
  attribute RTL_RAM_TYPE of mem_reg_0_3_17_17 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of mem_reg_0_3_17_17 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_3_17_17 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of mem_reg_0_3_17_17 : label is 0;
  attribute ram_addr_end of mem_reg_0_3_17_17 : label is 3;
  attribute ram_offset of mem_reg_0_3_17_17 : label is 0;
  attribute ram_slice_begin of mem_reg_0_3_17_17 : label is 17;
  attribute ram_slice_end of mem_reg_0_3_17_17 : label is 17;
  attribute RTL_RAM_BITS of mem_reg_0_3_18_18 : label is 128;
  attribute RTL_RAM_NAME of mem_reg_0_3_18_18 : label is "int_pt/mem_reg";
  attribute RTL_RAM_TYPE of mem_reg_0_3_18_18 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of mem_reg_0_3_18_18 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_3_18_18 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of mem_reg_0_3_18_18 : label is 0;
  attribute ram_addr_end of mem_reg_0_3_18_18 : label is 3;
  attribute ram_offset of mem_reg_0_3_18_18 : label is 0;
  attribute ram_slice_begin of mem_reg_0_3_18_18 : label is 18;
  attribute ram_slice_end of mem_reg_0_3_18_18 : label is 18;
  attribute RTL_RAM_BITS of mem_reg_0_3_19_19 : label is 128;
  attribute RTL_RAM_NAME of mem_reg_0_3_19_19 : label is "int_pt/mem_reg";
  attribute RTL_RAM_TYPE of mem_reg_0_3_19_19 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of mem_reg_0_3_19_19 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_3_19_19 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of mem_reg_0_3_19_19 : label is 0;
  attribute ram_addr_end of mem_reg_0_3_19_19 : label is 3;
  attribute ram_offset of mem_reg_0_3_19_19 : label is 0;
  attribute ram_slice_begin of mem_reg_0_3_19_19 : label is 19;
  attribute ram_slice_end of mem_reg_0_3_19_19 : label is 19;
  attribute RTL_RAM_BITS of mem_reg_0_3_1_1 : label is 128;
  attribute RTL_RAM_NAME of mem_reg_0_3_1_1 : label is "int_pt/mem_reg";
  attribute RTL_RAM_TYPE of mem_reg_0_3_1_1 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of mem_reg_0_3_1_1 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_3_1_1 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of mem_reg_0_3_1_1 : label is 0;
  attribute ram_addr_end of mem_reg_0_3_1_1 : label is 3;
  attribute ram_offset of mem_reg_0_3_1_1 : label is 0;
  attribute ram_slice_begin of mem_reg_0_3_1_1 : label is 1;
  attribute ram_slice_end of mem_reg_0_3_1_1 : label is 1;
  attribute RTL_RAM_BITS of mem_reg_0_3_20_20 : label is 128;
  attribute RTL_RAM_NAME of mem_reg_0_3_20_20 : label is "int_pt/mem_reg";
  attribute RTL_RAM_TYPE of mem_reg_0_3_20_20 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of mem_reg_0_3_20_20 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_3_20_20 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of mem_reg_0_3_20_20 : label is 0;
  attribute ram_addr_end of mem_reg_0_3_20_20 : label is 3;
  attribute ram_offset of mem_reg_0_3_20_20 : label is 0;
  attribute ram_slice_begin of mem_reg_0_3_20_20 : label is 20;
  attribute ram_slice_end of mem_reg_0_3_20_20 : label is 20;
  attribute RTL_RAM_BITS of mem_reg_0_3_21_21 : label is 128;
  attribute RTL_RAM_NAME of mem_reg_0_3_21_21 : label is "int_pt/mem_reg";
  attribute RTL_RAM_TYPE of mem_reg_0_3_21_21 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of mem_reg_0_3_21_21 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_3_21_21 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of mem_reg_0_3_21_21 : label is 0;
  attribute ram_addr_end of mem_reg_0_3_21_21 : label is 3;
  attribute ram_offset of mem_reg_0_3_21_21 : label is 0;
  attribute ram_slice_begin of mem_reg_0_3_21_21 : label is 21;
  attribute ram_slice_end of mem_reg_0_3_21_21 : label is 21;
  attribute RTL_RAM_BITS of mem_reg_0_3_22_22 : label is 128;
  attribute RTL_RAM_NAME of mem_reg_0_3_22_22 : label is "int_pt/mem_reg";
  attribute RTL_RAM_TYPE of mem_reg_0_3_22_22 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of mem_reg_0_3_22_22 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_3_22_22 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of mem_reg_0_3_22_22 : label is 0;
  attribute ram_addr_end of mem_reg_0_3_22_22 : label is 3;
  attribute ram_offset of mem_reg_0_3_22_22 : label is 0;
  attribute ram_slice_begin of mem_reg_0_3_22_22 : label is 22;
  attribute ram_slice_end of mem_reg_0_3_22_22 : label is 22;
  attribute RTL_RAM_BITS of mem_reg_0_3_23_23 : label is 128;
  attribute RTL_RAM_NAME of mem_reg_0_3_23_23 : label is "int_pt/mem_reg";
  attribute RTL_RAM_TYPE of mem_reg_0_3_23_23 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of mem_reg_0_3_23_23 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_3_23_23 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of mem_reg_0_3_23_23 : label is 0;
  attribute ram_addr_end of mem_reg_0_3_23_23 : label is 3;
  attribute ram_offset of mem_reg_0_3_23_23 : label is 0;
  attribute ram_slice_begin of mem_reg_0_3_23_23 : label is 23;
  attribute ram_slice_end of mem_reg_0_3_23_23 : label is 23;
  attribute RTL_RAM_BITS of mem_reg_0_3_24_24 : label is 128;
  attribute RTL_RAM_NAME of mem_reg_0_3_24_24 : label is "int_pt/mem_reg";
  attribute RTL_RAM_TYPE of mem_reg_0_3_24_24 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of mem_reg_0_3_24_24 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_3_24_24 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of mem_reg_0_3_24_24 : label is 0;
  attribute ram_addr_end of mem_reg_0_3_24_24 : label is 3;
  attribute ram_offset of mem_reg_0_3_24_24 : label is 0;
  attribute ram_slice_begin of mem_reg_0_3_24_24 : label is 24;
  attribute ram_slice_end of mem_reg_0_3_24_24 : label is 24;
  attribute RTL_RAM_BITS of mem_reg_0_3_25_25 : label is 128;
  attribute RTL_RAM_NAME of mem_reg_0_3_25_25 : label is "int_pt/mem_reg";
  attribute RTL_RAM_TYPE of mem_reg_0_3_25_25 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of mem_reg_0_3_25_25 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_3_25_25 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of mem_reg_0_3_25_25 : label is 0;
  attribute ram_addr_end of mem_reg_0_3_25_25 : label is 3;
  attribute ram_offset of mem_reg_0_3_25_25 : label is 0;
  attribute ram_slice_begin of mem_reg_0_3_25_25 : label is 25;
  attribute ram_slice_end of mem_reg_0_3_25_25 : label is 25;
  attribute RTL_RAM_BITS of mem_reg_0_3_26_26 : label is 128;
  attribute RTL_RAM_NAME of mem_reg_0_3_26_26 : label is "int_pt/mem_reg";
  attribute RTL_RAM_TYPE of mem_reg_0_3_26_26 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of mem_reg_0_3_26_26 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_3_26_26 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of mem_reg_0_3_26_26 : label is 0;
  attribute ram_addr_end of mem_reg_0_3_26_26 : label is 3;
  attribute ram_offset of mem_reg_0_3_26_26 : label is 0;
  attribute ram_slice_begin of mem_reg_0_3_26_26 : label is 26;
  attribute ram_slice_end of mem_reg_0_3_26_26 : label is 26;
  attribute RTL_RAM_BITS of mem_reg_0_3_27_27 : label is 128;
  attribute RTL_RAM_NAME of mem_reg_0_3_27_27 : label is "int_pt/mem_reg";
  attribute RTL_RAM_TYPE of mem_reg_0_3_27_27 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of mem_reg_0_3_27_27 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_3_27_27 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of mem_reg_0_3_27_27 : label is 0;
  attribute ram_addr_end of mem_reg_0_3_27_27 : label is 3;
  attribute ram_offset of mem_reg_0_3_27_27 : label is 0;
  attribute ram_slice_begin of mem_reg_0_3_27_27 : label is 27;
  attribute ram_slice_end of mem_reg_0_3_27_27 : label is 27;
  attribute RTL_RAM_BITS of mem_reg_0_3_28_28 : label is 128;
  attribute RTL_RAM_NAME of mem_reg_0_3_28_28 : label is "int_pt/mem_reg";
  attribute RTL_RAM_TYPE of mem_reg_0_3_28_28 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of mem_reg_0_3_28_28 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_3_28_28 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of mem_reg_0_3_28_28 : label is 0;
  attribute ram_addr_end of mem_reg_0_3_28_28 : label is 3;
  attribute ram_offset of mem_reg_0_3_28_28 : label is 0;
  attribute ram_slice_begin of mem_reg_0_3_28_28 : label is 28;
  attribute ram_slice_end of mem_reg_0_3_28_28 : label is 28;
  attribute RTL_RAM_BITS of mem_reg_0_3_29_29 : label is 128;
  attribute RTL_RAM_NAME of mem_reg_0_3_29_29 : label is "int_pt/mem_reg";
  attribute RTL_RAM_TYPE of mem_reg_0_3_29_29 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of mem_reg_0_3_29_29 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_3_29_29 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of mem_reg_0_3_29_29 : label is 0;
  attribute ram_addr_end of mem_reg_0_3_29_29 : label is 3;
  attribute ram_offset of mem_reg_0_3_29_29 : label is 0;
  attribute ram_slice_begin of mem_reg_0_3_29_29 : label is 29;
  attribute ram_slice_end of mem_reg_0_3_29_29 : label is 29;
  attribute RTL_RAM_BITS of mem_reg_0_3_2_2 : label is 128;
  attribute RTL_RAM_NAME of mem_reg_0_3_2_2 : label is "int_pt/mem_reg";
  attribute RTL_RAM_TYPE of mem_reg_0_3_2_2 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of mem_reg_0_3_2_2 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_3_2_2 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of mem_reg_0_3_2_2 : label is 0;
  attribute ram_addr_end of mem_reg_0_3_2_2 : label is 3;
  attribute ram_offset of mem_reg_0_3_2_2 : label is 0;
  attribute ram_slice_begin of mem_reg_0_3_2_2 : label is 2;
  attribute ram_slice_end of mem_reg_0_3_2_2 : label is 2;
  attribute RTL_RAM_BITS of mem_reg_0_3_30_30 : label is 128;
  attribute RTL_RAM_NAME of mem_reg_0_3_30_30 : label is "int_pt/mem_reg";
  attribute RTL_RAM_TYPE of mem_reg_0_3_30_30 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of mem_reg_0_3_30_30 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_3_30_30 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of mem_reg_0_3_30_30 : label is 0;
  attribute ram_addr_end of mem_reg_0_3_30_30 : label is 3;
  attribute ram_offset of mem_reg_0_3_30_30 : label is 0;
  attribute ram_slice_begin of mem_reg_0_3_30_30 : label is 30;
  attribute ram_slice_end of mem_reg_0_3_30_30 : label is 30;
  attribute RTL_RAM_BITS of mem_reg_0_3_31_31 : label is 128;
  attribute RTL_RAM_NAME of mem_reg_0_3_31_31 : label is "int_pt/mem_reg";
  attribute RTL_RAM_TYPE of mem_reg_0_3_31_31 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of mem_reg_0_3_31_31 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_3_31_31 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of mem_reg_0_3_31_31 : label is 0;
  attribute ram_addr_end of mem_reg_0_3_31_31 : label is 3;
  attribute ram_offset of mem_reg_0_3_31_31 : label is 0;
  attribute ram_slice_begin of mem_reg_0_3_31_31 : label is 31;
  attribute ram_slice_end of mem_reg_0_3_31_31 : label is 31;
  attribute RTL_RAM_BITS of mem_reg_0_3_3_3 : label is 128;
  attribute RTL_RAM_NAME of mem_reg_0_3_3_3 : label is "int_pt/mem_reg";
  attribute RTL_RAM_TYPE of mem_reg_0_3_3_3 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of mem_reg_0_3_3_3 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_3_3_3 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of mem_reg_0_3_3_3 : label is 0;
  attribute ram_addr_end of mem_reg_0_3_3_3 : label is 3;
  attribute ram_offset of mem_reg_0_3_3_3 : label is 0;
  attribute ram_slice_begin of mem_reg_0_3_3_3 : label is 3;
  attribute ram_slice_end of mem_reg_0_3_3_3 : label is 3;
  attribute RTL_RAM_BITS of mem_reg_0_3_4_4 : label is 128;
  attribute RTL_RAM_NAME of mem_reg_0_3_4_4 : label is "int_pt/mem_reg";
  attribute RTL_RAM_TYPE of mem_reg_0_3_4_4 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of mem_reg_0_3_4_4 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_3_4_4 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of mem_reg_0_3_4_4 : label is 0;
  attribute ram_addr_end of mem_reg_0_3_4_4 : label is 3;
  attribute ram_offset of mem_reg_0_3_4_4 : label is 0;
  attribute ram_slice_begin of mem_reg_0_3_4_4 : label is 4;
  attribute ram_slice_end of mem_reg_0_3_4_4 : label is 4;
  attribute RTL_RAM_BITS of mem_reg_0_3_5_5 : label is 128;
  attribute RTL_RAM_NAME of mem_reg_0_3_5_5 : label is "int_pt/mem_reg";
  attribute RTL_RAM_TYPE of mem_reg_0_3_5_5 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of mem_reg_0_3_5_5 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_3_5_5 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of mem_reg_0_3_5_5 : label is 0;
  attribute ram_addr_end of mem_reg_0_3_5_5 : label is 3;
  attribute ram_offset of mem_reg_0_3_5_5 : label is 0;
  attribute ram_slice_begin of mem_reg_0_3_5_5 : label is 5;
  attribute ram_slice_end of mem_reg_0_3_5_5 : label is 5;
  attribute RTL_RAM_BITS of mem_reg_0_3_6_6 : label is 128;
  attribute RTL_RAM_NAME of mem_reg_0_3_6_6 : label is "int_pt/mem_reg";
  attribute RTL_RAM_TYPE of mem_reg_0_3_6_6 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of mem_reg_0_3_6_6 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_3_6_6 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of mem_reg_0_3_6_6 : label is 0;
  attribute ram_addr_end of mem_reg_0_3_6_6 : label is 3;
  attribute ram_offset of mem_reg_0_3_6_6 : label is 0;
  attribute ram_slice_begin of mem_reg_0_3_6_6 : label is 6;
  attribute ram_slice_end of mem_reg_0_3_6_6 : label is 6;
  attribute RTL_RAM_BITS of mem_reg_0_3_7_7 : label is 128;
  attribute RTL_RAM_NAME of mem_reg_0_3_7_7 : label is "int_pt/mem_reg";
  attribute RTL_RAM_TYPE of mem_reg_0_3_7_7 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of mem_reg_0_3_7_7 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_3_7_7 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of mem_reg_0_3_7_7 : label is 0;
  attribute ram_addr_end of mem_reg_0_3_7_7 : label is 3;
  attribute ram_offset of mem_reg_0_3_7_7 : label is 0;
  attribute ram_slice_begin of mem_reg_0_3_7_7 : label is 7;
  attribute ram_slice_end of mem_reg_0_3_7_7 : label is 7;
  attribute RTL_RAM_BITS of mem_reg_0_3_8_8 : label is 128;
  attribute RTL_RAM_NAME of mem_reg_0_3_8_8 : label is "int_pt/mem_reg";
  attribute RTL_RAM_TYPE of mem_reg_0_3_8_8 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of mem_reg_0_3_8_8 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_3_8_8 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of mem_reg_0_3_8_8 : label is 0;
  attribute ram_addr_end of mem_reg_0_3_8_8 : label is 3;
  attribute ram_offset of mem_reg_0_3_8_8 : label is 0;
  attribute ram_slice_begin of mem_reg_0_3_8_8 : label is 8;
  attribute ram_slice_end of mem_reg_0_3_8_8 : label is 8;
  attribute RTL_RAM_BITS of mem_reg_0_3_9_9 : label is 128;
  attribute RTL_RAM_NAME of mem_reg_0_3_9_9 : label is "int_pt/mem_reg";
  attribute RTL_RAM_TYPE of mem_reg_0_3_9_9 : label is "RAM_TDP";
  attribute XILINX_LEGACY_PRIM of mem_reg_0_3_9_9 : label is "RAM16X1D";
  attribute XILINX_TRANSFORM_PINMAP of mem_reg_0_3_9_9 : label is "GND:DPRA4,A4";
  attribute ram_addr_begin of mem_reg_0_3_9_9 : label is 0;
  attribute ram_addr_end of mem_reg_0_3_9_9 : label is 3;
  attribute ram_offset of mem_reg_0_3_9_9 : label is 0;
  attribute ram_slice_begin of mem_reg_0_3_9_9 : label is 9;
  attribute ram_slice_end of mem_reg_0_3_9_9 : label is 9;
begin
  int_pt_address1(1 downto 0) <= \^int_pt_address1\(1 downto 0);
mem_reg_0_3_0_0: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => \^int_pt_address1\(0),
      A1 => \^int_pt_address1\(1),
      A2 => '0',
      A3 => '0',
      A4 => '0',
      D => s_axi_control_WDATA(0),
      DPO => q00(0),
      DPRA0 => grp_ClefiaEncrypt_1_fu_190_pt_address0(0),
      DPRA1 => grp_ClefiaEncrypt_1_fu_190_pt_address0(1),
      DPRA2 => '0',
      DPRA3 => '0',
      DPRA4 => '0',
      SPO => q10(0),
      WCLK => ap_clk,
      WE => p_0_in0_out(0)
    );
mem_reg_0_3_0_0_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000080000000000"
    )
        port map (
      I0 => s_axi_control_WSTRB(0),
      I1 => \q1_reg[0]_0\,
      I2 => ar_hs,
      I3 => wstate(0),
      I4 => wstate(1),
      I5 => s_axi_control_WVALID,
      O => p_0_in0_out(0)
    );
mem_reg_0_3_10_10: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => \^int_pt_address1\(0),
      A1 => \^int_pt_address1\(1),
      A2 => '0',
      A3 => '0',
      A4 => '0',
      D => s_axi_control_WDATA(10),
      DPO => q00(10),
      DPRA0 => grp_ClefiaEncrypt_1_fu_190_pt_address0(0),
      DPRA1 => grp_ClefiaEncrypt_1_fu_190_pt_address0(1),
      DPRA2 => '0',
      DPRA3 => '0',
      DPRA4 => '0',
      SPO => q10(10),
      WCLK => ap_clk,
      WE => p_0_in0_out(8)
    );
mem_reg_0_3_11_11: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => \^int_pt_address1\(0),
      A1 => \^int_pt_address1\(1),
      A2 => '0',
      A3 => '0',
      A4 => '0',
      D => s_axi_control_WDATA(11),
      DPO => q00(11),
      DPRA0 => grp_ClefiaEncrypt_1_fu_190_pt_address0(0),
      DPRA1 => grp_ClefiaEncrypt_1_fu_190_pt_address0(1),
      DPRA2 => '0',
      DPRA3 => '0',
      DPRA4 => '0',
      SPO => q10(11),
      WCLK => ap_clk,
      WE => p_0_in0_out(8)
    );
mem_reg_0_3_12_12: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => \^int_pt_address1\(0),
      A1 => \^int_pt_address1\(1),
      A2 => '0',
      A3 => '0',
      A4 => '0',
      D => s_axi_control_WDATA(12),
      DPO => q00(12),
      DPRA0 => grp_ClefiaEncrypt_1_fu_190_pt_address0(0),
      DPRA1 => grp_ClefiaEncrypt_1_fu_190_pt_address0(1),
      DPRA2 => '0',
      DPRA3 => '0',
      DPRA4 => '0',
      SPO => q10(12),
      WCLK => ap_clk,
      WE => p_0_in0_out(8)
    );
mem_reg_0_3_13_13: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => \^int_pt_address1\(0),
      A1 => \^int_pt_address1\(1),
      A2 => '0',
      A3 => '0',
      A4 => '0',
      D => s_axi_control_WDATA(13),
      DPO => q00(13),
      DPRA0 => grp_ClefiaEncrypt_1_fu_190_pt_address0(0),
      DPRA1 => grp_ClefiaEncrypt_1_fu_190_pt_address0(1),
      DPRA2 => '0',
      DPRA3 => '0',
      DPRA4 => '0',
      SPO => q10(13),
      WCLK => ap_clk,
      WE => p_0_in0_out(8)
    );
mem_reg_0_3_14_14: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => \^int_pt_address1\(0),
      A1 => \^int_pt_address1\(1),
      A2 => '0',
      A3 => '0',
      A4 => '0',
      D => s_axi_control_WDATA(14),
      DPO => q00(14),
      DPRA0 => grp_ClefiaEncrypt_1_fu_190_pt_address0(0),
      DPRA1 => grp_ClefiaEncrypt_1_fu_190_pt_address0(1),
      DPRA2 => '0',
      DPRA3 => '0',
      DPRA4 => '0',
      SPO => q10(14),
      WCLK => ap_clk,
      WE => p_0_in0_out(8)
    );
mem_reg_0_3_15_15: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => \^int_pt_address1\(0),
      A1 => \^int_pt_address1\(1),
      A2 => '0',
      A3 => '0',
      A4 => '0',
      D => s_axi_control_WDATA(15),
      DPO => q00(15),
      DPRA0 => grp_ClefiaEncrypt_1_fu_190_pt_address0(0),
      DPRA1 => grp_ClefiaEncrypt_1_fu_190_pt_address0(1),
      DPRA2 => '0',
      DPRA3 => '0',
      DPRA4 => '0',
      SPO => q10(15),
      WCLK => ap_clk,
      WE => p_0_in0_out(8)
    );
mem_reg_0_3_16_16: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => \^int_pt_address1\(0),
      A1 => \^int_pt_address1\(1),
      A2 => '0',
      A3 => '0',
      A4 => '0',
      D => s_axi_control_WDATA(16),
      DPO => q00(16),
      DPRA0 => grp_ClefiaEncrypt_1_fu_190_pt_address0(0),
      DPRA1 => grp_ClefiaEncrypt_1_fu_190_pt_address0(1),
      DPRA2 => '0',
      DPRA3 => '0',
      DPRA4 => '0',
      SPO => q10(16),
      WCLK => ap_clk,
      WE => p_0_in0_out(16)
    );
mem_reg_0_3_16_16_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000080000000000"
    )
        port map (
      I0 => s_axi_control_WSTRB(2),
      I1 => \q1_reg[0]_0\,
      I2 => ar_hs,
      I3 => wstate(0),
      I4 => wstate(1),
      I5 => s_axi_control_WVALID,
      O => p_0_in0_out(16)
    );
mem_reg_0_3_17_17: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => \^int_pt_address1\(0),
      A1 => \^int_pt_address1\(1),
      A2 => '0',
      A3 => '0',
      A4 => '0',
      D => s_axi_control_WDATA(17),
      DPO => q00(17),
      DPRA0 => grp_ClefiaEncrypt_1_fu_190_pt_address0(0),
      DPRA1 => grp_ClefiaEncrypt_1_fu_190_pt_address0(1),
      DPRA2 => '0',
      DPRA3 => '0',
      DPRA4 => '0',
      SPO => q10(17),
      WCLK => ap_clk,
      WE => p_0_in0_out(16)
    );
mem_reg_0_3_18_18: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => \^int_pt_address1\(0),
      A1 => \^int_pt_address1\(1),
      A2 => '0',
      A3 => '0',
      A4 => '0',
      D => s_axi_control_WDATA(18),
      DPO => q00(18),
      DPRA0 => grp_ClefiaEncrypt_1_fu_190_pt_address0(0),
      DPRA1 => grp_ClefiaEncrypt_1_fu_190_pt_address0(1),
      DPRA2 => '0',
      DPRA3 => '0',
      DPRA4 => '0',
      SPO => q10(18),
      WCLK => ap_clk,
      WE => p_0_in0_out(16)
    );
mem_reg_0_3_19_19: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => \^int_pt_address1\(0),
      A1 => \^int_pt_address1\(1),
      A2 => '0',
      A3 => '0',
      A4 => '0',
      D => s_axi_control_WDATA(19),
      DPO => q00(19),
      DPRA0 => grp_ClefiaEncrypt_1_fu_190_pt_address0(0),
      DPRA1 => grp_ClefiaEncrypt_1_fu_190_pt_address0(1),
      DPRA2 => '0',
      DPRA3 => '0',
      DPRA4 => '0',
      SPO => q10(19),
      WCLK => ap_clk,
      WE => p_0_in0_out(16)
    );
mem_reg_0_3_1_1: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => \^int_pt_address1\(0),
      A1 => \^int_pt_address1\(1),
      A2 => '0',
      A3 => '0',
      A4 => '0',
      D => s_axi_control_WDATA(1),
      DPO => q00(1),
      DPRA0 => grp_ClefiaEncrypt_1_fu_190_pt_address0(0),
      DPRA1 => grp_ClefiaEncrypt_1_fu_190_pt_address0(1),
      DPRA2 => '0',
      DPRA3 => '0',
      DPRA4 => '0',
      SPO => q10(1),
      WCLK => ap_clk,
      WE => p_0_in0_out(0)
    );
mem_reg_0_3_20_20: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => \^int_pt_address1\(0),
      A1 => \^int_pt_address1\(1),
      A2 => '0',
      A3 => '0',
      A4 => '0',
      D => s_axi_control_WDATA(20),
      DPO => q00(20),
      DPRA0 => grp_ClefiaEncrypt_1_fu_190_pt_address0(0),
      DPRA1 => grp_ClefiaEncrypt_1_fu_190_pt_address0(1),
      DPRA2 => '0',
      DPRA3 => '0',
      DPRA4 => '0',
      SPO => q10(20),
      WCLK => ap_clk,
      WE => p_0_in0_out(16)
    );
mem_reg_0_3_21_21: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => \^int_pt_address1\(0),
      A1 => \^int_pt_address1\(1),
      A2 => '0',
      A3 => '0',
      A4 => '0',
      D => s_axi_control_WDATA(21),
      DPO => q00(21),
      DPRA0 => grp_ClefiaEncrypt_1_fu_190_pt_address0(0),
      DPRA1 => grp_ClefiaEncrypt_1_fu_190_pt_address0(1),
      DPRA2 => '0',
      DPRA3 => '0',
      DPRA4 => '0',
      SPO => q10(21),
      WCLK => ap_clk,
      WE => p_0_in0_out(16)
    );
mem_reg_0_3_22_22: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => \^int_pt_address1\(0),
      A1 => \^int_pt_address1\(1),
      A2 => '0',
      A3 => '0',
      A4 => '0',
      D => s_axi_control_WDATA(22),
      DPO => q00(22),
      DPRA0 => grp_ClefiaEncrypt_1_fu_190_pt_address0(0),
      DPRA1 => grp_ClefiaEncrypt_1_fu_190_pt_address0(1),
      DPRA2 => '0',
      DPRA3 => '0',
      DPRA4 => '0',
      SPO => q10(22),
      WCLK => ap_clk,
      WE => p_0_in0_out(16)
    );
mem_reg_0_3_23_23: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => \^int_pt_address1\(0),
      A1 => \^int_pt_address1\(1),
      A2 => '0',
      A3 => '0',
      A4 => '0',
      D => s_axi_control_WDATA(23),
      DPO => q00(23),
      DPRA0 => grp_ClefiaEncrypt_1_fu_190_pt_address0(0),
      DPRA1 => grp_ClefiaEncrypt_1_fu_190_pt_address0(1),
      DPRA2 => '0',
      DPRA3 => '0',
      DPRA4 => '0',
      SPO => q10(23),
      WCLK => ap_clk,
      WE => p_0_in0_out(16)
    );
mem_reg_0_3_24_24: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => \^int_pt_address1\(0),
      A1 => \^int_pt_address1\(1),
      A2 => '0',
      A3 => '0',
      A4 => '0',
      D => p_1_in(24),
      DPO => q00(24),
      DPRA0 => grp_ClefiaEncrypt_1_fu_190_pt_address0(0),
      DPRA1 => grp_ClefiaEncrypt_1_fu_190_pt_address0(1),
      DPRA2 => '0',
      DPRA3 => '0',
      DPRA4 => '0',
      SPO => q10(24),
      WCLK => ap_clk,
      WE => p_0_in0_out(24)
    );
mem_reg_0_3_24_24_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => s_axi_control_WSTRB(3),
      I1 => p_29_in,
      I2 => \q1_reg[0]_0\,
      I3 => s_axi_control_WDATA(24),
      O => p_1_in(24)
    );
mem_reg_0_3_24_24_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0020000000000000"
    )
        port map (
      I0 => s_axi_control_WSTRB(3),
      I1 => wstate(1),
      I2 => wstate(0),
      I3 => ar_hs,
      I4 => \q1_reg[0]_0\,
      I5 => s_axi_control_WVALID,
      O => p_0_in0_out(24)
    );
mem_reg_0_3_25_25: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => \^int_pt_address1\(0),
      A1 => \^int_pt_address1\(1),
      A2 => '0',
      A3 => '0',
      A4 => '0',
      D => p_1_in(25),
      DPO => q00(25),
      DPRA0 => grp_ClefiaEncrypt_1_fu_190_pt_address0(0),
      DPRA1 => grp_ClefiaEncrypt_1_fu_190_pt_address0(1),
      DPRA2 => '0',
      DPRA3 => '0',
      DPRA4 => '0',
      SPO => q10(25),
      WCLK => ap_clk,
      WE => p_0_in0_out(24)
    );
mem_reg_0_3_25_25_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => s_axi_control_WSTRB(3),
      I1 => p_29_in,
      I2 => \q1_reg[0]_0\,
      I3 => s_axi_control_WDATA(25),
      O => p_1_in(25)
    );
mem_reg_0_3_26_26: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => \^int_pt_address1\(0),
      A1 => \^int_pt_address1\(1),
      A2 => '0',
      A3 => '0',
      A4 => '0',
      D => p_1_in(26),
      DPO => q00(26),
      DPRA0 => grp_ClefiaEncrypt_1_fu_190_pt_address0(0),
      DPRA1 => grp_ClefiaEncrypt_1_fu_190_pt_address0(1),
      DPRA2 => '0',
      DPRA3 => '0',
      DPRA4 => '0',
      SPO => q10(26),
      WCLK => ap_clk,
      WE => p_0_in0_out(24)
    );
mem_reg_0_3_26_26_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => s_axi_control_WSTRB(3),
      I1 => p_29_in,
      I2 => \q1_reg[0]_0\,
      I3 => s_axi_control_WDATA(26),
      O => p_1_in(26)
    );
mem_reg_0_3_27_27: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => \^int_pt_address1\(0),
      A1 => \^int_pt_address1\(1),
      A2 => '0',
      A3 => '0',
      A4 => '0',
      D => p_1_in(27),
      DPO => q00(27),
      DPRA0 => grp_ClefiaEncrypt_1_fu_190_pt_address0(0),
      DPRA1 => grp_ClefiaEncrypt_1_fu_190_pt_address0(1),
      DPRA2 => '0',
      DPRA3 => '0',
      DPRA4 => '0',
      SPO => q10(27),
      WCLK => ap_clk,
      WE => p_0_in0_out(24)
    );
mem_reg_0_3_27_27_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => s_axi_control_WSTRB(3),
      I1 => p_29_in,
      I2 => \q1_reg[0]_0\,
      I3 => s_axi_control_WDATA(27),
      O => p_1_in(27)
    );
mem_reg_0_3_28_28: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => \^int_pt_address1\(0),
      A1 => \^int_pt_address1\(1),
      A2 => '0',
      A3 => '0',
      A4 => '0',
      D => p_1_in(28),
      DPO => q00(28),
      DPRA0 => grp_ClefiaEncrypt_1_fu_190_pt_address0(0),
      DPRA1 => grp_ClefiaEncrypt_1_fu_190_pt_address0(1),
      DPRA2 => '0',
      DPRA3 => '0',
      DPRA4 => '0',
      SPO => q10(28),
      WCLK => ap_clk,
      WE => p_0_in0_out(24)
    );
mem_reg_0_3_28_28_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => s_axi_control_WSTRB(3),
      I1 => p_29_in,
      I2 => \q1_reg[0]_0\,
      I3 => s_axi_control_WDATA(28),
      O => p_1_in(28)
    );
mem_reg_0_3_29_29: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => \^int_pt_address1\(0),
      A1 => \^int_pt_address1\(1),
      A2 => '0',
      A3 => '0',
      A4 => '0',
      D => p_1_in(29),
      DPO => q00(29),
      DPRA0 => grp_ClefiaEncrypt_1_fu_190_pt_address0(0),
      DPRA1 => grp_ClefiaEncrypt_1_fu_190_pt_address0(1),
      DPRA2 => '0',
      DPRA3 => '0',
      DPRA4 => '0',
      SPO => q10(29),
      WCLK => ap_clk,
      WE => p_0_in0_out(24)
    );
mem_reg_0_3_29_29_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => s_axi_control_WSTRB(3),
      I1 => p_29_in,
      I2 => \q1_reg[0]_0\,
      I3 => s_axi_control_WDATA(29),
      O => p_1_in(29)
    );
mem_reg_0_3_2_2: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => \^int_pt_address1\(0),
      A1 => \^int_pt_address1\(1),
      A2 => '0',
      A3 => '0',
      A4 => '0',
      D => s_axi_control_WDATA(2),
      DPO => q00(2),
      DPRA0 => grp_ClefiaEncrypt_1_fu_190_pt_address0(0),
      DPRA1 => grp_ClefiaEncrypt_1_fu_190_pt_address0(1),
      DPRA2 => '0',
      DPRA3 => '0',
      DPRA4 => '0',
      SPO => q10(2),
      WCLK => ap_clk,
      WE => p_0_in0_out(0)
    );
mem_reg_0_3_30_30: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => \^int_pt_address1\(0),
      A1 => \^int_pt_address1\(1),
      A2 => '0',
      A3 => '0',
      A4 => '0',
      D => p_1_in(30),
      DPO => q00(30),
      DPRA0 => grp_ClefiaEncrypt_1_fu_190_pt_address0(0),
      DPRA1 => grp_ClefiaEncrypt_1_fu_190_pt_address0(1),
      DPRA2 => '0',
      DPRA3 => '0',
      DPRA4 => '0',
      SPO => q10(30),
      WCLK => ap_clk,
      WE => p_0_in0_out(24)
    );
mem_reg_0_3_30_30_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => s_axi_control_WSTRB(3),
      I1 => p_29_in,
      I2 => \q1_reg[0]_0\,
      I3 => s_axi_control_WDATA(30),
      O => p_1_in(30)
    );
mem_reg_0_3_31_31: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => \^int_pt_address1\(0),
      A1 => \^int_pt_address1\(1),
      A2 => '0',
      A3 => '0',
      A4 => '0',
      D => p_1_in(31),
      DPO => q00(31),
      DPRA0 => grp_ClefiaEncrypt_1_fu_190_pt_address0(0),
      DPRA1 => grp_ClefiaEncrypt_1_fu_190_pt_address0(1),
      DPRA2 => '0',
      DPRA3 => '0',
      DPRA4 => '0',
      SPO => q10(31),
      WCLK => ap_clk,
      WE => p_0_in0_out(24)
    );
mem_reg_0_3_31_31_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => s_axi_control_WSTRB(3),
      I1 => p_29_in,
      I2 => \q1_reg[0]_0\,
      I3 => s_axi_control_WDATA(31),
      O => p_1_in(31)
    );
mem_reg_0_3_3_3: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => \^int_pt_address1\(0),
      A1 => \^int_pt_address1\(1),
      A2 => '0',
      A3 => '0',
      A4 => '0',
      D => s_axi_control_WDATA(3),
      DPO => q00(3),
      DPRA0 => grp_ClefiaEncrypt_1_fu_190_pt_address0(0),
      DPRA1 => grp_ClefiaEncrypt_1_fu_190_pt_address0(1),
      DPRA2 => '0',
      DPRA3 => '0',
      DPRA4 => '0',
      SPO => q10(3),
      WCLK => ap_clk,
      WE => p_0_in0_out(0)
    );
mem_reg_0_3_4_4: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => \^int_pt_address1\(0),
      A1 => \^int_pt_address1\(1),
      A2 => '0',
      A3 => '0',
      A4 => '0',
      D => s_axi_control_WDATA(4),
      DPO => q00(4),
      DPRA0 => grp_ClefiaEncrypt_1_fu_190_pt_address0(0),
      DPRA1 => grp_ClefiaEncrypt_1_fu_190_pt_address0(1),
      DPRA2 => '0',
      DPRA3 => '0',
      DPRA4 => '0',
      SPO => q10(4),
      WCLK => ap_clk,
      WE => p_0_in0_out(0)
    );
mem_reg_0_3_5_5: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => \^int_pt_address1\(0),
      A1 => \^int_pt_address1\(1),
      A2 => '0',
      A3 => '0',
      A4 => '0',
      D => s_axi_control_WDATA(5),
      DPO => q00(5),
      DPRA0 => grp_ClefiaEncrypt_1_fu_190_pt_address0(0),
      DPRA1 => grp_ClefiaEncrypt_1_fu_190_pt_address0(1),
      DPRA2 => '0',
      DPRA3 => '0',
      DPRA4 => '0',
      SPO => q10(5),
      WCLK => ap_clk,
      WE => p_0_in0_out(0)
    );
mem_reg_0_3_6_6: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => \^int_pt_address1\(0),
      A1 => \^int_pt_address1\(1),
      A2 => '0',
      A3 => '0',
      A4 => '0',
      D => s_axi_control_WDATA(6),
      DPO => q00(6),
      DPRA0 => grp_ClefiaEncrypt_1_fu_190_pt_address0(0),
      DPRA1 => grp_ClefiaEncrypt_1_fu_190_pt_address0(1),
      DPRA2 => '0',
      DPRA3 => '0',
      DPRA4 => '0',
      SPO => q10(6),
      WCLK => ap_clk,
      WE => p_0_in0_out(0)
    );
mem_reg_0_3_7_7: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => \^int_pt_address1\(0),
      A1 => \^int_pt_address1\(1),
      A2 => '0',
      A3 => '0',
      A4 => '0',
      D => s_axi_control_WDATA(7),
      DPO => q00(7),
      DPRA0 => grp_ClefiaEncrypt_1_fu_190_pt_address0(0),
      DPRA1 => grp_ClefiaEncrypt_1_fu_190_pt_address0(1),
      DPRA2 => '0',
      DPRA3 => '0',
      DPRA4 => '0',
      SPO => q10(7),
      WCLK => ap_clk,
      WE => p_0_in0_out(0)
    );
mem_reg_0_3_8_8: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => \^int_pt_address1\(0),
      A1 => \^int_pt_address1\(1),
      A2 => '0',
      A3 => '0',
      A4 => '0',
      D => s_axi_control_WDATA(8),
      DPO => q00(8),
      DPRA0 => grp_ClefiaEncrypt_1_fu_190_pt_address0(0),
      DPRA1 => grp_ClefiaEncrypt_1_fu_190_pt_address0(1),
      DPRA2 => '0',
      DPRA3 => '0',
      DPRA4 => '0',
      SPO => q10(8),
      WCLK => ap_clk,
      WE => p_0_in0_out(8)
    );
mem_reg_0_3_8_8_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000080000000000"
    )
        port map (
      I0 => s_axi_control_WSTRB(1),
      I1 => \q1_reg[0]_0\,
      I2 => ar_hs,
      I3 => wstate(0),
      I4 => wstate(1),
      I5 => s_axi_control_WVALID,
      O => p_0_in0_out(8)
    );
mem_reg_0_3_9_9: unisim.vcomponents.RAM32X1D
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => \^int_pt_address1\(0),
      A1 => \^int_pt_address1\(1),
      A2 => '0',
      A3 => '0',
      A4 => '0',
      D => s_axi_control_WDATA(9),
      DPO => q00(9),
      DPRA0 => grp_ClefiaEncrypt_1_fu_190_pt_address0(0),
      DPRA1 => grp_ClefiaEncrypt_1_fu_190_pt_address0(1),
      DPRA2 => '0',
      DPRA3 => '0',
      DPRA4 => '0',
      SPO => q10(9),
      WCLK => ap_clk,
      WE => p_0_in0_out(8)
    );
\mem_reg_i_3__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEF0020"
    )
        port map (
      I0 => s_axi_control_ARADDR(1),
      I1 => rstate(1),
      I2 => s_axi_control_ARVALID,
      I3 => rstate(0),
      I4 => mem_reg(1),
      O => \^int_pt_address1\(1)
    );
\mem_reg_i_4__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEF0020"
    )
        port map (
      I0 => s_axi_control_ARADDR(0),
      I1 => rstate(1),
      I2 => s_axi_control_ARVALID,
      I3 => rstate(0),
      I4 => mem_reg(0),
      O => \^int_pt_address1\(0)
    );
\q0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_ClefiaEncrypt_1_fu_190_pt_ce0,
      D => q00(0),
      Q => \q0_reg[31]_0\(0),
      R => '0'
    );
\q0_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_ClefiaEncrypt_1_fu_190_pt_ce0,
      D => q00(10),
      Q => \q0_reg[31]_0\(10),
      R => '0'
    );
\q0_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_ClefiaEncrypt_1_fu_190_pt_ce0,
      D => q00(11),
      Q => \q0_reg[31]_0\(11),
      R => '0'
    );
\q0_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_ClefiaEncrypt_1_fu_190_pt_ce0,
      D => q00(12),
      Q => \q0_reg[31]_0\(12),
      R => '0'
    );
\q0_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_ClefiaEncrypt_1_fu_190_pt_ce0,
      D => q00(13),
      Q => \q0_reg[31]_0\(13),
      R => '0'
    );
\q0_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_ClefiaEncrypt_1_fu_190_pt_ce0,
      D => q00(14),
      Q => \q0_reg[31]_0\(14),
      R => '0'
    );
\q0_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_ClefiaEncrypt_1_fu_190_pt_ce0,
      D => q00(15),
      Q => \q0_reg[31]_0\(15),
      R => '0'
    );
\q0_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_ClefiaEncrypt_1_fu_190_pt_ce0,
      D => q00(16),
      Q => \q0_reg[31]_0\(16),
      R => '0'
    );
\q0_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_ClefiaEncrypt_1_fu_190_pt_ce0,
      D => q00(17),
      Q => \q0_reg[31]_0\(17),
      R => '0'
    );
\q0_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_ClefiaEncrypt_1_fu_190_pt_ce0,
      D => q00(18),
      Q => \q0_reg[31]_0\(18),
      R => '0'
    );
\q0_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_ClefiaEncrypt_1_fu_190_pt_ce0,
      D => q00(19),
      Q => \q0_reg[31]_0\(19),
      R => '0'
    );
\q0_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_ClefiaEncrypt_1_fu_190_pt_ce0,
      D => q00(1),
      Q => \q0_reg[31]_0\(1),
      R => '0'
    );
\q0_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_ClefiaEncrypt_1_fu_190_pt_ce0,
      D => q00(20),
      Q => \q0_reg[31]_0\(20),
      R => '0'
    );
\q0_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_ClefiaEncrypt_1_fu_190_pt_ce0,
      D => q00(21),
      Q => \q0_reg[31]_0\(21),
      R => '0'
    );
\q0_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_ClefiaEncrypt_1_fu_190_pt_ce0,
      D => q00(22),
      Q => \q0_reg[31]_0\(22),
      R => '0'
    );
\q0_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_ClefiaEncrypt_1_fu_190_pt_ce0,
      D => q00(23),
      Q => \q0_reg[31]_0\(23),
      R => '0'
    );
\q0_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_ClefiaEncrypt_1_fu_190_pt_ce0,
      D => q00(24),
      Q => \q0_reg[31]_0\(24),
      R => '0'
    );
\q0_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_ClefiaEncrypt_1_fu_190_pt_ce0,
      D => q00(25),
      Q => \q0_reg[31]_0\(25),
      R => '0'
    );
\q0_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_ClefiaEncrypt_1_fu_190_pt_ce0,
      D => q00(26),
      Q => \q0_reg[31]_0\(26),
      R => '0'
    );
\q0_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_ClefiaEncrypt_1_fu_190_pt_ce0,
      D => q00(27),
      Q => \q0_reg[31]_0\(27),
      R => '0'
    );
\q0_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_ClefiaEncrypt_1_fu_190_pt_ce0,
      D => q00(28),
      Q => \q0_reg[31]_0\(28),
      R => '0'
    );
\q0_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_ClefiaEncrypt_1_fu_190_pt_ce0,
      D => q00(29),
      Q => \q0_reg[31]_0\(29),
      R => '0'
    );
\q0_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_ClefiaEncrypt_1_fu_190_pt_ce0,
      D => q00(2),
      Q => \q0_reg[31]_0\(2),
      R => '0'
    );
\q0_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_ClefiaEncrypt_1_fu_190_pt_ce0,
      D => q00(30),
      Q => \q0_reg[31]_0\(30),
      R => '0'
    );
\q0_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_ClefiaEncrypt_1_fu_190_pt_ce0,
      D => q00(31),
      Q => \q0_reg[31]_0\(31),
      R => '0'
    );
\q0_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_ClefiaEncrypt_1_fu_190_pt_ce0,
      D => q00(3),
      Q => \q0_reg[31]_0\(3),
      R => '0'
    );
\q0_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_ClefiaEncrypt_1_fu_190_pt_ce0,
      D => q00(4),
      Q => \q0_reg[31]_0\(4),
      R => '0'
    );
\q0_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_ClefiaEncrypt_1_fu_190_pt_ce0,
      D => q00(5),
      Q => \q0_reg[31]_0\(5),
      R => '0'
    );
\q0_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_ClefiaEncrypt_1_fu_190_pt_ce0,
      D => q00(6),
      Q => \q0_reg[31]_0\(6),
      R => '0'
    );
\q0_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_ClefiaEncrypt_1_fu_190_pt_ce0,
      D => q00(7),
      Q => \q0_reg[31]_0\(7),
      R => '0'
    );
\q0_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_ClefiaEncrypt_1_fu_190_pt_ce0,
      D => q00(8),
      Q => \q0_reg[31]_0\(8),
      R => '0'
    );
\q0_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_ClefiaEncrypt_1_fu_190_pt_ce0,
      D => q00(9),
      Q => \q0_reg[31]_0\(9),
      R => '0'
    );
\q1[31]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"88888F88"
    )
        port map (
      I0 => s_axi_control_WVALID,
      I1 => \q1_reg[0]_0\,
      I2 => rstate(0),
      I3 => s_axi_control_ARVALID,
      I4 => rstate(1),
      O => int_pt_ce1
    );
\q1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_pt_ce1,
      D => q10(0),
      Q => \q1_reg_n_0_[0]\,
      R => '0'
    );
\q1_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_pt_ce1,
      D => q10(10),
      Q => \q1_reg[31]_0\(4),
      R => '0'
    );
\q1_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_pt_ce1,
      D => q10(11),
      Q => \q1_reg[31]_0\(5),
      R => '0'
    );
\q1_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_pt_ce1,
      D => q10(12),
      Q => \q1_reg[31]_0\(6),
      R => '0'
    );
\q1_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_pt_ce1,
      D => q10(13),
      Q => \q1_reg[31]_0\(7),
      R => '0'
    );
\q1_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_pt_ce1,
      D => q10(14),
      Q => \q1_reg[31]_0\(8),
      R => '0'
    );
\q1_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_pt_ce1,
      D => q10(15),
      Q => \q1_reg[31]_0\(9),
      R => '0'
    );
\q1_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_pt_ce1,
      D => q10(16),
      Q => \q1_reg[31]_0\(10),
      R => '0'
    );
\q1_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_pt_ce1,
      D => q10(17),
      Q => \q1_reg[31]_0\(11),
      R => '0'
    );
\q1_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_pt_ce1,
      D => q10(18),
      Q => \q1_reg[31]_0\(12),
      R => '0'
    );
\q1_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_pt_ce1,
      D => q10(19),
      Q => \q1_reg[31]_0\(13),
      R => '0'
    );
\q1_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_pt_ce1,
      D => q10(1),
      Q => \q1_reg_n_0_[1]\,
      R => '0'
    );
\q1_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_pt_ce1,
      D => q10(20),
      Q => \q1_reg[31]_0\(14),
      R => '0'
    );
\q1_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_pt_ce1,
      D => q10(21),
      Q => \q1_reg[31]_0\(15),
      R => '0'
    );
\q1_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_pt_ce1,
      D => q10(22),
      Q => \q1_reg[31]_0\(16),
      R => '0'
    );
\q1_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_pt_ce1,
      D => q10(23),
      Q => \q1_reg[31]_0\(17),
      R => '0'
    );
\q1_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_pt_ce1,
      D => q10(24),
      Q => \q1_reg[31]_0\(18),
      R => '0'
    );
\q1_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_pt_ce1,
      D => q10(25),
      Q => \q1_reg[31]_0\(19),
      R => '0'
    );
\q1_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_pt_ce1,
      D => q10(26),
      Q => \q1_reg[31]_0\(20),
      R => '0'
    );
\q1_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_pt_ce1,
      D => q10(27),
      Q => \q1_reg[31]_0\(21),
      R => '0'
    );
\q1_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_pt_ce1,
      D => q10(28),
      Q => \q1_reg[31]_0\(22),
      R => '0'
    );
\q1_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_pt_ce1,
      D => q10(29),
      Q => \q1_reg[31]_0\(23),
      R => '0'
    );
\q1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_pt_ce1,
      D => q10(2),
      Q => \q1_reg_n_0_[2]\,
      R => '0'
    );
\q1_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_pt_ce1,
      D => q10(30),
      Q => \q1_reg[31]_0\(24),
      R => '0'
    );
\q1_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_pt_ce1,
      D => q10(31),
      Q => \q1_reg[31]_0\(25),
      R => '0'
    );
\q1_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_pt_ce1,
      D => q10(3),
      Q => \q1_reg_n_0_[3]\,
      R => '0'
    );
\q1_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_pt_ce1,
      D => q10(4),
      Q => \q1_reg[31]_0\(0),
      R => '0'
    );
\q1_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_pt_ce1,
      D => q10(5),
      Q => \q1_reg[31]_0\(1),
      R => '0'
    );
\q1_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_pt_ce1,
      D => q10(6),
      Q => \q1_reg[31]_0\(2),
      R => '0'
    );
\q1_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_pt_ce1,
      D => q10(7),
      Q => \q1_reg_n_0_[7]\,
      R => '0'
    );
\q1_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_pt_ce1,
      D => q10(8),
      Q => \q1_reg[31]_0\(3),
      R => '0'
    );
\q1_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => int_pt_ce1,
      D => q10(9),
      Q => \q1_reg_n_0_[9]\,
      R => '0'
    );
\rdata[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF4F4F4FFF0F0F0"
    )
        port map (
      I0 => s_axi_control_ARADDR(2),
      I1 => \rdata_reg[1]\,
      I2 => \rdata[0]_i_2_n_0\,
      I3 => \rdata_reg[2]\,
      I4 => Q(0),
      I5 => \rdata_reg[0]\,
      O => D(0)
    );
\rdata[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000B8BBB888"
    )
        port map (
      I0 => \q1_reg_n_0_[0]\,
      I1 => int_pt_read,
      I2 => DOADO(0),
      I3 => int_Clefia_enc_read,
      I4 => \rdata_reg[9]\(0),
      I5 => ar_hs,
      O => \rdata[0]_i_2_n_0\
    );
\rdata[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF4F4F4FFF0F0F0"
    )
        port map (
      I0 => s_axi_control_ARADDR(2),
      I1 => \rdata_reg[1]\,
      I2 => \rdata[1]_i_3_n_0\,
      I3 => \rdata_reg[2]\,
      I4 => Q(1),
      I5 => \rdata_reg[1]_0\,
      O => D(1)
    );
\rdata[1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000B8BBB888"
    )
        port map (
      I0 => \q1_reg_n_0_[1]\,
      I1 => int_pt_read,
      I2 => DOADO(1),
      I3 => int_Clefia_enc_read,
      I4 => \rdata_reg[9]\(1),
      I5 => ar_hs,
      O => \rdata[1]_i_3_n_0\
    );
\rdata[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \rdata[2]_i_2_n_0\,
      I1 => \rdata_reg[2]\,
      I2 => Q(2),
      I3 => int_ap_idle,
      I4 => \rdata_reg[2]_0\,
      O => D(2)
    );
\rdata[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000B8BBB888"
    )
        port map (
      I0 => \q1_reg_n_0_[2]\,
      I1 => int_pt_read,
      I2 => DOADO(2),
      I3 => int_Clefia_enc_read,
      I4 => \rdata_reg[9]\(2),
      I5 => ar_hs,
      O => \rdata[2]_i_2_n_0\
    );
\rdata[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \rdata[3]_i_2_n_0\,
      I1 => \rdata_reg[2]\,
      I2 => Q(3),
      I3 => int_ap_ready,
      I4 => \rdata_reg[2]_0\,
      O => D(3)
    );
\rdata[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000B8BBB888"
    )
        port map (
      I0 => \q1_reg_n_0_[3]\,
      I1 => int_pt_read,
      I2 => DOADO(3),
      I3 => int_Clefia_enc_read,
      I4 => \rdata_reg[9]\(3),
      I5 => ar_hs,
      O => \rdata[3]_i_2_n_0\
    );
\rdata[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \rdata[7]_i_2_n_0\,
      I1 => \rdata_reg[2]\,
      I2 => Q(4),
      I3 => \rdata_reg[7]\,
      I4 => \rdata_reg[2]_0\,
      O => D(4)
    );
\rdata[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000B8BBB888"
    )
        port map (
      I0 => \q1_reg_n_0_[7]\,
      I1 => int_pt_read,
      I2 => DOADO(4),
      I3 => int_Clefia_enc_read,
      I4 => \rdata_reg[9]\(4),
      I5 => ar_hs,
      O => \rdata[7]_i_2_n_0\
    );
\rdata[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \rdata[9]_i_2_n_0\,
      I1 => \rdata_reg[2]\,
      I2 => Q(5),
      I3 => interrupt,
      I4 => \rdata_reg[2]_0\,
      O => D(5)
    );
\rdata[9]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000B8BBB888"
    )
        port map (
      I0 => \q1_reg_n_0_[9]\,
      I1 => int_pt_read,
      I2 => DOADO(5),
      I3 => int_Clefia_enc_read,
      I4 => \rdata_reg[9]\(5),
      I5 => ar_hs,
      O => \rdata[9]_i_2_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_control_s_axi_ram__parameterized0\ is
  port (
    DOADO : out STD_LOGIC_VECTOR ( 5 downto 0 );
    DOBDO : out STD_LOGIC_VECTOR ( 31 downto 0 );
    D : out STD_LOGIC_VECTOR ( 25 downto 0 );
    ar_hs : out STD_LOGIC;
    p_29_in : out STD_LOGIC;
    ap_clk : in STD_LOGIC;
    grp_ClefiaDecrypt_1_fu_212_Clefia_dec_ce0 : in STD_LOGIC;
    int_pt_address1 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    mem_reg_0 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_control_WDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    mem_reg_1 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    mem_reg_2 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 25 downto 0 );
    \rdata_reg[4]\ : in STD_LOGIC;
    rstate : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_control_ARVALID : in STD_LOGIC;
    int_Clefia_enc_read : in STD_LOGIC;
    \rdata_reg[31]\ : in STD_LOGIC_VECTOR ( 25 downto 0 );
    int_pt_read : in STD_LOGIC;
    q1 : in STD_LOGIC_VECTOR ( 25 downto 0 );
    s_axi_control_WVALID : in STD_LOGIC;
    mem_reg_3 : in STD_LOGIC;
    wstate : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_control_WSTRB : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_control_s_axi_ram__parameterized0\ : entity is "clefia_control_s_axi_ram";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_control_s_axi_ram__parameterized0\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_control_s_axi_ram__parameterized0\ is
  signal \^ar_hs\ : STD_LOGIC;
  signal int_Clefia_dec_be1 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal int_Clefia_dec_ce1 : STD_LOGIC;
  signal mem_reg_n_10 : STD_LOGIC;
  signal mem_reg_n_11 : STD_LOGIC;
  signal mem_reg_n_12 : STD_LOGIC;
  signal mem_reg_n_13 : STD_LOGIC;
  signal mem_reg_n_14 : STD_LOGIC;
  signal mem_reg_n_15 : STD_LOGIC;
  signal mem_reg_n_16 : STD_LOGIC;
  signal mem_reg_n_17 : STD_LOGIC;
  signal mem_reg_n_18 : STD_LOGIC;
  signal mem_reg_n_19 : STD_LOGIC;
  signal mem_reg_n_20 : STD_LOGIC;
  signal mem_reg_n_21 : STD_LOGIC;
  signal mem_reg_n_22 : STD_LOGIC;
  signal mem_reg_n_23 : STD_LOGIC;
  signal mem_reg_n_24 : STD_LOGIC;
  signal mem_reg_n_25 : STD_LOGIC;
  signal mem_reg_n_27 : STD_LOGIC;
  signal mem_reg_n_29 : STD_LOGIC;
  signal mem_reg_n_30 : STD_LOGIC;
  signal mem_reg_n_31 : STD_LOGIC;
  signal mem_reg_n_4 : STD_LOGIC;
  signal mem_reg_n_5 : STD_LOGIC;
  signal mem_reg_n_6 : STD_LOGIC;
  signal mem_reg_n_7 : STD_LOGIC;
  signal mem_reg_n_8 : STD_LOGIC;
  signal mem_reg_n_9 : STD_LOGIC;
  signal \^p_29_in\ : STD_LOGIC;
  signal p_2_in : STD_LOGIC_VECTOR ( 31 downto 24 );
  signal \rdata[10]_i_2_n_0\ : STD_LOGIC;
  signal \rdata[11]_i_2_n_0\ : STD_LOGIC;
  signal \rdata[12]_i_2_n_0\ : STD_LOGIC;
  signal \rdata[13]_i_2_n_0\ : STD_LOGIC;
  signal \rdata[14]_i_2_n_0\ : STD_LOGIC;
  signal \rdata[15]_i_2_n_0\ : STD_LOGIC;
  signal \rdata[16]_i_2_n_0\ : STD_LOGIC;
  signal \rdata[17]_i_2_n_0\ : STD_LOGIC;
  signal \rdata[18]_i_2_n_0\ : STD_LOGIC;
  signal \rdata[19]_i_2_n_0\ : STD_LOGIC;
  signal \rdata[20]_i_2_n_0\ : STD_LOGIC;
  signal \rdata[21]_i_2_n_0\ : STD_LOGIC;
  signal \rdata[22]_i_2_n_0\ : STD_LOGIC;
  signal \rdata[23]_i_2_n_0\ : STD_LOGIC;
  signal \rdata[24]_i_2_n_0\ : STD_LOGIC;
  signal \rdata[25]_i_2_n_0\ : STD_LOGIC;
  signal \rdata[26]_i_2_n_0\ : STD_LOGIC;
  signal \rdata[27]_i_2_n_0\ : STD_LOGIC;
  signal \rdata[28]_i_2_n_0\ : STD_LOGIC;
  signal \rdata[29]_i_2_n_0\ : STD_LOGIC;
  signal \rdata[30]_i_2_n_0\ : STD_LOGIC;
  signal \rdata[31]_i_4_n_0\ : STD_LOGIC;
  signal \rdata[4]_i_2_n_0\ : STD_LOGIC;
  signal \rdata[5]_i_2_n_0\ : STD_LOGIC;
  signal \rdata[6]_i_2_n_0\ : STD_LOGIC;
  signal \rdata[8]_i_2_n_0\ : STD_LOGIC;
  signal NLW_mem_reg_CASCADEOUTA_UNCONNECTED : STD_LOGIC;
  signal NLW_mem_reg_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_mem_reg_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_mem_reg_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_mem_reg_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_mem_reg_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_mem_reg_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_mem_reg_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_mem_reg_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_mem_reg_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of mem_reg : label is "p0_d8_p0_d8_p0_d8_p0_d8";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of mem_reg : label is "p0_d8_p0_d8_p0_d8_p0_d8";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of mem_reg : label is "{SYNTH-6 {cell *THIS*}} {SYNTH-7 {cell *THIS*}}";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of mem_reg : label is 128;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of mem_reg : label is "inst/control_s_axi_U/int_Clefia_dec/mem_reg";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of mem_reg : label is "RAM_TDP";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of mem_reg : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of mem_reg : label is 3;
  attribute ram_offset : integer;
  attribute ram_offset of mem_reg : label is 1020;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of mem_reg : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of mem_reg : label is 31;
begin
  ar_hs <= \^ar_hs\;
  p_29_in <= \^p_29_in\;
mem_reg: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 36,
      READ_WIDTH_B => 36,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "READ_FIRST",
      WRITE_WIDTH_A => 36,
      WRITE_WIDTH_B => 36
    )
        port map (
      ADDRARDADDR(15 downto 7) => B"111111111",
      ADDRARDADDR(6 downto 5) => int_pt_address1(1 downto 0),
      ADDRARDADDR(4 downto 0) => B"11111",
      ADDRBWRADDR(15 downto 7) => B"111111111",
      ADDRBWRADDR(6 downto 5) => mem_reg_0(1 downto 0),
      ADDRBWRADDR(4 downto 0) => B"11111",
      CASCADEINA => '1',
      CASCADEINB => '1',
      CASCADEOUTA => NLW_mem_reg_CASCADEOUTA_UNCONNECTED,
      CASCADEOUTB => NLW_mem_reg_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => ap_clk,
      CLKBWRCLK => ap_clk,
      DBITERR => NLW_mem_reg_DBITERR_UNCONNECTED,
      DIADI(31 downto 24) => p_2_in(31 downto 24),
      DIADI(23 downto 0) => s_axi_control_WDATA(23 downto 0),
      DIBDI(31 downto 24) => mem_reg_1(7 downto 0),
      DIBDI(23 downto 16) => mem_reg_1(7 downto 0),
      DIBDI(15 downto 8) => mem_reg_1(7 downto 0),
      DIBDI(7 downto 0) => mem_reg_1(7 downto 0),
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31) => mem_reg_n_4,
      DOADO(30) => mem_reg_n_5,
      DOADO(29) => mem_reg_n_6,
      DOADO(28) => mem_reg_n_7,
      DOADO(27) => mem_reg_n_8,
      DOADO(26) => mem_reg_n_9,
      DOADO(25) => mem_reg_n_10,
      DOADO(24) => mem_reg_n_11,
      DOADO(23) => mem_reg_n_12,
      DOADO(22) => mem_reg_n_13,
      DOADO(21) => mem_reg_n_14,
      DOADO(20) => mem_reg_n_15,
      DOADO(19) => mem_reg_n_16,
      DOADO(18) => mem_reg_n_17,
      DOADO(17) => mem_reg_n_18,
      DOADO(16) => mem_reg_n_19,
      DOADO(15) => mem_reg_n_20,
      DOADO(14) => mem_reg_n_21,
      DOADO(13) => mem_reg_n_22,
      DOADO(12) => mem_reg_n_23,
      DOADO(11) => mem_reg_n_24,
      DOADO(10) => mem_reg_n_25,
      DOADO(9) => DOADO(5),
      DOADO(8) => mem_reg_n_27,
      DOADO(7) => DOADO(4),
      DOADO(6) => mem_reg_n_29,
      DOADO(5) => mem_reg_n_30,
      DOADO(4) => mem_reg_n_31,
      DOADO(3 downto 0) => DOADO(3 downto 0),
      DOBDO(31 downto 0) => DOBDO(31 downto 0),
      DOPADOP(3 downto 0) => NLW_mem_reg_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 0) => NLW_mem_reg_DOPBDOP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_mem_reg_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => int_Clefia_dec_ce1,
      ENBWREN => grp_ClefiaDecrypt_1_fu_212_Clefia_dec_ce0,
      INJECTDBITERR => NLW_mem_reg_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_mem_reg_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_mem_reg_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_mem_reg_SBITERR_UNCONNECTED,
      WEA(3 downto 0) => int_Clefia_dec_be1(3 downto 0),
      WEBWE(7 downto 4) => B"0000",
      WEBWE(3 downto 0) => mem_reg_2(3 downto 0)
    );
\mem_reg_i_10__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => s_axi_control_WSTRB(3),
      I1 => mem_reg_3,
      I2 => \^p_29_in\,
      I3 => s_axi_control_WDATA(26),
      O => p_2_in(26)
    );
\mem_reg_i_11__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => s_axi_control_WSTRB(3),
      I1 => mem_reg_3,
      I2 => \^p_29_in\,
      I3 => s_axi_control_WDATA(25),
      O => p_2_in(25)
    );
\mem_reg_i_12__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => s_axi_control_WSTRB(3),
      I1 => mem_reg_3,
      I2 => \^p_29_in\,
      I3 => s_axi_control_WDATA(24),
      O => p_2_in(24)
    );
\mem_reg_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"88888F88"
    )
        port map (
      I0 => s_axi_control_WVALID,
      I1 => mem_reg_3,
      I2 => rstate(0),
      I3 => s_axi_control_ARVALID,
      I4 => rstate(1),
      O => int_Clefia_dec_ce1
    );
\mem_reg_i_21__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0400000000000000"
    )
        port map (
      I0 => \^ar_hs\,
      I1 => wstate(0),
      I2 => wstate(1),
      I3 => s_axi_control_WVALID,
      I4 => mem_reg_3,
      I5 => s_axi_control_WSTRB(3),
      O => int_Clefia_dec_be1(3)
    );
\mem_reg_i_22__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0400000000000000"
    )
        port map (
      I0 => \^ar_hs\,
      I1 => wstate(0),
      I2 => wstate(1),
      I3 => s_axi_control_WVALID,
      I4 => mem_reg_3,
      I5 => s_axi_control_WSTRB(2),
      O => int_Clefia_dec_be1(2)
    );
\mem_reg_i_23__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0400000000000000"
    )
        port map (
      I0 => \^ar_hs\,
      I1 => wstate(0),
      I2 => wstate(1),
      I3 => s_axi_control_WVALID,
      I4 => mem_reg_3,
      I5 => s_axi_control_WSTRB(1),
      O => int_Clefia_dec_be1(1)
    );
\mem_reg_i_24__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0400000000000000"
    )
        port map (
      I0 => \^ar_hs\,
      I1 => wstate(0),
      I2 => wstate(1),
      I3 => s_axi_control_WVALID,
      I4 => mem_reg_3,
      I5 => s_axi_control_WSTRB(0),
      O => int_Clefia_dec_be1(0)
    );
\mem_reg_i_35__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000FB0000000000"
    )
        port map (
      I0 => rstate(1),
      I1 => s_axi_control_ARVALID,
      I2 => rstate(0),
      I3 => wstate(0),
      I4 => wstate(1),
      I5 => s_axi_control_WVALID,
      O => \^p_29_in\
    );
\mem_reg_i_36__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => rstate(1),
      I1 => s_axi_control_ARVALID,
      I2 => rstate(0),
      O => \^ar_hs\
    );
mem_reg_i_5: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => s_axi_control_WSTRB(3),
      I1 => mem_reg_3,
      I2 => \^p_29_in\,
      I3 => s_axi_control_WDATA(31),
      O => p_2_in(31)
    );
mem_reg_i_6: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => s_axi_control_WSTRB(3),
      I1 => mem_reg_3,
      I2 => \^p_29_in\,
      I3 => s_axi_control_WDATA(30),
      O => p_2_in(30)
    );
\mem_reg_i_7__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => s_axi_control_WSTRB(3),
      I1 => mem_reg_3,
      I2 => \^p_29_in\,
      I3 => s_axi_control_WDATA(29),
      O => p_2_in(29)
    );
\mem_reg_i_8__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => s_axi_control_WSTRB(3),
      I1 => mem_reg_3,
      I2 => \^p_29_in\,
      I3 => s_axi_control_WDATA(28),
      O => p_2_in(28)
    );
\mem_reg_i_9__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => s_axi_control_WSTRB(3),
      I1 => mem_reg_3,
      I2 => \^p_29_in\,
      I3 => s_axi_control_WDATA(27),
      O => p_2_in(27)
    );
\rdata[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF8FF88888888"
    )
        port map (
      I0 => Q(4),
      I1 => \rdata_reg[4]\,
      I2 => rstate(1),
      I3 => s_axi_control_ARVALID,
      I4 => rstate(0),
      I5 => \rdata[10]_i_2_n_0\,
      O => D(4)
    );
\rdata[10]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE200E2"
    )
        port map (
      I0 => mem_reg_n_25,
      I1 => int_Clefia_enc_read,
      I2 => \rdata_reg[31]\(4),
      I3 => int_pt_read,
      I4 => q1(4),
      O => \rdata[10]_i_2_n_0\
    );
\rdata[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF8FF88888888"
    )
        port map (
      I0 => Q(5),
      I1 => \rdata_reg[4]\,
      I2 => rstate(1),
      I3 => s_axi_control_ARVALID,
      I4 => rstate(0),
      I5 => \rdata[11]_i_2_n_0\,
      O => D(5)
    );
\rdata[11]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE200E2"
    )
        port map (
      I0 => mem_reg_n_24,
      I1 => int_Clefia_enc_read,
      I2 => \rdata_reg[31]\(5),
      I3 => int_pt_read,
      I4 => q1(5),
      O => \rdata[11]_i_2_n_0\
    );
\rdata[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF8FF88888888"
    )
        port map (
      I0 => Q(6),
      I1 => \rdata_reg[4]\,
      I2 => rstate(1),
      I3 => s_axi_control_ARVALID,
      I4 => rstate(0),
      I5 => \rdata[12]_i_2_n_0\,
      O => D(6)
    );
\rdata[12]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE200E2"
    )
        port map (
      I0 => mem_reg_n_23,
      I1 => int_Clefia_enc_read,
      I2 => \rdata_reg[31]\(6),
      I3 => int_pt_read,
      I4 => q1(6),
      O => \rdata[12]_i_2_n_0\
    );
\rdata[13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF8FF88888888"
    )
        port map (
      I0 => Q(7),
      I1 => \rdata_reg[4]\,
      I2 => rstate(1),
      I3 => s_axi_control_ARVALID,
      I4 => rstate(0),
      I5 => \rdata[13]_i_2_n_0\,
      O => D(7)
    );
\rdata[13]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE200E2"
    )
        port map (
      I0 => mem_reg_n_22,
      I1 => int_Clefia_enc_read,
      I2 => \rdata_reg[31]\(7),
      I3 => int_pt_read,
      I4 => q1(7),
      O => \rdata[13]_i_2_n_0\
    );
\rdata[14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF8FF88888888"
    )
        port map (
      I0 => Q(8),
      I1 => \rdata_reg[4]\,
      I2 => rstate(1),
      I3 => s_axi_control_ARVALID,
      I4 => rstate(0),
      I5 => \rdata[14]_i_2_n_0\,
      O => D(8)
    );
\rdata[14]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE200E2"
    )
        port map (
      I0 => mem_reg_n_21,
      I1 => int_Clefia_enc_read,
      I2 => \rdata_reg[31]\(8),
      I3 => int_pt_read,
      I4 => q1(8),
      O => \rdata[14]_i_2_n_0\
    );
\rdata[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF8FF88888888"
    )
        port map (
      I0 => Q(9),
      I1 => \rdata_reg[4]\,
      I2 => rstate(1),
      I3 => s_axi_control_ARVALID,
      I4 => rstate(0),
      I5 => \rdata[15]_i_2_n_0\,
      O => D(9)
    );
\rdata[15]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE200E2"
    )
        port map (
      I0 => mem_reg_n_20,
      I1 => int_Clefia_enc_read,
      I2 => \rdata_reg[31]\(9),
      I3 => int_pt_read,
      I4 => q1(9),
      O => \rdata[15]_i_2_n_0\
    );
\rdata[16]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF8FF88888888"
    )
        port map (
      I0 => Q(10),
      I1 => \rdata_reg[4]\,
      I2 => rstate(1),
      I3 => s_axi_control_ARVALID,
      I4 => rstate(0),
      I5 => \rdata[16]_i_2_n_0\,
      O => D(10)
    );
\rdata[16]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE200E2"
    )
        port map (
      I0 => mem_reg_n_19,
      I1 => int_Clefia_enc_read,
      I2 => \rdata_reg[31]\(10),
      I3 => int_pt_read,
      I4 => q1(10),
      O => \rdata[16]_i_2_n_0\
    );
\rdata[17]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF8FF88888888"
    )
        port map (
      I0 => Q(11),
      I1 => \rdata_reg[4]\,
      I2 => rstate(1),
      I3 => s_axi_control_ARVALID,
      I4 => rstate(0),
      I5 => \rdata[17]_i_2_n_0\,
      O => D(11)
    );
\rdata[17]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE200E2"
    )
        port map (
      I0 => mem_reg_n_18,
      I1 => int_Clefia_enc_read,
      I2 => \rdata_reg[31]\(11),
      I3 => int_pt_read,
      I4 => q1(11),
      O => \rdata[17]_i_2_n_0\
    );
\rdata[18]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF8FF88888888"
    )
        port map (
      I0 => Q(12),
      I1 => \rdata_reg[4]\,
      I2 => rstate(1),
      I3 => s_axi_control_ARVALID,
      I4 => rstate(0),
      I5 => \rdata[18]_i_2_n_0\,
      O => D(12)
    );
\rdata[18]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE200E2"
    )
        port map (
      I0 => mem_reg_n_17,
      I1 => int_Clefia_enc_read,
      I2 => \rdata_reg[31]\(12),
      I3 => int_pt_read,
      I4 => q1(12),
      O => \rdata[18]_i_2_n_0\
    );
\rdata[19]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF8FF88888888"
    )
        port map (
      I0 => Q(13),
      I1 => \rdata_reg[4]\,
      I2 => rstate(1),
      I3 => s_axi_control_ARVALID,
      I4 => rstate(0),
      I5 => \rdata[19]_i_2_n_0\,
      O => D(13)
    );
\rdata[19]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE200E2"
    )
        port map (
      I0 => mem_reg_n_16,
      I1 => int_Clefia_enc_read,
      I2 => \rdata_reg[31]\(13),
      I3 => int_pt_read,
      I4 => q1(13),
      O => \rdata[19]_i_2_n_0\
    );
\rdata[20]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF8FF88888888"
    )
        port map (
      I0 => Q(14),
      I1 => \rdata_reg[4]\,
      I2 => rstate(1),
      I3 => s_axi_control_ARVALID,
      I4 => rstate(0),
      I5 => \rdata[20]_i_2_n_0\,
      O => D(14)
    );
\rdata[20]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE200E2"
    )
        port map (
      I0 => mem_reg_n_15,
      I1 => int_Clefia_enc_read,
      I2 => \rdata_reg[31]\(14),
      I3 => int_pt_read,
      I4 => q1(14),
      O => \rdata[20]_i_2_n_0\
    );
\rdata[21]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF8FF88888888"
    )
        port map (
      I0 => Q(15),
      I1 => \rdata_reg[4]\,
      I2 => rstate(1),
      I3 => s_axi_control_ARVALID,
      I4 => rstate(0),
      I5 => \rdata[21]_i_2_n_0\,
      O => D(15)
    );
\rdata[21]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE200E2"
    )
        port map (
      I0 => mem_reg_n_14,
      I1 => int_Clefia_enc_read,
      I2 => \rdata_reg[31]\(15),
      I3 => int_pt_read,
      I4 => q1(15),
      O => \rdata[21]_i_2_n_0\
    );
\rdata[22]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF8FF88888888"
    )
        port map (
      I0 => Q(16),
      I1 => \rdata_reg[4]\,
      I2 => rstate(1),
      I3 => s_axi_control_ARVALID,
      I4 => rstate(0),
      I5 => \rdata[22]_i_2_n_0\,
      O => D(16)
    );
\rdata[22]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE200E2"
    )
        port map (
      I0 => mem_reg_n_13,
      I1 => int_Clefia_enc_read,
      I2 => \rdata_reg[31]\(16),
      I3 => int_pt_read,
      I4 => q1(16),
      O => \rdata[22]_i_2_n_0\
    );
\rdata[23]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF8FF88888888"
    )
        port map (
      I0 => Q(17),
      I1 => \rdata_reg[4]\,
      I2 => rstate(1),
      I3 => s_axi_control_ARVALID,
      I4 => rstate(0),
      I5 => \rdata[23]_i_2_n_0\,
      O => D(17)
    );
\rdata[23]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE200E2"
    )
        port map (
      I0 => mem_reg_n_12,
      I1 => int_Clefia_enc_read,
      I2 => \rdata_reg[31]\(17),
      I3 => int_pt_read,
      I4 => q1(17),
      O => \rdata[23]_i_2_n_0\
    );
\rdata[24]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF8FF88888888"
    )
        port map (
      I0 => Q(18),
      I1 => \rdata_reg[4]\,
      I2 => rstate(1),
      I3 => s_axi_control_ARVALID,
      I4 => rstate(0),
      I5 => \rdata[24]_i_2_n_0\,
      O => D(18)
    );
\rdata[24]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE200E2"
    )
        port map (
      I0 => mem_reg_n_11,
      I1 => int_Clefia_enc_read,
      I2 => \rdata_reg[31]\(18),
      I3 => int_pt_read,
      I4 => q1(18),
      O => \rdata[24]_i_2_n_0\
    );
\rdata[25]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF8FF88888888"
    )
        port map (
      I0 => Q(19),
      I1 => \rdata_reg[4]\,
      I2 => rstate(1),
      I3 => s_axi_control_ARVALID,
      I4 => rstate(0),
      I5 => \rdata[25]_i_2_n_0\,
      O => D(19)
    );
\rdata[25]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE200E2"
    )
        port map (
      I0 => mem_reg_n_10,
      I1 => int_Clefia_enc_read,
      I2 => \rdata_reg[31]\(19),
      I3 => int_pt_read,
      I4 => q1(19),
      O => \rdata[25]_i_2_n_0\
    );
\rdata[26]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF8FF88888888"
    )
        port map (
      I0 => Q(20),
      I1 => \rdata_reg[4]\,
      I2 => rstate(1),
      I3 => s_axi_control_ARVALID,
      I4 => rstate(0),
      I5 => \rdata[26]_i_2_n_0\,
      O => D(20)
    );
\rdata[26]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE200E2"
    )
        port map (
      I0 => mem_reg_n_9,
      I1 => int_Clefia_enc_read,
      I2 => \rdata_reg[31]\(20),
      I3 => int_pt_read,
      I4 => q1(20),
      O => \rdata[26]_i_2_n_0\
    );
\rdata[27]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF8FF88888888"
    )
        port map (
      I0 => Q(21),
      I1 => \rdata_reg[4]\,
      I2 => rstate(1),
      I3 => s_axi_control_ARVALID,
      I4 => rstate(0),
      I5 => \rdata[27]_i_2_n_0\,
      O => D(21)
    );
\rdata[27]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE200E2"
    )
        port map (
      I0 => mem_reg_n_8,
      I1 => int_Clefia_enc_read,
      I2 => \rdata_reg[31]\(21),
      I3 => int_pt_read,
      I4 => q1(21),
      O => \rdata[27]_i_2_n_0\
    );
\rdata[28]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF8FF88888888"
    )
        port map (
      I0 => Q(22),
      I1 => \rdata_reg[4]\,
      I2 => rstate(1),
      I3 => s_axi_control_ARVALID,
      I4 => rstate(0),
      I5 => \rdata[28]_i_2_n_0\,
      O => D(22)
    );
\rdata[28]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE200E2"
    )
        port map (
      I0 => mem_reg_n_7,
      I1 => int_Clefia_enc_read,
      I2 => \rdata_reg[31]\(22),
      I3 => int_pt_read,
      I4 => q1(22),
      O => \rdata[28]_i_2_n_0\
    );
\rdata[29]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF8FF88888888"
    )
        port map (
      I0 => Q(23),
      I1 => \rdata_reg[4]\,
      I2 => rstate(1),
      I3 => s_axi_control_ARVALID,
      I4 => rstate(0),
      I5 => \rdata[29]_i_2_n_0\,
      O => D(23)
    );
\rdata[29]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE200E2"
    )
        port map (
      I0 => mem_reg_n_6,
      I1 => int_Clefia_enc_read,
      I2 => \rdata_reg[31]\(23),
      I3 => int_pt_read,
      I4 => q1(23),
      O => \rdata[29]_i_2_n_0\
    );
\rdata[30]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF8FF88888888"
    )
        port map (
      I0 => Q(24),
      I1 => \rdata_reg[4]\,
      I2 => rstate(1),
      I3 => s_axi_control_ARVALID,
      I4 => rstate(0),
      I5 => \rdata[30]_i_2_n_0\,
      O => D(24)
    );
\rdata[30]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE200E2"
    )
        port map (
      I0 => mem_reg_n_5,
      I1 => int_Clefia_enc_read,
      I2 => \rdata_reg[31]\(24),
      I3 => int_pt_read,
      I4 => q1(24),
      O => \rdata[30]_i_2_n_0\
    );
\rdata[31]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF8FF88888888"
    )
        port map (
      I0 => Q(25),
      I1 => \rdata_reg[4]\,
      I2 => rstate(1),
      I3 => s_axi_control_ARVALID,
      I4 => rstate(0),
      I5 => \rdata[31]_i_4_n_0\,
      O => D(25)
    );
\rdata[31]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE200E2"
    )
        port map (
      I0 => mem_reg_n_4,
      I1 => int_Clefia_enc_read,
      I2 => \rdata_reg[31]\(25),
      I3 => int_pt_read,
      I4 => q1(25),
      O => \rdata[31]_i_4_n_0\
    );
\rdata[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF8FF88888888"
    )
        port map (
      I0 => Q(0),
      I1 => \rdata_reg[4]\,
      I2 => rstate(1),
      I3 => s_axi_control_ARVALID,
      I4 => rstate(0),
      I5 => \rdata[4]_i_2_n_0\,
      O => D(0)
    );
\rdata[4]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE200E2"
    )
        port map (
      I0 => mem_reg_n_31,
      I1 => int_Clefia_enc_read,
      I2 => \rdata_reg[31]\(0),
      I3 => int_pt_read,
      I4 => q1(0),
      O => \rdata[4]_i_2_n_0\
    );
\rdata[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF8FF88888888"
    )
        port map (
      I0 => Q(1),
      I1 => \rdata_reg[4]\,
      I2 => rstate(1),
      I3 => s_axi_control_ARVALID,
      I4 => rstate(0),
      I5 => \rdata[5]_i_2_n_0\,
      O => D(1)
    );
\rdata[5]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE200E2"
    )
        port map (
      I0 => mem_reg_n_30,
      I1 => int_Clefia_enc_read,
      I2 => \rdata_reg[31]\(1),
      I3 => int_pt_read,
      I4 => q1(1),
      O => \rdata[5]_i_2_n_0\
    );
\rdata[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF8FF88888888"
    )
        port map (
      I0 => Q(2),
      I1 => \rdata_reg[4]\,
      I2 => rstate(1),
      I3 => s_axi_control_ARVALID,
      I4 => rstate(0),
      I5 => \rdata[6]_i_2_n_0\,
      O => D(2)
    );
\rdata[6]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE200E2"
    )
        port map (
      I0 => mem_reg_n_29,
      I1 => int_Clefia_enc_read,
      I2 => \rdata_reg[31]\(2),
      I3 => int_pt_read,
      I4 => q1(2),
      O => \rdata[6]_i_2_n_0\
    );
\rdata[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF8FF88888888"
    )
        port map (
      I0 => Q(3),
      I1 => \rdata_reg[4]\,
      I2 => rstate(1),
      I3 => s_axi_control_ARVALID,
      I4 => rstate(0),
      I5 => \rdata[8]_i_2_n_0\,
      O => D(3)
    );
\rdata[8]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE200E2"
    )
        port map (
      I0 => mem_reg_n_27,
      I1 => int_Clefia_enc_read,
      I2 => \rdata_reg[31]\(3),
      I3 => int_pt_read,
      I4 => q1(3),
      O => \rdata[8]_i_2_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_control_s_axi_ram__parameterized0_62\ is
  port (
    DOADO : out STD_LOGIC_VECTOR ( 31 downto 0 );
    DOBDO : out STD_LOGIC_VECTOR ( 31 downto 0 );
    ap_clk : in STD_LOGIC;
    Clefia_enc_ce0 : in STD_LOGIC;
    int_pt_address1 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ADDRBWRADDR : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_control_WDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    DIBDI : in STD_LOGIC_VECTOR ( 7 downto 0 );
    WEBWE : in STD_LOGIC_VECTOR ( 3 downto 0 );
    mem_reg_0 : in STD_LOGIC;
    s_axi_control_WVALID : in STD_LOGIC;
    rstate : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_control_ARVALID : in STD_LOGIC;
    ar_hs : in STD_LOGIC;
    wstate : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_control_WSTRB : in STD_LOGIC_VECTOR ( 3 downto 0 );
    p_29_in : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_control_s_axi_ram__parameterized0_62\ : entity is "clefia_control_s_axi_ram";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_control_s_axi_ram__parameterized0_62\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_control_s_axi_ram__parameterized0_62\ is
  signal int_Clefia_enc_be1 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal int_Clefia_enc_ce1 : STD_LOGIC;
  signal p_2_in : STD_LOGIC_VECTOR ( 31 downto 24 );
  signal NLW_mem_reg_CASCADEOUTA_UNCONNECTED : STD_LOGIC;
  signal NLW_mem_reg_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_mem_reg_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_mem_reg_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_mem_reg_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_mem_reg_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_mem_reg_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_mem_reg_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_mem_reg_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_mem_reg_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of mem_reg : label is "p0_d8_p0_d8_p0_d8_p0_d8";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of mem_reg : label is "p0_d8_p0_d8_p0_d8_p0_d8";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of mem_reg : label is "{SYNTH-6 {cell *THIS*}} {SYNTH-7 {cell *THIS*}}";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of mem_reg : label is 128;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of mem_reg : label is "inst/control_s_axi_U/int_Clefia_enc/mem_reg";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of mem_reg : label is "RAM_TDP";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of mem_reg : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of mem_reg : label is 3;
  attribute ram_offset : integer;
  attribute ram_offset of mem_reg : label is 1020;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of mem_reg : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of mem_reg : label is 31;
begin
mem_reg: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 36,
      READ_WIDTH_B => 36,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "READ_FIRST",
      WRITE_WIDTH_A => 36,
      WRITE_WIDTH_B => 36
    )
        port map (
      ADDRARDADDR(15 downto 7) => B"111111111",
      ADDRARDADDR(6 downto 5) => int_pt_address1(1 downto 0),
      ADDRARDADDR(4 downto 0) => B"11111",
      ADDRBWRADDR(15 downto 7) => B"111111111",
      ADDRBWRADDR(6 downto 5) => ADDRBWRADDR(1 downto 0),
      ADDRBWRADDR(4 downto 0) => B"11111",
      CASCADEINA => '1',
      CASCADEINB => '1',
      CASCADEOUTA => NLW_mem_reg_CASCADEOUTA_UNCONNECTED,
      CASCADEOUTB => NLW_mem_reg_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => ap_clk,
      CLKBWRCLK => ap_clk,
      DBITERR => NLW_mem_reg_DBITERR_UNCONNECTED,
      DIADI(31 downto 24) => p_2_in(31 downto 24),
      DIADI(23 downto 0) => s_axi_control_WDATA(23 downto 0),
      DIBDI(31 downto 24) => DIBDI(7 downto 0),
      DIBDI(23 downto 16) => DIBDI(7 downto 0),
      DIBDI(15 downto 8) => DIBDI(7 downto 0),
      DIBDI(7 downto 0) => DIBDI(7 downto 0),
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => DOADO(31 downto 0),
      DOBDO(31 downto 0) => DOBDO(31 downto 0),
      DOPADOP(3 downto 0) => NLW_mem_reg_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 0) => NLW_mem_reg_DOPBDOP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_mem_reg_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => int_Clefia_enc_ce1,
      ENBWREN => Clefia_enc_ce0,
      INJECTDBITERR => NLW_mem_reg_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_mem_reg_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_mem_reg_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_mem_reg_SBITERR_UNCONNECTED,
      WEA(3 downto 0) => int_Clefia_enc_be1(3 downto 0),
      WEBWE(7 downto 4) => B"0000",
      WEBWE(3 downto 0) => WEBWE(3 downto 0)
    );
mem_reg_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"88888F88"
    )
        port map (
      I0 => mem_reg_0,
      I1 => s_axi_control_WVALID,
      I2 => rstate(0),
      I3 => s_axi_control_ARVALID,
      I4 => rstate(1),
      O => int_Clefia_enc_ce1
    );
mem_reg_i_10: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => s_axi_control_WSTRB(3),
      I1 => p_29_in,
      I2 => mem_reg_0,
      I3 => s_axi_control_WDATA(28),
      O => p_2_in(28)
    );
mem_reg_i_11: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => s_axi_control_WSTRB(3),
      I1 => p_29_in,
      I2 => mem_reg_0,
      I3 => s_axi_control_WDATA(27),
      O => p_2_in(27)
    );
mem_reg_i_12: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => s_axi_control_WSTRB(3),
      I1 => p_29_in,
      I2 => mem_reg_0,
      I3 => s_axi_control_WDATA(26),
      O => p_2_in(26)
    );
\mem_reg_i_13__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => s_axi_control_WSTRB(3),
      I1 => p_29_in,
      I2 => mem_reg_0,
      I3 => s_axi_control_WDATA(25),
      O => p_2_in(25)
    );
\mem_reg_i_14__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => s_axi_control_WSTRB(3),
      I1 => p_29_in,
      I2 => mem_reg_0,
      I3 => s_axi_control_WDATA(24),
      O => p_2_in(24)
    );
mem_reg_i_23: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0020000000000000"
    )
        port map (
      I0 => mem_reg_0,
      I1 => ar_hs,
      I2 => wstate(0),
      I3 => wstate(1),
      I4 => s_axi_control_WVALID,
      I5 => s_axi_control_WSTRB(3),
      O => int_Clefia_enc_be1(3)
    );
mem_reg_i_24: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0020000000000000"
    )
        port map (
      I0 => mem_reg_0,
      I1 => ar_hs,
      I2 => wstate(0),
      I3 => wstate(1),
      I4 => s_axi_control_WVALID,
      I5 => s_axi_control_WSTRB(2),
      O => int_Clefia_enc_be1(2)
    );
mem_reg_i_25: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0020000000000000"
    )
        port map (
      I0 => mem_reg_0,
      I1 => ar_hs,
      I2 => wstate(0),
      I3 => wstate(1),
      I4 => s_axi_control_WVALID,
      I5 => s_axi_control_WSTRB(1),
      O => int_Clefia_enc_be1(1)
    );
mem_reg_i_26: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0020000000000000"
    )
        port map (
      I0 => mem_reg_0,
      I1 => ar_hs,
      I2 => wstate(0),
      I3 => wstate(1),
      I4 => s_axi_control_WVALID,
      I5 => s_axi_control_WSTRB(0),
      O => int_Clefia_enc_be1(0)
    );
mem_reg_i_7: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => s_axi_control_WSTRB(3),
      I1 => p_29_in,
      I2 => mem_reg_0,
      I3 => s_axi_control_WDATA(31),
      O => p_2_in(31)
    );
mem_reg_i_8: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => s_axi_control_WSTRB(3),
      I1 => p_29_in,
      I2 => mem_reg_0,
      I3 => s_axi_control_WDATA(30),
      O => p_2_in(30)
    );
mem_reg_i_9: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => s_axi_control_WSTRB(3),
      I1 => p_29_in,
      I2 => mem_reg_0,
      I3 => s_axi_control_WDATA(29),
      O => p_2_in(29)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_ct_RAM_AUTO_1R1W is
  port (
    q0 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    ct_d0 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    p_0_in : in STD_LOGIC;
    ct_address0 : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_ct_RAM_AUTO_1R1W;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_ct_RAM_AUTO_1R1W is
  signal q00 : STD_LOGIC_VECTOR ( 7 downto 0 );
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of ram_reg_0_15_0_0 : label is 128;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of ram_reg_0_15_0_0 : label is "ct_U/ram_reg";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of ram_reg_0_15_0_0 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_0_0 : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP : string;
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_15_0_0 : label is "GND:A4";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of ram_reg_0_15_0_0 : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of ram_reg_0_15_0_0 : label is 15;
  attribute ram_offset : integer;
  attribute ram_offset of ram_reg_0_15_0_0 : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of ram_reg_0_15_0_0 : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of ram_reg_0_15_0_0 : label is 0;
  attribute RTL_RAM_BITS of ram_reg_0_15_1_1 : label is 128;
  attribute RTL_RAM_NAME of ram_reg_0_15_1_1 : label is "ct_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_15_1_1 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_1_1 : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_15_1_1 : label is "GND:A4";
  attribute ram_addr_begin of ram_reg_0_15_1_1 : label is 0;
  attribute ram_addr_end of ram_reg_0_15_1_1 : label is 15;
  attribute ram_offset of ram_reg_0_15_1_1 : label is 0;
  attribute ram_slice_begin of ram_reg_0_15_1_1 : label is 1;
  attribute ram_slice_end of ram_reg_0_15_1_1 : label is 1;
  attribute RTL_RAM_BITS of ram_reg_0_15_2_2 : label is 128;
  attribute RTL_RAM_NAME of ram_reg_0_15_2_2 : label is "ct_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_15_2_2 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_2_2 : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_15_2_2 : label is "GND:A4";
  attribute ram_addr_begin of ram_reg_0_15_2_2 : label is 0;
  attribute ram_addr_end of ram_reg_0_15_2_2 : label is 15;
  attribute ram_offset of ram_reg_0_15_2_2 : label is 0;
  attribute ram_slice_begin of ram_reg_0_15_2_2 : label is 2;
  attribute ram_slice_end of ram_reg_0_15_2_2 : label is 2;
  attribute RTL_RAM_BITS of ram_reg_0_15_3_3 : label is 128;
  attribute RTL_RAM_NAME of ram_reg_0_15_3_3 : label is "ct_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_15_3_3 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_3_3 : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_15_3_3 : label is "GND:A4";
  attribute ram_addr_begin of ram_reg_0_15_3_3 : label is 0;
  attribute ram_addr_end of ram_reg_0_15_3_3 : label is 15;
  attribute ram_offset of ram_reg_0_15_3_3 : label is 0;
  attribute ram_slice_begin of ram_reg_0_15_3_3 : label is 3;
  attribute ram_slice_end of ram_reg_0_15_3_3 : label is 3;
  attribute RTL_RAM_BITS of ram_reg_0_15_4_4 : label is 128;
  attribute RTL_RAM_NAME of ram_reg_0_15_4_4 : label is "ct_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_15_4_4 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_4_4 : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_15_4_4 : label is "GND:A4";
  attribute ram_addr_begin of ram_reg_0_15_4_4 : label is 0;
  attribute ram_addr_end of ram_reg_0_15_4_4 : label is 15;
  attribute ram_offset of ram_reg_0_15_4_4 : label is 0;
  attribute ram_slice_begin of ram_reg_0_15_4_4 : label is 4;
  attribute ram_slice_end of ram_reg_0_15_4_4 : label is 4;
  attribute RTL_RAM_BITS of ram_reg_0_15_5_5 : label is 128;
  attribute RTL_RAM_NAME of ram_reg_0_15_5_5 : label is "ct_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_15_5_5 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_5_5 : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_15_5_5 : label is "GND:A4";
  attribute ram_addr_begin of ram_reg_0_15_5_5 : label is 0;
  attribute ram_addr_end of ram_reg_0_15_5_5 : label is 15;
  attribute ram_offset of ram_reg_0_15_5_5 : label is 0;
  attribute ram_slice_begin of ram_reg_0_15_5_5 : label is 5;
  attribute ram_slice_end of ram_reg_0_15_5_5 : label is 5;
  attribute RTL_RAM_BITS of ram_reg_0_15_6_6 : label is 128;
  attribute RTL_RAM_NAME of ram_reg_0_15_6_6 : label is "ct_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_15_6_6 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_6_6 : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_15_6_6 : label is "GND:A4";
  attribute ram_addr_begin of ram_reg_0_15_6_6 : label is 0;
  attribute ram_addr_end of ram_reg_0_15_6_6 : label is 15;
  attribute ram_offset of ram_reg_0_15_6_6 : label is 0;
  attribute ram_slice_begin of ram_reg_0_15_6_6 : label is 6;
  attribute ram_slice_end of ram_reg_0_15_6_6 : label is 6;
  attribute RTL_RAM_BITS of ram_reg_0_15_7_7 : label is 128;
  attribute RTL_RAM_NAME of ram_reg_0_15_7_7 : label is "ct_U/ram_reg";
  attribute RTL_RAM_TYPE of ram_reg_0_15_7_7 : label is "RAM_SP";
  attribute XILINX_LEGACY_PRIM of ram_reg_0_15_7_7 : label is "RAM16X1S";
  attribute XILINX_TRANSFORM_PINMAP of ram_reg_0_15_7_7 : label is "GND:A4";
  attribute ram_addr_begin of ram_reg_0_15_7_7 : label is 0;
  attribute ram_addr_end of ram_reg_0_15_7_7 : label is 15;
  attribute ram_offset of ram_reg_0_15_7_7 : label is 0;
  attribute ram_slice_begin of ram_reg_0_15_7_7 : label is 7;
  attribute ram_slice_end of ram_reg_0_15_7_7 : label is 7;
begin
\q0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => q00(0),
      Q => q0(0),
      R => '0'
    );
\q0_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => q00(1),
      Q => q0(1),
      R => '0'
    );
\q0_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => q00(2),
      Q => q0(2),
      R => '0'
    );
\q0_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => q00(3),
      Q => q0(3),
      R => '0'
    );
\q0_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => q00(4),
      Q => q0(4),
      R => '0'
    );
\q0_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => q00(5),
      Q => q0(5),
      R => '0'
    );
\q0_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => q00(6),
      Q => q0(6),
      R => '0'
    );
\q0_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => q00(7),
      Q => q0(7),
      R => '0'
    );
ram_reg_0_15_0_0: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => ct_address0(0),
      A1 => ct_address0(1),
      A2 => ct_address0(2),
      A3 => ct_address0(3),
      A4 => '0',
      D => ct_d0(0),
      O => q00(0),
      WCLK => ap_clk,
      WE => p_0_in
    );
ram_reg_0_15_1_1: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => ct_address0(0),
      A1 => ct_address0(1),
      A2 => ct_address0(2),
      A3 => ct_address0(3),
      A4 => '0',
      D => ct_d0(1),
      O => q00(1),
      WCLK => ap_clk,
      WE => p_0_in
    );
ram_reg_0_15_2_2: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => ct_address0(0),
      A1 => ct_address0(1),
      A2 => ct_address0(2),
      A3 => ct_address0(3),
      A4 => '0',
      D => ct_d0(2),
      O => q00(2),
      WCLK => ap_clk,
      WE => p_0_in
    );
ram_reg_0_15_3_3: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => ct_address0(0),
      A1 => ct_address0(1),
      A2 => ct_address0(2),
      A3 => ct_address0(3),
      A4 => '0',
      D => ct_d0(3),
      O => q00(3),
      WCLK => ap_clk,
      WE => p_0_in
    );
ram_reg_0_15_4_4: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => ct_address0(0),
      A1 => ct_address0(1),
      A2 => ct_address0(2),
      A3 => ct_address0(3),
      A4 => '0',
      D => ct_d0(4),
      O => q00(4),
      WCLK => ap_clk,
      WE => p_0_in
    );
ram_reg_0_15_5_5: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => ct_address0(0),
      A1 => ct_address0(1),
      A2 => ct_address0(2),
      A3 => ct_address0(3),
      A4 => '0',
      D => ct_d0(5),
      O => q00(5),
      WCLK => ap_clk,
      WE => p_0_in
    );
ram_reg_0_15_6_6: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => ct_address0(0),
      A1 => ct_address0(1),
      A2 => ct_address0(2),
      A3 => ct_address0(3),
      A4 => '0',
      D => ct_d0(6),
      O => q00(6),
      WCLK => ap_clk,
      WE => p_0_in
    );
ram_reg_0_15_7_7: unisim.vcomponents.RAM32X1S
    generic map(
      INIT => X"00000000"
    )
        port map (
      A0 => ct_address0(0),
      A1 => ct_address0(1),
      A2 => ct_address0(2),
      A3 => ct_address0(3),
      A4 => '0',
      D => ct_d0(7),
      O => q00(7),
      WCLK => ap_clk,
      WE => p_0_in
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_flow_control_loop_pipe_sequential_init is
  port (
    \src_assign_fu_44_reg[1]\ : out STD_LOGIC;
    \src_assign_fu_44_reg[0]\ : out STD_LOGIC;
    \icmp_ln395_reg_250_reg[0]\ : out STD_LOGIC;
    \icmp_ln395_reg_250_reg[0]_0\ : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    \src_assign_fu_44_reg[2]\ : out STD_LOGIC;
    \src_assign_fu_44_reg[1]_0\ : out STD_LOGIC;
    WEBWE : out STD_LOGIC_VECTOR ( 3 downto 0 );
    grp_clefia_Pipeline_VITIS_LOOP_116_1_fu_205_Clefia_enc_address0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    add_ln117_fu_88_p2 : out STD_LOGIC_VECTOR ( 2 downto 0 );
    grp_clefia_Pipeline_VITIS_LOOP_116_1_fu_205_ap_ready : out STD_LOGIC;
    src_assign_fu_440 : out STD_LOGIC;
    ap_loop_init_int_reg_0 : out STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    ap_loop_exit_ready_pp0_iter1_reg_reg : in STD_LOGIC;
    grp_clefia_Pipeline_VITIS_LOOP_116_1_fu_205_ap_start_reg : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    grp_ClefiaEncrypt_1_fu_190_Clefia_enc_address0 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ap_loop_exit_ready_pp0_iter1_reg_reg_0 : in STD_LOGIC;
    icmp_ln395_reg_250 : in STD_LOGIC;
    ap_loop_exit_ready_pp0_iter1_reg : in STD_LOGIC;
    \src_assign_fu_44_reg[2]_0\ : in STD_LOGIC;
    grp_clefia_Pipeline_VITIS_LOOP_116_1_fu_205_ap_start_reg_reg : in STD_LOGIC;
    grp_ClefiaEncrypt_1_fu_190_Clefia_enc_we0 : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_flow_control_loop_pipe_sequential_init;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_flow_control_loop_pipe_sequential_init is
  signal ap_done_cache : STD_LOGIC;
  signal \ap_done_cache_i_1__32_n_0\ : STD_LOGIC;
  signal ap_loop_init_int : STD_LOGIC;
  signal \ap_loop_init_int_i_1__32_n_0\ : STD_LOGIC;
  signal grp_clefia_Pipeline_VITIS_LOOP_116_1_fu_205_ap_start_reg_i_2_n_0 : STD_LOGIC;
  signal \^src_assign_fu_44_reg[0]\ : STD_LOGIC;
  signal \^src_assign_fu_44_reg[1]\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \ap_CS_fsm[5]_i_1__4\ : label is "soft_lutpair667";
  attribute SOFT_HLUTNM of \ap_CS_fsm[7]_i_2\ : label is "soft_lutpair666";
  attribute SOFT_HLUTNM of \ap_CS_fsm[8]_i_2\ : label is "soft_lutpair666";
  attribute SOFT_HLUTNM of \ap_done_cache_i_1__32\ : label is "soft_lutpair667";
  attribute SOFT_HLUTNM of \ap_loop_init_int_i_1__32\ : label is "soft_lutpair670";
  attribute SOFT_HLUTNM of grp_clefia_Pipeline_VITIS_LOOP_116_1_fu_205_ap_start_reg_i_2 : label is "soft_lutpair669";
  attribute SOFT_HLUTNM of mem_reg_i_32 : label is "soft_lutpair670";
  attribute SOFT_HLUTNM of mem_reg_i_37 : label is "soft_lutpair665";
  attribute SOFT_HLUTNM of mem_reg_i_39 : label is "soft_lutpair664";
  attribute SOFT_HLUTNM of \src_assign_fu_44[0]_i_1__0\ : label is "soft_lutpair665";
  attribute SOFT_HLUTNM of \src_assign_fu_44[1]_i_1__0\ : label is "soft_lutpair669";
  attribute SOFT_HLUTNM of \src_assign_fu_44[2]_i_1__0\ : label is "soft_lutpair668";
  attribute SOFT_HLUTNM of \src_assign_fu_44[3]_i_2__0\ : label is "soft_lutpair668";
  attribute SOFT_HLUTNM of \zext_ln114_reg_112[3]_i_1__1\ : label is "soft_lutpair664";
begin
  \src_assign_fu_44_reg[0]\ <= \^src_assign_fu_44_reg[0]\;
  \src_assign_fu_44_reg[1]\ <= \^src_assign_fu_44_reg[1]\;
\ap_CS_fsm[5]_i_1__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABBAAAA"
    )
        port map (
      I0 => Q(1),
      I1 => ap_loop_exit_ready_pp0_iter1_reg,
      I2 => grp_clefia_Pipeline_VITIS_LOOP_116_1_fu_205_ap_start_reg,
      I3 => ap_done_cache,
      I4 => Q(2),
      O => D(0)
    );
\ap_CS_fsm[7]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"45440000"
    )
        port map (
      I0 => icmp_ln395_reg_250,
      I1 => ap_loop_exit_ready_pp0_iter1_reg,
      I2 => grp_clefia_Pipeline_VITIS_LOOP_116_1_fu_205_ap_start_reg,
      I3 => ap_done_cache,
      I4 => Q(2),
      O => \icmp_ln395_reg_250_reg[0]_0\
    );
\ap_CS_fsm[8]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8A880000"
    )
        port map (
      I0 => icmp_ln395_reg_250,
      I1 => ap_loop_exit_ready_pp0_iter1_reg,
      I2 => grp_clefia_Pipeline_VITIS_LOOP_116_1_fu_205_ap_start_reg,
      I3 => ap_done_cache,
      I4 => Q(2),
      O => \icmp_ln395_reg_250_reg[0]\
    );
\ap_done_cache_i_1__32\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => ap_loop_exit_ready_pp0_iter1_reg,
      I1 => grp_clefia_Pipeline_VITIS_LOOP_116_1_fu_205_ap_start_reg,
      I2 => ap_done_cache,
      O => \ap_done_cache_i_1__32_n_0\
    );
ap_done_cache_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_done_cache_i_1__32_n_0\,
      Q => ap_done_cache,
      R => ap_rst_n_inv
    );
\ap_loop_exit_ready_pp0_iter1_reg_i_1__20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2000000000000000"
    )
        port map (
      I0 => grp_clefia_Pipeline_VITIS_LOOP_116_1_fu_205_ap_start_reg_reg,
      I1 => ap_loop_init_int,
      I2 => grp_clefia_Pipeline_VITIS_LOOP_116_1_fu_205_ap_start_reg,
      I3 => \src_assign_fu_44_reg[2]_0\,
      I4 => ap_loop_exit_ready_pp0_iter1_reg_reg_0,
      I5 => ap_loop_exit_ready_pp0_iter1_reg_reg,
      O => grp_clefia_Pipeline_VITIS_LOOP_116_1_fu_205_ap_ready
    );
\ap_loop_init_int_i_1__32\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF4F"
    )
        port map (
      I0 => grp_clefia_Pipeline_VITIS_LOOP_116_1_fu_205_ap_start_reg,
      I1 => ap_loop_init_int,
      I2 => ap_rst_n,
      I3 => ap_loop_exit_ready_pp0_iter1_reg,
      O => \ap_loop_init_int_i_1__32_n_0\
    );
ap_loop_init_int_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_loop_init_int_i_1__32_n_0\,
      Q => ap_loop_init_int,
      R => '0'
    );
grp_clefia_Pipeline_VITIS_LOOP_116_1_fu_205_ap_start_reg_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFF0B0F0F0"
    )
        port map (
      I0 => grp_clefia_Pipeline_VITIS_LOOP_116_1_fu_205_ap_start_reg_i_2_n_0,
      I1 => \src_assign_fu_44_reg[2]_0\,
      I2 => grp_clefia_Pipeline_VITIS_LOOP_116_1_fu_205_ap_start_reg,
      I3 => ap_loop_init_int,
      I4 => grp_clefia_Pipeline_VITIS_LOOP_116_1_fu_205_ap_start_reg_reg,
      I5 => Q(1),
      O => \src_assign_fu_44_reg[2]\
    );
grp_clefia_Pipeline_VITIS_LOOP_116_1_fu_205_ap_start_reg_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D5FF"
    )
        port map (
      I0 => ap_loop_exit_ready_pp0_iter1_reg_reg_0,
      I1 => ap_loop_init_int,
      I2 => grp_clefia_Pipeline_VITIS_LOOP_116_1_fu_205_ap_start_reg,
      I3 => ap_loop_exit_ready_pp0_iter1_reg_reg,
      O => grp_clefia_Pipeline_VITIS_LOOP_116_1_fu_205_ap_start_reg_i_2_n_0
    );
mem_reg_i_27: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \^src_assign_fu_44_reg[0]\,
      I1 => grp_ClefiaEncrypt_1_fu_190_Clefia_enc_we0,
      I2 => Q(0),
      I3 => \^src_assign_fu_44_reg[1]\,
      O => WEBWE(3)
    );
mem_reg_i_28: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => grp_ClefiaEncrypt_1_fu_190_Clefia_enc_we0,
      I1 => Q(0),
      I2 => \^src_assign_fu_44_reg[0]\,
      I3 => \^src_assign_fu_44_reg[1]\,
      O => WEBWE(2)
    );
\mem_reg_i_29__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => \^src_assign_fu_44_reg[0]\,
      I1 => grp_ClefiaEncrypt_1_fu_190_Clefia_enc_we0,
      I2 => Q(0),
      I3 => \^src_assign_fu_44_reg[1]\,
      O => WEBWE(1)
    );
\mem_reg_i_30__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0008"
    )
        port map (
      I0 => grp_ClefiaEncrypt_1_fu_190_Clefia_enc_we0,
      I1 => Q(0),
      I2 => \^src_assign_fu_44_reg[0]\,
      I3 => \^src_assign_fu_44_reg[1]\,
      O => WEBWE(0)
    );
mem_reg_i_32: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => grp_clefia_Pipeline_VITIS_LOOP_116_1_fu_205_ap_start_reg_reg,
      I1 => grp_clefia_Pipeline_VITIS_LOOP_116_1_fu_205_ap_start_reg,
      I2 => ap_loop_init_int,
      O => grp_clefia_Pipeline_VITIS_LOOP_116_1_fu_205_Clefia_enc_address0(0)
    );
mem_reg_i_37: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2AFF2A00"
    )
        port map (
      I0 => ap_loop_exit_ready_pp0_iter1_reg_reg_0,
      I1 => grp_clefia_Pipeline_VITIS_LOOP_116_1_fu_205_ap_start_reg,
      I2 => ap_loop_init_int,
      I3 => Q(2),
      I4 => grp_ClefiaEncrypt_1_fu_190_Clefia_enc_address0(0),
      O => \^src_assign_fu_44_reg[0]\
    );
mem_reg_i_39: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2AFF2A00"
    )
        port map (
      I0 => ap_loop_exit_ready_pp0_iter1_reg_reg,
      I1 => grp_clefia_Pipeline_VITIS_LOOP_116_1_fu_205_ap_start_reg,
      I2 => ap_loop_init_int,
      I3 => Q(2),
      I4 => grp_ClefiaEncrypt_1_fu_190_Clefia_enc_address0(1),
      O => \^src_assign_fu_44_reg[1]\
    );
\src_assign_fu_44[0]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => ap_loop_init_int,
      I1 => ap_loop_exit_ready_pp0_iter1_reg_reg_0,
      O => add_ln117_fu_88_p2(0)
    );
\src_assign_fu_44[1]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"12"
    )
        port map (
      I0 => ap_loop_exit_ready_pp0_iter1_reg_reg_0,
      I1 => ap_loop_init_int,
      I2 => ap_loop_exit_ready_pp0_iter1_reg_reg,
      O => add_ln117_fu_88_p2(1)
    );
\src_assign_fu_44[2]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0708"
    )
        port map (
      I0 => ap_loop_exit_ready_pp0_iter1_reg_reg,
      I1 => ap_loop_exit_ready_pp0_iter1_reg_reg_0,
      I2 => ap_loop_init_int,
      I3 => \src_assign_fu_44_reg[2]_0\,
      O => \src_assign_fu_44_reg[1]_0\
    );
\src_assign_fu_44[3]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D0F0F0F0F0F0F0F0"
    )
        port map (
      I0 => grp_clefia_Pipeline_VITIS_LOOP_116_1_fu_205_ap_start_reg_reg,
      I1 => ap_loop_init_int,
      I2 => grp_clefia_Pipeline_VITIS_LOOP_116_1_fu_205_ap_start_reg,
      I3 => \src_assign_fu_44_reg[2]_0\,
      I4 => ap_loop_exit_ready_pp0_iter1_reg_reg_0,
      I5 => ap_loop_exit_ready_pp0_iter1_reg_reg,
      O => src_assign_fu_440
    );
\src_assign_fu_44[3]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"007F0080"
    )
        port map (
      I0 => ap_loop_exit_ready_pp0_iter1_reg_reg_0,
      I1 => ap_loop_exit_ready_pp0_iter1_reg_reg,
      I2 => \src_assign_fu_44_reg[2]_0\,
      I3 => ap_loop_init_int,
      I4 => grp_clefia_Pipeline_VITIS_LOOP_116_1_fu_205_ap_start_reg_reg,
      O => add_ln117_fu_88_p2(2)
    );
\zext_ln114_reg_112[3]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => ap_loop_init_int,
      I1 => grp_clefia_Pipeline_VITIS_LOOP_116_1_fu_205_ap_start_reg,
      O => ap_loop_init_int_reg_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_flow_control_loop_pipe_sequential_init_1 is
  port (
    ap_loop_init_int_reg_0 : out STD_LOGIC;
    r_assign_fu_122_reg_3_sp_1 : out STD_LOGIC;
    \r_assign_fu_122_reg[3]_0\ : out STD_LOGIC;
    ap_loop_init_int_reg_1 : out STD_LOGIC_VECTOR ( 0 to 0 );
    ap_done_cache_reg_0 : out STD_LOGIC;
    add_ln210_fu_783_p2 : out STD_LOGIC_VECTOR ( 2 downto 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_210_1_fu_92_ap_start_reg : in STD_LOGIC;
    ap_loop_exit_ready_pp0_iter1_reg : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    r_assign_fu_122_reg : in STD_LOGIC_VECTOR ( 3 downto 0 );
    icmp_ln216_reg_841 : in STD_LOGIC;
    \r_assign_fu_122_reg[3]_1\ : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    ap_loop_init_int_reg_2 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_flow_control_loop_pipe_sequential_init_1 : entity is "clefia_flow_control_loop_pipe_sequential_init";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_flow_control_loop_pipe_sequential_init_1;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_flow_control_loop_pipe_sequential_init_1 is
  signal ap_done_cache : STD_LOGIC;
  signal ap_done_cache_i_1_n_0 : STD_LOGIC;
  signal ap_loop_init_int : STD_LOGIC;
  signal ap_loop_init_int_i_1_n_0 : STD_LOGIC;
  signal \^ap_loop_init_int_reg_1\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \icmp_ln216_reg_841[0]_i_2_n_0\ : STD_LOGIC;
  signal r_assign_fu_122_reg_3_sn_1 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \ap_CS_fsm[4]_i_2\ : label is "soft_lutpair611";
  attribute SOFT_HLUTNM of ap_done_cache_i_1 : label is "soft_lutpair611";
  attribute SOFT_HLUTNM of \r_assign_fu_122[0]_i_1\ : label is "soft_lutpair610";
  attribute SOFT_HLUTNM of \r_assign_fu_122[1]_i_1\ : label is "soft_lutpair610";
begin
  ap_loop_init_int_reg_1(0) <= \^ap_loop_init_int_reg_1\(0);
  r_assign_fu_122_reg_3_sp_1 <= r_assign_fu_122_reg_3_sn_1;
\ap_CS_fsm[4]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0DDD"
    )
        port map (
      I0 => ap_done_cache,
      I1 => grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_210_1_fu_92_ap_start_reg,
      I2 => ap_loop_exit_ready_pp0_iter1_reg,
      I3 => Q(0),
      O => ap_done_cache_reg_0
    );
ap_done_cache_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D5C0"
    )
        port map (
      I0 => grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_210_1_fu_92_ap_start_reg,
      I1 => ap_loop_exit_ready_pp0_iter1_reg,
      I2 => Q(0),
      I3 => ap_done_cache,
      O => ap_done_cache_i_1_n_0
    );
ap_done_cache_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_done_cache_i_1_n_0,
      Q => ap_done_cache,
      R => SR(0)
    );
ap_loop_init_int_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF8F8F8FFF8FFF8F"
    )
        port map (
      I0 => ap_loop_exit_ready_pp0_iter1_reg,
      I1 => Q(0),
      I2 => ap_rst_n,
      I3 => ap_loop_init_int,
      I4 => ap_loop_init_int_reg_2,
      I5 => Q(1),
      O => ap_loop_init_int_i_1_n_0
    );
ap_loop_init_int_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_loop_init_int_i_1_n_0,
      Q => ap_loop_init_int,
      R => '0'
    );
\icmp_ln216_reg_841[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"002AFFFF002A0000"
    )
        port map (
      I0 => \icmp_ln216_reg_841[0]_i_2_n_0\,
      I1 => ap_loop_init_int,
      I2 => grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_210_1_fu_92_ap_start_reg,
      I3 => r_assign_fu_122_reg(3),
      I4 => Q(0),
      I5 => icmp_ln216_reg_841,
      O => ap_loop_init_int_reg_0
    );
\icmp_ln216_reg_841[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000001111111"
    )
        port map (
      I0 => r_assign_fu_122_reg(1),
      I1 => r_assign_fu_122_reg(0),
      I2 => grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_210_1_fu_92_ap_start_reg,
      I3 => Q(0),
      I4 => ap_loop_init_int,
      I5 => r_assign_fu_122_reg(2),
      O => \icmp_ln216_reg_841[0]_i_2_n_0\
    );
\idx21_fu_118[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => ap_loop_init_int,
      I1 => Q(0),
      I2 => grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_210_1_fu_92_ap_start_reg,
      O => \^ap_loop_init_int_reg_1\(0)
    );
\r_assign_fu_122[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1555"
    )
        port map (
      I0 => r_assign_fu_122_reg(0),
      I1 => grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_210_1_fu_92_ap_start_reg,
      I2 => Q(0),
      I3 => ap_loop_init_int,
      O => add_ln210_fu_783_p2(0)
    );
\r_assign_fu_122[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2AAA1555"
    )
        port map (
      I0 => r_assign_fu_122_reg(0),
      I1 => ap_loop_init_int,
      I2 => Q(0),
      I3 => grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_210_1_fu_92_ap_start_reg,
      I4 => r_assign_fu_122_reg(1),
      O => add_ln210_fu_783_p2(1)
    );
\r_assign_fu_122[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0EEEEEEE01111111"
    )
        port map (
      I0 => r_assign_fu_122_reg(1),
      I1 => r_assign_fu_122_reg(0),
      I2 => ap_loop_init_int,
      I3 => Q(0),
      I4 => grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_210_1_fu_92_ap_start_reg,
      I5 => r_assign_fu_122_reg(2),
      O => add_ln210_fu_783_p2(2)
    );
\r_assign_fu_122[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3333333333333332"
    )
        port map (
      I0 => r_assign_fu_122_reg(3),
      I1 => \r_assign_fu_122_reg[3]_1\,
      I2 => ap_loop_init_int,
      I3 => r_assign_fu_122_reg(1),
      I4 => r_assign_fu_122_reg(0),
      I5 => r_assign_fu_122_reg(2),
      O => r_assign_fu_122_reg_3_sn_1
    );
\r_assign_fu_122[3]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FAFAFAF9"
    )
        port map (
      I0 => r_assign_fu_122_reg(3),
      I1 => r_assign_fu_122_reg(2),
      I2 => \^ap_loop_init_int_reg_1\(0),
      I3 => r_assign_fu_122_reg(0),
      I4 => r_assign_fu_122_reg(1),
      O => \r_assign_fu_122_reg[3]_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_flow_control_loop_pipe_sequential_init_10 is
  port (
    \idx_fu_30_reg[4]\ : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_sig_allocacmp_idx_load : out STD_LOGIC_VECTOR ( 4 downto 0 );
    add_ln117_fu_74_p2 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_116_1_fu_84_ap_start_reg_reg : out STD_LOGIC;
    idx_fu_300 : out STD_LOGIC;
    \ap_CS_fsm_reg[1]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    ap_done_cache_reg_0 : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_116_1_fu_84_ap_start_reg : in STD_LOGIC;
    ap_loop_exit_ready_pp0_iter1_reg : in STD_LOGIC;
    grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_116_1_fu_84_ap_start_reg_reg_0 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    grp_ClefiaKeySet256_fu_148_ap_start_reg : in STD_LOGIC;
    \zext_ln114_reg_98_reg[0]\ : in STD_LOGIC;
    \zext_ln114_reg_98_reg[2]\ : in STD_LOGIC;
    \idx_fu_30_reg[4]_0\ : in STD_LOGIC;
    \idx_fu_30_reg[4]_1\ : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_flow_control_loop_pipe_sequential_init_10 : entity is "clefia_flow_control_loop_pipe_sequential_init";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_flow_control_loop_pipe_sequential_init_10;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_flow_control_loop_pipe_sequential_init_10 is
  signal ap_done_cache : STD_LOGIC;
  signal \ap_done_cache_i_1__0_n_0\ : STD_LOGIC;
  signal ap_loop_init_int : STD_LOGIC;
  signal \ap_loop_init_int_i_1__2_n_0\ : STD_LOGIC;
  signal \^ap_sig_allocacmp_idx_load\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_116_1_fu_84_ap_start_reg_i_2_n_0 : STD_LOGIC;
  signal \idx_fu_30[4]_i_3_n_0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \ap_CS_fsm[2]_i_1\ : label is "soft_lutpair539";
  attribute SOFT_HLUTNM of \ap_done_cache_i_1__0\ : label is "soft_lutpair539";
  attribute SOFT_HLUTNM of \ap_loop_init_int_i_1__2\ : label is "soft_lutpair538";
  attribute SOFT_HLUTNM of g0_b0 : label is "soft_lutpair537";
  attribute SOFT_HLUTNM of g0_b1 : label is "soft_lutpair536";
  attribute SOFT_HLUTNM of g0_b2 : label is "soft_lutpair537";
  attribute SOFT_HLUTNM of g0_b3 : label is "soft_lutpair536";
  attribute SOFT_HLUTNM of g0_b4 : label is "soft_lutpair541";
  attribute SOFT_HLUTNM of g0_b6 : label is "soft_lutpair542";
  attribute SOFT_HLUTNM of \idx_fu_30[1]_i_1\ : label is "soft_lutpair543";
  attribute SOFT_HLUTNM of \idx_fu_30[2]_i_1\ : label is "soft_lutpair535";
  attribute SOFT_HLUTNM of \idx_fu_30[3]_i_1\ : label is "soft_lutpair535";
  attribute SOFT_HLUTNM of \idx_fu_30[4]_i_3\ : label is "soft_lutpair540";
  attribute SOFT_HLUTNM of \zext_ln114_reg_98[0]_i_1\ : label is "soft_lutpair541";
  attribute SOFT_HLUTNM of \zext_ln114_reg_98[1]_i_1\ : label is "soft_lutpair538";
  attribute SOFT_HLUTNM of \zext_ln114_reg_98[2]_i_1\ : label is "soft_lutpair542";
  attribute SOFT_HLUTNM of \zext_ln114_reg_98[3]_i_1\ : label is "soft_lutpair540";
  attribute SOFT_HLUTNM of \zext_ln114_reg_98[4]_i_1\ : label is "soft_lutpair543";
begin
  ap_sig_allocacmp_idx_load(4 downto 0) <= \^ap_sig_allocacmp_idx_load\(4 downto 0);
\ap_CS_fsm[1]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8F888F8F88888888"
    )
        port map (
      I0 => Q(0),
      I1 => grp_ClefiaKeySet256_fu_148_ap_start_reg,
      I2 => ap_loop_exit_ready_pp0_iter1_reg,
      I3 => grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_116_1_fu_84_ap_start_reg,
      I4 => ap_done_cache,
      I5 => Q(1),
      O => \ap_CS_fsm_reg[1]\(0)
    );
\ap_CS_fsm[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AA08"
    )
        port map (
      I0 => Q(1),
      I1 => ap_done_cache,
      I2 => grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_116_1_fu_84_ap_start_reg,
      I3 => ap_loop_exit_ready_pp0_iter1_reg,
      O => \ap_CS_fsm_reg[1]\(1)
    );
\ap_done_cache_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"DC"
    )
        port map (
      I0 => grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_116_1_fu_84_ap_start_reg,
      I1 => ap_loop_exit_ready_pp0_iter1_reg,
      I2 => ap_done_cache,
      O => \ap_done_cache_i_1__0_n_0\
    );
ap_done_cache_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_done_cache_i_1__0_n_0\,
      Q => ap_done_cache,
      R => ap_done_cache_reg_0
    );
\ap_loop_exit_ready_pp0_iter1_reg_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_116_1_fu_84_ap_start_reg,
      I1 => \zext_ln114_reg_98_reg[0]\,
      I2 => \^ap_sig_allocacmp_idx_load\(1),
      I3 => \zext_ln114_reg_98_reg[2]\,
      I4 => \^ap_sig_allocacmp_idx_load\(3),
      I5 => grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_116_1_fu_84_ap_start_reg_reg_0,
      O => grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_116_1_fu_84_ap_start_reg_reg
    );
\ap_loop_init_int_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF4F"
    )
        port map (
      I0 => grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_116_1_fu_84_ap_start_reg,
      I1 => ap_loop_init_int,
      I2 => ap_rst_n,
      I3 => ap_loop_exit_ready_pp0_iter1_reg,
      O => \ap_loop_init_int_i_1__2_n_0\
    );
ap_loop_init_int_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_loop_init_int_i_1__2_n_0\,
      Q => ap_loop_init_int,
      R => '0'
    );
g0_b0: unisim.vcomponents.LUT4
    generic map(
      INIT => X"C0D5"
    )
        port map (
      I0 => grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_116_1_fu_84_ap_start_reg_reg_0,
      I1 => ap_loop_init_int,
      I2 => grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_116_1_fu_84_ap_start_reg,
      I3 => \zext_ln114_reg_98_reg[0]\,
      O => D(0)
    );
g0_b1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00D5"
    )
        port map (
      I0 => grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_116_1_fu_84_ap_start_reg_reg_0,
      I1 => ap_loop_init_int,
      I2 => grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_116_1_fu_84_ap_start_reg,
      I3 => \^ap_sig_allocacmp_idx_load\(1),
      O => D(1)
    );
g0_b2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"C0D5"
    )
        port map (
      I0 => grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_116_1_fu_84_ap_start_reg_reg_0,
      I1 => ap_loop_init_int,
      I2 => grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_116_1_fu_84_ap_start_reg,
      I3 => \zext_ln114_reg_98_reg[2]\,
      O => D(2)
    );
g0_b3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00D5"
    )
        port map (
      I0 => grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_116_1_fu_84_ap_start_reg_reg_0,
      I1 => ap_loop_init_int,
      I2 => grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_116_1_fu_84_ap_start_reg,
      I3 => \^ap_sig_allocacmp_idx_load\(3),
      O => D(3)
    );
g0_b4: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D5"
    )
        port map (
      I0 => \zext_ln114_reg_98_reg[0]\,
      I1 => ap_loop_init_int,
      I2 => grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_116_1_fu_84_ap_start_reg,
      O => D(4)
    );
g0_b5: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^ap_sig_allocacmp_idx_load\(1),
      O => D(5)
    );
g0_b6: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D5"
    )
        port map (
      I0 => \zext_ln114_reg_98_reg[2]\,
      I1 => ap_loop_init_int,
      I2 => grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_116_1_fu_84_ap_start_reg,
      O => D(6)
    );
g0_b7: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^ap_sig_allocacmp_idx_load\(3),
      O => D(7)
    );
grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_116_1_fu_84_ap_start_reg_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF707070"
    )
        port map (
      I0 => grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_116_1_fu_84_ap_start_reg_reg_0,
      I1 => grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_116_1_fu_84_ap_start_reg_i_2_n_0,
      I2 => grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_116_1_fu_84_ap_start_reg,
      I3 => Q(0),
      I4 => grp_ClefiaKeySet256_fu_148_ap_start_reg,
      O => \idx_fu_30_reg[4]\
    );
grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_116_1_fu_84_ap_start_reg_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0080808000000000"
    )
        port map (
      I0 => \zext_ln114_reg_98_reg[0]\,
      I1 => \idx_fu_30_reg[4]_1\,
      I2 => \zext_ln114_reg_98_reg[2]\,
      I3 => grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_116_1_fu_84_ap_start_reg,
      I4 => ap_loop_init_int,
      I5 => \idx_fu_30_reg[4]_0\,
      O => grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_116_1_fu_84_ap_start_reg_i_2_n_0
    );
\idx_fu_30[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"12"
    )
        port map (
      I0 => \idx_fu_30_reg[4]_1\,
      I1 => ap_loop_init_int,
      I2 => \zext_ln114_reg_98_reg[0]\,
      O => add_ln117_fu_74_p2(0)
    );
\idx_fu_30[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0708"
    )
        port map (
      I0 => \idx_fu_30_reg[4]_1\,
      I1 => \zext_ln114_reg_98_reg[0]\,
      I2 => ap_loop_init_int,
      I3 => \zext_ln114_reg_98_reg[2]\,
      O => add_ln117_fu_74_p2(1)
    );
\idx_fu_30[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"007F0080"
    )
        port map (
      I0 => \zext_ln114_reg_98_reg[0]\,
      I1 => \idx_fu_30_reg[4]_1\,
      I2 => \zext_ln114_reg_98_reg[2]\,
      I3 => ap_loop_init_int,
      I4 => \idx_fu_30_reg[4]_0\,
      O => add_ln117_fu_74_p2(2)
    );
\idx_fu_30[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2AAAAAAAAAAAAAAA"
    )
        port map (
      I0 => grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_116_1_fu_84_ap_start_reg,
      I1 => \zext_ln114_reg_98_reg[0]\,
      I2 => \^ap_sig_allocacmp_idx_load\(1),
      I3 => \zext_ln114_reg_98_reg[2]\,
      I4 => \^ap_sig_allocacmp_idx_load\(3),
      I5 => grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_116_1_fu_84_ap_start_reg_reg_0,
      O => idx_fu_300
    );
\idx_fu_30[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00007FFF00008000"
    )
        port map (
      I0 => \idx_fu_30_reg[4]_0\,
      I1 => \zext_ln114_reg_98_reg[2]\,
      I2 => \idx_fu_30_reg[4]_1\,
      I3 => \zext_ln114_reg_98_reg[0]\,
      I4 => \idx_fu_30[4]_i_3_n_0\,
      I5 => grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_116_1_fu_84_ap_start_reg_reg_0,
      O => add_ln117_fu_74_p2(3)
    );
\idx_fu_30[4]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_116_1_fu_84_ap_start_reg,
      I1 => ap_loop_init_int,
      O => \idx_fu_30[4]_i_3_n_0\
    );
\zext_ln114_reg_98[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \zext_ln114_reg_98_reg[0]\,
      I1 => ap_loop_init_int,
      I2 => grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_116_1_fu_84_ap_start_reg,
      O => \^ap_sig_allocacmp_idx_load\(0)
    );
\zext_ln114_reg_98[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \idx_fu_30_reg[4]_1\,
      I1 => ap_loop_init_int,
      I2 => grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_116_1_fu_84_ap_start_reg,
      O => \^ap_sig_allocacmp_idx_load\(1)
    );
\zext_ln114_reg_98[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \zext_ln114_reg_98_reg[2]\,
      I1 => ap_loop_init_int,
      I2 => grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_116_1_fu_84_ap_start_reg,
      O => \^ap_sig_allocacmp_idx_load\(2)
    );
\zext_ln114_reg_98[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \idx_fu_30_reg[4]_0\,
      I1 => ap_loop_init_int,
      I2 => grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_116_1_fu_84_ap_start_reg,
      O => \^ap_sig_allocacmp_idx_load\(3)
    );
\zext_ln114_reg_98[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_116_1_fu_84_ap_start_reg_reg_0,
      I1 => ap_loop_init_int,
      I2 => grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_116_1_fu_84_ap_start_reg,
      O => \^ap_sig_allocacmp_idx_load\(4)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_flow_control_loop_pipe_sequential_init_12 is
  port (
    \ap_CS_fsm_reg[4]\ : out STD_LOGIC;
    ADDRBWRADDR : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \idx31_fu_30_reg[2]\ : out STD_LOGIC;
    \idx31_fu_30_reg[4]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_116_13_fu_112_fout_address0 : out STD_LOGIC_VECTOR ( 2 downto 0 );
    grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_116_13_fu_112_ap_start_reg_reg : out STD_LOGIC;
    idx31_fu_300 : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \idx31_fu_30_reg[3]\ : out STD_LOGIC;
    \idx31_fu_30_reg[1]\ : out STD_LOGIC;
    \idx31_fu_30_reg[1]_0\ : out STD_LOGIC;
    ap_loop_init_int_reg_0 : out STD_LOGIC;
    ap_done_cache_reg_0 : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_116_13_fu_112_ap_start_reg : in STD_LOGIC;
    ap_loop_exit_ready_pp0_iter1_reg : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_116_13_fu_112_ap_start_reg_reg_0 : in STD_LOGIC;
    ram_reg : in STD_LOGIC;
    ADDRARDADDR : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ram_reg_0 : in STD_LOGIC;
    \idx31_fu_30_reg[4]_0\ : in STD_LOGIC;
    \idx31_fu_30_reg[4]_1\ : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_rst_n : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_flow_control_loop_pipe_sequential_init_12 : entity is "clefia_flow_control_loop_pipe_sequential_init";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_flow_control_loop_pipe_sequential_init_12;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_flow_control_loop_pipe_sequential_init_12 is
  signal ap_done_cache : STD_LOGIC;
  signal \ap_done_cache_i_1__2_n_0\ : STD_LOGIC;
  signal ap_loop_init_int : STD_LOGIC;
  signal \ap_loop_init_int_i_1__3_n_0\ : STD_LOGIC;
  signal \idx31_fu_30[4]_i_3_n_0\ : STD_LOGIC;
  signal \idx31_fu_30[4]_i_4_n_0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \ap_CS_fsm[6]_i_1\ : label is "soft_lutpair527";
  attribute SOFT_HLUTNM of \ap_done_cache_i_1__2\ : label is "soft_lutpair527";
  attribute SOFT_HLUTNM of \ap_loop_exit_ready_pp0_iter1_reg_i_1__1\ : label is "soft_lutpair532";
  attribute SOFT_HLUTNM of \ap_loop_init_int_i_1__3\ : label is "soft_lutpair530";
  attribute SOFT_HLUTNM of grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_116_13_fu_112_ap_start_reg_i_1 : label is "soft_lutpair529";
  attribute SOFT_HLUTNM of \idx31_fu_30[0]_i_1\ : label is "soft_lutpair534";
  attribute SOFT_HLUTNM of \idx31_fu_30[1]_i_1\ : label is "soft_lutpair531";
  attribute SOFT_HLUTNM of \idx31_fu_30[2]_i_1\ : label is "soft_lutpair528";
  attribute SOFT_HLUTNM of \idx31_fu_30[3]_i_1\ : label is "soft_lutpair528";
  attribute SOFT_HLUTNM of \idx31_fu_30[4]_i_1\ : label is "soft_lutpair529";
  attribute SOFT_HLUTNM of \idx31_fu_30[4]_i_4\ : label is "soft_lutpair532";
  attribute SOFT_HLUTNM of \zext_ln114_reg_98[0]_i_1__0\ : label is "soft_lutpair533";
  attribute SOFT_HLUTNM of \zext_ln114_reg_98[1]_i_1__0\ : label is "soft_lutpair531";
  attribute SOFT_HLUTNM of \zext_ln114_reg_98[2]_i_1__0\ : label is "soft_lutpair533";
  attribute SOFT_HLUTNM of \zext_ln114_reg_98[3]_i_1__0\ : label is "soft_lutpair534";
  attribute SOFT_HLUTNM of \zext_ln114_reg_98[4]_i_1__0\ : label is "soft_lutpair530";
begin
\ap_CS_fsm[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABBAAAA"
    )
        port map (
      I0 => Q(0),
      I1 => ap_loop_exit_ready_pp0_iter1_reg,
      I2 => grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_116_13_fu_112_ap_start_reg,
      I3 => ap_done_cache,
      I4 => Q(1),
      O => D(0)
    );
\ap_CS_fsm[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFEEAAAA"
    )
        port map (
      I0 => E(0),
      I1 => ap_loop_exit_ready_pp0_iter1_reg,
      I2 => grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_116_13_fu_112_ap_start_reg,
      I3 => ap_done_cache,
      I4 => Q(1),
      O => D(1)
    );
\ap_done_cache_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"DC"
    )
        port map (
      I0 => grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_116_13_fu_112_ap_start_reg,
      I1 => ap_loop_exit_ready_pp0_iter1_reg,
      I2 => ap_done_cache,
      O => \ap_done_cache_i_1__2_n_0\
    );
ap_done_cache_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_done_cache_i_1__2_n_0\,
      Q => ap_done_cache,
      R => ap_done_cache_reg_0
    );
\ap_loop_exit_ready_pp0_iter1_reg_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_116_13_fu_112_ap_start_reg,
      I1 => \idx31_fu_30[4]_i_3_n_0\,
      I2 => grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_116_13_fu_112_ap_start_reg_reg_0,
      O => grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_116_13_fu_112_ap_start_reg_reg
    );
\ap_loop_init_int_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF4F"
    )
        port map (
      I0 => grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_116_13_fu_112_ap_start_reg,
      I1 => ap_loop_init_int,
      I2 => ap_rst_n,
      I3 => ap_loop_exit_ready_pp0_iter1_reg,
      O => \ap_loop_init_int_i_1__3_n_0\
    );
ap_loop_init_int_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_loop_init_int_i_1__3_n_0\,
      Q => ap_loop_init_int,
      R => '0'
    );
grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_116_13_fu_112_ap_start_reg_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BFAA"
    )
        port map (
      I0 => Q(0),
      I1 => grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_116_13_fu_112_ap_start_reg_reg_0,
      I2 => \idx31_fu_30[4]_i_3_n_0\,
      I3 => grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_116_13_fu_112_ap_start_reg,
      O => \ap_CS_fsm_reg[4]\
    );
\idx31_fu_30[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => ap_loop_init_int,
      I1 => \idx31_fu_30_reg[4]_1\,
      O => ap_loop_init_int_reg_0
    );
\idx31_fu_30[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"12"
    )
        port map (
      I0 => \idx31_fu_30_reg[4]_0\,
      I1 => ap_loop_init_int,
      I2 => \idx31_fu_30_reg[4]_1\,
      O => \idx31_fu_30_reg[1]_0\
    );
\idx31_fu_30[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0708"
    )
        port map (
      I0 => \idx31_fu_30_reg[4]_0\,
      I1 => \idx31_fu_30_reg[4]_1\,
      I2 => ap_loop_init_int,
      I3 => ram_reg,
      O => \idx31_fu_30_reg[1]\
    );
\idx31_fu_30[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"060A0A0A"
    )
        port map (
      I0 => ram_reg_0,
      I1 => \idx31_fu_30_reg[4]_1\,
      I2 => ap_loop_init_int,
      I3 => \idx31_fu_30_reg[4]_0\,
      I4 => ram_reg,
      O => \idx31_fu_30_reg[3]\
    );
\idx31_fu_30[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_116_13_fu_112_ap_start_reg,
      I1 => \idx31_fu_30[4]_i_3_n_0\,
      I2 => grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_116_13_fu_112_ap_start_reg_reg_0,
      O => idx31_fu_300
    );
\idx31_fu_30[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00007FFF00008000"
    )
        port map (
      I0 => ram_reg,
      I1 => \idx31_fu_30_reg[4]_0\,
      I2 => \idx31_fu_30_reg[4]_1\,
      I3 => ram_reg_0,
      I4 => \idx31_fu_30[4]_i_4_n_0\,
      I5 => grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_116_13_fu_112_ap_start_reg_reg_0,
      O => \idx31_fu_30_reg[2]\
    );
\idx31_fu_30[4]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0888000000000000"
    )
        port map (
      I0 => ram_reg_0,
      I1 => \idx31_fu_30_reg[4]_1\,
      I2 => grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_116_13_fu_112_ap_start_reg,
      I3 => ap_loop_init_int,
      I4 => \idx31_fu_30_reg[4]_0\,
      I5 => ram_reg,
      O => \idx31_fu_30[4]_i_3_n_0\
    );
\idx31_fu_30[4]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_116_13_fu_112_ap_start_reg,
      I1 => ap_loop_init_int,
      O => \idx31_fu_30[4]_i_4_n_0\
    );
ram_reg_i_11: unisim.vcomponents.LUT4
    generic map(
      INIT => X"70FF"
    )
        port map (
      I0 => grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_116_13_fu_112_ap_start_reg,
      I1 => ap_loop_init_int,
      I2 => \idx31_fu_30_reg[4]_1\,
      I3 => Q(1),
      O => ADDRBWRADDR(0)
    );
ram_reg_i_8: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2AFF2A00"
    )
        port map (
      I0 => ram_reg_0,
      I1 => ap_loop_init_int,
      I2 => grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_116_13_fu_112_ap_start_reg,
      I3 => Q(1),
      I4 => ADDRARDADDR(1),
      O => ADDRBWRADDR(2)
    );
\ram_reg_i_9__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2AFF2A00"
    )
        port map (
      I0 => ram_reg,
      I1 => ap_loop_init_int,
      I2 => grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_116_13_fu_112_ap_start_reg,
      I3 => Q(1),
      I4 => ADDRARDADDR(0),
      O => ADDRBWRADDR(1)
    );
\zext_ln114_reg_98[0]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \idx31_fu_30_reg[4]_1\,
      I1 => ap_loop_init_int,
      I2 => grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_116_13_fu_112_ap_start_reg,
      O => grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_116_13_fu_112_fout_address0(0)
    );
\zext_ln114_reg_98[1]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \idx31_fu_30_reg[4]_0\,
      I1 => ap_loop_init_int,
      I2 => grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_116_13_fu_112_ap_start_reg,
      O => \idx31_fu_30_reg[4]\(0)
    );
\zext_ln114_reg_98[2]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => ram_reg,
      I1 => ap_loop_init_int,
      I2 => grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_116_13_fu_112_ap_start_reg,
      O => grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_116_13_fu_112_fout_address0(1)
    );
\zext_ln114_reg_98[3]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => ram_reg_0,
      I1 => ap_loop_init_int,
      I2 => grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_116_13_fu_112_ap_start_reg,
      O => grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_116_13_fu_112_fout_address0(2)
    );
\zext_ln114_reg_98[4]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_116_13_fu_112_ap_start_reg_reg_0,
      I1 => ap_loop_init_int,
      I2 => grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_116_13_fu_112_ap_start_reg,
      O => \idx31_fu_30_reg[4]\(1)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_flow_control_loop_pipe_sequential_init_15 is
  port (
    r_assign_fu_122_reg_3_sp_1 : out STD_LOGIC;
    \r_assign_fu_122_reg[3]_0\ : out STD_LOGIC;
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    ap_done_cache_reg_0 : out STD_LOGIC;
    add_ln210_fu_783_p2 : out STD_LOGIC_VECTOR ( 2 downto 0 );
    ap_loop_init_int_reg_0 : out STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    r_assign_fu_122_reg : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \r_assign_fu_122_reg[3]_1\ : in STD_LOGIC;
    ap_loop_exit_ready_pp0_iter1_reg : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ap_rst_n : in STD_LOGIC;
    ap_loop_init_int_reg_1 : in STD_LOGIC;
    grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_210_1_fu_92_ap_start_reg : in STD_LOGIC;
    icmp_ln216_reg_841 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_flow_control_loop_pipe_sequential_init_15 : entity is "clefia_flow_control_loop_pipe_sequential_init";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_flow_control_loop_pipe_sequential_init_15;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_flow_control_loop_pipe_sequential_init_15 is
  signal \^sr\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal ap_done_cache : STD_LOGIC;
  signal \ap_done_cache_i_1__8_n_0\ : STD_LOGIC;
  signal ap_loop_init_int : STD_LOGIC;
  signal \ap_loop_init_int_i_1__8_n_0\ : STD_LOGIC;
  signal \icmp_ln216_reg_841[0]_i_2__0_n_0\ : STD_LOGIC;
  signal r_assign_fu_122_reg_3_sn_1 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \ap_CS_fsm[4]_i_2__0\ : label is "soft_lutpair446";
  attribute SOFT_HLUTNM of \ap_done_cache_i_1__8\ : label is "soft_lutpair446";
  attribute SOFT_HLUTNM of \r_assign_fu_122[0]_i_1__0\ : label is "soft_lutpair445";
  attribute SOFT_HLUTNM of \r_assign_fu_122[1]_i_1__0\ : label is "soft_lutpair445";
begin
  SR(0) <= \^sr\(0);
  r_assign_fu_122_reg_3_sp_1 <= r_assign_fu_122_reg_3_sn_1;
\ap_CS_fsm[4]_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0DDD"
    )
        port map (
      I0 => ap_done_cache,
      I1 => grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_210_1_fu_92_ap_start_reg,
      I2 => ap_loop_exit_ready_pp0_iter1_reg,
      I3 => Q(0),
      O => ap_done_cache_reg_0
    );
\ap_done_cache_i_1__8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D5C0"
    )
        port map (
      I0 => grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_210_1_fu_92_ap_start_reg,
      I1 => ap_loop_exit_ready_pp0_iter1_reg,
      I2 => Q(0),
      I3 => ap_done_cache,
      O => \ap_done_cache_i_1__8_n_0\
    );
ap_done_cache_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_done_cache_i_1__8_n_0\,
      Q => ap_done_cache,
      R => ap_rst_n_inv
    );
\ap_loop_init_int_i_1__8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF8F8F8FFF8FFF8F"
    )
        port map (
      I0 => ap_loop_exit_ready_pp0_iter1_reg,
      I1 => Q(0),
      I2 => ap_rst_n,
      I3 => ap_loop_init_int,
      I4 => ap_loop_init_int_reg_1,
      I5 => Q(1),
      O => \ap_loop_init_int_i_1__8_n_0\
    );
ap_loop_init_int_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_loop_init_int_i_1__8_n_0\,
      Q => ap_loop_init_int,
      R => '0'
    );
\icmp_ln216_reg_841[0]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"002AFFFF002A0000"
    )
        port map (
      I0 => \icmp_ln216_reg_841[0]_i_2__0_n_0\,
      I1 => ap_loop_init_int,
      I2 => grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_210_1_fu_92_ap_start_reg,
      I3 => r_assign_fu_122_reg(3),
      I4 => Q(0),
      I5 => icmp_ln216_reg_841,
      O => ap_loop_init_int_reg_0
    );
\icmp_ln216_reg_841[0]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000001111111"
    )
        port map (
      I0 => r_assign_fu_122_reg(1),
      I1 => r_assign_fu_122_reg(0),
      I2 => grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_210_1_fu_92_ap_start_reg,
      I3 => Q(0),
      I4 => ap_loop_init_int,
      I5 => r_assign_fu_122_reg(2),
      O => \icmp_ln216_reg_841[0]_i_2__0_n_0\
    );
\idx41_fu_118[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => ap_loop_init_int,
      I1 => Q(0),
      I2 => grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_210_1_fu_92_ap_start_reg,
      O => \^sr\(0)
    );
\r_assign_fu_122[0]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1555"
    )
        port map (
      I0 => r_assign_fu_122_reg(0),
      I1 => grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_210_1_fu_92_ap_start_reg,
      I2 => Q(0),
      I3 => ap_loop_init_int,
      O => add_ln210_fu_783_p2(0)
    );
\r_assign_fu_122[1]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2AAA1555"
    )
        port map (
      I0 => r_assign_fu_122_reg(0),
      I1 => ap_loop_init_int,
      I2 => Q(0),
      I3 => grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_210_1_fu_92_ap_start_reg,
      I4 => r_assign_fu_122_reg(1),
      O => add_ln210_fu_783_p2(1)
    );
\r_assign_fu_122[2]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0EEEEEEE01111111"
    )
        port map (
      I0 => r_assign_fu_122_reg(1),
      I1 => r_assign_fu_122_reg(0),
      I2 => ap_loop_init_int,
      I3 => Q(0),
      I4 => grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_210_1_fu_92_ap_start_reg,
      I5 => r_assign_fu_122_reg(2),
      O => add_ln210_fu_783_p2(2)
    );
\r_assign_fu_122[3]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3333333333333332"
    )
        port map (
      I0 => r_assign_fu_122_reg(3),
      I1 => \r_assign_fu_122_reg[3]_1\,
      I2 => ap_loop_init_int,
      I3 => r_assign_fu_122_reg(1),
      I4 => r_assign_fu_122_reg(0),
      I5 => r_assign_fu_122_reg(2),
      O => r_assign_fu_122_reg_3_sn_1
    );
\r_assign_fu_122[3]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FAFAFAF9"
    )
        port map (
      I0 => r_assign_fu_122_reg(3),
      I1 => r_assign_fu_122_reg(2),
      I2 => \^sr\(0),
      I3 => r_assign_fu_122_reg(0),
      I4 => r_assign_fu_122_reg(1),
      O => \r_assign_fu_122_reg[3]_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_flow_control_loop_pipe_sequential_init_18 is
  port (
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    idx_i_fu_340 : out STD_LOGIC;
    \idx_i_fu_34_reg[3]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    add_ln124_fu_90_p2 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \ap_CS_fsm_reg[2]\ : out STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_1_fu_104_ap_start_reg : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \ap_CS_fsm_reg[3]\ : in STD_LOGIC;
    \zext_ln121_reg_136_reg[0]\ : in STD_LOGIC;
    \zext_ln121_reg_136_reg[3]\ : in STD_LOGIC;
    \zext_ln121_reg_136_reg[3]_0\ : in STD_LOGIC;
    \zext_ln121_reg_136_reg[3]_1\ : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_flow_control_loop_pipe_sequential_init_18 : entity is "clefia_flow_control_loop_pipe_sequential_init";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_flow_control_loop_pipe_sequential_init_18;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_flow_control_loop_pipe_sequential_init_18 is
  signal ap_done_cache : STD_LOGIC;
  signal \ap_done_cache_i_1__10_n_0\ : STD_LOGIC;
  signal ap_loop_init_int : STD_LOGIC;
  signal \ap_loop_init_int_i_1__9_n_0\ : STD_LOGIC;
  signal grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_1_fu_104_ap_ready : STD_LOGIC;
  signal \^idx_i_fu_340\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \ap_done_cache_i_1__10\ : label is "soft_lutpair426";
  attribute SOFT_HLUTNM of \ap_loop_init_int_i_1__9\ : label is "soft_lutpair423";
  attribute SOFT_HLUTNM of grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_1_fu_104_ap_start_reg_i_1 : label is "soft_lutpair426";
  attribute SOFT_HLUTNM of \idx_i_fu_34[1]_i_1__0\ : label is "soft_lutpair424";
  attribute SOFT_HLUTNM of \idx_i_fu_34[2]_i_1__0\ : label is "soft_lutpair422";
  attribute SOFT_HLUTNM of \idx_i_fu_34[3]_i_2__0\ : label is "soft_lutpair422";
  attribute SOFT_HLUTNM of \zext_ln121_reg_136[0]_i_1__0\ : label is "soft_lutpair424";
  attribute SOFT_HLUTNM of \zext_ln121_reg_136[1]_i_1__0\ : label is "soft_lutpair425";
  attribute SOFT_HLUTNM of \zext_ln121_reg_136[2]_i_1__0\ : label is "soft_lutpair425";
  attribute SOFT_HLUTNM of \zext_ln121_reg_136[3]_i_2__0\ : label is "soft_lutpair423";
begin
  idx_i_fu_340 <= \^idx_i_fu_340\;
\ap_CS_fsm[3]_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFF0F0F010"
    )
        port map (
      I0 => ap_done_cache,
      I1 => grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_1_fu_104_ap_start_reg,
      I2 => Q(1),
      I3 => \ap_CS_fsm_reg[3]\,
      I4 => \^idx_i_fu_340\,
      I5 => Q(0),
      O => D(0)
    );
\ap_CS_fsm[4]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000000E0"
    )
        port map (
      I0 => ap_done_cache,
      I1 => grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_1_fu_104_ap_start_reg,
      I2 => Q(1),
      I3 => \ap_CS_fsm_reg[3]\,
      I4 => \^idx_i_fu_340\,
      O => D(1)
    );
\ap_done_cache_i_1__10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_1_fu_104_ap_ready,
      I1 => grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_1_fu_104_ap_start_reg,
      I2 => ap_done_cache,
      O => \ap_done_cache_i_1__10_n_0\
    );
\ap_done_cache_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000400"
    )
        port map (
      I0 => \zext_ln121_reg_136_reg[3]\,
      I1 => grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_1_fu_104_ap_start_reg,
      I2 => ap_loop_init_int,
      I3 => \zext_ln121_reg_136_reg[3]_0\,
      I4 => \zext_ln121_reg_136_reg[0]\,
      I5 => \zext_ln121_reg_136_reg[3]_1\,
      O => grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_1_fu_104_ap_ready
    );
ap_done_cache_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_done_cache_i_1__10_n_0\,
      Q => ap_done_cache,
      R => ap_rst_n_inv
    );
\ap_loop_init_int_i_1__9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BBFB"
    )
        port map (
      I0 => grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_1_fu_104_ap_ready,
      I1 => ap_rst_n,
      I2 => ap_loop_init_int,
      I3 => grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_1_fu_104_ap_start_reg,
      O => \ap_loop_init_int_i_1__9_n_0\
    );
ap_loop_init_int_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_loop_init_int_i_1__9_n_0\,
      Q => ap_loop_init_int,
      R => '0'
    );
grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_1_fu_104_ap_start_reg_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => Q(0),
      I1 => grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_1_fu_104_ap_ready,
      I2 => grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_1_fu_104_ap_start_reg,
      O => \ap_CS_fsm_reg[2]\
    );
\idx_i_fu_34[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => ap_loop_init_int,
      I1 => \zext_ln121_reg_136_reg[0]\,
      O => add_ln124_fu_90_p2(0)
    );
\idx_i_fu_34[1]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"12"
    )
        port map (
      I0 => \zext_ln121_reg_136_reg[0]\,
      I1 => ap_loop_init_int,
      I2 => \zext_ln121_reg_136_reg[3]\,
      O => add_ln124_fu_90_p2(1)
    );
\idx_i_fu_34[2]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"006A"
    )
        port map (
      I0 => \zext_ln121_reg_136_reg[3]_1\,
      I1 => \zext_ln121_reg_136_reg[0]\,
      I2 => \zext_ln121_reg_136_reg[3]\,
      I3 => ap_loop_init_int,
      O => add_ln124_fu_90_p2(2)
    );
\idx_i_fu_34[3]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCCCCCCCCCCCC8CC"
    )
        port map (
      I0 => \zext_ln121_reg_136_reg[3]\,
      I1 => grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_1_fu_104_ap_start_reg,
      I2 => ap_loop_init_int,
      I3 => \zext_ln121_reg_136_reg[3]_0\,
      I4 => \zext_ln121_reg_136_reg[0]\,
      I5 => \zext_ln121_reg_136_reg[3]_1\,
      O => \^idx_i_fu_340\
    );
\idx_i_fu_34[3]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"12222222"
    )
        port map (
      I0 => \zext_ln121_reg_136_reg[3]_0\,
      I1 => ap_loop_init_int,
      I2 => \zext_ln121_reg_136_reg[3]\,
      I3 => \zext_ln121_reg_136_reg[0]\,
      I4 => \zext_ln121_reg_136_reg[3]_1\,
      O => add_ln124_fu_90_p2(3)
    );
\zext_ln121_reg_136[0]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \zext_ln121_reg_136_reg[0]\,
      I1 => ap_loop_init_int,
      I2 => grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_1_fu_104_ap_start_reg,
      O => \idx_i_fu_34_reg[3]\(0)
    );
\zext_ln121_reg_136[1]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \zext_ln121_reg_136_reg[3]\,
      I1 => ap_loop_init_int,
      I2 => grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_1_fu_104_ap_start_reg,
      O => \idx_i_fu_34_reg[3]\(1)
    );
\zext_ln121_reg_136[2]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \zext_ln121_reg_136_reg[3]_1\,
      I1 => ap_loop_init_int,
      I2 => grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_1_fu_104_ap_start_reg,
      O => \idx_i_fu_34_reg[3]\(2)
    );
\zext_ln121_reg_136[3]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFEAFF"
    )
        port map (
      I0 => \zext_ln121_reg_136_reg[3]\,
      I1 => grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_1_fu_104_ap_start_reg,
      I2 => ap_loop_init_int,
      I3 => \zext_ln121_reg_136_reg[3]_0\,
      I4 => \zext_ln121_reg_136_reg[0]\,
      I5 => \zext_ln121_reg_136_reg[3]_1\,
      O => E(0)
    );
\zext_ln121_reg_136[3]_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \zext_ln121_reg_136_reg[3]_0\,
      I1 => ap_loop_init_int,
      I2 => grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_1_fu_104_ap_start_reg,
      O => \idx_i_fu_34_reg[3]\(3)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_flow_control_loop_pipe_sequential_init_19 is
  port (
    \ap_CS_fsm_reg[7]\ : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \ap_CS_fsm_reg[7]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \idx_i58_fu_32_reg[3]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \ap_CS_fsm_reg[13]\ : out STD_LOGIC;
    ap_sig_allocacmp_idx_i58_load : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \ap_CS_fsm_reg[13]_0\ : out STD_LOGIC;
    idx_i58_fu_320 : out STD_LOGIC;
    grp_ClefiaKeySet192_fu_162_ap_ready : out STD_LOGIC;
    \idx_i58_fu_32_reg[3]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    add_ln124_fu_88_p2 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_114_fu_140_ap_start_reg_reg : out STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \ap_CS_fsm_reg[7]_1\ : in STD_LOGIC;
    grp_fu_226_p2 : in STD_LOGIC;
    \q1_reg[7]\ : in STD_LOGIC;
    grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_114_fu_140_ap_start_reg : in STD_LOGIC;
    \q1_reg[7]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \q1_reg[5]\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \idx_i58_load_reg_147_reg[0]\ : in STD_LOGIC;
    ap_enable_reg_pp0_iter1_reg : in STD_LOGIC;
    ap_enable_reg_pp0_iter1_reg_0 : in STD_LOGIC;
    \q0_reg[5]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    trunc_ln341_reg_287 : in STD_LOGIC;
    \q0_reg[5]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \g0_b4__4_i_1_0\ : in STD_LOGIC;
    \g0_b5__4_i_1_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    grp_ClefiaKeySet192_fu_162_ap_start_reg : in STD_LOGIC;
    grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_114_fu_140_ap_start_reg0 : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_flow_control_loop_pipe_sequential_init_19 : entity is "clefia_flow_control_loop_pipe_sequential_init";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_flow_control_loop_pipe_sequential_init_19;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_flow_control_loop_pipe_sequential_init_19 is
  signal \^d\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal ap_done_cache : STD_LOGIC;
  signal \ap_done_cache_i_1__14_n_0\ : STD_LOGIC;
  signal ap_loop_init_int : STD_LOGIC;
  signal \ap_loop_init_int_i_1__10_n_0\ : STD_LOGIC;
  signal \^ap_sig_allocacmp_idx_i58_load\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \g0_b4__4_i_2_n_0\ : STD_LOGIC;
  signal \g0_b5__4_i_2_n_0\ : STD_LOGIC;
  signal grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_114_fu_140_ap_ready : STD_LOGIC;
  signal \^idx_i58_fu_320\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \ap_CS_fsm[14]_i_1__0\ : label is "soft_lutpair416";
  attribute SOFT_HLUTNM of \ap_CS_fsm[7]_i_1__4\ : label is "soft_lutpair418";
  attribute SOFT_HLUTNM of \ap_CS_fsm[9]_i_4__1\ : label is "soft_lutpair418";
  attribute SOFT_HLUTNM of \ap_loop_init_int_i_1__10\ : label is "soft_lutpair419";
  attribute SOFT_HLUTNM of \g0_b4__5\ : label is "soft_lutpair413";
  attribute SOFT_HLUTNM of \g0_b5__5\ : label is "soft_lutpair415";
  attribute SOFT_HLUTNM of \g0_b6__5\ : label is "soft_lutpair414";
  attribute SOFT_HLUTNM of grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_114_fu_140_ap_start_reg_i_1 : label is "soft_lutpair419";
  attribute SOFT_HLUTNM of grp_ClefiaKeySet192_fu_162_ap_start_reg_i_2 : label is "soft_lutpair416";
  attribute SOFT_HLUTNM of \idx_i58_fu_32[0]_i_1\ : label is "soft_lutpair420";
  attribute SOFT_HLUTNM of \idx_i58_fu_32[1]_i_1__0\ : label is "soft_lutpair420";
  attribute SOFT_HLUTNM of \idx_i58_fu_32[2]_i_1__0\ : label is "soft_lutpair417";
  attribute SOFT_HLUTNM of \idx_i58_fu_32[3]_i_2__0\ : label is "soft_lutpair417";
  attribute SOFT_HLUTNM of \idx_i58_load_reg_147[0]_i_1\ : label is "soft_lutpair413";
  attribute SOFT_HLUTNM of \idx_i58_load_reg_147[1]_i_1\ : label is "soft_lutpair415";
  attribute SOFT_HLUTNM of \idx_i58_load_reg_147[2]_i_1\ : label is "soft_lutpair414";
  attribute SOFT_HLUTNM of \idx_i58_load_reg_147[3]_i_1\ : label is "soft_lutpair412";
  attribute SOFT_HLUTNM of \q1[7]_i_2__1\ : label is "soft_lutpair412";
begin
  D(1 downto 0) <= \^d\(1 downto 0);
  ap_sig_allocacmp_idx_i58_load(1 downto 0) <= \^ap_sig_allocacmp_idx_i58_load\(1 downto 0);
  idx_i58_fu_320 <= \^idx_i58_fu_320\;
\ap_CS_fsm[0]_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4440FFFF44404440"
    )
        port map (
      I0 => \^idx_i58_fu_320\,
      I1 => \q1_reg[5]\(4),
      I2 => ap_done_cache,
      I3 => grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_114_fu_140_ap_start_reg,
      I4 => grp_ClefiaKeySet192_fu_162_ap_start_reg,
      I5 => \q1_reg[5]\(0),
      O => \^d\(0)
    );
\ap_CS_fsm[14]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFAAABAA"
    )
        port map (
      I0 => grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_114_fu_140_ap_start_reg0,
      I1 => grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_114_fu_140_ap_start_reg,
      I2 => ap_done_cache,
      I3 => \q1_reg[5]\(4),
      I4 => \^idx_i58_fu_320\,
      O => \^d\(1)
    );
\ap_CS_fsm[7]_i_1__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F444"
    )
        port map (
      I0 => \^d\(0),
      I1 => Q(0),
      I2 => \ap_CS_fsm_reg[7]_1\,
      I3 => grp_fu_226_p2,
      O => \ap_CS_fsm_reg[7]_0\(0)
    );
\ap_CS_fsm[9]_i_4__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Q(0),
      I1 => \^d\(0),
      O => \ap_CS_fsm_reg[7]\
    );
\ap_done_cache_i_1__14\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_114_fu_140_ap_ready,
      I1 => grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_114_fu_140_ap_start_reg,
      I2 => ap_done_cache,
      O => \ap_done_cache_i_1__14_n_0\
    );
\ap_done_cache_i_2__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000400"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter1_reg_0,
      I1 => grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_114_fu_140_ap_start_reg,
      I2 => ap_loop_init_int,
      I3 => \q1_reg[7]\,
      I4 => \idx_i58_load_reg_147_reg[0]\,
      I5 => ap_enable_reg_pp0_iter1_reg,
      O => grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_114_fu_140_ap_ready
    );
ap_done_cache_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_done_cache_i_1__14_n_0\,
      Q => ap_done_cache,
      R => ap_rst_n_inv
    );
\ap_loop_init_int_i_1__10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BBFB"
    )
        port map (
      I0 => grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_114_fu_140_ap_ready,
      I1 => ap_rst_n,
      I2 => ap_loop_init_int,
      I3 => grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_114_fu_140_ap_start_reg,
      O => \ap_loop_init_int_i_1__10_n_0\
    );
ap_loop_init_int_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_loop_init_int_i_1__10_n_0\,
      Q => ap_loop_init_int,
      R => '0'
    );
\g0_b4__4_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFAAEAAAEAAAEAAA"
    )
        port map (
      I0 => \g0_b4__4_i_2_n_0\,
      I1 => \q0_reg[5]\(0),
      I2 => \q1_reg[5]\(3),
      I3 => trunc_ln341_reg_287,
      I4 => \q0_reg[5]_0\(0),
      I5 => \q1_reg[5]\(2),
      O => \ap_CS_fsm_reg[13]\
    );
\g0_b4__4_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A0A0C0C0A0A0F000"
    )
        port map (
      I0 => \^ap_sig_allocacmp_idx_i58_load\(0),
      I1 => \q1_reg[7]_0\(0),
      I2 => \g0_b4__4_i_1_0\,
      I3 => \g0_b5__4_i_1_0\(0),
      I4 => \q1_reg[5]\(4),
      I5 => \q1_reg[5]\(1),
      O => \g0_b4__4_i_2_n_0\
    );
\g0_b4__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"D500D5FF"
    )
        port map (
      I0 => \idx_i58_load_reg_147_reg[0]\,
      I1 => ap_loop_init_int,
      I2 => grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_114_fu_140_ap_start_reg,
      I3 => \q1_reg[5]\(4),
      I4 => \q1_reg[7]_0\(0),
      O => \idx_i58_fu_32_reg[3]\(0)
    );
\g0_b5__4_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFAAEAAAEAAAEAAA"
    )
        port map (
      I0 => \g0_b5__4_i_2_n_0\,
      I1 => \q0_reg[5]\(1),
      I2 => \q1_reg[5]\(3),
      I3 => trunc_ln341_reg_287,
      I4 => \q0_reg[5]_0\(1),
      I5 => \q1_reg[5]\(2),
      O => \ap_CS_fsm_reg[13]_0\
    );
\g0_b5__4_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A0A0C0C0A0A0F000"
    )
        port map (
      I0 => \^ap_sig_allocacmp_idx_i58_load\(1),
      I1 => \q1_reg[7]_0\(1),
      I2 => \g0_b4__4_i_1_0\,
      I3 => \g0_b5__4_i_1_0\(1),
      I4 => \q1_reg[5]\(4),
      I5 => \q1_reg[5]\(1),
      O => \g0_b5__4_i_2_n_0\
    );
\g0_b5__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"D500D5FF"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter1_reg_0,
      I1 => ap_loop_init_int,
      I2 => grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_114_fu_140_ap_start_reg,
      I3 => \q1_reg[5]\(4),
      I4 => \q1_reg[7]_0\(1),
      O => \idx_i58_fu_32_reg[3]\(1)
    );
\g0_b6__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"D500D5FF"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter1_reg,
      I1 => ap_loop_init_int,
      I2 => grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_114_fu_140_ap_start_reg,
      I3 => \q1_reg[5]\(4),
      I4 => \q1_reg[7]_0\(2),
      O => \idx_i58_fu_32_reg[3]\(2)
    );
grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_114_fu_140_ap_start_reg_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"DC"
    )
        port map (
      I0 => grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_114_fu_140_ap_ready,
      I1 => grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_114_fu_140_ap_start_reg0,
      I2 => grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_114_fu_140_ap_start_reg,
      O => grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_114_fu_140_ap_start_reg_reg
    );
grp_ClefiaKeySet192_fu_162_ap_start_reg_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E0"
    )
        port map (
      I0 => grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_114_fu_140_ap_start_reg,
      I1 => ap_done_cache,
      I2 => \q1_reg[5]\(4),
      I3 => \^idx_i58_fu_320\,
      O => grp_ClefiaKeySet192_fu_162_ap_ready
    );
\idx_i58_fu_32[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => ap_loop_init_int,
      I1 => \idx_i58_load_reg_147_reg[0]\,
      O => add_ln124_fu_88_p2(0)
    );
\idx_i58_fu_32[1]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"12"
    )
        port map (
      I0 => \idx_i58_load_reg_147_reg[0]\,
      I1 => ap_loop_init_int,
      I2 => ap_enable_reg_pp0_iter1_reg_0,
      O => add_ln124_fu_88_p2(1)
    );
\idx_i58_fu_32[2]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"006A"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter1_reg,
      I1 => \idx_i58_load_reg_147_reg[0]\,
      I2 => ap_enable_reg_pp0_iter1_reg_0,
      I3 => ap_loop_init_int,
      O => add_ln124_fu_88_p2(2)
    );
\idx_i58_fu_32[3]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCCCCCCCCCCCC8CC"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter1_reg_0,
      I1 => grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_114_fu_140_ap_start_reg,
      I2 => ap_loop_init_int,
      I3 => \q1_reg[7]\,
      I4 => \idx_i58_load_reg_147_reg[0]\,
      I5 => ap_enable_reg_pp0_iter1_reg,
      O => \^idx_i58_fu_320\
    );
\idx_i58_fu_32[3]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"12222222"
    )
        port map (
      I0 => \q1_reg[7]\,
      I1 => ap_loop_init_int,
      I2 => ap_enable_reg_pp0_iter1_reg_0,
      I3 => \idx_i58_load_reg_147_reg[0]\,
      I4 => ap_enable_reg_pp0_iter1_reg,
      O => add_ln124_fu_88_p2(3)
    );
\idx_i58_load_reg_147[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \idx_i58_load_reg_147_reg[0]\,
      I1 => ap_loop_init_int,
      I2 => grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_114_fu_140_ap_start_reg,
      O => \^ap_sig_allocacmp_idx_i58_load\(0)
    );
\idx_i58_load_reg_147[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter1_reg_0,
      I1 => ap_loop_init_int,
      I2 => grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_114_fu_140_ap_start_reg,
      O => \^ap_sig_allocacmp_idx_i58_load\(1)
    );
\idx_i58_load_reg_147[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter1_reg,
      I1 => ap_loop_init_int,
      I2 => grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_114_fu_140_ap_start_reg,
      O => \idx_i58_fu_32_reg[3]_0\(0)
    );
\idx_i58_load_reg_147[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \q1_reg[7]\,
      I1 => ap_loop_init_int,
      I2 => grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_114_fu_140_ap_start_reg,
      O => \idx_i58_fu_32_reg[3]_0\(1)
    );
\q1[7]_i_2__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2A2A00FF"
    )
        port map (
      I0 => \q1_reg[7]\,
      I1 => ap_loop_init_int,
      I2 => grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_114_fu_140_ap_start_reg,
      I3 => \q1_reg[7]_0\(3),
      I4 => \q1_reg[5]\(4),
      O => \idx_i58_fu_32_reg[3]\(3)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_flow_control_loop_pipe_sequential_init_2 is
  port (
    \ap_CS_fsm_reg[2]\ : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    idx_i_fu_340 : out STD_LOGIC;
    add_ln124_fu_90_p2 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \idx_i_fu_34_reg[2]\ : out STD_LOGIC;
    \idx_i_fu_34_reg[1]\ : out STD_LOGIC;
    \idx_i_fu_34_reg[3]\ : out STD_LOGIC;
    \idx_i_fu_34_reg[3]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    ap_done_cache_reg_0 : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_1_fu_104_ap_start_reg : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \ap_CS_fsm_reg[3]\ : in STD_LOGIC;
    \zext_ln121_reg_136_reg[0]\ : in STD_LOGIC;
    \zext_ln121_reg_136_reg[3]\ : in STD_LOGIC;
    \zext_ln121_reg_136_reg[3]_0\ : in STD_LOGIC;
    \zext_ln121_reg_136_reg[3]_1\ : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_flow_control_loop_pipe_sequential_init_2 : entity is "clefia_flow_control_loop_pipe_sequential_init";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_flow_control_loop_pipe_sequential_init_2;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_flow_control_loop_pipe_sequential_init_2 is
  signal ap_done_cache : STD_LOGIC;
  signal \ap_done_cache_i_1__1_n_0\ : STD_LOGIC;
  signal ap_loop_init_int : STD_LOGIC;
  signal \ap_loop_init_int_i_1__0_n_0\ : STD_LOGIC;
  signal grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_1_fu_104_ap_ready : STD_LOGIC;
  signal \^idx_i_fu_340\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \ap_done_cache_i_1__1\ : label is "soft_lutpair587";
  attribute SOFT_HLUTNM of \ap_loop_init_int_i_1__0\ : label is "soft_lutpair586";
  attribute SOFT_HLUTNM of \g0_b4__0\ : label is "soft_lutpair587";
  attribute SOFT_HLUTNM of \g0_b5__0\ : label is "soft_lutpair589";
  attribute SOFT_HLUTNM of \g0_b6__0\ : label is "soft_lutpair588";
  attribute SOFT_HLUTNM of \g0_b7__0\ : label is "soft_lutpair590";
  attribute SOFT_HLUTNM of grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_1_fu_104_ap_start_reg_i_1 : label is "soft_lutpair586";
  attribute SOFT_HLUTNM of \idx_i_fu_34[1]_i_1\ : label is "soft_lutpair591";
  attribute SOFT_HLUTNM of \idx_i_fu_34[2]_i_1\ : label is "soft_lutpair585";
  attribute SOFT_HLUTNM of \idx_i_fu_34[3]_i_2\ : label is "soft_lutpair585";
  attribute SOFT_HLUTNM of \zext_ln121_reg_136[0]_i_1\ : label is "soft_lutpair591";
  attribute SOFT_HLUTNM of \zext_ln121_reg_136[1]_i_1\ : label is "soft_lutpair589";
  attribute SOFT_HLUTNM of \zext_ln121_reg_136[2]_i_1\ : label is "soft_lutpair588";
  attribute SOFT_HLUTNM of \zext_ln121_reg_136[3]_i_2\ : label is "soft_lutpair590";
begin
  idx_i_fu_340 <= \^idx_i_fu_340\;
\ap_CS_fsm[3]_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFF0F0F010"
    )
        port map (
      I0 => ap_done_cache,
      I1 => grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_1_fu_104_ap_start_reg,
      I2 => Q(1),
      I3 => \ap_CS_fsm_reg[3]\,
      I4 => \^idx_i_fu_340\,
      I5 => Q(0),
      O => D(0)
    );
\ap_CS_fsm[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000000E0"
    )
        port map (
      I0 => ap_done_cache,
      I1 => grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_1_fu_104_ap_start_reg,
      I2 => Q(1),
      I3 => \ap_CS_fsm_reg[3]\,
      I4 => \^idx_i_fu_340\,
      O => D(1)
    );
\ap_done_cache_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_1_fu_104_ap_ready,
      I1 => grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_1_fu_104_ap_start_reg,
      I2 => ap_done_cache,
      O => \ap_done_cache_i_1__1_n_0\
    );
ap_done_cache_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000400"
    )
        port map (
      I0 => \zext_ln121_reg_136_reg[3]_0\,
      I1 => grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_1_fu_104_ap_start_reg,
      I2 => ap_loop_init_int,
      I3 => \zext_ln121_reg_136_reg[3]_1\,
      I4 => \zext_ln121_reg_136_reg[0]\,
      I5 => \zext_ln121_reg_136_reg[3]\,
      O => grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_1_fu_104_ap_ready
    );
ap_done_cache_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_done_cache_i_1__1_n_0\,
      Q => ap_done_cache,
      R => ap_done_cache_reg_0
    );
\ap_loop_init_int_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BBFB"
    )
        port map (
      I0 => grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_1_fu_104_ap_ready,
      I1 => ap_rst_n,
      I2 => ap_loop_init_int,
      I3 => grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_1_fu_104_ap_start_reg,
      O => \ap_loop_init_int_i_1__0_n_0\
    );
ap_loop_init_int_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_loop_init_int_i_1__0_n_0\,
      Q => ap_loop_init_int,
      R => '0'
    );
\g0_b4__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D5"
    )
        port map (
      I0 => \zext_ln121_reg_136_reg[0]\,
      I1 => ap_loop_init_int,
      I2 => grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_1_fu_104_ap_start_reg,
      O => add_ln124_fu_90_p2(0)
    );
\g0_b5__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D5"
    )
        port map (
      I0 => \zext_ln121_reg_136_reg[3]_0\,
      I1 => ap_loop_init_int,
      I2 => grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_1_fu_104_ap_start_reg,
      O => \idx_i_fu_34_reg[1]\
    );
\g0_b6__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D5"
    )
        port map (
      I0 => \zext_ln121_reg_136_reg[3]\,
      I1 => ap_loop_init_int,
      I2 => grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_1_fu_104_ap_start_reg,
      O => \idx_i_fu_34_reg[2]\
    );
\g0_b7__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D5"
    )
        port map (
      I0 => \zext_ln121_reg_136_reg[3]_1\,
      I1 => ap_loop_init_int,
      I2 => grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_1_fu_104_ap_start_reg,
      O => \idx_i_fu_34_reg[3]\
    );
grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_1_fu_104_ap_start_reg_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => Q(0),
      I1 => grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_1_fu_104_ap_ready,
      I2 => grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_1_fu_104_ap_start_reg,
      O => \ap_CS_fsm_reg[2]\
    );
\idx_i_fu_34[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"12"
    )
        port map (
      I0 => \zext_ln121_reg_136_reg[0]\,
      I1 => ap_loop_init_int,
      I2 => \zext_ln121_reg_136_reg[3]_0\,
      O => add_ln124_fu_90_p2(1)
    );
\idx_i_fu_34[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"006A"
    )
        port map (
      I0 => \zext_ln121_reg_136_reg[3]\,
      I1 => \zext_ln121_reg_136_reg[0]\,
      I2 => \zext_ln121_reg_136_reg[3]_0\,
      I3 => ap_loop_init_int,
      O => add_ln124_fu_90_p2(2)
    );
\idx_i_fu_34[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCCCCCCCCCCCC8CC"
    )
        port map (
      I0 => \zext_ln121_reg_136_reg[3]_0\,
      I1 => grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_1_fu_104_ap_start_reg,
      I2 => ap_loop_init_int,
      I3 => \zext_ln121_reg_136_reg[3]_1\,
      I4 => \zext_ln121_reg_136_reg[0]\,
      I5 => \zext_ln121_reg_136_reg[3]\,
      O => \^idx_i_fu_340\
    );
\idx_i_fu_34[3]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"12222222"
    )
        port map (
      I0 => \zext_ln121_reg_136_reg[3]_1\,
      I1 => ap_loop_init_int,
      I2 => \zext_ln121_reg_136_reg[3]_0\,
      I3 => \zext_ln121_reg_136_reg[0]\,
      I4 => \zext_ln121_reg_136_reg[3]\,
      O => add_ln124_fu_90_p2(3)
    );
\zext_ln121_reg_136[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \zext_ln121_reg_136_reg[0]\,
      I1 => ap_loop_init_int,
      I2 => grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_1_fu_104_ap_start_reg,
      O => \idx_i_fu_34_reg[3]_0\(0)
    );
\zext_ln121_reg_136[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \zext_ln121_reg_136_reg[3]_0\,
      I1 => ap_loop_init_int,
      I2 => grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_1_fu_104_ap_start_reg,
      O => \idx_i_fu_34_reg[3]_0\(1)
    );
\zext_ln121_reg_136[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \zext_ln121_reg_136_reg[3]\,
      I1 => ap_loop_init_int,
      I2 => grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_1_fu_104_ap_start_reg,
      O => \idx_i_fu_34_reg[3]_0\(2)
    );
\zext_ln121_reg_136[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFEAFF"
    )
        port map (
      I0 => \zext_ln121_reg_136_reg[3]_0\,
      I1 => grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_1_fu_104_ap_start_reg,
      I2 => ap_loop_init_int,
      I3 => \zext_ln121_reg_136_reg[3]_1\,
      I4 => \zext_ln121_reg_136_reg[0]\,
      I5 => \zext_ln121_reg_136_reg[3]\,
      O => E(0)
    );
\zext_ln121_reg_136[3]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \zext_ln121_reg_136_reg[3]_1\,
      I1 => ap_loop_init_int,
      I2 => grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_1_fu_104_ap_start_reg,
      O => \idx_i_fu_34_reg[3]_0\(3)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_flow_control_loop_pipe_sequential_init_20 is
  port (
    grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_113_fu_148_ap_ready : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    idx_i44_fu_340 : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \idx_i44_fu_34_reg[4]\ : out STD_LOGIC;
    \ap_sig_allocacmp_idx_i44_load__0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    grp_ClefiaDoubleSwap_1_fu_157_ap_start_reg0 : out STD_LOGIC;
    ap_done_cache_reg_0 : out STD_LOGIC;
    \idx_i44_fu_34_reg[3]\ : out STD_LOGIC;
    \idx_i44_fu_34_reg[2]\ : out STD_LOGIC;
    \idx_i44_fu_34_reg[0]\ : out STD_LOGIC;
    ap_loop_init_int_reg_0 : out STD_LOGIC;
    S : out STD_LOGIC_VECTOR ( 0 to 0 );
    \ap_CS_fsm_reg[8]\ : out STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_113_fu_148_ap_start_reg : in STD_LOGIC;
    \rk_addr_reg_147_reg[7]\ : in STD_LOGIC;
    \rk_addr_reg_147_reg[7]_0\ : in STD_LOGIC;
    \rk_addr_reg_147_reg[7]_1\ : in STD_LOGIC;
    \rk_addr_reg_147_reg[7]_2\ : in STD_LOGIC;
    \rk_addr_reg_147_reg[7]_3\ : in STD_LOGIC;
    grp_ClefiaDoubleSwap_1_fu_157_ap_start_reg_reg : in STD_LOGIC_VECTOR ( 2 downto 0 );
    grp_ClefiaDoubleSwap_1_fu_157_ap_start_reg_reg_0 : in STD_LOGIC;
    trunc_ln341_reg_287 : in STD_LOGIC;
    ap_loop_exit_ready_pp0_iter1_reg : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_flow_control_loop_pipe_sequential_init_20 : entity is "clefia_flow_control_loop_pipe_sequential_init";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_flow_control_loop_pipe_sequential_init_20;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_flow_control_loop_pipe_sequential_init_20 is
  signal ap_done_cache : STD_LOGIC;
  signal \ap_done_cache_i_1__15_n_0\ : STD_LOGIC;
  signal \^ap_done_cache_reg_0\ : STD_LOGIC;
  signal ap_loop_init_int : STD_LOGIC;
  signal \ap_loop_init_int_i_1__15_n_0\ : STD_LOGIC;
  signal \idx_i44_fu_34[4]_i_3__0_n_0\ : STD_LOGIC;
  signal \idx_i44_fu_34[4]_i_4__0_n_0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \ap_CS_fsm[9]_i_3__0\ : label is "soft_lutpair406";
  attribute SOFT_HLUTNM of \ap_done_cache_i_1__15\ : label is "soft_lutpair406";
  attribute SOFT_HLUTNM of \ap_loop_init_int_i_1__15\ : label is "soft_lutpair407";
  attribute SOFT_HLUTNM of \g0_b6__4_i_6\ : label is "soft_lutpair410";
  attribute SOFT_HLUTNM of grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_113_fu_148_ap_start_reg_i_1 : label is "soft_lutpair411";
  attribute SOFT_HLUTNM of \idx_i44_fu_34[1]_i_1__0\ : label is "soft_lutpair408";
  attribute SOFT_HLUTNM of \idx_i44_fu_34[2]_i_1__0\ : label is "soft_lutpair405";
  attribute SOFT_HLUTNM of \idx_i44_fu_34[3]_i_1__0\ : label is "soft_lutpair405";
  attribute SOFT_HLUTNM of \idx_i44_fu_34[4]_i_1__0\ : label is "soft_lutpair411";
  attribute SOFT_HLUTNM of \idx_i44_fu_34[4]_i_4__0\ : label is "soft_lutpair409";
  attribute SOFT_HLUTNM of \rk_addr_reg_147[0]_i_1__0\ : label is "soft_lutpair408";
  attribute SOFT_HLUTNM of \rk_addr_reg_147[1]_i_1__0\ : label is "soft_lutpair409";
  attribute SOFT_HLUTNM of \rk_addr_reg_147[2]_i_1__0\ : label is "soft_lutpair407";
  attribute SOFT_HLUTNM of \rk_addr_reg_147[3]_i_1\ : label is "soft_lutpair410";
begin
  ap_done_cache_reg_0 <= \^ap_done_cache_reg_0\;
\add_ln121_fu_109_p2_carry_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \rk_addr_reg_147_reg[7]_0\,
      I1 => ap_loop_init_int,
      I2 => grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_113_fu_148_ap_start_reg,
      O => \ap_sig_allocacmp_idx_i44_load__0\(0)
    );
add_ln121_fu_109_p2_carry_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"95AA"
    )
        port map (
      I0 => Q(0),
      I1 => grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_113_fu_148_ap_start_reg,
      I2 => ap_loop_init_int,
      I3 => \rk_addr_reg_147_reg[7]\,
      O => S(0)
    );
\ap_CS_fsm[10]_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => \^ap_done_cache_reg_0\,
      I1 => grp_ClefiaDoubleSwap_1_fu_157_ap_start_reg_reg(1),
      I2 => grp_ClefiaDoubleSwap_1_fu_157_ap_start_reg_reg_0,
      I3 => grp_ClefiaDoubleSwap_1_fu_157_ap_start_reg_reg(2),
      O => grp_ClefiaDoubleSwap_1_fu_157_ap_start_reg0
    );
\ap_CS_fsm[9]_i_3__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00D0"
    )
        port map (
      I0 => ap_done_cache,
      I1 => grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_113_fu_148_ap_start_reg,
      I2 => trunc_ln341_reg_287,
      I3 => ap_loop_exit_ready_pp0_iter1_reg,
      O => \^ap_done_cache_reg_0\
    );
\ap_done_cache_i_1__15\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"DC"
    )
        port map (
      I0 => grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_113_fu_148_ap_start_reg,
      I1 => ap_loop_exit_ready_pp0_iter1_reg,
      I2 => ap_done_cache,
      O => \ap_done_cache_i_1__15_n_0\
    );
ap_done_cache_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_done_cache_i_1__15_n_0\,
      Q => ap_done_cache,
      R => ap_rst_n_inv
    );
\ap_loop_exit_ready_pp0_iter1_reg_i_1__10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_113_fu_148_ap_start_reg,
      I1 => \idx_i44_fu_34[4]_i_3__0_n_0\,
      O => grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_113_fu_148_ap_ready
    );
\ap_loop_init_int_i_1__15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF4F"
    )
        port map (
      I0 => grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_113_fu_148_ap_start_reg,
      I1 => ap_loop_init_int,
      I2 => ap_rst_n,
      I3 => ap_loop_exit_ready_pp0_iter1_reg,
      O => \ap_loop_init_int_i_1__15_n_0\
    );
ap_loop_init_int_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_loop_init_int_i_1__15_n_0\,
      Q => ap_loop_init_int,
      R => '0'
    );
\g0_b6__4_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \rk_addr_reg_147_reg[7]\,
      I1 => ap_loop_init_int,
      I2 => grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_113_fu_148_ap_start_reg,
      O => \ap_sig_allocacmp_idx_i44_load__0\(1)
    );
grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_113_fu_148_ap_start_reg_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => grp_ClefiaDoubleSwap_1_fu_157_ap_start_reg_reg(0),
      I1 => \idx_i44_fu_34[4]_i_3__0_n_0\,
      I2 => grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_113_fu_148_ap_start_reg,
      O => \ap_CS_fsm_reg[8]\
    );
\idx_i44_fu_34[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => ap_loop_init_int,
      I1 => \rk_addr_reg_147_reg[7]_2\,
      O => ap_loop_init_int_reg_0
    );
\idx_i44_fu_34[1]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"12"
    )
        port map (
      I0 => \rk_addr_reg_147_reg[7]_2\,
      I1 => ap_loop_init_int,
      I2 => \rk_addr_reg_147_reg[7]_1\,
      O => \idx_i44_fu_34_reg[0]\
    );
\idx_i44_fu_34[2]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"060A"
    )
        port map (
      I0 => \rk_addr_reg_147_reg[7]_3\,
      I1 => \rk_addr_reg_147_reg[7]_1\,
      I2 => ap_loop_init_int,
      I3 => \rk_addr_reg_147_reg[7]_2\,
      O => \idx_i44_fu_34_reg[2]\
    );
\idx_i44_fu_34[3]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"060A0A0A"
    )
        port map (
      I0 => \rk_addr_reg_147_reg[7]_0\,
      I1 => \rk_addr_reg_147_reg[7]_2\,
      I2 => ap_loop_init_int,
      I3 => \rk_addr_reg_147_reg[7]_1\,
      I4 => \rk_addr_reg_147_reg[7]_3\,
      O => \idx_i44_fu_34_reg[3]\
    );
\idx_i44_fu_34[4]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_113_fu_148_ap_start_reg,
      I1 => \idx_i44_fu_34[4]_i_3__0_n_0\,
      O => idx_i44_fu_340
    );
\idx_i44_fu_34[4]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"060A0A0A0A0A0A0A"
    )
        port map (
      I0 => \rk_addr_reg_147_reg[7]\,
      I1 => \rk_addr_reg_147_reg[7]_0\,
      I2 => \idx_i44_fu_34[4]_i_4__0_n_0\,
      I3 => \rk_addr_reg_147_reg[7]_3\,
      I4 => \rk_addr_reg_147_reg[7]_1\,
      I5 => \rk_addr_reg_147_reg[7]_2\,
      O => \idx_i44_fu_34_reg[4]\
    );
\idx_i44_fu_34[4]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000010000"
    )
        port map (
      I0 => \rk_addr_reg_147_reg[7]_3\,
      I1 => \rk_addr_reg_147_reg[7]_2\,
      I2 => \rk_addr_reg_147_reg[7]_1\,
      I3 => \rk_addr_reg_147_reg[7]_0\,
      I4 => \rk_addr_reg_147_reg[7]\,
      I5 => \idx_i44_fu_34[4]_i_4__0_n_0\,
      O => \idx_i44_fu_34[4]_i_3__0_n_0\
    );
\idx_i44_fu_34[4]_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_113_fu_148_ap_start_reg,
      I1 => ap_loop_init_int,
      O => \idx_i44_fu_34[4]_i_4__0_n_0\
    );
\rk_addr_reg_147[0]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \rk_addr_reg_147_reg[7]_2\,
      I1 => ap_loop_init_int,
      I2 => grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_113_fu_148_ap_start_reg,
      O => D(0)
    );
\rk_addr_reg_147[1]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \rk_addr_reg_147_reg[7]_1\,
      I1 => ap_loop_init_int,
      I2 => grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_113_fu_148_ap_start_reg,
      O => D(1)
    );
\rk_addr_reg_147[2]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \rk_addr_reg_147_reg[7]_3\,
      I1 => ap_loop_init_int,
      I2 => grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_113_fu_148_ap_start_reg,
      O => D(2)
    );
\rk_addr_reg_147[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8F"
    )
        port map (
      I0 => grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_113_fu_148_ap_start_reg,
      I1 => ap_loop_init_int,
      I2 => \rk_addr_reg_147_reg[7]_0\,
      O => D(3)
    );
\rk_addr_reg_147[7]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFB"
    )
        port map (
      I0 => \idx_i44_fu_34[4]_i_4__0_n_0\,
      I1 => \rk_addr_reg_147_reg[7]\,
      I2 => \rk_addr_reg_147_reg[7]_0\,
      I3 => \rk_addr_reg_147_reg[7]_1\,
      I4 => \rk_addr_reg_147_reg[7]_2\,
      I5 => \rk_addr_reg_147_reg[7]_3\,
      O => E(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_flow_control_loop_pipe_sequential_init_21 is
  port (
    grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_112_fu_118_ap_ready : out STD_LOGIC;
    ap_sig_allocacmp_idx_i29_load : out STD_LOGIC_VECTOR ( 0 to 0 );
    \idx_i29_fu_40_reg[2]\ : out STD_LOGIC;
    idx_i29_fu_400 : out STD_LOGIC;
    ADDRBWRADDR : out STD_LOGIC_VECTOR ( 7 downto 0 );
    add_ln124_fu_109_p2 : out STD_LOGIC_VECTOR ( 4 downto 0 );
    D : out STD_LOGIC_VECTOR ( 2 downto 0 );
    grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_112_fu_118_ap_start_reg_reg : out STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    ap_loop_exit_ready_pp0_iter1_reg : in STD_LOGIC;
    grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_112_fu_118_ap_start_reg : in STD_LOGIC;
    \ap_CS_fsm_reg[9]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    ap_loop_exit_ready_pp0_iter1_reg_reg : in STD_LOGIC;
    ap_loop_exit_ready_pp0_iter1_reg_reg_0 : in STD_LOGIC;
    ap_loop_exit_ready_pp0_iter1_reg_reg_1 : in STD_LOGIC;
    \idx_i29_fu_40_reg[4]\ : in STD_LOGIC;
    \idx_i29_fu_40_reg[4]_0\ : in STD_LOGIC;
    \ap_CS_fsm_reg[7]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    trunc_ln341_reg_287 : in STD_LOGIC;
    \ap_CS_fsm_reg[9]_0\ : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    q0_reg : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_flow_control_loop_pipe_sequential_init_21 : entity is "clefia_flow_control_loop_pipe_sequential_init";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_flow_control_loop_pipe_sequential_init_21;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_flow_control_loop_pipe_sequential_init_21 is
  signal \ap_CS_fsm[9]_i_2__3_n_0\ : STD_LOGIC;
  signal ap_done_cache : STD_LOGIC;
  signal \ap_done_cache_i_1__12_n_0\ : STD_LOGIC;
  signal ap_loop_init_int : STD_LOGIC;
  signal \ap_loop_init_int_i_1__13_n_0\ : STD_LOGIC;
  signal \^ap_sig_allocacmp_idx_i29_load\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_112_fu_118_ap_start_reg_i_2_n_0 : STD_LOGIC;
  signal \idx_i29_fu_40[4]_i_3__0_n_0\ : STD_LOGIC;
  signal \^idx_i29_fu_40_reg[2]\ : STD_LOGIC;
  signal \q0_reg_i_11__4_n_0\ : STD_LOGIC;
  signal \q0_reg_i_11__4_n_1\ : STD_LOGIC;
  signal \q0_reg_i_11__4_n_2\ : STD_LOGIC;
  signal \q0_reg_i_11__4_n_3\ : STD_LOGIC;
  signal \q0_reg_i_31__0_n_0\ : STD_LOGIC;
  signal \NLW_q0_reg_i_10__4_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_q0_reg_i_10__4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \ap_CS_fsm[8]_i_1__0\ : label is "soft_lutpair400";
  attribute SOFT_HLUTNM of \ap_CS_fsm[9]_i_2__3\ : label is "soft_lutpair400";
  attribute SOFT_HLUTNM of \ap_loop_init_int_i_1__13\ : label is "soft_lutpair403";
  attribute SOFT_HLUTNM of grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_112_fu_118_ap_start_reg_i_1 : label is "soft_lutpair402";
  attribute SOFT_HLUTNM of \idx_i29_fu_40[0]_i_1__0\ : label is "soft_lutpair404";
  attribute SOFT_HLUTNM of \idx_i29_fu_40[1]_i_1__0\ : label is "soft_lutpair404";
  attribute SOFT_HLUTNM of \idx_i29_fu_40[2]_i_1__0\ : label is "soft_lutpair401";
  attribute SOFT_HLUTNM of \idx_i29_fu_40[3]_i_1__0\ : label is "soft_lutpair401";
  attribute SOFT_HLUTNM of \idx_i29_fu_40[4]_i_3__0\ : label is "soft_lutpair402";
  attribute SOFT_HLUTNM of \idx_i29_load_reg_170[4]_i_1__0\ : label is "soft_lutpair403";
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \q0_reg_i_10__4\ : label is 35;
  attribute ADDER_THRESHOLD of \q0_reg_i_11__4\ : label is 35;
begin
  ap_sig_allocacmp_idx_i29_load(0) <= \^ap_sig_allocacmp_idx_i29_load\(0);
  \idx_i29_fu_40_reg[2]\ <= \^idx_i29_fu_40_reg[2]\;
\ap_CS_fsm[7]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"44444444F4F444F4"
    )
        port map (
      I0 => \ap_CS_fsm_reg[7]\(0),
      I1 => \ap_CS_fsm_reg[9]\(0),
      I2 => \ap_CS_fsm_reg[9]\(1),
      I3 => ap_done_cache,
      I4 => grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_112_fu_118_ap_start_reg,
      I5 => ap_loop_exit_ready_pp0_iter1_reg,
      O => D(0)
    );
\ap_CS_fsm[8]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"88880080"
    )
        port map (
      I0 => trunc_ln341_reg_287,
      I1 => \ap_CS_fsm_reg[9]\(1),
      I2 => ap_done_cache,
      I3 => grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_112_fu_118_ap_start_reg,
      I4 => ap_loop_exit_ready_pp0_iter1_reg,
      O => D(1)
    );
\ap_CS_fsm[9]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF111"
    )
        port map (
      I0 => \ap_CS_fsm[9]_i_2__3_n_0\,
      I1 => trunc_ln341_reg_287,
      I2 => \ap_CS_fsm_reg[9]\(3),
      I3 => \ap_CS_fsm_reg[9]_0\,
      I4 => \ap_CS_fsm_reg[9]\(2),
      O => D(2)
    );
\ap_CS_fsm[9]_i_2__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"45FF"
    )
        port map (
      I0 => ap_loop_exit_ready_pp0_iter1_reg,
      I1 => grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_112_fu_118_ap_start_reg,
      I2 => ap_done_cache,
      I3 => \ap_CS_fsm_reg[9]\(1),
      O => \ap_CS_fsm[9]_i_2__3_n_0\
    );
\ap_done_cache_i_1__12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"DC"
    )
        port map (
      I0 => grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_112_fu_118_ap_start_reg,
      I1 => ap_loop_exit_ready_pp0_iter1_reg,
      I2 => ap_done_cache,
      O => \ap_done_cache_i_1__12_n_0\
    );
ap_done_cache_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_done_cache_i_1__12_n_0\,
      Q => ap_done_cache,
      R => ap_rst_n_inv
    );
\ap_loop_exit_ready_pp0_iter1_reg_i_1__8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000008"
    )
        port map (
      I0 => grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_112_fu_118_ap_start_reg,
      I1 => \^ap_sig_allocacmp_idx_i29_load\(0),
      I2 => ap_loop_exit_ready_pp0_iter1_reg_reg,
      I3 => ap_loop_exit_ready_pp0_iter1_reg_reg_0,
      I4 => ap_loop_exit_ready_pp0_iter1_reg_reg_1,
      I5 => \^idx_i29_fu_40_reg[2]\,
      O => grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_112_fu_118_ap_ready
    );
\ap_loop_init_int_i_1__13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF4F"
    )
        port map (
      I0 => grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_112_fu_118_ap_start_reg,
      I1 => ap_loop_init_int,
      I2 => ap_rst_n,
      I3 => ap_loop_exit_ready_pp0_iter1_reg,
      O => \ap_loop_init_int_i_1__13_n_0\
    );
ap_loop_init_int_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_loop_init_int_i_1__13_n_0\,
      Q => ap_loop_init_int,
      R => '0'
    );
grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_112_fu_118_ap_start_reg_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_112_fu_118_ap_start_reg_i_2_n_0,
      I1 => grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_112_fu_118_ap_start_reg,
      I2 => \ap_CS_fsm_reg[7]\(0),
      I3 => \ap_CS_fsm_reg[9]\(0),
      O => grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_112_fu_118_ap_start_reg_reg
    );
grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_112_fu_118_ap_start_reg_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000010000"
    )
        port map (
      I0 => \idx_i29_fu_40_reg[4]\,
      I1 => ap_loop_exit_ready_pp0_iter1_reg_reg_1,
      I2 => ap_loop_exit_ready_pp0_iter1_reg_reg_0,
      I3 => ap_loop_exit_ready_pp0_iter1_reg_reg,
      I4 => \idx_i29_fu_40_reg[4]_0\,
      I5 => \idx_i29_fu_40[4]_i_3__0_n_0\,
      O => grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_112_fu_118_ap_start_reg_i_2_n_0
    );
\idx_i29_fu_40[0]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => ap_loop_init_int,
      I1 => ap_loop_exit_ready_pp0_iter1_reg_reg_0,
      O => add_ln124_fu_109_p2(0)
    );
\idx_i29_fu_40[1]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"12"
    )
        port map (
      I0 => ap_loop_exit_ready_pp0_iter1_reg_reg_0,
      I1 => ap_loop_init_int,
      I2 => ap_loop_exit_ready_pp0_iter1_reg_reg,
      O => add_ln124_fu_109_p2(1)
    );
\idx_i29_fu_40[2]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"060A"
    )
        port map (
      I0 => \idx_i29_fu_40_reg[4]\,
      I1 => ap_loop_exit_ready_pp0_iter1_reg_reg,
      I2 => ap_loop_init_int,
      I3 => ap_loop_exit_ready_pp0_iter1_reg_reg_0,
      O => add_ln124_fu_109_p2(2)
    );
\idx_i29_fu_40[3]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"060A0A0A"
    )
        port map (
      I0 => ap_loop_exit_ready_pp0_iter1_reg_reg_1,
      I1 => ap_loop_exit_ready_pp0_iter1_reg_reg_0,
      I2 => ap_loop_init_int,
      I3 => ap_loop_exit_ready_pp0_iter1_reg_reg,
      I4 => \idx_i29_fu_40_reg[4]\,
      O => add_ln124_fu_109_p2(3)
    );
\idx_i29_fu_40[4]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAAAAA2"
    )
        port map (
      I0 => grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_112_fu_118_ap_start_reg,
      I1 => \^ap_sig_allocacmp_idx_i29_load\(0),
      I2 => ap_loop_exit_ready_pp0_iter1_reg_reg,
      I3 => ap_loop_exit_ready_pp0_iter1_reg_reg_0,
      I4 => ap_loop_exit_ready_pp0_iter1_reg_reg_1,
      I5 => \^idx_i29_fu_40_reg[2]\,
      O => idx_i29_fu_400
    );
\idx_i29_fu_40[4]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"006A00AA00AA00AA"
    )
        port map (
      I0 => \idx_i29_fu_40_reg[4]_0\,
      I1 => \idx_i29_fu_40_reg[4]\,
      I2 => ap_loop_exit_ready_pp0_iter1_reg_reg,
      I3 => \idx_i29_fu_40[4]_i_3__0_n_0\,
      I4 => ap_loop_exit_ready_pp0_iter1_reg_reg_0,
      I5 => ap_loop_exit_ready_pp0_iter1_reg_reg_1,
      O => add_ln124_fu_109_p2(4)
    );
\idx_i29_fu_40[4]_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_112_fu_118_ap_start_reg,
      I1 => ap_loop_init_int,
      O => \idx_i29_fu_40[4]_i_3__0_n_0\
    );
\idx_i29_load_reg_170[4]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \idx_i29_fu_40_reg[4]_0\,
      I1 => ap_loop_init_int,
      I2 => grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_112_fu_118_ap_start_reg,
      O => \^ap_sig_allocacmp_idx_i29_load\(0)
    );
\q0_reg_i_10__4\: unisim.vcomponents.CARRY4
     port map (
      CI => \q0_reg_i_11__4_n_0\,
      CO(3 downto 0) => \NLW_q0_reg_i_10__4_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_q0_reg_i_10__4_O_UNCONNECTED\(3 downto 1),
      O(0) => ADDRBWRADDR(7),
      S(3 downto 1) => B"000",
      S(0) => q0_reg(3)
    );
\q0_reg_i_11__4\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \q0_reg_i_11__4_n_0\,
      CO(2) => \q0_reg_i_11__4_n_1\,
      CO(1) => \q0_reg_i_11__4_n_2\,
      CO(0) => \q0_reg_i_11__4_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => trunc_ln341_reg_287,
      O(3 downto 0) => ADDRBWRADDR(6 downto 3),
      S(3 downto 1) => q0_reg(2 downto 0),
      S(0) => \q0_reg_i_31__0_n_0\
    );
\q0_reg_i_12__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => ap_loop_exit_ready_pp0_iter1_reg_reg_1,
      I1 => ap_loop_init_int,
      I2 => grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_112_fu_118_ap_start_reg,
      O => ADDRBWRADDR(2)
    );
\q0_reg_i_13__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \idx_i29_fu_40_reg[4]\,
      I1 => ap_loop_init_int,
      I2 => grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_112_fu_118_ap_start_reg,
      O => \^idx_i29_fu_40_reg[2]\
    );
\q0_reg_i_14__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => ap_loop_exit_ready_pp0_iter1_reg_reg,
      I1 => ap_loop_init_int,
      I2 => grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_112_fu_118_ap_start_reg,
      O => ADDRBWRADDR(1)
    );
\q0_reg_i_15__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => ap_loop_exit_ready_pp0_iter1_reg_reg_0,
      I1 => ap_loop_init_int,
      I2 => grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_112_fu_118_ap_start_reg,
      O => ADDRBWRADDR(0)
    );
\q0_reg_i_31__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"95AA"
    )
        port map (
      I0 => trunc_ln341_reg_287,
      I1 => grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_112_fu_118_ap_start_reg,
      I2 => ap_loop_init_int,
      I3 => \idx_i29_fu_40_reg[4]_0\,
      O => \q0_reg_i_31__0_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_flow_control_loop_pipe_sequential_init_22 is
  port (
    \ap_CS_fsm_reg[13]\ : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 3 downto 0 );
    ADDRARDADDR : out STD_LOGIC_VECTOR ( 0 to 0 );
    \ap_CS_fsm_reg[13]_0\ : out STD_LOGIC;
    \ap_CS_fsm_reg[13]_1\ : out STD_LOGIC;
    grp_ClefiaKeySet192_fu_162_rk_address1 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_111_fu_165_ap_ready : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    idx_i19_fu_340 : out STD_LOGIC;
    \idx_i19_fu_34_reg[4]\ : out STD_LOGIC;
    \grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_111_fu_165_skey256_address0__0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    ap_done_cache_reg_0 : out STD_LOGIC;
    \idx_i19_fu_34_reg[3]\ : out STD_LOGIC;
    \idx_i19_fu_34_reg[2]\ : out STD_LOGIC;
    \idx_i19_fu_34_reg[0]\ : out STD_LOGIC;
    ap_loop_init_int_reg_0 : out STD_LOGIC;
    S : out STD_LOGIC_VECTOR ( 0 to 0 );
    \ap_CS_fsm_reg[12]\ : out STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    ram_reg : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ram_reg_0 : in STD_LOGIC_VECTOR ( 4 downto 0 );
    grp_ClefiaKeySet256_fu_148_rk_address1 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    ram_reg_1 : in STD_LOGIC;
    ram_reg_2 : in STD_LOGIC;
    ram_reg_3 : in STD_LOGIC;
    grp_ClefiaKeySet128_fu_176_rk_address1 : in STD_LOGIC_VECTOR ( 0 to 0 );
    ram_reg_4 : in STD_LOGIC;
    ram_reg_5 : in STD_LOGIC;
    ram_reg_6 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_111_fu_165_ap_start_reg : in STD_LOGIC;
    \rk_addr_reg_141_reg[7]\ : in STD_LOGIC;
    \rk_addr_reg_141_reg[7]_0\ : in STD_LOGIC;
    \ap_sig_allocacmp_idx_i44_load__0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \rk_addr_reg_141_reg[7]_1\ : in STD_LOGIC;
    \rk_addr_reg_141_reg[7]_2\ : in STD_LOGIC;
    \rk_addr_reg_141_reg[7]_3\ : in STD_LOGIC;
    trunc_ln341_reg_287 : in STD_LOGIC;
    ap_loop_exit_ready_pp0_iter1_reg : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_flow_control_loop_pipe_sequential_init_22 : entity is "clefia_flow_control_loop_pipe_sequential_init";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_flow_control_loop_pipe_sequential_init_22;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_flow_control_loop_pipe_sequential_init_22 is
  signal \^d\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal ap_done_cache : STD_LOGIC;
  signal \ap_done_cache_i_1__16_n_0\ : STD_LOGIC;
  signal ap_loop_init_int : STD_LOGIC;
  signal \ap_loop_init_int_i_1__16_n_0\ : STD_LOGIC;
  signal \idx_i19_fu_34[4]_i_3__0_n_0\ : STD_LOGIC;
  signal \idx_i19_fu_34[4]_i_4_n_0\ : STD_LOGIC;
  signal \ram_reg_i_64__7_n_0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \ap_CS_fsm[13]_i_3__0\ : label is "soft_lutpair394";
  attribute SOFT_HLUTNM of \ap_done_cache_i_1__16\ : label is "soft_lutpair394";
  attribute SOFT_HLUTNM of \ap_loop_init_int_i_1__16\ : label is "soft_lutpair395";
  attribute SOFT_HLUTNM of \g0_b6__4_i_5\ : label is "soft_lutpair396";
  attribute SOFT_HLUTNM of \g0_b7__1__0_i_1\ : label is "soft_lutpair391";
  attribute SOFT_HLUTNM of grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_111_fu_165_ap_start_reg_i_1 : label is "soft_lutpair398";
  attribute SOFT_HLUTNM of \idx_i19_fu_34[1]_i_1__0\ : label is "soft_lutpair397";
  attribute SOFT_HLUTNM of \idx_i19_fu_34[2]_i_1__0\ : label is "soft_lutpair393";
  attribute SOFT_HLUTNM of \idx_i19_fu_34[3]_i_1__0\ : label is "soft_lutpair393";
  attribute SOFT_HLUTNM of \idx_i19_fu_34[4]_i_1__0\ : label is "soft_lutpair398";
  attribute SOFT_HLUTNM of \idx_i19_fu_34[4]_i_4\ : label is "soft_lutpair396";
  attribute SOFT_HLUTNM of ram_reg_i_193 : label is "soft_lutpair392";
  attribute SOFT_HLUTNM of \rk_addr_reg_141[0]_i_1__0\ : label is "soft_lutpair395";
  attribute SOFT_HLUTNM of \rk_addr_reg_141[1]_i_1__0\ : label is "soft_lutpair397";
  attribute SOFT_HLUTNM of \rk_addr_reg_141[2]_i_1__0\ : label is "soft_lutpair392";
  attribute SOFT_HLUTNM of \rk_addr_reg_141[3]_i_1\ : label is "soft_lutpair391";
begin
  D(3 downto 0) <= \^d\(3 downto 0);
\add_ln121_fu_103_p2_carry_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \rk_addr_reg_141_reg[7]_0\,
      I1 => ap_loop_init_int,
      I2 => grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_111_fu_165_ap_start_reg,
      O => \grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_111_fu_165_skey256_address0__0\(0)
    );
add_ln121_fu_103_p2_carry_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"95AA"
    )
        port map (
      I0 => Q(0),
      I1 => grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_111_fu_165_ap_start_reg,
      I2 => ap_loop_init_int,
      I3 => \rk_addr_reg_141_reg[7]_2\,
      O => S(0)
    );
\ap_CS_fsm[13]_i_3__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00D0"
    )
        port map (
      I0 => ap_done_cache,
      I1 => grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_111_fu_165_ap_start_reg,
      I2 => trunc_ln341_reg_287,
      I3 => ap_loop_exit_ready_pp0_iter1_reg,
      O => ap_done_cache_reg_0
    );
\ap_done_cache_i_1__16\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"DC"
    )
        port map (
      I0 => grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_111_fu_165_ap_start_reg,
      I1 => ap_loop_exit_ready_pp0_iter1_reg,
      I2 => ap_done_cache,
      O => \ap_done_cache_i_1__16_n_0\
    );
ap_done_cache_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_done_cache_i_1__16_n_0\,
      Q => ap_done_cache,
      R => ap_rst_n_inv
    );
\ap_loop_exit_ready_pp0_iter1_reg_i_1__11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_111_fu_165_ap_start_reg,
      I1 => \idx_i19_fu_34[4]_i_3__0_n_0\,
      O => grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_111_fu_165_ap_ready
    );
\ap_loop_init_int_i_1__16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF4F"
    )
        port map (
      I0 => grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_111_fu_165_ap_start_reg,
      I1 => ap_loop_init_int,
      I2 => ap_rst_n,
      I3 => ap_loop_exit_ready_pp0_iter1_reg,
      O => \ap_loop_init_int_i_1__16_n_0\
    );
ap_loop_init_int_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_loop_init_int_i_1__16_n_0\,
      Q => ap_loop_init_int,
      R => '0'
    );
\g0_b6__4_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \rk_addr_reg_141_reg[7]_2\,
      I1 => ap_loop_init_int,
      I2 => grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_111_fu_165_ap_start_reg,
      O => \grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_111_fu_165_skey256_address0__0\(1)
    );
\g0_b7__1__0_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8F008FFF"
    )
        port map (
      I0 => grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_111_fu_165_ap_start_reg,
      I1 => ap_loop_init_int,
      I2 => \rk_addr_reg_141_reg[7]_0\,
      I3 => ram_reg(1),
      I4 => \ap_sig_allocacmp_idx_i44_load__0\(0),
      O => grp_ClefiaKeySet192_fu_162_rk_address1(1)
    );
grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_111_fu_165_ap_start_reg_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => ram_reg(0),
      I1 => \idx_i19_fu_34[4]_i_3__0_n_0\,
      I2 => grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_111_fu_165_ap_start_reg,
      O => \ap_CS_fsm_reg[12]\
    );
\idx_i19_fu_34[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => ap_loop_init_int,
      I1 => \rk_addr_reg_141_reg[7]_3\,
      O => ap_loop_init_int_reg_0
    );
\idx_i19_fu_34[1]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"12"
    )
        port map (
      I0 => \rk_addr_reg_141_reg[7]_3\,
      I1 => ap_loop_init_int,
      I2 => \rk_addr_reg_141_reg[7]\,
      O => \idx_i19_fu_34_reg[0]\
    );
\idx_i19_fu_34[2]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"060A"
    )
        port map (
      I0 => \rk_addr_reg_141_reg[7]_1\,
      I1 => \rk_addr_reg_141_reg[7]\,
      I2 => ap_loop_init_int,
      I3 => \rk_addr_reg_141_reg[7]_3\,
      O => \idx_i19_fu_34_reg[2]\
    );
\idx_i19_fu_34[3]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"060A0A0A"
    )
        port map (
      I0 => \rk_addr_reg_141_reg[7]_0\,
      I1 => \rk_addr_reg_141_reg[7]_3\,
      I2 => ap_loop_init_int,
      I3 => \rk_addr_reg_141_reg[7]\,
      I4 => \rk_addr_reg_141_reg[7]_1\,
      O => \idx_i19_fu_34_reg[3]\
    );
\idx_i19_fu_34[4]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_111_fu_165_ap_start_reg,
      I1 => \idx_i19_fu_34[4]_i_3__0_n_0\,
      O => idx_i19_fu_340
    );
\idx_i19_fu_34[4]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"060A0A0A0A0A0A0A"
    )
        port map (
      I0 => \rk_addr_reg_141_reg[7]_2\,
      I1 => \rk_addr_reg_141_reg[7]_0\,
      I2 => \idx_i19_fu_34[4]_i_4_n_0\,
      I3 => \rk_addr_reg_141_reg[7]_1\,
      I4 => \rk_addr_reg_141_reg[7]\,
      I5 => \rk_addr_reg_141_reg[7]_3\,
      O => \idx_i19_fu_34_reg[4]\
    );
\idx_i19_fu_34[4]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000010000"
    )
        port map (
      I0 => \rk_addr_reg_141_reg[7]_1\,
      I1 => \rk_addr_reg_141_reg[7]_3\,
      I2 => \rk_addr_reg_141_reg[7]\,
      I3 => \rk_addr_reg_141_reg[7]_0\,
      I4 => \rk_addr_reg_141_reg[7]_2\,
      I5 => \idx_i19_fu_34[4]_i_4_n_0\,
      O => \idx_i19_fu_34[4]_i_3__0_n_0\
    );
\idx_i19_fu_34[4]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_111_fu_165_ap_start_reg,
      I1 => ap_loop_init_int,
      O => \idx_i19_fu_34[4]_i_4_n_0\
    );
ram_reg_i_193: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2AFF2A00"
    )
        port map (
      I0 => \rk_addr_reg_141_reg[7]_1\,
      I1 => ap_loop_init_int,
      I2 => grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_111_fu_165_ap_start_reg,
      I3 => ram_reg(1),
      I4 => ram_reg_0(2),
      O => grp_ClefiaKeySet192_fu_162_rk_address1(0)
    );
\ram_reg_i_50__9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFF00B8B8"
    )
        port map (
      I0 => ram_reg_6(1),
      I1 => ram_reg(1),
      I2 => ram_reg_0(4),
      I3 => grp_ClefiaKeySet256_fu_148_rk_address1(2),
      I4 => ram_reg_1,
      I5 => ram_reg_2,
      O => \ap_CS_fsm_reg[13]_0\
    );
\ram_reg_i_57__9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFF00B8B8"
    )
        port map (
      I0 => ram_reg_6(0),
      I1 => ram_reg(1),
      I2 => ram_reg_0(3),
      I3 => grp_ClefiaKeySet256_fu_148_rk_address1(1),
      I4 => ram_reg_1,
      I5 => ram_reg_2,
      O => \ap_CS_fsm_reg[13]_1\
    );
\ram_reg_i_64__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000D111DDDD"
    )
        port map (
      I0 => ram_reg_0(1),
      I1 => ram_reg(1),
      I2 => grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_111_fu_165_ap_start_reg,
      I3 => ap_loop_init_int,
      I4 => \rk_addr_reg_141_reg[7]\,
      I5 => ram_reg_1,
      O => \ram_reg_i_64__7_n_0\
    );
\ram_reg_i_69__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFF00B8B8"
    )
        port map (
      I0 => \^d\(0),
      I1 => ram_reg(1),
      I2 => ram_reg_0(0),
      I3 => grp_ClefiaKeySet256_fu_148_rk_address1(0),
      I4 => ram_reg_1,
      I5 => ram_reg_2,
      O => \ap_CS_fsm_reg[13]\
    );
\ram_reg_i_9__9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F404FFFFF4040000"
    )
        port map (
      I0 => \ram_reg_i_64__7_n_0\,
      I1 => ram_reg_3,
      I2 => ram_reg_2,
      I3 => grp_ClefiaKeySet128_fu_176_rk_address1(0),
      I4 => ram_reg_4,
      I5 => ram_reg_5,
      O => ADDRARDADDR(0)
    );
\rk_addr_reg_141[0]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \rk_addr_reg_141_reg[7]_3\,
      I1 => ap_loop_init_int,
      I2 => grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_111_fu_165_ap_start_reg,
      O => \^d\(0)
    );
\rk_addr_reg_141[1]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \rk_addr_reg_141_reg[7]\,
      I1 => ap_loop_init_int,
      I2 => grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_111_fu_165_ap_start_reg,
      O => \^d\(1)
    );
\rk_addr_reg_141[2]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \rk_addr_reg_141_reg[7]_1\,
      I1 => ap_loop_init_int,
      I2 => grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_111_fu_165_ap_start_reg,
      O => \^d\(2)
    );
\rk_addr_reg_141[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8F"
    )
        port map (
      I0 => grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_111_fu_165_ap_start_reg,
      I1 => ap_loop_init_int,
      I2 => \rk_addr_reg_141_reg[7]_0\,
      O => \^d\(3)
    );
\rk_addr_reg_141[7]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFB"
    )
        port map (
      I0 => \idx_i19_fu_34[4]_i_4_n_0\,
      I1 => \rk_addr_reg_141_reg[7]_2\,
      I2 => \rk_addr_reg_141_reg[7]_0\,
      I3 => \rk_addr_reg_141_reg[7]\,
      I4 => \rk_addr_reg_141_reg[7]_3\,
      I5 => \rk_addr_reg_141_reg[7]_1\,
      O => E(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_flow_control_loop_pipe_sequential_init_23 is
  port (
    grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_110_fu_129_ap_ready : out STD_LOGIC;
    ap_sig_allocacmp_idx_i6_load : out STD_LOGIC_VECTOR ( 4 downto 0 );
    idx_i6_fu_400 : out STD_LOGIC;
    \idx_i6_fu_40_reg[4]\ : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \idx_i6_fu_40_reg[3]\ : out STD_LOGIC;
    \idx_i6_fu_40_reg[2]\ : out STD_LOGIC;
    \idx_i6_fu_40_reg[0]\ : out STD_LOGIC;
    ap_loop_init_int_reg_0 : out STD_LOGIC;
    ADDRARDADDR : out STD_LOGIC_VECTOR ( 4 downto 0 );
    grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_110_fu_129_ap_start_reg_reg : out STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    ap_loop_exit_ready_pp0_iter1_reg : in STD_LOGIC;
    grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_110_fu_129_ap_start_reg : in STD_LOGIC;
    \ap_CS_fsm_reg[13]\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    ap_loop_exit_ready_pp0_iter1_reg_reg : in STD_LOGIC;
    ap_loop_exit_ready_pp0_iter1_reg_reg_0 : in STD_LOGIC;
    ap_loop_exit_ready_pp0_iter1_reg_reg_1 : in STD_LOGIC;
    \idx_i6_fu_40_reg[4]_0\ : in STD_LOGIC;
    \idx_i6_fu_40_reg[4]_1\ : in STD_LOGIC;
    \ap_CS_fsm_reg[11]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    or_ln326_reg_2791 : in STD_LOGIC;
    trunc_ln341_reg_287 : in STD_LOGIC;
    \ap_CS_fsm_reg[13]_0\ : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    q0_reg : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_flow_control_loop_pipe_sequential_init_23 : entity is "clefia_flow_control_loop_pipe_sequential_init";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_flow_control_loop_pipe_sequential_init_23;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_flow_control_loop_pipe_sequential_init_23 is
  signal \ap_CS_fsm[13]_i_2__0_n_0\ : STD_LOGIC;
  signal ap_done_cache : STD_LOGIC;
  signal \ap_done_cache_i_1__13_n_0\ : STD_LOGIC;
  signal ap_loop_init_int : STD_LOGIC;
  signal \ap_loop_init_int_i_1__14_n_0\ : STD_LOGIC;
  signal \^ap_sig_allocacmp_idx_i6_load\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_110_fu_129_ap_start_reg_i_2_n_0 : STD_LOGIC;
  signal \idx_i6_fu_40[4]_i_3__0_n_0\ : STD_LOGIC;
  signal \q0_reg_i_2__6_n_0\ : STD_LOGIC;
  signal \q0_reg_i_2__6_n_1\ : STD_LOGIC;
  signal \q0_reg_i_2__6_n_2\ : STD_LOGIC;
  signal \q0_reg_i_2__6_n_3\ : STD_LOGIC;
  signal \q0_reg_i_3__6_n_0\ : STD_LOGIC;
  signal \NLW_q0_reg_i_1__6_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_q0_reg_i_1__6_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \ap_CS_fsm[12]_i_1__0\ : label is "soft_lutpair386";
  attribute SOFT_HLUTNM of \ap_CS_fsm[13]_i_2__0\ : label is "soft_lutpair386";
  attribute SOFT_HLUTNM of \ap_loop_init_int_i_1__14\ : label is "soft_lutpair389";
  attribute SOFT_HLUTNM of grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_110_fu_129_ap_start_reg_i_1 : label is "soft_lutpair388";
  attribute SOFT_HLUTNM of \idx_i6_fu_40[0]_i_1__0\ : label is "soft_lutpair390";
  attribute SOFT_HLUTNM of \idx_i6_fu_40[1]_i_1__0\ : label is "soft_lutpair390";
  attribute SOFT_HLUTNM of \idx_i6_fu_40[2]_i_1__0\ : label is "soft_lutpair387";
  attribute SOFT_HLUTNM of \idx_i6_fu_40[3]_i_1__0\ : label is "soft_lutpair387";
  attribute SOFT_HLUTNM of \idx_i6_fu_40[4]_i_3__0\ : label is "soft_lutpair388";
  attribute SOFT_HLUTNM of \idx_i6_load_reg_176[4]_i_1__0\ : label is "soft_lutpair389";
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \q0_reg_i_1__6\ : label is 35;
  attribute ADDER_THRESHOLD of \q0_reg_i_2__6\ : label is 35;
begin
  ap_sig_allocacmp_idx_i6_load(4 downto 0) <= \^ap_sig_allocacmp_idx_i6_load\(4 downto 0);
\ap_CS_fsm[11]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88888888F8F888F8"
    )
        port map (
      I0 => \ap_CS_fsm_reg[11]\(0),
      I1 => or_ln326_reg_2791,
      I2 => \ap_CS_fsm_reg[13]\(0),
      I3 => ap_done_cache,
      I4 => grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_110_fu_129_ap_start_reg,
      I5 => ap_loop_exit_ready_pp0_iter1_reg,
      O => D(0)
    );
\ap_CS_fsm[12]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"88880080"
    )
        port map (
      I0 => trunc_ln341_reg_287,
      I1 => \ap_CS_fsm_reg[13]\(0),
      I2 => ap_done_cache,
      I3 => grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_110_fu_129_ap_start_reg,
      I4 => ap_loop_exit_ready_pp0_iter1_reg,
      O => D(1)
    );
\ap_CS_fsm[13]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF111"
    )
        port map (
      I0 => \ap_CS_fsm[13]_i_2__0_n_0\,
      I1 => trunc_ln341_reg_287,
      I2 => \ap_CS_fsm_reg[13]_0\,
      I3 => \ap_CS_fsm_reg[13]\(2),
      I4 => \ap_CS_fsm_reg[13]\(1),
      O => D(2)
    );
\ap_CS_fsm[13]_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"45FF"
    )
        port map (
      I0 => ap_loop_exit_ready_pp0_iter1_reg,
      I1 => grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_110_fu_129_ap_start_reg,
      I2 => ap_done_cache,
      I3 => \ap_CS_fsm_reg[13]\(0),
      O => \ap_CS_fsm[13]_i_2__0_n_0\
    );
\ap_done_cache_i_1__13\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"DC"
    )
        port map (
      I0 => grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_110_fu_129_ap_start_reg,
      I1 => ap_loop_exit_ready_pp0_iter1_reg,
      I2 => ap_done_cache,
      O => \ap_done_cache_i_1__13_n_0\
    );
ap_done_cache_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_done_cache_i_1__13_n_0\,
      Q => ap_done_cache,
      R => ap_rst_n_inv
    );
\ap_loop_exit_ready_pp0_iter1_reg_i_1__9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000008"
    )
        port map (
      I0 => grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_110_fu_129_ap_start_reg,
      I1 => \^ap_sig_allocacmp_idx_i6_load\(4),
      I2 => ap_loop_exit_ready_pp0_iter1_reg_reg,
      I3 => ap_loop_exit_ready_pp0_iter1_reg_reg_0,
      I4 => ap_loop_exit_ready_pp0_iter1_reg_reg_1,
      I5 => \^ap_sig_allocacmp_idx_i6_load\(2),
      O => grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_110_fu_129_ap_ready
    );
\ap_loop_init_int_i_1__14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF4F"
    )
        port map (
      I0 => grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_110_fu_129_ap_start_reg,
      I1 => ap_loop_init_int,
      I2 => ap_rst_n,
      I3 => ap_loop_exit_ready_pp0_iter1_reg,
      O => \ap_loop_init_int_i_1__14_n_0\
    );
ap_loop_init_int_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_loop_init_int_i_1__14_n_0\,
      Q => ap_loop_init_int,
      R => '0'
    );
grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_110_fu_129_ap_start_reg_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F444"
    )
        port map (
      I0 => grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_110_fu_129_ap_start_reg_i_2_n_0,
      I1 => grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_110_fu_129_ap_start_reg,
      I2 => \ap_CS_fsm_reg[11]\(0),
      I3 => or_ln326_reg_2791,
      O => grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_110_fu_129_ap_start_reg_reg
    );
grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_110_fu_129_ap_start_reg_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000010000"
    )
        port map (
      I0 => \idx_i6_fu_40_reg[4]_0\,
      I1 => ap_loop_exit_ready_pp0_iter1_reg_reg_1,
      I2 => ap_loop_exit_ready_pp0_iter1_reg_reg_0,
      I3 => ap_loop_exit_ready_pp0_iter1_reg_reg,
      I4 => \idx_i6_fu_40_reg[4]_1\,
      I5 => \idx_i6_fu_40[4]_i_3__0_n_0\,
      O => grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_110_fu_129_ap_start_reg_i_2_n_0
    );
\idx_i6_fu_40[0]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => ap_loop_init_int,
      I1 => ap_loop_exit_ready_pp0_iter1_reg_reg_0,
      O => ap_loop_init_int_reg_0
    );
\idx_i6_fu_40[1]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"12"
    )
        port map (
      I0 => ap_loop_exit_ready_pp0_iter1_reg_reg_0,
      I1 => ap_loop_init_int,
      I2 => ap_loop_exit_ready_pp0_iter1_reg_reg,
      O => \idx_i6_fu_40_reg[0]\
    );
\idx_i6_fu_40[2]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"060A"
    )
        port map (
      I0 => \idx_i6_fu_40_reg[4]_0\,
      I1 => ap_loop_exit_ready_pp0_iter1_reg_reg,
      I2 => ap_loop_init_int,
      I3 => ap_loop_exit_ready_pp0_iter1_reg_reg_0,
      O => \idx_i6_fu_40_reg[2]\
    );
\idx_i6_fu_40[3]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"060A0A0A"
    )
        port map (
      I0 => ap_loop_exit_ready_pp0_iter1_reg_reg_1,
      I1 => ap_loop_exit_ready_pp0_iter1_reg_reg_0,
      I2 => ap_loop_init_int,
      I3 => ap_loop_exit_ready_pp0_iter1_reg_reg,
      I4 => \idx_i6_fu_40_reg[4]_0\,
      O => \idx_i6_fu_40_reg[3]\
    );
\idx_i6_fu_40[4]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAAAAA2"
    )
        port map (
      I0 => grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_110_fu_129_ap_start_reg,
      I1 => \^ap_sig_allocacmp_idx_i6_load\(4),
      I2 => ap_loop_exit_ready_pp0_iter1_reg_reg,
      I3 => ap_loop_exit_ready_pp0_iter1_reg_reg_0,
      I4 => ap_loop_exit_ready_pp0_iter1_reg_reg_1,
      I5 => \^ap_sig_allocacmp_idx_i6_load\(2),
      O => idx_i6_fu_400
    );
\idx_i6_fu_40[4]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"006A00AA00AA00AA"
    )
        port map (
      I0 => \idx_i6_fu_40_reg[4]_1\,
      I1 => \idx_i6_fu_40_reg[4]_0\,
      I2 => ap_loop_exit_ready_pp0_iter1_reg_reg,
      I3 => \idx_i6_fu_40[4]_i_3__0_n_0\,
      I4 => ap_loop_exit_ready_pp0_iter1_reg_reg_0,
      I5 => ap_loop_exit_ready_pp0_iter1_reg_reg_1,
      O => \idx_i6_fu_40_reg[4]\
    );
\idx_i6_fu_40[4]_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_110_fu_129_ap_start_reg,
      I1 => ap_loop_init_int,
      O => \idx_i6_fu_40[4]_i_3__0_n_0\
    );
\idx_i6_load_reg_176[0]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => ap_loop_exit_ready_pp0_iter1_reg_reg_0,
      I1 => ap_loop_init_int,
      I2 => grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_110_fu_129_ap_start_reg,
      O => \^ap_sig_allocacmp_idx_i6_load\(0)
    );
\idx_i6_load_reg_176[1]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => ap_loop_exit_ready_pp0_iter1_reg_reg,
      I1 => ap_loop_init_int,
      I2 => grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_110_fu_129_ap_start_reg,
      O => \^ap_sig_allocacmp_idx_i6_load\(1)
    );
\idx_i6_load_reg_176[2]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \idx_i6_fu_40_reg[4]_0\,
      I1 => ap_loop_init_int,
      I2 => grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_110_fu_129_ap_start_reg,
      O => \^ap_sig_allocacmp_idx_i6_load\(2)
    );
\idx_i6_load_reg_176[3]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => ap_loop_exit_ready_pp0_iter1_reg_reg_1,
      I1 => ap_loop_init_int,
      I2 => grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_110_fu_129_ap_start_reg,
      O => \^ap_sig_allocacmp_idx_i6_load\(3)
    );
\idx_i6_load_reg_176[4]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \idx_i6_fu_40_reg[4]_1\,
      I1 => ap_loop_init_int,
      I2 => grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_110_fu_129_ap_start_reg,
      O => \^ap_sig_allocacmp_idx_i6_load\(4)
    );
\q0_reg_i_1__6\: unisim.vcomponents.CARRY4
     port map (
      CI => \q0_reg_i_2__6_n_0\,
      CO(3 downto 0) => \NLW_q0_reg_i_1__6_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_q0_reg_i_1__6_O_UNCONNECTED\(3 downto 1),
      O(0) => ADDRARDADDR(4),
      S(3 downto 1) => B"000",
      S(0) => q0_reg(3)
    );
\q0_reg_i_2__6\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \q0_reg_i_2__6_n_0\,
      CO(2) => \q0_reg_i_2__6_n_1\,
      CO(1) => \q0_reg_i_2__6_n_2\,
      CO(0) => \q0_reg_i_2__6_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => trunc_ln341_reg_287,
      O(3 downto 0) => ADDRARDADDR(3 downto 0),
      S(3 downto 1) => q0_reg(2 downto 0),
      S(0) => \q0_reg_i_3__6_n_0\
    );
\q0_reg_i_3__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"95AA"
    )
        port map (
      I0 => trunc_ln341_reg_287,
      I1 => grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_110_fu_129_ap_start_reg,
      I2 => ap_loop_init_int,
      I3 => \idx_i6_fu_40_reg[4]_1\,
      O => \q0_reg_i_3__6_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_flow_control_loop_pipe_sequential_init_24 is
  port (
    \idx37_fu_30_reg[4]\ : out STD_LOGIC;
    \idx37_fu_30_reg[1]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_116_1_fu_84_skey256_address0 : out STD_LOGIC_VECTOR ( 2 downto 0 );
    add_ln117_fu_74_p2 : out STD_LOGIC_VECTOR ( 4 downto 0 );
    idx37_fu_300 : out STD_LOGIC;
    \ap_CS_fsm_reg[1]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_116_1_fu_84_ap_start_reg_reg : out STD_LOGIC;
    \ap_CS_fsm_reg[9]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_116_1_fu_84_ap_start_reg_reg_0 : in STD_LOGIC;
    grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_116_1_fu_84_ap_start_reg : in STD_LOGIC;
    \zext_ln114_reg_98_reg[0]\ : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 5 downto 0 );
    trunc_ln341_reg_287 : in STD_LOGIC;
    \q0_reg[6]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_sig_allocacmp_idx_i58_load : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \g0_b7__3_i_1_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \zext_ln114_reg_98_reg[2]\ : in STD_LOGIC;
    \idx37_fu_30_reg[4]_0\ : in STD_LOGIC;
    \idx37_fu_30_reg[4]_1\ : in STD_LOGIC;
    \grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_111_fu_165_skey256_address0__0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \ap_sig_allocacmp_idx_i44_load__0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \g0_b6__4_i_2_0\ : in STD_LOGIC;
    grp_ClefiaKeySet192_fu_162_ap_start_reg : in STD_LOGIC;
    ap_loop_exit_ready_pp0_iter1_reg : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    \q0_reg[5]\ : in STD_LOGIC;
    \q0_reg[4]\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_flow_control_loop_pipe_sequential_init_24 : entity is "clefia_flow_control_loop_pipe_sequential_init";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_flow_control_loop_pipe_sequential_init_24;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_flow_control_loop_pipe_sequential_init_24 is
  signal ap_done_cache : STD_LOGIC;
  signal \ap_done_cache_i_1__9_n_0\ : STD_LOGIC;
  signal ap_loop_init_int : STD_LOGIC;
  signal \ap_loop_init_int_i_1__11_n_0\ : STD_LOGIC;
  signal \g0_b6__4_i_1_n_0\ : STD_LOGIC;
  signal \g0_b6__4_i_2_n_0\ : STD_LOGIC;
  signal \g0_b6__4_i_3_n_0\ : STD_LOGIC;
  signal \g0_b6__4_i_4_n_0\ : STD_LOGIC;
  signal \g0_b7__3_i_1_n_0\ : STD_LOGIC;
  signal \g0_b7__3_i_2_n_0\ : STD_LOGIC;
  signal \idx37_fu_30[4]_i_3_n_0\ : STD_LOGIC;
  signal \idx37_fu_30[4]_i_4_n_0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \ap_CS_fsm[2]_i_1__0\ : label is "soft_lutpair377";
  attribute SOFT_HLUTNM of \ap_done_cache_i_1__9\ : label is "soft_lutpair377";
  attribute SOFT_HLUTNM of \ap_loop_exit_ready_pp0_iter1_reg_i_1__26\ : label is "soft_lutpair383";
  attribute SOFT_HLUTNM of \ap_loop_init_int_i_1__11\ : label is "soft_lutpair376";
  attribute SOFT_HLUTNM of \g0_b0__3\ : label is "soft_lutpair380";
  attribute SOFT_HLUTNM of \g0_b1__3\ : label is "soft_lutpair379";
  attribute SOFT_HLUTNM of \g0_b2__3\ : label is "soft_lutpair378";
  attribute SOFT_HLUTNM of \g0_b3__3\ : label is "soft_lutpair385";
  attribute SOFT_HLUTNM of \g0_b4__4\ : label is "soft_lutpair380";
  attribute SOFT_HLUTNM of \g0_b5__4\ : label is "soft_lutpair379";
  attribute SOFT_HLUTNM of \g0_b6__4\ : label is "soft_lutpair378";
  attribute SOFT_HLUTNM of \g0_b7__3\ : label is "soft_lutpair385";
  attribute SOFT_HLUTNM of grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_116_1_fu_84_ap_start_reg_i_1 : label is "soft_lutpair374";
  attribute SOFT_HLUTNM of \idx37_fu_30[0]_i_1\ : label is "soft_lutpair384";
  attribute SOFT_HLUTNM of \idx37_fu_30[1]_i_1\ : label is "soft_lutpair381";
  attribute SOFT_HLUTNM of \idx37_fu_30[2]_i_1\ : label is "soft_lutpair375";
  attribute SOFT_HLUTNM of \idx37_fu_30[3]_i_1\ : label is "soft_lutpair375";
  attribute SOFT_HLUTNM of \idx37_fu_30[4]_i_1\ : label is "soft_lutpair374";
  attribute SOFT_HLUTNM of \idx37_fu_30[4]_i_4\ : label is "soft_lutpair376";
  attribute SOFT_HLUTNM of \zext_ln114_reg_98[0]_i_1__1\ : label is "soft_lutpair381";
  attribute SOFT_HLUTNM of \zext_ln114_reg_98[1]_i_1__1\ : label is "soft_lutpair382";
  attribute SOFT_HLUTNM of \zext_ln114_reg_98[2]_i_1__1\ : label is "soft_lutpair382";
  attribute SOFT_HLUTNM of \zext_ln114_reg_98[3]_i_1__1\ : label is "soft_lutpair384";
  attribute SOFT_HLUTNM of \zext_ln114_reg_98[4]_i_1__1\ : label is "soft_lutpair383";
begin
\ap_CS_fsm[1]_i_1__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8F888F8F88888888"
    )
        port map (
      I0 => grp_ClefiaKeySet192_fu_162_ap_start_reg,
      I1 => Q(0),
      I2 => ap_loop_exit_ready_pp0_iter1_reg,
      I3 => grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_116_1_fu_84_ap_start_reg,
      I4 => ap_done_cache,
      I5 => Q(1),
      O => \ap_CS_fsm_reg[1]\(0)
    );
\ap_CS_fsm[2]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AA08"
    )
        port map (
      I0 => Q(1),
      I1 => ap_done_cache,
      I2 => grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_116_1_fu_84_ap_start_reg,
      I3 => ap_loop_exit_ready_pp0_iter1_reg,
      O => \ap_CS_fsm_reg[1]\(1)
    );
\ap_done_cache_i_1__9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"DC"
    )
        port map (
      I0 => grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_116_1_fu_84_ap_start_reg,
      I1 => ap_loop_exit_ready_pp0_iter1_reg,
      I2 => ap_done_cache,
      O => \ap_done_cache_i_1__9_n_0\
    );
ap_done_cache_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_done_cache_i_1__9_n_0\,
      Q => ap_done_cache,
      R => ap_rst_n_inv
    );
\ap_loop_exit_ready_pp0_iter1_reg_i_1__26\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \idx37_fu_30[4]_i_3_n_0\,
      I1 => grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_116_1_fu_84_ap_start_reg_reg_0,
      I2 => grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_116_1_fu_84_ap_start_reg,
      O => \idx37_fu_30_reg[4]\
    );
\ap_loop_init_int_i_1__11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF4F"
    )
        port map (
      I0 => grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_116_1_fu_84_ap_start_reg,
      I1 => ap_loop_init_int,
      I2 => ap_rst_n,
      I3 => ap_loop_exit_ready_pp0_iter1_reg,
      O => \ap_loop_init_int_i_1__11_n_0\
    );
ap_loop_init_int_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_loop_init_int_i_1__11_n_0\,
      Q => ap_loop_init_int,
      R => '0'
    );
\g0_b0__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"85"
    )
        port map (
      I0 => \q0_reg[4]\,
      I1 => \g0_b7__3_i_1_n_0\,
      I2 => \g0_b6__4_i_2_n_0\,
      O => \ap_CS_fsm_reg[9]\(0)
    );
\g0_b1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"85"
    )
        port map (
      I0 => \q0_reg[5]\,
      I1 => \g0_b7__3_i_1_n_0\,
      I2 => \g0_b6__4_i_2_n_0\,
      O => \ap_CS_fsm_reg[9]\(1)
    );
\g0_b2__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"85"
    )
        port map (
      I0 => \g0_b6__4_i_1_n_0\,
      I1 => \g0_b7__3_i_1_n_0\,
      I2 => \g0_b6__4_i_2_n_0\,
      O => \ap_CS_fsm_reg[9]\(2)
    );
\g0_b3__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \g0_b7__3_i_1_n_0\,
      I1 => \g0_b6__4_i_2_n_0\,
      O => \ap_CS_fsm_reg[9]\(3)
    );
\g0_b4__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"95"
    )
        port map (
      I0 => \q0_reg[4]\,
      I1 => \g0_b7__3_i_1_n_0\,
      I2 => \g0_b6__4_i_2_n_0\,
      O => \ap_CS_fsm_reg[9]\(4)
    );
\g0_b5__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"95"
    )
        port map (
      I0 => \q0_reg[5]\,
      I1 => \g0_b7__3_i_1_n_0\,
      I2 => \g0_b6__4_i_2_n_0\,
      O => \ap_CS_fsm_reg[9]\(5)
    );
\g0_b6__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"95"
    )
        port map (
      I0 => \g0_b6__4_i_1_n_0\,
      I1 => \g0_b7__3_i_1_n_0\,
      I2 => \g0_b6__4_i_2_n_0\,
      O => \ap_CS_fsm_reg[9]\(6)
    );
\g0_b6__4_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CF55C055C555C555"
    )
        port map (
      I0 => \g0_b6__4_i_3_n_0\,
      I1 => D(0),
      I2 => Q(4),
      I3 => trunc_ln341_reg_287,
      I4 => \q0_reg[6]\(0),
      I5 => Q(3),
      O => \g0_b6__4_i_1_n_0\
    );
\g0_b6__4_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EAAAEFAAEAAAEAAA"
    )
        port map (
      I0 => \g0_b6__4_i_4_n_0\,
      I1 => \grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_111_fu_165_skey256_address0__0\(1),
      I2 => Q(4),
      I3 => trunc_ln341_reg_287,
      I4 => \ap_sig_allocacmp_idx_i44_load__0\(1),
      I5 => Q(3),
      O => \g0_b6__4_i_2_n_0\
    );
\g0_b6__4_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"553F5530553F553F"
    )
        port map (
      I0 => ap_sig_allocacmp_idx_i58_load(0),
      I1 => \g0_b7__3_i_1_0\(0),
      I2 => Q(2),
      I3 => Q(5),
      I4 => \idx37_fu_30[4]_i_4_n_0\,
      I5 => \zext_ln114_reg_98_reg[2]\,
      O => \g0_b6__4_i_3_n_0\
    );
\g0_b6__4_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000FF00AE00AE00"
    )
        port map (
      I0 => Q(2),
      I1 => grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_116_1_fu_84_ap_start_reg_reg_0,
      I2 => \idx37_fu_30[4]_i_4_n_0\,
      I3 => \g0_b6__4_i_2_0\,
      I4 => ap_sig_allocacmp_idx_i58_load(1),
      I5 => Q(5),
      O => \g0_b6__4_i_4_n_0\
    );
\g0_b7__3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \g0_b7__3_i_1_n_0\,
      O => \ap_CS_fsm_reg[9]\(7)
    );
\g0_b7__3_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFD1555500D15555"
    )
        port map (
      I0 => \g0_b7__3_i_2_n_0\,
      I1 => Q(3),
      I2 => \ap_sig_allocacmp_idx_i44_load__0\(0),
      I3 => Q(4),
      I4 => trunc_ln341_reg_287,
      I5 => \grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_111_fu_165_skey256_address0__0\(0),
      O => \g0_b7__3_i_1_n_0\
    );
\g0_b7__3_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA3FAA30AA3FAA3F"
    )
        port map (
      I0 => ap_sig_allocacmp_idx_i58_load(1),
      I1 => \g0_b7__3_i_1_0\(1),
      I2 => Q(2),
      I3 => Q(5),
      I4 => \idx37_fu_30[4]_i_4_n_0\,
      I5 => \idx37_fu_30_reg[4]_1\,
      O => \g0_b7__3_i_2_n_0\
    );
grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_116_1_fu_84_ap_start_reg_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF2A2A2A"
    )
        port map (
      I0 => grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_116_1_fu_84_ap_start_reg,
      I1 => grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_116_1_fu_84_ap_start_reg_reg_0,
      I2 => \idx37_fu_30[4]_i_3_n_0\,
      I3 => grp_ClefiaKeySet192_fu_162_ap_start_reg,
      I4 => Q(0),
      O => grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_116_1_fu_84_ap_start_reg_reg
    );
\idx37_fu_30[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => ap_loop_init_int,
      I1 => \zext_ln114_reg_98_reg[0]\,
      O => add_ln117_fu_74_p2(0)
    );
\idx37_fu_30[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"12"
    )
        port map (
      I0 => \idx37_fu_30_reg[4]_0\,
      I1 => ap_loop_init_int,
      I2 => \zext_ln114_reg_98_reg[0]\,
      O => add_ln117_fu_74_p2(1)
    );
\idx37_fu_30[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0708"
    )
        port map (
      I0 => \idx37_fu_30_reg[4]_0\,
      I1 => \zext_ln114_reg_98_reg[0]\,
      I2 => ap_loop_init_int,
      I3 => \zext_ln114_reg_98_reg[2]\,
      O => add_ln117_fu_74_p2(2)
    );
\idx37_fu_30[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"060A0A0A"
    )
        port map (
      I0 => \idx37_fu_30_reg[4]_1\,
      I1 => \zext_ln114_reg_98_reg[0]\,
      I2 => ap_loop_init_int,
      I3 => \idx37_fu_30_reg[4]_0\,
      I4 => \zext_ln114_reg_98_reg[2]\,
      O => add_ln117_fu_74_p2(3)
    );
\idx37_fu_30[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_116_1_fu_84_ap_start_reg,
      I1 => \idx37_fu_30[4]_i_3_n_0\,
      I2 => grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_116_1_fu_84_ap_start_reg_reg_0,
      O => idx37_fu_300
    );
\idx37_fu_30[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00007FFF00008000"
    )
        port map (
      I0 => \zext_ln114_reg_98_reg[2]\,
      I1 => \idx37_fu_30_reg[4]_0\,
      I2 => \zext_ln114_reg_98_reg[0]\,
      I3 => \idx37_fu_30_reg[4]_1\,
      I4 => \idx37_fu_30[4]_i_4_n_0\,
      I5 => grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_116_1_fu_84_ap_start_reg_reg_0,
      O => add_ln117_fu_74_p2(4)
    );
\idx37_fu_30[4]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0888000000000000"
    )
        port map (
      I0 => \idx37_fu_30_reg[4]_1\,
      I1 => \zext_ln114_reg_98_reg[0]\,
      I2 => grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_116_1_fu_84_ap_start_reg,
      I3 => ap_loop_init_int,
      I4 => \idx37_fu_30_reg[4]_0\,
      I5 => \zext_ln114_reg_98_reg[2]\,
      O => \idx37_fu_30[4]_i_3_n_0\
    );
\idx37_fu_30[4]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_116_1_fu_84_ap_start_reg,
      I1 => ap_loop_init_int,
      O => \idx37_fu_30[4]_i_4_n_0\
    );
\zext_ln114_reg_98[0]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \zext_ln114_reg_98_reg[0]\,
      I1 => ap_loop_init_int,
      I2 => grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_116_1_fu_84_ap_start_reg,
      O => \idx37_fu_30_reg[1]\(0)
    );
\zext_ln114_reg_98[1]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \idx37_fu_30_reg[4]_0\,
      I1 => ap_loop_init_int,
      I2 => grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_116_1_fu_84_ap_start_reg,
      O => \idx37_fu_30_reg[1]\(1)
    );
\zext_ln114_reg_98[2]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \zext_ln114_reg_98_reg[2]\,
      I1 => ap_loop_init_int,
      I2 => grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_116_1_fu_84_ap_start_reg,
      O => grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_116_1_fu_84_skey256_address0(0)
    );
\zext_ln114_reg_98[3]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \idx37_fu_30_reg[4]_1\,
      I1 => ap_loop_init_int,
      I2 => grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_116_1_fu_84_ap_start_reg,
      O => grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_116_1_fu_84_skey256_address0(1)
    );
\zext_ln114_reg_98[4]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_116_1_fu_84_ap_start_reg_reg_0,
      I1 => ap_loop_init_int,
      I2 => grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_116_1_fu_84_ap_start_reg,
      O => grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_116_1_fu_84_skey256_address0(2)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_flow_control_loop_pipe_sequential_init_25 is
  port (
    ADDRBWRADDR : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \idx51_fu_30_reg[2]\ : out STD_LOGIC;
    \idx51_fu_30_reg[4]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_116_19_fu_112_fout_address0 : out STD_LOGIC_VECTOR ( 2 downto 0 );
    grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_116_19_fu_112_ap_start_reg_reg : out STD_LOGIC;
    idx51_fu_300 : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \idx51_fu_30_reg[3]\ : out STD_LOGIC;
    \idx51_fu_30_reg[1]\ : out STD_LOGIC;
    \idx51_fu_30_reg[1]_0\ : out STD_LOGIC;
    ap_loop_init_int_reg_0 : out STD_LOGIC;
    \ap_CS_fsm_reg[4]\ : out STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    ram_reg : in STD_LOGIC;
    grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_116_19_fu_112_ap_start_reg : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ADDRARDADDR : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ram_reg_0 : in STD_LOGIC;
    \idx51_fu_30_reg[4]_0\ : in STD_LOGIC;
    \idx51_fu_30_reg[4]_1\ : in STD_LOGIC;
    grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_116_19_fu_112_ap_start_reg_reg_0 : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_loop_exit_ready_pp0_iter1_reg : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_flow_control_loop_pipe_sequential_init_25 : entity is "clefia_flow_control_loop_pipe_sequential_init";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_flow_control_loop_pipe_sequential_init_25;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_flow_control_loop_pipe_sequential_init_25 is
  signal ap_done_cache : STD_LOGIC;
  signal \ap_done_cache_i_1__11_n_0\ : STD_LOGIC;
  signal ap_loop_init_int : STD_LOGIC;
  signal \ap_loop_init_int_i_1__12_n_0\ : STD_LOGIC;
  signal \idx51_fu_30[4]_i_3_n_0\ : STD_LOGIC;
  signal \idx51_fu_30[4]_i_4_n_0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \ap_CS_fsm[6]_i_1__0\ : label is "soft_lutpair366";
  attribute SOFT_HLUTNM of \ap_done_cache_i_1__11\ : label is "soft_lutpair366";
  attribute SOFT_HLUTNM of \ap_loop_exit_ready_pp0_iter1_reg_i_1__7\ : label is "soft_lutpair371";
  attribute SOFT_HLUTNM of \ap_loop_init_int_i_1__12\ : label is "soft_lutpair369";
  attribute SOFT_HLUTNM of grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_116_19_fu_112_ap_start_reg_i_1 : label is "soft_lutpair368";
  attribute SOFT_HLUTNM of \idx51_fu_30[0]_i_1\ : label is "soft_lutpair373";
  attribute SOFT_HLUTNM of \idx51_fu_30[1]_i_1\ : label is "soft_lutpair370";
  attribute SOFT_HLUTNM of \idx51_fu_30[2]_i_1\ : label is "soft_lutpair367";
  attribute SOFT_HLUTNM of \idx51_fu_30[3]_i_1\ : label is "soft_lutpair367";
  attribute SOFT_HLUTNM of \idx51_fu_30[4]_i_1\ : label is "soft_lutpair368";
  attribute SOFT_HLUTNM of \idx51_fu_30[4]_i_4\ : label is "soft_lutpair371";
  attribute SOFT_HLUTNM of \zext_ln114_reg_98[0]_i_1__2\ : label is "soft_lutpair372";
  attribute SOFT_HLUTNM of \zext_ln114_reg_98[1]_i_1__2\ : label is "soft_lutpair370";
  attribute SOFT_HLUTNM of \zext_ln114_reg_98[2]_i_1__2\ : label is "soft_lutpair372";
  attribute SOFT_HLUTNM of \zext_ln114_reg_98[3]_i_1__2\ : label is "soft_lutpair373";
  attribute SOFT_HLUTNM of \zext_ln114_reg_98[4]_i_1__2\ : label is "soft_lutpair369";
begin
\ap_CS_fsm[5]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABBAAAA"
    )
        port map (
      I0 => Q(0),
      I1 => ap_loop_exit_ready_pp0_iter1_reg,
      I2 => grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_116_19_fu_112_ap_start_reg,
      I3 => ap_done_cache,
      I4 => Q(1),
      O => D(0)
    );
\ap_CS_fsm[6]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFEEAAAA"
    )
        port map (
      I0 => E(0),
      I1 => ap_loop_exit_ready_pp0_iter1_reg,
      I2 => grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_116_19_fu_112_ap_start_reg,
      I3 => ap_done_cache,
      I4 => Q(1),
      O => D(1)
    );
\ap_done_cache_i_1__11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"DC"
    )
        port map (
      I0 => grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_116_19_fu_112_ap_start_reg,
      I1 => ap_loop_exit_ready_pp0_iter1_reg,
      I2 => ap_done_cache,
      O => \ap_done_cache_i_1__11_n_0\
    );
ap_done_cache_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_done_cache_i_1__11_n_0\,
      Q => ap_done_cache,
      R => ap_rst_n_inv
    );
\ap_loop_exit_ready_pp0_iter1_reg_i_1__7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_116_19_fu_112_ap_start_reg,
      I1 => \idx51_fu_30[4]_i_3_n_0\,
      I2 => grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_116_19_fu_112_ap_start_reg_reg_0,
      O => grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_116_19_fu_112_ap_start_reg_reg
    );
\ap_loop_init_int_i_1__12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF4F"
    )
        port map (
      I0 => grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_116_19_fu_112_ap_start_reg,
      I1 => ap_loop_init_int,
      I2 => ap_rst_n,
      I3 => ap_loop_exit_ready_pp0_iter1_reg,
      O => \ap_loop_init_int_i_1__12_n_0\
    );
ap_loop_init_int_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_loop_init_int_i_1__12_n_0\,
      Q => ap_loop_init_int,
      R => '0'
    );
grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_116_19_fu_112_ap_start_reg_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BFAA"
    )
        port map (
      I0 => Q(0),
      I1 => grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_116_19_fu_112_ap_start_reg_reg_0,
      I2 => \idx51_fu_30[4]_i_3_n_0\,
      I3 => grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_116_19_fu_112_ap_start_reg,
      O => \ap_CS_fsm_reg[4]\
    );
\idx51_fu_30[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => ap_loop_init_int,
      I1 => \idx51_fu_30_reg[4]_1\,
      O => ap_loop_init_int_reg_0
    );
\idx51_fu_30[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"12"
    )
        port map (
      I0 => \idx51_fu_30_reg[4]_0\,
      I1 => ap_loop_init_int,
      I2 => \idx51_fu_30_reg[4]_1\,
      O => \idx51_fu_30_reg[1]_0\
    );
\idx51_fu_30[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0708"
    )
        port map (
      I0 => \idx51_fu_30_reg[4]_0\,
      I1 => \idx51_fu_30_reg[4]_1\,
      I2 => ap_loop_init_int,
      I3 => ram_reg,
      O => \idx51_fu_30_reg[1]\
    );
\idx51_fu_30[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"060A0A0A"
    )
        port map (
      I0 => ram_reg_0,
      I1 => \idx51_fu_30_reg[4]_1\,
      I2 => ap_loop_init_int,
      I3 => \idx51_fu_30_reg[4]_0\,
      I4 => ram_reg,
      O => \idx51_fu_30_reg[3]\
    );
\idx51_fu_30[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_116_19_fu_112_ap_start_reg,
      I1 => \idx51_fu_30[4]_i_3_n_0\,
      I2 => grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_116_19_fu_112_ap_start_reg_reg_0,
      O => idx51_fu_300
    );
\idx51_fu_30[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00007FFF00008000"
    )
        port map (
      I0 => ram_reg,
      I1 => \idx51_fu_30_reg[4]_0\,
      I2 => \idx51_fu_30_reg[4]_1\,
      I3 => ram_reg_0,
      I4 => \idx51_fu_30[4]_i_4_n_0\,
      I5 => grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_116_19_fu_112_ap_start_reg_reg_0,
      O => \idx51_fu_30_reg[2]\
    );
\idx51_fu_30[4]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0888000000000000"
    )
        port map (
      I0 => ram_reg_0,
      I1 => \idx51_fu_30_reg[4]_1\,
      I2 => grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_116_19_fu_112_ap_start_reg,
      I3 => ap_loop_init_int,
      I4 => \idx51_fu_30_reg[4]_0\,
      I5 => ram_reg,
      O => \idx51_fu_30[4]_i_3_n_0\
    );
\idx51_fu_30[4]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_116_19_fu_112_ap_start_reg,
      I1 => ap_loop_init_int,
      O => \idx51_fu_30[4]_i_4_n_0\
    );
\ram_reg_i_11__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"70FF"
    )
        port map (
      I0 => grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_116_19_fu_112_ap_start_reg,
      I1 => ap_loop_init_int,
      I2 => \idx51_fu_30_reg[4]_1\,
      I3 => Q(1),
      O => ADDRBWRADDR(0)
    );
\ram_reg_i_8__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2AFF2A00"
    )
        port map (
      I0 => ram_reg_0,
      I1 => ap_loop_init_int,
      I2 => grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_116_19_fu_112_ap_start_reg,
      I3 => Q(1),
      I4 => ADDRARDADDR(1),
      O => ADDRBWRADDR(2)
    );
\ram_reg_i_9__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2AFF2A00"
    )
        port map (
      I0 => ram_reg,
      I1 => ap_loop_init_int,
      I2 => grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_116_19_fu_112_ap_start_reg,
      I3 => Q(1),
      I4 => ADDRARDADDR(0),
      O => ADDRBWRADDR(1)
    );
\zext_ln114_reg_98[0]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \idx51_fu_30_reg[4]_1\,
      I1 => ap_loop_init_int,
      I2 => grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_116_19_fu_112_ap_start_reg,
      O => grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_116_19_fu_112_fout_address0(0)
    );
\zext_ln114_reg_98[1]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \idx51_fu_30_reg[4]_0\,
      I1 => ap_loop_init_int,
      I2 => grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_116_19_fu_112_ap_start_reg,
      O => \idx51_fu_30_reg[4]\(0)
    );
\zext_ln114_reg_98[2]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => ram_reg,
      I1 => ap_loop_init_int,
      I2 => grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_116_19_fu_112_ap_start_reg,
      O => grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_116_19_fu_112_fout_address0(1)
    );
\zext_ln114_reg_98[3]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => ram_reg_0,
      I1 => ap_loop_init_int,
      I2 => grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_116_19_fu_112_ap_start_reg,
      O => grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_116_19_fu_112_fout_address0(2)
    );
\zext_ln114_reg_98[4]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_116_19_fu_112_ap_start_reg_reg_0,
      I1 => ap_loop_init_int,
      I2 => grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_116_19_fu_112_ap_start_reg,
      O => \idx51_fu_30_reg[4]\(1)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_flow_control_loop_pipe_sequential_init_29 is
  port (
    grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_309_1_fu_70_con128_address0 : out STD_LOGIC_VECTOR ( 2 downto 0 );
    i_fu_1560 : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    icmp_ln309_fu_611_p2 : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 3 downto 0 );
    shl_ln_fu_623_p3 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \ap_CS_fsm_reg[7]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \ap_CS_fsm_reg[7]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    ap_rst_n : in STD_LOGIC;
    ap_done_cache_reg_0 : in STD_LOGIC;
    ap_enable_reg_pp0_iter0 : in STD_LOGIC;
    q0_reg : in STD_LOGIC_VECTOR ( 2 downto 0 );
    q0_reg_0 : in STD_LOGIC;
    \shl_ln_reg_1509_reg[5]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_309_1_fu_70_ap_start_reg : in STD_LOGIC;
    empty_53_reg_1533 : in STD_LOGIC;
    ap_enable_reg_pp0_iter0_reg : in STD_LOGIC;
    q0_reg_1 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \ap_CS_fsm_reg[7]_1\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_flow_control_loop_pipe_sequential_init_29 : entity is "clefia_flow_control_loop_pipe_sequential_init";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_flow_control_loop_pipe_sequential_init_29;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_flow_control_loop_pipe_sequential_init_29 is
  signal ap_done_cache : STD_LOGIC;
  signal \ap_done_cache_i_1__17_n_0\ : STD_LOGIC;
  signal ap_loop_init_int : STD_LOGIC;
  signal \ap_loop_init_int_i_1__17_n_0\ : STD_LOGIC;
  signal \^i_fu_1560\ : STD_LOGIC;
  signal \q0_reg_i_13__5_n_0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \add_ln309_reg_1504[0]_i_1\ : label is "soft_lutpair313";
  attribute SOFT_HLUTNM of \add_ln309_reg_1504[1]_i_1\ : label is "soft_lutpair312";
  attribute SOFT_HLUTNM of \add_ln309_reg_1504[2]_i_1\ : label is "soft_lutpair312";
  attribute SOFT_HLUTNM of \add_ln309_reg_1504[3]_i_1\ : label is "soft_lutpair311";
  attribute SOFT_HLUTNM of \empty_53_reg_1533[0]_i_2\ : label is "soft_lutpair314";
  attribute SOFT_HLUTNM of \i_fu_156[3]_i_1\ : label is "soft_lutpair313";
  attribute SOFT_HLUTNM of \icmp_ln309_reg_1500[0]_i_1\ : label is "soft_lutpair311";
  attribute SOFT_HLUTNM of \shl_ln_reg_1509[5]_i_1\ : label is "soft_lutpair315";
  attribute SOFT_HLUTNM of \shl_ln_reg_1509[6]_i_1\ : label is "soft_lutpair315";
  attribute SOFT_HLUTNM of \shl_ln_reg_1509[7]_i_1\ : label is "soft_lutpair314";
begin
  i_fu_1560 <= \^i_fu_1560\;
\add_ln309_reg_1504[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8F"
    )
        port map (
      I0 => ap_loop_init_int,
      I1 => grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_309_1_fu_70_ap_start_reg,
      I2 => \shl_ln_reg_1509_reg[5]\(0),
      O => D(0)
    );
\add_ln309_reg_1504[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"152A"
    )
        port map (
      I0 => \shl_ln_reg_1509_reg[5]\(0),
      I1 => ap_loop_init_int,
      I2 => grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_309_1_fu_70_ap_start_reg,
      I3 => \shl_ln_reg_1509_reg[5]\(1),
      O => D(1)
    );
\add_ln309_reg_1504[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"06660AAA"
    )
        port map (
      I0 => \shl_ln_reg_1509_reg[5]\(2),
      I1 => \shl_ln_reg_1509_reg[5]\(1),
      I2 => grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_309_1_fu_70_ap_start_reg,
      I3 => ap_loop_init_int,
      I4 => \shl_ln_reg_1509_reg[5]\(0),
      O => D(2)
    );
\add_ln309_reg_1504[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"060A0A0A"
    )
        port map (
      I0 => \shl_ln_reg_1509_reg[5]\(3),
      I1 => \shl_ln_reg_1509_reg[5]\(2),
      I2 => \^i_fu_1560\,
      I3 => \shl_ln_reg_1509_reg[5]\(0),
      I4 => \shl_ln_reg_1509_reg[5]\(1),
      O => D(3)
    );
\ap_CS_fsm[7]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF70770000"
    )
        port map (
      I0 => \ap_CS_fsm_reg[7]_1\,
      I1 => ap_done_cache_reg_0,
      I2 => grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_309_1_fu_70_ap_start_reg,
      I3 => ap_done_cache,
      I4 => q0_reg_1(1),
      I5 => q0_reg_1(0),
      O => \ap_CS_fsm_reg[7]\(0)
    );
\ap_CS_fsm[8]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA08080808080808"
    )
        port map (
      I0 => q0_reg_1(1),
      I1 => ap_done_cache,
      I2 => grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_309_1_fu_70_ap_start_reg,
      I3 => ap_done_cache_reg_0,
      I4 => Q(1),
      I5 => ap_enable_reg_pp0_iter0,
      O => \ap_CS_fsm_reg[7]\(1)
    );
\ap_done_cache_i_1__17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EF0F0F0FE2000000"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter0_reg,
      I1 => Q(0),
      I2 => grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_309_1_fu_70_ap_start_reg,
      I3 => Q(1),
      I4 => ap_done_cache_reg_0,
      I5 => ap_done_cache,
      O => \ap_done_cache_i_1__17_n_0\
    );
ap_done_cache_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_done_cache_i_1__17_n_0\,
      Q => ap_done_cache,
      R => ap_rst_n_inv
    );
\ap_loop_init_int_i_1__17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF4F4F4FCFCFCFCF"
    )
        port map (
      I0 => Q(2),
      I1 => ap_loop_init_int,
      I2 => ap_rst_n,
      I3 => ap_done_cache_reg_0,
      I4 => Q(1),
      I5 => ap_enable_reg_pp0_iter0,
      O => \ap_loop_init_int_i_1__17_n_0\
    );
ap_loop_init_int_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_loop_init_int_i_1__17_n_0\,
      Q => ap_loop_init_int,
      R => '0'
    );
\empty_53_reg_1533[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAA8AAAAAAAAAAAA"
    )
        port map (
      I0 => Q(0),
      I1 => \shl_ln_reg_1509_reg[5]\(2),
      I2 => \^i_fu_1560\,
      I3 => \shl_ln_reg_1509_reg[5]\(1),
      I4 => \shl_ln_reg_1509_reg[5]\(0),
      I5 => \shl_ln_reg_1509_reg[5]\(3),
      O => E(0)
    );
\empty_53_reg_1533[0]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \shl_ln_reg_1509_reg[5]\(0),
      I1 => grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_309_1_fu_70_ap_start_reg,
      I2 => ap_loop_init_int,
      O => shl_ln_fu_623_p3(0)
    );
\i_fu_156[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => ap_loop_init_int,
      I1 => Q(0),
      I2 => grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_309_1_fu_70_ap_start_reg,
      O => \^i_fu_1560\
    );
\icmp_ln309_reg_1500[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000008"
    )
        port map (
      I0 => \shl_ln_reg_1509_reg[5]\(3),
      I1 => \shl_ln_reg_1509_reg[5]\(0),
      I2 => \shl_ln_reg_1509_reg[5]\(1),
      I3 => \^i_fu_1560\,
      I4 => \shl_ln_reg_1509_reg[5]\(2),
      O => icmp_ln309_fu_611_p2
    );
\q0_reg_i_13__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"011111110EEEEEEE"
    )
        port map (
      I0 => \shl_ln_reg_1509_reg[5]\(1),
      I1 => \shl_ln_reg_1509_reg[5]\(2),
      I2 => ap_loop_init_int,
      I3 => Q(0),
      I4 => grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_309_1_fu_70_ap_start_reg,
      I5 => \shl_ln_reg_1509_reg[5]\(3),
      O => \q0_reg_i_13__5_n_0\
    );
\q0_reg_i_16__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9F9F9F909F9F909F"
    )
        port map (
      I0 => q0_reg(0),
      I1 => q0_reg(1),
      I2 => q0_reg_0,
      I3 => \shl_ln_reg_1509_reg[5]\(2),
      I4 => \^i_fu_1560\,
      I5 => \shl_ln_reg_1509_reg[5]\(1),
      O => grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_309_1_fu_70_con128_address0(2)
    );
\q0_reg_i_18__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000FFFFD555D555"
    )
        port map (
      I0 => \shl_ln_reg_1509_reg[5]\(1),
      I1 => grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_309_1_fu_70_ap_start_reg,
      I2 => Q(0),
      I3 => ap_loop_init_int,
      I4 => q0_reg(0),
      I5 => q0_reg_0,
      O => grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_309_1_fu_70_con128_address0(1)
    );
\q0_reg_i_20__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88B8B8B8B8B8B8B8"
    )
        port map (
      I0 => empty_53_reg_1533,
      I1 => q0_reg_0,
      I2 => \shl_ln_reg_1509_reg[5]\(0),
      I3 => grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_309_1_fu_70_ap_start_reg,
      I4 => Q(0),
      I5 => ap_loop_init_int,
      O => grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_309_1_fu_70_con128_address0(0)
    );
\q0_reg_i_2__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"080808A8A8A8A808"
    )
        port map (
      I0 => q0_reg_1(1),
      I1 => \q0_reg_i_13__5_n_0\,
      I2 => q0_reg_0,
      I3 => q0_reg(1),
      I4 => q0_reg(0),
      I5 => q0_reg(2),
      O => \ap_CS_fsm_reg[7]_0\(0)
    );
\shl_ln_reg_1509[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \shl_ln_reg_1509_reg[5]\(1),
      I1 => grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_309_1_fu_70_ap_start_reg,
      I2 => ap_loop_init_int,
      O => shl_ln_fu_623_p3(1)
    );
\shl_ln_reg_1509[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \shl_ln_reg_1509_reg[5]\(2),
      I1 => grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_309_1_fu_70_ap_start_reg,
      I2 => ap_loop_init_int,
      O => shl_ln_fu_623_p3(2)
    );
\shl_ln_reg_1509[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \shl_ln_reg_1509_reg[5]\(3),
      I1 => grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_309_1_fu_70_ap_start_reg,
      I2 => ap_loop_init_int,
      O => shl_ln_fu_623_p3(3)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_flow_control_loop_pipe_sequential_init_3 is
  port (
    grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_18_fu_140_ap_start_reg_reg : out STD_LOGIC;
    \r_reg_104_reg[2]\ : out STD_LOGIC;
    \ap_CS_fsm_reg[1]\ : out STD_LOGIC;
    \ap_CS_fsm_reg[1]_0\ : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \icmp_ln401_reg_258_reg[0]\ : out STD_LOGIC;
    \ap_CS_fsm_reg[14]\ : out STD_LOGIC;
    \ap_CS_fsm_reg[6]\ : out STD_LOGIC;
    add_ln124_fu_88_p2 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \idx_i58_fu_32_reg[2]\ : out STD_LOGIC;
    \idx_i58_fu_32_reg[1]\ : out STD_LOGIC;
    grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_18_fu_140_ap_start_reg_reg_0 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    ap_sig_allocacmp_idx_i58_load : out STD_LOGIC_VECTOR ( 3 downto 0 );
    idx_i58_fu_320 : out STD_LOGIC;
    grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_18_fu_140_ap_start_reg_reg_1 : out STD_LOGIC_VECTOR ( 0 to 0 );
    grp_ClefiaKeySet256_fu_148_ap_ready : out STD_LOGIC;
    ap_done_cache_reg_0 : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_18_fu_140_ap_start_reg : in STD_LOGIC;
    grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_18_fu_140_ap_start_reg0 : in STD_LOGIC;
    \r_reg_104_reg[2]_0\ : in STD_LOGIC;
    \r_reg_104_reg[2]_1\ : in STD_LOGIC;
    \r_reg_104_reg[2]_2\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    icmp_ln395_reg_250 : in STD_LOGIC;
    icmp_ln398_reg_254 : in STD_LOGIC;
    icmp_ln401_reg_258 : in STD_LOGIC;
    grp_ClefiaKeySet192_fu_162_ap_done : in STD_LOGIC;
    grp_ClefiaKeySet128_fu_176_ap_done : in STD_LOGIC;
    \ap_CS_fsm_reg[6]_0\ : in STD_LOGIC;
    grp_fu_232_p2 : in STD_LOGIC;
    \idx_i58_load_reg_151_reg[0]\ : in STD_LOGIC;
    ap_enable_reg_pp0_iter1_reg : in STD_LOGIC;
    ap_enable_reg_pp0_iter1_reg_0 : in STD_LOGIC;
    ap_enable_reg_pp0_iter1_reg_1 : in STD_LOGIC;
    \ap_CS_fsm_reg[14]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    grp_ClefiaKeySet256_fu_148_ap_start_reg : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_flow_control_loop_pipe_sequential_init_3 : entity is "clefia_flow_control_loop_pipe_sequential_init";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_flow_control_loop_pipe_sequential_init_3;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_flow_control_loop_pipe_sequential_init_3 is
  signal \^ap_cs_fsm_reg[14]\ : STD_LOGIC;
  signal \^ap_cs_fsm_reg[1]\ : STD_LOGIC;
  signal \^ap_cs_fsm_reg[1]_0\ : STD_LOGIC;
  signal ap_done_cache : STD_LOGIC;
  signal \ap_done_cache_i_1__5_n_0\ : STD_LOGIC;
  signal ap_loop_init_int : STD_LOGIC;
  signal \ap_loop_init_int_i_1__1_n_0\ : STD_LOGIC;
  signal grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_18_fu_140_ap_ready : STD_LOGIC;
  signal \^icmp_ln401_reg_258_reg[0]\ : STD_LOGIC;
  signal \^idx_i58_fu_320\ : STD_LOGIC;
  signal \r_reg_104[2]_i_2_n_0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \ap_CS_fsm[14]_i_1\ : label is "soft_lutpair574";
  attribute SOFT_HLUTNM of \ap_CS_fsm[2]_i_1__4\ : label is "soft_lutpair576";
  attribute SOFT_HLUTNM of \ap_CS_fsm[6]_i_1__4\ : label is "soft_lutpair577";
  attribute SOFT_HLUTNM of \ap_done_cache_i_1__5\ : label is "soft_lutpair581";
  attribute SOFT_HLUTNM of \ap_loop_init_int_i_1__1\ : label is "soft_lutpair578";
  attribute SOFT_HLUTNM of \g0_b0__0\ : label is "soft_lutpair580";
  attribute SOFT_HLUTNM of \g0_b1__0\ : label is "soft_lutpair579";
  attribute SOFT_HLUTNM of \g0_b2__0\ : label is "soft_lutpair579";
  attribute SOFT_HLUTNM of \g0_b3__0\ : label is "soft_lutpair580";
  attribute SOFT_HLUTNM of \g0_b4__1\ : label is "soft_lutpair581";
  attribute SOFT_HLUTNM of \g0_b5__1\ : label is "soft_lutpair583";
  attribute SOFT_HLUTNM of \g0_b6__1\ : label is "soft_lutpair582";
  attribute SOFT_HLUTNM of grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_18_fu_140_ap_start_reg_i_1 : label is "soft_lutpair578";
  attribute SOFT_HLUTNM of grp_ClefiaKeySet256_fu_148_ap_start_reg_i_2 : label is "soft_lutpair574";
  attribute SOFT_HLUTNM of \idx_i58_fu_32[1]_i_1\ : label is "soft_lutpair584";
  attribute SOFT_HLUTNM of \idx_i58_fu_32[2]_i_1\ : label is "soft_lutpair575";
  attribute SOFT_HLUTNM of \idx_i58_fu_32[3]_i_2\ : label is "soft_lutpair575";
  attribute SOFT_HLUTNM of \idx_i58_load_reg_151[0]_i_1\ : label is "soft_lutpair584";
  attribute SOFT_HLUTNM of \idx_i58_load_reg_151[1]_i_1\ : label is "soft_lutpair583";
  attribute SOFT_HLUTNM of \idx_i58_load_reg_151[2]_i_1\ : label is "soft_lutpair582";
  attribute SOFT_HLUTNM of \r_1_reg_126[3]_i_2\ : label is "soft_lutpair577";
  attribute SOFT_HLUTNM of \r_reg_104[2]_i_2\ : label is "soft_lutpair573";
  attribute SOFT_HLUTNM of \r_reg_104[3]_i_2\ : label is "soft_lutpair576";
  attribute SOFT_HLUTNM of \r_reg_104[3]_i_3\ : label is "soft_lutpair573";
begin
  \ap_CS_fsm_reg[14]\ <= \^ap_cs_fsm_reg[14]\;
  \ap_CS_fsm_reg[1]\ <= \^ap_cs_fsm_reg[1]\;
  \ap_CS_fsm_reg[1]_0\ <= \^ap_cs_fsm_reg[1]_0\;
  \icmp_ln401_reg_258_reg[0]\ <= \^icmp_ln401_reg_258_reg[0]\;
  idx_i58_fu_320 <= \^idx_i58_fu_320\;
\ap_CS_fsm[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4440FFFF44404440"
    )
        port map (
      I0 => \^idx_i58_fu_320\,
      I1 => \ap_CS_fsm_reg[14]_0\(1),
      I2 => ap_done_cache,
      I3 => grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_18_fu_140_ap_start_reg,
      I4 => grp_ClefiaKeySet256_fu_148_ap_start_reg,
      I5 => \ap_CS_fsm_reg[14]_0\(0),
      O => \^ap_cs_fsm_reg[14]\
    );
\ap_CS_fsm[14]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFAAABAA"
    )
        port map (
      I0 => grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_18_fu_140_ap_start_reg0,
      I1 => grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_18_fu_140_ap_start_reg,
      I2 => ap_done_cache,
      I3 => \ap_CS_fsm_reg[14]_0\(1),
      I4 => \^idx_i58_fu_320\,
      O => grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_18_fu_140_ap_start_reg_reg_1(0)
    );
\ap_CS_fsm[2]_i_1__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => Q(0),
      I1 => \^icmp_ln401_reg_258_reg[0]\,
      O => D(0)
    );
\ap_CS_fsm[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000F22FFFF0F22"
    )
        port map (
      I0 => icmp_ln401_reg_258,
      I1 => \^ap_cs_fsm_reg[14]\,
      I2 => grp_ClefiaKeySet192_fu_162_ap_done,
      I3 => icmp_ln398_reg_254,
      I4 => icmp_ln395_reg_250,
      I5 => grp_ClefiaKeySet128_fu_176_ap_done,
      O => \^icmp_ln401_reg_258_reg[0]\
    );
\ap_CS_fsm[6]_i_1__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F444"
    )
        port map (
      I0 => \^ap_cs_fsm_reg[14]\,
      I1 => Q(1),
      I2 => \ap_CS_fsm_reg[6]_0\,
      I3 => grp_fu_232_p2,
      O => D(1)
    );
\ap_done_cache_i_1__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_18_fu_140_ap_ready,
      I1 => grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_18_fu_140_ap_start_reg,
      I2 => ap_done_cache,
      O => \ap_done_cache_i_1__5_n_0\
    );
\ap_done_cache_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000400"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter1_reg_0,
      I1 => grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_18_fu_140_ap_start_reg,
      I2 => ap_loop_init_int,
      I3 => ap_enable_reg_pp0_iter1_reg_1,
      I4 => \idx_i58_load_reg_151_reg[0]\,
      I5 => ap_enable_reg_pp0_iter1_reg,
      O => grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_18_fu_140_ap_ready
    );
ap_done_cache_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_done_cache_i_1__5_n_0\,
      Q => ap_done_cache,
      R => ap_done_cache_reg_0
    );
\ap_loop_init_int_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BBFB"
    )
        port map (
      I0 => grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_18_fu_140_ap_ready,
      I1 => ap_rst_n,
      I2 => ap_loop_init_int,
      I3 => grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_18_fu_140_ap_start_reg,
      O => \ap_loop_init_int_i_1__1_n_0\
    );
ap_loop_init_int_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_loop_init_int_i_1__1_n_0\,
      Q => ap_loop_init_int,
      R => '0'
    );
\g0_b0__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0070"
    )
        port map (
      I0 => grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_18_fu_140_ap_start_reg,
      I1 => ap_loop_init_int,
      I2 => ap_enable_reg_pp0_iter1_reg_1,
      I3 => \idx_i58_load_reg_151_reg[0]\,
      O => grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_18_fu_140_ap_start_reg_reg_0(0)
    );
\g0_b1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0070"
    )
        port map (
      I0 => grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_18_fu_140_ap_start_reg,
      I1 => ap_loop_init_int,
      I2 => ap_enable_reg_pp0_iter1_reg_1,
      I3 => ap_enable_reg_pp0_iter1_reg_0,
      O => grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_18_fu_140_ap_start_reg_reg_0(1)
    );
\g0_b2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0070"
    )
        port map (
      I0 => grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_18_fu_140_ap_start_reg,
      I1 => ap_loop_init_int,
      I2 => ap_enable_reg_pp0_iter1_reg_1,
      I3 => ap_enable_reg_pp0_iter1_reg,
      O => grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_18_fu_140_ap_start_reg_reg_0(2)
    );
\g0_b3__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_18_fu_140_ap_start_reg,
      I1 => ap_loop_init_int,
      I2 => ap_enable_reg_pp0_iter1_reg_1,
      O => grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_18_fu_140_ap_start_reg_reg_0(3)
    );
\g0_b4__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D5"
    )
        port map (
      I0 => \idx_i58_load_reg_151_reg[0]\,
      I1 => ap_loop_init_int,
      I2 => grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_18_fu_140_ap_start_reg,
      O => add_ln124_fu_88_p2(0)
    );
\g0_b5__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D5"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter1_reg_0,
      I1 => ap_loop_init_int,
      I2 => grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_18_fu_140_ap_start_reg,
      O => \idx_i58_fu_32_reg[1]\
    );
\g0_b6__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D5"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter1_reg,
      I1 => ap_loop_init_int,
      I2 => grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_18_fu_140_ap_start_reg,
      O => \idx_i58_fu_32_reg[2]\
    );
grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_18_fu_140_ap_start_reg_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"DC"
    )
        port map (
      I0 => grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_18_fu_140_ap_ready,
      I1 => grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_18_fu_140_ap_start_reg0,
      I2 => grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_18_fu_140_ap_start_reg,
      O => grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_18_fu_140_ap_start_reg_reg
    );
grp_ClefiaKeySet256_fu_148_ap_start_reg_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E0"
    )
        port map (
      I0 => grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_18_fu_140_ap_start_reg,
      I1 => ap_done_cache,
      I2 => \ap_CS_fsm_reg[14]_0\(1),
      I3 => \^idx_i58_fu_320\,
      O => grp_ClefiaKeySet256_fu_148_ap_ready
    );
\idx_i58_fu_32[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"12"
    )
        port map (
      I0 => \idx_i58_load_reg_151_reg[0]\,
      I1 => ap_loop_init_int,
      I2 => ap_enable_reg_pp0_iter1_reg_0,
      O => add_ln124_fu_88_p2(1)
    );
\idx_i58_fu_32[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"006A"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter1_reg,
      I1 => \idx_i58_load_reg_151_reg[0]\,
      I2 => ap_enable_reg_pp0_iter1_reg_0,
      I3 => ap_loop_init_int,
      O => add_ln124_fu_88_p2(2)
    );
\idx_i58_fu_32[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCCCCCCCCCCCC8CC"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter1_reg_0,
      I1 => grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_18_fu_140_ap_start_reg,
      I2 => ap_loop_init_int,
      I3 => ap_enable_reg_pp0_iter1_reg_1,
      I4 => \idx_i58_load_reg_151_reg[0]\,
      I5 => ap_enable_reg_pp0_iter1_reg,
      O => \^idx_i58_fu_320\
    );
\idx_i58_fu_32[3]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"12222222"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter1_reg_1,
      I1 => ap_loop_init_int,
      I2 => ap_enable_reg_pp0_iter1_reg_0,
      I3 => \idx_i58_load_reg_151_reg[0]\,
      I4 => ap_enable_reg_pp0_iter1_reg,
      O => add_ln124_fu_88_p2(3)
    );
\idx_i58_load_reg_151[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \idx_i58_load_reg_151_reg[0]\,
      I1 => ap_loop_init_int,
      I2 => grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_18_fu_140_ap_start_reg,
      O => ap_sig_allocacmp_idx_i58_load(0)
    );
\idx_i58_load_reg_151[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter1_reg_0,
      I1 => ap_loop_init_int,
      I2 => grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_18_fu_140_ap_start_reg,
      O => ap_sig_allocacmp_idx_i58_load(1)
    );
\idx_i58_load_reg_151[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter1_reg,
      I1 => ap_loop_init_int,
      I2 => grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_18_fu_140_ap_start_reg,
      O => ap_sig_allocacmp_idx_i58_load(2)
    );
\idx_i58_load_reg_151[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter1_reg_1,
      I1 => ap_loop_init_int,
      I2 => grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_18_fu_140_ap_start_reg,
      O => ap_sig_allocacmp_idx_i58_load(3)
    );
\r_1_reg_126[3]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^ap_cs_fsm_reg[14]\,
      I1 => Q(1),
      O => \ap_CS_fsm_reg[6]\
    );
\r_reg_104[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0B0B000B08080008"
    )
        port map (
      I0 => \r_reg_104[2]_i_2_n_0\,
      I1 => \^ap_cs_fsm_reg[1]\,
      I2 => \^ap_cs_fsm_reg[1]_0\,
      I3 => \r_reg_104_reg[2]_0\,
      I4 => \r_reg_104_reg[2]_1\,
      I5 => \r_reg_104_reg[2]_2\,
      O => \r_reg_104_reg[2]\
    );
\r_reg_104[2]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0040"
    )
        port map (
      I0 => icmp_ln395_reg_250,
      I1 => icmp_ln398_reg_254,
      I2 => Q(0),
      I3 => \^icmp_ln401_reg_258_reg[0]\,
      O => \r_reg_104[2]_i_2_n_0\
    );
\r_reg_104[3]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00A8"
    )
        port map (
      I0 => Q(0),
      I1 => icmp_ln398_reg_254,
      I2 => icmp_ln395_reg_250,
      I3 => \^icmp_ln401_reg_258_reg[0]\,
      O => \^ap_cs_fsm_reg[1]\
    );
\r_reg_104[3]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000400"
    )
        port map (
      I0 => \^icmp_ln401_reg_258_reg[0]\,
      I1 => Q(0),
      I2 => icmp_ln395_reg_250,
      I3 => icmp_ln401_reg_258,
      I4 => icmp_ln398_reg_254,
      O => \^ap_cs_fsm_reg[1]_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_flow_control_loop_pipe_sequential_init_30 is
  port (
    ap_enable_reg_pp0_iter0 : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    idx56_fu_740 : out STD_LOGIC;
    \r_assign_fu_78_reg[2]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    \r_assign_fu_78_reg[3]\ : out STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    ap_loop_exit_ready_pp0_iter1_reg : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \ap_CS_fsm_reg[4]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_193_1_fu_44_ap_start_reg : in STD_LOGIC;
    ap_done_reg1 : in STD_LOGIC;
    grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_116_116_fu_56_ap_start_reg : in STD_LOGIC;
    grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_116_116_fu_56_ap_ready : in STD_LOGIC;
    ap_done_cache : in STD_LOGIC;
    \r_assign_fu_78_reg[0]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    ap_enable_reg_pp0_iter0_reg : in STD_LOGIC;
    icmp_ln197_reg_485 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_flow_control_loop_pipe_sequential_init_30 : entity is "clefia_flow_control_loop_pipe_sequential_init";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_flow_control_loop_pipe_sequential_init_30;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_flow_control_loop_pipe_sequential_init_30 is
  signal ap_block_state4_on_subcall_done : STD_LOGIC;
  signal ap_done_cache_0 : STD_LOGIC;
  signal \ap_done_cache_i_1__19_n_0\ : STD_LOGIC;
  signal \^ap_enable_reg_pp0_iter0\ : STD_LOGIC;
  signal ap_loop_init_int : STD_LOGIC;
  signal \ap_loop_init_int_i_1__18_n_0\ : STD_LOGIC;
  signal \^idx56_fu_740\ : STD_LOGIC;
  signal \r_assign_fu_78[3]_i_4_n_0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \ap_CS_fsm[3]_i_1\ : label is "soft_lutpair279";
  attribute SOFT_HLUTNM of \ap_CS_fsm[4]_i_1__1\ : label is "soft_lutpair279";
  attribute SOFT_HLUTNM of \ap_done_cache_i_1__19\ : label is "soft_lutpair278";
  attribute SOFT_HLUTNM of \ap_enable_reg_pp0_iter0_reg_i_1__6\ : label is "soft_lutpair278";
  attribute SOFT_HLUTNM of \r_assign_fu_78[0]_i_1\ : label is "soft_lutpair277";
  attribute SOFT_HLUTNM of \r_assign_fu_78[1]_i_1\ : label is "soft_lutpair276";
  attribute SOFT_HLUTNM of \r_assign_fu_78[2]_i_1\ : label is "soft_lutpair277";
  attribute SOFT_HLUTNM of \r_assign_fu_78[3]_i_4\ : label is "soft_lutpair276";
begin
  ap_enable_reg_pp0_iter0 <= \^ap_enable_reg_pp0_iter0\;
  idx56_fu_740 <= \^idx56_fu_740\;
\ap_CS_fsm[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F8"
    )
        port map (
      I0 => \ap_CS_fsm_reg[4]\(1),
      I1 => ap_block_state4_on_subcall_done,
      I2 => \ap_CS_fsm_reg[4]\(0),
      O => D(0)
    );
\ap_CS_fsm[4]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \ap_CS_fsm_reg[4]\(1),
      I1 => ap_block_state4_on_subcall_done,
      O => D(1)
    );
\ap_CS_fsm[4]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2323FF232323FFFF"
    )
        port map (
      I0 => grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_193_1_fu_44_ap_start_reg,
      I1 => ap_done_reg1,
      I2 => ap_done_cache_0,
      I3 => grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_116_116_fu_56_ap_start_reg,
      I4 => grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_116_116_fu_56_ap_ready,
      I5 => ap_done_cache,
      O => ap_block_state4_on_subcall_done
    );
\ap_done_cache_i_1__19\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F88"
    )
        port map (
      I0 => Q(0),
      I1 => ap_loop_exit_ready_pp0_iter1_reg,
      I2 => grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_193_1_fu_44_ap_start_reg,
      I3 => ap_done_cache_0,
      O => \ap_done_cache_i_1__19_n_0\
    );
ap_done_cache_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_done_cache_i_1__19_n_0\,
      Q => ap_done_cache_0,
      R => ap_rst_n_inv
    );
\ap_enable_reg_pp0_iter0_reg_i_1__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_193_1_fu_44_ap_start_reg,
      I1 => Q(0),
      I2 => ap_enable_reg_pp0_iter0_reg,
      O => \^ap_enable_reg_pp0_iter0\
    );
\ap_loop_init_int_i_1__18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D5FFFFFFD5D5D5D5"
    )
        port map (
      I0 => ap_rst_n,
      I1 => ap_loop_exit_ready_pp0_iter1_reg,
      I2 => Q(0),
      I3 => Q(1),
      I4 => \^ap_enable_reg_pp0_iter0\,
      I5 => ap_loop_init_int,
      O => \ap_loop_init_int_i_1__18_n_0\
    );
ap_loop_init_int_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_loop_init_int_i_1__18_n_0\,
      Q => ap_loop_init_int,
      R => '0'
    );
\icmp_ln197_reg_485[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0001FFFF00010000"
    )
        port map (
      I0 => \r_assign_fu_78[3]_i_4_n_0\,
      I1 => \^idx56_fu_740\,
      I2 => \r_assign_fu_78_reg[0]\(3),
      I3 => \r_assign_fu_78_reg[0]\(2),
      I4 => Q(0),
      I5 => icmp_ln197_reg_485,
      O => \r_assign_fu_78_reg[3]\
    );
\idx56_fu_74[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_193_1_fu_44_ap_start_reg,
      I1 => ap_loop_init_int,
      I2 => Q(0),
      O => \^idx56_fu_740\
    );
\r_assign_fu_78[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"15"
    )
        port map (
      I0 => \r_assign_fu_78_reg[0]\(0),
      I1 => grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_193_1_fu_44_ap_start_reg,
      I2 => ap_loop_init_int,
      O => \r_assign_fu_78_reg[2]\(0)
    );
\r_assign_fu_78[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F88F"
    )
        port map (
      I0 => ap_loop_init_int,
      I1 => grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_193_1_fu_44_ap_start_reg,
      I2 => \r_assign_fu_78_reg[0]\(0),
      I3 => \r_assign_fu_78_reg[0]\(1),
      O => \r_assign_fu_78_reg[2]\(1)
    );
\r_assign_fu_78[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0EEE0111"
    )
        port map (
      I0 => \r_assign_fu_78_reg[0]\(0),
      I1 => \r_assign_fu_78_reg[0]\(1),
      I2 => grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_193_1_fu_44_ap_start_reg,
      I3 => ap_loop_init_int,
      I4 => \r_assign_fu_78_reg[0]\(2),
      O => \r_assign_fu_78_reg[2]\(2)
    );
\r_assign_fu_78[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^idx56_fu_740\,
      I1 => \^ap_enable_reg_pp0_iter0\,
      O => SR(0)
    );
\r_assign_fu_78[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAA800000000"
    )
        port map (
      I0 => Q(0),
      I1 => \r_assign_fu_78[3]_i_4_n_0\,
      I2 => \^idx56_fu_740\,
      I3 => \r_assign_fu_78_reg[0]\(3),
      I4 => \r_assign_fu_78_reg[0]\(2),
      I5 => \^ap_enable_reg_pp0_iter0\,
      O => E(0)
    );
\r_assign_fu_78[3]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFE01"
    )
        port map (
      I0 => \r_assign_fu_78_reg[0]\(2),
      I1 => \r_assign_fu_78_reg[0]\(1),
      I2 => \r_assign_fu_78_reg[0]\(0),
      I3 => \r_assign_fu_78_reg[0]\(3),
      I4 => \^idx56_fu_740\,
      O => \r_assign_fu_78_reg[2]\(3)
    );
\r_assign_fu_78[3]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FEEEEEEE"
    )
        port map (
      I0 => \r_assign_fu_78_reg[0]\(1),
      I1 => \r_assign_fu_78_reg[0]\(0),
      I2 => grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_193_1_fu_44_ap_start_reg,
      I3 => ap_loop_init_int,
      I4 => Q(0),
      O => \r_assign_fu_78[3]_i_4_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_flow_control_loop_pipe_sequential_init_33 is
  port (
    D : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \idx_fu_30_reg[0]\ : out STD_LOGIC;
    idx_fu_300 : out STD_LOGIC;
    ap_sig_allocacmp_idx_load : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \ap_CS_fsm_reg[1]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    add_ln117_fu_74_p2 : out STD_LOGIC_VECTOR ( 2 downto 0 );
    grp_ClefiaKeySet128_fu_176_ap_start_reg_reg : out STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    ap_loop_exit_ready_pp0_iter1_reg_reg : in STD_LOGIC;
    grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_116_1_fu_36_ap_start_reg : in STD_LOGIC;
    ap_loop_exit_ready_pp0_iter1_reg_reg_0 : in STD_LOGIC;
    ap_loop_exit_ready_pp0_iter1_reg_reg_1 : in STD_LOGIC;
    ap_loop_exit_ready_pp0_iter1_reg_reg_2 : in STD_LOGIC;
    ap_loop_exit_ready_pp0_iter1_reg : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    grp_ClefiaKeySet128_fu_176_ap_start_reg : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_flow_control_loop_pipe_sequential_init_33 : entity is "clefia_flow_control_loop_pipe_sequential_init";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_flow_control_loop_pipe_sequential_init_33;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_flow_control_loop_pipe_sequential_init_33 is
  signal ap_done_cache : STD_LOGIC;
  signal \ap_done_cache_i_1__18_n_0\ : STD_LOGIC;
  signal ap_loop_init_int : STD_LOGIC;
  signal \ap_loop_init_int_i_1__21_n_0\ : STD_LOGIC;
  signal \^idx_fu_30_reg[0]\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \ap_CS_fsm[2]_i_1__1\ : label is "soft_lutpair271";
  attribute SOFT_HLUTNM of \ap_done_cache_i_1__18\ : label is "soft_lutpair271";
  attribute SOFT_HLUTNM of \ap_loop_init_int_i_1__21\ : label is "soft_lutpair270";
  attribute SOFT_HLUTNM of \g0_b4__8\ : label is "soft_lutpair273";
  attribute SOFT_HLUTNM of \g0_b5__8\ : label is "soft_lutpair274";
  attribute SOFT_HLUTNM of \g0_b6__8\ : label is "soft_lutpair272";
  attribute SOFT_HLUTNM of \g0_b7__5\ : label is "soft_lutpair270";
  attribute SOFT_HLUTNM of \idx_fu_30[1]_i_1__0\ : label is "soft_lutpair275";
  attribute SOFT_HLUTNM of \idx_fu_30[2]_i_1__0\ : label is "soft_lutpair269";
  attribute SOFT_HLUTNM of \idx_fu_30[3]_i_2\ : label is "soft_lutpair269";
  attribute SOFT_HLUTNM of \zext_ln114_reg_98[0]_i_1__3\ : label is "soft_lutpair273";
  attribute SOFT_HLUTNM of \zext_ln114_reg_98[1]_i_1__3\ : label is "soft_lutpair274";
  attribute SOFT_HLUTNM of \zext_ln114_reg_98[2]_i_1__3\ : label is "soft_lutpair272";
  attribute SOFT_HLUTNM of \zext_ln114_reg_98[3]_i_1__3\ : label is "soft_lutpair275";
begin
  \idx_fu_30_reg[0]\ <= \^idx_fu_30_reg[0]\;
\ap_CS_fsm[1]_i_1__13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF0D000D000D00"
    )
        port map (
      I0 => ap_done_cache,
      I1 => grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_116_1_fu_36_ap_start_reg,
      I2 => ap_loop_exit_ready_pp0_iter1_reg,
      I3 => Q(1),
      I4 => Q(0),
      I5 => grp_ClefiaKeySet128_fu_176_ap_start_reg,
      O => \ap_CS_fsm_reg[1]\(0)
    );
\ap_CS_fsm[2]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8A88"
    )
        port map (
      I0 => Q(1),
      I1 => ap_loop_exit_ready_pp0_iter1_reg,
      I2 => grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_116_1_fu_36_ap_start_reg,
      I3 => ap_done_cache,
      O => \ap_CS_fsm_reg[1]\(1)
    );
\ap_done_cache_i_1__18\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => ap_loop_exit_ready_pp0_iter1_reg,
      I1 => grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_116_1_fu_36_ap_start_reg,
      I2 => ap_done_cache,
      O => \ap_done_cache_i_1__18_n_0\
    );
ap_done_cache_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_done_cache_i_1__18_n_0\,
      Q => ap_done_cache,
      R => ap_rst_n_inv
    );
\ap_loop_exit_ready_pp0_iter1_reg_i_1__12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2000000000000000"
    )
        port map (
      I0 => ap_loop_exit_ready_pp0_iter1_reg_reg_1,
      I1 => ap_loop_init_int,
      I2 => grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_116_1_fu_36_ap_start_reg,
      I3 => ap_loop_exit_ready_pp0_iter1_reg_reg_2,
      I4 => ap_loop_exit_ready_pp0_iter1_reg_reg,
      I5 => ap_loop_exit_ready_pp0_iter1_reg_reg_0,
      O => \^idx_fu_30_reg[0]\
    );
\ap_loop_init_int_i_1__21\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"DFDD"
    )
        port map (
      I0 => ap_rst_n,
      I1 => ap_loop_exit_ready_pp0_iter1_reg,
      I2 => grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_116_1_fu_36_ap_start_reg,
      I3 => ap_loop_init_int,
      O => \ap_loop_init_int_i_1__21_n_0\
    );
ap_loop_init_int_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_loop_init_int_i_1__21_n_0\,
      Q => ap_loop_init_int,
      R => '0'
    );
\g0_b4__8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D5"
    )
        port map (
      I0 => ap_loop_exit_ready_pp0_iter1_reg_reg_1,
      I1 => grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_116_1_fu_36_ap_start_reg,
      I2 => ap_loop_init_int,
      O => D(0)
    );
\g0_b5__8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D5"
    )
        port map (
      I0 => ap_loop_exit_ready_pp0_iter1_reg_reg_2,
      I1 => grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_116_1_fu_36_ap_start_reg,
      I2 => ap_loop_init_int,
      O => D(1)
    );
\g0_b6__8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D5"
    )
        port map (
      I0 => ap_loop_exit_ready_pp0_iter1_reg_reg_0,
      I1 => grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_116_1_fu_36_ap_start_reg,
      I2 => ap_loop_init_int,
      O => D(2)
    );
\g0_b7__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D5"
    )
        port map (
      I0 => ap_loop_exit_ready_pp0_iter1_reg_reg,
      I1 => grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_116_1_fu_36_ap_start_reg,
      I2 => ap_loop_init_int,
      O => D(3)
    );
grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_116_1_fu_36_ap_start_reg_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D5C0"
    )
        port map (
      I0 => \^idx_fu_30_reg[0]\,
      I1 => grp_ClefiaKeySet128_fu_176_ap_start_reg,
      I2 => Q(0),
      I3 => grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_116_1_fu_36_ap_start_reg,
      O => grp_ClefiaKeySet128_fu_176_ap_start_reg_reg
    );
\idx_fu_30[1]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"12"
    )
        port map (
      I0 => ap_loop_exit_ready_pp0_iter1_reg_reg_1,
      I1 => ap_loop_init_int,
      I2 => ap_loop_exit_ready_pp0_iter1_reg_reg_2,
      O => add_ln117_fu_74_p2(0)
    );
\idx_fu_30[2]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0708"
    )
        port map (
      I0 => ap_loop_exit_ready_pp0_iter1_reg_reg_2,
      I1 => ap_loop_exit_ready_pp0_iter1_reg_reg_1,
      I2 => ap_loop_init_int,
      I3 => ap_loop_exit_ready_pp0_iter1_reg_reg_0,
      O => add_ln117_fu_74_p2(1)
    );
\idx_fu_30[3]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D0F0F0F0F0F0F0F0"
    )
        port map (
      I0 => ap_loop_exit_ready_pp0_iter1_reg_reg_1,
      I1 => ap_loop_init_int,
      I2 => grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_116_1_fu_36_ap_start_reg,
      I3 => ap_loop_exit_ready_pp0_iter1_reg_reg_2,
      I4 => ap_loop_exit_ready_pp0_iter1_reg_reg,
      I5 => ap_loop_exit_ready_pp0_iter1_reg_reg_0,
      O => idx_fu_300
    );
\idx_fu_30[3]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"007F0080"
    )
        port map (
      I0 => ap_loop_exit_ready_pp0_iter1_reg_reg_1,
      I1 => ap_loop_exit_ready_pp0_iter1_reg_reg_2,
      I2 => ap_loop_exit_ready_pp0_iter1_reg_reg_0,
      I3 => ap_loop_init_int,
      I4 => ap_loop_exit_ready_pp0_iter1_reg_reg,
      O => add_ln117_fu_74_p2(2)
    );
\zext_ln114_reg_98[0]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => ap_loop_exit_ready_pp0_iter1_reg_reg_1,
      I1 => grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_116_1_fu_36_ap_start_reg,
      I2 => ap_loop_init_int,
      O => ap_sig_allocacmp_idx_load(0)
    );
\zext_ln114_reg_98[1]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => ap_loop_exit_ready_pp0_iter1_reg_reg_2,
      I1 => grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_116_1_fu_36_ap_start_reg,
      I2 => ap_loop_init_int,
      O => ap_sig_allocacmp_idx_load(1)
    );
\zext_ln114_reg_98[2]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => ap_loop_exit_ready_pp0_iter1_reg_reg_0,
      I1 => grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_116_1_fu_36_ap_start_reg,
      I2 => ap_loop_init_int,
      O => ap_sig_allocacmp_idx_load(2)
    );
\zext_ln114_reg_98[3]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => ap_loop_exit_ready_pp0_iter1_reg_reg,
      I1 => grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_116_1_fu_36_ap_start_reg,
      I2 => ap_loop_init_int,
      O => ap_sig_allocacmp_idx_load(3)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_flow_control_loop_pipe_sequential_init_35 is
  port (
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    grp_ClefiaKeySet128_fu_176_ap_ready : out STD_LOGIC;
    \idx86_fu_32_reg[3]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    idx86_fu_320 : out STD_LOGIC;
    grp_ClefiaKeySet128_fu_176_ap_done : out STD_LOGIC;
    ap_done_cache_reg_0 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    ap_rst_n_0 : out STD_LOGIC;
    ap_sig_allocacmp_idx86_load : out STD_LOGIC_VECTOR ( 2 downto 0 );
    add_ln117_fu_77_p2 : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \ap_CS_fsm_reg[8]\ : out STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    \ap_CS_fsm_reg[8]_0\ : in STD_LOGIC;
    grp_ClefiaKeySet128_fu_176_ap_start_reg : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \ap_CS_fsm_reg[8]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \idx86_fu_32_reg[3]_0\ : in STD_LOGIC;
    grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_116_117_fu_79_ap_start_reg : in STD_LOGIC;
    \idx86_fu_32_reg[3]_1\ : in STD_LOGIC;
    \idx86_fu_32_reg[3]_2\ : in STD_LOGIC;
    \idx86_fu_32_reg[3]_3\ : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_flow_control_loop_pipe_sequential_init_35 : entity is "clefia_flow_control_loop_pipe_sequential_init";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_flow_control_loop_pipe_sequential_init_35;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_flow_control_loop_pipe_sequential_init_35 is
  signal ap_done_cache : STD_LOGIC;
  signal \ap_done_cache_i_1__22_n_0\ : STD_LOGIC;
  signal ap_loop_init_int : STD_LOGIC;
  signal \ap_loop_init_int_i_1__20_n_0\ : STD_LOGIC;
  signal grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_116_117_fu_79_ap_ready : STD_LOGIC;
  signal \^grp_clefiakeyset128_fu_176_ap_ready\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \ap_CS_fsm[8]_i_3\ : label is "soft_lutpair260";
  attribute SOFT_HLUTNM of \ap_CS_fsm[9]_i_1__1\ : label is "soft_lutpair260";
  attribute SOFT_HLUTNM of \ap_done_cache_i_1__22\ : label is "soft_lutpair263";
  attribute SOFT_HLUTNM of \ap_enable_reg_pp0_iter1_i_1__8\ : label is "soft_lutpair262";
  attribute SOFT_HLUTNM of \ap_loop_init_int_i_1__20\ : label is "soft_lutpair262";
  attribute SOFT_HLUTNM of \g0_b4__7\ : label is "soft_lutpair264";
  attribute SOFT_HLUTNM of \g0_b5__7\ : label is "soft_lutpair265";
  attribute SOFT_HLUTNM of \g0_b6__7\ : label is "soft_lutpair266";
  attribute SOFT_HLUTNM of grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_116_117_fu_79_ap_start_reg_i_1 : label is "soft_lutpair263";
  attribute SOFT_HLUTNM of \idx86_fu_32[1]_i_1\ : label is "soft_lutpair267";
  attribute SOFT_HLUTNM of \idx86_fu_32[2]_i_1\ : label is "soft_lutpair261";
  attribute SOFT_HLUTNM of \idx86_fu_32[3]_i_2\ : label is "soft_lutpair261";
  attribute SOFT_HLUTNM of \idx86_load_reg_120[0]_i_1\ : label is "soft_lutpair264";
  attribute SOFT_HLUTNM of \idx86_load_reg_120[1]_i_1\ : label is "soft_lutpair265";
  attribute SOFT_HLUTNM of \idx86_load_reg_120[2]_i_1\ : label is "soft_lutpair266";
  attribute SOFT_HLUTNM of \idx86_load_reg_120[3]_i_1\ : label is "soft_lutpair267";
begin
  grp_ClefiaKeySet128_fu_176_ap_ready <= \^grp_clefiakeyset128_fu_176_ap_ready\;
\ap_CS_fsm[0]_i_1__10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F200F200FFFFF200"
    )
        port map (
      I0 => ap_done_cache,
      I1 => grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_116_117_fu_79_ap_start_reg,
      I2 => grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_116_117_fu_79_ap_ready,
      I3 => Q(2),
      I4 => Q(0),
      I5 => grp_ClefiaKeySet128_fu_176_ap_start_reg,
      O => ap_done_cache_reg_0(0)
    );
\ap_CS_fsm[8]_i_1__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAEFAAAA"
    )
        port map (
      I0 => \ap_CS_fsm_reg[8]_0\,
      I1 => grp_ClefiaKeySet128_fu_176_ap_start_reg,
      I2 => Q(0),
      I3 => \^grp_clefiakeyset128_fu_176_ap_ready\,
      I4 => \ap_CS_fsm_reg[8]_1\(0),
      O => D(0)
    );
\ap_CS_fsm[8]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F200"
    )
        port map (
      I0 => ap_done_cache,
      I1 => grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_116_117_fu_79_ap_start_reg,
      I2 => grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_116_117_fu_79_ap_ready,
      I3 => Q(2),
      O => \^grp_clefiakeyset128_fu_176_ap_ready\
    );
\ap_CS_fsm[9]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF0D00"
    )
        port map (
      I0 => ap_done_cache,
      I1 => grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_116_117_fu_79_ap_start_reg,
      I2 => grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_116_117_fu_79_ap_ready,
      I3 => Q(2),
      I4 => Q(1),
      O => ap_done_cache_reg_0(1)
    );
\ap_CS_fsm[9]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000100000"
    )
        port map (
      I0 => \idx86_fu_32_reg[3]_1\,
      I1 => ap_loop_init_int,
      I2 => grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_116_117_fu_79_ap_start_reg,
      I3 => \idx86_fu_32_reg[3]_2\,
      I4 => \idx86_fu_32_reg[3]_3\,
      I5 => \idx86_fu_32_reg[3]_0\,
      O => grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_116_117_fu_79_ap_ready
    );
\ap_CS_fsm[9]_i_3__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F444F4F4F444F444"
    )
        port map (
      I0 => grp_ClefiaKeySet128_fu_176_ap_start_reg,
      I1 => Q(0),
      I2 => Q(2),
      I3 => grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_116_117_fu_79_ap_ready,
      I4 => grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_116_117_fu_79_ap_start_reg,
      I5 => ap_done_cache,
      O => grp_ClefiaKeySet128_fu_176_ap_done
    );
\ap_done_cache_i_1__22\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_116_117_fu_79_ap_ready,
      I1 => grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_116_117_fu_79_ap_start_reg,
      I2 => ap_done_cache,
      O => \ap_done_cache_i_1__22_n_0\
    );
ap_done_cache_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_done_cache_i_1__22_n_0\,
      Q => ap_done_cache,
      R => ap_rst_n_inv
    );
\ap_enable_reg_pp0_iter1_i_1__8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => ap_rst_n,
      I1 => grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_116_117_fu_79_ap_start_reg,
      I2 => grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_116_117_fu_79_ap_ready,
      O => ap_rst_n_0
    );
\ap_loop_init_int_i_1__20\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"DFDD"
    )
        port map (
      I0 => ap_rst_n,
      I1 => grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_116_117_fu_79_ap_ready,
      I2 => grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_116_117_fu_79_ap_start_reg,
      I3 => ap_loop_init_int,
      O => \ap_loop_init_int_i_1__20_n_0\
    );
ap_loop_init_int_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_loop_init_int_i_1__20_n_0\,
      Q => ap_loop_init_int,
      R => '0'
    );
\g0_b4__7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D5"
    )
        port map (
      I0 => \idx86_fu_32_reg[3]_0\,
      I1 => grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_116_117_fu_79_ap_start_reg,
      I2 => ap_loop_init_int,
      O => \idx86_fu_32_reg[3]\(0)
    );
\g0_b5__7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D5"
    )
        port map (
      I0 => \idx86_fu_32_reg[3]_1\,
      I1 => grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_116_117_fu_79_ap_start_reg,
      I2 => ap_loop_init_int,
      O => \idx86_fu_32_reg[3]\(1)
    );
\g0_b6__7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D5"
    )
        port map (
      I0 => \idx86_fu_32_reg[3]_2\,
      I1 => grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_116_117_fu_79_ap_start_reg,
      I2 => ap_loop_init_int,
      O => \idx86_fu_32_reg[3]\(2)
    );
grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_116_117_fu_79_ap_start_reg_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => Q(1),
      I1 => grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_116_117_fu_79_ap_ready,
      I2 => grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_116_117_fu_79_ap_start_reg,
      O => \ap_CS_fsm_reg[8]\
    );
\idx86_fu_32[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"12"
    )
        port map (
      I0 => \idx86_fu_32_reg[3]_0\,
      I1 => ap_loop_init_int,
      I2 => \idx86_fu_32_reg[3]_1\,
      O => add_ln117_fu_77_p2(0)
    );
\idx86_fu_32[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0708"
    )
        port map (
      I0 => \idx86_fu_32_reg[3]_0\,
      I1 => \idx86_fu_32_reg[3]_1\,
      I2 => ap_loop_init_int,
      I3 => \idx86_fu_32_reg[3]_2\,
      O => add_ln117_fu_77_p2(1)
    );
\idx86_fu_32[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0F0F0F0F0E0F0F0"
    )
        port map (
      I0 => \idx86_fu_32_reg[3]_1\,
      I1 => ap_loop_init_int,
      I2 => grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_116_117_fu_79_ap_start_reg,
      I3 => \idx86_fu_32_reg[3]_2\,
      I4 => \idx86_fu_32_reg[3]_3\,
      I5 => \idx86_fu_32_reg[3]_0\,
      O => idx86_fu_320
    );
\idx86_fu_32[3]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"007F0080"
    )
        port map (
      I0 => \idx86_fu_32_reg[3]_1\,
      I1 => \idx86_fu_32_reg[3]_0\,
      I2 => \idx86_fu_32_reg[3]_2\,
      I3 => ap_loop_init_int,
      I4 => \idx86_fu_32_reg[3]_3\,
      O => add_ln117_fu_77_p2(2)
    );
\idx86_load_reg_120[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \idx86_fu_32_reg[3]_0\,
      I1 => grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_116_117_fu_79_ap_start_reg,
      I2 => ap_loop_init_int,
      O => ap_sig_allocacmp_idx86_load(0)
    );
\idx86_load_reg_120[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \idx86_fu_32_reg[3]_1\,
      I1 => grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_116_117_fu_79_ap_start_reg,
      I2 => ap_loop_init_int,
      O => ap_sig_allocacmp_idx86_load(1)
    );
\idx86_load_reg_120[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \idx86_fu_32_reg[3]_2\,
      I1 => grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_116_117_fu_79_ap_start_reg,
      I2 => ap_loop_init_int,
      O => ap_sig_allocacmp_idx86_load(2)
    );
\idx86_load_reg_120[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \idx86_fu_32_reg[3]_3\,
      I1 => grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_116_117_fu_79_ap_start_reg,
      I2 => ap_loop_init_int,
      O => \idx86_fu_32_reg[3]\(3)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_flow_control_loop_pipe_sequential_init_37 is
  port (
    ap_done_cache : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 3 downto 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    idx70_fu_300 : out STD_LOGIC;
    \idx70_fu_30_reg[1]\ : out STD_LOGIC;
    ap_rst_n_0 : out STD_LOGIC;
    \idx70_fu_30_reg[3]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    add_ln117_fu_75_p2 : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \ap_CS_fsm_reg[2]\ : out STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    \zext_ln114_reg_101_reg[3]\ : in STD_LOGIC;
    grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_116_116_fu_56_ap_start_reg : in STD_LOGIC;
    \zext_ln114_reg_101_reg[3]_0\ : in STD_LOGIC;
    \zext_ln114_reg_101_reg[3]_1\ : in STD_LOGIC;
    \zext_ln114_reg_101_reg[3]_2\ : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_flow_control_loop_pipe_sequential_init_37 : entity is "clefia_flow_control_loop_pipe_sequential_init";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_flow_control_loop_pipe_sequential_init_37;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_flow_control_loop_pipe_sequential_init_37 is
  signal \^ap_done_cache\ : STD_LOGIC;
  signal \ap_done_cache_i_1__20_n_0\ : STD_LOGIC;
  signal ap_loop_init_int : STD_LOGIC;
  signal \ap_loop_init_int_i_1__19_n_0\ : STD_LOGIC;
  signal \^idx70_fu_30_reg[1]\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \ap_done_cache_i_1__20\ : label is "soft_lutpair255";
  attribute SOFT_HLUTNM of \ap_enable_reg_pp0_iter1_i_1__7\ : label is "soft_lutpair254";
  attribute SOFT_HLUTNM of \ap_loop_init_int_i_1__19\ : label is "soft_lutpair254";
  attribute SOFT_HLUTNM of \g0_b4__6\ : label is "soft_lutpair256";
  attribute SOFT_HLUTNM of \g0_b5__6\ : label is "soft_lutpair258";
  attribute SOFT_HLUTNM of \g0_b6__6\ : label is "soft_lutpair259";
  attribute SOFT_HLUTNM of \g0_b7__4\ : label is "soft_lutpair257";
  attribute SOFT_HLUTNM of grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_116_116_fu_56_ap_start_reg_i_1 : label is "soft_lutpair255";
  attribute SOFT_HLUTNM of \idx70_fu_30[2]_i_1\ : label is "soft_lutpair253";
  attribute SOFT_HLUTNM of \idx70_fu_30[3]_i_2\ : label is "soft_lutpair253";
  attribute SOFT_HLUTNM of \zext_ln114_reg_101[0]_i_1\ : label is "soft_lutpair256";
  attribute SOFT_HLUTNM of \zext_ln114_reg_101[1]_i_1\ : label is "soft_lutpair258";
  attribute SOFT_HLUTNM of \zext_ln114_reg_101[2]_i_1\ : label is "soft_lutpair259";
  attribute SOFT_HLUTNM of \zext_ln114_reg_101[3]_i_2\ : label is "soft_lutpair257";
begin
  ap_done_cache <= \^ap_done_cache\;
  \idx70_fu_30_reg[1]\ <= \^idx70_fu_30_reg[1]\;
\ap_done_cache_i_1__20\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => \^idx70_fu_30_reg[1]\,
      I1 => grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_116_116_fu_56_ap_start_reg,
      I2 => \^ap_done_cache\,
      O => \ap_done_cache_i_1__20_n_0\
    );
\ap_done_cache_i_2__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000100000"
    )
        port map (
      I0 => \zext_ln114_reg_101_reg[3]_1\,
      I1 => ap_loop_init_int,
      I2 => grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_116_116_fu_56_ap_start_reg,
      I3 => \zext_ln114_reg_101_reg[3]_2\,
      I4 => \zext_ln114_reg_101_reg[3]_0\,
      I5 => \zext_ln114_reg_101_reg[3]\,
      O => \^idx70_fu_30_reg[1]\
    );
ap_done_cache_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_done_cache_i_1__20_n_0\,
      Q => \^ap_done_cache\,
      R => ap_rst_n_inv
    );
\ap_enable_reg_pp0_iter1_i_1__7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => ap_rst_n,
      I1 => grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_116_116_fu_56_ap_start_reg,
      I2 => \^idx70_fu_30_reg[1]\,
      O => ap_rst_n_0
    );
\ap_loop_init_int_i_1__19\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"DFDD"
    )
        port map (
      I0 => ap_rst_n,
      I1 => \^idx70_fu_30_reg[1]\,
      I2 => grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_116_116_fu_56_ap_start_reg,
      I3 => ap_loop_init_int,
      O => \ap_loop_init_int_i_1__19_n_0\
    );
ap_loop_init_int_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_loop_init_int_i_1__19_n_0\,
      Q => ap_loop_init_int,
      R => '0'
    );
\g0_b4__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D5"
    )
        port map (
      I0 => \zext_ln114_reg_101_reg[3]\,
      I1 => grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_116_116_fu_56_ap_start_reg,
      I2 => ap_loop_init_int,
      O => D(0)
    );
\g0_b5__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D5"
    )
        port map (
      I0 => \zext_ln114_reg_101_reg[3]_1\,
      I1 => grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_116_116_fu_56_ap_start_reg,
      I2 => ap_loop_init_int,
      O => D(1)
    );
\g0_b6__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D5"
    )
        port map (
      I0 => \zext_ln114_reg_101_reg[3]_2\,
      I1 => grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_116_116_fu_56_ap_start_reg,
      I2 => ap_loop_init_int,
      O => D(2)
    );
\g0_b7__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D5"
    )
        port map (
      I0 => \zext_ln114_reg_101_reg[3]_0\,
      I1 => grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_116_116_fu_56_ap_start_reg,
      I2 => ap_loop_init_int,
      O => D(3)
    );
grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_116_116_fu_56_ap_start_reg_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => Q(0),
      I1 => \^idx70_fu_30_reg[1]\,
      I2 => grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_116_116_fu_56_ap_start_reg,
      O => \ap_CS_fsm_reg[2]\
    );
\idx70_fu_30[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"12"
    )
        port map (
      I0 => \zext_ln114_reg_101_reg[3]\,
      I1 => ap_loop_init_int,
      I2 => \zext_ln114_reg_101_reg[3]_1\,
      O => add_ln117_fu_75_p2(0)
    );
\idx70_fu_30[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0708"
    )
        port map (
      I0 => \zext_ln114_reg_101_reg[3]\,
      I1 => \zext_ln114_reg_101_reg[3]_1\,
      I2 => ap_loop_init_int,
      I3 => \zext_ln114_reg_101_reg[3]_2\,
      O => add_ln117_fu_75_p2(1)
    );
\idx70_fu_30[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0F0F0F0F0E0F0F0"
    )
        port map (
      I0 => \zext_ln114_reg_101_reg[3]_1\,
      I1 => ap_loop_init_int,
      I2 => grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_116_116_fu_56_ap_start_reg,
      I3 => \zext_ln114_reg_101_reg[3]_2\,
      I4 => \zext_ln114_reg_101_reg[3]_0\,
      I5 => \zext_ln114_reg_101_reg[3]\,
      O => idx70_fu_300
    );
\idx70_fu_30[3]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"007F0080"
    )
        port map (
      I0 => \zext_ln114_reg_101_reg[3]_1\,
      I1 => \zext_ln114_reg_101_reg[3]\,
      I2 => \zext_ln114_reg_101_reg[3]_2\,
      I3 => ap_loop_init_int,
      I4 => \zext_ln114_reg_101_reg[3]_0\,
      O => add_ln117_fu_75_p2(2)
    );
\zext_ln114_reg_101[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \zext_ln114_reg_101_reg[3]\,
      I1 => grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_116_116_fu_56_ap_start_reg,
      I2 => ap_loop_init_int,
      O => \idx70_fu_30_reg[3]\(0)
    );
\zext_ln114_reg_101[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \zext_ln114_reg_101_reg[3]_1\,
      I1 => grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_116_116_fu_56_ap_start_reg,
      I2 => ap_loop_init_int,
      O => \idx70_fu_30_reg[3]\(1)
    );
\zext_ln114_reg_101[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \zext_ln114_reg_101_reg[3]_2\,
      I1 => grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_116_116_fu_56_ap_start_reg,
      I2 => ap_loop_init_int,
      O => \idx70_fu_30_reg[3]\(2)
    );
\zext_ln114_reg_101[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFEAFFFF"
    )
        port map (
      I0 => \zext_ln114_reg_101_reg[3]_1\,
      I1 => ap_loop_init_int,
      I2 => grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_116_116_fu_56_ap_start_reg,
      I3 => \zext_ln114_reg_101_reg[3]_2\,
      I4 => \zext_ln114_reg_101_reg[3]_0\,
      I5 => \zext_ln114_reg_101_reg[3]\,
      O => E(0)
    );
\zext_ln114_reg_101[3]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \zext_ln114_reg_101_reg[3]_0\,
      I1 => grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_116_116_fu_56_ap_start_reg,
      I2 => ap_loop_init_int,
      O => \idx70_fu_30_reg[3]\(3)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_flow_control_loop_pipe_sequential_init_39 is
  port (
    ADDRBWRADDR : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \idx66_fu_30_reg[2]\ : out STD_LOGIC;
    idx66_fu_300 : out STD_LOGIC;
    \idx66_fu_30_reg[1]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_116_115_fu_64_fout_address0 : out STD_LOGIC_VECTOR ( 2 downto 0 );
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \idx66_fu_30_reg[1]_0\ : out STD_LOGIC;
    \idx66_fu_30_reg[0]\ : out STD_LOGIC;
    \idx66_fu_30_reg[0]_0\ : out STD_LOGIC;
    ap_loop_init_int_reg_0 : out STD_LOGIC;
    \idx66_fu_30_reg[3]\ : out STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_116_115_fu_64_ap_start_reg_reg : in STD_LOGIC;
    grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_116_115_fu_64_ap_start_reg : in STD_LOGIC;
    ram_reg : in STD_LOGIC;
    ap_ready_int : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_116_115_fu_64_ap_start_reg_reg_0 : in STD_LOGIC;
    ram_reg_0 : in STD_LOGIC;
    ap_loop_exit_ready_pp0_iter1_reg_reg : in STD_LOGIC;
    ap_loop_exit_ready_pp0_iter1_reg_reg_0 : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    ap_loop_exit_ready_pp0_iter1_reg : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_flow_control_loop_pipe_sequential_init_39 : entity is "clefia_flow_control_loop_pipe_sequential_init";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_flow_control_loop_pipe_sequential_init_39;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_flow_control_loop_pipe_sequential_init_39 is
  signal ap_done_cache : STD_LOGIC;
  signal \ap_done_cache_i_1__21_n_0\ : STD_LOGIC;
  signal ap_loop_init_int : STD_LOGIC;
  signal \ap_loop_init_int_i_1__22_n_0\ : STD_LOGIC;
  signal grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_116_115_fu_64_ap_start_reg_i_2_n_0 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \ap_CS_fsm[5]_i_1__1\ : label is "soft_lutpair247";
  attribute SOFT_HLUTNM of \ap_CS_fsm[6]_i_1__1\ : label is "soft_lutpair247";
  attribute SOFT_HLUTNM of \ap_loop_init_int_i_1__22\ : label is "soft_lutpair250";
  attribute SOFT_HLUTNM of grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_116_115_fu_64_ap_start_reg_i_2 : label is "soft_lutpair249";
  attribute SOFT_HLUTNM of \idx66_fu_30[0]_i_1\ : label is "soft_lutpair252";
  attribute SOFT_HLUTNM of \idx66_fu_30[1]_i_1\ : label is "soft_lutpair252";
  attribute SOFT_HLUTNM of \idx66_fu_30[2]_i_1\ : label is "soft_lutpair248";
  attribute SOFT_HLUTNM of \idx66_fu_30[3]_i_2\ : label is "soft_lutpair248";
  attribute SOFT_HLUTNM of \zext_ln114_reg_98[0]_i_1__4\ : label is "soft_lutpair250";
  attribute SOFT_HLUTNM of \zext_ln114_reg_98[1]_i_1__4\ : label is "soft_lutpair249";
  attribute SOFT_HLUTNM of \zext_ln114_reg_98[2]_i_1__4\ : label is "soft_lutpair251";
  attribute SOFT_HLUTNM of \zext_ln114_reg_98[3]_i_1__4\ : label is "soft_lutpair251";
begin
\ap_CS_fsm[5]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF0D00"
    )
        port map (
      I0 => ap_done_cache,
      I1 => grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_116_115_fu_64_ap_start_reg,
      I2 => ap_loop_exit_ready_pp0_iter1_reg,
      I3 => Q(1),
      I4 => Q(0),
      O => D(0)
    );
\ap_CS_fsm[6]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8A88"
    )
        port map (
      I0 => Q(1),
      I1 => ap_loop_exit_ready_pp0_iter1_reg,
      I2 => grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_116_115_fu_64_ap_start_reg,
      I3 => ap_done_cache,
      O => D(1)
    );
\ap_done_cache_i_1__21\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => ap_loop_exit_ready_pp0_iter1_reg,
      I1 => grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_116_115_fu_64_ap_start_reg,
      I2 => ap_done_cache,
      O => \ap_done_cache_i_1__21_n_0\
    );
ap_done_cache_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_done_cache_i_1__21_n_0\,
      Q => ap_done_cache,
      R => ap_rst_n_inv
    );
\ap_loop_exit_ready_pp0_iter1_reg_i_1__13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2000000000000000"
    )
        port map (
      I0 => grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_116_115_fu_64_ap_start_reg_reg,
      I1 => ap_loop_init_int,
      I2 => grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_116_115_fu_64_ap_start_reg,
      I3 => grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_116_115_fu_64_ap_start_reg_reg_0,
      I4 => ap_loop_exit_ready_pp0_iter1_reg_reg,
      I5 => ap_loop_exit_ready_pp0_iter1_reg_reg_0,
      O => \idx66_fu_30_reg[2]\
    );
\ap_loop_init_int_i_1__22\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"DFDD"
    )
        port map (
      I0 => ap_rst_n,
      I1 => ap_loop_exit_ready_pp0_iter1_reg,
      I2 => grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_116_115_fu_64_ap_start_reg,
      I3 => ap_loop_init_int,
      O => \ap_loop_init_int_i_1__22_n_0\
    );
ap_loop_init_int_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_loop_init_int_i_1__22_n_0\,
      Q => ap_loop_init_int,
      R => '0'
    );
grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_116_115_fu_64_ap_start_reg_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFF070F0F0"
    )
        port map (
      I0 => grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_116_115_fu_64_ap_start_reg_i_2_n_0,
      I1 => grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_116_115_fu_64_ap_start_reg_reg_0,
      I2 => grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_116_115_fu_64_ap_start_reg,
      I3 => ap_loop_init_int,
      I4 => grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_116_115_fu_64_ap_start_reg_reg,
      I5 => Q(0),
      O => \idx66_fu_30_reg[3]\
    );
grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_116_115_fu_64_ap_start_reg_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2A00"
    )
        port map (
      I0 => ap_loop_exit_ready_pp0_iter1_reg_reg,
      I1 => ap_loop_init_int,
      I2 => grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_116_115_fu_64_ap_start_reg,
      I3 => ap_loop_exit_ready_pp0_iter1_reg_reg_0,
      O => grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_116_115_fu_64_ap_start_reg_i_2_n_0
    );
\idx66_fu_30[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => ap_loop_init_int,
      I1 => ap_loop_exit_ready_pp0_iter1_reg_reg_0,
      O => ap_loop_init_int_reg_0
    );
\idx66_fu_30[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"12"
    )
        port map (
      I0 => ap_loop_exit_ready_pp0_iter1_reg_reg_0,
      I1 => ap_loop_init_int,
      I2 => ap_loop_exit_ready_pp0_iter1_reg_reg,
      O => \idx66_fu_30_reg[0]_0\
    );
\idx66_fu_30[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0708"
    )
        port map (
      I0 => ap_loop_exit_ready_pp0_iter1_reg_reg_0,
      I1 => ap_loop_exit_ready_pp0_iter1_reg_reg,
      I2 => ap_loop_init_int,
      I3 => grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_116_115_fu_64_ap_start_reg_reg,
      O => \idx66_fu_30_reg[0]\
    );
\idx66_fu_30[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D0F0F0F0F0F0F0F0"
    )
        port map (
      I0 => grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_116_115_fu_64_ap_start_reg_reg,
      I1 => ap_loop_init_int,
      I2 => grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_116_115_fu_64_ap_start_reg,
      I3 => grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_116_115_fu_64_ap_start_reg_reg_0,
      I4 => ap_loop_exit_ready_pp0_iter1_reg_reg,
      I5 => ap_loop_exit_ready_pp0_iter1_reg_reg_0,
      O => idx66_fu_300
    );
\idx66_fu_30[3]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"007F0080"
    )
        port map (
      I0 => ap_loop_exit_ready_pp0_iter1_reg_reg,
      I1 => ap_loop_exit_ready_pp0_iter1_reg_reg_0,
      I2 => grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_116_115_fu_64_ap_start_reg_reg,
      I3 => ap_loop_init_int,
      I4 => grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_116_115_fu_64_ap_start_reg_reg_0,
      O => \idx66_fu_30_reg[1]_0\
    );
\ram_reg_i_6__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2A2A2A2A0000FF00"
    )
        port map (
      I0 => grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_116_115_fu_64_ap_start_reg_reg_0,
      I1 => grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_116_115_fu_64_ap_start_reg,
      I2 => ap_loop_init_int,
      I3 => ram_reg_0,
      I4 => ap_ready_int,
      I5 => Q(1),
      O => ADDRBWRADDR(2)
    );
\ram_reg_i_7__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2A2A2A2A000000FF"
    )
        port map (
      I0 => grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_116_115_fu_64_ap_start_reg_reg,
      I1 => grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_116_115_fu_64_ap_start_reg,
      I2 => ap_loop_init_int,
      I3 => ram_reg,
      I4 => ap_ready_int,
      I5 => Q(1),
      O => ADDRBWRADDR(1)
    );
\ram_reg_i_9__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"70FF"
    )
        port map (
      I0 => ap_loop_init_int,
      I1 => grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_116_115_fu_64_ap_start_reg,
      I2 => ap_loop_exit_ready_pp0_iter1_reg_reg_0,
      I3 => Q(1),
      O => ADDRBWRADDR(0)
    );
\zext_ln114_reg_98[0]_i_1__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => ap_loop_exit_ready_pp0_iter1_reg_reg_0,
      I1 => grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_116_115_fu_64_ap_start_reg,
      I2 => ap_loop_init_int,
      O => grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_116_115_fu_64_fout_address0(0)
    );
\zext_ln114_reg_98[1]_i_1__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => ap_loop_exit_ready_pp0_iter1_reg_reg,
      I1 => grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_116_115_fu_64_ap_start_reg,
      I2 => ap_loop_init_int,
      O => \idx66_fu_30_reg[1]\(0)
    );
\zext_ln114_reg_98[2]_i_1__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_116_115_fu_64_ap_start_reg_reg,
      I1 => grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_116_115_fu_64_ap_start_reg,
      I2 => ap_loop_init_int,
      O => grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_116_115_fu_64_fout_address0(1)
    );
\zext_ln114_reg_98[3]_i_1__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_116_115_fu_64_ap_start_reg_reg_0,
      I1 => grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_116_115_fu_64_ap_start_reg,
      I2 => ap_loop_init_int,
      O => grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_116_115_fu_64_fout_address0(2)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_flow_control_loop_pipe_sequential_init_41 is
  port (
    O : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \dec12_i_in_fu_80_reg[7]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \dec12_i_in_fu_80_reg[11]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \dec12_i_in_fu_80_reg[15]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \dec12_i_in_fu_80_reg[19]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \dec12_i_in_fu_80_reg[23]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \dec12_i_in_fu_80_reg[27]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \dec12_i_in_fu_80_reg[30]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    ap_loop_exit_ready_pp0_iter1_reg_reg : out STD_LOGIC;
    ap_loop_init_int_reg_0 : out STD_LOGIC;
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    ap_loop_exit_ready_pp0_iter1_reg : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    ap_rst_n : in STD_LOGIC;
    ap_enable_reg_pp0_iter0 : in STD_LOGIC;
    \ap_CS_fsm_reg[10]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_193_1_fu_108_ap_start_reg : in STD_LOGIC;
    \ap_CS_fsm_reg[10]_0\ : in STD_LOGIC;
    ap_enable_reg_pp0_iter0_reg : in STD_LOGIC;
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    dec12_i_in_fu_80_reg_3_sp_1 : in STD_LOGIC;
    dec12_i_in_fu_80_reg : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \dec12_i_in_fu_80_reg[3]_0\ : in STD_LOGIC;
    \dec12_i_in_fu_80_reg[3]_1\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_flow_control_loop_pipe_sequential_init_41 : entity is "clefia_flow_control_loop_pipe_sequential_init";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_flow_control_loop_pipe_sequential_init_41;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_flow_control_loop_pipe_sequential_init_41 is
  signal ap_done_cache : STD_LOGIC;
  signal \ap_done_cache_i_1__27_n_0\ : STD_LOGIC;
  signal ap_loop_init_int : STD_LOGIC;
  signal \ap_loop_init_int_i_1__27_n_0\ : STD_LOGIC;
  signal \dec12_i_in_fu_80[0]_i_10_n_0\ : STD_LOGIC;
  signal \dec12_i_in_fu_80[0]_i_3_n_0\ : STD_LOGIC;
  signal \dec12_i_in_fu_80[0]_i_4_n_0\ : STD_LOGIC;
  signal \dec12_i_in_fu_80[0]_i_5_n_0\ : STD_LOGIC;
  signal \dec12_i_in_fu_80[0]_i_6_n_0\ : STD_LOGIC;
  signal \dec12_i_in_fu_80[0]_i_7_n_0\ : STD_LOGIC;
  signal \dec12_i_in_fu_80[0]_i_8_n_0\ : STD_LOGIC;
  signal \dec12_i_in_fu_80[0]_i_9_n_0\ : STD_LOGIC;
  signal \dec12_i_in_fu_80[12]_i_2_n_0\ : STD_LOGIC;
  signal \dec12_i_in_fu_80[12]_i_3_n_0\ : STD_LOGIC;
  signal \dec12_i_in_fu_80[12]_i_4_n_0\ : STD_LOGIC;
  signal \dec12_i_in_fu_80[12]_i_5_n_0\ : STD_LOGIC;
  signal \dec12_i_in_fu_80[12]_i_6_n_0\ : STD_LOGIC;
  signal \dec12_i_in_fu_80[12]_i_7_n_0\ : STD_LOGIC;
  signal \dec12_i_in_fu_80[12]_i_8_n_0\ : STD_LOGIC;
  signal \dec12_i_in_fu_80[12]_i_9_n_0\ : STD_LOGIC;
  signal \dec12_i_in_fu_80[16]_i_2_n_0\ : STD_LOGIC;
  signal \dec12_i_in_fu_80[16]_i_3_n_0\ : STD_LOGIC;
  signal \dec12_i_in_fu_80[16]_i_4_n_0\ : STD_LOGIC;
  signal \dec12_i_in_fu_80[16]_i_5_n_0\ : STD_LOGIC;
  signal \dec12_i_in_fu_80[16]_i_6_n_0\ : STD_LOGIC;
  signal \dec12_i_in_fu_80[16]_i_7_n_0\ : STD_LOGIC;
  signal \dec12_i_in_fu_80[16]_i_8_n_0\ : STD_LOGIC;
  signal \dec12_i_in_fu_80[16]_i_9_n_0\ : STD_LOGIC;
  signal \dec12_i_in_fu_80[20]_i_2_n_0\ : STD_LOGIC;
  signal \dec12_i_in_fu_80[20]_i_3_n_0\ : STD_LOGIC;
  signal \dec12_i_in_fu_80[20]_i_4_n_0\ : STD_LOGIC;
  signal \dec12_i_in_fu_80[20]_i_5_n_0\ : STD_LOGIC;
  signal \dec12_i_in_fu_80[20]_i_6_n_0\ : STD_LOGIC;
  signal \dec12_i_in_fu_80[20]_i_7_n_0\ : STD_LOGIC;
  signal \dec12_i_in_fu_80[20]_i_8_n_0\ : STD_LOGIC;
  signal \dec12_i_in_fu_80[20]_i_9_n_0\ : STD_LOGIC;
  signal \dec12_i_in_fu_80[24]_i_2_n_0\ : STD_LOGIC;
  signal \dec12_i_in_fu_80[24]_i_3_n_0\ : STD_LOGIC;
  signal \dec12_i_in_fu_80[24]_i_4_n_0\ : STD_LOGIC;
  signal \dec12_i_in_fu_80[24]_i_5_n_0\ : STD_LOGIC;
  signal \dec12_i_in_fu_80[24]_i_6_n_0\ : STD_LOGIC;
  signal \dec12_i_in_fu_80[24]_i_7_n_0\ : STD_LOGIC;
  signal \dec12_i_in_fu_80[24]_i_8_n_0\ : STD_LOGIC;
  signal \dec12_i_in_fu_80[24]_i_9_n_0\ : STD_LOGIC;
  signal \dec12_i_in_fu_80[28]_i_2_n_0\ : STD_LOGIC;
  signal \dec12_i_in_fu_80[28]_i_3_n_0\ : STD_LOGIC;
  signal \dec12_i_in_fu_80[28]_i_4_n_0\ : STD_LOGIC;
  signal \dec12_i_in_fu_80[28]_i_5_n_0\ : STD_LOGIC;
  signal \dec12_i_in_fu_80[28]_i_6_n_0\ : STD_LOGIC;
  signal \dec12_i_in_fu_80[28]_i_7_n_0\ : STD_LOGIC;
  signal \dec12_i_in_fu_80[28]_i_8_n_0\ : STD_LOGIC;
  signal \dec12_i_in_fu_80[4]_i_2_n_0\ : STD_LOGIC;
  signal \dec12_i_in_fu_80[4]_i_3_n_0\ : STD_LOGIC;
  signal \dec12_i_in_fu_80[4]_i_4_n_0\ : STD_LOGIC;
  signal \dec12_i_in_fu_80[4]_i_5_n_0\ : STD_LOGIC;
  signal \dec12_i_in_fu_80[4]_i_6_n_0\ : STD_LOGIC;
  signal \dec12_i_in_fu_80[4]_i_7_n_0\ : STD_LOGIC;
  signal \dec12_i_in_fu_80[4]_i_8_n_0\ : STD_LOGIC;
  signal \dec12_i_in_fu_80[4]_i_9_n_0\ : STD_LOGIC;
  signal \dec12_i_in_fu_80[8]_i_2_n_0\ : STD_LOGIC;
  signal \dec12_i_in_fu_80[8]_i_3_n_0\ : STD_LOGIC;
  signal \dec12_i_in_fu_80[8]_i_4_n_0\ : STD_LOGIC;
  signal \dec12_i_in_fu_80[8]_i_5_n_0\ : STD_LOGIC;
  signal \dec12_i_in_fu_80[8]_i_6_n_0\ : STD_LOGIC;
  signal \dec12_i_in_fu_80[8]_i_7_n_0\ : STD_LOGIC;
  signal \dec12_i_in_fu_80[8]_i_8_n_0\ : STD_LOGIC;
  signal \dec12_i_in_fu_80[8]_i_9_n_0\ : STD_LOGIC;
  signal \dec12_i_in_fu_80_reg[0]_i_2_n_0\ : STD_LOGIC;
  signal \dec12_i_in_fu_80_reg[0]_i_2_n_1\ : STD_LOGIC;
  signal \dec12_i_in_fu_80_reg[0]_i_2_n_2\ : STD_LOGIC;
  signal \dec12_i_in_fu_80_reg[0]_i_2_n_3\ : STD_LOGIC;
  signal \dec12_i_in_fu_80_reg[12]_i_1_n_0\ : STD_LOGIC;
  signal \dec12_i_in_fu_80_reg[12]_i_1_n_1\ : STD_LOGIC;
  signal \dec12_i_in_fu_80_reg[12]_i_1_n_2\ : STD_LOGIC;
  signal \dec12_i_in_fu_80_reg[12]_i_1_n_3\ : STD_LOGIC;
  signal \dec12_i_in_fu_80_reg[16]_i_1_n_0\ : STD_LOGIC;
  signal \dec12_i_in_fu_80_reg[16]_i_1_n_1\ : STD_LOGIC;
  signal \dec12_i_in_fu_80_reg[16]_i_1_n_2\ : STD_LOGIC;
  signal \dec12_i_in_fu_80_reg[16]_i_1_n_3\ : STD_LOGIC;
  signal \dec12_i_in_fu_80_reg[20]_i_1_n_0\ : STD_LOGIC;
  signal \dec12_i_in_fu_80_reg[20]_i_1_n_1\ : STD_LOGIC;
  signal \dec12_i_in_fu_80_reg[20]_i_1_n_2\ : STD_LOGIC;
  signal \dec12_i_in_fu_80_reg[20]_i_1_n_3\ : STD_LOGIC;
  signal \dec12_i_in_fu_80_reg[24]_i_1_n_0\ : STD_LOGIC;
  signal \dec12_i_in_fu_80_reg[24]_i_1_n_1\ : STD_LOGIC;
  signal \dec12_i_in_fu_80_reg[24]_i_1_n_2\ : STD_LOGIC;
  signal \dec12_i_in_fu_80_reg[24]_i_1_n_3\ : STD_LOGIC;
  signal \dec12_i_in_fu_80_reg[28]_i_1_n_1\ : STD_LOGIC;
  signal \dec12_i_in_fu_80_reg[28]_i_1_n_2\ : STD_LOGIC;
  signal \dec12_i_in_fu_80_reg[28]_i_1_n_3\ : STD_LOGIC;
  signal \dec12_i_in_fu_80_reg[4]_i_1_n_0\ : STD_LOGIC;
  signal \dec12_i_in_fu_80_reg[4]_i_1_n_1\ : STD_LOGIC;
  signal \dec12_i_in_fu_80_reg[4]_i_1_n_2\ : STD_LOGIC;
  signal \dec12_i_in_fu_80_reg[4]_i_1_n_3\ : STD_LOGIC;
  signal \dec12_i_in_fu_80_reg[8]_i_1_n_0\ : STD_LOGIC;
  signal \dec12_i_in_fu_80_reg[8]_i_1_n_1\ : STD_LOGIC;
  signal \dec12_i_in_fu_80_reg[8]_i_1_n_2\ : STD_LOGIC;
  signal \dec12_i_in_fu_80_reg[8]_i_1_n_3\ : STD_LOGIC;
  signal dec12_i_in_fu_80_reg_3_sn_1 : STD_LOGIC;
  signal \NLW_dec12_i_in_fu_80_reg[28]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \ap_CS_fsm[9]_i_4\ : label is "soft_lutpair161";
  attribute SOFT_HLUTNM of \ap_done_cache_i_1__27\ : label is "soft_lutpair161";
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \dec12_i_in_fu_80_reg[0]_i_2\ : label is 11;
  attribute ADDER_THRESHOLD of \dec12_i_in_fu_80_reg[12]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \dec12_i_in_fu_80_reg[16]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \dec12_i_in_fu_80_reg[20]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \dec12_i_in_fu_80_reg[24]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \dec12_i_in_fu_80_reg[28]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \dec12_i_in_fu_80_reg[4]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \dec12_i_in_fu_80_reg[8]_i_1\ : label is 11;
begin
  dec12_i_in_fu_80_reg_3_sn_1 <= dec12_i_in_fu_80_reg_3_sp_1;
\ap_CS_fsm[10]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAA80AA8080"
    )
        port map (
      I0 => \ap_CS_fsm_reg[10]\(0),
      I1 => ap_loop_exit_ready_pp0_iter1_reg,
      I2 => Q(0),
      I3 => grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_193_1_fu_108_ap_start_reg,
      I4 => ap_done_cache,
      I5 => \ap_CS_fsm_reg[10]_0\,
      O => D(0)
    );
\ap_CS_fsm[9]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F88"
    )
        port map (
      I0 => ap_loop_exit_ready_pp0_iter1_reg,
      I1 => Q(0),
      I2 => grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_193_1_fu_108_ap_start_reg,
      I3 => ap_done_cache,
      O => ap_loop_exit_ready_pp0_iter1_reg_reg
    );
\ap_done_cache_i_1__27\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D5C0"
    )
        port map (
      I0 => grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_193_1_fu_108_ap_start_reg,
      I1 => ap_loop_exit_ready_pp0_iter1_reg,
      I2 => Q(0),
      I3 => ap_done_cache,
      O => \ap_done_cache_i_1__27_n_0\
    );
ap_done_cache_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_done_cache_i_1__27_n_0\,
      Q => ap_done_cache,
      R => ap_rst_n_inv
    );
\ap_loop_init_int_i_1__27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8F8FFF8FFF8FFF8F"
    )
        port map (
      I0 => ap_loop_exit_ready_pp0_iter1_reg,
      I1 => Q(0),
      I2 => ap_rst_n,
      I3 => ap_loop_init_int,
      I4 => ap_enable_reg_pp0_iter0,
      I5 => Q(2),
      O => \ap_loop_init_int_i_1__27_n_0\
    );
ap_loop_init_int_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_loop_init_int_i_1__27_n_0\,
      Q => ap_loop_init_int,
      R => '0'
    );
\dec12_i_in_fu_80[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEC000C0AA000000"
    )
        port map (
      I0 => ap_loop_init_int,
      I1 => Q(1),
      I2 => ap_enable_reg_pp0_iter0_reg,
      I3 => Q(0),
      I4 => grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_193_1_fu_108_ap_start_reg,
      I5 => CO(0),
      O => ap_loop_init_int_reg_0
    );
\dec12_i_in_fu_80[0]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1555"
    )
        port map (
      I0 => dec12_i_in_fu_80_reg(0),
      I1 => grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_193_1_fu_108_ap_start_reg,
      I2 => Q(0),
      I3 => ap_loop_init_int,
      O => \dec12_i_in_fu_80[0]_i_10_n_0\
    );
\dec12_i_in_fu_80[0]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFFF8000"
    )
        port map (
      I0 => \dec12_i_in_fu_80_reg[3]_1\,
      I1 => ap_loop_init_int,
      I2 => Q(0),
      I3 => grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_193_1_fu_108_ap_start_reg,
      I4 => dec12_i_in_fu_80_reg(3),
      O => \dec12_i_in_fu_80[0]_i_3_n_0\
    );
\dec12_i_in_fu_80[0]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFFF8000"
    )
        port map (
      I0 => \dec12_i_in_fu_80_reg[3]_0\,
      I1 => ap_loop_init_int,
      I2 => Q(0),
      I3 => grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_193_1_fu_108_ap_start_reg,
      I4 => dec12_i_in_fu_80_reg(2),
      O => \dec12_i_in_fu_80[0]_i_4_n_0\
    );
\dec12_i_in_fu_80[0]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFFF8000"
    )
        port map (
      I0 => dec12_i_in_fu_80_reg_3_sn_1,
      I1 => ap_loop_init_int,
      I2 => Q(0),
      I3 => grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_193_1_fu_108_ap_start_reg,
      I4 => dec12_i_in_fu_80_reg(1),
      O => \dec12_i_in_fu_80[0]_i_5_n_0\
    );
\dec12_i_in_fu_80[0]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2AAA"
    )
        port map (
      I0 => dec12_i_in_fu_80_reg(0),
      I1 => grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_193_1_fu_108_ap_start_reg,
      I2 => Q(0),
      I3 => ap_loop_init_int,
      O => \dec12_i_in_fu_80[0]_i_6_n_0\
    );
\dec12_i_in_fu_80[0]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"C5555555"
    )
        port map (
      I0 => dec12_i_in_fu_80_reg(3),
      I1 => \dec12_i_in_fu_80_reg[3]_1\,
      I2 => grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_193_1_fu_108_ap_start_reg,
      I3 => Q(0),
      I4 => ap_loop_init_int,
      O => \dec12_i_in_fu_80[0]_i_7_n_0\
    );
\dec12_i_in_fu_80[0]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"C5555555"
    )
        port map (
      I0 => dec12_i_in_fu_80_reg(2),
      I1 => \dec12_i_in_fu_80_reg[3]_0\,
      I2 => grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_193_1_fu_108_ap_start_reg,
      I3 => Q(0),
      I4 => ap_loop_init_int,
      O => \dec12_i_in_fu_80[0]_i_8_n_0\
    );
\dec12_i_in_fu_80[0]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"C5555555"
    )
        port map (
      I0 => dec12_i_in_fu_80_reg(1),
      I1 => dec12_i_in_fu_80_reg_3_sn_1,
      I2 => grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_193_1_fu_108_ap_start_reg,
      I3 => Q(0),
      I4 => ap_loop_init_int,
      O => \dec12_i_in_fu_80[0]_i_9_n_0\
    );
\dec12_i_in_fu_80[12]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2AAA"
    )
        port map (
      I0 => dec12_i_in_fu_80_reg(15),
      I1 => grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_193_1_fu_108_ap_start_reg,
      I2 => Q(0),
      I3 => ap_loop_init_int,
      O => \dec12_i_in_fu_80[12]_i_2_n_0\
    );
\dec12_i_in_fu_80[12]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2AAA"
    )
        port map (
      I0 => dec12_i_in_fu_80_reg(14),
      I1 => grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_193_1_fu_108_ap_start_reg,
      I2 => Q(0),
      I3 => ap_loop_init_int,
      O => \dec12_i_in_fu_80[12]_i_3_n_0\
    );
\dec12_i_in_fu_80[12]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2AAA"
    )
        port map (
      I0 => dec12_i_in_fu_80_reg(13),
      I1 => grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_193_1_fu_108_ap_start_reg,
      I2 => Q(0),
      I3 => ap_loop_init_int,
      O => \dec12_i_in_fu_80[12]_i_4_n_0\
    );
\dec12_i_in_fu_80[12]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2AAA"
    )
        port map (
      I0 => dec12_i_in_fu_80_reg(12),
      I1 => grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_193_1_fu_108_ap_start_reg,
      I2 => Q(0),
      I3 => ap_loop_init_int,
      O => \dec12_i_in_fu_80[12]_i_5_n_0\
    );
\dec12_i_in_fu_80[12]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1555"
    )
        port map (
      I0 => dec12_i_in_fu_80_reg(15),
      I1 => grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_193_1_fu_108_ap_start_reg,
      I2 => Q(0),
      I3 => ap_loop_init_int,
      O => \dec12_i_in_fu_80[12]_i_6_n_0\
    );
\dec12_i_in_fu_80[12]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1555"
    )
        port map (
      I0 => dec12_i_in_fu_80_reg(14),
      I1 => grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_193_1_fu_108_ap_start_reg,
      I2 => Q(0),
      I3 => ap_loop_init_int,
      O => \dec12_i_in_fu_80[12]_i_7_n_0\
    );
\dec12_i_in_fu_80[12]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1555"
    )
        port map (
      I0 => dec12_i_in_fu_80_reg(13),
      I1 => grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_193_1_fu_108_ap_start_reg,
      I2 => Q(0),
      I3 => ap_loop_init_int,
      O => \dec12_i_in_fu_80[12]_i_8_n_0\
    );
\dec12_i_in_fu_80[12]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1555"
    )
        port map (
      I0 => dec12_i_in_fu_80_reg(12),
      I1 => grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_193_1_fu_108_ap_start_reg,
      I2 => Q(0),
      I3 => ap_loop_init_int,
      O => \dec12_i_in_fu_80[12]_i_9_n_0\
    );
\dec12_i_in_fu_80[16]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2AAA"
    )
        port map (
      I0 => dec12_i_in_fu_80_reg(19),
      I1 => grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_193_1_fu_108_ap_start_reg,
      I2 => Q(0),
      I3 => ap_loop_init_int,
      O => \dec12_i_in_fu_80[16]_i_2_n_0\
    );
\dec12_i_in_fu_80[16]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2AAA"
    )
        port map (
      I0 => dec12_i_in_fu_80_reg(18),
      I1 => grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_193_1_fu_108_ap_start_reg,
      I2 => Q(0),
      I3 => ap_loop_init_int,
      O => \dec12_i_in_fu_80[16]_i_3_n_0\
    );
\dec12_i_in_fu_80[16]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2AAA"
    )
        port map (
      I0 => dec12_i_in_fu_80_reg(17),
      I1 => grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_193_1_fu_108_ap_start_reg,
      I2 => Q(0),
      I3 => ap_loop_init_int,
      O => \dec12_i_in_fu_80[16]_i_4_n_0\
    );
\dec12_i_in_fu_80[16]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2AAA"
    )
        port map (
      I0 => dec12_i_in_fu_80_reg(16),
      I1 => grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_193_1_fu_108_ap_start_reg,
      I2 => Q(0),
      I3 => ap_loop_init_int,
      O => \dec12_i_in_fu_80[16]_i_5_n_0\
    );
\dec12_i_in_fu_80[16]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1555"
    )
        port map (
      I0 => dec12_i_in_fu_80_reg(19),
      I1 => grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_193_1_fu_108_ap_start_reg,
      I2 => Q(0),
      I3 => ap_loop_init_int,
      O => \dec12_i_in_fu_80[16]_i_6_n_0\
    );
\dec12_i_in_fu_80[16]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1555"
    )
        port map (
      I0 => dec12_i_in_fu_80_reg(18),
      I1 => grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_193_1_fu_108_ap_start_reg,
      I2 => Q(0),
      I3 => ap_loop_init_int,
      O => \dec12_i_in_fu_80[16]_i_7_n_0\
    );
\dec12_i_in_fu_80[16]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1555"
    )
        port map (
      I0 => dec12_i_in_fu_80_reg(17),
      I1 => grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_193_1_fu_108_ap_start_reg,
      I2 => Q(0),
      I3 => ap_loop_init_int,
      O => \dec12_i_in_fu_80[16]_i_8_n_0\
    );
\dec12_i_in_fu_80[16]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1555"
    )
        port map (
      I0 => dec12_i_in_fu_80_reg(16),
      I1 => grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_193_1_fu_108_ap_start_reg,
      I2 => Q(0),
      I3 => ap_loop_init_int,
      O => \dec12_i_in_fu_80[16]_i_9_n_0\
    );
\dec12_i_in_fu_80[20]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2AAA"
    )
        port map (
      I0 => dec12_i_in_fu_80_reg(23),
      I1 => grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_193_1_fu_108_ap_start_reg,
      I2 => Q(0),
      I3 => ap_loop_init_int,
      O => \dec12_i_in_fu_80[20]_i_2_n_0\
    );
\dec12_i_in_fu_80[20]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2AAA"
    )
        port map (
      I0 => dec12_i_in_fu_80_reg(22),
      I1 => grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_193_1_fu_108_ap_start_reg,
      I2 => Q(0),
      I3 => ap_loop_init_int,
      O => \dec12_i_in_fu_80[20]_i_3_n_0\
    );
\dec12_i_in_fu_80[20]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2AAA"
    )
        port map (
      I0 => dec12_i_in_fu_80_reg(21),
      I1 => grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_193_1_fu_108_ap_start_reg,
      I2 => Q(0),
      I3 => ap_loop_init_int,
      O => \dec12_i_in_fu_80[20]_i_4_n_0\
    );
\dec12_i_in_fu_80[20]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2AAA"
    )
        port map (
      I0 => dec12_i_in_fu_80_reg(20),
      I1 => grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_193_1_fu_108_ap_start_reg,
      I2 => Q(0),
      I3 => ap_loop_init_int,
      O => \dec12_i_in_fu_80[20]_i_5_n_0\
    );
\dec12_i_in_fu_80[20]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1555"
    )
        port map (
      I0 => dec12_i_in_fu_80_reg(23),
      I1 => grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_193_1_fu_108_ap_start_reg,
      I2 => Q(0),
      I3 => ap_loop_init_int,
      O => \dec12_i_in_fu_80[20]_i_6_n_0\
    );
\dec12_i_in_fu_80[20]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1555"
    )
        port map (
      I0 => dec12_i_in_fu_80_reg(22),
      I1 => grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_193_1_fu_108_ap_start_reg,
      I2 => Q(0),
      I3 => ap_loop_init_int,
      O => \dec12_i_in_fu_80[20]_i_7_n_0\
    );
\dec12_i_in_fu_80[20]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1555"
    )
        port map (
      I0 => dec12_i_in_fu_80_reg(21),
      I1 => grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_193_1_fu_108_ap_start_reg,
      I2 => Q(0),
      I3 => ap_loop_init_int,
      O => \dec12_i_in_fu_80[20]_i_8_n_0\
    );
\dec12_i_in_fu_80[20]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1555"
    )
        port map (
      I0 => dec12_i_in_fu_80_reg(20),
      I1 => grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_193_1_fu_108_ap_start_reg,
      I2 => Q(0),
      I3 => ap_loop_init_int,
      O => \dec12_i_in_fu_80[20]_i_9_n_0\
    );
\dec12_i_in_fu_80[24]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2AAA"
    )
        port map (
      I0 => dec12_i_in_fu_80_reg(27),
      I1 => grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_193_1_fu_108_ap_start_reg,
      I2 => Q(0),
      I3 => ap_loop_init_int,
      O => \dec12_i_in_fu_80[24]_i_2_n_0\
    );
\dec12_i_in_fu_80[24]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2AAA"
    )
        port map (
      I0 => dec12_i_in_fu_80_reg(26),
      I1 => grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_193_1_fu_108_ap_start_reg,
      I2 => Q(0),
      I3 => ap_loop_init_int,
      O => \dec12_i_in_fu_80[24]_i_3_n_0\
    );
\dec12_i_in_fu_80[24]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2AAA"
    )
        port map (
      I0 => dec12_i_in_fu_80_reg(25),
      I1 => grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_193_1_fu_108_ap_start_reg,
      I2 => Q(0),
      I3 => ap_loop_init_int,
      O => \dec12_i_in_fu_80[24]_i_4_n_0\
    );
\dec12_i_in_fu_80[24]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2AAA"
    )
        port map (
      I0 => dec12_i_in_fu_80_reg(24),
      I1 => grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_193_1_fu_108_ap_start_reg,
      I2 => Q(0),
      I3 => ap_loop_init_int,
      O => \dec12_i_in_fu_80[24]_i_5_n_0\
    );
\dec12_i_in_fu_80[24]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1555"
    )
        port map (
      I0 => dec12_i_in_fu_80_reg(27),
      I1 => grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_193_1_fu_108_ap_start_reg,
      I2 => Q(0),
      I3 => ap_loop_init_int,
      O => \dec12_i_in_fu_80[24]_i_6_n_0\
    );
\dec12_i_in_fu_80[24]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1555"
    )
        port map (
      I0 => dec12_i_in_fu_80_reg(26),
      I1 => grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_193_1_fu_108_ap_start_reg,
      I2 => Q(0),
      I3 => ap_loop_init_int,
      O => \dec12_i_in_fu_80[24]_i_7_n_0\
    );
\dec12_i_in_fu_80[24]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1555"
    )
        port map (
      I0 => dec12_i_in_fu_80_reg(25),
      I1 => grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_193_1_fu_108_ap_start_reg,
      I2 => Q(0),
      I3 => ap_loop_init_int,
      O => \dec12_i_in_fu_80[24]_i_8_n_0\
    );
\dec12_i_in_fu_80[24]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1555"
    )
        port map (
      I0 => dec12_i_in_fu_80_reg(24),
      I1 => grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_193_1_fu_108_ap_start_reg,
      I2 => Q(0),
      I3 => ap_loop_init_int,
      O => \dec12_i_in_fu_80[24]_i_9_n_0\
    );
\dec12_i_in_fu_80[28]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2AAA"
    )
        port map (
      I0 => dec12_i_in_fu_80_reg(30),
      I1 => grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_193_1_fu_108_ap_start_reg,
      I2 => Q(0),
      I3 => ap_loop_init_int,
      O => \dec12_i_in_fu_80[28]_i_2_n_0\
    );
\dec12_i_in_fu_80[28]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2AAA"
    )
        port map (
      I0 => dec12_i_in_fu_80_reg(29),
      I1 => grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_193_1_fu_108_ap_start_reg,
      I2 => Q(0),
      I3 => ap_loop_init_int,
      O => \dec12_i_in_fu_80[28]_i_3_n_0\
    );
\dec12_i_in_fu_80[28]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2AAA"
    )
        port map (
      I0 => dec12_i_in_fu_80_reg(28),
      I1 => grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_193_1_fu_108_ap_start_reg,
      I2 => Q(0),
      I3 => ap_loop_init_int,
      O => \dec12_i_in_fu_80[28]_i_4_n_0\
    );
\dec12_i_in_fu_80[28]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1555"
    )
        port map (
      I0 => dec12_i_in_fu_80_reg(31),
      I1 => grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_193_1_fu_108_ap_start_reg,
      I2 => Q(0),
      I3 => ap_loop_init_int,
      O => \dec12_i_in_fu_80[28]_i_5_n_0\
    );
\dec12_i_in_fu_80[28]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1555"
    )
        port map (
      I0 => dec12_i_in_fu_80_reg(30),
      I1 => grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_193_1_fu_108_ap_start_reg,
      I2 => Q(0),
      I3 => ap_loop_init_int,
      O => \dec12_i_in_fu_80[28]_i_6_n_0\
    );
\dec12_i_in_fu_80[28]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1555"
    )
        port map (
      I0 => dec12_i_in_fu_80_reg(29),
      I1 => grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_193_1_fu_108_ap_start_reg,
      I2 => Q(0),
      I3 => ap_loop_init_int,
      O => \dec12_i_in_fu_80[28]_i_7_n_0\
    );
\dec12_i_in_fu_80[28]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1555"
    )
        port map (
      I0 => dec12_i_in_fu_80_reg(28),
      I1 => grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_193_1_fu_108_ap_start_reg,
      I2 => Q(0),
      I3 => ap_loop_init_int,
      O => \dec12_i_in_fu_80[28]_i_8_n_0\
    );
\dec12_i_in_fu_80[4]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2AAA"
    )
        port map (
      I0 => dec12_i_in_fu_80_reg(7),
      I1 => grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_193_1_fu_108_ap_start_reg,
      I2 => Q(0),
      I3 => ap_loop_init_int,
      O => \dec12_i_in_fu_80[4]_i_2_n_0\
    );
\dec12_i_in_fu_80[4]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2AAA"
    )
        port map (
      I0 => dec12_i_in_fu_80_reg(6),
      I1 => grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_193_1_fu_108_ap_start_reg,
      I2 => Q(0),
      I3 => ap_loop_init_int,
      O => \dec12_i_in_fu_80[4]_i_3_n_0\
    );
\dec12_i_in_fu_80[4]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2AAA"
    )
        port map (
      I0 => dec12_i_in_fu_80_reg(5),
      I1 => grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_193_1_fu_108_ap_start_reg,
      I2 => Q(0),
      I3 => ap_loop_init_int,
      O => \dec12_i_in_fu_80[4]_i_4_n_0\
    );
\dec12_i_in_fu_80[4]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFFF8000"
    )
        port map (
      I0 => dec12_i_in_fu_80_reg_3_sn_1,
      I1 => ap_loop_init_int,
      I2 => Q(0),
      I3 => grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_193_1_fu_108_ap_start_reg,
      I4 => dec12_i_in_fu_80_reg(4),
      O => \dec12_i_in_fu_80[4]_i_5_n_0\
    );
\dec12_i_in_fu_80[4]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1555"
    )
        port map (
      I0 => dec12_i_in_fu_80_reg(7),
      I1 => grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_193_1_fu_108_ap_start_reg,
      I2 => Q(0),
      I3 => ap_loop_init_int,
      O => \dec12_i_in_fu_80[4]_i_6_n_0\
    );
\dec12_i_in_fu_80[4]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1555"
    )
        port map (
      I0 => dec12_i_in_fu_80_reg(6),
      I1 => grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_193_1_fu_108_ap_start_reg,
      I2 => Q(0),
      I3 => ap_loop_init_int,
      O => \dec12_i_in_fu_80[4]_i_7_n_0\
    );
\dec12_i_in_fu_80[4]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1555"
    )
        port map (
      I0 => dec12_i_in_fu_80_reg(5),
      I1 => grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_193_1_fu_108_ap_start_reg,
      I2 => Q(0),
      I3 => ap_loop_init_int,
      O => \dec12_i_in_fu_80[4]_i_8_n_0\
    );
\dec12_i_in_fu_80[4]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"C5555555"
    )
        port map (
      I0 => dec12_i_in_fu_80_reg(4),
      I1 => dec12_i_in_fu_80_reg_3_sn_1,
      I2 => grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_193_1_fu_108_ap_start_reg,
      I3 => Q(0),
      I4 => ap_loop_init_int,
      O => \dec12_i_in_fu_80[4]_i_9_n_0\
    );
\dec12_i_in_fu_80[8]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2AAA"
    )
        port map (
      I0 => dec12_i_in_fu_80_reg(11),
      I1 => grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_193_1_fu_108_ap_start_reg,
      I2 => Q(0),
      I3 => ap_loop_init_int,
      O => \dec12_i_in_fu_80[8]_i_2_n_0\
    );
\dec12_i_in_fu_80[8]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2AAA"
    )
        port map (
      I0 => dec12_i_in_fu_80_reg(10),
      I1 => grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_193_1_fu_108_ap_start_reg,
      I2 => Q(0),
      I3 => ap_loop_init_int,
      O => \dec12_i_in_fu_80[8]_i_3_n_0\
    );
\dec12_i_in_fu_80[8]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2AAA"
    )
        port map (
      I0 => dec12_i_in_fu_80_reg(9),
      I1 => grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_193_1_fu_108_ap_start_reg,
      I2 => Q(0),
      I3 => ap_loop_init_int,
      O => \dec12_i_in_fu_80[8]_i_4_n_0\
    );
\dec12_i_in_fu_80[8]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2AAA"
    )
        port map (
      I0 => dec12_i_in_fu_80_reg(8),
      I1 => grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_193_1_fu_108_ap_start_reg,
      I2 => Q(0),
      I3 => ap_loop_init_int,
      O => \dec12_i_in_fu_80[8]_i_5_n_0\
    );
\dec12_i_in_fu_80[8]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1555"
    )
        port map (
      I0 => dec12_i_in_fu_80_reg(11),
      I1 => grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_193_1_fu_108_ap_start_reg,
      I2 => Q(0),
      I3 => ap_loop_init_int,
      O => \dec12_i_in_fu_80[8]_i_6_n_0\
    );
\dec12_i_in_fu_80[8]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1555"
    )
        port map (
      I0 => dec12_i_in_fu_80_reg(10),
      I1 => grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_193_1_fu_108_ap_start_reg,
      I2 => Q(0),
      I3 => ap_loop_init_int,
      O => \dec12_i_in_fu_80[8]_i_7_n_0\
    );
\dec12_i_in_fu_80[8]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1555"
    )
        port map (
      I0 => dec12_i_in_fu_80_reg(9),
      I1 => grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_193_1_fu_108_ap_start_reg,
      I2 => Q(0),
      I3 => ap_loop_init_int,
      O => \dec12_i_in_fu_80[8]_i_8_n_0\
    );
\dec12_i_in_fu_80[8]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1555"
    )
        port map (
      I0 => dec12_i_in_fu_80_reg(8),
      I1 => grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_193_1_fu_108_ap_start_reg,
      I2 => Q(0),
      I3 => ap_loop_init_int,
      O => \dec12_i_in_fu_80[8]_i_9_n_0\
    );
\dec12_i_in_fu_80_reg[0]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \dec12_i_in_fu_80_reg[0]_i_2_n_0\,
      CO(2) => \dec12_i_in_fu_80_reg[0]_i_2_n_1\,
      CO(1) => \dec12_i_in_fu_80_reg[0]_i_2_n_2\,
      CO(0) => \dec12_i_in_fu_80_reg[0]_i_2_n_3\,
      CYINIT => '0',
      DI(3) => \dec12_i_in_fu_80[0]_i_3_n_0\,
      DI(2) => \dec12_i_in_fu_80[0]_i_4_n_0\,
      DI(1) => \dec12_i_in_fu_80[0]_i_5_n_0\,
      DI(0) => \dec12_i_in_fu_80[0]_i_6_n_0\,
      O(3 downto 0) => O(3 downto 0),
      S(3) => \dec12_i_in_fu_80[0]_i_7_n_0\,
      S(2) => \dec12_i_in_fu_80[0]_i_8_n_0\,
      S(1) => \dec12_i_in_fu_80[0]_i_9_n_0\,
      S(0) => \dec12_i_in_fu_80[0]_i_10_n_0\
    );
\dec12_i_in_fu_80_reg[12]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \dec12_i_in_fu_80_reg[8]_i_1_n_0\,
      CO(3) => \dec12_i_in_fu_80_reg[12]_i_1_n_0\,
      CO(2) => \dec12_i_in_fu_80_reg[12]_i_1_n_1\,
      CO(1) => \dec12_i_in_fu_80_reg[12]_i_1_n_2\,
      CO(0) => \dec12_i_in_fu_80_reg[12]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \dec12_i_in_fu_80[12]_i_2_n_0\,
      DI(2) => \dec12_i_in_fu_80[12]_i_3_n_0\,
      DI(1) => \dec12_i_in_fu_80[12]_i_4_n_0\,
      DI(0) => \dec12_i_in_fu_80[12]_i_5_n_0\,
      O(3 downto 0) => \dec12_i_in_fu_80_reg[15]\(3 downto 0),
      S(3) => \dec12_i_in_fu_80[12]_i_6_n_0\,
      S(2) => \dec12_i_in_fu_80[12]_i_7_n_0\,
      S(1) => \dec12_i_in_fu_80[12]_i_8_n_0\,
      S(0) => \dec12_i_in_fu_80[12]_i_9_n_0\
    );
\dec12_i_in_fu_80_reg[16]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \dec12_i_in_fu_80_reg[12]_i_1_n_0\,
      CO(3) => \dec12_i_in_fu_80_reg[16]_i_1_n_0\,
      CO(2) => \dec12_i_in_fu_80_reg[16]_i_1_n_1\,
      CO(1) => \dec12_i_in_fu_80_reg[16]_i_1_n_2\,
      CO(0) => \dec12_i_in_fu_80_reg[16]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \dec12_i_in_fu_80[16]_i_2_n_0\,
      DI(2) => \dec12_i_in_fu_80[16]_i_3_n_0\,
      DI(1) => \dec12_i_in_fu_80[16]_i_4_n_0\,
      DI(0) => \dec12_i_in_fu_80[16]_i_5_n_0\,
      O(3 downto 0) => \dec12_i_in_fu_80_reg[19]\(3 downto 0),
      S(3) => \dec12_i_in_fu_80[16]_i_6_n_0\,
      S(2) => \dec12_i_in_fu_80[16]_i_7_n_0\,
      S(1) => \dec12_i_in_fu_80[16]_i_8_n_0\,
      S(0) => \dec12_i_in_fu_80[16]_i_9_n_0\
    );
\dec12_i_in_fu_80_reg[20]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \dec12_i_in_fu_80_reg[16]_i_1_n_0\,
      CO(3) => \dec12_i_in_fu_80_reg[20]_i_1_n_0\,
      CO(2) => \dec12_i_in_fu_80_reg[20]_i_1_n_1\,
      CO(1) => \dec12_i_in_fu_80_reg[20]_i_1_n_2\,
      CO(0) => \dec12_i_in_fu_80_reg[20]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \dec12_i_in_fu_80[20]_i_2_n_0\,
      DI(2) => \dec12_i_in_fu_80[20]_i_3_n_0\,
      DI(1) => \dec12_i_in_fu_80[20]_i_4_n_0\,
      DI(0) => \dec12_i_in_fu_80[20]_i_5_n_0\,
      O(3 downto 0) => \dec12_i_in_fu_80_reg[23]\(3 downto 0),
      S(3) => \dec12_i_in_fu_80[20]_i_6_n_0\,
      S(2) => \dec12_i_in_fu_80[20]_i_7_n_0\,
      S(1) => \dec12_i_in_fu_80[20]_i_8_n_0\,
      S(0) => \dec12_i_in_fu_80[20]_i_9_n_0\
    );
\dec12_i_in_fu_80_reg[24]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \dec12_i_in_fu_80_reg[20]_i_1_n_0\,
      CO(3) => \dec12_i_in_fu_80_reg[24]_i_1_n_0\,
      CO(2) => \dec12_i_in_fu_80_reg[24]_i_1_n_1\,
      CO(1) => \dec12_i_in_fu_80_reg[24]_i_1_n_2\,
      CO(0) => \dec12_i_in_fu_80_reg[24]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \dec12_i_in_fu_80[24]_i_2_n_0\,
      DI(2) => \dec12_i_in_fu_80[24]_i_3_n_0\,
      DI(1) => \dec12_i_in_fu_80[24]_i_4_n_0\,
      DI(0) => \dec12_i_in_fu_80[24]_i_5_n_0\,
      O(3 downto 0) => \dec12_i_in_fu_80_reg[27]\(3 downto 0),
      S(3) => \dec12_i_in_fu_80[24]_i_6_n_0\,
      S(2) => \dec12_i_in_fu_80[24]_i_7_n_0\,
      S(1) => \dec12_i_in_fu_80[24]_i_8_n_0\,
      S(0) => \dec12_i_in_fu_80[24]_i_9_n_0\
    );
\dec12_i_in_fu_80_reg[28]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \dec12_i_in_fu_80_reg[24]_i_1_n_0\,
      CO(3) => \NLW_dec12_i_in_fu_80_reg[28]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \dec12_i_in_fu_80_reg[28]_i_1_n_1\,
      CO(1) => \dec12_i_in_fu_80_reg[28]_i_1_n_2\,
      CO(0) => \dec12_i_in_fu_80_reg[28]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \dec12_i_in_fu_80[28]_i_2_n_0\,
      DI(1) => \dec12_i_in_fu_80[28]_i_3_n_0\,
      DI(0) => \dec12_i_in_fu_80[28]_i_4_n_0\,
      O(3 downto 0) => \dec12_i_in_fu_80_reg[30]\(3 downto 0),
      S(3) => \dec12_i_in_fu_80[28]_i_5_n_0\,
      S(2) => \dec12_i_in_fu_80[28]_i_6_n_0\,
      S(1) => \dec12_i_in_fu_80[28]_i_7_n_0\,
      S(0) => \dec12_i_in_fu_80[28]_i_8_n_0\
    );
\dec12_i_in_fu_80_reg[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \dec12_i_in_fu_80_reg[0]_i_2_n_0\,
      CO(3) => \dec12_i_in_fu_80_reg[4]_i_1_n_0\,
      CO(2) => \dec12_i_in_fu_80_reg[4]_i_1_n_1\,
      CO(1) => \dec12_i_in_fu_80_reg[4]_i_1_n_2\,
      CO(0) => \dec12_i_in_fu_80_reg[4]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \dec12_i_in_fu_80[4]_i_2_n_0\,
      DI(2) => \dec12_i_in_fu_80[4]_i_3_n_0\,
      DI(1) => \dec12_i_in_fu_80[4]_i_4_n_0\,
      DI(0) => \dec12_i_in_fu_80[4]_i_5_n_0\,
      O(3 downto 0) => \dec12_i_in_fu_80_reg[7]\(3 downto 0),
      S(3) => \dec12_i_in_fu_80[4]_i_6_n_0\,
      S(2) => \dec12_i_in_fu_80[4]_i_7_n_0\,
      S(1) => \dec12_i_in_fu_80[4]_i_8_n_0\,
      S(0) => \dec12_i_in_fu_80[4]_i_9_n_0\
    );
\dec12_i_in_fu_80_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \dec12_i_in_fu_80_reg[4]_i_1_n_0\,
      CO(3) => \dec12_i_in_fu_80_reg[8]_i_1_n_0\,
      CO(2) => \dec12_i_in_fu_80_reg[8]_i_1_n_1\,
      CO(1) => \dec12_i_in_fu_80_reg[8]_i_1_n_2\,
      CO(0) => \dec12_i_in_fu_80_reg[8]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \dec12_i_in_fu_80[8]_i_2_n_0\,
      DI(2) => \dec12_i_in_fu_80[8]_i_3_n_0\,
      DI(1) => \dec12_i_in_fu_80[8]_i_4_n_0\,
      DI(0) => \dec12_i_in_fu_80[8]_i_5_n_0\,
      O(3 downto 0) => \dec12_i_in_fu_80_reg[11]\(3 downto 0),
      S(3) => \dec12_i_in_fu_80[8]_i_6_n_0\,
      S(2) => \dec12_i_in_fu_80[8]_i_7_n_0\,
      S(1) => \dec12_i_in_fu_80[8]_i_8_n_0\,
      S(0) => \dec12_i_in_fu_80[8]_i_9_n_0\
    );
\idx109_fu_76[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => ap_loop_init_int,
      I1 => Q(0),
      I2 => grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_193_1_fu_108_ap_start_reg,
      O => SR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_flow_control_loop_pipe_sequential_init_42 is
  port (
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \reuse_addr_reg_fu_38_reg[1]\ : out STD_LOGIC;
    \reuse_addr_reg_fu_38_reg[0]\ : out STD_LOGIC;
    \reuse_addr_reg_fu_38_reg[5]\ : out STD_LOGIC;
    \idx97_fu_46_reg[1]\ : out STD_LOGIC;
    \idx97_fu_46_reg[0]\ : out STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_123_1_fu_88_ap_start_reg : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    ap_loop_exit_ready_pp0_iter2_reg : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    reuse_addr_reg_fu_38 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \idx97_fu_46_reg[0]_0\ : in STD_LOGIC;
    \idx97_fu_46_reg[0]_1\ : in STD_LOGIC;
    \idx97_fu_46_reg[0]_2\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_flow_control_loop_pipe_sequential_init_42 : entity is "clefia_flow_control_loop_pipe_sequential_init";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_flow_control_loop_pipe_sequential_init_42;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_flow_control_loop_pipe_sequential_init_42 is
  signal ap_done_cache : STD_LOGIC;
  signal \ap_done_cache_i_1__24_n_0\ : STD_LOGIC;
  signal ap_loop_init_int : STD_LOGIC;
  signal \ap_loop_init_int_i_1__24_n_0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \ap_CS_fsm[3]_i_1__0\ : label is "soft_lutpair157";
  attribute SOFT_HLUTNM of \ap_CS_fsm[4]_i_1__2\ : label is "soft_lutpair157";
  attribute SOFT_HLUTNM of \idx97_fu_46[0]_i_1\ : label is "soft_lutpair159";
  attribute SOFT_HLUTNM of \idx97_fu_46[1]_i_1\ : label is "soft_lutpair159";
  attribute SOFT_HLUTNM of \reuse_addr_reg_fu_38[1]_i_1\ : label is "soft_lutpair158";
  attribute SOFT_HLUTNM of \reuse_reg_fu_42[7]_i_1\ : label is "soft_lutpair158";
begin
\ap_CS_fsm[3]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAEEAE"
    )
        port map (
      I0 => Q(0),
      I1 => Q(1),
      I2 => ap_done_cache,
      I3 => grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_123_1_fu_88_ap_start_reg,
      I4 => ap_loop_exit_ready_pp0_iter2_reg,
      O => D(0)
    );
\ap_CS_fsm[4]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8A88"
    )
        port map (
      I0 => Q(1),
      I1 => ap_loop_exit_ready_pp0_iter2_reg,
      I2 => grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_123_1_fu_88_ap_start_reg,
      I3 => ap_done_cache,
      O => D(1)
    );
\ap_done_cache_i_1__24\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"DC"
    )
        port map (
      I0 => grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_123_1_fu_88_ap_start_reg,
      I1 => ap_loop_exit_ready_pp0_iter2_reg,
      I2 => ap_done_cache,
      O => \ap_done_cache_i_1__24_n_0\
    );
ap_done_cache_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_done_cache_i_1__24_n_0\,
      Q => ap_done_cache,
      R => ap_rst_n_inv
    );
\ap_loop_init_int_i_1__24\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF4F"
    )
        port map (
      I0 => grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_123_1_fu_88_ap_start_reg,
      I1 => ap_loop_init_int,
      I2 => ap_rst_n,
      I3 => ap_loop_exit_ready_pp0_iter2_reg,
      O => \ap_loop_init_int_i_1__24_n_0\
    );
ap_loop_init_int_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_loop_init_int_i_1__24_n_0\,
      Q => ap_loop_init_int,
      R => '0'
    );
\idx97_fu_46[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00E6E6E6"
    )
        port map (
      I0 => \idx97_fu_46_reg[0]_2\,
      I1 => \idx97_fu_46_reg[0]_0\,
      I2 => \idx97_fu_46_reg[0]_1\,
      I3 => ap_loop_init_int,
      I4 => grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_123_1_fu_88_ap_start_reg,
      O => \idx97_fu_46_reg[0]\
    );
\idx97_fu_46[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00EAEAEA"
    )
        port map (
      I0 => \idx97_fu_46_reg[0]_1\,
      I1 => \idx97_fu_46_reg[0]_2\,
      I2 => \idx97_fu_46_reg[0]_0\,
      I3 => ap_loop_init_int,
      I4 => grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_123_1_fu_88_ap_start_reg,
      O => \idx97_fu_46_reg[1]\
    );
\reuse_addr_reg_fu_38[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE2E2E2"
    )
        port map (
      I0 => reuse_addr_reg_fu_38(0),
      I1 => \idx97_fu_46_reg[0]_0\,
      I2 => \idx97_fu_46_reg[0]_2\,
      I3 => ap_loop_init_int,
      I4 => grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_123_1_fu_88_ap_start_reg,
      O => \reuse_addr_reg_fu_38_reg[0]\
    );
\reuse_addr_reg_fu_38[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE2E2E2"
    )
        port map (
      I0 => reuse_addr_reg_fu_38(1),
      I1 => \idx97_fu_46_reg[0]_0\,
      I2 => \idx97_fu_46_reg[0]_1\,
      I3 => ap_loop_init_int,
      I4 => grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_123_1_fu_88_ap_start_reg,
      O => \reuse_addr_reg_fu_38_reg[1]\
    );
\reuse_addr_reg_fu_38[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F222"
    )
        port map (
      I0 => reuse_addr_reg_fu_38(2),
      I1 => \idx97_fu_46_reg[0]_0\,
      I2 => ap_loop_init_int,
      I3 => grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_123_1_fu_88_ap_start_reg,
      O => \reuse_addr_reg_fu_38_reg[5]\
    );
\reuse_reg_fu_42[7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_123_1_fu_88_ap_start_reg,
      I1 => ap_loop_init_int,
      O => SR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_flow_control_loop_pipe_sequential_init_43 is
  port (
    D : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \ap_CS_fsm_reg[1]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \ap_CS_fsm_reg[16]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \Clefia_enc_addr_reg_181_reg[1]\ : out STD_LOGIC;
    \Clefia_enc_addr_reg_181_reg[0]\ : out STD_LOGIC;
    ap_loop_init_int_reg_0 : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \ap_CS_fsm_reg[16]_0\ : out STD_LOGIC;
    \ap_CS_fsm_reg[3]\ : out STD_LOGIC;
    Clefia_enc_ce0 : out STD_LOGIC;
    \ap_CS_fsm_reg[5]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \ap_CS_fsm_reg[3]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_123_123_fu_143_ap_start_reg_reg : out STD_LOGIC;
    grp_clefia_Pipeline_VITIS_LOOP_116_1_fu_205_ap_start_reg_reg : out STD_LOGIC;
    grp_clefia_Pipeline_VITIS_LOOP_116_1_fu_205_ap_start_reg_reg_0 : out STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    Clefia_enc_addr_reg_173_reg0 : in STD_LOGIC;
    \int_Clefia_enc_shift0_reg[0]\ : in STD_LOGIC;
    grp_ClefiaEncrypt_1_fu_190_Clefia_enc_we0 : in STD_LOGIC;
    \ram_reg_i_93__5_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \ap_CS_fsm_reg[0]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \indvars_iv_fu_52_reg[2]\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_123_123_fu_143_ap_start_reg : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    grp_ClefiaEncrypt_1_fu_190_ap_start_reg : in STD_LOGIC;
    mem_reg : in STD_LOGIC_VECTOR ( 2 downto 0 );
    ram_reg : in STD_LOGIC_VECTOR ( 3 downto 0 );
    ram_reg_0 : in STD_LOGIC;
    ram_reg_1 : in STD_LOGIC;
    ram_reg_2 : in STD_LOGIC;
    grp_clefia_Pipeline_VITIS_LOOP_116_1_fu_205_ap_start_reg : in STD_LOGIC;
    mem_reg_0 : in STD_LOGIC;
    ap_loop_init : in STD_LOGIC;
    mem_reg_1 : in STD_LOGIC;
    grp_clefia_Pipeline_VITIS_LOOP_116_1_fu_205_Clefia_enc_address0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_116_121_fu_127_Clefia_enc_address0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clefia_enc_address0 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \int_Clefia_enc_shift0_reg[1]\ : in STD_LOGIC;
    \int_Clefia_enc_shift0_reg[0]_0\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_flow_control_loop_pipe_sequential_init_43 : entity is "clefia_flow_control_loop_pipe_sequential_init";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_flow_control_loop_pipe_sequential_init_43;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_flow_control_loop_pipe_sequential_init_43 is
  signal \^d\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \^e\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^ap_cs_fsm_reg[16]\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal ap_done_cache : STD_LOGIC;
  signal \ap_done_cache_i_1__31_n_0\ : STD_LOGIC;
  signal ap_done_reg1 : STD_LOGIC;
  signal ap_loop_init_int : STD_LOGIC;
  signal \ap_loop_init_int_i_1__31_n_0\ : STD_LOGIC;
  signal grp_ClefiaEncrypt_1_fu_190_Clefia_enc_ce0 : STD_LOGIC;
  signal mem_reg_i_33_n_0 : STD_LOGIC;
  signal mem_reg_i_40_n_0 : STD_LOGIC;
  signal ram_reg_i_251_n_0 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \Clefia_enc_addr_reg_181[0]_i_1\ : label is "soft_lutpair152";
  attribute SOFT_HLUTNM of \Clefia_enc_addr_reg_181[1]_i_1\ : label is "soft_lutpair152";
  attribute SOFT_HLUTNM of \Clefia_enc_addr_reg_181[2]_i_1\ : label is "soft_lutpair153";
  attribute SOFT_HLUTNM of \ap_CS_fsm[0]_i_1__16\ : label is "soft_lutpair156";
  attribute SOFT_HLUTNM of \ap_CS_fsm[17]_i_1\ : label is "soft_lutpair151";
  attribute SOFT_HLUTNM of \ap_CS_fsm[1]_i_1__18\ : label is "soft_lutpair156";
  attribute SOFT_HLUTNM of \ap_CS_fsm[3]_i_1__2\ : label is "soft_lutpair155";
  attribute SOFT_HLUTNM of \ap_CS_fsm[4]_i_1__4\ : label is "soft_lutpair155";
  attribute SOFT_HLUTNM of \ap_loop_init_int_i_1__31\ : label is "soft_lutpair153";
  attribute SOFT_HLUTNM of grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_123_123_fu_143_ap_start_reg_i_1 : label is "soft_lutpair151";
  attribute SOFT_HLUTNM of \indvars_iv_fu_52[0]_i_1\ : label is "soft_lutpair154";
  attribute SOFT_HLUTNM of \indvars_iv_fu_52[2]_i_2\ : label is "soft_lutpair154";
begin
  D(2 downto 0) <= \^d\(2 downto 0);
  E(0) <= \^e\(0);
  \ap_CS_fsm_reg[16]\(1 downto 0) <= \^ap_cs_fsm_reg[16]\(1 downto 0);
\Clefia_enc_addr_reg_181[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2AAA"
    )
        port map (
      I0 => \indvars_iv_fu_52_reg[2]\(0),
      I1 => grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_123_123_fu_143_ap_start_reg,
      I2 => \ap_CS_fsm_reg[0]\(0),
      I3 => ap_loop_init_int,
      O => \^d\(0)
    );
\Clefia_enc_addr_reg_181[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2AAA"
    )
        port map (
      I0 => \indvars_iv_fu_52_reg[2]\(1),
      I1 => grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_123_123_fu_143_ap_start_reg,
      I2 => \ap_CS_fsm_reg[0]\(0),
      I3 => ap_loop_init_int,
      O => \^d\(1)
    );
\Clefia_enc_addr_reg_181[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => ap_loop_init_int,
      I1 => \indvars_iv_fu_52_reg[2]\(2),
      O => \^d\(2)
    );
\ap_CS_fsm[0]_i_1__16\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \ap_CS_fsm_reg[0]\(1),
      I1 => \^e\(0),
      O => \ap_CS_fsm_reg[1]\(0)
    );
\ap_CS_fsm[0]_i_1__17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BA00FFFFBA00BA00"
    )
        port map (
      I0 => ap_done_reg1,
      I1 => grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_123_123_fu_143_ap_start_reg,
      I2 => ap_done_cache,
      I3 => Q(3),
      I4 => grp_ClefiaEncrypt_1_fu_190_ap_start_reg,
      I5 => Q(0),
      O => \^ap_cs_fsm_reg[16]\(0)
    );
\ap_CS_fsm[17]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AEAAAEAE"
    )
        port map (
      I0 => Q(2),
      I1 => Q(3),
      I2 => ap_done_reg1,
      I3 => grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_123_123_fu_143_ap_start_reg,
      I4 => ap_done_cache,
      O => \^ap_cs_fsm_reg[16]\(1)
    );
\ap_CS_fsm[17]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000100000000000"
    )
        port map (
      I0 => \indvars_iv_fu_52_reg[2]\(1),
      I1 => ap_loop_init_int,
      I2 => \ap_CS_fsm_reg[0]\(0),
      I3 => grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_123_123_fu_143_ap_start_reg,
      I4 => \indvars_iv_fu_52_reg[2]\(0),
      I5 => \indvars_iv_fu_52_reg[2]\(2),
      O => ap_done_reg1
    );
\ap_CS_fsm[1]_i_1__18\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^e\(0),
      I1 => \ap_CS_fsm_reg[0]\(1),
      O => \ap_CS_fsm_reg[1]\(1)
    );
\ap_CS_fsm[3]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => ram_reg(0),
      I1 => \^ap_cs_fsm_reg[16]\(0),
      I2 => ram_reg(1),
      O => \ap_CS_fsm_reg[3]_0\(0)
    );
\ap_CS_fsm[4]_i_1__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => ram_reg(1),
      I1 => \^ap_cs_fsm_reg[16]\(0),
      O => \ap_CS_fsm_reg[3]_0\(1)
    );
\ap_done_cache_i_1__31\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ap_done_reg1,
      I1 => grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_123_123_fu_143_ap_start_reg,
      I2 => ap_done_cache,
      O => \ap_done_cache_i_1__31_n_0\
    );
ap_done_cache_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_done_cache_i_1__31_n_0\,
      Q => ap_done_cache,
      R => ap_rst_n_inv
    );
\ap_loop_init_int_i_1__31\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BBFB"
    )
        port map (
      I0 => ap_done_reg1,
      I1 => ap_rst_n,
      I2 => ap_loop_init_int,
      I3 => \ap_CS_fsm_reg[0]\(1),
      O => \ap_loop_init_int_i_1__31_n_0\
    );
ap_loop_init_int_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_loop_init_int_i_1__31_n_0\,
      Q => ap_loop_init_int,
      R => '0'
    );
grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_123_123_fu_143_ap_start_reg_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => Q(2),
      I1 => ap_done_reg1,
      I2 => grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_123_123_fu_143_ap_start_reg,
      O => \ap_CS_fsm_reg[16]_0\
    );
grp_ClefiaEncrypt_1_fu_190_ap_start_reg_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF45FFFFFF0000"
    )
        port map (
      I0 => ap_done_reg1,
      I1 => grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_123_123_fu_143_ap_start_reg,
      I2 => ap_done_cache,
      I3 => Q(3),
      I4 => ram_reg(0),
      I5 => grp_ClefiaEncrypt_1_fu_190_ap_start_reg,
      O => grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_123_123_fu_143_ap_start_reg_reg
    );
\indvars_iv_fu_52[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F0FB"
    )
        port map (
      I0 => \indvars_iv_fu_52_reg[2]\(1),
      I1 => \indvars_iv_fu_52_reg[2]\(2),
      I2 => ap_loop_init_int,
      I3 => \indvars_iv_fu_52_reg[2]\(0),
      O => ap_loop_init_int_reg_0(0)
    );
\indvars_iv_fu_52[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"12"
    )
        port map (
      I0 => \indvars_iv_fu_52_reg[2]\(1),
      I1 => ap_loop_init_int,
      I2 => \indvars_iv_fu_52_reg[2]\(0),
      O => ap_loop_init_int_reg_0(1)
    );
\indvars_iv_fu_52[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEFF000000000000"
    )
        port map (
      I0 => \indvars_iv_fu_52_reg[2]\(1),
      I1 => ap_loop_init_int,
      I2 => \indvars_iv_fu_52_reg[2]\(0),
      I3 => \indvars_iv_fu_52_reg[2]\(2),
      I4 => \ap_CS_fsm_reg[0]\(0),
      I5 => grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_123_123_fu_143_ap_start_reg,
      O => \^e\(0)
    );
\indvars_iv_fu_52[2]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1440"
    )
        port map (
      I0 => ap_loop_init_int,
      I1 => \indvars_iv_fu_52_reg[2]\(2),
      I2 => \indvars_iv_fu_52_reg[2]\(1),
      I3 => \indvars_iv_fu_52_reg[2]\(0),
      O => ap_loop_init_int_reg_0(2)
    );
\int_Clefia_enc_shift0[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF4777B8880000"
    )
        port map (
      I0 => grp_clefia_Pipeline_VITIS_LOOP_116_1_fu_205_ap_start_reg,
      I1 => ram_reg(2),
      I2 => ram_reg(1),
      I3 => grp_ClefiaEncrypt_1_fu_190_Clefia_enc_ce0,
      I4 => Clefia_enc_address0(0),
      I5 => \int_Clefia_enc_shift0_reg[0]_0\,
      O => grp_clefia_Pipeline_VITIS_LOOP_116_1_fu_205_ap_start_reg_reg_0
    );
\int_Clefia_enc_shift0[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF4777B8880000"
    )
        port map (
      I0 => grp_clefia_Pipeline_VITIS_LOOP_116_1_fu_205_ap_start_reg,
      I1 => ram_reg(2),
      I2 => ram_reg(1),
      I3 => grp_ClefiaEncrypt_1_fu_190_Clefia_enc_ce0,
      I4 => Clefia_enc_address0(1),
      I5 => \int_Clefia_enc_shift0_reg[1]\,
      O => grp_clefia_Pipeline_VITIS_LOOP_116_1_fu_205_ap_start_reg_reg
    );
\mem_reg_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => grp_clefia_Pipeline_VITIS_LOOP_116_1_fu_205_ap_start_reg,
      I1 => ram_reg(2),
      I2 => ram_reg(1),
      I3 => grp_ClefiaEncrypt_1_fu_190_Clefia_enc_ce0,
      O => Clefia_enc_ce0
    );
mem_reg_i_31: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00F08888"
    )
        port map (
      I0 => Q(1),
      I1 => Clefia_enc_addr_reg_173_reg0,
      I2 => mem_reg_i_40_n_0,
      I3 => \int_Clefia_enc_shift0_reg[0]\,
      I4 => Q(3),
      I5 => grp_ClefiaEncrypt_1_fu_190_Clefia_enc_we0,
      O => grp_ClefiaEncrypt_1_fu_190_Clefia_enc_ce0
    );
mem_reg_i_33: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8888888BBBBBBBB"
    )
        port map (
      I0 => mem_reg(2),
      I1 => \ap_CS_fsm_reg[0]\(1),
      I2 => grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_123_123_fu_143_ap_start_reg,
      I3 => \ap_CS_fsm_reg[0]\(0),
      I4 => ap_loop_init_int,
      I5 => \indvars_iv_fu_52_reg[2]\(2),
      O => mem_reg_i_33_n_0
    );
mem_reg_i_40: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFDDDDDDD"
    )
        port map (
      I0 => \indvars_iv_fu_52_reg[2]\(2),
      I1 => \indvars_iv_fu_52_reg[2]\(0),
      I2 => grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_123_123_fu_143_ap_start_reg,
      I3 => \ap_CS_fsm_reg[0]\(0),
      I4 => ap_loop_init_int,
      I5 => \indvars_iv_fu_52_reg[2]\(1),
      O => mem_reg_i_40_n_0
    );
mem_reg_i_46: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88B8B8B8B8B8B8B8"
    )
        port map (
      I0 => mem_reg(0),
      I1 => \ap_CS_fsm_reg[0]\(1),
      I2 => \indvars_iv_fu_52_reg[2]\(0),
      I3 => grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_123_123_fu_143_ap_start_reg,
      I4 => \ap_CS_fsm_reg[0]\(0),
      I5 => ap_loop_init_int,
      O => \Clefia_enc_addr_reg_181_reg[0]\
    );
mem_reg_i_48: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88B8B8B8B8B8B8B8"
    )
        port map (
      I0 => mem_reg(1),
      I1 => \ap_CS_fsm_reg[0]\(1),
      I2 => \indvars_iv_fu_52_reg[2]\(1),
      I3 => grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_123_123_fu_143_ap_start_reg,
      I4 => \ap_CS_fsm_reg[0]\(0),
      I5 => ap_loop_init_int,
      O => \Clefia_enc_addr_reg_181_reg[1]\
    );
\mem_reg_i_5__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B888B888B8BBB888"
    )
        port map (
      I0 => grp_clefia_Pipeline_VITIS_LOOP_116_1_fu_205_Clefia_enc_address0(0),
      I1 => ram_reg(2),
      I2 => mem_reg_i_33_n_0,
      I3 => Q(3),
      I4 => grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_116_121_fu_127_Clefia_enc_address0(0),
      I5 => Q(1),
      O => \ap_CS_fsm_reg[5]\(1)
    );
\mem_reg_i_6__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2F202F2F2F202020"
    )
        port map (
      I0 => mem_reg_0,
      I1 => ap_loop_init,
      I2 => ram_reg(2),
      I3 => mem_reg_i_33_n_0,
      I4 => Q(3),
      I5 => mem_reg_1,
      O => \ap_CS_fsm_reg[5]\(0)
    );
ram_reg_i_251: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => \^d\(1),
      I1 => Q(3),
      I2 => Q(1),
      I3 => \ram_reg_i_93__5_0\(0),
      O => ram_reg_i_251_n_0
    );
\ram_reg_i_93__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFDFFFDFFFD00FD"
    )
        port map (
      I0 => ram_reg(1),
      I1 => ram_reg_i_251_n_0,
      I2 => ram_reg_0,
      I3 => ram_reg(3),
      I4 => ram_reg_1,
      I5 => ram_reg_2,
      O => \ap_CS_fsm_reg[3]\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_flow_control_loop_pipe_sequential_init_44 is
  port (
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    ap_done_cache_reg_0 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \Clefia_enc_addr_reg_173_reg[2]\ : out STD_LOGIC;
    grp_ClefiaEncrypt_1_fu_190_Clefia_enc_address0 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    ap_loop_init_int_reg_0 : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \indvars_iv2_fu_52_reg[2]\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \ap_CS_fsm_reg[14]\ : out STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \Clefia_enc_addr_reg_173_reg[2]_0\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_123_122_fu_134_ap_start_reg : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    mem_reg_i_37 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    mem_reg : in STD_LOGIC_VECTOR ( 2 downto 0 );
    grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_116_121_fu_127_Clefia_enc_address0 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    mem_reg_i_39 : in STD_LOGIC;
    mem_reg_i_37_0 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_flow_control_loop_pipe_sequential_init_44 : entity is "clefia_flow_control_loop_pipe_sequential_init";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_flow_control_loop_pipe_sequential_init_44;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_flow_control_loop_pipe_sequential_init_44 is
  signal \^e\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal ap_done_cache : STD_LOGIC;
  signal \ap_done_cache_i_1__30_n_0\ : STD_LOGIC;
  signal ap_done_reg1 : STD_LOGIC;
  signal ap_loop_init_int : STD_LOGIC;
  signal \ap_loop_init_int_i_1__30_n_0\ : STD_LOGIC;
  signal \^ap_loop_init_int_reg_0\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal mem_reg_i_42_n_0 : STD_LOGIC;
  signal mem_reg_i_45_n_0 : STD_LOGIC;
  signal mem_reg_i_47_n_0 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \Clefia_enc_addr_reg_173[0]_i_1\ : label is "soft_lutpair146";
  attribute SOFT_HLUTNM of \Clefia_enc_addr_reg_173[1]_i_1\ : label is "soft_lutpair146";
  attribute SOFT_HLUTNM of \Clefia_enc_addr_reg_173[2]_i_1\ : label is "soft_lutpair147";
  attribute SOFT_HLUTNM of \ap_CS_fsm[0]_i_1__15\ : label is "soft_lutpair148";
  attribute SOFT_HLUTNM of \ap_CS_fsm[15]_i_1\ : label is "soft_lutpair145";
  attribute SOFT_HLUTNM of \ap_CS_fsm[16]_i_1\ : label is "soft_lutpair145";
  attribute SOFT_HLUTNM of \ap_done_cache_i_1__30\ : label is "soft_lutpair150";
  attribute SOFT_HLUTNM of \ap_loop_init_int_i_1__30\ : label is "soft_lutpair148";
  attribute SOFT_HLUTNM of grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_123_122_fu_134_ap_start_reg_i_1 : label is "soft_lutpair150";
  attribute SOFT_HLUTNM of \indvars_iv2_fu_52[0]_i_1\ : label is "soft_lutpair149";
  attribute SOFT_HLUTNM of \indvars_iv2_fu_52[2]_i_2\ : label is "soft_lutpair149";
  attribute SOFT_HLUTNM of mem_reg_i_42 : label is "soft_lutpair147";
begin
  E(0) <= \^e\(0);
  ap_loop_init_int_reg_0(2 downto 0) <= \^ap_loop_init_int_reg_0\(2 downto 0);
\Clefia_enc_addr_reg_173[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2AAA"
    )
        port map (
      I0 => \Clefia_enc_addr_reg_173_reg[2]_0\(0),
      I1 => grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_123_122_fu_134_ap_start_reg,
      I2 => Q(0),
      I3 => ap_loop_init_int,
      O => \^ap_loop_init_int_reg_0\(0)
    );
\Clefia_enc_addr_reg_173[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2AAA"
    )
        port map (
      I0 => \Clefia_enc_addr_reg_173_reg[2]_0\(1),
      I1 => grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_123_122_fu_134_ap_start_reg,
      I2 => Q(0),
      I3 => ap_loop_init_int,
      O => \^ap_loop_init_int_reg_0\(1)
    );
\Clefia_enc_addr_reg_173[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => ap_loop_init_int,
      I1 => \Clefia_enc_addr_reg_173_reg[2]_0\(2),
      O => \^ap_loop_init_int_reg_0\(2)
    );
\ap_CS_fsm[0]_i_1__15\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => Q(1),
      I1 => \^e\(0),
      O => D(0)
    );
\ap_CS_fsm[15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABBAAAA"
    )
        port map (
      I0 => mem_reg_i_37(0),
      I1 => ap_done_reg1,
      I2 => grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_123_122_fu_134_ap_start_reg,
      I3 => ap_done_cache,
      I4 => mem_reg_i_37(1),
      O => ap_done_cache_reg_0(0)
    );
\ap_CS_fsm[16]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F200"
    )
        port map (
      I0 => ap_done_cache,
      I1 => grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_123_122_fu_134_ap_start_reg,
      I2 => ap_done_reg1,
      I3 => mem_reg_i_37(1),
      O => ap_done_cache_reg_0(1)
    );
\ap_CS_fsm[16]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000080"
    )
        port map (
      I0 => \Clefia_enc_addr_reg_173_reg[2]_0\(2),
      I1 => grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_123_122_fu_134_ap_start_reg,
      I2 => Q(0),
      I3 => ap_loop_init_int,
      I4 => \Clefia_enc_addr_reg_173_reg[2]_0\(1),
      I5 => \Clefia_enc_addr_reg_173_reg[2]_0\(0),
      O => ap_done_reg1
    );
\ap_CS_fsm[1]_i_1__17\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^e\(0),
      I1 => Q(1),
      O => D(1)
    );
\ap_done_cache_i_1__30\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ap_done_reg1,
      I1 => grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_123_122_fu_134_ap_start_reg,
      I2 => ap_done_cache,
      O => \ap_done_cache_i_1__30_n_0\
    );
ap_done_cache_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_done_cache_i_1__30_n_0\,
      Q => ap_done_cache,
      R => ap_rst_n_inv
    );
\ap_loop_init_int_i_1__30\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BBFB"
    )
        port map (
      I0 => ap_done_reg1,
      I1 => ap_rst_n,
      I2 => ap_loop_init_int,
      I3 => Q(1),
      O => \ap_loop_init_int_i_1__30_n_0\
    );
ap_loop_init_int_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_loop_init_int_i_1__30_n_0\,
      Q => ap_loop_init_int,
      R => '0'
    );
grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_123_122_fu_134_ap_start_reg_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => mem_reg_i_37(0),
      I1 => ap_done_reg1,
      I2 => grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_123_122_fu_134_ap_start_reg,
      O => \ap_CS_fsm_reg[14]\
    );
\indvars_iv2_fu_52[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F0FD"
    )
        port map (
      I0 => \Clefia_enc_addr_reg_173_reg[2]_0\(2),
      I1 => \Clefia_enc_addr_reg_173_reg[2]_0\(1),
      I2 => ap_loop_init_int,
      I3 => \Clefia_enc_addr_reg_173_reg[2]_0\(0),
      O => \indvars_iv2_fu_52_reg[2]\(0)
    );
\indvars_iv2_fu_52[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"12"
    )
        port map (
      I0 => \Clefia_enc_addr_reg_173_reg[2]_0\(1),
      I1 => ap_loop_init_int,
      I2 => \Clefia_enc_addr_reg_173_reg[2]_0\(0),
      O => \indvars_iv2_fu_52_reg[2]\(1)
    );
\indvars_iv2_fu_52[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFD000000000000"
    )
        port map (
      I0 => \Clefia_enc_addr_reg_173_reg[2]_0\(2),
      I1 => ap_loop_init_int,
      I2 => \Clefia_enc_addr_reg_173_reg[2]_0\(1),
      I3 => \Clefia_enc_addr_reg_173_reg[2]_0\(0),
      I4 => Q(0),
      I5 => grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_123_122_fu_134_ap_start_reg,
      O => \^e\(0)
    );
\indvars_iv2_fu_52[2]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1220"
    )
        port map (
      I0 => \Clefia_enc_addr_reg_173_reg[2]_0\(2),
      I1 => ap_loop_init_int,
      I2 => \Clefia_enc_addr_reg_173_reg[2]_0\(0),
      I3 => \Clefia_enc_addr_reg_173_reg[2]_0\(1),
      O => \indvars_iv2_fu_52_reg[2]\(2)
    );
mem_reg_i_34: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8BFF8B00"
    )
        port map (
      I0 => mem_reg(2),
      I1 => Q(1),
      I2 => mem_reg_i_42_n_0,
      I3 => mem_reg_i_37(1),
      I4 => grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_116_121_fu_127_Clefia_enc_address0(2),
      O => \Clefia_enc_addr_reg_173_reg[2]\
    );
mem_reg_i_42: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2AAA"
    )
        port map (
      I0 => \Clefia_enc_addr_reg_173_reg[2]_0\(2),
      I1 => grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_123_122_fu_134_ap_start_reg,
      I2 => Q(0),
      I3 => ap_loop_init_int,
      O => mem_reg_i_42_n_0
    );
mem_reg_i_43: unisim.vcomponents.MUXF7
     port map (
      I0 => mem_reg_i_45_n_0,
      I1 => mem_reg_i_37_0,
      O => grp_ClefiaEncrypt_1_fu_190_Clefia_enc_address0(0),
      S => mem_reg_i_37(2)
    );
mem_reg_i_44: unisim.vcomponents.MUXF7
     port map (
      I0 => mem_reg_i_47_n_0,
      I1 => mem_reg_i_39,
      O => grp_ClefiaEncrypt_1_fu_190_Clefia_enc_address0(1),
      S => mem_reg_i_37(2)
    );
mem_reg_i_45: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => mem_reg(0),
      I1 => Q(1),
      I2 => \^ap_loop_init_int_reg_0\(0),
      I3 => mem_reg_i_37(1),
      I4 => grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_116_121_fu_127_Clefia_enc_address0(0),
      O => mem_reg_i_45_n_0
    );
mem_reg_i_47: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => mem_reg(1),
      I1 => Q(1),
      I2 => \^ap_loop_init_int_reg_0\(1),
      I3 => mem_reg_i_37(1),
      I4 => grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_116_121_fu_127_Clefia_enc_address0(1),
      O => mem_reg_i_47_n_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_flow_control_loop_pipe_sequential_init_45 is
  port (
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \reuse_addr_reg_fu_38_reg[1]\ : out STD_LOGIC;
    \reuse_addr_reg_fu_38_reg[0]\ : out STD_LOGIC;
    \reuse_addr_reg_fu_38_reg[5]\ : out STD_LOGIC;
    \idx101_fu_46_reg[1]\ : out STD_LOGIC;
    \idx101_fu_46_reg[0]\ : out STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_123_118_fu_95_ap_start_reg : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    ap_loop_exit_ready_pp0_iter2_reg : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    reuse_addr_reg_fu_38 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    ap_enable_reg_pp0_iter1_1 : in STD_LOGIC;
    \idx101_fu_46_reg[0]_0\ : in STD_LOGIC;
    \idx101_fu_46_reg[0]_1\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_flow_control_loop_pipe_sequential_init_45 : entity is "clefia_flow_control_loop_pipe_sequential_init";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_flow_control_loop_pipe_sequential_init_45;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_flow_control_loop_pipe_sequential_init_45 is
  signal ap_done_cache : STD_LOGIC;
  signal \ap_done_cache_i_1__25_n_0\ : STD_LOGIC;
  signal ap_loop_init_int : STD_LOGIC;
  signal \ap_loop_init_int_i_1__25_n_0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \ap_CS_fsm[5]_i_1__2\ : label is "soft_lutpair141";
  attribute SOFT_HLUTNM of \ap_CS_fsm[6]_i_1__2\ : label is "soft_lutpair141";
  attribute SOFT_HLUTNM of \idx101_fu_46[0]_i_1\ : label is "soft_lutpair143";
  attribute SOFT_HLUTNM of \idx101_fu_46[1]_i_1\ : label is "soft_lutpair143";
  attribute SOFT_HLUTNM of \reuse_addr_reg_fu_38[1]_i_1__0\ : label is "soft_lutpair142";
  attribute SOFT_HLUTNM of \reuse_reg_fu_42[7]_i_1__0\ : label is "soft_lutpair142";
begin
\ap_CS_fsm[5]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AEAAAEAE"
    )
        port map (
      I0 => Q(0),
      I1 => Q(1),
      I2 => ap_loop_exit_ready_pp0_iter2_reg,
      I3 => grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_123_118_fu_95_ap_start_reg,
      I4 => ap_done_cache,
      O => D(0)
    );
\ap_CS_fsm[6]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AA08"
    )
        port map (
      I0 => Q(1),
      I1 => ap_done_cache,
      I2 => grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_123_118_fu_95_ap_start_reg,
      I3 => ap_loop_exit_ready_pp0_iter2_reg,
      O => D(1)
    );
\ap_done_cache_i_1__25\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"DC"
    )
        port map (
      I0 => grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_123_118_fu_95_ap_start_reg,
      I1 => ap_loop_exit_ready_pp0_iter2_reg,
      I2 => ap_done_cache,
      O => \ap_done_cache_i_1__25_n_0\
    );
ap_done_cache_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_done_cache_i_1__25_n_0\,
      Q => ap_done_cache,
      R => ap_rst_n_inv
    );
\ap_loop_init_int_i_1__25\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF4F"
    )
        port map (
      I0 => grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_123_118_fu_95_ap_start_reg,
      I1 => ap_loop_init_int,
      I2 => ap_rst_n,
      I3 => ap_loop_exit_ready_pp0_iter2_reg,
      O => \ap_loop_init_int_i_1__25_n_0\
    );
ap_loop_init_int_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_loop_init_int_i_1__25_n_0\,
      Q => ap_loop_init_int,
      R => '0'
    );
\idx101_fu_46[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00E6E6E6"
    )
        port map (
      I0 => \idx101_fu_46_reg[0]_1\,
      I1 => ap_enable_reg_pp0_iter1_1,
      I2 => \idx101_fu_46_reg[0]_0\,
      I3 => ap_loop_init_int,
      I4 => grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_123_118_fu_95_ap_start_reg,
      O => \idx101_fu_46_reg[0]\
    );
\idx101_fu_46[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00EAEAEA"
    )
        port map (
      I0 => \idx101_fu_46_reg[0]_0\,
      I1 => \idx101_fu_46_reg[0]_1\,
      I2 => ap_enable_reg_pp0_iter1_1,
      I3 => ap_loop_init_int,
      I4 => grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_123_118_fu_95_ap_start_reg,
      O => \idx101_fu_46_reg[1]\
    );
\reuse_addr_reg_fu_38[0]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE2E2E2"
    )
        port map (
      I0 => reuse_addr_reg_fu_38(0),
      I1 => ap_enable_reg_pp0_iter1_1,
      I2 => \idx101_fu_46_reg[0]_1\,
      I3 => ap_loop_init_int,
      I4 => grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_123_118_fu_95_ap_start_reg,
      O => \reuse_addr_reg_fu_38_reg[0]\
    );
\reuse_addr_reg_fu_38[1]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE2E2E2"
    )
        port map (
      I0 => reuse_addr_reg_fu_38(1),
      I1 => ap_enable_reg_pp0_iter1_1,
      I2 => \idx101_fu_46_reg[0]_0\,
      I3 => ap_loop_init_int,
      I4 => grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_123_118_fu_95_ap_start_reg,
      O => \reuse_addr_reg_fu_38_reg[1]\
    );
\reuse_addr_reg_fu_38[5]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F222"
    )
        port map (
      I0 => reuse_addr_reg_fu_38(2),
      I1 => ap_enable_reg_pp0_iter1_1,
      I2 => ap_loop_init_int,
      I3 => grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_123_118_fu_95_ap_start_reg,
      O => \reuse_addr_reg_fu_38_reg[5]\
    );
\reuse_reg_fu_42[7]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_123_118_fu_95_ap_start_reg,
      I1 => ap_loop_init_int,
      O => SR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_flow_control_loop_pipe_sequential_init_46 is
  port (
    grp_ClefiaEncrypt_1_fu_190_pt_address0 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \src_assign_fu_44_reg[3]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \src_assign_fu_44_reg[2]\ : out STD_LOGIC;
    src_assign_fu_440 : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    add_ln117_fu_88_p2 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    grp_ClefiaEncrypt_1_fu_190_ap_start_reg_reg : out STD_LOGIC;
    \src_assign_fu_44_reg[0]\ : out STD_LOGIC;
    \src_assign_fu_44_reg[1]\ : out STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    \int_pt_shift0_reg[0]\ : in STD_LOGIC;
    ap_done_cache_reg_0 : in STD_LOGIC;
    \zext_ln114_reg_112_reg[2]\ : in STD_LOGIC;
    ap_loop_exit_ready_pp0_iter1_reg_reg : in STD_LOGIC;
    ap_loop_exit_ready_pp0_iter1_reg_reg_0 : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    ap_loop_exit_ready_pp0_iter1_reg : in STD_LOGIC;
    grp_ClefiaEncrypt_1_fu_190_ap_start_reg : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \int_pt_shift0_reg[0]_0\ : in STD_LOGIC;
    \int_pt_shift0_reg[1]\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_flow_control_loop_pipe_sequential_init_46 : entity is "clefia_flow_control_loop_pipe_sequential_init";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_flow_control_loop_pipe_sequential_init_46;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_flow_control_loop_pipe_sequential_init_46 is
  signal ap_done_cache : STD_LOGIC;
  signal \ap_done_cache_i_1__23_n_0\ : STD_LOGIC;
  signal ap_loop_init_int : STD_LOGIC;
  signal \ap_loop_init_int_i_1__23_n_0\ : STD_LOGIC;
  signal \^src_assign_fu_44_reg[2]\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \ap_CS_fsm[2]_i_1__2\ : label is "soft_lutpair137";
  attribute SOFT_HLUTNM of \ap_done_cache_i_1__23\ : label is "soft_lutpair137";
  attribute SOFT_HLUTNM of \ap_loop_init_int_i_1__23\ : label is "soft_lutpair138";
  attribute SOFT_HLUTNM of \int_pt_shift0[0]_i_1\ : label is "soft_lutpair139";
  attribute SOFT_HLUTNM of \int_pt_shift0[1]_i_1\ : label is "soft_lutpair140";
  attribute SOFT_HLUTNM of \src_assign_fu_44[1]_i_1\ : label is "soft_lutpair139";
  attribute SOFT_HLUTNM of \src_assign_fu_44[2]_i_1\ : label is "soft_lutpair136";
  attribute SOFT_HLUTNM of \src_assign_fu_44[3]_i_2\ : label is "soft_lutpair136";
  attribute SOFT_HLUTNM of \zext_ln114_reg_112[0]_i_1\ : label is "soft_lutpair138";
  attribute SOFT_HLUTNM of \zext_ln114_reg_112[1]_i_1\ : label is "soft_lutpair140";
begin
  \src_assign_fu_44_reg[2]\ <= \^src_assign_fu_44_reg[2]\;
\ap_CS_fsm[1]_i_1__19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8888FF8F88888888"
    )
        port map (
      I0 => grp_ClefiaEncrypt_1_fu_190_ap_start_reg,
      I1 => Q(0),
      I2 => ap_done_cache,
      I3 => ap_done_cache_reg_0,
      I4 => ap_loop_exit_ready_pp0_iter1_reg,
      I5 => Q(1),
      O => D(0)
    );
\ap_CS_fsm[2]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8A88"
    )
        port map (
      I0 => Q(1),
      I1 => ap_loop_exit_ready_pp0_iter1_reg,
      I2 => ap_done_cache_reg_0,
      I3 => ap_done_cache,
      O => D(1)
    );
\ap_done_cache_i_1__23\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"DC"
    )
        port map (
      I0 => ap_done_cache_reg_0,
      I1 => ap_loop_exit_ready_pp0_iter1_reg,
      I2 => ap_done_cache,
      O => \ap_done_cache_i_1__23_n_0\
    );
ap_done_cache_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_done_cache_i_1__23_n_0\,
      Q => ap_done_cache,
      R => ap_rst_n_inv
    );
\ap_loop_exit_ready_pp0_iter1_reg_i_1__16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0800000000000000"
    )
        port map (
      I0 => \zext_ln114_reg_112_reg[2]\,
      I1 => ap_loop_exit_ready_pp0_iter1_reg_reg,
      I2 => ap_loop_init_int,
      I3 => ap_done_cache_reg_0,
      I4 => \int_pt_shift0_reg[0]\,
      I5 => ap_loop_exit_ready_pp0_iter1_reg_reg_0,
      O => \^src_assign_fu_44_reg[2]\
    );
\ap_loop_init_int_i_1__23\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF4F"
    )
        port map (
      I0 => ap_done_cache_reg_0,
      I1 => ap_loop_init_int,
      I2 => ap_rst_n,
      I3 => ap_loop_exit_ready_pp0_iter1_reg,
      O => \ap_loop_init_int_i_1__23_n_0\
    );
ap_loop_init_int_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_loop_init_int_i_1__23_n_0\,
      Q => ap_loop_init_int,
      R => '0'
    );
grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_116_1_fu_80_ap_start_reg_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D5C0"
    )
        port map (
      I0 => \^src_assign_fu_44_reg[2]\,
      I1 => grp_ClefiaEncrypt_1_fu_190_ap_start_reg,
      I2 => Q(0),
      I3 => ap_done_cache_reg_0,
      O => grp_ClefiaEncrypt_1_fu_190_ap_start_reg_reg
    );
\int_pt_shift0[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => \int_pt_shift0_reg[0]\,
      I1 => ap_loop_init_int,
      I2 => ap_done_cache_reg_0,
      I3 => \int_pt_shift0_reg[0]_0\,
      O => \src_assign_fu_44_reg[0]\
    );
\int_pt_shift0[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => ap_loop_exit_ready_pp0_iter1_reg_reg,
      I1 => ap_loop_init_int,
      I2 => ap_done_cache_reg_0,
      I3 => \int_pt_shift0_reg[1]\,
      O => \src_assign_fu_44_reg[1]\
    );
\src_assign_fu_44[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => ap_loop_init_int,
      I1 => \int_pt_shift0_reg[0]\,
      O => add_ln117_fu_88_p2(0)
    );
\src_assign_fu_44[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"12"
    )
        port map (
      I0 => ap_loop_exit_ready_pp0_iter1_reg_reg,
      I1 => ap_loop_init_int,
      I2 => \int_pt_shift0_reg[0]\,
      O => add_ln117_fu_88_p2(1)
    );
\src_assign_fu_44[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0708"
    )
        port map (
      I0 => ap_loop_exit_ready_pp0_iter1_reg_reg,
      I1 => \int_pt_shift0_reg[0]\,
      I2 => ap_loop_init_int,
      I3 => \zext_ln114_reg_112_reg[2]\,
      O => add_ln117_fu_88_p2(2)
    );
\src_assign_fu_44[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F700FF00FF00FF00"
    )
        port map (
      I0 => \zext_ln114_reg_112_reg[2]\,
      I1 => ap_loop_exit_ready_pp0_iter1_reg_reg,
      I2 => ap_loop_init_int,
      I3 => ap_done_cache_reg_0,
      I4 => \int_pt_shift0_reg[0]\,
      I5 => ap_loop_exit_ready_pp0_iter1_reg_reg_0,
      O => src_assign_fu_440
    );
\src_assign_fu_44[3]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"060A0A0A"
    )
        port map (
      I0 => ap_loop_exit_ready_pp0_iter1_reg_reg_0,
      I1 => \int_pt_shift0_reg[0]\,
      I2 => ap_loop_init_int,
      I3 => ap_loop_exit_ready_pp0_iter1_reg_reg,
      I4 => \zext_ln114_reg_112_reg[2]\,
      O => add_ln117_fu_88_p2(3)
    );
\zext_ln114_reg_112[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \int_pt_shift0_reg[0]\,
      I1 => ap_loop_init_int,
      I2 => ap_done_cache_reg_0,
      O => grp_ClefiaEncrypt_1_fu_190_pt_address0(0)
    );
\zext_ln114_reg_112[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => ap_loop_exit_ready_pp0_iter1_reg_reg,
      I1 => ap_loop_init_int,
      I2 => ap_done_cache_reg_0,
      O => grp_ClefiaEncrypt_1_fu_190_pt_address0(1)
    );
\zext_ln114_reg_112[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \zext_ln114_reg_112_reg[2]\,
      I1 => ap_loop_init_int,
      I2 => ap_done_cache_reg_0,
      O => \src_assign_fu_44_reg[3]\(0)
    );
\zext_ln114_reg_112[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => ap_loop_exit_ready_pp0_iter1_reg_reg_0,
      I1 => ap_loop_init_int,
      I2 => ap_done_cache_reg_0,
      O => \src_assign_fu_44_reg[3]\(1)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_flow_control_loop_pipe_sequential_init_47 is
  port (
    rout_address0 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_116_121_fu_127_rout_address0 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \dst_assign_30_fu_44_reg[2]\ : out STD_LOGIC;
    dst_assign_30_fu_440 : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    add_ln117_fu_88_p2 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \ap_CS_fsm_reg[12]\ : out STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    \zext_ln114_reg_112_reg[0]\ : in STD_LOGIC;
    grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_116_121_fu_127_ap_start_reg : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_116_120_fu_121_rout_address0 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \zext_ln114_reg_112_reg[2]\ : in STD_LOGIC;
    ap_loop_exit_ready_pp0_iter1_reg_reg : in STD_LOGIC;
    ap_loop_exit_ready_pp0_iter1_reg_reg_0 : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    ap_loop_exit_ready_pp0_iter1_reg : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_flow_control_loop_pipe_sequential_init_47 : entity is "clefia_flow_control_loop_pipe_sequential_init";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_flow_control_loop_pipe_sequential_init_47;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_flow_control_loop_pipe_sequential_init_47 is
  signal ap_done_cache : STD_LOGIC;
  signal \ap_done_cache_i_1__29_n_0\ : STD_LOGIC;
  signal ap_loop_init_int : STD_LOGIC;
  signal \ap_loop_init_int_i_1__29_n_0\ : STD_LOGIC;
  signal \^dst_assign_30_fu_44_reg[2]\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \ap_CS_fsm[13]_i_1__1\ : label is "soft_lutpair130";
  attribute SOFT_HLUTNM of \ap_CS_fsm[14]_i_1__1\ : label is "soft_lutpair130";
  attribute SOFT_HLUTNM of \ap_loop_init_int_i_1__29\ : label is "soft_lutpair132";
  attribute SOFT_HLUTNM of \dst_assign_30_fu_44[0]_i_1\ : label is "soft_lutpair135";
  attribute SOFT_HLUTNM of \dst_assign_30_fu_44[1]_i_1\ : label is "soft_lutpair135";
  attribute SOFT_HLUTNM of \dst_assign_30_fu_44[2]_i_1\ : label is "soft_lutpair131";
  attribute SOFT_HLUTNM of \dst_assign_30_fu_44[3]_i_2\ : label is "soft_lutpair131";
  attribute SOFT_HLUTNM of grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_116_121_fu_127_ap_start_reg_i_1 : label is "soft_lutpair133";
  attribute SOFT_HLUTNM of \zext_ln114_reg_112[0]_i_1__0\ : label is "soft_lutpair132";
  attribute SOFT_HLUTNM of \zext_ln114_reg_112[1]_i_1__0\ : label is "soft_lutpair134";
  attribute SOFT_HLUTNM of \zext_ln114_reg_112[2]_i_1__0\ : label is "soft_lutpair133";
  attribute SOFT_HLUTNM of \zext_ln114_reg_112[3]_i_1__0\ : label is "soft_lutpair134";
begin
  \dst_assign_30_fu_44_reg[2]\ <= \^dst_assign_30_fu_44_reg[2]\;
\ap_CS_fsm[13]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AEAAAEAE"
    )
        port map (
      I0 => Q(0),
      I1 => Q(1),
      I2 => ap_loop_exit_ready_pp0_iter1_reg,
      I3 => grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_116_121_fu_127_ap_start_reg,
      I4 => ap_done_cache,
      O => D(0)
    );
\ap_CS_fsm[14]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AA08"
    )
        port map (
      I0 => Q(1),
      I1 => ap_done_cache,
      I2 => grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_116_121_fu_127_ap_start_reg,
      I3 => ap_loop_exit_ready_pp0_iter1_reg,
      O => D(1)
    );
\ap_done_cache_i_1__29\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"DC"
    )
        port map (
      I0 => grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_116_121_fu_127_ap_start_reg,
      I1 => ap_loop_exit_ready_pp0_iter1_reg,
      I2 => ap_done_cache,
      O => \ap_done_cache_i_1__29_n_0\
    );
ap_done_cache_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_done_cache_i_1__29_n_0\,
      Q => ap_done_cache,
      R => ap_rst_n_inv
    );
\ap_loop_exit_ready_pp0_iter1_reg_i_1__19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0800000000000000"
    )
        port map (
      I0 => \zext_ln114_reg_112_reg[2]\,
      I1 => ap_loop_exit_ready_pp0_iter1_reg_reg_0,
      I2 => ap_loop_init_int,
      I3 => grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_116_121_fu_127_ap_start_reg,
      I4 => \zext_ln114_reg_112_reg[0]\,
      I5 => ap_loop_exit_ready_pp0_iter1_reg_reg,
      O => \^dst_assign_30_fu_44_reg[2]\
    );
\ap_loop_init_int_i_1__29\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF4F"
    )
        port map (
      I0 => grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_116_121_fu_127_ap_start_reg,
      I1 => ap_loop_init_int,
      I2 => ap_rst_n,
      I3 => ap_loop_exit_ready_pp0_iter1_reg,
      O => \ap_loop_init_int_i_1__29_n_0\
    );
ap_loop_init_int_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_loop_init_int_i_1__29_n_0\,
      Q => ap_loop_init_int,
      R => '0'
    );
\dst_assign_30_fu_44[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => ap_loop_init_int,
      I1 => \zext_ln114_reg_112_reg[0]\,
      O => add_ln117_fu_88_p2(0)
    );
\dst_assign_30_fu_44[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"12"
    )
        port map (
      I0 => ap_loop_exit_ready_pp0_iter1_reg_reg_0,
      I1 => ap_loop_init_int,
      I2 => \zext_ln114_reg_112_reg[0]\,
      O => add_ln117_fu_88_p2(1)
    );
\dst_assign_30_fu_44[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0708"
    )
        port map (
      I0 => ap_loop_exit_ready_pp0_iter1_reg_reg_0,
      I1 => \zext_ln114_reg_112_reg[0]\,
      I2 => ap_loop_init_int,
      I3 => \zext_ln114_reg_112_reg[2]\,
      O => add_ln117_fu_88_p2(2)
    );
\dst_assign_30_fu_44[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F700FF00FF00FF00"
    )
        port map (
      I0 => \zext_ln114_reg_112_reg[2]\,
      I1 => ap_loop_exit_ready_pp0_iter1_reg_reg_0,
      I2 => ap_loop_init_int,
      I3 => grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_116_121_fu_127_ap_start_reg,
      I4 => \zext_ln114_reg_112_reg[0]\,
      I5 => ap_loop_exit_ready_pp0_iter1_reg_reg,
      O => dst_assign_30_fu_440
    );
\dst_assign_30_fu_44[3]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"060A0A0A"
    )
        port map (
      I0 => ap_loop_exit_ready_pp0_iter1_reg_reg,
      I1 => \zext_ln114_reg_112_reg[0]\,
      I2 => ap_loop_init_int,
      I3 => ap_loop_exit_ready_pp0_iter1_reg_reg_0,
      I4 => \zext_ln114_reg_112_reg[2]\,
      O => add_ln117_fu_88_p2(3)
    );
grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_116_121_fu_127_ap_start_reg_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => Q(0),
      I1 => \^dst_assign_30_fu_44_reg[2]\,
      I2 => grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_116_121_fu_127_ap_start_reg,
      O => \ap_CS_fsm_reg[12]\
    );
ram_reg_0_15_0_0_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2AFF2A00"
    )
        port map (
      I0 => \zext_ln114_reg_112_reg[0]\,
      I1 => ap_loop_init_int,
      I2 => grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_116_121_fu_127_ap_start_reg,
      I3 => Q(1),
      I4 => grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_116_120_fu_121_rout_address0(0),
      O => rout_address0(0)
    );
\ram_reg_0_15_0_0_i_3__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2AFF2A00"
    )
        port map (
      I0 => ap_loop_exit_ready_pp0_iter1_reg_reg_0,
      I1 => ap_loop_init_int,
      I2 => grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_116_121_fu_127_ap_start_reg,
      I3 => Q(1),
      I4 => grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_116_120_fu_121_rout_address0(1),
      O => rout_address0(1)
    );
\ram_reg_0_15_0_0_i_4__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2AFF2A00"
    )
        port map (
      I0 => \zext_ln114_reg_112_reg[2]\,
      I1 => ap_loop_init_int,
      I2 => grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_116_121_fu_127_ap_start_reg,
      I3 => Q(1),
      I4 => grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_116_120_fu_121_rout_address0(2),
      O => rout_address0(2)
    );
\ram_reg_0_15_0_0_i_5__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2AFF2A00"
    )
        port map (
      I0 => ap_loop_exit_ready_pp0_iter1_reg_reg,
      I1 => ap_loop_init_int,
      I2 => grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_116_121_fu_127_ap_start_reg,
      I3 => Q(1),
      I4 => grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_116_120_fu_121_rout_address0(3),
      O => rout_address0(3)
    );
\zext_ln114_reg_112[0]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \zext_ln114_reg_112_reg[0]\,
      I1 => ap_loop_init_int,
      I2 => grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_116_121_fu_127_ap_start_reg,
      O => grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_116_121_fu_127_rout_address0(0)
    );
\zext_ln114_reg_112[1]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => ap_loop_exit_ready_pp0_iter1_reg_reg_0,
      I1 => ap_loop_init_int,
      I2 => grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_116_121_fu_127_ap_start_reg,
      O => grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_116_121_fu_127_rout_address0(1)
    );
\zext_ln114_reg_112[2]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \zext_ln114_reg_112_reg[2]\,
      I1 => ap_loop_init_int,
      I2 => grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_116_121_fu_127_ap_start_reg,
      O => grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_116_121_fu_127_rout_address0(2)
    );
\zext_ln114_reg_112[3]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => ap_loop_exit_ready_pp0_iter1_reg_reg,
      I1 => ap_loop_init_int,
      I2 => grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_116_121_fu_127_ap_start_reg,
      O => grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_116_121_fu_127_rout_address0(3)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_flow_control_loop_pipe_sequential_init_48 is
  port (
    ADDRBWRADDR : out STD_LOGIC_VECTOR ( 3 downto 0 );
    grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_116_120_fu_121_fout_address0 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \idx119_fu_30_reg[2]\ : out STD_LOGIC;
    idx119_fu_300 : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    add_ln117_fu_74_p2 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \ap_CS_fsm_reg[10]\ : out STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    ram_reg : in STD_LOGIC;
    grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_116_120_fu_121_ap_start_reg : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ADDRARDADDR : in STD_LOGIC_VECTOR ( 2 downto 0 );
    ram_reg_0 : in STD_LOGIC;
    ram_reg_1 : in STD_LOGIC;
    ram_reg_2 : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    ap_loop_exit_ready_pp0_iter1_reg : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_flow_control_loop_pipe_sequential_init_48 : entity is "clefia_flow_control_loop_pipe_sequential_init";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_flow_control_loop_pipe_sequential_init_48;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_flow_control_loop_pipe_sequential_init_48 is
  signal ap_done_cache : STD_LOGIC;
  signal \ap_done_cache_i_1__28_n_0\ : STD_LOGIC;
  signal ap_loop_init_int : STD_LOGIC;
  signal \ap_loop_init_int_i_1__28_n_0\ : STD_LOGIC;
  signal \^idx119_fu_30_reg[2]\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \ap_CS_fsm[11]_i_1__1\ : label is "soft_lutpair124";
  attribute SOFT_HLUTNM of \ap_CS_fsm[12]_i_1__1\ : label is "soft_lutpair124";
  attribute SOFT_HLUTNM of \ap_loop_init_int_i_1__28\ : label is "soft_lutpair126";
  attribute SOFT_HLUTNM of grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_116_120_fu_121_ap_start_reg_i_1 : label is "soft_lutpair127";
  attribute SOFT_HLUTNM of \idx119_fu_30[0]_i_1\ : label is "soft_lutpair129";
  attribute SOFT_HLUTNM of \idx119_fu_30[1]_i_1\ : label is "soft_lutpair129";
  attribute SOFT_HLUTNM of \idx119_fu_30[2]_i_1\ : label is "soft_lutpair125";
  attribute SOFT_HLUTNM of \idx119_fu_30[3]_i_2\ : label is "soft_lutpair125";
  attribute SOFT_HLUTNM of \zext_ln114_7_reg_98[0]_i_1\ : label is "soft_lutpair126";
  attribute SOFT_HLUTNM of \zext_ln114_7_reg_98[1]_i_1\ : label is "soft_lutpair128";
  attribute SOFT_HLUTNM of \zext_ln114_7_reg_98[2]_i_1\ : label is "soft_lutpair127";
  attribute SOFT_HLUTNM of \zext_ln114_7_reg_98[3]_i_1\ : label is "soft_lutpair128";
begin
  \idx119_fu_30_reg[2]\ <= \^idx119_fu_30_reg[2]\;
\ap_CS_fsm[11]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AEAAAEAE"
    )
        port map (
      I0 => Q(0),
      I1 => Q(1),
      I2 => ap_loop_exit_ready_pp0_iter1_reg,
      I3 => grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_116_120_fu_121_ap_start_reg,
      I4 => ap_done_cache,
      O => D(0)
    );
\ap_CS_fsm[12]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AA08"
    )
        port map (
      I0 => Q(1),
      I1 => ap_done_cache,
      I2 => grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_116_120_fu_121_ap_start_reg,
      I3 => ap_loop_exit_ready_pp0_iter1_reg,
      O => D(1)
    );
\ap_done_cache_i_1__28\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"DC"
    )
        port map (
      I0 => grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_116_120_fu_121_ap_start_reg,
      I1 => ap_loop_exit_ready_pp0_iter1_reg,
      I2 => ap_done_cache,
      O => \ap_done_cache_i_1__28_n_0\
    );
ap_done_cache_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_done_cache_i_1__28_n_0\,
      Q => ap_done_cache,
      R => ap_rst_n_inv
    );
\ap_loop_exit_ready_pp0_iter1_reg_i_1__18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0800000000000000"
    )
        port map (
      I0 => ram_reg_1,
      I1 => ram_reg,
      I2 => ap_loop_init_int,
      I3 => grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_116_120_fu_121_ap_start_reg,
      I4 => ram_reg_2,
      I5 => ram_reg_0,
      O => \^idx119_fu_30_reg[2]\
    );
\ap_loop_init_int_i_1__28\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF4F"
    )
        port map (
      I0 => grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_116_120_fu_121_ap_start_reg,
      I1 => ap_loop_init_int,
      I2 => ap_rst_n,
      I3 => ap_loop_exit_ready_pp0_iter1_reg,
      O => \ap_loop_init_int_i_1__28_n_0\
    );
ap_loop_init_int_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_loop_init_int_i_1__28_n_0\,
      Q => ap_loop_init_int,
      R => '0'
    );
grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_116_120_fu_121_ap_start_reg_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => Q(0),
      I1 => \^idx119_fu_30_reg[2]\,
      I2 => grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_116_120_fu_121_ap_start_reg,
      O => \ap_CS_fsm_reg[10]\
    );
\idx119_fu_30[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => ap_loop_init_int,
      I1 => ram_reg_2,
      O => add_ln117_fu_74_p2(0)
    );
\idx119_fu_30[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"12"
    )
        port map (
      I0 => ram_reg,
      I1 => ap_loop_init_int,
      I2 => ram_reg_2,
      O => add_ln117_fu_74_p2(1)
    );
\idx119_fu_30[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0708"
    )
        port map (
      I0 => ram_reg,
      I1 => ram_reg_2,
      I2 => ap_loop_init_int,
      I3 => ram_reg_1,
      O => add_ln117_fu_74_p2(2)
    );
\idx119_fu_30[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F700FF00FF00FF00"
    )
        port map (
      I0 => ram_reg_1,
      I1 => ram_reg,
      I2 => ap_loop_init_int,
      I3 => grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_116_120_fu_121_ap_start_reg,
      I4 => ram_reg_2,
      I5 => ram_reg_0,
      O => idx119_fu_300
    );
\idx119_fu_30[3]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"060A0A0A"
    )
        port map (
      I0 => ram_reg_0,
      I1 => ram_reg_2,
      I2 => ap_loop_init_int,
      I3 => ram_reg,
      I4 => ram_reg_1,
      O => add_ln117_fu_74_p2(3)
    );
\ram_reg_i_6__8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2AFF2A00"
    )
        port map (
      I0 => ram_reg_0,
      I1 => ap_loop_init_int,
      I2 => grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_116_120_fu_121_ap_start_reg,
      I3 => Q(1),
      I4 => ADDRARDADDR(2),
      O => ADDRBWRADDR(3)
    );
\ram_reg_i_7__8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2AFF2A00"
    )
        port map (
      I0 => ram_reg_1,
      I1 => ap_loop_init_int,
      I2 => grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_116_120_fu_121_ap_start_reg,
      I3 => Q(1),
      I4 => ADDRARDADDR(1),
      O => ADDRBWRADDR(2)
    );
\ram_reg_i_8__7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2AFF2A00"
    )
        port map (
      I0 => ram_reg,
      I1 => ap_loop_init_int,
      I2 => grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_116_120_fu_121_ap_start_reg,
      I3 => Q(1),
      I4 => ADDRARDADDR(0),
      O => ADDRBWRADDR(1)
    );
\ram_reg_i_9__10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"70FF"
    )
        port map (
      I0 => grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_116_120_fu_121_ap_start_reg,
      I1 => ap_loop_init_int,
      I2 => ram_reg_2,
      I3 => Q(1),
      O => ADDRBWRADDR(0)
    );
\zext_ln114_7_reg_98[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => ram_reg_2,
      I1 => ap_loop_init_int,
      I2 => grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_116_120_fu_121_ap_start_reg,
      O => grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_116_120_fu_121_fout_address0(0)
    );
\zext_ln114_7_reg_98[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => ram_reg,
      I1 => ap_loop_init_int,
      I2 => grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_116_120_fu_121_ap_start_reg,
      O => grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_116_120_fu_121_fout_address0(1)
    );
\zext_ln114_7_reg_98[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => ram_reg_1,
      I1 => ap_loop_init_int,
      I2 => grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_116_120_fu_121_ap_start_reg,
      O => grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_116_120_fu_121_fout_address0(2)
    );
\zext_ln114_7_reg_98[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => ram_reg_0,
      I1 => ap_loop_init_int,
      I2 => grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_116_120_fu_121_ap_start_reg,
      O => grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_116_120_fu_121_fout_address0(3)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_flow_control_loop_pipe_sequential_init_49 is
  port (
    rin_address0 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_116_119_fu_102_rin_address0 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \idx105_fu_30_reg[2]\ : out STD_LOGIC;
    idx105_fu_300 : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 2 downto 0 );
    add_ln117_fu_74_p2 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \ap_CS_fsm_reg[6]\ : out STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    \zext_ln114_reg_98_reg[0]\ : in STD_LOGIC;
    grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_116_119_fu_102_ap_start_reg : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \q1_reg[7]\ : in STD_LOGIC;
    \zext_ln114_reg_98_reg[2]\ : in STD_LOGIC;
    grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_116_1_fu_80_rin_address0 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ap_loop_exit_ready_pp0_iter1_reg_reg : in STD_LOGIC;
    ap_loop_exit_ready_pp0_iter1_reg_reg_0 : in STD_LOGIC;
    \q1_reg[7]_0\ : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    ap_loop_exit_ready_pp0_iter1_reg : in STD_LOGIC;
    icmp_ln193_fu_152_p2 : in STD_LOGIC;
    \ap_CS_fsm_reg[9]\ : in STD_LOGIC;
    \ap_CS_fsm_reg[9]_0\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_flow_control_loop_pipe_sequential_init_49 : entity is "clefia_flow_control_loop_pipe_sequential_init";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_flow_control_loop_pipe_sequential_init_49;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_flow_control_loop_pipe_sequential_init_49 is
  signal \ap_CS_fsm[9]_i_3__2_n_0\ : STD_LOGIC;
  signal ap_done_cache : STD_LOGIC;
  signal \ap_done_cache_i_1__26_n_0\ : STD_LOGIC;
  signal ap_loop_init_int : STD_LOGIC;
  signal \ap_loop_init_int_i_1__26_n_0\ : STD_LOGIC;
  signal \^grp_clefiaencrypt_1_pipeline_vitis_loop_116_119_fu_102_rin_address0\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^idx105_fu_30_reg[2]\ : STD_LOGIC;
  signal ram_reg_0_15_0_0_i_13_n_0 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \ap_CS_fsm[7]_i_1__2\ : label is "soft_lutpair118";
  attribute SOFT_HLUTNM of \ap_CS_fsm[8]_i_1__3\ : label is "soft_lutpair117";
  attribute SOFT_HLUTNM of \ap_CS_fsm[9]_i_3__2\ : label is "soft_lutpair117";
  attribute SOFT_HLUTNM of \ap_done_cache_i_1__26\ : label is "soft_lutpair118";
  attribute SOFT_HLUTNM of \ap_loop_init_int_i_1__26\ : label is "soft_lutpair120";
  attribute SOFT_HLUTNM of grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_116_119_fu_102_ap_start_reg_i_1 : label is "soft_lutpair121";
  attribute SOFT_HLUTNM of \idx105_fu_30[1]_i_1\ : label is "soft_lutpair122";
  attribute SOFT_HLUTNM of \idx105_fu_30[2]_i_1\ : label is "soft_lutpair119";
  attribute SOFT_HLUTNM of \idx105_fu_30[3]_i_2\ : label is "soft_lutpair119";
  attribute SOFT_HLUTNM of ram_reg_0_15_0_0_i_13 : label is "soft_lutpair121";
  attribute SOFT_HLUTNM of \zext_ln114_reg_98[0]_i_1__5\ : label is "soft_lutpair122";
  attribute SOFT_HLUTNM of \zext_ln114_reg_98[1]_i_1__5\ : label is "soft_lutpair123";
  attribute SOFT_HLUTNM of \zext_ln114_reg_98[2]_i_1__5\ : label is "soft_lutpair123";
  attribute SOFT_HLUTNM of \zext_ln114_reg_98[3]_i_1__5\ : label is "soft_lutpair120";
begin
  grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_116_119_fu_102_rin_address0(3 downto 0) <= \^grp_clefiaencrypt_1_pipeline_vitis_loop_116_119_fu_102_rin_address0\(3 downto 0);
  \idx105_fu_30_reg[2]\ <= \^idx105_fu_30_reg[2]\;
\ap_CS_fsm[7]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAFBAAAA"
    )
        port map (
      I0 => Q(2),
      I1 => ap_done_cache,
      I2 => grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_116_119_fu_102_ap_start_reg,
      I3 => ap_loop_exit_ready_pp0_iter1_reg,
      I4 => Q(3),
      O => D(0)
    );
\ap_CS_fsm[8]_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000F200"
    )
        port map (
      I0 => ap_done_cache,
      I1 => grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_116_119_fu_102_ap_start_reg,
      I2 => ap_loop_exit_ready_pp0_iter1_reg,
      I3 => Q(3),
      I4 => icmp_ln193_fu_152_p2,
      O => D(1)
    );
\ap_CS_fsm[9]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF88888F88"
    )
        port map (
      I0 => icmp_ln193_fu_152_p2,
      I1 => \ap_CS_fsm[9]_i_3__2_n_0\,
      I2 => \ap_CS_fsm_reg[9]\,
      I3 => Q(5),
      I4 => \ap_CS_fsm_reg[9]_0\,
      I5 => Q(4),
      O => D(2)
    );
\ap_CS_fsm[9]_i_3__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8A88"
    )
        port map (
      I0 => Q(3),
      I1 => ap_loop_exit_ready_pp0_iter1_reg,
      I2 => grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_116_119_fu_102_ap_start_reg,
      I3 => ap_done_cache,
      O => \ap_CS_fsm[9]_i_3__2_n_0\
    );
\ap_done_cache_i_1__26\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"DC"
    )
        port map (
      I0 => grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_116_119_fu_102_ap_start_reg,
      I1 => ap_loop_exit_ready_pp0_iter1_reg,
      I2 => ap_done_cache,
      O => \ap_done_cache_i_1__26_n_0\
    );
ap_done_cache_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_done_cache_i_1__26_n_0\,
      Q => ap_done_cache,
      R => ap_rst_n_inv
    );
\ap_loop_exit_ready_pp0_iter1_reg_i_1__17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0800000000000000"
    )
        port map (
      I0 => \zext_ln114_reg_98_reg[2]\,
      I1 => ap_loop_exit_ready_pp0_iter1_reg_reg,
      I2 => ap_loop_init_int,
      I3 => grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_116_119_fu_102_ap_start_reg,
      I4 => \zext_ln114_reg_98_reg[0]\,
      I5 => ap_loop_exit_ready_pp0_iter1_reg_reg_0,
      O => \^idx105_fu_30_reg[2]\
    );
\ap_loop_init_int_i_1__26\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF4F"
    )
        port map (
      I0 => grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_116_119_fu_102_ap_start_reg,
      I1 => ap_loop_init_int,
      I2 => ap_rst_n,
      I3 => ap_loop_exit_ready_pp0_iter1_reg,
      O => \ap_loop_init_int_i_1__26_n_0\
    );
ap_loop_init_int_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_loop_init_int_i_1__26_n_0\,
      Q => ap_loop_init_int,
      R => '0'
    );
grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_116_119_fu_102_ap_start_reg_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => Q(2),
      I1 => \^idx105_fu_30_reg[2]\,
      I2 => grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_116_119_fu_102_ap_start_reg,
      O => \ap_CS_fsm_reg[6]\
    );
\idx105_fu_30[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => ap_loop_init_int,
      I1 => \zext_ln114_reg_98_reg[0]\,
      O => add_ln117_fu_74_p2(0)
    );
\idx105_fu_30[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"12"
    )
        port map (
      I0 => ap_loop_exit_ready_pp0_iter1_reg_reg,
      I1 => ap_loop_init_int,
      I2 => \zext_ln114_reg_98_reg[0]\,
      O => add_ln117_fu_74_p2(1)
    );
\idx105_fu_30[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0708"
    )
        port map (
      I0 => ap_loop_exit_ready_pp0_iter1_reg_reg,
      I1 => \zext_ln114_reg_98_reg[0]\,
      I2 => ap_loop_init_int,
      I3 => \zext_ln114_reg_98_reg[2]\,
      O => add_ln117_fu_74_p2(2)
    );
\idx105_fu_30[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F700FF00FF00FF00"
    )
        port map (
      I0 => \zext_ln114_reg_98_reg[2]\,
      I1 => ap_loop_exit_ready_pp0_iter1_reg_reg,
      I2 => ap_loop_init_int,
      I3 => grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_116_119_fu_102_ap_start_reg,
      I4 => \zext_ln114_reg_98_reg[0]\,
      I5 => ap_loop_exit_ready_pp0_iter1_reg_reg_0,
      O => idx105_fu_300
    );
\idx105_fu_30[3]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"060A0A0A"
    )
        port map (
      I0 => ap_loop_exit_ready_pp0_iter1_reg_reg_0,
      I1 => \zext_ln114_reg_98_reg[0]\,
      I2 => ap_loop_init_int,
      I3 => ap_loop_exit_ready_pp0_iter1_reg_reg,
      I4 => \zext_ln114_reg_98_reg[2]\,
      O => add_ln117_fu_74_p2(3)
    );
ram_reg_0_15_0_0_i_13: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_116_119_fu_102_ap_start_reg,
      I1 => ap_loop_init_int,
      O => ram_reg_0_15_0_0_i_13_n_0
    );
ram_reg_0_15_0_0_i_3: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2AFF2A00"
    )
        port map (
      I0 => \zext_ln114_reg_98_reg[0]\,
      I1 => ap_loop_init_int,
      I2 => grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_116_119_fu_102_ap_start_reg,
      I3 => Q(3),
      I4 => \q1_reg[7]\,
      O => rin_address0(0)
    );
ram_reg_0_15_0_0_i_4: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2AFF2A00"
    )
        port map (
      I0 => ap_loop_exit_ready_pp0_iter1_reg_reg,
      I1 => ap_loop_init_int,
      I2 => grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_116_119_fu_102_ap_start_reg,
      I3 => Q(3),
      I4 => \q1_reg[7]_0\,
      O => rin_address0(1)
    );
ram_reg_0_15_0_0_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2F2F2F2F2F2F2F20"
    )
        port map (
      I0 => \zext_ln114_reg_98_reg[2]\,
      I1 => ram_reg_0_15_0_0_i_13_n_0,
      I2 => Q(3),
      I3 => Q(1),
      I4 => grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_116_1_fu_80_rin_address0(0),
      I5 => Q(0),
      O => rin_address0(2)
    );
ram_reg_0_15_0_0_i_6: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB8B8"
    )
        port map (
      I0 => \^grp_clefiaencrypt_1_pipeline_vitis_loop_116_119_fu_102_rin_address0\(3),
      I1 => Q(3),
      I2 => Q(1),
      I3 => Q(0),
      I4 => grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_116_1_fu_80_rin_address0(1),
      O => rin_address0(3)
    );
\zext_ln114_reg_98[0]_i_1__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \zext_ln114_reg_98_reg[0]\,
      I1 => ap_loop_init_int,
      I2 => grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_116_119_fu_102_ap_start_reg,
      O => \^grp_clefiaencrypt_1_pipeline_vitis_loop_116_119_fu_102_rin_address0\(0)
    );
\zext_ln114_reg_98[1]_i_1__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => ap_loop_exit_ready_pp0_iter1_reg_reg,
      I1 => ap_loop_init_int,
      I2 => grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_116_119_fu_102_ap_start_reg,
      O => \^grp_clefiaencrypt_1_pipeline_vitis_loop_116_119_fu_102_rin_address0\(1)
    );
\zext_ln114_reg_98[2]_i_1__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \zext_ln114_reg_98_reg[2]\,
      I1 => ap_loop_init_int,
      I2 => grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_116_119_fu_102_ap_start_reg,
      O => \^grp_clefiaencrypt_1_pipeline_vitis_loop_116_119_fu_102_rin_address0\(2)
    );
\zext_ln114_reg_98[3]_i_1__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => ap_loop_exit_ready_pp0_iter1_reg_reg_0,
      I1 => ap_loop_init_int,
      I2 => grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_116_119_fu_102_ap_start_reg,
      O => \^grp_clefiaencrypt_1_pipeline_vitis_loop_116_119_fu_102_rin_address0\(3)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_flow_control_loop_pipe_sequential_init_5 is
  port (
    \ap_CS_fsm_reg[8]\ : out STD_LOGIC;
    \ap_CS_fsm_reg[13]\ : out STD_LOGIC;
    ap_sig_allocacmp_idx_i44_load : out STD_LOGIC_VECTOR ( 0 to 0 );
    D : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \idx_i44_fu_34_reg[3]\ : out STD_LOGIC;
    \idx_i44_fu_34_reg[1]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_17_fu_148_ap_ready : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    idx_i44_fu_340 : out STD_LOGIC;
    \idx_i44_fu_34_reg[4]\ : out STD_LOGIC;
    grp_ClefiaDoubleSwap_1_fu_157_ap_start_reg0 : out STD_LOGIC;
    ap_done_cache_reg_0 : out STD_LOGIC;
    \idx_i44_fu_34_reg[3]_0\ : out STD_LOGIC;
    \idx_i44_fu_34_reg[2]\ : out STD_LOGIC;
    \idx_i44_fu_34_reg[0]\ : out STD_LOGIC;
    S : out STD_LOGIC_VECTOR ( 0 to 0 );
    ap_done_cache_reg_1 : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_17_fu_148_ap_start_reg : in STD_LOGIC;
    ap_loop_exit_ready_pp0_iter1_reg : in STD_LOGIC;
    grp_ClefiaDoubleSwap_1_fu_157_ap_start_reg_reg : in STD_LOGIC_VECTOR ( 2 downto 0 );
    grp_ClefiaKeySet192_fu_162_rk_address1 : in STD_LOGIC_VECTOR ( 0 to 0 );
    ram_reg : in STD_LOGIC_VECTOR ( 0 to 0 );
    ram_reg_0 : in STD_LOGIC;
    ram_reg_1 : in STD_LOGIC;
    \rk_addr_reg_147_reg[7]\ : in STD_LOGIC;
    \rk_addr_reg_147_reg[7]_0\ : in STD_LOGIC;
    \rk_addr_reg_147_reg[7]_1\ : in STD_LOGIC;
    \rk_addr_reg_147_reg[7]_2\ : in STD_LOGIC;
    \rk_addr_reg_147_reg[7]_3\ : in STD_LOGIC;
    grp_ClefiaDoubleSwap_1_fu_157_ap_start_reg_reg_0 : in STD_LOGIC;
    trunc_ln374_reg_287 : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_flow_control_loop_pipe_sequential_init_5 : entity is "clefia_flow_control_loop_pipe_sequential_init";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_flow_control_loop_pipe_sequential_init_5;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_flow_control_loop_pipe_sequential_init_5 is
  signal ap_done_cache : STD_LOGIC;
  signal \ap_done_cache_i_1__6_n_0\ : STD_LOGIC;
  signal \^ap_done_cache_reg_0\ : STD_LOGIC;
  signal ap_loop_init_int : STD_LOGIC;
  signal \ap_loop_init_int_i_1__6_n_0\ : STD_LOGIC;
  signal \^ap_sig_allocacmp_idx_i44_load\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \idx_i44_fu_34[4]_i_3_n_0\ : STD_LOGIC;
  signal \idx_i44_fu_34[4]_i_4_n_0\ : STD_LOGIC;
  signal \^idx_i44_fu_34_reg[1]\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \^idx_i44_fu_34_reg[3]\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \ap_CS_fsm[9]_i_3\ : label is "soft_lutpair566";
  attribute SOFT_HLUTNM of \ap_done_cache_i_1__6\ : label is "soft_lutpair566";
  attribute SOFT_HLUTNM of \ap_loop_init_int_i_1__6\ : label is "soft_lutpair569";
  attribute SOFT_HLUTNM of \g0_b0__1\ : label is "soft_lutpair568";
  attribute SOFT_HLUTNM of \g0_b1__1\ : label is "soft_lutpair568";
  attribute SOFT_HLUTNM of \g0_b2__1\ : label is "soft_lutpair567";
  attribute SOFT_HLUTNM of \g0_b3__1\ : label is "soft_lutpair567";
  attribute SOFT_HLUTNM of grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_17_fu_148_ap_start_reg_i_1 : label is "soft_lutpair572";
  attribute SOFT_HLUTNM of \idx_i44_fu_34[1]_i_1\ : label is "soft_lutpair570";
  attribute SOFT_HLUTNM of \idx_i44_fu_34[2]_i_1\ : label is "soft_lutpair565";
  attribute SOFT_HLUTNM of \idx_i44_fu_34[3]_i_1\ : label is "soft_lutpair565";
  attribute SOFT_HLUTNM of \idx_i44_fu_34[4]_i_1\ : label is "soft_lutpair572";
  attribute SOFT_HLUTNM of \idx_i44_fu_34[4]_i_4\ : label is "soft_lutpair571";
  attribute SOFT_HLUTNM of \rk_addr_reg_147[0]_i_1\ : label is "soft_lutpair569";
  attribute SOFT_HLUTNM of \rk_addr_reg_147[1]_i_1\ : label is "soft_lutpair570";
  attribute SOFT_HLUTNM of \rk_addr_reg_147[2]_i_1\ : label is "soft_lutpair571";
begin
  ap_done_cache_reg_0 <= \^ap_done_cache_reg_0\;
  ap_sig_allocacmp_idx_i44_load(0) <= \^ap_sig_allocacmp_idx_i44_load\(0);
  \idx_i44_fu_34_reg[1]\(1 downto 0) <= \^idx_i44_fu_34_reg[1]\(1 downto 0);
  \idx_i44_fu_34_reg[3]\ <= \^idx_i44_fu_34_reg[3]\;
add_ln121_fu_109_p2_carry_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"95AA"
    )
        port map (
      I0 => Q(0),
      I1 => grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_17_fu_148_ap_start_reg,
      I2 => ap_loop_init_int,
      I3 => \rk_addr_reg_147_reg[7]\,
      O => S(0)
    );
\ap_CS_fsm[10]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => \^ap_done_cache_reg_0\,
      I1 => grp_ClefiaDoubleSwap_1_fu_157_ap_start_reg_reg(1),
      I2 => grp_ClefiaDoubleSwap_1_fu_157_ap_start_reg_reg_0,
      I3 => grp_ClefiaDoubleSwap_1_fu_157_ap_start_reg_reg(2),
      O => grp_ClefiaDoubleSwap_1_fu_157_ap_start_reg0
    );
\ap_CS_fsm[9]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00D0"
    )
        port map (
      I0 => ap_done_cache,
      I1 => grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_17_fu_148_ap_start_reg,
      I2 => trunc_ln374_reg_287,
      I3 => ap_loop_exit_ready_pp0_iter1_reg,
      O => \^ap_done_cache_reg_0\
    );
\ap_done_cache_i_1__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"DC"
    )
        port map (
      I0 => grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_17_fu_148_ap_start_reg,
      I1 => ap_loop_exit_ready_pp0_iter1_reg,
      I2 => ap_done_cache,
      O => \ap_done_cache_i_1__6_n_0\
    );
ap_done_cache_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_done_cache_i_1__6_n_0\,
      Q => ap_done_cache,
      R => ap_done_cache_reg_1
    );
\ap_loop_exit_ready_pp0_iter1_reg_i_1__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_17_fu_148_ap_start_reg,
      I1 => \idx_i44_fu_34[4]_i_3_n_0\,
      O => grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_17_fu_148_ap_ready
    );
\ap_loop_init_int_i_1__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF4F"
    )
        port map (
      I0 => grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_17_fu_148_ap_start_reg,
      I1 => ap_loop_init_int,
      I2 => ap_rst_n,
      I3 => ap_loop_exit_ready_pp0_iter1_reg,
      O => \ap_loop_init_int_i_1__6_n_0\
    );
ap_loop_init_int_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_loop_init_int_i_1__6_n_0\,
      Q => ap_loop_init_int,
      R => '0'
    );
\g0_b0__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0070"
    )
        port map (
      I0 => grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_17_fu_148_ap_start_reg,
      I1 => ap_loop_init_int,
      I2 => \rk_addr_reg_147_reg[7]\,
      I3 => \^idx_i44_fu_34_reg[1]\(0),
      O => D(0)
    );
\g0_b1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0070"
    )
        port map (
      I0 => grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_17_fu_148_ap_start_reg,
      I1 => ap_loop_init_int,
      I2 => \rk_addr_reg_147_reg[7]\,
      I3 => \^idx_i44_fu_34_reg[1]\(1),
      O => D(1)
    );
\g0_b2__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0070"
    )
        port map (
      I0 => grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_17_fu_148_ap_start_reg,
      I1 => ap_loop_init_int,
      I2 => \rk_addr_reg_147_reg[7]\,
      I3 => \^ap_sig_allocacmp_idx_i44_load\(0),
      O => D(2)
    );
\g0_b3__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0070"
    )
        port map (
      I0 => grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_17_fu_148_ap_start_reg,
      I1 => ap_loop_init_int,
      I2 => \rk_addr_reg_147_reg[7]\,
      I3 => \^idx_i44_fu_34_reg[3]\,
      O => D(3)
    );
\g0_b4__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^idx_i44_fu_34_reg[1]\(0),
      O => D(4)
    );
\g0_b5__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^idx_i44_fu_34_reg[1]\(1),
      O => D(5)
    );
\g0_b6__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^ap_sig_allocacmp_idx_i44_load\(0),
      O => D(6)
    );
\g0_b7__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^idx_i44_fu_34_reg[3]\,
      O => D(7)
    );
\g0_b7__1_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \rk_addr_reg_147_reg[7]_0\,
      I1 => ap_loop_init_int,
      I2 => grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_17_fu_148_ap_start_reg,
      O => \^idx_i44_fu_34_reg[3]\
    );
grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_17_fu_148_ap_start_reg_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => grp_ClefiaDoubleSwap_1_fu_157_ap_start_reg_reg(0),
      I1 => \idx_i44_fu_34[4]_i_3_n_0\,
      I2 => grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_17_fu_148_ap_start_reg,
      O => \ap_CS_fsm_reg[8]\
    );
\idx_i44_fu_34[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"12"
    )
        port map (
      I0 => \rk_addr_reg_147_reg[7]_2\,
      I1 => ap_loop_init_int,
      I2 => \rk_addr_reg_147_reg[7]_1\,
      O => \idx_i44_fu_34_reg[0]\
    );
\idx_i44_fu_34[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"060A"
    )
        port map (
      I0 => \rk_addr_reg_147_reg[7]_3\,
      I1 => \rk_addr_reg_147_reg[7]_1\,
      I2 => ap_loop_init_int,
      I3 => \rk_addr_reg_147_reg[7]_2\,
      O => \idx_i44_fu_34_reg[2]\
    );
\idx_i44_fu_34[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"060A0A0A"
    )
        port map (
      I0 => \rk_addr_reg_147_reg[7]_0\,
      I1 => \rk_addr_reg_147_reg[7]_2\,
      I2 => ap_loop_init_int,
      I3 => \rk_addr_reg_147_reg[7]_1\,
      I4 => \rk_addr_reg_147_reg[7]_3\,
      O => \idx_i44_fu_34_reg[3]_0\
    );
\idx_i44_fu_34[4]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_17_fu_148_ap_start_reg,
      I1 => \idx_i44_fu_34[4]_i_3_n_0\,
      O => idx_i44_fu_340
    );
\idx_i44_fu_34[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"060A0A0A0A0A0A0A"
    )
        port map (
      I0 => \rk_addr_reg_147_reg[7]\,
      I1 => \rk_addr_reg_147_reg[7]_0\,
      I2 => \idx_i44_fu_34[4]_i_4_n_0\,
      I3 => \rk_addr_reg_147_reg[7]_3\,
      I4 => \rk_addr_reg_147_reg[7]_1\,
      I5 => \rk_addr_reg_147_reg[7]_2\,
      O => \idx_i44_fu_34_reg[4]\
    );
\idx_i44_fu_34[4]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000010000"
    )
        port map (
      I0 => \rk_addr_reg_147_reg[7]_3\,
      I1 => \rk_addr_reg_147_reg[7]_2\,
      I2 => \rk_addr_reg_147_reg[7]_1\,
      I3 => \rk_addr_reg_147_reg[7]_0\,
      I4 => \rk_addr_reg_147_reg[7]\,
      I5 => \idx_i44_fu_34[4]_i_4_n_0\,
      O => \idx_i44_fu_34[4]_i_3_n_0\
    );
\idx_i44_fu_34[4]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_17_fu_148_ap_start_reg,
      I1 => ap_loop_init_int,
      O => \idx_i44_fu_34[4]_i_4_n_0\
    );
\ram_reg_i_61__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFC0CAAAA"
    )
        port map (
      I0 => grp_ClefiaKeySet192_fu_162_rk_address1(0),
      I1 => \^ap_sig_allocacmp_idx_i44_load\(0),
      I2 => grp_ClefiaDoubleSwap_1_fu_157_ap_start_reg_reg(2),
      I3 => ram_reg(0),
      I4 => ram_reg_0,
      I5 => ram_reg_1,
      O => \ap_CS_fsm_reg[13]\
    );
\rk_addr_reg_147[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \rk_addr_reg_147_reg[7]_2\,
      I1 => ap_loop_init_int,
      I2 => grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_17_fu_148_ap_start_reg,
      O => \^idx_i44_fu_34_reg[1]\(0)
    );
\rk_addr_reg_147[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \rk_addr_reg_147_reg[7]_1\,
      I1 => ap_loop_init_int,
      I2 => grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_17_fu_148_ap_start_reg,
      O => \^idx_i44_fu_34_reg[1]\(1)
    );
\rk_addr_reg_147[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \rk_addr_reg_147_reg[7]_3\,
      I1 => ap_loop_init_int,
      I2 => grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_17_fu_148_ap_start_reg,
      O => \^ap_sig_allocacmp_idx_i44_load\(0)
    );
\rk_addr_reg_147[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFB"
    )
        port map (
      I0 => \idx_i44_fu_34[4]_i_4_n_0\,
      I1 => \rk_addr_reg_147_reg[7]\,
      I2 => \rk_addr_reg_147_reg[7]_0\,
      I3 => \rk_addr_reg_147_reg[7]_1\,
      I4 => \rk_addr_reg_147_reg[7]_2\,
      I5 => \rk_addr_reg_147_reg[7]_3\,
      O => E(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_flow_control_loop_pipe_sequential_init_51 is
  port (
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    ap_loop_exit_ready_pp0_iter1_reg_reg : out STD_LOGIC;
    ap_loop_init_int_reg_0 : out STD_LOGIC;
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    O : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \dec12_i_in_fu_82_reg[7]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \dec12_i_in_fu_82_reg[11]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \dec12_i_in_fu_82_reg[15]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \dec12_i_in_fu_82_reg[19]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \dec12_i_in_fu_82_reg[23]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \dec12_i_in_fu_82_reg[27]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \dec12_i_in_fu_82_reg[30]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    ap_loop_exit_ready_pp0_iter1_reg : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    ap_rst_n : in STD_LOGIC;
    ap_enable_reg_pp0_iter0 : in STD_LOGIC;
    \ap_CS_fsm_reg[10]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_230_1_fu_110_ap_start_reg : in STD_LOGIC;
    \ap_CS_fsm_reg[10]_0\ : in STD_LOGIC;
    ap_enable_reg_pp0_iter0_reg : in STD_LOGIC;
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    r_1_reg_126 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    dec12_i_in_fu_82_reg : in STD_LOGIC_VECTOR ( 31 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_flow_control_loop_pipe_sequential_init_51 : entity is "clefia_flow_control_loop_pipe_sequential_init";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_flow_control_loop_pipe_sequential_init_51;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_flow_control_loop_pipe_sequential_init_51 is
  signal ap_done_cache : STD_LOGIC;
  signal \ap_done_cache_i_1__37_n_0\ : STD_LOGIC;
  signal ap_loop_init_int : STD_LOGIC;
  signal \ap_loop_init_int_i_1__37_n_0\ : STD_LOGIC;
  signal \dec12_i_in_fu_82[0]_i_10_n_0\ : STD_LOGIC;
  signal \dec12_i_in_fu_82[0]_i_3_n_0\ : STD_LOGIC;
  signal \dec12_i_in_fu_82[0]_i_4_n_0\ : STD_LOGIC;
  signal \dec12_i_in_fu_82[0]_i_5_n_0\ : STD_LOGIC;
  signal \dec12_i_in_fu_82[0]_i_6_n_0\ : STD_LOGIC;
  signal \dec12_i_in_fu_82[0]_i_7_n_0\ : STD_LOGIC;
  signal \dec12_i_in_fu_82[0]_i_8_n_0\ : STD_LOGIC;
  signal \dec12_i_in_fu_82[0]_i_9_n_0\ : STD_LOGIC;
  signal \dec12_i_in_fu_82[12]_i_2_n_0\ : STD_LOGIC;
  signal \dec12_i_in_fu_82[12]_i_3_n_0\ : STD_LOGIC;
  signal \dec12_i_in_fu_82[12]_i_4_n_0\ : STD_LOGIC;
  signal \dec12_i_in_fu_82[12]_i_5_n_0\ : STD_LOGIC;
  signal \dec12_i_in_fu_82[12]_i_6_n_0\ : STD_LOGIC;
  signal \dec12_i_in_fu_82[12]_i_7_n_0\ : STD_LOGIC;
  signal \dec12_i_in_fu_82[12]_i_8_n_0\ : STD_LOGIC;
  signal \dec12_i_in_fu_82[12]_i_9_n_0\ : STD_LOGIC;
  signal \dec12_i_in_fu_82[16]_i_2_n_0\ : STD_LOGIC;
  signal \dec12_i_in_fu_82[16]_i_3_n_0\ : STD_LOGIC;
  signal \dec12_i_in_fu_82[16]_i_4_n_0\ : STD_LOGIC;
  signal \dec12_i_in_fu_82[16]_i_5_n_0\ : STD_LOGIC;
  signal \dec12_i_in_fu_82[16]_i_6_n_0\ : STD_LOGIC;
  signal \dec12_i_in_fu_82[16]_i_7_n_0\ : STD_LOGIC;
  signal \dec12_i_in_fu_82[16]_i_8_n_0\ : STD_LOGIC;
  signal \dec12_i_in_fu_82[16]_i_9_n_0\ : STD_LOGIC;
  signal \dec12_i_in_fu_82[20]_i_2_n_0\ : STD_LOGIC;
  signal \dec12_i_in_fu_82[20]_i_3_n_0\ : STD_LOGIC;
  signal \dec12_i_in_fu_82[20]_i_4_n_0\ : STD_LOGIC;
  signal \dec12_i_in_fu_82[20]_i_5_n_0\ : STD_LOGIC;
  signal \dec12_i_in_fu_82[20]_i_6_n_0\ : STD_LOGIC;
  signal \dec12_i_in_fu_82[20]_i_7_n_0\ : STD_LOGIC;
  signal \dec12_i_in_fu_82[20]_i_8_n_0\ : STD_LOGIC;
  signal \dec12_i_in_fu_82[20]_i_9_n_0\ : STD_LOGIC;
  signal \dec12_i_in_fu_82[24]_i_2_n_0\ : STD_LOGIC;
  signal \dec12_i_in_fu_82[24]_i_3_n_0\ : STD_LOGIC;
  signal \dec12_i_in_fu_82[24]_i_4_n_0\ : STD_LOGIC;
  signal \dec12_i_in_fu_82[24]_i_5_n_0\ : STD_LOGIC;
  signal \dec12_i_in_fu_82[24]_i_6_n_0\ : STD_LOGIC;
  signal \dec12_i_in_fu_82[24]_i_7_n_0\ : STD_LOGIC;
  signal \dec12_i_in_fu_82[24]_i_8_n_0\ : STD_LOGIC;
  signal \dec12_i_in_fu_82[24]_i_9_n_0\ : STD_LOGIC;
  signal \dec12_i_in_fu_82[28]_i_2_n_0\ : STD_LOGIC;
  signal \dec12_i_in_fu_82[28]_i_3_n_0\ : STD_LOGIC;
  signal \dec12_i_in_fu_82[28]_i_4_n_0\ : STD_LOGIC;
  signal \dec12_i_in_fu_82[28]_i_5_n_0\ : STD_LOGIC;
  signal \dec12_i_in_fu_82[28]_i_6_n_0\ : STD_LOGIC;
  signal \dec12_i_in_fu_82[28]_i_7_n_0\ : STD_LOGIC;
  signal \dec12_i_in_fu_82[28]_i_8_n_0\ : STD_LOGIC;
  signal \dec12_i_in_fu_82[4]_i_2_n_0\ : STD_LOGIC;
  signal \dec12_i_in_fu_82[4]_i_3_n_0\ : STD_LOGIC;
  signal \dec12_i_in_fu_82[4]_i_4_n_0\ : STD_LOGIC;
  signal \dec12_i_in_fu_82[4]_i_5_n_0\ : STD_LOGIC;
  signal \dec12_i_in_fu_82[4]_i_6_n_0\ : STD_LOGIC;
  signal \dec12_i_in_fu_82[4]_i_7_n_0\ : STD_LOGIC;
  signal \dec12_i_in_fu_82[4]_i_8_n_0\ : STD_LOGIC;
  signal \dec12_i_in_fu_82[4]_i_9_n_0\ : STD_LOGIC;
  signal \dec12_i_in_fu_82[8]_i_2_n_0\ : STD_LOGIC;
  signal \dec12_i_in_fu_82[8]_i_3_n_0\ : STD_LOGIC;
  signal \dec12_i_in_fu_82[8]_i_4_n_0\ : STD_LOGIC;
  signal \dec12_i_in_fu_82[8]_i_5_n_0\ : STD_LOGIC;
  signal \dec12_i_in_fu_82[8]_i_6_n_0\ : STD_LOGIC;
  signal \dec12_i_in_fu_82[8]_i_7_n_0\ : STD_LOGIC;
  signal \dec12_i_in_fu_82[8]_i_8_n_0\ : STD_LOGIC;
  signal \dec12_i_in_fu_82[8]_i_9_n_0\ : STD_LOGIC;
  signal \dec12_i_in_fu_82_reg[0]_i_2_n_0\ : STD_LOGIC;
  signal \dec12_i_in_fu_82_reg[0]_i_2_n_1\ : STD_LOGIC;
  signal \dec12_i_in_fu_82_reg[0]_i_2_n_2\ : STD_LOGIC;
  signal \dec12_i_in_fu_82_reg[0]_i_2_n_3\ : STD_LOGIC;
  signal \dec12_i_in_fu_82_reg[12]_i_1_n_0\ : STD_LOGIC;
  signal \dec12_i_in_fu_82_reg[12]_i_1_n_1\ : STD_LOGIC;
  signal \dec12_i_in_fu_82_reg[12]_i_1_n_2\ : STD_LOGIC;
  signal \dec12_i_in_fu_82_reg[12]_i_1_n_3\ : STD_LOGIC;
  signal \dec12_i_in_fu_82_reg[16]_i_1_n_0\ : STD_LOGIC;
  signal \dec12_i_in_fu_82_reg[16]_i_1_n_1\ : STD_LOGIC;
  signal \dec12_i_in_fu_82_reg[16]_i_1_n_2\ : STD_LOGIC;
  signal \dec12_i_in_fu_82_reg[16]_i_1_n_3\ : STD_LOGIC;
  signal \dec12_i_in_fu_82_reg[20]_i_1_n_0\ : STD_LOGIC;
  signal \dec12_i_in_fu_82_reg[20]_i_1_n_1\ : STD_LOGIC;
  signal \dec12_i_in_fu_82_reg[20]_i_1_n_2\ : STD_LOGIC;
  signal \dec12_i_in_fu_82_reg[20]_i_1_n_3\ : STD_LOGIC;
  signal \dec12_i_in_fu_82_reg[24]_i_1_n_0\ : STD_LOGIC;
  signal \dec12_i_in_fu_82_reg[24]_i_1_n_1\ : STD_LOGIC;
  signal \dec12_i_in_fu_82_reg[24]_i_1_n_2\ : STD_LOGIC;
  signal \dec12_i_in_fu_82_reg[24]_i_1_n_3\ : STD_LOGIC;
  signal \dec12_i_in_fu_82_reg[28]_i_1_n_1\ : STD_LOGIC;
  signal \dec12_i_in_fu_82_reg[28]_i_1_n_2\ : STD_LOGIC;
  signal \dec12_i_in_fu_82_reg[28]_i_1_n_3\ : STD_LOGIC;
  signal \dec12_i_in_fu_82_reg[4]_i_1_n_0\ : STD_LOGIC;
  signal \dec12_i_in_fu_82_reg[4]_i_1_n_1\ : STD_LOGIC;
  signal \dec12_i_in_fu_82_reg[4]_i_1_n_2\ : STD_LOGIC;
  signal \dec12_i_in_fu_82_reg[4]_i_1_n_3\ : STD_LOGIC;
  signal \dec12_i_in_fu_82_reg[8]_i_1_n_0\ : STD_LOGIC;
  signal \dec12_i_in_fu_82_reg[8]_i_1_n_1\ : STD_LOGIC;
  signal \dec12_i_in_fu_82_reg[8]_i_1_n_2\ : STD_LOGIC;
  signal \dec12_i_in_fu_82_reg[8]_i_1_n_3\ : STD_LOGIC;
  signal \NLW_dec12_i_in_fu_82_reg[28]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \ap_CS_fsm[9]_i_4__0\ : label is "soft_lutpair77";
  attribute SOFT_HLUTNM of \ap_done_cache_i_1__37\ : label is "soft_lutpair77";
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \dec12_i_in_fu_82_reg[0]_i_2\ : label is 11;
  attribute ADDER_THRESHOLD of \dec12_i_in_fu_82_reg[12]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \dec12_i_in_fu_82_reg[16]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \dec12_i_in_fu_82_reg[20]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \dec12_i_in_fu_82_reg[24]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \dec12_i_in_fu_82_reg[28]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \dec12_i_in_fu_82_reg[4]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \dec12_i_in_fu_82_reg[8]_i_1\ : label is 11;
begin
\ap_CS_fsm[10]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAA80AA8080"
    )
        port map (
      I0 => \ap_CS_fsm_reg[10]\(0),
      I1 => ap_loop_exit_ready_pp0_iter1_reg,
      I2 => Q(0),
      I3 => grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_230_1_fu_110_ap_start_reg,
      I4 => ap_done_cache,
      I5 => \ap_CS_fsm_reg[10]_0\,
      O => D(0)
    );
\ap_CS_fsm[9]_i_4__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F88"
    )
        port map (
      I0 => ap_loop_exit_ready_pp0_iter1_reg,
      I1 => Q(0),
      I2 => grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_230_1_fu_110_ap_start_reg,
      I3 => ap_done_cache,
      O => ap_loop_exit_ready_pp0_iter1_reg_reg
    );
\ap_done_cache_i_1__37\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D5C0"
    )
        port map (
      I0 => grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_230_1_fu_110_ap_start_reg,
      I1 => ap_loop_exit_ready_pp0_iter1_reg,
      I2 => Q(0),
      I3 => ap_done_cache,
      O => \ap_done_cache_i_1__37_n_0\
    );
ap_done_cache_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_done_cache_i_1__37_n_0\,
      Q => ap_done_cache,
      R => ap_rst_n_inv
    );
\ap_loop_init_int_i_1__37\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8F8FFF8FFF8FFF8F"
    )
        port map (
      I0 => ap_loop_exit_ready_pp0_iter1_reg,
      I1 => Q(0),
      I2 => ap_rst_n,
      I3 => ap_loop_init_int,
      I4 => Q(2),
      I5 => ap_enable_reg_pp0_iter0,
      O => \ap_loop_init_int_i_1__37_n_0\
    );
ap_loop_init_int_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_loop_init_int_i_1__37_n_0\,
      Q => ap_loop_init_int,
      R => '0'
    );
\dec12_i_in_fu_82[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FC0CA000A000A000"
    )
        port map (
      I0 => ap_loop_init_int,
      I1 => ap_enable_reg_pp0_iter0_reg,
      I2 => Q(0),
      I3 => grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_230_1_fu_110_ap_start_reg,
      I4 => Q(1),
      I5 => CO(0),
      O => ap_loop_init_int_reg_0
    );
\dec12_i_in_fu_82[0]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1555"
    )
        port map (
      I0 => dec12_i_in_fu_82_reg(0),
      I1 => grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_230_1_fu_110_ap_start_reg,
      I2 => Q(0),
      I3 => ap_loop_init_int,
      O => \dec12_i_in_fu_82[0]_i_10_n_0\
    );
\dec12_i_in_fu_82[0]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFFF8000"
    )
        port map (
      I0 => r_1_reg_126(2),
      I1 => ap_loop_init_int,
      I2 => Q(0),
      I3 => grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_230_1_fu_110_ap_start_reg,
      I4 => dec12_i_in_fu_82_reg(3),
      O => \dec12_i_in_fu_82[0]_i_3_n_0\
    );
\dec12_i_in_fu_82[0]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFFF8000"
    )
        port map (
      I0 => r_1_reg_126(1),
      I1 => ap_loop_init_int,
      I2 => Q(0),
      I3 => grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_230_1_fu_110_ap_start_reg,
      I4 => dec12_i_in_fu_82_reg(2),
      O => \dec12_i_in_fu_82[0]_i_4_n_0\
    );
\dec12_i_in_fu_82[0]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFFF8000"
    )
        port map (
      I0 => r_1_reg_126(0),
      I1 => ap_loop_init_int,
      I2 => Q(0),
      I3 => grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_230_1_fu_110_ap_start_reg,
      I4 => dec12_i_in_fu_82_reg(1),
      O => \dec12_i_in_fu_82[0]_i_5_n_0\
    );
\dec12_i_in_fu_82[0]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2AAA"
    )
        port map (
      I0 => dec12_i_in_fu_82_reg(0),
      I1 => grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_230_1_fu_110_ap_start_reg,
      I2 => Q(0),
      I3 => ap_loop_init_int,
      O => \dec12_i_in_fu_82[0]_i_6_n_0\
    );
\dec12_i_in_fu_82[0]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"C5555555"
    )
        port map (
      I0 => dec12_i_in_fu_82_reg(3),
      I1 => r_1_reg_126(2),
      I2 => grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_230_1_fu_110_ap_start_reg,
      I3 => Q(0),
      I4 => ap_loop_init_int,
      O => \dec12_i_in_fu_82[0]_i_7_n_0\
    );
\dec12_i_in_fu_82[0]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"C5555555"
    )
        port map (
      I0 => dec12_i_in_fu_82_reg(2),
      I1 => r_1_reg_126(1),
      I2 => grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_230_1_fu_110_ap_start_reg,
      I3 => Q(0),
      I4 => ap_loop_init_int,
      O => \dec12_i_in_fu_82[0]_i_8_n_0\
    );
\dec12_i_in_fu_82[0]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"C5555555"
    )
        port map (
      I0 => dec12_i_in_fu_82_reg(1),
      I1 => r_1_reg_126(0),
      I2 => grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_230_1_fu_110_ap_start_reg,
      I3 => Q(0),
      I4 => ap_loop_init_int,
      O => \dec12_i_in_fu_82[0]_i_9_n_0\
    );
\dec12_i_in_fu_82[12]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2AAA"
    )
        port map (
      I0 => dec12_i_in_fu_82_reg(15),
      I1 => grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_230_1_fu_110_ap_start_reg,
      I2 => Q(0),
      I3 => ap_loop_init_int,
      O => \dec12_i_in_fu_82[12]_i_2_n_0\
    );
\dec12_i_in_fu_82[12]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2AAA"
    )
        port map (
      I0 => dec12_i_in_fu_82_reg(14),
      I1 => grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_230_1_fu_110_ap_start_reg,
      I2 => Q(0),
      I3 => ap_loop_init_int,
      O => \dec12_i_in_fu_82[12]_i_3_n_0\
    );
\dec12_i_in_fu_82[12]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2AAA"
    )
        port map (
      I0 => dec12_i_in_fu_82_reg(13),
      I1 => grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_230_1_fu_110_ap_start_reg,
      I2 => Q(0),
      I3 => ap_loop_init_int,
      O => \dec12_i_in_fu_82[12]_i_4_n_0\
    );
\dec12_i_in_fu_82[12]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2AAA"
    )
        port map (
      I0 => dec12_i_in_fu_82_reg(12),
      I1 => grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_230_1_fu_110_ap_start_reg,
      I2 => Q(0),
      I3 => ap_loop_init_int,
      O => \dec12_i_in_fu_82[12]_i_5_n_0\
    );
\dec12_i_in_fu_82[12]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1555"
    )
        port map (
      I0 => dec12_i_in_fu_82_reg(15),
      I1 => grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_230_1_fu_110_ap_start_reg,
      I2 => Q(0),
      I3 => ap_loop_init_int,
      O => \dec12_i_in_fu_82[12]_i_6_n_0\
    );
\dec12_i_in_fu_82[12]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1555"
    )
        port map (
      I0 => dec12_i_in_fu_82_reg(14),
      I1 => grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_230_1_fu_110_ap_start_reg,
      I2 => Q(0),
      I3 => ap_loop_init_int,
      O => \dec12_i_in_fu_82[12]_i_7_n_0\
    );
\dec12_i_in_fu_82[12]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1555"
    )
        port map (
      I0 => dec12_i_in_fu_82_reg(13),
      I1 => grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_230_1_fu_110_ap_start_reg,
      I2 => Q(0),
      I3 => ap_loop_init_int,
      O => \dec12_i_in_fu_82[12]_i_8_n_0\
    );
\dec12_i_in_fu_82[12]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1555"
    )
        port map (
      I0 => dec12_i_in_fu_82_reg(12),
      I1 => grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_230_1_fu_110_ap_start_reg,
      I2 => Q(0),
      I3 => ap_loop_init_int,
      O => \dec12_i_in_fu_82[12]_i_9_n_0\
    );
\dec12_i_in_fu_82[16]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2AAA"
    )
        port map (
      I0 => dec12_i_in_fu_82_reg(19),
      I1 => grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_230_1_fu_110_ap_start_reg,
      I2 => Q(0),
      I3 => ap_loop_init_int,
      O => \dec12_i_in_fu_82[16]_i_2_n_0\
    );
\dec12_i_in_fu_82[16]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2AAA"
    )
        port map (
      I0 => dec12_i_in_fu_82_reg(18),
      I1 => grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_230_1_fu_110_ap_start_reg,
      I2 => Q(0),
      I3 => ap_loop_init_int,
      O => \dec12_i_in_fu_82[16]_i_3_n_0\
    );
\dec12_i_in_fu_82[16]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2AAA"
    )
        port map (
      I0 => dec12_i_in_fu_82_reg(17),
      I1 => grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_230_1_fu_110_ap_start_reg,
      I2 => Q(0),
      I3 => ap_loop_init_int,
      O => \dec12_i_in_fu_82[16]_i_4_n_0\
    );
\dec12_i_in_fu_82[16]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2AAA"
    )
        port map (
      I0 => dec12_i_in_fu_82_reg(16),
      I1 => grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_230_1_fu_110_ap_start_reg,
      I2 => Q(0),
      I3 => ap_loop_init_int,
      O => \dec12_i_in_fu_82[16]_i_5_n_0\
    );
\dec12_i_in_fu_82[16]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1555"
    )
        port map (
      I0 => dec12_i_in_fu_82_reg(19),
      I1 => grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_230_1_fu_110_ap_start_reg,
      I2 => Q(0),
      I3 => ap_loop_init_int,
      O => \dec12_i_in_fu_82[16]_i_6_n_0\
    );
\dec12_i_in_fu_82[16]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1555"
    )
        port map (
      I0 => dec12_i_in_fu_82_reg(18),
      I1 => grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_230_1_fu_110_ap_start_reg,
      I2 => Q(0),
      I3 => ap_loop_init_int,
      O => \dec12_i_in_fu_82[16]_i_7_n_0\
    );
\dec12_i_in_fu_82[16]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1555"
    )
        port map (
      I0 => dec12_i_in_fu_82_reg(17),
      I1 => grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_230_1_fu_110_ap_start_reg,
      I2 => Q(0),
      I3 => ap_loop_init_int,
      O => \dec12_i_in_fu_82[16]_i_8_n_0\
    );
\dec12_i_in_fu_82[16]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1555"
    )
        port map (
      I0 => dec12_i_in_fu_82_reg(16),
      I1 => grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_230_1_fu_110_ap_start_reg,
      I2 => Q(0),
      I3 => ap_loop_init_int,
      O => \dec12_i_in_fu_82[16]_i_9_n_0\
    );
\dec12_i_in_fu_82[20]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2AAA"
    )
        port map (
      I0 => dec12_i_in_fu_82_reg(23),
      I1 => grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_230_1_fu_110_ap_start_reg,
      I2 => Q(0),
      I3 => ap_loop_init_int,
      O => \dec12_i_in_fu_82[20]_i_2_n_0\
    );
\dec12_i_in_fu_82[20]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2AAA"
    )
        port map (
      I0 => dec12_i_in_fu_82_reg(22),
      I1 => grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_230_1_fu_110_ap_start_reg,
      I2 => Q(0),
      I3 => ap_loop_init_int,
      O => \dec12_i_in_fu_82[20]_i_3_n_0\
    );
\dec12_i_in_fu_82[20]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2AAA"
    )
        port map (
      I0 => dec12_i_in_fu_82_reg(21),
      I1 => grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_230_1_fu_110_ap_start_reg,
      I2 => Q(0),
      I3 => ap_loop_init_int,
      O => \dec12_i_in_fu_82[20]_i_4_n_0\
    );
\dec12_i_in_fu_82[20]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2AAA"
    )
        port map (
      I0 => dec12_i_in_fu_82_reg(20),
      I1 => grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_230_1_fu_110_ap_start_reg,
      I2 => Q(0),
      I3 => ap_loop_init_int,
      O => \dec12_i_in_fu_82[20]_i_5_n_0\
    );
\dec12_i_in_fu_82[20]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1555"
    )
        port map (
      I0 => dec12_i_in_fu_82_reg(23),
      I1 => grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_230_1_fu_110_ap_start_reg,
      I2 => Q(0),
      I3 => ap_loop_init_int,
      O => \dec12_i_in_fu_82[20]_i_6_n_0\
    );
\dec12_i_in_fu_82[20]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1555"
    )
        port map (
      I0 => dec12_i_in_fu_82_reg(22),
      I1 => grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_230_1_fu_110_ap_start_reg,
      I2 => Q(0),
      I3 => ap_loop_init_int,
      O => \dec12_i_in_fu_82[20]_i_7_n_0\
    );
\dec12_i_in_fu_82[20]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1555"
    )
        port map (
      I0 => dec12_i_in_fu_82_reg(21),
      I1 => grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_230_1_fu_110_ap_start_reg,
      I2 => Q(0),
      I3 => ap_loop_init_int,
      O => \dec12_i_in_fu_82[20]_i_8_n_0\
    );
\dec12_i_in_fu_82[20]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1555"
    )
        port map (
      I0 => dec12_i_in_fu_82_reg(20),
      I1 => grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_230_1_fu_110_ap_start_reg,
      I2 => Q(0),
      I3 => ap_loop_init_int,
      O => \dec12_i_in_fu_82[20]_i_9_n_0\
    );
\dec12_i_in_fu_82[24]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2AAA"
    )
        port map (
      I0 => dec12_i_in_fu_82_reg(27),
      I1 => grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_230_1_fu_110_ap_start_reg,
      I2 => Q(0),
      I3 => ap_loop_init_int,
      O => \dec12_i_in_fu_82[24]_i_2_n_0\
    );
\dec12_i_in_fu_82[24]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2AAA"
    )
        port map (
      I0 => dec12_i_in_fu_82_reg(26),
      I1 => grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_230_1_fu_110_ap_start_reg,
      I2 => Q(0),
      I3 => ap_loop_init_int,
      O => \dec12_i_in_fu_82[24]_i_3_n_0\
    );
\dec12_i_in_fu_82[24]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2AAA"
    )
        port map (
      I0 => dec12_i_in_fu_82_reg(25),
      I1 => grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_230_1_fu_110_ap_start_reg,
      I2 => Q(0),
      I3 => ap_loop_init_int,
      O => \dec12_i_in_fu_82[24]_i_4_n_0\
    );
\dec12_i_in_fu_82[24]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2AAA"
    )
        port map (
      I0 => dec12_i_in_fu_82_reg(24),
      I1 => grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_230_1_fu_110_ap_start_reg,
      I2 => Q(0),
      I3 => ap_loop_init_int,
      O => \dec12_i_in_fu_82[24]_i_5_n_0\
    );
\dec12_i_in_fu_82[24]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1555"
    )
        port map (
      I0 => dec12_i_in_fu_82_reg(27),
      I1 => grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_230_1_fu_110_ap_start_reg,
      I2 => Q(0),
      I3 => ap_loop_init_int,
      O => \dec12_i_in_fu_82[24]_i_6_n_0\
    );
\dec12_i_in_fu_82[24]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1555"
    )
        port map (
      I0 => dec12_i_in_fu_82_reg(26),
      I1 => grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_230_1_fu_110_ap_start_reg,
      I2 => Q(0),
      I3 => ap_loop_init_int,
      O => \dec12_i_in_fu_82[24]_i_7_n_0\
    );
\dec12_i_in_fu_82[24]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1555"
    )
        port map (
      I0 => dec12_i_in_fu_82_reg(25),
      I1 => grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_230_1_fu_110_ap_start_reg,
      I2 => Q(0),
      I3 => ap_loop_init_int,
      O => \dec12_i_in_fu_82[24]_i_8_n_0\
    );
\dec12_i_in_fu_82[24]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1555"
    )
        port map (
      I0 => dec12_i_in_fu_82_reg(24),
      I1 => grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_230_1_fu_110_ap_start_reg,
      I2 => Q(0),
      I3 => ap_loop_init_int,
      O => \dec12_i_in_fu_82[24]_i_9_n_0\
    );
\dec12_i_in_fu_82[28]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2AAA"
    )
        port map (
      I0 => dec12_i_in_fu_82_reg(30),
      I1 => grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_230_1_fu_110_ap_start_reg,
      I2 => Q(0),
      I3 => ap_loop_init_int,
      O => \dec12_i_in_fu_82[28]_i_2_n_0\
    );
\dec12_i_in_fu_82[28]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2AAA"
    )
        port map (
      I0 => dec12_i_in_fu_82_reg(29),
      I1 => grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_230_1_fu_110_ap_start_reg,
      I2 => Q(0),
      I3 => ap_loop_init_int,
      O => \dec12_i_in_fu_82[28]_i_3_n_0\
    );
\dec12_i_in_fu_82[28]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2AAA"
    )
        port map (
      I0 => dec12_i_in_fu_82_reg(28),
      I1 => grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_230_1_fu_110_ap_start_reg,
      I2 => Q(0),
      I3 => ap_loop_init_int,
      O => \dec12_i_in_fu_82[28]_i_4_n_0\
    );
\dec12_i_in_fu_82[28]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1555"
    )
        port map (
      I0 => dec12_i_in_fu_82_reg(31),
      I1 => grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_230_1_fu_110_ap_start_reg,
      I2 => Q(0),
      I3 => ap_loop_init_int,
      O => \dec12_i_in_fu_82[28]_i_5_n_0\
    );
\dec12_i_in_fu_82[28]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1555"
    )
        port map (
      I0 => dec12_i_in_fu_82_reg(30),
      I1 => grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_230_1_fu_110_ap_start_reg,
      I2 => Q(0),
      I3 => ap_loop_init_int,
      O => \dec12_i_in_fu_82[28]_i_6_n_0\
    );
\dec12_i_in_fu_82[28]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1555"
    )
        port map (
      I0 => dec12_i_in_fu_82_reg(29),
      I1 => grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_230_1_fu_110_ap_start_reg,
      I2 => Q(0),
      I3 => ap_loop_init_int,
      O => \dec12_i_in_fu_82[28]_i_7_n_0\
    );
\dec12_i_in_fu_82[28]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1555"
    )
        port map (
      I0 => dec12_i_in_fu_82_reg(28),
      I1 => grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_230_1_fu_110_ap_start_reg,
      I2 => Q(0),
      I3 => ap_loop_init_int,
      O => \dec12_i_in_fu_82[28]_i_8_n_0\
    );
\dec12_i_in_fu_82[4]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2AAA"
    )
        port map (
      I0 => dec12_i_in_fu_82_reg(7),
      I1 => grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_230_1_fu_110_ap_start_reg,
      I2 => Q(0),
      I3 => ap_loop_init_int,
      O => \dec12_i_in_fu_82[4]_i_2_n_0\
    );
\dec12_i_in_fu_82[4]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2AAA"
    )
        port map (
      I0 => dec12_i_in_fu_82_reg(6),
      I1 => grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_230_1_fu_110_ap_start_reg,
      I2 => Q(0),
      I3 => ap_loop_init_int,
      O => \dec12_i_in_fu_82[4]_i_3_n_0\
    );
\dec12_i_in_fu_82[4]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2AAA"
    )
        port map (
      I0 => dec12_i_in_fu_82_reg(5),
      I1 => grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_230_1_fu_110_ap_start_reg,
      I2 => Q(0),
      I3 => ap_loop_init_int,
      O => \dec12_i_in_fu_82[4]_i_4_n_0\
    );
\dec12_i_in_fu_82[4]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFFF8000"
    )
        port map (
      I0 => r_1_reg_126(0),
      I1 => ap_loop_init_int,
      I2 => Q(0),
      I3 => grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_230_1_fu_110_ap_start_reg,
      I4 => dec12_i_in_fu_82_reg(4),
      O => \dec12_i_in_fu_82[4]_i_5_n_0\
    );
\dec12_i_in_fu_82[4]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1555"
    )
        port map (
      I0 => dec12_i_in_fu_82_reg(7),
      I1 => grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_230_1_fu_110_ap_start_reg,
      I2 => Q(0),
      I3 => ap_loop_init_int,
      O => \dec12_i_in_fu_82[4]_i_6_n_0\
    );
\dec12_i_in_fu_82[4]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1555"
    )
        port map (
      I0 => dec12_i_in_fu_82_reg(6),
      I1 => grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_230_1_fu_110_ap_start_reg,
      I2 => Q(0),
      I3 => ap_loop_init_int,
      O => \dec12_i_in_fu_82[4]_i_7_n_0\
    );
\dec12_i_in_fu_82[4]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1555"
    )
        port map (
      I0 => dec12_i_in_fu_82_reg(5),
      I1 => grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_230_1_fu_110_ap_start_reg,
      I2 => Q(0),
      I3 => ap_loop_init_int,
      O => \dec12_i_in_fu_82[4]_i_8_n_0\
    );
\dec12_i_in_fu_82[4]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"C5555555"
    )
        port map (
      I0 => dec12_i_in_fu_82_reg(4),
      I1 => r_1_reg_126(0),
      I2 => grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_230_1_fu_110_ap_start_reg,
      I3 => Q(0),
      I4 => ap_loop_init_int,
      O => \dec12_i_in_fu_82[4]_i_9_n_0\
    );
\dec12_i_in_fu_82[8]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2AAA"
    )
        port map (
      I0 => dec12_i_in_fu_82_reg(11),
      I1 => grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_230_1_fu_110_ap_start_reg,
      I2 => Q(0),
      I3 => ap_loop_init_int,
      O => \dec12_i_in_fu_82[8]_i_2_n_0\
    );
\dec12_i_in_fu_82[8]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2AAA"
    )
        port map (
      I0 => dec12_i_in_fu_82_reg(10),
      I1 => grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_230_1_fu_110_ap_start_reg,
      I2 => Q(0),
      I3 => ap_loop_init_int,
      O => \dec12_i_in_fu_82[8]_i_3_n_0\
    );
\dec12_i_in_fu_82[8]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2AAA"
    )
        port map (
      I0 => dec12_i_in_fu_82_reg(9),
      I1 => grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_230_1_fu_110_ap_start_reg,
      I2 => Q(0),
      I3 => ap_loop_init_int,
      O => \dec12_i_in_fu_82[8]_i_4_n_0\
    );
\dec12_i_in_fu_82[8]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2AAA"
    )
        port map (
      I0 => dec12_i_in_fu_82_reg(8),
      I1 => grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_230_1_fu_110_ap_start_reg,
      I2 => Q(0),
      I3 => ap_loop_init_int,
      O => \dec12_i_in_fu_82[8]_i_5_n_0\
    );
\dec12_i_in_fu_82[8]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1555"
    )
        port map (
      I0 => dec12_i_in_fu_82_reg(11),
      I1 => grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_230_1_fu_110_ap_start_reg,
      I2 => Q(0),
      I3 => ap_loop_init_int,
      O => \dec12_i_in_fu_82[8]_i_6_n_0\
    );
\dec12_i_in_fu_82[8]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1555"
    )
        port map (
      I0 => dec12_i_in_fu_82_reg(10),
      I1 => grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_230_1_fu_110_ap_start_reg,
      I2 => Q(0),
      I3 => ap_loop_init_int,
      O => \dec12_i_in_fu_82[8]_i_7_n_0\
    );
\dec12_i_in_fu_82[8]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1555"
    )
        port map (
      I0 => dec12_i_in_fu_82_reg(9),
      I1 => grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_230_1_fu_110_ap_start_reg,
      I2 => Q(0),
      I3 => ap_loop_init_int,
      O => \dec12_i_in_fu_82[8]_i_8_n_0\
    );
\dec12_i_in_fu_82[8]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1555"
    )
        port map (
      I0 => dec12_i_in_fu_82_reg(8),
      I1 => grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_230_1_fu_110_ap_start_reg,
      I2 => Q(0),
      I3 => ap_loop_init_int,
      O => \dec12_i_in_fu_82[8]_i_9_n_0\
    );
\dec12_i_in_fu_82_reg[0]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \dec12_i_in_fu_82_reg[0]_i_2_n_0\,
      CO(2) => \dec12_i_in_fu_82_reg[0]_i_2_n_1\,
      CO(1) => \dec12_i_in_fu_82_reg[0]_i_2_n_2\,
      CO(0) => \dec12_i_in_fu_82_reg[0]_i_2_n_3\,
      CYINIT => '0',
      DI(3) => \dec12_i_in_fu_82[0]_i_3_n_0\,
      DI(2) => \dec12_i_in_fu_82[0]_i_4_n_0\,
      DI(1) => \dec12_i_in_fu_82[0]_i_5_n_0\,
      DI(0) => \dec12_i_in_fu_82[0]_i_6_n_0\,
      O(3 downto 0) => O(3 downto 0),
      S(3) => \dec12_i_in_fu_82[0]_i_7_n_0\,
      S(2) => \dec12_i_in_fu_82[0]_i_8_n_0\,
      S(1) => \dec12_i_in_fu_82[0]_i_9_n_0\,
      S(0) => \dec12_i_in_fu_82[0]_i_10_n_0\
    );
\dec12_i_in_fu_82_reg[12]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \dec12_i_in_fu_82_reg[8]_i_1_n_0\,
      CO(3) => \dec12_i_in_fu_82_reg[12]_i_1_n_0\,
      CO(2) => \dec12_i_in_fu_82_reg[12]_i_1_n_1\,
      CO(1) => \dec12_i_in_fu_82_reg[12]_i_1_n_2\,
      CO(0) => \dec12_i_in_fu_82_reg[12]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \dec12_i_in_fu_82[12]_i_2_n_0\,
      DI(2) => \dec12_i_in_fu_82[12]_i_3_n_0\,
      DI(1) => \dec12_i_in_fu_82[12]_i_4_n_0\,
      DI(0) => \dec12_i_in_fu_82[12]_i_5_n_0\,
      O(3 downto 0) => \dec12_i_in_fu_82_reg[15]\(3 downto 0),
      S(3) => \dec12_i_in_fu_82[12]_i_6_n_0\,
      S(2) => \dec12_i_in_fu_82[12]_i_7_n_0\,
      S(1) => \dec12_i_in_fu_82[12]_i_8_n_0\,
      S(0) => \dec12_i_in_fu_82[12]_i_9_n_0\
    );
\dec12_i_in_fu_82_reg[16]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \dec12_i_in_fu_82_reg[12]_i_1_n_0\,
      CO(3) => \dec12_i_in_fu_82_reg[16]_i_1_n_0\,
      CO(2) => \dec12_i_in_fu_82_reg[16]_i_1_n_1\,
      CO(1) => \dec12_i_in_fu_82_reg[16]_i_1_n_2\,
      CO(0) => \dec12_i_in_fu_82_reg[16]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \dec12_i_in_fu_82[16]_i_2_n_0\,
      DI(2) => \dec12_i_in_fu_82[16]_i_3_n_0\,
      DI(1) => \dec12_i_in_fu_82[16]_i_4_n_0\,
      DI(0) => \dec12_i_in_fu_82[16]_i_5_n_0\,
      O(3 downto 0) => \dec12_i_in_fu_82_reg[19]\(3 downto 0),
      S(3) => \dec12_i_in_fu_82[16]_i_6_n_0\,
      S(2) => \dec12_i_in_fu_82[16]_i_7_n_0\,
      S(1) => \dec12_i_in_fu_82[16]_i_8_n_0\,
      S(0) => \dec12_i_in_fu_82[16]_i_9_n_0\
    );
\dec12_i_in_fu_82_reg[20]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \dec12_i_in_fu_82_reg[16]_i_1_n_0\,
      CO(3) => \dec12_i_in_fu_82_reg[20]_i_1_n_0\,
      CO(2) => \dec12_i_in_fu_82_reg[20]_i_1_n_1\,
      CO(1) => \dec12_i_in_fu_82_reg[20]_i_1_n_2\,
      CO(0) => \dec12_i_in_fu_82_reg[20]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \dec12_i_in_fu_82[20]_i_2_n_0\,
      DI(2) => \dec12_i_in_fu_82[20]_i_3_n_0\,
      DI(1) => \dec12_i_in_fu_82[20]_i_4_n_0\,
      DI(0) => \dec12_i_in_fu_82[20]_i_5_n_0\,
      O(3 downto 0) => \dec12_i_in_fu_82_reg[23]\(3 downto 0),
      S(3) => \dec12_i_in_fu_82[20]_i_6_n_0\,
      S(2) => \dec12_i_in_fu_82[20]_i_7_n_0\,
      S(1) => \dec12_i_in_fu_82[20]_i_8_n_0\,
      S(0) => \dec12_i_in_fu_82[20]_i_9_n_0\
    );
\dec12_i_in_fu_82_reg[24]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \dec12_i_in_fu_82_reg[20]_i_1_n_0\,
      CO(3) => \dec12_i_in_fu_82_reg[24]_i_1_n_0\,
      CO(2) => \dec12_i_in_fu_82_reg[24]_i_1_n_1\,
      CO(1) => \dec12_i_in_fu_82_reg[24]_i_1_n_2\,
      CO(0) => \dec12_i_in_fu_82_reg[24]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \dec12_i_in_fu_82[24]_i_2_n_0\,
      DI(2) => \dec12_i_in_fu_82[24]_i_3_n_0\,
      DI(1) => \dec12_i_in_fu_82[24]_i_4_n_0\,
      DI(0) => \dec12_i_in_fu_82[24]_i_5_n_0\,
      O(3 downto 0) => \dec12_i_in_fu_82_reg[27]\(3 downto 0),
      S(3) => \dec12_i_in_fu_82[24]_i_6_n_0\,
      S(2) => \dec12_i_in_fu_82[24]_i_7_n_0\,
      S(1) => \dec12_i_in_fu_82[24]_i_8_n_0\,
      S(0) => \dec12_i_in_fu_82[24]_i_9_n_0\
    );
\dec12_i_in_fu_82_reg[28]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \dec12_i_in_fu_82_reg[24]_i_1_n_0\,
      CO(3) => \NLW_dec12_i_in_fu_82_reg[28]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \dec12_i_in_fu_82_reg[28]_i_1_n_1\,
      CO(1) => \dec12_i_in_fu_82_reg[28]_i_1_n_2\,
      CO(0) => \dec12_i_in_fu_82_reg[28]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \dec12_i_in_fu_82[28]_i_2_n_0\,
      DI(1) => \dec12_i_in_fu_82[28]_i_3_n_0\,
      DI(0) => \dec12_i_in_fu_82[28]_i_4_n_0\,
      O(3 downto 0) => \dec12_i_in_fu_82_reg[30]\(3 downto 0),
      S(3) => \dec12_i_in_fu_82[28]_i_5_n_0\,
      S(2) => \dec12_i_in_fu_82[28]_i_6_n_0\,
      S(1) => \dec12_i_in_fu_82[28]_i_7_n_0\,
      S(0) => \dec12_i_in_fu_82[28]_i_8_n_0\
    );
\dec12_i_in_fu_82_reg[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \dec12_i_in_fu_82_reg[0]_i_2_n_0\,
      CO(3) => \dec12_i_in_fu_82_reg[4]_i_1_n_0\,
      CO(2) => \dec12_i_in_fu_82_reg[4]_i_1_n_1\,
      CO(1) => \dec12_i_in_fu_82_reg[4]_i_1_n_2\,
      CO(0) => \dec12_i_in_fu_82_reg[4]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \dec12_i_in_fu_82[4]_i_2_n_0\,
      DI(2) => \dec12_i_in_fu_82[4]_i_3_n_0\,
      DI(1) => \dec12_i_in_fu_82[4]_i_4_n_0\,
      DI(0) => \dec12_i_in_fu_82[4]_i_5_n_0\,
      O(3 downto 0) => \dec12_i_in_fu_82_reg[7]\(3 downto 0),
      S(3) => \dec12_i_in_fu_82[4]_i_6_n_0\,
      S(2) => \dec12_i_in_fu_82[4]_i_7_n_0\,
      S(1) => \dec12_i_in_fu_82[4]_i_8_n_0\,
      S(0) => \dec12_i_in_fu_82[4]_i_9_n_0\
    );
\dec12_i_in_fu_82_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \dec12_i_in_fu_82_reg[4]_i_1_n_0\,
      CO(3) => \dec12_i_in_fu_82_reg[8]_i_1_n_0\,
      CO(2) => \dec12_i_in_fu_82_reg[8]_i_1_n_1\,
      CO(1) => \dec12_i_in_fu_82_reg[8]_i_1_n_2\,
      CO(0) => \dec12_i_in_fu_82_reg[8]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \dec12_i_in_fu_82[8]_i_2_n_0\,
      DI(2) => \dec12_i_in_fu_82[8]_i_3_n_0\,
      DI(1) => \dec12_i_in_fu_82[8]_i_4_n_0\,
      DI(0) => \dec12_i_in_fu_82[8]_i_5_n_0\,
      O(3 downto 0) => \dec12_i_in_fu_82_reg[11]\(3 downto 0),
      S(3) => \dec12_i_in_fu_82[8]_i_6_n_0\,
      S(2) => \dec12_i_in_fu_82[8]_i_7_n_0\,
      S(1) => \dec12_i_in_fu_82[8]_i_8_n_0\,
      S(0) => \dec12_i_in_fu_82[8]_i_9_n_0\
    );
\idx109_fu_78[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => ap_loop_init_int,
      I1 => Q(0),
      I2 => grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_230_1_fu_110_ap_start_reg,
      O => SR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_flow_control_loop_pipe_sequential_init_54 is
  port (
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \reuse_addr_reg_fu_46_reg[1]\ : out STD_LOGIC;
    \reuse_addr_reg_fu_46_reg[0]\ : out STD_LOGIC;
    \reuse_addr_reg_fu_46_reg[5]\ : out STD_LOGIC;
    \idx97_fu_54_reg[1]\ : out STD_LOGIC;
    \idx97_fu_54_reg[0]\ : out STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_123_1_fu_88_ap_start_reg : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    ap_loop_exit_ready_pp0_iter2_reg : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    reuse_addr_reg_fu_46 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \idx97_fu_54_reg[0]_0\ : in STD_LOGIC;
    \idx97_fu_54_reg[0]_1\ : in STD_LOGIC;
    \idx97_fu_54_reg[0]_2\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_flow_control_loop_pipe_sequential_init_54 : entity is "clefia_flow_control_loop_pipe_sequential_init";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_flow_control_loop_pipe_sequential_init_54;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_flow_control_loop_pipe_sequential_init_54 is
  signal ap_done_cache : STD_LOGIC;
  signal \ap_done_cache_i_1__34_n_0\ : STD_LOGIC;
  signal ap_loop_init_int : STD_LOGIC;
  signal \ap_loop_init_int_i_1__34_n_0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \ap_CS_fsm[3]_i_1__1\ : label is "soft_lutpair73";
  attribute SOFT_HLUTNM of \ap_CS_fsm[4]_i_1__3\ : label is "soft_lutpair73";
  attribute SOFT_HLUTNM of \idx97_fu_54[0]_i_1\ : label is "soft_lutpair75";
  attribute SOFT_HLUTNM of \idx97_fu_54[1]_i_1\ : label is "soft_lutpair75";
  attribute SOFT_HLUTNM of \reuse_addr_reg_fu_46[1]_i_1\ : label is "soft_lutpair74";
  attribute SOFT_HLUTNM of \reuse_reg_fu_50[7]_i_1\ : label is "soft_lutpair74";
begin
\ap_CS_fsm[3]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAEEAE"
    )
        port map (
      I0 => Q(0),
      I1 => Q(1),
      I2 => ap_done_cache,
      I3 => grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_123_1_fu_88_ap_start_reg,
      I4 => ap_loop_exit_ready_pp0_iter2_reg,
      O => D(0)
    );
\ap_CS_fsm[4]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8A88"
    )
        port map (
      I0 => Q(1),
      I1 => ap_loop_exit_ready_pp0_iter2_reg,
      I2 => grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_123_1_fu_88_ap_start_reg,
      I3 => ap_done_cache,
      O => D(1)
    );
\ap_done_cache_i_1__34\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"DC"
    )
        port map (
      I0 => grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_123_1_fu_88_ap_start_reg,
      I1 => ap_loop_exit_ready_pp0_iter2_reg,
      I2 => ap_done_cache,
      O => \ap_done_cache_i_1__34_n_0\
    );
ap_done_cache_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_done_cache_i_1__34_n_0\,
      Q => ap_done_cache,
      R => ap_rst_n_inv
    );
\ap_loop_init_int_i_1__34\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF4F"
    )
        port map (
      I0 => grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_123_1_fu_88_ap_start_reg,
      I1 => ap_loop_init_int,
      I2 => ap_rst_n,
      I3 => ap_loop_exit_ready_pp0_iter2_reg,
      O => \ap_loop_init_int_i_1__34_n_0\
    );
ap_loop_init_int_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_loop_init_int_i_1__34_n_0\,
      Q => ap_loop_init_int,
      R => '0'
    );
\idx97_fu_54[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00E6E6E6"
    )
        port map (
      I0 => \idx97_fu_54_reg[0]_2\,
      I1 => \idx97_fu_54_reg[0]_0\,
      I2 => \idx97_fu_54_reg[0]_1\,
      I3 => ap_loop_init_int,
      I4 => grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_123_1_fu_88_ap_start_reg,
      O => \idx97_fu_54_reg[0]\
    );
\idx97_fu_54[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00EAEAEA"
    )
        port map (
      I0 => \idx97_fu_54_reg[0]_1\,
      I1 => \idx97_fu_54_reg[0]_2\,
      I2 => \idx97_fu_54_reg[0]_0\,
      I3 => ap_loop_init_int,
      I4 => grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_123_1_fu_88_ap_start_reg,
      O => \idx97_fu_54_reg[1]\
    );
\reuse_addr_reg_fu_46[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE2E2E2"
    )
        port map (
      I0 => reuse_addr_reg_fu_46(0),
      I1 => \idx97_fu_54_reg[0]_0\,
      I2 => \idx97_fu_54_reg[0]_2\,
      I3 => ap_loop_init_int,
      I4 => grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_123_1_fu_88_ap_start_reg,
      O => \reuse_addr_reg_fu_46_reg[0]\
    );
\reuse_addr_reg_fu_46[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE2E2E2"
    )
        port map (
      I0 => reuse_addr_reg_fu_46(1),
      I1 => \idx97_fu_54_reg[0]_0\,
      I2 => \idx97_fu_54_reg[0]_1\,
      I3 => ap_loop_init_int,
      I4 => grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_123_1_fu_88_ap_start_reg,
      O => \reuse_addr_reg_fu_46_reg[1]\
    );
\reuse_addr_reg_fu_46[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F222"
    )
        port map (
      I0 => reuse_addr_reg_fu_46(2),
      I1 => \idx97_fu_54_reg[0]_0\,
      I2 => ap_loop_init_int,
      I3 => grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_123_1_fu_88_ap_start_reg,
      O => \reuse_addr_reg_fu_46_reg[5]\
    );
\reuse_reg_fu_50[7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_123_1_fu_88_ap_start_reg,
      I1 => ap_loop_init_int,
      O => SR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_flow_control_loop_pipe_sequential_init_55 is
  port (
    grp_ClefiaDecrypt_1_fu_212_Clefia_dec_ce0 : out STD_LOGIC;
    \Clefia_dec_addr_reg_157_reg[2]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \ap_CS_fsm_reg[17]\ : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \ap_CS_fsm_reg[1]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \ap_CS_fsm_reg[16]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \Clefia_dec_addr_reg_157_reg[1]\ : out STD_LOGIC;
    \Clefia_dec_addr_reg_157_reg[0]\ : out STD_LOGIC;
    ap_loop_init_int_reg_0 : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \ap_CS_fsm_reg[16]_0\ : out STD_LOGIC;
    \ap_CS_fsm_reg[9]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    ap_done : out STD_LOGIC;
    grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_123_129_fu_145_ap_start_reg_reg : out STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    Clefia_dec_addr_reg_141_reg0 : in STD_LOGIC;
    mem_reg : in STD_LOGIC;
    grp_ClefiaDecrypt_1_fu_212_Clefia_dec_we0 : in STD_LOGIC;
    mem_reg_0 : in STD_LOGIC;
    grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_116_127_fu_130_Clefia_dec_address0 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \ram_reg_i_93__5\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \ap_CS_fsm_reg[0]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \indvars_iv_fu_48_reg[2]\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_123_129_fu_145_ap_start_reg : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    grp_ClefiaDecrypt_1_fu_212_ap_start_reg : in STD_LOGIC;
    mem_reg_1 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    ap_start : in STD_LOGIC;
    \ap_CS_fsm_reg[10]\ : in STD_LOGIC_VECTOR ( 2 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_flow_control_loop_pipe_sequential_init_55 : entity is "clefia_flow_control_loop_pipe_sequential_init";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_flow_control_loop_pipe_sequential_init_55;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_flow_control_loop_pipe_sequential_init_55 is
  signal \^d\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \^e\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^ap_cs_fsm_reg[16]\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \^ap_done\ : STD_LOGIC;
  signal ap_done_cache : STD_LOGIC;
  signal \ap_done_cache_i_1__41_n_0\ : STD_LOGIC;
  signal ap_done_reg1 : STD_LOGIC;
  signal ap_loop_init_int : STD_LOGIC;
  signal \ap_loop_init_int_i_1__41_n_0\ : STD_LOGIC;
  signal mem_reg_i_29_n_0 : STD_LOGIC;
  signal \mem_reg_i_32__0_n_0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \Clefia_dec_addr_reg_157[0]_i_1\ : label is "soft_lutpair69";
  attribute SOFT_HLUTNM of \Clefia_dec_addr_reg_157[1]_i_1\ : label is "soft_lutpair69";
  attribute SOFT_HLUTNM of \ap_CS_fsm[0]_i_1__22\ : label is "soft_lutpair70";
  attribute SOFT_HLUTNM of \ap_CS_fsm[10]_i_1__3\ : label is "soft_lutpair72";
  attribute SOFT_HLUTNM of \ap_CS_fsm[17]_i_1__0\ : label is "soft_lutpair68";
  attribute SOFT_HLUTNM of \ap_loop_init_int_i_1__41\ : label is "soft_lutpair70";
  attribute SOFT_HLUTNM of grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_123_129_fu_145_ap_start_reg_i_1 : label is "soft_lutpair68";
  attribute SOFT_HLUTNM of \indvars_iv_fu_48[0]_i_1\ : label is "soft_lutpair71";
  attribute SOFT_HLUTNM of \indvars_iv_fu_48[2]_i_2\ : label is "soft_lutpair71";
  attribute SOFT_HLUTNM of int_ap_start_i_2 : label is "soft_lutpair72";
begin
  D(2 downto 0) <= \^d\(2 downto 0);
  E(0) <= \^e\(0);
  \ap_CS_fsm_reg[16]\(1 downto 0) <= \^ap_cs_fsm_reg[16]\(1 downto 0);
  ap_done <= \^ap_done\;
\Clefia_dec_addr_reg_157[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2AAA"
    )
        port map (
      I0 => \indvars_iv_fu_48_reg[2]\(0),
      I1 => grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_123_129_fu_145_ap_start_reg,
      I2 => \ap_CS_fsm_reg[0]\(0),
      I3 => ap_loop_init_int,
      O => \^d\(0)
    );
\Clefia_dec_addr_reg_157[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2AAA"
    )
        port map (
      I0 => \indvars_iv_fu_48_reg[2]\(1),
      I1 => grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_123_129_fu_145_ap_start_reg,
      I2 => \ap_CS_fsm_reg[0]\(0),
      I3 => ap_loop_init_int,
      O => \^d\(1)
    );
\Clefia_dec_addr_reg_157[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"80FF"
    )
        port map (
      I0 => grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_123_129_fu_145_ap_start_reg,
      I1 => \ap_CS_fsm_reg[0]\(0),
      I2 => ap_loop_init_int,
      I3 => \indvars_iv_fu_48_reg[2]\(2),
      O => \^d\(2)
    );
\ap_CS_fsm[0]_i_1__22\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \ap_CS_fsm_reg[0]\(1),
      I1 => \^e\(0),
      O => \ap_CS_fsm_reg[1]\(0)
    );
\ap_CS_fsm[0]_i_1__23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BA00FFFFBA00BA00"
    )
        port map (
      I0 => ap_done_reg1,
      I1 => grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_123_129_fu_145_ap_start_reg,
      I2 => ap_done_cache,
      I3 => Q(3),
      I4 => grp_ClefiaDecrypt_1_fu_212_ap_start_reg,
      I5 => Q(0),
      O => \^ap_cs_fsm_reg[16]\(0)
    );
\ap_CS_fsm[0]_i_1__26\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => \^ap_done\,
      I1 => ap_start,
      I2 => \ap_CS_fsm_reg[10]\(0),
      O => \ap_CS_fsm_reg[9]\(0)
    );
\ap_CS_fsm[10]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => \ap_CS_fsm_reg[10]\(1),
      I1 => \^ap_cs_fsm_reg[16]\(0),
      I2 => \ap_CS_fsm_reg[10]\(2),
      O => \ap_CS_fsm_reg[9]\(1)
    );
\ap_CS_fsm[17]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AEAAAEAE"
    )
        port map (
      I0 => Q(2),
      I1 => Q(3),
      I2 => ap_done_reg1,
      I3 => grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_123_129_fu_145_ap_start_reg,
      I4 => ap_done_cache,
      O => \^ap_cs_fsm_reg[16]\(1)
    );
\ap_CS_fsm[17]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000100000000000"
    )
        port map (
      I0 => \indvars_iv_fu_48_reg[2]\(1),
      I1 => ap_loop_init_int,
      I2 => \ap_CS_fsm_reg[0]\(0),
      I3 => grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_123_129_fu_145_ap_start_reg,
      I4 => \indvars_iv_fu_48_reg[2]\(0),
      I5 => \indvars_iv_fu_48_reg[2]\(2),
      O => ap_done_reg1
    );
\ap_CS_fsm[1]_i_1__24\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^e\(0),
      I1 => \ap_CS_fsm_reg[0]\(1),
      O => \ap_CS_fsm_reg[1]\(1)
    );
\ap_done_cache_i_1__41\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ap_done_reg1,
      I1 => grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_123_129_fu_145_ap_start_reg,
      I2 => ap_done_cache,
      O => \ap_done_cache_i_1__41_n_0\
    );
ap_done_cache_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_done_cache_i_1__41_n_0\,
      Q => ap_done_cache,
      R => ap_rst_n_inv
    );
\ap_loop_init_int_i_1__41\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BBFB"
    )
        port map (
      I0 => ap_done_reg1,
      I1 => ap_rst_n,
      I2 => ap_loop_init_int,
      I3 => \ap_CS_fsm_reg[0]\(1),
      O => \ap_loop_init_int_i_1__41_n_0\
    );
ap_loop_init_int_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_loop_init_int_i_1__41_n_0\,
      Q => ap_loop_init_int,
      R => '0'
    );
grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_123_129_fu_145_ap_start_reg_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => Q(2),
      I1 => ap_done_reg1,
      I2 => grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_123_129_fu_145_ap_start_reg,
      O => \ap_CS_fsm_reg[16]_0\
    );
grp_ClefiaDecrypt_1_fu_212_ap_start_reg_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF45FFFFFF0000"
    )
        port map (
      I0 => ap_done_reg1,
      I1 => grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_123_129_fu_145_ap_start_reg,
      I2 => ap_done_cache,
      I3 => Q(3),
      I4 => \ap_CS_fsm_reg[10]\(1),
      I5 => grp_ClefiaDecrypt_1_fu_212_ap_start_reg,
      O => grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_123_129_fu_145_ap_start_reg_reg
    );
\indvars_iv_fu_48[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F0FB"
    )
        port map (
      I0 => \indvars_iv_fu_48_reg[2]\(1),
      I1 => \indvars_iv_fu_48_reg[2]\(2),
      I2 => ap_loop_init_int,
      I3 => \indvars_iv_fu_48_reg[2]\(0),
      O => ap_loop_init_int_reg_0(0)
    );
\indvars_iv_fu_48[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"12"
    )
        port map (
      I0 => \indvars_iv_fu_48_reg[2]\(1),
      I1 => ap_loop_init_int,
      I2 => \indvars_iv_fu_48_reg[2]\(0),
      O => ap_loop_init_int_reg_0(1)
    );
\indvars_iv_fu_48[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEFF000000000000"
    )
        port map (
      I0 => \indvars_iv_fu_48_reg[2]\(1),
      I1 => ap_loop_init_int,
      I2 => \indvars_iv_fu_48_reg[2]\(0),
      I3 => \indvars_iv_fu_48_reg[2]\(2),
      I4 => \ap_CS_fsm_reg[0]\(0),
      I5 => grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_123_129_fu_145_ap_start_reg,
      O => \^e\(0)
    );
\indvars_iv_fu_48[2]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1440"
    )
        port map (
      I0 => ap_loop_init_int,
      I1 => \indvars_iv_fu_48_reg[2]\(2),
      I2 => \indvars_iv_fu_48_reg[2]\(1),
      I3 => \indvars_iv_fu_48_reg[2]\(0),
      O => ap_loop_init_int_reg_0(2)
    );
int_ap_start_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \ap_CS_fsm_reg[10]\(2),
      I1 => \^ap_cs_fsm_reg[16]\(0),
      O => \^ap_done\
    );
mem_reg_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00F08888"
    )
        port map (
      I0 => Q(1),
      I1 => Clefia_dec_addr_reg_141_reg0,
      I2 => mem_reg_i_29_n_0,
      I3 => mem_reg,
      I4 => Q(3),
      I5 => grp_ClefiaDecrypt_1_fu_212_Clefia_dec_we0,
      O => grp_ClefiaDecrypt_1_fu_212_Clefia_dec_ce0
    );
mem_reg_i_29: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFDDDDDDD"
    )
        port map (
      I0 => \indvars_iv_fu_48_reg[2]\(2),
      I1 => \indvars_iv_fu_48_reg[2]\(0),
      I2 => grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_123_129_fu_145_ap_start_reg,
      I3 => \ap_CS_fsm_reg[0]\(0),
      I4 => ap_loop_init_int,
      I5 => \indvars_iv_fu_48_reg[2]\(1),
      O => mem_reg_i_29_n_0
    );
mem_reg_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B800B800B8FFB800"
    )
        port map (
      I0 => mem_reg_1(2),
      I1 => \ap_CS_fsm_reg[0]\(1),
      I2 => \^d\(2),
      I3 => Q(3),
      I4 => grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_116_127_fu_130_Clefia_dec_address0(1),
      I5 => Q(1),
      O => \Clefia_dec_addr_reg_157_reg[2]\(1)
    );
\mem_reg_i_32__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8888888BBBBBBBB"
    )
        port map (
      I0 => mem_reg_1(2),
      I1 => \ap_CS_fsm_reg[0]\(1),
      I2 => grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_123_129_fu_145_ap_start_reg,
      I3 => \ap_CS_fsm_reg[0]\(0),
      I4 => ap_loop_init_int,
      I5 => \indvars_iv_fu_48_reg[2]\(2),
      O => \mem_reg_i_32__0_n_0\
    );
mem_reg_i_4: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \mem_reg_i_32__0_n_0\,
      I1 => Q(3),
      I2 => mem_reg_0,
      I3 => Q(1),
      I4 => grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_116_127_fu_130_Clefia_dec_address0(0),
      O => \Clefia_dec_addr_reg_157_reg[2]\(0)
    );
\mem_reg_i_45__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88B8B8B8B8B8B8B8"
    )
        port map (
      I0 => mem_reg_1(0),
      I1 => \ap_CS_fsm_reg[0]\(1),
      I2 => \indvars_iv_fu_48_reg[2]\(0),
      I3 => grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_123_129_fu_145_ap_start_reg,
      I4 => \ap_CS_fsm_reg[0]\(0),
      I5 => ap_loop_init_int,
      O => \Clefia_dec_addr_reg_157_reg[0]\
    );
\mem_reg_i_47__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88B8B8B8B8B8B8B8"
    )
        port map (
      I0 => mem_reg_1(1),
      I1 => \ap_CS_fsm_reg[0]\(1),
      I2 => \indvars_iv_fu_48_reg[2]\(1),
      I3 => grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_123_129_fu_145_ap_start_reg,
      I4 => \ap_CS_fsm_reg[0]\(0),
      I5 => ap_loop_init_int,
      O => \Clefia_dec_addr_reg_157_reg[1]\
    );
ram_reg_i_253: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => \^d\(1),
      I1 => Q(3),
      I2 => Q(1),
      I3 => \ram_reg_i_93__5\(0),
      O => \ap_CS_fsm_reg[17]\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_flow_control_loop_pipe_sequential_init_56 is
  port (
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    ap_done_cache_reg_0 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \Clefia_dec_addr_reg_141_reg[2]\ : out STD_LOGIC;
    ap_loop_init_int_reg_0 : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \indvars_iv1_fu_44_reg[2]\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \ap_CS_fsm_reg[14]\ : out STD_LOGIC;
    \int_Clefia_dec_shift0_reg[0]\ : out STD_LOGIC;
    \int_Clefia_dec_shift0_reg[1]\ : out STD_LOGIC;
    \ap_CS_fsm_reg[17]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \Clefia_dec_addr_reg_141_reg[2]_0\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_123_128_fu_137_ap_start_reg : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    mem_reg : in STD_LOGIC_VECTOR ( 2 downto 0 );
    mem_reg_0 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    mem_reg_1 : in STD_LOGIC;
    grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_116_127_fu_130_Clefia_dec_address0 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    mem_reg_2 : in STD_LOGIC;
    grp_ClefiaDecrypt_1_fu_212_Clefia_dec_ce0 : in STD_LOGIC;
    \int_Clefia_dec_shift0_reg[0]_0\ : in STD_LOGIC;
    \int_Clefia_dec_shift0_reg[1]_0\ : in STD_LOGIC;
    grp_ClefiaDecrypt_1_fu_212_Clefia_dec_we0 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_flow_control_loop_pipe_sequential_init_56 : entity is "clefia_flow_control_loop_pipe_sequential_init";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_flow_control_loop_pipe_sequential_init_56;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_flow_control_loop_pipe_sequential_init_56 is
  signal \^e\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal ap_done_cache : STD_LOGIC;
  signal \ap_done_cache_i_1__40_n_0\ : STD_LOGIC;
  signal ap_done_reg1 : STD_LOGIC;
  signal ap_loop_init_int : STD_LOGIC;
  signal \ap_loop_init_int_i_1__40_n_0\ : STD_LOGIC;
  signal \^ap_loop_init_int_reg_0\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal grp_ClefiaDecrypt_1_fu_212_Clefia_dec_address0 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \mem_reg_i_44__0_n_0\ : STD_LOGIC;
  signal \mem_reg_i_46__0_n_0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \Clefia_dec_addr_reg_141[0]_i_1\ : label is "soft_lutpair62";
  attribute SOFT_HLUTNM of \Clefia_dec_addr_reg_141[1]_i_1\ : label is "soft_lutpair62";
  attribute SOFT_HLUTNM of \Clefia_dec_addr_reg_141[2]_i_1\ : label is "soft_lutpair63";
  attribute SOFT_HLUTNM of \ap_CS_fsm[0]_i_1__21\ : label is "soft_lutpair67";
  attribute SOFT_HLUTNM of \ap_CS_fsm[15]_i_1__0\ : label is "soft_lutpair61";
  attribute SOFT_HLUTNM of \ap_CS_fsm[16]_i_1__0\ : label is "soft_lutpair61";
  attribute SOFT_HLUTNM of \ap_CS_fsm[1]_i_1__23\ : label is "soft_lutpair67";
  attribute SOFT_HLUTNM of \ap_done_cache_i_1__40\ : label is "soft_lutpair66";
  attribute SOFT_HLUTNM of \ap_loop_init_int_i_1__40\ : label is "soft_lutpair63";
  attribute SOFT_HLUTNM of grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_123_128_fu_137_ap_start_reg_i_1 : label is "soft_lutpair66";
  attribute SOFT_HLUTNM of \indvars_iv1_fu_44[0]_i_1\ : label is "soft_lutpair64";
  attribute SOFT_HLUTNM of \indvars_iv1_fu_44[2]_i_2\ : label is "soft_lutpair64";
  attribute SOFT_HLUTNM of \int_Clefia_dec_shift0[0]_i_1\ : label is "soft_lutpair65";
  attribute SOFT_HLUTNM of \int_Clefia_dec_shift0[1]_i_1\ : label is "soft_lutpair65";
begin
  E(0) <= \^e\(0);
  ap_loop_init_int_reg_0(2 downto 0) <= \^ap_loop_init_int_reg_0\(2 downto 0);
\Clefia_dec_addr_reg_141[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2AAA"
    )
        port map (
      I0 => \Clefia_dec_addr_reg_141_reg[2]_0\(0),
      I1 => grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_123_128_fu_137_ap_start_reg,
      I2 => Q(0),
      I3 => ap_loop_init_int,
      O => \^ap_loop_init_int_reg_0\(0)
    );
\Clefia_dec_addr_reg_141[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2AAA"
    )
        port map (
      I0 => \Clefia_dec_addr_reg_141_reg[2]_0\(1),
      I1 => grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_123_128_fu_137_ap_start_reg,
      I2 => Q(0),
      I3 => ap_loop_init_int,
      O => \^ap_loop_init_int_reg_0\(1)
    );
\Clefia_dec_addr_reg_141[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => ap_loop_init_int,
      I1 => \Clefia_dec_addr_reg_141_reg[2]_0\(2),
      O => \^ap_loop_init_int_reg_0\(2)
    );
\ap_CS_fsm[0]_i_1__21\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => Q(1),
      I1 => \^e\(0),
      O => D(0)
    );
\ap_CS_fsm[15]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABBAAAA"
    )
        port map (
      I0 => mem_reg(0),
      I1 => ap_done_reg1,
      I2 => grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_123_128_fu_137_ap_start_reg,
      I3 => ap_done_cache,
      I4 => mem_reg(1),
      O => ap_done_cache_reg_0(0)
    );
\ap_CS_fsm[16]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F200"
    )
        port map (
      I0 => ap_done_cache,
      I1 => grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_123_128_fu_137_ap_start_reg,
      I2 => ap_done_reg1,
      I3 => mem_reg(1),
      O => ap_done_cache_reg_0(1)
    );
\ap_CS_fsm[16]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000080"
    )
        port map (
      I0 => \Clefia_dec_addr_reg_141_reg[2]_0\(2),
      I1 => grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_123_128_fu_137_ap_start_reg,
      I2 => Q(0),
      I3 => ap_loop_init_int,
      I4 => \Clefia_dec_addr_reg_141_reg[2]_0\(1),
      I5 => \Clefia_dec_addr_reg_141_reg[2]_0\(0),
      O => ap_done_reg1
    );
\ap_CS_fsm[1]_i_1__23\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^e\(0),
      I1 => Q(1),
      O => D(1)
    );
\ap_done_cache_i_1__40\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ap_done_reg1,
      I1 => grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_123_128_fu_137_ap_start_reg,
      I2 => ap_done_cache,
      O => \ap_done_cache_i_1__40_n_0\
    );
ap_done_cache_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_done_cache_i_1__40_n_0\,
      Q => ap_done_cache,
      R => ap_rst_n_inv
    );
\ap_loop_init_int_i_1__40\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BBFB"
    )
        port map (
      I0 => ap_done_reg1,
      I1 => ap_rst_n,
      I2 => ap_loop_init_int,
      I3 => Q(1),
      O => \ap_loop_init_int_i_1__40_n_0\
    );
ap_loop_init_int_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_loop_init_int_i_1__40_n_0\,
      Q => ap_loop_init_int,
      R => '0'
    );
grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_123_128_fu_137_ap_start_reg_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => mem_reg(0),
      I1 => ap_done_reg1,
      I2 => grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_123_128_fu_137_ap_start_reg,
      O => \ap_CS_fsm_reg[14]\
    );
\indvars_iv1_fu_44[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F0FD"
    )
        port map (
      I0 => \Clefia_dec_addr_reg_141_reg[2]_0\(2),
      I1 => \Clefia_dec_addr_reg_141_reg[2]_0\(1),
      I2 => ap_loop_init_int,
      I3 => \Clefia_dec_addr_reg_141_reg[2]_0\(0),
      O => \indvars_iv1_fu_44_reg[2]\(0)
    );
\indvars_iv1_fu_44[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"12"
    )
        port map (
      I0 => \Clefia_dec_addr_reg_141_reg[2]_0\(1),
      I1 => ap_loop_init_int,
      I2 => \Clefia_dec_addr_reg_141_reg[2]_0\(0),
      O => \indvars_iv1_fu_44_reg[2]\(1)
    );
\indvars_iv1_fu_44[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFD000000000000"
    )
        port map (
      I0 => \Clefia_dec_addr_reg_141_reg[2]_0\(2),
      I1 => ap_loop_init_int,
      I2 => \Clefia_dec_addr_reg_141_reg[2]_0\(1),
      I3 => \Clefia_dec_addr_reg_141_reg[2]_0\(0),
      I4 => Q(0),
      I5 => grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_123_128_fu_137_ap_start_reg,
      O => \^e\(0)
    );
\indvars_iv1_fu_44[2]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1220"
    )
        port map (
      I0 => \Clefia_dec_addr_reg_141_reg[2]_0\(2),
      I1 => ap_loop_init_int,
      I2 => \Clefia_dec_addr_reg_141_reg[2]_0\(0),
      I3 => \Clefia_dec_addr_reg_141_reg[2]_0\(1),
      O => \indvars_iv1_fu_44_reg[2]\(2)
    );
\int_Clefia_dec_shift0[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => grp_ClefiaDecrypt_1_fu_212_Clefia_dec_address0(0),
      I1 => grp_ClefiaDecrypt_1_fu_212_Clefia_dec_ce0,
      I2 => \int_Clefia_dec_shift0_reg[0]_0\,
      O => \int_Clefia_dec_shift0_reg[0]\
    );
\int_Clefia_dec_shift0[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => grp_ClefiaDecrypt_1_fu_212_Clefia_dec_address0(1),
      I1 => grp_ClefiaDecrypt_1_fu_212_Clefia_dec_ce0,
      I2 => \int_Clefia_dec_shift0_reg[1]_0\,
      O => \int_Clefia_dec_shift0_reg[1]\
    );
\mem_reg_i_25__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => grp_ClefiaDecrypt_1_fu_212_Clefia_dec_address0(0),
      I1 => grp_ClefiaDecrypt_1_fu_212_Clefia_dec_we0,
      I2 => grp_ClefiaDecrypt_1_fu_212_Clefia_dec_address0(1),
      O => \ap_CS_fsm_reg[17]\(3)
    );
\mem_reg_i_26__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
        port map (
      I0 => grp_ClefiaDecrypt_1_fu_212_Clefia_dec_we0,
      I1 => grp_ClefiaDecrypt_1_fu_212_Clefia_dec_address0(0),
      I2 => grp_ClefiaDecrypt_1_fu_212_Clefia_dec_address0(1),
      O => \ap_CS_fsm_reg[17]\(2)
    );
\mem_reg_i_27__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => grp_ClefiaDecrypt_1_fu_212_Clefia_dec_address0(0),
      I1 => grp_ClefiaDecrypt_1_fu_212_Clefia_dec_we0,
      I2 => grp_ClefiaDecrypt_1_fu_212_Clefia_dec_address0(1),
      O => \ap_CS_fsm_reg[17]\(1)
    );
\mem_reg_i_28__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => grp_ClefiaDecrypt_1_fu_212_Clefia_dec_we0,
      I1 => grp_ClefiaDecrypt_1_fu_212_Clefia_dec_address0(0),
      I2 => grp_ClefiaDecrypt_1_fu_212_Clefia_dec_address0(1),
      O => \ap_CS_fsm_reg[17]\(0)
    );
\mem_reg_i_33__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8888888BBBBBBBB"
    )
        port map (
      I0 => mem_reg_0(2),
      I1 => Q(1),
      I2 => ap_loop_init_int,
      I3 => Q(0),
      I4 => grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_123_128_fu_137_ap_start_reg,
      I5 => \Clefia_dec_addr_reg_141_reg[2]_0\(2),
      O => \Clefia_dec_addr_reg_141_reg[2]\
    );
\mem_reg_i_42__0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \mem_reg_i_44__0_n_0\,
      I1 => mem_reg_2,
      O => grp_ClefiaDecrypt_1_fu_212_Clefia_dec_address0(0),
      S => mem_reg(2)
    );
\mem_reg_i_43__0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \mem_reg_i_46__0_n_0\,
      I1 => mem_reg_1,
      O => grp_ClefiaDecrypt_1_fu_212_Clefia_dec_address0(1),
      S => mem_reg(2)
    );
\mem_reg_i_44__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => mem_reg_0(0),
      I1 => Q(1),
      I2 => \^ap_loop_init_int_reg_0\(0),
      I3 => mem_reg(1),
      I4 => grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_116_127_fu_130_Clefia_dec_address0(0),
      O => \mem_reg_i_44__0_n_0\
    );
\mem_reg_i_46__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => mem_reg_0(1),
      I1 => Q(1),
      I2 => \^ap_loop_init_int_reg_0\(1),
      I3 => mem_reg(1),
      I4 => grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_116_127_fu_130_Clefia_dec_address0(1),
      O => \mem_reg_i_46__0_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_flow_control_loop_pipe_sequential_init_57 is
  port (
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \reuse_addr_reg_fu_42_reg[1]\ : out STD_LOGIC;
    \reuse_addr_reg_fu_42_reg[0]\ : out STD_LOGIC;
    \reuse_addr_reg_fu_42_reg[5]\ : out STD_LOGIC;
    \idx101_fu_50_reg[1]\ : out STD_LOGIC;
    \idx101_fu_50_reg[0]\ : out STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_123_124_fu_96_ap_start_reg : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    ap_loop_exit_ready_pp0_iter2_reg : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    reuse_addr_reg_fu_42 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    ap_enable_reg_pp0_iter1_1 : in STD_LOGIC;
    grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_123_124_fu_96_rin_address1 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \idx101_fu_50_reg[0]_0\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_flow_control_loop_pipe_sequential_init_57 : entity is "clefia_flow_control_loop_pipe_sequential_init";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_flow_control_loop_pipe_sequential_init_57;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_flow_control_loop_pipe_sequential_init_57 is
  signal ap_done_cache : STD_LOGIC;
  signal \ap_done_cache_i_1__35_n_0\ : STD_LOGIC;
  signal ap_loop_init_int : STD_LOGIC;
  signal \ap_loop_init_int_i_1__35_n_0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \ap_CS_fsm[5]_i_1__3\ : label is "soft_lutpair57";
  attribute SOFT_HLUTNM of \ap_CS_fsm[6]_i_1__3\ : label is "soft_lutpair57";
  attribute SOFT_HLUTNM of \idx101_fu_50[0]_i_1\ : label is "soft_lutpair59";
  attribute SOFT_HLUTNM of \idx101_fu_50[1]_i_1\ : label is "soft_lutpair59";
  attribute SOFT_HLUTNM of \reuse_addr_reg_fu_42[1]_i_1\ : label is "soft_lutpair58";
  attribute SOFT_HLUTNM of \reuse_reg_fu_46[7]_i_1\ : label is "soft_lutpair58";
begin
\ap_CS_fsm[5]_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABBAAAA"
    )
        port map (
      I0 => Q(0),
      I1 => ap_loop_exit_ready_pp0_iter2_reg,
      I2 => grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_123_124_fu_96_ap_start_reg,
      I3 => ap_done_cache,
      I4 => Q(1),
      O => D(0)
    );
\ap_CS_fsm[6]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AA08"
    )
        port map (
      I0 => Q(1),
      I1 => ap_done_cache,
      I2 => grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_123_124_fu_96_ap_start_reg,
      I3 => ap_loop_exit_ready_pp0_iter2_reg,
      O => D(1)
    );
\ap_done_cache_i_1__35\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"DC"
    )
        port map (
      I0 => grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_123_124_fu_96_ap_start_reg,
      I1 => ap_loop_exit_ready_pp0_iter2_reg,
      I2 => ap_done_cache,
      O => \ap_done_cache_i_1__35_n_0\
    );
ap_done_cache_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_done_cache_i_1__35_n_0\,
      Q => ap_done_cache,
      R => ap_rst_n_inv
    );
\ap_loop_init_int_i_1__35\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF4F"
    )
        port map (
      I0 => grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_123_124_fu_96_ap_start_reg,
      I1 => ap_loop_init_int,
      I2 => ap_rst_n,
      I3 => ap_loop_exit_ready_pp0_iter2_reg,
      O => \ap_loop_init_int_i_1__35_n_0\
    );
ap_loop_init_int_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_loop_init_int_i_1__35_n_0\,
      Q => ap_loop_init_int,
      R => '0'
    );
\idx101_fu_50[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00E6E6E6"
    )
        port map (
      I0 => \idx101_fu_50_reg[0]_0\,
      I1 => ap_enable_reg_pp0_iter1_1,
      I2 => grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_123_124_fu_96_rin_address1(0),
      I3 => ap_loop_init_int,
      I4 => grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_123_124_fu_96_ap_start_reg,
      O => \idx101_fu_50_reg[0]\
    );
\idx101_fu_50[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00EAEAEA"
    )
        port map (
      I0 => grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_123_124_fu_96_rin_address1(0),
      I1 => \idx101_fu_50_reg[0]_0\,
      I2 => ap_enable_reg_pp0_iter1_1,
      I3 => ap_loop_init_int,
      I4 => grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_123_124_fu_96_ap_start_reg,
      O => \idx101_fu_50_reg[1]\
    );
\reuse_addr_reg_fu_42[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE2E2E2"
    )
        port map (
      I0 => reuse_addr_reg_fu_42(0),
      I1 => ap_enable_reg_pp0_iter1_1,
      I2 => \idx101_fu_50_reg[0]_0\,
      I3 => ap_loop_init_int,
      I4 => grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_123_124_fu_96_ap_start_reg,
      O => \reuse_addr_reg_fu_42_reg[0]\
    );
\reuse_addr_reg_fu_42[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE2E2E2"
    )
        port map (
      I0 => reuse_addr_reg_fu_42(1),
      I1 => ap_enable_reg_pp0_iter1_1,
      I2 => grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_123_124_fu_96_rin_address1(0),
      I3 => ap_loop_init_int,
      I4 => grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_123_124_fu_96_ap_start_reg,
      O => \reuse_addr_reg_fu_42_reg[1]\
    );
\reuse_addr_reg_fu_42[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F222"
    )
        port map (
      I0 => reuse_addr_reg_fu_42(2),
      I1 => ap_enable_reg_pp0_iter1_1,
      I2 => ap_loop_init_int,
      I3 => grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_123_124_fu_96_ap_start_reg,
      O => \reuse_addr_reg_fu_42_reg[5]\
    );
\reuse_reg_fu_46[7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_123_124_fu_96_ap_start_reg,
      I1 => ap_loop_init_int,
      O => SR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_flow_control_loop_pipe_sequential_init_58 is
  port (
    grp_ClefiaDecrypt_1_fu_212_ct_address0 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \idx_fu_30_reg[2]\ : out STD_LOGIC;
    idx_fu_300 : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    add_ln117_fu_74_p2 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    grp_ClefiaDecrypt_1_fu_212_ap_start_reg_reg : out STD_LOGIC;
    ct_address0 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    \zext_ln114_reg_98_reg[0]\ : in STD_LOGIC;
    ap_done_cache_reg_0 : in STD_LOGIC;
    \zext_ln114_reg_98_reg[2]\ : in STD_LOGIC;
    ap_loop_exit_ready_pp0_iter1_reg_reg : in STD_LOGIC;
    ap_loop_exit_ready_pp0_iter1_reg_reg_0 : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    ap_loop_exit_ready_pp0_iter1_reg : in STD_LOGIC;
    grp_ClefiaDecrypt_1_fu_212_ap_start_reg : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \q0_reg[7]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    grp_clefia_Pipeline_VITIS_LOOP_116_1_fu_205_ct_address0 : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_flow_control_loop_pipe_sequential_init_58 : entity is "clefia_flow_control_loop_pipe_sequential_init";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_flow_control_loop_pipe_sequential_init_58;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_flow_control_loop_pipe_sequential_init_58 is
  signal ap_done_cache : STD_LOGIC;
  signal \ap_done_cache_i_1__33_n_0\ : STD_LOGIC;
  signal ap_loop_init_int : STD_LOGIC;
  signal \ap_loop_init_int_i_1__33_n_0\ : STD_LOGIC;
  signal \^idx_fu_30_reg[2]\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \ap_CS_fsm[2]_i_1__3\ : label is "soft_lutpair54";
  attribute SOFT_HLUTNM of \ap_done_cache_i_1__33\ : label is "soft_lutpair54";
  attribute SOFT_HLUTNM of \ap_loop_init_int_i_1__33\ : label is "soft_lutpair53";
  attribute SOFT_HLUTNM of \idx_fu_30[1]_i_1__1\ : label is "soft_lutpair56";
  attribute SOFT_HLUTNM of \idx_fu_30[2]_i_1__1\ : label is "soft_lutpair52";
  attribute SOFT_HLUTNM of \idx_fu_30[3]_i_2__0\ : label is "soft_lutpair52";
  attribute SOFT_HLUTNM of \zext_ln114_reg_98[0]_i_1__6\ : label is "soft_lutpair53";
  attribute SOFT_HLUTNM of \zext_ln114_reg_98[1]_i_1__6\ : label is "soft_lutpair56";
  attribute SOFT_HLUTNM of \zext_ln114_reg_98[2]_i_1__6\ : label is "soft_lutpair55";
  attribute SOFT_HLUTNM of \zext_ln114_reg_98[3]_i_1__6\ : label is "soft_lutpair55";
begin
  \idx_fu_30_reg[2]\ <= \^idx_fu_30_reg[2]\;
\ap_CS_fsm[1]_i_1__25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8F888F8F88888888"
    )
        port map (
      I0 => grp_ClefiaDecrypt_1_fu_212_ap_start_reg,
      I1 => Q(0),
      I2 => ap_loop_exit_ready_pp0_iter1_reg,
      I3 => ap_done_cache_reg_0,
      I4 => ap_done_cache,
      I5 => Q(1),
      O => D(0)
    );
\ap_CS_fsm[2]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AA08"
    )
        port map (
      I0 => Q(1),
      I1 => ap_done_cache,
      I2 => ap_done_cache_reg_0,
      I3 => ap_loop_exit_ready_pp0_iter1_reg,
      O => D(1)
    );
\ap_done_cache_i_1__33\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"DC"
    )
        port map (
      I0 => ap_done_cache_reg_0,
      I1 => ap_loop_exit_ready_pp0_iter1_reg,
      I2 => ap_done_cache,
      O => \ap_done_cache_i_1__33_n_0\
    );
ap_done_cache_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_done_cache_i_1__33_n_0\,
      Q => ap_done_cache,
      R => ap_rst_n_inv
    );
\ap_loop_exit_ready_pp0_iter1_reg_i_1__22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0800000000000000"
    )
        port map (
      I0 => \zext_ln114_reg_98_reg[2]\,
      I1 => ap_loop_exit_ready_pp0_iter1_reg_reg,
      I2 => ap_loop_init_int,
      I3 => ap_done_cache_reg_0,
      I4 => \zext_ln114_reg_98_reg[0]\,
      I5 => ap_loop_exit_ready_pp0_iter1_reg_reg_0,
      O => \^idx_fu_30_reg[2]\
    );
\ap_loop_init_int_i_1__33\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF4F"
    )
        port map (
      I0 => ap_done_cache_reg_0,
      I1 => ap_loop_init_int,
      I2 => ap_rst_n,
      I3 => ap_loop_exit_ready_pp0_iter1_reg,
      O => \ap_loop_init_int_i_1__33_n_0\
    );
ap_loop_init_int_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_loop_init_int_i_1__33_n_0\,
      Q => ap_loop_init_int,
      R => '0'
    );
grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_116_1_fu_80_ap_start_reg_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D5C0"
    )
        port map (
      I0 => \^idx_fu_30_reg[2]\,
      I1 => grp_ClefiaDecrypt_1_fu_212_ap_start_reg,
      I2 => Q(0),
      I3 => ap_done_cache_reg_0,
      O => grp_ClefiaDecrypt_1_fu_212_ap_start_reg_reg
    );
\idx_fu_30[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => ap_loop_init_int,
      I1 => \zext_ln114_reg_98_reg[0]\,
      O => add_ln117_fu_74_p2(0)
    );
\idx_fu_30[1]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"12"
    )
        port map (
      I0 => ap_loop_exit_ready_pp0_iter1_reg_reg,
      I1 => ap_loop_init_int,
      I2 => \zext_ln114_reg_98_reg[0]\,
      O => add_ln117_fu_74_p2(1)
    );
\idx_fu_30[2]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0708"
    )
        port map (
      I0 => ap_loop_exit_ready_pp0_iter1_reg_reg,
      I1 => \zext_ln114_reg_98_reg[0]\,
      I2 => ap_loop_init_int,
      I3 => \zext_ln114_reg_98_reg[2]\,
      O => add_ln117_fu_74_p2(2)
    );
\idx_fu_30[3]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F700FF00FF00FF00"
    )
        port map (
      I0 => \zext_ln114_reg_98_reg[2]\,
      I1 => ap_loop_exit_ready_pp0_iter1_reg_reg,
      I2 => ap_loop_init_int,
      I3 => ap_done_cache_reg_0,
      I4 => \zext_ln114_reg_98_reg[0]\,
      I5 => ap_loop_exit_ready_pp0_iter1_reg_reg_0,
      O => idx_fu_300
    );
\idx_fu_30[3]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"060A0A0A"
    )
        port map (
      I0 => ap_loop_exit_ready_pp0_iter1_reg_reg_0,
      I1 => \zext_ln114_reg_98_reg[0]\,
      I2 => ap_loop_init_int,
      I3 => ap_loop_exit_ready_pp0_iter1_reg_reg,
      I4 => \zext_ln114_reg_98_reg[2]\,
      O => add_ln117_fu_74_p2(3)
    );
\ram_reg_0_15_0_0_i_3__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2AFF2A00"
    )
        port map (
      I0 => \zext_ln114_reg_98_reg[0]\,
      I1 => ap_loop_init_int,
      I2 => ap_done_cache_reg_0,
      I3 => \q0_reg[7]\(0),
      I4 => grp_clefia_Pipeline_VITIS_LOOP_116_1_fu_205_ct_address0(0),
      O => ct_address0(0)
    );
\ram_reg_0_15_0_0_i_4__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2AFF2A00"
    )
        port map (
      I0 => ap_loop_exit_ready_pp0_iter1_reg_reg,
      I1 => ap_loop_init_int,
      I2 => ap_done_cache_reg_0,
      I3 => \q0_reg[7]\(0),
      I4 => grp_clefia_Pipeline_VITIS_LOOP_116_1_fu_205_ct_address0(1),
      O => ct_address0(1)
    );
\ram_reg_0_15_0_0_i_5__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2AFF2A00"
    )
        port map (
      I0 => \zext_ln114_reg_98_reg[2]\,
      I1 => ap_loop_init_int,
      I2 => ap_done_cache_reg_0,
      I3 => \q0_reg[7]\(0),
      I4 => grp_clefia_Pipeline_VITIS_LOOP_116_1_fu_205_ct_address0(2),
      O => ct_address0(2)
    );
\ram_reg_0_15_0_0_i_6__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2AFF2A00"
    )
        port map (
      I0 => ap_loop_exit_ready_pp0_iter1_reg_reg_0,
      I1 => ap_loop_init_int,
      I2 => ap_done_cache_reg_0,
      I3 => \q0_reg[7]\(0),
      I4 => grp_clefia_Pipeline_VITIS_LOOP_116_1_fu_205_ct_address0(3),
      O => ct_address0(3)
    );
\zext_ln114_reg_98[0]_i_1__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \zext_ln114_reg_98_reg[0]\,
      I1 => ap_loop_init_int,
      I2 => ap_done_cache_reg_0,
      O => grp_ClefiaDecrypt_1_fu_212_ct_address0(0)
    );
\zext_ln114_reg_98[1]_i_1__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => ap_loop_exit_ready_pp0_iter1_reg_reg,
      I1 => ap_loop_init_int,
      I2 => ap_done_cache_reg_0,
      O => grp_ClefiaDecrypt_1_fu_212_ct_address0(1)
    );
\zext_ln114_reg_98[2]_i_1__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \zext_ln114_reg_98_reg[2]\,
      I1 => ap_loop_init_int,
      I2 => ap_done_cache_reg_0,
      O => grp_ClefiaDecrypt_1_fu_212_ct_address0(2)
    );
\zext_ln114_reg_98[3]_i_1__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => ap_loop_exit_ready_pp0_iter1_reg_reg_0,
      I1 => ap_loop_init_int,
      I2 => ap_done_cache_reg_0,
      O => grp_ClefiaDecrypt_1_fu_212_ct_address0(3)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_flow_control_loop_pipe_sequential_init_59 is
  port (
    rout_address0 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_116_127_fu_130_rout_address0 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \dst_assign_41_fu_44_reg[2]\ : out STD_LOGIC;
    dst_assign_41_fu_440 : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    add_ln117_fu_88_p2 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \ap_CS_fsm_reg[12]\ : out STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    \zext_ln114_reg_112_reg[0]\ : in STD_LOGIC;
    grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_116_127_fu_130_ap_start_reg : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_116_126_fu_124_rout_address0 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \zext_ln114_reg_112_reg[2]\ : in STD_LOGIC;
    ap_loop_exit_ready_pp0_iter1_reg_reg : in STD_LOGIC;
    ap_loop_exit_ready_pp0_iter1_reg_reg_0 : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    ap_loop_exit_ready_pp0_iter1_reg : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_flow_control_loop_pipe_sequential_init_59 : entity is "clefia_flow_control_loop_pipe_sequential_init";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_flow_control_loop_pipe_sequential_init_59;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_flow_control_loop_pipe_sequential_init_59 is
  signal ap_done_cache : STD_LOGIC;
  signal \ap_done_cache_i_1__39_n_0\ : STD_LOGIC;
  signal ap_loop_init_int : STD_LOGIC;
  signal \ap_loop_init_int_i_1__39_n_0\ : STD_LOGIC;
  signal \^dst_assign_41_fu_44_reg[2]\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \ap_CS_fsm[13]_i_1__2\ : label is "soft_lutpair46";
  attribute SOFT_HLUTNM of \ap_CS_fsm[14]_i_1__2\ : label is "soft_lutpair46";
  attribute SOFT_HLUTNM of \ap_loop_init_int_i_1__39\ : label is "soft_lutpair48";
  attribute SOFT_HLUTNM of \dst_assign_41_fu_44[0]_i_1\ : label is "soft_lutpair51";
  attribute SOFT_HLUTNM of \dst_assign_41_fu_44[1]_i_1\ : label is "soft_lutpair51";
  attribute SOFT_HLUTNM of \dst_assign_41_fu_44[2]_i_1\ : label is "soft_lutpair47";
  attribute SOFT_HLUTNM of \dst_assign_41_fu_44[3]_i_2\ : label is "soft_lutpair47";
  attribute SOFT_HLUTNM of grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_116_127_fu_130_ap_start_reg_i_1 : label is "soft_lutpair49";
  attribute SOFT_HLUTNM of \zext_ln114_reg_112[0]_i_1__1\ : label is "soft_lutpair48";
  attribute SOFT_HLUTNM of \zext_ln114_reg_112[1]_i_1__1\ : label is "soft_lutpair50";
  attribute SOFT_HLUTNM of \zext_ln114_reg_112[2]_i_1__1\ : label is "soft_lutpair49";
  attribute SOFT_HLUTNM of \zext_ln114_reg_112[3]_i_1__2\ : label is "soft_lutpair50";
begin
  \dst_assign_41_fu_44_reg[2]\ <= \^dst_assign_41_fu_44_reg[2]\;
\ap_CS_fsm[13]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AEAAAEAE"
    )
        port map (
      I0 => Q(0),
      I1 => Q(1),
      I2 => ap_loop_exit_ready_pp0_iter1_reg,
      I3 => grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_116_127_fu_130_ap_start_reg,
      I4 => ap_done_cache,
      O => D(0)
    );
\ap_CS_fsm[14]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AA08"
    )
        port map (
      I0 => Q(1),
      I1 => ap_done_cache,
      I2 => grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_116_127_fu_130_ap_start_reg,
      I3 => ap_loop_exit_ready_pp0_iter1_reg,
      O => D(1)
    );
\ap_done_cache_i_1__39\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"DC"
    )
        port map (
      I0 => grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_116_127_fu_130_ap_start_reg,
      I1 => ap_loop_exit_ready_pp0_iter1_reg,
      I2 => ap_done_cache,
      O => \ap_done_cache_i_1__39_n_0\
    );
ap_done_cache_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_done_cache_i_1__39_n_0\,
      Q => ap_done_cache,
      R => ap_rst_n_inv
    );
\ap_loop_exit_ready_pp0_iter1_reg_i_1__25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0800000000000000"
    )
        port map (
      I0 => \zext_ln114_reg_112_reg[2]\,
      I1 => ap_loop_exit_ready_pp0_iter1_reg_reg_0,
      I2 => ap_loop_init_int,
      I3 => grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_116_127_fu_130_ap_start_reg,
      I4 => \zext_ln114_reg_112_reg[0]\,
      I5 => ap_loop_exit_ready_pp0_iter1_reg_reg,
      O => \^dst_assign_41_fu_44_reg[2]\
    );
\ap_loop_init_int_i_1__39\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF4F"
    )
        port map (
      I0 => grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_116_127_fu_130_ap_start_reg,
      I1 => ap_loop_init_int,
      I2 => ap_rst_n,
      I3 => ap_loop_exit_ready_pp0_iter1_reg,
      O => \ap_loop_init_int_i_1__39_n_0\
    );
ap_loop_init_int_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_loop_init_int_i_1__39_n_0\,
      Q => ap_loop_init_int,
      R => '0'
    );
\dst_assign_41_fu_44[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => ap_loop_init_int,
      I1 => \zext_ln114_reg_112_reg[0]\,
      O => add_ln117_fu_88_p2(0)
    );
\dst_assign_41_fu_44[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"12"
    )
        port map (
      I0 => ap_loop_exit_ready_pp0_iter1_reg_reg_0,
      I1 => ap_loop_init_int,
      I2 => \zext_ln114_reg_112_reg[0]\,
      O => add_ln117_fu_88_p2(1)
    );
\dst_assign_41_fu_44[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0708"
    )
        port map (
      I0 => ap_loop_exit_ready_pp0_iter1_reg_reg_0,
      I1 => \zext_ln114_reg_112_reg[0]\,
      I2 => ap_loop_init_int,
      I3 => \zext_ln114_reg_112_reg[2]\,
      O => add_ln117_fu_88_p2(2)
    );
\dst_assign_41_fu_44[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F700FF00FF00FF00"
    )
        port map (
      I0 => \zext_ln114_reg_112_reg[2]\,
      I1 => ap_loop_exit_ready_pp0_iter1_reg_reg_0,
      I2 => ap_loop_init_int,
      I3 => grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_116_127_fu_130_ap_start_reg,
      I4 => \zext_ln114_reg_112_reg[0]\,
      I5 => ap_loop_exit_ready_pp0_iter1_reg_reg,
      O => dst_assign_41_fu_440
    );
\dst_assign_41_fu_44[3]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"060A0A0A"
    )
        port map (
      I0 => ap_loop_exit_ready_pp0_iter1_reg_reg,
      I1 => \zext_ln114_reg_112_reg[0]\,
      I2 => ap_loop_init_int,
      I3 => ap_loop_exit_ready_pp0_iter1_reg_reg_0,
      I4 => \zext_ln114_reg_112_reg[2]\,
      O => add_ln117_fu_88_p2(3)
    );
grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_116_127_fu_130_ap_start_reg_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => Q(0),
      I1 => \^dst_assign_41_fu_44_reg[2]\,
      I2 => grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_116_127_fu_130_ap_start_reg,
      O => \ap_CS_fsm_reg[12]\
    );
\ram_reg_0_15_0_0_i_2__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2AFF2A00"
    )
        port map (
      I0 => \zext_ln114_reg_112_reg[0]\,
      I1 => ap_loop_init_int,
      I2 => grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_116_127_fu_130_ap_start_reg,
      I3 => Q(1),
      I4 => grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_116_126_fu_124_rout_address0(0),
      O => rout_address0(0)
    );
\ram_reg_0_15_0_0_i_3__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2AFF2A00"
    )
        port map (
      I0 => ap_loop_exit_ready_pp0_iter1_reg_reg_0,
      I1 => ap_loop_init_int,
      I2 => grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_116_127_fu_130_ap_start_reg,
      I3 => Q(1),
      I4 => grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_116_126_fu_124_rout_address0(1),
      O => rout_address0(1)
    );
\ram_reg_0_15_0_0_i_4__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2AFF2A00"
    )
        port map (
      I0 => \zext_ln114_reg_112_reg[2]\,
      I1 => ap_loop_init_int,
      I2 => grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_116_127_fu_130_ap_start_reg,
      I3 => Q(1),
      I4 => grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_116_126_fu_124_rout_address0(2),
      O => rout_address0(2)
    );
\ram_reg_0_15_0_0_i_5__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2AFF2A00"
    )
        port map (
      I0 => ap_loop_exit_ready_pp0_iter1_reg_reg,
      I1 => ap_loop_init_int,
      I2 => grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_116_127_fu_130_ap_start_reg,
      I3 => Q(1),
      I4 => grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_116_126_fu_124_rout_address0(3),
      O => rout_address0(3)
    );
\zext_ln114_reg_112[0]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \zext_ln114_reg_112_reg[0]\,
      I1 => ap_loop_init_int,
      I2 => grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_116_127_fu_130_ap_start_reg,
      O => grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_116_127_fu_130_rout_address0(0)
    );
\zext_ln114_reg_112[1]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => ap_loop_exit_ready_pp0_iter1_reg_reg_0,
      I1 => ap_loop_init_int,
      I2 => grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_116_127_fu_130_ap_start_reg,
      O => grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_116_127_fu_130_rout_address0(1)
    );
\zext_ln114_reg_112[2]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \zext_ln114_reg_112_reg[2]\,
      I1 => ap_loop_init_int,
      I2 => grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_116_127_fu_130_ap_start_reg,
      O => grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_116_127_fu_130_rout_address0(2)
    );
\zext_ln114_reg_112[3]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => ap_loop_exit_ready_pp0_iter1_reg_reg,
      I1 => ap_loop_init_int,
      I2 => grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_116_127_fu_130_ap_start_reg,
      O => grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_116_127_fu_130_rout_address0(3)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_flow_control_loop_pipe_sequential_init_6 is
  port (
    grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_16_fu_118_ap_start_reg_reg : out STD_LOGIC;
    grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_16_fu_118_ap_ready : out STD_LOGIC;
    ap_sig_allocacmp_idx_i29_load : out STD_LOGIC_VECTOR ( 0 to 0 );
    \idx_i29_fu_40_reg[2]\ : out STD_LOGIC;
    idx_i29_fu_400 : out STD_LOGIC;
    ADDRBWRADDR : out STD_LOGIC_VECTOR ( 7 downto 0 );
    add_ln124_fu_109_p2 : out STD_LOGIC_VECTOR ( 4 downto 0 );
    D : out STD_LOGIC_VECTOR ( 2 downto 0 );
    ap_done_cache_reg_0 : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_16_fu_118_ap_start_reg : in STD_LOGIC;
    ap_loop_exit_ready_pp0_iter1_reg : in STD_LOGIC;
    \ap_CS_fsm_reg[7]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    or_ln364_reg_2791 : in STD_LOGIC;
    \ap_CS_fsm_reg[9]\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    ap_loop_exit_ready_pp0_iter1_reg_reg : in STD_LOGIC;
    ap_loop_exit_ready_pp0_iter1_reg_reg_0 : in STD_LOGIC;
    ap_loop_exit_ready_pp0_iter1_reg_reg_1 : in STD_LOGIC;
    \idx_i29_fu_40_reg[4]\ : in STD_LOGIC;
    \idx_i29_fu_40_reg[4]_0\ : in STD_LOGIC;
    trunc_ln374_reg_287 : in STD_LOGIC;
    \ap_CS_fsm_reg[9]_0\ : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    q0_reg : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_flow_control_loop_pipe_sequential_init_6 : entity is "clefia_flow_control_loop_pipe_sequential_init";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_flow_control_loop_pipe_sequential_init_6;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_flow_control_loop_pipe_sequential_init_6 is
  signal \ap_CS_fsm[9]_i_2__2_n_0\ : STD_LOGIC;
  signal ap_done_cache : STD_LOGIC;
  signal \ap_done_cache_i_1__3_n_0\ : STD_LOGIC;
  signal ap_loop_init_int : STD_LOGIC;
  signal \ap_loop_init_int_i_1__4_n_0\ : STD_LOGIC;
  signal \^ap_sig_allocacmp_idx_i29_load\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_16_fu_118_ap_start_reg_i_2_n_0 : STD_LOGIC;
  signal \idx_i29_fu_40[4]_i_3_n_0\ : STD_LOGIC;
  signal \^idx_i29_fu_40_reg[2]\ : STD_LOGIC;
  signal \q0_reg_i_11__1_n_0\ : STD_LOGIC;
  signal \q0_reg_i_11__1_n_1\ : STD_LOGIC;
  signal \q0_reg_i_11__1_n_2\ : STD_LOGIC;
  signal \q0_reg_i_11__1_n_3\ : STD_LOGIC;
  signal q0_reg_i_32_n_0 : STD_LOGIC;
  signal \NLW_q0_reg_i_10__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_q0_reg_i_10__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \ap_CS_fsm[8]_i_1\ : label is "soft_lutpair560";
  attribute SOFT_HLUTNM of \ap_CS_fsm[9]_i_2__2\ : label is "soft_lutpair560";
  attribute SOFT_HLUTNM of \ap_loop_init_int_i_1__4\ : label is "soft_lutpair563";
  attribute SOFT_HLUTNM of grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_16_fu_118_ap_start_reg_i_1 : label is "soft_lutpair562";
  attribute SOFT_HLUTNM of \idx_i29_fu_40[0]_i_1\ : label is "soft_lutpair564";
  attribute SOFT_HLUTNM of \idx_i29_fu_40[1]_i_1\ : label is "soft_lutpair564";
  attribute SOFT_HLUTNM of \idx_i29_fu_40[2]_i_1\ : label is "soft_lutpair561";
  attribute SOFT_HLUTNM of \idx_i29_fu_40[3]_i_1\ : label is "soft_lutpair561";
  attribute SOFT_HLUTNM of \idx_i29_fu_40[4]_i_3\ : label is "soft_lutpair562";
  attribute SOFT_HLUTNM of \idx_i29_load_reg_170[4]_i_1\ : label is "soft_lutpair563";
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \q0_reg_i_10__1\ : label is 35;
  attribute ADDER_THRESHOLD of \q0_reg_i_11__1\ : label is 35;
begin
  ap_sig_allocacmp_idx_i29_load(0) <= \^ap_sig_allocacmp_idx_i29_load\(0);
  \idx_i29_fu_40_reg[2]\ <= \^idx_i29_fu_40_reg[2]\;
\ap_CS_fsm[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"44444444F4F444F4"
    )
        port map (
      I0 => \ap_CS_fsm_reg[7]\(0),
      I1 => or_ln364_reg_2791,
      I2 => \ap_CS_fsm_reg[9]\(0),
      I3 => ap_done_cache,
      I4 => grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_16_fu_118_ap_start_reg,
      I5 => ap_loop_exit_ready_pp0_iter1_reg,
      O => D(0)
    );
\ap_CS_fsm[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"88880080"
    )
        port map (
      I0 => trunc_ln374_reg_287,
      I1 => \ap_CS_fsm_reg[9]\(0),
      I2 => ap_done_cache,
      I3 => grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_16_fu_118_ap_start_reg,
      I4 => ap_loop_exit_ready_pp0_iter1_reg,
      O => D(1)
    );
\ap_CS_fsm[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF111"
    )
        port map (
      I0 => \ap_CS_fsm[9]_i_2__2_n_0\,
      I1 => trunc_ln374_reg_287,
      I2 => \ap_CS_fsm_reg[9]\(2),
      I3 => \ap_CS_fsm_reg[9]_0\,
      I4 => \ap_CS_fsm_reg[9]\(1),
      O => D(2)
    );
\ap_CS_fsm[9]_i_2__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"45FF"
    )
        port map (
      I0 => ap_loop_exit_ready_pp0_iter1_reg,
      I1 => grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_16_fu_118_ap_start_reg,
      I2 => ap_done_cache,
      I3 => \ap_CS_fsm_reg[9]\(0),
      O => \ap_CS_fsm[9]_i_2__2_n_0\
    );
\ap_done_cache_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"DC"
    )
        port map (
      I0 => grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_16_fu_118_ap_start_reg,
      I1 => ap_loop_exit_ready_pp0_iter1_reg,
      I2 => ap_done_cache,
      O => \ap_done_cache_i_1__3_n_0\
    );
ap_done_cache_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_done_cache_i_1__3_n_0\,
      Q => ap_done_cache,
      R => ap_done_cache_reg_0
    );
\ap_loop_exit_ready_pp0_iter1_reg_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000008"
    )
        port map (
      I0 => grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_16_fu_118_ap_start_reg,
      I1 => \^ap_sig_allocacmp_idx_i29_load\(0),
      I2 => ap_loop_exit_ready_pp0_iter1_reg_reg,
      I3 => ap_loop_exit_ready_pp0_iter1_reg_reg_0,
      I4 => ap_loop_exit_ready_pp0_iter1_reg_reg_1,
      I5 => \^idx_i29_fu_40_reg[2]\,
      O => grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_16_fu_118_ap_ready
    );
\ap_loop_init_int_i_1__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF4F"
    )
        port map (
      I0 => grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_16_fu_118_ap_start_reg,
      I1 => ap_loop_init_int,
      I2 => ap_rst_n,
      I3 => ap_loop_exit_ready_pp0_iter1_reg,
      O => \ap_loop_init_int_i_1__4_n_0\
    );
ap_loop_init_int_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_loop_init_int_i_1__4_n_0\,
      Q => ap_loop_init_int,
      R => '0'
    );
grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_16_fu_118_ap_start_reg_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_16_fu_118_ap_start_reg_i_2_n_0,
      I1 => grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_16_fu_118_ap_start_reg,
      I2 => \ap_CS_fsm_reg[7]\(0),
      I3 => or_ln364_reg_2791,
      O => grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_16_fu_118_ap_start_reg_reg
    );
grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_16_fu_118_ap_start_reg_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000010000"
    )
        port map (
      I0 => \idx_i29_fu_40_reg[4]\,
      I1 => ap_loop_exit_ready_pp0_iter1_reg_reg_1,
      I2 => ap_loop_exit_ready_pp0_iter1_reg_reg_0,
      I3 => ap_loop_exit_ready_pp0_iter1_reg_reg,
      I4 => \idx_i29_fu_40_reg[4]_0\,
      I5 => \idx_i29_fu_40[4]_i_3_n_0\,
      O => grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_16_fu_118_ap_start_reg_i_2_n_0
    );
\idx_i29_fu_40[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => ap_loop_init_int,
      I1 => ap_loop_exit_ready_pp0_iter1_reg_reg_0,
      O => add_ln124_fu_109_p2(0)
    );
\idx_i29_fu_40[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"12"
    )
        port map (
      I0 => ap_loop_exit_ready_pp0_iter1_reg_reg_0,
      I1 => ap_loop_init_int,
      I2 => ap_loop_exit_ready_pp0_iter1_reg_reg,
      O => add_ln124_fu_109_p2(1)
    );
\idx_i29_fu_40[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"060A"
    )
        port map (
      I0 => \idx_i29_fu_40_reg[4]\,
      I1 => ap_loop_exit_ready_pp0_iter1_reg_reg,
      I2 => ap_loop_init_int,
      I3 => ap_loop_exit_ready_pp0_iter1_reg_reg_0,
      O => add_ln124_fu_109_p2(2)
    );
\idx_i29_fu_40[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"060A0A0A"
    )
        port map (
      I0 => ap_loop_exit_ready_pp0_iter1_reg_reg_1,
      I1 => ap_loop_exit_ready_pp0_iter1_reg_reg_0,
      I2 => ap_loop_init_int,
      I3 => ap_loop_exit_ready_pp0_iter1_reg_reg,
      I4 => \idx_i29_fu_40_reg[4]\,
      O => add_ln124_fu_109_p2(3)
    );
\idx_i29_fu_40[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAAAAA2"
    )
        port map (
      I0 => grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_16_fu_118_ap_start_reg,
      I1 => \^ap_sig_allocacmp_idx_i29_load\(0),
      I2 => ap_loop_exit_ready_pp0_iter1_reg_reg,
      I3 => ap_loop_exit_ready_pp0_iter1_reg_reg_0,
      I4 => ap_loop_exit_ready_pp0_iter1_reg_reg_1,
      I5 => \^idx_i29_fu_40_reg[2]\,
      O => idx_i29_fu_400
    );
\idx_i29_fu_40[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"006A00AA00AA00AA"
    )
        port map (
      I0 => \idx_i29_fu_40_reg[4]_0\,
      I1 => \idx_i29_fu_40_reg[4]\,
      I2 => ap_loop_exit_ready_pp0_iter1_reg_reg,
      I3 => \idx_i29_fu_40[4]_i_3_n_0\,
      I4 => ap_loop_exit_ready_pp0_iter1_reg_reg_0,
      I5 => ap_loop_exit_ready_pp0_iter1_reg_reg_1,
      O => add_ln124_fu_109_p2(4)
    );
\idx_i29_fu_40[4]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_16_fu_118_ap_start_reg,
      I1 => ap_loop_init_int,
      O => \idx_i29_fu_40[4]_i_3_n_0\
    );
\idx_i29_load_reg_170[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \idx_i29_fu_40_reg[4]_0\,
      I1 => ap_loop_init_int,
      I2 => grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_16_fu_118_ap_start_reg,
      O => \^ap_sig_allocacmp_idx_i29_load\(0)
    );
\q0_reg_i_10__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \q0_reg_i_11__1_n_0\,
      CO(3 downto 0) => \NLW_q0_reg_i_10__1_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_q0_reg_i_10__1_O_UNCONNECTED\(3 downto 1),
      O(0) => ADDRBWRADDR(7),
      S(3 downto 1) => B"000",
      S(0) => q0_reg(3)
    );
\q0_reg_i_11__1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \q0_reg_i_11__1_n_0\,
      CO(2) => \q0_reg_i_11__1_n_1\,
      CO(1) => \q0_reg_i_11__1_n_2\,
      CO(0) => \q0_reg_i_11__1_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => trunc_ln374_reg_287,
      O(3 downto 0) => ADDRBWRADDR(6 downto 3),
      S(3 downto 1) => q0_reg(2 downto 0),
      S(0) => q0_reg_i_32_n_0
    );
\q0_reg_i_12__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => ap_loop_exit_ready_pp0_iter1_reg_reg_1,
      I1 => ap_loop_init_int,
      I2 => grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_16_fu_118_ap_start_reg,
      O => ADDRBWRADDR(2)
    );
\q0_reg_i_13__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \idx_i29_fu_40_reg[4]\,
      I1 => ap_loop_init_int,
      I2 => grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_16_fu_118_ap_start_reg,
      O => \^idx_i29_fu_40_reg[2]\
    );
\q0_reg_i_14__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => ap_loop_exit_ready_pp0_iter1_reg_reg,
      I1 => ap_loop_init_int,
      I2 => grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_16_fu_118_ap_start_reg,
      O => ADDRBWRADDR(1)
    );
\q0_reg_i_15__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => ap_loop_exit_ready_pp0_iter1_reg_reg_0,
      I1 => ap_loop_init_int,
      I2 => grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_16_fu_118_ap_start_reg,
      O => ADDRBWRADDR(0)
    );
q0_reg_i_32: unisim.vcomponents.LUT4
    generic map(
      INIT => X"95AA"
    )
        port map (
      I0 => trunc_ln374_reg_287,
      I1 => grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_16_fu_118_ap_start_reg,
      I2 => ap_loop_init_int,
      I3 => \idx_i29_fu_40_reg[4]_0\,
      O => q0_reg_i_32_n_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_flow_control_loop_pipe_sequential_init_60 is
  port (
    ADDRBWRADDR : out STD_LOGIC_VECTOR ( 3 downto 0 );
    grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_116_126_fu_124_fout_address0 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \idx119_fu_30_reg[2]\ : out STD_LOGIC;
    idx119_fu_300 : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    add_ln117_fu_74_p2 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \ap_CS_fsm_reg[10]\ : out STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    ram_reg : in STD_LOGIC;
    grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_116_126_fu_124_ap_start_reg : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ADDRARDADDR : in STD_LOGIC_VECTOR ( 2 downto 0 );
    ram_reg_0 : in STD_LOGIC;
    ram_reg_1 : in STD_LOGIC;
    ram_reg_2 : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    ap_loop_exit_ready_pp0_iter1_reg : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_flow_control_loop_pipe_sequential_init_60 : entity is "clefia_flow_control_loop_pipe_sequential_init";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_flow_control_loop_pipe_sequential_init_60;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_flow_control_loop_pipe_sequential_init_60 is
  signal ap_done_cache : STD_LOGIC;
  signal \ap_done_cache_i_1__38_n_0\ : STD_LOGIC;
  signal ap_loop_init_int : STD_LOGIC;
  signal \ap_loop_init_int_i_1__38_n_0\ : STD_LOGIC;
  signal \^idx119_fu_30_reg[2]\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \ap_CS_fsm[11]_i_1__2\ : label is "soft_lutpair40";
  attribute SOFT_HLUTNM of \ap_CS_fsm[12]_i_1__2\ : label is "soft_lutpair40";
  attribute SOFT_HLUTNM of \ap_loop_init_int_i_1__38\ : label is "soft_lutpair42";
  attribute SOFT_HLUTNM of grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_116_126_fu_124_ap_start_reg_i_1 : label is "soft_lutpair43";
  attribute SOFT_HLUTNM of \idx119_fu_30[0]_i_1__0\ : label is "soft_lutpair45";
  attribute SOFT_HLUTNM of \idx119_fu_30[1]_i_1__0\ : label is "soft_lutpair45";
  attribute SOFT_HLUTNM of \idx119_fu_30[2]_i_1__0\ : label is "soft_lutpair41";
  attribute SOFT_HLUTNM of \idx119_fu_30[3]_i_2__0\ : label is "soft_lutpair41";
  attribute SOFT_HLUTNM of \zext_ln114_10_reg_98[0]_i_1\ : label is "soft_lutpair42";
  attribute SOFT_HLUTNM of \zext_ln114_10_reg_98[1]_i_1\ : label is "soft_lutpair44";
  attribute SOFT_HLUTNM of \zext_ln114_10_reg_98[2]_i_1\ : label is "soft_lutpair43";
  attribute SOFT_HLUTNM of \zext_ln114_10_reg_98[3]_i_1\ : label is "soft_lutpair44";
begin
  \idx119_fu_30_reg[2]\ <= \^idx119_fu_30_reg[2]\;
\ap_CS_fsm[11]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AEAAAEAE"
    )
        port map (
      I0 => Q(0),
      I1 => Q(1),
      I2 => ap_loop_exit_ready_pp0_iter1_reg,
      I3 => grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_116_126_fu_124_ap_start_reg,
      I4 => ap_done_cache,
      O => D(0)
    );
\ap_CS_fsm[12]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AA08"
    )
        port map (
      I0 => Q(1),
      I1 => ap_done_cache,
      I2 => grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_116_126_fu_124_ap_start_reg,
      I3 => ap_loop_exit_ready_pp0_iter1_reg,
      O => D(1)
    );
\ap_done_cache_i_1__38\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"DC"
    )
        port map (
      I0 => grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_116_126_fu_124_ap_start_reg,
      I1 => ap_loop_exit_ready_pp0_iter1_reg,
      I2 => ap_done_cache,
      O => \ap_done_cache_i_1__38_n_0\
    );
ap_done_cache_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_done_cache_i_1__38_n_0\,
      Q => ap_done_cache,
      R => ap_rst_n_inv
    );
\ap_loop_exit_ready_pp0_iter1_reg_i_1__24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0800000000000000"
    )
        port map (
      I0 => ram_reg_0,
      I1 => ram_reg,
      I2 => ap_loop_init_int,
      I3 => grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_116_126_fu_124_ap_start_reg,
      I4 => ram_reg_2,
      I5 => ram_reg_1,
      O => \^idx119_fu_30_reg[2]\
    );
\ap_loop_init_int_i_1__38\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF4F"
    )
        port map (
      I0 => grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_116_126_fu_124_ap_start_reg,
      I1 => ap_loop_init_int,
      I2 => ap_rst_n,
      I3 => ap_loop_exit_ready_pp0_iter1_reg,
      O => \ap_loop_init_int_i_1__38_n_0\
    );
ap_loop_init_int_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_loop_init_int_i_1__38_n_0\,
      Q => ap_loop_init_int,
      R => '0'
    );
grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_116_126_fu_124_ap_start_reg_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => Q(0),
      I1 => \^idx119_fu_30_reg[2]\,
      I2 => grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_116_126_fu_124_ap_start_reg,
      O => \ap_CS_fsm_reg[10]\
    );
\idx119_fu_30[0]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => ap_loop_init_int,
      I1 => ram_reg_2,
      O => add_ln117_fu_74_p2(0)
    );
\idx119_fu_30[1]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"12"
    )
        port map (
      I0 => ram_reg,
      I1 => ap_loop_init_int,
      I2 => ram_reg_2,
      O => add_ln117_fu_74_p2(1)
    );
\idx119_fu_30[2]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0708"
    )
        port map (
      I0 => ram_reg,
      I1 => ram_reg_2,
      I2 => ap_loop_init_int,
      I3 => ram_reg_0,
      O => add_ln117_fu_74_p2(2)
    );
\idx119_fu_30[3]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F700FF00FF00FF00"
    )
        port map (
      I0 => ram_reg_0,
      I1 => ram_reg,
      I2 => ap_loop_init_int,
      I3 => grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_116_126_fu_124_ap_start_reg,
      I4 => ram_reg_2,
      I5 => ram_reg_1,
      O => idx119_fu_300
    );
\idx119_fu_30[3]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"060A0A0A"
    )
        port map (
      I0 => ram_reg_1,
      I1 => ram_reg_2,
      I2 => ap_loop_init_int,
      I3 => ram_reg,
      I4 => ram_reg_0,
      O => add_ln117_fu_74_p2(3)
    );
\ram_reg_i_6__10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2AFF2A00"
    )
        port map (
      I0 => ram_reg_1,
      I1 => ap_loop_init_int,
      I2 => grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_116_126_fu_124_ap_start_reg,
      I3 => Q(1),
      I4 => ADDRARDADDR(2),
      O => ADDRBWRADDR(3)
    );
\ram_reg_i_7__11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2AFF2A00"
    )
        port map (
      I0 => ram_reg_0,
      I1 => ap_loop_init_int,
      I2 => grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_116_126_fu_124_ap_start_reg,
      I3 => Q(1),
      I4 => ADDRARDADDR(1),
      O => ADDRBWRADDR(2)
    );
\ram_reg_i_8__9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2AFF2A00"
    )
        port map (
      I0 => ram_reg,
      I1 => ap_loop_init_int,
      I2 => grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_116_126_fu_124_ap_start_reg,
      I3 => Q(1),
      I4 => ADDRARDADDR(0),
      O => ADDRBWRADDR(1)
    );
\ram_reg_i_9__11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"70FF"
    )
        port map (
      I0 => grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_116_126_fu_124_ap_start_reg,
      I1 => ap_loop_init_int,
      I2 => ram_reg_2,
      I3 => Q(1),
      O => ADDRBWRADDR(0)
    );
\zext_ln114_10_reg_98[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => ram_reg_2,
      I1 => ap_loop_init_int,
      I2 => grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_116_126_fu_124_ap_start_reg,
      O => grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_116_126_fu_124_fout_address0(0)
    );
\zext_ln114_10_reg_98[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => ram_reg,
      I1 => ap_loop_init_int,
      I2 => grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_116_126_fu_124_ap_start_reg,
      O => grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_116_126_fu_124_fout_address0(1)
    );
\zext_ln114_10_reg_98[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => ram_reg_0,
      I1 => ap_loop_init_int,
      I2 => grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_116_126_fu_124_ap_start_reg,
      O => grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_116_126_fu_124_fout_address0(2)
    );
\zext_ln114_10_reg_98[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => ram_reg_1,
      I1 => ap_loop_init_int,
      I2 => grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_116_126_fu_124_ap_start_reg,
      O => grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_116_126_fu_124_fout_address0(3)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_flow_control_loop_pipe_sequential_init_61 is
  port (
    rin_address0 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_116_125_fu_104_rin_address0 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \idx105_fu_30_reg[2]\ : out STD_LOGIC;
    idx105_fu_300 : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 2 downto 0 );
    add_ln117_fu_74_p2 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \ap_CS_fsm_reg[6]\ : out STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    \zext_ln114_9_reg_98_reg[0]\ : in STD_LOGIC;
    grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_116_125_fu_104_ap_start_reg : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \q1_reg[7]\ : in STD_LOGIC;
    \zext_ln114_9_reg_98_reg[2]\ : in STD_LOGIC;
    grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_116_1_fu_80_rin_address0 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ap_loop_exit_ready_pp0_iter1_reg_reg : in STD_LOGIC;
    ap_loop_exit_ready_pp0_iter1_reg_reg_0 : in STD_LOGIC;
    \q1_reg[7]_0\ : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    ap_loop_exit_ready_pp0_iter1_reg : in STD_LOGIC;
    icmp_ln230_fu_162_p2 : in STD_LOGIC;
    \ap_CS_fsm_reg[9]\ : in STD_LOGIC;
    \ap_CS_fsm_reg[9]_0\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_flow_control_loop_pipe_sequential_init_61 : entity is "clefia_flow_control_loop_pipe_sequential_init";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_flow_control_loop_pipe_sequential_init_61;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_flow_control_loop_pipe_sequential_init_61 is
  signal \ap_CS_fsm[9]_i_3__3_n_0\ : STD_LOGIC;
  signal ap_done_cache : STD_LOGIC;
  signal \ap_done_cache_i_1__36_n_0\ : STD_LOGIC;
  signal ap_loop_init_int : STD_LOGIC;
  signal \ap_loop_init_int_i_1__36_n_0\ : STD_LOGIC;
  signal \^grp_clefiadecrypt_1_pipeline_vitis_loop_116_125_fu_104_rin_address0\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^idx105_fu_30_reg[2]\ : STD_LOGIC;
  signal \ram_reg_0_15_0_0_i_12__0_n_0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \ap_CS_fsm[7]_i_1__3\ : label is "soft_lutpair34";
  attribute SOFT_HLUTNM of \ap_CS_fsm[8]_i_1__4\ : label is "soft_lutpair33";
  attribute SOFT_HLUTNM of \ap_CS_fsm[9]_i_3__3\ : label is "soft_lutpair33";
  attribute SOFT_HLUTNM of \ap_done_cache_i_1__36\ : label is "soft_lutpair34";
  attribute SOFT_HLUTNM of \ap_loop_init_int_i_1__36\ : label is "soft_lutpair36";
  attribute SOFT_HLUTNM of grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_116_125_fu_104_ap_start_reg_i_1 : label is "soft_lutpair37";
  attribute SOFT_HLUTNM of \idx105_fu_30[1]_i_1__0\ : label is "soft_lutpair38";
  attribute SOFT_HLUTNM of \idx105_fu_30[2]_i_1__0\ : label is "soft_lutpair35";
  attribute SOFT_HLUTNM of \idx105_fu_30[3]_i_2__0\ : label is "soft_lutpair35";
  attribute SOFT_HLUTNM of \ram_reg_0_15_0_0_i_12__0\ : label is "soft_lutpair37";
  attribute SOFT_HLUTNM of \zext_ln114_9_reg_98[0]_i_1\ : label is "soft_lutpair38";
  attribute SOFT_HLUTNM of \zext_ln114_9_reg_98[1]_i_1\ : label is "soft_lutpair39";
  attribute SOFT_HLUTNM of \zext_ln114_9_reg_98[2]_i_1\ : label is "soft_lutpair39";
  attribute SOFT_HLUTNM of \zext_ln114_9_reg_98[3]_i_1\ : label is "soft_lutpair36";
begin
  grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_116_125_fu_104_rin_address0(3 downto 0) <= \^grp_clefiadecrypt_1_pipeline_vitis_loop_116_125_fu_104_rin_address0\(3 downto 0);
  \idx105_fu_30_reg[2]\ <= \^idx105_fu_30_reg[2]\;
\ap_CS_fsm[7]_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAFBAAAA"
    )
        port map (
      I0 => Q(2),
      I1 => ap_done_cache,
      I2 => grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_116_125_fu_104_ap_start_reg,
      I3 => ap_loop_exit_ready_pp0_iter1_reg,
      I4 => Q(3),
      O => D(0)
    );
\ap_CS_fsm[8]_i_1__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000F200"
    )
        port map (
      I0 => ap_done_cache,
      I1 => grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_116_125_fu_104_ap_start_reg,
      I2 => ap_loop_exit_ready_pp0_iter1_reg,
      I3 => Q(3),
      I4 => icmp_ln230_fu_162_p2,
      O => D(1)
    );
\ap_CS_fsm[9]_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF88888F88"
    )
        port map (
      I0 => icmp_ln230_fu_162_p2,
      I1 => \ap_CS_fsm[9]_i_3__3_n_0\,
      I2 => \ap_CS_fsm_reg[9]\,
      I3 => Q(5),
      I4 => \ap_CS_fsm_reg[9]_0\,
      I5 => Q(4),
      O => D(2)
    );
\ap_CS_fsm[9]_i_3__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8A88"
    )
        port map (
      I0 => Q(3),
      I1 => ap_loop_exit_ready_pp0_iter1_reg,
      I2 => grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_116_125_fu_104_ap_start_reg,
      I3 => ap_done_cache,
      O => \ap_CS_fsm[9]_i_3__3_n_0\
    );
\ap_done_cache_i_1__36\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"DC"
    )
        port map (
      I0 => grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_116_125_fu_104_ap_start_reg,
      I1 => ap_loop_exit_ready_pp0_iter1_reg,
      I2 => ap_done_cache,
      O => \ap_done_cache_i_1__36_n_0\
    );
ap_done_cache_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_done_cache_i_1__36_n_0\,
      Q => ap_done_cache,
      R => ap_rst_n_inv
    );
\ap_loop_exit_ready_pp0_iter1_reg_i_1__23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0800000000000000"
    )
        port map (
      I0 => \zext_ln114_9_reg_98_reg[2]\,
      I1 => ap_loop_exit_ready_pp0_iter1_reg_reg,
      I2 => ap_loop_init_int,
      I3 => grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_116_125_fu_104_ap_start_reg,
      I4 => \zext_ln114_9_reg_98_reg[0]\,
      I5 => ap_loop_exit_ready_pp0_iter1_reg_reg_0,
      O => \^idx105_fu_30_reg[2]\
    );
\ap_loop_init_int_i_1__36\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF4F"
    )
        port map (
      I0 => grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_116_125_fu_104_ap_start_reg,
      I1 => ap_loop_init_int,
      I2 => ap_rst_n,
      I3 => ap_loop_exit_ready_pp0_iter1_reg,
      O => \ap_loop_init_int_i_1__36_n_0\
    );
ap_loop_init_int_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_loop_init_int_i_1__36_n_0\,
      Q => ap_loop_init_int,
      R => '0'
    );
grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_116_125_fu_104_ap_start_reg_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => Q(2),
      I1 => \^idx105_fu_30_reg[2]\,
      I2 => grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_116_125_fu_104_ap_start_reg,
      O => \ap_CS_fsm_reg[6]\
    );
\idx105_fu_30[0]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => ap_loop_init_int,
      I1 => \zext_ln114_9_reg_98_reg[0]\,
      O => add_ln117_fu_74_p2(0)
    );
\idx105_fu_30[1]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"12"
    )
        port map (
      I0 => ap_loop_exit_ready_pp0_iter1_reg_reg,
      I1 => ap_loop_init_int,
      I2 => \zext_ln114_9_reg_98_reg[0]\,
      O => add_ln117_fu_74_p2(1)
    );
\idx105_fu_30[2]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0708"
    )
        port map (
      I0 => ap_loop_exit_ready_pp0_iter1_reg_reg,
      I1 => \zext_ln114_9_reg_98_reg[0]\,
      I2 => ap_loop_init_int,
      I3 => \zext_ln114_9_reg_98_reg[2]\,
      O => add_ln117_fu_74_p2(2)
    );
\idx105_fu_30[3]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F700FF00FF00FF00"
    )
        port map (
      I0 => \zext_ln114_9_reg_98_reg[2]\,
      I1 => ap_loop_exit_ready_pp0_iter1_reg_reg,
      I2 => ap_loop_init_int,
      I3 => grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_116_125_fu_104_ap_start_reg,
      I4 => \zext_ln114_9_reg_98_reg[0]\,
      I5 => ap_loop_exit_ready_pp0_iter1_reg_reg_0,
      O => idx105_fu_300
    );
\idx105_fu_30[3]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"060A0A0A"
    )
        port map (
      I0 => ap_loop_exit_ready_pp0_iter1_reg_reg_0,
      I1 => \zext_ln114_9_reg_98_reg[0]\,
      I2 => ap_loop_init_int,
      I3 => ap_loop_exit_ready_pp0_iter1_reg_reg,
      I4 => \zext_ln114_9_reg_98_reg[2]\,
      O => add_ln117_fu_74_p2(3)
    );
\ram_reg_0_15_0_0_i_12__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_116_125_fu_104_ap_start_reg,
      I1 => ap_loop_init_int,
      O => \ram_reg_0_15_0_0_i_12__0_n_0\
    );
\ram_reg_0_15_0_0_i_3__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2AFF2A00"
    )
        port map (
      I0 => \zext_ln114_9_reg_98_reg[0]\,
      I1 => ap_loop_init_int,
      I2 => grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_116_125_fu_104_ap_start_reg,
      I3 => Q(3),
      I4 => \q1_reg[7]\,
      O => rin_address0(0)
    );
\ram_reg_0_15_0_0_i_4__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2AFF2A00"
    )
        port map (
      I0 => ap_loop_exit_ready_pp0_iter1_reg_reg,
      I1 => ap_loop_init_int,
      I2 => grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_116_125_fu_104_ap_start_reg,
      I3 => Q(3),
      I4 => \q1_reg[7]_0\,
      O => rin_address0(1)
    );
\ram_reg_0_15_0_0_i_5__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2F2F2F2F2F2F2F20"
    )
        port map (
      I0 => \zext_ln114_9_reg_98_reg[2]\,
      I1 => \ram_reg_0_15_0_0_i_12__0_n_0\,
      I2 => Q(3),
      I3 => Q(1),
      I4 => grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_116_1_fu_80_rin_address0(0),
      I5 => Q(0),
      O => rin_address0(2)
    );
\ram_reg_0_15_0_0_i_6__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB8B8"
    )
        port map (
      I0 => \^grp_clefiadecrypt_1_pipeline_vitis_loop_116_125_fu_104_rin_address0\(3),
      I1 => Q(3),
      I2 => Q(1),
      I3 => Q(0),
      I4 => grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_116_1_fu_80_rin_address0(1),
      O => rin_address0(3)
    );
\zext_ln114_9_reg_98[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \zext_ln114_9_reg_98_reg[0]\,
      I1 => ap_loop_init_int,
      I2 => grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_116_125_fu_104_ap_start_reg,
      O => \^grp_clefiadecrypt_1_pipeline_vitis_loop_116_125_fu_104_rin_address0\(0)
    );
\zext_ln114_9_reg_98[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => ap_loop_exit_ready_pp0_iter1_reg_reg,
      I1 => ap_loop_init_int,
      I2 => grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_116_125_fu_104_ap_start_reg,
      O => \^grp_clefiadecrypt_1_pipeline_vitis_loop_116_125_fu_104_rin_address0\(1)
    );
\zext_ln114_9_reg_98[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \zext_ln114_9_reg_98_reg[2]\,
      I1 => ap_loop_init_int,
      I2 => grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_116_125_fu_104_ap_start_reg,
      O => \^grp_clefiadecrypt_1_pipeline_vitis_loop_116_125_fu_104_rin_address0\(2)
    );
\zext_ln114_9_reg_98[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => ap_loop_exit_ready_pp0_iter1_reg_reg_0,
      I1 => ap_loop_init_int,
      I2 => grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_116_125_fu_104_ap_start_reg,
      O => \^grp_clefiadecrypt_1_pipeline_vitis_loop_116_125_fu_104_rin_address0\(3)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_flow_control_loop_pipe_sequential_init_7 is
  port (
    \ap_CS_fsm_reg[12]\ : out STD_LOGIC;
    \ap_CS_fsm_reg[13]\ : out STD_LOGIC;
    ADDRARDADDR : out STD_LOGIC_VECTOR ( 0 to 0 );
    \idx_i19_fu_34_reg[3]\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    D : out STD_LOGIC_VECTOR ( 7 downto 0 );
    grp_ClefiaKeySet256_fu_148_rk_address1 : out STD_LOGIC_VECTOR ( 0 to 0 );
    grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_15_fu_165_ap_ready : out STD_LOGIC;
    \idx_i19_fu_34_reg[2]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    idx_i19_fu_340 : out STD_LOGIC;
    \idx_i19_fu_34_reg[4]\ : out STD_LOGIC;
    ap_done_cache_reg_0 : out STD_LOGIC;
    \idx_i19_fu_34_reg[3]_0\ : out STD_LOGIC;
    \idx_i19_fu_34_reg[2]_0\ : out STD_LOGIC;
    \idx_i19_fu_34_reg[0]\ : out STD_LOGIC;
    S : out STD_LOGIC_VECTOR ( 0 to 0 );
    ap_done_cache_reg_1 : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_15_fu_165_ap_start_reg : in STD_LOGIC;
    ap_loop_exit_ready_pp0_iter1_reg : in STD_LOGIC;
    ram_reg : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ap_sig_allocacmp_idx_i44_load : in STD_LOGIC_VECTOR ( 2 downto 0 );
    ap_loop_exit_ready_pp0_iter1_reg_reg : in STD_LOGIC;
    ram_reg_0 : in STD_LOGIC;
    ram_reg_1 : in STD_LOGIC;
    grp_ClefiaKeySet128_fu_176_rk_address1 : in STD_LOGIC_VECTOR ( 0 to 0 );
    ram_reg_2 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ram_reg_3 : in STD_LOGIC;
    grp_ClefiaKeySet192_fu_162_rk_address1 : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_loop_exit_ready_pp0_iter1_reg_reg_0 : in STD_LOGIC;
    ap_loop_exit_ready_pp0_iter1_reg_reg_1 : in STD_LOGIC;
    \rk_addr_reg_141_reg[7]\ : in STD_LOGIC;
    \rk_addr_reg_141_reg[7]_0\ : in STD_LOGIC;
    trunc_ln374_reg_287 : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_flow_control_loop_pipe_sequential_init_7 : entity is "clefia_flow_control_loop_pipe_sequential_init";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_flow_control_loop_pipe_sequential_init_7;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_flow_control_loop_pipe_sequential_init_7 is
  signal ap_done_cache : STD_LOGIC;
  signal \ap_done_cache_i_1__7_n_0\ : STD_LOGIC;
  signal ap_loop_init_int : STD_LOGIC;
  signal \ap_loop_init_int_i_1__7_n_0\ : STD_LOGIC;
  signal ap_sig_allocacmp_idx_i19_load : STD_LOGIC_VECTOR ( 4 to 4 );
  signal \g0_b7__1__0_n_0\ : STD_LOGIC;
  signal grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_15_fu_165_ap_start_reg_i_2_n_0 : STD_LOGIC;
  signal \idx_i19_fu_34[4]_i_3_n_0\ : STD_LOGIC;
  signal \^idx_i19_fu_34_reg[2]\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^idx_i19_fu_34_reg[3]\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \ap_CS_fsm[13]_i_3\ : label is "soft_lutpair551";
  attribute SOFT_HLUTNM of \ap_done_cache_i_1__7\ : label is "soft_lutpair551";
  attribute SOFT_HLUTNM of \ap_loop_init_int_i_1__7\ : label is "soft_lutpair554";
  attribute SOFT_HLUTNM of \g0_b0__2\ : label is "soft_lutpair552";
  attribute SOFT_HLUTNM of \g0_b1__2\ : label is "soft_lutpair553";
  attribute SOFT_HLUTNM of \g0_b2__2\ : label is "soft_lutpair558";
  attribute SOFT_HLUTNM of \g0_b3__2\ : label is "soft_lutpair557";
  attribute SOFT_HLUTNM of \g0_b3__2_i_1\ : label is "soft_lutpair555";
  attribute SOFT_HLUTNM of \g0_b4__3\ : label is "soft_lutpair549";
  attribute SOFT_HLUTNM of \g0_b5__3\ : label is "soft_lutpair553";
  attribute SOFT_HLUTNM of \g0_b6__3\ : label is "soft_lutpair558";
  attribute SOFT_HLUTNM of \g0_b7__2\ : label is "soft_lutpair557";
  attribute SOFT_HLUTNM of grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_15_fu_165_ap_start_reg_i_1 : label is "soft_lutpair556";
  attribute SOFT_HLUTNM of \idx_i19_fu_34[2]_i_1\ : label is "soft_lutpair550";
  attribute SOFT_HLUTNM of \idx_i19_fu_34[3]_i_1\ : label is "soft_lutpair550";
  attribute SOFT_HLUTNM of \idx_i19_fu_34[4]_i_3\ : label is "soft_lutpair555";
  attribute SOFT_HLUTNM of ram_reg_i_201 : label is "soft_lutpair549";
  attribute SOFT_HLUTNM of \rk_addr_reg_141[0]_i_1\ : label is "soft_lutpair552";
  attribute SOFT_HLUTNM of \rk_addr_reg_141[1]_i_1\ : label is "soft_lutpair556";
  attribute SOFT_HLUTNM of \rk_addr_reg_141[2]_i_1\ : label is "soft_lutpair554";
begin
  \idx_i19_fu_34_reg[2]\(0) <= \^idx_i19_fu_34_reg[2]\(0);
  \idx_i19_fu_34_reg[3]\(2 downto 0) <= \^idx_i19_fu_34_reg[3]\(2 downto 0);
add_ln121_fu_103_p2_carry_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"95AA"
    )
        port map (
      I0 => Q(0),
      I1 => grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_15_fu_165_ap_start_reg,
      I2 => ap_loop_init_int,
      I3 => \rk_addr_reg_141_reg[7]\,
      O => S(0)
    );
\ap_CS_fsm[13]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00D0"
    )
        port map (
      I0 => ap_done_cache,
      I1 => grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_15_fu_165_ap_start_reg,
      I2 => trunc_ln374_reg_287,
      I3 => ap_loop_exit_ready_pp0_iter1_reg,
      O => ap_done_cache_reg_0
    );
\ap_done_cache_i_1__7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"DC"
    )
        port map (
      I0 => grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_15_fu_165_ap_start_reg,
      I1 => ap_loop_exit_ready_pp0_iter1_reg,
      I2 => ap_done_cache,
      O => \ap_done_cache_i_1__7_n_0\
    );
ap_done_cache_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_done_cache_i_1__7_n_0\,
      Q => ap_done_cache,
      R => ap_done_cache_reg_1
    );
\ap_loop_exit_ready_pp0_iter1_reg_i_1__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000008"
    )
        port map (
      I0 => grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_15_fu_165_ap_start_reg,
      I1 => ap_sig_allocacmp_idx_i19_load(4),
      I2 => ap_loop_exit_ready_pp0_iter1_reg_reg_1,
      I3 => ap_loop_exit_ready_pp0_iter1_reg_reg,
      I4 => ap_loop_exit_ready_pp0_iter1_reg_reg_0,
      I5 => \^idx_i19_fu_34_reg[2]\(0),
      O => grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_15_fu_165_ap_ready
    );
\ap_loop_init_int_i_1__7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF4F"
    )
        port map (
      I0 => grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_15_fu_165_ap_start_reg,
      I1 => ap_loop_init_int,
      I2 => ap_rst_n,
      I3 => ap_loop_exit_ready_pp0_iter1_reg,
      O => \ap_loop_init_int_i_1__7_n_0\
    );
ap_loop_init_int_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_loop_init_int_i_1__7_n_0\,
      Q => ap_loop_init_int,
      R => '0'
    );
\g0_b0__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00D5"
    )
        port map (
      I0 => ap_loop_exit_ready_pp0_iter1_reg_reg_0,
      I1 => ap_loop_init_int,
      I2 => grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_15_fu_165_ap_start_reg,
      I3 => ap_sig_allocacmp_idx_i19_load(4),
      O => D(0)
    );
\g0_b1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00D5"
    )
        port map (
      I0 => ap_loop_exit_ready_pp0_iter1_reg_reg,
      I1 => ap_loop_init_int,
      I2 => grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_15_fu_165_ap_start_reg,
      I3 => ap_sig_allocacmp_idx_i19_load(4),
      O => D(1)
    );
\g0_b2__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^idx_i19_fu_34_reg[2]\(0),
      I1 => ap_sig_allocacmp_idx_i19_load(4),
      O => D(2)
    );
\g0_b3__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^idx_i19_fu_34_reg[3]\(2),
      I1 => ap_sig_allocacmp_idx_i19_load(4),
      O => D(3)
    );
\g0_b3__2_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \rk_addr_reg_141_reg[7]\,
      I1 => ap_loop_init_int,
      I2 => grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_15_fu_165_ap_start_reg,
      O => ap_sig_allocacmp_idx_i19_load(4)
    );
\g0_b4__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D5"
    )
        port map (
      I0 => ap_loop_exit_ready_pp0_iter1_reg_reg_0,
      I1 => ap_loop_init_int,
      I2 => grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_15_fu_165_ap_start_reg,
      O => D(4)
    );
\g0_b5__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D5"
    )
        port map (
      I0 => ap_loop_exit_ready_pp0_iter1_reg_reg,
      I1 => ap_loop_init_int,
      I2 => grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_15_fu_165_ap_start_reg,
      O => D(5)
    );
\g0_b6__3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^idx_i19_fu_34_reg[2]\(0),
      O => D(6)
    );
\g0_b7__1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000005353FF00"
    )
        port map (
      I0 => \^idx_i19_fu_34_reg[3]\(2),
      I1 => ap_sig_allocacmp_idx_i44_load(2),
      I2 => ram_reg(1),
      I3 => grp_ClefiaKeySet192_fu_162_rk_address1(0),
      I4 => ram_reg_0,
      I5 => ram_reg_1,
      O => \g0_b7__1__0_n_0\
    );
\g0_b7__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^idx_i19_fu_34_reg[3]\(2),
      O => D(7)
    );
\g0_b7__2_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => ap_loop_exit_ready_pp0_iter1_reg_reg_1,
      I1 => ap_loop_init_int,
      I2 => grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_15_fu_165_ap_start_reg,
      O => \^idx_i19_fu_34_reg[3]\(2)
    );
grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_15_fu_165_ap_start_reg_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => ram_reg(0),
      I1 => grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_15_fu_165_ap_start_reg_i_2_n_0,
      I2 => grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_15_fu_165_ap_start_reg,
      O => \ap_CS_fsm_reg[12]\
    );
grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_15_fu_165_ap_start_reg_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000010000"
    )
        port map (
      I0 => \rk_addr_reg_141_reg[7]_0\,
      I1 => ap_loop_exit_ready_pp0_iter1_reg_reg_0,
      I2 => ap_loop_exit_ready_pp0_iter1_reg_reg,
      I3 => ap_loop_exit_ready_pp0_iter1_reg_reg_1,
      I4 => \rk_addr_reg_141_reg[7]\,
      I5 => \idx_i19_fu_34[4]_i_3_n_0\,
      O => grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_15_fu_165_ap_start_reg_i_2_n_0
    );
\idx_i19_fu_34[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"12"
    )
        port map (
      I0 => ap_loop_exit_ready_pp0_iter1_reg_reg_0,
      I1 => ap_loop_init_int,
      I2 => ap_loop_exit_ready_pp0_iter1_reg_reg,
      O => \idx_i19_fu_34_reg[0]\
    );
\idx_i19_fu_34[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"060A"
    )
        port map (
      I0 => \rk_addr_reg_141_reg[7]_0\,
      I1 => ap_loop_exit_ready_pp0_iter1_reg_reg,
      I2 => ap_loop_init_int,
      I3 => ap_loop_exit_ready_pp0_iter1_reg_reg_0,
      O => \idx_i19_fu_34_reg[2]_0\
    );
\idx_i19_fu_34[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"060A0A0A"
    )
        port map (
      I0 => ap_loop_exit_ready_pp0_iter1_reg_reg_1,
      I1 => ap_loop_exit_ready_pp0_iter1_reg_reg_0,
      I2 => ap_loop_init_int,
      I3 => ap_loop_exit_ready_pp0_iter1_reg_reg,
      I4 => \rk_addr_reg_141_reg[7]_0\,
      O => \idx_i19_fu_34_reg[3]_0\
    );
\idx_i19_fu_34[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAAAAA2"
    )
        port map (
      I0 => grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_15_fu_165_ap_start_reg,
      I1 => ap_sig_allocacmp_idx_i19_load(4),
      I2 => ap_loop_exit_ready_pp0_iter1_reg_reg_1,
      I3 => ap_loop_exit_ready_pp0_iter1_reg_reg,
      I4 => ap_loop_exit_ready_pp0_iter1_reg_reg_0,
      I5 => \^idx_i19_fu_34_reg[2]\(0),
      O => idx_i19_fu_340
    );
\idx_i19_fu_34[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"060A0A0A0A0A0A0A"
    )
        port map (
      I0 => \rk_addr_reg_141_reg[7]\,
      I1 => ap_loop_exit_ready_pp0_iter1_reg_reg_1,
      I2 => \idx_i19_fu_34[4]_i_3_n_0\,
      I3 => \rk_addr_reg_141_reg[7]_0\,
      I4 => ap_loop_exit_ready_pp0_iter1_reg_reg,
      I5 => ap_loop_exit_ready_pp0_iter1_reg_reg_0,
      O => \idx_i19_fu_34_reg[4]\
    );
\idx_i19_fu_34[4]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_15_fu_165_ap_start_reg,
      I1 => ap_loop_init_int,
      O => \idx_i19_fu_34[4]_i_3_n_0\
    );
ram_reg_i_201: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2AFF2A00"
    )
        port map (
      I0 => ap_loop_exit_ready_pp0_iter1_reg_reg_0,
      I1 => ap_loop_init_int,
      I2 => grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_15_fu_165_ap_start_reg,
      I3 => ram_reg(1),
      I4 => ap_sig_allocacmp_idx_i44_load(0),
      O => grp_ClefiaKeySet256_fu_148_rk_address1(0)
    );
\ram_reg_i_65__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2EEE2222FFFFFFFF"
    )
        port map (
      I0 => ap_sig_allocacmp_idx_i44_load(1),
      I1 => ram_reg(1),
      I2 => grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_15_fu_165_ap_start_reg,
      I3 => ap_loop_init_int,
      I4 => ap_loop_exit_ready_pp0_iter1_reg_reg,
      I5 => ram_reg_0,
      O => \ap_CS_fsm_reg[13]\
    );
\ram_reg_i_7__12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFEA000000EA"
    )
        port map (
      I0 => \g0_b7__1__0_n_0\,
      I1 => ram_reg_1,
      I2 => grp_ClefiaKeySet128_fu_176_rk_address1(0),
      I3 => ram_reg_2(0),
      I4 => ram_reg_2(1),
      I5 => ram_reg_3,
      O => ADDRARDADDR(0)
    );
\rk_addr_reg_141[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => ap_loop_exit_ready_pp0_iter1_reg_reg_0,
      I1 => ap_loop_init_int,
      I2 => grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_15_fu_165_ap_start_reg,
      O => \^idx_i19_fu_34_reg[3]\(0)
    );
\rk_addr_reg_141[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => ap_loop_exit_ready_pp0_iter1_reg_reg,
      I1 => ap_loop_init_int,
      I2 => grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_15_fu_165_ap_start_reg,
      O => \^idx_i19_fu_34_reg[3]\(1)
    );
\rk_addr_reg_141[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \rk_addr_reg_141_reg[7]_0\,
      I1 => ap_loop_init_int,
      I2 => grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_15_fu_165_ap_start_reg,
      O => \^idx_i19_fu_34_reg[2]\(0)
    );
\rk_addr_reg_141[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFB"
    )
        port map (
      I0 => \idx_i19_fu_34[4]_i_3_n_0\,
      I1 => \rk_addr_reg_141_reg[7]\,
      I2 => ap_loop_exit_ready_pp0_iter1_reg_reg_1,
      I3 => ap_loop_exit_ready_pp0_iter1_reg_reg,
      I4 => ap_loop_exit_ready_pp0_iter1_reg_reg_0,
      I5 => \rk_addr_reg_141_reg[7]_0\,
      O => E(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_flow_control_loop_pipe_sequential_init_9 is
  port (
    grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_14_fu_129_ap_start_reg_reg : out STD_LOGIC;
    grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_14_fu_129_ap_ready : out STD_LOGIC;
    ap_sig_allocacmp_idx_i6_load : out STD_LOGIC_VECTOR ( 4 downto 0 );
    idx_i6_fu_400 : out STD_LOGIC;
    \idx_i6_fu_40_reg[4]\ : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \idx_i6_fu_40_reg[3]\ : out STD_LOGIC;
    \idx_i6_fu_40_reg[2]\ : out STD_LOGIC;
    \idx_i6_fu_40_reg[0]\ : out STD_LOGIC;
    ap_loop_init_int_reg_0 : out STD_LOGIC;
    ADDRARDADDR : out STD_LOGIC_VECTOR ( 4 downto 0 );
    ap_done_cache_reg_0 : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_14_fu_129_ap_start_reg : in STD_LOGIC;
    ap_loop_exit_ready_pp0_iter1_reg : in STD_LOGIC;
    \ap_CS_fsm_reg[11]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \ap_CS_fsm_reg[13]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    ap_loop_exit_ready_pp0_iter1_reg_reg : in STD_LOGIC;
    ap_loop_exit_ready_pp0_iter1_reg_reg_0 : in STD_LOGIC;
    ap_loop_exit_ready_pp0_iter1_reg_reg_1 : in STD_LOGIC;
    \idx_i6_fu_40_reg[4]_0\ : in STD_LOGIC;
    \idx_i6_fu_40_reg[4]_1\ : in STD_LOGIC;
    trunc_ln374_reg_287 : in STD_LOGIC;
    \ap_CS_fsm_reg[13]_0\ : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    q0_reg : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_flow_control_loop_pipe_sequential_init_9 : entity is "clefia_flow_control_loop_pipe_sequential_init";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_flow_control_loop_pipe_sequential_init_9;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_flow_control_loop_pipe_sequential_init_9 is
  signal \ap_CS_fsm[13]_i_2_n_0\ : STD_LOGIC;
  signal ap_done_cache : STD_LOGIC;
  signal \ap_done_cache_i_1__4_n_0\ : STD_LOGIC;
  signal ap_loop_init_int : STD_LOGIC;
  signal \ap_loop_init_int_i_1__5_n_0\ : STD_LOGIC;
  signal \^ap_sig_allocacmp_idx_i6_load\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_14_fu_129_ap_start_reg_i_2_n_0 : STD_LOGIC;
  signal \idx_i6_fu_40[4]_i_3_n_0\ : STD_LOGIC;
  signal \q0_reg_i_2__2_n_0\ : STD_LOGIC;
  signal \q0_reg_i_2__2_n_1\ : STD_LOGIC;
  signal \q0_reg_i_2__2_n_2\ : STD_LOGIC;
  signal \q0_reg_i_2__2_n_3\ : STD_LOGIC;
  signal \q0_reg_i_3__2_n_0\ : STD_LOGIC;
  signal \NLW_q0_reg_i_1__2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_q0_reg_i_1__2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \ap_CS_fsm[12]_i_1\ : label is "soft_lutpair544";
  attribute SOFT_HLUTNM of \ap_CS_fsm[13]_i_2\ : label is "soft_lutpair544";
  attribute SOFT_HLUTNM of \ap_loop_init_int_i_1__5\ : label is "soft_lutpair547";
  attribute SOFT_HLUTNM of grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_14_fu_129_ap_start_reg_i_1 : label is "soft_lutpair546";
  attribute SOFT_HLUTNM of \idx_i6_fu_40[0]_i_1\ : label is "soft_lutpair548";
  attribute SOFT_HLUTNM of \idx_i6_fu_40[1]_i_1\ : label is "soft_lutpair548";
  attribute SOFT_HLUTNM of \idx_i6_fu_40[2]_i_1\ : label is "soft_lutpair545";
  attribute SOFT_HLUTNM of \idx_i6_fu_40[3]_i_1\ : label is "soft_lutpair545";
  attribute SOFT_HLUTNM of \idx_i6_fu_40[4]_i_3\ : label is "soft_lutpair546";
  attribute SOFT_HLUTNM of \idx_i6_load_reg_176[4]_i_1\ : label is "soft_lutpair547";
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \q0_reg_i_1__2\ : label is 35;
  attribute ADDER_THRESHOLD of \q0_reg_i_2__2\ : label is 35;
begin
  ap_sig_allocacmp_idx_i6_load(4 downto 0) <= \^ap_sig_allocacmp_idx_i6_load\(4 downto 0);
\ap_CS_fsm[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88888888F8F888F8"
    )
        port map (
      I0 => \ap_CS_fsm_reg[11]\(0),
      I1 => \ap_CS_fsm_reg[13]\(0),
      I2 => \ap_CS_fsm_reg[13]\(1),
      I3 => ap_done_cache,
      I4 => grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_14_fu_129_ap_start_reg,
      I5 => ap_loop_exit_ready_pp0_iter1_reg,
      O => D(0)
    );
\ap_CS_fsm[12]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"88880080"
    )
        port map (
      I0 => trunc_ln374_reg_287,
      I1 => \ap_CS_fsm_reg[13]\(1),
      I2 => ap_done_cache,
      I3 => grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_14_fu_129_ap_start_reg,
      I4 => ap_loop_exit_ready_pp0_iter1_reg,
      O => D(1)
    );
\ap_CS_fsm[13]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF111"
    )
        port map (
      I0 => \ap_CS_fsm[13]_i_2_n_0\,
      I1 => trunc_ln374_reg_287,
      I2 => \ap_CS_fsm_reg[13]_0\,
      I3 => \ap_CS_fsm_reg[13]\(3),
      I4 => \ap_CS_fsm_reg[13]\(2),
      O => D(2)
    );
\ap_CS_fsm[13]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"45FF"
    )
        port map (
      I0 => ap_loop_exit_ready_pp0_iter1_reg,
      I1 => grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_14_fu_129_ap_start_reg,
      I2 => ap_done_cache,
      I3 => \ap_CS_fsm_reg[13]\(1),
      O => \ap_CS_fsm[13]_i_2_n_0\
    );
\ap_done_cache_i_1__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"DC"
    )
        port map (
      I0 => grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_14_fu_129_ap_start_reg,
      I1 => ap_loop_exit_ready_pp0_iter1_reg,
      I2 => ap_done_cache,
      O => \ap_done_cache_i_1__4_n_0\
    );
ap_done_cache_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_done_cache_i_1__4_n_0\,
      Q => ap_done_cache,
      R => ap_done_cache_reg_0
    );
\ap_loop_exit_ready_pp0_iter1_reg_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000008"
    )
        port map (
      I0 => grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_14_fu_129_ap_start_reg,
      I1 => \^ap_sig_allocacmp_idx_i6_load\(4),
      I2 => ap_loop_exit_ready_pp0_iter1_reg_reg,
      I3 => ap_loop_exit_ready_pp0_iter1_reg_reg_0,
      I4 => ap_loop_exit_ready_pp0_iter1_reg_reg_1,
      I5 => \^ap_sig_allocacmp_idx_i6_load\(2),
      O => grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_14_fu_129_ap_ready
    );
\ap_loop_init_int_i_1__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF4F"
    )
        port map (
      I0 => grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_14_fu_129_ap_start_reg,
      I1 => ap_loop_init_int,
      I2 => ap_rst_n,
      I3 => ap_loop_exit_ready_pp0_iter1_reg,
      O => \ap_loop_init_int_i_1__5_n_0\
    );
ap_loop_init_int_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_loop_init_int_i_1__5_n_0\,
      Q => ap_loop_init_int,
      R => '0'
    );
grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_14_fu_129_ap_start_reg_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F444"
    )
        port map (
      I0 => grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_14_fu_129_ap_start_reg_i_2_n_0,
      I1 => grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_14_fu_129_ap_start_reg,
      I2 => \ap_CS_fsm_reg[11]\(0),
      I3 => \ap_CS_fsm_reg[13]\(0),
      O => grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_14_fu_129_ap_start_reg_reg
    );
grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_14_fu_129_ap_start_reg_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000010000"
    )
        port map (
      I0 => \idx_i6_fu_40_reg[4]_0\,
      I1 => ap_loop_exit_ready_pp0_iter1_reg_reg_1,
      I2 => ap_loop_exit_ready_pp0_iter1_reg_reg_0,
      I3 => ap_loop_exit_ready_pp0_iter1_reg_reg,
      I4 => \idx_i6_fu_40_reg[4]_1\,
      I5 => \idx_i6_fu_40[4]_i_3_n_0\,
      O => grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_14_fu_129_ap_start_reg_i_2_n_0
    );
\idx_i6_fu_40[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => ap_loop_init_int,
      I1 => ap_loop_exit_ready_pp0_iter1_reg_reg_0,
      O => ap_loop_init_int_reg_0
    );
\idx_i6_fu_40[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"12"
    )
        port map (
      I0 => ap_loop_exit_ready_pp0_iter1_reg_reg_0,
      I1 => ap_loop_init_int,
      I2 => ap_loop_exit_ready_pp0_iter1_reg_reg,
      O => \idx_i6_fu_40_reg[0]\
    );
\idx_i6_fu_40[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"060A"
    )
        port map (
      I0 => \idx_i6_fu_40_reg[4]_0\,
      I1 => ap_loop_exit_ready_pp0_iter1_reg_reg,
      I2 => ap_loop_init_int,
      I3 => ap_loop_exit_ready_pp0_iter1_reg_reg_0,
      O => \idx_i6_fu_40_reg[2]\
    );
\idx_i6_fu_40[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"060A0A0A"
    )
        port map (
      I0 => ap_loop_exit_ready_pp0_iter1_reg_reg_1,
      I1 => ap_loop_exit_ready_pp0_iter1_reg_reg_0,
      I2 => ap_loop_init_int,
      I3 => ap_loop_exit_ready_pp0_iter1_reg_reg,
      I4 => \idx_i6_fu_40_reg[4]_0\,
      O => \idx_i6_fu_40_reg[3]\
    );
\idx_i6_fu_40[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAAAAA2"
    )
        port map (
      I0 => grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_14_fu_129_ap_start_reg,
      I1 => \^ap_sig_allocacmp_idx_i6_load\(4),
      I2 => ap_loop_exit_ready_pp0_iter1_reg_reg,
      I3 => ap_loop_exit_ready_pp0_iter1_reg_reg_0,
      I4 => ap_loop_exit_ready_pp0_iter1_reg_reg_1,
      I5 => \^ap_sig_allocacmp_idx_i6_load\(2),
      O => idx_i6_fu_400
    );
\idx_i6_fu_40[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"006A00AA00AA00AA"
    )
        port map (
      I0 => \idx_i6_fu_40_reg[4]_1\,
      I1 => \idx_i6_fu_40_reg[4]_0\,
      I2 => ap_loop_exit_ready_pp0_iter1_reg_reg,
      I3 => \idx_i6_fu_40[4]_i_3_n_0\,
      I4 => ap_loop_exit_ready_pp0_iter1_reg_reg_0,
      I5 => ap_loop_exit_ready_pp0_iter1_reg_reg_1,
      O => \idx_i6_fu_40_reg[4]\
    );
\idx_i6_fu_40[4]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_14_fu_129_ap_start_reg,
      I1 => ap_loop_init_int,
      O => \idx_i6_fu_40[4]_i_3_n_0\
    );
\idx_i6_load_reg_176[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => ap_loop_exit_ready_pp0_iter1_reg_reg_0,
      I1 => ap_loop_init_int,
      I2 => grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_14_fu_129_ap_start_reg,
      O => \^ap_sig_allocacmp_idx_i6_load\(0)
    );
\idx_i6_load_reg_176[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => ap_loop_exit_ready_pp0_iter1_reg_reg,
      I1 => ap_loop_init_int,
      I2 => grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_14_fu_129_ap_start_reg,
      O => \^ap_sig_allocacmp_idx_i6_load\(1)
    );
\idx_i6_load_reg_176[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \idx_i6_fu_40_reg[4]_0\,
      I1 => ap_loop_init_int,
      I2 => grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_14_fu_129_ap_start_reg,
      O => \^ap_sig_allocacmp_idx_i6_load\(2)
    );
\idx_i6_load_reg_176[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => ap_loop_exit_ready_pp0_iter1_reg_reg_1,
      I1 => ap_loop_init_int,
      I2 => grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_14_fu_129_ap_start_reg,
      O => \^ap_sig_allocacmp_idx_i6_load\(3)
    );
\idx_i6_load_reg_176[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \idx_i6_fu_40_reg[4]_1\,
      I1 => ap_loop_init_int,
      I2 => grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_14_fu_129_ap_start_reg,
      O => \^ap_sig_allocacmp_idx_i6_load\(4)
    );
\q0_reg_i_1__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \q0_reg_i_2__2_n_0\,
      CO(3 downto 0) => \NLW_q0_reg_i_1__2_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_q0_reg_i_1__2_O_UNCONNECTED\(3 downto 1),
      O(0) => ADDRARDADDR(4),
      S(3 downto 1) => B"000",
      S(0) => q0_reg(3)
    );
\q0_reg_i_2__2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \q0_reg_i_2__2_n_0\,
      CO(2) => \q0_reg_i_2__2_n_1\,
      CO(1) => \q0_reg_i_2__2_n_2\,
      CO(0) => \q0_reg_i_2__2_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => trunc_ln374_reg_287,
      O(3 downto 0) => ADDRARDADDR(3 downto 0),
      S(3 downto 1) => q0_reg(2 downto 0),
      S(0) => \q0_reg_i_3__2_n_0\
    );
\q0_reg_i_3__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"95AA"
    )
        port map (
      I0 => trunc_ln374_reg_287,
      I1 => grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_14_fu_129_ap_start_reg,
      I2 => ap_loop_init_int,
      I3 => \idx_i6_fu_40_reg[4]_1\,
      O => \q0_reg_i_3__2_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_rk_RAM_AUTO_1R1W is
  port (
    DOADO : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ram_reg_0 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ram_reg_1 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ram_reg_2 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \ap_CS_fsm_reg[8]\ : out STD_LOGIC;
    \ap_CS_fsm_reg[1]\ : out STD_LOGIC;
    \ap_CS_fsm_reg[7]\ : out STD_LOGIC;
    \ap_CS_fsm_reg[3]\ : out STD_LOGIC;
    \ap_CS_fsm_reg[6]\ : out STD_LOGIC;
    xor_ln124_fu_125_p2 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    xor_ln124_fu_119_p2 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_clk : in STD_LOGIC;
    rk_ce1 : in STD_LOGIC;
    ram_reg_3 : in STD_LOGIC;
    ADDRARDADDR : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ADDRBWRADDR : in STD_LOGIC_VECTOR ( 7 downto 0 );
    DIADI : in STD_LOGIC_VECTOR ( 7 downto 0 );
    DIBDI : in STD_LOGIC_VECTOR ( 7 downto 0 );
    WEA : in STD_LOGIC_VECTOR ( 0 to 0 );
    WEBWE : in STD_LOGIC_VECTOR ( 0 to 0 );
    DOBDO : in STD_LOGIC_VECTOR ( 7 downto 0 );
    reg_315_reg : in STD_LOGIC_VECTOR ( 7 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 5 downto 0 );
    icmp_ln395_reg_250 : in STD_LOGIC;
    icmp_ln401_reg_258 : in STD_LOGIC;
    icmp_ln398_reg_254 : in STD_LOGIC;
    \xor_ln124_reg_153_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \xor_ln124_reg_147_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_rk_RAM_AUTO_1R1W;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_rk_RAM_AUTO_1R1W is
  signal \^doado\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \^ram_reg_0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_ram_reg_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 8 );
  signal NLW_ram_reg_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 8 );
  signal NLW_ram_reg_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ram_reg_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_15_fu_165/xor_ln124_reg_147[0]_i_1\ : label is "soft_lutpair671";
  attribute SOFT_HLUTNM of \grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_15_fu_165/xor_ln124_reg_147[1]_i_1\ : label is "soft_lutpair672";
  attribute SOFT_HLUTNM of \grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_15_fu_165/xor_ln124_reg_147[2]_i_1\ : label is "soft_lutpair673";
  attribute SOFT_HLUTNM of \grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_15_fu_165/xor_ln124_reg_147[3]_i_1\ : label is "soft_lutpair674";
  attribute SOFT_HLUTNM of \grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_15_fu_165/xor_ln124_reg_147[4]_i_1\ : label is "soft_lutpair675";
  attribute SOFT_HLUTNM of \grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_15_fu_165/xor_ln124_reg_147[5]_i_1\ : label is "soft_lutpair676";
  attribute SOFT_HLUTNM of \grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_15_fu_165/xor_ln124_reg_147[6]_i_1\ : label is "soft_lutpair677";
  attribute SOFT_HLUTNM of \grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_15_fu_165/xor_ln124_reg_147[7]_i_1\ : label is "soft_lutpair678";
  attribute SOFT_HLUTNM of \grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_17_fu_148/xor_ln124_reg_153[0]_i_1\ : label is "soft_lutpair671";
  attribute SOFT_HLUTNM of \grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_17_fu_148/xor_ln124_reg_153[1]_i_1\ : label is "soft_lutpair672";
  attribute SOFT_HLUTNM of \grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_17_fu_148/xor_ln124_reg_153[2]_i_1\ : label is "soft_lutpair673";
  attribute SOFT_HLUTNM of \grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_17_fu_148/xor_ln124_reg_153[3]_i_1\ : label is "soft_lutpair674";
  attribute SOFT_HLUTNM of \grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_17_fu_148/xor_ln124_reg_153[4]_i_1\ : label is "soft_lutpair675";
  attribute SOFT_HLUTNM of \grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_17_fu_148/xor_ln124_reg_153[5]_i_1\ : label is "soft_lutpair676";
  attribute SOFT_HLUTNM of \grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_17_fu_148/xor_ln124_reg_153[6]_i_1\ : label is "soft_lutpair677";
  attribute SOFT_HLUTNM of \grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_17_fu_148/xor_ln124_reg_153[7]_i_1\ : label is "soft_lutpair678";
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ram_reg : label is "p0_d8";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of ram_reg : label is "p0_d8";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of ram_reg : label is "{SYNTH-6 {cell *THIS*}} {SYNTH-7 {cell *THIS*}}";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of ram_reg : label is 1792;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of ram_reg : label is "inst/rk_U/ram_reg";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of ram_reg : label is "RAM_TDP";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of ram_reg : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of ram_reg : label is 1023;
  attribute ram_offset : integer;
  attribute ram_offset of ram_reg : label is 768;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of ram_reg : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of ram_reg : label is 7;
begin
  DOADO(7 downto 0) <= \^doado\(7 downto 0);
  ram_reg_0(7 downto 0) <= \^ram_reg_0\(7 downto 0);
\g0_b7__1__0_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4555"
    )
        port map (
      I0 => Q(3),
      I1 => icmp_ln395_reg_250,
      I2 => icmp_ln398_reg_254,
      I3 => Q(0),
      O => \ap_CS_fsm_reg[7]\
    );
\g0_b7__1__0_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => Q(4),
      I1 => Q(0),
      I2 => icmp_ln395_reg_250,
      O => \ap_CS_fsm_reg[8]\
    );
\grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_15_fu_165/xor_ln124_reg_147[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^doado\(0),
      I1 => \xor_ln124_reg_147_reg[7]\(0),
      O => xor_ln124_fu_119_p2(0)
    );
\grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_15_fu_165/xor_ln124_reg_147[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^doado\(1),
      I1 => \xor_ln124_reg_147_reg[7]\(1),
      O => xor_ln124_fu_119_p2(1)
    );
\grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_15_fu_165/xor_ln124_reg_147[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^doado\(2),
      I1 => \xor_ln124_reg_147_reg[7]\(2),
      O => xor_ln124_fu_119_p2(2)
    );
\grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_15_fu_165/xor_ln124_reg_147[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^doado\(3),
      I1 => \xor_ln124_reg_147_reg[7]\(3),
      O => xor_ln124_fu_119_p2(3)
    );
\grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_15_fu_165/xor_ln124_reg_147[4]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^doado\(4),
      I1 => \xor_ln124_reg_147_reg[7]\(4),
      O => xor_ln124_fu_119_p2(4)
    );
\grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_15_fu_165/xor_ln124_reg_147[5]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^doado\(5),
      I1 => \xor_ln124_reg_147_reg[7]\(5),
      O => xor_ln124_fu_119_p2(5)
    );
\grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_15_fu_165/xor_ln124_reg_147[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^doado\(6),
      I1 => \xor_ln124_reg_147_reg[7]\(6),
      O => xor_ln124_fu_119_p2(6)
    );
\grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_15_fu_165/xor_ln124_reg_147[7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^doado\(7),
      I1 => \xor_ln124_reg_147_reg[7]\(7),
      O => xor_ln124_fu_119_p2(7)
    );
\grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_17_fu_148/xor_ln124_reg_153[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^doado\(0),
      I1 => \xor_ln124_reg_153_reg[7]\(0),
      O => xor_ln124_fu_125_p2(0)
    );
\grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_17_fu_148/xor_ln124_reg_153[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^doado\(1),
      I1 => \xor_ln124_reg_153_reg[7]\(1),
      O => xor_ln124_fu_125_p2(1)
    );
\grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_17_fu_148/xor_ln124_reg_153[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^doado\(2),
      I1 => \xor_ln124_reg_153_reg[7]\(2),
      O => xor_ln124_fu_125_p2(2)
    );
\grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_17_fu_148/xor_ln124_reg_153[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^doado\(3),
      I1 => \xor_ln124_reg_153_reg[7]\(3),
      O => xor_ln124_fu_125_p2(3)
    );
\grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_17_fu_148/xor_ln124_reg_153[4]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^doado\(4),
      I1 => \xor_ln124_reg_153_reg[7]\(4),
      O => xor_ln124_fu_125_p2(4)
    );
\grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_17_fu_148/xor_ln124_reg_153[5]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^doado\(5),
      I1 => \xor_ln124_reg_153_reg[7]\(5),
      O => xor_ln124_fu_125_p2(5)
    );
\grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_17_fu_148/xor_ln124_reg_153[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^doado\(6),
      I1 => \xor_ln124_reg_153_reg[7]\(6),
      O => xor_ln124_fu_125_p2(6)
    );
\grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_17_fu_148/xor_ln124_reg_153[7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^doado\(7),
      I1 => \xor_ln124_reg_153_reg[7]\(7),
      O => xor_ln124_fu_125_p2(7)
    );
ram_reg: unisim.vcomponents.RAMB18E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      INIT_A => X"00000",
      INIT_B => X"00000",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 18,
      READ_WIDTH_B => 18,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"00000",
      SRVAL_B => X"00000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "READ_FIRST",
      WRITE_WIDTH_A => 18,
      WRITE_WIDTH_B => 18
    )
        port map (
      ADDRARDADDR(13 downto 12) => B"11",
      ADDRARDADDR(11 downto 4) => ADDRARDADDR(7 downto 0),
      ADDRARDADDR(3 downto 0) => B"1111",
      ADDRBWRADDR(13 downto 12) => B"11",
      ADDRBWRADDR(11 downto 4) => ADDRBWRADDR(7 downto 0),
      ADDRBWRADDR(3 downto 0) => B"1111",
      CLKARDCLK => ap_clk,
      CLKBWRCLK => ap_clk,
      DIADI(15 downto 8) => B"00000000",
      DIADI(7 downto 0) => DIADI(7 downto 0),
      DIBDI(15 downto 8) => B"00000000",
      DIBDI(7 downto 0) => DIBDI(7 downto 0),
      DIPADIP(1 downto 0) => B"00",
      DIPBDIP(1 downto 0) => B"00",
      DOADO(15 downto 8) => NLW_ram_reg_DOADO_UNCONNECTED(15 downto 8),
      DOADO(7 downto 0) => \^doado\(7 downto 0),
      DOBDO(15 downto 8) => NLW_ram_reg_DOBDO_UNCONNECTED(15 downto 8),
      DOBDO(7 downto 0) => \^ram_reg_0\(7 downto 0),
      DOPADOP(1 downto 0) => NLW_ram_reg_DOPADOP_UNCONNECTED(1 downto 0),
      DOPBDOP(1 downto 0) => NLW_ram_reg_DOPBDOP_UNCONNECTED(1 downto 0),
      ENARDEN => rk_ce1,
      ENBWREN => ram_reg_3,
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      WEA(1) => WEA(0),
      WEA(0) => WEA(0),
      WEBWE(3 downto 2) => B"00",
      WEBWE(1) => WEBWE(0),
      WEBWE(0) => WEBWE(0)
    );
\ram_reg_i_162__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF5555F515"
    )
        port map (
      I0 => Q(2),
      I1 => icmp_ln401_reg_258,
      I2 => Q(0),
      I3 => icmp_ln398_reg_254,
      I4 => icmp_ln395_reg_250,
      I5 => Q(3),
      O => \ap_CS_fsm_reg[6]\
    );
ram_reg_i_354: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000FFDF"
    )
        port map (
      I0 => Q(0),
      I1 => icmp_ln395_reg_250,
      I2 => icmp_ln401_reg_258,
      I3 => icmp_ln398_reg_254,
      I4 => Q(2),
      O => \ap_CS_fsm_reg[1]\
    );
\ram_reg_i_37__12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(1),
      I1 => Q(5),
      O => \ap_CS_fsm_reg[3]\
    );
reg_311_reg_i_13: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^ram_reg_0\(7),
      I1 => DOBDO(7),
      O => ram_reg_1(7)
    );
\reg_311_reg_i_13__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^ram_reg_0\(7),
      I1 => reg_315_reg(7),
      O => ram_reg_2(7)
    );
reg_311_reg_i_14: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^ram_reg_0\(6),
      I1 => DOBDO(6),
      O => ram_reg_1(6)
    );
\reg_311_reg_i_14__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^ram_reg_0\(6),
      I1 => reg_315_reg(6),
      O => ram_reg_2(6)
    );
reg_311_reg_i_15: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^ram_reg_0\(5),
      I1 => DOBDO(5),
      O => ram_reg_1(5)
    );
\reg_311_reg_i_15__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^ram_reg_0\(5),
      I1 => reg_315_reg(5),
      O => ram_reg_2(5)
    );
reg_311_reg_i_16: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^ram_reg_0\(4),
      I1 => DOBDO(4),
      O => ram_reg_1(4)
    );
\reg_311_reg_i_16__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^ram_reg_0\(4),
      I1 => reg_315_reg(4),
      O => ram_reg_2(4)
    );
reg_311_reg_i_17: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^ram_reg_0\(3),
      I1 => DOBDO(3),
      O => ram_reg_1(3)
    );
\reg_311_reg_i_17__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^ram_reg_0\(3),
      I1 => reg_315_reg(3),
      O => ram_reg_2(3)
    );
reg_311_reg_i_18: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^ram_reg_0\(2),
      I1 => DOBDO(2),
      O => ram_reg_1(2)
    );
\reg_311_reg_i_18__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^ram_reg_0\(2),
      I1 => reg_315_reg(2),
      O => ram_reg_2(2)
    );
reg_311_reg_i_19: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^ram_reg_0\(1),
      I1 => DOBDO(1),
      O => ram_reg_1(1)
    );
\reg_311_reg_i_19__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^ram_reg_0\(1),
      I1 => reg_315_reg(1),
      O => ram_reg_2(1)
    );
reg_311_reg_i_20: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^ram_reg_0\(0),
      I1 => DOBDO(0),
      O => ram_reg_1(0)
    );
\reg_311_reg_i_20__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^ram_reg_0\(0),
      I1 => reg_315_reg(0),
      O => ram_reg_2(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_116_1 is
  port (
    ap_enable_reg_pp0_iter1 : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    grp_ClefiaDecrypt_1_fu_212_ap_start_reg_reg : out STD_LOGIC;
    ct_address0 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_116_1_fu_80_rin_address0 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    ap_enable_reg_pp0_iter1_reg_0 : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    grp_ClefiaDecrypt_1_fu_212_ap_start_reg : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \q0_reg[7]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    grp_clefia_Pipeline_VITIS_LOOP_116_1_fu_205_ct_address0 : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_116_1;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_116_1 is
  signal add_ln117_fu_74_p2 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal ap_loop_exit_ready_pp0_iter1_reg : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_4 : STD_LOGIC;
  signal grp_ClefiaDecrypt_1_fu_212_ct_address0 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal idx_fu_300 : STD_LOGIC;
  signal \idx_fu_30_reg_n_0_[0]\ : STD_LOGIC;
  signal \idx_fu_30_reg_n_0_[1]\ : STD_LOGIC;
  signal \idx_fu_30_reg_n_0_[2]\ : STD_LOGIC;
  signal \idx_fu_30_reg_n_0_[3]\ : STD_LOGIC;
begin
ap_enable_reg_pp0_iter1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_enable_reg_pp0_iter1_reg_0,
      Q => ap_enable_reg_pp0_iter1,
      R => ap_rst_n_inv
    );
ap_loop_exit_ready_pp0_iter1_reg_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => flow_control_loop_pipe_sequential_init_U_n_4,
      Q => ap_loop_exit_ready_pp0_iter1_reg,
      R => '0'
    );
flow_control_loop_pipe_sequential_init_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_flow_control_loop_pipe_sequential_init_58
     port map (
      D(1 downto 0) => D(1 downto 0),
      Q(1 downto 0) => Q(1 downto 0),
      add_ln117_fu_74_p2(3 downto 0) => add_ln117_fu_74_p2(3 downto 0),
      ap_clk => ap_clk,
      ap_done_cache_reg_0 => ap_enable_reg_pp0_iter1_reg_0,
      ap_loop_exit_ready_pp0_iter1_reg => ap_loop_exit_ready_pp0_iter1_reg,
      ap_loop_exit_ready_pp0_iter1_reg_reg => \idx_fu_30_reg_n_0_[1]\,
      ap_loop_exit_ready_pp0_iter1_reg_reg_0 => \idx_fu_30_reg_n_0_[3]\,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      ct_address0(3 downto 0) => ct_address0(3 downto 0),
      grp_ClefiaDecrypt_1_fu_212_ap_start_reg => grp_ClefiaDecrypt_1_fu_212_ap_start_reg,
      grp_ClefiaDecrypt_1_fu_212_ap_start_reg_reg => grp_ClefiaDecrypt_1_fu_212_ap_start_reg_reg,
      grp_ClefiaDecrypt_1_fu_212_ct_address0(3 downto 0) => grp_ClefiaDecrypt_1_fu_212_ct_address0(3 downto 0),
      grp_clefia_Pipeline_VITIS_LOOP_116_1_fu_205_ct_address0(3 downto 0) => grp_clefia_Pipeline_VITIS_LOOP_116_1_fu_205_ct_address0(3 downto 0),
      idx_fu_300 => idx_fu_300,
      \idx_fu_30_reg[2]\ => flow_control_loop_pipe_sequential_init_U_n_4,
      \q0_reg[7]\(0) => \q0_reg[7]\(0),
      \zext_ln114_reg_98_reg[0]\ => \idx_fu_30_reg_n_0_[0]\,
      \zext_ln114_reg_98_reg[2]\ => \idx_fu_30_reg_n_0_[2]\
    );
\idx_fu_30_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => idx_fu_300,
      D => add_ln117_fu_74_p2(0),
      Q => \idx_fu_30_reg_n_0_[0]\,
      R => '0'
    );
\idx_fu_30_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => idx_fu_300,
      D => add_ln117_fu_74_p2(1),
      Q => \idx_fu_30_reg_n_0_[1]\,
      R => '0'
    );
\idx_fu_30_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => idx_fu_300,
      D => add_ln117_fu_74_p2(2),
      Q => \idx_fu_30_reg_n_0_[2]\,
      R => '0'
    );
\idx_fu_30_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => idx_fu_300,
      D => add_ln117_fu_74_p2(3),
      Q => \idx_fu_30_reg_n_0_[3]\,
      R => '0'
    );
\zext_ln114_reg_98_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => grp_ClefiaDecrypt_1_fu_212_ct_address0(0),
      Q => grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_116_1_fu_80_rin_address0(0),
      R => '0'
    );
\zext_ln114_reg_98_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => grp_ClefiaDecrypt_1_fu_212_ct_address0(1),
      Q => grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_116_1_fu_80_rin_address0(1),
      R => '0'
    );
\zext_ln114_reg_98_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => grp_ClefiaDecrypt_1_fu_212_ct_address0(2),
      Q => grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_116_1_fu_80_rin_address0(2),
      R => '0'
    );
\zext_ln114_reg_98_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => grp_ClefiaDecrypt_1_fu_212_ct_address0(3),
      Q => grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_116_1_fu_80_rin_address0(3),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_116_125 is
  port (
    ap_enable_reg_pp0_iter1 : out STD_LOGIC;
    rin_address0 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    fin_ce0 : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 2 downto 0 );
    ADDRBWRADDR : out STD_LOGIC_VECTOR ( 0 to 0 );
    \zext_ln114_9_reg_98_reg[3]_0\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \ap_CS_fsm_reg[6]\ : out STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_116_125_fu_104_ap_start_reg : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \q1_reg[7]\ : in STD_LOGIC;
    grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_116_1_fu_80_rin_address0 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \q1_reg[7]_0\ : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    \ap_CS_fsm_reg[9]\ : in STD_LOGIC;
    ram_reg : in STD_LOGIC;
    icmp_ln230_fu_162_p2 : in STD_LOGIC;
    \ap_CS_fsm_reg[9]_0\ : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_116_125;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_116_125 is
  signal add_ln117_fu_74_p2 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^ap_enable_reg_pp0_iter1\ : STD_LOGIC;
  signal ap_loop_exit_ready_pp0_iter1_reg : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_8 : STD_LOGIC;
  signal grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_116_125_fu_104_fin_address0 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_116_125_fu_104_rin_address0 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal idx105_fu_300 : STD_LOGIC;
  signal \idx105_fu_30_reg_n_0_[0]\ : STD_LOGIC;
  signal \idx105_fu_30_reg_n_0_[1]\ : STD_LOGIC;
  signal \idx105_fu_30_reg_n_0_[2]\ : STD_LOGIC;
  signal \idx105_fu_30_reg_n_0_[3]\ : STD_LOGIC;
begin
  ap_enable_reg_pp0_iter1 <= \^ap_enable_reg_pp0_iter1\;
ap_enable_reg_pp0_iter1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_116_125_fu_104_ap_start_reg,
      Q => \^ap_enable_reg_pp0_iter1\,
      R => ap_rst_n_inv
    );
ap_loop_exit_ready_pp0_iter1_reg_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => flow_control_loop_pipe_sequential_init_U_n_8,
      Q => ap_loop_exit_ready_pp0_iter1_reg,
      R => '0'
    );
flow_control_loop_pipe_sequential_init_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_flow_control_loop_pipe_sequential_init_61
     port map (
      D(2 downto 0) => D(2 downto 0),
      Q(5 downto 0) => Q(5 downto 0),
      add_ln117_fu_74_p2(3 downto 0) => add_ln117_fu_74_p2(3 downto 0),
      \ap_CS_fsm_reg[6]\ => \ap_CS_fsm_reg[6]\,
      \ap_CS_fsm_reg[9]\ => \ap_CS_fsm_reg[9]\,
      \ap_CS_fsm_reg[9]_0\ => \ap_CS_fsm_reg[9]_0\,
      ap_clk => ap_clk,
      ap_loop_exit_ready_pp0_iter1_reg => ap_loop_exit_ready_pp0_iter1_reg,
      ap_loop_exit_ready_pp0_iter1_reg_reg => \idx105_fu_30_reg_n_0_[1]\,
      ap_loop_exit_ready_pp0_iter1_reg_reg_0 => \idx105_fu_30_reg_n_0_[3]\,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_116_125_fu_104_ap_start_reg => grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_116_125_fu_104_ap_start_reg,
      grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_116_125_fu_104_rin_address0(3 downto 0) => grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_116_125_fu_104_rin_address0(3 downto 0),
      grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_116_1_fu_80_rin_address0(1 downto 0) => grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_116_1_fu_80_rin_address0(1 downto 0),
      icmp_ln230_fu_162_p2 => icmp_ln230_fu_162_p2,
      idx105_fu_300 => idx105_fu_300,
      \idx105_fu_30_reg[2]\ => flow_control_loop_pipe_sequential_init_U_n_8,
      \q1_reg[7]\ => \q1_reg[7]\,
      \q1_reg[7]_0\ => \q1_reg[7]_0\,
      rin_address0(3 downto 0) => rin_address0(3 downto 0),
      \zext_ln114_9_reg_98_reg[0]\ => \idx105_fu_30_reg_n_0_[0]\,
      \zext_ln114_9_reg_98_reg[2]\ => \idx105_fu_30_reg_n_0_[2]\
    );
\idx105_fu_30_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => idx105_fu_300,
      D => add_ln117_fu_74_p2(0),
      Q => \idx105_fu_30_reg_n_0_[0]\,
      R => '0'
    );
\idx105_fu_30_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => idx105_fu_300,
      D => add_ln117_fu_74_p2(1),
      Q => \idx105_fu_30_reg_n_0_[1]\,
      R => '0'
    );
\idx105_fu_30_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => idx105_fu_300,
      D => add_ln117_fu_74_p2(2),
      Q => \idx105_fu_30_reg_n_0_[2]\,
      R => '0'
    );
\idx105_fu_30_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => idx105_fu_300,
      D => add_ln117_fu_74_p2(3),
      Q => \idx105_fu_30_reg_n_0_[3]\,
      R => '0'
    );
\ram_reg_i_2__9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFD000"
    )
        port map (
      I0 => Q(5),
      I1 => \ap_CS_fsm_reg[9]\,
      I2 => \^ap_enable_reg_pp0_iter1\,
      I3 => Q(3),
      I4 => ram_reg,
      O => fin_ce0
    );
\ram_reg_i_9__8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_116_125_fu_104_fin_address0(0),
      I1 => \ap_CS_fsm_reg[9]\,
      I2 => Q(5),
      O => ADDRBWRADDR(0)
    );
\zext_ln114_9_reg_98_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_116_125_fu_104_rin_address0(0),
      Q => grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_116_125_fu_104_fin_address0(0),
      R => '0'
    );
\zext_ln114_9_reg_98_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_116_125_fu_104_rin_address0(1),
      Q => \zext_ln114_9_reg_98_reg[3]_0\(0),
      R => '0'
    );
\zext_ln114_9_reg_98_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_116_125_fu_104_rin_address0(2),
      Q => \zext_ln114_9_reg_98_reg[3]_0\(1),
      R => '0'
    );
\zext_ln114_9_reg_98_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_116_125_fu_104_rin_address0(3),
      Q => \zext_ln114_9_reg_98_reg[3]_0\(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_116_126 is
  port (
    ADDRBWRADDR : out STD_LOGIC_VECTOR ( 3 downto 0 );
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \p_0_in__0\ : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \ap_CS_fsm_reg[10]\ : out STD_LOGIC;
    grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_116_126_fu_124_rout_address0 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_116_126_fu_124_ap_start_reg : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    ADDRARDADDR : in STD_LOGIC_VECTOR ( 2 downto 0 );
    ap_rst_n : in STD_LOGIC;
    grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_116_127_fu_130_ap_start_reg : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_116_126;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_116_126 is
  signal add_ln117_fu_74_p2 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal ap_enable_reg_pp0_iter1 : STD_LOGIC;
  signal ap_loop_exit_ready_pp0_iter1_reg : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_8 : STD_LOGIC;
  signal grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_116_126_fu_124_fout_address0 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal idx119_fu_300 : STD_LOGIC;
  signal \idx119_fu_30_reg_n_0_[0]\ : STD_LOGIC;
  signal \idx119_fu_30_reg_n_0_[1]\ : STD_LOGIC;
  signal \idx119_fu_30_reg_n_0_[2]\ : STD_LOGIC;
  signal \idx119_fu_30_reg_n_0_[3]\ : STD_LOGIC;
begin
ap_enable_reg_pp0_iter1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_116_126_fu_124_ap_start_reg,
      Q => ap_enable_reg_pp0_iter1,
      R => ap_rst_n_inv
    );
ap_loop_exit_ready_pp0_iter1_reg_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => flow_control_loop_pipe_sequential_init_U_n_8,
      Q => ap_loop_exit_ready_pp0_iter1_reg,
      R => '0'
    );
flow_control_loop_pipe_sequential_init_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_flow_control_loop_pipe_sequential_init_60
     port map (
      ADDRARDADDR(2 downto 0) => ADDRARDADDR(2 downto 0),
      ADDRBWRADDR(3 downto 0) => ADDRBWRADDR(3 downto 0),
      D(1 downto 0) => D(1 downto 0),
      Q(1 downto 0) => Q(1 downto 0),
      add_ln117_fu_74_p2(3 downto 0) => add_ln117_fu_74_p2(3 downto 0),
      \ap_CS_fsm_reg[10]\ => \ap_CS_fsm_reg[10]\,
      ap_clk => ap_clk,
      ap_loop_exit_ready_pp0_iter1_reg => ap_loop_exit_ready_pp0_iter1_reg,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_116_126_fu_124_ap_start_reg => grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_116_126_fu_124_ap_start_reg,
      grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_116_126_fu_124_fout_address0(3 downto 0) => grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_116_126_fu_124_fout_address0(3 downto 0),
      idx119_fu_300 => idx119_fu_300,
      \idx119_fu_30_reg[2]\ => flow_control_loop_pipe_sequential_init_U_n_8,
      ram_reg => \idx119_fu_30_reg_n_0_[1]\,
      ram_reg_0 => \idx119_fu_30_reg_n_0_[2]\,
      ram_reg_1 => \idx119_fu_30_reg_n_0_[3]\,
      ram_reg_2 => \idx119_fu_30_reg_n_0_[0]\
    );
\idx119_fu_30_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => idx119_fu_300,
      D => add_ln117_fu_74_p2(0),
      Q => \idx119_fu_30_reg_n_0_[0]\,
      R => '0'
    );
\idx119_fu_30_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => idx119_fu_300,
      D => add_ln117_fu_74_p2(1),
      Q => \idx119_fu_30_reg_n_0_[1]\,
      R => '0'
    );
\idx119_fu_30_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => idx119_fu_300,
      D => add_ln117_fu_74_p2(2),
      Q => \idx119_fu_30_reg_n_0_[2]\,
      R => '0'
    );
\idx119_fu_30_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => idx119_fu_300,
      D => add_ln117_fu_74_p2(3),
      Q => \idx119_fu_30_reg_n_0_[3]\,
      R => '0'
    );
\q0[7]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_116_127_fu_130_ap_start_reg,
      I1 => Q(2),
      I2 => Q(1),
      I3 => ap_enable_reg_pp0_iter1,
      O => E(0)
    );
\ram_reg_0_15_0_0_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8088"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter1,
      I1 => Q(1),
      I2 => grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_116_127_fu_130_ap_start_reg,
      I3 => Q(2),
      O => \p_0_in__0\
    );
\zext_ln114_10_reg_98_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_116_126_fu_124_fout_address0(0),
      Q => grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_116_126_fu_124_rout_address0(0),
      R => '0'
    );
\zext_ln114_10_reg_98_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_116_126_fu_124_fout_address0(1),
      Q => grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_116_126_fu_124_rout_address0(1),
      R => '0'
    );
\zext_ln114_10_reg_98_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_116_126_fu_124_fout_address0(2),
      Q => grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_116_126_fu_124_rout_address0(2),
      R => '0'
    );
\zext_ln114_10_reg_98_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_116_126_fu_124_fout_address0(3),
      Q => grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_116_126_fu_124_rout_address0(3),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_116_127 is
  port (
    ap_enable_reg_pp0_iter1 : out STD_LOGIC;
    rout_address0 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \ap_CS_fsm_reg[12]\ : out STD_LOGIC;
    grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_116_127_fu_130_Clefia_dec_address0 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_116_127_fu_130_ap_start_reg : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_116_126_fu_124_rout_address0 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    ap_rst_n : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_116_127;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_116_127 is
  signal add_ln117_fu_88_p2 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal ap_loop_exit_ready_pp0_iter1_reg : STD_LOGIC;
  signal dst_assign_41_fu_440 : STD_LOGIC;
  signal \dst_assign_41_fu_44_reg_n_0_[0]\ : STD_LOGIC;
  signal \dst_assign_41_fu_44_reg_n_0_[1]\ : STD_LOGIC;
  signal \dst_assign_41_fu_44_reg_n_0_[2]\ : STD_LOGIC;
  signal \dst_assign_41_fu_44_reg_n_0_[3]\ : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_8 : STD_LOGIC;
  signal grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_116_127_fu_130_rout_address0 : STD_LOGIC_VECTOR ( 3 downto 0 );
begin
ap_enable_reg_pp0_iter1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_116_127_fu_130_ap_start_reg,
      Q => ap_enable_reg_pp0_iter1,
      R => ap_rst_n_inv
    );
ap_loop_exit_ready_pp0_iter1_reg_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => flow_control_loop_pipe_sequential_init_U_n_8,
      Q => ap_loop_exit_ready_pp0_iter1_reg,
      R => '0'
    );
\dst_assign_41_fu_44_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => dst_assign_41_fu_440,
      D => add_ln117_fu_88_p2(0),
      Q => \dst_assign_41_fu_44_reg_n_0_[0]\,
      R => '0'
    );
\dst_assign_41_fu_44_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => dst_assign_41_fu_440,
      D => add_ln117_fu_88_p2(1),
      Q => \dst_assign_41_fu_44_reg_n_0_[1]\,
      R => '0'
    );
\dst_assign_41_fu_44_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => dst_assign_41_fu_440,
      D => add_ln117_fu_88_p2(2),
      Q => \dst_assign_41_fu_44_reg_n_0_[2]\,
      R => '0'
    );
\dst_assign_41_fu_44_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => dst_assign_41_fu_440,
      D => add_ln117_fu_88_p2(3),
      Q => \dst_assign_41_fu_44_reg_n_0_[3]\,
      R => '0'
    );
flow_control_loop_pipe_sequential_init_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_flow_control_loop_pipe_sequential_init_59
     port map (
      D(1 downto 0) => D(1 downto 0),
      Q(1 downto 0) => Q(1 downto 0),
      add_ln117_fu_88_p2(3 downto 0) => add_ln117_fu_88_p2(3 downto 0),
      \ap_CS_fsm_reg[12]\ => \ap_CS_fsm_reg[12]\,
      ap_clk => ap_clk,
      ap_loop_exit_ready_pp0_iter1_reg => ap_loop_exit_ready_pp0_iter1_reg,
      ap_loop_exit_ready_pp0_iter1_reg_reg => \dst_assign_41_fu_44_reg_n_0_[3]\,
      ap_loop_exit_ready_pp0_iter1_reg_reg_0 => \dst_assign_41_fu_44_reg_n_0_[1]\,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      dst_assign_41_fu_440 => dst_assign_41_fu_440,
      \dst_assign_41_fu_44_reg[2]\ => flow_control_loop_pipe_sequential_init_U_n_8,
      grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_116_126_fu_124_rout_address0(3 downto 0) => grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_116_126_fu_124_rout_address0(3 downto 0),
      grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_116_127_fu_130_ap_start_reg => grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_116_127_fu_130_ap_start_reg,
      grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_116_127_fu_130_rout_address0(3 downto 0) => grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_116_127_fu_130_rout_address0(3 downto 0),
      rout_address0(3 downto 0) => rout_address0(3 downto 0),
      \zext_ln114_reg_112_reg[0]\ => \dst_assign_41_fu_44_reg_n_0_[0]\,
      \zext_ln114_reg_112_reg[2]\ => \dst_assign_41_fu_44_reg_n_0_[2]\
    );
\zext_ln114_reg_112_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_116_127_fu_130_rout_address0(0),
      Q => grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_116_127_fu_130_Clefia_dec_address0(0),
      R => '0'
    );
\zext_ln114_reg_112_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_116_127_fu_130_rout_address0(1),
      Q => grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_116_127_fu_130_Clefia_dec_address0(1),
      R => '0'
    );
\zext_ln114_reg_112_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_116_127_fu_130_rout_address0(2),
      Q => grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_116_127_fu_130_Clefia_dec_address0(2),
      R => '0'
    );
\zext_ln114_reg_112_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_116_127_fu_130_rout_address0(3),
      Q => grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_116_127_fu_130_Clefia_dec_address0(3),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_123_1 is
  port (
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    ap_enable_reg_pp0_iter1 : out STD_LOGIC;
    grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_123_1_fu_88_rin_address1 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    ram_reg : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \ap_CS_fsm_reg[2]\ : out STD_LOGIC;
    grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_123_1_fu_88_rin_address0 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_123_1_fu_88_ap_start_reg : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \reuse_reg_fu_50_reg[7]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    q1 : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_123_1;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_123_1 is
  signal \^e\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal addr_cmp_fu_156_p2 : STD_LOGIC;
  signal \addr_cmp_fu_156_p2_carry__0_i_1_n_0\ : STD_LOGIC;
  signal \addr_cmp_fu_156_p2_carry__0_i_2_n_0\ : STD_LOGIC;
  signal \addr_cmp_fu_156_p2_carry__0_i_3_n_0\ : STD_LOGIC;
  signal \addr_cmp_fu_156_p2_carry__0_i_4_n_0\ : STD_LOGIC;
  signal \addr_cmp_fu_156_p2_carry__0_n_0\ : STD_LOGIC;
  signal \addr_cmp_fu_156_p2_carry__0_n_1\ : STD_LOGIC;
  signal \addr_cmp_fu_156_p2_carry__0_n_2\ : STD_LOGIC;
  signal \addr_cmp_fu_156_p2_carry__0_n_3\ : STD_LOGIC;
  signal \addr_cmp_fu_156_p2_carry__1_i_1_n_0\ : STD_LOGIC;
  signal \addr_cmp_fu_156_p2_carry__1_i_2_n_0\ : STD_LOGIC;
  signal \addr_cmp_fu_156_p2_carry__1_i_3_n_0\ : STD_LOGIC;
  signal \addr_cmp_fu_156_p2_carry__1_i_4_n_0\ : STD_LOGIC;
  signal \addr_cmp_fu_156_p2_carry__1_n_0\ : STD_LOGIC;
  signal \addr_cmp_fu_156_p2_carry__1_n_1\ : STD_LOGIC;
  signal \addr_cmp_fu_156_p2_carry__1_n_2\ : STD_LOGIC;
  signal \addr_cmp_fu_156_p2_carry__1_n_3\ : STD_LOGIC;
  signal \addr_cmp_fu_156_p2_carry__2_i_1_n_0\ : STD_LOGIC;
  signal \addr_cmp_fu_156_p2_carry__2_i_2_n_0\ : STD_LOGIC;
  signal \addr_cmp_fu_156_p2_carry__2_i_3_n_0\ : STD_LOGIC;
  signal \addr_cmp_fu_156_p2_carry__2_i_4_n_0\ : STD_LOGIC;
  signal \addr_cmp_fu_156_p2_carry__2_n_0\ : STD_LOGIC;
  signal \addr_cmp_fu_156_p2_carry__2_n_1\ : STD_LOGIC;
  signal \addr_cmp_fu_156_p2_carry__2_n_2\ : STD_LOGIC;
  signal \addr_cmp_fu_156_p2_carry__2_n_3\ : STD_LOGIC;
  signal \addr_cmp_fu_156_p2_carry__3_i_1_n_0\ : STD_LOGIC;
  signal \addr_cmp_fu_156_p2_carry__3_i_2_n_0\ : STD_LOGIC;
  signal \addr_cmp_fu_156_p2_carry__3_i_3_n_0\ : STD_LOGIC;
  signal \addr_cmp_fu_156_p2_carry__3_i_4_n_0\ : STD_LOGIC;
  signal \addr_cmp_fu_156_p2_carry__3_n_0\ : STD_LOGIC;
  signal \addr_cmp_fu_156_p2_carry__3_n_1\ : STD_LOGIC;
  signal \addr_cmp_fu_156_p2_carry__3_n_2\ : STD_LOGIC;
  signal \addr_cmp_fu_156_p2_carry__3_n_3\ : STD_LOGIC;
  signal \addr_cmp_fu_156_p2_carry__4_i_1_n_0\ : STD_LOGIC;
  signal \addr_cmp_fu_156_p2_carry__4_i_2_n_0\ : STD_LOGIC;
  signal \addr_cmp_fu_156_p2_carry__4_n_3\ : STD_LOGIC;
  signal addr_cmp_fu_156_p2_carry_i_1_n_0 : STD_LOGIC;
  signal addr_cmp_fu_156_p2_carry_i_2_n_0 : STD_LOGIC;
  signal addr_cmp_fu_156_p2_carry_i_3_n_0 : STD_LOGIC;
  signal addr_cmp_fu_156_p2_carry_i_4_n_0 : STD_LOGIC;
  signal addr_cmp_fu_156_p2_carry_n_0 : STD_LOGIC;
  signal addr_cmp_fu_156_p2_carry_n_1 : STD_LOGIC;
  signal addr_cmp_fu_156_p2_carry_n_2 : STD_LOGIC;
  signal addr_cmp_fu_156_p2_carry_n_3 : STD_LOGIC;
  signal addr_cmp_reg_237 : STD_LOGIC;
  signal \^ap_enable_reg_pp0_iter1\ : STD_LOGIC;
  signal \ap_enable_reg_pp0_iter1_i_1__17_n_0\ : STD_LOGIC;
  signal ap_loop_exit_ready_pp0_iter2_reg : STD_LOGIC;
  signal \ap_loop_exit_ready_pp0_iter2_reg_i_1__1_n_0\ : STD_LOGIC;
  signal ap_loop_init : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_3 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_4 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_5 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_6 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_7 : STD_LOGIC;
  signal \^grp_clefiadecrypt_1_pipeline_vitis_loop_123_1_fu_88_rin_address1\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \^ram_reg\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal reuse_addr_reg_fu_46 : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal reuse_reg_fu_50 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_addr_cmp_fu_156_p2_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_addr_cmp_fu_156_p2_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_addr_cmp_fu_156_p2_carry__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_addr_cmp_fu_156_p2_carry__2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_addr_cmp_fu_156_p2_carry__3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_addr_cmp_fu_156_p2_carry__4_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_addr_cmp_fu_156_p2_carry__4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \ap_enable_reg_pp0_iter1_i_1__17\ : label is "soft_lutpair76";
  attribute SOFT_HLUTNM of \ap_loop_exit_ready_pp0_iter2_reg_i_1__1\ : label is "soft_lutpair76";
begin
  E(0) <= \^e\(0);
  ap_enable_reg_pp0_iter1 <= \^ap_enable_reg_pp0_iter1\;
  grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_123_1_fu_88_rin_address1(1 downto 0) <= \^grp_clefiadecrypt_1_pipeline_vitis_loop_123_1_fu_88_rin_address1\(1 downto 0);
  ram_reg(7 downto 0) <= \^ram_reg\(7 downto 0);
addr_cmp_fu_156_p2_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => addr_cmp_fu_156_p2_carry_n_0,
      CO(2) => addr_cmp_fu_156_p2_carry_n_1,
      CO(1) => addr_cmp_fu_156_p2_carry_n_2,
      CO(0) => addr_cmp_fu_156_p2_carry_n_3,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => NLW_addr_cmp_fu_156_p2_carry_O_UNCONNECTED(3 downto 0),
      S(3) => addr_cmp_fu_156_p2_carry_i_1_n_0,
      S(2) => addr_cmp_fu_156_p2_carry_i_2_n_0,
      S(1) => addr_cmp_fu_156_p2_carry_i_3_n_0,
      S(0) => addr_cmp_fu_156_p2_carry_i_4_n_0
    );
\addr_cmp_fu_156_p2_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => addr_cmp_fu_156_p2_carry_n_0,
      CO(3) => \addr_cmp_fu_156_p2_carry__0_n_0\,
      CO(2) => \addr_cmp_fu_156_p2_carry__0_n_1\,
      CO(1) => \addr_cmp_fu_156_p2_carry__0_n_2\,
      CO(0) => \addr_cmp_fu_156_p2_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_addr_cmp_fu_156_p2_carry__0_O_UNCONNECTED\(3 downto 0),
      S(3) => \addr_cmp_fu_156_p2_carry__0_i_1_n_0\,
      S(2) => \addr_cmp_fu_156_p2_carry__0_i_2_n_0\,
      S(1) => \addr_cmp_fu_156_p2_carry__0_i_3_n_0\,
      S(0) => \addr_cmp_fu_156_p2_carry__0_i_4_n_0\
    );
\addr_cmp_fu_156_p2_carry__0_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => reuse_addr_reg_fu_46(5),
      O => \addr_cmp_fu_156_p2_carry__0_i_1_n_0\
    );
\addr_cmp_fu_156_p2_carry__0_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => reuse_addr_reg_fu_46(5),
      O => \addr_cmp_fu_156_p2_carry__0_i_2_n_0\
    );
\addr_cmp_fu_156_p2_carry__0_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => reuse_addr_reg_fu_46(5),
      O => \addr_cmp_fu_156_p2_carry__0_i_3_n_0\
    );
\addr_cmp_fu_156_p2_carry__0_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => reuse_addr_reg_fu_46(5),
      O => \addr_cmp_fu_156_p2_carry__0_i_4_n_0\
    );
\addr_cmp_fu_156_p2_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \addr_cmp_fu_156_p2_carry__0_n_0\,
      CO(3) => \addr_cmp_fu_156_p2_carry__1_n_0\,
      CO(2) => \addr_cmp_fu_156_p2_carry__1_n_1\,
      CO(1) => \addr_cmp_fu_156_p2_carry__1_n_2\,
      CO(0) => \addr_cmp_fu_156_p2_carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_addr_cmp_fu_156_p2_carry__1_O_UNCONNECTED\(3 downto 0),
      S(3) => \addr_cmp_fu_156_p2_carry__1_i_1_n_0\,
      S(2) => \addr_cmp_fu_156_p2_carry__1_i_2_n_0\,
      S(1) => \addr_cmp_fu_156_p2_carry__1_i_3_n_0\,
      S(0) => \addr_cmp_fu_156_p2_carry__1_i_4_n_0\
    );
\addr_cmp_fu_156_p2_carry__1_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => reuse_addr_reg_fu_46(5),
      O => \addr_cmp_fu_156_p2_carry__1_i_1_n_0\
    );
\addr_cmp_fu_156_p2_carry__1_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => reuse_addr_reg_fu_46(5),
      O => \addr_cmp_fu_156_p2_carry__1_i_2_n_0\
    );
\addr_cmp_fu_156_p2_carry__1_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => reuse_addr_reg_fu_46(5),
      O => \addr_cmp_fu_156_p2_carry__1_i_3_n_0\
    );
\addr_cmp_fu_156_p2_carry__1_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => reuse_addr_reg_fu_46(5),
      O => \addr_cmp_fu_156_p2_carry__1_i_4_n_0\
    );
\addr_cmp_fu_156_p2_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \addr_cmp_fu_156_p2_carry__1_n_0\,
      CO(3) => \addr_cmp_fu_156_p2_carry__2_n_0\,
      CO(2) => \addr_cmp_fu_156_p2_carry__2_n_1\,
      CO(1) => \addr_cmp_fu_156_p2_carry__2_n_2\,
      CO(0) => \addr_cmp_fu_156_p2_carry__2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_addr_cmp_fu_156_p2_carry__2_O_UNCONNECTED\(3 downto 0),
      S(3) => \addr_cmp_fu_156_p2_carry__2_i_1_n_0\,
      S(2) => \addr_cmp_fu_156_p2_carry__2_i_2_n_0\,
      S(1) => \addr_cmp_fu_156_p2_carry__2_i_3_n_0\,
      S(0) => \addr_cmp_fu_156_p2_carry__2_i_4_n_0\
    );
\addr_cmp_fu_156_p2_carry__2_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => reuse_addr_reg_fu_46(5),
      O => \addr_cmp_fu_156_p2_carry__2_i_1_n_0\
    );
\addr_cmp_fu_156_p2_carry__2_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => reuse_addr_reg_fu_46(5),
      O => \addr_cmp_fu_156_p2_carry__2_i_2_n_0\
    );
\addr_cmp_fu_156_p2_carry__2_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => reuse_addr_reg_fu_46(5),
      O => \addr_cmp_fu_156_p2_carry__2_i_3_n_0\
    );
\addr_cmp_fu_156_p2_carry__2_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => reuse_addr_reg_fu_46(5),
      O => \addr_cmp_fu_156_p2_carry__2_i_4_n_0\
    );
\addr_cmp_fu_156_p2_carry__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \addr_cmp_fu_156_p2_carry__2_n_0\,
      CO(3) => \addr_cmp_fu_156_p2_carry__3_n_0\,
      CO(2) => \addr_cmp_fu_156_p2_carry__3_n_1\,
      CO(1) => \addr_cmp_fu_156_p2_carry__3_n_2\,
      CO(0) => \addr_cmp_fu_156_p2_carry__3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_addr_cmp_fu_156_p2_carry__3_O_UNCONNECTED\(3 downto 0),
      S(3) => \addr_cmp_fu_156_p2_carry__3_i_1_n_0\,
      S(2) => \addr_cmp_fu_156_p2_carry__3_i_2_n_0\,
      S(1) => \addr_cmp_fu_156_p2_carry__3_i_3_n_0\,
      S(0) => \addr_cmp_fu_156_p2_carry__3_i_4_n_0\
    );
\addr_cmp_fu_156_p2_carry__3_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => reuse_addr_reg_fu_46(5),
      O => \addr_cmp_fu_156_p2_carry__3_i_1_n_0\
    );
\addr_cmp_fu_156_p2_carry__3_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => reuse_addr_reg_fu_46(5),
      O => \addr_cmp_fu_156_p2_carry__3_i_2_n_0\
    );
\addr_cmp_fu_156_p2_carry__3_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => reuse_addr_reg_fu_46(5),
      O => \addr_cmp_fu_156_p2_carry__3_i_3_n_0\
    );
\addr_cmp_fu_156_p2_carry__3_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => reuse_addr_reg_fu_46(5),
      O => \addr_cmp_fu_156_p2_carry__3_i_4_n_0\
    );
\addr_cmp_fu_156_p2_carry__4\: unisim.vcomponents.CARRY4
     port map (
      CI => \addr_cmp_fu_156_p2_carry__3_n_0\,
      CO(3 downto 2) => \NLW_addr_cmp_fu_156_p2_carry__4_CO_UNCONNECTED\(3 downto 2),
      CO(1) => addr_cmp_fu_156_p2,
      CO(0) => \addr_cmp_fu_156_p2_carry__4_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_addr_cmp_fu_156_p2_carry__4_O_UNCONNECTED\(3 downto 0),
      S(3 downto 2) => B"00",
      S(1) => \addr_cmp_fu_156_p2_carry__4_i_1_n_0\,
      S(0) => \addr_cmp_fu_156_p2_carry__4_i_2_n_0\
    );
\addr_cmp_fu_156_p2_carry__4_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => reuse_addr_reg_fu_46(5),
      O => \addr_cmp_fu_156_p2_carry__4_i_1_n_0\
    );
\addr_cmp_fu_156_p2_carry__4_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => reuse_addr_reg_fu_46(5),
      O => \addr_cmp_fu_156_p2_carry__4_i_2_n_0\
    );
addr_cmp_fu_156_p2_carry_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => reuse_addr_reg_fu_46(5),
      O => addr_cmp_fu_156_p2_carry_i_1_n_0
    );
addr_cmp_fu_156_p2_carry_i_2: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => reuse_addr_reg_fu_46(5),
      O => addr_cmp_fu_156_p2_carry_i_2_n_0
    );
addr_cmp_fu_156_p2_carry_i_3: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => reuse_addr_reg_fu_46(5),
      O => addr_cmp_fu_156_p2_carry_i_3_n_0
    );
addr_cmp_fu_156_p2_carry_i_4: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^grp_clefiadecrypt_1_pipeline_vitis_loop_123_1_fu_88_rin_address1\(0),
      I1 => reuse_addr_reg_fu_46(0),
      I2 => \^grp_clefiadecrypt_1_pipeline_vitis_loop_123_1_fu_88_rin_address1\(1),
      I3 => reuse_addr_reg_fu_46(1),
      O => addr_cmp_fu_156_p2_carry_i_4_n_0
    );
\addr_cmp_reg_237_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => addr_cmp_fu_156_p2,
      Q => addr_cmp_reg_237,
      R => '0'
    );
\ap_enable_reg_pp0_iter1_i_1__17\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"08888888"
    )
        port map (
      I0 => ap_rst_n,
      I1 => grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_123_1_fu_88_ap_start_reg,
      I2 => \^grp_clefiadecrypt_1_pipeline_vitis_loop_123_1_fu_88_rin_address1\(1),
      I3 => \^grp_clefiadecrypt_1_pipeline_vitis_loop_123_1_fu_88_rin_address1\(0),
      I4 => \^ap_enable_reg_pp0_iter1\,
      O => \ap_enable_reg_pp0_iter1_i_1__17_n_0\
    );
ap_enable_reg_pp0_iter1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_enable_reg_pp0_iter1_i_1__17_n_0\,
      Q => \^ap_enable_reg_pp0_iter1\,
      R => '0'
    );
ap_enable_reg_pp0_iter2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^ap_enable_reg_pp0_iter1\,
      Q => \^e\(0),
      R => ap_rst_n_inv
    );
\ap_loop_exit_ready_pp0_iter2_reg_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^ap_enable_reg_pp0_iter1\,
      I1 => \^grp_clefiadecrypt_1_pipeline_vitis_loop_123_1_fu_88_rin_address1\(0),
      I2 => \^grp_clefiadecrypt_1_pipeline_vitis_loop_123_1_fu_88_rin_address1\(1),
      O => \ap_loop_exit_ready_pp0_iter2_reg_i_1__1_n_0\
    );
ap_loop_exit_ready_pp0_iter2_reg_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \ap_loop_exit_ready_pp0_iter2_reg_i_1__1_n_0\,
      Q => ap_loop_exit_ready_pp0_iter2_reg,
      R => '0'
    );
flow_control_loop_pipe_sequential_init_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_flow_control_loop_pipe_sequential_init_54
     port map (
      D(1 downto 0) => D(1 downto 0),
      Q(1 downto 0) => Q(1 downto 0),
      SR(0) => ap_loop_init,
      ap_clk => ap_clk,
      ap_loop_exit_ready_pp0_iter2_reg => ap_loop_exit_ready_pp0_iter2_reg,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_123_1_fu_88_ap_start_reg => grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_123_1_fu_88_ap_start_reg,
      \idx97_fu_54_reg[0]\ => flow_control_loop_pipe_sequential_init_U_n_7,
      \idx97_fu_54_reg[0]_0\ => \^ap_enable_reg_pp0_iter1\,
      \idx97_fu_54_reg[0]_1\ => \^grp_clefiadecrypt_1_pipeline_vitis_loop_123_1_fu_88_rin_address1\(1),
      \idx97_fu_54_reg[0]_2\ => \^grp_clefiadecrypt_1_pipeline_vitis_loop_123_1_fu_88_rin_address1\(0),
      \idx97_fu_54_reg[1]\ => flow_control_loop_pipe_sequential_init_U_n_6,
      reuse_addr_reg_fu_46(2) => reuse_addr_reg_fu_46(5),
      reuse_addr_reg_fu_46(1 downto 0) => reuse_addr_reg_fu_46(1 downto 0),
      \reuse_addr_reg_fu_46_reg[0]\ => flow_control_loop_pipe_sequential_init_U_n_4,
      \reuse_addr_reg_fu_46_reg[1]\ => flow_control_loop_pipe_sequential_init_U_n_3,
      \reuse_addr_reg_fu_46_reg[5]\ => flow_control_loop_pipe_sequential_init_U_n_5
    );
grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_123_1_fu_88_ap_start_reg_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFFFAAAA"
    )
        port map (
      I0 => Q(0),
      I1 => \^grp_clefiadecrypt_1_pipeline_vitis_loop_123_1_fu_88_rin_address1\(1),
      I2 => \^grp_clefiadecrypt_1_pipeline_vitis_loop_123_1_fu_88_rin_address1\(0),
      I3 => \^ap_enable_reg_pp0_iter1\,
      I4 => grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_123_1_fu_88_ap_start_reg,
      O => \ap_CS_fsm_reg[2]\
    );
\idx97_fu_54_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => flow_control_loop_pipe_sequential_init_U_n_7,
      Q => \^grp_clefiadecrypt_1_pipeline_vitis_loop_123_1_fu_88_rin_address1\(0),
      R => '0'
    );
\idx97_fu_54_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => flow_control_loop_pipe_sequential_init_U_n_6,
      Q => \^grp_clefiadecrypt_1_pipeline_vitis_loop_123_1_fu_88_rin_address1\(1),
      R => '0'
    );
\reuse_addr_reg_fu_46_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => flow_control_loop_pipe_sequential_init_U_n_4,
      Q => reuse_addr_reg_fu_46(0),
      R => '0'
    );
\reuse_addr_reg_fu_46_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => flow_control_loop_pipe_sequential_init_U_n_3,
      Q => reuse_addr_reg_fu_46(1),
      R => '0'
    );
\reuse_addr_reg_fu_46_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => flow_control_loop_pipe_sequential_init_U_n_5,
      Q => reuse_addr_reg_fu_46(5),
      R => '0'
    );
\reuse_reg_fu_50[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"56A6"
    )
        port map (
      I0 => \reuse_reg_fu_50_reg[7]_0\(0),
      I1 => q1(0),
      I2 => addr_cmp_reg_237,
      I3 => reuse_reg_fu_50(0),
      O => \^ram_reg\(0)
    );
\reuse_reg_fu_50[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"56A6"
    )
        port map (
      I0 => \reuse_reg_fu_50_reg[7]_0\(1),
      I1 => q1(1),
      I2 => addr_cmp_reg_237,
      I3 => reuse_reg_fu_50(1),
      O => \^ram_reg\(1)
    );
\reuse_reg_fu_50[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"56A6"
    )
        port map (
      I0 => \reuse_reg_fu_50_reg[7]_0\(2),
      I1 => q1(2),
      I2 => addr_cmp_reg_237,
      I3 => reuse_reg_fu_50(2),
      O => \^ram_reg\(2)
    );
\reuse_reg_fu_50[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"56A6"
    )
        port map (
      I0 => \reuse_reg_fu_50_reg[7]_0\(3),
      I1 => q1(3),
      I2 => addr_cmp_reg_237,
      I3 => reuse_reg_fu_50(3),
      O => \^ram_reg\(3)
    );
\reuse_reg_fu_50[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"56A6"
    )
        port map (
      I0 => \reuse_reg_fu_50_reg[7]_0\(4),
      I1 => q1(4),
      I2 => addr_cmp_reg_237,
      I3 => reuse_reg_fu_50(4),
      O => \^ram_reg\(4)
    );
\reuse_reg_fu_50[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"56A6"
    )
        port map (
      I0 => \reuse_reg_fu_50_reg[7]_0\(5),
      I1 => q1(5),
      I2 => addr_cmp_reg_237,
      I3 => reuse_reg_fu_50(5),
      O => \^ram_reg\(5)
    );
\reuse_reg_fu_50[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"56A6"
    )
        port map (
      I0 => \reuse_reg_fu_50_reg[7]_0\(6),
      I1 => q1(6),
      I2 => addr_cmp_reg_237,
      I3 => reuse_reg_fu_50(6),
      O => \^ram_reg\(6)
    );
\reuse_reg_fu_50[7]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"56A6"
    )
        port map (
      I0 => \reuse_reg_fu_50_reg[7]_0\(7),
      I1 => q1(7),
      I2 => addr_cmp_reg_237,
      I3 => reuse_reg_fu_50(7),
      O => \^ram_reg\(7)
    );
\reuse_reg_fu_50_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \^ram_reg\(0),
      Q => reuse_reg_fu_50(0),
      R => ap_loop_init
    );
\reuse_reg_fu_50_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \^ram_reg\(1),
      Q => reuse_reg_fu_50(1),
      R => ap_loop_init
    );
\reuse_reg_fu_50_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \^ram_reg\(2),
      Q => reuse_reg_fu_50(2),
      R => ap_loop_init
    );
\reuse_reg_fu_50_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \^ram_reg\(3),
      Q => reuse_reg_fu_50(3),
      R => ap_loop_init
    );
\reuse_reg_fu_50_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \^ram_reg\(4),
      Q => reuse_reg_fu_50(4),
      R => ap_loop_init
    );
\reuse_reg_fu_50_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \^ram_reg\(5),
      Q => reuse_reg_fu_50(5),
      R => ap_loop_init
    );
\reuse_reg_fu_50_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \^ram_reg\(6),
      Q => reuse_reg_fu_50(6),
      R => ap_loop_init
    );
\reuse_reg_fu_50_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \^ram_reg\(7),
      Q => reuse_reg_fu_50(7),
      R => ap_loop_init
    );
\rin_addr_reg_231_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \^grp_clefiadecrypt_1_pipeline_vitis_loop_123_1_fu_88_rin_address1\(0),
      Q => grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_123_1_fu_88_rin_address0(0),
      R => '0'
    );
\rin_addr_reg_231_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \^grp_clefiadecrypt_1_pipeline_vitis_loop_123_1_fu_88_rin_address1\(1),
      Q => grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_123_1_fu_88_rin_address0(1),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_123_124 is
  port (
    \idx101_fu_50_reg[0]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    grp_ClefiaDecrypt_1_fu_212_rk_ce0 : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    p_0_in : out STD_LOGIC;
    grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_116_125_fu_104_ap_start_reg_reg : out STD_LOGIC_VECTOR ( 0 to 0 );
    d0 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \rin_addr_reg_223_reg[1]_0\ : out STD_LOGIC;
    \rin_addr_reg_223_reg[0]_0\ : out STD_LOGIC;
    rin_address1 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \idx101_fu_50_reg[1]_0\ : out STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_123_124_fu_96_ap_start_reg : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    \ram_reg_i_40__9\ : in STD_LOGIC;
    grp_ClefiaDecrypt_1_fu_212_rk_ce1 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 6 downto 0 );
    \ram_reg_i_40__9_0\ : in STD_LOGIC;
    ap_enable_reg_pp0_iter1 : in STD_LOGIC;
    grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_116_125_fu_104_ap_start_reg : in STD_LOGIC;
    \q0_reg[7]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_enable_reg_pp0_iter1_0 : in STD_LOGIC;
    \q1_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    q0 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \reuse_reg_fu_46_reg[7]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    q1 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_123_1_fu_88_rin_address0 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_116_1_fu_80_rin_address0 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_123_1_fu_88_rin_address1 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_123_124_fu_96_ap_start_reg_reg : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_123_124;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_123_124 is
  signal \^e\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal addr_cmp_fu_148_p2 : STD_LOGIC;
  signal \addr_cmp_fu_148_p2_carry__0_i_1_n_0\ : STD_LOGIC;
  signal \addr_cmp_fu_148_p2_carry__0_i_2_n_0\ : STD_LOGIC;
  signal \addr_cmp_fu_148_p2_carry__0_i_3_n_0\ : STD_LOGIC;
  signal \addr_cmp_fu_148_p2_carry__0_i_4_n_0\ : STD_LOGIC;
  signal \addr_cmp_fu_148_p2_carry__0_n_0\ : STD_LOGIC;
  signal \addr_cmp_fu_148_p2_carry__0_n_1\ : STD_LOGIC;
  signal \addr_cmp_fu_148_p2_carry__0_n_2\ : STD_LOGIC;
  signal \addr_cmp_fu_148_p2_carry__0_n_3\ : STD_LOGIC;
  signal \addr_cmp_fu_148_p2_carry__1_i_1_n_0\ : STD_LOGIC;
  signal \addr_cmp_fu_148_p2_carry__1_i_2_n_0\ : STD_LOGIC;
  signal \addr_cmp_fu_148_p2_carry__1_i_3_n_0\ : STD_LOGIC;
  signal \addr_cmp_fu_148_p2_carry__1_i_4_n_0\ : STD_LOGIC;
  signal \addr_cmp_fu_148_p2_carry__1_n_0\ : STD_LOGIC;
  signal \addr_cmp_fu_148_p2_carry__1_n_1\ : STD_LOGIC;
  signal \addr_cmp_fu_148_p2_carry__1_n_2\ : STD_LOGIC;
  signal \addr_cmp_fu_148_p2_carry__1_n_3\ : STD_LOGIC;
  signal \addr_cmp_fu_148_p2_carry__2_i_1_n_0\ : STD_LOGIC;
  signal \addr_cmp_fu_148_p2_carry__2_i_2_n_0\ : STD_LOGIC;
  signal \addr_cmp_fu_148_p2_carry__2_i_3_n_0\ : STD_LOGIC;
  signal \addr_cmp_fu_148_p2_carry__2_i_4_n_0\ : STD_LOGIC;
  signal \addr_cmp_fu_148_p2_carry__2_n_0\ : STD_LOGIC;
  signal \addr_cmp_fu_148_p2_carry__2_n_1\ : STD_LOGIC;
  signal \addr_cmp_fu_148_p2_carry__2_n_2\ : STD_LOGIC;
  signal \addr_cmp_fu_148_p2_carry__2_n_3\ : STD_LOGIC;
  signal \addr_cmp_fu_148_p2_carry__3_i_1_n_0\ : STD_LOGIC;
  signal \addr_cmp_fu_148_p2_carry__3_i_2_n_0\ : STD_LOGIC;
  signal \addr_cmp_fu_148_p2_carry__3_i_3_n_0\ : STD_LOGIC;
  signal \addr_cmp_fu_148_p2_carry__3_i_4_n_0\ : STD_LOGIC;
  signal \addr_cmp_fu_148_p2_carry__3_n_0\ : STD_LOGIC;
  signal \addr_cmp_fu_148_p2_carry__3_n_1\ : STD_LOGIC;
  signal \addr_cmp_fu_148_p2_carry__3_n_2\ : STD_LOGIC;
  signal \addr_cmp_fu_148_p2_carry__3_n_3\ : STD_LOGIC;
  signal \addr_cmp_fu_148_p2_carry__4_i_1_n_0\ : STD_LOGIC;
  signal \addr_cmp_fu_148_p2_carry__4_i_2_n_0\ : STD_LOGIC;
  signal \addr_cmp_fu_148_p2_carry__4_n_3\ : STD_LOGIC;
  signal addr_cmp_fu_148_p2_carry_i_1_n_0 : STD_LOGIC;
  signal addr_cmp_fu_148_p2_carry_i_2_n_0 : STD_LOGIC;
  signal addr_cmp_fu_148_p2_carry_i_3_n_0 : STD_LOGIC;
  signal addr_cmp_fu_148_p2_carry_i_4_n_0 : STD_LOGIC;
  signal addr_cmp_fu_148_p2_carry_n_0 : STD_LOGIC;
  signal addr_cmp_fu_148_p2_carry_n_1 : STD_LOGIC;
  signal addr_cmp_fu_148_p2_carry_n_2 : STD_LOGIC;
  signal addr_cmp_fu_148_p2_carry_n_3 : STD_LOGIC;
  signal addr_cmp_reg_229 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter1_1 : STD_LOGIC;
  signal \ap_enable_reg_pp0_iter1_i_1__18_n_0\ : STD_LOGIC;
  signal ap_loop_exit_ready_pp0_iter2_reg : STD_LOGIC;
  signal \ap_loop_exit_ready_pp0_iter2_reg_i_1__2_n_0\ : STD_LOGIC;
  signal ap_loop_init : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_3 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_4 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_5 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_6 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_7 : STD_LOGIC;
  signal grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_123_124_fu_96_rin_address0 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_123_124_fu_96_rin_address1 : STD_LOGIC_VECTOR ( 1 to 1 );
  signal grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_123_124_fu_96_rin_d0 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_123_124_fu_96_rin_we0 : STD_LOGIC;
  signal \^idx101_fu_50_reg[0]_0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal ram_reg_0_15_0_0_i_9_n_0 : STD_LOGIC;
  signal reuse_addr_reg_fu_42 : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal reuse_reg_fu_46 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_addr_cmp_fu_148_p2_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_addr_cmp_fu_148_p2_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_addr_cmp_fu_148_p2_carry__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_addr_cmp_fu_148_p2_carry__2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_addr_cmp_fu_148_p2_carry__3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_addr_cmp_fu_148_p2_carry__4_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_addr_cmp_fu_148_p2_carry__4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \ap_loop_exit_ready_pp0_iter2_reg_i_1__2\ : label is "soft_lutpair60";
  attribute SOFT_HLUTNM of grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_123_124_fu_96_ap_start_reg_i_1 : label is "soft_lutpair60";
begin
  E(0) <= \^e\(0);
  \idx101_fu_50_reg[0]_0\(0) <= \^idx101_fu_50_reg[0]_0\(0);
addr_cmp_fu_148_p2_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => addr_cmp_fu_148_p2_carry_n_0,
      CO(2) => addr_cmp_fu_148_p2_carry_n_1,
      CO(1) => addr_cmp_fu_148_p2_carry_n_2,
      CO(0) => addr_cmp_fu_148_p2_carry_n_3,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => NLW_addr_cmp_fu_148_p2_carry_O_UNCONNECTED(3 downto 0),
      S(3) => addr_cmp_fu_148_p2_carry_i_1_n_0,
      S(2) => addr_cmp_fu_148_p2_carry_i_2_n_0,
      S(1) => addr_cmp_fu_148_p2_carry_i_3_n_0,
      S(0) => addr_cmp_fu_148_p2_carry_i_4_n_0
    );
\addr_cmp_fu_148_p2_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => addr_cmp_fu_148_p2_carry_n_0,
      CO(3) => \addr_cmp_fu_148_p2_carry__0_n_0\,
      CO(2) => \addr_cmp_fu_148_p2_carry__0_n_1\,
      CO(1) => \addr_cmp_fu_148_p2_carry__0_n_2\,
      CO(0) => \addr_cmp_fu_148_p2_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_addr_cmp_fu_148_p2_carry__0_O_UNCONNECTED\(3 downto 0),
      S(3) => \addr_cmp_fu_148_p2_carry__0_i_1_n_0\,
      S(2) => \addr_cmp_fu_148_p2_carry__0_i_2_n_0\,
      S(1) => \addr_cmp_fu_148_p2_carry__0_i_3_n_0\,
      S(0) => \addr_cmp_fu_148_p2_carry__0_i_4_n_0\
    );
\addr_cmp_fu_148_p2_carry__0_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => reuse_addr_reg_fu_42(5),
      O => \addr_cmp_fu_148_p2_carry__0_i_1_n_0\
    );
\addr_cmp_fu_148_p2_carry__0_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => reuse_addr_reg_fu_42(5),
      O => \addr_cmp_fu_148_p2_carry__0_i_2_n_0\
    );
\addr_cmp_fu_148_p2_carry__0_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => reuse_addr_reg_fu_42(5),
      O => \addr_cmp_fu_148_p2_carry__0_i_3_n_0\
    );
\addr_cmp_fu_148_p2_carry__0_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => reuse_addr_reg_fu_42(5),
      O => \addr_cmp_fu_148_p2_carry__0_i_4_n_0\
    );
\addr_cmp_fu_148_p2_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \addr_cmp_fu_148_p2_carry__0_n_0\,
      CO(3) => \addr_cmp_fu_148_p2_carry__1_n_0\,
      CO(2) => \addr_cmp_fu_148_p2_carry__1_n_1\,
      CO(1) => \addr_cmp_fu_148_p2_carry__1_n_2\,
      CO(0) => \addr_cmp_fu_148_p2_carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_addr_cmp_fu_148_p2_carry__1_O_UNCONNECTED\(3 downto 0),
      S(3) => \addr_cmp_fu_148_p2_carry__1_i_1_n_0\,
      S(2) => \addr_cmp_fu_148_p2_carry__1_i_2_n_0\,
      S(1) => \addr_cmp_fu_148_p2_carry__1_i_3_n_0\,
      S(0) => \addr_cmp_fu_148_p2_carry__1_i_4_n_0\
    );
\addr_cmp_fu_148_p2_carry__1_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => reuse_addr_reg_fu_42(5),
      O => \addr_cmp_fu_148_p2_carry__1_i_1_n_0\
    );
\addr_cmp_fu_148_p2_carry__1_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => reuse_addr_reg_fu_42(5),
      O => \addr_cmp_fu_148_p2_carry__1_i_2_n_0\
    );
\addr_cmp_fu_148_p2_carry__1_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => reuse_addr_reg_fu_42(5),
      O => \addr_cmp_fu_148_p2_carry__1_i_3_n_0\
    );
\addr_cmp_fu_148_p2_carry__1_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => reuse_addr_reg_fu_42(5),
      O => \addr_cmp_fu_148_p2_carry__1_i_4_n_0\
    );
\addr_cmp_fu_148_p2_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \addr_cmp_fu_148_p2_carry__1_n_0\,
      CO(3) => \addr_cmp_fu_148_p2_carry__2_n_0\,
      CO(2) => \addr_cmp_fu_148_p2_carry__2_n_1\,
      CO(1) => \addr_cmp_fu_148_p2_carry__2_n_2\,
      CO(0) => \addr_cmp_fu_148_p2_carry__2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_addr_cmp_fu_148_p2_carry__2_O_UNCONNECTED\(3 downto 0),
      S(3) => \addr_cmp_fu_148_p2_carry__2_i_1_n_0\,
      S(2) => \addr_cmp_fu_148_p2_carry__2_i_2_n_0\,
      S(1) => \addr_cmp_fu_148_p2_carry__2_i_3_n_0\,
      S(0) => \addr_cmp_fu_148_p2_carry__2_i_4_n_0\
    );
\addr_cmp_fu_148_p2_carry__2_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => reuse_addr_reg_fu_42(5),
      O => \addr_cmp_fu_148_p2_carry__2_i_1_n_0\
    );
\addr_cmp_fu_148_p2_carry__2_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => reuse_addr_reg_fu_42(5),
      O => \addr_cmp_fu_148_p2_carry__2_i_2_n_0\
    );
\addr_cmp_fu_148_p2_carry__2_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => reuse_addr_reg_fu_42(5),
      O => \addr_cmp_fu_148_p2_carry__2_i_3_n_0\
    );
\addr_cmp_fu_148_p2_carry__2_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => reuse_addr_reg_fu_42(5),
      O => \addr_cmp_fu_148_p2_carry__2_i_4_n_0\
    );
\addr_cmp_fu_148_p2_carry__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \addr_cmp_fu_148_p2_carry__2_n_0\,
      CO(3) => \addr_cmp_fu_148_p2_carry__3_n_0\,
      CO(2) => \addr_cmp_fu_148_p2_carry__3_n_1\,
      CO(1) => \addr_cmp_fu_148_p2_carry__3_n_2\,
      CO(0) => \addr_cmp_fu_148_p2_carry__3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_addr_cmp_fu_148_p2_carry__3_O_UNCONNECTED\(3 downto 0),
      S(3) => \addr_cmp_fu_148_p2_carry__3_i_1_n_0\,
      S(2) => \addr_cmp_fu_148_p2_carry__3_i_2_n_0\,
      S(1) => \addr_cmp_fu_148_p2_carry__3_i_3_n_0\,
      S(0) => \addr_cmp_fu_148_p2_carry__3_i_4_n_0\
    );
\addr_cmp_fu_148_p2_carry__3_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => reuse_addr_reg_fu_42(5),
      O => \addr_cmp_fu_148_p2_carry__3_i_1_n_0\
    );
\addr_cmp_fu_148_p2_carry__3_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => reuse_addr_reg_fu_42(5),
      O => \addr_cmp_fu_148_p2_carry__3_i_2_n_0\
    );
\addr_cmp_fu_148_p2_carry__3_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => reuse_addr_reg_fu_42(5),
      O => \addr_cmp_fu_148_p2_carry__3_i_3_n_0\
    );
\addr_cmp_fu_148_p2_carry__3_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => reuse_addr_reg_fu_42(5),
      O => \addr_cmp_fu_148_p2_carry__3_i_4_n_0\
    );
\addr_cmp_fu_148_p2_carry__4\: unisim.vcomponents.CARRY4
     port map (
      CI => \addr_cmp_fu_148_p2_carry__3_n_0\,
      CO(3 downto 2) => \NLW_addr_cmp_fu_148_p2_carry__4_CO_UNCONNECTED\(3 downto 2),
      CO(1) => addr_cmp_fu_148_p2,
      CO(0) => \addr_cmp_fu_148_p2_carry__4_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_addr_cmp_fu_148_p2_carry__4_O_UNCONNECTED\(3 downto 0),
      S(3 downto 2) => B"00",
      S(1) => \addr_cmp_fu_148_p2_carry__4_i_1_n_0\,
      S(0) => \addr_cmp_fu_148_p2_carry__4_i_2_n_0\
    );
\addr_cmp_fu_148_p2_carry__4_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => reuse_addr_reg_fu_42(5),
      O => \addr_cmp_fu_148_p2_carry__4_i_1_n_0\
    );
\addr_cmp_fu_148_p2_carry__4_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => reuse_addr_reg_fu_42(5),
      O => \addr_cmp_fu_148_p2_carry__4_i_2_n_0\
    );
addr_cmp_fu_148_p2_carry_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => reuse_addr_reg_fu_42(5),
      O => addr_cmp_fu_148_p2_carry_i_1_n_0
    );
addr_cmp_fu_148_p2_carry_i_2: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => reuse_addr_reg_fu_42(5),
      O => addr_cmp_fu_148_p2_carry_i_2_n_0
    );
addr_cmp_fu_148_p2_carry_i_3: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => reuse_addr_reg_fu_42(5),
      O => addr_cmp_fu_148_p2_carry_i_3_n_0
    );
addr_cmp_fu_148_p2_carry_i_4: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^idx101_fu_50_reg[0]_0\(0),
      I1 => reuse_addr_reg_fu_42(0),
      I2 => grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_123_124_fu_96_rin_address1(1),
      I3 => reuse_addr_reg_fu_42(1),
      O => addr_cmp_fu_148_p2_carry_i_4_n_0
    );
\addr_cmp_reg_229_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => addr_cmp_fu_148_p2,
      Q => addr_cmp_reg_229,
      R => '0'
    );
\ap_enable_reg_pp0_iter1_i_1__18\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"08888888"
    )
        port map (
      I0 => ap_rst_n,
      I1 => grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_123_124_fu_96_ap_start_reg,
      I2 => grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_123_124_fu_96_rin_address1(1),
      I3 => \^idx101_fu_50_reg[0]_0\(0),
      I4 => ap_enable_reg_pp0_iter1_1,
      O => \ap_enable_reg_pp0_iter1_i_1__18_n_0\
    );
ap_enable_reg_pp0_iter1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_enable_reg_pp0_iter1_i_1__18_n_0\,
      Q => ap_enable_reg_pp0_iter1_1,
      R => '0'
    );
ap_enable_reg_pp0_iter2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_enable_reg_pp0_iter1_1,
      Q => grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_123_124_fu_96_rin_we0,
      R => ap_rst_n_inv
    );
\ap_loop_exit_ready_pp0_iter2_reg_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter1_1,
      I1 => \^idx101_fu_50_reg[0]_0\(0),
      I2 => grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_123_124_fu_96_rin_address1(1),
      O => \ap_loop_exit_ready_pp0_iter2_reg_i_1__2_n_0\
    );
ap_loop_exit_ready_pp0_iter2_reg_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \ap_loop_exit_ready_pp0_iter2_reg_i_1__2_n_0\,
      Q => ap_loop_exit_ready_pp0_iter2_reg,
      R => '0'
    );
flow_control_loop_pipe_sequential_init_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_flow_control_loop_pipe_sequential_init_57
     port map (
      D(1 downto 0) => D(1 downto 0),
      Q(1 downto 0) => Q(3 downto 2),
      SR(0) => ap_loop_init,
      ap_clk => ap_clk,
      ap_enable_reg_pp0_iter1_1 => ap_enable_reg_pp0_iter1_1,
      ap_loop_exit_ready_pp0_iter2_reg => ap_loop_exit_ready_pp0_iter2_reg,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_123_124_fu_96_ap_start_reg => grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_123_124_fu_96_ap_start_reg,
      grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_123_124_fu_96_rin_address1(0) => grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_123_124_fu_96_rin_address1(1),
      \idx101_fu_50_reg[0]\ => flow_control_loop_pipe_sequential_init_U_n_7,
      \idx101_fu_50_reg[0]_0\ => \^idx101_fu_50_reg[0]_0\(0),
      \idx101_fu_50_reg[1]\ => flow_control_loop_pipe_sequential_init_U_n_6,
      reuse_addr_reg_fu_42(2) => reuse_addr_reg_fu_42(5),
      reuse_addr_reg_fu_42(1 downto 0) => reuse_addr_reg_fu_42(1 downto 0),
      \reuse_addr_reg_fu_42_reg[0]\ => flow_control_loop_pipe_sequential_init_U_n_4,
      \reuse_addr_reg_fu_42_reg[1]\ => flow_control_loop_pipe_sequential_init_U_n_3,
      \reuse_addr_reg_fu_42_reg[5]\ => flow_control_loop_pipe_sequential_init_U_n_5
    );
grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_123_124_fu_96_ap_start_reg_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF7FFF00"
    )
        port map (
      I0 => grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_123_124_fu_96_rin_address1(1),
      I1 => \^idx101_fu_50_reg[0]_0\(0),
      I2 => ap_enable_reg_pp0_iter1_1,
      I3 => grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_123_124_fu_96_ap_start_reg_reg(0),
      I4 => grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_123_124_fu_96_ap_start_reg,
      O => \idx101_fu_50_reg[1]_0\
    );
\idx101_fu_50_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => flow_control_loop_pipe_sequential_init_U_n_7,
      Q => \^idx101_fu_50_reg[0]_0\(0),
      R => '0'
    );
\idx101_fu_50_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => flow_control_loop_pipe_sequential_init_U_n_6,
      Q => grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_123_124_fu_96_rin_address1(1),
      R => '0'
    );
\q0[7]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_116_125_fu_104_ap_start_reg,
      I1 => Q(4),
      I2 => ram_reg_0_15_0_0_i_9_n_0,
      O => grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_116_125_fu_104_ap_start_reg_reg(0)
    );
\q1[7]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter1_1,
      I1 => Q(3),
      I2 => ap_enable_reg_pp0_iter1,
      I3 => Q(1),
      O => \^e\(0)
    );
\ram_reg_0_15_0_0_i_10__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_123_124_fu_96_rin_address0(0),
      I1 => Q(3),
      I2 => grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_123_1_fu_88_rin_address0(0),
      I3 => Q(1),
      I4 => grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_116_1_fu_80_rin_address0(0),
      O => \rin_addr_reg_223_reg[0]_0\
    );
\ram_reg_0_15_0_0_i_11__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_123_124_fu_96_rin_address0(1),
      I1 => Q(3),
      I2 => grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_123_1_fu_88_rin_address0(1),
      I3 => Q(1),
      I4 => grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_116_1_fu_80_rin_address0(1),
      O => \rin_addr_reg_223_reg[1]_0\
    );
\ram_reg_0_15_0_0_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_123_124_fu_96_rin_d0(0),
      I1 => Q(3),
      I2 => \q1_reg[7]\(0),
      I3 => Q(1),
      I4 => q0(0),
      O => d0(0)
    );
\ram_reg_0_15_0_0_i_2__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A2"
    )
        port map (
      I0 => ram_reg_0_15_0_0_i_9_n_0,
      I1 => Q(4),
      I2 => grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_116_125_fu_104_ap_start_reg,
      O => p_0_in
    );
\ram_reg_0_15_0_0_i_7__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^idx101_fu_50_reg[0]_0\(0),
      I1 => Q(3),
      I2 => grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_123_1_fu_88_rin_address1(0),
      O => rin_address1(0)
    );
\ram_reg_0_15_0_0_i_8__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_123_124_fu_96_rin_address1(1),
      I1 => Q(3),
      I2 => grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_123_1_fu_88_rin_address1(1),
      O => rin_address1(1)
    );
ram_reg_0_15_0_0_i_9: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBB888B888B888"
    )
        port map (
      I0 => grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_123_124_fu_96_rin_we0,
      I1 => Q(3),
      I2 => \q0_reg[7]\(0),
      I3 => Q(1),
      I4 => Q(0),
      I5 => ap_enable_reg_pp0_iter1_0,
      O => ram_reg_0_15_0_0_i_9_n_0
    );
\ram_reg_0_15_1_1_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_123_124_fu_96_rin_d0(1),
      I1 => Q(3),
      I2 => \q1_reg[7]\(1),
      I3 => Q(1),
      I4 => q0(1),
      O => d0(1)
    );
\ram_reg_0_15_2_2_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_123_124_fu_96_rin_d0(2),
      I1 => Q(3),
      I2 => \q1_reg[7]\(2),
      I3 => Q(1),
      I4 => q0(2),
      O => d0(2)
    );
\ram_reg_0_15_3_3_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_123_124_fu_96_rin_d0(3),
      I1 => Q(3),
      I2 => \q1_reg[7]\(3),
      I3 => Q(1),
      I4 => q0(3),
      O => d0(3)
    );
\ram_reg_0_15_4_4_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_123_124_fu_96_rin_d0(4),
      I1 => Q(3),
      I2 => \q1_reg[7]\(4),
      I3 => Q(1),
      I4 => q0(4),
      O => d0(4)
    );
\ram_reg_0_15_5_5_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_123_124_fu_96_rin_d0(5),
      I1 => Q(3),
      I2 => \q1_reg[7]\(5),
      I3 => Q(1),
      I4 => q0(5),
      O => d0(5)
    );
\ram_reg_0_15_6_6_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_123_124_fu_96_rin_d0(6),
      I1 => Q(3),
      I2 => \q1_reg[7]\(6),
      I3 => Q(1),
      I4 => q0(6),
      O => d0(6)
    );
\ram_reg_0_15_7_7_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_123_124_fu_96_rin_d0(7),
      I1 => Q(3),
      I2 => \q1_reg[7]\(7),
      I3 => Q(1),
      I4 => q0(7),
      O => d0(7)
    );
\ram_reg_i_157__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF000000F2"
    )
        port map (
      I0 => \^e\(0),
      I1 => \ram_reg_i_40__9\,
      I2 => grp_ClefiaDecrypt_1_fu_212_rk_ce1,
      I3 => Q(5),
      I4 => Q(6),
      I5 => \ram_reg_i_40__9_0\,
      O => grp_ClefiaDecrypt_1_fu_212_rk_ce0
    );
\reuse_addr_reg_fu_42_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => flow_control_loop_pipe_sequential_init_U_n_4,
      Q => reuse_addr_reg_fu_42(0),
      R => '0'
    );
\reuse_addr_reg_fu_42_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => flow_control_loop_pipe_sequential_init_U_n_3,
      Q => reuse_addr_reg_fu_42(1),
      R => '0'
    );
\reuse_addr_reg_fu_42_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => flow_control_loop_pipe_sequential_init_U_n_5,
      Q => reuse_addr_reg_fu_42(5),
      R => '0'
    );
\reuse_reg_fu_46[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"56A6"
    )
        port map (
      I0 => \reuse_reg_fu_46_reg[7]_0\(0),
      I1 => q1(0),
      I2 => addr_cmp_reg_229,
      I3 => reuse_reg_fu_46(0),
      O => grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_123_124_fu_96_rin_d0(0)
    );
\reuse_reg_fu_46[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"56A6"
    )
        port map (
      I0 => \reuse_reg_fu_46_reg[7]_0\(1),
      I1 => q1(1),
      I2 => addr_cmp_reg_229,
      I3 => reuse_reg_fu_46(1),
      O => grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_123_124_fu_96_rin_d0(1)
    );
\reuse_reg_fu_46[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"56A6"
    )
        port map (
      I0 => \reuse_reg_fu_46_reg[7]_0\(2),
      I1 => q1(2),
      I2 => addr_cmp_reg_229,
      I3 => reuse_reg_fu_46(2),
      O => grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_123_124_fu_96_rin_d0(2)
    );
\reuse_reg_fu_46[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"56A6"
    )
        port map (
      I0 => \reuse_reg_fu_46_reg[7]_0\(3),
      I1 => q1(3),
      I2 => addr_cmp_reg_229,
      I3 => reuse_reg_fu_46(3),
      O => grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_123_124_fu_96_rin_d0(3)
    );
\reuse_reg_fu_46[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"56A6"
    )
        port map (
      I0 => \reuse_reg_fu_46_reg[7]_0\(4),
      I1 => q1(4),
      I2 => addr_cmp_reg_229,
      I3 => reuse_reg_fu_46(4),
      O => grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_123_124_fu_96_rin_d0(4)
    );
\reuse_reg_fu_46[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"56A6"
    )
        port map (
      I0 => \reuse_reg_fu_46_reg[7]_0\(5),
      I1 => q1(5),
      I2 => addr_cmp_reg_229,
      I3 => reuse_reg_fu_46(5),
      O => grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_123_124_fu_96_rin_d0(5)
    );
\reuse_reg_fu_46[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"56A6"
    )
        port map (
      I0 => \reuse_reg_fu_46_reg[7]_0\(6),
      I1 => q1(6),
      I2 => addr_cmp_reg_229,
      I3 => reuse_reg_fu_46(6),
      O => grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_123_124_fu_96_rin_d0(6)
    );
\reuse_reg_fu_46[7]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"56A6"
    )
        port map (
      I0 => \reuse_reg_fu_46_reg[7]_0\(7),
      I1 => q1(7),
      I2 => addr_cmp_reg_229,
      I3 => reuse_reg_fu_46(7),
      O => grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_123_124_fu_96_rin_d0(7)
    );
\reuse_reg_fu_46_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_123_124_fu_96_rin_we0,
      D => grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_123_124_fu_96_rin_d0(0),
      Q => reuse_reg_fu_46(0),
      R => ap_loop_init
    );
\reuse_reg_fu_46_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_123_124_fu_96_rin_we0,
      D => grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_123_124_fu_96_rin_d0(1),
      Q => reuse_reg_fu_46(1),
      R => ap_loop_init
    );
\reuse_reg_fu_46_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_123_124_fu_96_rin_we0,
      D => grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_123_124_fu_96_rin_d0(2),
      Q => reuse_reg_fu_46(2),
      R => ap_loop_init
    );
\reuse_reg_fu_46_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_123_124_fu_96_rin_we0,
      D => grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_123_124_fu_96_rin_d0(3),
      Q => reuse_reg_fu_46(3),
      R => ap_loop_init
    );
\reuse_reg_fu_46_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_123_124_fu_96_rin_we0,
      D => grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_123_124_fu_96_rin_d0(4),
      Q => reuse_reg_fu_46(4),
      R => ap_loop_init
    );
\reuse_reg_fu_46_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_123_124_fu_96_rin_we0,
      D => grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_123_124_fu_96_rin_d0(5),
      Q => reuse_reg_fu_46(5),
      R => ap_loop_init
    );
\reuse_reg_fu_46_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_123_124_fu_96_rin_we0,
      D => grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_123_124_fu_96_rin_d0(6),
      Q => reuse_reg_fu_46(6),
      R => ap_loop_init
    );
\reuse_reg_fu_46_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_123_124_fu_96_rin_we0,
      D => grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_123_124_fu_96_rin_d0(7),
      Q => reuse_reg_fu_46(7),
      R => ap_loop_init
    );
\rin_addr_reg_223_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \^idx101_fu_50_reg[0]_0\(0),
      Q => grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_123_124_fu_96_rin_address0(0),
      R => '0'
    );
\rin_addr_reg_223_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_123_124_fu_96_rin_address1(1),
      Q => grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_123_124_fu_96_rin_address0(1),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_123_128 is
  port (
    Q : out STD_LOGIC_VECTOR ( 1 downto 0 );
    Clefia_dec_addr_reg_141_reg0 : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \Clefia_dec_addr_reg_141_reg[2]_0\ : out STD_LOGIC;
    \indvars_iv1_fu_44_reg[1]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \ap_CS_fsm_reg[14]\ : out STD_LOGIC;
    \int_Clefia_dec_shift0_reg[0]\ : out STD_LOGIC;
    \int_Clefia_dec_shift0_reg[1]\ : out STD_LOGIC;
    \ap_CS_fsm_reg[17]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_123_128_fu_137_ap_start_reg : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    mem_reg : in STD_LOGIC_VECTOR ( 2 downto 0 );
    mem_reg_0 : in STD_LOGIC;
    grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_116_127_fu_130_Clefia_dec_address0 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    mem_reg_1 : in STD_LOGIC;
    grp_ClefiaDecrypt_1_fu_212_Clefia_dec_ce0 : in STD_LOGIC;
    \int_Clefia_dec_shift0_reg[0]_0\ : in STD_LOGIC;
    \int_Clefia_dec_shift0_reg[1]_0\ : in STD_LOGIC;
    grp_ClefiaDecrypt_1_fu_212_Clefia_dec_we0 : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_123_128;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_123_128 is
  signal Clefia_dec_addr_reg_141 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \^clefia_dec_addr_reg_141_reg0\ : STD_LOGIC;
  signal \^q\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal ap_NS_fsm : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal flow_control_loop_pipe_sequential_init_U_n_10 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_11 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_6 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_9 : STD_LOGIC;
  signal \^indvars_iv1_fu_44_reg[1]_0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \indvars_iv1_fu_44_reg_n_0_[0]\ : STD_LOGIC;
  signal \indvars_iv1_fu_44_reg_n_0_[1]\ : STD_LOGIC;
  signal \indvars_iv1_fu_44_reg_n_0_[2]\ : STD_LOGIC;
  attribute FSM_ENCODING : string;
  attribute FSM_ENCODING of \ap_CS_fsm_reg[0]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[1]\ : label is "none";
begin
  Clefia_dec_addr_reg_141_reg0 <= \^clefia_dec_addr_reg_141_reg0\;
  Q(1 downto 0) <= \^q\(1 downto 0);
  \indvars_iv1_fu_44_reg[1]_0\(1 downto 0) <= \^indvars_iv1_fu_44_reg[1]_0\(1 downto 0);
\Clefia_dec_addr_reg_141_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^clefia_dec_addr_reg_141_reg0\,
      D => \^indvars_iv1_fu_44_reg[1]_0\(0),
      Q => Clefia_dec_addr_reg_141(0),
      R => '0'
    );
\Clefia_dec_addr_reg_141_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^clefia_dec_addr_reg_141_reg0\,
      D => \^indvars_iv1_fu_44_reg[1]_0\(1),
      Q => Clefia_dec_addr_reg_141(1),
      R => '0'
    );
\Clefia_dec_addr_reg_141_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^clefia_dec_addr_reg_141_reg0\,
      D => flow_control_loop_pipe_sequential_init_U_n_6,
      Q => Clefia_dec_addr_reg_141(2),
      R => '0'
    );
\ap_CS_fsm_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(0),
      Q => \^q\(0),
      S => ap_rst_n_inv
    );
\ap_CS_fsm_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(1),
      Q => \^q\(1),
      R => ap_rst_n_inv
    );
flow_control_loop_pipe_sequential_init_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_flow_control_loop_pipe_sequential_init_56
     port map (
      \Clefia_dec_addr_reg_141_reg[2]\ => \Clefia_dec_addr_reg_141_reg[2]_0\,
      \Clefia_dec_addr_reg_141_reg[2]_0\(2) => \indvars_iv1_fu_44_reg_n_0_[2]\,
      \Clefia_dec_addr_reg_141_reg[2]_0\(1) => \indvars_iv1_fu_44_reg_n_0_[1]\,
      \Clefia_dec_addr_reg_141_reg[2]_0\(0) => \indvars_iv1_fu_44_reg_n_0_[0]\,
      D(1 downto 0) => ap_NS_fsm(1 downto 0),
      E(0) => \^clefia_dec_addr_reg_141_reg0\,
      Q(1 downto 0) => \^q\(1 downto 0),
      \ap_CS_fsm_reg[14]\ => \ap_CS_fsm_reg[14]\,
      \ap_CS_fsm_reg[17]\(3 downto 0) => \ap_CS_fsm_reg[17]\(3 downto 0),
      ap_clk => ap_clk,
      ap_done_cache_reg_0(1 downto 0) => D(1 downto 0),
      ap_loop_init_int_reg_0(2) => flow_control_loop_pipe_sequential_init_U_n_6,
      ap_loop_init_int_reg_0(1 downto 0) => \^indvars_iv1_fu_44_reg[1]_0\(1 downto 0),
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_116_127_fu_130_Clefia_dec_address0(1 downto 0) => grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_116_127_fu_130_Clefia_dec_address0(1 downto 0),
      grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_123_128_fu_137_ap_start_reg => grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_123_128_fu_137_ap_start_reg,
      grp_ClefiaDecrypt_1_fu_212_Clefia_dec_ce0 => grp_ClefiaDecrypt_1_fu_212_Clefia_dec_ce0,
      grp_ClefiaDecrypt_1_fu_212_Clefia_dec_we0 => grp_ClefiaDecrypt_1_fu_212_Clefia_dec_we0,
      \indvars_iv1_fu_44_reg[2]\(2) => flow_control_loop_pipe_sequential_init_U_n_9,
      \indvars_iv1_fu_44_reg[2]\(1) => flow_control_loop_pipe_sequential_init_U_n_10,
      \indvars_iv1_fu_44_reg[2]\(0) => flow_control_loop_pipe_sequential_init_U_n_11,
      \int_Clefia_dec_shift0_reg[0]\ => \int_Clefia_dec_shift0_reg[0]\,
      \int_Clefia_dec_shift0_reg[0]_0\ => \int_Clefia_dec_shift0_reg[0]_0\,
      \int_Clefia_dec_shift0_reg[1]\ => \int_Clefia_dec_shift0_reg[1]\,
      \int_Clefia_dec_shift0_reg[1]_0\ => \int_Clefia_dec_shift0_reg[1]_0\,
      mem_reg(2 downto 0) => mem_reg(2 downto 0),
      mem_reg_0(2 downto 0) => Clefia_dec_addr_reg_141(2 downto 0),
      mem_reg_1 => mem_reg_0,
      mem_reg_2 => mem_reg_1
    );
\indvars_iv1_fu_44_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^clefia_dec_addr_reg_141_reg0\,
      D => flow_control_loop_pipe_sequential_init_U_n_11,
      Q => \indvars_iv1_fu_44_reg_n_0_[0]\,
      R => '0'
    );
\indvars_iv1_fu_44_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^clefia_dec_addr_reg_141_reg0\,
      D => flow_control_loop_pipe_sequential_init_U_n_10,
      Q => \indvars_iv1_fu_44_reg_n_0_[1]\,
      R => '0'
    );
\indvars_iv1_fu_44_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^clefia_dec_addr_reg_141_reg0\,
      D => flow_control_loop_pipe_sequential_init_U_n_9,
      Q => \indvars_iv1_fu_44_reg_n_0_[2]\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_123_129 is
  port (
    grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_123_129_fu_145_ap_start_reg_reg : out STD_LOGIC;
    grp_ClefiaDecrypt_1_fu_212_Clefia_dec_ce0 : out STD_LOGIC;
    grp_ClefiaDecrypt_1_fu_212_Clefia_dec_we0 : out STD_LOGIC;
    \Clefia_dec_addr_reg_157_reg[2]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \ap_CS_fsm_reg[17]\ : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    \ap_CS_fsm_reg[16]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \Clefia_dec_addr_reg_157_reg[1]_0\ : out STD_LOGIC;
    \Clefia_dec_addr_reg_157_reg[0]_0\ : out STD_LOGIC;
    \ap_CS_fsm_reg[16]_0\ : out STD_LOGIC;
    \ap_CS_fsm_reg[9]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    ap_done : out STD_LOGIC;
    grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_123_129_fu_145_ap_start_reg_reg_0 : out STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_123_129_fu_145_ap_start_reg : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 4 downto 0 );
    grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_123_128_fu_137_ap_start_reg : in STD_LOGIC;
    mem_reg : in STD_LOGIC_VECTOR ( 1 downto 0 );
    Clefia_dec_addr_reg_141_reg0 : in STD_LOGIC;
    mem_reg_0 : in STD_LOGIC;
    grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_116_127_fu_130_Clefia_dec_address0 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \ram_reg_i_93__5\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_rst_n : in STD_LOGIC;
    grp_ClefiaDecrypt_1_fu_212_ap_start_reg : in STD_LOGIC;
    ap_enable_reg_pp0_iter1 : in STD_LOGIC;
    ap_start : in STD_LOGIC;
    \ap_CS_fsm_reg[10]\ : in STD_LOGIC_VECTOR ( 2 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_123_129;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_123_129 is
  signal Clefia_dec_addr_reg_157 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal Clefia_dec_addr_reg_1570 : STD_LOGIC;
  signal \^d\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \ap_CS_fsm_reg_n_0_[0]\ : STD_LOGIC;
  signal ap_NS_fsm : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal flow_control_loop_pipe_sequential_init_U_n_14 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_15 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_16 : STD_LOGIC;
  signal grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_123_129_fu_145_Clefia_dec_we0 : STD_LOGIC;
  signal grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_123_129_fu_145_rk_address0 : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \^grp_clefiadecrypt_1_fu_212_clefia_dec_we0\ : STD_LOGIC;
  signal \indvars_iv_fu_48_reg_n_0_[0]\ : STD_LOGIC;
  signal \indvars_iv_fu_48_reg_n_0_[1]\ : STD_LOGIC;
  signal \indvars_iv_fu_48_reg_n_0_[2]\ : STD_LOGIC;
  signal mem_reg_i_30_n_0 : STD_LOGIC;
  signal zext_ln121_125_fu_125_p1 : STD_LOGIC_VECTOR ( 2 to 2 );
  attribute FSM_ENCODING : string;
  attribute FSM_ENCODING of \ap_CS_fsm_reg[0]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[1]\ : label is "none";
begin
  D(0) <= \^d\(0);
  grp_ClefiaDecrypt_1_fu_212_Clefia_dec_we0 <= \^grp_clefiadecrypt_1_fu_212_clefia_dec_we0\;
\Clefia_dec_addr_reg_157_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => Clefia_dec_addr_reg_1570,
      D => \^d\(0),
      Q => Clefia_dec_addr_reg_157(0),
      R => '0'
    );
\Clefia_dec_addr_reg_157_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => Clefia_dec_addr_reg_1570,
      D => grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_123_129_fu_145_rk_address0(1),
      Q => Clefia_dec_addr_reg_157(1),
      R => '0'
    );
\Clefia_dec_addr_reg_157_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => Clefia_dec_addr_reg_1570,
      D => zext_ln121_125_fu_125_p1(2),
      Q => Clefia_dec_addr_reg_157(2),
      R => '0'
    );
\ap_CS_fsm_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(0),
      Q => \ap_CS_fsm_reg_n_0_[0]\,
      S => ap_rst_n_inv
    );
\ap_CS_fsm_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(1),
      Q => grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_123_129_fu_145_Clefia_dec_we0,
      R => ap_rst_n_inv
    );
flow_control_loop_pipe_sequential_init_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_flow_control_loop_pipe_sequential_init_55
     port map (
      Clefia_dec_addr_reg_141_reg0 => Clefia_dec_addr_reg_141_reg0,
      \Clefia_dec_addr_reg_157_reg[0]\ => \Clefia_dec_addr_reg_157_reg[0]_0\,
      \Clefia_dec_addr_reg_157_reg[1]\ => \Clefia_dec_addr_reg_157_reg[1]_0\,
      \Clefia_dec_addr_reg_157_reg[2]\(1 downto 0) => \Clefia_dec_addr_reg_157_reg[2]_0\(1 downto 0),
      D(2) => zext_ln121_125_fu_125_p1(2),
      D(1) => grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_123_129_fu_145_rk_address0(1),
      D(0) => \^d\(0),
      E(0) => Clefia_dec_addr_reg_1570,
      Q(3 downto 1) => Q(4 downto 2),
      Q(0) => Q(0),
      \ap_CS_fsm_reg[0]\(1) => grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_123_129_fu_145_Clefia_dec_we0,
      \ap_CS_fsm_reg[0]\(0) => \ap_CS_fsm_reg_n_0_[0]\,
      \ap_CS_fsm_reg[10]\(2 downto 0) => \ap_CS_fsm_reg[10]\(2 downto 0),
      \ap_CS_fsm_reg[16]\(1 downto 0) => \ap_CS_fsm_reg[16]\(1 downto 0),
      \ap_CS_fsm_reg[16]_0\ => \ap_CS_fsm_reg[16]_0\,
      \ap_CS_fsm_reg[17]\ => \ap_CS_fsm_reg[17]\,
      \ap_CS_fsm_reg[1]\(1 downto 0) => ap_NS_fsm(1 downto 0),
      \ap_CS_fsm_reg[9]\(1 downto 0) => \ap_CS_fsm_reg[9]\(1 downto 0),
      ap_clk => ap_clk,
      ap_done => ap_done,
      ap_loop_init_int_reg_0(2) => flow_control_loop_pipe_sequential_init_U_n_14,
      ap_loop_init_int_reg_0(1) => flow_control_loop_pipe_sequential_init_U_n_15,
      ap_loop_init_int_reg_0(0) => flow_control_loop_pipe_sequential_init_U_n_16,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      ap_start => ap_start,
      grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_116_127_fu_130_Clefia_dec_address0(1 downto 0) => grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_116_127_fu_130_Clefia_dec_address0(1 downto 0),
      grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_123_129_fu_145_ap_start_reg => grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_123_129_fu_145_ap_start_reg,
      grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_123_129_fu_145_ap_start_reg_reg => grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_123_129_fu_145_ap_start_reg_reg_0,
      grp_ClefiaDecrypt_1_fu_212_Clefia_dec_ce0 => grp_ClefiaDecrypt_1_fu_212_Clefia_dec_ce0,
      grp_ClefiaDecrypt_1_fu_212_Clefia_dec_we0 => \^grp_clefiadecrypt_1_fu_212_clefia_dec_we0\,
      grp_ClefiaDecrypt_1_fu_212_ap_start_reg => grp_ClefiaDecrypt_1_fu_212_ap_start_reg,
      \indvars_iv_fu_48_reg[2]\(2) => \indvars_iv_fu_48_reg_n_0_[2]\,
      \indvars_iv_fu_48_reg[2]\(1) => \indvars_iv_fu_48_reg_n_0_[1]\,
      \indvars_iv_fu_48_reg[2]\(0) => \indvars_iv_fu_48_reg_n_0_[0]\,
      mem_reg => mem_reg_i_30_n_0,
      mem_reg_0 => mem_reg_0,
      mem_reg_1(2 downto 0) => Clefia_dec_addr_reg_157(2 downto 0),
      \ram_reg_i_93__5\(0) => \ram_reg_i_93__5\(0)
    );
\indvars_iv_fu_48_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => Clefia_dec_addr_reg_1570,
      D => flow_control_loop_pipe_sequential_init_U_n_16,
      Q => \indvars_iv_fu_48_reg_n_0_[0]\,
      R => '0'
    );
\indvars_iv_fu_48_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => Clefia_dec_addr_reg_1570,
      D => flow_control_loop_pipe_sequential_init_U_n_15,
      Q => \indvars_iv_fu_48_reg_n_0_[1]\,
      R => '0'
    );
\indvars_iv_fu_48_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => Clefia_dec_addr_reg_1570,
      D => flow_control_loop_pipe_sequential_init_U_n_14,
      Q => \indvars_iv_fu_48_reg_n_0_[2]\,
      R => '0'
    );
mem_reg_i_30: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_123_129_fu_145_ap_start_reg,
      I1 => \ap_CS_fsm_reg_n_0_[0]\,
      O => mem_reg_i_30_n_0
    );
\mem_reg_i_31__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBB888B888B888"
    )
        port map (
      I0 => grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_123_129_fu_145_Clefia_dec_we0,
      I1 => Q(4),
      I2 => mem_reg(1),
      I3 => Q(2),
      I4 => Q(1),
      I5 => ap_enable_reg_pp0_iter1,
      O => \^grp_clefiadecrypt_1_fu_212_clefia_dec_we0\
    );
ram_reg_i_360: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8F80808080808080"
    )
        port map (
      I0 => grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_123_129_fu_145_ap_start_reg,
      I1 => \ap_CS_fsm_reg_n_0_[0]\,
      I2 => Q(4),
      I3 => Q(2),
      I4 => grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_123_128_fu_137_ap_start_reg,
      I5 => mem_reg(0),
      O => grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_123_129_fu_145_ap_start_reg_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_230_1 is
  port (
    grp_ClefiaDecrypt_1_fu_212_rk_ce1 : out STD_LOGIC;
    \ap_CS_fsm_reg[9]_0\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    ADDRARDADDR : out STD_LOGIC_VECTOR ( 2 downto 0 );
    WEA : out STD_LOGIC_VECTOR ( 0 to 0 );
    fout_ce0 : out STD_LOGIC;
    fout_ce1 : out STD_LOGIC;
    \ap_CS_fsm_reg[19]_0\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    ap_loop_exit_ready_pp0_iter1_reg_reg_0 : out STD_LOGIC;
    \ap_CS_fsm_reg[9]_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    ap_enable_reg_pp0_iter0_reg_reg_0 : out STD_LOGIC_VECTOR ( 5 downto 0 );
    \ap_CS_fsm_reg[15]_0\ : out STD_LOGIC;
    \ap_CS_fsm_reg[17]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    DIADI : out STD_LOGIC_VECTOR ( 7 downto 0 );
    DIBDI : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \ap_CS_fsm_reg[8]_0\ : out STD_LOGIC;
    rk_ce1 : out STD_LOGIC;
    \ap_CS_fsm_reg[10]_0\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    \ap_CS_fsm_reg[10]_1\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \ap_CS_fsm_reg[7]_0\ : out STD_LOGIC;
    WEBWE : out STD_LOGIC_VECTOR ( 0 to 0 );
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    reg_315_reg : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ADDRBWRADDR : in STD_LOGIC_VECTOR ( 7 downto 0 );
    shl_ln_reg_173 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    ap_rst_n : in STD_LOGIC;
    grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_230_1_fu_110_ap_start_reg : in STD_LOGIC;
    ram_reg : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 6 downto 0 );
    ram_reg_0 : in STD_LOGIC;
    ram_reg_1 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_116_126_fu_124_ap_start_reg : in STD_LOGIC;
    r_1_reg_126 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    rin_address1 : in STD_LOGIC_VECTOR ( 0 to 0 );
    ram_reg_2 : in STD_LOGIC;
    \ram_reg_i_97__5\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \ram_reg_i_97__5_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_123_1_fu_88_rin_address1 : in STD_LOGIC_VECTOR ( 0 to 0 );
    ram_reg_i_263 : in STD_LOGIC_VECTOR ( 0 to 0 );
    DOBDO : in STD_LOGIC_VECTOR ( 7 downto 0 );
    DOADO : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ram_reg_3 : in STD_LOGIC;
    ram_reg_4 : in STD_LOGIC;
    grp_ClefiaEncrypt_1_fu_190_rk_address0 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    ram_reg_5 : in STD_LOGIC;
    ram_reg_6 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ram_reg_7 : in STD_LOGIC;
    ram_reg_8 : in STD_LOGIC;
    grp_ClefiaKeySet128_fu_176_rk_address0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    ram_reg_9 : in STD_LOGIC;
    ram_reg_10 : in STD_LOGIC;
    ram_reg_11 : in STD_LOGIC;
    ram_reg_12 : in STD_LOGIC;
    ram_reg_13 : in STD_LOGIC;
    ram_reg_14 : in STD_LOGIC;
    ram_reg_15 : in STD_LOGIC;
    grp_ClefiaEncrypt_1_fu_190_rk_address1 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ram_reg_16 : in STD_LOGIC;
    ram_reg_17 : in STD_LOGIC;
    ram_reg_18 : in STD_LOGIC;
    ram_reg_19 : in STD_LOGIC;
    grp_ClefiaEncrypt_1_fu_190_rk_ce1 : in STD_LOGIC;
    ram_reg_20 : in STD_LOGIC_VECTOR ( 0 to 0 );
    ram_reg_21 : in STD_LOGIC;
    ap_enable_reg_pp0_iter1 : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_230_1;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_230_1 is
  signal \^addrardaddr\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal add_ln224_1_fu_472_p2 : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal \add_ln224_1_fu_472_p2_carry__0_i_1_n_0\ : STD_LOGIC;
  signal \add_ln224_1_fu_472_p2_carry__0_i_2_n_0\ : STD_LOGIC;
  signal \add_ln224_1_fu_472_p2_carry__0_i_3_n_0\ : STD_LOGIC;
  signal \add_ln224_1_fu_472_p2_carry__0_i_4_n_0\ : STD_LOGIC;
  signal \add_ln224_1_fu_472_p2_carry__0_n_0\ : STD_LOGIC;
  signal \add_ln224_1_fu_472_p2_carry__0_n_1\ : STD_LOGIC;
  signal \add_ln224_1_fu_472_p2_carry__0_n_2\ : STD_LOGIC;
  signal \add_ln224_1_fu_472_p2_carry__0_n_3\ : STD_LOGIC;
  signal \add_ln224_1_fu_472_p2_carry__1_i_1_n_0\ : STD_LOGIC;
  signal \add_ln224_1_fu_472_p2_carry__1_i_2_n_0\ : STD_LOGIC;
  signal \add_ln224_1_fu_472_p2_carry__1_i_3_n_0\ : STD_LOGIC;
  signal \add_ln224_1_fu_472_p2_carry__1_i_4_n_0\ : STD_LOGIC;
  signal \add_ln224_1_fu_472_p2_carry__1_n_0\ : STD_LOGIC;
  signal \add_ln224_1_fu_472_p2_carry__1_n_1\ : STD_LOGIC;
  signal \add_ln224_1_fu_472_p2_carry__1_n_2\ : STD_LOGIC;
  signal \add_ln224_1_fu_472_p2_carry__1_n_3\ : STD_LOGIC;
  signal \add_ln224_1_fu_472_p2_carry__2_i_1_n_0\ : STD_LOGIC;
  signal \add_ln224_1_fu_472_p2_carry__2_i_2_n_0\ : STD_LOGIC;
  signal \add_ln224_1_fu_472_p2_carry__2_i_3_n_0\ : STD_LOGIC;
  signal \add_ln224_1_fu_472_p2_carry__2_i_4_n_0\ : STD_LOGIC;
  signal \add_ln224_1_fu_472_p2_carry__2_n_0\ : STD_LOGIC;
  signal \add_ln224_1_fu_472_p2_carry__2_n_1\ : STD_LOGIC;
  signal \add_ln224_1_fu_472_p2_carry__2_n_2\ : STD_LOGIC;
  signal \add_ln224_1_fu_472_p2_carry__2_n_3\ : STD_LOGIC;
  signal \add_ln224_1_fu_472_p2_carry__3_i_1_n_0\ : STD_LOGIC;
  signal \add_ln224_1_fu_472_p2_carry__3_i_2_n_0\ : STD_LOGIC;
  signal \add_ln224_1_fu_472_p2_carry__3_i_3_n_0\ : STD_LOGIC;
  signal \add_ln224_1_fu_472_p2_carry__3_i_4_n_0\ : STD_LOGIC;
  signal \add_ln224_1_fu_472_p2_carry__3_n_0\ : STD_LOGIC;
  signal \add_ln224_1_fu_472_p2_carry__3_n_1\ : STD_LOGIC;
  signal \add_ln224_1_fu_472_p2_carry__3_n_2\ : STD_LOGIC;
  signal \add_ln224_1_fu_472_p2_carry__3_n_3\ : STD_LOGIC;
  signal \add_ln224_1_fu_472_p2_carry__4_i_1_n_0\ : STD_LOGIC;
  signal \add_ln224_1_fu_472_p2_carry__4_i_2_n_0\ : STD_LOGIC;
  signal \add_ln224_1_fu_472_p2_carry__4_i_3_n_0\ : STD_LOGIC;
  signal \add_ln224_1_fu_472_p2_carry__4_i_4_n_0\ : STD_LOGIC;
  signal \add_ln224_1_fu_472_p2_carry__4_n_0\ : STD_LOGIC;
  signal \add_ln224_1_fu_472_p2_carry__4_n_1\ : STD_LOGIC;
  signal \add_ln224_1_fu_472_p2_carry__4_n_2\ : STD_LOGIC;
  signal \add_ln224_1_fu_472_p2_carry__4_n_3\ : STD_LOGIC;
  signal \add_ln224_1_fu_472_p2_carry__5_i_1_n_0\ : STD_LOGIC;
  signal \add_ln224_1_fu_472_p2_carry__5_i_2_n_0\ : STD_LOGIC;
  signal \add_ln224_1_fu_472_p2_carry__5_i_3_n_0\ : STD_LOGIC;
  signal \add_ln224_1_fu_472_p2_carry__5_i_4_n_0\ : STD_LOGIC;
  signal \add_ln224_1_fu_472_p2_carry__5_n_0\ : STD_LOGIC;
  signal \add_ln224_1_fu_472_p2_carry__5_n_1\ : STD_LOGIC;
  signal \add_ln224_1_fu_472_p2_carry__5_n_2\ : STD_LOGIC;
  signal \add_ln224_1_fu_472_p2_carry__5_n_3\ : STD_LOGIC;
  signal \add_ln224_1_fu_472_p2_carry__6_i_1_n_0\ : STD_LOGIC;
  signal \add_ln224_1_fu_472_p2_carry__6_i_2_n_0\ : STD_LOGIC;
  signal \add_ln224_1_fu_472_p2_carry__6_i_3_n_0\ : STD_LOGIC;
  signal \add_ln224_1_fu_472_p2_carry__6_n_2\ : STD_LOGIC;
  signal \add_ln224_1_fu_472_p2_carry__6_n_3\ : STD_LOGIC;
  signal add_ln224_1_fu_472_p2_carry_i_1_n_0 : STD_LOGIC;
  signal add_ln224_1_fu_472_p2_carry_i_2_n_0 : STD_LOGIC;
  signal add_ln224_1_fu_472_p2_carry_i_3_n_0 : STD_LOGIC;
  signal add_ln224_1_fu_472_p2_carry_i_4_n_0 : STD_LOGIC;
  signal add_ln224_1_fu_472_p2_carry_n_0 : STD_LOGIC;
  signal add_ln224_1_fu_472_p2_carry_n_1 : STD_LOGIC;
  signal add_ln224_1_fu_472_p2_carry_n_2 : STD_LOGIC;
  signal add_ln224_1_fu_472_p2_carry_n_3 : STD_LOGIC;
  signal add_ln224_fu_457_p2 : STD_LOGIC_VECTOR ( 7 downto 4 );
  signal add_ln224_fu_457_p2_carry_n_1 : STD_LOGIC;
  signal add_ln224_fu_457_p2_carry_n_2 : STD_LOGIC;
  signal add_ln224_fu_457_p2_carry_n_3 : STD_LOGIC;
  signal add_ln233_fu_478_p2 : STD_LOGIC_VECTOR ( 7 downto 2 );
  signal \add_ln233_fu_478_p2_carry__0_i_1_n_0\ : STD_LOGIC;
  signal \add_ln233_fu_478_p2_carry__0_i_2_n_0\ : STD_LOGIC;
  signal \add_ln233_fu_478_p2_carry__0_n_3\ : STD_LOGIC;
  signal add_ln233_fu_478_p2_carry_i_1_n_0 : STD_LOGIC;
  signal add_ln233_fu_478_p2_carry_i_2_n_0 : STD_LOGIC;
  signal add_ln233_fu_478_p2_carry_i_3_n_0 : STD_LOGIC;
  signal add_ln233_fu_478_p2_carry_n_0 : STD_LOGIC;
  signal add_ln233_fu_478_p2_carry_n_1 : STD_LOGIC;
  signal add_ln233_fu_478_p2_carry_n_2 : STD_LOGIC;
  signal add_ln233_fu_478_p2_carry_n_3 : STD_LOGIC;
  signal \ap_CS_fsm[1]_i_2__12_n_0\ : STD_LOGIC;
  signal \ap_CS_fsm[1]_i_3__3_n_0\ : STD_LOGIC;
  signal \ap_CS_fsm[1]_i_4__3_n_0\ : STD_LOGIC;
  signal \ap_CS_fsm[1]_i_5__3_n_0\ : STD_LOGIC;
  signal \ap_CS_fsm[1]_i_6__3_n_0\ : STD_LOGIC;
  signal \ap_CS_fsm[1]_i_7__3_n_0\ : STD_LOGIC;
  signal \ap_CS_fsm[1]_i_8__3_n_0\ : STD_LOGIC;
  signal ap_CS_fsm_pp0_stage1 : STD_LOGIC;
  signal ap_CS_fsm_pp0_stage10 : STD_LOGIC;
  signal ap_CS_fsm_pp0_stage11 : STD_LOGIC;
  signal ap_CS_fsm_pp0_stage12 : STD_LOGIC;
  signal ap_CS_fsm_pp0_stage16 : STD_LOGIC;
  signal ap_CS_fsm_pp0_stage17 : STD_LOGIC;
  signal ap_CS_fsm_pp0_stage19 : STD_LOGIC;
  signal ap_CS_fsm_pp0_stage2 : STD_LOGIC;
  signal ap_CS_fsm_pp0_stage20 : STD_LOGIC;
  signal ap_CS_fsm_pp0_stage21 : STD_LOGIC;
  signal ap_CS_fsm_pp0_stage22 : STD_LOGIC;
  signal ap_CS_fsm_pp0_stage23 : STD_LOGIC;
  signal ap_CS_fsm_pp0_stage24 : STD_LOGIC;
  signal ap_CS_fsm_pp0_stage25 : STD_LOGIC;
  signal ap_CS_fsm_pp0_stage26 : STD_LOGIC;
  signal ap_CS_fsm_pp0_stage3 : STD_LOGIC;
  signal ap_CS_fsm_pp0_stage7 : STD_LOGIC;
  signal ap_CS_fsm_pp0_stage8 : STD_LOGIC;
  signal ap_CS_fsm_pp0_stage9 : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_0_[0]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_0_[13]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_0_[14]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_0_[15]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_0_[18]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_0_[4]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_0_[5]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_0_[6]\ : STD_LOGIC;
  signal ap_NS_fsm : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal ap_enable_reg_pp0_iter0 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter0_reg : STD_LOGIC;
  signal ap_enable_reg_pp0_iter1_0 : STD_LOGIC;
  signal \ap_enable_reg_pp0_iter1_i_1__16_n_0\ : STD_LOGIC;
  signal ap_loop_exit_ready_pp0_iter1_reg : STD_LOGIC;
  signal \ap_loop_exit_ready_pp0_iter1_reg_i_1__21_n_0\ : STD_LOGIC;
  signal clefia_s0_ce0 : STD_LOGIC;
  signal dec12_i_in_fu_820 : STD_LOGIC;
  signal dec12_i_in_fu_821 : STD_LOGIC;
  signal dec12_i_in_fu_82_reg : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal flow_control_loop_pipe_sequential_init_U_n_10 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_11 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_12 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_13 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_14 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_15 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_16 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_17 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_18 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_19 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_2 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_20 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_21 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_22 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_23 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_24 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_25 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_26 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_27 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_28 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_29 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_30 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_31 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_32 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_33 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_34 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_35 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_4 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_5 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_6 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_7 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_8 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_9 : STD_LOGIC;
  signal grp_ClefiaF0Xor_fu_406_ap_start_reg : STD_LOGIC;
  signal grp_ClefiaF0Xor_fu_406_n_0 : STD_LOGIC;
  signal grp_ClefiaF0Xor_fu_406_n_1 : STD_LOGIC;
  signal grp_ClefiaF0Xor_fu_406_n_10 : STD_LOGIC;
  signal grp_ClefiaF0Xor_fu_406_n_11 : STD_LOGIC;
  signal grp_ClefiaF0Xor_fu_406_n_12 : STD_LOGIC;
  signal grp_ClefiaF0Xor_fu_406_n_13 : STD_LOGIC;
  signal grp_ClefiaF0Xor_fu_406_n_14 : STD_LOGIC;
  signal grp_ClefiaF0Xor_fu_406_n_15 : STD_LOGIC;
  signal grp_ClefiaF0Xor_fu_406_n_16 : STD_LOGIC;
  signal grp_ClefiaF0Xor_fu_406_n_17 : STD_LOGIC;
  signal grp_ClefiaF0Xor_fu_406_n_18 : STD_LOGIC;
  signal grp_ClefiaF0Xor_fu_406_n_2 : STD_LOGIC;
  signal grp_ClefiaF0Xor_fu_406_n_21 : STD_LOGIC;
  signal grp_ClefiaF0Xor_fu_406_n_25 : STD_LOGIC;
  signal grp_ClefiaF0Xor_fu_406_n_26 : STD_LOGIC;
  signal grp_ClefiaF0Xor_fu_406_n_27 : STD_LOGIC;
  signal grp_ClefiaF0Xor_fu_406_n_28 : STD_LOGIC;
  signal grp_ClefiaF0Xor_fu_406_n_29 : STD_LOGIC;
  signal grp_ClefiaF0Xor_fu_406_n_3 : STD_LOGIC;
  signal grp_ClefiaF0Xor_fu_406_n_30 : STD_LOGIC;
  signal grp_ClefiaF0Xor_fu_406_n_31 : STD_LOGIC;
  signal grp_ClefiaF0Xor_fu_406_n_32 : STD_LOGIC;
  signal grp_ClefiaF0Xor_fu_406_n_33 : STD_LOGIC;
  signal grp_ClefiaF0Xor_fu_406_n_34 : STD_LOGIC;
  signal grp_ClefiaF0Xor_fu_406_n_35 : STD_LOGIC;
  signal grp_ClefiaF0Xor_fu_406_n_36 : STD_LOGIC;
  signal grp_ClefiaF0Xor_fu_406_n_37 : STD_LOGIC;
  signal grp_ClefiaF0Xor_fu_406_n_38 : STD_LOGIC;
  signal grp_ClefiaF0Xor_fu_406_n_39 : STD_LOGIC;
  signal grp_ClefiaF0Xor_fu_406_n_4 : STD_LOGIC;
  signal grp_ClefiaF0Xor_fu_406_n_40 : STD_LOGIC;
  signal grp_ClefiaF0Xor_fu_406_n_41 : STD_LOGIC;
  signal grp_ClefiaF0Xor_fu_406_n_42 : STD_LOGIC;
  signal grp_ClefiaF0Xor_fu_406_n_43 : STD_LOGIC;
  signal grp_ClefiaF0Xor_fu_406_n_44 : STD_LOGIC;
  signal grp_ClefiaF0Xor_fu_406_n_45 : STD_LOGIC;
  signal grp_ClefiaF0Xor_fu_406_n_46 : STD_LOGIC;
  signal grp_ClefiaF0Xor_fu_406_n_47 : STD_LOGIC;
  signal grp_ClefiaF0Xor_fu_406_n_48 : STD_LOGIC;
  signal grp_ClefiaF0Xor_fu_406_n_49 : STD_LOGIC;
  signal grp_ClefiaF0Xor_fu_406_n_5 : STD_LOGIC;
  signal grp_ClefiaF0Xor_fu_406_n_50 : STD_LOGIC;
  signal grp_ClefiaF0Xor_fu_406_n_51 : STD_LOGIC;
  signal grp_ClefiaF0Xor_fu_406_n_59 : STD_LOGIC;
  signal grp_ClefiaF0Xor_fu_406_n_6 : STD_LOGIC;
  signal grp_ClefiaF0Xor_fu_406_n_7 : STD_LOGIC;
  signal grp_ClefiaF0Xor_fu_406_n_8 : STD_LOGIC;
  signal grp_ClefiaF0Xor_fu_406_n_9 : STD_LOGIC;
  signal grp_ClefiaF1Xor_3_fu_421_ap_start_reg : STD_LOGIC;
  signal grp_ClefiaF1Xor_3_fu_421_n_33 : STD_LOGIC;
  signal grp_ClefiaF1Xor_3_fu_421_n_34 : STD_LOGIC;
  signal grp_ClefiaF1Xor_3_fu_421_n_35 : STD_LOGIC;
  signal grp_ClefiaF1Xor_3_fu_421_n_36 : STD_LOGIC;
  signal grp_ClefiaF1Xor_3_fu_421_n_37 : STD_LOGIC;
  signal grp_ClefiaF1Xor_3_fu_421_n_38 : STD_LOGIC;
  signal grp_ClefiaF1Xor_3_fu_421_n_39 : STD_LOGIC;
  signal grp_ClefiaF1Xor_3_fu_421_n_40 : STD_LOGIC;
  signal grp_ClefiaF1Xor_3_fu_421_n_41 : STD_LOGIC;
  signal grp_ClefiaF1Xor_3_fu_421_n_42 : STD_LOGIC;
  signal grp_ClefiaF1Xor_3_fu_421_n_45 : STD_LOGIC;
  signal grp_ClefiaF1Xor_3_fu_421_n_9 : STD_LOGIC;
  signal icmp_ln230_fu_489_p2 : STD_LOGIC;
  signal \icmp_ln230_fu_489_p2_carry__0_i_1_n_0\ : STD_LOGIC;
  signal \icmp_ln230_fu_489_p2_carry__0_i_2_n_0\ : STD_LOGIC;
  signal \icmp_ln230_fu_489_p2_carry__0_i_3_n_0\ : STD_LOGIC;
  signal \icmp_ln230_fu_489_p2_carry__0_i_4_n_0\ : STD_LOGIC;
  signal \icmp_ln230_fu_489_p2_carry__0_i_5_n_0\ : STD_LOGIC;
  signal \icmp_ln230_fu_489_p2_carry__0_i_6_n_0\ : STD_LOGIC;
  signal \icmp_ln230_fu_489_p2_carry__0_i_7_n_0\ : STD_LOGIC;
  signal \icmp_ln230_fu_489_p2_carry__0_i_8_n_0\ : STD_LOGIC;
  signal \icmp_ln230_fu_489_p2_carry__0_n_0\ : STD_LOGIC;
  signal \icmp_ln230_fu_489_p2_carry__0_n_1\ : STD_LOGIC;
  signal \icmp_ln230_fu_489_p2_carry__0_n_2\ : STD_LOGIC;
  signal \icmp_ln230_fu_489_p2_carry__0_n_3\ : STD_LOGIC;
  signal \icmp_ln230_fu_489_p2_carry__1_i_1_n_0\ : STD_LOGIC;
  signal \icmp_ln230_fu_489_p2_carry__1_i_2_n_0\ : STD_LOGIC;
  signal \icmp_ln230_fu_489_p2_carry__1_i_3_n_0\ : STD_LOGIC;
  signal \icmp_ln230_fu_489_p2_carry__1_i_4_n_0\ : STD_LOGIC;
  signal \icmp_ln230_fu_489_p2_carry__1_i_5_n_0\ : STD_LOGIC;
  signal \icmp_ln230_fu_489_p2_carry__1_i_6_n_0\ : STD_LOGIC;
  signal \icmp_ln230_fu_489_p2_carry__1_i_7_n_0\ : STD_LOGIC;
  signal \icmp_ln230_fu_489_p2_carry__1_i_8_n_0\ : STD_LOGIC;
  signal \icmp_ln230_fu_489_p2_carry__1_n_0\ : STD_LOGIC;
  signal \icmp_ln230_fu_489_p2_carry__1_n_1\ : STD_LOGIC;
  signal \icmp_ln230_fu_489_p2_carry__1_n_2\ : STD_LOGIC;
  signal \icmp_ln230_fu_489_p2_carry__1_n_3\ : STD_LOGIC;
  signal \icmp_ln230_fu_489_p2_carry__2_i_1_n_0\ : STD_LOGIC;
  signal \icmp_ln230_fu_489_p2_carry__2_i_2_n_0\ : STD_LOGIC;
  signal \icmp_ln230_fu_489_p2_carry__2_i_3_n_0\ : STD_LOGIC;
  signal \icmp_ln230_fu_489_p2_carry__2_i_4_n_0\ : STD_LOGIC;
  signal \icmp_ln230_fu_489_p2_carry__2_i_5_n_0\ : STD_LOGIC;
  signal \icmp_ln230_fu_489_p2_carry__2_i_6_n_0\ : STD_LOGIC;
  signal \icmp_ln230_fu_489_p2_carry__2_i_7_n_0\ : STD_LOGIC;
  signal \icmp_ln230_fu_489_p2_carry__2_i_8_n_0\ : STD_LOGIC;
  signal \icmp_ln230_fu_489_p2_carry__2_n_1\ : STD_LOGIC;
  signal \icmp_ln230_fu_489_p2_carry__2_n_2\ : STD_LOGIC;
  signal \icmp_ln230_fu_489_p2_carry__2_n_3\ : STD_LOGIC;
  signal icmp_ln230_fu_489_p2_carry_i_1_n_0 : STD_LOGIC;
  signal icmp_ln230_fu_489_p2_carry_i_2_n_0 : STD_LOGIC;
  signal icmp_ln230_fu_489_p2_carry_i_3_n_0 : STD_LOGIC;
  signal icmp_ln230_fu_489_p2_carry_i_4_n_0 : STD_LOGIC;
  signal icmp_ln230_fu_489_p2_carry_i_5_n_0 : STD_LOGIC;
  signal icmp_ln230_fu_489_p2_carry_i_6_n_0 : STD_LOGIC;
  signal icmp_ln230_fu_489_p2_carry_i_7_n_0 : STD_LOGIC;
  signal icmp_ln230_fu_489_p2_carry_i_8_n_0 : STD_LOGIC;
  signal icmp_ln230_fu_489_p2_carry_n_0 : STD_LOGIC;
  signal icmp_ln230_fu_489_p2_carry_n_1 : STD_LOGIC;
  signal icmp_ln230_fu_489_p2_carry_n_2 : STD_LOGIC;
  signal icmp_ln230_fu_489_p2_carry_n_3 : STD_LOGIC;
  signal icmp_ln230_reg_549 : STD_LOGIC;
  signal \icmp_ln230_reg_549[0]_i_1_n_0\ : STD_LOGIC;
  signal \icmp_ln234_reg_545[0]_i_10_n_0\ : STD_LOGIC;
  signal \icmp_ln234_reg_545[0]_i_11_n_0\ : STD_LOGIC;
  signal \icmp_ln234_reg_545[0]_i_12_n_0\ : STD_LOGIC;
  signal \icmp_ln234_reg_545[0]_i_13_n_0\ : STD_LOGIC;
  signal \icmp_ln234_reg_545[0]_i_1_n_0\ : STD_LOGIC;
  signal \icmp_ln234_reg_545[0]_i_2_n_0\ : STD_LOGIC;
  signal \icmp_ln234_reg_545[0]_i_3_n_0\ : STD_LOGIC;
  signal \icmp_ln234_reg_545[0]_i_4_n_0\ : STD_LOGIC;
  signal \icmp_ln234_reg_545[0]_i_5_n_0\ : STD_LOGIC;
  signal \icmp_ln234_reg_545[0]_i_6_n_0\ : STD_LOGIC;
  signal \icmp_ln234_reg_545[0]_i_7_n_0\ : STD_LOGIC;
  signal \icmp_ln234_reg_545[0]_i_8_n_0\ : STD_LOGIC;
  signal \icmp_ln234_reg_545[0]_i_9_n_0\ : STD_LOGIC;
  signal \icmp_ln234_reg_545_reg_n_0_[0]\ : STD_LOGIC;
  signal \idx109_fu_78_reg_n_0_[0]\ : STD_LOGIC;
  signal \idx109_fu_78_reg_n_0_[1]\ : STD_LOGIC;
  signal \idx109_fu_78_reg_n_0_[2]\ : STD_LOGIC;
  signal \idx109_fu_78_reg_n_0_[3]\ : STD_LOGIC;
  signal \idx109_fu_78_reg_n_0_[4]\ : STD_LOGIC;
  signal \idx109_fu_78_reg_n_0_[5]\ : STD_LOGIC;
  signal \idx109_fu_78_reg_n_0_[6]\ : STD_LOGIC;
  signal \idx109_fu_78_reg_n_0_[7]\ : STD_LOGIC;
  signal idx109_load_reg_524 : STD_LOGIC_VECTOR ( 7 downto 2 );
  signal \ram_reg_i_171__0_n_0\ : STD_LOGIC;
  signal \ram_reg_i_21__11_n_0\ : STD_LOGIC;
  signal \ram_reg_i_24__11_n_0\ : STD_LOGIC;
  signal \ram_reg_i_26__11_n_0\ : STD_LOGIC;
  signal \ram_reg_i_27__10_n_0\ : STD_LOGIC;
  signal \ram_reg_i_27__9_n_0\ : STD_LOGIC;
  signal \ram_reg_i_29__11_n_0\ : STD_LOGIC;
  signal \ram_reg_i_30__8_n_0\ : STD_LOGIC;
  signal \ram_reg_i_31__10_n_0\ : STD_LOGIC;
  signal \ram_reg_i_31__9_n_0\ : STD_LOGIC;
  signal \ram_reg_i_32__10_n_0\ : STD_LOGIC;
  signal \ram_reg_i_32__11_n_0\ : STD_LOGIC;
  signal \ram_reg_i_33__10_n_0\ : STD_LOGIC;
  signal \ram_reg_i_33__11_n_0\ : STD_LOGIC;
  signal \ram_reg_i_34__12_n_0\ : STD_LOGIC;
  signal \ram_reg_i_37__11_n_0\ : STD_LOGIC;
  signal \ram_reg_i_38__10_n_0\ : STD_LOGIC;
  signal ram_reg_i_390_n_0 : STD_LOGIC;
  signal ram_reg_i_393_n_0 : STD_LOGIC;
  signal \ram_reg_i_39__10_n_0\ : STD_LOGIC;
  signal \ram_reg_i_39__9_n_0\ : STD_LOGIC;
  signal ram_reg_i_408_n_0 : STD_LOGIC;
  signal \ram_reg_i_40__7_n_0\ : STD_LOGIC;
  signal \ram_reg_i_40__8_n_0\ : STD_LOGIC;
  signal ram_reg_i_410_n_0 : STD_LOGIC;
  signal \ram_reg_i_42__9_n_0\ : STD_LOGIC;
  signal ram_reg_i_542_n_0 : STD_LOGIC;
  signal ram_reg_i_550_n_0 : STD_LOGIC;
  signal ram_reg_i_556_n_0 : STD_LOGIC;
  signal ram_reg_i_564_n_0 : STD_LOGIC;
  signal ram_reg_i_574_n_0 : STD_LOGIC;
  signal reg_3130 : STD_LOGIC;
  signal rk_offset : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_add_ln224_1_fu_472_p2_carry__6_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_add_ln224_1_fu_472_p2_carry__6_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal NLW_add_ln224_fu_457_p2_carry_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_add_ln233_fu_478_p2_carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_add_ln233_fu_478_p2_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal NLW_icmp_ln230_fu_489_p2_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_icmp_ln230_fu_489_p2_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_icmp_ln230_fu_489_p2_carry__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_icmp_ln230_fu_489_p2_carry__2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of add_ln224_1_fu_472_p2_carry : label is 35;
  attribute ADDER_THRESHOLD of \add_ln224_1_fu_472_p2_carry__0\ : label is 35;
  attribute ADDER_THRESHOLD of \add_ln224_1_fu_472_p2_carry__1\ : label is 35;
  attribute ADDER_THRESHOLD of \add_ln224_1_fu_472_p2_carry__2\ : label is 35;
  attribute ADDER_THRESHOLD of \add_ln224_1_fu_472_p2_carry__3\ : label is 35;
  attribute ADDER_THRESHOLD of \add_ln224_1_fu_472_p2_carry__4\ : label is 35;
  attribute ADDER_THRESHOLD of \add_ln224_1_fu_472_p2_carry__5\ : label is 35;
  attribute ADDER_THRESHOLD of \add_ln224_1_fu_472_p2_carry__6\ : label is 35;
  attribute ADDER_THRESHOLD of add_ln224_fu_457_p2_carry : label is 35;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \ap_CS_fsm[0]_i_1__20\ : label is "soft_lutpair114";
  attribute SOFT_HLUTNM of \ap_CS_fsm[1]_i_6__3\ : label is "soft_lutpair112";
  attribute FSM_ENCODING : string;
  attribute FSM_ENCODING of \ap_CS_fsm_reg[0]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[10]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[11]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[12]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[13]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[14]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[15]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[16]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[17]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[18]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[19]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[1]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[20]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[21]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[22]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[23]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[24]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[25]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[26]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[2]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[3]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[4]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[5]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[6]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[7]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[8]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[9]\ : label is "none";
  attribute SOFT_HLUTNM of \ap_enable_reg_pp0_iter0_reg_i_1__12\ : label is "soft_lutpair112";
  attribute COMPARATOR_THRESHOLD : integer;
  attribute COMPARATOR_THRESHOLD of icmp_ln230_fu_489_p2_carry : label is 11;
  attribute COMPARATOR_THRESHOLD of \icmp_ln230_fu_489_p2_carry__0\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \icmp_ln230_fu_489_p2_carry__1\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \icmp_ln230_fu_489_p2_carry__2\ : label is 11;
  attribute SOFT_HLUTNM of \ram_reg_i_26__11\ : label is "soft_lutpair114";
  attribute SOFT_HLUTNM of \ram_reg_i_30__8\ : label is "soft_lutpair108";
  attribute SOFT_HLUTNM of \ram_reg_i_33__11\ : label is "soft_lutpair110";
  attribute SOFT_HLUTNM of \ram_reg_i_34__12\ : label is "soft_lutpair110";
  attribute SOFT_HLUTNM of \ram_reg_i_39__9\ : label is "soft_lutpair108";
  attribute SOFT_HLUTNM of ram_reg_i_410 : label is "soft_lutpair109";
  attribute SOFT_HLUTNM of ram_reg_i_542 : label is "soft_lutpair111";
  attribute SOFT_HLUTNM of ram_reg_i_550 : label is "soft_lutpair111";
  attribute SOFT_HLUTNM of ram_reg_i_556 : label is "soft_lutpair109";
  attribute SOFT_HLUTNM of ram_reg_i_564 : label is "soft_lutpair113";
  attribute SOFT_HLUTNM of ram_reg_i_574 : label is "soft_lutpair113";
begin
  ADDRARDADDR(2 downto 0) <= \^addrardaddr\(2 downto 0);
add_ln224_1_fu_472_p2_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => add_ln224_1_fu_472_p2_carry_n_0,
      CO(2) => add_ln224_1_fu_472_p2_carry_n_1,
      CO(1) => add_ln224_1_fu_472_p2_carry_n_2,
      CO(0) => add_ln224_1_fu_472_p2_carry_n_3,
      CYINIT => dec12_i_in_fu_82_reg(0),
      DI(3 downto 0) => dec12_i_in_fu_82_reg(4 downto 1),
      O(3 downto 0) => add_ln224_1_fu_472_p2(4 downto 1),
      S(3) => add_ln224_1_fu_472_p2_carry_i_1_n_0,
      S(2) => add_ln224_1_fu_472_p2_carry_i_2_n_0,
      S(1) => add_ln224_1_fu_472_p2_carry_i_3_n_0,
      S(0) => add_ln224_1_fu_472_p2_carry_i_4_n_0
    );
\add_ln224_1_fu_472_p2_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => add_ln224_1_fu_472_p2_carry_n_0,
      CO(3) => \add_ln224_1_fu_472_p2_carry__0_n_0\,
      CO(2) => \add_ln224_1_fu_472_p2_carry__0_n_1\,
      CO(1) => \add_ln224_1_fu_472_p2_carry__0_n_2\,
      CO(0) => \add_ln224_1_fu_472_p2_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => dec12_i_in_fu_82_reg(8 downto 5),
      O(3 downto 0) => add_ln224_1_fu_472_p2(8 downto 5),
      S(3) => \add_ln224_1_fu_472_p2_carry__0_i_1_n_0\,
      S(2) => \add_ln224_1_fu_472_p2_carry__0_i_2_n_0\,
      S(1) => \add_ln224_1_fu_472_p2_carry__0_i_3_n_0\,
      S(0) => \add_ln224_1_fu_472_p2_carry__0_i_4_n_0\
    );
\add_ln224_1_fu_472_p2_carry__0_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => dec12_i_in_fu_82_reg(8),
      O => \add_ln224_1_fu_472_p2_carry__0_i_1_n_0\
    );
\add_ln224_1_fu_472_p2_carry__0_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => dec12_i_in_fu_82_reg(7),
      O => \add_ln224_1_fu_472_p2_carry__0_i_2_n_0\
    );
\add_ln224_1_fu_472_p2_carry__0_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => dec12_i_in_fu_82_reg(6),
      O => \add_ln224_1_fu_472_p2_carry__0_i_3_n_0\
    );
\add_ln224_1_fu_472_p2_carry__0_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => dec12_i_in_fu_82_reg(5),
      O => \add_ln224_1_fu_472_p2_carry__0_i_4_n_0\
    );
\add_ln224_1_fu_472_p2_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln224_1_fu_472_p2_carry__0_n_0\,
      CO(3) => \add_ln224_1_fu_472_p2_carry__1_n_0\,
      CO(2) => \add_ln224_1_fu_472_p2_carry__1_n_1\,
      CO(1) => \add_ln224_1_fu_472_p2_carry__1_n_2\,
      CO(0) => \add_ln224_1_fu_472_p2_carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => dec12_i_in_fu_82_reg(12 downto 9),
      O(3 downto 0) => add_ln224_1_fu_472_p2(12 downto 9),
      S(3) => \add_ln224_1_fu_472_p2_carry__1_i_1_n_0\,
      S(2) => \add_ln224_1_fu_472_p2_carry__1_i_2_n_0\,
      S(1) => \add_ln224_1_fu_472_p2_carry__1_i_3_n_0\,
      S(0) => \add_ln224_1_fu_472_p2_carry__1_i_4_n_0\
    );
\add_ln224_1_fu_472_p2_carry__1_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => dec12_i_in_fu_82_reg(12),
      O => \add_ln224_1_fu_472_p2_carry__1_i_1_n_0\
    );
\add_ln224_1_fu_472_p2_carry__1_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => dec12_i_in_fu_82_reg(11),
      O => \add_ln224_1_fu_472_p2_carry__1_i_2_n_0\
    );
\add_ln224_1_fu_472_p2_carry__1_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => dec12_i_in_fu_82_reg(10),
      O => \add_ln224_1_fu_472_p2_carry__1_i_3_n_0\
    );
\add_ln224_1_fu_472_p2_carry__1_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => dec12_i_in_fu_82_reg(9),
      O => \add_ln224_1_fu_472_p2_carry__1_i_4_n_0\
    );
\add_ln224_1_fu_472_p2_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln224_1_fu_472_p2_carry__1_n_0\,
      CO(3) => \add_ln224_1_fu_472_p2_carry__2_n_0\,
      CO(2) => \add_ln224_1_fu_472_p2_carry__2_n_1\,
      CO(1) => \add_ln224_1_fu_472_p2_carry__2_n_2\,
      CO(0) => \add_ln224_1_fu_472_p2_carry__2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => dec12_i_in_fu_82_reg(16 downto 13),
      O(3 downto 0) => add_ln224_1_fu_472_p2(16 downto 13),
      S(3) => \add_ln224_1_fu_472_p2_carry__2_i_1_n_0\,
      S(2) => \add_ln224_1_fu_472_p2_carry__2_i_2_n_0\,
      S(1) => \add_ln224_1_fu_472_p2_carry__2_i_3_n_0\,
      S(0) => \add_ln224_1_fu_472_p2_carry__2_i_4_n_0\
    );
\add_ln224_1_fu_472_p2_carry__2_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => dec12_i_in_fu_82_reg(16),
      O => \add_ln224_1_fu_472_p2_carry__2_i_1_n_0\
    );
\add_ln224_1_fu_472_p2_carry__2_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => dec12_i_in_fu_82_reg(15),
      O => \add_ln224_1_fu_472_p2_carry__2_i_2_n_0\
    );
\add_ln224_1_fu_472_p2_carry__2_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => dec12_i_in_fu_82_reg(14),
      O => \add_ln224_1_fu_472_p2_carry__2_i_3_n_0\
    );
\add_ln224_1_fu_472_p2_carry__2_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => dec12_i_in_fu_82_reg(13),
      O => \add_ln224_1_fu_472_p2_carry__2_i_4_n_0\
    );
\add_ln224_1_fu_472_p2_carry__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln224_1_fu_472_p2_carry__2_n_0\,
      CO(3) => \add_ln224_1_fu_472_p2_carry__3_n_0\,
      CO(2) => \add_ln224_1_fu_472_p2_carry__3_n_1\,
      CO(1) => \add_ln224_1_fu_472_p2_carry__3_n_2\,
      CO(0) => \add_ln224_1_fu_472_p2_carry__3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => dec12_i_in_fu_82_reg(20 downto 17),
      O(3 downto 0) => add_ln224_1_fu_472_p2(20 downto 17),
      S(3) => \add_ln224_1_fu_472_p2_carry__3_i_1_n_0\,
      S(2) => \add_ln224_1_fu_472_p2_carry__3_i_2_n_0\,
      S(1) => \add_ln224_1_fu_472_p2_carry__3_i_3_n_0\,
      S(0) => \add_ln224_1_fu_472_p2_carry__3_i_4_n_0\
    );
\add_ln224_1_fu_472_p2_carry__3_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => dec12_i_in_fu_82_reg(20),
      O => \add_ln224_1_fu_472_p2_carry__3_i_1_n_0\
    );
\add_ln224_1_fu_472_p2_carry__3_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => dec12_i_in_fu_82_reg(19),
      O => \add_ln224_1_fu_472_p2_carry__3_i_2_n_0\
    );
\add_ln224_1_fu_472_p2_carry__3_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => dec12_i_in_fu_82_reg(18),
      O => \add_ln224_1_fu_472_p2_carry__3_i_3_n_0\
    );
\add_ln224_1_fu_472_p2_carry__3_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => dec12_i_in_fu_82_reg(17),
      O => \add_ln224_1_fu_472_p2_carry__3_i_4_n_0\
    );
\add_ln224_1_fu_472_p2_carry__4\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln224_1_fu_472_p2_carry__3_n_0\,
      CO(3) => \add_ln224_1_fu_472_p2_carry__4_n_0\,
      CO(2) => \add_ln224_1_fu_472_p2_carry__4_n_1\,
      CO(1) => \add_ln224_1_fu_472_p2_carry__4_n_2\,
      CO(0) => \add_ln224_1_fu_472_p2_carry__4_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => dec12_i_in_fu_82_reg(24 downto 21),
      O(3 downto 0) => add_ln224_1_fu_472_p2(24 downto 21),
      S(3) => \add_ln224_1_fu_472_p2_carry__4_i_1_n_0\,
      S(2) => \add_ln224_1_fu_472_p2_carry__4_i_2_n_0\,
      S(1) => \add_ln224_1_fu_472_p2_carry__4_i_3_n_0\,
      S(0) => \add_ln224_1_fu_472_p2_carry__4_i_4_n_0\
    );
\add_ln224_1_fu_472_p2_carry__4_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => dec12_i_in_fu_82_reg(24),
      O => \add_ln224_1_fu_472_p2_carry__4_i_1_n_0\
    );
\add_ln224_1_fu_472_p2_carry__4_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => dec12_i_in_fu_82_reg(23),
      O => \add_ln224_1_fu_472_p2_carry__4_i_2_n_0\
    );
\add_ln224_1_fu_472_p2_carry__4_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => dec12_i_in_fu_82_reg(22),
      O => \add_ln224_1_fu_472_p2_carry__4_i_3_n_0\
    );
\add_ln224_1_fu_472_p2_carry__4_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => dec12_i_in_fu_82_reg(21),
      O => \add_ln224_1_fu_472_p2_carry__4_i_4_n_0\
    );
\add_ln224_1_fu_472_p2_carry__5\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln224_1_fu_472_p2_carry__4_n_0\,
      CO(3) => \add_ln224_1_fu_472_p2_carry__5_n_0\,
      CO(2) => \add_ln224_1_fu_472_p2_carry__5_n_1\,
      CO(1) => \add_ln224_1_fu_472_p2_carry__5_n_2\,
      CO(0) => \add_ln224_1_fu_472_p2_carry__5_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => dec12_i_in_fu_82_reg(28 downto 25),
      O(3 downto 0) => add_ln224_1_fu_472_p2(28 downto 25),
      S(3) => \add_ln224_1_fu_472_p2_carry__5_i_1_n_0\,
      S(2) => \add_ln224_1_fu_472_p2_carry__5_i_2_n_0\,
      S(1) => \add_ln224_1_fu_472_p2_carry__5_i_3_n_0\,
      S(0) => \add_ln224_1_fu_472_p2_carry__5_i_4_n_0\
    );
\add_ln224_1_fu_472_p2_carry__5_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => dec12_i_in_fu_82_reg(28),
      O => \add_ln224_1_fu_472_p2_carry__5_i_1_n_0\
    );
\add_ln224_1_fu_472_p2_carry__5_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => dec12_i_in_fu_82_reg(27),
      O => \add_ln224_1_fu_472_p2_carry__5_i_2_n_0\
    );
\add_ln224_1_fu_472_p2_carry__5_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => dec12_i_in_fu_82_reg(26),
      O => \add_ln224_1_fu_472_p2_carry__5_i_3_n_0\
    );
\add_ln224_1_fu_472_p2_carry__5_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => dec12_i_in_fu_82_reg(25),
      O => \add_ln224_1_fu_472_p2_carry__5_i_4_n_0\
    );
\add_ln224_1_fu_472_p2_carry__6\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln224_1_fu_472_p2_carry__5_n_0\,
      CO(3 downto 2) => \NLW_add_ln224_1_fu_472_p2_carry__6_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \add_ln224_1_fu_472_p2_carry__6_n_2\,
      CO(0) => \add_ln224_1_fu_472_p2_carry__6_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1 downto 0) => dec12_i_in_fu_82_reg(30 downto 29),
      O(3) => \NLW_add_ln224_1_fu_472_p2_carry__6_O_UNCONNECTED\(3),
      O(2 downto 0) => add_ln224_1_fu_472_p2(31 downto 29),
      S(3) => '0',
      S(2) => \add_ln224_1_fu_472_p2_carry__6_i_1_n_0\,
      S(1) => \add_ln224_1_fu_472_p2_carry__6_i_2_n_0\,
      S(0) => \add_ln224_1_fu_472_p2_carry__6_i_3_n_0\
    );
\add_ln224_1_fu_472_p2_carry__6_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => dec12_i_in_fu_82_reg(31),
      O => \add_ln224_1_fu_472_p2_carry__6_i_1_n_0\
    );
\add_ln224_1_fu_472_p2_carry__6_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => dec12_i_in_fu_82_reg(30),
      O => \add_ln224_1_fu_472_p2_carry__6_i_2_n_0\
    );
\add_ln224_1_fu_472_p2_carry__6_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => dec12_i_in_fu_82_reg(29),
      O => \add_ln224_1_fu_472_p2_carry__6_i_3_n_0\
    );
add_ln224_1_fu_472_p2_carry_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => dec12_i_in_fu_82_reg(4),
      O => add_ln224_1_fu_472_p2_carry_i_1_n_0
    );
add_ln224_1_fu_472_p2_carry_i_2: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => dec12_i_in_fu_82_reg(3),
      O => add_ln224_1_fu_472_p2_carry_i_2_n_0
    );
add_ln224_1_fu_472_p2_carry_i_3: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => dec12_i_in_fu_82_reg(2),
      O => add_ln224_1_fu_472_p2_carry_i_3_n_0
    );
add_ln224_1_fu_472_p2_carry_i_4: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => dec12_i_in_fu_82_reg(1),
      O => add_ln224_1_fu_472_p2_carry_i_4_n_0
    );
add_ln224_fu_457_p2_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => NLW_add_ln224_fu_457_p2_carry_CO_UNCONNECTED(3),
      CO(2) => add_ln224_fu_457_p2_carry_n_1,
      CO(1) => add_ln224_fu_457_p2_carry_n_2,
      CO(0) => add_ln224_fu_457_p2_carry_n_3,
      CYINIT => '0',
      DI(3) => '0',
      DI(2 downto 0) => shl_ln_reg_173(2 downto 0),
      O(3 downto 0) => add_ln224_fu_457_p2(7 downto 4),
      S(3) => grp_ClefiaF0Xor_fu_406_n_26,
      S(2) => grp_ClefiaF0Xor_fu_406_n_27,
      S(1) => grp_ClefiaF0Xor_fu_406_n_28,
      S(0) => grp_ClefiaF0Xor_fu_406_n_29
    );
\add_ln224_reg_529_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage1,
      D => \idx109_fu_78_reg_n_0_[0]\,
      Q => rk_offset(0),
      R => '0'
    );
\add_ln224_reg_529_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage1,
      D => \idx109_fu_78_reg_n_0_[1]\,
      Q => rk_offset(1),
      R => '0'
    );
\add_ln224_reg_529_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage1,
      D => \idx109_fu_78_reg_n_0_[3]\,
      Q => rk_offset(3),
      R => '0'
    );
\add_ln224_reg_529_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage1,
      D => add_ln224_fu_457_p2(4),
      Q => rk_offset(4),
      R => '0'
    );
\add_ln224_reg_529_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage1,
      D => add_ln224_fu_457_p2(5),
      Q => rk_offset(5),
      R => '0'
    );
\add_ln224_reg_529_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage1,
      D => add_ln224_fu_457_p2(6),
      Q => rk_offset(6),
      R => '0'
    );
\add_ln224_reg_529_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage1,
      D => add_ln224_fu_457_p2(7),
      Q => rk_offset(7),
      R => '0'
    );
add_ln233_fu_478_p2_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => add_ln233_fu_478_p2_carry_n_0,
      CO(2) => add_ln233_fu_478_p2_carry_n_1,
      CO(1) => add_ln233_fu_478_p2_carry_n_2,
      CO(0) => add_ln233_fu_478_p2_carry_n_3,
      CYINIT => '0',
      DI(3 downto 2) => idx109_load_reg_524(5 downto 4),
      DI(1) => rk_offset(3),
      DI(0) => '0',
      O(3 downto 0) => add_ln233_fu_478_p2(5 downto 2),
      S(3) => add_ln233_fu_478_p2_carry_i_1_n_0,
      S(2) => add_ln233_fu_478_p2_carry_i_2_n_0,
      S(1) => add_ln233_fu_478_p2_carry_i_3_n_0,
      S(0) => idx109_load_reg_524(2)
    );
\add_ln233_fu_478_p2_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => add_ln233_fu_478_p2_carry_n_0,
      CO(3 downto 1) => \NLW_add_ln233_fu_478_p2_carry__0_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \add_ln233_fu_478_p2_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => idx109_load_reg_524(6),
      O(3 downto 2) => \NLW_add_ln233_fu_478_p2_carry__0_O_UNCONNECTED\(3 downto 2),
      O(1 downto 0) => add_ln233_fu_478_p2(7 downto 6),
      S(3 downto 2) => B"00",
      S(1) => \add_ln233_fu_478_p2_carry__0_i_1_n_0\,
      S(0) => \add_ln233_fu_478_p2_carry__0_i_2_n_0\
    );
\add_ln233_fu_478_p2_carry__0_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => idx109_load_reg_524(7),
      O => \add_ln233_fu_478_p2_carry__0_i_1_n_0\
    );
\add_ln233_fu_478_p2_carry__0_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => idx109_load_reg_524(6),
      O => \add_ln233_fu_478_p2_carry__0_i_2_n_0\
    );
add_ln233_fu_478_p2_carry_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => idx109_load_reg_524(5),
      O => add_ln233_fu_478_p2_carry_i_1_n_0
    );
add_ln233_fu_478_p2_carry_i_2: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => idx109_load_reg_524(4),
      O => add_ln233_fu_478_p2_carry_i_2_n_0
    );
add_ln233_fu_478_p2_carry_i_3: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => rk_offset(3),
      O => add_ln233_fu_478_p2_carry_i_3_n_0
    );
\ap_CS_fsm[0]_i_1__20\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage26,
      I1 => \ap_CS_fsm[1]_i_2__12_n_0\,
      I2 => \ap_CS_fsm_reg_n_0_[0]\,
      O => ap_NS_fsm(0)
    );
\ap_CS_fsm[1]_i_1__22\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0002"
    )
        port map (
      I0 => \ap_CS_fsm[1]_i_2__12_n_0\,
      I1 => \ap_CS_fsm[1]_i_3__3_n_0\,
      I2 => \ap_CS_fsm[1]_i_4__3_n_0\,
      I3 => \ap_CS_fsm[1]_i_5__3_n_0\,
      O => ap_NS_fsm(1)
    );
\ap_CS_fsm[1]_i_2__12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000F000FFFFFF77"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter1_0,
      I1 => \ap_CS_fsm_reg_n_0_[0]\,
      I2 => ap_CS_fsm_pp0_stage26,
      I3 => ap_enable_reg_pp0_iter0,
      I4 => icmp_ln230_reg_549,
      I5 => \ap_CS_fsm[1]_i_6__3_n_0\,
      O => \ap_CS_fsm[1]_i_2__12_n_0\
    );
\ap_CS_fsm[1]_i_3__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \ap_CS_fsm_reg_n_0_[18]\,
      I1 => ap_CS_fsm_pp0_stage17,
      I2 => ap_CS_fsm_pp0_stage21,
      I3 => ap_CS_fsm_pp0_stage22,
      I4 => ap_CS_fsm_pp0_stage1,
      I5 => ap_CS_fsm_pp0_stage7,
      O => \ap_CS_fsm[1]_i_3__3_n_0\
    );
\ap_CS_fsm[1]_i_4__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \ap_CS_fsm_reg_n_0_[13]\,
      I1 => \ap_CS_fsm_reg_n_0_[15]\,
      I2 => ap_CS_fsm_pp0_stage19,
      I3 => ap_CS_fsm_pp0_stage25,
      I4 => \ap_CS_fsm[1]_i_7__3_n_0\,
      I5 => \ram_reg_i_39__10_n_0\,
      O => \ap_CS_fsm[1]_i_4__3_n_0\
    );
\ap_CS_fsm[1]_i_5__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \ram_reg_i_38__10_n_0\,
      I1 => \ap_CS_fsm[1]_i_8__3_n_0\,
      I2 => \ap_CS_fsm_reg_n_0_[4]\,
      I3 => ap_CS_fsm_pp0_stage23,
      I4 => ap_CS_fsm_pp0_stage24,
      I5 => ap_CS_fsm_pp0_stage26,
      O => \ap_CS_fsm[1]_i_5__3_n_0\
    );
\ap_CS_fsm[1]_i_6__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter1_0,
      I1 => ap_loop_exit_ready_pp0_iter1_reg,
      I2 => grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_230_1_fu_110_ap_start_reg,
      O => \ap_CS_fsm[1]_i_6__3_n_0\
    );
\ap_CS_fsm[1]_i_7__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage10,
      I1 => ap_CS_fsm_pp0_stage16,
      O => \ap_CS_fsm[1]_i_7__3_n_0\
    );
\ap_CS_fsm[1]_i_8__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \ap_CS_fsm_reg_n_0_[14]\,
      I1 => ap_CS_fsm_pp0_stage20,
      I2 => \ap_CS_fsm_reg_n_0_[6]\,
      I3 => \ap_CS_fsm_reg_n_0_[5]\,
      O => \ap_CS_fsm[1]_i_8__3_n_0\
    );
\ap_CS_fsm_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(0),
      Q => \ap_CS_fsm_reg_n_0_[0]\,
      S => ap_rst_n_inv
    );
\ap_CS_fsm_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_CS_fsm_pp0_stage9,
      Q => ap_CS_fsm_pp0_stage10,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_CS_fsm_pp0_stage10,
      Q => ap_CS_fsm_pp0_stage11,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_CS_fsm_pp0_stage11,
      Q => ap_CS_fsm_pp0_stage12,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_CS_fsm_pp0_stage12,
      Q => \ap_CS_fsm_reg_n_0_[13]\,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_n_0_[13]\,
      Q => \ap_CS_fsm_reg_n_0_[14]\,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_n_0_[14]\,
      Q => \ap_CS_fsm_reg_n_0_[15]\,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_n_0_[15]\,
      Q => ap_CS_fsm_pp0_stage16,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_CS_fsm_pp0_stage16,
      Q => ap_CS_fsm_pp0_stage17,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_CS_fsm_pp0_stage17,
      Q => \ap_CS_fsm_reg_n_0_[18]\,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_n_0_[18]\,
      Q => ap_CS_fsm_pp0_stage19,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(1),
      Q => ap_CS_fsm_pp0_stage1,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_CS_fsm_pp0_stage19,
      Q => ap_CS_fsm_pp0_stage20,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_CS_fsm_pp0_stage20,
      Q => ap_CS_fsm_pp0_stage21,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_CS_fsm_pp0_stage21,
      Q => ap_CS_fsm_pp0_stage22,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_CS_fsm_pp0_stage22,
      Q => ap_CS_fsm_pp0_stage23,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_CS_fsm_pp0_stage23,
      Q => ap_CS_fsm_pp0_stage24,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_CS_fsm_pp0_stage24,
      Q => ap_CS_fsm_pp0_stage25,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_CS_fsm_pp0_stage25,
      Q => ap_CS_fsm_pp0_stage26,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_CS_fsm_pp0_stage1,
      Q => ap_CS_fsm_pp0_stage2,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_CS_fsm_pp0_stage2,
      Q => ap_CS_fsm_pp0_stage3,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_CS_fsm_pp0_stage3,
      Q => \ap_CS_fsm_reg_n_0_[4]\,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_n_0_[4]\,
      Q => \ap_CS_fsm_reg_n_0_[5]\,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_n_0_[5]\,
      Q => \ap_CS_fsm_reg_n_0_[6]\,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_n_0_[6]\,
      Q => ap_CS_fsm_pp0_stage7,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_CS_fsm_pp0_stage7,
      Q => ap_CS_fsm_pp0_stage8,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_CS_fsm_pp0_stage8,
      Q => ap_CS_fsm_pp0_stage9,
      R => ap_rst_n_inv
    );
\ap_enable_reg_pp0_iter0_reg_i_1__12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_230_1_fu_110_ap_start_reg,
      I1 => \ap_CS_fsm_reg_n_0_[0]\,
      I2 => ap_enable_reg_pp0_iter0_reg,
      O => ap_enable_reg_pp0_iter0
    );
ap_enable_reg_pp0_iter0_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_enable_reg_pp0_iter0,
      Q => ap_enable_reg_pp0_iter0_reg,
      R => ap_rst_n_inv
    );
\ap_enable_reg_pp0_iter1_i_1__16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00008800A0AAA000"
    )
        port map (
      I0 => ap_rst_n,
      I1 => grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_230_1_fu_110_ap_start_reg,
      I2 => ap_enable_reg_pp0_iter0_reg,
      I3 => ap_CS_fsm_pp0_stage26,
      I4 => ap_enable_reg_pp0_iter1_0,
      I5 => \ap_CS_fsm_reg_n_0_[0]\,
      O => \ap_enable_reg_pp0_iter1_i_1__16_n_0\
    );
ap_enable_reg_pp0_iter1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_enable_reg_pp0_iter1_i_1__16_n_0\,
      Q => ap_enable_reg_pp0_iter1_0,
      R => '0'
    );
\ap_loop_exit_ready_pp0_iter1_reg_i_1__21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00220022C0EEC022"
    )
        port map (
      I0 => ap_loop_exit_ready_pp0_iter1_reg,
      I1 => ap_CS_fsm_pp0_stage26,
      I2 => grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_230_1_fu_110_ap_start_reg,
      I3 => \ap_CS_fsm_reg_n_0_[0]\,
      I4 => ap_enable_reg_pp0_iter0_reg,
      I5 => icmp_ln230_reg_549,
      O => \ap_loop_exit_ready_pp0_iter1_reg_i_1__21_n_0\
    );
ap_loop_exit_ready_pp0_iter1_reg_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \ap_loop_exit_ready_pp0_iter1_reg_i_1__21_n_0\,
      Q => ap_loop_exit_ready_pp0_iter1_reg,
      R => '0'
    );
\dec12_i_in_fu_82_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_2,
      D => flow_control_loop_pipe_sequential_init_U_n_7,
      Q => dec12_i_in_fu_82_reg(0),
      R => '0'
    );
\dec12_i_in_fu_82_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_2,
      D => flow_control_loop_pipe_sequential_init_U_n_13,
      Q => dec12_i_in_fu_82_reg(10),
      R => '0'
    );
\dec12_i_in_fu_82_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_2,
      D => flow_control_loop_pipe_sequential_init_U_n_12,
      Q => dec12_i_in_fu_82_reg(11),
      R => '0'
    );
\dec12_i_in_fu_82_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_2,
      D => flow_control_loop_pipe_sequential_init_U_n_19,
      Q => dec12_i_in_fu_82_reg(12),
      R => '0'
    );
\dec12_i_in_fu_82_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_2,
      D => flow_control_loop_pipe_sequential_init_U_n_18,
      Q => dec12_i_in_fu_82_reg(13),
      R => '0'
    );
\dec12_i_in_fu_82_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_2,
      D => flow_control_loop_pipe_sequential_init_U_n_17,
      Q => dec12_i_in_fu_82_reg(14),
      R => '0'
    );
\dec12_i_in_fu_82_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_2,
      D => flow_control_loop_pipe_sequential_init_U_n_16,
      Q => dec12_i_in_fu_82_reg(15),
      R => '0'
    );
\dec12_i_in_fu_82_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_2,
      D => flow_control_loop_pipe_sequential_init_U_n_23,
      Q => dec12_i_in_fu_82_reg(16),
      R => '0'
    );
\dec12_i_in_fu_82_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_2,
      D => flow_control_loop_pipe_sequential_init_U_n_22,
      Q => dec12_i_in_fu_82_reg(17),
      R => '0'
    );
\dec12_i_in_fu_82_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_2,
      D => flow_control_loop_pipe_sequential_init_U_n_21,
      Q => dec12_i_in_fu_82_reg(18),
      R => '0'
    );
\dec12_i_in_fu_82_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_2,
      D => flow_control_loop_pipe_sequential_init_U_n_20,
      Q => dec12_i_in_fu_82_reg(19),
      R => '0'
    );
\dec12_i_in_fu_82_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_2,
      D => flow_control_loop_pipe_sequential_init_U_n_6,
      Q => dec12_i_in_fu_82_reg(1),
      R => '0'
    );
\dec12_i_in_fu_82_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_2,
      D => flow_control_loop_pipe_sequential_init_U_n_27,
      Q => dec12_i_in_fu_82_reg(20),
      R => '0'
    );
\dec12_i_in_fu_82_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_2,
      D => flow_control_loop_pipe_sequential_init_U_n_26,
      Q => dec12_i_in_fu_82_reg(21),
      R => '0'
    );
\dec12_i_in_fu_82_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_2,
      D => flow_control_loop_pipe_sequential_init_U_n_25,
      Q => dec12_i_in_fu_82_reg(22),
      R => '0'
    );
\dec12_i_in_fu_82_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_2,
      D => flow_control_loop_pipe_sequential_init_U_n_24,
      Q => dec12_i_in_fu_82_reg(23),
      R => '0'
    );
\dec12_i_in_fu_82_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_2,
      D => flow_control_loop_pipe_sequential_init_U_n_31,
      Q => dec12_i_in_fu_82_reg(24),
      R => '0'
    );
\dec12_i_in_fu_82_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_2,
      D => flow_control_loop_pipe_sequential_init_U_n_30,
      Q => dec12_i_in_fu_82_reg(25),
      R => '0'
    );
\dec12_i_in_fu_82_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_2,
      D => flow_control_loop_pipe_sequential_init_U_n_29,
      Q => dec12_i_in_fu_82_reg(26),
      R => '0'
    );
\dec12_i_in_fu_82_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_2,
      D => flow_control_loop_pipe_sequential_init_U_n_28,
      Q => dec12_i_in_fu_82_reg(27),
      R => '0'
    );
\dec12_i_in_fu_82_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_2,
      D => flow_control_loop_pipe_sequential_init_U_n_35,
      Q => dec12_i_in_fu_82_reg(28),
      R => '0'
    );
\dec12_i_in_fu_82_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_2,
      D => flow_control_loop_pipe_sequential_init_U_n_34,
      Q => dec12_i_in_fu_82_reg(29),
      R => '0'
    );
\dec12_i_in_fu_82_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_2,
      D => flow_control_loop_pipe_sequential_init_U_n_5,
      Q => dec12_i_in_fu_82_reg(2),
      R => '0'
    );
\dec12_i_in_fu_82_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_2,
      D => flow_control_loop_pipe_sequential_init_U_n_33,
      Q => dec12_i_in_fu_82_reg(30),
      R => '0'
    );
\dec12_i_in_fu_82_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_2,
      D => flow_control_loop_pipe_sequential_init_U_n_32,
      Q => dec12_i_in_fu_82_reg(31),
      R => '0'
    );
\dec12_i_in_fu_82_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_2,
      D => flow_control_loop_pipe_sequential_init_U_n_4,
      Q => dec12_i_in_fu_82_reg(3),
      R => '0'
    );
\dec12_i_in_fu_82_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_2,
      D => flow_control_loop_pipe_sequential_init_U_n_11,
      Q => dec12_i_in_fu_82_reg(4),
      R => '0'
    );
\dec12_i_in_fu_82_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_2,
      D => flow_control_loop_pipe_sequential_init_U_n_10,
      Q => dec12_i_in_fu_82_reg(5),
      R => '0'
    );
\dec12_i_in_fu_82_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_2,
      D => flow_control_loop_pipe_sequential_init_U_n_9,
      Q => dec12_i_in_fu_82_reg(6),
      R => '0'
    );
\dec12_i_in_fu_82_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_2,
      D => flow_control_loop_pipe_sequential_init_U_n_8,
      Q => dec12_i_in_fu_82_reg(7),
      R => '0'
    );
\dec12_i_in_fu_82_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_2,
      D => flow_control_loop_pipe_sequential_init_U_n_15,
      Q => dec12_i_in_fu_82_reg(8),
      R => '0'
    );
\dec12_i_in_fu_82_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_2,
      D => flow_control_loop_pipe_sequential_init_U_n_14,
      Q => dec12_i_in_fu_82_reg(9),
      R => '0'
    );
flow_control_loop_pipe_sequential_init_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_flow_control_loop_pipe_sequential_init_51
     port map (
      CO(0) => icmp_ln230_fu_489_p2,
      D(0) => D(0),
      O(3) => flow_control_loop_pipe_sequential_init_U_n_4,
      O(2) => flow_control_loop_pipe_sequential_init_U_n_5,
      O(1) => flow_control_loop_pipe_sequential_init_U_n_6,
      O(0) => flow_control_loop_pipe_sequential_init_U_n_7,
      Q(2) => ap_CS_fsm_pp0_stage26,
      Q(1) => ap_CS_fsm_pp0_stage19,
      Q(0) => \ap_CS_fsm_reg_n_0_[0]\,
      SR(0) => dec12_i_in_fu_821,
      \ap_CS_fsm_reg[10]\(0) => Q(3),
      \ap_CS_fsm_reg[10]_0\ => ram_reg_0,
      ap_clk => ap_clk,
      ap_enable_reg_pp0_iter0 => ap_enable_reg_pp0_iter0,
      ap_enable_reg_pp0_iter0_reg => ap_enable_reg_pp0_iter0_reg,
      ap_loop_exit_ready_pp0_iter1_reg => ap_loop_exit_ready_pp0_iter1_reg,
      ap_loop_exit_ready_pp0_iter1_reg_reg => ap_loop_exit_ready_pp0_iter1_reg_reg_0,
      ap_loop_init_int_reg_0 => flow_control_loop_pipe_sequential_init_U_n_2,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      dec12_i_in_fu_82_reg(31 downto 0) => dec12_i_in_fu_82_reg(31 downto 0),
      \dec12_i_in_fu_82_reg[11]\(3) => flow_control_loop_pipe_sequential_init_U_n_12,
      \dec12_i_in_fu_82_reg[11]\(2) => flow_control_loop_pipe_sequential_init_U_n_13,
      \dec12_i_in_fu_82_reg[11]\(1) => flow_control_loop_pipe_sequential_init_U_n_14,
      \dec12_i_in_fu_82_reg[11]\(0) => flow_control_loop_pipe_sequential_init_U_n_15,
      \dec12_i_in_fu_82_reg[15]\(3) => flow_control_loop_pipe_sequential_init_U_n_16,
      \dec12_i_in_fu_82_reg[15]\(2) => flow_control_loop_pipe_sequential_init_U_n_17,
      \dec12_i_in_fu_82_reg[15]\(1) => flow_control_loop_pipe_sequential_init_U_n_18,
      \dec12_i_in_fu_82_reg[15]\(0) => flow_control_loop_pipe_sequential_init_U_n_19,
      \dec12_i_in_fu_82_reg[19]\(3) => flow_control_loop_pipe_sequential_init_U_n_20,
      \dec12_i_in_fu_82_reg[19]\(2) => flow_control_loop_pipe_sequential_init_U_n_21,
      \dec12_i_in_fu_82_reg[19]\(1) => flow_control_loop_pipe_sequential_init_U_n_22,
      \dec12_i_in_fu_82_reg[19]\(0) => flow_control_loop_pipe_sequential_init_U_n_23,
      \dec12_i_in_fu_82_reg[23]\(3) => flow_control_loop_pipe_sequential_init_U_n_24,
      \dec12_i_in_fu_82_reg[23]\(2) => flow_control_loop_pipe_sequential_init_U_n_25,
      \dec12_i_in_fu_82_reg[23]\(1) => flow_control_loop_pipe_sequential_init_U_n_26,
      \dec12_i_in_fu_82_reg[23]\(0) => flow_control_loop_pipe_sequential_init_U_n_27,
      \dec12_i_in_fu_82_reg[27]\(3) => flow_control_loop_pipe_sequential_init_U_n_28,
      \dec12_i_in_fu_82_reg[27]\(2) => flow_control_loop_pipe_sequential_init_U_n_29,
      \dec12_i_in_fu_82_reg[27]\(1) => flow_control_loop_pipe_sequential_init_U_n_30,
      \dec12_i_in_fu_82_reg[27]\(0) => flow_control_loop_pipe_sequential_init_U_n_31,
      \dec12_i_in_fu_82_reg[30]\(3) => flow_control_loop_pipe_sequential_init_U_n_32,
      \dec12_i_in_fu_82_reg[30]\(2) => flow_control_loop_pipe_sequential_init_U_n_33,
      \dec12_i_in_fu_82_reg[30]\(1) => flow_control_loop_pipe_sequential_init_U_n_34,
      \dec12_i_in_fu_82_reg[30]\(0) => flow_control_loop_pipe_sequential_init_U_n_35,
      \dec12_i_in_fu_82_reg[7]\(3) => flow_control_loop_pipe_sequential_init_U_n_8,
      \dec12_i_in_fu_82_reg[7]\(2) => flow_control_loop_pipe_sequential_init_U_n_9,
      \dec12_i_in_fu_82_reg[7]\(1) => flow_control_loop_pipe_sequential_init_U_n_10,
      \dec12_i_in_fu_82_reg[7]\(0) => flow_control_loop_pipe_sequential_init_U_n_11,
      grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_230_1_fu_110_ap_start_reg => grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_230_1_fu_110_ap_start_reg,
      r_1_reg_126(2 downto 0) => r_1_reg_126(2 downto 0)
    );
grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_230_1_fu_110_ap_start_reg_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEEFAAAAFFFFAAAA"
    )
        port map (
      I0 => Q(2),
      I1 => icmp_ln230_reg_549,
      I2 => ap_enable_reg_pp0_iter0_reg,
      I3 => \ap_CS_fsm_reg_n_0_[0]\,
      I4 => grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_230_1_fu_110_ap_start_reg,
      I5 => ap_CS_fsm_pp0_stage26,
      O => \ap_CS_fsm_reg[8]_0\
    );
grp_ClefiaF0Xor_fu_406: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_ClefiaF0Xor_52
     port map (
      ADDRARDADDR(0) => \^addrardaddr\(0),
      ADDRBWRADDR(7 downto 0) => ADDRBWRADDR(7 downto 0),
      D(7) => grp_ClefiaF0Xor_fu_406_n_0,
      D(6) => grp_ClefiaF0Xor_fu_406_n_1,
      D(5) => grp_ClefiaF0Xor_fu_406_n_2,
      D(4) => grp_ClefiaF0Xor_fu_406_n_3,
      D(3) => grp_ClefiaF0Xor_fu_406_n_4,
      D(2) => grp_ClefiaF0Xor_fu_406_n_5,
      D(1) => grp_ClefiaF0Xor_fu_406_n_6,
      D(0) => grp_ClefiaF0Xor_fu_406_n_7,
      DOADO(7 downto 0) => DOADO(7 downto 0),
      DOBDO(7 downto 0) => DOBDO(7 downto 0),
      O(3 downto 0) => add_ln224_fu_457_p2(7 downto 4),
      Q(5) => ap_CS_fsm_pp0_stage20,
      Q(4) => ap_CS_fsm_pp0_stage7,
      Q(3) => ap_CS_fsm_pp0_stage3,
      Q(2) => ap_CS_fsm_pp0_stage2,
      Q(1) => ap_CS_fsm_pp0_stage1,
      Q(0) => \ap_CS_fsm_reg_n_0_[0]\,
      S(3) => grp_ClefiaF0Xor_fu_406_n_26,
      S(2) => grp_ClefiaF0Xor_fu_406_n_27,
      S(1) => grp_ClefiaF0Xor_fu_406_n_28,
      S(0) => grp_ClefiaF0Xor_fu_406_n_29,
      \ap_CS_fsm_reg[10]\(4 downto 0) => \ap_CS_fsm_reg[10]_0\(4 downto 0),
      \ap_CS_fsm_reg[10]_0\(1 downto 0) => \ap_CS_fsm_reg[10]_1\(1 downto 0),
      \ap_CS_fsm_reg[19]\(0) => \ap_CS_fsm_reg[19]_0\(1),
      \ap_CS_fsm_reg[2]_0\ => grp_ClefiaF0Xor_fu_406_n_17,
      \ap_CS_fsm_reg[3]_0\ => grp_ClefiaF0Xor_fu_406_n_18,
      \ap_CS_fsm_reg[3]_1\ => grp_ClefiaF0Xor_fu_406_n_30,
      \ap_CS_fsm_reg[3]_10\ => grp_ClefiaF0Xor_fu_406_n_39,
      \ap_CS_fsm_reg[3]_11\ => grp_ClefiaF0Xor_fu_406_n_40,
      \ap_CS_fsm_reg[3]_12\ => grp_ClefiaF0Xor_fu_406_n_41,
      \ap_CS_fsm_reg[3]_13\ => grp_ClefiaF0Xor_fu_406_n_42,
      \ap_CS_fsm_reg[3]_14\ => grp_ClefiaF0Xor_fu_406_n_43,
      \ap_CS_fsm_reg[3]_15\ => grp_ClefiaF0Xor_fu_406_n_44,
      \ap_CS_fsm_reg[3]_16\ => grp_ClefiaF0Xor_fu_406_n_45,
      \ap_CS_fsm_reg[3]_2\ => grp_ClefiaF0Xor_fu_406_n_31,
      \ap_CS_fsm_reg[3]_3\ => grp_ClefiaF0Xor_fu_406_n_32,
      \ap_CS_fsm_reg[3]_4\ => grp_ClefiaF0Xor_fu_406_n_33,
      \ap_CS_fsm_reg[3]_5\ => grp_ClefiaF0Xor_fu_406_n_34,
      \ap_CS_fsm_reg[3]_6\ => grp_ClefiaF0Xor_fu_406_n_35,
      \ap_CS_fsm_reg[3]_7\ => grp_ClefiaF0Xor_fu_406_n_36,
      \ap_CS_fsm_reg[3]_8\ => grp_ClefiaF0Xor_fu_406_n_37,
      \ap_CS_fsm_reg[3]_9\ => grp_ClefiaF0Xor_fu_406_n_38,
      \ap_CS_fsm_reg[7]\ => grp_ClefiaF0Xor_fu_406_n_16,
      \ap_CS_fsm_reg[9]\(0) => \ap_CS_fsm_reg[9]_0\(0),
      ap_clk => ap_clk,
      ap_enable_reg_pp0_iter0 => ap_enable_reg_pp0_iter0,
      ap_enable_reg_pp0_iter0_reg_reg_0(1 downto 0) => ap_enable_reg_pp0_iter0_reg_reg_0(5 downto 4),
      ap_enable_reg_pp0_iter2_reg_0 => grp_ClefiaF0Xor_fu_406_n_21,
      ap_enable_reg_pp0_iter2_reg_1 => grp_ClefiaF0Xor_fu_406_n_59,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      clefia_s0_ce0 => clefia_s0_ce0,
      grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_230_1_fu_110_ap_start_reg => grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_230_1_fu_110_ap_start_reg,
      grp_ClefiaEncrypt_1_fu_190_rk_address0(3 downto 0) => grp_ClefiaEncrypt_1_fu_190_rk_address0(3 downto 0),
      grp_ClefiaEncrypt_1_fu_190_rk_address1(1 downto 0) => grp_ClefiaEncrypt_1_fu_190_rk_address1(1 downto 0),
      grp_ClefiaF0Xor_fu_406_ap_start_reg => grp_ClefiaF0Xor_fu_406_ap_start_reg,
      grp_ClefiaF0Xor_fu_406_ap_start_reg_reg => grp_ClefiaF0Xor_fu_406_n_51,
      grp_ClefiaKeySet128_fu_176_rk_address0(0) => grp_ClefiaKeySet128_fu_176_rk_address0(0),
      \idx109_fu_78_reg[0]\ => grp_ClefiaF0Xor_fu_406_n_25,
      \idx109_fu_78_reg[1]\ => grp_ClefiaF0Xor_fu_406_n_48,
      ram_reg => \ram_reg_i_38__10_n_0\,
      ram_reg_0(3 downto 2) => Q(6 downto 5),
      ram_reg_0(1) => Q(3),
      ram_reg_0(0) => Q(0),
      ram_reg_1 => ram_reg_0,
      ram_reg_10 => \ram_reg_i_29__11_n_0\,
      ram_reg_11 => grp_ClefiaF1Xor_3_fu_421_n_9,
      ram_reg_12 => \ram_reg_i_30__8_n_0\,
      ram_reg_13 => \ram_reg_i_37__11_n_0\,
      ram_reg_14 => \ram_reg_i_171__0_n_0\,
      ram_reg_15 => grp_ClefiaF1Xor_3_fu_421_n_34,
      ram_reg_16 => grp_ClefiaF1Xor_3_fu_421_n_35,
      ram_reg_17 => ram_reg_2,
      ram_reg_18 => ram_reg,
      ram_reg_19 => grp_ClefiaF1Xor_3_fu_421_n_39,
      ram_reg_2(0) => ram_reg_1(0),
      ram_reg_20 => ram_reg_5,
      ram_reg_21(1 downto 0) => ram_reg_6(1 downto 0),
      ram_reg_22 => ram_reg_7,
      ram_reg_23 => ram_reg_8,
      ram_reg_24 => ram_reg_9,
      ram_reg_25 => ram_reg_10,
      ram_reg_26 => ram_reg_11,
      ram_reg_27 => ram_reg_12,
      ram_reg_28 => ram_reg_13,
      ram_reg_29 => ram_reg_14,
      ram_reg_3 => \ram_reg_i_27__9_n_0\,
      ram_reg_30 => ram_reg_15,
      ram_reg_31 => ram_reg_16,
      ram_reg_32 => ram_reg_17,
      ram_reg_33 => ram_reg_18,
      ram_reg_34 => ram_reg_19,
      ram_reg_35(0) => ram_reg_20(0),
      ram_reg_36 => ram_reg_21,
      ram_reg_37 => grp_ClefiaF1Xor_3_fu_421_n_38,
      ram_reg_4 => grp_ClefiaF1Xor_3_fu_421_n_45,
      ram_reg_5 => \ram_reg_i_31__10_n_0\,
      ram_reg_6 => \ram_reg_i_32__10_n_0\,
      ram_reg_7 => \ram_reg_i_33__10_n_0\,
      ram_reg_8 => \ram_reg_i_42__9_n_0\,
      ram_reg_9 => \ram_reg_i_21__11_n_0\,
      ram_reg_i_229_0 => ram_reg_i_542_n_0,
      ram_reg_i_237 => ram_reg_i_550_n_0,
      \ram_reg_i_44__9\ => grp_ClefiaF1Xor_3_fu_421_n_33,
      \ram_reg_i_55__9\ => grp_ClefiaF1Xor_3_fu_421_n_36,
      \ram_reg_i_72__5_0\ => ram_reg_i_390_n_0,
      \ram_reg_i_76__5_0\ => ram_reg_i_408_n_0,
      \ram_reg_i_80__5_0\ => grp_ClefiaF1Xor_3_fu_421_n_37,
      \ram_reg_i_84__5_0\ => grp_ClefiaF1Xor_3_fu_421_n_40,
      \ram_reg_i_90__5_0\ => grp_ClefiaF1Xor_3_fu_421_n_41,
      reg_3130 => reg_3130,
      reg_315_reg_0(7) => grp_ClefiaF0Xor_fu_406_n_8,
      reg_315_reg_0(6) => grp_ClefiaF0Xor_fu_406_n_9,
      reg_315_reg_0(5) => grp_ClefiaF0Xor_fu_406_n_10,
      reg_315_reg_0(4) => grp_ClefiaF0Xor_fu_406_n_11,
      reg_315_reg_0(3) => grp_ClefiaF0Xor_fu_406_n_12,
      reg_315_reg_0(2) => grp_ClefiaF0Xor_fu_406_n_13,
      reg_315_reg_0(1) => grp_ClefiaF0Xor_fu_406_n_14,
      reg_315_reg_0(0) => grp_ClefiaF0Xor_fu_406_n_15,
      reg_315_reg_1(7 downto 0) => reg_315_reg(7 downto 0),
      \rk_offset_read_reg_815_reg[0]_0\ => grp_ClefiaF0Xor_fu_406_n_49,
      \rk_offset_read_reg_815_reg[1]_0\ => grp_ClefiaF0Xor_fu_406_n_47,
      \rk_offset_read_reg_815_reg[3]_0\ => grp_ClefiaF0Xor_fu_406_n_46,
      \rk_offset_read_reg_815_reg[3]_1\ => grp_ClefiaF0Xor_fu_406_n_50,
      \rk_offset_read_reg_815_reg[7]_0\(7) => \idx109_fu_78_reg_n_0_[7]\,
      \rk_offset_read_reg_815_reg[7]_0\(6) => \idx109_fu_78_reg_n_0_[6]\,
      \rk_offset_read_reg_815_reg[7]_0\(5) => \idx109_fu_78_reg_n_0_[5]\,
      \rk_offset_read_reg_815_reg[7]_0\(4) => \idx109_fu_78_reg_n_0_[4]\,
      \rk_offset_read_reg_815_reg[7]_0\(3) => \idx109_fu_78_reg_n_0_[3]\,
      \rk_offset_read_reg_815_reg[7]_0\(2) => \idx109_fu_78_reg_n_0_[2]\,
      \rk_offset_read_reg_815_reg[7]_0\(1) => \idx109_fu_78_reg_n_0_[1]\,
      \rk_offset_read_reg_815_reg[7]_0\(0) => \idx109_fu_78_reg_n_0_[0]\,
      shl_ln_reg_173(2 downto 0) => shl_ln_reg_173(2 downto 0)
    );
grp_ClefiaF0Xor_fu_406_ap_start_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => grp_ClefiaF0Xor_fu_406_n_51,
      Q => grp_ClefiaF0Xor_fu_406_ap_start_reg,
      R => ap_rst_n_inv
    );
grp_ClefiaF1Xor_3_fu_421: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_ClefiaF1Xor_3_53
     port map (
      ADDRARDADDR(0) => \^addrardaddr\(1),
      D(7) => grp_ClefiaF0Xor_fu_406_n_8,
      D(6) => grp_ClefiaF0Xor_fu_406_n_9,
      D(5) => grp_ClefiaF0Xor_fu_406_n_10,
      D(4) => grp_ClefiaF0Xor_fu_406_n_11,
      D(3) => grp_ClefiaF0Xor_fu_406_n_12,
      D(2) => grp_ClefiaF0Xor_fu_406_n_13,
      D(1) => grp_ClefiaF0Xor_fu_406_n_14,
      D(0) => grp_ClefiaF0Xor_fu_406_n_15,
      DIADI(7 downto 0) => DIADI(7 downto 0),
      DIBDI(7 downto 0) => DIBDI(7 downto 0),
      DOADO(7 downto 0) => DOADO(7 downto 0),
      DOBDO(7 downto 0) => DOBDO(7 downto 0),
      Q(4 downto 1) => Q(6 downto 3),
      Q(0) => Q(0),
      WEA(0) => WEA(0),
      \ap_CS_fsm_reg[0]_0\(0) => \ap_CS_fsm_reg[9]_0\(1),
      \ap_CS_fsm_reg[15]\ => \ap_CS_fsm_reg[15]_0\,
      \ap_CS_fsm_reg[17]\(1 downto 0) => \ap_CS_fsm_reg[17]_0\(1 downto 0),
      \ap_CS_fsm_reg[26]\(0) => \ap_CS_fsm_reg[19]_0\(0),
      \ap_CS_fsm_reg[26]_0\ => grp_ClefiaF1Xor_3_fu_421_n_9,
      \ap_CS_fsm_reg[3]_0\ => grp_ClefiaF1Xor_3_fu_421_n_45,
      \ap_CS_fsm_reg[7]\ => \ap_CS_fsm_reg[7]_0\,
      ap_clk => ap_clk,
      ap_enable_reg_pp0_iter0 => ap_enable_reg_pp0_iter0,
      ap_enable_reg_pp0_iter1_0 => ap_enable_reg_pp0_iter1_0,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      clefia_s0_ce0 => clefia_s0_ce0,
      fout_ce0 => fout_ce0,
      fout_ce1 => fout_ce1,
      grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_116_126_fu_124_ap_start_reg => grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_116_126_fu_124_ap_start_reg,
      grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_123_1_fu_88_rin_address1(0) => grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_123_1_fu_88_rin_address1(0),
      grp_ClefiaDecrypt_1_fu_212_rk_ce1 => grp_ClefiaDecrypt_1_fu_212_rk_ce1,
      grp_ClefiaEncrypt_1_fu_190_rk_ce1 => grp_ClefiaEncrypt_1_fu_190_rk_ce1,
      grp_ClefiaF1Xor_3_fu_421_ap_start_reg => grp_ClefiaF1Xor_3_fu_421_ap_start_reg,
      grp_ClefiaF1Xor_3_fu_421_ap_start_reg_reg => grp_ClefiaF1Xor_3_fu_421_n_42,
      ram_reg => ram_reg,
      ram_reg_0 => \ram_reg_i_171__0_n_0\,
      ram_reg_1 => ram_reg_0,
      ram_reg_10 => \ram_reg_i_34__12_n_0\,
      ram_reg_11(0) => ram_reg_1(1),
      ram_reg_12 => \ram_reg_i_26__11_n_0\,
      ram_reg_13 => grp_ClefiaF0Xor_fu_406_n_49,
      ram_reg_14 => grp_ClefiaF0Xor_fu_406_n_47,
      ram_reg_15 => \ram_reg_i_21__11_n_0\,
      ram_reg_16 => grp_ClefiaF0Xor_fu_406_n_40,
      ram_reg_17 => grp_ClefiaF0Xor_fu_406_n_39,
      ram_reg_18 => grp_ClefiaF0Xor_fu_406_n_38,
      ram_reg_19 => grp_ClefiaF0Xor_fu_406_n_37,
      ram_reg_2 => \ram_reg_i_27__10_n_0\,
      ram_reg_20 => grp_ClefiaF0Xor_fu_406_n_41,
      ram_reg_21 => grp_ClefiaF0Xor_fu_406_n_42,
      ram_reg_22 => grp_ClefiaF0Xor_fu_406_n_36,
      ram_reg_23 => grp_ClefiaF0Xor_fu_406_n_43,
      ram_reg_24 => grp_ClefiaF0Xor_fu_406_n_35,
      ram_reg_25 => grp_ClefiaF0Xor_fu_406_n_34,
      ram_reg_26 => grp_ClefiaF0Xor_fu_406_n_33,
      ram_reg_27 => grp_ClefiaF0Xor_fu_406_n_44,
      ram_reg_28 => grp_ClefiaF0Xor_fu_406_n_32,
      ram_reg_29 => grp_ClefiaF0Xor_fu_406_n_31,
      ram_reg_3 => \ram_reg_i_32__10_n_0\,
      ram_reg_30 => grp_ClefiaF0Xor_fu_406_n_45,
      ram_reg_31 => grp_ClefiaF0Xor_fu_406_n_30,
      ram_reg_32 => ram_reg_3,
      ram_reg_33 => ram_reg_4,
      ram_reg_34(0) => ram_reg_6(1),
      ram_reg_35 => grp_ClefiaF0Xor_fu_406_n_16,
      ram_reg_36 => \ram_reg_i_24__11_n_0\,
      ram_reg_4(9) => ap_CS_fsm_pp0_stage26,
      ram_reg_4(8) => ap_CS_fsm_pp0_stage25,
      ram_reg_4(7) => ap_CS_fsm_pp0_stage24,
      ram_reg_4(6) => ap_CS_fsm_pp0_stage23,
      ram_reg_4(5) => ap_CS_fsm_pp0_stage22,
      ram_reg_4(4) => ap_CS_fsm_pp0_stage21,
      ram_reg_4(3) => ap_CS_fsm_pp0_stage20,
      ram_reg_4(2) => ap_CS_fsm_pp0_stage19,
      ram_reg_4(1) => ap_CS_fsm_pp0_stage9,
      ram_reg_4(0) => \ap_CS_fsm_reg_n_0_[0]\,
      ram_reg_5 => \ram_reg_i_40__8_n_0\,
      ram_reg_6 => grp_ClefiaF0Xor_fu_406_n_21,
      ram_reg_7 => \ram_reg_i_39__9_n_0\,
      ram_reg_8 => \ram_reg_i_30__8_n_0\,
      ram_reg_9 => grp_ClefiaF0Xor_fu_406_n_59,
      \ram_reg_i_157__1\ => grp_ClefiaF0Xor_fu_406_n_18,
      ram_reg_i_221 => ram_reg_i_556_n_0,
      ram_reg_i_229 => ram_reg_i_564_n_0,
      ram_reg_i_237_0 => ram_reg_i_574_n_0,
      ram_reg_i_263_0 => ram_reg_2,
      ram_reg_i_263_1(0) => ram_reg_i_263(0),
      \ram_reg_i_35__12_0\ => grp_ClefiaF0Xor_fu_406_n_17,
      \ram_reg_i_59__7\ => grp_ClefiaF0Xor_fu_406_n_46,
      \ram_reg_i_67__7\ => grp_ClefiaF0Xor_fu_406_n_48,
      \ram_reg_i_72__5\ => ram_reg_i_393_n_0,
      \ram_reg_i_76__5\ => ram_reg_i_410_n_0,
      \ram_reg_i_87__5\ => grp_ClefiaF0Xor_fu_406_n_50,
      \ram_reg_i_93__5\ => grp_ClefiaF0Xor_fu_406_n_25,
      \ram_reg_i_97__5\(0) => \ram_reg_i_97__5\(0),
      \ram_reg_i_97__5_0\(0) => \ram_reg_i_97__5_0\(0),
      reg_3130 => reg_3130,
      rin_address1(0) => rin_address1(0),
      rk_ce1 => rk_ce1,
      rk_offset(6 downto 2) => rk_offset(7 downto 3),
      rk_offset(1 downto 0) => rk_offset(1 downto 0),
      \rk_offset_read_reg_977_reg[0]_0\ => grp_ClefiaF1Xor_3_fu_421_n_41,
      \rk_offset_read_reg_977_reg[1]_0\(3 downto 0) => ap_enable_reg_pp0_iter0_reg_reg_0(3 downto 0),
      \rk_offset_read_reg_977_reg[4]_0\ => grp_ClefiaF1Xor_3_fu_421_n_36,
      \rk_offset_read_reg_977_reg[4]_1\ => grp_ClefiaF1Xor_3_fu_421_n_40,
      \rk_offset_read_reg_977_reg[5]_0\ => grp_ClefiaF1Xor_3_fu_421_n_35,
      \rk_offset_read_reg_977_reg[5]_1\ => grp_ClefiaF1Xor_3_fu_421_n_37,
      \rk_offset_read_reg_977_reg[6]_0\ => grp_ClefiaF1Xor_3_fu_421_n_34,
      \rk_offset_read_reg_977_reg[6]_1\ => grp_ClefiaF1Xor_3_fu_421_n_38,
      \rk_offset_read_reg_977_reg[7]_0\ => grp_ClefiaF1Xor_3_fu_421_n_33,
      \rk_offset_read_reg_977_reg[7]_1\ => grp_ClefiaF1Xor_3_fu_421_n_39,
      \z_3_reg_1084_reg[7]_0\(7) => grp_ClefiaF0Xor_fu_406_n_0,
      \z_3_reg_1084_reg[7]_0\(6) => grp_ClefiaF0Xor_fu_406_n_1,
      \z_3_reg_1084_reg[7]_0\(5) => grp_ClefiaF0Xor_fu_406_n_2,
      \z_3_reg_1084_reg[7]_0\(4) => grp_ClefiaF0Xor_fu_406_n_3,
      \z_3_reg_1084_reg[7]_0\(3) => grp_ClefiaF0Xor_fu_406_n_4,
      \z_3_reg_1084_reg[7]_0\(2) => grp_ClefiaF0Xor_fu_406_n_5,
      \z_3_reg_1084_reg[7]_0\(1) => grp_ClefiaF0Xor_fu_406_n_6,
      \z_3_reg_1084_reg[7]_0\(0) => grp_ClefiaF0Xor_fu_406_n_7
    );
grp_ClefiaF1Xor_3_fu_421_ap_start_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => grp_ClefiaF1Xor_3_fu_421_n_42,
      Q => grp_ClefiaF1Xor_3_fu_421_ap_start_reg,
      R => ap_rst_n_inv
    );
icmp_ln230_fu_489_p2_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => icmp_ln230_fu_489_p2_carry_n_0,
      CO(2) => icmp_ln230_fu_489_p2_carry_n_1,
      CO(1) => icmp_ln230_fu_489_p2_carry_n_2,
      CO(0) => icmp_ln230_fu_489_p2_carry_n_3,
      CYINIT => '0',
      DI(3) => icmp_ln230_fu_489_p2_carry_i_1_n_0,
      DI(2) => icmp_ln230_fu_489_p2_carry_i_2_n_0,
      DI(1) => icmp_ln230_fu_489_p2_carry_i_3_n_0,
      DI(0) => icmp_ln230_fu_489_p2_carry_i_4_n_0,
      O(3 downto 0) => NLW_icmp_ln230_fu_489_p2_carry_O_UNCONNECTED(3 downto 0),
      S(3) => icmp_ln230_fu_489_p2_carry_i_5_n_0,
      S(2) => icmp_ln230_fu_489_p2_carry_i_6_n_0,
      S(1) => icmp_ln230_fu_489_p2_carry_i_7_n_0,
      S(0) => icmp_ln230_fu_489_p2_carry_i_8_n_0
    );
\icmp_ln230_fu_489_p2_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => icmp_ln230_fu_489_p2_carry_n_0,
      CO(3) => \icmp_ln230_fu_489_p2_carry__0_n_0\,
      CO(2) => \icmp_ln230_fu_489_p2_carry__0_n_1\,
      CO(1) => \icmp_ln230_fu_489_p2_carry__0_n_2\,
      CO(0) => \icmp_ln230_fu_489_p2_carry__0_n_3\,
      CYINIT => '0',
      DI(3) => \icmp_ln230_fu_489_p2_carry__0_i_1_n_0\,
      DI(2) => \icmp_ln230_fu_489_p2_carry__0_i_2_n_0\,
      DI(1) => \icmp_ln230_fu_489_p2_carry__0_i_3_n_0\,
      DI(0) => \icmp_ln230_fu_489_p2_carry__0_i_4_n_0\,
      O(3 downto 0) => \NLW_icmp_ln230_fu_489_p2_carry__0_O_UNCONNECTED\(3 downto 0),
      S(3) => \icmp_ln230_fu_489_p2_carry__0_i_5_n_0\,
      S(2) => \icmp_ln230_fu_489_p2_carry__0_i_6_n_0\,
      S(1) => \icmp_ln230_fu_489_p2_carry__0_i_7_n_0\,
      S(0) => \icmp_ln230_fu_489_p2_carry__0_i_8_n_0\
    );
\icmp_ln230_fu_489_p2_carry__0_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => add_ln224_1_fu_472_p2(15),
      I1 => add_ln224_1_fu_472_p2(14),
      O => \icmp_ln230_fu_489_p2_carry__0_i_1_n_0\
    );
\icmp_ln230_fu_489_p2_carry__0_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => add_ln224_1_fu_472_p2(13),
      I1 => add_ln224_1_fu_472_p2(12),
      O => \icmp_ln230_fu_489_p2_carry__0_i_2_n_0\
    );
\icmp_ln230_fu_489_p2_carry__0_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => add_ln224_1_fu_472_p2(11),
      I1 => add_ln224_1_fu_472_p2(10),
      O => \icmp_ln230_fu_489_p2_carry__0_i_3_n_0\
    );
\icmp_ln230_fu_489_p2_carry__0_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => add_ln224_1_fu_472_p2(9),
      I1 => add_ln224_1_fu_472_p2(8),
      O => \icmp_ln230_fu_489_p2_carry__0_i_4_n_0\
    );
\icmp_ln230_fu_489_p2_carry__0_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => add_ln224_1_fu_472_p2(14),
      I1 => add_ln224_1_fu_472_p2(15),
      O => \icmp_ln230_fu_489_p2_carry__0_i_5_n_0\
    );
\icmp_ln230_fu_489_p2_carry__0_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => add_ln224_1_fu_472_p2(12),
      I1 => add_ln224_1_fu_472_p2(13),
      O => \icmp_ln230_fu_489_p2_carry__0_i_6_n_0\
    );
\icmp_ln230_fu_489_p2_carry__0_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => add_ln224_1_fu_472_p2(10),
      I1 => add_ln224_1_fu_472_p2(11),
      O => \icmp_ln230_fu_489_p2_carry__0_i_7_n_0\
    );
\icmp_ln230_fu_489_p2_carry__0_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => add_ln224_1_fu_472_p2(8),
      I1 => add_ln224_1_fu_472_p2(9),
      O => \icmp_ln230_fu_489_p2_carry__0_i_8_n_0\
    );
\icmp_ln230_fu_489_p2_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \icmp_ln230_fu_489_p2_carry__0_n_0\,
      CO(3) => \icmp_ln230_fu_489_p2_carry__1_n_0\,
      CO(2) => \icmp_ln230_fu_489_p2_carry__1_n_1\,
      CO(1) => \icmp_ln230_fu_489_p2_carry__1_n_2\,
      CO(0) => \icmp_ln230_fu_489_p2_carry__1_n_3\,
      CYINIT => '0',
      DI(3) => \icmp_ln230_fu_489_p2_carry__1_i_1_n_0\,
      DI(2) => \icmp_ln230_fu_489_p2_carry__1_i_2_n_0\,
      DI(1) => \icmp_ln230_fu_489_p2_carry__1_i_3_n_0\,
      DI(0) => \icmp_ln230_fu_489_p2_carry__1_i_4_n_0\,
      O(3 downto 0) => \NLW_icmp_ln230_fu_489_p2_carry__1_O_UNCONNECTED\(3 downto 0),
      S(3) => \icmp_ln230_fu_489_p2_carry__1_i_5_n_0\,
      S(2) => \icmp_ln230_fu_489_p2_carry__1_i_6_n_0\,
      S(1) => \icmp_ln230_fu_489_p2_carry__1_i_7_n_0\,
      S(0) => \icmp_ln230_fu_489_p2_carry__1_i_8_n_0\
    );
\icmp_ln230_fu_489_p2_carry__1_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => add_ln224_1_fu_472_p2(23),
      I1 => add_ln224_1_fu_472_p2(22),
      O => \icmp_ln230_fu_489_p2_carry__1_i_1_n_0\
    );
\icmp_ln230_fu_489_p2_carry__1_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => add_ln224_1_fu_472_p2(21),
      I1 => add_ln224_1_fu_472_p2(20),
      O => \icmp_ln230_fu_489_p2_carry__1_i_2_n_0\
    );
\icmp_ln230_fu_489_p2_carry__1_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => add_ln224_1_fu_472_p2(19),
      I1 => add_ln224_1_fu_472_p2(18),
      O => \icmp_ln230_fu_489_p2_carry__1_i_3_n_0\
    );
\icmp_ln230_fu_489_p2_carry__1_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => add_ln224_1_fu_472_p2(17),
      I1 => add_ln224_1_fu_472_p2(16),
      O => \icmp_ln230_fu_489_p2_carry__1_i_4_n_0\
    );
\icmp_ln230_fu_489_p2_carry__1_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => add_ln224_1_fu_472_p2(22),
      I1 => add_ln224_1_fu_472_p2(23),
      O => \icmp_ln230_fu_489_p2_carry__1_i_5_n_0\
    );
\icmp_ln230_fu_489_p2_carry__1_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => add_ln224_1_fu_472_p2(20),
      I1 => add_ln224_1_fu_472_p2(21),
      O => \icmp_ln230_fu_489_p2_carry__1_i_6_n_0\
    );
\icmp_ln230_fu_489_p2_carry__1_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => add_ln224_1_fu_472_p2(18),
      I1 => add_ln224_1_fu_472_p2(19),
      O => \icmp_ln230_fu_489_p2_carry__1_i_7_n_0\
    );
\icmp_ln230_fu_489_p2_carry__1_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => add_ln224_1_fu_472_p2(16),
      I1 => add_ln224_1_fu_472_p2(17),
      O => \icmp_ln230_fu_489_p2_carry__1_i_8_n_0\
    );
\icmp_ln230_fu_489_p2_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \icmp_ln230_fu_489_p2_carry__1_n_0\,
      CO(3) => icmp_ln230_fu_489_p2,
      CO(2) => \icmp_ln230_fu_489_p2_carry__2_n_1\,
      CO(1) => \icmp_ln230_fu_489_p2_carry__2_n_2\,
      CO(0) => \icmp_ln230_fu_489_p2_carry__2_n_3\,
      CYINIT => '0',
      DI(3) => \icmp_ln230_fu_489_p2_carry__2_i_1_n_0\,
      DI(2) => \icmp_ln230_fu_489_p2_carry__2_i_2_n_0\,
      DI(1) => \icmp_ln230_fu_489_p2_carry__2_i_3_n_0\,
      DI(0) => \icmp_ln230_fu_489_p2_carry__2_i_4_n_0\,
      O(3 downto 0) => \NLW_icmp_ln230_fu_489_p2_carry__2_O_UNCONNECTED\(3 downto 0),
      S(3) => \icmp_ln230_fu_489_p2_carry__2_i_5_n_0\,
      S(2) => \icmp_ln230_fu_489_p2_carry__2_i_6_n_0\,
      S(1) => \icmp_ln230_fu_489_p2_carry__2_i_7_n_0\,
      S(0) => \icmp_ln230_fu_489_p2_carry__2_i_8_n_0\
    );
\icmp_ln230_fu_489_p2_carry__2_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => add_ln224_1_fu_472_p2(30),
      I1 => add_ln224_1_fu_472_p2(31),
      O => \icmp_ln230_fu_489_p2_carry__2_i_1_n_0\
    );
\icmp_ln230_fu_489_p2_carry__2_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => add_ln224_1_fu_472_p2(29),
      I1 => add_ln224_1_fu_472_p2(28),
      O => \icmp_ln230_fu_489_p2_carry__2_i_2_n_0\
    );
\icmp_ln230_fu_489_p2_carry__2_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => add_ln224_1_fu_472_p2(27),
      I1 => add_ln224_1_fu_472_p2(26),
      O => \icmp_ln230_fu_489_p2_carry__2_i_3_n_0\
    );
\icmp_ln230_fu_489_p2_carry__2_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => add_ln224_1_fu_472_p2(25),
      I1 => add_ln224_1_fu_472_p2(24),
      O => \icmp_ln230_fu_489_p2_carry__2_i_4_n_0\
    );
\icmp_ln230_fu_489_p2_carry__2_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => add_ln224_1_fu_472_p2(30),
      I1 => add_ln224_1_fu_472_p2(31),
      O => \icmp_ln230_fu_489_p2_carry__2_i_5_n_0\
    );
\icmp_ln230_fu_489_p2_carry__2_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => add_ln224_1_fu_472_p2(28),
      I1 => add_ln224_1_fu_472_p2(29),
      O => \icmp_ln230_fu_489_p2_carry__2_i_6_n_0\
    );
\icmp_ln230_fu_489_p2_carry__2_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => add_ln224_1_fu_472_p2(26),
      I1 => add_ln224_1_fu_472_p2(27),
      O => \icmp_ln230_fu_489_p2_carry__2_i_7_n_0\
    );
\icmp_ln230_fu_489_p2_carry__2_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => add_ln224_1_fu_472_p2(24),
      I1 => add_ln224_1_fu_472_p2(25),
      O => \icmp_ln230_fu_489_p2_carry__2_i_8_n_0\
    );
icmp_ln230_fu_489_p2_carry_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => add_ln224_1_fu_472_p2(7),
      I1 => add_ln224_1_fu_472_p2(6),
      O => icmp_ln230_fu_489_p2_carry_i_1_n_0
    );
icmp_ln230_fu_489_p2_carry_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => add_ln224_1_fu_472_p2(5),
      I1 => add_ln224_1_fu_472_p2(4),
      O => icmp_ln230_fu_489_p2_carry_i_2_n_0
    );
icmp_ln230_fu_489_p2_carry_i_3: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => add_ln224_1_fu_472_p2(3),
      I1 => add_ln224_1_fu_472_p2(2),
      O => icmp_ln230_fu_489_p2_carry_i_3_n_0
    );
icmp_ln230_fu_489_p2_carry_i_4: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => add_ln224_1_fu_472_p2(1),
      I1 => dec12_i_in_fu_82_reg(0),
      O => icmp_ln230_fu_489_p2_carry_i_4_n_0
    );
icmp_ln230_fu_489_p2_carry_i_5: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => add_ln224_1_fu_472_p2(6),
      I1 => add_ln224_1_fu_472_p2(7),
      O => icmp_ln230_fu_489_p2_carry_i_5_n_0
    );
icmp_ln230_fu_489_p2_carry_i_6: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => add_ln224_1_fu_472_p2(4),
      I1 => add_ln224_1_fu_472_p2(5),
      O => icmp_ln230_fu_489_p2_carry_i_6_n_0
    );
icmp_ln230_fu_489_p2_carry_i_7: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => add_ln224_1_fu_472_p2(2),
      I1 => add_ln224_1_fu_472_p2(3),
      O => icmp_ln230_fu_489_p2_carry_i_7_n_0
    );
icmp_ln230_fu_489_p2_carry_i_8: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => dec12_i_in_fu_82_reg(0),
      I1 => add_ln224_1_fu_472_p2(1),
      O => icmp_ln230_fu_489_p2_carry_i_8_n_0
    );
\icmp_ln230_reg_549[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => icmp_ln230_fu_489_p2,
      I1 => ap_CS_fsm_pp0_stage19,
      I2 => icmp_ln230_reg_549,
      O => \icmp_ln230_reg_549[0]_i_1_n_0\
    );
\icmp_ln230_reg_549_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \icmp_ln230_reg_549[0]_i_1_n_0\,
      Q => icmp_ln230_reg_549,
      R => '0'
    );
\icmp_ln234_reg_545[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0004FFFF00040000"
    )
        port map (
      I0 => \icmp_ln234_reg_545[0]_i_2_n_0\,
      I1 => \icmp_ln234_reg_545[0]_i_3_n_0\,
      I2 => \icmp_ln234_reg_545[0]_i_4_n_0\,
      I3 => \icmp_ln234_reg_545[0]_i_5_n_0\,
      I4 => ap_CS_fsm_pp0_stage19,
      I5 => \icmp_ln234_reg_545_reg_n_0_[0]\,
      O => \icmp_ln234_reg_545[0]_i_1_n_0\
    );
\icmp_ln234_reg_545[0]_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => add_ln224_1_fu_472_p2(12),
      I1 => add_ln224_1_fu_472_p2(13),
      O => \icmp_ln234_reg_545[0]_i_10_n_0\
    );
\icmp_ln234_reg_545[0]_i_11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => add_ln224_1_fu_472_p2(8),
      I1 => add_ln224_1_fu_472_p2(9),
      O => \icmp_ln234_reg_545[0]_i_11_n_0\
    );
\icmp_ln234_reg_545[0]_i_12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => add_ln224_1_fu_472_p2(26),
      I1 => add_ln224_1_fu_472_p2(27),
      O => \icmp_ln234_reg_545[0]_i_12_n_0\
    );
\icmp_ln234_reg_545[0]_i_13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => add_ln224_1_fu_472_p2(4),
      I1 => add_ln224_1_fu_472_p2(5),
      O => \icmp_ln234_reg_545[0]_i_13_n_0\
    );
\icmp_ln234_reg_545[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFDFFFFFFFF"
    )
        port map (
      I0 => \icmp_ln234_reg_545[0]_i_6_n_0\,
      I1 => add_ln224_1_fu_472_p2(18),
      I2 => add_ln224_1_fu_472_p2(19),
      I3 => add_ln224_1_fu_472_p2(30),
      I4 => add_ln224_1_fu_472_p2(31),
      I5 => \icmp_ln234_reg_545[0]_i_7_n_0\,
      O => \icmp_ln234_reg_545[0]_i_2_n_0\
    );
\icmp_ln234_reg_545[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0001000000000000"
    )
        port map (
      I0 => add_ln224_1_fu_472_p2(16),
      I1 => add_ln224_1_fu_472_p2(17),
      I2 => add_ln224_1_fu_472_p2(10),
      I3 => add_ln224_1_fu_472_p2(11),
      I4 => \icmp_ln234_reg_545[0]_i_8_n_0\,
      I5 => \icmp_ln234_reg_545[0]_i_9_n_0\,
      O => \icmp_ln234_reg_545[0]_i_3_n_0\
    );
\icmp_ln234_reg_545[0]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFEFFFFFFFFFFFF"
    )
        port map (
      I0 => add_ln224_1_fu_472_p2(20),
      I1 => add_ln224_1_fu_472_p2(21),
      I2 => add_ln224_1_fu_472_p2(6),
      I3 => add_ln224_1_fu_472_p2(7),
      I4 => \icmp_ln234_reg_545[0]_i_10_n_0\,
      I5 => \icmp_ln234_reg_545[0]_i_11_n_0\,
      O => \icmp_ln234_reg_545[0]_i_4_n_0\
    );
\icmp_ln234_reg_545[0]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFEFFFFFFFFFFFF"
    )
        port map (
      I0 => add_ln224_1_fu_472_p2(14),
      I1 => add_ln224_1_fu_472_p2(15),
      I2 => add_ln224_1_fu_472_p2(2),
      I3 => add_ln224_1_fu_472_p2(3),
      I4 => \icmp_ln234_reg_545[0]_i_12_n_0\,
      I5 => \icmp_ln234_reg_545[0]_i_13_n_0\,
      O => \icmp_ln234_reg_545[0]_i_5_n_0\
    );
\icmp_ln234_reg_545[0]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => add_ln224_1_fu_472_p2(28),
      I1 => add_ln224_1_fu_472_p2(29),
      O => \icmp_ln234_reg_545[0]_i_6_n_0\
    );
\icmp_ln234_reg_545[0]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => dec12_i_in_fu_82_reg(0),
      I1 => add_ln224_1_fu_472_p2(1),
      O => \icmp_ln234_reg_545[0]_i_7_n_0\
    );
\icmp_ln234_reg_545[0]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => add_ln224_1_fu_472_p2(24),
      I1 => add_ln224_1_fu_472_p2(25),
      O => \icmp_ln234_reg_545[0]_i_8_n_0\
    );
\icmp_ln234_reg_545[0]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => add_ln224_1_fu_472_p2(22),
      I1 => add_ln224_1_fu_472_p2(23),
      O => \icmp_ln234_reg_545[0]_i_9_n_0\
    );
\icmp_ln234_reg_545_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \icmp_ln234_reg_545[0]_i_1_n_0\,
      Q => \icmp_ln234_reg_545_reg_n_0_[0]\,
      R => '0'
    );
\idx109_fu_78[7]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80888000"
    )
        port map (
      I0 => icmp_ln230_fu_489_p2,
      I1 => ap_CS_fsm_pp0_stage19,
      I2 => grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_230_1_fu_110_ap_start_reg,
      I3 => \ap_CS_fsm_reg_n_0_[0]\,
      I4 => ap_enable_reg_pp0_iter0_reg,
      O => dec12_i_in_fu_820
    );
\idx109_fu_78_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => dec12_i_in_fu_820,
      D => rk_offset(0),
      Q => \idx109_fu_78_reg_n_0_[0]\,
      R => dec12_i_in_fu_821
    );
\idx109_fu_78_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => dec12_i_in_fu_820,
      D => rk_offset(1),
      Q => \idx109_fu_78_reg_n_0_[1]\,
      R => dec12_i_in_fu_821
    );
\idx109_fu_78_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => dec12_i_in_fu_820,
      D => add_ln233_fu_478_p2(2),
      Q => \idx109_fu_78_reg_n_0_[2]\,
      R => dec12_i_in_fu_821
    );
\idx109_fu_78_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => dec12_i_in_fu_820,
      D => add_ln233_fu_478_p2(3),
      Q => \idx109_fu_78_reg_n_0_[3]\,
      R => dec12_i_in_fu_821
    );
\idx109_fu_78_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => dec12_i_in_fu_820,
      D => add_ln233_fu_478_p2(4),
      Q => \idx109_fu_78_reg_n_0_[4]\,
      R => dec12_i_in_fu_821
    );
\idx109_fu_78_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => dec12_i_in_fu_820,
      D => add_ln233_fu_478_p2(5),
      Q => \idx109_fu_78_reg_n_0_[5]\,
      R => dec12_i_in_fu_821
    );
\idx109_fu_78_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => dec12_i_in_fu_820,
      D => add_ln233_fu_478_p2(6),
      Q => \idx109_fu_78_reg_n_0_[6]\,
      R => dec12_i_in_fu_821
    );
\idx109_fu_78_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => dec12_i_in_fu_820,
      D => add_ln233_fu_478_p2(7),
      Q => \idx109_fu_78_reg_n_0_[7]\,
      R => dec12_i_in_fu_821
    );
\idx109_load_reg_524_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage1,
      D => \idx109_fu_78_reg_n_0_[2]\,
      Q => idx109_load_reg_524(2),
      R => '0'
    );
\idx109_load_reg_524_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage1,
      D => \idx109_fu_78_reg_n_0_[4]\,
      Q => idx109_load_reg_524(4),
      R => '0'
    );
\idx109_load_reg_524_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage1,
      D => \idx109_fu_78_reg_n_0_[5]\,
      Q => idx109_load_reg_524(5),
      R => '0'
    );
\idx109_load_reg_524_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage1,
      D => \idx109_fu_78_reg_n_0_[6]\,
      Q => idx109_load_reg_524(6),
      R => '0'
    );
\idx109_load_reg_524_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage1,
      D => \idx109_fu_78_reg_n_0_[7]\,
      Q => idx109_load_reg_524(7),
      R => '0'
    );
\ram_reg_i_171__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E2E2E2E2E2E2E200"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter0_reg,
      I1 => \ap_CS_fsm_reg_n_0_[0]\,
      I2 => grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_230_1_fu_110_ap_start_reg,
      I3 => ap_CS_fsm_pp0_stage12,
      I4 => ap_CS_fsm_pp0_stage11,
      I5 => ap_CS_fsm_pp0_stage10,
      O => \ram_reg_i_171__0_n_0\
    );
\ram_reg_i_18__10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0008"
    )
        port map (
      I0 => \ram_reg_i_24__11_n_0\,
      I1 => Q(3),
      I2 => ram_reg_0,
      I3 => \icmp_ln234_reg_545_reg_n_0_[0]\,
      O => \ap_CS_fsm_reg[9]_1\(0)
    );
\ram_reg_i_19__12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F3FB000800080008"
    )
        port map (
      I0 => \ram_reg_i_24__11_n_0\,
      I1 => Q(3),
      I2 => ram_reg_0,
      I3 => \icmp_ln234_reg_545_reg_n_0_[0]\,
      I4 => ap_enable_reg_pp0_iter1,
      I5 => Q(1),
      O => WEBWE(0)
    );
\ram_reg_i_21__11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000001FFFFFFFF"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage10,
      I1 => ap_CS_fsm_pp0_stage16,
      I2 => \ram_reg_i_39__10_n_0\,
      I3 => \ap_CS_fsm_reg_n_0_[18]\,
      I4 => ap_CS_fsm_pp0_stage17,
      I5 => ap_enable_reg_pp0_iter0,
      O => \ram_reg_i_21__11_n_0\
    );
\ram_reg_i_24__11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFF00FE00"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage23,
      I1 => ap_CS_fsm_pp0_stage21,
      I2 => ap_CS_fsm_pp0_stage22,
      I3 => ap_enable_reg_pp0_iter0,
      I4 => ap_CS_fsm_pp0_stage20,
      I5 => \ram_reg_i_40__7_n_0\,
      O => \ram_reg_i_24__11_n_0\
    );
\ram_reg_i_26__11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \ap_CS_fsm_reg_n_0_[0]\,
      I1 => ap_enable_reg_pp0_iter1_0,
      O => \ram_reg_i_26__11_n_0\
    );
\ram_reg_i_27__10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCCCCCC8"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage20,
      I1 => ap_enable_reg_pp0_iter0,
      I2 => ap_CS_fsm_pp0_stage22,
      I3 => ap_CS_fsm_pp0_stage21,
      I4 => ap_CS_fsm_pp0_stage23,
      O => \ram_reg_i_27__10_n_0\
    );
\ram_reg_i_27__9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000005557"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter0,
      I1 => ap_CS_fsm_pp0_stage22,
      I2 => ap_CS_fsm_pp0_stage21,
      I3 => ap_CS_fsm_pp0_stage23,
      I4 => \ram_reg_i_21__11_n_0\,
      I5 => ap_CS_fsm_pp0_stage20,
      O => \ram_reg_i_27__9_n_0\
    );
\ram_reg_i_29__11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCCCCCCCCCCCCCC8"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage19,
      I1 => ap_enable_reg_pp0_iter0,
      I2 => ap_CS_fsm_pp0_stage11,
      I3 => ap_CS_fsm_pp0_stage12,
      I4 => \ap_CS_fsm_reg_n_0_[18]\,
      I5 => ap_CS_fsm_pp0_stage17,
      O => \ram_reg_i_29__11_n_0\
    );
\ram_reg_i_30__8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0A0A0A2A"
    )
        port map (
      I0 => \ram_reg_i_31__9_n_0\,
      I1 => ap_CS_fsm_pp0_stage20,
      I2 => ap_enable_reg_pp0_iter0,
      I3 => ap_CS_fsm_pp0_stage22,
      I4 => ap_CS_fsm_pp0_stage21,
      O => \ram_reg_i_30__8_n_0\
    );
\ram_reg_i_31__10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BABABA000000BA00"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage23,
      I1 => ap_CS_fsm_pp0_stage22,
      I2 => ap_CS_fsm_pp0_stage21,
      I3 => ap_enable_reg_pp0_iter0_reg,
      I4 => \ap_CS_fsm_reg_n_0_[0]\,
      I5 => grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_230_1_fu_110_ap_start_reg,
      O => \ram_reg_i_31__10_n_0\
    );
\ram_reg_i_31__9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000FFF0F111FFF1F"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage25,
      I1 => ap_CS_fsm_pp0_stage24,
      I2 => ap_enable_reg_pp0_iter0_reg,
      I3 => \ap_CS_fsm_reg_n_0_[0]\,
      I4 => grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_230_1_fu_110_ap_start_reg,
      I5 => ap_CS_fsm_pp0_stage23,
      O => \ram_reg_i_31__9_n_0\
    );
\ram_reg_i_32__10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF000F0EEE000E0"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage24,
      I1 => ap_CS_fsm_pp0_stage25,
      I2 => ap_enable_reg_pp0_iter0_reg,
      I3 => \ap_CS_fsm_reg_n_0_[0]\,
      I4 => grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_230_1_fu_110_ap_start_reg,
      I5 => ap_CS_fsm_pp0_stage26,
      O => \ram_reg_i_32__10_n_0\
    );
\ram_reg_i_32__11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000000B800"
    )
        port map (
      I0 => grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_230_1_fu_110_ap_start_reg,
      I1 => \ap_CS_fsm_reg_n_0_[0]\,
      I2 => ap_enable_reg_pp0_iter0_reg,
      I3 => ap_CS_fsm_pp0_stage20,
      I4 => ap_CS_fsm_pp0_stage22,
      I5 => ap_CS_fsm_pp0_stage21,
      O => \ram_reg_i_32__11_n_0\
    );
\ram_reg_i_33__10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A0A0FCACA0A0A0A0"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter1_0,
      I1 => ap_enable_reg_pp0_iter0_reg,
      I2 => \ap_CS_fsm_reg_n_0_[0]\,
      I3 => grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_230_1_fu_110_ap_start_reg,
      I4 => ap_CS_fsm_pp0_stage26,
      I5 => ap_CS_fsm_pp0_stage25,
      O => \ram_reg_i_33__10_n_0\
    );
\ram_reg_i_33__11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CFC08A80"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage26,
      I1 => grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_230_1_fu_110_ap_start_reg,
      I2 => \ap_CS_fsm_reg_n_0_[0]\,
      I3 => ap_enable_reg_pp0_iter0_reg,
      I4 => ap_CS_fsm_pp0_stage25,
      O => \ram_reg_i_33__11_n_0\
    );
\ram_reg_i_34__12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E200"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter0_reg,
      I1 => \ap_CS_fsm_reg_n_0_[0]\,
      I2 => grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_230_1_fu_110_ap_start_reg,
      I3 => ap_CS_fsm_pp0_stage26,
      O => \ram_reg_i_34__12_n_0\
    );
\ram_reg_i_37__11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1111F0F01110F0F0"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage25,
      I1 => ap_CS_fsm_pp0_stage26,
      I2 => \ram_reg_i_32__11_n_0\,
      I3 => ap_CS_fsm_pp0_stage23,
      I4 => ap_enable_reg_pp0_iter0,
      I5 => ap_CS_fsm_pp0_stage24,
      O => \ram_reg_i_37__11_n_0\
    );
\ram_reg_i_38__10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage3,
      I1 => ap_CS_fsm_pp0_stage2,
      I2 => ap_CS_fsm_pp0_stage8,
      I3 => ap_CS_fsm_pp0_stage9,
      O => \ram_reg_i_38__10_n_0\
    );
ram_reg_i_390: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55955555"
    )
        port map (
      I0 => add_ln224_fu_457_p2(7),
      I1 => add_ln224_fu_457_p2(6),
      I2 => add_ln224_fu_457_p2(4),
      I3 => ram_reg_i_542_n_0,
      I4 => add_ln224_fu_457_p2(5),
      O => ram_reg_i_390_n_0
    );
ram_reg_i_393: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFFFFFFFFFF"
    )
        port map (
      I0 => rk_offset(6),
      I1 => rk_offset(3),
      I2 => rk_offset(0),
      I3 => rk_offset(1),
      I4 => rk_offset(4),
      I5 => rk_offset(5),
      O => ram_reg_i_393_n_0
    );
\ram_reg_i_39__10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage12,
      I1 => ap_CS_fsm_pp0_stage11,
      O => \ram_reg_i_39__10_n_0\
    );
\ram_reg_i_39__9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A000A080"
    )
        port map (
      I0 => \ram_reg_i_31__9_n_0\,
      I1 => ap_CS_fsm_pp0_stage20,
      I2 => ap_enable_reg_pp0_iter0,
      I3 => ap_CS_fsm_pp0_stage22,
      I4 => ap_CS_fsm_pp0_stage21,
      O => \ram_reg_i_39__9_n_0\
    );
\ram_reg_i_3__7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF888"
    )
        port map (
      I0 => \ram_reg_i_29__11_n_0\,
      I1 => \ram_reg_i_30__8_n_0\,
      I2 => \ram_reg_i_31__9_n_0\,
      I3 => \ram_reg_i_32__11_n_0\,
      I4 => \ram_reg_i_33__11_n_0\,
      O => \ap_CS_fsm_reg[19]_0\(2)
    );
\ram_reg_i_3__8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFF0E0"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage24,
      I1 => ap_CS_fsm_pp0_stage25,
      I2 => ap_enable_reg_pp0_iter0,
      I3 => ap_CS_fsm_pp0_stage26,
      I4 => \ram_reg_i_26__11_n_0\,
      I5 => \ram_reg_i_27__9_n_0\,
      O => \^addrardaddr\(2)
    );
ram_reg_i_408: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA6AAAAAAAAAAAAA"
    )
        port map (
      I0 => add_ln224_fu_457_p2(6),
      I1 => add_ln224_fu_457_p2(5),
      I2 => \idx109_fu_78_reg_n_0_[3]\,
      I3 => ram_reg_i_550_n_0,
      I4 => \idx109_fu_78_reg_n_0_[2]\,
      I5 => add_ln224_fu_457_p2(4),
      O => ram_reg_i_408_n_0
    );
\ram_reg_i_40__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF88FF88FF88F888"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter1_0,
      I1 => \ap_CS_fsm_reg_n_0_[0]\,
      I2 => ap_CS_fsm_pp0_stage26,
      I3 => ap_enable_reg_pp0_iter0,
      I4 => ap_CS_fsm_pp0_stage25,
      I5 => ap_CS_fsm_pp0_stage24,
      O => \ram_reg_i_40__7_n_0\
    );
\ram_reg_i_40__8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0001FFFF"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage17,
      I1 => \ap_CS_fsm_reg_n_0_[18]\,
      I2 => ap_CS_fsm_pp0_stage12,
      I3 => ap_CS_fsm_pp0_stage11,
      I4 => ap_enable_reg_pp0_iter0,
      O => \ram_reg_i_40__8_n_0\
    );
ram_reg_i_410: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => rk_offset(5),
      I1 => rk_offset(4),
      I2 => rk_offset(1),
      I3 => rk_offset(0),
      I4 => rk_offset(3),
      O => ram_reg_i_410_n_0
    );
\ram_reg_i_42__9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FE00FEFEFE000000"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage23,
      I1 => ap_CS_fsm_pp0_stage21,
      I2 => ap_CS_fsm_pp0_stage22,
      I3 => grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_230_1_fu_110_ap_start_reg,
      I4 => \ap_CS_fsm_reg_n_0_[0]\,
      I5 => ap_enable_reg_pp0_iter0_reg,
      O => \ram_reg_i_42__9_n_0\
    );
ram_reg_i_542: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => \idx109_fu_78_reg_n_0_[2]\,
      I1 => \idx109_fu_78_reg_n_0_[0]\,
      I2 => \idx109_fu_78_reg_n_0_[1]\,
      I3 => \idx109_fu_78_reg_n_0_[3]\,
      O => ram_reg_i_542_n_0
    );
ram_reg_i_550: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \idx109_fu_78_reg_n_0_[0]\,
      I1 => \idx109_fu_78_reg_n_0_[1]\,
      O => ram_reg_i_550_n_0
    );
ram_reg_i_556: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => rk_offset(3),
      I1 => rk_offset(0),
      I2 => rk_offset(1),
      I3 => rk_offset(4),
      O => ram_reg_i_556_n_0
    );
ram_reg_i_564: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7F"
    )
        port map (
      I0 => rk_offset(1),
      I1 => rk_offset(0),
      I2 => rk_offset(3),
      O => ram_reg_i_564_n_0
    );
ram_reg_i_574: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => rk_offset(0),
      I1 => rk_offset(1),
      O => ram_reg_i_574_n_0
    );
\ram_reg_i_6__11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \^addrardaddr\(2),
      I1 => Q(3),
      I2 => ram_reg_0,
      I3 => ram_reg_1(2),
      O => \ap_CS_fsm_reg[9]_0\(2)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_ClefiaDoubleSwap_1 is
  port (
    Q : out STD_LOGIC_VECTOR ( 2 downto 0 );
    grp_ClefiaDoubleSwap_1_fu_157_ap_start_reg_reg : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    \ap_CS_fsm_reg[11]_0\ : out STD_LOGIC;
    \ap_CS_fsm_reg[6]_0\ : out STD_LOGIC;
    \ap_CS_fsm_reg[4]_0\ : out STD_LOGIC;
    \ap_CS_fsm_reg[5]_0\ : out STD_LOGIC;
    \idx_fu_94_reg[0]_0\ : out STD_LOGIC;
    \idx_fu_94_reg[3]_0\ : out STD_LOGIC;
    \ap_CS_fsm_reg[8]_0\ : out STD_LOGIC;
    \ap_CS_fsm_reg[10]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \ap_CS_fsm_reg[6]_1\ : out STD_LOGIC;
    \ap_CS_fsm_reg[8]_1\ : out STD_LOGIC;
    lk_address0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \idx_fu_94_reg[1]_0\ : out STD_LOGIC;
    d0 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_clk : in STD_LOGIC;
    DIADI : in STD_LOGIC_VECTOR ( 5 downto 0 );
    q0 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    q1 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    grp_ClefiaDoubleSwap_1_fu_157_ap_start_reg0 : in STD_LOGIC;
    grp_ClefiaDoubleSwap_1_fu_157_ap_start_reg : in STD_LOGIC;
    \i_fu_68_reg[3]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    ram_reg : in STD_LOGIC;
    \q1_reg[7]\ : in STD_LOGIC;
    DOBDO : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \ap_CS_fsm_reg[1]_0\ : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_ClefiaDoubleSwap_1;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_ClefiaDoubleSwap_1 is
  signal \^q\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \add_ln114_fu_804_p2__0\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal add_ln117_fu_814_p2 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \ap_CS_fsm[0]_i_2_n_0\ : STD_LOGIC;
  signal \ap_CS_fsm[1]_i_2__0_n_0\ : STD_LOGIC;
  signal \^ap_cs_fsm_reg[4]_0\ : STD_LOGIC;
  signal \^ap_cs_fsm_reg[6]_0\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_0_[0]\ : STD_LOGIC;
  signal ap_CS_fsm_state11 : STD_LOGIC;
  signal ap_CS_fsm_state2 : STD_LOGIC;
  signal ap_CS_fsm_state3 : STD_LOGIC;
  signal ap_CS_fsm_state4 : STD_LOGIC;
  signal ap_CS_fsm_state5 : STD_LOGIC;
  signal ap_CS_fsm_state7 : STD_LOGIC;
  signal ap_CS_fsm_state8 : STD_LOGIC;
  signal ap_CS_fsm_state9 : STD_LOGIC;
  signal ap_NS_fsm : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal ap_NS_fsm1 : STD_LOGIC;
  signal data0 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal idx_fu_940 : STD_LOGIC;
  signal ram_reg_0_31_0_0_i_17_n_0 : STD_LOGIC;
  signal ram_reg_0_31_0_0_i_21_n_0 : STD_LOGIC;
  signal \ram_reg_i_28__0_n_0\ : STD_LOGIC;
  signal \ram_reg_i_57__1_n_0\ : STD_LOGIC;
  signal t_U_n_0 : STD_LOGIC;
  signal \tmp_166_reg_936[0]_i_1_n_0\ : STD_LOGIC;
  signal tmp_s_reg_876 : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal trunc_ln246_reg_861 : STD_LOGIC;
  signal trunc_ln248_reg_881 : STD_LOGIC;
  signal \trunc_ln248_reg_881[0]_i_1_n_0\ : STD_LOGIC;
  signal trunc_ln250_reg_896 : STD_LOGIC;
  signal \trunc_ln250_reg_896[0]_i_1_n_0\ : STD_LOGIC;
  signal trunc_ln252_reg_911 : STD_LOGIC;
  signal \trunc_ln252_reg_911[0]_i_1_n_0\ : STD_LOGIC;
  signal trunc_ln257_reg_946 : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal trunc_ln259_reg_961 : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal trunc_ln261_reg_976 : STD_LOGIC_VECTOR ( 6 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \ap_CS_fsm[0]_i_1__0\ : label is "soft_lutpair524";
  attribute SOFT_HLUTNM of \ap_CS_fsm[0]_i_2\ : label is "soft_lutpair521";
  attribute SOFT_HLUTNM of \ap_CS_fsm[10]_i_1__4\ : label is "soft_lutpair522";
  attribute FSM_ENCODING : string;
  attribute FSM_ENCODING of \ap_CS_fsm_reg[0]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[10]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[11]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[1]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[2]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[3]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[4]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[5]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[6]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[7]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[8]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[9]\ : label is "none";
  attribute SOFT_HLUTNM of grp_ClefiaDoubleSwap_1_fu_157_ap_start_reg_i_1 : label is "soft_lutpair524";
  attribute SOFT_HLUTNM of \i_fu_68[3]_i_2\ : label is "soft_lutpair522";
  attribute SOFT_HLUTNM of \idx_fu_94[1]_i_1\ : label is "soft_lutpair526";
  attribute SOFT_HLUTNM of \idx_fu_94[2]_i_1\ : label is "soft_lutpair526";
  attribute SOFT_HLUTNM of \idx_fu_94[3]_i_3\ : label is "soft_lutpair521";
  attribute SOFT_HLUTNM of \ram_reg_i_28__0\ : label is "soft_lutpair523";
  attribute SOFT_HLUTNM of \ram_reg_i_57__1\ : label is "soft_lutpair523";
  attribute SOFT_HLUTNM of \trunc_ln250_reg_896[0]_i_1\ : label is "soft_lutpair525";
  attribute SOFT_HLUTNM of \trunc_ln252_reg_911[0]_i_1\ : label is "soft_lutpair525";
begin
  Q(2 downto 0) <= \^q\(2 downto 0);
  \ap_CS_fsm_reg[4]_0\ <= \^ap_cs_fsm_reg[4]_0\;
  \ap_CS_fsm_reg[6]_0\ <= \^ap_cs_fsm_reg[6]_0\;
\ap_CS_fsm[0]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => \ap_CS_fsm[0]_i_2_n_0\,
      I1 => grp_ClefiaDoubleSwap_1_fu_157_ap_start_reg,
      I2 => \ap_CS_fsm_reg_n_0_[0]\,
      O => ap_NS_fsm(0)
    );
\ap_CS_fsm[0]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => \^q\(2),
      I1 => \add_ln114_fu_804_p2__0\(2),
      I2 => \add_ln114_fu_804_p2__0\(1),
      I3 => \add_ln114_fu_804_p2__0\(0),
      I4 => \add_ln114_fu_804_p2__0\(3),
      O => \ap_CS_fsm[0]_i_2_n_0\
    );
\ap_CS_fsm[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFFFFFFFAAAAAAAA"
    )
        port map (
      I0 => \^q\(1),
      I1 => \add_ln114_fu_804_p2__0\(3),
      I2 => \add_ln114_fu_804_p2__0\(0),
      I3 => \add_ln114_fu_804_p2__0\(1),
      I4 => \add_ln114_fu_804_p2__0\(2),
      I5 => \^q\(2),
      O => ap_NS_fsm(10)
    );
\ap_CS_fsm[10]_i_1__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF45FF00"
    )
        port map (
      I0 => \ap_CS_fsm[0]_i_2_n_0\,
      I1 => grp_ClefiaDoubleSwap_1_fu_157_ap_start_reg,
      I2 => \ap_CS_fsm_reg_n_0_[0]\,
      I3 => grp_ClefiaDoubleSwap_1_fu_157_ap_start_reg0,
      I4 => \i_fu_68_reg[3]\(0),
      O => D(0)
    );
\ap_CS_fsm[1]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00020000"
    )
        port map (
      I0 => \ap_CS_fsm[1]_i_2__0_n_0\,
      I1 => ap_CS_fsm_state4,
      I2 => ap_CS_fsm_state5,
      I3 => ap_CS_fsm_state3,
      I4 => \^ap_cs_fsm_reg[6]_0\,
      O => ap_NS_fsm(1)
    );
\ap_CS_fsm[1]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000100"
    )
        port map (
      I0 => \^q\(2),
      I1 => ap_CS_fsm_state2,
      I2 => \^q\(0),
      I3 => ap_NS_fsm1,
      I4 => \^q\(1),
      I5 => ap_CS_fsm_state11,
      O => \ap_CS_fsm[1]_i_2__0_n_0\
    );
\ap_CS_fsm_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(0),
      Q => \ap_CS_fsm_reg_n_0_[0]\,
      S => \ap_CS_fsm_reg[1]_0\
    );
\ap_CS_fsm_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(10),
      Q => ap_CS_fsm_state11,
      R => \ap_CS_fsm_reg[1]_0\
    );
\ap_CS_fsm_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_CS_fsm_state11,
      Q => \^q\(2),
      R => \ap_CS_fsm_reg[1]_0\
    );
\ap_CS_fsm_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(1),
      Q => ap_CS_fsm_state2,
      R => \ap_CS_fsm_reg[1]_0\
    );
\ap_CS_fsm_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_CS_fsm_state2,
      Q => ap_CS_fsm_state3,
      R => \ap_CS_fsm_reg[1]_0\
    );
\ap_CS_fsm_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_CS_fsm_state3,
      Q => ap_CS_fsm_state4,
      R => \ap_CS_fsm_reg[1]_0\
    );
\ap_CS_fsm_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_CS_fsm_state4,
      Q => ap_CS_fsm_state5,
      R => \ap_CS_fsm_reg[1]_0\
    );
\ap_CS_fsm_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_CS_fsm_state5,
      Q => \^q\(0),
      R => \ap_CS_fsm_reg[1]_0\
    );
\ap_CS_fsm_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^q\(0),
      Q => ap_CS_fsm_state7,
      R => \ap_CS_fsm_reg[1]_0\
    );
\ap_CS_fsm_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_CS_fsm_state7,
      Q => ap_CS_fsm_state8,
      R => \ap_CS_fsm_reg[1]_0\
    );
\ap_CS_fsm_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_CS_fsm_state8,
      Q => ap_CS_fsm_state9,
      R => \ap_CS_fsm_reg[1]_0\
    );
\ap_CS_fsm_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_CS_fsm_state9,
      Q => \^q\(1),
      R => \ap_CS_fsm_reg[1]_0\
    );
grp_ClefiaDoubleSwap_1_fu_157_ap_start_reg_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"DC"
    )
        port map (
      I0 => \ap_CS_fsm[0]_i_2_n_0\,
      I1 => grp_ClefiaDoubleSwap_1_fu_157_ap_start_reg0,
      I2 => grp_ClefiaDoubleSwap_1_fu_157_ap_start_reg,
      O => grp_ClefiaDoubleSwap_1_fu_157_ap_start_reg_reg
    );
\i_fu_68[3]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F200"
    )
        port map (
      I0 => \ap_CS_fsm_reg_n_0_[0]\,
      I1 => grp_ClefiaDoubleSwap_1_fu_157_ap_start_reg,
      I2 => \ap_CS_fsm[0]_i_2_n_0\,
      I3 => \i_fu_68_reg[3]\(0),
      O => E(0)
    );
\idx_fu_94[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \add_ln114_fu_804_p2__0\(0),
      O => add_ln117_fu_814_p2(0)
    );
\idx_fu_94[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \add_ln114_fu_804_p2__0\(0),
      I1 => \add_ln114_fu_804_p2__0\(1),
      O => add_ln117_fu_814_p2(1)
    );
\idx_fu_94[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \add_ln114_fu_804_p2__0\(2),
      I1 => \add_ln114_fu_804_p2__0\(1),
      I2 => \add_ln114_fu_804_p2__0\(0),
      O => add_ln117_fu_814_p2(2)
    );
\idx_fu_94[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => grp_ClefiaDoubleSwap_1_fu_157_ap_start_reg,
      I1 => \ap_CS_fsm_reg_n_0_[0]\,
      O => ap_NS_fsm1
    );
\idx_fu_94[3]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2AAAAAAA"
    )
        port map (
      I0 => \^q\(2),
      I1 => \add_ln114_fu_804_p2__0\(2),
      I2 => \add_ln114_fu_804_p2__0\(1),
      I3 => \add_ln114_fu_804_p2__0\(0),
      I4 => \add_ln114_fu_804_p2__0\(3),
      O => idx_fu_940
    );
\idx_fu_94[3]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => \add_ln114_fu_804_p2__0\(3),
      I1 => \add_ln114_fu_804_p2__0\(0),
      I2 => \add_ln114_fu_804_p2__0\(1),
      I3 => \add_ln114_fu_804_p2__0\(2),
      O => add_ln117_fu_814_p2(3)
    );
\idx_fu_94_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => idx_fu_940,
      D => add_ln117_fu_814_p2(0),
      Q => \add_ln114_fu_804_p2__0\(0),
      R => ap_NS_fsm1
    );
\idx_fu_94_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => idx_fu_940,
      D => add_ln117_fu_814_p2(1),
      Q => \add_ln114_fu_804_p2__0\(1),
      R => ap_NS_fsm1
    );
\idx_fu_94_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => idx_fu_940,
      D => add_ln117_fu_814_p2(2),
      Q => \add_ln114_fu_804_p2__0\(2),
      R => ap_NS_fsm1
    );
\idx_fu_94_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => idx_fu_940,
      D => add_ln117_fu_814_p2(3),
      Q => \add_ln114_fu_804_p2__0\(3),
      R => ap_NS_fsm1
    );
\q0[7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFD"
    )
        port map (
      I0 => \ram_reg_i_28__0_n_0\,
      I1 => ap_NS_fsm1,
      I2 => \^q\(2),
      I3 => ap_CS_fsm_state2,
      I4 => ap_CS_fsm_state3,
      I5 => t_U_n_0,
      O => \ap_CS_fsm_reg[11]_0\
    );
\q1[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAA8AAA"
    )
        port map (
      I0 => \i_fu_68_reg[3]\(0),
      I1 => \^q\(0),
      I2 => \^ap_cs_fsm_reg[4]_0\,
      I3 => \^ap_cs_fsm_reg[6]_0\,
      I4 => ap_CS_fsm_state3,
      I5 => ap_CS_fsm_state2,
      O => \ap_CS_fsm_reg[10]_0\(0)
    );
ram_reg_0_31_0_0_i_10: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEEEEEEEEEEEFFEF"
    )
        port map (
      I0 => ap_CS_fsm_state9,
      I1 => ap_CS_fsm_state8,
      I2 => \^ap_cs_fsm_reg[4]_0\,
      I3 => ap_CS_fsm_state3,
      I4 => ap_CS_fsm_state7,
      I5 => \^q\(0),
      O => \ap_CS_fsm_reg[8]_1\
    );
ram_reg_0_31_0_0_i_11: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => ap_CS_fsm_state9,
      I1 => ap_CS_fsm_state8,
      I2 => ap_CS_fsm_state7,
      I3 => \^q\(0),
      I4 => ap_CS_fsm_state5,
      O => \ap_CS_fsm_reg[8]_0\
    );
ram_reg_0_31_0_0_i_13: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B8B8B8B8B8B888"
    )
        port map (
      I0 => \add_ln114_fu_804_p2__0\(0),
      I1 => \^q\(2),
      I2 => \ram_reg_i_57__1_n_0\,
      I3 => ap_CS_fsm_state3,
      I4 => ap_CS_fsm_state5,
      I5 => ap_CS_fsm_state4,
      O => \idx_fu_94_reg[0]_0\
    );
ram_reg_0_31_0_0_i_15: unisim.vcomponents.LUT6
    generic map(
      INIT => X"888888888888BB8B"
    )
        port map (
      I0 => \add_ln114_fu_804_p2__0\(1),
      I1 => \^q\(2),
      I2 => \^q\(0),
      I3 => ap_CS_fsm_state7,
      I4 => ap_CS_fsm_state8,
      I5 => ram_reg_0_31_0_0_i_21_n_0,
      O => \idx_fu_94_reg[1]_0\
    );
ram_reg_0_31_0_0_i_17: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000000FFF1"
    )
        port map (
      I0 => ap_CS_fsm_state5,
      I1 => ap_CS_fsm_state4,
      I2 => ap_CS_fsm_state7,
      I3 => \^q\(0),
      I4 => ap_CS_fsm_state8,
      I5 => \^q\(2),
      O => ram_reg_0_31_0_0_i_17_n_0
    );
ram_reg_0_31_0_0_i_19: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BBBBBBB8"
    )
        port map (
      I0 => \add_ln114_fu_804_p2__0\(3),
      I1 => \^q\(2),
      I2 => \^q\(0),
      I3 => ap_CS_fsm_state8,
      I4 => ap_CS_fsm_state7,
      O => \idx_fu_94_reg[3]_0\
    );
ram_reg_0_31_0_0_i_21: unisim.vcomponents.LUT5
    generic map(
      INIT => X"11110001"
    )
        port map (
      I0 => ap_CS_fsm_state5,
      I1 => ap_CS_fsm_state7,
      I2 => ap_CS_fsm_state2,
      I3 => ap_CS_fsm_state3,
      I4 => ap_CS_fsm_state4,
      O => ram_reg_0_31_0_0_i_21_n_0
    );
ram_reg_0_31_0_0_i_5: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BAAABABA"
    )
        port map (
      I0 => \q1_reg[7]\,
      I1 => ram_reg_0_31_0_0_i_17_n_0,
      I2 => \i_fu_68_reg[3]\(0),
      I3 => \add_ln114_fu_804_p2__0\(2),
      I4 => \^q\(2),
      O => lk_address0(0)
    );
ram_reg_0_31_0_0_i_8: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FDFDFDFF"
    )
        port map (
      I0 => \ram_reg_i_28__0_n_0\,
      I1 => \^q\(0),
      I2 => ap_CS_fsm_state5,
      I3 => ap_CS_fsm_state4,
      I4 => ap_CS_fsm_state3,
      I5 => ap_CS_fsm_state9,
      O => \ap_CS_fsm_reg[5]_0\
    );
ram_reg_0_31_0_0_i_9: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF0000FFFFBBBA"
    )
        port map (
      I0 => ap_CS_fsm_state7,
      I1 => \^q\(0),
      I2 => ap_CS_fsm_state4,
      I3 => ap_CS_fsm_state5,
      I4 => ap_CS_fsm_state9,
      I5 => ap_CS_fsm_state8,
      O => \ap_CS_fsm_reg[6]_1\
    );
\ram_reg_i_28__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => ap_CS_fsm_state8,
      I1 => ap_CS_fsm_state7,
      O => \ram_reg_i_28__0_n_0\
    );
\ram_reg_i_57__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => ap_CS_fsm_state7,
      I1 => ap_CS_fsm_state8,
      I2 => \^q\(0),
      O => \ram_reg_i_57__1_n_0\
    );
t_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_ClefiaDoubleSwap_1_t_RAM_AUTO_1R1W
     port map (
      DIADI(5 downto 0) => DIADI(5 downto 0),
      DOBDO(7 downto 0) => DOBDO(7 downto 0),
      Q(8) => ap_CS_fsm_state11,
      Q(7) => \^q\(1),
      Q(6) => ap_CS_fsm_state9,
      Q(5) => ap_CS_fsm_state8,
      Q(4) => ap_CS_fsm_state7,
      Q(3) => \^q\(0),
      Q(2) => ap_CS_fsm_state5,
      Q(1) => ap_CS_fsm_state4,
      Q(0) => ap_CS_fsm_state3,
      \ap_CS_fsm_reg[4]\ => \^ap_cs_fsm_reg[4]_0\,
      \ap_CS_fsm_reg[5]\ => t_U_n_0,
      \ap_CS_fsm_reg[6]\ => \^ap_cs_fsm_reg[6]_0\,
      ap_clk => ap_clk,
      d0(7 downto 0) => d0(7 downto 0),
      data0(0) => data0(0),
      q0(7 downto 0) => q0(7 downto 0),
      q1(7 downto 0) => q1(7 downto 0),
      \q1_reg[0]\(0) => \i_fu_68_reg[3]\(0),
      ram_reg_0 => \ram_reg_i_57__1_n_0\,
      ram_reg_1(3 downto 0) => \add_ln114_fu_804_p2__0\(3 downto 0),
      ram_reg_2 => \ram_reg_i_28__0_n_0\,
      ram_reg_3(6 downto 0) => trunc_ln261_reg_976(6 downto 0),
      ram_reg_4(6 downto 0) => trunc_ln259_reg_961(6 downto 0),
      ram_reg_5 => ram_reg,
      ram_reg_6(6 downto 0) => tmp_s_reg_876(6 downto 0),
      ram_reg_7(6 downto 0) => trunc_ln257_reg_946(6 downto 0),
      trunc_ln246_reg_861 => trunc_ln246_reg_861,
      trunc_ln248_reg_881 => trunc_ln248_reg_881,
      trunc_ln250_reg_896 => trunc_ln250_reg_896,
      trunc_ln252_reg_911 => trunc_ln252_reg_911
    );
\tmp_166_reg_936[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => q1(7),
      I1 => \^q\(0),
      I2 => data0(0),
      O => \tmp_166_reg_936[0]_i_1_n_0\
    );
\tmp_166_reg_936_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \tmp_166_reg_936[0]_i_1_n_0\,
      Q => data0(0),
      R => '0'
    );
\tmp_s_reg_876_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => q0(1),
      Q => tmp_s_reg_876(0),
      R => '0'
    );
\tmp_s_reg_876_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => q0(2),
      Q => tmp_s_reg_876(1),
      R => '0'
    );
\tmp_s_reg_876_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => q0(3),
      Q => tmp_s_reg_876(2),
      R => '0'
    );
\tmp_s_reg_876_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => q0(4),
      Q => tmp_s_reg_876(3),
      R => '0'
    );
\tmp_s_reg_876_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => q0(5),
      Q => tmp_s_reg_876(4),
      R => '0'
    );
\tmp_s_reg_876_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => q0(6),
      Q => tmp_s_reg_876(5),
      R => '0'
    );
\tmp_s_reg_876_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => q0(7),
      Q => tmp_s_reg_876(6),
      R => '0'
    );
\trunc_ln246_reg_861_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => q0(0),
      Q => trunc_ln246_reg_861,
      R => '0'
    );
\trunc_ln248_reg_881[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => q0(0),
      I1 => ap_CS_fsm_state3,
      I2 => trunc_ln248_reg_881,
      O => \trunc_ln248_reg_881[0]_i_1_n_0\
    );
\trunc_ln248_reg_881_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \trunc_ln248_reg_881[0]_i_1_n_0\,
      Q => trunc_ln248_reg_881,
      R => '0'
    );
\trunc_ln250_reg_896[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => q1(0),
      I1 => ap_CS_fsm_state4,
      I2 => trunc_ln250_reg_896,
      O => \trunc_ln250_reg_896[0]_i_1_n_0\
    );
\trunc_ln250_reg_896_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \trunc_ln250_reg_896[0]_i_1_n_0\,
      Q => trunc_ln250_reg_896,
      R => '0'
    );
\trunc_ln252_reg_911[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => q1(0),
      I1 => ap_CS_fsm_state5,
      I2 => trunc_ln252_reg_911,
      O => \trunc_ln252_reg_911[0]_i_1_n_0\
    );
\trunc_ln252_reg_911_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \trunc_ln252_reg_911[0]_i_1_n_0\,
      Q => trunc_ln252_reg_911,
      R => '0'
    );
\trunc_ln257_reg_946_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state7,
      D => q1(0),
      Q => trunc_ln257_reg_946(0),
      R => '0'
    );
\trunc_ln257_reg_946_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state7,
      D => q1(1),
      Q => trunc_ln257_reg_946(1),
      R => '0'
    );
\trunc_ln257_reg_946_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state7,
      D => q1(2),
      Q => trunc_ln257_reg_946(2),
      R => '0'
    );
\trunc_ln257_reg_946_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state7,
      D => q1(3),
      Q => trunc_ln257_reg_946(3),
      R => '0'
    );
\trunc_ln257_reg_946_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state7,
      D => q1(4),
      Q => trunc_ln257_reg_946(4),
      R => '0'
    );
\trunc_ln257_reg_946_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state7,
      D => q1(5),
      Q => trunc_ln257_reg_946(5),
      R => '0'
    );
\trunc_ln257_reg_946_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state7,
      D => q1(6),
      Q => trunc_ln257_reg_946(6),
      R => '0'
    );
\trunc_ln259_reg_961_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state8,
      D => q1(0),
      Q => trunc_ln259_reg_961(0),
      R => '0'
    );
\trunc_ln259_reg_961_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state8,
      D => q1(1),
      Q => trunc_ln259_reg_961(1),
      R => '0'
    );
\trunc_ln259_reg_961_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state8,
      D => q1(2),
      Q => trunc_ln259_reg_961(2),
      R => '0'
    );
\trunc_ln259_reg_961_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state8,
      D => q1(3),
      Q => trunc_ln259_reg_961(3),
      R => '0'
    );
\trunc_ln259_reg_961_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state8,
      D => q1(4),
      Q => trunc_ln259_reg_961(4),
      R => '0'
    );
\trunc_ln259_reg_961_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state8,
      D => q1(5),
      Q => trunc_ln259_reg_961(5),
      R => '0'
    );
\trunc_ln259_reg_961_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state8,
      D => q1(6),
      Q => trunc_ln259_reg_961(6),
      R => '0'
    );
\trunc_ln261_reg_976_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state9,
      D => q1(0),
      Q => trunc_ln261_reg_976(0),
      R => '0'
    );
\trunc_ln261_reg_976_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state9,
      D => q1(1),
      Q => trunc_ln261_reg_976(1),
      R => '0'
    );
\trunc_ln261_reg_976_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state9,
      D => q1(2),
      Q => trunc_ln261_reg_976(2),
      R => '0'
    );
\trunc_ln261_reg_976_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state9,
      D => q1(3),
      Q => trunc_ln261_reg_976(3),
      R => '0'
    );
\trunc_ln261_reg_976_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state9,
      D => q1(4),
      Q => trunc_ln261_reg_976(4),
      R => '0'
    );
\trunc_ln261_reg_976_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state9,
      D => q1(5),
      Q => trunc_ln261_reg_976(5),
      R => '0'
    );
\trunc_ln261_reg_976_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state9,
      D => q1(6),
      Q => trunc_ln261_reg_976(6),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_ClefiaDoubleSwap_1_14 is
  port (
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \ap_CS_fsm_reg[11]_0\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    \ap_CS_fsm_reg[2]_0\ : out STD_LOGIC;
    \ap_CS_fsm_reg[4]_0\ : out STD_LOGIC;
    \ap_CS_fsm_reg[5]_0\ : out STD_LOGIC;
    \idx_fu_94_reg[0]_0\ : out STD_LOGIC;
    \idx_fu_94_reg[3]_0\ : out STD_LOGIC;
    \ap_CS_fsm_reg[6]_0\ : out STD_LOGIC;
    \ap_CS_fsm_reg[8]_0\ : out STD_LOGIC;
    \ap_CS_fsm_reg[10]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \ap_CS_fsm_reg[6]_1\ : out STD_LOGIC;
    \ap_CS_fsm_reg[8]_1\ : out STD_LOGIC;
    lk_address0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \idx_fu_94_reg[1]_0\ : out STD_LOGIC;
    d0 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    grp_ClefiaDoubleSwap_1_fu_157_ap_start_reg_reg : out STD_LOGIC;
    ap_clk : in STD_LOGIC;
    DIADI : in STD_LOGIC_VECTOR ( 5 downto 0 );
    q0 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    q1 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    grp_ClefiaDoubleSwap_1_fu_157_ap_start_reg : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    grp_ClefiaDoubleSwap_1_fu_157_ap_start_reg0 : in STD_LOGIC;
    ram_reg : in STD_LOGIC;
    \q1_reg[7]\ : in STD_LOGIC;
    DOBDO : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_rst_n_inv : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_ClefiaDoubleSwap_1_14 : entity is "clefia_ClefiaDoubleSwap_1";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_ClefiaDoubleSwap_1_14;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_ClefiaDoubleSwap_1_14 is
  signal \add_ln114_fu_804_p2__0\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal add_ln117_fu_814_p2 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \ap_CS_fsm[0]_i_2__0_n_0\ : STD_LOGIC;
  signal \ap_CS_fsm[1]_i_2__2_n_0\ : STD_LOGIC;
  signal \^ap_cs_fsm_reg[11]_0\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \^ap_cs_fsm_reg[4]_0\ : STD_LOGIC;
  signal \^ap_cs_fsm_reg[6]_0\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_0_[0]\ : STD_LOGIC;
  signal ap_CS_fsm_state11 : STD_LOGIC;
  signal ap_CS_fsm_state2 : STD_LOGIC;
  signal ap_CS_fsm_state3 : STD_LOGIC;
  signal ap_CS_fsm_state4 : STD_LOGIC;
  signal ap_CS_fsm_state5 : STD_LOGIC;
  signal ap_CS_fsm_state7 : STD_LOGIC;
  signal ap_CS_fsm_state8 : STD_LOGIC;
  signal ap_CS_fsm_state9 : STD_LOGIC;
  signal ap_NS_fsm : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal ap_NS_fsm1 : STD_LOGIC;
  signal data0 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal idx_fu_940 : STD_LOGIC;
  signal \ram_reg_0_31_0_0_i_17__0_n_0\ : STD_LOGIC;
  signal \ram_reg_0_31_0_0_i_21__0_n_0\ : STD_LOGIC;
  signal \ram_reg_i_28__3_n_0\ : STD_LOGIC;
  signal \ram_reg_i_57__4_n_0\ : STD_LOGIC;
  signal t_U_n_0 : STD_LOGIC;
  signal t_U_n_1 : STD_LOGIC;
  signal \tmp_166_reg_936[0]_i_1__0_n_0\ : STD_LOGIC;
  signal tmp_s_reg_876 : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal trunc_ln246_reg_861 : STD_LOGIC;
  signal trunc_ln248_reg_881 : STD_LOGIC;
  signal \trunc_ln248_reg_881[0]_i_1__0_n_0\ : STD_LOGIC;
  signal trunc_ln250_reg_896 : STD_LOGIC;
  signal \trunc_ln250_reg_896[0]_i_1__0_n_0\ : STD_LOGIC;
  signal trunc_ln252_reg_911 : STD_LOGIC;
  signal \trunc_ln252_reg_911[0]_i_1__0_n_0\ : STD_LOGIC;
  signal trunc_ln257_reg_946 : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal trunc_ln259_reg_961 : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal trunc_ln261_reg_976 : STD_LOGIC_VECTOR ( 6 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \ap_CS_fsm[0]_i_1__5\ : label is "soft_lutpair363";
  attribute SOFT_HLUTNM of \ap_CS_fsm[0]_i_2__0\ : label is "soft_lutpair360";
  attribute SOFT_HLUTNM of \ap_CS_fsm[10]_i_1__5\ : label is "soft_lutpair361";
  attribute FSM_ENCODING : string;
  attribute FSM_ENCODING of \ap_CS_fsm_reg[0]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[10]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[11]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[1]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[2]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[3]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[4]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[5]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[6]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[7]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[8]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[9]\ : label is "none";
  attribute SOFT_HLUTNM of \grp_ClefiaDoubleSwap_1_fu_157_ap_start_reg_i_1__0\ : label is "soft_lutpair363";
  attribute SOFT_HLUTNM of \i_fu_68[3]_i_2__0\ : label is "soft_lutpair361";
  attribute SOFT_HLUTNM of \idx_fu_94[1]_i_1__0\ : label is "soft_lutpair364";
  attribute SOFT_HLUTNM of \idx_fu_94[2]_i_1__0\ : label is "soft_lutpair364";
  attribute SOFT_HLUTNM of \idx_fu_94[3]_i_3__0\ : label is "soft_lutpair360";
  attribute SOFT_HLUTNM of \ram_reg_i_28__3\ : label is "soft_lutpair362";
  attribute SOFT_HLUTNM of \ram_reg_i_57__4\ : label is "soft_lutpair362";
  attribute SOFT_HLUTNM of \trunc_ln250_reg_896[0]_i_1__0\ : label is "soft_lutpair365";
  attribute SOFT_HLUTNM of \trunc_ln252_reg_911[0]_i_1__0\ : label is "soft_lutpair365";
begin
  \ap_CS_fsm_reg[11]_0\(2 downto 0) <= \^ap_cs_fsm_reg[11]_0\(2 downto 0);
  \ap_CS_fsm_reg[4]_0\ <= \^ap_cs_fsm_reg[4]_0\;
  \ap_CS_fsm_reg[6]_0\ <= \^ap_cs_fsm_reg[6]_0\;
\ap_CS_fsm[0]_i_1__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => \ap_CS_fsm[0]_i_2__0_n_0\,
      I1 => grp_ClefiaDoubleSwap_1_fu_157_ap_start_reg,
      I2 => \ap_CS_fsm_reg_n_0_[0]\,
      O => ap_NS_fsm(0)
    );
\ap_CS_fsm[0]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => \^ap_cs_fsm_reg[11]_0\(2),
      I1 => \add_ln114_fu_804_p2__0\(2),
      I2 => \add_ln114_fu_804_p2__0\(1),
      I3 => \add_ln114_fu_804_p2__0\(0),
      I4 => \add_ln114_fu_804_p2__0\(3),
      O => \ap_CS_fsm[0]_i_2__0_n_0\
    );
\ap_CS_fsm[10]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFFFFFFFAAAAAAAA"
    )
        port map (
      I0 => \^ap_cs_fsm_reg[11]_0\(1),
      I1 => \add_ln114_fu_804_p2__0\(3),
      I2 => \add_ln114_fu_804_p2__0\(0),
      I3 => \add_ln114_fu_804_p2__0\(1),
      I4 => \add_ln114_fu_804_p2__0\(2),
      I5 => \^ap_cs_fsm_reg[11]_0\(2),
      O => ap_NS_fsm(10)
    );
\ap_CS_fsm[10]_i_1__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF45FF00"
    )
        port map (
      I0 => \ap_CS_fsm[0]_i_2__0_n_0\,
      I1 => grp_ClefiaDoubleSwap_1_fu_157_ap_start_reg,
      I2 => \ap_CS_fsm_reg_n_0_[0]\,
      I3 => grp_ClefiaDoubleSwap_1_fu_157_ap_start_reg0,
      I4 => Q(0),
      O => D(0)
    );
\ap_CS_fsm[1]_i_1__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000080"
    )
        port map (
      I0 => \ap_CS_fsm[1]_i_2__2_n_0\,
      I1 => grp_ClefiaDoubleSwap_1_fu_157_ap_start_reg,
      I2 => \ap_CS_fsm_reg_n_0_[0]\,
      I3 => \^ap_cs_fsm_reg[11]_0\(2),
      I4 => ap_CS_fsm_state2,
      O => ap_NS_fsm(1)
    );
\ap_CS_fsm[1]_i_2__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000010000"
    )
        port map (
      I0 => t_U_n_0,
      I1 => ap_CS_fsm_state3,
      I2 => ap_CS_fsm_state7,
      I3 => ap_CS_fsm_state8,
      I4 => t_U_n_1,
      I5 => ap_CS_fsm_state11,
      O => \ap_CS_fsm[1]_i_2__2_n_0\
    );
\ap_CS_fsm_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(0),
      Q => \ap_CS_fsm_reg_n_0_[0]\,
      S => ap_rst_n_inv
    );
\ap_CS_fsm_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(10),
      Q => ap_CS_fsm_state11,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_CS_fsm_state11,
      Q => \^ap_cs_fsm_reg[11]_0\(2),
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(1),
      Q => ap_CS_fsm_state2,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_CS_fsm_state2,
      Q => ap_CS_fsm_state3,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_CS_fsm_state3,
      Q => ap_CS_fsm_state4,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_CS_fsm_state4,
      Q => ap_CS_fsm_state5,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_CS_fsm_state5,
      Q => \^ap_cs_fsm_reg[11]_0\(0),
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^ap_cs_fsm_reg[11]_0\(0),
      Q => ap_CS_fsm_state7,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_CS_fsm_state7,
      Q => ap_CS_fsm_state8,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_CS_fsm_state8,
      Q => ap_CS_fsm_state9,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_CS_fsm_state9,
      Q => \^ap_cs_fsm_reg[11]_0\(1),
      R => ap_rst_n_inv
    );
\grp_ClefiaDoubleSwap_1_fu_157_ap_start_reg_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"DC"
    )
        port map (
      I0 => \ap_CS_fsm[0]_i_2__0_n_0\,
      I1 => grp_ClefiaDoubleSwap_1_fu_157_ap_start_reg0,
      I2 => grp_ClefiaDoubleSwap_1_fu_157_ap_start_reg,
      O => grp_ClefiaDoubleSwap_1_fu_157_ap_start_reg_reg
    );
\i_fu_68[3]_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F200"
    )
        port map (
      I0 => \ap_CS_fsm_reg_n_0_[0]\,
      I1 => grp_ClefiaDoubleSwap_1_fu_157_ap_start_reg,
      I2 => \ap_CS_fsm[0]_i_2__0_n_0\,
      I3 => Q(0),
      O => E(0)
    );
\idx_fu_94[0]_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \add_ln114_fu_804_p2__0\(0),
      O => add_ln117_fu_814_p2(0)
    );
\idx_fu_94[1]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \add_ln114_fu_804_p2__0\(0),
      I1 => \add_ln114_fu_804_p2__0\(1),
      O => add_ln117_fu_814_p2(1)
    );
\idx_fu_94[2]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \add_ln114_fu_804_p2__0\(2),
      I1 => \add_ln114_fu_804_p2__0\(1),
      I2 => \add_ln114_fu_804_p2__0\(0),
      O => add_ln117_fu_814_p2(2)
    );
\idx_fu_94[3]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => grp_ClefiaDoubleSwap_1_fu_157_ap_start_reg,
      I1 => \ap_CS_fsm_reg_n_0_[0]\,
      O => ap_NS_fsm1
    );
\idx_fu_94[3]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2AAAAAAA"
    )
        port map (
      I0 => \^ap_cs_fsm_reg[11]_0\(2),
      I1 => \add_ln114_fu_804_p2__0\(2),
      I2 => \add_ln114_fu_804_p2__0\(1),
      I3 => \add_ln114_fu_804_p2__0\(0),
      I4 => \add_ln114_fu_804_p2__0\(3),
      O => idx_fu_940
    );
\idx_fu_94[3]_i_3__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => \add_ln114_fu_804_p2__0\(3),
      I1 => \add_ln114_fu_804_p2__0\(0),
      I2 => \add_ln114_fu_804_p2__0\(1),
      I3 => \add_ln114_fu_804_p2__0\(2),
      O => add_ln117_fu_814_p2(3)
    );
\idx_fu_94_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => idx_fu_940,
      D => add_ln117_fu_814_p2(0),
      Q => \add_ln114_fu_804_p2__0\(0),
      R => ap_NS_fsm1
    );
\idx_fu_94_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => idx_fu_940,
      D => add_ln117_fu_814_p2(1),
      Q => \add_ln114_fu_804_p2__0\(1),
      R => ap_NS_fsm1
    );
\idx_fu_94_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => idx_fu_940,
      D => add_ln117_fu_814_p2(2),
      Q => \add_ln114_fu_804_p2__0\(2),
      R => ap_NS_fsm1
    );
\idx_fu_94_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => idx_fu_940,
      D => add_ln117_fu_814_p2(3),
      Q => \add_ln114_fu_804_p2__0\(3),
      R => ap_NS_fsm1
    );
\q0[7]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFEFF"
    )
        port map (
      I0 => t_U_n_0,
      I1 => ap_CS_fsm_state3,
      I2 => ap_NS_fsm1,
      I3 => \ram_reg_i_28__3_n_0\,
      I4 => \^ap_cs_fsm_reg[11]_0\(2),
      I5 => ap_CS_fsm_state2,
      O => \ap_CS_fsm_reg[2]_0\
    );
\q1[7]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAA8AAA"
    )
        port map (
      I0 => Q(0),
      I1 => \^ap_cs_fsm_reg[11]_0\(0),
      I2 => \^ap_cs_fsm_reg[4]_0\,
      I3 => \^ap_cs_fsm_reg[6]_0\,
      I4 => ap_CS_fsm_state3,
      I5 => ap_CS_fsm_state2,
      O => \ap_CS_fsm_reg[10]_0\(0)
    );
\ram_reg_0_31_0_0_i_10__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEEEEEEEEEEEFFEF"
    )
        port map (
      I0 => ap_CS_fsm_state9,
      I1 => ap_CS_fsm_state8,
      I2 => \^ap_cs_fsm_reg[4]_0\,
      I3 => ap_CS_fsm_state3,
      I4 => ap_CS_fsm_state7,
      I5 => \^ap_cs_fsm_reg[11]_0\(0),
      O => \ap_CS_fsm_reg[8]_1\
    );
\ram_reg_0_31_0_0_i_11__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => ap_CS_fsm_state9,
      I1 => ap_CS_fsm_state8,
      I2 => ap_CS_fsm_state7,
      I3 => \^ap_cs_fsm_reg[11]_0\(0),
      I4 => ap_CS_fsm_state5,
      O => \ap_CS_fsm_reg[8]_0\
    );
\ram_reg_0_31_0_0_i_13__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B8B8B8B8B8B888"
    )
        port map (
      I0 => \add_ln114_fu_804_p2__0\(0),
      I1 => \^ap_cs_fsm_reg[11]_0\(2),
      I2 => \ram_reg_i_57__4_n_0\,
      I3 => ap_CS_fsm_state3,
      I4 => ap_CS_fsm_state5,
      I5 => ap_CS_fsm_state4,
      O => \idx_fu_94_reg[0]_0\
    );
\ram_reg_0_31_0_0_i_15__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"888888888888BB8B"
    )
        port map (
      I0 => \add_ln114_fu_804_p2__0\(1),
      I1 => \^ap_cs_fsm_reg[11]_0\(2),
      I2 => \^ap_cs_fsm_reg[11]_0\(0),
      I3 => ap_CS_fsm_state7,
      I4 => ap_CS_fsm_state8,
      I5 => \ram_reg_0_31_0_0_i_21__0_n_0\,
      O => \idx_fu_94_reg[1]_0\
    );
\ram_reg_0_31_0_0_i_17__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000000FFF1"
    )
        port map (
      I0 => ap_CS_fsm_state5,
      I1 => ap_CS_fsm_state4,
      I2 => ap_CS_fsm_state7,
      I3 => \^ap_cs_fsm_reg[11]_0\(0),
      I4 => ap_CS_fsm_state8,
      I5 => \^ap_cs_fsm_reg[11]_0\(2),
      O => \ram_reg_0_31_0_0_i_17__0_n_0\
    );
\ram_reg_0_31_0_0_i_19__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BBBBBBB8"
    )
        port map (
      I0 => \add_ln114_fu_804_p2__0\(3),
      I1 => \^ap_cs_fsm_reg[11]_0\(2),
      I2 => \^ap_cs_fsm_reg[11]_0\(0),
      I3 => ap_CS_fsm_state8,
      I4 => ap_CS_fsm_state7,
      O => \idx_fu_94_reg[3]_0\
    );
\ram_reg_0_31_0_0_i_21__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"11110001"
    )
        port map (
      I0 => ap_CS_fsm_state5,
      I1 => ap_CS_fsm_state7,
      I2 => ap_CS_fsm_state2,
      I3 => ap_CS_fsm_state3,
      I4 => ap_CS_fsm_state4,
      O => \ram_reg_0_31_0_0_i_21__0_n_0\
    );
\ram_reg_0_31_0_0_i_5__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BAAABABA"
    )
        port map (
      I0 => \q1_reg[7]\,
      I1 => \ram_reg_0_31_0_0_i_17__0_n_0\,
      I2 => Q(0),
      I3 => \add_ln114_fu_804_p2__0\(2),
      I4 => \^ap_cs_fsm_reg[11]_0\(2),
      O => lk_address0(0)
    );
\ram_reg_0_31_0_0_i_8__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FDFDFDFF"
    )
        port map (
      I0 => \ram_reg_i_28__3_n_0\,
      I1 => \^ap_cs_fsm_reg[11]_0\(0),
      I2 => ap_CS_fsm_state5,
      I3 => ap_CS_fsm_state4,
      I4 => ap_CS_fsm_state3,
      I5 => ap_CS_fsm_state9,
      O => \ap_CS_fsm_reg[5]_0\
    );
\ram_reg_0_31_0_0_i_9__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF0000FFFFBBBA"
    )
        port map (
      I0 => ap_CS_fsm_state7,
      I1 => \^ap_cs_fsm_reg[11]_0\(0),
      I2 => ap_CS_fsm_state4,
      I3 => ap_CS_fsm_state5,
      I4 => ap_CS_fsm_state9,
      I5 => ap_CS_fsm_state8,
      O => \ap_CS_fsm_reg[6]_1\
    );
\ram_reg_i_28__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => ap_CS_fsm_state8,
      I1 => ap_CS_fsm_state7,
      O => \ram_reg_i_28__3_n_0\
    );
\ram_reg_i_57__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => ap_CS_fsm_state7,
      I1 => ap_CS_fsm_state8,
      I2 => \^ap_cs_fsm_reg[11]_0\(0),
      O => \ram_reg_i_57__4_n_0\
    );
t_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_ClefiaDoubleSwap_1_t_RAM_AUTO_1R1W_26
     port map (
      DIADI(5 downto 0) => DIADI(5 downto 0),
      DOBDO(7 downto 0) => DOBDO(7 downto 0),
      Q(8) => ap_CS_fsm_state11,
      Q(7) => \^ap_cs_fsm_reg[11]_0\(1),
      Q(6) => ap_CS_fsm_state9,
      Q(5) => ap_CS_fsm_state8,
      Q(4) => ap_CS_fsm_state7,
      Q(3) => \^ap_cs_fsm_reg[11]_0\(0),
      Q(2) => ap_CS_fsm_state5,
      Q(1) => ap_CS_fsm_state4,
      Q(0) => ap_CS_fsm_state3,
      \ap_CS_fsm_reg[4]\ => \^ap_cs_fsm_reg[4]_0\,
      \ap_CS_fsm_reg[5]\ => t_U_n_0,
      \ap_CS_fsm_reg[6]\ => \^ap_cs_fsm_reg[6]_0\,
      \ap_CS_fsm_reg[9]\ => t_U_n_1,
      ap_clk => ap_clk,
      d0(7 downto 0) => d0(7 downto 0),
      data0(0) => data0(0),
      q0(7 downto 0) => q0(7 downto 0),
      q1(7 downto 0) => q1(7 downto 0),
      \q1_reg[0]\(0) => Q(0),
      ram_reg_0 => \ram_reg_i_57__4_n_0\,
      ram_reg_1(3 downto 0) => \add_ln114_fu_804_p2__0\(3 downto 0),
      ram_reg_2 => \ram_reg_i_28__3_n_0\,
      ram_reg_3(6 downto 0) => trunc_ln261_reg_976(6 downto 0),
      ram_reg_4(6 downto 0) => trunc_ln259_reg_961(6 downto 0),
      ram_reg_5 => ram_reg,
      ram_reg_6(6 downto 0) => tmp_s_reg_876(6 downto 0),
      ram_reg_7(6 downto 0) => trunc_ln257_reg_946(6 downto 0),
      trunc_ln246_reg_861 => trunc_ln246_reg_861,
      trunc_ln248_reg_881 => trunc_ln248_reg_881,
      trunc_ln250_reg_896 => trunc_ln250_reg_896,
      trunc_ln252_reg_911 => trunc_ln252_reg_911
    );
\tmp_166_reg_936[0]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => q1(7),
      I1 => \^ap_cs_fsm_reg[11]_0\(0),
      I2 => data0(0),
      O => \tmp_166_reg_936[0]_i_1__0_n_0\
    );
\tmp_166_reg_936_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \tmp_166_reg_936[0]_i_1__0_n_0\,
      Q => data0(0),
      R => '0'
    );
\tmp_s_reg_876_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => q0(1),
      Q => tmp_s_reg_876(0),
      R => '0'
    );
\tmp_s_reg_876_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => q0(2),
      Q => tmp_s_reg_876(1),
      R => '0'
    );
\tmp_s_reg_876_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => q0(3),
      Q => tmp_s_reg_876(2),
      R => '0'
    );
\tmp_s_reg_876_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => q0(4),
      Q => tmp_s_reg_876(3),
      R => '0'
    );
\tmp_s_reg_876_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => q0(5),
      Q => tmp_s_reg_876(4),
      R => '0'
    );
\tmp_s_reg_876_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => q0(6),
      Q => tmp_s_reg_876(5),
      R => '0'
    );
\tmp_s_reg_876_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => q0(7),
      Q => tmp_s_reg_876(6),
      R => '0'
    );
\trunc_ln246_reg_861_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => q0(0),
      Q => trunc_ln246_reg_861,
      R => '0'
    );
\trunc_ln248_reg_881[0]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => q0(0),
      I1 => ap_CS_fsm_state3,
      I2 => trunc_ln248_reg_881,
      O => \trunc_ln248_reg_881[0]_i_1__0_n_0\
    );
\trunc_ln248_reg_881_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \trunc_ln248_reg_881[0]_i_1__0_n_0\,
      Q => trunc_ln248_reg_881,
      R => '0'
    );
\trunc_ln250_reg_896[0]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => q1(0),
      I1 => ap_CS_fsm_state4,
      I2 => trunc_ln250_reg_896,
      O => \trunc_ln250_reg_896[0]_i_1__0_n_0\
    );
\trunc_ln250_reg_896_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \trunc_ln250_reg_896[0]_i_1__0_n_0\,
      Q => trunc_ln250_reg_896,
      R => '0'
    );
\trunc_ln252_reg_911[0]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => q1(0),
      I1 => ap_CS_fsm_state5,
      I2 => trunc_ln252_reg_911,
      O => \trunc_ln252_reg_911[0]_i_1__0_n_0\
    );
\trunc_ln252_reg_911_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \trunc_ln252_reg_911[0]_i_1__0_n_0\,
      Q => trunc_ln252_reg_911,
      R => '0'
    );
\trunc_ln257_reg_946_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state7,
      D => q1(0),
      Q => trunc_ln257_reg_946(0),
      R => '0'
    );
\trunc_ln257_reg_946_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state7,
      D => q1(1),
      Q => trunc_ln257_reg_946(1),
      R => '0'
    );
\trunc_ln257_reg_946_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state7,
      D => q1(2),
      Q => trunc_ln257_reg_946(2),
      R => '0'
    );
\trunc_ln257_reg_946_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state7,
      D => q1(3),
      Q => trunc_ln257_reg_946(3),
      R => '0'
    );
\trunc_ln257_reg_946_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state7,
      D => q1(4),
      Q => trunc_ln257_reg_946(4),
      R => '0'
    );
\trunc_ln257_reg_946_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state7,
      D => q1(5),
      Q => trunc_ln257_reg_946(5),
      R => '0'
    );
\trunc_ln257_reg_946_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state7,
      D => q1(6),
      Q => trunc_ln257_reg_946(6),
      R => '0'
    );
\trunc_ln259_reg_961_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state8,
      D => q1(0),
      Q => trunc_ln259_reg_961(0),
      R => '0'
    );
\trunc_ln259_reg_961_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state8,
      D => q1(1),
      Q => trunc_ln259_reg_961(1),
      R => '0'
    );
\trunc_ln259_reg_961_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state8,
      D => q1(2),
      Q => trunc_ln259_reg_961(2),
      R => '0'
    );
\trunc_ln259_reg_961_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state8,
      D => q1(3),
      Q => trunc_ln259_reg_961(3),
      R => '0'
    );
\trunc_ln259_reg_961_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state8,
      D => q1(4),
      Q => trunc_ln259_reg_961(4),
      R => '0'
    );
\trunc_ln259_reg_961_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state8,
      D => q1(5),
      Q => trunc_ln259_reg_961(5),
      R => '0'
    );
\trunc_ln259_reg_961_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state8,
      D => q1(6),
      Q => trunc_ln259_reg_961(6),
      R => '0'
    );
\trunc_ln261_reg_976_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state9,
      D => q1(0),
      Q => trunc_ln261_reg_976(0),
      R => '0'
    );
\trunc_ln261_reg_976_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state9,
      D => q1(1),
      Q => trunc_ln261_reg_976(1),
      R => '0'
    );
\trunc_ln261_reg_976_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state9,
      D => q1(2),
      Q => trunc_ln261_reg_976(2),
      R => '0'
    );
\trunc_ln261_reg_976_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state9,
      D => q1(3),
      Q => trunc_ln261_reg_976(3),
      R => '0'
    );
\trunc_ln261_reg_976_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state9,
      D => q1(4),
      Q => trunc_ln261_reg_976(4),
      R => '0'
    );
\trunc_ln261_reg_976_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state9,
      D => q1(5),
      Q => trunc_ln261_reg_976(5),
      R => '0'
    );
\trunc_ln261_reg_976_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state9,
      D => q1(6),
      Q => trunc_ln261_reg_976(6),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_116_1 is
  port (
    ap_enable_reg_pp0_iter1 : out STD_LOGIC;
    \src_assign_fu_44_reg[3]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    grp_ClefiaEncrypt_1_fu_190_ap_start_reg_reg : out STD_LOGIC;
    \src_assign_fu_44_reg[0]_0\ : out STD_LOGIC;
    \src_assign_fu_44_reg[1]_0\ : out STD_LOGIC;
    grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_116_1_fu_80_rin_address0 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    ap_enable_reg_pp0_iter1_reg_0 : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    grp_ClefiaEncrypt_1_fu_190_ap_start_reg : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \int_pt_shift0_reg[0]\ : in STD_LOGIC;
    \int_pt_shift0_reg[1]\ : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_116_1;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_116_1 is
  signal add_ln117_fu_88_p2 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal ap_loop_exit_ready_pp0_iter1_reg : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_4 : STD_LOGIC;
  signal grp_ClefiaEncrypt_1_fu_190_pt_address0 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal src_assign_fu_440 : STD_LOGIC;
  signal \^src_assign_fu_44_reg[3]_0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \src_assign_fu_44_reg_n_0_[0]\ : STD_LOGIC;
  signal \src_assign_fu_44_reg_n_0_[1]\ : STD_LOGIC;
  signal \src_assign_fu_44_reg_n_0_[2]\ : STD_LOGIC;
  signal \src_assign_fu_44_reg_n_0_[3]\ : STD_LOGIC;
begin
  \src_assign_fu_44_reg[3]_0\(1 downto 0) <= \^src_assign_fu_44_reg[3]_0\(1 downto 0);
ap_enable_reg_pp0_iter1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_enable_reg_pp0_iter1_reg_0,
      Q => ap_enable_reg_pp0_iter1,
      R => ap_rst_n_inv
    );
ap_loop_exit_ready_pp0_iter1_reg_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => flow_control_loop_pipe_sequential_init_U_n_4,
      Q => ap_loop_exit_ready_pp0_iter1_reg,
      R => '0'
    );
flow_control_loop_pipe_sequential_init_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_flow_control_loop_pipe_sequential_init_46
     port map (
      D(1 downto 0) => D(1 downto 0),
      Q(1 downto 0) => Q(1 downto 0),
      add_ln117_fu_88_p2(3 downto 0) => add_ln117_fu_88_p2(3 downto 0),
      ap_clk => ap_clk,
      ap_done_cache_reg_0 => ap_enable_reg_pp0_iter1_reg_0,
      ap_loop_exit_ready_pp0_iter1_reg => ap_loop_exit_ready_pp0_iter1_reg,
      ap_loop_exit_ready_pp0_iter1_reg_reg => \src_assign_fu_44_reg_n_0_[1]\,
      ap_loop_exit_ready_pp0_iter1_reg_reg_0 => \src_assign_fu_44_reg_n_0_[3]\,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      grp_ClefiaEncrypt_1_fu_190_ap_start_reg => grp_ClefiaEncrypt_1_fu_190_ap_start_reg,
      grp_ClefiaEncrypt_1_fu_190_ap_start_reg_reg => grp_ClefiaEncrypt_1_fu_190_ap_start_reg_reg,
      grp_ClefiaEncrypt_1_fu_190_pt_address0(1 downto 0) => grp_ClefiaEncrypt_1_fu_190_pt_address0(1 downto 0),
      \int_pt_shift0_reg[0]\ => \src_assign_fu_44_reg_n_0_[0]\,
      \int_pt_shift0_reg[0]_0\ => \int_pt_shift0_reg[0]\,
      \int_pt_shift0_reg[1]\ => \int_pt_shift0_reg[1]\,
      src_assign_fu_440 => src_assign_fu_440,
      \src_assign_fu_44_reg[0]\ => \src_assign_fu_44_reg[0]_0\,
      \src_assign_fu_44_reg[1]\ => \src_assign_fu_44_reg[1]_0\,
      \src_assign_fu_44_reg[2]\ => flow_control_loop_pipe_sequential_init_U_n_4,
      \src_assign_fu_44_reg[3]\(1 downto 0) => \^src_assign_fu_44_reg[3]_0\(1 downto 0),
      \zext_ln114_reg_112_reg[2]\ => \src_assign_fu_44_reg_n_0_[2]\
    );
\src_assign_fu_44_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_assign_fu_440,
      D => add_ln117_fu_88_p2(0),
      Q => \src_assign_fu_44_reg_n_0_[0]\,
      R => '0'
    );
\src_assign_fu_44_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_assign_fu_440,
      D => add_ln117_fu_88_p2(1),
      Q => \src_assign_fu_44_reg_n_0_[1]\,
      R => '0'
    );
\src_assign_fu_44_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_assign_fu_440,
      D => add_ln117_fu_88_p2(2),
      Q => \src_assign_fu_44_reg_n_0_[2]\,
      R => '0'
    );
\src_assign_fu_44_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_assign_fu_440,
      D => add_ln117_fu_88_p2(3),
      Q => \src_assign_fu_44_reg_n_0_[3]\,
      R => '0'
    );
\zext_ln114_reg_112_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => grp_ClefiaEncrypt_1_fu_190_pt_address0(0),
      Q => grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_116_1_fu_80_rin_address0(0),
      R => '0'
    );
\zext_ln114_reg_112_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => grp_ClefiaEncrypt_1_fu_190_pt_address0(1),
      Q => grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_116_1_fu_80_rin_address0(1),
      R => '0'
    );
\zext_ln114_reg_112_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \^src_assign_fu_44_reg[3]_0\(0),
      Q => grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_116_1_fu_80_rin_address0(2),
      R => '0'
    );
\zext_ln114_reg_112_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \^src_assign_fu_44_reg[3]_0\(1),
      Q => grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_116_1_fu_80_rin_address0(3),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_116_119 is
  port (
    rin_address0 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    fin_ce0 : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 2 downto 0 );
    WEBWE : out STD_LOGIC_VECTOR ( 0 to 0 );
    ADDRBWRADDR : out STD_LOGIC_VECTOR ( 0 to 0 );
    \zext_ln114_reg_98_reg[3]_0\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \ap_CS_fsm_reg[6]\ : out STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_116_119_fu_102_ap_start_reg : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \q1_reg[7]\ : in STD_LOGIC;
    grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_116_1_fu_80_rin_address0 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \q1_reg[7]_0\ : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    \ap_CS_fsm_reg[9]\ : in STD_LOGIC;
    ram_reg : in STD_LOGIC;
    icmp_ln193_fu_152_p2 : in STD_LOGIC;
    \ap_CS_fsm_reg[9]_0\ : in STD_LOGIC;
    WEA : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_116_119;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_116_119 is
  signal add_ln117_fu_74_p2 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal ap_enable_reg_pp0_iter1 : STD_LOGIC;
  signal ap_loop_exit_ready_pp0_iter1_reg : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_8 : STD_LOGIC;
  signal grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_116_119_fu_102_fin_address0 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_116_119_fu_102_rin_address0 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal idx105_fu_300 : STD_LOGIC;
  signal \idx105_fu_30_reg_n_0_[0]\ : STD_LOGIC;
  signal \idx105_fu_30_reg_n_0_[1]\ : STD_LOGIC;
  signal \idx105_fu_30_reg_n_0_[2]\ : STD_LOGIC;
  signal \idx105_fu_30_reg_n_0_[3]\ : STD_LOGIC;
begin
ap_enable_reg_pp0_iter1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_116_119_fu_102_ap_start_reg,
      Q => ap_enable_reg_pp0_iter1,
      R => ap_rst_n_inv
    );
ap_loop_exit_ready_pp0_iter1_reg_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => flow_control_loop_pipe_sequential_init_U_n_8,
      Q => ap_loop_exit_ready_pp0_iter1_reg,
      R => '0'
    );
flow_control_loop_pipe_sequential_init_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_flow_control_loop_pipe_sequential_init_49
     port map (
      D(2 downto 0) => D(2 downto 0),
      Q(5 downto 0) => Q(5 downto 0),
      add_ln117_fu_74_p2(3 downto 0) => add_ln117_fu_74_p2(3 downto 0),
      \ap_CS_fsm_reg[6]\ => \ap_CS_fsm_reg[6]\,
      \ap_CS_fsm_reg[9]\ => \ap_CS_fsm_reg[9]\,
      \ap_CS_fsm_reg[9]_0\ => \ap_CS_fsm_reg[9]_0\,
      ap_clk => ap_clk,
      ap_loop_exit_ready_pp0_iter1_reg => ap_loop_exit_ready_pp0_iter1_reg,
      ap_loop_exit_ready_pp0_iter1_reg_reg => \idx105_fu_30_reg_n_0_[1]\,
      ap_loop_exit_ready_pp0_iter1_reg_reg_0 => \idx105_fu_30_reg_n_0_[3]\,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_116_119_fu_102_ap_start_reg => grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_116_119_fu_102_ap_start_reg,
      grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_116_119_fu_102_rin_address0(3 downto 0) => grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_116_119_fu_102_rin_address0(3 downto 0),
      grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_116_1_fu_80_rin_address0(1 downto 0) => grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_116_1_fu_80_rin_address0(1 downto 0),
      icmp_ln193_fu_152_p2 => icmp_ln193_fu_152_p2,
      idx105_fu_300 => idx105_fu_300,
      \idx105_fu_30_reg[2]\ => flow_control_loop_pipe_sequential_init_U_n_8,
      \q1_reg[7]\ => \q1_reg[7]\,
      \q1_reg[7]_0\ => \q1_reg[7]_0\,
      rin_address0(3 downto 0) => rin_address0(3 downto 0),
      \zext_ln114_reg_98_reg[0]\ => \idx105_fu_30_reg_n_0_[0]\,
      \zext_ln114_reg_98_reg[2]\ => \idx105_fu_30_reg_n_0_[2]\
    );
\idx105_fu_30_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => idx105_fu_300,
      D => add_ln117_fu_74_p2(0),
      Q => \idx105_fu_30_reg_n_0_[0]\,
      R => '0'
    );
\idx105_fu_30_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => idx105_fu_300,
      D => add_ln117_fu_74_p2(1),
      Q => \idx105_fu_30_reg_n_0_[1]\,
      R => '0'
    );
\idx105_fu_30_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => idx105_fu_300,
      D => add_ln117_fu_74_p2(2),
      Q => \idx105_fu_30_reg_n_0_[2]\,
      R => '0'
    );
\idx105_fu_30_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => idx105_fu_300,
      D => add_ln117_fu_74_p2(3),
      Q => \idx105_fu_30_reg_n_0_[3]\,
      R => '0'
    );
\ram_reg_i_19__9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFD000"
    )
        port map (
      I0 => Q(5),
      I1 => \ap_CS_fsm_reg[9]\,
      I2 => ap_enable_reg_pp0_iter1,
      I3 => Q(3),
      I4 => WEA(0),
      O => WEBWE(0)
    );
\ram_reg_i_2__7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFD000"
    )
        port map (
      I0 => Q(5),
      I1 => \ap_CS_fsm_reg[9]\,
      I2 => ap_enable_reg_pp0_iter1,
      I3 => Q(3),
      I4 => ram_reg,
      O => fin_ce0
    );
\ram_reg_i_9__7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_116_119_fu_102_fin_address0(0),
      I1 => \ap_CS_fsm_reg[9]\,
      I2 => Q(5),
      O => ADDRBWRADDR(0)
    );
\zext_ln114_reg_98_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_116_119_fu_102_rin_address0(0),
      Q => grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_116_119_fu_102_fin_address0(0),
      R => '0'
    );
\zext_ln114_reg_98_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_116_119_fu_102_rin_address0(1),
      Q => \zext_ln114_reg_98_reg[3]_0\(0),
      R => '0'
    );
\zext_ln114_reg_98_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_116_119_fu_102_rin_address0(2),
      Q => \zext_ln114_reg_98_reg[3]_0\(1),
      R => '0'
    );
\zext_ln114_reg_98_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_116_119_fu_102_rin_address0(3),
      Q => \zext_ln114_reg_98_reg[3]_0\(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_116_120 is
  port (
    ADDRBWRADDR : out STD_LOGIC_VECTOR ( 3 downto 0 );
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \p_0_in__0\ : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \ap_CS_fsm_reg[10]\ : out STD_LOGIC;
    grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_116_120_fu_121_rout_address0 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_116_120_fu_121_ap_start_reg : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    ADDRARDADDR : in STD_LOGIC_VECTOR ( 2 downto 0 );
    ap_rst_n : in STD_LOGIC;
    grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_116_121_fu_127_ap_start_reg : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_116_120;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_116_120 is
  signal add_ln117_fu_74_p2 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal ap_enable_reg_pp0_iter1 : STD_LOGIC;
  signal ap_loop_exit_ready_pp0_iter1_reg : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_8 : STD_LOGIC;
  signal grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_116_120_fu_121_fout_address0 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal idx119_fu_300 : STD_LOGIC;
  signal \idx119_fu_30_reg_n_0_[0]\ : STD_LOGIC;
  signal \idx119_fu_30_reg_n_0_[1]\ : STD_LOGIC;
  signal \idx119_fu_30_reg_n_0_[2]\ : STD_LOGIC;
  signal \idx119_fu_30_reg_n_0_[3]\ : STD_LOGIC;
begin
ap_enable_reg_pp0_iter1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_116_120_fu_121_ap_start_reg,
      Q => ap_enable_reg_pp0_iter1,
      R => ap_rst_n_inv
    );
ap_loop_exit_ready_pp0_iter1_reg_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => flow_control_loop_pipe_sequential_init_U_n_8,
      Q => ap_loop_exit_ready_pp0_iter1_reg,
      R => '0'
    );
flow_control_loop_pipe_sequential_init_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_flow_control_loop_pipe_sequential_init_48
     port map (
      ADDRARDADDR(2 downto 0) => ADDRARDADDR(2 downto 0),
      ADDRBWRADDR(3 downto 0) => ADDRBWRADDR(3 downto 0),
      D(1 downto 0) => D(1 downto 0),
      Q(1 downto 0) => Q(1 downto 0),
      add_ln117_fu_74_p2(3 downto 0) => add_ln117_fu_74_p2(3 downto 0),
      \ap_CS_fsm_reg[10]\ => \ap_CS_fsm_reg[10]\,
      ap_clk => ap_clk,
      ap_loop_exit_ready_pp0_iter1_reg => ap_loop_exit_ready_pp0_iter1_reg,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_116_120_fu_121_ap_start_reg => grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_116_120_fu_121_ap_start_reg,
      grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_116_120_fu_121_fout_address0(3 downto 0) => grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_116_120_fu_121_fout_address0(3 downto 0),
      idx119_fu_300 => idx119_fu_300,
      \idx119_fu_30_reg[2]\ => flow_control_loop_pipe_sequential_init_U_n_8,
      ram_reg => \idx119_fu_30_reg_n_0_[1]\,
      ram_reg_0 => \idx119_fu_30_reg_n_0_[3]\,
      ram_reg_1 => \idx119_fu_30_reg_n_0_[2]\,
      ram_reg_2 => \idx119_fu_30_reg_n_0_[0]\
    );
\idx119_fu_30_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => idx119_fu_300,
      D => add_ln117_fu_74_p2(0),
      Q => \idx119_fu_30_reg_n_0_[0]\,
      R => '0'
    );
\idx119_fu_30_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => idx119_fu_300,
      D => add_ln117_fu_74_p2(1),
      Q => \idx119_fu_30_reg_n_0_[1]\,
      R => '0'
    );
\idx119_fu_30_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => idx119_fu_300,
      D => add_ln117_fu_74_p2(2),
      Q => \idx119_fu_30_reg_n_0_[2]\,
      R => '0'
    );
\idx119_fu_30_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => idx119_fu_300,
      D => add_ln117_fu_74_p2(3),
      Q => \idx119_fu_30_reg_n_0_[3]\,
      R => '0'
    );
\q0[7]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_116_121_fu_127_ap_start_reg,
      I1 => Q(2),
      I2 => Q(1),
      I3 => ap_enable_reg_pp0_iter1,
      O => E(0)
    );
ram_reg_0_15_0_0_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8088"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter1,
      I1 => Q(1),
      I2 => grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_116_121_fu_127_ap_start_reg,
      I3 => Q(2),
      O => \p_0_in__0\
    );
\zext_ln114_7_reg_98_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_116_120_fu_121_fout_address0(0),
      Q => grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_116_120_fu_121_rout_address0(0),
      R => '0'
    );
\zext_ln114_7_reg_98_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_116_120_fu_121_fout_address0(1),
      Q => grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_116_120_fu_121_rout_address0(1),
      R => '0'
    );
\zext_ln114_7_reg_98_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_116_120_fu_121_fout_address0(2),
      Q => grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_116_120_fu_121_rout_address0(2),
      R => '0'
    );
\zext_ln114_7_reg_98_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_116_120_fu_121_fout_address0(3),
      Q => grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_116_120_fu_121_rout_address0(3),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_116_121 is
  port (
    ap_enable_reg_pp0_iter1 : out STD_LOGIC;
    rout_address0 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \ap_CS_fsm_reg[12]\ : out STD_LOGIC;
    grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_116_121_fu_127_Clefia_enc_address0 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_116_121_fu_127_ap_start_reg : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_116_120_fu_121_rout_address0 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    ap_rst_n : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_116_121;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_116_121 is
  signal add_ln117_fu_88_p2 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal ap_loop_exit_ready_pp0_iter1_reg : STD_LOGIC;
  signal dst_assign_30_fu_440 : STD_LOGIC;
  signal \dst_assign_30_fu_44_reg_n_0_[0]\ : STD_LOGIC;
  signal \dst_assign_30_fu_44_reg_n_0_[1]\ : STD_LOGIC;
  signal \dst_assign_30_fu_44_reg_n_0_[2]\ : STD_LOGIC;
  signal \dst_assign_30_fu_44_reg_n_0_[3]\ : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_8 : STD_LOGIC;
  signal grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_116_121_fu_127_rout_address0 : STD_LOGIC_VECTOR ( 3 downto 0 );
begin
ap_enable_reg_pp0_iter1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_116_121_fu_127_ap_start_reg,
      Q => ap_enable_reg_pp0_iter1,
      R => ap_rst_n_inv
    );
ap_loop_exit_ready_pp0_iter1_reg_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => flow_control_loop_pipe_sequential_init_U_n_8,
      Q => ap_loop_exit_ready_pp0_iter1_reg,
      R => '0'
    );
\dst_assign_30_fu_44_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => dst_assign_30_fu_440,
      D => add_ln117_fu_88_p2(0),
      Q => \dst_assign_30_fu_44_reg_n_0_[0]\,
      R => '0'
    );
\dst_assign_30_fu_44_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => dst_assign_30_fu_440,
      D => add_ln117_fu_88_p2(1),
      Q => \dst_assign_30_fu_44_reg_n_0_[1]\,
      R => '0'
    );
\dst_assign_30_fu_44_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => dst_assign_30_fu_440,
      D => add_ln117_fu_88_p2(2),
      Q => \dst_assign_30_fu_44_reg_n_0_[2]\,
      R => '0'
    );
\dst_assign_30_fu_44_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => dst_assign_30_fu_440,
      D => add_ln117_fu_88_p2(3),
      Q => \dst_assign_30_fu_44_reg_n_0_[3]\,
      R => '0'
    );
flow_control_loop_pipe_sequential_init_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_flow_control_loop_pipe_sequential_init_47
     port map (
      D(1 downto 0) => D(1 downto 0),
      Q(1 downto 0) => Q(1 downto 0),
      add_ln117_fu_88_p2(3 downto 0) => add_ln117_fu_88_p2(3 downto 0),
      \ap_CS_fsm_reg[12]\ => \ap_CS_fsm_reg[12]\,
      ap_clk => ap_clk,
      ap_loop_exit_ready_pp0_iter1_reg => ap_loop_exit_ready_pp0_iter1_reg,
      ap_loop_exit_ready_pp0_iter1_reg_reg => \dst_assign_30_fu_44_reg_n_0_[3]\,
      ap_loop_exit_ready_pp0_iter1_reg_reg_0 => \dst_assign_30_fu_44_reg_n_0_[1]\,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      dst_assign_30_fu_440 => dst_assign_30_fu_440,
      \dst_assign_30_fu_44_reg[2]\ => flow_control_loop_pipe_sequential_init_U_n_8,
      grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_116_120_fu_121_rout_address0(3 downto 0) => grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_116_120_fu_121_rout_address0(3 downto 0),
      grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_116_121_fu_127_ap_start_reg => grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_116_121_fu_127_ap_start_reg,
      grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_116_121_fu_127_rout_address0(3 downto 0) => grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_116_121_fu_127_rout_address0(3 downto 0),
      rout_address0(3 downto 0) => rout_address0(3 downto 0),
      \zext_ln114_reg_112_reg[0]\ => \dst_assign_30_fu_44_reg_n_0_[0]\,
      \zext_ln114_reg_112_reg[2]\ => \dst_assign_30_fu_44_reg_n_0_[2]\
    );
\zext_ln114_reg_112_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_116_121_fu_127_rout_address0(0),
      Q => grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_116_121_fu_127_Clefia_enc_address0(0),
      R => '0'
    );
\zext_ln114_reg_112_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_116_121_fu_127_rout_address0(1),
      Q => grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_116_121_fu_127_Clefia_enc_address0(1),
      R => '0'
    );
\zext_ln114_reg_112_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_116_121_fu_127_rout_address0(2),
      Q => grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_116_121_fu_127_Clefia_enc_address0(2),
      R => '0'
    );
\zext_ln114_reg_112_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_116_121_fu_127_rout_address0(3),
      Q => grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_116_121_fu_127_Clefia_enc_address0(3),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_123_1 is
  port (
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    ap_enable_reg_pp0_iter1 : out STD_LOGIC;
    grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_123_1_fu_88_rin_address1 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    ram_reg : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \idx97_fu_46_reg[1]_0\ : out STD_LOGIC;
    grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_123_1_fu_88_rin_address0 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_123_1_fu_88_ap_start_reg : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \reuse_reg_fu_42_reg[7]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    q1 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_123_1_fu_88_ap_start_reg_reg : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_123_1;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_123_1 is
  signal \^e\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal addr_cmp_fu_125_p2 : STD_LOGIC;
  signal \addr_cmp_fu_125_p2_carry__0_i_1_n_0\ : STD_LOGIC;
  signal \addr_cmp_fu_125_p2_carry__0_i_2_n_0\ : STD_LOGIC;
  signal \addr_cmp_fu_125_p2_carry__0_i_3_n_0\ : STD_LOGIC;
  signal \addr_cmp_fu_125_p2_carry__0_i_4_n_0\ : STD_LOGIC;
  signal \addr_cmp_fu_125_p2_carry__0_n_0\ : STD_LOGIC;
  signal \addr_cmp_fu_125_p2_carry__0_n_1\ : STD_LOGIC;
  signal \addr_cmp_fu_125_p2_carry__0_n_2\ : STD_LOGIC;
  signal \addr_cmp_fu_125_p2_carry__0_n_3\ : STD_LOGIC;
  signal \addr_cmp_fu_125_p2_carry__1_i_1_n_0\ : STD_LOGIC;
  signal \addr_cmp_fu_125_p2_carry__1_i_2_n_0\ : STD_LOGIC;
  signal \addr_cmp_fu_125_p2_carry__1_i_3_n_0\ : STD_LOGIC;
  signal \addr_cmp_fu_125_p2_carry__1_i_4_n_0\ : STD_LOGIC;
  signal \addr_cmp_fu_125_p2_carry__1_n_0\ : STD_LOGIC;
  signal \addr_cmp_fu_125_p2_carry__1_n_1\ : STD_LOGIC;
  signal \addr_cmp_fu_125_p2_carry__1_n_2\ : STD_LOGIC;
  signal \addr_cmp_fu_125_p2_carry__1_n_3\ : STD_LOGIC;
  signal \addr_cmp_fu_125_p2_carry__2_i_1_n_0\ : STD_LOGIC;
  signal \addr_cmp_fu_125_p2_carry__2_i_2_n_0\ : STD_LOGIC;
  signal \addr_cmp_fu_125_p2_carry__2_i_3_n_0\ : STD_LOGIC;
  signal \addr_cmp_fu_125_p2_carry__2_i_4_n_0\ : STD_LOGIC;
  signal \addr_cmp_fu_125_p2_carry__2_n_0\ : STD_LOGIC;
  signal \addr_cmp_fu_125_p2_carry__2_n_1\ : STD_LOGIC;
  signal \addr_cmp_fu_125_p2_carry__2_n_2\ : STD_LOGIC;
  signal \addr_cmp_fu_125_p2_carry__2_n_3\ : STD_LOGIC;
  signal \addr_cmp_fu_125_p2_carry__3_i_1_n_0\ : STD_LOGIC;
  signal \addr_cmp_fu_125_p2_carry__3_i_2_n_0\ : STD_LOGIC;
  signal \addr_cmp_fu_125_p2_carry__3_i_3_n_0\ : STD_LOGIC;
  signal \addr_cmp_fu_125_p2_carry__3_i_4_n_0\ : STD_LOGIC;
  signal \addr_cmp_fu_125_p2_carry__3_n_0\ : STD_LOGIC;
  signal \addr_cmp_fu_125_p2_carry__3_n_1\ : STD_LOGIC;
  signal \addr_cmp_fu_125_p2_carry__3_n_2\ : STD_LOGIC;
  signal \addr_cmp_fu_125_p2_carry__3_n_3\ : STD_LOGIC;
  signal \addr_cmp_fu_125_p2_carry__4_i_1_n_0\ : STD_LOGIC;
  signal \addr_cmp_fu_125_p2_carry__4_i_2_n_0\ : STD_LOGIC;
  signal \addr_cmp_fu_125_p2_carry__4_n_3\ : STD_LOGIC;
  signal addr_cmp_fu_125_p2_carry_i_1_n_0 : STD_LOGIC;
  signal addr_cmp_fu_125_p2_carry_i_2_n_0 : STD_LOGIC;
  signal addr_cmp_fu_125_p2_carry_i_3_n_0 : STD_LOGIC;
  signal addr_cmp_fu_125_p2_carry_i_4_n_0 : STD_LOGIC;
  signal addr_cmp_fu_125_p2_carry_n_0 : STD_LOGIC;
  signal addr_cmp_fu_125_p2_carry_n_1 : STD_LOGIC;
  signal addr_cmp_fu_125_p2_carry_n_2 : STD_LOGIC;
  signal addr_cmp_fu_125_p2_carry_n_3 : STD_LOGIC;
  signal addr_cmp_reg_201 : STD_LOGIC;
  signal \^ap_enable_reg_pp0_iter1\ : STD_LOGIC;
  signal \ap_enable_reg_pp0_iter1_i_1__12_n_0\ : STD_LOGIC;
  signal ap_loop_exit_ready_pp0_iter2_reg : STD_LOGIC;
  signal ap_loop_exit_ready_pp0_iter2_reg_i_1_n_0 : STD_LOGIC;
  signal ap_loop_init : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_3 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_4 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_5 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_6 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_7 : STD_LOGIC;
  signal \^grp_clefiaencrypt_1_pipeline_vitis_loop_123_1_fu_88_rin_address1\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \^ram_reg\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal reuse_addr_reg_fu_38 : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal reuse_reg_fu_42 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_addr_cmp_fu_125_p2_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_addr_cmp_fu_125_p2_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_addr_cmp_fu_125_p2_carry__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_addr_cmp_fu_125_p2_carry__2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_addr_cmp_fu_125_p2_carry__3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_addr_cmp_fu_125_p2_carry__4_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_addr_cmp_fu_125_p2_carry__4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of ap_loop_exit_ready_pp0_iter2_reg_i_1 : label is "soft_lutpair160";
  attribute SOFT_HLUTNM of grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_123_1_fu_88_ap_start_reg_i_1 : label is "soft_lutpair160";
begin
  E(0) <= \^e\(0);
  ap_enable_reg_pp0_iter1 <= \^ap_enable_reg_pp0_iter1\;
  grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_123_1_fu_88_rin_address1(1 downto 0) <= \^grp_clefiaencrypt_1_pipeline_vitis_loop_123_1_fu_88_rin_address1\(1 downto 0);
  ram_reg(7 downto 0) <= \^ram_reg\(7 downto 0);
addr_cmp_fu_125_p2_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => addr_cmp_fu_125_p2_carry_n_0,
      CO(2) => addr_cmp_fu_125_p2_carry_n_1,
      CO(1) => addr_cmp_fu_125_p2_carry_n_2,
      CO(0) => addr_cmp_fu_125_p2_carry_n_3,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => NLW_addr_cmp_fu_125_p2_carry_O_UNCONNECTED(3 downto 0),
      S(3) => addr_cmp_fu_125_p2_carry_i_1_n_0,
      S(2) => addr_cmp_fu_125_p2_carry_i_2_n_0,
      S(1) => addr_cmp_fu_125_p2_carry_i_3_n_0,
      S(0) => addr_cmp_fu_125_p2_carry_i_4_n_0
    );
\addr_cmp_fu_125_p2_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => addr_cmp_fu_125_p2_carry_n_0,
      CO(3) => \addr_cmp_fu_125_p2_carry__0_n_0\,
      CO(2) => \addr_cmp_fu_125_p2_carry__0_n_1\,
      CO(1) => \addr_cmp_fu_125_p2_carry__0_n_2\,
      CO(0) => \addr_cmp_fu_125_p2_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_addr_cmp_fu_125_p2_carry__0_O_UNCONNECTED\(3 downto 0),
      S(3) => \addr_cmp_fu_125_p2_carry__0_i_1_n_0\,
      S(2) => \addr_cmp_fu_125_p2_carry__0_i_2_n_0\,
      S(1) => \addr_cmp_fu_125_p2_carry__0_i_3_n_0\,
      S(0) => \addr_cmp_fu_125_p2_carry__0_i_4_n_0\
    );
\addr_cmp_fu_125_p2_carry__0_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => reuse_addr_reg_fu_38(5),
      O => \addr_cmp_fu_125_p2_carry__0_i_1_n_0\
    );
\addr_cmp_fu_125_p2_carry__0_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => reuse_addr_reg_fu_38(5),
      O => \addr_cmp_fu_125_p2_carry__0_i_2_n_0\
    );
\addr_cmp_fu_125_p2_carry__0_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => reuse_addr_reg_fu_38(5),
      O => \addr_cmp_fu_125_p2_carry__0_i_3_n_0\
    );
\addr_cmp_fu_125_p2_carry__0_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => reuse_addr_reg_fu_38(5),
      O => \addr_cmp_fu_125_p2_carry__0_i_4_n_0\
    );
\addr_cmp_fu_125_p2_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \addr_cmp_fu_125_p2_carry__0_n_0\,
      CO(3) => \addr_cmp_fu_125_p2_carry__1_n_0\,
      CO(2) => \addr_cmp_fu_125_p2_carry__1_n_1\,
      CO(1) => \addr_cmp_fu_125_p2_carry__1_n_2\,
      CO(0) => \addr_cmp_fu_125_p2_carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_addr_cmp_fu_125_p2_carry__1_O_UNCONNECTED\(3 downto 0),
      S(3) => \addr_cmp_fu_125_p2_carry__1_i_1_n_0\,
      S(2) => \addr_cmp_fu_125_p2_carry__1_i_2_n_0\,
      S(1) => \addr_cmp_fu_125_p2_carry__1_i_3_n_0\,
      S(0) => \addr_cmp_fu_125_p2_carry__1_i_4_n_0\
    );
\addr_cmp_fu_125_p2_carry__1_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => reuse_addr_reg_fu_38(5),
      O => \addr_cmp_fu_125_p2_carry__1_i_1_n_0\
    );
\addr_cmp_fu_125_p2_carry__1_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => reuse_addr_reg_fu_38(5),
      O => \addr_cmp_fu_125_p2_carry__1_i_2_n_0\
    );
\addr_cmp_fu_125_p2_carry__1_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => reuse_addr_reg_fu_38(5),
      O => \addr_cmp_fu_125_p2_carry__1_i_3_n_0\
    );
\addr_cmp_fu_125_p2_carry__1_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => reuse_addr_reg_fu_38(5),
      O => \addr_cmp_fu_125_p2_carry__1_i_4_n_0\
    );
\addr_cmp_fu_125_p2_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \addr_cmp_fu_125_p2_carry__1_n_0\,
      CO(3) => \addr_cmp_fu_125_p2_carry__2_n_0\,
      CO(2) => \addr_cmp_fu_125_p2_carry__2_n_1\,
      CO(1) => \addr_cmp_fu_125_p2_carry__2_n_2\,
      CO(0) => \addr_cmp_fu_125_p2_carry__2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_addr_cmp_fu_125_p2_carry__2_O_UNCONNECTED\(3 downto 0),
      S(3) => \addr_cmp_fu_125_p2_carry__2_i_1_n_0\,
      S(2) => \addr_cmp_fu_125_p2_carry__2_i_2_n_0\,
      S(1) => \addr_cmp_fu_125_p2_carry__2_i_3_n_0\,
      S(0) => \addr_cmp_fu_125_p2_carry__2_i_4_n_0\
    );
\addr_cmp_fu_125_p2_carry__2_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => reuse_addr_reg_fu_38(5),
      O => \addr_cmp_fu_125_p2_carry__2_i_1_n_0\
    );
\addr_cmp_fu_125_p2_carry__2_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => reuse_addr_reg_fu_38(5),
      O => \addr_cmp_fu_125_p2_carry__2_i_2_n_0\
    );
\addr_cmp_fu_125_p2_carry__2_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => reuse_addr_reg_fu_38(5),
      O => \addr_cmp_fu_125_p2_carry__2_i_3_n_0\
    );
\addr_cmp_fu_125_p2_carry__2_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => reuse_addr_reg_fu_38(5),
      O => \addr_cmp_fu_125_p2_carry__2_i_4_n_0\
    );
\addr_cmp_fu_125_p2_carry__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \addr_cmp_fu_125_p2_carry__2_n_0\,
      CO(3) => \addr_cmp_fu_125_p2_carry__3_n_0\,
      CO(2) => \addr_cmp_fu_125_p2_carry__3_n_1\,
      CO(1) => \addr_cmp_fu_125_p2_carry__3_n_2\,
      CO(0) => \addr_cmp_fu_125_p2_carry__3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_addr_cmp_fu_125_p2_carry__3_O_UNCONNECTED\(3 downto 0),
      S(3) => \addr_cmp_fu_125_p2_carry__3_i_1_n_0\,
      S(2) => \addr_cmp_fu_125_p2_carry__3_i_2_n_0\,
      S(1) => \addr_cmp_fu_125_p2_carry__3_i_3_n_0\,
      S(0) => \addr_cmp_fu_125_p2_carry__3_i_4_n_0\
    );
\addr_cmp_fu_125_p2_carry__3_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => reuse_addr_reg_fu_38(5),
      O => \addr_cmp_fu_125_p2_carry__3_i_1_n_0\
    );
\addr_cmp_fu_125_p2_carry__3_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => reuse_addr_reg_fu_38(5),
      O => \addr_cmp_fu_125_p2_carry__3_i_2_n_0\
    );
\addr_cmp_fu_125_p2_carry__3_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => reuse_addr_reg_fu_38(5),
      O => \addr_cmp_fu_125_p2_carry__3_i_3_n_0\
    );
\addr_cmp_fu_125_p2_carry__3_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => reuse_addr_reg_fu_38(5),
      O => \addr_cmp_fu_125_p2_carry__3_i_4_n_0\
    );
\addr_cmp_fu_125_p2_carry__4\: unisim.vcomponents.CARRY4
     port map (
      CI => \addr_cmp_fu_125_p2_carry__3_n_0\,
      CO(3 downto 2) => \NLW_addr_cmp_fu_125_p2_carry__4_CO_UNCONNECTED\(3 downto 2),
      CO(1) => addr_cmp_fu_125_p2,
      CO(0) => \addr_cmp_fu_125_p2_carry__4_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_addr_cmp_fu_125_p2_carry__4_O_UNCONNECTED\(3 downto 0),
      S(3 downto 2) => B"00",
      S(1) => \addr_cmp_fu_125_p2_carry__4_i_1_n_0\,
      S(0) => \addr_cmp_fu_125_p2_carry__4_i_2_n_0\
    );
\addr_cmp_fu_125_p2_carry__4_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => reuse_addr_reg_fu_38(5),
      O => \addr_cmp_fu_125_p2_carry__4_i_1_n_0\
    );
\addr_cmp_fu_125_p2_carry__4_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => reuse_addr_reg_fu_38(5),
      O => \addr_cmp_fu_125_p2_carry__4_i_2_n_0\
    );
addr_cmp_fu_125_p2_carry_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => reuse_addr_reg_fu_38(5),
      O => addr_cmp_fu_125_p2_carry_i_1_n_0
    );
addr_cmp_fu_125_p2_carry_i_2: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => reuse_addr_reg_fu_38(5),
      O => addr_cmp_fu_125_p2_carry_i_2_n_0
    );
addr_cmp_fu_125_p2_carry_i_3: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => reuse_addr_reg_fu_38(5),
      O => addr_cmp_fu_125_p2_carry_i_3_n_0
    );
addr_cmp_fu_125_p2_carry_i_4: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^grp_clefiaencrypt_1_pipeline_vitis_loop_123_1_fu_88_rin_address1\(0),
      I1 => reuse_addr_reg_fu_38(0),
      I2 => \^grp_clefiaencrypt_1_pipeline_vitis_loop_123_1_fu_88_rin_address1\(1),
      I3 => reuse_addr_reg_fu_38(1),
      O => addr_cmp_fu_125_p2_carry_i_4_n_0
    );
\addr_cmp_reg_201_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => addr_cmp_fu_125_p2,
      Q => addr_cmp_reg_201,
      R => '0'
    );
\ap_enable_reg_pp0_iter1_i_1__12\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"08888888"
    )
        port map (
      I0 => ap_rst_n,
      I1 => grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_123_1_fu_88_ap_start_reg,
      I2 => \^grp_clefiaencrypt_1_pipeline_vitis_loop_123_1_fu_88_rin_address1\(1),
      I3 => \^grp_clefiaencrypt_1_pipeline_vitis_loop_123_1_fu_88_rin_address1\(0),
      I4 => \^ap_enable_reg_pp0_iter1\,
      O => \ap_enable_reg_pp0_iter1_i_1__12_n_0\
    );
ap_enable_reg_pp0_iter1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_enable_reg_pp0_iter1_i_1__12_n_0\,
      Q => \^ap_enable_reg_pp0_iter1\,
      R => '0'
    );
ap_enable_reg_pp0_iter2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^ap_enable_reg_pp0_iter1\,
      Q => \^e\(0),
      R => ap_rst_n_inv
    );
ap_loop_exit_ready_pp0_iter2_reg_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^ap_enable_reg_pp0_iter1\,
      I1 => \^grp_clefiaencrypt_1_pipeline_vitis_loop_123_1_fu_88_rin_address1\(0),
      I2 => \^grp_clefiaencrypt_1_pipeline_vitis_loop_123_1_fu_88_rin_address1\(1),
      O => ap_loop_exit_ready_pp0_iter2_reg_i_1_n_0
    );
ap_loop_exit_ready_pp0_iter2_reg_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => ap_loop_exit_ready_pp0_iter2_reg_i_1_n_0,
      Q => ap_loop_exit_ready_pp0_iter2_reg,
      R => '0'
    );
flow_control_loop_pipe_sequential_init_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_flow_control_loop_pipe_sequential_init_42
     port map (
      D(1 downto 0) => D(1 downto 0),
      Q(1 downto 0) => Q(1 downto 0),
      SR(0) => ap_loop_init,
      ap_clk => ap_clk,
      ap_loop_exit_ready_pp0_iter2_reg => ap_loop_exit_ready_pp0_iter2_reg,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_123_1_fu_88_ap_start_reg => grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_123_1_fu_88_ap_start_reg,
      \idx97_fu_46_reg[0]\ => flow_control_loop_pipe_sequential_init_U_n_7,
      \idx97_fu_46_reg[0]_0\ => \^ap_enable_reg_pp0_iter1\,
      \idx97_fu_46_reg[0]_1\ => \^grp_clefiaencrypt_1_pipeline_vitis_loop_123_1_fu_88_rin_address1\(1),
      \idx97_fu_46_reg[0]_2\ => \^grp_clefiaencrypt_1_pipeline_vitis_loop_123_1_fu_88_rin_address1\(0),
      \idx97_fu_46_reg[1]\ => flow_control_loop_pipe_sequential_init_U_n_6,
      reuse_addr_reg_fu_38(2) => reuse_addr_reg_fu_38(5),
      reuse_addr_reg_fu_38(1 downto 0) => reuse_addr_reg_fu_38(1 downto 0),
      \reuse_addr_reg_fu_38_reg[0]\ => flow_control_loop_pipe_sequential_init_U_n_4,
      \reuse_addr_reg_fu_38_reg[1]\ => flow_control_loop_pipe_sequential_init_U_n_3,
      \reuse_addr_reg_fu_38_reg[5]\ => flow_control_loop_pipe_sequential_init_U_n_5
    );
grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_123_1_fu_88_ap_start_reg_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF7FFF00"
    )
        port map (
      I0 => \^grp_clefiaencrypt_1_pipeline_vitis_loop_123_1_fu_88_rin_address1\(1),
      I1 => \^grp_clefiaencrypt_1_pipeline_vitis_loop_123_1_fu_88_rin_address1\(0),
      I2 => \^ap_enable_reg_pp0_iter1\,
      I3 => grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_123_1_fu_88_ap_start_reg_reg(0),
      I4 => grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_123_1_fu_88_ap_start_reg,
      O => \idx97_fu_46_reg[1]_0\
    );
\idx97_fu_46_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => flow_control_loop_pipe_sequential_init_U_n_7,
      Q => \^grp_clefiaencrypt_1_pipeline_vitis_loop_123_1_fu_88_rin_address1\(0),
      R => '0'
    );
\idx97_fu_46_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => flow_control_loop_pipe_sequential_init_U_n_6,
      Q => \^grp_clefiaencrypt_1_pipeline_vitis_loop_123_1_fu_88_rin_address1\(1),
      R => '0'
    );
\reuse_addr_reg_fu_38_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => flow_control_loop_pipe_sequential_init_U_n_4,
      Q => reuse_addr_reg_fu_38(0),
      R => '0'
    );
\reuse_addr_reg_fu_38_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => flow_control_loop_pipe_sequential_init_U_n_3,
      Q => reuse_addr_reg_fu_38(1),
      R => '0'
    );
\reuse_addr_reg_fu_38_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => flow_control_loop_pipe_sequential_init_U_n_5,
      Q => reuse_addr_reg_fu_38(5),
      R => '0'
    );
\reuse_reg_fu_42[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"56A6"
    )
        port map (
      I0 => \reuse_reg_fu_42_reg[7]_0\(0),
      I1 => q1(0),
      I2 => addr_cmp_reg_201,
      I3 => reuse_reg_fu_42(0),
      O => \^ram_reg\(0)
    );
\reuse_reg_fu_42[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"56A6"
    )
        port map (
      I0 => \reuse_reg_fu_42_reg[7]_0\(1),
      I1 => q1(1),
      I2 => addr_cmp_reg_201,
      I3 => reuse_reg_fu_42(1),
      O => \^ram_reg\(1)
    );
\reuse_reg_fu_42[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"56A6"
    )
        port map (
      I0 => \reuse_reg_fu_42_reg[7]_0\(2),
      I1 => q1(2),
      I2 => addr_cmp_reg_201,
      I3 => reuse_reg_fu_42(2),
      O => \^ram_reg\(2)
    );
\reuse_reg_fu_42[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"56A6"
    )
        port map (
      I0 => \reuse_reg_fu_42_reg[7]_0\(3),
      I1 => q1(3),
      I2 => addr_cmp_reg_201,
      I3 => reuse_reg_fu_42(3),
      O => \^ram_reg\(3)
    );
\reuse_reg_fu_42[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"56A6"
    )
        port map (
      I0 => \reuse_reg_fu_42_reg[7]_0\(4),
      I1 => q1(4),
      I2 => addr_cmp_reg_201,
      I3 => reuse_reg_fu_42(4),
      O => \^ram_reg\(4)
    );
\reuse_reg_fu_42[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"56A6"
    )
        port map (
      I0 => \reuse_reg_fu_42_reg[7]_0\(5),
      I1 => q1(5),
      I2 => addr_cmp_reg_201,
      I3 => reuse_reg_fu_42(5),
      O => \^ram_reg\(5)
    );
\reuse_reg_fu_42[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"56A6"
    )
        port map (
      I0 => \reuse_reg_fu_42_reg[7]_0\(6),
      I1 => q1(6),
      I2 => addr_cmp_reg_201,
      I3 => reuse_reg_fu_42(6),
      O => \^ram_reg\(6)
    );
\reuse_reg_fu_42[7]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"56A6"
    )
        port map (
      I0 => \reuse_reg_fu_42_reg[7]_0\(7),
      I1 => q1(7),
      I2 => addr_cmp_reg_201,
      I3 => reuse_reg_fu_42(7),
      O => \^ram_reg\(7)
    );
\reuse_reg_fu_42_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \^ram_reg\(0),
      Q => reuse_reg_fu_42(0),
      R => ap_loop_init
    );
\reuse_reg_fu_42_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \^ram_reg\(1),
      Q => reuse_reg_fu_42(1),
      R => ap_loop_init
    );
\reuse_reg_fu_42_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \^ram_reg\(2),
      Q => reuse_reg_fu_42(2),
      R => ap_loop_init
    );
\reuse_reg_fu_42_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \^ram_reg\(3),
      Q => reuse_reg_fu_42(3),
      R => ap_loop_init
    );
\reuse_reg_fu_42_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \^ram_reg\(4),
      Q => reuse_reg_fu_42(4),
      R => ap_loop_init
    );
\reuse_reg_fu_42_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \^ram_reg\(5),
      Q => reuse_reg_fu_42(5),
      R => ap_loop_init
    );
\reuse_reg_fu_42_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \^ram_reg\(6),
      Q => reuse_reg_fu_42(6),
      R => ap_loop_init
    );
\reuse_reg_fu_42_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \^ram_reg\(7),
      Q => reuse_reg_fu_42(7),
      R => ap_loop_init
    );
\rin_addr_reg_195_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \^grp_clefiaencrypt_1_pipeline_vitis_loop_123_1_fu_88_rin_address1\(0),
      Q => grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_123_1_fu_88_rin_address0(0),
      R => '0'
    );
\rin_addr_reg_195_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \^grp_clefiaencrypt_1_pipeline_vitis_loop_123_1_fu_88_rin_address1\(1),
      Q => grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_123_1_fu_88_rin_address0(1),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_123_118 is
  port (
    grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_123_118_fu_95_rin_address1 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    p_0_in : out STD_LOGIC;
    grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_116_119_fu_102_ap_start_reg_reg : out STD_LOGIC_VECTOR ( 0 to 0 );
    d0 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \rin_addr_reg_199_reg[1]_0\ : out STD_LOGIC;
    \rin_addr_reg_199_reg[0]_0\ : out STD_LOGIC;
    rin_address1 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \idx101_fu_46_reg[1]_0\ : out STD_LOGIC;
    \ap_CS_fsm_reg[10]\ : out STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_123_118_fu_95_ap_start_reg : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    \ram_reg_i_40__9_0\ : in STD_LOGIC;
    grp_ClefiaEncrypt_1_fu_190_rk_ce1 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 6 downto 0 );
    \ram_reg_i_40__9_1\ : in STD_LOGIC;
    ap_enable_reg_pp0_iter1 : in STD_LOGIC;
    grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_116_119_fu_102_ap_start_reg : in STD_LOGIC;
    \q0_reg[7]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_enable_reg_pp0_iter1_0 : in STD_LOGIC;
    \q1_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    pt_q0 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \reuse_reg_fu_42_reg[7]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    q1 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_123_1_fu_88_rin_address0 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_116_1_fu_80_rin_address0 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_123_1_fu_88_rin_address1 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_123_118_fu_95_ap_start_reg_reg : in STD_LOGIC_VECTOR ( 0 to 0 );
    ram_reg : in STD_LOGIC_VECTOR ( 0 to 0 );
    grp_ClefiaDecrypt_1_fu_212_rk_ce0 : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_123_118;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_123_118 is
  signal \^e\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal addr_cmp_fu_129_p2 : STD_LOGIC;
  signal \addr_cmp_fu_129_p2_carry__0_i_1_n_0\ : STD_LOGIC;
  signal \addr_cmp_fu_129_p2_carry__0_i_2_n_0\ : STD_LOGIC;
  signal \addr_cmp_fu_129_p2_carry__0_i_3_n_0\ : STD_LOGIC;
  signal \addr_cmp_fu_129_p2_carry__0_i_4_n_0\ : STD_LOGIC;
  signal \addr_cmp_fu_129_p2_carry__0_n_0\ : STD_LOGIC;
  signal \addr_cmp_fu_129_p2_carry__0_n_1\ : STD_LOGIC;
  signal \addr_cmp_fu_129_p2_carry__0_n_2\ : STD_LOGIC;
  signal \addr_cmp_fu_129_p2_carry__0_n_3\ : STD_LOGIC;
  signal \addr_cmp_fu_129_p2_carry__1_i_1_n_0\ : STD_LOGIC;
  signal \addr_cmp_fu_129_p2_carry__1_i_2_n_0\ : STD_LOGIC;
  signal \addr_cmp_fu_129_p2_carry__1_i_3_n_0\ : STD_LOGIC;
  signal \addr_cmp_fu_129_p2_carry__1_i_4_n_0\ : STD_LOGIC;
  signal \addr_cmp_fu_129_p2_carry__1_n_0\ : STD_LOGIC;
  signal \addr_cmp_fu_129_p2_carry__1_n_1\ : STD_LOGIC;
  signal \addr_cmp_fu_129_p2_carry__1_n_2\ : STD_LOGIC;
  signal \addr_cmp_fu_129_p2_carry__1_n_3\ : STD_LOGIC;
  signal \addr_cmp_fu_129_p2_carry__2_i_1_n_0\ : STD_LOGIC;
  signal \addr_cmp_fu_129_p2_carry__2_i_2_n_0\ : STD_LOGIC;
  signal \addr_cmp_fu_129_p2_carry__2_i_3_n_0\ : STD_LOGIC;
  signal \addr_cmp_fu_129_p2_carry__2_i_4_n_0\ : STD_LOGIC;
  signal \addr_cmp_fu_129_p2_carry__2_n_0\ : STD_LOGIC;
  signal \addr_cmp_fu_129_p2_carry__2_n_1\ : STD_LOGIC;
  signal \addr_cmp_fu_129_p2_carry__2_n_2\ : STD_LOGIC;
  signal \addr_cmp_fu_129_p2_carry__2_n_3\ : STD_LOGIC;
  signal \addr_cmp_fu_129_p2_carry__3_i_1_n_0\ : STD_LOGIC;
  signal \addr_cmp_fu_129_p2_carry__3_i_2_n_0\ : STD_LOGIC;
  signal \addr_cmp_fu_129_p2_carry__3_i_3_n_0\ : STD_LOGIC;
  signal \addr_cmp_fu_129_p2_carry__3_i_4_n_0\ : STD_LOGIC;
  signal \addr_cmp_fu_129_p2_carry__3_n_0\ : STD_LOGIC;
  signal \addr_cmp_fu_129_p2_carry__3_n_1\ : STD_LOGIC;
  signal \addr_cmp_fu_129_p2_carry__3_n_2\ : STD_LOGIC;
  signal \addr_cmp_fu_129_p2_carry__3_n_3\ : STD_LOGIC;
  signal \addr_cmp_fu_129_p2_carry__4_i_1_n_0\ : STD_LOGIC;
  signal \addr_cmp_fu_129_p2_carry__4_i_2_n_0\ : STD_LOGIC;
  signal \addr_cmp_fu_129_p2_carry__4_n_3\ : STD_LOGIC;
  signal addr_cmp_fu_129_p2_carry_i_1_n_0 : STD_LOGIC;
  signal addr_cmp_fu_129_p2_carry_i_2_n_0 : STD_LOGIC;
  signal addr_cmp_fu_129_p2_carry_i_3_n_0 : STD_LOGIC;
  signal addr_cmp_fu_129_p2_carry_i_4_n_0 : STD_LOGIC;
  signal addr_cmp_fu_129_p2_carry_n_0 : STD_LOGIC;
  signal addr_cmp_fu_129_p2_carry_n_1 : STD_LOGIC;
  signal addr_cmp_fu_129_p2_carry_n_2 : STD_LOGIC;
  signal addr_cmp_fu_129_p2_carry_n_3 : STD_LOGIC;
  signal addr_cmp_reg_205 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter1_1 : STD_LOGIC;
  signal \ap_enable_reg_pp0_iter1_i_1__13_n_0\ : STD_LOGIC;
  signal ap_loop_exit_ready_pp0_iter2_reg : STD_LOGIC;
  signal \ap_loop_exit_ready_pp0_iter2_reg_i_1__0_n_0\ : STD_LOGIC;
  signal ap_loop_init : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_3 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_4 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_5 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_6 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_7 : STD_LOGIC;
  signal grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_123_118_fu_95_rin_address0 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \^grp_clefiaencrypt_1_pipeline_vitis_loop_123_118_fu_95_rin_address1\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_123_118_fu_95_rin_d0 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_123_118_fu_95_rin_we0 : STD_LOGIC;
  signal grp_ClefiaEncrypt_1_fu_190_rk_ce0 : STD_LOGIC;
  signal ram_reg_0_15_0_0_i_10_n_0 : STD_LOGIC;
  signal reuse_addr_reg_fu_38 : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal reuse_reg_fu_42 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_addr_cmp_fu_129_p2_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_addr_cmp_fu_129_p2_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_addr_cmp_fu_129_p2_carry__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_addr_cmp_fu_129_p2_carry__2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_addr_cmp_fu_129_p2_carry__3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_addr_cmp_fu_129_p2_carry__4_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_addr_cmp_fu_129_p2_carry__4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \ap_loop_exit_ready_pp0_iter2_reg_i_1__0\ : label is "soft_lutpair144";
  attribute SOFT_HLUTNM of grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_123_118_fu_95_ap_start_reg_i_1 : label is "soft_lutpair144";
begin
  E(0) <= \^e\(0);
  grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_123_118_fu_95_rin_address1(1 downto 0) <= \^grp_clefiaencrypt_1_pipeline_vitis_loop_123_118_fu_95_rin_address1\(1 downto 0);
addr_cmp_fu_129_p2_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => addr_cmp_fu_129_p2_carry_n_0,
      CO(2) => addr_cmp_fu_129_p2_carry_n_1,
      CO(1) => addr_cmp_fu_129_p2_carry_n_2,
      CO(0) => addr_cmp_fu_129_p2_carry_n_3,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => NLW_addr_cmp_fu_129_p2_carry_O_UNCONNECTED(3 downto 0),
      S(3) => addr_cmp_fu_129_p2_carry_i_1_n_0,
      S(2) => addr_cmp_fu_129_p2_carry_i_2_n_0,
      S(1) => addr_cmp_fu_129_p2_carry_i_3_n_0,
      S(0) => addr_cmp_fu_129_p2_carry_i_4_n_0
    );
\addr_cmp_fu_129_p2_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => addr_cmp_fu_129_p2_carry_n_0,
      CO(3) => \addr_cmp_fu_129_p2_carry__0_n_0\,
      CO(2) => \addr_cmp_fu_129_p2_carry__0_n_1\,
      CO(1) => \addr_cmp_fu_129_p2_carry__0_n_2\,
      CO(0) => \addr_cmp_fu_129_p2_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_addr_cmp_fu_129_p2_carry__0_O_UNCONNECTED\(3 downto 0),
      S(3) => \addr_cmp_fu_129_p2_carry__0_i_1_n_0\,
      S(2) => \addr_cmp_fu_129_p2_carry__0_i_2_n_0\,
      S(1) => \addr_cmp_fu_129_p2_carry__0_i_3_n_0\,
      S(0) => \addr_cmp_fu_129_p2_carry__0_i_4_n_0\
    );
\addr_cmp_fu_129_p2_carry__0_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => reuse_addr_reg_fu_38(5),
      O => \addr_cmp_fu_129_p2_carry__0_i_1_n_0\
    );
\addr_cmp_fu_129_p2_carry__0_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => reuse_addr_reg_fu_38(5),
      O => \addr_cmp_fu_129_p2_carry__0_i_2_n_0\
    );
\addr_cmp_fu_129_p2_carry__0_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => reuse_addr_reg_fu_38(5),
      O => \addr_cmp_fu_129_p2_carry__0_i_3_n_0\
    );
\addr_cmp_fu_129_p2_carry__0_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => reuse_addr_reg_fu_38(5),
      O => \addr_cmp_fu_129_p2_carry__0_i_4_n_0\
    );
\addr_cmp_fu_129_p2_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \addr_cmp_fu_129_p2_carry__0_n_0\,
      CO(3) => \addr_cmp_fu_129_p2_carry__1_n_0\,
      CO(2) => \addr_cmp_fu_129_p2_carry__1_n_1\,
      CO(1) => \addr_cmp_fu_129_p2_carry__1_n_2\,
      CO(0) => \addr_cmp_fu_129_p2_carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_addr_cmp_fu_129_p2_carry__1_O_UNCONNECTED\(3 downto 0),
      S(3) => \addr_cmp_fu_129_p2_carry__1_i_1_n_0\,
      S(2) => \addr_cmp_fu_129_p2_carry__1_i_2_n_0\,
      S(1) => \addr_cmp_fu_129_p2_carry__1_i_3_n_0\,
      S(0) => \addr_cmp_fu_129_p2_carry__1_i_4_n_0\
    );
\addr_cmp_fu_129_p2_carry__1_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => reuse_addr_reg_fu_38(5),
      O => \addr_cmp_fu_129_p2_carry__1_i_1_n_0\
    );
\addr_cmp_fu_129_p2_carry__1_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => reuse_addr_reg_fu_38(5),
      O => \addr_cmp_fu_129_p2_carry__1_i_2_n_0\
    );
\addr_cmp_fu_129_p2_carry__1_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => reuse_addr_reg_fu_38(5),
      O => \addr_cmp_fu_129_p2_carry__1_i_3_n_0\
    );
\addr_cmp_fu_129_p2_carry__1_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => reuse_addr_reg_fu_38(5),
      O => \addr_cmp_fu_129_p2_carry__1_i_4_n_0\
    );
\addr_cmp_fu_129_p2_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \addr_cmp_fu_129_p2_carry__1_n_0\,
      CO(3) => \addr_cmp_fu_129_p2_carry__2_n_0\,
      CO(2) => \addr_cmp_fu_129_p2_carry__2_n_1\,
      CO(1) => \addr_cmp_fu_129_p2_carry__2_n_2\,
      CO(0) => \addr_cmp_fu_129_p2_carry__2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_addr_cmp_fu_129_p2_carry__2_O_UNCONNECTED\(3 downto 0),
      S(3) => \addr_cmp_fu_129_p2_carry__2_i_1_n_0\,
      S(2) => \addr_cmp_fu_129_p2_carry__2_i_2_n_0\,
      S(1) => \addr_cmp_fu_129_p2_carry__2_i_3_n_0\,
      S(0) => \addr_cmp_fu_129_p2_carry__2_i_4_n_0\
    );
\addr_cmp_fu_129_p2_carry__2_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => reuse_addr_reg_fu_38(5),
      O => \addr_cmp_fu_129_p2_carry__2_i_1_n_0\
    );
\addr_cmp_fu_129_p2_carry__2_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => reuse_addr_reg_fu_38(5),
      O => \addr_cmp_fu_129_p2_carry__2_i_2_n_0\
    );
\addr_cmp_fu_129_p2_carry__2_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => reuse_addr_reg_fu_38(5),
      O => \addr_cmp_fu_129_p2_carry__2_i_3_n_0\
    );
\addr_cmp_fu_129_p2_carry__2_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => reuse_addr_reg_fu_38(5),
      O => \addr_cmp_fu_129_p2_carry__2_i_4_n_0\
    );
\addr_cmp_fu_129_p2_carry__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \addr_cmp_fu_129_p2_carry__2_n_0\,
      CO(3) => \addr_cmp_fu_129_p2_carry__3_n_0\,
      CO(2) => \addr_cmp_fu_129_p2_carry__3_n_1\,
      CO(1) => \addr_cmp_fu_129_p2_carry__3_n_2\,
      CO(0) => \addr_cmp_fu_129_p2_carry__3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_addr_cmp_fu_129_p2_carry__3_O_UNCONNECTED\(3 downto 0),
      S(3) => \addr_cmp_fu_129_p2_carry__3_i_1_n_0\,
      S(2) => \addr_cmp_fu_129_p2_carry__3_i_2_n_0\,
      S(1) => \addr_cmp_fu_129_p2_carry__3_i_3_n_0\,
      S(0) => \addr_cmp_fu_129_p2_carry__3_i_4_n_0\
    );
\addr_cmp_fu_129_p2_carry__3_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => reuse_addr_reg_fu_38(5),
      O => \addr_cmp_fu_129_p2_carry__3_i_1_n_0\
    );
\addr_cmp_fu_129_p2_carry__3_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => reuse_addr_reg_fu_38(5),
      O => \addr_cmp_fu_129_p2_carry__3_i_2_n_0\
    );
\addr_cmp_fu_129_p2_carry__3_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => reuse_addr_reg_fu_38(5),
      O => \addr_cmp_fu_129_p2_carry__3_i_3_n_0\
    );
\addr_cmp_fu_129_p2_carry__3_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => reuse_addr_reg_fu_38(5),
      O => \addr_cmp_fu_129_p2_carry__3_i_4_n_0\
    );
\addr_cmp_fu_129_p2_carry__4\: unisim.vcomponents.CARRY4
     port map (
      CI => \addr_cmp_fu_129_p2_carry__3_n_0\,
      CO(3 downto 2) => \NLW_addr_cmp_fu_129_p2_carry__4_CO_UNCONNECTED\(3 downto 2),
      CO(1) => addr_cmp_fu_129_p2,
      CO(0) => \addr_cmp_fu_129_p2_carry__4_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_addr_cmp_fu_129_p2_carry__4_O_UNCONNECTED\(3 downto 0),
      S(3 downto 2) => B"00",
      S(1) => \addr_cmp_fu_129_p2_carry__4_i_1_n_0\,
      S(0) => \addr_cmp_fu_129_p2_carry__4_i_2_n_0\
    );
\addr_cmp_fu_129_p2_carry__4_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => reuse_addr_reg_fu_38(5),
      O => \addr_cmp_fu_129_p2_carry__4_i_1_n_0\
    );
\addr_cmp_fu_129_p2_carry__4_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => reuse_addr_reg_fu_38(5),
      O => \addr_cmp_fu_129_p2_carry__4_i_2_n_0\
    );
addr_cmp_fu_129_p2_carry_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => reuse_addr_reg_fu_38(5),
      O => addr_cmp_fu_129_p2_carry_i_1_n_0
    );
addr_cmp_fu_129_p2_carry_i_2: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => reuse_addr_reg_fu_38(5),
      O => addr_cmp_fu_129_p2_carry_i_2_n_0
    );
addr_cmp_fu_129_p2_carry_i_3: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => reuse_addr_reg_fu_38(5),
      O => addr_cmp_fu_129_p2_carry_i_3_n_0
    );
addr_cmp_fu_129_p2_carry_i_4: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^grp_clefiaencrypt_1_pipeline_vitis_loop_123_118_fu_95_rin_address1\(0),
      I1 => reuse_addr_reg_fu_38(0),
      I2 => \^grp_clefiaencrypt_1_pipeline_vitis_loop_123_118_fu_95_rin_address1\(1),
      I3 => reuse_addr_reg_fu_38(1),
      O => addr_cmp_fu_129_p2_carry_i_4_n_0
    );
\addr_cmp_reg_205_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => addr_cmp_fu_129_p2,
      Q => addr_cmp_reg_205,
      R => '0'
    );
\ap_enable_reg_pp0_iter1_i_1__13\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"08888888"
    )
        port map (
      I0 => ap_rst_n,
      I1 => grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_123_118_fu_95_ap_start_reg,
      I2 => \^grp_clefiaencrypt_1_pipeline_vitis_loop_123_118_fu_95_rin_address1\(1),
      I3 => \^grp_clefiaencrypt_1_pipeline_vitis_loop_123_118_fu_95_rin_address1\(0),
      I4 => ap_enable_reg_pp0_iter1_1,
      O => \ap_enable_reg_pp0_iter1_i_1__13_n_0\
    );
ap_enable_reg_pp0_iter1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_enable_reg_pp0_iter1_i_1__13_n_0\,
      Q => ap_enable_reg_pp0_iter1_1,
      R => '0'
    );
ap_enable_reg_pp0_iter2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_enable_reg_pp0_iter1_1,
      Q => grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_123_118_fu_95_rin_we0,
      R => ap_rst_n_inv
    );
\ap_loop_exit_ready_pp0_iter2_reg_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter1_1,
      I1 => \^grp_clefiaencrypt_1_pipeline_vitis_loop_123_118_fu_95_rin_address1\(0),
      I2 => \^grp_clefiaencrypt_1_pipeline_vitis_loop_123_118_fu_95_rin_address1\(1),
      O => \ap_loop_exit_ready_pp0_iter2_reg_i_1__0_n_0\
    );
ap_loop_exit_ready_pp0_iter2_reg_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \ap_loop_exit_ready_pp0_iter2_reg_i_1__0_n_0\,
      Q => ap_loop_exit_ready_pp0_iter2_reg,
      R => '0'
    );
flow_control_loop_pipe_sequential_init_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_flow_control_loop_pipe_sequential_init_45
     port map (
      D(1 downto 0) => D(1 downto 0),
      Q(1 downto 0) => Q(3 downto 2),
      SR(0) => ap_loop_init,
      ap_clk => ap_clk,
      ap_enable_reg_pp0_iter1_1 => ap_enable_reg_pp0_iter1_1,
      ap_loop_exit_ready_pp0_iter2_reg => ap_loop_exit_ready_pp0_iter2_reg,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_123_118_fu_95_ap_start_reg => grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_123_118_fu_95_ap_start_reg,
      \idx101_fu_46_reg[0]\ => flow_control_loop_pipe_sequential_init_U_n_7,
      \idx101_fu_46_reg[0]_0\ => \^grp_clefiaencrypt_1_pipeline_vitis_loop_123_118_fu_95_rin_address1\(1),
      \idx101_fu_46_reg[0]_1\ => \^grp_clefiaencrypt_1_pipeline_vitis_loop_123_118_fu_95_rin_address1\(0),
      \idx101_fu_46_reg[1]\ => flow_control_loop_pipe_sequential_init_U_n_6,
      reuse_addr_reg_fu_38(2) => reuse_addr_reg_fu_38(5),
      reuse_addr_reg_fu_38(1 downto 0) => reuse_addr_reg_fu_38(1 downto 0),
      \reuse_addr_reg_fu_38_reg[0]\ => flow_control_loop_pipe_sequential_init_U_n_4,
      \reuse_addr_reg_fu_38_reg[1]\ => flow_control_loop_pipe_sequential_init_U_n_3,
      \reuse_addr_reg_fu_38_reg[5]\ => flow_control_loop_pipe_sequential_init_U_n_5
    );
grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_123_118_fu_95_ap_start_reg_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF7FFF00"
    )
        port map (
      I0 => \^grp_clefiaencrypt_1_pipeline_vitis_loop_123_118_fu_95_rin_address1\(1),
      I1 => \^grp_clefiaencrypt_1_pipeline_vitis_loop_123_118_fu_95_rin_address1\(0),
      I2 => ap_enable_reg_pp0_iter1_1,
      I3 => grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_123_118_fu_95_ap_start_reg_reg(0),
      I4 => grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_123_118_fu_95_ap_start_reg,
      O => \idx101_fu_46_reg[1]_0\
    );
\idx101_fu_46_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => flow_control_loop_pipe_sequential_init_U_n_7,
      Q => \^grp_clefiaencrypt_1_pipeline_vitis_loop_123_118_fu_95_rin_address1\(0),
      R => '0'
    );
\idx101_fu_46_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => flow_control_loop_pipe_sequential_init_U_n_6,
      Q => \^grp_clefiaencrypt_1_pipeline_vitis_loop_123_118_fu_95_rin_address1\(1),
      R => '0'
    );
\q0[7]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_116_119_fu_102_ap_start_reg,
      I1 => Q(4),
      I2 => ram_reg_0_15_0_0_i_10_n_0,
      O => grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_116_119_fu_102_ap_start_reg_reg(0)
    );
\q1[7]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter1_1,
      I1 => Q(3),
      I2 => ap_enable_reg_pp0_iter1,
      I3 => Q(1),
      O => \^e\(0)
    );
ram_reg_0_15_0_0_i_10: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBB888B888B888"
    )
        port map (
      I0 => grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_123_118_fu_95_rin_we0,
      I1 => Q(3),
      I2 => \q0_reg[7]\(0),
      I3 => Q(1),
      I4 => Q(0),
      I5 => ap_enable_reg_pp0_iter1_0,
      O => ram_reg_0_15_0_0_i_10_n_0
    );
ram_reg_0_15_0_0_i_11: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_123_118_fu_95_rin_address0(0),
      I1 => Q(3),
      I2 => grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_123_1_fu_88_rin_address0(0),
      I3 => Q(1),
      I4 => grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_116_1_fu_80_rin_address0(0),
      O => \rin_addr_reg_199_reg[0]_0\
    );
ram_reg_0_15_0_0_i_12: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_123_118_fu_95_rin_address0(1),
      I1 => Q(3),
      I2 => grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_123_1_fu_88_rin_address0(1),
      I3 => Q(1),
      I4 => grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_116_1_fu_80_rin_address0(1),
      O => \rin_addr_reg_199_reg[1]_0\
    );
\ram_reg_0_15_0_0_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_123_118_fu_95_rin_d0(0),
      I1 => Q(3),
      I2 => \q1_reg[7]\(0),
      I3 => Q(1),
      I4 => pt_q0(0),
      O => d0(0)
    );
\ram_reg_0_15_0_0_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A2"
    )
        port map (
      I0 => ram_reg_0_15_0_0_i_10_n_0,
      I1 => Q(4),
      I2 => grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_116_119_fu_102_ap_start_reg,
      O => p_0_in
    );
ram_reg_0_15_0_0_i_7: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^grp_clefiaencrypt_1_pipeline_vitis_loop_123_118_fu_95_rin_address1\(0),
      I1 => Q(3),
      I2 => grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_123_1_fu_88_rin_address1(0),
      O => rin_address1(0)
    );
ram_reg_0_15_0_0_i_8: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^grp_clefiaencrypt_1_pipeline_vitis_loop_123_118_fu_95_rin_address1\(1),
      I1 => Q(3),
      I2 => grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_123_1_fu_88_rin_address1(1),
      O => rin_address1(1)
    );
ram_reg_0_15_1_1_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_123_118_fu_95_rin_d0(1),
      I1 => Q(3),
      I2 => \q1_reg[7]\(1),
      I3 => Q(1),
      I4 => pt_q0(1),
      O => d0(1)
    );
ram_reg_0_15_2_2_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_123_118_fu_95_rin_d0(2),
      I1 => Q(3),
      I2 => \q1_reg[7]\(2),
      I3 => Q(1),
      I4 => pt_q0(2),
      O => d0(2)
    );
ram_reg_0_15_3_3_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_123_118_fu_95_rin_d0(3),
      I1 => Q(3),
      I2 => \q1_reg[7]\(3),
      I3 => Q(1),
      I4 => pt_q0(3),
      O => d0(3)
    );
ram_reg_0_15_4_4_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_123_118_fu_95_rin_d0(4),
      I1 => Q(3),
      I2 => \q1_reg[7]\(4),
      I3 => Q(1),
      I4 => pt_q0(4),
      O => d0(4)
    );
ram_reg_0_15_5_5_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_123_118_fu_95_rin_d0(5),
      I1 => Q(3),
      I2 => \q1_reg[7]\(5),
      I3 => Q(1),
      I4 => pt_q0(5),
      O => d0(5)
    );
ram_reg_0_15_6_6_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_123_118_fu_95_rin_d0(6),
      I1 => Q(3),
      I2 => \q1_reg[7]\(6),
      I3 => Q(1),
      I4 => pt_q0(6),
      O => d0(6)
    );
ram_reg_0_15_7_7_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_123_118_fu_95_rin_d0(7),
      I1 => Q(3),
      I2 => \q1_reg[7]\(7),
      I3 => Q(1),
      I4 => pt_q0(7),
      O => d0(7)
    );
\ram_reg_i_156__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF000000F2"
    )
        port map (
      I0 => \^e\(0),
      I1 => \ram_reg_i_40__9_0\,
      I2 => grp_ClefiaEncrypt_1_fu_190_rk_ce1,
      I3 => Q(5),
      I4 => Q(6),
      I5 => \ram_reg_i_40__9_1\,
      O => grp_ClefiaEncrypt_1_fu_190_rk_ce0
    );
\ram_reg_i_40__9\: unisim.vcomponents.MUXF7
     port map (
      I0 => grp_ClefiaEncrypt_1_fu_190_rk_ce0,
      I1 => grp_ClefiaDecrypt_1_fu_212_rk_ce0,
      O => \ap_CS_fsm_reg[10]\,
      S => ram_reg(0)
    );
\reuse_addr_reg_fu_38_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => flow_control_loop_pipe_sequential_init_U_n_4,
      Q => reuse_addr_reg_fu_38(0),
      R => '0'
    );
\reuse_addr_reg_fu_38_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => flow_control_loop_pipe_sequential_init_U_n_3,
      Q => reuse_addr_reg_fu_38(1),
      R => '0'
    );
\reuse_addr_reg_fu_38_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => flow_control_loop_pipe_sequential_init_U_n_5,
      Q => reuse_addr_reg_fu_38(5),
      R => '0'
    );
\reuse_reg_fu_42[0]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"56A6"
    )
        port map (
      I0 => \reuse_reg_fu_42_reg[7]_0\(0),
      I1 => q1(0),
      I2 => addr_cmp_reg_205,
      I3 => reuse_reg_fu_42(0),
      O => grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_123_118_fu_95_rin_d0(0)
    );
\reuse_reg_fu_42[1]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"56A6"
    )
        port map (
      I0 => \reuse_reg_fu_42_reg[7]_0\(1),
      I1 => q1(1),
      I2 => addr_cmp_reg_205,
      I3 => reuse_reg_fu_42(1),
      O => grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_123_118_fu_95_rin_d0(1)
    );
\reuse_reg_fu_42[2]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"56A6"
    )
        port map (
      I0 => \reuse_reg_fu_42_reg[7]_0\(2),
      I1 => q1(2),
      I2 => addr_cmp_reg_205,
      I3 => reuse_reg_fu_42(2),
      O => grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_123_118_fu_95_rin_d0(2)
    );
\reuse_reg_fu_42[3]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"56A6"
    )
        port map (
      I0 => \reuse_reg_fu_42_reg[7]_0\(3),
      I1 => q1(3),
      I2 => addr_cmp_reg_205,
      I3 => reuse_reg_fu_42(3),
      O => grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_123_118_fu_95_rin_d0(3)
    );
\reuse_reg_fu_42[4]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"56A6"
    )
        port map (
      I0 => \reuse_reg_fu_42_reg[7]_0\(4),
      I1 => q1(4),
      I2 => addr_cmp_reg_205,
      I3 => reuse_reg_fu_42(4),
      O => grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_123_118_fu_95_rin_d0(4)
    );
\reuse_reg_fu_42[5]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"56A6"
    )
        port map (
      I0 => \reuse_reg_fu_42_reg[7]_0\(5),
      I1 => q1(5),
      I2 => addr_cmp_reg_205,
      I3 => reuse_reg_fu_42(5),
      O => grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_123_118_fu_95_rin_d0(5)
    );
\reuse_reg_fu_42[6]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"56A6"
    )
        port map (
      I0 => \reuse_reg_fu_42_reg[7]_0\(6),
      I1 => q1(6),
      I2 => addr_cmp_reg_205,
      I3 => reuse_reg_fu_42(6),
      O => grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_123_118_fu_95_rin_d0(6)
    );
\reuse_reg_fu_42[7]_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"56A6"
    )
        port map (
      I0 => \reuse_reg_fu_42_reg[7]_0\(7),
      I1 => q1(7),
      I2 => addr_cmp_reg_205,
      I3 => reuse_reg_fu_42(7),
      O => grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_123_118_fu_95_rin_d0(7)
    );
\reuse_reg_fu_42_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_123_118_fu_95_rin_we0,
      D => grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_123_118_fu_95_rin_d0(0),
      Q => reuse_reg_fu_42(0),
      R => ap_loop_init
    );
\reuse_reg_fu_42_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_123_118_fu_95_rin_we0,
      D => grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_123_118_fu_95_rin_d0(1),
      Q => reuse_reg_fu_42(1),
      R => ap_loop_init
    );
\reuse_reg_fu_42_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_123_118_fu_95_rin_we0,
      D => grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_123_118_fu_95_rin_d0(2),
      Q => reuse_reg_fu_42(2),
      R => ap_loop_init
    );
\reuse_reg_fu_42_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_123_118_fu_95_rin_we0,
      D => grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_123_118_fu_95_rin_d0(3),
      Q => reuse_reg_fu_42(3),
      R => ap_loop_init
    );
\reuse_reg_fu_42_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_123_118_fu_95_rin_we0,
      D => grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_123_118_fu_95_rin_d0(4),
      Q => reuse_reg_fu_42(4),
      R => ap_loop_init
    );
\reuse_reg_fu_42_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_123_118_fu_95_rin_we0,
      D => grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_123_118_fu_95_rin_d0(5),
      Q => reuse_reg_fu_42(5),
      R => ap_loop_init
    );
\reuse_reg_fu_42_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_123_118_fu_95_rin_we0,
      D => grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_123_118_fu_95_rin_d0(6),
      Q => reuse_reg_fu_42(6),
      R => ap_loop_init
    );
\reuse_reg_fu_42_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_123_118_fu_95_rin_we0,
      D => grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_123_118_fu_95_rin_d0(7),
      Q => reuse_reg_fu_42(7),
      R => ap_loop_init
    );
\rin_addr_reg_199_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \^grp_clefiaencrypt_1_pipeline_vitis_loop_123_118_fu_95_rin_address1\(0),
      Q => grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_123_118_fu_95_rin_address0(0),
      R => '0'
    );
\rin_addr_reg_199_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \^grp_clefiaencrypt_1_pipeline_vitis_loop_123_118_fu_95_rin_address1\(1),
      Q => grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_123_118_fu_95_rin_address0(1),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_123_122 is
  port (
    Q : out STD_LOGIC_VECTOR ( 1 downto 0 );
    Clefia_enc_addr_reg_173_reg0 : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \Clefia_enc_addr_reg_173_reg[2]_0\ : out STD_LOGIC;
    grp_ClefiaEncrypt_1_fu_190_Clefia_enc_address0 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \indvars_iv2_fu_52_reg[1]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \ap_CS_fsm_reg[14]\ : out STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_123_122_fu_134_ap_start_reg : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    mem_reg_i_37 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_116_121_fu_127_Clefia_enc_address0 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    mem_reg_i_39 : in STD_LOGIC;
    mem_reg_i_37_0 : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_123_122;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_123_122 is
  signal Clefia_enc_addr_reg_173 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \^clefia_enc_addr_reg_173_reg0\ : STD_LOGIC;
  signal \^q\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal ap_NS_fsm : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal flow_control_loop_pipe_sequential_init_U_n_11 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_12 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_13 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_8 : STD_LOGIC;
  signal \^indvars_iv2_fu_52_reg[1]_0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \indvars_iv2_fu_52_reg_n_0_[0]\ : STD_LOGIC;
  signal \indvars_iv2_fu_52_reg_n_0_[1]\ : STD_LOGIC;
  signal \indvars_iv2_fu_52_reg_n_0_[2]\ : STD_LOGIC;
  attribute FSM_ENCODING : string;
  attribute FSM_ENCODING of \ap_CS_fsm_reg[0]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[1]\ : label is "none";
begin
  Clefia_enc_addr_reg_173_reg0 <= \^clefia_enc_addr_reg_173_reg0\;
  Q(1 downto 0) <= \^q\(1 downto 0);
  \indvars_iv2_fu_52_reg[1]_0\(1 downto 0) <= \^indvars_iv2_fu_52_reg[1]_0\(1 downto 0);
\Clefia_enc_addr_reg_173_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^clefia_enc_addr_reg_173_reg0\,
      D => \^indvars_iv2_fu_52_reg[1]_0\(0),
      Q => Clefia_enc_addr_reg_173(0),
      R => '0'
    );
\Clefia_enc_addr_reg_173_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^clefia_enc_addr_reg_173_reg0\,
      D => \^indvars_iv2_fu_52_reg[1]_0\(1),
      Q => Clefia_enc_addr_reg_173(1),
      R => '0'
    );
\Clefia_enc_addr_reg_173_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^clefia_enc_addr_reg_173_reg0\,
      D => flow_control_loop_pipe_sequential_init_U_n_8,
      Q => Clefia_enc_addr_reg_173(2),
      R => '0'
    );
\ap_CS_fsm_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(0),
      Q => \^q\(0),
      S => ap_rst_n_inv
    );
\ap_CS_fsm_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(1),
      Q => \^q\(1),
      R => ap_rst_n_inv
    );
flow_control_loop_pipe_sequential_init_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_flow_control_loop_pipe_sequential_init_44
     port map (
      \Clefia_enc_addr_reg_173_reg[2]\ => \Clefia_enc_addr_reg_173_reg[2]_0\,
      \Clefia_enc_addr_reg_173_reg[2]_0\(2) => \indvars_iv2_fu_52_reg_n_0_[2]\,
      \Clefia_enc_addr_reg_173_reg[2]_0\(1) => \indvars_iv2_fu_52_reg_n_0_[1]\,
      \Clefia_enc_addr_reg_173_reg[2]_0\(0) => \indvars_iv2_fu_52_reg_n_0_[0]\,
      D(1 downto 0) => ap_NS_fsm(1 downto 0),
      E(0) => \^clefia_enc_addr_reg_173_reg0\,
      Q(1 downto 0) => \^q\(1 downto 0),
      \ap_CS_fsm_reg[14]\ => \ap_CS_fsm_reg[14]\,
      ap_clk => ap_clk,
      ap_done_cache_reg_0(1 downto 0) => D(1 downto 0),
      ap_loop_init_int_reg_0(2) => flow_control_loop_pipe_sequential_init_U_n_8,
      ap_loop_init_int_reg_0(1 downto 0) => \^indvars_iv2_fu_52_reg[1]_0\(1 downto 0),
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_116_121_fu_127_Clefia_enc_address0(2 downto 0) => grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_116_121_fu_127_Clefia_enc_address0(2 downto 0),
      grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_123_122_fu_134_ap_start_reg => grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_123_122_fu_134_ap_start_reg,
      grp_ClefiaEncrypt_1_fu_190_Clefia_enc_address0(1 downto 0) => grp_ClefiaEncrypt_1_fu_190_Clefia_enc_address0(1 downto 0),
      \indvars_iv2_fu_52_reg[2]\(2) => flow_control_loop_pipe_sequential_init_U_n_11,
      \indvars_iv2_fu_52_reg[2]\(1) => flow_control_loop_pipe_sequential_init_U_n_12,
      \indvars_iv2_fu_52_reg[2]\(0) => flow_control_loop_pipe_sequential_init_U_n_13,
      mem_reg(2 downto 0) => Clefia_enc_addr_reg_173(2 downto 0),
      mem_reg_i_37(2 downto 0) => mem_reg_i_37(2 downto 0),
      mem_reg_i_37_0 => mem_reg_i_37_0,
      mem_reg_i_39 => mem_reg_i_39
    );
\indvars_iv2_fu_52_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^clefia_enc_addr_reg_173_reg0\,
      D => flow_control_loop_pipe_sequential_init_U_n_13,
      Q => \indvars_iv2_fu_52_reg_n_0_[0]\,
      R => '0'
    );
\indvars_iv2_fu_52_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^clefia_enc_addr_reg_173_reg0\,
      D => flow_control_loop_pipe_sequential_init_U_n_12,
      Q => \indvars_iv2_fu_52_reg_n_0_[1]\,
      R => '0'
    );
\indvars_iv2_fu_52_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^clefia_enc_addr_reg_173_reg0\,
      D => flow_control_loop_pipe_sequential_init_U_n_11,
      Q => \indvars_iv2_fu_52_reg_n_0_[2]\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_123_123 is
  port (
    grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_123_123_fu_143_ap_start_reg_reg : out STD_LOGIC;
    grp_ClefiaEncrypt_1_fu_190_Clefia_enc_we0 : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    \ap_CS_fsm_reg[16]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \Clefia_enc_addr_reg_181_reg[1]_0\ : out STD_LOGIC;
    \Clefia_enc_addr_reg_181_reg[0]_0\ : out STD_LOGIC;
    \ap_CS_fsm_reg[16]_0\ : out STD_LOGIC;
    \ap_CS_fsm_reg[3]\ : out STD_LOGIC;
    Clefia_enc_ce0 : out STD_LOGIC;
    \ap_CS_fsm_reg[5]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \ap_CS_fsm_reg[3]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_123_123_fu_143_ap_start_reg_reg_0 : out STD_LOGIC;
    grp_clefia_Pipeline_VITIS_LOOP_116_1_fu_205_ap_start_reg_reg : out STD_LOGIC;
    grp_clefia_Pipeline_VITIS_LOOP_116_1_fu_205_ap_start_reg_reg_0 : out STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_123_123_fu_143_ap_start_reg : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 4 downto 0 );
    grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_123_122_fu_134_ap_start_reg : in STD_LOGIC;
    mem_reg : in STD_LOGIC_VECTOR ( 1 downto 0 );
    Clefia_enc_addr_reg_173_reg0 : in STD_LOGIC;
    \ram_reg_i_93__5\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_rst_n : in STD_LOGIC;
    grp_ClefiaEncrypt_1_fu_190_ap_start_reg : in STD_LOGIC;
    ap_enable_reg_pp0_iter1 : in STD_LOGIC;
    ram_reg : in STD_LOGIC_VECTOR ( 3 downto 0 );
    ram_reg_0 : in STD_LOGIC;
    ram_reg_1 : in STD_LOGIC;
    ram_reg_2 : in STD_LOGIC;
    grp_clefia_Pipeline_VITIS_LOOP_116_1_fu_205_ap_start_reg : in STD_LOGIC;
    mem_reg_0 : in STD_LOGIC;
    ap_loop_init : in STD_LOGIC;
    mem_reg_1 : in STD_LOGIC;
    grp_clefia_Pipeline_VITIS_LOOP_116_1_fu_205_Clefia_enc_address0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_116_121_fu_127_Clefia_enc_address0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clefia_enc_address0 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \int_Clefia_enc_shift0_reg[1]\ : in STD_LOGIC;
    \int_Clefia_enc_shift0_reg[0]\ : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_123_123;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_123_123 is
  signal Clefia_enc_addr_reg_181 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal Clefia_enc_addr_reg_1810 : STD_LOGIC;
  signal \^d\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \ap_CS_fsm_reg_n_0_[0]\ : STD_LOGIC;
  signal ap_NS_fsm : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal flow_control_loop_pipe_sequential_init_U_n_10 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_11 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_12 : STD_LOGIC;
  signal grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_123_123_fu_143_Clefia_enc_we0 : STD_LOGIC;
  signal \^grp_clefiaencrypt_1_fu_190_clefia_enc_we0\ : STD_LOGIC;
  signal \indvars_iv_fu_52_reg_n_0_[0]\ : STD_LOGIC;
  signal \indvars_iv_fu_52_reg_n_0_[1]\ : STD_LOGIC;
  signal \indvars_iv_fu_52_reg_n_0_[2]\ : STD_LOGIC;
  signal mem_reg_i_41_n_0 : STD_LOGIC;
  signal zext_ln121_120_fu_149_p1 : STD_LOGIC_VECTOR ( 2 to 2 );
  signal zext_ln121_fu_124_p1 : STD_LOGIC_VECTOR ( 1 to 1 );
  attribute FSM_ENCODING : string;
  attribute FSM_ENCODING of \ap_CS_fsm_reg[0]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[1]\ : label is "none";
begin
  D(0) <= \^d\(0);
  grp_ClefiaEncrypt_1_fu_190_Clefia_enc_we0 <= \^grp_clefiaencrypt_1_fu_190_clefia_enc_we0\;
\Clefia_enc_addr_reg_181_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => Clefia_enc_addr_reg_1810,
      D => \^d\(0),
      Q => Clefia_enc_addr_reg_181(0),
      R => '0'
    );
\Clefia_enc_addr_reg_181_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => Clefia_enc_addr_reg_1810,
      D => zext_ln121_fu_124_p1(1),
      Q => Clefia_enc_addr_reg_181(1),
      R => '0'
    );
\Clefia_enc_addr_reg_181_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => Clefia_enc_addr_reg_1810,
      D => zext_ln121_120_fu_149_p1(2),
      Q => Clefia_enc_addr_reg_181(2),
      R => '0'
    );
\ap_CS_fsm_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(0),
      Q => \ap_CS_fsm_reg_n_0_[0]\,
      S => ap_rst_n_inv
    );
\ap_CS_fsm_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(1),
      Q => grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_123_123_fu_143_Clefia_enc_we0,
      R => ap_rst_n_inv
    );
flow_control_loop_pipe_sequential_init_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_flow_control_loop_pipe_sequential_init_43
     port map (
      Clefia_enc_addr_reg_173_reg0 => Clefia_enc_addr_reg_173_reg0,
      \Clefia_enc_addr_reg_181_reg[0]\ => \Clefia_enc_addr_reg_181_reg[0]_0\,
      \Clefia_enc_addr_reg_181_reg[1]\ => \Clefia_enc_addr_reg_181_reg[1]_0\,
      Clefia_enc_address0(1 downto 0) => Clefia_enc_address0(1 downto 0),
      Clefia_enc_ce0 => Clefia_enc_ce0,
      D(2) => zext_ln121_120_fu_149_p1(2),
      D(1) => zext_ln121_fu_124_p1(1),
      D(0) => \^d\(0),
      E(0) => Clefia_enc_addr_reg_1810,
      Q(3 downto 1) => Q(4 downto 2),
      Q(0) => Q(0),
      \ap_CS_fsm_reg[0]\(1) => grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_123_123_fu_143_Clefia_enc_we0,
      \ap_CS_fsm_reg[0]\(0) => \ap_CS_fsm_reg_n_0_[0]\,
      \ap_CS_fsm_reg[16]\(1 downto 0) => \ap_CS_fsm_reg[16]\(1 downto 0),
      \ap_CS_fsm_reg[16]_0\ => \ap_CS_fsm_reg[16]_0\,
      \ap_CS_fsm_reg[1]\(1 downto 0) => ap_NS_fsm(1 downto 0),
      \ap_CS_fsm_reg[3]\ => \ap_CS_fsm_reg[3]\,
      \ap_CS_fsm_reg[3]_0\(1 downto 0) => \ap_CS_fsm_reg[3]_0\(1 downto 0),
      \ap_CS_fsm_reg[5]\(1 downto 0) => \ap_CS_fsm_reg[5]\(1 downto 0),
      ap_clk => ap_clk,
      ap_loop_init => ap_loop_init,
      ap_loop_init_int_reg_0(2) => flow_control_loop_pipe_sequential_init_U_n_10,
      ap_loop_init_int_reg_0(1) => flow_control_loop_pipe_sequential_init_U_n_11,
      ap_loop_init_int_reg_0(0) => flow_control_loop_pipe_sequential_init_U_n_12,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_116_121_fu_127_Clefia_enc_address0(0) => grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_116_121_fu_127_Clefia_enc_address0(0),
      grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_123_123_fu_143_ap_start_reg => grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_123_123_fu_143_ap_start_reg,
      grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_123_123_fu_143_ap_start_reg_reg => grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_123_123_fu_143_ap_start_reg_reg_0,
      grp_ClefiaEncrypt_1_fu_190_Clefia_enc_we0 => \^grp_clefiaencrypt_1_fu_190_clefia_enc_we0\,
      grp_ClefiaEncrypt_1_fu_190_ap_start_reg => grp_ClefiaEncrypt_1_fu_190_ap_start_reg,
      grp_clefia_Pipeline_VITIS_LOOP_116_1_fu_205_Clefia_enc_address0(0) => grp_clefia_Pipeline_VITIS_LOOP_116_1_fu_205_Clefia_enc_address0(0),
      grp_clefia_Pipeline_VITIS_LOOP_116_1_fu_205_ap_start_reg => grp_clefia_Pipeline_VITIS_LOOP_116_1_fu_205_ap_start_reg,
      grp_clefia_Pipeline_VITIS_LOOP_116_1_fu_205_ap_start_reg_reg => grp_clefia_Pipeline_VITIS_LOOP_116_1_fu_205_ap_start_reg_reg,
      grp_clefia_Pipeline_VITIS_LOOP_116_1_fu_205_ap_start_reg_reg_0 => grp_clefia_Pipeline_VITIS_LOOP_116_1_fu_205_ap_start_reg_reg_0,
      \indvars_iv_fu_52_reg[2]\(2) => \indvars_iv_fu_52_reg_n_0_[2]\,
      \indvars_iv_fu_52_reg[2]\(1) => \indvars_iv_fu_52_reg_n_0_[1]\,
      \indvars_iv_fu_52_reg[2]\(0) => \indvars_iv_fu_52_reg_n_0_[0]\,
      \int_Clefia_enc_shift0_reg[0]\ => mem_reg_i_41_n_0,
      \int_Clefia_enc_shift0_reg[0]_0\ => \int_Clefia_enc_shift0_reg[0]\,
      \int_Clefia_enc_shift0_reg[1]\ => \int_Clefia_enc_shift0_reg[1]\,
      mem_reg(2 downto 0) => Clefia_enc_addr_reg_181(2 downto 0),
      mem_reg_0 => mem_reg_0,
      mem_reg_1 => mem_reg_1,
      ram_reg(3 downto 0) => ram_reg(3 downto 0),
      ram_reg_0 => ram_reg_0,
      ram_reg_1 => ram_reg_1,
      ram_reg_2 => ram_reg_2,
      \ram_reg_i_93__5_0\(0) => \ram_reg_i_93__5\(0)
    );
\indvars_iv_fu_52_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => Clefia_enc_addr_reg_1810,
      D => flow_control_loop_pipe_sequential_init_U_n_12,
      Q => \indvars_iv_fu_52_reg_n_0_[0]\,
      R => '0'
    );
\indvars_iv_fu_52_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => Clefia_enc_addr_reg_1810,
      D => flow_control_loop_pipe_sequential_init_U_n_11,
      Q => \indvars_iv_fu_52_reg_n_0_[1]\,
      R => '0'
    );
\indvars_iv_fu_52_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => Clefia_enc_addr_reg_1810,
      D => flow_control_loop_pipe_sequential_init_U_n_10,
      Q => \indvars_iv_fu_52_reg_n_0_[2]\,
      R => '0'
    );
mem_reg_i_38: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBB888B888B888"
    )
        port map (
      I0 => grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_123_123_fu_143_Clefia_enc_we0,
      I1 => Q(4),
      I2 => mem_reg(1),
      I3 => Q(2),
      I4 => Q(1),
      I5 => ap_enable_reg_pp0_iter1,
      O => \^grp_clefiaencrypt_1_fu_190_clefia_enc_we0\
    );
mem_reg_i_41: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_123_123_fu_143_ap_start_reg,
      I1 => \ap_CS_fsm_reg_n_0_[0]\,
      O => mem_reg_i_41_n_0
    );
ram_reg_i_359: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8F80808080808080"
    )
        port map (
      I0 => grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_123_123_fu_143_ap_start_reg,
      I1 => \ap_CS_fsm_reg_n_0_[0]\,
      I2 => Q(4),
      I3 => Q(2),
      I4 => grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_123_122_fu_134_ap_start_reg,
      I5 => mem_reg(0),
      O => grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_123_123_fu_143_ap_start_reg_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_193_1 is
  port (
    grp_ClefiaEncrypt_1_fu_190_rk_ce1 : out STD_LOGIC;
    \ap_CS_fsm_reg[9]_0\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    ADDRARDADDR : out STD_LOGIC_VECTOR ( 2 downto 0 );
    WEA : out STD_LOGIC_VECTOR ( 0 to 0 );
    fout_ce0 : out STD_LOGIC;
    fout_ce1 : out STD_LOGIC;
    \ap_CS_fsm_reg[19]_0\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    ap_loop_exit_ready_pp0_iter1_reg_reg_0 : out STD_LOGIC;
    \ap_CS_fsm_reg[0]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \rk_offset_read_reg_977_reg[6]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \icmp_ln193_reg_172_reg[0]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \idx97_fu_46_reg[1]\ : out STD_LOGIC;
    \ap_CS_fsm_reg[5]_0\ : out STD_LOGIC;
    DIADI : out STD_LOGIC_VECTOR ( 7 downto 0 );
    DIBDI : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \ap_CS_fsm_reg[8]_0\ : out STD_LOGIC;
    \ap_CS_fsm_reg[10]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \ap_CS_fsm_reg[10]_1\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \ap_CS_fsm_reg[10]_2\ : out STD_LOGIC;
    \ap_CS_fsm_reg[10]_3\ : out STD_LOGIC;
    \ap_CS_fsm_reg[2]_0\ : out STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    reg_315_reg : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ADDRBWRADDR : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_rst_n : in STD_LOGIC;
    grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_193_1_fu_108_ap_start_reg : in STD_LOGIC;
    ram_reg : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 5 downto 0 );
    ram_reg_0 : in STD_LOGIC;
    ram_reg_1 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_116_120_fu_121_ap_start_reg : in STD_LOGIC;
    \dec12_i_in_fu_80_reg[3]_0\ : in STD_LOGIC;
    \dec12_i_in_fu_80_reg[3]_1\ : in STD_LOGIC;
    \dec12_i_in_fu_80_reg[3]_2\ : in STD_LOGIC;
    \ram_reg_i_93__5\ : in STD_LOGIC;
    shl_ln_reg_176 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_123_1_fu_88_rin_address1 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_123_118_fu_95_rin_address1 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \ram_reg_i_97__5\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \ram_reg_i_97__5_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    DOBDO : in STD_LOGIC_VECTOR ( 7 downto 0 );
    DOADO : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ram_reg_2 : in STD_LOGIC;
    grp_ClefiaKeySet128_fu_176_rk_address0 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ram_reg_3 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ram_reg_4 : in STD_LOGIC;
    ram_reg_5 : in STD_LOGIC;
    grp_ClefiaKeySet128_fu_176_rk_address1 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ram_reg_6 : in STD_LOGIC;
    ram_reg_7 : in STD_LOGIC;
    ram_reg_8 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    ram_reg_9 : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_193_1;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_193_1 is
  signal \^addrardaddr\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal add_ln188_1_fu_465_p2 : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal \add_ln188_1_fu_465_p2_carry__0_i_1_n_0\ : STD_LOGIC;
  signal \add_ln188_1_fu_465_p2_carry__0_i_2_n_0\ : STD_LOGIC;
  signal \add_ln188_1_fu_465_p2_carry__0_i_3_n_0\ : STD_LOGIC;
  signal \add_ln188_1_fu_465_p2_carry__0_i_4_n_0\ : STD_LOGIC;
  signal \add_ln188_1_fu_465_p2_carry__0_n_0\ : STD_LOGIC;
  signal \add_ln188_1_fu_465_p2_carry__0_n_1\ : STD_LOGIC;
  signal \add_ln188_1_fu_465_p2_carry__0_n_2\ : STD_LOGIC;
  signal \add_ln188_1_fu_465_p2_carry__0_n_3\ : STD_LOGIC;
  signal \add_ln188_1_fu_465_p2_carry__1_i_1_n_0\ : STD_LOGIC;
  signal \add_ln188_1_fu_465_p2_carry__1_i_2_n_0\ : STD_LOGIC;
  signal \add_ln188_1_fu_465_p2_carry__1_i_3_n_0\ : STD_LOGIC;
  signal \add_ln188_1_fu_465_p2_carry__1_i_4_n_0\ : STD_LOGIC;
  signal \add_ln188_1_fu_465_p2_carry__1_n_0\ : STD_LOGIC;
  signal \add_ln188_1_fu_465_p2_carry__1_n_1\ : STD_LOGIC;
  signal \add_ln188_1_fu_465_p2_carry__1_n_2\ : STD_LOGIC;
  signal \add_ln188_1_fu_465_p2_carry__1_n_3\ : STD_LOGIC;
  signal \add_ln188_1_fu_465_p2_carry__2_i_1_n_0\ : STD_LOGIC;
  signal \add_ln188_1_fu_465_p2_carry__2_i_2_n_0\ : STD_LOGIC;
  signal \add_ln188_1_fu_465_p2_carry__2_i_3_n_0\ : STD_LOGIC;
  signal \add_ln188_1_fu_465_p2_carry__2_i_4_n_0\ : STD_LOGIC;
  signal \add_ln188_1_fu_465_p2_carry__2_n_0\ : STD_LOGIC;
  signal \add_ln188_1_fu_465_p2_carry__2_n_1\ : STD_LOGIC;
  signal \add_ln188_1_fu_465_p2_carry__2_n_2\ : STD_LOGIC;
  signal \add_ln188_1_fu_465_p2_carry__2_n_3\ : STD_LOGIC;
  signal \add_ln188_1_fu_465_p2_carry__3_i_1_n_0\ : STD_LOGIC;
  signal \add_ln188_1_fu_465_p2_carry__3_i_2_n_0\ : STD_LOGIC;
  signal \add_ln188_1_fu_465_p2_carry__3_i_3_n_0\ : STD_LOGIC;
  signal \add_ln188_1_fu_465_p2_carry__3_i_4_n_0\ : STD_LOGIC;
  signal \add_ln188_1_fu_465_p2_carry__3_n_0\ : STD_LOGIC;
  signal \add_ln188_1_fu_465_p2_carry__3_n_1\ : STD_LOGIC;
  signal \add_ln188_1_fu_465_p2_carry__3_n_2\ : STD_LOGIC;
  signal \add_ln188_1_fu_465_p2_carry__3_n_3\ : STD_LOGIC;
  signal \add_ln188_1_fu_465_p2_carry__4_i_1_n_0\ : STD_LOGIC;
  signal \add_ln188_1_fu_465_p2_carry__4_i_2_n_0\ : STD_LOGIC;
  signal \add_ln188_1_fu_465_p2_carry__4_i_3_n_0\ : STD_LOGIC;
  signal \add_ln188_1_fu_465_p2_carry__4_i_4_n_0\ : STD_LOGIC;
  signal \add_ln188_1_fu_465_p2_carry__4_n_0\ : STD_LOGIC;
  signal \add_ln188_1_fu_465_p2_carry__4_n_1\ : STD_LOGIC;
  signal \add_ln188_1_fu_465_p2_carry__4_n_2\ : STD_LOGIC;
  signal \add_ln188_1_fu_465_p2_carry__4_n_3\ : STD_LOGIC;
  signal \add_ln188_1_fu_465_p2_carry__5_i_1_n_0\ : STD_LOGIC;
  signal \add_ln188_1_fu_465_p2_carry__5_i_2_n_0\ : STD_LOGIC;
  signal \add_ln188_1_fu_465_p2_carry__5_i_3_n_0\ : STD_LOGIC;
  signal \add_ln188_1_fu_465_p2_carry__5_i_4_n_0\ : STD_LOGIC;
  signal \add_ln188_1_fu_465_p2_carry__5_n_0\ : STD_LOGIC;
  signal \add_ln188_1_fu_465_p2_carry__5_n_1\ : STD_LOGIC;
  signal \add_ln188_1_fu_465_p2_carry__5_n_2\ : STD_LOGIC;
  signal \add_ln188_1_fu_465_p2_carry__5_n_3\ : STD_LOGIC;
  signal \add_ln188_1_fu_465_p2_carry__6_i_1_n_0\ : STD_LOGIC;
  signal \add_ln188_1_fu_465_p2_carry__6_i_2_n_0\ : STD_LOGIC;
  signal \add_ln188_1_fu_465_p2_carry__6_i_3_n_0\ : STD_LOGIC;
  signal \add_ln188_1_fu_465_p2_carry__6_n_2\ : STD_LOGIC;
  signal \add_ln188_1_fu_465_p2_carry__6_n_3\ : STD_LOGIC;
  signal add_ln188_1_fu_465_p2_carry_i_1_n_0 : STD_LOGIC;
  signal add_ln188_1_fu_465_p2_carry_i_2_n_0 : STD_LOGIC;
  signal add_ln188_1_fu_465_p2_carry_i_3_n_0 : STD_LOGIC;
  signal add_ln188_1_fu_465_p2_carry_i_4_n_0 : STD_LOGIC;
  signal add_ln188_1_fu_465_p2_carry_n_0 : STD_LOGIC;
  signal add_ln188_1_fu_465_p2_carry_n_1 : STD_LOGIC;
  signal add_ln188_1_fu_465_p2_carry_n_2 : STD_LOGIC;
  signal add_ln188_1_fu_465_p2_carry_n_3 : STD_LOGIC;
  signal add_ln188_fu_471_p2 : STD_LOGIC_VECTOR ( 7 downto 2 );
  signal \add_ln188_fu_471_p2_carry__0_n_3\ : STD_LOGIC;
  signal add_ln188_fu_471_p2_carry_i_1_n_0 : STD_LOGIC;
  signal add_ln188_fu_471_p2_carry_n_0 : STD_LOGIC;
  signal add_ln188_fu_471_p2_carry_n_1 : STD_LOGIC;
  signal add_ln188_fu_471_p2_carry_n_2 : STD_LOGIC;
  signal add_ln188_fu_471_p2_carry_n_3 : STD_LOGIC;
  signal \ap_CS_fsm[1]_i_2__9_n_0\ : STD_LOGIC;
  signal \ap_CS_fsm[1]_i_3__2_n_0\ : STD_LOGIC;
  signal \ap_CS_fsm[1]_i_4__2_n_0\ : STD_LOGIC;
  signal \ap_CS_fsm[1]_i_5__2_n_0\ : STD_LOGIC;
  signal \ap_CS_fsm[1]_i_6__2_n_0\ : STD_LOGIC;
  signal \ap_CS_fsm[1]_i_7__2_n_0\ : STD_LOGIC;
  signal \ap_CS_fsm[1]_i_8__2_n_0\ : STD_LOGIC;
  signal \ap_CS_fsm[1]_i_9__1_n_0\ : STD_LOGIC;
  signal ap_CS_fsm_pp0_stage1 : STD_LOGIC;
  signal ap_CS_fsm_pp0_stage10 : STD_LOGIC;
  signal ap_CS_fsm_pp0_stage11 : STD_LOGIC;
  signal ap_CS_fsm_pp0_stage12 : STD_LOGIC;
  signal ap_CS_fsm_pp0_stage16 : STD_LOGIC;
  signal ap_CS_fsm_pp0_stage17 : STD_LOGIC;
  signal ap_CS_fsm_pp0_stage19 : STD_LOGIC;
  signal ap_CS_fsm_pp0_stage2 : STD_LOGIC;
  signal ap_CS_fsm_pp0_stage20 : STD_LOGIC;
  signal ap_CS_fsm_pp0_stage21 : STD_LOGIC;
  signal ap_CS_fsm_pp0_stage22 : STD_LOGIC;
  signal ap_CS_fsm_pp0_stage23 : STD_LOGIC;
  signal ap_CS_fsm_pp0_stage24 : STD_LOGIC;
  signal ap_CS_fsm_pp0_stage25 : STD_LOGIC;
  signal ap_CS_fsm_pp0_stage26 : STD_LOGIC;
  signal ap_CS_fsm_pp0_stage3 : STD_LOGIC;
  signal ap_CS_fsm_pp0_stage7 : STD_LOGIC;
  signal ap_CS_fsm_pp0_stage8 : STD_LOGIC;
  signal ap_CS_fsm_pp0_stage9 : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_0_[0]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_0_[13]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_0_[14]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_0_[15]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_0_[18]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_0_[4]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_0_[5]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_0_[6]\ : STD_LOGIC;
  signal ap_NS_fsm : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal ap_enable_reg_pp0_iter0 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter0_reg : STD_LOGIC;
  signal ap_enable_reg_pp0_iter1 : STD_LOGIC;
  signal \ap_enable_reg_pp0_iter1_i_1__11_n_0\ : STD_LOGIC;
  signal ap_loop_exit_ready_pp0_iter1_reg : STD_LOGIC;
  signal \ap_loop_exit_ready_pp0_iter1_reg_i_1__15_n_0\ : STD_LOGIC;
  signal ap_ready_int : STD_LOGIC;
  signal clefia_s0_ce0 : STD_LOGIC;
  signal dec12_i_in_fu_800 : STD_LOGIC;
  signal dec12_i_in_fu_801 : STD_LOGIC;
  signal dec12_i_in_fu_80_reg : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal empty_reg_517 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal flow_control_loop_pipe_sequential_init_U_n_0 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_1 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_10 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_11 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_12 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_13 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_14 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_15 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_16 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_17 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_18 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_19 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_2 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_20 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_21 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_22 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_23 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_24 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_25 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_26 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_27 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_28 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_29 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_3 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_30 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_31 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_34 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_4 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_5 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_6 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_7 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_8 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_9 : STD_LOGIC;
  signal grp_ClefiaF0Xor_fu_398_ap_start_reg : STD_LOGIC;
  signal grp_ClefiaF0Xor_fu_398_n_0 : STD_LOGIC;
  signal grp_ClefiaF0Xor_fu_398_n_1 : STD_LOGIC;
  signal grp_ClefiaF0Xor_fu_398_n_10 : STD_LOGIC;
  signal grp_ClefiaF0Xor_fu_398_n_11 : STD_LOGIC;
  signal grp_ClefiaF0Xor_fu_398_n_12 : STD_LOGIC;
  signal grp_ClefiaF0Xor_fu_398_n_13 : STD_LOGIC;
  signal grp_ClefiaF0Xor_fu_398_n_14 : STD_LOGIC;
  signal grp_ClefiaF0Xor_fu_398_n_15 : STD_LOGIC;
  signal grp_ClefiaF0Xor_fu_398_n_16 : STD_LOGIC;
  signal grp_ClefiaF0Xor_fu_398_n_2 : STD_LOGIC;
  signal grp_ClefiaF0Xor_fu_398_n_28 : STD_LOGIC;
  signal grp_ClefiaF0Xor_fu_398_n_3 : STD_LOGIC;
  signal grp_ClefiaF0Xor_fu_398_n_4 : STD_LOGIC;
  signal grp_ClefiaF0Xor_fu_398_n_45 : STD_LOGIC;
  signal grp_ClefiaF0Xor_fu_398_n_46 : STD_LOGIC;
  signal grp_ClefiaF0Xor_fu_398_n_47 : STD_LOGIC;
  signal grp_ClefiaF0Xor_fu_398_n_48 : STD_LOGIC;
  signal grp_ClefiaF0Xor_fu_398_n_49 : STD_LOGIC;
  signal grp_ClefiaF0Xor_fu_398_n_5 : STD_LOGIC;
  signal grp_ClefiaF0Xor_fu_398_n_50 : STD_LOGIC;
  signal grp_ClefiaF0Xor_fu_398_n_51 : STD_LOGIC;
  signal grp_ClefiaF0Xor_fu_398_n_52 : STD_LOGIC;
  signal grp_ClefiaF0Xor_fu_398_n_56 : STD_LOGIC;
  signal grp_ClefiaF0Xor_fu_398_n_6 : STD_LOGIC;
  signal grp_ClefiaF0Xor_fu_398_n_7 : STD_LOGIC;
  signal grp_ClefiaF0Xor_fu_398_n_8 : STD_LOGIC;
  signal grp_ClefiaF0Xor_fu_398_n_9 : STD_LOGIC;
  signal grp_ClefiaF0Xor_fu_398_rk_offset : STD_LOGIC_VECTOR ( 6 downto 4 );
  signal grp_ClefiaF1Xor_3_fu_413_ap_start_reg : STD_LOGIC;
  signal grp_ClefiaF1Xor_3_fu_413_n_14 : STD_LOGIC;
  signal grp_ClefiaF1Xor_3_fu_413_n_15 : STD_LOGIC;
  signal grp_ClefiaF1Xor_3_fu_413_n_16 : STD_LOGIC;
  signal grp_ClefiaF1Xor_3_fu_413_n_17 : STD_LOGIC;
  signal grp_ClefiaF1Xor_3_fu_413_n_18 : STD_LOGIC;
  signal grp_ClefiaF1Xor_3_fu_413_n_19 : STD_LOGIC;
  signal grp_ClefiaF1Xor_3_fu_413_n_20 : STD_LOGIC;
  signal grp_ClefiaF1Xor_3_fu_413_n_21 : STD_LOGIC;
  signal grp_ClefiaF1Xor_3_fu_413_n_22 : STD_LOGIC;
  signal grp_ClefiaF1Xor_3_fu_413_n_23 : STD_LOGIC;
  signal grp_ClefiaF1Xor_3_fu_413_n_24 : STD_LOGIC;
  signal grp_ClefiaF1Xor_3_fu_413_n_25 : STD_LOGIC;
  signal grp_ClefiaF1Xor_3_fu_413_n_26 : STD_LOGIC;
  signal grp_ClefiaF1Xor_3_fu_413_n_27 : STD_LOGIC;
  signal grp_ClefiaF1Xor_3_fu_413_n_28 : STD_LOGIC;
  signal grp_ClefiaF1Xor_3_fu_413_n_29 : STD_LOGIC;
  signal grp_ClefiaF1Xor_3_fu_413_n_30 : STD_LOGIC;
  signal grp_ClefiaF1Xor_3_fu_413_n_31 : STD_LOGIC;
  signal grp_ClefiaF1Xor_3_fu_413_n_32 : STD_LOGIC;
  signal grp_ClefiaF1Xor_3_fu_413_n_33 : STD_LOGIC;
  signal grp_ClefiaF1Xor_3_fu_413_n_34 : STD_LOGIC;
  signal grp_ClefiaF1Xor_3_fu_413_n_35 : STD_LOGIC;
  signal grp_ClefiaF1Xor_3_fu_413_n_36 : STD_LOGIC;
  signal grp_ClefiaF1Xor_3_fu_413_n_37 : STD_LOGIC;
  signal grp_ClefiaF1Xor_3_fu_413_n_38 : STD_LOGIC;
  signal grp_ClefiaF1Xor_3_fu_413_n_4 : STD_LOGIC;
  signal grp_ClefiaF1Xor_3_fu_413_n_43 : STD_LOGIC;
  signal grp_ClefiaF1Xor_3_fu_413_n_6 : STD_LOGIC;
  signal grp_ClefiaF1Xor_3_fu_413_n_8 : STD_LOGIC;
  signal icmp_ln193_fu_482_p2 : STD_LOGIC;
  signal \icmp_ln193_fu_482_p2_carry__0_i_1_n_0\ : STD_LOGIC;
  signal \icmp_ln193_fu_482_p2_carry__0_i_2_n_0\ : STD_LOGIC;
  signal \icmp_ln193_fu_482_p2_carry__0_i_3_n_0\ : STD_LOGIC;
  signal \icmp_ln193_fu_482_p2_carry__0_i_4_n_0\ : STD_LOGIC;
  signal \icmp_ln193_fu_482_p2_carry__0_i_5_n_0\ : STD_LOGIC;
  signal \icmp_ln193_fu_482_p2_carry__0_i_6_n_0\ : STD_LOGIC;
  signal \icmp_ln193_fu_482_p2_carry__0_i_7_n_0\ : STD_LOGIC;
  signal \icmp_ln193_fu_482_p2_carry__0_i_8_n_0\ : STD_LOGIC;
  signal \icmp_ln193_fu_482_p2_carry__0_n_0\ : STD_LOGIC;
  signal \icmp_ln193_fu_482_p2_carry__0_n_1\ : STD_LOGIC;
  signal \icmp_ln193_fu_482_p2_carry__0_n_2\ : STD_LOGIC;
  signal \icmp_ln193_fu_482_p2_carry__0_n_3\ : STD_LOGIC;
  signal \icmp_ln193_fu_482_p2_carry__1_i_1_n_0\ : STD_LOGIC;
  signal \icmp_ln193_fu_482_p2_carry__1_i_2_n_0\ : STD_LOGIC;
  signal \icmp_ln193_fu_482_p2_carry__1_i_3_n_0\ : STD_LOGIC;
  signal \icmp_ln193_fu_482_p2_carry__1_i_4_n_0\ : STD_LOGIC;
  signal \icmp_ln193_fu_482_p2_carry__1_i_5_n_0\ : STD_LOGIC;
  signal \icmp_ln193_fu_482_p2_carry__1_i_6_n_0\ : STD_LOGIC;
  signal \icmp_ln193_fu_482_p2_carry__1_i_7_n_0\ : STD_LOGIC;
  signal \icmp_ln193_fu_482_p2_carry__1_i_8_n_0\ : STD_LOGIC;
  signal \icmp_ln193_fu_482_p2_carry__1_n_0\ : STD_LOGIC;
  signal \icmp_ln193_fu_482_p2_carry__1_n_1\ : STD_LOGIC;
  signal \icmp_ln193_fu_482_p2_carry__1_n_2\ : STD_LOGIC;
  signal \icmp_ln193_fu_482_p2_carry__1_n_3\ : STD_LOGIC;
  signal \icmp_ln193_fu_482_p2_carry__2_i_1_n_0\ : STD_LOGIC;
  signal \icmp_ln193_fu_482_p2_carry__2_i_2_n_0\ : STD_LOGIC;
  signal \icmp_ln193_fu_482_p2_carry__2_i_3_n_0\ : STD_LOGIC;
  signal \icmp_ln193_fu_482_p2_carry__2_i_4_n_0\ : STD_LOGIC;
  signal \icmp_ln193_fu_482_p2_carry__2_i_5_n_0\ : STD_LOGIC;
  signal \icmp_ln193_fu_482_p2_carry__2_i_6_n_0\ : STD_LOGIC;
  signal \icmp_ln193_fu_482_p2_carry__2_i_7_n_0\ : STD_LOGIC;
  signal \icmp_ln193_fu_482_p2_carry__2_i_8_n_0\ : STD_LOGIC;
  signal \icmp_ln193_fu_482_p2_carry__2_n_1\ : STD_LOGIC;
  signal \icmp_ln193_fu_482_p2_carry__2_n_2\ : STD_LOGIC;
  signal \icmp_ln193_fu_482_p2_carry__2_n_3\ : STD_LOGIC;
  signal icmp_ln193_fu_482_p2_carry_i_1_n_0 : STD_LOGIC;
  signal icmp_ln193_fu_482_p2_carry_i_2_n_0 : STD_LOGIC;
  signal icmp_ln193_fu_482_p2_carry_i_3_n_0 : STD_LOGIC;
  signal icmp_ln193_fu_482_p2_carry_i_4_n_0 : STD_LOGIC;
  signal icmp_ln193_fu_482_p2_carry_i_5_n_0 : STD_LOGIC;
  signal icmp_ln193_fu_482_p2_carry_i_6_n_0 : STD_LOGIC;
  signal icmp_ln193_fu_482_p2_carry_i_7_n_0 : STD_LOGIC;
  signal icmp_ln193_fu_482_p2_carry_i_8_n_0 : STD_LOGIC;
  signal icmp_ln193_fu_482_p2_carry_n_0 : STD_LOGIC;
  signal icmp_ln193_fu_482_p2_carry_n_1 : STD_LOGIC;
  signal icmp_ln193_fu_482_p2_carry_n_2 : STD_LOGIC;
  signal icmp_ln193_fu_482_p2_carry_n_3 : STD_LOGIC;
  signal icmp_ln193_reg_536 : STD_LOGIC;
  signal \icmp_ln193_reg_536[0]_i_1_n_0\ : STD_LOGIC;
  signal \icmp_ln197_reg_532[0]_i_10_n_0\ : STD_LOGIC;
  signal \icmp_ln197_reg_532[0]_i_11_n_0\ : STD_LOGIC;
  signal \icmp_ln197_reg_532[0]_i_12_n_0\ : STD_LOGIC;
  signal \icmp_ln197_reg_532[0]_i_13_n_0\ : STD_LOGIC;
  signal \icmp_ln197_reg_532[0]_i_1_n_0\ : STD_LOGIC;
  signal \icmp_ln197_reg_532[0]_i_2_n_0\ : STD_LOGIC;
  signal \icmp_ln197_reg_532[0]_i_3_n_0\ : STD_LOGIC;
  signal \icmp_ln197_reg_532[0]_i_4_n_0\ : STD_LOGIC;
  signal \icmp_ln197_reg_532[0]_i_5_n_0\ : STD_LOGIC;
  signal \icmp_ln197_reg_532[0]_i_6_n_0\ : STD_LOGIC;
  signal \icmp_ln197_reg_532[0]_i_7_n_0\ : STD_LOGIC;
  signal \icmp_ln197_reg_532[0]_i_8_n_0\ : STD_LOGIC;
  signal \icmp_ln197_reg_532[0]_i_9_n_0\ : STD_LOGIC;
  signal \icmp_ln197_reg_532_reg_n_0_[0]\ : STD_LOGIC;
  signal \idx109_fu_76_reg_n_0_[0]\ : STD_LOGIC;
  signal \idx109_fu_76_reg_n_0_[1]\ : STD_LOGIC;
  signal \idx109_fu_76_reg_n_0_[2]\ : STD_LOGIC;
  signal \idx109_fu_76_reg_n_0_[3]\ : STD_LOGIC;
  signal \idx109_fu_76_reg_n_0_[4]\ : STD_LOGIC;
  signal \idx109_fu_76_reg_n_0_[5]\ : STD_LOGIC;
  signal \idx109_fu_76_reg_n_0_[6]\ : STD_LOGIC;
  signal \idx109_fu_76_reg_n_0_[7]\ : STD_LOGIC;
  signal ram_reg_i_174_n_0 : STD_LOGIC;
  signal ram_reg_i_175_n_0 : STD_LOGIC;
  signal \ram_reg_i_21__9_n_0\ : STD_LOGIC;
  signal \ram_reg_i_24__9_n_0\ : STD_LOGIC;
  signal \ram_reg_i_26__9_n_0\ : STD_LOGIC;
  signal \ram_reg_i_27__8_n_0\ : STD_LOGIC;
  signal \ram_reg_i_28__7_n_0\ : STD_LOGIC;
  signal \ram_reg_i_29__8_n_0\ : STD_LOGIC;
  signal \ram_reg_i_29__9_n_0\ : STD_LOGIC;
  signal \ram_reg_i_30__7_n_0\ : STD_LOGIC;
  signal \ram_reg_i_31__7_n_0\ : STD_LOGIC;
  signal \ram_reg_i_31__8_n_0\ : STD_LOGIC;
  signal \ram_reg_i_32__9_n_0\ : STD_LOGIC;
  signal \ram_reg_i_33__8_n_0\ : STD_LOGIC;
  signal \ram_reg_i_33__9_n_0\ : STD_LOGIC;
  signal \ram_reg_i_34__8_n_0\ : STD_LOGIC;
  signal ram_reg_i_358_n_0 : STD_LOGIC;
  signal \ram_reg_i_35__8_n_0\ : STD_LOGIC;
  signal \ram_reg_i_36__8_n_0\ : STD_LOGIC;
  signal ram_reg_i_376_n_0 : STD_LOGIC;
  signal \ram_reg_i_37__8_n_0\ : STD_LOGIC;
  signal \ram_reg_i_38__12_n_0\ : STD_LOGIC;
  signal \ram_reg_i_38__8_n_0\ : STD_LOGIC;
  signal \ram_reg_i_41__9_n_0\ : STD_LOGIC;
  signal ram_reg_i_539_n_0 : STD_LOGIC;
  signal ram_reg_i_540_n_0 : STD_LOGIC;
  signal ram_reg_i_541_n_0 : STD_LOGIC;
  signal ram_reg_i_545_n_0 : STD_LOGIC;
  signal ram_reg_i_547_n_0 : STD_LOGIC;
  signal ram_reg_i_551_n_0 : STD_LOGIC;
  signal ram_reg_i_552_n_0 : STD_LOGIC;
  signal ram_reg_i_557_n_0 : STD_LOGIC;
  signal ram_reg_i_559_n_0 : STD_LOGIC;
  signal ram_reg_i_565_n_0 : STD_LOGIC;
  signal ram_reg_i_568_n_0 : STD_LOGIC;
  signal ram_reg_i_571_n_0 : STD_LOGIC;
  signal ram_reg_i_573_n_0 : STD_LOGIC;
  signal ram_reg_i_576_n_0 : STD_LOGIC;
  signal reg_3130 : STD_LOGIC;
  signal \NLW_add_ln188_1_fu_465_p2_carry__6_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_add_ln188_1_fu_465_p2_carry__6_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_add_ln188_fu_471_p2_carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_add_ln188_fu_471_p2_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal NLW_icmp_ln193_fu_482_p2_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_icmp_ln193_fu_482_p2_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_icmp_ln193_fu_482_p2_carry__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_icmp_ln193_fu_482_p2_carry__2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of add_ln188_1_fu_465_p2_carry : label is 35;
  attribute ADDER_THRESHOLD of \add_ln188_1_fu_465_p2_carry__0\ : label is 35;
  attribute ADDER_THRESHOLD of \add_ln188_1_fu_465_p2_carry__1\ : label is 35;
  attribute ADDER_THRESHOLD of \add_ln188_1_fu_465_p2_carry__2\ : label is 35;
  attribute ADDER_THRESHOLD of \add_ln188_1_fu_465_p2_carry__3\ : label is 35;
  attribute ADDER_THRESHOLD of \add_ln188_1_fu_465_p2_carry__4\ : label is 35;
  attribute ADDER_THRESHOLD of \add_ln188_1_fu_465_p2_carry__5\ : label is 35;
  attribute ADDER_THRESHOLD of \add_ln188_1_fu_465_p2_carry__6\ : label is 35;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \ap_CS_fsm[1]_i_8__2\ : label is "soft_lutpair195";
  attribute FSM_ENCODING : string;
  attribute FSM_ENCODING of \ap_CS_fsm_reg[0]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[10]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[11]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[12]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[13]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[14]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[15]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[16]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[17]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[18]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[19]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[1]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[20]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[21]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[22]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[23]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[24]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[25]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[26]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[2]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[3]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[4]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[5]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[6]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[7]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[8]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[9]\ : label is "none";
  attribute SOFT_HLUTNM of \ap_enable_reg_pp0_iter0_reg_i_1__9\ : label is "soft_lutpair203";
  attribute COMPARATOR_THRESHOLD : integer;
  attribute COMPARATOR_THRESHOLD of icmp_ln193_fu_482_p2_carry : label is 11;
  attribute COMPARATOR_THRESHOLD of \icmp_ln193_fu_482_p2_carry__0\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \icmp_ln193_fu_482_p2_carry__1\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \icmp_ln193_fu_482_p2_carry__2\ : label is 11;
  attribute SOFT_HLUTNM of ram_reg_i_174 : label is "soft_lutpair196";
  attribute SOFT_HLUTNM of \ram_reg_i_24__9\ : label is "soft_lutpair204";
  attribute SOFT_HLUTNM of \ram_reg_i_27__8\ : label is "soft_lutpair204";
  attribute SOFT_HLUTNM of \ram_reg_i_28__7\ : label is "soft_lutpair199";
  attribute SOFT_HLUTNM of \ram_reg_i_29__9\ : label is "soft_lutpair198";
  attribute SOFT_HLUTNM of \ram_reg_i_30__6\ : label is "soft_lutpair199";
  attribute SOFT_HLUTNM of \ram_reg_i_30__7\ : label is "soft_lutpair200";
  attribute SOFT_HLUTNM of \ram_reg_i_31__7\ : label is "soft_lutpair201";
  attribute SOFT_HLUTNM of \ram_reg_i_31__8\ : label is "soft_lutpair198";
  attribute SOFT_HLUTNM of \ram_reg_i_33__9\ : label is "soft_lutpair201";
  attribute SOFT_HLUTNM of \ram_reg_i_37__8\ : label is "soft_lutpair200";
  attribute SOFT_HLUTNM of \ram_reg_i_38__12\ : label is "soft_lutpair203";
  attribute SOFT_HLUTNM of \ram_reg_i_38__8\ : label is "soft_lutpair195";
  attribute SOFT_HLUTNM of ram_reg_i_539 : label is "soft_lutpair197";
  attribute SOFT_HLUTNM of ram_reg_i_541 : label is "soft_lutpair196";
  attribute SOFT_HLUTNM of ram_reg_i_568 : label is "soft_lutpair202";
  attribute SOFT_HLUTNM of ram_reg_i_573 : label is "soft_lutpair202";
  attribute SOFT_HLUTNM of \rk_offset_read_reg_815[6]_i_1\ : label is "soft_lutpair197";
begin
  ADDRARDADDR(2 downto 0) <= \^addrardaddr\(2 downto 0);
add_ln188_1_fu_465_p2_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => add_ln188_1_fu_465_p2_carry_n_0,
      CO(2) => add_ln188_1_fu_465_p2_carry_n_1,
      CO(1) => add_ln188_1_fu_465_p2_carry_n_2,
      CO(0) => add_ln188_1_fu_465_p2_carry_n_3,
      CYINIT => dec12_i_in_fu_80_reg(0),
      DI(3 downto 0) => dec12_i_in_fu_80_reg(4 downto 1),
      O(3 downto 0) => add_ln188_1_fu_465_p2(4 downto 1),
      S(3) => add_ln188_1_fu_465_p2_carry_i_1_n_0,
      S(2) => add_ln188_1_fu_465_p2_carry_i_2_n_0,
      S(1) => add_ln188_1_fu_465_p2_carry_i_3_n_0,
      S(0) => add_ln188_1_fu_465_p2_carry_i_4_n_0
    );
\add_ln188_1_fu_465_p2_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => add_ln188_1_fu_465_p2_carry_n_0,
      CO(3) => \add_ln188_1_fu_465_p2_carry__0_n_0\,
      CO(2) => \add_ln188_1_fu_465_p2_carry__0_n_1\,
      CO(1) => \add_ln188_1_fu_465_p2_carry__0_n_2\,
      CO(0) => \add_ln188_1_fu_465_p2_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => dec12_i_in_fu_80_reg(8 downto 5),
      O(3 downto 0) => add_ln188_1_fu_465_p2(8 downto 5),
      S(3) => \add_ln188_1_fu_465_p2_carry__0_i_1_n_0\,
      S(2) => \add_ln188_1_fu_465_p2_carry__0_i_2_n_0\,
      S(1) => \add_ln188_1_fu_465_p2_carry__0_i_3_n_0\,
      S(0) => \add_ln188_1_fu_465_p2_carry__0_i_4_n_0\
    );
\add_ln188_1_fu_465_p2_carry__0_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => dec12_i_in_fu_80_reg(8),
      O => \add_ln188_1_fu_465_p2_carry__0_i_1_n_0\
    );
\add_ln188_1_fu_465_p2_carry__0_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => dec12_i_in_fu_80_reg(7),
      O => \add_ln188_1_fu_465_p2_carry__0_i_2_n_0\
    );
\add_ln188_1_fu_465_p2_carry__0_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => dec12_i_in_fu_80_reg(6),
      O => \add_ln188_1_fu_465_p2_carry__0_i_3_n_0\
    );
\add_ln188_1_fu_465_p2_carry__0_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => dec12_i_in_fu_80_reg(5),
      O => \add_ln188_1_fu_465_p2_carry__0_i_4_n_0\
    );
\add_ln188_1_fu_465_p2_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln188_1_fu_465_p2_carry__0_n_0\,
      CO(3) => \add_ln188_1_fu_465_p2_carry__1_n_0\,
      CO(2) => \add_ln188_1_fu_465_p2_carry__1_n_1\,
      CO(1) => \add_ln188_1_fu_465_p2_carry__1_n_2\,
      CO(0) => \add_ln188_1_fu_465_p2_carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => dec12_i_in_fu_80_reg(12 downto 9),
      O(3 downto 0) => add_ln188_1_fu_465_p2(12 downto 9),
      S(3) => \add_ln188_1_fu_465_p2_carry__1_i_1_n_0\,
      S(2) => \add_ln188_1_fu_465_p2_carry__1_i_2_n_0\,
      S(1) => \add_ln188_1_fu_465_p2_carry__1_i_3_n_0\,
      S(0) => \add_ln188_1_fu_465_p2_carry__1_i_4_n_0\
    );
\add_ln188_1_fu_465_p2_carry__1_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => dec12_i_in_fu_80_reg(12),
      O => \add_ln188_1_fu_465_p2_carry__1_i_1_n_0\
    );
\add_ln188_1_fu_465_p2_carry__1_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => dec12_i_in_fu_80_reg(11),
      O => \add_ln188_1_fu_465_p2_carry__1_i_2_n_0\
    );
\add_ln188_1_fu_465_p2_carry__1_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => dec12_i_in_fu_80_reg(10),
      O => \add_ln188_1_fu_465_p2_carry__1_i_3_n_0\
    );
\add_ln188_1_fu_465_p2_carry__1_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => dec12_i_in_fu_80_reg(9),
      O => \add_ln188_1_fu_465_p2_carry__1_i_4_n_0\
    );
\add_ln188_1_fu_465_p2_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln188_1_fu_465_p2_carry__1_n_0\,
      CO(3) => \add_ln188_1_fu_465_p2_carry__2_n_0\,
      CO(2) => \add_ln188_1_fu_465_p2_carry__2_n_1\,
      CO(1) => \add_ln188_1_fu_465_p2_carry__2_n_2\,
      CO(0) => \add_ln188_1_fu_465_p2_carry__2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => dec12_i_in_fu_80_reg(16 downto 13),
      O(3 downto 0) => add_ln188_1_fu_465_p2(16 downto 13),
      S(3) => \add_ln188_1_fu_465_p2_carry__2_i_1_n_0\,
      S(2) => \add_ln188_1_fu_465_p2_carry__2_i_2_n_0\,
      S(1) => \add_ln188_1_fu_465_p2_carry__2_i_3_n_0\,
      S(0) => \add_ln188_1_fu_465_p2_carry__2_i_4_n_0\
    );
\add_ln188_1_fu_465_p2_carry__2_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => dec12_i_in_fu_80_reg(16),
      O => \add_ln188_1_fu_465_p2_carry__2_i_1_n_0\
    );
\add_ln188_1_fu_465_p2_carry__2_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => dec12_i_in_fu_80_reg(15),
      O => \add_ln188_1_fu_465_p2_carry__2_i_2_n_0\
    );
\add_ln188_1_fu_465_p2_carry__2_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => dec12_i_in_fu_80_reg(14),
      O => \add_ln188_1_fu_465_p2_carry__2_i_3_n_0\
    );
\add_ln188_1_fu_465_p2_carry__2_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => dec12_i_in_fu_80_reg(13),
      O => \add_ln188_1_fu_465_p2_carry__2_i_4_n_0\
    );
\add_ln188_1_fu_465_p2_carry__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln188_1_fu_465_p2_carry__2_n_0\,
      CO(3) => \add_ln188_1_fu_465_p2_carry__3_n_0\,
      CO(2) => \add_ln188_1_fu_465_p2_carry__3_n_1\,
      CO(1) => \add_ln188_1_fu_465_p2_carry__3_n_2\,
      CO(0) => \add_ln188_1_fu_465_p2_carry__3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => dec12_i_in_fu_80_reg(20 downto 17),
      O(3 downto 0) => add_ln188_1_fu_465_p2(20 downto 17),
      S(3) => \add_ln188_1_fu_465_p2_carry__3_i_1_n_0\,
      S(2) => \add_ln188_1_fu_465_p2_carry__3_i_2_n_0\,
      S(1) => \add_ln188_1_fu_465_p2_carry__3_i_3_n_0\,
      S(0) => \add_ln188_1_fu_465_p2_carry__3_i_4_n_0\
    );
\add_ln188_1_fu_465_p2_carry__3_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => dec12_i_in_fu_80_reg(20),
      O => \add_ln188_1_fu_465_p2_carry__3_i_1_n_0\
    );
\add_ln188_1_fu_465_p2_carry__3_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => dec12_i_in_fu_80_reg(19),
      O => \add_ln188_1_fu_465_p2_carry__3_i_2_n_0\
    );
\add_ln188_1_fu_465_p2_carry__3_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => dec12_i_in_fu_80_reg(18),
      O => \add_ln188_1_fu_465_p2_carry__3_i_3_n_0\
    );
\add_ln188_1_fu_465_p2_carry__3_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => dec12_i_in_fu_80_reg(17),
      O => \add_ln188_1_fu_465_p2_carry__3_i_4_n_0\
    );
\add_ln188_1_fu_465_p2_carry__4\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln188_1_fu_465_p2_carry__3_n_0\,
      CO(3) => \add_ln188_1_fu_465_p2_carry__4_n_0\,
      CO(2) => \add_ln188_1_fu_465_p2_carry__4_n_1\,
      CO(1) => \add_ln188_1_fu_465_p2_carry__4_n_2\,
      CO(0) => \add_ln188_1_fu_465_p2_carry__4_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => dec12_i_in_fu_80_reg(24 downto 21),
      O(3 downto 0) => add_ln188_1_fu_465_p2(24 downto 21),
      S(3) => \add_ln188_1_fu_465_p2_carry__4_i_1_n_0\,
      S(2) => \add_ln188_1_fu_465_p2_carry__4_i_2_n_0\,
      S(1) => \add_ln188_1_fu_465_p2_carry__4_i_3_n_0\,
      S(0) => \add_ln188_1_fu_465_p2_carry__4_i_4_n_0\
    );
\add_ln188_1_fu_465_p2_carry__4_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => dec12_i_in_fu_80_reg(24),
      O => \add_ln188_1_fu_465_p2_carry__4_i_1_n_0\
    );
\add_ln188_1_fu_465_p2_carry__4_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => dec12_i_in_fu_80_reg(23),
      O => \add_ln188_1_fu_465_p2_carry__4_i_2_n_0\
    );
\add_ln188_1_fu_465_p2_carry__4_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => dec12_i_in_fu_80_reg(22),
      O => \add_ln188_1_fu_465_p2_carry__4_i_3_n_0\
    );
\add_ln188_1_fu_465_p2_carry__4_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => dec12_i_in_fu_80_reg(21),
      O => \add_ln188_1_fu_465_p2_carry__4_i_4_n_0\
    );
\add_ln188_1_fu_465_p2_carry__5\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln188_1_fu_465_p2_carry__4_n_0\,
      CO(3) => \add_ln188_1_fu_465_p2_carry__5_n_0\,
      CO(2) => \add_ln188_1_fu_465_p2_carry__5_n_1\,
      CO(1) => \add_ln188_1_fu_465_p2_carry__5_n_2\,
      CO(0) => \add_ln188_1_fu_465_p2_carry__5_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => dec12_i_in_fu_80_reg(28 downto 25),
      O(3 downto 0) => add_ln188_1_fu_465_p2(28 downto 25),
      S(3) => \add_ln188_1_fu_465_p2_carry__5_i_1_n_0\,
      S(2) => \add_ln188_1_fu_465_p2_carry__5_i_2_n_0\,
      S(1) => \add_ln188_1_fu_465_p2_carry__5_i_3_n_0\,
      S(0) => \add_ln188_1_fu_465_p2_carry__5_i_4_n_0\
    );
\add_ln188_1_fu_465_p2_carry__5_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => dec12_i_in_fu_80_reg(28),
      O => \add_ln188_1_fu_465_p2_carry__5_i_1_n_0\
    );
\add_ln188_1_fu_465_p2_carry__5_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => dec12_i_in_fu_80_reg(27),
      O => \add_ln188_1_fu_465_p2_carry__5_i_2_n_0\
    );
\add_ln188_1_fu_465_p2_carry__5_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => dec12_i_in_fu_80_reg(26),
      O => \add_ln188_1_fu_465_p2_carry__5_i_3_n_0\
    );
\add_ln188_1_fu_465_p2_carry__5_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => dec12_i_in_fu_80_reg(25),
      O => \add_ln188_1_fu_465_p2_carry__5_i_4_n_0\
    );
\add_ln188_1_fu_465_p2_carry__6\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln188_1_fu_465_p2_carry__5_n_0\,
      CO(3 downto 2) => \NLW_add_ln188_1_fu_465_p2_carry__6_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \add_ln188_1_fu_465_p2_carry__6_n_2\,
      CO(0) => \add_ln188_1_fu_465_p2_carry__6_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1 downto 0) => dec12_i_in_fu_80_reg(30 downto 29),
      O(3) => \NLW_add_ln188_1_fu_465_p2_carry__6_O_UNCONNECTED\(3),
      O(2 downto 0) => add_ln188_1_fu_465_p2(31 downto 29),
      S(3) => '0',
      S(2) => \add_ln188_1_fu_465_p2_carry__6_i_1_n_0\,
      S(1) => \add_ln188_1_fu_465_p2_carry__6_i_2_n_0\,
      S(0) => \add_ln188_1_fu_465_p2_carry__6_i_3_n_0\
    );
\add_ln188_1_fu_465_p2_carry__6_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => dec12_i_in_fu_80_reg(31),
      O => \add_ln188_1_fu_465_p2_carry__6_i_1_n_0\
    );
\add_ln188_1_fu_465_p2_carry__6_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => dec12_i_in_fu_80_reg(30),
      O => \add_ln188_1_fu_465_p2_carry__6_i_2_n_0\
    );
\add_ln188_1_fu_465_p2_carry__6_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => dec12_i_in_fu_80_reg(29),
      O => \add_ln188_1_fu_465_p2_carry__6_i_3_n_0\
    );
add_ln188_1_fu_465_p2_carry_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => dec12_i_in_fu_80_reg(4),
      O => add_ln188_1_fu_465_p2_carry_i_1_n_0
    );
add_ln188_1_fu_465_p2_carry_i_2: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => dec12_i_in_fu_80_reg(3),
      O => add_ln188_1_fu_465_p2_carry_i_2_n_0
    );
add_ln188_1_fu_465_p2_carry_i_3: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => dec12_i_in_fu_80_reg(2),
      O => add_ln188_1_fu_465_p2_carry_i_3_n_0
    );
add_ln188_1_fu_465_p2_carry_i_4: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => dec12_i_in_fu_80_reg(1),
      O => add_ln188_1_fu_465_p2_carry_i_4_n_0
    );
add_ln188_fu_471_p2_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => add_ln188_fu_471_p2_carry_n_0,
      CO(2) => add_ln188_fu_471_p2_carry_n_1,
      CO(1) => add_ln188_fu_471_p2_carry_n_2,
      CO(0) => add_ln188_fu_471_p2_carry_n_3,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => empty_reg_517(3),
      DI(0) => '0',
      O(3 downto 0) => add_ln188_fu_471_p2(5 downto 2),
      S(3 downto 2) => empty_reg_517(5 downto 4),
      S(1) => add_ln188_fu_471_p2_carry_i_1_n_0,
      S(0) => empty_reg_517(2)
    );
\add_ln188_fu_471_p2_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => add_ln188_fu_471_p2_carry_n_0,
      CO(3 downto 1) => \NLW_add_ln188_fu_471_p2_carry__0_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \add_ln188_fu_471_p2_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 2) => \NLW_add_ln188_fu_471_p2_carry__0_O_UNCONNECTED\(3 downto 2),
      O(1 downto 0) => add_ln188_fu_471_p2(7 downto 6),
      S(3 downto 2) => B"00",
      S(1 downto 0) => empty_reg_517(7 downto 6)
    );
add_ln188_fu_471_p2_carry_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => empty_reg_517(3),
      O => add_ln188_fu_471_p2_carry_i_1_n_0
    );
\ap_CS_fsm[0]_i_1__14\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage26,
      I1 => \ap_CS_fsm[1]_i_2__9_n_0\,
      I2 => \ap_CS_fsm_reg_n_0_[0]\,
      O => ap_NS_fsm(0)
    );
\ap_CS_fsm[1]_i_1__16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => \ap_CS_fsm[1]_i_2__9_n_0\,
      I1 => \ap_CS_fsm[1]_i_3__2_n_0\,
      I2 => \ap_CS_fsm[1]_i_4__2_n_0\,
      I3 => \ap_CS_fsm[1]_i_5__2_n_0\,
      O => ap_NS_fsm(1)
    );
\ap_CS_fsm[1]_i_2__9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000F000FFFFF7F7"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter1,
      I1 => \ap_CS_fsm_reg_n_0_[0]\,
      I2 => ap_enable_reg_pp0_iter0,
      I3 => ap_CS_fsm_pp0_stage26,
      I4 => icmp_ln193_reg_536,
      I5 => \ap_CS_fsm[1]_i_6__2_n_0\,
      O => \ap_CS_fsm[1]_i_2__9_n_0\
    );
\ap_CS_fsm[1]_i_3__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage3,
      I1 => ap_CS_fsm_pp0_stage2,
      I2 => ap_CS_fsm_pp0_stage1,
      I3 => ap_CS_fsm_pp0_stage9,
      I4 => ap_CS_fsm_pp0_stage8,
      I5 => ap_CS_fsm_pp0_stage7,
      O => \ap_CS_fsm[1]_i_3__2_n_0\
    );
\ap_CS_fsm[1]_i_4__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000010000"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage25,
      I1 => \ap_CS_fsm_reg_n_0_[5]\,
      I2 => \ap_CS_fsm_reg_n_0_[4]\,
      I3 => \ap_CS_fsm_reg_n_0_[13]\,
      I4 => \ap_CS_fsm[1]_i_7__2_n_0\,
      I5 => \ap_CS_fsm[1]_i_8__2_n_0\,
      O => \ap_CS_fsm[1]_i_4__2_n_0\
    );
\ap_CS_fsm[1]_i_5__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \ram_reg_i_36__8_n_0\,
      I1 => \ap_CS_fsm[1]_i_9__1_n_0\,
      I2 => ap_CS_fsm_pp0_stage24,
      I3 => ap_CS_fsm_pp0_stage19,
      I4 => \ap_CS_fsm_reg_n_0_[14]\,
      I5 => \ap_CS_fsm_reg_n_0_[6]\,
      O => \ap_CS_fsm[1]_i_5__2_n_0\
    );
\ap_CS_fsm[1]_i_6__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter1,
      I1 => ap_loop_exit_ready_pp0_iter1_reg,
      I2 => grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_193_1_fu_108_ap_start_reg,
      O => \ap_CS_fsm[1]_i_6__2_n_0\
    );
\ap_CS_fsm[1]_i_7__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage21,
      I1 => ap_CS_fsm_pp0_stage22,
      O => \ap_CS_fsm[1]_i_7__2_n_0\
    );
\ap_CS_fsm[1]_i_8__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage10,
      I1 => ap_CS_fsm_pp0_stage16,
      O => \ap_CS_fsm[1]_i_8__2_n_0\
    );
\ap_CS_fsm[1]_i_9__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage23,
      I1 => ap_CS_fsm_pp0_stage20,
      I2 => \ap_CS_fsm_reg_n_0_[15]\,
      I3 => ap_CS_fsm_pp0_stage26,
      O => \ap_CS_fsm[1]_i_9__1_n_0\
    );
\ap_CS_fsm_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(0),
      Q => \ap_CS_fsm_reg_n_0_[0]\,
      S => ap_rst_n_inv
    );
\ap_CS_fsm_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_CS_fsm_pp0_stage9,
      Q => ap_CS_fsm_pp0_stage10,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_CS_fsm_pp0_stage10,
      Q => ap_CS_fsm_pp0_stage11,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_CS_fsm_pp0_stage11,
      Q => ap_CS_fsm_pp0_stage12,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_CS_fsm_pp0_stage12,
      Q => \ap_CS_fsm_reg_n_0_[13]\,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_n_0_[13]\,
      Q => \ap_CS_fsm_reg_n_0_[14]\,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_n_0_[14]\,
      Q => \ap_CS_fsm_reg_n_0_[15]\,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_n_0_[15]\,
      Q => ap_CS_fsm_pp0_stage16,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_CS_fsm_pp0_stage16,
      Q => ap_CS_fsm_pp0_stage17,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_CS_fsm_pp0_stage17,
      Q => \ap_CS_fsm_reg_n_0_[18]\,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_n_0_[18]\,
      Q => ap_CS_fsm_pp0_stage19,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(1),
      Q => ap_CS_fsm_pp0_stage1,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_CS_fsm_pp0_stage19,
      Q => ap_CS_fsm_pp0_stage20,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_CS_fsm_pp0_stage20,
      Q => ap_CS_fsm_pp0_stage21,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_CS_fsm_pp0_stage21,
      Q => ap_CS_fsm_pp0_stage22,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_CS_fsm_pp0_stage22,
      Q => ap_CS_fsm_pp0_stage23,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_CS_fsm_pp0_stage23,
      Q => ap_CS_fsm_pp0_stage24,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_CS_fsm_pp0_stage24,
      Q => ap_CS_fsm_pp0_stage25,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_CS_fsm_pp0_stage25,
      Q => ap_CS_fsm_pp0_stage26,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_CS_fsm_pp0_stage1,
      Q => ap_CS_fsm_pp0_stage2,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_CS_fsm_pp0_stage2,
      Q => ap_CS_fsm_pp0_stage3,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_CS_fsm_pp0_stage3,
      Q => \ap_CS_fsm_reg_n_0_[4]\,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_n_0_[4]\,
      Q => \ap_CS_fsm_reg_n_0_[5]\,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_n_0_[5]\,
      Q => \ap_CS_fsm_reg_n_0_[6]\,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_n_0_[6]\,
      Q => ap_CS_fsm_pp0_stage7,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_CS_fsm_pp0_stage7,
      Q => ap_CS_fsm_pp0_stage8,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_CS_fsm_pp0_stage8,
      Q => ap_CS_fsm_pp0_stage9,
      R => ap_rst_n_inv
    );
\ap_enable_reg_pp0_iter0_reg_i_1__9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_193_1_fu_108_ap_start_reg,
      I1 => \ap_CS_fsm_reg_n_0_[0]\,
      I2 => ap_enable_reg_pp0_iter0_reg,
      O => ap_enable_reg_pp0_iter0
    );
ap_enable_reg_pp0_iter0_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_enable_reg_pp0_iter0,
      Q => ap_enable_reg_pp0_iter0_reg,
      R => ap_rst_n_inv
    );
\ap_enable_reg_pp0_iter1_i_1__11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00008800A0AAA000"
    )
        port map (
      I0 => ap_rst_n,
      I1 => grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_193_1_fu_108_ap_start_reg,
      I2 => ap_enable_reg_pp0_iter0_reg,
      I3 => ap_CS_fsm_pp0_stage26,
      I4 => ap_enable_reg_pp0_iter1,
      I5 => \ap_CS_fsm_reg_n_0_[0]\,
      O => \ap_enable_reg_pp0_iter1_i_1__11_n_0\
    );
ap_enable_reg_pp0_iter1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_enable_reg_pp0_iter1_i_1__11_n_0\,
      Q => ap_enable_reg_pp0_iter1,
      R => '0'
    );
\ap_loop_exit_ready_pp0_iter1_reg_i_1__15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000A0ACFC00A0A"
    )
        port map (
      I0 => ap_loop_exit_ready_pp0_iter1_reg,
      I1 => grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_193_1_fu_108_ap_start_reg,
      I2 => \ap_CS_fsm_reg_n_0_[0]\,
      I3 => ap_enable_reg_pp0_iter0_reg,
      I4 => ap_CS_fsm_pp0_stage26,
      I5 => icmp_ln193_reg_536,
      O => \ap_loop_exit_ready_pp0_iter1_reg_i_1__15_n_0\
    );
ap_loop_exit_ready_pp0_iter1_reg_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \ap_loop_exit_ready_pp0_iter1_reg_i_1__15_n_0\,
      Q => ap_loop_exit_ready_pp0_iter1_reg,
      R => '0'
    );
\dec12_i_in_fu_80_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_34,
      D => flow_control_loop_pipe_sequential_init_U_n_3,
      Q => dec12_i_in_fu_80_reg(0),
      R => '0'
    );
\dec12_i_in_fu_80_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_34,
      D => flow_control_loop_pipe_sequential_init_U_n_9,
      Q => dec12_i_in_fu_80_reg(10),
      R => '0'
    );
\dec12_i_in_fu_80_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_34,
      D => flow_control_loop_pipe_sequential_init_U_n_8,
      Q => dec12_i_in_fu_80_reg(11),
      R => '0'
    );
\dec12_i_in_fu_80_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_34,
      D => flow_control_loop_pipe_sequential_init_U_n_15,
      Q => dec12_i_in_fu_80_reg(12),
      R => '0'
    );
\dec12_i_in_fu_80_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_34,
      D => flow_control_loop_pipe_sequential_init_U_n_14,
      Q => dec12_i_in_fu_80_reg(13),
      R => '0'
    );
\dec12_i_in_fu_80_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_34,
      D => flow_control_loop_pipe_sequential_init_U_n_13,
      Q => dec12_i_in_fu_80_reg(14),
      R => '0'
    );
\dec12_i_in_fu_80_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_34,
      D => flow_control_loop_pipe_sequential_init_U_n_12,
      Q => dec12_i_in_fu_80_reg(15),
      R => '0'
    );
\dec12_i_in_fu_80_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_34,
      D => flow_control_loop_pipe_sequential_init_U_n_19,
      Q => dec12_i_in_fu_80_reg(16),
      R => '0'
    );
\dec12_i_in_fu_80_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_34,
      D => flow_control_loop_pipe_sequential_init_U_n_18,
      Q => dec12_i_in_fu_80_reg(17),
      R => '0'
    );
\dec12_i_in_fu_80_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_34,
      D => flow_control_loop_pipe_sequential_init_U_n_17,
      Q => dec12_i_in_fu_80_reg(18),
      R => '0'
    );
\dec12_i_in_fu_80_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_34,
      D => flow_control_loop_pipe_sequential_init_U_n_16,
      Q => dec12_i_in_fu_80_reg(19),
      R => '0'
    );
\dec12_i_in_fu_80_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_34,
      D => flow_control_loop_pipe_sequential_init_U_n_2,
      Q => dec12_i_in_fu_80_reg(1),
      R => '0'
    );
\dec12_i_in_fu_80_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_34,
      D => flow_control_loop_pipe_sequential_init_U_n_23,
      Q => dec12_i_in_fu_80_reg(20),
      R => '0'
    );
\dec12_i_in_fu_80_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_34,
      D => flow_control_loop_pipe_sequential_init_U_n_22,
      Q => dec12_i_in_fu_80_reg(21),
      R => '0'
    );
\dec12_i_in_fu_80_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_34,
      D => flow_control_loop_pipe_sequential_init_U_n_21,
      Q => dec12_i_in_fu_80_reg(22),
      R => '0'
    );
\dec12_i_in_fu_80_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_34,
      D => flow_control_loop_pipe_sequential_init_U_n_20,
      Q => dec12_i_in_fu_80_reg(23),
      R => '0'
    );
\dec12_i_in_fu_80_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_34,
      D => flow_control_loop_pipe_sequential_init_U_n_27,
      Q => dec12_i_in_fu_80_reg(24),
      R => '0'
    );
\dec12_i_in_fu_80_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_34,
      D => flow_control_loop_pipe_sequential_init_U_n_26,
      Q => dec12_i_in_fu_80_reg(25),
      R => '0'
    );
\dec12_i_in_fu_80_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_34,
      D => flow_control_loop_pipe_sequential_init_U_n_25,
      Q => dec12_i_in_fu_80_reg(26),
      R => '0'
    );
\dec12_i_in_fu_80_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_34,
      D => flow_control_loop_pipe_sequential_init_U_n_24,
      Q => dec12_i_in_fu_80_reg(27),
      R => '0'
    );
\dec12_i_in_fu_80_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_34,
      D => flow_control_loop_pipe_sequential_init_U_n_31,
      Q => dec12_i_in_fu_80_reg(28),
      R => '0'
    );
\dec12_i_in_fu_80_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_34,
      D => flow_control_loop_pipe_sequential_init_U_n_30,
      Q => dec12_i_in_fu_80_reg(29),
      R => '0'
    );
\dec12_i_in_fu_80_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_34,
      D => flow_control_loop_pipe_sequential_init_U_n_1,
      Q => dec12_i_in_fu_80_reg(2),
      R => '0'
    );
\dec12_i_in_fu_80_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_34,
      D => flow_control_loop_pipe_sequential_init_U_n_29,
      Q => dec12_i_in_fu_80_reg(30),
      R => '0'
    );
\dec12_i_in_fu_80_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_34,
      D => flow_control_loop_pipe_sequential_init_U_n_28,
      Q => dec12_i_in_fu_80_reg(31),
      R => '0'
    );
\dec12_i_in_fu_80_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_34,
      D => flow_control_loop_pipe_sequential_init_U_n_0,
      Q => dec12_i_in_fu_80_reg(3),
      R => '0'
    );
\dec12_i_in_fu_80_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_34,
      D => flow_control_loop_pipe_sequential_init_U_n_7,
      Q => dec12_i_in_fu_80_reg(4),
      R => '0'
    );
\dec12_i_in_fu_80_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_34,
      D => flow_control_loop_pipe_sequential_init_U_n_6,
      Q => dec12_i_in_fu_80_reg(5),
      R => '0'
    );
\dec12_i_in_fu_80_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_34,
      D => flow_control_loop_pipe_sequential_init_U_n_5,
      Q => dec12_i_in_fu_80_reg(6),
      R => '0'
    );
\dec12_i_in_fu_80_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_34,
      D => flow_control_loop_pipe_sequential_init_U_n_4,
      Q => dec12_i_in_fu_80_reg(7),
      R => '0'
    );
\dec12_i_in_fu_80_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_34,
      D => flow_control_loop_pipe_sequential_init_U_n_11,
      Q => dec12_i_in_fu_80_reg(8),
      R => '0'
    );
\dec12_i_in_fu_80_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_34,
      D => flow_control_loop_pipe_sequential_init_U_n_10,
      Q => dec12_i_in_fu_80_reg(9),
      R => '0'
    );
\empty_reg_517_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage1,
      D => \idx109_fu_76_reg_n_0_[0]\,
      Q => empty_reg_517(0),
      R => '0'
    );
\empty_reg_517_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage1,
      D => \idx109_fu_76_reg_n_0_[1]\,
      Q => empty_reg_517(1),
      R => '0'
    );
\empty_reg_517_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage1,
      D => \idx109_fu_76_reg_n_0_[2]\,
      Q => empty_reg_517(2),
      R => '0'
    );
\empty_reg_517_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage1,
      D => \idx109_fu_76_reg_n_0_[3]\,
      Q => empty_reg_517(3),
      R => '0'
    );
\empty_reg_517_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage1,
      D => \idx109_fu_76_reg_n_0_[4]\,
      Q => empty_reg_517(4),
      R => '0'
    );
\empty_reg_517_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage1,
      D => \idx109_fu_76_reg_n_0_[5]\,
      Q => empty_reg_517(5),
      R => '0'
    );
\empty_reg_517_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage1,
      D => \idx109_fu_76_reg_n_0_[6]\,
      Q => empty_reg_517(6),
      R => '0'
    );
\empty_reg_517_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage1,
      D => \idx109_fu_76_reg_n_0_[7]\,
      Q => empty_reg_517(7),
      R => '0'
    );
flow_control_loop_pipe_sequential_init_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_flow_control_loop_pipe_sequential_init_41
     port map (
      CO(0) => icmp_ln193_fu_482_p2,
      D(0) => D(0),
      O(3) => flow_control_loop_pipe_sequential_init_U_n_0,
      O(2) => flow_control_loop_pipe_sequential_init_U_n_1,
      O(1) => flow_control_loop_pipe_sequential_init_U_n_2,
      O(0) => flow_control_loop_pipe_sequential_init_U_n_3,
      Q(2) => ap_CS_fsm_pp0_stage26,
      Q(1) => ap_CS_fsm_pp0_stage19,
      Q(0) => \ap_CS_fsm_reg_n_0_[0]\,
      SR(0) => dec12_i_in_fu_801,
      \ap_CS_fsm_reg[10]\(0) => Q(2),
      \ap_CS_fsm_reg[10]_0\ => ram_reg_0,
      ap_clk => ap_clk,
      ap_enable_reg_pp0_iter0 => ap_enable_reg_pp0_iter0,
      ap_enable_reg_pp0_iter0_reg => ap_enable_reg_pp0_iter0_reg,
      ap_loop_exit_ready_pp0_iter1_reg => ap_loop_exit_ready_pp0_iter1_reg,
      ap_loop_exit_ready_pp0_iter1_reg_reg => ap_loop_exit_ready_pp0_iter1_reg_reg_0,
      ap_loop_init_int_reg_0 => flow_control_loop_pipe_sequential_init_U_n_34,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      dec12_i_in_fu_80_reg(31 downto 0) => dec12_i_in_fu_80_reg(31 downto 0),
      \dec12_i_in_fu_80_reg[11]\(3) => flow_control_loop_pipe_sequential_init_U_n_8,
      \dec12_i_in_fu_80_reg[11]\(2) => flow_control_loop_pipe_sequential_init_U_n_9,
      \dec12_i_in_fu_80_reg[11]\(1) => flow_control_loop_pipe_sequential_init_U_n_10,
      \dec12_i_in_fu_80_reg[11]\(0) => flow_control_loop_pipe_sequential_init_U_n_11,
      \dec12_i_in_fu_80_reg[15]\(3) => flow_control_loop_pipe_sequential_init_U_n_12,
      \dec12_i_in_fu_80_reg[15]\(2) => flow_control_loop_pipe_sequential_init_U_n_13,
      \dec12_i_in_fu_80_reg[15]\(1) => flow_control_loop_pipe_sequential_init_U_n_14,
      \dec12_i_in_fu_80_reg[15]\(0) => flow_control_loop_pipe_sequential_init_U_n_15,
      \dec12_i_in_fu_80_reg[19]\(3) => flow_control_loop_pipe_sequential_init_U_n_16,
      \dec12_i_in_fu_80_reg[19]\(2) => flow_control_loop_pipe_sequential_init_U_n_17,
      \dec12_i_in_fu_80_reg[19]\(1) => flow_control_loop_pipe_sequential_init_U_n_18,
      \dec12_i_in_fu_80_reg[19]\(0) => flow_control_loop_pipe_sequential_init_U_n_19,
      \dec12_i_in_fu_80_reg[23]\(3) => flow_control_loop_pipe_sequential_init_U_n_20,
      \dec12_i_in_fu_80_reg[23]\(2) => flow_control_loop_pipe_sequential_init_U_n_21,
      \dec12_i_in_fu_80_reg[23]\(1) => flow_control_loop_pipe_sequential_init_U_n_22,
      \dec12_i_in_fu_80_reg[23]\(0) => flow_control_loop_pipe_sequential_init_U_n_23,
      \dec12_i_in_fu_80_reg[27]\(3) => flow_control_loop_pipe_sequential_init_U_n_24,
      \dec12_i_in_fu_80_reg[27]\(2) => flow_control_loop_pipe_sequential_init_U_n_25,
      \dec12_i_in_fu_80_reg[27]\(1) => flow_control_loop_pipe_sequential_init_U_n_26,
      \dec12_i_in_fu_80_reg[27]\(0) => flow_control_loop_pipe_sequential_init_U_n_27,
      \dec12_i_in_fu_80_reg[30]\(3) => flow_control_loop_pipe_sequential_init_U_n_28,
      \dec12_i_in_fu_80_reg[30]\(2) => flow_control_loop_pipe_sequential_init_U_n_29,
      \dec12_i_in_fu_80_reg[30]\(1) => flow_control_loop_pipe_sequential_init_U_n_30,
      \dec12_i_in_fu_80_reg[30]\(0) => flow_control_loop_pipe_sequential_init_U_n_31,
      \dec12_i_in_fu_80_reg[3]_0\ => \dec12_i_in_fu_80_reg[3]_1\,
      \dec12_i_in_fu_80_reg[3]_1\ => \dec12_i_in_fu_80_reg[3]_2\,
      \dec12_i_in_fu_80_reg[7]\(3) => flow_control_loop_pipe_sequential_init_U_n_4,
      \dec12_i_in_fu_80_reg[7]\(2) => flow_control_loop_pipe_sequential_init_U_n_5,
      \dec12_i_in_fu_80_reg[7]\(1) => flow_control_loop_pipe_sequential_init_U_n_6,
      \dec12_i_in_fu_80_reg[7]\(0) => flow_control_loop_pipe_sequential_init_U_n_7,
      dec12_i_in_fu_80_reg_3_sp_1 => \dec12_i_in_fu_80_reg[3]_0\,
      grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_193_1_fu_108_ap_start_reg => grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_193_1_fu_108_ap_start_reg
    );
grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_193_1_fu_108_ap_start_reg_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFEFEFFFAAAAAAAA"
    )
        port map (
      I0 => Q(1),
      I1 => icmp_ln193_reg_536,
      I2 => ap_CS_fsm_pp0_stage26,
      I3 => ap_enable_reg_pp0_iter0_reg,
      I4 => \ap_CS_fsm_reg_n_0_[0]\,
      I5 => grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_193_1_fu_108_ap_start_reg,
      O => \ap_CS_fsm_reg[8]_0\
    );
grp_ClefiaF0Xor_fu_398: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_ClefiaF0Xor
     port map (
      ADDRBWRADDR(7 downto 0) => ADDRBWRADDR(7 downto 0),
      D(7) => grp_ClefiaF0Xor_fu_398_n_0,
      D(6) => grp_ClefiaF0Xor_fu_398_n_1,
      D(5) => grp_ClefiaF0Xor_fu_398_n_2,
      D(4) => grp_ClefiaF0Xor_fu_398_n_3,
      D(3) => grp_ClefiaF0Xor_fu_398_n_4,
      D(2) => grp_ClefiaF0Xor_fu_398_n_5,
      D(1) => grp_ClefiaF0Xor_fu_398_n_6,
      D(0) => grp_ClefiaF0Xor_fu_398_n_7,
      DIADI(7 downto 0) => DIADI(7 downto 0),
      DIBDI(7 downto 0) => DIBDI(7 downto 0),
      DOADO(7 downto 0) => DOADO(7 downto 0),
      DOBDO(7 downto 0) => DOBDO(7 downto 0),
      Q(4 downto 1) => Q(5 downto 2),
      Q(0) => Q(0),
      WEA(0) => WEA(0),
      \ap_CS_fsm_reg[10]\(1 downto 0) => \ap_CS_fsm_reg[10]_1\(1 downto 0),
      \ap_CS_fsm_reg[10]_0\ => \ap_CS_fsm_reg[10]_3\,
      \ap_CS_fsm_reg[21]\(1 downto 0) => \ap_CS_fsm_reg[19]_0\(1 downto 0),
      \ap_CS_fsm_reg[23]\ => grp_ClefiaF0Xor_fu_398_n_28,
      \ap_CS_fsm_reg[2]_0\ => grp_ClefiaF0Xor_fu_398_n_16,
      \ap_CS_fsm_reg[3]_0\ => grp_ClefiaF0Xor_fu_398_n_56,
      ap_clk => ap_clk,
      ap_enable_reg_pp0_iter0 => ap_enable_reg_pp0_iter0,
      ap_enable_reg_pp0_iter0_reg_reg_0(0) => \rk_offset_read_reg_977_reg[6]\(2),
      ap_ready_int => ap_ready_int,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      clefia_s0_ce0 => clefia_s0_ce0,
      fout_ce0 => fout_ce0,
      fout_ce1 => fout_ce1,
      grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_116_120_fu_121_ap_start_reg => grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_116_120_fu_121_ap_start_reg,
      grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_123_118_fu_95_rin_address1(0) => grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_123_118_fu_95_rin_address1(1),
      grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_123_1_fu_88_rin_address1(0) => grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_123_1_fu_88_rin_address1(1),
      grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_193_1_fu_108_ap_start_reg => grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_193_1_fu_108_ap_start_reg,
      grp_ClefiaEncrypt_1_fu_190_rk_ce1 => grp_ClefiaEncrypt_1_fu_190_rk_ce1,
      grp_ClefiaF0Xor_fu_398_ap_start_reg => grp_ClefiaF0Xor_fu_398_ap_start_reg,
      grp_ClefiaF0Xor_fu_398_ap_start_reg_reg => grp_ClefiaF0Xor_fu_398_n_52,
      grp_ClefiaKeySet128_fu_176_rk_address1(1 downto 0) => grp_ClefiaKeySet128_fu_176_rk_address1(1 downto 0),
      \icmp_ln193_reg_172_reg[0]\(2 downto 0) => \icmp_ln193_reg_172_reg[0]\(3 downto 1),
      \idx109_fu_76_reg[1]\ => grp_ClefiaF0Xor_fu_398_n_48,
      \idx97_fu_46_reg[1]\ => \idx97_fu_46_reg[1]\,
      ram_reg => \ap_CS_fsm[1]_i_3__2_n_0\,
      ram_reg_0 => ram_reg_i_175_n_0,
      ram_reg_1 => ram_reg_0,
      ram_reg_10 => grp_ClefiaF1Xor_3_fu_413_n_8,
      ram_reg_11 => \ram_reg_i_41__9_n_0\,
      ram_reg_12 => grp_ClefiaF1Xor_3_fu_413_n_29,
      ram_reg_13 => grp_ClefiaF1Xor_3_fu_413_n_32,
      ram_reg_14 => \ram_reg_i_38__8_n_0\,
      ram_reg_15 => grp_ClefiaF1Xor_3_fu_413_n_14,
      ram_reg_16 => grp_ClefiaF1Xor_3_fu_413_n_15,
      ram_reg_17 => grp_ClefiaF1Xor_3_fu_413_n_16,
      ram_reg_18 => grp_ClefiaF1Xor_3_fu_413_n_17,
      ram_reg_19 => grp_ClefiaF1Xor_3_fu_413_n_43,
      ram_reg_2(8) => ap_CS_fsm_pp0_stage23,
      ram_reg_2(7) => ap_CS_fsm_pp0_stage22,
      ram_reg_2(6) => ap_CS_fsm_pp0_stage21,
      ram_reg_2(5) => ap_CS_fsm_pp0_stage19,
      ram_reg_2(4) => ap_CS_fsm_pp0_stage9,
      ram_reg_2(3) => ap_CS_fsm_pp0_stage8,
      ram_reg_2(2) => ap_CS_fsm_pp0_stage3,
      ram_reg_2(1) => ap_CS_fsm_pp0_stage2,
      ram_reg_2(0) => \ap_CS_fsm_reg_n_0_[0]\,
      ram_reg_20 => grp_ClefiaF1Xor_3_fu_413_n_18,
      ram_reg_21 => grp_ClefiaF1Xor_3_fu_413_n_19,
      ram_reg_22 => grp_ClefiaF1Xor_3_fu_413_n_20,
      ram_reg_23 => grp_ClefiaF1Xor_3_fu_413_n_21,
      ram_reg_24 => grp_ClefiaF1Xor_3_fu_413_n_22,
      ram_reg_25 => grp_ClefiaF1Xor_3_fu_413_n_23,
      ram_reg_26 => grp_ClefiaF1Xor_3_fu_413_n_24,
      ram_reg_27 => grp_ClefiaF1Xor_3_fu_413_n_25,
      ram_reg_28 => grp_ClefiaF1Xor_3_fu_413_n_26,
      ram_reg_29 => grp_ClefiaF1Xor_3_fu_413_n_27,
      ram_reg_3 => \ram_reg_i_34__8_n_0\,
      ram_reg_30 => grp_ClefiaF1Xor_3_fu_413_n_28,
      ram_reg_31 => ram_reg_2,
      ram_reg_32(1 downto 0) => ram_reg_3(1 downto 0),
      ram_reg_33 => ram_reg_6,
      ram_reg_34 => ram_reg_7,
      ram_reg_35(2 downto 0) => ram_reg_8(3 downto 1),
      ram_reg_36 => \ram_reg_i_28__7_n_0\,
      ram_reg_37 => \ram_reg_i_33__9_n_0\,
      ram_reg_4 => \ram_reg_i_32__9_n_0\,
      ram_reg_5 => grp_ClefiaF1Xor_3_fu_413_n_4,
      ram_reg_6 => \ram_reg_i_35__8_n_0\,
      ram_reg_7 => \ram_reg_i_30__7_n_0\,
      ram_reg_8 => \ram_reg_i_37__8_n_0\,
      ram_reg_9 => \ram_reg_i_38__12_n_0\,
      \ram_reg_i_164__1_0\ => ram_reg_i_539_n_0,
      ram_reg_i_207_0 => ram_reg_i_545_n_0,
      ram_reg_i_215_0 => ram_reg_i_551_n_0,
      ram_reg_i_222_0 => ram_reg_i_557_n_0,
      ram_reg_i_230 => ram_reg_i_568_n_0,
      ram_reg_i_236 => ram_reg_i_573_n_0,
      ram_reg_i_245 => ram_reg_i_576_n_0,
      ram_reg_i_252_0 => grp_ClefiaF1Xor_3_fu_413_n_37,
      \ram_reg_i_38__11\ => ram_reg,
      \ram_reg_i_38__11_0\ => ram_reg_i_358_n_0,
      \ram_reg_i_38__11_1\ => grp_ClefiaF1Xor_3_fu_413_n_6,
      \ram_reg_i_44__9_0\ => grp_ClefiaF1Xor_3_fu_413_n_35,
      \ram_reg_i_55__9_0\ => grp_ClefiaF1Xor_3_fu_413_n_36,
      \ram_reg_i_59__7_0\ => grp_ClefiaF1Xor_3_fu_413_n_30,
      \ram_reg_i_73__4_0\ => grp_ClefiaF1Xor_3_fu_413_n_33,
      \ram_reg_i_77__3_0\ => grp_ClefiaF1Xor_3_fu_413_n_34,
      \ram_reg_i_81__3_0\ => grp_ClefiaF1Xor_3_fu_413_n_31,
      \ram_reg_i_93__5\ => \ram_reg_i_93__5\,
      reg_3130 => reg_3130,
      reg_315_reg_0(7) => grp_ClefiaF0Xor_fu_398_n_8,
      reg_315_reg_0(6) => grp_ClefiaF0Xor_fu_398_n_9,
      reg_315_reg_0(5) => grp_ClefiaF0Xor_fu_398_n_10,
      reg_315_reg_0(4) => grp_ClefiaF0Xor_fu_398_n_11,
      reg_315_reg_0(3) => grp_ClefiaF0Xor_fu_398_n_12,
      reg_315_reg_0(2) => grp_ClefiaF0Xor_fu_398_n_13,
      reg_315_reg_0(1) => grp_ClefiaF0Xor_fu_398_n_14,
      reg_315_reg_0(0) => grp_ClefiaF0Xor_fu_398_n_15,
      reg_315_reg_1(7 downto 0) => reg_315_reg(7 downto 0),
      \rk_offset_read_reg_815_reg[0]_0\ => grp_ClefiaF0Xor_fu_398_n_49,
      \rk_offset_read_reg_815_reg[1]_0\ => grp_ClefiaF0Xor_fu_398_n_47,
      \rk_offset_read_reg_815_reg[2]_0\ => grp_ClefiaF0Xor_fu_398_n_50,
      \rk_offset_read_reg_815_reg[3]_0\ => grp_ClefiaF0Xor_fu_398_n_51,
      \rk_offset_read_reg_815_reg[4]_0\ => grp_ClefiaF0Xor_fu_398_n_45,
      \rk_offset_read_reg_815_reg[6]_0\ => grp_ClefiaF0Xor_fu_398_n_46,
      \rk_offset_read_reg_815_reg[6]_1\(1) => grp_ClefiaF0Xor_fu_398_rk_offset(6),
      \rk_offset_read_reg_815_reg[6]_1\(0) => grp_ClefiaF0Xor_fu_398_rk_offset(4),
      \rk_offset_read_reg_815_reg[7]_0\(7) => \idx109_fu_76_reg_n_0_[7]\,
      \rk_offset_read_reg_815_reg[7]_0\(6) => \idx109_fu_76_reg_n_0_[6]\,
      \rk_offset_read_reg_815_reg[7]_0\(5) => \idx109_fu_76_reg_n_0_[5]\,
      \rk_offset_read_reg_815_reg[7]_0\(4) => \idx109_fu_76_reg_n_0_[4]\,
      \rk_offset_read_reg_815_reg[7]_0\(3) => \idx109_fu_76_reg_n_0_[3]\,
      \rk_offset_read_reg_815_reg[7]_0\(2) => \idx109_fu_76_reg_n_0_[2]\,
      \rk_offset_read_reg_815_reg[7]_0\(1) => \idx109_fu_76_reg_n_0_[1]\,
      \rk_offset_read_reg_815_reg[7]_0\(0) => \idx109_fu_76_reg_n_0_[0]\,
      shl_ln_reg_176(2 downto 0) => shl_ln_reg_176(2 downto 0)
    );
grp_ClefiaF0Xor_fu_398_ap_start_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => grp_ClefiaF0Xor_fu_398_n_52,
      Q => grp_ClefiaF0Xor_fu_398_ap_start_reg,
      R => ap_rst_n_inv
    );
grp_ClefiaF1Xor_3_fu_413: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_ClefiaF1Xor_3
     port map (
      ADDRARDADDR(1 downto 0) => \^addrardaddr\(1 downto 0),
      D(7) => grp_ClefiaF0Xor_fu_398_n_8,
      D(6) => grp_ClefiaF0Xor_fu_398_n_9,
      D(5) => grp_ClefiaF0Xor_fu_398_n_10,
      D(4) => grp_ClefiaF0Xor_fu_398_n_11,
      D(3) => grp_ClefiaF0Xor_fu_398_n_12,
      D(2) => grp_ClefiaF0Xor_fu_398_n_13,
      D(1) => grp_ClefiaF0Xor_fu_398_n_14,
      D(0) => grp_ClefiaF0Xor_fu_398_n_15,
      DOADO(7 downto 0) => DOADO(7 downto 0),
      DOBDO(7 downto 0) => DOBDO(7 downto 0),
      Q(3 downto 2) => Q(5 downto 4),
      Q(1) => Q(2),
      Q(0) => Q(0),
      \ap_CS_fsm_reg[10]\(1 downto 0) => \ap_CS_fsm_reg[10]_0\(1 downto 0),
      \ap_CS_fsm_reg[10]_0\ => \ap_CS_fsm_reg[10]_2\,
      \ap_CS_fsm_reg[1]_0\ => grp_ClefiaF1Xor_3_fu_413_n_4,
      \ap_CS_fsm_reg[1]_1\ => grp_ClefiaF1Xor_3_fu_413_n_6,
      \ap_CS_fsm_reg[1]_2\ => grp_ClefiaF1Xor_3_fu_413_n_31,
      \ap_CS_fsm_reg[2]_0\ => grp_ClefiaF1Xor_3_fu_413_n_8,
      \ap_CS_fsm_reg[2]_1\ => \ap_CS_fsm_reg[2]_0\,
      \ap_CS_fsm_reg[3]_0\ => grp_ClefiaF1Xor_3_fu_413_n_14,
      \ap_CS_fsm_reg[3]_1\ => grp_ClefiaF1Xor_3_fu_413_n_15,
      \ap_CS_fsm_reg[3]_10\ => grp_ClefiaF1Xor_3_fu_413_n_24,
      \ap_CS_fsm_reg[3]_11\ => grp_ClefiaF1Xor_3_fu_413_n_25,
      \ap_CS_fsm_reg[3]_12\ => grp_ClefiaF1Xor_3_fu_413_n_26,
      \ap_CS_fsm_reg[3]_13\ => grp_ClefiaF1Xor_3_fu_413_n_27,
      \ap_CS_fsm_reg[3]_14\ => grp_ClefiaF1Xor_3_fu_413_n_28,
      \ap_CS_fsm_reg[3]_2\ => grp_ClefiaF1Xor_3_fu_413_n_16,
      \ap_CS_fsm_reg[3]_3\ => grp_ClefiaF1Xor_3_fu_413_n_17,
      \ap_CS_fsm_reg[3]_4\ => grp_ClefiaF1Xor_3_fu_413_n_18,
      \ap_CS_fsm_reg[3]_5\ => grp_ClefiaF1Xor_3_fu_413_n_19,
      \ap_CS_fsm_reg[3]_6\ => grp_ClefiaF1Xor_3_fu_413_n_20,
      \ap_CS_fsm_reg[3]_7\ => grp_ClefiaF1Xor_3_fu_413_n_21,
      \ap_CS_fsm_reg[3]_8\ => grp_ClefiaF1Xor_3_fu_413_n_22,
      \ap_CS_fsm_reg[3]_9\ => grp_ClefiaF1Xor_3_fu_413_n_23,
      \ap_CS_fsm_reg[5]\ => \ap_CS_fsm_reg[5]_0\,
      \ap_CS_fsm_reg[9]\(1 downto 0) => \ap_CS_fsm_reg[9]_0\(1 downto 0),
      ap_clk => ap_clk,
      ap_enable_reg_pp0_iter0 => ap_enable_reg_pp0_iter0,
      ap_enable_reg_pp0_iter2_reg_0 => grp_ClefiaF1Xor_3_fu_413_n_29,
      ap_ready_int => ap_ready_int,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      clefia_s0_ce0 => clefia_s0_ce0,
      empty_reg_517(7 downto 0) => empty_reg_517(7 downto 0),
      grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_123_118_fu_95_rin_address1(0) => grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_123_118_fu_95_rin_address1(0),
      grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_123_1_fu_88_rin_address1(0) => grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_123_1_fu_88_rin_address1(0),
      grp_ClefiaF1Xor_3_fu_413_ap_start_reg => grp_ClefiaF1Xor_3_fu_413_ap_start_reg,
      grp_ClefiaF1Xor_3_fu_413_ap_start_reg_reg => grp_ClefiaF1Xor_3_fu_413_n_38,
      grp_ClefiaKeySet128_fu_176_rk_address0(1 downto 0) => grp_ClefiaKeySet128_fu_176_rk_address0(1 downto 0),
      ram_reg => grp_ClefiaF1Xor_3_fu_413_n_43,
      ram_reg_0 => ram_reg_0,
      ram_reg_1(1 downto 0) => ram_reg_1(1 downto 0),
      ram_reg_10 => grp_ClefiaF0Xor_fu_398_n_28,
      ram_reg_11 => \ram_reg_i_27__8_n_0\,
      ram_reg_12 => ram_reg_i_174_n_0,
      ram_reg_13 => ram_reg_i_175_n_0,
      ram_reg_14 => grp_ClefiaF0Xor_fu_398_n_46,
      ram_reg_15 => ram_reg,
      ram_reg_16 => grp_ClefiaF0Xor_fu_398_n_49,
      ram_reg_17 => grp_ClefiaF0Xor_fu_398_n_47,
      ram_reg_18 => ram_reg_2,
      ram_reg_19(1 downto 0) => ram_reg_3(1 downto 0),
      ram_reg_2(2) => ap_CS_fsm_pp0_stage23,
      ram_reg_2(1) => ap_CS_fsm_pp0_stage20,
      ram_reg_2(0) => ap_CS_fsm_pp0_stage9,
      ram_reg_20 => ram_reg_4,
      ram_reg_21 => ram_reg_5,
      ram_reg_22(1 downto 0) => ram_reg_9(1 downto 0),
      ram_reg_23(0) => ram_reg_8(0),
      ram_reg_24 => grp_ClefiaF0Xor_fu_398_n_16,
      ram_reg_25 => \ram_reg_i_24__9_n_0\,
      ram_reg_3 => \ram_reg_i_31__8_n_0\,
      ram_reg_4 => \ram_reg_i_29__8_n_0\,
      ram_reg_5 => \ram_reg_i_33__8_n_0\,
      ram_reg_6 => \ram_reg_i_21__9_n_0\,
      ram_reg_7 => grp_ClefiaF0Xor_fu_398_n_56,
      ram_reg_8 => \ram_reg_i_29__9_n_0\,
      ram_reg_9 => \ram_reg_i_26__9_n_0\,
      \ram_reg_i_164__1\ => ram_reg_i_540_n_0,
      ram_reg_i_185 => ram_reg_i_541_n_0,
      ram_reg_i_207 => ram_reg_i_547_n_0,
      ram_reg_i_215 => ram_reg_i_552_n_0,
      ram_reg_i_222 => ram_reg_i_559_n_0,
      ram_reg_i_230_0 => ram_reg_i_565_n_0,
      ram_reg_i_245_0 => ram_reg_i_571_n_0,
      \ram_reg_i_52__7\ => ram_reg_i_376_n_0,
      \ram_reg_i_67__7_0\ => grp_ClefiaF0Xor_fu_398_n_48,
      \ram_reg_i_84__5\ => grp_ClefiaF0Xor_fu_398_n_45,
      \ram_reg_i_84__5_0\ => \ram_reg_i_93__5\,
      \ram_reg_i_87__5_0\ => grp_ClefiaF0Xor_fu_398_n_51,
      \ram_reg_i_90__5\ => grp_ClefiaF0Xor_fu_398_n_50,
      \ram_reg_i_97__5_0\(0) => \ram_reg_i_97__5\(0),
      \ram_reg_i_97__5_1\(0) => \ram_reg_i_97__5_0\(0),
      reg_3130 => reg_3130,
      \rk_offset_read_reg_977_reg[1]_0\ => grp_ClefiaF1Xor_3_fu_413_n_37,
      \rk_offset_read_reg_977_reg[3]_0\ => grp_ClefiaF1Xor_3_fu_413_n_30,
      \rk_offset_read_reg_977_reg[4]_0\ => grp_ClefiaF1Xor_3_fu_413_n_36,
      \rk_offset_read_reg_977_reg[5]_0\ => grp_ClefiaF1Xor_3_fu_413_n_32,
      \rk_offset_read_reg_977_reg[6]_0\(2) => \rk_offset_read_reg_977_reg[6]\(3),
      \rk_offset_read_reg_977_reg[6]_0\(1 downto 0) => \rk_offset_read_reg_977_reg[6]\(1 downto 0),
      \rk_offset_read_reg_977_reg[6]_1\ => grp_ClefiaF1Xor_3_fu_413_n_34,
      \rk_offset_read_reg_977_reg[7]_0\ => grp_ClefiaF1Xor_3_fu_413_n_33,
      \rk_offset_read_reg_977_reg[7]_1\ => grp_ClefiaF1Xor_3_fu_413_n_35,
      shl_ln_reg_176(0) => shl_ln_reg_176(2),
      \shl_ln_reg_176_reg[7]\(0) => \icmp_ln193_reg_172_reg[0]\(0),
      \z_3_reg_1084_reg[7]_0\(7) => grp_ClefiaF0Xor_fu_398_n_0,
      \z_3_reg_1084_reg[7]_0\(6) => grp_ClefiaF0Xor_fu_398_n_1,
      \z_3_reg_1084_reg[7]_0\(5) => grp_ClefiaF0Xor_fu_398_n_2,
      \z_3_reg_1084_reg[7]_0\(4) => grp_ClefiaF0Xor_fu_398_n_3,
      \z_3_reg_1084_reg[7]_0\(3) => grp_ClefiaF0Xor_fu_398_n_4,
      \z_3_reg_1084_reg[7]_0\(2) => grp_ClefiaF0Xor_fu_398_n_5,
      \z_3_reg_1084_reg[7]_0\(1) => grp_ClefiaF0Xor_fu_398_n_6,
      \z_3_reg_1084_reg[7]_0\(0) => grp_ClefiaF0Xor_fu_398_n_7
    );
grp_ClefiaF1Xor_3_fu_413_ap_start_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => grp_ClefiaF1Xor_3_fu_413_n_38,
      Q => grp_ClefiaF1Xor_3_fu_413_ap_start_reg,
      R => ap_rst_n_inv
    );
icmp_ln193_fu_482_p2_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => icmp_ln193_fu_482_p2_carry_n_0,
      CO(2) => icmp_ln193_fu_482_p2_carry_n_1,
      CO(1) => icmp_ln193_fu_482_p2_carry_n_2,
      CO(0) => icmp_ln193_fu_482_p2_carry_n_3,
      CYINIT => '0',
      DI(3) => icmp_ln193_fu_482_p2_carry_i_1_n_0,
      DI(2) => icmp_ln193_fu_482_p2_carry_i_2_n_0,
      DI(1) => icmp_ln193_fu_482_p2_carry_i_3_n_0,
      DI(0) => icmp_ln193_fu_482_p2_carry_i_4_n_0,
      O(3 downto 0) => NLW_icmp_ln193_fu_482_p2_carry_O_UNCONNECTED(3 downto 0),
      S(3) => icmp_ln193_fu_482_p2_carry_i_5_n_0,
      S(2) => icmp_ln193_fu_482_p2_carry_i_6_n_0,
      S(1) => icmp_ln193_fu_482_p2_carry_i_7_n_0,
      S(0) => icmp_ln193_fu_482_p2_carry_i_8_n_0
    );
\icmp_ln193_fu_482_p2_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => icmp_ln193_fu_482_p2_carry_n_0,
      CO(3) => \icmp_ln193_fu_482_p2_carry__0_n_0\,
      CO(2) => \icmp_ln193_fu_482_p2_carry__0_n_1\,
      CO(1) => \icmp_ln193_fu_482_p2_carry__0_n_2\,
      CO(0) => \icmp_ln193_fu_482_p2_carry__0_n_3\,
      CYINIT => '0',
      DI(3) => \icmp_ln193_fu_482_p2_carry__0_i_1_n_0\,
      DI(2) => \icmp_ln193_fu_482_p2_carry__0_i_2_n_0\,
      DI(1) => \icmp_ln193_fu_482_p2_carry__0_i_3_n_0\,
      DI(0) => \icmp_ln193_fu_482_p2_carry__0_i_4_n_0\,
      O(3 downto 0) => \NLW_icmp_ln193_fu_482_p2_carry__0_O_UNCONNECTED\(3 downto 0),
      S(3) => \icmp_ln193_fu_482_p2_carry__0_i_5_n_0\,
      S(2) => \icmp_ln193_fu_482_p2_carry__0_i_6_n_0\,
      S(1) => \icmp_ln193_fu_482_p2_carry__0_i_7_n_0\,
      S(0) => \icmp_ln193_fu_482_p2_carry__0_i_8_n_0\
    );
\icmp_ln193_fu_482_p2_carry__0_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => add_ln188_1_fu_465_p2(15),
      I1 => add_ln188_1_fu_465_p2(14),
      O => \icmp_ln193_fu_482_p2_carry__0_i_1_n_0\
    );
\icmp_ln193_fu_482_p2_carry__0_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => add_ln188_1_fu_465_p2(13),
      I1 => add_ln188_1_fu_465_p2(12),
      O => \icmp_ln193_fu_482_p2_carry__0_i_2_n_0\
    );
\icmp_ln193_fu_482_p2_carry__0_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => add_ln188_1_fu_465_p2(11),
      I1 => add_ln188_1_fu_465_p2(10),
      O => \icmp_ln193_fu_482_p2_carry__0_i_3_n_0\
    );
\icmp_ln193_fu_482_p2_carry__0_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => add_ln188_1_fu_465_p2(9),
      I1 => add_ln188_1_fu_465_p2(8),
      O => \icmp_ln193_fu_482_p2_carry__0_i_4_n_0\
    );
\icmp_ln193_fu_482_p2_carry__0_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => add_ln188_1_fu_465_p2(14),
      I1 => add_ln188_1_fu_465_p2(15),
      O => \icmp_ln193_fu_482_p2_carry__0_i_5_n_0\
    );
\icmp_ln193_fu_482_p2_carry__0_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => add_ln188_1_fu_465_p2(12),
      I1 => add_ln188_1_fu_465_p2(13),
      O => \icmp_ln193_fu_482_p2_carry__0_i_6_n_0\
    );
\icmp_ln193_fu_482_p2_carry__0_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => add_ln188_1_fu_465_p2(10),
      I1 => add_ln188_1_fu_465_p2(11),
      O => \icmp_ln193_fu_482_p2_carry__0_i_7_n_0\
    );
\icmp_ln193_fu_482_p2_carry__0_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => add_ln188_1_fu_465_p2(8),
      I1 => add_ln188_1_fu_465_p2(9),
      O => \icmp_ln193_fu_482_p2_carry__0_i_8_n_0\
    );
\icmp_ln193_fu_482_p2_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \icmp_ln193_fu_482_p2_carry__0_n_0\,
      CO(3) => \icmp_ln193_fu_482_p2_carry__1_n_0\,
      CO(2) => \icmp_ln193_fu_482_p2_carry__1_n_1\,
      CO(1) => \icmp_ln193_fu_482_p2_carry__1_n_2\,
      CO(0) => \icmp_ln193_fu_482_p2_carry__1_n_3\,
      CYINIT => '0',
      DI(3) => \icmp_ln193_fu_482_p2_carry__1_i_1_n_0\,
      DI(2) => \icmp_ln193_fu_482_p2_carry__1_i_2_n_0\,
      DI(1) => \icmp_ln193_fu_482_p2_carry__1_i_3_n_0\,
      DI(0) => \icmp_ln193_fu_482_p2_carry__1_i_4_n_0\,
      O(3 downto 0) => \NLW_icmp_ln193_fu_482_p2_carry__1_O_UNCONNECTED\(3 downto 0),
      S(3) => \icmp_ln193_fu_482_p2_carry__1_i_5_n_0\,
      S(2) => \icmp_ln193_fu_482_p2_carry__1_i_6_n_0\,
      S(1) => \icmp_ln193_fu_482_p2_carry__1_i_7_n_0\,
      S(0) => \icmp_ln193_fu_482_p2_carry__1_i_8_n_0\
    );
\icmp_ln193_fu_482_p2_carry__1_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => add_ln188_1_fu_465_p2(23),
      I1 => add_ln188_1_fu_465_p2(22),
      O => \icmp_ln193_fu_482_p2_carry__1_i_1_n_0\
    );
\icmp_ln193_fu_482_p2_carry__1_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => add_ln188_1_fu_465_p2(21),
      I1 => add_ln188_1_fu_465_p2(20),
      O => \icmp_ln193_fu_482_p2_carry__1_i_2_n_0\
    );
\icmp_ln193_fu_482_p2_carry__1_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => add_ln188_1_fu_465_p2(19),
      I1 => add_ln188_1_fu_465_p2(18),
      O => \icmp_ln193_fu_482_p2_carry__1_i_3_n_0\
    );
\icmp_ln193_fu_482_p2_carry__1_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => add_ln188_1_fu_465_p2(17),
      I1 => add_ln188_1_fu_465_p2(16),
      O => \icmp_ln193_fu_482_p2_carry__1_i_4_n_0\
    );
\icmp_ln193_fu_482_p2_carry__1_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => add_ln188_1_fu_465_p2(22),
      I1 => add_ln188_1_fu_465_p2(23),
      O => \icmp_ln193_fu_482_p2_carry__1_i_5_n_0\
    );
\icmp_ln193_fu_482_p2_carry__1_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => add_ln188_1_fu_465_p2(20),
      I1 => add_ln188_1_fu_465_p2(21),
      O => \icmp_ln193_fu_482_p2_carry__1_i_6_n_0\
    );
\icmp_ln193_fu_482_p2_carry__1_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => add_ln188_1_fu_465_p2(18),
      I1 => add_ln188_1_fu_465_p2(19),
      O => \icmp_ln193_fu_482_p2_carry__1_i_7_n_0\
    );
\icmp_ln193_fu_482_p2_carry__1_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => add_ln188_1_fu_465_p2(16),
      I1 => add_ln188_1_fu_465_p2(17),
      O => \icmp_ln193_fu_482_p2_carry__1_i_8_n_0\
    );
\icmp_ln193_fu_482_p2_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \icmp_ln193_fu_482_p2_carry__1_n_0\,
      CO(3) => icmp_ln193_fu_482_p2,
      CO(2) => \icmp_ln193_fu_482_p2_carry__2_n_1\,
      CO(1) => \icmp_ln193_fu_482_p2_carry__2_n_2\,
      CO(0) => \icmp_ln193_fu_482_p2_carry__2_n_3\,
      CYINIT => '0',
      DI(3) => \icmp_ln193_fu_482_p2_carry__2_i_1_n_0\,
      DI(2) => \icmp_ln193_fu_482_p2_carry__2_i_2_n_0\,
      DI(1) => \icmp_ln193_fu_482_p2_carry__2_i_3_n_0\,
      DI(0) => \icmp_ln193_fu_482_p2_carry__2_i_4_n_0\,
      O(3 downto 0) => \NLW_icmp_ln193_fu_482_p2_carry__2_O_UNCONNECTED\(3 downto 0),
      S(3) => \icmp_ln193_fu_482_p2_carry__2_i_5_n_0\,
      S(2) => \icmp_ln193_fu_482_p2_carry__2_i_6_n_0\,
      S(1) => \icmp_ln193_fu_482_p2_carry__2_i_7_n_0\,
      S(0) => \icmp_ln193_fu_482_p2_carry__2_i_8_n_0\
    );
\icmp_ln193_fu_482_p2_carry__2_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => add_ln188_1_fu_465_p2(30),
      I1 => add_ln188_1_fu_465_p2(31),
      O => \icmp_ln193_fu_482_p2_carry__2_i_1_n_0\
    );
\icmp_ln193_fu_482_p2_carry__2_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => add_ln188_1_fu_465_p2(29),
      I1 => add_ln188_1_fu_465_p2(28),
      O => \icmp_ln193_fu_482_p2_carry__2_i_2_n_0\
    );
\icmp_ln193_fu_482_p2_carry__2_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => add_ln188_1_fu_465_p2(27),
      I1 => add_ln188_1_fu_465_p2(26),
      O => \icmp_ln193_fu_482_p2_carry__2_i_3_n_0\
    );
\icmp_ln193_fu_482_p2_carry__2_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => add_ln188_1_fu_465_p2(25),
      I1 => add_ln188_1_fu_465_p2(24),
      O => \icmp_ln193_fu_482_p2_carry__2_i_4_n_0\
    );
\icmp_ln193_fu_482_p2_carry__2_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => add_ln188_1_fu_465_p2(30),
      I1 => add_ln188_1_fu_465_p2(31),
      O => \icmp_ln193_fu_482_p2_carry__2_i_5_n_0\
    );
\icmp_ln193_fu_482_p2_carry__2_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => add_ln188_1_fu_465_p2(28),
      I1 => add_ln188_1_fu_465_p2(29),
      O => \icmp_ln193_fu_482_p2_carry__2_i_6_n_0\
    );
\icmp_ln193_fu_482_p2_carry__2_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => add_ln188_1_fu_465_p2(26),
      I1 => add_ln188_1_fu_465_p2(27),
      O => \icmp_ln193_fu_482_p2_carry__2_i_7_n_0\
    );
\icmp_ln193_fu_482_p2_carry__2_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => add_ln188_1_fu_465_p2(24),
      I1 => add_ln188_1_fu_465_p2(25),
      O => \icmp_ln193_fu_482_p2_carry__2_i_8_n_0\
    );
icmp_ln193_fu_482_p2_carry_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => add_ln188_1_fu_465_p2(7),
      I1 => add_ln188_1_fu_465_p2(6),
      O => icmp_ln193_fu_482_p2_carry_i_1_n_0
    );
icmp_ln193_fu_482_p2_carry_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => add_ln188_1_fu_465_p2(5),
      I1 => add_ln188_1_fu_465_p2(4),
      O => icmp_ln193_fu_482_p2_carry_i_2_n_0
    );
icmp_ln193_fu_482_p2_carry_i_3: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => add_ln188_1_fu_465_p2(3),
      I1 => add_ln188_1_fu_465_p2(2),
      O => icmp_ln193_fu_482_p2_carry_i_3_n_0
    );
icmp_ln193_fu_482_p2_carry_i_4: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => add_ln188_1_fu_465_p2(1),
      I1 => dec12_i_in_fu_80_reg(0),
      O => icmp_ln193_fu_482_p2_carry_i_4_n_0
    );
icmp_ln193_fu_482_p2_carry_i_5: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => add_ln188_1_fu_465_p2(6),
      I1 => add_ln188_1_fu_465_p2(7),
      O => icmp_ln193_fu_482_p2_carry_i_5_n_0
    );
icmp_ln193_fu_482_p2_carry_i_6: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => add_ln188_1_fu_465_p2(4),
      I1 => add_ln188_1_fu_465_p2(5),
      O => icmp_ln193_fu_482_p2_carry_i_6_n_0
    );
icmp_ln193_fu_482_p2_carry_i_7: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => add_ln188_1_fu_465_p2(2),
      I1 => add_ln188_1_fu_465_p2(3),
      O => icmp_ln193_fu_482_p2_carry_i_7_n_0
    );
icmp_ln193_fu_482_p2_carry_i_8: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => dec12_i_in_fu_80_reg(0),
      I1 => add_ln188_1_fu_465_p2(1),
      O => icmp_ln193_fu_482_p2_carry_i_8_n_0
    );
\icmp_ln193_reg_536[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => icmp_ln193_fu_482_p2,
      I1 => ap_CS_fsm_pp0_stage19,
      I2 => icmp_ln193_reg_536,
      O => \icmp_ln193_reg_536[0]_i_1_n_0\
    );
\icmp_ln193_reg_536_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \icmp_ln193_reg_536[0]_i_1_n_0\,
      Q => icmp_ln193_reg_536,
      R => '0'
    );
\icmp_ln197_reg_532[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0004FFFF00040000"
    )
        port map (
      I0 => \icmp_ln197_reg_532[0]_i_2_n_0\,
      I1 => \icmp_ln197_reg_532[0]_i_3_n_0\,
      I2 => \icmp_ln197_reg_532[0]_i_4_n_0\,
      I3 => \icmp_ln197_reg_532[0]_i_5_n_0\,
      I4 => ap_CS_fsm_pp0_stage19,
      I5 => \icmp_ln197_reg_532_reg_n_0_[0]\,
      O => \icmp_ln197_reg_532[0]_i_1_n_0\
    );
\icmp_ln197_reg_532[0]_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => add_ln188_1_fu_465_p2(28),
      I1 => add_ln188_1_fu_465_p2(29),
      O => \icmp_ln197_reg_532[0]_i_10_n_0\
    );
\icmp_ln197_reg_532[0]_i_11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => add_ln188_1_fu_465_p2(26),
      I1 => add_ln188_1_fu_465_p2(27),
      O => \icmp_ln197_reg_532[0]_i_11_n_0\
    );
\icmp_ln197_reg_532[0]_i_12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => add_ln188_1_fu_465_p2(4),
      I1 => add_ln188_1_fu_465_p2(5),
      O => \icmp_ln197_reg_532[0]_i_12_n_0\
    );
\icmp_ln197_reg_532[0]_i_13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => add_ln188_1_fu_465_p2(2),
      I1 => add_ln188_1_fu_465_p2(3),
      O => \icmp_ln197_reg_532[0]_i_13_n_0\
    );
\icmp_ln197_reg_532[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFEFFFFFFFFFFFF"
    )
        port map (
      I0 => add_ln188_1_fu_465_p2(30),
      I1 => add_ln188_1_fu_465_p2(31),
      I2 => add_ln188_1_fu_465_p2(22),
      I3 => add_ln188_1_fu_465_p2(23),
      I4 => \icmp_ln197_reg_532[0]_i_6_n_0\,
      I5 => \icmp_ln197_reg_532[0]_i_7_n_0\,
      O => \icmp_ln197_reg_532[0]_i_2_n_0\
    );
\icmp_ln197_reg_532[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0001000000000000"
    )
        port map (
      I0 => add_ln188_1_fu_465_p2(20),
      I1 => add_ln188_1_fu_465_p2(21),
      I2 => add_ln188_1_fu_465_p2(18),
      I3 => add_ln188_1_fu_465_p2(19),
      I4 => \icmp_ln197_reg_532[0]_i_8_n_0\,
      I5 => \icmp_ln197_reg_532[0]_i_9_n_0\,
      O => \icmp_ln197_reg_532[0]_i_3_n_0\
    );
\icmp_ln197_reg_532[0]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEFFFFFFFFFFFFF"
    )
        port map (
      I0 => add_ln188_1_fu_465_p2(12),
      I1 => add_ln188_1_fu_465_p2(13),
      I2 => dec12_i_in_fu_80_reg(0),
      I3 => add_ln188_1_fu_465_p2(1),
      I4 => \icmp_ln197_reg_532[0]_i_10_n_0\,
      I5 => \icmp_ln197_reg_532[0]_i_11_n_0\,
      O => \icmp_ln197_reg_532[0]_i_4_n_0\
    );
\icmp_ln197_reg_532[0]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFEFFFFFFFFFFFF"
    )
        port map (
      I0 => add_ln188_1_fu_465_p2(8),
      I1 => add_ln188_1_fu_465_p2(9),
      I2 => add_ln188_1_fu_465_p2(6),
      I3 => add_ln188_1_fu_465_p2(7),
      I4 => \icmp_ln197_reg_532[0]_i_12_n_0\,
      I5 => \icmp_ln197_reg_532[0]_i_13_n_0\,
      O => \icmp_ln197_reg_532[0]_i_5_n_0\
    );
\icmp_ln197_reg_532[0]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => add_ln188_1_fu_465_p2(16),
      I1 => add_ln188_1_fu_465_p2(17),
      O => \icmp_ln197_reg_532[0]_i_6_n_0\
    );
\icmp_ln197_reg_532[0]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => add_ln188_1_fu_465_p2(10),
      I1 => add_ln188_1_fu_465_p2(11),
      O => \icmp_ln197_reg_532[0]_i_7_n_0\
    );
\icmp_ln197_reg_532[0]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => add_ln188_1_fu_465_p2(24),
      I1 => add_ln188_1_fu_465_p2(25),
      O => \icmp_ln197_reg_532[0]_i_8_n_0\
    );
\icmp_ln197_reg_532[0]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => add_ln188_1_fu_465_p2(14),
      I1 => add_ln188_1_fu_465_p2(15),
      O => \icmp_ln197_reg_532[0]_i_9_n_0\
    );
\icmp_ln197_reg_532_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \icmp_ln197_reg_532[0]_i_1_n_0\,
      Q => \icmp_ln197_reg_532_reg_n_0_[0]\,
      R => '0'
    );
\idx109_fu_76[7]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8A800000"
    )
        port map (
      I0 => icmp_ln193_fu_482_p2,
      I1 => grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_193_1_fu_108_ap_start_reg,
      I2 => \ap_CS_fsm_reg_n_0_[0]\,
      I3 => ap_enable_reg_pp0_iter0_reg,
      I4 => ap_CS_fsm_pp0_stage19,
      O => dec12_i_in_fu_800
    );
\idx109_fu_76_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => dec12_i_in_fu_800,
      D => empty_reg_517(0),
      Q => \idx109_fu_76_reg_n_0_[0]\,
      R => dec12_i_in_fu_801
    );
\idx109_fu_76_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => dec12_i_in_fu_800,
      D => empty_reg_517(1),
      Q => \idx109_fu_76_reg_n_0_[1]\,
      R => dec12_i_in_fu_801
    );
\idx109_fu_76_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => dec12_i_in_fu_800,
      D => add_ln188_fu_471_p2(2),
      Q => \idx109_fu_76_reg_n_0_[2]\,
      R => dec12_i_in_fu_801
    );
\idx109_fu_76_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => dec12_i_in_fu_800,
      D => add_ln188_fu_471_p2(3),
      Q => \idx109_fu_76_reg_n_0_[3]\,
      R => dec12_i_in_fu_801
    );
\idx109_fu_76_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => dec12_i_in_fu_800,
      D => add_ln188_fu_471_p2(4),
      Q => \idx109_fu_76_reg_n_0_[4]\,
      R => dec12_i_in_fu_801
    );
\idx109_fu_76_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => dec12_i_in_fu_800,
      D => add_ln188_fu_471_p2(5),
      Q => \idx109_fu_76_reg_n_0_[5]\,
      R => dec12_i_in_fu_801
    );
\idx109_fu_76_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => dec12_i_in_fu_800,
      D => add_ln188_fu_471_p2(6),
      Q => \idx109_fu_76_reg_n_0_[6]\,
      R => dec12_i_in_fu_801
    );
\idx109_fu_76_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => dec12_i_in_fu_800,
      D => add_ln188_fu_471_p2(7),
      Q => \idx109_fu_76_reg_n_0_[7]\,
      R => dec12_i_in_fu_801
    );
ram_reg_i_174: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A9555555"
    )
        port map (
      I0 => empty_reg_517(6),
      I1 => empty_reg_517(2),
      I2 => empty_reg_517(3),
      I3 => empty_reg_517(4),
      I4 => empty_reg_517(5),
      O => ram_reg_i_174_n_0
    );
ram_reg_i_175: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E2E2E2E2E2E2E200"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter0_reg,
      I1 => \ap_CS_fsm_reg_n_0_[0]\,
      I2 => grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_193_1_fu_108_ap_start_reg,
      I3 => ap_CS_fsm_pp0_stage11,
      I4 => ap_CS_fsm_pp0_stage12,
      I5 => ap_CS_fsm_pp0_stage10,
      O => ram_reg_i_175_n_0
    );
\ram_reg_i_18__8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000000EA00"
    )
        port map (
      I0 => \ram_reg_i_34__8_n_0\,
      I1 => \ap_CS_fsm_reg_n_0_[0]\,
      I2 => ap_enable_reg_pp0_iter1,
      I3 => Q(2),
      I4 => ram_reg_0,
      I5 => \icmp_ln197_reg_532_reg_n_0_[0]\,
      O => \ap_CS_fsm_reg[0]_0\(0)
    );
\ram_reg_i_21__9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"010101FFFFFF01FF"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage10,
      I1 => ap_CS_fsm_pp0_stage16,
      I2 => \ram_reg_i_36__8_n_0\,
      I3 => ap_enable_reg_pp0_iter0_reg,
      I4 => \ap_CS_fsm_reg_n_0_[0]\,
      I5 => grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_193_1_fu_108_ap_start_reg,
      O => \ram_reg_i_21__9_n_0\
    );
\ram_reg_i_24__9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F8"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter1,
      I1 => \ap_CS_fsm_reg_n_0_[0]\,
      I2 => \ram_reg_i_34__8_n_0\,
      O => \ram_reg_i_24__9_n_0\
    );
\ram_reg_i_26__9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEEFFEEFFEEFEEE"
    )
        port map (
      I0 => \ram_reg_i_21__9_n_0\,
      I1 => ap_CS_fsm_pp0_stage20,
      I2 => ap_CS_fsm_pp0_stage23,
      I3 => ap_enable_reg_pp0_iter0,
      I4 => ap_CS_fsm_pp0_stage22,
      I5 => ap_CS_fsm_pp0_stage21,
      O => \ram_reg_i_26__9_n_0\
    );
\ram_reg_i_27__8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \ap_CS_fsm_reg_n_0_[0]\,
      I1 => ap_enable_reg_pp0_iter1,
      O => \ram_reg_i_27__8_n_0\
    );
\ram_reg_i_28__7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E0EEE000"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage26,
      I1 => ap_CS_fsm_pp0_stage25,
      I2 => grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_193_1_fu_108_ap_start_reg,
      I3 => \ap_CS_fsm_reg_n_0_[0]\,
      I4 => ap_enable_reg_pp0_iter0_reg,
      O => \ram_reg_i_28__7_n_0\
    );
\ram_reg_i_29__8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"03F303F303F357F7"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage24,
      I1 => ap_enable_reg_pp0_iter0_reg,
      I2 => \ap_CS_fsm_reg_n_0_[0]\,
      I3 => grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_193_1_fu_108_ap_start_reg,
      I4 => ap_CS_fsm_pp0_stage25,
      I5 => ap_CS_fsm_pp0_stage26,
      O => \ram_reg_i_29__8_n_0\
    );
\ram_reg_i_29__9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E2E2E200"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter0_reg,
      I1 => \ap_CS_fsm_reg_n_0_[0]\,
      I2 => grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_193_1_fu_108_ap_start_reg,
      I3 => ap_CS_fsm_pp0_stage22,
      I4 => ap_CS_fsm_pp0_stage21,
      O => \ram_reg_i_29__9_n_0\
    );
\ram_reg_i_30__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage26,
      I1 => ap_enable_reg_pp0_iter0_reg,
      I2 => \ap_CS_fsm_reg_n_0_[0]\,
      I3 => grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_193_1_fu_108_ap_start_reg,
      O => ap_ready_int
    );
\ram_reg_i_30__7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CFC08A80"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage24,
      I1 => grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_193_1_fu_108_ap_start_reg,
      I2 => \ap_CS_fsm_reg_n_0_[0]\,
      I3 => ap_enable_reg_pp0_iter0_reg,
      I4 => ap_CS_fsm_pp0_stage23,
      O => \ram_reg_i_30__7_n_0\
    );
\ram_reg_i_31__7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CFC08A80"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage20,
      I1 => grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_193_1_fu_108_ap_start_reg,
      I2 => \ap_CS_fsm_reg_n_0_[0]\,
      I3 => ap_enable_reg_pp0_iter0_reg,
      I4 => ap_CS_fsm_pp0_stage22,
      O => \ram_reg_i_31__7_n_0\
    );
\ram_reg_i_31__8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABFFFFF"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage22,
      I1 => grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_193_1_fu_108_ap_start_reg,
      I2 => \ap_CS_fsm_reg_n_0_[0]\,
      I3 => ap_enable_reg_pp0_iter0_reg,
      I4 => ap_CS_fsm_pp0_stage21,
      O => \ram_reg_i_31__8_n_0\
    );
\ram_reg_i_32__9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAAAA8"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter0,
      I1 => ap_CS_fsm_pp0_stage17,
      I2 => \ap_CS_fsm_reg_n_0_[18]\,
      I3 => ap_CS_fsm_pp0_stage11,
      I4 => ap_CS_fsm_pp0_stage12,
      O => \ram_reg_i_32__9_n_0\
    );
\ram_reg_i_33__8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BB30AA30AA00AA00"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter1,
      I1 => ap_CS_fsm_pp0_stage26,
      I2 => ap_enable_reg_pp0_iter0_reg,
      I3 => \ap_CS_fsm_reg_n_0_[0]\,
      I4 => grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_193_1_fu_108_ap_start_reg,
      I5 => ap_CS_fsm_pp0_stage25,
      O => \ram_reg_i_33__8_n_0\
    );
\ram_reg_i_33__9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage20,
      I1 => ap_enable_reg_pp0_iter0_reg,
      I2 => \ap_CS_fsm_reg_n_0_[0]\,
      I3 => grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_193_1_fu_108_ap_start_reg,
      O => \ram_reg_i_33__9_n_0\
    );
\ram_reg_i_34__8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFAAFFAAFFAAFEAA"
    )
        port map (
      I0 => \ram_reg_i_41__9_n_0\,
      I1 => ap_CS_fsm_pp0_stage26,
      I2 => ap_CS_fsm_pp0_stage25,
      I3 => ap_enable_reg_pp0_iter0,
      I4 => ap_CS_fsm_pp0_stage24,
      I5 => ap_CS_fsm_pp0_stage23,
      O => \ram_reg_i_34__8_n_0\
    );
ram_reg_i_358: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage1,
      I1 => ap_CS_fsm_pp0_stage2,
      I2 => ap_CS_fsm_pp0_stage3,
      O => ram_reg_i_358_n_0
    );
\ram_reg_i_35__8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"222FFF2F333FFF3F"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage21,
      I1 => ap_CS_fsm_pp0_stage22,
      I2 => ap_enable_reg_pp0_iter0_reg,
      I3 => \ap_CS_fsm_reg_n_0_[0]\,
      I4 => grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_193_1_fu_108_ap_start_reg,
      I5 => ap_CS_fsm_pp0_stage20,
      O => \ram_reg_i_35__8_n_0\
    );
\ram_reg_i_36__8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage12,
      I1 => ap_CS_fsm_pp0_stage11,
      I2 => \ap_CS_fsm_reg_n_0_[18]\,
      I3 => ap_CS_fsm_pp0_stage17,
      O => \ram_reg_i_36__8_n_0\
    );
ram_reg_i_376: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => empty_reg_517(3),
      I1 => empty_reg_517(2),
      O => ram_reg_i_376_n_0
    );
\ram_reg_i_37__8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage24,
      I1 => ap_enable_reg_pp0_iter0_reg,
      I2 => \ap_CS_fsm_reg_n_0_[0]\,
      I3 => grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_193_1_fu_108_ap_start_reg,
      O => \ram_reg_i_37__8_n_0\
    );
\ram_reg_i_38__12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E200"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter0_reg,
      I1 => \ap_CS_fsm_reg_n_0_[0]\,
      I2 => grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_193_1_fu_108_ap_start_reg,
      I3 => ap_CS_fsm_pp0_stage25,
      O => \ram_reg_i_38__12_n_0\
    );
\ram_reg_i_38__8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00FF01FF"
    )
        port map (
      I0 => \ram_reg_i_36__8_n_0\,
      I1 => ap_CS_fsm_pp0_stage16,
      I2 => ap_CS_fsm_pp0_stage10,
      I3 => ap_enable_reg_pp0_iter0,
      I4 => ap_CS_fsm_pp0_stage20,
      O => \ram_reg_i_38__8_n_0\
    );
\ram_reg_i_3__12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5454545454555454"
    )
        port map (
      I0 => \ram_reg_i_28__7_n_0\,
      I1 => \ram_reg_i_29__9_n_0\,
      I2 => \ram_reg_i_30__7_n_0\,
      I3 => \ram_reg_i_31__7_n_0\,
      I4 => \ram_reg_i_32__9_n_0\,
      I5 => ap_CS_fsm_pp0_stage19,
      O => \ap_CS_fsm_reg[19]_0\(2)
    );
\ram_reg_i_3__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFDDFFDDFFDDFDDD"
    )
        port map (
      I0 => \ram_reg_i_26__9_n_0\,
      I1 => \ram_reg_i_27__8_n_0\,
      I2 => ap_CS_fsm_pp0_stage24,
      I3 => ap_enable_reg_pp0_iter0,
      I4 => ap_CS_fsm_pp0_stage25,
      I5 => ap_CS_fsm_pp0_stage26,
      O => \^addrardaddr\(2)
    );
\ram_reg_i_41__9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FE00FEFEFE000000"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage20,
      I1 => ap_CS_fsm_pp0_stage21,
      I2 => ap_CS_fsm_pp0_stage22,
      I3 => grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_193_1_fu_108_ap_start_reg,
      I4 => \ap_CS_fsm_reg_n_0_[0]\,
      I5 => ap_enable_reg_pp0_iter0_reg,
      O => \ram_reg_i_41__9_n_0\
    );
ram_reg_i_539: unisim.vcomponents.LUT5
    generic map(
      INIT => X"95555555"
    )
        port map (
      I0 => \idx109_fu_76_reg_n_0_[7]\,
      I1 => \idx109_fu_76_reg_n_0_[6]\,
      I2 => \idx109_fu_76_reg_n_0_[5]\,
      I3 => \idx109_fu_76_reg_n_0_[4]\,
      I4 => \idx109_fu_76_reg_n_0_[3]\,
      O => ram_reg_i_539_n_0
    );
ram_reg_i_540: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9555955595555555"
    )
        port map (
      I0 => empty_reg_517(7),
      I1 => empty_reg_517(6),
      I2 => empty_reg_517(5),
      I3 => empty_reg_517(4),
      I4 => empty_reg_517(3),
      I5 => empty_reg_517(2),
      O => ram_reg_i_540_n_0
    );
ram_reg_i_541: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A9"
    )
        port map (
      I0 => empty_reg_517(4),
      I1 => empty_reg_517(2),
      I2 => empty_reg_517(3),
      O => ram_reg_i_541_n_0
    );
ram_reg_i_545: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A999999995555555"
    )
        port map (
      I0 => \idx109_fu_76_reg_n_0_[7]\,
      I1 => \idx109_fu_76_reg_n_0_[6]\,
      I2 => \idx109_fu_76_reg_n_0_[3]\,
      I3 => \idx109_fu_76_reg_n_0_[4]\,
      I4 => \idx109_fu_76_reg_n_0_[5]\,
      I5 => ram_reg_i_551_n_0,
      O => ram_reg_i_545_n_0
    );
ram_reg_i_547: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9955555559555555"
    )
        port map (
      I0 => empty_reg_517(7),
      I1 => empty_reg_517(6),
      I2 => ram_reg_i_376_n_0,
      I3 => empty_reg_517(4),
      I4 => empty_reg_517(5),
      I5 => ram_reg_i_571_n_0,
      O => ram_reg_i_547_n_0
    );
ram_reg_i_551: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2000000000000000"
    )
        port map (
      I0 => \idx109_fu_76_reg_n_0_[5]\,
      I1 => \idx109_fu_76_reg_n_0_[3]\,
      I2 => \idx109_fu_76_reg_n_0_[2]\,
      I3 => \idx109_fu_76_reg_n_0_[0]\,
      I4 => \idx109_fu_76_reg_n_0_[1]\,
      I5 => \idx109_fu_76_reg_n_0_[4]\,
      O => ram_reg_i_551_n_0
    );
ram_reg_i_552: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0008000000000000"
    )
        port map (
      I0 => empty_reg_517(5),
      I1 => empty_reg_517(4),
      I2 => empty_reg_517(2),
      I3 => empty_reg_517(3),
      I4 => empty_reg_517(1),
      I5 => empty_reg_517(0),
      O => ram_reg_i_552_n_0
    );
ram_reg_i_557: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A999999955555555"
    )
        port map (
      I0 => \idx109_fu_76_reg_n_0_[5]\,
      I1 => \idx109_fu_76_reg_n_0_[3]\,
      I2 => \idx109_fu_76_reg_n_0_[2]\,
      I3 => \idx109_fu_76_reg_n_0_[0]\,
      I4 => \idx109_fu_76_reg_n_0_[1]\,
      I5 => \idx109_fu_76_reg_n_0_[4]\,
      O => ram_reg_i_557_n_0
    );
ram_reg_i_559: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9999999599959995"
    )
        port map (
      I0 => empty_reg_517(5),
      I1 => empty_reg_517(4),
      I2 => empty_reg_517(2),
      I3 => empty_reg_517(3),
      I4 => empty_reg_517(1),
      I5 => empty_reg_517(0),
      O => ram_reg_i_559_n_0
    );
ram_reg_i_565: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAAA95"
    )
        port map (
      I0 => empty_reg_517(4),
      I1 => empty_reg_517(0),
      I2 => empty_reg_517(1),
      I3 => empty_reg_517(3),
      I4 => empty_reg_517(2),
      O => ram_reg_i_565_n_0
    );
ram_reg_i_568: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4000"
    )
        port map (
      I0 => \idx109_fu_76_reg_n_0_[3]\,
      I1 => \idx109_fu_76_reg_n_0_[2]\,
      I2 => \idx109_fu_76_reg_n_0_[0]\,
      I3 => \idx109_fu_76_reg_n_0_[1]\,
      O => ram_reg_i_568_n_0
    );
ram_reg_i_571: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => empty_reg_517(0),
      I1 => empty_reg_517(1),
      O => ram_reg_i_571_n_0
    );
ram_reg_i_573: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7F"
    )
        port map (
      I0 => \idx109_fu_76_reg_n_0_[1]\,
      I1 => \idx109_fu_76_reg_n_0_[0]\,
      I2 => \idx109_fu_76_reg_n_0_[2]\,
      O => ram_reg_i_573_n_0
    );
ram_reg_i_576: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \idx109_fu_76_reg_n_0_[0]\,
      I1 => \idx109_fu_76_reg_n_0_[1]\,
      O => ram_reg_i_576_n_0
    );
\ram_reg_i_6__9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \^addrardaddr\(2),
      I1 => Q(2),
      I2 => ram_reg_0,
      I3 => ram_reg_1(2),
      O => \ap_CS_fsm_reg[9]_0\(2)
    );
\rk_offset_read_reg_815[4]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \idx109_fu_76_reg_n_0_[3]\,
      I1 => \idx109_fu_76_reg_n_0_[4]\,
      O => grp_ClefiaF0Xor_fu_398_rk_offset(4)
    );
\rk_offset_read_reg_815[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => \idx109_fu_76_reg_n_0_[6]\,
      I1 => \idx109_fu_76_reg_n_0_[3]\,
      I2 => \idx109_fu_76_reg_n_0_[4]\,
      I3 => \idx109_fu_76_reg_n_0_[5]\,
      O => grp_ClefiaF0Xor_fu_398_rk_offset(6)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_ClefiaF0Xor_1 is
  port (
    DOBDO : out STD_LOGIC_VECTOR ( 7 downto 0 );
    q0_reg_1 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    Q : out STD_LOGIC_VECTOR ( 1 downto 0 );
    ap_enable_reg_pp0_iter2_reg_0 : out STD_LOGIC;
    fout_ce0 : out STD_LOGIC;
    fout_ce1 : out STD_LOGIC;
    ap_enable_reg_pp0_iter2_reg_1 : out STD_LOGIC;
    \ap_port_reg_dst_offset_reg[4]_0\ : out STD_LOGIC;
    \dst_offset_read_reg_1002_reg[4]_0\ : out STD_LOGIC;
    \ap_CS_fsm_reg[5]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \ap_CS_fsm_reg[3]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \ap_CS_fsm_reg[43]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \src_offset_read_reg_977_reg[4]_0\ : out STD_LOGIC;
    fin_ce1 : out STD_LOGIC;
    grp_ClefiaF0Xor_1_fu_722_ap_start_reg_reg : out STD_LOGIC;
    grp_ClefiaF0Xor_1_fu_722_ap_start_reg_reg_0 : out STD_LOGIC;
    \ap_CS_fsm_reg[40]\ : out STD_LOGIC;
    \ap_CS_fsm_reg[3]_1\ : out STD_LOGIC;
    \ap_CS_fsm_reg[3]_2\ : out STD_LOGIC;
    \ap_CS_fsm_reg[3]_3\ : out STD_LOGIC;
    \ap_CS_fsm_reg[3]_4\ : out STD_LOGIC;
    \ap_CS_fsm_reg[3]_5\ : out STD_LOGIC;
    \ap_CS_fsm_reg[3]_6\ : out STD_LOGIC;
    \ap_CS_fsm_reg[3]_7\ : out STD_LOGIC;
    \ap_CS_fsm_reg[3]_8\ : out STD_LOGIC;
    \ap_CS_fsm_reg[3]_9\ : out STD_LOGIC;
    \ap_CS_fsm_reg[3]_10\ : out STD_LOGIC;
    \ap_CS_fsm_reg[3]_11\ : out STD_LOGIC;
    \ap_CS_fsm_reg[3]_12\ : out STD_LOGIC;
    \ap_CS_fsm_reg[3]_13\ : out STD_LOGIC;
    \ap_CS_fsm_reg[3]_14\ : out STD_LOGIC;
    \ap_CS_fsm_reg[3]_15\ : out STD_LOGIC;
    \ap_CS_fsm_reg[3]_16\ : out STD_LOGIC;
    \ap_CS_fsm_reg[37]\ : out STD_LOGIC;
    \ap_CS_fsm_reg[37]_0\ : out STD_LOGIC;
    ADDRARDADDR : out STD_LOGIC_VECTOR ( 4 downto 0 );
    \trunc_ln134_31_reg_1232_reg[5]\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    q0_reg_2 : out STD_LOGIC_VECTOR ( 4 downto 0 );
    q0_reg_3 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \ap_CS_fsm_reg[3]_17\ : out STD_LOGIC;
    \ap_CS_fsm_reg[18]\ : out STD_LOGIC;
    \reg_297_reg[7]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \src_load_45_reg_1043_reg[7]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    clefia_s0_ce0 : in STD_LOGIC;
    ADDRBWRADDR : in STD_LOGIC_VECTOR ( 7 downto 0 );
    clefia_s1_ce0 : in STD_LOGIC;
    q0_reg_4 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ram_reg : in STD_LOGIC_VECTOR ( 7 downto 0 );
    grp_ClefiaF0Xor_1_fu_722_ap_start_reg : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_116_19_fu_112_ap_start_reg : in STD_LOGIC;
    ram_reg_0 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ram_reg_1 : in STD_LOGIC;
    ram_reg_2 : in STD_LOGIC;
    ram_reg_3 : in STD_LOGIC;
    ram_reg_4 : in STD_LOGIC;
    ram_reg_5 : in STD_LOGIC;
    ram_reg_6 : in STD_LOGIC;
    ram_reg_7 : in STD_LOGIC;
    ram_reg_8 : in STD_LOGIC_VECTOR ( 0 to 0 );
    ram_reg_9 : in STD_LOGIC;
    ram_reg_10 : in STD_LOGIC;
    ram_reg_11 : in STD_LOGIC;
    ram_reg_12 : in STD_LOGIC;
    ram_reg_13 : in STD_LOGIC;
    ram_reg_14 : in STD_LOGIC;
    ram_reg_15 : in STD_LOGIC;
    ram_reg_16 : in STD_LOGIC;
    ram_reg_17 : in STD_LOGIC;
    ram_reg_18 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ram_reg_19 : in STD_LOGIC;
    ram_reg_20 : in STD_LOGIC;
    ram_reg_21 : in STD_LOGIC;
    ram_reg_22 : in STD_LOGIC;
    ram_reg_23 : in STD_LOGIC;
    ram_reg_24 : in STD_LOGIC;
    \ram_reg_i_49__3_0\ : in STD_LOGIC;
    ram_reg_25 : in STD_LOGIC;
    ram_reg_26 : in STD_LOGIC;
    ram_reg_27 : in STD_LOGIC;
    ram_reg_28 : in STD_LOGIC;
    ram_reg_29 : in STD_LOGIC;
    ram_reg_30 : in STD_LOGIC;
    ram_reg_31 : in STD_LOGIC;
    ram_reg_32 : in STD_LOGIC;
    ram_reg_33 : in STD_LOGIC;
    ram_reg_34 : in STD_LOGIC;
    \src_load_45_reg_1043_reg[7]_1\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    DOADO : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ram_reg_35 : in STD_LOGIC;
    con192_address01 : in STD_LOGIC;
    q0_reg_5 : in STD_LOGIC;
    q0_reg_6 : in STD_LOGIC;
    q0_reg_7 : in STD_LOGIC;
    q0_reg_8 : in STD_LOGIC;
    q0_reg_9 : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \xor_ln180_reg_1267_reg[4]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \xor_ln180_reg_1267_reg[3]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    ap_enable_reg_pp0_iter0_reg : in STD_LOGIC;
    grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_210_1_fu_92_ap_start_reg : in STD_LOGIC;
    \xor_ln124_reg_1018_reg[7]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \reg_308_reg[7]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \xor_ln124_60_reg_1084_reg[7]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \reg_297_reg[7]_1\ : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_ClefiaF0Xor_1;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_ClefiaF0Xor_1 is
  signal \^e\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^q\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal ap_CS_fsm_pp0_stage1 : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_0_[0]\ : STD_LOGIC;
  signal ap_NS_fsm : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal ap_enable_reg_pp0_iter0 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter0_reg_0 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter1 : STD_LOGIC;
  signal \ap_enable_reg_pp0_iter1_i_1__3_n_0\ : STD_LOGIC;
  signal ap_enable_reg_pp0_iter2 : STD_LOGIC;
  signal \ap_enable_reg_pp0_iter2_i_1__1_n_0\ : STD_LOGIC;
  signal \^ap_enable_reg_pp0_iter2_reg_0\ : STD_LOGIC;
  signal \^ap_enable_reg_pp0_iter2_reg_1\ : STD_LOGIC;
  signal ap_port_reg_dst_offset : STD_LOGIC_VECTOR ( 4 to 4 );
  signal \ap_port_reg_dst_offset[4]_i_1__1_n_0\ : STD_LOGIC;
  signal ce0111_out : STD_LOGIC;
  signal ce012_out : STD_LOGIC;
  signal clefia_s1_address01 : STD_LOGIC;
  signal dst_offset_read_reg_1002 : STD_LOGIC_VECTOR ( 4 to 4 );
  signal dst_offset_read_reg_1002_pp0_iter1_reg : STD_LOGIC_VECTOR ( 4 to 4 );
  signal \^fout_ce1\ : STD_LOGIC;
  signal \^grp_clefiaf0xor_1_fu_722_ap_start_reg_reg\ : STD_LOGIC;
  signal or_ln134_5_fu_782_p3 : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal or_ln134_6_fu_884_p3 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal or_ln134_s_fu_776_p3 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal or_ln_fu_890_p3 : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal q0_reg : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal q0_reg_0 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \q0_reg_i_19__0_n_0\ : STD_LOGIC;
  signal \q0_reg_i_21__0_n_0\ : STD_LOGIC;
  signal \q0_reg_i_23__0_n_0\ : STD_LOGIC;
  signal \q0_reg_i_25__0_n_0\ : STD_LOGIC;
  signal \q0_reg_i_27__0_n_0\ : STD_LOGIC;
  signal \ram_reg_i_110__0_n_0\ : STD_LOGIC;
  signal \ram_reg_i_111__0_n_0\ : STD_LOGIC;
  signal \ram_reg_i_114__0_n_0\ : STD_LOGIC;
  signal \ram_reg_i_115__0_n_0\ : STD_LOGIC;
  signal \ram_reg_i_118__0_n_0\ : STD_LOGIC;
  signal \ram_reg_i_119__0_n_0\ : STD_LOGIC;
  signal \ram_reg_i_122__0_n_0\ : STD_LOGIC;
  signal \ram_reg_i_123__0_n_0\ : STD_LOGIC;
  signal \ram_reg_i_126__0_n_0\ : STD_LOGIC;
  signal \ram_reg_i_127__0_n_0\ : STD_LOGIC;
  signal \ram_reg_i_130__0_n_0\ : STD_LOGIC;
  signal \ram_reg_i_131__0_n_0\ : STD_LOGIC;
  signal \ram_reg_i_134__0_n_0\ : STD_LOGIC;
  signal \ram_reg_i_135__0_n_0\ : STD_LOGIC;
  signal \ram_reg_i_138__0_n_0\ : STD_LOGIC;
  signal \ram_reg_i_139__0_n_0\ : STD_LOGIC;
  signal \ram_reg_i_142__0_n_0\ : STD_LOGIC;
  signal \ram_reg_i_143__0_n_0\ : STD_LOGIC;
  signal \ram_reg_i_146__0_n_0\ : STD_LOGIC;
  signal \ram_reg_i_147__0_n_0\ : STD_LOGIC;
  signal \ram_reg_i_150__0_n_0\ : STD_LOGIC;
  signal \ram_reg_i_151__0_n_0\ : STD_LOGIC;
  signal \ram_reg_i_154__0_n_0\ : STD_LOGIC;
  signal \ram_reg_i_155__0_n_0\ : STD_LOGIC;
  signal \ram_reg_i_158__0_n_0\ : STD_LOGIC;
  signal \ram_reg_i_159__0_n_0\ : STD_LOGIC;
  signal \ram_reg_i_162__0_n_0\ : STD_LOGIC;
  signal \ram_reg_i_163__1_n_0\ : STD_LOGIC;
  signal \ram_reg_i_166__0_n_0\ : STD_LOGIC;
  signal \ram_reg_i_167__0_n_0\ : STD_LOGIC;
  signal ram_reg_i_170_n_0 : STD_LOGIC;
  signal ram_reg_i_171_n_0 : STD_LOGIC;
  signal \ram_reg_i_44__2_n_0\ : STD_LOGIC;
  signal \ram_reg_i_48__3_n_0\ : STD_LOGIC;
  signal \ram_reg_i_49__3_n_0\ : STD_LOGIC;
  signal \ram_reg_i_50__2_n_0\ : STD_LOGIC;
  signal \ram_reg_i_51__2_n_0\ : STD_LOGIC;
  signal \ram_reg_i_51__3_n_0\ : STD_LOGIC;
  signal \ram_reg_i_63__7_n_0\ : STD_LOGIC;
  signal \ram_reg_i_71__1_n_0\ : STD_LOGIC;
  signal \ram_reg_i_85__0_n_0\ : STD_LOGIC;
  signal \ram_reg_i_90__0_n_0\ : STD_LOGIC;
  signal \ram_reg_i_95__0_n_0\ : STD_LOGIC;
  signal reg_297 : STD_LOGIC;
  signal reg_308 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal reg_3081 : STD_LOGIC;
  signal rk_offset_cast_reg_1012 : STD_LOGIC_VECTOR ( 7 downto 3 );
  signal rk_offset_read_reg_972 : STD_LOGIC_VECTOR ( 7 downto 4 );
  signal src_offset_read_reg_977 : STD_LOGIC_VECTOR ( 4 to 4 );
  signal src_offset_read_reg_977_pp0_iter1_reg : STD_LOGIC_VECTOR ( 4 to 4 );
  signal \trunc_ln134_60_reg_1131[1]_i_1_n_0\ : STD_LOGIC;
  signal \trunc_ln134_60_reg_1131[2]_i_1_n_0\ : STD_LOGIC;
  signal \trunc_ln134_60_reg_1131[3]_i_1_n_0\ : STD_LOGIC;
  signal \trunc_ln134_62_reg_1152[1]_i_1_n_0\ : STD_LOGIC;
  signal \trunc_ln134_62_reg_1152[2]_i_1_n_0\ : STD_LOGIC;
  signal \trunc_ln134_62_reg_1152[3]_i_1_n_0\ : STD_LOGIC;
  signal trunc_ln134_64_reg_1074 : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal x_assign_26_fu_638_p3 : STD_LOGIC_VECTOR ( 4 downto 2 );
  signal x_assign_26_reg_1125 : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal x_assign_27_fu_714_p3 : STD_LOGIC_VECTOR ( 4 downto 2 );
  signal x_assign_27_reg_1146 : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal x_assign_28_reg_1068 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal x_assign_28_reg_1068_pp0_iter1_reg : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal x_assign_s_reg_1099 : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal xor_ln124_60_reg_1084 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal xor_ln124_reg_1018 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal z_19_reg_1089 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal z_20_reg_1115 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal z_21_reg_1141 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal z_21_reg_11410 : STD_LOGIC;
  signal z_reg_1058 : STD_LOGIC_VECTOR ( 7 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \ap_CS_fsm[0]_i_1__6\ : label is "soft_lutpair457";
  attribute FSM_ENCODING : string;
  attribute FSM_ENCODING of \ap_CS_fsm_reg[0]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[1]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[2]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[3]\ : label is "none";
  attribute SOFT_HLUTNM of \ap_enable_reg_pp0_iter0_reg_i_1__1\ : label is "soft_lutpair455";
  attribute SOFT_HLUTNM of \ap_enable_reg_pp0_iter1_i_1__3\ : label is "soft_lutpair455";
  attribute SOFT_HLUTNM of \ap_enable_reg_pp0_iter2_i_1__1\ : label is "soft_lutpair454";
  attribute SOFT_HLUTNM of \ap_port_reg_dst_offset[4]_i_1__1\ : label is "soft_lutpair458";
  attribute SOFT_HLUTNM of \q0_reg_i_18__2\ : label is "soft_lutpair456";
  attribute SOFT_HLUTNM of \ram_reg_i_50__2\ : label is "soft_lutpair453";
  attribute SOFT_HLUTNM of \ram_reg_i_51__3\ : label is "soft_lutpair456";
  attribute SOFT_HLUTNM of \ram_reg_i_63__7\ : label is "soft_lutpair453";
  attribute SOFT_HLUTNM of \ram_reg_i_85__0\ : label is "soft_lutpair457";
  attribute SOFT_HLUTNM of \ram_reg_i_90__0\ : label is "soft_lutpair454";
  attribute SOFT_HLUTNM of \ram_reg_i_95__0\ : label is "soft_lutpair458";
  attribute SOFT_HLUTNM of \trunc_ln134_60_reg_1131[2]_i_1\ : label is "soft_lutpair460";
  attribute SOFT_HLUTNM of \trunc_ln134_60_reg_1131[3]_i_1\ : label is "soft_lutpair459";
  attribute SOFT_HLUTNM of \trunc_ln134_62_reg_1152[2]_i_1\ : label is "soft_lutpair462";
  attribute SOFT_HLUTNM of \trunc_ln134_62_reg_1152[3]_i_1\ : label is "soft_lutpair461";
  attribute SOFT_HLUTNM of \x_assign_28_reg_1068[2]_i_1\ : label is "soft_lutpair460";
  attribute SOFT_HLUTNM of \x_assign_28_reg_1068[3]_i_1\ : label is "soft_lutpair459";
  attribute SOFT_HLUTNM of \x_assign_s_reg_1099[2]_i_1\ : label is "soft_lutpair462";
  attribute SOFT_HLUTNM of \x_assign_s_reg_1099[3]_i_1\ : label is "soft_lutpair461";
begin
  E(0) <= \^e\(0);
  Q(1 downto 0) <= \^q\(1 downto 0);
  ap_enable_reg_pp0_iter2_reg_0 <= \^ap_enable_reg_pp0_iter2_reg_0\;
  ap_enable_reg_pp0_iter2_reg_1 <= \^ap_enable_reg_pp0_iter2_reg_1\;
  fout_ce1 <= \^fout_ce1\;
  grp_ClefiaF0Xor_1_fu_722_ap_start_reg_reg <= \^grp_clefiaf0xor_1_fu_722_ap_start_reg_reg\;
\ap_CS_fsm[0]_i_1__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ABAA"
    )
        port map (
      I0 => \^q\(1),
      I1 => grp_ClefiaF0Xor_1_fu_722_ap_start_reg,
      I2 => ap_enable_reg_pp0_iter1,
      I3 => \ap_CS_fsm_reg_n_0_[0]\,
      O => ap_NS_fsm(0)
    );
\ap_CS_fsm[1]_i_1__8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E0"
    )
        port map (
      I0 => grp_ClefiaF0Xor_1_fu_722_ap_start_reg,
      I1 => ap_enable_reg_pp0_iter1,
      I2 => \ap_CS_fsm_reg_n_0_[0]\,
      O => ap_NS_fsm(1)
    );
\ap_CS_fsm_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(0),
      Q => \ap_CS_fsm_reg_n_0_[0]\,
      S => ap_rst_n_inv
    );
\ap_CS_fsm_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(1),
      Q => ap_CS_fsm_pp0_stage1,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_CS_fsm_pp0_stage1,
      Q => \^q\(0),
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^q\(0),
      Q => \^q\(1),
      R => ap_rst_n_inv
    );
\ap_enable_reg_pp0_iter0_reg_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => grp_ClefiaF0Xor_1_fu_722_ap_start_reg,
      I1 => ap_enable_reg_pp0_iter0_reg_0,
      I2 => \ap_CS_fsm_reg_n_0_[0]\,
      O => ap_enable_reg_pp0_iter0
    );
ap_enable_reg_pp0_iter0_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_enable_reg_pp0_iter0,
      Q => ap_enable_reg_pp0_iter0_reg_0,
      R => ap_rst_n_inv
    );
\ap_enable_reg_pp0_iter1_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ACFFAC00"
    )
        port map (
      I0 => grp_ClefiaF0Xor_1_fu_722_ap_start_reg,
      I1 => ap_enable_reg_pp0_iter0_reg_0,
      I2 => \ap_CS_fsm_reg_n_0_[0]\,
      I3 => \^q\(1),
      I4 => ap_enable_reg_pp0_iter1,
      O => \ap_enable_reg_pp0_iter1_i_1__3_n_0\
    );
ap_enable_reg_pp0_iter1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_enable_reg_pp0_iter1_i_1__3_n_0\,
      Q => ap_enable_reg_pp0_iter1,
      R => ap_rst_n_inv
    );
\ap_enable_reg_pp0_iter2_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00808A80"
    )
        port map (
      I0 => ap_rst_n,
      I1 => ap_enable_reg_pp0_iter1,
      I2 => \^q\(1),
      I3 => ap_enable_reg_pp0_iter2,
      I4 => \ap_CS_fsm_reg_n_0_[0]\,
      O => \ap_enable_reg_pp0_iter2_i_1__1_n_0\
    );
ap_enable_reg_pp0_iter2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_enable_reg_pp0_iter2_i_1__1_n_0\,
      Q => ap_enable_reg_pp0_iter2,
      R => '0'
    );
\ap_port_reg_dst_offset[4]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => ram_reg(2),
      I1 => \ap_CS_fsm_reg_n_0_[0]\,
      I2 => grp_ClefiaF0Xor_1_fu_722_ap_start_reg,
      I3 => ap_port_reg_dst_offset(4),
      O => \ap_port_reg_dst_offset[4]_i_1__1_n_0\
    );
\ap_port_reg_dst_offset_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \ap_port_reg_dst_offset[4]_i_1__1_n_0\,
      Q => ap_port_reg_dst_offset(4),
      R => '0'
    );
clefia_s0_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_ClefiaF0Xor_2_clefia_s0_ROM_AUTO_1R_16
     port map (
      ADDRBWRADDR(7 downto 0) => ADDRBWRADDR(7 downto 0),
      DOADO(7 downto 0) => q0_reg(7 downto 0),
      DOBDO(7 downto 0) => DOBDO(7 downto 0),
      Q(1) => \^q\(0),
      Q(0) => \ap_CS_fsm_reg_n_0_[0]\,
      ap_clk => ap_clk,
      ap_enable_reg_pp0_iter0_reg_0 => ap_enable_reg_pp0_iter0_reg_0,
      ap_enable_reg_pp0_iter1 => ap_enable_reg_pp0_iter1,
      clefia_s0_ce0 => clefia_s0_ce0,
      grp_ClefiaF0Xor_1_fu_722_ap_start_reg => grp_ClefiaF0Xor_1_fu_722_ap_start_reg,
      q0_reg_0(4 downto 0) => q0_reg_2(4 downto 0),
      q0_reg_1(1 downto 0) => q0_reg_3(1 downto 0),
      q0_reg_2(7 downto 0) => reg_308(7 downto 0),
      q0_reg_3(7 downto 0) => xor_ln124_reg_1018(7 downto 0),
      \trunc_ln134_31_reg_1232_reg[5]\(4 downto 0) => \trunc_ln134_31_reg_1232_reg[5]\(4 downto 0),
      \xor_ln180_reg_1267_reg[3]\(3 downto 0) => \xor_ln180_reg_1267_reg[3]\(3 downto 0),
      \xor_ln180_reg_1267_reg[4]\(0) => \xor_ln180_reg_1267_reg[4]\(0)
    );
clefia_s1_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_ClefiaF0Xor_2_clefia_s1_ROM_AUTO_1R_17
     port map (
      DOADO(7 downto 0) => q0_reg_0(7 downto 0),
      Q(2) => \^q\(1),
      Q(1) => ap_CS_fsm_pp0_stage1,
      Q(0) => \ap_CS_fsm_reg_n_0_[0]\,
      ap_clk => ap_clk,
      ap_enable_reg_pp0_iter0_reg_0 => ap_enable_reg_pp0_iter0_reg_0,
      ap_enable_reg_pp0_iter1 => ap_enable_reg_pp0_iter1,
      clefia_s1_ce0 => clefia_s1_ce0,
      grp_ClefiaF0Xor_1_fu_722_ap_start_reg => grp_ClefiaF0Xor_1_fu_722_ap_start_reg,
      q0_reg_0(7 downto 0) => q0_reg_1(7 downto 0),
      q0_reg_1(7 downto 0) => q0_reg_4(7 downto 0),
      q0_reg_2(7 downto 0) => xor_ln124_60_reg_1084(7 downto 0),
      q0_reg_3(7 downto 0) => reg_308(7 downto 0)
    );
\dst_offset_read_reg_1002_pp0_iter1_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage1,
      D => dst_offset_read_reg_1002(4),
      Q => dst_offset_read_reg_1002_pp0_iter1_reg(4),
      R => '0'
    );
\dst_offset_read_reg_1002_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage1,
      D => ap_port_reg_dst_offset(4),
      Q => dst_offset_read_reg_1002(4),
      R => '0'
    );
grp_ClefiaF0Xor_1_fu_722_ap_start_reg_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FDF55D55FCF00C00"
    )
        port map (
      I0 => reg_3081,
      I1 => ram_reg(1),
      I2 => ram_reg(0),
      I3 => ap_enable_reg_pp0_iter0_reg,
      I4 => grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_210_1_fu_92_ap_start_reg,
      I5 => grp_ClefiaF0Xor_1_fu_722_ap_start_reg,
      O => \ap_CS_fsm_reg[18]\
    );
\q0_reg_i_18__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ACA0"
    )
        port map (
      I0 => grp_ClefiaF0Xor_1_fu_722_ap_start_reg,
      I1 => ap_enable_reg_pp0_iter0_reg_0,
      I2 => \ap_CS_fsm_reg_n_0_[0]\,
      I3 => ap_CS_fsm_pp0_stage1,
      O => grp_ClefiaF0Xor_1_fu_722_ap_start_reg_reg_0
    );
\q0_reg_i_19__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CDC8CDCDCDC8C8C8"
    )
        port map (
      I0 => \^q\(1),
      I1 => rk_offset_cast_reg_1012(7),
      I2 => \^q\(0),
      I3 => rk_offset_read_reg_972(7),
      I4 => ap_CS_fsm_pp0_stage1,
      I5 => D(3),
      O => \q0_reg_i_19__0_n_0\
    );
\q0_reg_i_21__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CDC8CDCDCDC8C8C8"
    )
        port map (
      I0 => \^q\(1),
      I1 => rk_offset_cast_reg_1012(6),
      I2 => \^q\(0),
      I3 => rk_offset_read_reg_972(6),
      I4 => ap_CS_fsm_pp0_stage1,
      I5 => D(2),
      O => \q0_reg_i_21__0_n_0\
    );
\q0_reg_i_23__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CDC8CDCDCDC8C8C8"
    )
        port map (
      I0 => \^q\(1),
      I1 => rk_offset_cast_reg_1012(5),
      I2 => \^q\(0),
      I3 => rk_offset_read_reg_972(5),
      I4 => ap_CS_fsm_pp0_stage1,
      I5 => D(1),
      O => \q0_reg_i_23__0_n_0\
    );
\q0_reg_i_25__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CDC8CDCDCDC8C8C8"
    )
        port map (
      I0 => \^q\(1),
      I1 => rk_offset_cast_reg_1012(4),
      I2 => \^q\(0),
      I3 => rk_offset_read_reg_972(4),
      I4 => ap_CS_fsm_pp0_stage1,
      I5 => D(0),
      O => \q0_reg_i_25__0_n_0\
    );
\q0_reg_i_27__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CDC8CDCDCDC8C8C8"
    )
        port map (
      I0 => \^q\(1),
      I1 => rk_offset_cast_reg_1012(3),
      I2 => \^q\(0),
      I3 => src_offset_read_reg_977(4),
      I4 => ap_CS_fsm_pp0_stage1,
      I5 => ram_reg(2),
      O => \q0_reg_i_27__0_n_0\
    );
\q0_reg_i_2__5\: unisim.vcomponents.MUXF7
     port map (
      I0 => \q0_reg_i_19__0_n_0\,
      I1 => q0_reg_5,
      O => ADDRARDADDR(4),
      S => con192_address01
    );
\q0_reg_i_30__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => ap_CS_fsm_pp0_stage1,
      O => \ap_CS_fsm_reg[3]_17\
    );
\q0_reg_i_3__5\: unisim.vcomponents.MUXF7
     port map (
      I0 => \q0_reg_i_21__0_n_0\,
      I1 => q0_reg_6,
      O => ADDRARDADDR(3),
      S => con192_address01
    );
\q0_reg_i_4__4\: unisim.vcomponents.MUXF7
     port map (
      I0 => \q0_reg_i_23__0_n_0\,
      I1 => q0_reg_7,
      O => ADDRARDADDR(2),
      S => con192_address01
    );
\q0_reg_i_5__4\: unisim.vcomponents.MUXF7
     port map (
      I0 => \q0_reg_i_25__0_n_0\,
      I1 => q0_reg_8,
      O => ADDRARDADDR(1),
      S => con192_address01
    );
\q0_reg_i_6__4\: unisim.vcomponents.MUXF7
     port map (
      I0 => \q0_reg_i_27__0_n_0\,
      I1 => q0_reg_9,
      O => ADDRARDADDR(0),
      S => con192_address01
    );
\ram_reg_i_101__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000474747"
    )
        port map (
      I0 => dst_offset_read_reg_1002(4),
      I1 => ce0111_out,
      I2 => ap_port_reg_dst_offset(4),
      I3 => ap_enable_reg_pp0_iter2,
      I4 => \ap_CS_fsm_reg_n_0_[0]\,
      I5 => \ram_reg_i_85__0_n_0\,
      O => \dst_offset_read_reg_1002_reg[4]_0\
    );
\ram_reg_i_102__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"23232323FFFFFF23"
    )
        port map (
      I0 => ram_reg(3),
      I1 => ram_reg_6,
      I2 => ram_reg_35,
      I3 => \ram_reg_i_95__0_n_0\,
      I4 => \ram_reg_i_85__0_n_0\,
      I5 => dst_offset_read_reg_1002_pp0_iter1_reg(4),
      O => \ap_CS_fsm_reg[37]_0\
    );
\ram_reg_i_103__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"45CF45FF55CF55FF"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter2,
      I1 => \ram_reg_i_85__0_n_0\,
      I2 => \^q\(0),
      I3 => \ap_CS_fsm_reg_n_0_[0]\,
      I4 => ap_enable_reg_pp0_iter0_reg_0,
      I5 => grp_ClefiaF0Xor_1_fu_722_ap_start_reg,
      O => \^ap_enable_reg_pp0_iter2_reg_0\
    );
\ram_reg_i_10__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBB8BBBBBBB88888"
    )
        port map (
      I0 => ram_reg_8(0),
      I1 => ram_reg_0(1),
      I2 => ram_reg_9,
      I3 => \ram_reg_i_51__2_n_0\,
      I4 => ram_reg_10,
      I5 => ram_reg_11,
      O => \ap_CS_fsm_reg[5]\(0)
    );
\ram_reg_i_10__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0EEFFFFF0EE0000"
    )
        port map (
      I0 => ram_reg_15,
      I1 => \ram_reg_i_49__3_n_0\,
      I2 => ram_reg_16,
      I3 => ram_reg_17,
      I4 => ram_reg_0(0),
      I5 => ram_reg_18(0),
      O => \ap_CS_fsm_reg[3]_0\(0)
    );
\ram_reg_i_110__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => x_assign_s_reg_1099(7),
      I1 => DOADO(7),
      I2 => x_assign_27_reg_1146(7),
      I3 => or_ln134_6_fu_884_p3(7),
      I4 => or_ln_fu_890_p3(7),
      I5 => z_20_reg_1115(7),
      O => \ram_reg_i_110__0_n_0\
    );
\ram_reg_i_111__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => x_assign_s_reg_1099(7),
      I1 => DOADO(7),
      I2 => x_assign_27_reg_1146(7),
      I3 => or_ln134_s_fu_776_p3(7),
      I4 => or_ln134_5_fu_782_p3(7),
      I5 => z_reg_1058(7),
      O => \ram_reg_i_111__0_n_0\
    );
\ram_reg_i_114__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => or_ln_fu_890_p3(7),
      I1 => DOADO(6),
      I2 => or_ln134_5_fu_782_p3(7),
      I3 => or_ln134_6_fu_884_p3(6),
      I4 => or_ln_fu_890_p3(6),
      I5 => z_20_reg_1115(6),
      O => \ram_reg_i_114__0_n_0\
    );
\ram_reg_i_115__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => or_ln134_s_fu_776_p3(6),
      I1 => or_ln134_5_fu_782_p3(6),
      I2 => or_ln134_5_fu_782_p3(7),
      I3 => z_reg_1058(6),
      I4 => or_ln_fu_890_p3(7),
      I5 => DOADO(6),
      O => \ram_reg_i_115__0_n_0\
    );
\ram_reg_i_118__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => or_ln_fu_890_p3(6),
      I1 => DOADO(5),
      I2 => or_ln134_5_fu_782_p3(6),
      I3 => or_ln134_6_fu_884_p3(5),
      I4 => or_ln_fu_890_p3(5),
      I5 => z_20_reg_1115(5),
      O => \ram_reg_i_118__0_n_0\
    );
\ram_reg_i_119__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => or_ln134_s_fu_776_p3(5),
      I1 => or_ln134_5_fu_782_p3(5),
      I2 => or_ln134_5_fu_782_p3(6),
      I3 => z_reg_1058(5),
      I4 => or_ln_fu_890_p3(6),
      I5 => DOADO(5),
      O => \ram_reg_i_119__0_n_0\
    );
\ram_reg_i_122__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => or_ln_fu_890_p3(5),
      I1 => DOADO(4),
      I2 => or_ln134_5_fu_782_p3(5),
      I3 => or_ln_fu_890_p3(4),
      I4 => or_ln134_6_fu_884_p3(4),
      I5 => z_20_reg_1115(4),
      O => \ram_reg_i_122__0_n_0\
    );
\ram_reg_i_123__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => or_ln_fu_890_p3(5),
      I1 => DOADO(4),
      I2 => or_ln134_s_fu_776_p3(4),
      I3 => or_ln134_5_fu_782_p3(4),
      I4 => or_ln134_5_fu_782_p3(5),
      I5 => z_reg_1058(4),
      O => \ram_reg_i_123__0_n_0\
    );
\ram_reg_i_126__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => x_assign_s_reg_1099(3),
      I1 => DOADO(3),
      I2 => or_ln_fu_890_p3(3),
      I3 => or_ln134_6_fu_884_p3(3),
      I4 => x_assign_27_reg_1146(3),
      I5 => z_20_reg_1115(3),
      O => \ram_reg_i_126__0_n_0\
    );
\ram_reg_i_127__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => or_ln134_s_fu_776_p3(3),
      I1 => or_ln134_5_fu_782_p3(3),
      I2 => x_assign_27_reg_1146(3),
      I3 => z_reg_1058(3),
      I4 => x_assign_s_reg_1099(3),
      I5 => DOADO(3),
      O => \ram_reg_i_127__0_n_0\
    );
\ram_reg_i_130__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => x_assign_s_reg_1099(2),
      I1 => DOADO(2),
      I2 => or_ln_fu_890_p3(2),
      I3 => or_ln134_6_fu_884_p3(2),
      I4 => x_assign_27_reg_1146(2),
      I5 => z_20_reg_1115(2),
      O => \ram_reg_i_130__0_n_0\
    );
\ram_reg_i_131__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => or_ln134_s_fu_776_p3(2),
      I1 => or_ln134_5_fu_782_p3(2),
      I2 => x_assign_27_reg_1146(2),
      I3 => z_reg_1058(2),
      I4 => x_assign_s_reg_1099(2),
      I5 => DOADO(2),
      O => \ram_reg_i_131__0_n_0\
    );
\ram_reg_i_134__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => x_assign_s_reg_1099(1),
      I1 => DOADO(1),
      I2 => or_ln134_6_fu_884_p3(1),
      I3 => or_ln_fu_890_p3(1),
      I4 => x_assign_27_reg_1146(1),
      I5 => z_20_reg_1115(1),
      O => \ram_reg_i_134__0_n_0\
    );
\ram_reg_i_135__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => or_ln134_s_fu_776_p3(1),
      I1 => or_ln134_5_fu_782_p3(1),
      I2 => x_assign_27_reg_1146(1),
      I3 => z_reg_1058(1),
      I4 => x_assign_s_reg_1099(1),
      I5 => DOADO(1),
      O => \ram_reg_i_135__0_n_0\
    );
\ram_reg_i_138__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => or_ln_fu_890_p3(1),
      I1 => DOADO(0),
      I2 => or_ln134_5_fu_782_p3(1),
      I3 => x_assign_s_reg_1099(7),
      I4 => or_ln134_6_fu_884_p3(0),
      I5 => z_20_reg_1115(0),
      O => \ram_reg_i_138__0_n_0\
    );
\ram_reg_i_139__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => or_ln134_s_fu_776_p3(0),
      I1 => x_assign_27_reg_1146(7),
      I2 => or_ln134_5_fu_782_p3(1),
      I3 => z_reg_1058(0),
      I4 => or_ln_fu_890_p3(1),
      I5 => DOADO(0),
      O => \ram_reg_i_139__0_n_0\
    );
\ram_reg_i_142__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => or_ln134_6_fu_884_p3(7),
      I1 => \src_load_45_reg_1043_reg[7]_1\(7),
      I2 => or_ln134_6_fu_884_p3(0),
      I3 => or_ln_fu_890_p3(7),
      I4 => or_ln134_s_fu_776_p3(0),
      I5 => z_21_reg_1141(7),
      O => \ram_reg_i_142__0_n_0\
    );
\ram_reg_i_143__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => or_ln134_s_fu_776_p3(0),
      I1 => or_ln134_s_fu_776_p3(7),
      I2 => z_19_reg_1089(7),
      I3 => or_ln134_5_fu_782_p3(7),
      I4 => \src_load_45_reg_1043_reg[7]_1\(7),
      I5 => x_assign_28_reg_1068(7),
      O => \ram_reg_i_143__0_n_0\
    );
\ram_reg_i_146__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => or_ln134_6_fu_884_p3(6),
      I1 => \src_load_45_reg_1043_reg[7]_1\(6),
      I2 => or_ln134_6_fu_884_p3(7),
      I3 => or_ln_fu_890_p3(6),
      I4 => or_ln134_s_fu_776_p3(7),
      I5 => z_21_reg_1141(6),
      O => \ram_reg_i_146__0_n_0\
    );
\ram_reg_i_147__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => or_ln134_s_fu_776_p3(6),
      I1 => z_19_reg_1089(6),
      I2 => or_ln134_s_fu_776_p3(7),
      I3 => or_ln134_5_fu_782_p3(6),
      I4 => \src_load_45_reg_1043_reg[7]_1\(6),
      I5 => x_assign_28_reg_1068(6),
      O => \ram_reg_i_147__0_n_0\
    );
\ram_reg_i_150__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => or_ln134_6_fu_884_p3(5),
      I1 => \src_load_45_reg_1043_reg[7]_1\(5),
      I2 => or_ln134_s_fu_776_p3(6),
      I3 => z_21_reg_1141(5),
      I4 => or_ln134_6_fu_884_p3(6),
      I5 => or_ln_fu_890_p3(5),
      O => \ram_reg_i_150__0_n_0\
    );
\ram_reg_i_151__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => or_ln134_s_fu_776_p3(5),
      I1 => z_19_reg_1089(5),
      I2 => or_ln134_s_fu_776_p3(6),
      I3 => or_ln134_5_fu_782_p3(5),
      I4 => \src_load_45_reg_1043_reg[7]_1\(5),
      I5 => x_assign_28_reg_1068(5),
      O => \ram_reg_i_151__0_n_0\
    );
\ram_reg_i_154__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => or_ln134_6_fu_884_p3(4),
      I1 => \src_load_45_reg_1043_reg[7]_1\(4),
      I2 => or_ln134_s_fu_776_p3(5),
      I3 => z_21_reg_1141(4),
      I4 => or_ln134_6_fu_884_p3(5),
      I5 => or_ln_fu_890_p3(4),
      O => \ram_reg_i_154__0_n_0\
    );
\ram_reg_i_155__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => or_ln134_s_fu_776_p3(4),
      I1 => z_19_reg_1089(4),
      I2 => or_ln134_s_fu_776_p3(5),
      I3 => or_ln134_5_fu_782_p3(4),
      I4 => \src_load_45_reg_1043_reg[7]_1\(4),
      I5 => x_assign_28_reg_1068(4),
      O => \ram_reg_i_155__0_n_0\
    );
\ram_reg_i_158__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => or_ln134_6_fu_884_p3(3),
      I1 => \src_load_45_reg_1043_reg[7]_1\(3),
      I2 => x_assign_28_reg_1068_pp0_iter1_reg(3),
      I3 => or_ln_fu_890_p3(3),
      I4 => x_assign_26_reg_1125(3),
      I5 => z_21_reg_1141(3),
      O => \ram_reg_i_158__0_n_0\
    );
\ram_reg_i_159__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => or_ln134_s_fu_776_p3(3),
      I1 => z_19_reg_1089(3),
      I2 => x_assign_26_reg_1125(3),
      I3 => or_ln134_5_fu_782_p3(3),
      I4 => \src_load_45_reg_1043_reg[7]_1\(3),
      I5 => x_assign_28_reg_1068(3),
      O => \ram_reg_i_159__0_n_0\
    );
\ram_reg_i_162__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => or_ln134_6_fu_884_p3(2),
      I1 => \src_load_45_reg_1043_reg[7]_1\(2),
      I2 => x_assign_26_reg_1125(2),
      I3 => z_21_reg_1141(2),
      I4 => x_assign_28_reg_1068_pp0_iter1_reg(2),
      I5 => or_ln_fu_890_p3(2),
      O => \ram_reg_i_162__0_n_0\
    );
\ram_reg_i_163__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => or_ln134_s_fu_776_p3(2),
      I1 => z_19_reg_1089(2),
      I2 => x_assign_26_reg_1125(2),
      I3 => or_ln134_5_fu_782_p3(2),
      I4 => \src_load_45_reg_1043_reg[7]_1\(2),
      I5 => x_assign_28_reg_1068(2),
      O => \ram_reg_i_163__1_n_0\
    );
\ram_reg_i_166__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => or_ln134_6_fu_884_p3(1),
      I1 => \src_load_45_reg_1043_reg[7]_1\(1),
      I2 => x_assign_26_reg_1125(1),
      I3 => z_21_reg_1141(1),
      I4 => x_assign_28_reg_1068_pp0_iter1_reg(1),
      I5 => or_ln_fu_890_p3(1),
      O => \ram_reg_i_166__0_n_0\
    );
\ram_reg_i_167__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => or_ln134_s_fu_776_p3(1),
      I1 => z_19_reg_1089(1),
      I2 => x_assign_26_reg_1125(1),
      I3 => or_ln134_5_fu_782_p3(1),
      I4 => \src_load_45_reg_1043_reg[7]_1\(1),
      I5 => x_assign_28_reg_1068(1),
      O => \ram_reg_i_167__0_n_0\
    );
ram_reg_i_170: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => or_ln134_6_fu_884_p3(0),
      I1 => \src_load_45_reg_1043_reg[7]_1\(0),
      I2 => or_ln134_6_fu_884_p3(1),
      I3 => x_assign_s_reg_1099(7),
      I4 => or_ln134_s_fu_776_p3(1),
      I5 => z_21_reg_1141(0),
      O => ram_reg_i_170_n_0
    );
ram_reg_i_171: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => or_ln134_s_fu_776_p3(0),
      I1 => z_19_reg_1089(0),
      I2 => or_ln134_s_fu_776_p3(1),
      I3 => x_assign_27_reg_1146(7),
      I4 => \src_load_45_reg_1043_reg[7]_1\(0),
      I5 => x_assign_28_reg_1068(0),
      O => ram_reg_i_171_n_0
    );
\ram_reg_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A8AAA8A8A8AAAAAA"
    )
        port map (
      I0 => ram_reg_0(0),
      I1 => ram_reg_1,
      I2 => ram_reg_2,
      I3 => \^ap_enable_reg_pp0_iter2_reg_1\,
      I4 => ram_reg_3,
      I5 => ram_reg_4,
      O => \^fout_ce1\
    );
\ram_reg_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88888888AAA888A8"
    )
        port map (
      I0 => ram_reg_0(0),
      I1 => ram_reg_25,
      I2 => \^grp_clefiaf0xor_1_fu_722_ap_start_reg_reg\,
      I3 => ram_reg_26,
      I4 => ram_reg_27,
      I5 => ram_reg_6,
      O => fin_ce1
    );
\ram_reg_i_23__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EAFF0000EAFFEAFF"
    )
        port map (
      I0 => \ram_reg_i_50__2_n_0\,
      I1 => grp_ClefiaF0Xor_1_fu_722_ap_start_reg,
      I2 => \ap_CS_fsm_reg_n_0_[0]\,
      I3 => \ram_reg_i_51__3_n_0\,
      I4 => ram_reg_28,
      I5 => ram_reg_5,
      O => \^grp_clefiaf0xor_1_fu_722_ap_start_reg_reg\
    );
\ram_reg_i_2__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_116_19_fu_112_ap_start_reg,
      I1 => ram_reg_0(1),
      I2 => \^fout_ce1\,
      O => fout_ce0
    );
\ram_reg_i_31__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF0015"
    )
        port map (
      I0 => reg_297,
      I1 => ap_enable_reg_pp0_iter2,
      I2 => \ap_CS_fsm_reg_n_0_[0]\,
      I3 => \ram_reg_i_85__0_n_0\,
      I4 => ram_reg_5,
      I5 => ram_reg_6,
      O => \^ap_enable_reg_pp0_iter2_reg_1\
    );
\ram_reg_i_33__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00E4E400000000"
    )
        port map (
      I0 => \ram_reg_i_51__3_n_0\,
      I1 => src_offset_read_reg_977(4),
      I2 => ram_reg(2),
      I3 => src_offset_read_reg_977_pp0_iter1_reg(4),
      I4 => \ram_reg_i_50__2_n_0\,
      I5 => ram_reg_22,
      O => \src_offset_read_reg_977_reg[4]_0\
    );
\ram_reg_i_38__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1D1D00FFFFFFFFFF"
    )
        port map (
      I0 => ap_port_reg_dst_offset(4),
      I1 => ce0111_out,
      I2 => dst_offset_read_reg_1002(4),
      I3 => dst_offset_read_reg_1002_pp0_iter1_reg(4),
      I4 => \ram_reg_i_90__0_n_0\,
      I5 => ram_reg_7,
      O => \ap_port_reg_dst_offset_reg[4]_0\
    );
\ram_reg_i_39__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEFF0E0E0E0E0E0E"
    )
        port map (
      I0 => ram_reg(6),
      I1 => ram_reg(7),
      I2 => ram_reg_6,
      I3 => ram_reg(5),
      I4 => \ram_reg_i_50__2_n_0\,
      I5 => ram_reg_22,
      O => \ap_CS_fsm_reg[40]\
    );
\ram_reg_i_44__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2322EFEF23222322"
    )
        port map (
      I0 => ram_reg(7),
      I1 => ram_reg_6,
      I2 => ram_reg(6),
      I3 => ram_reg(5),
      I4 => \ram_reg_i_63__7_n_0\,
      I5 => ram_reg_22,
      O => \ram_reg_i_44__2_n_0\
    );
\ram_reg_i_45__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEEEFFFFEEEEFFE0"
    )
        port map (
      I0 => \ram_reg_i_95__0_n_0\,
      I1 => \ram_reg_i_85__0_n_0\,
      I2 => ram_reg_35,
      I3 => ram_reg(3),
      I4 => ram_reg_6,
      I5 => ram_reg(4),
      O => \ap_CS_fsm_reg[37]\
    );
\ram_reg_i_48__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF08FF08FF08FFFF"
    )
        port map (
      I0 => ram_reg_22,
      I1 => \ram_reg_i_50__2_n_0\,
      I2 => ram_reg_32,
      I3 => ram_reg_33,
      I4 => ram_reg_23,
      I5 => ram_reg_34,
      O => \ram_reg_i_48__3_n_0\
    );
\ram_reg_i_49__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8A888A888A88AAAA"
    )
        port map (
      I0 => ram_reg_19,
      I1 => ram_reg_21,
      I2 => \ram_reg_i_71__1_n_0\,
      I3 => ram_reg_22,
      I4 => ram_reg_23,
      I5 => ram_reg_24,
      O => \ram_reg_i_49__3_n_0\
    );
\ram_reg_i_50__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A8"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter1,
      I1 => \^q\(0),
      I2 => \^q\(1),
      O => \ram_reg_i_50__2_n_0\
    );
\ram_reg_i_51__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000007FF04FF"
    )
        port map (
      I0 => \^ap_enable_reg_pp0_iter2_reg_0\,
      I1 => ram_reg_3,
      I2 => ram_reg_2,
      I3 => ram_reg_12,
      I4 => ram_reg_13,
      I5 => ram_reg_14,
      O => \ram_reg_i_51__2_n_0\
    );
\ram_reg_i_51__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"57DF"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage1,
      I1 => \ap_CS_fsm_reg_n_0_[0]\,
      I2 => ap_enable_reg_pp0_iter0_reg_0,
      I3 => grp_ClefiaF0Xor_1_fu_722_ap_start_reg,
      O => \ram_reg_i_51__3_n_0\
    );
\ram_reg_i_53__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBBBBBB8888888"
    )
        port map (
      I0 => \ram_reg_i_110__0_n_0\,
      I1 => \ram_reg_i_95__0_n_0\,
      I2 => \ram_reg_i_111__0_n_0\,
      I3 => \^q\(1),
      I4 => ap_enable_reg_pp0_iter1,
      I5 => DOADO(7),
      O => \ap_CS_fsm_reg[3]_5\
    );
\ram_reg_i_55__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBBBBBB8888888"
    )
        port map (
      I0 => \ram_reg_i_114__0_n_0\,
      I1 => \ram_reg_i_95__0_n_0\,
      I2 => \ram_reg_i_115__0_n_0\,
      I3 => \^q\(1),
      I4 => ap_enable_reg_pp0_iter1,
      I5 => DOADO(6),
      O => \ap_CS_fsm_reg[3]_6\
    );
\ram_reg_i_57__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBBBBBB8888888"
    )
        port map (
      I0 => \ram_reg_i_118__0_n_0\,
      I1 => \ram_reg_i_95__0_n_0\,
      I2 => \ram_reg_i_119__0_n_0\,
      I3 => \^q\(1),
      I4 => ap_enable_reg_pp0_iter1,
      I5 => DOADO(5),
      O => \ap_CS_fsm_reg[3]_7\
    );
\ram_reg_i_59__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBBBBBB8888888"
    )
        port map (
      I0 => \ram_reg_i_122__0_n_0\,
      I1 => \ram_reg_i_95__0_n_0\,
      I2 => \ram_reg_i_123__0_n_0\,
      I3 => \^q\(1),
      I4 => ap_enable_reg_pp0_iter1,
      I5 => DOADO(4),
      O => \ap_CS_fsm_reg[3]_8\
    );
\ram_reg_i_61__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBBBBBB8888888"
    )
        port map (
      I0 => \ram_reg_i_126__0_n_0\,
      I1 => \ram_reg_i_95__0_n_0\,
      I2 => \ram_reg_i_127__0_n_0\,
      I3 => \^q\(1),
      I4 => ap_enable_reg_pp0_iter1,
      I5 => DOADO(3),
      O => \ap_CS_fsm_reg[3]_9\
    );
\ram_reg_i_63__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBBBBBB8888888"
    )
        port map (
      I0 => \ram_reg_i_130__0_n_0\,
      I1 => \ram_reg_i_95__0_n_0\,
      I2 => \ram_reg_i_131__0_n_0\,
      I3 => \^q\(1),
      I4 => ap_enable_reg_pp0_iter1,
      I5 => DOADO(2),
      O => \ap_CS_fsm_reg[3]_10\
    );
\ram_reg_i_63__7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"553F153F"
    )
        port map (
      I0 => \^q\(1),
      I1 => ap_CS_fsm_pp0_stage1,
      I2 => ap_enable_reg_pp0_iter0,
      I3 => ap_enable_reg_pp0_iter1,
      I4 => \^q\(0),
      O => \ram_reg_i_63__7_n_0\
    );
\ram_reg_i_65__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBBBBBB8888888"
    )
        port map (
      I0 => \ram_reg_i_134__0_n_0\,
      I1 => \ram_reg_i_95__0_n_0\,
      I2 => \ram_reg_i_135__0_n_0\,
      I3 => \^q\(1),
      I4 => ap_enable_reg_pp0_iter1,
      I5 => DOADO(1),
      O => \ap_CS_fsm_reg[3]_11\
    );
\ram_reg_i_67__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBBBBBB8888888"
    )
        port map (
      I0 => \ram_reg_i_138__0_n_0\,
      I1 => \ram_reg_i_95__0_n_0\,
      I2 => \ram_reg_i_139__0_n_0\,
      I3 => \^q\(1),
      I4 => ap_enable_reg_pp0_iter1,
      I5 => DOADO(0),
      O => \ap_CS_fsm_reg[3]_12\
    );
\ram_reg_i_69__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBBBBBB8888888"
    )
        port map (
      I0 => \ram_reg_i_142__0_n_0\,
      I1 => \ram_reg_i_95__0_n_0\,
      I2 => \ram_reg_i_143__0_n_0\,
      I3 => \^q\(1),
      I4 => ap_enable_reg_pp0_iter1,
      I5 => \src_load_45_reg_1043_reg[7]_1\(7),
      O => \ap_CS_fsm_reg[3]_16\
    );
\ram_reg_i_6__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF0000EAEEEAEE"
    )
        port map (
      I0 => ram_reg_15,
      I1 => ram_reg_19,
      I2 => \ram_reg_i_44__2_n_0\,
      I3 => ram_reg_20,
      I4 => ram_reg_16,
      I5 => ram_reg_17,
      O => \ap_CS_fsm_reg[43]\(0)
    );
\ram_reg_i_71__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAFAFAFEAFFFFFF"
    )
        port map (
      I0 => \ram_reg_i_49__3_0\,
      I1 => \^q\(0),
      I2 => ap_enable_reg_pp0_iter1,
      I3 => ap_enable_reg_pp0_iter0,
      I4 => ap_CS_fsm_pp0_stage1,
      I5 => \^q\(1),
      O => \ram_reg_i_71__1_n_0\
    );
\ram_reg_i_71__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBBBBBB8888888"
    )
        port map (
      I0 => \ram_reg_i_146__0_n_0\,
      I1 => \ram_reg_i_95__0_n_0\,
      I2 => \ram_reg_i_147__0_n_0\,
      I3 => \^q\(1),
      I4 => ap_enable_reg_pp0_iter1,
      I5 => \src_load_45_reg_1043_reg[7]_1\(6),
      O => \ap_CS_fsm_reg[3]_1\
    );
\ram_reg_i_73__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBBBBBB8888888"
    )
        port map (
      I0 => \ram_reg_i_150__0_n_0\,
      I1 => \ram_reg_i_95__0_n_0\,
      I2 => \ram_reg_i_151__0_n_0\,
      I3 => \^q\(1),
      I4 => ap_enable_reg_pp0_iter1,
      I5 => \src_load_45_reg_1043_reg[7]_1\(5),
      O => \ap_CS_fsm_reg[3]_2\
    );
\ram_reg_i_75__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBBBBBB8888888"
    )
        port map (
      I0 => \ram_reg_i_154__0_n_0\,
      I1 => \ram_reg_i_95__0_n_0\,
      I2 => \ram_reg_i_155__0_n_0\,
      I3 => \^q\(1),
      I4 => ap_enable_reg_pp0_iter1,
      I5 => \src_load_45_reg_1043_reg[7]_1\(4),
      O => \ap_CS_fsm_reg[3]_3\
    );
\ram_reg_i_77__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBBBBBB8888888"
    )
        port map (
      I0 => \ram_reg_i_158__0_n_0\,
      I1 => \ram_reg_i_95__0_n_0\,
      I2 => \ram_reg_i_159__0_n_0\,
      I3 => \^q\(1),
      I4 => ap_enable_reg_pp0_iter1,
      I5 => \src_load_45_reg_1043_reg[7]_1\(3),
      O => \ap_CS_fsm_reg[3]_4\
    );
\ram_reg_i_79__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBBBBBB8888888"
    )
        port map (
      I0 => \ram_reg_i_162__0_n_0\,
      I1 => \ram_reg_i_95__0_n_0\,
      I2 => \ram_reg_i_163__1_n_0\,
      I3 => \^q\(1),
      I4 => ap_enable_reg_pp0_iter1,
      I5 => \src_load_45_reg_1043_reg[7]_1\(2),
      O => \ap_CS_fsm_reg[3]_15\
    );
\ram_reg_i_81__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBBBBBB8888888"
    )
        port map (
      I0 => \ram_reg_i_166__0_n_0\,
      I1 => \ram_reg_i_95__0_n_0\,
      I2 => \ram_reg_i_167__0_n_0\,
      I3 => \^q\(1),
      I4 => ap_enable_reg_pp0_iter1,
      I5 => \src_load_45_reg_1043_reg[7]_1\(1),
      O => \ap_CS_fsm_reg[3]_14\
    );
\ram_reg_i_83__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBBBBBB8888888"
    )
        port map (
      I0 => ram_reg_i_170_n_0,
      I1 => \ram_reg_i_95__0_n_0\,
      I2 => ram_reg_i_171_n_0,
      I3 => \^q\(1),
      I4 => ap_enable_reg_pp0_iter1,
      I5 => \src_load_45_reg_1043_reg[7]_1\(0),
      O => \ap_CS_fsm_reg[3]_13\
    );
\ram_reg_i_85__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^q\(1),
      I1 => ap_enable_reg_pp0_iter1,
      O => \ram_reg_i_85__0_n_0\
    );
\ram_reg_i_90__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0777"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter2,
      I1 => \ap_CS_fsm_reg_n_0_[0]\,
      I2 => ap_enable_reg_pp0_iter1,
      I3 => \^q\(1),
      O => \ram_reg_i_90__0_n_0\
    );
\ram_reg_i_95__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \ap_CS_fsm_reg_n_0_[0]\,
      I1 => ap_enable_reg_pp0_iter2,
      O => \ram_reg_i_95__0_n_0\
    );
\ram_reg_i_9__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F2FFFF00F20000"
    )
        port map (
      I0 => \ram_reg_i_48__3_n_0\,
      I1 => ram_reg_29,
      I2 => ram_reg_30,
      I3 => ram_reg_31,
      I4 => ram_reg_0(0),
      I5 => ram_reg_18(1),
      O => \ap_CS_fsm_reg[3]_0\(1)
    );
\reg_297[7]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCF088A0"
    )
        port map (
      I0 => \^q\(0),
      I1 => grp_ClefiaF0Xor_1_fu_722_ap_start_reg,
      I2 => ap_enable_reg_pp0_iter0_reg_0,
      I3 => \ap_CS_fsm_reg_n_0_[0]\,
      I4 => ap_CS_fsm_pp0_stage1,
      O => reg_297
    );
\reg_297_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_297,
      D => \reg_297_reg[7]_1\(0),
      Q => \reg_297_reg[7]_0\(0),
      R => '0'
    );
\reg_297_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_297,
      D => \reg_297_reg[7]_1\(1),
      Q => \reg_297_reg[7]_0\(1),
      R => '0'
    );
\reg_297_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_297,
      D => \reg_297_reg[7]_1\(2),
      Q => \reg_297_reg[7]_0\(2),
      R => '0'
    );
\reg_297_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_297,
      D => \reg_297_reg[7]_1\(3),
      Q => \reg_297_reg[7]_0\(3),
      R => '0'
    );
\reg_297_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_297,
      D => \reg_297_reg[7]_1\(4),
      Q => \reg_297_reg[7]_0\(4),
      R => '0'
    );
\reg_297_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_297,
      D => \reg_297_reg[7]_1\(5),
      Q => \reg_297_reg[7]_0\(5),
      R => '0'
    );
\reg_297_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_297,
      D => \reg_297_reg[7]_1\(6),
      Q => \reg_297_reg[7]_0\(6),
      R => '0'
    );
\reg_297_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_297,
      D => \reg_297_reg[7]_1\(7),
      Q => \reg_297_reg[7]_0\(7),
      R => '0'
    );
\reg_308[7]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E4E4E400"
    )
        port map (
      I0 => \ap_CS_fsm_reg_n_0_[0]\,
      I1 => ap_enable_reg_pp0_iter0_reg_0,
      I2 => grp_ClefiaF0Xor_1_fu_722_ap_start_reg,
      I3 => \^q\(0),
      I4 => \^q\(1),
      O => \^e\(0)
    );
\reg_308_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \reg_308_reg[7]_0\(0),
      Q => reg_308(0),
      R => '0'
    );
\reg_308_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \reg_308_reg[7]_0\(1),
      Q => reg_308(1),
      R => '0'
    );
\reg_308_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \reg_308_reg[7]_0\(2),
      Q => reg_308(2),
      R => '0'
    );
\reg_308_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \reg_308_reg[7]_0\(3),
      Q => reg_308(3),
      R => '0'
    );
\reg_308_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \reg_308_reg[7]_0\(4),
      Q => reg_308(4),
      R => '0'
    );
\reg_308_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \reg_308_reg[7]_0\(5),
      Q => reg_308(5),
      R => '0'
    );
\reg_308_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \reg_308_reg[7]_0\(6),
      Q => reg_308(6),
      R => '0'
    );
\reg_308_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \reg_308_reg[7]_0\(7),
      Q => reg_308(7),
      R => '0'
    );
\rk_offset_cast_reg_1012_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage1,
      D => src_offset_read_reg_977(4),
      Q => rk_offset_cast_reg_1012(3),
      R => '0'
    );
\rk_offset_cast_reg_1012_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage1,
      D => rk_offset_read_reg_972(4),
      Q => rk_offset_cast_reg_1012(4),
      R => '0'
    );
\rk_offset_cast_reg_1012_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage1,
      D => rk_offset_read_reg_972(5),
      Q => rk_offset_cast_reg_1012(5),
      R => '0'
    );
\rk_offset_cast_reg_1012_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage1,
      D => rk_offset_read_reg_972(6),
      Q => rk_offset_cast_reg_1012(6),
      R => '0'
    );
\rk_offset_cast_reg_1012_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage1,
      D => rk_offset_read_reg_972(7),
      Q => rk_offset_cast_reg_1012(7),
      R => '0'
    );
\rk_offset_read_reg_972_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_CS_fsm_reg_n_0_[0]\,
      D => D(0),
      Q => rk_offset_read_reg_972(4),
      R => '0'
    );
\rk_offset_read_reg_972_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_CS_fsm_reg_n_0_[0]\,
      D => D(1),
      Q => rk_offset_read_reg_972(5),
      R => '0'
    );
\rk_offset_read_reg_972_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_CS_fsm_reg_n_0_[0]\,
      D => D(2),
      Q => rk_offset_read_reg_972(6),
      R => '0'
    );
\rk_offset_read_reg_972_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_CS_fsm_reg_n_0_[0]\,
      D => D(3),
      Q => rk_offset_read_reg_972(7),
      R => '0'
    );
\src_load_45_reg_1043[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A820"
    )
        port map (
      I0 => \^q\(0),
      I1 => \ap_CS_fsm_reg_n_0_[0]\,
      I2 => ap_enable_reg_pp0_iter0_reg_0,
      I3 => grp_ClefiaF0Xor_1_fu_722_ap_start_reg,
      O => ce0111_out
    );
\src_load_45_reg_1043_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce0111_out,
      D => \src_load_45_reg_1043_reg[7]_1\(0),
      Q => \src_load_45_reg_1043_reg[7]_0\(0),
      R => '0'
    );
\src_load_45_reg_1043_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce0111_out,
      D => \src_load_45_reg_1043_reg[7]_1\(1),
      Q => \src_load_45_reg_1043_reg[7]_0\(1),
      R => '0'
    );
\src_load_45_reg_1043_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce0111_out,
      D => \src_load_45_reg_1043_reg[7]_1\(2),
      Q => \src_load_45_reg_1043_reg[7]_0\(2),
      R => '0'
    );
\src_load_45_reg_1043_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce0111_out,
      D => \src_load_45_reg_1043_reg[7]_1\(3),
      Q => \src_load_45_reg_1043_reg[7]_0\(3),
      R => '0'
    );
\src_load_45_reg_1043_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce0111_out,
      D => \src_load_45_reg_1043_reg[7]_1\(4),
      Q => \src_load_45_reg_1043_reg[7]_0\(4),
      R => '0'
    );
\src_load_45_reg_1043_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce0111_out,
      D => \src_load_45_reg_1043_reg[7]_1\(5),
      Q => \src_load_45_reg_1043_reg[7]_0\(5),
      R => '0'
    );
\src_load_45_reg_1043_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce0111_out,
      D => \src_load_45_reg_1043_reg[7]_1\(6),
      Q => \src_load_45_reg_1043_reg[7]_0\(6),
      R => '0'
    );
\src_load_45_reg_1043_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce0111_out,
      D => \src_load_45_reg_1043_reg[7]_1\(7),
      Q => \src_load_45_reg_1043_reg[7]_0\(7),
      R => '0'
    );
\src_offset_read_reg_977_pp0_iter1_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_CS_fsm_reg_n_0_[0]\,
      D => src_offset_read_reg_977(4),
      Q => src_offset_read_reg_977_pp0_iter1_reg(4),
      R => '0'
    );
\src_offset_read_reg_977_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_CS_fsm_reg_n_0_[0]\,
      D => ram_reg(2),
      Q => src_offset_read_reg_977(4),
      R => '0'
    );
\tmp_134_reg_1136_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage1,
      D => q0_reg(6),
      Q => or_ln134_s_fu_776_p3(0),
      R => '0'
    );
\tmp_142_reg_1079_pp0_iter1_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => x_assign_28_reg_1068(7),
      Q => or_ln134_6_fu_884_p3(0),
      R => '0'
    );
\trunc_ln134_60_reg_1131[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => q0_reg(6),
      I1 => q0_reg(0),
      O => \trunc_ln134_60_reg_1131[1]_i_1_n_0\
    );
\trunc_ln134_60_reg_1131[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => q0_reg(6),
      I1 => q0_reg(1),
      I2 => q0_reg(7),
      O => \trunc_ln134_60_reg_1131[2]_i_1_n_0\
    );
\trunc_ln134_60_reg_1131[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => q0_reg(6),
      I1 => q0_reg(2),
      I2 => q0_reg(7),
      O => \trunc_ln134_60_reg_1131[3]_i_1_n_0\
    );
\trunc_ln134_60_reg_1131_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage1,
      D => q0_reg(7),
      Q => or_ln134_s_fu_776_p3(1),
      R => '0'
    );
\trunc_ln134_60_reg_1131_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage1,
      D => \trunc_ln134_60_reg_1131[1]_i_1_n_0\,
      Q => or_ln134_s_fu_776_p3(2),
      R => '0'
    );
\trunc_ln134_60_reg_1131_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage1,
      D => \trunc_ln134_60_reg_1131[2]_i_1_n_0\,
      Q => or_ln134_s_fu_776_p3(3),
      R => '0'
    );
\trunc_ln134_60_reg_1131_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage1,
      D => \trunc_ln134_60_reg_1131[3]_i_1_n_0\,
      Q => or_ln134_s_fu_776_p3(4),
      R => '0'
    );
\trunc_ln134_60_reg_1131_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage1,
      D => x_assign_26_fu_638_p3(4),
      Q => or_ln134_s_fu_776_p3(5),
      R => '0'
    );
\trunc_ln134_60_reg_1131_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage1,
      D => q0_reg(4),
      Q => or_ln134_s_fu_776_p3(6),
      R => '0'
    );
\trunc_ln134_60_reg_1131_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage1,
      D => q0_reg(5),
      Q => or_ln134_s_fu_776_p3(7),
      R => '0'
    );
\trunc_ln134_62_reg_1152[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => q0_reg_0(6),
      I1 => q0_reg_0(0),
      O => \trunc_ln134_62_reg_1152[1]_i_1_n_0\
    );
\trunc_ln134_62_reg_1152[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => q0_reg_0(6),
      I1 => q0_reg_0(1),
      I2 => q0_reg_0(7),
      O => \trunc_ln134_62_reg_1152[2]_i_1_n_0\
    );
\trunc_ln134_62_reg_1152[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => q0_reg_0(6),
      I1 => q0_reg_0(2),
      I2 => q0_reg_0(7),
      O => \trunc_ln134_62_reg_1152[3]_i_1_n_0\
    );
\trunc_ln134_62_reg_1152_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => q0_reg_0(7),
      Q => or_ln134_5_fu_782_p3(1),
      R => '0'
    );
\trunc_ln134_62_reg_1152_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => \trunc_ln134_62_reg_1152[1]_i_1_n_0\,
      Q => or_ln134_5_fu_782_p3(2),
      R => '0'
    );
\trunc_ln134_62_reg_1152_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => \trunc_ln134_62_reg_1152[2]_i_1_n_0\,
      Q => or_ln134_5_fu_782_p3(3),
      R => '0'
    );
\trunc_ln134_62_reg_1152_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => \trunc_ln134_62_reg_1152[3]_i_1_n_0\,
      Q => or_ln134_5_fu_782_p3(4),
      R => '0'
    );
\trunc_ln134_62_reg_1152_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => x_assign_27_fu_714_p3(4),
      Q => or_ln134_5_fu_782_p3(5),
      R => '0'
    );
\trunc_ln134_62_reg_1152_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => q0_reg_0(4),
      Q => or_ln134_5_fu_782_p3(6),
      R => '0'
    );
\trunc_ln134_62_reg_1152_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => q0_reg_0(5),
      Q => or_ln134_5_fu_782_p3(7),
      R => '0'
    );
\trunc_ln134_64_reg_1074_pp0_iter1_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => x_assign_28_reg_1068(0),
      Q => or_ln134_6_fu_884_p3(1),
      R => '0'
    );
\trunc_ln134_64_reg_1074_pp0_iter1_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => trunc_ln134_64_reg_1074(1),
      Q => or_ln134_6_fu_884_p3(2),
      R => '0'
    );
\trunc_ln134_64_reg_1074_pp0_iter1_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => trunc_ln134_64_reg_1074(2),
      Q => or_ln134_6_fu_884_p3(3),
      R => '0'
    );
\trunc_ln134_64_reg_1074_pp0_iter1_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => trunc_ln134_64_reg_1074(3),
      Q => or_ln134_6_fu_884_p3(4),
      R => '0'
    );
\trunc_ln134_64_reg_1074_pp0_iter1_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => x_assign_28_reg_1068(4),
      Q => or_ln134_6_fu_884_p3(5),
      R => '0'
    );
\trunc_ln134_64_reg_1074_pp0_iter1_reg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => x_assign_28_reg_1068(5),
      Q => or_ln134_6_fu_884_p3(6),
      R => '0'
    );
\trunc_ln134_64_reg_1074_pp0_iter1_reg_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => x_assign_28_reg_1068(6),
      Q => or_ln134_6_fu_884_p3(7),
      R => '0'
    );
\trunc_ln134_64_reg_1074_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => \trunc_ln134_60_reg_1131[1]_i_1_n_0\,
      Q => trunc_ln134_64_reg_1074(1),
      R => '0'
    );
\trunc_ln134_64_reg_1074_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => \trunc_ln134_60_reg_1131[2]_i_1_n_0\,
      Q => trunc_ln134_64_reg_1074(2),
      R => '0'
    );
\trunc_ln134_64_reg_1074_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => \trunc_ln134_60_reg_1131[3]_i_1_n_0\,
      Q => trunc_ln134_64_reg_1074(3),
      R => '0'
    );
\trunc_ln134_65_reg_1105[4]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => q0_reg_0(7),
      I1 => q0_reg_0(3),
      O => x_assign_27_fu_714_p3(4)
    );
\trunc_ln134_65_reg_1105_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_CS_fsm_reg_n_0_[0]\,
      D => q0_reg_0(7),
      Q => or_ln_fu_890_p3(1),
      R => '0'
    );
\trunc_ln134_65_reg_1105_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_CS_fsm_reg_n_0_[0]\,
      D => \trunc_ln134_62_reg_1152[1]_i_1_n_0\,
      Q => or_ln_fu_890_p3(2),
      R => '0'
    );
\trunc_ln134_65_reg_1105_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_CS_fsm_reg_n_0_[0]\,
      D => \trunc_ln134_62_reg_1152[2]_i_1_n_0\,
      Q => or_ln_fu_890_p3(3),
      R => '0'
    );
\trunc_ln134_65_reg_1105_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_CS_fsm_reg_n_0_[0]\,
      D => \trunc_ln134_62_reg_1152[3]_i_1_n_0\,
      Q => or_ln_fu_890_p3(4),
      R => '0'
    );
\trunc_ln134_65_reg_1105_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_CS_fsm_reg_n_0_[0]\,
      D => x_assign_27_fu_714_p3(4),
      Q => or_ln_fu_890_p3(5),
      R => '0'
    );
\trunc_ln134_65_reg_1105_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_CS_fsm_reg_n_0_[0]\,
      D => q0_reg_0(4),
      Q => or_ln_fu_890_p3(6),
      R => '0'
    );
\trunc_ln134_65_reg_1105_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_CS_fsm_reg_n_0_[0]\,
      D => q0_reg_0(5),
      Q => or_ln_fu_890_p3(7),
      R => '0'
    );
\x_assign_26_reg_1125_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage1,
      D => q0_reg(0),
      Q => x_assign_26_reg_1125(1),
      R => '0'
    );
\x_assign_26_reg_1125_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage1,
      D => x_assign_26_fu_638_p3(2),
      Q => x_assign_26_reg_1125(2),
      R => '0'
    );
\x_assign_26_reg_1125_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage1,
      D => x_assign_26_fu_638_p3(3),
      Q => x_assign_26_reg_1125(3),
      R => '0'
    );
\x_assign_27_reg_1146_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => q0_reg_0(0),
      Q => x_assign_27_reg_1146(1),
      R => '0'
    );
\x_assign_27_reg_1146_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => x_assign_27_fu_714_p3(2),
      Q => x_assign_27_reg_1146(2),
      R => '0'
    );
\x_assign_27_reg_1146_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => x_assign_27_fu_714_p3(3),
      Q => x_assign_27_reg_1146(3),
      R => '0'
    );
\x_assign_27_reg_1146_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => q0_reg_0(6),
      Q => x_assign_27_reg_1146(7),
      R => '0'
    );
\x_assign_28_reg_1068[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => q0_reg(7),
      I1 => q0_reg(1),
      O => x_assign_26_fu_638_p3(2)
    );
\x_assign_28_reg_1068[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => q0_reg(7),
      I1 => q0_reg(2),
      O => x_assign_26_fu_638_p3(3)
    );
\x_assign_28_reg_1068[4]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => q0_reg(7),
      I1 => q0_reg(3),
      O => x_assign_26_fu_638_p3(4)
    );
\x_assign_28_reg_1068_pp0_iter1_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => x_assign_28_reg_1068(1),
      Q => x_assign_28_reg_1068_pp0_iter1_reg(1),
      R => '0'
    );
\x_assign_28_reg_1068_pp0_iter1_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => x_assign_28_reg_1068(2),
      Q => x_assign_28_reg_1068_pp0_iter1_reg(2),
      R => '0'
    );
\x_assign_28_reg_1068_pp0_iter1_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => x_assign_28_reg_1068(3),
      Q => x_assign_28_reg_1068_pp0_iter1_reg(3),
      R => '0'
    );
\x_assign_28_reg_1068_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => q0_reg(7),
      Q => x_assign_28_reg_1068(0),
      R => '0'
    );
\x_assign_28_reg_1068_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => q0_reg(0),
      Q => x_assign_28_reg_1068(1),
      R => '0'
    );
\x_assign_28_reg_1068_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => x_assign_26_fu_638_p3(2),
      Q => x_assign_28_reg_1068(2),
      R => '0'
    );
\x_assign_28_reg_1068_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => x_assign_26_fu_638_p3(3),
      Q => x_assign_28_reg_1068(3),
      R => '0'
    );
\x_assign_28_reg_1068_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => x_assign_26_fu_638_p3(4),
      Q => x_assign_28_reg_1068(4),
      R => '0'
    );
\x_assign_28_reg_1068_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => q0_reg(4),
      Q => x_assign_28_reg_1068(5),
      R => '0'
    );
\x_assign_28_reg_1068_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => q0_reg(5),
      Q => x_assign_28_reg_1068(6),
      R => '0'
    );
\x_assign_28_reg_1068_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => q0_reg(6),
      Q => x_assign_28_reg_1068(7),
      R => '0'
    );
\x_assign_s_reg_1099[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => q0_reg_0(7),
      I1 => q0_reg_0(1),
      O => x_assign_27_fu_714_p3(2)
    );
\x_assign_s_reg_1099[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => q0_reg_0(7),
      I1 => q0_reg_0(2),
      O => x_assign_27_fu_714_p3(3)
    );
\x_assign_s_reg_1099_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_CS_fsm_reg_n_0_[0]\,
      D => q0_reg_0(0),
      Q => x_assign_s_reg_1099(1),
      R => '0'
    );
\x_assign_s_reg_1099_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_CS_fsm_reg_n_0_[0]\,
      D => x_assign_27_fu_714_p3(2),
      Q => x_assign_s_reg_1099(2),
      R => '0'
    );
\x_assign_s_reg_1099_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_CS_fsm_reg_n_0_[0]\,
      D => x_assign_27_fu_714_p3(3),
      Q => x_assign_s_reg_1099(3),
      R => '0'
    );
\x_assign_s_reg_1099_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_CS_fsm_reg_n_0_[0]\,
      D => q0_reg_0(6),
      Q => x_assign_s_reg_1099(7),
      R => '0'
    );
\xor_ln124_60_reg_1084_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_CS_fsm_reg_n_0_[0]\,
      D => \xor_ln124_60_reg_1084_reg[7]_0\(0),
      Q => xor_ln124_60_reg_1084(0),
      R => '0'
    );
\xor_ln124_60_reg_1084_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_CS_fsm_reg_n_0_[0]\,
      D => \xor_ln124_60_reg_1084_reg[7]_0\(1),
      Q => xor_ln124_60_reg_1084(1),
      R => '0'
    );
\xor_ln124_60_reg_1084_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_CS_fsm_reg_n_0_[0]\,
      D => \xor_ln124_60_reg_1084_reg[7]_0\(2),
      Q => xor_ln124_60_reg_1084(2),
      R => '0'
    );
\xor_ln124_60_reg_1084_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_CS_fsm_reg_n_0_[0]\,
      D => \xor_ln124_60_reg_1084_reg[7]_0\(3),
      Q => xor_ln124_60_reg_1084(3),
      R => '0'
    );
\xor_ln124_60_reg_1084_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_CS_fsm_reg_n_0_[0]\,
      D => \xor_ln124_60_reg_1084_reg[7]_0\(4),
      Q => xor_ln124_60_reg_1084(4),
      R => '0'
    );
\xor_ln124_60_reg_1084_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_CS_fsm_reg_n_0_[0]\,
      D => \xor_ln124_60_reg_1084_reg[7]_0\(5),
      Q => xor_ln124_60_reg_1084(5),
      R => '0'
    );
\xor_ln124_60_reg_1084_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_CS_fsm_reg_n_0_[0]\,
      D => \xor_ln124_60_reg_1084_reg[7]_0\(6),
      Q => xor_ln124_60_reg_1084(6),
      R => '0'
    );
\xor_ln124_60_reg_1084_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_CS_fsm_reg_n_0_[0]\,
      D => \xor_ln124_60_reg_1084_reg[7]_0\(7),
      Q => xor_ln124_60_reg_1084(7),
      R => '0'
    );
\xor_ln124_reg_1018_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage1,
      D => \xor_ln124_reg_1018_reg[7]_0\(0),
      Q => xor_ln124_reg_1018(0),
      R => '0'
    );
\xor_ln124_reg_1018_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage1,
      D => \xor_ln124_reg_1018_reg[7]_0\(1),
      Q => xor_ln124_reg_1018(1),
      R => '0'
    );
\xor_ln124_reg_1018_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage1,
      D => \xor_ln124_reg_1018_reg[7]_0\(2),
      Q => xor_ln124_reg_1018(2),
      R => '0'
    );
\xor_ln124_reg_1018_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage1,
      D => \xor_ln124_reg_1018_reg[7]_0\(3),
      Q => xor_ln124_reg_1018(3),
      R => '0'
    );
\xor_ln124_reg_1018_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage1,
      D => \xor_ln124_reg_1018_reg[7]_0\(4),
      Q => xor_ln124_reg_1018(4),
      R => '0'
    );
\xor_ln124_reg_1018_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage1,
      D => \xor_ln124_reg_1018_reg[7]_0\(5),
      Q => xor_ln124_reg_1018(5),
      R => '0'
    );
\xor_ln124_reg_1018_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage1,
      D => \xor_ln124_reg_1018_reg[7]_0\(6),
      Q => xor_ln124_reg_1018(6),
      R => '0'
    );
\xor_ln124_reg_1018_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage1,
      D => \xor_ln124_reg_1018_reg[7]_0\(7),
      Q => xor_ln124_reg_1018(7),
      R => '0'
    );
\z_19_reg_1089[7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \ap_CS_fsm_reg_n_0_[0]\,
      I1 => ap_enable_reg_pp0_iter1,
      O => ce012_out
    );
\z_19_reg_1089_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce012_out,
      D => q0_reg_0(0),
      Q => z_19_reg_1089(0),
      R => '0'
    );
\z_19_reg_1089_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce012_out,
      D => q0_reg_0(1),
      Q => z_19_reg_1089(1),
      R => '0'
    );
\z_19_reg_1089_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce012_out,
      D => q0_reg_0(2),
      Q => z_19_reg_1089(2),
      R => '0'
    );
\z_19_reg_1089_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce012_out,
      D => q0_reg_0(3),
      Q => z_19_reg_1089(3),
      R => '0'
    );
\z_19_reg_1089_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce012_out,
      D => q0_reg_0(4),
      Q => z_19_reg_1089(4),
      R => '0'
    );
\z_19_reg_1089_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce012_out,
      D => q0_reg_0(5),
      Q => z_19_reg_1089(5),
      R => '0'
    );
\z_19_reg_1089_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce012_out,
      D => q0_reg_0(6),
      Q => z_19_reg_1089(6),
      R => '0'
    );
\z_19_reg_1089_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce012_out,
      D => q0_reg_0(7),
      Q => z_19_reg_1089(7),
      R => '0'
    );
\z_20_reg_1115[7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter1,
      I1 => ap_CS_fsm_pp0_stage1,
      O => clefia_s1_address01
    );
\z_20_reg_1115_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => clefia_s1_address01,
      D => q0_reg(0),
      Q => z_20_reg_1115(0),
      R => '0'
    );
\z_20_reg_1115_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => clefia_s1_address01,
      D => q0_reg(1),
      Q => z_20_reg_1115(1),
      R => '0'
    );
\z_20_reg_1115_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => clefia_s1_address01,
      D => q0_reg(2),
      Q => z_20_reg_1115(2),
      R => '0'
    );
\z_20_reg_1115_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => clefia_s1_address01,
      D => q0_reg(3),
      Q => z_20_reg_1115(3),
      R => '0'
    );
\z_20_reg_1115_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => clefia_s1_address01,
      D => q0_reg(4),
      Q => z_20_reg_1115(4),
      R => '0'
    );
\z_20_reg_1115_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => clefia_s1_address01,
      D => q0_reg(5),
      Q => z_20_reg_1115(5),
      R => '0'
    );
\z_20_reg_1115_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => clefia_s1_address01,
      D => q0_reg(6),
      Q => z_20_reg_1115(6),
      R => '0'
    );
\z_20_reg_1115_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => clefia_s1_address01,
      D => q0_reg(7),
      Q => z_20_reg_1115(7),
      R => '0'
    );
\z_21_reg_1141[7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^q\(0),
      I1 => ap_enable_reg_pp0_iter1,
      O => z_21_reg_11410
    );
\z_21_reg_1141_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => z_21_reg_11410,
      D => q0_reg_0(0),
      Q => z_21_reg_1141(0),
      R => '0'
    );
\z_21_reg_1141_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => z_21_reg_11410,
      D => q0_reg_0(1),
      Q => z_21_reg_1141(1),
      R => '0'
    );
\z_21_reg_1141_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => z_21_reg_11410,
      D => q0_reg_0(2),
      Q => z_21_reg_1141(2),
      R => '0'
    );
\z_21_reg_1141_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => z_21_reg_11410,
      D => q0_reg_0(3),
      Q => z_21_reg_1141(3),
      R => '0'
    );
\z_21_reg_1141_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => z_21_reg_11410,
      D => q0_reg_0(4),
      Q => z_21_reg_1141(4),
      R => '0'
    );
\z_21_reg_1141_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => z_21_reg_11410,
      D => q0_reg_0(5),
      Q => z_21_reg_1141(5),
      R => '0'
    );
\z_21_reg_1141_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => z_21_reg_11410,
      D => q0_reg_0(6),
      Q => z_21_reg_1141(6),
      R => '0'
    );
\z_21_reg_1141_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => z_21_reg_11410,
      D => q0_reg_0(7),
      Q => z_21_reg_1141(7),
      R => '0'
    );
\z_reg_1058[7]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A820"
    )
        port map (
      I0 => \^q\(1),
      I1 => \ap_CS_fsm_reg_n_0_[0]\,
      I2 => ap_enable_reg_pp0_iter0_reg_0,
      I3 => grp_ClefiaF0Xor_1_fu_722_ap_start_reg,
      O => reg_3081
    );
\z_reg_1058_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_3081,
      D => q0_reg(0),
      Q => z_reg_1058(0),
      R => '0'
    );
\z_reg_1058_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_3081,
      D => q0_reg(1),
      Q => z_reg_1058(1),
      R => '0'
    );
\z_reg_1058_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_3081,
      D => q0_reg(2),
      Q => z_reg_1058(2),
      R => '0'
    );
\z_reg_1058_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_3081,
      D => q0_reg(3),
      Q => z_reg_1058(3),
      R => '0'
    );
\z_reg_1058_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_3081,
      D => q0_reg(4),
      Q => z_reg_1058(4),
      R => '0'
    );
\z_reg_1058_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_3081,
      D => q0_reg(5),
      Q => z_reg_1058(5),
      R => '0'
    );
\z_reg_1058_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_3081,
      D => q0_reg(6),
      Q => z_reg_1058(6),
      R => '0'
    );
\z_reg_1058_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_3081,
      D => q0_reg(7),
      Q => z_reg_1058(7),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_ClefiaF0Xor_125 is
  port (
    DOBDO : out STD_LOGIC_VECTOR ( 7 downto 0 );
    q0_reg_1 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    Q : out STD_LOGIC_VECTOR ( 2 downto 0 );
    con128_ce0 : out STD_LOGIC;
    \ap_CS_fsm_reg[2]_0\ : out STD_LOGIC;
    ap_enable_reg_pp0_iter2_reg_0 : out STD_LOGIC;
    \dst_address01__0\ : out STD_LOGIC;
    \ap_CS_fsm_reg[19]\ : out STD_LOGIC;
    \ap_CS_fsm_reg[3]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \ap_CS_fsm_reg[23]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    fin_ce1 : out STD_LOGIC;
    fin_ce0 : out STD_LOGIC;
    \rk_offset_read_reg_814_reg[3]_0\ : out STD_LOGIC;
    \rk_offset_read_reg_814_reg[4]_0\ : out STD_LOGIC;
    \rk_offset_read_reg_814_reg[5]_0\ : out STD_LOGIC;
    \rk_offset_read_reg_814_reg[6]_0\ : out STD_LOGIC;
    DIADI : out STD_LOGIC_VECTOR ( 7 downto 0 );
    DIBDI : out STD_LOGIC_VECTOR ( 7 downto 0 );
    D : out STD_LOGIC_VECTOR ( 2 downto 0 );
    q0_reg_2 : out STD_LOGIC_VECTOR ( 4 downto 0 );
    q0_reg_3 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \ap_CS_fsm_reg[0]_0\ : out STD_LOGIC;
    \src_load_38_reg_861_reg[7]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    clefia_s0_ce0 : in STD_LOGIC;
    ADDRBWRADDR : in STD_LOGIC_VECTOR ( 7 downto 0 );
    clefia_s1_ce0 : in STD_LOGIC;
    q0_reg_4 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_309_1_fu_70_con128_ce0 : in STD_LOGIC;
    q0_reg_5 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    q0_reg_6 : in STD_LOGIC;
    grp_ClefiaF1Xor_fu_405_rk_ce0 : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    grp_ClefiaF0Xor_125_fu_390_ap_start_reg : in STD_LOGIC;
    con128_ce01 : in STD_LOGIC;
    \fout_ce01__2\ : in STD_LOGIC;
    \fout_address012_out__3\ : in STD_LOGIC;
    ap_enable_reg_pp0_iter0 : in STD_LOGIC;
    \ram_reg_i_34__6\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ram_reg : in STD_LOGIC;
    ram_reg_0 : in STD_LOGIC;
    ram_reg_1 : in STD_LOGIC;
    ram_reg_2 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \fin_address0118_out__0\ : in STD_LOGIC;
    ram_reg_3 : in STD_LOGIC;
    ram_reg_4 : in STD_LOGIC;
    \fin_address01__0\ : in STD_LOGIC;
    \fin_address016_out__2\ : in STD_LOGIC;
    ram_reg_5 : in STD_LOGIC;
    ap_enable_reg_pp0_iter1 : in STD_LOGIC;
    \fin_ce01__2\ : in STD_LOGIC;
    grp_ClefiaF1Xor_fu_405_src_ce1 : in STD_LOGIC;
    p_4_in : in STD_LOGIC;
    ram_reg_6 : in STD_LOGIC;
    ram_reg_7 : in STD_LOGIC;
    ram_reg_8 : in STD_LOGIC;
    ram_reg_9 : in STD_LOGIC;
    z_12_reg_11270 : in STD_LOGIC;
    \dst_address01__0_0\ : in STD_LOGIC;
    \rk_offset_read_reg_814_reg[6]_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    grp_ClefiaF1Xor_fu_405_dst_d1 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    grp_ClefiaF1Xor_fu_405_dst_d0 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ram_reg_10 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \src_load_38_reg_861_reg[7]_1\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    DOADO : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \xor_ln180_reg_1095_reg[4]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \xor_ln180_reg_1095_reg[3]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \xor_ln124_reg_836_reg[7]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \xor_ln124_34_reg_902_reg[7]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \reg_295_reg[7]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_ClefiaF0Xor_125;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_ClefiaF0Xor_125 is
  signal \^q\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \ap_CS_fsm[1]_i_2__4_n_0\ : STD_LOGIC;
  signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
  signal ap_NS_fsm : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal ap_enable_reg_pp0_iter0_3 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter0_reg : STD_LOGIC;
  signal ap_enable_reg_pp0_iter1_0 : STD_LOGIC;
  signal \ap_enable_reg_pp0_iter1_i_1__9_n_0\ : STD_LOGIC;
  signal ap_enable_reg_pp0_iter2 : STD_LOGIC;
  signal \ap_enable_reg_pp0_iter2_i_1__3_n_0\ : STD_LOGIC;
  signal \^ap_enable_reg_pp0_iter2_reg_0\ : STD_LOGIC;
  signal clefia_s0_address01 : STD_LOGIC;
  signal clefia_s1_address01 : STD_LOGIC;
  signal \^dst_address01__0\ : STD_LOGIC;
  signal \dst_ce01__0\ : STD_LOGIC;
  signal grp_ClefiaF0Xor_125_fu_390_ap_ready : STD_LOGIC;
  signal grp_ClefiaF0Xor_125_fu_390_dst_d0 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal grp_ClefiaF0Xor_125_fu_390_dst_d1 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal grp_ClefiaF0Xor_125_fu_390_src_ce1 : STD_LOGIC;
  signal grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_193_1_fu_44_fin_ce1 : STD_LOGIC;
  signal grp_fu_300_p2 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal or_ln134_3_fu_684_p3 : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal or_ln134_4_fu_746_p3 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal or_ln134_s_fu_678_p3 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal or_ln_fu_752_p3 : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal q0_reg : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal q0_reg_0 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \q0_reg_i_10__5_n_0\ : STD_LOGIC;
  signal \ram_reg_i_101__2_n_0\ : STD_LOGIC;
  signal \ram_reg_i_102__2_n_0\ : STD_LOGIC;
  signal \ram_reg_i_105__2_n_0\ : STD_LOGIC;
  signal \ram_reg_i_106__1_n_0\ : STD_LOGIC;
  signal \ram_reg_i_109__1_n_0\ : STD_LOGIC;
  signal \ram_reg_i_110__2_n_0\ : STD_LOGIC;
  signal \ram_reg_i_113__2_n_0\ : STD_LOGIC;
  signal \ram_reg_i_114__2_n_0\ : STD_LOGIC;
  signal \ram_reg_i_117__2_n_0\ : STD_LOGIC;
  signal \ram_reg_i_118__2_n_0\ : STD_LOGIC;
  signal \ram_reg_i_121__1_n_0\ : STD_LOGIC;
  signal \ram_reg_i_122__2_n_0\ : STD_LOGIC;
  signal \ram_reg_i_125__2_n_0\ : STD_LOGIC;
  signal \ram_reg_i_126__2_n_0\ : STD_LOGIC;
  signal \ram_reg_i_129__1_n_0\ : STD_LOGIC;
  signal \ram_reg_i_130__2_n_0\ : STD_LOGIC;
  signal \ram_reg_i_133__2_n_0\ : STD_LOGIC;
  signal \ram_reg_i_134__2_n_0\ : STD_LOGIC;
  signal \ram_reg_i_137__1_n_0\ : STD_LOGIC;
  signal \ram_reg_i_138__1_n_0\ : STD_LOGIC;
  signal \ram_reg_i_141__2_n_0\ : STD_LOGIC;
  signal \ram_reg_i_142__1_n_0\ : STD_LOGIC;
  signal \ram_reg_i_145__2_n_0\ : STD_LOGIC;
  signal \ram_reg_i_146__1_n_0\ : STD_LOGIC;
  signal \ram_reg_i_147__2_n_0\ : STD_LOGIC;
  signal \ram_reg_i_148__2_n_0\ : STD_LOGIC;
  signal \ram_reg_i_149__2_n_0\ : STD_LOGIC;
  signal \ram_reg_i_150__1_n_0\ : STD_LOGIC;
  signal \ram_reg_i_151__2_n_0\ : STD_LOGIC;
  signal \ram_reg_i_152__1_n_0\ : STD_LOGIC;
  signal \ram_reg_i_28__5_n_0\ : STD_LOGIC;
  signal \ram_reg_i_32__6_n_0\ : STD_LOGIC;
  signal \ram_reg_i_80__2_n_0\ : STD_LOGIC;
  signal \ram_reg_i_81__2_n_0\ : STD_LOGIC;
  signal \ram_reg_i_85__3_n_0\ : STD_LOGIC;
  signal \ram_reg_i_86__2_n_0\ : STD_LOGIC;
  signal \ram_reg_i_89__2_n_0\ : STD_LOGIC;
  signal \ram_reg_i_90__2_n_0\ : STD_LOGIC;
  signal \ram_reg_i_93__2_n_0\ : STD_LOGIC;
  signal \ram_reg_i_94__3_n_0\ : STD_LOGIC;
  signal \ram_reg_i_97__2_n_0\ : STD_LOGIC;
  signal \ram_reg_i_98__1_n_0\ : STD_LOGIC;
  signal reg_295 : STD_LOGIC;
  signal \reg_295_reg_n_0_[0]\ : STD_LOGIC;
  signal \reg_295_reg_n_0_[1]\ : STD_LOGIC;
  signal \reg_295_reg_n_0_[2]\ : STD_LOGIC;
  signal \reg_295_reg_n_0_[3]\ : STD_LOGIC;
  signal \reg_295_reg_n_0_[4]\ : STD_LOGIC;
  signal \reg_295_reg_n_0_[5]\ : STD_LOGIC;
  signal \reg_295_reg_n_0_[6]\ : STD_LOGIC;
  signal \reg_295_reg_n_0_[7]\ : STD_LOGIC;
  signal reg_306 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal reg_3060 : STD_LOGIC;
  signal reg_3061 : STD_LOGIC;
  signal rk_offset_read_reg_814 : STD_LOGIC_VECTOR ( 6 downto 3 );
  signal \trunc_ln134_53_reg_949[1]_i_1_n_0\ : STD_LOGIC;
  signal \trunc_ln134_53_reg_949[2]_i_1_n_0\ : STD_LOGIC;
  signal \trunc_ln134_53_reg_949[3]_i_1_n_0\ : STD_LOGIC;
  signal \trunc_ln134_55_reg_970[1]_i_1_n_0\ : STD_LOGIC;
  signal \trunc_ln134_55_reg_970[2]_i_1_n_0\ : STD_LOGIC;
  signal \trunc_ln134_55_reg_970[3]_i_1_n_0\ : STD_LOGIC;
  signal trunc_ln134_57_reg_892 : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal x_assign_23_fu_560_p3 : STD_LOGIC_VECTOR ( 4 downto 2 );
  signal x_assign_23_reg_943 : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal x_assign_24_fu_636_p3 : STD_LOGIC_VECTOR ( 4 downto 2 );
  signal x_assign_24_reg_964 : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal x_assign_25_reg_886 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal x_assign_25_reg_886_pp0_iter1_reg : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal x_assign_s_reg_917 : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal xor_ln124_34_reg_902 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal xor_ln124_reg_836 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal z_16_reg_907 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal z_17_reg_933 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal z_18_reg_959 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal z_18_reg_9590 : STD_LOGIC;
  signal z_reg_876 : STD_LOGIC_VECTOR ( 7 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \ap_CS_fsm[1]_i_2__4\ : label is "soft_lutpair287";
  attribute FSM_ENCODING : string;
  attribute FSM_ENCODING of \ap_CS_fsm_reg[0]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[1]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[2]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[3]\ : label is "none";
  attribute SOFT_HLUTNM of \ap_enable_reg_pp0_iter0_reg_i_1__4\ : label is "soft_lutpair286";
  attribute SOFT_HLUTNM of \ap_enable_reg_pp0_iter1_i_1__9\ : label is "soft_lutpair286";
  attribute SOFT_HLUTNM of \ap_enable_reg_pp0_iter2_i_1__3\ : label is "soft_lutpair285";
  attribute SOFT_HLUTNM of \ram_reg_i_141__2\ : label is "soft_lutpair284";
  attribute SOFT_HLUTNM of \ram_reg_i_39__7\ : label is "soft_lutpair284";
  attribute SOFT_HLUTNM of \ram_reg_i_41__7\ : label is "soft_lutpair287";
  attribute SOFT_HLUTNM of \ram_reg_i_82__2\ : label is "soft_lutpair285";
  attribute SOFT_HLUTNM of \trunc_ln134_53_reg_949[2]_i_1\ : label is "soft_lutpair289";
  attribute SOFT_HLUTNM of \trunc_ln134_53_reg_949[3]_i_1\ : label is "soft_lutpair288";
  attribute SOFT_HLUTNM of \trunc_ln134_55_reg_970[2]_i_1\ : label is "soft_lutpair291";
  attribute SOFT_HLUTNM of \trunc_ln134_55_reg_970[3]_i_1\ : label is "soft_lutpair290";
  attribute SOFT_HLUTNM of \x_assign_25_reg_886[2]_i_1\ : label is "soft_lutpair289";
  attribute SOFT_HLUTNM of \x_assign_25_reg_886[3]_i_1\ : label is "soft_lutpair288";
  attribute SOFT_HLUTNM of \x_assign_s_reg_917[2]_i_1\ : label is "soft_lutpair291";
  attribute SOFT_HLUTNM of \x_assign_s_reg_917[3]_i_1\ : label is "soft_lutpair290";
begin
  Q(2 downto 0) <= \^q\(2 downto 0);
  ap_enable_reg_pp0_iter2_reg_0 <= \^ap_enable_reg_pp0_iter2_reg_0\;
  \dst_address01__0\ <= \^dst_address01__0\;
\ap_CS_fsm[0]_i_1__12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF02"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage0,
      I1 => ap_enable_reg_pp0_iter1_0,
      I2 => grp_ClefiaF0Xor_125_fu_390_ap_start_reg,
      I3 => \^q\(2),
      O => ap_NS_fsm(0)
    );
\ap_CS_fsm[1]_i_1__10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1111111011111010"
    )
        port map (
      I0 => \^q\(2),
      I1 => \ap_CS_fsm[1]_i_2__4_n_0\,
      I2 => grp_ClefiaF0Xor_125_fu_390_ap_start_reg,
      I3 => ap_enable_reg_pp0_iter2,
      I4 => ap_enable_reg_pp0_iter1_0,
      I5 => ap_enable_reg_pp0_iter0_3,
      O => ap_NS_fsm(1)
    );
\ap_CS_fsm[1]_i_2__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      O => \ap_CS_fsm[1]_i_2__4_n_0\
    );
\ap_CS_fsm_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(0),
      Q => ap_CS_fsm_pp0_stage0,
      S => ap_rst_n_inv
    );
\ap_CS_fsm_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(1),
      Q => \^q\(0),
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^q\(0),
      Q => \^q\(1),
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^q\(1),
      Q => \^q\(2),
      R => ap_rst_n_inv
    );
\ap_enable_reg_pp0_iter0_reg_i_1__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => grp_ClefiaF0Xor_125_fu_390_ap_start_reg,
      I1 => ap_CS_fsm_pp0_stage0,
      I2 => ap_enable_reg_pp0_iter0_reg,
      O => ap_enable_reg_pp0_iter0_3
    );
ap_enable_reg_pp0_iter0_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_enable_reg_pp0_iter0_3,
      Q => ap_enable_reg_pp0_iter0_reg,
      R => ap_rst_n_inv
    );
\ap_enable_reg_pp0_iter1_i_1__9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => grp_ClefiaF0Xor_125_fu_390_ap_start_reg,
      I1 => ap_CS_fsm_pp0_stage0,
      I2 => ap_enable_reg_pp0_iter0_reg,
      I3 => \^q\(2),
      I4 => ap_enable_reg_pp0_iter1_0,
      O => \ap_enable_reg_pp0_iter1_i_1__9_n_0\
    );
ap_enable_reg_pp0_iter1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_enable_reg_pp0_iter1_i_1__9_n_0\,
      Q => ap_enable_reg_pp0_iter1_0,
      R => ap_rst_n_inv
    );
\ap_enable_reg_pp0_iter2_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"008A8080"
    )
        port map (
      I0 => ap_rst_n,
      I1 => ap_enable_reg_pp0_iter1_0,
      I2 => \^q\(2),
      I3 => ap_CS_fsm_pp0_stage0,
      I4 => ap_enable_reg_pp0_iter2,
      O => \ap_enable_reg_pp0_iter2_i_1__3_n_0\
    );
ap_enable_reg_pp0_iter2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_enable_reg_pp0_iter2_i_1__3_n_0\,
      Q => ap_enable_reg_pp0_iter2,
      R => '0'
    );
clefia_s0_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_ClefiaF0Xor_2_clefia_s0_ROM_AUTO_1R_31
     port map (
      ADDRBWRADDR(7 downto 0) => ADDRBWRADDR(7 downto 0),
      D(2 downto 0) => D(2 downto 0),
      DOADO(7 downto 0) => q0_reg(7 downto 0),
      DOBDO(7 downto 0) => DOBDO(7 downto 0),
      Q(1) => \^q\(1),
      Q(0) => ap_CS_fsm_pp0_stage0,
      ap_clk => ap_clk,
      ap_enable_reg_pp0_iter0_reg => ap_enable_reg_pp0_iter0_reg,
      ap_enable_reg_pp0_iter1_0 => ap_enable_reg_pp0_iter1_0,
      clefia_s0_ce0 => clefia_s0_ce0,
      grp_ClefiaF0Xor_125_fu_390_ap_start_reg => grp_ClefiaF0Xor_125_fu_390_ap_start_reg,
      q0_reg_0(4 downto 0) => q0_reg_2(4 downto 0),
      q0_reg_1(1 downto 0) => q0_reg_3(1 downto 0),
      q0_reg_2(7 downto 0) => reg_306(7 downto 0),
      q0_reg_3(7 downto 0) => xor_ln124_reg_836(7 downto 0),
      \xor_ln180_reg_1095_reg[3]\(1 downto 0) => \xor_ln180_reg_1095_reg[3]\(1 downto 0),
      \xor_ln180_reg_1095_reg[4]\(0) => \xor_ln180_reg_1095_reg[4]\(0)
    );
clefia_s1_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_ClefiaF0Xor_2_clefia_s1_ROM_AUTO_1R_32
     port map (
      DOADO(7 downto 0) => q0_reg_0(7 downto 0),
      Q(2) => \^q\(2),
      Q(1) => \^q\(0),
      Q(0) => ap_CS_fsm_pp0_stage0,
      ap_clk => ap_clk,
      ap_enable_reg_pp0_iter0_reg => ap_enable_reg_pp0_iter0_reg,
      ap_enable_reg_pp0_iter1_0 => ap_enable_reg_pp0_iter1_0,
      clefia_s1_ce0 => clefia_s1_ce0,
      grp_ClefiaF0Xor_125_fu_390_ap_start_reg => grp_ClefiaF0Xor_125_fu_390_ap_start_reg,
      q0_reg_0(7 downto 0) => q0_reg_1(7 downto 0),
      q0_reg_1(7 downto 0) => q0_reg_4(7 downto 0),
      q0_reg_2(7 downto 0) => xor_ln124_34_reg_902(7 downto 0),
      q0_reg_3(7 downto 0) => reg_306(7 downto 0)
    );
grp_ClefiaF0Xor_125_fu_390_ap_start_reg_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"888888F8F8F8F8F8"
    )
        port map (
      I0 => \ram_reg_i_34__6\(0),
      I1 => ap_enable_reg_pp0_iter0,
      I2 => grp_ClefiaF0Xor_125_fu_390_ap_start_reg,
      I3 => ap_CS_fsm_pp0_stage0,
      I4 => ap_enable_reg_pp0_iter0_reg,
      I5 => \^q\(2),
      O => \ap_CS_fsm_reg[0]_0\
    );
\q0_reg_i_10__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAA8A808080"
    )
        port map (
      I0 => con128_ce01,
      I1 => grp_ClefiaF0Xor_125_fu_390_ap_start_reg,
      I2 => ap_CS_fsm_pp0_stage0,
      I3 => ap_enable_reg_pp0_iter0_reg,
      I4 => \^q\(0),
      I5 => reg_3060,
      O => \q0_reg_i_10__5_n_0\
    );
\q0_reg_i_1__9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBB888B888888888"
    )
        port map (
      I0 => grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_309_1_fu_70_con128_ce0,
      I1 => q0_reg_5(2),
      I2 => \q0_reg_i_10__5_n_0\,
      I3 => q0_reg_6,
      I4 => grp_ClefiaF1Xor_fu_405_rk_ce0,
      I5 => q0_reg_5(1),
      O => con128_ce0
    );
\q0_reg_i_24__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000AAAA0000ABA8"
    )
        port map (
      I0 => rk_offset_read_reg_814(3),
      I1 => \^q\(0),
      I2 => \^q\(1),
      I3 => \rk_offset_read_reg_814_reg[6]_1\(0),
      I4 => q0_reg_6,
      I5 => \^q\(2),
      O => \rk_offset_read_reg_814_reg[3]_0\
    );
\q0_reg_i_29__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000AAAA0000ABA8"
    )
        port map (
      I0 => rk_offset_read_reg_814(6),
      I1 => \^q\(0),
      I2 => \^q\(1),
      I3 => \rk_offset_read_reg_814_reg[6]_1\(3),
      I4 => q0_reg_6,
      I5 => \^q\(2),
      O => \rk_offset_read_reg_814_reg[6]_0\
    );
\q0_reg_i_31__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000AAAA0000ABA8"
    )
        port map (
      I0 => rk_offset_read_reg_814(5),
      I1 => \^q\(0),
      I2 => \^q\(1),
      I3 => \rk_offset_read_reg_814_reg[6]_1\(2),
      I4 => q0_reg_6,
      I5 => \^q\(2),
      O => \rk_offset_read_reg_814_reg[5]_0\
    );
\q0_reg_i_33__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000AAAA0000ABA8"
    )
        port map (
      I0 => rk_offset_read_reg_814(4),
      I1 => \^q\(0),
      I2 => \^q\(1),
      I3 => \rk_offset_read_reg_814_reg[6]_1\(1),
      I4 => q0_reg_6,
      I5 => \^q\(2),
      O => \rk_offset_read_reg_814_reg[4]_0\
    );
\ram_reg_i_101__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => or_ln134_s_fu_678_p3(2),
      I1 => or_ln134_3_fu_684_p3(2),
      I2 => x_assign_24_reg_964(2),
      I3 => z_reg_876(2),
      O => \ram_reg_i_101__2_n_0\
    );
\ram_reg_i_102__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => or_ln134_4_fu_746_p3(2),
      I1 => or_ln_fu_752_p3(2),
      I2 => x_assign_24_reg_964(2),
      I3 => z_17_reg_933(2),
      O => \ram_reg_i_102__2_n_0\
    );
\ram_reg_i_105__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => or_ln134_s_fu_678_p3(1),
      I1 => or_ln134_3_fu_684_p3(1),
      I2 => x_assign_24_reg_964(1),
      I3 => z_reg_876(1),
      O => \ram_reg_i_105__2_n_0\
    );
\ram_reg_i_106__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => or_ln134_4_fu_746_p3(1),
      I1 => or_ln_fu_752_p3(1),
      I2 => x_assign_24_reg_964(1),
      I3 => z_17_reg_933(1),
      O => \ram_reg_i_106__1_n_0\
    );
\ram_reg_i_109__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => or_ln134_s_fu_678_p3(0),
      I1 => x_assign_24_reg_964(7),
      I2 => or_ln134_3_fu_684_p3(1),
      I3 => z_reg_876(0),
      O => \ram_reg_i_109__1_n_0\
    );
\ram_reg_i_10__6\: unisim.vcomponents.MUXF7
     port map (
      I0 => grp_ClefiaF0Xor_125_fu_390_dst_d1(7),
      I1 => grp_ClefiaF1Xor_fu_405_dst_d1(7),
      O => DIADI(7),
      S => \fout_address012_out__3\
    );
\ram_reg_i_110__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => or_ln134_4_fu_746_p3(0),
      I1 => x_assign_s_reg_917(7),
      I2 => or_ln134_3_fu_684_p3(1),
      I3 => z_17_reg_933(0),
      O => \ram_reg_i_110__2_n_0\
    );
\ram_reg_i_113__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BF7F4080"
    )
        port map (
      I0 => \ram_reg_i_145__2_n_0\,
      I1 => ap_enable_reg_pp0_iter1_0,
      I2 => \^q\(2),
      I3 => x_assign_25_reg_886(7),
      I4 => \src_load_38_reg_861_reg[7]_1\(7),
      O => \ram_reg_i_113__2_n_0\
    );
\ram_reg_i_114__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => or_ln134_4_fu_746_p3(0),
      I1 => or_ln_fu_752_p3(7),
      I2 => or_ln134_s_fu_678_p3(0),
      I3 => z_18_reg_959(7),
      O => \ram_reg_i_114__2_n_0\
    );
\ram_reg_i_117__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BF7F4080"
    )
        port map (
      I0 => \ram_reg_i_146__1_n_0\,
      I1 => ap_enable_reg_pp0_iter1_0,
      I2 => \^q\(2),
      I3 => x_assign_25_reg_886(6),
      I4 => \src_load_38_reg_861_reg[7]_1\(6),
      O => \ram_reg_i_117__2_n_0\
    );
\ram_reg_i_118__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => or_ln134_4_fu_746_p3(7),
      I1 => or_ln_fu_752_p3(6),
      I2 => or_ln134_s_fu_678_p3(7),
      I3 => z_18_reg_959(6),
      O => \ram_reg_i_118__2_n_0\
    );
\ram_reg_i_11__6\: unisim.vcomponents.MUXF7
     port map (
      I0 => grp_ClefiaF0Xor_125_fu_390_dst_d1(6),
      I1 => grp_ClefiaF1Xor_fu_405_dst_d1(6),
      O => DIADI(6),
      S => \fout_address012_out__3\
    );
\ram_reg_i_121__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BF7F4080"
    )
        port map (
      I0 => \ram_reg_i_147__2_n_0\,
      I1 => ap_enable_reg_pp0_iter1_0,
      I2 => \^q\(2),
      I3 => x_assign_25_reg_886(5),
      I4 => \src_load_38_reg_861_reg[7]_1\(5),
      O => \ram_reg_i_121__1_n_0\
    );
\ram_reg_i_122__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => or_ln134_4_fu_746_p3(6),
      I1 => or_ln_fu_752_p3(5),
      I2 => or_ln134_s_fu_678_p3(6),
      I3 => z_18_reg_959(5),
      O => \ram_reg_i_122__2_n_0\
    );
\ram_reg_i_125__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BF7F4080"
    )
        port map (
      I0 => \ram_reg_i_148__2_n_0\,
      I1 => ap_enable_reg_pp0_iter1_0,
      I2 => \^q\(2),
      I3 => x_assign_25_reg_886(4),
      I4 => \src_load_38_reg_861_reg[7]_1\(4),
      O => \ram_reg_i_125__2_n_0\
    );
\ram_reg_i_126__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => or_ln134_4_fu_746_p3(5),
      I1 => or_ln_fu_752_p3(4),
      I2 => or_ln134_s_fu_678_p3(5),
      I3 => z_18_reg_959(4),
      O => \ram_reg_i_126__2_n_0\
    );
\ram_reg_i_129__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BF7F4080"
    )
        port map (
      I0 => \ram_reg_i_149__2_n_0\,
      I1 => ap_enable_reg_pp0_iter1_0,
      I2 => \^q\(2),
      I3 => x_assign_25_reg_886(3),
      I4 => \src_load_38_reg_861_reg[7]_1\(3),
      O => \ram_reg_i_129__1_n_0\
    );
\ram_reg_i_12__6\: unisim.vcomponents.MUXF7
     port map (
      I0 => grp_ClefiaF0Xor_125_fu_390_dst_d1(5),
      I1 => grp_ClefiaF1Xor_fu_405_dst_d1(5),
      O => DIADI(5),
      S => \fout_address012_out__3\
    );
\ram_reg_i_130__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => x_assign_25_reg_886_pp0_iter1_reg(3),
      I1 => or_ln_fu_752_p3(3),
      I2 => x_assign_23_reg_943(3),
      I3 => z_18_reg_959(3),
      O => \ram_reg_i_130__2_n_0\
    );
\ram_reg_i_133__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BF7F4080"
    )
        port map (
      I0 => \ram_reg_i_150__1_n_0\,
      I1 => ap_enable_reg_pp0_iter1_0,
      I2 => \^q\(2),
      I3 => x_assign_25_reg_886(2),
      I4 => \src_load_38_reg_861_reg[7]_1\(2),
      O => \ram_reg_i_133__2_n_0\
    );
\ram_reg_i_134__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => x_assign_25_reg_886_pp0_iter1_reg(2),
      I1 => or_ln_fu_752_p3(2),
      I2 => x_assign_23_reg_943(2),
      I3 => z_18_reg_959(2),
      O => \ram_reg_i_134__2_n_0\
    );
\ram_reg_i_137__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BF7F4080"
    )
        port map (
      I0 => \ram_reg_i_151__2_n_0\,
      I1 => ap_enable_reg_pp0_iter1_0,
      I2 => \^q\(2),
      I3 => x_assign_25_reg_886(1),
      I4 => \src_load_38_reg_861_reg[7]_1\(1),
      O => \ram_reg_i_137__1_n_0\
    );
\ram_reg_i_138__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => x_assign_25_reg_886_pp0_iter1_reg(1),
      I1 => or_ln_fu_752_p3(1),
      I2 => x_assign_23_reg_943(1),
      I3 => z_18_reg_959(1),
      O => \ram_reg_i_138__1_n_0\
    );
\ram_reg_i_13__6\: unisim.vcomponents.MUXF7
     port map (
      I0 => grp_ClefiaF0Xor_125_fu_390_dst_d1(4),
      I1 => grp_ClefiaF1Xor_fu_405_dst_d1(4),
      O => DIADI(4),
      S => \fout_address012_out__3\
    );
\ram_reg_i_141__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BF7F4080"
    )
        port map (
      I0 => \ram_reg_i_152__1_n_0\,
      I1 => ap_enable_reg_pp0_iter1_0,
      I2 => \^q\(2),
      I3 => x_assign_25_reg_886(0),
      I4 => \src_load_38_reg_861_reg[7]_1\(0),
      O => \ram_reg_i_141__2_n_0\
    );
\ram_reg_i_142__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => or_ln134_4_fu_746_p3(1),
      I1 => x_assign_s_reg_917(7),
      I2 => or_ln134_s_fu_678_p3(1),
      I3 => z_18_reg_959(0),
      O => \ram_reg_i_142__1_n_0\
    );
\ram_reg_i_145__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => or_ln134_s_fu_678_p3(0),
      I1 => or_ln134_3_fu_684_p3(7),
      I2 => or_ln134_s_fu_678_p3(7),
      I3 => z_16_reg_907(7),
      O => \ram_reg_i_145__2_n_0\
    );
\ram_reg_i_146__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => or_ln134_s_fu_678_p3(7),
      I1 => or_ln134_3_fu_684_p3(6),
      I2 => or_ln134_s_fu_678_p3(6),
      I3 => z_16_reg_907(6),
      O => \ram_reg_i_146__1_n_0\
    );
\ram_reg_i_147__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => or_ln134_s_fu_678_p3(6),
      I1 => or_ln134_3_fu_684_p3(5),
      I2 => or_ln134_s_fu_678_p3(5),
      I3 => z_16_reg_907(5),
      O => \ram_reg_i_147__2_n_0\
    );
\ram_reg_i_148__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => or_ln134_s_fu_678_p3(5),
      I1 => or_ln134_3_fu_684_p3(4),
      I2 => or_ln134_s_fu_678_p3(4),
      I3 => z_16_reg_907(4),
      O => \ram_reg_i_148__2_n_0\
    );
\ram_reg_i_149__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => x_assign_23_reg_943(3),
      I1 => or_ln134_3_fu_684_p3(3),
      I2 => or_ln134_s_fu_678_p3(3),
      I3 => z_16_reg_907(3),
      O => \ram_reg_i_149__2_n_0\
    );
\ram_reg_i_14__6\: unisim.vcomponents.MUXF7
     port map (
      I0 => grp_ClefiaF0Xor_125_fu_390_dst_d1(3),
      I1 => grp_ClefiaF1Xor_fu_405_dst_d1(3),
      O => DIADI(3),
      S => \fout_address012_out__3\
    );
\ram_reg_i_150__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => x_assign_23_reg_943(2),
      I1 => or_ln134_3_fu_684_p3(2),
      I2 => or_ln134_s_fu_678_p3(2),
      I3 => z_16_reg_907(2),
      O => \ram_reg_i_150__1_n_0\
    );
\ram_reg_i_151__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => x_assign_23_reg_943(1),
      I1 => or_ln134_3_fu_684_p3(1),
      I2 => or_ln134_s_fu_678_p3(1),
      I3 => z_16_reg_907(1),
      O => \ram_reg_i_151__2_n_0\
    );
\ram_reg_i_152__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => or_ln134_s_fu_678_p3(1),
      I1 => x_assign_24_reg_964(7),
      I2 => or_ln134_s_fu_678_p3(0),
      I3 => z_16_reg_907(0),
      O => \ram_reg_i_152__1_n_0\
    );
\ram_reg_i_15__6\: unisim.vcomponents.MUXF7
     port map (
      I0 => grp_ClefiaF0Xor_125_fu_390_dst_d1(2),
      I1 => grp_ClefiaF1Xor_fu_405_dst_d1(2),
      O => DIADI(2),
      S => \fout_address012_out__3\
    );
\ram_reg_i_16__6\: unisim.vcomponents.MUXF7
     port map (
      I0 => grp_ClefiaF0Xor_125_fu_390_dst_d1(1),
      I1 => grp_ClefiaF1Xor_fu_405_dst_d1(1),
      O => DIADI(1),
      S => \fout_address012_out__3\
    );
\ram_reg_i_17__6\: unisim.vcomponents.MUXF7
     port map (
      I0 => grp_ClefiaF0Xor_125_fu_390_dst_d1(0),
      I1 => grp_ClefiaF1Xor_fu_405_dst_d1(0),
      O => DIADI(0),
      S => \fout_address012_out__3\
    );
\ram_reg_i_18__7\: unisim.vcomponents.MUXF7
     port map (
      I0 => grp_ClefiaF0Xor_125_fu_390_dst_d0(7),
      I1 => grp_ClefiaF1Xor_fu_405_dst_d0(7),
      O => DIBDI(7),
      S => \fout_address012_out__3\
    );
\ram_reg_i_19__8\: unisim.vcomponents.MUXF7
     port map (
      I0 => grp_ClefiaF0Xor_125_fu_390_dst_d0(6),
      I1 => grp_ClefiaF1Xor_fu_405_dst_d0(6),
      O => DIBDI(6),
      S => \fout_address012_out__3\
    );
\ram_reg_i_1__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => q0_reg_5(1),
      I1 => grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_193_1_fu_44_fin_ce1,
      O => fin_ce1
    );
\ram_reg_i_20__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFEA40"
    )
        port map (
      I0 => \fin_address016_out__2\,
      I1 => grp_ClefiaF0Xor_125_fu_390_src_ce1,
      I2 => \fin_ce01__2\,
      I3 => grp_ClefiaF1Xor_fu_405_src_ce1,
      I4 => p_4_in,
      I5 => ram_reg_6,
      O => grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_193_1_fu_44_fin_ce1
    );
\ram_reg_i_20__8\: unisim.vcomponents.MUXF7
     port map (
      I0 => grp_ClefiaF0Xor_125_fu_390_dst_d0(5),
      I1 => grp_ClefiaF1Xor_fu_405_dst_d0(5),
      O => DIBDI(5),
      S => \fout_address012_out__3\
    );
\ram_reg_i_21__7\: unisim.vcomponents.MUXF7
     port map (
      I0 => grp_ClefiaF0Xor_125_fu_390_dst_d0(4),
      I1 => grp_ClefiaF1Xor_fu_405_dst_d0(4),
      O => DIBDI(4),
      S => \fout_address012_out__3\
    );
\ram_reg_i_22__8\: unisim.vcomponents.MUXF7
     port map (
      I0 => grp_ClefiaF0Xor_125_fu_390_dst_d0(3),
      I1 => grp_ClefiaF1Xor_fu_405_dst_d0(3),
      O => DIBDI(3),
      S => \fout_address012_out__3\
    );
\ram_reg_i_23__7\: unisim.vcomponents.MUXF7
     port map (
      I0 => grp_ClefiaF0Xor_125_fu_390_dst_d0(2),
      I1 => grp_ClefiaF1Xor_fu_405_dst_d0(2),
      O => DIBDI(2),
      S => \fout_address012_out__3\
    );
\ram_reg_i_24__8\: unisim.vcomponents.MUXF7
     port map (
      I0 => grp_ClefiaF0Xor_125_fu_390_dst_d0(1),
      I1 => grp_ClefiaF1Xor_fu_405_dst_d0(1),
      O => DIBDI(1),
      S => \fout_address012_out__3\
    );
\ram_reg_i_25__7\: unisim.vcomponents.MUXF7
     port map (
      I0 => grp_ClefiaF0Xor_125_fu_390_dst_d0(0),
      I1 => grp_ClefiaF1Xor_fu_405_dst_d0(0),
      O => DIBDI(0),
      S => \fout_address012_out__3\
    );
\ram_reg_i_28__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAFFABABABAB"
    )
        port map (
      I0 => \fin_address01__0\,
      I1 => \^dst_address01__0\,
      I2 => z_18_reg_9590,
      I3 => z_12_reg_11270,
      I4 => \dst_address01__0_0\,
      I5 => \fin_address016_out__2\,
      O => \ram_reg_i_28__5_n_0\
    );
\ram_reg_i_2__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_193_1_fu_44_fin_ce1,
      I1 => q0_reg_5(1),
      I2 => ap_enable_reg_pp0_iter1,
      I3 => q0_reg_5(0),
      O => fin_ce0
    );
\ram_reg_i_32__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFBABBAAAABABB"
    )
        port map (
      I0 => \fin_address01__0\,
      I1 => \^dst_address01__0\,
      I2 => z_18_reg_9590,
      I3 => \dst_ce01__0\,
      I4 => \fin_address016_out__2\,
      I5 => ram_reg_5,
      O => \ram_reg_i_32__6_n_0\
    );
\ram_reg_i_36__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFEEEEEEEFEEE"
    )
        port map (
      I0 => z_18_reg_9590,
      I1 => \^dst_address01__0\,
      I2 => \^q\(0),
      I3 => ap_enable_reg_pp0_iter0_reg,
      I4 => ap_CS_fsm_pp0_stage0,
      I5 => grp_ClefiaF0Xor_125_fu_390_ap_start_reg,
      O => grp_ClefiaF0Xor_125_fu_390_src_ce1
    );
\ram_reg_i_39__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0DD0F770F22F088"
    )
        port map (
      I0 => \^dst_address01__0\,
      I1 => \ram_reg_i_80__2_n_0\,
      I2 => \ram_reg_i_81__2_n_0\,
      I3 => \^ap_enable_reg_pp0_iter2_reg_0\,
      I4 => x_assign_s_reg_917(7),
      I5 => ram_reg_10(7),
      O => grp_ClefiaF0Xor_125_fu_390_dst_d1(7)
    );
\ram_reg_i_39__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^q\(2),
      I1 => ap_enable_reg_pp0_iter1_0,
      O => \^dst_address01__0\
    );
\ram_reg_i_41__7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
        port map (
      I0 => \^q\(0),
      I1 => ap_enable_reg_pp0_iter0_reg,
      I2 => ap_CS_fsm_pp0_stage0,
      I3 => grp_ClefiaF0Xor_125_fu_390_ap_start_reg,
      O => \dst_ce01__0\
    );
\ram_reg_i_41__8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0DD0F770F22F088"
    )
        port map (
      I0 => \^dst_address01__0\,
      I1 => \ram_reg_i_85__3_n_0\,
      I2 => \ram_reg_i_86__2_n_0\,
      I3 => \^ap_enable_reg_pp0_iter2_reg_0\,
      I4 => or_ln_fu_752_p3(7),
      I5 => ram_reg_10(6),
      O => grp_ClefiaF0Xor_125_fu_390_dst_d1(6)
    );
\ram_reg_i_43__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0DD0F770F22F088"
    )
        port map (
      I0 => \^dst_address01__0\,
      I1 => \ram_reg_i_89__2_n_0\,
      I2 => \ram_reg_i_90__2_n_0\,
      I3 => \^ap_enable_reg_pp0_iter2_reg_0\,
      I4 => or_ln_fu_752_p3(6),
      I5 => ram_reg_10(5),
      O => grp_ClefiaF0Xor_125_fu_390_dst_d1(5)
    );
\ram_reg_i_45__8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0DD0F770F22F088"
    )
        port map (
      I0 => \^dst_address01__0\,
      I1 => \ram_reg_i_93__2_n_0\,
      I2 => \ram_reg_i_94__3_n_0\,
      I3 => \^ap_enable_reg_pp0_iter2_reg_0\,
      I4 => or_ln_fu_752_p3(5),
      I5 => ram_reg_10(4),
      O => grp_ClefiaF0Xor_125_fu_390_dst_d1(4)
    );
\ram_reg_i_47__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0DD0F770F22F088"
    )
        port map (
      I0 => \^dst_address01__0\,
      I1 => \ram_reg_i_97__2_n_0\,
      I2 => \ram_reg_i_98__1_n_0\,
      I3 => \^ap_enable_reg_pp0_iter2_reg_0\,
      I4 => x_assign_s_reg_917(3),
      I5 => ram_reg_10(3),
      O => grp_ClefiaF0Xor_125_fu_390_dst_d1(3)
    );
\ram_reg_i_49__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0DD0F770F22F088"
    )
        port map (
      I0 => \^dst_address01__0\,
      I1 => \ram_reg_i_101__2_n_0\,
      I2 => \ram_reg_i_102__2_n_0\,
      I3 => \^ap_enable_reg_pp0_iter2_reg_0\,
      I4 => x_assign_s_reg_917(2),
      I5 => ram_reg_10(2),
      O => grp_ClefiaF0Xor_125_fu_390_dst_d1(2)
    );
\ram_reg_i_4__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FCFCF5F5FCFCF5FF"
    )
        port map (
      I0 => ram_reg_8,
      I1 => ram_reg_9,
      I2 => ram_reg_6,
      I3 => \ram_reg_i_28__5_n_0\,
      I4 => ram_reg_0,
      I5 => ram_reg_1,
      O => \ap_CS_fsm_reg[23]\(1)
    );
\ram_reg_i_51__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0DD0F770F22F088"
    )
        port map (
      I0 => \^dst_address01__0\,
      I1 => \ram_reg_i_105__2_n_0\,
      I2 => \ram_reg_i_106__1_n_0\,
      I3 => \^ap_enable_reg_pp0_iter2_reg_0\,
      I4 => x_assign_s_reg_917(1),
      I5 => ram_reg_10(1),
      O => grp_ClefiaF0Xor_125_fu_390_dst_d1(1)
    );
\ram_reg_i_53__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0DD0F770F22F088"
    )
        port map (
      I0 => \^dst_address01__0\,
      I1 => \ram_reg_i_109__1_n_0\,
      I2 => \ram_reg_i_110__2_n_0\,
      I3 => \^ap_enable_reg_pp0_iter2_reg_0\,
      I4 => or_ln_fu_752_p3(1),
      I5 => ram_reg_10(0),
      O => grp_ClefiaF0Xor_125_fu_390_dst_d1(0)
    );
\ram_reg_i_55__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CAAA3AAA3AAACAAA"
    )
        port map (
      I0 => \ram_reg_i_113__2_n_0\,
      I1 => \ram_reg_i_114__2_n_0\,
      I2 => ap_CS_fsm_pp0_stage0,
      I3 => ap_enable_reg_pp0_iter2,
      I4 => \src_load_38_reg_861_reg[7]_1\(7),
      I5 => or_ln134_4_fu_746_p3(7),
      O => grp_ClefiaF0Xor_125_fu_390_dst_d0(7)
    );
\ram_reg_i_57__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CAAA3AAA3AAACAAA"
    )
        port map (
      I0 => \ram_reg_i_117__2_n_0\,
      I1 => \ram_reg_i_118__2_n_0\,
      I2 => ap_CS_fsm_pp0_stage0,
      I3 => ap_enable_reg_pp0_iter2,
      I4 => \src_load_38_reg_861_reg[7]_1\(6),
      I5 => or_ln134_4_fu_746_p3(6),
      O => grp_ClefiaF0Xor_125_fu_390_dst_d0(6)
    );
\ram_reg_i_59__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CAAA3AAA3AAACAAA"
    )
        port map (
      I0 => \ram_reg_i_121__1_n_0\,
      I1 => \ram_reg_i_122__2_n_0\,
      I2 => ap_CS_fsm_pp0_stage0,
      I3 => ap_enable_reg_pp0_iter2,
      I4 => \src_load_38_reg_861_reg[7]_1\(5),
      I5 => or_ln134_4_fu_746_p3(5),
      O => grp_ClefiaF0Xor_125_fu_390_dst_d0(5)
    );
\ram_reg_i_5__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0F0FEFEF0F0F0FF"
    )
        port map (
      I0 => \fin_address0118_out__0\,
      I1 => ram_reg_3,
      I2 => ram_reg_4,
      I3 => \ram_reg_i_32__6_n_0\,
      I4 => ram_reg_0,
      I5 => ram_reg_1,
      O => \ap_CS_fsm_reg[23]\(0)
    );
\ram_reg_i_61__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CAAA3AAA3AAACAAA"
    )
        port map (
      I0 => \ram_reg_i_125__2_n_0\,
      I1 => \ram_reg_i_126__2_n_0\,
      I2 => ap_CS_fsm_pp0_stage0,
      I3 => ap_enable_reg_pp0_iter2,
      I4 => \src_load_38_reg_861_reg[7]_1\(4),
      I5 => or_ln134_4_fu_746_p3(4),
      O => grp_ClefiaF0Xor_125_fu_390_dst_d0(4)
    );
\ram_reg_i_63__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CAAA3AAA3AAACAAA"
    )
        port map (
      I0 => \ram_reg_i_129__1_n_0\,
      I1 => \ram_reg_i_130__2_n_0\,
      I2 => ap_CS_fsm_pp0_stage0,
      I3 => ap_enable_reg_pp0_iter2,
      I4 => \src_load_38_reg_861_reg[7]_1\(3),
      I5 => or_ln134_4_fu_746_p3(3),
      O => grp_ClefiaF0Xor_125_fu_390_dst_d0(3)
    );
\ram_reg_i_65__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CAAA3AAA3AAACAAA"
    )
        port map (
      I0 => \ram_reg_i_133__2_n_0\,
      I1 => \ram_reg_i_134__2_n_0\,
      I2 => ap_CS_fsm_pp0_stage0,
      I3 => ap_enable_reg_pp0_iter2,
      I4 => \src_load_38_reg_861_reg[7]_1\(2),
      I5 => or_ln134_4_fu_746_p3(2),
      O => grp_ClefiaF0Xor_125_fu_390_dst_d0(2)
    );
\ram_reg_i_67__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CAAA3AAA3AAACAAA"
    )
        port map (
      I0 => \ram_reg_i_137__1_n_0\,
      I1 => \ram_reg_i_138__1_n_0\,
      I2 => ap_CS_fsm_pp0_stage0,
      I3 => ap_enable_reg_pp0_iter2,
      I4 => \src_load_38_reg_861_reg[7]_1\(1),
      I5 => or_ln134_4_fu_746_p3(1),
      O => grp_ClefiaF0Xor_125_fu_390_dst_d0(1)
    );
\ram_reg_i_69__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CAAA3AAA3AAACAAA"
    )
        port map (
      I0 => \ram_reg_i_141__2_n_0\,
      I1 => \ram_reg_i_142__1_n_0\,
      I2 => ap_CS_fsm_pp0_stage0,
      I3 => ap_enable_reg_pp0_iter2,
      I4 => \src_load_38_reg_861_reg[7]_1\(0),
      I5 => or_ln134_4_fu_746_p3(0),
      O => grp_ClefiaF0Xor_125_fu_390_dst_d0(0)
    );
\ram_reg_i_73__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFAFFEA00000000"
    )
        port map (
      I0 => \^ap_enable_reg_pp0_iter2_reg_0\,
      I1 => \^q\(1),
      I2 => ap_enable_reg_pp0_iter0_3,
      I3 => \^dst_address01__0\,
      I4 => \^q\(0),
      I5 => \fout_ce01__2\,
      O => \ap_CS_fsm_reg[2]_0\
    );
\ram_reg_i_79__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF005100510051"
    )
        port map (
      I0 => \fout_address012_out__3\,
      I1 => reg_3061,
      I2 => \^dst_address01__0\,
      I3 => \^ap_enable_reg_pp0_iter2_reg_0\,
      I4 => ap_enable_reg_pp0_iter0,
      I5 => \ram_reg_i_34__6\(1),
      O => \ap_CS_fsm_reg[19]\
    );
\ram_reg_i_7__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAABFFFFAAAB0000"
    )
        port map (
      I0 => ram_reg_7,
      I1 => \ram_reg_i_28__5_n_0\,
      I2 => ram_reg_0,
      I3 => ram_reg_1,
      I4 => q0_reg_5(1),
      I5 => ram_reg_2(1),
      O => \ap_CS_fsm_reg[3]_0\(1)
    );
\ram_reg_i_80__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => or_ln134_s_fu_678_p3(7),
      I1 => or_ln134_3_fu_684_p3(7),
      I2 => x_assign_24_reg_964(7),
      I3 => z_reg_876(7),
      O => \ram_reg_i_80__2_n_0\
    );
\ram_reg_i_81__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => or_ln134_4_fu_746_p3(7),
      I1 => or_ln_fu_752_p3(7),
      I2 => x_assign_24_reg_964(7),
      I3 => z_17_reg_933(7),
      O => \ram_reg_i_81__2_n_0\
    );
\ram_reg_i_82__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter2,
      I1 => ap_CS_fsm_pp0_stage0,
      O => \^ap_enable_reg_pp0_iter2_reg_0\
    );
\ram_reg_i_85__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => or_ln134_s_fu_678_p3(6),
      I1 => or_ln134_3_fu_684_p3(6),
      I2 => or_ln134_3_fu_684_p3(7),
      I3 => z_reg_876(6),
      O => \ram_reg_i_85__3_n_0\
    );
\ram_reg_i_86__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => or_ln134_4_fu_746_p3(6),
      I1 => or_ln_fu_752_p3(6),
      I2 => or_ln134_3_fu_684_p3(7),
      I3 => z_17_reg_933(6),
      O => \ram_reg_i_86__2_n_0\
    );
\ram_reg_i_89__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => or_ln134_s_fu_678_p3(5),
      I1 => or_ln134_3_fu_684_p3(5),
      I2 => or_ln134_3_fu_684_p3(6),
      I3 => z_reg_876(5),
      O => \ram_reg_i_89__2_n_0\
    );
\ram_reg_i_8__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAABFFFFAAAB0000"
    )
        port map (
      I0 => ram_reg,
      I1 => \ram_reg_i_32__6_n_0\,
      I2 => ram_reg_0,
      I3 => ram_reg_1,
      I4 => q0_reg_5(1),
      I5 => ram_reg_2(0),
      O => \ap_CS_fsm_reg[3]_0\(0)
    );
\ram_reg_i_90__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => or_ln134_4_fu_746_p3(5),
      I1 => or_ln_fu_752_p3(5),
      I2 => or_ln134_3_fu_684_p3(6),
      I3 => z_17_reg_933(5),
      O => \ram_reg_i_90__2_n_0\
    );
\ram_reg_i_93__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => or_ln134_s_fu_678_p3(4),
      I1 => or_ln134_3_fu_684_p3(4),
      I2 => or_ln134_3_fu_684_p3(5),
      I3 => z_reg_876(4),
      O => \ram_reg_i_93__2_n_0\
    );
\ram_reg_i_94__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => or_ln134_4_fu_746_p3(4),
      I1 => or_ln_fu_752_p3(4),
      I2 => or_ln134_3_fu_684_p3(5),
      I3 => z_17_reg_933(4),
      O => \ram_reg_i_94__3_n_0\
    );
\ram_reg_i_97__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => or_ln134_s_fu_678_p3(3),
      I1 => or_ln134_3_fu_684_p3(3),
      I2 => x_assign_24_reg_964(3),
      I3 => z_reg_876(3),
      O => \ram_reg_i_97__2_n_0\
    );
\ram_reg_i_98__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => or_ln134_4_fu_746_p3(3),
      I1 => or_ln_fu_752_p3(3),
      I2 => x_assign_24_reg_964(3),
      I3 => z_17_reg_933(3),
      O => \ram_reg_i_98__1_n_0\
    );
\reg_295[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEE000E0"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => ap_enable_reg_pp0_iter0_reg,
      I3 => ap_CS_fsm_pp0_stage0,
      I4 => grp_ClefiaF0Xor_125_fu_390_ap_start_reg,
      O => reg_295
    );
\reg_295_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_295,
      D => \reg_295_reg[7]_0\(0),
      Q => \reg_295_reg_n_0_[0]\,
      R => '0'
    );
\reg_295_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_295,
      D => \reg_295_reg[7]_0\(1),
      Q => \reg_295_reg_n_0_[1]\,
      R => '0'
    );
\reg_295_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_295,
      D => \reg_295_reg[7]_0\(2),
      Q => \reg_295_reg_n_0_[2]\,
      R => '0'
    );
\reg_295_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_295,
      D => \reg_295_reg[7]_0\(3),
      Q => \reg_295_reg_n_0_[3]\,
      R => '0'
    );
\reg_295_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_295,
      D => \reg_295_reg[7]_0\(4),
      Q => \reg_295_reg_n_0_[4]\,
      R => '0'
    );
\reg_295_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_295,
      D => \reg_295_reg[7]_0\(5),
      Q => \reg_295_reg_n_0_[5]\,
      R => '0'
    );
\reg_295_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_295,
      D => \reg_295_reg[7]_0\(6),
      Q => \reg_295_reg_n_0_[6]\,
      R => '0'
    );
\reg_295_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_295,
      D => \reg_295_reg[7]_0\(7),
      Q => \reg_295_reg_n_0_[7]\,
      R => '0'
    );
\reg_306[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \reg_295_reg_n_0_[0]\,
      I1 => DOADO(0),
      O => grp_fu_300_p2(0)
    );
\reg_306[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \reg_295_reg_n_0_[1]\,
      I1 => DOADO(1),
      O => grp_fu_300_p2(1)
    );
\reg_306[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \reg_295_reg_n_0_[2]\,
      I1 => DOADO(2),
      O => grp_fu_300_p2(2)
    );
\reg_306[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \reg_295_reg_n_0_[3]\,
      I1 => DOADO(3),
      O => grp_fu_300_p2(3)
    );
\reg_306[4]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \reg_295_reg_n_0_[4]\,
      I1 => DOADO(4),
      O => grp_fu_300_p2(4)
    );
\reg_306[5]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \reg_295_reg_n_0_[5]\,
      I1 => DOADO(5),
      O => grp_fu_300_p2(5)
    );
\reg_306[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \reg_295_reg_n_0_[6]\,
      I1 => DOADO(6),
      O => grp_fu_300_p2(6)
    );
\reg_306[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E0EEE000"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(1),
      I2 => grp_ClefiaF0Xor_125_fu_390_ap_start_reg,
      I3 => ap_CS_fsm_pp0_stage0,
      I4 => ap_enable_reg_pp0_iter0_reg,
      O => reg_3060
    );
\reg_306[7]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \reg_295_reg_n_0_[7]\,
      I1 => DOADO(7),
      O => grp_fu_300_p2(7)
    );
\reg_306_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_3060,
      D => grp_fu_300_p2(0),
      Q => reg_306(0),
      R => '0'
    );
\reg_306_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_3060,
      D => grp_fu_300_p2(1),
      Q => reg_306(1),
      R => '0'
    );
\reg_306_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_3060,
      D => grp_fu_300_p2(2),
      Q => reg_306(2),
      R => '0'
    );
\reg_306_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_3060,
      D => grp_fu_300_p2(3),
      Q => reg_306(3),
      R => '0'
    );
\reg_306_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_3060,
      D => grp_fu_300_p2(4),
      Q => reg_306(4),
      R => '0'
    );
\reg_306_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_3060,
      D => grp_fu_300_p2(5),
      Q => reg_306(5),
      R => '0'
    );
\reg_306_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_3060,
      D => grp_fu_300_p2(6),
      Q => reg_306(6),
      R => '0'
    );
\reg_306_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_3060,
      D => grp_fu_300_p2(7),
      Q => reg_306(7),
      R => '0'
    );
\rk_offset_read_reg_814_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage0,
      D => \rk_offset_read_reg_814_reg[6]_1\(0),
      Q => rk_offset_read_reg_814(3),
      R => '0'
    );
\rk_offset_read_reg_814_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage0,
      D => \rk_offset_read_reg_814_reg[6]_1\(1),
      Q => rk_offset_read_reg_814(4),
      R => '0'
    );
\rk_offset_read_reg_814_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage0,
      D => \rk_offset_read_reg_814_reg[6]_1\(2),
      Q => rk_offset_read_reg_814(5),
      R => '0'
    );
\rk_offset_read_reg_814_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage0,
      D => \rk_offset_read_reg_814_reg[6]_1\(3),
      Q => rk_offset_read_reg_814(6),
      R => '0'
    );
\src_load_38_reg_861[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E200"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter0_reg,
      I1 => ap_CS_fsm_pp0_stage0,
      I2 => grp_ClefiaF0Xor_125_fu_390_ap_start_reg,
      I3 => \^q\(1),
      O => reg_3061
    );
\src_load_38_reg_861_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_3061,
      D => \src_load_38_reg_861_reg[7]_1\(0),
      Q => \src_load_38_reg_861_reg[7]_0\(0),
      R => '0'
    );
\src_load_38_reg_861_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_3061,
      D => \src_load_38_reg_861_reg[7]_1\(1),
      Q => \src_load_38_reg_861_reg[7]_0\(1),
      R => '0'
    );
\src_load_38_reg_861_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_3061,
      D => \src_load_38_reg_861_reg[7]_1\(2),
      Q => \src_load_38_reg_861_reg[7]_0\(2),
      R => '0'
    );
\src_load_38_reg_861_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_3061,
      D => \src_load_38_reg_861_reg[7]_1\(3),
      Q => \src_load_38_reg_861_reg[7]_0\(3),
      R => '0'
    );
\src_load_38_reg_861_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_3061,
      D => \src_load_38_reg_861_reg[7]_1\(4),
      Q => \src_load_38_reg_861_reg[7]_0\(4),
      R => '0'
    );
\src_load_38_reg_861_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_3061,
      D => \src_load_38_reg_861_reg[7]_1\(5),
      Q => \src_load_38_reg_861_reg[7]_0\(5),
      R => '0'
    );
\src_load_38_reg_861_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_3061,
      D => \src_load_38_reg_861_reg[7]_1\(6),
      Q => \src_load_38_reg_861_reg[7]_0\(6),
      R => '0'
    );
\src_load_38_reg_861_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_3061,
      D => \src_load_38_reg_861_reg[7]_1\(7),
      Q => \src_load_38_reg_861_reg[7]_0\(7),
      R => '0'
    );
\tmp_119_reg_954_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => q0_reg(6),
      Q => or_ln134_s_fu_678_p3(0),
      R => '0'
    );
\tmp_127_reg_897_pp0_iter1_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(2),
      D => x_assign_25_reg_886(7),
      Q => or_ln134_4_fu_746_p3(0),
      R => '0'
    );
\trunc_ln134_53_reg_949[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => q0_reg(6),
      I1 => q0_reg(0),
      O => \trunc_ln134_53_reg_949[1]_i_1_n_0\
    );
\trunc_ln134_53_reg_949[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => q0_reg(6),
      I1 => q0_reg(1),
      I2 => q0_reg(7),
      O => \trunc_ln134_53_reg_949[2]_i_1_n_0\
    );
\trunc_ln134_53_reg_949[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => q0_reg(6),
      I1 => q0_reg(2),
      I2 => q0_reg(7),
      O => \trunc_ln134_53_reg_949[3]_i_1_n_0\
    );
\trunc_ln134_53_reg_949_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => q0_reg(7),
      Q => or_ln134_s_fu_678_p3(1),
      R => '0'
    );
\trunc_ln134_53_reg_949_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => \trunc_ln134_53_reg_949[1]_i_1_n_0\,
      Q => or_ln134_s_fu_678_p3(2),
      R => '0'
    );
\trunc_ln134_53_reg_949_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => \trunc_ln134_53_reg_949[2]_i_1_n_0\,
      Q => or_ln134_s_fu_678_p3(3),
      R => '0'
    );
\trunc_ln134_53_reg_949_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => \trunc_ln134_53_reg_949[3]_i_1_n_0\,
      Q => or_ln134_s_fu_678_p3(4),
      R => '0'
    );
\trunc_ln134_53_reg_949_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => x_assign_23_fu_560_p3(4),
      Q => or_ln134_s_fu_678_p3(5),
      R => '0'
    );
\trunc_ln134_53_reg_949_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => q0_reg(4),
      Q => or_ln134_s_fu_678_p3(6),
      R => '0'
    );
\trunc_ln134_53_reg_949_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => q0_reg(5),
      Q => or_ln134_s_fu_678_p3(7),
      R => '0'
    );
\trunc_ln134_55_reg_970[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => q0_reg_0(6),
      I1 => q0_reg_0(0),
      O => \trunc_ln134_55_reg_970[1]_i_1_n_0\
    );
\trunc_ln134_55_reg_970[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => q0_reg_0(6),
      I1 => q0_reg_0(1),
      I2 => q0_reg_0(7),
      O => \trunc_ln134_55_reg_970[2]_i_1_n_0\
    );
\trunc_ln134_55_reg_970[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => q0_reg_0(6),
      I1 => q0_reg_0(2),
      I2 => q0_reg_0(7),
      O => \trunc_ln134_55_reg_970[3]_i_1_n_0\
    );
\trunc_ln134_55_reg_970_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => q0_reg_0(7),
      Q => or_ln134_3_fu_684_p3(1),
      R => '0'
    );
\trunc_ln134_55_reg_970_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => \trunc_ln134_55_reg_970[1]_i_1_n_0\,
      Q => or_ln134_3_fu_684_p3(2),
      R => '0'
    );
\trunc_ln134_55_reg_970_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => \trunc_ln134_55_reg_970[2]_i_1_n_0\,
      Q => or_ln134_3_fu_684_p3(3),
      R => '0'
    );
\trunc_ln134_55_reg_970_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => \trunc_ln134_55_reg_970[3]_i_1_n_0\,
      Q => or_ln134_3_fu_684_p3(4),
      R => '0'
    );
\trunc_ln134_55_reg_970_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => x_assign_24_fu_636_p3(4),
      Q => or_ln134_3_fu_684_p3(5),
      R => '0'
    );
\trunc_ln134_55_reg_970_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => q0_reg_0(4),
      Q => or_ln134_3_fu_684_p3(6),
      R => '0'
    );
\trunc_ln134_55_reg_970_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => q0_reg_0(5),
      Q => or_ln134_3_fu_684_p3(7),
      R => '0'
    );
\trunc_ln134_57_reg_892_pp0_iter1_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(2),
      D => x_assign_25_reg_886(0),
      Q => or_ln134_4_fu_746_p3(1),
      R => '0'
    );
\trunc_ln134_57_reg_892_pp0_iter1_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(2),
      D => trunc_ln134_57_reg_892(1),
      Q => or_ln134_4_fu_746_p3(2),
      R => '0'
    );
\trunc_ln134_57_reg_892_pp0_iter1_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(2),
      D => trunc_ln134_57_reg_892(2),
      Q => or_ln134_4_fu_746_p3(3),
      R => '0'
    );
\trunc_ln134_57_reg_892_pp0_iter1_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(2),
      D => trunc_ln134_57_reg_892(3),
      Q => or_ln134_4_fu_746_p3(4),
      R => '0'
    );
\trunc_ln134_57_reg_892_pp0_iter1_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(2),
      D => x_assign_25_reg_886(4),
      Q => or_ln134_4_fu_746_p3(5),
      R => '0'
    );
\trunc_ln134_57_reg_892_pp0_iter1_reg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(2),
      D => x_assign_25_reg_886(5),
      Q => or_ln134_4_fu_746_p3(6),
      R => '0'
    );
\trunc_ln134_57_reg_892_pp0_iter1_reg_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(2),
      D => x_assign_25_reg_886(6),
      Q => or_ln134_4_fu_746_p3(7),
      R => '0'
    );
\trunc_ln134_57_reg_892_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(2),
      D => \trunc_ln134_53_reg_949[1]_i_1_n_0\,
      Q => trunc_ln134_57_reg_892(1),
      R => '0'
    );
\trunc_ln134_57_reg_892_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(2),
      D => \trunc_ln134_53_reg_949[2]_i_1_n_0\,
      Q => trunc_ln134_57_reg_892(2),
      R => '0'
    );
\trunc_ln134_57_reg_892_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(2),
      D => \trunc_ln134_53_reg_949[3]_i_1_n_0\,
      Q => trunc_ln134_57_reg_892(3),
      R => '0'
    );
\trunc_ln134_58_reg_923[4]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => q0_reg_0(7),
      I1 => q0_reg_0(3),
      O => x_assign_24_fu_636_p3(4)
    );
\trunc_ln134_58_reg_923_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage0,
      D => q0_reg_0(7),
      Q => or_ln_fu_752_p3(1),
      R => '0'
    );
\trunc_ln134_58_reg_923_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage0,
      D => \trunc_ln134_55_reg_970[1]_i_1_n_0\,
      Q => or_ln_fu_752_p3(2),
      R => '0'
    );
\trunc_ln134_58_reg_923_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage0,
      D => \trunc_ln134_55_reg_970[2]_i_1_n_0\,
      Q => or_ln_fu_752_p3(3),
      R => '0'
    );
\trunc_ln134_58_reg_923_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage0,
      D => \trunc_ln134_55_reg_970[3]_i_1_n_0\,
      Q => or_ln_fu_752_p3(4),
      R => '0'
    );
\trunc_ln134_58_reg_923_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage0,
      D => x_assign_24_fu_636_p3(4),
      Q => or_ln_fu_752_p3(5),
      R => '0'
    );
\trunc_ln134_58_reg_923_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage0,
      D => q0_reg_0(4),
      Q => or_ln_fu_752_p3(6),
      R => '0'
    );
\trunc_ln134_58_reg_923_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage0,
      D => q0_reg_0(5),
      Q => or_ln_fu_752_p3(7),
      R => '0'
    );
\x_assign_23_reg_943_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => q0_reg(0),
      Q => x_assign_23_reg_943(1),
      R => '0'
    );
\x_assign_23_reg_943_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => x_assign_23_fu_560_p3(2),
      Q => x_assign_23_reg_943(2),
      R => '0'
    );
\x_assign_23_reg_943_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => x_assign_23_fu_560_p3(3),
      Q => x_assign_23_reg_943(3),
      R => '0'
    );
\x_assign_24_reg_964_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => q0_reg_0(0),
      Q => x_assign_24_reg_964(1),
      R => '0'
    );
\x_assign_24_reg_964_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => x_assign_24_fu_636_p3(2),
      Q => x_assign_24_reg_964(2),
      R => '0'
    );
\x_assign_24_reg_964_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => x_assign_24_fu_636_p3(3),
      Q => x_assign_24_reg_964(3),
      R => '0'
    );
\x_assign_24_reg_964_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => q0_reg_0(6),
      Q => x_assign_24_reg_964(7),
      R => '0'
    );
\x_assign_25_reg_886[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => q0_reg(7),
      I1 => q0_reg(1),
      O => x_assign_23_fu_560_p3(2)
    );
\x_assign_25_reg_886[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => q0_reg(7),
      I1 => q0_reg(2),
      O => x_assign_23_fu_560_p3(3)
    );
\x_assign_25_reg_886[4]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => q0_reg(7),
      I1 => q0_reg(3),
      O => x_assign_23_fu_560_p3(4)
    );
\x_assign_25_reg_886_pp0_iter1_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(2),
      D => x_assign_25_reg_886(1),
      Q => x_assign_25_reg_886_pp0_iter1_reg(1),
      R => '0'
    );
\x_assign_25_reg_886_pp0_iter1_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(2),
      D => x_assign_25_reg_886(2),
      Q => x_assign_25_reg_886_pp0_iter1_reg(2),
      R => '0'
    );
\x_assign_25_reg_886_pp0_iter1_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(2),
      D => x_assign_25_reg_886(3),
      Q => x_assign_25_reg_886_pp0_iter1_reg(3),
      R => '0'
    );
\x_assign_25_reg_886_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(2),
      D => q0_reg(7),
      Q => x_assign_25_reg_886(0),
      R => '0'
    );
\x_assign_25_reg_886_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(2),
      D => q0_reg(0),
      Q => x_assign_25_reg_886(1),
      R => '0'
    );
\x_assign_25_reg_886_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(2),
      D => x_assign_23_fu_560_p3(2),
      Q => x_assign_25_reg_886(2),
      R => '0'
    );
\x_assign_25_reg_886_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(2),
      D => x_assign_23_fu_560_p3(3),
      Q => x_assign_25_reg_886(3),
      R => '0'
    );
\x_assign_25_reg_886_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(2),
      D => x_assign_23_fu_560_p3(4),
      Q => x_assign_25_reg_886(4),
      R => '0'
    );
\x_assign_25_reg_886_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(2),
      D => q0_reg(4),
      Q => x_assign_25_reg_886(5),
      R => '0'
    );
\x_assign_25_reg_886_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(2),
      D => q0_reg(5),
      Q => x_assign_25_reg_886(6),
      R => '0'
    );
\x_assign_25_reg_886_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(2),
      D => q0_reg(6),
      Q => x_assign_25_reg_886(7),
      R => '0'
    );
\x_assign_s_reg_917[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => q0_reg_0(7),
      I1 => q0_reg_0(1),
      O => x_assign_24_fu_636_p3(2)
    );
\x_assign_s_reg_917[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => q0_reg_0(7),
      I1 => q0_reg_0(2),
      O => x_assign_24_fu_636_p3(3)
    );
\x_assign_s_reg_917_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage0,
      D => q0_reg_0(0),
      Q => x_assign_s_reg_917(1),
      R => '0'
    );
\x_assign_s_reg_917_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage0,
      D => x_assign_24_fu_636_p3(2),
      Q => x_assign_s_reg_917(2),
      R => '0'
    );
\x_assign_s_reg_917_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage0,
      D => x_assign_24_fu_636_p3(3),
      Q => x_assign_s_reg_917(3),
      R => '0'
    );
\x_assign_s_reg_917_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage0,
      D => q0_reg_0(6),
      Q => x_assign_s_reg_917(7),
      R => '0'
    );
\xor_ln124_34_reg_902_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage0,
      D => \xor_ln124_34_reg_902_reg[7]_0\(0),
      Q => xor_ln124_34_reg_902(0),
      R => '0'
    );
\xor_ln124_34_reg_902_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage0,
      D => \xor_ln124_34_reg_902_reg[7]_0\(1),
      Q => xor_ln124_34_reg_902(1),
      R => '0'
    );
\xor_ln124_34_reg_902_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage0,
      D => \xor_ln124_34_reg_902_reg[7]_0\(2),
      Q => xor_ln124_34_reg_902(2),
      R => '0'
    );
\xor_ln124_34_reg_902_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage0,
      D => \xor_ln124_34_reg_902_reg[7]_0\(3),
      Q => xor_ln124_34_reg_902(3),
      R => '0'
    );
\xor_ln124_34_reg_902_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage0,
      D => \xor_ln124_34_reg_902_reg[7]_0\(4),
      Q => xor_ln124_34_reg_902(4),
      R => '0'
    );
\xor_ln124_34_reg_902_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage0,
      D => \xor_ln124_34_reg_902_reg[7]_0\(5),
      Q => xor_ln124_34_reg_902(5),
      R => '0'
    );
\xor_ln124_34_reg_902_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage0,
      D => \xor_ln124_34_reg_902_reg[7]_0\(6),
      Q => xor_ln124_34_reg_902(6),
      R => '0'
    );
\xor_ln124_34_reg_902_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage0,
      D => \xor_ln124_34_reg_902_reg[7]_0\(7),
      Q => xor_ln124_34_reg_902(7),
      R => '0'
    );
\xor_ln124_reg_836_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => \xor_ln124_reg_836_reg[7]_0\(0),
      Q => xor_ln124_reg_836(0),
      R => '0'
    );
\xor_ln124_reg_836_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => \xor_ln124_reg_836_reg[7]_0\(1),
      Q => xor_ln124_reg_836(1),
      R => '0'
    );
\xor_ln124_reg_836_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => \xor_ln124_reg_836_reg[7]_0\(2),
      Q => xor_ln124_reg_836(2),
      R => '0'
    );
\xor_ln124_reg_836_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => \xor_ln124_reg_836_reg[7]_0\(3),
      Q => xor_ln124_reg_836(3),
      R => '0'
    );
\xor_ln124_reg_836_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => \xor_ln124_reg_836_reg[7]_0\(4),
      Q => xor_ln124_reg_836(4),
      R => '0'
    );
\xor_ln124_reg_836_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => \xor_ln124_reg_836_reg[7]_0\(5),
      Q => xor_ln124_reg_836(5),
      R => '0'
    );
\xor_ln124_reg_836_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => \xor_ln124_reg_836_reg[7]_0\(6),
      Q => xor_ln124_reg_836(6),
      R => '0'
    );
\xor_ln124_reg_836_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => \xor_ln124_reg_836_reg[7]_0\(7),
      Q => xor_ln124_reg_836(7),
      R => '0'
    );
\z_16_reg_907[7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter1_0,
      I1 => ap_CS_fsm_pp0_stage0,
      O => clefia_s0_address01
    );
\z_16_reg_907_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => clefia_s0_address01,
      D => q0_reg_0(0),
      Q => z_16_reg_907(0),
      R => '0'
    );
\z_16_reg_907_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => clefia_s0_address01,
      D => q0_reg_0(1),
      Q => z_16_reg_907(1),
      R => '0'
    );
\z_16_reg_907_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => clefia_s0_address01,
      D => q0_reg_0(2),
      Q => z_16_reg_907(2),
      R => '0'
    );
\z_16_reg_907_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => clefia_s0_address01,
      D => q0_reg_0(3),
      Q => z_16_reg_907(3),
      R => '0'
    );
\z_16_reg_907_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => clefia_s0_address01,
      D => q0_reg_0(4),
      Q => z_16_reg_907(4),
      R => '0'
    );
\z_16_reg_907_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => clefia_s0_address01,
      D => q0_reg_0(5),
      Q => z_16_reg_907(5),
      R => '0'
    );
\z_16_reg_907_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => clefia_s0_address01,
      D => q0_reg_0(6),
      Q => z_16_reg_907(6),
      R => '0'
    );
\z_16_reg_907_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => clefia_s0_address01,
      D => q0_reg_0(7),
      Q => z_16_reg_907(7),
      R => '0'
    );
\z_17_reg_933[7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^q\(0),
      I1 => ap_enable_reg_pp0_iter1_0,
      O => clefia_s1_address01
    );
\z_17_reg_933_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => clefia_s1_address01,
      D => q0_reg(0),
      Q => z_17_reg_933(0),
      R => '0'
    );
\z_17_reg_933_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => clefia_s1_address01,
      D => q0_reg(1),
      Q => z_17_reg_933(1),
      R => '0'
    );
\z_17_reg_933_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => clefia_s1_address01,
      D => q0_reg(2),
      Q => z_17_reg_933(2),
      R => '0'
    );
\z_17_reg_933_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => clefia_s1_address01,
      D => q0_reg(3),
      Q => z_17_reg_933(3),
      R => '0'
    );
\z_17_reg_933_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => clefia_s1_address01,
      D => q0_reg(4),
      Q => z_17_reg_933(4),
      R => '0'
    );
\z_17_reg_933_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => clefia_s1_address01,
      D => q0_reg(5),
      Q => z_17_reg_933(5),
      R => '0'
    );
\z_17_reg_933_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => clefia_s1_address01,
      D => q0_reg(6),
      Q => z_17_reg_933(6),
      R => '0'
    );
\z_17_reg_933_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => clefia_s1_address01,
      D => q0_reg(7),
      Q => z_17_reg_933(7),
      R => '0'
    );
\z_18_reg_959[7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter1_0,
      I1 => \^q\(1),
      O => z_18_reg_9590
    );
\z_18_reg_959_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => z_18_reg_9590,
      D => q0_reg_0(0),
      Q => z_18_reg_959(0),
      R => '0'
    );
\z_18_reg_959_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => z_18_reg_9590,
      D => q0_reg_0(1),
      Q => z_18_reg_959(1),
      R => '0'
    );
\z_18_reg_959_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => z_18_reg_9590,
      D => q0_reg_0(2),
      Q => z_18_reg_959(2),
      R => '0'
    );
\z_18_reg_959_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => z_18_reg_9590,
      D => q0_reg_0(3),
      Q => z_18_reg_959(3),
      R => '0'
    );
\z_18_reg_959_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => z_18_reg_9590,
      D => q0_reg_0(4),
      Q => z_18_reg_959(4),
      R => '0'
    );
\z_18_reg_959_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => z_18_reg_9590,
      D => q0_reg_0(5),
      Q => z_18_reg_959(5),
      R => '0'
    );
\z_18_reg_959_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => z_18_reg_9590,
      D => q0_reg_0(6),
      Q => z_18_reg_959(6),
      R => '0'
    );
\z_18_reg_959_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => z_18_reg_9590,
      D => q0_reg_0(7),
      Q => z_18_reg_959(7),
      R => '0'
    );
\z_reg_876[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
        port map (
      I0 => \^q\(2),
      I1 => ap_enable_reg_pp0_iter0_reg,
      I2 => ap_CS_fsm_pp0_stage0,
      I3 => grp_ClefiaF0Xor_125_fu_390_ap_start_reg,
      O => grp_ClefiaF0Xor_125_fu_390_ap_ready
    );
\z_reg_876_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_ClefiaF0Xor_125_fu_390_ap_ready,
      D => q0_reg(0),
      Q => z_reg_876(0),
      R => '0'
    );
\z_reg_876_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_ClefiaF0Xor_125_fu_390_ap_ready,
      D => q0_reg(1),
      Q => z_reg_876(1),
      R => '0'
    );
\z_reg_876_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_ClefiaF0Xor_125_fu_390_ap_ready,
      D => q0_reg(2),
      Q => z_reg_876(2),
      R => '0'
    );
\z_reg_876_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_ClefiaF0Xor_125_fu_390_ap_ready,
      D => q0_reg(3),
      Q => z_reg_876(3),
      R => '0'
    );
\z_reg_876_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_ClefiaF0Xor_125_fu_390_ap_ready,
      D => q0_reg(4),
      Q => z_reg_876(4),
      R => '0'
    );
\z_reg_876_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_ClefiaF0Xor_125_fu_390_ap_ready,
      D => q0_reg(5),
      Q => z_reg_876(5),
      R => '0'
    );
\z_reg_876_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_ClefiaF0Xor_125_fu_390_ap_ready,
      D => q0_reg(6),
      Q => z_reg_876(6),
      R => '0'
    );
\z_reg_876_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_ClefiaF0Xor_125_fu_390_ap_ready,
      D => q0_reg(7),
      Q => z_reg_876(7),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_ClefiaF0Xor_2 is
  port (
    DOBDO : out STD_LOGIC_VECTOR ( 7 downto 0 );
    q0_reg_1 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    \ap_CS_fsm_reg[18]\ : out STD_LOGIC;
    ap_enable_reg_pp0_iter2_reg_0 : out STD_LOGIC;
    \ap_CS_fsm_reg[2]_0\ : out STD_LOGIC;
    fout_ce0 : out STD_LOGIC;
    fout_ce1 : out STD_LOGIC;
    ap_enable_reg_pp0_iter2_reg_1 : out STD_LOGIC;
    \ap_port_reg_dst_offset_reg[4]_0\ : out STD_LOGIC;
    \dst_offset_read_reg_1002_reg[4]_0\ : out STD_LOGIC;
    \ap_CS_fsm_reg[5]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    con256_ce0 : out STD_LOGIC;
    grp_ClefiaF0Xor_2_fu_722_ap_start_reg_reg : out STD_LOGIC;
    \ap_CS_fsm_reg[3]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \ap_CS_fsm_reg[43]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \ap_CS_fsm_reg[19]\ : out STD_LOGIC;
    \ap_CS_fsm_reg[25]\ : out STD_LOGIC;
    ADDRARDADDR : out STD_LOGIC_VECTOR ( 5 downto 0 );
    \ap_CS_fsm_reg[3]_1\ : out STD_LOGIC;
    \ap_CS_fsm_reg[3]_2\ : out STD_LOGIC;
    \ap_CS_fsm_reg[3]_3\ : out STD_LOGIC;
    \ap_CS_fsm_reg[3]_4\ : out STD_LOGIC;
    \ap_CS_fsm_reg[3]_5\ : out STD_LOGIC;
    \ap_CS_fsm_reg[3]_6\ : out STD_LOGIC;
    \ap_CS_fsm_reg[3]_7\ : out STD_LOGIC;
    \ap_CS_fsm_reg[3]_8\ : out STD_LOGIC;
    \ap_CS_fsm_reg[3]_9\ : out STD_LOGIC;
    \ap_CS_fsm_reg[3]_10\ : out STD_LOGIC;
    \ap_CS_fsm_reg[3]_11\ : out STD_LOGIC;
    \ap_CS_fsm_reg[3]_12\ : out STD_LOGIC;
    \ap_CS_fsm_reg[3]_13\ : out STD_LOGIC;
    \ap_CS_fsm_reg[3]_14\ : out STD_LOGIC;
    \ap_CS_fsm_reg[3]_15\ : out STD_LOGIC;
    \ap_CS_fsm_reg[3]_16\ : out STD_LOGIC;
    \ap_CS_fsm_reg[37]\ : out STD_LOGIC;
    \ap_CS_fsm_reg[37]_0\ : out STD_LOGIC;
    \trunc_ln134_20_reg_1232_reg[5]\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    q0_reg_2 : out STD_LOGIC_VECTOR ( 4 downto 0 );
    q0_reg_3 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \ap_CS_fsm_reg[3]_17\ : out STD_LOGIC;
    \reg_297_reg[7]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \src_load_31_reg_1043_reg[7]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    clefia_s0_ce0 : in STD_LOGIC;
    ADDRBWRADDR : in STD_LOGIC_VECTOR ( 7 downto 0 );
    clefia_s1_ce0 : in STD_LOGIC;
    q0_reg_4 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ram_reg : in STD_LOGIC_VECTOR ( 9 downto 0 );
    ap_enable_reg_pp0_iter0_reg : in STD_LOGIC;
    grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_210_1_fu_92_ap_start_reg : in STD_LOGIC;
    grp_ClefiaF0Xor_2_fu_722_ap_start_reg : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_116_13_fu_112_ap_start_reg : in STD_LOGIC;
    ram_reg_0 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ram_reg_1 : in STD_LOGIC;
    ram_reg_2 : in STD_LOGIC;
    ram_reg_3 : in STD_LOGIC;
    ram_reg_4 : in STD_LOGIC;
    ram_reg_5 : in STD_LOGIC;
    ram_reg_6 : in STD_LOGIC;
    ram_reg_7 : in STD_LOGIC;
    ram_reg_8 : in STD_LOGIC_VECTOR ( 0 to 0 );
    ram_reg_9 : in STD_LOGIC;
    ram_reg_10 : in STD_LOGIC;
    ram_reg_11 : in STD_LOGIC;
    ram_reg_12 : in STD_LOGIC;
    ram_reg_13 : in STD_LOGIC;
    ram_reg_14 : in STD_LOGIC;
    con256_address01 : in STD_LOGIC;
    q0_reg_5 : in STD_LOGIC;
    q0_reg_6 : in STD_LOGIC;
    q0_reg_7 : in STD_LOGIC;
    ram_reg_15 : in STD_LOGIC;
    ram_reg_16 : in STD_LOGIC;
    ram_reg_17 : in STD_LOGIC;
    ram_reg_18 : in STD_LOGIC_VECTOR ( 0 to 0 );
    ram_reg_19 : in STD_LOGIC;
    ram_reg_20 : in STD_LOGIC;
    ram_reg_21 : in STD_LOGIC;
    ram_reg_22 : in STD_LOGIC;
    ram_reg_23 : in STD_LOGIC;
    ram_reg_24 : in STD_LOGIC;
    ram_reg_25 : in STD_LOGIC;
    ram_reg_26 : in STD_LOGIC;
    ram_reg_27 : in STD_LOGIC;
    ram_reg_i_43_0 : in STD_LOGIC;
    ram_reg_28 : in STD_LOGIC;
    q0_reg_8 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ram_reg_29 : in STD_LOGIC;
    ram_reg_30 : in STD_LOGIC;
    ram_reg_31 : in STD_LOGIC;
    ram_reg_32 : in STD_LOGIC;
    \src_load_31_reg_1043_reg[7]_1\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    DOADO : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ram_reg_33 : in STD_LOGIC;
    q0_reg_9 : in STD_LOGIC;
    q0_reg_10 : in STD_LOGIC;
    q0_reg_11 : in STD_LOGIC;
    q0_reg_12 : in STD_LOGIC;
    q0_reg_13 : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \xor_ln180_reg_1267_reg[4]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \xor_ln180_reg_1267_reg[3]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \xor_ln124_reg_1018_reg[7]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \reg_308_reg[7]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \xor_ln124_51_reg_1084_reg[7]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \reg_297_reg[7]_1\ : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_ClefiaF0Xor_2;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_ClefiaF0Xor_2 is
  signal \^q\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal ap_CS_fsm_pp0_stage1 : STD_LOGIC;
  signal ap_CS_fsm_pp0_stage3 : STD_LOGIC;
  signal \^ap_cs_fsm_reg[2]_0\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_0_[0]\ : STD_LOGIC;
  signal ap_NS_fsm : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal ap_enable_reg_pp0_iter0 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter0_reg_0 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter1 : STD_LOGIC;
  signal \ap_enable_reg_pp0_iter1_i_1__0_n_0\ : STD_LOGIC;
  signal ap_enable_reg_pp0_iter2 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter2_i_1_n_0 : STD_LOGIC;
  signal \^ap_enable_reg_pp0_iter2_reg_0\ : STD_LOGIC;
  signal \^ap_enable_reg_pp0_iter2_reg_1\ : STD_LOGIC;
  signal ap_port_reg_dst_offset : STD_LOGIC_VECTOR ( 4 to 4 );
  signal \ap_port_reg_dst_offset[4]_i_1_n_0\ : STD_LOGIC;
  signal ce0111_out : STD_LOGIC;
  signal ce012_out : STD_LOGIC;
  signal clefia_s1_address01 : STD_LOGIC;
  signal dst_offset_read_reg_1002 : STD_LOGIC_VECTOR ( 4 to 4 );
  signal dst_offset_read_reg_1002_pp0_iter1_reg : STD_LOGIC_VECTOR ( 4 to 4 );
  signal \^fout_ce1\ : STD_LOGIC;
  signal \^grp_clefiaf0xor_2_fu_722_ap_start_reg_reg\ : STD_LOGIC;
  signal or_ln134_1_fu_782_p3 : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal or_ln134_2_fu_884_p3 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal or_ln134_s_fu_776_p3 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal or_ln_fu_890_p3 : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal q0_reg : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal q0_reg_0 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal q0_reg_i_16_n_0 : STD_LOGIC;
  signal \q0_reg_i_18__1_n_0\ : STD_LOGIC;
  signal q0_reg_i_20_n_0 : STD_LOGIC;
  signal q0_reg_i_22_n_0 : STD_LOGIC;
  signal q0_reg_i_24_n_0 : STD_LOGIC;
  signal q0_reg_i_26_n_0 : STD_LOGIC;
  signal ram_reg_i_106_n_0 : STD_LOGIC;
  signal ram_reg_i_107_n_0 : STD_LOGIC;
  signal ram_reg_i_110_n_0 : STD_LOGIC;
  signal ram_reg_i_111_n_0 : STD_LOGIC;
  signal ram_reg_i_114_n_0 : STD_LOGIC;
  signal ram_reg_i_115_n_0 : STD_LOGIC;
  signal ram_reg_i_118_n_0 : STD_LOGIC;
  signal ram_reg_i_119_n_0 : STD_LOGIC;
  signal ram_reg_i_122_n_0 : STD_LOGIC;
  signal ram_reg_i_123_n_0 : STD_LOGIC;
  signal ram_reg_i_126_n_0 : STD_LOGIC;
  signal ram_reg_i_127_n_0 : STD_LOGIC;
  signal ram_reg_i_130_n_0 : STD_LOGIC;
  signal ram_reg_i_131_n_0 : STD_LOGIC;
  signal ram_reg_i_134_n_0 : STD_LOGIC;
  signal ram_reg_i_135_n_0 : STD_LOGIC;
  signal ram_reg_i_138_n_0 : STD_LOGIC;
  signal ram_reg_i_139_n_0 : STD_LOGIC;
  signal ram_reg_i_142_n_0 : STD_LOGIC;
  signal ram_reg_i_143_n_0 : STD_LOGIC;
  signal ram_reg_i_146_n_0 : STD_LOGIC;
  signal ram_reg_i_147_n_0 : STD_LOGIC;
  signal ram_reg_i_150_n_0 : STD_LOGIC;
  signal ram_reg_i_151_n_0 : STD_LOGIC;
  signal ram_reg_i_154_n_0 : STD_LOGIC;
  signal ram_reg_i_155_n_0 : STD_LOGIC;
  signal ram_reg_i_158_n_0 : STD_LOGIC;
  signal ram_reg_i_159_n_0 : STD_LOGIC;
  signal ram_reg_i_162_n_0 : STD_LOGIC;
  signal \ram_reg_i_163__0_n_0\ : STD_LOGIC;
  signal ram_reg_i_166_n_0 : STD_LOGIC;
  signal ram_reg_i_167_n_0 : STD_LOGIC;
  signal ram_reg_i_39_n_0 : STD_LOGIC;
  signal ram_reg_i_43_n_0 : STD_LOGIC;
  signal ram_reg_i_52_n_0 : STD_LOGIC;
  signal \ram_reg_i_53__9_n_0\ : STD_LOGIC;
  signal ram_reg_i_60_n_0 : STD_LOGIC;
  signal ram_reg_i_66_n_0 : STD_LOGIC;
  signal ram_reg_i_86_n_0 : STD_LOGIC;
  signal ram_reg_i_92_n_0 : STD_LOGIC;
  signal ram_reg_i_95_n_0 : STD_LOGIC;
  signal reg_297 : STD_LOGIC;
  signal reg_308 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal reg_3080 : STD_LOGIC;
  signal reg_3081 : STD_LOGIC;
  signal rk_offset_cast_reg_1012 : STD_LOGIC_VECTOR ( 7 downto 3 );
  signal rk_offset_read_reg_972 : STD_LOGIC_VECTOR ( 7 downto 4 );
  signal src_offset_read_reg_977 : STD_LOGIC_VECTOR ( 4 to 4 );
  signal src_offset_read_reg_977_pp0_iter1_reg : STD_LOGIC_VECTOR ( 4 to 4 );
  signal \trunc_ln134_46_reg_1131[1]_i_1_n_0\ : STD_LOGIC;
  signal \trunc_ln134_46_reg_1131[2]_i_1_n_0\ : STD_LOGIC;
  signal \trunc_ln134_46_reg_1131[3]_i_1_n_0\ : STD_LOGIC;
  signal \trunc_ln134_48_reg_1152[1]_i_1_n_0\ : STD_LOGIC;
  signal \trunc_ln134_48_reg_1152[2]_i_1_n_0\ : STD_LOGIC;
  signal \trunc_ln134_48_reg_1152[3]_i_1_n_0\ : STD_LOGIC;
  signal trunc_ln134_50_reg_1074 : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal x_assign_20_fu_638_p3 : STD_LOGIC_VECTOR ( 4 downto 2 );
  signal x_assign_20_reg_1125 : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal x_assign_21_fu_714_p3 : STD_LOGIC_VECTOR ( 4 downto 2 );
  signal x_assign_21_reg_1146 : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal x_assign_22_reg_1068 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal x_assign_22_reg_1068_pp0_iter1_reg : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal x_assign_s_reg_1099 : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal xor_ln124_51_reg_1084 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal xor_ln124_reg_1018 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal z_13_reg_1089 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal z_14_reg_1115 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal z_15_reg_1141 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal z_15_reg_11410 : STD_LOGIC;
  signal z_reg_1058 : STD_LOGIC_VECTOR ( 7 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \ap_CS_fsm[0]_i_1__1\ : label is "soft_lutpair622";
  attribute SOFT_HLUTNM of \ap_CS_fsm[1]_i_1__2\ : label is "soft_lutpair621";
  attribute FSM_ENCODING : string;
  attribute FSM_ENCODING of \ap_CS_fsm_reg[0]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[1]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[2]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[3]\ : label is "none";
  attribute SOFT_HLUTNM of ap_enable_reg_pp0_iter0_reg_i_1 : label is "soft_lutpair619";
  attribute SOFT_HLUTNM of \ap_enable_reg_pp0_iter1_i_1__0\ : label is "soft_lutpair619";
  attribute SOFT_HLUTNM of ap_enable_reg_pp0_iter2_i_1 : label is "soft_lutpair620";
  attribute SOFT_HLUTNM of \ap_port_reg_dst_offset[4]_i_1\ : label is "soft_lutpair623";
  attribute SOFT_HLUTNM of q0_reg_i_31 : label is "soft_lutpair628";
  attribute SOFT_HLUTNM of \ram_reg_i_53__9\ : label is "soft_lutpair618";
  attribute SOFT_HLUTNM of ram_reg_i_55 : label is "soft_lutpair628";
  attribute SOFT_HLUTNM of ram_reg_i_56 : label is "soft_lutpair621";
  attribute SOFT_HLUTNM of ram_reg_i_60 : label is "soft_lutpair618";
  attribute SOFT_HLUTNM of ram_reg_i_86 : label is "soft_lutpair622";
  attribute SOFT_HLUTNM of ram_reg_i_92 : label is "soft_lutpair620";
  attribute SOFT_HLUTNM of ram_reg_i_95 : label is "soft_lutpair623";
  attribute SOFT_HLUTNM of \trunc_ln134_46_reg_1131[2]_i_1\ : label is "soft_lutpair625";
  attribute SOFT_HLUTNM of \trunc_ln134_46_reg_1131[3]_i_1\ : label is "soft_lutpair624";
  attribute SOFT_HLUTNM of \trunc_ln134_48_reg_1152[2]_i_1\ : label is "soft_lutpair627";
  attribute SOFT_HLUTNM of \trunc_ln134_48_reg_1152[3]_i_1\ : label is "soft_lutpair626";
  attribute SOFT_HLUTNM of \x_assign_22_reg_1068[2]_i_1\ : label is "soft_lutpair625";
  attribute SOFT_HLUTNM of \x_assign_22_reg_1068[3]_i_1\ : label is "soft_lutpair624";
  attribute SOFT_HLUTNM of \x_assign_s_reg_1099[2]_i_1\ : label is "soft_lutpair627";
  attribute SOFT_HLUTNM of \x_assign_s_reg_1099[3]_i_1\ : label is "soft_lutpair626";
begin
  Q(0) <= \^q\(0);
  \ap_CS_fsm_reg[2]_0\ <= \^ap_cs_fsm_reg[2]_0\;
  ap_enable_reg_pp0_iter2_reg_0 <= \^ap_enable_reg_pp0_iter2_reg_0\;
  ap_enable_reg_pp0_iter2_reg_1 <= \^ap_enable_reg_pp0_iter2_reg_1\;
  fout_ce1 <= \^fout_ce1\;
  grp_ClefiaF0Xor_2_fu_722_ap_start_reg_reg <= \^grp_clefiaf0xor_2_fu_722_ap_start_reg_reg\;
\ap_CS_fsm[0]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ABAA"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage3,
      I1 => grp_ClefiaF0Xor_2_fu_722_ap_start_reg,
      I2 => ap_enable_reg_pp0_iter1,
      I3 => \ap_CS_fsm_reg_n_0_[0]\,
      O => ap_NS_fsm(0)
    );
\ap_CS_fsm[1]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E0"
    )
        port map (
      I0 => grp_ClefiaF0Xor_2_fu_722_ap_start_reg,
      I1 => ap_enable_reg_pp0_iter1,
      I2 => \ap_CS_fsm_reg_n_0_[0]\,
      O => ap_NS_fsm(1)
    );
\ap_CS_fsm_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(0),
      Q => \ap_CS_fsm_reg_n_0_[0]\,
      S => SR(0)
    );
\ap_CS_fsm_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(1),
      Q => ap_CS_fsm_pp0_stage1,
      R => SR(0)
    );
\ap_CS_fsm_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_CS_fsm_pp0_stage1,
      Q => \^q\(0),
      R => SR(0)
    );
\ap_CS_fsm_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^q\(0),
      Q => ap_CS_fsm_pp0_stage3,
      R => SR(0)
    );
ap_enable_reg_pp0_iter0_reg_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => grp_ClefiaF0Xor_2_fu_722_ap_start_reg,
      I1 => ap_enable_reg_pp0_iter0_reg_0,
      I2 => \ap_CS_fsm_reg_n_0_[0]\,
      O => ap_enable_reg_pp0_iter0
    );
ap_enable_reg_pp0_iter0_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_enable_reg_pp0_iter0,
      Q => ap_enable_reg_pp0_iter0_reg_0,
      R => SR(0)
    );
\ap_enable_reg_pp0_iter1_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ACFFAC00"
    )
        port map (
      I0 => grp_ClefiaF0Xor_2_fu_722_ap_start_reg,
      I1 => ap_enable_reg_pp0_iter0_reg_0,
      I2 => \ap_CS_fsm_reg_n_0_[0]\,
      I3 => ap_CS_fsm_pp0_stage3,
      I4 => ap_enable_reg_pp0_iter1,
      O => \ap_enable_reg_pp0_iter1_i_1__0_n_0\
    );
ap_enable_reg_pp0_iter1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_enable_reg_pp0_iter1_i_1__0_n_0\,
      Q => ap_enable_reg_pp0_iter1,
      R => SR(0)
    );
ap_enable_reg_pp0_iter2_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00808A80"
    )
        port map (
      I0 => ap_rst_n,
      I1 => ap_enable_reg_pp0_iter1,
      I2 => ap_CS_fsm_pp0_stage3,
      I3 => ap_enable_reg_pp0_iter2,
      I4 => \ap_CS_fsm_reg_n_0_[0]\,
      O => ap_enable_reg_pp0_iter2_i_1_n_0
    );
ap_enable_reg_pp0_iter2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_enable_reg_pp0_iter2_i_1_n_0,
      Q => ap_enable_reg_pp0_iter2,
      R => '0'
    );
\ap_port_reg_dst_offset[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => ram_reg(3),
      I1 => \ap_CS_fsm_reg_n_0_[0]\,
      I2 => grp_ClefiaF0Xor_2_fu_722_ap_start_reg,
      I3 => ap_port_reg_dst_offset(4),
      O => \ap_port_reg_dst_offset[4]_i_1_n_0\
    );
\ap_port_reg_dst_offset_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \ap_port_reg_dst_offset[4]_i_1_n_0\,
      Q => ap_port_reg_dst_offset(4),
      R => '0'
    );
clefia_s0_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_ClefiaF0Xor_2_clefia_s0_ROM_AUTO_1R
     port map (
      ADDRBWRADDR(7 downto 0) => ADDRBWRADDR(7 downto 0),
      DOADO(7 downto 0) => q0_reg(7 downto 0),
      DOBDO(7 downto 0) => DOBDO(7 downto 0),
      Q(1) => \^q\(0),
      Q(0) => \ap_CS_fsm_reg_n_0_[0]\,
      ap_clk => ap_clk,
      ap_enable_reg_pp0_iter0_reg_0 => ap_enable_reg_pp0_iter0_reg_0,
      ap_enable_reg_pp0_iter1 => ap_enable_reg_pp0_iter1,
      clefia_s0_ce0 => clefia_s0_ce0,
      grp_ClefiaF0Xor_2_fu_722_ap_start_reg => grp_ClefiaF0Xor_2_fu_722_ap_start_reg,
      q0_reg_0(4 downto 0) => q0_reg_2(4 downto 0),
      q0_reg_1(1 downto 0) => q0_reg_3(1 downto 0),
      q0_reg_2(7 downto 0) => reg_308(7 downto 0),
      q0_reg_3(7 downto 0) => xor_ln124_reg_1018(7 downto 0),
      \trunc_ln134_20_reg_1232_reg[5]\(4 downto 0) => \trunc_ln134_20_reg_1232_reg[5]\(4 downto 0),
      \xor_ln180_reg_1267_reg[3]\(3 downto 0) => \xor_ln180_reg_1267_reg[3]\(3 downto 0),
      \xor_ln180_reg_1267_reg[4]\(0) => \xor_ln180_reg_1267_reg[4]\(0)
    );
clefia_s1_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_ClefiaF0Xor_2_clefia_s1_ROM_AUTO_1R
     port map (
      DOADO(7 downto 0) => q0_reg_0(7 downto 0),
      Q(2) => ap_CS_fsm_pp0_stage3,
      Q(1) => ap_CS_fsm_pp0_stage1,
      Q(0) => \ap_CS_fsm_reg_n_0_[0]\,
      ap_clk => ap_clk,
      ap_enable_reg_pp0_iter0_reg_0 => ap_enable_reg_pp0_iter0_reg_0,
      ap_enable_reg_pp0_iter1 => ap_enable_reg_pp0_iter1,
      clefia_s1_ce0 => clefia_s1_ce0,
      grp_ClefiaF0Xor_2_fu_722_ap_start_reg => grp_ClefiaF0Xor_2_fu_722_ap_start_reg,
      q0_reg_0(7 downto 0) => q0_reg_1(7 downto 0),
      q0_reg_1(7 downto 0) => q0_reg_4(7 downto 0),
      q0_reg_2(7 downto 0) => xor_ln124_51_reg_1084(7 downto 0),
      q0_reg_3(7 downto 0) => reg_308(7 downto 0)
    );
\dst_offset_read_reg_1002_pp0_iter1_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage1,
      D => dst_offset_read_reg_1002(4),
      Q => dst_offset_read_reg_1002_pp0_iter1_reg(4),
      R => '0'
    );
\dst_offset_read_reg_1002_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage1,
      D => ap_port_reg_dst_offset(4),
      Q => dst_offset_read_reg_1002(4),
      R => '0'
    );
grp_ClefiaF0Xor_2_fu_722_ap_start_reg_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FDF55D55FCF00C00"
    )
        port map (
      I0 => reg_3081,
      I1 => ram_reg(2),
      I2 => ram_reg(0),
      I3 => ap_enable_reg_pp0_iter0_reg,
      I4 => grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_210_1_fu_92_ap_start_reg,
      I5 => grp_ClefiaF0Xor_2_fu_722_ap_start_reg,
      O => \ap_CS_fsm_reg[18]\
    );
q0_reg_i_16: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00E0EEEE"
    )
        port map (
      I0 => \^grp_clefiaf0xor_2_fu_722_ap_start_reg_reg\,
      I1 => reg_3080,
      I2 => q0_reg_6,
      I3 => ram_reg_6,
      I4 => q0_reg_7,
      O => q0_reg_i_16_n_0
    );
\q0_reg_i_18__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CDC8CDCDCDC8C8C8"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage3,
      I1 => rk_offset_cast_reg_1012(7),
      I2 => \^q\(0),
      I3 => rk_offset_read_reg_972(7),
      I4 => ap_CS_fsm_pp0_stage1,
      I5 => D(3),
      O => \q0_reg_i_18__1_n_0\
    );
\q0_reg_i_1__1\: unisim.vcomponents.MUXF7
     port map (
      I0 => q0_reg_i_16_n_0,
      I1 => q0_reg_5,
      O => con256_ce0,
      S => con256_address01
    );
q0_reg_i_20: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CDC8CDCDCDC8C8C8"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage3,
      I1 => rk_offset_cast_reg_1012(6),
      I2 => \^q\(0),
      I3 => rk_offset_read_reg_972(6),
      I4 => ap_CS_fsm_pp0_stage1,
      I5 => D(2),
      O => q0_reg_i_20_n_0
    );
q0_reg_i_22: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CDC8CDCDCDC8C8C8"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage3,
      I1 => rk_offset_cast_reg_1012(5),
      I2 => \^q\(0),
      I3 => rk_offset_read_reg_972(5),
      I4 => ap_CS_fsm_pp0_stage1,
      I5 => D(1),
      O => q0_reg_i_22_n_0
    );
q0_reg_i_24: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CDC8CDCDCDC8C8C8"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage3,
      I1 => rk_offset_cast_reg_1012(4),
      I2 => \^q\(0),
      I3 => rk_offset_read_reg_972(4),
      I4 => ap_CS_fsm_pp0_stage1,
      I5 => D(0),
      O => q0_reg_i_24_n_0
    );
q0_reg_i_26: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CDC8CDCDCDC8C8C8"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage3,
      I1 => rk_offset_cast_reg_1012(3),
      I2 => \^q\(0),
      I3 => src_offset_read_reg_977(4),
      I4 => ap_CS_fsm_pp0_stage1,
      I5 => ram_reg(3),
      O => q0_reg_i_26_n_0
    );
\q0_reg_i_2__1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \q0_reg_i_18__1_n_0\,
      I1 => q0_reg_9,
      O => ADDRARDADDR(5),
      S => con256_address01
    );
q0_reg_i_31: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage3,
      I1 => \^q\(0),
      I2 => ap_CS_fsm_pp0_stage1,
      O => \ap_CS_fsm_reg[3]_17\
    );
\q0_reg_i_3__1\: unisim.vcomponents.MUXF7
     port map (
      I0 => q0_reg_i_20_n_0,
      I1 => q0_reg_10,
      O => ADDRARDADDR(4),
      S => con256_address01
    );
\q0_reg_i_4__1\: unisim.vcomponents.MUXF7
     port map (
      I0 => q0_reg_i_22_n_0,
      I1 => q0_reg_11,
      O => ADDRARDADDR(3),
      S => con256_address01
    );
\q0_reg_i_5__1\: unisim.vcomponents.MUXF7
     port map (
      I0 => q0_reg_i_24_n_0,
      I1 => q0_reg_12,
      O => ADDRARDADDR(2),
      S => con256_address01
    );
\q0_reg_i_6__1\: unisim.vcomponents.MUXF7
     port map (
      I0 => q0_reg_i_26_n_0,
      I1 => q0_reg_13,
      O => ADDRARDADDR(1),
      S => con256_address01
    );
\q0_reg_i_8__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFF0EEEE"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage3,
      I1 => \^q\(0),
      I2 => q0_reg_8(1),
      I3 => q0_reg_8(0),
      I4 => con256_address01,
      O => ADDRARDADDR(0)
    );
ram_reg_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A8AAA8A8A8AAAAAA"
    )
        port map (
      I0 => ram_reg_0(0),
      I1 => ram_reg_1,
      I2 => ram_reg_2,
      I3 => \^ap_enable_reg_pp0_iter2_reg_1\,
      I4 => ram_reg_3,
      I5 => ram_reg_4,
      O => \^fout_ce1\
    );
ram_reg_i_10: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBB8BBB8BBB8B8"
    )
        port map (
      I0 => ram_reg_8(0),
      I1 => ram_reg_0(1),
      I2 => ram_reg_9,
      I3 => ram_reg_10,
      I4 => ram_reg_11,
      I5 => ram_reg_i_52_n_0,
      O => \ap_CS_fsm_reg[5]\(0)
    );
ram_reg_i_100: unisim.vcomponents.LUT6
    generic map(
      INIT => X"23232323FFFFFF23"
    )
        port map (
      I0 => ram_reg(5),
      I1 => ram_reg_6,
      I2 => ram_reg_33,
      I3 => ram_reg_i_95_n_0,
      I4 => ram_reg_i_86_n_0,
      I5 => dst_offset_read_reg_1002_pp0_iter1_reg(4),
      O => \ap_CS_fsm_reg[37]_0\
    );
ram_reg_i_101: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000474747"
    )
        port map (
      I0 => dst_offset_read_reg_1002(4),
      I1 => ce0111_out,
      I2 => ap_port_reg_dst_offset(4),
      I3 => ap_enable_reg_pp0_iter2,
      I4 => \ap_CS_fsm_reg_n_0_[0]\,
      I5 => ram_reg_i_86_n_0,
      O => \dst_offset_read_reg_1002_reg[4]_0\
    );
ram_reg_i_106: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => x_assign_s_reg_1099(7),
      I1 => DOADO(7),
      I2 => x_assign_21_reg_1146(7),
      I3 => or_ln134_2_fu_884_p3(7),
      I4 => or_ln_fu_890_p3(7),
      I5 => z_14_reg_1115(7),
      O => ram_reg_i_106_n_0
    );
ram_reg_i_107: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => x_assign_s_reg_1099(7),
      I1 => DOADO(7),
      I2 => x_assign_21_reg_1146(7),
      I3 => or_ln134_s_fu_776_p3(7),
      I4 => or_ln134_1_fu_782_p3(7),
      I5 => z_reg_1058(7),
      O => ram_reg_i_107_n_0
    );
\ram_reg_i_10__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0EEFFFFF0EE0000"
    )
        port map (
      I0 => ram_reg_15,
      I1 => ram_reg_i_43_n_0,
      I2 => ram_reg_16,
      I3 => ram_reg_17,
      I4 => ram_reg_0(0),
      I5 => ram_reg_18(0),
      O => \ap_CS_fsm_reg[3]_0\(0)
    );
ram_reg_i_110: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => or_ln_fu_890_p3(7),
      I1 => DOADO(6),
      I2 => or_ln134_1_fu_782_p3(7),
      I3 => or_ln134_2_fu_884_p3(6),
      I4 => or_ln_fu_890_p3(6),
      I5 => z_14_reg_1115(6),
      O => ram_reg_i_110_n_0
    );
ram_reg_i_111: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => or_ln134_s_fu_776_p3(6),
      I1 => or_ln134_1_fu_782_p3(6),
      I2 => or_ln134_1_fu_782_p3(7),
      I3 => z_reg_1058(6),
      I4 => or_ln_fu_890_p3(7),
      I5 => DOADO(6),
      O => ram_reg_i_111_n_0
    );
ram_reg_i_114: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => or_ln_fu_890_p3(6),
      I1 => DOADO(5),
      I2 => or_ln134_1_fu_782_p3(6),
      I3 => or_ln134_2_fu_884_p3(5),
      I4 => or_ln_fu_890_p3(5),
      I5 => z_14_reg_1115(5),
      O => ram_reg_i_114_n_0
    );
ram_reg_i_115: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => or_ln134_s_fu_776_p3(5),
      I1 => or_ln134_1_fu_782_p3(5),
      I2 => or_ln134_1_fu_782_p3(6),
      I3 => z_reg_1058(5),
      I4 => or_ln_fu_890_p3(6),
      I5 => DOADO(5),
      O => ram_reg_i_115_n_0
    );
ram_reg_i_118: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => or_ln_fu_890_p3(5),
      I1 => DOADO(4),
      I2 => or_ln134_1_fu_782_p3(5),
      I3 => or_ln_fu_890_p3(4),
      I4 => or_ln134_2_fu_884_p3(4),
      I5 => z_14_reg_1115(4),
      O => ram_reg_i_118_n_0
    );
ram_reg_i_119: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => or_ln_fu_890_p3(5),
      I1 => DOADO(4),
      I2 => or_ln134_s_fu_776_p3(4),
      I3 => or_ln134_1_fu_782_p3(4),
      I4 => or_ln134_1_fu_782_p3(5),
      I5 => z_reg_1058(4),
      O => ram_reg_i_119_n_0
    );
ram_reg_i_122: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => x_assign_s_reg_1099(3),
      I1 => DOADO(3),
      I2 => or_ln_fu_890_p3(3),
      I3 => or_ln134_2_fu_884_p3(3),
      I4 => x_assign_21_reg_1146(3),
      I5 => z_14_reg_1115(3),
      O => ram_reg_i_122_n_0
    );
ram_reg_i_123: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => or_ln134_s_fu_776_p3(3),
      I1 => or_ln134_1_fu_782_p3(3),
      I2 => x_assign_21_reg_1146(3),
      I3 => z_reg_1058(3),
      I4 => x_assign_s_reg_1099(3),
      I5 => DOADO(3),
      O => ram_reg_i_123_n_0
    );
ram_reg_i_126: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => x_assign_s_reg_1099(2),
      I1 => DOADO(2),
      I2 => or_ln_fu_890_p3(2),
      I3 => or_ln134_2_fu_884_p3(2),
      I4 => x_assign_21_reg_1146(2),
      I5 => z_14_reg_1115(2),
      O => ram_reg_i_126_n_0
    );
ram_reg_i_127: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => or_ln134_s_fu_776_p3(2),
      I1 => or_ln134_1_fu_782_p3(2),
      I2 => x_assign_21_reg_1146(2),
      I3 => z_reg_1058(2),
      I4 => x_assign_s_reg_1099(2),
      I5 => DOADO(2),
      O => ram_reg_i_127_n_0
    );
ram_reg_i_130: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => x_assign_s_reg_1099(1),
      I1 => DOADO(1),
      I2 => or_ln134_2_fu_884_p3(1),
      I3 => or_ln_fu_890_p3(1),
      I4 => x_assign_21_reg_1146(1),
      I5 => z_14_reg_1115(1),
      O => ram_reg_i_130_n_0
    );
ram_reg_i_131: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => or_ln134_s_fu_776_p3(1),
      I1 => or_ln134_1_fu_782_p3(1),
      I2 => x_assign_21_reg_1146(1),
      I3 => z_reg_1058(1),
      I4 => x_assign_s_reg_1099(1),
      I5 => DOADO(1),
      O => ram_reg_i_131_n_0
    );
ram_reg_i_134: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => or_ln_fu_890_p3(1),
      I1 => DOADO(0),
      I2 => or_ln134_1_fu_782_p3(1),
      I3 => x_assign_s_reg_1099(7),
      I4 => or_ln134_2_fu_884_p3(0),
      I5 => z_14_reg_1115(0),
      O => ram_reg_i_134_n_0
    );
ram_reg_i_135: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => or_ln134_s_fu_776_p3(0),
      I1 => x_assign_21_reg_1146(7),
      I2 => or_ln134_1_fu_782_p3(1),
      I3 => z_reg_1058(0),
      I4 => or_ln_fu_890_p3(1),
      I5 => DOADO(0),
      O => ram_reg_i_135_n_0
    );
ram_reg_i_138: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => or_ln134_2_fu_884_p3(7),
      I1 => \src_load_31_reg_1043_reg[7]_1\(7),
      I2 => or_ln134_2_fu_884_p3(0),
      I3 => or_ln_fu_890_p3(7),
      I4 => or_ln134_s_fu_776_p3(0),
      I5 => z_15_reg_1141(7),
      O => ram_reg_i_138_n_0
    );
ram_reg_i_139: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => or_ln134_s_fu_776_p3(0),
      I1 => or_ln134_s_fu_776_p3(7),
      I2 => z_13_reg_1089(7),
      I3 => or_ln134_1_fu_782_p3(7),
      I4 => \src_load_31_reg_1043_reg[7]_1\(7),
      I5 => x_assign_22_reg_1068(7),
      O => ram_reg_i_139_n_0
    );
ram_reg_i_142: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => or_ln134_2_fu_884_p3(6),
      I1 => \src_load_31_reg_1043_reg[7]_1\(6),
      I2 => or_ln134_2_fu_884_p3(7),
      I3 => or_ln_fu_890_p3(6),
      I4 => or_ln134_s_fu_776_p3(7),
      I5 => z_15_reg_1141(6),
      O => ram_reg_i_142_n_0
    );
ram_reg_i_143: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => or_ln134_s_fu_776_p3(6),
      I1 => z_13_reg_1089(6),
      I2 => or_ln134_s_fu_776_p3(7),
      I3 => or_ln134_1_fu_782_p3(6),
      I4 => \src_load_31_reg_1043_reg[7]_1\(6),
      I5 => x_assign_22_reg_1068(6),
      O => ram_reg_i_143_n_0
    );
ram_reg_i_146: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => or_ln134_2_fu_884_p3(5),
      I1 => \src_load_31_reg_1043_reg[7]_1\(5),
      I2 => or_ln134_2_fu_884_p3(6),
      I3 => or_ln_fu_890_p3(5),
      I4 => or_ln134_s_fu_776_p3(6),
      I5 => z_15_reg_1141(5),
      O => ram_reg_i_146_n_0
    );
ram_reg_i_147: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => or_ln134_s_fu_776_p3(5),
      I1 => z_13_reg_1089(5),
      I2 => or_ln134_s_fu_776_p3(6),
      I3 => or_ln134_1_fu_782_p3(5),
      I4 => \src_load_31_reg_1043_reg[7]_1\(5),
      I5 => x_assign_22_reg_1068(5),
      O => ram_reg_i_147_n_0
    );
ram_reg_i_150: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => or_ln134_2_fu_884_p3(4),
      I1 => \src_load_31_reg_1043_reg[7]_1\(4),
      I2 => or_ln134_s_fu_776_p3(5),
      I3 => z_15_reg_1141(4),
      I4 => or_ln134_2_fu_884_p3(5),
      I5 => or_ln_fu_890_p3(4),
      O => ram_reg_i_150_n_0
    );
ram_reg_i_151: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => or_ln134_s_fu_776_p3(4),
      I1 => z_13_reg_1089(4),
      I2 => or_ln134_s_fu_776_p3(5),
      I3 => or_ln134_1_fu_782_p3(4),
      I4 => \src_load_31_reg_1043_reg[7]_1\(4),
      I5 => x_assign_22_reg_1068(4),
      O => ram_reg_i_151_n_0
    );
ram_reg_i_154: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => or_ln134_2_fu_884_p3(3),
      I1 => \src_load_31_reg_1043_reg[7]_1\(3),
      I2 => x_assign_22_reg_1068_pp0_iter1_reg(3),
      I3 => or_ln_fu_890_p3(3),
      I4 => x_assign_20_reg_1125(3),
      I5 => z_15_reg_1141(3),
      O => ram_reg_i_154_n_0
    );
ram_reg_i_155: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => or_ln134_s_fu_776_p3(3),
      I1 => z_13_reg_1089(3),
      I2 => x_assign_20_reg_1125(3),
      I3 => or_ln134_1_fu_782_p3(3),
      I4 => \src_load_31_reg_1043_reg[7]_1\(3),
      I5 => x_assign_22_reg_1068(3),
      O => ram_reg_i_155_n_0
    );
ram_reg_i_158: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => or_ln134_2_fu_884_p3(2),
      I1 => \src_load_31_reg_1043_reg[7]_1\(2),
      I2 => x_assign_20_reg_1125(2),
      I3 => z_15_reg_1141(2),
      I4 => x_assign_22_reg_1068_pp0_iter1_reg(2),
      I5 => or_ln_fu_890_p3(2),
      O => ram_reg_i_158_n_0
    );
ram_reg_i_159: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => or_ln134_s_fu_776_p3(2),
      I1 => z_13_reg_1089(2),
      I2 => x_assign_20_reg_1125(2),
      I3 => or_ln134_1_fu_782_p3(2),
      I4 => \src_load_31_reg_1043_reg[7]_1\(2),
      I5 => x_assign_22_reg_1068(2),
      O => ram_reg_i_159_n_0
    );
ram_reg_i_162: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => or_ln134_2_fu_884_p3(1),
      I1 => \src_load_31_reg_1043_reg[7]_1\(1),
      I2 => x_assign_20_reg_1125(1),
      I3 => z_15_reg_1141(1),
      I4 => x_assign_22_reg_1068_pp0_iter1_reg(1),
      I5 => or_ln_fu_890_p3(1),
      O => ram_reg_i_162_n_0
    );
\ram_reg_i_163__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => or_ln134_s_fu_776_p3(1),
      I1 => z_13_reg_1089(1),
      I2 => x_assign_20_reg_1125(1),
      I3 => or_ln134_1_fu_782_p3(1),
      I4 => \src_load_31_reg_1043_reg[7]_1\(1),
      I5 => x_assign_22_reg_1068(1),
      O => \ram_reg_i_163__0_n_0\
    );
ram_reg_i_166: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => or_ln134_2_fu_884_p3(0),
      I1 => \src_load_31_reg_1043_reg[7]_1\(0),
      I2 => or_ln134_s_fu_776_p3(1),
      I3 => z_15_reg_1141(0),
      I4 => or_ln134_2_fu_884_p3(1),
      I5 => x_assign_s_reg_1099(7),
      O => ram_reg_i_166_n_0
    );
ram_reg_i_167: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => or_ln134_s_fu_776_p3(0),
      I1 => z_13_reg_1089(0),
      I2 => or_ln134_s_fu_776_p3(1),
      I3 => x_assign_21_reg_1146(7),
      I4 => \src_load_31_reg_1043_reg[7]_1\(0),
      I5 => x_assign_22_reg_1068(0),
      O => ram_reg_i_167_n_0
    );
ram_reg_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_116_13_fu_112_ap_start_reg,
      I1 => ram_reg_0(1),
      I2 => \^fout_ce1\,
      O => fout_ce0
    );
ram_reg_i_24: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF010000FFFFFFFF"
    )
        port map (
      I0 => ram_reg_28,
      I1 => ram_reg(4),
      I2 => ram_reg(1),
      I3 => ram_reg_6,
      I4 => q0_reg_7,
      I5 => \ram_reg_i_53__9_n_0\,
      O => \ap_CS_fsm_reg[25]\
    );
ram_reg_i_31: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF0015"
    )
        port map (
      I0 => reg_297,
      I1 => ap_enable_reg_pp0_iter2,
      I2 => \ap_CS_fsm_reg_n_0_[0]\,
      I3 => ram_reg_i_86_n_0,
      I4 => ram_reg_5,
      I5 => ram_reg_6,
      O => \^ap_enable_reg_pp0_iter2_reg_1\
    );
ram_reg_i_33: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B8FF0000000000"
    )
        port map (
      I0 => ram_reg(3),
      I1 => ram_reg_i_60_n_0,
      I2 => src_offset_read_reg_977(4),
      I3 => src_offset_read_reg_977_pp0_iter1_reg(4),
      I4 => \^ap_cs_fsm_reg[2]_0\,
      I5 => ram_reg_25,
      O => \ap_CS_fsm_reg[19]\
    );
ram_reg_i_37: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1D1D00FFFFFFFFFF"
    )
        port map (
      I0 => ap_port_reg_dst_offset(4),
      I1 => ce0111_out,
      I2 => dst_offset_read_reg_1002(4),
      I3 => dst_offset_read_reg_1002_pp0_iter1_reg(4),
      I4 => ram_reg_i_92_n_0,
      I5 => ram_reg_7,
      O => \ap_port_reg_dst_offset_reg[4]_0\
    );
ram_reg_i_39: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0E0EFEFF0E0E0E0E"
    )
        port map (
      I0 => ram_reg(8),
      I1 => ram_reg(9),
      I2 => ram_reg_6,
      I3 => ram_reg(7),
      I4 => \^ap_cs_fsm_reg[2]_0\,
      I5 => ram_reg_25,
      O => ram_reg_i_39_n_0
    );
ram_reg_i_43: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8A888A888A88AAAA"
    )
        port map (
      I0 => ram_reg_23,
      I1 => ram_reg_24,
      I2 => ram_reg_i_66_n_0,
      I3 => ram_reg_25,
      I4 => ram_reg_26,
      I5 => ram_reg_27,
      O => ram_reg_i_43_n_0
    );
ram_reg_i_44: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEEEFFFFEEEEFFE0"
    )
        port map (
      I0 => ram_reg_i_95_n_0,
      I1 => ram_reg_i_86_n_0,
      I2 => ram_reg_33,
      I3 => ram_reg(5),
      I4 => ram_reg_6,
      I5 => ram_reg(6),
      O => \ap_CS_fsm_reg[37]\
    );
ram_reg_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFFF8A88"
    )
        port map (
      I0 => ram_reg_29,
      I1 => ram_reg_i_39_n_0,
      I2 => ram_reg_26,
      I3 => ram_reg_30,
      I4 => ram_reg_31,
      I5 => ram_reg_32,
      O => \ap_CS_fsm_reg[43]\(1)
    );
ram_reg_i_52: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000AABAAFBF"
    )
        port map (
      I0 => ram_reg_12,
      I1 => \^ap_enable_reg_pp0_iter2_reg_0\,
      I2 => ram_reg_3,
      I3 => ram_reg_2,
      I4 => ram_reg_13,
      I5 => ram_reg_14,
      O => ram_reg_i_52_n_0
    );
\ram_reg_i_53__9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EC20FFFF"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage1,
      I1 => \ap_CS_fsm_reg_n_0_[0]\,
      I2 => ap_enable_reg_pp0_iter0_reg_0,
      I3 => grp_ClefiaF0Xor_2_fu_722_ap_start_reg,
      I4 => \^ap_cs_fsm_reg[2]_0\,
      O => \ram_reg_i_53__9_n_0\
    );
ram_reg_i_54: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBBBBBB8888888"
    )
        port map (
      I0 => ram_reg_i_106_n_0,
      I1 => ram_reg_i_95_n_0,
      I2 => ram_reg_i_107_n_0,
      I3 => ap_CS_fsm_pp0_stage3,
      I4 => ap_enable_reg_pp0_iter1,
      I5 => DOADO(7),
      O => \ap_CS_fsm_reg[3]_4\
    );
ram_reg_i_55: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1F"
    )
        port map (
      I0 => \^q\(0),
      I1 => ap_CS_fsm_pp0_stage3,
      I2 => ap_enable_reg_pp0_iter1,
      O => \^ap_cs_fsm_reg[2]_0\
    );
ram_reg_i_56: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ACA0"
    )
        port map (
      I0 => grp_ClefiaF0Xor_2_fu_722_ap_start_reg,
      I1 => ap_enable_reg_pp0_iter0_reg_0,
      I2 => \ap_CS_fsm_reg_n_0_[0]\,
      I3 => ap_CS_fsm_pp0_stage1,
      O => \^grp_clefiaf0xor_2_fu_722_ap_start_reg_reg\
    );
\ram_reg_i_56__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBBBBBB8888888"
    )
        port map (
      I0 => ram_reg_i_110_n_0,
      I1 => ram_reg_i_95_n_0,
      I2 => ram_reg_i_111_n_0,
      I3 => ap_CS_fsm_pp0_stage3,
      I4 => ap_enable_reg_pp0_iter1,
      I5 => DOADO(6),
      O => \ap_CS_fsm_reg[3]_5\
    );
ram_reg_i_58: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBBBBBB8888888"
    )
        port map (
      I0 => ram_reg_i_114_n_0,
      I1 => ram_reg_i_95_n_0,
      I2 => ram_reg_i_115_n_0,
      I3 => ap_CS_fsm_pp0_stage3,
      I4 => ap_enable_reg_pp0_iter1,
      I5 => DOADO(5),
      O => \ap_CS_fsm_reg[3]_6\
    );
ram_reg_i_60: unisim.vcomponents.LUT4
    generic map(
      INIT => X"57DF"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage1,
      I1 => \ap_CS_fsm_reg_n_0_[0]\,
      I2 => ap_enable_reg_pp0_iter0_reg_0,
      I3 => grp_ClefiaF0Xor_2_fu_722_ap_start_reg,
      O => ram_reg_i_60_n_0
    );
\ram_reg_i_60__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBBBBBB8888888"
    )
        port map (
      I0 => ram_reg_i_118_n_0,
      I1 => ram_reg_i_95_n_0,
      I2 => ram_reg_i_119_n_0,
      I3 => ap_CS_fsm_pp0_stage3,
      I4 => ap_enable_reg_pp0_iter1,
      I5 => DOADO(4),
      O => \ap_CS_fsm_reg[3]_7\
    );
ram_reg_i_62: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBBBBBB8888888"
    )
        port map (
      I0 => ram_reg_i_122_n_0,
      I1 => ram_reg_i_95_n_0,
      I2 => ram_reg_i_123_n_0,
      I3 => ap_CS_fsm_pp0_stage3,
      I4 => ap_enable_reg_pp0_iter1,
      I5 => DOADO(3),
      O => \ap_CS_fsm_reg[3]_8\
    );
ram_reg_i_64: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBBBBBB8888888"
    )
        port map (
      I0 => ram_reg_i_126_n_0,
      I1 => ram_reg_i_95_n_0,
      I2 => ram_reg_i_127_n_0,
      I3 => ap_CS_fsm_pp0_stage3,
      I4 => ap_enable_reg_pp0_iter1,
      I5 => DOADO(2),
      O => \ap_CS_fsm_reg[3]_9\
    );
ram_reg_i_66: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAFAFAFEAFFFFFF"
    )
        port map (
      I0 => ram_reg_i_43_0,
      I1 => \^q\(0),
      I2 => ap_enable_reg_pp0_iter1,
      I3 => ap_enable_reg_pp0_iter0,
      I4 => ap_CS_fsm_pp0_stage1,
      I5 => ap_CS_fsm_pp0_stage3,
      O => ram_reg_i_66_n_0
    );
\ram_reg_i_66__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBBBBBB8888888"
    )
        port map (
      I0 => ram_reg_i_130_n_0,
      I1 => ram_reg_i_95_n_0,
      I2 => ram_reg_i_131_n_0,
      I3 => ap_CS_fsm_pp0_stage3,
      I4 => ap_enable_reg_pp0_iter1,
      I5 => DOADO(1),
      O => \ap_CS_fsm_reg[3]_10\
    );
ram_reg_i_68: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBBBBBB8888888"
    )
        port map (
      I0 => ram_reg_i_134_n_0,
      I1 => ram_reg_i_95_n_0,
      I2 => ram_reg_i_135_n_0,
      I3 => ap_CS_fsm_pp0_stage3,
      I4 => ap_enable_reg_pp0_iter1,
      I5 => DOADO(0),
      O => \ap_CS_fsm_reg[3]_11\
    );
\ram_reg_i_6__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFF00F4F4F4F4"
    )
        port map (
      I0 => ram_reg_19,
      I1 => ram_reg_20,
      I2 => ram_reg_i_43_n_0,
      I3 => ram_reg_21,
      I4 => ram_reg_22,
      I5 => ram_reg_17,
      O => \ap_CS_fsm_reg[43]\(0)
    );
ram_reg_i_70: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBBBBBB8888888"
    )
        port map (
      I0 => ram_reg_i_138_n_0,
      I1 => ram_reg_i_95_n_0,
      I2 => ram_reg_i_139_n_0,
      I3 => ap_CS_fsm_pp0_stage3,
      I4 => ap_enable_reg_pp0_iter1,
      I5 => \src_load_31_reg_1043_reg[7]_1\(7),
      O => \ap_CS_fsm_reg[3]_16\
    );
ram_reg_i_72: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBBBBBB8888888"
    )
        port map (
      I0 => ram_reg_i_142_n_0,
      I1 => ram_reg_i_95_n_0,
      I2 => ram_reg_i_143_n_0,
      I3 => ap_CS_fsm_pp0_stage3,
      I4 => ap_enable_reg_pp0_iter1,
      I5 => \src_load_31_reg_1043_reg[7]_1\(6),
      O => \ap_CS_fsm_reg[3]_1\
    );
ram_reg_i_74: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBBBBBB8888888"
    )
        port map (
      I0 => ram_reg_i_146_n_0,
      I1 => ram_reg_i_95_n_0,
      I2 => ram_reg_i_147_n_0,
      I3 => ap_CS_fsm_pp0_stage3,
      I4 => ap_enable_reg_pp0_iter1,
      I5 => \src_load_31_reg_1043_reg[7]_1\(5),
      O => \ap_CS_fsm_reg[3]_2\
    );
ram_reg_i_76: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBBBBBB8888888"
    )
        port map (
      I0 => ram_reg_i_150_n_0,
      I1 => ram_reg_i_95_n_0,
      I2 => ram_reg_i_151_n_0,
      I3 => ap_CS_fsm_pp0_stage3,
      I4 => ap_enable_reg_pp0_iter1,
      I5 => \src_load_31_reg_1043_reg[7]_1\(4),
      O => \ap_CS_fsm_reg[3]_15\
    );
ram_reg_i_78: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBBBBBB8888888"
    )
        port map (
      I0 => ram_reg_i_154_n_0,
      I1 => ram_reg_i_95_n_0,
      I2 => ram_reg_i_155_n_0,
      I3 => ap_CS_fsm_pp0_stage3,
      I4 => ap_enable_reg_pp0_iter1,
      I5 => \src_load_31_reg_1043_reg[7]_1\(3),
      O => \ap_CS_fsm_reg[3]_14\
    );
ram_reg_i_80: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBBBBBB8888888"
    )
        port map (
      I0 => ram_reg_i_158_n_0,
      I1 => ram_reg_i_95_n_0,
      I2 => ram_reg_i_159_n_0,
      I3 => ap_CS_fsm_pp0_stage3,
      I4 => ap_enable_reg_pp0_iter1,
      I5 => \src_load_31_reg_1043_reg[7]_1\(2),
      O => \ap_CS_fsm_reg[3]_13\
    );
ram_reg_i_82: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBBBBBB8888888"
    )
        port map (
      I0 => ram_reg_i_162_n_0,
      I1 => ram_reg_i_95_n_0,
      I2 => \ram_reg_i_163__0_n_0\,
      I3 => ap_CS_fsm_pp0_stage3,
      I4 => ap_enable_reg_pp0_iter1,
      I5 => \src_load_31_reg_1043_reg[7]_1\(1),
      O => \ap_CS_fsm_reg[3]_3\
    );
ram_reg_i_84: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBBBBBB8888888"
    )
        port map (
      I0 => ram_reg_i_166_n_0,
      I1 => ram_reg_i_95_n_0,
      I2 => ram_reg_i_167_n_0,
      I3 => ap_CS_fsm_pp0_stage3,
      I4 => ap_enable_reg_pp0_iter1,
      I5 => \src_load_31_reg_1043_reg[7]_1\(0),
      O => \ap_CS_fsm_reg[3]_12\
    );
ram_reg_i_86: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage3,
      I1 => ap_enable_reg_pp0_iter1,
      O => ram_reg_i_86_n_0
    );
ram_reg_i_92: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0777"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter2,
      I1 => \ap_CS_fsm_reg_n_0_[0]\,
      I2 => ap_enable_reg_pp0_iter1,
      I3 => ap_CS_fsm_pp0_stage3,
      O => ram_reg_i_92_n_0
    );
ram_reg_i_95: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \ap_CS_fsm_reg_n_0_[0]\,
      I1 => ap_enable_reg_pp0_iter2,
      O => ram_reg_i_95_n_0
    );
\ram_reg_i_98__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"45CF45FF55CF55FF"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter2,
      I1 => ram_reg_i_86_n_0,
      I2 => \^q\(0),
      I3 => \ap_CS_fsm_reg_n_0_[0]\,
      I4 => ap_enable_reg_pp0_iter0_reg_0,
      I5 => grp_ClefiaF0Xor_2_fu_722_ap_start_reg,
      O => \^ap_enable_reg_pp0_iter2_reg_0\
    );
\reg_297[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCF088A0"
    )
        port map (
      I0 => \^q\(0),
      I1 => grp_ClefiaF0Xor_2_fu_722_ap_start_reg,
      I2 => ap_enable_reg_pp0_iter0_reg_0,
      I3 => \ap_CS_fsm_reg_n_0_[0]\,
      I4 => ap_CS_fsm_pp0_stage1,
      O => reg_297
    );
\reg_297_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_297,
      D => \reg_297_reg[7]_1\(0),
      Q => \reg_297_reg[7]_0\(0),
      R => '0'
    );
\reg_297_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_297,
      D => \reg_297_reg[7]_1\(1),
      Q => \reg_297_reg[7]_0\(1),
      R => '0'
    );
\reg_297_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_297,
      D => \reg_297_reg[7]_1\(2),
      Q => \reg_297_reg[7]_0\(2),
      R => '0'
    );
\reg_297_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_297,
      D => \reg_297_reg[7]_1\(3),
      Q => \reg_297_reg[7]_0\(3),
      R => '0'
    );
\reg_297_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_297,
      D => \reg_297_reg[7]_1\(4),
      Q => \reg_297_reg[7]_0\(4),
      R => '0'
    );
\reg_297_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_297,
      D => \reg_297_reg[7]_1\(5),
      Q => \reg_297_reg[7]_0\(5),
      R => '0'
    );
\reg_297_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_297,
      D => \reg_297_reg[7]_1\(6),
      Q => \reg_297_reg[7]_0\(6),
      R => '0'
    );
\reg_297_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_297,
      D => \reg_297_reg[7]_1\(7),
      Q => \reg_297_reg[7]_0\(7),
      R => '0'
    );
\reg_308[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E4E4E400"
    )
        port map (
      I0 => \ap_CS_fsm_reg_n_0_[0]\,
      I1 => ap_enable_reg_pp0_iter0_reg_0,
      I2 => grp_ClefiaF0Xor_2_fu_722_ap_start_reg,
      I3 => \^q\(0),
      I4 => ap_CS_fsm_pp0_stage3,
      O => reg_3080
    );
\reg_308_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_3080,
      D => \reg_308_reg[7]_0\(0),
      Q => reg_308(0),
      R => '0'
    );
\reg_308_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_3080,
      D => \reg_308_reg[7]_0\(1),
      Q => reg_308(1),
      R => '0'
    );
\reg_308_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_3080,
      D => \reg_308_reg[7]_0\(2),
      Q => reg_308(2),
      R => '0'
    );
\reg_308_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_3080,
      D => \reg_308_reg[7]_0\(3),
      Q => reg_308(3),
      R => '0'
    );
\reg_308_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_3080,
      D => \reg_308_reg[7]_0\(4),
      Q => reg_308(4),
      R => '0'
    );
\reg_308_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_3080,
      D => \reg_308_reg[7]_0\(5),
      Q => reg_308(5),
      R => '0'
    );
\reg_308_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_3080,
      D => \reg_308_reg[7]_0\(6),
      Q => reg_308(6),
      R => '0'
    );
\reg_308_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_3080,
      D => \reg_308_reg[7]_0\(7),
      Q => reg_308(7),
      R => '0'
    );
\rk_offset_cast_reg_1012_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage1,
      D => src_offset_read_reg_977(4),
      Q => rk_offset_cast_reg_1012(3),
      R => '0'
    );
\rk_offset_cast_reg_1012_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage1,
      D => rk_offset_read_reg_972(4),
      Q => rk_offset_cast_reg_1012(4),
      R => '0'
    );
\rk_offset_cast_reg_1012_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage1,
      D => rk_offset_read_reg_972(5),
      Q => rk_offset_cast_reg_1012(5),
      R => '0'
    );
\rk_offset_cast_reg_1012_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage1,
      D => rk_offset_read_reg_972(6),
      Q => rk_offset_cast_reg_1012(6),
      R => '0'
    );
\rk_offset_cast_reg_1012_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage1,
      D => rk_offset_read_reg_972(7),
      Q => rk_offset_cast_reg_1012(7),
      R => '0'
    );
\rk_offset_read_reg_972_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_CS_fsm_reg_n_0_[0]\,
      D => D(0),
      Q => rk_offset_read_reg_972(4),
      R => '0'
    );
\rk_offset_read_reg_972_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_CS_fsm_reg_n_0_[0]\,
      D => D(1),
      Q => rk_offset_read_reg_972(5),
      R => '0'
    );
\rk_offset_read_reg_972_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_CS_fsm_reg_n_0_[0]\,
      D => D(2),
      Q => rk_offset_read_reg_972(6),
      R => '0'
    );
\rk_offset_read_reg_972_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_CS_fsm_reg_n_0_[0]\,
      D => D(3),
      Q => rk_offset_read_reg_972(7),
      R => '0'
    );
\src_load_31_reg_1043[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A820"
    )
        port map (
      I0 => \^q\(0),
      I1 => \ap_CS_fsm_reg_n_0_[0]\,
      I2 => ap_enable_reg_pp0_iter0_reg_0,
      I3 => grp_ClefiaF0Xor_2_fu_722_ap_start_reg,
      O => ce0111_out
    );
\src_load_31_reg_1043_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce0111_out,
      D => \src_load_31_reg_1043_reg[7]_1\(0),
      Q => \src_load_31_reg_1043_reg[7]_0\(0),
      R => '0'
    );
\src_load_31_reg_1043_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce0111_out,
      D => \src_load_31_reg_1043_reg[7]_1\(1),
      Q => \src_load_31_reg_1043_reg[7]_0\(1),
      R => '0'
    );
\src_load_31_reg_1043_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce0111_out,
      D => \src_load_31_reg_1043_reg[7]_1\(2),
      Q => \src_load_31_reg_1043_reg[7]_0\(2),
      R => '0'
    );
\src_load_31_reg_1043_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce0111_out,
      D => \src_load_31_reg_1043_reg[7]_1\(3),
      Q => \src_load_31_reg_1043_reg[7]_0\(3),
      R => '0'
    );
\src_load_31_reg_1043_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce0111_out,
      D => \src_load_31_reg_1043_reg[7]_1\(4),
      Q => \src_load_31_reg_1043_reg[7]_0\(4),
      R => '0'
    );
\src_load_31_reg_1043_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce0111_out,
      D => \src_load_31_reg_1043_reg[7]_1\(5),
      Q => \src_load_31_reg_1043_reg[7]_0\(5),
      R => '0'
    );
\src_load_31_reg_1043_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce0111_out,
      D => \src_load_31_reg_1043_reg[7]_1\(6),
      Q => \src_load_31_reg_1043_reg[7]_0\(6),
      R => '0'
    );
\src_load_31_reg_1043_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce0111_out,
      D => \src_load_31_reg_1043_reg[7]_1\(7),
      Q => \src_load_31_reg_1043_reg[7]_0\(7),
      R => '0'
    );
\src_offset_read_reg_977_pp0_iter1_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_CS_fsm_reg_n_0_[0]\,
      D => src_offset_read_reg_977(4),
      Q => src_offset_read_reg_977_pp0_iter1_reg(4),
      R => '0'
    );
\src_offset_read_reg_977_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_CS_fsm_reg_n_0_[0]\,
      D => ram_reg(3),
      Q => src_offset_read_reg_977(4),
      R => '0'
    );
\tmp_104_reg_1136_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage1,
      D => q0_reg(6),
      Q => or_ln134_s_fu_776_p3(0),
      R => '0'
    );
\tmp_112_reg_1079_pp0_iter1_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage3,
      D => x_assign_22_reg_1068(7),
      Q => or_ln134_2_fu_884_p3(0),
      R => '0'
    );
\trunc_ln134_46_reg_1131[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => q0_reg(6),
      I1 => q0_reg(0),
      O => \trunc_ln134_46_reg_1131[1]_i_1_n_0\
    );
\trunc_ln134_46_reg_1131[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => q0_reg(6),
      I1 => q0_reg(1),
      I2 => q0_reg(7),
      O => \trunc_ln134_46_reg_1131[2]_i_1_n_0\
    );
\trunc_ln134_46_reg_1131[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => q0_reg(6),
      I1 => q0_reg(2),
      I2 => q0_reg(7),
      O => \trunc_ln134_46_reg_1131[3]_i_1_n_0\
    );
\trunc_ln134_46_reg_1131_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage1,
      D => q0_reg(7),
      Q => or_ln134_s_fu_776_p3(1),
      R => '0'
    );
\trunc_ln134_46_reg_1131_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage1,
      D => \trunc_ln134_46_reg_1131[1]_i_1_n_0\,
      Q => or_ln134_s_fu_776_p3(2),
      R => '0'
    );
\trunc_ln134_46_reg_1131_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage1,
      D => \trunc_ln134_46_reg_1131[2]_i_1_n_0\,
      Q => or_ln134_s_fu_776_p3(3),
      R => '0'
    );
\trunc_ln134_46_reg_1131_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage1,
      D => \trunc_ln134_46_reg_1131[3]_i_1_n_0\,
      Q => or_ln134_s_fu_776_p3(4),
      R => '0'
    );
\trunc_ln134_46_reg_1131_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage1,
      D => x_assign_20_fu_638_p3(4),
      Q => or_ln134_s_fu_776_p3(5),
      R => '0'
    );
\trunc_ln134_46_reg_1131_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage1,
      D => q0_reg(4),
      Q => or_ln134_s_fu_776_p3(6),
      R => '0'
    );
\trunc_ln134_46_reg_1131_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage1,
      D => q0_reg(5),
      Q => or_ln134_s_fu_776_p3(7),
      R => '0'
    );
\trunc_ln134_48_reg_1152[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => q0_reg_0(6),
      I1 => q0_reg_0(0),
      O => \trunc_ln134_48_reg_1152[1]_i_1_n_0\
    );
\trunc_ln134_48_reg_1152[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => q0_reg_0(6),
      I1 => q0_reg_0(1),
      I2 => q0_reg_0(7),
      O => \trunc_ln134_48_reg_1152[2]_i_1_n_0\
    );
\trunc_ln134_48_reg_1152[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => q0_reg_0(6),
      I1 => q0_reg_0(2),
      I2 => q0_reg_0(7),
      O => \trunc_ln134_48_reg_1152[3]_i_1_n_0\
    );
\trunc_ln134_48_reg_1152_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => q0_reg_0(7),
      Q => or_ln134_1_fu_782_p3(1),
      R => '0'
    );
\trunc_ln134_48_reg_1152_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => \trunc_ln134_48_reg_1152[1]_i_1_n_0\,
      Q => or_ln134_1_fu_782_p3(2),
      R => '0'
    );
\trunc_ln134_48_reg_1152_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => \trunc_ln134_48_reg_1152[2]_i_1_n_0\,
      Q => or_ln134_1_fu_782_p3(3),
      R => '0'
    );
\trunc_ln134_48_reg_1152_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => \trunc_ln134_48_reg_1152[3]_i_1_n_0\,
      Q => or_ln134_1_fu_782_p3(4),
      R => '0'
    );
\trunc_ln134_48_reg_1152_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => x_assign_21_fu_714_p3(4),
      Q => or_ln134_1_fu_782_p3(5),
      R => '0'
    );
\trunc_ln134_48_reg_1152_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => q0_reg_0(4),
      Q => or_ln134_1_fu_782_p3(6),
      R => '0'
    );
\trunc_ln134_48_reg_1152_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => q0_reg_0(5),
      Q => or_ln134_1_fu_782_p3(7),
      R => '0'
    );
\trunc_ln134_50_reg_1074_pp0_iter1_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage3,
      D => x_assign_22_reg_1068(0),
      Q => or_ln134_2_fu_884_p3(1),
      R => '0'
    );
\trunc_ln134_50_reg_1074_pp0_iter1_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage3,
      D => trunc_ln134_50_reg_1074(1),
      Q => or_ln134_2_fu_884_p3(2),
      R => '0'
    );
\trunc_ln134_50_reg_1074_pp0_iter1_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage3,
      D => trunc_ln134_50_reg_1074(2),
      Q => or_ln134_2_fu_884_p3(3),
      R => '0'
    );
\trunc_ln134_50_reg_1074_pp0_iter1_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage3,
      D => trunc_ln134_50_reg_1074(3),
      Q => or_ln134_2_fu_884_p3(4),
      R => '0'
    );
\trunc_ln134_50_reg_1074_pp0_iter1_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage3,
      D => x_assign_22_reg_1068(4),
      Q => or_ln134_2_fu_884_p3(5),
      R => '0'
    );
\trunc_ln134_50_reg_1074_pp0_iter1_reg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage3,
      D => x_assign_22_reg_1068(5),
      Q => or_ln134_2_fu_884_p3(6),
      R => '0'
    );
\trunc_ln134_50_reg_1074_pp0_iter1_reg_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage3,
      D => x_assign_22_reg_1068(6),
      Q => or_ln134_2_fu_884_p3(7),
      R => '0'
    );
\trunc_ln134_50_reg_1074_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage3,
      D => \trunc_ln134_46_reg_1131[1]_i_1_n_0\,
      Q => trunc_ln134_50_reg_1074(1),
      R => '0'
    );
\trunc_ln134_50_reg_1074_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage3,
      D => \trunc_ln134_46_reg_1131[2]_i_1_n_0\,
      Q => trunc_ln134_50_reg_1074(2),
      R => '0'
    );
\trunc_ln134_50_reg_1074_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage3,
      D => \trunc_ln134_46_reg_1131[3]_i_1_n_0\,
      Q => trunc_ln134_50_reg_1074(3),
      R => '0'
    );
\trunc_ln134_51_reg_1105[4]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => q0_reg_0(7),
      I1 => q0_reg_0(3),
      O => x_assign_21_fu_714_p3(4)
    );
\trunc_ln134_51_reg_1105_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_CS_fsm_reg_n_0_[0]\,
      D => q0_reg_0(7),
      Q => or_ln_fu_890_p3(1),
      R => '0'
    );
\trunc_ln134_51_reg_1105_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_CS_fsm_reg_n_0_[0]\,
      D => \trunc_ln134_48_reg_1152[1]_i_1_n_0\,
      Q => or_ln_fu_890_p3(2),
      R => '0'
    );
\trunc_ln134_51_reg_1105_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_CS_fsm_reg_n_0_[0]\,
      D => \trunc_ln134_48_reg_1152[2]_i_1_n_0\,
      Q => or_ln_fu_890_p3(3),
      R => '0'
    );
\trunc_ln134_51_reg_1105_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_CS_fsm_reg_n_0_[0]\,
      D => \trunc_ln134_48_reg_1152[3]_i_1_n_0\,
      Q => or_ln_fu_890_p3(4),
      R => '0'
    );
\trunc_ln134_51_reg_1105_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_CS_fsm_reg_n_0_[0]\,
      D => x_assign_21_fu_714_p3(4),
      Q => or_ln_fu_890_p3(5),
      R => '0'
    );
\trunc_ln134_51_reg_1105_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_CS_fsm_reg_n_0_[0]\,
      D => q0_reg_0(4),
      Q => or_ln_fu_890_p3(6),
      R => '0'
    );
\trunc_ln134_51_reg_1105_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_CS_fsm_reg_n_0_[0]\,
      D => q0_reg_0(5),
      Q => or_ln_fu_890_p3(7),
      R => '0'
    );
\x_assign_20_reg_1125_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage1,
      D => q0_reg(0),
      Q => x_assign_20_reg_1125(1),
      R => '0'
    );
\x_assign_20_reg_1125_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage1,
      D => x_assign_20_fu_638_p3(2),
      Q => x_assign_20_reg_1125(2),
      R => '0'
    );
\x_assign_20_reg_1125_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage1,
      D => x_assign_20_fu_638_p3(3),
      Q => x_assign_20_reg_1125(3),
      R => '0'
    );
\x_assign_21_reg_1146_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => q0_reg_0(0),
      Q => x_assign_21_reg_1146(1),
      R => '0'
    );
\x_assign_21_reg_1146_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => x_assign_21_fu_714_p3(2),
      Q => x_assign_21_reg_1146(2),
      R => '0'
    );
\x_assign_21_reg_1146_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => x_assign_21_fu_714_p3(3),
      Q => x_assign_21_reg_1146(3),
      R => '0'
    );
\x_assign_21_reg_1146_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => q0_reg_0(6),
      Q => x_assign_21_reg_1146(7),
      R => '0'
    );
\x_assign_22_reg_1068[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => q0_reg(7),
      I1 => q0_reg(1),
      O => x_assign_20_fu_638_p3(2)
    );
\x_assign_22_reg_1068[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => q0_reg(7),
      I1 => q0_reg(2),
      O => x_assign_20_fu_638_p3(3)
    );
\x_assign_22_reg_1068[4]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => q0_reg(7),
      I1 => q0_reg(3),
      O => x_assign_20_fu_638_p3(4)
    );
\x_assign_22_reg_1068_pp0_iter1_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage3,
      D => x_assign_22_reg_1068(1),
      Q => x_assign_22_reg_1068_pp0_iter1_reg(1),
      R => '0'
    );
\x_assign_22_reg_1068_pp0_iter1_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage3,
      D => x_assign_22_reg_1068(2),
      Q => x_assign_22_reg_1068_pp0_iter1_reg(2),
      R => '0'
    );
\x_assign_22_reg_1068_pp0_iter1_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage3,
      D => x_assign_22_reg_1068(3),
      Q => x_assign_22_reg_1068_pp0_iter1_reg(3),
      R => '0'
    );
\x_assign_22_reg_1068_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage3,
      D => q0_reg(7),
      Q => x_assign_22_reg_1068(0),
      R => '0'
    );
\x_assign_22_reg_1068_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage3,
      D => q0_reg(0),
      Q => x_assign_22_reg_1068(1),
      R => '0'
    );
\x_assign_22_reg_1068_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage3,
      D => x_assign_20_fu_638_p3(2),
      Q => x_assign_22_reg_1068(2),
      R => '0'
    );
\x_assign_22_reg_1068_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage3,
      D => x_assign_20_fu_638_p3(3),
      Q => x_assign_22_reg_1068(3),
      R => '0'
    );
\x_assign_22_reg_1068_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage3,
      D => x_assign_20_fu_638_p3(4),
      Q => x_assign_22_reg_1068(4),
      R => '0'
    );
\x_assign_22_reg_1068_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage3,
      D => q0_reg(4),
      Q => x_assign_22_reg_1068(5),
      R => '0'
    );
\x_assign_22_reg_1068_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage3,
      D => q0_reg(5),
      Q => x_assign_22_reg_1068(6),
      R => '0'
    );
\x_assign_22_reg_1068_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage3,
      D => q0_reg(6),
      Q => x_assign_22_reg_1068(7),
      R => '0'
    );
\x_assign_s_reg_1099[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => q0_reg_0(7),
      I1 => q0_reg_0(1),
      O => x_assign_21_fu_714_p3(2)
    );
\x_assign_s_reg_1099[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => q0_reg_0(7),
      I1 => q0_reg_0(2),
      O => x_assign_21_fu_714_p3(3)
    );
\x_assign_s_reg_1099_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_CS_fsm_reg_n_0_[0]\,
      D => q0_reg_0(0),
      Q => x_assign_s_reg_1099(1),
      R => '0'
    );
\x_assign_s_reg_1099_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_CS_fsm_reg_n_0_[0]\,
      D => x_assign_21_fu_714_p3(2),
      Q => x_assign_s_reg_1099(2),
      R => '0'
    );
\x_assign_s_reg_1099_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_CS_fsm_reg_n_0_[0]\,
      D => x_assign_21_fu_714_p3(3),
      Q => x_assign_s_reg_1099(3),
      R => '0'
    );
\x_assign_s_reg_1099_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_CS_fsm_reg_n_0_[0]\,
      D => q0_reg_0(6),
      Q => x_assign_s_reg_1099(7),
      R => '0'
    );
\xor_ln124_51_reg_1084_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_CS_fsm_reg_n_0_[0]\,
      D => \xor_ln124_51_reg_1084_reg[7]_0\(0),
      Q => xor_ln124_51_reg_1084(0),
      R => '0'
    );
\xor_ln124_51_reg_1084_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_CS_fsm_reg_n_0_[0]\,
      D => \xor_ln124_51_reg_1084_reg[7]_0\(1),
      Q => xor_ln124_51_reg_1084(1),
      R => '0'
    );
\xor_ln124_51_reg_1084_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_CS_fsm_reg_n_0_[0]\,
      D => \xor_ln124_51_reg_1084_reg[7]_0\(2),
      Q => xor_ln124_51_reg_1084(2),
      R => '0'
    );
\xor_ln124_51_reg_1084_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_CS_fsm_reg_n_0_[0]\,
      D => \xor_ln124_51_reg_1084_reg[7]_0\(3),
      Q => xor_ln124_51_reg_1084(3),
      R => '0'
    );
\xor_ln124_51_reg_1084_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_CS_fsm_reg_n_0_[0]\,
      D => \xor_ln124_51_reg_1084_reg[7]_0\(4),
      Q => xor_ln124_51_reg_1084(4),
      R => '0'
    );
\xor_ln124_51_reg_1084_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_CS_fsm_reg_n_0_[0]\,
      D => \xor_ln124_51_reg_1084_reg[7]_0\(5),
      Q => xor_ln124_51_reg_1084(5),
      R => '0'
    );
\xor_ln124_51_reg_1084_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_CS_fsm_reg_n_0_[0]\,
      D => \xor_ln124_51_reg_1084_reg[7]_0\(6),
      Q => xor_ln124_51_reg_1084(6),
      R => '0'
    );
\xor_ln124_51_reg_1084_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \ap_CS_fsm_reg_n_0_[0]\,
      D => \xor_ln124_51_reg_1084_reg[7]_0\(7),
      Q => xor_ln124_51_reg_1084(7),
      R => '0'
    );
\xor_ln124_reg_1018_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage1,
      D => \xor_ln124_reg_1018_reg[7]_0\(0),
      Q => xor_ln124_reg_1018(0),
      R => '0'
    );
\xor_ln124_reg_1018_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage1,
      D => \xor_ln124_reg_1018_reg[7]_0\(1),
      Q => xor_ln124_reg_1018(1),
      R => '0'
    );
\xor_ln124_reg_1018_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage1,
      D => \xor_ln124_reg_1018_reg[7]_0\(2),
      Q => xor_ln124_reg_1018(2),
      R => '0'
    );
\xor_ln124_reg_1018_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage1,
      D => \xor_ln124_reg_1018_reg[7]_0\(3),
      Q => xor_ln124_reg_1018(3),
      R => '0'
    );
\xor_ln124_reg_1018_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage1,
      D => \xor_ln124_reg_1018_reg[7]_0\(4),
      Q => xor_ln124_reg_1018(4),
      R => '0'
    );
\xor_ln124_reg_1018_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage1,
      D => \xor_ln124_reg_1018_reg[7]_0\(5),
      Q => xor_ln124_reg_1018(5),
      R => '0'
    );
\xor_ln124_reg_1018_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage1,
      D => \xor_ln124_reg_1018_reg[7]_0\(6),
      Q => xor_ln124_reg_1018(6),
      R => '0'
    );
\xor_ln124_reg_1018_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage1,
      D => \xor_ln124_reg_1018_reg[7]_0\(7),
      Q => xor_ln124_reg_1018(7),
      R => '0'
    );
\z_13_reg_1089[7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \ap_CS_fsm_reg_n_0_[0]\,
      I1 => ap_enable_reg_pp0_iter1,
      O => ce012_out
    );
\z_13_reg_1089_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce012_out,
      D => q0_reg_0(0),
      Q => z_13_reg_1089(0),
      R => '0'
    );
\z_13_reg_1089_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce012_out,
      D => q0_reg_0(1),
      Q => z_13_reg_1089(1),
      R => '0'
    );
\z_13_reg_1089_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce012_out,
      D => q0_reg_0(2),
      Q => z_13_reg_1089(2),
      R => '0'
    );
\z_13_reg_1089_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce012_out,
      D => q0_reg_0(3),
      Q => z_13_reg_1089(3),
      R => '0'
    );
\z_13_reg_1089_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce012_out,
      D => q0_reg_0(4),
      Q => z_13_reg_1089(4),
      R => '0'
    );
\z_13_reg_1089_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce012_out,
      D => q0_reg_0(5),
      Q => z_13_reg_1089(5),
      R => '0'
    );
\z_13_reg_1089_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce012_out,
      D => q0_reg_0(6),
      Q => z_13_reg_1089(6),
      R => '0'
    );
\z_13_reg_1089_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ce012_out,
      D => q0_reg_0(7),
      Q => z_13_reg_1089(7),
      R => '0'
    );
\z_14_reg_1115[7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter1,
      I1 => ap_CS_fsm_pp0_stage1,
      O => clefia_s1_address01
    );
\z_14_reg_1115_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => clefia_s1_address01,
      D => q0_reg(0),
      Q => z_14_reg_1115(0),
      R => '0'
    );
\z_14_reg_1115_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => clefia_s1_address01,
      D => q0_reg(1),
      Q => z_14_reg_1115(1),
      R => '0'
    );
\z_14_reg_1115_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => clefia_s1_address01,
      D => q0_reg(2),
      Q => z_14_reg_1115(2),
      R => '0'
    );
\z_14_reg_1115_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => clefia_s1_address01,
      D => q0_reg(3),
      Q => z_14_reg_1115(3),
      R => '0'
    );
\z_14_reg_1115_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => clefia_s1_address01,
      D => q0_reg(4),
      Q => z_14_reg_1115(4),
      R => '0'
    );
\z_14_reg_1115_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => clefia_s1_address01,
      D => q0_reg(5),
      Q => z_14_reg_1115(5),
      R => '0'
    );
\z_14_reg_1115_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => clefia_s1_address01,
      D => q0_reg(6),
      Q => z_14_reg_1115(6),
      R => '0'
    );
\z_14_reg_1115_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => clefia_s1_address01,
      D => q0_reg(7),
      Q => z_14_reg_1115(7),
      R => '0'
    );
\z_15_reg_1141[7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^q\(0),
      I1 => ap_enable_reg_pp0_iter1,
      O => z_15_reg_11410
    );
\z_15_reg_1141_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => z_15_reg_11410,
      D => q0_reg_0(0),
      Q => z_15_reg_1141(0),
      R => '0'
    );
\z_15_reg_1141_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => z_15_reg_11410,
      D => q0_reg_0(1),
      Q => z_15_reg_1141(1),
      R => '0'
    );
\z_15_reg_1141_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => z_15_reg_11410,
      D => q0_reg_0(2),
      Q => z_15_reg_1141(2),
      R => '0'
    );
\z_15_reg_1141_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => z_15_reg_11410,
      D => q0_reg_0(3),
      Q => z_15_reg_1141(3),
      R => '0'
    );
\z_15_reg_1141_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => z_15_reg_11410,
      D => q0_reg_0(4),
      Q => z_15_reg_1141(4),
      R => '0'
    );
\z_15_reg_1141_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => z_15_reg_11410,
      D => q0_reg_0(5),
      Q => z_15_reg_1141(5),
      R => '0'
    );
\z_15_reg_1141_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => z_15_reg_11410,
      D => q0_reg_0(6),
      Q => z_15_reg_1141(6),
      R => '0'
    );
\z_15_reg_1141_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => z_15_reg_11410,
      D => q0_reg_0(7),
      Q => z_15_reg_1141(7),
      R => '0'
    );
\z_reg_1058[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A820"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage3,
      I1 => \ap_CS_fsm_reg_n_0_[0]\,
      I2 => ap_enable_reg_pp0_iter0_reg_0,
      I3 => grp_ClefiaF0Xor_2_fu_722_ap_start_reg,
      O => reg_3081
    );
\z_reg_1058_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_3081,
      D => q0_reg(0),
      Q => z_reg_1058(0),
      R => '0'
    );
\z_reg_1058_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_3081,
      D => q0_reg(1),
      Q => z_reg_1058(1),
      R => '0'
    );
\z_reg_1058_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_3081,
      D => q0_reg(2),
      Q => z_reg_1058(2),
      R => '0'
    );
\z_reg_1058_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_3081,
      D => q0_reg(3),
      Q => z_reg_1058(3),
      R => '0'
    );
\z_reg_1058_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_3081,
      D => q0_reg(4),
      Q => z_reg_1058(4),
      R => '0'
    );
\z_reg_1058_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_3081,
      D => q0_reg(5),
      Q => z_reg_1058(5),
      R => '0'
    );
\z_reg_1058_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_3081,
      D => q0_reg(6),
      Q => z_reg_1058(6),
      R => '0'
    );
\z_reg_1058_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_3081,
      D => q0_reg(7),
      Q => z_reg_1058(7),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_ClefiaKeySet128_Pipeline_VITIS_LOOP_116_1 is
  port (
    ap_enable_reg_pp0_iter1 : out STD_LOGIC;
    ADDRBWRADDR : out STD_LOGIC_VECTOR ( 0 to 0 );
    \zext_ln114_reg_98_reg[3]_0\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    grp_ClefiaKeySet128_fu_176_ap_start_reg_reg : out STD_LOGIC;
    \q0_reg[7]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_116_1_fu_36_ap_start_reg : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    grp_ClefiaKeySet128_fu_176_ap_start_reg : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_ClefiaKeySet128_Pipeline_VITIS_LOOP_116_1;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_ClefiaKeySet128_Pipeline_VITIS_LOOP_116_1 is
  signal add_ln117_fu_74_p2 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal ap_loop_exit_ready_pp0_iter1_reg : STD_LOGIC;
  signal ap_sig_allocacmp_idx_load : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal flow_control_loop_pipe_sequential_init_U_n_4 : STD_LOGIC;
  signal grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_116_1_fu_36_fin_address0 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal idx_fu_300 : STD_LOGIC;
  signal \idx_fu_30_reg_n_0_[0]\ : STD_LOGIC;
  signal \idx_fu_30_reg_n_0_[1]\ : STD_LOGIC;
  signal \idx_fu_30_reg_n_0_[2]\ : STD_LOGIC;
  signal \idx_fu_30_reg_n_0_[3]\ : STD_LOGIC;
  signal p_0_out : STD_LOGIC_VECTOR ( 7 downto 5 );
begin
ap_enable_reg_pp0_iter1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_116_1_fu_36_ap_start_reg,
      Q => ap_enable_reg_pp0_iter1,
      R => ap_rst_n_inv
    );
ap_loop_exit_ready_pp0_iter1_reg_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => flow_control_loop_pipe_sequential_init_U_n_4,
      Q => ap_loop_exit_ready_pp0_iter1_reg,
      R => '0'
    );
flow_control_loop_pipe_sequential_init_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_flow_control_loop_pipe_sequential_init_33
     port map (
      D(3 downto 1) => p_0_out(7 downto 5),
      D(0) => add_ln117_fu_74_p2(0),
      Q(1 downto 0) => Q(1 downto 0),
      add_ln117_fu_74_p2(2 downto 0) => add_ln117_fu_74_p2(3 downto 1),
      \ap_CS_fsm_reg[1]\(1 downto 0) => D(1 downto 0),
      ap_clk => ap_clk,
      ap_loop_exit_ready_pp0_iter1_reg => ap_loop_exit_ready_pp0_iter1_reg,
      ap_loop_exit_ready_pp0_iter1_reg_reg => \idx_fu_30_reg_n_0_[3]\,
      ap_loop_exit_ready_pp0_iter1_reg_reg_0 => \idx_fu_30_reg_n_0_[2]\,
      ap_loop_exit_ready_pp0_iter1_reg_reg_1 => \idx_fu_30_reg_n_0_[0]\,
      ap_loop_exit_ready_pp0_iter1_reg_reg_2 => \idx_fu_30_reg_n_0_[1]\,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      ap_sig_allocacmp_idx_load(3 downto 0) => ap_sig_allocacmp_idx_load(3 downto 0),
      grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_116_1_fu_36_ap_start_reg => grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_116_1_fu_36_ap_start_reg,
      grp_ClefiaKeySet128_fu_176_ap_start_reg => grp_ClefiaKeySet128_fu_176_ap_start_reg,
      grp_ClefiaKeySet128_fu_176_ap_start_reg_reg => grp_ClefiaKeySet128_fu_176_ap_start_reg_reg,
      idx_fu_300 => idx_fu_300,
      \idx_fu_30_reg[0]\ => flow_control_loop_pipe_sequential_init_U_n_4
    );
\idx_fu_30_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => idx_fu_300,
      D => add_ln117_fu_74_p2(0),
      Q => \idx_fu_30_reg_n_0_[0]\,
      R => '0'
    );
\idx_fu_30_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => idx_fu_300,
      D => add_ln117_fu_74_p2(1),
      Q => \idx_fu_30_reg_n_0_[1]\,
      R => '0'
    );
\idx_fu_30_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => idx_fu_300,
      D => add_ln117_fu_74_p2(2),
      Q => \idx_fu_30_reg_n_0_[2]\,
      R => '0'
    );
\idx_fu_30_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => idx_fu_300,
      D => add_ln117_fu_74_p2(3),
      Q => \idx_fu_30_reg_n_0_[3]\,
      R => '0'
    );
\ram_reg_i_9__12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_116_1_fu_36_fin_address0(0),
      I1 => Q(2),
      O => ADDRBWRADDR(0)
    );
skey_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_ClefiaKeySet256_Pipeline_VITIS_LOOP_116_1_skey_ROM_AUTO_1R_34
     port map (
      D(3 downto 1) => p_0_out(7 downto 5),
      D(0) => add_ln117_fu_74_p2(0),
      ap_clk => ap_clk,
      grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_116_1_fu_36_ap_start_reg => grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_116_1_fu_36_ap_start_reg,
      \q0_reg[7]_0\(3 downto 0) => \q0_reg[7]\(3 downto 0)
    );
\zext_ln114_reg_98_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => ap_sig_allocacmp_idx_load(0),
      Q => grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_116_1_fu_36_fin_address0(0),
      R => '0'
    );
\zext_ln114_reg_98_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => ap_sig_allocacmp_idx_load(1),
      Q => \zext_ln114_reg_98_reg[3]_0\(0),
      R => '0'
    );
\zext_ln114_reg_98_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => ap_sig_allocacmp_idx_load(2),
      Q => \zext_ln114_reg_98_reg[3]_0\(1),
      R => '0'
    );
\zext_ln114_reg_98_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => ap_sig_allocacmp_idx_load(3),
      Q => \zext_ln114_reg_98_reg[3]_0\(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_ClefiaKeySet128_Pipeline_VITIS_LOOP_116_115 is
  port (
    ap_enable_reg_pp0_iter1 : out STD_LOGIC;
    ADDRBWRADDR : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \idx66_fu_30_reg[1]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \ap_CS_fsm_reg[7]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \zext_ln114_reg_98_reg[3]_0\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \idx66_fu_30_reg[3]_0\ : out STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_116_115_fu_64_ap_start_reg : in STD_LOGIC;
    ram_reg : in STD_LOGIC;
    ap_ready_int : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    ram_reg_0 : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_ClefiaKeySet128_Pipeline_VITIS_LOOP_116_115;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_ClefiaKeySet128_Pipeline_VITIS_LOOP_116_115 is
  signal ap_loop_exit_ready_pp0_iter1_reg : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_11 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_12 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_13 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_14 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_3 : STD_LOGIC;
  signal grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_116_115_fu_64_fout_address0 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_116_115_fu_64_lk_address0 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal idx66_fu_300 : STD_LOGIC;
  signal \^idx66_fu_30_reg[1]_0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \idx66_fu_30_reg_n_0_[0]\ : STD_LOGIC;
  signal \idx66_fu_30_reg_n_0_[1]\ : STD_LOGIC;
  signal \idx66_fu_30_reg_n_0_[2]\ : STD_LOGIC;
  signal \idx66_fu_30_reg_n_0_[3]\ : STD_LOGIC;
begin
  \idx66_fu_30_reg[1]_0\(0) <= \^idx66_fu_30_reg[1]_0\(0);
ap_enable_reg_pp0_iter1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_116_115_fu_64_ap_start_reg,
      Q => ap_enable_reg_pp0_iter1,
      R => ap_rst_n_inv
    );
ap_loop_exit_ready_pp0_iter1_reg_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => flow_control_loop_pipe_sequential_init_U_n_3,
      Q => ap_loop_exit_ready_pp0_iter1_reg,
      R => '0'
    );
flow_control_loop_pipe_sequential_init_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_flow_control_loop_pipe_sequential_init_39
     port map (
      ADDRBWRADDR(2 downto 0) => ADDRBWRADDR(2 downto 0),
      D(1 downto 0) => D(1 downto 0),
      Q(1 downto 0) => Q(1 downto 0),
      ap_clk => ap_clk,
      ap_loop_exit_ready_pp0_iter1_reg => ap_loop_exit_ready_pp0_iter1_reg,
      ap_loop_exit_ready_pp0_iter1_reg_reg => \idx66_fu_30_reg_n_0_[1]\,
      ap_loop_exit_ready_pp0_iter1_reg_reg_0 => \idx66_fu_30_reg_n_0_[0]\,
      ap_loop_init_int_reg_0 => flow_control_loop_pipe_sequential_init_U_n_14,
      ap_ready_int => ap_ready_int,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_116_115_fu_64_ap_start_reg => grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_116_115_fu_64_ap_start_reg,
      grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_116_115_fu_64_ap_start_reg_reg => \idx66_fu_30_reg_n_0_[2]\,
      grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_116_115_fu_64_ap_start_reg_reg_0 => \idx66_fu_30_reg_n_0_[3]\,
      grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_116_115_fu_64_fout_address0(2 downto 1) => grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_116_115_fu_64_fout_address0(3 downto 2),
      grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_116_115_fu_64_fout_address0(0) => grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_116_115_fu_64_fout_address0(0),
      idx66_fu_300 => idx66_fu_300,
      \idx66_fu_30_reg[0]\ => flow_control_loop_pipe_sequential_init_U_n_12,
      \idx66_fu_30_reg[0]_0\ => flow_control_loop_pipe_sequential_init_U_n_13,
      \idx66_fu_30_reg[1]\(0) => \^idx66_fu_30_reg[1]_0\(0),
      \idx66_fu_30_reg[1]_0\ => flow_control_loop_pipe_sequential_init_U_n_11,
      \idx66_fu_30_reg[2]\ => flow_control_loop_pipe_sequential_init_U_n_3,
      \idx66_fu_30_reg[3]\ => \idx66_fu_30_reg[3]_0\,
      ram_reg => ram_reg,
      ram_reg_0 => ram_reg_0
    );
\idx66_fu_30_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => idx66_fu_300,
      D => flow_control_loop_pipe_sequential_init_U_n_14,
      Q => \idx66_fu_30_reg_n_0_[0]\,
      R => '0'
    );
\idx66_fu_30_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => idx66_fu_300,
      D => flow_control_loop_pipe_sequential_init_U_n_13,
      Q => \idx66_fu_30_reg_n_0_[1]\,
      R => '0'
    );
\idx66_fu_30_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => idx66_fu_300,
      D => flow_control_loop_pipe_sequential_init_U_n_12,
      Q => \idx66_fu_30_reg_n_0_[2]\,
      R => '0'
    );
\idx66_fu_30_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => idx66_fu_300,
      D => flow_control_loop_pipe_sequential_init_U_n_11,
      Q => \idx66_fu_30_reg_n_0_[3]\,
      R => '0'
    );
\ram_reg_i_9__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => Q(2),
      I1 => grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_116_115_fu_64_lk_address0(0),
      O => \ap_CS_fsm_reg[7]\(0)
    );
\zext_ln114_reg_98_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_116_115_fu_64_fout_address0(0),
      Q => grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_116_115_fu_64_lk_address0(0),
      R => '0'
    );
\zext_ln114_reg_98_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \^idx66_fu_30_reg[1]_0\(0),
      Q => \zext_ln114_reg_98_reg[3]_0\(0),
      R => '0'
    );
\zext_ln114_reg_98_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_116_115_fu_64_fout_address0(2),
      Q => \zext_ln114_reg_98_reg[3]_0\(1),
      R => '0'
    );
\zext_ln114_reg_98_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_116_115_fu_64_fout_address0(3),
      Q => \zext_ln114_reg_98_reg[3]_0\(2),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_ClefiaKeySet128_Pipeline_VITIS_LOOP_116_116 is
  port (
    ap_done_cache : out STD_LOGIC;
    ap_enable_reg_pp0_iter1 : out STD_LOGIC;
    grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_116_116_fu_56_ap_ready : out STD_LOGIC;
    \ap_CS_fsm_reg[7]\ : out STD_LOGIC;
    \q0_reg[4]\ : out STD_LOGIC;
    \q0_reg[5]\ : out STD_LOGIC;
    \q0_reg[6]\ : out STD_LOGIC;
    \q0_reg[7]\ : out STD_LOGIC;
    \ap_CS_fsm_reg[2]\ : out STD_LOGIC;
    \zext_ln114_reg_101_reg[3]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_116_116_fu_56_ap_start_reg : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    ap_enable_reg_pp0_iter1_0 : in STD_LOGIC;
    ram_reg : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_ClefiaKeySet128_Pipeline_VITIS_LOOP_116_116;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_ClefiaKeySet128_Pipeline_VITIS_LOOP_116_116 is
  signal add_ln117_fu_75_p2 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^ap_enable_reg_pp0_iter1\ : STD_LOGIC;
  signal ap_sig_allocacmp_idx70_load : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal flow_control_loop_pipe_sequential_init_U_n_1 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_2 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_3 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_8 : STD_LOGIC;
  signal idx70_fu_300 : STD_LOGIC;
  signal idx70_fu_301 : STD_LOGIC;
  signal \idx70_fu_30_reg_n_0_[0]\ : STD_LOGIC;
  signal \idx70_fu_30_reg_n_0_[1]\ : STD_LOGIC;
  signal \idx70_fu_30_reg_n_0_[2]\ : STD_LOGIC;
  signal \idx70_fu_30_reg_n_0_[3]\ : STD_LOGIC;
begin
  ap_enable_reg_pp0_iter1 <= \^ap_enable_reg_pp0_iter1\;
ap_enable_reg_pp0_iter1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => flow_control_loop_pipe_sequential_init_U_n_8,
      Q => \^ap_enable_reg_pp0_iter1\,
      R => '0'
    );
flow_control_loop_pipe_sequential_init_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_flow_control_loop_pipe_sequential_init_37
     port map (
      D(3) => flow_control_loop_pipe_sequential_init_U_n_1,
      D(2) => flow_control_loop_pipe_sequential_init_U_n_2,
      D(1) => flow_control_loop_pipe_sequential_init_U_n_3,
      D(0) => add_ln117_fu_75_p2(0),
      E(0) => idx70_fu_301,
      Q(0) => Q(0),
      add_ln117_fu_75_p2(2 downto 0) => add_ln117_fu_75_p2(3 downto 1),
      \ap_CS_fsm_reg[2]\ => \ap_CS_fsm_reg[2]\,
      ap_clk => ap_clk,
      ap_done_cache => ap_done_cache,
      ap_rst_n => ap_rst_n,
      ap_rst_n_0 => flow_control_loop_pipe_sequential_init_U_n_8,
      ap_rst_n_inv => ap_rst_n_inv,
      grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_116_116_fu_56_ap_start_reg => grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_116_116_fu_56_ap_start_reg,
      idx70_fu_300 => idx70_fu_300,
      \idx70_fu_30_reg[1]\ => grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_116_116_fu_56_ap_ready,
      \idx70_fu_30_reg[3]\(3 downto 0) => ap_sig_allocacmp_idx70_load(3 downto 0),
      \zext_ln114_reg_101_reg[3]\ => \idx70_fu_30_reg_n_0_[0]\,
      \zext_ln114_reg_101_reg[3]_0\ => \idx70_fu_30_reg_n_0_[3]\,
      \zext_ln114_reg_101_reg[3]_1\ => \idx70_fu_30_reg_n_0_[1]\,
      \zext_ln114_reg_101_reg[3]_2\ => \idx70_fu_30_reg_n_0_[2]\
    );
\idx70_fu_30_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => idx70_fu_300,
      D => add_ln117_fu_75_p2(0),
      Q => \idx70_fu_30_reg_n_0_[0]\,
      R => '0'
    );
\idx70_fu_30_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => idx70_fu_300,
      D => add_ln117_fu_75_p2(1),
      Q => \idx70_fu_30_reg_n_0_[1]\,
      R => '0'
    );
\idx70_fu_30_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => idx70_fu_300,
      D => add_ln117_fu_75_p2(2),
      Q => \idx70_fu_30_reg_n_0_[2]\,
      R => '0'
    );
\idx70_fu_30_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => idx70_fu_300,
      D => add_ln117_fu_75_p2(3),
      Q => \idx70_fu_30_reg_n_0_[3]\,
      R => '0'
    );
\ram_reg_i_42__7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF400040"
    )
        port map (
      I0 => Q(2),
      I1 => \^ap_enable_reg_pp0_iter1\,
      I2 => Q(1),
      I3 => Q(3),
      I4 => ap_enable_reg_pp0_iter1_0,
      O => \ap_CS_fsm_reg[7]\
    );
skey_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_ClefiaKeySet256_Pipeline_VITIS_LOOP_116_1_skey_ROM_AUTO_1R_38
     port map (
      D(3) => flow_control_loop_pipe_sequential_init_U_n_1,
      D(2) => flow_control_loop_pipe_sequential_init_U_n_2,
      D(1) => flow_control_loop_pipe_sequential_init_U_n_3,
      D(0) => add_ln117_fu_75_p2(0),
      Q(1 downto 0) => Q(3 downto 2),
      ap_clk => ap_clk,
      grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_116_116_fu_56_ap_start_reg => grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_116_116_fu_56_ap_start_reg,
      \q0_reg[4]_0\ => \q0_reg[4]\,
      \q0_reg[5]_0\ => \q0_reg[5]\,
      \q0_reg[6]_0\ => \q0_reg[6]\,
      \q0_reg[7]_0\ => \q0_reg[7]\,
      ram_reg(3 downto 0) => ram_reg(3 downto 0)
    );
\zext_ln114_reg_101_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => idx70_fu_301,
      D => ap_sig_allocacmp_idx70_load(0),
      Q => \zext_ln114_reg_101_reg[3]_0\(0),
      R => '0'
    );
\zext_ln114_reg_101_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => idx70_fu_301,
      D => ap_sig_allocacmp_idx70_load(1),
      Q => \zext_ln114_reg_101_reg[3]_0\(1),
      R => '0'
    );
\zext_ln114_reg_101_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => idx70_fu_301,
      D => ap_sig_allocacmp_idx70_load(2),
      Q => \zext_ln114_reg_101_reg[3]_0\(2),
      R => '0'
    );
\zext_ln114_reg_101_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => idx70_fu_301,
      D => ap_sig_allocacmp_idx70_load(3),
      Q => \zext_ln114_reg_101_reg[3]_0\(3),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_ClefiaKeySet128_Pipeline_VITIS_LOOP_116_117 is
  port (
    ap_enable_reg_pp0_iter1 : out STD_LOGIC;
    \idx86_load_reg_120_reg[2]_0\ : out STD_LOGIC;
    \idx86_load_reg_120_reg[3]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    grp_ClefiaKeySet128_fu_176_ap_ready : out STD_LOGIC;
    grp_ClefiaKeySet128_fu_176_ap_done : out STD_LOGIC;
    ap_done_cache_reg : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \idx86_load_reg_120_reg[3]_1\ : out STD_LOGIC;
    \idx86_load_reg_120_reg[1]_0\ : out STD_LOGIC;
    \ap_CS_fsm_reg[8]\ : out STD_LOGIC;
    \q0_reg[7]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    ram_reg : in STD_LOGIC;
    ram_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    ram_reg_1 : in STD_LOGIC;
    \ap_CS_fsm_reg[8]_0\ : in STD_LOGIC;
    grp_ClefiaKeySet128_fu_176_ap_start_reg : in STD_LOGIC;
    \ap_CS_fsm_reg[8]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_116_117_fu_79_ap_start_reg : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_ClefiaKeySet128_Pipeline_VITIS_LOOP_116_117;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_ClefiaKeySet128_Pipeline_VITIS_LOOP_116_117 is
  signal add_ln117_fu_77_p2 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal ap_sig_allocacmp_idx86_load : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal flow_control_loop_pipe_sequential_init_U_n_10 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_3 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_4 : STD_LOGIC;
  signal idx86_fu_320 : STD_LOGIC;
  signal \idx86_fu_32_reg_n_0_[0]\ : STD_LOGIC;
  signal \idx86_fu_32_reg_n_0_[1]\ : STD_LOGIC;
  signal \idx86_fu_32_reg_n_0_[2]\ : STD_LOGIC;
  signal \idx86_fu_32_reg_n_0_[3]\ : STD_LOGIC;
  signal idx86_load_reg_120 : STD_LOGIC_VECTOR ( 2 downto 1 );
  signal \^idx86_load_reg_120_reg[3]_0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of ram_reg_i_226 : label is "soft_lutpair268";
  attribute SOFT_HLUTNM of \ram_reg_i_95__3\ : label is "soft_lutpair268";
begin
  \idx86_load_reg_120_reg[3]_0\(1 downto 0) <= \^idx86_load_reg_120_reg[3]_0\(1 downto 0);
ap_enable_reg_pp0_iter1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => flow_control_loop_pipe_sequential_init_U_n_10,
      Q => ap_enable_reg_pp0_iter1,
      R => '0'
    );
flow_control_loop_pipe_sequential_init_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_flow_control_loop_pipe_sequential_init_35
     port map (
      D(0) => D(0),
      Q(2 downto 1) => Q(3 downto 2),
      Q(0) => Q(0),
      add_ln117_fu_77_p2(2 downto 0) => add_ln117_fu_77_p2(3 downto 1),
      \ap_CS_fsm_reg[8]\ => \ap_CS_fsm_reg[8]\,
      \ap_CS_fsm_reg[8]_0\ => \ap_CS_fsm_reg[8]_0\,
      \ap_CS_fsm_reg[8]_1\(0) => \ap_CS_fsm_reg[8]_1\(0),
      ap_clk => ap_clk,
      ap_done_cache_reg_0(1 downto 0) => ap_done_cache_reg(1 downto 0),
      ap_rst_n => ap_rst_n,
      ap_rst_n_0 => flow_control_loop_pipe_sequential_init_U_n_10,
      ap_rst_n_inv => ap_rst_n_inv,
      ap_sig_allocacmp_idx86_load(2 downto 0) => ap_sig_allocacmp_idx86_load(2 downto 0),
      grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_116_117_fu_79_ap_start_reg => grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_116_117_fu_79_ap_start_reg,
      grp_ClefiaKeySet128_fu_176_ap_done => grp_ClefiaKeySet128_fu_176_ap_done,
      grp_ClefiaKeySet128_fu_176_ap_ready => grp_ClefiaKeySet128_fu_176_ap_ready,
      grp_ClefiaKeySet128_fu_176_ap_start_reg => grp_ClefiaKeySet128_fu_176_ap_start_reg,
      idx86_fu_320 => idx86_fu_320,
      \idx86_fu_32_reg[3]\(3) => ap_sig_allocacmp_idx86_load(3),
      \idx86_fu_32_reg[3]\(2) => flow_control_loop_pipe_sequential_init_U_n_3,
      \idx86_fu_32_reg[3]\(1) => flow_control_loop_pipe_sequential_init_U_n_4,
      \idx86_fu_32_reg[3]\(0) => add_ln117_fu_77_p2(0),
      \idx86_fu_32_reg[3]_0\ => \idx86_fu_32_reg_n_0_[0]\,
      \idx86_fu_32_reg[3]_1\ => \idx86_fu_32_reg_n_0_[1]\,
      \idx86_fu_32_reg[3]_2\ => \idx86_fu_32_reg_n_0_[2]\,
      \idx86_fu_32_reg[3]_3\ => \idx86_fu_32_reg_n_0_[3]\
    );
\idx86_fu_32_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => idx86_fu_320,
      D => add_ln117_fu_77_p2(0),
      Q => \idx86_fu_32_reg_n_0_[0]\,
      R => '0'
    );
\idx86_fu_32_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => idx86_fu_320,
      D => add_ln117_fu_77_p2(1),
      Q => \idx86_fu_32_reg_n_0_[1]\,
      R => '0'
    );
\idx86_fu_32_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => idx86_fu_320,
      D => add_ln117_fu_77_p2(2),
      Q => \idx86_fu_32_reg_n_0_[2]\,
      R => '0'
    );
\idx86_fu_32_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => idx86_fu_320,
      D => add_ln117_fu_77_p2(3),
      Q => \idx86_fu_32_reg_n_0_[3]\,
      R => '0'
    );
\idx86_load_reg_120_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => ap_sig_allocacmp_idx86_load(0),
      Q => \^idx86_load_reg_120_reg[3]_0\(0),
      R => '0'
    );
\idx86_load_reg_120_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => ap_sig_allocacmp_idx86_load(1),
      Q => idx86_load_reg_120(1),
      R => '0'
    );
\idx86_load_reg_120_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => ap_sig_allocacmp_idx86_load(2),
      Q => idx86_load_reg_120(2),
      R => '0'
    );
\idx86_load_reg_120_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => ap_sig_allocacmp_idx86_load(3),
      Q => \^idx86_load_reg_120_reg[3]_0\(1),
      R => '0'
    );
ram_reg_i_226: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^idx86_load_reg_120_reg[3]_0\(1),
      I1 => Q(3),
      O => \idx86_load_reg_120_reg[3]_1\
    );
\ram_reg_i_91__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B8BB8800000000"
    )
        port map (
      I0 => idx86_load_reg_120(2),
      I1 => Q(3),
      I2 => ram_reg,
      I3 => ram_reg_0(0),
      I4 => Q(1),
      I5 => ram_reg_1,
      O => \idx86_load_reg_120_reg[2]_0\
    );
\ram_reg_i_95__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => idx86_load_reg_120(1),
      I1 => Q(3),
      O => \idx86_load_reg_120_reg[1]_0\
    );
skey_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_ClefiaKeySet256_Pipeline_VITIS_LOOP_116_1_skey_ROM_AUTO_1R_36
     port map (
      D(3) => ap_sig_allocacmp_idx86_load(3),
      D(2) => flow_control_loop_pipe_sequential_init_U_n_3,
      D(1) => flow_control_loop_pipe_sequential_init_U_n_4,
      D(0) => add_ln117_fu_77_p2(0),
      ap_clk => ap_clk,
      grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_116_117_fu_79_ap_start_reg => grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_116_117_fu_79_ap_start_reg,
      \q0_reg[7]_0\(3 downto 0) => \q0_reg[7]\(3 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_ClefiaKeySet128_Pipeline_VITIS_LOOP_309_1 is
  port (
    ADDRARDADDR : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \ap_CS_fsm_reg[7]_0\ : out STD_LOGIC;
    DIBDI : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \ap_CS_fsm_reg[10]_0\ : out STD_LOGIC;
    ADDRBWRADDR : out STD_LOGIC_VECTOR ( 0 to 0 );
    \ap_CS_fsm_reg[7]_1\ : out STD_LOGIC;
    \ap_CS_fsm_reg[7]_2\ : out STD_LOGIC;
    \ap_CS_fsm_reg[9]_0\ : out STD_LOGIC;
    \or_ln300_reg_1573_reg[5]_0\ : out STD_LOGIC;
    grp_ClefiaKeySet128_fu_176_rk_address1 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \or_ln300_reg_1573_reg[6]_0\ : out STD_LOGIC;
    WEA : out STD_LOGIC_VECTOR ( 0 to 0 );
    \ap_CS_fsm_reg[7]_3\ : out STD_LOGIC;
    lk_ce0 : out STD_LOGIC;
    grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_309_1_fu_70_con128_ce0 : out STD_LOGIC;
    DIADI : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \reg_586_reg[7]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \lk_load_9_reg_1724_reg[7]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_309_1_fu_70_con128_address0 : out STD_LOGIC_VECTOR ( 5 downto 0 );
    \ap_CS_fsm_reg[10]_1\ : out STD_LOGIC;
    \trunc_ln259_reg_1933_reg[6]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \lk_load_12_reg_1795_reg[7]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \lk_load_10_reg_1756_reg[7]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \lk_load_11_reg_1763_reg[7]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \lk_load_13_reg_1802_reg[7]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \ap_CS_fsm_reg[7]_4\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    grp_ClefiaKeySet128_fu_176_rk_address0 : out STD_LOGIC_VECTOR ( 2 downto 0 );
    grp_ClefiaKeySet128_fu_176_rk_we0 : out STD_LOGIC;
    WEBWE : out STD_LOGIC_VECTOR ( 0 to 0 );
    \ap_CS_fsm_reg[7]_5\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    lk_ce1 : out STD_LOGIC;
    \ap_CS_fsm_reg[7]_6\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \ap_CS_fsm_reg[7]_7\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \ap_CS_fsm_reg[7]_8\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \ap_CS_fsm_reg[6]_0\ : out STD_LOGIC;
    ap_clk : in STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC;
    ram_reg : in STD_LOGIC;
    ram_reg_0 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ram_reg_1 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ram_reg_2 : in STD_LOGIC;
    ram_reg_3 : in STD_LOGIC_VECTOR ( 4 downto 0 );
    ram_reg_4 : in STD_LOGIC;
    ram_reg_5 : in STD_LOGIC;
    grp_ClefiaKeySet192_fu_162_rk_ce1 : in STD_LOGIC;
    ram_reg_6 : in STD_LOGIC;
    ram_reg_7 : in STD_LOGIC;
    ram_reg_8 : in STD_LOGIC;
    ram_reg_9 : in STD_LOGIC;
    ram_reg_10 : in STD_LOGIC;
    ram_reg_11 : in STD_LOGIC;
    ram_reg_12 : in STD_LOGIC;
    ram_reg_13 : in STD_LOGIC;
    ram_reg_14 : in STD_LOGIC;
    ram_reg_15 : in STD_LOGIC;
    ram_reg_16 : in STD_LOGIC;
    ram_reg_17 : in STD_LOGIC;
    ram_reg_18 : in STD_LOGIC;
    ram_reg_19 : in STD_LOGIC;
    ram_reg_20 : in STD_LOGIC;
    ram_reg_21 : in STD_LOGIC;
    ram_reg_22 : in STD_LOGIC;
    ram_reg_23 : in STD_LOGIC;
    ram_reg_24 : in STD_LOGIC;
    ram_reg_25 : in STD_LOGIC;
    ram_reg_26 : in STD_LOGIC;
    ram_reg_27 : in STD_LOGIC;
    grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_309_1_fu_70_ap_start_reg : in STD_LOGIC;
    ap_enable_reg_pp0_iter1 : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ram_reg_28 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    ram_reg_29 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ap_enable_reg_pp0_iter1_0 : in STD_LOGIC;
    ap_enable_reg_pp0_iter1_1 : in STD_LOGIC;
    ram_reg_30 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    DOBDO : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \con128_address01__4\ : in STD_LOGIC;
    \lk_load_5_reg_1646_reg[7]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \lk_load_4_reg_1639_reg[7]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \xor_ln124_14_reg_1964_reg[7]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \xor_ln124_13_reg_1943_reg[7]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \xor_ln124_12_reg_1922_reg[7]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \xor_ln124_11_reg_1901_reg[7]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \xor_ln124_10_reg_1885_reg[7]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \xor_ln124_9_reg_1864_reg[7]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_ClefiaKeySet128_Pipeline_VITIS_LOOP_309_1;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_ClefiaKeySet128_Pipeline_VITIS_LOOP_309_1 is
  signal add_ln309_fu_617_p2 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal add_ln309_reg_1504 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal add_ln315_fu_1465_p2 : STD_LOGIC_VECTOR ( 7 downto 5 );
  signal \ap_CS_fsm[0]_i_2__1_n_0\ : STD_LOGIC;
  signal \ap_CS_fsm[1]_i_2__3_n_0\ : STD_LOGIC;
  signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
  signal ap_CS_fsm_pp0_stage1 : STD_LOGIC;
  signal ap_CS_fsm_pp0_stage10 : STD_LOGIC;
  signal ap_CS_fsm_pp0_stage11 : STD_LOGIC;
  signal ap_CS_fsm_pp0_stage12 : STD_LOGIC;
  signal ap_CS_fsm_pp0_stage13 : STD_LOGIC;
  signal ap_CS_fsm_pp0_stage14 : STD_LOGIC;
  signal ap_CS_fsm_pp0_stage15 : STD_LOGIC;
  signal ap_CS_fsm_pp0_stage2 : STD_LOGIC;
  signal ap_CS_fsm_pp0_stage3 : STD_LOGIC;
  signal ap_CS_fsm_pp0_stage4 : STD_LOGIC;
  signal ap_CS_fsm_pp0_stage5 : STD_LOGIC;
  signal ap_CS_fsm_pp0_stage6 : STD_LOGIC;
  signal ap_CS_fsm_pp0_stage7 : STD_LOGIC;
  signal ap_CS_fsm_pp0_stage8 : STD_LOGIC;
  signal ap_CS_fsm_pp0_stage9 : STD_LOGIC;
  signal \^ap_cs_fsm_reg[10]_1\ : STD_LOGIC;
  signal ap_NS_fsm : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal ap_enable_reg_pp0_iter0 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter0_reg : STD_LOGIC;
  signal \ap_enable_reg_pp0_iter0_reg_i_1__3_n_0\ : STD_LOGIC;
  signal ap_enable_reg_pp0_iter1_2 : STD_LOGIC;
  signal \ap_enable_reg_pp0_iter1_i_1__5_n_0\ : STD_LOGIC;
  signal data0 : STD_LOGIC_VECTOR ( 7 downto 4 );
  signal empty_53_reg_1533 : STD_LOGIC;
  signal empty_53_reg_15330 : STD_LOGIC;
  signal empty_53_reg_1533_pp0_iter1_reg : STD_LOGIC;
  signal \^grp_clefiakeyset128_pipeline_vitis_loop_309_1_fu_70_con128_address0\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \^grp_clefiakeyset128_pipeline_vitis_loop_309_1_fu_70_con128_ce0\ : STD_LOGIC;
  signal grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_309_1_fu_70_lk_we1 : STD_LOGIC;
  signal grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_309_1_fu_70_rk_ce1 : STD_LOGIC;
  signal grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_309_1_fu_70_rk_d0 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_309_1_fu_70_rk_we0 : STD_LOGIC;
  signal \^grp_clefiakeyset128_fu_176_rk_address1\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal i_fu_156 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal i_fu_1560 : STD_LOGIC;
  signal i_fu_156026_out : STD_LOGIC;
  signal icmp_ln309_fu_611_p2 : STD_LOGIC;
  signal \icmp_ln309_reg_1500_reg_n_0_[0]\ : STD_LOGIC;
  signal idx74_fu_1520 : STD_LOGIC;
  signal \idx74_fu_152[4]_i_1_n_0\ : STD_LOGIC;
  signal idx74_fu_152_reg : STD_LOGIC_VECTOR ( 7 downto 4 );
  signal idx74_load_1_reg_1562 : STD_LOGIC_VECTOR ( 7 downto 4 );
  signal idx74_load_1_reg_15620 : STD_LOGIC;
  signal lk_load_10_reg_17560 : STD_LOGIC;
  signal \^lk_load_10_reg_1756_reg[7]_0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \^lk_load_11_reg_1763_reg[7]_0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal lk_load_12_reg_17950 : STD_LOGIC;
  signal \^lk_load_12_reg_1795_reg[7]_0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \^lk_load_13_reg_1802_reg[7]_0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \lk_load_2_reg_1600_reg_n_0_[0]\ : STD_LOGIC;
  signal lk_load_4_reg_16390 : STD_LOGIC;
  signal \lk_load_4_reg_1639_reg_n_0_[0]\ : STD_LOGIC;
  signal lk_load_6_reg_16780 : STD_LOGIC;
  signal \lk_load_6_reg_1678_reg_n_0_[0]\ : STD_LOGIC;
  signal lk_load_8_reg_17170 : STD_LOGIC;
  signal \^lk_load_9_reg_1724_reg[7]_0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal lshr_ln1_fu_904_p4 : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal or_ln14_fu_1418_p3 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal or_ln253_i_fu_1145_p3 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal or_ln2_fu_980_p3 : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal or_ln300_reg_1573 : STD_LOGIC_VECTOR ( 7 downto 4 );
  signal or_ln300_reg_15731 : STD_LOGIC;
  signal or_ln3_fu_1000_p3 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal or_ln4_fu_1058_p3 : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal or_ln5_fu_1078_p3 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal or_ln6_fu_1130_p3 : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal or_ln7_fu_1192_p3 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal or_ln8_fu_1210_p3 : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal \q0_reg_i_14__5_n_0\ : STD_LOGIC;
  signal \q0_reg_i_34__0_n_0\ : STD_LOGIC;
  signal \ram_reg_i_100__1_n_0\ : STD_LOGIC;
  signal \ram_reg_i_101__1_n_0\ : STD_LOGIC;
  signal \ram_reg_i_102__1_n_0\ : STD_LOGIC;
  signal ram_reg_i_103_n_0 : STD_LOGIC;
  signal \ram_reg_i_104__1_n_0\ : STD_LOGIC;
  signal \ram_reg_i_105__1_n_0\ : STD_LOGIC;
  signal \ram_reg_i_106__4_n_0\ : STD_LOGIC;
  signal \ram_reg_i_107__1_n_0\ : STD_LOGIC;
  signal \ram_reg_i_108__1_n_0\ : STD_LOGIC;
  signal \ram_reg_i_109__4_n_0\ : STD_LOGIC;
  signal \ram_reg_i_110__1_n_0\ : STD_LOGIC;
  signal \ram_reg_i_111__1_n_0\ : STD_LOGIC;
  signal \ram_reg_i_112__4_n_0\ : STD_LOGIC;
  signal \ram_reg_i_113__1_n_0\ : STD_LOGIC;
  signal \ram_reg_i_114__1_n_0\ : STD_LOGIC;
  signal \ram_reg_i_115__4_n_0\ : STD_LOGIC;
  signal \ram_reg_i_116__1_n_0\ : STD_LOGIC;
  signal \ram_reg_i_117__1_n_0\ : STD_LOGIC;
  signal \ram_reg_i_118__1_n_0\ : STD_LOGIC;
  signal \ram_reg_i_119__4_n_0\ : STD_LOGIC;
  signal \ram_reg_i_120__1_n_0\ : STD_LOGIC;
  signal \ram_reg_i_121__4_n_0\ : STD_LOGIC;
  signal \ram_reg_i_122__1_n_0\ : STD_LOGIC;
  signal \ram_reg_i_123__1_n_0\ : STD_LOGIC;
  signal \ram_reg_i_124__4_n_0\ : STD_LOGIC;
  signal \ram_reg_i_125__1_n_0\ : STD_LOGIC;
  signal \ram_reg_i_126__1_n_0\ : STD_LOGIC;
  signal \ram_reg_i_147__1_n_0\ : STD_LOGIC;
  signal \ram_reg_i_148__1_n_0\ : STD_LOGIC;
  signal \ram_reg_i_159__1_n_0\ : STD_LOGIC;
  signal \ram_reg_i_160__1_n_0\ : STD_LOGIC;
  signal \ram_reg_i_166__1_n_0\ : STD_LOGIC;
  signal \ram_reg_i_167__1_n_0\ : STD_LOGIC;
  signal \ram_reg_i_168__1_n_0\ : STD_LOGIC;
  signal ram_reg_i_177_n_0 : STD_LOGIC;
  signal ram_reg_i_183_n_0 : STD_LOGIC;
  signal ram_reg_i_187_n_0 : STD_LOGIC;
  signal ram_reg_i_189_n_0 : STD_LOGIC;
  signal ram_reg_i_192_n_0 : STD_LOGIC;
  signal ram_reg_i_196_n_0 : STD_LOGIC;
  signal ram_reg_i_197_n_0 : STD_LOGIC;
  signal ram_reg_i_200_n_0 : STD_LOGIC;
  signal ram_reg_i_208_n_0 : STD_LOGIC;
  signal ram_reg_i_209_n_0 : STD_LOGIC;
  signal ram_reg_i_210_n_0 : STD_LOGIC;
  signal ram_reg_i_216_n_0 : STD_LOGIC;
  signal ram_reg_i_217_n_0 : STD_LOGIC;
  signal ram_reg_i_218_n_0 : STD_LOGIC;
  signal ram_reg_i_223_n_0 : STD_LOGIC;
  signal ram_reg_i_224_n_0 : STD_LOGIC;
  signal ram_reg_i_225_n_0 : STD_LOGIC;
  signal ram_reg_i_231_n_0 : STD_LOGIC;
  signal ram_reg_i_232_n_0 : STD_LOGIC;
  signal ram_reg_i_233_n_0 : STD_LOGIC;
  signal ram_reg_i_238_n_0 : STD_LOGIC;
  signal ram_reg_i_239_n_0 : STD_LOGIC;
  signal ram_reg_i_255_n_0 : STD_LOGIC;
  signal ram_reg_i_256_n_0 : STD_LOGIC;
  signal ram_reg_i_257_n_0 : STD_LOGIC;
  signal ram_reg_i_264_n_0 : STD_LOGIC;
  signal ram_reg_i_265_n_0 : STD_LOGIC;
  signal ram_reg_i_270_n_0 : STD_LOGIC;
  signal ram_reg_i_271_n_0 : STD_LOGIC;
  signal ram_reg_i_272_n_0 : STD_LOGIC;
  signal ram_reg_i_273_n_0 : STD_LOGIC;
  signal ram_reg_i_274_n_0 : STD_LOGIC;
  signal ram_reg_i_275_n_0 : STD_LOGIC;
  signal ram_reg_i_276_n_0 : STD_LOGIC;
  signal ram_reg_i_277_n_0 : STD_LOGIC;
  signal ram_reg_i_278_n_0 : STD_LOGIC;
  signal ram_reg_i_279_n_0 : STD_LOGIC;
  signal ram_reg_i_280_n_0 : STD_LOGIC;
  signal ram_reg_i_281_n_0 : STD_LOGIC;
  signal ram_reg_i_282_n_0 : STD_LOGIC;
  signal ram_reg_i_283_n_0 : STD_LOGIC;
  signal ram_reg_i_284_n_0 : STD_LOGIC;
  signal ram_reg_i_285_n_0 : STD_LOGIC;
  signal ram_reg_i_286_n_0 : STD_LOGIC;
  signal ram_reg_i_287_n_0 : STD_LOGIC;
  signal ram_reg_i_288_n_0 : STD_LOGIC;
  signal ram_reg_i_289_n_0 : STD_LOGIC;
  signal ram_reg_i_290_n_0 : STD_LOGIC;
  signal ram_reg_i_291_n_0 : STD_LOGIC;
  signal ram_reg_i_292_n_0 : STD_LOGIC;
  signal ram_reg_i_293_n_0 : STD_LOGIC;
  signal ram_reg_i_294_n_0 : STD_LOGIC;
  signal ram_reg_i_295_n_0 : STD_LOGIC;
  signal ram_reg_i_296_n_0 : STD_LOGIC;
  signal ram_reg_i_297_n_0 : STD_LOGIC;
  signal ram_reg_i_298_n_0 : STD_LOGIC;
  signal ram_reg_i_299_n_0 : STD_LOGIC;
  signal \ram_reg_i_29__5_n_0\ : STD_LOGIC;
  signal ram_reg_i_300_n_0 : STD_LOGIC;
  signal ram_reg_i_301_n_0 : STD_LOGIC;
  signal ram_reg_i_302_n_0 : STD_LOGIC;
  signal ram_reg_i_303_n_0 : STD_LOGIC;
  signal ram_reg_i_304_n_0 : STD_LOGIC;
  signal ram_reg_i_305_n_0 : STD_LOGIC;
  signal ram_reg_i_306_n_0 : STD_LOGIC;
  signal ram_reg_i_307_n_0 : STD_LOGIC;
  signal ram_reg_i_308_n_0 : STD_LOGIC;
  signal ram_reg_i_309_n_0 : STD_LOGIC;
  signal \ram_reg_i_30__3_n_0\ : STD_LOGIC;
  signal ram_reg_i_310_n_0 : STD_LOGIC;
  signal ram_reg_i_311_n_0 : STD_LOGIC;
  signal ram_reg_i_312_n_0 : STD_LOGIC;
  signal ram_reg_i_313_n_0 : STD_LOGIC;
  signal ram_reg_i_316_n_0 : STD_LOGIC;
  signal ram_reg_i_317_n_0 : STD_LOGIC;
  signal ram_reg_i_318_n_0 : STD_LOGIC;
  signal \ram_reg_i_31__4_n_0\ : STD_LOGIC;
  signal ram_reg_i_321_n_0 : STD_LOGIC;
  signal ram_reg_i_322_n_0 : STD_LOGIC;
  signal ram_reg_i_323_n_0 : STD_LOGIC;
  signal ram_reg_i_326_n_0 : STD_LOGIC;
  signal ram_reg_i_327_n_0 : STD_LOGIC;
  signal ram_reg_i_328_n_0 : STD_LOGIC;
  signal \ram_reg_i_32__5_n_0\ : STD_LOGIC;
  signal ram_reg_i_331_n_0 : STD_LOGIC;
  signal ram_reg_i_332_n_0 : STD_LOGIC;
  signal ram_reg_i_333_n_0 : STD_LOGIC;
  signal ram_reg_i_336_n_0 : STD_LOGIC;
  signal ram_reg_i_337_n_0 : STD_LOGIC;
  signal ram_reg_i_338_n_0 : STD_LOGIC;
  signal \ram_reg_i_33__5_n_0\ : STD_LOGIC;
  signal ram_reg_i_341_n_0 : STD_LOGIC;
  signal ram_reg_i_342_n_0 : STD_LOGIC;
  signal ram_reg_i_343_n_0 : STD_LOGIC;
  signal ram_reg_i_344_n_0 : STD_LOGIC;
  signal ram_reg_i_347_n_0 : STD_LOGIC;
  signal ram_reg_i_348_n_0 : STD_LOGIC;
  signal ram_reg_i_349_n_0 : STD_LOGIC;
  signal \ram_reg_i_34__5_n_0\ : STD_LOGIC;
  signal ram_reg_i_352_n_0 : STD_LOGIC;
  signal ram_reg_i_353_n_0 : STD_LOGIC;
  signal \ram_reg_i_35__4_n_0\ : STD_LOGIC;
  signal \ram_reg_i_36__12_n_0\ : STD_LOGIC;
  signal \ram_reg_i_37__5_n_0\ : STD_LOGIC;
  signal ram_reg_i_384_n_0 : STD_LOGIC;
  signal ram_reg_i_387_n_0 : STD_LOGIC;
  signal ram_reg_i_388_n_0 : STD_LOGIC;
  signal ram_reg_i_389_n_0 : STD_LOGIC;
  signal \ram_reg_i_38__5_n_0\ : STD_LOGIC;
  signal ram_reg_i_396_n_0 : STD_LOGIC;
  signal ram_reg_i_397_n_0 : STD_LOGIC;
  signal ram_reg_i_398_n_0 : STD_LOGIC;
  signal ram_reg_i_399_n_0 : STD_LOGIC;
  signal \ram_reg_i_39__5_n_0\ : STD_LOGIC;
  signal ram_reg_i_400_n_0 : STD_LOGIC;
  signal ram_reg_i_401_n_0 : STD_LOGIC;
  signal ram_reg_i_402_n_0 : STD_LOGIC;
  signal ram_reg_i_403_n_0 : STD_LOGIC;
  signal ram_reg_i_404_n_0 : STD_LOGIC;
  signal \ram_reg_i_40__3_n_0\ : STD_LOGIC;
  signal ram_reg_i_413_n_0 : STD_LOGIC;
  signal ram_reg_i_414_n_0 : STD_LOGIC;
  signal ram_reg_i_415_n_0 : STD_LOGIC;
  signal ram_reg_i_416_n_0 : STD_LOGIC;
  signal ram_reg_i_417_n_0 : STD_LOGIC;
  signal \ram_reg_i_41__5_n_0\ : STD_LOGIC;
  signal \ram_reg_i_41__6_n_0\ : STD_LOGIC;
  signal ram_reg_i_424_n_0 : STD_LOGIC;
  signal ram_reg_i_425_n_0 : STD_LOGIC;
  signal ram_reg_i_426_n_0 : STD_LOGIC;
  signal ram_reg_i_427_n_0 : STD_LOGIC;
  signal ram_reg_i_428_n_0 : STD_LOGIC;
  signal \ram_reg_i_42__4_n_0\ : STD_LOGIC;
  signal ram_reg_i_436_n_0 : STD_LOGIC;
  signal ram_reg_i_437_n_0 : STD_LOGIC;
  signal ram_reg_i_438_n_0 : STD_LOGIC;
  signal ram_reg_i_439_n_0 : STD_LOGIC;
  signal \ram_reg_i_43__4_n_0\ : STD_LOGIC;
  signal ram_reg_i_440_n_0 : STD_LOGIC;
  signal ram_reg_i_447_n_0 : STD_LOGIC;
  signal ram_reg_i_448_n_0 : STD_LOGIC;
  signal \ram_reg_i_44__4_n_0\ : STD_LOGIC;
  signal ram_reg_i_455_n_0 : STD_LOGIC;
  signal \ram_reg_i_45__6_n_0\ : STD_LOGIC;
  signal ram_reg_i_461_n_0 : STD_LOGIC;
  signal ram_reg_i_464_n_0 : STD_LOGIC;
  signal ram_reg_i_465_n_0 : STD_LOGIC;
  signal ram_reg_i_466_n_0 : STD_LOGIC;
  signal ram_reg_i_467_n_0 : STD_LOGIC;
  signal ram_reg_i_468_n_0 : STD_LOGIC;
  signal ram_reg_i_469_n_0 : STD_LOGIC;
  signal \ram_reg_i_46__5_n_0\ : STD_LOGIC;
  signal ram_reg_i_470_n_0 : STD_LOGIC;
  signal ram_reg_i_471_n_0 : STD_LOGIC;
  signal ram_reg_i_472_n_0 : STD_LOGIC;
  signal ram_reg_i_473_n_0 : STD_LOGIC;
  signal ram_reg_i_474_n_0 : STD_LOGIC;
  signal ram_reg_i_475_n_0 : STD_LOGIC;
  signal ram_reg_i_476_n_0 : STD_LOGIC;
  signal ram_reg_i_477_n_0 : STD_LOGIC;
  signal ram_reg_i_478_n_0 : STD_LOGIC;
  signal ram_reg_i_479_n_0 : STD_LOGIC;
  signal \ram_reg_i_47__5_n_0\ : STD_LOGIC;
  signal ram_reg_i_480_n_0 : STD_LOGIC;
  signal ram_reg_i_481_n_0 : STD_LOGIC;
  signal ram_reg_i_482_n_0 : STD_LOGIC;
  signal ram_reg_i_483_n_0 : STD_LOGIC;
  signal ram_reg_i_484_n_0 : STD_LOGIC;
  signal ram_reg_i_485_n_0 : STD_LOGIC;
  signal ram_reg_i_486_n_0 : STD_LOGIC;
  signal ram_reg_i_487_n_0 : STD_LOGIC;
  signal \ram_reg_i_48__5_n_0\ : STD_LOGIC;
  signal ram_reg_i_490_n_0 : STD_LOGIC;
  signal ram_reg_i_491_n_0 : STD_LOGIC;
  signal ram_reg_i_492_n_0 : STD_LOGIC;
  signal ram_reg_i_493_n_0 : STD_LOGIC;
  signal ram_reg_i_494_n_0 : STD_LOGIC;
  signal ram_reg_i_497_n_0 : STD_LOGIC;
  signal ram_reg_i_498_n_0 : STD_LOGIC;
  signal ram_reg_i_499_n_0 : STD_LOGIC;
  signal \ram_reg_i_49__5_n_0\ : STD_LOGIC;
  signal ram_reg_i_500_n_0 : STD_LOGIC;
  signal ram_reg_i_503_n_0 : STD_LOGIC;
  signal ram_reg_i_504_n_0 : STD_LOGIC;
  signal ram_reg_i_505_n_0 : STD_LOGIC;
  signal ram_reg_i_506_n_0 : STD_LOGIC;
  signal ram_reg_i_509_n_0 : STD_LOGIC;
  signal \ram_reg_i_50__5_n_0\ : STD_LOGIC;
  signal ram_reg_i_510_n_0 : STD_LOGIC;
  signal ram_reg_i_511_n_0 : STD_LOGIC;
  signal ram_reg_i_512_n_0 : STD_LOGIC;
  signal ram_reg_i_517_n_0 : STD_LOGIC;
  signal ram_reg_i_518_n_0 : STD_LOGIC;
  signal ram_reg_i_519_n_0 : STD_LOGIC;
  signal \ram_reg_i_51__5_n_0\ : STD_LOGIC;
  signal ram_reg_i_520_n_0 : STD_LOGIC;
  signal ram_reg_i_524_n_0 : STD_LOGIC;
  signal ram_reg_i_525_n_0 : STD_LOGIC;
  signal ram_reg_i_526_n_0 : STD_LOGIC;
  signal ram_reg_i_527_n_0 : STD_LOGIC;
  signal \ram_reg_i_52__5_n_0\ : STD_LOGIC;
  signal ram_reg_i_531_n_0 : STD_LOGIC;
  signal ram_reg_i_532_n_0 : STD_LOGIC;
  signal ram_reg_i_533_n_0 : STD_LOGIC;
  signal ram_reg_i_534_n_0 : STD_LOGIC;
  signal ram_reg_i_538_n_0 : STD_LOGIC;
  signal \ram_reg_i_53__4_n_0\ : STD_LOGIC;
  signal ram_reg_i_548_n_0 : STD_LOGIC;
  signal ram_reg_i_549_n_0 : STD_LOGIC;
  signal \ram_reg_i_54__5_n_0\ : STD_LOGIC;
  signal \ram_reg_i_55__5_n_0\ : STD_LOGIC;
  signal \ram_reg_i_56__4_n_0\ : STD_LOGIC;
  signal \ram_reg_i_57__5_n_0\ : STD_LOGIC;
  signal ram_reg_i_580_n_0 : STD_LOGIC;
  signal ram_reg_i_583_n_0 : STD_LOGIC;
  signal \ram_reg_i_58__6_n_0\ : STD_LOGIC;
  signal \ram_reg_i_59__3_n_0\ : STD_LOGIC;
  signal \ram_reg_i_60__3_n_0\ : STD_LOGIC;
  signal \ram_reg_i_60__7_n_0\ : STD_LOGIC;
  signal \ram_reg_i_61__3_n_0\ : STD_LOGIC;
  signal \ram_reg_i_62__3_n_0\ : STD_LOGIC;
  signal \ram_reg_i_63__2_n_0\ : STD_LOGIC;
  signal \ram_reg_i_64__3_n_0\ : STD_LOGIC;
  signal \ram_reg_i_65__3_n_0\ : STD_LOGIC;
  signal \ram_reg_i_66__4_n_0\ : STD_LOGIC;
  signal \ram_reg_i_67__3_n_0\ : STD_LOGIC;
  signal \ram_reg_i_68__3_n_0\ : STD_LOGIC;
  signal \ram_reg_i_68__7_n_0\ : STD_LOGIC;
  signal \ram_reg_i_69__3_n_0\ : STD_LOGIC;
  signal \ram_reg_i_70__3_n_0\ : STD_LOGIC;
  signal \ram_reg_i_71__3_n_0\ : STD_LOGIC;
  signal \ram_reg_i_72__2_n_0\ : STD_LOGIC;
  signal \ram_reg_i_73__2_n_0\ : STD_LOGIC;
  signal \ram_reg_i_74__1_n_0\ : STD_LOGIC;
  signal \ram_reg_i_75__1_n_0\ : STD_LOGIC;
  signal \ram_reg_i_76__1_n_0\ : STD_LOGIC;
  signal \ram_reg_i_78__1_n_0\ : STD_LOGIC;
  signal \ram_reg_i_79__1_n_0\ : STD_LOGIC;
  signal \ram_reg_i_80__1_n_0\ : STD_LOGIC;
  signal \ram_reg_i_81__1_n_0\ : STD_LOGIC;
  signal \ram_reg_i_82__1_n_0\ : STD_LOGIC;
  signal \ram_reg_i_83__1_n_0\ : STD_LOGIC;
  signal \ram_reg_i_84__1_n_0\ : STD_LOGIC;
  signal \ram_reg_i_85__1_n_0\ : STD_LOGIC;
  signal \ram_reg_i_86__1_n_0\ : STD_LOGIC;
  signal \ram_reg_i_87__1_n_0\ : STD_LOGIC;
  signal \ram_reg_i_88__1_n_0\ : STD_LOGIC;
  signal \ram_reg_i_89__1_n_0\ : STD_LOGIC;
  signal \ram_reg_i_90__1_n_0\ : STD_LOGIC;
  signal \ram_reg_i_91__1_n_0\ : STD_LOGIC;
  signal \ram_reg_i_92__1_n_0\ : STD_LOGIC;
  signal \ram_reg_i_93__1_n_0\ : STD_LOGIC;
  signal \ram_reg_i_94__1_n_0\ : STD_LOGIC;
  signal \ram_reg_i_94__2_n_0\ : STD_LOGIC;
  signal \ram_reg_i_95__1_n_0\ : STD_LOGIC;
  signal \ram_reg_i_96__1_n_0\ : STD_LOGIC;
  signal \ram_reg_i_97__1_n_0\ : STD_LOGIC;
  signal reg_5860 : STD_LOGIC;
  signal \^reg_586_reg[7]_0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal reg_590 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal reg_5900 : STD_LOGIC;
  signal rk_addr_10_reg_1896 : STD_LOGIC_VECTOR ( 7 downto 4 );
  signal rk_addr_10_reg_18960 : STD_LOGIC;
  signal rk_addr_11_reg_1917 : STD_LOGIC_VECTOR ( 7 downto 4 );
  signal rk_addr_11_reg_19170 : STD_LOGIC;
  signal rk_addr_12_reg_1938 : STD_LOGIC_VECTOR ( 7 downto 4 );
  signal rk_addr_12_reg_19380 : STD_LOGIC;
  signal rk_addr_13_reg_1959 : STD_LOGIC_VECTOR ( 7 downto 4 );
  signal rk_addr_13_reg_19590 : STD_LOGIC;
  signal rk_addr_14_reg_1975 : STD_LOGIC_VECTOR ( 7 downto 4 );
  signal rk_addr_15_reg_1986 : STD_LOGIC_VECTOR ( 7 downto 4 );
  signal rk_addr_1_reg_1624 : STD_LOGIC_VECTOR ( 7 downto 4 );
  signal rk_addr_1_reg_16241 : STD_LOGIC;
  signal rk_addr_2_reg_1663 : STD_LOGIC_VECTOR ( 7 downto 4 );
  signal rk_addr_2_reg_16631 : STD_LOGIC;
  signal rk_addr_3_reg_1702 : STD_LOGIC_VECTOR ( 7 downto 4 );
  signal rk_addr_3_reg_17021 : STD_LOGIC;
  signal rk_addr_4_reg_1741 : STD_LOGIC_VECTOR ( 7 downto 4 );
  signal rk_addr_4_reg_17411 : STD_LOGIC;
  signal rk_addr_5_reg_1780 : STD_LOGIC_VECTOR ( 7 downto 4 );
  signal rk_addr_5_reg_17801 : STD_LOGIC;
  signal rk_addr_6_reg_1809 : STD_LOGIC_VECTOR ( 7 downto 4 );
  signal rk_addr_6_reg_18091 : STD_LOGIC;
  signal \rk_addr_7_reg_1834_reg_n_0_[4]\ : STD_LOGIC;
  signal \rk_addr_7_reg_1834_reg_n_0_[5]\ : STD_LOGIC;
  signal \rk_addr_7_reg_1834_reg_n_0_[6]\ : STD_LOGIC;
  signal \rk_addr_7_reg_1834_reg_n_0_[7]\ : STD_LOGIC;
  signal rk_addr_8_reg_1854 : STD_LOGIC_VECTOR ( 7 downto 4 );
  signal rk_addr_8_reg_18540 : STD_LOGIC;
  signal rk_addr_9_reg_1880 : STD_LOGIC_VECTOR ( 7 downto 4 );
  signal rk_addr_9_reg_18800 : STD_LOGIC;
  signal shl_ln_fu_623_p3 : STD_LOGIC_VECTOR ( 7 downto 4 );
  signal shl_ln_reg_1509 : STD_LOGIC_VECTOR ( 7 downto 5 );
  signal tmp_8_reg_1829 : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal trunc_ln248_reg_1824 : STD_LOGIC;
  signal trunc_ln250_reg_1849 : STD_LOGIC;
  signal trunc_ln250_reg_18490 : STD_LOGIC;
  signal trunc_ln252_reg_1875 : STD_LOGIC;
  signal trunc_ln257_reg_1912 : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal trunc_ln259_reg_1933 : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal trunc_ln261_reg_1954 : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal xor_ln124_10_reg_1885 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal xor_ln124_11_reg_1901 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal xor_ln124_12_reg_1922 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal xor_ln124_13_reg_1943 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal xor_ln124_14_reg_1964 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal xor_ln124_15_fu_1437_p2 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal xor_ln124_15_reg_1980 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal xor_ln124_1_fu_694_p2 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal xor_ln124_1_reg_1629 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal xor_ln124_2_fu_727_p2 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal xor_ln124_2_reg_1668 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal xor_ln124_3_fu_759_p2 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal xor_ln124_3_reg_1707 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal xor_ln124_4_fu_791_p2 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal xor_ln124_4_reg_1746 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal xor_ln124_5_reg_1785 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \xor_ln124_5_reg_1785[0]_i_1_n_0\ : STD_LOGIC;
  signal \xor_ln124_5_reg_1785[1]_i_1_n_0\ : STD_LOGIC;
  signal \xor_ln124_5_reg_1785[2]_i_1_n_0\ : STD_LOGIC;
  signal \xor_ln124_5_reg_1785[3]_i_1_n_0\ : STD_LOGIC;
  signal \xor_ln124_5_reg_1785[4]_i_1_n_0\ : STD_LOGIC;
  signal \xor_ln124_5_reg_1785[5]_i_1_n_0\ : STD_LOGIC;
  signal \xor_ln124_5_reg_1785[6]_i_1_n_0\ : STD_LOGIC;
  signal \xor_ln124_5_reg_1785[7]_i_1_n_0\ : STD_LOGIC;
  signal xor_ln124_6_fu_855_p2 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal xor_ln124_6_reg_1814 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal xor_ln124_7_fu_949_p2 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal xor_ln124_7_reg_1839 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal xor_ln124_8_fu_1022_p2 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal xor_ln124_8_reg_1859 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal xor_ln124_9_reg_1864 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal xor_ln124_fu_667_p2 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal xor_ln124_reg_1590 : STD_LOGIC_VECTOR ( 7 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \ap_CS_fsm[0]_i_2__1\ : label is "soft_lutpair326";
  attribute SOFT_HLUTNM of \ap_CS_fsm[1]_i_1__9\ : label is "soft_lutpair330";
  attribute SOFT_HLUTNM of \ap_CS_fsm[8]_i_1__1\ : label is "soft_lutpair332";
  attribute FSM_ENCODING : string;
  attribute FSM_ENCODING of \ap_CS_fsm_reg[0]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[10]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[11]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[12]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[13]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[14]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[15]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[1]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[2]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[3]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[4]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[5]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[6]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[7]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[8]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[9]\ : label is "none";
  attribute SOFT_HLUTNM of \ap_enable_reg_pp0_iter1_i_1__5\ : label is "soft_lutpair331";
  attribute SOFT_HLUTNM of \idx74_fu_152[5]_i_1\ : label is "soft_lutpair333";
  attribute SOFT_HLUTNM of \idx74_fu_152[6]_i_1\ : label is "soft_lutpair345";
  attribute SOFT_HLUTNM of \idx74_fu_152[7]_i_2\ : label is "soft_lutpair345";
  attribute SOFT_HLUTNM of \q0_reg_i_14__5\ : label is "soft_lutpair335";
  attribute SOFT_HLUTNM of \q0_reg_i_34__0\ : label is "soft_lutpair330";
  attribute SOFT_HLUTNM of \ram_reg_i_107__1\ : label is "soft_lutpair323";
  attribute SOFT_HLUTNM of \ram_reg_i_113__1\ : label is "soft_lutpair322";
  attribute SOFT_HLUTNM of \ram_reg_i_116__1\ : label is "soft_lutpair321";
  attribute SOFT_HLUTNM of \ram_reg_i_120__1\ : label is "soft_lutpair320";
  attribute SOFT_HLUTNM of \ram_reg_i_125__1\ : label is "soft_lutpair319";
  attribute SOFT_HLUTNM of \ram_reg_i_159__1\ : label is "soft_lutpair338";
  attribute SOFT_HLUTNM of \ram_reg_i_167__1\ : label is "soft_lutpair328";
  attribute SOFT_HLUTNM of ram_reg_i_187 : label is "soft_lutpair333";
  attribute SOFT_HLUTNM of ram_reg_i_192 : label is "soft_lutpair326";
  attribute SOFT_HLUTNM of ram_reg_i_238 : label is "soft_lutpair317";
  attribute SOFT_HLUTNM of ram_reg_i_257 : label is "soft_lutpair317";
  attribute SOFT_HLUTNM of ram_reg_i_270 : label is "soft_lutpair325";
  attribute SOFT_HLUTNM of ram_reg_i_279 : label is "soft_lutpair346";
  attribute SOFT_HLUTNM of \ram_reg_i_29__5\ : label is "soft_lutpair337";
  attribute SOFT_HLUTNM of \ram_reg_i_30__3\ : label is "soft_lutpair334";
  attribute SOFT_HLUTNM of \ram_reg_i_31__4\ : label is "soft_lutpair327";
  attribute SOFT_HLUTNM of ram_reg_i_343 : label is "soft_lutpair328";
  attribute SOFT_HLUTNM of ram_reg_i_352 : label is "soft_lutpair334";
  attribute SOFT_HLUTNM of ram_reg_i_353 : label is "soft_lutpair332";
  attribute SOFT_HLUTNM of ram_reg_i_389 : label is "soft_lutpair324";
  attribute SOFT_HLUTNM of ram_reg_i_448 : label is "soft_lutpair331";
  attribute SOFT_HLUTNM of ram_reg_i_461 : label is "soft_lutpair335";
  attribute SOFT_HLUTNM of ram_reg_i_465 : label is "soft_lutpair318";
  attribute SOFT_HLUTNM of ram_reg_i_468 : label is "soft_lutpair324";
  attribute SOFT_HLUTNM of ram_reg_i_474 : label is "soft_lutpair338";
  attribute SOFT_HLUTNM of \ram_reg_i_49__5\ : label is "soft_lutpair343";
  attribute SOFT_HLUTNM of \ram_reg_i_52__5\ : label is "soft_lutpair344";
  attribute SOFT_HLUTNM of \ram_reg_i_53__4\ : label is "soft_lutpair343";
  attribute SOFT_HLUTNM of \ram_reg_i_53__8\ : label is "soft_lutpair316";
  attribute SOFT_HLUTNM of ram_reg_i_548 : label is "soft_lutpair318";
  attribute SOFT_HLUTNM of \ram_reg_i_57__5\ : label is "soft_lutpair342";
  attribute SOFT_HLUTNM of ram_reg_i_580 : label is "soft_lutpair325";
  attribute SOFT_HLUTNM of \ram_reg_i_61__3\ : label is "soft_lutpair342";
  attribute SOFT_HLUTNM of \ram_reg_i_65__3\ : label is "soft_lutpair340";
  attribute SOFT_HLUTNM of \ram_reg_i_68__3\ : label is "soft_lutpair341";
  attribute SOFT_HLUTNM of \ram_reg_i_69__3\ : label is "soft_lutpair340";
  attribute SOFT_HLUTNM of \ram_reg_i_73__2\ : label is "soft_lutpair337";
  attribute SOFT_HLUTNM of \ram_reg_i_76__1\ : label is "soft_lutpair339";
  attribute SOFT_HLUTNM of \ram_reg_i_79__1\ : label is "soft_lutpair327";
  attribute SOFT_HLUTNM of \ram_reg_i_80__1\ : label is "soft_lutpair346";
  attribute SOFT_HLUTNM of \ram_reg_i_95__1\ : label is "soft_lutpair329";
  attribute SOFT_HLUTNM of \ram_reg_i_97__1\ : label is "soft_lutpair329";
  attribute SOFT_HLUTNM of \rk_addr_15_reg_1986[5]_i_1\ : label is "soft_lutpair316";
  attribute SOFT_HLUTNM of \rk_addr_15_reg_1986[6]_i_1\ : label is "soft_lutpair336";
  attribute SOFT_HLUTNM of \rk_addr_15_reg_1986[7]_i_1\ : label is "soft_lutpair336";
  attribute SOFT_HLUTNM of \xor_ln124_15_reg_1980[7]_i_1\ : label is "soft_lutpair339";
  attribute SOFT_HLUTNM of \xor_ln124_reg_1590[0]_i_1\ : label is "soft_lutpair319";
  attribute SOFT_HLUTNM of \xor_ln124_reg_1590[1]_i_1\ : label is "soft_lutpair341";
  attribute SOFT_HLUTNM of \xor_ln124_reg_1590[2]_i_1\ : label is "soft_lutpair320";
  attribute SOFT_HLUTNM of \xor_ln124_reg_1590[3]_i_1\ : label is "soft_lutpair321";
  attribute SOFT_HLUTNM of \xor_ln124_reg_1590[4]_i_1\ : label is "soft_lutpair322";
  attribute SOFT_HLUTNM of \xor_ln124_reg_1590[5]_i_1\ : label is "soft_lutpair344";
  attribute SOFT_HLUTNM of \xor_ln124_reg_1590[6]_i_1\ : label is "soft_lutpair323";
begin
  \ap_CS_fsm_reg[10]_1\ <= \^ap_cs_fsm_reg[10]_1\;
  grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_309_1_fu_70_con128_address0(5 downto 0) <= \^grp_clefiakeyset128_pipeline_vitis_loop_309_1_fu_70_con128_address0\(5 downto 0);
  grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_309_1_fu_70_con128_ce0 <= \^grp_clefiakeyset128_pipeline_vitis_loop_309_1_fu_70_con128_ce0\;
  grp_ClefiaKeySet128_fu_176_rk_address1(3 downto 0) <= \^grp_clefiakeyset128_fu_176_rk_address1\(3 downto 0);
  \lk_load_10_reg_1756_reg[7]_0\(7 downto 0) <= \^lk_load_10_reg_1756_reg[7]_0\(7 downto 0);
  \lk_load_11_reg_1763_reg[7]_0\(7 downto 0) <= \^lk_load_11_reg_1763_reg[7]_0\(7 downto 0);
  \lk_load_12_reg_1795_reg[7]_0\(7 downto 0) <= \^lk_load_12_reg_1795_reg[7]_0\(7 downto 0);
  \lk_load_13_reg_1802_reg[7]_0\(7 downto 0) <= \^lk_load_13_reg_1802_reg[7]_0\(7 downto 0);
  \lk_load_9_reg_1724_reg[7]_0\(7 downto 0) <= \^lk_load_9_reg_1724_reg[7]_0\(7 downto 0);
  \reg_586_reg[7]_0\(7 downto 0) <= \^reg_586_reg[7]_0\(7 downto 0);
\add_ln309_reg_1504_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage0,
      D => add_ln309_fu_617_p2(0),
      Q => add_ln309_reg_1504(0),
      R => '0'
    );
\add_ln309_reg_1504_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage0,
      D => add_ln309_fu_617_p2(1),
      Q => add_ln309_reg_1504(1),
      R => '0'
    );
\add_ln309_reg_1504_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage0,
      D => add_ln309_fu_617_p2(2),
      Q => add_ln309_reg_1504(2),
      R => '0'
    );
\add_ln309_reg_1504_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage0,
      D => add_ln309_fu_617_p2(3),
      Q => add_ln309_reg_1504(3),
      R => '0'
    );
\ap_CS_fsm[0]_i_1__9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF888888F8"
    )
        port map (
      I0 => \ap_CS_fsm[0]_i_2__1_n_0\,
      I1 => \icmp_ln309_reg_1500_reg_n_0_[0]\,
      I2 => ap_CS_fsm_pp0_stage0,
      I3 => ap_enable_reg_pp0_iter1_2,
      I4 => grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_309_1_fu_70_ap_start_reg,
      I5 => ap_CS_fsm_pp0_stage15,
      O => ap_NS_fsm(0)
    );
\ap_CS_fsm[0]_i_2__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E200"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter0_reg,
      I1 => ap_CS_fsm_pp0_stage0,
      I2 => grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_309_1_fu_70_ap_start_reg,
      I3 => ap_CS_fsm_pp0_stage7,
      O => \ap_CS_fsm[0]_i_2__1_n_0\
    );
\ap_CS_fsm[1]_i_1__9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => \ap_CS_fsm[1]_i_2__3_n_0\,
      I1 => ap_CS_fsm_pp0_stage13,
      I2 => ap_CS_fsm_pp0_stage15,
      I3 => ap_CS_fsm_pp0_stage14,
      I4 => \ram_reg_i_34__5_n_0\,
      O => ap_NS_fsm(1)
    );
\ap_CS_fsm[1]_i_2__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFF1"
    )
        port map (
      I0 => grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_309_1_fu_70_ap_start_reg,
      I1 => ap_enable_reg_pp0_iter1_2,
      I2 => \ram_reg_i_97__1_n_0\,
      I3 => ap_CS_fsm_pp0_stage2,
      I4 => ap_CS_fsm_pp0_stage1,
      I5 => ram_reg_i_279_n_0,
      O => \ap_CS_fsm[1]_i_2__3_n_0\
    );
\ap_CS_fsm[8]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"1D00FF00"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter0_reg,
      I1 => ap_CS_fsm_pp0_stage0,
      I2 => grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_309_1_fu_70_ap_start_reg,
      I3 => ap_CS_fsm_pp0_stage7,
      I4 => \icmp_ln309_reg_1500_reg_n_0_[0]\,
      O => ap_NS_fsm(8)
    );
\ap_CS_fsm_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(0),
      Q => ap_CS_fsm_pp0_stage0,
      S => ap_rst_n_inv
    );
\ap_CS_fsm_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_CS_fsm_pp0_stage9,
      Q => ap_CS_fsm_pp0_stage10,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_CS_fsm_pp0_stage10,
      Q => ap_CS_fsm_pp0_stage11,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_CS_fsm_pp0_stage11,
      Q => ap_CS_fsm_pp0_stage12,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_CS_fsm_pp0_stage12,
      Q => ap_CS_fsm_pp0_stage13,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_CS_fsm_pp0_stage13,
      Q => ap_CS_fsm_pp0_stage14,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_CS_fsm_pp0_stage14,
      Q => ap_CS_fsm_pp0_stage15,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(1),
      Q => ap_CS_fsm_pp0_stage1,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_CS_fsm_pp0_stage1,
      Q => ap_CS_fsm_pp0_stage2,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_CS_fsm_pp0_stage2,
      Q => ap_CS_fsm_pp0_stage3,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_CS_fsm_pp0_stage3,
      Q => ap_CS_fsm_pp0_stage4,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_CS_fsm_pp0_stage4,
      Q => ap_CS_fsm_pp0_stage5,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_CS_fsm_pp0_stage5,
      Q => ap_CS_fsm_pp0_stage6,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_CS_fsm_pp0_stage6,
      Q => ap_CS_fsm_pp0_stage7,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(8),
      Q => ap_CS_fsm_pp0_stage8,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_CS_fsm_pp0_stage8,
      Q => ap_CS_fsm_pp0_stage9,
      R => ap_rst_n_inv
    );
\ap_enable_reg_pp0_iter0_reg_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2A002A2A2A000000"
    )
        port map (
      I0 => ap_rst_n,
      I1 => \icmp_ln309_reg_1500_reg_n_0_[0]\,
      I2 => ap_CS_fsm_pp0_stage7,
      I3 => grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_309_1_fu_70_ap_start_reg,
      I4 => ap_CS_fsm_pp0_stage0,
      I5 => ap_enable_reg_pp0_iter0_reg,
      O => \ap_enable_reg_pp0_iter0_reg_i_1__3_n_0\
    );
ap_enable_reg_pp0_iter0_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_enable_reg_pp0_iter0_reg_i_1__3_n_0\,
      Q => ap_enable_reg_pp0_iter0_reg,
      R => '0'
    );
\ap_enable_reg_pp0_iter1_i_1__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"008A8080"
    )
        port map (
      I0 => ap_rst_n,
      I1 => ap_enable_reg_pp0_iter0,
      I2 => ap_CS_fsm_pp0_stage15,
      I3 => ap_CS_fsm_pp0_stage2,
      I4 => ap_enable_reg_pp0_iter1_2,
      O => \ap_enable_reg_pp0_iter1_i_1__5_n_0\
    );
ap_enable_reg_pp0_iter1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_enable_reg_pp0_iter1_i_1__5_n_0\,
      Q => ap_enable_reg_pp0_iter1_2,
      R => '0'
    );
\empty_53_reg_1533_pp0_iter1_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage0,
      D => empty_53_reg_1533,
      Q => empty_53_reg_1533_pp0_iter1_reg,
      R => '0'
    );
\empty_53_reg_1533_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => empty_53_reg_15330,
      D => shl_ln_fu_623_p3(4),
      Q => empty_53_reg_1533,
      R => '0'
    );
flow_control_loop_pipe_sequential_init_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_flow_control_loop_pipe_sequential_init_29
     port map (
      D(3 downto 0) => add_ln309_fu_617_p2(3 downto 0),
      E(0) => empty_53_reg_15330,
      Q(2) => ap_CS_fsm_pp0_stage15,
      Q(1) => ap_CS_fsm_pp0_stage7,
      Q(0) => ap_CS_fsm_pp0_stage0,
      \ap_CS_fsm_reg[7]\(1 downto 0) => \ap_CS_fsm_reg[7]_4\(1 downto 0),
      \ap_CS_fsm_reg[7]_0\(0) => \ap_CS_fsm_reg[7]_6\(1),
      \ap_CS_fsm_reg[7]_1\ => \ap_CS_fsm[0]_i_2__1_n_0\,
      ap_clk => ap_clk,
      ap_done_cache_reg_0 => \icmp_ln309_reg_1500_reg_n_0_[0]\,
      ap_enable_reg_pp0_iter0 => ap_enable_reg_pp0_iter0,
      ap_enable_reg_pp0_iter0_reg => ap_enable_reg_pp0_iter0_reg,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      empty_53_reg_1533 => empty_53_reg_1533,
      grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_309_1_fu_70_ap_start_reg => grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_309_1_fu_70_ap_start_reg,
      grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_309_1_fu_70_con128_address0(2 downto 0) => \^grp_clefiakeyset128_pipeline_vitis_loop_309_1_fu_70_con128_address0\(5 downto 3),
      i_fu_1560 => i_fu_1560,
      icmp_ln309_fu_611_p2 => icmp_ln309_fu_611_p2,
      q0_reg(2 downto 0) => shl_ln_reg_1509(7 downto 5),
      q0_reg_0 => \q0_reg_i_14__5_n_0\,
      q0_reg_1(1 downto 0) => ram_reg_3(3 downto 2),
      shl_ln_fu_623_p3(3 downto 0) => shl_ln_fu_623_p3(7 downto 4),
      \shl_ln_reg_1509_reg[5]\(3 downto 0) => i_fu_156(3 downto 0)
    );
grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_309_1_fu_70_ap_start_reg_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ABAAFFAAFFAAFFAA"
    )
        port map (
      I0 => ram_reg_3(2),
      I1 => ap_enable_reg_pp0_iter0_reg,
      I2 => ap_CS_fsm_pp0_stage0,
      I3 => grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_309_1_fu_70_ap_start_reg,
      I4 => ap_CS_fsm_pp0_stage7,
      I5 => \icmp_ln309_reg_1500_reg_n_0_[0]\,
      O => \ap_CS_fsm_reg[6]_0\
    );
\i_fu_156[3]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00E20000"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter0_reg,
      I1 => ap_CS_fsm_pp0_stage0,
      I2 => grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_309_1_fu_70_ap_start_reg,
      I3 => \icmp_ln309_reg_1500_reg_n_0_[0]\,
      I4 => ap_CS_fsm_pp0_stage8,
      O => i_fu_156026_out
    );
\i_fu_156_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_fu_156026_out,
      D => add_ln309_reg_1504(0),
      Q => i_fu_156(0),
      R => i_fu_1560
    );
\i_fu_156_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_fu_156026_out,
      D => add_ln309_reg_1504(1),
      Q => i_fu_156(1),
      R => i_fu_1560
    );
\i_fu_156_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_fu_156026_out,
      D => add_ln309_reg_1504(2),
      Q => i_fu_156(2),
      R => i_fu_1560
    );
\i_fu_156_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_fu_156026_out,
      D => add_ln309_reg_1504(3),
      Q => i_fu_156(3),
      R => i_fu_1560
    );
\icmp_ln309_reg_1500_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage0,
      D => icmp_ln309_fu_611_p2,
      Q => \icmp_ln309_reg_1500_reg_n_0_[0]\,
      R => '0'
    );
\idx74_fu_152[4]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => idx74_fu_152_reg(4),
      O => \idx74_fu_152[4]_i_1_n_0\
    );
\idx74_fu_152[5]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => idx74_fu_152_reg(5),
      I1 => idx74_fu_152_reg(4),
      O => add_ln315_fu_1465_p2(5)
    );
\idx74_fu_152[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => idx74_fu_152_reg(6),
      I1 => idx74_fu_152_reg(4),
      I2 => idx74_fu_152_reg(5),
      O => add_ln315_fu_1465_p2(6)
    );
\idx74_fu_152[7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter1_2,
      I1 => ap_CS_fsm_pp0_stage1,
      O => idx74_fu_1520
    );
\idx74_fu_152[7]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => idx74_fu_152_reg(7),
      I1 => idx74_fu_152_reg(6),
      I2 => idx74_fu_152_reg(5),
      I3 => idx74_fu_152_reg(4),
      O => add_ln315_fu_1465_p2(7)
    );
\idx74_fu_152_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => idx74_fu_1520,
      D => \idx74_fu_152[4]_i_1_n_0\,
      Q => idx74_fu_152_reg(4),
      R => i_fu_1560
    );
\idx74_fu_152_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => idx74_fu_1520,
      D => add_ln315_fu_1465_p2(5),
      Q => idx74_fu_152_reg(5),
      R => i_fu_1560
    );
\idx74_fu_152_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => idx74_fu_1520,
      D => add_ln315_fu_1465_p2(6),
      Q => idx74_fu_152_reg(6),
      R => i_fu_1560
    );
\idx74_fu_152_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => idx74_fu_1520,
      D => add_ln315_fu_1465_p2(7),
      Q => idx74_fu_152_reg(7),
      R => i_fu_1560
    );
\idx74_load_1_reg_1562_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => idx74_load_1_reg_15620,
      D => idx74_fu_152_reg(4),
      Q => idx74_load_1_reg_1562(4),
      R => '0'
    );
\idx74_load_1_reg_1562_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => idx74_load_1_reg_15620,
      D => idx74_fu_152_reg(5),
      Q => idx74_load_1_reg_1562(5),
      R => '0'
    );
\idx74_load_1_reg_1562_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => idx74_load_1_reg_15620,
      D => idx74_fu_152_reg(6),
      Q => idx74_load_1_reg_1562(6),
      R => '0'
    );
\idx74_load_1_reg_1562_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => idx74_load_1_reg_15620,
      D => idx74_fu_152_reg(7),
      Q => idx74_load_1_reg_1562(7),
      R => '0'
    );
\lk_load_10_reg_1756_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lk_load_10_reg_17560,
      D => \lk_load_4_reg_1639_reg[7]_0\(0),
      Q => \^lk_load_10_reg_1756_reg[7]_0\(0),
      R => '0'
    );
\lk_load_10_reg_1756_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lk_load_10_reg_17560,
      D => \lk_load_4_reg_1639_reg[7]_0\(1),
      Q => \^lk_load_10_reg_1756_reg[7]_0\(1),
      R => '0'
    );
\lk_load_10_reg_1756_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lk_load_10_reg_17560,
      D => \lk_load_4_reg_1639_reg[7]_0\(2),
      Q => \^lk_load_10_reg_1756_reg[7]_0\(2),
      R => '0'
    );
\lk_load_10_reg_1756_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lk_load_10_reg_17560,
      D => \lk_load_4_reg_1639_reg[7]_0\(3),
      Q => \^lk_load_10_reg_1756_reg[7]_0\(3),
      R => '0'
    );
\lk_load_10_reg_1756_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lk_load_10_reg_17560,
      D => \lk_load_4_reg_1639_reg[7]_0\(4),
      Q => \^lk_load_10_reg_1756_reg[7]_0\(4),
      R => '0'
    );
\lk_load_10_reg_1756_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lk_load_10_reg_17560,
      D => \lk_load_4_reg_1639_reg[7]_0\(5),
      Q => \^lk_load_10_reg_1756_reg[7]_0\(5),
      R => '0'
    );
\lk_load_10_reg_1756_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lk_load_10_reg_17560,
      D => \lk_load_4_reg_1639_reg[7]_0\(6),
      Q => \^lk_load_10_reg_1756_reg[7]_0\(6),
      R => '0'
    );
\lk_load_10_reg_1756_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lk_load_10_reg_17560,
      D => \lk_load_4_reg_1639_reg[7]_0\(7),
      Q => \^lk_load_10_reg_1756_reg[7]_0\(7),
      R => '0'
    );
\lk_load_11_reg_1763[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00E20000"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter0_reg,
      I1 => ap_CS_fsm_pp0_stage0,
      I2 => grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_309_1_fu_70_ap_start_reg,
      I3 => \icmp_ln309_reg_1500_reg_n_0_[0]\,
      I4 => ap_CS_fsm_pp0_stage6,
      O => lk_load_10_reg_17560
    );
\lk_load_11_reg_1763_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lk_load_10_reg_17560,
      D => \lk_load_5_reg_1646_reg[7]_0\(0),
      Q => \^lk_load_11_reg_1763_reg[7]_0\(0),
      R => '0'
    );
\lk_load_11_reg_1763_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lk_load_10_reg_17560,
      D => \lk_load_5_reg_1646_reg[7]_0\(1),
      Q => \^lk_load_11_reg_1763_reg[7]_0\(1),
      R => '0'
    );
\lk_load_11_reg_1763_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lk_load_10_reg_17560,
      D => \lk_load_5_reg_1646_reg[7]_0\(2),
      Q => \^lk_load_11_reg_1763_reg[7]_0\(2),
      R => '0'
    );
\lk_load_11_reg_1763_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lk_load_10_reg_17560,
      D => \lk_load_5_reg_1646_reg[7]_0\(3),
      Q => \^lk_load_11_reg_1763_reg[7]_0\(3),
      R => '0'
    );
\lk_load_11_reg_1763_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lk_load_10_reg_17560,
      D => \lk_load_5_reg_1646_reg[7]_0\(4),
      Q => \^lk_load_11_reg_1763_reg[7]_0\(4),
      R => '0'
    );
\lk_load_11_reg_1763_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lk_load_10_reg_17560,
      D => \lk_load_5_reg_1646_reg[7]_0\(5),
      Q => \^lk_load_11_reg_1763_reg[7]_0\(5),
      R => '0'
    );
\lk_load_11_reg_1763_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lk_load_10_reg_17560,
      D => \lk_load_5_reg_1646_reg[7]_0\(6),
      Q => \^lk_load_11_reg_1763_reg[7]_0\(6),
      R => '0'
    );
\lk_load_11_reg_1763_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lk_load_10_reg_17560,
      D => \lk_load_5_reg_1646_reg[7]_0\(7),
      Q => \^lk_load_11_reg_1763_reg[7]_0\(7),
      R => '0'
    );
\lk_load_12_reg_1795_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lk_load_12_reg_17950,
      D => \lk_load_4_reg_1639_reg[7]_0\(0),
      Q => \^lk_load_12_reg_1795_reg[7]_0\(0),
      R => '0'
    );
\lk_load_12_reg_1795_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lk_load_12_reg_17950,
      D => \lk_load_4_reg_1639_reg[7]_0\(1),
      Q => \^lk_load_12_reg_1795_reg[7]_0\(1),
      R => '0'
    );
\lk_load_12_reg_1795_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lk_load_12_reg_17950,
      D => \lk_load_4_reg_1639_reg[7]_0\(2),
      Q => \^lk_load_12_reg_1795_reg[7]_0\(2),
      R => '0'
    );
\lk_load_12_reg_1795_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lk_load_12_reg_17950,
      D => \lk_load_4_reg_1639_reg[7]_0\(3),
      Q => \^lk_load_12_reg_1795_reg[7]_0\(3),
      R => '0'
    );
\lk_load_12_reg_1795_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lk_load_12_reg_17950,
      D => \lk_load_4_reg_1639_reg[7]_0\(4),
      Q => \^lk_load_12_reg_1795_reg[7]_0\(4),
      R => '0'
    );
\lk_load_12_reg_1795_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lk_load_12_reg_17950,
      D => \lk_load_4_reg_1639_reg[7]_0\(5),
      Q => \^lk_load_12_reg_1795_reg[7]_0\(5),
      R => '0'
    );
\lk_load_12_reg_1795_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lk_load_12_reg_17950,
      D => \lk_load_4_reg_1639_reg[7]_0\(6),
      Q => \^lk_load_12_reg_1795_reg[7]_0\(6),
      R => '0'
    );
\lk_load_12_reg_1795_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lk_load_12_reg_17950,
      D => \lk_load_4_reg_1639_reg[7]_0\(7),
      Q => \^lk_load_12_reg_1795_reg[7]_0\(7),
      R => '0'
    );
\lk_load_13_reg_1802[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00E20000"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter0_reg,
      I1 => ap_CS_fsm_pp0_stage0,
      I2 => grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_309_1_fu_70_ap_start_reg,
      I3 => \icmp_ln309_reg_1500_reg_n_0_[0]\,
      I4 => ap_CS_fsm_pp0_stage7,
      O => lk_load_12_reg_17950
    );
\lk_load_13_reg_1802_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lk_load_12_reg_17950,
      D => \lk_load_5_reg_1646_reg[7]_0\(0),
      Q => \^lk_load_13_reg_1802_reg[7]_0\(0),
      R => '0'
    );
\lk_load_13_reg_1802_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lk_load_12_reg_17950,
      D => \lk_load_5_reg_1646_reg[7]_0\(1),
      Q => \^lk_load_13_reg_1802_reg[7]_0\(1),
      R => '0'
    );
\lk_load_13_reg_1802_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lk_load_12_reg_17950,
      D => \lk_load_5_reg_1646_reg[7]_0\(2),
      Q => \^lk_load_13_reg_1802_reg[7]_0\(2),
      R => '0'
    );
\lk_load_13_reg_1802_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lk_load_12_reg_17950,
      D => \lk_load_5_reg_1646_reg[7]_0\(3),
      Q => \^lk_load_13_reg_1802_reg[7]_0\(3),
      R => '0'
    );
\lk_load_13_reg_1802_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lk_load_12_reg_17950,
      D => \lk_load_5_reg_1646_reg[7]_0\(4),
      Q => \^lk_load_13_reg_1802_reg[7]_0\(4),
      R => '0'
    );
\lk_load_13_reg_1802_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lk_load_12_reg_17950,
      D => \lk_load_5_reg_1646_reg[7]_0\(5),
      Q => \^lk_load_13_reg_1802_reg[7]_0\(5),
      R => '0'
    );
\lk_load_13_reg_1802_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lk_load_12_reg_17950,
      D => \lk_load_5_reg_1646_reg[7]_0\(6),
      Q => \^lk_load_13_reg_1802_reg[7]_0\(6),
      R => '0'
    );
\lk_load_13_reg_1802_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lk_load_12_reg_17950,
      D => \lk_load_5_reg_1646_reg[7]_0\(7),
      Q => \^lk_load_13_reg_1802_reg[7]_0\(7),
      R => '0'
    );
\lk_load_2_reg_1600_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => idx74_load_1_reg_15620,
      D => \lk_load_4_reg_1639_reg[7]_0\(0),
      Q => \lk_load_2_reg_1600_reg_n_0_[0]\,
      R => '0'
    );
\lk_load_2_reg_1600_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => idx74_load_1_reg_15620,
      D => \lk_load_4_reg_1639_reg[7]_0\(1),
      Q => lshr_ln1_fu_904_p4(0),
      R => '0'
    );
\lk_load_2_reg_1600_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => idx74_load_1_reg_15620,
      D => \lk_load_4_reg_1639_reg[7]_0\(2),
      Q => lshr_ln1_fu_904_p4(1),
      R => '0'
    );
\lk_load_2_reg_1600_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => idx74_load_1_reg_15620,
      D => \lk_load_4_reg_1639_reg[7]_0\(3),
      Q => lshr_ln1_fu_904_p4(2),
      R => '0'
    );
\lk_load_2_reg_1600_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => idx74_load_1_reg_15620,
      D => \lk_load_4_reg_1639_reg[7]_0\(4),
      Q => lshr_ln1_fu_904_p4(3),
      R => '0'
    );
\lk_load_2_reg_1600_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => idx74_load_1_reg_15620,
      D => \lk_load_4_reg_1639_reg[7]_0\(5),
      Q => lshr_ln1_fu_904_p4(4),
      R => '0'
    );
\lk_load_2_reg_1600_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => idx74_load_1_reg_15620,
      D => \lk_load_4_reg_1639_reg[7]_0\(6),
      Q => lshr_ln1_fu_904_p4(5),
      R => '0'
    );
\lk_load_2_reg_1600_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => idx74_load_1_reg_15620,
      D => \lk_load_4_reg_1639_reg[7]_0\(7),
      Q => lshr_ln1_fu_904_p4(6),
      R => '0'
    );
\lk_load_3_reg_1607[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00E20000"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter0_reg,
      I1 => ap_CS_fsm_pp0_stage0,
      I2 => grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_309_1_fu_70_ap_start_reg,
      I3 => \icmp_ln309_reg_1500_reg_n_0_[0]\,
      I4 => ap_CS_fsm_pp0_stage2,
      O => idx74_load_1_reg_15620
    );
\lk_load_3_reg_1607_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => idx74_load_1_reg_15620,
      D => \lk_load_5_reg_1646_reg[7]_0\(0),
      Q => or_ln3_fu_1000_p3(7),
      R => '0'
    );
\lk_load_3_reg_1607_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => idx74_load_1_reg_15620,
      D => \lk_load_5_reg_1646_reg[7]_0\(1),
      Q => or_ln2_fu_980_p3(0),
      R => '0'
    );
\lk_load_3_reg_1607_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => idx74_load_1_reg_15620,
      D => \lk_load_5_reg_1646_reg[7]_0\(2),
      Q => or_ln2_fu_980_p3(1),
      R => '0'
    );
\lk_load_3_reg_1607_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => idx74_load_1_reg_15620,
      D => \lk_load_5_reg_1646_reg[7]_0\(3),
      Q => or_ln2_fu_980_p3(2),
      R => '0'
    );
\lk_load_3_reg_1607_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => idx74_load_1_reg_15620,
      D => \lk_load_5_reg_1646_reg[7]_0\(4),
      Q => or_ln2_fu_980_p3(3),
      R => '0'
    );
\lk_load_3_reg_1607_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => idx74_load_1_reg_15620,
      D => \lk_load_5_reg_1646_reg[7]_0\(5),
      Q => or_ln2_fu_980_p3(4),
      R => '0'
    );
\lk_load_3_reg_1607_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => idx74_load_1_reg_15620,
      D => \lk_load_5_reg_1646_reg[7]_0\(6),
      Q => or_ln2_fu_980_p3(5),
      R => '0'
    );
\lk_load_3_reg_1607_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => idx74_load_1_reg_15620,
      D => \lk_load_5_reg_1646_reg[7]_0\(7),
      Q => or_ln2_fu_980_p3(6),
      R => '0'
    );
\lk_load_4_reg_1639_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lk_load_4_reg_16390,
      D => \lk_load_4_reg_1639_reg[7]_0\(0),
      Q => \lk_load_4_reg_1639_reg_n_0_[0]\,
      R => '0'
    );
\lk_load_4_reg_1639_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lk_load_4_reg_16390,
      D => \lk_load_4_reg_1639_reg[7]_0\(1),
      Q => or_ln3_fu_1000_p3(0),
      R => '0'
    );
\lk_load_4_reg_1639_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lk_load_4_reg_16390,
      D => \lk_load_4_reg_1639_reg[7]_0\(2),
      Q => or_ln3_fu_1000_p3(1),
      R => '0'
    );
\lk_load_4_reg_1639_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lk_load_4_reg_16390,
      D => \lk_load_4_reg_1639_reg[7]_0\(3),
      Q => or_ln3_fu_1000_p3(2),
      R => '0'
    );
\lk_load_4_reg_1639_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lk_load_4_reg_16390,
      D => \lk_load_4_reg_1639_reg[7]_0\(4),
      Q => or_ln3_fu_1000_p3(3),
      R => '0'
    );
\lk_load_4_reg_1639_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lk_load_4_reg_16390,
      D => \lk_load_4_reg_1639_reg[7]_0\(5),
      Q => or_ln3_fu_1000_p3(4),
      R => '0'
    );
\lk_load_4_reg_1639_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lk_load_4_reg_16390,
      D => \lk_load_4_reg_1639_reg[7]_0\(6),
      Q => or_ln3_fu_1000_p3(5),
      R => '0'
    );
\lk_load_4_reg_1639_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lk_load_4_reg_16390,
      D => \lk_load_4_reg_1639_reg[7]_0\(7),
      Q => or_ln3_fu_1000_p3(6),
      R => '0'
    );
\lk_load_5_reg_1646[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00E20000"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter0_reg,
      I1 => ap_CS_fsm_pp0_stage0,
      I2 => grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_309_1_fu_70_ap_start_reg,
      I3 => \icmp_ln309_reg_1500_reg_n_0_[0]\,
      I4 => ap_CS_fsm_pp0_stage3,
      O => lk_load_4_reg_16390
    );
\lk_load_5_reg_1646_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lk_load_4_reg_16390,
      D => \lk_load_5_reg_1646_reg[7]_0\(0),
      Q => or_ln5_fu_1078_p3(7),
      R => '0'
    );
\lk_load_5_reg_1646_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lk_load_4_reg_16390,
      D => \lk_load_5_reg_1646_reg[7]_0\(1),
      Q => or_ln4_fu_1058_p3(0),
      R => '0'
    );
\lk_load_5_reg_1646_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lk_load_4_reg_16390,
      D => \lk_load_5_reg_1646_reg[7]_0\(2),
      Q => or_ln4_fu_1058_p3(1),
      R => '0'
    );
\lk_load_5_reg_1646_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lk_load_4_reg_16390,
      D => \lk_load_5_reg_1646_reg[7]_0\(3),
      Q => or_ln4_fu_1058_p3(2),
      R => '0'
    );
\lk_load_5_reg_1646_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lk_load_4_reg_16390,
      D => \lk_load_5_reg_1646_reg[7]_0\(4),
      Q => or_ln4_fu_1058_p3(3),
      R => '0'
    );
\lk_load_5_reg_1646_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lk_load_4_reg_16390,
      D => \lk_load_5_reg_1646_reg[7]_0\(5),
      Q => or_ln4_fu_1058_p3(4),
      R => '0'
    );
\lk_load_5_reg_1646_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lk_load_4_reg_16390,
      D => \lk_load_5_reg_1646_reg[7]_0\(6),
      Q => or_ln4_fu_1058_p3(5),
      R => '0'
    );
\lk_load_5_reg_1646_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lk_load_4_reg_16390,
      D => \lk_load_5_reg_1646_reg[7]_0\(7),
      Q => or_ln4_fu_1058_p3(6),
      R => '0'
    );
\lk_load_6_reg_1678_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lk_load_6_reg_16780,
      D => \lk_load_4_reg_1639_reg[7]_0\(0),
      Q => \lk_load_6_reg_1678_reg_n_0_[0]\,
      R => '0'
    );
\lk_load_6_reg_1678_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lk_load_6_reg_16780,
      D => \lk_load_4_reg_1639_reg[7]_0\(1),
      Q => or_ln5_fu_1078_p3(0),
      R => '0'
    );
\lk_load_6_reg_1678_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lk_load_6_reg_16780,
      D => \lk_load_4_reg_1639_reg[7]_0\(2),
      Q => or_ln5_fu_1078_p3(1),
      R => '0'
    );
\lk_load_6_reg_1678_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lk_load_6_reg_16780,
      D => \lk_load_4_reg_1639_reg[7]_0\(3),
      Q => or_ln5_fu_1078_p3(2),
      R => '0'
    );
\lk_load_6_reg_1678_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lk_load_6_reg_16780,
      D => \lk_load_4_reg_1639_reg[7]_0\(4),
      Q => or_ln5_fu_1078_p3(3),
      R => '0'
    );
\lk_load_6_reg_1678_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lk_load_6_reg_16780,
      D => \lk_load_4_reg_1639_reg[7]_0\(5),
      Q => or_ln5_fu_1078_p3(4),
      R => '0'
    );
\lk_load_6_reg_1678_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lk_load_6_reg_16780,
      D => \lk_load_4_reg_1639_reg[7]_0\(6),
      Q => or_ln5_fu_1078_p3(5),
      R => '0'
    );
\lk_load_6_reg_1678_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lk_load_6_reg_16780,
      D => \lk_load_4_reg_1639_reg[7]_0\(7),
      Q => or_ln5_fu_1078_p3(6),
      R => '0'
    );
\lk_load_7_reg_1685[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00E20000"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter0_reg,
      I1 => ap_CS_fsm_pp0_stage0,
      I2 => grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_309_1_fu_70_ap_start_reg,
      I3 => \icmp_ln309_reg_1500_reg_n_0_[0]\,
      I4 => ap_CS_fsm_pp0_stage4,
      O => lk_load_6_reg_16780
    );
\lk_load_7_reg_1685_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lk_load_6_reg_16780,
      D => \lk_load_5_reg_1646_reg[7]_0\(0),
      Q => or_ln253_i_fu_1145_p3(7),
      R => '0'
    );
\lk_load_7_reg_1685_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lk_load_6_reg_16780,
      D => \lk_load_5_reg_1646_reg[7]_0\(1),
      Q => or_ln6_fu_1130_p3(0),
      R => '0'
    );
\lk_load_7_reg_1685_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lk_load_6_reg_16780,
      D => \lk_load_5_reg_1646_reg[7]_0\(2),
      Q => or_ln6_fu_1130_p3(1),
      R => '0'
    );
\lk_load_7_reg_1685_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lk_load_6_reg_16780,
      D => \lk_load_5_reg_1646_reg[7]_0\(3),
      Q => or_ln6_fu_1130_p3(2),
      R => '0'
    );
\lk_load_7_reg_1685_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lk_load_6_reg_16780,
      D => \lk_load_5_reg_1646_reg[7]_0\(4),
      Q => or_ln6_fu_1130_p3(3),
      R => '0'
    );
\lk_load_7_reg_1685_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lk_load_6_reg_16780,
      D => \lk_load_5_reg_1646_reg[7]_0\(5),
      Q => or_ln6_fu_1130_p3(4),
      R => '0'
    );
\lk_load_7_reg_1685_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lk_load_6_reg_16780,
      D => \lk_load_5_reg_1646_reg[7]_0\(6),
      Q => or_ln6_fu_1130_p3(5),
      R => '0'
    );
\lk_load_7_reg_1685_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lk_load_6_reg_16780,
      D => \lk_load_5_reg_1646_reg[7]_0\(7),
      Q => or_ln6_fu_1130_p3(6),
      R => '0'
    );
\lk_load_8_reg_1717_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lk_load_8_reg_17170,
      D => \lk_load_4_reg_1639_reg[7]_0\(0),
      Q => or_ln8_fu_1210_p3(1),
      R => '0'
    );
\lk_load_8_reg_1717_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lk_load_8_reg_17170,
      D => \lk_load_4_reg_1639_reg[7]_0\(1),
      Q => or_ln8_fu_1210_p3(2),
      R => '0'
    );
\lk_load_8_reg_1717_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lk_load_8_reg_17170,
      D => \lk_load_4_reg_1639_reg[7]_0\(2),
      Q => or_ln8_fu_1210_p3(3),
      R => '0'
    );
\lk_load_8_reg_1717_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lk_load_8_reg_17170,
      D => \lk_load_4_reg_1639_reg[7]_0\(3),
      Q => or_ln8_fu_1210_p3(4),
      R => '0'
    );
\lk_load_8_reg_1717_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lk_load_8_reg_17170,
      D => \lk_load_4_reg_1639_reg[7]_0\(4),
      Q => or_ln8_fu_1210_p3(5),
      R => '0'
    );
\lk_load_8_reg_1717_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lk_load_8_reg_17170,
      D => \lk_load_4_reg_1639_reg[7]_0\(5),
      Q => or_ln8_fu_1210_p3(6),
      R => '0'
    );
\lk_load_8_reg_1717_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lk_load_8_reg_17170,
      D => \lk_load_4_reg_1639_reg[7]_0\(6),
      Q => or_ln8_fu_1210_p3(7),
      R => '0'
    );
\lk_load_8_reg_1717_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lk_load_8_reg_17170,
      D => \lk_load_4_reg_1639_reg[7]_0\(7),
      Q => or_ln7_fu_1192_p3(0),
      R => '0'
    );
\lk_load_9_reg_1724[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00E20000"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter0_reg,
      I1 => ap_CS_fsm_pp0_stage0,
      I2 => grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_309_1_fu_70_ap_start_reg,
      I3 => \icmp_ln309_reg_1500_reg_n_0_[0]\,
      I4 => ap_CS_fsm_pp0_stage5,
      O => lk_load_8_reg_17170
    );
\lk_load_9_reg_1724_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lk_load_8_reg_17170,
      D => \lk_load_5_reg_1646_reg[7]_0\(0),
      Q => \^lk_load_9_reg_1724_reg[7]_0\(0),
      R => '0'
    );
\lk_load_9_reg_1724_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lk_load_8_reg_17170,
      D => \lk_load_5_reg_1646_reg[7]_0\(1),
      Q => \^lk_load_9_reg_1724_reg[7]_0\(1),
      R => '0'
    );
\lk_load_9_reg_1724_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lk_load_8_reg_17170,
      D => \lk_load_5_reg_1646_reg[7]_0\(2),
      Q => \^lk_load_9_reg_1724_reg[7]_0\(2),
      R => '0'
    );
\lk_load_9_reg_1724_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lk_load_8_reg_17170,
      D => \lk_load_5_reg_1646_reg[7]_0\(3),
      Q => \^lk_load_9_reg_1724_reg[7]_0\(3),
      R => '0'
    );
\lk_load_9_reg_1724_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lk_load_8_reg_17170,
      D => \lk_load_5_reg_1646_reg[7]_0\(4),
      Q => \^lk_load_9_reg_1724_reg[7]_0\(4),
      R => '0'
    );
\lk_load_9_reg_1724_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lk_load_8_reg_17170,
      D => \lk_load_5_reg_1646_reg[7]_0\(5),
      Q => \^lk_load_9_reg_1724_reg[7]_0\(5),
      R => '0'
    );
\lk_load_9_reg_1724_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lk_load_8_reg_17170,
      D => \lk_load_5_reg_1646_reg[7]_0\(6),
      Q => \^lk_load_9_reg_1724_reg[7]_0\(6),
      R => '0'
    );
\lk_load_9_reg_1724_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lk_load_8_reg_17170,
      D => \lk_load_5_reg_1646_reg[7]_0\(7),
      Q => \^lk_load_9_reg_1724_reg[7]_0\(7),
      R => '0'
    );
\or_ln300_reg_1573_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => or_ln300_reg_15731,
      D => idx74_fu_152_reg(4),
      Q => or_ln300_reg_1573(4),
      R => '0'
    );
\or_ln300_reg_1573_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => or_ln300_reg_15731,
      D => idx74_fu_152_reg(5),
      Q => or_ln300_reg_1573(5),
      R => '0'
    );
\or_ln300_reg_1573_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => or_ln300_reg_15731,
      D => idx74_fu_152_reg(6),
      Q => or_ln300_reg_1573(6),
      R => '0'
    );
\or_ln300_reg_1573_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => or_ln300_reg_15731,
      D => idx74_fu_152_reg(7),
      Q => or_ln300_reg_1573(7),
      R => '0'
    );
\q0_reg_i_14__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FEFF"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage1,
      I1 => ap_CS_fsm_pp0_stage2,
      I2 => \ram_reg_i_34__5_n_0\,
      I3 => \ram_reg_i_36__12_n_0\,
      O => \q0_reg_i_14__5_n_0\
    );
\q0_reg_i_21__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \q0_reg_i_34__0_n_0\,
      I1 => ap_CS_fsm_pp0_stage10,
      I2 => ap_CS_fsm_pp0_stage12,
      I3 => ap_CS_fsm_pp0_stage11,
      I4 => ap_CS_fsm_pp0_stage9,
      I5 => ap_CS_fsm_pp0_stage8,
      O => \^ap_cs_fsm_reg[10]_1\
    );
\q0_reg_i_34__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage13,
      I1 => ap_CS_fsm_pp0_stage15,
      I2 => ap_CS_fsm_pp0_stage14,
      O => \q0_reg_i_34__0_n_0\
    );
\q0_reg_i_7__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^grp_clefiakeyset128_pipeline_vitis_loop_309_1_fu_70_con128_address0\(2),
      I1 => ram_reg_3(3),
      I2 => \con128_address01__4\,
      O => \ap_CS_fsm_reg[7]_6\(0)
    );
\ram_reg_i_100__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0006000000000000"
    )
        port map (
      I0 => or_ln5_fu_1078_p3(6),
      I1 => reg_590(7),
      I2 => ap_CS_fsm_pp0_stage10,
      I3 => ap_CS_fsm_pp0_stage9,
      I4 => ap_CS_fsm_pp0_stage8,
      I5 => ap_enable_reg_pp0_iter0,
      O => \ram_reg_i_100__1_n_0\
    );
\ram_reg_i_101__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0FF0282800000000"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage9,
      I1 => or_ln6_fu_1130_p3(6),
      I2 => reg_590(7),
      I3 => or_ln7_fu_1192_p3(0),
      I4 => ap_CS_fsm_pp0_stage10,
      I5 => ap_enable_reg_pp0_iter0,
      O => \ram_reg_i_101__1_n_0\
    );
\ram_reg_i_102__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"01FF010101FFFFFF"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage8,
      I1 => ap_CS_fsm_pp0_stage10,
      I2 => ap_CS_fsm_pp0_stage9,
      I3 => grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_309_1_fu_70_ap_start_reg,
      I4 => ap_CS_fsm_pp0_stage0,
      I5 => ap_enable_reg_pp0_iter0_reg,
      O => \ram_reg_i_102__1_n_0\
    );
ram_reg_i_103: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000FF01FF"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage11,
      I1 => ap_CS_fsm_pp0_stage12,
      I2 => ap_CS_fsm_pp0_stage13,
      I3 => ap_enable_reg_pp0_iter0,
      I4 => \ram_reg_i_31__4_n_0\,
      I5 => ram_reg_i_270_n_0,
      O => ram_reg_i_103_n_0
    );
\ram_reg_i_104__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F4F4F4F4F4FFFFF4"
    )
        port map (
      I0 => ram_reg_i_271_n_0,
      I1 => ram_reg_i_272_n_0,
      I2 => ram_reg_i_273_n_0,
      I3 => or_ln2_fu_980_p3(6),
      I4 => reg_590(7),
      I5 => ram_reg_i_274_n_0,
      O => \ram_reg_i_104__1_n_0\
    );
\ram_reg_i_105__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8080BF80BFBFBFBF"
    )
        port map (
      I0 => xor_ln124_15_reg_1980(7),
      I1 => ap_CS_fsm_pp0_stage1,
      I2 => ap_enable_reg_pp0_iter1_2,
      I3 => ram_reg_i_275_n_0,
      I4 => ram_reg_i_276_n_0,
      I5 => ram_reg_i_277_n_0,
      O => \ram_reg_i_105__1_n_0\
    );
\ram_reg_i_106__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5541550000000000"
    )
        port map (
      I0 => ram_reg_i_278_n_0,
      I1 => or_ln5_fu_1078_p3(5),
      I2 => reg_590(6),
      I3 => ram_reg_i_279_n_0,
      I4 => ap_CS_fsm_pp0_stage8,
      I5 => ap_enable_reg_pp0_iter0,
      O => \ram_reg_i_106__4_n_0\
    );
\ram_reg_i_107__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFFBBBBB"
    )
        port map (
      I0 => ram_reg_i_280_n_0,
      I1 => \ram_reg_i_102__1_n_0\,
      I2 => reg_590(6),
      I3 => \^reg_586_reg[7]_0\(6),
      I4 => ram_reg_i_281_n_0,
      O => \ram_reg_i_107__1_n_0\
    );
\ram_reg_i_108__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFF4F4F4"
    )
        port map (
      I0 => ram_reg_i_282_n_0,
      I1 => ram_reg_i_275_n_0,
      I2 => idx74_fu_1520,
      I3 => \ram_reg_i_148__1_n_0\,
      I4 => xor_ln124_14_reg_1964(6),
      I5 => ram_reg_i_283_n_0,
      O => \ram_reg_i_108__1_n_0\
    );
\ram_reg_i_109__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5541550000000000"
    )
        port map (
      I0 => ram_reg_i_284_n_0,
      I1 => or_ln5_fu_1078_p3(4),
      I2 => reg_590(5),
      I3 => ram_reg_i_279_n_0,
      I4 => ap_CS_fsm_pp0_stage8,
      I5 => ap_enable_reg_pp0_iter0,
      O => \ram_reg_i_109__4_n_0\
    );
\ram_reg_i_10__12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF0440000F044"
    )
        port map (
      I0 => \ram_reg_i_68__7_n_0\,
      I1 => ram_reg,
      I2 => ram_reg_0(0),
      I3 => Q(0),
      I4 => Q(1),
      I5 => ram_reg_1(0),
      O => ADDRARDADDR(0)
    );
\ram_reg_i_10__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA8A008A"
    )
        port map (
      I0 => \ram_reg_i_37__5_n_0\,
      I1 => trunc_ln259_reg_1933(6),
      I2 => ap_CS_fsm_pp0_stage14,
      I3 => ap_CS_fsm_pp0_stage15,
      I4 => trunc_ln261_reg_1954(6),
      O => \trunc_ln259_reg_1933_reg[6]_0\(7)
    );
\ram_reg_i_110__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF22222FF2"
    )
        port map (
      I0 => ram_reg_i_272_n_0,
      I1 => ram_reg_i_285_n_0,
      I2 => or_ln2_fu_980_p3(4),
      I3 => reg_590(5),
      I4 => ram_reg_i_274_n_0,
      I5 => ram_reg_i_286_n_0,
      O => \ram_reg_i_110__1_n_0\
    );
\ram_reg_i_111__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFF4F4F4"
    )
        port map (
      I0 => ram_reg_i_287_n_0,
      I1 => ram_reg_i_275_n_0,
      I2 => idx74_fu_1520,
      I3 => \ram_reg_i_148__1_n_0\,
      I4 => xor_ln124_14_reg_1964(5),
      I5 => ram_reg_i_288_n_0,
      O => \ram_reg_i_111__1_n_0\
    );
\ram_reg_i_112__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5541550000000000"
    )
        port map (
      I0 => ram_reg_i_289_n_0,
      I1 => or_ln5_fu_1078_p3(3),
      I2 => reg_590(4),
      I3 => ram_reg_i_279_n_0,
      I4 => ap_CS_fsm_pp0_stage8,
      I5 => ap_enable_reg_pp0_iter0,
      O => \ram_reg_i_112__4_n_0\
    );
\ram_reg_i_113__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFFBBBBB"
    )
        port map (
      I0 => ram_reg_i_290_n_0,
      I1 => \ram_reg_i_102__1_n_0\,
      I2 => reg_590(4),
      I3 => \^reg_586_reg[7]_0\(4),
      I4 => ram_reg_i_281_n_0,
      O => \ram_reg_i_113__1_n_0\
    );
\ram_reg_i_114__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFF4F4F4"
    )
        port map (
      I0 => ram_reg_i_291_n_0,
      I1 => ram_reg_i_275_n_0,
      I2 => idx74_fu_1520,
      I3 => \ram_reg_i_148__1_n_0\,
      I4 => xor_ln124_14_reg_1964(4),
      I5 => ram_reg_i_292_n_0,
      O => \ram_reg_i_114__1_n_0\
    );
\ram_reg_i_115__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5541550000000000"
    )
        port map (
      I0 => ram_reg_i_293_n_0,
      I1 => or_ln5_fu_1078_p3(2),
      I2 => reg_590(3),
      I3 => ram_reg_i_279_n_0,
      I4 => ap_CS_fsm_pp0_stage8,
      I5 => ap_enable_reg_pp0_iter0,
      O => \ram_reg_i_115__4_n_0\
    );
\ram_reg_i_116__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFFBBBBB"
    )
        port map (
      I0 => ram_reg_i_294_n_0,
      I1 => \ram_reg_i_102__1_n_0\,
      I2 => reg_590(3),
      I3 => \^reg_586_reg[7]_0\(3),
      I4 => ram_reg_i_281_n_0,
      O => \ram_reg_i_116__1_n_0\
    );
\ram_reg_i_117__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFF4F4F4"
    )
        port map (
      I0 => ram_reg_i_295_n_0,
      I1 => ram_reg_i_275_n_0,
      I2 => idx74_fu_1520,
      I3 => \ram_reg_i_148__1_n_0\,
      I4 => xor_ln124_14_reg_1964(3),
      I5 => ram_reg_i_296_n_0,
      O => \ram_reg_i_117__1_n_0\
    );
\ram_reg_i_118__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFF4F4F4"
    )
        port map (
      I0 => ram_reg_i_297_n_0,
      I1 => ram_reg_i_275_n_0,
      I2 => idx74_fu_1520,
      I3 => \ram_reg_i_148__1_n_0\,
      I4 => xor_ln124_14_reg_1964(2),
      I5 => ram_reg_i_298_n_0,
      O => \ram_reg_i_118__1_n_0\
    );
\ram_reg_i_119__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5541550000000000"
    )
        port map (
      I0 => ram_reg_i_299_n_0,
      I1 => or_ln5_fu_1078_p3(1),
      I2 => reg_590(2),
      I3 => ram_reg_i_279_n_0,
      I4 => ap_CS_fsm_pp0_stage8,
      I5 => ap_enable_reg_pp0_iter0,
      O => \ram_reg_i_119__4_n_0\
    );
\ram_reg_i_11__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA8A008A"
    )
        port map (
      I0 => \ram_reg_i_38__5_n_0\,
      I1 => trunc_ln259_reg_1933(5),
      I2 => ap_CS_fsm_pp0_stage14,
      I3 => ap_CS_fsm_pp0_stage15,
      I4 => trunc_ln261_reg_1954(5),
      O => \trunc_ln259_reg_1933_reg[6]_0\(6)
    );
\ram_reg_i_120__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFFBBBBB"
    )
        port map (
      I0 => ram_reg_i_300_n_0,
      I1 => \ram_reg_i_102__1_n_0\,
      I2 => reg_590(2),
      I3 => \^reg_586_reg[7]_0\(2),
      I4 => ram_reg_i_281_n_0,
      O => \ram_reg_i_120__1_n_0\
    );
\ram_reg_i_121__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5541550000000000"
    )
        port map (
      I0 => ram_reg_i_301_n_0,
      I1 => or_ln5_fu_1078_p3(0),
      I2 => reg_590(1),
      I3 => ram_reg_i_279_n_0,
      I4 => ap_CS_fsm_pp0_stage8,
      I5 => ap_enable_reg_pp0_iter0,
      O => \ram_reg_i_121__4_n_0\
    );
\ram_reg_i_122__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF22222FF2"
    )
        port map (
      I0 => ram_reg_i_272_n_0,
      I1 => ram_reg_i_302_n_0,
      I2 => or_ln2_fu_980_p3(0),
      I3 => reg_590(1),
      I4 => ram_reg_i_274_n_0,
      I5 => ram_reg_i_303_n_0,
      O => \ram_reg_i_122__1_n_0\
    );
\ram_reg_i_123__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFF4F4F4"
    )
        port map (
      I0 => ram_reg_i_304_n_0,
      I1 => ram_reg_i_275_n_0,
      I2 => idx74_fu_1520,
      I3 => \ram_reg_i_148__1_n_0\,
      I4 => xor_ln124_14_reg_1964(1),
      I5 => ram_reg_i_305_n_0,
      O => \ram_reg_i_123__1_n_0\
    );
\ram_reg_i_124__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5541550000000000"
    )
        port map (
      I0 => ram_reg_i_306_n_0,
      I1 => \lk_load_6_reg_1678_reg_n_0_[0]\,
      I2 => reg_590(0),
      I3 => ram_reg_i_279_n_0,
      I4 => ap_CS_fsm_pp0_stage8,
      I5 => ap_enable_reg_pp0_iter0,
      O => \ram_reg_i_124__4_n_0\
    );
\ram_reg_i_125__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFFBBBBB"
    )
        port map (
      I0 => ram_reg_i_307_n_0,
      I1 => \ram_reg_i_102__1_n_0\,
      I2 => reg_590(0),
      I3 => \^reg_586_reg[7]_0\(0),
      I4 => ram_reg_i_281_n_0,
      O => \ram_reg_i_125__1_n_0\
    );
\ram_reg_i_126__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFF4F4F4"
    )
        port map (
      I0 => ram_reg_i_308_n_0,
      I1 => ram_reg_i_275_n_0,
      I2 => idx74_fu_1520,
      I3 => \ram_reg_i_148__1_n_0\,
      I4 => xor_ln124_14_reg_1964(0),
      I5 => ram_reg_i_309_n_0,
      O => \ram_reg_i_126__1_n_0\
    );
\ram_reg_i_127__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFFFDDDF"
    )
        port map (
      I0 => ram_reg_i_239_n_0,
      I1 => ram_reg_i_310_n_0,
      I2 => xor_ln124_6_reg_1814(7),
      I3 => ram_reg_i_311_n_0,
      I4 => ram_reg_i_312_n_0,
      I5 => ram_reg_i_313_n_0,
      O => grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_309_1_fu_70_rk_d0(7)
    );
\ram_reg_i_12__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA8A008A"
    )
        port map (
      I0 => \ram_reg_i_39__5_n_0\,
      I1 => trunc_ln259_reg_1933(4),
      I2 => ap_CS_fsm_pp0_stage14,
      I3 => ap_CS_fsm_pp0_stage15,
      I4 => trunc_ln261_reg_1954(4),
      O => \trunc_ln259_reg_1933_reg[6]_0\(5)
    );
\ram_reg_i_130__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFFFAEFF"
    )
        port map (
      I0 => ram_reg_i_316_n_0,
      I1 => xor_ln124_6_reg_1814(6),
      I2 => ram_reg_i_311_n_0,
      I3 => ram_reg_i_239_n_0,
      I4 => ram_reg_i_317_n_0,
      I5 => ram_reg_i_318_n_0,
      O => grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_309_1_fu_70_rk_d0(6)
    );
\ram_reg_i_133__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88A8AAAAAAAAAAAA"
    )
        port map (
      I0 => ram_reg_i_321_n_0,
      I1 => ram_reg_i_322_n_0,
      I2 => xor_ln124_6_reg_1814(5),
      I3 => ram_reg_i_311_n_0,
      I4 => ram_reg_i_239_n_0,
      I5 => ram_reg_i_323_n_0,
      O => grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_309_1_fu_70_rk_d0(5)
    );
\ram_reg_i_136__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFFFABFF"
    )
        port map (
      I0 => ram_reg_i_326_n_0,
      I1 => xor_ln124_6_reg_1814(4),
      I2 => ram_reg_i_311_n_0,
      I3 => ram_reg_i_239_n_0,
      I4 => ram_reg_i_327_n_0,
      I5 => ram_reg_i_328_n_0,
      O => grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_309_1_fu_70_rk_d0(4)
    );
\ram_reg_i_139__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFFFDDDF"
    )
        port map (
      I0 => ram_reg_i_239_n_0,
      I1 => ram_reg_i_331_n_0,
      I2 => xor_ln124_6_reg_1814(3),
      I3 => ram_reg_i_311_n_0,
      I4 => ram_reg_i_332_n_0,
      I5 => ram_reg_i_333_n_0,
      O => grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_309_1_fu_70_rk_d0(3)
    );
\ram_reg_i_13__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA8A008A"
    )
        port map (
      I0 => \ram_reg_i_40__3_n_0\,
      I1 => trunc_ln259_reg_1933(3),
      I2 => ap_CS_fsm_pp0_stage14,
      I3 => ap_CS_fsm_pp0_stage15,
      I4 => trunc_ln261_reg_1954(3),
      O => \trunc_ln259_reg_1933_reg[6]_0\(4)
    );
\ram_reg_i_141__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFFFAEFF"
    )
        port map (
      I0 => ram_reg_i_336_n_0,
      I1 => xor_ln124_6_reg_1814(2),
      I2 => ram_reg_i_311_n_0,
      I3 => ram_reg_i_239_n_0,
      I4 => ram_reg_i_337_n_0,
      I5 => ram_reg_i_338_n_0,
      O => grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_309_1_fu_70_rk_d0(2)
    );
\ram_reg_i_143__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88A8AAAAAAAAAAAA"
    )
        port map (
      I0 => ram_reg_i_341_n_0,
      I1 => ram_reg_i_342_n_0,
      I2 => xor_ln124_7_reg_1839(1),
      I3 => ram_reg_i_343_n_0,
      I4 => ram_reg_i_239_n_0,
      I5 => ram_reg_i_344_n_0,
      O => grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_309_1_fu_70_rk_d0(1)
    );
\ram_reg_i_145__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFFFABFF"
    )
        port map (
      I0 => ram_reg_i_347_n_0,
      I1 => xor_ln124_6_reg_1814(0),
      I2 => ram_reg_i_311_n_0,
      I3 => ram_reg_i_239_n_0,
      I4 => ram_reg_i_348_n_0,
      I5 => ram_reg_i_349_n_0,
      O => grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_309_1_fu_70_rk_d0(0)
    );
\ram_reg_i_147__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFEEEEEEEEE"
    )
        port map (
      I0 => lk_load_4_reg_16390,
      I1 => lk_load_8_reg_17170,
      I2 => ap_CS_fsm_pp0_stage4,
      I3 => ap_CS_fsm_pp0_stage2,
      I4 => ram_reg_i_352_n_0,
      I5 => ram_reg_i_353_n_0,
      O => \ram_reg_i_147__1_n_0\
    );
\ram_reg_i_148__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter1_2,
      I1 => ap_CS_fsm_pp0_stage0,
      O => \ram_reg_i_148__1_n_0\
    );
\ram_reg_i_149__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4540000045404540"
    )
        port map (
      I0 => \icmp_ln309_reg_1500_reg_n_0_[0]\,
      I1 => grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_309_1_fu_70_ap_start_reg,
      I2 => ap_CS_fsm_pp0_stage0,
      I3 => ap_enable_reg_pp0_iter0_reg,
      I4 => ap_CS_fsm_pp0_stage8,
      I5 => \ram_reg_i_36__12_n_0\,
      O => grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_309_1_fu_70_lk_we1
    );
\ram_reg_i_14__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA8A008A"
    )
        port map (
      I0 => \ram_reg_i_41__5_n_0\,
      I1 => trunc_ln259_reg_1933(2),
      I2 => ap_CS_fsm_pp0_stage14,
      I3 => ap_CS_fsm_pp0_stage15,
      I4 => trunc_ln261_reg_1954(2),
      O => \trunc_ln259_reg_1933_reg[6]_0\(3)
    );
\ram_reg_i_151__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CACACACACFC0C0C0"
    )
        port map (
      I0 => grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_309_1_fu_70_rk_we0,
      I1 => ap_enable_reg_pp0_iter1_0,
      I2 => ram_reg_3(4),
      I3 => ram_reg_3(0),
      I4 => ap_enable_reg_pp0_iter1_1,
      I5 => ram_reg_3(3),
      O => grp_ClefiaKeySet128_fu_176_rk_we0
    );
\ram_reg_i_154__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFEEEAEEEAEEEA"
    )
        port map (
      I0 => \ram_reg_i_160__1_n_0\,
      I1 => ap_enable_reg_pp0_iter0,
      I2 => ap_CS_fsm_pp0_stage8,
      I3 => ap_CS_fsm_pp0_stage2,
      I4 => ap_enable_reg_pp0_iter1_2,
      I5 => ap_CS_fsm_pp0_stage1,
      O => grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_309_1_fu_70_rk_ce1
    );
\ram_reg_i_159__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"57F7"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage8,
      I1 => ap_enable_reg_pp0_iter0_reg,
      I2 => ap_CS_fsm_pp0_stage0,
      I3 => grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_309_1_fu_70_ap_start_reg,
      O => \ram_reg_i_159__1_n_0\
    );
\ram_reg_i_15__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA8A008A"
    )
        port map (
      I0 => \ram_reg_i_42__4_n_0\,
      I1 => trunc_ln259_reg_1933(1),
      I2 => ap_CS_fsm_pp0_stage14,
      I3 => ap_CS_fsm_pp0_stage15,
      I4 => trunc_ln261_reg_1954(1),
      O => \trunc_ln259_reg_1933_reg[6]_0\(2)
    );
\ram_reg_i_160__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEAFFEAFFEAEAEA"
    )
        port map (
      I0 => \ram_reg_i_78__1_n_0\,
      I1 => ap_enable_reg_pp0_iter1_2,
      I2 => ap_CS_fsm_pp0_stage0,
      I3 => ap_enable_reg_pp0_iter0,
      I4 => ap_CS_fsm_pp0_stage15,
      I5 => ap_CS_fsm_pp0_stage14,
      O => \ram_reg_i_160__1_n_0\
    );
\ram_reg_i_166__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"C808"
    )
        port map (
      I0 => idx74_load_1_reg_1562(7),
      I1 => \ram_reg_i_102__1_n_0\,
      I2 => ram_reg_i_281_n_0,
      I3 => idx74_fu_152_reg(7),
      O => \ram_reg_i_166__1_n_0\
    );
\ram_reg_i_167__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage10,
      I1 => ap_enable_reg_pp0_iter0_reg,
      I2 => ap_CS_fsm_pp0_stage0,
      I3 => grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_309_1_fu_70_ap_start_reg,
      O => \ram_reg_i_167__1_n_0\
    );
\ram_reg_i_168__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ABABABFFFFFFABFF"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage10,
      I1 => ap_CS_fsm_pp0_stage9,
      I2 => ap_CS_fsm_pp0_stage8,
      I3 => ap_enable_reg_pp0_iter0_reg,
      I4 => ap_CS_fsm_pp0_stage0,
      I5 => grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_309_1_fu_70_ap_start_reg,
      O => \ram_reg_i_168__1_n_0\
    );
\ram_reg_i_16__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA8A008A"
    )
        port map (
      I0 => \ram_reg_i_43__4_n_0\,
      I1 => trunc_ln259_reg_1933(0),
      I2 => ap_CS_fsm_pp0_stage14,
      I3 => ap_CS_fsm_pp0_stage15,
      I4 => trunc_ln261_reg_1954(0),
      O => \trunc_ln259_reg_1933_reg[6]_0\(1)
    );
ram_reg_i_177: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FC000C0044004400"
    )
        port map (
      I0 => \ram_reg_i_168__1_n_0\,
      I1 => idx74_load_1_reg_1562(6),
      I2 => ram_reg_i_281_n_0,
      I3 => ram_reg_i_103_n_0,
      I4 => idx74_fu_152_reg(6),
      I5 => \ram_reg_i_102__1_n_0\,
      O => ram_reg_i_177_n_0
    );
\ram_reg_i_17__12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8880AAAAAAAAAAAA"
    )
        port map (
      I0 => ram_reg_23,
      I1 => ram_reg_4,
      I2 => \ram_reg_i_94__2_n_0\,
      I3 => ram_reg_24,
      I4 => ram_reg_21,
      I5 => ram_reg_25,
      O => ADDRBWRADDR(0)
    );
\ram_reg_i_17__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAA200A2"
    )
        port map (
      I0 => \ram_reg_i_44__4_n_0\,
      I1 => ap_CS_fsm_pp0_stage14,
      I2 => \^lk_load_12_reg_1795_reg[7]_0\(7),
      I3 => ap_CS_fsm_pp0_stage15,
      I4 => \^reg_586_reg[7]_0\(7),
      O => \trunc_ln259_reg_1933_reg[6]_0\(0)
    );
ram_reg_i_183: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AC000000AC00CC00"
    )
        port map (
      I0 => idx74_fu_152_reg(5),
      I1 => idx74_load_1_reg_1562(5),
      I2 => ram_reg_i_281_n_0,
      I3 => ram_reg_i_103_n_0,
      I4 => \ram_reg_i_102__1_n_0\,
      I5 => \ram_reg_i_168__1_n_0\,
      O => ram_reg_i_183_n_0
    );
ram_reg_i_187: unisim.vcomponents.LUT4
    generic map(
      INIT => X"C808"
    )
        port map (
      I0 => idx74_load_1_reg_1562(4),
      I1 => \ram_reg_i_102__1_n_0\,
      I2 => ram_reg_i_281_n_0,
      I3 => idx74_fu_152_reg(4),
      O => ram_reg_i_187_n_0
    );
ram_reg_i_189: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFA8A8A8A8A8"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter1_2,
      I1 => ap_CS_fsm_pp0_stage0,
      I2 => ap_CS_fsm_pp0_stage1,
      I3 => ap_CS_fsm_pp0_stage14,
      I4 => ap_CS_fsm_pp0_stage15,
      I5 => ap_enable_reg_pp0_iter0,
      O => ram_reg_i_189_n_0
    );
\ram_reg_i_18__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00AEFFFF00AE0000"
    )
        port map (
      I0 => \ram_reg_i_45__6_n_0\,
      I1 => \ram_reg_i_46__5_n_0\,
      I2 => \ram_reg_i_47__5_n_0\,
      I3 => \ram_reg_i_48__5_n_0\,
      I4 => ram_reg_3(3),
      I5 => DOBDO(7),
      O => \ap_CS_fsm_reg[7]_8\(7)
    );
ram_reg_i_192: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CFC08A80"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage7,
      I1 => grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_309_1_fu_70_ap_start_reg,
      I2 => ap_CS_fsm_pp0_stage0,
      I3 => ap_enable_reg_pp0_iter0_reg,
      I4 => ap_CS_fsm_pp0_stage6,
      O => ram_reg_i_192_n_0
    );
ram_reg_i_196: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFEEEFEEEFEEEEEE"
    )
        port map (
      I0 => \ram_reg_i_148__1_n_0\,
      I1 => idx74_fu_1520,
      I2 => \ram_reg_i_31__4_n_0\,
      I3 => ap_enable_reg_pp0_iter0,
      I4 => ap_CS_fsm_pp0_stage12,
      I5 => ap_CS_fsm_pp0_stage13,
      O => ram_reg_i_196_n_0
    );
ram_reg_i_197: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00FF00F222222222"
    )
        port map (
      I0 => ram_reg_i_384_n_0,
      I1 => ram_reg_i_352_n_0,
      I2 => ap_CS_fsm_pp0_stage8,
      I3 => ap_CS_fsm_pp0_stage10,
      I4 => ap_CS_fsm_pp0_stage9,
      I5 => ap_enable_reg_pp0_iter0,
      O => ram_reg_i_197_n_0
    );
\ram_reg_i_19__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFE000E00"
    )
        port map (
      I0 => \ram_reg_i_100__1_n_0\,
      I1 => \ram_reg_i_101__1_n_0\,
      I2 => \ram_reg_i_102__1_n_0\,
      I3 => ram_reg_i_103_n_0,
      I4 => \ram_reg_i_104__1_n_0\,
      I5 => \ram_reg_i_105__1_n_0\,
      O => DIADI(7)
    );
\ram_reg_i_19__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00AEFFFF00AE0000"
    )
        port map (
      I0 => \ram_reg_i_49__5_n_0\,
      I1 => \ram_reg_i_50__5_n_0\,
      I2 => \ram_reg_i_51__5_n_0\,
      I3 => \ram_reg_i_52__5_n_0\,
      I4 => ram_reg_3(3),
      I5 => DOBDO(6),
      O => \ap_CS_fsm_reg[7]_8\(6)
    );
\ram_reg_i_1__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => ram_reg_3(3),
      I1 => \^grp_clefiakeyset128_pipeline_vitis_loop_309_1_fu_70_con128_ce0\,
      O => lk_ce1
    );
ram_reg_i_200: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000FB0000000000"
    )
        port map (
      I0 => ram_reg_i_387_n_0,
      I1 => \ram_reg_i_80__1_n_0\,
      I2 => ram_reg_i_388_n_0,
      I3 => ram_reg_i_389_n_0,
      I4 => ram_reg_i_189_n_0,
      I5 => ap_enable_reg_pp0_iter0,
      O => ram_reg_i_200_n_0
    );
ram_reg_i_208: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF4F4F444F4F4F4"
    )
        port map (
      I0 => ram_reg_i_396_n_0,
      I1 => ram_reg_i_397_n_0,
      I2 => ram_reg_i_398_n_0,
      I3 => ap_CS_fsm_pp0_stage2,
      I4 => ap_enable_reg_pp0_iter1_2,
      I5 => rk_addr_15_reg_1986(7),
      O => ram_reg_i_208_n_0
    );
ram_reg_i_209: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DDDD0D00FFFFFFFF"
    )
        port map (
      I0 => ram_reg_i_399_n_0,
      I1 => ram_reg_i_400_n_0,
      I2 => ram_reg_i_401_n_0,
      I3 => rk_addr_3_reg_1702(7),
      I4 => ram_reg_i_402_n_0,
      I5 => ram_reg_i_403_n_0,
      O => ram_reg_i_209_n_0
    );
\ram_reg_i_20__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4F404F4F40404040"
    )
        port map (
      I0 => \ram_reg_i_106__4_n_0\,
      I1 => \ram_reg_i_107__1_n_0\,
      I2 => ram_reg_i_103_n_0,
      I3 => xor_ln124_15_reg_1980(6),
      I4 => idx74_fu_1520,
      I5 => \ram_reg_i_108__1_n_0\,
      O => DIADI(6)
    );
\ram_reg_i_20__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00AEFFFF00AE0000"
    )
        port map (
      I0 => \ram_reg_i_53__4_n_0\,
      I1 => \ram_reg_i_54__5_n_0\,
      I2 => \ram_reg_i_55__5_n_0\,
      I3 => \ram_reg_i_56__4_n_0\,
      I4 => ram_reg_3(3),
      I5 => DOBDO(5),
      O => \ap_CS_fsm_reg[7]_8\(5)
    );
ram_reg_i_210: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55155555FFFFFFFF"
    )
        port map (
      I0 => ram_reg_i_404_n_0,
      I1 => ap_CS_fsm_pp0_stage10,
      I2 => ap_enable_reg_pp0_iter0,
      I3 => ap_CS_fsm_pp0_stage11,
      I4 => \rk_addr_7_reg_1834_reg_n_0_[7]\,
      I5 => ram_reg_i_239_n_0,
      O => ram_reg_i_210_n_0
    );
ram_reg_i_216: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55155555FFFFFFFF"
    )
        port map (
      I0 => ram_reg_i_413_n_0,
      I1 => ap_CS_fsm_pp0_stage10,
      I2 => ap_enable_reg_pp0_iter0,
      I3 => ap_CS_fsm_pp0_stage11,
      I4 => \rk_addr_7_reg_1834_reg_n_0_[6]\,
      I5 => ram_reg_i_239_n_0,
      O => ram_reg_i_216_n_0
    );
ram_reg_i_217: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DDDD0D00FFFFFFFF"
    )
        port map (
      I0 => ram_reg_i_399_n_0,
      I1 => ram_reg_i_414_n_0,
      I2 => ram_reg_i_401_n_0,
      I3 => rk_addr_3_reg_1702(6),
      I4 => ram_reg_i_415_n_0,
      I5 => ram_reg_i_403_n_0,
      O => ram_reg_i_217_n_0
    );
ram_reg_i_218: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF4F4F444F4F4F4"
    )
        port map (
      I0 => ram_reg_i_416_n_0,
      I1 => ram_reg_i_397_n_0,
      I2 => ram_reg_i_417_n_0,
      I3 => ap_CS_fsm_pp0_stage2,
      I4 => ap_enable_reg_pp0_iter1_2,
      I5 => rk_addr_15_reg_1986(6),
      O => ram_reg_i_218_n_0
    );
\ram_reg_i_21__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4F404F4F40404040"
    )
        port map (
      I0 => \ram_reg_i_109__4_n_0\,
      I1 => \ram_reg_i_110__1_n_0\,
      I2 => ram_reg_i_103_n_0,
      I3 => xor_ln124_15_reg_1980(5),
      I4 => idx74_fu_1520,
      I5 => \ram_reg_i_111__1_n_0\,
      O => DIADI(5)
    );
\ram_reg_i_21__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00AEFFFF00AE0000"
    )
        port map (
      I0 => \ram_reg_i_57__5_n_0\,
      I1 => \ram_reg_i_58__6_n_0\,
      I2 => \ram_reg_i_59__3_n_0\,
      I3 => \ram_reg_i_60__3_n_0\,
      I4 => ram_reg_3(3),
      I5 => DOBDO(4),
      O => \ap_CS_fsm_reg[7]_8\(4)
    );
ram_reg_i_223: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF4F4F444F4F4F4"
    )
        port map (
      I0 => ram_reg_i_424_n_0,
      I1 => ram_reg_i_397_n_0,
      I2 => ram_reg_i_425_n_0,
      I3 => ap_CS_fsm_pp0_stage2,
      I4 => ap_enable_reg_pp0_iter1_2,
      I5 => rk_addr_15_reg_1986(5),
      O => ram_reg_i_223_n_0
    );
ram_reg_i_224: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DDDD0D00FFFFFFFF"
    )
        port map (
      I0 => ram_reg_i_399_n_0,
      I1 => ram_reg_i_426_n_0,
      I2 => ram_reg_i_401_n_0,
      I3 => rk_addr_3_reg_1702(5),
      I4 => ram_reg_i_427_n_0,
      I5 => ram_reg_i_403_n_0,
      O => ram_reg_i_224_n_0
    );
ram_reg_i_225: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55455555FFFFFFFF"
    )
        port map (
      I0 => ram_reg_i_428_n_0,
      I1 => \ram_reg_i_80__1_n_0\,
      I2 => ap_enable_reg_pp0_iter0,
      I3 => ap_CS_fsm_pp0_stage11,
      I4 => rk_addr_6_reg_1809(5),
      I5 => ram_reg_i_239_n_0,
      O => ram_reg_i_225_n_0
    );
\ram_reg_i_22__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4F404F4F40404040"
    )
        port map (
      I0 => \ram_reg_i_112__4_n_0\,
      I1 => \ram_reg_i_113__1_n_0\,
      I2 => ram_reg_i_103_n_0,
      I3 => xor_ln124_15_reg_1980(4),
      I4 => idx74_fu_1520,
      I5 => \ram_reg_i_114__1_n_0\,
      O => DIADI(4)
    );
\ram_reg_i_22__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00AEFFFF00AE0000"
    )
        port map (
      I0 => \ram_reg_i_61__3_n_0\,
      I1 => \ram_reg_i_62__3_n_0\,
      I2 => \ram_reg_i_63__2_n_0\,
      I3 => \ram_reg_i_64__3_n_0\,
      I4 => ram_reg_3(3),
      I5 => DOBDO(3),
      O => \ap_CS_fsm_reg[7]_8\(3)
    );
ram_reg_i_231: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55155555FFFFFFFF"
    )
        port map (
      I0 => ram_reg_i_436_n_0,
      I1 => ap_CS_fsm_pp0_stage10,
      I2 => ap_enable_reg_pp0_iter0,
      I3 => ap_CS_fsm_pp0_stage11,
      I4 => \rk_addr_7_reg_1834_reg_n_0_[4]\,
      I5 => ram_reg_i_239_n_0,
      O => ram_reg_i_231_n_0
    );
ram_reg_i_232: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F200F2F2FFFFFFFF"
    )
        port map (
      I0 => rk_addr_3_reg_1702(4),
      I1 => ram_reg_i_401_n_0,
      I2 => ram_reg_i_437_n_0,
      I3 => ram_reg_i_438_n_0,
      I4 => ram_reg_i_399_n_0,
      I5 => ram_reg_i_403_n_0,
      O => ram_reg_i_232_n_0
    );
ram_reg_i_233: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF4F4F444F4F4F4"
    )
        port map (
      I0 => ram_reg_i_439_n_0,
      I1 => ram_reg_i_397_n_0,
      I2 => ram_reg_i_440_n_0,
      I3 => ap_CS_fsm_pp0_stage2,
      I4 => ap_enable_reg_pp0_iter1_2,
      I5 => rk_addr_15_reg_1986(4),
      O => ram_reg_i_233_n_0
    );
ram_reg_i_238: unisim.vcomponents.LUT4
    generic map(
      INIT => X"57F7"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage11,
      I1 => ap_enable_reg_pp0_iter0_reg,
      I2 => ap_CS_fsm_pp0_stage0,
      I3 => grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_309_1_fu_70_ap_start_reg,
      O => ram_reg_i_238_n_0
    );
ram_reg_i_239: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000000002A"
    )
        port map (
      I0 => ram_reg_i_447_n_0,
      I1 => ap_enable_reg_pp0_iter0,
      I2 => ap_CS_fsm_pp0_stage15,
      I3 => \ram_reg_i_148__1_n_0\,
      I4 => idx74_fu_1520,
      I5 => ram_reg_i_448_n_0,
      O => ram_reg_i_239_n_0
    );
\ram_reg_i_23__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4F404F4F40404040"
    )
        port map (
      I0 => \ram_reg_i_115__4_n_0\,
      I1 => \ram_reg_i_116__1_n_0\,
      I2 => ram_reg_i_103_n_0,
      I3 => xor_ln124_15_reg_1980(3),
      I4 => idx74_fu_1520,
      I5 => \ram_reg_i_117__1_n_0\,
      O => DIADI(3)
    );
\ram_reg_i_23__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00AEFFFF00AE0000"
    )
        port map (
      I0 => \ram_reg_i_65__3_n_0\,
      I1 => \ram_reg_i_66__4_n_0\,
      I2 => \ram_reg_i_67__3_n_0\,
      I3 => \ram_reg_i_68__3_n_0\,
      I4 => ram_reg_3(3),
      I5 => DOBDO(2),
      O => \ap_CS_fsm_reg[7]_8\(2)
    );
ram_reg_i_246: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0500D500FFFFFFFF"
    )
        port map (
      I0 => \ram_reg_i_102__1_n_0\,
      I1 => ap_CS_fsm_pp0_stage7,
      I2 => ap_enable_reg_pp0_iter0,
      I3 => ram_reg_i_239_n_0,
      I4 => ap_CS_fsm_pp0_stage11,
      I5 => ram_reg_i_455_n_0,
      O => \ap_CS_fsm_reg[7]_3\
    );
\ram_reg_i_24__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00FFB0B00000B0B0"
    )
        port map (
      I0 => xor_ln124_15_reg_1980(2),
      I1 => idx74_fu_1520,
      I2 => \ram_reg_i_118__1_n_0\,
      I3 => \ram_reg_i_119__4_n_0\,
      I4 => ram_reg_i_103_n_0,
      I5 => \ram_reg_i_120__1_n_0\,
      O => DIADI(2)
    );
\ram_reg_i_24__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00AEFFFF00AE0000"
    )
        port map (
      I0 => \ram_reg_i_69__3_n_0\,
      I1 => \ram_reg_i_70__3_n_0\,
      I2 => \ram_reg_i_71__3_n_0\,
      I3 => \ram_reg_i_72__2_n_0\,
      I4 => ram_reg_3(3),
      I5 => DOBDO(1),
      O => \ap_CS_fsm_reg[7]_8\(1)
    );
ram_reg_i_255: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAEAAAEAAAEAAAA"
    )
        port map (
      I0 => ram_reg_i_461_n_0,
      I1 => ap_enable_reg_pp0_iter0,
      I2 => ap_CS_fsm_pp0_stage15,
      I3 => ram_reg_i_270_n_0,
      I4 => ap_CS_fsm_pp0_stage13,
      I5 => ap_CS_fsm_pp0_stage14,
      O => ram_reg_i_255_n_0
    );
ram_reg_i_256: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55555555FFFFF5F7"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter0,
      I1 => ap_CS_fsm_pp0_stage5,
      I2 => ap_CS_fsm_pp0_stage7,
      I3 => ap_CS_fsm_pp0_stage6,
      I4 => ap_CS_fsm_pp0_stage8,
      I5 => ram_reg_i_279_n_0,
      O => ram_reg_i_256_n_0
    );
ram_reg_i_257: unisim.vcomponents.LUT5
    generic map(
      INIT => X"202AAAAA"
    )
        port map (
      I0 => ram_reg_i_239_n_0,
      I1 => grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_309_1_fu_70_ap_start_reg,
      I2 => ap_CS_fsm_pp0_stage0,
      I3 => ap_enable_reg_pp0_iter0_reg,
      I4 => ap_CS_fsm_pp0_stage11,
      O => ram_reg_i_257_n_0
    );
\ram_reg_i_25__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4F404F4F40404040"
    )
        port map (
      I0 => \ram_reg_i_121__4_n_0\,
      I1 => \ram_reg_i_122__1_n_0\,
      I2 => ram_reg_i_103_n_0,
      I3 => xor_ln124_15_reg_1980(1),
      I4 => idx74_fu_1520,
      I5 => \ram_reg_i_123__1_n_0\,
      O => DIADI(1)
    );
\ram_reg_i_25__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00AEFFFF00AE0000"
    )
        port map (
      I0 => \ram_reg_i_73__2_n_0\,
      I1 => \ram_reg_i_74__1_n_0\,
      I2 => \ram_reg_i_75__1_n_0\,
      I3 => \ram_reg_i_76__1_n_0\,
      I4 => ram_reg_3(3),
      I5 => DOBDO(0),
      O => \ap_CS_fsm_reg[7]_8\(0)
    );
ram_reg_i_264: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000088002222AA2A"
    )
        port map (
      I0 => ram_reg_i_239_n_0,
      I1 => ap_enable_reg_pp0_iter0,
      I2 => ap_CS_fsm_pp0_stage9,
      I3 => ap_CS_fsm_pp0_stage10,
      I4 => ap_CS_fsm_pp0_stage11,
      I5 => ram_reg_i_464_n_0,
      O => ram_reg_i_264_n_0
    );
ram_reg_i_265: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF70FF7070"
    )
        port map (
      I0 => ram_reg_i_389_n_0,
      I1 => ram_reg_i_465_n_0,
      I2 => ram_reg_i_455_n_0,
      I3 => ap_CS_fsm_pp0_stage1,
      I4 => \ram_reg_i_148__1_n_0\,
      I5 => ram_reg_i_448_n_0,
      O => ram_reg_i_265_n_0
    );
\ram_reg_i_26__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4F404F4F40404040"
    )
        port map (
      I0 => \ram_reg_i_124__4_n_0\,
      I1 => \ram_reg_i_125__1_n_0\,
      I2 => ram_reg_i_103_n_0,
      I3 => xor_ln124_15_reg_1980(0),
      I4 => idx74_fu_1520,
      I5 => \ram_reg_i_126__1_n_0\,
      O => DIADI(0)
    );
\ram_reg_i_26__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000A200"
    )
        port map (
      I0 => ram_reg_3(3),
      I1 => \ram_reg_i_36__12_n_0\,
      I2 => ap_CS_fsm_pp0_stage8,
      I3 => ap_enable_reg_pp0_iter0,
      I4 => \icmp_ln309_reg_1500_reg_n_0_[0]\,
      O => \ap_CS_fsm_reg[7]_5\(0)
    );
ram_reg_i_270: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E0"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage1,
      I1 => ap_CS_fsm_pp0_stage0,
      I2 => ap_enable_reg_pp0_iter1_2,
      O => ram_reg_i_270_n_0
    );
ram_reg_i_271: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFC8C8FF"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage4,
      I1 => ap_enable_reg_pp0_iter0,
      I2 => ap_CS_fsm_pp0_stage3,
      I3 => \^reg_586_reg[7]_0\(7),
      I4 => reg_590(7),
      I5 => ram_reg_i_466_n_0,
      O => ram_reg_i_271_n_0
    );
ram_reg_i_272: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000FFF0F111FFF1F"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage5,
      I1 => ap_CS_fsm_pp0_stage6,
      I2 => ap_enable_reg_pp0_iter0_reg,
      I3 => ap_CS_fsm_pp0_stage0,
      I4 => grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_309_1_fu_70_ap_start_reg,
      I5 => ap_CS_fsm_pp0_stage7,
      O => ram_reg_i_272_n_0
    );
ram_reg_i_273: unisim.vcomponents.LUT6
    generic map(
      INIT => X"40404C408C808080"
    )
        port map (
      I0 => or_ln4_fu_1058_p3(6),
      I1 => ap_enable_reg_pp0_iter0,
      I2 => ap_CS_fsm_pp0_stage7,
      I3 => ap_CS_fsm_pp0_stage6,
      I4 => or_ln3_fu_1000_p3(6),
      I5 => reg_590(7),
      O => ram_reg_i_273_n_0
    );
ram_reg_i_274: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFEEEFFFFFFFFFFF"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage6,
      I1 => ap_CS_fsm_pp0_stage7,
      I2 => grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_309_1_fu_70_ap_start_reg,
      I3 => ap_CS_fsm_pp0_stage0,
      I4 => ap_enable_reg_pp0_iter0_reg,
      I5 => ap_CS_fsm_pp0_stage5,
      O => ram_reg_i_274_n_0
    );
ram_reg_i_275: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000011FF1F1F11FF"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage14,
      I1 => ap_CS_fsm_pp0_stage15,
      I2 => grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_309_1_fu_70_ap_start_reg,
      I3 => ap_enable_reg_pp0_iter0_reg,
      I4 => ap_CS_fsm_pp0_stage0,
      I5 => ap_enable_reg_pp0_iter1_2,
      O => ram_reg_i_275_n_0
    );
ram_reg_i_276: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DD0DDD0D0000DD0D"
    )
        port map (
      I0 => xor_ln124_9_reg_1864(7),
      I1 => ram_reg_i_467_n_0,
      I2 => xor_ln124_10_reg_1885(7),
      I3 => ram_reg_i_389_n_0,
      I4 => xor_ln124_11_reg_1901(7),
      I5 => ram_reg_i_468_n_0,
      O => ram_reg_i_276_n_0
    );
ram_reg_i_277: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000D0DDD0DDD0DD"
    )
        port map (
      I0 => xor_ln124_12_reg_1922(7),
      I1 => ram_reg_i_469_n_0,
      I2 => ram_reg_i_470_n_0,
      I3 => xor_ln124_13_reg_1943(7),
      I4 => \ram_reg_i_148__1_n_0\,
      I5 => xor_ln124_14_reg_1964(7),
      O => ram_reg_i_277_n_0
    );
ram_reg_i_278: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0FF0282800000000"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage9,
      I1 => or_ln6_fu_1130_p3(5),
      I2 => reg_590(6),
      I3 => or_ln8_fu_1210_p3(7),
      I4 => ap_CS_fsm_pp0_stage10,
      I5 => ap_enable_reg_pp0_iter0,
      O => ram_reg_i_278_n_0
    );
ram_reg_i_279: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage10,
      I1 => ap_CS_fsm_pp0_stage9,
      O => ram_reg_i_279_n_0
    );
\ram_reg_i_27__11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF08FFFFFF080000"
    )
        port map (
      I0 => grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_309_1_fu_70_rk_d0(7),
      I1 => ram_reg_3(3),
      I2 => ram_reg_3(4),
      I3 => ram_reg_13,
      I4 => ram_reg_4,
      I5 => ram_reg_18,
      O => DIBDI(7)
    );
\ram_reg_i_27__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_309_1_fu_70_lk_we1,
      I1 => ram_reg_3(3),
      I2 => ap_enable_reg_pp0_iter1,
      I3 => ram_reg_3(1),
      O => WEBWE(0)
    );
ram_reg_i_280: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF1414FF14"
    )
        port map (
      I0 => ram_reg_i_274_n_0,
      I1 => reg_590(6),
      I2 => or_ln2_fu_980_p3(5),
      I3 => ram_reg_i_272_n_0,
      I4 => ram_reg_i_471_n_0,
      I5 => ram_reg_i_472_n_0,
      O => ram_reg_i_280_n_0
    );
ram_reg_i_281: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000FFFF0001FFFF"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage7,
      I1 => ap_CS_fsm_pp0_stage6,
      I2 => ap_CS_fsm_pp0_stage5,
      I3 => ap_CS_fsm_pp0_stage3,
      I4 => ap_enable_reg_pp0_iter0,
      I5 => ap_CS_fsm_pp0_stage4,
      O => ram_reg_i_281_n_0
    );
ram_reg_i_282: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DD0DDD0D0000DD0D"
    )
        port map (
      I0 => xor_ln124_9_reg_1864(6),
      I1 => ram_reg_i_467_n_0,
      I2 => xor_ln124_10_reg_1885(6),
      I3 => ram_reg_i_389_n_0,
      I4 => xor_ln124_11_reg_1901(6),
      I5 => ram_reg_i_468_n_0,
      O => ram_reg_i_282_n_0
    );
ram_reg_i_283: unisim.vcomponents.LUT6
    generic map(
      INIT => X"008800C000880000"
    )
        port map (
      I0 => xor_ln124_13_reg_1943(6),
      I1 => ap_enable_reg_pp0_iter0,
      I2 => ap_CS_fsm_pp0_stage14,
      I3 => \ram_reg_i_148__1_n_0\,
      I4 => ap_CS_fsm_pp0_stage15,
      I5 => xor_ln124_12_reg_1922(6),
      O => ram_reg_i_283_n_0
    );
ram_reg_i_284: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0FF0282800000000"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage9,
      I1 => or_ln6_fu_1130_p3(4),
      I2 => reg_590(5),
      I3 => or_ln8_fu_1210_p3(6),
      I4 => ap_CS_fsm_pp0_stage10,
      I5 => ap_enable_reg_pp0_iter0,
      O => ram_reg_i_284_n_0
    );
ram_reg_i_285: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFC8C8FF"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage4,
      I1 => ap_enable_reg_pp0_iter0,
      I2 => ap_CS_fsm_pp0_stage3,
      I3 => \^reg_586_reg[7]_0\(5),
      I4 => reg_590(5),
      I5 => ram_reg_i_473_n_0,
      O => ram_reg_i_285_n_0
    );
ram_reg_i_286: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5560AA60FFFFFFFF"
    )
        port map (
      I0 => reg_590(5),
      I1 => or_ln3_fu_1000_p3(4),
      I2 => ram_reg_i_474_n_0,
      I3 => \ap_CS_fsm[0]_i_2__1_n_0\,
      I4 => or_ln4_fu_1058_p3(4),
      I5 => \ram_reg_i_102__1_n_0\,
      O => ram_reg_i_286_n_0
    );
ram_reg_i_287: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DD0DDD0D0000DD0D"
    )
        port map (
      I0 => xor_ln124_9_reg_1864(5),
      I1 => ram_reg_i_467_n_0,
      I2 => xor_ln124_10_reg_1885(5),
      I3 => ram_reg_i_389_n_0,
      I4 => xor_ln124_11_reg_1901(5),
      I5 => ram_reg_i_468_n_0,
      O => ram_reg_i_287_n_0
    );
ram_reg_i_288: unisim.vcomponents.LUT6
    generic map(
      INIT => X"008800C000880000"
    )
        port map (
      I0 => xor_ln124_13_reg_1943(5),
      I1 => ap_enable_reg_pp0_iter0,
      I2 => ap_CS_fsm_pp0_stage14,
      I3 => \ram_reg_i_148__1_n_0\,
      I4 => ap_CS_fsm_pp0_stage15,
      I5 => xor_ln124_12_reg_1922(5),
      O => ram_reg_i_288_n_0
    );
ram_reg_i_289: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0FF0282800000000"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage9,
      I1 => or_ln6_fu_1130_p3(3),
      I2 => reg_590(4),
      I3 => or_ln8_fu_1210_p3(5),
      I4 => ap_CS_fsm_pp0_stage10,
      I5 => ap_enable_reg_pp0_iter0,
      O => ram_reg_i_289_n_0
    );
\ram_reg_i_28__11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF08FFFFFF080000"
    )
        port map (
      I0 => grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_309_1_fu_70_rk_d0(6),
      I1 => ram_reg_3(3),
      I2 => ram_reg_3(4),
      I3 => ram_reg_11,
      I4 => ram_reg_4,
      I5 => ram_reg_17,
      O => DIBDI(6)
    );
\ram_reg_i_28__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEFEFEFEFEFEFEEE"
    )
        port map (
      I0 => \ram_reg_i_78__1_n_0\,
      I1 => \ram_reg_i_79__1_n_0\,
      I2 => ap_enable_reg_pp0_iter0,
      I3 => ap_CS_fsm_pp0_stage2,
      I4 => ap_CS_fsm_pp0_stage8,
      I5 => ap_CS_fsm_pp0_stage1,
      O => \^grp_clefiakeyset128_pipeline_vitis_loop_309_1_fu_70_con128_ce0\
    );
ram_reg_i_290: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF1414FF14"
    )
        port map (
      I0 => ram_reg_i_274_n_0,
      I1 => reg_590(4),
      I2 => or_ln2_fu_980_p3(3),
      I3 => ram_reg_i_272_n_0,
      I4 => ram_reg_i_475_n_0,
      I5 => ram_reg_i_476_n_0,
      O => ram_reg_i_290_n_0
    );
ram_reg_i_291: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DD0DDD0D0000DD0D"
    )
        port map (
      I0 => xor_ln124_9_reg_1864(4),
      I1 => ram_reg_i_467_n_0,
      I2 => xor_ln124_10_reg_1885(4),
      I3 => ram_reg_i_389_n_0,
      I4 => xor_ln124_11_reg_1901(4),
      I5 => ram_reg_i_468_n_0,
      O => ram_reg_i_291_n_0
    );
ram_reg_i_292: unisim.vcomponents.LUT6
    generic map(
      INIT => X"008800C000880000"
    )
        port map (
      I0 => xor_ln124_13_reg_1943(4),
      I1 => ap_enable_reg_pp0_iter0,
      I2 => ap_CS_fsm_pp0_stage14,
      I3 => \ram_reg_i_148__1_n_0\,
      I4 => ap_CS_fsm_pp0_stage15,
      I5 => xor_ln124_12_reg_1922(4),
      O => ram_reg_i_292_n_0
    );
ram_reg_i_293: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0FF0282800000000"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage9,
      I1 => or_ln6_fu_1130_p3(2),
      I2 => reg_590(3),
      I3 => or_ln8_fu_1210_p3(4),
      I4 => ap_CS_fsm_pp0_stage10,
      I5 => ap_enable_reg_pp0_iter0,
      O => ram_reg_i_293_n_0
    );
ram_reg_i_294: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF1414FF14"
    )
        port map (
      I0 => ram_reg_i_274_n_0,
      I1 => reg_590(3),
      I2 => or_ln2_fu_980_p3(2),
      I3 => ram_reg_i_272_n_0,
      I4 => ram_reg_i_477_n_0,
      I5 => ram_reg_i_478_n_0,
      O => ram_reg_i_294_n_0
    );
ram_reg_i_295: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DD0DDD0D0000DD0D"
    )
        port map (
      I0 => xor_ln124_9_reg_1864(3),
      I1 => ram_reg_i_467_n_0,
      I2 => xor_ln124_10_reg_1885(3),
      I3 => ram_reg_i_389_n_0,
      I4 => xor_ln124_11_reg_1901(3),
      I5 => ram_reg_i_468_n_0,
      O => ram_reg_i_295_n_0
    );
ram_reg_i_296: unisim.vcomponents.LUT6
    generic map(
      INIT => X"008800C000880000"
    )
        port map (
      I0 => xor_ln124_13_reg_1943(3),
      I1 => ap_enable_reg_pp0_iter0,
      I2 => ap_CS_fsm_pp0_stage14,
      I3 => \ram_reg_i_148__1_n_0\,
      I4 => ap_CS_fsm_pp0_stage15,
      I5 => xor_ln124_12_reg_1922(3),
      O => ram_reg_i_296_n_0
    );
ram_reg_i_297: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DD0DDD0D0000DD0D"
    )
        port map (
      I0 => xor_ln124_9_reg_1864(2),
      I1 => ram_reg_i_467_n_0,
      I2 => xor_ln124_10_reg_1885(2),
      I3 => ram_reg_i_389_n_0,
      I4 => xor_ln124_11_reg_1901(2),
      I5 => ram_reg_i_468_n_0,
      O => ram_reg_i_297_n_0
    );
ram_reg_i_298: unisim.vcomponents.LUT6
    generic map(
      INIT => X"008800C000880000"
    )
        port map (
      I0 => xor_ln124_13_reg_1943(2),
      I1 => ap_enable_reg_pp0_iter0,
      I2 => ap_CS_fsm_pp0_stage14,
      I3 => \ram_reg_i_148__1_n_0\,
      I4 => ap_CS_fsm_pp0_stage15,
      I5 => xor_ln124_12_reg_1922(2),
      O => ram_reg_i_298_n_0
    );
ram_reg_i_299: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0FF0282800000000"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage9,
      I1 => or_ln6_fu_1130_p3(1),
      I2 => reg_590(2),
      I3 => or_ln8_fu_1210_p3(3),
      I4 => ap_CS_fsm_pp0_stage10,
      I5 => ap_enable_reg_pp0_iter0,
      O => ram_reg_i_299_n_0
    );
\ram_reg_i_29__12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF08FFFFFF080000"
    )
        port map (
      I0 => grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_309_1_fu_70_rk_d0(5),
      I1 => ram_reg_3(3),
      I2 => ram_reg_3(4),
      I3 => ram_reg_9,
      I4 => ram_reg_4,
      I5 => ram_reg_16,
      O => DIBDI(5)
    );
\ram_reg_i_29__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage12,
      I1 => ap_CS_fsm_pp0_stage14,
      I2 => ap_CS_fsm_pp0_stage15,
      I3 => ap_CS_fsm_pp0_stage13,
      O => \ram_reg_i_29__5_n_0\
    );
\ram_reg_i_2__11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCC0AAAAFFF3AAAA"
    )
        port map (
      I0 => ram_reg_19,
      I1 => ram_reg_4,
      I2 => \ram_reg_i_41__6_n_0\,
      I3 => ram_reg_20,
      I4 => ram_reg_21,
      I5 => ram_reg_22,
      O => \ap_CS_fsm_reg[10]_0\
    );
\ram_reg_i_2__12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => \^grp_clefiakeyset128_pipeline_vitis_loop_309_1_fu_70_con128_ce0\,
      I1 => ram_reg_3(3),
      I2 => ap_enable_reg_pp0_iter1,
      I3 => ram_reg_3(1),
      O => lk_ce0
    );
ram_reg_i_300: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF1414FF14"
    )
        port map (
      I0 => ram_reg_i_274_n_0,
      I1 => reg_590(2),
      I2 => or_ln2_fu_980_p3(1),
      I3 => ram_reg_i_272_n_0,
      I4 => ram_reg_i_479_n_0,
      I5 => ram_reg_i_480_n_0,
      O => ram_reg_i_300_n_0
    );
ram_reg_i_301: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0FF0282800000000"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage9,
      I1 => or_ln6_fu_1130_p3(0),
      I2 => reg_590(1),
      I3 => or_ln8_fu_1210_p3(2),
      I4 => ap_CS_fsm_pp0_stage10,
      I5 => ap_enable_reg_pp0_iter0,
      O => ram_reg_i_301_n_0
    );
ram_reg_i_302: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFC8C8FF"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage4,
      I1 => ap_enable_reg_pp0_iter0,
      I2 => ap_CS_fsm_pp0_stage3,
      I3 => \^reg_586_reg[7]_0\(1),
      I4 => reg_590(1),
      I5 => ram_reg_i_481_n_0,
      O => ram_reg_i_302_n_0
    );
ram_reg_i_303: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5560AA60FFFFFFFF"
    )
        port map (
      I0 => reg_590(1),
      I1 => or_ln3_fu_1000_p3(0),
      I2 => ram_reg_i_474_n_0,
      I3 => \ap_CS_fsm[0]_i_2__1_n_0\,
      I4 => or_ln4_fu_1058_p3(0),
      I5 => \ram_reg_i_102__1_n_0\,
      O => ram_reg_i_303_n_0
    );
ram_reg_i_304: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DD0DDD0D0000DD0D"
    )
        port map (
      I0 => xor_ln124_9_reg_1864(1),
      I1 => ram_reg_i_467_n_0,
      I2 => xor_ln124_10_reg_1885(1),
      I3 => ram_reg_i_389_n_0,
      I4 => xor_ln124_11_reg_1901(1),
      I5 => ram_reg_i_468_n_0,
      O => ram_reg_i_304_n_0
    );
ram_reg_i_305: unisim.vcomponents.LUT6
    generic map(
      INIT => X"008800C000880000"
    )
        port map (
      I0 => xor_ln124_13_reg_1943(1),
      I1 => ap_enable_reg_pp0_iter0,
      I2 => ap_CS_fsm_pp0_stage14,
      I3 => \ram_reg_i_148__1_n_0\,
      I4 => ap_CS_fsm_pp0_stage15,
      I5 => xor_ln124_12_reg_1922(1),
      O => ram_reg_i_305_n_0
    );
ram_reg_i_306: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5000AC005C00A000"
    )
        port map (
      I0 => or_ln8_fu_1210_p3(1),
      I1 => ap_CS_fsm_pp0_stage9,
      I2 => ap_CS_fsm_pp0_stage10,
      I3 => ap_enable_reg_pp0_iter0,
      I4 => reg_590(0),
      I5 => or_ln253_i_fu_1145_p3(7),
      O => ram_reg_i_306_n_0
    );
ram_reg_i_307: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF1414FF14"
    )
        port map (
      I0 => ram_reg_i_274_n_0,
      I1 => reg_590(0),
      I2 => or_ln3_fu_1000_p3(7),
      I3 => ram_reg_i_272_n_0,
      I4 => ram_reg_i_482_n_0,
      I5 => ram_reg_i_483_n_0,
      O => ram_reg_i_307_n_0
    );
ram_reg_i_308: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DD0DDD0D0000DD0D"
    )
        port map (
      I0 => xor_ln124_9_reg_1864(0),
      I1 => ram_reg_i_467_n_0,
      I2 => xor_ln124_10_reg_1885(0),
      I3 => ram_reg_i_389_n_0,
      I4 => xor_ln124_11_reg_1901(0),
      I5 => ram_reg_i_468_n_0,
      O => ram_reg_i_308_n_0
    );
ram_reg_i_309: unisim.vcomponents.LUT6
    generic map(
      INIT => X"008800C000880000"
    )
        port map (
      I0 => xor_ln124_13_reg_1943(0),
      I1 => ap_enable_reg_pp0_iter0,
      I2 => ap_CS_fsm_pp0_stage14,
      I3 => \ram_reg_i_148__1_n_0\,
      I4 => ap_CS_fsm_pp0_stage15,
      I5 => xor_ln124_12_reg_1922(0),
      O => ram_reg_i_309_n_0
    );
\ram_reg_i_30__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage6,
      I1 => ap_CS_fsm_pp0_stage7,
      I2 => ap_CS_fsm_pp0_stage4,
      I3 => ap_CS_fsm_pp0_stage5,
      O => \ram_reg_i_30__3_n_0\
    );
\ram_reg_i_30__9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF08FFFFFF080000"
    )
        port map (
      I0 => grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_309_1_fu_70_rk_d0(4),
      I1 => ram_reg_3(3),
      I2 => ram_reg_3(4),
      I3 => ram_reg_7,
      I4 => ram_reg_4,
      I5 => ram_reg_15,
      O => DIBDI(4)
    );
ram_reg_i_310: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F2000200"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage10,
      I1 => xor_ln124_7_reg_1839(7),
      I2 => ap_CS_fsm_pp0_stage11,
      I3 => ap_enable_reg_pp0_iter0,
      I4 => xor_ln124_8_reg_1859(7),
      O => ram_reg_i_310_n_0
    );
ram_reg_i_311: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFBABFFFFFFFFF"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage11,
      I1 => grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_309_1_fu_70_ap_start_reg,
      I2 => ap_CS_fsm_pp0_stage0,
      I3 => ap_enable_reg_pp0_iter0_reg,
      I4 => ap_CS_fsm_pp0_stage10,
      I5 => ap_CS_fsm_pp0_stage9,
      O => ram_reg_i_311_n_0
    );
ram_reg_i_312: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D0D0D0D0000000D0"
    )
        port map (
      I0 => ram_reg_i_399_n_0,
      I1 => ram_reg_i_484_n_0,
      I2 => ram_reg_i_403_n_0,
      I3 => ram_reg_i_401_n_0,
      I4 => xor_ln124_3_reg_1707(7),
      I5 => ram_reg_i_485_n_0,
      O => ram_reg_i_312_n_0
    );
ram_reg_i_313: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0232023200000232"
    )
        port map (
      I0 => ram_reg_i_486_n_0,
      I1 => ram_reg_i_239_n_0,
      I2 => ram_reg_i_448_n_0,
      I3 => xor_ln124_15_reg_1980(7),
      I4 => ram_reg_i_397_n_0,
      I5 => ram_reg_i_487_n_0,
      O => ram_reg_i_313_n_0
    );
ram_reg_i_316: unisim.vcomponents.LUT5
    generic map(
      INIT => X"70404040"
    )
        port map (
      I0 => xor_ln124_8_reg_1859(6),
      I1 => ap_CS_fsm_pp0_stage11,
      I2 => ap_enable_reg_pp0_iter0,
      I3 => ap_CS_fsm_pp0_stage10,
      I4 => xor_ln124_7_reg_1839(6),
      O => ram_reg_i_316_n_0
    );
ram_reg_i_317: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D0D0D0D0000000D0"
    )
        port map (
      I0 => ram_reg_i_399_n_0,
      I1 => ram_reg_i_490_n_0,
      I2 => ram_reg_i_403_n_0,
      I3 => ram_reg_i_401_n_0,
      I4 => xor_ln124_3_reg_1707(6),
      I5 => ram_reg_i_491_n_0,
      O => ram_reg_i_317_n_0
    );
ram_reg_i_318: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000055FD"
    )
        port map (
      I0 => ram_reg_i_455_n_0,
      I1 => ram_reg_i_492_n_0,
      I2 => xor_ln124_9_reg_1864(6),
      I3 => ram_reg_i_493_n_0,
      I4 => ram_reg_i_494_n_0,
      O => ram_reg_i_318_n_0
    );
\ram_reg_i_31__11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF08FFFFFF080000"
    )
        port map (
      I0 => grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_309_1_fu_70_rk_d0(3),
      I1 => ram_reg_3(3),
      I2 => ram_reg_3(4),
      I3 => ram_reg_13,
      I4 => ram_reg_4,
      I5 => ram_reg_14,
      O => DIBDI(3)
    );
\ram_reg_i_31__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage14,
      I1 => ap_CS_fsm_pp0_stage15,
      O => \ram_reg_i_31__4_n_0\
    );
ram_reg_i_321: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF4F4F4FFF4FFFF"
    )
        port map (
      I0 => ram_reg_i_497_n_0,
      I1 => ram_reg_i_397_n_0,
      I2 => ram_reg_i_239_n_0,
      I3 => xor_ln124_15_reg_1980(5),
      I4 => ram_reg_i_448_n_0,
      I5 => ram_reg_i_498_n_0,
      O => ram_reg_i_321_n_0
    );
ram_reg_i_322: unisim.vcomponents.LUT5
    generic map(
      INIT => X"70404040"
    )
        port map (
      I0 => xor_ln124_8_reg_1859(5),
      I1 => ap_CS_fsm_pp0_stage11,
      I2 => ap_enable_reg_pp0_iter0,
      I3 => ap_CS_fsm_pp0_stage10,
      I4 => xor_ln124_7_reg_1839(5),
      O => ram_reg_i_322_n_0
    );
ram_reg_i_323: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4F4F4F4FFFFF4FFF"
    )
        port map (
      I0 => ram_reg_i_499_n_0,
      I1 => ram_reg_i_399_n_0,
      I2 => ram_reg_i_403_n_0,
      I3 => xor_ln124_3_reg_1707(5),
      I4 => ram_reg_i_401_n_0,
      I5 => ram_reg_i_500_n_0,
      O => ram_reg_i_323_n_0
    );
ram_reg_i_326: unisim.vcomponents.LUT5
    generic map(
      INIT => X"70404040"
    )
        port map (
      I0 => xor_ln124_8_reg_1859(4),
      I1 => ap_CS_fsm_pp0_stage11,
      I2 => ap_enable_reg_pp0_iter0,
      I3 => ap_CS_fsm_pp0_stage10,
      I4 => xor_ln124_7_reg_1839(4),
      O => ram_reg_i_326_n_0
    );
ram_reg_i_327: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AE00AE000000AE00"
    )
        port map (
      I0 => ram_reg_i_503_n_0,
      I1 => xor_ln124_3_reg_1707(4),
      I2 => ram_reg_i_401_n_0,
      I3 => ram_reg_i_403_n_0,
      I4 => ram_reg_i_399_n_0,
      I5 => ram_reg_i_504_n_0,
      O => ram_reg_i_327_n_0
    );
ram_reg_i_328: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0322032200000322"
    )
        port map (
      I0 => ram_reg_i_505_n_0,
      I1 => ram_reg_i_239_n_0,
      I2 => xor_ln124_15_reg_1980(4),
      I3 => ram_reg_i_448_n_0,
      I4 => ram_reg_i_397_n_0,
      I5 => ram_reg_i_506_n_0,
      O => ram_reg_i_328_n_0
    );
\ram_reg_i_32__12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF08FFFFFF080000"
    )
        port map (
      I0 => grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_309_1_fu_70_rk_d0(2),
      I1 => ram_reg_3(3),
      I2 => ram_reg_3(4),
      I3 => ram_reg_11,
      I4 => ram_reg_4,
      I5 => ram_reg_12,
      O => DIBDI(2)
    );
\ram_reg_i_32__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"888A888A888A8888"
    )
        port map (
      I0 => \^ap_cs_fsm_reg[10]_1\,
      I1 => ram_reg_i_352_n_0,
      I2 => ap_CS_fsm_pp0_stage4,
      I3 => ap_CS_fsm_pp0_stage5,
      I4 => ap_CS_fsm_pp0_stage3,
      I5 => ap_CS_fsm_pp0_stage2,
      O => \ram_reg_i_32__5_n_0\
    );
ram_reg_i_331: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F2000200"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage10,
      I1 => xor_ln124_7_reg_1839(3),
      I2 => ap_CS_fsm_pp0_stage11,
      I3 => ap_enable_reg_pp0_iter0,
      I4 => xor_ln124_8_reg_1859(3),
      O => ram_reg_i_331_n_0
    );
ram_reg_i_332: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AB00AB000000AB00"
    )
        port map (
      I0 => ram_reg_i_509_n_0,
      I1 => xor_ln124_3_reg_1707(3),
      I2 => ram_reg_i_401_n_0,
      I3 => ram_reg_i_403_n_0,
      I4 => ram_reg_i_399_n_0,
      I5 => ram_reg_i_510_n_0,
      O => ram_reg_i_332_n_0
    );
ram_reg_i_333: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0322032200000322"
    )
        port map (
      I0 => ram_reg_i_511_n_0,
      I1 => ram_reg_i_239_n_0,
      I2 => xor_ln124_15_reg_1980(3),
      I3 => ram_reg_i_448_n_0,
      I4 => ram_reg_i_397_n_0,
      I5 => ram_reg_i_512_n_0,
      O => ram_reg_i_333_n_0
    );
ram_reg_i_336: unisim.vcomponents.LUT5
    generic map(
      INIT => X"70404040"
    )
        port map (
      I0 => xor_ln124_8_reg_1859(2),
      I1 => ap_CS_fsm_pp0_stage11,
      I2 => ap_enable_reg_pp0_iter0,
      I3 => ap_CS_fsm_pp0_stage10,
      I4 => xor_ln124_7_reg_1839(2),
      O => ram_reg_i_336_n_0
    );
ram_reg_i_337: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D0D0D0D0000000D0"
    )
        port map (
      I0 => ram_reg_i_399_n_0,
      I1 => ram_reg_i_517_n_0,
      I2 => ram_reg_i_403_n_0,
      I3 => ram_reg_i_401_n_0,
      I4 => xor_ln124_3_reg_1707(2),
      I5 => ram_reg_i_518_n_0,
      O => ram_reg_i_337_n_0
    );
ram_reg_i_338: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0322032200000322"
    )
        port map (
      I0 => ram_reg_i_519_n_0,
      I1 => ram_reg_i_239_n_0,
      I2 => xor_ln124_15_reg_1980(2),
      I3 => ram_reg_i_448_n_0,
      I4 => ram_reg_i_397_n_0,
      I5 => ram_reg_i_520_n_0,
      O => ram_reg_i_338_n_0
    );
\ram_reg_i_33__12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF08FFFFFF080000"
    )
        port map (
      I0 => grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_309_1_fu_70_rk_d0(1),
      I1 => ram_reg_3(3),
      I2 => ram_reg_3(4),
      I3 => ram_reg_9,
      I4 => ram_reg_4,
      I5 => ram_reg_10,
      O => DIBDI(1)
    );
\ram_reg_i_33__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F3F1F3F0F3F1F3F1"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage12,
      I1 => ap_CS_fsm_pp0_stage14,
      I2 => ap_CS_fsm_pp0_stage15,
      I3 => ap_CS_fsm_pp0_stage13,
      I4 => ap_CS_fsm_pp0_stage11,
      I5 => \ram_reg_i_80__1_n_0\,
      O => \ram_reg_i_33__5_n_0\
    );
ram_reg_i_341: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF4F4F4FFF4FFFF"
    )
        port map (
      I0 => ram_reg_i_524_n_0,
      I1 => ram_reg_i_397_n_0,
      I2 => ram_reg_i_239_n_0,
      I3 => xor_ln124_15_reg_1980(1),
      I4 => ram_reg_i_448_n_0,
      I5 => ram_reg_i_525_n_0,
      O => ram_reg_i_341_n_0
    );
ram_reg_i_342: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4070404040404040"
    )
        port map (
      I0 => xor_ln124_8_reg_1859(1),
      I1 => ap_CS_fsm_pp0_stage11,
      I2 => ap_enable_reg_pp0_iter0,
      I3 => ap_CS_fsm_pp0_stage10,
      I4 => ap_CS_fsm_pp0_stage9,
      I5 => xor_ln124_6_reg_1814(1),
      O => ram_reg_i_342_n_0
    );
ram_reg_i_343: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABFFFFF"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage11,
      I1 => grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_309_1_fu_70_ap_start_reg,
      I2 => ap_CS_fsm_pp0_stage0,
      I3 => ap_enable_reg_pp0_iter0_reg,
      I4 => ap_CS_fsm_pp0_stage10,
      O => ram_reg_i_343_n_0
    );
ram_reg_i_344: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4F4F4F4FFFFF4FFF"
    )
        port map (
      I0 => ram_reg_i_526_n_0,
      I1 => ram_reg_i_399_n_0,
      I2 => ram_reg_i_403_n_0,
      I3 => xor_ln124_3_reg_1707(1),
      I4 => ram_reg_i_401_n_0,
      I5 => ram_reg_i_527_n_0,
      O => ram_reg_i_344_n_0
    );
ram_reg_i_347: unisim.vcomponents.LUT5
    generic map(
      INIT => X"70404040"
    )
        port map (
      I0 => xor_ln124_8_reg_1859(0),
      I1 => ap_CS_fsm_pp0_stage11,
      I2 => ap_enable_reg_pp0_iter0,
      I3 => ap_CS_fsm_pp0_stage10,
      I4 => xor_ln124_7_reg_1839(0),
      O => ram_reg_i_347_n_0
    );
ram_reg_i_348: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AE00AE000000AE00"
    )
        port map (
      I0 => ram_reg_i_531_n_0,
      I1 => xor_ln124_3_reg_1707(0),
      I2 => ram_reg_i_401_n_0,
      I3 => ram_reg_i_403_n_0,
      I4 => ram_reg_i_399_n_0,
      I5 => ram_reg_i_532_n_0,
      O => ram_reg_i_348_n_0
    );
ram_reg_i_349: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0322032200000322"
    )
        port map (
      I0 => ram_reg_i_533_n_0,
      I1 => ram_reg_i_239_n_0,
      I2 => xor_ln124_15_reg_1980(0),
      I3 => ram_reg_i_448_n_0,
      I4 => ram_reg_i_397_n_0,
      I5 => ram_reg_i_534_n_0,
      O => ram_reg_i_349_n_0
    );
\ram_reg_i_34__11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF08FFFFFF080000"
    )
        port map (
      I0 => grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_309_1_fu_70_rk_d0(0),
      I1 => ram_reg_3(3),
      I2 => ram_reg_3(4),
      I3 => ram_reg_7,
      I4 => ram_reg_4,
      I5 => ram_reg_8,
      O => DIBDI(0)
    );
\ram_reg_i_34__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage7,
      I1 => ap_CS_fsm_pp0_stage6,
      I2 => ap_CS_fsm_pp0_stage8,
      I3 => ap_CS_fsm_pp0_stage5,
      I4 => ap_CS_fsm_pp0_stage4,
      I5 => ap_CS_fsm_pp0_stage3,
      O => \ram_reg_i_34__5_n_0\
    );
ram_reg_i_352: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage7,
      I1 => ap_CS_fsm_pp0_stage6,
      O => ram_reg_i_352_n_0
    );
ram_reg_i_353: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter0_reg,
      I1 => ap_CS_fsm_pp0_stage0,
      I2 => grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_309_1_fu_70_ap_start_reg,
      I3 => \icmp_ln309_reg_1500_reg_n_0_[0]\,
      O => ram_reg_i_353_n_0
    );
ram_reg_i_355: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F8FFF8F888888888"
    )
        port map (
      I0 => ram_reg_i_461_n_0,
      I1 => empty_53_reg_1533_pp0_iter1_reg,
      I2 => \ram_reg_i_148__1_n_0\,
      I3 => ram_reg_i_538_n_0,
      I4 => ram_reg_i_353_n_0,
      I5 => empty_53_reg_1533,
      O => grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_309_1_fu_70_rk_we0
    );
\ram_reg_i_35__10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFE000000000000"
    )
        port map (
      I0 => \ram_reg_i_147__1_n_0\,
      I1 => idx74_fu_1520,
      I2 => \ram_reg_i_148__1_n_0\,
      I3 => grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_309_1_fu_70_lk_we1,
      I4 => ram_reg_3(3),
      I5 => ram_reg_4,
      O => WEA(0)
    );
\ram_reg_i_35__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5150515151505150"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage8,
      I1 => ap_CS_fsm_pp0_stage6,
      I2 => ap_CS_fsm_pp0_stage7,
      I3 => ap_CS_fsm_pp0_stage5,
      I4 => ap_CS_fsm_pp0_stage4,
      I5 => ap_CS_fsm_pp0_stage3,
      O => \ram_reg_i_35__4_n_0\
    );
\ram_reg_i_36__12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage9,
      I1 => ap_CS_fsm_pp0_stage11,
      I2 => ap_CS_fsm_pp0_stage12,
      I3 => ap_CS_fsm_pp0_stage10,
      I4 => ap_CS_fsm_pp0_stage13,
      I5 => \ram_reg_i_31__4_n_0\,
      O => \ram_reg_i_36__12_n_0\
    );
\ram_reg_i_37__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFF444"
    )
        port map (
      I0 => \ram_reg_i_81__1_n_0\,
      I1 => \ram_reg_i_82__1_n_0\,
      I2 => ap_CS_fsm_pp0_stage13,
      I3 => trunc_ln257_reg_1912(6),
      I4 => ap_CS_fsm_pp0_stage14,
      I5 => ap_CS_fsm_pp0_stage15,
      O => \ram_reg_i_37__5_n_0\
    );
ram_reg_i_384: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E2E2E200"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter0_reg,
      I1 => ap_CS_fsm_pp0_stage0,
      I2 => grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_309_1_fu_70_ap_start_reg,
      I3 => ap_CS_fsm_pp0_stage4,
      I4 => ap_CS_fsm_pp0_stage5,
      O => ram_reg_i_384_n_0
    );
ram_reg_i_387: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0FFF000E0EEE000"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage13,
      I1 => ap_CS_fsm_pp0_stage12,
      I2 => grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_309_1_fu_70_ap_start_reg,
      I3 => ap_CS_fsm_pp0_stage0,
      I4 => ap_enable_reg_pp0_iter0_reg,
      I5 => ap_CS_fsm_pp0_stage11,
      O => ram_reg_i_387_n_0
    );
ram_reg_i_388: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAA0000AAAAA0A8"
    )
        port map (
      I0 => \ram_reg_i_102__1_n_0\,
      I1 => ap_CS_fsm_pp0_stage3,
      I2 => ap_CS_fsm_pp0_stage5,
      I3 => ap_CS_fsm_pp0_stage4,
      I4 => ap_CS_fsm_pp0_stage7,
      I5 => ap_CS_fsm_pp0_stage6,
      O => ram_reg_i_388_n_0
    );
ram_reg_i_389: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF1DFFFF"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter0_reg,
      I1 => ap_CS_fsm_pp0_stage0,
      I2 => grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_309_1_fu_70_ap_start_reg,
      I3 => ap_CS_fsm_pp0_stage13,
      I4 => ap_CS_fsm_pp0_stage12,
      O => ram_reg_i_389_n_0
    );
\ram_reg_i_38__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFF444"
    )
        port map (
      I0 => \ram_reg_i_83__1_n_0\,
      I1 => \ram_reg_i_84__1_n_0\,
      I2 => ap_CS_fsm_pp0_stage13,
      I3 => trunc_ln257_reg_1912(5),
      I4 => ap_CS_fsm_pp0_stage14,
      I5 => ap_CS_fsm_pp0_stage15,
      O => \ram_reg_i_38__5_n_0\
    );
ram_reg_i_396: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BB0BBB0B0000BB0B"
    )
        port map (
      I0 => ram_reg_i_492_n_0,
      I1 => rk_addr_9_reg_1880(7),
      I2 => rk_addr_10_reg_1896(7),
      I3 => ram_reg_i_548_n_0,
      I4 => rk_addr_11_reg_1917(7),
      I5 => ram_reg_i_465_n_0,
      O => ram_reg_i_396_n_0
    );
ram_reg_i_397: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000007"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter0,
      I1 => ap_CS_fsm_pp0_stage15,
      I2 => \ram_reg_i_148__1_n_0\,
      I3 => idx74_fu_1520,
      I4 => ram_reg_i_448_n_0,
      I5 => ram_reg_i_447_n_0,
      O => ram_reg_i_397_n_0
    );
ram_reg_i_398: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF4444444F444"
    )
        port map (
      I0 => ram_reg_i_549_n_0,
      I1 => rk_addr_12_reg_1938(7),
      I2 => \ram_reg_i_148__1_n_0\,
      I3 => rk_addr_13_reg_1959(7),
      I4 => idx74_fu_1520,
      I5 => rk_addr_14_reg_1975(7),
      O => ram_reg_i_398_n_0
    );
ram_reg_i_399: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1D1D1D1D1D1D1DFF"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter0_reg,
      I1 => ap_CS_fsm_pp0_stage0,
      I2 => grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_309_1_fu_70_ap_start_reg,
      I3 => ap_CS_fsm_pp0_stage7,
      I4 => ap_CS_fsm_pp0_stage6,
      I5 => ap_CS_fsm_pp0_stage8,
      O => ram_reg_i_399_n_0
    );
\ram_reg_i_39__11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"808F80808F8F8F8F"
    )
        port map (
      I0 => ram_reg_3(3),
      I1 => grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_309_1_fu_70_rk_ce1,
      I2 => ram_reg_4,
      I3 => ram_reg_5,
      I4 => grp_ClefiaKeySet192_fu_162_rk_ce1,
      I5 => ram_reg_6,
      O => \ap_CS_fsm_reg[7]_0\
    );
\ram_reg_i_39__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFF444"
    )
        port map (
      I0 => \ram_reg_i_85__1_n_0\,
      I1 => \ram_reg_i_86__1_n_0\,
      I2 => ap_CS_fsm_pp0_stage13,
      I3 => trunc_ln257_reg_1912(4),
      I4 => ap_CS_fsm_pp0_stage14,
      I5 => ap_CS_fsm_pp0_stage15,
      O => \ram_reg_i_39__5_n_0\
    );
\ram_reg_i_3__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAABAAAAAAAA"
    )
        port map (
      I0 => \ram_reg_i_29__5_n_0\,
      I1 => ap_CS_fsm_pp0_stage9,
      I2 => ap_CS_fsm_pp0_stage8,
      I3 => ap_CS_fsm_pp0_stage11,
      I4 => ap_CS_fsm_pp0_stage10,
      I5 => \ram_reg_i_30__3_n_0\,
      O => \^grp_clefiakeyset128_pipeline_vitis_loop_309_1_fu_70_con128_address0\(2)
    );
ram_reg_i_400: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFC0A0CFFFC000"
    )
        port map (
      I0 => rk_addr_1_reg_1624(7),
      I1 => rk_addr_2_reg_1663(7),
      I2 => ap_enable_reg_pp0_iter0,
      I3 => ap_CS_fsm_pp0_stage5,
      I4 => or_ln300_reg_1573(7),
      I5 => ap_CS_fsm_pp0_stage4,
      O => ram_reg_i_400_n_0
    );
ram_reg_i_401: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFABFBFFFFFFFF"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage8,
      I1 => ap_enable_reg_pp0_iter0_reg,
      I2 => ap_CS_fsm_pp0_stage0,
      I3 => grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_309_1_fu_70_ap_start_reg,
      I4 => ap_CS_fsm_pp0_stage7,
      I5 => ap_CS_fsm_pp0_stage6,
      O => ram_reg_i_401_n_0
    );
ram_reg_i_402: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFB3BF3333B3BF"
    )
        port map (
      I0 => rk_addr_4_reg_1741(7),
      I1 => ap_enable_reg_pp0_iter0,
      I2 => ap_CS_fsm_pp0_stage7,
      I3 => ap_CS_fsm_pp0_stage6,
      I4 => ap_CS_fsm_pp0_stage8,
      I5 => rk_addr_5_reg_1780(7),
      O => ram_reg_i_402_n_0
    );
ram_reg_i_403: unisim.vcomponents.LUT6
    generic map(
      INIT => X"01FF010101FFFFFF"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage11,
      I1 => ap_CS_fsm_pp0_stage10,
      I2 => ap_CS_fsm_pp0_stage9,
      I3 => grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_309_1_fu_70_ap_start_reg,
      I4 => ap_CS_fsm_pp0_stage0,
      I5 => ap_enable_reg_pp0_iter0_reg,
      O => ram_reg_i_403_n_0
    );
ram_reg_i_404: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CF0FCFAFCF0FCFFF"
    )
        port map (
      I0 => rk_addr_6_reg_1809(7),
      I1 => rk_addr_8_reg_1854(7),
      I2 => ap_enable_reg_pp0_iter0,
      I3 => ap_CS_fsm_pp0_stage11,
      I4 => ap_CS_fsm_pp0_stage10,
      I5 => ap_CS_fsm_pp0_stage9,
      O => ram_reg_i_404_n_0
    );
\ram_reg_i_40__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFF444"
    )
        port map (
      I0 => \ram_reg_i_87__1_n_0\,
      I1 => \ram_reg_i_88__1_n_0\,
      I2 => ap_CS_fsm_pp0_stage13,
      I3 => trunc_ln257_reg_1912(3),
      I4 => ap_CS_fsm_pp0_stage14,
      I5 => ap_CS_fsm_pp0_stage15,
      O => \ram_reg_i_40__3_n_0\
    );
ram_reg_i_413: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CF0FCFAFCF0FCFFF"
    )
        port map (
      I0 => rk_addr_6_reg_1809(6),
      I1 => rk_addr_8_reg_1854(6),
      I2 => ap_enable_reg_pp0_iter0,
      I3 => ap_CS_fsm_pp0_stage11,
      I4 => ap_CS_fsm_pp0_stage10,
      I5 => ap_CS_fsm_pp0_stage9,
      O => ram_reg_i_413_n_0
    );
ram_reg_i_414: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FAFCCCCC0A0CCCCC"
    )
        port map (
      I0 => rk_addr_1_reg_1624(6),
      I1 => or_ln300_reg_1573(6),
      I2 => ap_CS_fsm_pp0_stage5,
      I3 => ap_CS_fsm_pp0_stage4,
      I4 => ap_enable_reg_pp0_iter0,
      I5 => rk_addr_2_reg_1663(6),
      O => ram_reg_i_414_n_0
    );
ram_reg_i_415: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAC0FFFFAACFFFFF"
    )
        port map (
      I0 => rk_addr_5_reg_1780(6),
      I1 => rk_addr_4_reg_1741(6),
      I2 => ap_CS_fsm_pp0_stage7,
      I3 => ap_CS_fsm_pp0_stage8,
      I4 => ap_enable_reg_pp0_iter0,
      I5 => ap_CS_fsm_pp0_stage6,
      O => ram_reg_i_415_n_0
    );
ram_reg_i_416: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DD0DDD0D0000DD0D"
    )
        port map (
      I0 => rk_addr_9_reg_1880(6),
      I1 => ram_reg_i_492_n_0,
      I2 => rk_addr_11_reg_1917(6),
      I3 => ram_reg_i_465_n_0,
      I4 => rk_addr_10_reg_1896(6),
      I5 => ram_reg_i_548_n_0,
      O => ram_reg_i_416_n_0
    );
ram_reg_i_417: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF4444444F444"
    )
        port map (
      I0 => ram_reg_i_549_n_0,
      I1 => rk_addr_12_reg_1938(6),
      I2 => \ram_reg_i_148__1_n_0\,
      I3 => rk_addr_13_reg_1959(6),
      I4 => idx74_fu_1520,
      I5 => rk_addr_14_reg_1975(6),
      O => ram_reg_i_417_n_0
    );
\ram_reg_i_41__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFF444"
    )
        port map (
      I0 => \ram_reg_i_89__1_n_0\,
      I1 => \ram_reg_i_90__1_n_0\,
      I2 => ap_CS_fsm_pp0_stage13,
      I3 => trunc_ln257_reg_1912(2),
      I4 => ap_CS_fsm_pp0_stage14,
      I5 => ap_CS_fsm_pp0_stage15,
      O => \ram_reg_i_41__5_n_0\
    );
\ram_reg_i_41__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAA800AAAA"
    )
        port map (
      I0 => ram_reg_26,
      I1 => ap_CS_fsm_pp0_stage2,
      I2 => ap_CS_fsm_pp0_stage1,
      I3 => ap_enable_reg_pp0_iter1_2,
      I4 => \ram_reg_i_159__1_n_0\,
      I5 => \ram_reg_i_160__1_n_0\,
      O => \ram_reg_i_41__6_n_0\
    );
ram_reg_i_424: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DD0DDD0D0000DD0D"
    )
        port map (
      I0 => rk_addr_9_reg_1880(5),
      I1 => ram_reg_i_492_n_0,
      I2 => rk_addr_10_reg_1896(5),
      I3 => ram_reg_i_548_n_0,
      I4 => rk_addr_11_reg_1917(5),
      I5 => ram_reg_i_465_n_0,
      O => ram_reg_i_424_n_0
    );
ram_reg_i_425: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF4444444F444"
    )
        port map (
      I0 => ram_reg_i_549_n_0,
      I1 => rk_addr_12_reg_1938(5),
      I2 => \ram_reg_i_148__1_n_0\,
      I3 => rk_addr_13_reg_1959(5),
      I4 => idx74_fu_1520,
      I5 => rk_addr_14_reg_1975(5),
      O => ram_reg_i_425_n_0
    );
ram_reg_i_426: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FAFCCCCC0A0CCCCC"
    )
        port map (
      I0 => rk_addr_1_reg_1624(5),
      I1 => or_ln300_reg_1573(5),
      I2 => ap_CS_fsm_pp0_stage5,
      I3 => ap_CS_fsm_pp0_stage4,
      I4 => ap_enable_reg_pp0_iter0,
      I5 => rk_addr_2_reg_1663(5),
      O => ram_reg_i_426_n_0
    );
ram_reg_i_427: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAC0FFFFAACFFFFF"
    )
        port map (
      I0 => rk_addr_5_reg_1780(5),
      I1 => rk_addr_4_reg_1741(5),
      I2 => ap_CS_fsm_pp0_stage7,
      I3 => ap_CS_fsm_pp0_stage8,
      I4 => ap_enable_reg_pp0_iter0,
      I5 => ap_CS_fsm_pp0_stage6,
      O => ram_reg_i_427_n_0
    );
ram_reg_i_428: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFCF0FCFAFCFFF"
    )
        port map (
      I0 => \rk_addr_7_reg_1834_reg_n_0_[5]\,
      I1 => rk_addr_8_reg_1854(5),
      I2 => ap_enable_reg_pp0_iter0,
      I3 => ap_CS_fsm_pp0_stage11,
      I4 => ap_CS_fsm_pp0_stage10,
      I5 => ap_CS_fsm_pp0_stage9,
      O => ram_reg_i_428_n_0
    );
\ram_reg_i_42__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFF444"
    )
        port map (
      I0 => \ram_reg_i_91__1_n_0\,
      I1 => \ram_reg_i_92__1_n_0\,
      I2 => ap_CS_fsm_pp0_stage13,
      I3 => trunc_ln257_reg_1912(1),
      I4 => ap_CS_fsm_pp0_stage14,
      I5 => ap_CS_fsm_pp0_stage15,
      O => \ram_reg_i_42__4_n_0\
    );
ram_reg_i_436: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CF0FCFAFCF0FCFFF"
    )
        port map (
      I0 => rk_addr_6_reg_1809(4),
      I1 => rk_addr_8_reg_1854(4),
      I2 => ap_enable_reg_pp0_iter0,
      I3 => ap_CS_fsm_pp0_stage11,
      I4 => ap_CS_fsm_pp0_stage10,
      I5 => ap_CS_fsm_pp0_stage9,
      O => ram_reg_i_436_n_0
    );
ram_reg_i_437: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFCF0FCFAFCFFF"
    )
        port map (
      I0 => rk_addr_4_reg_1741(4),
      I1 => rk_addr_5_reg_1780(4),
      I2 => ap_enable_reg_pp0_iter0,
      I3 => ap_CS_fsm_pp0_stage8,
      I4 => ap_CS_fsm_pp0_stage7,
      I5 => ap_CS_fsm_pp0_stage6,
      O => ram_reg_i_437_n_0
    );
ram_reg_i_438: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FAFCCCCC0A0CCCCC"
    )
        port map (
      I0 => rk_addr_1_reg_1624(4),
      I1 => or_ln300_reg_1573(4),
      I2 => ap_CS_fsm_pp0_stage5,
      I3 => ap_CS_fsm_pp0_stage4,
      I4 => ap_enable_reg_pp0_iter0,
      I5 => rk_addr_2_reg_1663(4),
      O => ram_reg_i_438_n_0
    );
ram_reg_i_439: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DD0DDD0D0000DD0D"
    )
        port map (
      I0 => rk_addr_9_reg_1880(4),
      I1 => ram_reg_i_492_n_0,
      I2 => rk_addr_11_reg_1917(4),
      I3 => ram_reg_i_465_n_0,
      I4 => rk_addr_10_reg_1896(4),
      I5 => ram_reg_i_548_n_0,
      O => ram_reg_i_439_n_0
    );
\ram_reg_i_43__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFF444"
    )
        port map (
      I0 => \ram_reg_i_93__1_n_0\,
      I1 => \ram_reg_i_94__1_n_0\,
      I2 => ap_CS_fsm_pp0_stage13,
      I3 => trunc_ln257_reg_1912(0),
      I4 => ap_CS_fsm_pp0_stage14,
      I5 => ap_CS_fsm_pp0_stage15,
      O => \ram_reg_i_43__4_n_0\
    );
ram_reg_i_440: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF4444444F444"
    )
        port map (
      I0 => ram_reg_i_549_n_0,
      I1 => rk_addr_12_reg_1938(4),
      I2 => \ram_reg_i_148__1_n_0\,
      I3 => rk_addr_13_reg_1959(4),
      I4 => idx74_fu_1520,
      I5 => rk_addr_14_reg_1975(4),
      O => ram_reg_i_440_n_0
    );
ram_reg_i_447: unisim.vcomponents.LUT6
    generic map(
      INIT => X"01FF010101FFFFFF"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage14,
      I1 => ap_CS_fsm_pp0_stage13,
      I2 => ap_CS_fsm_pp0_stage12,
      I3 => grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_309_1_fu_70_ap_start_reg,
      I4 => ap_CS_fsm_pp0_stage0,
      I5 => ap_enable_reg_pp0_iter0_reg,
      O => ram_reg_i_447_n_0
    );
ram_reg_i_448: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter1_2,
      I1 => ap_CS_fsm_pp0_stage2,
      O => ram_reg_i_448_n_0
    );
\ram_reg_i_44__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFF444"
    )
        port map (
      I0 => \ram_reg_i_95__1_n_0\,
      I1 => \ram_reg_i_96__1_n_0\,
      I2 => ap_CS_fsm_pp0_stage13,
      I3 => \^lk_load_10_reg_1756_reg[7]_0\(7),
      I4 => ap_CS_fsm_pp0_stage14,
      I5 => ap_CS_fsm_pp0_stage15,
      O => \ram_reg_i_44__4_n_0\
    );
ram_reg_i_455: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000001FF01FF01FF"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage2,
      I1 => ap_CS_fsm_pp0_stage1,
      I2 => ap_CS_fsm_pp0_stage0,
      I3 => ap_enable_reg_pp0_iter1_2,
      I4 => ap_CS_fsm_pp0_stage15,
      I5 => ap_enable_reg_pp0_iter0,
      O => ram_reg_i_455_n_0
    );
\ram_reg_i_45__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEFEFFFFAAFA0000"
    )
        port map (
      I0 => \ram_reg_i_166__1_n_0\,
      I1 => \ram_reg_i_167__1_n_0\,
      I2 => idx74_load_1_reg_1562(7),
      I3 => \ram_reg_i_168__1_n_0\,
      I4 => ram_reg_i_103_n_0,
      I5 => data0(7),
      O => \^grp_clefiakeyset128_fu_176_rk_address1\(3)
    );
\ram_reg_i_45__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FEEE"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage15,
      I1 => ap_CS_fsm_pp0_stage14,
      I2 => \^lk_load_10_reg_1756_reg[7]_0\(6),
      I3 => ap_CS_fsm_pp0_stage13,
      O => \ram_reg_i_45__6_n_0\
    );
ram_reg_i_461: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A8"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter1_2,
      I1 => ap_CS_fsm_pp0_stage1,
      I2 => ap_CS_fsm_pp0_stage2,
      O => ram_reg_i_461_n_0
    );
ram_reg_i_464: unisim.vcomponents.LUT6
    generic map(
      INIT => X"33333333FF33FFBF"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage5,
      I1 => ap_enable_reg_pp0_iter0,
      I2 => ap_CS_fsm_pp0_stage4,
      I3 => ap_CS_fsm_pp0_stage7,
      I4 => ap_CS_fsm_pp0_stage6,
      I5 => ap_CS_fsm_pp0_stage8,
      O => ram_reg_i_464_n_0
    );
ram_reg_i_465: unisim.vcomponents.LUT4
    generic map(
      INIT => X"57F7"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage14,
      I1 => ap_enable_reg_pp0_iter0_reg,
      I2 => ap_CS_fsm_pp0_stage0,
      I3 => grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_309_1_fu_70_ap_start_reg,
      O => ram_reg_i_465_n_0
    );
ram_reg_i_466: unisim.vcomponents.LUT6
    generic map(
      INIT => X"40404C408C808080"
    )
        port map (
      I0 => lshr_ln1_fu_904_p4(6),
      I1 => ap_enable_reg_pp0_iter0,
      I2 => ap_CS_fsm_pp0_stage4,
      I3 => ap_CS_fsm_pp0_stage3,
      I4 => or_ln14_fu_1418_p3(0),
      I5 => reg_590(7),
      O => ram_reg_i_466_n_0
    );
ram_reg_i_467: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFEEEFFFFFFFFFFF"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage12,
      I1 => ap_CS_fsm_pp0_stage13,
      I2 => grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_309_1_fu_70_ap_start_reg,
      I3 => ap_CS_fsm_pp0_stage0,
      I4 => ap_enable_reg_pp0_iter0_reg,
      I5 => ap_CS_fsm_pp0_stage11,
      O => ram_reg_i_467_n_0
    );
ram_reg_i_468: unisim.vcomponents.LUT4
    generic map(
      INIT => X"57F7"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage13,
      I1 => ap_enable_reg_pp0_iter0_reg,
      I2 => ap_CS_fsm_pp0_stage0,
      I3 => grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_309_1_fu_70_ap_start_reg,
      O => ram_reg_i_468_n_0
    );
ram_reg_i_469: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFF5F3F3F"
    )
        port map (
      I0 => grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_309_1_fu_70_ap_start_reg,
      I1 => ap_enable_reg_pp0_iter0_reg,
      I2 => ap_CS_fsm_pp0_stage14,
      I3 => ap_enable_reg_pp0_iter1_2,
      I4 => ap_CS_fsm_pp0_stage0,
      I5 => ap_CS_fsm_pp0_stage15,
      O => ram_reg_i_469_n_0
    );
\ram_reg_i_46__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FCEEFCEEFCFFFCCC"
    )
        port map (
      I0 => or_ln3_fu_1000_p3(7),
      I1 => \ram_reg_i_97__1_n_0\,
      I2 => or_ln5_fu_1078_p3(7),
      I3 => ap_CS_fsm_pp0_stage10,
      I4 => or_ln253_i_fu_1145_p3(0),
      I5 => ap_CS_fsm_pp0_stage9,
      O => \ram_reg_i_46__5_n_0\
    );
ram_reg_i_470: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B0BFFFFF"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter1_2,
      I1 => grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_309_1_fu_70_ap_start_reg,
      I2 => ap_CS_fsm_pp0_stage0,
      I3 => ap_enable_reg_pp0_iter0_reg,
      I4 => ap_CS_fsm_pp0_stage15,
      O => ram_reg_i_470_n_0
    );
ram_reg_i_471: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFBFB3BF737F7F7F"
    )
        port map (
      I0 => lshr_ln1_fu_904_p4(5),
      I1 => ap_enable_reg_pp0_iter0,
      I2 => ap_CS_fsm_pp0_stage4,
      I3 => ap_CS_fsm_pp0_stage3,
      I4 => or_ln253_i_fu_1145_p3(6),
      I5 => reg_590(6),
      O => ram_reg_i_471_n_0
    );
ram_reg_i_472: unisim.vcomponents.LUT6
    generic map(
      INIT => X"40404C408C808080"
    )
        port map (
      I0 => or_ln4_fu_1058_p3(5),
      I1 => ap_enable_reg_pp0_iter0,
      I2 => ap_CS_fsm_pp0_stage7,
      I3 => ap_CS_fsm_pp0_stage6,
      I4 => or_ln3_fu_1000_p3(5),
      I5 => reg_590(6),
      O => ram_reg_i_472_n_0
    );
ram_reg_i_473: unisim.vcomponents.LUT6
    generic map(
      INIT => X"40404C408C808080"
    )
        port map (
      I0 => lshr_ln1_fu_904_p4(4),
      I1 => ap_enable_reg_pp0_iter0,
      I2 => ap_CS_fsm_pp0_stage4,
      I3 => ap_CS_fsm_pp0_stage3,
      I4 => or_ln253_i_fu_1145_p3(5),
      I5 => reg_590(5),
      O => ram_reg_i_473_n_0
    );
ram_reg_i_474: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage6,
      I1 => ap_enable_reg_pp0_iter0_reg,
      I2 => ap_CS_fsm_pp0_stage0,
      I3 => grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_309_1_fu_70_ap_start_reg,
      O => ram_reg_i_474_n_0
    );
ram_reg_i_475: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFBFB3BF737F7F7F"
    )
        port map (
      I0 => lshr_ln1_fu_904_p4(3),
      I1 => ap_enable_reg_pp0_iter0,
      I2 => ap_CS_fsm_pp0_stage4,
      I3 => ap_CS_fsm_pp0_stage3,
      I4 => or_ln253_i_fu_1145_p3(4),
      I5 => reg_590(4),
      O => ram_reg_i_475_n_0
    );
ram_reg_i_476: unisim.vcomponents.LUT6
    generic map(
      INIT => X"40404C408C808080"
    )
        port map (
      I0 => or_ln4_fu_1058_p3(3),
      I1 => ap_enable_reg_pp0_iter0,
      I2 => ap_CS_fsm_pp0_stage7,
      I3 => ap_CS_fsm_pp0_stage6,
      I4 => or_ln3_fu_1000_p3(3),
      I5 => reg_590(4),
      O => ram_reg_i_476_n_0
    );
ram_reg_i_477: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFBFB3BF737F7F7F"
    )
        port map (
      I0 => lshr_ln1_fu_904_p4(2),
      I1 => ap_enable_reg_pp0_iter0,
      I2 => ap_CS_fsm_pp0_stage4,
      I3 => ap_CS_fsm_pp0_stage3,
      I4 => or_ln253_i_fu_1145_p3(3),
      I5 => reg_590(3),
      O => ram_reg_i_477_n_0
    );
ram_reg_i_478: unisim.vcomponents.LUT6
    generic map(
      INIT => X"40404C408C808080"
    )
        port map (
      I0 => or_ln4_fu_1058_p3(2),
      I1 => ap_enable_reg_pp0_iter0,
      I2 => ap_CS_fsm_pp0_stage7,
      I3 => ap_CS_fsm_pp0_stage6,
      I4 => or_ln3_fu_1000_p3(2),
      I5 => reg_590(3),
      O => ram_reg_i_478_n_0
    );
ram_reg_i_479: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFBFB3BF737F7F7F"
    )
        port map (
      I0 => lshr_ln1_fu_904_p4(1),
      I1 => ap_enable_reg_pp0_iter0,
      I2 => ap_CS_fsm_pp0_stage4,
      I3 => ap_CS_fsm_pp0_stage3,
      I4 => or_ln253_i_fu_1145_p3(2),
      I5 => reg_590(2),
      O => ram_reg_i_479_n_0
    );
\ram_reg_i_47__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF5530"
    )
        port map (
      I0 => or_ln8_fu_1210_p3(7),
      I1 => or_ln253_i_fu_1145_p3(7),
      I2 => ap_CS_fsm_pp0_stage11,
      I3 => ap_CS_fsm_pp0_stage12,
      I4 => ap_CS_fsm_pp0_stage13,
      O => \ram_reg_i_47__5_n_0\
    );
ram_reg_i_480: unisim.vcomponents.LUT6
    generic map(
      INIT => X"40404C408C808080"
    )
        port map (
      I0 => or_ln4_fu_1058_p3(1),
      I1 => ap_enable_reg_pp0_iter0,
      I2 => ap_CS_fsm_pp0_stage7,
      I3 => ap_CS_fsm_pp0_stage6,
      I4 => or_ln3_fu_1000_p3(1),
      I5 => reg_590(2),
      O => ram_reg_i_480_n_0
    );
ram_reg_i_481: unisim.vcomponents.LUT6
    generic map(
      INIT => X"40404C408C808080"
    )
        port map (
      I0 => lshr_ln1_fu_904_p4(0),
      I1 => ap_enable_reg_pp0_iter0,
      I2 => ap_CS_fsm_pp0_stage4,
      I3 => ap_CS_fsm_pp0_stage3,
      I4 => or_ln253_i_fu_1145_p3(1),
      I5 => reg_590(1),
      O => ram_reg_i_481_n_0
    );
ram_reg_i_482: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFBFB3BF737F7F7F"
    )
        port map (
      I0 => \lk_load_2_reg_1600_reg_n_0_[0]\,
      I1 => ap_enable_reg_pp0_iter0,
      I2 => ap_CS_fsm_pp0_stage4,
      I3 => ap_CS_fsm_pp0_stage3,
      I4 => or_ln253_i_fu_1145_p3(0),
      I5 => reg_590(0),
      O => ram_reg_i_482_n_0
    );
ram_reg_i_483: unisim.vcomponents.LUT6
    generic map(
      INIT => X"40404C408C808080"
    )
        port map (
      I0 => or_ln5_fu_1078_p3(7),
      I1 => ap_enable_reg_pp0_iter0,
      I2 => ap_CS_fsm_pp0_stage7,
      I3 => ap_CS_fsm_pp0_stage6,
      I4 => \lk_load_4_reg_1639_reg_n_0_[0]\,
      I5 => reg_590(0),
      O => ram_reg_i_483_n_0
    );
ram_reg_i_484: unisim.vcomponents.LUT6
    generic map(
      INIT => X"04C400C037F73FFF"
    )
        port map (
      I0 => xor_ln124_1_reg_1629(7),
      I1 => ap_enable_reg_pp0_iter0,
      I2 => ap_CS_fsm_pp0_stage5,
      I3 => xor_ln124_2_reg_1668(7),
      I4 => ap_CS_fsm_pp0_stage4,
      I5 => xor_ln124_reg_1590(7),
      O => ram_reg_i_484_n_0
    );
ram_reg_i_485: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5530FFFF553FFFFF"
    )
        port map (
      I0 => xor_ln124_5_reg_1785(7),
      I1 => xor_ln124_4_reg_1746(7),
      I2 => ap_CS_fsm_pp0_stage7,
      I3 => ap_CS_fsm_pp0_stage8,
      I4 => ap_enable_reg_pp0_iter0,
      I5 => ap_CS_fsm_pp0_stage6,
      O => ram_reg_i_485_n_0
    );
ram_reg_i_486: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000DDDDDDD0DDD"
    )
        port map (
      I0 => xor_ln124_12_reg_1922(7),
      I1 => ram_reg_i_549_n_0,
      I2 => \ram_reg_i_148__1_n_0\,
      I3 => xor_ln124_13_reg_1943(7),
      I4 => idx74_fu_1520,
      I5 => xor_ln124_14_reg_1964(7),
      O => ram_reg_i_486_n_0
    );
ram_reg_i_487: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DD0DDD0D0000DD0D"
    )
        port map (
      I0 => xor_ln124_9_reg_1864(7),
      I1 => ram_reg_i_492_n_0,
      I2 => xor_ln124_11_reg_1901(7),
      I3 => ram_reg_i_465_n_0,
      I4 => xor_ln124_10_reg_1885(7),
      I5 => ram_reg_i_548_n_0,
      O => ram_reg_i_487_n_0
    );
\ram_reg_i_48__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4744"
    )
        port map (
      I0 => \^reg_586_reg[7]_0\(6),
      I1 => ap_CS_fsm_pp0_stage15,
      I2 => \^lk_load_12_reg_1795_reg[7]_0\(6),
      I3 => ap_CS_fsm_pp0_stage14,
      O => \ram_reg_i_48__5_n_0\
    );
ram_reg_i_490: unisim.vcomponents.LUT6
    generic map(
      INIT => X"100013FFDC00DFFF"
    )
        port map (
      I0 => xor_ln124_1_reg_1629(6),
      I1 => ap_CS_fsm_pp0_stage5,
      I2 => ap_CS_fsm_pp0_stage4,
      I3 => ap_enable_reg_pp0_iter0,
      I4 => xor_ln124_reg_1590(6),
      I5 => xor_ln124_2_reg_1668(6),
      O => ram_reg_i_490_n_0
    );
ram_reg_i_491: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAC0FFFFAACFFFFF"
    )
        port map (
      I0 => xor_ln124_5_reg_1785(6),
      I1 => xor_ln124_4_reg_1746(6),
      I2 => ap_CS_fsm_pp0_stage7,
      I3 => ap_CS_fsm_pp0_stage8,
      I4 => ap_enable_reg_pp0_iter0,
      I5 => ap_CS_fsm_pp0_stage6,
      O => ram_reg_i_491_n_0
    );
ram_reg_i_492: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FBFFFBFBFBFFFFFF"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage14,
      I1 => ap_CS_fsm_pp0_stage12,
      I2 => ap_CS_fsm_pp0_stage13,
      I3 => grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_309_1_fu_70_ap_start_reg,
      I4 => ap_CS_fsm_pp0_stage0,
      I5 => ap_enable_reg_pp0_iter0_reg,
      O => ram_reg_i_492_n_0
    );
ram_reg_i_493: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0035FFFFFF35FFFF"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage12,
      I1 => xor_ln124_10_reg_1885(6),
      I2 => ap_CS_fsm_pp0_stage13,
      I3 => ap_CS_fsm_pp0_stage14,
      I4 => ap_enable_reg_pp0_iter0,
      I5 => xor_ln124_11_reg_1901(6),
      O => ram_reg_i_493_n_0
    );
ram_reg_i_494: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFBFBFBF80BF8080"
    )
        port map (
      I0 => xor_ln124_15_reg_1980(6),
      I1 => ap_enable_reg_pp0_iter1_2,
      I2 => ap_CS_fsm_pp0_stage2,
      I3 => ram_reg_i_549_n_0,
      I4 => xor_ln124_12_reg_1922(6),
      I5 => ram_reg_i_580_n_0,
      O => ram_reg_i_494_n_0
    );
ram_reg_i_497: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EE0EEE0E0000EE0E"
    )
        port map (
      I0 => ram_reg_i_492_n_0,
      I1 => xor_ln124_9_reg_1864(5),
      I2 => xor_ln124_11_reg_1901(5),
      I3 => ram_reg_i_465_n_0,
      I4 => xor_ln124_10_reg_1885(5),
      I5 => ram_reg_i_548_n_0,
      O => ram_reg_i_497_n_0
    );
ram_reg_i_498: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000E0EEEEEEE0EE"
    )
        port map (
      I0 => ram_reg_i_549_n_0,
      I1 => xor_ln124_12_reg_1922(5),
      I2 => xor_ln124_13_reg_1943(5),
      I3 => \ram_reg_i_148__1_n_0\,
      I4 => idx74_fu_1520,
      I5 => xor_ln124_14_reg_1964(5),
      O => ram_reg_i_498_n_0
    );
ram_reg_i_499: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DC00DFFF100013FF"
    )
        port map (
      I0 => xor_ln124_1_reg_1629(5),
      I1 => ap_CS_fsm_pp0_stage5,
      I2 => ap_CS_fsm_pp0_stage4,
      I3 => ap_enable_reg_pp0_iter0,
      I4 => xor_ln124_reg_1590(5),
      I5 => xor_ln124_2_reg_1668(5),
      O => ram_reg_i_499_n_0
    );
\ram_reg_i_49__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FEEE"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage15,
      I1 => ap_CS_fsm_pp0_stage14,
      I2 => \^lk_load_10_reg_1756_reg[7]_0\(5),
      I3 => ap_CS_fsm_pp0_stage13,
      O => \ram_reg_i_49__5_n_0\
    );
\ram_reg_i_49__9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2222222220020202"
    )
        port map (
      I0 => ram_reg_4,
      I1 => ram_reg_i_177_n_0,
      I2 => or_ln300_reg_1573(6),
      I3 => or_ln300_reg_1573(5),
      I4 => or_ln300_reg_1573(4),
      I5 => \^grp_clefiakeyset128_fu_176_rk_address1\(1),
      O => \or_ln300_reg_1573_reg[6]_0\
    );
\ram_reg_i_4__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF1110"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage12,
      I1 => ap_CS_fsm_pp0_stage13,
      I2 => ap_CS_fsm_pp0_stage11,
      I3 => ap_CS_fsm_pp0_stage10,
      I4 => \ram_reg_i_31__4_n_0\,
      I5 => \ram_reg_i_32__5_n_0\,
      O => \^grp_clefiakeyset128_pipeline_vitis_loop_309_1_fu_70_con128_address0\(1)
    );
ram_reg_i_500: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5530FFFF553FFFFF"
    )
        port map (
      I0 => xor_ln124_5_reg_1785(5),
      I1 => xor_ln124_4_reg_1746(5),
      I2 => ap_CS_fsm_pp0_stage7,
      I3 => ap_CS_fsm_pp0_stage8,
      I4 => ap_enable_reg_pp0_iter0,
      I5 => ap_CS_fsm_pp0_stage6,
      O => ram_reg_i_500_n_0
    );
ram_reg_i_503: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CF5FCF0FCF5FCFFF"
    )
        port map (
      I0 => xor_ln124_4_reg_1746(4),
      I1 => xor_ln124_5_reg_1785(4),
      I2 => ap_enable_reg_pp0_iter0,
      I3 => ap_CS_fsm_pp0_stage8,
      I4 => ap_CS_fsm_pp0_stage7,
      I5 => ap_CS_fsm_pp0_stage6,
      O => ram_reg_i_503_n_0
    );
ram_reg_i_504: unisim.vcomponents.LUT6
    generic map(
      INIT => X"08C800C03BFB3FFF"
    )
        port map (
      I0 => xor_ln124_1_reg_1629(4),
      I1 => ap_enable_reg_pp0_iter0,
      I2 => ap_CS_fsm_pp0_stage5,
      I3 => xor_ln124_2_reg_1668(4),
      I4 => ap_CS_fsm_pp0_stage4,
      I5 => xor_ln124_reg_1590(4),
      O => ram_reg_i_504_n_0
    );
ram_reg_i_505: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EE0EEE0E0000EE0E"
    )
        port map (
      I0 => ram_reg_i_549_n_0,
      I1 => xor_ln124_12_reg_1922(4),
      I2 => idx74_fu_1520,
      I3 => xor_ln124_14_reg_1964(4),
      I4 => xor_ln124_13_reg_1943(4),
      I5 => ram_reg_i_583_n_0,
      O => ram_reg_i_505_n_0
    );
ram_reg_i_506: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DDD0DDD00000DDD0"
    )
        port map (
      I0 => xor_ln124_9_reg_1864(4),
      I1 => ram_reg_i_492_n_0,
      I2 => xor_ln124_10_reg_1885(4),
      I3 => ram_reg_i_548_n_0,
      I4 => xor_ln124_11_reg_1901(4),
      I5 => ram_reg_i_465_n_0,
      O => ram_reg_i_506_n_0
    );
ram_reg_i_509: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3F5F3F0F3F5F3FFF"
    )
        port map (
      I0 => xor_ln124_4_reg_1746(3),
      I1 => xor_ln124_5_reg_1785(3),
      I2 => ap_enable_reg_pp0_iter0,
      I3 => ap_CS_fsm_pp0_stage8,
      I4 => ap_CS_fsm_pp0_stage7,
      I5 => ap_CS_fsm_pp0_stage6,
      O => ram_reg_i_509_n_0
    );
\ram_reg_i_50__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FCFFFCCCFCEEFCEE"
    )
        port map (
      I0 => lshr_ln1_fu_904_p4(6),
      I1 => \ram_reg_i_97__1_n_0\,
      I2 => or_ln5_fu_1078_p3(6),
      I3 => ap_CS_fsm_pp0_stage10,
      I4 => or_ln3_fu_1000_p3(6),
      I5 => ap_CS_fsm_pp0_stage9,
      O => \ram_reg_i_50__5_n_0\
    );
ram_reg_i_510: unisim.vcomponents.LUT6
    generic map(
      INIT => X"04C400C037F73FFF"
    )
        port map (
      I0 => xor_ln124_1_reg_1629(3),
      I1 => ap_enable_reg_pp0_iter0,
      I2 => ap_CS_fsm_pp0_stage5,
      I3 => xor_ln124_2_reg_1668(3),
      I4 => ap_CS_fsm_pp0_stage4,
      I5 => xor_ln124_reg_1590(3),
      O => ram_reg_i_510_n_0
    );
ram_reg_i_511: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000DDDDDDD0DDD"
    )
        port map (
      I0 => xor_ln124_12_reg_1922(3),
      I1 => ram_reg_i_549_n_0,
      I2 => \ram_reg_i_148__1_n_0\,
      I3 => xor_ln124_13_reg_1943(3),
      I4 => idx74_fu_1520,
      I5 => xor_ln124_14_reg_1964(3),
      O => ram_reg_i_511_n_0
    );
ram_reg_i_512: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DD0DDD0D0000DD0D"
    )
        port map (
      I0 => xor_ln124_9_reg_1864(3),
      I1 => ram_reg_i_492_n_0,
      I2 => xor_ln124_11_reg_1901(3),
      I3 => ram_reg_i_465_n_0,
      I4 => xor_ln124_10_reg_1885(3),
      I5 => ram_reg_i_548_n_0,
      O => ram_reg_i_512_n_0
    );
ram_reg_i_517: unisim.vcomponents.LUT6
    generic map(
      INIT => X"100013FFDC00DFFF"
    )
        port map (
      I0 => xor_ln124_1_reg_1629(2),
      I1 => ap_CS_fsm_pp0_stage5,
      I2 => ap_CS_fsm_pp0_stage4,
      I3 => ap_enable_reg_pp0_iter0,
      I4 => xor_ln124_reg_1590(2),
      I5 => xor_ln124_2_reg_1668(2),
      O => ram_reg_i_517_n_0
    );
ram_reg_i_518: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFCF0FCFAFCFFF"
    )
        port map (
      I0 => xor_ln124_4_reg_1746(2),
      I1 => xor_ln124_5_reg_1785(2),
      I2 => ap_enable_reg_pp0_iter0,
      I3 => ap_CS_fsm_pp0_stage8,
      I4 => ap_CS_fsm_pp0_stage7,
      I5 => ap_CS_fsm_pp0_stage6,
      O => ram_reg_i_518_n_0
    );
ram_reg_i_519: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000DDDDDDD0DDD"
    )
        port map (
      I0 => xor_ln124_12_reg_1922(2),
      I1 => ram_reg_i_549_n_0,
      I2 => \ram_reg_i_148__1_n_0\,
      I3 => xor_ln124_13_reg_1943(2),
      I4 => idx74_fu_1520,
      I5 => xor_ln124_14_reg_1964(2),
      O => ram_reg_i_519_n_0
    );
\ram_reg_i_51__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF02F2"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage11,
      I1 => or_ln253_i_fu_1145_p3(6),
      I2 => ap_CS_fsm_pp0_stage12,
      I3 => or_ln8_fu_1210_p3(6),
      I4 => ap_CS_fsm_pp0_stage13,
      O => \ram_reg_i_51__5_n_0\
    );
ram_reg_i_520: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEE0EEE0EEE00000"
    )
        port map (
      I0 => ram_reg_i_492_n_0,
      I1 => xor_ln124_9_reg_1864(2),
      I2 => xor_ln124_11_reg_1901(2),
      I3 => ram_reg_i_465_n_0,
      I4 => xor_ln124_10_reg_1885(2),
      I5 => ram_reg_i_548_n_0,
      O => ram_reg_i_520_n_0
    );
ram_reg_i_524: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EE0EEE0E0000EE0E"
    )
        port map (
      I0 => ram_reg_i_492_n_0,
      I1 => xor_ln124_9_reg_1864(1),
      I2 => xor_ln124_11_reg_1901(1),
      I3 => ram_reg_i_465_n_0,
      I4 => xor_ln124_10_reg_1885(1),
      I5 => ram_reg_i_548_n_0,
      O => ram_reg_i_524_n_0
    );
ram_reg_i_525: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000E0EEEEEEE0EE"
    )
        port map (
      I0 => ram_reg_i_549_n_0,
      I1 => xor_ln124_12_reg_1922(1),
      I2 => xor_ln124_13_reg_1943(1),
      I3 => \ram_reg_i_148__1_n_0\,
      I4 => idx74_fu_1520,
      I5 => xor_ln124_14_reg_1964(1),
      O => ram_reg_i_525_n_0
    );
ram_reg_i_526: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DC00DFFF100013FF"
    )
        port map (
      I0 => xor_ln124_1_reg_1629(1),
      I1 => ap_CS_fsm_pp0_stage5,
      I2 => ap_CS_fsm_pp0_stage4,
      I3 => ap_enable_reg_pp0_iter0,
      I4 => xor_ln124_reg_1590(1),
      I5 => xor_ln124_2_reg_1668(1),
      O => ram_reg_i_526_n_0
    );
ram_reg_i_527: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5530FFFF553FFFFF"
    )
        port map (
      I0 => xor_ln124_5_reg_1785(1),
      I1 => xor_ln124_4_reg_1746(1),
      I2 => ap_CS_fsm_pp0_stage7,
      I3 => ap_CS_fsm_pp0_stage8,
      I4 => ap_enable_reg_pp0_iter0,
      I5 => ap_CS_fsm_pp0_stage6,
      O => ram_reg_i_527_n_0
    );
\ram_reg_i_52__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4744"
    )
        port map (
      I0 => \^reg_586_reg[7]_0\(5),
      I1 => ap_CS_fsm_pp0_stage15,
      I2 => \^lk_load_12_reg_1795_reg[7]_0\(5),
      I3 => ap_CS_fsm_pp0_stage14,
      O => \ram_reg_i_52__5_n_0\
    );
ram_reg_i_531: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA30FFFFAA3FFFFF"
    )
        port map (
      I0 => xor_ln124_5_reg_1785(0),
      I1 => xor_ln124_4_reg_1746(0),
      I2 => ap_CS_fsm_pp0_stage7,
      I3 => ap_CS_fsm_pp0_stage8,
      I4 => ap_enable_reg_pp0_iter0,
      I5 => ap_CS_fsm_pp0_stage6,
      O => ram_reg_i_531_n_0
    );
ram_reg_i_532: unisim.vcomponents.LUT6
    generic map(
      INIT => X"200023FFEC00EFFF"
    )
        port map (
      I0 => xor_ln124_1_reg_1629(0),
      I1 => ap_CS_fsm_pp0_stage5,
      I2 => ap_CS_fsm_pp0_stage4,
      I3 => ap_enable_reg_pp0_iter0,
      I4 => xor_ln124_reg_1590(0),
      I5 => xor_ln124_2_reg_1668(0),
      O => ram_reg_i_532_n_0
    );
ram_reg_i_533: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EE0EEE0E0000EE0E"
    )
        port map (
      I0 => ram_reg_i_549_n_0,
      I1 => xor_ln124_12_reg_1922(0),
      I2 => xor_ln124_13_reg_1943(0),
      I3 => ram_reg_i_583_n_0,
      I4 => idx74_fu_1520,
      I5 => xor_ln124_14_reg_1964(0),
      O => ram_reg_i_533_n_0
    );
ram_reg_i_534: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DD0DDD0DDD0D0000"
    )
        port map (
      I0 => xor_ln124_9_reg_1864(0),
      I1 => ram_reg_i_492_n_0,
      I2 => xor_ln124_11_reg_1901(0),
      I3 => ram_reg_i_465_n_0,
      I4 => xor_ln124_10_reg_1885(0),
      I5 => ram_reg_i_548_n_0,
      O => ram_reg_i_534_n_0
    );
ram_reg_i_538: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000002"
    )
        port map (
      I0 => \ram_reg_i_36__12_n_0\,
      I1 => ap_CS_fsm_pp0_stage3,
      I2 => ap_CS_fsm_pp0_stage4,
      I3 => ap_CS_fsm_pp0_stage5,
      I4 => ap_CS_fsm_pp0_stage8,
      I5 => ram_reg_i_352_n_0,
      O => ram_reg_i_538_n_0
    );
\ram_reg_i_53__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FEEE"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage15,
      I1 => ap_CS_fsm_pp0_stage14,
      I2 => \^lk_load_10_reg_1756_reg[7]_0\(4),
      I3 => ap_CS_fsm_pp0_stage13,
      O => \ram_reg_i_53__4_n_0\
    );
\ram_reg_i_53__8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AABE0000"
    )
        port map (
      I0 => ram_reg_i_183_n_0,
      I1 => or_ln300_reg_1573(5),
      I2 => or_ln300_reg_1573(4),
      I3 => \^grp_clefiakeyset128_fu_176_rk_address1\(1),
      I4 => ram_reg_4,
      O => \or_ln300_reg_1573_reg[5]_0\
    );
ram_reg_i_548: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF1DFFFF"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter0_reg,
      I1 => ap_CS_fsm_pp0_stage0,
      I2 => grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_309_1_fu_70_ap_start_reg,
      I3 => ap_CS_fsm_pp0_stage14,
      I4 => ap_CS_fsm_pp0_stage13,
      O => ram_reg_i_548_n_0
    );
ram_reg_i_549: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AF88AFFFFFFFFFFF"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter1_2,
      I1 => ap_CS_fsm_pp0_stage1,
      I2 => grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_309_1_fu_70_ap_start_reg,
      I3 => ap_CS_fsm_pp0_stage0,
      I4 => ap_enable_reg_pp0_iter0_reg,
      I5 => ap_CS_fsm_pp0_stage15,
      O => ram_reg_i_549_n_0
    );
\ram_reg_i_54__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FCFFFCCCFCEEFCEE"
    )
        port map (
      I0 => lshr_ln1_fu_904_p4(5),
      I1 => \ram_reg_i_97__1_n_0\,
      I2 => or_ln5_fu_1078_p3(5),
      I3 => ap_CS_fsm_pp0_stage10,
      I4 => or_ln3_fu_1000_p3(5),
      I5 => ap_CS_fsm_pp0_stage9,
      O => \ram_reg_i_54__5_n_0\
    );
\ram_reg_i_55__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF02F2"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage11,
      I1 => or_ln253_i_fu_1145_p3(5),
      I2 => ap_CS_fsm_pp0_stage12,
      I3 => or_ln8_fu_1210_p3(5),
      I4 => ap_CS_fsm_pp0_stage13,
      O => \ram_reg_i_55__5_n_0\
    );
\ram_reg_i_56__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAFA0000EEFEFFFF"
    )
        port map (
      I0 => ram_reg_i_187_n_0,
      I1 => \ram_reg_i_167__1_n_0\,
      I2 => idx74_load_1_reg_1562(4),
      I3 => \ram_reg_i_168__1_n_0\,
      I4 => ram_reg_i_103_n_0,
      I5 => or_ln300_reg_1573(4),
      O => \^grp_clefiakeyset128_fu_176_rk_address1\(2)
    );
\ram_reg_i_56__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4744"
    )
        port map (
      I0 => \^reg_586_reg[7]_0\(4),
      I1 => ap_CS_fsm_pp0_stage15,
      I2 => \^lk_load_12_reg_1795_reg[7]_0\(4),
      I3 => ap_CS_fsm_pp0_stage14,
      O => \ram_reg_i_56__4_n_0\
    );
\ram_reg_i_57__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FEEE"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage15,
      I1 => ap_CS_fsm_pp0_stage14,
      I2 => \^lk_load_10_reg_1756_reg[7]_0\(3),
      I3 => ap_CS_fsm_pp0_stage13,
      O => \ram_reg_i_57__5_n_0\
    );
ram_reg_i_580: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8C808080"
    )
        port map (
      I0 => xor_ln124_14_reg_1964(6),
      I1 => ap_enable_reg_pp0_iter1_2,
      I2 => ap_CS_fsm_pp0_stage1,
      I3 => xor_ln124_13_reg_1943(6),
      I4 => ap_CS_fsm_pp0_stage0,
      O => ram_reg_i_580_n_0
    );
ram_reg_i_583: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BF"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage1,
      I1 => ap_CS_fsm_pp0_stage0,
      I2 => ap_enable_reg_pp0_iter1_2,
      O => ram_reg_i_583_n_0
    );
\ram_reg_i_58__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000F0F0F1F"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage13,
      I1 => ap_CS_fsm_pp0_stage12,
      I2 => ap_enable_reg_pp0_iter0,
      I3 => ap_CS_fsm_pp0_stage11,
      I4 => ap_CS_fsm_pp0_stage10,
      I5 => ram_reg_i_189_n_0,
      O => \^grp_clefiakeyset128_fu_176_rk_address1\(1)
    );
\ram_reg_i_58__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FCEEFCEEFCFFFCCC"
    )
        port map (
      I0 => or_ln3_fu_1000_p3(4),
      I1 => \ram_reg_i_97__1_n_0\,
      I2 => or_ln5_fu_1078_p3(4),
      I3 => ap_CS_fsm_pp0_stage10,
      I4 => lshr_ln1_fu_904_p4(4),
      I5 => ap_CS_fsm_pp0_stage9,
      O => \ram_reg_i_58__6_n_0\
    );
\ram_reg_i_59__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF5530"
    )
        port map (
      I0 => or_ln8_fu_1210_p3(4),
      I1 => or_ln253_i_fu_1145_p3(4),
      I2 => ap_CS_fsm_pp0_stage11,
      I3 => ap_CS_fsm_pp0_stage12,
      I4 => ap_CS_fsm_pp0_stage13,
      O => \ram_reg_i_59__3_n_0\
    );
\ram_reg_i_5__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFAAAEAAAAAAAA"
    )
        port map (
      I0 => \ram_reg_i_33__5_n_0\,
      I1 => ap_CS_fsm_pp0_stage1,
      I2 => ap_CS_fsm_pp0_stage2,
      I3 => \ram_reg_i_34__5_n_0\,
      I4 => \ram_reg_i_35__4_n_0\,
      I5 => \ram_reg_i_36__12_n_0\,
      O => \^grp_clefiakeyset128_pipeline_vitis_loop_309_1_fu_70_con128_address0\(0)
    );
\ram_reg_i_60__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4744"
    )
        port map (
      I0 => \^reg_586_reg[7]_0\(3),
      I1 => ap_CS_fsm_pp0_stage15,
      I2 => \^lk_load_12_reg_1795_reg[7]_0\(3),
      I3 => ap_CS_fsm_pp0_stage14,
      O => \ram_reg_i_60__3_n_0\
    );
\ram_reg_i_60__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000002AAA2222"
    )
        port map (
      I0 => ram_reg_4,
      I1 => ram_reg_i_103_n_0,
      I2 => ram_reg_i_192_n_0,
      I3 => \ram_reg_i_102__1_n_0\,
      I4 => \ram_reg_i_168__1_n_0\,
      I5 => ram_reg_i_189_n_0,
      O => \ram_reg_i_60__7_n_0\
    );
\ram_reg_i_61__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FEEE"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage15,
      I1 => ap_CS_fsm_pp0_stage14,
      I2 => \^lk_load_10_reg_1756_reg[7]_0\(2),
      I3 => ap_CS_fsm_pp0_stage13,
      O => \ram_reg_i_61__3_n_0\
    );
\ram_reg_i_62__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FCFFFCCCFCEEFCEE"
    )
        port map (
      I0 => lshr_ln1_fu_904_p4(3),
      I1 => \ram_reg_i_97__1_n_0\,
      I2 => or_ln5_fu_1078_p3(3),
      I3 => ap_CS_fsm_pp0_stage10,
      I4 => or_ln3_fu_1000_p3(3),
      I5 => ap_CS_fsm_pp0_stage9,
      O => \ram_reg_i_62__3_n_0\
    );
\ram_reg_i_63__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF02F2"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage11,
      I1 => or_ln253_i_fu_1145_p3(3),
      I2 => ap_CS_fsm_pp0_stage12,
      I3 => or_ln8_fu_1210_p3(3),
      I4 => ap_CS_fsm_pp0_stage13,
      O => \ram_reg_i_63__2_n_0\
    );
\ram_reg_i_64__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4744"
    )
        port map (
      I0 => \^reg_586_reg[7]_0\(2),
      I1 => ap_CS_fsm_pp0_stage15,
      I2 => \^lk_load_12_reg_1795_reg[7]_0\(2),
      I3 => ap_CS_fsm_pp0_stage14,
      O => \ram_reg_i_64__3_n_0\
    );
\ram_reg_i_65__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FEEE"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage15,
      I1 => ap_CS_fsm_pp0_stage14,
      I2 => \^lk_load_10_reg_1756_reg[7]_0\(1),
      I3 => ap_CS_fsm_pp0_stage13,
      O => \ram_reg_i_65__3_n_0\
    );
\ram_reg_i_66__3\: unisim.vcomponents.MUXF7
     port map (
      I0 => ram_reg_i_196_n_0,
      I1 => ram_reg_i_197_n_0,
      O => \^grp_clefiakeyset128_fu_176_rk_address1\(0),
      S => ram_reg_i_103_n_0
    );
\ram_reg_i_66__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FCEEFCEEFCFFFCCC"
    )
        port map (
      I0 => or_ln3_fu_1000_p3(2),
      I1 => \ram_reg_i_97__1_n_0\,
      I2 => or_ln5_fu_1078_p3(2),
      I3 => ap_CS_fsm_pp0_stage10,
      I4 => lshr_ln1_fu_904_p4(2),
      I5 => ap_CS_fsm_pp0_stage9,
      O => \ram_reg_i_66__4_n_0\
    );
\ram_reg_i_67__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF5530"
    )
        port map (
      I0 => or_ln8_fu_1210_p3(2),
      I1 => or_ln253_i_fu_1145_p3(2),
      I2 => ap_CS_fsm_pp0_stage11,
      I3 => ap_CS_fsm_pp0_stage12,
      I4 => ap_CS_fsm_pp0_stage13,
      O => \ram_reg_i_67__3_n_0\
    );
\ram_reg_i_68__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4744"
    )
        port map (
      I0 => \^reg_586_reg[7]_0\(1),
      I1 => ap_CS_fsm_pp0_stage15,
      I2 => \^lk_load_12_reg_1795_reg[7]_0\(1),
      I3 => ap_CS_fsm_pp0_stage14,
      O => \ram_reg_i_68__3_n_0\
    );
\ram_reg_i_68__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0202020200020202"
    )
        port map (
      I0 => ram_reg_4,
      I1 => ram_reg_i_200_n_0,
      I2 => idx74_fu_1520,
      I3 => ap_CS_fsm_pp0_stage15,
      I4 => ap_enable_reg_pp0_iter0,
      I5 => \ram_reg_i_148__1_n_0\,
      O => \ram_reg_i_68__7_n_0\
    );
\ram_reg_i_69__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FEEE"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage15,
      I1 => ap_CS_fsm_pp0_stage14,
      I2 => \^lk_load_10_reg_1756_reg[7]_0\(0),
      I3 => ap_CS_fsm_pp0_stage13,
      O => \ram_reg_i_69__3_n_0\
    );
\ram_reg_i_6__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^grp_clefiakeyset128_pipeline_vitis_loop_309_1_fu_70_con128_address0\(2),
      I1 => ram_reg_3(3),
      I2 => ram_reg_30(2),
      O => \ap_CS_fsm_reg[7]_7\(2)
    );
\ram_reg_i_70__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FCEEFCEEFCFFFCCC"
    )
        port map (
      I0 => or_ln3_fu_1000_p3(1),
      I1 => \ram_reg_i_97__1_n_0\,
      I2 => or_ln5_fu_1078_p3(1),
      I3 => ap_CS_fsm_pp0_stage10,
      I4 => lshr_ln1_fu_904_p4(1),
      I5 => ap_CS_fsm_pp0_stage9,
      O => \ram_reg_i_70__3_n_0\
    );
\ram_reg_i_71__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF02F2"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage11,
      I1 => or_ln253_i_fu_1145_p3(1),
      I2 => ap_CS_fsm_pp0_stage12,
      I3 => or_ln8_fu_1210_p3(1),
      I4 => ap_CS_fsm_pp0_stage13,
      O => \ram_reg_i_71__3_n_0\
    );
\ram_reg_i_72__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4744"
    )
        port map (
      I0 => \^reg_586_reg[7]_0\(0),
      I1 => ap_CS_fsm_pp0_stage15,
      I2 => \^lk_load_12_reg_1795_reg[7]_0\(0),
      I3 => ap_CS_fsm_pp0_stage14,
      O => \ram_reg_i_72__2_n_0\
    );
\ram_reg_i_73__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FEEE"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage15,
      I1 => ap_CS_fsm_pp0_stage14,
      I2 => \^lk_load_11_reg_1763_reg[7]_0\(7),
      I3 => ap_CS_fsm_pp0_stage13,
      O => \ram_reg_i_73__2_n_0\
    );
\ram_reg_i_74__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FCFFFCCCFCEEFCEE"
    )
        port map (
      I0 => lshr_ln1_fu_904_p4(0),
      I1 => \ram_reg_i_97__1_n_0\,
      I2 => or_ln5_fu_1078_p3(0),
      I3 => ap_CS_fsm_pp0_stage10,
      I4 => or_ln3_fu_1000_p3(0),
      I5 => ap_CS_fsm_pp0_stage9,
      O => \ram_reg_i_74__1_n_0\
    );
\ram_reg_i_74__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EAEAEEEA00000000"
    )
        port map (
      I0 => ram_reg_3(4),
      I1 => ram_reg_3(3),
      I2 => ram_reg_i_208_n_0,
      I3 => ram_reg_i_209_n_0,
      I4 => ram_reg_i_210_n_0,
      I5 => ram_reg_4,
      O => \ap_CS_fsm_reg[9]_0\
    );
\ram_reg_i_75__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF02F2"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage11,
      I1 => or_ln253_i_fu_1145_p3(0),
      I2 => ap_CS_fsm_pp0_stage12,
      I3 => \^lk_load_9_reg_1724_reg[7]_0\(7),
      I4 => ap_CS_fsm_pp0_stage13,
      O => \ram_reg_i_75__1_n_0\
    );
\ram_reg_i_76__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4744"
    )
        port map (
      I0 => or_ln14_fu_1418_p3(0),
      I1 => ap_CS_fsm_pp0_stage15,
      I2 => \^lk_load_13_reg_1802_reg[7]_0\(7),
      I3 => ap_CS_fsm_pp0_stage14,
      O => \ram_reg_i_76__1_n_0\
    );
\ram_reg_i_77__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_309_1_fu_70_ap_start_reg,
      I1 => ap_CS_fsm_pp0_stage0,
      I2 => ap_enable_reg_pp0_iter0_reg,
      O => ap_enable_reg_pp0_iter0
    );
\ram_reg_i_78__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFAAFFAAFFAAFEAA"
    )
        port map (
      I0 => ram_reg_i_387_n_0,
      I1 => ap_CS_fsm_pp0_stage10,
      I2 => ap_CS_fsm_pp0_stage3,
      I3 => ap_enable_reg_pp0_iter0,
      I4 => \ram_reg_i_30__3_n_0\,
      I5 => ap_CS_fsm_pp0_stage9,
      O => \ram_reg_i_78__1_n_0\
    );
\ram_reg_i_78__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000F40000000000"
    )
        port map (
      I0 => ram_reg_i_216_n_0,
      I1 => ram_reg_i_217_n_0,
      I2 => ram_reg_i_218_n_0,
      I3 => ram_reg_3(3),
      I4 => ram_reg_3(4),
      I5 => ram_reg_4,
      O => \ap_CS_fsm_reg[7]_2\
    );
\ram_reg_i_79__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0EEF000"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage14,
      I1 => ap_CS_fsm_pp0_stage15,
      I2 => grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_309_1_fu_70_ap_start_reg,
      I3 => ap_CS_fsm_pp0_stage0,
      I4 => ap_enable_reg_pp0_iter0_reg,
      O => \ram_reg_i_79__1_n_0\
    );
\ram_reg_i_7__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^grp_clefiakeyset128_pipeline_vitis_loop_309_1_fu_70_con128_address0\(1),
      I1 => ram_reg_3(3),
      I2 => ram_reg_30(1),
      O => \ap_CS_fsm_reg[7]_7\(1)
    );
\ram_reg_i_80__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage10,
      I1 => ap_CS_fsm_pp0_stage9,
      O => \ram_reg_i_80__1_n_0\
    );
\ram_reg_i_81__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF02F2"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage11,
      I1 => trunc_ln252_reg_1875,
      I2 => ap_CS_fsm_pp0_stage12,
      I3 => tmp_8_reg_1829(6),
      I4 => ap_CS_fsm_pp0_stage13,
      O => \ram_reg_i_81__1_n_0\
    );
\ram_reg_i_82__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FCEEFCEEFCFFFCCC"
    )
        port map (
      I0 => trunc_ln248_reg_1824,
      I1 => \ram_reg_i_97__1_n_0\,
      I2 => trunc_ln250_reg_1849,
      I3 => ap_CS_fsm_pp0_stage10,
      I4 => \^reg_586_reg[7]_0\(0),
      I5 => ap_CS_fsm_pp0_stage9,
      O => \ram_reg_i_82__1_n_0\
    );
\ram_reg_i_82__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF88A800000000"
    )
        port map (
      I0 => ram_reg_26,
      I1 => ram_reg_i_223_n_0,
      I2 => ram_reg_i_224_n_0,
      I3 => ram_reg_i_225_n_0,
      I4 => ram_reg_27,
      I5 => ram_reg_4,
      O => \ap_CS_fsm_reg[7]_1\
    );
\ram_reg_i_83__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF02F2"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage11,
      I1 => or_ln6_fu_1130_p3(6),
      I2 => ap_CS_fsm_pp0_stage12,
      I3 => tmp_8_reg_1829(5),
      I4 => ap_CS_fsm_pp0_stage13,
      O => \ram_reg_i_83__1_n_0\
    );
\ram_reg_i_84__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FCEEFCEEFCFFFCCC"
    )
        port map (
      I0 => or_ln2_fu_980_p3(6),
      I1 => \ram_reg_i_97__1_n_0\,
      I2 => or_ln4_fu_1058_p3(6),
      I3 => ap_CS_fsm_pp0_stage10,
      I4 => or_ln14_fu_1418_p3(0),
      I5 => ap_CS_fsm_pp0_stage9,
      O => \ram_reg_i_84__1_n_0\
    );
\ram_reg_i_85__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF02F2"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage11,
      I1 => or_ln6_fu_1130_p3(5),
      I2 => ap_CS_fsm_pp0_stage12,
      I3 => tmp_8_reg_1829(4),
      I4 => ap_CS_fsm_pp0_stage13,
      O => \ram_reg_i_85__1_n_0\
    );
\ram_reg_i_85__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55555555FF300000"
    )
        port map (
      I0 => ram_reg_29(1),
      I1 => ram_reg_i_231_n_0,
      I2 => ram_reg_i_232_n_0,
      I3 => ram_reg_i_233_n_0,
      I4 => ram_reg_3(3),
      I5 => ram_reg_3(4),
      O => grp_ClefiaKeySet128_fu_176_rk_address0(2)
    );
\ram_reg_i_86__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FCFFFCCCFCEEFCEE"
    )
        port map (
      I0 => or_ln253_i_fu_1145_p3(6),
      I1 => \ram_reg_i_97__1_n_0\,
      I2 => or_ln4_fu_1058_p3(5),
      I3 => ap_CS_fsm_pp0_stage10,
      I4 => or_ln2_fu_980_p3(5),
      I5 => ap_CS_fsm_pp0_stage9,
      O => \ram_reg_i_86__1_n_0\
    );
\ram_reg_i_87__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF02F2"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage11,
      I1 => or_ln6_fu_1130_p3(4),
      I2 => ap_CS_fsm_pp0_stage12,
      I3 => tmp_8_reg_1829(3),
      I4 => ap_CS_fsm_pp0_stage13,
      O => \ram_reg_i_87__1_n_0\
    );
\ram_reg_i_88__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FCEEFCEEFCFFFCCC"
    )
        port map (
      I0 => or_ln2_fu_980_p3(4),
      I1 => \ram_reg_i_97__1_n_0\,
      I2 => or_ln4_fu_1058_p3(4),
      I3 => ap_CS_fsm_pp0_stage10,
      I4 => or_ln253_i_fu_1145_p3(5),
      I5 => ap_CS_fsm_pp0_stage9,
      O => \ram_reg_i_88__1_n_0\
    );
\ram_reg_i_88__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000FFFFE444E444"
    )
        port map (
      I0 => ram_reg_3(3),
      I1 => ram_reg_28(2),
      I2 => ram_reg_i_238_n_0,
      I3 => ram_reg_i_239_n_0,
      I4 => ram_reg_29(1),
      I5 => ram_reg_3(4),
      O => grp_ClefiaKeySet128_fu_176_rk_address0(1)
    );
\ram_reg_i_89__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF02F2"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage11,
      I1 => or_ln6_fu_1130_p3(3),
      I2 => ap_CS_fsm_pp0_stage12,
      I3 => tmp_8_reg_1829(2),
      I4 => ap_CS_fsm_pp0_stage13,
      O => \ram_reg_i_89__1_n_0\
    );
\ram_reg_i_8__10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF0440000F044"
    )
        port map (
      I0 => \ram_reg_i_60__7_n_0\,
      I1 => ram_reg_2,
      I2 => ram_reg_0(1),
      I3 => Q(0),
      I4 => Q(1),
      I5 => ram_reg_1(1),
      O => ADDRARDADDR(1)
    );
\ram_reg_i_8__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^grp_clefiakeyset128_pipeline_vitis_loop_309_1_fu_70_con128_address0\(0),
      I1 => ram_reg_3(3),
      I2 => ram_reg_30(0),
      O => \ap_CS_fsm_reg[7]_7\(0)
    );
\ram_reg_i_90__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FCFFFCCCFCEEFCEE"
    )
        port map (
      I0 => or_ln253_i_fu_1145_p3(4),
      I1 => \ram_reg_i_97__1_n_0\,
      I2 => or_ln4_fu_1058_p3(3),
      I3 => ap_CS_fsm_pp0_stage10,
      I4 => or_ln2_fu_980_p3(3),
      I5 => ap_CS_fsm_pp0_stage9,
      O => \ram_reg_i_90__1_n_0\
    );
\ram_reg_i_91__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF02F2"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage11,
      I1 => or_ln6_fu_1130_p3(2),
      I2 => ap_CS_fsm_pp0_stage12,
      I3 => tmp_8_reg_1829(1),
      I4 => ap_CS_fsm_pp0_stage13,
      O => \ram_reg_i_91__1_n_0\
    );
\ram_reg_i_92__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FCFFFCCCFCEEFCEE"
    )
        port map (
      I0 => or_ln253_i_fu_1145_p3(3),
      I1 => \ram_reg_i_97__1_n_0\,
      I2 => or_ln4_fu_1058_p3(2),
      I3 => ap_CS_fsm_pp0_stage10,
      I4 => or_ln2_fu_980_p3(2),
      I5 => ap_CS_fsm_pp0_stage9,
      O => \ram_reg_i_92__1_n_0\
    );
\ram_reg_i_93__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF02F2"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage11,
      I1 => or_ln6_fu_1130_p3(1),
      I2 => ap_CS_fsm_pp0_stage12,
      I3 => tmp_8_reg_1829(0),
      I4 => ap_CS_fsm_pp0_stage13,
      O => \ram_reg_i_93__1_n_0\
    );
\ram_reg_i_94__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FCEEFCEEFCFFFCCC"
    )
        port map (
      I0 => or_ln2_fu_980_p3(1),
      I1 => \ram_reg_i_97__1_n_0\,
      I2 => or_ln4_fu_1058_p3(1),
      I3 => ap_CS_fsm_pp0_stage10,
      I4 => or_ln253_i_fu_1145_p3(2),
      I5 => ap_CS_fsm_pp0_stage9,
      O => \ram_reg_i_94__1_n_0\
    );
\ram_reg_i_94__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000BABAFF00"
    )
        port map (
      I0 => ram_reg_i_255_n_0,
      I1 => ram_reg_i_256_n_0,
      I2 => ram_reg_i_257_n_0,
      I3 => ram_reg_28(1),
      I4 => ram_reg_3(3),
      I5 => ram_reg_3(4),
      O => \ram_reg_i_94__2_n_0\
    );
\ram_reg_i_95__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF02F2"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage11,
      I1 => or_ln6_fu_1130_p3(0),
      I2 => ap_CS_fsm_pp0_stage12,
      I3 => or_ln7_fu_1192_p3(0),
      I4 => ap_CS_fsm_pp0_stage13,
      O => \ram_reg_i_95__1_n_0\
    );
\ram_reg_i_96__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FCEEFCEEFCFFFCCC"
    )
        port map (
      I0 => or_ln2_fu_980_p3(0),
      I1 => \ram_reg_i_97__1_n_0\,
      I2 => or_ln4_fu_1058_p3(0),
      I3 => ap_CS_fsm_pp0_stage10,
      I4 => or_ln253_i_fu_1145_p3(1),
      I5 => ap_CS_fsm_pp0_stage9,
      O => \ram_reg_i_96__1_n_0\
    );
\ram_reg_i_97__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage11,
      I1 => ap_CS_fsm_pp0_stage12,
      O => \ram_reg_i_97__1_n_0\
    );
\ram_reg_i_98__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFEEE40000EEE4"
    )
        port map (
      I0 => ram_reg_3(3),
      I1 => ram_reg_28(0),
      I2 => ram_reg_i_264_n_0,
      I3 => ram_reg_i_265_n_0,
      I4 => ram_reg_3(4),
      I5 => ram_reg_29(0),
      O => grp_ClefiaKeySet128_fu_176_rk_address0(0)
    );
\reg_586_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_5860,
      D => \lk_load_4_reg_1639_reg[7]_0\(0),
      Q => \^reg_586_reg[7]_0\(0),
      R => '0'
    );
\reg_586_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_5860,
      D => \lk_load_4_reg_1639_reg[7]_0\(1),
      Q => \^reg_586_reg[7]_0\(1),
      R => '0'
    );
\reg_586_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_5860,
      D => \lk_load_4_reg_1639_reg[7]_0\(2),
      Q => \^reg_586_reg[7]_0\(2),
      R => '0'
    );
\reg_586_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_5860,
      D => \lk_load_4_reg_1639_reg[7]_0\(3),
      Q => \^reg_586_reg[7]_0\(3),
      R => '0'
    );
\reg_586_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_5860,
      D => \lk_load_4_reg_1639_reg[7]_0\(4),
      Q => \^reg_586_reg[7]_0\(4),
      R => '0'
    );
\reg_586_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_5860,
      D => \lk_load_4_reg_1639_reg[7]_0\(5),
      Q => \^reg_586_reg[7]_0\(5),
      R => '0'
    );
\reg_586_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_5860,
      D => \lk_load_4_reg_1639_reg[7]_0\(6),
      Q => \^reg_586_reg[7]_0\(6),
      R => '0'
    );
\reg_586_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_5860,
      D => \lk_load_4_reg_1639_reg[7]_0\(7),
      Q => \^reg_586_reg[7]_0\(7),
      R => '0'
    );
\reg_590[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAFFFEAAAA"
    )
        port map (
      I0 => \ram_reg_i_147__1_n_0\,
      I1 => ap_CS_fsm_pp0_stage1,
      I2 => ap_CS_fsm_pp0_stage9,
      I3 => ap_CS_fsm_pp0_stage8,
      I4 => ap_enable_reg_pp0_iter0,
      I5 => \icmp_ln309_reg_1500_reg_n_0_[0]\,
      O => reg_5900
    );
\reg_590_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_5900,
      D => D(0),
      Q => reg_590(0),
      R => '0'
    );
\reg_590_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_5900,
      D => D(1),
      Q => reg_590(1),
      R => '0'
    );
\reg_590_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_5900,
      D => D(2),
      Q => reg_590(2),
      R => '0'
    );
\reg_590_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_5900,
      D => D(3),
      Q => reg_590(3),
      R => '0'
    );
\reg_590_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_5900,
      D => D(4),
      Q => reg_590(4),
      R => '0'
    );
\reg_590_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_5900,
      D => D(5),
      Q => reg_590(5),
      R => '0'
    );
\reg_590_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_5900,
      D => D(6),
      Q => reg_590(6),
      R => '0'
    );
\reg_590_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_5900,
      D => D(7),
      Q => reg_590(7),
      R => '0'
    );
\reg_594[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4540454045400000"
    )
        port map (
      I0 => \icmp_ln309_reg_1500_reg_n_0_[0]\,
      I1 => grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_309_1_fu_70_ap_start_reg,
      I2 => ap_CS_fsm_pp0_stage0,
      I3 => ap_enable_reg_pp0_iter0_reg,
      I4 => ap_CS_fsm_pp0_stage1,
      I5 => ap_CS_fsm_pp0_stage8,
      O => reg_5860
    );
\reg_594_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_5860,
      D => \lk_load_5_reg_1646_reg[7]_0\(0),
      Q => or_ln253_i_fu_1145_p3(0),
      R => '0'
    );
\reg_594_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_5860,
      D => \lk_load_5_reg_1646_reg[7]_0\(1),
      Q => or_ln253_i_fu_1145_p3(1),
      R => '0'
    );
\reg_594_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_5860,
      D => \lk_load_5_reg_1646_reg[7]_0\(2),
      Q => or_ln253_i_fu_1145_p3(2),
      R => '0'
    );
\reg_594_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_5860,
      D => \lk_load_5_reg_1646_reg[7]_0\(3),
      Q => or_ln253_i_fu_1145_p3(3),
      R => '0'
    );
\reg_594_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_5860,
      D => \lk_load_5_reg_1646_reg[7]_0\(4),
      Q => or_ln253_i_fu_1145_p3(4),
      R => '0'
    );
\reg_594_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_5860,
      D => \lk_load_5_reg_1646_reg[7]_0\(5),
      Q => or_ln253_i_fu_1145_p3(5),
      R => '0'
    );
\reg_594_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_5860,
      D => \lk_load_5_reg_1646_reg[7]_0\(6),
      Q => or_ln253_i_fu_1145_p3(6),
      R => '0'
    );
\reg_594_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => reg_5860,
      D => \lk_load_5_reg_1646_reg[7]_0\(7),
      Q => or_ln14_fu_1418_p3(0),
      R => '0'
    );
\rk_addr_10_reg_1896_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => rk_addr_10_reg_18960,
      D => data0(4),
      Q => rk_addr_10_reg_1896(4),
      R => '0'
    );
\rk_addr_10_reg_1896_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => rk_addr_10_reg_18960,
      D => data0(5),
      Q => rk_addr_10_reg_1896(5),
      R => '0'
    );
\rk_addr_10_reg_1896_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => rk_addr_10_reg_18960,
      D => data0(6),
      Q => rk_addr_10_reg_1896(6),
      R => '0'
    );
\rk_addr_10_reg_1896_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => rk_addr_10_reg_18960,
      D => data0(7),
      Q => rk_addr_10_reg_1896(7),
      R => '0'
    );
\rk_addr_11_reg_1917_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => rk_addr_11_reg_19170,
      D => data0(4),
      Q => rk_addr_11_reg_1917(4),
      R => '0'
    );
\rk_addr_11_reg_1917_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => rk_addr_11_reg_19170,
      D => data0(5),
      Q => rk_addr_11_reg_1917(5),
      R => '0'
    );
\rk_addr_11_reg_1917_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => rk_addr_11_reg_19170,
      D => data0(6),
      Q => rk_addr_11_reg_1917(6),
      R => '0'
    );
\rk_addr_11_reg_1917_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => rk_addr_11_reg_19170,
      D => data0(7),
      Q => rk_addr_11_reg_1917(7),
      R => '0'
    );
\rk_addr_12_reg_1938_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => rk_addr_12_reg_19380,
      D => data0(4),
      Q => rk_addr_12_reg_1938(4),
      R => '0'
    );
\rk_addr_12_reg_1938_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => rk_addr_12_reg_19380,
      D => data0(5),
      Q => rk_addr_12_reg_1938(5),
      R => '0'
    );
\rk_addr_12_reg_1938_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => rk_addr_12_reg_19380,
      D => data0(6),
      Q => rk_addr_12_reg_1938(6),
      R => '0'
    );
\rk_addr_12_reg_1938_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => rk_addr_12_reg_19380,
      D => data0(7),
      Q => rk_addr_12_reg_1938(7),
      R => '0'
    );
\rk_addr_13_reg_1959[7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage15,
      I1 => \icmp_ln309_reg_1500_reg_n_0_[0]\,
      O => rk_addr_13_reg_19590
    );
\rk_addr_13_reg_1959_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => rk_addr_13_reg_19590,
      D => data0(4),
      Q => rk_addr_13_reg_1959(4),
      R => '0'
    );
\rk_addr_13_reg_1959_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => rk_addr_13_reg_19590,
      D => data0(5),
      Q => rk_addr_13_reg_1959(5),
      R => '0'
    );
\rk_addr_13_reg_1959_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => rk_addr_13_reg_19590,
      D => data0(6),
      Q => rk_addr_13_reg_1959(6),
      R => '0'
    );
\rk_addr_13_reg_1959_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => rk_addr_13_reg_19590,
      D => data0(7),
      Q => rk_addr_13_reg_1959(7),
      R => '0'
    );
\rk_addr_14_reg_1975_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage0,
      D => data0(4),
      Q => rk_addr_14_reg_1975(4),
      R => '0'
    );
\rk_addr_14_reg_1975_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage0,
      D => data0(5),
      Q => rk_addr_14_reg_1975(5),
      R => '0'
    );
\rk_addr_14_reg_1975_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage0,
      D => data0(6),
      Q => rk_addr_14_reg_1975(6),
      R => '0'
    );
\rk_addr_14_reg_1975_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage0,
      D => data0(7),
      Q => rk_addr_14_reg_1975(7),
      R => '0'
    );
\rk_addr_15_reg_1986[4]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => or_ln300_reg_1573(4),
      O => data0(4)
    );
\rk_addr_15_reg_1986[5]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => or_ln300_reg_1573(4),
      I1 => or_ln300_reg_1573(5),
      O => data0(5)
    );
\rk_addr_15_reg_1986[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => or_ln300_reg_1573(4),
      I1 => or_ln300_reg_1573(5),
      I2 => or_ln300_reg_1573(6),
      O => data0(6)
    );
\rk_addr_15_reg_1986[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => or_ln300_reg_1573(7),
      I1 => or_ln300_reg_1573(4),
      I2 => or_ln300_reg_1573(5),
      I3 => or_ln300_reg_1573(6),
      O => data0(7)
    );
\rk_addr_15_reg_1986_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage1,
      D => data0(4),
      Q => rk_addr_15_reg_1986(4),
      R => '0'
    );
\rk_addr_15_reg_1986_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage1,
      D => data0(5),
      Q => rk_addr_15_reg_1986(5),
      R => '0'
    );
\rk_addr_15_reg_1986_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage1,
      D => data0(6),
      Q => rk_addr_15_reg_1986(6),
      R => '0'
    );
\rk_addr_15_reg_1986_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage1,
      D => data0(7),
      Q => rk_addr_15_reg_1986(7),
      R => '0'
    );
\rk_addr_1_reg_1624[7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage3,
      I1 => \icmp_ln309_reg_1500_reg_n_0_[0]\,
      O => rk_addr_1_reg_16241
    );
\rk_addr_1_reg_1624_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => rk_addr_1_reg_16241,
      D => idx74_load_1_reg_1562(4),
      Q => rk_addr_1_reg_1624(4),
      R => '0'
    );
\rk_addr_1_reg_1624_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => rk_addr_1_reg_16241,
      D => idx74_load_1_reg_1562(5),
      Q => rk_addr_1_reg_1624(5),
      R => '0'
    );
\rk_addr_1_reg_1624_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => rk_addr_1_reg_16241,
      D => idx74_load_1_reg_1562(6),
      Q => rk_addr_1_reg_1624(6),
      R => '0'
    );
\rk_addr_1_reg_1624_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => rk_addr_1_reg_16241,
      D => idx74_load_1_reg_1562(7),
      Q => rk_addr_1_reg_1624(7),
      R => '0'
    );
\rk_addr_2_reg_1663[7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage4,
      I1 => \icmp_ln309_reg_1500_reg_n_0_[0]\,
      O => rk_addr_2_reg_16631
    );
\rk_addr_2_reg_1663_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => rk_addr_2_reg_16631,
      D => idx74_load_1_reg_1562(4),
      Q => rk_addr_2_reg_1663(4),
      R => '0'
    );
\rk_addr_2_reg_1663_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => rk_addr_2_reg_16631,
      D => idx74_load_1_reg_1562(5),
      Q => rk_addr_2_reg_1663(5),
      R => '0'
    );
\rk_addr_2_reg_1663_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => rk_addr_2_reg_16631,
      D => idx74_load_1_reg_1562(6),
      Q => rk_addr_2_reg_1663(6),
      R => '0'
    );
\rk_addr_2_reg_1663_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => rk_addr_2_reg_16631,
      D => idx74_load_1_reg_1562(7),
      Q => rk_addr_2_reg_1663(7),
      R => '0'
    );
\rk_addr_3_reg_1702[7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage5,
      I1 => \icmp_ln309_reg_1500_reg_n_0_[0]\,
      O => rk_addr_3_reg_17021
    );
\rk_addr_3_reg_1702_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => rk_addr_3_reg_17021,
      D => idx74_load_1_reg_1562(4),
      Q => rk_addr_3_reg_1702(4),
      R => '0'
    );
\rk_addr_3_reg_1702_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => rk_addr_3_reg_17021,
      D => idx74_load_1_reg_1562(5),
      Q => rk_addr_3_reg_1702(5),
      R => '0'
    );
\rk_addr_3_reg_1702_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => rk_addr_3_reg_17021,
      D => idx74_load_1_reg_1562(6),
      Q => rk_addr_3_reg_1702(6),
      R => '0'
    );
\rk_addr_3_reg_1702_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => rk_addr_3_reg_17021,
      D => idx74_load_1_reg_1562(7),
      Q => rk_addr_3_reg_1702(7),
      R => '0'
    );
\rk_addr_4_reg_1741[7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage6,
      I1 => \icmp_ln309_reg_1500_reg_n_0_[0]\,
      O => rk_addr_4_reg_17411
    );
\rk_addr_4_reg_1741_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => rk_addr_4_reg_17411,
      D => idx74_load_1_reg_1562(4),
      Q => rk_addr_4_reg_1741(4),
      R => '0'
    );
\rk_addr_4_reg_1741_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => rk_addr_4_reg_17411,
      D => idx74_load_1_reg_1562(5),
      Q => rk_addr_4_reg_1741(5),
      R => '0'
    );
\rk_addr_4_reg_1741_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => rk_addr_4_reg_17411,
      D => idx74_load_1_reg_1562(6),
      Q => rk_addr_4_reg_1741(6),
      R => '0'
    );
\rk_addr_4_reg_1741_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => rk_addr_4_reg_17411,
      D => idx74_load_1_reg_1562(7),
      Q => rk_addr_4_reg_1741(7),
      R => '0'
    );
\rk_addr_5_reg_1780[7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage7,
      I1 => \icmp_ln309_reg_1500_reg_n_0_[0]\,
      O => rk_addr_5_reg_17801
    );
\rk_addr_5_reg_1780_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => rk_addr_5_reg_17801,
      D => idx74_load_1_reg_1562(4),
      Q => rk_addr_5_reg_1780(4),
      R => '0'
    );
\rk_addr_5_reg_1780_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => rk_addr_5_reg_17801,
      D => idx74_load_1_reg_1562(5),
      Q => rk_addr_5_reg_1780(5),
      R => '0'
    );
\rk_addr_5_reg_1780_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => rk_addr_5_reg_17801,
      D => idx74_load_1_reg_1562(6),
      Q => rk_addr_5_reg_1780(6),
      R => '0'
    );
\rk_addr_5_reg_1780_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => rk_addr_5_reg_17801,
      D => idx74_load_1_reg_1562(7),
      Q => rk_addr_5_reg_1780(7),
      R => '0'
    );
\rk_addr_6_reg_1809[7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage8,
      I1 => \icmp_ln309_reg_1500_reg_n_0_[0]\,
      O => rk_addr_6_reg_18091
    );
\rk_addr_6_reg_1809_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => rk_addr_6_reg_18091,
      D => idx74_load_1_reg_1562(4),
      Q => rk_addr_6_reg_1809(4),
      R => '0'
    );
\rk_addr_6_reg_1809_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => rk_addr_6_reg_18091,
      D => idx74_load_1_reg_1562(5),
      Q => rk_addr_6_reg_1809(5),
      R => '0'
    );
\rk_addr_6_reg_1809_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => rk_addr_6_reg_18091,
      D => idx74_load_1_reg_1562(6),
      Q => rk_addr_6_reg_1809(6),
      R => '0'
    );
\rk_addr_6_reg_1809_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => rk_addr_6_reg_18091,
      D => idx74_load_1_reg_1562(7),
      Q => rk_addr_6_reg_1809(7),
      R => '0'
    );
\rk_addr_7_reg_1834_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => trunc_ln250_reg_18490,
      D => idx74_load_1_reg_1562(4),
      Q => \rk_addr_7_reg_1834_reg_n_0_[4]\,
      R => '0'
    );
\rk_addr_7_reg_1834_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => trunc_ln250_reg_18490,
      D => idx74_load_1_reg_1562(5),
      Q => \rk_addr_7_reg_1834_reg_n_0_[5]\,
      R => '0'
    );
\rk_addr_7_reg_1834_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => trunc_ln250_reg_18490,
      D => idx74_load_1_reg_1562(6),
      Q => \rk_addr_7_reg_1834_reg_n_0_[6]\,
      R => '0'
    );
\rk_addr_7_reg_1834_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => trunc_ln250_reg_18490,
      D => idx74_load_1_reg_1562(7),
      Q => \rk_addr_7_reg_1834_reg_n_0_[7]\,
      R => '0'
    );
\rk_addr_8_reg_1854_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => rk_addr_8_reg_18540,
      D => data0(4),
      Q => rk_addr_8_reg_1854(4),
      R => '0'
    );
\rk_addr_8_reg_1854_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => rk_addr_8_reg_18540,
      D => data0(5),
      Q => rk_addr_8_reg_1854(5),
      R => '0'
    );
\rk_addr_8_reg_1854_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => rk_addr_8_reg_18540,
      D => data0(6),
      Q => rk_addr_8_reg_1854(6),
      R => '0'
    );
\rk_addr_8_reg_1854_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => rk_addr_8_reg_18540,
      D => data0(7),
      Q => rk_addr_8_reg_1854(7),
      R => '0'
    );
\rk_addr_9_reg_1880[7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage11,
      I1 => \icmp_ln309_reg_1500_reg_n_0_[0]\,
      O => rk_addr_9_reg_18800
    );
\rk_addr_9_reg_1880_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => rk_addr_9_reg_18800,
      D => data0(4),
      Q => rk_addr_9_reg_1880(4),
      R => '0'
    );
\rk_addr_9_reg_1880_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => rk_addr_9_reg_18800,
      D => data0(5),
      Q => rk_addr_9_reg_1880(5),
      R => '0'
    );
\rk_addr_9_reg_1880_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => rk_addr_9_reg_18800,
      D => data0(6),
      Q => rk_addr_9_reg_1880(6),
      R => '0'
    );
\rk_addr_9_reg_1880_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => rk_addr_9_reg_18800,
      D => data0(7),
      Q => rk_addr_9_reg_1880(7),
      R => '0'
    );
\shl_ln_reg_1509_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => empty_53_reg_15330,
      D => shl_ln_fu_623_p3(5),
      Q => shl_ln_reg_1509(5),
      R => '0'
    );
\shl_ln_reg_1509_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => empty_53_reg_15330,
      D => shl_ln_fu_623_p3(6),
      Q => shl_ln_reg_1509(6),
      R => '0'
    );
\shl_ln_reg_1509_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => empty_53_reg_15330,
      D => shl_ln_fu_623_p3(7),
      Q => shl_ln_reg_1509(7),
      R => '0'
    );
\tmp_8_reg_1829_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => rk_addr_6_reg_18091,
      D => \^reg_586_reg[7]_0\(1),
      Q => tmp_8_reg_1829(0),
      R => '0'
    );
\tmp_8_reg_1829_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => rk_addr_6_reg_18091,
      D => \^reg_586_reg[7]_0\(2),
      Q => tmp_8_reg_1829(1),
      R => '0'
    );
\tmp_8_reg_1829_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => rk_addr_6_reg_18091,
      D => \^reg_586_reg[7]_0\(3),
      Q => tmp_8_reg_1829(2),
      R => '0'
    );
\tmp_8_reg_1829_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => rk_addr_6_reg_18091,
      D => \^reg_586_reg[7]_0\(4),
      Q => tmp_8_reg_1829(3),
      R => '0'
    );
\tmp_8_reg_1829_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => rk_addr_6_reg_18091,
      D => \^reg_586_reg[7]_0\(5),
      Q => tmp_8_reg_1829(4),
      R => '0'
    );
\tmp_8_reg_1829_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => rk_addr_6_reg_18091,
      D => \^reg_586_reg[7]_0\(6),
      Q => tmp_8_reg_1829(5),
      R => '0'
    );
\tmp_8_reg_1829_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => rk_addr_6_reg_18091,
      D => \^reg_586_reg[7]_0\(7),
      Q => tmp_8_reg_1829(6),
      R => '0'
    );
\trunc_ln248_reg_1824_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => rk_addr_6_reg_18091,
      D => \lk_load_2_reg_1600_reg_n_0_[0]\,
      Q => trunc_ln248_reg_1824,
      R => '0'
    );
\trunc_ln250_reg_1849[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage9,
      I1 => \icmp_ln309_reg_1500_reg_n_0_[0]\,
      O => trunc_ln250_reg_18490
    );
\trunc_ln250_reg_1849_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => trunc_ln250_reg_18490,
      D => \lk_load_4_reg_1639_reg_n_0_[0]\,
      Q => trunc_ln250_reg_1849,
      R => '0'
    );
\trunc_ln252_reg_1875[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage10,
      I1 => \icmp_ln309_reg_1500_reg_n_0_[0]\,
      O => rk_addr_8_reg_18540
    );
\trunc_ln252_reg_1875_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => rk_addr_8_reg_18540,
      D => \lk_load_6_reg_1678_reg_n_0_[0]\,
      Q => trunc_ln252_reg_1875,
      R => '0'
    );
\trunc_ln257_reg_1912[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage12,
      I1 => \icmp_ln309_reg_1500_reg_n_0_[0]\,
      O => rk_addr_10_reg_18960
    );
\trunc_ln257_reg_1912_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => rk_addr_10_reg_18960,
      D => \^lk_load_9_reg_1724_reg[7]_0\(0),
      Q => trunc_ln257_reg_1912(0),
      R => '0'
    );
\trunc_ln257_reg_1912_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => rk_addr_10_reg_18960,
      D => \^lk_load_9_reg_1724_reg[7]_0\(1),
      Q => trunc_ln257_reg_1912(1),
      R => '0'
    );
\trunc_ln257_reg_1912_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => rk_addr_10_reg_18960,
      D => \^lk_load_9_reg_1724_reg[7]_0\(2),
      Q => trunc_ln257_reg_1912(2),
      R => '0'
    );
\trunc_ln257_reg_1912_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => rk_addr_10_reg_18960,
      D => \^lk_load_9_reg_1724_reg[7]_0\(3),
      Q => trunc_ln257_reg_1912(3),
      R => '0'
    );
\trunc_ln257_reg_1912_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => rk_addr_10_reg_18960,
      D => \^lk_load_9_reg_1724_reg[7]_0\(4),
      Q => trunc_ln257_reg_1912(4),
      R => '0'
    );
\trunc_ln257_reg_1912_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => rk_addr_10_reg_18960,
      D => \^lk_load_9_reg_1724_reg[7]_0\(5),
      Q => trunc_ln257_reg_1912(5),
      R => '0'
    );
\trunc_ln257_reg_1912_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => rk_addr_10_reg_18960,
      D => \^lk_load_9_reg_1724_reg[7]_0\(6),
      Q => trunc_ln257_reg_1912(6),
      R => '0'
    );
\trunc_ln259_reg_1933[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage13,
      I1 => \icmp_ln309_reg_1500_reg_n_0_[0]\,
      O => rk_addr_11_reg_19170
    );
\trunc_ln259_reg_1933_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => rk_addr_11_reg_19170,
      D => \^lk_load_11_reg_1763_reg[7]_0\(0),
      Q => trunc_ln259_reg_1933(0),
      R => '0'
    );
\trunc_ln259_reg_1933_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => rk_addr_11_reg_19170,
      D => \^lk_load_11_reg_1763_reg[7]_0\(1),
      Q => trunc_ln259_reg_1933(1),
      R => '0'
    );
\trunc_ln259_reg_1933_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => rk_addr_11_reg_19170,
      D => \^lk_load_11_reg_1763_reg[7]_0\(2),
      Q => trunc_ln259_reg_1933(2),
      R => '0'
    );
\trunc_ln259_reg_1933_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => rk_addr_11_reg_19170,
      D => \^lk_load_11_reg_1763_reg[7]_0\(3),
      Q => trunc_ln259_reg_1933(3),
      R => '0'
    );
\trunc_ln259_reg_1933_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => rk_addr_11_reg_19170,
      D => \^lk_load_11_reg_1763_reg[7]_0\(4),
      Q => trunc_ln259_reg_1933(4),
      R => '0'
    );
\trunc_ln259_reg_1933_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => rk_addr_11_reg_19170,
      D => \^lk_load_11_reg_1763_reg[7]_0\(5),
      Q => trunc_ln259_reg_1933(5),
      R => '0'
    );
\trunc_ln259_reg_1933_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => rk_addr_11_reg_19170,
      D => \^lk_load_11_reg_1763_reg[7]_0\(6),
      Q => trunc_ln259_reg_1933(6),
      R => '0'
    );
\trunc_ln261_reg_1954[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage14,
      I1 => \icmp_ln309_reg_1500_reg_n_0_[0]\,
      O => rk_addr_12_reg_19380
    );
\trunc_ln261_reg_1954_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => rk_addr_12_reg_19380,
      D => \^lk_load_13_reg_1802_reg[7]_0\(0),
      Q => trunc_ln261_reg_1954(0),
      R => '0'
    );
\trunc_ln261_reg_1954_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => rk_addr_12_reg_19380,
      D => \^lk_load_13_reg_1802_reg[7]_0\(1),
      Q => trunc_ln261_reg_1954(1),
      R => '0'
    );
\trunc_ln261_reg_1954_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => rk_addr_12_reg_19380,
      D => \^lk_load_13_reg_1802_reg[7]_0\(2),
      Q => trunc_ln261_reg_1954(2),
      R => '0'
    );
\trunc_ln261_reg_1954_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => rk_addr_12_reg_19380,
      D => \^lk_load_13_reg_1802_reg[7]_0\(3),
      Q => trunc_ln261_reg_1954(3),
      R => '0'
    );
\trunc_ln261_reg_1954_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => rk_addr_12_reg_19380,
      D => \^lk_load_13_reg_1802_reg[7]_0\(4),
      Q => trunc_ln261_reg_1954(4),
      R => '0'
    );
\trunc_ln261_reg_1954_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => rk_addr_12_reg_19380,
      D => \^lk_load_13_reg_1802_reg[7]_0\(5),
      Q => trunc_ln261_reg_1954(5),
      R => '0'
    );
\trunc_ln261_reg_1954_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => rk_addr_12_reg_19380,
      D => \^lk_load_13_reg_1802_reg[7]_0\(6),
      Q => trunc_ln261_reg_1954(6),
      R => '0'
    );
\xor_ln124_10_reg_1885_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => rk_addr_9_reg_18800,
      D => \xor_ln124_10_reg_1885_reg[7]_0\(0),
      Q => xor_ln124_10_reg_1885(0),
      R => '0'
    );
\xor_ln124_10_reg_1885_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => rk_addr_9_reg_18800,
      D => \xor_ln124_10_reg_1885_reg[7]_0\(1),
      Q => xor_ln124_10_reg_1885(1),
      R => '0'
    );
\xor_ln124_10_reg_1885_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => rk_addr_9_reg_18800,
      D => \xor_ln124_10_reg_1885_reg[7]_0\(2),
      Q => xor_ln124_10_reg_1885(2),
      R => '0'
    );
\xor_ln124_10_reg_1885_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => rk_addr_9_reg_18800,
      D => \xor_ln124_10_reg_1885_reg[7]_0\(3),
      Q => xor_ln124_10_reg_1885(3),
      R => '0'
    );
\xor_ln124_10_reg_1885_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => rk_addr_9_reg_18800,
      D => \xor_ln124_10_reg_1885_reg[7]_0\(4),
      Q => xor_ln124_10_reg_1885(4),
      R => '0'
    );
\xor_ln124_10_reg_1885_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => rk_addr_9_reg_18800,
      D => \xor_ln124_10_reg_1885_reg[7]_0\(5),
      Q => xor_ln124_10_reg_1885(5),
      R => '0'
    );
\xor_ln124_10_reg_1885_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => rk_addr_9_reg_18800,
      D => \xor_ln124_10_reg_1885_reg[7]_0\(6),
      Q => xor_ln124_10_reg_1885(6),
      R => '0'
    );
\xor_ln124_10_reg_1885_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => rk_addr_9_reg_18800,
      D => \xor_ln124_10_reg_1885_reg[7]_0\(7),
      Q => xor_ln124_10_reg_1885(7),
      R => '0'
    );
\xor_ln124_11_reg_1901_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => rk_addr_10_reg_18960,
      D => \xor_ln124_11_reg_1901_reg[7]_0\(0),
      Q => xor_ln124_11_reg_1901(0),
      R => '0'
    );
\xor_ln124_11_reg_1901_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => rk_addr_10_reg_18960,
      D => \xor_ln124_11_reg_1901_reg[7]_0\(1),
      Q => xor_ln124_11_reg_1901(1),
      R => '0'
    );
\xor_ln124_11_reg_1901_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => rk_addr_10_reg_18960,
      D => \xor_ln124_11_reg_1901_reg[7]_0\(2),
      Q => xor_ln124_11_reg_1901(2),
      R => '0'
    );
\xor_ln124_11_reg_1901_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => rk_addr_10_reg_18960,
      D => \xor_ln124_11_reg_1901_reg[7]_0\(3),
      Q => xor_ln124_11_reg_1901(3),
      R => '0'
    );
\xor_ln124_11_reg_1901_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => rk_addr_10_reg_18960,
      D => \xor_ln124_11_reg_1901_reg[7]_0\(4),
      Q => xor_ln124_11_reg_1901(4),
      R => '0'
    );
\xor_ln124_11_reg_1901_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => rk_addr_10_reg_18960,
      D => \xor_ln124_11_reg_1901_reg[7]_0\(5),
      Q => xor_ln124_11_reg_1901(5),
      R => '0'
    );
\xor_ln124_11_reg_1901_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => rk_addr_10_reg_18960,
      D => \xor_ln124_11_reg_1901_reg[7]_0\(6),
      Q => xor_ln124_11_reg_1901(6),
      R => '0'
    );
\xor_ln124_11_reg_1901_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => rk_addr_10_reg_18960,
      D => \xor_ln124_11_reg_1901_reg[7]_0\(7),
      Q => xor_ln124_11_reg_1901(7),
      R => '0'
    );
\xor_ln124_12_reg_1922_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => rk_addr_11_reg_19170,
      D => \xor_ln124_12_reg_1922_reg[7]_0\(0),
      Q => xor_ln124_12_reg_1922(0),
      R => '0'
    );
\xor_ln124_12_reg_1922_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => rk_addr_11_reg_19170,
      D => \xor_ln124_12_reg_1922_reg[7]_0\(1),
      Q => xor_ln124_12_reg_1922(1),
      R => '0'
    );
\xor_ln124_12_reg_1922_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => rk_addr_11_reg_19170,
      D => \xor_ln124_12_reg_1922_reg[7]_0\(2),
      Q => xor_ln124_12_reg_1922(2),
      R => '0'
    );
\xor_ln124_12_reg_1922_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => rk_addr_11_reg_19170,
      D => \xor_ln124_12_reg_1922_reg[7]_0\(3),
      Q => xor_ln124_12_reg_1922(3),
      R => '0'
    );
\xor_ln124_12_reg_1922_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => rk_addr_11_reg_19170,
      D => \xor_ln124_12_reg_1922_reg[7]_0\(4),
      Q => xor_ln124_12_reg_1922(4),
      R => '0'
    );
\xor_ln124_12_reg_1922_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => rk_addr_11_reg_19170,
      D => \xor_ln124_12_reg_1922_reg[7]_0\(5),
      Q => xor_ln124_12_reg_1922(5),
      R => '0'
    );
\xor_ln124_12_reg_1922_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => rk_addr_11_reg_19170,
      D => \xor_ln124_12_reg_1922_reg[7]_0\(6),
      Q => xor_ln124_12_reg_1922(6),
      R => '0'
    );
\xor_ln124_12_reg_1922_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => rk_addr_11_reg_19170,
      D => \xor_ln124_12_reg_1922_reg[7]_0\(7),
      Q => xor_ln124_12_reg_1922(7),
      R => '0'
    );
\xor_ln124_13_reg_1943_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => rk_addr_12_reg_19380,
      D => \xor_ln124_13_reg_1943_reg[7]_0\(0),
      Q => xor_ln124_13_reg_1943(0),
      R => '0'
    );
\xor_ln124_13_reg_1943_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => rk_addr_12_reg_19380,
      D => \xor_ln124_13_reg_1943_reg[7]_0\(1),
      Q => xor_ln124_13_reg_1943(1),
      R => '0'
    );
\xor_ln124_13_reg_1943_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => rk_addr_12_reg_19380,
      D => \xor_ln124_13_reg_1943_reg[7]_0\(2),
      Q => xor_ln124_13_reg_1943(2),
      R => '0'
    );
\xor_ln124_13_reg_1943_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => rk_addr_12_reg_19380,
      D => \xor_ln124_13_reg_1943_reg[7]_0\(3),
      Q => xor_ln124_13_reg_1943(3),
      R => '0'
    );
\xor_ln124_13_reg_1943_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => rk_addr_12_reg_19380,
      D => \xor_ln124_13_reg_1943_reg[7]_0\(4),
      Q => xor_ln124_13_reg_1943(4),
      R => '0'
    );
\xor_ln124_13_reg_1943_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => rk_addr_12_reg_19380,
      D => \xor_ln124_13_reg_1943_reg[7]_0\(5),
      Q => xor_ln124_13_reg_1943(5),
      R => '0'
    );
\xor_ln124_13_reg_1943_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => rk_addr_12_reg_19380,
      D => \xor_ln124_13_reg_1943_reg[7]_0\(6),
      Q => xor_ln124_13_reg_1943(6),
      R => '0'
    );
\xor_ln124_13_reg_1943_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => rk_addr_12_reg_19380,
      D => \xor_ln124_13_reg_1943_reg[7]_0\(7),
      Q => xor_ln124_13_reg_1943(7),
      R => '0'
    );
\xor_ln124_14_reg_1964_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => rk_addr_13_reg_19590,
      D => \xor_ln124_14_reg_1964_reg[7]_0\(0),
      Q => xor_ln124_14_reg_1964(0),
      R => '0'
    );
\xor_ln124_14_reg_1964_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => rk_addr_13_reg_19590,
      D => \xor_ln124_14_reg_1964_reg[7]_0\(1),
      Q => xor_ln124_14_reg_1964(1),
      R => '0'
    );
\xor_ln124_14_reg_1964_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => rk_addr_13_reg_19590,
      D => \xor_ln124_14_reg_1964_reg[7]_0\(2),
      Q => xor_ln124_14_reg_1964(2),
      R => '0'
    );
\xor_ln124_14_reg_1964_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => rk_addr_13_reg_19590,
      D => \xor_ln124_14_reg_1964_reg[7]_0\(3),
      Q => xor_ln124_14_reg_1964(3),
      R => '0'
    );
\xor_ln124_14_reg_1964_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => rk_addr_13_reg_19590,
      D => \xor_ln124_14_reg_1964_reg[7]_0\(4),
      Q => xor_ln124_14_reg_1964(4),
      R => '0'
    );
\xor_ln124_14_reg_1964_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => rk_addr_13_reg_19590,
      D => \xor_ln124_14_reg_1964_reg[7]_0\(5),
      Q => xor_ln124_14_reg_1964(5),
      R => '0'
    );
\xor_ln124_14_reg_1964_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => rk_addr_13_reg_19590,
      D => \xor_ln124_14_reg_1964_reg[7]_0\(6),
      Q => xor_ln124_14_reg_1964(6),
      R => '0'
    );
\xor_ln124_14_reg_1964_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => rk_addr_13_reg_19590,
      D => \xor_ln124_14_reg_1964_reg[7]_0\(7),
      Q => xor_ln124_14_reg_1964(7),
      R => '0'
    );
\xor_ln124_15_reg_1980[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => or_ln253_i_fu_1145_p3(0),
      I1 => D(0),
      O => xor_ln124_15_fu_1437_p2(0)
    );
\xor_ln124_15_reg_1980[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => or_ln253_i_fu_1145_p3(1),
      I1 => D(1),
      O => xor_ln124_15_fu_1437_p2(1)
    );
\xor_ln124_15_reg_1980[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => or_ln253_i_fu_1145_p3(2),
      I1 => D(2),
      O => xor_ln124_15_fu_1437_p2(2)
    );
\xor_ln124_15_reg_1980[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => or_ln253_i_fu_1145_p3(3),
      I1 => D(3),
      O => xor_ln124_15_fu_1437_p2(3)
    );
\xor_ln124_15_reg_1980[4]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => or_ln253_i_fu_1145_p3(4),
      I1 => D(4),
      O => xor_ln124_15_fu_1437_p2(4)
    );
\xor_ln124_15_reg_1980[5]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => or_ln253_i_fu_1145_p3(5),
      I1 => D(5),
      O => xor_ln124_15_fu_1437_p2(5)
    );
\xor_ln124_15_reg_1980[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => or_ln253_i_fu_1145_p3(6),
      I1 => D(6),
      O => xor_ln124_15_fu_1437_p2(6)
    );
\xor_ln124_15_reg_1980[7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => or_ln14_fu_1418_p3(0),
      I1 => D(7),
      O => xor_ln124_15_fu_1437_p2(7)
    );
\xor_ln124_15_reg_1980_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage0,
      D => xor_ln124_15_fu_1437_p2(0),
      Q => xor_ln124_15_reg_1980(0),
      R => '0'
    );
\xor_ln124_15_reg_1980_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage0,
      D => xor_ln124_15_fu_1437_p2(1),
      Q => xor_ln124_15_reg_1980(1),
      R => '0'
    );
\xor_ln124_15_reg_1980_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage0,
      D => xor_ln124_15_fu_1437_p2(2),
      Q => xor_ln124_15_reg_1980(2),
      R => '0'
    );
\xor_ln124_15_reg_1980_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage0,
      D => xor_ln124_15_fu_1437_p2(3),
      Q => xor_ln124_15_reg_1980(3),
      R => '0'
    );
\xor_ln124_15_reg_1980_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage0,
      D => xor_ln124_15_fu_1437_p2(4),
      Q => xor_ln124_15_reg_1980(4),
      R => '0'
    );
\xor_ln124_15_reg_1980_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage0,
      D => xor_ln124_15_fu_1437_p2(5),
      Q => xor_ln124_15_reg_1980(5),
      R => '0'
    );
\xor_ln124_15_reg_1980_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage0,
      D => xor_ln124_15_fu_1437_p2(6),
      Q => xor_ln124_15_reg_1980(6),
      R => '0'
    );
\xor_ln124_15_reg_1980_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage0,
      D => xor_ln124_15_fu_1437_p2(7),
      Q => xor_ln124_15_reg_1980(7),
      R => '0'
    );
\xor_ln124_1_reg_1629[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => or_ln253_i_fu_1145_p3(0),
      I1 => reg_590(0),
      O => xor_ln124_1_fu_694_p2(0)
    );
\xor_ln124_1_reg_1629[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => or_ln253_i_fu_1145_p3(1),
      I1 => reg_590(1),
      O => xor_ln124_1_fu_694_p2(1)
    );
\xor_ln124_1_reg_1629[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => or_ln253_i_fu_1145_p3(2),
      I1 => reg_590(2),
      O => xor_ln124_1_fu_694_p2(2)
    );
\xor_ln124_1_reg_1629[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => or_ln253_i_fu_1145_p3(3),
      I1 => reg_590(3),
      O => xor_ln124_1_fu_694_p2(3)
    );
\xor_ln124_1_reg_1629[4]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => or_ln253_i_fu_1145_p3(4),
      I1 => reg_590(4),
      O => xor_ln124_1_fu_694_p2(4)
    );
\xor_ln124_1_reg_1629[5]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => or_ln253_i_fu_1145_p3(5),
      I1 => reg_590(5),
      O => xor_ln124_1_fu_694_p2(5)
    );
\xor_ln124_1_reg_1629[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => or_ln253_i_fu_1145_p3(6),
      I1 => reg_590(6),
      O => xor_ln124_1_fu_694_p2(6)
    );
\xor_ln124_1_reg_1629[7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => or_ln14_fu_1418_p3(0),
      I1 => reg_590(7),
      O => xor_ln124_1_fu_694_p2(7)
    );
\xor_ln124_1_reg_1629_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => rk_addr_1_reg_16241,
      D => xor_ln124_1_fu_694_p2(0),
      Q => xor_ln124_1_reg_1629(0),
      R => '0'
    );
\xor_ln124_1_reg_1629_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => rk_addr_1_reg_16241,
      D => xor_ln124_1_fu_694_p2(1),
      Q => xor_ln124_1_reg_1629(1),
      R => '0'
    );
\xor_ln124_1_reg_1629_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => rk_addr_1_reg_16241,
      D => xor_ln124_1_fu_694_p2(2),
      Q => xor_ln124_1_reg_1629(2),
      R => '0'
    );
\xor_ln124_1_reg_1629_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => rk_addr_1_reg_16241,
      D => xor_ln124_1_fu_694_p2(3),
      Q => xor_ln124_1_reg_1629(3),
      R => '0'
    );
\xor_ln124_1_reg_1629_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => rk_addr_1_reg_16241,
      D => xor_ln124_1_fu_694_p2(4),
      Q => xor_ln124_1_reg_1629(4),
      R => '0'
    );
\xor_ln124_1_reg_1629_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => rk_addr_1_reg_16241,
      D => xor_ln124_1_fu_694_p2(5),
      Q => xor_ln124_1_reg_1629(5),
      R => '0'
    );
\xor_ln124_1_reg_1629_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => rk_addr_1_reg_16241,
      D => xor_ln124_1_fu_694_p2(6),
      Q => xor_ln124_1_reg_1629(6),
      R => '0'
    );
\xor_ln124_1_reg_1629_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => rk_addr_1_reg_16241,
      D => xor_ln124_1_fu_694_p2(7),
      Q => xor_ln124_1_reg_1629(7),
      R => '0'
    );
\xor_ln124_2_reg_1668[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \lk_load_2_reg_1600_reg_n_0_[0]\,
      I1 => reg_590(0),
      O => xor_ln124_2_fu_727_p2(0)
    );
\xor_ln124_2_reg_1668[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => lshr_ln1_fu_904_p4(0),
      I1 => reg_590(1),
      O => xor_ln124_2_fu_727_p2(1)
    );
\xor_ln124_2_reg_1668[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => lshr_ln1_fu_904_p4(1),
      I1 => reg_590(2),
      O => xor_ln124_2_fu_727_p2(2)
    );
\xor_ln124_2_reg_1668[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => lshr_ln1_fu_904_p4(2),
      I1 => reg_590(3),
      O => xor_ln124_2_fu_727_p2(3)
    );
\xor_ln124_2_reg_1668[4]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => lshr_ln1_fu_904_p4(3),
      I1 => reg_590(4),
      O => xor_ln124_2_fu_727_p2(4)
    );
\xor_ln124_2_reg_1668[5]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => lshr_ln1_fu_904_p4(4),
      I1 => reg_590(5),
      O => xor_ln124_2_fu_727_p2(5)
    );
\xor_ln124_2_reg_1668[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => lshr_ln1_fu_904_p4(5),
      I1 => reg_590(6),
      O => xor_ln124_2_fu_727_p2(6)
    );
\xor_ln124_2_reg_1668[7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => lshr_ln1_fu_904_p4(6),
      I1 => reg_590(7),
      O => xor_ln124_2_fu_727_p2(7)
    );
\xor_ln124_2_reg_1668_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => rk_addr_2_reg_16631,
      D => xor_ln124_2_fu_727_p2(0),
      Q => xor_ln124_2_reg_1668(0),
      R => '0'
    );
\xor_ln124_2_reg_1668_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => rk_addr_2_reg_16631,
      D => xor_ln124_2_fu_727_p2(1),
      Q => xor_ln124_2_reg_1668(1),
      R => '0'
    );
\xor_ln124_2_reg_1668_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => rk_addr_2_reg_16631,
      D => xor_ln124_2_fu_727_p2(2),
      Q => xor_ln124_2_reg_1668(2),
      R => '0'
    );
\xor_ln124_2_reg_1668_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => rk_addr_2_reg_16631,
      D => xor_ln124_2_fu_727_p2(3),
      Q => xor_ln124_2_reg_1668(3),
      R => '0'
    );
\xor_ln124_2_reg_1668_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => rk_addr_2_reg_16631,
      D => xor_ln124_2_fu_727_p2(4),
      Q => xor_ln124_2_reg_1668(4),
      R => '0'
    );
\xor_ln124_2_reg_1668_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => rk_addr_2_reg_16631,
      D => xor_ln124_2_fu_727_p2(5),
      Q => xor_ln124_2_reg_1668(5),
      R => '0'
    );
\xor_ln124_2_reg_1668_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => rk_addr_2_reg_16631,
      D => xor_ln124_2_fu_727_p2(6),
      Q => xor_ln124_2_reg_1668(6),
      R => '0'
    );
\xor_ln124_2_reg_1668_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => rk_addr_2_reg_16631,
      D => xor_ln124_2_fu_727_p2(7),
      Q => xor_ln124_2_reg_1668(7),
      R => '0'
    );
\xor_ln124_3_reg_1707[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => reg_590(0),
      I1 => or_ln3_fu_1000_p3(7),
      O => xor_ln124_3_fu_759_p2(0)
    );
\xor_ln124_3_reg_1707[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => reg_590(1),
      I1 => or_ln2_fu_980_p3(0),
      O => xor_ln124_3_fu_759_p2(1)
    );
\xor_ln124_3_reg_1707[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => reg_590(2),
      I1 => or_ln2_fu_980_p3(1),
      O => xor_ln124_3_fu_759_p2(2)
    );
\xor_ln124_3_reg_1707[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => reg_590(3),
      I1 => or_ln2_fu_980_p3(2),
      O => xor_ln124_3_fu_759_p2(3)
    );
\xor_ln124_3_reg_1707[4]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => reg_590(4),
      I1 => or_ln2_fu_980_p3(3),
      O => xor_ln124_3_fu_759_p2(4)
    );
\xor_ln124_3_reg_1707[5]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => reg_590(5),
      I1 => or_ln2_fu_980_p3(4),
      O => xor_ln124_3_fu_759_p2(5)
    );
\xor_ln124_3_reg_1707[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => reg_590(6),
      I1 => or_ln2_fu_980_p3(5),
      O => xor_ln124_3_fu_759_p2(6)
    );
\xor_ln124_3_reg_1707[7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => reg_590(7),
      I1 => or_ln2_fu_980_p3(6),
      O => xor_ln124_3_fu_759_p2(7)
    );
\xor_ln124_3_reg_1707_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => rk_addr_3_reg_17021,
      D => xor_ln124_3_fu_759_p2(0),
      Q => xor_ln124_3_reg_1707(0),
      R => '0'
    );
\xor_ln124_3_reg_1707_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => rk_addr_3_reg_17021,
      D => xor_ln124_3_fu_759_p2(1),
      Q => xor_ln124_3_reg_1707(1),
      R => '0'
    );
\xor_ln124_3_reg_1707_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => rk_addr_3_reg_17021,
      D => xor_ln124_3_fu_759_p2(2),
      Q => xor_ln124_3_reg_1707(2),
      R => '0'
    );
\xor_ln124_3_reg_1707_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => rk_addr_3_reg_17021,
      D => xor_ln124_3_fu_759_p2(3),
      Q => xor_ln124_3_reg_1707(3),
      R => '0'
    );
\xor_ln124_3_reg_1707_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => rk_addr_3_reg_17021,
      D => xor_ln124_3_fu_759_p2(4),
      Q => xor_ln124_3_reg_1707(4),
      R => '0'
    );
\xor_ln124_3_reg_1707_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => rk_addr_3_reg_17021,
      D => xor_ln124_3_fu_759_p2(5),
      Q => xor_ln124_3_reg_1707(5),
      R => '0'
    );
\xor_ln124_3_reg_1707_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => rk_addr_3_reg_17021,
      D => xor_ln124_3_fu_759_p2(6),
      Q => xor_ln124_3_reg_1707(6),
      R => '0'
    );
\xor_ln124_3_reg_1707_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => rk_addr_3_reg_17021,
      D => xor_ln124_3_fu_759_p2(7),
      Q => xor_ln124_3_reg_1707(7),
      R => '0'
    );
\xor_ln124_4_reg_1746[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \lk_load_4_reg_1639_reg_n_0_[0]\,
      I1 => reg_590(0),
      O => xor_ln124_4_fu_791_p2(0)
    );
\xor_ln124_4_reg_1746[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => or_ln3_fu_1000_p3(0),
      I1 => reg_590(1),
      O => xor_ln124_4_fu_791_p2(1)
    );
\xor_ln124_4_reg_1746[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => or_ln3_fu_1000_p3(1),
      I1 => reg_590(2),
      O => xor_ln124_4_fu_791_p2(2)
    );
\xor_ln124_4_reg_1746[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => or_ln3_fu_1000_p3(2),
      I1 => reg_590(3),
      O => xor_ln124_4_fu_791_p2(3)
    );
\xor_ln124_4_reg_1746[4]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => or_ln3_fu_1000_p3(3),
      I1 => reg_590(4),
      O => xor_ln124_4_fu_791_p2(4)
    );
\xor_ln124_4_reg_1746[5]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => or_ln3_fu_1000_p3(4),
      I1 => reg_590(5),
      O => xor_ln124_4_fu_791_p2(5)
    );
\xor_ln124_4_reg_1746[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => or_ln3_fu_1000_p3(5),
      I1 => reg_590(6),
      O => xor_ln124_4_fu_791_p2(6)
    );
\xor_ln124_4_reg_1746[7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => or_ln3_fu_1000_p3(6),
      I1 => reg_590(7),
      O => xor_ln124_4_fu_791_p2(7)
    );
\xor_ln124_4_reg_1746_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => rk_addr_4_reg_17411,
      D => xor_ln124_4_fu_791_p2(0),
      Q => xor_ln124_4_reg_1746(0),
      R => '0'
    );
\xor_ln124_4_reg_1746_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => rk_addr_4_reg_17411,
      D => xor_ln124_4_fu_791_p2(1),
      Q => xor_ln124_4_reg_1746(1),
      R => '0'
    );
\xor_ln124_4_reg_1746_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => rk_addr_4_reg_17411,
      D => xor_ln124_4_fu_791_p2(2),
      Q => xor_ln124_4_reg_1746(2),
      R => '0'
    );
\xor_ln124_4_reg_1746_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => rk_addr_4_reg_17411,
      D => xor_ln124_4_fu_791_p2(3),
      Q => xor_ln124_4_reg_1746(3),
      R => '0'
    );
\xor_ln124_4_reg_1746_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => rk_addr_4_reg_17411,
      D => xor_ln124_4_fu_791_p2(4),
      Q => xor_ln124_4_reg_1746(4),
      R => '0'
    );
\xor_ln124_4_reg_1746_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => rk_addr_4_reg_17411,
      D => xor_ln124_4_fu_791_p2(5),
      Q => xor_ln124_4_reg_1746(5),
      R => '0'
    );
\xor_ln124_4_reg_1746_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => rk_addr_4_reg_17411,
      D => xor_ln124_4_fu_791_p2(6),
      Q => xor_ln124_4_reg_1746(6),
      R => '0'
    );
\xor_ln124_4_reg_1746_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => rk_addr_4_reg_17411,
      D => xor_ln124_4_fu_791_p2(7),
      Q => xor_ln124_4_reg_1746(7),
      R => '0'
    );
\xor_ln124_5_reg_1785[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => reg_590(0),
      I1 => or_ln5_fu_1078_p3(7),
      O => \xor_ln124_5_reg_1785[0]_i_1_n_0\
    );
\xor_ln124_5_reg_1785[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => reg_590(1),
      I1 => or_ln4_fu_1058_p3(0),
      O => \xor_ln124_5_reg_1785[1]_i_1_n_0\
    );
\xor_ln124_5_reg_1785[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => reg_590(2),
      I1 => or_ln4_fu_1058_p3(1),
      O => \xor_ln124_5_reg_1785[2]_i_1_n_0\
    );
\xor_ln124_5_reg_1785[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => reg_590(3),
      I1 => or_ln4_fu_1058_p3(2),
      O => \xor_ln124_5_reg_1785[3]_i_1_n_0\
    );
\xor_ln124_5_reg_1785[4]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => reg_590(4),
      I1 => or_ln4_fu_1058_p3(3),
      O => \xor_ln124_5_reg_1785[4]_i_1_n_0\
    );
\xor_ln124_5_reg_1785[5]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => reg_590(5),
      I1 => or_ln4_fu_1058_p3(4),
      O => \xor_ln124_5_reg_1785[5]_i_1_n_0\
    );
\xor_ln124_5_reg_1785[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => reg_590(6),
      I1 => or_ln4_fu_1058_p3(5),
      O => \xor_ln124_5_reg_1785[6]_i_1_n_0\
    );
\xor_ln124_5_reg_1785[7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => reg_590(7),
      I1 => or_ln4_fu_1058_p3(6),
      O => \xor_ln124_5_reg_1785[7]_i_1_n_0\
    );
\xor_ln124_5_reg_1785_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => rk_addr_5_reg_17801,
      D => \xor_ln124_5_reg_1785[0]_i_1_n_0\,
      Q => xor_ln124_5_reg_1785(0),
      R => '0'
    );
\xor_ln124_5_reg_1785_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => rk_addr_5_reg_17801,
      D => \xor_ln124_5_reg_1785[1]_i_1_n_0\,
      Q => xor_ln124_5_reg_1785(1),
      R => '0'
    );
\xor_ln124_5_reg_1785_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => rk_addr_5_reg_17801,
      D => \xor_ln124_5_reg_1785[2]_i_1_n_0\,
      Q => xor_ln124_5_reg_1785(2),
      R => '0'
    );
\xor_ln124_5_reg_1785_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => rk_addr_5_reg_17801,
      D => \xor_ln124_5_reg_1785[3]_i_1_n_0\,
      Q => xor_ln124_5_reg_1785(3),
      R => '0'
    );
\xor_ln124_5_reg_1785_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => rk_addr_5_reg_17801,
      D => \xor_ln124_5_reg_1785[4]_i_1_n_0\,
      Q => xor_ln124_5_reg_1785(4),
      R => '0'
    );
\xor_ln124_5_reg_1785_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => rk_addr_5_reg_17801,
      D => \xor_ln124_5_reg_1785[5]_i_1_n_0\,
      Q => xor_ln124_5_reg_1785(5),
      R => '0'
    );
\xor_ln124_5_reg_1785_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => rk_addr_5_reg_17801,
      D => \xor_ln124_5_reg_1785[6]_i_1_n_0\,
      Q => xor_ln124_5_reg_1785(6),
      R => '0'
    );
\xor_ln124_5_reg_1785_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => rk_addr_5_reg_17801,
      D => \xor_ln124_5_reg_1785[7]_i_1_n_0\,
      Q => xor_ln124_5_reg_1785(7),
      R => '0'
    );
\xor_ln124_6_reg_1814[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => reg_590(0),
      I1 => \lk_load_6_reg_1678_reg_n_0_[0]\,
      O => xor_ln124_6_fu_855_p2(0)
    );
\xor_ln124_6_reg_1814[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => reg_590(1),
      I1 => or_ln5_fu_1078_p3(0),
      O => xor_ln124_6_fu_855_p2(1)
    );
\xor_ln124_6_reg_1814[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => reg_590(2),
      I1 => or_ln5_fu_1078_p3(1),
      O => xor_ln124_6_fu_855_p2(2)
    );
\xor_ln124_6_reg_1814[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => reg_590(3),
      I1 => or_ln5_fu_1078_p3(2),
      O => xor_ln124_6_fu_855_p2(3)
    );
\xor_ln124_6_reg_1814[4]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => reg_590(4),
      I1 => or_ln5_fu_1078_p3(3),
      O => xor_ln124_6_fu_855_p2(4)
    );
\xor_ln124_6_reg_1814[5]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => reg_590(5),
      I1 => or_ln5_fu_1078_p3(4),
      O => xor_ln124_6_fu_855_p2(5)
    );
\xor_ln124_6_reg_1814[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => reg_590(6),
      I1 => or_ln5_fu_1078_p3(5),
      O => xor_ln124_6_fu_855_p2(6)
    );
\xor_ln124_6_reg_1814[7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => reg_590(7),
      I1 => or_ln5_fu_1078_p3(6),
      O => xor_ln124_6_fu_855_p2(7)
    );
\xor_ln124_6_reg_1814_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => rk_addr_6_reg_18091,
      D => xor_ln124_6_fu_855_p2(0),
      Q => xor_ln124_6_reg_1814(0),
      R => '0'
    );
\xor_ln124_6_reg_1814_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => rk_addr_6_reg_18091,
      D => xor_ln124_6_fu_855_p2(1),
      Q => xor_ln124_6_reg_1814(1),
      R => '0'
    );
\xor_ln124_6_reg_1814_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => rk_addr_6_reg_18091,
      D => xor_ln124_6_fu_855_p2(2),
      Q => xor_ln124_6_reg_1814(2),
      R => '0'
    );
\xor_ln124_6_reg_1814_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => rk_addr_6_reg_18091,
      D => xor_ln124_6_fu_855_p2(3),
      Q => xor_ln124_6_reg_1814(3),
      R => '0'
    );
\xor_ln124_6_reg_1814_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => rk_addr_6_reg_18091,
      D => xor_ln124_6_fu_855_p2(4),
      Q => xor_ln124_6_reg_1814(4),
      R => '0'
    );
\xor_ln124_6_reg_1814_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => rk_addr_6_reg_18091,
      D => xor_ln124_6_fu_855_p2(5),
      Q => xor_ln124_6_reg_1814(5),
      R => '0'
    );
\xor_ln124_6_reg_1814_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => rk_addr_6_reg_18091,
      D => xor_ln124_6_fu_855_p2(6),
      Q => xor_ln124_6_reg_1814(6),
      R => '0'
    );
\xor_ln124_6_reg_1814_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => rk_addr_6_reg_18091,
      D => xor_ln124_6_fu_855_p2(7),
      Q => xor_ln124_6_reg_1814(7),
      R => '0'
    );
\xor_ln124_7_reg_1839[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => reg_590(0),
      I1 => or_ln253_i_fu_1145_p3(7),
      O => xor_ln124_7_fu_949_p2(0)
    );
\xor_ln124_7_reg_1839[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => reg_590(1),
      I1 => or_ln6_fu_1130_p3(0),
      O => xor_ln124_7_fu_949_p2(1)
    );
\xor_ln124_7_reg_1839[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => reg_590(2),
      I1 => or_ln6_fu_1130_p3(1),
      O => xor_ln124_7_fu_949_p2(2)
    );
\xor_ln124_7_reg_1839[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => reg_590(3),
      I1 => or_ln6_fu_1130_p3(2),
      O => xor_ln124_7_fu_949_p2(3)
    );
\xor_ln124_7_reg_1839[4]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => reg_590(4),
      I1 => or_ln6_fu_1130_p3(3),
      O => xor_ln124_7_fu_949_p2(4)
    );
\xor_ln124_7_reg_1839[5]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => reg_590(5),
      I1 => or_ln6_fu_1130_p3(4),
      O => xor_ln124_7_fu_949_p2(5)
    );
\xor_ln124_7_reg_1839[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => reg_590(6),
      I1 => or_ln6_fu_1130_p3(5),
      O => xor_ln124_7_fu_949_p2(6)
    );
\xor_ln124_7_reg_1839[7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => reg_590(7),
      I1 => or_ln6_fu_1130_p3(6),
      O => xor_ln124_7_fu_949_p2(7)
    );
\xor_ln124_7_reg_1839_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => trunc_ln250_reg_18490,
      D => xor_ln124_7_fu_949_p2(0),
      Q => xor_ln124_7_reg_1839(0),
      R => '0'
    );
\xor_ln124_7_reg_1839_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => trunc_ln250_reg_18490,
      D => xor_ln124_7_fu_949_p2(1),
      Q => xor_ln124_7_reg_1839(1),
      R => '0'
    );
\xor_ln124_7_reg_1839_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => trunc_ln250_reg_18490,
      D => xor_ln124_7_fu_949_p2(2),
      Q => xor_ln124_7_reg_1839(2),
      R => '0'
    );
\xor_ln124_7_reg_1839_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => trunc_ln250_reg_18490,
      D => xor_ln124_7_fu_949_p2(3),
      Q => xor_ln124_7_reg_1839(3),
      R => '0'
    );
\xor_ln124_7_reg_1839_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => trunc_ln250_reg_18490,
      D => xor_ln124_7_fu_949_p2(4),
      Q => xor_ln124_7_reg_1839(4),
      R => '0'
    );
\xor_ln124_7_reg_1839_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => trunc_ln250_reg_18490,
      D => xor_ln124_7_fu_949_p2(5),
      Q => xor_ln124_7_reg_1839(5),
      R => '0'
    );
\xor_ln124_7_reg_1839_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => trunc_ln250_reg_18490,
      D => xor_ln124_7_fu_949_p2(6),
      Q => xor_ln124_7_reg_1839(6),
      R => '0'
    );
\xor_ln124_7_reg_1839_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => trunc_ln250_reg_18490,
      D => xor_ln124_7_fu_949_p2(7),
      Q => xor_ln124_7_reg_1839(7),
      R => '0'
    );
\xor_ln124_8_reg_1859[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => or_ln8_fu_1210_p3(1),
      I1 => reg_590(0),
      O => xor_ln124_8_fu_1022_p2(0)
    );
\xor_ln124_8_reg_1859[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => or_ln8_fu_1210_p3(2),
      I1 => reg_590(1),
      O => xor_ln124_8_fu_1022_p2(1)
    );
\xor_ln124_8_reg_1859[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => or_ln8_fu_1210_p3(3),
      I1 => reg_590(2),
      O => xor_ln124_8_fu_1022_p2(2)
    );
\xor_ln124_8_reg_1859[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => or_ln8_fu_1210_p3(4),
      I1 => reg_590(3),
      O => xor_ln124_8_fu_1022_p2(3)
    );
\xor_ln124_8_reg_1859[4]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => or_ln8_fu_1210_p3(5),
      I1 => reg_590(4),
      O => xor_ln124_8_fu_1022_p2(4)
    );
\xor_ln124_8_reg_1859[5]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => or_ln8_fu_1210_p3(6),
      I1 => reg_590(5),
      O => xor_ln124_8_fu_1022_p2(5)
    );
\xor_ln124_8_reg_1859[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => or_ln8_fu_1210_p3(7),
      I1 => reg_590(6),
      O => xor_ln124_8_fu_1022_p2(6)
    );
\xor_ln124_8_reg_1859[7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => or_ln7_fu_1192_p3(0),
      I1 => reg_590(7),
      O => xor_ln124_8_fu_1022_p2(7)
    );
\xor_ln124_8_reg_1859_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => rk_addr_8_reg_18540,
      D => xor_ln124_8_fu_1022_p2(0),
      Q => xor_ln124_8_reg_1859(0),
      R => '0'
    );
\xor_ln124_8_reg_1859_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => rk_addr_8_reg_18540,
      D => xor_ln124_8_fu_1022_p2(1),
      Q => xor_ln124_8_reg_1859(1),
      R => '0'
    );
\xor_ln124_8_reg_1859_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => rk_addr_8_reg_18540,
      D => xor_ln124_8_fu_1022_p2(2),
      Q => xor_ln124_8_reg_1859(2),
      R => '0'
    );
\xor_ln124_8_reg_1859_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => rk_addr_8_reg_18540,
      D => xor_ln124_8_fu_1022_p2(3),
      Q => xor_ln124_8_reg_1859(3),
      R => '0'
    );
\xor_ln124_8_reg_1859_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => rk_addr_8_reg_18540,
      D => xor_ln124_8_fu_1022_p2(4),
      Q => xor_ln124_8_reg_1859(4),
      R => '0'
    );
\xor_ln124_8_reg_1859_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => rk_addr_8_reg_18540,
      D => xor_ln124_8_fu_1022_p2(5),
      Q => xor_ln124_8_reg_1859(5),
      R => '0'
    );
\xor_ln124_8_reg_1859_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => rk_addr_8_reg_18540,
      D => xor_ln124_8_fu_1022_p2(6),
      Q => xor_ln124_8_reg_1859(6),
      R => '0'
    );
\xor_ln124_8_reg_1859_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => rk_addr_8_reg_18540,
      D => xor_ln124_8_fu_1022_p2(7),
      Q => xor_ln124_8_reg_1859(7),
      R => '0'
    );
\xor_ln124_9_reg_1864_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => rk_addr_8_reg_18540,
      D => \xor_ln124_9_reg_1864_reg[7]_0\(0),
      Q => xor_ln124_9_reg_1864(0),
      R => '0'
    );
\xor_ln124_9_reg_1864_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => rk_addr_8_reg_18540,
      D => \xor_ln124_9_reg_1864_reg[7]_0\(1),
      Q => xor_ln124_9_reg_1864(1),
      R => '0'
    );
\xor_ln124_9_reg_1864_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => rk_addr_8_reg_18540,
      D => \xor_ln124_9_reg_1864_reg[7]_0\(2),
      Q => xor_ln124_9_reg_1864(2),
      R => '0'
    );
\xor_ln124_9_reg_1864_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => rk_addr_8_reg_18540,
      D => \xor_ln124_9_reg_1864_reg[7]_0\(3),
      Q => xor_ln124_9_reg_1864(3),
      R => '0'
    );
\xor_ln124_9_reg_1864_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => rk_addr_8_reg_18540,
      D => \xor_ln124_9_reg_1864_reg[7]_0\(4),
      Q => xor_ln124_9_reg_1864(4),
      R => '0'
    );
\xor_ln124_9_reg_1864_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => rk_addr_8_reg_18540,
      D => \xor_ln124_9_reg_1864_reg[7]_0\(5),
      Q => xor_ln124_9_reg_1864(5),
      R => '0'
    );
\xor_ln124_9_reg_1864_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => rk_addr_8_reg_18540,
      D => \xor_ln124_9_reg_1864_reg[7]_0\(6),
      Q => xor_ln124_9_reg_1864(6),
      R => '0'
    );
\xor_ln124_9_reg_1864_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => rk_addr_8_reg_18540,
      D => \xor_ln124_9_reg_1864_reg[7]_0\(7),
      Q => xor_ln124_9_reg_1864(7),
      R => '0'
    );
\xor_ln124_reg_1590[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^reg_586_reg[7]_0\(0),
      I1 => reg_590(0),
      O => xor_ln124_fu_667_p2(0)
    );
\xor_ln124_reg_1590[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => reg_590(1),
      I1 => \^reg_586_reg[7]_0\(1),
      O => xor_ln124_fu_667_p2(1)
    );
\xor_ln124_reg_1590[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^reg_586_reg[7]_0\(2),
      I1 => reg_590(2),
      O => xor_ln124_fu_667_p2(2)
    );
\xor_ln124_reg_1590[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^reg_586_reg[7]_0\(3),
      I1 => reg_590(3),
      O => xor_ln124_fu_667_p2(3)
    );
\xor_ln124_reg_1590[4]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^reg_586_reg[7]_0\(4),
      I1 => reg_590(4),
      O => xor_ln124_fu_667_p2(4)
    );
\xor_ln124_reg_1590[5]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => reg_590(5),
      I1 => \^reg_586_reg[7]_0\(5),
      O => xor_ln124_fu_667_p2(5)
    );
\xor_ln124_reg_1590[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^reg_586_reg[7]_0\(6),
      I1 => reg_590(6),
      O => xor_ln124_fu_667_p2(6)
    );
\xor_ln124_reg_1590[7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage2,
      I1 => \icmp_ln309_reg_1500_reg_n_0_[0]\,
      O => or_ln300_reg_15731
    );
\xor_ln124_reg_1590[7]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => reg_590(7),
      I1 => \^reg_586_reg[7]_0\(7),
      O => xor_ln124_fu_667_p2(7)
    );
\xor_ln124_reg_1590_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => or_ln300_reg_15731,
      D => xor_ln124_fu_667_p2(0),
      Q => xor_ln124_reg_1590(0),
      R => '0'
    );
\xor_ln124_reg_1590_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => or_ln300_reg_15731,
      D => xor_ln124_fu_667_p2(1),
      Q => xor_ln124_reg_1590(1),
      R => '0'
    );
\xor_ln124_reg_1590_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => or_ln300_reg_15731,
      D => xor_ln124_fu_667_p2(2),
      Q => xor_ln124_reg_1590(2),
      R => '0'
    );
\xor_ln124_reg_1590_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => or_ln300_reg_15731,
      D => xor_ln124_fu_667_p2(3),
      Q => xor_ln124_reg_1590(3),
      R => '0'
    );
\xor_ln124_reg_1590_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => or_ln300_reg_15731,
      D => xor_ln124_fu_667_p2(4),
      Q => xor_ln124_reg_1590(4),
      R => '0'
    );
\xor_ln124_reg_1590_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => or_ln300_reg_15731,
      D => xor_ln124_fu_667_p2(5),
      Q => xor_ln124_reg_1590(5),
      R => '0'
    );
\xor_ln124_reg_1590_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => or_ln300_reg_15731,
      D => xor_ln124_fu_667_p2(6),
      Q => xor_ln124_reg_1590(6),
      R => '0'
    );
\xor_ln124_reg_1590_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => or_ln300_reg_15731,
      D => xor_ln124_fu_667_p2(7),
      Q => xor_ln124_reg_1590(7),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_ClefiaKeySet192_Pipeline_VITIS_LOOP_116_1 is
  port (
    ap_enable_reg_pp0_iter1 : out STD_LOGIC;
    \idx37_fu_30_reg[1]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \ap_CS_fsm_reg[1]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    ADDRBWRADDR : out STD_LOGIC_VECTOR ( 0 to 0 );
    \zext_ln114_reg_98_reg[4]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_116_1_fu_84_ap_start_reg_reg : out STD_LOGIC;
    \ap_CS_fsm_reg[9]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_116_1_fu_84_ap_start_reg : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 5 downto 0 );
    trunc_ln341_reg_287 : in STD_LOGIC;
    \q0_reg[6]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_sig_allocacmp_idx_i58_load : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \g0_b7__3_i_1\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_111_fu_165_skey256_address0__0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \ap_sig_allocacmp_idx_i44_load__0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \g0_b6__4_i_2\ : in STD_LOGIC;
    grp_ClefiaKeySet192_fu_162_ap_start_reg : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    \q0_reg[5]\ : in STD_LOGIC;
    \q0_reg[4]\ : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_ClefiaKeySet192_Pipeline_VITIS_LOOP_116_1;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_ClefiaKeySet192_Pipeline_VITIS_LOOP_116_1 is
  signal add_ln117_fu_74_p2 : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal ap_loop_exit_ready_pp0_iter1_reg : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_0 : STD_LOGIC;
  signal grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_116_1_fu_84_fin_address0 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_116_1_fu_84_skey256_address0 : STD_LOGIC_VECTOR ( 4 downto 2 );
  signal idx37_fu_300 : STD_LOGIC;
  signal \^idx37_fu_30_reg[1]_0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \idx37_fu_30_reg_n_0_[0]\ : STD_LOGIC;
  signal \idx37_fu_30_reg_n_0_[1]\ : STD_LOGIC;
  signal \idx37_fu_30_reg_n_0_[2]\ : STD_LOGIC;
  signal \idx37_fu_30_reg_n_0_[3]\ : STD_LOGIC;
  signal \idx37_fu_30_reg_n_0_[4]\ : STD_LOGIC;
begin
  \idx37_fu_30_reg[1]_0\(1 downto 0) <= \^idx37_fu_30_reg[1]_0\(1 downto 0);
ap_enable_reg_pp0_iter1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_116_1_fu_84_ap_start_reg,
      Q => ap_enable_reg_pp0_iter1,
      R => ap_rst_n_inv
    );
ap_loop_exit_ready_pp0_iter1_reg_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => flow_control_loop_pipe_sequential_init_U_n_0,
      Q => ap_loop_exit_ready_pp0_iter1_reg,
      R => '0'
    );
flow_control_loop_pipe_sequential_init_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_flow_control_loop_pipe_sequential_init_24
     port map (
      D(0) => D(0),
      Q(5 downto 0) => Q(5 downto 0),
      add_ln117_fu_74_p2(4 downto 0) => add_ln117_fu_74_p2(4 downto 0),
      \ap_CS_fsm_reg[1]\(1 downto 0) => \ap_CS_fsm_reg[1]\(1 downto 0),
      \ap_CS_fsm_reg[9]\(7 downto 0) => \ap_CS_fsm_reg[9]\(7 downto 0),
      ap_clk => ap_clk,
      ap_loop_exit_ready_pp0_iter1_reg => ap_loop_exit_ready_pp0_iter1_reg,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      \ap_sig_allocacmp_idx_i44_load__0\(1 downto 0) => \ap_sig_allocacmp_idx_i44_load__0\(1 downto 0),
      ap_sig_allocacmp_idx_i58_load(1 downto 0) => ap_sig_allocacmp_idx_i58_load(1 downto 0),
      \g0_b6__4_i_2_0\ => \g0_b6__4_i_2\,
      \g0_b7__3_i_1_0\(1 downto 0) => \g0_b7__3_i_1\(1 downto 0),
      grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_116_1_fu_84_ap_start_reg => grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_116_1_fu_84_ap_start_reg,
      grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_116_1_fu_84_ap_start_reg_reg => grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_116_1_fu_84_ap_start_reg_reg,
      grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_116_1_fu_84_ap_start_reg_reg_0 => \idx37_fu_30_reg_n_0_[4]\,
      grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_116_1_fu_84_skey256_address0(2 downto 0) => grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_116_1_fu_84_skey256_address0(4 downto 2),
      \grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_111_fu_165_skey256_address0__0\(1 downto 0) => \grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_111_fu_165_skey256_address0__0\(1 downto 0),
      grp_ClefiaKeySet192_fu_162_ap_start_reg => grp_ClefiaKeySet192_fu_162_ap_start_reg,
      idx37_fu_300 => idx37_fu_300,
      \idx37_fu_30_reg[1]\(1 downto 0) => \^idx37_fu_30_reg[1]_0\(1 downto 0),
      \idx37_fu_30_reg[4]\ => flow_control_loop_pipe_sequential_init_U_n_0,
      \idx37_fu_30_reg[4]_0\ => \idx37_fu_30_reg_n_0_[1]\,
      \idx37_fu_30_reg[4]_1\ => \idx37_fu_30_reg_n_0_[3]\,
      \q0_reg[4]\ => \q0_reg[4]\,
      \q0_reg[5]\ => \q0_reg[5]\,
      \q0_reg[6]\(0) => \q0_reg[6]\(0),
      trunc_ln341_reg_287 => trunc_ln341_reg_287,
      \zext_ln114_reg_98_reg[0]\ => \idx37_fu_30_reg_n_0_[0]\,
      \zext_ln114_reg_98_reg[2]\ => \idx37_fu_30_reg_n_0_[2]\
    );
\idx37_fu_30_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => idx37_fu_300,
      D => add_ln117_fu_74_p2(0),
      Q => \idx37_fu_30_reg_n_0_[0]\,
      R => '0'
    );
\idx37_fu_30_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => idx37_fu_300,
      D => add_ln117_fu_74_p2(1),
      Q => \idx37_fu_30_reg_n_0_[1]\,
      R => '0'
    );
\idx37_fu_30_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => idx37_fu_300,
      D => add_ln117_fu_74_p2(2),
      Q => \idx37_fu_30_reg_n_0_[2]\,
      R => '0'
    );
\idx37_fu_30_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => idx37_fu_300,
      D => add_ln117_fu_74_p2(3),
      Q => \idx37_fu_30_reg_n_0_[3]\,
      R => '0'
    );
\idx37_fu_30_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => idx37_fu_300,
      D => add_ln117_fu_74_p2(4),
      Q => \idx37_fu_30_reg_n_0_[4]\,
      R => '0'
    );
\ram_reg_i_11__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => Q(2),
      I1 => grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_116_1_fu_84_fin_address0(0),
      O => ADDRBWRADDR(0)
    );
\zext_ln114_reg_98_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \^idx37_fu_30_reg[1]_0\(0),
      Q => grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_116_1_fu_84_fin_address0(0),
      R => '0'
    );
\zext_ln114_reg_98_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \^idx37_fu_30_reg[1]_0\(1),
      Q => \zext_ln114_reg_98_reg[4]_0\(0),
      R => '0'
    );
\zext_ln114_reg_98_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_116_1_fu_84_skey256_address0(2),
      Q => \zext_ln114_reg_98_reg[4]_0\(1),
      R => '0'
    );
\zext_ln114_reg_98_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_116_1_fu_84_skey256_address0(3),
      Q => \zext_ln114_reg_98_reg[4]_0\(2),
      R => '0'
    );
\zext_ln114_reg_98_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_116_1_fu_84_skey256_address0(4),
      Q => \zext_ln114_reg_98_reg[4]_0\(3),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_ClefiaKeySet192_Pipeline_VITIS_LOOP_116_19 is
  port (
    ap_enable_reg_pp0_iter1 : out STD_LOGIC;
    ADDRBWRADDR : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \idx51_fu_30_reg[4]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \ap_CS_fsm_reg[4]\ : out STD_LOGIC;
    grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_116_19_fu_112_lk_address0 : out STD_LOGIC_VECTOR ( 4 downto 0 );
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_116_19_fu_112_ap_start_reg : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ADDRARDADDR : in STD_LOGIC_VECTOR ( 1 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_rst_n : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_ClefiaKeySet192_Pipeline_VITIS_LOOP_116_19;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_ClefiaKeySet192_Pipeline_VITIS_LOOP_116_19 is
  signal ap_loop_exit_ready_pp0_iter1_reg : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_13 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_14 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_15 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_16 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_3 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_9 : STD_LOGIC;
  signal grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_116_19_fu_112_fout_address0 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal idx51_fu_300 : STD_LOGIC;
  signal \^idx51_fu_30_reg[4]_0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \idx51_fu_30_reg_n_0_[0]\ : STD_LOGIC;
  signal \idx51_fu_30_reg_n_0_[1]\ : STD_LOGIC;
  signal \idx51_fu_30_reg_n_0_[2]\ : STD_LOGIC;
  signal \idx51_fu_30_reg_n_0_[3]\ : STD_LOGIC;
  signal \idx51_fu_30_reg_n_0_[4]\ : STD_LOGIC;
begin
  \idx51_fu_30_reg[4]_0\(1 downto 0) <= \^idx51_fu_30_reg[4]_0\(1 downto 0);
ap_enable_reg_pp0_iter1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_116_19_fu_112_ap_start_reg,
      Q => ap_enable_reg_pp0_iter1,
      R => ap_rst_n_inv
    );
ap_loop_exit_ready_pp0_iter1_reg_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => flow_control_loop_pipe_sequential_init_U_n_9,
      Q => ap_loop_exit_ready_pp0_iter1_reg,
      R => '0'
    );
flow_control_loop_pipe_sequential_init_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_flow_control_loop_pipe_sequential_init_25
     port map (
      ADDRARDADDR(1 downto 0) => ADDRARDADDR(1 downto 0),
      ADDRBWRADDR(2 downto 0) => ADDRBWRADDR(2 downto 0),
      D(1 downto 0) => D(1 downto 0),
      E(0) => E(0),
      Q(1 downto 0) => Q(1 downto 0),
      \ap_CS_fsm_reg[4]\ => \ap_CS_fsm_reg[4]\,
      ap_clk => ap_clk,
      ap_loop_exit_ready_pp0_iter1_reg => ap_loop_exit_ready_pp0_iter1_reg,
      ap_loop_init_int_reg_0 => flow_control_loop_pipe_sequential_init_U_n_16,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_116_19_fu_112_ap_start_reg => grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_116_19_fu_112_ap_start_reg,
      grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_116_19_fu_112_ap_start_reg_reg => flow_control_loop_pipe_sequential_init_U_n_9,
      grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_116_19_fu_112_ap_start_reg_reg_0 => \idx51_fu_30_reg_n_0_[4]\,
      grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_116_19_fu_112_fout_address0(2 downto 1) => grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_116_19_fu_112_fout_address0(3 downto 2),
      grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_116_19_fu_112_fout_address0(0) => grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_116_19_fu_112_fout_address0(0),
      idx51_fu_300 => idx51_fu_300,
      \idx51_fu_30_reg[1]\ => flow_control_loop_pipe_sequential_init_U_n_14,
      \idx51_fu_30_reg[1]_0\ => flow_control_loop_pipe_sequential_init_U_n_15,
      \idx51_fu_30_reg[2]\ => flow_control_loop_pipe_sequential_init_U_n_3,
      \idx51_fu_30_reg[3]\ => flow_control_loop_pipe_sequential_init_U_n_13,
      \idx51_fu_30_reg[4]\(1 downto 0) => \^idx51_fu_30_reg[4]_0\(1 downto 0),
      \idx51_fu_30_reg[4]_0\ => \idx51_fu_30_reg_n_0_[1]\,
      \idx51_fu_30_reg[4]_1\ => \idx51_fu_30_reg_n_0_[0]\,
      ram_reg => \idx51_fu_30_reg_n_0_[2]\,
      ram_reg_0 => \idx51_fu_30_reg_n_0_[3]\
    );
\idx51_fu_30_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => idx51_fu_300,
      D => flow_control_loop_pipe_sequential_init_U_n_16,
      Q => \idx51_fu_30_reg_n_0_[0]\,
      R => '0'
    );
\idx51_fu_30_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => idx51_fu_300,
      D => flow_control_loop_pipe_sequential_init_U_n_15,
      Q => \idx51_fu_30_reg_n_0_[1]\,
      R => '0'
    );
\idx51_fu_30_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => idx51_fu_300,
      D => flow_control_loop_pipe_sequential_init_U_n_14,
      Q => \idx51_fu_30_reg_n_0_[2]\,
      R => '0'
    );
\idx51_fu_30_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => idx51_fu_300,
      D => flow_control_loop_pipe_sequential_init_U_n_13,
      Q => \idx51_fu_30_reg_n_0_[3]\,
      R => '0'
    );
\idx51_fu_30_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => idx51_fu_300,
      D => flow_control_loop_pipe_sequential_init_U_n_3,
      Q => \idx51_fu_30_reg_n_0_[4]\,
      R => '0'
    );
\zext_ln114_reg_98_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_116_19_fu_112_fout_address0(0),
      Q => grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_116_19_fu_112_lk_address0(0),
      R => '0'
    );
\zext_ln114_reg_98_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \^idx51_fu_30_reg[4]_0\(0),
      Q => grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_116_19_fu_112_lk_address0(1),
      R => '0'
    );
\zext_ln114_reg_98_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_116_19_fu_112_fout_address0(2),
      Q => grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_116_19_fu_112_lk_address0(2),
      R => '0'
    );
\zext_ln114_reg_98_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_116_19_fu_112_fout_address0(3),
      Q => grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_116_19_fu_112_lk_address0(3),
      R => '0'
    );
\zext_ln114_reg_98_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \^idx51_fu_30_reg[4]_0\(1),
      Q => grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_116_19_fu_112_lk_address0(4),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_1 is
  port (
    ap_enable_reg_pp0_iter1 : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \idx_i_fu_34_reg[3]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \zext_ln121_reg_136_reg[0]_0\ : out STD_LOGIC;
    \zext_ln121_reg_136_reg[1]_0\ : out STD_LOGIC;
    \zext_ln121_reg_136_reg[2]_0\ : out STD_LOGIC;
    \ap_CS_fsm_reg[7]\ : out STD_LOGIC;
    \ap_CS_fsm_reg[2]\ : out STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_1_fu_104_ap_start_reg : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \ap_CS_fsm_reg[3]\ : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    \ram_reg_i_89__5\ : in STD_LOGIC;
    \ram_reg_i_89__5_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \ram_reg_i_89__5_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_1;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_1 is
  signal add_ln124_fu_90_p2 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal idx_i_fu_340 : STD_LOGIC;
  signal idx_i_fu_341 : STD_LOGIC;
  signal \^idx_i_fu_34_reg[3]_0\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \idx_i_fu_34_reg_n_0_[0]\ : STD_LOGIC;
  signal \idx_i_fu_34_reg_n_0_[1]\ : STD_LOGIC;
  signal \idx_i_fu_34_reg_n_0_[2]\ : STD_LOGIC;
  signal \idx_i_fu_34_reg_n_0_[3]\ : STD_LOGIC;
  signal zext_ln121_reg_136_reg : STD_LOGIC_VECTOR ( 3 downto 0 );
begin
  \idx_i_fu_34_reg[3]_0\(3 downto 0) <= \^idx_i_fu_34_reg[3]_0\(3 downto 0);
ap_enable_reg_pp0_iter1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => idx_i_fu_340,
      Q => ap_enable_reg_pp0_iter1,
      R => ap_rst_n_inv
    );
flow_control_loop_pipe_sequential_init_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_flow_control_loop_pipe_sequential_init_18
     port map (
      D(1 downto 0) => D(1 downto 0),
      E(0) => idx_i_fu_341,
      Q(1 downto 0) => Q(1 downto 0),
      add_ln124_fu_90_p2(3 downto 0) => add_ln124_fu_90_p2(3 downto 0),
      \ap_CS_fsm_reg[2]\ => \ap_CS_fsm_reg[2]\,
      \ap_CS_fsm_reg[3]\ => \ap_CS_fsm_reg[3]\,
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_1_fu_104_ap_start_reg => grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_1_fu_104_ap_start_reg,
      idx_i_fu_340 => idx_i_fu_340,
      \idx_i_fu_34_reg[3]\(3 downto 0) => \^idx_i_fu_34_reg[3]_0\(3 downto 0),
      \zext_ln121_reg_136_reg[0]\ => \idx_i_fu_34_reg_n_0_[0]\,
      \zext_ln121_reg_136_reg[3]\ => \idx_i_fu_34_reg_n_0_[1]\,
      \zext_ln121_reg_136_reg[3]_0\ => \idx_i_fu_34_reg_n_0_[3]\,
      \zext_ln121_reg_136_reg[3]_1\ => \idx_i_fu_34_reg_n_0_[2]\
    );
\idx_i_fu_34_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => idx_i_fu_340,
      D => add_ln124_fu_90_p2(0),
      Q => \idx_i_fu_34_reg_n_0_[0]\,
      R => '0'
    );
\idx_i_fu_34_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => idx_i_fu_340,
      D => add_ln124_fu_90_p2(1),
      Q => \idx_i_fu_34_reg_n_0_[1]\,
      R => '0'
    );
\idx_i_fu_34_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => idx_i_fu_340,
      D => add_ln124_fu_90_p2(2),
      Q => \idx_i_fu_34_reg_n_0_[2]\,
      R => '0'
    );
\idx_i_fu_34_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => idx_i_fu_340,
      D => add_ln124_fu_90_p2(3),
      Q => \idx_i_fu_34_reg_n_0_[3]\,
      R => '0'
    );
ram_reg_i_242: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000020A8AAAA20A8"
    )
        port map (
      I0 => \ram_reg_i_89__5\,
      I1 => Q(2),
      I2 => zext_ln121_reg_136_reg(3),
      I3 => \ram_reg_i_89__5_0\(3),
      I4 => Q(3),
      I5 => \ram_reg_i_89__5_1\(3),
      O => \ap_CS_fsm_reg[7]\
    );
ram_reg_i_249: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAA8080000A808"
    )
        port map (
      I0 => \ram_reg_i_89__5\,
      I1 => zext_ln121_reg_136_reg(2),
      I2 => Q(2),
      I3 => \ram_reg_i_89__5_0\(2),
      I4 => Q(3),
      I5 => \ram_reg_i_89__5_1\(2),
      O => \zext_ln121_reg_136_reg[2]_0\
    );
ram_reg_i_260: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAA8080000A808"
    )
        port map (
      I0 => \ram_reg_i_89__5\,
      I1 => zext_ln121_reg_136_reg(1),
      I2 => Q(2),
      I3 => \ram_reg_i_89__5_0\(1),
      I4 => Q(3),
      I5 => \ram_reg_i_89__5_1\(1),
      O => \zext_ln121_reg_136_reg[1]_0\
    );
ram_reg_i_268: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAA8080000A808"
    )
        port map (
      I0 => \ram_reg_i_89__5\,
      I1 => zext_ln121_reg_136_reg(0),
      I2 => Q(2),
      I3 => \ram_reg_i_89__5_0\(0),
      I4 => Q(3),
      I5 => \ram_reg_i_89__5_1\(0),
      O => \zext_ln121_reg_136_reg[0]_0\
    );
\zext_ln121_reg_136_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => idx_i_fu_341,
      D => \^idx_i_fu_34_reg[3]_0\(0),
      Q => zext_ln121_reg_136_reg(0),
      R => '0'
    );
\zext_ln121_reg_136_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => idx_i_fu_341,
      D => \^idx_i_fu_34_reg[3]_0\(1),
      Q => zext_ln121_reg_136_reg(1),
      R => '0'
    );
\zext_ln121_reg_136_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => idx_i_fu_341,
      D => \^idx_i_fu_34_reg[3]_0\(2),
      Q => zext_ln121_reg_136_reg(2),
      R => '0'
    );
\zext_ln121_reg_136_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => idx_i_fu_341,
      D => \^idx_i_fu_34_reg[3]_0\(3),
      Q => zext_ln121_reg_136_reg(3),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_110 is
  port (
    grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_110_fu_129_rk_we0 : out STD_LOGIC;
    DOADO : out STD_LOGIC_VECTOR ( 7 downto 0 );
    O : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \idx_i6_load_reg_176_pp0_iter1_reg_reg[3]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    p_0_in : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    lk_address0 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    D : out STD_LOGIC_VECTOR ( 2 downto 0 );
    grp_ClefiaKeySet192_fu_162_rk_address0 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \idx_i6_load_reg_176_reg[2]_0\ : out STD_LOGIC;
    grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_110_fu_129_ap_start_reg_reg : out STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_110_fu_129_ap_start_reg : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \ap_CS_fsm_reg[13]\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    ap_enable_reg_pp0_iter1 : in STD_LOGIC;
    \q1_reg[7]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[7]\ : in STD_LOGIC;
    \q1_reg[7]_0\ : in STD_LOGIC;
    \q1_reg[7]_1\ : in STD_LOGIC;
    \ap_CS_fsm_reg[11]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    or_ln326_reg_2791 : in STD_LOGIC;
    \ram_reg_i_75__4\ : in STD_LOGIC;
    \ram_reg_i_75__4_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \ram_reg_i_79__5\ : in STD_LOGIC;
    \ram_reg_i_75__4_1\ : in STD_LOGIC;
    trunc_ln341_reg_287 : in STD_LOGIC;
    \ap_CS_fsm_reg[13]_0\ : in STD_LOGIC;
    \q1_reg[7]_2\ : in STD_LOGIC;
    ap_enable_reg_pp0_iter1_0 : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    add_ln114_fu_804_p2 : in STD_LOGIC_VECTOR ( 0 to 0 );
    grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_112_fu_118_lk_address0 : in STD_LOGIC_VECTOR ( 4 downto 0 );
    grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_116_19_fu_112_lk_address0 : in STD_LOGIC_VECTOR ( 4 downto 0 );
    q0_reg : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_110;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_110 is
  signal \^e\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal add_ln121_4_fu_148_p2_carry_i_1_n_0 : STD_LOGIC;
  signal add_ln121_4_fu_148_p2_carry_n_1 : STD_LOGIC;
  signal add_ln121_4_fu_148_p2_carry_n_2 : STD_LOGIC;
  signal add_ln121_4_fu_148_p2_carry_n_3 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter1_1 : STD_LOGIC;
  signal ap_loop_exit_ready_pp0_iter1_reg : STD_LOGIC;
  signal ap_sig_allocacmp_idx_i6_load : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal data3 : STD_LOGIC_VECTOR ( 7 downto 6 );
  signal flow_control_loop_pipe_sequential_init_U_n_11 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_12 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_13 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_14 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_15 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_16 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_17 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_18 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_19 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_7 : STD_LOGIC;
  signal grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_110_fu_129_ap_ready : STD_LOGIC;
  signal idx_i6_fu_400 : STD_LOGIC;
  signal \idx_i6_fu_40_reg_n_0_[0]\ : STD_LOGIC;
  signal \idx_i6_fu_40_reg_n_0_[1]\ : STD_LOGIC;
  signal \idx_i6_fu_40_reg_n_0_[2]\ : STD_LOGIC;
  signal \idx_i6_fu_40_reg_n_0_[3]\ : STD_LOGIC;
  signal \idx_i6_fu_40_reg_n_0_[4]\ : STD_LOGIC;
  signal idx_i6_load_reg_176 : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal idx_i6_load_reg_176_pp0_iter1_reg : STD_LOGIC_VECTOR ( 4 to 4 );
  signal \^idx_i6_load_reg_176_pp0_iter1_reg_reg[3]_0\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \q0[7]_i_2__1_n_0\ : STD_LOGIC;
  signal \ram_reg_0_31_0_0_i_12__0_n_0\ : STD_LOGIC;
  signal \ram_reg_0_31_0_0_i_14__0_n_0\ : STD_LOGIC;
  signal \ram_reg_0_31_0_0_i_18__0_n_0\ : STD_LOGIC;
  signal \ram_reg_0_31_0_0_i_20__0_n_0\ : STD_LOGIC;
  signal NLW_add_ln121_4_fu_148_p2_carry_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of add_ln121_4_fu_148_p2_carry : label is 35;
begin
  E(0) <= \^e\(0);
  \idx_i6_load_reg_176_pp0_iter1_reg_reg[3]_0\(3 downto 0) <= \^idx_i6_load_reg_176_pp0_iter1_reg_reg[3]_0\(3 downto 0);
add_ln121_4_fu_148_p2_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => NLW_add_ln121_4_fu_148_p2_carry_CO_UNCONNECTED(3),
      CO(2) => add_ln121_4_fu_148_p2_carry_n_1,
      CO(1) => add_ln121_4_fu_148_p2_carry_n_2,
      CO(0) => add_ln121_4_fu_148_p2_carry_n_3,
      CYINIT => \^idx_i6_load_reg_176_pp0_iter1_reg_reg[3]_0\(3),
      DI(3 downto 1) => B"000",
      DI(0) => Q(0),
      O(3 downto 2) => data3(7 downto 6),
      O(1 downto 0) => O(1 downto 0),
      S(3 downto 1) => Q(3 downto 1),
      S(0) => add_ln121_4_fu_148_p2_carry_i_1_n_0
    );
add_ln121_4_fu_148_p2_carry_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(0),
      I1 => idx_i6_load_reg_176_pp0_iter1_reg(4),
      O => add_ln121_4_fu_148_p2_carry_i_1_n_0
    );
ap_enable_reg_pp0_iter1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => idx_i6_fu_400,
      Q => ap_enable_reg_pp0_iter1_1,
      R => ap_rst_n_inv
    );
ap_enable_reg_pp0_iter2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_enable_reg_pp0_iter1_1,
      Q => grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_110_fu_129_rk_we0,
      R => ap_rst_n_inv
    );
ap_loop_exit_ready_pp0_iter1_reg_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_110_fu_129_ap_ready,
      Q => ap_loop_exit_ready_pp0_iter1_reg,
      R => '0'
    );
con192_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_112_con192_ROM_AUTO_1R
     port map (
      ADDRARDADDR(8) => flow_control_loop_pipe_sequential_init_U_n_15,
      ADDRARDADDR(7) => flow_control_loop_pipe_sequential_init_U_n_16,
      ADDRARDADDR(6) => flow_control_loop_pipe_sequential_init_U_n_17,
      ADDRARDADDR(5) => flow_control_loop_pipe_sequential_init_U_n_18,
      ADDRARDADDR(4) => flow_control_loop_pipe_sequential_init_U_n_19,
      ADDRARDADDR(3 downto 0) => ap_sig_allocacmp_idx_i6_load(3 downto 0),
      DOADO(7 downto 0) => DOADO(7 downto 0),
      ap_clk => ap_clk,
      grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_110_fu_129_ap_start_reg => grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_110_fu_129_ap_start_reg
    );
flow_control_loop_pipe_sequential_init_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_flow_control_loop_pipe_sequential_init_23
     port map (
      ADDRARDADDR(4) => flow_control_loop_pipe_sequential_init_U_n_15,
      ADDRARDADDR(3) => flow_control_loop_pipe_sequential_init_U_n_16,
      ADDRARDADDR(2) => flow_control_loop_pipe_sequential_init_U_n_17,
      ADDRARDADDR(1) => flow_control_loop_pipe_sequential_init_U_n_18,
      ADDRARDADDR(0) => flow_control_loop_pipe_sequential_init_U_n_19,
      D(2 downto 0) => D(2 downto 0),
      \ap_CS_fsm_reg[11]\(0) => \ap_CS_fsm_reg[11]\(0),
      \ap_CS_fsm_reg[13]\(2 downto 0) => \ap_CS_fsm_reg[13]\(5 downto 3),
      \ap_CS_fsm_reg[13]_0\ => \ap_CS_fsm_reg[13]_0\,
      ap_clk => ap_clk,
      ap_loop_exit_ready_pp0_iter1_reg => ap_loop_exit_ready_pp0_iter1_reg,
      ap_loop_exit_ready_pp0_iter1_reg_reg => \idx_i6_fu_40_reg_n_0_[1]\,
      ap_loop_exit_ready_pp0_iter1_reg_reg_0 => \idx_i6_fu_40_reg_n_0_[0]\,
      ap_loop_exit_ready_pp0_iter1_reg_reg_1 => \idx_i6_fu_40_reg_n_0_[3]\,
      ap_loop_init_int_reg_0 => flow_control_loop_pipe_sequential_init_U_n_14,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      ap_sig_allocacmp_idx_i6_load(4 downto 0) => ap_sig_allocacmp_idx_i6_load(4 downto 0),
      grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_110_fu_129_ap_ready => grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_110_fu_129_ap_ready,
      grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_110_fu_129_ap_start_reg => grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_110_fu_129_ap_start_reg,
      grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_110_fu_129_ap_start_reg_reg => grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_110_fu_129_ap_start_reg_reg,
      idx_i6_fu_400 => idx_i6_fu_400,
      \idx_i6_fu_40_reg[0]\ => flow_control_loop_pipe_sequential_init_U_n_13,
      \idx_i6_fu_40_reg[2]\ => flow_control_loop_pipe_sequential_init_U_n_12,
      \idx_i6_fu_40_reg[3]\ => flow_control_loop_pipe_sequential_init_U_n_11,
      \idx_i6_fu_40_reg[4]\ => flow_control_loop_pipe_sequential_init_U_n_7,
      \idx_i6_fu_40_reg[4]_0\ => \idx_i6_fu_40_reg_n_0_[2]\,
      \idx_i6_fu_40_reg[4]_1\ => \idx_i6_fu_40_reg_n_0_[4]\,
      or_ln326_reg_2791 => or_ln326_reg_2791,
      q0_reg(3 downto 0) => q0_reg(3 downto 0),
      trunc_ln341_reg_287 => trunc_ln341_reg_287
    );
\idx_i6_fu_40_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => idx_i6_fu_400,
      D => flow_control_loop_pipe_sequential_init_U_n_14,
      Q => \idx_i6_fu_40_reg_n_0_[0]\,
      R => '0'
    );
\idx_i6_fu_40_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => idx_i6_fu_400,
      D => flow_control_loop_pipe_sequential_init_U_n_13,
      Q => \idx_i6_fu_40_reg_n_0_[1]\,
      R => '0'
    );
\idx_i6_fu_40_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => idx_i6_fu_400,
      D => flow_control_loop_pipe_sequential_init_U_n_12,
      Q => \idx_i6_fu_40_reg_n_0_[2]\,
      R => '0'
    );
\idx_i6_fu_40_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => idx_i6_fu_400,
      D => flow_control_loop_pipe_sequential_init_U_n_11,
      Q => \idx_i6_fu_40_reg_n_0_[3]\,
      R => '0'
    );
\idx_i6_fu_40_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => idx_i6_fu_400,
      D => flow_control_loop_pipe_sequential_init_U_n_7,
      Q => \idx_i6_fu_40_reg_n_0_[4]\,
      R => '0'
    );
\idx_i6_load_reg_176_pp0_iter1_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => idx_i6_load_reg_176(0),
      Q => \^idx_i6_load_reg_176_pp0_iter1_reg_reg[3]_0\(0),
      R => '0'
    );
\idx_i6_load_reg_176_pp0_iter1_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => idx_i6_load_reg_176(1),
      Q => \^idx_i6_load_reg_176_pp0_iter1_reg_reg[3]_0\(1),
      R => '0'
    );
\idx_i6_load_reg_176_pp0_iter1_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => idx_i6_load_reg_176(2),
      Q => \^idx_i6_load_reg_176_pp0_iter1_reg_reg[3]_0\(2),
      R => '0'
    );
\idx_i6_load_reg_176_pp0_iter1_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => idx_i6_load_reg_176(3),
      Q => \^idx_i6_load_reg_176_pp0_iter1_reg_reg[3]_0\(3),
      R => '0'
    );
\idx_i6_load_reg_176_pp0_iter1_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => idx_i6_load_reg_176(4),
      Q => idx_i6_load_reg_176_pp0_iter1_reg(4),
      R => '0'
    );
\idx_i6_load_reg_176_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => ap_sig_allocacmp_idx_i6_load(0),
      Q => idx_i6_load_reg_176(0),
      R => '0'
    );
\idx_i6_load_reg_176_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => ap_sig_allocacmp_idx_i6_load(1),
      Q => idx_i6_load_reg_176(1),
      R => '0'
    );
\idx_i6_load_reg_176_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => ap_sig_allocacmp_idx_i6_load(2),
      Q => idx_i6_load_reg_176(2),
      R => '0'
    );
\idx_i6_load_reg_176_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => ap_sig_allocacmp_idx_i6_load(3),
      Q => idx_i6_load_reg_176(3),
      R => '0'
    );
\idx_i6_load_reg_176_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => ap_sig_allocacmp_idx_i6_load(4),
      Q => idx_i6_load_reg_176(4),
      R => '0'
    );
\q0[7]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBB888B888B888"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter1_1,
      I1 => \ap_CS_fsm_reg[13]\(3),
      I2 => ap_enable_reg_pp0_iter1_0,
      I3 => \ap_CS_fsm_reg[13]\(1),
      I4 => \ap_CS_fsm_reg[13]\(0),
      I5 => ap_enable_reg_pp0_iter1,
      O => \q0[7]_i_2__1_n_0\
    );
\q0_reg[7]_i_1__0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \q0[7]_i_2__1_n_0\,
      I1 => \q0_reg[7]\,
      O => \^e\(0),
      S => \ap_CS_fsm_reg[13]\(2)
    );
\ram_reg_0_31_0_0_i_12__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => idx_i6_load_reg_176(0),
      I1 => \ap_CS_fsm_reg[13]\(3),
      I2 => grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_112_fu_118_lk_address0(0),
      I3 => \ap_CS_fsm_reg[13]\(1),
      I4 => grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_116_19_fu_112_lk_address0(0),
      O => \ram_reg_0_31_0_0_i_12__0_n_0\
    );
\ram_reg_0_31_0_0_i_14__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => idx_i6_load_reg_176(1),
      I1 => \ap_CS_fsm_reg[13]\(3),
      I2 => grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_112_fu_118_lk_address0(1),
      I3 => \ap_CS_fsm_reg[13]\(1),
      I4 => grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_116_19_fu_112_lk_address0(1),
      O => \ram_reg_0_31_0_0_i_14__0_n_0\
    );
\ram_reg_0_31_0_0_i_16__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2222222230333000"
    )
        port map (
      I0 => idx_i6_load_reg_176(2),
      I1 => \ap_CS_fsm_reg[13]\(2),
      I2 => grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_112_fu_118_lk_address0(2),
      I3 => \ap_CS_fsm_reg[13]\(1),
      I4 => grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_116_19_fu_112_lk_address0(2),
      I5 => \ap_CS_fsm_reg[13]\(3),
      O => \idx_i6_load_reg_176_reg[2]_0\
    );
\ram_reg_0_31_0_0_i_18__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => idx_i6_load_reg_176(3),
      I1 => \ap_CS_fsm_reg[13]\(3),
      I2 => grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_112_fu_118_lk_address0(3),
      I3 => \ap_CS_fsm_reg[13]\(1),
      I4 => grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_116_19_fu_112_lk_address0(3),
      O => \ram_reg_0_31_0_0_i_18__0_n_0\
    );
\ram_reg_0_31_0_0_i_20__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"5555CFC0"
    )
        port map (
      I0 => idx_i6_load_reg_176(4),
      I1 => grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_112_fu_118_lk_address0(4),
      I2 => \ap_CS_fsm_reg[13]\(1),
      I3 => grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_116_19_fu_112_lk_address0(4),
      I4 => \ap_CS_fsm_reg[13]\(3),
      O => \ram_reg_0_31_0_0_i_20__0_n_0\
    );
\ram_reg_0_31_0_0_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA800080"
    )
        port map (
      I0 => \^e\(0),
      I1 => ap_enable_reg_pp0_iter1,
      I2 => \ap_CS_fsm_reg[13]\(0),
      I3 => \ap_CS_fsm_reg[13]\(2),
      I4 => \q1_reg[7]\(0),
      O => p_0_in
    );
\ram_reg_0_31_0_0_i_3__0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \ram_reg_0_31_0_0_i_12__0_n_0\,
      I1 => \q1_reg[7]_0\,
      O => lk_address0(0),
      S => \ap_CS_fsm_reg[13]\(2)
    );
\ram_reg_0_31_0_0_i_4__0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \ram_reg_0_31_0_0_i_14__0_n_0\,
      I1 => \q1_reg[7]_2\,
      O => lk_address0(1),
      S => \ap_CS_fsm_reg[13]\(2)
    );
\ram_reg_0_31_0_0_i_6__0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \ram_reg_0_31_0_0_i_18__0_n_0\,
      I1 => \q1_reg[7]_1\,
      O => lk_address0(2),
      S => \ap_CS_fsm_reg[13]\(2)
    );
\ram_reg_0_31_0_0_i_7__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => add_ln114_fu_804_p2(0),
      I1 => \ap_CS_fsm_reg[13]\(2),
      I2 => \ram_reg_0_31_0_0_i_20__0_n_0\,
      O => lk_address0(3)
    );
ram_reg_i_212: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000DFD5D5D5"
    )
        port map (
      I0 => \ram_reg_i_75__4\,
      I1 => data3(7),
      I2 => \ap_CS_fsm_reg[13]\(3),
      I3 => \ap_CS_fsm_reg[13]\(1),
      I4 => \ram_reg_i_75__4_0\(1),
      I5 => \ram_reg_i_75__4_1\,
      O => grp_ClefiaKeySet192_fu_162_rk_address0(1)
    );
ram_reg_i_220: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000DFD5D5D5"
    )
        port map (
      I0 => \ram_reg_i_75__4\,
      I1 => data3(6),
      I2 => \ap_CS_fsm_reg[13]\(3),
      I3 => \ap_CS_fsm_reg[13]\(1),
      I4 => \ram_reg_i_75__4_0\(0),
      I5 => \ram_reg_i_79__5\,
      O => grp_ClefiaKeySet192_fu_162_rk_address0(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_111 is
  port (
    grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_111_fu_165_rk_we0 : out STD_LOGIC;
    \grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_111_fu_165_skey256_address0__0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    xor_ln124_reg_147 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \ap_CS_fsm_reg[13]\ : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 2 downto 0 );
    ADDRARDADDR : out STD_LOGIC_VECTOR ( 0 to 0 );
    \ap_CS_fsm_reg[13]_0\ : out STD_LOGIC;
    \ap_CS_fsm_reg[13]_1\ : out STD_LOGIC;
    grp_ClefiaKeySet192_fu_162_rk_address1 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \rk_addr_reg_141_pp0_iter1_reg_reg[0]_0\ : out STD_LOGIC;
    \rk_addr_reg_141_pp0_iter1_reg_reg[7]_0\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \rk_addr_reg_141_pp0_iter1_reg_reg[1]_0\ : out STD_LOGIC;
    \rk_addr_reg_141_pp0_iter1_reg_reg[2]_0\ : out STD_LOGIC;
    grp_ClefiaKeySet192_fu_162_rk_address0 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    ap_done_cache_reg : out STD_LOGIC;
    \ap_CS_fsm_reg[12]\ : out STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    xor_ln124_fu_119_p2 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ram_reg : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \ram_reg_i_46__8\ : in STD_LOGIC_VECTOR ( 6 downto 0 );
    grp_ClefiaKeySet256_fu_148_rk_address1 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    ram_reg_0 : in STD_LOGIC;
    ram_reg_1 : in STD_LOGIC;
    ram_reg_2 : in STD_LOGIC;
    grp_ClefiaKeySet128_fu_176_rk_address1 : in STD_LOGIC_VECTOR ( 0 to 0 );
    ram_reg_3 : in STD_LOGIC;
    ram_reg_4 : in STD_LOGIC;
    grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_111_fu_165_ap_start_reg : in STD_LOGIC;
    \ap_sig_allocacmp_idx_i44_load__0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \ram_reg_i_92__5\ : in STD_LOGIC;
    idx_i58_load_reg_147 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \ram_reg_i_92__5_0\ : in STD_LOGIC;
    rk_addr_reg_147_pp0_iter1_reg : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \ram_reg_i_92__5_1\ : in STD_LOGIC;
    O : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \ram_reg_i_83__5\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \ram_reg_i_83__5_0\ : in STD_LOGIC;
    trunc_ln341_reg_287 : in STD_LOGIC;
    ram_reg_i_228_0 : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_111;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_111 is
  signal \^d\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal add_ln121_fu_103_p2_carry_n_1 : STD_LOGIC;
  signal add_ln121_fu_103_p2_carry_n_2 : STD_LOGIC;
  signal add_ln121_fu_103_p2_carry_n_3 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter1 : STD_LOGIC;
  signal ap_loop_exit_ready_pp0_iter1_reg : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_13 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_17 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_18 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_19 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_20 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_21 : STD_LOGIC;
  signal grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_111_fu_165_ap_ready : STD_LOGIC;
  signal grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_111_fu_165_rk_address1 : STD_LOGIC_VECTOR ( 7 downto 3 );
  signal \^grp_clefiakeyset192_pipeline_vitis_loop_123_111_fu_165_skey256_address0__0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal idx_i19_fu_340 : STD_LOGIC;
  signal idx_i19_fu_341 : STD_LOGIC;
  signal \idx_i19_fu_34_reg_n_0_[0]\ : STD_LOGIC;
  signal \idx_i19_fu_34_reg_n_0_[1]\ : STD_LOGIC;
  signal \idx_i19_fu_34_reg_n_0_[2]\ : STD_LOGIC;
  signal \idx_i19_fu_34_reg_n_0_[3]\ : STD_LOGIC;
  signal \idx_i19_fu_34_reg_n_0_[4]\ : STD_LOGIC;
  signal ram_reg_i_430_n_0 : STD_LOGIC;
  signal ram_reg_i_442_n_0 : STD_LOGIC;
  signal rk_addr_reg_141 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal rk_addr_reg_141_pp0_iter1_reg : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal NLW_add_ln121_fu_103_p2_carry_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of add_ln121_fu_103_p2_carry : label is 35;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \ram_reg_i_169__0\ : label is "soft_lutpair399";
  attribute SOFT_HLUTNM of ram_reg_i_184 : label is "soft_lutpair399";
begin
  D(2 downto 0) <= \^d\(2 downto 0);
  \grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_111_fu_165_skey256_address0__0\(1 downto 0) <= \^grp_clefiakeyset192_pipeline_vitis_loop_123_111_fu_165_skey256_address0__0\(1 downto 0);
add_ln121_fu_103_p2_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => NLW_add_ln121_fu_103_p2_carry_CO_UNCONNECTED(3),
      CO(2) => add_ln121_fu_103_p2_carry_n_1,
      CO(1) => add_ln121_fu_103_p2_carry_n_2,
      CO(0) => add_ln121_fu_103_p2_carry_n_3,
      CYINIT => \^grp_clefiakeyset192_pipeline_vitis_loop_123_111_fu_165_skey256_address0__0\(0),
      DI(3 downto 1) => B"000",
      DI(0) => Q(0),
      O(3 downto 0) => grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_111_fu_165_rk_address1(7 downto 4),
      S(3 downto 1) => Q(3 downto 1),
      S(0) => flow_control_loop_pipe_sequential_init_U_n_21
    );
ap_enable_reg_pp0_iter1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => idx_i19_fu_340,
      Q => ap_enable_reg_pp0_iter1,
      R => ap_rst_n_inv
    );
ap_enable_reg_pp0_iter2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_enable_reg_pp0_iter1,
      Q => grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_111_fu_165_rk_we0,
      R => ap_rst_n_inv
    );
ap_loop_exit_ready_pp0_iter1_reg_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_111_fu_165_ap_ready,
      Q => ap_loop_exit_ready_pp0_iter1_reg,
      R => '0'
    );
flow_control_loop_pipe_sequential_init_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_flow_control_loop_pipe_sequential_init_22
     port map (
      ADDRARDADDR(0) => ADDRARDADDR(0),
      D(3) => grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_111_fu_165_rk_address1(3),
      D(2 downto 0) => \^d\(2 downto 0),
      E(0) => idx_i19_fu_341,
      Q(0) => Q(0),
      S(0) => flow_control_loop_pipe_sequential_init_U_n_21,
      \ap_CS_fsm_reg[12]\ => \ap_CS_fsm_reg[12]\,
      \ap_CS_fsm_reg[13]\ => \ap_CS_fsm_reg[13]\,
      \ap_CS_fsm_reg[13]_0\ => \ap_CS_fsm_reg[13]_0\,
      \ap_CS_fsm_reg[13]_1\ => \ap_CS_fsm_reg[13]_1\,
      ap_clk => ap_clk,
      ap_done_cache_reg_0 => ap_done_cache_reg,
      ap_loop_exit_ready_pp0_iter1_reg => ap_loop_exit_ready_pp0_iter1_reg,
      ap_loop_init_int_reg_0 => flow_control_loop_pipe_sequential_init_U_n_20,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      \ap_sig_allocacmp_idx_i44_load__0\(0) => \ap_sig_allocacmp_idx_i44_load__0\(0),
      grp_ClefiaKeySet128_fu_176_rk_address1(0) => grp_ClefiaKeySet128_fu_176_rk_address1(0),
      grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_111_fu_165_ap_ready => grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_111_fu_165_ap_ready,
      grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_111_fu_165_ap_start_reg => grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_111_fu_165_ap_start_reg,
      \grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_111_fu_165_skey256_address0__0\(1 downto 0) => \^grp_clefiakeyset192_pipeline_vitis_loop_123_111_fu_165_skey256_address0__0\(1 downto 0),
      grp_ClefiaKeySet192_fu_162_rk_address1(1 downto 0) => grp_ClefiaKeySet192_fu_162_rk_address1(1 downto 0),
      grp_ClefiaKeySet256_fu_148_rk_address1(2 downto 0) => grp_ClefiaKeySet256_fu_148_rk_address1(2 downto 0),
      idx_i19_fu_340 => idx_i19_fu_340,
      \idx_i19_fu_34_reg[0]\ => flow_control_loop_pipe_sequential_init_U_n_19,
      \idx_i19_fu_34_reg[2]\ => flow_control_loop_pipe_sequential_init_U_n_18,
      \idx_i19_fu_34_reg[3]\ => flow_control_loop_pipe_sequential_init_U_n_17,
      \idx_i19_fu_34_reg[4]\ => flow_control_loop_pipe_sequential_init_U_n_13,
      ram_reg(1 downto 0) => ram_reg(4 downto 3),
      ram_reg_0(4) => \ram_reg_i_46__8\(5),
      ram_reg_0(3 downto 0) => \ram_reg_i_46__8\(3 downto 0),
      ram_reg_1 => ram_reg_0,
      ram_reg_2 => ram_reg_1,
      ram_reg_3 => ram_reg_2,
      ram_reg_4 => ram_reg_3,
      ram_reg_5 => ram_reg_4,
      ram_reg_6(1) => grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_111_fu_165_rk_address1(6),
      ram_reg_6(0) => grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_111_fu_165_rk_address1(4),
      \rk_addr_reg_141_reg[7]\ => \idx_i19_fu_34_reg_n_0_[1]\,
      \rk_addr_reg_141_reg[7]_0\ => \idx_i19_fu_34_reg_n_0_[3]\,
      \rk_addr_reg_141_reg[7]_1\ => \idx_i19_fu_34_reg_n_0_[2]\,
      \rk_addr_reg_141_reg[7]_2\ => \idx_i19_fu_34_reg_n_0_[4]\,
      \rk_addr_reg_141_reg[7]_3\ => \idx_i19_fu_34_reg_n_0_[0]\,
      trunc_ln341_reg_287 => trunc_ln341_reg_287
    );
\idx_i19_fu_34_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => idx_i19_fu_340,
      D => flow_control_loop_pipe_sequential_init_U_n_20,
      Q => \idx_i19_fu_34_reg_n_0_[0]\,
      R => '0'
    );
\idx_i19_fu_34_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => idx_i19_fu_340,
      D => flow_control_loop_pipe_sequential_init_U_n_19,
      Q => \idx_i19_fu_34_reg_n_0_[1]\,
      R => '0'
    );
\idx_i19_fu_34_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => idx_i19_fu_340,
      D => flow_control_loop_pipe_sequential_init_U_n_18,
      Q => \idx_i19_fu_34_reg_n_0_[2]\,
      R => '0'
    );
\idx_i19_fu_34_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => idx_i19_fu_340,
      D => flow_control_loop_pipe_sequential_init_U_n_17,
      Q => \idx_i19_fu_34_reg_n_0_[3]\,
      R => '0'
    );
\idx_i19_fu_34_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => idx_i19_fu_340,
      D => flow_control_loop_pipe_sequential_init_U_n_13,
      Q => \idx_i19_fu_34_reg_n_0_[4]\,
      R => '0'
    );
\ram_reg_i_169__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_111_fu_165_rk_address1(7),
      I1 => ram_reg(4),
      I2 => \ram_reg_i_46__8\(6),
      O => grp_ClefiaKeySet192_fu_162_rk_address1(3)
    );
ram_reg_i_184: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_111_fu_165_rk_address1(5),
      I1 => ram_reg(4),
      I2 => \ram_reg_i_46__8\(4),
      O => grp_ClefiaKeySet192_fu_162_rk_address1(2)
    );
ram_reg_i_228: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFAAEAEAAAAAAAAA"
    )
        port map (
      I0 => ram_reg_i_430_n_0,
      I1 => ram_reg(0),
      I2 => O(1),
      I3 => \ram_reg_i_83__5\(1),
      I4 => ram_reg(2),
      I5 => \ram_reg_i_83__5_0\,
      O => grp_ClefiaKeySet192_fu_162_rk_address0(1)
    );
ram_reg_i_235: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFAAEAEAAAAAAAAA"
    )
        port map (
      I0 => ram_reg_i_442_n_0,
      I1 => ram_reg(0),
      I2 => O(0),
      I3 => \ram_reg_i_83__5\(0),
      I4 => ram_reg(2),
      I5 => \ram_reg_i_83__5_0\,
      O => grp_ClefiaKeySet192_fu_162_rk_address0(0)
    );
ram_reg_i_250: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888F888FFFFF888"
    )
        port map (
      I0 => \ram_reg_i_92__5\,
      I1 => rk_addr_reg_141_pp0_iter1_reg(2),
      I2 => idx_i58_load_reg_147(2),
      I3 => \ram_reg_i_92__5_0\,
      I4 => rk_addr_reg_147_pp0_iter1_reg(2),
      I5 => \ram_reg_i_92__5_1\,
      O => \rk_addr_reg_141_pp0_iter1_reg_reg[2]_0\
    );
ram_reg_i_261: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888F888FFFFF888"
    )
        port map (
      I0 => \ram_reg_i_92__5\,
      I1 => rk_addr_reg_141_pp0_iter1_reg(1),
      I2 => idx_i58_load_reg_147(1),
      I3 => \ram_reg_i_92__5_0\,
      I4 => rk_addr_reg_147_pp0_iter1_reg(1),
      I5 => \ram_reg_i_92__5_1\,
      O => \rk_addr_reg_141_pp0_iter1_reg_reg[1]_0\
    );
ram_reg_i_269: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888F888FFFFF888"
    )
        port map (
      I0 => \ram_reg_i_92__5\,
      I1 => rk_addr_reg_141_pp0_iter1_reg(0),
      I2 => idx_i58_load_reg_147(0),
      I3 => \ram_reg_i_92__5_0\,
      I4 => rk_addr_reg_147_pp0_iter1_reg(0),
      I5 => \ram_reg_i_92__5_1\,
      O => \rk_addr_reg_141_pp0_iter1_reg_reg[0]_0\
    );
ram_reg_i_430: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EECCEECCFCCCCCCC"
    )
        port map (
      I0 => rk_addr_reg_141_pp0_iter1_reg(5),
      I1 => ram_reg_i_228_0,
      I2 => rk_addr_reg_147_pp0_iter1_reg(4),
      I3 => trunc_ln341_reg_287,
      I4 => ram_reg(1),
      I5 => ram_reg(4),
      O => ram_reg_i_430_n_0
    );
ram_reg_i_442: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFA0A0C000"
    )
        port map (
      I0 => rk_addr_reg_141_pp0_iter1_reg(4),
      I1 => rk_addr_reg_147_pp0_iter1_reg(3),
      I2 => trunc_ln341_reg_287,
      I3 => ram_reg(1),
      I4 => ram_reg(4),
      I5 => ram_reg_i_228_0,
      O => ram_reg_i_442_n_0
    );
\rk_addr_reg_141_pp0_iter1_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => rk_addr_reg_141(0),
      Q => rk_addr_reg_141_pp0_iter1_reg(0),
      R => '0'
    );
\rk_addr_reg_141_pp0_iter1_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => rk_addr_reg_141(1),
      Q => rk_addr_reg_141_pp0_iter1_reg(1),
      R => '0'
    );
\rk_addr_reg_141_pp0_iter1_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => rk_addr_reg_141(2),
      Q => rk_addr_reg_141_pp0_iter1_reg(2),
      R => '0'
    );
\rk_addr_reg_141_pp0_iter1_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => rk_addr_reg_141(3),
      Q => \rk_addr_reg_141_pp0_iter1_reg_reg[7]_0\(0),
      R => '0'
    );
\rk_addr_reg_141_pp0_iter1_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => rk_addr_reg_141(4),
      Q => rk_addr_reg_141_pp0_iter1_reg(4),
      R => '0'
    );
\rk_addr_reg_141_pp0_iter1_reg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => rk_addr_reg_141(5),
      Q => rk_addr_reg_141_pp0_iter1_reg(5),
      R => '0'
    );
\rk_addr_reg_141_pp0_iter1_reg_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => rk_addr_reg_141(6),
      Q => \rk_addr_reg_141_pp0_iter1_reg_reg[7]_0\(1),
      R => '0'
    );
\rk_addr_reg_141_pp0_iter1_reg_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => rk_addr_reg_141(7),
      Q => \rk_addr_reg_141_pp0_iter1_reg_reg[7]_0\(2),
      R => '0'
    );
\rk_addr_reg_141_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => idx_i19_fu_341,
      D => \^d\(0),
      Q => rk_addr_reg_141(0),
      R => '0'
    );
\rk_addr_reg_141_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => idx_i19_fu_341,
      D => \^d\(1),
      Q => rk_addr_reg_141(1),
      R => '0'
    );
\rk_addr_reg_141_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => idx_i19_fu_341,
      D => \^d\(2),
      Q => rk_addr_reg_141(2),
      R => '0'
    );
\rk_addr_reg_141_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => idx_i19_fu_341,
      D => grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_111_fu_165_rk_address1(3),
      Q => rk_addr_reg_141(3),
      R => '0'
    );
\rk_addr_reg_141_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => idx_i19_fu_341,
      D => grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_111_fu_165_rk_address1(4),
      Q => rk_addr_reg_141(4),
      R => '0'
    );
\rk_addr_reg_141_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => idx_i19_fu_341,
      D => grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_111_fu_165_rk_address1(5),
      Q => rk_addr_reg_141(5),
      R => '0'
    );
\rk_addr_reg_141_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => idx_i19_fu_341,
      D => grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_111_fu_165_rk_address1(6),
      Q => rk_addr_reg_141(6),
      R => '0'
    );
\rk_addr_reg_141_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => idx_i19_fu_341,
      D => grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_111_fu_165_rk_address1(7),
      Q => rk_addr_reg_141(7),
      R => '0'
    );
\xor_ln124_reg_147_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => xor_ln124_fu_119_p2(0),
      Q => xor_ln124_reg_147(0),
      R => '0'
    );
\xor_ln124_reg_147_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => xor_ln124_fu_119_p2(1),
      Q => xor_ln124_reg_147(1),
      R => '0'
    );
\xor_ln124_reg_147_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => xor_ln124_fu_119_p2(2),
      Q => xor_ln124_reg_147(2),
      R => '0'
    );
\xor_ln124_reg_147_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => xor_ln124_fu_119_p2(3),
      Q => xor_ln124_reg_147(3),
      R => '0'
    );
\xor_ln124_reg_147_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => xor_ln124_fu_119_p2(4),
      Q => xor_ln124_reg_147(4),
      R => '0'
    );
\xor_ln124_reg_147_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => xor_ln124_fu_119_p2(5),
      Q => xor_ln124_reg_147(5),
      R => '0'
    );
\xor_ln124_reg_147_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => xor_ln124_fu_119_p2(6),
      Q => xor_ln124_reg_147(6),
      R => '0'
    );
\xor_ln124_reg_147_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => xor_ln124_fu_119_p2(7),
      Q => xor_ln124_reg_147(7),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_112 is
  port (
    ap_enable_reg_pp0_iter1 : out STD_LOGIC;
    O : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \idx_i29_load_reg_170_pp0_iter1_reg_reg[3]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    ADDRBWRADDR : out STD_LOGIC_VECTOR ( 8 downto 0 );
    D : out STD_LOGIC_VECTOR ( 2 downto 0 );
    ap_enable_reg_pp0_iter2_reg_0 : out STD_LOGIC;
    grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_112_fu_118_ap_start_reg_reg : out STD_LOGIC;
    grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_112_fu_118_lk_address0 : out STD_LOGIC_VECTOR ( 4 downto 0 );
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_112_fu_118_ap_start_reg : in STD_LOGIC;
    \ram_reg_i_161__0\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \ap_CS_fsm_reg[7]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    trunc_ln341_reg_287 : in STD_LOGIC;
    \ap_CS_fsm_reg[9]\ : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    ap_enable_reg_pp0_iter1_0 : in STD_LOGIC;
    grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_110_fu_129_rk_we0 : in STD_LOGIC;
    q0_reg : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_112;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_112 is
  signal \^addrbwraddr\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal add_ln121_3_fu_142_p2_carry_i_1_n_0 : STD_LOGIC;
  signal add_ln121_3_fu_142_p2_carry_n_1 : STD_LOGIC;
  signal add_ln121_3_fu_142_p2_carry_n_2 : STD_LOGIC;
  signal add_ln121_3_fu_142_p2_carry_n_3 : STD_LOGIC;
  signal add_ln124_fu_109_p2 : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \^ap_enable_reg_pp0_iter1\ : STD_LOGIC;
  signal ap_loop_exit_ready_pp0_iter1_reg : STD_LOGIC;
  signal ap_sig_allocacmp_idx_i29_load : STD_LOGIC_VECTOR ( 4 to 4 );
  signal grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_112_fu_118_ap_ready : STD_LOGIC;
  signal \^grp_clefiakeyset192_pipeline_vitis_loop_123_112_fu_118_lk_address0\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_112_fu_118_rk_we0 : STD_LOGIC;
  signal idx_i29_fu_400 : STD_LOGIC;
  signal \idx_i29_fu_40_reg_n_0_[0]\ : STD_LOGIC;
  signal \idx_i29_fu_40_reg_n_0_[1]\ : STD_LOGIC;
  signal \idx_i29_fu_40_reg_n_0_[2]\ : STD_LOGIC;
  signal \idx_i29_fu_40_reg_n_0_[3]\ : STD_LOGIC;
  signal \idx_i29_fu_40_reg_n_0_[4]\ : STD_LOGIC;
  signal idx_i29_load_reg_170_pp0_iter1_reg : STD_LOGIC_VECTOR ( 4 to 4 );
  signal \^idx_i29_load_reg_170_pp0_iter1_reg_reg[3]_0\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_add_ln121_3_fu_142_p2_carry_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of add_ln121_3_fu_142_p2_carry : label is 35;
begin
  ADDRBWRADDR(8 downto 0) <= \^addrbwraddr\(8 downto 0);
  ap_enable_reg_pp0_iter1 <= \^ap_enable_reg_pp0_iter1\;
  grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_112_fu_118_lk_address0(4 downto 0) <= \^grp_clefiakeyset192_pipeline_vitis_loop_123_112_fu_118_lk_address0\(4 downto 0);
  \idx_i29_load_reg_170_pp0_iter1_reg_reg[3]_0\(3 downto 0) <= \^idx_i29_load_reg_170_pp0_iter1_reg_reg[3]_0\(3 downto 0);
add_ln121_3_fu_142_p2_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => NLW_add_ln121_3_fu_142_p2_carry_CO_UNCONNECTED(3),
      CO(2) => add_ln121_3_fu_142_p2_carry_n_1,
      CO(1) => add_ln121_3_fu_142_p2_carry_n_2,
      CO(0) => add_ln121_3_fu_142_p2_carry_n_3,
      CYINIT => \^idx_i29_load_reg_170_pp0_iter1_reg_reg[3]_0\(3),
      DI(3 downto 1) => B"000",
      DI(0) => Q(0),
      O(3 downto 0) => O(3 downto 0),
      S(3 downto 1) => Q(3 downto 1),
      S(0) => add_ln121_3_fu_142_p2_carry_i_1_n_0
    );
add_ln121_3_fu_142_p2_carry_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(0),
      I1 => idx_i29_load_reg_170_pp0_iter1_reg(4),
      O => add_ln121_3_fu_142_p2_carry_i_1_n_0
    );
ap_enable_reg_pp0_iter1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => idx_i29_fu_400,
      Q => \^ap_enable_reg_pp0_iter1\,
      R => ap_rst_n_inv
    );
ap_enable_reg_pp0_iter2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^ap_enable_reg_pp0_iter1\,
      Q => grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_112_fu_118_rk_we0,
      R => ap_rst_n_inv
    );
ap_loop_exit_ready_pp0_iter1_reg_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_112_fu_118_ap_ready,
      Q => ap_loop_exit_ready_pp0_iter1_reg,
      R => '0'
    );
flow_control_loop_pipe_sequential_init_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_flow_control_loop_pipe_sequential_init_21
     port map (
      ADDRBWRADDR(7 downto 2) => \^addrbwraddr\(8 downto 3),
      ADDRBWRADDR(1 downto 0) => \^addrbwraddr\(1 downto 0),
      D(2 downto 0) => D(2 downto 0),
      add_ln124_fu_109_p2(4 downto 0) => add_ln124_fu_109_p2(4 downto 0),
      \ap_CS_fsm_reg[7]\(0) => \ap_CS_fsm_reg[7]\(0),
      \ap_CS_fsm_reg[9]\(3 downto 0) => \ram_reg_i_161__0\(4 downto 1),
      \ap_CS_fsm_reg[9]_0\ => \ap_CS_fsm_reg[9]\,
      ap_clk => ap_clk,
      ap_loop_exit_ready_pp0_iter1_reg => ap_loop_exit_ready_pp0_iter1_reg,
      ap_loop_exit_ready_pp0_iter1_reg_reg => \idx_i29_fu_40_reg_n_0_[1]\,
      ap_loop_exit_ready_pp0_iter1_reg_reg_0 => \idx_i29_fu_40_reg_n_0_[0]\,
      ap_loop_exit_ready_pp0_iter1_reg_reg_1 => \idx_i29_fu_40_reg_n_0_[3]\,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      ap_sig_allocacmp_idx_i29_load(0) => ap_sig_allocacmp_idx_i29_load(4),
      grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_112_fu_118_ap_ready => grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_112_fu_118_ap_ready,
      grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_112_fu_118_ap_start_reg => grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_112_fu_118_ap_start_reg,
      grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_112_fu_118_ap_start_reg_reg => grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_112_fu_118_ap_start_reg_reg,
      idx_i29_fu_400 => idx_i29_fu_400,
      \idx_i29_fu_40_reg[2]\ => \^addrbwraddr\(2),
      \idx_i29_fu_40_reg[4]\ => \idx_i29_fu_40_reg_n_0_[2]\,
      \idx_i29_fu_40_reg[4]_0\ => \idx_i29_fu_40_reg_n_0_[4]\,
      q0_reg(3 downto 0) => q0_reg(3 downto 0),
      trunc_ln341_reg_287 => trunc_ln341_reg_287
    );
\idx_i29_fu_40_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => idx_i29_fu_400,
      D => add_ln124_fu_109_p2(0),
      Q => \idx_i29_fu_40_reg_n_0_[0]\,
      R => '0'
    );
\idx_i29_fu_40_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => idx_i29_fu_400,
      D => add_ln124_fu_109_p2(1),
      Q => \idx_i29_fu_40_reg_n_0_[1]\,
      R => '0'
    );
\idx_i29_fu_40_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => idx_i29_fu_400,
      D => add_ln124_fu_109_p2(2),
      Q => \idx_i29_fu_40_reg_n_0_[2]\,
      R => '0'
    );
\idx_i29_fu_40_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => idx_i29_fu_400,
      D => add_ln124_fu_109_p2(3),
      Q => \idx_i29_fu_40_reg_n_0_[3]\,
      R => '0'
    );
\idx_i29_fu_40_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => idx_i29_fu_400,
      D => add_ln124_fu_109_p2(4),
      Q => \idx_i29_fu_40_reg_n_0_[4]\,
      R => '0'
    );
\idx_i29_load_reg_170_pp0_iter1_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \^grp_clefiakeyset192_pipeline_vitis_loop_123_112_fu_118_lk_address0\(0),
      Q => \^idx_i29_load_reg_170_pp0_iter1_reg_reg[3]_0\(0),
      R => '0'
    );
\idx_i29_load_reg_170_pp0_iter1_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \^grp_clefiakeyset192_pipeline_vitis_loop_123_112_fu_118_lk_address0\(1),
      Q => \^idx_i29_load_reg_170_pp0_iter1_reg_reg[3]_0\(1),
      R => '0'
    );
\idx_i29_load_reg_170_pp0_iter1_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \^grp_clefiakeyset192_pipeline_vitis_loop_123_112_fu_118_lk_address0\(2),
      Q => \^idx_i29_load_reg_170_pp0_iter1_reg_reg[3]_0\(2),
      R => '0'
    );
\idx_i29_load_reg_170_pp0_iter1_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \^grp_clefiakeyset192_pipeline_vitis_loop_123_112_fu_118_lk_address0\(3),
      Q => \^idx_i29_load_reg_170_pp0_iter1_reg_reg[3]_0\(3),
      R => '0'
    );
\idx_i29_load_reg_170_pp0_iter1_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \^grp_clefiakeyset192_pipeline_vitis_loop_123_112_fu_118_lk_address0\(4),
      Q => idx_i29_load_reg_170_pp0_iter1_reg(4),
      R => '0'
    );
\idx_i29_load_reg_170_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \^addrbwraddr\(0),
      Q => \^grp_clefiakeyset192_pipeline_vitis_loop_123_112_fu_118_lk_address0\(0),
      R => '0'
    );
\idx_i29_load_reg_170_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \^addrbwraddr\(1),
      Q => \^grp_clefiakeyset192_pipeline_vitis_loop_123_112_fu_118_lk_address0\(1),
      R => '0'
    );
\idx_i29_load_reg_170_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \^addrbwraddr\(2),
      Q => \^grp_clefiakeyset192_pipeline_vitis_loop_123_112_fu_118_lk_address0\(2),
      R => '0'
    );
\idx_i29_load_reg_170_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \^addrbwraddr\(3),
      Q => \^grp_clefiakeyset192_pipeline_vitis_loop_123_112_fu_118_lk_address0\(3),
      R => '0'
    );
\idx_i29_load_reg_170_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => ap_sig_allocacmp_idx_i29_load(4),
      Q => \^grp_clefiakeyset192_pipeline_vitis_loop_123_112_fu_118_lk_address0\(4),
      R => '0'
    );
ram_reg_i_362: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF0000B888B888"
    )
        port map (
      I0 => grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_112_fu_118_rk_we0,
      I1 => \ram_reg_i_161__0\(2),
      I2 => ap_enable_reg_pp0_iter1_0,
      I3 => \ram_reg_i_161__0\(0),
      I4 => grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_110_fu_129_rk_we0,
      I5 => \ram_reg_i_161__0\(5),
      O => ap_enable_reg_pp0_iter2_reg_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_113 is
  port (
    D : out STD_LOGIC_VECTOR ( 6 downto 0 );
    \ap_sig_allocacmp_idx_i44_load__0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    ap_enable_reg_pp0_iter2_reg_0 : out STD_LOGIC;
    grp_ClefiaKeySet192_fu_162_rk_ce0 : out STD_LOGIC;
    \rk_addr_reg_147_pp0_iter1_reg_reg[6]_0\ : out STD_LOGIC;
    \rk_addr_reg_147_pp0_iter1_reg_reg[5]_0\ : out STD_LOGIC_VECTOR ( 5 downto 0 );
    \ap_CS_fsm_reg[9]\ : out STD_LOGIC;
    grp_ClefiaDoubleSwap_1_fu_157_ap_start_reg0 : out STD_LOGIC;
    ap_done_cache_reg : out STD_LOGIC;
    \ap_CS_fsm_reg[8]\ : out STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    ram_reg : in STD_LOGIC;
    ram_reg_0 : in STD_LOGIC;
    grp_ClefiaKeySet256_fu_148_rk_ce0 : in STD_LOGIC;
    grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_113_fu_148_ap_start_reg : in STD_LOGIC;
    grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_111_fu_165_rk_we0 : in STD_LOGIC;
    \ram_reg_i_161__0_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    trunc_ln341_reg_287 : in STD_LOGIC;
    \ram_reg_i_150__2\ : in STD_LOGIC;
    \ram_reg_i_150__2_0\ : in STD_LOGIC;
    ram_reg_i_220 : in STD_LOGIC;
    ram_reg_i_212 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ap_enable_reg_pp0_iter1 : in STD_LOGIC;
    grp_ClefiaDoubleSwap_1_fu_157_ap_start_reg_reg : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_113;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_113 is
  signal \^d\ : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal add_ln121_fu_109_p2_carry_n_1 : STD_LOGIC;
  signal add_ln121_fu_109_p2_carry_n_2 : STD_LOGIC;
  signal add_ln121_fu_109_p2_carry_n_3 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter1_0 : STD_LOGIC;
  signal ap_loop_exit_ready_pp0_iter1_reg : STD_LOGIC;
  signal \^ap_sig_allocacmp_idx_i44_load__0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal flow_control_loop_pipe_sequential_init_U_n_12 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_13 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_14 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_15 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_16 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_7 : STD_LOGIC;
  signal grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_113_fu_148_ap_ready : STD_LOGIC;
  signal grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_113_fu_148_rk_address1 : STD_LOGIC_VECTOR ( 3 to 3 );
  signal grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_113_fu_148_rk_we0 : STD_LOGIC;
  signal \^grp_clefiakeyset192_fu_162_rk_ce0\ : STD_LOGIC;
  signal idx_i44_fu_340 : STD_LOGIC;
  signal idx_i44_fu_341 : STD_LOGIC;
  signal \idx_i44_fu_34_reg_n_0_[0]\ : STD_LOGIC;
  signal \idx_i44_fu_34_reg_n_0_[1]\ : STD_LOGIC;
  signal \idx_i44_fu_34_reg_n_0_[2]\ : STD_LOGIC;
  signal \idx_i44_fu_34_reg_n_0_[3]\ : STD_LOGIC;
  signal \idx_i44_fu_34_reg_n_0_[4]\ : STD_LOGIC;
  signal ram_reg_i_361_n_0 : STD_LOGIC;
  signal rk_addr_reg_147 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal rk_addr_reg_147_pp0_iter1_reg : STD_LOGIC_VECTOR ( 7 downto 6 );
  signal NLW_add_ln121_fu_109_p2_carry_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of add_ln121_fu_109_p2_carry : label is 35;
begin
  D(6 downto 0) <= \^d\(6 downto 0);
  \ap_sig_allocacmp_idx_i44_load__0\(1 downto 0) <= \^ap_sig_allocacmp_idx_i44_load__0\(1 downto 0);
  grp_ClefiaKeySet192_fu_162_rk_ce0 <= \^grp_clefiakeyset192_fu_162_rk_ce0\;
add_ln121_fu_109_p2_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => NLW_add_ln121_fu_109_p2_carry_CO_UNCONNECTED(3),
      CO(2) => add_ln121_fu_109_p2_carry_n_1,
      CO(1) => add_ln121_fu_109_p2_carry_n_2,
      CO(0) => add_ln121_fu_109_p2_carry_n_3,
      CYINIT => \^ap_sig_allocacmp_idx_i44_load__0\(0),
      DI(3 downto 1) => B"000",
      DI(0) => Q(0),
      O(3 downto 0) => \^d\(6 downto 3),
      S(3 downto 1) => Q(3 downto 1),
      S(0) => flow_control_loop_pipe_sequential_init_U_n_16
    );
ap_enable_reg_pp0_iter1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => idx_i44_fu_340,
      Q => ap_enable_reg_pp0_iter1_0,
      R => ap_rst_n_inv
    );
ap_enable_reg_pp0_iter2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_enable_reg_pp0_iter1_0,
      Q => grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_113_fu_148_rk_we0,
      R => ap_rst_n_inv
    );
ap_loop_exit_ready_pp0_iter1_reg_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_113_fu_148_ap_ready,
      Q => ap_loop_exit_ready_pp0_iter1_reg,
      R => '0'
    );
flow_control_loop_pipe_sequential_init_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_flow_control_loop_pipe_sequential_init_20
     port map (
      D(3) => grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_113_fu_148_rk_address1(3),
      D(2 downto 0) => \^d\(2 downto 0),
      E(0) => idx_i44_fu_341,
      Q(0) => Q(0),
      S(0) => flow_control_loop_pipe_sequential_init_U_n_16,
      \ap_CS_fsm_reg[8]\ => \ap_CS_fsm_reg[8]\,
      ap_clk => ap_clk,
      ap_done_cache_reg_0 => ap_done_cache_reg,
      ap_loop_exit_ready_pp0_iter1_reg => ap_loop_exit_ready_pp0_iter1_reg,
      ap_loop_init_int_reg_0 => flow_control_loop_pipe_sequential_init_U_n_15,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      \ap_sig_allocacmp_idx_i44_load__0\(1 downto 0) => \^ap_sig_allocacmp_idx_i44_load__0\(1 downto 0),
      grp_ClefiaDoubleSwap_1_fu_157_ap_start_reg0 => grp_ClefiaDoubleSwap_1_fu_157_ap_start_reg0,
      grp_ClefiaDoubleSwap_1_fu_157_ap_start_reg_reg(2 downto 0) => \ram_reg_i_161__0_0\(2 downto 0),
      grp_ClefiaDoubleSwap_1_fu_157_ap_start_reg_reg_0 => grp_ClefiaDoubleSwap_1_fu_157_ap_start_reg_reg,
      grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_113_fu_148_ap_ready => grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_113_fu_148_ap_ready,
      grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_113_fu_148_ap_start_reg => grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_113_fu_148_ap_start_reg,
      idx_i44_fu_340 => idx_i44_fu_340,
      \idx_i44_fu_34_reg[0]\ => flow_control_loop_pipe_sequential_init_U_n_14,
      \idx_i44_fu_34_reg[2]\ => flow_control_loop_pipe_sequential_init_U_n_13,
      \idx_i44_fu_34_reg[3]\ => flow_control_loop_pipe_sequential_init_U_n_12,
      \idx_i44_fu_34_reg[4]\ => flow_control_loop_pipe_sequential_init_U_n_7,
      \rk_addr_reg_147_reg[7]\ => \idx_i44_fu_34_reg_n_0_[4]\,
      \rk_addr_reg_147_reg[7]_0\ => \idx_i44_fu_34_reg_n_0_[3]\,
      \rk_addr_reg_147_reg[7]_1\ => \idx_i44_fu_34_reg_n_0_[1]\,
      \rk_addr_reg_147_reg[7]_2\ => \idx_i44_fu_34_reg_n_0_[0]\,
      \rk_addr_reg_147_reg[7]_3\ => \idx_i44_fu_34_reg_n_0_[2]\,
      trunc_ln341_reg_287 => trunc_ln341_reg_287
    );
\idx_i44_fu_34_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => idx_i44_fu_340,
      D => flow_control_loop_pipe_sequential_init_U_n_15,
      Q => \idx_i44_fu_34_reg_n_0_[0]\,
      R => '0'
    );
\idx_i44_fu_34_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => idx_i44_fu_340,
      D => flow_control_loop_pipe_sequential_init_U_n_14,
      Q => \idx_i44_fu_34_reg_n_0_[1]\,
      R => '0'
    );
\idx_i44_fu_34_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => idx_i44_fu_340,
      D => flow_control_loop_pipe_sequential_init_U_n_13,
      Q => \idx_i44_fu_34_reg_n_0_[2]\,
      R => '0'
    );
\idx_i44_fu_34_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => idx_i44_fu_340,
      D => flow_control_loop_pipe_sequential_init_U_n_12,
      Q => \idx_i44_fu_34_reg_n_0_[3]\,
      R => '0'
    );
\idx_i44_fu_34_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => idx_i44_fu_340,
      D => flow_control_loop_pipe_sequential_init_U_n_7,
      Q => \idx_i44_fu_34_reg_n_0_[4]\,
      R => '0'
    );
\ram_reg_i_161__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFEAAAEAAAEAAA"
    )
        port map (
      I0 => ram_reg_i_361_n_0,
      I1 => grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_111_fu_165_rk_we0,
      I2 => \ram_reg_i_161__0_0\(2),
      I3 => trunc_ln341_reg_287,
      I4 => \ram_reg_i_150__2\,
      I5 => \ram_reg_i_150__2_0\,
      O => \^grp_clefiakeyset192_fu_162_rk_ce0\
    );
ram_reg_i_361: unisim.vcomponents.LUT6
    generic map(
      INIT => X"33BF008000800080"
    )
        port map (
      I0 => grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_113_fu_148_rk_we0,
      I1 => trunc_ln341_reg_287,
      I2 => \ram_reg_i_161__0_0\(1),
      I3 => \ram_reg_i_161__0_0\(2),
      I4 => \ram_reg_i_161__0_0\(3),
      I5 => ap_enable_reg_pp0_iter1,
      O => ram_reg_i_361_n_0
    );
ram_reg_i_407: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0200F200"
    )
        port map (
      I0 => \ram_reg_i_161__0_0\(1),
      I1 => rk_addr_reg_147_pp0_iter1_reg(7),
      I2 => \ram_reg_i_161__0_0\(2),
      I3 => trunc_ln341_reg_287,
      I4 => ram_reg_i_212(1),
      O => \ap_CS_fsm_reg[9]\
    );
ram_reg_i_419: unisim.vcomponents.LUT6
    generic map(
      INIT => X"337F0040FF7FCC40"
    )
        port map (
      I0 => rk_addr_reg_147_pp0_iter1_reg(6),
      I1 => trunc_ln341_reg_287,
      I2 => \ram_reg_i_161__0_0\(1),
      I3 => \ram_reg_i_161__0_0\(2),
      I4 => ram_reg_i_220,
      I5 => ram_reg_i_212(0),
      O => \rk_addr_reg_147_pp0_iter1_reg_reg[6]_0\
    );
\ram_reg_i_43__10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D0DD"
    )
        port map (
      I0 => \^grp_clefiakeyset192_fu_162_rk_ce0\,
      I1 => ram_reg,
      I2 => ram_reg_0,
      I3 => grp_ClefiaKeySet256_fu_148_rk_ce0,
      O => ap_enable_reg_pp0_iter2_reg_0
    );
\rk_addr_reg_147_pp0_iter1_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => rk_addr_reg_147(0),
      Q => \rk_addr_reg_147_pp0_iter1_reg_reg[5]_0\(0),
      R => '0'
    );
\rk_addr_reg_147_pp0_iter1_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => rk_addr_reg_147(1),
      Q => \rk_addr_reg_147_pp0_iter1_reg_reg[5]_0\(1),
      R => '0'
    );
\rk_addr_reg_147_pp0_iter1_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => rk_addr_reg_147(2),
      Q => \rk_addr_reg_147_pp0_iter1_reg_reg[5]_0\(2),
      R => '0'
    );
\rk_addr_reg_147_pp0_iter1_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => rk_addr_reg_147(3),
      Q => \rk_addr_reg_147_pp0_iter1_reg_reg[5]_0\(3),
      R => '0'
    );
\rk_addr_reg_147_pp0_iter1_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => rk_addr_reg_147(4),
      Q => \rk_addr_reg_147_pp0_iter1_reg_reg[5]_0\(4),
      R => '0'
    );
\rk_addr_reg_147_pp0_iter1_reg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => rk_addr_reg_147(5),
      Q => \rk_addr_reg_147_pp0_iter1_reg_reg[5]_0\(5),
      R => '0'
    );
\rk_addr_reg_147_pp0_iter1_reg_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => rk_addr_reg_147(6),
      Q => rk_addr_reg_147_pp0_iter1_reg(6),
      R => '0'
    );
\rk_addr_reg_147_pp0_iter1_reg_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => rk_addr_reg_147(7),
      Q => rk_addr_reg_147_pp0_iter1_reg(7),
      R => '0'
    );
\rk_addr_reg_147_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => idx_i44_fu_341,
      D => \^d\(0),
      Q => rk_addr_reg_147(0),
      R => '0'
    );
\rk_addr_reg_147_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => idx_i44_fu_341,
      D => \^d\(1),
      Q => rk_addr_reg_147(1),
      R => '0'
    );
\rk_addr_reg_147_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => idx_i44_fu_341,
      D => \^d\(2),
      Q => rk_addr_reg_147(2),
      R => '0'
    );
\rk_addr_reg_147_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => idx_i44_fu_341,
      D => grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_113_fu_148_rk_address1(3),
      Q => rk_addr_reg_147(3),
      R => '0'
    );
\rk_addr_reg_147_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => idx_i44_fu_341,
      D => \^d\(3),
      Q => rk_addr_reg_147(4),
      R => '0'
    );
\rk_addr_reg_147_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => idx_i44_fu_341,
      D => \^d\(4),
      Q => rk_addr_reg_147(5),
      R => '0'
    );
\rk_addr_reg_147_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => idx_i44_fu_341,
      D => \^d\(5),
      Q => rk_addr_reg_147(6),
      R => '0'
    );
\rk_addr_reg_147_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => idx_i44_fu_341,
      D => \^d\(6),
      Q => rk_addr_reg_147(7),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_114 is
  port (
    ap_enable_reg_pp0_iter1 : out STD_LOGIC;
    \ap_CS_fsm_reg[7]\ : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \ap_CS_fsm_reg[7]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \idx_i58_fu_32_reg[3]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \ap_CS_fsm_reg[13]\ : out STD_LOGIC;
    \idx_i58_fu_32_reg[3]_1\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \ap_CS_fsm_reg[13]_0\ : out STD_LOGIC;
    grp_ClefiaKeySet192_fu_162_ap_ready : out STD_LOGIC;
    \ap_CS_fsm_reg[14]\ : out STD_LOGIC;
    \idx_i58_load_reg_147_reg[2]_0\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \trunc_ln341_reg_287_reg[0]\ : out STD_LOGIC;
    \ap_CS_fsm_reg[14]_0\ : out STD_LOGIC;
    grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_114_fu_140_ap_start_reg_reg : out STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \ap_CS_fsm_reg[7]_1\ : in STD_LOGIC;
    grp_fu_226_p2 : in STD_LOGIC;
    grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_114_fu_140_ap_start_reg : in STD_LOGIC;
    \q1_reg[7]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \q1_reg[5]\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \q0_reg[5]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    trunc_ln341_reg_287 : in STD_LOGIC;
    \q0_reg[5]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \g0_b4__4_i_1\ : in STD_LOGIC;
    \g0_b5__4_i_1\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    grp_ClefiaKeySet192_fu_162_ap_start_reg : in STD_LOGIC;
    grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_114_fu_140_ap_start_reg0 : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    \ram_reg_i_89__5\ : in STD_LOGIC;
    \ram_reg_i_89__5_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \ram_reg_i_89__5_1\ : in STD_LOGIC;
    \ram_reg_i_89__5_2\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_114;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_114 is
  signal add_ln124_fu_88_p2 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal ap_sig_allocacmp_idx_i58_load : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal idx_i58_fu_320 : STD_LOGIC;
  signal \^idx_i58_fu_32_reg[3]_1\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \idx_i58_fu_32_reg_n_0_[0]\ : STD_LOGIC;
  signal \idx_i58_fu_32_reg_n_0_[1]\ : STD_LOGIC;
  signal \idx_i58_fu_32_reg_n_0_[2]\ : STD_LOGIC;
  signal \idx_i58_fu_32_reg_n_0_[3]\ : STD_LOGIC;
  signal idx_i58_load_reg_147 : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of ram_reg_i_553 : label is "soft_lutpair421";
  attribute SOFT_HLUTNM of ram_reg_i_561 : label is "soft_lutpair421";
begin
  \idx_i58_fu_32_reg[3]_1\(1 downto 0) <= \^idx_i58_fu_32_reg[3]_1\(1 downto 0);
ap_enable_reg_pp0_iter1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => idx_i58_fu_320,
      Q => ap_enable_reg_pp0_iter1,
      R => ap_rst_n_inv
    );
flow_control_loop_pipe_sequential_init_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_flow_control_loop_pipe_sequential_init_19
     port map (
      D(1 downto 0) => D(1 downto 0),
      Q(0) => Q(0),
      add_ln124_fu_88_p2(3 downto 0) => add_ln124_fu_88_p2(3 downto 0),
      \ap_CS_fsm_reg[13]\ => \ap_CS_fsm_reg[13]\,
      \ap_CS_fsm_reg[13]_0\ => \ap_CS_fsm_reg[13]_0\,
      \ap_CS_fsm_reg[7]\ => \ap_CS_fsm_reg[7]\,
      \ap_CS_fsm_reg[7]_0\(0) => \ap_CS_fsm_reg[7]_0\(0),
      \ap_CS_fsm_reg[7]_1\ => \ap_CS_fsm_reg[7]_1\,
      ap_clk => ap_clk,
      ap_enable_reg_pp0_iter1_reg => \idx_i58_fu_32_reg_n_0_[2]\,
      ap_enable_reg_pp0_iter1_reg_0 => \idx_i58_fu_32_reg_n_0_[1]\,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      ap_sig_allocacmp_idx_i58_load(1 downto 0) => ap_sig_allocacmp_idx_i58_load(1 downto 0),
      \g0_b4__4_i_1_0\ => \g0_b4__4_i_1\,
      \g0_b5__4_i_1_0\(1 downto 0) => \g0_b5__4_i_1\(1 downto 0),
      grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_114_fu_140_ap_start_reg => grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_114_fu_140_ap_start_reg,
      grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_114_fu_140_ap_start_reg0 => grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_114_fu_140_ap_start_reg0,
      grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_114_fu_140_ap_start_reg_reg => grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_114_fu_140_ap_start_reg_reg,
      grp_ClefiaKeySet192_fu_162_ap_ready => grp_ClefiaKeySet192_fu_162_ap_ready,
      grp_ClefiaKeySet192_fu_162_ap_start_reg => grp_ClefiaKeySet192_fu_162_ap_start_reg,
      grp_fu_226_p2 => grp_fu_226_p2,
      idx_i58_fu_320 => idx_i58_fu_320,
      \idx_i58_fu_32_reg[3]\(3 downto 0) => \idx_i58_fu_32_reg[3]_0\(3 downto 0),
      \idx_i58_fu_32_reg[3]_0\(1 downto 0) => \^idx_i58_fu_32_reg[3]_1\(1 downto 0),
      \idx_i58_load_reg_147_reg[0]\ => \idx_i58_fu_32_reg_n_0_[0]\,
      \q0_reg[5]\(1 downto 0) => \q0_reg[5]\(1 downto 0),
      \q0_reg[5]_0\(1 downto 0) => \q0_reg[5]_0\(1 downto 0),
      \q1_reg[5]\(4 downto 0) => \q1_reg[5]\(4 downto 0),
      \q1_reg[7]\ => \idx_i58_fu_32_reg_n_0_[3]\,
      \q1_reg[7]_0\(3 downto 0) => \q1_reg[7]\(3 downto 0),
      trunc_ln341_reg_287 => trunc_ln341_reg_287
    );
\idx_i58_fu_32_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => idx_i58_fu_320,
      D => add_ln124_fu_88_p2(0),
      Q => \idx_i58_fu_32_reg_n_0_[0]\,
      R => '0'
    );
\idx_i58_fu_32_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => idx_i58_fu_320,
      D => add_ln124_fu_88_p2(1),
      Q => \idx_i58_fu_32_reg_n_0_[1]\,
      R => '0'
    );
\idx_i58_fu_32_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => idx_i58_fu_320,
      D => add_ln124_fu_88_p2(2),
      Q => \idx_i58_fu_32_reg_n_0_[2]\,
      R => '0'
    );
\idx_i58_fu_32_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => idx_i58_fu_320,
      D => add_ln124_fu_88_p2(3),
      Q => \idx_i58_fu_32_reg_n_0_[3]\,
      R => '0'
    );
\idx_i58_load_reg_147_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => ap_sig_allocacmp_idx_i58_load(0),
      Q => \idx_i58_load_reg_147_reg[2]_0\(0),
      R => '0'
    );
\idx_i58_load_reg_147_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => ap_sig_allocacmp_idx_i58_load(1),
      Q => \idx_i58_load_reg_147_reg[2]_0\(1),
      R => '0'
    );
\idx_i58_load_reg_147_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \^idx_i58_fu_32_reg[3]_1\(0),
      Q => \idx_i58_load_reg_147_reg[2]_0\(2),
      R => '0'
    );
\idx_i58_load_reg_147_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \^idx_i58_fu_32_reg[3]_1\(1),
      Q => idx_i58_load_reg_147(3),
      R => '0'
    );
ram_reg_i_243: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF2020000F202"
    )
        port map (
      I0 => \q1_reg[5]\(4),
      I1 => idx_i58_load_reg_147(3),
      I2 => \ram_reg_i_89__5\,
      I3 => \ram_reg_i_89__5_0\(0),
      I4 => \ram_reg_i_89__5_1\,
      I5 => \ram_reg_i_89__5_2\(0),
      O => \ap_CS_fsm_reg[14]\
    );
ram_reg_i_553: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \q1_reg[5]\(4),
      I1 => idx_i58_load_reg_147(3),
      O => \ap_CS_fsm_reg[14]_0\
    );
ram_reg_i_561: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00570000"
    )
        port map (
      I0 => trunc_ln341_reg_287,
      I1 => \q1_reg[5]\(2),
      I2 => \q1_reg[5]\(3),
      I3 => idx_i58_load_reg_147(3),
      I4 => \q1_reg[5]\(4),
      O => \trunc_ln341_reg_287_reg[0]\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_ClefiaKeySet256_Pipeline_VITIS_LOOP_116_1 is
  port (
    ap_enable_reg_pp0_iter1 : out STD_LOGIC;
    \idx_fu_30_reg[4]_0\ : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    ADDRBWRADDR : out STD_LOGIC_VECTOR ( 0 to 0 );
    \zext_ln114_reg_98_reg[4]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \q0_reg[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_done_cache_reg : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_116_1_fu_84_ap_start_reg : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    grp_ClefiaKeySet256_fu_148_ap_start_reg : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_ClefiaKeySet256_Pipeline_VITIS_LOOP_116_1;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_ClefiaKeySet256_Pipeline_VITIS_LOOP_116_1 is
  signal add_ln117_fu_74_p2 : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal ap_loop_exit_ready_pp0_iter1_reg : STD_LOGIC;
  signal ap_sig_allocacmp_idx_load : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal flow_control_loop_pipe_sequential_init_U_n_18 : STD_LOGIC;
  signal grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_116_1_fu_84_fin_address0 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal idx_fu_300 : STD_LOGIC;
  signal \idx_fu_30_reg_n_0_[0]\ : STD_LOGIC;
  signal \idx_fu_30_reg_n_0_[1]\ : STD_LOGIC;
  signal \idx_fu_30_reg_n_0_[2]\ : STD_LOGIC;
  signal \idx_fu_30_reg_n_0_[3]\ : STD_LOGIC;
  signal \idx_fu_30_reg_n_0_[4]\ : STD_LOGIC;
  signal p_0_out : STD_LOGIC_VECTOR ( 7 downto 0 );
begin
ap_enable_reg_pp0_iter1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_116_1_fu_84_ap_start_reg,
      Q => ap_enable_reg_pp0_iter1,
      R => ap_done_cache_reg
    );
ap_loop_exit_ready_pp0_iter1_reg_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => flow_control_loop_pipe_sequential_init_U_n_18,
      Q => ap_loop_exit_ready_pp0_iter1_reg,
      R => '0'
    );
flow_control_loop_pipe_sequential_init_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_flow_control_loop_pipe_sequential_init_10
     port map (
      D(7 downto 5) => p_0_out(7 downto 5),
      D(4) => add_ln117_fu_74_p2(0),
      D(3 downto 0) => p_0_out(3 downto 0),
      Q(1 downto 0) => Q(1 downto 0),
      add_ln117_fu_74_p2(3 downto 0) => add_ln117_fu_74_p2(4 downto 1),
      \ap_CS_fsm_reg[1]\(1 downto 0) => D(1 downto 0),
      ap_clk => ap_clk,
      ap_done_cache_reg_0 => ap_done_cache_reg,
      ap_loop_exit_ready_pp0_iter1_reg => ap_loop_exit_ready_pp0_iter1_reg,
      ap_rst_n => ap_rst_n,
      ap_sig_allocacmp_idx_load(4 downto 0) => ap_sig_allocacmp_idx_load(4 downto 0),
      grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_116_1_fu_84_ap_start_reg => grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_116_1_fu_84_ap_start_reg,
      grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_116_1_fu_84_ap_start_reg_reg => flow_control_loop_pipe_sequential_init_U_n_18,
      grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_116_1_fu_84_ap_start_reg_reg_0 => \idx_fu_30_reg_n_0_[4]\,
      grp_ClefiaKeySet256_fu_148_ap_start_reg => grp_ClefiaKeySet256_fu_148_ap_start_reg,
      idx_fu_300 => idx_fu_300,
      \idx_fu_30_reg[4]\ => \idx_fu_30_reg[4]_0\,
      \idx_fu_30_reg[4]_0\ => \idx_fu_30_reg_n_0_[3]\,
      \idx_fu_30_reg[4]_1\ => \idx_fu_30_reg_n_0_[1]\,
      \zext_ln114_reg_98_reg[0]\ => \idx_fu_30_reg_n_0_[0]\,
      \zext_ln114_reg_98_reg[2]\ => \idx_fu_30_reg_n_0_[2]\
    );
\idx_fu_30_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => idx_fu_300,
      D => add_ln117_fu_74_p2(0),
      Q => \idx_fu_30_reg_n_0_[0]\,
      R => '0'
    );
\idx_fu_30_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => idx_fu_300,
      D => add_ln117_fu_74_p2(1),
      Q => \idx_fu_30_reg_n_0_[1]\,
      R => '0'
    );
\idx_fu_30_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => idx_fu_300,
      D => add_ln117_fu_74_p2(2),
      Q => \idx_fu_30_reg_n_0_[2]\,
      R => '0'
    );
\idx_fu_30_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => idx_fu_300,
      D => add_ln117_fu_74_p2(3),
      Q => \idx_fu_30_reg_n_0_[3]\,
      R => '0'
    );
\idx_fu_30_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => idx_fu_300,
      D => add_ln117_fu_74_p2(4),
      Q => \idx_fu_30_reg_n_0_[4]\,
      R => '0'
    );
\ram_reg_i_11__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => Q(2),
      I1 => grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_116_1_fu_84_fin_address0(0),
      O => ADDRBWRADDR(0)
    );
skey_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_ClefiaKeySet256_Pipeline_VITIS_LOOP_116_1_skey_ROM_AUTO_1R_11
     port map (
      D(7 downto 5) => p_0_out(7 downto 5),
      D(4) => add_ln117_fu_74_p2(0),
      D(3 downto 0) => p_0_out(3 downto 0),
      ap_clk => ap_clk,
      grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_116_1_fu_84_ap_start_reg => grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_116_1_fu_84_ap_start_reg,
      \q0_reg[7]_0\(7 downto 0) => \q0_reg[7]\(7 downto 0)
    );
\zext_ln114_reg_98_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => ap_sig_allocacmp_idx_load(0),
      Q => grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_116_1_fu_84_fin_address0(0),
      R => '0'
    );
\zext_ln114_reg_98_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => ap_sig_allocacmp_idx_load(1),
      Q => \zext_ln114_reg_98_reg[4]_0\(0),
      R => '0'
    );
\zext_ln114_reg_98_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => ap_sig_allocacmp_idx_load(2),
      Q => \zext_ln114_reg_98_reg[4]_0\(1),
      R => '0'
    );
\zext_ln114_reg_98_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => ap_sig_allocacmp_idx_load(3),
      Q => \zext_ln114_reg_98_reg[4]_0\(2),
      R => '0'
    );
\zext_ln114_reg_98_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => ap_sig_allocacmp_idx_load(4),
      Q => \zext_ln114_reg_98_reg[4]_0\(3),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_ClefiaKeySet256_Pipeline_VITIS_LOOP_116_13 is
  port (
    ap_enable_reg_pp0_iter1 : out STD_LOGIC;
    \ap_CS_fsm_reg[4]\ : out STD_LOGIC;
    ADDRBWRADDR : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \idx31_fu_30_reg[4]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_116_13_fu_112_lk_address0 : out STD_LOGIC_VECTOR ( 4 downto 0 );
    ap_done_cache_reg : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_116_13_fu_112_ap_start_reg : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ADDRARDADDR : in STD_LOGIC_VECTOR ( 1 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_rst_n : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_ClefiaKeySet256_Pipeline_VITIS_LOOP_116_13;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_ClefiaKeySet256_Pipeline_VITIS_LOOP_116_13 is
  signal ap_loop_exit_ready_pp0_iter1_reg : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_10 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_14 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_15 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_16 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_17 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_4 : STD_LOGIC;
  signal grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_116_13_fu_112_fout_address0 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal idx31_fu_300 : STD_LOGIC;
  signal \^idx31_fu_30_reg[4]_0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \idx31_fu_30_reg_n_0_[0]\ : STD_LOGIC;
  signal \idx31_fu_30_reg_n_0_[1]\ : STD_LOGIC;
  signal \idx31_fu_30_reg_n_0_[2]\ : STD_LOGIC;
  signal \idx31_fu_30_reg_n_0_[3]\ : STD_LOGIC;
  signal \idx31_fu_30_reg_n_0_[4]\ : STD_LOGIC;
begin
  \idx31_fu_30_reg[4]_0\(1 downto 0) <= \^idx31_fu_30_reg[4]_0\(1 downto 0);
ap_enable_reg_pp0_iter1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_116_13_fu_112_ap_start_reg,
      Q => ap_enable_reg_pp0_iter1,
      R => ap_done_cache_reg
    );
ap_loop_exit_ready_pp0_iter1_reg_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => flow_control_loop_pipe_sequential_init_U_n_10,
      Q => ap_loop_exit_ready_pp0_iter1_reg,
      R => '0'
    );
flow_control_loop_pipe_sequential_init_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_flow_control_loop_pipe_sequential_init_12
     port map (
      ADDRARDADDR(1 downto 0) => ADDRARDADDR(1 downto 0),
      ADDRBWRADDR(2 downto 0) => ADDRBWRADDR(2 downto 0),
      D(1 downto 0) => D(1 downto 0),
      E(0) => E(0),
      Q(1 downto 0) => Q(1 downto 0),
      \ap_CS_fsm_reg[4]\ => \ap_CS_fsm_reg[4]\,
      ap_clk => ap_clk,
      ap_done_cache_reg_0 => ap_done_cache_reg,
      ap_loop_exit_ready_pp0_iter1_reg => ap_loop_exit_ready_pp0_iter1_reg,
      ap_loop_init_int_reg_0 => flow_control_loop_pipe_sequential_init_U_n_17,
      ap_rst_n => ap_rst_n,
      grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_116_13_fu_112_ap_start_reg => grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_116_13_fu_112_ap_start_reg,
      grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_116_13_fu_112_ap_start_reg_reg => flow_control_loop_pipe_sequential_init_U_n_10,
      grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_116_13_fu_112_ap_start_reg_reg_0 => \idx31_fu_30_reg_n_0_[4]\,
      grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_116_13_fu_112_fout_address0(2 downto 1) => grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_116_13_fu_112_fout_address0(3 downto 2),
      grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_116_13_fu_112_fout_address0(0) => grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_116_13_fu_112_fout_address0(0),
      idx31_fu_300 => idx31_fu_300,
      \idx31_fu_30_reg[1]\ => flow_control_loop_pipe_sequential_init_U_n_15,
      \idx31_fu_30_reg[1]_0\ => flow_control_loop_pipe_sequential_init_U_n_16,
      \idx31_fu_30_reg[2]\ => flow_control_loop_pipe_sequential_init_U_n_4,
      \idx31_fu_30_reg[3]\ => flow_control_loop_pipe_sequential_init_U_n_14,
      \idx31_fu_30_reg[4]\(1 downto 0) => \^idx31_fu_30_reg[4]_0\(1 downto 0),
      \idx31_fu_30_reg[4]_0\ => \idx31_fu_30_reg_n_0_[1]\,
      \idx31_fu_30_reg[4]_1\ => \idx31_fu_30_reg_n_0_[0]\,
      ram_reg => \idx31_fu_30_reg_n_0_[2]\,
      ram_reg_0 => \idx31_fu_30_reg_n_0_[3]\
    );
\idx31_fu_30_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => idx31_fu_300,
      D => flow_control_loop_pipe_sequential_init_U_n_17,
      Q => \idx31_fu_30_reg_n_0_[0]\,
      R => '0'
    );
\idx31_fu_30_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => idx31_fu_300,
      D => flow_control_loop_pipe_sequential_init_U_n_16,
      Q => \idx31_fu_30_reg_n_0_[1]\,
      R => '0'
    );
\idx31_fu_30_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => idx31_fu_300,
      D => flow_control_loop_pipe_sequential_init_U_n_15,
      Q => \idx31_fu_30_reg_n_0_[2]\,
      R => '0'
    );
\idx31_fu_30_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => idx31_fu_300,
      D => flow_control_loop_pipe_sequential_init_U_n_14,
      Q => \idx31_fu_30_reg_n_0_[3]\,
      R => '0'
    );
\idx31_fu_30_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => idx31_fu_300,
      D => flow_control_loop_pipe_sequential_init_U_n_4,
      Q => \idx31_fu_30_reg_n_0_[4]\,
      R => '0'
    );
\zext_ln114_reg_98_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_116_13_fu_112_fout_address0(0),
      Q => grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_116_13_fu_112_lk_address0(0),
      R => '0'
    );
\zext_ln114_reg_98_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \^idx31_fu_30_reg[4]_0\(0),
      Q => grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_116_13_fu_112_lk_address0(1),
      R => '0'
    );
\zext_ln114_reg_98_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_116_13_fu_112_fout_address0(2),
      Q => grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_116_13_fu_112_lk_address0(2),
      R => '0'
    );
\zext_ln114_reg_98_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_116_13_fu_112_fout_address0(3),
      Q => grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_116_13_fu_112_lk_address0(3),
      R => '0'
    );
\zext_ln114_reg_98_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \^idx31_fu_30_reg[4]_0\(1),
      Q => grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_116_13_fu_112_lk_address0(4),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_1 is
  port (
    \q0_reg[7]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    ap_enable_reg_pp0_iter1 : out STD_LOGIC;
    \ap_CS_fsm_reg[2]\ : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \zext_ln121_reg_136_reg[0]_0\ : out STD_LOGIC;
    \zext_ln121_reg_136_reg[3]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \zext_ln121_reg_136_reg[1]_0\ : out STD_LOGIC;
    \zext_ln121_reg_136_reg[2]_0\ : out STD_LOGIC;
    \ap_CS_fsm_reg[7]\ : out STD_LOGIC;
    \ap_CS_fsm_reg[7]_0\ : out STD_LOGIC;
    \ap_CS_fsm_reg[7]_1\ : out STD_LOGIC;
    grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_1_fu_104_ap_start_reg : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    ap_done_cache_reg : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \ap_CS_fsm_reg[3]\ : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    \ram_reg_i_92__5\ : in STD_LOGIC;
    \ram_reg_i_92__5_0\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \ram_reg_i_92__5_1\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    DOBDO : in STD_LOGIC_VECTOR ( 2 downto 0 );
    q0 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    DOADO : in STD_LOGIC_VECTOR ( 2 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_1;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_1 is
  signal add_ln124_fu_90_p2 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal ap_sig_allocacmp_idx_i_load : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal flow_control_loop_pipe_sequential_init_U_n_10 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_8 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_9 : STD_LOGIC;
  signal idx_i_fu_340 : STD_LOGIC;
  signal idx_i_fu_341 : STD_LOGIC;
  signal \idx_i_fu_34_reg_n_0_[0]\ : STD_LOGIC;
  signal \idx_i_fu_34_reg_n_0_[1]\ : STD_LOGIC;
  signal \idx_i_fu_34_reg_n_0_[2]\ : STD_LOGIC;
  signal \idx_i_fu_34_reg_n_0_[3]\ : STD_LOGIC;
  signal zext_ln121_reg_136_reg : STD_LOGIC_VECTOR ( 2 downto 0 );
begin
ap_enable_reg_pp0_iter1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => idx_i_fu_340,
      Q => ap_enable_reg_pp0_iter1,
      R => ap_done_cache_reg
    );
flow_control_loop_pipe_sequential_init_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_flow_control_loop_pipe_sequential_init_2
     port map (
      D(1 downto 0) => D(1 downto 0),
      E(0) => idx_i_fu_341,
      Q(1 downto 0) => Q(1 downto 0),
      add_ln124_fu_90_p2(3 downto 0) => add_ln124_fu_90_p2(3 downto 0),
      \ap_CS_fsm_reg[2]\ => \ap_CS_fsm_reg[2]\,
      \ap_CS_fsm_reg[3]\ => \ap_CS_fsm_reg[3]\,
      ap_clk => ap_clk,
      ap_done_cache_reg_0 => ap_done_cache_reg,
      ap_rst_n => ap_rst_n,
      grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_1_fu_104_ap_start_reg => grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_1_fu_104_ap_start_reg,
      idx_i_fu_340 => idx_i_fu_340,
      \idx_i_fu_34_reg[1]\ => flow_control_loop_pipe_sequential_init_U_n_9,
      \idx_i_fu_34_reg[2]\ => flow_control_loop_pipe_sequential_init_U_n_8,
      \idx_i_fu_34_reg[3]\ => flow_control_loop_pipe_sequential_init_U_n_10,
      \idx_i_fu_34_reg[3]_0\(3 downto 0) => ap_sig_allocacmp_idx_i_load(3 downto 0),
      \zext_ln121_reg_136_reg[0]\ => \idx_i_fu_34_reg_n_0_[0]\,
      \zext_ln121_reg_136_reg[3]\ => \idx_i_fu_34_reg_n_0_[2]\,
      \zext_ln121_reg_136_reg[3]_0\ => \idx_i_fu_34_reg_n_0_[1]\,
      \zext_ln121_reg_136_reg[3]_1\ => \idx_i_fu_34_reg_n_0_[3]\
    );
\idx_i_fu_34_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => idx_i_fu_340,
      D => add_ln124_fu_90_p2(0),
      Q => \idx_i_fu_34_reg_n_0_[0]\,
      R => '0'
    );
\idx_i_fu_34_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => idx_i_fu_340,
      D => add_ln124_fu_90_p2(1),
      Q => \idx_i_fu_34_reg_n_0_[1]\,
      R => '0'
    );
\idx_i_fu_34_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => idx_i_fu_340,
      D => add_ln124_fu_90_p2(2),
      Q => \idx_i_fu_34_reg_n_0_[2]\,
      R => '0'
    );
\idx_i_fu_34_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => idx_i_fu_340,
      D => add_ln124_fu_90_p2(3),
      Q => \idx_i_fu_34_reg_n_0_[3]\,
      R => '0'
    );
ram_reg_i_248: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAA8080000A808"
    )
        port map (
      I0 => \ram_reg_i_92__5\,
      I1 => zext_ln121_reg_136_reg(2),
      I2 => Q(2),
      I3 => \ram_reg_i_92__5_0\(2),
      I4 => Q(3),
      I5 => \ram_reg_i_92__5_1\(2),
      O => \zext_ln121_reg_136_reg[2]_0\
    );
ram_reg_i_259: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAA8080000A808"
    )
        port map (
      I0 => \ram_reg_i_92__5\,
      I1 => zext_ln121_reg_136_reg(1),
      I2 => Q(2),
      I3 => \ram_reg_i_92__5_0\(1),
      I4 => Q(3),
      I5 => \ram_reg_i_92__5_1\(1),
      O => \zext_ln121_reg_136_reg[1]_0\
    );
ram_reg_i_267: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAA8080000A808"
    )
        port map (
      I0 => \ram_reg_i_92__5\,
      I1 => zext_ln121_reg_136_reg(0),
      I2 => Q(2),
      I3 => \ram_reg_i_92__5_0\(0),
      I4 => Q(3),
      I5 => \ram_reg_i_92__5_1\(0),
      O => \zext_ln121_reg_136_reg[0]_0\
    );
skey_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_1_skey_ROM_AUTO_1R
     port map (
      DOADO(2 downto 0) => DOADO(2 downto 0),
      DOBDO(2 downto 0) => DOBDO(2 downto 0),
      Q(1 downto 0) => Q(3 downto 2),
      add_ln124_fu_90_p2(0) => add_ln124_fu_90_p2(0),
      \ap_CS_fsm_reg[7]\ => \ap_CS_fsm_reg[7]\,
      \ap_CS_fsm_reg[7]_0\ => \ap_CS_fsm_reg[7]_0\,
      \ap_CS_fsm_reg[7]_1\ => \ap_CS_fsm_reg[7]_1\,
      ap_clk => ap_clk,
      grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_1_fu_104_ap_start_reg => grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_1_fu_104_ap_start_reg,
      q0(2 downto 0) => q0(2 downto 0),
      \q0_reg[5]_0\ => flow_control_loop_pipe_sequential_init_U_n_9,
      \q0_reg[6]_0\ => flow_control_loop_pipe_sequential_init_U_n_8,
      \q0_reg[7]_0\(0) => \q0_reg[7]\(0),
      \q0_reg[7]_1\ => flow_control_loop_pipe_sequential_init_U_n_10
    );
\zext_ln121_reg_136_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => idx_i_fu_341,
      D => ap_sig_allocacmp_idx_i_load(0),
      Q => zext_ln121_reg_136_reg(0),
      R => '0'
    );
\zext_ln121_reg_136_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => idx_i_fu_341,
      D => ap_sig_allocacmp_idx_i_load(1),
      Q => zext_ln121_reg_136_reg(1),
      R => '0'
    );
\zext_ln121_reg_136_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => idx_i_fu_341,
      D => ap_sig_allocacmp_idx_i_load(2),
      Q => zext_ln121_reg_136_reg(2),
      R => '0'
    );
\zext_ln121_reg_136_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => idx_i_fu_341,
      D => ap_sig_allocacmp_idx_i_load(3),
      Q => \zext_ln121_reg_136_reg[3]_0\(0),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_14 is
  port (
    grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_14_fu_129_rk_we0 : out STD_LOGIC;
    DOADO : out STD_LOGIC_VECTOR ( 7 downto 0 );
    O : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \idx_i6_load_reg_176_pp0_iter1_reg_reg[3]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_14_fu_129_ap_start_reg_reg : out STD_LOGIC;
    \ap_CS_fsm_reg[8]\ : out STD_LOGIC;
    p_0_in : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    lk_address0 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    D : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \idx_i6_load_reg_176_reg[2]_0\ : out STD_LOGIC;
    ap_done_cache_reg : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_14_fu_129_ap_start_reg : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \ap_CS_fsm_reg[11]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \ap_CS_fsm_reg[13]\ : in STD_LOGIC_VECTOR ( 6 downto 0 );
    grp_ClefiaKeySet192_fu_162_rk_address0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    ram_reg : in STD_LOGIC;
    ram_reg_0 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    icmp_ln395_reg_250 : in STD_LOGIC;
    ap_enable_reg_pp0_iter1 : in STD_LOGIC;
    \q1_reg[7]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[7]\ : in STD_LOGIC;
    \q1_reg[7]_0\ : in STD_LOGIC;
    \q1_reg[7]_1\ : in STD_LOGIC;
    \ram_reg_i_79__5_0\ : in STD_LOGIC;
    \ram_reg_i_79__5_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \ram_reg_i_79__5_2\ : in STD_LOGIC;
    trunc_ln374_reg_287 : in STD_LOGIC;
    \ap_CS_fsm_reg[13]_0\ : in STD_LOGIC;
    \q1_reg[7]_2\ : in STD_LOGIC;
    ap_enable_reg_pp0_iter1_0 : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    add_ln114_fu_804_p2 : in STD_LOGIC_VECTOR ( 0 to 0 );
    grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_16_fu_118_lk_address0 : in STD_LOGIC_VECTOR ( 4 downto 0 );
    grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_116_13_fu_112_lk_address0 : in STD_LOGIC_VECTOR ( 4 downto 0 );
    q0_reg : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_14;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_14 is
  signal \^e\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal add_ln121_2_fu_148_p2_carry_i_1_n_0 : STD_LOGIC;
  signal add_ln121_2_fu_148_p2_carry_n_1 : STD_LOGIC;
  signal add_ln121_2_fu_148_p2_carry_n_2 : STD_LOGIC;
  signal add_ln121_2_fu_148_p2_carry_n_3 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter1_1 : STD_LOGIC;
  signal ap_loop_exit_ready_pp0_iter1_reg : STD_LOGIC;
  signal ap_sig_allocacmp_idx_i6_load : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal data3 : STD_LOGIC_VECTOR ( 6 to 6 );
  signal flow_control_loop_pipe_sequential_init_U_n_12 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_13 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_14 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_15 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_16 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_17 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_18 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_19 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_20 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_8 : STD_LOGIC;
  signal grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_14_fu_129_ap_ready : STD_LOGIC;
  signal grp_ClefiaKeySet256_fu_148_rk_address0 : STD_LOGIC_VECTOR ( 6 to 6 );
  signal idx_i6_fu_400 : STD_LOGIC;
  signal \idx_i6_fu_40_reg_n_0_[0]\ : STD_LOGIC;
  signal \idx_i6_fu_40_reg_n_0_[1]\ : STD_LOGIC;
  signal \idx_i6_fu_40_reg_n_0_[2]\ : STD_LOGIC;
  signal \idx_i6_fu_40_reg_n_0_[3]\ : STD_LOGIC;
  signal \idx_i6_fu_40_reg_n_0_[4]\ : STD_LOGIC;
  signal idx_i6_load_reg_176 : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal idx_i6_load_reg_176_pp0_iter1_reg : STD_LOGIC_VECTOR ( 4 to 4 );
  signal \^idx_i6_load_reg_176_pp0_iter1_reg_reg[3]_0\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \q0[7]_i_2_n_0\ : STD_LOGIC;
  signal ram_reg_0_31_0_0_i_12_n_0 : STD_LOGIC;
  signal ram_reg_0_31_0_0_i_14_n_0 : STD_LOGIC;
  signal ram_reg_0_31_0_0_i_18_n_0 : STD_LOGIC;
  signal ram_reg_0_31_0_0_i_20_n_0 : STD_LOGIC;
  signal NLW_add_ln121_2_fu_148_p2_carry_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of add_ln121_2_fu_148_p2_carry : label is 35;
begin
  E(0) <= \^e\(0);
  \idx_i6_load_reg_176_pp0_iter1_reg_reg[3]_0\(3 downto 0) <= \^idx_i6_load_reg_176_pp0_iter1_reg_reg[3]_0\(3 downto 0);
add_ln121_2_fu_148_p2_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => NLW_add_ln121_2_fu_148_p2_carry_CO_UNCONNECTED(3),
      CO(2) => add_ln121_2_fu_148_p2_carry_n_1,
      CO(1) => add_ln121_2_fu_148_p2_carry_n_2,
      CO(0) => add_ln121_2_fu_148_p2_carry_n_3,
      CYINIT => \^idx_i6_load_reg_176_pp0_iter1_reg_reg[3]_0\(3),
      DI(3 downto 1) => B"000",
      DI(0) => Q(0),
      O(3) => O(2),
      O(2) => data3(6),
      O(1 downto 0) => O(1 downto 0),
      S(3 downto 1) => Q(3 downto 1),
      S(0) => add_ln121_2_fu_148_p2_carry_i_1_n_0
    );
add_ln121_2_fu_148_p2_carry_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(0),
      I1 => idx_i6_load_reg_176_pp0_iter1_reg(4),
      O => add_ln121_2_fu_148_p2_carry_i_1_n_0
    );
ap_enable_reg_pp0_iter1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => idx_i6_fu_400,
      Q => ap_enable_reg_pp0_iter1_1,
      R => ap_done_cache_reg
    );
ap_enable_reg_pp0_iter2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_enable_reg_pp0_iter1_1,
      Q => grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_14_fu_129_rk_we0,
      R => ap_done_cache_reg
    );
ap_loop_exit_ready_pp0_iter1_reg_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_14_fu_129_ap_ready,
      Q => ap_loop_exit_ready_pp0_iter1_reg,
      R => '0'
    );
con256_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_16_con256_ROM_AUTO_1R
     port map (
      ADDRARDADDR(8) => flow_control_loop_pipe_sequential_init_U_n_16,
      ADDRARDADDR(7) => flow_control_loop_pipe_sequential_init_U_n_17,
      ADDRARDADDR(6) => flow_control_loop_pipe_sequential_init_U_n_18,
      ADDRARDADDR(5) => flow_control_loop_pipe_sequential_init_U_n_19,
      ADDRARDADDR(4) => flow_control_loop_pipe_sequential_init_U_n_20,
      ADDRARDADDR(3 downto 0) => ap_sig_allocacmp_idx_i6_load(3 downto 0),
      DOADO(7 downto 0) => DOADO(7 downto 0),
      ap_clk => ap_clk,
      grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_14_fu_129_ap_start_reg => grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_14_fu_129_ap_start_reg
    );
flow_control_loop_pipe_sequential_init_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_flow_control_loop_pipe_sequential_init_9
     port map (
      ADDRARDADDR(4) => flow_control_loop_pipe_sequential_init_U_n_16,
      ADDRARDADDR(3) => flow_control_loop_pipe_sequential_init_U_n_17,
      ADDRARDADDR(2) => flow_control_loop_pipe_sequential_init_U_n_18,
      ADDRARDADDR(1) => flow_control_loop_pipe_sequential_init_U_n_19,
      ADDRARDADDR(0) => flow_control_loop_pipe_sequential_init_U_n_20,
      D(2 downto 0) => D(2 downto 0),
      \ap_CS_fsm_reg[11]\(0) => \ap_CS_fsm_reg[11]\(0),
      \ap_CS_fsm_reg[13]\(3 downto 1) => \ap_CS_fsm_reg[13]\(6 downto 4),
      \ap_CS_fsm_reg[13]\(0) => \ap_CS_fsm_reg[13]\(1),
      \ap_CS_fsm_reg[13]_0\ => \ap_CS_fsm_reg[13]_0\,
      ap_clk => ap_clk,
      ap_done_cache_reg_0 => ap_done_cache_reg,
      ap_loop_exit_ready_pp0_iter1_reg => ap_loop_exit_ready_pp0_iter1_reg,
      ap_loop_exit_ready_pp0_iter1_reg_reg => \idx_i6_fu_40_reg_n_0_[1]\,
      ap_loop_exit_ready_pp0_iter1_reg_reg_0 => \idx_i6_fu_40_reg_n_0_[0]\,
      ap_loop_exit_ready_pp0_iter1_reg_reg_1 => \idx_i6_fu_40_reg_n_0_[3]\,
      ap_loop_init_int_reg_0 => flow_control_loop_pipe_sequential_init_U_n_15,
      ap_rst_n => ap_rst_n,
      ap_sig_allocacmp_idx_i6_load(4 downto 0) => ap_sig_allocacmp_idx_i6_load(4 downto 0),
      grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_14_fu_129_ap_ready => grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_14_fu_129_ap_ready,
      grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_14_fu_129_ap_start_reg => grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_14_fu_129_ap_start_reg,
      grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_14_fu_129_ap_start_reg_reg => grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_14_fu_129_ap_start_reg_reg,
      idx_i6_fu_400 => idx_i6_fu_400,
      \idx_i6_fu_40_reg[0]\ => flow_control_loop_pipe_sequential_init_U_n_14,
      \idx_i6_fu_40_reg[2]\ => flow_control_loop_pipe_sequential_init_U_n_13,
      \idx_i6_fu_40_reg[3]\ => flow_control_loop_pipe_sequential_init_U_n_12,
      \idx_i6_fu_40_reg[4]\ => flow_control_loop_pipe_sequential_init_U_n_8,
      \idx_i6_fu_40_reg[4]_0\ => \idx_i6_fu_40_reg_n_0_[2]\,
      \idx_i6_fu_40_reg[4]_1\ => \idx_i6_fu_40_reg_n_0_[4]\,
      q0_reg(3 downto 0) => q0_reg(3 downto 0),
      trunc_ln374_reg_287 => trunc_ln374_reg_287
    );
\idx_i6_fu_40_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => idx_i6_fu_400,
      D => flow_control_loop_pipe_sequential_init_U_n_15,
      Q => \idx_i6_fu_40_reg_n_0_[0]\,
      R => '0'
    );
\idx_i6_fu_40_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => idx_i6_fu_400,
      D => flow_control_loop_pipe_sequential_init_U_n_14,
      Q => \idx_i6_fu_40_reg_n_0_[1]\,
      R => '0'
    );
\idx_i6_fu_40_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => idx_i6_fu_400,
      D => flow_control_loop_pipe_sequential_init_U_n_13,
      Q => \idx_i6_fu_40_reg_n_0_[2]\,
      R => '0'
    );
\idx_i6_fu_40_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => idx_i6_fu_400,
      D => flow_control_loop_pipe_sequential_init_U_n_12,
      Q => \idx_i6_fu_40_reg_n_0_[3]\,
      R => '0'
    );
\idx_i6_fu_40_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => idx_i6_fu_400,
      D => flow_control_loop_pipe_sequential_init_U_n_8,
      Q => \idx_i6_fu_40_reg_n_0_[4]\,
      R => '0'
    );
\idx_i6_load_reg_176_pp0_iter1_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => idx_i6_load_reg_176(0),
      Q => \^idx_i6_load_reg_176_pp0_iter1_reg_reg[3]_0\(0),
      R => '0'
    );
\idx_i6_load_reg_176_pp0_iter1_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => idx_i6_load_reg_176(1),
      Q => \^idx_i6_load_reg_176_pp0_iter1_reg_reg[3]_0\(1),
      R => '0'
    );
\idx_i6_load_reg_176_pp0_iter1_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => idx_i6_load_reg_176(2),
      Q => \^idx_i6_load_reg_176_pp0_iter1_reg_reg[3]_0\(2),
      R => '0'
    );
\idx_i6_load_reg_176_pp0_iter1_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => idx_i6_load_reg_176(3),
      Q => \^idx_i6_load_reg_176_pp0_iter1_reg_reg[3]_0\(3),
      R => '0'
    );
\idx_i6_load_reg_176_pp0_iter1_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => idx_i6_load_reg_176(4),
      Q => idx_i6_load_reg_176_pp0_iter1_reg(4),
      R => '0'
    );
\idx_i6_load_reg_176_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => ap_sig_allocacmp_idx_i6_load(0),
      Q => idx_i6_load_reg_176(0),
      R => '0'
    );
\idx_i6_load_reg_176_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => ap_sig_allocacmp_idx_i6_load(1),
      Q => idx_i6_load_reg_176(1),
      R => '0'
    );
\idx_i6_load_reg_176_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => ap_sig_allocacmp_idx_i6_load(2),
      Q => idx_i6_load_reg_176(2),
      R => '0'
    );
\idx_i6_load_reg_176_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => ap_sig_allocacmp_idx_i6_load(3),
      Q => idx_i6_load_reg_176(3),
      R => '0'
    );
\idx_i6_load_reg_176_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => ap_sig_allocacmp_idx_i6_load(4),
      Q => idx_i6_load_reg_176(4),
      R => '0'
    );
\q0[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBB888B888B888"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter1_1,
      I1 => \ap_CS_fsm_reg[13]\(4),
      I2 => ap_enable_reg_pp0_iter1_0,
      I3 => \ap_CS_fsm_reg[13]\(2),
      I4 => \ap_CS_fsm_reg[13]\(0),
      I5 => ap_enable_reg_pp0_iter1,
      O => \q0[7]_i_2_n_0\
    );
\q0_reg[7]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \q0[7]_i_2_n_0\,
      I1 => \q0_reg[7]\,
      O => \^e\(0),
      S => \ap_CS_fsm_reg[13]\(3)
    );
ram_reg_0_31_0_0_i_12: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => idx_i6_load_reg_176(0),
      I1 => \ap_CS_fsm_reg[13]\(4),
      I2 => grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_16_fu_118_lk_address0(0),
      I3 => \ap_CS_fsm_reg[13]\(2),
      I4 => grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_116_13_fu_112_lk_address0(0),
      O => ram_reg_0_31_0_0_i_12_n_0
    );
ram_reg_0_31_0_0_i_14: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => idx_i6_load_reg_176(1),
      I1 => \ap_CS_fsm_reg[13]\(4),
      I2 => grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_16_fu_118_lk_address0(1),
      I3 => \ap_CS_fsm_reg[13]\(2),
      I4 => grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_116_13_fu_112_lk_address0(1),
      O => ram_reg_0_31_0_0_i_14_n_0
    );
ram_reg_0_31_0_0_i_16: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2222222230333000"
    )
        port map (
      I0 => idx_i6_load_reg_176(2),
      I1 => \ap_CS_fsm_reg[13]\(3),
      I2 => grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_16_fu_118_lk_address0(2),
      I3 => \ap_CS_fsm_reg[13]\(2),
      I4 => grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_116_13_fu_112_lk_address0(2),
      I5 => \ap_CS_fsm_reg[13]\(4),
      O => \idx_i6_load_reg_176_reg[2]_0\
    );
ram_reg_0_31_0_0_i_18: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => idx_i6_load_reg_176(3),
      I1 => \ap_CS_fsm_reg[13]\(4),
      I2 => grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_16_fu_118_lk_address0(3),
      I3 => \ap_CS_fsm_reg[13]\(2),
      I4 => grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_116_13_fu_112_lk_address0(3),
      O => ram_reg_0_31_0_0_i_18_n_0
    );
ram_reg_0_31_0_0_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA800080"
    )
        port map (
      I0 => \^e\(0),
      I1 => ap_enable_reg_pp0_iter1,
      I2 => \ap_CS_fsm_reg[13]\(0),
      I3 => \ap_CS_fsm_reg[13]\(3),
      I4 => \q1_reg[7]\(0),
      O => p_0_in
    );
ram_reg_0_31_0_0_i_20: unisim.vcomponents.LUT5
    generic map(
      INIT => X"5555CFC0"
    )
        port map (
      I0 => idx_i6_load_reg_176(4),
      I1 => grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_16_fu_118_lk_address0(4),
      I2 => \ap_CS_fsm_reg[13]\(2),
      I3 => grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_116_13_fu_112_lk_address0(4),
      I4 => \ap_CS_fsm_reg[13]\(4),
      O => ram_reg_0_31_0_0_i_20_n_0
    );
ram_reg_0_31_0_0_i_3: unisim.vcomponents.MUXF7
     port map (
      I0 => ram_reg_0_31_0_0_i_12_n_0,
      I1 => \q1_reg[7]_0\,
      O => lk_address0(0),
      S => \ap_CS_fsm_reg[13]\(3)
    );
ram_reg_0_31_0_0_i_4: unisim.vcomponents.MUXF7
     port map (
      I0 => ram_reg_0_31_0_0_i_14_n_0,
      I1 => \q1_reg[7]_2\,
      O => lk_address0(1),
      S => \ap_CS_fsm_reg[13]\(3)
    );
ram_reg_0_31_0_0_i_6: unisim.vcomponents.MUXF7
     port map (
      I0 => ram_reg_0_31_0_0_i_18_n_0,
      I1 => \q1_reg[7]_1\,
      O => lk_address0(2),
      S => \ap_CS_fsm_reg[13]\(3)
    );
ram_reg_0_31_0_0_i_7: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => add_ln114_fu_804_p2(0),
      I1 => \ap_CS_fsm_reg[13]\(3),
      I2 => ram_reg_0_31_0_0_i_20_n_0,
      O => lk_address0(3)
    );
ram_reg_i_219: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000DFD5D5D5"
    )
        port map (
      I0 => \ram_reg_i_79__5_0\,
      I1 => data3(6),
      I2 => \ap_CS_fsm_reg[13]\(4),
      I3 => \ap_CS_fsm_reg[13]\(2),
      I4 => \ram_reg_i_79__5_1\(0),
      I5 => \ram_reg_i_79__5_2\,
      O => grp_ClefiaKeySet256_fu_148_rk_address0(6)
    );
\ram_reg_i_79__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFF53FF53FF53"
    )
        port map (
      I0 => grp_ClefiaKeySet256_fu_148_rk_address0(6),
      I1 => grp_ClefiaKeySet192_fu_162_rk_address0(0),
      I2 => ram_reg,
      I3 => ram_reg_0(1),
      I4 => ram_reg_0(0),
      I5 => icmp_ln395_reg_250,
      O => \ap_CS_fsm_reg[8]\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_15 is
  port (
    \idx_i19_fu_34_reg[2]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \ap_CS_fsm_reg[12]\ : out STD_LOGIC;
    \ap_CS_fsm_reg[13]\ : out STD_LOGIC;
    \ap_CS_fsm_reg[8]\ : out STD_LOGIC;
    \ap_CS_fsm_reg[8]_0\ : out STD_LOGIC;
    WEBWE : out STD_LOGIC_VECTOR ( 0 to 0 );
    grp_ClefiaKeySet256_fu_148_rk_ce0 : out STD_LOGIC;
    \ap_CS_fsm_reg[13]_0\ : out STD_LOGIC;
    \ap_CS_fsm_reg[13]_1\ : out STD_LOGIC;
    ADDRARDADDR : out STD_LOGIC_VECTOR ( 0 to 0 );
    grp_ClefiaKeySet256_fu_148_rk_address1 : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \rk_addr_reg_141_pp0_iter1_reg_reg[6]_0\ : out STD_LOGIC_VECTOR ( 5 downto 0 );
    \xor_ln124_reg_147_reg[0]_0\ : out STD_LOGIC;
    \xor_ln124_reg_147_reg[7]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \xor_ln124_reg_147_reg[1]_0\ : out STD_LOGIC;
    \xor_ln124_reg_147_reg[2]_0\ : out STD_LOGIC;
    \xor_ln124_reg_147_reg[3]_0\ : out STD_LOGIC;
    ap_done_cache_reg : out STD_LOGIC;
    \q0_reg[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_done_cache_reg_0 : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_15_fu_165_ap_start_reg : in STD_LOGIC;
    \ram_reg_i_43__10\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    ap_sig_allocacmp_idx_i44_load : in STD_LOGIC_VECTOR ( 2 downto 0 );
    ram_reg : in STD_LOGIC;
    grp_ClefiaKeySet192_fu_162_rk_address0 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ram_reg_0 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    icmp_ln395_reg_250 : in STD_LOGIC;
    ram_reg_1 : in STD_LOGIC;
    grp_ClefiaKeySet128_fu_176_rk_we0 : in STD_LOGIC;
    ram_reg_2 : in STD_LOGIC;
    grp_ClefiaKeySet192_fu_162_rk_ce0 : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 3 downto 0 );
    grp_ClefiaKeySet192_fu_162_rk_address1 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    grp_ClefiaKeySet128_fu_176_rk_address1 : in STD_LOGIC_VECTOR ( 0 to 0 );
    ram_reg_3 : in STD_LOGIC;
    O : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \ram_reg_i_75__4_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \ram_reg_i_86__5_0\ : in STD_LOGIC;
    trunc_ln374_reg_287 : in STD_LOGIC;
    rk_addr_reg_147_pp0_iter1_reg : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ram_reg_i_234_0 : in STD_LOGIC;
    xor_ln124_reg_153 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    ap_enable_reg_pp0_iter1 : in STD_LOGIC;
    \ram_reg_i_43__10_0\ : in STD_LOGIC;
    \ram_reg_i_43__10_1\ : in STD_LOGIC;
    \ram_reg_i_43__10_2\ : in STD_LOGIC;
    grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_17_fu_148_rk_we0 : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    xor_ln124_fu_119_p2 : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_15;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_15 is
  signal add_ln121_fu_103_p2_carry_n_1 : STD_LOGIC;
  signal add_ln121_fu_103_p2_carry_n_2 : STD_LOGIC;
  signal add_ln121_fu_103_p2_carry_n_3 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter1_0 : STD_LOGIC;
  signal ap_loop_exit_ready_pp0_iter1_reg : STD_LOGIC;
  signal ap_sig_allocacmp_idx_i19_load : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal flow_control_loop_pipe_sequential_init_U_n_10 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_11 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_12 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_13 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_19 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_21 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_22 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_23 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_24 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_7 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_8 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_9 : STD_LOGIC;
  signal grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_15_fu_165_ap_ready : STD_LOGIC;
  signal grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_15_fu_165_rk_address1 : STD_LOGIC_VECTOR ( 7 downto 3 );
  signal grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_15_fu_165_rk_we0 : STD_LOGIC;
  signal grp_ClefiaKeySet256_fu_148_rk_address0 : STD_LOGIC_VECTOR ( 7 downto 4 );
  signal \^grp_clefiakeyset256_fu_148_rk_ce0\ : STD_LOGIC;
  signal idx_i19_fu_340 : STD_LOGIC;
  signal idx_i19_fu_341 : STD_LOGIC;
  signal \^idx_i19_fu_34_reg[2]_0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \idx_i19_fu_34_reg_n_0_[0]\ : STD_LOGIC;
  signal \idx_i19_fu_34_reg_n_0_[1]\ : STD_LOGIC;
  signal \idx_i19_fu_34_reg_n_0_[2]\ : STD_LOGIC;
  signal \idx_i19_fu_34_reg_n_0_[3]\ : STD_LOGIC;
  signal \idx_i19_fu_34_reg_n_0_[4]\ : STD_LOGIC;
  signal \ram_reg_i_150__2_n_0\ : STD_LOGIC;
  signal ram_reg_i_364_n_0 : STD_LOGIC;
  signal ram_reg_i_405_n_0 : STD_LOGIC;
  signal ram_reg_i_441_n_0 : STD_LOGIC;
  signal rk_addr_reg_141 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal rk_addr_reg_141_pp0_iter1_reg : STD_LOGIC_VECTOR ( 7 downto 4 );
  signal xor_ln124_reg_147 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_add_ln121_fu_103_p2_carry_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of add_ln121_fu_103_p2_carry : label is 35;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of ram_reg_i_178 : label is "soft_lutpair559";
  attribute SOFT_HLUTNM of ram_reg_i_188 : label is "soft_lutpair559";
begin
  grp_ClefiaKeySet256_fu_148_rk_ce0 <= \^grp_clefiakeyset256_fu_148_rk_ce0\;
  \idx_i19_fu_34_reg[2]_0\(0) <= \^idx_i19_fu_34_reg[2]_0\(0);
add_ln121_fu_103_p2_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => NLW_add_ln121_fu_103_p2_carry_CO_UNCONNECTED(3),
      CO(2) => add_ln121_fu_103_p2_carry_n_1,
      CO(1) => add_ln121_fu_103_p2_carry_n_2,
      CO(0) => add_ln121_fu_103_p2_carry_n_3,
      CYINIT => ap_sig_allocacmp_idx_i19_load(3),
      DI(3 downto 1) => B"000",
      DI(0) => Q(0),
      O(3 downto 0) => grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_15_fu_165_rk_address1(7 downto 4),
      S(3 downto 1) => Q(3 downto 1),
      S(0) => flow_control_loop_pipe_sequential_init_U_n_24
    );
ap_enable_reg_pp0_iter1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => idx_i19_fu_340,
      Q => ap_enable_reg_pp0_iter1_0,
      R => ap_done_cache_reg_0
    );
ap_enable_reg_pp0_iter2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_enable_reg_pp0_iter1_0,
      Q => grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_15_fu_165_rk_we0,
      R => ap_done_cache_reg_0
    );
ap_loop_exit_ready_pp0_iter1_reg_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_15_fu_165_ap_ready,
      Q => ap_loop_exit_ready_pp0_iter1_reg,
      R => '0'
    );
flow_control_loop_pipe_sequential_init_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_flow_control_loop_pipe_sequential_init_7
     port map (
      ADDRARDADDR(0) => ADDRARDADDR(0),
      D(7) => grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_15_fu_165_rk_address1(3),
      D(6) => flow_control_loop_pipe_sequential_init_U_n_7,
      D(5) => flow_control_loop_pipe_sequential_init_U_n_8,
      D(4) => flow_control_loop_pipe_sequential_init_U_n_9,
      D(3) => flow_control_loop_pipe_sequential_init_U_n_10,
      D(2) => flow_control_loop_pipe_sequential_init_U_n_11,
      D(1) => flow_control_loop_pipe_sequential_init_U_n_12,
      D(0) => flow_control_loop_pipe_sequential_init_U_n_13,
      E(0) => idx_i19_fu_341,
      Q(0) => Q(0),
      S(0) => flow_control_loop_pipe_sequential_init_U_n_24,
      \ap_CS_fsm_reg[12]\ => \ap_CS_fsm_reg[12]\,
      \ap_CS_fsm_reg[13]\ => \ap_CS_fsm_reg[13]\,
      ap_clk => ap_clk,
      ap_done_cache_reg_0 => ap_done_cache_reg,
      ap_done_cache_reg_1 => ap_done_cache_reg_0,
      ap_loop_exit_ready_pp0_iter1_reg => ap_loop_exit_ready_pp0_iter1_reg,
      ap_loop_exit_ready_pp0_iter1_reg_reg => \idx_i19_fu_34_reg_n_0_[1]\,
      ap_loop_exit_ready_pp0_iter1_reg_reg_0 => \idx_i19_fu_34_reg_n_0_[0]\,
      ap_loop_exit_ready_pp0_iter1_reg_reg_1 => \idx_i19_fu_34_reg_n_0_[3]\,
      ap_rst_n => ap_rst_n,
      ap_sig_allocacmp_idx_i44_load(2 downto 0) => ap_sig_allocacmp_idx_i44_load(2 downto 0),
      grp_ClefiaKeySet128_fu_176_rk_address1(0) => grp_ClefiaKeySet128_fu_176_rk_address1(0),
      grp_ClefiaKeySet192_fu_162_rk_address1(0) => grp_ClefiaKeySet192_fu_162_rk_address1(0),
      grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_15_fu_165_ap_ready => grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_15_fu_165_ap_ready,
      grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_15_fu_165_ap_start_reg => grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_15_fu_165_ap_start_reg,
      grp_ClefiaKeySet256_fu_148_rk_address1(0) => grp_ClefiaKeySet256_fu_148_rk_address1(0),
      idx_i19_fu_340 => idx_i19_fu_340,
      \idx_i19_fu_34_reg[0]\ => flow_control_loop_pipe_sequential_init_U_n_23,
      \idx_i19_fu_34_reg[2]\(0) => \^idx_i19_fu_34_reg[2]_0\(0),
      \idx_i19_fu_34_reg[2]_0\ => flow_control_loop_pipe_sequential_init_U_n_22,
      \idx_i19_fu_34_reg[3]\(2) => ap_sig_allocacmp_idx_i19_load(3),
      \idx_i19_fu_34_reg[3]\(1 downto 0) => ap_sig_allocacmp_idx_i19_load(1 downto 0),
      \idx_i19_fu_34_reg[3]_0\ => flow_control_loop_pipe_sequential_init_U_n_21,
      \idx_i19_fu_34_reg[4]\ => flow_control_loop_pipe_sequential_init_U_n_19,
      ram_reg(1 downto 0) => \ram_reg_i_43__10\(4 downto 3),
      ram_reg_0 => ram_reg,
      ram_reg_1 => ram_reg_1,
      ram_reg_2(1) => ram_reg_0(3),
      ram_reg_2(0) => ram_reg_0(1),
      ram_reg_3 => ram_reg_3,
      \rk_addr_reg_141_reg[7]\ => \idx_i19_fu_34_reg_n_0_[4]\,
      \rk_addr_reg_141_reg[7]_0\ => \idx_i19_fu_34_reg_n_0_[2]\,
      trunc_ln374_reg_287 => trunc_ln374_reg_287
    );
\idx_i19_fu_34_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => idx_i19_fu_340,
      D => flow_control_loop_pipe_sequential_init_U_n_9,
      Q => \idx_i19_fu_34_reg_n_0_[0]\,
      R => '0'
    );
\idx_i19_fu_34_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => idx_i19_fu_340,
      D => flow_control_loop_pipe_sequential_init_U_n_23,
      Q => \idx_i19_fu_34_reg_n_0_[1]\,
      R => '0'
    );
\idx_i19_fu_34_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => idx_i19_fu_340,
      D => flow_control_loop_pipe_sequential_init_U_n_22,
      Q => \idx_i19_fu_34_reg_n_0_[2]\,
      R => '0'
    );
\idx_i19_fu_34_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => idx_i19_fu_340,
      D => flow_control_loop_pipe_sequential_init_U_n_21,
      Q => \idx_i19_fu_34_reg_n_0_[3]\,
      R => '0'
    );
\idx_i19_fu_34_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => idx_i19_fu_340,
      D => flow_control_loop_pipe_sequential_init_U_n_19,
      Q => \idx_i19_fu_34_reg_n_0_[4]\,
      R => '0'
    );
\ram_reg_i_150__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => \^grp_clefiakeyset256_fu_148_rk_ce0\,
      I1 => ram_reg_2,
      I2 => ram_reg,
      I3 => grp_ClefiaKeySet192_fu_162_rk_ce0,
      O => \ram_reg_i_150__2_n_0\
    );
ram_reg_i_163: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAEEAAAAAAAF"
    )
        port map (
      I0 => ram_reg_i_364_n_0,
      I1 => ap_enable_reg_pp0_iter1,
      I2 => \ram_reg_i_43__10_0\,
      I3 => \ram_reg_i_43__10_1\,
      I4 => \ram_reg_i_43__10_2\,
      I5 => \ram_reg_i_43__10\(5),
      O => \^grp_clefiakeyset256_fu_148_rk_ce0\
    );
ram_reg_i_178: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_15_fu_165_rk_address1(6),
      I1 => \ram_reg_i_43__10\(4),
      I2 => D(2),
      O => grp_ClefiaKeySet256_fu_148_rk_address1(2)
    );
ram_reg_i_188: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_15_fu_165_rk_address1(4),
      I1 => \ram_reg_i_43__10\(4),
      I2 => D(0),
      O => grp_ClefiaKeySet256_fu_148_rk_address1(1)
    );
ram_reg_i_211: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFEAEAEAAAAAAAAA"
    )
        port map (
      I0 => ram_reg_i_405_n_0,
      I1 => O(1),
      I2 => \ram_reg_i_43__10\(2),
      I3 => \ram_reg_i_43__10\(0),
      I4 => \ram_reg_i_75__4_0\(1),
      I5 => \ram_reg_i_86__5_0\,
      O => grp_ClefiaKeySet256_fu_148_rk_address0(7)
    );
ram_reg_i_234: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFAAEAEAAAAAAAAA"
    )
        port map (
      I0 => ram_reg_i_441_n_0,
      I1 => \ram_reg_i_43__10\(0),
      I2 => \ram_reg_i_75__4_0\(0),
      I3 => O(0),
      I4 => \ram_reg_i_43__10\(2),
      I5 => \ram_reg_i_86__5_0\,
      O => grp_ClefiaKeySet256_fu_148_rk_address0(4)
    );
ram_reg_i_364: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8C808080"
    )
        port map (
      I0 => grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_15_fu_165_rk_we0,
      I1 => trunc_ln374_reg_287,
      I2 => \ram_reg_i_43__10\(4),
      I3 => grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_17_fu_148_rk_we0,
      I4 => \ram_reg_i_43__10\(1),
      O => ram_reg_i_364_n_0
    );
\ram_reg_i_36__11\: unisim.vcomponents.MUXF7
     port map (
      I0 => \ram_reg_i_150__2_n_0\,
      I1 => grp_ClefiaKeySet128_fu_176_rk_we0,
      O => WEBWE(0),
      S => ram_reg_1
    );
ram_reg_i_405: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ACACFCCCACAC0CCC"
    )
        port map (
      I0 => rk_addr_reg_141_pp0_iter1_reg(7),
      I1 => \ram_reg_i_43__10\(5),
      I2 => trunc_ln374_reg_287,
      I3 => \ram_reg_i_43__10\(1),
      I4 => \ram_reg_i_43__10\(4),
      I5 => rk_addr_reg_147_pp0_iter1_reg(1),
      O => ram_reg_i_405_n_0
    );
ram_reg_i_441: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFA0A0C000"
    )
        port map (
      I0 => rk_addr_reg_141_pp0_iter1_reg(4),
      I1 => rk_addr_reg_147_pp0_iter1_reg(0),
      I2 => trunc_ln374_reg_287,
      I3 => \ram_reg_i_43__10\(1),
      I4 => \ram_reg_i_43__10\(4),
      I5 => ram_reg_i_234_0,
      O => ram_reg_i_441_n_0
    );
\ram_reg_i_46__8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF474700FF"
    )
        port map (
      I0 => grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_15_fu_165_rk_address1(7),
      I1 => \ram_reg_i_43__10\(4),
      I2 => D(3),
      I3 => grp_ClefiaKeySet192_fu_162_rk_address1(2),
      I4 => ram_reg,
      I5 => ram_reg_1,
      O => \ap_CS_fsm_reg[13]_0\
    );
ram_reg_i_514: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8C808080"
    )
        port map (
      I0 => xor_ln124_reg_147(3),
      I1 => trunc_ln374_reg_287,
      I2 => \ram_reg_i_43__10\(4),
      I3 => xor_ln124_reg_153(3),
      I4 => \ram_reg_i_43__10\(1),
      O => \xor_ln124_reg_147_reg[3]_0\
    );
ram_reg_i_522: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8C808080"
    )
        port map (
      I0 => xor_ln124_reg_147(2),
      I1 => trunc_ln374_reg_287,
      I2 => \ram_reg_i_43__10\(4),
      I3 => xor_ln124_reg_153(2),
      I4 => \ram_reg_i_43__10\(1),
      O => \xor_ln124_reg_147_reg[2]_0\
    );
ram_reg_i_529: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8C808080"
    )
        port map (
      I0 => xor_ln124_reg_147(1),
      I1 => trunc_ln374_reg_287,
      I2 => \ram_reg_i_43__10\(4),
      I3 => xor_ln124_reg_153(1),
      I4 => \ram_reg_i_43__10\(1),
      O => \xor_ln124_reg_147_reg[1]_0\
    );
ram_reg_i_536: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8C808080"
    )
        port map (
      I0 => xor_ln124_reg_147(0),
      I1 => trunc_ln374_reg_287,
      I2 => \ram_reg_i_43__10\(4),
      I3 => xor_ln124_reg_153(0),
      I4 => \ram_reg_i_43__10\(1),
      O => \xor_ln124_reg_147_reg[0]_0\
    );
\ram_reg_i_54__9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF474700FF"
    )
        port map (
      I0 => grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_15_fu_165_rk_address1(5),
      I1 => \ram_reg_i_43__10\(4),
      I2 => D(1),
      I3 => grp_ClefiaKeySet192_fu_162_rk_address1(1),
      I4 => ram_reg,
      I5 => ram_reg_1,
      O => \ap_CS_fsm_reg[13]_1\
    );
\ram_reg_i_75__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFF53FF53FF53"
    )
        port map (
      I0 => grp_ClefiaKeySet256_fu_148_rk_address0(7),
      I1 => grp_ClefiaKeySet192_fu_162_rk_address0(1),
      I2 => ram_reg,
      I3 => ram_reg_0(2),
      I4 => ram_reg_0(0),
      I5 => icmp_ln395_reg_250,
      O => \ap_CS_fsm_reg[8]\
    );
\ram_reg_i_86__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFF53FF53FF53"
    )
        port map (
      I0 => grp_ClefiaKeySet256_fu_148_rk_address0(4),
      I1 => grp_ClefiaKeySet192_fu_162_rk_address0(0),
      I2 => ram_reg,
      I3 => ram_reg_0(2),
      I4 => ram_reg_0(0),
      I5 => icmp_ln395_reg_250,
      O => \ap_CS_fsm_reg[8]_0\
    );
\rk_addr_reg_141_pp0_iter1_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => rk_addr_reg_141(0),
      Q => \rk_addr_reg_141_pp0_iter1_reg_reg[6]_0\(0),
      R => '0'
    );
\rk_addr_reg_141_pp0_iter1_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => rk_addr_reg_141(1),
      Q => \rk_addr_reg_141_pp0_iter1_reg_reg[6]_0\(1),
      R => '0'
    );
\rk_addr_reg_141_pp0_iter1_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => rk_addr_reg_141(2),
      Q => \rk_addr_reg_141_pp0_iter1_reg_reg[6]_0\(2),
      R => '0'
    );
\rk_addr_reg_141_pp0_iter1_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => rk_addr_reg_141(3),
      Q => \rk_addr_reg_141_pp0_iter1_reg_reg[6]_0\(3),
      R => '0'
    );
\rk_addr_reg_141_pp0_iter1_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => rk_addr_reg_141(4),
      Q => rk_addr_reg_141_pp0_iter1_reg(4),
      R => '0'
    );
\rk_addr_reg_141_pp0_iter1_reg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => rk_addr_reg_141(5),
      Q => \rk_addr_reg_141_pp0_iter1_reg_reg[6]_0\(4),
      R => '0'
    );
\rk_addr_reg_141_pp0_iter1_reg_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => rk_addr_reg_141(6),
      Q => \rk_addr_reg_141_pp0_iter1_reg_reg[6]_0\(5),
      R => '0'
    );
\rk_addr_reg_141_pp0_iter1_reg_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => rk_addr_reg_141(7),
      Q => rk_addr_reg_141_pp0_iter1_reg(7),
      R => '0'
    );
\rk_addr_reg_141_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => idx_i19_fu_341,
      D => ap_sig_allocacmp_idx_i19_load(0),
      Q => rk_addr_reg_141(0),
      R => '0'
    );
\rk_addr_reg_141_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => idx_i19_fu_341,
      D => ap_sig_allocacmp_idx_i19_load(1),
      Q => rk_addr_reg_141(1),
      R => '0'
    );
\rk_addr_reg_141_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => idx_i19_fu_341,
      D => \^idx_i19_fu_34_reg[2]_0\(0),
      Q => rk_addr_reg_141(2),
      R => '0'
    );
\rk_addr_reg_141_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => idx_i19_fu_341,
      D => grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_15_fu_165_rk_address1(3),
      Q => rk_addr_reg_141(3),
      R => '0'
    );
\rk_addr_reg_141_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => idx_i19_fu_341,
      D => grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_15_fu_165_rk_address1(4),
      Q => rk_addr_reg_141(4),
      R => '0'
    );
\rk_addr_reg_141_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => idx_i19_fu_341,
      D => grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_15_fu_165_rk_address1(5),
      Q => rk_addr_reg_141(5),
      R => '0'
    );
\rk_addr_reg_141_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => idx_i19_fu_341,
      D => grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_15_fu_165_rk_address1(6),
      Q => rk_addr_reg_141(6),
      R => '0'
    );
\rk_addr_reg_141_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => idx_i19_fu_341,
      D => grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_15_fu_165_rk_address1(7),
      Q => rk_addr_reg_141(7),
      R => '0'
    );
skey_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_ClefiaKeySet256_Pipeline_VITIS_LOOP_116_1_skey_ROM_AUTO_1R_8
     port map (
      D(7) => grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_15_fu_165_rk_address1(3),
      D(6) => flow_control_loop_pipe_sequential_init_U_n_7,
      D(5) => flow_control_loop_pipe_sequential_init_U_n_8,
      D(4) => flow_control_loop_pipe_sequential_init_U_n_9,
      D(3) => flow_control_loop_pipe_sequential_init_U_n_10,
      D(2) => flow_control_loop_pipe_sequential_init_U_n_11,
      D(1) => flow_control_loop_pipe_sequential_init_U_n_12,
      D(0) => flow_control_loop_pipe_sequential_init_U_n_13,
      ap_clk => ap_clk,
      grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_15_fu_165_ap_start_reg => grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_15_fu_165_ap_start_reg,
      \q0_reg[7]_0\(7 downto 0) => \q0_reg[7]\(7 downto 0)
    );
\xor_ln124_reg_147_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => xor_ln124_fu_119_p2(0),
      Q => xor_ln124_reg_147(0),
      R => '0'
    );
\xor_ln124_reg_147_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => xor_ln124_fu_119_p2(1),
      Q => xor_ln124_reg_147(1),
      R => '0'
    );
\xor_ln124_reg_147_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => xor_ln124_fu_119_p2(2),
      Q => xor_ln124_reg_147(2),
      R => '0'
    );
\xor_ln124_reg_147_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => xor_ln124_fu_119_p2(3),
      Q => xor_ln124_reg_147(3),
      R => '0'
    );
\xor_ln124_reg_147_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => xor_ln124_fu_119_p2(4),
      Q => \xor_ln124_reg_147_reg[7]_0\(0),
      R => '0'
    );
\xor_ln124_reg_147_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => xor_ln124_fu_119_p2(5),
      Q => \xor_ln124_reg_147_reg[7]_0\(1),
      R => '0'
    );
\xor_ln124_reg_147_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => xor_ln124_fu_119_p2(6),
      Q => \xor_ln124_reg_147_reg[7]_0\(2),
      R => '0'
    );
\xor_ln124_reg_147_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => xor_ln124_fu_119_p2(7),
      Q => \xor_ln124_reg_147_reg[7]_0\(3),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_16 is
  port (
    ap_enable_reg_pp0_iter1 : out STD_LOGIC;
    O : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \idx_i29_load_reg_170_pp0_iter1_reg_reg[2]_0\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_16_fu_118_ap_start_reg_reg : out STD_LOGIC;
    ADDRBWRADDR : out STD_LOGIC_VECTOR ( 8 downto 0 );
    D : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \ap_CS_fsm_reg[7]\ : out STD_LOGIC;
    ap_enable_reg_pp0_iter2_reg_0 : out STD_LOGIC;
    grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_16_fu_118_lk_address0 : out STD_LOGIC_VECTOR ( 4 downto 0 );
    ap_done_cache_reg : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_16_fu_118_ap_start_reg : in STD_LOGIC;
    \ap_CS_fsm_reg[7]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    or_ln364_reg_2791 : in STD_LOGIC;
    ram_reg_i_163 : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \ram_reg_i_89__5\ : in STD_LOGIC;
    \ram_reg_i_89__5_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \ram_reg_i_89__5_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    trunc_ln374_reg_287 : in STD_LOGIC;
    \ap_CS_fsm_reg[9]\ : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    ap_enable_reg_pp0_iter1_0 : in STD_LOGIC;
    grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_14_fu_129_rk_we0 : in STD_LOGIC;
    q0_reg : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_16;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_16 is
  signal \^addrbwraddr\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal add_ln121_1_fu_142_p2_carry_i_1_n_0 : STD_LOGIC;
  signal add_ln121_1_fu_142_p2_carry_n_1 : STD_LOGIC;
  signal add_ln121_1_fu_142_p2_carry_n_2 : STD_LOGIC;
  signal add_ln121_1_fu_142_p2_carry_n_3 : STD_LOGIC;
  signal add_ln124_fu_109_p2 : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \^ap_enable_reg_pp0_iter1\ : STD_LOGIC;
  signal ap_loop_exit_ready_pp0_iter1_reg : STD_LOGIC;
  signal ap_sig_allocacmp_idx_i29_load : STD_LOGIC_VECTOR ( 4 to 4 );
  signal grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_16_fu_118_ap_ready : STD_LOGIC;
  signal \^grp_clefiakeyset256_pipeline_vitis_loop_123_16_fu_118_lk_address0\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_16_fu_118_rk_we0 : STD_LOGIC;
  signal idx_i29_fu_400 : STD_LOGIC;
  signal \idx_i29_fu_40_reg_n_0_[0]\ : STD_LOGIC;
  signal \idx_i29_fu_40_reg_n_0_[1]\ : STD_LOGIC;
  signal \idx_i29_fu_40_reg_n_0_[2]\ : STD_LOGIC;
  signal \idx_i29_fu_40_reg_n_0_[3]\ : STD_LOGIC;
  signal \idx_i29_fu_40_reg_n_0_[4]\ : STD_LOGIC;
  signal idx_i29_load_reg_170_pp0_iter1_reg : STD_LOGIC_VECTOR ( 4 downto 3 );
  signal NLW_add_ln121_1_fu_142_p2_carry_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of add_ln121_1_fu_142_p2_carry : label is 35;
begin
  ADDRBWRADDR(8 downto 0) <= \^addrbwraddr\(8 downto 0);
  ap_enable_reg_pp0_iter1 <= \^ap_enable_reg_pp0_iter1\;
  grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_16_fu_118_lk_address0(4 downto 0) <= \^grp_clefiakeyset256_pipeline_vitis_loop_123_16_fu_118_lk_address0\(4 downto 0);
add_ln121_1_fu_142_p2_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => NLW_add_ln121_1_fu_142_p2_carry_CO_UNCONNECTED(3),
      CO(2) => add_ln121_1_fu_142_p2_carry_n_1,
      CO(1) => add_ln121_1_fu_142_p2_carry_n_2,
      CO(0) => add_ln121_1_fu_142_p2_carry_n_3,
      CYINIT => idx_i29_load_reg_170_pp0_iter1_reg(3),
      DI(3 downto 1) => B"000",
      DI(0) => Q(0),
      O(3 downto 0) => O(3 downto 0),
      S(3 downto 1) => Q(3 downto 1),
      S(0) => add_ln121_1_fu_142_p2_carry_i_1_n_0
    );
add_ln121_1_fu_142_p2_carry_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(0),
      I1 => idx_i29_load_reg_170_pp0_iter1_reg(4),
      O => add_ln121_1_fu_142_p2_carry_i_1_n_0
    );
ap_enable_reg_pp0_iter1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => idx_i29_fu_400,
      Q => \^ap_enable_reg_pp0_iter1\,
      R => ap_done_cache_reg
    );
ap_enable_reg_pp0_iter2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^ap_enable_reg_pp0_iter1\,
      Q => grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_16_fu_118_rk_we0,
      R => ap_done_cache_reg
    );
ap_loop_exit_ready_pp0_iter1_reg_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_16_fu_118_ap_ready,
      Q => ap_loop_exit_ready_pp0_iter1_reg,
      R => '0'
    );
flow_control_loop_pipe_sequential_init_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_flow_control_loop_pipe_sequential_init_6
     port map (
      ADDRBWRADDR(7 downto 2) => \^addrbwraddr\(8 downto 3),
      ADDRBWRADDR(1 downto 0) => \^addrbwraddr\(1 downto 0),
      D(2 downto 0) => D(2 downto 0),
      add_ln124_fu_109_p2(4 downto 0) => add_ln124_fu_109_p2(4 downto 0),
      \ap_CS_fsm_reg[7]\(0) => \ap_CS_fsm_reg[7]_0\(0),
      \ap_CS_fsm_reg[9]\(2 downto 0) => ram_reg_i_163(3 downto 1),
      \ap_CS_fsm_reg[9]_0\ => \ap_CS_fsm_reg[9]\,
      ap_clk => ap_clk,
      ap_done_cache_reg_0 => ap_done_cache_reg,
      ap_loop_exit_ready_pp0_iter1_reg => ap_loop_exit_ready_pp0_iter1_reg,
      ap_loop_exit_ready_pp0_iter1_reg_reg => \idx_i29_fu_40_reg_n_0_[1]\,
      ap_loop_exit_ready_pp0_iter1_reg_reg_0 => \idx_i29_fu_40_reg_n_0_[0]\,
      ap_loop_exit_ready_pp0_iter1_reg_reg_1 => \idx_i29_fu_40_reg_n_0_[3]\,
      ap_rst_n => ap_rst_n,
      ap_sig_allocacmp_idx_i29_load(0) => ap_sig_allocacmp_idx_i29_load(4),
      grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_16_fu_118_ap_ready => grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_16_fu_118_ap_ready,
      grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_16_fu_118_ap_start_reg => grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_16_fu_118_ap_start_reg,
      grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_16_fu_118_ap_start_reg_reg => grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_16_fu_118_ap_start_reg_reg,
      idx_i29_fu_400 => idx_i29_fu_400,
      \idx_i29_fu_40_reg[2]\ => \^addrbwraddr\(2),
      \idx_i29_fu_40_reg[4]\ => \idx_i29_fu_40_reg_n_0_[2]\,
      \idx_i29_fu_40_reg[4]_0\ => \idx_i29_fu_40_reg_n_0_[4]\,
      or_ln364_reg_2791 => or_ln364_reg_2791,
      q0_reg(3 downto 0) => q0_reg(3 downto 0),
      trunc_ln374_reg_287 => trunc_ln374_reg_287
    );
\idx_i29_fu_40_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => idx_i29_fu_400,
      D => add_ln124_fu_109_p2(0),
      Q => \idx_i29_fu_40_reg_n_0_[0]\,
      R => '0'
    );
\idx_i29_fu_40_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => idx_i29_fu_400,
      D => add_ln124_fu_109_p2(1),
      Q => \idx_i29_fu_40_reg_n_0_[1]\,
      R => '0'
    );
\idx_i29_fu_40_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => idx_i29_fu_400,
      D => add_ln124_fu_109_p2(2),
      Q => \idx_i29_fu_40_reg_n_0_[2]\,
      R => '0'
    );
\idx_i29_fu_40_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => idx_i29_fu_400,
      D => add_ln124_fu_109_p2(3),
      Q => \idx_i29_fu_40_reg_n_0_[3]\,
      R => '0'
    );
\idx_i29_fu_40_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => idx_i29_fu_400,
      D => add_ln124_fu_109_p2(4),
      Q => \idx_i29_fu_40_reg_n_0_[4]\,
      R => '0'
    );
\idx_i29_load_reg_170_pp0_iter1_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \^grp_clefiakeyset256_pipeline_vitis_loop_123_16_fu_118_lk_address0\(0),
      Q => \idx_i29_load_reg_170_pp0_iter1_reg_reg[2]_0\(0),
      R => '0'
    );
\idx_i29_load_reg_170_pp0_iter1_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \^grp_clefiakeyset256_pipeline_vitis_loop_123_16_fu_118_lk_address0\(1),
      Q => \idx_i29_load_reg_170_pp0_iter1_reg_reg[2]_0\(1),
      R => '0'
    );
\idx_i29_load_reg_170_pp0_iter1_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \^grp_clefiakeyset256_pipeline_vitis_loop_123_16_fu_118_lk_address0\(2),
      Q => \idx_i29_load_reg_170_pp0_iter1_reg_reg[2]_0\(2),
      R => '0'
    );
\idx_i29_load_reg_170_pp0_iter1_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \^grp_clefiakeyset256_pipeline_vitis_loop_123_16_fu_118_lk_address0\(3),
      Q => idx_i29_load_reg_170_pp0_iter1_reg(3),
      R => '0'
    );
\idx_i29_load_reg_170_pp0_iter1_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \^grp_clefiakeyset256_pipeline_vitis_loop_123_16_fu_118_lk_address0\(4),
      Q => idx_i29_load_reg_170_pp0_iter1_reg(4),
      R => '0'
    );
\idx_i29_load_reg_170_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \^addrbwraddr\(0),
      Q => \^grp_clefiakeyset256_pipeline_vitis_loop_123_16_fu_118_lk_address0\(0),
      R => '0'
    );
\idx_i29_load_reg_170_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \^addrbwraddr\(1),
      Q => \^grp_clefiakeyset256_pipeline_vitis_loop_123_16_fu_118_lk_address0\(1),
      R => '0'
    );
\idx_i29_load_reg_170_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \^addrbwraddr\(2),
      Q => \^grp_clefiakeyset256_pipeline_vitis_loop_123_16_fu_118_lk_address0\(2),
      R => '0'
    );
\idx_i29_load_reg_170_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \^addrbwraddr\(3),
      Q => \^grp_clefiakeyset256_pipeline_vitis_loop_123_16_fu_118_lk_address0\(3),
      R => '0'
    );
\idx_i29_load_reg_170_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => ap_sig_allocacmp_idx_i29_load(4),
      Q => \^grp_clefiakeyset256_pipeline_vitis_loop_123_16_fu_118_lk_address0\(4),
      R => '0'
    );
ram_reg_i_241: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00002A08AAAA2A08"
    )
        port map (
      I0 => \ram_reg_i_89__5\,
      I1 => ram_reg_i_163(1),
      I2 => idx_i29_load_reg_170_pp0_iter1_reg(3),
      I3 => \ram_reg_i_89__5_0\(0),
      I4 => ram_reg_i_163(4),
      I5 => \ram_reg_i_89__5_1\(0),
      O => \ap_CS_fsm_reg[7]\
    );
ram_reg_i_365: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000FFFF47774777"
    )
        port map (
      I0 => grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_16_fu_118_rk_we0,
      I1 => ram_reg_i_163(1),
      I2 => ap_enable_reg_pp0_iter1_0,
      I3 => ram_reg_i_163(0),
      I4 => grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_14_fu_129_rk_we0,
      I5 => ram_reg_i_163(4),
      O => ap_enable_reg_pp0_iter2_reg_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_17 is
  port (
    grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_17_fu_148_rk_we0 : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 5 downto 0 );
    \idx_i44_fu_34_reg[3]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \ap_CS_fsm_reg[8]\ : out STD_LOGIC;
    \ap_CS_fsm_reg[13]\ : out STD_LOGIC;
    grp_ClefiaKeySet256_fu_148_rk_d0 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \xor_ln124_reg_153_reg[6]_0\ : out STD_LOGIC_VECTOR ( 5 downto 0 );
    \ap_CS_fsm_reg[9]\ : out STD_LOGIC;
    \rk_addr_reg_147_pp0_iter1_reg_reg[7]_0\ : out STD_LOGIC_VECTOR ( 6 downto 0 );
    grp_ClefiaDoubleSwap_1_fu_157_ap_start_reg0 : out STD_LOGIC;
    ap_done_cache_reg : out STD_LOGIC;
    \q0_reg[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_done_cache_reg_0 : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_17_fu_148_ap_start_reg : in STD_LOGIC;
    grp_ClefiaDoubleSwap_1_fu_157_ap_start_reg_reg : in STD_LOGIC_VECTOR ( 2 downto 0 );
    grp_ClefiaKeySet192_fu_162_rk_address1 : in STD_LOGIC_VECTOR ( 0 to 0 );
    ram_reg : in STD_LOGIC_VECTOR ( 0 to 0 );
    ram_reg_0 : in STD_LOGIC;
    ram_reg_1 : in STD_LOGIC;
    trunc_ln374_reg_287 : in STD_LOGIC;
    \ram_reg_i_129__4\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \ram_reg_i_138__4\ : in STD_LOGIC;
    \ram_reg_i_129__4_0\ : in STD_LOGIC;
    ram_reg_i_219 : in STD_LOGIC_VECTOR ( 0 to 0 );
    grp_ClefiaDoubleSwap_1_fu_157_ap_start_reg_reg_0 : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    xor_ln124_fu_125_p2 : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_17;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_17 is
  signal \^d\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal add_ln121_fu_109_p2_carry_n_1 : STD_LOGIC;
  signal add_ln121_fu_109_p2_carry_n_2 : STD_LOGIC;
  signal add_ln121_fu_109_p2_carry_n_3 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter1 : STD_LOGIC;
  signal ap_loop_exit_ready_pp0_iter1_reg : STD_LOGIC;
  signal ap_sig_allocacmp_idx_i44_load : STD_LOGIC_VECTOR ( 2 to 2 );
  signal flow_control_loop_pipe_sequential_init_U_n_10 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_17 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_20 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_21 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_22 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_23 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_4 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_5 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_6 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_7 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_8 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_9 : STD_LOGIC;
  signal grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_17_fu_148_ap_ready : STD_LOGIC;
  signal grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_17_fu_148_rk_address1 : STD_LOGIC_VECTOR ( 3 to 3 );
  signal idx_i44_fu_340 : STD_LOGIC;
  signal idx_i44_fu_341 : STD_LOGIC;
  signal \^idx_i44_fu_34_reg[3]_0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \idx_i44_fu_34_reg_n_0_[0]\ : STD_LOGIC;
  signal \idx_i44_fu_34_reg_n_0_[1]\ : STD_LOGIC;
  signal \idx_i44_fu_34_reg_n_0_[2]\ : STD_LOGIC;
  signal \idx_i44_fu_34_reg_n_0_[3]\ : STD_LOGIC;
  signal \idx_i44_fu_34_reg_n_0_[4]\ : STD_LOGIC;
  signal rk_addr_reg_147 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal rk_addr_reg_147_pp0_iter1_reg : STD_LOGIC_VECTOR ( 6 to 6 );
  signal xor_ln124_reg_153 : STD_LOGIC_VECTOR ( 7 downto 4 );
  signal NLW_add_ln121_fu_109_p2_carry_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of add_ln121_fu_109_p2_carry : label is 35;
begin
  D(5 downto 0) <= \^d\(5 downto 0);
  \idx_i44_fu_34_reg[3]_0\(0) <= \^idx_i44_fu_34_reg[3]_0\(0);
add_ln121_fu_109_p2_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => NLW_add_ln121_fu_109_p2_carry_CO_UNCONNECTED(3),
      CO(2) => add_ln121_fu_109_p2_carry_n_1,
      CO(1) => add_ln121_fu_109_p2_carry_n_2,
      CO(0) => add_ln121_fu_109_p2_carry_n_3,
      CYINIT => \^idx_i44_fu_34_reg[3]_0\(0),
      DI(3 downto 1) => B"000",
      DI(0) => Q(0),
      O(3 downto 0) => \^d\(5 downto 2),
      S(3 downto 1) => Q(3 downto 1),
      S(0) => flow_control_loop_pipe_sequential_init_U_n_23
    );
ap_enable_reg_pp0_iter1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => idx_i44_fu_340,
      Q => ap_enable_reg_pp0_iter1,
      R => ap_done_cache_reg_0
    );
ap_enable_reg_pp0_iter2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_enable_reg_pp0_iter1,
      Q => grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_17_fu_148_rk_we0,
      R => ap_done_cache_reg_0
    );
ap_loop_exit_ready_pp0_iter1_reg_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_17_fu_148_ap_ready,
      Q => ap_loop_exit_ready_pp0_iter1_reg,
      R => '0'
    );
flow_control_loop_pipe_sequential_init_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_flow_control_loop_pipe_sequential_init_5
     port map (
      D(7) => grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_17_fu_148_rk_address1(3),
      D(6) => flow_control_loop_pipe_sequential_init_U_n_4,
      D(5) => flow_control_loop_pipe_sequential_init_U_n_5,
      D(4) => flow_control_loop_pipe_sequential_init_U_n_6,
      D(3) => flow_control_loop_pipe_sequential_init_U_n_7,
      D(2) => flow_control_loop_pipe_sequential_init_U_n_8,
      D(1) => flow_control_loop_pipe_sequential_init_U_n_9,
      D(0) => flow_control_loop_pipe_sequential_init_U_n_10,
      E(0) => idx_i44_fu_341,
      Q(0) => Q(0),
      S(0) => flow_control_loop_pipe_sequential_init_U_n_23,
      \ap_CS_fsm_reg[13]\ => \ap_CS_fsm_reg[13]\,
      \ap_CS_fsm_reg[8]\ => \ap_CS_fsm_reg[8]\,
      ap_clk => ap_clk,
      ap_done_cache_reg_0 => ap_done_cache_reg,
      ap_done_cache_reg_1 => ap_done_cache_reg_0,
      ap_loop_exit_ready_pp0_iter1_reg => ap_loop_exit_ready_pp0_iter1_reg,
      ap_rst_n => ap_rst_n,
      ap_sig_allocacmp_idx_i44_load(0) => ap_sig_allocacmp_idx_i44_load(2),
      grp_ClefiaDoubleSwap_1_fu_157_ap_start_reg0 => grp_ClefiaDoubleSwap_1_fu_157_ap_start_reg0,
      grp_ClefiaDoubleSwap_1_fu_157_ap_start_reg_reg(2 downto 0) => grp_ClefiaDoubleSwap_1_fu_157_ap_start_reg_reg(2 downto 0),
      grp_ClefiaDoubleSwap_1_fu_157_ap_start_reg_reg_0 => grp_ClefiaDoubleSwap_1_fu_157_ap_start_reg_reg_0,
      grp_ClefiaKeySet192_fu_162_rk_address1(0) => grp_ClefiaKeySet192_fu_162_rk_address1(0),
      grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_17_fu_148_ap_ready => grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_17_fu_148_ap_ready,
      grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_17_fu_148_ap_start_reg => grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_17_fu_148_ap_start_reg,
      idx_i44_fu_340 => idx_i44_fu_340,
      \idx_i44_fu_34_reg[0]\ => flow_control_loop_pipe_sequential_init_U_n_22,
      \idx_i44_fu_34_reg[1]\(1 downto 0) => \^d\(1 downto 0),
      \idx_i44_fu_34_reg[2]\ => flow_control_loop_pipe_sequential_init_U_n_21,
      \idx_i44_fu_34_reg[3]\ => \^idx_i44_fu_34_reg[3]_0\(0),
      \idx_i44_fu_34_reg[3]_0\ => flow_control_loop_pipe_sequential_init_U_n_20,
      \idx_i44_fu_34_reg[4]\ => flow_control_loop_pipe_sequential_init_U_n_17,
      ram_reg(0) => ram_reg(0),
      ram_reg_0 => ram_reg_0,
      ram_reg_1 => ram_reg_1,
      \rk_addr_reg_147_reg[7]\ => \idx_i44_fu_34_reg_n_0_[4]\,
      \rk_addr_reg_147_reg[7]_0\ => \idx_i44_fu_34_reg_n_0_[3]\,
      \rk_addr_reg_147_reg[7]_1\ => \idx_i44_fu_34_reg_n_0_[1]\,
      \rk_addr_reg_147_reg[7]_2\ => \idx_i44_fu_34_reg_n_0_[0]\,
      \rk_addr_reg_147_reg[7]_3\ => \idx_i44_fu_34_reg_n_0_[2]\,
      trunc_ln374_reg_287 => trunc_ln374_reg_287
    );
\idx_i44_fu_34_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => idx_i44_fu_340,
      D => flow_control_loop_pipe_sequential_init_U_n_6,
      Q => \idx_i44_fu_34_reg_n_0_[0]\,
      R => '0'
    );
\idx_i44_fu_34_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => idx_i44_fu_340,
      D => flow_control_loop_pipe_sequential_init_U_n_22,
      Q => \idx_i44_fu_34_reg_n_0_[1]\,
      R => '0'
    );
\idx_i44_fu_34_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => idx_i44_fu_340,
      D => flow_control_loop_pipe_sequential_init_U_n_21,
      Q => \idx_i44_fu_34_reg_n_0_[2]\,
      R => '0'
    );
\idx_i44_fu_34_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => idx_i44_fu_340,
      D => flow_control_loop_pipe_sequential_init_U_n_20,
      Q => \idx_i44_fu_34_reg_n_0_[3]\,
      R => '0'
    );
\idx_i44_fu_34_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => idx_i44_fu_340,
      D => flow_control_loop_pipe_sequential_init_U_n_17,
      Q => \idx_i44_fu_34_reg_n_0_[4]\,
      R => '0'
    );
ram_reg_i_315: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFF8000800"
    )
        port map (
      I0 => grp_ClefiaDoubleSwap_1_fu_157_ap_start_reg_reg(1),
      I1 => xor_ln124_reg_153(7),
      I2 => grp_ClefiaDoubleSwap_1_fu_157_ap_start_reg_reg(2),
      I3 => trunc_ln374_reg_287,
      I4 => \ram_reg_i_129__4\(1),
      I5 => \ram_reg_i_129__4_0\,
      O => grp_ClefiaKeySet256_fu_148_rk_d0(1)
    );
ram_reg_i_330: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFF8000800"
    )
        port map (
      I0 => grp_ClefiaDoubleSwap_1_fu_157_ap_start_reg_reg(1),
      I1 => xor_ln124_reg_153(4),
      I2 => grp_ClefiaDoubleSwap_1_fu_157_ap_start_reg_reg(2),
      I3 => trunc_ln374_reg_287,
      I4 => \ram_reg_i_129__4\(0),
      I5 => \ram_reg_i_138__4\,
      O => grp_ClefiaKeySet256_fu_148_rk_d0(0)
    );
ram_reg_i_418: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0200F200"
    )
        port map (
      I0 => grp_ClefiaDoubleSwap_1_fu_157_ap_start_reg_reg(1),
      I1 => rk_addr_reg_147_pp0_iter1_reg(6),
      I2 => grp_ClefiaDoubleSwap_1_fu_157_ap_start_reg_reg(2),
      I3 => trunc_ln374_reg_287,
      I4 => ram_reg_i_219(0),
      O => \ap_CS_fsm_reg[9]\
    );
\rk_addr_reg_147_pp0_iter1_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => rk_addr_reg_147(0),
      Q => \rk_addr_reg_147_pp0_iter1_reg_reg[7]_0\(0),
      R => '0'
    );
\rk_addr_reg_147_pp0_iter1_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => rk_addr_reg_147(1),
      Q => \rk_addr_reg_147_pp0_iter1_reg_reg[7]_0\(1),
      R => '0'
    );
\rk_addr_reg_147_pp0_iter1_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => rk_addr_reg_147(2),
      Q => \rk_addr_reg_147_pp0_iter1_reg_reg[7]_0\(2),
      R => '0'
    );
\rk_addr_reg_147_pp0_iter1_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => rk_addr_reg_147(3),
      Q => \rk_addr_reg_147_pp0_iter1_reg_reg[7]_0\(3),
      R => '0'
    );
\rk_addr_reg_147_pp0_iter1_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => rk_addr_reg_147(4),
      Q => \rk_addr_reg_147_pp0_iter1_reg_reg[7]_0\(4),
      R => '0'
    );
\rk_addr_reg_147_pp0_iter1_reg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => rk_addr_reg_147(5),
      Q => \rk_addr_reg_147_pp0_iter1_reg_reg[7]_0\(5),
      R => '0'
    );
\rk_addr_reg_147_pp0_iter1_reg_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => rk_addr_reg_147(6),
      Q => rk_addr_reg_147_pp0_iter1_reg(6),
      R => '0'
    );
\rk_addr_reg_147_pp0_iter1_reg_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => rk_addr_reg_147(7),
      Q => \rk_addr_reg_147_pp0_iter1_reg_reg[7]_0\(6),
      R => '0'
    );
\rk_addr_reg_147_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => idx_i44_fu_341,
      D => \^d\(0),
      Q => rk_addr_reg_147(0),
      R => '0'
    );
\rk_addr_reg_147_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => idx_i44_fu_341,
      D => \^d\(1),
      Q => rk_addr_reg_147(1),
      R => '0'
    );
\rk_addr_reg_147_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => idx_i44_fu_341,
      D => ap_sig_allocacmp_idx_i44_load(2),
      Q => rk_addr_reg_147(2),
      R => '0'
    );
\rk_addr_reg_147_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => idx_i44_fu_341,
      D => grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_17_fu_148_rk_address1(3),
      Q => rk_addr_reg_147(3),
      R => '0'
    );
\rk_addr_reg_147_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => idx_i44_fu_341,
      D => \^d\(2),
      Q => rk_addr_reg_147(4),
      R => '0'
    );
\rk_addr_reg_147_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => idx_i44_fu_341,
      D => \^d\(3),
      Q => rk_addr_reg_147(5),
      R => '0'
    );
\rk_addr_reg_147_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => idx_i44_fu_341,
      D => \^d\(4),
      Q => rk_addr_reg_147(6),
      R => '0'
    );
\rk_addr_reg_147_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => idx_i44_fu_341,
      D => \^d\(5),
      Q => rk_addr_reg_147(7),
      R => '0'
    );
skey_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_ClefiaKeySet256_Pipeline_VITIS_LOOP_116_1_skey_ROM_AUTO_1R
     port map (
      D(7) => grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_17_fu_148_rk_address1(3),
      D(6) => flow_control_loop_pipe_sequential_init_U_n_4,
      D(5) => flow_control_loop_pipe_sequential_init_U_n_5,
      D(4) => flow_control_loop_pipe_sequential_init_U_n_6,
      D(3) => flow_control_loop_pipe_sequential_init_U_n_7,
      D(2) => flow_control_loop_pipe_sequential_init_U_n_8,
      D(1) => flow_control_loop_pipe_sequential_init_U_n_9,
      D(0) => flow_control_loop_pipe_sequential_init_U_n_10,
      ap_clk => ap_clk,
      grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_17_fu_148_ap_start_reg => grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_17_fu_148_ap_start_reg,
      \q0_reg[7]_0\(7 downto 0) => \q0_reg[7]\(7 downto 0)
    );
\xor_ln124_reg_153_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => xor_ln124_fu_125_p2(0),
      Q => \xor_ln124_reg_153_reg[6]_0\(0),
      R => '0'
    );
\xor_ln124_reg_153_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => xor_ln124_fu_125_p2(1),
      Q => \xor_ln124_reg_153_reg[6]_0\(1),
      R => '0'
    );
\xor_ln124_reg_153_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => xor_ln124_fu_125_p2(2),
      Q => \xor_ln124_reg_153_reg[6]_0\(2),
      R => '0'
    );
\xor_ln124_reg_153_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => xor_ln124_fu_125_p2(3),
      Q => \xor_ln124_reg_153_reg[6]_0\(3),
      R => '0'
    );
\xor_ln124_reg_153_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => xor_ln124_fu_125_p2(4),
      Q => xor_ln124_reg_153(4),
      R => '0'
    );
\xor_ln124_reg_153_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => xor_ln124_fu_125_p2(5),
      Q => \xor_ln124_reg_153_reg[6]_0\(4),
      R => '0'
    );
\xor_ln124_reg_153_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => xor_ln124_fu_125_p2(6),
      Q => \xor_ln124_reg_153_reg[6]_0\(5),
      R => '0'
    );
\xor_ln124_reg_153_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => xor_ln124_fu_125_p2(7),
      Q => xor_ln124_reg_153(7),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_18 is
  port (
    ap_enable_reg_pp0_iter1 : out STD_LOGIC;
    grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_18_fu_140_ap_start_reg_reg : out STD_LOGIC;
    \r_reg_104_reg[2]\ : out STD_LOGIC;
    \ap_CS_fsm_reg[1]\ : out STD_LOGIC;
    \ap_CS_fsm_reg[1]_0\ : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \icmp_ln401_reg_258_reg[0]\ : out STD_LOGIC;
    grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_18_fu_140_ap_start_reg_reg_0 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \ap_CS_fsm_reg[6]\ : out STD_LOGIC;
    \ap_CS_fsm_reg[14]\ : out STD_LOGIC;
    \ap_CS_fsm_reg[14]_0\ : out STD_LOGIC;
    \ap_CS_fsm_reg[14]_1\ : out STD_LOGIC;
    \idx_i58_load_reg_151_reg[3]_0\ : out STD_LOGIC;
    \ap_CS_fsm_reg[8]\ : out STD_LOGIC;
    grp_ClefiaKeySet256_fu_148_ap_ready : out STD_LOGIC;
    grp_ClefiaKeySet256_fu_148_rk_d0 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \trunc_ln374_reg_287_reg[0]\ : out STD_LOGIC;
    grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_18_fu_140_ap_start_reg : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    ap_done_cache_reg : in STD_LOGIC;
    grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_18_fu_140_ap_start_reg0 : in STD_LOGIC;
    \r_reg_104_reg[2]_0\ : in STD_LOGIC;
    \r_reg_104_reg[2]_1\ : in STD_LOGIC;
    \r_reg_104_reg[2]_2\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    icmp_ln395_reg_250 : in STD_LOGIC;
    icmp_ln398_reg_254 : in STD_LOGIC;
    icmp_ln401_reg_258 : in STD_LOGIC;
    grp_ClefiaKeySet192_fu_162_ap_done : in STD_LOGIC;
    grp_ClefiaKeySet128_fu_176_ap_done : in STD_LOGIC;
    \ap_CS_fsm_reg[6]_0\ : in STD_LOGIC;
    grp_fu_232_p2 : in STD_LOGIC;
    ram_reg : in STD_LOGIC;
    ram_reg_0 : in STD_LOGIC;
    ram_reg_1 : in STD_LOGIC;
    ram_reg_2 : in STD_LOGIC;
    ram_reg_3 : in STD_LOGIC;
    ram_reg_4 : in STD_LOGIC;
    ram_reg_5 : in STD_LOGIC;
    ram_reg_6 : in STD_LOGIC;
    ram_reg_7 : in STD_LOGIC;
    ram_reg_8 : in STD_LOGIC;
    ram_reg_9 : in STD_LOGIC;
    ram_reg_10 : in STD_LOGIC;
    ram_reg_11 : in STD_LOGIC;
    ram_reg_12 : in STD_LOGIC;
    grp_ClefiaKeySet192_fu_162_rk_address0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \ap_CS_fsm_reg[14]_2\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    grp_ClefiaKeySet256_fu_148_ap_start_reg : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    \ram_reg_i_146__2\ : in STD_LOGIC;
    \ram_reg_i_146__2_0\ : in STD_LOGIC;
    \ram_reg_i_146__2_1\ : in STD_LOGIC;
    \ram_reg_i_83__5_0\ : in STD_LOGIC;
    \ram_reg_i_144__3\ : in STD_LOGIC;
    \ram_reg_i_144__3_0\ : in STD_LOGIC;
    \ram_reg_i_142__4\ : in STD_LOGIC;
    \ram_reg_i_142__4_0\ : in STD_LOGIC;
    \ram_reg_i_140__4\ : in STD_LOGIC;
    \ram_reg_i_140__4_0\ : in STD_LOGIC;
    ram_reg_i_227_0 : in STD_LOGIC;
    ram_reg_i_227_1 : in STD_LOGIC_VECTOR ( 4 downto 0 );
    ram_reg_i_227_2 : in STD_LOGIC;
    ram_reg_i_227_3 : in STD_LOGIC_VECTOR ( 4 downto 0 );
    O : in STD_LOGIC_VECTOR ( 0 to 0 );
    \ram_reg_i_83__5_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    trunc_ln374_reg_287 : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_18;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_18 is
  signal add_ln124_fu_88_p2 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal ap_sig_allocacmp_idx_i58_load : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal flow_control_loop_pipe_sequential_init_U_n_13 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_14 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_15 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_16 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_17 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_18 : STD_LOGIC;
  signal grp_ClefiaKeySet256_fu_148_rk_address0 : STD_LOGIC_VECTOR ( 5 to 5 );
  signal idx_i58_fu_320 : STD_LOGIC;
  signal \idx_i58_fu_32_reg_n_0_[0]\ : STD_LOGIC;
  signal \idx_i58_fu_32_reg_n_0_[1]\ : STD_LOGIC;
  signal \idx_i58_fu_32_reg_n_0_[2]\ : STD_LOGIC;
  signal \idx_i58_fu_32_reg_n_0_[3]\ : STD_LOGIC;
  signal idx_i58_load_reg_151 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal ram_reg_i_240_n_0 : STD_LOGIC;
  signal ram_reg_i_247_n_0 : STD_LOGIC;
  signal ram_reg_i_258_n_0 : STD_LOGIC;
  signal ram_reg_i_266_n_0 : STD_LOGIC;
  signal ram_reg_i_429_n_0 : STD_LOGIC;
begin
ap_enable_reg_pp0_iter1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => idx_i58_fu_320,
      Q => ap_enable_reg_pp0_iter1,
      R => ap_done_cache_reg
    );
flow_control_loop_pipe_sequential_init_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_flow_control_loop_pipe_sequential_init_3
     port map (
      D(1 downto 0) => D(1 downto 0),
      Q(1 downto 0) => Q(1 downto 0),
      add_ln124_fu_88_p2(3 downto 0) => add_ln124_fu_88_p2(3 downto 0),
      \ap_CS_fsm_reg[14]\ => grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_18_fu_140_ap_start_reg_reg_0(0),
      \ap_CS_fsm_reg[14]_0\(1) => \ap_CS_fsm_reg[14]_2\(5),
      \ap_CS_fsm_reg[14]_0\(0) => \ap_CS_fsm_reg[14]_2\(0),
      \ap_CS_fsm_reg[1]\ => \ap_CS_fsm_reg[1]\,
      \ap_CS_fsm_reg[1]_0\ => \ap_CS_fsm_reg[1]_0\,
      \ap_CS_fsm_reg[6]\ => \ap_CS_fsm_reg[6]\,
      \ap_CS_fsm_reg[6]_0\ => \ap_CS_fsm_reg[6]_0\,
      ap_clk => ap_clk,
      ap_done_cache_reg_0 => ap_done_cache_reg,
      ap_enable_reg_pp0_iter1_reg => \idx_i58_fu_32_reg_n_0_[2]\,
      ap_enable_reg_pp0_iter1_reg_0 => \idx_i58_fu_32_reg_n_0_[1]\,
      ap_enable_reg_pp0_iter1_reg_1 => \idx_i58_fu_32_reg_n_0_[3]\,
      ap_rst_n => ap_rst_n,
      ap_sig_allocacmp_idx_i58_load(3 downto 0) => ap_sig_allocacmp_idx_i58_load(3 downto 0),
      grp_ClefiaKeySet128_fu_176_ap_done => grp_ClefiaKeySet128_fu_176_ap_done,
      grp_ClefiaKeySet192_fu_162_ap_done => grp_ClefiaKeySet192_fu_162_ap_done,
      grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_18_fu_140_ap_start_reg => grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_18_fu_140_ap_start_reg,
      grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_18_fu_140_ap_start_reg0 => grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_18_fu_140_ap_start_reg0,
      grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_18_fu_140_ap_start_reg_reg => grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_18_fu_140_ap_start_reg_reg,
      grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_18_fu_140_ap_start_reg_reg_0(3) => flow_control_loop_pipe_sequential_init_U_n_15,
      grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_18_fu_140_ap_start_reg_reg_0(2) => flow_control_loop_pipe_sequential_init_U_n_16,
      grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_18_fu_140_ap_start_reg_reg_0(1) => flow_control_loop_pipe_sequential_init_U_n_17,
      grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_18_fu_140_ap_start_reg_reg_0(0) => flow_control_loop_pipe_sequential_init_U_n_18,
      grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_18_fu_140_ap_start_reg_reg_1(0) => grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_18_fu_140_ap_start_reg_reg_0(1),
      grp_ClefiaKeySet256_fu_148_ap_ready => grp_ClefiaKeySet256_fu_148_ap_ready,
      grp_ClefiaKeySet256_fu_148_ap_start_reg => grp_ClefiaKeySet256_fu_148_ap_start_reg,
      grp_fu_232_p2 => grp_fu_232_p2,
      icmp_ln395_reg_250 => icmp_ln395_reg_250,
      icmp_ln398_reg_254 => icmp_ln398_reg_254,
      icmp_ln401_reg_258 => icmp_ln401_reg_258,
      \icmp_ln401_reg_258_reg[0]\ => \icmp_ln401_reg_258_reg[0]\,
      idx_i58_fu_320 => idx_i58_fu_320,
      \idx_i58_fu_32_reg[1]\ => flow_control_loop_pipe_sequential_init_U_n_14,
      \idx_i58_fu_32_reg[2]\ => flow_control_loop_pipe_sequential_init_U_n_13,
      \idx_i58_load_reg_151_reg[0]\ => \idx_i58_fu_32_reg_n_0_[0]\,
      \r_reg_104_reg[2]\ => \r_reg_104_reg[2]\,
      \r_reg_104_reg[2]_0\ => \r_reg_104_reg[2]_0\,
      \r_reg_104_reg[2]_1\ => \r_reg_104_reg[2]_1\,
      \r_reg_104_reg[2]_2\ => \r_reg_104_reg[2]_2\
    );
\idx_i58_fu_32_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => idx_i58_fu_320,
      D => add_ln124_fu_88_p2(0),
      Q => \idx_i58_fu_32_reg_n_0_[0]\,
      R => '0'
    );
\idx_i58_fu_32_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => idx_i58_fu_320,
      D => add_ln124_fu_88_p2(1),
      Q => \idx_i58_fu_32_reg_n_0_[1]\,
      R => '0'
    );
\idx_i58_fu_32_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => idx_i58_fu_320,
      D => add_ln124_fu_88_p2(2),
      Q => \idx_i58_fu_32_reg_n_0_[2]\,
      R => '0'
    );
\idx_i58_fu_32_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => idx_i58_fu_320,
      D => add_ln124_fu_88_p2(3),
      Q => \idx_i58_fu_32_reg_n_0_[3]\,
      R => '0'
    );
\idx_i58_load_reg_151_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => ap_sig_allocacmp_idx_i58_load(0),
      Q => idx_i58_load_reg_151(0),
      R => '0'
    );
\idx_i58_load_reg_151_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => ap_sig_allocacmp_idx_i58_load(1),
      Q => idx_i58_load_reg_151(1),
      R => '0'
    );
\idx_i58_load_reg_151_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => ap_sig_allocacmp_idx_i58_load(2),
      Q => idx_i58_load_reg_151(2),
      R => '0'
    );
\idx_i58_load_reg_151_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => ap_sig_allocacmp_idx_i58_load(3),
      Q => idx_i58_load_reg_151(3),
      R => '0'
    );
ram_reg_i_227: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFAAEAEAAAAAAAAA"
    )
        port map (
      I0 => ram_reg_i_429_n_0,
      I1 => \ap_CS_fsm_reg[14]_2\(1),
      I2 => O(0),
      I3 => \ram_reg_i_83__5_1\(0),
      I4 => \ap_CS_fsm_reg[14]_2\(3),
      I5 => \ram_reg_i_83__5_0\,
      O => grp_ClefiaKeySet256_fu_148_rk_address0(5)
    );
ram_reg_i_240: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF4040000F404"
    )
        port map (
      I0 => idx_i58_load_reg_151(3),
      I1 => \ap_CS_fsm_reg[14]_2\(5),
      I2 => ram_reg_i_227_0,
      I3 => ram_reg_i_227_1(3),
      I4 => ram_reg_i_227_2,
      I5 => ram_reg_i_227_3(3),
      O => ram_reg_i_240_n_0
    );
ram_reg_i_247: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF8080000F808"
    )
        port map (
      I0 => \ap_CS_fsm_reg[14]_2\(5),
      I1 => idx_i58_load_reg_151(2),
      I2 => ram_reg_i_227_0,
      I3 => ram_reg_i_227_1(2),
      I4 => ram_reg_i_227_2,
      I5 => ram_reg_i_227_3(2),
      O => ram_reg_i_247_n_0
    );
ram_reg_i_258: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF8080000F808"
    )
        port map (
      I0 => \ap_CS_fsm_reg[14]_2\(5),
      I1 => idx_i58_load_reg_151(1),
      I2 => ram_reg_i_227_0,
      I3 => ram_reg_i_227_1(1),
      I4 => ram_reg_i_227_2,
      I5 => ram_reg_i_227_3(1),
      O => ram_reg_i_258_n_0
    );
ram_reg_i_266: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF8080000F808"
    )
        port map (
      I0 => \ap_CS_fsm_reg[14]_2\(5),
      I1 => idx_i58_load_reg_151(0),
      I2 => ram_reg_i_227_0,
      I3 => ram_reg_i_227_1(0),
      I4 => ram_reg_i_227_2,
      I5 => ram_reg_i_227_3(0),
      O => ram_reg_i_266_n_0
    );
ram_reg_i_429: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF8080000F808"
    )
        port map (
      I0 => \ap_CS_fsm_reg[14]_2\(5),
      I1 => idx_i58_load_reg_151(3),
      I2 => ram_reg_i_227_0,
      I3 => ram_reg_i_227_1(4),
      I4 => ram_reg_i_227_2,
      I5 => ram_reg_i_227_3(4),
      O => ram_reg_i_429_n_0
    );
ram_reg_i_569: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00005700"
    )
        port map (
      I0 => trunc_ln374_reg_287,
      I1 => \ap_CS_fsm_reg[14]_2\(2),
      I2 => \ap_CS_fsm_reg[14]_2\(4),
      I3 => \ap_CS_fsm_reg[14]_2\(5),
      I4 => idx_i58_load_reg_151(3),
      O => \trunc_ln374_reg_287_reg[0]\
    );
\ram_reg_i_83__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFF53FF53FF53"
    )
        port map (
      I0 => grp_ClefiaKeySet256_fu_148_rk_address0(5),
      I1 => grp_ClefiaKeySet192_fu_162_rk_address0(0),
      I2 => ram_reg_2,
      I3 => Q(2),
      I4 => Q(0),
      I5 => icmp_ln395_reg_250,
      O => \ap_CS_fsm_reg[8]\
    );
\ram_reg_i_89__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF1111000F"
    )
        port map (
      I0 => ram_reg_i_240_n_0,
      I1 => ram_reg_10,
      I2 => ram_reg_11,
      I3 => ram_reg_12,
      I4 => ram_reg_2,
      I5 => ram_reg_3,
      O => \idx_i58_load_reg_151_reg[3]_0\
    );
\ram_reg_i_92__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF1111000F"
    )
        port map (
      I0 => ram_reg_i_247_n_0,
      I1 => ram_reg_7,
      I2 => ram_reg_8,
      I3 => ram_reg_9,
      I4 => ram_reg_2,
      I5 => ram_reg_3,
      O => \ap_CS_fsm_reg[14]_1\
    );
\ram_reg_i_96__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF1111000F"
    )
        port map (
      I0 => ram_reg_i_258_n_0,
      I1 => ram_reg_4,
      I2 => ram_reg_5,
      I3 => ram_reg_6,
      I4 => ram_reg_2,
      I5 => ram_reg_3,
      O => \ap_CS_fsm_reg[14]_0\
    );
\ram_reg_i_99__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF1111000F"
    )
        port map (
      I0 => ram_reg_i_266_n_0,
      I1 => ram_reg,
      I2 => ram_reg_0,
      I3 => ram_reg_1,
      I4 => ram_reg_2,
      I5 => ram_reg_3,
      O => \ap_CS_fsm_reg[14]\
    );
skey_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_1_skey_ROM_AUTO_1R_4
     port map (
      D(3) => flow_control_loop_pipe_sequential_init_U_n_15,
      D(2) => flow_control_loop_pipe_sequential_init_U_n_16,
      D(1) => flow_control_loop_pipe_sequential_init_U_n_17,
      D(0) => flow_control_loop_pipe_sequential_init_U_n_18,
      add_ln124_fu_88_p2(0) => add_ln124_fu_88_p2(0),
      ap_clk => ap_clk,
      ap_sig_allocacmp_idx_i58_load(0) => ap_sig_allocacmp_idx_i58_load(3),
      grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_18_fu_140_ap_start_reg => grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_18_fu_140_ap_start_reg,
      grp_ClefiaKeySet256_fu_148_rk_d0(3 downto 0) => grp_ClefiaKeySet256_fu_148_rk_d0(3 downto 0),
      \q0_reg[5]_0\ => flow_control_loop_pipe_sequential_init_U_n_14,
      \q0_reg[6]_0\ => flow_control_loop_pipe_sequential_init_U_n_13,
      \ram_reg_i_140__4\ => \ram_reg_i_140__4\,
      \ram_reg_i_140__4_0\ => \ram_reg_i_140__4_0\,
      \ram_reg_i_142__4\ => \ram_reg_i_142__4\,
      \ram_reg_i_142__4_0\ => \ram_reg_i_142__4_0\,
      \ram_reg_i_144__3\ => \ram_reg_i_144__3\,
      \ram_reg_i_144__3_0\ => \ram_reg_i_144__3_0\,
      \ram_reg_i_146__2\ => \ram_reg_i_146__2\,
      \ram_reg_i_146__2_0\ => \ram_reg_i_146__2_0\,
      \ram_reg_i_146__2_1\ => \ram_reg_i_146__2_1\,
      \ram_reg_i_146__2_2\ => \ram_reg_i_83__5_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_clefia_Pipeline_VITIS_LOOP_116_1 is
  port (
    Clefia_enc_address0 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \icmp_ln395_reg_250_reg[0]\ : out STD_LOGIC;
    \icmp_ln395_reg_250_reg[0]_0\ : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    p_0_in : out STD_LOGIC;
    grp_clefia_Pipeline_VITIS_LOOP_116_1_fu_205_ct_ce0 : out STD_LOGIC;
    \src_assign_fu_44_reg[2]_0\ : out STD_LOGIC;
    \src_assign_fu_44_reg[2]_1\ : out STD_LOGIC;
    WEBWE : out STD_LOGIC_VECTOR ( 3 downto 0 );
    grp_clefia_Pipeline_VITIS_LOOP_116_1_fu_205_ct_address0 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    ap_loop_init : out STD_LOGIC;
    grp_clefia_Pipeline_VITIS_LOOP_116_1_fu_205_Clefia_enc_address0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    grp_clefia_Pipeline_VITIS_LOOP_116_1_fu_205_ap_start_reg : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    grp_ClefiaEncrypt_1_fu_190_Clefia_enc_address0 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    icmp_ln395_reg_250 : in STD_LOGIC;
    grp_ClefiaDecrypt_1_fu_212_ct_ce0 : in STD_LOGIC;
    grp_ClefiaEncrypt_1_fu_190_Clefia_enc_we0 : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_clefia_Pipeline_VITIS_LOOP_116_1;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_clefia_Pipeline_VITIS_LOOP_116_1 is
  signal add_ln117_fu_88_p2 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal ap_loop_exit_ready_pp0_iter1_reg : STD_LOGIC;
  signal \^ap_loop_init\ : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_6 : STD_LOGIC;
  signal grp_clefia_Pipeline_VITIS_LOOP_116_1_fu_205_ap_ready : STD_LOGIC;
  signal \^grp_clefia_pipeline_vitis_loop_116_1_fu_205_ct_ce0\ : STD_LOGIC;
  signal src_assign_fu_440 : STD_LOGIC;
  signal \^src_assign_fu_44_reg[2]_1\ : STD_LOGIC;
  signal \src_assign_fu_44_reg_n_0_[0]\ : STD_LOGIC;
  signal \src_assign_fu_44_reg_n_0_[1]\ : STD_LOGIC;
  signal \src_assign_fu_44_reg_n_0_[3]\ : STD_LOGIC;
begin
  ap_loop_init <= \^ap_loop_init\;
  grp_clefia_Pipeline_VITIS_LOOP_116_1_fu_205_ct_ce0 <= \^grp_clefia_pipeline_vitis_loop_116_1_fu_205_ct_ce0\;
  \src_assign_fu_44_reg[2]_1\ <= \^src_assign_fu_44_reg[2]_1\;
ap_enable_reg_pp0_iter1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => grp_clefia_Pipeline_VITIS_LOOP_116_1_fu_205_ap_start_reg,
      Q => \^grp_clefia_pipeline_vitis_loop_116_1_fu_205_ct_ce0\,
      R => ap_rst_n_inv
    );
ap_loop_exit_ready_pp0_iter1_reg_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => grp_clefia_Pipeline_VITIS_LOOP_116_1_fu_205_ap_ready,
      Q => ap_loop_exit_ready_pp0_iter1_reg,
      R => '0'
    );
flow_control_loop_pipe_sequential_init_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_flow_control_loop_pipe_sequential_init
     port map (
      D(0) => D(0),
      Q(2 downto 0) => Q(2 downto 0),
      WEBWE(3 downto 0) => WEBWE(3 downto 0),
      add_ln117_fu_88_p2(2) => add_ln117_fu_88_p2(3),
      add_ln117_fu_88_p2(1 downto 0) => add_ln117_fu_88_p2(1 downto 0),
      ap_clk => ap_clk,
      ap_loop_exit_ready_pp0_iter1_reg => ap_loop_exit_ready_pp0_iter1_reg,
      ap_loop_exit_ready_pp0_iter1_reg_reg => \src_assign_fu_44_reg_n_0_[1]\,
      ap_loop_exit_ready_pp0_iter1_reg_reg_0 => \src_assign_fu_44_reg_n_0_[0]\,
      ap_loop_init_int_reg_0 => \^ap_loop_init\,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      grp_ClefiaEncrypt_1_fu_190_Clefia_enc_address0(1 downto 0) => grp_ClefiaEncrypt_1_fu_190_Clefia_enc_address0(1 downto 0),
      grp_ClefiaEncrypt_1_fu_190_Clefia_enc_we0 => grp_ClefiaEncrypt_1_fu_190_Clefia_enc_we0,
      grp_clefia_Pipeline_VITIS_LOOP_116_1_fu_205_Clefia_enc_address0(0) => grp_clefia_Pipeline_VITIS_LOOP_116_1_fu_205_Clefia_enc_address0(0),
      grp_clefia_Pipeline_VITIS_LOOP_116_1_fu_205_ap_ready => grp_clefia_Pipeline_VITIS_LOOP_116_1_fu_205_ap_ready,
      grp_clefia_Pipeline_VITIS_LOOP_116_1_fu_205_ap_start_reg => grp_clefia_Pipeline_VITIS_LOOP_116_1_fu_205_ap_start_reg,
      grp_clefia_Pipeline_VITIS_LOOP_116_1_fu_205_ap_start_reg_reg => \src_assign_fu_44_reg_n_0_[3]\,
      icmp_ln395_reg_250 => icmp_ln395_reg_250,
      \icmp_ln395_reg_250_reg[0]\ => \icmp_ln395_reg_250_reg[0]\,
      \icmp_ln395_reg_250_reg[0]_0\ => \icmp_ln395_reg_250_reg[0]_0\,
      src_assign_fu_440 => src_assign_fu_440,
      \src_assign_fu_44_reg[0]\ => Clefia_enc_address0(0),
      \src_assign_fu_44_reg[1]\ => Clefia_enc_address0(1),
      \src_assign_fu_44_reg[1]_0\ => flow_control_loop_pipe_sequential_init_U_n_6,
      \src_assign_fu_44_reg[2]\ => \src_assign_fu_44_reg[2]_0\,
      \src_assign_fu_44_reg[2]_0\ => \^src_assign_fu_44_reg[2]_1\
    );
\ram_reg_0_15_0_0_i_2__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8088"
    )
        port map (
      I0 => \^grp_clefia_pipeline_vitis_loop_116_1_fu_205_ct_ce0\,
      I1 => Q(2),
      I2 => grp_ClefiaDecrypt_1_fu_212_ct_ce0,
      I3 => Q(3),
      O => p_0_in
    );
\src_assign_fu_44_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_assign_fu_440,
      D => add_ln117_fu_88_p2(0),
      Q => \src_assign_fu_44_reg_n_0_[0]\,
      R => '0'
    );
\src_assign_fu_44_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_assign_fu_440,
      D => add_ln117_fu_88_p2(1),
      Q => \src_assign_fu_44_reg_n_0_[1]\,
      R => '0'
    );
\src_assign_fu_44_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_assign_fu_440,
      D => flow_control_loop_pipe_sequential_init_U_n_6,
      Q => \^src_assign_fu_44_reg[2]_1\,
      R => '0'
    );
\src_assign_fu_44_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => src_assign_fu_440,
      D => add_ln117_fu_88_p2(3),
      Q => \src_assign_fu_44_reg_n_0_[3]\,
      R => '0'
    );
\zext_ln114_reg_112_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \src_assign_fu_44_reg_n_0_[0]\,
      Q => grp_clefia_Pipeline_VITIS_LOOP_116_1_fu_205_ct_address0(0),
      R => \^ap_loop_init\
    );
\zext_ln114_reg_112_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \src_assign_fu_44_reg_n_0_[1]\,
      Q => grp_clefia_Pipeline_VITIS_LOOP_116_1_fu_205_ct_address0(1),
      R => \^ap_loop_init\
    );
\zext_ln114_reg_112_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \^src_assign_fu_44_reg[2]_1\,
      Q => grp_clefia_Pipeline_VITIS_LOOP_116_1_fu_205_ct_address0(2),
      R => \^ap_loop_init\
    );
\zext_ln114_reg_112_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \src_assign_fu_44_reg_n_0_[3]\,
      Q => grp_clefia_Pipeline_VITIS_LOOP_116_1_fu_205_ct_address0(3),
      R => \^ap_loop_init\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_control_s_axi is
  port (
    \int_pt_shift0_reg[1]_0\ : out STD_LOGIC;
    \int_pt_shift0_reg[0]_0\ : out STD_LOGIC;
    \int_Clefia_dec_shift0_reg[1]_0\ : out STD_LOGIC;
    \int_Clefia_dec_shift0_reg[0]_0\ : out STD_LOGIC;
    interrupt : out STD_LOGIC;
    ap_start : out STD_LOGIC;
    \ap_CS_fsm_reg[8]\ : out STD_LOGIC;
    \ap_CS_fsm_reg[8]_0\ : out STD_LOGIC;
    \ap_CS_fsm_reg[8]_1\ : out STD_LOGIC;
    int_ap_start_reg_0 : out STD_LOGIC;
    \key_bitlen_read_reg_244_reg[30]\ : out STD_LOGIC;
    int_ap_start_reg_1 : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    grp_fu_232_p2 : out STD_LOGIC;
    grp_fu_226_p2 : out STD_LOGIC;
    \int_key_bitlen_reg[31]_0\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    int_ap_start_reg_2 : out STD_LOGIC;
    icmp_ln395_fu_238_p2 : out STD_LOGIC;
    int_ap_start_reg_3 : out STD_LOGIC;
    int_ap_start_reg_4 : out STD_LOGIC;
    \ap_CS_fsm_reg[0]\ : out STD_LOGIC;
    \icmp_ln398_reg_254_reg[0]\ : out STD_LOGIC;
    \icmp_ln401_reg_258_reg[0]\ : out STD_LOGIC;
    s_axi_control_RDATA : out STD_LOGIC_VECTOR ( 31 downto 0 );
    pt_q0 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \int_Clefia_enc_shift0_reg[1]_0\ : out STD_LOGIC;
    \int_Clefia_enc_shift0_reg[0]_0\ : out STD_LOGIC;
    ct_d0 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    Clefia_dec_q0 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_control_RVALID : out STD_LOGIC;
    s_axi_control_ARREADY : out STD_LOGIC;
    s_axi_control_WREADY : out STD_LOGIC;
    s_axi_control_AWREADY : out STD_LOGIC;
    s_axi_control_BVALID : out STD_LOGIC;
    ap_clk : in STD_LOGIC;
    Clefia_enc_ce0 : in STD_LOGIC;
    ADDRBWRADDR : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_control_WDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    DIBDI : in STD_LOGIC_VECTOR ( 7 downto 0 );
    WEBWE : in STD_LOGIC_VECTOR ( 3 downto 0 );
    grp_ClefiaDecrypt_1_fu_212_Clefia_dec_ce0 : in STD_LOGIC;
    mem_reg : in STD_LOGIC_VECTOR ( 1 downto 0 );
    mem_reg_0 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    mem_reg_1 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    ap_rst_n_inv : in STD_LOGIC;
    \int_pt_shift0_reg[1]_1\ : in STD_LOGIC;
    \int_pt_shift0_reg[0]_1\ : in STD_LOGIC;
    \int_Clefia_dec_shift0_reg[1]_1\ : in STD_LOGIC;
    \int_Clefia_dec_shift0_reg[0]_1\ : in STD_LOGIC;
    s_axi_control_ARADDR : in STD_LOGIC_VECTOR ( 6 downto 0 );
    ap_done : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 4 downto 0 );
    s_axi_control_WSTRB : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_control_AWADDR : in STD_LOGIC_VECTOR ( 6 downto 0 );
    \r_1_reg_126_reg[3]\ : in STD_LOGIC;
    grp_ClefiaKeySet128_fu_176_ap_done : in STD_LOGIC;
    \r_1_reg_126_reg[3]_0\ : in STD_LOGIC;
    r_1_reg_126 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \r_reg_104_reg[1]\ : in STD_LOGIC;
    \r_reg_104_reg[1]_0\ : in STD_LOGIC;
    \r_reg_104_reg[1]_1\ : in STD_LOGIC;
    \r_reg_104_reg[3]\ : in STD_LOGIC;
    \ap_CS_fsm_reg[1]\ : in STD_LOGIC;
    grp_ClefiaKeySet256_fu_148_ap_done : in STD_LOGIC;
    \ap_CS_fsm[9]_i_2__4_0\ : in STD_LOGIC;
    \ap_CS_fsm[9]_i_2__4_1\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \ap_CS_fsm[9]_i_2__4_2\ : in STD_LOGIC;
    \ap_CS_fsm[9]_i_5_0\ : in STD_LOGIC;
    grp_ClefiaKeySet256_fu_148_ap_ready : in STD_LOGIC;
    grp_ClefiaKeySet256_fu_148_ap_start_reg_reg : in STD_LOGIC;
    grp_ClefiaKeySet256_fu_148_ap_start_reg : in STD_LOGIC;
    grp_ClefiaKeySet192_fu_162_ap_ready : in STD_LOGIC;
    grp_ClefiaKeySet192_fu_162_ap_start_reg : in STD_LOGIC;
    grp_ClefiaKeySet128_fu_176_ap_ready : in STD_LOGIC;
    grp_ClefiaKeySet128_fu_176_ap_start_reg_reg : in STD_LOGIC;
    grp_ClefiaKeySet128_fu_176_ap_start_reg : in STD_LOGIC;
    icmp_ln398_reg_254 : in STD_LOGIC;
    icmp_ln401_reg_258 : in STD_LOGIC;
    \int_Clefia_enc_shift0_reg[1]_1\ : in STD_LOGIC;
    \int_Clefia_enc_shift0_reg[0]_1\ : in STD_LOGIC;
    s_axi_control_ARVALID : in STD_LOGIC;
    s_axi_control_RREADY : in STD_LOGIC;
    s_axi_control_WVALID : in STD_LOGIC;
    s_axi_control_AWVALID : in STD_LOGIC;
    s_axi_control_BREADY : in STD_LOGIC;
    grp_ClefiaEncrypt_1_fu_190_pt_address0 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    grp_ClefiaEncrypt_1_fu_190_pt_ce0 : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_control_s_axi;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_control_s_axi is
  signal \ap_CS_fsm[9]_i_10_n_0\ : STD_LOGIC;
  signal \ap_CS_fsm[9]_i_11_n_0\ : STD_LOGIC;
  signal \ap_CS_fsm[9]_i_13_n_0\ : STD_LOGIC;
  signal \ap_CS_fsm[9]_i_14_n_0\ : STD_LOGIC;
  signal \ap_CS_fsm[9]_i_16_n_0\ : STD_LOGIC;
  signal \ap_CS_fsm[9]_i_17_n_0\ : STD_LOGIC;
  signal \ap_CS_fsm[9]_i_18_n_0\ : STD_LOGIC;
  signal \ap_CS_fsm[9]_i_20_n_0\ : STD_LOGIC;
  signal \ap_CS_fsm[9]_i_2__4_n_0\ : STD_LOGIC;
  signal \ap_CS_fsm[9]_i_5_n_0\ : STD_LOGIC;
  signal \ap_CS_fsm[9]_i_6_n_0\ : STD_LOGIC;
  signal \ap_CS_fsm[9]_i_7_n_0\ : STD_LOGIC;
  signal \ap_CS_fsm[9]_i_8_n_0\ : STD_LOGIC;
  signal \ap_CS_fsm[9]_i_9_n_0\ : STD_LOGIC;
  signal ap_idle : STD_LOGIC;
  signal \^ap_start\ : STD_LOGIC;
  signal ar_hs : STD_LOGIC;
  signal auto_restart_status_i_1_n_0 : STD_LOGIC;
  signal auto_restart_status_reg_n_0 : STD_LOGIC;
  signal aw_hs : STD_LOGIC;
  signal data3 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal grp_ClefiaKeySet128_fu_176_ap_start_reg_i_2_n_0 : STD_LOGIC;
  signal \^grp_fu_226_p2\ : STD_LOGIC;
  signal \^grp_fu_232_p2\ : STD_LOGIC;
  signal \icmp_ln395_reg_250[0]_i_10_n_0\ : STD_LOGIC;
  signal \icmp_ln395_reg_250[0]_i_11_n_0\ : STD_LOGIC;
  signal \icmp_ln395_reg_250[0]_i_2_n_0\ : STD_LOGIC;
  signal \icmp_ln395_reg_250[0]_i_3_n_0\ : STD_LOGIC;
  signal \icmp_ln395_reg_250[0]_i_4_n_0\ : STD_LOGIC;
  signal \icmp_ln395_reg_250[0]_i_5_n_0\ : STD_LOGIC;
  signal \icmp_ln395_reg_250[0]_i_6_n_0\ : STD_LOGIC;
  signal \icmp_ln395_reg_250[0]_i_7_n_0\ : STD_LOGIC;
  signal \icmp_ln395_reg_250[0]_i_8_n_0\ : STD_LOGIC;
  signal \icmp_ln395_reg_250[0]_i_9_n_0\ : STD_LOGIC;
  signal icmp_ln398_reg_2540 : STD_LOGIC;
  signal int_Clefia_dec_n_0 : STD_LOGIC;
  signal int_Clefia_dec_n_1 : STD_LOGIC;
  signal int_Clefia_dec_n_2 : STD_LOGIC;
  signal int_Clefia_dec_n_3 : STD_LOGIC;
  signal int_Clefia_dec_n_4 : STD_LOGIC;
  signal int_Clefia_dec_n_5 : STD_LOGIC;
  signal int_Clefia_dec_q0 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal int_Clefia_dec_read : STD_LOGIC;
  signal int_Clefia_dec_read0 : STD_LOGIC;
  signal \^int_clefia_dec_shift0_reg[0]_0\ : STD_LOGIC;
  signal \^int_clefia_dec_shift0_reg[1]_0\ : STD_LOGIC;
  signal int_Clefia_dec_write_i_1_n_0 : STD_LOGIC;
  signal int_Clefia_dec_write_reg_n_0 : STD_LOGIC;
  signal int_Clefia_enc_n_0 : STD_LOGIC;
  signal int_Clefia_enc_n_1 : STD_LOGIC;
  signal int_Clefia_enc_n_10 : STD_LOGIC;
  signal int_Clefia_enc_n_11 : STD_LOGIC;
  signal int_Clefia_enc_n_12 : STD_LOGIC;
  signal int_Clefia_enc_n_13 : STD_LOGIC;
  signal int_Clefia_enc_n_14 : STD_LOGIC;
  signal int_Clefia_enc_n_15 : STD_LOGIC;
  signal int_Clefia_enc_n_16 : STD_LOGIC;
  signal int_Clefia_enc_n_17 : STD_LOGIC;
  signal int_Clefia_enc_n_18 : STD_LOGIC;
  signal int_Clefia_enc_n_19 : STD_LOGIC;
  signal int_Clefia_enc_n_2 : STD_LOGIC;
  signal int_Clefia_enc_n_20 : STD_LOGIC;
  signal int_Clefia_enc_n_21 : STD_LOGIC;
  signal int_Clefia_enc_n_22 : STD_LOGIC;
  signal int_Clefia_enc_n_23 : STD_LOGIC;
  signal int_Clefia_enc_n_24 : STD_LOGIC;
  signal int_Clefia_enc_n_25 : STD_LOGIC;
  signal int_Clefia_enc_n_26 : STD_LOGIC;
  signal int_Clefia_enc_n_27 : STD_LOGIC;
  signal int_Clefia_enc_n_28 : STD_LOGIC;
  signal int_Clefia_enc_n_29 : STD_LOGIC;
  signal int_Clefia_enc_n_3 : STD_LOGIC;
  signal int_Clefia_enc_n_30 : STD_LOGIC;
  signal int_Clefia_enc_n_31 : STD_LOGIC;
  signal int_Clefia_enc_n_4 : STD_LOGIC;
  signal int_Clefia_enc_n_5 : STD_LOGIC;
  signal int_Clefia_enc_n_6 : STD_LOGIC;
  signal int_Clefia_enc_n_7 : STD_LOGIC;
  signal int_Clefia_enc_n_8 : STD_LOGIC;
  signal int_Clefia_enc_n_9 : STD_LOGIC;
  signal int_Clefia_enc_q0 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal int_Clefia_enc_read : STD_LOGIC;
  signal int_Clefia_enc_read0 : STD_LOGIC;
  signal \^int_clefia_enc_shift0_reg[0]_0\ : STD_LOGIC;
  signal \^int_clefia_enc_shift0_reg[1]_0\ : STD_LOGIC;
  signal int_Clefia_enc_write_i_1_n_0 : STD_LOGIC;
  signal int_Clefia_enc_write_reg_n_0 : STD_LOGIC;
  signal int_ap_idle : STD_LOGIC;
  signal int_ap_ready : STD_LOGIC;
  signal int_ap_ready_i_1_n_0 : STD_LOGIC;
  signal int_ap_start1 : STD_LOGIC;
  signal int_ap_start5_out : STD_LOGIC;
  signal int_ap_start_i_1_n_0 : STD_LOGIC;
  signal int_auto_restart_i_1_n_0 : STD_LOGIC;
  signal int_auto_restart_reg_n_0 : STD_LOGIC;
  signal int_gie_i_1_n_0 : STD_LOGIC;
  signal int_gie_i_2_n_0 : STD_LOGIC;
  signal int_gie_reg_n_0 : STD_LOGIC;
  signal int_ier : STD_LOGIC;
  signal \int_ier[0]_i_1_n_0\ : STD_LOGIC;
  signal \int_ier[1]_i_1_n_0\ : STD_LOGIC;
  signal \int_ier_reg_n_0_[0]\ : STD_LOGIC;
  signal \int_ier_reg_n_0_[1]\ : STD_LOGIC;
  signal int_interrupt0 : STD_LOGIC;
  signal \int_isr[0]_i_1_n_0\ : STD_LOGIC;
  signal \int_isr[0]_i_2_n_0\ : STD_LOGIC;
  signal \int_isr[1]_i_1_n_0\ : STD_LOGIC;
  signal \int_key_bitlen[0]_i_1_n_0\ : STD_LOGIC;
  signal \int_key_bitlen[10]_i_1_n_0\ : STD_LOGIC;
  signal \int_key_bitlen[11]_i_1_n_0\ : STD_LOGIC;
  signal \int_key_bitlen[12]_i_1_n_0\ : STD_LOGIC;
  signal \int_key_bitlen[13]_i_1_n_0\ : STD_LOGIC;
  signal \int_key_bitlen[14]_i_1_n_0\ : STD_LOGIC;
  signal \int_key_bitlen[15]_i_1_n_0\ : STD_LOGIC;
  signal \int_key_bitlen[16]_i_1_n_0\ : STD_LOGIC;
  signal \int_key_bitlen[17]_i_1_n_0\ : STD_LOGIC;
  signal \int_key_bitlen[18]_i_1_n_0\ : STD_LOGIC;
  signal \int_key_bitlen[19]_i_1_n_0\ : STD_LOGIC;
  signal \int_key_bitlen[1]_i_1_n_0\ : STD_LOGIC;
  signal \int_key_bitlen[20]_i_1_n_0\ : STD_LOGIC;
  signal \int_key_bitlen[21]_i_1_n_0\ : STD_LOGIC;
  signal \int_key_bitlen[22]_i_1_n_0\ : STD_LOGIC;
  signal \int_key_bitlen[23]_i_1_n_0\ : STD_LOGIC;
  signal \int_key_bitlen[24]_i_1_n_0\ : STD_LOGIC;
  signal \int_key_bitlen[25]_i_1_n_0\ : STD_LOGIC;
  signal \int_key_bitlen[26]_i_1_n_0\ : STD_LOGIC;
  signal \int_key_bitlen[27]_i_1_n_0\ : STD_LOGIC;
  signal \int_key_bitlen[28]_i_1_n_0\ : STD_LOGIC;
  signal \int_key_bitlen[29]_i_1_n_0\ : STD_LOGIC;
  signal \int_key_bitlen[2]_i_1_n_0\ : STD_LOGIC;
  signal \int_key_bitlen[30]_i_1_n_0\ : STD_LOGIC;
  signal \int_key_bitlen[31]_i_1_n_0\ : STD_LOGIC;
  signal \int_key_bitlen[31]_i_2_n_0\ : STD_LOGIC;
  signal \int_key_bitlen[31]_i_3_n_0\ : STD_LOGIC;
  signal \int_key_bitlen[3]_i_1_n_0\ : STD_LOGIC;
  signal \int_key_bitlen[4]_i_1_n_0\ : STD_LOGIC;
  signal \int_key_bitlen[5]_i_1_n_0\ : STD_LOGIC;
  signal \int_key_bitlen[6]_i_1_n_0\ : STD_LOGIC;
  signal \int_key_bitlen[7]_i_1_n_0\ : STD_LOGIC;
  signal \int_key_bitlen[8]_i_1_n_0\ : STD_LOGIC;
  signal \int_key_bitlen[9]_i_1_n_0\ : STD_LOGIC;
  signal \^int_key_bitlen_reg[31]_0\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal int_pt_address1 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal int_pt_n_10 : STD_LOGIC;
  signal int_pt_n_11 : STD_LOGIC;
  signal int_pt_n_12 : STD_LOGIC;
  signal int_pt_n_13 : STD_LOGIC;
  signal int_pt_n_14 : STD_LOGIC;
  signal int_pt_n_15 : STD_LOGIC;
  signal int_pt_n_16 : STD_LOGIC;
  signal int_pt_n_17 : STD_LOGIC;
  signal int_pt_n_18 : STD_LOGIC;
  signal int_pt_n_19 : STD_LOGIC;
  signal int_pt_n_20 : STD_LOGIC;
  signal int_pt_n_21 : STD_LOGIC;
  signal int_pt_n_22 : STD_LOGIC;
  signal int_pt_n_23 : STD_LOGIC;
  signal int_pt_n_24 : STD_LOGIC;
  signal int_pt_n_25 : STD_LOGIC;
  signal int_pt_n_26 : STD_LOGIC;
  signal int_pt_n_27 : STD_LOGIC;
  signal int_pt_n_28 : STD_LOGIC;
  signal int_pt_n_29 : STD_LOGIC;
  signal int_pt_n_30 : STD_LOGIC;
  signal int_pt_n_31 : STD_LOGIC;
  signal int_pt_n_32 : STD_LOGIC;
  signal int_pt_n_33 : STD_LOGIC;
  signal int_pt_n_34 : STD_LOGIC;
  signal int_pt_n_35 : STD_LOGIC;
  signal int_pt_n_36 : STD_LOGIC;
  signal int_pt_n_37 : STD_LOGIC;
  signal int_pt_n_38 : STD_LOGIC;
  signal int_pt_n_39 : STD_LOGIC;
  signal int_pt_n_40 : STD_LOGIC;
  signal int_pt_n_41 : STD_LOGIC;
  signal int_pt_n_42 : STD_LOGIC;
  signal int_pt_n_43 : STD_LOGIC;
  signal int_pt_n_44 : STD_LOGIC;
  signal int_pt_n_45 : STD_LOGIC;
  signal int_pt_n_46 : STD_LOGIC;
  signal int_pt_n_47 : STD_LOGIC;
  signal int_pt_n_48 : STD_LOGIC;
  signal int_pt_n_49 : STD_LOGIC;
  signal int_pt_n_50 : STD_LOGIC;
  signal int_pt_n_51 : STD_LOGIC;
  signal int_pt_n_52 : STD_LOGIC;
  signal int_pt_n_53 : STD_LOGIC;
  signal int_pt_n_54 : STD_LOGIC;
  signal int_pt_n_55 : STD_LOGIC;
  signal int_pt_n_56 : STD_LOGIC;
  signal int_pt_n_57 : STD_LOGIC;
  signal int_pt_n_58 : STD_LOGIC;
  signal int_pt_n_59 : STD_LOGIC;
  signal int_pt_n_60 : STD_LOGIC;
  signal int_pt_n_61 : STD_LOGIC;
  signal int_pt_n_62 : STD_LOGIC;
  signal int_pt_n_63 : STD_LOGIC;
  signal int_pt_n_64 : STD_LOGIC;
  signal int_pt_n_65 : STD_LOGIC;
  signal int_pt_n_8 : STD_LOGIC;
  signal int_pt_n_9 : STD_LOGIC;
  signal int_pt_read : STD_LOGIC;
  signal int_pt_read0 : STD_LOGIC;
  signal \^int_pt_shift0_reg[0]_0\ : STD_LOGIC;
  signal \^int_pt_shift0_reg[1]_0\ : STD_LOGIC;
  signal int_pt_write_i_1_n_0 : STD_LOGIC;
  signal int_pt_write_reg_n_0 : STD_LOGIC;
  signal int_task_ap_done : STD_LOGIC;
  signal int_task_ap_done_i_1_n_0 : STD_LOGIC;
  signal \^interrupt\ : STD_LOGIC;
  signal \^key_bitlen_read_reg_244_reg[30]\ : STD_LOGIC;
  signal p_0_in : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal p_29_in : STD_LOGIC;
  signal \r_reg_104[2]_i_4_n_0\ : STD_LOGIC;
  signal \r_reg_104[2]_i_5_n_0\ : STD_LOGIC;
  signal \r_reg_104[2]_i_6_n_0\ : STD_LOGIC;
  signal \r_reg_104[2]_i_7_n_0\ : STD_LOGIC;
  signal \r_reg_104[3]_i_10_n_0\ : STD_LOGIC;
  signal \r_reg_104[3]_i_11_n_0\ : STD_LOGIC;
  signal \r_reg_104[3]_i_12_n_0\ : STD_LOGIC;
  signal \r_reg_104[3]_i_13_n_0\ : STD_LOGIC;
  signal \r_reg_104[3]_i_6_n_0\ : STD_LOGIC;
  signal \r_reg_104[3]_i_7_n_0\ : STD_LOGIC;
  signal \r_reg_104[3]_i_8_n_0\ : STD_LOGIC;
  signal \r_reg_104[3]_i_9_n_0\ : STD_LOGIC;
  signal \rdata[0]_i_3_n_0\ : STD_LOGIC;
  signal \rdata[1]_i_2_n_0\ : STD_LOGIC;
  signal \rdata[1]_i_4_n_0\ : STD_LOGIC;
  signal \rdata[31]_i_1_n_0\ : STD_LOGIC;
  signal \rdata[31]_i_3_n_0\ : STD_LOGIC;
  signal \rdata[9]_i_3_n_0\ : STD_LOGIC;
  signal rstate : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \rstate[0]_i_1_n_0\ : STD_LOGIC;
  signal \rstate[0]_i_2_n_0\ : STD_LOGIC;
  signal task_ap_done : STD_LOGIC;
  signal \waddr_reg_n_0_[0]\ : STD_LOGIC;
  signal \waddr_reg_n_0_[1]\ : STD_LOGIC;
  signal \waddr_reg_n_0_[2]\ : STD_LOGIC;
  signal \waddr_reg_n_0_[3]\ : STD_LOGIC;
  signal \waddr_reg_n_0_[4]\ : STD_LOGIC;
  signal \waddr_reg_n_0_[5]\ : STD_LOGIC;
  signal \waddr_reg_n_0_[6]\ : STD_LOGIC;
  signal wstate : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \wstate[0]_i_1_n_0\ : STD_LOGIC;
  signal \wstate[1]_i_1_n_0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \ap_CS_fsm[6]_i_2\ : label is "soft_lutpair3";
  attribute SOFT_HLUTNM of \ap_CS_fsm[9]_i_14\ : label is "soft_lutpair8";
  attribute SOFT_HLUTNM of \ap_CS_fsm[9]_i_16\ : label is "soft_lutpair1";
  attribute SOFT_HLUTNM of \ap_CS_fsm[9]_i_17\ : label is "soft_lutpair7";
  attribute SOFT_HLUTNM of \ap_CS_fsm[9]_i_18\ : label is "soft_lutpair2";
  attribute SOFT_HLUTNM of \ap_CS_fsm[9]_i_2__4\ : label is "soft_lutpair3";
  attribute SOFT_HLUTNM of \icmp_ln395_reg_250[0]_i_11\ : label is "soft_lutpair5";
  attribute SOFT_HLUTNM of \icmp_ln395_reg_250[0]_i_4\ : label is "soft_lutpair2";
  attribute SOFT_HLUTNM of \icmp_ln395_reg_250[0]_i_6\ : label is "soft_lutpair14";
  attribute SOFT_HLUTNM of \icmp_ln395_reg_250[0]_i_8\ : label is "soft_lutpair1";
  attribute SOFT_HLUTNM of \icmp_ln398_reg_254[0]_i_1\ : label is "soft_lutpair13";
  attribute SOFT_HLUTNM of \icmp_ln401_reg_258[0]_i_1\ : label is "soft_lutpair13";
  attribute SOFT_HLUTNM of int_ap_idle_i_1 : label is "soft_lutpair4";
  attribute SOFT_HLUTNM of int_auto_restart_i_2 : label is "soft_lutpair0";
  attribute SOFT_HLUTNM of \int_ier[0]_i_1\ : label is "soft_lutpair15";
  attribute SOFT_HLUTNM of \int_ier[1]_i_1\ : label is "soft_lutpair15";
  attribute SOFT_HLUTNM of \int_ier[1]_i_2\ : label is "soft_lutpair0";
  attribute SOFT_HLUTNM of \int_key_bitlen[0]_i_1\ : label is "soft_lutpair32";
  attribute SOFT_HLUTNM of \int_key_bitlen[10]_i_1\ : label is "soft_lutpair27";
  attribute SOFT_HLUTNM of \int_key_bitlen[11]_i_1\ : label is "soft_lutpair27";
  attribute SOFT_HLUTNM of \int_key_bitlen[12]_i_1\ : label is "soft_lutpair26";
  attribute SOFT_HLUTNM of \int_key_bitlen[13]_i_1\ : label is "soft_lutpair26";
  attribute SOFT_HLUTNM of \int_key_bitlen[14]_i_1\ : label is "soft_lutpair25";
  attribute SOFT_HLUTNM of \int_key_bitlen[15]_i_1\ : label is "soft_lutpair25";
  attribute SOFT_HLUTNM of \int_key_bitlen[16]_i_1\ : label is "soft_lutpair24";
  attribute SOFT_HLUTNM of \int_key_bitlen[17]_i_1\ : label is "soft_lutpair24";
  attribute SOFT_HLUTNM of \int_key_bitlen[18]_i_1\ : label is "soft_lutpair23";
  attribute SOFT_HLUTNM of \int_key_bitlen[19]_i_1\ : label is "soft_lutpair23";
  attribute SOFT_HLUTNM of \int_key_bitlen[1]_i_1\ : label is "soft_lutpair32";
  attribute SOFT_HLUTNM of \int_key_bitlen[20]_i_1\ : label is "soft_lutpair22";
  attribute SOFT_HLUTNM of \int_key_bitlen[21]_i_1\ : label is "soft_lutpair22";
  attribute SOFT_HLUTNM of \int_key_bitlen[22]_i_1\ : label is "soft_lutpair21";
  attribute SOFT_HLUTNM of \int_key_bitlen[23]_i_1\ : label is "soft_lutpair21";
  attribute SOFT_HLUTNM of \int_key_bitlen[24]_i_1\ : label is "soft_lutpair20";
  attribute SOFT_HLUTNM of \int_key_bitlen[25]_i_1\ : label is "soft_lutpair20";
  attribute SOFT_HLUTNM of \int_key_bitlen[26]_i_1\ : label is "soft_lutpair19";
  attribute SOFT_HLUTNM of \int_key_bitlen[27]_i_1\ : label is "soft_lutpair19";
  attribute SOFT_HLUTNM of \int_key_bitlen[28]_i_1\ : label is "soft_lutpair18";
  attribute SOFT_HLUTNM of \int_key_bitlen[29]_i_1\ : label is "soft_lutpair18";
  attribute SOFT_HLUTNM of \int_key_bitlen[2]_i_1\ : label is "soft_lutpair31";
  attribute SOFT_HLUTNM of \int_key_bitlen[30]_i_1\ : label is "soft_lutpair17";
  attribute SOFT_HLUTNM of \int_key_bitlen[31]_i_2\ : label is "soft_lutpair17";
  attribute SOFT_HLUTNM of \int_key_bitlen[3]_i_1\ : label is "soft_lutpair31";
  attribute SOFT_HLUTNM of \int_key_bitlen[4]_i_1\ : label is "soft_lutpair30";
  attribute SOFT_HLUTNM of \int_key_bitlen[5]_i_1\ : label is "soft_lutpair30";
  attribute SOFT_HLUTNM of \int_key_bitlen[6]_i_1\ : label is "soft_lutpair29";
  attribute SOFT_HLUTNM of \int_key_bitlen[7]_i_1\ : label is "soft_lutpair29";
  attribute SOFT_HLUTNM of \int_key_bitlen[8]_i_1\ : label is "soft_lutpair28";
  attribute SOFT_HLUTNM of \int_key_bitlen[9]_i_1\ : label is "soft_lutpair28";
  attribute SOFT_HLUTNM of int_task_ap_done_i_2 : label is "soft_lutpair4";
  attribute SOFT_HLUTNM of \r_reg_104[2]_i_6\ : label is "soft_lutpair6";
  attribute SOFT_HLUTNM of \r_reg_104[3]_i_10\ : label is "soft_lutpair7";
  attribute SOFT_HLUTNM of \r_reg_104[3]_i_11\ : label is "soft_lutpair16";
  attribute SOFT_HLUTNM of \r_reg_104[3]_i_12\ : label is "soft_lutpair16";
  attribute SOFT_HLUTNM of \r_reg_104[3]_i_13\ : label is "soft_lutpair14";
  attribute SOFT_HLUTNM of \r_reg_104[3]_i_6\ : label is "soft_lutpair6";
  attribute SOFT_HLUTNM of \r_reg_104[3]_i_7\ : label is "soft_lutpair5";
  attribute SOFT_HLUTNM of \r_reg_104[3]_i_9\ : label is "soft_lutpair8";
  attribute SOFT_HLUTNM of \rdata[31]_i_3\ : label is "soft_lutpair12";
  attribute SOFT_HLUTNM of \rdata[9]_i_3\ : label is "soft_lutpair12";
  attribute SOFT_HLUTNM of s_axi_control_ARREADY_INST_0 : label is "soft_lutpair11";
  attribute SOFT_HLUTNM of s_axi_control_AWREADY_INST_0 : label is "soft_lutpair9";
  attribute SOFT_HLUTNM of s_axi_control_BVALID_INST_0 : label is "soft_lutpair10";
  attribute SOFT_HLUTNM of s_axi_control_RVALID_INST_0 : label is "soft_lutpair11";
  attribute SOFT_HLUTNM of \wstate[0]_i_1\ : label is "soft_lutpair9";
  attribute SOFT_HLUTNM of \wstate[1]_i_1\ : label is "soft_lutpair10";
begin
  ap_start <= \^ap_start\;
  grp_fu_226_p2 <= \^grp_fu_226_p2\;
  grp_fu_232_p2 <= \^grp_fu_232_p2\;
  \int_Clefia_dec_shift0_reg[0]_0\ <= \^int_clefia_dec_shift0_reg[0]_0\;
  \int_Clefia_dec_shift0_reg[1]_0\ <= \^int_clefia_dec_shift0_reg[1]_0\;
  \int_Clefia_enc_shift0_reg[0]_0\ <= \^int_clefia_enc_shift0_reg[0]_0\;
  \int_Clefia_enc_shift0_reg[1]_0\ <= \^int_clefia_enc_shift0_reg[1]_0\;
  \int_key_bitlen_reg[31]_0\(31 downto 0) <= \^int_key_bitlen_reg[31]_0\(31 downto 0);
  \int_pt_shift0_reg[0]_0\ <= \^int_pt_shift0_reg[0]_0\;
  \int_pt_shift0_reg[1]_0\ <= \^int_pt_shift0_reg[1]_0\;
  interrupt <= \^interrupt\;
  \key_bitlen_read_reg_244_reg[30]\ <= \^key_bitlen_read_reg_244_reg[30]\;
\ap_CS_fsm[1]_i_1__26\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => Q(0),
      I1 => \^ap_start\,
      I2 => \ap_CS_fsm_reg[1]\,
      I3 => Q(1),
      O => D(0)
    );
\ap_CS_fsm[6]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => \ap_CS_fsm[9]_i_5_n_0\,
      I1 => \ap_CS_fsm[9]_i_6_n_0\,
      I2 => \ap_CS_fsm[9]_i_7_n_0\,
      O => \^grp_fu_232_p2\
    );
\ap_CS_fsm[7]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => \ap_CS_fsm[9]_i_5_n_0\,
      I1 => \ap_CS_fsm[9]_i_8_n_0\,
      I2 => \ap_CS_fsm[9]_i_7_n_0\,
      O => \^grp_fu_226_p2\
    );
\ap_CS_fsm[9]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEFEFFFFFEFEFF00"
    )
        port map (
      I0 => \ap_CS_fsm[9]_i_2__4_1\(6),
      I1 => \ap_CS_fsm[9]_i_2__4_1\(7),
      I2 => \ap_CS_fsm[9]_i_2__4_1\(8),
      I3 => \icmp_ln395_reg_250[0]_i_10_n_0\,
      I4 => Q(2),
      I5 => \^int_key_bitlen_reg[31]_0\(9),
      O => \ap_CS_fsm[9]_i_10_n_0\
    );
\ap_CS_fsm[9]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \^int_key_bitlen_reg[31]_0\(25),
      I1 => \^int_key_bitlen_reg[31]_0\(24),
      I2 => Q(2),
      I3 => \^int_key_bitlen_reg[31]_0\(0),
      I4 => \^int_key_bitlen_reg[31]_0\(15),
      I5 => \^int_key_bitlen_reg[31]_0\(26),
      O => \ap_CS_fsm[9]_i_11_n_0\
    );
\ap_CS_fsm[9]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEEEEEEEEEE0EEEE"
    )
        port map (
      I0 => \ap_CS_fsm[9]_i_18_n_0\,
      I1 => \icmp_ln395_reg_250[0]_i_9_n_0\,
      I2 => \ap_CS_fsm[9]_i_5_0\,
      I3 => \ap_CS_fsm[9]_i_2__4_1\(13),
      I4 => Q(2),
      I5 => \ap_CS_fsm[9]_i_2__4_1\(12),
      O => \ap_CS_fsm[9]_i_13_n_0\
    );
\ap_CS_fsm[9]_i_14\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCAFFFAF"
    )
        port map (
      I0 => \^int_key_bitlen_reg[31]_0\(1),
      I1 => \ap_CS_fsm[9]_i_2__4_1\(0),
      I2 => \^int_key_bitlen_reg[31]_0\(8),
      I3 => Q(2),
      I4 => \ap_CS_fsm[9]_i_2__4_1\(5),
      O => \ap_CS_fsm[9]_i_14_n_0\
    );
\ap_CS_fsm[9]_i_16\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => \^int_key_bitlen_reg[31]_0\(3),
      I1 => \^int_key_bitlen_reg[31]_0\(4),
      I2 => \^int_key_bitlen_reg[31]_0\(2),
      I3 => \^int_key_bitlen_reg[31]_0\(5),
      I4 => \ap_CS_fsm[9]_i_20_n_0\,
      O => \ap_CS_fsm[9]_i_16_n_0\
    );
\ap_CS_fsm[9]_i_17\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCAFFFAF"
    )
        port map (
      I0 => \^int_key_bitlen_reg[31]_0\(8),
      I1 => \ap_CS_fsm[9]_i_2__4_1\(5),
      I2 => \^int_key_bitlen_reg[31]_0\(7),
      I3 => Q(2),
      I4 => \ap_CS_fsm[9]_i_2__4_1\(4),
      O => \ap_CS_fsm[9]_i_17_n_0\
    );
\ap_CS_fsm[9]_i_18\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \^int_key_bitlen_reg[31]_0\(23),
      I1 => \^int_key_bitlen_reg[31]_0\(22),
      I2 => \^int_key_bitlen_reg[31]_0\(20),
      I3 => \^int_key_bitlen_reg[31]_0\(21),
      I4 => Q(2),
      O => \ap_CS_fsm[9]_i_18_n_0\
    );
\ap_CS_fsm[9]_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFEAEAEA"
    )
        port map (
      I0 => \ap_CS_fsm[9]_i_2__4_n_0\,
      I1 => grp_ClefiaKeySet256_fu_148_ap_done,
      I2 => Q(3),
      I3 => Q(4),
      I4 => grp_ClefiaKeySet128_fu_176_ap_done,
      I5 => \r_1_reg_126_reg[3]_0\,
      O => D(1)
    );
\ap_CS_fsm[9]_i_20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \^int_key_bitlen_reg[31]_0\(31),
      I1 => \^int_key_bitlen_reg[31]_0\(29),
      I2 => Q(2),
      I3 => \^int_key_bitlen_reg[31]_0\(27),
      I4 => \^int_key_bitlen_reg[31]_0\(28),
      I5 => \^int_key_bitlen_reg[31]_0\(30),
      O => \ap_CS_fsm[9]_i_20_n_0\
    );
\ap_CS_fsm[9]_i_2__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAA2AA22"
    )
        port map (
      I0 => grp_ClefiaKeySet256_fu_148_ap_start_reg_reg,
      I1 => \ap_CS_fsm[9]_i_5_n_0\,
      I2 => \ap_CS_fsm[9]_i_6_n_0\,
      I3 => \ap_CS_fsm[9]_i_7_n_0\,
      I4 => \ap_CS_fsm[9]_i_8_n_0\,
      O => \ap_CS_fsm[9]_i_2__4_n_0\
    );
\ap_CS_fsm[9]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00001101"
    )
        port map (
      I0 => \ap_CS_fsm[9]_i_9_n_0\,
      I1 => \ap_CS_fsm[9]_i_10_n_0\,
      I2 => \ap_CS_fsm[9]_i_11_n_0\,
      I3 => \ap_CS_fsm[9]_i_2__4_0\,
      I4 => \ap_CS_fsm[9]_i_13_n_0\,
      O => \ap_CS_fsm[9]_i_5_n_0\
    );
\ap_CS_fsm[9]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFBBFCB8"
    )
        port map (
      I0 => \ap_CS_fsm[9]_i_2__4_1\(4),
      I1 => Q(2),
      I2 => \^int_key_bitlen_reg[31]_0\(7),
      I3 => \ap_CS_fsm[9]_i_2__4_1\(3),
      I4 => \^int_key_bitlen_reg[31]_0\(6),
      I5 => \ap_CS_fsm[9]_i_14_n_0\,
      O => \ap_CS_fsm[9]_i_6_n_0\
    );
\ap_CS_fsm[9]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFFFFFFE"
    )
        port map (
      I0 => \ap_CS_fsm[9]_i_2__4_2\,
      I1 => \ap_CS_fsm[9]_i_2__4_1\(15),
      I2 => \ap_CS_fsm[9]_i_2__4_1\(14),
      I3 => \ap_CS_fsm[9]_i_2__4_1\(2),
      I4 => \ap_CS_fsm[9]_i_2__4_1\(1),
      I5 => \ap_CS_fsm[9]_i_16_n_0\,
      O => \ap_CS_fsm[9]_i_7_n_0\
    );
\ap_CS_fsm[9]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFF77CF47"
    )
        port map (
      I0 => \ap_CS_fsm[9]_i_2__4_1\(3),
      I1 => Q(2),
      I2 => \^int_key_bitlen_reg[31]_0\(6),
      I3 => \ap_CS_fsm[9]_i_2__4_1\(0),
      I4 => \^int_key_bitlen_reg[31]_0\(1),
      I5 => \ap_CS_fsm[9]_i_17_n_0\,
      O => \ap_CS_fsm[9]_i_8_n_0\
    );
\ap_CS_fsm[9]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEFEFFFFFEFEFF00"
    )
        port map (
      I0 => \ap_CS_fsm[9]_i_2__4_1\(10),
      I1 => \ap_CS_fsm[9]_i_2__4_1\(11),
      I2 => \ap_CS_fsm[9]_i_2__4_1\(9),
      I3 => \r_reg_104[2]_i_7_n_0\,
      I4 => Q(2),
      I5 => \^int_key_bitlen_reg[31]_0\(14),
      O => \ap_CS_fsm[9]_i_9_n_0\
    );
auto_restart_status_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EFAA"
    )
        port map (
      I0 => int_auto_restart_reg_n_0,
      I1 => \^ap_start\,
      I2 => Q(0),
      I3 => auto_restart_status_reg_n_0,
      O => auto_restart_status_i_1_n_0
    );
auto_restart_status_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => auto_restart_status_i_1_n_0,
      Q => auto_restart_status_reg_n_0,
      R => ap_rst_n_inv
    );
grp_ClefiaKeySet128_fu_176_ap_start_reg_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFD555FFFFC000"
    )
        port map (
      I0 => grp_ClefiaKeySet128_fu_176_ap_ready,
      I1 => grp_ClefiaKeySet128_fu_176_ap_start_reg_i_2_n_0,
      I2 => Q(0),
      I3 => \^ap_start\,
      I4 => grp_ClefiaKeySet128_fu_176_ap_start_reg_reg,
      I5 => grp_ClefiaKeySet128_fu_176_ap_start_reg,
      O => \ap_CS_fsm_reg[0]\
    );
grp_ClefiaKeySet128_fu_176_ap_start_reg_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000002"
    )
        port map (
      I0 => \r_reg_104[3]_i_8_n_0\,
      I1 => \r_reg_104[3]_i_7_n_0\,
      I2 => \icmp_ln395_reg_250[0]_i_9_n_0\,
      I3 => \^int_key_bitlen_reg[31]_0\(20),
      I4 => \^int_key_bitlen_reg[31]_0\(21),
      I5 => \icmp_ln395_reg_250[0]_i_4_n_0\,
      O => grp_ClefiaKeySet128_fu_176_ap_start_reg_i_2_n_0
    );
grp_ClefiaKeySet192_fu_162_ap_start_reg_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FDDD5555FCCC0000"
    )
        port map (
      I0 => grp_ClefiaKeySet192_fu_162_ap_ready,
      I1 => grp_ClefiaKeySet256_fu_148_ap_start_reg_reg,
      I2 => icmp_ln398_reg_2540,
      I3 => \^ap_start\,
      I4 => \^grp_fu_226_p2\,
      I5 => grp_ClefiaKeySet192_fu_162_ap_start_reg,
      O => int_ap_start_reg_4
    );
grp_ClefiaKeySet256_fu_148_ap_start_reg_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FDDD5555FCCC0000"
    )
        port map (
      I0 => grp_ClefiaKeySet256_fu_148_ap_ready,
      I1 => grp_ClefiaKeySet256_fu_148_ap_start_reg_reg,
      I2 => icmp_ln398_reg_2540,
      I3 => \^ap_start\,
      I4 => \^grp_fu_232_p2\,
      I5 => grp_ClefiaKeySet256_fu_148_ap_start_reg,
      O => int_ap_start_reg_3
    );
\icmp_ln395_reg_250[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000002"
    )
        port map (
      I0 => \icmp_ln395_reg_250[0]_i_2_n_0\,
      I1 => \icmp_ln395_reg_250[0]_i_3_n_0\,
      I2 => \icmp_ln395_reg_250[0]_i_4_n_0\,
      I3 => \^int_key_bitlen_reg[31]_0\(12),
      I4 => \^int_key_bitlen_reg[31]_0\(13),
      I5 => \icmp_ln395_reg_250[0]_i_5_n_0\,
      O => icmp_ln395_fu_238_p2
    );
\icmp_ln395_reg_250[0]_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^int_key_bitlen_reg[31]_0\(10),
      I1 => \^int_key_bitlen_reg[31]_0\(11),
      O => \icmp_ln395_reg_250[0]_i_10_n_0\
    );
\icmp_ln395_reg_250[0]_i_11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^int_key_bitlen_reg[31]_0\(24),
      I1 => \^int_key_bitlen_reg[31]_0\(25),
      O => \icmp_ln395_reg_250[0]_i_11_n_0\
    );
\icmp_ln395_reg_250[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000001000000"
    )
        port map (
      I0 => \icmp_ln395_reg_250[0]_i_6_n_0\,
      I1 => \^int_key_bitlen_reg[31]_0\(26),
      I2 => \^int_key_bitlen_reg[31]_0\(1),
      I3 => \icmp_ln395_reg_250[0]_i_7_n_0\,
      I4 => \icmp_ln395_reg_250[0]_i_8_n_0\,
      I5 => \icmp_ln395_reg_250[0]_i_9_n_0\,
      O => \icmp_ln395_reg_250[0]_i_2_n_0\
    );
\icmp_ln395_reg_250[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFB"
    )
        port map (
      I0 => \^int_key_bitlen_reg[31]_0\(21),
      I1 => \^int_key_bitlen_reg[31]_0\(7),
      I2 => \^int_key_bitlen_reg[31]_0\(8),
      I3 => \^int_key_bitlen_reg[31]_0\(20),
      I4 => \icmp_ln395_reg_250[0]_i_10_n_0\,
      I5 => \icmp_ln395_reg_250[0]_i_11_n_0\,
      O => \icmp_ln395_reg_250[0]_i_3_n_0\
    );
\icmp_ln395_reg_250[0]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^int_key_bitlen_reg[31]_0\(22),
      I1 => \^int_key_bitlen_reg[31]_0\(23),
      O => \icmp_ln395_reg_250[0]_i_4_n_0\
    );
\icmp_ln395_reg_250[0]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \^int_key_bitlen_reg[31]_0\(31),
      I1 => \^int_key_bitlen_reg[31]_0\(29),
      I2 => \^int_key_bitlen_reg[31]_0\(30),
      I3 => \^int_key_bitlen_reg[31]_0\(28),
      O => \icmp_ln395_reg_250[0]_i_5_n_0\
    );
\icmp_ln395_reg_250[0]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^int_key_bitlen_reg[31]_0\(6),
      I1 => \^int_key_bitlen_reg[31]_0\(0),
      O => \icmp_ln395_reg_250[0]_i_6_n_0\
    );
\icmp_ln395_reg_250[0]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => \^int_key_bitlen_reg[31]_0\(27),
      I1 => \^int_key_bitlen_reg[31]_0\(15),
      I2 => \^int_key_bitlen_reg[31]_0\(14),
      I3 => \^int_key_bitlen_reg[31]_0\(9),
      O => \icmp_ln395_reg_250[0]_i_7_n_0\
    );
\icmp_ln395_reg_250[0]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => \^int_key_bitlen_reg[31]_0\(5),
      I1 => \^int_key_bitlen_reg[31]_0\(2),
      I2 => \^int_key_bitlen_reg[31]_0\(4),
      I3 => \^int_key_bitlen_reg[31]_0\(3),
      O => \icmp_ln395_reg_250[0]_i_8_n_0\
    );
\icmp_ln395_reg_250[0]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \^int_key_bitlen_reg[31]_0\(19),
      I1 => \^int_key_bitlen_reg[31]_0\(16),
      I2 => \^int_key_bitlen_reg[31]_0\(18),
      I3 => \^int_key_bitlen_reg[31]_0\(17),
      O => \icmp_ln395_reg_250[0]_i_9_n_0\
    );
\icmp_ln398_reg_254[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^grp_fu_226_p2\,
      I1 => icmp_ln398_reg_2540,
      I2 => icmp_ln398_reg_254,
      O => \icmp_ln398_reg_254_reg[0]\
    );
\icmp_ln401_reg_258[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \^grp_fu_232_p2\,
      I1 => icmp_ln398_reg_2540,
      I2 => \^grp_fu_226_p2\,
      I3 => icmp_ln401_reg_258,
      O => \icmp_ln401_reg_258_reg[0]\
    );
int_Clefia_dec: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_control_s_axi_ram__parameterized0\
     port map (
      D(25 downto 4) => p_0_in(31 downto 10),
      D(3) => p_0_in(8),
      D(2 downto 0) => p_0_in(6 downto 4),
      DOADO(5) => int_Clefia_dec_n_0,
      DOADO(4) => int_Clefia_dec_n_1,
      DOADO(3) => int_Clefia_dec_n_2,
      DOADO(2) => int_Clefia_dec_n_3,
      DOADO(1) => int_Clefia_dec_n_4,
      DOADO(0) => int_Clefia_dec_n_5,
      DOBDO(31 downto 0) => int_Clefia_dec_q0(31 downto 0),
      Q(25 downto 4) => \^int_key_bitlen_reg[31]_0\(31 downto 10),
      Q(3) => \^int_key_bitlen_reg[31]_0\(8),
      Q(2 downto 0) => \^int_key_bitlen_reg[31]_0\(6 downto 4),
      ap_clk => ap_clk,
      ar_hs => ar_hs,
      grp_ClefiaDecrypt_1_fu_212_Clefia_dec_ce0 => grp_ClefiaDecrypt_1_fu_212_Clefia_dec_ce0,
      int_Clefia_enc_read => int_Clefia_enc_read,
      int_pt_address1(1 downto 0) => int_pt_address1(1 downto 0),
      int_pt_read => int_pt_read,
      mem_reg_0(1 downto 0) => mem_reg(1 downto 0),
      mem_reg_1(7 downto 0) => mem_reg_0(7 downto 0),
      mem_reg_2(3 downto 0) => mem_reg_1(3 downto 0),
      mem_reg_3 => int_Clefia_dec_write_reg_n_0,
      p_29_in => p_29_in,
      q1(25) => int_pt_n_8,
      q1(24) => int_pt_n_9,
      q1(23) => int_pt_n_10,
      q1(22) => int_pt_n_11,
      q1(21) => int_pt_n_12,
      q1(20) => int_pt_n_13,
      q1(19) => int_pt_n_14,
      q1(18) => int_pt_n_15,
      q1(17) => int_pt_n_16,
      q1(16) => int_pt_n_17,
      q1(15) => int_pt_n_18,
      q1(14) => int_pt_n_19,
      q1(13) => int_pt_n_20,
      q1(12) => int_pt_n_21,
      q1(11) => int_pt_n_22,
      q1(10) => int_pt_n_23,
      q1(9) => int_pt_n_24,
      q1(8) => int_pt_n_25,
      q1(7) => int_pt_n_26,
      q1(6) => int_pt_n_27,
      q1(5) => int_pt_n_28,
      q1(4) => int_pt_n_29,
      q1(3) => int_pt_n_30,
      q1(2) => int_pt_n_31,
      q1(1) => int_pt_n_32,
      q1(0) => int_pt_n_33,
      \rdata_reg[31]\(25) => int_Clefia_enc_n_0,
      \rdata_reg[31]\(24) => int_Clefia_enc_n_1,
      \rdata_reg[31]\(23) => int_Clefia_enc_n_2,
      \rdata_reg[31]\(22) => int_Clefia_enc_n_3,
      \rdata_reg[31]\(21) => int_Clefia_enc_n_4,
      \rdata_reg[31]\(20) => int_Clefia_enc_n_5,
      \rdata_reg[31]\(19) => int_Clefia_enc_n_6,
      \rdata_reg[31]\(18) => int_Clefia_enc_n_7,
      \rdata_reg[31]\(17) => int_Clefia_enc_n_8,
      \rdata_reg[31]\(16) => int_Clefia_enc_n_9,
      \rdata_reg[31]\(15) => int_Clefia_enc_n_10,
      \rdata_reg[31]\(14) => int_Clefia_enc_n_11,
      \rdata_reg[31]\(13) => int_Clefia_enc_n_12,
      \rdata_reg[31]\(12) => int_Clefia_enc_n_13,
      \rdata_reg[31]\(11) => int_Clefia_enc_n_14,
      \rdata_reg[31]\(10) => int_Clefia_enc_n_15,
      \rdata_reg[31]\(9) => int_Clefia_enc_n_16,
      \rdata_reg[31]\(8) => int_Clefia_enc_n_17,
      \rdata_reg[31]\(7) => int_Clefia_enc_n_18,
      \rdata_reg[31]\(6) => int_Clefia_enc_n_19,
      \rdata_reg[31]\(5) => int_Clefia_enc_n_20,
      \rdata_reg[31]\(4) => int_Clefia_enc_n_21,
      \rdata_reg[31]\(3) => int_Clefia_enc_n_23,
      \rdata_reg[31]\(2) => int_Clefia_enc_n_25,
      \rdata_reg[31]\(1) => int_Clefia_enc_n_26,
      \rdata_reg[31]\(0) => int_Clefia_enc_n_27,
      \rdata_reg[4]\ => \rdata[31]_i_3_n_0\,
      rstate(1 downto 0) => rstate(1 downto 0),
      s_axi_control_ARVALID => s_axi_control_ARVALID,
      s_axi_control_WDATA(31 downto 0) => s_axi_control_WDATA(31 downto 0),
      s_axi_control_WSTRB(3 downto 0) => s_axi_control_WSTRB(3 downto 0),
      s_axi_control_WVALID => s_axi_control_WVALID,
      wstate(1 downto 0) => wstate(1 downto 0)
    );
int_Clefia_dec_read_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000400"
    )
        port map (
      I0 => rstate(1),
      I1 => s_axi_control_ARVALID,
      I2 => rstate(0),
      I3 => s_axi_control_ARADDR(6),
      I4 => s_axi_control_ARADDR(5),
      I5 => s_axi_control_ARADDR(4),
      O => int_Clefia_dec_read0
    );
int_Clefia_dec_read_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => int_Clefia_dec_read0,
      Q => int_Clefia_dec_read,
      R => ap_rst_n_inv
    );
\int_Clefia_dec_shift0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \int_Clefia_dec_shift0_reg[0]_1\,
      Q => \^int_clefia_dec_shift0_reg[0]_0\,
      R => ap_rst_n_inv
    );
\int_Clefia_dec_shift0_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \int_Clefia_dec_shift0_reg[1]_1\,
      Q => \^int_clefia_dec_shift0_reg[1]_0\,
      R => ap_rst_n_inv
    );
int_Clefia_dec_write_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1000FFFF10001000"
    )
        port map (
      I0 => s_axi_control_AWADDR(5),
      I1 => s_axi_control_AWADDR(4),
      I2 => s_axi_control_AWADDR(6),
      I3 => aw_hs,
      I4 => p_29_in,
      I5 => int_Clefia_dec_write_reg_n_0,
      O => int_Clefia_dec_write_i_1_n_0
    );
int_Clefia_dec_write_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => int_Clefia_dec_write_i_1_n_0,
      Q => int_Clefia_dec_write_reg_n_0,
      R => ap_rst_n_inv
    );
int_Clefia_enc: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_control_s_axi_ram__parameterized0_62\
     port map (
      ADDRBWRADDR(1 downto 0) => ADDRBWRADDR(1 downto 0),
      Clefia_enc_ce0 => Clefia_enc_ce0,
      DIBDI(7 downto 0) => DIBDI(7 downto 0),
      DOADO(31) => int_Clefia_enc_n_0,
      DOADO(30) => int_Clefia_enc_n_1,
      DOADO(29) => int_Clefia_enc_n_2,
      DOADO(28) => int_Clefia_enc_n_3,
      DOADO(27) => int_Clefia_enc_n_4,
      DOADO(26) => int_Clefia_enc_n_5,
      DOADO(25) => int_Clefia_enc_n_6,
      DOADO(24) => int_Clefia_enc_n_7,
      DOADO(23) => int_Clefia_enc_n_8,
      DOADO(22) => int_Clefia_enc_n_9,
      DOADO(21) => int_Clefia_enc_n_10,
      DOADO(20) => int_Clefia_enc_n_11,
      DOADO(19) => int_Clefia_enc_n_12,
      DOADO(18) => int_Clefia_enc_n_13,
      DOADO(17) => int_Clefia_enc_n_14,
      DOADO(16) => int_Clefia_enc_n_15,
      DOADO(15) => int_Clefia_enc_n_16,
      DOADO(14) => int_Clefia_enc_n_17,
      DOADO(13) => int_Clefia_enc_n_18,
      DOADO(12) => int_Clefia_enc_n_19,
      DOADO(11) => int_Clefia_enc_n_20,
      DOADO(10) => int_Clefia_enc_n_21,
      DOADO(9) => int_Clefia_enc_n_22,
      DOADO(8) => int_Clefia_enc_n_23,
      DOADO(7) => int_Clefia_enc_n_24,
      DOADO(6) => int_Clefia_enc_n_25,
      DOADO(5) => int_Clefia_enc_n_26,
      DOADO(4) => int_Clefia_enc_n_27,
      DOADO(3) => int_Clefia_enc_n_28,
      DOADO(2) => int_Clefia_enc_n_29,
      DOADO(1) => int_Clefia_enc_n_30,
      DOADO(0) => int_Clefia_enc_n_31,
      DOBDO(31 downto 0) => int_Clefia_enc_q0(31 downto 0),
      WEBWE(3 downto 0) => WEBWE(3 downto 0),
      ap_clk => ap_clk,
      ar_hs => ar_hs,
      int_pt_address1(1 downto 0) => int_pt_address1(1 downto 0),
      mem_reg_0 => int_Clefia_enc_write_reg_n_0,
      p_29_in => p_29_in,
      rstate(1 downto 0) => rstate(1 downto 0),
      s_axi_control_ARVALID => s_axi_control_ARVALID,
      s_axi_control_WDATA(31 downto 0) => s_axi_control_WDATA(31 downto 0),
      s_axi_control_WSTRB(3 downto 0) => s_axi_control_WSTRB(3 downto 0),
      s_axi_control_WVALID => s_axi_control_WVALID,
      wstate(1 downto 0) => wstate(1 downto 0)
    );
int_Clefia_enc_read_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000080000"
    )
        port map (
      I0 => s_axi_control_ARADDR(5),
      I1 => s_axi_control_ARADDR(4),
      I2 => s_axi_control_ARADDR(6),
      I3 => rstate(1),
      I4 => s_axi_control_ARVALID,
      I5 => rstate(0),
      O => int_Clefia_enc_read0
    );
int_Clefia_enc_read_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => int_Clefia_enc_read0,
      Q => int_Clefia_enc_read,
      R => ap_rst_n_inv
    );
\int_Clefia_enc_shift0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \int_Clefia_enc_shift0_reg[0]_1\,
      Q => \^int_clefia_enc_shift0_reg[0]_0\,
      R => ap_rst_n_inv
    );
\int_Clefia_enc_shift0_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \int_Clefia_enc_shift0_reg[1]_1\,
      Q => \^int_clefia_enc_shift0_reg[1]_0\,
      R => ap_rst_n_inv
    );
int_Clefia_enc_write_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2000FFFF20002000"
    )
        port map (
      I0 => aw_hs,
      I1 => s_axi_control_AWADDR(6),
      I2 => s_axi_control_AWADDR(5),
      I3 => s_axi_control_AWADDR(4),
      I4 => p_29_in,
      I5 => int_Clefia_enc_write_reg_n_0,
      O => int_Clefia_enc_write_i_1_n_0
    );
int_Clefia_enc_write_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => int_Clefia_enc_write_i_1_n_0,
      Q => int_Clefia_enc_write_reg_n_0,
      R => ap_rst_n_inv
    );
int_ap_idle_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => Q(0),
      I1 => \^ap_start\,
      O => ap_idle
    );
int_ap_idle_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => ap_idle,
      Q => int_ap_idle,
      R => ap_rst_n_inv
    );
int_ap_ready_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFF4F44444444"
    )
        port map (
      I0 => int_auto_restart_reg_n_0,
      I1 => ap_done,
      I2 => \int_isr[0]_i_2_n_0\,
      I3 => s_axi_control_ARADDR(3),
      I4 => s_axi_control_ARADDR(2),
      I5 => int_ap_ready,
      O => int_ap_ready_i_1_n_0
    );
int_ap_ready_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => int_ap_ready_i_1_n_0,
      Q => int_ap_ready,
      R => ap_rst_n_inv
    );
int_ap_start_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FBF8"
    )
        port map (
      I0 => int_auto_restart_reg_n_0,
      I1 => ap_done,
      I2 => int_ap_start5_out,
      I3 => \^ap_start\,
      O => int_ap_start_i_1_n_0
    );
int_ap_start_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000002000000"
    )
        port map (
      I0 => s_axi_control_WDATA(0),
      I1 => \waddr_reg_n_0_[5]\,
      I2 => \waddr_reg_n_0_[3]\,
      I3 => \int_key_bitlen[31]_i_3_n_0\,
      I4 => s_axi_control_WSTRB(0),
      I5 => \waddr_reg_n_0_[2]\,
      O => int_ap_start5_out
    );
int_ap_start_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => int_ap_start_i_1_n_0,
      Q => \^ap_start\,
      R => ap_rst_n_inv
    );
int_auto_restart_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(7),
      I1 => int_ap_start1,
      I2 => int_auto_restart_reg_n_0,
      O => int_auto_restart_i_1_n_0
    );
int_auto_restart_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000040"
    )
        port map (
      I0 => \waddr_reg_n_0_[2]\,
      I1 => s_axi_control_WSTRB(0),
      I2 => \int_key_bitlen[31]_i_3_n_0\,
      I3 => \waddr_reg_n_0_[3]\,
      I4 => \waddr_reg_n_0_[5]\,
      O => int_ap_start1
    );
int_auto_restart_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => int_auto_restart_i_1_n_0,
      Q => int_auto_restart_reg_n_0,
      R => ap_rst_n_inv
    );
int_gie_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFFF8000"
    )
        port map (
      I0 => s_axi_control_WDATA(0),
      I1 => s_axi_control_WSTRB(0),
      I2 => \waddr_reg_n_0_[2]\,
      I3 => int_gie_i_2_n_0,
      I4 => int_gie_reg_n_0,
      O => int_gie_i_1_n_0
    );
int_gie_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"10"
    )
        port map (
      I0 => \waddr_reg_n_0_[5]\,
      I1 => \waddr_reg_n_0_[3]\,
      I2 => \int_key_bitlen[31]_i_3_n_0\,
      O => int_gie_i_2_n_0
    );
int_gie_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => int_gie_i_1_n_0,
      Q => int_gie_reg_n_0,
      R => ap_rst_n_inv
    );
\int_ier[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(0),
      I1 => int_ier,
      I2 => \int_ier_reg_n_0_[0]\,
      O => \int_ier[0]_i_1_n_0\
    );
\int_ier[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(1),
      I1 => int_ier,
      I2 => \int_ier_reg_n_0_[1]\,
      O => \int_ier[1]_i_1_n_0\
    );
\int_ier[1]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00200000"
    )
        port map (
      I0 => s_axi_control_WSTRB(0),
      I1 => \waddr_reg_n_0_[5]\,
      I2 => \waddr_reg_n_0_[3]\,
      I3 => \waddr_reg_n_0_[2]\,
      I4 => \int_key_bitlen[31]_i_3_n_0\,
      O => int_ier
    );
\int_ier_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \int_ier[0]_i_1_n_0\,
      Q => \int_ier_reg_n_0_[0]\,
      R => ap_rst_n_inv
    );
\int_ier_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \int_ier[1]_i_1_n_0\,
      Q => \int_ier_reg_n_0_[1]\,
      R => ap_rst_n_inv
    );
int_interrupt_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E0"
    )
        port map (
      I0 => data3(0),
      I1 => data3(1),
      I2 => int_gie_reg_n_0,
      O => int_interrupt0
    );
int_interrupt_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => int_interrupt0,
      Q => \^interrupt\,
      R => ap_rst_n_inv
    );
\int_isr[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8FFFFFFF88888888"
    )
        port map (
      I0 => ap_done,
      I1 => \int_ier_reg_n_0_[0]\,
      I2 => \int_isr[0]_i_2_n_0\,
      I3 => s_axi_control_ARADDR(2),
      I4 => s_axi_control_ARADDR(3),
      I5 => data3(0),
      O => \int_isr[0]_i_1_n_0\
    );
\int_isr[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000100000000"
    )
        port map (
      I0 => s_axi_control_ARADDR(5),
      I1 => s_axi_control_ARADDR(4),
      I2 => s_axi_control_ARADDR(0),
      I3 => s_axi_control_ARADDR(1),
      I4 => s_axi_control_ARADDR(6),
      I5 => ar_hs,
      O => \int_isr[0]_i_2_n_0\
    );
\int_isr[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8FFFFFFF88888888"
    )
        port map (
      I0 => ap_done,
      I1 => \int_ier_reg_n_0_[1]\,
      I2 => \int_isr[0]_i_2_n_0\,
      I3 => s_axi_control_ARADDR(2),
      I4 => s_axi_control_ARADDR(3),
      I5 => data3(1),
      O => \int_isr[1]_i_1_n_0\
    );
\int_isr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \int_isr[0]_i_1_n_0\,
      Q => data3(0),
      R => ap_rst_n_inv
    );
\int_isr_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \int_isr[1]_i_1_n_0\,
      Q => data3(1),
      R => ap_rst_n_inv
    );
\int_key_bitlen[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(0),
      I1 => s_axi_control_WSTRB(0),
      I2 => \^int_key_bitlen_reg[31]_0\(0),
      O => \int_key_bitlen[0]_i_1_n_0\
    );
\int_key_bitlen[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(10),
      I1 => s_axi_control_WSTRB(1),
      I2 => \^int_key_bitlen_reg[31]_0\(10),
      O => \int_key_bitlen[10]_i_1_n_0\
    );
\int_key_bitlen[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(11),
      I1 => s_axi_control_WSTRB(1),
      I2 => \^int_key_bitlen_reg[31]_0\(11),
      O => \int_key_bitlen[11]_i_1_n_0\
    );
\int_key_bitlen[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(12),
      I1 => s_axi_control_WSTRB(1),
      I2 => \^int_key_bitlen_reg[31]_0\(12),
      O => \int_key_bitlen[12]_i_1_n_0\
    );
\int_key_bitlen[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(13),
      I1 => s_axi_control_WSTRB(1),
      I2 => \^int_key_bitlen_reg[31]_0\(13),
      O => \int_key_bitlen[13]_i_1_n_0\
    );
\int_key_bitlen[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(14),
      I1 => s_axi_control_WSTRB(1),
      I2 => \^int_key_bitlen_reg[31]_0\(14),
      O => \int_key_bitlen[14]_i_1_n_0\
    );
\int_key_bitlen[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(15),
      I1 => s_axi_control_WSTRB(1),
      I2 => \^int_key_bitlen_reg[31]_0\(15),
      O => \int_key_bitlen[15]_i_1_n_0\
    );
\int_key_bitlen[16]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(16),
      I1 => s_axi_control_WSTRB(2),
      I2 => \^int_key_bitlen_reg[31]_0\(16),
      O => \int_key_bitlen[16]_i_1_n_0\
    );
\int_key_bitlen[17]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(17),
      I1 => s_axi_control_WSTRB(2),
      I2 => \^int_key_bitlen_reg[31]_0\(17),
      O => \int_key_bitlen[17]_i_1_n_0\
    );
\int_key_bitlen[18]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(18),
      I1 => s_axi_control_WSTRB(2),
      I2 => \^int_key_bitlen_reg[31]_0\(18),
      O => \int_key_bitlen[18]_i_1_n_0\
    );
\int_key_bitlen[19]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(19),
      I1 => s_axi_control_WSTRB(2),
      I2 => \^int_key_bitlen_reg[31]_0\(19),
      O => \int_key_bitlen[19]_i_1_n_0\
    );
\int_key_bitlen[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(1),
      I1 => s_axi_control_WSTRB(0),
      I2 => \^int_key_bitlen_reg[31]_0\(1),
      O => \int_key_bitlen[1]_i_1_n_0\
    );
\int_key_bitlen[20]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(20),
      I1 => s_axi_control_WSTRB(2),
      I2 => \^int_key_bitlen_reg[31]_0\(20),
      O => \int_key_bitlen[20]_i_1_n_0\
    );
\int_key_bitlen[21]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(21),
      I1 => s_axi_control_WSTRB(2),
      I2 => \^int_key_bitlen_reg[31]_0\(21),
      O => \int_key_bitlen[21]_i_1_n_0\
    );
\int_key_bitlen[22]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(22),
      I1 => s_axi_control_WSTRB(2),
      I2 => \^int_key_bitlen_reg[31]_0\(22),
      O => \int_key_bitlen[22]_i_1_n_0\
    );
\int_key_bitlen[23]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(23),
      I1 => s_axi_control_WSTRB(2),
      I2 => \^int_key_bitlen_reg[31]_0\(23),
      O => \int_key_bitlen[23]_i_1_n_0\
    );
\int_key_bitlen[24]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(24),
      I1 => s_axi_control_WSTRB(3),
      I2 => \^int_key_bitlen_reg[31]_0\(24),
      O => \int_key_bitlen[24]_i_1_n_0\
    );
\int_key_bitlen[25]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(25),
      I1 => s_axi_control_WSTRB(3),
      I2 => \^int_key_bitlen_reg[31]_0\(25),
      O => \int_key_bitlen[25]_i_1_n_0\
    );
\int_key_bitlen[26]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(26),
      I1 => s_axi_control_WSTRB(3),
      I2 => \^int_key_bitlen_reg[31]_0\(26),
      O => \int_key_bitlen[26]_i_1_n_0\
    );
\int_key_bitlen[27]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(27),
      I1 => s_axi_control_WSTRB(3),
      I2 => \^int_key_bitlen_reg[31]_0\(27),
      O => \int_key_bitlen[27]_i_1_n_0\
    );
\int_key_bitlen[28]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(28),
      I1 => s_axi_control_WSTRB(3),
      I2 => \^int_key_bitlen_reg[31]_0\(28),
      O => \int_key_bitlen[28]_i_1_n_0\
    );
\int_key_bitlen[29]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(29),
      I1 => s_axi_control_WSTRB(3),
      I2 => \^int_key_bitlen_reg[31]_0\(29),
      O => \int_key_bitlen[29]_i_1_n_0\
    );
\int_key_bitlen[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(2),
      I1 => s_axi_control_WSTRB(0),
      I2 => \^int_key_bitlen_reg[31]_0\(2),
      O => \int_key_bitlen[2]_i_1_n_0\
    );
\int_key_bitlen[30]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(30),
      I1 => s_axi_control_WSTRB(3),
      I2 => \^int_key_bitlen_reg[31]_0\(30),
      O => \int_key_bitlen[30]_i_1_n_0\
    );
\int_key_bitlen[31]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0400"
    )
        port map (
      I0 => \waddr_reg_n_0_[2]\,
      I1 => \waddr_reg_n_0_[5]\,
      I2 => \waddr_reg_n_0_[3]\,
      I3 => \int_key_bitlen[31]_i_3_n_0\,
      O => \int_key_bitlen[31]_i_1_n_0\
    );
\int_key_bitlen[31]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(31),
      I1 => s_axi_control_WSTRB(3),
      I2 => \^int_key_bitlen_reg[31]_0\(31),
      O => \int_key_bitlen[31]_i_2_n_0\
    );
\int_key_bitlen[31]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00010000"
    )
        port map (
      I0 => \waddr_reg_n_0_[4]\,
      I1 => \waddr_reg_n_0_[6]\,
      I2 => \waddr_reg_n_0_[0]\,
      I3 => \waddr_reg_n_0_[1]\,
      I4 => p_29_in,
      O => \int_key_bitlen[31]_i_3_n_0\
    );
\int_key_bitlen[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(3),
      I1 => s_axi_control_WSTRB(0),
      I2 => \^int_key_bitlen_reg[31]_0\(3),
      O => \int_key_bitlen[3]_i_1_n_0\
    );
\int_key_bitlen[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(4),
      I1 => s_axi_control_WSTRB(0),
      I2 => \^int_key_bitlen_reg[31]_0\(4),
      O => \int_key_bitlen[4]_i_1_n_0\
    );
\int_key_bitlen[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(5),
      I1 => s_axi_control_WSTRB(0),
      I2 => \^int_key_bitlen_reg[31]_0\(5),
      O => \int_key_bitlen[5]_i_1_n_0\
    );
\int_key_bitlen[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(6),
      I1 => s_axi_control_WSTRB(0),
      I2 => \^int_key_bitlen_reg[31]_0\(6),
      O => \int_key_bitlen[6]_i_1_n_0\
    );
\int_key_bitlen[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(7),
      I1 => s_axi_control_WSTRB(0),
      I2 => \^int_key_bitlen_reg[31]_0\(7),
      O => \int_key_bitlen[7]_i_1_n_0\
    );
\int_key_bitlen[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(8),
      I1 => s_axi_control_WSTRB(1),
      I2 => \^int_key_bitlen_reg[31]_0\(8),
      O => \int_key_bitlen[8]_i_1_n_0\
    );
\int_key_bitlen[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(9),
      I1 => s_axi_control_WSTRB(1),
      I2 => \^int_key_bitlen_reg[31]_0\(9),
      O => \int_key_bitlen[9]_i_1_n_0\
    );
\int_key_bitlen_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_key_bitlen[31]_i_1_n_0\,
      D => \int_key_bitlen[0]_i_1_n_0\,
      Q => \^int_key_bitlen_reg[31]_0\(0),
      R => ap_rst_n_inv
    );
\int_key_bitlen_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_key_bitlen[31]_i_1_n_0\,
      D => \int_key_bitlen[10]_i_1_n_0\,
      Q => \^int_key_bitlen_reg[31]_0\(10),
      R => ap_rst_n_inv
    );
\int_key_bitlen_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_key_bitlen[31]_i_1_n_0\,
      D => \int_key_bitlen[11]_i_1_n_0\,
      Q => \^int_key_bitlen_reg[31]_0\(11),
      R => ap_rst_n_inv
    );
\int_key_bitlen_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_key_bitlen[31]_i_1_n_0\,
      D => \int_key_bitlen[12]_i_1_n_0\,
      Q => \^int_key_bitlen_reg[31]_0\(12),
      R => ap_rst_n_inv
    );
\int_key_bitlen_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_key_bitlen[31]_i_1_n_0\,
      D => \int_key_bitlen[13]_i_1_n_0\,
      Q => \^int_key_bitlen_reg[31]_0\(13),
      R => ap_rst_n_inv
    );
\int_key_bitlen_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_key_bitlen[31]_i_1_n_0\,
      D => \int_key_bitlen[14]_i_1_n_0\,
      Q => \^int_key_bitlen_reg[31]_0\(14),
      R => ap_rst_n_inv
    );
\int_key_bitlen_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_key_bitlen[31]_i_1_n_0\,
      D => \int_key_bitlen[15]_i_1_n_0\,
      Q => \^int_key_bitlen_reg[31]_0\(15),
      R => ap_rst_n_inv
    );
\int_key_bitlen_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_key_bitlen[31]_i_1_n_0\,
      D => \int_key_bitlen[16]_i_1_n_0\,
      Q => \^int_key_bitlen_reg[31]_0\(16),
      R => ap_rst_n_inv
    );
\int_key_bitlen_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_key_bitlen[31]_i_1_n_0\,
      D => \int_key_bitlen[17]_i_1_n_0\,
      Q => \^int_key_bitlen_reg[31]_0\(17),
      R => ap_rst_n_inv
    );
\int_key_bitlen_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_key_bitlen[31]_i_1_n_0\,
      D => \int_key_bitlen[18]_i_1_n_0\,
      Q => \^int_key_bitlen_reg[31]_0\(18),
      R => ap_rst_n_inv
    );
\int_key_bitlen_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_key_bitlen[31]_i_1_n_0\,
      D => \int_key_bitlen[19]_i_1_n_0\,
      Q => \^int_key_bitlen_reg[31]_0\(19),
      R => ap_rst_n_inv
    );
\int_key_bitlen_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_key_bitlen[31]_i_1_n_0\,
      D => \int_key_bitlen[1]_i_1_n_0\,
      Q => \^int_key_bitlen_reg[31]_0\(1),
      R => ap_rst_n_inv
    );
\int_key_bitlen_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_key_bitlen[31]_i_1_n_0\,
      D => \int_key_bitlen[20]_i_1_n_0\,
      Q => \^int_key_bitlen_reg[31]_0\(20),
      R => ap_rst_n_inv
    );
\int_key_bitlen_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_key_bitlen[31]_i_1_n_0\,
      D => \int_key_bitlen[21]_i_1_n_0\,
      Q => \^int_key_bitlen_reg[31]_0\(21),
      R => ap_rst_n_inv
    );
\int_key_bitlen_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_key_bitlen[31]_i_1_n_0\,
      D => \int_key_bitlen[22]_i_1_n_0\,
      Q => \^int_key_bitlen_reg[31]_0\(22),
      R => ap_rst_n_inv
    );
\int_key_bitlen_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_key_bitlen[31]_i_1_n_0\,
      D => \int_key_bitlen[23]_i_1_n_0\,
      Q => \^int_key_bitlen_reg[31]_0\(23),
      R => ap_rst_n_inv
    );
\int_key_bitlen_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_key_bitlen[31]_i_1_n_0\,
      D => \int_key_bitlen[24]_i_1_n_0\,
      Q => \^int_key_bitlen_reg[31]_0\(24),
      R => ap_rst_n_inv
    );
\int_key_bitlen_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_key_bitlen[31]_i_1_n_0\,
      D => \int_key_bitlen[25]_i_1_n_0\,
      Q => \^int_key_bitlen_reg[31]_0\(25),
      R => ap_rst_n_inv
    );
\int_key_bitlen_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_key_bitlen[31]_i_1_n_0\,
      D => \int_key_bitlen[26]_i_1_n_0\,
      Q => \^int_key_bitlen_reg[31]_0\(26),
      R => ap_rst_n_inv
    );
\int_key_bitlen_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_key_bitlen[31]_i_1_n_0\,
      D => \int_key_bitlen[27]_i_1_n_0\,
      Q => \^int_key_bitlen_reg[31]_0\(27),
      R => ap_rst_n_inv
    );
\int_key_bitlen_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_key_bitlen[31]_i_1_n_0\,
      D => \int_key_bitlen[28]_i_1_n_0\,
      Q => \^int_key_bitlen_reg[31]_0\(28),
      R => ap_rst_n_inv
    );
\int_key_bitlen_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_key_bitlen[31]_i_1_n_0\,
      D => \int_key_bitlen[29]_i_1_n_0\,
      Q => \^int_key_bitlen_reg[31]_0\(29),
      R => ap_rst_n_inv
    );
\int_key_bitlen_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_key_bitlen[31]_i_1_n_0\,
      D => \int_key_bitlen[2]_i_1_n_0\,
      Q => \^int_key_bitlen_reg[31]_0\(2),
      R => ap_rst_n_inv
    );
\int_key_bitlen_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_key_bitlen[31]_i_1_n_0\,
      D => \int_key_bitlen[30]_i_1_n_0\,
      Q => \^int_key_bitlen_reg[31]_0\(30),
      R => ap_rst_n_inv
    );
\int_key_bitlen_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_key_bitlen[31]_i_1_n_0\,
      D => \int_key_bitlen[31]_i_2_n_0\,
      Q => \^int_key_bitlen_reg[31]_0\(31),
      R => ap_rst_n_inv
    );
\int_key_bitlen_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_key_bitlen[31]_i_1_n_0\,
      D => \int_key_bitlen[3]_i_1_n_0\,
      Q => \^int_key_bitlen_reg[31]_0\(3),
      R => ap_rst_n_inv
    );
\int_key_bitlen_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_key_bitlen[31]_i_1_n_0\,
      D => \int_key_bitlen[4]_i_1_n_0\,
      Q => \^int_key_bitlen_reg[31]_0\(4),
      R => ap_rst_n_inv
    );
\int_key_bitlen_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_key_bitlen[31]_i_1_n_0\,
      D => \int_key_bitlen[5]_i_1_n_0\,
      Q => \^int_key_bitlen_reg[31]_0\(5),
      R => ap_rst_n_inv
    );
\int_key_bitlen_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_key_bitlen[31]_i_1_n_0\,
      D => \int_key_bitlen[6]_i_1_n_0\,
      Q => \^int_key_bitlen_reg[31]_0\(6),
      R => ap_rst_n_inv
    );
\int_key_bitlen_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_key_bitlen[31]_i_1_n_0\,
      D => \int_key_bitlen[7]_i_1_n_0\,
      Q => \^int_key_bitlen_reg[31]_0\(7),
      R => ap_rst_n_inv
    );
\int_key_bitlen_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_key_bitlen[31]_i_1_n_0\,
      D => \int_key_bitlen[8]_i_1_n_0\,
      Q => \^int_key_bitlen_reg[31]_0\(8),
      R => ap_rst_n_inv
    );
\int_key_bitlen_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_key_bitlen[31]_i_1_n_0\,
      D => \int_key_bitlen[9]_i_1_n_0\,
      Q => \^int_key_bitlen_reg[31]_0\(9),
      R => ap_rst_n_inv
    );
int_pt: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_control_s_axi_ram
     port map (
      D(5) => p_0_in(9),
      D(4) => p_0_in(7),
      D(3 downto 0) => p_0_in(3 downto 0),
      DOADO(5) => int_Clefia_enc_n_22,
      DOADO(4) => int_Clefia_enc_n_24,
      DOADO(3) => int_Clefia_enc_n_28,
      DOADO(2) => int_Clefia_enc_n_29,
      DOADO(1) => int_Clefia_enc_n_30,
      DOADO(0) => int_Clefia_enc_n_31,
      Q(5) => \^int_key_bitlen_reg[31]_0\(9),
      Q(4) => \^int_key_bitlen_reg[31]_0\(7),
      Q(3 downto 0) => \^int_key_bitlen_reg[31]_0\(3 downto 0),
      ap_clk => ap_clk,
      ar_hs => ar_hs,
      grp_ClefiaEncrypt_1_fu_190_pt_address0(1 downto 0) => grp_ClefiaEncrypt_1_fu_190_pt_address0(1 downto 0),
      grp_ClefiaEncrypt_1_fu_190_pt_ce0 => grp_ClefiaEncrypt_1_fu_190_pt_ce0,
      int_Clefia_enc_read => int_Clefia_enc_read,
      int_ap_idle => int_ap_idle,
      int_ap_ready => int_ap_ready,
      int_pt_address1(1 downto 0) => int_pt_address1(1 downto 0),
      int_pt_read => int_pt_read,
      interrupt => \^interrupt\,
      mem_reg(1) => \waddr_reg_n_0_[3]\,
      mem_reg(0) => \waddr_reg_n_0_[2]\,
      p_29_in => p_29_in,
      \q0_reg[31]_0\(31) => int_pt_n_34,
      \q0_reg[31]_0\(30) => int_pt_n_35,
      \q0_reg[31]_0\(29) => int_pt_n_36,
      \q0_reg[31]_0\(28) => int_pt_n_37,
      \q0_reg[31]_0\(27) => int_pt_n_38,
      \q0_reg[31]_0\(26) => int_pt_n_39,
      \q0_reg[31]_0\(25) => int_pt_n_40,
      \q0_reg[31]_0\(24) => int_pt_n_41,
      \q0_reg[31]_0\(23) => int_pt_n_42,
      \q0_reg[31]_0\(22) => int_pt_n_43,
      \q0_reg[31]_0\(21) => int_pt_n_44,
      \q0_reg[31]_0\(20) => int_pt_n_45,
      \q0_reg[31]_0\(19) => int_pt_n_46,
      \q0_reg[31]_0\(18) => int_pt_n_47,
      \q0_reg[31]_0\(17) => int_pt_n_48,
      \q0_reg[31]_0\(16) => int_pt_n_49,
      \q0_reg[31]_0\(15) => int_pt_n_50,
      \q0_reg[31]_0\(14) => int_pt_n_51,
      \q0_reg[31]_0\(13) => int_pt_n_52,
      \q0_reg[31]_0\(12) => int_pt_n_53,
      \q0_reg[31]_0\(11) => int_pt_n_54,
      \q0_reg[31]_0\(10) => int_pt_n_55,
      \q0_reg[31]_0\(9) => int_pt_n_56,
      \q0_reg[31]_0\(8) => int_pt_n_57,
      \q0_reg[31]_0\(7) => int_pt_n_58,
      \q0_reg[31]_0\(6) => int_pt_n_59,
      \q0_reg[31]_0\(5) => int_pt_n_60,
      \q0_reg[31]_0\(4) => int_pt_n_61,
      \q0_reg[31]_0\(3) => int_pt_n_62,
      \q0_reg[31]_0\(2) => int_pt_n_63,
      \q0_reg[31]_0\(1) => int_pt_n_64,
      \q0_reg[31]_0\(0) => int_pt_n_65,
      \q1_reg[0]_0\ => int_pt_write_reg_n_0,
      \q1_reg[31]_0\(25) => int_pt_n_8,
      \q1_reg[31]_0\(24) => int_pt_n_9,
      \q1_reg[31]_0\(23) => int_pt_n_10,
      \q1_reg[31]_0\(22) => int_pt_n_11,
      \q1_reg[31]_0\(21) => int_pt_n_12,
      \q1_reg[31]_0\(20) => int_pt_n_13,
      \q1_reg[31]_0\(19) => int_pt_n_14,
      \q1_reg[31]_0\(18) => int_pt_n_15,
      \q1_reg[31]_0\(17) => int_pt_n_16,
      \q1_reg[31]_0\(16) => int_pt_n_17,
      \q1_reg[31]_0\(15) => int_pt_n_18,
      \q1_reg[31]_0\(14) => int_pt_n_19,
      \q1_reg[31]_0\(13) => int_pt_n_20,
      \q1_reg[31]_0\(12) => int_pt_n_21,
      \q1_reg[31]_0\(11) => int_pt_n_22,
      \q1_reg[31]_0\(10) => int_pt_n_23,
      \q1_reg[31]_0\(9) => int_pt_n_24,
      \q1_reg[31]_0\(8) => int_pt_n_25,
      \q1_reg[31]_0\(7) => int_pt_n_26,
      \q1_reg[31]_0\(6) => int_pt_n_27,
      \q1_reg[31]_0\(5) => int_pt_n_28,
      \q1_reg[31]_0\(4) => int_pt_n_29,
      \q1_reg[31]_0\(3) => int_pt_n_30,
      \q1_reg[31]_0\(2) => int_pt_n_31,
      \q1_reg[31]_0\(1) => int_pt_n_32,
      \q1_reg[31]_0\(0) => int_pt_n_33,
      \rdata_reg[0]\ => \rdata[0]_i_3_n_0\,
      \rdata_reg[1]\ => \rdata[1]_i_2_n_0\,
      \rdata_reg[1]_0\ => \rdata[1]_i_4_n_0\,
      \rdata_reg[2]\ => \rdata[31]_i_3_n_0\,
      \rdata_reg[2]_0\ => \rdata[9]_i_3_n_0\,
      \rdata_reg[7]\ => int_auto_restart_reg_n_0,
      \rdata_reg[9]\(5) => int_Clefia_dec_n_0,
      \rdata_reg[9]\(4) => int_Clefia_dec_n_1,
      \rdata_reg[9]\(3) => int_Clefia_dec_n_2,
      \rdata_reg[9]\(2) => int_Clefia_dec_n_3,
      \rdata_reg[9]\(1) => int_Clefia_dec_n_4,
      \rdata_reg[9]\(0) => int_Clefia_dec_n_5,
      rstate(1 downto 0) => rstate(1 downto 0),
      s_axi_control_ARADDR(2) => s_axi_control_ARADDR(5),
      s_axi_control_ARADDR(1 downto 0) => s_axi_control_ARADDR(3 downto 2),
      s_axi_control_ARVALID => s_axi_control_ARVALID,
      s_axi_control_WDATA(31 downto 0) => s_axi_control_WDATA(31 downto 0),
      s_axi_control_WSTRB(3 downto 0) => s_axi_control_WSTRB(3 downto 0),
      s_axi_control_WVALID => s_axi_control_WVALID,
      wstate(1 downto 0) => wstate(1 downto 0)
    );
int_pt_read_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000400000000"
    )
        port map (
      I0 => rstate(0),
      I1 => s_axi_control_ARVALID,
      I2 => rstate(1),
      I3 => s_axi_control_ARADDR(6),
      I4 => s_axi_control_ARADDR(5),
      I5 => s_axi_control_ARADDR(4),
      O => int_pt_read0
    );
int_pt_read_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => int_pt_read0,
      Q => int_pt_read,
      R => ap_rst_n_inv
    );
\int_pt_shift0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \int_pt_shift0_reg[0]_1\,
      Q => \^int_pt_shift0_reg[0]_0\,
      R => ap_rst_n_inv
    );
\int_pt_shift0_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \int_pt_shift0_reg[1]_1\,
      Q => \^int_pt_shift0_reg[1]_0\,
      R => ap_rst_n_inv
    );
int_pt_write_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0200FFFF02000200"
    )
        port map (
      I0 => s_axi_control_AWADDR(4),
      I1 => s_axi_control_AWADDR(6),
      I2 => s_axi_control_AWADDR(5),
      I3 => aw_hs,
      I4 => p_29_in,
      I5 => int_pt_write_reg_n_0,
      O => int_pt_write_i_1_n_0
    );
int_pt_write_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => int_pt_write_i_1_n_0,
      Q => int_pt_write_reg_n_0,
      R => ap_rst_n_inv
    );
int_task_ap_done_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFBAAAA"
    )
        port map (
      I0 => task_ap_done,
      I1 => \int_isr[0]_i_2_n_0\,
      I2 => s_axi_control_ARADDR(3),
      I3 => s_axi_control_ARADDR(2),
      I4 => int_task_ap_done,
      O => int_task_ap_done_i_1_n_0
    );
int_task_ap_done_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"04FF0400"
    )
        port map (
      I0 => \^ap_start\,
      I1 => Q(0),
      I2 => int_ap_idle,
      I3 => auto_restart_status_reg_n_0,
      I4 => ap_done,
      O => task_ap_done
    );
int_task_ap_done_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => int_task_ap_done_i_1_n_0,
      Q => int_task_ap_done,
      R => ap_rst_n_inv
    );
mem_reg_i_34: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => int_Clefia_dec_q0(31),
      I1 => int_Clefia_dec_q0(15),
      I2 => \^int_clefia_dec_shift0_reg[0]_0\,
      I3 => int_Clefia_dec_q0(23),
      I4 => \^int_clefia_dec_shift0_reg[1]_0\,
      I5 => int_Clefia_dec_q0(7),
      O => Clefia_dec_q0(7)
    );
mem_reg_i_35: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => int_Clefia_dec_q0(30),
      I1 => int_Clefia_dec_q0(14),
      I2 => \^int_clefia_dec_shift0_reg[0]_0\,
      I3 => int_Clefia_dec_q0(22),
      I4 => \^int_clefia_dec_shift0_reg[1]_0\,
      I5 => int_Clefia_dec_q0(6),
      O => Clefia_dec_q0(6)
    );
mem_reg_i_36: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => int_Clefia_dec_q0(29),
      I1 => int_Clefia_dec_q0(13),
      I2 => \^int_clefia_dec_shift0_reg[0]_0\,
      I3 => int_Clefia_dec_q0(21),
      I4 => \^int_clefia_dec_shift0_reg[1]_0\,
      I5 => int_Clefia_dec_q0(5),
      O => Clefia_dec_q0(5)
    );
mem_reg_i_37: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => int_Clefia_dec_q0(28),
      I1 => int_Clefia_dec_q0(12),
      I2 => \^int_clefia_dec_shift0_reg[0]_0\,
      I3 => int_Clefia_dec_q0(20),
      I4 => \^int_clefia_dec_shift0_reg[1]_0\,
      I5 => int_Clefia_dec_q0(4),
      O => Clefia_dec_q0(4)
    );
mem_reg_i_38: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => int_Clefia_dec_q0(27),
      I1 => int_Clefia_dec_q0(11),
      I2 => \^int_clefia_dec_shift0_reg[0]_0\,
      I3 => int_Clefia_dec_q0(19),
      I4 => \^int_clefia_dec_shift0_reg[1]_0\,
      I5 => int_Clefia_dec_q0(3),
      O => Clefia_dec_q0(3)
    );
mem_reg_i_39: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => int_Clefia_dec_q0(26),
      I1 => int_Clefia_dec_q0(10),
      I2 => \^int_clefia_dec_shift0_reg[0]_0\,
      I3 => int_Clefia_dec_q0(18),
      I4 => \^int_clefia_dec_shift0_reg[1]_0\,
      I5 => int_Clefia_dec_q0(2),
      O => Clefia_dec_q0(2)
    );
mem_reg_i_40: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => int_Clefia_dec_q0(25),
      I1 => int_Clefia_dec_q0(9),
      I2 => \^int_clefia_dec_shift0_reg[0]_0\,
      I3 => int_Clefia_dec_q0(17),
      I4 => \^int_clefia_dec_shift0_reg[1]_0\,
      I5 => int_Clefia_dec_q0(1),
      O => Clefia_dec_q0(1)
    );
mem_reg_i_41: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => int_Clefia_dec_q0(24),
      I1 => int_Clefia_dec_q0(8),
      I2 => \^int_clefia_dec_shift0_reg[0]_0\,
      I3 => int_Clefia_dec_q0(16),
      I4 => \^int_clefia_dec_shift0_reg[1]_0\,
      I5 => int_Clefia_dec_q0(0),
      O => Clefia_dec_q0(0)
    );
\r_1_reg_126[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555555555555444"
    )
        port map (
      I0 => \ap_CS_fsm[9]_i_2__4_n_0\,
      I1 => \r_1_reg_126_reg[3]\,
      I2 => Q(4),
      I3 => grp_ClefiaKeySet128_fu_176_ap_done,
      I4 => \r_1_reg_126_reg[3]_0\,
      I5 => r_1_reg_126(0),
      O => \ap_CS_fsm_reg[8]_0\
    );
\r_1_reg_126[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1111011111110000"
    )
        port map (
      I0 => \ap_CS_fsm[9]_i_2__4_n_0\,
      I1 => \r_1_reg_126_reg[3]\,
      I2 => Q(4),
      I3 => grp_ClefiaKeySet128_fu_176_ap_done,
      I4 => \r_1_reg_126_reg[3]_0\,
      I5 => r_1_reg_126(1),
      O => \ap_CS_fsm_reg[8]_1\
    );
\r_1_reg_126[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4444455544444444"
    )
        port map (
      I0 => \ap_CS_fsm[9]_i_2__4_n_0\,
      I1 => \r_1_reg_126_reg[3]\,
      I2 => Q(4),
      I3 => grp_ClefiaKeySet128_fu_176_ap_done,
      I4 => \r_1_reg_126_reg[3]_0\,
      I5 => r_1_reg_126(2),
      O => \ap_CS_fsm_reg[8]\
    );
\r_reg_104[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF0FFFEEEE0EEE"
    )
        port map (
      I0 => \r_reg_104_reg[1]\,
      I1 => \r_reg_104_reg[1]_0\,
      I2 => icmp_ln398_reg_2540,
      I3 => \^ap_start\,
      I4 => \^key_bitlen_read_reg_244_reg[30]\,
      I5 => \r_reg_104_reg[1]_1\,
      O => int_ap_start_reg_0
    );
\r_reg_104[2]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAA8A00000000"
    )
        port map (
      I0 => \^ap_start\,
      I1 => \r_reg_104[2]_i_4_n_0\,
      I2 => \r_reg_104[2]_i_5_n_0\,
      I3 => \r_reg_104[3]_i_7_n_0\,
      I4 => \r_reg_104[2]_i_6_n_0\,
      I5 => Q(0),
      O => int_ap_start_reg_2
    );
\r_reg_104[2]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \^int_key_bitlen_reg[31]_0\(8),
      I1 => \^int_key_bitlen_reg[31]_0\(9),
      I2 => \icmp_ln395_reg_250[0]_i_10_n_0\,
      I3 => \^int_key_bitlen_reg[31]_0\(14),
      I4 => \^int_key_bitlen_reg[31]_0\(15),
      I5 => \r_reg_104[2]_i_7_n_0\,
      O => \r_reg_104[2]_i_4_n_0\
    );
\r_reg_104[2]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000004"
    )
        port map (
      I0 => \^int_key_bitlen_reg[31]_0\(1),
      I1 => \^int_key_bitlen_reg[31]_0\(7),
      I2 => \^int_key_bitlen_reg[31]_0\(2),
      I3 => \^int_key_bitlen_reg[31]_0\(3),
      I4 => \r_reg_104[3]_i_13_n_0\,
      O => \r_reg_104[2]_i_5_n_0\
    );
\r_reg_104[2]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \icmp_ln395_reg_250[0]_i_9_n_0\,
      I1 => \^int_key_bitlen_reg[31]_0\(20),
      I2 => \^int_key_bitlen_reg[31]_0\(21),
      I3 => \^int_key_bitlen_reg[31]_0\(22),
      I4 => \^int_key_bitlen_reg[31]_0\(23),
      O => \r_reg_104[2]_i_6_n_0\
    );
\r_reg_104[2]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^int_key_bitlen_reg[31]_0\(12),
      I1 => \^int_key_bitlen_reg[31]_0\(13),
      O => \r_reg_104[2]_i_7_n_0\
    );
\r_reg_104[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DDDD0DDDCCCC0CCC"
    )
        port map (
      I0 => \r_reg_104_reg[1]\,
      I1 => \r_reg_104_reg[1]_0\,
      I2 => icmp_ln398_reg_2540,
      I3 => \^ap_start\,
      I4 => \^key_bitlen_read_reg_244_reg[30]\,
      I5 => \r_reg_104_reg[3]\,
      O => int_ap_start_reg_1
    );
\r_reg_104[3]_i_10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ap_CS_fsm[9]_i_2__4_1\(5),
      I1 => Q(2),
      I2 => \^int_key_bitlen_reg[31]_0\(8),
      O => \r_reg_104[3]_i_10_n_0\
    );
\r_reg_104[3]_i_11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ap_CS_fsm[9]_i_2__4_1\(3),
      I1 => Q(2),
      I2 => \^int_key_bitlen_reg[31]_0\(6),
      O => \r_reg_104[3]_i_11_n_0\
    );
\r_reg_104[3]_i_12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ap_CS_fsm[9]_i_2__4_1\(4),
      I1 => Q(2),
      I2 => \^int_key_bitlen_reg[31]_0\(7),
      O => \r_reg_104[3]_i_12_n_0\
    );
\r_reg_104[3]_i_13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \^int_key_bitlen_reg[31]_0\(0),
      I1 => \^int_key_bitlen_reg[31]_0\(6),
      I2 => \^int_key_bitlen_reg[31]_0\(5),
      I3 => \^int_key_bitlen_reg[31]_0\(4),
      O => \r_reg_104[3]_i_13_n_0\
    );
\r_reg_104[3]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAA8AAAAAAAA"
    )
        port map (
      I0 => Q(0),
      I1 => \icmp_ln395_reg_250[0]_i_4_n_0\,
      I2 => \r_reg_104[3]_i_6_n_0\,
      I3 => \icmp_ln395_reg_250[0]_i_9_n_0\,
      I4 => \r_reg_104[3]_i_7_n_0\,
      I5 => \r_reg_104[3]_i_8_n_0\,
      O => icmp_ln398_reg_2540
    );
\r_reg_104[3]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0100001000000000"
    )
        port map (
      I0 => \ap_CS_fsm[9]_i_7_n_0\,
      I1 => \r_reg_104[3]_i_9_n_0\,
      I2 => \r_reg_104[3]_i_10_n_0\,
      I3 => \r_reg_104[3]_i_11_n_0\,
      I4 => \r_reg_104[3]_i_12_n_0\,
      I5 => \ap_CS_fsm[9]_i_5_n_0\,
      O => \^key_bitlen_read_reg_244_reg[30]\
    );
\r_reg_104[3]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^int_key_bitlen_reg[31]_0\(20),
      I1 => \^int_key_bitlen_reg[31]_0\(21),
      O => \r_reg_104[3]_i_6_n_0\
    );
\r_reg_104[3]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \icmp_ln395_reg_250[0]_i_5_n_0\,
      I1 => \^int_key_bitlen_reg[31]_0\(26),
      I2 => \^int_key_bitlen_reg[31]_0\(27),
      I3 => \^int_key_bitlen_reg[31]_0\(24),
      I4 => \^int_key_bitlen_reg[31]_0\(25),
      O => \r_reg_104[3]_i_7_n_0\
    );
\r_reg_104[3]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000100"
    )
        port map (
      I0 => \r_reg_104[3]_i_13_n_0\,
      I1 => \^int_key_bitlen_reg[31]_0\(3),
      I2 => \^int_key_bitlen_reg[31]_0\(2),
      I3 => \^int_key_bitlen_reg[31]_0\(7),
      I4 => \^int_key_bitlen_reg[31]_0\(1),
      I5 => \r_reg_104[2]_i_4_n_0\,
      O => \r_reg_104[3]_i_8_n_0\
    );
\r_reg_104[3]_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ap_CS_fsm[9]_i_2__4_1\(0),
      I1 => Q(2),
      I2 => \^int_key_bitlen_reg[31]_0\(1),
      O => \r_reg_104[3]_i_9_n_0\
    );
ram_reg_0_15_0_0_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => int_Clefia_enc_q0(24),
      I1 => int_Clefia_enc_q0(8),
      I2 => \^int_clefia_enc_shift0_reg[0]_0\,
      I3 => int_Clefia_enc_q0(16),
      I4 => \^int_clefia_enc_shift0_reg[1]_0\,
      I5 => int_Clefia_enc_q0(0),
      O => ct_d0(0)
    );
ram_reg_0_15_0_0_i_9: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => int_pt_n_41,
      I1 => int_pt_n_57,
      I2 => \^int_pt_shift0_reg[0]_0\,
      I3 => int_pt_n_49,
      I4 => \^int_pt_shift0_reg[1]_0\,
      I5 => int_pt_n_65,
      O => pt_q0(0)
    );
ram_reg_0_15_1_1_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => int_Clefia_enc_q0(25),
      I1 => int_Clefia_enc_q0(9),
      I2 => \^int_clefia_enc_shift0_reg[0]_0\,
      I3 => int_Clefia_enc_q0(17),
      I4 => \^int_clefia_enc_shift0_reg[1]_0\,
      I5 => int_Clefia_enc_q0(1),
      O => ct_d0(1)
    );
ram_reg_0_15_1_1_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => int_pt_n_40,
      I1 => int_pt_n_56,
      I2 => \^int_pt_shift0_reg[0]_0\,
      I3 => int_pt_n_48,
      I4 => \^int_pt_shift0_reg[1]_0\,
      I5 => int_pt_n_64,
      O => pt_q0(1)
    );
ram_reg_0_15_2_2_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => int_Clefia_enc_q0(26),
      I1 => int_Clefia_enc_q0(10),
      I2 => \^int_clefia_enc_shift0_reg[0]_0\,
      I3 => int_Clefia_enc_q0(18),
      I4 => \^int_clefia_enc_shift0_reg[1]_0\,
      I5 => int_Clefia_enc_q0(2),
      O => ct_d0(2)
    );
ram_reg_0_15_2_2_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => int_pt_n_39,
      I1 => int_pt_n_55,
      I2 => \^int_pt_shift0_reg[0]_0\,
      I3 => int_pt_n_47,
      I4 => \^int_pt_shift0_reg[1]_0\,
      I5 => int_pt_n_63,
      O => pt_q0(2)
    );
ram_reg_0_15_3_3_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => int_Clefia_enc_q0(27),
      I1 => int_Clefia_enc_q0(11),
      I2 => \^int_clefia_enc_shift0_reg[0]_0\,
      I3 => int_Clefia_enc_q0(19),
      I4 => \^int_clefia_enc_shift0_reg[1]_0\,
      I5 => int_Clefia_enc_q0(3),
      O => ct_d0(3)
    );
ram_reg_0_15_3_3_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => int_pt_n_38,
      I1 => int_pt_n_54,
      I2 => \^int_pt_shift0_reg[0]_0\,
      I3 => int_pt_n_46,
      I4 => \^int_pt_shift0_reg[1]_0\,
      I5 => int_pt_n_62,
      O => pt_q0(3)
    );
ram_reg_0_15_4_4_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => int_Clefia_enc_q0(28),
      I1 => int_Clefia_enc_q0(12),
      I2 => \^int_clefia_enc_shift0_reg[0]_0\,
      I3 => int_Clefia_enc_q0(20),
      I4 => \^int_clefia_enc_shift0_reg[1]_0\,
      I5 => int_Clefia_enc_q0(4),
      O => ct_d0(4)
    );
ram_reg_0_15_4_4_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => int_pt_n_37,
      I1 => int_pt_n_53,
      I2 => \^int_pt_shift0_reg[0]_0\,
      I3 => int_pt_n_45,
      I4 => \^int_pt_shift0_reg[1]_0\,
      I5 => int_pt_n_61,
      O => pt_q0(4)
    );
ram_reg_0_15_5_5_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => int_Clefia_enc_q0(29),
      I1 => int_Clefia_enc_q0(13),
      I2 => \^int_clefia_enc_shift0_reg[0]_0\,
      I3 => int_Clefia_enc_q0(21),
      I4 => \^int_clefia_enc_shift0_reg[1]_0\,
      I5 => int_Clefia_enc_q0(5),
      O => ct_d0(5)
    );
ram_reg_0_15_5_5_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => int_pt_n_36,
      I1 => int_pt_n_52,
      I2 => \^int_pt_shift0_reg[0]_0\,
      I3 => int_pt_n_44,
      I4 => \^int_pt_shift0_reg[1]_0\,
      I5 => int_pt_n_60,
      O => pt_q0(5)
    );
ram_reg_0_15_6_6_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => int_Clefia_enc_q0(30),
      I1 => int_Clefia_enc_q0(14),
      I2 => \^int_clefia_enc_shift0_reg[0]_0\,
      I3 => int_Clefia_enc_q0(22),
      I4 => \^int_clefia_enc_shift0_reg[1]_0\,
      I5 => int_Clefia_enc_q0(6),
      O => ct_d0(6)
    );
ram_reg_0_15_6_6_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => int_pt_n_35,
      I1 => int_pt_n_51,
      I2 => \^int_pt_shift0_reg[0]_0\,
      I3 => int_pt_n_43,
      I4 => \^int_pt_shift0_reg[1]_0\,
      I5 => int_pt_n_59,
      O => pt_q0(6)
    );
ram_reg_0_15_7_7_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => int_Clefia_enc_q0(31),
      I1 => int_Clefia_enc_q0(15),
      I2 => \^int_clefia_enc_shift0_reg[0]_0\,
      I3 => int_Clefia_enc_q0(23),
      I4 => \^int_clefia_enc_shift0_reg[1]_0\,
      I5 => int_Clefia_enc_q0(7),
      O => ct_d0(7)
    );
ram_reg_0_15_7_7_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => int_pt_n_34,
      I1 => int_pt_n_50,
      I2 => \^int_pt_shift0_reg[0]_0\,
      I3 => int_pt_n_42,
      I4 => \^int_pt_shift0_reg[1]_0\,
      I5 => int_pt_n_58,
      O => pt_q0(7)
    );
\rdata[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFCFA0C0AFC0A0"
    )
        port map (
      I0 => int_gie_reg_n_0,
      I1 => data3(0),
      I2 => s_axi_control_ARADDR(2),
      I3 => s_axi_control_ARADDR(3),
      I4 => \^ap_start\,
      I5 => \int_ier_reg_n_0_[0]\,
      O => \rdata[0]_i_3_n_0\
    );
\rdata[1]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00010000"
    )
        port map (
      I0 => s_axi_control_ARADDR(0),
      I1 => s_axi_control_ARADDR(4),
      I2 => s_axi_control_ARADDR(1),
      I3 => s_axi_control_ARADDR(6),
      I4 => ar_hs,
      O => \rdata[1]_i_2_n_0\
    );
\rdata[1]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FC0A0C0A"
    )
        port map (
      I0 => int_task_ap_done,
      I1 => \int_ier_reg_n_0_[1]\,
      I2 => s_axi_control_ARADDR(2),
      I3 => s_axi_control_ARADDR(3),
      I4 => data3(1),
      O => \rdata[1]_i_4_n_0\
    );
\rdata[31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEFEFEFEFEFFFEFE"
    )
        port map (
      I0 => int_Clefia_dec_read,
      I1 => int_Clefia_enc_read,
      I2 => int_pt_read,
      I3 => rstate(0),
      I4 => s_axi_control_ARVALID,
      I5 => rstate(1),
      O => \rdata[31]_i_1_n_0\
    );
\rdata[31]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0400"
    )
        port map (
      I0 => s_axi_control_ARADDR(3),
      I1 => s_axi_control_ARADDR(5),
      I2 => s_axi_control_ARADDR(2),
      I3 => \rdata[1]_i_2_n_0\,
      O => \rdata[31]_i_3_n_0\
    );
\rdata[9]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0004"
    )
        port map (
      I0 => s_axi_control_ARADDR(5),
      I1 => \rdata[1]_i_2_n_0\,
      I2 => s_axi_control_ARADDR(2),
      I3 => s_axi_control_ARADDR(3),
      O => \rdata[9]_i_3_n_0\
    );
\rdata_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata[31]_i_1_n_0\,
      D => p_0_in(0),
      Q => s_axi_control_RDATA(0),
      R => '0'
    );
\rdata_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata[31]_i_1_n_0\,
      D => p_0_in(10),
      Q => s_axi_control_RDATA(10),
      R => '0'
    );
\rdata_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata[31]_i_1_n_0\,
      D => p_0_in(11),
      Q => s_axi_control_RDATA(11),
      R => '0'
    );
\rdata_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata[31]_i_1_n_0\,
      D => p_0_in(12),
      Q => s_axi_control_RDATA(12),
      R => '0'
    );
\rdata_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata[31]_i_1_n_0\,
      D => p_0_in(13),
      Q => s_axi_control_RDATA(13),
      R => '0'
    );
\rdata_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata[31]_i_1_n_0\,
      D => p_0_in(14),
      Q => s_axi_control_RDATA(14),
      R => '0'
    );
\rdata_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata[31]_i_1_n_0\,
      D => p_0_in(15),
      Q => s_axi_control_RDATA(15),
      R => '0'
    );
\rdata_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata[31]_i_1_n_0\,
      D => p_0_in(16),
      Q => s_axi_control_RDATA(16),
      R => '0'
    );
\rdata_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata[31]_i_1_n_0\,
      D => p_0_in(17),
      Q => s_axi_control_RDATA(17),
      R => '0'
    );
\rdata_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata[31]_i_1_n_0\,
      D => p_0_in(18),
      Q => s_axi_control_RDATA(18),
      R => '0'
    );
\rdata_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata[31]_i_1_n_0\,
      D => p_0_in(19),
      Q => s_axi_control_RDATA(19),
      R => '0'
    );
\rdata_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata[31]_i_1_n_0\,
      D => p_0_in(1),
      Q => s_axi_control_RDATA(1),
      R => '0'
    );
\rdata_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata[31]_i_1_n_0\,
      D => p_0_in(20),
      Q => s_axi_control_RDATA(20),
      R => '0'
    );
\rdata_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata[31]_i_1_n_0\,
      D => p_0_in(21),
      Q => s_axi_control_RDATA(21),
      R => '0'
    );
\rdata_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata[31]_i_1_n_0\,
      D => p_0_in(22),
      Q => s_axi_control_RDATA(22),
      R => '0'
    );
\rdata_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata[31]_i_1_n_0\,
      D => p_0_in(23),
      Q => s_axi_control_RDATA(23),
      R => '0'
    );
\rdata_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata[31]_i_1_n_0\,
      D => p_0_in(24),
      Q => s_axi_control_RDATA(24),
      R => '0'
    );
\rdata_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata[31]_i_1_n_0\,
      D => p_0_in(25),
      Q => s_axi_control_RDATA(25),
      R => '0'
    );
\rdata_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata[31]_i_1_n_0\,
      D => p_0_in(26),
      Q => s_axi_control_RDATA(26),
      R => '0'
    );
\rdata_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata[31]_i_1_n_0\,
      D => p_0_in(27),
      Q => s_axi_control_RDATA(27),
      R => '0'
    );
\rdata_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata[31]_i_1_n_0\,
      D => p_0_in(28),
      Q => s_axi_control_RDATA(28),
      R => '0'
    );
\rdata_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata[31]_i_1_n_0\,
      D => p_0_in(29),
      Q => s_axi_control_RDATA(29),
      R => '0'
    );
\rdata_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata[31]_i_1_n_0\,
      D => p_0_in(2),
      Q => s_axi_control_RDATA(2),
      R => '0'
    );
\rdata_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata[31]_i_1_n_0\,
      D => p_0_in(30),
      Q => s_axi_control_RDATA(30),
      R => '0'
    );
\rdata_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata[31]_i_1_n_0\,
      D => p_0_in(31),
      Q => s_axi_control_RDATA(31),
      R => '0'
    );
\rdata_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata[31]_i_1_n_0\,
      D => p_0_in(3),
      Q => s_axi_control_RDATA(3),
      R => '0'
    );
\rdata_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata[31]_i_1_n_0\,
      D => p_0_in(4),
      Q => s_axi_control_RDATA(4),
      R => '0'
    );
\rdata_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata[31]_i_1_n_0\,
      D => p_0_in(5),
      Q => s_axi_control_RDATA(5),
      R => '0'
    );
\rdata_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata[31]_i_1_n_0\,
      D => p_0_in(6),
      Q => s_axi_control_RDATA(6),
      R => '0'
    );
\rdata_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata[31]_i_1_n_0\,
      D => p_0_in(7),
      Q => s_axi_control_RDATA(7),
      R => '0'
    );
\rdata_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata[31]_i_1_n_0\,
      D => p_0_in(8),
      Q => s_axi_control_RDATA(8),
      R => '0'
    );
\rdata_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \rdata[31]_i_1_n_0\,
      D => p_0_in(9),
      Q => s_axi_control_RDATA(9),
      R => '0'
    );
\rstate[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FBFFC8CC"
    )
        port map (
      I0 => \rstate[0]_i_2_n_0\,
      I1 => rstate(0),
      I2 => int_Clefia_dec_read,
      I3 => s_axi_control_RREADY,
      I4 => s_axi_control_ARVALID,
      I5 => rstate(1),
      O => \rstate[0]_i_1_n_0\
    );
\rstate[0]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => int_Clefia_enc_read,
      I1 => int_pt_read,
      O => \rstate[0]_i_2_n_0\
    );
\rstate_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \rstate[0]_i_1_n_0\,
      Q => rstate(0),
      R => ap_rst_n_inv
    );
\rstate_reg[1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => '0',
      Q => rstate(1),
      S => ap_rst_n_inv
    );
s_axi_control_ARREADY_INST_0: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => rstate(1),
      I1 => rstate(0),
      O => s_axi_control_ARREADY
    );
s_axi_control_AWREADY_INST_0: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => wstate(1),
      I1 => wstate(0),
      O => s_axi_control_AWREADY
    );
s_axi_control_BVALID_INST_0: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => wstate(1),
      I1 => wstate(0),
      O => s_axi_control_BVALID
    );
s_axi_control_RVALID_INST_0: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000004"
    )
        port map (
      I0 => int_Clefia_dec_read,
      I1 => rstate(0),
      I2 => rstate(1),
      I3 => int_pt_read,
      I4 => int_Clefia_enc_read,
      O => s_axi_control_RVALID
    );
s_axi_control_WREADY_INST_0: unisim.vcomponents.LUT5
    generic map(
      INIT => X"44444044"
    )
        port map (
      I0 => wstate(1),
      I1 => wstate(0),
      I2 => rstate(0),
      I3 => s_axi_control_ARVALID,
      I4 => rstate(1),
      O => s_axi_control_WREADY
    );
\waddr[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => wstate(1),
      I1 => s_axi_control_AWVALID,
      I2 => wstate(0),
      O => aw_hs
    );
\waddr_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => aw_hs,
      D => s_axi_control_AWADDR(0),
      Q => \waddr_reg_n_0_[0]\,
      R => '0'
    );
\waddr_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => aw_hs,
      D => s_axi_control_AWADDR(1),
      Q => \waddr_reg_n_0_[1]\,
      R => '0'
    );
\waddr_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => aw_hs,
      D => s_axi_control_AWADDR(2),
      Q => \waddr_reg_n_0_[2]\,
      R => '0'
    );
\waddr_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => aw_hs,
      D => s_axi_control_AWADDR(3),
      Q => \waddr_reg_n_0_[3]\,
      R => '0'
    );
\waddr_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => aw_hs,
      D => s_axi_control_AWADDR(4),
      Q => \waddr_reg_n_0_[4]\,
      R => '0'
    );
\waddr_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => aw_hs,
      D => s_axi_control_AWADDR(5),
      Q => \waddr_reg_n_0_[5]\,
      R => '0'
    );
\waddr_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => aw_hs,
      D => s_axi_control_AWADDR(6),
      Q => \waddr_reg_n_0_[6]\,
      R => '0'
    );
\wstate[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000BFB0"
    )
        port map (
      I0 => ar_hs,
      I1 => s_axi_control_WVALID,
      I2 => wstate(0),
      I3 => s_axi_control_AWVALID,
      I4 => wstate(1),
      O => \wstate[0]_i_1_n_0\
    );
\wstate[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"05300500"
    )
        port map (
      I0 => s_axi_control_BREADY,
      I1 => ar_hs,
      I2 => wstate(0),
      I3 => wstate(1),
      I4 => s_axi_control_WVALID,
      O => \wstate[1]_i_1_n_0\
    );
\wstate_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \wstate[0]_i_1_n_0\,
      Q => wstate(0),
      S => ap_rst_n_inv
    );
\wstate_reg[1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \wstate[1]_i_1_n_0\,
      Q => wstate(1),
      S => ap_rst_n_inv
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_ClefiaDecrypt_1 is
  port (
    DOBDO : out STD_LOGIC_VECTOR ( 7 downto 0 );
    grp_ClefiaDecrypt_1_fu_212_ct_ce0 : out STD_LOGIC;
    grp_ClefiaDecrypt_1_fu_212_rk_ce0 : out STD_LOGIC;
    ap_enable_reg_pp0_iter0_reg_reg : out STD_LOGIC_VECTOR ( 5 downto 0 );
    \ap_CS_fsm_reg[15]_0\ : out STD_LOGIC;
    \ap_CS_fsm_reg[17]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    grp_ClefiaDecrypt_1_fu_212_Clefia_dec_ce0 : out STD_LOGIC;
    \Clefia_dec_addr_reg_157_reg[2]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \ap_CS_fsm_reg[17]_1\ : out STD_LOGIC;
    \q0_reg[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \int_Clefia_dec_shift0_reg[0]\ : out STD_LOGIC;
    \int_Clefia_dec_shift0_reg[1]\ : out STD_LOGIC;
    rk_ce1 : out STD_LOGIC;
    \ap_CS_fsm_reg[10]_0\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    ADDRARDADDR : out STD_LOGIC_VECTOR ( 1 downto 0 );
    ct_address0 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    ap_done : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_123_129_fu_145_ap_start_reg_reg_0 : out STD_LOGIC;
    \ap_CS_fsm_reg[17]_2\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    ap_clk : in STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC;
    ADDRBWRADDR : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_rst_n : in STD_LOGIC;
    r_1_reg_126 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    grp_ClefiaDecrypt_1_fu_212_ap_start_reg : in STD_LOGIC;
    DOADO : in STD_LOGIC_VECTOR ( 7 downto 0 );
    q0 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    mem_reg : in STD_LOGIC_VECTOR ( 7 downto 0 );
    Clefia_dec_q0 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \int_Clefia_dec_shift0_reg[0]_0\ : in STD_LOGIC;
    \int_Clefia_dec_shift0_reg[1]_0\ : in STD_LOGIC;
    ram_reg : in STD_LOGIC;
    ram_reg_0 : in STD_LOGIC;
    grp_ClefiaEncrypt_1_fu_190_rk_address0 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    ram_reg_1 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 4 downto 0 );
    ram_reg_2 : in STD_LOGIC;
    ram_reg_3 : in STD_LOGIC;
    grp_ClefiaKeySet128_fu_176_rk_address0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    ram_reg_4 : in STD_LOGIC;
    ram_reg_5 : in STD_LOGIC;
    ram_reg_6 : in STD_LOGIC;
    ram_reg_7 : in STD_LOGIC;
    ram_reg_8 : in STD_LOGIC;
    ram_reg_9 : in STD_LOGIC;
    ram_reg_10 : in STD_LOGIC;
    grp_ClefiaEncrypt_1_fu_190_rk_address1 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ram_reg_11 : in STD_LOGIC;
    ram_reg_12 : in STD_LOGIC;
    ram_reg_13 : in STD_LOGIC;
    ram_reg_14 : in STD_LOGIC;
    grp_ClefiaEncrypt_1_fu_190_rk_ce1 : in STD_LOGIC;
    ram_reg_15 : in STD_LOGIC_VECTOR ( 0 to 0 );
    ram_reg_16 : in STD_LOGIC;
    grp_clefia_Pipeline_VITIS_LOOP_116_1_fu_205_ct_address0 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    ap_start : in STD_LOGIC;
    grp_clefia_Pipeline_VITIS_LOOP_116_1_fu_205_ct_ce0 : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_ClefiaDecrypt_1;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_ClefiaDecrypt_1 is
  signal Clefia_dec_addr_reg_141_reg0 : STD_LOGIC;
  signal \^dobdo\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \ap_CS_fsm_reg_n_0_[0]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_0_[4]\ : STD_LOGIC;
  signal ap_CS_fsm_state10 : STD_LOGIC;
  signal ap_CS_fsm_state11 : STD_LOGIC;
  signal ap_CS_fsm_state12 : STD_LOGIC;
  signal ap_CS_fsm_state13 : STD_LOGIC;
  signal ap_CS_fsm_state14 : STD_LOGIC;
  signal ap_CS_fsm_state15 : STD_LOGIC;
  signal ap_CS_fsm_state16 : STD_LOGIC;
  signal ap_CS_fsm_state17 : STD_LOGIC;
  signal ap_CS_fsm_state18 : STD_LOGIC;
  signal ap_CS_fsm_state2 : STD_LOGIC;
  signal ap_CS_fsm_state3 : STD_LOGIC;
  signal ap_CS_fsm_state4 : STD_LOGIC;
  signal ap_CS_fsm_state6 : STD_LOGIC;
  signal ap_CS_fsm_state7 : STD_LOGIC;
  signal ap_CS_fsm_state8 : STD_LOGIC;
  signal ap_CS_fsm_state9 : STD_LOGIC;
  signal ap_NS_fsm : STD_LOGIC_VECTOR ( 4 to 4 );
  signal \ap_NS_fsm__0\ : STD_LOGIC_VECTOR ( 17 downto 1 );
  signal ap_enable_reg_pp0_iter1 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter1_0 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter1_1 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter1_2 : STD_LOGIC;
  signal d0 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal fin_address0 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal fin_ce0 : STD_LOGIC;
  signal fin_d0 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal fin_q1 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal fin_we0 : STD_LOGIC;
  signal fin_we1 : STD_LOGIC;
  signal fout_address0 : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal fout_ce0 : STD_LOGIC;
  signal fout_ce1 : STD_LOGIC;
  signal fout_q0 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal fout_q1 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal fout_we1 : STD_LOGIC;
  signal grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_116_125_fu_104_ap_start_reg : STD_LOGIC;
  signal grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_116_125_fu_104_fin_address0 : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_116_125_fu_104_n_13 : STD_LOGIC;
  signal grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_116_126_fu_124_ap_start_reg : STD_LOGIC;
  signal grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_116_126_fu_124_n_3 : STD_LOGIC;
  signal grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_116_126_fu_124_n_8 : STD_LOGIC;
  signal grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_116_126_fu_124_rout_address0 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_116_127_fu_130_Clefia_dec_address0 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_116_127_fu_130_ap_start_reg : STD_LOGIC;
  signal grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_116_127_fu_130_n_7 : STD_LOGIC;
  signal grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_116_1_fu_80_n_3 : STD_LOGIC;
  signal grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_116_1_fu_80_rin_address0 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_123_124_fu_96_ap_start_reg : STD_LOGIC;
  signal grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_123_124_fu_96_n_15 : STD_LOGIC;
  signal grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_123_124_fu_96_n_16 : STD_LOGIC;
  signal grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_123_124_fu_96_n_19 : STD_LOGIC;
  signal grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_123_124_fu_96_rin_address1 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_123_128_fu_137_Clefia_dec_we0 : STD_LOGIC;
  signal grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_123_128_fu_137_ap_start_reg : STD_LOGIC;
  signal grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_123_128_fu_137_n_1 : STD_LOGIC;
  signal grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_123_128_fu_137_n_3 : STD_LOGIC;
  signal grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_123_128_fu_137_n_5 : STD_LOGIC;
  signal grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_123_128_fu_137_n_8 : STD_LOGIC;
  signal grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_123_128_fu_137_rk_address0 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_123_129_fu_145_ap_start_reg : STD_LOGIC;
  signal grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_123_129_fu_145_n_0 : STD_LOGIC;
  signal grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_123_129_fu_145_n_10 : STD_LOGIC;
  signal grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_123_129_fu_145_n_11 : STD_LOGIC;
  signal grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_123_129_fu_145_n_9 : STD_LOGIC;
  signal grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_123_129_fu_145_rk_address0 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_123_1_fu_88_ap_start_reg : STD_LOGIC;
  signal grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_123_1_fu_88_n_14 : STD_LOGIC;
  signal grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_123_1_fu_88_rin_address0 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_123_1_fu_88_rin_address1 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_123_1_fu_88_rin_d0 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_123_1_fu_88_rin_we0 : STD_LOGIC;
  signal grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_230_1_fu_110_ap_start_reg : STD_LOGIC;
  signal grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_230_1_fu_110_fin_address1 : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_230_1_fu_110_fout_address1 : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_230_1_fu_110_fout_d0 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_230_1_fu_110_fout_d1 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_230_1_fu_110_n_14 : STD_LOGIC;
  signal grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_230_1_fu_110_n_41 : STD_LOGIC;
  signal grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_230_1_fu_110_n_50 : STD_LOGIC;
  signal \^grp_clefiadecrypt_1_fu_212_clefia_dec_ce0\ : STD_LOGIC;
  signal grp_ClefiaDecrypt_1_fu_212_Clefia_dec_we0 : STD_LOGIC;
  signal grp_ClefiaDecrypt_1_fu_212_ap_done : STD_LOGIC;
  signal \^grp_clefiadecrypt_1_fu_212_ct_ce0\ : STD_LOGIC;
  signal grp_ClefiaDecrypt_1_fu_212_rk_ce1 : STD_LOGIC;
  signal \grp_ClefiaF0Xor_fu_406/grp_fu_299_p2\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal icmp_ln230_fu_162_p2 : STD_LOGIC;
  signal \icmp_ln230_reg_180[0]_i_1_n_0\ : STD_LOGIC;
  signal \icmp_ln230_reg_180_reg_n_0_[0]\ : STD_LOGIC;
  signal p_0_in : STD_LOGIC;
  signal \p_0_in__0\ : STD_LOGIC;
  signal ram_reg_i_204_n_0 : STD_LOGIC;
  signal \ram_reg_i_25__11_n_0\ : STD_LOGIC;
  signal rin_address0 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal rin_address1 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal rin_ce0 : STD_LOGIC;
  signal rin_ce1 : STD_LOGIC;
  signal rin_q0 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal rin_q1 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal rout_address0 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal rout_ce0 : STD_LOGIC;
  signal shl_ln_reg_173 : STD_LOGIC_VECTOR ( 6 downto 4 );
  signal \shl_ln_reg_173[4]_i_1_n_0\ : STD_LOGIC;
  signal \shl_ln_reg_173[5]_i_1_n_0\ : STD_LOGIC;
  signal \shl_ln_reg_173[6]_i_1_n_0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \ap_CS_fsm[9]_i_2__1\ : label is "soft_lutpair115";
  attribute FSM_ENCODING : string;
  attribute FSM_ENCODING of \ap_CS_fsm_reg[0]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[10]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[11]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[12]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[13]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[14]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[15]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[16]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[17]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[1]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[2]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[3]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[4]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[5]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[6]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[7]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[8]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[9]\ : label is "none";
  attribute SOFT_HLUTNM of \icmp_ln230_reg_180[0]_i_1\ : label is "soft_lutpair115";
  attribute SOFT_HLUTNM of \shl_ln_reg_173[5]_i_1\ : label is "soft_lutpair116";
  attribute SOFT_HLUTNM of \shl_ln_reg_173[6]_i_1\ : label is "soft_lutpair116";
begin
  DOBDO(7 downto 0) <= \^dobdo\(7 downto 0);
  grp_ClefiaDecrypt_1_fu_212_Clefia_dec_ce0 <= \^grp_clefiadecrypt_1_fu_212_clefia_dec_ce0\;
  grp_ClefiaDecrypt_1_fu_212_ct_ce0 <= \^grp_clefiadecrypt_1_fu_212_ct_ce0\;
\ap_CS_fsm[9]_i_2__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => r_1_reg_126(2),
      I1 => r_1_reg_126(0),
      I2 => r_1_reg_126(1),
      O => icmp_ln230_fu_162_p2
    );
\ap_CS_fsm_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => grp_ClefiaDecrypt_1_fu_212_ap_done,
      Q => \ap_CS_fsm_reg_n_0_[0]\,
      S => ap_rst_n_inv
    );
\ap_CS_fsm_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_NS_fsm__0\(10),
      Q => ap_CS_fsm_state11,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_NS_fsm__0\(11),
      Q => ap_CS_fsm_state12,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_NS_fsm__0\(12),
      Q => ap_CS_fsm_state13,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_NS_fsm__0\(13),
      Q => ap_CS_fsm_state14,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_NS_fsm__0\(14),
      Q => ap_CS_fsm_state15,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_NS_fsm__0\(15),
      Q => ap_CS_fsm_state16,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_123_128_fu_137_n_3,
      Q => ap_CS_fsm_state17,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_NS_fsm__0\(17),
      Q => ap_CS_fsm_state18,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_NS_fsm__0\(1),
      Q => ap_CS_fsm_state2,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_NS_fsm__0\(2),
      Q => ap_CS_fsm_state3,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_NS_fsm__0\(3),
      Q => ap_CS_fsm_state4,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(4),
      Q => \ap_CS_fsm_reg_n_0_[4]\,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_NS_fsm__0\(5),
      Q => ap_CS_fsm_state6,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_NS_fsm__0\(6),
      Q => ap_CS_fsm_state7,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_NS_fsm__0\(7),
      Q => ap_CS_fsm_state8,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_NS_fsm__0\(8),
      Q => ap_CS_fsm_state9,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_NS_fsm__0\(9),
      Q => ap_CS_fsm_state10,
      R => ap_rst_n_inv
    );
fin_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_ClefiaDecrypt_1_fin_RAM_AUTO_1R1W
     port map (
      ADDRARDADDR(2 downto 0) => grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_230_1_fu_110_fin_address1(3 downto 1),
      ADDRBWRADDR(3 downto 0) => fin_address0(3 downto 0),
      DIBDI(7 downto 0) => fin_d0(7 downto 0),
      DOADO(7 downto 0) => fin_q1(7 downto 0),
      DOBDO(7 downto 0) => \^dobdo\(7 downto 0),
      WEA(0) => fin_we1,
      WEBWE(0) => fin_we0,
      ap_clk => ap_clk,
      fin_ce0 => fin_ce0,
      ram_reg_0(7 downto 0) => \grp_ClefiaF0Xor_fu_406/grp_fu_299_p2\(7 downto 0),
      ram_reg_1 => grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_230_1_fu_110_n_50,
      ram_reg_2(7 downto 0) => fout_q1(7 downto 0),
      reg_315_reg(7 downto 0) => DOADO(7 downto 0)
    );
fout_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_ClefiaDecrypt_1_fin_RAM_AUTO_1R1W_50
     port map (
      ADDRARDADDR(2 downto 0) => grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_230_1_fu_110_fout_address1(3 downto 1),
      ADDRBWRADDR(3 downto 1) => fout_address0(3 downto 1),
      ADDRBWRADDR(0) => grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_116_126_fu_124_n_3,
      DIADI(7 downto 0) => grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_230_1_fu_110_fout_d1(7 downto 0),
      DIBDI(7 downto 0) => grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_230_1_fu_110_fout_d0(7 downto 0),
      Q(0) => ap_CS_fsm_state10,
      WEA(0) => fout_we1,
      ap_clk => ap_clk,
      fout_ce0 => fout_ce0,
      fout_ce1 => fout_ce1,
      q0(7 downto 0) => rin_q0(7 downto 0),
      ram_reg_0(7 downto 0) => fout_q1(7 downto 0),
      ram_reg_1(7 downto 0) => fin_d0(7 downto 0),
      ram_reg_2 => \icmp_ln230_reg_180_reg_n_0_[0]\,
      rout_d0(7 downto 0) => fout_q0(7 downto 0)
    );
grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_116_125_fu_104: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_116_125
     port map (
      ADDRBWRADDR(0) => fin_address0(0),
      D(2 downto 0) => \ap_NS_fsm__0\(9 downto 7),
      Q(5) => ap_CS_fsm_state10,
      Q(4) => ap_CS_fsm_state9,
      Q(3) => ap_CS_fsm_state8,
      Q(2) => ap_CS_fsm_state7,
      Q(1) => ap_CS_fsm_state6,
      Q(0) => ap_CS_fsm_state4,
      \ap_CS_fsm_reg[6]\ => grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_116_125_fu_104_n_13,
      \ap_CS_fsm_reg[9]\ => \icmp_ln230_reg_180_reg_n_0_[0]\,
      \ap_CS_fsm_reg[9]_0\ => grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_230_1_fu_110_n_14,
      ap_clk => ap_clk,
      ap_enable_reg_pp0_iter1 => ap_enable_reg_pp0_iter1,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      fin_ce0 => fin_ce0,
      grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_116_125_fu_104_ap_start_reg => grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_116_125_fu_104_ap_start_reg,
      grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_116_1_fu_80_rin_address0(1 downto 0) => grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_116_1_fu_80_rin_address0(3 downto 2),
      icmp_ln230_fu_162_p2 => icmp_ln230_fu_162_p2,
      \q1_reg[7]\ => grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_123_124_fu_96_n_16,
      \q1_reg[7]_0\ => grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_123_124_fu_96_n_15,
      ram_reg => grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_230_1_fu_110_n_50,
      rin_address0(3 downto 0) => rin_address0(3 downto 0),
      \zext_ln114_9_reg_98_reg[3]_0\(2 downto 0) => grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_116_125_fu_104_fin_address0(3 downto 1)
    );
grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_116_125_fu_104_ap_start_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_116_125_fu_104_n_13,
      Q => grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_116_125_fu_104_ap_start_reg,
      R => ap_rst_n_inv
    );
grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_116_126_fu_124: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_116_126
     port map (
      ADDRARDADDR(2 downto 0) => grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_230_1_fu_110_fout_address1(3 downto 1),
      ADDRBWRADDR(3 downto 1) => fout_address0(3 downto 1),
      ADDRBWRADDR(0) => grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_116_126_fu_124_n_3,
      D(1 downto 0) => \ap_NS_fsm__0\(12 downto 11),
      E(0) => rout_ce0,
      Q(2) => ap_CS_fsm_state14,
      Q(1) => ap_CS_fsm_state12,
      Q(0) => ap_CS_fsm_state11,
      \ap_CS_fsm_reg[10]\ => grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_116_126_fu_124_n_8,
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_116_126_fu_124_ap_start_reg => grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_116_126_fu_124_ap_start_reg,
      grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_116_126_fu_124_rout_address0(3 downto 0) => grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_116_126_fu_124_rout_address0(3 downto 0),
      grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_116_127_fu_130_ap_start_reg => grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_116_127_fu_130_ap_start_reg,
      \p_0_in__0\ => \p_0_in__0\
    );
grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_116_126_fu_124_ap_start_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_116_126_fu_124_n_8,
      Q => grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_116_126_fu_124_ap_start_reg,
      R => ap_rst_n_inv
    );
grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_116_127_fu_130: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_116_127
     port map (
      D(1 downto 0) => \ap_NS_fsm__0\(14 downto 13),
      Q(1) => ap_CS_fsm_state14,
      Q(0) => ap_CS_fsm_state13,
      \ap_CS_fsm_reg[12]\ => grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_116_127_fu_130_n_7,
      ap_clk => ap_clk,
      ap_enable_reg_pp0_iter1 => ap_enable_reg_pp0_iter1_0,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_116_126_fu_124_rout_address0(3 downto 0) => grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_116_126_fu_124_rout_address0(3 downto 0),
      grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_116_127_fu_130_Clefia_dec_address0(3 downto 0) => grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_116_127_fu_130_Clefia_dec_address0(3 downto 0),
      grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_116_127_fu_130_ap_start_reg => grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_116_127_fu_130_ap_start_reg,
      rout_address0(3 downto 0) => rout_address0(3 downto 0)
    );
grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_116_127_fu_130_ap_start_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_116_127_fu_130_n_7,
      Q => grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_116_127_fu_130_ap_start_reg,
      R => ap_rst_n_inv
    );
grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_116_1_fu_80: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_116_1
     port map (
      D(1 downto 0) => \ap_NS_fsm__0\(2 downto 1),
      Q(1) => ap_CS_fsm_state2,
      Q(0) => \ap_CS_fsm_reg_n_0_[0]\,
      ap_clk => ap_clk,
      ap_enable_reg_pp0_iter1 => ap_enable_reg_pp0_iter1_1,
      ap_enable_reg_pp0_iter1_reg_0 => \^grp_clefiadecrypt_1_fu_212_ct_ce0\,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      ct_address0(3 downto 0) => ct_address0(3 downto 0),
      grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_116_1_fu_80_rin_address0(3 downto 0) => grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_116_1_fu_80_rin_address0(3 downto 0),
      grp_ClefiaDecrypt_1_fu_212_ap_start_reg => grp_ClefiaDecrypt_1_fu_212_ap_start_reg,
      grp_ClefiaDecrypt_1_fu_212_ap_start_reg_reg => grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_116_1_fu_80_n_3,
      grp_clefia_Pipeline_VITIS_LOOP_116_1_fu_205_ct_address0(3 downto 0) => grp_clefia_Pipeline_VITIS_LOOP_116_1_fu_205_ct_address0(3 downto 0),
      \q0_reg[7]\(0) => Q(4)
    );
grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_116_1_fu_80_ap_start_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_116_1_fu_80_n_3,
      Q => \^grp_clefiadecrypt_1_fu_212_ct_ce0\,
      R => ap_rst_n_inv
    );
grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_123_124_fu_96: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_123_124
     port map (
      D(1 downto 0) => \ap_NS_fsm__0\(6 downto 5),
      E(0) => rin_ce1,
      Q(6) => ap_CS_fsm_state18,
      Q(5) => ap_CS_fsm_state16,
      Q(4) => ap_CS_fsm_state8,
      Q(3) => ap_CS_fsm_state6,
      Q(2) => \ap_CS_fsm_reg_n_0_[4]\,
      Q(1) => ap_CS_fsm_state4,
      Q(0) => ap_CS_fsm_state2,
      ap_clk => ap_clk,
      ap_enable_reg_pp0_iter1 => ap_enable_reg_pp0_iter1_2,
      ap_enable_reg_pp0_iter1_0 => ap_enable_reg_pp0_iter1_1,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      d0(7 downto 0) => d0(7 downto 0),
      grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_116_125_fu_104_ap_start_reg => grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_116_125_fu_104_ap_start_reg,
      grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_116_125_fu_104_ap_start_reg_reg(0) => rin_ce0,
      grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_116_1_fu_80_rin_address0(1 downto 0) => grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_116_1_fu_80_rin_address0(1 downto 0),
      grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_123_124_fu_96_ap_start_reg => grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_123_124_fu_96_ap_start_reg,
      grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_123_124_fu_96_ap_start_reg_reg(0) => ap_NS_fsm(4),
      grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_123_1_fu_88_rin_address0(1 downto 0) => grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_123_1_fu_88_rin_address0(1 downto 0),
      grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_123_1_fu_88_rin_address1(1 downto 0) => grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_123_1_fu_88_rin_address1(1 downto 0),
      grp_ClefiaDecrypt_1_fu_212_rk_ce0 => grp_ClefiaDecrypt_1_fu_212_rk_ce0,
      grp_ClefiaDecrypt_1_fu_212_rk_ce1 => grp_ClefiaDecrypt_1_fu_212_rk_ce1,
      \idx101_fu_50_reg[0]_0\(0) => grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_123_124_fu_96_rin_address1(0),
      \idx101_fu_50_reg[1]_0\ => grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_123_124_fu_96_n_19,
      p_0_in => p_0_in,
      q0(7 downto 0) => q0(7 downto 0),
      \q0_reg[7]\(0) => grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_123_1_fu_88_rin_we0,
      q1(7 downto 0) => rin_q1(7 downto 0),
      \q1_reg[7]\(7 downto 0) => grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_123_1_fu_88_rin_d0(7 downto 0),
      \ram_reg_i_40__9\ => \ram_reg_i_25__11_n_0\,
      \ram_reg_i_40__9_0\ => grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_123_129_fu_145_n_0,
      \reuse_reg_fu_46_reg[7]_0\(7 downto 0) => mem_reg(7 downto 0),
      \rin_addr_reg_223_reg[0]_0\ => grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_123_124_fu_96_n_16,
      \rin_addr_reg_223_reg[1]_0\ => grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_123_124_fu_96_n_15,
      rin_address1(1 downto 0) => rin_address1(1 downto 0)
    );
grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_123_124_fu_96_ap_start_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_123_124_fu_96_n_19,
      Q => grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_123_124_fu_96_ap_start_reg,
      R => ap_rst_n_inv
    );
grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_123_128_fu_137: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_123_128
     port map (
      Clefia_dec_addr_reg_141_reg0 => Clefia_dec_addr_reg_141_reg0,
      \Clefia_dec_addr_reg_141_reg[2]_0\ => grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_123_128_fu_137_n_5,
      D(1) => grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_123_128_fu_137_n_3,
      D(0) => \ap_NS_fsm__0\(15),
      Q(1) => grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_123_128_fu_137_Clefia_dec_we0,
      Q(0) => grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_123_128_fu_137_n_1,
      \ap_CS_fsm_reg[14]\ => grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_123_128_fu_137_n_8,
      \ap_CS_fsm_reg[17]\(3 downto 0) => \ap_CS_fsm_reg[17]_2\(3 downto 0),
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_116_127_fu_130_Clefia_dec_address0(1 downto 0) => grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_116_127_fu_130_Clefia_dec_address0(1 downto 0),
      grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_123_128_fu_137_ap_start_reg => grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_123_128_fu_137_ap_start_reg,
      grp_ClefiaDecrypt_1_fu_212_Clefia_dec_ce0 => \^grp_clefiadecrypt_1_fu_212_clefia_dec_ce0\,
      grp_ClefiaDecrypt_1_fu_212_Clefia_dec_we0 => grp_ClefiaDecrypt_1_fu_212_Clefia_dec_we0,
      \indvars_iv1_fu_44_reg[1]_0\(1 downto 0) => grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_123_128_fu_137_rk_address0(1 downto 0),
      \int_Clefia_dec_shift0_reg[0]\ => \int_Clefia_dec_shift0_reg[0]\,
      \int_Clefia_dec_shift0_reg[0]_0\ => \int_Clefia_dec_shift0_reg[0]_0\,
      \int_Clefia_dec_shift0_reg[1]\ => \int_Clefia_dec_shift0_reg[1]\,
      \int_Clefia_dec_shift0_reg[1]_0\ => \int_Clefia_dec_shift0_reg[1]_0\,
      mem_reg(2) => ap_CS_fsm_state18,
      mem_reg(1) => ap_CS_fsm_state16,
      mem_reg(0) => ap_CS_fsm_state15,
      mem_reg_0 => grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_123_129_fu_145_n_9,
      mem_reg_1 => grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_123_129_fu_145_n_10
    );
grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_123_128_fu_137_ap_start_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_123_128_fu_137_n_8,
      Q => grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_123_128_fu_137_ap_start_reg,
      R => ap_rst_n_inv
    );
grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_123_129_fu_145: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_123_129
     port map (
      Clefia_dec_addr_reg_141_reg0 => Clefia_dec_addr_reg_141_reg0,
      \Clefia_dec_addr_reg_157_reg[0]_0\ => grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_123_129_fu_145_n_10,
      \Clefia_dec_addr_reg_157_reg[1]_0\ => grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_123_129_fu_145_n_9,
      \Clefia_dec_addr_reg_157_reg[2]_0\(1 downto 0) => \Clefia_dec_addr_reg_157_reg[2]\(1 downto 0),
      D(0) => grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_123_129_fu_145_rk_address0(0),
      Q(4) => ap_CS_fsm_state18,
      Q(3) => ap_CS_fsm_state17,
      Q(2) => ap_CS_fsm_state16,
      Q(1) => ap_CS_fsm_state14,
      Q(0) => \ap_CS_fsm_reg_n_0_[0]\,
      \ap_CS_fsm_reg[10]\(2 downto 1) => Q(4 downto 3),
      \ap_CS_fsm_reg[10]\(0) => Q(0),
      \ap_CS_fsm_reg[16]\(1) => \ap_NS_fsm__0\(17),
      \ap_CS_fsm_reg[16]\(0) => grp_ClefiaDecrypt_1_fu_212_ap_done,
      \ap_CS_fsm_reg[16]_0\ => grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_123_129_fu_145_n_11,
      \ap_CS_fsm_reg[17]\ => \ap_CS_fsm_reg[17]_1\,
      \ap_CS_fsm_reg[9]\(1 downto 0) => D(1 downto 0),
      ap_clk => ap_clk,
      ap_done => ap_done,
      ap_enable_reg_pp0_iter1 => ap_enable_reg_pp0_iter1_0,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      ap_start => ap_start,
      grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_116_127_fu_130_Clefia_dec_address0(1 downto 0) => grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_116_127_fu_130_Clefia_dec_address0(3 downto 2),
      grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_123_128_fu_137_ap_start_reg => grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_123_128_fu_137_ap_start_reg,
      grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_123_129_fu_145_ap_start_reg => grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_123_129_fu_145_ap_start_reg,
      grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_123_129_fu_145_ap_start_reg_reg => grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_123_129_fu_145_n_0,
      grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_123_129_fu_145_ap_start_reg_reg_0 => grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_123_129_fu_145_ap_start_reg_reg_0,
      grp_ClefiaDecrypt_1_fu_212_Clefia_dec_ce0 => \^grp_clefiadecrypt_1_fu_212_clefia_dec_ce0\,
      grp_ClefiaDecrypt_1_fu_212_Clefia_dec_we0 => grp_ClefiaDecrypt_1_fu_212_Clefia_dec_we0,
      grp_ClefiaDecrypt_1_fu_212_ap_start_reg => grp_ClefiaDecrypt_1_fu_212_ap_start_reg,
      mem_reg(1) => grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_123_128_fu_137_Clefia_dec_we0,
      mem_reg(0) => grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_123_128_fu_137_n_1,
      mem_reg_0 => grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_123_128_fu_137_n_5,
      \ram_reg_i_93__5\(0) => grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_123_128_fu_137_rk_address0(1)
    );
grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_123_129_fu_145_ap_start_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_123_129_fu_145_n_11,
      Q => grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_123_129_fu_145_ap_start_reg,
      R => ap_rst_n_inv
    );
grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_123_1_fu_88: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_123_1
     port map (
      D(1) => ap_NS_fsm(4),
      D(0) => \ap_NS_fsm__0\(3),
      E(0) => grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_123_1_fu_88_rin_we0,
      Q(1) => ap_CS_fsm_state4,
      Q(0) => ap_CS_fsm_state3,
      \ap_CS_fsm_reg[2]\ => grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_123_1_fu_88_n_14,
      ap_clk => ap_clk,
      ap_enable_reg_pp0_iter1 => ap_enable_reg_pp0_iter1_2,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_123_1_fu_88_ap_start_reg => grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_123_1_fu_88_ap_start_reg,
      grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_123_1_fu_88_rin_address0(1 downto 0) => grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_123_1_fu_88_rin_address0(1 downto 0),
      grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_123_1_fu_88_rin_address1(1 downto 0) => grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_123_1_fu_88_rin_address1(1 downto 0),
      q1(7 downto 0) => rin_q1(7 downto 0),
      ram_reg(7 downto 0) => grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_123_1_fu_88_rin_d0(7 downto 0),
      \reuse_reg_fu_50_reg[7]_0\(7 downto 0) => mem_reg(7 downto 0)
    );
grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_123_1_fu_88_ap_start_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_123_1_fu_88_n_14,
      Q => grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_123_1_fu_88_ap_start_reg,
      R => ap_rst_n_inv
    );
grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_230_1_fu_110: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_230_1
     port map (
      ADDRARDADDR(2 downto 0) => grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_230_1_fu_110_fin_address1(3 downto 1),
      ADDRBWRADDR(7 downto 0) => ADDRBWRADDR(7 downto 0),
      D(0) => \ap_NS_fsm__0\(10),
      DIADI(7 downto 0) => grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_230_1_fu_110_fout_d1(7 downto 0),
      DIBDI(7 downto 0) => grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_230_1_fu_110_fout_d0(7 downto 0),
      DOADO(7 downto 0) => fin_q1(7 downto 0),
      DOBDO(7 downto 0) => \^dobdo\(7 downto 0),
      Q(6) => ap_CS_fsm_state18,
      Q(5) => ap_CS_fsm_state16,
      Q(4) => ap_CS_fsm_state12,
      Q(3) => ap_CS_fsm_state10,
      Q(2) => ap_CS_fsm_state9,
      Q(1) => ap_CS_fsm_state8,
      Q(0) => ap_CS_fsm_state6,
      WEA(0) => fout_we1,
      WEBWE(0) => fin_we0,
      \ap_CS_fsm_reg[10]_0\(4 downto 0) => \ap_CS_fsm_reg[10]_0\(4 downto 0),
      \ap_CS_fsm_reg[10]_1\(1 downto 0) => ADDRARDADDR(1 downto 0),
      \ap_CS_fsm_reg[15]_0\ => \ap_CS_fsm_reg[15]_0\,
      \ap_CS_fsm_reg[17]_0\(1 downto 0) => \ap_CS_fsm_reg[17]_0\(1 downto 0),
      \ap_CS_fsm_reg[19]_0\(2 downto 0) => grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_230_1_fu_110_fout_address1(3 downto 1),
      \ap_CS_fsm_reg[7]_0\ => grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_230_1_fu_110_n_50,
      \ap_CS_fsm_reg[8]_0\ => grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_230_1_fu_110_n_41,
      \ap_CS_fsm_reg[9]_0\(2 downto 0) => fin_address0(3 downto 1),
      \ap_CS_fsm_reg[9]_1\(0) => fin_we1,
      ap_clk => ap_clk,
      ap_enable_reg_pp0_iter0_reg_reg_0(5 downto 0) => ap_enable_reg_pp0_iter0_reg_reg(5 downto 0),
      ap_enable_reg_pp0_iter1 => ap_enable_reg_pp0_iter1,
      ap_loop_exit_ready_pp0_iter1_reg_reg_0 => grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_230_1_fu_110_n_14,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      fout_ce0 => fout_ce0,
      fout_ce1 => fout_ce1,
      grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_116_126_fu_124_ap_start_reg => grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_116_126_fu_124_ap_start_reg,
      grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_123_1_fu_88_rin_address1(0) => grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_123_1_fu_88_rin_address1(0),
      grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_230_1_fu_110_ap_start_reg => grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_230_1_fu_110_ap_start_reg,
      grp_ClefiaDecrypt_1_fu_212_rk_ce1 => grp_ClefiaDecrypt_1_fu_212_rk_ce1,
      grp_ClefiaEncrypt_1_fu_190_rk_address0(3 downto 0) => grp_ClefiaEncrypt_1_fu_190_rk_address0(3 downto 0),
      grp_ClefiaEncrypt_1_fu_190_rk_address1(1 downto 0) => grp_ClefiaEncrypt_1_fu_190_rk_address1(1 downto 0),
      grp_ClefiaEncrypt_1_fu_190_rk_ce1 => grp_ClefiaEncrypt_1_fu_190_rk_ce1,
      grp_ClefiaKeySet128_fu_176_rk_address0(0) => grp_ClefiaKeySet128_fu_176_rk_address0(0),
      r_1_reg_126(2 downto 0) => r_1_reg_126(2 downto 0),
      ram_reg => \ram_reg_i_25__11_n_0\,
      ram_reg_0 => \icmp_ln230_reg_180_reg_n_0_[0]\,
      ram_reg_1(2 downto 0) => grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_116_125_fu_104_fin_address0(3 downto 1),
      ram_reg_10 => ram_reg_5,
      ram_reg_11 => ram_reg_6,
      ram_reg_12 => ram_reg_7,
      ram_reg_13 => ram_reg_8,
      ram_reg_14 => ram_reg_9,
      ram_reg_15 => ram_reg_10,
      ram_reg_16 => ram_reg_11,
      ram_reg_17 => ram_reg_12,
      ram_reg_18 => ram_reg_13,
      ram_reg_19 => ram_reg_14,
      ram_reg_2 => ram_reg_i_204_n_0,
      ram_reg_20(0) => ram_reg_15(0),
      ram_reg_21 => ram_reg_16,
      ram_reg_3 => ram_reg,
      ram_reg_4 => ram_reg_0,
      ram_reg_5 => ram_reg_1,
      ram_reg_6(1) => Q(4),
      ram_reg_6(0) => Q(1),
      ram_reg_7 => ram_reg_2,
      ram_reg_8 => ram_reg_3,
      ram_reg_9 => ram_reg_4,
      ram_reg_i_263(0) => grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_123_124_fu_96_rin_address1(0),
      \ram_reg_i_97__5\(0) => grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_123_128_fu_137_rk_address0(0),
      \ram_reg_i_97__5_0\(0) => grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_123_129_fu_145_rk_address0(0),
      reg_315_reg(7 downto 0) => \grp_ClefiaF0Xor_fu_406/grp_fu_299_p2\(7 downto 0),
      rin_address1(0) => rin_address1(1),
      rk_ce1 => rk_ce1,
      shl_ln_reg_173(2 downto 0) => shl_ln_reg_173(6 downto 4)
    );
grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_230_1_fu_110_ap_start_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_230_1_fu_110_n_41,
      Q => grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_230_1_fu_110_ap_start_reg,
      R => ap_rst_n_inv
    );
\icmp_ln230_reg_180[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"01FF0100"
    )
        port map (
      I0 => r_1_reg_126(2),
      I1 => r_1_reg_126(0),
      I2 => r_1_reg_126(1),
      I3 => ap_CS_fsm_state8,
      I4 => \icmp_ln230_reg_180_reg_n_0_[0]\,
      O => \icmp_ln230_reg_180[0]_i_1_n_0\
    );
\icmp_ln230_reg_180_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \icmp_ln230_reg_180[0]_i_1_n_0\,
      Q => \icmp_ln230_reg_180_reg_n_0_[0]\,
      R => '0'
    );
\q0[7]_i_1__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => \^grp_clefiadecrypt_1_fu_212_ct_ce0\,
      I1 => Q(4),
      I2 => Q(2),
      I3 => grp_clefia_Pipeline_VITIS_LOOP_116_1_fu_205_ct_ce0,
      O => E(0)
    );
ram_reg_i_204: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => ap_CS_fsm_state16,
      I1 => ap_CS_fsm_state18,
      O => ram_reg_i_204_n_0
    );
\ram_reg_i_25__11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => ap_CS_fsm_state10,
      I1 => \icmp_ln230_reg_180_reg_n_0_[0]\,
      O => \ram_reg_i_25__11_n_0\
    );
rin_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_ClefiaDecrypt_1_rin_RAM_AUTO_1R1W
     port map (
      E(0) => rin_ce1,
      Q(7 downto 0) => rin_q1(7 downto 0),
      ap_clk => ap_clk,
      d0(7 downto 0) => d0(7 downto 0),
      p_0_in => p_0_in,
      \q0_reg[7]_0\(7 downto 0) => rin_q0(7 downto 0),
      \q0_reg[7]_1\(0) => rin_ce0,
      \q1_reg[7]_0\(0) => ap_CS_fsm_state6,
      rin_address0(3 downto 0) => rin_address0(3 downto 0),
      rin_address1(1 downto 0) => rin_address1(1 downto 0)
    );
rout_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_ClefiaDecrypt_1_rout_RAM_AUTO_1R1W
     port map (
      Clefia_dec_q0(7 downto 0) => Clefia_dec_q0(7 downto 0),
      E(0) => rout_ce0,
      Q(1) => ap_CS_fsm_state18,
      Q(0) => ap_CS_fsm_state16,
      ap_clk => ap_clk,
      mem_reg(7 downto 0) => mem_reg(7 downto 0),
      \p_0_in__0\ => \p_0_in__0\,
      \q0_reg[7]_0\(7 downto 0) => \q0_reg[7]\(7 downto 0),
      rout_address0(3 downto 0) => rout_address0(3 downto 0),
      rout_d0(7 downto 0) => fout_q0(7 downto 0)
    );
\shl_ln_reg_173[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => r_1_reg_126(0),
      I1 => ap_CS_fsm_state3,
      I2 => shl_ln_reg_173(4),
      O => \shl_ln_reg_173[4]_i_1_n_0\
    );
\shl_ln_reg_173[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => r_1_reg_126(1),
      I1 => ap_CS_fsm_state3,
      I2 => shl_ln_reg_173(5),
      O => \shl_ln_reg_173[5]_i_1_n_0\
    );
\shl_ln_reg_173[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => r_1_reg_126(2),
      I1 => ap_CS_fsm_state3,
      I2 => shl_ln_reg_173(6),
      O => \shl_ln_reg_173[6]_i_1_n_0\
    );
\shl_ln_reg_173_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \shl_ln_reg_173[4]_i_1_n_0\,
      Q => shl_ln_reg_173(4),
      R => '0'
    );
\shl_ln_reg_173_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \shl_ln_reg_173[5]_i_1_n_0\,
      Q => shl_ln_reg_173(5),
      R => '0'
    );
\shl_ln_reg_173_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \shl_ln_reg_173[6]_i_1_n_0\,
      Q => shl_ln_reg_173(6),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_ClefiaEncrypt_1 is
  port (
    DOBDO : out STD_LOGIC_VECTOR ( 7 downto 0 );
    grp_ClefiaEncrypt_1_fu_190_pt_ce0 : out STD_LOGIC;
    \src_assign_fu_44_reg[3]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    grp_ClefiaEncrypt_1_fu_190_rk_ce1 : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    \rk_offset_read_reg_977_reg[6]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \icmp_ln193_reg_172_reg[0]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \ap_CS_fsm_reg[5]_0\ : out STD_LOGIC;
    grp_ClefiaEncrypt_1_fu_190_Clefia_enc_we0 : out STD_LOGIC;
    grp_ClefiaEncrypt_1_fu_190_Clefia_enc_address0 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    DIBDI : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \src_assign_fu_44_reg[0]\ : out STD_LOGIC;
    \src_assign_fu_44_reg[1]\ : out STD_LOGIC;
    \ap_CS_fsm_reg[10]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    ADDRARDADDR : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \ap_CS_fsm_reg[10]_1\ : out STD_LOGIC;
    \ap_CS_fsm_reg[3]_0\ : out STD_LOGIC;
    \ap_CS_fsm_reg[10]_2\ : out STD_LOGIC;
    \ap_CS_fsm_reg[10]_3\ : out STD_LOGIC;
    Clefia_enc_ce0 : out STD_LOGIC;
    \ap_CS_fsm_reg[5]_1\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_123_123_fu_143_ap_start_reg_reg_0 : out STD_LOGIC;
    grp_clefia_Pipeline_VITIS_LOOP_116_1_fu_205_ap_start_reg_reg : out STD_LOGIC;
    grp_clefia_Pipeline_VITIS_LOOP_116_1_fu_205_ap_start_reg_reg_0 : out STD_LOGIC;
    ap_clk : in STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC;
    ADDRBWRADDR : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_rst_n : in STD_LOGIC;
    \shl_ln_reg_176_reg[7]_0\ : in STD_LOGIC;
    \shl_ln_reg_176_reg[5]_0\ : in STD_LOGIC;
    \shl_ln_reg_176_reg[6]_0\ : in STD_LOGIC;
    grp_ClefiaEncrypt_1_fu_190_ap_start_reg : in STD_LOGIC;
    DOADO : in STD_LOGIC_VECTOR ( 7 downto 0 );
    pt_q0 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    mem_reg : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ct_d0 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \int_pt_shift0_reg[0]\ : in STD_LOGIC;
    \int_pt_shift0_reg[1]\ : in STD_LOGIC;
    ram_reg : in STD_LOGIC;
    grp_ClefiaKeySet128_fu_176_rk_address0 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ram_reg_0 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    ram_reg_1 : in STD_LOGIC;
    ram_reg_2 : in STD_LOGIC;
    grp_ClefiaKeySet128_fu_176_rk_address1 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ram_reg_3 : in STD_LOGIC;
    ram_reg_4 : in STD_LOGIC;
    grp_ClefiaDecrypt_1_fu_212_rk_ce0 : in STD_LOGIC;
    ram_reg_5 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    ram_reg_6 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ram_reg_7 : in STD_LOGIC;
    ram_reg_8 : in STD_LOGIC;
    grp_clefia_Pipeline_VITIS_LOOP_116_1_fu_205_ap_start_reg : in STD_LOGIC;
    mem_reg_0 : in STD_LOGIC;
    ap_loop_init : in STD_LOGIC;
    grp_clefia_Pipeline_VITIS_LOOP_116_1_fu_205_Clefia_enc_address0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Clefia_enc_address0 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \int_Clefia_enc_shift0_reg[1]\ : in STD_LOGIC;
    \int_Clefia_enc_shift0_reg[0]\ : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_ClefiaEncrypt_1;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_ClefiaEncrypt_1 is
  signal Clefia_enc_addr_reg_173_reg0 : STD_LOGIC;
  signal \^dobdo\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \^q\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \ap_CS_fsm_reg_n_0_[0]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_0_[2]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_0_[4]\ : STD_LOGIC;
  signal ap_CS_fsm_state10 : STD_LOGIC;
  signal ap_CS_fsm_state11 : STD_LOGIC;
  signal ap_CS_fsm_state12 : STD_LOGIC;
  signal ap_CS_fsm_state13 : STD_LOGIC;
  signal ap_CS_fsm_state14 : STD_LOGIC;
  signal ap_CS_fsm_state15 : STD_LOGIC;
  signal ap_CS_fsm_state16 : STD_LOGIC;
  signal ap_CS_fsm_state17 : STD_LOGIC;
  signal ap_CS_fsm_state2 : STD_LOGIC;
  signal ap_CS_fsm_state4 : STD_LOGIC;
  signal ap_CS_fsm_state6 : STD_LOGIC;
  signal ap_CS_fsm_state7 : STD_LOGIC;
  signal ap_CS_fsm_state8 : STD_LOGIC;
  signal ap_CS_fsm_state9 : STD_LOGIC;
  signal ap_NS_fsm : STD_LOGIC_VECTOR ( 2 to 2 );
  signal \ap_NS_fsm__0\ : STD_LOGIC_VECTOR ( 17 downto 1 );
  signal ap_enable_reg_pp0_iter1 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter1_0 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter1_1 : STD_LOGIC;
  signal ap_sig_allocacmp_indvars_iv2_load : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal d0 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal fin_address0 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal fin_ce0 : STD_LOGIC;
  signal fin_d0 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal fin_q1 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal fin_we0 : STD_LOGIC;
  signal fin_we1 : STD_LOGIC;
  signal fout_address0 : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal fout_ce0 : STD_LOGIC;
  signal fout_ce1 : STD_LOGIC;
  signal fout_q0 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal fout_q1 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal fout_we1 : STD_LOGIC;
  signal grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_116_119_fu_102_ap_start_reg : STD_LOGIC;
  signal grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_116_119_fu_102_fin_address0 : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_116_119_fu_102_n_13 : STD_LOGIC;
  signal grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_116_120_fu_121_ap_start_reg : STD_LOGIC;
  signal grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_116_120_fu_121_n_3 : STD_LOGIC;
  signal grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_116_120_fu_121_n_8 : STD_LOGIC;
  signal grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_116_120_fu_121_rout_address0 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_116_121_fu_127_Clefia_enc_address0 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_116_121_fu_127_ap_start_reg : STD_LOGIC;
  signal grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_116_121_fu_127_n_7 : STD_LOGIC;
  signal grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_116_1_fu_80_n_5 : STD_LOGIC;
  signal grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_116_1_fu_80_rin_address0 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_123_118_fu_95_ap_start_reg : STD_LOGIC;
  signal grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_123_118_fu_95_ap_start_reg0 : STD_LOGIC;
  signal grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_123_118_fu_95_n_15 : STD_LOGIC;
  signal grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_123_118_fu_95_n_16 : STD_LOGIC;
  signal grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_123_118_fu_95_n_19 : STD_LOGIC;
  signal grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_123_118_fu_95_rin_address1 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_123_122_fu_134_Clefia_enc_we0 : STD_LOGIC;
  signal grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_123_122_fu_134_ap_start_reg : STD_LOGIC;
  signal grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_123_122_fu_134_n_1 : STD_LOGIC;
  signal grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_123_122_fu_134_n_10 : STD_LOGIC;
  signal grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_123_122_fu_134_n_3 : STD_LOGIC;
  signal grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_123_122_fu_134_n_5 : STD_LOGIC;
  signal grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_123_123_fu_143_ap_start_reg : STD_LOGIC;
  signal grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_123_123_fu_143_n_0 : STD_LOGIC;
  signal grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_123_123_fu_143_n_5 : STD_LOGIC;
  signal grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_123_123_fu_143_n_6 : STD_LOGIC;
  signal grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_123_123_fu_143_n_7 : STD_LOGIC;
  signal grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_123_1_fu_88_ap_start_reg : STD_LOGIC;
  signal grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_123_1_fu_88_n_14 : STD_LOGIC;
  signal grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_123_1_fu_88_rin_address0 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_123_1_fu_88_rin_address1 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_123_1_fu_88_rin_d0 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_123_1_fu_88_rin_we0 : STD_LOGIC;
  signal grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_193_1_fu_108_ap_start_reg : STD_LOGIC;
  signal grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_193_1_fu_108_fin_address1 : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_193_1_fu_108_fout_address1 : STD_LOGIC_VECTOR ( 1 to 1 );
  signal grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_193_1_fu_108_fout_d0 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_193_1_fu_108_fout_d1 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_193_1_fu_108_n_10 : STD_LOGIC;
  signal grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_193_1_fu_108_n_11 : STD_LOGIC;
  signal grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_193_1_fu_108_n_14 : STD_LOGIC;
  signal grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_193_1_fu_108_n_24 : STD_LOGIC;
  signal grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_193_1_fu_108_n_42 : STD_LOGIC;
  signal grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_193_1_fu_108_n_49 : STD_LOGIC;
  signal grp_ClefiaEncrypt_1_fu_190_ap_done : STD_LOGIC;
  signal \^grp_clefiaencrypt_1_fu_190_pt_ce0\ : STD_LOGIC;
  signal \^grp_clefiaencrypt_1_fu_190_rk_ce1\ : STD_LOGIC;
  signal \grp_ClefiaF0Xor_fu_398/grp_fu_299_p2\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal icmp_ln193_fu_152_p2 : STD_LOGIC;
  signal \icmp_ln193_reg_172[0]_i_1_n_0\ : STD_LOGIC;
  signal \icmp_ln193_reg_172_reg_n_0_[0]\ : STD_LOGIC;
  signal p_0_in : STD_LOGIC;
  signal \p_0_in__0\ : STD_LOGIC;
  signal \ram_reg_i_25__9_n_0\ : STD_LOGIC;
  signal ram_reg_i_435_n_0 : STD_LOGIC;
  signal rin_address0 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal rin_address1 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal rin_ce0 : STD_LOGIC;
  signal rin_ce1 : STD_LOGIC;
  signal rin_q0 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal rin_q1 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal rout_address0 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal rout_ce0 : STD_LOGIC;
  signal shl_ln_reg_176 : STD_LOGIC_VECTOR ( 7 downto 5 );
  signal \shl_ln_reg_176[5]_i_1_n_0\ : STD_LOGIC;
  signal \shl_ln_reg_176[6]_i_1_n_0\ : STD_LOGIC;
  signal \shl_ln_reg_176[7]_i_1_n_0\ : STD_LOGIC;
  signal zext_ln121_fu_124_p1 : STD_LOGIC_VECTOR ( 0 to 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \ap_CS_fsm[9]_i_2__0\ : label is "soft_lutpair205";
  attribute FSM_ENCODING : string;
  attribute FSM_ENCODING of \ap_CS_fsm_reg[0]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[10]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[11]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[12]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[13]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[14]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[15]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[16]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[17]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[1]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[2]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[3]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[4]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[5]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[6]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[7]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[8]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[9]\ : label is "none";
  attribute SOFT_HLUTNM of \icmp_ln193_reg_172[0]_i_1\ : label is "soft_lutpair205";
  attribute SOFT_HLUTNM of \shl_ln_reg_176[6]_i_1\ : label is "soft_lutpair206";
  attribute SOFT_HLUTNM of \shl_ln_reg_176[7]_i_1\ : label is "soft_lutpair206";
begin
  DOBDO(7 downto 0) <= \^dobdo\(7 downto 0);
  Q(0) <= \^q\(0);
  grp_ClefiaEncrypt_1_fu_190_pt_ce0 <= \^grp_clefiaencrypt_1_fu_190_pt_ce0\;
  grp_ClefiaEncrypt_1_fu_190_rk_ce1 <= \^grp_clefiaencrypt_1_fu_190_rk_ce1\;
\ap_CS_fsm[9]_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \shl_ln_reg_176_reg[6]_0\,
      I1 => \shl_ln_reg_176_reg[7]_0\,
      I2 => \shl_ln_reg_176_reg[5]_0\,
      O => icmp_ln193_fu_152_p2
    );
\ap_CS_fsm_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => grp_ClefiaEncrypt_1_fu_190_ap_done,
      Q => \ap_CS_fsm_reg_n_0_[0]\,
      S => ap_rst_n_inv
    );
\ap_CS_fsm_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_NS_fsm__0\(10),
      Q => ap_CS_fsm_state11,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_NS_fsm__0\(11),
      Q => ap_CS_fsm_state12,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_NS_fsm__0\(12),
      Q => ap_CS_fsm_state13,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_NS_fsm__0\(13),
      Q => ap_CS_fsm_state14,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_NS_fsm__0\(14),
      Q => ap_CS_fsm_state15,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_NS_fsm__0\(15),
      Q => ap_CS_fsm_state16,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_123_122_fu_134_n_3,
      Q => ap_CS_fsm_state17,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_NS_fsm__0\(17),
      Q => \^q\(0),
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_NS_fsm__0\(1),
      Q => ap_CS_fsm_state2,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(2),
      Q => \ap_CS_fsm_reg_n_0_[2]\,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_NS_fsm__0\(3),
      Q => ap_CS_fsm_state4,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_123_118_fu_95_ap_start_reg0,
      Q => \ap_CS_fsm_reg_n_0_[4]\,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_NS_fsm__0\(5),
      Q => ap_CS_fsm_state6,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_NS_fsm__0\(6),
      Q => ap_CS_fsm_state7,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_NS_fsm__0\(7),
      Q => ap_CS_fsm_state8,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_NS_fsm__0\(8),
      Q => ap_CS_fsm_state9,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_NS_fsm__0\(9),
      Q => ap_CS_fsm_state10,
      R => ap_rst_n_inv
    );
fin_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_ClefiaEncrypt_1_fin_RAM_AUTO_1R1W
     port map (
      ADDRARDADDR(2 downto 0) => grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_193_1_fu_108_fin_address1(3 downto 1),
      ADDRBWRADDR(3 downto 0) => fin_address0(3 downto 0),
      DIBDI(7 downto 0) => fin_d0(7 downto 0),
      DOADO(7 downto 0) => fin_q1(7 downto 0),
      DOBDO(7 downto 0) => \^dobdo\(7 downto 0),
      WEA(0) => fin_we1,
      WEBWE(0) => fin_we0,
      ap_clk => ap_clk,
      fin_ce0 => fin_ce0,
      ram_reg_0(7 downto 0) => \grp_ClefiaF0Xor_fu_398/grp_fu_299_p2\(7 downto 0),
      ram_reg_1 => grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_193_1_fu_108_n_49,
      ram_reg_2(7 downto 0) => fout_q1(7 downto 0),
      reg_315_reg(7 downto 0) => DOADO(7 downto 0)
    );
fout_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_ClefiaEncrypt_1_fin_RAM_AUTO_1R1W_40
     port map (
      ADDRARDADDR(2) => grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_193_1_fu_108_n_10,
      ADDRARDADDR(1) => grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_193_1_fu_108_n_11,
      ADDRARDADDR(0) => grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_193_1_fu_108_fout_address1(1),
      ADDRBWRADDR(3 downto 1) => fout_address0(3 downto 1),
      ADDRBWRADDR(0) => grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_116_120_fu_121_n_3,
      DIADI(7 downto 0) => grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_193_1_fu_108_fout_d1(7 downto 0),
      DIBDI(7 downto 0) => grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_193_1_fu_108_fout_d0(7 downto 0),
      Q(0) => ap_CS_fsm_state10,
      WEA(0) => fout_we1,
      ap_clk => ap_clk,
      fout_ce0 => fout_ce0,
      fout_ce1 => fout_ce1,
      q0(7 downto 0) => rin_q0(7 downto 0),
      ram_reg_0(7 downto 0) => fout_q1(7 downto 0),
      ram_reg_1(7 downto 0) => fin_d0(7 downto 0),
      ram_reg_2 => \icmp_ln193_reg_172_reg_n_0_[0]\,
      rout_d0(7 downto 0) => fout_q0(7 downto 0)
    );
grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_116_119_fu_102: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_116_119
     port map (
      ADDRBWRADDR(0) => fin_address0(0),
      D(2 downto 0) => \ap_NS_fsm__0\(9 downto 7),
      Q(5) => ap_CS_fsm_state10,
      Q(4) => ap_CS_fsm_state9,
      Q(3) => ap_CS_fsm_state8,
      Q(2) => ap_CS_fsm_state7,
      Q(1) => ap_CS_fsm_state6,
      Q(0) => ap_CS_fsm_state4,
      WEA(0) => fin_we1,
      WEBWE(0) => fin_we0,
      \ap_CS_fsm_reg[6]\ => grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_116_119_fu_102_n_13,
      \ap_CS_fsm_reg[9]\ => \icmp_ln193_reg_172_reg_n_0_[0]\,
      \ap_CS_fsm_reg[9]_0\ => grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_193_1_fu_108_n_14,
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      fin_ce0 => fin_ce0,
      grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_116_119_fu_102_ap_start_reg => grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_116_119_fu_102_ap_start_reg,
      grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_116_1_fu_80_rin_address0(1 downto 0) => grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_116_1_fu_80_rin_address0(3 downto 2),
      icmp_ln193_fu_152_p2 => icmp_ln193_fu_152_p2,
      \q1_reg[7]\ => grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_123_118_fu_95_n_16,
      \q1_reg[7]_0\ => grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_123_118_fu_95_n_15,
      ram_reg => grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_193_1_fu_108_n_49,
      rin_address0(3 downto 0) => rin_address0(3 downto 0),
      \zext_ln114_reg_98_reg[3]_0\(2 downto 0) => grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_116_119_fu_102_fin_address0(3 downto 1)
    );
grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_116_119_fu_102_ap_start_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_116_119_fu_102_n_13,
      Q => grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_116_119_fu_102_ap_start_reg,
      R => ap_rst_n_inv
    );
grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_116_120_fu_121: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_116_120
     port map (
      ADDRARDADDR(2) => grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_193_1_fu_108_n_10,
      ADDRARDADDR(1) => grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_193_1_fu_108_n_11,
      ADDRARDADDR(0) => grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_193_1_fu_108_fout_address1(1),
      ADDRBWRADDR(3 downto 1) => fout_address0(3 downto 1),
      ADDRBWRADDR(0) => grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_116_120_fu_121_n_3,
      D(1 downto 0) => \ap_NS_fsm__0\(12 downto 11),
      E(0) => rout_ce0,
      Q(2) => ap_CS_fsm_state14,
      Q(1) => ap_CS_fsm_state12,
      Q(0) => ap_CS_fsm_state11,
      \ap_CS_fsm_reg[10]\ => grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_116_120_fu_121_n_8,
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_116_120_fu_121_ap_start_reg => grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_116_120_fu_121_ap_start_reg,
      grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_116_120_fu_121_rout_address0(3 downto 0) => grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_116_120_fu_121_rout_address0(3 downto 0),
      grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_116_121_fu_127_ap_start_reg => grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_116_121_fu_127_ap_start_reg,
      \p_0_in__0\ => \p_0_in__0\
    );
grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_116_120_fu_121_ap_start_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_116_120_fu_121_n_8,
      Q => grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_116_120_fu_121_ap_start_reg,
      R => ap_rst_n_inv
    );
grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_116_121_fu_127: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_116_121
     port map (
      D(1 downto 0) => \ap_NS_fsm__0\(14 downto 13),
      Q(1) => ap_CS_fsm_state14,
      Q(0) => ap_CS_fsm_state13,
      \ap_CS_fsm_reg[12]\ => grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_116_121_fu_127_n_7,
      ap_clk => ap_clk,
      ap_enable_reg_pp0_iter1 => ap_enable_reg_pp0_iter1,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_116_120_fu_121_rout_address0(3 downto 0) => grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_116_120_fu_121_rout_address0(3 downto 0),
      grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_116_121_fu_127_Clefia_enc_address0(3 downto 0) => grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_116_121_fu_127_Clefia_enc_address0(3 downto 0),
      grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_116_121_fu_127_ap_start_reg => grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_116_121_fu_127_ap_start_reg,
      rout_address0(3 downto 0) => rout_address0(3 downto 0)
    );
grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_116_121_fu_127_ap_start_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_116_121_fu_127_n_7,
      Q => grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_116_121_fu_127_ap_start_reg,
      R => ap_rst_n_inv
    );
grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_116_1_fu_80: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_116_1
     port map (
      D(1) => ap_NS_fsm(2),
      D(0) => \ap_NS_fsm__0\(1),
      Q(1) => ap_CS_fsm_state2,
      Q(0) => \ap_CS_fsm_reg_n_0_[0]\,
      ap_clk => ap_clk,
      ap_enable_reg_pp0_iter1 => ap_enable_reg_pp0_iter1_0,
      ap_enable_reg_pp0_iter1_reg_0 => \^grp_clefiaencrypt_1_fu_190_pt_ce0\,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_116_1_fu_80_rin_address0(3 downto 0) => grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_116_1_fu_80_rin_address0(3 downto 0),
      grp_ClefiaEncrypt_1_fu_190_ap_start_reg => grp_ClefiaEncrypt_1_fu_190_ap_start_reg,
      grp_ClefiaEncrypt_1_fu_190_ap_start_reg_reg => grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_116_1_fu_80_n_5,
      \int_pt_shift0_reg[0]\ => \int_pt_shift0_reg[0]\,
      \int_pt_shift0_reg[1]\ => \int_pt_shift0_reg[1]\,
      \src_assign_fu_44_reg[0]_0\ => \src_assign_fu_44_reg[0]\,
      \src_assign_fu_44_reg[1]_0\ => \src_assign_fu_44_reg[1]\,
      \src_assign_fu_44_reg[3]_0\(1 downto 0) => \src_assign_fu_44_reg[3]\(1 downto 0)
    );
grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_116_1_fu_80_ap_start_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_116_1_fu_80_n_5,
      Q => \^grp_clefiaencrypt_1_fu_190_pt_ce0\,
      R => ap_rst_n_inv
    );
grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_123_118_fu_95: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_123_118
     port map (
      D(1 downto 0) => \ap_NS_fsm__0\(6 downto 5),
      E(0) => rin_ce1,
      Q(6) => \^q\(0),
      Q(5) => ap_CS_fsm_state16,
      Q(4) => ap_CS_fsm_state8,
      Q(3) => ap_CS_fsm_state6,
      Q(2) => \ap_CS_fsm_reg_n_0_[4]\,
      Q(1) => ap_CS_fsm_state4,
      Q(0) => ap_CS_fsm_state2,
      \ap_CS_fsm_reg[10]\ => \ap_CS_fsm_reg[10]_1\,
      ap_clk => ap_clk,
      ap_enable_reg_pp0_iter1 => ap_enable_reg_pp0_iter1_1,
      ap_enable_reg_pp0_iter1_0 => ap_enable_reg_pp0_iter1_0,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      d0(7 downto 0) => d0(7 downto 0),
      grp_ClefiaDecrypt_1_fu_212_rk_ce0 => grp_ClefiaDecrypt_1_fu_212_rk_ce0,
      grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_116_119_fu_102_ap_start_reg => grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_116_119_fu_102_ap_start_reg,
      grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_116_119_fu_102_ap_start_reg_reg(0) => rin_ce0,
      grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_116_1_fu_80_rin_address0(1 downto 0) => grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_116_1_fu_80_rin_address0(1 downto 0),
      grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_123_118_fu_95_ap_start_reg => grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_123_118_fu_95_ap_start_reg,
      grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_123_118_fu_95_ap_start_reg_reg(0) => grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_123_118_fu_95_ap_start_reg0,
      grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_123_118_fu_95_rin_address1(1 downto 0) => grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_123_118_fu_95_rin_address1(1 downto 0),
      grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_123_1_fu_88_rin_address0(1 downto 0) => grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_123_1_fu_88_rin_address0(1 downto 0),
      grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_123_1_fu_88_rin_address1(1 downto 0) => grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_123_1_fu_88_rin_address1(1 downto 0),
      grp_ClefiaEncrypt_1_fu_190_rk_ce1 => \^grp_clefiaencrypt_1_fu_190_rk_ce1\,
      \idx101_fu_46_reg[1]_0\ => grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_123_118_fu_95_n_19,
      p_0_in => p_0_in,
      pt_q0(7 downto 0) => pt_q0(7 downto 0),
      \q0_reg[7]\(0) => grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_123_1_fu_88_rin_we0,
      q1(7 downto 0) => rin_q1(7 downto 0),
      \q1_reg[7]\(7 downto 0) => grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_123_1_fu_88_rin_d0(7 downto 0),
      ram_reg(0) => ram_reg_0(3),
      \ram_reg_i_40__9_0\ => \ram_reg_i_25__9_n_0\,
      \ram_reg_i_40__9_1\ => grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_123_123_fu_143_n_0,
      \reuse_reg_fu_42_reg[7]_0\(7 downto 0) => mem_reg(7 downto 0),
      \rin_addr_reg_199_reg[0]_0\ => grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_123_118_fu_95_n_16,
      \rin_addr_reg_199_reg[1]_0\ => grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_123_118_fu_95_n_15,
      rin_address1(1 downto 0) => rin_address1(1 downto 0)
    );
grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_123_118_fu_95_ap_start_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_123_118_fu_95_n_19,
      Q => grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_123_118_fu_95_ap_start_reg,
      R => ap_rst_n_inv
    );
grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_123_122_fu_134: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_123_122
     port map (
      Clefia_enc_addr_reg_173_reg0 => Clefia_enc_addr_reg_173_reg0,
      \Clefia_enc_addr_reg_173_reg[2]_0\ => grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_123_122_fu_134_n_5,
      D(1) => grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_123_122_fu_134_n_3,
      D(0) => \ap_NS_fsm__0\(15),
      Q(1) => grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_123_122_fu_134_Clefia_enc_we0,
      Q(0) => grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_123_122_fu_134_n_1,
      \ap_CS_fsm_reg[14]\ => grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_123_122_fu_134_n_10,
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_116_121_fu_127_Clefia_enc_address0(2 downto 0) => grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_116_121_fu_127_Clefia_enc_address0(2 downto 0),
      grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_123_122_fu_134_ap_start_reg => grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_123_122_fu_134_ap_start_reg,
      grp_ClefiaEncrypt_1_fu_190_Clefia_enc_address0(1 downto 0) => grp_ClefiaEncrypt_1_fu_190_Clefia_enc_address0(1 downto 0),
      \indvars_iv2_fu_52_reg[1]_0\(1 downto 0) => ap_sig_allocacmp_indvars_iv2_load(1 downto 0),
      mem_reg_i_37(2) => \^q\(0),
      mem_reg_i_37(1) => ap_CS_fsm_state16,
      mem_reg_i_37(0) => ap_CS_fsm_state15,
      mem_reg_i_37_0 => grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_123_123_fu_143_n_6,
      mem_reg_i_39 => grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_123_123_fu_143_n_5
    );
grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_123_122_fu_134_ap_start_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_123_122_fu_134_n_10,
      Q => grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_123_122_fu_134_ap_start_reg,
      R => ap_rst_n_inv
    );
grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_123_123_fu_143: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_123_123
     port map (
      Clefia_enc_addr_reg_173_reg0 => Clefia_enc_addr_reg_173_reg0,
      \Clefia_enc_addr_reg_181_reg[0]_0\ => grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_123_123_fu_143_n_6,
      \Clefia_enc_addr_reg_181_reg[1]_0\ => grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_123_123_fu_143_n_5,
      Clefia_enc_address0(1 downto 0) => Clefia_enc_address0(1 downto 0),
      Clefia_enc_ce0 => Clefia_enc_ce0,
      D(0) => zext_ln121_fu_124_p1(0),
      Q(4) => \^q\(0),
      Q(3) => ap_CS_fsm_state17,
      Q(2) => ap_CS_fsm_state16,
      Q(1) => ap_CS_fsm_state14,
      Q(0) => \ap_CS_fsm_reg_n_0_[0]\,
      \ap_CS_fsm_reg[16]\(1) => \ap_NS_fsm__0\(17),
      \ap_CS_fsm_reg[16]\(0) => grp_ClefiaEncrypt_1_fu_190_ap_done,
      \ap_CS_fsm_reg[16]_0\ => grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_123_123_fu_143_n_7,
      \ap_CS_fsm_reg[3]\ => \ap_CS_fsm_reg[3]_0\,
      \ap_CS_fsm_reg[3]_0\(1 downto 0) => D(1 downto 0),
      \ap_CS_fsm_reg[5]\(1 downto 0) => \ap_CS_fsm_reg[5]_1\(1 downto 0),
      ap_clk => ap_clk,
      ap_enable_reg_pp0_iter1 => ap_enable_reg_pp0_iter1,
      ap_loop_init => ap_loop_init,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_116_121_fu_127_Clefia_enc_address0(0) => grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_116_121_fu_127_Clefia_enc_address0(3),
      grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_123_122_fu_134_ap_start_reg => grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_123_122_fu_134_ap_start_reg,
      grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_123_123_fu_143_ap_start_reg => grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_123_123_fu_143_ap_start_reg,
      grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_123_123_fu_143_ap_start_reg_reg => grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_123_123_fu_143_n_0,
      grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_123_123_fu_143_ap_start_reg_reg_0 => grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_123_123_fu_143_ap_start_reg_reg_0,
      grp_ClefiaEncrypt_1_fu_190_Clefia_enc_we0 => grp_ClefiaEncrypt_1_fu_190_Clefia_enc_we0,
      grp_ClefiaEncrypt_1_fu_190_ap_start_reg => grp_ClefiaEncrypt_1_fu_190_ap_start_reg,
      grp_clefia_Pipeline_VITIS_LOOP_116_1_fu_205_Clefia_enc_address0(0) => grp_clefia_Pipeline_VITIS_LOOP_116_1_fu_205_Clefia_enc_address0(0),
      grp_clefia_Pipeline_VITIS_LOOP_116_1_fu_205_ap_start_reg => grp_clefia_Pipeline_VITIS_LOOP_116_1_fu_205_ap_start_reg,
      grp_clefia_Pipeline_VITIS_LOOP_116_1_fu_205_ap_start_reg_reg => grp_clefia_Pipeline_VITIS_LOOP_116_1_fu_205_ap_start_reg_reg,
      grp_clefia_Pipeline_VITIS_LOOP_116_1_fu_205_ap_start_reg_reg_0 => grp_clefia_Pipeline_VITIS_LOOP_116_1_fu_205_ap_start_reg_reg_0,
      \int_Clefia_enc_shift0_reg[0]\ => \int_Clefia_enc_shift0_reg[0]\,
      \int_Clefia_enc_shift0_reg[1]\ => \int_Clefia_enc_shift0_reg[1]\,
      mem_reg(1) => grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_123_122_fu_134_Clefia_enc_we0,
      mem_reg(0) => grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_123_122_fu_134_n_1,
      mem_reg_0 => mem_reg_0,
      mem_reg_1 => grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_123_122_fu_134_n_5,
      ram_reg(3 downto 0) => ram_reg_0(3 downto 0),
      ram_reg_0 => grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_193_1_fu_108_n_24,
      ram_reg_1 => ram_reg_7,
      ram_reg_2 => ram_reg_8,
      \ram_reg_i_93__5\(0) => ap_sig_allocacmp_indvars_iv2_load(1)
    );
grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_123_123_fu_143_ap_start_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_123_123_fu_143_n_7,
      Q => grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_123_123_fu_143_ap_start_reg,
      R => ap_rst_n_inv
    );
grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_123_1_fu_88: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_123_1
     port map (
      D(1) => grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_123_118_fu_95_ap_start_reg0,
      D(0) => \ap_NS_fsm__0\(3),
      E(0) => grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_123_1_fu_88_rin_we0,
      Q(1) => ap_CS_fsm_state4,
      Q(0) => \ap_CS_fsm_reg_n_0_[2]\,
      ap_clk => ap_clk,
      ap_enable_reg_pp0_iter1 => ap_enable_reg_pp0_iter1_1,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_123_1_fu_88_ap_start_reg => grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_123_1_fu_88_ap_start_reg,
      grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_123_1_fu_88_ap_start_reg_reg(0) => ap_NS_fsm(2),
      grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_123_1_fu_88_rin_address0(1 downto 0) => grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_123_1_fu_88_rin_address0(1 downto 0),
      grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_123_1_fu_88_rin_address1(1 downto 0) => grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_123_1_fu_88_rin_address1(1 downto 0),
      \idx97_fu_46_reg[1]_0\ => grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_123_1_fu_88_n_14,
      q1(7 downto 0) => rin_q1(7 downto 0),
      ram_reg(7 downto 0) => grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_123_1_fu_88_rin_d0(7 downto 0),
      \reuse_reg_fu_42_reg[7]_0\(7 downto 0) => mem_reg(7 downto 0)
    );
grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_123_1_fu_88_ap_start_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_123_1_fu_88_n_14,
      Q => grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_123_1_fu_88_ap_start_reg,
      R => ap_rst_n_inv
    );
grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_193_1_fu_108: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_193_1
     port map (
      ADDRARDADDR(2 downto 0) => grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_193_1_fu_108_fin_address1(3 downto 1),
      ADDRBWRADDR(7 downto 0) => ADDRBWRADDR(7 downto 0),
      D(0) => \ap_NS_fsm__0\(10),
      DIADI(7 downto 0) => grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_193_1_fu_108_fout_d1(7 downto 0),
      DIBDI(7 downto 0) => grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_193_1_fu_108_fout_d0(7 downto 0),
      DOADO(7 downto 0) => fin_q1(7 downto 0),
      DOBDO(7 downto 0) => \^dobdo\(7 downto 0),
      Q(5) => \^q\(0),
      Q(4) => ap_CS_fsm_state16,
      Q(3) => ap_CS_fsm_state12,
      Q(2) => ap_CS_fsm_state10,
      Q(1) => ap_CS_fsm_state9,
      Q(0) => ap_CS_fsm_state6,
      WEA(0) => fout_we1,
      \ap_CS_fsm_reg[0]_0\(0) => fin_we1,
      \ap_CS_fsm_reg[10]_0\(1 downto 0) => \ap_CS_fsm_reg[10]_0\(1 downto 0),
      \ap_CS_fsm_reg[10]_1\(1 downto 0) => ADDRARDADDR(1 downto 0),
      \ap_CS_fsm_reg[10]_2\ => \ap_CS_fsm_reg[10]_2\,
      \ap_CS_fsm_reg[10]_3\ => \ap_CS_fsm_reg[10]_3\,
      \ap_CS_fsm_reg[19]_0\(2) => grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_193_1_fu_108_n_10,
      \ap_CS_fsm_reg[19]_0\(1) => grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_193_1_fu_108_n_11,
      \ap_CS_fsm_reg[19]_0\(0) => grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_193_1_fu_108_fout_address1(1),
      \ap_CS_fsm_reg[2]_0\ => grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_193_1_fu_108_n_49,
      \ap_CS_fsm_reg[5]_0\ => \ap_CS_fsm_reg[5]_0\,
      \ap_CS_fsm_reg[8]_0\ => grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_193_1_fu_108_n_42,
      \ap_CS_fsm_reg[9]_0\(2 downto 0) => fin_address0(3 downto 1),
      ap_clk => ap_clk,
      ap_loop_exit_ready_pp0_iter1_reg_reg_0 => grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_193_1_fu_108_n_14,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      \dec12_i_in_fu_80_reg[3]_0\ => \shl_ln_reg_176_reg[7]_0\,
      \dec12_i_in_fu_80_reg[3]_1\ => \shl_ln_reg_176_reg[5]_0\,
      \dec12_i_in_fu_80_reg[3]_2\ => \shl_ln_reg_176_reg[6]_0\,
      fout_ce0 => fout_ce0,
      fout_ce1 => fout_ce1,
      grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_116_120_fu_121_ap_start_reg => grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_116_120_fu_121_ap_start_reg,
      grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_123_118_fu_95_rin_address1(1 downto 0) => grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_123_118_fu_95_rin_address1(1 downto 0),
      grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_123_1_fu_88_rin_address1(1 downto 0) => grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_123_1_fu_88_rin_address1(1 downto 0),
      grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_193_1_fu_108_ap_start_reg => grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_193_1_fu_108_ap_start_reg,
      grp_ClefiaEncrypt_1_fu_190_rk_ce1 => \^grp_clefiaencrypt_1_fu_190_rk_ce1\,
      grp_ClefiaKeySet128_fu_176_rk_address0(1 downto 0) => grp_ClefiaKeySet128_fu_176_rk_address0(1 downto 0),
      grp_ClefiaKeySet128_fu_176_rk_address1(1 downto 0) => grp_ClefiaKeySet128_fu_176_rk_address1(1 downto 0),
      \icmp_ln193_reg_172_reg[0]\(3 downto 0) => \icmp_ln193_reg_172_reg[0]_0\(3 downto 0),
      \idx97_fu_46_reg[1]\ => grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_193_1_fu_108_n_24,
      ram_reg => \ram_reg_i_25__9_n_0\,
      ram_reg_0 => \icmp_ln193_reg_172_reg_n_0_[0]\,
      ram_reg_1(2 downto 0) => grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_116_119_fu_102_fin_address0(3 downto 1),
      ram_reg_2 => ram_reg,
      ram_reg_3(1) => ram_reg_0(3),
      ram_reg_3(0) => ram_reg_0(1),
      ram_reg_4 => ram_reg_1,
      ram_reg_5 => ram_reg_2,
      ram_reg_6 => ram_reg_3,
      ram_reg_7 => ram_reg_4,
      ram_reg_8(3 downto 0) => ram_reg_5(3 downto 0),
      ram_reg_9(1 downto 0) => ram_reg_6(1 downto 0),
      \ram_reg_i_93__5\ => ram_reg_i_435_n_0,
      \ram_reg_i_97__5\(0) => ap_sig_allocacmp_indvars_iv2_load(0),
      \ram_reg_i_97__5_0\(0) => zext_ln121_fu_124_p1(0),
      reg_315_reg(7 downto 0) => \grp_ClefiaF0Xor_fu_398/grp_fu_299_p2\(7 downto 0),
      \rk_offset_read_reg_977_reg[6]\(3 downto 0) => \rk_offset_read_reg_977_reg[6]\(3 downto 0),
      shl_ln_reg_176(2 downto 0) => shl_ln_reg_176(7 downto 5)
    );
grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_193_1_fu_108_ap_start_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_193_1_fu_108_n_42,
      Q => grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_193_1_fu_108_ap_start_reg,
      R => ap_rst_n_inv
    );
\icmp_ln193_reg_172[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"01FF0100"
    )
        port map (
      I0 => \shl_ln_reg_176_reg[6]_0\,
      I1 => \shl_ln_reg_176_reg[7]_0\,
      I2 => \shl_ln_reg_176_reg[5]_0\,
      I3 => ap_CS_fsm_state8,
      I4 => \icmp_ln193_reg_172_reg_n_0_[0]\,
      O => \icmp_ln193_reg_172[0]_i_1_n_0\
    );
\icmp_ln193_reg_172_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \icmp_ln193_reg_172[0]_i_1_n_0\,
      Q => \icmp_ln193_reg_172_reg_n_0_[0]\,
      R => '0'
    );
\ram_reg_i_25__9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => ap_CS_fsm_state10,
      I1 => \icmp_ln193_reg_172_reg_n_0_[0]\,
      O => \ram_reg_i_25__9_n_0\
    );
ram_reg_i_435: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => ap_CS_fsm_state16,
      I1 => \^q\(0),
      O => ram_reg_i_435_n_0
    );
rin_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_ClefiaEncrypt_1_rin_RAM_AUTO_1R1W
     port map (
      E(0) => rin_ce1,
      Q(7 downto 0) => rin_q1(7 downto 0),
      ap_clk => ap_clk,
      d0(7 downto 0) => d0(7 downto 0),
      p_0_in => p_0_in,
      \q0_reg[7]_0\(7 downto 0) => rin_q0(7 downto 0),
      \q0_reg[7]_1\(0) => rin_ce0,
      \q1_reg[7]_0\(0) => ap_CS_fsm_state6,
      rin_address0(3 downto 0) => rin_address0(3 downto 0),
      rin_address1(1 downto 0) => rin_address1(1 downto 0)
    );
rout_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_ClefiaEncrypt_1_rout_RAM_AUTO_1R1W
     port map (
      DIBDI(7 downto 0) => DIBDI(7 downto 0),
      E(0) => rout_ce0,
      Q(1) => \^q\(0),
      Q(0) => ap_CS_fsm_state16,
      ap_clk => ap_clk,
      ct_d0(7 downto 0) => ct_d0(7 downto 0),
      mem_reg(7 downto 0) => mem_reg(7 downto 0),
      \p_0_in__0\ => \p_0_in__0\,
      rout_address0(3 downto 0) => rout_address0(3 downto 0),
      rout_d0(7 downto 0) => fout_q0(7 downto 0)
    );
\shl_ln_reg_176[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \shl_ln_reg_176_reg[5]_0\,
      I1 => ap_CS_fsm_state15,
      I2 => shl_ln_reg_176(5),
      O => \shl_ln_reg_176[5]_i_1_n_0\
    );
\shl_ln_reg_176[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \shl_ln_reg_176_reg[6]_0\,
      I1 => ap_CS_fsm_state15,
      I2 => shl_ln_reg_176(6),
      O => \shl_ln_reg_176[6]_i_1_n_0\
    );
\shl_ln_reg_176[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \shl_ln_reg_176_reg[7]_0\,
      I1 => ap_CS_fsm_state15,
      I2 => shl_ln_reg_176(7),
      O => \shl_ln_reg_176[7]_i_1_n_0\
    );
\shl_ln_reg_176_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \shl_ln_reg_176[5]_i_1_n_0\,
      Q => shl_ln_reg_176(5),
      R => '0'
    );
\shl_ln_reg_176_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \shl_ln_reg_176[6]_i_1_n_0\,
      Q => shl_ln_reg_176(6),
      R => '0'
    );
\shl_ln_reg_176_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \shl_ln_reg_176[7]_i_1_n_0\,
      Q => shl_ln_reg_176(7),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_ClefiaKeySet128_Pipeline_VITIS_LOOP_193_1 is
  port (
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    \ap_CS_fsm_reg[2]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    con128_ce0 : out STD_LOGIC;
    \con128_address01__4\ : out STD_LOGIC;
    ADDRARDADDR : out STD_LOGIC_VECTOR ( 5 downto 0 );
    WEA : out STD_LOGIC_VECTOR ( 0 to 0 );
    fout_ce1 : out STD_LOGIC;
    fout_ce0 : out STD_LOGIC;
    ADDRBWRADDR : out STD_LOGIC_VECTOR ( 0 to 0 );
    grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_193_1_fu_44_ap_start_reg_reg : out STD_LOGIC_VECTOR ( 2 downto 0 );
    ap_ready_int : out STD_LOGIC;
    \ap_CS_fsm_reg[3]_0\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \ap_CS_fsm_reg[0]_0\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    fin_ce1 : out STD_LOGIC;
    fin_ce0 : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \ap_CS_fsm_reg[21]_0\ : out STD_LOGIC;
    \ap_CS_fsm_reg[3]_1\ : out STD_LOGIC;
    \ap_CS_fsm_reg[3]_2\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    WEBWE : out STD_LOGIC_VECTOR ( 0 to 0 );
    DIADI : out STD_LOGIC_VECTOR ( 7 downto 0 );
    DIBDI : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \ap_CS_fsm_reg[2]_1\ : out STD_LOGIC;
    \src_load_38_reg_861_reg[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \src_load_24_reg_1030_reg[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_309_1_fu_70_con128_ce0 : in STD_LOGIC;
    q0_reg : in STD_LOGIC_VECTOR ( 4 downto 0 );
    grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_309_1_fu_70_con128_address0 : in STD_LOGIC_VECTOR ( 4 downto 0 );
    q0_reg_0 : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_193_1_fu_44_ap_start_reg : in STD_LOGIC;
    grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_116_115_fu_64_ap_start_reg : in STD_LOGIC;
    ram_reg : in STD_LOGIC_VECTOR ( 0 to 0 );
    ram_reg_0 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    ap_enable_reg_pp0_iter1 : in STD_LOGIC;
    grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_116_116_fu_56_ap_start_reg : in STD_LOGIC;
    grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_116_116_fu_56_ap_ready : in STD_LOGIC;
    ap_done_cache : in STD_LOGIC;
    ram_reg_1 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    DOBDO : in STD_LOGIC_VECTOR ( 7 downto 0 );
    DOADO : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \xor_ln124_reg_1005_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \xor_ln124_34_reg_902_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \reg_295_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \xor_ln124_3_reg_1070_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \reg_297_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_ClefiaKeySet128_Pipeline_VITIS_LOOP_193_1;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_ClefiaKeySet128_Pipeline_VITIS_LOOP_193_1 is
  signal add_ln193_fu_439_p2 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal add_ln196_fu_454_p2 : STD_LOGIC_VECTOR ( 6 downto 3 );
  signal \ap_CS_fsm[1]_i_2__6_n_0\ : STD_LOGIC;
  signal \ap_CS_fsm[1]_i_3__1_n_0\ : STD_LOGIC;
  signal \ap_CS_fsm[1]_i_4__1_n_0\ : STD_LOGIC;
  signal \ap_CS_fsm[1]_i_5__1_n_0\ : STD_LOGIC;
  signal \ap_CS_fsm[1]_i_6__1_n_0\ : STD_LOGIC;
  signal \ap_CS_fsm[1]_i_7__1_n_0\ : STD_LOGIC;
  signal \ap_CS_fsm[1]_i_8__1_n_0\ : STD_LOGIC;
  signal ap_CS_fsm_pp0_stage1 : STD_LOGIC;
  signal ap_CS_fsm_pp0_stage10 : STD_LOGIC;
  signal ap_CS_fsm_pp0_stage11 : STD_LOGIC;
  signal ap_CS_fsm_pp0_stage12 : STD_LOGIC;
  signal ap_CS_fsm_pp0_stage13 : STD_LOGIC;
  signal ap_CS_fsm_pp0_stage16 : STD_LOGIC;
  signal ap_CS_fsm_pp0_stage17 : STD_LOGIC;
  signal ap_CS_fsm_pp0_stage19 : STD_LOGIC;
  signal ap_CS_fsm_pp0_stage1_0 : STD_LOGIC;
  signal ap_CS_fsm_pp0_stage2 : STD_LOGIC;
  signal ap_CS_fsm_pp0_stage20 : STD_LOGIC;
  signal ap_CS_fsm_pp0_stage21 : STD_LOGIC;
  signal ap_CS_fsm_pp0_stage22 : STD_LOGIC;
  signal ap_CS_fsm_pp0_stage23 : STD_LOGIC;
  signal ap_CS_fsm_pp0_stage24 : STD_LOGIC;
  signal ap_CS_fsm_pp0_stage25 : STD_LOGIC;
  signal ap_CS_fsm_pp0_stage26 : STD_LOGIC;
  signal ap_CS_fsm_pp0_stage3 : STD_LOGIC;
  signal ap_CS_fsm_pp0_stage3_1 : STD_LOGIC;
  signal ap_CS_fsm_pp0_stage5 : STD_LOGIC;
  signal ap_CS_fsm_pp0_stage7 : STD_LOGIC;
  signal ap_CS_fsm_pp0_stage8 : STD_LOGIC;
  signal ap_CS_fsm_pp0_stage9 : STD_LOGIC;
  signal \^ap_cs_fsm_reg[0]_0\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \^ap_cs_fsm_reg[21]_0\ : STD_LOGIC;
  signal \^ap_cs_fsm_reg[2]_0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \ap_CS_fsm_reg_n_0_[0]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_0_[14]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_0_[15]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_0_[18]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_0_[4]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_0_[6]\ : STD_LOGIC;
  signal ap_NS_fsm : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal ap_done_reg1 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter0 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter0_reg : STD_LOGIC;
  signal ap_enable_reg_pp0_iter1_0 : STD_LOGIC;
  signal \ap_enable_reg_pp0_iter1_i_1__6_n_0\ : STD_LOGIC;
  signal ap_loop_exit_ready_pp0_iter1_reg : STD_LOGIC;
  signal \ap_loop_exit_ready_pp0_iter1_reg_i_1__14_n_0\ : STD_LOGIC;
  signal \^ap_ready_int\ : STD_LOGIC;
  signal \clefia_s0_U/q0_reg\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal clefia_s0_ce0 : STD_LOGIC;
  signal \clefia_s1_U/q0_reg\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal clefia_s1_ce0 : STD_LOGIC;
  signal \^con128_address01__4\ : STD_LOGIC;
  signal con128_ce01 : STD_LOGIC;
  signal \dst_address01__0\ : STD_LOGIC;
  signal \dst_address01__0_2\ : STD_LOGIC;
  signal \fin_address0117_out__0\ : STD_LOGIC;
  signal \fin_address0118_out__0\ : STD_LOGIC;
  signal \fin_address016_out__2\ : STD_LOGIC;
  signal \fin_address01__0\ : STD_LOGIC;
  signal \fin_ce01__2\ : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_10 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_9 : STD_LOGIC;
  signal \fout_address012_out__3\ : STD_LOGIC;
  signal \fout_address01__0\ : STD_LOGIC;
  signal \fout_ce01__2\ : STD_LOGIC;
  signal grp_ClefiaF0Xor_125_fu_390_ap_start_reg : STD_LOGIC;
  signal grp_ClefiaF0Xor_125_fu_390_n_20 : STD_LOGIC;
  signal grp_ClefiaF0Xor_125_fu_390_n_21 : STD_LOGIC;
  signal grp_ClefiaF0Xor_125_fu_390_n_23 : STD_LOGIC;
  signal grp_ClefiaF0Xor_125_fu_390_n_30 : STD_LOGIC;
  signal grp_ClefiaF0Xor_125_fu_390_n_31 : STD_LOGIC;
  signal grp_ClefiaF0Xor_125_fu_390_n_32 : STD_LOGIC;
  signal grp_ClefiaF0Xor_125_fu_390_n_33 : STD_LOGIC;
  signal grp_ClefiaF0Xor_125_fu_390_n_53 : STD_LOGIC;
  signal grp_ClefiaF0Xor_125_fu_390_n_55 : STD_LOGIC;
  signal grp_ClefiaF0Xor_125_fu_390_n_56 : STD_LOGIC;
  signal grp_ClefiaF0Xor_125_fu_390_n_57 : STD_LOGIC;
  signal grp_ClefiaF0Xor_125_fu_390_n_58 : STD_LOGIC;
  signal grp_ClefiaF0Xor_125_fu_390_n_59 : STD_LOGIC;
  signal grp_ClefiaF0Xor_125_fu_390_n_60 : STD_LOGIC;
  signal grp_ClefiaF1Xor_fu_405_ap_start_reg : STD_LOGIC;
  signal grp_ClefiaF1Xor_fu_405_dst_d0 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal grp_ClefiaF1Xor_fu_405_dst_d1 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal grp_ClefiaF1Xor_fu_405_n_18 : STD_LOGIC;
  signal grp_ClefiaF1Xor_fu_405_n_21 : STD_LOGIC;
  signal grp_ClefiaF1Xor_fu_405_n_22 : STD_LOGIC;
  signal grp_ClefiaF1Xor_fu_405_n_23 : STD_LOGIC;
  signal grp_ClefiaF1Xor_fu_405_n_24 : STD_LOGIC;
  signal grp_ClefiaF1Xor_fu_405_n_25 : STD_LOGIC;
  signal grp_ClefiaF1Xor_fu_405_n_26 : STD_LOGIC;
  signal grp_ClefiaF1Xor_fu_405_n_27 : STD_LOGIC;
  signal grp_ClefiaF1Xor_fu_405_n_28 : STD_LOGIC;
  signal grp_ClefiaF1Xor_fu_405_n_29 : STD_LOGIC;
  signal grp_ClefiaF1Xor_fu_405_n_30 : STD_LOGIC;
  signal grp_ClefiaF1Xor_fu_405_n_31 : STD_LOGIC;
  signal grp_ClefiaF1Xor_fu_405_n_32 : STD_LOGIC;
  signal grp_ClefiaF1Xor_fu_405_n_33 : STD_LOGIC;
  signal grp_ClefiaF1Xor_fu_405_n_34 : STD_LOGIC;
  signal grp_ClefiaF1Xor_fu_405_n_35 : STD_LOGIC;
  signal grp_ClefiaF1Xor_fu_405_n_36 : STD_LOGIC;
  signal grp_ClefiaF1Xor_fu_405_n_56 : STD_LOGIC;
  signal grp_ClefiaF1Xor_fu_405_rk_ce0 : STD_LOGIC;
  signal grp_ClefiaF1Xor_fu_405_src_ce1 : STD_LOGIC;
  signal grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_193_1_fu_44_fin_we1 : STD_LOGIC;
  signal icmp_ln197_reg_485 : STD_LOGIC;
  signal idx56_fu_740 : STD_LOGIC;
  signal idx56_fu_7401_out : STD_LOGIC;
  signal idx56_fu_74_reg : STD_LOGIC_VECTOR ( 6 downto 3 );
  signal or_ln134_7_fu_869_p3 : STD_LOGIC_VECTOR ( 6 to 6 );
  signal p_4_in : STD_LOGIC;
  signal r_assign_fu_78 : STD_LOGIC;
  signal r_assign_fu_78_reg : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \ram_reg_i_21__8_n_0\ : STD_LOGIC;
  signal \ram_reg_i_22__7_n_0\ : STD_LOGIC;
  signal \ram_reg_i_25__6_n_0\ : STD_LOGIC;
  signal \ram_reg_i_26__7_n_0\ : STD_LOGIC;
  signal \ram_reg_i_30__5_n_0\ : STD_LOGIC;
  signal \ram_reg_i_31__6_n_0\ : STD_LOGIC;
  signal \ram_reg_i_32__7_n_0\ : STD_LOGIC;
  signal \ram_reg_i_33__6_n_0\ : STD_LOGIC;
  signal \ram_reg_i_33__7_n_0\ : STD_LOGIC;
  signal \ram_reg_i_34__7_n_0\ : STD_LOGIC;
  signal \ram_reg_i_35__6_n_0\ : STD_LOGIC;
  signal \ram_reg_i_36__6_n_0\ : STD_LOGIC;
  signal \ram_reg_i_37__6_n_0\ : STD_LOGIC;
  signal \ram_reg_i_44__5_n_0\ : STD_LOGIC;
  signal \ram_reg_i_74__2_n_0\ : STD_LOGIC;
  signal \ram_reg_i_75__2_n_0\ : STD_LOGIC;
  signal \ram_reg_i_76__2_n_0\ : STD_LOGIC;
  signal \ram_reg_i_77__2_n_0\ : STD_LOGIC;
  signal rk_offset : STD_LOGIC_VECTOR ( 6 downto 3 );
  signal x_assign_16_fu_815_p3 : STD_LOGIC_VECTOR ( 4 to 4 );
  signal x_assign_17_reg_1055 : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal xor_ln180_fu_612_p2 : STD_LOGIC_VECTOR ( 4 downto 2 );
  signal z_12_reg_11270 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \ap_CS_fsm[0]_i_1__11\ : label is "soft_lutpair307";
  attribute SOFT_HLUTNM of \ap_CS_fsm[1]_i_3__1\ : label is "soft_lutpair307";
  attribute SOFT_HLUTNM of \ap_CS_fsm[4]_i_3\ : label is "soft_lutpair306";
  attribute FSM_ENCODING : string;
  attribute FSM_ENCODING of \ap_CS_fsm_reg[0]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[10]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[11]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[12]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[13]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[14]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[15]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[16]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[17]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[18]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[19]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[1]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[20]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[21]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[22]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[23]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[24]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[25]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[26]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[2]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[3]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[4]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[5]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[6]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[7]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[8]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[9]\ : label is "none";
  attribute SOFT_HLUTNM of \ap_loop_exit_ready_pp0_iter1_reg_i_1__14\ : label is "soft_lutpair306";
  attribute SOFT_HLUTNM of \idx56_fu_74[3]_i_1\ : label is "soft_lutpair310";
  attribute SOFT_HLUTNM of \idx56_fu_74[4]_i_1\ : label is "soft_lutpair310";
  attribute SOFT_HLUTNM of \idx56_fu_74[5]_i_1\ : label is "soft_lutpair309";
  attribute SOFT_HLUTNM of \idx56_fu_74[6]_i_3\ : label is "soft_lutpair309";
  attribute SOFT_HLUTNM of \ram_reg_i_21__8\ : label is "soft_lutpair301";
  attribute SOFT_HLUTNM of \ram_reg_i_24__7\ : label is "soft_lutpair308";
  attribute SOFT_HLUTNM of \ram_reg_i_26__7\ : label is "soft_lutpair305";
  attribute SOFT_HLUTNM of \ram_reg_i_27__6\ : label is "soft_lutpair308";
  attribute SOFT_HLUTNM of \ram_reg_i_29__6\ : label is "soft_lutpair305";
  attribute SOFT_HLUTNM of \ram_reg_i_30__5\ : label is "soft_lutpair304";
  attribute SOFT_HLUTNM of \ram_reg_i_31__6\ : label is "soft_lutpair301";
  attribute SOFT_HLUTNM of \ram_reg_i_33__7\ : label is "soft_lutpair303";
  attribute SOFT_HLUTNM of \ram_reg_i_43__5\ : label is "soft_lutpair304";
  attribute SOFT_HLUTNM of \ram_reg_i_74__2\ : label is "soft_lutpair303";
  attribute SOFT_HLUTNM of \ram_reg_i_75__2\ : label is "soft_lutpair302";
  attribute SOFT_HLUTNM of \ram_reg_i_76__2\ : label is "soft_lutpair302";
begin
  \ap_CS_fsm_reg[0]_0\(2 downto 0) <= \^ap_cs_fsm_reg[0]_0\(2 downto 0);
  \ap_CS_fsm_reg[21]_0\ <= \^ap_cs_fsm_reg[21]_0\;
  \ap_CS_fsm_reg[2]_0\(0) <= \^ap_cs_fsm_reg[2]_0\(0);
  ap_ready_int <= \^ap_ready_int\;
  \con128_address01__4\ <= \^con128_address01__4\;
\ap_CS_fsm[0]_i_1__11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF4404"
    )
        port map (
      I0 => grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_193_1_fu_44_ap_start_reg,
      I1 => \ap_CS_fsm_reg_n_0_[0]\,
      I2 => ap_enable_reg_pp0_iter1_0,
      I3 => icmp_ln197_reg_485,
      I4 => ap_CS_fsm_pp0_stage26,
      O => ap_NS_fsm(0)
    );
\ap_CS_fsm[1]_i_1__12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000002"
    )
        port map (
      I0 => \ap_CS_fsm[1]_i_2__6_n_0\,
      I1 => ap_CS_fsm_pp0_stage1,
      I2 => \ap_CS_fsm[1]_i_3__1_n_0\,
      I3 => \ap_CS_fsm[1]_i_4__1_n_0\,
      I4 => \ap_CS_fsm_reg_n_0_[18]\,
      I5 => ap_CS_fsm_pp0_stage19,
      O => ap_NS_fsm(1)
    );
\ap_CS_fsm[1]_i_2__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000200000000"
    )
        port map (
      I0 => \ap_CS_fsm[1]_i_5__1_n_0\,
      I1 => ap_CS_fsm_pp0_stage7,
      I2 => \ap_CS_fsm_reg_n_0_[6]\,
      I3 => ap_CS_fsm_pp0_stage9,
      I4 => ap_CS_fsm_pp0_stage8,
      I5 => \ap_CS_fsm[1]_i_6__1_n_0\,
      O => \ap_CS_fsm[1]_i_2__6_n_0\
    );
\ap_CS_fsm[1]_i_3__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4505"
    )
        port map (
      I0 => grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_193_1_fu_44_ap_start_reg,
      I1 => \ap_CS_fsm_reg_n_0_[0]\,
      I2 => ap_enable_reg_pp0_iter1_0,
      I3 => icmp_ln197_reg_485,
      O => \ap_CS_fsm[1]_i_3__1_n_0\
    );
\ap_CS_fsm[1]_i_4__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \ap_CS_fsm[1]_i_7__1_n_0\,
      I1 => ap_CS_fsm_pp0_stage25,
      I2 => ap_CS_fsm_pp0_stage21,
      I3 => ap_CS_fsm_pp0_stage26,
      O => \ap_CS_fsm[1]_i_4__1_n_0\
    );
\ap_CS_fsm[1]_i_5__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage17,
      I1 => \ap_CS_fsm_reg_n_0_[15]\,
      I2 => ap_CS_fsm_pp0_stage3,
      I3 => ap_CS_fsm_pp0_stage2,
      O => \ap_CS_fsm[1]_i_5__1_n_0\
    );
\ap_CS_fsm[1]_i_6__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00010000"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage13,
      I1 => \ap_CS_fsm_reg_n_0_[14]\,
      I2 => ap_CS_fsm_pp0_stage5,
      I3 => \ap_CS_fsm_reg_n_0_[4]\,
      I4 => \ap_CS_fsm[1]_i_8__1_n_0\,
      O => \ap_CS_fsm[1]_i_6__1_n_0\
    );
\ap_CS_fsm[1]_i_7__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage24,
      I1 => ap_CS_fsm_pp0_stage22,
      I2 => ap_CS_fsm_pp0_stage23,
      I3 => ap_CS_fsm_pp0_stage20,
      O => \ap_CS_fsm[1]_i_7__1_n_0\
    );
\ap_CS_fsm[1]_i_8__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage10,
      I1 => ap_CS_fsm_pp0_stage16,
      I2 => ap_CS_fsm_pp0_stage11,
      I3 => ap_CS_fsm_pp0_stage12,
      O => \ap_CS_fsm[1]_i_8__1_n_0\
    );
\ap_CS_fsm[4]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => ap_loop_exit_ready_pp0_iter1_reg,
      I1 => \ap_CS_fsm_reg_n_0_[0]\,
      O => ap_done_reg1
    );
\ap_CS_fsm_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(0),
      Q => \ap_CS_fsm_reg_n_0_[0]\,
      S => ap_rst_n_inv
    );
\ap_CS_fsm_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_CS_fsm_pp0_stage9,
      Q => ap_CS_fsm_pp0_stage10,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_CS_fsm_pp0_stage10,
      Q => ap_CS_fsm_pp0_stage11,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_CS_fsm_pp0_stage11,
      Q => ap_CS_fsm_pp0_stage12,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_CS_fsm_pp0_stage12,
      Q => ap_CS_fsm_pp0_stage13,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_CS_fsm_pp0_stage13,
      Q => \ap_CS_fsm_reg_n_0_[14]\,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_n_0_[14]\,
      Q => \ap_CS_fsm_reg_n_0_[15]\,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_n_0_[15]\,
      Q => ap_CS_fsm_pp0_stage16,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_CS_fsm_pp0_stage16,
      Q => ap_CS_fsm_pp0_stage17,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_CS_fsm_pp0_stage17,
      Q => \ap_CS_fsm_reg_n_0_[18]\,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_n_0_[18]\,
      Q => ap_CS_fsm_pp0_stage19,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(1),
      Q => ap_CS_fsm_pp0_stage1,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_CS_fsm_pp0_stage19,
      Q => ap_CS_fsm_pp0_stage20,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_CS_fsm_pp0_stage20,
      Q => ap_CS_fsm_pp0_stage21,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_CS_fsm_pp0_stage21,
      Q => ap_CS_fsm_pp0_stage22,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_CS_fsm_pp0_stage22,
      Q => ap_CS_fsm_pp0_stage23,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_CS_fsm_pp0_stage23,
      Q => ap_CS_fsm_pp0_stage24,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_CS_fsm_pp0_stage24,
      Q => ap_CS_fsm_pp0_stage25,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_CS_fsm_pp0_stage25,
      Q => ap_CS_fsm_pp0_stage26,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_CS_fsm_pp0_stage1,
      Q => ap_CS_fsm_pp0_stage2,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_CS_fsm_pp0_stage2,
      Q => ap_CS_fsm_pp0_stage3,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_CS_fsm_pp0_stage3,
      Q => \ap_CS_fsm_reg_n_0_[4]\,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_n_0_[4]\,
      Q => ap_CS_fsm_pp0_stage5,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_CS_fsm_pp0_stage5,
      Q => \ap_CS_fsm_reg_n_0_[6]\,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_n_0_[6]\,
      Q => ap_CS_fsm_pp0_stage7,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_CS_fsm_pp0_stage7,
      Q => ap_CS_fsm_pp0_stage8,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_CS_fsm_pp0_stage8,
      Q => ap_CS_fsm_pp0_stage9,
      R => ap_rst_n_inv
    );
ap_enable_reg_pp0_iter0_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_enable_reg_pp0_iter0,
      Q => ap_enable_reg_pp0_iter0_reg,
      R => ap_rst_n_inv
    );
\ap_enable_reg_pp0_iter1_i_1__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00008800A0AAA000"
    )
        port map (
      I0 => ap_rst_n,
      I1 => grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_193_1_fu_44_ap_start_reg,
      I2 => ap_enable_reg_pp0_iter0_reg,
      I3 => ap_CS_fsm_pp0_stage26,
      I4 => ap_enable_reg_pp0_iter1_0,
      I5 => \ap_CS_fsm_reg_n_0_[0]\,
      O => \ap_enable_reg_pp0_iter1_i_1__6_n_0\
    );
ap_enable_reg_pp0_iter1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_enable_reg_pp0_iter1_i_1__6_n_0\,
      Q => ap_enable_reg_pp0_iter1_0,
      R => '0'
    );
\ap_loop_exit_ready_pp0_iter1_reg_i_1__14\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CC000A0A"
    )
        port map (
      I0 => ap_loop_exit_ready_pp0_iter1_reg,
      I1 => icmp_ln197_reg_485,
      I2 => \ap_CS_fsm_reg_n_0_[0]\,
      I3 => ap_enable_reg_pp0_iter0,
      I4 => ap_CS_fsm_pp0_stage26,
      O => \ap_loop_exit_ready_pp0_iter1_reg_i_1__14_n_0\
    );
ap_loop_exit_ready_pp0_iter1_reg_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \ap_loop_exit_ready_pp0_iter1_reg_i_1__14_n_0\,
      Q => ap_loop_exit_ready_pp0_iter1_reg,
      R => '0'
    );
flow_control_loop_pipe_sequential_init_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_flow_control_loop_pipe_sequential_init_30
     port map (
      D(1 downto 0) => D(1 downto 0),
      E(0) => r_assign_fu_78,
      Q(1) => ap_CS_fsm_pp0_stage26,
      Q(0) => \ap_CS_fsm_reg_n_0_[0]\,
      SR(0) => flow_control_loop_pipe_sequential_init_U_n_9,
      \ap_CS_fsm_reg[4]\(1 downto 0) => q0_reg(2 downto 1),
      ap_clk => ap_clk,
      ap_done_cache => ap_done_cache,
      ap_done_reg1 => ap_done_reg1,
      ap_enable_reg_pp0_iter0 => ap_enable_reg_pp0_iter0,
      ap_enable_reg_pp0_iter0_reg => ap_enable_reg_pp0_iter0_reg,
      ap_loop_exit_ready_pp0_iter1_reg => ap_loop_exit_ready_pp0_iter1_reg,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_116_116_fu_56_ap_ready => grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_116_116_fu_56_ap_ready,
      grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_116_116_fu_56_ap_start_reg => grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_116_116_fu_56_ap_start_reg,
      grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_193_1_fu_44_ap_start_reg => grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_193_1_fu_44_ap_start_reg,
      icmp_ln197_reg_485 => icmp_ln197_reg_485,
      idx56_fu_740 => idx56_fu_740,
      \r_assign_fu_78_reg[0]\(3 downto 0) => r_assign_fu_78_reg(3 downto 0),
      \r_assign_fu_78_reg[2]\(3 downto 0) => add_ln193_fu_439_p2(3 downto 0),
      \r_assign_fu_78_reg[3]\ => flow_control_loop_pipe_sequential_init_U_n_10
    );
grp_ClefiaF0Xor_125_fu_390: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_ClefiaF0Xor_125
     port map (
      ADDRBWRADDR(7) => grp_ClefiaF1Xor_fu_405_n_29,
      ADDRBWRADDR(6) => grp_ClefiaF1Xor_fu_405_n_30,
      ADDRBWRADDR(5) => grp_ClefiaF1Xor_fu_405_n_31,
      ADDRBWRADDR(4) => grp_ClefiaF1Xor_fu_405_n_32,
      ADDRBWRADDR(3) => grp_ClefiaF1Xor_fu_405_n_33,
      ADDRBWRADDR(2) => grp_ClefiaF1Xor_fu_405_n_34,
      ADDRBWRADDR(1) => grp_ClefiaF1Xor_fu_405_n_35,
      ADDRBWRADDR(0) => grp_ClefiaF1Xor_fu_405_n_36,
      D(2 downto 0) => xor_ln180_fu_612_p2(4 downto 2),
      DIADI(7 downto 0) => DIADI(7 downto 0),
      DIBDI(7 downto 0) => DIBDI(7 downto 0),
      DOADO(7 downto 0) => DOADO(7 downto 0),
      DOBDO(7 downto 0) => \clefia_s0_U/q0_reg\(7 downto 0),
      Q(2) => ap_CS_fsm_pp0_stage3_1,
      Q(1) => \^ap_cs_fsm_reg[2]_0\(0),
      Q(0) => ap_CS_fsm_pp0_stage1_0,
      \ap_CS_fsm_reg[0]_0\ => grp_ClefiaF0Xor_125_fu_390_n_60,
      \ap_CS_fsm_reg[19]\ => grp_ClefiaF0Xor_125_fu_390_n_23,
      \ap_CS_fsm_reg[23]\(1 downto 0) => \^ap_cs_fsm_reg[0]_0\(1 downto 0),
      \ap_CS_fsm_reg[2]_0\ => grp_ClefiaF0Xor_125_fu_390_n_20,
      \ap_CS_fsm_reg[3]_0\(1 downto 0) => \ap_CS_fsm_reg[3]_0\(1 downto 0),
      ap_clk => ap_clk,
      ap_enable_reg_pp0_iter0 => ap_enable_reg_pp0_iter0,
      ap_enable_reg_pp0_iter1 => ap_enable_reg_pp0_iter1,
      ap_enable_reg_pp0_iter2_reg_0 => grp_ClefiaF0Xor_125_fu_390_n_21,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      clefia_s0_ce0 => clefia_s0_ce0,
      clefia_s1_ce0 => clefia_s1_ce0,
      con128_ce0 => con128_ce0,
      con128_ce01 => con128_ce01,
      \dst_address01__0\ => \dst_address01__0\,
      \dst_address01__0_0\ => \dst_address01__0_2\,
      \fin_address0118_out__0\ => \fin_address0118_out__0\,
      \fin_address016_out__2\ => \fin_address016_out__2\,
      \fin_address01__0\ => \fin_address01__0\,
      fin_ce0 => fin_ce0,
      \fin_ce01__2\ => \fin_ce01__2\,
      fin_ce1 => fin_ce1,
      \fout_address012_out__3\ => \fout_address012_out__3\,
      \fout_ce01__2\ => \fout_ce01__2\,
      grp_ClefiaF0Xor_125_fu_390_ap_start_reg => grp_ClefiaF0Xor_125_fu_390_ap_start_reg,
      grp_ClefiaF1Xor_fu_405_dst_d0(7 downto 0) => grp_ClefiaF1Xor_fu_405_dst_d0(7 downto 0),
      grp_ClefiaF1Xor_fu_405_dst_d1(7 downto 0) => grp_ClefiaF1Xor_fu_405_dst_d1(7 downto 0),
      grp_ClefiaF1Xor_fu_405_rk_ce0 => grp_ClefiaF1Xor_fu_405_rk_ce0,
      grp_ClefiaF1Xor_fu_405_src_ce1 => grp_ClefiaF1Xor_fu_405_src_ce1,
      grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_309_1_fu_70_con128_ce0 => grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_309_1_fu_70_con128_ce0,
      p_4_in => p_4_in,
      q0_reg_1(7 downto 0) => \clefia_s1_U/q0_reg\(7 downto 0),
      q0_reg_2(4) => grp_ClefiaF0Xor_125_fu_390_n_53,
      q0_reg_2(3) => x_assign_16_fu_815_p3(4),
      q0_reg_2(2) => grp_ClefiaF0Xor_125_fu_390_n_55,
      q0_reg_2(1) => grp_ClefiaF0Xor_125_fu_390_n_56,
      q0_reg_2(0) => grp_ClefiaF0Xor_125_fu_390_n_57,
      q0_reg_3(1) => grp_ClefiaF0Xor_125_fu_390_n_58,
      q0_reg_3(0) => grp_ClefiaF0Xor_125_fu_390_n_59,
      q0_reg_4(7) => grp_ClefiaF1Xor_fu_405_n_21,
      q0_reg_4(6) => grp_ClefiaF1Xor_fu_405_n_22,
      q0_reg_4(5) => grp_ClefiaF1Xor_fu_405_n_23,
      q0_reg_4(4) => grp_ClefiaF1Xor_fu_405_n_24,
      q0_reg_4(3) => grp_ClefiaF1Xor_fu_405_n_25,
      q0_reg_4(2) => grp_ClefiaF1Xor_fu_405_n_26,
      q0_reg_4(1) => grp_ClefiaF1Xor_fu_405_n_27,
      q0_reg_4(0) => grp_ClefiaF1Xor_fu_405_n_28,
      q0_reg_5(2) => q0_reg(4),
      q0_reg_5(1) => q0_reg(2),
      q0_reg_5(0) => q0_reg(0),
      q0_reg_6 => \^con128_address01__4\,
      ram_reg => \ram_reg_i_34__7_n_0\,
      ram_reg_0 => \ram_reg_i_22__7_n_0\,
      ram_reg_1 => \ram_reg_i_25__6_n_0\,
      ram_reg_10(7 downto 0) => ram_reg_1(7 downto 0),
      ram_reg_2(1 downto 0) => ram_reg_0(1 downto 0),
      ram_reg_3 => \ram_reg_i_30__5_n_0\,
      ram_reg_4 => \ram_reg_i_31__6_n_0\,
      ram_reg_5 => grp_ClefiaF1Xor_fu_405_n_18,
      ram_reg_6 => \ram_reg_i_21__8_n_0\,
      ram_reg_7 => \ram_reg_i_33__6_n_0\,
      ram_reg_8 => \ram_reg_i_26__7_n_0\,
      ram_reg_9 => \^ap_ready_int\,
      \ram_reg_i_34__6\(1) => ap_CS_fsm_pp0_stage19,
      \ram_reg_i_34__6\(0) => \ap_CS_fsm_reg_n_0_[0]\,
      \reg_295_reg[7]_0\(7 downto 0) => \reg_295_reg[7]\(7 downto 0),
      \rk_offset_read_reg_814_reg[3]_0\ => grp_ClefiaF0Xor_125_fu_390_n_30,
      \rk_offset_read_reg_814_reg[4]_0\ => grp_ClefiaF0Xor_125_fu_390_n_31,
      \rk_offset_read_reg_814_reg[5]_0\ => grp_ClefiaF0Xor_125_fu_390_n_32,
      \rk_offset_read_reg_814_reg[6]_0\ => grp_ClefiaF0Xor_125_fu_390_n_33,
      \rk_offset_read_reg_814_reg[6]_1\(3 downto 0) => idx56_fu_74_reg(6 downto 3),
      \src_load_38_reg_861_reg[7]_0\(7 downto 0) => \src_load_38_reg_861_reg[7]\(7 downto 0),
      \src_load_38_reg_861_reg[7]_1\(7 downto 0) => DOBDO(7 downto 0),
      \xor_ln124_34_reg_902_reg[7]_0\(7 downto 0) => \xor_ln124_34_reg_902_reg[7]\(7 downto 0),
      \xor_ln124_reg_836_reg[7]_0\(7 downto 0) => \xor_ln124_reg_1005_reg[7]\(7 downto 0),
      \xor_ln180_reg_1095_reg[3]\(1 downto 0) => x_assign_17_reg_1055(3 downto 2),
      \xor_ln180_reg_1095_reg[4]\(0) => or_ln134_7_fu_869_p3(6),
      z_12_reg_11270 => z_12_reg_11270
    );
grp_ClefiaF0Xor_125_fu_390_ap_start_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => grp_ClefiaF0Xor_125_fu_390_n_60,
      Q => grp_ClefiaF0Xor_125_fu_390_ap_start_reg,
      R => ap_rst_n_inv
    );
grp_ClefiaF1Xor_fu_405: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_ClefiaF1Xor
     port map (
      ADDRARDADDR(5 downto 0) => ADDRARDADDR(5 downto 0),
      ADDRBWRADDR(0) => ADDRBWRADDR(0),
      D(0) => or_ln134_7_fu_869_p3(6),
      DOADO(7 downto 0) => DOADO(7 downto 0),
      DOBDO(7 downto 0) => \clefia_s0_U/q0_reg\(7 downto 0),
      Q(0) => Q(0),
      WEA(0) => WEA(0),
      \ap_CS_fsm_reg[1]_0\ => grp_ClefiaF1Xor_fu_405_n_18,
      \ap_CS_fsm_reg[3]_0\ => \ap_CS_fsm_reg[3]_1\,
      \ap_CS_fsm_reg[9]\ => grp_ClefiaF1Xor_fu_405_n_56,
      ap_clk => ap_clk,
      ap_enable_reg_pp0_iter0 => ap_enable_reg_pp0_iter0,
      ap_enable_reg_pp0_iter0_reg => ap_enable_reg_pp0_iter0_reg,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      clefia_s0_ce0 => clefia_s0_ce0,
      clefia_s1_ce0 => clefia_s1_ce0,
      \dst_address01__0\ => \dst_address01__0_2\,
      \dst_address01__0_0\ => \dst_address01__0\,
      \fin_address01__0\ => \fin_address01__0\,
      \fout_address012_out__3\ => \fout_address012_out__3\,
      \fout_address01__0\ => \fout_address01__0\,
      fout_ce0 => fout_ce0,
      fout_ce1 => fout_ce1,
      grp_ClefiaF1Xor_fu_405_ap_start_reg => grp_ClefiaF1Xor_fu_405_ap_start_reg,
      grp_ClefiaF1Xor_fu_405_dst_d0(7 downto 0) => grp_ClefiaF1Xor_fu_405_dst_d0(7 downto 0),
      grp_ClefiaF1Xor_fu_405_dst_d1(7 downto 0) => grp_ClefiaF1Xor_fu_405_dst_d1(7 downto 0),
      grp_ClefiaF1Xor_fu_405_rk_ce0 => grp_ClefiaF1Xor_fu_405_rk_ce0,
      grp_ClefiaF1Xor_fu_405_src_ce1 => grp_ClefiaF1Xor_fu_405_src_ce1,
      grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_116_115_fu_64_ap_start_reg => grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_116_115_fu_64_ap_start_reg,
      grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_193_1_fu_44_ap_start_reg => grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_193_1_fu_44_ap_start_reg,
      grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_193_1_fu_44_ap_start_reg_reg(1 downto 0) => grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_193_1_fu_44_ap_start_reg_reg(1 downto 0),
      grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_309_1_fu_70_con128_address0(4 downto 0) => grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_309_1_fu_70_con128_address0(4 downto 0),
      p_4_in => p_4_in,
      q0_reg(2 downto 0) => q0_reg(4 downto 2),
      q0_reg_0 => q0_reg_0,
      q0_reg_1 => grp_ClefiaF0Xor_125_fu_390_n_30,
      q0_reg_2(2) => ap_CS_fsm_pp0_stage3_1,
      q0_reg_2(1) => \^ap_cs_fsm_reg[2]_0\(0),
      q0_reg_2(0) => ap_CS_fsm_pp0_stage1_0,
      q0_reg_3 => \^con128_address01__4\,
      q0_reg_4 => grp_ClefiaF0Xor_125_fu_390_n_31,
      q0_reg_5 => grp_ClefiaF0Xor_125_fu_390_n_32,
      q0_reg_6 => grp_ClefiaF0Xor_125_fu_390_n_33,
      ram_reg(3) => ap_CS_fsm_pp0_stage26,
      ram_reg(2) => ap_CS_fsm_pp0_stage19,
      ram_reg(1) => ap_CS_fsm_pp0_stage9,
      ram_reg(0) => \ap_CS_fsm_reg_n_0_[0]\,
      ram_reg_0 => grp_ClefiaF0Xor_125_fu_390_n_20,
      ram_reg_1(0) => ram_reg(0),
      ram_reg_10 => \ram_reg_i_77__2_n_0\,
      ram_reg_11(7 downto 0) => ram_reg_1(7 downto 0),
      ram_reg_2 => \ram_reg_i_37__6_n_0\,
      ram_reg_3 => \ram_reg_i_35__6_n_0\,
      ram_reg_4 => \ram_reg_i_36__6_n_0\,
      ram_reg_5 => \ram_reg_i_32__7_n_0\,
      ram_reg_6 => \ram_reg_i_33__7_n_0\,
      ram_reg_7 => \^ap_ready_int\,
      ram_reg_8 => grp_ClefiaF0Xor_125_fu_390_n_23,
      ram_reg_9 => \ram_reg_i_75__2_n_0\,
      \ram_reg_i_31__5_0\ => grp_ClefiaF0Xor_125_fu_390_n_21,
      \reg_297_reg[7]_0\(7 downto 0) => \reg_297_reg[7]\(7 downto 0),
      \reg_308_reg[7]_0\(7) => grp_ClefiaF1Xor_fu_405_n_21,
      \reg_308_reg[7]_0\(6) => grp_ClefiaF1Xor_fu_405_n_22,
      \reg_308_reg[7]_0\(5) => grp_ClefiaF1Xor_fu_405_n_23,
      \reg_308_reg[7]_0\(4) => grp_ClefiaF1Xor_fu_405_n_24,
      \reg_308_reg[7]_0\(3) => grp_ClefiaF1Xor_fu_405_n_25,
      \reg_308_reg[7]_0\(2) => grp_ClefiaF1Xor_fu_405_n_26,
      \reg_308_reg[7]_0\(1) => grp_ClefiaF1Xor_fu_405_n_27,
      \reg_308_reg[7]_0\(0) => grp_ClefiaF1Xor_fu_405_n_28,
      \rk_offset_read_reg_979_reg[6]_0\(3 downto 0) => rk_offset(6 downto 3),
      \src_load_24_reg_1030_reg[7]_0\(7 downto 0) => \src_load_24_reg_1030_reg[7]\(7 downto 0),
      \src_load_24_reg_1030_reg[7]_1\(7 downto 0) => DOBDO(7 downto 0),
      \trunc_ln134_35_reg_1085_reg[5]_0\(4) => grp_ClefiaF0Xor_125_fu_390_n_53,
      \trunc_ln134_35_reg_1085_reg[5]_0\(3) => x_assign_16_fu_815_p3(4),
      \trunc_ln134_35_reg_1085_reg[5]_0\(2) => grp_ClefiaF0Xor_125_fu_390_n_55,
      \trunc_ln134_35_reg_1085_reg[5]_0\(1) => grp_ClefiaF0Xor_125_fu_390_n_56,
      \trunc_ln134_35_reg_1085_reg[5]_0\(0) => grp_ClefiaF0Xor_125_fu_390_n_57,
      \x_assign_15_reg_1132_reg[3]_0\(1) => grp_ClefiaF0Xor_125_fu_390_n_58,
      \x_assign_15_reg_1132_reg[3]_0\(0) => grp_ClefiaF0Xor_125_fu_390_n_59,
      \x_assign_17_reg_1055_reg[3]_0\(1 downto 0) => x_assign_17_reg_1055(3 downto 2),
      \xor_ln124_3_reg_1070_reg[7]_0\(7) => grp_ClefiaF1Xor_fu_405_n_29,
      \xor_ln124_3_reg_1070_reg[7]_0\(6) => grp_ClefiaF1Xor_fu_405_n_30,
      \xor_ln124_3_reg_1070_reg[7]_0\(5) => grp_ClefiaF1Xor_fu_405_n_31,
      \xor_ln124_3_reg_1070_reg[7]_0\(4) => grp_ClefiaF1Xor_fu_405_n_32,
      \xor_ln124_3_reg_1070_reg[7]_0\(3) => grp_ClefiaF1Xor_fu_405_n_33,
      \xor_ln124_3_reg_1070_reg[7]_0\(2) => grp_ClefiaF1Xor_fu_405_n_34,
      \xor_ln124_3_reg_1070_reg[7]_0\(1) => grp_ClefiaF1Xor_fu_405_n_35,
      \xor_ln124_3_reg_1070_reg[7]_0\(0) => grp_ClefiaF1Xor_fu_405_n_36,
      \xor_ln124_3_reg_1070_reg[7]_1\(7 downto 0) => \xor_ln124_3_reg_1070_reg[7]\(7 downto 0),
      \xor_ln124_reg_1005_reg[7]_0\(7 downto 0) => \xor_ln124_reg_1005_reg[7]\(7 downto 0),
      \xor_ln180_reg_1095_reg[4]_0\(2 downto 0) => xor_ln180_fu_612_p2(4 downto 2),
      z_12_reg_11270 => z_12_reg_11270,
      \z_reg_1045_reg[7]_0\(7 downto 0) => \clefia_s1_U/q0_reg\(7 downto 0)
    );
grp_ClefiaF1Xor_fu_405_ap_start_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => grp_ClefiaF1Xor_fu_405_n_56,
      Q => grp_ClefiaF1Xor_fu_405_ap_start_reg,
      R => ap_rst_n_inv
    );
grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_193_1_fu_44_ap_start_reg_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFBFBFFFAAAAAAAA"
    )
        port map (
      I0 => q0_reg(1),
      I1 => icmp_ln197_reg_485,
      I2 => ap_CS_fsm_pp0_stage26,
      I3 => ap_enable_reg_pp0_iter0_reg,
      I4 => \ap_CS_fsm_reg_n_0_[0]\,
      I5 => grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_193_1_fu_44_ap_start_reg,
      O => \ap_CS_fsm_reg[2]_1\
    );
\icmp_ln197_reg_485_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => flow_control_loop_pipe_sequential_init_U_n_10,
      Q => icmp_ln197_reg_485,
      R => '0'
    );
\idx56_fu_74[3]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => idx56_fu_74_reg(3),
      O => add_ln196_fu_454_p2(3)
    );
\idx56_fu_74[4]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => idx56_fu_74_reg(3),
      I1 => idx56_fu_74_reg(4),
      O => add_ln196_fu_454_p2(4)
    );
\idx56_fu_74[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => idx56_fu_74_reg(3),
      I1 => idx56_fu_74_reg(4),
      I2 => idx56_fu_74_reg(5),
      O => add_ln196_fu_454_p2(5)
    );
\idx56_fu_74[6]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"45400000"
    )
        port map (
      I0 => icmp_ln197_reg_485,
      I1 => grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_193_1_fu_44_ap_start_reg,
      I2 => \ap_CS_fsm_reg_n_0_[0]\,
      I3 => ap_enable_reg_pp0_iter0_reg,
      I4 => ap_CS_fsm_pp0_stage1,
      O => idx56_fu_7401_out
    );
\idx56_fu_74[6]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => idx56_fu_74_reg(4),
      I1 => idx56_fu_74_reg(3),
      I2 => idx56_fu_74_reg(5),
      I3 => idx56_fu_74_reg(6),
      O => add_ln196_fu_454_p2(6)
    );
\idx56_fu_74_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => idx56_fu_7401_out,
      D => add_ln196_fu_454_p2(3),
      Q => idx56_fu_74_reg(3),
      R => idx56_fu_740
    );
\idx56_fu_74_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => idx56_fu_7401_out,
      D => add_ln196_fu_454_p2(4),
      Q => idx56_fu_74_reg(4),
      R => idx56_fu_740
    );
\idx56_fu_74_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => idx56_fu_7401_out,
      D => add_ln196_fu_454_p2(5),
      Q => idx56_fu_74_reg(5),
      R => idx56_fu_740
    );
\idx56_fu_74_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => idx56_fu_7401_out,
      D => add_ln196_fu_454_p2(6),
      Q => idx56_fu_74_reg(6),
      R => idx56_fu_740
    );
\idx56_load_reg_489_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage1,
      D => idx56_fu_74_reg(3),
      Q => rk_offset(3),
      R => '0'
    );
\idx56_load_reg_489_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage1,
      D => idx56_fu_74_reg(4),
      Q => rk_offset(4),
      R => '0'
    );
\idx56_load_reg_489_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage1,
      D => idx56_fu_74_reg(5),
      Q => rk_offset(5),
      R => '0'
    );
\idx56_load_reg_489_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage1,
      D => idx56_fu_74_reg(6),
      Q => rk_offset(6),
      R => '0'
    );
\q0_reg_i_11__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF0000FFFE0000"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage11,
      I1 => ap_CS_fsm_pp0_stage12,
      I2 => \ap_CS_fsm_reg_n_0_[14]\,
      I3 => ap_CS_fsm_pp0_stage13,
      I4 => ap_enable_reg_pp0_iter0,
      I5 => ap_CS_fsm_pp0_stage10,
      O => \^con128_address01__4\
    );
\q0_reg_i_27__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF0000FFFE0000"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage3,
      I1 => ap_CS_fsm_pp0_stage2,
      I2 => \ap_CS_fsm_reg_n_0_[4]\,
      I3 => ap_CS_fsm_pp0_stage5,
      I4 => ap_enable_reg_pp0_iter0,
      I5 => ap_CS_fsm_pp0_stage1,
      O => con128_ce01
    );
\r_assign_fu_78_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => r_assign_fu_78,
      D => add_ln193_fu_439_p2(0),
      Q => r_assign_fu_78_reg(0),
      S => flow_control_loop_pipe_sequential_init_U_n_9
    );
\r_assign_fu_78_reg[1]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => r_assign_fu_78,
      D => add_ln193_fu_439_p2(1),
      Q => r_assign_fu_78_reg(1),
      S => flow_control_loop_pipe_sequential_init_U_n_9
    );
\r_assign_fu_78_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => r_assign_fu_78,
      D => add_ln193_fu_439_p2(2),
      Q => r_assign_fu_78_reg(2),
      R => flow_control_loop_pipe_sequential_init_U_n_9
    );
\r_assign_fu_78_reg[3]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => r_assign_fu_78,
      D => add_ln193_fu_439_p2(3),
      Q => r_assign_fu_78_reg(3),
      S => flow_control_loop_pipe_sequential_init_U_n_9
    );
\ram_reg_i_18__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => q0_reg(2),
      I1 => grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_193_1_fu_44_fin_we1,
      O => \ap_CS_fsm_reg[3]_2\(0)
    );
\ram_reg_i_19__7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_193_1_fu_44_fin_we1,
      I1 => q0_reg(2),
      I2 => ap_enable_reg_pp0_iter1,
      I3 => q0_reg(0),
      O => WEBWE(0)
    );
\ram_reg_i_21__8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \ap_CS_fsm_reg_n_0_[0]\,
      I1 => ap_enable_reg_pp0_iter1_0,
      O => \ram_reg_i_21__8_n_0\
    );
\ram_reg_i_22__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0FFF000E0EEE000"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage24,
      I1 => ap_CS_fsm_pp0_stage25,
      I2 => grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_193_1_fu_44_ap_start_reg,
      I3 => \ap_CS_fsm_reg_n_0_[0]\,
      I4 => ap_enable_reg_pp0_iter0_reg,
      I5 => ap_CS_fsm_pp0_stage26,
      O => \ram_reg_i_22__7_n_0\
    );
\ram_reg_i_23__8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFB8B8B800"
    )
        port map (
      I0 => grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_193_1_fu_44_ap_start_reg,
      I1 => \ap_CS_fsm_reg_n_0_[0]\,
      I2 => ap_enable_reg_pp0_iter0_reg,
      I3 => ap_CS_fsm_pp0_stage16,
      I4 => ap_CS_fsm_pp0_stage10,
      I5 => \fout_address012_out__3\,
      O => \fin_address016_out__2\
    );
\ram_reg_i_24__7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage20,
      I1 => ap_enable_reg_pp0_iter0_reg,
      I2 => \ap_CS_fsm_reg_n_0_[0]\,
      I3 => grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_193_1_fu_44_ap_start_reg,
      O => \fin_address01__0\
    );
\ram_reg_i_25__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0FFF000E0EEE000"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage21,
      I1 => ap_CS_fsm_pp0_stage22,
      I2 => grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_193_1_fu_44_ap_start_reg,
      I3 => \ap_CS_fsm_reg_n_0_[0]\,
      I4 => ap_enable_reg_pp0_iter0_reg,
      I5 => ap_CS_fsm_pp0_stage23,
      O => \ram_reg_i_25__6_n_0\
    );
\ram_reg_i_26__7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"03F357F7"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage23,
      I1 => ap_enable_reg_pp0_iter0_reg,
      I2 => \ap_CS_fsm_reg_n_0_[0]\,
      I3 => grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_193_1_fu_44_ap_start_reg,
      I4 => ap_CS_fsm_pp0_stage22,
      O => \ram_reg_i_26__7_n_0\
    );
\ram_reg_i_27__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage26,
      I1 => ap_enable_reg_pp0_iter0_reg,
      I2 => \ap_CS_fsm_reg_n_0_[0]\,
      I3 => grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_193_1_fu_44_ap_start_reg,
      O => \^ap_ready_int\
    );
\ram_reg_i_28__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFEFFAAFFAA"
    )
        port map (
      I0 => \ram_reg_i_74__2_n_0\,
      I1 => ap_CS_fsm_pp0_stage20,
      I2 => ap_CS_fsm_pp0_stage26,
      I3 => \ram_reg_i_75__2_n_0\,
      I4 => ap_CS_fsm_pp0_stage23,
      I5 => ap_enable_reg_pp0_iter0,
      O => p_4_in
    );
\ram_reg_i_29__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage23,
      I1 => ap_enable_reg_pp0_iter0_reg,
      I2 => \ap_CS_fsm_reg_n_0_[0]\,
      I3 => grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_193_1_fu_44_ap_start_reg,
      O => \fin_address0118_out__0\
    );
\ram_reg_i_29__7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage19,
      I1 => ap_enable_reg_pp0_iter0_reg,
      I2 => \ap_CS_fsm_reg_n_0_[0]\,
      I3 => grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_193_1_fu_44_ap_start_reg,
      O => \fout_address01__0\
    );
\ram_reg_i_30__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF272200002722"
    )
        port map (
      I0 => \ram_reg_i_36__6_n_0\,
      I1 => \ram_reg_i_76__2_n_0\,
      I2 => \fout_address01__0\,
      I3 => \fout_address012_out__3\,
      I4 => \ram_reg_i_35__6_n_0\,
      I5 => \ram_reg_i_77__2_n_0\,
      O => \^ap_cs_fsm_reg[21]_0\
    );
\ram_reg_i_30__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00008A80"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage21,
      I1 => grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_193_1_fu_44_ap_start_reg,
      I2 => \ap_CS_fsm_reg_n_0_[0]\,
      I3 => ap_enable_reg_pp0_iter0_reg,
      I4 => ap_CS_fsm_pp0_stage22,
      O => \ram_reg_i_30__5_n_0\
    );
\ram_reg_i_31__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF080808"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage25,
      I1 => ap_enable_reg_pp0_iter0,
      I2 => ap_CS_fsm_pp0_stage26,
      I3 => ap_enable_reg_pp0_iter1_0,
      I4 => \ap_CS_fsm_reg_n_0_[0]\,
      O => \ram_reg_i_31__6_n_0\
    );
\ram_reg_i_32__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"03F3FFFF03F357F7"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage20,
      I1 => ap_enable_reg_pp0_iter0_reg,
      I2 => \ap_CS_fsm_reg_n_0_[0]\,
      I3 => grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_193_1_fu_44_ap_start_reg,
      I4 => ap_CS_fsm_pp0_stage22,
      I5 => ap_CS_fsm_pp0_stage21,
      O => \ram_reg_i_32__7_n_0\
    );
\ram_reg_i_33__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFEFEFEAEAEAEAEA"
    )
        port map (
      I0 => \ram_reg_i_21__8_n_0\,
      I1 => \^ap_ready_int\,
      I2 => \ram_reg_i_22__7_n_0\,
      I3 => \fin_address0117_out__0\,
      I4 => \fin_address0118_out__0\,
      I5 => \ram_reg_i_25__6_n_0\,
      O => \ram_reg_i_33__6_n_0\
    );
\ram_reg_i_33__7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00008A80"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage24,
      I1 => grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_193_1_fu_44_ap_start_reg,
      I2 => \ap_CS_fsm_reg_n_0_[0]\,
      I3 => ap_enable_reg_pp0_iter0_reg,
      I4 => ap_CS_fsm_pp0_stage25,
      O => \ram_reg_i_33__7_n_0\
    );
\ram_reg_i_34__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAFAAAAAFFFBFF"
    )
        port map (
      I0 => \ram_reg_i_21__8_n_0\,
      I1 => ap_CS_fsm_pp0_stage24,
      I2 => ap_CS_fsm_pp0_stage25,
      I3 => ap_enable_reg_pp0_iter0,
      I4 => ap_CS_fsm_pp0_stage26,
      I5 => \ram_reg_i_44__5_n_0\,
      O => \ram_reg_i_34__7_n_0\
    );
\ram_reg_i_35__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000FCAC0000A0A0"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter1_0,
      I1 => ap_enable_reg_pp0_iter0_reg,
      I2 => \ap_CS_fsm_reg_n_0_[0]\,
      I3 => grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_193_1_fu_44_ap_start_reg,
      I4 => icmp_ln197_reg_485,
      I5 => \ap_CS_fsm[1]_i_4__1_n_0\,
      O => grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_193_1_fu_44_fin_we1
    );
\ram_reg_i_35__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0FFF000E0EEE000"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage24,
      I1 => ap_CS_fsm_pp0_stage25,
      I2 => grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_193_1_fu_44_ap_start_reg,
      I3 => \ap_CS_fsm_reg_n_0_[0]\,
      I4 => ap_enable_reg_pp0_iter0_reg,
      I5 => ap_CS_fsm_pp0_stage23,
      O => \ram_reg_i_35__6_n_0\
    );
\ram_reg_i_36__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0FFF000E0EEE000"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage21,
      I1 => ap_CS_fsm_pp0_stage22,
      I2 => grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_193_1_fu_44_ap_start_reg,
      I3 => \ap_CS_fsm_reg_n_0_[0]\,
      I4 => ap_enable_reg_pp0_iter0_reg,
      I5 => ap_CS_fsm_pp0_stage20,
      O => \ram_reg_i_36__6_n_0\
    );
\ram_reg_i_37__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AE00AE00AEFFAFFF"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage26,
      I1 => ap_CS_fsm_pp0_stage24,
      I2 => ap_CS_fsm_pp0_stage25,
      I3 => ap_enable_reg_pp0_iter0,
      I4 => ap_CS_fsm_pp0_stage23,
      I5 => \ram_reg_i_32__7_n_0\,
      O => \ram_reg_i_37__6_n_0\
    );
\ram_reg_i_37__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FAFFFAAAEAEEEAAA"
    )
        port map (
      I0 => \fout_ce01__2\,
      I1 => ap_CS_fsm_pp0_stage1,
      I2 => grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_193_1_fu_44_ap_start_reg,
      I3 => \ap_CS_fsm_reg_n_0_[0]\,
      I4 => ap_enable_reg_pp0_iter0_reg,
      I5 => ap_CS_fsm_pp0_stage7,
      O => \fin_ce01__2\
    );
\ram_reg_i_38__7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF00FE00"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage11,
      I1 => ap_CS_fsm_pp0_stage12,
      I2 => \ap_CS_fsm_reg_n_0_[18]\,
      I3 => ap_enable_reg_pp0_iter0,
      I4 => ap_CS_fsm_pp0_stage17,
      O => \fout_address012_out__3\
    );
\ram_reg_i_3__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"202AAAAA"
    )
        port map (
      I0 => \^ap_cs_fsm_reg[21]_0\,
      I1 => grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_193_1_fu_44_ap_start_reg,
      I2 => \ap_CS_fsm_reg_n_0_[0]\,
      I3 => ap_enable_reg_pp0_iter0_reg,
      I4 => ap_CS_fsm_pp0_stage26,
      O => grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_193_1_fu_44_ap_start_reg_reg(2)
    );
\ram_reg_i_3__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEEEEEEEAAAAAAFA"
    )
        port map (
      I0 => \ram_reg_i_21__8_n_0\,
      I1 => \ram_reg_i_22__7_n_0\,
      I2 => \fin_address016_out__2\,
      I3 => \fin_address01__0\,
      I4 => \ram_reg_i_25__6_n_0\,
      I5 => \ram_reg_i_22__7_n_0\,
      O => \^ap_cs_fsm_reg[0]_0\(2)
    );
\ram_reg_i_43__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage22,
      I1 => ap_enable_reg_pp0_iter0_reg,
      I2 => \ap_CS_fsm_reg_n_0_[0]\,
      I3 => grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_193_1_fu_44_ap_start_reg,
      O => \fin_address0117_out__0\
    );
\ram_reg_i_44__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"57F703F357F757F7"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage23,
      I1 => ap_enable_reg_pp0_iter0_reg,
      I2 => \ap_CS_fsm_reg_n_0_[0]\,
      I3 => grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_193_1_fu_44_ap_start_reg,
      I4 => ap_CS_fsm_pp0_stage22,
      I5 => ap_CS_fsm_pp0_stage21,
      O => \ram_reg_i_44__5_n_0\
    );
\ram_reg_i_45__7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF00FE00"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage9,
      I1 => ap_CS_fsm_pp0_stage3,
      I2 => ap_CS_fsm_pp0_stage2,
      I3 => ap_enable_reg_pp0_iter0,
      I4 => ap_CS_fsm_pp0_stage8,
      O => \fout_ce01__2\
    );
\ram_reg_i_6__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^ap_cs_fsm_reg[0]_0\(2),
      I1 => q0_reg(2),
      I2 => ram_reg_0(2),
      O => \ap_CS_fsm_reg[3]_0\(2)
    );
\ram_reg_i_74__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CFC08A80"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage25,
      I1 => grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_193_1_fu_44_ap_start_reg,
      I2 => \ap_CS_fsm_reg_n_0_[0]\,
      I3 => ap_enable_reg_pp0_iter0_reg,
      I4 => ap_CS_fsm_pp0_stage24,
      O => \ram_reg_i_74__2_n_0\
    );
\ram_reg_i_75__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CFC08A80"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage22,
      I1 => grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_193_1_fu_44_ap_start_reg,
      I2 => \ap_CS_fsm_reg_n_0_[0]\,
      I3 => ap_enable_reg_pp0_iter0_reg,
      I4 => ap_CS_fsm_pp0_stage21,
      O => \ram_reg_i_75__2_n_0\
    );
\ram_reg_i_76__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"303F757F"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage21,
      I1 => grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_193_1_fu_44_ap_start_reg,
      I2 => \ap_CS_fsm_reg_n_0_[0]\,
      I3 => ap_enable_reg_pp0_iter0_reg,
      I4 => ap_CS_fsm_pp0_stage22,
      O => \ram_reg_i_76__2_n_0\
    );
\ram_reg_i_77__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3330003022200020"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage23,
      I1 => ap_CS_fsm_pp0_stage25,
      I2 => ap_enable_reg_pp0_iter0_reg,
      I3 => \ap_CS_fsm_reg_n_0_[0]\,
      I4 => grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_193_1_fu_44_ap_start_reg,
      I5 => ap_CS_fsm_pp0_stage24,
      O => \ram_reg_i_77__2_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_ClefiaKeySet192_Pipeline_VITIS_LOOP_210_1 is
  port (
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    \ap_CS_fsm_reg[2]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    q0_reg : out STD_LOGIC_VECTOR ( 7 downto 0 );
    DOBDO : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ADDRARDADDR : out STD_LOGIC_VECTOR ( 3 downto 0 );
    WEA : out STD_LOGIC_VECTOR ( 0 to 0 );
    fout_ce0 : out STD_LOGIC;
    fout_ce1 : out STD_LOGIC;
    \ap_CS_fsm_reg[5]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \ap_CS_fsm_reg[3]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \ap_CS_fsm_reg[47]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    fin_ce0 : out STD_LOGIC;
    fin_ce1 : out STD_LOGIC;
    DIBDI : out STD_LOGIC_VECTOR ( 7 downto 0 );
    DIADI : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_done_cache_reg : out STD_LOGIC;
    WEBWE : out STD_LOGIC_VECTOR ( 0 to 0 );
    \ap_CS_fsm_reg[3]_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \ap_CS_fsm_reg[2]_1\ : out STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_112_fu_118_ap_start_reg : in STD_LOGIC;
    ADDRBWRADDR : in STD_LOGIC_VECTOR ( 8 downto 0 );
    grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_210_1_fu_92_ap_start_reg : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    ram_reg : in STD_LOGIC_VECTOR ( 3 downto 0 );
    grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_116_19_fu_112_ap_start_reg : in STD_LOGIC;
    ram_reg_0 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ram_reg_1 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    ap_enable_reg_pp0_iter1 : in STD_LOGIC;
    \src_load_17_reg_1202_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    DOADO : in STD_LOGIC_VECTOR ( 7 downto 0 );
    D : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \reg_297_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \reg_297_reg[7]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_ClefiaKeySet192_Pipeline_VITIS_LOOP_210_1;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_ClefiaKeySet192_Pipeline_VITIS_LOOP_210_1 is
  signal \^q\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal add_ln210_fu_783_p2 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal add_ln215_fu_798_p2 : STD_LOGIC_VECTOR ( 7 downto 4 );
  signal \ap_CS_fsm[1]_i_10__0_n_0\ : STD_LOGIC;
  signal \ap_CS_fsm[1]_i_2__1_n_0\ : STD_LOGIC;
  signal \ap_CS_fsm[1]_i_3__0_n_0\ : STD_LOGIC;
  signal \ap_CS_fsm[1]_i_4__0_n_0\ : STD_LOGIC;
  signal \ap_CS_fsm[1]_i_5__0_n_0\ : STD_LOGIC;
  signal \ap_CS_fsm[1]_i_6__0_n_0\ : STD_LOGIC;
  signal \ap_CS_fsm[1]_i_7__0_n_0\ : STD_LOGIC;
  signal \ap_CS_fsm[1]_i_8__0_n_0\ : STD_LOGIC;
  signal \ap_CS_fsm[1]_i_9__0_n_0\ : STD_LOGIC;
  signal ap_CS_fsm_pp0_stage1 : STD_LOGIC;
  signal ap_CS_fsm_pp0_stage10 : STD_LOGIC;
  signal ap_CS_fsm_pp0_stage11 : STD_LOGIC;
  signal ap_CS_fsm_pp0_stage13 : STD_LOGIC;
  signal ap_CS_fsm_pp0_stage16 : STD_LOGIC;
  signal ap_CS_fsm_pp0_stage18 : STD_LOGIC;
  signal ap_CS_fsm_pp0_stage19 : STD_LOGIC;
  signal ap_CS_fsm_pp0_stage2 : STD_LOGIC;
  signal ap_CS_fsm_pp0_stage20 : STD_LOGIC;
  signal ap_CS_fsm_pp0_stage21 : STD_LOGIC;
  signal ap_CS_fsm_pp0_stage22 : STD_LOGIC;
  signal ap_CS_fsm_pp0_stage25 : STD_LOGIC;
  signal ap_CS_fsm_pp0_stage27 : STD_LOGIC;
  signal ap_CS_fsm_pp0_stage28 : STD_LOGIC;
  signal ap_CS_fsm_pp0_stage29 : STD_LOGIC;
  signal ap_CS_fsm_pp0_stage3 : STD_LOGIC;
  signal ap_CS_fsm_pp0_stage31 : STD_LOGIC;
  signal ap_CS_fsm_pp0_stage32 : STD_LOGIC;
  signal ap_CS_fsm_pp0_stage35 : STD_LOGIC;
  signal ap_CS_fsm_pp0_stage36 : STD_LOGIC;
  signal ap_CS_fsm_pp0_stage37 : STD_LOGIC;
  signal ap_CS_fsm_pp0_stage38 : STD_LOGIC;
  signal ap_CS_fsm_pp0_stage39 : STD_LOGIC;
  signal ap_CS_fsm_pp0_stage4 : STD_LOGIC;
  signal ap_CS_fsm_pp0_stage40 : STD_LOGIC;
  signal ap_CS_fsm_pp0_stage41 : STD_LOGIC;
  signal ap_CS_fsm_pp0_stage42 : STD_LOGIC;
  signal ap_CS_fsm_pp0_stage43 : STD_LOGIC;
  signal ap_CS_fsm_pp0_stage44 : STD_LOGIC;
  signal ap_CS_fsm_pp0_stage45 : STD_LOGIC;
  signal ap_CS_fsm_pp0_stage46 : STD_LOGIC;
  signal ap_CS_fsm_pp0_stage47 : STD_LOGIC;
  signal ap_CS_fsm_pp0_stage48 : STD_LOGIC;
  signal ap_CS_fsm_pp0_stage49 : STD_LOGIC;
  signal ap_CS_fsm_pp0_stage5 : STD_LOGIC;
  signal ap_CS_fsm_pp0_stage50 : STD_LOGIC;
  signal ap_CS_fsm_pp0_stage51 : STD_LOGIC;
  signal ap_CS_fsm_pp0_stage52 : STD_LOGIC;
  signal ap_CS_fsm_pp0_stage8 : STD_LOGIC;
  signal ap_CS_fsm_pp0_stage9 : STD_LOGIC;
  signal \^ap_cs_fsm_reg[47]_0\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \ap_CS_fsm_reg_n_0_[0]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_0_[12]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_0_[14]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_0_[15]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_0_[17]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_0_[23]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_0_[24]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_0_[26]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_0_[30]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_0_[33]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_0_[34]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_0_[3]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_0_[6]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_0_[7]\ : STD_LOGIC;
  signal ap_NS_fsm : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal ap_enable_reg_pp0_iter0_reg : STD_LOGIC;
  signal \ap_enable_reg_pp0_iter0_reg_i_1__14_n_0\ : STD_LOGIC;
  signal ap_enable_reg_pp0_iter1_0 : STD_LOGIC;
  signal \ap_enable_reg_pp0_iter1_i_1__2_n_0\ : STD_LOGIC;
  signal ap_loop_exit_ready_pp0_iter1_reg : STD_LOGIC;
  signal \ap_loop_exit_ready_pp0_iter1_reg_i_1__6_n_0\ : STD_LOGIC;
  signal ap_ready_int : STD_LOGIC;
  signal \clefia_s0_U/q0_reg\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal clefia_s0_ce0 : STD_LOGIC;
  signal \clefia_s1_U/q0_reg\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal clefia_s1_ce0 : STD_LOGIC;
  signal con192_U_n_17 : STD_LOGIC;
  signal con192_U_n_18 : STD_LOGIC;
  signal con192_U_n_19 : STD_LOGIC;
  signal con192_U_n_20 : STD_LOGIC;
  signal con192_U_n_21 : STD_LOGIC;
  signal con192_U_n_38 : STD_LOGIC;
  signal con192_U_n_39 : STD_LOGIC;
  signal con192_U_n_40 : STD_LOGIC;
  signal con192_U_n_41 : STD_LOGIC;
  signal con192_address01 : STD_LOGIC;
  signal con192_ce0 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_0 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_1 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_7 : STD_LOGIC;
  signal grp_ClefiaF0Xor_1_fu_722_ap_start_reg : STD_LOGIC;
  signal grp_ClefiaF0Xor_1_fu_722_n_18 : STD_LOGIC;
  signal grp_ClefiaF0Xor_1_fu_722_n_21 : STD_LOGIC;
  signal grp_ClefiaF0Xor_1_fu_722_n_22 : STD_LOGIC;
  signal grp_ClefiaF0Xor_1_fu_722_n_23 : STD_LOGIC;
  signal grp_ClefiaF0Xor_1_fu_722_n_29 : STD_LOGIC;
  signal grp_ClefiaF0Xor_1_fu_722_n_31 : STD_LOGIC;
  signal grp_ClefiaF0Xor_1_fu_722_n_32 : STD_LOGIC;
  signal grp_ClefiaF0Xor_1_fu_722_n_33 : STD_LOGIC;
  signal grp_ClefiaF0Xor_1_fu_722_n_34 : STD_LOGIC;
  signal grp_ClefiaF0Xor_1_fu_722_n_35 : STD_LOGIC;
  signal grp_ClefiaF0Xor_1_fu_722_n_36 : STD_LOGIC;
  signal grp_ClefiaF0Xor_1_fu_722_n_37 : STD_LOGIC;
  signal grp_ClefiaF0Xor_1_fu_722_n_38 : STD_LOGIC;
  signal grp_ClefiaF0Xor_1_fu_722_n_39 : STD_LOGIC;
  signal grp_ClefiaF0Xor_1_fu_722_n_40 : STD_LOGIC;
  signal grp_ClefiaF0Xor_1_fu_722_n_41 : STD_LOGIC;
  signal grp_ClefiaF0Xor_1_fu_722_n_42 : STD_LOGIC;
  signal grp_ClefiaF0Xor_1_fu_722_n_43 : STD_LOGIC;
  signal grp_ClefiaF0Xor_1_fu_722_n_44 : STD_LOGIC;
  signal grp_ClefiaF0Xor_1_fu_722_n_45 : STD_LOGIC;
  signal grp_ClefiaF0Xor_1_fu_722_n_46 : STD_LOGIC;
  signal grp_ClefiaF0Xor_1_fu_722_n_47 : STD_LOGIC;
  signal grp_ClefiaF0Xor_1_fu_722_n_48 : STD_LOGIC;
  signal grp_ClefiaF0Xor_1_fu_722_n_49 : STD_LOGIC;
  signal grp_ClefiaF0Xor_1_fu_722_n_50 : STD_LOGIC;
  signal grp_ClefiaF0Xor_1_fu_722_n_51 : STD_LOGIC;
  signal grp_ClefiaF0Xor_1_fu_722_n_62 : STD_LOGIC;
  signal grp_ClefiaF0Xor_1_fu_722_n_64 : STD_LOGIC;
  signal grp_ClefiaF0Xor_1_fu_722_n_65 : STD_LOGIC;
  signal grp_ClefiaF0Xor_1_fu_722_n_66 : STD_LOGIC;
  signal grp_ClefiaF0Xor_1_fu_722_n_67 : STD_LOGIC;
  signal grp_ClefiaF0Xor_1_fu_722_n_68 : STD_LOGIC;
  signal grp_ClefiaF0Xor_1_fu_722_n_69 : STD_LOGIC;
  signal grp_ClefiaF0Xor_1_fu_722_n_70 : STD_LOGIC;
  signal grp_ClefiaF0Xor_1_fu_722_n_71 : STD_LOGIC;
  signal grp_ClefiaF0Xor_1_fu_722_n_72 : STD_LOGIC;
  signal grp_ClefiaF0Xor_1_fu_722_n_73 : STD_LOGIC;
  signal grp_ClefiaF0Xor_1_fu_722_n_74 : STD_LOGIC;
  signal grp_ClefiaF0Xor_1_fu_722_n_75 : STD_LOGIC;
  signal grp_ClefiaF0Xor_1_fu_722_n_76 : STD_LOGIC;
  signal grp_ClefiaF0Xor_1_fu_722_n_77 : STD_LOGIC;
  signal grp_ClefiaF0Xor_1_fu_722_n_78 : STD_LOGIC;
  signal grp_ClefiaF1Xor_1_fu_743_ap_start_reg : STD_LOGIC;
  signal grp_ClefiaF1Xor_1_fu_743_n_17 : STD_LOGIC;
  signal grp_ClefiaF1Xor_1_fu_743_n_36 : STD_LOGIC;
  signal grp_ClefiaF1Xor_1_fu_743_n_37 : STD_LOGIC;
  signal grp_ClefiaF1Xor_1_fu_743_n_38 : STD_LOGIC;
  signal grp_ClefiaF1Xor_1_fu_743_n_39 : STD_LOGIC;
  signal grp_ClefiaF1Xor_1_fu_743_n_40 : STD_LOGIC;
  signal grp_ClefiaF1Xor_1_fu_743_n_41 : STD_LOGIC;
  signal grp_ClefiaF1Xor_1_fu_743_n_42 : STD_LOGIC;
  signal grp_ClefiaF1Xor_1_fu_743_n_43 : STD_LOGIC;
  signal grp_ClefiaF1Xor_1_fu_743_n_44 : STD_LOGIC;
  signal grp_ClefiaF1Xor_1_fu_743_n_45 : STD_LOGIC;
  signal grp_ClefiaF1Xor_1_fu_743_n_5 : STD_LOGIC;
  signal grp_ClefiaF1Xor_1_fu_743_n_54 : STD_LOGIC;
  signal grp_ClefiaF1Xor_1_fu_743_n_55 : STD_LOGIC;
  signal grp_ClefiaF1Xor_1_fu_743_n_56 : STD_LOGIC;
  signal grp_ClefiaF1Xor_1_fu_743_n_57 : STD_LOGIC;
  signal grp_ClefiaF1Xor_1_fu_743_n_58 : STD_LOGIC;
  signal grp_ClefiaF1Xor_1_fu_743_n_59 : STD_LOGIC;
  signal grp_ClefiaF1Xor_1_fu_743_n_6 : STD_LOGIC;
  signal grp_ClefiaF1Xor_1_fu_743_n_64 : STD_LOGIC;
  signal grp_ClefiaF1Xor_1_fu_743_n_65 : STD_LOGIC;
  signal grp_ClefiaF1Xor_1_fu_743_n_66 : STD_LOGIC;
  signal grp_ClefiaF1Xor_1_fu_743_n_67 : STD_LOGIC;
  signal grp_ClefiaF1Xor_1_fu_743_n_68 : STD_LOGIC;
  signal grp_ClefiaF1Xor_1_fu_743_n_69 : STD_LOGIC;
  signal grp_ClefiaF1Xor_1_fu_743_n_70 : STD_LOGIC;
  signal grp_ClefiaF1Xor_1_fu_743_n_71 : STD_LOGIC;
  signal grp_ClefiaF1Xor_1_fu_743_n_9 : STD_LOGIC;
  signal grp_fu_302_p2 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal grp_fu_302_p2_0 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal icmp_ln216_reg_841 : STD_LOGIC;
  signal idx41_fu_1180 : STD_LOGIC;
  signal idx41_fu_11801_out : STD_LOGIC;
  signal idx41_fu_118_reg : STD_LOGIC_VECTOR ( 7 downto 4 );
  signal idx41_load_reg_845 : STD_LOGIC_VECTOR ( 7 downto 4 );
  signal or_ln134_7_fu_961_p3 : STD_LOGIC_VECTOR ( 6 to 6 );
  signal \r_assign_fu_122[3]_i_3__0_n_0\ : STD_LOGIC;
  signal r_assign_fu_122_reg : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \ram_reg_i_104__0_n_0\ : STD_LOGIC;
  signal \ram_reg_i_106__0_n_0\ : STD_LOGIC;
  signal ram_reg_i_172_n_0 : STD_LOGIC;
  signal \ram_reg_i_22__3_n_0\ : STD_LOGIC;
  signal \ram_reg_i_24__3_n_0\ : STD_LOGIC;
  signal \ram_reg_i_26__2_n_0\ : STD_LOGIC;
  signal \ram_reg_i_28__2_n_0\ : STD_LOGIC;
  signal \ram_reg_i_29__2_n_0\ : STD_LOGIC;
  signal \ram_reg_i_29__3_n_0\ : STD_LOGIC;
  signal \ram_reg_i_30__1_n_0\ : STD_LOGIC;
  signal \ram_reg_i_30__2_n_0\ : STD_LOGIC;
  signal \ram_reg_i_31__2_n_0\ : STD_LOGIC;
  signal \ram_reg_i_32__3_n_0\ : STD_LOGIC;
  signal \ram_reg_i_34__2_n_0\ : STD_LOGIC;
  signal \ram_reg_i_34__3_n_0\ : STD_LOGIC;
  signal \ram_reg_i_35__11_n_0\ : STD_LOGIC;
  signal \ram_reg_i_35__2_n_0\ : STD_LOGIC;
  signal \ram_reg_i_36__2_n_0\ : STD_LOGIC;
  signal \ram_reg_i_36__3_n_0\ : STD_LOGIC;
  signal \ram_reg_i_37__3_n_0\ : STD_LOGIC;
  signal \ram_reg_i_39__3_n_0\ : STD_LOGIC;
  signal \ram_reg_i_40__1_n_0\ : STD_LOGIC;
  signal \ram_reg_i_40__2_n_0\ : STD_LOGIC;
  signal \ram_reg_i_41__2_n_0\ : STD_LOGIC;
  signal \ram_reg_i_41__3_n_0\ : STD_LOGIC;
  signal \ram_reg_i_42__1_n_0\ : STD_LOGIC;
  signal \ram_reg_i_42__2_n_0\ : STD_LOGIC;
  signal \ram_reg_i_43__11_n_0\ : STD_LOGIC;
  signal \ram_reg_i_43__2_n_0\ : STD_LOGIC;
  signal \ram_reg_i_46__2_n_0\ : STD_LOGIC;
  signal \ram_reg_i_46__3_n_0\ : STD_LOGIC;
  signal \ram_reg_i_47__2_n_0\ : STD_LOGIC;
  signal \ram_reg_i_47__3_n_0\ : STD_LOGIC;
  signal \ram_reg_i_50__3_n_0\ : STD_LOGIC;
  signal \ram_reg_i_52__3_n_0\ : STD_LOGIC;
  signal \ram_reg_i_54__3_n_0\ : STD_LOGIC;
  signal \ram_reg_i_56__2_n_0\ : STD_LOGIC;
  signal \ram_reg_i_57__3_n_0\ : STD_LOGIC;
  signal \ram_reg_i_58__3_n_0\ : STD_LOGIC;
  signal \ram_reg_i_59__2_n_0\ : STD_LOGIC;
  signal \ram_reg_i_60__2_n_0\ : STD_LOGIC;
  signal \ram_reg_i_61__2_n_0\ : STD_LOGIC;
  signal \ram_reg_i_64__2_n_0\ : STD_LOGIC;
  signal \ram_reg_i_65__2_n_0\ : STD_LOGIC;
  signal \ram_reg_i_66__2_n_0\ : STD_LOGIC;
  signal \ram_reg_i_67__2_n_0\ : STD_LOGIC;
  signal \ram_reg_i_68__2_n_0\ : STD_LOGIC;
  signal \ram_reg_i_69__2_n_0\ : STD_LOGIC;
  signal \ram_reg_i_70__2_n_0\ : STD_LOGIC;
  signal \ram_reg_i_86__0_n_0\ : STD_LOGIC;
  signal \ram_reg_i_89__0_n_0\ : STD_LOGIC;
  signal \ram_reg_i_91__0_n_0\ : STD_LOGIC;
  signal \ram_reg_i_92__0_n_0\ : STD_LOGIC;
  signal \ram_reg_i_93__0_n_0\ : STD_LOGIC;
  signal \ram_reg_i_96__0_n_0\ : STD_LOGIC;
  signal \ram_reg_i_97__0_n_0\ : STD_LOGIC;
  signal reg_3080 : STD_LOGIC;
  signal sel : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal sel_1 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal src_load_17_reg_1202 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal src_load_45_reg_1043 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal x_assign_10_reg_1227 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal x_assign_9_fu_887_p3 : STD_LOGIC_VECTOR ( 4 to 4 );
  signal xor_ln124_3_fu_556_p2 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal xor_ln124_60_fu_514_p2 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal xor_ln180_fu_684_p2 : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \ap_CS_fsm[0]_i_1__8\ : label is "soft_lutpair486";
  attribute SOFT_HLUTNM of \ap_CS_fsm[1]_i_5__0\ : label is "soft_lutpair486";
  attribute FSM_ENCODING : string;
  attribute FSM_ENCODING of \ap_CS_fsm_reg[0]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[10]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[11]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[12]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[13]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[14]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[15]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[16]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[17]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[18]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[19]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[1]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[20]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[21]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[22]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[23]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[24]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[25]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[26]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[27]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[28]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[29]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[2]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[30]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[31]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[32]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[33]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[34]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[35]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[36]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[37]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[38]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[39]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[3]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[40]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[41]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[42]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[43]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[44]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[45]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[46]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[47]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[48]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[49]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[4]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[50]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[51]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[52]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[5]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[6]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[7]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[8]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[9]\ : label is "none";
  attribute SOFT_HLUTNM of \ap_enable_reg_pp0_iter0_reg_i_1__14\ : label is "soft_lutpair480";
  attribute SOFT_HLUTNM of \idx41_fu_118[4]_i_1\ : label is "soft_lutpair490";
  attribute SOFT_HLUTNM of \idx41_fu_118[5]_i_1\ : label is "soft_lutpair490";
  attribute SOFT_HLUTNM of \idx41_fu_118[6]_i_1\ : label is "soft_lutpair489";
  attribute SOFT_HLUTNM of \idx41_fu_118[7]_i_3\ : label is "soft_lutpair489";
  attribute SOFT_HLUTNM of \r_assign_fu_122[3]_i_3__0\ : label is "soft_lutpair481";
  attribute SOFT_HLUTNM of \ram_reg_i_104__0\ : label is "soft_lutpair480";
  attribute SOFT_HLUTNM of \ram_reg_i_24__3\ : label is "soft_lutpair477";
  attribute SOFT_HLUTNM of \ram_reg_i_26__2\ : label is "soft_lutpair475";
  attribute SOFT_HLUTNM of \ram_reg_i_29__3\ : label is "soft_lutpair487";
  attribute SOFT_HLUTNM of \ram_reg_i_30__1\ : label is "soft_lutpair475";
  attribute SOFT_HLUTNM of \ram_reg_i_30__2\ : label is "soft_lutpair488";
  attribute SOFT_HLUTNM of \ram_reg_i_31__2\ : label is "soft_lutpair474";
  attribute SOFT_HLUTNM of \ram_reg_i_34__2\ : label is "soft_lutpair482";
  attribute SOFT_HLUTNM of \ram_reg_i_34__3\ : label is "soft_lutpair478";
  attribute SOFT_HLUTNM of \ram_reg_i_35__11\ : label is "soft_lutpair484";
  attribute SOFT_HLUTNM of \ram_reg_i_40__1\ : label is "soft_lutpair483";
  attribute SOFT_HLUTNM of \ram_reg_i_41__2\ : label is "soft_lutpair474";
  attribute SOFT_HLUTNM of \ram_reg_i_43__2\ : label is "soft_lutpair484";
  attribute SOFT_HLUTNM of \ram_reg_i_50__3\ : label is "soft_lutpair483";
  attribute SOFT_HLUTNM of \ram_reg_i_54__3\ : label is "soft_lutpair478";
  attribute SOFT_HLUTNM of \ram_reg_i_59__2\ : label is "soft_lutpair477";
  attribute SOFT_HLUTNM of \ram_reg_i_60__2\ : label is "soft_lutpair479";
  attribute SOFT_HLUTNM of \ram_reg_i_62__2\ : label is "soft_lutpair482";
  attribute SOFT_HLUTNM of \ram_reg_i_65__2\ : label is "soft_lutpair488";
  attribute SOFT_HLUTNM of \ram_reg_i_66__2\ : label is "soft_lutpair487";
  attribute SOFT_HLUTNM of \ram_reg_i_67__2\ : label is "soft_lutpair479";
  attribute SOFT_HLUTNM of \ram_reg_i_68__2\ : label is "soft_lutpair485";
  attribute SOFT_HLUTNM of \ram_reg_i_69__2\ : label is "soft_lutpair481";
  attribute SOFT_HLUTNM of \ram_reg_i_89__0\ : label is "soft_lutpair476";
  attribute SOFT_HLUTNM of \ram_reg_i_91__0\ : label is "soft_lutpair476";
  attribute SOFT_HLUTNM of \ram_reg_i_97__0\ : label is "soft_lutpair485";
begin
  Q(0) <= \^q\(0);
  \ap_CS_fsm_reg[47]_0\(3 downto 0) <= \^ap_cs_fsm_reg[47]_0\(3 downto 0);
\ap_CS_fsm[0]_i_1__8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAEAEE"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage52,
      I1 => \ap_CS_fsm_reg_n_0_[0]\,
      I2 => icmp_ln216_reg_841,
      I3 => ap_enable_reg_pp0_iter1_0,
      I4 => grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_210_1_fu_92_ap_start_reg,
      O => ap_NS_fsm(0)
    );
\ap_CS_fsm[1]_i_10__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage51,
      I1 => ap_CS_fsm_pp0_stage39,
      I2 => ap_CS_fsm_pp0_stage47,
      I3 => ap_CS_fsm_pp0_stage40,
      O => \ap_CS_fsm[1]_i_10__0_n_0\
    );
\ap_CS_fsm[1]_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000080000000"
    )
        port map (
      I0 => \ap_CS_fsm[1]_i_2__1_n_0\,
      I1 => \ap_CS_fsm[1]_i_3__0_n_0\,
      I2 => \ap_CS_fsm[1]_i_4__0_n_0\,
      I3 => \ap_CS_fsm[1]_i_5__0_n_0\,
      I4 => \ap_CS_fsm[1]_i_6__0_n_0\,
      I5 => \ap_CS_fsm[1]_i_7__0_n_0\,
      O => ap_NS_fsm(1)
    );
\ap_CS_fsm[1]_i_2__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000002"
    )
        port map (
      I0 => con192_U_n_19,
      I1 => ap_CS_fsm_pp0_stage8,
      I2 => \ap_CS_fsm_reg_n_0_[26]\,
      I3 => ap_CS_fsm_pp0_stage27,
      I4 => ap_CS_fsm_pp0_stage9,
      O => \ap_CS_fsm[1]_i_2__1_n_0\
    );
\ap_CS_fsm[1]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage25,
      I1 => \ap_CS_fsm_reg_n_0_[7]\,
      I2 => ap_CS_fsm_pp0_stage1,
      I3 => ap_CS_fsm_pp0_stage19,
      I4 => \ap_CS_fsm_reg_n_0_[33]\,
      I5 => ap_CS_fsm_pp0_stage37,
      O => \ap_CS_fsm[1]_i_3__0_n_0\
    );
\ap_CS_fsm[1]_i_4__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => con192_U_n_21,
      I1 => ap_CS_fsm_pp0_stage35,
      I2 => \ap_CS_fsm_reg_n_0_[17]\,
      I3 => ap_CS_fsm_pp0_stage18,
      I4 => ap_CS_fsm_pp0_stage36,
      O => \ap_CS_fsm[1]_i_4__0_n_0\
    );
\ap_CS_fsm[1]_i_5__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF70"
    )
        port map (
      I0 => \ap_CS_fsm_reg_n_0_[0]\,
      I1 => icmp_ln216_reg_841,
      I2 => ap_enable_reg_pp0_iter1_0,
      I3 => grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_210_1_fu_92_ap_start_reg,
      O => \ap_CS_fsm[1]_i_5__0_n_0\
    );
\ap_CS_fsm[1]_i_6__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \ap_CS_fsm_reg_n_0_[6]\,
      I1 => \ap_CS_fsm_reg_n_0_[24]\,
      I2 => \ap_CS_fsm_reg_n_0_[15]\,
      I3 => con192_U_n_18,
      I4 => \ram_reg_i_59__2_n_0\,
      I5 => con192_U_n_20,
      O => \ap_CS_fsm[1]_i_6__0_n_0\
    );
\ap_CS_fsm[1]_i_7__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \ap_CS_fsm[1]_i_8__0_n_0\,
      I1 => \ap_CS_fsm[1]_i_9__0_n_0\,
      I2 => \ap_CS_fsm[1]_i_10__0_n_0\,
      I3 => ap_CS_fsm_pp0_stage38,
      I4 => ap_CS_fsm_pp0_stage44,
      I5 => ap_CS_fsm_pp0_stage43,
      O => \ap_CS_fsm[1]_i_7__0_n_0\
    );
\ap_CS_fsm[1]_i_8__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage46,
      I1 => ap_CS_fsm_pp0_stage45,
      I2 => ap_CS_fsm_pp0_stage42,
      I3 => ap_CS_fsm_pp0_stage41,
      O => \ap_CS_fsm[1]_i_8__0_n_0\
    );
\ap_CS_fsm[1]_i_9__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage52,
      I1 => ap_CS_fsm_pp0_stage48,
      I2 => ap_CS_fsm_pp0_stage50,
      I3 => ap_CS_fsm_pp0_stage49,
      O => \ap_CS_fsm[1]_i_9__0_n_0\
    );
\ap_CS_fsm_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(0),
      Q => \ap_CS_fsm_reg_n_0_[0]\,
      S => ap_rst_n_inv
    );
\ap_CS_fsm_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_CS_fsm_pp0_stage9,
      Q => ap_CS_fsm_pp0_stage10,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_CS_fsm_pp0_stage10,
      Q => ap_CS_fsm_pp0_stage11,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_CS_fsm_pp0_stage11,
      Q => \ap_CS_fsm_reg_n_0_[12]\,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_n_0_[12]\,
      Q => ap_CS_fsm_pp0_stage13,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_CS_fsm_pp0_stage13,
      Q => \ap_CS_fsm_reg_n_0_[14]\,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_n_0_[14]\,
      Q => \ap_CS_fsm_reg_n_0_[15]\,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_n_0_[15]\,
      Q => ap_CS_fsm_pp0_stage16,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_CS_fsm_pp0_stage16,
      Q => \ap_CS_fsm_reg_n_0_[17]\,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_n_0_[17]\,
      Q => ap_CS_fsm_pp0_stage18,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_CS_fsm_pp0_stage18,
      Q => ap_CS_fsm_pp0_stage19,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(1),
      Q => ap_CS_fsm_pp0_stage1,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_CS_fsm_pp0_stage19,
      Q => ap_CS_fsm_pp0_stage20,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_CS_fsm_pp0_stage20,
      Q => ap_CS_fsm_pp0_stage21,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_CS_fsm_pp0_stage21,
      Q => ap_CS_fsm_pp0_stage22,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_CS_fsm_pp0_stage22,
      Q => \ap_CS_fsm_reg_n_0_[23]\,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_n_0_[23]\,
      Q => \ap_CS_fsm_reg_n_0_[24]\,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_n_0_[24]\,
      Q => ap_CS_fsm_pp0_stage25,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_CS_fsm_pp0_stage25,
      Q => \ap_CS_fsm_reg_n_0_[26]\,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_n_0_[26]\,
      Q => ap_CS_fsm_pp0_stage27,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_CS_fsm_pp0_stage27,
      Q => ap_CS_fsm_pp0_stage28,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_CS_fsm_pp0_stage28,
      Q => ap_CS_fsm_pp0_stage29,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_CS_fsm_pp0_stage1,
      Q => ap_CS_fsm_pp0_stage2,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_CS_fsm_pp0_stage29,
      Q => \ap_CS_fsm_reg_n_0_[30]\,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_n_0_[30]\,
      Q => ap_CS_fsm_pp0_stage31,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[32]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_CS_fsm_pp0_stage31,
      Q => ap_CS_fsm_pp0_stage32,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[33]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_CS_fsm_pp0_stage32,
      Q => \ap_CS_fsm_reg_n_0_[33]\,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[34]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_n_0_[33]\,
      Q => \ap_CS_fsm_reg_n_0_[34]\,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[35]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_n_0_[34]\,
      Q => ap_CS_fsm_pp0_stage35,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[36]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_CS_fsm_pp0_stage35,
      Q => ap_CS_fsm_pp0_stage36,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[37]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_CS_fsm_pp0_stage36,
      Q => ap_CS_fsm_pp0_stage37,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[38]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_CS_fsm_pp0_stage37,
      Q => ap_CS_fsm_pp0_stage38,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[39]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_CS_fsm_pp0_stage38,
      Q => ap_CS_fsm_pp0_stage39,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_CS_fsm_pp0_stage2,
      Q => \ap_CS_fsm_reg_n_0_[3]\,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[40]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_CS_fsm_pp0_stage39,
      Q => ap_CS_fsm_pp0_stage40,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[41]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_CS_fsm_pp0_stage40,
      Q => ap_CS_fsm_pp0_stage41,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[42]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_CS_fsm_pp0_stage41,
      Q => ap_CS_fsm_pp0_stage42,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[43]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_CS_fsm_pp0_stage42,
      Q => ap_CS_fsm_pp0_stage43,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[44]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_CS_fsm_pp0_stage43,
      Q => ap_CS_fsm_pp0_stage44,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[45]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_CS_fsm_pp0_stage44,
      Q => ap_CS_fsm_pp0_stage45,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[46]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_CS_fsm_pp0_stage45,
      Q => ap_CS_fsm_pp0_stage46,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[47]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_CS_fsm_pp0_stage46,
      Q => ap_CS_fsm_pp0_stage47,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[48]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_CS_fsm_pp0_stage47,
      Q => ap_CS_fsm_pp0_stage48,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[49]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_CS_fsm_pp0_stage48,
      Q => ap_CS_fsm_pp0_stage49,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_n_0_[3]\,
      Q => ap_CS_fsm_pp0_stage4,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[50]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_CS_fsm_pp0_stage49,
      Q => ap_CS_fsm_pp0_stage50,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[51]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_CS_fsm_pp0_stage50,
      Q => ap_CS_fsm_pp0_stage51,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[52]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_CS_fsm_pp0_stage51,
      Q => ap_CS_fsm_pp0_stage52,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_CS_fsm_pp0_stage4,
      Q => ap_CS_fsm_pp0_stage5,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_CS_fsm_pp0_stage5,
      Q => \ap_CS_fsm_reg_n_0_[6]\,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_n_0_[6]\,
      Q => \ap_CS_fsm_reg_n_0_[7]\,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_n_0_[7]\,
      Q => ap_CS_fsm_pp0_stage8,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_CS_fsm_pp0_stage8,
      Q => ap_CS_fsm_pp0_stage9,
      R => ap_rst_n_inv
    );
\ap_enable_reg_pp0_iter0_reg_i_1__14\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter0_reg,
      I1 => \ap_CS_fsm_reg_n_0_[0]\,
      I2 => grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_210_1_fu_92_ap_start_reg,
      O => \ap_enable_reg_pp0_iter0_reg_i_1__14_n_0\
    );
ap_enable_reg_pp0_iter0_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_enable_reg_pp0_iter0_reg_i_1__14_n_0\,
      Q => ap_enable_reg_pp0_iter0_reg,
      R => ap_rst_n_inv
    );
\ap_enable_reg_pp0_iter1_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000088AAA0008800"
    )
        port map (
      I0 => ap_rst_n,
      I1 => ap_enable_reg_pp0_iter0_reg,
      I2 => grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_210_1_fu_92_ap_start_reg,
      I3 => ap_CS_fsm_pp0_stage52,
      I4 => \ap_CS_fsm_reg_n_0_[0]\,
      I5 => ap_enable_reg_pp0_iter1_0,
      O => \ap_enable_reg_pp0_iter1_i_1__2_n_0\
    );
ap_enable_reg_pp0_iter1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_enable_reg_pp0_iter1_i_1__2_n_0\,
      Q => ap_enable_reg_pp0_iter1_0,
      R => '0'
    );
\ap_loop_exit_ready_pp0_iter1_reg_i_1__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFC00A0A00000A0A"
    )
        port map (
      I0 => ap_loop_exit_ready_pp0_iter1_reg,
      I1 => grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_210_1_fu_92_ap_start_reg,
      I2 => \ap_CS_fsm_reg_n_0_[0]\,
      I3 => ap_enable_reg_pp0_iter0_reg,
      I4 => ap_CS_fsm_pp0_stage52,
      I5 => icmp_ln216_reg_841,
      O => \ap_loop_exit_ready_pp0_iter1_reg_i_1__6_n_0\
    );
ap_loop_exit_ready_pp0_iter1_reg_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \ap_loop_exit_ready_pp0_iter1_reg_i_1__6_n_0\,
      Q => ap_loop_exit_ready_pp0_iter1_reg,
      R => '0'
    );
con192_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_ClefiaKeySet192_Pipeline_VITIS_LOOP_210_1_con192_ROM_AUTO_1R
     port map (
      ADDRARDADDR(6 downto 2) => sel(7 downto 3),
      ADDRARDADDR(1 downto 0) => sel(1 downto 0),
      ADDRBWRADDR(8 downto 0) => ADDRBWRADDR(8 downto 0),
      D(7 downto 0) => grp_fu_302_p2_0(7 downto 0),
      DOADO(7 downto 0) => q0_reg(7 downto 0),
      DOBDO(7 downto 0) => DOBDO(7 downto 0),
      Q(20) => ap_CS_fsm_pp0_stage32,
      Q(19) => ap_CS_fsm_pp0_stage31,
      Q(18) => \ap_CS_fsm_reg_n_0_[30]\,
      Q(17) => ap_CS_fsm_pp0_stage29,
      Q(16) => ap_CS_fsm_pp0_stage28,
      Q(15) => \ap_CS_fsm_reg_n_0_[23]\,
      Q(14) => ap_CS_fsm_pp0_stage22,
      Q(13) => ap_CS_fsm_pp0_stage21,
      Q(12) => ap_CS_fsm_pp0_stage20,
      Q(11) => ap_CS_fsm_pp0_stage19,
      Q(10) => \ap_CS_fsm_reg_n_0_[14]\,
      Q(9) => ap_CS_fsm_pp0_stage13,
      Q(8) => \ap_CS_fsm_reg_n_0_[12]\,
      Q(7) => ap_CS_fsm_pp0_stage11,
      Q(6) => ap_CS_fsm_pp0_stage10,
      Q(5) => ap_CS_fsm_pp0_stage5,
      Q(4) => ap_CS_fsm_pp0_stage4,
      Q(3) => \ap_CS_fsm_reg_n_0_[3]\,
      Q(2) => ap_CS_fsm_pp0_stage2,
      Q(1) => ap_CS_fsm_pp0_stage1,
      Q(0) => \ap_CS_fsm_reg_n_0_[0]\,
      \ap_CS_fsm_reg[12]\ => con192_U_n_21,
      \ap_CS_fsm_reg[14]\ => con192_U_n_20,
      \ap_CS_fsm_reg[19]\ => con192_U_n_17,
      \ap_CS_fsm_reg[3]\ => con192_U_n_19,
      \ap_CS_fsm_reg[5]\ => con192_U_n_18,
      ap_clk => ap_clk,
      ap_enable_reg_pp0_iter0_reg => ap_enable_reg_pp0_iter0_reg,
      con192_address01 => con192_address01,
      con192_ce0 => con192_ce0,
      grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_112_fu_118_ap_start_reg => grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_112_fu_118_ap_start_reg,
      grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_210_1_fu_92_ap_start_reg => grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_210_1_fu_92_ap_start_reg,
      \idx41_load_reg_845_reg[7]\(3) => con192_U_n_38,
      \idx41_load_reg_845_reg[7]\(2) => con192_U_n_39,
      \idx41_load_reg_845_reg[7]\(1) => con192_U_n_40,
      \idx41_load_reg_845_reg[7]\(0) => con192_U_n_41,
      q0_reg_0(7 downto 0) => xor_ln124_60_fu_514_p2(7 downto 0),
      q0_reg_1(7 downto 0) => grp_fu_302_p2(7 downto 0),
      q0_reg_2(7 downto 0) => xor_ln124_3_fu_556_p2(7 downto 0),
      q0_reg_3 => \ram_reg_i_26__2_n_0\,
      \reg_308_reg[7]\(7) => grp_ClefiaF0Xor_1_fu_722_n_71,
      \reg_308_reg[7]\(6) => grp_ClefiaF0Xor_1_fu_722_n_72,
      \reg_308_reg[7]\(5) => grp_ClefiaF0Xor_1_fu_722_n_73,
      \reg_308_reg[7]\(4) => grp_ClefiaF0Xor_1_fu_722_n_74,
      \reg_308_reg[7]\(3) => grp_ClefiaF0Xor_1_fu_722_n_75,
      \reg_308_reg[7]\(2) => grp_ClefiaF0Xor_1_fu_722_n_76,
      \reg_308_reg[7]\(1) => grp_ClefiaF0Xor_1_fu_722_n_77,
      \reg_308_reg[7]\(0) => grp_ClefiaF0Xor_1_fu_722_n_78,
      \reg_308_reg[7]_0\(7) => grp_ClefiaF1Xor_1_fu_743_n_64,
      \reg_308_reg[7]_0\(6) => grp_ClefiaF1Xor_1_fu_743_n_65,
      \reg_308_reg[7]_0\(5) => grp_ClefiaF1Xor_1_fu_743_n_66,
      \reg_308_reg[7]_0\(4) => grp_ClefiaF1Xor_1_fu_743_n_67,
      \reg_308_reg[7]_0\(3) => grp_ClefiaF1Xor_1_fu_743_n_68,
      \reg_308_reg[7]_0\(2) => grp_ClefiaF1Xor_1_fu_743_n_69,
      \reg_308_reg[7]_0\(1) => grp_ClefiaF1Xor_1_fu_743_n_70,
      \reg_308_reg[7]_0\(0) => grp_ClefiaF1Xor_1_fu_743_n_71,
      \rk_offset_read_reg_972_reg[7]\(3 downto 0) => idx41_load_reg_845(7 downto 4),
      \rk_offset_read_reg_972_reg[7]_0\(3 downto 0) => idx41_fu_118_reg(7 downto 4),
      \xor_ln124_3_reg_1242_reg[7]\(7 downto 0) => src_load_17_reg_1202(7 downto 0),
      \xor_ln124_60_reg_1084_reg[7]\(7 downto 0) => src_load_45_reg_1043(7 downto 0)
    );
flow_control_loop_pipe_sequential_init_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_flow_control_loop_pipe_sequential_init_15
     port map (
      Q(1) => ap_CS_fsm_pp0_stage52,
      Q(0) => \ap_CS_fsm_reg_n_0_[0]\,
      SR(0) => idx41_fu_1180,
      add_ln210_fu_783_p2(2 downto 0) => add_ln210_fu_783_p2(2 downto 0),
      ap_clk => ap_clk,
      ap_done_cache_reg_0 => ap_done_cache_reg,
      ap_loop_exit_ready_pp0_iter1_reg => ap_loop_exit_ready_pp0_iter1_reg,
      ap_loop_init_int_reg_0 => flow_control_loop_pipe_sequential_init_U_n_7,
      ap_loop_init_int_reg_1 => \ram_reg_i_26__2_n_0\,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_210_1_fu_92_ap_start_reg => grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_210_1_fu_92_ap_start_reg,
      icmp_ln216_reg_841 => icmp_ln216_reg_841,
      r_assign_fu_122_reg(3 downto 0) => r_assign_fu_122_reg(3 downto 0),
      \r_assign_fu_122_reg[3]_0\ => flow_control_loop_pipe_sequential_init_U_n_1,
      \r_assign_fu_122_reg[3]_1\ => \r_assign_fu_122[3]_i_3__0_n_0\,
      r_assign_fu_122_reg_3_sp_1 => flow_control_loop_pipe_sequential_init_U_n_0
    );
grp_ClefiaF0Xor_1_fu_722: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_ClefiaF0Xor_1
     port map (
      ADDRARDADDR(4 downto 0) => sel(7 downto 3),
      ADDRBWRADDR(7 downto 0) => sel_1(7 downto 0),
      D(3) => con192_U_n_38,
      D(2) => con192_U_n_39,
      D(1) => con192_U_n_40,
      D(0) => con192_U_n_41,
      DOADO(7 downto 0) => DOADO(7 downto 0),
      DOBDO(7 downto 0) => \clefia_s0_U/q0_reg\(7 downto 0),
      E(0) => reg_3080,
      Q(1) => ap_CS_fsm_pp0_stage3,
      Q(0) => \^q\(0),
      \ap_CS_fsm_reg[18]\ => grp_ClefiaF0Xor_1_fu_722_n_70,
      \ap_CS_fsm_reg[37]\ => grp_ClefiaF0Xor_1_fu_722_n_50,
      \ap_CS_fsm_reg[37]_0\ => grp_ClefiaF0Xor_1_fu_722_n_51,
      \ap_CS_fsm_reg[3]_0\(1 downto 0) => \ap_CS_fsm_reg[3]_0\(1 downto 0),
      \ap_CS_fsm_reg[3]_1\ => grp_ClefiaF0Xor_1_fu_722_n_34,
      \ap_CS_fsm_reg[3]_10\ => grp_ClefiaF0Xor_1_fu_722_n_43,
      \ap_CS_fsm_reg[3]_11\ => grp_ClefiaF0Xor_1_fu_722_n_44,
      \ap_CS_fsm_reg[3]_12\ => grp_ClefiaF0Xor_1_fu_722_n_45,
      \ap_CS_fsm_reg[3]_13\ => grp_ClefiaF0Xor_1_fu_722_n_46,
      \ap_CS_fsm_reg[3]_14\ => grp_ClefiaF0Xor_1_fu_722_n_47,
      \ap_CS_fsm_reg[3]_15\ => grp_ClefiaF0Xor_1_fu_722_n_48,
      \ap_CS_fsm_reg[3]_16\ => grp_ClefiaF0Xor_1_fu_722_n_49,
      \ap_CS_fsm_reg[3]_17\ => grp_ClefiaF0Xor_1_fu_722_n_69,
      \ap_CS_fsm_reg[3]_2\ => grp_ClefiaF0Xor_1_fu_722_n_35,
      \ap_CS_fsm_reg[3]_3\ => grp_ClefiaF0Xor_1_fu_722_n_36,
      \ap_CS_fsm_reg[3]_4\ => grp_ClefiaF0Xor_1_fu_722_n_37,
      \ap_CS_fsm_reg[3]_5\ => grp_ClefiaF0Xor_1_fu_722_n_38,
      \ap_CS_fsm_reg[3]_6\ => grp_ClefiaF0Xor_1_fu_722_n_39,
      \ap_CS_fsm_reg[3]_7\ => grp_ClefiaF0Xor_1_fu_722_n_40,
      \ap_CS_fsm_reg[3]_8\ => grp_ClefiaF0Xor_1_fu_722_n_41,
      \ap_CS_fsm_reg[3]_9\ => grp_ClefiaF0Xor_1_fu_722_n_42,
      \ap_CS_fsm_reg[40]\ => grp_ClefiaF0Xor_1_fu_722_n_33,
      \ap_CS_fsm_reg[43]\(0) => \^ap_cs_fsm_reg[47]_0\(0),
      \ap_CS_fsm_reg[5]\(0) => \ap_CS_fsm_reg[5]_0\(0),
      ap_clk => ap_clk,
      ap_enable_reg_pp0_iter0_reg => ap_enable_reg_pp0_iter0_reg,
      ap_enable_reg_pp0_iter2_reg_0 => grp_ClefiaF0Xor_1_fu_722_n_18,
      ap_enable_reg_pp0_iter2_reg_1 => grp_ClefiaF0Xor_1_fu_722_n_21,
      \ap_port_reg_dst_offset_reg[4]_0\ => grp_ClefiaF0Xor_1_fu_722_n_22,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      clefia_s0_ce0 => clefia_s0_ce0,
      clefia_s1_ce0 => clefia_s1_ce0,
      con192_address01 => con192_address01,
      \dst_offset_read_reg_1002_reg[4]_0\ => grp_ClefiaF0Xor_1_fu_722_n_23,
      fin_ce1 => fin_ce1,
      fout_ce0 => fout_ce0,
      fout_ce1 => fout_ce1,
      grp_ClefiaF0Xor_1_fu_722_ap_start_reg => grp_ClefiaF0Xor_1_fu_722_ap_start_reg,
      grp_ClefiaF0Xor_1_fu_722_ap_start_reg_reg => grp_ClefiaF0Xor_1_fu_722_n_31,
      grp_ClefiaF0Xor_1_fu_722_ap_start_reg_reg_0 => grp_ClefiaF0Xor_1_fu_722_n_32,
      grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_116_19_fu_112_ap_start_reg => grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_116_19_fu_112_ap_start_reg,
      grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_210_1_fu_92_ap_start_reg => grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_210_1_fu_92_ap_start_reg,
      q0_reg_1(7 downto 0) => \clefia_s1_U/q0_reg\(7 downto 0),
      q0_reg_2(4) => grp_ClefiaF0Xor_1_fu_722_n_62,
      q0_reg_2(3) => x_assign_9_fu_887_p3(4),
      q0_reg_2(2) => grp_ClefiaF0Xor_1_fu_722_n_64,
      q0_reg_2(1) => grp_ClefiaF0Xor_1_fu_722_n_65,
      q0_reg_2(0) => grp_ClefiaF0Xor_1_fu_722_n_66,
      q0_reg_3(1) => grp_ClefiaF0Xor_1_fu_722_n_67,
      q0_reg_3(0) => grp_ClefiaF0Xor_1_fu_722_n_68,
      q0_reg_4(7) => grp_ClefiaF1Xor_1_fu_743_n_38,
      q0_reg_4(6) => grp_ClefiaF1Xor_1_fu_743_n_39,
      q0_reg_4(5) => grp_ClefiaF1Xor_1_fu_743_n_40,
      q0_reg_4(4) => grp_ClefiaF1Xor_1_fu_743_n_41,
      q0_reg_4(3) => grp_ClefiaF1Xor_1_fu_743_n_42,
      q0_reg_4(2) => grp_ClefiaF1Xor_1_fu_743_n_43,
      q0_reg_4(1) => grp_ClefiaF1Xor_1_fu_743_n_44,
      q0_reg_4(0) => grp_ClefiaF1Xor_1_fu_743_n_45,
      q0_reg_5 => grp_ClefiaF1Xor_1_fu_743_n_54,
      q0_reg_6 => grp_ClefiaF1Xor_1_fu_743_n_55,
      q0_reg_7 => grp_ClefiaF1Xor_1_fu_743_n_56,
      q0_reg_8 => grp_ClefiaF1Xor_1_fu_743_n_57,
      q0_reg_9 => grp_ClefiaF1Xor_1_fu_743_n_58,
      ram_reg(7) => ap_CS_fsm_pp0_stage41,
      ram_reg(6) => ap_CS_fsm_pp0_stage40,
      ram_reg(5) => ap_CS_fsm_pp0_stage39,
      ram_reg(4) => ap_CS_fsm_pp0_stage38,
      ram_reg(3) => ap_CS_fsm_pp0_stage37,
      ram_reg(2) => ap_CS_fsm_pp0_stage19,
      ram_reg(1) => ap_CS_fsm_pp0_stage18,
      ram_reg(0) => \ap_CS_fsm_reg_n_0_[0]\,
      ram_reg_0(1 downto 0) => ram_reg(3 downto 2),
      ram_reg_1 => \ram_reg_i_29__3_n_0\,
      ram_reg_10 => \ram_reg_i_46__3_n_0\,
      ram_reg_11 => \ram_reg_i_47__3_n_0\,
      ram_reg_12 => \ram_reg_i_104__0_n_0\,
      ram_reg_13 => grp_ClefiaF1Xor_1_fu_743_n_9,
      ram_reg_14 => \ram_reg_i_106__0_n_0\,
      ram_reg_15 => \ram_reg_i_43__2_n_0\,
      ram_reg_16 => \ram_reg_i_46__2_n_0\,
      ram_reg_17 => \ram_reg_i_30__1_n_0\,
      ram_reg_18(1 downto 0) => ram_reg_1(1 downto 0),
      ram_reg_19 => \ram_reg_i_36__2_n_0\,
      ram_reg_2 => \ram_reg_i_30__2_n_0\,
      ram_reg_20 => grp_ClefiaF1Xor_1_fu_743_n_37,
      ram_reg_21 => \ram_reg_i_70__2_n_0\,
      ram_reg_22 => \ram_reg_i_57__3_n_0\,
      ram_reg_23 => \ram_reg_i_37__3_n_0\,
      ram_reg_24 => grp_ClefiaF1Xor_1_fu_743_n_5,
      ram_reg_25 => \ram_reg_i_22__3_n_0\,
      ram_reg_26 => \ram_reg_i_24__3_n_0\,
      ram_reg_27 => grp_ClefiaF1Xor_1_fu_743_n_6,
      ram_reg_28 => \ram_reg_i_52__3_n_0\,
      ram_reg_29 => \ram_reg_i_40__1_n_0\,
      ram_reg_3 => \ram_reg_i_32__3_n_0\,
      ram_reg_30 => \ram_reg_i_41__2_n_0\,
      ram_reg_31 => \ram_reg_i_42__1_n_0\,
      ram_reg_32 => \ram_reg_i_68__2_n_0\,
      ram_reg_33 => \ram_reg_i_69__2_n_0\,
      ram_reg_34 => grp_ClefiaF1Xor_1_fu_743_n_17,
      ram_reg_35 => \ap_CS_fsm[1]_i_4__0_n_0\,
      ram_reg_4 => grp_ClefiaF1Xor_1_fu_743_n_36,
      ram_reg_5 => \ap_CS_fsm[1]_i_2__1_n_0\,
      ram_reg_6 => \ram_reg_i_26__2_n_0\,
      ram_reg_7 => \ram_reg_i_91__0_n_0\,
      ram_reg_8(0) => ram_reg_0(0),
      ram_reg_9 => \ram_reg_i_50__3_n_0\,
      \ram_reg_i_49__3_0\ => \ram_reg_i_58__3_n_0\,
      \reg_297_reg[7]_0\(7) => grp_ClefiaF0Xor_1_fu_722_n_71,
      \reg_297_reg[7]_0\(6) => grp_ClefiaF0Xor_1_fu_722_n_72,
      \reg_297_reg[7]_0\(5) => grp_ClefiaF0Xor_1_fu_722_n_73,
      \reg_297_reg[7]_0\(4) => grp_ClefiaF0Xor_1_fu_722_n_74,
      \reg_297_reg[7]_0\(3) => grp_ClefiaF0Xor_1_fu_722_n_75,
      \reg_297_reg[7]_0\(2) => grp_ClefiaF0Xor_1_fu_722_n_76,
      \reg_297_reg[7]_0\(1) => grp_ClefiaF0Xor_1_fu_722_n_77,
      \reg_297_reg[7]_0\(0) => grp_ClefiaF0Xor_1_fu_722_n_78,
      \reg_297_reg[7]_1\(7 downto 0) => \reg_297_reg[7]\(7 downto 0),
      \reg_308_reg[7]_0\(7 downto 0) => grp_fu_302_p2_0(7 downto 0),
      \src_load_45_reg_1043_reg[7]_0\(7 downto 0) => src_load_45_reg_1043(7 downto 0),
      \src_load_45_reg_1043_reg[7]_1\(7 downto 0) => \src_load_17_reg_1202_reg[7]\(7 downto 0),
      \src_offset_read_reg_977_reg[4]_0\ => grp_ClefiaF0Xor_1_fu_722_n_29,
      \trunc_ln134_31_reg_1232_reg[5]\(4 downto 0) => xor_ln180_fu_684_p2(4 downto 0),
      \xor_ln124_60_reg_1084_reg[7]_0\(7 downto 0) => xor_ln124_60_fu_514_p2(7 downto 0),
      \xor_ln124_reg_1018_reg[7]_0\(7 downto 0) => D(7 downto 0),
      \xor_ln180_reg_1267_reg[3]\(3 downto 0) => x_assign_10_reg_1227(3 downto 0),
      \xor_ln180_reg_1267_reg[4]\(0) => or_ln134_7_fu_961_p3(6)
    );
grp_ClefiaF0Xor_1_fu_722_ap_start_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => grp_ClefiaF0Xor_1_fu_722_n_70,
      Q => grp_ClefiaF0Xor_1_fu_722_ap_start_reg,
      R => ap_rst_n_inv
    );
grp_ClefiaF1Xor_1_fu_743: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_ClefiaF1Xor_1
     port map (
      ADDRARDADDR(2) => ADDRARDADDR(3),
      ADDRARDADDR(1 downto 0) => ADDRARDADDR(1 downto 0),
      ADDRBWRADDR(7 downto 0) => sel_1(7 downto 0),
      D(0) => or_ln134_7_fu_961_p3(6),
      DIADI(7 downto 0) => DIADI(7 downto 0),
      DIBDI(7 downto 0) => DIBDI(7 downto 0),
      DOADO(7 downto 0) => DOADO(7 downto 0),
      DOBDO(7 downto 0) => \clefia_s0_U/q0_reg\(7 downto 0),
      E(0) => reg_3080,
      Q(0) => \ap_CS_fsm_reg[2]_0\(0),
      WEA(0) => WEA(0),
      \ap_CS_fsm_reg[1]_0\ => grp_ClefiaF1Xor_1_fu_743_n_6,
      \ap_CS_fsm_reg[1]_1\ => grp_ClefiaF1Xor_1_fu_743_n_37,
      \ap_CS_fsm_reg[1]_2\ => grp_ClefiaF1Xor_1_fu_743_n_54,
      \ap_CS_fsm_reg[27]\ => grp_ClefiaF1Xor_1_fu_743_n_59,
      \ap_CS_fsm_reg[2]_0\ => grp_ClefiaF1Xor_1_fu_743_n_17,
      \ap_CS_fsm_reg[3]_0\ => grp_ClefiaF1Xor_1_fu_743_n_5,
      \ap_CS_fsm_reg[3]_1\(0) => \ap_CS_fsm_reg[3]_0\(3),
      \ap_CS_fsm_reg[3]_2\(1 downto 0) => sel(1 downto 0),
      \ap_CS_fsm_reg[3]_3\ => grp_ClefiaF1Xor_1_fu_743_n_36,
      \ap_CS_fsm_reg[3]_4\ => grp_ClefiaF1Xor_1_fu_743_n_55,
      \ap_CS_fsm_reg[3]_5\ => grp_ClefiaF1Xor_1_fu_743_n_56,
      \ap_CS_fsm_reg[3]_6\ => grp_ClefiaF1Xor_1_fu_743_n_57,
      \ap_CS_fsm_reg[3]_7\ => grp_ClefiaF1Xor_1_fu_743_n_58,
      \ap_CS_fsm_reg[47]\(1) => \^ap_cs_fsm_reg[47]_0\(3),
      \ap_CS_fsm_reg[47]\(0) => \^ap_cs_fsm_reg[47]_0\(1),
      \ap_CS_fsm_reg[5]\(0) => \ap_CS_fsm_reg[5]_0\(1),
      ap_clk => ap_clk,
      ap_enable_reg_pp0_iter1 => ap_enable_reg_pp0_iter1,
      ap_enable_reg_pp0_iter2_reg_0 => grp_ClefiaF1Xor_1_fu_743_n_9,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      clefia_s0_ce0 => clefia_s0_ce0,
      clefia_s1_ce0 => clefia_s1_ce0,
      con192_address01 => con192_address01,
      con192_ce0 => con192_ce0,
      fin_ce0 => fin_ce0,
      grp_ClefiaF1Xor_1_fu_743_ap_start_reg => grp_ClefiaF1Xor_1_fu_743_ap_start_reg,
      grp_ClefiaF1Xor_1_fu_743_ap_start_reg_reg => \ram_reg_i_26__2_n_0\,
      q0_reg => con192_U_n_17,
      q0_reg_0 => grp_ClefiaF0Xor_1_fu_722_n_32,
      q0_reg_1(1) => ap_CS_fsm_pp0_stage3,
      q0_reg_1(0) => \^q\(0),
      q0_reg_2 => grp_ClefiaF0Xor_1_fu_722_n_69,
      ram_reg(6) => ap_CS_fsm_pp0_stage43,
      ram_reg(5) => ap_CS_fsm_pp0_stage42,
      ram_reg(4) => ap_CS_fsm_pp0_stage41,
      ram_reg(3) => ap_CS_fsm_pp0_stage37,
      ram_reg(2) => ap_CS_fsm_pp0_stage28,
      ram_reg(1) => ap_CS_fsm_pp0_stage27,
      ram_reg(0) => ap_CS_fsm_pp0_stage9,
      ram_reg_0 => \ram_reg_i_34__2_n_0\,
      ram_reg_1 => \ram_reg_i_35__11_n_0\,
      ram_reg_10 => \ram_reg_i_89__0_n_0\,
      ram_reg_11 => grp_ClefiaF0Xor_1_fu_722_n_23,
      ram_reg_12 => grp_ClefiaF0Xor_1_fu_722_n_51,
      ram_reg_13 => \ram_reg_i_46__3_n_0\,
      ram_reg_14 => \ram_reg_i_47__3_n_0\,
      ram_reg_15 => \ram_reg_i_97__0_n_0\,
      ram_reg_16 => \ram_reg_i_28__2_n_0\,
      ram_reg_17 => \ram_reg_i_47__2_n_0\,
      ram_reg_18 => grp_ClefiaF0Xor_1_fu_722_n_29,
      ram_reg_19(0) => ram_reg_1(3),
      ram_reg_2 => \ram_reg_i_36__3_n_0\,
      ram_reg_20 => \ram_reg_i_29__2_n_0\,
      ram_reg_21 => \ram_reg_i_30__1_n_0\,
      ram_reg_22 => \ram_reg_i_31__2_n_0\,
      ram_reg_23 => \ram_reg_i_22__3_n_0\,
      ram_reg_24 => grp_ClefiaF0Xor_1_fu_722_n_31,
      ram_reg_25 => \ram_reg_i_24__3_n_0\,
      ram_reg_26 => \ram_reg_i_37__3_n_0\,
      ram_reg_27 => grp_ClefiaF0Xor_1_fu_722_n_33,
      ram_reg_28 => \ram_reg_i_40__1_n_0\,
      ram_reg_29 => \ram_reg_i_41__2_n_0\,
      ram_reg_3 => grp_ClefiaF0Xor_1_fu_722_n_22,
      ram_reg_30 => \ram_reg_i_42__1_n_0\,
      ram_reg_31 => grp_ClefiaF0Xor_1_fu_722_n_34,
      ram_reg_32 => grp_ClefiaF0Xor_1_fu_722_n_35,
      ram_reg_33 => grp_ClefiaF0Xor_1_fu_722_n_36,
      ram_reg_34 => grp_ClefiaF0Xor_1_fu_722_n_37,
      ram_reg_35 => grp_ClefiaF0Xor_1_fu_722_n_38,
      ram_reg_36 => grp_ClefiaF0Xor_1_fu_722_n_39,
      ram_reg_37 => grp_ClefiaF0Xor_1_fu_722_n_40,
      ram_reg_38 => grp_ClefiaF0Xor_1_fu_722_n_41,
      ram_reg_39 => grp_ClefiaF0Xor_1_fu_722_n_42,
      ram_reg_4 => \ram_reg_i_39__3_n_0\,
      ram_reg_40 => grp_ClefiaF0Xor_1_fu_722_n_43,
      ram_reg_41 => grp_ClefiaF0Xor_1_fu_722_n_44,
      ram_reg_42 => grp_ClefiaF0Xor_1_fu_722_n_45,
      ram_reg_43 => grp_ClefiaF0Xor_1_fu_722_n_46,
      ram_reg_44 => grp_ClefiaF0Xor_1_fu_722_n_47,
      ram_reg_45 => grp_ClefiaF0Xor_1_fu_722_n_48,
      ram_reg_46 => grp_ClefiaF0Xor_1_fu_722_n_49,
      ram_reg_47 => \ram_reg_i_43__11_n_0\,
      ram_reg_48 => \ram_reg_i_42__2_n_0\,
      ram_reg_49 => grp_ClefiaF0Xor_1_fu_722_n_50,
      ram_reg_5 => \ap_CS_fsm[1]_i_4__0_n_0\,
      ram_reg_50 => \ram_reg_i_56__2_n_0\,
      ram_reg_6(2 downto 1) => ram_reg(3 downto 2),
      ram_reg_6(0) => ram_reg(0),
      ram_reg_7 => grp_ClefiaF0Xor_1_fu_722_n_21,
      ram_reg_8 => \ram_reg_i_32__3_n_0\,
      ram_reg_9(0) => ram_reg_0(1),
      \ram_reg_i_48__2_0\ => \ram_reg_i_104__0_n_0\,
      \ram_reg_i_48__2_1\ => grp_ClefiaF0Xor_1_fu_722_n_18,
      \reg_297_reg[7]_0\(7) => grp_ClefiaF1Xor_1_fu_743_n_64,
      \reg_297_reg[7]_0\(6) => grp_ClefiaF1Xor_1_fu_743_n_65,
      \reg_297_reg[7]_0\(5) => grp_ClefiaF1Xor_1_fu_743_n_66,
      \reg_297_reg[7]_0\(4) => grp_ClefiaF1Xor_1_fu_743_n_67,
      \reg_297_reg[7]_0\(3) => grp_ClefiaF1Xor_1_fu_743_n_68,
      \reg_297_reg[7]_0\(2) => grp_ClefiaF1Xor_1_fu_743_n_69,
      \reg_297_reg[7]_0\(1) => grp_ClefiaF1Xor_1_fu_743_n_70,
      \reg_297_reg[7]_0\(0) => grp_ClefiaF1Xor_1_fu_743_n_71,
      \reg_297_reg[7]_1\(7 downto 0) => \reg_297_reg[7]_0\(7 downto 0),
      \reg_308_reg[7]_0\(7) => grp_ClefiaF1Xor_1_fu_743_n_38,
      \reg_308_reg[7]_0\(6) => grp_ClefiaF1Xor_1_fu_743_n_39,
      \reg_308_reg[7]_0\(5) => grp_ClefiaF1Xor_1_fu_743_n_40,
      \reg_308_reg[7]_0\(4) => grp_ClefiaF1Xor_1_fu_743_n_41,
      \reg_308_reg[7]_0\(3) => grp_ClefiaF1Xor_1_fu_743_n_42,
      \reg_308_reg[7]_0\(2) => grp_ClefiaF1Xor_1_fu_743_n_43,
      \reg_308_reg[7]_0\(1) => grp_ClefiaF1Xor_1_fu_743_n_44,
      \reg_308_reg[7]_0\(0) => grp_ClefiaF1Xor_1_fu_743_n_45,
      \reg_308_reg[7]_1\(7 downto 0) => grp_fu_302_p2(7 downto 0),
      \rk_offset_read_reg_1131_reg[7]_0\(3 downto 0) => idx41_load_reg_845(7 downto 4),
      \src_load_17_reg_1202_reg[7]_0\(7 downto 0) => src_load_17_reg_1202(7 downto 0),
      \src_load_17_reg_1202_reg[7]_1\(7 downto 0) => \src_load_17_reg_1202_reg[7]\(7 downto 0),
      \trunc_ln134_24_reg_1257_reg[5]_0\(4) => grp_ClefiaF0Xor_1_fu_722_n_62,
      \trunc_ln134_24_reg_1257_reg[5]_0\(3) => x_assign_9_fu_887_p3(4),
      \trunc_ln134_24_reg_1257_reg[5]_0\(2) => grp_ClefiaF0Xor_1_fu_722_n_64,
      \trunc_ln134_24_reg_1257_reg[5]_0\(1) => grp_ClefiaF0Xor_1_fu_722_n_65,
      \trunc_ln134_24_reg_1257_reg[5]_0\(0) => grp_ClefiaF0Xor_1_fu_722_n_66,
      \x_assign_10_reg_1227_reg[3]_0\(3 downto 0) => x_assign_10_reg_1227(3 downto 0),
      \x_assign_8_reg_1304_reg[3]_0\(1) => grp_ClefiaF0Xor_1_fu_722_n_67,
      \x_assign_8_reg_1304_reg[3]_0\(0) => grp_ClefiaF0Xor_1_fu_722_n_68,
      \xor_ln124_3_reg_1242_reg[7]_0\(7 downto 0) => xor_ln124_3_fu_556_p2(7 downto 0),
      \xor_ln124_reg_1177_reg[7]_0\(7 downto 0) => D(7 downto 0),
      \xor_ln180_reg_1267_reg[4]_0\(4 downto 0) => xor_ln180_fu_684_p2(4 downto 0),
      \z_reg_1217_reg[7]_0\(7 downto 0) => \clefia_s1_U/q0_reg\(7 downto 0)
    );
grp_ClefiaF1Xor_1_fu_743_ap_start_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => grp_ClefiaF1Xor_1_fu_743_n_59,
      Q => grp_ClefiaF1Xor_1_fu_743_ap_start_reg,
      R => ap_rst_n_inv
    );
grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_210_1_fu_92_ap_start_reg_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFBFBFFFAAAAAAAA"
    )
        port map (
      I0 => ram_reg(1),
      I1 => icmp_ln216_reg_841,
      I2 => ap_CS_fsm_pp0_stage52,
      I3 => ap_enable_reg_pp0_iter0_reg,
      I4 => \ap_CS_fsm_reg_n_0_[0]\,
      I5 => grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_210_1_fu_92_ap_start_reg,
      O => \ap_CS_fsm_reg[2]_1\
    );
\icmp_ln216_reg_841_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => flow_control_loop_pipe_sequential_init_U_n_7,
      Q => icmp_ln216_reg_841,
      R => '0'
    );
\idx41_fu_118[4]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => idx41_fu_118_reg(4),
      O => add_ln215_fu_798_p2(4)
    );
\idx41_fu_118[5]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => idx41_fu_118_reg(4),
      I1 => idx41_fu_118_reg(5),
      O => add_ln215_fu_798_p2(5)
    );
\idx41_fu_118[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => idx41_fu_118_reg(6),
      I1 => idx41_fu_118_reg(5),
      I2 => idx41_fu_118_reg(4),
      O => add_ln215_fu_798_p2(6)
    );
\idx41_fu_118[7]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000B800"
    )
        port map (
      I0 => grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_210_1_fu_92_ap_start_reg,
      I1 => \ap_CS_fsm_reg_n_0_[0]\,
      I2 => ap_enable_reg_pp0_iter0_reg,
      I3 => ap_CS_fsm_pp0_stage1,
      I4 => icmp_ln216_reg_841,
      O => idx41_fu_11801_out
    );
\idx41_fu_118[7]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => idx41_fu_118_reg(7),
      I1 => idx41_fu_118_reg(4),
      I2 => idx41_fu_118_reg(5),
      I3 => idx41_fu_118_reg(6),
      O => add_ln215_fu_798_p2(7)
    );
\idx41_fu_118_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => idx41_fu_11801_out,
      D => add_ln215_fu_798_p2(4),
      Q => idx41_fu_118_reg(4),
      R => idx41_fu_1180
    );
\idx41_fu_118_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => idx41_fu_11801_out,
      D => add_ln215_fu_798_p2(5),
      Q => idx41_fu_118_reg(5),
      R => idx41_fu_1180
    );
\idx41_fu_118_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => idx41_fu_11801_out,
      D => add_ln215_fu_798_p2(6),
      Q => idx41_fu_118_reg(6),
      R => idx41_fu_1180
    );
\idx41_fu_118_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => idx41_fu_11801_out,
      D => add_ln215_fu_798_p2(7),
      Q => idx41_fu_118_reg(7),
      R => idx41_fu_1180
    );
\idx41_load_reg_845_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage1,
      D => idx41_fu_118_reg(4),
      Q => idx41_load_reg_845(4),
      R => '0'
    );
\idx41_load_reg_845_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage1,
      D => idx41_fu_118_reg(5),
      Q => idx41_load_reg_845(5),
      R => '0'
    );
\idx41_load_reg_845_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage1,
      D => idx41_fu_118_reg(6),
      Q => idx41_load_reg_845(6),
      R => '0'
    );
\idx41_load_reg_845_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage1,
      D => idx41_fu_118_reg(7),
      Q => idx41_load_reg_845(7),
      R => '0'
    );
\r_assign_fu_122[3]_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_210_1_fu_92_ap_start_reg,
      I1 => \ap_CS_fsm_reg_n_0_[0]\,
      O => \r_assign_fu_122[3]_i_3__0_n_0\
    );
\r_assign_fu_122_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_0,
      D => add_ln210_fu_783_p2(0),
      Q => r_assign_fu_122_reg(0),
      R => '0'
    );
\r_assign_fu_122_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_0,
      D => add_ln210_fu_783_p2(1),
      Q => r_assign_fu_122_reg(1),
      R => '0'
    );
\r_assign_fu_122_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_0,
      D => add_ln210_fu_783_p2(2),
      Q => r_assign_fu_122_reg(2),
      R => '0'
    );
\r_assign_fu_122_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_0,
      D => flow_control_loop_pipe_sequential_init_U_n_1,
      Q => r_assign_fu_122_reg(3),
      R => '0'
    );
\ram_reg_i_104__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"111FFF1F"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage40,
      I1 => ap_CS_fsm_pp0_stage38,
      I2 => ap_enable_reg_pp0_iter0_reg,
      I3 => \ap_CS_fsm_reg_n_0_[0]\,
      I4 => grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_210_1_fu_92_ap_start_reg,
      O => \ram_reg_i_104__0_n_0\
    );
\ram_reg_i_106__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F0F0F0F0F0F0F04"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage40,
      I1 => ap_CS_fsm_pp0_stage39,
      I2 => \ram_reg_i_26__2_n_0\,
      I3 => ap_CS_fsm_pp0_stage41,
      I4 => ap_CS_fsm_pp0_stage42,
      I5 => ap_CS_fsm_pp0_stage43,
      O => \ram_reg_i_106__0_n_0\
    );
ram_reg_i_172: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F000FFFDFDDDFFF"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage44,
      I1 => ap_CS_fsm_pp0_stage45,
      I2 => grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_210_1_fu_92_ap_start_reg,
      I3 => \ap_CS_fsm_reg_n_0_[0]\,
      I4 => ap_enable_reg_pp0_iter0_reg,
      I5 => ap_CS_fsm_pp0_stage46,
      O => ram_reg_i_172_n_0
    );
\ram_reg_i_20__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \ram_reg_i_22__3_n_0\,
      I1 => ram_reg(2),
      I2 => icmp_ln216_reg_841,
      O => \ap_CS_fsm_reg[3]_1\(0)
    );
\ram_reg_i_21__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0F880088"
    )
        port map (
      I0 => ram_reg(0),
      I1 => ap_enable_reg_pp0_iter1,
      I2 => icmp_ln216_reg_841,
      I3 => ram_reg(2),
      I4 => \ram_reg_i_22__3_n_0\,
      O => WEBWE(0)
    );
\ram_reg_i_22__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F8"
    )
        port map (
      I0 => \ap_CS_fsm_reg_n_0_[0]\,
      I1 => ap_enable_reg_pp0_iter1_0,
      I2 => \ram_reg_i_29__3_n_0\,
      O => \ram_reg_i_22__3_n_0\
    );
\ram_reg_i_24__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFEFFFF"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage16,
      I1 => \ap_CS_fsm_reg_n_0_[34]\,
      I2 => ap_CS_fsm_pp0_stage28,
      I3 => ap_CS_fsm_pp0_stage10,
      I4 => \ap_CS_fsm[1]_i_4__0_n_0\,
      O => \ram_reg_i_24__3_n_0\
    );
\ram_reg_i_26__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"47"
    )
        port map (
      I0 => grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_210_1_fu_92_ap_start_reg,
      I1 => \ap_CS_fsm_reg_n_0_[0]\,
      I2 => ap_enable_reg_pp0_iter0_reg,
      O => \ram_reg_i_26__2_n_0\
    );
\ram_reg_i_28__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF0FFF0FFFFFFFE"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage47,
      I1 => ap_CS_fsm_pp0_stage46,
      I2 => \ram_reg_i_54__3_n_0\,
      I3 => \ram_reg_i_35__2_n_0\,
      I4 => ap_CS_fsm_pp0_stage48,
      I5 => \ram_reg_i_26__2_n_0\,
      O => \ram_reg_i_28__2_n_0\
    );
\ram_reg_i_29__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00FF00FF00FF00FE"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage42,
      I1 => ap_CS_fsm_pp0_stage43,
      I2 => ap_CS_fsm_pp0_stage41,
      I3 => \ram_reg_i_26__2_n_0\,
      I4 => ap_CS_fsm_pp0_stage40,
      I5 => ap_CS_fsm_pp0_stage39,
      O => \ram_reg_i_29__2_n_0\
    );
\ram_reg_i_29__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
        port map (
      I0 => \ap_CS_fsm[1]_i_7__0_n_0\,
      I1 => ap_enable_reg_pp0_iter0_reg,
      I2 => \ap_CS_fsm_reg_n_0_[0]\,
      I3 => grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_210_1_fu_92_ap_start_reg,
      O => \ram_reg_i_29__3_n_0\
    );
\ram_reg_i_30__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFB800"
    )
        port map (
      I0 => grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_210_1_fu_92_ap_start_reg,
      I1 => \ap_CS_fsm_reg_n_0_[0]\,
      I2 => ap_enable_reg_pp0_iter0_reg,
      I3 => ap_CS_fsm_pp0_stage45,
      I4 => \ram_reg_i_28__2_n_0\,
      O => \ram_reg_i_30__1_n_0\
    );
\ram_reg_i_30__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage37,
      I1 => ap_enable_reg_pp0_iter0_reg,
      I2 => \ap_CS_fsm_reg_n_0_[0]\,
      I3 => grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_210_1_fu_92_ap_start_reg,
      O => \ram_reg_i_30__2_n_0\
    );
\ram_reg_i_31__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage44,
      I1 => ap_enable_reg_pp0_iter0_reg,
      I2 => \ap_CS_fsm_reg_n_0_[0]\,
      I3 => grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_210_1_fu_92_ap_start_reg,
      O => \ram_reg_i_31__2_n_0\
    );
\ram_reg_i_32__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF1D"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter0_reg,
      I1 => \ap_CS_fsm_reg_n_0_[0]\,
      I2 => grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_210_1_fu_92_ap_start_reg,
      I3 => \ap_CS_fsm[1]_i_4__0_n_0\,
      O => \ram_reg_i_32__3_n_0\
    );
\ram_reg_i_34__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CFC08A80"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage52,
      I1 => grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_210_1_fu_92_ap_start_reg,
      I2 => \ap_CS_fsm_reg_n_0_[0]\,
      I3 => ap_enable_reg_pp0_iter0_reg,
      I4 => ap_CS_fsm_pp0_stage51,
      O => \ram_reg_i_34__2_n_0\
    );
\ram_reg_i_34__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage50,
      I1 => ap_enable_reg_pp0_iter0_reg,
      I2 => \ap_CS_fsm_reg_n_0_[0]\,
      I3 => grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_210_1_fu_92_ap_start_reg,
      O => \ram_reg_i_34__3_n_0\
    );
\ram_reg_i_35__11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B800"
    )
        port map (
      I0 => grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_210_1_fu_92_ap_start_reg,
      I1 => \ap_CS_fsm_reg_n_0_[0]\,
      I2 => ap_enable_reg_pp0_iter0_reg,
      I3 => ap_CS_fsm_pp0_stage43,
      O => \ram_reg_i_35__11_n_0\
    );
\ram_reg_i_35__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF0AAF0EEC0AAC0"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter1_0,
      I1 => ap_CS_fsm_pp0_stage51,
      I2 => ap_enable_reg_pp0_iter0_reg,
      I3 => \ap_CS_fsm_reg_n_0_[0]\,
      I4 => grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_210_1_fu_92_ap_start_reg,
      I5 => ap_CS_fsm_pp0_stage52,
      O => \ram_reg_i_35__2_n_0\
    );
\ram_reg_i_36__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000FFF0F111FFF1F"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage44,
      I1 => ap_CS_fsm_pp0_stage42,
      I2 => ap_enable_reg_pp0_iter0_reg,
      I3 => \ap_CS_fsm_reg_n_0_[0]\,
      I4 => grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_210_1_fu_92_ap_start_reg,
      I5 => ap_CS_fsm_pp0_stage43,
      O => \ram_reg_i_36__2_n_0\
    );
\ram_reg_i_36__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00FFFFFF00FEFFFF"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage50,
      I1 => ap_CS_fsm_pp0_stage46,
      I2 => ap_CS_fsm_pp0_stage45,
      I3 => \ram_reg_i_26__2_n_0\,
      I4 => \ram_reg_i_86__0_n_0\,
      I5 => ap_CS_fsm_pp0_stage44,
      O => \ram_reg_i_36__3_n_0\
    );
\ram_reg_i_37__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFEEFE"
    )
        port map (
      I0 => \ram_reg_i_58__3_n_0\,
      I1 => \ram_reg_i_26__2_n_0\,
      I2 => \ap_CS_fsm[1]_i_4__0_n_0\,
      I3 => \ram_reg_i_59__2_n_0\,
      I4 => ap_CS_fsm_pp0_stage38,
      O => \ram_reg_i_37__3_n_0\
    );
\ram_reg_i_39__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF0F0E"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage40,
      I1 => ap_CS_fsm_pp0_stage38,
      I2 => \ram_reg_i_26__2_n_0\,
      I3 => ap_CS_fsm_pp0_stage39,
      I4 => \ram_reg_i_92__0_n_0\,
      O => \ram_reg_i_39__3_n_0\
    );
\ram_reg_i_40__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CFC08A80"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage43,
      I1 => grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_210_1_fu_92_ap_start_reg,
      I2 => \ap_CS_fsm_reg_n_0_[0]\,
      I3 => ap_enable_reg_pp0_iter0_reg,
      I4 => ap_CS_fsm_pp0_stage42,
      O => \ram_reg_i_40__1_n_0\
    );
\ram_reg_i_40__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0F0F0F0E"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage47,
      I1 => ap_CS_fsm_pp0_stage48,
      I2 => \ram_reg_i_26__2_n_0\,
      I3 => ap_CS_fsm_pp0_stage49,
      I4 => ap_CS_fsm_pp0_stage50,
      O => \ram_reg_i_40__2_n_0\
    );
\ram_reg_i_41__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFB800"
    )
        port map (
      I0 => grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_210_1_fu_92_ap_start_reg,
      I1 => \ap_CS_fsm_reg_n_0_[0]\,
      I2 => ap_enable_reg_pp0_iter0_reg,
      I3 => ap_CS_fsm_pp0_stage44,
      I4 => \ram_reg_i_30__1_n_0\,
      O => \ram_reg_i_41__2_n_0\
    );
\ram_reg_i_41__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000FFFF0000FF01"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage37,
      I1 => \ap_CS_fsm[1]_i_4__0_n_0\,
      I2 => ap_CS_fsm_pp0_stage38,
      I3 => ap_CS_fsm_pp0_stage40,
      I4 => \ram_reg_i_26__2_n_0\,
      I5 => ap_CS_fsm_pp0_stage39,
      O => \ram_reg_i_41__3_n_0\
    );
\ram_reg_i_42__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000A200A200A2"
    )
        port map (
      I0 => \ram_reg_i_28__2_n_0\,
      I1 => \ram_reg_i_60__2_n_0\,
      I2 => \ram_reg_i_61__2_n_0\,
      I3 => ap_ready_int,
      I4 => \ap_CS_fsm_reg_n_0_[0]\,
      I5 => ap_enable_reg_pp0_iter1_0,
      O => \ram_reg_i_42__1_n_0\
    );
\ram_reg_i_42__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF1D1D1DFF"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter0_reg,
      I1 => \ap_CS_fsm_reg_n_0_[0]\,
      I2 => grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_210_1_fu_92_ap_start_reg,
      I3 => ap_CS_fsm_pp0_stage41,
      I4 => ap_CS_fsm_pp0_stage42,
      I5 => ap_CS_fsm_pp0_stage43,
      O => \ram_reg_i_42__2_n_0\
    );
\ram_reg_i_43__11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00110010FF11FF11"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage51,
      I1 => ap_CS_fsm_pp0_stage52,
      I2 => ap_CS_fsm_pp0_stage50,
      I3 => \ram_reg_i_26__2_n_0\,
      I4 => ap_CS_fsm_pp0_stage49,
      I5 => \ram_reg_i_93__0_n_0\,
      O => \ram_reg_i_43__11_n_0\
    );
\ram_reg_i_43__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00008A80"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage43,
      I1 => grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_210_1_fu_92_ap_start_reg,
      I2 => \ap_CS_fsm_reg_n_0_[0]\,
      I3 => ap_enable_reg_pp0_iter0_reg,
      I4 => ap_CS_fsm_pp0_stage44,
      O => \ram_reg_i_43__2_n_0\
    );
\ram_reg_i_46__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFCECFCECFCFCFCE"
    )
        port map (
      I0 => \ram_reg_i_64__2_n_0\,
      I1 => \ram_reg_i_65__2_n_0\,
      I2 => ap_ready_int,
      I3 => \ram_reg_i_66__2_n_0\,
      I4 => \ram_reg_i_67__2_n_0\,
      I5 => \ram_reg_i_34__3_n_0\,
      O => \ram_reg_i_46__2_n_0\
    );
\ram_reg_i_46__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000F000F100"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage46,
      I1 => ap_CS_fsm_pp0_stage45,
      I2 => \ram_reg_i_26__2_n_0\,
      I3 => \ram_reg_i_86__0_n_0\,
      I4 => ap_CS_fsm_pp0_stage44,
      I5 => \ram_reg_i_61__2_n_0\,
      O => \ram_reg_i_46__3_n_0\
    );
\ram_reg_i_47__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFAAFFAAFFFFFFFE"
    )
        port map (
      I0 => \ram_reg_i_58__3_n_0\,
      I1 => ap_CS_fsm_pp0_stage43,
      I2 => ap_CS_fsm_pp0_stage42,
      I3 => \ram_reg_i_30__1_n_0\,
      I4 => ap_CS_fsm_pp0_stage44,
      I5 => \ram_reg_i_26__2_n_0\,
      O => \ram_reg_i_47__2_n_0\
    );
\ram_reg_i_47__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFAFA0AE"
    )
        port map (
      I0 => \ram_reg_i_96__0_n_0\,
      I1 => ap_CS_fsm_pp0_stage50,
      I2 => \ram_reg_i_26__2_n_0\,
      I3 => ap_CS_fsm_pp0_stage51,
      I4 => ap_CS_fsm_pp0_stage52,
      O => \ram_reg_i_47__3_n_0\
    );
\ram_reg_i_4__11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4444454545444545"
    )
        port map (
      I0 => \ram_reg_i_34__2_n_0\,
      I1 => \ram_reg_i_40__2_n_0\,
      I2 => \ram_reg_i_36__3_n_0\,
      I3 => \ram_reg_i_41__3_n_0\,
      I4 => \ram_reg_i_42__2_n_0\,
      I5 => \ram_reg_i_35__11_n_0\,
      O => ADDRARDADDR(2)
    );
\ram_reg_i_4__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FDFDFDFD00FDFDFD"
    )
        port map (
      I0 => \ram_reg_i_28__2_n_0\,
      I1 => \ram_reg_i_34__3_n_0\,
      I2 => \ram_reg_i_35__2_n_0\,
      I3 => \ram_reg_i_36__2_n_0\,
      I4 => \ram_reg_i_37__3_n_0\,
      I5 => \ram_reg_i_30__1_n_0\,
      O => \^ap_cs_fsm_reg[47]_0\(2)
    );
\ram_reg_i_50__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"22200020"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage42,
      I1 => ap_CS_fsm_pp0_stage43,
      I2 => ap_enable_reg_pp0_iter0_reg,
      I3 => \ap_CS_fsm_reg_n_0_[0]\,
      I4 => grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_210_1_fu_92_ap_start_reg,
      O => \ram_reg_i_50__3_n_0\
    );
\ram_reg_i_52__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage19,
      I1 => ap_CS_fsm_pp0_stage1,
      I2 => \ap_CS_fsm_reg_n_0_[7]\,
      I3 => ap_CS_fsm_pp0_stage25,
      O => \ram_reg_i_52__3_n_0\
    );
\ram_reg_i_54__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CFC08A80"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage50,
      I1 => grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_210_1_fu_92_ap_start_reg,
      I2 => \ap_CS_fsm_reg_n_0_[0]\,
      I3 => ap_enable_reg_pp0_iter0_reg,
      I4 => ap_CS_fsm_pp0_stage49,
      O => \ram_reg_i_54__3_n_0\
    );
\ram_reg_i_56__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BABABAFFFFFFBAFF"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage38,
      I1 => \ram_reg_i_59__2_n_0\,
      I2 => \ap_CS_fsm[1]_i_4__0_n_0\,
      I3 => ap_enable_reg_pp0_iter0_reg,
      I4 => \ap_CS_fsm_reg_n_0_[0]\,
      I5 => grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_210_1_fu_92_ap_start_reg,
      O => \ram_reg_i_56__2_n_0\
    );
\ram_reg_i_57__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"040404FFFFFF04FF"
    )
        port map (
      I0 => \ram_reg_i_59__2_n_0\,
      I1 => \ap_CS_fsm[1]_i_4__0_n_0\,
      I2 => ap_CS_fsm_pp0_stage38,
      I3 => ap_enable_reg_pp0_iter0_reg,
      I4 => \ap_CS_fsm_reg_n_0_[0]\,
      I5 => grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_210_1_fu_92_ap_start_reg,
      O => \ram_reg_i_57__3_n_0\
    );
\ram_reg_i_58__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF000F0EEE000E0"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage39,
      I1 => ap_CS_fsm_pp0_stage40,
      I2 => ap_enable_reg_pp0_iter0_reg,
      I3 => \ap_CS_fsm_reg_n_0_[0]\,
      I4 => grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_210_1_fu_92_ap_start_reg,
      I5 => ap_CS_fsm_pp0_stage41,
      O => \ram_reg_i_58__3_n_0\
    );
\ram_reg_i_59__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage10,
      I1 => ap_CS_fsm_pp0_stage28,
      I2 => \ap_CS_fsm_reg_n_0_[34]\,
      I3 => ap_CS_fsm_pp0_stage16,
      O => \ram_reg_i_59__2_n_0\
    );
\ram_reg_i_60__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CFC08A80"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage48,
      I1 => grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_210_1_fu_92_ap_start_reg,
      I2 => \ap_CS_fsm_reg_n_0_[0]\,
      I3 => ap_enable_reg_pp0_iter0_reg,
      I4 => ap_CS_fsm_pp0_stage49,
      O => \ram_reg_i_60__2_n_0\
    );
\ram_reg_i_61__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF000F0EEE000E0"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage52,
      I1 => ap_CS_fsm_pp0_stage50,
      I2 => ap_enable_reg_pp0_iter0_reg,
      I3 => \ap_CS_fsm_reg_n_0_[0]\,
      I4 => grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_210_1_fu_92_ap_start_reg,
      I5 => ap_CS_fsm_pp0_stage51,
      O => \ram_reg_i_61__2_n_0\
    );
\ram_reg_i_62__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage52,
      I1 => ap_enable_reg_pp0_iter0_reg,
      I2 => \ap_CS_fsm_reg_n_0_[0]\,
      I3 => grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_210_1_fu_92_ap_start_reg,
      O => ap_ready_int
    );
\ram_reg_i_64__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0010001100100010"
    )
        port map (
      I0 => \ram_reg_i_60__2_n_0\,
      I1 => ap_CS_fsm_pp0_stage50,
      I2 => ap_CS_fsm_pp0_stage47,
      I3 => \ram_reg_i_26__2_n_0\,
      I4 => ap_CS_fsm_pp0_stage46,
      I5 => ap_CS_fsm_pp0_stage45,
      O => \ram_reg_i_64__2_n_0\
    );
\ram_reg_i_65__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter1_0,
      I1 => \ap_CS_fsm_reg_n_0_[0]\,
      O => \ram_reg_i_65__2_n_0\
    );
\ram_reg_i_66__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage51,
      I1 => ap_enable_reg_pp0_iter0_reg,
      I2 => \ap_CS_fsm_reg_n_0_[0]\,
      I3 => grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_210_1_fu_92_ap_start_reg,
      O => \ram_reg_i_66__2_n_0\
    );
\ram_reg_i_67__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage49,
      I1 => ap_enable_reg_pp0_iter0_reg,
      I2 => \ap_CS_fsm_reg_n_0_[0]\,
      I3 => grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_210_1_fu_92_ap_start_reg,
      O => \ram_reg_i_67__2_n_0\
    );
\ram_reg_i_68__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage39,
      I1 => ap_enable_reg_pp0_iter0_reg,
      I2 => \ap_CS_fsm_reg_n_0_[0]\,
      I3 => grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_210_1_fu_92_ap_start_reg,
      O => \ram_reg_i_68__2_n_0\
    );
\ram_reg_i_69__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CFC08A80"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage41,
      I1 => grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_210_1_fu_92_ap_start_reg,
      I2 => \ap_CS_fsm_reg_n_0_[0]\,
      I3 => ap_enable_reg_pp0_iter0_reg,
      I4 => ap_CS_fsm_pp0_stage40,
      O => \ram_reg_i_69__2_n_0\
    );
\ram_reg_i_70__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBB000B0AAA000A0"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage41,
      I1 => ap_CS_fsm_pp0_stage40,
      I2 => ap_enable_reg_pp0_iter0_reg,
      I3 => \ap_CS_fsm_reg_n_0_[0]\,
      I4 => grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_210_1_fu_92_ap_start_reg,
      I5 => ap_CS_fsm_pp0_stage39,
      O => \ram_reg_i_70__2_n_0\
    );
\ram_reg_i_86__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000FFF0F111FFF1F"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage47,
      I1 => ap_CS_fsm_pp0_stage49,
      I2 => ap_enable_reg_pp0_iter0_reg,
      I3 => \ap_CS_fsm_reg_n_0_[0]\,
      I4 => grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_210_1_fu_92_ap_start_reg,
      I5 => ap_CS_fsm_pp0_stage48,
      O => \ram_reg_i_86__0_n_0\
    );
\ram_reg_i_89__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFEEEFFF"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage37,
      I1 => \ap_CS_fsm[1]_i_4__0_n_0\,
      I2 => grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_210_1_fu_92_ap_start_reg,
      I3 => \ap_CS_fsm_reg_n_0_[0]\,
      I4 => ap_enable_reg_pp0_iter0_reg,
      O => \ram_reg_i_89__0_n_0\
    );
\ram_reg_i_8__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^ap_cs_fsm_reg[47]_0\(2),
      I1 => ram_reg(2),
      I2 => ram_reg_1(2),
      O => \ap_CS_fsm_reg[3]_0\(2)
    );
\ram_reg_i_91__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"303FBABF"
    )
        port map (
      I0 => \ap_CS_fsm[1]_i_4__0_n_0\,
      I1 => grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_210_1_fu_92_ap_start_reg,
      I2 => \ap_CS_fsm_reg_n_0_[0]\,
      I3 => ap_enable_reg_pp0_iter0_reg,
      I4 => ap_CS_fsm_pp0_stage37,
      O => \ram_reg_i_91__0_n_0\
    );
\ram_reg_i_92__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FE00FEFEFE000000"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage43,
      I1 => ap_CS_fsm_pp0_stage42,
      I2 => ap_CS_fsm_pp0_stage41,
      I3 => grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_210_1_fu_92_ap_start_reg,
      I4 => \ap_CS_fsm_reg_n_0_[0]\,
      I5 => ap_enable_reg_pp0_iter0_reg,
      O => \ram_reg_i_92__0_n_0\
    );
\ram_reg_i_93__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFF1"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage45,
      I1 => ap_CS_fsm_pp0_stage46,
      I2 => ap_CS_fsm_pp0_stage48,
      I3 => \ram_reg_i_26__2_n_0\,
      I4 => ap_CS_fsm_pp0_stage49,
      I5 => ap_CS_fsm_pp0_stage47,
      O => \ram_reg_i_93__0_n_0\
    );
\ram_reg_i_96__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"550055F1"
    )
        port map (
      I0 => ram_reg_i_172_n_0,
      I1 => ap_CS_fsm_pp0_stage47,
      I2 => ap_CS_fsm_pp0_stage48,
      I3 => \ram_reg_i_26__2_n_0\,
      I4 => ap_CS_fsm_pp0_stage49,
      O => \ram_reg_i_96__0_n_0\
    );
\ram_reg_i_97__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00008A80"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage39,
      I1 => grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_210_1_fu_92_ap_start_reg,
      I2 => \ap_CS_fsm_reg_n_0_[0]\,
      I3 => ap_enable_reg_pp0_iter0_reg,
      I4 => ap_CS_fsm_pp0_stage40,
      O => \ram_reg_i_97__0_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_ClefiaKeySet256_Pipeline_VITIS_LOOP_210_1 is
  port (
    ap_rst_n_0 : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    \ap_CS_fsm_reg[2]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    q0_reg : out STD_LOGIC_VECTOR ( 7 downto 0 );
    DOBDO : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \ap_CS_fsm_reg[2]_1\ : out STD_LOGIC;
    ADDRARDADDR : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \ap_CS_fsm_reg[3]_0\ : out STD_LOGIC;
    WEA : out STD_LOGIC_VECTOR ( 0 to 0 );
    fout_ce0 : out STD_LOGIC;
    fout_ce1 : out STD_LOGIC;
    \ap_CS_fsm_reg[5]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \ap_CS_fsm_reg[3]_1\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \ap_CS_fsm_reg[41]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    fin_ce0 : out STD_LOGIC;
    DIBDI : out STD_LOGIC_VECTOR ( 7 downto 0 );
    DIADI : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_done_cache_reg : out STD_LOGIC;
    WEBWE : out STD_LOGIC_VECTOR ( 0 to 0 );
    \ap_CS_fsm_reg[3]_2\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    grp_ClefiaKeySet256_fu_148_rk_d0 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \ap_CS_fsm_reg[7]_0\ : out STD_LOGIC;
    \ap_CS_fsm_reg[7]_1\ : out STD_LOGIC;
    \ap_CS_fsm_reg[7]_2\ : out STD_LOGIC;
    ap_clk : in STD_LOGIC;
    grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_16_fu_118_ap_start_reg : in STD_LOGIC;
    ADDRBWRADDR : in STD_LOGIC_VECTOR ( 8 downto 0 );
    grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_210_1_fu_92_ap_start_reg : in STD_LOGIC;
    \ram_reg_i_135__4\ : in STD_LOGIC_VECTOR ( 6 downto 0 );
    ap_rst_n : in STD_LOGIC;
    grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_116_13_fu_112_ap_start_reg : in STD_LOGIC;
    ram_reg : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ram_reg_0 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    ap_enable_reg_pp0_iter1 : in STD_LOGIC;
    \src_load_10_reg_1202_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    DOADO : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \ram_reg_i_135__4_0\ : in STD_LOGIC;
    \ram_reg_i_135__4_1\ : in STD_LOGIC;
    \ram_reg_i_132__4\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \ram_reg_i_132__4_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ram_reg_i_315 : in STD_LOGIC_VECTOR ( 4 downto 0 );
    q0 : in STD_LOGIC_VECTOR ( 4 downto 0 );
    ram_reg_i_330 : in STD_LOGIC;
    ram_reg_i_335 : in STD_LOGIC_VECTOR ( 0 to 0 );
    D : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \reg_297_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \reg_297_reg[7]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_ClefiaKeySet256_Pipeline_VITIS_LOOP_210_1;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_ClefiaKeySet256_Pipeline_VITIS_LOOP_210_1 is
  signal add_ln210_fu_783_p2 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal add_ln215_fu_798_p2 : STD_LOGIC_VECTOR ( 7 downto 4 );
  signal \ap_CS_fsm[1]_i_10_n_0\ : STD_LOGIC;
  signal \ap_CS_fsm[1]_i_2_n_0\ : STD_LOGIC;
  signal \ap_CS_fsm[1]_i_3_n_0\ : STD_LOGIC;
  signal \ap_CS_fsm[1]_i_4_n_0\ : STD_LOGIC;
  signal \ap_CS_fsm[1]_i_5_n_0\ : STD_LOGIC;
  signal \ap_CS_fsm[1]_i_6_n_0\ : STD_LOGIC;
  signal \ap_CS_fsm[1]_i_7_n_0\ : STD_LOGIC;
  signal \ap_CS_fsm[1]_i_8_n_0\ : STD_LOGIC;
  signal \ap_CS_fsm[1]_i_9_n_0\ : STD_LOGIC;
  signal ap_CS_fsm_pp0_stage1 : STD_LOGIC;
  signal ap_CS_fsm_pp0_stage10 : STD_LOGIC;
  signal ap_CS_fsm_pp0_stage11 : STD_LOGIC;
  signal ap_CS_fsm_pp0_stage13 : STD_LOGIC;
  signal ap_CS_fsm_pp0_stage16 : STD_LOGIC;
  signal ap_CS_fsm_pp0_stage18 : STD_LOGIC;
  signal ap_CS_fsm_pp0_stage19 : STD_LOGIC;
  signal ap_CS_fsm_pp0_stage2 : STD_LOGIC;
  signal ap_CS_fsm_pp0_stage20 : STD_LOGIC;
  signal ap_CS_fsm_pp0_stage21 : STD_LOGIC;
  signal ap_CS_fsm_pp0_stage22 : STD_LOGIC;
  signal ap_CS_fsm_pp0_stage25 : STD_LOGIC;
  signal ap_CS_fsm_pp0_stage27 : STD_LOGIC;
  signal ap_CS_fsm_pp0_stage28 : STD_LOGIC;
  signal ap_CS_fsm_pp0_stage29 : STD_LOGIC;
  signal ap_CS_fsm_pp0_stage3 : STD_LOGIC;
  signal ap_CS_fsm_pp0_stage31 : STD_LOGIC;
  signal ap_CS_fsm_pp0_stage32 : STD_LOGIC;
  signal ap_CS_fsm_pp0_stage35 : STD_LOGIC;
  signal ap_CS_fsm_pp0_stage36 : STD_LOGIC;
  signal ap_CS_fsm_pp0_stage37 : STD_LOGIC;
  signal ap_CS_fsm_pp0_stage38 : STD_LOGIC;
  signal ap_CS_fsm_pp0_stage39 : STD_LOGIC;
  signal ap_CS_fsm_pp0_stage4 : STD_LOGIC;
  signal ap_CS_fsm_pp0_stage40 : STD_LOGIC;
  signal ap_CS_fsm_pp0_stage41 : STD_LOGIC;
  signal ap_CS_fsm_pp0_stage42 : STD_LOGIC;
  signal ap_CS_fsm_pp0_stage43 : STD_LOGIC;
  signal ap_CS_fsm_pp0_stage44 : STD_LOGIC;
  signal ap_CS_fsm_pp0_stage45 : STD_LOGIC;
  signal ap_CS_fsm_pp0_stage46 : STD_LOGIC;
  signal ap_CS_fsm_pp0_stage47 : STD_LOGIC;
  signal ap_CS_fsm_pp0_stage48 : STD_LOGIC;
  signal ap_CS_fsm_pp0_stage49 : STD_LOGIC;
  signal ap_CS_fsm_pp0_stage5 : STD_LOGIC;
  signal ap_CS_fsm_pp0_stage50 : STD_LOGIC;
  signal ap_CS_fsm_pp0_stage51 : STD_LOGIC;
  signal ap_CS_fsm_pp0_stage52 : STD_LOGIC;
  signal ap_CS_fsm_pp0_stage8 : STD_LOGIC;
  signal ap_CS_fsm_pp0_stage9 : STD_LOGIC;
  signal \^ap_cs_fsm_reg[2]_0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^ap_cs_fsm_reg[41]_0\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \ap_CS_fsm_reg_n_0_[0]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_0_[12]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_0_[14]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_0_[15]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_0_[17]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_0_[23]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_0_[24]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_0_[26]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_0_[30]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_0_[33]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_0_[34]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_0_[3]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_0_[6]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_0_[7]\ : STD_LOGIC;
  signal ap_NS_fsm : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal ap_enable_reg_pp0_iter0_reg : STD_LOGIC;
  signal \ap_enable_reg_pp0_iter0_reg_i_1__13_n_0\ : STD_LOGIC;
  signal ap_enable_reg_pp0_iter1_0 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter1_i_1_n_0 : STD_LOGIC;
  signal ap_loop_exit_ready_pp0_iter1_reg : STD_LOGIC;
  signal ap_loop_exit_ready_pp0_iter1_reg_i_1_n_0 : STD_LOGIC;
  signal ap_ready_int : STD_LOGIC;
  signal \^ap_rst_n_0\ : STD_LOGIC;
  signal \clefia_s0_U/q0_reg\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal clefia_s0_ce0 : STD_LOGIC;
  signal \clefia_s1_U/q0_reg\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal clefia_s1_ce0 : STD_LOGIC;
  signal con256_U_n_12 : STD_LOGIC;
  signal con256_U_n_13 : STD_LOGIC;
  signal con256_U_n_34 : STD_LOGIC;
  signal con256_U_n_35 : STD_LOGIC;
  signal con256_U_n_36 : STD_LOGIC;
  signal con256_U_n_37 : STD_LOGIC;
  signal con256_address01 : STD_LOGIC;
  signal con256_ce0 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_0 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_1 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_2 : STD_LOGIC;
  signal grp_ClefiaF0Xor_2_fu_722_ap_start_reg : STD_LOGIC;
  signal grp_ClefiaF0Xor_2_fu_722_n_17 : STD_LOGIC;
  signal grp_ClefiaF0Xor_2_fu_722_n_18 : STD_LOGIC;
  signal grp_ClefiaF0Xor_2_fu_722_n_19 : STD_LOGIC;
  signal grp_ClefiaF0Xor_2_fu_722_n_22 : STD_LOGIC;
  signal grp_ClefiaF0Xor_2_fu_722_n_23 : STD_LOGIC;
  signal grp_ClefiaF0Xor_2_fu_722_n_24 : STD_LOGIC;
  signal grp_ClefiaF0Xor_2_fu_722_n_27 : STD_LOGIC;
  signal grp_ClefiaF0Xor_2_fu_722_n_31 : STD_LOGIC;
  signal grp_ClefiaF0Xor_2_fu_722_n_32 : STD_LOGIC;
  signal grp_ClefiaF0Xor_2_fu_722_n_39 : STD_LOGIC;
  signal grp_ClefiaF0Xor_2_fu_722_n_40 : STD_LOGIC;
  signal grp_ClefiaF0Xor_2_fu_722_n_41 : STD_LOGIC;
  signal grp_ClefiaF0Xor_2_fu_722_n_42 : STD_LOGIC;
  signal grp_ClefiaF0Xor_2_fu_722_n_43 : STD_LOGIC;
  signal grp_ClefiaF0Xor_2_fu_722_n_44 : STD_LOGIC;
  signal grp_ClefiaF0Xor_2_fu_722_n_45 : STD_LOGIC;
  signal grp_ClefiaF0Xor_2_fu_722_n_46 : STD_LOGIC;
  signal grp_ClefiaF0Xor_2_fu_722_n_47 : STD_LOGIC;
  signal grp_ClefiaF0Xor_2_fu_722_n_48 : STD_LOGIC;
  signal grp_ClefiaF0Xor_2_fu_722_n_49 : STD_LOGIC;
  signal grp_ClefiaF0Xor_2_fu_722_n_50 : STD_LOGIC;
  signal grp_ClefiaF0Xor_2_fu_722_n_51 : STD_LOGIC;
  signal grp_ClefiaF0Xor_2_fu_722_n_52 : STD_LOGIC;
  signal grp_ClefiaF0Xor_2_fu_722_n_53 : STD_LOGIC;
  signal grp_ClefiaF0Xor_2_fu_722_n_54 : STD_LOGIC;
  signal grp_ClefiaF0Xor_2_fu_722_n_55 : STD_LOGIC;
  signal grp_ClefiaF0Xor_2_fu_722_n_56 : STD_LOGIC;
  signal grp_ClefiaF0Xor_2_fu_722_n_62 : STD_LOGIC;
  signal grp_ClefiaF0Xor_2_fu_722_n_64 : STD_LOGIC;
  signal grp_ClefiaF0Xor_2_fu_722_n_65 : STD_LOGIC;
  signal grp_ClefiaF0Xor_2_fu_722_n_66 : STD_LOGIC;
  signal grp_ClefiaF0Xor_2_fu_722_n_67 : STD_LOGIC;
  signal grp_ClefiaF0Xor_2_fu_722_n_68 : STD_LOGIC;
  signal grp_ClefiaF0Xor_2_fu_722_n_69 : STD_LOGIC;
  signal grp_ClefiaF0Xor_2_fu_722_n_70 : STD_LOGIC;
  signal grp_ClefiaF0Xor_2_fu_722_n_71 : STD_LOGIC;
  signal grp_ClefiaF0Xor_2_fu_722_n_72 : STD_LOGIC;
  signal grp_ClefiaF0Xor_2_fu_722_n_73 : STD_LOGIC;
  signal grp_ClefiaF0Xor_2_fu_722_n_74 : STD_LOGIC;
  signal grp_ClefiaF0Xor_2_fu_722_n_75 : STD_LOGIC;
  signal grp_ClefiaF0Xor_2_fu_722_n_76 : STD_LOGIC;
  signal grp_ClefiaF0Xor_2_fu_722_n_77 : STD_LOGIC;
  signal grp_ClefiaF1Xor_2_fu_743_ap_start_reg : STD_LOGIC;
  signal grp_ClefiaF1Xor_2_fu_743_n_11 : STD_LOGIC;
  signal grp_ClefiaF1Xor_2_fu_743_n_13 : STD_LOGIC;
  signal grp_ClefiaF1Xor_2_fu_743_n_36 : STD_LOGIC;
  signal grp_ClefiaF1Xor_2_fu_743_n_37 : STD_LOGIC;
  signal grp_ClefiaF1Xor_2_fu_743_n_38 : STD_LOGIC;
  signal grp_ClefiaF1Xor_2_fu_743_n_39 : STD_LOGIC;
  signal grp_ClefiaF1Xor_2_fu_743_n_4 : STD_LOGIC;
  signal grp_ClefiaF1Xor_2_fu_743_n_40 : STD_LOGIC;
  signal grp_ClefiaF1Xor_2_fu_743_n_41 : STD_LOGIC;
  signal grp_ClefiaF1Xor_2_fu_743_n_42 : STD_LOGIC;
  signal grp_ClefiaF1Xor_2_fu_743_n_43 : STD_LOGIC;
  signal grp_ClefiaF1Xor_2_fu_743_n_44 : STD_LOGIC;
  signal grp_ClefiaF1Xor_2_fu_743_n_45 : STD_LOGIC;
  signal grp_ClefiaF1Xor_2_fu_743_n_55 : STD_LOGIC;
  signal grp_ClefiaF1Xor_2_fu_743_n_56 : STD_LOGIC;
  signal grp_ClefiaF1Xor_2_fu_743_n_57 : STD_LOGIC;
  signal grp_ClefiaF1Xor_2_fu_743_n_58 : STD_LOGIC;
  signal grp_ClefiaF1Xor_2_fu_743_n_59 : STD_LOGIC;
  signal grp_ClefiaF1Xor_2_fu_743_n_64 : STD_LOGIC;
  signal grp_ClefiaF1Xor_2_fu_743_n_65 : STD_LOGIC;
  signal grp_ClefiaF1Xor_2_fu_743_n_66 : STD_LOGIC;
  signal grp_ClefiaF1Xor_2_fu_743_n_67 : STD_LOGIC;
  signal grp_ClefiaF1Xor_2_fu_743_n_68 : STD_LOGIC;
  signal grp_ClefiaF1Xor_2_fu_743_n_69 : STD_LOGIC;
  signal grp_ClefiaF1Xor_2_fu_743_n_70 : STD_LOGIC;
  signal grp_ClefiaF1Xor_2_fu_743_n_71 : STD_LOGIC;
  signal grp_ClefiaF1Xor_2_fu_743_n_9 : STD_LOGIC;
  signal grp_fu_302_p2 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal grp_fu_302_p2_0 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal icmp_ln216_reg_841 : STD_LOGIC;
  signal idx21_fu_1180 : STD_LOGIC;
  signal idx21_fu_11801_out : STD_LOGIC;
  signal idx21_fu_118_reg : STD_LOGIC_VECTOR ( 7 downto 4 );
  signal idx21_load_reg_845 : STD_LOGIC_VECTOR ( 7 downto 4 );
  signal or_ln134_7_fu_961_p3 : STD_LOGIC_VECTOR ( 6 to 6 );
  signal q0_reg_i_28_n_0 : STD_LOGIC;
  signal q0_reg_i_29_n_0 : STD_LOGIC;
  signal \r_assign_fu_122[3]_i_3_n_0\ : STD_LOGIC;
  signal r_assign_fu_122_reg : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \ram_reg_i_103__3_n_0\ : STD_LOGIC;
  signal ram_reg_i_168_n_0 : STD_LOGIC;
  signal \ram_reg_i_25__0_n_0\ : STD_LOGIC;
  signal \ram_reg_i_26__0_n_0\ : STD_LOGIC;
  signal \ram_reg_i_28__12_n_0\ : STD_LOGIC;
  signal \ram_reg_i_29__0_n_0\ : STD_LOGIC;
  signal ram_reg_i_29_n_0 : STD_LOGIC;
  signal \ram_reg_i_30__0_n_0\ : STD_LOGIC;
  signal ram_reg_i_30_n_0 : STD_LOGIC;
  signal \ram_reg_i_31__12_n_0\ : STD_LOGIC;
  signal \ram_reg_i_32__0_n_0\ : STD_LOGIC;
  signal \ram_reg_i_34__0_n_0\ : STD_LOGIC;
  signal ram_reg_i_34_n_0 : STD_LOGIC;
  signal \ram_reg_i_35__0_n_0\ : STD_LOGIC;
  signal ram_reg_i_35_n_0 : STD_LOGIC;
  signal \ram_reg_i_36__0_n_0\ : STD_LOGIC;
  signal \ram_reg_i_37__0_n_0\ : STD_LOGIC;
  signal \ram_reg_i_38__0_n_0\ : STD_LOGIC;
  signal ram_reg_i_38_n_0 : STD_LOGIC;
  signal \ram_reg_i_39__0_n_0\ : STD_LOGIC;
  signal \ram_reg_i_40__0_n_0\ : STD_LOGIC;
  signal ram_reg_i_40_n_0 : STD_LOGIC;
  signal \ram_reg_i_41__0_n_0\ : STD_LOGIC;
  signal ram_reg_i_41_n_0 : STD_LOGIC;
  signal \ram_reg_i_42__11_n_0\ : STD_LOGIC;
  signal ram_reg_i_42_n_0 : STD_LOGIC;
  signal \ram_reg_i_44__0_n_0\ : STD_LOGIC;
  signal \ram_reg_i_45__0_n_0\ : STD_LOGIC;
  signal ram_reg_i_45_n_0 : STD_LOGIC;
  signal \ram_reg_i_46__0_n_0\ : STD_LOGIC;
  signal ram_reg_i_46_n_0 : STD_LOGIC;
  signal \ram_reg_i_47__0_n_0\ : STD_LOGIC;
  signal ram_reg_i_47_n_0 : STD_LOGIC;
  signal \ram_reg_i_49__0_n_0\ : STD_LOGIC;
  signal ram_reg_i_49_n_0 : STD_LOGIC;
  signal \ram_reg_i_50__0_n_0\ : STD_LOGIC;
  signal \ram_reg_i_51__0_n_0\ : STD_LOGIC;
  signal ram_reg_i_51_n_0 : STD_LOGIC;
  signal \ram_reg_i_52__0_n_0\ : STD_LOGIC;
  signal \ram_reg_i_54__0_n_0\ : STD_LOGIC;
  signal \ram_reg_i_57__0_n_0\ : STD_LOGIC;
  signal \ram_reg_i_59__0_n_0\ : STD_LOGIC;
  signal \ram_reg_i_61__0_n_0\ : STD_LOGIC;
  signal \ram_reg_i_62__0_n_0\ : STD_LOGIC;
  signal \ram_reg_i_63__0_n_0\ : STD_LOGIC;
  signal \ram_reg_i_64__0_n_0\ : STD_LOGIC;
  signal \ram_reg_i_68__0_n_0\ : STD_LOGIC;
  signal \ram_reg_i_69__0_n_0\ : STD_LOGIC;
  signal \ram_reg_i_70__0_n_0\ : STD_LOGIC;
  signal \ram_reg_i_71__0_n_0\ : STD_LOGIC;
  signal \ram_reg_i_72__0_n_0\ : STD_LOGIC;
  signal \ram_reg_i_73__0_n_0\ : STD_LOGIC;
  signal ram_reg_i_88_n_0 : STD_LOGIC;
  signal ram_reg_i_91_n_0 : STD_LOGIC;
  signal ram_reg_i_93_n_0 : STD_LOGIC;
  signal ram_reg_i_94_n_0 : STD_LOGIC;
  signal ram_reg_i_96_n_0 : STD_LOGIC;
  signal ram_reg_i_99_n_0 : STD_LOGIC;
  signal sel : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal sel_1 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal src_load_10_reg_1202 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal src_load_31_reg_1043 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal x_assign_2_fu_887_p3 : STD_LOGIC_VECTOR ( 4 to 4 );
  signal x_assign_3_reg_1227 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal xor_ln124_3_fu_556_p2 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal xor_ln124_51_fu_514_p2 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal xor_ln180_fu_684_p2 : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \ap_CS_fsm[0]_i_1__3\ : label is "soft_lutpair648";
  attribute SOFT_HLUTNM of \ap_CS_fsm[1]_i_2\ : label is "soft_lutpair641";
  attribute SOFT_HLUTNM of \ap_CS_fsm[1]_i_7\ : label is "soft_lutpair648";
  attribute SOFT_HLUTNM of \ap_CS_fsm[1]_i_8\ : label is "soft_lutpair650";
  attribute FSM_ENCODING : string;
  attribute FSM_ENCODING of \ap_CS_fsm_reg[0]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[10]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[11]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[12]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[13]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[14]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[15]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[16]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[17]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[18]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[19]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[1]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[20]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[21]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[22]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[23]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[24]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[25]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[26]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[27]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[28]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[29]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[2]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[30]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[31]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[32]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[33]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[34]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[35]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[36]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[37]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[38]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[39]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[3]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[40]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[41]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[42]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[43]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[44]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[45]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[46]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[47]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[48]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[49]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[4]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[50]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[51]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[52]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[5]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[6]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[7]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[8]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[9]\ : label is "none";
  attribute SOFT_HLUTNM of \ap_enable_reg_pp0_iter0_reg_i_1__13\ : label is "soft_lutpair645";
  attribute SOFT_HLUTNM of \idx21_fu_118[4]_i_1\ : label is "soft_lutpair655";
  attribute SOFT_HLUTNM of \idx21_fu_118[5]_i_1\ : label is "soft_lutpair655";
  attribute SOFT_HLUTNM of \idx21_fu_118[6]_i_1\ : label is "soft_lutpair653";
  attribute SOFT_HLUTNM of \idx21_fu_118[7]_i_3\ : label is "soft_lutpair653";
  attribute SOFT_HLUTNM of q0_reg_i_28 : label is "soft_lutpair643";
  attribute SOFT_HLUTNM of \r_assign_fu_122[3]_i_3\ : label is "soft_lutpair646";
  attribute SOFT_HLUTNM of \ram_reg_i_26__0\ : label is "soft_lutpair654";
  attribute SOFT_HLUTNM of ram_reg_i_29 : label is "soft_lutpair639";
  attribute SOFT_HLUTNM of \ram_reg_i_29__0\ : label is "soft_lutpair649";
  attribute SOFT_HLUTNM of \ram_reg_i_30__0\ : label is "soft_lutpair652";
  attribute SOFT_HLUTNM of \ram_reg_i_31__12\ : label is "soft_lutpair638";
  attribute SOFT_HLUTNM of ram_reg_i_34 : label is "soft_lutpair644";
  attribute SOFT_HLUTNM of \ram_reg_i_34__0\ : label is "soft_lutpair651";
  attribute SOFT_HLUTNM of \ram_reg_i_38__0\ : label is "soft_lutpair647";
  attribute SOFT_HLUTNM of ram_reg_i_40 : label is "soft_lutpair638";
  attribute SOFT_HLUTNM of ram_reg_i_42 : label is "soft_lutpair642";
  attribute SOFT_HLUTNM of ram_reg_i_46 : label is "soft_lutpair639";
  attribute SOFT_HLUTNM of \ram_reg_i_47__0\ : label is "soft_lutpair652";
  attribute SOFT_HLUTNM of ram_reg_i_49 : label is "soft_lutpair642";
  attribute SOFT_HLUTNM of ram_reg_i_51 : label is "soft_lutpair647";
  attribute SOFT_HLUTNM of \ram_reg_i_57__0\ : label is "soft_lutpair643";
  attribute SOFT_HLUTNM of \ram_reg_i_65__0\ : label is "soft_lutpair644";
  attribute SOFT_HLUTNM of \ram_reg_i_69__0\ : label is "soft_lutpair654";
  attribute SOFT_HLUTNM of \ram_reg_i_70__0\ : label is "soft_lutpair649";
  attribute SOFT_HLUTNM of \ram_reg_i_71__0\ : label is "soft_lutpair646";
  attribute SOFT_HLUTNM of \ram_reg_i_72__0\ : label is "soft_lutpair651";
  attribute SOFT_HLUTNM of \ram_reg_i_73__0\ : label is "soft_lutpair641";
  attribute SOFT_HLUTNM of ram_reg_i_91 : label is "soft_lutpair640";
  attribute SOFT_HLUTNM of ram_reg_i_93 : label is "soft_lutpair640";
  attribute SOFT_HLUTNM of ram_reg_i_94 : label is "soft_lutpair650";
  attribute SOFT_HLUTNM of ram_reg_i_99 : label is "soft_lutpair645";
begin
  \ap_CS_fsm_reg[2]_0\(0) <= \^ap_cs_fsm_reg[2]_0\(0);
  \ap_CS_fsm_reg[41]_0\(3 downto 0) <= \^ap_cs_fsm_reg[41]_0\(3 downto 0);
  ap_rst_n_0 <= \^ap_rst_n_0\;
\ap_CS_fsm[0]_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAEAEE"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage52,
      I1 => \ap_CS_fsm_reg_n_0_[0]\,
      I2 => icmp_ln216_reg_841,
      I3 => ap_enable_reg_pp0_iter1_0,
      I4 => grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_210_1_fu_92_ap_start_reg,
      O => ap_NS_fsm(0)
    );
\ap_CS_fsm[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000008000000000"
    )
        port map (
      I0 => \ap_CS_fsm[1]_i_2_n_0\,
      I1 => \ap_CS_fsm[1]_i_3_n_0\,
      I2 => \ap_CS_fsm[1]_i_4_n_0\,
      I3 => \ap_CS_fsm[1]_i_5_n_0\,
      I4 => \ap_CS_fsm[1]_i_6_n_0\,
      I5 => \ap_CS_fsm[1]_i_7_n_0\,
      O => ap_NS_fsm(1)
    );
\ap_CS_fsm[1]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage51,
      I1 => ap_CS_fsm_pp0_stage47,
      I2 => ap_CS_fsm_pp0_stage44,
      I3 => ap_CS_fsm_pp0_stage39,
      O => \ap_CS_fsm[1]_i_10_n_0\
    );
\ap_CS_fsm[1]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage2,
      I1 => \ap_CS_fsm_reg_n_0_[3]\,
      I2 => ap_CS_fsm_pp0_stage20,
      I3 => ap_CS_fsm_pp0_stage21,
      I4 => \ram_reg_i_51__0_n_0\,
      O => \ap_CS_fsm[1]_i_2_n_0\
    );
\ap_CS_fsm[1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \ap_CS_fsm_reg_n_0_[7]\,
      I1 => ap_CS_fsm_pp0_stage25,
      I2 => ap_CS_fsm_pp0_stage37,
      I3 => \ap_CS_fsm_reg_n_0_[6]\,
      I4 => ap_CS_fsm_pp0_stage1,
      I5 => ap_CS_fsm_pp0_stage19,
      O => \ap_CS_fsm[1]_i_3_n_0\
    );
\ap_CS_fsm[1]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => q0_reg_i_29_n_0,
      I1 => ap_CS_fsm_pp0_stage35,
      I2 => \ap_CS_fsm_reg_n_0_[17]\,
      I3 => ap_CS_fsm_pp0_stage18,
      I4 => ap_CS_fsm_pp0_stage36,
      O => \ap_CS_fsm[1]_i_4_n_0\
    );
\ap_CS_fsm[1]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \ap_CS_fsm[1]_i_8_n_0\,
      I1 => \ap_CS_fsm[1]_i_9_n_0\,
      I2 => \ap_CS_fsm[1]_i_10_n_0\,
      I3 => ap_CS_fsm_pp0_stage38,
      I4 => ap_CS_fsm_pp0_stage43,
      I5 => ap_CS_fsm_pp0_stage40,
      O => \ap_CS_fsm[1]_i_5_n_0\
    );
\ap_CS_fsm[1]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \ap_CS_fsm_reg_n_0_[15]\,
      I1 => \ap_CS_fsm_reg_n_0_[33]\,
      I2 => \ap_CS_fsm_reg_n_0_[24]\,
      I3 => con256_U_n_13,
      I4 => \ram_reg_i_63__0_n_0\,
      I5 => con256_U_n_12,
      O => \ap_CS_fsm[1]_i_6_n_0\
    );
\ap_CS_fsm[1]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF70"
    )
        port map (
      I0 => \ap_CS_fsm_reg_n_0_[0]\,
      I1 => icmp_ln216_reg_841,
      I2 => ap_enable_reg_pp0_iter1_0,
      I3 => grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_210_1_fu_92_ap_start_reg,
      O => \ap_CS_fsm[1]_i_7_n_0\
    );
\ap_CS_fsm[1]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage46,
      I1 => ap_CS_fsm_pp0_stage45,
      I2 => ap_CS_fsm_pp0_stage42,
      I3 => ap_CS_fsm_pp0_stage41,
      O => \ap_CS_fsm[1]_i_8_n_0\
    );
\ap_CS_fsm[1]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage50,
      I1 => ap_CS_fsm_pp0_stage49,
      I2 => ap_CS_fsm_pp0_stage52,
      I3 => ap_CS_fsm_pp0_stage48,
      O => \ap_CS_fsm[1]_i_9_n_0\
    );
\ap_CS_fsm_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(0),
      Q => \ap_CS_fsm_reg_n_0_[0]\,
      S => \^ap_rst_n_0\
    );
\ap_CS_fsm_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_CS_fsm_pp0_stage9,
      Q => ap_CS_fsm_pp0_stage10,
      R => \^ap_rst_n_0\
    );
\ap_CS_fsm_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_CS_fsm_pp0_stage10,
      Q => ap_CS_fsm_pp0_stage11,
      R => \^ap_rst_n_0\
    );
\ap_CS_fsm_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_CS_fsm_pp0_stage11,
      Q => \ap_CS_fsm_reg_n_0_[12]\,
      R => \^ap_rst_n_0\
    );
\ap_CS_fsm_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_n_0_[12]\,
      Q => ap_CS_fsm_pp0_stage13,
      R => \^ap_rst_n_0\
    );
\ap_CS_fsm_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_CS_fsm_pp0_stage13,
      Q => \ap_CS_fsm_reg_n_0_[14]\,
      R => \^ap_rst_n_0\
    );
\ap_CS_fsm_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_n_0_[14]\,
      Q => \ap_CS_fsm_reg_n_0_[15]\,
      R => \^ap_rst_n_0\
    );
\ap_CS_fsm_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_n_0_[15]\,
      Q => ap_CS_fsm_pp0_stage16,
      R => \^ap_rst_n_0\
    );
\ap_CS_fsm_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_CS_fsm_pp0_stage16,
      Q => \ap_CS_fsm_reg_n_0_[17]\,
      R => \^ap_rst_n_0\
    );
\ap_CS_fsm_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_n_0_[17]\,
      Q => ap_CS_fsm_pp0_stage18,
      R => \^ap_rst_n_0\
    );
\ap_CS_fsm_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_CS_fsm_pp0_stage18,
      Q => ap_CS_fsm_pp0_stage19,
      R => \^ap_rst_n_0\
    );
\ap_CS_fsm_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(1),
      Q => ap_CS_fsm_pp0_stage1,
      R => \^ap_rst_n_0\
    );
\ap_CS_fsm_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_CS_fsm_pp0_stage19,
      Q => ap_CS_fsm_pp0_stage20,
      R => \^ap_rst_n_0\
    );
\ap_CS_fsm_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_CS_fsm_pp0_stage20,
      Q => ap_CS_fsm_pp0_stage21,
      R => \^ap_rst_n_0\
    );
\ap_CS_fsm_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_CS_fsm_pp0_stage21,
      Q => ap_CS_fsm_pp0_stage22,
      R => \^ap_rst_n_0\
    );
\ap_CS_fsm_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_CS_fsm_pp0_stage22,
      Q => \ap_CS_fsm_reg_n_0_[23]\,
      R => \^ap_rst_n_0\
    );
\ap_CS_fsm_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_n_0_[23]\,
      Q => \ap_CS_fsm_reg_n_0_[24]\,
      R => \^ap_rst_n_0\
    );
\ap_CS_fsm_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_n_0_[24]\,
      Q => ap_CS_fsm_pp0_stage25,
      R => \^ap_rst_n_0\
    );
\ap_CS_fsm_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_CS_fsm_pp0_stage25,
      Q => \ap_CS_fsm_reg_n_0_[26]\,
      R => \^ap_rst_n_0\
    );
\ap_CS_fsm_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_n_0_[26]\,
      Q => ap_CS_fsm_pp0_stage27,
      R => \^ap_rst_n_0\
    );
\ap_CS_fsm_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_CS_fsm_pp0_stage27,
      Q => ap_CS_fsm_pp0_stage28,
      R => \^ap_rst_n_0\
    );
\ap_CS_fsm_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_CS_fsm_pp0_stage28,
      Q => ap_CS_fsm_pp0_stage29,
      R => \^ap_rst_n_0\
    );
\ap_CS_fsm_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_CS_fsm_pp0_stage1,
      Q => ap_CS_fsm_pp0_stage2,
      R => \^ap_rst_n_0\
    );
\ap_CS_fsm_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_CS_fsm_pp0_stage29,
      Q => \ap_CS_fsm_reg_n_0_[30]\,
      R => \^ap_rst_n_0\
    );
\ap_CS_fsm_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_n_0_[30]\,
      Q => ap_CS_fsm_pp0_stage31,
      R => \^ap_rst_n_0\
    );
\ap_CS_fsm_reg[32]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_CS_fsm_pp0_stage31,
      Q => ap_CS_fsm_pp0_stage32,
      R => \^ap_rst_n_0\
    );
\ap_CS_fsm_reg[33]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_CS_fsm_pp0_stage32,
      Q => \ap_CS_fsm_reg_n_0_[33]\,
      R => \^ap_rst_n_0\
    );
\ap_CS_fsm_reg[34]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_n_0_[33]\,
      Q => \ap_CS_fsm_reg_n_0_[34]\,
      R => \^ap_rst_n_0\
    );
\ap_CS_fsm_reg[35]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_n_0_[34]\,
      Q => ap_CS_fsm_pp0_stage35,
      R => \^ap_rst_n_0\
    );
\ap_CS_fsm_reg[36]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_CS_fsm_pp0_stage35,
      Q => ap_CS_fsm_pp0_stage36,
      R => \^ap_rst_n_0\
    );
\ap_CS_fsm_reg[37]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_CS_fsm_pp0_stage36,
      Q => ap_CS_fsm_pp0_stage37,
      R => \^ap_rst_n_0\
    );
\ap_CS_fsm_reg[38]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_CS_fsm_pp0_stage37,
      Q => ap_CS_fsm_pp0_stage38,
      R => \^ap_rst_n_0\
    );
\ap_CS_fsm_reg[39]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_CS_fsm_pp0_stage38,
      Q => ap_CS_fsm_pp0_stage39,
      R => \^ap_rst_n_0\
    );
\ap_CS_fsm_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_CS_fsm_pp0_stage2,
      Q => \ap_CS_fsm_reg_n_0_[3]\,
      R => \^ap_rst_n_0\
    );
\ap_CS_fsm_reg[40]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_CS_fsm_pp0_stage39,
      Q => ap_CS_fsm_pp0_stage40,
      R => \^ap_rst_n_0\
    );
\ap_CS_fsm_reg[41]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_CS_fsm_pp0_stage40,
      Q => ap_CS_fsm_pp0_stage41,
      R => \^ap_rst_n_0\
    );
\ap_CS_fsm_reg[42]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_CS_fsm_pp0_stage41,
      Q => ap_CS_fsm_pp0_stage42,
      R => \^ap_rst_n_0\
    );
\ap_CS_fsm_reg[43]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_CS_fsm_pp0_stage42,
      Q => ap_CS_fsm_pp0_stage43,
      R => \^ap_rst_n_0\
    );
\ap_CS_fsm_reg[44]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_CS_fsm_pp0_stage43,
      Q => ap_CS_fsm_pp0_stage44,
      R => \^ap_rst_n_0\
    );
\ap_CS_fsm_reg[45]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_CS_fsm_pp0_stage44,
      Q => ap_CS_fsm_pp0_stage45,
      R => \^ap_rst_n_0\
    );
\ap_CS_fsm_reg[46]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_CS_fsm_pp0_stage45,
      Q => ap_CS_fsm_pp0_stage46,
      R => \^ap_rst_n_0\
    );
\ap_CS_fsm_reg[47]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_CS_fsm_pp0_stage46,
      Q => ap_CS_fsm_pp0_stage47,
      R => \^ap_rst_n_0\
    );
\ap_CS_fsm_reg[48]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_CS_fsm_pp0_stage47,
      Q => ap_CS_fsm_pp0_stage48,
      R => \^ap_rst_n_0\
    );
\ap_CS_fsm_reg[49]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_CS_fsm_pp0_stage48,
      Q => ap_CS_fsm_pp0_stage49,
      R => \^ap_rst_n_0\
    );
\ap_CS_fsm_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_n_0_[3]\,
      Q => ap_CS_fsm_pp0_stage4,
      R => \^ap_rst_n_0\
    );
\ap_CS_fsm_reg[50]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_CS_fsm_pp0_stage49,
      Q => ap_CS_fsm_pp0_stage50,
      R => \^ap_rst_n_0\
    );
\ap_CS_fsm_reg[51]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_CS_fsm_pp0_stage50,
      Q => ap_CS_fsm_pp0_stage51,
      R => \^ap_rst_n_0\
    );
\ap_CS_fsm_reg[52]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_CS_fsm_pp0_stage51,
      Q => ap_CS_fsm_pp0_stage52,
      R => \^ap_rst_n_0\
    );
\ap_CS_fsm_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_CS_fsm_pp0_stage4,
      Q => ap_CS_fsm_pp0_stage5,
      R => \^ap_rst_n_0\
    );
\ap_CS_fsm_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_CS_fsm_pp0_stage5,
      Q => \ap_CS_fsm_reg_n_0_[6]\,
      R => \^ap_rst_n_0\
    );
\ap_CS_fsm_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_n_0_[6]\,
      Q => \ap_CS_fsm_reg_n_0_[7]\,
      R => \^ap_rst_n_0\
    );
\ap_CS_fsm_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_n_0_[7]\,
      Q => ap_CS_fsm_pp0_stage8,
      R => \^ap_rst_n_0\
    );
\ap_CS_fsm_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_CS_fsm_pp0_stage8,
      Q => ap_CS_fsm_pp0_stage9,
      R => \^ap_rst_n_0\
    );
\ap_enable_reg_pp0_iter0_reg_i_1__13\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter0_reg,
      I1 => \ap_CS_fsm_reg_n_0_[0]\,
      I2 => grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_210_1_fu_92_ap_start_reg,
      O => \ap_enable_reg_pp0_iter0_reg_i_1__13_n_0\
    );
ap_enable_reg_pp0_iter0_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_enable_reg_pp0_iter0_reg_i_1__13_n_0\,
      Q => ap_enable_reg_pp0_iter0_reg,
      R => \^ap_rst_n_0\
    );
ap_enable_reg_pp0_iter1_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000088AAA0008800"
    )
        port map (
      I0 => ap_rst_n,
      I1 => ap_enable_reg_pp0_iter0_reg,
      I2 => grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_210_1_fu_92_ap_start_reg,
      I3 => ap_CS_fsm_pp0_stage52,
      I4 => \ap_CS_fsm_reg_n_0_[0]\,
      I5 => ap_enable_reg_pp0_iter1_0,
      O => ap_enable_reg_pp0_iter1_i_1_n_0
    );
ap_enable_reg_pp0_iter1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_enable_reg_pp0_iter1_i_1_n_0,
      Q => ap_enable_reg_pp0_iter1_0,
      R => '0'
    );
ap_loop_exit_ready_pp0_iter1_reg_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C0CCC00000AA00AA"
    )
        port map (
      I0 => ap_loop_exit_ready_pp0_iter1_reg,
      I1 => icmp_ln216_reg_841,
      I2 => grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_210_1_fu_92_ap_start_reg,
      I3 => \ap_CS_fsm_reg_n_0_[0]\,
      I4 => ap_enable_reg_pp0_iter0_reg,
      I5 => ap_CS_fsm_pp0_stage52,
      O => ap_loop_exit_ready_pp0_iter1_reg_i_1_n_0
    );
ap_loop_exit_ready_pp0_iter1_reg_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => ap_loop_exit_ready_pp0_iter1_reg_i_1_n_0,
      Q => ap_loop_exit_ready_pp0_iter1_reg,
      R => '0'
    );
con256_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_ClefiaKeySet256_Pipeline_VITIS_LOOP_210_1_con256_ROM_AUTO_1R
     port map (
      ADDRARDADDR(6 downto 2) => sel(7 downto 3),
      ADDRARDADDR(1 downto 0) => sel(1 downto 0),
      ADDRBWRADDR(8 downto 0) => ADDRBWRADDR(8 downto 0),
      D(7 downto 0) => grp_fu_302_p2_0(7 downto 0),
      DOADO(7 downto 0) => q0_reg(7 downto 0),
      DOBDO(2 downto 0) => DOBDO(2 downto 0),
      Q(10) => ap_CS_fsm_pp0_stage32,
      Q(9) => ap_CS_fsm_pp0_stage31,
      Q(8) => ap_CS_fsm_pp0_stage28,
      Q(7) => \ap_CS_fsm_reg_n_0_[23]\,
      Q(6) => ap_CS_fsm_pp0_stage22,
      Q(5) => ap_CS_fsm_pp0_stage19,
      Q(4) => \ap_CS_fsm_reg_n_0_[14]\,
      Q(3) => ap_CS_fsm_pp0_stage13,
      Q(2) => ap_CS_fsm_pp0_stage10,
      Q(1) => ap_CS_fsm_pp0_stage5,
      Q(0) => ap_CS_fsm_pp0_stage4,
      \ap_CS_fsm_reg[14]\ => con256_U_n_12,
      \ap_CS_fsm_reg[5]\ => con256_U_n_13,
      \ap_CS_fsm_reg[7]\ => \ap_CS_fsm_reg[7]_0\,
      \ap_CS_fsm_reg[7]_0\ => \ap_CS_fsm_reg[7]_1\,
      \ap_CS_fsm_reg[7]_1\ => \ap_CS_fsm_reg[7]_2\,
      ap_clk => ap_clk,
      con256_address01 => con256_address01,
      con256_ce0 => con256_ce0,
      grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_16_fu_118_ap_start_reg => grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_16_fu_118_ap_start_reg,
      grp_ClefiaKeySet256_fu_148_rk_d0(1 downto 0) => grp_ClefiaKeySet256_fu_148_rk_d0(1 downto 0),
      \idx21_load_reg_845_reg[7]\(3) => con256_U_n_34,
      \idx21_load_reg_845_reg[7]\(2) => con256_U_n_35,
      \idx21_load_reg_845_reg[7]\(1) => con256_U_n_36,
      \idx21_load_reg_845_reg[7]\(0) => con256_U_n_37,
      q0(4 downto 0) => q0(4 downto 0),
      q0_reg_0(7 downto 0) => xor_ln124_51_fu_514_p2(7 downto 0),
      q0_reg_1(7 downto 0) => grp_fu_302_p2(7 downto 0),
      q0_reg_2(7 downto 0) => xor_ln124_3_fu_556_p2(7 downto 0),
      q0_reg_3 => q0_reg_i_28_n_0,
      q0_reg_4 => q0_reg_i_29_n_0,
      \ram_reg_i_132__4\(1 downto 0) => \ram_reg_i_132__4\(1 downto 0),
      \ram_reg_i_132__4_0\(1 downto 0) => \ram_reg_i_132__4_0\(1 downto 0),
      \ram_reg_i_135__4\ => \ram_reg_i_135__4_0\,
      \ram_reg_i_135__4_0\ => \ram_reg_i_135__4_1\,
      \ram_reg_i_135__4_1\(2 downto 0) => \ram_reg_i_135__4\(6 downto 4),
      ram_reg_i_315(4 downto 0) => ram_reg_i_315(4 downto 0),
      ram_reg_i_330 => ram_reg_i_330,
      ram_reg_i_335(0) => ram_reg_i_335(0),
      \reg_308_reg[7]\(7) => grp_ClefiaF0Xor_2_fu_722_n_70,
      \reg_308_reg[7]\(6) => grp_ClefiaF0Xor_2_fu_722_n_71,
      \reg_308_reg[7]\(5) => grp_ClefiaF0Xor_2_fu_722_n_72,
      \reg_308_reg[7]\(4) => grp_ClefiaF0Xor_2_fu_722_n_73,
      \reg_308_reg[7]\(3) => grp_ClefiaF0Xor_2_fu_722_n_74,
      \reg_308_reg[7]\(2) => grp_ClefiaF0Xor_2_fu_722_n_75,
      \reg_308_reg[7]\(1) => grp_ClefiaF0Xor_2_fu_722_n_76,
      \reg_308_reg[7]\(0) => grp_ClefiaF0Xor_2_fu_722_n_77,
      \reg_308_reg[7]_0\(7) => grp_ClefiaF1Xor_2_fu_743_n_64,
      \reg_308_reg[7]_0\(6) => grp_ClefiaF1Xor_2_fu_743_n_65,
      \reg_308_reg[7]_0\(5) => grp_ClefiaF1Xor_2_fu_743_n_66,
      \reg_308_reg[7]_0\(4) => grp_ClefiaF1Xor_2_fu_743_n_67,
      \reg_308_reg[7]_0\(3) => grp_ClefiaF1Xor_2_fu_743_n_68,
      \reg_308_reg[7]_0\(2) => grp_ClefiaF1Xor_2_fu_743_n_69,
      \reg_308_reg[7]_0\(1) => grp_ClefiaF1Xor_2_fu_743_n_70,
      \reg_308_reg[7]_0\(0) => grp_ClefiaF1Xor_2_fu_743_n_71,
      \rk_offset_read_reg_972_reg[7]\(3 downto 0) => idx21_load_reg_845(7 downto 4),
      \rk_offset_read_reg_972_reg[7]_0\(3 downto 0) => idx21_fu_118_reg(7 downto 4),
      \xor_ln124_3_reg_1242_reg[7]\(7 downto 0) => src_load_10_reg_1202(7 downto 0),
      \xor_ln124_51_reg_1084_reg[7]\(7 downto 0) => src_load_31_reg_1043(7 downto 0)
    );
flow_control_loop_pipe_sequential_init_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_flow_control_loop_pipe_sequential_init_1
     port map (
      Q(1) => ap_CS_fsm_pp0_stage52,
      Q(0) => \ap_CS_fsm_reg_n_0_[0]\,
      SR(0) => \^ap_rst_n_0\,
      add_ln210_fu_783_p2(2 downto 0) => add_ln210_fu_783_p2(2 downto 0),
      ap_clk => ap_clk,
      ap_done_cache_reg_0 => ap_done_cache_reg,
      ap_loop_exit_ready_pp0_iter1_reg => ap_loop_exit_ready_pp0_iter1_reg,
      ap_loop_init_int_reg_0 => flow_control_loop_pipe_sequential_init_U_n_0,
      ap_loop_init_int_reg_1(0) => idx21_fu_1180,
      ap_loop_init_int_reg_2 => q0_reg_i_28_n_0,
      ap_rst_n => ap_rst_n,
      grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_210_1_fu_92_ap_start_reg => grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_210_1_fu_92_ap_start_reg,
      icmp_ln216_reg_841 => icmp_ln216_reg_841,
      r_assign_fu_122_reg(3 downto 0) => r_assign_fu_122_reg(3 downto 0),
      \r_assign_fu_122_reg[3]_0\ => flow_control_loop_pipe_sequential_init_U_n_2,
      \r_assign_fu_122_reg[3]_1\ => \r_assign_fu_122[3]_i_3_n_0\,
      r_assign_fu_122_reg_3_sp_1 => flow_control_loop_pipe_sequential_init_U_n_1
    );
grp_ClefiaF0Xor_2_fu_722: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_ClefiaF0Xor_2
     port map (
      ADDRARDADDR(5 downto 1) => sel(7 downto 3),
      ADDRARDADDR(0) => sel(1),
      ADDRBWRADDR(7 downto 0) => sel_1(7 downto 0),
      D(3) => con256_U_n_34,
      D(2) => con256_U_n_35,
      D(1) => con256_U_n_36,
      D(0) => con256_U_n_37,
      DOADO(7 downto 0) => DOADO(7 downto 0),
      DOBDO(7 downto 0) => \clefia_s0_U/q0_reg\(7 downto 0),
      Q(0) => Q(0),
      SR(0) => \^ap_rst_n_0\,
      \ap_CS_fsm_reg[18]\ => grp_ClefiaF0Xor_2_fu_722_n_17,
      \ap_CS_fsm_reg[19]\ => grp_ClefiaF0Xor_2_fu_722_n_31,
      \ap_CS_fsm_reg[25]\ => grp_ClefiaF0Xor_2_fu_722_n_32,
      \ap_CS_fsm_reg[2]_0\ => grp_ClefiaF0Xor_2_fu_722_n_19,
      \ap_CS_fsm_reg[37]\ => grp_ClefiaF0Xor_2_fu_722_n_55,
      \ap_CS_fsm_reg[37]_0\ => grp_ClefiaF0Xor_2_fu_722_n_56,
      \ap_CS_fsm_reg[3]_0\(0) => \ap_CS_fsm_reg[3]_1\(0),
      \ap_CS_fsm_reg[3]_1\ => grp_ClefiaF0Xor_2_fu_722_n_39,
      \ap_CS_fsm_reg[3]_10\ => grp_ClefiaF0Xor_2_fu_722_n_48,
      \ap_CS_fsm_reg[3]_11\ => grp_ClefiaF0Xor_2_fu_722_n_49,
      \ap_CS_fsm_reg[3]_12\ => grp_ClefiaF0Xor_2_fu_722_n_50,
      \ap_CS_fsm_reg[3]_13\ => grp_ClefiaF0Xor_2_fu_722_n_51,
      \ap_CS_fsm_reg[3]_14\ => grp_ClefiaF0Xor_2_fu_722_n_52,
      \ap_CS_fsm_reg[3]_15\ => grp_ClefiaF0Xor_2_fu_722_n_53,
      \ap_CS_fsm_reg[3]_16\ => grp_ClefiaF0Xor_2_fu_722_n_54,
      \ap_CS_fsm_reg[3]_17\ => grp_ClefiaF0Xor_2_fu_722_n_69,
      \ap_CS_fsm_reg[3]_2\ => grp_ClefiaF0Xor_2_fu_722_n_40,
      \ap_CS_fsm_reg[3]_3\ => grp_ClefiaF0Xor_2_fu_722_n_41,
      \ap_CS_fsm_reg[3]_4\ => grp_ClefiaF0Xor_2_fu_722_n_42,
      \ap_CS_fsm_reg[3]_5\ => grp_ClefiaF0Xor_2_fu_722_n_43,
      \ap_CS_fsm_reg[3]_6\ => grp_ClefiaF0Xor_2_fu_722_n_44,
      \ap_CS_fsm_reg[3]_7\ => grp_ClefiaF0Xor_2_fu_722_n_45,
      \ap_CS_fsm_reg[3]_8\ => grp_ClefiaF0Xor_2_fu_722_n_46,
      \ap_CS_fsm_reg[3]_9\ => grp_ClefiaF0Xor_2_fu_722_n_47,
      \ap_CS_fsm_reg[43]\(1 downto 0) => \^ap_cs_fsm_reg[41]_0\(1 downto 0),
      \ap_CS_fsm_reg[5]\(0) => \ap_CS_fsm_reg[5]_0\(0),
      ap_clk => ap_clk,
      ap_enable_reg_pp0_iter0_reg => ap_enable_reg_pp0_iter0_reg,
      ap_enable_reg_pp0_iter2_reg_0 => grp_ClefiaF0Xor_2_fu_722_n_18,
      ap_enable_reg_pp0_iter2_reg_1 => grp_ClefiaF0Xor_2_fu_722_n_22,
      \ap_port_reg_dst_offset_reg[4]_0\ => grp_ClefiaF0Xor_2_fu_722_n_23,
      ap_rst_n => ap_rst_n,
      clefia_s0_ce0 => clefia_s0_ce0,
      clefia_s1_ce0 => clefia_s1_ce0,
      con256_address01 => con256_address01,
      con256_ce0 => con256_ce0,
      \dst_offset_read_reg_1002_reg[4]_0\ => grp_ClefiaF0Xor_2_fu_722_n_24,
      fout_ce0 => fout_ce0,
      fout_ce1 => fout_ce1,
      grp_ClefiaF0Xor_2_fu_722_ap_start_reg => grp_ClefiaF0Xor_2_fu_722_ap_start_reg,
      grp_ClefiaF0Xor_2_fu_722_ap_start_reg_reg => grp_ClefiaF0Xor_2_fu_722_n_27,
      grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_116_13_fu_112_ap_start_reg => grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_116_13_fu_112_ap_start_reg,
      grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_210_1_fu_92_ap_start_reg => grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_210_1_fu_92_ap_start_reg,
      q0_reg_1(7 downto 0) => \clefia_s1_U/q0_reg\(7 downto 0),
      q0_reg_10 => grp_ClefiaF1Xor_2_fu_743_n_56,
      q0_reg_11 => grp_ClefiaF1Xor_2_fu_743_n_57,
      q0_reg_12 => grp_ClefiaF1Xor_2_fu_743_n_58,
      q0_reg_13 => grp_ClefiaF1Xor_2_fu_743_n_59,
      q0_reg_2(4) => grp_ClefiaF0Xor_2_fu_722_n_62,
      q0_reg_2(3) => x_assign_2_fu_887_p3(4),
      q0_reg_2(2) => grp_ClefiaF0Xor_2_fu_722_n_64,
      q0_reg_2(1) => grp_ClefiaF0Xor_2_fu_722_n_65,
      q0_reg_2(0) => grp_ClefiaF0Xor_2_fu_722_n_66,
      q0_reg_3(1) => grp_ClefiaF0Xor_2_fu_722_n_67,
      q0_reg_3(0) => grp_ClefiaF0Xor_2_fu_722_n_68,
      q0_reg_4(7) => grp_ClefiaF1Xor_2_fu_743_n_38,
      q0_reg_4(6) => grp_ClefiaF1Xor_2_fu_743_n_39,
      q0_reg_4(5) => grp_ClefiaF1Xor_2_fu_743_n_40,
      q0_reg_4(4) => grp_ClefiaF1Xor_2_fu_743_n_41,
      q0_reg_4(3) => grp_ClefiaF1Xor_2_fu_743_n_42,
      q0_reg_4(2) => grp_ClefiaF1Xor_2_fu_743_n_43,
      q0_reg_4(1) => grp_ClefiaF1Xor_2_fu_743_n_44,
      q0_reg_4(0) => grp_ClefiaF1Xor_2_fu_743_n_45,
      q0_reg_5 => grp_ClefiaF1Xor_2_fu_743_n_36,
      q0_reg_6 => con256_U_n_13,
      q0_reg_7 => \ram_reg_i_52__0_n_0\,
      q0_reg_8(1) => ap_CS_fsm_pp0_stage3,
      q0_reg_8(0) => \^ap_cs_fsm_reg[2]_0\(0),
      q0_reg_9 => grp_ClefiaF1Xor_2_fu_743_n_55,
      ram_reg(9) => ap_CS_fsm_pp0_stage41,
      ram_reg(8) => ap_CS_fsm_pp0_stage40,
      ram_reg(7) => ap_CS_fsm_pp0_stage39,
      ram_reg(6) => ap_CS_fsm_pp0_stage38,
      ram_reg(5) => ap_CS_fsm_pp0_stage37,
      ram_reg(4) => ap_CS_fsm_pp0_stage25,
      ram_reg(3) => ap_CS_fsm_pp0_stage19,
      ram_reg(2) => ap_CS_fsm_pp0_stage18,
      ram_reg(1) => \ap_CS_fsm_reg_n_0_[7]\,
      ram_reg(0) => \ap_CS_fsm_reg_n_0_[0]\,
      ram_reg_0(1 downto 0) => \ram_reg_i_135__4\(3 downto 2),
      ram_reg_1 => \ram_reg_i_29__0_n_0\,
      ram_reg_10 => ram_reg_i_35_n_0,
      ram_reg_11 => ram_reg_i_51_n_0,
      ram_reg_12 => ram_reg_i_99_n_0,
      ram_reg_13 => grp_ClefiaF1Xor_2_fu_743_n_13,
      ram_reg_14 => \ram_reg_i_103__3_n_0\,
      ram_reg_15 => \ram_reg_i_49__0_n_0\,
      ram_reg_16 => \ram_reg_i_50__0_n_0\,
      ram_reg_17 => ram_reg_i_46_n_0,
      ram_reg_18(0) => ram_reg_0(0),
      ram_reg_19 => \ram_reg_i_31__12_n_0\,
      ram_reg_2 => \ram_reg_i_30__0_n_0\,
      ram_reg_20 => ram_reg_i_42_n_0,
      ram_reg_21 => \ram_reg_i_44__0_n_0\,
      ram_reg_22 => \ram_reg_i_45__0_n_0\,
      ram_reg_23 => \ram_reg_i_36__0_n_0\,
      ram_reg_24 => \ram_reg_i_46__0_n_0\,
      ram_reg_25 => \ram_reg_i_61__0_n_0\,
      ram_reg_26 => \ram_reg_i_37__0_n_0\,
      ram_reg_27 => grp_ClefiaF1Xor_2_fu_743_n_37,
      ram_reg_28 => \ram_reg_i_51__0_n_0\,
      ram_reg_29 => \ram_reg_i_38__0_n_0\,
      ram_reg_3 => \ram_reg_i_32__0_n_0\,
      ram_reg_30 => grp_ClefiaF1Xor_2_fu_743_n_9,
      ram_reg_31 => ram_reg_i_40_n_0,
      ram_reg_32 => ram_reg_i_41_n_0,
      ram_reg_33 => \ap_CS_fsm[1]_i_4_n_0\,
      ram_reg_4 => grp_ClefiaF1Xor_2_fu_743_n_11,
      ram_reg_5 => \ap_CS_fsm[1]_i_2_n_0\,
      ram_reg_6 => q0_reg_i_28_n_0,
      ram_reg_7 => ram_reg_i_93_n_0,
      ram_reg_8(0) => ram_reg(0),
      ram_reg_9 => ram_reg_i_45_n_0,
      ram_reg_i_43_0 => \ram_reg_i_62__0_n_0\,
      \reg_297_reg[7]_0\(7) => grp_ClefiaF0Xor_2_fu_722_n_70,
      \reg_297_reg[7]_0\(6) => grp_ClefiaF0Xor_2_fu_722_n_71,
      \reg_297_reg[7]_0\(5) => grp_ClefiaF0Xor_2_fu_722_n_72,
      \reg_297_reg[7]_0\(4) => grp_ClefiaF0Xor_2_fu_722_n_73,
      \reg_297_reg[7]_0\(3) => grp_ClefiaF0Xor_2_fu_722_n_74,
      \reg_297_reg[7]_0\(2) => grp_ClefiaF0Xor_2_fu_722_n_75,
      \reg_297_reg[7]_0\(1) => grp_ClefiaF0Xor_2_fu_722_n_76,
      \reg_297_reg[7]_0\(0) => grp_ClefiaF0Xor_2_fu_722_n_77,
      \reg_297_reg[7]_1\(7 downto 0) => \reg_297_reg[7]\(7 downto 0),
      \reg_308_reg[7]_0\(7 downto 0) => grp_fu_302_p2_0(7 downto 0),
      \src_load_31_reg_1043_reg[7]_0\(7 downto 0) => src_load_31_reg_1043(7 downto 0),
      \src_load_31_reg_1043_reg[7]_1\(7 downto 0) => \src_load_10_reg_1202_reg[7]\(7 downto 0),
      \trunc_ln134_20_reg_1232_reg[5]\(4 downto 0) => xor_ln180_fu_684_p2(4 downto 0),
      \xor_ln124_51_reg_1084_reg[7]_0\(7 downto 0) => xor_ln124_51_fu_514_p2(7 downto 0),
      \xor_ln124_reg_1018_reg[7]_0\(7 downto 0) => D(7 downto 0),
      \xor_ln180_reg_1267_reg[3]\(3 downto 0) => x_assign_3_reg_1227(3 downto 0),
      \xor_ln180_reg_1267_reg[4]\(0) => or_ln134_7_fu_961_p3(6)
    );
grp_ClefiaF0Xor_2_fu_722_ap_start_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => grp_ClefiaF0Xor_2_fu_722_n_17,
      Q => grp_ClefiaF0Xor_2_fu_722_ap_start_reg,
      R => \^ap_rst_n_0\
    );
grp_ClefiaF1Xor_2_fu_743: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_ClefiaF1Xor_2
     port map (
      ADDRARDADDR(2) => ADDRARDADDR(3),
      ADDRARDADDR(1 downto 0) => ADDRARDADDR(1 downto 0),
      ADDRBWRADDR(7 downto 0) => sel_1(7 downto 0),
      D(0) => or_ln134_7_fu_961_p3(6),
      DIADI(7 downto 0) => DIADI(7 downto 0),
      DIBDI(7 downto 0) => DIBDI(7 downto 0),
      DOADO(7 downto 0) => DOADO(7 downto 0),
      DOBDO(7 downto 0) => \clefia_s0_U/q0_reg\(7 downto 0),
      Q(1) => ap_CS_fsm_pp0_stage3,
      Q(0) => \^ap_cs_fsm_reg[2]_0\(0),
      SR(0) => \^ap_rst_n_0\,
      WEA(0) => WEA(0),
      \ap_CS_fsm_reg[1]_0\ => grp_ClefiaF1Xor_2_fu_743_n_11,
      \ap_CS_fsm_reg[27]\ => grp_ClefiaF1Xor_2_fu_743_n_4,
      \ap_CS_fsm_reg[3]_0\ => \ap_CS_fsm_reg[3]_0\,
      \ap_CS_fsm_reg[3]_1\(1) => \ap_CS_fsm_reg[3]_1\(3),
      \ap_CS_fsm_reg[3]_1\(0) => \ap_CS_fsm_reg[3]_1\(1),
      \ap_CS_fsm_reg[3]_2\ => grp_ClefiaF1Xor_2_fu_743_n_36,
      \ap_CS_fsm_reg[3]_3\ => grp_ClefiaF1Xor_2_fu_743_n_37,
      \ap_CS_fsm_reg[3]_4\(0) => sel(0),
      \ap_CS_fsm_reg[3]_5\ => grp_ClefiaF1Xor_2_fu_743_n_55,
      \ap_CS_fsm_reg[3]_6\ => grp_ClefiaF1Xor_2_fu_743_n_56,
      \ap_CS_fsm_reg[3]_7\ => grp_ClefiaF1Xor_2_fu_743_n_57,
      \ap_CS_fsm_reg[3]_8\ => grp_ClefiaF1Xor_2_fu_743_n_58,
      \ap_CS_fsm_reg[3]_9\ => grp_ClefiaF1Xor_2_fu_743_n_59,
      \ap_CS_fsm_reg[41]\(0) => \^ap_cs_fsm_reg[41]_0\(3),
      \ap_CS_fsm_reg[5]\(0) => \ap_CS_fsm_reg[5]_0\(1),
      ap_clk => ap_clk,
      ap_enable_reg_pp0_iter1 => ap_enable_reg_pp0_iter1,
      ap_enable_reg_pp0_iter1_reg_0 => grp_ClefiaF1Xor_2_fu_743_n_9,
      ap_enable_reg_pp0_iter1_reg_1 => grp_ClefiaF1Xor_2_fu_743_n_13,
      ap_rst_n => ap_rst_n,
      clefia_s0_ce0 => clefia_s0_ce0,
      clefia_s1_ce0 => clefia_s1_ce0,
      con256_address01 => con256_address01,
      fin_ce0 => fin_ce0,
      grp_ClefiaF1Xor_2_fu_743_ap_start_reg => grp_ClefiaF1Xor_2_fu_743_ap_start_reg,
      grp_ClefiaF1Xor_2_fu_743_ap_start_reg_reg => q0_reg_i_28_n_0,
      q0_reg => grp_ClefiaF0Xor_2_fu_722_n_69,
      ram_reg(3) => ap_CS_fsm_pp0_stage37,
      ram_reg(2) => ap_CS_fsm_pp0_stage28,
      ram_reg(1) => ap_CS_fsm_pp0_stage27,
      ram_reg(0) => ap_CS_fsm_pp0_stage9,
      ram_reg_0 => ram_reg_i_34_n_0,
      ram_reg_1 => ram_reg_i_42_n_0,
      ram_reg_10 => grp_ClefiaF0Xor_2_fu_722_n_22,
      ram_reg_11(0) => ram_reg(1),
      ram_reg_12 => ram_reg_i_49_n_0,
      ram_reg_13 => grp_ClefiaF0Xor_2_fu_722_n_56,
      ram_reg_14 => grp_ClefiaF0Xor_2_fu_722_n_24,
      ram_reg_15 => ram_reg_i_91_n_0,
      ram_reg_16 => ram_reg_i_45_n_0,
      ram_reg_17 => \ram_reg_i_46__0_n_0\,
      ram_reg_18 => \ram_reg_i_47__0_n_0\,
      ram_reg_19 => grp_ClefiaF0Xor_2_fu_722_n_18,
      ram_reg_2 => ram_reg_i_35_n_0,
      ram_reg_20 => ram_reg_i_99_n_0,
      ram_reg_21 => ram_reg_i_30_n_0,
      ram_reg_22 => ram_reg_i_47_n_0,
      ram_reg_23 => grp_ClefiaF0Xor_2_fu_722_n_31,
      ram_reg_24(1) => ram_reg_0(3),
      ram_reg_24(0) => ram_reg_0(1),
      ram_reg_25 => \ram_reg_i_28__12_n_0\,
      ram_reg_26 => ram_reg_i_29_n_0,
      ram_reg_27 => \ram_reg_i_31__12_n_0\,
      ram_reg_28 => \ram_reg_i_54__0_n_0\,
      ram_reg_29 => grp_ClefiaF0Xor_2_fu_722_n_19,
      ram_reg_3 => grp_ClefiaF0Xor_2_fu_722_n_23,
      ram_reg_30 => grp_ClefiaF0Xor_2_fu_722_n_27,
      ram_reg_31 => \ram_reg_i_38__0_n_0\,
      ram_reg_32 => ram_reg_i_40_n_0,
      ram_reg_33 => ram_reg_i_41_n_0,
      ram_reg_34 => \ram_reg_i_37__0_n_0\,
      ram_reg_35 => \ram_reg_i_61__0_n_0\,
      ram_reg_36 => \ram_reg_i_70__0_n_0\,
      ram_reg_37 => \ram_reg_i_71__0_n_0\,
      ram_reg_38 => grp_ClefiaF0Xor_2_fu_722_n_39,
      ram_reg_39 => grp_ClefiaF0Xor_2_fu_722_n_40,
      ram_reg_4 => ram_reg_i_38_n_0,
      ram_reg_40 => grp_ClefiaF0Xor_2_fu_722_n_41,
      ram_reg_41 => grp_ClefiaF0Xor_2_fu_722_n_42,
      ram_reg_42 => grp_ClefiaF0Xor_2_fu_722_n_43,
      ram_reg_43 => grp_ClefiaF0Xor_2_fu_722_n_44,
      ram_reg_44 => grp_ClefiaF0Xor_2_fu_722_n_45,
      ram_reg_45 => grp_ClefiaF0Xor_2_fu_722_n_46,
      ram_reg_46 => grp_ClefiaF0Xor_2_fu_722_n_47,
      ram_reg_47 => grp_ClefiaF0Xor_2_fu_722_n_48,
      ram_reg_48 => grp_ClefiaF0Xor_2_fu_722_n_49,
      ram_reg_49 => grp_ClefiaF0Xor_2_fu_722_n_50,
      ram_reg_5 => grp_ClefiaF0Xor_2_fu_722_n_32,
      ram_reg_50 => grp_ClefiaF0Xor_2_fu_722_n_51,
      ram_reg_51 => grp_ClefiaF0Xor_2_fu_722_n_52,
      ram_reg_52 => grp_ClefiaF0Xor_2_fu_722_n_53,
      ram_reg_53 => grp_ClefiaF0Xor_2_fu_722_n_54,
      ram_reg_54 => \ram_reg_i_42__11_n_0\,
      ram_reg_55 => \ram_reg_i_41__0_n_0\,
      ram_reg_56 => grp_ClefiaF0Xor_2_fu_722_n_55,
      ram_reg_57 => \ram_reg_i_59__0_n_0\,
      ram_reg_58 => \ap_CS_fsm[1]_i_4_n_0\,
      ram_reg_6 => \ram_reg_i_25__0_n_0\,
      ram_reg_7 => \ram_reg_i_26__0_n_0\,
      ram_reg_8(2 downto 1) => \ram_reg_i_135__4\(3 downto 2),
      ram_reg_8(0) => \ram_reg_i_135__4\(0),
      ram_reg_9 => \ram_reg_i_32__0_n_0\,
      \reg_297_reg[7]_0\(7) => grp_ClefiaF1Xor_2_fu_743_n_64,
      \reg_297_reg[7]_0\(6) => grp_ClefiaF1Xor_2_fu_743_n_65,
      \reg_297_reg[7]_0\(5) => grp_ClefiaF1Xor_2_fu_743_n_66,
      \reg_297_reg[7]_0\(4) => grp_ClefiaF1Xor_2_fu_743_n_67,
      \reg_297_reg[7]_0\(3) => grp_ClefiaF1Xor_2_fu_743_n_68,
      \reg_297_reg[7]_0\(2) => grp_ClefiaF1Xor_2_fu_743_n_69,
      \reg_297_reg[7]_0\(1) => grp_ClefiaF1Xor_2_fu_743_n_70,
      \reg_297_reg[7]_0\(0) => grp_ClefiaF1Xor_2_fu_743_n_71,
      \reg_297_reg[7]_1\(7 downto 0) => \reg_297_reg[7]_0\(7 downto 0),
      \reg_308_reg[7]_0\(7) => grp_ClefiaF1Xor_2_fu_743_n_38,
      \reg_308_reg[7]_0\(6) => grp_ClefiaF1Xor_2_fu_743_n_39,
      \reg_308_reg[7]_0\(5) => grp_ClefiaF1Xor_2_fu_743_n_40,
      \reg_308_reg[7]_0\(4) => grp_ClefiaF1Xor_2_fu_743_n_41,
      \reg_308_reg[7]_0\(3) => grp_ClefiaF1Xor_2_fu_743_n_42,
      \reg_308_reg[7]_0\(2) => grp_ClefiaF1Xor_2_fu_743_n_43,
      \reg_308_reg[7]_0\(1) => grp_ClefiaF1Xor_2_fu_743_n_44,
      \reg_308_reg[7]_0\(0) => grp_ClefiaF1Xor_2_fu_743_n_45,
      \reg_308_reg[7]_1\(7 downto 0) => grp_fu_302_p2(7 downto 0),
      \rk_offset_read_reg_1131_reg[7]_0\(3 downto 0) => idx21_load_reg_845(7 downto 4),
      \src_load_10_reg_1202_reg[7]_0\(7 downto 0) => src_load_10_reg_1202(7 downto 0),
      \src_load_10_reg_1202_reg[7]_1\(7 downto 0) => \src_load_10_reg_1202_reg[7]\(7 downto 0),
      \trunc_ln134_13_reg_1257_reg[5]_0\(4) => grp_ClefiaF0Xor_2_fu_722_n_62,
      \trunc_ln134_13_reg_1257_reg[5]_0\(3) => x_assign_2_fu_887_p3(4),
      \trunc_ln134_13_reg_1257_reg[5]_0\(2) => grp_ClefiaF0Xor_2_fu_722_n_64,
      \trunc_ln134_13_reg_1257_reg[5]_0\(1) => grp_ClefiaF0Xor_2_fu_722_n_65,
      \trunc_ln134_13_reg_1257_reg[5]_0\(0) => grp_ClefiaF0Xor_2_fu_722_n_66,
      \x_assign_1_reg_1304_reg[3]_0\(1) => grp_ClefiaF0Xor_2_fu_722_n_67,
      \x_assign_1_reg_1304_reg[3]_0\(0) => grp_ClefiaF0Xor_2_fu_722_n_68,
      \x_assign_3_reg_1227_reg[3]_0\(3 downto 0) => x_assign_3_reg_1227(3 downto 0),
      \xor_ln124_3_reg_1242_reg[7]_0\(7 downto 0) => xor_ln124_3_fu_556_p2(7 downto 0),
      \xor_ln124_reg_1177_reg[7]_0\(7 downto 0) => D(7 downto 0),
      \xor_ln180_reg_1267_reg[4]_0\(4 downto 0) => xor_ln180_fu_684_p2(4 downto 0),
      \z_reg_1217_reg[7]_0\(7 downto 0) => \clefia_s1_U/q0_reg\(7 downto 0)
    );
grp_ClefiaF1Xor_2_fu_743_ap_start_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => grp_ClefiaF1Xor_2_fu_743_n_4,
      Q => grp_ClefiaF1Xor_2_fu_743_ap_start_reg,
      R => \^ap_rst_n_0\
    );
grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_210_1_fu_92_ap_start_reg_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBFAAAAFFFFAAAA"
    )
        port map (
      I0 => \ram_reg_i_135__4\(1),
      I1 => ap_CS_fsm_pp0_stage52,
      I2 => ap_enable_reg_pp0_iter0_reg,
      I3 => \ap_CS_fsm_reg_n_0_[0]\,
      I4 => grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_210_1_fu_92_ap_start_reg,
      I5 => icmp_ln216_reg_841,
      O => \ap_CS_fsm_reg[2]_1\
    );
\icmp_ln216_reg_841_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => flow_control_loop_pipe_sequential_init_U_n_0,
      Q => icmp_ln216_reg_841,
      R => '0'
    );
\idx21_fu_118[4]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => idx21_fu_118_reg(4),
      O => add_ln215_fu_798_p2(4)
    );
\idx21_fu_118[5]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => idx21_fu_118_reg(4),
      I1 => idx21_fu_118_reg(5),
      O => add_ln215_fu_798_p2(5)
    );
\idx21_fu_118[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => idx21_fu_118_reg(6),
      I1 => idx21_fu_118_reg(5),
      I2 => idx21_fu_118_reg(4),
      O => add_ln215_fu_798_p2(6)
    );
\idx21_fu_118[7]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000B800"
    )
        port map (
      I0 => grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_210_1_fu_92_ap_start_reg,
      I1 => \ap_CS_fsm_reg_n_0_[0]\,
      I2 => ap_enable_reg_pp0_iter0_reg,
      I3 => ap_CS_fsm_pp0_stage1,
      I4 => icmp_ln216_reg_841,
      O => idx21_fu_11801_out
    );
\idx21_fu_118[7]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => idx21_fu_118_reg(7),
      I1 => idx21_fu_118_reg(4),
      I2 => idx21_fu_118_reg(5),
      I3 => idx21_fu_118_reg(6),
      O => add_ln215_fu_798_p2(7)
    );
\idx21_fu_118_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => idx21_fu_11801_out,
      D => add_ln215_fu_798_p2(4),
      Q => idx21_fu_118_reg(4),
      R => idx21_fu_1180
    );
\idx21_fu_118_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => idx21_fu_11801_out,
      D => add_ln215_fu_798_p2(5),
      Q => idx21_fu_118_reg(5),
      R => idx21_fu_1180
    );
\idx21_fu_118_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => idx21_fu_11801_out,
      D => add_ln215_fu_798_p2(6),
      Q => idx21_fu_118_reg(6),
      R => idx21_fu_1180
    );
\idx21_fu_118_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => idx21_fu_11801_out,
      D => add_ln215_fu_798_p2(7),
      Q => idx21_fu_118_reg(7),
      R => idx21_fu_1180
    );
\idx21_load_reg_845_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage1,
      D => idx21_fu_118_reg(4),
      Q => idx21_load_reg_845(4),
      R => '0'
    );
\idx21_load_reg_845_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage1,
      D => idx21_fu_118_reg(5),
      Q => idx21_load_reg_845(5),
      R => '0'
    );
\idx21_load_reg_845_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage1,
      D => idx21_fu_118_reg(6),
      Q => idx21_load_reg_845(6),
      R => '0'
    );
\idx21_load_reg_845_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_pp0_stage1,
      D => idx21_fu_118_reg(7),
      Q => idx21_load_reg_845(7),
      R => '0'
    );
q0_reg_i_28: unisim.vcomponents.LUT3
    generic map(
      INIT => X"47"
    )
        port map (
      I0 => grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_210_1_fu_92_ap_start_reg,
      I1 => \ap_CS_fsm_reg_n_0_[0]\,
      I2 => ap_enable_reg_pp0_iter0_reg,
      O => q0_reg_i_28_n_0
    );
q0_reg_i_29: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \ap_CS_fsm_reg_n_0_[12]\,
      I1 => ap_CS_fsm_pp0_stage11,
      I2 => ap_CS_fsm_pp0_stage29,
      I3 => \ap_CS_fsm_reg_n_0_[30]\,
      O => q0_reg_i_29_n_0
    );
\r_assign_fu_122[3]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_210_1_fu_92_ap_start_reg,
      I1 => \ap_CS_fsm_reg_n_0_[0]\,
      O => \r_assign_fu_122[3]_i_3_n_0\
    );
\r_assign_fu_122_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_1,
      D => add_ln210_fu_783_p2(0),
      Q => r_assign_fu_122_reg(0),
      R => '0'
    );
\r_assign_fu_122_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_1,
      D => add_ln210_fu_783_p2(1),
      Q => r_assign_fu_122_reg(1),
      R => '0'
    );
\r_assign_fu_122_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_1,
      D => add_ln210_fu_783_p2(2),
      Q => r_assign_fu_122_reg(2),
      R => '0'
    );
\r_assign_fu_122_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => flow_control_loop_pipe_sequential_init_U_n_1,
      D => flow_control_loop_pipe_sequential_init_U_n_2,
      Q => r_assign_fu_122_reg(3),
      R => '0'
    );
\ram_reg_i_103__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000FFFF0000FFF2"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage39,
      I1 => ap_CS_fsm_pp0_stage40,
      I2 => ap_CS_fsm_pp0_stage41,
      I3 => ap_CS_fsm_pp0_stage42,
      I4 => q0_reg_i_28_n_0,
      I5 => ap_CS_fsm_pp0_stage43,
      O => \ram_reg_i_103__3_n_0\
    );
ram_reg_i_168: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBB000B0AAA000A0"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage46,
      I1 => ap_CS_fsm_pp0_stage45,
      I2 => ap_enable_reg_pp0_iter0_reg,
      I3 => \ap_CS_fsm_reg_n_0_[0]\,
      I4 => grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_210_1_fu_92_ap_start_reg,
      I5 => ap_CS_fsm_pp0_stage44,
      O => ram_reg_i_168_n_0
    );
\ram_reg_i_20__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \ram_reg_i_26__0_n_0\,
      I1 => \ram_reg_i_135__4\(2),
      I2 => icmp_ln216_reg_841,
      O => \ap_CS_fsm_reg[3]_2\(0)
    );
\ram_reg_i_21__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0F880088"
    )
        port map (
      I0 => \ram_reg_i_135__4\(0),
      I1 => ap_enable_reg_pp0_iter1,
      I2 => icmp_ln216_reg_841,
      I3 => \ram_reg_i_135__4\(2),
      I4 => \ram_reg_i_26__0_n_0\,
      O => WEBWE(0)
    );
\ram_reg_i_25__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAAAAAAAAE"
    )
        port map (
      I0 => q0_reg_i_28_n_0,
      I1 => \ap_CS_fsm[1]_i_4_n_0\,
      I2 => ap_CS_fsm_pp0_stage10,
      I3 => ap_CS_fsm_pp0_stage28,
      I4 => \ap_CS_fsm_reg_n_0_[34]\,
      I5 => ap_CS_fsm_pp0_stage16,
      O => \ram_reg_i_25__0_n_0\
    );
\ram_reg_i_26__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F8"
    )
        port map (
      I0 => \ap_CS_fsm_reg_n_0_[0]\,
      I1 => ap_enable_reg_pp0_iter1_0,
      I2 => \ram_reg_i_29__0_n_0\,
      O => \ram_reg_i_26__0_n_0\
    );
\ram_reg_i_28__12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000FFFF0000FFFE"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage41,
      I1 => ap_CS_fsm_pp0_stage40,
      I2 => ap_CS_fsm_pp0_stage39,
      I3 => ap_CS_fsm_pp0_stage42,
      I4 => q0_reg_i_28_n_0,
      I5 => ap_CS_fsm_pp0_stage43,
      O => \ram_reg_i_28__12_n_0\
    );
ram_reg_i_29: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage45,
      I1 => ap_enable_reg_pp0_iter0_reg,
      I2 => \ap_CS_fsm_reg_n_0_[0]\,
      I3 => grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_210_1_fu_92_ap_start_reg,
      O => ram_reg_i_29_n_0
    );
\ram_reg_i_29__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
        port map (
      I0 => \ap_CS_fsm[1]_i_5_n_0\,
      I1 => ap_enable_reg_pp0_iter0_reg,
      I2 => \ap_CS_fsm_reg_n_0_[0]\,
      I3 => grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_210_1_fu_92_ap_start_reg,
      O => \ram_reg_i_29__0_n_0\
    );
ram_reg_i_30: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFCCFFCCFFFFFFFE"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage50,
      I1 => \ram_reg_i_57__0_n_0\,
      I2 => ap_CS_fsm_pp0_stage47,
      I3 => \ram_reg_i_35__0_n_0\,
      I4 => ap_CS_fsm_pp0_stage46,
      I5 => q0_reg_i_28_n_0,
      O => ram_reg_i_30_n_0
    );
\ram_reg_i_30__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage37,
      I1 => ap_enable_reg_pp0_iter0_reg,
      I2 => \ap_CS_fsm_reg_n_0_[0]\,
      I3 => grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_210_1_fu_92_ap_start_reg,
      O => \ram_reg_i_30__0_n_0\
    );
\ram_reg_i_31__12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B800"
    )
        port map (
      I0 => grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_210_1_fu_92_ap_start_reg,
      I1 => \ap_CS_fsm_reg_n_0_[0]\,
      I2 => ap_enable_reg_pp0_iter0_reg,
      I3 => ap_CS_fsm_pp0_stage44,
      O => \ram_reg_i_31__12_n_0\
    );
\ram_reg_i_32__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF1D"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter0_reg,
      I1 => \ap_CS_fsm_reg_n_0_[0]\,
      I2 => grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_210_1_fu_92_ap_start_reg,
      I3 => \ap_CS_fsm[1]_i_4_n_0\,
      O => \ram_reg_i_32__0_n_0\
    );
ram_reg_i_34: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CFC08A80"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage52,
      I1 => grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_210_1_fu_92_ap_start_reg,
      I2 => \ap_CS_fsm_reg_n_0_[0]\,
      I3 => ap_enable_reg_pp0_iter0_reg,
      I4 => ap_CS_fsm_pp0_stage51,
      O => ram_reg_i_34_n_0
    );
\ram_reg_i_34__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage50,
      I1 => ap_enable_reg_pp0_iter0_reg,
      I2 => \ap_CS_fsm_reg_n_0_[0]\,
      I3 => grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_210_1_fu_92_ap_start_reg,
      O => \ram_reg_i_34__0_n_0\
    );
ram_reg_i_35: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFAFAFAFAE"
    )
        port map (
      I0 => \ram_reg_i_64__0_n_0\,
      I1 => ap_CS_fsm_pp0_stage46,
      I2 => q0_reg_i_28_n_0,
      I3 => ap_CS_fsm_pp0_stage44,
      I4 => ap_CS_fsm_pp0_stage45,
      I5 => ram_reg_i_88_n_0,
      O => ram_reg_i_35_n_0
    );
\ram_reg_i_35__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF0AAF0EEC0AAC0"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter1_0,
      I1 => ap_CS_fsm_pp0_stage51,
      I2 => ap_enable_reg_pp0_iter0_reg,
      I3 => \ap_CS_fsm_reg_n_0_[0]\,
      I4 => grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_210_1_fu_92_ap_start_reg,
      I5 => ap_CS_fsm_pp0_stage52,
      O => \ram_reg_i_35__0_n_0\
    );
\ram_reg_i_36__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"010101FFFFFF01FF"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage42,
      I1 => ap_CS_fsm_pp0_stage43,
      I2 => ap_CS_fsm_pp0_stage44,
      I3 => ap_enable_reg_pp0_iter0_reg,
      I4 => \ap_CS_fsm_reg_n_0_[0]\,
      I5 => grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_210_1_fu_92_ap_start_reg,
      O => \ram_reg_i_36__0_n_0\
    );
\ram_reg_i_37__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFEEFE"
    )
        port map (
      I0 => \ram_reg_i_62__0_n_0\,
      I1 => q0_reg_i_28_n_0,
      I2 => \ap_CS_fsm[1]_i_4_n_0\,
      I3 => \ram_reg_i_63__0_n_0\,
      I4 => ap_CS_fsm_pp0_stage38,
      O => \ram_reg_i_37__0_n_0\
    );
ram_reg_i_38: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00FF00FFFFFFFE"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage40,
      I1 => ap_CS_fsm_pp0_stage38,
      I2 => ap_CS_fsm_pp0_stage39,
      I3 => \ram_reg_i_41__0_n_0\,
      I4 => ap_CS_fsm_pp0_stage43,
      I5 => q0_reg_i_28_n_0,
      O => ram_reg_i_38_n_0
    );
\ram_reg_i_38__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"303F757F"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage43,
      I1 => grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_210_1_fu_92_ap_start_reg,
      I2 => \ap_CS_fsm_reg_n_0_[0]\,
      I3 => ap_enable_reg_pp0_iter0_reg,
      I4 => ap_CS_fsm_pp0_stage42,
      O => \ram_reg_i_38__0_n_0\
    );
\ram_reg_i_39__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0F0F0F0E"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage47,
      I1 => ap_CS_fsm_pp0_stage49,
      I2 => q0_reg_i_28_n_0,
      I3 => ap_CS_fsm_pp0_stage48,
      I4 => ap_CS_fsm_pp0_stage50,
      O => \ram_reg_i_39__0_n_0\
    );
ram_reg_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4F4F4F4F4444444F"
    )
        port map (
      I0 => ram_reg_i_34_n_0,
      I1 => \ram_reg_i_39__0_n_0\,
      I2 => ram_reg_i_35_n_0,
      I3 => \ram_reg_i_40__0_n_0\,
      I4 => ram_reg_i_42_n_0,
      I5 => \ram_reg_i_41__0_n_0\,
      O => ADDRARDADDR(2)
    );
ram_reg_i_40: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFA808"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage44,
      I1 => ap_enable_reg_pp0_iter0_reg,
      I2 => \ap_CS_fsm_reg_n_0_[0]\,
      I3 => grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_210_1_fu_92_ap_start_reg,
      I4 => ram_reg_i_46_n_0,
      O => ram_reg_i_40_n_0
    );
\ram_reg_i_40__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF1111FFFF1110"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage40,
      I1 => ap_CS_fsm_pp0_stage39,
      I2 => ap_CS_fsm_pp0_stage37,
      I3 => \ap_CS_fsm[1]_i_4_n_0\,
      I4 => q0_reg_i_28_n_0,
      I5 => ap_CS_fsm_pp0_stage38,
      O => \ram_reg_i_40__0_n_0\
    );
ram_reg_i_41: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000A200A200A2"
    )
        port map (
      I0 => ram_reg_i_30_n_0,
      I1 => \ram_reg_i_57__0_n_0\,
      I2 => \ram_reg_i_64__0_n_0\,
      I3 => ap_ready_int,
      I4 => \ap_CS_fsm_reg_n_0_[0]\,
      I5 => ap_enable_reg_pp0_iter1_0,
      O => ram_reg_i_41_n_0
    );
\ram_reg_i_41__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5454540000005400"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage43,
      I1 => ap_CS_fsm_pp0_stage41,
      I2 => ap_CS_fsm_pp0_stage42,
      I3 => ap_enable_reg_pp0_iter0_reg,
      I4 => \ap_CS_fsm_reg_n_0_[0]\,
      I5 => grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_210_1_fu_92_ap_start_reg,
      O => \ram_reg_i_41__0_n_0\
    );
ram_reg_i_42: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage43,
      I1 => ap_enable_reg_pp0_iter0_reg,
      I2 => \ap_CS_fsm_reg_n_0_[0]\,
      I3 => grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_210_1_fu_92_ap_start_reg,
      O => ram_reg_i_42_n_0
    );
\ram_reg_i_42__11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1111111111110010"
    )
        port map (
      I0 => ram_reg_i_34_n_0,
      I1 => q0_reg_i_28_n_0,
      I2 => ram_reg_i_94_n_0,
      I3 => ram_reg_i_88_n_0,
      I4 => ap_CS_fsm_pp0_stage50,
      I5 => ap_CS_fsm_pp0_stage49,
      O => \ram_reg_i_42__11_n_0\
    );
\ram_reg_i_44__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000F02"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage45,
      I1 => ap_CS_fsm_pp0_stage46,
      I2 => q0_reg_i_28_n_0,
      I3 => ap_CS_fsm_pp0_stage47,
      I4 => \ram_reg_i_68__0_n_0\,
      I5 => \ram_reg_i_35__0_n_0\,
      O => \ram_reg_i_44__0_n_0\
    );
ram_reg_i_45: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFAFA0AE"
    )
        port map (
      I0 => ram_reg_i_96_n_0,
      I1 => ap_CS_fsm_pp0_stage50,
      I2 => q0_reg_i_28_n_0,
      I3 => ap_CS_fsm_pp0_stage51,
      I4 => ap_CS_fsm_pp0_stage52,
      O => ram_reg_i_45_n_0
    );
\ram_reg_i_45__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF000000F4"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage50,
      I1 => ap_CS_fsm_pp0_stage49,
      I2 => ap_CS_fsm_pp0_stage51,
      I3 => q0_reg_i_28_n_0,
      I4 => ap_CS_fsm_pp0_stage52,
      I5 => \ram_reg_i_69__0_n_0\,
      O => \ram_reg_i_45__0_n_0\
    );
ram_reg_i_46: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFB800"
    )
        port map (
      I0 => grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_210_1_fu_92_ap_start_reg,
      I1 => \ap_CS_fsm_reg_n_0_[0]\,
      I2 => ap_enable_reg_pp0_iter0_reg,
      I3 => ap_CS_fsm_pp0_stage45,
      I4 => ram_reg_i_30_n_0,
      O => ram_reg_i_46_n_0
    );
\ram_reg_i_46__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBB000B0AAA000A0"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage41,
      I1 => ap_CS_fsm_pp0_stage40,
      I2 => ap_enable_reg_pp0_iter0_reg,
      I3 => \ap_CS_fsm_reg_n_0_[0]\,
      I4 => grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_210_1_fu_92_ap_start_reg,
      I5 => ap_CS_fsm_pp0_stage39,
      O => \ram_reg_i_46__0_n_0\
    );
ram_reg_i_47: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF0FFFFFFF0FFFE"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage43,
      I1 => ap_CS_fsm_pp0_stage42,
      I2 => \ram_reg_i_62__0_n_0\,
      I3 => ram_reg_i_46_n_0,
      I4 => q0_reg_i_28_n_0,
      I5 => ap_CS_fsm_pp0_stage44,
      O => ram_reg_i_47_n_0
    );
\ram_reg_i_47__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage42,
      I1 => ap_enable_reg_pp0_iter0_reg,
      I2 => \ap_CS_fsm_reg_n_0_[0]\,
      I3 => grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_210_1_fu_92_ap_start_reg,
      O => \ram_reg_i_47__0_n_0\
    );
ram_reg_i_49: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFB800"
    )
        port map (
      I0 => grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_210_1_fu_92_ap_start_reg,
      I1 => \ap_CS_fsm_reg_n_0_[0]\,
      I2 => ap_enable_reg_pp0_iter0_reg,
      I3 => ap_CS_fsm_pp0_stage43,
      I4 => ram_reg_i_35_n_0,
      O => ram_reg_i_49_n_0
    );
\ram_reg_i_49__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"22200020"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage43,
      I1 => ap_CS_fsm_pp0_stage44,
      I2 => ap_enable_reg_pp0_iter0_reg,
      I3 => \ap_CS_fsm_reg_n_0_[0]\,
      I4 => grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_210_1_fu_92_ap_start_reg,
      O => \ram_reg_i_49__0_n_0\
    );
\ram_reg_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEF0EEFFEEFFEEFF"
    )
        port map (
      I0 => \ram_reg_i_34__0_n_0\,
      I1 => \ram_reg_i_35__0_n_0\,
      I2 => ram_reg_i_29_n_0,
      I3 => ram_reg_i_30_n_0,
      I4 => \ram_reg_i_36__0_n_0\,
      I5 => \ram_reg_i_37__0_n_0\,
      O => \^ap_cs_fsm_reg[41]_0\(2)
    );
\ram_reg_i_50__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF10111010"
    )
        port map (
      I0 => \ram_reg_i_35__0_n_0\,
      I1 => \ram_reg_i_68__0_n_0\,
      I2 => \ram_reg_i_72__0_n_0\,
      I3 => ap_CS_fsm_pp0_stage46,
      I4 => ram_reg_i_29_n_0,
      I5 => \ram_reg_i_45__0_n_0\,
      O => \ram_reg_i_50__0_n_0\
    );
ram_reg_i_51: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00008A80"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage42,
      I1 => grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_210_1_fu_92_ap_start_reg,
      I2 => \ap_CS_fsm_reg_n_0_[0]\,
      I3 => ap_enable_reg_pp0_iter0_reg,
      I4 => ap_CS_fsm_pp0_stage43,
      O => ram_reg_i_51_n_0
    );
\ram_reg_i_51__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage9,
      I1 => ap_CS_fsm_pp0_stage27,
      I2 => \ap_CS_fsm_reg_n_0_[26]\,
      I3 => ap_CS_fsm_pp0_stage8,
      O => \ram_reg_i_51__0_n_0\
    );
\ram_reg_i_52__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1D1D1D1D1D1D1DFF"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter0_reg,
      I1 => \ap_CS_fsm_reg_n_0_[0]\,
      I2 => grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_210_1_fu_92_ap_start_reg,
      I3 => \ram_reg_i_73__0_n_0\,
      I4 => ap_CS_fsm_pp0_stage1,
      I5 => ap_CS_fsm_pp0_stage19,
      O => \ram_reg_i_52__0_n_0\
    );
\ram_reg_i_54__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8888888A"
    )
        port map (
      I0 => \ram_reg_i_52__0_n_0\,
      I1 => q0_reg_i_28_n_0,
      I2 => \ap_CS_fsm_reg_n_0_[7]\,
      I3 => ap_CS_fsm_pp0_stage25,
      I4 => \ram_reg_i_51__0_n_0\,
      O => \ram_reg_i_54__0_n_0\
    );
\ram_reg_i_57__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FC0CA808"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage49,
      I1 => ap_enable_reg_pp0_iter0_reg,
      I2 => \ap_CS_fsm_reg_n_0_[0]\,
      I3 => grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_210_1_fu_92_ap_start_reg,
      I4 => ap_CS_fsm_pp0_stage48,
      O => \ram_reg_i_57__0_n_0\
    );
\ram_reg_i_59__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BABABAFFFFFFBAFF"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage38,
      I1 => \ram_reg_i_63__0_n_0\,
      I2 => \ap_CS_fsm[1]_i_4_n_0\,
      I3 => ap_enable_reg_pp0_iter0_reg,
      I4 => \ap_CS_fsm_reg_n_0_[0]\,
      I5 => grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_210_1_fu_92_ap_start_reg,
      O => \ram_reg_i_59__0_n_0\
    );
\ram_reg_i_61__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"040404FFFFFF04FF"
    )
        port map (
      I0 => \ram_reg_i_63__0_n_0\,
      I1 => \ap_CS_fsm[1]_i_4_n_0\,
      I2 => ap_CS_fsm_pp0_stage38,
      I3 => ap_enable_reg_pp0_iter0_reg,
      I4 => \ap_CS_fsm_reg_n_0_[0]\,
      I5 => grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_210_1_fu_92_ap_start_reg,
      O => \ram_reg_i_61__0_n_0\
    );
\ram_reg_i_62__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF000F0EEE000E0"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage39,
      I1 => ap_CS_fsm_pp0_stage40,
      I2 => ap_enable_reg_pp0_iter0_reg,
      I3 => \ap_CS_fsm_reg_n_0_[0]\,
      I4 => grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_210_1_fu_92_ap_start_reg,
      I5 => ap_CS_fsm_pp0_stage41,
      O => \ram_reg_i_62__0_n_0\
    );
\ram_reg_i_63__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage10,
      I1 => ap_CS_fsm_pp0_stage28,
      I2 => \ap_CS_fsm_reg_n_0_[34]\,
      I3 => ap_CS_fsm_pp0_stage16,
      O => \ram_reg_i_63__0_n_0\
    );
\ram_reg_i_64__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0FFF000E0EEE000"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage51,
      I1 => ap_CS_fsm_pp0_stage52,
      I2 => grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_210_1_fu_92_ap_start_reg,
      I3 => \ap_CS_fsm_reg_n_0_[0]\,
      I4 => ap_enable_reg_pp0_iter0_reg,
      I5 => ap_CS_fsm_pp0_stage50,
      O => \ram_reg_i_64__0_n_0\
    );
\ram_reg_i_65__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage52,
      I1 => ap_enable_reg_pp0_iter0_reg,
      I2 => \ap_CS_fsm_reg_n_0_[0]\,
      I3 => grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_210_1_fu_92_ap_start_reg,
      O => ap_ready_int
    );
\ram_reg_i_68__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0FFF000E0EEE000"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage50,
      I1 => ap_CS_fsm_pp0_stage48,
      I2 => grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_210_1_fu_92_ap_start_reg,
      I3 => \ap_CS_fsm_reg_n_0_[0]\,
      I4 => ap_enable_reg_pp0_iter0_reg,
      I5 => ap_CS_fsm_pp0_stage49,
      O => \ram_reg_i_68__0_n_0\
    );
\ram_reg_i_69__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter1_0,
      I1 => \ap_CS_fsm_reg_n_0_[0]\,
      O => \ram_reg_i_69__0_n_0\
    );
\ram_reg_i_70__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage39,
      I1 => ap_enable_reg_pp0_iter0_reg,
      I2 => \ap_CS_fsm_reg_n_0_[0]\,
      I3 => grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_210_1_fu_92_ap_start_reg,
      O => \ram_reg_i_70__0_n_0\
    );
\ram_reg_i_71__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CFC08A80"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage41,
      I1 => grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_210_1_fu_92_ap_start_reg,
      I2 => \ap_CS_fsm_reg_n_0_[0]\,
      I3 => ap_enable_reg_pp0_iter0_reg,
      I4 => ap_CS_fsm_pp0_stage40,
      O => \ram_reg_i_71__0_n_0\
    );
\ram_reg_i_72__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage47,
      I1 => ap_enable_reg_pp0_iter0_reg,
      I2 => \ap_CS_fsm_reg_n_0_[0]\,
      I3 => grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_210_1_fu_92_ap_start_reg,
      O => \ram_reg_i_72__0_n_0\
    );
\ram_reg_i_73__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage21,
      I1 => ap_CS_fsm_pp0_stage20,
      I2 => \ap_CS_fsm_reg_n_0_[3]\,
      I3 => ap_CS_fsm_pp0_stage2,
      O => \ram_reg_i_73__0_n_0\
    );
ram_reg_i_88: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0FFF000E0EEE000"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage47,
      I1 => ap_CS_fsm_pp0_stage48,
      I2 => grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_210_1_fu_92_ap_start_reg,
      I3 => \ap_CS_fsm_reg_n_0_[0]\,
      I4 => ap_enable_reg_pp0_iter0_reg,
      I5 => ap_CS_fsm_pp0_stage49,
      O => ram_reg_i_88_n_0
    );
\ram_reg_i_8__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^ap_cs_fsm_reg[41]_0\(2),
      I1 => \ram_reg_i_135__4\(2),
      I2 => ram_reg_0(2),
      O => \ap_CS_fsm_reg[3]_1\(2)
    );
ram_reg_i_91: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFEEEFFF"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage37,
      I1 => \ap_CS_fsm[1]_i_4_n_0\,
      I2 => grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_210_1_fu_92_ap_start_reg,
      I3 => \ap_CS_fsm_reg_n_0_[0]\,
      I4 => ap_enable_reg_pp0_iter0_reg,
      O => ram_reg_i_91_n_0
    );
ram_reg_i_93: unisim.vcomponents.LUT5
    generic map(
      INIT => X"303FBABF"
    )
        port map (
      I0 => \ap_CS_fsm[1]_i_4_n_0\,
      I1 => grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_210_1_fu_92_ap_start_reg,
      I2 => \ap_CS_fsm_reg_n_0_[0]\,
      I3 => ap_enable_reg_pp0_iter0_reg,
      I4 => ap_CS_fsm_pp0_stage37,
      O => ram_reg_i_93_n_0
    );
ram_reg_i_94: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage45,
      I1 => ap_CS_fsm_pp0_stage46,
      O => ram_reg_i_94_n_0
    );
ram_reg_i_96: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CC00CCF4"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage47,
      I1 => ram_reg_i_168_n_0,
      I2 => ap_CS_fsm_pp0_stage48,
      I3 => q0_reg_i_28_n_0,
      I4 => ap_CS_fsm_pp0_stage49,
      O => ram_reg_i_96_n_0
    );
ram_reg_i_99: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEE000E0"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage40,
      I1 => ap_CS_fsm_pp0_stage38,
      I2 => ap_enable_reg_pp0_iter0_reg,
      I3 => \ap_CS_fsm_reg_n_0_[0]\,
      I4 => grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_210_1_fu_92_ap_start_reg,
      O => ram_reg_i_99_n_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_ClefiaKeySet128 is
  port (
    ADDRARDADDR : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \ap_CS_fsm_reg[7]_0\ : out STD_LOGIC;
    DIBDI : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \ap_CS_fsm_reg[10]\ : out STD_LOGIC;
    ADDRBWRADDR : out STD_LOGIC_VECTOR ( 0 to 0 );
    \ap_CS_fsm_reg[7]_1\ : out STD_LOGIC;
    \ap_CS_fsm_reg[7]_2\ : out STD_LOGIC;
    \ap_CS_fsm_reg[9]_0\ : out STD_LOGIC;
    \idx86_load_reg_120_reg[2]\ : out STD_LOGIC;
    \or_ln300_reg_1573_reg[5]\ : out STD_LOGIC;
    grp_ClefiaKeySet128_fu_176_rk_address1 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \or_ln300_reg_1573_reg[6]\ : out STD_LOGIC;
    WEA : out STD_LOGIC_VECTOR ( 0 to 0 );
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    grp_ClefiaKeySet128_fu_176_ap_ready : out STD_LOGIC;
    DIADI : out STD_LOGIC_VECTOR ( 7 downto 0 );
    grp_ClefiaKeySet128_fu_176_rk_address0 : out STD_LOGIC_VECTOR ( 2 downto 0 );
    grp_ClefiaKeySet128_fu_176_rk_we0 : out STD_LOGIC;
    grp_ClefiaKeySet128_fu_176_ap_done : out STD_LOGIC;
    ram_reg : in STD_LOGIC;
    ram_reg_0 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    ram_reg_1 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ram_reg_2 : in STD_LOGIC;
    ram_reg_3 : in STD_LOGIC;
    ram_reg_4 : in STD_LOGIC;
    grp_ClefiaKeySet192_fu_162_rk_ce1 : in STD_LOGIC;
    ram_reg_5 : in STD_LOGIC;
    ram_reg_6 : in STD_LOGIC;
    ram_reg_7 : in STD_LOGIC;
    ram_reg_8 : in STD_LOGIC;
    ram_reg_9 : in STD_LOGIC;
    ram_reg_10 : in STD_LOGIC;
    ram_reg_11 : in STD_LOGIC;
    ram_reg_12 : in STD_LOGIC;
    ram_reg_13 : in STD_LOGIC;
    ram_reg_14 : in STD_LOGIC;
    ram_reg_15 : in STD_LOGIC;
    ram_reg_16 : in STD_LOGIC;
    ram_reg_17 : in STD_LOGIC;
    ram_reg_18 : in STD_LOGIC;
    \ap_CS_fsm_reg[8]_0\ : in STD_LOGIC;
    grp_ClefiaKeySet128_fu_176_ap_start_reg : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_ClefiaKeySet128;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_ClefiaKeySet128 is
  signal \ap_CS_fsm_reg_n_0_[0]\ : STD_LOGIC;
  signal ap_CS_fsm_state10 : STD_LOGIC;
  signal ap_CS_fsm_state2 : STD_LOGIC;
  signal ap_CS_fsm_state3 : STD_LOGIC;
  signal ap_CS_fsm_state4 : STD_LOGIC;
  signal ap_CS_fsm_state5 : STD_LOGIC;
  signal ap_CS_fsm_state6 : STD_LOGIC;
  signal ap_CS_fsm_state7 : STD_LOGIC;
  signal ap_CS_fsm_state8 : STD_LOGIC;
  signal ap_CS_fsm_state9 : STD_LOGIC;
  signal ap_NS_fsm : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal ap_enable_reg_pp0_iter1 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter1_0 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter1_1 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter1_2 : STD_LOGIC;
  signal ap_ready_int : STD_LOGIC;
  signal \con128_address01__4\ : STD_LOGIC;
  signal con128_ce0 : STD_LOGIC;
  signal con128_q0 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal fin_U_n_16 : STD_LOGIC;
  signal fin_U_n_17 : STD_LOGIC;
  signal fin_U_n_18 : STD_LOGIC;
  signal fin_U_n_19 : STD_LOGIC;
  signal fin_U_n_20 : STD_LOGIC;
  signal fin_U_n_21 : STD_LOGIC;
  signal fin_U_n_22 : STD_LOGIC;
  signal fin_U_n_23 : STD_LOGIC;
  signal fin_U_n_24 : STD_LOGIC;
  signal fin_U_n_25 : STD_LOGIC;
  signal fin_U_n_26 : STD_LOGIC;
  signal fin_U_n_27 : STD_LOGIC;
  signal fin_U_n_28 : STD_LOGIC;
  signal fin_U_n_29 : STD_LOGIC;
  signal fin_U_n_30 : STD_LOGIC;
  signal fin_U_n_31 : STD_LOGIC;
  signal fin_address0 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal fin_ce0 : STD_LOGIC;
  signal fin_ce1 : STD_LOGIC;
  signal fin_d0 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal fin_q0 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal fin_q1 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal fin_we0 : STD_LOGIC;
  signal fin_we1 : STD_LOGIC;
  signal \flow_control_loop_pipe_sequential_init_U/ap_done_cache\ : STD_LOGIC;
  signal fout_address0 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal fout_ce0 : STD_LOGIC;
  signal fout_ce1 : STD_LOGIC;
  signal fout_q0 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal fout_q1 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal fout_we1 : STD_LOGIC;
  signal \grp_ClefiaF0Xor_125_fu_390/ap_CS_fsm_pp0_stage2\ : STD_LOGIC;
  signal \grp_ClefiaF0Xor_125_fu_390/src_load_38_reg_861\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \grp_ClefiaF0Xor_125_fu_390/xor_ln124_34_fu_436_p2\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \grp_ClefiaF0Xor_125_fu_390/xor_ln124_fu_315_p2\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \grp_ClefiaF1Xor_fu_405/ap_CS_fsm_pp0_stage2\ : STD_LOGIC;
  signal \grp_ClefiaF1Xor_fu_405/src_load_24_reg_1030\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \grp_ClefiaF1Xor_fu_405/xor_ln124_3_fu_484_p2\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_116_115_fu_64_ap_start_reg : STD_LOGIC;
  signal grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_116_115_fu_64_fout_address0 : STD_LOGIC_VECTOR ( 1 to 1 );
  signal grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_116_115_fu_64_lk_address0 : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_116_115_fu_64_n_11 : STD_LOGIC;
  signal grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_116_116_fu_56_ap_ready : STD_LOGIC;
  signal grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_116_116_fu_56_ap_start_reg : STD_LOGIC;
  signal grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_116_116_fu_56_n_3 : STD_LOGIC;
  signal grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_116_116_fu_56_n_4 : STD_LOGIC;
  signal grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_116_116_fu_56_n_5 : STD_LOGIC;
  signal grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_116_116_fu_56_n_6 : STD_LOGIC;
  signal grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_116_116_fu_56_n_7 : STD_LOGIC;
  signal grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_116_116_fu_56_n_8 : STD_LOGIC;
  signal grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_116_117_fu_79_ap_start_reg : STD_LOGIC;
  signal grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_116_117_fu_79_n_10 : STD_LOGIC;
  signal grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_116_117_fu_79_n_11 : STD_LOGIC;
  signal grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_116_117_fu_79_n_12 : STD_LOGIC;
  signal grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_116_117_fu_79_n_13 : STD_LOGIC;
  signal grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_116_117_fu_79_n_14 : STD_LOGIC;
  signal grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_116_117_fu_79_n_15 : STD_LOGIC;
  signal grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_116_117_fu_79_n_9 : STD_LOGIC;
  signal grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_116_1_fu_36_ap_start_reg : STD_LOGIC;
  signal grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_116_1_fu_36_fin_address0 : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_116_1_fu_36_n_10 : STD_LOGIC;
  signal grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_116_1_fu_36_n_11 : STD_LOGIC;
  signal grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_116_1_fu_36_n_7 : STD_LOGIC;
  signal grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_116_1_fu_36_n_8 : STD_LOGIC;
  signal grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_116_1_fu_36_n_9 : STD_LOGIC;
  signal grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_193_1_fu_44_ap_start_reg : STD_LOGIC;
  signal grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_193_1_fu_44_fin_address1 : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_193_1_fu_44_fout_address1 : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_193_1_fu_44_fout_d0 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_193_1_fu_44_fout_d1 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_193_1_fu_44_n_28 : STD_LOGIC;
  signal grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_193_1_fu_44_n_29 : STD_LOGIC;
  signal grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_193_1_fu_44_n_48 : STD_LOGIC;
  signal grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_309_1_fu_70_ap_start_reg : STD_LOGIC;
  signal grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_309_1_fu_70_con128_address0 : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_309_1_fu_70_con128_ce0 : STD_LOGIC;
  signal grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_309_1_fu_70_lk_d1 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_309_1_fu_70_n_119 : STD_LOGIC;
  signal grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_309_1_fu_70_n_23 : STD_LOGIC;
  signal grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_309_1_fu_70_n_43 : STD_LOGIC;
  signal grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_309_1_fu_70_n_44 : STD_LOGIC;
  signal grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_309_1_fu_70_n_45 : STD_LOGIC;
  signal grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_309_1_fu_70_n_46 : STD_LOGIC;
  signal grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_309_1_fu_70_n_47 : STD_LOGIC;
  signal grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_309_1_fu_70_n_48 : STD_LOGIC;
  signal grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_309_1_fu_70_n_49 : STD_LOGIC;
  signal grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_309_1_fu_70_n_56 : STD_LOGIC;
  signal grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_309_1_fu_70_n_82 : STD_LOGIC;
  signal grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_309_1_fu_70_n_83 : STD_LOGIC;
  signal grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_309_1_fu_70_n_84 : STD_LOGIC;
  signal grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_309_1_fu_70_n_85 : STD_LOGIC;
  signal grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_309_1_fu_70_n_86 : STD_LOGIC;
  signal grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_309_1_fu_70_n_87 : STD_LOGIC;
  signal grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_309_1_fu_70_n_88 : STD_LOGIC;
  signal grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_309_1_fu_70_n_90 : STD_LOGIC;
  signal grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_309_1_fu_70_n_91 : STD_LOGIC;
  signal grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_309_1_fu_70_n_92 : STD_LOGIC;
  signal grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_309_1_fu_70_n_93 : STD_LOGIC;
  signal grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_309_1_fu_70_n_94 : STD_LOGIC;
  signal grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_309_1_fu_70_n_95 : STD_LOGIC;
  signal grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_309_1_fu_70_n_96 : STD_LOGIC;
  signal idx86_load_reg_120 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal lk_address0 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal lk_ce0 : STD_LOGIC;
  signal lk_ce1 : STD_LOGIC;
  signal lk_d0 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal lk_q0 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal lk_q1 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal lk_we0 : STD_LOGIC;
  signal lk_we1 : STD_LOGIC;
  signal or_ln10_fu_1278_p3 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal or_ln11_fu_1328_p3 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal or_ln12_fu_1346_p3 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal or_ln13_fu_1398_p3 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal or_ln14_fu_1418_p3 : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal or_ln8_fu_1210_p3 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal or_ln9_fu_1260_p3 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \ram_reg_i_158__1_n_0\ : STD_LOGIC;
  signal sel : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal xor_ln124_10_fu_1100_p2 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal xor_ln124_11_fu_1164_p2 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal xor_ln124_12_fu_1232_p2 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal xor_ln124_13_fu_1300_p2 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal xor_ln124_14_fu_1368_p2 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal xor_ln124_9_fu_1028_p2 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal zext_ln114_reg_101_reg : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute FSM_ENCODING : string;
  attribute FSM_ENCODING of \ap_CS_fsm_reg[0]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[1]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[2]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[3]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[4]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[5]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[6]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[7]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[8]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[9]\ : label is "none";
begin
\ap_CS_fsm_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(0),
      Q => \ap_CS_fsm_reg_n_0_[0]\,
      S => ap_rst_n_inv
    );
\ap_CS_fsm_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(1),
      Q => ap_CS_fsm_state2,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(2),
      Q => ap_CS_fsm_state3,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(3),
      Q => ap_CS_fsm_state4,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(4),
      Q => ap_CS_fsm_state5,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(5),
      Q => ap_CS_fsm_state6,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(6),
      Q => ap_CS_fsm_state7,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(7),
      Q => ap_CS_fsm_state8,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(8),
      Q => ap_CS_fsm_state9,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(9),
      Q => ap_CS_fsm_state10,
      R => ap_rst_n_inv
    );
con128_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_ClefiaKeySet128_con128_ROM_AUTO_1R
     port map (
      ADDRARDADDR(7 downto 0) => sel(7 downto 0),
      D(7 downto 0) => xor_ln124_14_fu_1368_p2(7 downto 0),
      DOADO(7 downto 0) => con128_q0(7 downto 0),
      Q(7) => or_ln13_fu_1398_p3(0),
      Q(6 downto 0) => or_ln14_fu_1418_p3(7 downto 1),
      ap_clk => ap_clk,
      con128_ce0 => con128_ce0,
      q0_reg_0(7 downto 0) => xor_ln124_13_fu_1300_p2(7 downto 0),
      q0_reg_1(7 downto 0) => xor_ln124_12_fu_1232_p2(7 downto 0),
      q0_reg_2(7 downto 0) => xor_ln124_11_fu_1164_p2(7 downto 0),
      q0_reg_3(7 downto 0) => xor_ln124_10_fu_1100_p2(7 downto 0),
      q0_reg_4(7 downto 0) => xor_ln124_9_fu_1028_p2(7 downto 0),
      q0_reg_5(7 downto 0) => \grp_ClefiaF0Xor_125_fu_390/xor_ln124_fu_315_p2\(7 downto 0),
      q0_reg_6(7 downto 0) => \grp_ClefiaF0Xor_125_fu_390/xor_ln124_34_fu_436_p2\(7 downto 0),
      q0_reg_7(7 downto 0) => \grp_ClefiaF1Xor_fu_405/xor_ln124_3_fu_484_p2\(7 downto 0),
      \xor_ln124_10_reg_1885_reg[7]\(7) => or_ln9_fu_1260_p3(0),
      \xor_ln124_10_reg_1885_reg[7]\(6 downto 0) => or_ln10_fu_1278_p3(7 downto 1),
      \xor_ln124_11_reg_1901_reg[7]\(7) => or_ln10_fu_1278_p3(0),
      \xor_ln124_11_reg_1901_reg[7]\(6) => grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_309_1_fu_70_n_82,
      \xor_ln124_11_reg_1901_reg[7]\(5) => grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_309_1_fu_70_n_83,
      \xor_ln124_11_reg_1901_reg[7]\(4) => grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_309_1_fu_70_n_84,
      \xor_ln124_11_reg_1901_reg[7]\(3) => grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_309_1_fu_70_n_85,
      \xor_ln124_11_reg_1901_reg[7]\(2) => grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_309_1_fu_70_n_86,
      \xor_ln124_11_reg_1901_reg[7]\(1) => grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_309_1_fu_70_n_87,
      \xor_ln124_11_reg_1901_reg[7]\(0) => grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_309_1_fu_70_n_88,
      \xor_ln124_12_reg_1922_reg[7]\(7) => or_ln11_fu_1328_p3(0),
      \xor_ln124_12_reg_1922_reg[7]\(6 downto 0) => or_ln12_fu_1346_p3(7 downto 1),
      \xor_ln124_13_reg_1943_reg[7]\(7) => or_ln12_fu_1346_p3(0),
      \xor_ln124_13_reg_1943_reg[7]\(6) => grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_309_1_fu_70_n_90,
      \xor_ln124_13_reg_1943_reg[7]\(5) => grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_309_1_fu_70_n_91,
      \xor_ln124_13_reg_1943_reg[7]\(4) => grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_309_1_fu_70_n_92,
      \xor_ln124_13_reg_1943_reg[7]\(3) => grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_309_1_fu_70_n_93,
      \xor_ln124_13_reg_1943_reg[7]\(2) => grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_309_1_fu_70_n_94,
      \xor_ln124_13_reg_1943_reg[7]\(1) => grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_309_1_fu_70_n_95,
      \xor_ln124_13_reg_1943_reg[7]\(0) => grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_309_1_fu_70_n_96,
      \xor_ln124_34_reg_902_reg[7]\(7 downto 0) => \grp_ClefiaF0Xor_125_fu_390/src_load_38_reg_861\(7 downto 0),
      \xor_ln124_3_reg_1070_reg[7]\(7 downto 0) => \grp_ClefiaF1Xor_fu_405/src_load_24_reg_1030\(7 downto 0),
      \xor_ln124_9_reg_1864_reg[7]\(7) => or_ln8_fu_1210_p3(0),
      \xor_ln124_9_reg_1864_reg[7]\(6) => grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_309_1_fu_70_n_43,
      \xor_ln124_9_reg_1864_reg[7]\(5) => grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_309_1_fu_70_n_44,
      \xor_ln124_9_reg_1864_reg[7]\(4) => grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_309_1_fu_70_n_45,
      \xor_ln124_9_reg_1864_reg[7]\(3) => grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_309_1_fu_70_n_46,
      \xor_ln124_9_reg_1864_reg[7]\(2) => grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_309_1_fu_70_n_47,
      \xor_ln124_9_reg_1864_reg[7]\(1) => grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_309_1_fu_70_n_48,
      \xor_ln124_9_reg_1864_reg[7]\(0) => grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_309_1_fu_70_n_49,
      \xor_ln124_reg_1005_reg[7]\(7 downto 0) => fin_q1(7 downto 0)
    );
fin_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_ClefiaKeySet128_fin_RAM_AUTO_1R1W
     port map (
      ADDRARDADDR(2 downto 0) => grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_193_1_fu_44_fin_address1(3 downto 1),
      ADDRBWRADDR(3 downto 0) => fin_address0(3 downto 0),
      D(7) => fin_U_n_16,
      D(6) => fin_U_n_17,
      D(5) => fin_U_n_18,
      D(4) => fin_U_n_19,
      D(3) => fin_U_n_20,
      D(2) => fin_U_n_21,
      D(1) => fin_U_n_22,
      D(0) => fin_U_n_23,
      DIBDI(7 downto 0) => fin_d0(7 downto 0),
      DOADO(7 downto 0) => fout_q1(7 downto 0),
      DOBDO(7 downto 0) => fin_q0(7 downto 0),
      Q(0) => \grp_ClefiaF0Xor_125_fu_390/ap_CS_fsm_pp0_stage2\,
      WEA(0) => fin_we1,
      WEBWE(0) => fin_we0,
      ap_clk => ap_clk,
      fin_ce0 => fin_ce0,
      fin_ce1 => fin_ce1,
      ram_reg_0(7 downto 0) => fin_q1(7 downto 0),
      ram_reg_1(7) => fin_U_n_24,
      ram_reg_1(6) => fin_U_n_25,
      ram_reg_1(5) => fin_U_n_26,
      ram_reg_1(4) => fin_U_n_27,
      ram_reg_1(3) => fin_U_n_28,
      ram_reg_1(2) => fin_U_n_29,
      ram_reg_1(1) => fin_U_n_30,
      ram_reg_1(0) => fin_U_n_31,
      \reg_297_reg[7]\(0) => \grp_ClefiaF1Xor_fu_405/ap_CS_fsm_pp0_stage2\
    );
fout_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_ClefiaKeySet128_fin_RAM_AUTO_1R1W_27
     port map (
      ADDRARDADDR(2 downto 0) => grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_193_1_fu_44_fout_address1(3 downto 1),
      ADDRBWRADDR(3 downto 0) => fout_address0(3 downto 0),
      DIADI(7 downto 0) => grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_193_1_fu_44_fout_d1(7 downto 0),
      DIBDI(7 downto 0) => grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_193_1_fu_44_fout_d0(7 downto 0),
      DOADO(7 downto 0) => fout_q1(7 downto 0),
      DOBDO(7 downto 0) => fout_q0(7 downto 0),
      Q(0) => ap_CS_fsm_state4,
      WEA(0) => fout_we1,
      ap_clk => ap_clk,
      fout_ce0 => fout_ce0,
      fout_ce1 => fout_ce1,
      ram_reg_0(7 downto 0) => fin_d0(7 downto 0),
      ram_reg_1(3) => grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_116_1_fu_36_n_8,
      ram_reg_1(2) => grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_116_1_fu_36_n_9,
      ram_reg_1(1) => grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_116_1_fu_36_n_10,
      ram_reg_1(0) => grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_116_1_fu_36_n_11
    );
grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_116_115_fu_64: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_ClefiaKeySet128_Pipeline_VITIS_LOOP_116_115
     port map (
      ADDRBWRADDR(2 downto 1) => fout_address0(3 downto 2),
      ADDRBWRADDR(0) => fout_address0(0),
      D(1 downto 0) => ap_NS_fsm(6 downto 5),
      Q(2) => ap_CS_fsm_state8,
      Q(1) => ap_CS_fsm_state6,
      Q(0) => ap_CS_fsm_state5,
      \ap_CS_fsm_reg[7]\(0) => lk_address0(0),
      ap_clk => ap_clk,
      ap_enable_reg_pp0_iter1 => ap_enable_reg_pp0_iter1,
      ap_ready_int => ap_ready_int,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_116_115_fu_64_ap_start_reg => grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_116_115_fu_64_ap_start_reg,
      \idx66_fu_30_reg[1]_0\(0) => grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_116_115_fu_64_fout_address0(1),
      \idx66_fu_30_reg[3]_0\ => grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_116_115_fu_64_n_11,
      ram_reg => grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_193_1_fu_44_n_29,
      ram_reg_0 => grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_193_1_fu_44_n_28,
      \zext_ln114_reg_98_reg[3]_0\(2 downto 0) => grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_116_115_fu_64_lk_address0(3 downto 1)
    );
grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_116_115_fu_64_ap_start_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_116_115_fu_64_n_11,
      Q => grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_116_115_fu_64_ap_start_reg,
      R => ap_rst_n_inv
    );
grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_116_116_fu_56: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_ClefiaKeySet128_Pipeline_VITIS_LOOP_116_116
     port map (
      Q(3) => ap_CS_fsm_state10,
      Q(2) => ap_CS_fsm_state8,
      Q(1) => ap_CS_fsm_state4,
      Q(0) => ap_CS_fsm_state3,
      \ap_CS_fsm_reg[2]\ => grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_116_116_fu_56_n_8,
      \ap_CS_fsm_reg[7]\ => grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_116_116_fu_56_n_3,
      ap_clk => ap_clk,
      ap_done_cache => \flow_control_loop_pipe_sequential_init_U/ap_done_cache\,
      ap_enable_reg_pp0_iter1 => ap_enable_reg_pp0_iter1_0,
      ap_enable_reg_pp0_iter1_0 => ap_enable_reg_pp0_iter1_1,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_116_116_fu_56_ap_ready => grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_116_116_fu_56_ap_ready,
      grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_116_116_fu_56_ap_start_reg => grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_116_116_fu_56_ap_start_reg,
      \q0_reg[4]\ => grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_116_116_fu_56_n_4,
      \q0_reg[5]\ => grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_116_116_fu_56_n_5,
      \q0_reg[6]\ => grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_116_116_fu_56_n_6,
      \q0_reg[7]\ => grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_116_116_fu_56_n_7,
      ram_reg(3) => grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_116_117_fu_79_n_12,
      ram_reg(2) => grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_116_117_fu_79_n_13,
      ram_reg(1) => grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_116_117_fu_79_n_14,
      ram_reg(0) => grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_116_117_fu_79_n_15,
      \zext_ln114_reg_101_reg[3]_0\(3 downto 0) => zext_ln114_reg_101_reg(3 downto 0)
    );
grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_116_116_fu_56_ap_start_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_116_116_fu_56_n_8,
      Q => grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_116_116_fu_56_ap_start_reg,
      R => ap_rst_n_inv
    );
grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_116_117_fu_79: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_ClefiaKeySet128_Pipeline_VITIS_LOOP_116_117
     port map (
      D(0) => D(0),
      Q(3) => ap_CS_fsm_state10,
      Q(2) => ap_CS_fsm_state9,
      Q(1) => ap_CS_fsm_state8,
      Q(0) => \ap_CS_fsm_reg_n_0_[0]\,
      \ap_CS_fsm_reg[8]\ => grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_116_117_fu_79_n_11,
      \ap_CS_fsm_reg[8]_0\ => \ap_CS_fsm_reg[8]_0\,
      \ap_CS_fsm_reg[8]_1\(0) => Q(1),
      ap_clk => ap_clk,
      ap_done_cache_reg(1) => ap_NS_fsm(9),
      ap_done_cache_reg(0) => ap_NS_fsm(0),
      ap_enable_reg_pp0_iter1 => ap_enable_reg_pp0_iter1_1,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_116_117_fu_79_ap_start_reg => grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_116_117_fu_79_ap_start_reg,
      grp_ClefiaKeySet128_fu_176_ap_done => grp_ClefiaKeySet128_fu_176_ap_done,
      grp_ClefiaKeySet128_fu_176_ap_ready => grp_ClefiaKeySet128_fu_176_ap_ready,
      grp_ClefiaKeySet128_fu_176_ap_start_reg => grp_ClefiaKeySet128_fu_176_ap_start_reg,
      \idx86_load_reg_120_reg[1]_0\ => grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_116_117_fu_79_n_10,
      \idx86_load_reg_120_reg[2]_0\ => \idx86_load_reg_120_reg[2]\,
      \idx86_load_reg_120_reg[3]_0\(1) => idx86_load_reg_120(3),
      \idx86_load_reg_120_reg[3]_0\(0) => idx86_load_reg_120(0),
      \idx86_load_reg_120_reg[3]_1\ => grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_116_117_fu_79_n_9,
      \q0_reg[7]\(3) => grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_116_117_fu_79_n_12,
      \q0_reg[7]\(2) => grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_116_117_fu_79_n_13,
      \q0_reg[7]\(1) => grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_116_117_fu_79_n_14,
      \q0_reg[7]\(0) => grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_116_117_fu_79_n_15,
      ram_reg => grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_309_1_fu_70_n_23,
      ram_reg_0(0) => zext_ln114_reg_101_reg(2),
      ram_reg_1 => ram_reg_3
    );
grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_116_117_fu_79_ap_start_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_116_117_fu_79_n_11,
      Q => grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_116_117_fu_79_ap_start_reg,
      R => ap_rst_n_inv
    );
grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_116_1_fu_36: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_ClefiaKeySet128_Pipeline_VITIS_LOOP_116_1
     port map (
      ADDRBWRADDR(0) => fin_address0(0),
      D(1 downto 0) => ap_NS_fsm(2 downto 1),
      Q(2) => ap_CS_fsm_state4,
      Q(1) => ap_CS_fsm_state2,
      Q(0) => \ap_CS_fsm_reg_n_0_[0]\,
      ap_clk => ap_clk,
      ap_enable_reg_pp0_iter1 => ap_enable_reg_pp0_iter1_2,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_116_1_fu_36_ap_start_reg => grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_116_1_fu_36_ap_start_reg,
      grp_ClefiaKeySet128_fu_176_ap_start_reg => grp_ClefiaKeySet128_fu_176_ap_start_reg,
      grp_ClefiaKeySet128_fu_176_ap_start_reg_reg => grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_116_1_fu_36_n_7,
      \q0_reg[7]\(3) => grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_116_1_fu_36_n_8,
      \q0_reg[7]\(2) => grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_116_1_fu_36_n_9,
      \q0_reg[7]\(1) => grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_116_1_fu_36_n_10,
      \q0_reg[7]\(0) => grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_116_1_fu_36_n_11,
      \zext_ln114_reg_98_reg[3]_0\(2 downto 0) => grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_116_1_fu_36_fin_address0(3 downto 1)
    );
grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_116_1_fu_36_ap_start_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_116_1_fu_36_n_7,
      Q => grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_116_1_fu_36_ap_start_reg,
      R => ap_rst_n_inv
    );
grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_193_1_fu_44: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_ClefiaKeySet128_Pipeline_VITIS_LOOP_193_1
     port map (
      ADDRARDADDR(5 downto 2) => sel(6 downto 3),
      ADDRARDADDR(1 downto 0) => sel(1 downto 0),
      ADDRBWRADDR(0) => fout_address0(1),
      D(1 downto 0) => ap_NS_fsm(4 downto 3),
      DIADI(7 downto 0) => grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_193_1_fu_44_fout_d1(7 downto 0),
      DIBDI(7 downto 0) => grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_193_1_fu_44_fout_d0(7 downto 0),
      DOADO(7 downto 0) => con128_q0(7 downto 0),
      DOBDO(7 downto 0) => fin_q0(7 downto 0),
      Q(0) => \grp_ClefiaF1Xor_fu_405/ap_CS_fsm_pp0_stage2\,
      WEA(0) => fout_we1,
      WEBWE(0) => fin_we0,
      \ap_CS_fsm_reg[0]_0\(2 downto 0) => grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_193_1_fu_44_fin_address1(3 downto 1),
      \ap_CS_fsm_reg[21]_0\ => grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_193_1_fu_44_n_28,
      \ap_CS_fsm_reg[2]_0\(0) => \grp_ClefiaF0Xor_125_fu_390/ap_CS_fsm_pp0_stage2\,
      \ap_CS_fsm_reg[2]_1\ => grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_193_1_fu_44_n_48,
      \ap_CS_fsm_reg[3]_0\(2 downto 0) => fin_address0(3 downto 1),
      \ap_CS_fsm_reg[3]_1\ => grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_193_1_fu_44_n_29,
      \ap_CS_fsm_reg[3]_2\(0) => fin_we1,
      ap_clk => ap_clk,
      ap_done_cache => \flow_control_loop_pipe_sequential_init_U/ap_done_cache\,
      ap_enable_reg_pp0_iter1 => ap_enable_reg_pp0_iter1_2,
      ap_ready_int => ap_ready_int,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      \con128_address01__4\ => \con128_address01__4\,
      con128_ce0 => con128_ce0,
      fin_ce0 => fin_ce0,
      fin_ce1 => fin_ce1,
      fout_ce0 => fout_ce0,
      fout_ce1 => fout_ce1,
      grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_116_115_fu_64_ap_start_reg => grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_116_115_fu_64_ap_start_reg,
      grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_116_116_fu_56_ap_ready => grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_116_116_fu_56_ap_ready,
      grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_116_116_fu_56_ap_start_reg => grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_116_116_fu_56_ap_start_reg,
      grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_193_1_fu_44_ap_start_reg => grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_193_1_fu_44_ap_start_reg,
      grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_193_1_fu_44_ap_start_reg_reg(2 downto 0) => grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_193_1_fu_44_fout_address1(3 downto 1),
      grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_309_1_fu_70_con128_address0(4 downto 2) => grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_309_1_fu_70_con128_address0(6 downto 4),
      grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_309_1_fu_70_con128_address0(1 downto 0) => grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_309_1_fu_70_con128_address0(1 downto 0),
      grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_309_1_fu_70_con128_ce0 => grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_309_1_fu_70_con128_ce0,
      q0_reg(4) => ap_CS_fsm_state8,
      q0_reg(3) => ap_CS_fsm_state6,
      q0_reg(2) => ap_CS_fsm_state4,
      q0_reg(1) => ap_CS_fsm_state3,
      q0_reg(0) => ap_CS_fsm_state2,
      q0_reg_0 => grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_309_1_fu_70_n_56,
      ram_reg(0) => grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_116_115_fu_64_fout_address0(1),
      ram_reg_0(2 downto 0) => grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_116_1_fu_36_fin_address0(3 downto 1),
      ram_reg_1(7 downto 0) => fin_q1(7 downto 0),
      \reg_295_reg[7]\(7) => fin_U_n_16,
      \reg_295_reg[7]\(6) => fin_U_n_17,
      \reg_295_reg[7]\(5) => fin_U_n_18,
      \reg_295_reg[7]\(4) => fin_U_n_19,
      \reg_295_reg[7]\(3) => fin_U_n_20,
      \reg_295_reg[7]\(2) => fin_U_n_21,
      \reg_295_reg[7]\(1) => fin_U_n_22,
      \reg_295_reg[7]\(0) => fin_U_n_23,
      \reg_297_reg[7]\(7) => fin_U_n_24,
      \reg_297_reg[7]\(6) => fin_U_n_25,
      \reg_297_reg[7]\(5) => fin_U_n_26,
      \reg_297_reg[7]\(4) => fin_U_n_27,
      \reg_297_reg[7]\(3) => fin_U_n_28,
      \reg_297_reg[7]\(2) => fin_U_n_29,
      \reg_297_reg[7]\(1) => fin_U_n_30,
      \reg_297_reg[7]\(0) => fin_U_n_31,
      \src_load_24_reg_1030_reg[7]\(7 downto 0) => \grp_ClefiaF1Xor_fu_405/src_load_24_reg_1030\(7 downto 0),
      \src_load_38_reg_861_reg[7]\(7 downto 0) => \grp_ClefiaF0Xor_125_fu_390/src_load_38_reg_861\(7 downto 0),
      \xor_ln124_34_reg_902_reg[7]\(7 downto 0) => \grp_ClefiaF0Xor_125_fu_390/xor_ln124_34_fu_436_p2\(7 downto 0),
      \xor_ln124_3_reg_1070_reg[7]\(7 downto 0) => \grp_ClefiaF1Xor_fu_405/xor_ln124_3_fu_484_p2\(7 downto 0),
      \xor_ln124_reg_1005_reg[7]\(7 downto 0) => \grp_ClefiaF0Xor_125_fu_390/xor_ln124_fu_315_p2\(7 downto 0)
    );
grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_193_1_fu_44_ap_start_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_193_1_fu_44_n_48,
      Q => grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_193_1_fu_44_ap_start_reg,
      R => ap_rst_n_inv
    );
grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_309_1_fu_70: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_ClefiaKeySet128_Pipeline_VITIS_LOOP_309_1
     port map (
      ADDRARDADDR(1 downto 0) => ADDRARDADDR(1 downto 0),
      ADDRBWRADDR(0) => ADDRBWRADDR(0),
      D(7 downto 0) => con128_q0(7 downto 0),
      DIADI(7 downto 0) => DIADI(7 downto 0),
      DIBDI(7 downto 0) => DIBDI(7 downto 0),
      DOBDO(7 downto 0) => fout_q0(7 downto 0),
      Q(1) => Q(2),
      Q(0) => Q(0),
      WEA(0) => WEA(0),
      WEBWE(0) => lk_we0,
      \ap_CS_fsm_reg[10]_0\ => \ap_CS_fsm_reg[10]\,
      \ap_CS_fsm_reg[10]_1\ => grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_309_1_fu_70_n_56,
      \ap_CS_fsm_reg[6]_0\ => grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_309_1_fu_70_n_119,
      \ap_CS_fsm_reg[7]_0\ => \ap_CS_fsm_reg[7]_0\,
      \ap_CS_fsm_reg[7]_1\ => \ap_CS_fsm_reg[7]_1\,
      \ap_CS_fsm_reg[7]_2\ => \ap_CS_fsm_reg[7]_2\,
      \ap_CS_fsm_reg[7]_3\ => grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_309_1_fu_70_n_23,
      \ap_CS_fsm_reg[7]_4\(1 downto 0) => ap_NS_fsm(8 downto 7),
      \ap_CS_fsm_reg[7]_5\(0) => lk_we1,
      \ap_CS_fsm_reg[7]_6\(1) => sel(7),
      \ap_CS_fsm_reg[7]_6\(0) => sel(2),
      \ap_CS_fsm_reg[7]_7\(2 downto 0) => lk_address0(3 downto 1),
      \ap_CS_fsm_reg[7]_8\(7 downto 0) => lk_d0(7 downto 0),
      \ap_CS_fsm_reg[9]_0\ => \ap_CS_fsm_reg[9]_0\,
      ap_clk => ap_clk,
      ap_enable_reg_pp0_iter1 => ap_enable_reg_pp0_iter1,
      ap_enable_reg_pp0_iter1_0 => ap_enable_reg_pp0_iter1_1,
      ap_enable_reg_pp0_iter1_1 => ap_enable_reg_pp0_iter1_0,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      \con128_address01__4\ => \con128_address01__4\,
      grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_309_1_fu_70_ap_start_reg => grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_309_1_fu_70_ap_start_reg,
      grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_309_1_fu_70_con128_address0(5 downto 3) => grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_309_1_fu_70_con128_address0(6 downto 4),
      grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_309_1_fu_70_con128_address0(2 downto 0) => grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_309_1_fu_70_con128_address0(2 downto 0),
      grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_309_1_fu_70_con128_ce0 => grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_309_1_fu_70_con128_ce0,
      grp_ClefiaKeySet128_fu_176_rk_address0(2 downto 0) => grp_ClefiaKeySet128_fu_176_rk_address0(2 downto 0),
      grp_ClefiaKeySet128_fu_176_rk_address1(3 downto 0) => grp_ClefiaKeySet128_fu_176_rk_address1(3 downto 0),
      grp_ClefiaKeySet128_fu_176_rk_we0 => grp_ClefiaKeySet128_fu_176_rk_we0,
      grp_ClefiaKeySet192_fu_162_rk_ce1 => grp_ClefiaKeySet192_fu_162_rk_ce1,
      lk_ce0 => lk_ce0,
      lk_ce1 => lk_ce1,
      \lk_load_10_reg_1756_reg[7]_0\(7) => or_ln9_fu_1260_p3(0),
      \lk_load_10_reg_1756_reg[7]_0\(6 downto 0) => or_ln10_fu_1278_p3(7 downto 1),
      \lk_load_11_reg_1763_reg[7]_0\(7) => or_ln10_fu_1278_p3(0),
      \lk_load_11_reg_1763_reg[7]_0\(6) => grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_309_1_fu_70_n_82,
      \lk_load_11_reg_1763_reg[7]_0\(5) => grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_309_1_fu_70_n_83,
      \lk_load_11_reg_1763_reg[7]_0\(4) => grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_309_1_fu_70_n_84,
      \lk_load_11_reg_1763_reg[7]_0\(3) => grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_309_1_fu_70_n_85,
      \lk_load_11_reg_1763_reg[7]_0\(2) => grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_309_1_fu_70_n_86,
      \lk_load_11_reg_1763_reg[7]_0\(1) => grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_309_1_fu_70_n_87,
      \lk_load_11_reg_1763_reg[7]_0\(0) => grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_309_1_fu_70_n_88,
      \lk_load_12_reg_1795_reg[7]_0\(7) => or_ln11_fu_1328_p3(0),
      \lk_load_12_reg_1795_reg[7]_0\(6 downto 0) => or_ln12_fu_1346_p3(7 downto 1),
      \lk_load_13_reg_1802_reg[7]_0\(7) => or_ln12_fu_1346_p3(0),
      \lk_load_13_reg_1802_reg[7]_0\(6) => grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_309_1_fu_70_n_90,
      \lk_load_13_reg_1802_reg[7]_0\(5) => grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_309_1_fu_70_n_91,
      \lk_load_13_reg_1802_reg[7]_0\(4) => grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_309_1_fu_70_n_92,
      \lk_load_13_reg_1802_reg[7]_0\(3) => grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_309_1_fu_70_n_93,
      \lk_load_13_reg_1802_reg[7]_0\(2) => grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_309_1_fu_70_n_94,
      \lk_load_13_reg_1802_reg[7]_0\(1) => grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_309_1_fu_70_n_95,
      \lk_load_13_reg_1802_reg[7]_0\(0) => grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_309_1_fu_70_n_96,
      \lk_load_4_reg_1639_reg[7]_0\(7 downto 0) => lk_q1(7 downto 0),
      \lk_load_5_reg_1646_reg[7]_0\(7 downto 0) => lk_q0(7 downto 0),
      \lk_load_9_reg_1724_reg[7]_0\(7) => or_ln8_fu_1210_p3(0),
      \lk_load_9_reg_1724_reg[7]_0\(6) => grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_309_1_fu_70_n_43,
      \lk_load_9_reg_1724_reg[7]_0\(5) => grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_309_1_fu_70_n_44,
      \lk_load_9_reg_1724_reg[7]_0\(4) => grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_309_1_fu_70_n_45,
      \lk_load_9_reg_1724_reg[7]_0\(3) => grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_309_1_fu_70_n_46,
      \lk_load_9_reg_1724_reg[7]_0\(2) => grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_309_1_fu_70_n_47,
      \lk_load_9_reg_1724_reg[7]_0\(1) => grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_309_1_fu_70_n_48,
      \lk_load_9_reg_1724_reg[7]_0\(0) => grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_309_1_fu_70_n_49,
      \or_ln300_reg_1573_reg[5]_0\ => \or_ln300_reg_1573_reg[5]\,
      \or_ln300_reg_1573_reg[6]_0\ => \or_ln300_reg_1573_reg[6]\,
      ram_reg => ram_reg,
      ram_reg_0(1 downto 0) => ram_reg_0(1 downto 0),
      ram_reg_1(1 downto 0) => ram_reg_1(1 downto 0),
      ram_reg_10 => ram_reg_7,
      ram_reg_11 => grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_116_116_fu_56_n_6,
      ram_reg_12 => ram_reg_8,
      ram_reg_13 => grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_116_116_fu_56_n_7,
      ram_reg_14 => ram_reg_9,
      ram_reg_15 => ram_reg_10,
      ram_reg_16 => ram_reg_11,
      ram_reg_17 => ram_reg_12,
      ram_reg_18 => ram_reg_13,
      ram_reg_19 => ram_reg_14,
      ram_reg_2 => ram_reg_2,
      ram_reg_20 => grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_116_116_fu_56_n_3,
      ram_reg_21 => ram_reg_15,
      ram_reg_22 => ram_reg_16,
      ram_reg_23 => ram_reg_17,
      ram_reg_24 => grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_116_117_fu_79_n_10,
      ram_reg_25 => ram_reg_18,
      ram_reg_26 => \ram_reg_i_158__1_n_0\,
      ram_reg_27 => grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_116_117_fu_79_n_9,
      ram_reg_28(2) => zext_ln114_reg_101_reg(3),
      ram_reg_28(1 downto 0) => zext_ln114_reg_101_reg(1 downto 0),
      ram_reg_29(1) => idx86_load_reg_120(3),
      ram_reg_29(0) => idx86_load_reg_120(0),
      ram_reg_3(4) => ap_CS_fsm_state10,
      ram_reg_3(3) => ap_CS_fsm_state8,
      ram_reg_3(2) => ap_CS_fsm_state7,
      ram_reg_3(1) => ap_CS_fsm_state6,
      ram_reg_3(0) => ap_CS_fsm_state4,
      ram_reg_30(2 downto 0) => grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_116_115_fu_64_lk_address0(3 downto 1),
      ram_reg_4 => ram_reg_3,
      ram_reg_5 => ram_reg_4,
      ram_reg_6 => ram_reg_5,
      ram_reg_7 => grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_116_116_fu_56_n_4,
      ram_reg_8 => ram_reg_6,
      ram_reg_9 => grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_116_116_fu_56_n_5,
      \reg_586_reg[7]_0\(7) => or_ln13_fu_1398_p3(0),
      \reg_586_reg[7]_0\(6 downto 0) => or_ln14_fu_1418_p3(7 downto 1),
      \trunc_ln259_reg_1933_reg[6]_0\(7 downto 0) => grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_309_1_fu_70_lk_d1(7 downto 0),
      \xor_ln124_10_reg_1885_reg[7]_0\(7 downto 0) => xor_ln124_10_fu_1100_p2(7 downto 0),
      \xor_ln124_11_reg_1901_reg[7]_0\(7 downto 0) => xor_ln124_11_fu_1164_p2(7 downto 0),
      \xor_ln124_12_reg_1922_reg[7]_0\(7 downto 0) => xor_ln124_12_fu_1232_p2(7 downto 0),
      \xor_ln124_13_reg_1943_reg[7]_0\(7 downto 0) => xor_ln124_13_fu_1300_p2(7 downto 0),
      \xor_ln124_14_reg_1964_reg[7]_0\(7 downto 0) => xor_ln124_14_fu_1368_p2(7 downto 0),
      \xor_ln124_9_reg_1864_reg[7]_0\(7 downto 0) => xor_ln124_9_fu_1028_p2(7 downto 0)
    );
grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_309_1_fu_70_ap_start_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_309_1_fu_70_n_119,
      Q => grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_309_1_fu_70_ap_start_reg,
      R => ap_rst_n_inv
    );
lk_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_ClefiaKeySet128_fin_RAM_AUTO_1R1W_28
     port map (
      ADDRBWRADDR(3 downto 0) => lk_address0(3 downto 0),
      WEBWE(0) => lk_we0,
      ap_clk => ap_clk,
      grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_309_1_fu_70_con128_address0(2 downto 0) => grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_309_1_fu_70_con128_address0(2 downto 0),
      lk_ce0 => lk_ce0,
      lk_ce1 => lk_ce1,
      ram_reg_0(7 downto 0) => lk_q1(7 downto 0),
      ram_reg_1(7 downto 0) => lk_q0(7 downto 0),
      ram_reg_2(7 downto 0) => grp_ClefiaKeySet128_Pipeline_VITIS_LOOP_309_1_fu_70_lk_d1(7 downto 0),
      ram_reg_3(7 downto 0) => lk_d0(7 downto 0),
      ram_reg_4(0) => lk_we1
    );
\ram_reg_i_158__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => ap_CS_fsm_state8,
      I1 => ap_CS_fsm_state10,
      O => \ram_reg_i_158__1_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_ClefiaKeySet192 is
  port (
    \ap_CS_fsm_reg[13]_0\ : out STD_LOGIC;
    ADDRARDADDR : out STD_LOGIC_VECTOR ( 0 to 0 );
    \ap_CS_fsm_reg[7]_0\ : out STD_LOGIC;
    \ap_CS_fsm_reg[7]_1\ : out STD_LOGIC;
    \ap_CS_fsm_reg[7]_2\ : out STD_LOGIC;
    \ap_CS_fsm_reg[7]_3\ : out STD_LOGIC;
    \ap_CS_fsm_reg[7]_4\ : out STD_LOGIC;
    \ap_CS_fsm_reg[7]_5\ : out STD_LOGIC;
    \ap_CS_fsm_reg[7]_6\ : out STD_LOGIC;
    \ap_CS_fsm_reg[7]_7\ : out STD_LOGIC;
    ap_enable_reg_pp0_iter2_reg : out STD_LOGIC;
    grp_ClefiaKeySet192_fu_162_rk_ce0 : out STD_LOGIC;
    \ap_CS_fsm_reg[13]_1\ : out STD_LOGIC;
    \ap_CS_fsm_reg[13]_2\ : out STD_LOGIC;
    \ap_CS_fsm_reg[7]_8\ : out STD_LOGIC;
    grp_ClefiaKeySet192_fu_162_ap_done : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    grp_ClefiaKeySet192_fu_162_ap_ready : out STD_LOGIC;
    grp_ClefiaKeySet192_fu_162_rk_address1 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \rk_addr_reg_141_pp0_iter1_reg_reg[0]\ : out STD_LOGIC;
    \rk_addr_reg_141_pp0_iter1_reg_reg[1]\ : out STD_LOGIC;
    \rk_addr_reg_141_pp0_iter1_reg_reg[2]\ : out STD_LOGIC;
    \ap_CS_fsm_reg[14]_0\ : out STD_LOGIC;
    grp_ClefiaKeySet192_fu_162_rk_address0 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    grp_ClefiaKeySet192_fu_162_rk_ce1 : out STD_LOGIC;
    \zext_ln121_reg_136_reg[0]\ : out STD_LOGIC;
    \zext_ln121_reg_136_reg[1]\ : out STD_LOGIC;
    \zext_ln121_reg_136_reg[2]\ : out STD_LOGIC;
    \ap_CS_fsm_reg[7]_9\ : out STD_LOGIC;
    grp_ClefiaKeySet256_fu_148_rk_address1 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    ram_reg : in STD_LOGIC;
    ram_reg_0 : in STD_LOGIC;
    ram_reg_1 : in STD_LOGIC;
    grp_ClefiaKeySet128_fu_176_rk_address1 : in STD_LOGIC_VECTOR ( 0 to 0 );
    ram_reg_2 : in STD_LOGIC;
    ram_reg_3 : in STD_LOGIC;
    grp_ClefiaKeySet256_fu_148_rk_d0 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ram_reg_4 : in STD_LOGIC;
    grp_ClefiaKeySet256_fu_148_rk_ce0 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \ap_CS_fsm_reg[7]_10\ : in STD_LOGIC;
    grp_fu_226_p2 : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    grp_ClefiaKeySet192_fu_162_ap_start_reg : in STD_LOGIC;
    DOADO : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_ClefiaKeySet192;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_ClefiaKeySet192 is
  signal add_ln114_fu_804_p2 : STD_LOGIC_VECTOR ( 4 to 4 );
  signal add_ln340_fu_196_p2 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal add_ln340_reg_274 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal add_ln348 : STD_LOGIC_VECTOR ( 8 downto 5 );
  signal add_ln348_fu_234_p2 : STD_LOGIC_VECTOR ( 8 downto 5 );
  signal add_ln354_fu_242_p2 : STD_LOGIC_VECTOR ( 7 downto 4 );
  signal \ap_CS_fsm_reg_n_0_[0]\ : STD_LOGIC;
  signal ap_CS_fsm_state10 : STD_LOGIC;
  signal ap_CS_fsm_state10_1 : STD_LOGIC;
  signal ap_CS_fsm_state11 : STD_LOGIC;
  signal ap_CS_fsm_state12 : STD_LOGIC;
  signal ap_CS_fsm_state13 : STD_LOGIC;
  signal ap_CS_fsm_state14 : STD_LOGIC;
  signal ap_CS_fsm_state15 : STD_LOGIC;
  signal ap_CS_fsm_state2 : STD_LOGIC;
  signal ap_CS_fsm_state3 : STD_LOGIC;
  signal ap_CS_fsm_state4 : STD_LOGIC;
  signal ap_CS_fsm_state5 : STD_LOGIC;
  signal ap_CS_fsm_state6 : STD_LOGIC;
  signal ap_CS_fsm_state6_0 : STD_LOGIC;
  signal ap_CS_fsm_state7 : STD_LOGIC;
  signal ap_CS_fsm_state8 : STD_LOGIC;
  signal ap_CS_fsm_state9 : STD_LOGIC;
  signal ap_NS_fsm : STD_LOGIC_VECTOR ( 14 downto 1 );
  signal ap_NS_fsm117_out : STD_LOGIC;
  signal ap_enable_reg_pp0_iter1 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter1_2 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter1_3 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter1_4 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter1_5 : STD_LOGIC;
  signal ap_sig_allocacmp_idx_i29_load : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal ap_sig_allocacmp_idx_i44_load : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \ap_sig_allocacmp_idx_i44_load__0\ : STD_LOGIC_VECTOR ( 4 downto 3 );
  signal ap_sig_allocacmp_idx_i58_load : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal con192_load_reg_190 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal con192_load_reg_196 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal con192_q0 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal d0 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal data0 : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal data00 : STD_LOGIC;
  signal data3 : STD_LOGIC_VECTOR ( 5 downto 4 );
  signal data4 : STD_LOGIC_VECTOR ( 7 downto 4 );
  signal fin_U_n_24 : STD_LOGIC;
  signal fin_U_n_25 : STD_LOGIC;
  signal fin_U_n_26 : STD_LOGIC;
  signal fin_U_n_27 : STD_LOGIC;
  signal fin_U_n_28 : STD_LOGIC;
  signal fin_U_n_29 : STD_LOGIC;
  signal fin_U_n_30 : STD_LOGIC;
  signal fin_U_n_31 : STD_LOGIC;
  signal fin_U_n_32 : STD_LOGIC;
  signal fin_U_n_33 : STD_LOGIC;
  signal fin_U_n_34 : STD_LOGIC;
  signal fin_U_n_35 : STD_LOGIC;
  signal fin_U_n_36 : STD_LOGIC;
  signal fin_U_n_37 : STD_LOGIC;
  signal fin_U_n_38 : STD_LOGIC;
  signal fin_U_n_39 : STD_LOGIC;
  signal fin_address0 : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal fin_ce0 : STD_LOGIC;
  signal fin_ce1 : STD_LOGIC;
  signal fin_d0 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal fin_q0 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal fin_q1 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal fin_we0 : STD_LOGIC;
  signal fin_we1 : STD_LOGIC;
  signal fout_address0 : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal fout_ce0 : STD_LOGIC;
  signal fout_ce1 : STD_LOGIC;
  signal fout_q0 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal fout_q1 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal fout_we1 : STD_LOGIC;
  signal grp_ClefiaDoubleSwap_1_fu_157_ap_start_reg : STD_LOGIC;
  signal grp_ClefiaDoubleSwap_1_fu_157_ap_start_reg0 : STD_LOGIC;
  signal grp_ClefiaDoubleSwap_1_fu_157_lk_we0 : STD_LOGIC;
  signal grp_ClefiaDoubleSwap_1_fu_157_n_0 : STD_LOGIC;
  signal grp_ClefiaDoubleSwap_1_fu_157_n_10 : STD_LOGIC;
  signal grp_ClefiaDoubleSwap_1_fu_157_n_11 : STD_LOGIC;
  signal grp_ClefiaDoubleSwap_1_fu_157_n_13 : STD_LOGIC;
  signal grp_ClefiaDoubleSwap_1_fu_157_n_14 : STD_LOGIC;
  signal grp_ClefiaDoubleSwap_1_fu_157_n_16 : STD_LOGIC;
  signal grp_ClefiaDoubleSwap_1_fu_157_n_25 : STD_LOGIC;
  signal grp_ClefiaDoubleSwap_1_fu_157_n_5 : STD_LOGIC;
  signal grp_ClefiaDoubleSwap_1_fu_157_n_6 : STD_LOGIC;
  signal grp_ClefiaDoubleSwap_1_fu_157_n_7 : STD_LOGIC;
  signal grp_ClefiaDoubleSwap_1_fu_157_n_8 : STD_LOGIC;
  signal grp_ClefiaDoubleSwap_1_fu_157_n_9 : STD_LOGIC;
  signal \grp_ClefiaF0Xor_1_fu_722/ap_CS_fsm_pp0_stage2\ : STD_LOGIC;
  signal \grp_ClefiaF0Xor_1_fu_722/xor_ln124_fu_341_p2\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \grp_ClefiaF1Xor_1_fu_743/ap_CS_fsm_pp0_stage2\ : STD_LOGIC;
  signal grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_116_19_fu_112_ap_start_reg : STD_LOGIC;
  signal grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_116_19_fu_112_fout_address0 : STD_LOGIC_VECTOR ( 4 downto 1 );
  signal grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_116_19_fu_112_lk_address0 : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_116_19_fu_112_n_8 : STD_LOGIC;
  signal grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_116_1_fu_84_ap_start_reg : STD_LOGIC;
  signal grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_116_1_fu_84_fin_address0 : STD_LOGIC_VECTOR ( 4 downto 1 );
  signal grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_116_1_fu_84_n_10 : STD_LOGIC;
  signal grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_116_1_fu_84_skey256_address0 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_110_fu_129_ap_start_reg : STD_LOGIC;
  signal grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_110_fu_129_n_26 : STD_LOGIC;
  signal grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_110_fu_129_n_27 : STD_LOGIC;
  signal grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_110_fu_129_rk_we0 : STD_LOGIC;
  signal grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_111_fu_165_ap_start_reg : STD_LOGIC;
  signal grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_111_fu_165_n_30 : STD_LOGIC;
  signal grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_111_fu_165_n_31 : STD_LOGIC;
  signal grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_111_fu_165_rk_we0 : STD_LOGIC;
  signal grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_111_fu_165_skey256_address0 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_111_fu_165_skey256_address0__0\ : STD_LOGIC_VECTOR ( 4 downto 3 );
  signal grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_112_fu_118_ap_start_reg : STD_LOGIC;
  signal grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_112_fu_118_lk_address0 : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_112_fu_118_n_21 : STD_LOGIC;
  signal grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_112_fu_118_n_22 : STD_LOGIC;
  signal grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_113_fu_148_ap_start_reg : STD_LOGIC;
  signal grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_113_fu_148_n_11 : STD_LOGIC;
  signal grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_113_fu_148_n_18 : STD_LOGIC;
  signal grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_113_fu_148_n_20 : STD_LOGIC;
  signal grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_113_fu_148_n_21 : STD_LOGIC;
  signal grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_113_fu_148_rk_address1 : STD_LOGIC_VECTOR ( 7 downto 4 );
  signal grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_114_fu_140_ap_start_reg : STD_LOGIC;
  signal grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_114_fu_140_ap_start_reg0 : STD_LOGIC;
  signal grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_114_fu_140_n_12 : STD_LOGIC;
  signal grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_114_fu_140_n_18 : STD_LOGIC;
  signal grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_114_fu_140_n_19 : STD_LOGIC;
  signal grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_114_fu_140_n_20 : STD_LOGIC;
  signal grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_114_fu_140_n_5 : STD_LOGIC;
  signal grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_114_fu_140_n_6 : STD_LOGIC;
  signal grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_114_fu_140_n_7 : STD_LOGIC;
  signal grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_114_fu_140_n_8 : STD_LOGIC;
  signal grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_114_fu_140_n_9 : STD_LOGIC;
  signal grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_1_fu_104_ap_start_reg : STD_LOGIC;
  signal grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_1_fu_104_n_11 : STD_LOGIC;
  signal grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_1_fu_104_skey256_address1 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_210_1_fu_92_ap_start_reg : STD_LOGIC;
  signal grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_210_1_fu_92_fin_address1 : STD_LOGIC_VECTOR ( 4 downto 1 );
  signal grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_210_1_fu_92_fout_address1 : STD_LOGIC_VECTOR ( 2 downto 1 );
  signal grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_210_1_fu_92_fout_d0 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_210_1_fu_92_fout_d1 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_210_1_fu_92_n_18 : STD_LOGIC;
  signal grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_210_1_fu_92_n_19 : STD_LOGIC;
  signal grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_210_1_fu_92_n_53 : STD_LOGIC;
  signal grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_210_1_fu_92_n_56 : STD_LOGIC;
  signal \^grp_clefiakeyset192_fu_162_ap_done\ : STD_LOGIC;
  signal idx55_fu_64_reg : STD_LOGIC_VECTOR ( 7 downto 4 );
  signal idx_i29_load_reg_170_pp0_iter1_reg : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal idx_i58_load_reg_147 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal idx_i6_load_reg_176_pp0_iter1_reg : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal lk_U_n_0 : STD_LOGIC;
  signal lk_U_n_1 : STD_LOGIC;
  signal lk_U_n_2 : STD_LOGIC;
  signal lk_U_n_22 : STD_LOGIC;
  signal lk_U_n_3 : STD_LOGIC;
  signal lk_U_n_4 : STD_LOGIC;
  signal lk_U_n_5 : STD_LOGIC;
  signal lk_address0 : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal lk_ce0 : STD_LOGIC;
  signal lk_ce1 : STD_LOGIC;
  signal lk_q0 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal or_ln326_reg_279 : STD_LOGIC_VECTOR ( 7 downto 4 );
  signal or_ln326_reg_2791 : STD_LOGIC;
  signal p_0_in : STD_LOGIC;
  signal p_0_out : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \q0[7]_i_3__1_n_0\ : STD_LOGIC;
  signal ram_reg_i_363_n_0 : STD_LOGIC;
  signal ram_reg_i_449_n_0 : STD_LOGIC;
  signal ram_reg_i_450_n_0 : STD_LOGIC;
  signal ram_reg_i_456_n_0 : STD_LOGIC;
  signal ram_reg_i_457_n_0 : STD_LOGIC;
  signal rk_addr_reg_141_pp0_iter1_reg : STD_LOGIC_VECTOR ( 7 downto 3 );
  signal rk_addr_reg_147_pp0_iter1_reg : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal sel : STD_LOGIC_VECTOR ( 8 downto 4 );
  signal skey256_q0 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal tmp_fu_214_p3 : STD_LOGIC;
  signal trunc_ln341_reg_287 : STD_LOGIC;
  signal xor_ln124_fu_119_p2 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal xor_ln124_reg_147 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal zext_ln348_fu_230_p1 : STD_LOGIC_VECTOR ( 7 downto 4 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \add_ln340_reg_274[1]_i_1\ : label is "soft_lutpair503";
  attribute SOFT_HLUTNM of \add_ln340_reg_274[2]_i_1\ : label is "soft_lutpair503";
  attribute SOFT_HLUTNM of \add_ln340_reg_274[3]_i_1\ : label is "soft_lutpair499";
  attribute SOFT_HLUTNM of \add_ln348_reg_295[5]_i_1\ : label is "soft_lutpair507";
  attribute SOFT_HLUTNM of \add_ln348_reg_295[6]_i_1\ : label is "soft_lutpair507";
  attribute SOFT_HLUTNM of \add_ln348_reg_295[7]_i_1\ : label is "soft_lutpair504";
  attribute SOFT_HLUTNM of \add_ln348_reg_295[8]_i_1\ : label is "soft_lutpair504";
  attribute SOFT_HLUTNM of \ap_CS_fsm[14]_i_2__0\ : label is "soft_lutpair499";
  attribute FSM_ENCODING : string;
  attribute FSM_ENCODING of \ap_CS_fsm_reg[0]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[10]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[11]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[12]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[13]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[14]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[1]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[2]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[3]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[4]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[5]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[6]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[7]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[8]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[9]\ : label is "none";
  attribute SOFT_HLUTNM of \idx55_fu_64[4]_i_1\ : label is "soft_lutpair506";
  attribute SOFT_HLUTNM of \idx55_fu_64[5]_i_1\ : label is "soft_lutpair506";
  attribute SOFT_HLUTNM of \idx55_fu_64[6]_i_1\ : label is "soft_lutpair501";
  attribute SOFT_HLUTNM of \idx55_fu_64[7]_i_1\ : label is "soft_lutpair501";
  attribute SOFT_HLUTNM of \q0[7]_i_3__1\ : label is "soft_lutpair502";
  attribute SOFT_HLUTNM of ram_reg_i_363 : label is "soft_lutpair500";
  attribute SOFT_HLUTNM of ram_reg_i_449 : label is "soft_lutpair505";
  attribute SOFT_HLUTNM of ram_reg_i_450 : label is "soft_lutpair505";
  attribute SOFT_HLUTNM of ram_reg_i_456 : label is "soft_lutpair500";
  attribute SOFT_HLUTNM of ram_reg_i_457 : label is "soft_lutpair502";
begin
  grp_ClefiaKeySet192_fu_162_ap_done <= \^grp_clefiakeyset192_fu_162_ap_done\;
\add_ln340_reg_274[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => zext_ln348_fu_230_p1(4),
      O => add_ln340_fu_196_p2(0)
    );
\add_ln340_reg_274[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp_fu_214_p3,
      I1 => zext_ln348_fu_230_p1(4),
      O => add_ln340_fu_196_p2(1)
    );
\add_ln340_reg_274[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => zext_ln348_fu_230_p1(6),
      I1 => zext_ln348_fu_230_p1(4),
      I2 => tmp_fu_214_p3,
      O => add_ln340_fu_196_p2(2)
    );
\add_ln340_reg_274[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => zext_ln348_fu_230_p1(7),
      I1 => tmp_fu_214_p3,
      I2 => zext_ln348_fu_230_p1(4),
      I3 => zext_ln348_fu_230_p1(6),
      O => add_ln340_fu_196_p2(3)
    );
\add_ln340_reg_274_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state7,
      D => add_ln340_fu_196_p2(0),
      Q => add_ln340_reg_274(0),
      R => '0'
    );
\add_ln340_reg_274_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state7,
      D => add_ln340_fu_196_p2(1),
      Q => add_ln340_reg_274(1),
      R => '0'
    );
\add_ln340_reg_274_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state7,
      D => add_ln340_fu_196_p2(2),
      Q => add_ln340_reg_274(2),
      R => '0'
    );
\add_ln340_reg_274_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state7,
      D => add_ln340_fu_196_p2(3),
      Q => add_ln340_reg_274(3),
      R => '0'
    );
\add_ln348_reg_295[5]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tmp_fu_214_p3,
      O => add_ln348_fu_234_p2(5)
    );
\add_ln348_reg_295[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp_fu_214_p3,
      I1 => zext_ln348_fu_230_p1(6),
      O => add_ln348_fu_234_p2(6)
    );
\add_ln348_reg_295[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"87"
    )
        port map (
      I0 => tmp_fu_214_p3,
      I1 => zext_ln348_fu_230_p1(6),
      I2 => zext_ln348_fu_230_p1(7),
      O => add_ln348_fu_234_p2(7)
    );
\add_ln348_reg_295[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => zext_ln348_fu_230_p1(7),
      I1 => zext_ln348_fu_230_p1(6),
      I2 => tmp_fu_214_p3,
      O => add_ln348_fu_234_p2(8)
    );
\add_ln348_reg_295_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => or_ln326_reg_2791,
      D => add_ln348_fu_234_p2(5),
      Q => add_ln348(5),
      R => '0'
    );
\add_ln348_reg_295_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => or_ln326_reg_2791,
      D => add_ln348_fu_234_p2(6),
      Q => add_ln348(6),
      R => '0'
    );
\add_ln348_reg_295_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => or_ln326_reg_2791,
      D => add_ln348_fu_234_p2(7),
      Q => add_ln348(7),
      R => '0'
    );
\add_ln348_reg_295_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => or_ln326_reg_2791,
      D => add_ln348_fu_234_p2(8),
      Q => add_ln348(8),
      R => '0'
    );
\ap_CS_fsm[14]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20000000"
    )
        port map (
      I0 => ap_CS_fsm_state7,
      I1 => zext_ln348_fu_230_p1(6),
      I2 => zext_ln348_fu_230_p1(7),
      I3 => tmp_fu_214_p3,
      I4 => zext_ln348_fu_230_p1(4),
      O => grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_114_fu_140_ap_start_reg0
    );
\ap_CS_fsm_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^grp_clefiakeyset192_fu_162_ap_done\,
      Q => \ap_CS_fsm_reg_n_0_[0]\,
      S => ap_rst_n_inv
    );
\ap_CS_fsm_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(10),
      Q => ap_CS_fsm_state11,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(11),
      Q => ap_CS_fsm_state12,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(12),
      Q => ap_CS_fsm_state13,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(13),
      Q => ap_CS_fsm_state14,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(14),
      Q => ap_CS_fsm_state15,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(1),
      Q => ap_CS_fsm_state2,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(2),
      Q => ap_CS_fsm_state3,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(3),
      Q => ap_CS_fsm_state4,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(4),
      Q => ap_CS_fsm_state5,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(5),
      Q => ap_CS_fsm_state6,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(6),
      Q => ap_CS_fsm_state7,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(7),
      Q => ap_CS_fsm_state8,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(8),
      Q => ap_CS_fsm_state9,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(9),
      Q => ap_CS_fsm_state10,
      R => ap_rst_n_inv
    );
fin_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_ClefiaKeySet192_fin_RAM_AUTO_1R1W
     port map (
      ADDRARDADDR(3 downto 0) => grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_210_1_fu_92_fin_address1(4 downto 1),
      ADDRBWRADDR(4 downto 0) => fin_address0(4 downto 0),
      D(7 downto 0) => \grp_ClefiaF0Xor_1_fu_722/xor_ln124_fu_341_p2\(7 downto 0),
      DIBDI(7 downto 0) => fin_d0(7 downto 0),
      DOADO(7 downto 0) => fin_q1(7 downto 0),
      DOBDO(7 downto 0) => fin_q0(7 downto 0),
      Q(0) => \grp_ClefiaF0Xor_1_fu_722/ap_CS_fsm_pp0_stage2\,
      WEA(0) => fin_we1,
      WEBWE(0) => fin_we0,
      ap_clk => ap_clk,
      fin_ce0 => fin_ce0,
      fin_ce1 => fin_ce1,
      ram_reg_0(7) => fin_U_n_24,
      ram_reg_0(6) => fin_U_n_25,
      ram_reg_0(5) => fin_U_n_26,
      ram_reg_0(4) => fin_U_n_27,
      ram_reg_0(3) => fin_U_n_28,
      ram_reg_0(2) => fin_U_n_29,
      ram_reg_0(1) => fin_U_n_30,
      ram_reg_0(0) => fin_U_n_31,
      ram_reg_1(7) => fin_U_n_32,
      ram_reg_1(6) => fin_U_n_33,
      ram_reg_1(5) => fin_U_n_34,
      ram_reg_1(4) => fin_U_n_35,
      ram_reg_1(3) => fin_U_n_36,
      ram_reg_1(2) => fin_U_n_37,
      ram_reg_1(1) => fin_U_n_38,
      ram_reg_1(0) => fin_U_n_39,
      ram_reg_2(7 downto 0) => fout_q1(7 downto 0),
      \reg_297_reg[7]\(0) => \grp_ClefiaF1Xor_1_fu_743/ap_CS_fsm_pp0_stage2\,
      \xor_ln124_reg_1177_reg[7]\(7 downto 0) => con192_q0(7 downto 0)
    );
fout_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_ClefiaKeySet192_fin_RAM_AUTO_1R1W_13
     port map (
      ADDRARDADDR(3) => grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_210_1_fu_92_n_18,
      ADDRARDADDR(2) => grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_210_1_fu_92_n_19,
      ADDRARDADDR(1 downto 0) => grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_210_1_fu_92_fout_address1(2 downto 1),
      ADDRBWRADDR(4 downto 0) => fout_address0(4 downto 0),
      DIADI(7 downto 0) => grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_210_1_fu_92_fout_d1(7 downto 0),
      DIBDI(7 downto 0) => grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_210_1_fu_92_fout_d0(7 downto 0),
      DOBDO(7 downto 0) => fout_q0(7 downto 0),
      Q(0) => ap_CS_fsm_state4,
      WEA(0) => fout_we1,
      ap_clk => ap_clk,
      fout_ce0 => fout_ce0,
      fout_ce1 => fout_ce1,
      ram_reg_0(7 downto 0) => fout_q1(7 downto 0),
      ram_reg_1(7 downto 0) => fin_d0(7 downto 0),
      ram_reg_2(7 downto 0) => skey256_q0(7 downto 0)
    );
grp_ClefiaDoubleSwap_1_fu_157: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_ClefiaDoubleSwap_1_14
     port map (
      D(0) => ap_NS_fsm(10),
      DIADI(5) => lk_U_n_0,
      DIADI(4) => lk_U_n_1,
      DIADI(3) => lk_U_n_2,
      DIADI(2) => lk_U_n_3,
      DIADI(1) => lk_U_n_4,
      DIADI(0) => lk_U_n_5,
      DOBDO(7 downto 0) => fout_q0(7 downto 0),
      E(0) => grp_ClefiaDoubleSwap_1_fu_157_n_0,
      Q(0) => ap_CS_fsm_state11,
      \ap_CS_fsm_reg[10]_0\(0) => lk_ce1,
      \ap_CS_fsm_reg[11]_0\(2) => grp_ClefiaDoubleSwap_1_fu_157_lk_we0,
      \ap_CS_fsm_reg[11]_0\(1) => ap_CS_fsm_state10_1,
      \ap_CS_fsm_reg[11]_0\(0) => ap_CS_fsm_state6_0,
      \ap_CS_fsm_reg[2]_0\ => grp_ClefiaDoubleSwap_1_fu_157_n_5,
      \ap_CS_fsm_reg[4]_0\ => grp_ClefiaDoubleSwap_1_fu_157_n_6,
      \ap_CS_fsm_reg[5]_0\ => grp_ClefiaDoubleSwap_1_fu_157_n_7,
      \ap_CS_fsm_reg[6]_0\ => grp_ClefiaDoubleSwap_1_fu_157_n_10,
      \ap_CS_fsm_reg[6]_1\ => grp_ClefiaDoubleSwap_1_fu_157_n_13,
      \ap_CS_fsm_reg[8]_0\ => grp_ClefiaDoubleSwap_1_fu_157_n_11,
      \ap_CS_fsm_reg[8]_1\ => grp_ClefiaDoubleSwap_1_fu_157_n_14,
      ap_clk => ap_clk,
      ap_rst_n_inv => ap_rst_n_inv,
      d0(7 downto 0) => d0(7 downto 0),
      grp_ClefiaDoubleSwap_1_fu_157_ap_start_reg => grp_ClefiaDoubleSwap_1_fu_157_ap_start_reg,
      grp_ClefiaDoubleSwap_1_fu_157_ap_start_reg0 => grp_ClefiaDoubleSwap_1_fu_157_ap_start_reg0,
      grp_ClefiaDoubleSwap_1_fu_157_ap_start_reg_reg => grp_ClefiaDoubleSwap_1_fu_157_n_25,
      \idx_fu_94_reg[0]_0\ => grp_ClefiaDoubleSwap_1_fu_157_n_8,
      \idx_fu_94_reg[1]_0\ => grp_ClefiaDoubleSwap_1_fu_157_n_16,
      \idx_fu_94_reg[3]_0\ => grp_ClefiaDoubleSwap_1_fu_157_n_9,
      lk_address0(0) => lk_address0(2),
      q0(7 downto 0) => lk_q0(7 downto 0),
      q1(7) => data00,
      q1(6 downto 0) => data0(7 downto 1),
      \q1_reg[7]\ => grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_110_fu_129_n_26,
      ram_reg => lk_U_n_22
    );
grp_ClefiaDoubleSwap_1_fu_157_ap_start_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => grp_ClefiaDoubleSwap_1_fu_157_n_25,
      Q => grp_ClefiaDoubleSwap_1_fu_157_ap_start_reg,
      R => ap_rst_n_inv
    );
grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_116_19_fu_112: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_ClefiaKeySet192_Pipeline_VITIS_LOOP_116_19
     port map (
      ADDRARDADDR(1) => grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_210_1_fu_92_n_19,
      ADDRARDADDR(0) => grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_210_1_fu_92_fout_address1(2),
      ADDRBWRADDR(2 downto 1) => fout_address0(3 downto 2),
      ADDRBWRADDR(0) => fout_address0(0),
      D(1 downto 0) => ap_NS_fsm(6 downto 5),
      E(0) => grp_ClefiaDoubleSwap_1_fu_157_n_0,
      Q(1) => ap_CS_fsm_state6,
      Q(0) => ap_CS_fsm_state5,
      \ap_CS_fsm_reg[4]\ => grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_116_19_fu_112_n_8,
      ap_clk => ap_clk,
      ap_enable_reg_pp0_iter1 => ap_enable_reg_pp0_iter1,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_116_19_fu_112_ap_start_reg => grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_116_19_fu_112_ap_start_reg,
      grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_116_19_fu_112_lk_address0(4 downto 0) => grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_116_19_fu_112_lk_address0(4 downto 0),
      \idx51_fu_30_reg[4]_0\(1) => grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_116_19_fu_112_fout_address0(4),
      \idx51_fu_30_reg[4]_0\(0) => grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_116_19_fu_112_fout_address0(1)
    );
grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_116_19_fu_112_ap_start_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_116_19_fu_112_n_8,
      Q => grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_116_19_fu_112_ap_start_reg,
      R => ap_rst_n_inv
    );
grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_116_1_fu_84: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_ClefiaKeySet192_Pipeline_VITIS_LOOP_116_1
     port map (
      ADDRBWRADDR(0) => fin_address0(0),
      D(0) => grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_111_fu_165_skey256_address0(2),
      Q(5) => ap_CS_fsm_state15,
      Q(4) => ap_CS_fsm_state14,
      Q(3) => ap_CS_fsm_state10,
      Q(2) => ap_CS_fsm_state4,
      Q(1) => ap_CS_fsm_state2,
      Q(0) => \ap_CS_fsm_reg_n_0_[0]\,
      \ap_CS_fsm_reg[1]\(1 downto 0) => ap_NS_fsm(2 downto 1),
      \ap_CS_fsm_reg[9]\(7 downto 0) => p_0_out(7 downto 0),
      ap_clk => ap_clk,
      ap_enable_reg_pp0_iter1 => ap_enable_reg_pp0_iter1_2,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      \ap_sig_allocacmp_idx_i44_load__0\(1 downto 0) => \ap_sig_allocacmp_idx_i44_load__0\(4 downto 3),
      ap_sig_allocacmp_idx_i58_load(1 downto 0) => ap_sig_allocacmp_idx_i58_load(3 downto 2),
      \g0_b6__4_i_2\ => \q0[7]_i_3__1_n_0\,
      \g0_b7__3_i_1\(1 downto 0) => grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_1_fu_104_skey256_address1(3 downto 2),
      grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_116_1_fu_84_ap_start_reg => grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_116_1_fu_84_ap_start_reg,
      grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_116_1_fu_84_ap_start_reg_reg => grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_116_1_fu_84_n_10,
      \grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_111_fu_165_skey256_address0__0\(1 downto 0) => \grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_111_fu_165_skey256_address0__0\(4 downto 3),
      grp_ClefiaKeySet192_fu_162_ap_start_reg => grp_ClefiaKeySet192_fu_162_ap_start_reg,
      \idx37_fu_30_reg[1]_0\(1 downto 0) => grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_116_1_fu_84_skey256_address0(1 downto 0),
      \q0_reg[4]\ => grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_114_fu_140_n_9,
      \q0_reg[5]\ => grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_114_fu_140_n_12,
      \q0_reg[6]\(0) => ap_sig_allocacmp_idx_i44_load(2),
      trunc_ln341_reg_287 => trunc_ln341_reg_287,
      \zext_ln114_reg_98_reg[4]_0\(3 downto 0) => grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_116_1_fu_84_fin_address0(4 downto 1)
    );
grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_116_1_fu_84_ap_start_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_116_1_fu_84_n_10,
      Q => grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_116_1_fu_84_ap_start_reg,
      R => ap_rst_n_inv
    );
grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_110_fu_129: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_110
     port map (
      D(2 downto 0) => ap_NS_fsm(13 downto 11),
      DOADO(7 downto 0) => con192_load_reg_196(7 downto 0),
      E(0) => lk_ce0,
      O(1 downto 0) => data3(5 downto 4),
      Q(3 downto 0) => or_ln326_reg_279(7 downto 4),
      add_ln114_fu_804_p2(0) => add_ln114_fu_804_p2(4),
      \ap_CS_fsm_reg[11]\(0) => tmp_fu_214_p3,
      \ap_CS_fsm_reg[13]\(5) => ap_CS_fsm_state14,
      \ap_CS_fsm_reg[13]\(4) => ap_CS_fsm_state13,
      \ap_CS_fsm_reg[13]\(3) => ap_CS_fsm_state12,
      \ap_CS_fsm_reg[13]\(2) => ap_CS_fsm_state11,
      \ap_CS_fsm_reg[13]\(1) => ap_CS_fsm_state8,
      \ap_CS_fsm_reg[13]\(0) => ap_CS_fsm_state6,
      \ap_CS_fsm_reg[13]_0\ => grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_111_fu_165_n_30,
      ap_clk => ap_clk,
      ap_enable_reg_pp0_iter1 => ap_enable_reg_pp0_iter1,
      ap_enable_reg_pp0_iter1_0 => ap_enable_reg_pp0_iter1_3,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_116_19_fu_112_lk_address0(4 downto 0) => grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_116_19_fu_112_lk_address0(4 downto 0),
      grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_110_fu_129_ap_start_reg => grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_110_fu_129_ap_start_reg,
      grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_110_fu_129_ap_start_reg_reg => grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_110_fu_129_n_27,
      grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_110_fu_129_rk_we0 => grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_110_fu_129_rk_we0,
      grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_112_fu_118_lk_address0(4 downto 0) => grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_112_fu_118_lk_address0(4 downto 0),
      grp_ClefiaKeySet192_fu_162_rk_address0(1 downto 0) => grp_ClefiaKeySet192_fu_162_rk_address0(3 downto 2),
      \idx_i6_load_reg_176_pp0_iter1_reg_reg[3]_0\(3 downto 0) => idx_i6_load_reg_176_pp0_iter1_reg(3 downto 0),
      \idx_i6_load_reg_176_reg[2]_0\ => grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_110_fu_129_n_26,
      lk_address0(3 downto 2) => lk_address0(4 downto 3),
      lk_address0(1 downto 0) => lk_address0(1 downto 0),
      or_ln326_reg_2791 => or_ln326_reg_2791,
      p_0_in => p_0_in,
      q0_reg(3 downto 0) => add_ln348(8 downto 5),
      \q0_reg[7]\ => grp_ClefiaDoubleSwap_1_fu_157_n_5,
      \q1_reg[7]\(0) => grp_ClefiaDoubleSwap_1_fu_157_lk_we0,
      \q1_reg[7]_0\ => grp_ClefiaDoubleSwap_1_fu_157_n_8,
      \q1_reg[7]_1\ => grp_ClefiaDoubleSwap_1_fu_157_n_9,
      \q1_reg[7]_2\ => grp_ClefiaDoubleSwap_1_fu_157_n_16,
      \ram_reg_i_75__4\ => ram_reg_i_363_n_0,
      \ram_reg_i_75__4_0\(1 downto 0) => data4(7 downto 6),
      \ram_reg_i_75__4_1\ => grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_113_fu_148_n_18,
      \ram_reg_i_79__5\ => grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_113_fu_148_n_11,
      trunc_ln341_reg_287 => trunc_ln341_reg_287
    );
grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_110_fu_129_ap_start_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_110_fu_129_n_27,
      Q => grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_110_fu_129_ap_start_reg,
      R => ap_rst_n_inv
    );
grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_111_fu_165: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_111
     port map (
      ADDRARDADDR(0) => ADDRARDADDR(0),
      D(2 downto 0) => grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_111_fu_165_skey256_address0(2 downto 0),
      O(1 downto 0) => data4(5 downto 4),
      Q(3 downto 0) => or_ln326_reg_279(7 downto 4),
      \ap_CS_fsm_reg[12]\ => grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_111_fu_165_n_31,
      \ap_CS_fsm_reg[13]\ => \ap_CS_fsm_reg[13]_0\,
      \ap_CS_fsm_reg[13]_0\ => \ap_CS_fsm_reg[13]_1\,
      \ap_CS_fsm_reg[13]_1\ => \ap_CS_fsm_reg[13]_2\,
      ap_clk => ap_clk,
      ap_done_cache_reg => grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_111_fu_165_n_30,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      \ap_sig_allocacmp_idx_i44_load__0\(0) => \ap_sig_allocacmp_idx_i44_load__0\(3),
      grp_ClefiaKeySet128_fu_176_rk_address1(0) => grp_ClefiaKeySet128_fu_176_rk_address1(0),
      grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_111_fu_165_ap_start_reg => grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_111_fu_165_ap_start_reg,
      grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_111_fu_165_rk_we0 => grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_111_fu_165_rk_we0,
      \grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_111_fu_165_skey256_address0__0\(1 downto 0) => \grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_111_fu_165_skey256_address0__0\(4 downto 3),
      grp_ClefiaKeySet192_fu_162_rk_address0(1 downto 0) => grp_ClefiaKeySet192_fu_162_rk_address0(1 downto 0),
      grp_ClefiaKeySet192_fu_162_rk_address1(3 downto 0) => grp_ClefiaKeySet192_fu_162_rk_address1(3 downto 0),
      grp_ClefiaKeySet256_fu_148_rk_address1(2 downto 0) => grp_ClefiaKeySet256_fu_148_rk_address1(2 downto 0),
      idx_i58_load_reg_147(2 downto 0) => idx_i58_load_reg_147(2 downto 0),
      ram_reg(4) => ap_CS_fsm_state14,
      ram_reg(3) => ap_CS_fsm_state13,
      ram_reg(2) => ap_CS_fsm_state12,
      ram_reg(1) => ap_CS_fsm_state10,
      ram_reg(0) => ap_CS_fsm_state8,
      ram_reg_0 => ram_reg,
      ram_reg_1 => ram_reg_0,
      ram_reg_2 => ram_reg_1,
      ram_reg_3 => ram_reg_2,
      ram_reg_4 => ram_reg_3,
      ram_reg_i_228_0 => grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_114_fu_140_n_18,
      \ram_reg_i_46__8\(6 downto 3) => grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_113_fu_148_rk_address1(7 downto 4),
      \ram_reg_i_46__8\(2 downto 0) => ap_sig_allocacmp_idx_i44_load(2 downto 0),
      \ram_reg_i_83__5\(1 downto 0) => data3(5 downto 4),
      \ram_reg_i_83__5_0\ => ram_reg_i_363_n_0,
      \ram_reg_i_92__5\ => ram_reg_i_450_n_0,
      \ram_reg_i_92__5_0\ => ram_reg_i_456_n_0,
      \ram_reg_i_92__5_1\ => ram_reg_i_457_n_0,
      \rk_addr_reg_141_pp0_iter1_reg_reg[0]_0\ => \rk_addr_reg_141_pp0_iter1_reg_reg[0]\,
      \rk_addr_reg_141_pp0_iter1_reg_reg[1]_0\ => \rk_addr_reg_141_pp0_iter1_reg_reg[1]\,
      \rk_addr_reg_141_pp0_iter1_reg_reg[2]_0\ => \rk_addr_reg_141_pp0_iter1_reg_reg[2]\,
      \rk_addr_reg_141_pp0_iter1_reg_reg[7]_0\(2 downto 1) => rk_addr_reg_141_pp0_iter1_reg(7 downto 6),
      \rk_addr_reg_141_pp0_iter1_reg_reg[7]_0\(0) => rk_addr_reg_141_pp0_iter1_reg(3),
      rk_addr_reg_147_pp0_iter1_reg(4 downto 3) => rk_addr_reg_147_pp0_iter1_reg(5 downto 4),
      rk_addr_reg_147_pp0_iter1_reg(2 downto 0) => rk_addr_reg_147_pp0_iter1_reg(2 downto 0),
      trunc_ln341_reg_287 => trunc_ln341_reg_287,
      xor_ln124_fu_119_p2(7 downto 0) => xor_ln124_fu_119_p2(7 downto 0),
      xor_ln124_reg_147(7 downto 0) => xor_ln124_reg_147(7 downto 0)
    );
grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_111_fu_165_ap_start_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_111_fu_165_n_31,
      Q => grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_111_fu_165_ap_start_reg,
      R => ap_rst_n_inv
    );
grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_112_fu_118: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_112
     port map (
      ADDRBWRADDR(8 downto 4) => sel(8 downto 4),
      ADDRBWRADDR(3 downto 0) => ap_sig_allocacmp_idx_i29_load(3 downto 0),
      D(2 downto 0) => ap_NS_fsm(9 downto 7),
      O(3 downto 0) => data4(7 downto 4),
      Q(3 downto 0) => or_ln326_reg_279(7 downto 4),
      \ap_CS_fsm_reg[7]\(0) => tmp_fu_214_p3,
      \ap_CS_fsm_reg[9]\ => grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_113_fu_148_n_20,
      ap_clk => ap_clk,
      ap_enable_reg_pp0_iter1 => ap_enable_reg_pp0_iter1_3,
      ap_enable_reg_pp0_iter1_0 => ap_enable_reg_pp0_iter1_5,
      ap_enable_reg_pp0_iter2_reg_0 => grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_112_fu_118_n_21,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_110_fu_129_rk_we0 => grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_110_fu_129_rk_we0,
      grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_112_fu_118_ap_start_reg => grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_112_fu_118_ap_start_reg,
      grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_112_fu_118_ap_start_reg_reg => grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_112_fu_118_n_22,
      grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_112_fu_118_lk_address0(4 downto 0) => grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_112_fu_118_lk_address0(4 downto 0),
      \idx_i29_load_reg_170_pp0_iter1_reg_reg[3]_0\(3 downto 0) => idx_i29_load_reg_170_pp0_iter1_reg(3 downto 0),
      q0_reg(3 downto 0) => add_ln348(8 downto 5),
      \ram_reg_i_161__0\(5) => ap_CS_fsm_state12,
      \ram_reg_i_161__0\(4) => ap_CS_fsm_state10,
      \ram_reg_i_161__0\(3) => ap_CS_fsm_state9,
      \ram_reg_i_161__0\(2) => ap_CS_fsm_state8,
      \ram_reg_i_161__0\(1) => ap_CS_fsm_state7,
      \ram_reg_i_161__0\(0) => ap_CS_fsm_state4,
      trunc_ln341_reg_287 => trunc_ln341_reg_287
    );
grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_112_fu_118_ap_start_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_112_fu_118_n_22,
      Q => grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_112_fu_118_ap_start_reg,
      R => ap_rst_n_inv
    );
grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_113_fu_148: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_113
     port map (
      D(6 downto 3) => grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_113_fu_148_rk_address1(7 downto 4),
      D(2 downto 0) => ap_sig_allocacmp_idx_i44_load(2 downto 0),
      Q(3 downto 0) => or_ln326_reg_279(7 downto 4),
      \ap_CS_fsm_reg[8]\ => grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_113_fu_148_n_21,
      \ap_CS_fsm_reg[9]\ => grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_113_fu_148_n_18,
      ap_clk => ap_clk,
      ap_done_cache_reg => grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_113_fu_148_n_20,
      ap_enable_reg_pp0_iter1 => ap_enable_reg_pp0_iter1_4,
      ap_enable_reg_pp0_iter2_reg_0 => ap_enable_reg_pp0_iter2_reg,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      \ap_sig_allocacmp_idx_i44_load__0\(1 downto 0) => \ap_sig_allocacmp_idx_i44_load__0\(4 downto 3),
      grp_ClefiaDoubleSwap_1_fu_157_ap_start_reg0 => grp_ClefiaDoubleSwap_1_fu_157_ap_start_reg0,
      grp_ClefiaDoubleSwap_1_fu_157_ap_start_reg_reg => grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_111_fu_165_n_30,
      grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_111_fu_165_rk_we0 => grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_111_fu_165_rk_we0,
      grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_113_fu_148_ap_start_reg => grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_113_fu_148_ap_start_reg,
      grp_ClefiaKeySet192_fu_162_rk_ce0 => grp_ClefiaKeySet192_fu_162_rk_ce0,
      grp_ClefiaKeySet256_fu_148_rk_ce0 => grp_ClefiaKeySet256_fu_148_rk_ce0,
      ram_reg => ram_reg,
      ram_reg_0 => ram_reg_4,
      \ram_reg_i_150__2\ => grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_112_fu_118_n_21,
      \ram_reg_i_150__2_0\ => ram_reg_i_363_n_0,
      \ram_reg_i_161__0_0\(3) => ap_CS_fsm_state15,
      \ram_reg_i_161__0_0\(2) => ap_CS_fsm_state14,
      \ram_reg_i_161__0_0\(1) => ap_CS_fsm_state10,
      \ram_reg_i_161__0_0\(0) => ap_CS_fsm_state9,
      ram_reg_i_212(1 downto 0) => rk_addr_reg_141_pp0_iter1_reg(7 downto 6),
      ram_reg_i_220 => grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_114_fu_140_n_19,
      \rk_addr_reg_147_pp0_iter1_reg_reg[5]_0\(5 downto 0) => rk_addr_reg_147_pp0_iter1_reg(5 downto 0),
      \rk_addr_reg_147_pp0_iter1_reg_reg[6]_0\ => grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_113_fu_148_n_11,
      trunc_ln341_reg_287 => trunc_ln341_reg_287
    );
grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_113_fu_148_ap_start_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_113_fu_148_n_21,
      Q => grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_113_fu_148_ap_start_reg,
      R => ap_rst_n_inv
    );
grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_114_fu_140: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_114
     port map (
      D(1) => ap_NS_fsm(14),
      D(0) => \^grp_clefiakeyset192_fu_162_ap_done\,
      Q(0) => Q(0),
      \ap_CS_fsm_reg[13]\ => grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_114_fu_140_n_9,
      \ap_CS_fsm_reg[13]_0\ => grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_114_fu_140_n_12,
      \ap_CS_fsm_reg[14]\ => \ap_CS_fsm_reg[14]_0\,
      \ap_CS_fsm_reg[14]_0\ => grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_114_fu_140_n_19,
      \ap_CS_fsm_reg[7]\ => \ap_CS_fsm_reg[7]_8\,
      \ap_CS_fsm_reg[7]_0\(0) => D(0),
      \ap_CS_fsm_reg[7]_1\ => \ap_CS_fsm_reg[7]_10\,
      ap_clk => ap_clk,
      ap_enable_reg_pp0_iter1 => ap_enable_reg_pp0_iter1_4,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      \g0_b4__4_i_1\ => \q0[7]_i_3__1_n_0\,
      \g0_b5__4_i_1\(1 downto 0) => grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_116_1_fu_84_skey256_address0(1 downto 0),
      grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_114_fu_140_ap_start_reg => grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_114_fu_140_ap_start_reg,
      grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_114_fu_140_ap_start_reg0 => grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_114_fu_140_ap_start_reg0,
      grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_114_fu_140_ap_start_reg_reg => grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_114_fu_140_n_20,
      grp_ClefiaKeySet192_fu_162_ap_ready => grp_ClefiaKeySet192_fu_162_ap_ready,
      grp_ClefiaKeySet192_fu_162_ap_start_reg => grp_ClefiaKeySet192_fu_162_ap_start_reg,
      grp_fu_226_p2 => grp_fu_226_p2,
      \idx_i58_fu_32_reg[3]_0\(3) => grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_114_fu_140_n_5,
      \idx_i58_fu_32_reg[3]_0\(2) => grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_114_fu_140_n_6,
      \idx_i58_fu_32_reg[3]_0\(1) => grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_114_fu_140_n_7,
      \idx_i58_fu_32_reg[3]_0\(0) => grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_114_fu_140_n_8,
      \idx_i58_fu_32_reg[3]_1\(1 downto 0) => ap_sig_allocacmp_idx_i58_load(3 downto 2),
      \idx_i58_load_reg_147_reg[2]_0\(2 downto 0) => idx_i58_load_reg_147(2 downto 0),
      \q0_reg[5]\(1 downto 0) => grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_111_fu_165_skey256_address0(1 downto 0),
      \q0_reg[5]_0\(1 downto 0) => ap_sig_allocacmp_idx_i44_load(1 downto 0),
      \q1_reg[5]\(4) => ap_CS_fsm_state15,
      \q1_reg[5]\(3) => ap_CS_fsm_state14,
      \q1_reg[5]\(2) => ap_CS_fsm_state10,
      \q1_reg[5]\(1) => ap_CS_fsm_state4,
      \q1_reg[5]\(0) => \ap_CS_fsm_reg_n_0_[0]\,
      \q1_reg[7]\(3 downto 0) => grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_1_fu_104_skey256_address1(3 downto 0),
      \ram_reg_i_89__5\ => ram_reg_i_449_n_0,
      \ram_reg_i_89__5_0\(0) => rk_addr_reg_147_pp0_iter1_reg(3),
      \ram_reg_i_89__5_1\ => ram_reg_i_450_n_0,
      \ram_reg_i_89__5_2\(0) => rk_addr_reg_141_pp0_iter1_reg(3),
      trunc_ln341_reg_287 => trunc_ln341_reg_287,
      \trunc_ln341_reg_287_reg[0]\ => grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_114_fu_140_n_18
    );
grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_114_fu_140_ap_start_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_114_fu_140_n_20,
      Q => grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_114_fu_140_ap_start_reg,
      R => ap_rst_n_inv
    );
grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_1_fu_104: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_1
     port map (
      D(1 downto 0) => ap_NS_fsm(4 downto 3),
      Q(3) => ap_CS_fsm_state12,
      Q(2) => ap_CS_fsm_state8,
      Q(1) => ap_CS_fsm_state4,
      Q(0) => ap_CS_fsm_state3,
      \ap_CS_fsm_reg[2]\ => grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_1_fu_104_n_11,
      \ap_CS_fsm_reg[3]\ => grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_210_1_fu_92_n_53,
      \ap_CS_fsm_reg[7]\ => \ap_CS_fsm_reg[7]_9\,
      ap_clk => ap_clk,
      ap_enable_reg_pp0_iter1 => ap_enable_reg_pp0_iter1_5,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_1_fu_104_ap_start_reg => grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_1_fu_104_ap_start_reg,
      \idx_i_fu_34_reg[3]_0\(3 downto 0) => grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_1_fu_104_skey256_address1(3 downto 0),
      \ram_reg_i_89__5\ => ram_reg_i_363_n_0,
      \ram_reg_i_89__5_0\(3 downto 0) => idx_i29_load_reg_170_pp0_iter1_reg(3 downto 0),
      \ram_reg_i_89__5_1\(3 downto 0) => idx_i6_load_reg_176_pp0_iter1_reg(3 downto 0),
      \zext_ln121_reg_136_reg[0]_0\ => \zext_ln121_reg_136_reg[0]\,
      \zext_ln121_reg_136_reg[1]_0\ => \zext_ln121_reg_136_reg[1]\,
      \zext_ln121_reg_136_reg[2]_0\ => \zext_ln121_reg_136_reg[2]\
    );
grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_1_fu_104_ap_start_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_1_fu_104_n_11,
      Q => grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_1_fu_104_ap_start_reg,
      R => ap_rst_n_inv
    );
grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_210_1_fu_92: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_ClefiaKeySet192_Pipeline_VITIS_LOOP_210_1
     port map (
      ADDRARDADDR(3) => grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_210_1_fu_92_n_18,
      ADDRARDADDR(2) => grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_210_1_fu_92_n_19,
      ADDRARDADDR(1 downto 0) => grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_210_1_fu_92_fout_address1(2 downto 1),
      ADDRBWRADDR(8 downto 4) => sel(8 downto 4),
      ADDRBWRADDR(3 downto 0) => ap_sig_allocacmp_idx_i29_load(3 downto 0),
      D(7 downto 0) => \grp_ClefiaF0Xor_1_fu_722/xor_ln124_fu_341_p2\(7 downto 0),
      DIADI(7 downto 0) => grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_210_1_fu_92_fout_d1(7 downto 0),
      DIBDI(7 downto 0) => grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_210_1_fu_92_fout_d0(7 downto 0),
      DOADO(7 downto 0) => fin_q1(7 downto 0),
      DOBDO(7 downto 0) => con192_load_reg_190(7 downto 0),
      Q(0) => \grp_ClefiaF0Xor_1_fu_722/ap_CS_fsm_pp0_stage2\,
      WEA(0) => fout_we1,
      WEBWE(0) => fin_we0,
      \ap_CS_fsm_reg[2]_0\(0) => \grp_ClefiaF1Xor_1_fu_743/ap_CS_fsm_pp0_stage2\,
      \ap_CS_fsm_reg[2]_1\ => grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_210_1_fu_92_n_56,
      \ap_CS_fsm_reg[3]_0\(3 downto 0) => fin_address0(4 downto 1),
      \ap_CS_fsm_reg[3]_1\(0) => fin_we1,
      \ap_CS_fsm_reg[47]_0\(3 downto 0) => grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_210_1_fu_92_fin_address1(4 downto 1),
      \ap_CS_fsm_reg[5]_0\(1) => fout_address0(4),
      \ap_CS_fsm_reg[5]_0\(0) => fout_address0(1),
      ap_clk => ap_clk,
      ap_done_cache_reg => grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_210_1_fu_92_n_53,
      ap_enable_reg_pp0_iter1 => ap_enable_reg_pp0_iter1_2,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      fin_ce0 => fin_ce0,
      fin_ce1 => fin_ce1,
      fout_ce0 => fout_ce0,
      fout_ce1 => fout_ce1,
      grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_116_19_fu_112_ap_start_reg => grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_116_19_fu_112_ap_start_reg,
      grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_112_fu_118_ap_start_reg => grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_112_fu_118_ap_start_reg,
      grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_210_1_fu_92_ap_start_reg => grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_210_1_fu_92_ap_start_reg,
      q0_reg(7 downto 0) => con192_q0(7 downto 0),
      ram_reg(3) => ap_CS_fsm_state6,
      ram_reg(2) => ap_CS_fsm_state4,
      ram_reg(1) => ap_CS_fsm_state3,
      ram_reg(0) => ap_CS_fsm_state2,
      ram_reg_0(1) => grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_116_19_fu_112_fout_address0(4),
      ram_reg_0(0) => grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_116_19_fu_112_fout_address0(1),
      ram_reg_1(3 downto 0) => grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_116_1_fu_84_fin_address0(4 downto 1),
      \reg_297_reg[7]\(7) => fin_U_n_24,
      \reg_297_reg[7]\(6) => fin_U_n_25,
      \reg_297_reg[7]\(5) => fin_U_n_26,
      \reg_297_reg[7]\(4) => fin_U_n_27,
      \reg_297_reg[7]\(3) => fin_U_n_28,
      \reg_297_reg[7]\(2) => fin_U_n_29,
      \reg_297_reg[7]\(1) => fin_U_n_30,
      \reg_297_reg[7]\(0) => fin_U_n_31,
      \reg_297_reg[7]_0\(7) => fin_U_n_32,
      \reg_297_reg[7]_0\(6) => fin_U_n_33,
      \reg_297_reg[7]_0\(5) => fin_U_n_34,
      \reg_297_reg[7]_0\(4) => fin_U_n_35,
      \reg_297_reg[7]_0\(3) => fin_U_n_36,
      \reg_297_reg[7]_0\(2) => fin_U_n_37,
      \reg_297_reg[7]_0\(1) => fin_U_n_38,
      \reg_297_reg[7]_0\(0) => fin_U_n_39,
      \src_load_17_reg_1202_reg[7]\(7 downto 0) => fin_q0(7 downto 0)
    );
grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_210_1_fu_92_ap_start_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_210_1_fu_92_n_56,
      Q => grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_210_1_fu_92_ap_start_reg,
      R => ap_rst_n_inv
    );
\i_fu_68[3]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \ap_CS_fsm_reg_n_0_[0]\,
      I1 => grp_ClefiaKeySet192_fu_162_ap_start_reg,
      O => ap_NS_fsm117_out
    );
\i_fu_68_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_ClefiaDoubleSwap_1_fu_157_n_0,
      D => add_ln340_reg_274(0),
      Q => zext_ln348_fu_230_p1(4),
      R => ap_NS_fsm117_out
    );
\i_fu_68_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_ClefiaDoubleSwap_1_fu_157_n_0,
      D => add_ln340_reg_274(1),
      Q => tmp_fu_214_p3,
      R => ap_NS_fsm117_out
    );
\i_fu_68_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_ClefiaDoubleSwap_1_fu_157_n_0,
      D => add_ln340_reg_274(2),
      Q => zext_ln348_fu_230_p1(6),
      R => ap_NS_fsm117_out
    );
\i_fu_68_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_ClefiaDoubleSwap_1_fu_157_n_0,
      D => add_ln340_reg_274(3),
      Q => zext_ln348_fu_230_p1(7),
      R => ap_NS_fsm117_out
    );
\idx55_fu_64[4]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => idx55_fu_64_reg(4),
      O => add_ln354_fu_242_p2(4)
    );
\idx55_fu_64[5]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => idx55_fu_64_reg(4),
      I1 => idx55_fu_64_reg(5),
      O => add_ln354_fu_242_p2(5)
    );
\idx55_fu_64[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => idx55_fu_64_reg(6),
      I1 => idx55_fu_64_reg(5),
      I2 => idx55_fu_64_reg(4),
      O => add_ln354_fu_242_p2(6)
    );
\idx55_fu_64[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => idx55_fu_64_reg(7),
      I1 => idx55_fu_64_reg(4),
      I2 => idx55_fu_64_reg(5),
      I3 => idx55_fu_64_reg(6),
      O => add_ln354_fu_242_p2(7)
    );
\idx55_fu_64_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_ClefiaDoubleSwap_1_fu_157_n_0,
      D => add_ln354_fu_242_p2(4),
      Q => idx55_fu_64_reg(4),
      R => ap_NS_fsm117_out
    );
\idx55_fu_64_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_ClefiaDoubleSwap_1_fu_157_n_0,
      D => add_ln354_fu_242_p2(5),
      Q => idx55_fu_64_reg(5),
      R => ap_NS_fsm117_out
    );
\idx55_fu_64_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_ClefiaDoubleSwap_1_fu_157_n_0,
      D => add_ln354_fu_242_p2(6),
      Q => idx55_fu_64_reg(6),
      R => ap_NS_fsm117_out
    );
\idx55_fu_64_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_ClefiaDoubleSwap_1_fu_157_n_0,
      D => add_ln354_fu_242_p2(7),
      Q => idx55_fu_64_reg(7),
      R => ap_NS_fsm117_out
    );
lk_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_ClefiaKeySet192_lk_RAM_AUTO_1R1W
     port map (
      DIADI(5) => lk_U_n_0,
      DIADI(4) => lk_U_n_1,
      DIADI(3) => lk_U_n_2,
      DIADI(2) => lk_U_n_3,
      DIADI(1) => lk_U_n_4,
      DIADI(0) => lk_U_n_5,
      E(0) => lk_ce1,
      Q(7) => data00,
      Q(6 downto 0) => data0(7 downto 1),
      add_ln114_fu_804_p2(0) => add_ln114_fu_804_p2(4),
      ap_clk => ap_clk,
      d0(7 downto 0) => d0(7 downto 0),
      lk_address0(4 downto 0) => lk_address0(4 downto 0),
      p_0_in => p_0_in,
      \q0_reg[7]_0\(7 downto 0) => lk_q0(7 downto 0),
      \q0_reg[7]_1\(0) => lk_ce0,
      \q1_reg[0]_0\ => lk_U_n_22,
      \q1_reg[7]_0\ => grp_ClefiaDoubleSwap_1_fu_157_n_7,
      \q1_reg[7]_1\ => grp_ClefiaDoubleSwap_1_fu_157_n_13,
      \q1_reg[7]_2\ => grp_ClefiaDoubleSwap_1_fu_157_n_14,
      \q1_reg[7]_3\ => grp_ClefiaDoubleSwap_1_fu_157_n_11,
      ram_reg(1) => ap_CS_fsm_state10_1,
      ram_reg(0) => ap_CS_fsm_state6_0,
      ram_reg_0 => grp_ClefiaDoubleSwap_1_fu_157_n_10,
      ram_reg_1 => grp_ClefiaDoubleSwap_1_fu_157_n_6
    );
\or_ln326_reg_279[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8AAAAAAA"
    )
        port map (
      I0 => ap_CS_fsm_state7,
      I1 => zext_ln348_fu_230_p1(6),
      I2 => zext_ln348_fu_230_p1(7),
      I3 => tmp_fu_214_p3,
      I4 => zext_ln348_fu_230_p1(4),
      O => or_ln326_reg_2791
    );
\or_ln326_reg_279_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => or_ln326_reg_2791,
      D => idx55_fu_64_reg(4),
      Q => or_ln326_reg_279(4),
      R => '0'
    );
\or_ln326_reg_279_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => or_ln326_reg_2791,
      D => idx55_fu_64_reg(5),
      Q => or_ln326_reg_279(5),
      R => '0'
    );
\or_ln326_reg_279_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => or_ln326_reg_2791,
      D => idx55_fu_64_reg(6),
      Q => or_ln326_reg_279(6),
      R => '0'
    );
\or_ln326_reg_279_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => or_ln326_reg_2791,
      D => idx55_fu_64_reg(7),
      Q => or_ln326_reg_279(7),
      R => '0'
    );
\q0[7]_i_3__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1F"
    )
        port map (
      I0 => ap_CS_fsm_state14,
      I1 => ap_CS_fsm_state10,
      I2 => trunc_ln341_reg_287,
      O => \q0[7]_i_3__1_n_0\
    );
ram_reg_i_363: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0057"
    )
        port map (
      I0 => trunc_ln341_reg_287,
      I1 => ap_CS_fsm_state10,
      I2 => ap_CS_fsm_state14,
      I3 => ap_CS_fsm_state15,
      O => ram_reg_i_363_n_0
    );
ram_reg_i_449: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => trunc_ln341_reg_287,
      I1 => ap_CS_fsm_state10,
      O => ram_reg_i_449_n_0
    );
ram_reg_i_450: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => trunc_ln341_reg_287,
      I1 => ap_CS_fsm_state14,
      O => ram_reg_i_450_n_0
    );
ram_reg_i_456: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5700"
    )
        port map (
      I0 => trunc_ln341_reg_287,
      I1 => ap_CS_fsm_state10,
      I2 => ap_CS_fsm_state14,
      I3 => ap_CS_fsm_state15,
      O => ram_reg_i_456_n_0
    );
ram_reg_i_457: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BF"
    )
        port map (
      I0 => ap_CS_fsm_state14,
      I1 => ap_CS_fsm_state10,
      I2 => trunc_ln341_reg_287,
      O => ram_reg_i_457_n_0
    );
skey256_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_ClefiaKeySet192_skey256_ROM_AUTO_1R
     port map (
      D(7 downto 0) => p_0_out(7 downto 0),
      DOADO(7 downto 0) => DOADO(7 downto 0),
      DOBDO(7 downto 0) => con192_load_reg_190(7 downto 0),
      Q(6) => ap_CS_fsm_state15,
      Q(5) => ap_CS_fsm_state14,
      Q(4) => ap_CS_fsm_state12,
      Q(3) => ap_CS_fsm_state10,
      Q(2) => ap_CS_fsm_state8,
      Q(1) => ap_CS_fsm_state4,
      Q(0) => ap_CS_fsm_state2,
      \ap_CS_fsm_reg[7]\ => \ap_CS_fsm_reg[7]_0\,
      \ap_CS_fsm_reg[7]_0\ => \ap_CS_fsm_reg[7]_1\,
      \ap_CS_fsm_reg[7]_1\ => \ap_CS_fsm_reg[7]_2\,
      \ap_CS_fsm_reg[7]_2\ => \ap_CS_fsm_reg[7]_3\,
      \ap_CS_fsm_reg[7]_3\ => \ap_CS_fsm_reg[7]_4\,
      \ap_CS_fsm_reg[7]_4\ => \ap_CS_fsm_reg[7]_5\,
      \ap_CS_fsm_reg[7]_5\ => \ap_CS_fsm_reg[7]_6\,
      \ap_CS_fsm_reg[7]_6\ => \ap_CS_fsm_reg[7]_7\,
      ap_clk => ap_clk,
      grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_116_1_fu_84_ap_start_reg => grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_116_1_fu_84_ap_start_reg,
      grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_111_fu_165_ap_start_reg => grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_111_fu_165_ap_start_reg,
      grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_113_fu_148_ap_start_reg => grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_113_fu_148_ap_start_reg,
      grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_114_fu_140_ap_start_reg => grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_114_fu_140_ap_start_reg,
      grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_1_fu_104_ap_start_reg => grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_1_fu_104_ap_start_reg,
      grp_ClefiaKeySet192_fu_162_rk_ce1 => grp_ClefiaKeySet192_fu_162_rk_ce1,
      grp_ClefiaKeySet256_fu_148_rk_d0(7 downto 0) => grp_ClefiaKeySet256_fu_148_rk_d0(7 downto 0),
      \q0_reg[0]_0\ => \q0[7]_i_3__1_n_0\,
      \q0_reg[7]_0\(7 downto 0) => skey256_q0(7 downto 0),
      \q1_reg[7]_0\(3) => grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_114_fu_140_n_5,
      \q1_reg[7]_0\(2) => grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_114_fu_140_n_6,
      \q1_reg[7]_0\(1) => grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_114_fu_140_n_7,
      \q1_reg[7]_0\(0) => grp_ClefiaKeySet192_Pipeline_VITIS_LOOP_123_114_fu_140_n_8,
      ram_reg => ram_reg,
      ram_reg_i_314_0(7 downto 0) => lk_q0(7 downto 0),
      ram_reg_i_314_1(7 downto 0) => con192_load_reg_196(7 downto 0),
      trunc_ln341_reg_287 => trunc_ln341_reg_287,
      xor_ln124_fu_119_p2(7 downto 0) => xor_ln124_fu_119_p2(7 downto 0),
      xor_ln124_reg_147(7 downto 0) => xor_ln124_reg_147(7 downto 0)
    );
\tmp_reg_291_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => or_ln326_reg_2791,
      D => tmp_fu_214_p3,
      Q => add_ln114_fu_804_p2(4),
      R => '0'
    );
\trunc_ln341_reg_287_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => or_ln326_reg_2791,
      D => zext_ln348_fu_230_p1(4),
      Q => trunc_ln341_reg_287,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_ClefiaKeySet256 is
  port (
    ap_rst_n_inv : out STD_LOGIC;
    \r_reg_104_reg[2]\ : out STD_LOGIC;
    \ap_CS_fsm_reg[1]_0\ : out STD_LOGIC;
    \ap_CS_fsm_reg[1]_1\ : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \icmp_ln401_reg_258_reg[0]\ : out STD_LOGIC;
    grp_ClefiaKeySet256_fu_148_ap_done : out STD_LOGIC;
    \ap_CS_fsm_reg[6]_0\ : out STD_LOGIC;
    \ap_CS_fsm_reg[13]_0\ : out STD_LOGIC;
    \ap_CS_fsm_reg[13]_1\ : out STD_LOGIC;
    grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_17_fu_148_ap_start_reg_reg_0 : out STD_LOGIC;
    \ap_CS_fsm_reg[8]_0\ : out STD_LOGIC;
    \ap_CS_fsm_reg[8]_1\ : out STD_LOGIC;
    WEBWE : out STD_LOGIC_VECTOR ( 0 to 0 );
    grp_ClefiaKeySet256_fu_148_rk_ce0 : out STD_LOGIC;
    \ap_CS_fsm_reg[14]_0\ : out STD_LOGIC;
    \ap_CS_fsm_reg[14]_1\ : out STD_LOGIC;
    \ap_CS_fsm_reg[14]_2\ : out STD_LOGIC;
    \idx_i58_load_reg_151_reg[3]\ : out STD_LOGIC;
    \ap_CS_fsm_reg[8]_2\ : out STD_LOGIC;
    \ap_CS_fsm_reg[8]_3\ : out STD_LOGIC;
    \ap_CS_fsm_reg[13]_2\ : out STD_LOGIC;
    \ap_CS_fsm_reg[13]_3\ : out STD_LOGIC;
    ADDRARDADDR : out STD_LOGIC_VECTOR ( 0 to 0 );
    \q0_reg[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \q0_reg[7]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    grp_ClefiaKeySet256_fu_148_ap_ready : out STD_LOGIC;
    grp_ClefiaKeySet256_fu_148_rk_address1 : out STD_LOGIC_VECTOR ( 2 downto 0 );
    grp_ClefiaKeySet256_fu_148_rk_d0 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_clk : in STD_LOGIC;
    grp_ClefiaKeySet256_fu_148_ap_start_reg : in STD_LOGIC;
    \r_reg_104_reg[2]_0\ : in STD_LOGIC;
    \r_reg_104_reg[2]_1\ : in STD_LOGIC;
    \r_reg_104_reg[2]_2\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 4 downto 0 );
    icmp_ln395_reg_250 : in STD_LOGIC;
    icmp_ln398_reg_254 : in STD_LOGIC;
    icmp_ln401_reg_258 : in STD_LOGIC;
    grp_ClefiaKeySet192_fu_162_ap_done : in STD_LOGIC;
    grp_ClefiaKeySet128_fu_176_ap_done : in STD_LOGIC;
    \ap_CS_fsm_reg[6]_1\ : in STD_LOGIC;
    grp_fu_232_p2 : in STD_LOGIC;
    ram_reg : in STD_LOGIC;
    grp_ClefiaKeySet192_fu_162_rk_address1 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    ram_reg_0 : in STD_LOGIC;
    \ram_reg_i_39__11\ : in STD_LOGIC;
    grp_ClefiaKeySet192_fu_162_rk_address0 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    grp_ClefiaKeySet128_fu_176_rk_we0 : in STD_LOGIC;
    ram_reg_1 : in STD_LOGIC;
    grp_ClefiaKeySet192_fu_162_rk_ce0 : in STD_LOGIC;
    ram_reg_2 : in STD_LOGIC;
    ram_reg_3 : in STD_LOGIC;
    ram_reg_4 : in STD_LOGIC;
    ram_reg_5 : in STD_LOGIC;
    ram_reg_6 : in STD_LOGIC;
    ram_reg_7 : in STD_LOGIC;
    ram_reg_8 : in STD_LOGIC;
    ram_reg_9 : in STD_LOGIC;
    grp_ClefiaKeySet128_fu_176_rk_address1 : in STD_LOGIC_VECTOR ( 0 to 0 );
    ram_reg_10 : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    xor_ln124_fu_119_p2 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    xor_ln124_fu_125_p2 : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_ClefiaKeySet256;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_ClefiaKeySet256 is
  signal add_ln114_fu_804_p2 : STD_LOGIC_VECTOR ( 4 to 4 );
  signal add_ln373_fu_196_p2 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal add_ln373_reg_274 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal add_ln381 : STD_LOGIC_VECTOR ( 8 downto 5 );
  signal add_ln381_fu_234_p2 : STD_LOGIC_VECTOR ( 8 downto 5 );
  signal add_ln387_fu_242_p2 : STD_LOGIC_VECTOR ( 7 downto 4 );
  signal \ap_CS_fsm_reg_n_0_[0]\ : STD_LOGIC;
  signal ap_CS_fsm_state10 : STD_LOGIC;
  signal ap_CS_fsm_state10_1 : STD_LOGIC;
  signal ap_CS_fsm_state11 : STD_LOGIC;
  signal ap_CS_fsm_state12 : STD_LOGIC;
  signal ap_CS_fsm_state13 : STD_LOGIC;
  signal ap_CS_fsm_state14 : STD_LOGIC;
  signal ap_CS_fsm_state15 : STD_LOGIC;
  signal ap_CS_fsm_state2 : STD_LOGIC;
  signal ap_CS_fsm_state3 : STD_LOGIC;
  signal ap_CS_fsm_state4 : STD_LOGIC;
  signal ap_CS_fsm_state5 : STD_LOGIC;
  signal ap_CS_fsm_state6 : STD_LOGIC;
  signal ap_CS_fsm_state6_0 : STD_LOGIC;
  signal ap_CS_fsm_state7 : STD_LOGIC;
  signal ap_CS_fsm_state8 : STD_LOGIC;
  signal ap_CS_fsm_state9 : STD_LOGIC;
  signal ap_NS_fsm : STD_LOGIC_VECTOR ( 14 downto 1 );
  signal ap_NS_fsm117_out : STD_LOGIC;
  signal ap_enable_reg_pp0_iter1 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter1_2 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter1_3 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter1_4 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter1_5 : STD_LOGIC;
  signal \^ap_rst_n_inv\ : STD_LOGIC;
  signal ap_sig_allocacmp_idx_i19_load : STD_LOGIC_VECTOR ( 2 to 2 );
  signal ap_sig_allocacmp_idx_i29_load : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal ap_sig_allocacmp_idx_i44_load : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal con256_load_reg_190 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal con256_load_reg_196 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal con256_q0 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal d0 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal data0 : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal data00 : STD_LOGIC;
  signal data3 : STD_LOGIC_VECTOR ( 7 downto 4 );
  signal data4 : STD_LOGIC_VECTOR ( 7 downto 4 );
  signal fin_U_n_24 : STD_LOGIC;
  signal fin_U_n_25 : STD_LOGIC;
  signal fin_U_n_26 : STD_LOGIC;
  signal fin_U_n_27 : STD_LOGIC;
  signal fin_U_n_28 : STD_LOGIC;
  signal fin_U_n_29 : STD_LOGIC;
  signal fin_U_n_30 : STD_LOGIC;
  signal fin_U_n_31 : STD_LOGIC;
  signal fin_U_n_32 : STD_LOGIC;
  signal fin_U_n_33 : STD_LOGIC;
  signal fin_U_n_34 : STD_LOGIC;
  signal fin_U_n_35 : STD_LOGIC;
  signal fin_U_n_36 : STD_LOGIC;
  signal fin_U_n_37 : STD_LOGIC;
  signal fin_U_n_38 : STD_LOGIC;
  signal fin_U_n_39 : STD_LOGIC;
  signal fin_address0 : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal fin_ce0 : STD_LOGIC;
  signal fin_d0 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal fin_q0 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal fin_q1 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal fin_we0 : STD_LOGIC;
  signal fin_we1 : STD_LOGIC;
  signal fout_address0 : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal fout_ce0 : STD_LOGIC;
  signal fout_ce1 : STD_LOGIC;
  signal fout_q0 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal fout_q1 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal fout_we1 : STD_LOGIC;
  signal grp_ClefiaDoubleSwap_1_fu_157_ap_start_reg : STD_LOGIC;
  signal grp_ClefiaDoubleSwap_1_fu_157_ap_start_reg0 : STD_LOGIC;
  signal grp_ClefiaDoubleSwap_1_fu_157_lk_we0 : STD_LOGIC;
  signal grp_ClefiaDoubleSwap_1_fu_157_n_10 : STD_LOGIC;
  signal grp_ClefiaDoubleSwap_1_fu_157_n_11 : STD_LOGIC;
  signal grp_ClefiaDoubleSwap_1_fu_157_n_12 : STD_LOGIC;
  signal grp_ClefiaDoubleSwap_1_fu_157_n_14 : STD_LOGIC;
  signal grp_ClefiaDoubleSwap_1_fu_157_n_15 : STD_LOGIC;
  signal grp_ClefiaDoubleSwap_1_fu_157_n_17 : STD_LOGIC;
  signal grp_ClefiaDoubleSwap_1_fu_157_n_3 : STD_LOGIC;
  signal grp_ClefiaDoubleSwap_1_fu_157_n_4 : STD_LOGIC;
  signal grp_ClefiaDoubleSwap_1_fu_157_n_6 : STD_LOGIC;
  signal grp_ClefiaDoubleSwap_1_fu_157_n_7 : STD_LOGIC;
  signal grp_ClefiaDoubleSwap_1_fu_157_n_8 : STD_LOGIC;
  signal grp_ClefiaDoubleSwap_1_fu_157_n_9 : STD_LOGIC;
  signal \grp_ClefiaF0Xor_2_fu_722/ap_CS_fsm_pp0_stage2\ : STD_LOGIC;
  signal \grp_ClefiaF0Xor_2_fu_722/xor_ln124_fu_341_p2\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \grp_ClefiaF1Xor_2_fu_743/ap_CS_fsm_pp0_stage2\ : STD_LOGIC;
  signal grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_116_13_fu_112_ap_start_reg : STD_LOGIC;
  signal grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_116_13_fu_112_fout_address0 : STD_LOGIC_VECTOR ( 4 downto 1 );
  signal grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_116_13_fu_112_lk_address0 : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_116_13_fu_112_n_1 : STD_LOGIC;
  signal grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_116_1_fu_84_ap_start_reg : STD_LOGIC;
  signal grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_116_1_fu_84_fin_address0 : STD_LOGIC_VECTOR ( 4 downto 1 );
  signal grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_116_1_fu_84_n_1 : STD_LOGIC;
  signal grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_116_1_fu_84_n_10 : STD_LOGIC;
  signal grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_116_1_fu_84_n_11 : STD_LOGIC;
  signal grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_116_1_fu_84_n_12 : STD_LOGIC;
  signal grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_116_1_fu_84_n_13 : STD_LOGIC;
  signal grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_116_1_fu_84_n_14 : STD_LOGIC;
  signal grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_116_1_fu_84_n_15 : STD_LOGIC;
  signal grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_116_1_fu_84_n_16 : STD_LOGIC;
  signal grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_116_1_fu_84_n_9 : STD_LOGIC;
  signal grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_14_fu_129_ap_start_reg : STD_LOGIC;
  signal grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_14_fu_129_n_16 : STD_LOGIC;
  signal grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_14_fu_129_n_27 : STD_LOGIC;
  signal grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_14_fu_129_rk_we0 : STD_LOGIC;
  signal grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_15_fu_165_ap_start_reg : STD_LOGIC;
  signal grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_15_fu_165_n_1 : STD_LOGIC;
  signal grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_15_fu_165_n_19 : STD_LOGIC;
  signal grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_15_fu_165_n_24 : STD_LOGIC;
  signal grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_15_fu_165_n_25 : STD_LOGIC;
  signal grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_15_fu_165_n_26 : STD_LOGIC;
  signal grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_15_fu_165_n_27 : STD_LOGIC;
  signal grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_16_fu_118_ap_start_reg : STD_LOGIC;
  signal grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_16_fu_118_lk_address0 : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_16_fu_118_n_21 : STD_LOGIC;
  signal grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_16_fu_118_n_22 : STD_LOGIC;
  signal grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_16_fu_118_n_8 : STD_LOGIC;
  signal grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_17_fu_148_ap_start_reg : STD_LOGIC;
  signal grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_17_fu_148_n_18 : STD_LOGIC;
  signal grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_17_fu_148_n_27 : STD_LOGIC;
  signal grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_17_fu_148_n_8 : STD_LOGIC;
  signal grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_17_fu_148_rk_address1 : STD_LOGIC_VECTOR ( 7 downto 4 );
  signal grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_17_fu_148_rk_we0 : STD_LOGIC;
  signal grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_18_fu_140_ap_start_reg : STD_LOGIC;
  signal grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_18_fu_140_ap_start_reg0 : STD_LOGIC;
  signal grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_18_fu_140_n_1 : STD_LOGIC;
  signal grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_18_fu_140_n_21 : STD_LOGIC;
  signal grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_1_fu_104_ap_start_reg : STD_LOGIC;
  signal grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_1_fu_104_n_10 : STD_LOGIC;
  signal grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_1_fu_104_n_11 : STD_LOGIC;
  signal grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_1_fu_104_n_2 : STD_LOGIC;
  signal grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_1_fu_104_n_5 : STD_LOGIC;
  signal grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_1_fu_104_n_7 : STD_LOGIC;
  signal grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_1_fu_104_n_8 : STD_LOGIC;
  signal grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_1_fu_104_n_9 : STD_LOGIC;
  signal grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_210_1_fu_92_ap_start_reg : STD_LOGIC;
  signal grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_210_1_fu_92_fin_address1 : STD_LOGIC_VECTOR ( 4 downto 1 );
  signal grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_210_1_fu_92_fout_address1 : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_210_1_fu_92_fout_d0 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_210_1_fu_92_fout_d1 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_210_1_fu_92_n_14 : STD_LOGIC;
  signal grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_210_1_fu_92_n_15 : STD_LOGIC;
  signal grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_210_1_fu_92_n_19 : STD_LOGIC;
  signal grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_210_1_fu_92_n_50 : STD_LOGIC;
  signal grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_210_1_fu_92_n_55 : STD_LOGIC;
  signal grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_210_1_fu_92_n_56 : STD_LOGIC;
  signal grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_210_1_fu_92_n_57 : STD_LOGIC;
  signal \^grp_clefiakeyset256_fu_148_ap_done\ : STD_LOGIC;
  signal idx35_fu_64_reg : STD_LOGIC_VECTOR ( 7 downto 4 );
  signal idx_i29_load_reg_170_pp0_iter1_reg : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal idx_i6_load_reg_176_pp0_iter1_reg : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal lk_U_n_0 : STD_LOGIC;
  signal lk_U_n_1 : STD_LOGIC;
  signal lk_U_n_2 : STD_LOGIC;
  signal lk_U_n_22 : STD_LOGIC;
  signal lk_U_n_3 : STD_LOGIC;
  signal lk_U_n_4 : STD_LOGIC;
  signal lk_U_n_5 : STD_LOGIC;
  signal lk_address0 : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal lk_ce0 : STD_LOGIC;
  signal lk_ce1 : STD_LOGIC;
  signal lk_q0 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal or_ln364_reg_279 : STD_LOGIC_VECTOR ( 7 downto 4 );
  signal or_ln364_reg_2791 : STD_LOGIC;
  signal p_0_in : STD_LOGIC;
  signal ram_reg_i_366_n_0 : STD_LOGIC;
  signal ram_reg_i_367_n_0 : STD_LOGIC;
  signal ram_reg_i_406_n_0 : STD_LOGIC;
  signal ram_reg_i_515_n_0 : STD_LOGIC;
  signal rk_addr_reg_141_pp0_iter1_reg : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal rk_addr_reg_147_pp0_iter1_reg : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal sel : STD_LOGIC_VECTOR ( 8 downto 4 );
  signal skey_q0 : STD_LOGIC_VECTOR ( 7 to 7 );
  signal tmp_fu_214_p3 : STD_LOGIC;
  signal trunc_ln374_reg_287 : STD_LOGIC;
  signal xor_ln124_reg_147 : STD_LOGIC_VECTOR ( 7 downto 4 );
  signal xor_ln124_reg_153 : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal zext_ln121_reg_136_reg : STD_LOGIC_VECTOR ( 3 to 3 );
  signal zext_ln381_fu_230_p1 : STD_LOGIC_VECTOR ( 7 downto 4 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \add_ln373_reg_274[1]_i_1\ : label is "soft_lutpair660";
  attribute SOFT_HLUTNM of \add_ln373_reg_274[2]_i_1\ : label is "soft_lutpair660";
  attribute SOFT_HLUTNM of \add_ln373_reg_274[3]_i_1\ : label is "soft_lutpair656";
  attribute SOFT_HLUTNM of \add_ln381_reg_295[5]_i_1\ : label is "soft_lutpair663";
  attribute SOFT_HLUTNM of \add_ln381_reg_295[6]_i_1\ : label is "soft_lutpair663";
  attribute SOFT_HLUTNM of \add_ln381_reg_295[7]_i_1\ : label is "soft_lutpair659";
  attribute SOFT_HLUTNM of \add_ln381_reg_295[8]_i_1\ : label is "soft_lutpair659";
  attribute SOFT_HLUTNM of \ap_CS_fsm[14]_i_2\ : label is "soft_lutpair656";
  attribute FSM_ENCODING : string;
  attribute FSM_ENCODING of \ap_CS_fsm_reg[0]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[10]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[11]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[12]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[13]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[14]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[1]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[2]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[3]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[4]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[5]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[6]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[7]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[8]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[9]\ : label is "none";
  attribute SOFT_HLUTNM of \idx35_fu_64[4]_i_1\ : label is "soft_lutpair662";
  attribute SOFT_HLUTNM of \idx35_fu_64[5]_i_1\ : label is "soft_lutpair662";
  attribute SOFT_HLUTNM of \idx35_fu_64[6]_i_1\ : label is "soft_lutpair658";
  attribute SOFT_HLUTNM of \idx35_fu_64[7]_i_1\ : label is "soft_lutpair658";
  attribute SOFT_HLUTNM of ram_reg_i_366 : label is "soft_lutpair661";
  attribute SOFT_HLUTNM of ram_reg_i_367 : label is "soft_lutpair661";
  attribute SOFT_HLUTNM of ram_reg_i_406 : label is "soft_lutpair657";
  attribute SOFT_HLUTNM of ram_reg_i_515 : label is "soft_lutpair657";
begin
  ap_rst_n_inv <= \^ap_rst_n_inv\;
  grp_ClefiaKeySet256_fu_148_ap_done <= \^grp_clefiakeyset256_fu_148_ap_done\;
\add_ln373_reg_274[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => zext_ln381_fu_230_p1(4),
      O => add_ln373_fu_196_p2(0)
    );
\add_ln373_reg_274[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp_fu_214_p3,
      I1 => zext_ln381_fu_230_p1(4),
      O => add_ln373_fu_196_p2(1)
    );
\add_ln373_reg_274[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => zext_ln381_fu_230_p1(6),
      I1 => zext_ln381_fu_230_p1(4),
      I2 => tmp_fu_214_p3,
      O => add_ln373_fu_196_p2(2)
    );
\add_ln373_reg_274[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => zext_ln381_fu_230_p1(7),
      I1 => zext_ln381_fu_230_p1(4),
      I2 => tmp_fu_214_p3,
      I3 => zext_ln381_fu_230_p1(6),
      O => add_ln373_fu_196_p2(3)
    );
\add_ln373_reg_274_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state7,
      D => add_ln373_fu_196_p2(0),
      Q => add_ln373_reg_274(0),
      R => '0'
    );
\add_ln373_reg_274_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state7,
      D => add_ln373_fu_196_p2(1),
      Q => add_ln373_reg_274(1),
      R => '0'
    );
\add_ln373_reg_274_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state7,
      D => add_ln373_fu_196_p2(2),
      Q => add_ln373_reg_274(2),
      R => '0'
    );
\add_ln373_reg_274_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state7,
      D => add_ln373_fu_196_p2(3),
      Q => add_ln373_reg_274(3),
      R => '0'
    );
\add_ln381_reg_295[5]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => tmp_fu_214_p3,
      O => add_ln381_fu_234_p2(5)
    );
\add_ln381_reg_295[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => tmp_fu_214_p3,
      I1 => zext_ln381_fu_230_p1(6),
      O => add_ln381_fu_234_p2(6)
    );
\add_ln381_reg_295[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"87"
    )
        port map (
      I0 => tmp_fu_214_p3,
      I1 => zext_ln381_fu_230_p1(6),
      I2 => zext_ln381_fu_230_p1(7),
      O => add_ln381_fu_234_p2(7)
    );
\add_ln381_reg_295[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => zext_ln381_fu_230_p1(7),
      I1 => zext_ln381_fu_230_p1(6),
      I2 => tmp_fu_214_p3,
      O => add_ln381_fu_234_p2(8)
    );
\add_ln381_reg_295_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => or_ln364_reg_2791,
      D => add_ln381_fu_234_p2(5),
      Q => add_ln381(5),
      R => '0'
    );
\add_ln381_reg_295_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => or_ln364_reg_2791,
      D => add_ln381_fu_234_p2(6),
      Q => add_ln381(6),
      R => '0'
    );
\add_ln381_reg_295_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => or_ln364_reg_2791,
      D => add_ln381_fu_234_p2(7),
      Q => add_ln381(7),
      R => '0'
    );
\add_ln381_reg_295_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => or_ln364_reg_2791,
      D => add_ln381_fu_234_p2(8),
      Q => add_ln381(8),
      R => '0'
    );
\ap_CS_fsm[14]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00008000"
    )
        port map (
      I0 => ap_CS_fsm_state7,
      I1 => zext_ln381_fu_230_p1(4),
      I2 => zext_ln381_fu_230_p1(7),
      I3 => zext_ln381_fu_230_p1(6),
      I4 => tmp_fu_214_p3,
      O => grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_18_fu_140_ap_start_reg0
    );
\ap_CS_fsm_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^grp_clefiakeyset256_fu_148_ap_done\,
      Q => \ap_CS_fsm_reg_n_0_[0]\,
      S => \^ap_rst_n_inv\
    );
\ap_CS_fsm_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(10),
      Q => ap_CS_fsm_state11,
      R => \^ap_rst_n_inv\
    );
\ap_CS_fsm_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(11),
      Q => ap_CS_fsm_state12,
      R => \^ap_rst_n_inv\
    );
\ap_CS_fsm_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(12),
      Q => ap_CS_fsm_state13,
      R => \^ap_rst_n_inv\
    );
\ap_CS_fsm_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(13),
      Q => ap_CS_fsm_state14,
      R => \^ap_rst_n_inv\
    );
\ap_CS_fsm_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(14),
      Q => ap_CS_fsm_state15,
      R => \^ap_rst_n_inv\
    );
\ap_CS_fsm_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(1),
      Q => ap_CS_fsm_state2,
      R => \^ap_rst_n_inv\
    );
\ap_CS_fsm_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(2),
      Q => ap_CS_fsm_state3,
      R => \^ap_rst_n_inv\
    );
\ap_CS_fsm_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(3),
      Q => ap_CS_fsm_state4,
      R => \^ap_rst_n_inv\
    );
\ap_CS_fsm_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(4),
      Q => ap_CS_fsm_state5,
      R => \^ap_rst_n_inv\
    );
\ap_CS_fsm_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(5),
      Q => ap_CS_fsm_state6,
      R => \^ap_rst_n_inv\
    );
\ap_CS_fsm_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(6),
      Q => ap_CS_fsm_state7,
      R => \^ap_rst_n_inv\
    );
\ap_CS_fsm_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(7),
      Q => ap_CS_fsm_state8,
      R => \^ap_rst_n_inv\
    );
\ap_CS_fsm_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(8),
      Q => ap_CS_fsm_state9,
      R => \^ap_rst_n_inv\
    );
\ap_CS_fsm_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(9),
      Q => ap_CS_fsm_state10,
      R => \^ap_rst_n_inv\
    );
fin_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_ClefiaKeySet256_fin_RAM_AUTO_1R1W
     port map (
      ADDRARDADDR(3 downto 0) => grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_210_1_fu_92_fin_address1(4 downto 1),
      ADDRBWRADDR(4 downto 0) => fin_address0(4 downto 0),
      D(7 downto 0) => \grp_ClefiaF0Xor_2_fu_722/xor_ln124_fu_341_p2\(7 downto 0),
      DIBDI(7 downto 0) => fin_d0(7 downto 0),
      DOADO(7 downto 0) => fin_q1(7 downto 0),
      DOBDO(7 downto 0) => fin_q0(7 downto 0),
      Q(0) => \grp_ClefiaF0Xor_2_fu_722/ap_CS_fsm_pp0_stage2\,
      WEA(0) => fin_we1,
      WEBWE(0) => fin_we0,
      ap_clk => ap_clk,
      fin_ce0 => fin_ce0,
      ram_reg_0(7) => fin_U_n_24,
      ram_reg_0(6) => fin_U_n_25,
      ram_reg_0(5) => fin_U_n_26,
      ram_reg_0(4) => fin_U_n_27,
      ram_reg_0(3) => fin_U_n_28,
      ram_reg_0(2) => fin_U_n_29,
      ram_reg_0(1) => fin_U_n_30,
      ram_reg_0(0) => fin_U_n_31,
      ram_reg_1(7) => fin_U_n_32,
      ram_reg_1(6) => fin_U_n_33,
      ram_reg_1(5) => fin_U_n_34,
      ram_reg_1(4) => fin_U_n_35,
      ram_reg_1(3) => fin_U_n_36,
      ram_reg_1(2) => fin_U_n_37,
      ram_reg_1(1) => fin_U_n_38,
      ram_reg_1(0) => fin_U_n_39,
      ram_reg_2 => grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_210_1_fu_92_n_19,
      ram_reg_3(7 downto 0) => fout_q1(7 downto 0),
      \reg_297_reg[7]\(0) => \grp_ClefiaF1Xor_2_fu_743/ap_CS_fsm_pp0_stage2\,
      \xor_ln124_reg_1177_reg[7]\(7 downto 0) => con256_q0(7 downto 0)
    );
fout_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_ClefiaKeySet256_fin_RAM_AUTO_1R1W_0
     port map (
      ADDRARDADDR(3) => grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_210_1_fu_92_n_15,
      ADDRARDADDR(2 downto 0) => grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_210_1_fu_92_fout_address1(3 downto 1),
      ADDRBWRADDR(4 downto 0) => fout_address0(4 downto 0),
      DIADI(7 downto 0) => grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_210_1_fu_92_fout_d1(7 downto 0),
      DIBDI(7 downto 0) => grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_210_1_fu_92_fout_d0(7 downto 0),
      DOBDO(7 downto 0) => fout_q0(7 downto 0),
      Q(0) => ap_CS_fsm_state4,
      WEA(0) => fout_we1,
      ap_clk => ap_clk,
      fout_ce0 => fout_ce0,
      fout_ce1 => fout_ce1,
      ram_reg_0(7 downto 0) => fout_q1(7 downto 0),
      ram_reg_1(7 downto 0) => fin_d0(7 downto 0),
      ram_reg_2(7) => grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_116_1_fu_84_n_9,
      ram_reg_2(6) => grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_116_1_fu_84_n_10,
      ram_reg_2(5) => grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_116_1_fu_84_n_11,
      ram_reg_2(4) => grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_116_1_fu_84_n_12,
      ram_reg_2(3) => grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_116_1_fu_84_n_13,
      ram_reg_2(2) => grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_116_1_fu_84_n_14,
      ram_reg_2(1) => grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_116_1_fu_84_n_15,
      ram_reg_2(0) => grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_116_1_fu_84_n_16
    );
grp_ClefiaDoubleSwap_1_fu_157: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_ClefiaDoubleSwap_1
     port map (
      D(0) => ap_NS_fsm(10),
      DIADI(5) => lk_U_n_0,
      DIADI(4) => lk_U_n_1,
      DIADI(3) => lk_U_n_2,
      DIADI(2) => lk_U_n_3,
      DIADI(1) => lk_U_n_4,
      DIADI(0) => lk_U_n_5,
      DOBDO(7 downto 0) => fout_q0(7 downto 0),
      E(0) => grp_ClefiaDoubleSwap_1_fu_157_n_4,
      Q(2) => grp_ClefiaDoubleSwap_1_fu_157_lk_we0,
      Q(1) => ap_CS_fsm_state10_1,
      Q(0) => ap_CS_fsm_state6_0,
      \ap_CS_fsm_reg[10]_0\(0) => lk_ce1,
      \ap_CS_fsm_reg[11]_0\ => grp_ClefiaDoubleSwap_1_fu_157_n_6,
      \ap_CS_fsm_reg[1]_0\ => \^ap_rst_n_inv\,
      \ap_CS_fsm_reg[4]_0\ => grp_ClefiaDoubleSwap_1_fu_157_n_8,
      \ap_CS_fsm_reg[5]_0\ => grp_ClefiaDoubleSwap_1_fu_157_n_9,
      \ap_CS_fsm_reg[6]_0\ => grp_ClefiaDoubleSwap_1_fu_157_n_7,
      \ap_CS_fsm_reg[6]_1\ => grp_ClefiaDoubleSwap_1_fu_157_n_14,
      \ap_CS_fsm_reg[8]_0\ => grp_ClefiaDoubleSwap_1_fu_157_n_12,
      \ap_CS_fsm_reg[8]_1\ => grp_ClefiaDoubleSwap_1_fu_157_n_15,
      ap_clk => ap_clk,
      d0(7 downto 0) => d0(7 downto 0),
      grp_ClefiaDoubleSwap_1_fu_157_ap_start_reg => grp_ClefiaDoubleSwap_1_fu_157_ap_start_reg,
      grp_ClefiaDoubleSwap_1_fu_157_ap_start_reg0 => grp_ClefiaDoubleSwap_1_fu_157_ap_start_reg0,
      grp_ClefiaDoubleSwap_1_fu_157_ap_start_reg_reg => grp_ClefiaDoubleSwap_1_fu_157_n_3,
      \i_fu_68_reg[3]\(0) => ap_CS_fsm_state11,
      \idx_fu_94_reg[0]_0\ => grp_ClefiaDoubleSwap_1_fu_157_n_10,
      \idx_fu_94_reg[1]_0\ => grp_ClefiaDoubleSwap_1_fu_157_n_17,
      \idx_fu_94_reg[3]_0\ => grp_ClefiaDoubleSwap_1_fu_157_n_11,
      lk_address0(0) => lk_address0(2),
      q0(7 downto 0) => lk_q0(7 downto 0),
      q1(7) => data00,
      q1(6 downto 0) => data0(7 downto 1),
      \q1_reg[7]\ => grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_14_fu_129_n_27,
      ram_reg => lk_U_n_22
    );
grp_ClefiaDoubleSwap_1_fu_157_ap_start_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => grp_ClefiaDoubleSwap_1_fu_157_n_3,
      Q => grp_ClefiaDoubleSwap_1_fu_157_ap_start_reg,
      R => \^ap_rst_n_inv\
    );
grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_116_13_fu_112: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_ClefiaKeySet256_Pipeline_VITIS_LOOP_116_13
     port map (
      ADDRARDADDR(1 downto 0) => grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_210_1_fu_92_fout_address1(3 downto 2),
      ADDRBWRADDR(2 downto 1) => fout_address0(3 downto 2),
      ADDRBWRADDR(0) => fout_address0(0),
      D(1 downto 0) => ap_NS_fsm(6 downto 5),
      E(0) => grp_ClefiaDoubleSwap_1_fu_157_n_4,
      Q(1) => ap_CS_fsm_state6,
      Q(0) => ap_CS_fsm_state5,
      \ap_CS_fsm_reg[4]\ => grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_116_13_fu_112_n_1,
      ap_clk => ap_clk,
      ap_done_cache_reg => \^ap_rst_n_inv\,
      ap_enable_reg_pp0_iter1 => ap_enable_reg_pp0_iter1,
      ap_rst_n => ap_rst_n,
      grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_116_13_fu_112_ap_start_reg => grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_116_13_fu_112_ap_start_reg,
      grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_116_13_fu_112_lk_address0(4 downto 0) => grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_116_13_fu_112_lk_address0(4 downto 0),
      \idx31_fu_30_reg[4]_0\(1) => grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_116_13_fu_112_fout_address0(4),
      \idx31_fu_30_reg[4]_0\(0) => grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_116_13_fu_112_fout_address0(1)
    );
grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_116_13_fu_112_ap_start_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_116_13_fu_112_n_1,
      Q => grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_116_13_fu_112_ap_start_reg,
      R => \^ap_rst_n_inv\
    );
grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_116_1_fu_84: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_ClefiaKeySet256_Pipeline_VITIS_LOOP_116_1
     port map (
      ADDRBWRADDR(0) => fin_address0(0),
      D(1 downto 0) => ap_NS_fsm(2 downto 1),
      Q(2) => ap_CS_fsm_state4,
      Q(1) => ap_CS_fsm_state2,
      Q(0) => \ap_CS_fsm_reg_n_0_[0]\,
      ap_clk => ap_clk,
      ap_done_cache_reg => \^ap_rst_n_inv\,
      ap_enable_reg_pp0_iter1 => ap_enable_reg_pp0_iter1_2,
      ap_rst_n => ap_rst_n,
      grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_116_1_fu_84_ap_start_reg => grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_116_1_fu_84_ap_start_reg,
      grp_ClefiaKeySet256_fu_148_ap_start_reg => grp_ClefiaKeySet256_fu_148_ap_start_reg,
      \idx_fu_30_reg[4]_0\ => grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_116_1_fu_84_n_1,
      \q0_reg[7]\(7) => grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_116_1_fu_84_n_9,
      \q0_reg[7]\(6) => grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_116_1_fu_84_n_10,
      \q0_reg[7]\(5) => grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_116_1_fu_84_n_11,
      \q0_reg[7]\(4) => grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_116_1_fu_84_n_12,
      \q0_reg[7]\(3) => grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_116_1_fu_84_n_13,
      \q0_reg[7]\(2) => grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_116_1_fu_84_n_14,
      \q0_reg[7]\(1) => grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_116_1_fu_84_n_15,
      \q0_reg[7]\(0) => grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_116_1_fu_84_n_16,
      \zext_ln114_reg_98_reg[4]_0\(3 downto 0) => grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_116_1_fu_84_fin_address0(4 downto 1)
    );
grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_116_1_fu_84_ap_start_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_116_1_fu_84_n_1,
      Q => grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_116_1_fu_84_ap_start_reg,
      R => \^ap_rst_n_inv\
    );
grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_14_fu_129: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_14
     port map (
      D(2 downto 0) => ap_NS_fsm(13 downto 11),
      DOADO(7 downto 0) => con256_load_reg_196(7 downto 0),
      E(0) => lk_ce0,
      O(2) => data3(7),
      O(1 downto 0) => data3(5 downto 4),
      Q(3 downto 0) => or_ln364_reg_279(7 downto 4),
      add_ln114_fu_804_p2(0) => add_ln114_fu_804_p2(4),
      \ap_CS_fsm_reg[11]\(0) => tmp_fu_214_p3,
      \ap_CS_fsm_reg[13]\(6) => ap_CS_fsm_state14,
      \ap_CS_fsm_reg[13]\(5) => ap_CS_fsm_state13,
      \ap_CS_fsm_reg[13]\(4) => ap_CS_fsm_state12,
      \ap_CS_fsm_reg[13]\(3) => ap_CS_fsm_state11,
      \ap_CS_fsm_reg[13]\(2) => ap_CS_fsm_state8,
      \ap_CS_fsm_reg[13]\(1) => ap_CS_fsm_state7,
      \ap_CS_fsm_reg[13]\(0) => ap_CS_fsm_state6,
      \ap_CS_fsm_reg[13]_0\ => grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_15_fu_165_n_27,
      \ap_CS_fsm_reg[8]\ => \ap_CS_fsm_reg[8]_3\,
      ap_clk => ap_clk,
      ap_done_cache_reg => \^ap_rst_n_inv\,
      ap_enable_reg_pp0_iter1 => ap_enable_reg_pp0_iter1,
      ap_enable_reg_pp0_iter1_0 => ap_enable_reg_pp0_iter1_3,
      ap_rst_n => ap_rst_n,
      grp_ClefiaKeySet192_fu_162_rk_address0(0) => grp_ClefiaKeySet192_fu_162_rk_address0(2),
      grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_116_13_fu_112_lk_address0(4 downto 0) => grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_116_13_fu_112_lk_address0(4 downto 0),
      grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_14_fu_129_ap_start_reg => grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_14_fu_129_ap_start_reg,
      grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_14_fu_129_ap_start_reg_reg => grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_14_fu_129_n_16,
      grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_14_fu_129_rk_we0 => grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_14_fu_129_rk_we0,
      grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_16_fu_118_lk_address0(4 downto 0) => grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_16_fu_118_lk_address0(4 downto 0),
      icmp_ln395_reg_250 => icmp_ln395_reg_250,
      \idx_i6_load_reg_176_pp0_iter1_reg_reg[3]_0\(3 downto 0) => idx_i6_load_reg_176_pp0_iter1_reg(3 downto 0),
      \idx_i6_load_reg_176_reg[2]_0\ => grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_14_fu_129_n_27,
      lk_address0(3 downto 2) => lk_address0(4 downto 3),
      lk_address0(1 downto 0) => lk_address0(1 downto 0),
      p_0_in => p_0_in,
      q0_reg(3 downto 0) => add_ln381(8 downto 5),
      \q0_reg[7]\ => grp_ClefiaDoubleSwap_1_fu_157_n_6,
      \q1_reg[7]\(0) => grp_ClefiaDoubleSwap_1_fu_157_lk_we0,
      \q1_reg[7]_0\ => grp_ClefiaDoubleSwap_1_fu_157_n_10,
      \q1_reg[7]_1\ => grp_ClefiaDoubleSwap_1_fu_157_n_11,
      \q1_reg[7]_2\ => grp_ClefiaDoubleSwap_1_fu_157_n_17,
      ram_reg => ram_reg,
      ram_reg_0(1) => Q(3),
      ram_reg_0(0) => Q(0),
      \ram_reg_i_79__5_0\ => ram_reg_i_406_n_0,
      \ram_reg_i_79__5_1\(0) => data4(6),
      \ram_reg_i_79__5_2\ => grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_17_fu_148_n_18,
      trunc_ln374_reg_287 => trunc_ln374_reg_287
    );
grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_14_fu_129_ap_start_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_14_fu_129_n_16,
      Q => grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_14_fu_129_ap_start_reg,
      R => \^ap_rst_n_inv\
    );
grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_15_fu_165: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_15
     port map (
      ADDRARDADDR(0) => ADDRARDADDR(0),
      D(3 downto 0) => grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_17_fu_148_rk_address1(7 downto 4),
      O(1) => data3(7),
      O(0) => data3(4),
      Q(3 downto 0) => or_ln364_reg_279(7 downto 4),
      WEBWE(0) => WEBWE(0),
      \ap_CS_fsm_reg[12]\ => grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_15_fu_165_n_1,
      \ap_CS_fsm_reg[13]\ => \ap_CS_fsm_reg[13]_0\,
      \ap_CS_fsm_reg[13]_0\ => \ap_CS_fsm_reg[13]_2\,
      \ap_CS_fsm_reg[13]_1\ => \ap_CS_fsm_reg[13]_3\,
      \ap_CS_fsm_reg[8]\ => \ap_CS_fsm_reg[8]_0\,
      \ap_CS_fsm_reg[8]_0\ => \ap_CS_fsm_reg[8]_1\,
      ap_clk => ap_clk,
      ap_done_cache_reg => grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_15_fu_165_n_27,
      ap_done_cache_reg_0 => \^ap_rst_n_inv\,
      ap_enable_reg_pp0_iter1 => ap_enable_reg_pp0_iter1_4,
      ap_rst_n => ap_rst_n,
      ap_sig_allocacmp_idx_i44_load(2) => ap_sig_allocacmp_idx_i44_load(3),
      ap_sig_allocacmp_idx_i44_load(1 downto 0) => ap_sig_allocacmp_idx_i44_load(1 downto 0),
      grp_ClefiaKeySet128_fu_176_rk_address1(0) => grp_ClefiaKeySet128_fu_176_rk_address1(0),
      grp_ClefiaKeySet128_fu_176_rk_we0 => grp_ClefiaKeySet128_fu_176_rk_we0,
      grp_ClefiaKeySet192_fu_162_rk_address0(1) => grp_ClefiaKeySet192_fu_162_rk_address0(3),
      grp_ClefiaKeySet192_fu_162_rk_address0(0) => grp_ClefiaKeySet192_fu_162_rk_address0(0),
      grp_ClefiaKeySet192_fu_162_rk_address1(2 downto 0) => grp_ClefiaKeySet192_fu_162_rk_address1(3 downto 1),
      grp_ClefiaKeySet192_fu_162_rk_ce0 => grp_ClefiaKeySet192_fu_162_rk_ce0,
      grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_15_fu_165_ap_start_reg => grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_15_fu_165_ap_start_reg,
      grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_17_fu_148_rk_we0 => grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_17_fu_148_rk_we0,
      grp_ClefiaKeySet256_fu_148_rk_address1(2 downto 0) => grp_ClefiaKeySet256_fu_148_rk_address1(2 downto 0),
      grp_ClefiaKeySet256_fu_148_rk_ce0 => grp_ClefiaKeySet256_fu_148_rk_ce0,
      icmp_ln395_reg_250 => icmp_ln395_reg_250,
      \idx_i19_fu_34_reg[2]_0\(0) => ap_sig_allocacmp_idx_i19_load(2),
      \q0_reg[7]\(7 downto 0) => \q0_reg[7]_0\(7 downto 0),
      ram_reg => ram_reg,
      ram_reg_0(3 downto 2) => Q(4 downto 3),
      ram_reg_0(1 downto 0) => Q(1 downto 0),
      ram_reg_1 => ram_reg_0,
      ram_reg_2 => ram_reg_1,
      ram_reg_3 => ram_reg_10,
      ram_reg_i_234_0 => grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_18_fu_140_n_21,
      \ram_reg_i_43__10\(5) => ap_CS_fsm_state15,
      \ram_reg_i_43__10\(4) => ap_CS_fsm_state14,
      \ram_reg_i_43__10\(3) => ap_CS_fsm_state13,
      \ram_reg_i_43__10\(2) => ap_CS_fsm_state12,
      \ram_reg_i_43__10\(1) => ap_CS_fsm_state10,
      \ram_reg_i_43__10\(0) => ap_CS_fsm_state8,
      \ram_reg_i_43__10_0\ => grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_16_fu_118_n_22,
      \ram_reg_i_43__10_1\ => ram_reg_i_366_n_0,
      \ram_reg_i_43__10_2\ => ram_reg_i_367_n_0,
      \ram_reg_i_75__4_0\(1) => data4(7),
      \ram_reg_i_75__4_0\(0) => data4(4),
      \ram_reg_i_86__5_0\ => ram_reg_i_406_n_0,
      \rk_addr_reg_141_pp0_iter1_reg_reg[6]_0\(5 downto 4) => rk_addr_reg_141_pp0_iter1_reg(6 downto 5),
      \rk_addr_reg_141_pp0_iter1_reg_reg[6]_0\(3 downto 0) => rk_addr_reg_141_pp0_iter1_reg(3 downto 0),
      rk_addr_reg_147_pp0_iter1_reg(1) => rk_addr_reg_147_pp0_iter1_reg(7),
      rk_addr_reg_147_pp0_iter1_reg(0) => rk_addr_reg_147_pp0_iter1_reg(4),
      trunc_ln374_reg_287 => trunc_ln374_reg_287,
      xor_ln124_fu_119_p2(7 downto 0) => xor_ln124_fu_119_p2(7 downto 0),
      \xor_ln124_reg_147_reg[0]_0\ => grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_15_fu_165_n_19,
      \xor_ln124_reg_147_reg[1]_0\ => grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_15_fu_165_n_24,
      \xor_ln124_reg_147_reg[2]_0\ => grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_15_fu_165_n_25,
      \xor_ln124_reg_147_reg[3]_0\ => grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_15_fu_165_n_26,
      \xor_ln124_reg_147_reg[7]_0\(3 downto 0) => xor_ln124_reg_147(7 downto 4),
      xor_ln124_reg_153(3 downto 0) => xor_ln124_reg_153(3 downto 0)
    );
grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_15_fu_165_ap_start_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_15_fu_165_n_1,
      Q => grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_15_fu_165_ap_start_reg,
      R => \^ap_rst_n_inv\
    );
grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_16_fu_118: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_16
     port map (
      ADDRBWRADDR(8 downto 4) => sel(8 downto 4),
      ADDRBWRADDR(3 downto 0) => ap_sig_allocacmp_idx_i29_load(3 downto 0),
      D(2 downto 0) => ap_NS_fsm(9 downto 7),
      O(3 downto 0) => data4(7 downto 4),
      Q(3 downto 0) => or_ln364_reg_279(7 downto 4),
      \ap_CS_fsm_reg[7]\ => grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_16_fu_118_n_21,
      \ap_CS_fsm_reg[7]_0\(0) => tmp_fu_214_p3,
      \ap_CS_fsm_reg[9]\ => grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_17_fu_148_n_27,
      ap_clk => ap_clk,
      ap_done_cache_reg => \^ap_rst_n_inv\,
      ap_enable_reg_pp0_iter1 => ap_enable_reg_pp0_iter1_3,
      ap_enable_reg_pp0_iter1_0 => ap_enable_reg_pp0_iter1_5,
      ap_enable_reg_pp0_iter2_reg_0 => grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_16_fu_118_n_22,
      ap_rst_n => ap_rst_n,
      grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_14_fu_129_rk_we0 => grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_14_fu_129_rk_we0,
      grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_16_fu_118_ap_start_reg => grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_16_fu_118_ap_start_reg,
      grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_16_fu_118_ap_start_reg_reg => grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_16_fu_118_n_8,
      grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_16_fu_118_lk_address0(4 downto 0) => grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_16_fu_118_lk_address0(4 downto 0),
      \idx_i29_load_reg_170_pp0_iter1_reg_reg[2]_0\(2 downto 0) => idx_i29_load_reg_170_pp0_iter1_reg(2 downto 0),
      or_ln364_reg_2791 => or_ln364_reg_2791,
      q0_reg(3 downto 0) => add_ln381(8 downto 5),
      ram_reg_i_163(4) => ap_CS_fsm_state12,
      ram_reg_i_163(3) => ap_CS_fsm_state10,
      ram_reg_i_163(2) => ap_CS_fsm_state9,
      ram_reg_i_163(1) => ap_CS_fsm_state8,
      ram_reg_i_163(0) => ap_CS_fsm_state4,
      \ram_reg_i_89__5\ => ram_reg_i_406_n_0,
      \ram_reg_i_89__5_0\(0) => zext_ln121_reg_136_reg(3),
      \ram_reg_i_89__5_1\(0) => idx_i6_load_reg_176_pp0_iter1_reg(3),
      trunc_ln374_reg_287 => trunc_ln374_reg_287
    );
grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_16_fu_118_ap_start_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_16_fu_118_n_8,
      Q => grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_16_fu_118_ap_start_reg,
      R => \^ap_rst_n_inv\
    );
grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_17_fu_148: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_17
     port map (
      D(5 downto 2) => grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_17_fu_148_rk_address1(7 downto 4),
      D(1 downto 0) => ap_sig_allocacmp_idx_i44_load(1 downto 0),
      Q(3 downto 0) => or_ln364_reg_279(7 downto 4),
      \ap_CS_fsm_reg[13]\ => \ap_CS_fsm_reg[13]_1\,
      \ap_CS_fsm_reg[8]\ => grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_17_fu_148_n_8,
      \ap_CS_fsm_reg[9]\ => grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_17_fu_148_n_18,
      ap_clk => ap_clk,
      ap_done_cache_reg => grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_17_fu_148_n_27,
      ap_done_cache_reg_0 => \^ap_rst_n_inv\,
      ap_rst_n => ap_rst_n,
      grp_ClefiaDoubleSwap_1_fu_157_ap_start_reg0 => grp_ClefiaDoubleSwap_1_fu_157_ap_start_reg0,
      grp_ClefiaDoubleSwap_1_fu_157_ap_start_reg_reg(2) => ap_CS_fsm_state14,
      grp_ClefiaDoubleSwap_1_fu_157_ap_start_reg_reg(1) => ap_CS_fsm_state10,
      grp_ClefiaDoubleSwap_1_fu_157_ap_start_reg_reg(0) => ap_CS_fsm_state9,
      grp_ClefiaDoubleSwap_1_fu_157_ap_start_reg_reg_0 => grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_15_fu_165_n_27,
      grp_ClefiaKeySet192_fu_162_rk_address1(0) => grp_ClefiaKeySet192_fu_162_rk_address1(0),
      grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_17_fu_148_ap_start_reg => grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_17_fu_148_ap_start_reg,
      grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_17_fu_148_rk_we0 => grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_17_fu_148_rk_we0,
      grp_ClefiaKeySet256_fu_148_rk_d0(1) => grp_ClefiaKeySet256_fu_148_rk_d0(7),
      grp_ClefiaKeySet256_fu_148_rk_d0(0) => grp_ClefiaKeySet256_fu_148_rk_d0(4),
      \idx_i44_fu_34_reg[3]_0\(0) => ap_sig_allocacmp_idx_i44_load(3),
      \q0_reg[7]\(7 downto 0) => \q0_reg[7]\(7 downto 0),
      ram_reg(0) => ap_sig_allocacmp_idx_i19_load(2),
      ram_reg_0 => ram_reg,
      ram_reg_1 => ram_reg_0,
      \ram_reg_i_129__4\(1) => xor_ln124_reg_147(7),
      \ram_reg_i_129__4\(0) => xor_ln124_reg_147(4),
      \ram_reg_i_129__4_0\ => grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_210_1_fu_92_n_56,
      \ram_reg_i_138__4\ => grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_210_1_fu_92_n_55,
      ram_reg_i_219(0) => rk_addr_reg_141_pp0_iter1_reg(6),
      \rk_addr_reg_147_pp0_iter1_reg_reg[7]_0\(6) => rk_addr_reg_147_pp0_iter1_reg(7),
      \rk_addr_reg_147_pp0_iter1_reg_reg[7]_0\(5 downto 0) => rk_addr_reg_147_pp0_iter1_reg(5 downto 0),
      trunc_ln374_reg_287 => trunc_ln374_reg_287,
      xor_ln124_fu_125_p2(7 downto 0) => xor_ln124_fu_125_p2(7 downto 0),
      \xor_ln124_reg_153_reg[6]_0\(5 downto 4) => xor_ln124_reg_153(6 downto 5),
      \xor_ln124_reg_153_reg[6]_0\(3 downto 0) => xor_ln124_reg_153(3 downto 0)
    );
grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_17_fu_148_ap_start_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_17_fu_148_n_8,
      Q => grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_17_fu_148_ap_start_reg,
      R => \^ap_rst_n_inv\
    );
grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_18_fu_140: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_18
     port map (
      D(1 downto 0) => D(1 downto 0),
      O(0) => data4(5),
      Q(2 downto 1) => Q(3 downto 2),
      Q(0) => Q(0),
      \ap_CS_fsm_reg[14]\ => \ap_CS_fsm_reg[14]_0\,
      \ap_CS_fsm_reg[14]_0\ => \ap_CS_fsm_reg[14]_1\,
      \ap_CS_fsm_reg[14]_1\ => \ap_CS_fsm_reg[14]_2\,
      \ap_CS_fsm_reg[14]_2\(5) => ap_CS_fsm_state15,
      \ap_CS_fsm_reg[14]_2\(4) => ap_CS_fsm_state14,
      \ap_CS_fsm_reg[14]_2\(3) => ap_CS_fsm_state12,
      \ap_CS_fsm_reg[14]_2\(2) => ap_CS_fsm_state10,
      \ap_CS_fsm_reg[14]_2\(1) => ap_CS_fsm_state8,
      \ap_CS_fsm_reg[14]_2\(0) => \ap_CS_fsm_reg_n_0_[0]\,
      \ap_CS_fsm_reg[1]\ => \ap_CS_fsm_reg[1]_0\,
      \ap_CS_fsm_reg[1]_0\ => \ap_CS_fsm_reg[1]_1\,
      \ap_CS_fsm_reg[6]\ => \ap_CS_fsm_reg[6]_0\,
      \ap_CS_fsm_reg[6]_0\ => \ap_CS_fsm_reg[6]_1\,
      \ap_CS_fsm_reg[8]\ => \ap_CS_fsm_reg[8]_2\,
      ap_clk => ap_clk,
      ap_done_cache_reg => \^ap_rst_n_inv\,
      ap_enable_reg_pp0_iter1 => ap_enable_reg_pp0_iter1_4,
      ap_rst_n => ap_rst_n,
      grp_ClefiaKeySet128_fu_176_ap_done => grp_ClefiaKeySet128_fu_176_ap_done,
      grp_ClefiaKeySet192_fu_162_ap_done => grp_ClefiaKeySet192_fu_162_ap_done,
      grp_ClefiaKeySet192_fu_162_rk_address0(0) => grp_ClefiaKeySet192_fu_162_rk_address0(1),
      grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_18_fu_140_ap_start_reg => grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_18_fu_140_ap_start_reg,
      grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_18_fu_140_ap_start_reg0 => grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_18_fu_140_ap_start_reg0,
      grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_18_fu_140_ap_start_reg_reg => grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_18_fu_140_n_1,
      grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_18_fu_140_ap_start_reg_reg_0(1) => ap_NS_fsm(14),
      grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_18_fu_140_ap_start_reg_reg_0(0) => \^grp_clefiakeyset256_fu_148_ap_done\,
      grp_ClefiaKeySet256_fu_148_ap_ready => grp_ClefiaKeySet256_fu_148_ap_ready,
      grp_ClefiaKeySet256_fu_148_ap_start_reg => grp_ClefiaKeySet256_fu_148_ap_start_reg,
      grp_ClefiaKeySet256_fu_148_rk_d0(3 downto 0) => grp_ClefiaKeySet256_fu_148_rk_d0(3 downto 0),
      grp_fu_232_p2 => grp_fu_232_p2,
      icmp_ln395_reg_250 => icmp_ln395_reg_250,
      icmp_ln398_reg_254 => icmp_ln398_reg_254,
      icmp_ln401_reg_258 => icmp_ln401_reg_258,
      \icmp_ln401_reg_258_reg[0]\ => \icmp_ln401_reg_258_reg[0]\,
      \idx_i58_load_reg_151_reg[3]_0\ => \idx_i58_load_reg_151_reg[3]\,
      \r_reg_104_reg[2]\ => \r_reg_104_reg[2]\,
      \r_reg_104_reg[2]_0\ => \r_reg_104_reg[2]_0\,
      \r_reg_104_reg[2]_1\ => \r_reg_104_reg[2]_1\,
      \r_reg_104_reg[2]_2\ => \r_reg_104_reg[2]_2\,
      ram_reg => grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_1_fu_104_n_5,
      ram_reg_0 => ram_reg_2,
      ram_reg_1 => ram_reg_3,
      ram_reg_10 => grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_16_fu_118_n_21,
      ram_reg_11 => ram_reg_8,
      ram_reg_12 => ram_reg_9,
      ram_reg_2 => ram_reg,
      ram_reg_3 => ram_reg_0,
      ram_reg_4 => grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_1_fu_104_n_7,
      ram_reg_5 => ram_reg_4,
      ram_reg_6 => ram_reg_5,
      ram_reg_7 => grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_1_fu_104_n_8,
      ram_reg_8 => ram_reg_6,
      ram_reg_9 => ram_reg_7,
      \ram_reg_i_140__4\ => grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_15_fu_165_n_26,
      \ram_reg_i_140__4_0\ => grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_210_1_fu_92_n_57,
      \ram_reg_i_142__4\ => grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_15_fu_165_n_25,
      \ram_reg_i_142__4_0\ => grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_1_fu_104_n_9,
      \ram_reg_i_144__3\ => grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_15_fu_165_n_24,
      \ram_reg_i_144__3_0\ => grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_1_fu_104_n_10,
      \ram_reg_i_146__2\ => grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_15_fu_165_n_19,
      \ram_reg_i_146__2_0\ => ram_reg_i_515_n_0,
      \ram_reg_i_146__2_1\ => grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_1_fu_104_n_11,
      ram_reg_i_227_0 => ram_reg_i_366_n_0,
      ram_reg_i_227_1(4) => rk_addr_reg_147_pp0_iter1_reg(5),
      ram_reg_i_227_1(3 downto 0) => rk_addr_reg_147_pp0_iter1_reg(3 downto 0),
      ram_reg_i_227_2 => ram_reg_i_367_n_0,
      ram_reg_i_227_3(4) => rk_addr_reg_141_pp0_iter1_reg(5),
      ram_reg_i_227_3(3 downto 0) => rk_addr_reg_141_pp0_iter1_reg(3 downto 0),
      \ram_reg_i_83__5_0\ => ram_reg_i_406_n_0,
      \ram_reg_i_83__5_1\(0) => data3(5),
      trunc_ln374_reg_287 => trunc_ln374_reg_287,
      \trunc_ln374_reg_287_reg[0]\ => grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_18_fu_140_n_21
    );
grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_18_fu_140_ap_start_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_18_fu_140_n_1,
      Q => grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_18_fu_140_ap_start_reg,
      R => \^ap_rst_n_inv\
    );
grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_1_fu_104: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_1
     port map (
      D(1 downto 0) => ap_NS_fsm(4 downto 3),
      DOADO(2 downto 0) => con256_load_reg_196(2 downto 0),
      DOBDO(2 downto 0) => con256_load_reg_190(2 downto 0),
      Q(3) => ap_CS_fsm_state12,
      Q(2) => ap_CS_fsm_state8,
      Q(1) => ap_CS_fsm_state4,
      Q(0) => ap_CS_fsm_state3,
      \ap_CS_fsm_reg[2]\ => grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_1_fu_104_n_2,
      \ap_CS_fsm_reg[3]\ => grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_210_1_fu_92_n_50,
      \ap_CS_fsm_reg[7]\ => grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_1_fu_104_n_9,
      \ap_CS_fsm_reg[7]_0\ => grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_1_fu_104_n_10,
      \ap_CS_fsm_reg[7]_1\ => grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_1_fu_104_n_11,
      ap_clk => ap_clk,
      ap_done_cache_reg => \^ap_rst_n_inv\,
      ap_enable_reg_pp0_iter1 => ap_enable_reg_pp0_iter1_5,
      ap_rst_n => ap_rst_n,
      grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_1_fu_104_ap_start_reg => grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_1_fu_104_ap_start_reg,
      q0(2 downto 0) => lk_q0(2 downto 0),
      \q0_reg[7]\(0) => skey_q0(7),
      \ram_reg_i_92__5\ => ram_reg_i_406_n_0,
      \ram_reg_i_92__5_0\(2 downto 0) => idx_i29_load_reg_170_pp0_iter1_reg(2 downto 0),
      \ram_reg_i_92__5_1\(2 downto 0) => idx_i6_load_reg_176_pp0_iter1_reg(2 downto 0),
      \zext_ln121_reg_136_reg[0]_0\ => grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_1_fu_104_n_5,
      \zext_ln121_reg_136_reg[1]_0\ => grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_1_fu_104_n_7,
      \zext_ln121_reg_136_reg[2]_0\ => grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_1_fu_104_n_8,
      \zext_ln121_reg_136_reg[3]_0\(0) => zext_ln121_reg_136_reg(3)
    );
grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_1_fu_104_ap_start_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_1_fu_104_n_2,
      Q => grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_1_fu_104_ap_start_reg,
      R => \^ap_rst_n_inv\
    );
grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_210_1_fu_92: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_ClefiaKeySet256_Pipeline_VITIS_LOOP_210_1
     port map (
      ADDRARDADDR(3) => grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_210_1_fu_92_n_15,
      ADDRARDADDR(2 downto 0) => grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_210_1_fu_92_fout_address1(3 downto 1),
      ADDRBWRADDR(8 downto 4) => sel(8 downto 4),
      ADDRBWRADDR(3 downto 0) => ap_sig_allocacmp_idx_i29_load(3 downto 0),
      D(7 downto 0) => \grp_ClefiaF0Xor_2_fu_722/xor_ln124_fu_341_p2\(7 downto 0),
      DIADI(7 downto 0) => grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_210_1_fu_92_fout_d1(7 downto 0),
      DIBDI(7 downto 0) => grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_210_1_fu_92_fout_d0(7 downto 0),
      DOADO(7 downto 0) => fin_q1(7 downto 0),
      DOBDO(2 downto 0) => con256_load_reg_190(2 downto 0),
      Q(0) => \grp_ClefiaF0Xor_2_fu_722/ap_CS_fsm_pp0_stage2\,
      WEA(0) => fout_we1,
      WEBWE(0) => fin_we0,
      \ap_CS_fsm_reg[2]_0\(0) => \grp_ClefiaF1Xor_2_fu_743/ap_CS_fsm_pp0_stage2\,
      \ap_CS_fsm_reg[2]_1\ => grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_210_1_fu_92_n_14,
      \ap_CS_fsm_reg[3]_0\ => grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_210_1_fu_92_n_19,
      \ap_CS_fsm_reg[3]_1\(3 downto 0) => fin_address0(4 downto 1),
      \ap_CS_fsm_reg[3]_2\(0) => fin_we1,
      \ap_CS_fsm_reg[41]_0\(3 downto 0) => grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_210_1_fu_92_fin_address1(4 downto 1),
      \ap_CS_fsm_reg[5]_0\(1) => fout_address0(4),
      \ap_CS_fsm_reg[5]_0\(0) => fout_address0(1),
      \ap_CS_fsm_reg[7]_0\ => grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_210_1_fu_92_n_55,
      \ap_CS_fsm_reg[7]_1\ => grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_210_1_fu_92_n_56,
      \ap_CS_fsm_reg[7]_2\ => grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_210_1_fu_92_n_57,
      ap_clk => ap_clk,
      ap_done_cache_reg => grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_210_1_fu_92_n_50,
      ap_enable_reg_pp0_iter1 => ap_enable_reg_pp0_iter1_2,
      ap_rst_n => ap_rst_n,
      ap_rst_n_0 => \^ap_rst_n_inv\,
      fin_ce0 => fin_ce0,
      fout_ce0 => fout_ce0,
      fout_ce1 => fout_ce1,
      grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_116_13_fu_112_ap_start_reg => grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_116_13_fu_112_ap_start_reg,
      grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_16_fu_118_ap_start_reg => grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_16_fu_118_ap_start_reg,
      grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_210_1_fu_92_ap_start_reg => grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_210_1_fu_92_ap_start_reg,
      grp_ClefiaKeySet256_fu_148_rk_d0(1 downto 0) => grp_ClefiaKeySet256_fu_148_rk_d0(6 downto 5),
      q0(4 downto 0) => lk_q0(7 downto 3),
      q0_reg(7 downto 0) => con256_q0(7 downto 0),
      ram_reg(1) => grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_116_13_fu_112_fout_address0(4),
      ram_reg(0) => grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_116_13_fu_112_fout_address0(1),
      ram_reg_0(3 downto 0) => grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_116_1_fu_84_fin_address0(4 downto 1),
      \ram_reg_i_132__4\(1 downto 0) => xor_ln124_reg_147(6 downto 5),
      \ram_reg_i_132__4_0\(1 downto 0) => xor_ln124_reg_153(6 downto 5),
      \ram_reg_i_135__4\(6) => ap_CS_fsm_state15,
      \ram_reg_i_135__4\(5) => ap_CS_fsm_state12,
      \ram_reg_i_135__4\(4) => ap_CS_fsm_state8,
      \ram_reg_i_135__4\(3) => ap_CS_fsm_state6,
      \ram_reg_i_135__4\(2) => ap_CS_fsm_state4,
      \ram_reg_i_135__4\(1) => ap_CS_fsm_state3,
      \ram_reg_i_135__4\(0) => ap_CS_fsm_state2,
      \ram_reg_i_135__4_0\ => ram_reg_i_366_n_0,
      \ram_reg_i_135__4_1\ => ram_reg_i_367_n_0,
      ram_reg_i_315(4 downto 0) => con256_load_reg_196(7 downto 3),
      ram_reg_i_330 => ram_reg_i_406_n_0,
      ram_reg_i_335(0) => skey_q0(7),
      \reg_297_reg[7]\(7) => fin_U_n_24,
      \reg_297_reg[7]\(6) => fin_U_n_25,
      \reg_297_reg[7]\(5) => fin_U_n_26,
      \reg_297_reg[7]\(4) => fin_U_n_27,
      \reg_297_reg[7]\(3) => fin_U_n_28,
      \reg_297_reg[7]\(2) => fin_U_n_29,
      \reg_297_reg[7]\(1) => fin_U_n_30,
      \reg_297_reg[7]\(0) => fin_U_n_31,
      \reg_297_reg[7]_0\(7) => fin_U_n_32,
      \reg_297_reg[7]_0\(6) => fin_U_n_33,
      \reg_297_reg[7]_0\(5) => fin_U_n_34,
      \reg_297_reg[7]_0\(4) => fin_U_n_35,
      \reg_297_reg[7]_0\(3) => fin_U_n_36,
      \reg_297_reg[7]_0\(2) => fin_U_n_37,
      \reg_297_reg[7]_0\(1) => fin_U_n_38,
      \reg_297_reg[7]_0\(0) => fin_U_n_39,
      \src_load_10_reg_1202_reg[7]\(7 downto 0) => fin_q0(7 downto 0)
    );
grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_210_1_fu_92_ap_start_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_210_1_fu_92_n_14,
      Q => grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_210_1_fu_92_ap_start_reg,
      R => \^ap_rst_n_inv\
    );
\i_fu_68[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => grp_ClefiaKeySet256_fu_148_ap_start_reg,
      I1 => \ap_CS_fsm_reg_n_0_[0]\,
      O => ap_NS_fsm117_out
    );
\i_fu_68_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_ClefiaDoubleSwap_1_fu_157_n_4,
      D => add_ln373_reg_274(0),
      Q => zext_ln381_fu_230_p1(4),
      R => ap_NS_fsm117_out
    );
\i_fu_68_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_ClefiaDoubleSwap_1_fu_157_n_4,
      D => add_ln373_reg_274(1),
      Q => tmp_fu_214_p3,
      R => ap_NS_fsm117_out
    );
\i_fu_68_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_ClefiaDoubleSwap_1_fu_157_n_4,
      D => add_ln373_reg_274(2),
      Q => zext_ln381_fu_230_p1(6),
      R => ap_NS_fsm117_out
    );
\i_fu_68_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_ClefiaDoubleSwap_1_fu_157_n_4,
      D => add_ln373_reg_274(3),
      Q => zext_ln381_fu_230_p1(7),
      R => ap_NS_fsm117_out
    );
\idx35_fu_64[4]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => idx35_fu_64_reg(4),
      O => add_ln387_fu_242_p2(4)
    );
\idx35_fu_64[5]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => idx35_fu_64_reg(4),
      I1 => idx35_fu_64_reg(5),
      O => add_ln387_fu_242_p2(5)
    );
\idx35_fu_64[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => idx35_fu_64_reg(6),
      I1 => idx35_fu_64_reg(5),
      I2 => idx35_fu_64_reg(4),
      O => add_ln387_fu_242_p2(6)
    );
\idx35_fu_64[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => idx35_fu_64_reg(7),
      I1 => idx35_fu_64_reg(4),
      I2 => idx35_fu_64_reg(5),
      I3 => idx35_fu_64_reg(6),
      O => add_ln387_fu_242_p2(7)
    );
\idx35_fu_64_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_ClefiaDoubleSwap_1_fu_157_n_4,
      D => add_ln387_fu_242_p2(4),
      Q => idx35_fu_64_reg(4),
      R => ap_NS_fsm117_out
    );
\idx35_fu_64_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_ClefiaDoubleSwap_1_fu_157_n_4,
      D => add_ln387_fu_242_p2(5),
      Q => idx35_fu_64_reg(5),
      R => ap_NS_fsm117_out
    );
\idx35_fu_64_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_ClefiaDoubleSwap_1_fu_157_n_4,
      D => add_ln387_fu_242_p2(6),
      Q => idx35_fu_64_reg(6),
      R => ap_NS_fsm117_out
    );
\idx35_fu_64_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_ClefiaDoubleSwap_1_fu_157_n_4,
      D => add_ln387_fu_242_p2(7),
      Q => idx35_fu_64_reg(7),
      R => ap_NS_fsm117_out
    );
lk_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_ClefiaKeySet256_lk_RAM_AUTO_1R1W
     port map (
      DIADI(5) => lk_U_n_0,
      DIADI(4) => lk_U_n_1,
      DIADI(3) => lk_U_n_2,
      DIADI(2) => lk_U_n_3,
      DIADI(1) => lk_U_n_4,
      DIADI(0) => lk_U_n_5,
      E(0) => lk_ce1,
      Q(7) => data00,
      Q(6 downto 0) => data0(7 downto 1),
      add_ln114_fu_804_p2(0) => add_ln114_fu_804_p2(4),
      ap_clk => ap_clk,
      d0(7 downto 0) => d0(7 downto 0),
      lk_address0(4 downto 0) => lk_address0(4 downto 0),
      p_0_in => p_0_in,
      \q0_reg[7]_0\(7 downto 0) => lk_q0(7 downto 0),
      \q0_reg[7]_1\(0) => lk_ce0,
      \q1_reg[0]_0\ => lk_U_n_22,
      \q1_reg[7]_0\ => grp_ClefiaDoubleSwap_1_fu_157_n_9,
      \q1_reg[7]_1\ => grp_ClefiaDoubleSwap_1_fu_157_n_14,
      \q1_reg[7]_2\ => grp_ClefiaDoubleSwap_1_fu_157_n_15,
      \q1_reg[7]_3\ => grp_ClefiaDoubleSwap_1_fu_157_n_12,
      ram_reg(1) => ap_CS_fsm_state10_1,
      ram_reg(0) => ap_CS_fsm_state6_0,
      ram_reg_0 => grp_ClefiaDoubleSwap_1_fu_157_n_7,
      ram_reg_1 => grp_ClefiaDoubleSwap_1_fu_157_n_8
    );
\or_ln364_reg_279[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAA2AAA"
    )
        port map (
      I0 => ap_CS_fsm_state7,
      I1 => zext_ln381_fu_230_p1(4),
      I2 => zext_ln381_fu_230_p1(7),
      I3 => zext_ln381_fu_230_p1(6),
      I4 => tmp_fu_214_p3,
      O => or_ln364_reg_2791
    );
\or_ln364_reg_279_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => or_ln364_reg_2791,
      D => idx35_fu_64_reg(4),
      Q => or_ln364_reg_279(4),
      R => '0'
    );
\or_ln364_reg_279_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => or_ln364_reg_2791,
      D => idx35_fu_64_reg(5),
      Q => or_ln364_reg_279(5),
      R => '0'
    );
\or_ln364_reg_279_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => or_ln364_reg_2791,
      D => idx35_fu_64_reg(6),
      Q => or_ln364_reg_279(6),
      R => '0'
    );
\or_ln364_reg_279_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => or_ln364_reg_2791,
      D => idx35_fu_64_reg(7),
      Q => or_ln364_reg_279(7),
      R => '0'
    );
\ram_reg_i_155__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFAFBFFFFFFFBFFF"
    )
        port map (
      I0 => \ram_reg_i_39__11\,
      I1 => grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_17_fu_148_ap_start_reg,
      I2 => trunc_ln374_reg_287,
      I3 => ap_CS_fsm_state10,
      I4 => ap_CS_fsm_state14,
      I5 => grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_15_fu_165_ap_start_reg,
      O => grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_17_fu_148_ap_start_reg_reg_0
    );
ram_reg_i_366: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => trunc_ln374_reg_287,
      I1 => ap_CS_fsm_state10,
      O => ram_reg_i_366_n_0
    );
ram_reg_i_367: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => trunc_ln374_reg_287,
      I1 => ap_CS_fsm_state14,
      O => ram_reg_i_367_n_0
    );
ram_reg_i_406: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0057"
    )
        port map (
      I0 => trunc_ln374_reg_287,
      I1 => ap_CS_fsm_state10,
      I2 => ap_CS_fsm_state14,
      I3 => ap_CS_fsm_state15,
      O => ram_reg_i_406_n_0
    );
ram_reg_i_515: unisim.vcomponents.LUT4
    generic map(
      INIT => X"222A"
    )
        port map (
      I0 => ap_CS_fsm_state15,
      I1 => trunc_ln374_reg_287,
      I2 => ap_CS_fsm_state10,
      I3 => ap_CS_fsm_state14,
      O => ram_reg_i_515_n_0
    );
\tmp_reg_291_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => or_ln364_reg_2791,
      D => tmp_fu_214_p3,
      Q => add_ln114_fu_804_p2(4),
      R => '0'
    );
\trunc_ln374_reg_287_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => or_ln364_reg_2791,
      D => zext_ln381_fu_230_p1(4),
      Q => trunc_ln374_reg_287,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia is
  port (
    ap_clk : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    s_axi_control_AWVALID : in STD_LOGIC;
    s_axi_control_AWREADY : out STD_LOGIC;
    s_axi_control_AWADDR : in STD_LOGIC_VECTOR ( 6 downto 0 );
    s_axi_control_WVALID : in STD_LOGIC;
    s_axi_control_WREADY : out STD_LOGIC;
    s_axi_control_WDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_control_WSTRB : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_control_ARVALID : in STD_LOGIC;
    s_axi_control_ARREADY : out STD_LOGIC;
    s_axi_control_ARADDR : in STD_LOGIC_VECTOR ( 6 downto 0 );
    s_axi_control_RVALID : out STD_LOGIC;
    s_axi_control_RREADY : in STD_LOGIC;
    s_axi_control_RDATA : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_control_RRESP : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_control_BVALID : out STD_LOGIC;
    s_axi_control_BREADY : in STD_LOGIC;
    s_axi_control_BRESP : out STD_LOGIC_VECTOR ( 1 downto 0 );
    interrupt : out STD_LOGIC
  );
  attribute C_S_AXI_CONTROL_ADDR_WIDTH : integer;
  attribute C_S_AXI_CONTROL_ADDR_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia : entity is 7;
  attribute C_S_AXI_CONTROL_DATA_WIDTH : integer;
  attribute C_S_AXI_CONTROL_DATA_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia : entity is 32;
  attribute C_S_AXI_CONTROL_WSTRB_WIDTH : integer;
  attribute C_S_AXI_CONTROL_WSTRB_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia : entity is 4;
  attribute C_S_AXI_DATA_WIDTH : integer;
  attribute C_S_AXI_DATA_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia : entity is 32;
  attribute C_S_AXI_WSTRB_WIDTH : integer;
  attribute C_S_AXI_WSTRB_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia : entity is 4;
  attribute ap_ST_fsm_state1 : string;
  attribute ap_ST_fsm_state1 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia : entity is "11'b00000000001";
  attribute ap_ST_fsm_state10 : string;
  attribute ap_ST_fsm_state10 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia : entity is "11'b01000000000";
  attribute ap_ST_fsm_state11 : string;
  attribute ap_ST_fsm_state11 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia : entity is "11'b10000000000";
  attribute ap_ST_fsm_state2 : string;
  attribute ap_ST_fsm_state2 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia : entity is "11'b00000000010";
  attribute ap_ST_fsm_state3 : string;
  attribute ap_ST_fsm_state3 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia : entity is "11'b00000000100";
  attribute ap_ST_fsm_state4 : string;
  attribute ap_ST_fsm_state4 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia : entity is "11'b00000001000";
  attribute ap_ST_fsm_state5 : string;
  attribute ap_ST_fsm_state5 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia : entity is "11'b00000010000";
  attribute ap_ST_fsm_state6 : string;
  attribute ap_ST_fsm_state6 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia : entity is "11'b00000100000";
  attribute ap_ST_fsm_state7 : string;
  attribute ap_ST_fsm_state7 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia : entity is "11'b00001000000";
  attribute ap_ST_fsm_state8 : string;
  attribute ap_ST_fsm_state8 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia : entity is "11'b00010000000";
  attribute ap_ST_fsm_state9 : string;
  attribute ap_ST_fsm_state9 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia : entity is "11'b00100000000";
  attribute hls_module : string;
  attribute hls_module of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia : entity is "yes";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia is
  signal \<const0>\ : STD_LOGIC;
  signal Clefia_dec_q0 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal Clefia_enc_address0 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal Clefia_enc_ce0 : STD_LOGIC;
  signal Clefia_enc_q0 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \ap_CS_fsm[9]_i_12_n_0\ : STD_LOGIC;
  signal \ap_CS_fsm[9]_i_15_n_0\ : STD_LOGIC;
  signal \ap_CS_fsm[9]_i_19_n_0\ : STD_LOGIC;
  signal ap_CS_fsm_state1 : STD_LOGIC;
  signal ap_CS_fsm_state10 : STD_LOGIC;
  signal ap_CS_fsm_state11 : STD_LOGIC;
  signal ap_CS_fsm_state18 : STD_LOGIC;
  signal ap_CS_fsm_state2 : STD_LOGIC;
  signal ap_CS_fsm_state3 : STD_LOGIC;
  signal ap_CS_fsm_state4 : STD_LOGIC;
  signal ap_CS_fsm_state5 : STD_LOGIC;
  signal ap_CS_fsm_state6 : STD_LOGIC;
  signal ap_CS_fsm_state7 : STD_LOGIC;
  signal ap_CS_fsm_state8 : STD_LOGIC;
  signal ap_CS_fsm_state9 : STD_LOGIC;
  signal ap_NS_fsm : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal ap_done : STD_LOGIC;
  signal ap_loop_init : STD_LOGIC;
  signal ap_rst_n_inv : STD_LOGIC;
  signal ap_start : STD_LOGIC;
  signal control_s_axi_U_n_0 : STD_LOGIC;
  signal control_s_axi_U_n_1 : STD_LOGIC;
  signal control_s_axi_U_n_10 : STD_LOGIC;
  signal control_s_axi_U_n_11 : STD_LOGIC;
  signal control_s_axi_U_n_2 : STD_LOGIC;
  signal control_s_axi_U_n_3 : STD_LOGIC;
  signal control_s_axi_U_n_48 : STD_LOGIC;
  signal control_s_axi_U_n_50 : STD_LOGIC;
  signal control_s_axi_U_n_51 : STD_LOGIC;
  signal control_s_axi_U_n_52 : STD_LOGIC;
  signal control_s_axi_U_n_53 : STD_LOGIC;
  signal control_s_axi_U_n_54 : STD_LOGIC;
  signal control_s_axi_U_n_6 : STD_LOGIC;
  signal control_s_axi_U_n_7 : STD_LOGIC;
  signal control_s_axi_U_n_8 : STD_LOGIC;
  signal control_s_axi_U_n_9 : STD_LOGIC;
  signal control_s_axi_U_n_95 : STD_LOGIC;
  signal control_s_axi_U_n_96 : STD_LOGIC;
  signal ct_address0 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal ct_ce0 : STD_LOGIC;
  signal ct_q0 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal fin_q0 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal fin_q0_0 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_230_1_fu_110/grp_ClefiaF0Xor_fu_406/grp_fu_305_p2\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal grp_ClefiaDecrypt_1_fu_212_Clefia_dec_address0 : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal grp_ClefiaDecrypt_1_fu_212_Clefia_dec_ce0 : STD_LOGIC;
  signal grp_ClefiaDecrypt_1_fu_212_Clefia_dec_d0 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal grp_ClefiaDecrypt_1_fu_212_ap_start_reg : STD_LOGIC;
  signal grp_ClefiaDecrypt_1_fu_212_ct_ce0 : STD_LOGIC;
  signal grp_ClefiaDecrypt_1_fu_212_n_16 : STD_LOGIC;
  signal grp_ClefiaDecrypt_1_fu_212_n_22 : STD_LOGIC;
  signal grp_ClefiaDecrypt_1_fu_212_n_31 : STD_LOGIC;
  signal grp_ClefiaDecrypt_1_fu_212_n_32 : STD_LOGIC;
  signal grp_ClefiaDecrypt_1_fu_212_n_34 : STD_LOGIC;
  signal grp_ClefiaDecrypt_1_fu_212_n_35 : STD_LOGIC;
  signal grp_ClefiaDecrypt_1_fu_212_n_36 : STD_LOGIC;
  signal grp_ClefiaDecrypt_1_fu_212_n_37 : STD_LOGIC;
  signal grp_ClefiaDecrypt_1_fu_212_n_38 : STD_LOGIC;
  signal grp_ClefiaDecrypt_1_fu_212_n_39 : STD_LOGIC;
  signal grp_ClefiaDecrypt_1_fu_212_n_40 : STD_LOGIC;
  signal grp_ClefiaDecrypt_1_fu_212_n_49 : STD_LOGIC;
  signal grp_ClefiaDecrypt_1_fu_212_n_52 : STD_LOGIC;
  signal grp_ClefiaDecrypt_1_fu_212_n_53 : STD_LOGIC;
  signal grp_ClefiaDecrypt_1_fu_212_rk_address0 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal grp_ClefiaDecrypt_1_fu_212_rk_address1 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal grp_ClefiaDecrypt_1_fu_212_rk_ce0 : STD_LOGIC;
  signal \grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_193_1_fu_108/grp_ClefiaF0Xor_fu_398/grp_fu_305_p2\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal grp_ClefiaEncrypt_1_fu_190_Clefia_enc_address0 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal grp_ClefiaEncrypt_1_fu_190_Clefia_enc_d0 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal grp_ClefiaEncrypt_1_fu_190_Clefia_enc_we0 : STD_LOGIC;
  signal grp_ClefiaEncrypt_1_fu_190_ap_start_reg : STD_LOGIC;
  signal grp_ClefiaEncrypt_1_fu_190_n_21 : STD_LOGIC;
  signal grp_ClefiaEncrypt_1_fu_190_n_33 : STD_LOGIC;
  signal grp_ClefiaEncrypt_1_fu_190_n_34 : STD_LOGIC;
  signal grp_ClefiaEncrypt_1_fu_190_n_35 : STD_LOGIC;
  signal grp_ClefiaEncrypt_1_fu_190_n_36 : STD_LOGIC;
  signal grp_ClefiaEncrypt_1_fu_190_n_37 : STD_LOGIC;
  signal grp_ClefiaEncrypt_1_fu_190_n_38 : STD_LOGIC;
  signal grp_ClefiaEncrypt_1_fu_190_n_39 : STD_LOGIC;
  signal grp_ClefiaEncrypt_1_fu_190_n_40 : STD_LOGIC;
  signal grp_ClefiaEncrypt_1_fu_190_n_41 : STD_LOGIC;
  signal grp_ClefiaEncrypt_1_fu_190_n_42 : STD_LOGIC;
  signal grp_ClefiaEncrypt_1_fu_190_n_48 : STD_LOGIC;
  signal grp_ClefiaEncrypt_1_fu_190_n_49 : STD_LOGIC;
  signal grp_ClefiaEncrypt_1_fu_190_n_50 : STD_LOGIC;
  signal grp_ClefiaEncrypt_1_fu_190_pt_address0 : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal grp_ClefiaEncrypt_1_fu_190_pt_ce0 : STD_LOGIC;
  signal grp_ClefiaEncrypt_1_fu_190_rk_address0 : STD_LOGIC_VECTOR ( 7 downto 4 );
  signal grp_ClefiaEncrypt_1_fu_190_rk_address1 : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal grp_ClefiaEncrypt_1_fu_190_rk_ce1 : STD_LOGIC;
  signal grp_ClefiaKeySet128_fu_176_ap_done : STD_LOGIC;
  signal grp_ClefiaKeySet128_fu_176_ap_ready : STD_LOGIC;
  signal grp_ClefiaKeySet128_fu_176_ap_start_reg : STD_LOGIC;
  signal grp_ClefiaKeySet128_fu_176_n_0 : STD_LOGIC;
  signal grp_ClefiaKeySet128_fu_176_n_1 : STD_LOGIC;
  signal grp_ClefiaKeySet128_fu_176_n_11 : STD_LOGIC;
  signal grp_ClefiaKeySet128_fu_176_n_12 : STD_LOGIC;
  signal grp_ClefiaKeySet128_fu_176_n_13 : STD_LOGIC;
  signal grp_ClefiaKeySet128_fu_176_n_14 : STD_LOGIC;
  signal grp_ClefiaKeySet128_fu_176_n_15 : STD_LOGIC;
  signal grp_ClefiaKeySet128_fu_176_n_16 : STD_LOGIC;
  signal grp_ClefiaKeySet128_fu_176_n_17 : STD_LOGIC;
  signal grp_ClefiaKeySet128_fu_176_n_2 : STD_LOGIC;
  signal grp_ClefiaKeySet128_fu_176_n_22 : STD_LOGIC;
  signal grp_ClefiaKeySet128_fu_176_rk_address0 : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal grp_ClefiaKeySet128_fu_176_rk_address1 : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal grp_ClefiaKeySet128_fu_176_rk_d1 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal grp_ClefiaKeySet128_fu_176_rk_we0 : STD_LOGIC;
  signal grp_ClefiaKeySet192_fu_162_ap_done : STD_LOGIC;
  signal grp_ClefiaKeySet192_fu_162_ap_ready : STD_LOGIC;
  signal grp_ClefiaKeySet192_fu_162_ap_start_reg : STD_LOGIC;
  signal grp_ClefiaKeySet192_fu_162_n_0 : STD_LOGIC;
  signal grp_ClefiaKeySet192_fu_162_n_1 : STD_LOGIC;
  signal grp_ClefiaKeySet192_fu_162_n_10 : STD_LOGIC;
  signal grp_ClefiaKeySet192_fu_162_n_12 : STD_LOGIC;
  signal grp_ClefiaKeySet192_fu_162_n_13 : STD_LOGIC;
  signal grp_ClefiaKeySet192_fu_162_n_14 : STD_LOGIC;
  signal grp_ClefiaKeySet192_fu_162_n_2 : STD_LOGIC;
  signal grp_ClefiaKeySet192_fu_162_n_22 : STD_LOGIC;
  signal grp_ClefiaKeySet192_fu_162_n_23 : STD_LOGIC;
  signal grp_ClefiaKeySet192_fu_162_n_24 : STD_LOGIC;
  signal grp_ClefiaKeySet192_fu_162_n_25 : STD_LOGIC;
  signal grp_ClefiaKeySet192_fu_162_n_3 : STD_LOGIC;
  signal grp_ClefiaKeySet192_fu_162_n_31 : STD_LOGIC;
  signal grp_ClefiaKeySet192_fu_162_n_32 : STD_LOGIC;
  signal grp_ClefiaKeySet192_fu_162_n_33 : STD_LOGIC;
  signal grp_ClefiaKeySet192_fu_162_n_34 : STD_LOGIC;
  signal grp_ClefiaKeySet192_fu_162_n_4 : STD_LOGIC;
  signal grp_ClefiaKeySet192_fu_162_n_5 : STD_LOGIC;
  signal grp_ClefiaKeySet192_fu_162_n_6 : STD_LOGIC;
  signal grp_ClefiaKeySet192_fu_162_n_7 : STD_LOGIC;
  signal grp_ClefiaKeySet192_fu_162_n_8 : STD_LOGIC;
  signal grp_ClefiaKeySet192_fu_162_n_9 : STD_LOGIC;
  signal grp_ClefiaKeySet192_fu_162_rk_address0 : STD_LOGIC_VECTOR ( 7 downto 4 );
  signal grp_ClefiaKeySet192_fu_162_rk_address1 : STD_LOGIC_VECTOR ( 7 downto 2 );
  signal grp_ClefiaKeySet192_fu_162_rk_ce0 : STD_LOGIC;
  signal grp_ClefiaKeySet192_fu_162_rk_ce1 : STD_LOGIC;
  signal \grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_15_fu_165/skey_q0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_15_fu_165/xor_ln124_fu_119_p2\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_17_fu_148/skey_q0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_17_fu_148/xor_ln124_fu_125_p2\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal grp_ClefiaKeySet256_fu_148_ap_done : STD_LOGIC;
  signal grp_ClefiaKeySet256_fu_148_ap_ready : STD_LOGIC;
  signal grp_ClefiaKeySet256_fu_148_ap_start_reg : STD_LOGIC;
  signal grp_ClefiaKeySet256_fu_148_n_1 : STD_LOGIC;
  signal grp_ClefiaKeySet256_fu_148_n_10 : STD_LOGIC;
  signal grp_ClefiaKeySet256_fu_148_n_11 : STD_LOGIC;
  signal grp_ClefiaKeySet256_fu_148_n_12 : STD_LOGIC;
  signal grp_ClefiaKeySet256_fu_148_n_13 : STD_LOGIC;
  signal grp_ClefiaKeySet256_fu_148_n_16 : STD_LOGIC;
  signal grp_ClefiaKeySet256_fu_148_n_17 : STD_LOGIC;
  signal grp_ClefiaKeySet256_fu_148_n_18 : STD_LOGIC;
  signal grp_ClefiaKeySet256_fu_148_n_19 : STD_LOGIC;
  signal grp_ClefiaKeySet256_fu_148_n_2 : STD_LOGIC;
  signal grp_ClefiaKeySet256_fu_148_n_20 : STD_LOGIC;
  signal grp_ClefiaKeySet256_fu_148_n_21 : STD_LOGIC;
  signal grp_ClefiaKeySet256_fu_148_n_22 : STD_LOGIC;
  signal grp_ClefiaKeySet256_fu_148_n_23 : STD_LOGIC;
  signal grp_ClefiaKeySet256_fu_148_n_24 : STD_LOGIC;
  signal grp_ClefiaKeySet256_fu_148_n_3 : STD_LOGIC;
  signal grp_ClefiaKeySet256_fu_148_n_6 : STD_LOGIC;
  signal grp_ClefiaKeySet256_fu_148_n_8 : STD_LOGIC;
  signal grp_ClefiaKeySet256_fu_148_n_9 : STD_LOGIC;
  signal grp_ClefiaKeySet256_fu_148_rk_address1 : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal grp_ClefiaKeySet256_fu_148_rk_ce0 : STD_LOGIC;
  signal grp_ClefiaKeySet256_fu_148_rk_d0 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal grp_clefia_Pipeline_VITIS_LOOP_116_1_fu_205_Clefia_enc_address0 : STD_LOGIC_VECTOR ( 3 to 3 );
  signal grp_clefia_Pipeline_VITIS_LOOP_116_1_fu_205_ap_start_reg : STD_LOGIC;
  signal grp_clefia_Pipeline_VITIS_LOOP_116_1_fu_205_ct_address0 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal grp_clefia_Pipeline_VITIS_LOOP_116_1_fu_205_ct_ce0 : STD_LOGIC;
  signal grp_clefia_Pipeline_VITIS_LOOP_116_1_fu_205_n_11 : STD_LOGIC;
  signal grp_clefia_Pipeline_VITIS_LOOP_116_1_fu_205_n_12 : STD_LOGIC;
  signal grp_clefia_Pipeline_VITIS_LOOP_116_1_fu_205_n_2 : STD_LOGIC;
  signal grp_clefia_Pipeline_VITIS_LOOP_116_1_fu_205_n_3 : STD_LOGIC;
  signal grp_clefia_Pipeline_VITIS_LOOP_116_1_fu_205_n_7 : STD_LOGIC;
  signal grp_clefia_Pipeline_VITIS_LOOP_116_1_fu_205_n_8 : STD_LOGIC;
  signal grp_fu_226_p2 : STD_LOGIC;
  signal grp_fu_232_p2 : STD_LOGIC;
  signal icmp_ln395_fu_238_p2 : STD_LOGIC;
  signal icmp_ln395_reg_250 : STD_LOGIC;
  signal icmp_ln398_reg_254 : STD_LOGIC;
  signal icmp_ln401_reg_258 : STD_LOGIC;
  signal int_Clefia_dec_be0 : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal key_bitlen : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal key_bitlen_read_reg_244 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal p_0_in : STD_LOGIC;
  signal p_2_in : STD_LOGIC;
  signal p_2_out : STD_LOGIC;
  signal pt_q0 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal r_1_reg_126 : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \r_reg_104_reg_n_0_[1]\ : STD_LOGIC;
  signal \r_reg_104_reg_n_0_[2]\ : STD_LOGIC;
  signal \r_reg_104_reg_n_0_[3]\ : STD_LOGIC;
  signal rk_U_n_32 : STD_LOGIC;
  signal rk_U_n_33 : STD_LOGIC;
  signal rk_U_n_34 : STD_LOGIC;
  signal rk_U_n_35 : STD_LOGIC;
  signal rk_U_n_36 : STD_LOGIC;
  signal rk_ce1 : STD_LOGIC;
  signal rk_d0 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal rk_q0 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal rk_q1 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal rk_we0 : STD_LOGIC;
  signal rk_we1 : STD_LOGIC;
  attribute FSM_ENCODING : string;
  attribute FSM_ENCODING of \ap_CS_fsm_reg[0]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[10]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[1]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[2]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[3]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[4]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[5]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[6]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[7]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[8]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[9]\ : label is "none";
begin
  s_axi_control_BRESP(1) <= \<const0>\;
  s_axi_control_BRESP(0) <= \<const0>\;
  s_axi_control_RRESP(1) <= \<const0>\;
  s_axi_control_RRESP(0) <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
\ap_CS_fsm[9]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000100"
    )
        port map (
      I0 => key_bitlen_read_reg_244(25),
      I1 => key_bitlen_read_reg_244(15),
      I2 => key_bitlen_read_reg_244(24),
      I3 => ap_CS_fsm_state6,
      I4 => key_bitlen_read_reg_244(0),
      I5 => key_bitlen_read_reg_244(26),
      O => \ap_CS_fsm[9]_i_12_n_0\
    );
\ap_CS_fsm[9]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFEFF"
    )
        port map (
      I0 => key_bitlen_read_reg_244(5),
      I1 => key_bitlen_read_reg_244(2),
      I2 => key_bitlen_read_reg_244(29),
      I3 => ap_CS_fsm_state6,
      I4 => key_bitlen_read_reg_244(27),
      I5 => key_bitlen_read_reg_244(31),
      O => \ap_CS_fsm[9]_i_15_n_0\
    );
\ap_CS_fsm[9]_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => key_bitlen_read_reg_244(19),
      I1 => key_bitlen_read_reg_244(16),
      I2 => key_bitlen_read_reg_244(17),
      I3 => key_bitlen_read_reg_244(20),
      I4 => key_bitlen_read_reg_244(18),
      I5 => key_bitlen_read_reg_244(23),
      O => \ap_CS_fsm[9]_i_19_n_0\
    );
\ap_CS_fsm_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(0),
      Q => ap_CS_fsm_state1,
      S => ap_rst_n_inv
    );
\ap_CS_fsm_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(10),
      Q => ap_CS_fsm_state11,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(1),
      Q => ap_CS_fsm_state2,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(2),
      Q => ap_CS_fsm_state3,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(3),
      Q => ap_CS_fsm_state4,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(4),
      Q => ap_CS_fsm_state5,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(5),
      Q => ap_CS_fsm_state6,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(6),
      Q => ap_CS_fsm_state7,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(7),
      Q => ap_CS_fsm_state8,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(8),
      Q => ap_CS_fsm_state9,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(9),
      Q => ap_CS_fsm_state10,
      R => ap_rst_n_inv
    );
control_s_axi_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_control_s_axi
     port map (
      ADDRBWRADDR(1 downto 0) => Clefia_enc_address0(3 downto 2),
      Clefia_dec_q0(7 downto 0) => Clefia_dec_q0(7 downto 0),
      Clefia_enc_ce0 => Clefia_enc_ce0,
      D(1) => ap_NS_fsm(9),
      D(0) => ap_NS_fsm(1),
      DIBDI(7 downto 0) => grp_ClefiaEncrypt_1_fu_190_Clefia_enc_d0(7 downto 0),
      Q(4) => ap_CS_fsm_state9,
      Q(3) => ap_CS_fsm_state7,
      Q(2) => ap_CS_fsm_state6,
      Q(1) => ap_CS_fsm_state2,
      Q(0) => ap_CS_fsm_state1,
      WEBWE(3) => p_2_out,
      WEBWE(2) => p_2_in,
      WEBWE(1) => grp_clefia_Pipeline_VITIS_LOOP_116_1_fu_205_n_11,
      WEBWE(0) => grp_clefia_Pipeline_VITIS_LOOP_116_1_fu_205_n_12,
      \ap_CS_fsm[9]_i_2__4_0\ => \ap_CS_fsm[9]_i_12_n_0\,
      \ap_CS_fsm[9]_i_2__4_1\(15) => key_bitlen_read_reg_244(30),
      \ap_CS_fsm[9]_i_2__4_1\(14) => key_bitlen_read_reg_244(28),
      \ap_CS_fsm[9]_i_2__4_1\(13 downto 12) => key_bitlen_read_reg_244(22 downto 21),
      \ap_CS_fsm[9]_i_2__4_1\(11 downto 3) => key_bitlen_read_reg_244(14 downto 6),
      \ap_CS_fsm[9]_i_2__4_1\(2 downto 1) => key_bitlen_read_reg_244(4 downto 3),
      \ap_CS_fsm[9]_i_2__4_1\(0) => key_bitlen_read_reg_244(1),
      \ap_CS_fsm[9]_i_2__4_2\ => \ap_CS_fsm[9]_i_15_n_0\,
      \ap_CS_fsm[9]_i_5_0\ => \ap_CS_fsm[9]_i_19_n_0\,
      \ap_CS_fsm_reg[0]\ => control_s_axi_U_n_52,
      \ap_CS_fsm_reg[1]\ => grp_ClefiaKeySet256_fu_148_n_6,
      \ap_CS_fsm_reg[8]\ => control_s_axi_U_n_6,
      \ap_CS_fsm_reg[8]_0\ => control_s_axi_U_n_7,
      \ap_CS_fsm_reg[8]_1\ => control_s_axi_U_n_8,
      ap_clk => ap_clk,
      ap_done => ap_done,
      ap_rst_n_inv => ap_rst_n_inv,
      ap_start => ap_start,
      ct_d0(7 downto 0) => Clefia_enc_q0(7 downto 0),
      grp_ClefiaDecrypt_1_fu_212_Clefia_dec_ce0 => grp_ClefiaDecrypt_1_fu_212_Clefia_dec_ce0,
      grp_ClefiaEncrypt_1_fu_190_pt_address0(1 downto 0) => grp_ClefiaEncrypt_1_fu_190_pt_address0(3 downto 2),
      grp_ClefiaEncrypt_1_fu_190_pt_ce0 => grp_ClefiaEncrypt_1_fu_190_pt_ce0,
      grp_ClefiaKeySet128_fu_176_ap_done => grp_ClefiaKeySet128_fu_176_ap_done,
      grp_ClefiaKeySet128_fu_176_ap_ready => grp_ClefiaKeySet128_fu_176_ap_ready,
      grp_ClefiaKeySet128_fu_176_ap_start_reg => grp_ClefiaKeySet128_fu_176_ap_start_reg,
      grp_ClefiaKeySet128_fu_176_ap_start_reg_reg => grp_clefia_Pipeline_VITIS_LOOP_116_1_fu_205_n_2,
      grp_ClefiaKeySet192_fu_162_ap_ready => grp_ClefiaKeySet192_fu_162_ap_ready,
      grp_ClefiaKeySet192_fu_162_ap_start_reg => grp_ClefiaKeySet192_fu_162_ap_start_reg,
      grp_ClefiaKeySet256_fu_148_ap_done => grp_ClefiaKeySet256_fu_148_ap_done,
      grp_ClefiaKeySet256_fu_148_ap_ready => grp_ClefiaKeySet256_fu_148_ap_ready,
      grp_ClefiaKeySet256_fu_148_ap_start_reg => grp_ClefiaKeySet256_fu_148_ap_start_reg,
      grp_ClefiaKeySet256_fu_148_ap_start_reg_reg => grp_clefia_Pipeline_VITIS_LOOP_116_1_fu_205_n_3,
      grp_fu_226_p2 => grp_fu_226_p2,
      grp_fu_232_p2 => grp_fu_232_p2,
      icmp_ln395_fu_238_p2 => icmp_ln395_fu_238_p2,
      icmp_ln398_reg_254 => icmp_ln398_reg_254,
      \icmp_ln398_reg_254_reg[0]\ => control_s_axi_U_n_53,
      icmp_ln401_reg_258 => icmp_ln401_reg_258,
      \icmp_ln401_reg_258_reg[0]\ => control_s_axi_U_n_54,
      \int_Clefia_dec_shift0_reg[0]_0\ => control_s_axi_U_n_3,
      \int_Clefia_dec_shift0_reg[0]_1\ => grp_ClefiaDecrypt_1_fu_212_n_31,
      \int_Clefia_dec_shift0_reg[1]_0\ => control_s_axi_U_n_2,
      \int_Clefia_dec_shift0_reg[1]_1\ => grp_ClefiaDecrypt_1_fu_212_n_32,
      \int_Clefia_enc_shift0_reg[0]_0\ => control_s_axi_U_n_96,
      \int_Clefia_enc_shift0_reg[0]_1\ => grp_ClefiaEncrypt_1_fu_190_n_50,
      \int_Clefia_enc_shift0_reg[1]_0\ => control_s_axi_U_n_95,
      \int_Clefia_enc_shift0_reg[1]_1\ => grp_ClefiaEncrypt_1_fu_190_n_49,
      int_ap_start_reg_0 => control_s_axi_U_n_9,
      int_ap_start_reg_1 => control_s_axi_U_n_11,
      int_ap_start_reg_2 => control_s_axi_U_n_48,
      int_ap_start_reg_3 => control_s_axi_U_n_50,
      int_ap_start_reg_4 => control_s_axi_U_n_51,
      \int_key_bitlen_reg[31]_0\(31 downto 0) => key_bitlen(31 downto 0),
      \int_pt_shift0_reg[0]_0\ => control_s_axi_U_n_1,
      \int_pt_shift0_reg[0]_1\ => grp_ClefiaEncrypt_1_fu_190_n_33,
      \int_pt_shift0_reg[1]_0\ => control_s_axi_U_n_0,
      \int_pt_shift0_reg[1]_1\ => grp_ClefiaEncrypt_1_fu_190_n_34,
      interrupt => interrupt,
      \key_bitlen_read_reg_244_reg[30]\ => control_s_axi_U_n_10,
      mem_reg(1 downto 0) => grp_ClefiaDecrypt_1_fu_212_Clefia_dec_address0(3 downto 2),
      mem_reg_0(7 downto 0) => grp_ClefiaDecrypt_1_fu_212_Clefia_dec_d0(7 downto 0),
      mem_reg_1(3 downto 2) => int_Clefia_dec_be0(3 downto 2),
      mem_reg_1(1) => grp_ClefiaDecrypt_1_fu_212_n_52,
      mem_reg_1(0) => grp_ClefiaDecrypt_1_fu_212_n_53,
      pt_q0(7 downto 0) => pt_q0(7 downto 0),
      r_1_reg_126(2 downto 0) => r_1_reg_126(3 downto 1),
      \r_1_reg_126_reg[3]\ => grp_ClefiaKeySet256_fu_148_n_8,
      \r_1_reg_126_reg[3]_0\ => grp_ClefiaKeySet192_fu_162_n_14,
      \r_reg_104_reg[1]\ => grp_ClefiaKeySet256_fu_148_n_2,
      \r_reg_104_reg[1]_0\ => grp_ClefiaKeySet256_fu_148_n_3,
      \r_reg_104_reg[1]_1\ => \r_reg_104_reg_n_0_[1]\,
      \r_reg_104_reg[3]\ => \r_reg_104_reg_n_0_[3]\,
      s_axi_control_ARADDR(6 downto 0) => s_axi_control_ARADDR(6 downto 0),
      s_axi_control_ARREADY => s_axi_control_ARREADY,
      s_axi_control_ARVALID => s_axi_control_ARVALID,
      s_axi_control_AWADDR(6 downto 0) => s_axi_control_AWADDR(6 downto 0),
      s_axi_control_AWREADY => s_axi_control_AWREADY,
      s_axi_control_AWVALID => s_axi_control_AWVALID,
      s_axi_control_BREADY => s_axi_control_BREADY,
      s_axi_control_BVALID => s_axi_control_BVALID,
      s_axi_control_RDATA(31 downto 0) => s_axi_control_RDATA(31 downto 0),
      s_axi_control_RREADY => s_axi_control_RREADY,
      s_axi_control_RVALID => s_axi_control_RVALID,
      s_axi_control_WDATA(31 downto 0) => s_axi_control_WDATA(31 downto 0),
      s_axi_control_WREADY => s_axi_control_WREADY,
      s_axi_control_WSTRB(3 downto 0) => s_axi_control_WSTRB(3 downto 0),
      s_axi_control_WVALID => s_axi_control_WVALID
    );
ct_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_ct_RAM_AUTO_1R1W
     port map (
      E(0) => ct_ce0,
      ap_clk => ap_clk,
      ct_address0(3 downto 0) => ct_address0(3 downto 0),
      ct_d0(7 downto 0) => Clefia_enc_q0(7 downto 0),
      p_0_in => p_0_in,
      q0(7 downto 0) => ct_q0(7 downto 0)
    );
grp_ClefiaDecrypt_1_fu_212: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_ClefiaDecrypt_1
     port map (
      ADDRARDADDR(1) => grp_ClefiaDecrypt_1_fu_212_n_39,
      ADDRARDADDR(0) => grp_ClefiaDecrypt_1_fu_212_n_40,
      ADDRBWRADDR(7 downto 0) => \grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_230_1_fu_110/grp_ClefiaF0Xor_fu_406/grp_fu_305_p2\(7 downto 0),
      \Clefia_dec_addr_reg_157_reg[2]\(1 downto 0) => grp_ClefiaDecrypt_1_fu_212_Clefia_dec_address0(3 downto 2),
      Clefia_dec_q0(7 downto 0) => Clefia_dec_q0(7 downto 0),
      D(1) => ap_NS_fsm(10),
      D(0) => ap_NS_fsm(0),
      DOADO(7 downto 0) => rk_q1(7 downto 0),
      DOBDO(7 downto 0) => fin_q0(7 downto 0),
      E(0) => ct_ce0,
      Q(4) => ap_CS_fsm_state11,
      Q(3) => ap_CS_fsm_state10,
      Q(2) => ap_CS_fsm_state6,
      Q(1) => ap_CS_fsm_state4,
      Q(0) => ap_CS_fsm_state1,
      \ap_CS_fsm_reg[10]_0\(4) => grp_ClefiaDecrypt_1_fu_212_n_34,
      \ap_CS_fsm_reg[10]_0\(3) => grp_ClefiaDecrypt_1_fu_212_n_35,
      \ap_CS_fsm_reg[10]_0\(2) => grp_ClefiaDecrypt_1_fu_212_n_36,
      \ap_CS_fsm_reg[10]_0\(1) => grp_ClefiaDecrypt_1_fu_212_n_37,
      \ap_CS_fsm_reg[10]_0\(0) => grp_ClefiaDecrypt_1_fu_212_n_38,
      \ap_CS_fsm_reg[15]_0\ => grp_ClefiaDecrypt_1_fu_212_n_16,
      \ap_CS_fsm_reg[17]_0\(1) => grp_ClefiaDecrypt_1_fu_212_rk_address0(3),
      \ap_CS_fsm_reg[17]_0\(0) => grp_ClefiaDecrypt_1_fu_212_rk_address0(0),
      \ap_CS_fsm_reg[17]_1\ => grp_ClefiaDecrypt_1_fu_212_n_22,
      \ap_CS_fsm_reg[17]_2\(3 downto 2) => int_Clefia_dec_be0(3 downto 2),
      \ap_CS_fsm_reg[17]_2\(1) => grp_ClefiaDecrypt_1_fu_212_n_52,
      \ap_CS_fsm_reg[17]_2\(0) => grp_ClefiaDecrypt_1_fu_212_n_53,
      ap_clk => ap_clk,
      ap_done => ap_done,
      ap_enable_reg_pp0_iter0_reg_reg(5) => grp_ClefiaDecrypt_1_fu_212_rk_address1(7),
      ap_enable_reg_pp0_iter0_reg_reg(4 downto 0) => grp_ClefiaDecrypt_1_fu_212_rk_address1(4 downto 0),
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      ap_start => ap_start,
      ct_address0(3 downto 0) => ct_address0(3 downto 0),
      grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_123_129_fu_145_ap_start_reg_reg_0 => grp_ClefiaDecrypt_1_fu_212_n_49,
      grp_ClefiaDecrypt_1_fu_212_Clefia_dec_ce0 => grp_ClefiaDecrypt_1_fu_212_Clefia_dec_ce0,
      grp_ClefiaDecrypt_1_fu_212_ap_start_reg => grp_ClefiaDecrypt_1_fu_212_ap_start_reg,
      grp_ClefiaDecrypt_1_fu_212_ct_ce0 => grp_ClefiaDecrypt_1_fu_212_ct_ce0,
      grp_ClefiaDecrypt_1_fu_212_rk_ce0 => grp_ClefiaDecrypt_1_fu_212_rk_ce0,
      grp_ClefiaEncrypt_1_fu_190_rk_address0(3 downto 0) => grp_ClefiaEncrypt_1_fu_190_rk_address0(7 downto 4),
      grp_ClefiaEncrypt_1_fu_190_rk_address1(1 downto 0) => grp_ClefiaEncrypt_1_fu_190_rk_address1(6 downto 5),
      grp_ClefiaEncrypt_1_fu_190_rk_ce1 => grp_ClefiaEncrypt_1_fu_190_rk_ce1,
      grp_ClefiaKeySet128_fu_176_rk_address0(0) => grp_ClefiaKeySet128_fu_176_rk_address0(4),
      grp_clefia_Pipeline_VITIS_LOOP_116_1_fu_205_ct_address0(3 downto 0) => grp_clefia_Pipeline_VITIS_LOOP_116_1_fu_205_ct_address0(3 downto 0),
      grp_clefia_Pipeline_VITIS_LOOP_116_1_fu_205_ct_ce0 => grp_clefia_Pipeline_VITIS_LOOP_116_1_fu_205_ct_ce0,
      \int_Clefia_dec_shift0_reg[0]\ => grp_ClefiaDecrypt_1_fu_212_n_31,
      \int_Clefia_dec_shift0_reg[0]_0\ => control_s_axi_U_n_3,
      \int_Clefia_dec_shift0_reg[1]\ => grp_ClefiaDecrypt_1_fu_212_n_32,
      \int_Clefia_dec_shift0_reg[1]_0\ => control_s_axi_U_n_2,
      mem_reg(7 downto 0) => rk_q0(7 downto 0),
      q0(7 downto 0) => ct_q0(7 downto 0),
      \q0_reg[7]\(7 downto 0) => grp_ClefiaDecrypt_1_fu_212_Clefia_dec_d0(7 downto 0),
      r_1_reg_126(2 downto 0) => r_1_reg_126(3 downto 1),
      ram_reg => rk_U_n_35,
      ram_reg_0 => grp_ClefiaKeySet128_fu_176_n_2,
      ram_reg_1 => grp_ClefiaKeySet128_fu_176_n_15,
      ram_reg_10 => grp_ClefiaKeySet256_fu_148_n_21,
      ram_reg_11 => grp_ClefiaKeySet128_fu_176_n_22,
      ram_reg_12 => grp_ClefiaKeySet192_fu_162_n_12,
      ram_reg_13 => grp_ClefiaKeySet128_fu_176_n_17,
      ram_reg_14 => grp_ClefiaKeySet256_fu_148_n_23,
      ram_reg_15(0) => ap_CS_fsm_state18,
      ram_reg_16 => grp_ClefiaEncrypt_1_fu_190_n_21,
      ram_reg_2 => grp_ClefiaKeySet256_fu_148_n_12,
      ram_reg_3 => rk_U_n_32,
      ram_reg_4 => grp_ClefiaKeySet256_fu_148_n_13,
      ram_reg_5 => grp_ClefiaKeySet128_fu_176_n_16,
      ram_reg_6 => grp_ClefiaKeySet256_fu_148_n_18,
      ram_reg_7 => grp_ClefiaKeySet128_fu_176_n_13,
      ram_reg_8 => grp_ClefiaKeySet256_fu_148_n_20,
      ram_reg_9 => grp_ClefiaKeySet128_fu_176_n_14,
      rk_ce1 => rk_ce1
    );
grp_ClefiaDecrypt_1_fu_212_ap_start_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => grp_ClefiaDecrypt_1_fu_212_n_49,
      Q => grp_ClefiaDecrypt_1_fu_212_ap_start_reg,
      R => ap_rst_n_inv
    );
grp_ClefiaEncrypt_1_fu_190: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_ClefiaEncrypt_1
     port map (
      ADDRARDADDR(1) => grp_ClefiaEncrypt_1_fu_190_n_37,
      ADDRARDADDR(0) => grp_ClefiaEncrypt_1_fu_190_n_38,
      ADDRBWRADDR(7 downto 0) => \grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_193_1_fu_108/grp_ClefiaF0Xor_fu_398/grp_fu_305_p2\(7 downto 0),
      Clefia_enc_address0(1 downto 0) => Clefia_enc_address0(1 downto 0),
      Clefia_enc_ce0 => Clefia_enc_ce0,
      D(1 downto 0) => ap_NS_fsm(4 downto 3),
      DIBDI(7 downto 0) => grp_ClefiaEncrypt_1_fu_190_Clefia_enc_d0(7 downto 0),
      DOADO(7 downto 0) => rk_q1(7 downto 0),
      DOBDO(7 downto 0) => fin_q0_0(7 downto 0),
      Q(0) => ap_CS_fsm_state18,
      \ap_CS_fsm_reg[10]_0\(1) => grp_ClefiaEncrypt_1_fu_190_n_35,
      \ap_CS_fsm_reg[10]_0\(0) => grp_ClefiaEncrypt_1_fu_190_n_36,
      \ap_CS_fsm_reg[10]_1\ => grp_ClefiaEncrypt_1_fu_190_n_39,
      \ap_CS_fsm_reg[10]_2\ => grp_ClefiaEncrypt_1_fu_190_n_41,
      \ap_CS_fsm_reg[10]_3\ => grp_ClefiaEncrypt_1_fu_190_n_42,
      \ap_CS_fsm_reg[3]_0\ => grp_ClefiaEncrypt_1_fu_190_n_40,
      \ap_CS_fsm_reg[5]_0\ => grp_ClefiaEncrypt_1_fu_190_n_21,
      \ap_CS_fsm_reg[5]_1\(1 downto 0) => Clefia_enc_address0(3 downto 2),
      ap_clk => ap_clk,
      ap_loop_init => ap_loop_init,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      ct_d0(7 downto 0) => Clefia_enc_q0(7 downto 0),
      grp_ClefiaDecrypt_1_fu_212_rk_ce0 => grp_ClefiaDecrypt_1_fu_212_rk_ce0,
      grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_123_123_fu_143_ap_start_reg_reg_0 => grp_ClefiaEncrypt_1_fu_190_n_48,
      grp_ClefiaEncrypt_1_fu_190_Clefia_enc_address0(1 downto 0) => grp_ClefiaEncrypt_1_fu_190_Clefia_enc_address0(1 downto 0),
      grp_ClefiaEncrypt_1_fu_190_Clefia_enc_we0 => grp_ClefiaEncrypt_1_fu_190_Clefia_enc_we0,
      grp_ClefiaEncrypt_1_fu_190_ap_start_reg => grp_ClefiaEncrypt_1_fu_190_ap_start_reg,
      grp_ClefiaEncrypt_1_fu_190_pt_ce0 => grp_ClefiaEncrypt_1_fu_190_pt_ce0,
      grp_ClefiaEncrypt_1_fu_190_rk_ce1 => grp_ClefiaEncrypt_1_fu_190_rk_ce1,
      grp_ClefiaKeySet128_fu_176_rk_address0(1) => grp_ClefiaKeySet128_fu_176_rk_address0(3),
      grp_ClefiaKeySet128_fu_176_rk_address0(0) => grp_ClefiaKeySet128_fu_176_rk_address0(0),
      grp_ClefiaKeySet128_fu_176_rk_address1(1) => grp_ClefiaKeySet128_fu_176_rk_address1(7),
      grp_ClefiaKeySet128_fu_176_rk_address1(0) => grp_ClefiaKeySet128_fu_176_rk_address1(4),
      grp_clefia_Pipeline_VITIS_LOOP_116_1_fu_205_Clefia_enc_address0(0) => grp_clefia_Pipeline_VITIS_LOOP_116_1_fu_205_Clefia_enc_address0(3),
      grp_clefia_Pipeline_VITIS_LOOP_116_1_fu_205_ap_start_reg => grp_clefia_Pipeline_VITIS_LOOP_116_1_fu_205_ap_start_reg,
      grp_clefia_Pipeline_VITIS_LOOP_116_1_fu_205_ap_start_reg_reg => grp_ClefiaEncrypt_1_fu_190_n_49,
      grp_clefia_Pipeline_VITIS_LOOP_116_1_fu_205_ap_start_reg_reg_0 => grp_ClefiaEncrypt_1_fu_190_n_50,
      \icmp_ln193_reg_172_reg[0]_0\(3 downto 0) => grp_ClefiaEncrypt_1_fu_190_rk_address0(7 downto 4),
      \int_Clefia_enc_shift0_reg[0]\ => control_s_axi_U_n_96,
      \int_Clefia_enc_shift0_reg[1]\ => control_s_axi_U_n_95,
      \int_pt_shift0_reg[0]\ => control_s_axi_U_n_1,
      \int_pt_shift0_reg[1]\ => control_s_axi_U_n_0,
      mem_reg(7 downto 0) => rk_q0(7 downto 0),
      mem_reg_0 => grp_clefia_Pipeline_VITIS_LOOP_116_1_fu_205_n_8,
      pt_q0(7 downto 0) => pt_q0(7 downto 0),
      ram_reg => rk_U_n_32,
      ram_reg_0(3) => ap_CS_fsm_state11,
      ram_reg_0(2) => ap_CS_fsm_state6,
      ram_reg_0(1) => ap_CS_fsm_state4,
      ram_reg_0(0) => ap_CS_fsm_state3,
      ram_reg_1 => grp_ClefiaKeySet256_fu_148_n_16,
      ram_reg_2 => grp_ClefiaKeySet256_fu_148_n_19,
      ram_reg_3 => grp_ClefiaKeySet256_fu_148_n_22,
      ram_reg_4 => grp_ClefiaKeySet192_fu_162_n_13,
      ram_reg_5(3) => grp_ClefiaDecrypt_1_fu_212_rk_address1(7),
      ram_reg_5(2 downto 1) => grp_ClefiaDecrypt_1_fu_212_rk_address1(4 downto 3),
      ram_reg_5(0) => grp_ClefiaDecrypt_1_fu_212_rk_address1(1),
      ram_reg_6(1) => grp_ClefiaDecrypt_1_fu_212_rk_address0(3),
      ram_reg_6(0) => grp_ClefiaDecrypt_1_fu_212_rk_address0(0),
      ram_reg_7 => grp_ClefiaDecrypt_1_fu_212_n_22,
      ram_reg_8 => grp_ClefiaDecrypt_1_fu_212_n_16,
      \rk_offset_read_reg_977_reg[6]\(3 downto 2) => grp_ClefiaEncrypt_1_fu_190_rk_address1(6 downto 5),
      \rk_offset_read_reg_977_reg[6]\(1) => grp_ClefiaEncrypt_1_fu_190_rk_address1(2),
      \rk_offset_read_reg_977_reg[6]\(0) => grp_ClefiaEncrypt_1_fu_190_rk_address1(0),
      \shl_ln_reg_176_reg[5]_0\ => \r_reg_104_reg_n_0_[2]\,
      \shl_ln_reg_176_reg[6]_0\ => \r_reg_104_reg_n_0_[3]\,
      \shl_ln_reg_176_reg[7]_0\ => \r_reg_104_reg_n_0_[1]\,
      \src_assign_fu_44_reg[0]\ => grp_ClefiaEncrypt_1_fu_190_n_33,
      \src_assign_fu_44_reg[1]\ => grp_ClefiaEncrypt_1_fu_190_n_34,
      \src_assign_fu_44_reg[3]\(1 downto 0) => grp_ClefiaEncrypt_1_fu_190_pt_address0(3 downto 2)
    );
grp_ClefiaEncrypt_1_fu_190_ap_start_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => grp_ClefiaEncrypt_1_fu_190_n_48,
      Q => grp_ClefiaEncrypt_1_fu_190_ap_start_reg,
      R => ap_rst_n_inv
    );
grp_ClefiaKeySet128_fu_176: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_ClefiaKeySet128
     port map (
      ADDRARDADDR(1) => grp_ClefiaKeySet128_fu_176_n_0,
      ADDRARDADDR(0) => grp_ClefiaKeySet128_fu_176_n_1,
      ADDRBWRADDR(0) => grp_ClefiaKeySet128_fu_176_n_12,
      D(0) => ap_NS_fsm(8),
      DIADI(7 downto 0) => grp_ClefiaKeySet128_fu_176_rk_d1(7 downto 0),
      DIBDI(7 downto 0) => rk_d0(7 downto 0),
      Q(2) => ap_CS_fsm_state11,
      Q(1) => ap_CS_fsm_state9,
      Q(0) => ap_CS_fsm_state4,
      WEA(0) => rk_we1,
      \ap_CS_fsm_reg[10]\ => grp_ClefiaKeySet128_fu_176_n_11,
      \ap_CS_fsm_reg[7]_0\ => grp_ClefiaKeySet128_fu_176_n_2,
      \ap_CS_fsm_reg[7]_1\ => grp_ClefiaKeySet128_fu_176_n_13,
      \ap_CS_fsm_reg[7]_2\ => grp_ClefiaKeySet128_fu_176_n_14,
      \ap_CS_fsm_reg[8]_0\ => grp_clefia_Pipeline_VITIS_LOOP_116_1_fu_205_n_2,
      \ap_CS_fsm_reg[9]_0\ => grp_ClefiaKeySet128_fu_176_n_15,
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      grp_ClefiaKeySet128_fu_176_ap_done => grp_ClefiaKeySet128_fu_176_ap_done,
      grp_ClefiaKeySet128_fu_176_ap_ready => grp_ClefiaKeySet128_fu_176_ap_ready,
      grp_ClefiaKeySet128_fu_176_ap_start_reg => grp_ClefiaKeySet128_fu_176_ap_start_reg,
      grp_ClefiaKeySet128_fu_176_rk_address0(2 downto 1) => grp_ClefiaKeySet128_fu_176_rk_address0(4 downto 3),
      grp_ClefiaKeySet128_fu_176_rk_address0(0) => grp_ClefiaKeySet128_fu_176_rk_address0(0),
      grp_ClefiaKeySet128_fu_176_rk_address1(3) => grp_ClefiaKeySet128_fu_176_rk_address1(7),
      grp_ClefiaKeySet128_fu_176_rk_address1(2 downto 1) => grp_ClefiaKeySet128_fu_176_rk_address1(4 downto 3),
      grp_ClefiaKeySet128_fu_176_rk_address1(0) => grp_ClefiaKeySet128_fu_176_rk_address1(1),
      grp_ClefiaKeySet128_fu_176_rk_we0 => grp_ClefiaKeySet128_fu_176_rk_we0,
      grp_ClefiaKeySet192_fu_162_rk_ce1 => grp_ClefiaKeySet192_fu_162_rk_ce1,
      \idx86_load_reg_120_reg[2]\ => grp_ClefiaKeySet128_fu_176_n_16,
      \or_ln300_reg_1573_reg[5]\ => grp_ClefiaKeySet128_fu_176_n_17,
      \or_ln300_reg_1573_reg[6]\ => grp_ClefiaKeySet128_fu_176_n_22,
      ram_reg => grp_ClefiaKeySet192_fu_162_n_0,
      ram_reg_0(1) => grp_ClefiaEncrypt_1_fu_190_rk_address1(2),
      ram_reg_0(0) => grp_ClefiaEncrypt_1_fu_190_rk_address1(0),
      ram_reg_1(1) => grp_ClefiaDecrypt_1_fu_212_rk_address1(2),
      ram_reg_1(0) => grp_ClefiaDecrypt_1_fu_212_rk_address1(0),
      ram_reg_10 => grp_ClefiaKeySet192_fu_162_n_6,
      ram_reg_11 => grp_ClefiaKeySet192_fu_162_n_7,
      ram_reg_12 => grp_ClefiaKeySet192_fu_162_n_8,
      ram_reg_13 => grp_ClefiaKeySet192_fu_162_n_9,
      ram_reg_14 => grp_ClefiaEncrypt_1_fu_190_n_39,
      ram_reg_15 => rk_U_n_35,
      ram_reg_16 => grp_ClefiaKeySet192_fu_162_n_10,
      ram_reg_17 => grp_ClefiaEncrypt_1_fu_190_n_40,
      ram_reg_18 => grp_ClefiaKeySet256_fu_148_n_17,
      ram_reg_2 => grp_ClefiaKeySet256_fu_148_n_10,
      ram_reg_3 => rk_U_n_32,
      ram_reg_4 => rk_U_n_34,
      ram_reg_5 => grp_ClefiaKeySet256_fu_148_n_11,
      ram_reg_6 => grp_ClefiaKeySet192_fu_162_n_2,
      ram_reg_7 => grp_ClefiaKeySet192_fu_162_n_3,
      ram_reg_8 => grp_ClefiaKeySet192_fu_162_n_4,
      ram_reg_9 => grp_ClefiaKeySet192_fu_162_n_5
    );
grp_ClefiaKeySet128_fu_176_ap_start_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => control_s_axi_U_n_52,
      Q => grp_ClefiaKeySet128_fu_176_ap_start_reg,
      R => ap_rst_n_inv
    );
grp_ClefiaKeySet192_fu_162: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_ClefiaKeySet192
     port map (
      ADDRARDADDR(0) => grp_ClefiaKeySet192_fu_162_n_1,
      D(0) => ap_NS_fsm(7),
      DOADO(7 downto 0) => rk_q1(7 downto 0),
      Q(0) => ap_CS_fsm_state8,
      \ap_CS_fsm_reg[13]_0\ => grp_ClefiaKeySet192_fu_162_n_0,
      \ap_CS_fsm_reg[13]_1\ => grp_ClefiaKeySet192_fu_162_n_12,
      \ap_CS_fsm_reg[13]_2\ => grp_ClefiaKeySet192_fu_162_n_13,
      \ap_CS_fsm_reg[14]_0\ => grp_ClefiaKeySet192_fu_162_n_25,
      \ap_CS_fsm_reg[7]_0\ => grp_ClefiaKeySet192_fu_162_n_2,
      \ap_CS_fsm_reg[7]_1\ => grp_ClefiaKeySet192_fu_162_n_3,
      \ap_CS_fsm_reg[7]_10\ => grp_clefia_Pipeline_VITIS_LOOP_116_1_fu_205_n_3,
      \ap_CS_fsm_reg[7]_2\ => grp_ClefiaKeySet192_fu_162_n_4,
      \ap_CS_fsm_reg[7]_3\ => grp_ClefiaKeySet192_fu_162_n_5,
      \ap_CS_fsm_reg[7]_4\ => grp_ClefiaKeySet192_fu_162_n_6,
      \ap_CS_fsm_reg[7]_5\ => grp_ClefiaKeySet192_fu_162_n_7,
      \ap_CS_fsm_reg[7]_6\ => grp_ClefiaKeySet192_fu_162_n_8,
      \ap_CS_fsm_reg[7]_7\ => grp_ClefiaKeySet192_fu_162_n_9,
      \ap_CS_fsm_reg[7]_8\ => grp_ClefiaKeySet192_fu_162_n_14,
      \ap_CS_fsm_reg[7]_9\ => grp_ClefiaKeySet192_fu_162_n_34,
      ap_clk => ap_clk,
      ap_enable_reg_pp0_iter2_reg => grp_ClefiaKeySet192_fu_162_n_10,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      grp_ClefiaKeySet128_fu_176_rk_address1(0) => grp_ClefiaKeySet128_fu_176_rk_address1(1),
      grp_ClefiaKeySet192_fu_162_ap_done => grp_ClefiaKeySet192_fu_162_ap_done,
      grp_ClefiaKeySet192_fu_162_ap_ready => grp_ClefiaKeySet192_fu_162_ap_ready,
      grp_ClefiaKeySet192_fu_162_ap_start_reg => grp_ClefiaKeySet192_fu_162_ap_start_reg,
      grp_ClefiaKeySet192_fu_162_rk_address0(3 downto 0) => grp_ClefiaKeySet192_fu_162_rk_address0(7 downto 4),
      grp_ClefiaKeySet192_fu_162_rk_address1(3) => grp_ClefiaKeySet192_fu_162_rk_address1(7),
      grp_ClefiaKeySet192_fu_162_rk_address1(2) => grp_ClefiaKeySet192_fu_162_rk_address1(5),
      grp_ClefiaKeySet192_fu_162_rk_address1(1 downto 0) => grp_ClefiaKeySet192_fu_162_rk_address1(3 downto 2),
      grp_ClefiaKeySet192_fu_162_rk_ce0 => grp_ClefiaKeySet192_fu_162_rk_ce0,
      grp_ClefiaKeySet192_fu_162_rk_ce1 => grp_ClefiaKeySet192_fu_162_rk_ce1,
      grp_ClefiaKeySet256_fu_148_rk_address1(2) => grp_ClefiaKeySet256_fu_148_rk_address1(6),
      grp_ClefiaKeySet256_fu_148_rk_address1(1) => grp_ClefiaKeySet256_fu_148_rk_address1(4),
      grp_ClefiaKeySet256_fu_148_rk_address1(0) => grp_ClefiaKeySet256_fu_148_rk_address1(0),
      grp_ClefiaKeySet256_fu_148_rk_ce0 => grp_ClefiaKeySet256_fu_148_rk_ce0,
      grp_ClefiaKeySet256_fu_148_rk_d0(7 downto 0) => grp_ClefiaKeySet256_fu_148_rk_d0(7 downto 0),
      grp_fu_226_p2 => grp_fu_226_p2,
      ram_reg => rk_U_n_34,
      ram_reg_0 => rk_U_n_32,
      ram_reg_1 => grp_ClefiaKeySet256_fu_148_n_9,
      ram_reg_2 => rk_U_n_35,
      ram_reg_3 => grp_ClefiaEncrypt_1_fu_190_n_41,
      ram_reg_4 => rk_U_n_36,
      \rk_addr_reg_141_pp0_iter1_reg_reg[0]\ => grp_ClefiaKeySet192_fu_162_n_22,
      \rk_addr_reg_141_pp0_iter1_reg_reg[1]\ => grp_ClefiaKeySet192_fu_162_n_23,
      \rk_addr_reg_141_pp0_iter1_reg_reg[2]\ => grp_ClefiaKeySet192_fu_162_n_24,
      \zext_ln121_reg_136_reg[0]\ => grp_ClefiaKeySet192_fu_162_n_31,
      \zext_ln121_reg_136_reg[1]\ => grp_ClefiaKeySet192_fu_162_n_32,
      \zext_ln121_reg_136_reg[2]\ => grp_ClefiaKeySet192_fu_162_n_33
    );
grp_ClefiaKeySet192_fu_162_ap_start_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => control_s_axi_U_n_51,
      Q => grp_ClefiaKeySet192_fu_162_ap_start_reg,
      R => ap_rst_n_inv
    );
grp_ClefiaKeySet256_fu_148: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_ClefiaKeySet256
     port map (
      ADDRARDADDR(0) => grp_ClefiaKeySet256_fu_148_n_24,
      D(1) => ap_NS_fsm(6),
      D(0) => ap_NS_fsm(2),
      Q(4) => ap_CS_fsm_state11,
      Q(3) => ap_CS_fsm_state9,
      Q(2) => ap_CS_fsm_state7,
      Q(1) => ap_CS_fsm_state4,
      Q(0) => ap_CS_fsm_state2,
      WEBWE(0) => rk_we0,
      \ap_CS_fsm_reg[13]_0\ => grp_ClefiaKeySet256_fu_148_n_9,
      \ap_CS_fsm_reg[13]_1\ => grp_ClefiaKeySet256_fu_148_n_10,
      \ap_CS_fsm_reg[13]_2\ => grp_ClefiaKeySet256_fu_148_n_22,
      \ap_CS_fsm_reg[13]_3\ => grp_ClefiaKeySet256_fu_148_n_23,
      \ap_CS_fsm_reg[14]_0\ => grp_ClefiaKeySet256_fu_148_n_16,
      \ap_CS_fsm_reg[14]_1\ => grp_ClefiaKeySet256_fu_148_n_17,
      \ap_CS_fsm_reg[14]_2\ => grp_ClefiaKeySet256_fu_148_n_18,
      \ap_CS_fsm_reg[1]_0\ => grp_ClefiaKeySet256_fu_148_n_2,
      \ap_CS_fsm_reg[1]_1\ => grp_ClefiaKeySet256_fu_148_n_3,
      \ap_CS_fsm_reg[6]_0\ => grp_ClefiaKeySet256_fu_148_n_8,
      \ap_CS_fsm_reg[6]_1\ => grp_clefia_Pipeline_VITIS_LOOP_116_1_fu_205_n_3,
      \ap_CS_fsm_reg[8]_0\ => grp_ClefiaKeySet256_fu_148_n_12,
      \ap_CS_fsm_reg[8]_1\ => grp_ClefiaKeySet256_fu_148_n_13,
      \ap_CS_fsm_reg[8]_2\ => grp_ClefiaKeySet256_fu_148_n_20,
      \ap_CS_fsm_reg[8]_3\ => grp_ClefiaKeySet256_fu_148_n_21,
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      grp_ClefiaKeySet128_fu_176_ap_done => grp_ClefiaKeySet128_fu_176_ap_done,
      grp_ClefiaKeySet128_fu_176_rk_address1(0) => grp_ClefiaKeySet128_fu_176_rk_address1(3),
      grp_ClefiaKeySet128_fu_176_rk_we0 => grp_ClefiaKeySet128_fu_176_rk_we0,
      grp_ClefiaKeySet192_fu_162_ap_done => grp_ClefiaKeySet192_fu_162_ap_done,
      grp_ClefiaKeySet192_fu_162_rk_address0(3 downto 0) => grp_ClefiaKeySet192_fu_162_rk_address0(7 downto 4),
      grp_ClefiaKeySet192_fu_162_rk_address1(3) => grp_ClefiaKeySet192_fu_162_rk_address1(7),
      grp_ClefiaKeySet192_fu_162_rk_address1(2) => grp_ClefiaKeySet192_fu_162_rk_address1(5),
      grp_ClefiaKeySet192_fu_162_rk_address1(1 downto 0) => grp_ClefiaKeySet192_fu_162_rk_address1(3 downto 2),
      grp_ClefiaKeySet192_fu_162_rk_ce0 => grp_ClefiaKeySet192_fu_162_rk_ce0,
      grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_17_fu_148_ap_start_reg_reg_0 => grp_ClefiaKeySet256_fu_148_n_11,
      grp_ClefiaKeySet256_fu_148_ap_done => grp_ClefiaKeySet256_fu_148_ap_done,
      grp_ClefiaKeySet256_fu_148_ap_ready => grp_ClefiaKeySet256_fu_148_ap_ready,
      grp_ClefiaKeySet256_fu_148_ap_start_reg => grp_ClefiaKeySet256_fu_148_ap_start_reg,
      grp_ClefiaKeySet256_fu_148_rk_address1(2) => grp_ClefiaKeySet256_fu_148_rk_address1(6),
      grp_ClefiaKeySet256_fu_148_rk_address1(1) => grp_ClefiaKeySet256_fu_148_rk_address1(4),
      grp_ClefiaKeySet256_fu_148_rk_address1(0) => grp_ClefiaKeySet256_fu_148_rk_address1(0),
      grp_ClefiaKeySet256_fu_148_rk_ce0 => grp_ClefiaKeySet256_fu_148_rk_ce0,
      grp_ClefiaKeySet256_fu_148_rk_d0(7 downto 0) => grp_ClefiaKeySet256_fu_148_rk_d0(7 downto 0),
      grp_fu_232_p2 => grp_fu_232_p2,
      icmp_ln395_reg_250 => icmp_ln395_reg_250,
      icmp_ln398_reg_254 => icmp_ln398_reg_254,
      icmp_ln401_reg_258 => icmp_ln401_reg_258,
      \icmp_ln401_reg_258_reg[0]\ => grp_ClefiaKeySet256_fu_148_n_6,
      \idx_i58_load_reg_151_reg[3]\ => grp_ClefiaKeySet256_fu_148_n_19,
      \q0_reg[7]\(7 downto 0) => \grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_17_fu_148/skey_q0\(7 downto 0),
      \q0_reg[7]_0\(7 downto 0) => \grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_15_fu_165/skey_q0\(7 downto 0),
      \r_reg_104_reg[2]\ => grp_ClefiaKeySet256_fu_148_n_1,
      \r_reg_104_reg[2]_0\ => control_s_axi_U_n_48,
      \r_reg_104_reg[2]_1\ => control_s_axi_U_n_10,
      \r_reg_104_reg[2]_2\ => \r_reg_104_reg_n_0_[2]\,
      ram_reg => rk_U_n_34,
      ram_reg_0 => rk_U_n_32,
      ram_reg_1 => rk_U_n_33,
      ram_reg_10 => grp_ClefiaEncrypt_1_fu_190_n_42,
      ram_reg_2 => grp_ClefiaKeySet192_fu_162_n_31,
      ram_reg_3 => grp_ClefiaKeySet192_fu_162_n_22,
      ram_reg_4 => grp_ClefiaKeySet192_fu_162_n_32,
      ram_reg_5 => grp_ClefiaKeySet192_fu_162_n_23,
      ram_reg_6 => grp_ClefiaKeySet192_fu_162_n_33,
      ram_reg_7 => grp_ClefiaKeySet192_fu_162_n_24,
      ram_reg_8 => grp_ClefiaKeySet192_fu_162_n_34,
      ram_reg_9 => grp_ClefiaKeySet192_fu_162_n_25,
      \ram_reg_i_39__11\ => rk_U_n_36,
      xor_ln124_fu_119_p2(7 downto 0) => \grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_15_fu_165/xor_ln124_fu_119_p2\(7 downto 0),
      xor_ln124_fu_125_p2(7 downto 0) => \grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_17_fu_148/xor_ln124_fu_125_p2\(7 downto 0)
    );
grp_ClefiaKeySet256_fu_148_ap_start_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => control_s_axi_U_n_50,
      Q => grp_ClefiaKeySet256_fu_148_ap_start_reg,
      R => ap_rst_n_inv
    );
grp_clefia_Pipeline_VITIS_LOOP_116_1_fu_205: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_clefia_Pipeline_VITIS_LOOP_116_1
     port map (
      Clefia_enc_address0(1 downto 0) => Clefia_enc_address0(1 downto 0),
      D(0) => ap_NS_fsm(5),
      Q(3) => ap_CS_fsm_state11,
      Q(2) => ap_CS_fsm_state6,
      Q(1) => ap_CS_fsm_state5,
      Q(0) => ap_CS_fsm_state4,
      WEBWE(3) => p_2_out,
      WEBWE(2) => p_2_in,
      WEBWE(1) => grp_clefia_Pipeline_VITIS_LOOP_116_1_fu_205_n_11,
      WEBWE(0) => grp_clefia_Pipeline_VITIS_LOOP_116_1_fu_205_n_12,
      ap_clk => ap_clk,
      ap_loop_init => ap_loop_init,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      grp_ClefiaDecrypt_1_fu_212_ct_ce0 => grp_ClefiaDecrypt_1_fu_212_ct_ce0,
      grp_ClefiaEncrypt_1_fu_190_Clefia_enc_address0(1 downto 0) => grp_ClefiaEncrypt_1_fu_190_Clefia_enc_address0(1 downto 0),
      grp_ClefiaEncrypt_1_fu_190_Clefia_enc_we0 => grp_ClefiaEncrypt_1_fu_190_Clefia_enc_we0,
      grp_clefia_Pipeline_VITIS_LOOP_116_1_fu_205_Clefia_enc_address0(0) => grp_clefia_Pipeline_VITIS_LOOP_116_1_fu_205_Clefia_enc_address0(3),
      grp_clefia_Pipeline_VITIS_LOOP_116_1_fu_205_ap_start_reg => grp_clefia_Pipeline_VITIS_LOOP_116_1_fu_205_ap_start_reg,
      grp_clefia_Pipeline_VITIS_LOOP_116_1_fu_205_ct_address0(3 downto 0) => grp_clefia_Pipeline_VITIS_LOOP_116_1_fu_205_ct_address0(3 downto 0),
      grp_clefia_Pipeline_VITIS_LOOP_116_1_fu_205_ct_ce0 => grp_clefia_Pipeline_VITIS_LOOP_116_1_fu_205_ct_ce0,
      icmp_ln395_reg_250 => icmp_ln395_reg_250,
      \icmp_ln395_reg_250_reg[0]\ => grp_clefia_Pipeline_VITIS_LOOP_116_1_fu_205_n_2,
      \icmp_ln395_reg_250_reg[0]_0\ => grp_clefia_Pipeline_VITIS_LOOP_116_1_fu_205_n_3,
      p_0_in => p_0_in,
      \src_assign_fu_44_reg[2]_0\ => grp_clefia_Pipeline_VITIS_LOOP_116_1_fu_205_n_7,
      \src_assign_fu_44_reg[2]_1\ => grp_clefia_Pipeline_VITIS_LOOP_116_1_fu_205_n_8
    );
grp_clefia_Pipeline_VITIS_LOOP_116_1_fu_205_ap_start_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => grp_clefia_Pipeline_VITIS_LOOP_116_1_fu_205_n_7,
      Q => grp_clefia_Pipeline_VITIS_LOOP_116_1_fu_205_ap_start_reg,
      R => ap_rst_n_inv
    );
\icmp_ln395_reg_250_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => icmp_ln395_fu_238_p2,
      Q => icmp_ln395_reg_250,
      R => '0'
    );
\icmp_ln398_reg_254_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => control_s_axi_U_n_53,
      Q => icmp_ln398_reg_254,
      R => '0'
    );
\icmp_ln401_reg_258_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => control_s_axi_U_n_54,
      Q => icmp_ln401_reg_258,
      R => '0'
    );
\key_bitlen_read_reg_244_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => key_bitlen(0),
      Q => key_bitlen_read_reg_244(0),
      R => '0'
    );
\key_bitlen_read_reg_244_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => key_bitlen(10),
      Q => key_bitlen_read_reg_244(10),
      R => '0'
    );
\key_bitlen_read_reg_244_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => key_bitlen(11),
      Q => key_bitlen_read_reg_244(11),
      R => '0'
    );
\key_bitlen_read_reg_244_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => key_bitlen(12),
      Q => key_bitlen_read_reg_244(12),
      R => '0'
    );
\key_bitlen_read_reg_244_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => key_bitlen(13),
      Q => key_bitlen_read_reg_244(13),
      R => '0'
    );
\key_bitlen_read_reg_244_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => key_bitlen(14),
      Q => key_bitlen_read_reg_244(14),
      R => '0'
    );
\key_bitlen_read_reg_244_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => key_bitlen(15),
      Q => key_bitlen_read_reg_244(15),
      R => '0'
    );
\key_bitlen_read_reg_244_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => key_bitlen(16),
      Q => key_bitlen_read_reg_244(16),
      R => '0'
    );
\key_bitlen_read_reg_244_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => key_bitlen(17),
      Q => key_bitlen_read_reg_244(17),
      R => '0'
    );
\key_bitlen_read_reg_244_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => key_bitlen(18),
      Q => key_bitlen_read_reg_244(18),
      R => '0'
    );
\key_bitlen_read_reg_244_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => key_bitlen(19),
      Q => key_bitlen_read_reg_244(19),
      R => '0'
    );
\key_bitlen_read_reg_244_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => key_bitlen(1),
      Q => key_bitlen_read_reg_244(1),
      R => '0'
    );
\key_bitlen_read_reg_244_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => key_bitlen(20),
      Q => key_bitlen_read_reg_244(20),
      R => '0'
    );
\key_bitlen_read_reg_244_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => key_bitlen(21),
      Q => key_bitlen_read_reg_244(21),
      R => '0'
    );
\key_bitlen_read_reg_244_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => key_bitlen(22),
      Q => key_bitlen_read_reg_244(22),
      R => '0'
    );
\key_bitlen_read_reg_244_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => key_bitlen(23),
      Q => key_bitlen_read_reg_244(23),
      R => '0'
    );
\key_bitlen_read_reg_244_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => key_bitlen(24),
      Q => key_bitlen_read_reg_244(24),
      R => '0'
    );
\key_bitlen_read_reg_244_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => key_bitlen(25),
      Q => key_bitlen_read_reg_244(25),
      R => '0'
    );
\key_bitlen_read_reg_244_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => key_bitlen(26),
      Q => key_bitlen_read_reg_244(26),
      R => '0'
    );
\key_bitlen_read_reg_244_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => key_bitlen(27),
      Q => key_bitlen_read_reg_244(27),
      R => '0'
    );
\key_bitlen_read_reg_244_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => key_bitlen(28),
      Q => key_bitlen_read_reg_244(28),
      R => '0'
    );
\key_bitlen_read_reg_244_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => key_bitlen(29),
      Q => key_bitlen_read_reg_244(29),
      R => '0'
    );
\key_bitlen_read_reg_244_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => key_bitlen(2),
      Q => key_bitlen_read_reg_244(2),
      R => '0'
    );
\key_bitlen_read_reg_244_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => key_bitlen(30),
      Q => key_bitlen_read_reg_244(30),
      R => '0'
    );
\key_bitlen_read_reg_244_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => key_bitlen(31),
      Q => key_bitlen_read_reg_244(31),
      R => '0'
    );
\key_bitlen_read_reg_244_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => key_bitlen(3),
      Q => key_bitlen_read_reg_244(3),
      R => '0'
    );
\key_bitlen_read_reg_244_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => key_bitlen(4),
      Q => key_bitlen_read_reg_244(4),
      R => '0'
    );
\key_bitlen_read_reg_244_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => key_bitlen(5),
      Q => key_bitlen_read_reg_244(5),
      R => '0'
    );
\key_bitlen_read_reg_244_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => key_bitlen(6),
      Q => key_bitlen_read_reg_244(6),
      R => '0'
    );
\key_bitlen_read_reg_244_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => key_bitlen(7),
      Q => key_bitlen_read_reg_244(7),
      R => '0'
    );
\key_bitlen_read_reg_244_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => key_bitlen(8),
      Q => key_bitlen_read_reg_244(8),
      R => '0'
    );
\key_bitlen_read_reg_244_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => key_bitlen(9),
      Q => key_bitlen_read_reg_244(9),
      R => '0'
    );
\r_1_reg_126_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => control_s_axi_U_n_7,
      Q => r_1_reg_126(1),
      R => '0'
    );
\r_1_reg_126_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => control_s_axi_U_n_8,
      Q => r_1_reg_126(2),
      R => '0'
    );
\r_1_reg_126_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => control_s_axi_U_n_6,
      Q => r_1_reg_126(3),
      R => '0'
    );
\r_reg_104_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => control_s_axi_U_n_9,
      Q => \r_reg_104_reg_n_0_[1]\,
      R => '0'
    );
\r_reg_104_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => grp_ClefiaKeySet256_fu_148_n_1,
      Q => \r_reg_104_reg_n_0_[2]\,
      R => '0'
    );
\r_reg_104_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => control_s_axi_U_n_11,
      Q => \r_reg_104_reg_n_0_[3]\,
      R => '0'
    );
rk_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia_rk_RAM_AUTO_1R1W
     port map (
      ADDRARDADDR(7) => grp_ClefiaEncrypt_1_fu_190_n_37,
      ADDRARDADDR(6) => grp_ClefiaDecrypt_1_fu_212_n_39,
      ADDRARDADDR(5) => grp_ClefiaDecrypt_1_fu_212_n_40,
      ADDRARDADDR(4) => grp_ClefiaEncrypt_1_fu_190_n_38,
      ADDRARDADDR(3) => grp_ClefiaKeySet256_fu_148_n_24,
      ADDRARDADDR(2) => grp_ClefiaKeySet128_fu_176_n_0,
      ADDRARDADDR(1) => grp_ClefiaKeySet192_fu_162_n_1,
      ADDRARDADDR(0) => grp_ClefiaKeySet128_fu_176_n_1,
      ADDRBWRADDR(7) => grp_ClefiaDecrypt_1_fu_212_n_34,
      ADDRBWRADDR(6) => grp_ClefiaDecrypt_1_fu_212_n_35,
      ADDRBWRADDR(5) => grp_ClefiaDecrypt_1_fu_212_n_36,
      ADDRBWRADDR(4) => grp_ClefiaDecrypt_1_fu_212_n_37,
      ADDRBWRADDR(3) => grp_ClefiaEncrypt_1_fu_190_n_35,
      ADDRBWRADDR(2) => grp_ClefiaDecrypt_1_fu_212_n_38,
      ADDRBWRADDR(1) => grp_ClefiaKeySet128_fu_176_n_12,
      ADDRBWRADDR(0) => grp_ClefiaEncrypt_1_fu_190_n_36,
      DIADI(7 downto 0) => grp_ClefiaKeySet128_fu_176_rk_d1(7 downto 0),
      DIBDI(7 downto 0) => rk_d0(7 downto 0),
      DOADO(7 downto 0) => rk_q1(7 downto 0),
      DOBDO(7 downto 0) => fin_q0_0(7 downto 0),
      Q(5) => ap_CS_fsm_state11,
      Q(4) => ap_CS_fsm_state9,
      Q(3) => ap_CS_fsm_state8,
      Q(2) => ap_CS_fsm_state7,
      Q(1) => ap_CS_fsm_state4,
      Q(0) => ap_CS_fsm_state2,
      WEA(0) => rk_we1,
      WEBWE(0) => rk_we0,
      \ap_CS_fsm_reg[1]\ => rk_U_n_33,
      \ap_CS_fsm_reg[3]\ => rk_U_n_35,
      \ap_CS_fsm_reg[6]\ => rk_U_n_36,
      \ap_CS_fsm_reg[7]\ => rk_U_n_34,
      \ap_CS_fsm_reg[8]\ => rk_U_n_32,
      ap_clk => ap_clk,
      icmp_ln395_reg_250 => icmp_ln395_reg_250,
      icmp_ln398_reg_254 => icmp_ln398_reg_254,
      icmp_ln401_reg_258 => icmp_ln401_reg_258,
      ram_reg_0(7 downto 0) => rk_q0(7 downto 0),
      ram_reg_1(7 downto 0) => \grp_ClefiaEncrypt_1_Pipeline_VITIS_LOOP_193_1_fu_108/grp_ClefiaF0Xor_fu_398/grp_fu_305_p2\(7 downto 0),
      ram_reg_2(7 downto 0) => \grp_ClefiaDecrypt_1_Pipeline_VITIS_LOOP_230_1_fu_110/grp_ClefiaF0Xor_fu_406/grp_fu_305_p2\(7 downto 0),
      ram_reg_3 => grp_ClefiaKeySet128_fu_176_n_11,
      reg_315_reg(7 downto 0) => fin_q0(7 downto 0),
      rk_ce1 => rk_ce1,
      xor_ln124_fu_119_p2(7 downto 0) => \grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_15_fu_165/xor_ln124_fu_119_p2\(7 downto 0),
      xor_ln124_fu_125_p2(7 downto 0) => \grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_17_fu_148/xor_ln124_fu_125_p2\(7 downto 0),
      \xor_ln124_reg_147_reg[7]\(7 downto 0) => \grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_15_fu_165/skey_q0\(7 downto 0),
      \xor_ln124_reg_153_reg[7]\(7 downto 0) => \grp_ClefiaKeySet256_Pipeline_VITIS_LOOP_123_17_fu_148/skey_q0\(7 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix is
  port (
    s_axi_control_AWADDR : in STD_LOGIC_VECTOR ( 6 downto 0 );
    s_axi_control_AWVALID : in STD_LOGIC;
    s_axi_control_AWREADY : out STD_LOGIC;
    s_axi_control_WDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_control_WSTRB : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_control_WVALID : in STD_LOGIC;
    s_axi_control_WREADY : out STD_LOGIC;
    s_axi_control_BRESP : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_control_BVALID : out STD_LOGIC;
    s_axi_control_BREADY : in STD_LOGIC;
    s_axi_control_ARADDR : in STD_LOGIC_VECTOR ( 6 downto 0 );
    s_axi_control_ARVALID : in STD_LOGIC;
    s_axi_control_ARREADY : out STD_LOGIC;
    s_axi_control_RDATA : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_control_RRESP : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_control_RVALID : out STD_LOGIC;
    s_axi_control_RREADY : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    interrupt : out STD_LOGIC
  );
  attribute NotValidForBitStream : boolean;
  attribute NotValidForBitStream of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is true;
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is "design_1_clefia_0_0,clefia,{}";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is "yes";
  attribute IP_DEFINITION_SOURCE : string;
  attribute IP_DEFINITION_SOURCE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is "HLS";
  attribute X_CORE_INFO : string;
  attribute X_CORE_INFO of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is "clefia,Vivado 2022.1";
  attribute hls_module : string;
  attribute hls_module of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is "yes";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix is
  signal \<const0>\ : STD_LOGIC;
  signal NLW_inst_s_axi_control_BRESP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_inst_s_axi_control_RRESP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute C_S_AXI_CONTROL_ADDR_WIDTH : integer;
  attribute C_S_AXI_CONTROL_ADDR_WIDTH of inst : label is 7;
  attribute C_S_AXI_CONTROL_DATA_WIDTH : integer;
  attribute C_S_AXI_CONTROL_DATA_WIDTH of inst : label is 32;
  attribute C_S_AXI_CONTROL_WSTRB_WIDTH : integer;
  attribute C_S_AXI_CONTROL_WSTRB_WIDTH of inst : label is 4;
  attribute C_S_AXI_DATA_WIDTH : integer;
  attribute C_S_AXI_DATA_WIDTH of inst : label is 32;
  attribute C_S_AXI_WSTRB_WIDTH : integer;
  attribute C_S_AXI_WSTRB_WIDTH of inst : label is 4;
  attribute SDX_KERNEL : string;
  attribute SDX_KERNEL of inst : label is "true";
  attribute SDX_KERNEL_SYNTH_INST : string;
  attribute SDX_KERNEL_SYNTH_INST of inst : label is "inst";
  attribute SDX_KERNEL_TYPE : string;
  attribute SDX_KERNEL_TYPE of inst : label is "hls";
  attribute ap_ST_fsm_state1 : string;
  attribute ap_ST_fsm_state1 of inst : label is "11'b00000000001";
  attribute ap_ST_fsm_state10 : string;
  attribute ap_ST_fsm_state10 of inst : label is "11'b01000000000";
  attribute ap_ST_fsm_state11 : string;
  attribute ap_ST_fsm_state11 of inst : label is "11'b10000000000";
  attribute ap_ST_fsm_state2 : string;
  attribute ap_ST_fsm_state2 of inst : label is "11'b00000000010";
  attribute ap_ST_fsm_state3 : string;
  attribute ap_ST_fsm_state3 of inst : label is "11'b00000000100";
  attribute ap_ST_fsm_state4 : string;
  attribute ap_ST_fsm_state4 of inst : label is "11'b00000001000";
  attribute ap_ST_fsm_state5 : string;
  attribute ap_ST_fsm_state5 of inst : label is "11'b00000010000";
  attribute ap_ST_fsm_state6 : string;
  attribute ap_ST_fsm_state6 of inst : label is "11'b00000100000";
  attribute ap_ST_fsm_state7 : string;
  attribute ap_ST_fsm_state7 of inst : label is "11'b00001000000";
  attribute ap_ST_fsm_state8 : string;
  attribute ap_ST_fsm_state8 of inst : label is "11'b00010000000";
  attribute ap_ST_fsm_state9 : string;
  attribute ap_ST_fsm_state9 of inst : label is "11'b00100000000";
  attribute X_INTERFACE_INFO : string;
  attribute X_INTERFACE_INFO of ap_clk : signal is "xilinx.com:signal:clock:1.0 ap_clk CLK";
  attribute X_INTERFACE_PARAMETER : string;
  attribute X_INTERFACE_PARAMETER of ap_clk : signal is "XIL_INTERFACENAME ap_clk, ASSOCIATED_BUSIF s_axi_control, ASSOCIATED_RESET ap_rst_n, FREQ_HZ 100000000, FREQ_TOLERANCE_HZ 0, PHASE 0.0, CLK_DOMAIN design_1_processing_system7_0_0_FCLK_CLK0, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of ap_rst_n : signal is "xilinx.com:signal:reset:1.0 ap_rst_n RST";
  attribute X_INTERFACE_PARAMETER of ap_rst_n : signal is "XIL_INTERFACENAME ap_rst_n, POLARITY ACTIVE_LOW, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of interrupt : signal is "xilinx.com:signal:interrupt:1.0 interrupt INTERRUPT";
  attribute X_INTERFACE_PARAMETER of interrupt : signal is "XIL_INTERFACENAME interrupt, SENSITIVITY LEVEL_HIGH, PortWidth 1";
  attribute X_INTERFACE_INFO of s_axi_control_ARREADY : signal is "xilinx.com:interface:aximm:1.0 s_axi_control ARREADY";
  attribute X_INTERFACE_INFO of s_axi_control_ARVALID : signal is "xilinx.com:interface:aximm:1.0 s_axi_control ARVALID";
  attribute X_INTERFACE_INFO of s_axi_control_AWREADY : signal is "xilinx.com:interface:aximm:1.0 s_axi_control AWREADY";
  attribute X_INTERFACE_INFO of s_axi_control_AWVALID : signal is "xilinx.com:interface:aximm:1.0 s_axi_control AWVALID";
  attribute X_INTERFACE_INFO of s_axi_control_BREADY : signal is "xilinx.com:interface:aximm:1.0 s_axi_control BREADY";
  attribute X_INTERFACE_INFO of s_axi_control_BVALID : signal is "xilinx.com:interface:aximm:1.0 s_axi_control BVALID";
  attribute X_INTERFACE_INFO of s_axi_control_RREADY : signal is "xilinx.com:interface:aximm:1.0 s_axi_control RREADY";
  attribute X_INTERFACE_PARAMETER of s_axi_control_RREADY : signal is "XIL_INTERFACENAME s_axi_control, ADDR_WIDTH 7, DATA_WIDTH 32, PROTOCOL AXI4LITE, READ_WRITE_MODE READ_WRITE, FREQ_HZ 100000000, ID_WIDTH 0, AWUSER_WIDTH 0, ARUSER_WIDTH 0, WUSER_WIDTH 0, RUSER_WIDTH 0, BUSER_WIDTH 0, HAS_BURST 0, HAS_LOCK 0, HAS_PROT 0, HAS_CACHE 0, HAS_QOS 0, HAS_REGION 0, HAS_WSTRB 1, HAS_BRESP 1, HAS_RRESP 1, SUPPORTS_NARROW_BURST 0, NUM_READ_OUTSTANDING 1, NUM_WRITE_OUTSTANDING 1, MAX_BURST_LENGTH 1, PHASE 0.0, CLK_DOMAIN design_1_processing_system7_0_0_FCLK_CLK0, NUM_READ_THREADS 4, NUM_WRITE_THREADS 4, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of s_axi_control_RVALID : signal is "xilinx.com:interface:aximm:1.0 s_axi_control RVALID";
  attribute X_INTERFACE_INFO of s_axi_control_WREADY : signal is "xilinx.com:interface:aximm:1.0 s_axi_control WREADY";
  attribute X_INTERFACE_INFO of s_axi_control_WVALID : signal is "xilinx.com:interface:aximm:1.0 s_axi_control WVALID";
  attribute X_INTERFACE_INFO of s_axi_control_ARADDR : signal is "xilinx.com:interface:aximm:1.0 s_axi_control ARADDR";
  attribute X_INTERFACE_INFO of s_axi_control_AWADDR : signal is "xilinx.com:interface:aximm:1.0 s_axi_control AWADDR";
  attribute X_INTERFACE_INFO of s_axi_control_BRESP : signal is "xilinx.com:interface:aximm:1.0 s_axi_control BRESP";
  attribute X_INTERFACE_INFO of s_axi_control_RDATA : signal is "xilinx.com:interface:aximm:1.0 s_axi_control RDATA";
  attribute X_INTERFACE_INFO of s_axi_control_RRESP : signal is "xilinx.com:interface:aximm:1.0 s_axi_control RRESP";
  attribute X_INTERFACE_INFO of s_axi_control_WDATA : signal is "xilinx.com:interface:aximm:1.0 s_axi_control WDATA";
  attribute X_INTERFACE_INFO of s_axi_control_WSTRB : signal is "xilinx.com:interface:aximm:1.0 s_axi_control WSTRB";
begin
  s_axi_control_BRESP(1) <= \<const0>\;
  s_axi_control_BRESP(0) <= \<const0>\;
  s_axi_control_RRESP(1) <= \<const0>\;
  s_axi_control_RRESP(0) <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
inst: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_clefia
     port map (
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      interrupt => interrupt,
      s_axi_control_ARADDR(6 downto 0) => s_axi_control_ARADDR(6 downto 0),
      s_axi_control_ARREADY => s_axi_control_ARREADY,
      s_axi_control_ARVALID => s_axi_control_ARVALID,
      s_axi_control_AWADDR(6 downto 0) => s_axi_control_AWADDR(6 downto 0),
      s_axi_control_AWREADY => s_axi_control_AWREADY,
      s_axi_control_AWVALID => s_axi_control_AWVALID,
      s_axi_control_BREADY => s_axi_control_BREADY,
      s_axi_control_BRESP(1 downto 0) => NLW_inst_s_axi_control_BRESP_UNCONNECTED(1 downto 0),
      s_axi_control_BVALID => s_axi_control_BVALID,
      s_axi_control_RDATA(31 downto 0) => s_axi_control_RDATA(31 downto 0),
      s_axi_control_RREADY => s_axi_control_RREADY,
      s_axi_control_RRESP(1 downto 0) => NLW_inst_s_axi_control_RRESP_UNCONNECTED(1 downto 0),
      s_axi_control_RVALID => s_axi_control_RVALID,
      s_axi_control_WDATA(31 downto 0) => s_axi_control_WDATA(31 downto 0),
      s_axi_control_WREADY => s_axi_control_WREADY,
      s_axi_control_WSTRB(3 downto 0) => s_axi_control_WSTRB(3 downto 0),
      s_axi_control_WVALID => s_axi_control_WVALID
    );
end STRUCTURE;
