// AUTOMATICALLY GENERATED FROM ARC DATA BASE !!! 

// Generate an ISA containing the instructions specified. 
///////////////////////////////////////////////////////// 
// The instructions are listed by category. The different 
// categories of instructions are:
// 
//   1. DU instructions 
//   2. AU instructions 
//   3. Intrinsic instructions 
// Following must be declared, back end needs them: 
//   4. Simulated instructions 
//   5. Dummy instructions 
// 
// Within each category, the instructions are in alphabetical order.
// This arrangement of instructions matches the order in the ISA manual.
/////////////////////////////////////


#include <stddef.h>
#include "isa_gen.h"


main ()
{
  ISA_Create ("st100", 
		 "GP16_ADDBA_G0T_ARL_ARH_P3",
		 "GP16_ADDBA_G0T_ARL_ARL_P3",
		 "GP16_ADDBA_G0T_ARL_ARL_U4",
		 "GP16_ADDBA_G0T_ARL_P15_U7",
		 "GP16_ADDHA_G0T_ARL_ARH_P3",
		 "GP16_ADDHA_G0T_ARL_ARL_P3",
		 "GP16_ADDU_G0T_DRL_DRL_DRL",
		 "GP16_ADDWA_G0T_ARL_ARH_P3",
		 "GP16_ADDWA_G0T_ARL_ARL_P3",
		 "GP16_AND_G0T_DRL_DRL",
		 "GP16_AND_G0T_DRL_U5",
		 "GP16_BARRIER",
		 "GP16_BCLR_G0T_DRL_DRL",
		 "GP16_BKP",
		 "GP16_BKPNXT_G0T",
		 "GP16_BKP_G0F",
		 "GP16_BKP_G0T",
		 "GP16_BNOT_G0T_DRL_DRL",
		 "GP16_BRANCH",
		 "GP16_BRANCH_G0F",
		 "GP16_BSET_G0T_DRL_DRL",
		 "GP16_CALLPR_G0T_U9",
		 "GP16_CALL_G0T_S9",
		 "GP16_COPYA_G0T_ARL_DRL",
		 "GP16_COPYD_G0T_DRL_ARL",
		 "GP16_DECBA_G0T_ARL_ARL",
		 "GP16_DECU_G0T_DRL_U5",
		 "GP16_DECWA_G0T_P15_ARL",
		 "GP16_DECWA_G0T_P15_U8",
		 "GP16_EQA_G0_ARL_ARL",
		 "GP16_EQW_G0_DRL_DRL",
		 "GP16_EQW_G0_DRL_U5",
		 "GP16_EXTB_G0T_DRL_DRL",
		 "GP16_EXTH_G0T_DRL_DRL",
		 "GP16_EXTUB_G0T_DRL_DRL",
		 "GP16_EXTUH_G0T_DRL_DRL",
		 "GP16_EXTUW_G0T_DRL_DRL",
		 "GP16_EXTW_G0T_DRL_DRL",
		 "GP16_FA_G0_ARL",
		 "GP16_FBPOS_G0_DRL_DRL",
		 "GP16_FWAND_G0_DRL_DRL",
		 "GP16_FWOR_G0_DRL_DRL",
		 "GP16_GEA_G0_ARL_ARL",
		 "GP16_GEUW_G0_DRL_DRL",
		 "GP16_GEUW_G0_DRL_U5",
		 "GP16_GEW_G0_DRL_DRL",
		 "GP16_GEW_G0_DRL_U5",
		 "GP16_GOTO_G0F_S9",
		 "GP16_GOTO_S11",
		 "GP16_GP32MD",
		 "GP16_GP32NXT",
		 "GP16_GTA_G0_ARL_ARL",
		 "GP16_GTUW_G0_DRL_DRL",
		 "GP16_GTUW_G0_DRL_U5",
		 "GP16_GTW_G0_DRL_DRL",
		 "GP16_GTW_G0_DRL_U5",
		 "GP16_INCBA_G0T_ARL_ARL",
		 "GP16_INCU_G0T_DRL_U5",
		 "GP16_INCWA_G0T_P15_ARL",
		 "GP16_INCWA_G0T_P15_U8",
		 "GP16_JUMP",
		 "GP16_LAW_G0T_ARL_ARH_P_P3",
		 "GP16_LAW_G0T_ARL_ARL_P_P3",
		 "GP16_LAW_G0T_ARL_ARL_P_U4",
		 "GP16_LAW_G0T_ARL_MQ_P15",
		 "GP16_LAW_G0T_ARL_P13_PR_U5",
		 "GP16_LAW_G0T_ARL_P13_P_U8",
		 "GP16_LAW_G0T_ARL_P15_P_U6",
		 "GP16_LAW_G0T_ARL_P15_QP",
		 "GP16_LDB_G0T_DRL_ARH_P_P3",
		 "GP16_LDB_G0T_DRL_ARL_P_P3",
		 "GP16_LDB_G0T_DRL_ARL_P_U4",
		 "GP16_LDB_G0T_DRL_MQ_P15",
		 "GP16_LDB_G0T_DRL_P13_PR_U5",
		 "GP16_LDB_G0T_DRL_P13_P_U8",
		 "GP16_LDB_G0T_DRL_P15_P_U6",
		 "GP16_LDB_G0T_DRL_P15_QP",
		 "GP16_LDH_G0T_DRL_ARH_P_P3",
		 "GP16_LDH_G0T_DRL_ARL_P_P3",
		 "GP16_LDH_G0T_DRL_ARL_P_U4",
		 "GP16_LDH_G0T_DRL_MQ_P15",
		 "GP16_LDH_G0T_DRL_P13_PR_U5",
		 "GP16_LDH_G0T_DRL_P13_P_U8",
		 "GP16_LDH_G0T_DRL_P15_P_U6",
		 "GP16_LDH_G0T_DRL_P15_QP",
		 "GP16_LDUB_G0T_DRL_ARH_P_P3",
		 "GP16_LDUB_G0T_DRL_ARL_P_P3",
		 "GP16_LDUB_G0T_DRL_ARL_P_U4",
		 "GP16_LDUB_G0T_DRL_MQ_P15",
		 "GP16_LDUB_G0T_DRL_P13_PR_U5",
		 "GP16_LDUB_G0T_DRL_P13_P_U8",
		 "GP16_LDUB_G0T_DRL_P15_P_U6",
		 "GP16_LDUB_G0T_DRL_P15_QP",
		 "GP16_LDUH_G0T_DRL_ARH_P_P3",
		 "GP16_LDUH_G0T_DRL_ARL_P_P3",
		 "GP16_LDUH_G0T_DRL_ARL_P_U4",
		 "GP16_LDUH_G0T_DRL_MQ_P15",
		 "GP16_LDUH_G0T_DRL_P13_PR_U5",
		 "GP16_LDUH_G0T_DRL_P13_P_U8",
		 "GP16_LDUH_G0T_DRL_P15_P_U6",
		 "GP16_LDUH_G0T_DRL_P15_QP",
		 "GP16_LDUW_G0T_DRL_ARH_P_P3",
		 "GP16_LDUW_G0T_DRL_ARL_P_P3",
		 "GP16_LDUW_G0T_DRL_ARL_P_U4",
		 "GP16_LDUW_G0T_DRL_MQ_P15",
		 "GP16_LDUW_G0T_DRL_P13_PR_U5",
		 "GP16_LDUW_G0T_DRL_P13_P_U8",
		 "GP16_LDUW_G0T_DRL_P15_P_U6",
		 "GP16_LDUW_G0T_DRL_P15_QP",
		 "GP16_LEUW_G0_DRL_U5",
		 "GP16_LEW_G0_DRL_U5",
		 "GP16_LINK_G0T",
		 "GP16_LTUW_G0_DRL_U5",
		 "GP16_LTW_G0_DRL_U5",
		 "GP16_MAKEBA_G0T_AR_U32",
		 "GP16_MAKEB_G0T_DR_S32",
		 "GP16_MAKEK_G0T_DR_S40",
		 "GP16_MAKEPR_S11",
		 "GP16_MAKESR_G0T_S11",
		 "GP16_MAKE_G0T_DRL_S7",
		 "GP16_MOREPR_U10",
		 "GP16_MORESR_G0T_U10",
		 "GP16_MOVEA_G0T_ARH_ARL",
		 "GP16_MOVEA_G0T_ARL_ARH",
		 "GP16_MOVEA_G0T_ARL_ARL",
		 "GP16_MOVE_G0T_DRH_DRL",
		 "GP16_MOVE_G0T_DRL_DRH",
		 "GP16_MOVE_G0T_DRL_DRL",
		 "GP16_MPSSLL_G0T_DRL_DRL",
		 "GP16_MPSUHL_G0T_DRL_DRL",
		 "GP16_MPUUHL_G0T_DRL_DRL",
		 "GP16_MPUULL_G0T_DRL_DRL",
		 "GP16_NEA_G0_ARL_ARL",
		 "GP16_NEGU_G0T_DRL_DRL",
		 "GP16_NEW_G0_DRL_DRL",
		 "GP16_NEW_G0_DRL_U5",
		 "GP16_NOP",
		 "GP16_NOTG_G0",
		 "GP16_NOT_G0T_DRL_DRL",
		 "GP16_OR_G0T_DRL_DRL",
		 "GP16_POPRTS_RSET",
		 "GP16_POPRTS_U5",
		 "GP16_POP_RSET",
		 "GP16_POP_U5",
		 "GP16_PUSH_RSET",
		 "GP16_PUSH_U5",
		 "GP16_ROTLW_G0T_DRL_DRL",
		 "GP16_ROTRW_G0T_DRL_DRL",
		 "GP16_RTS",
		 "GP16_SAW_G0T_ARH_P_P3_ARL",
		 "GP16_SAW_G0T_ARL_P_P3_ARL",
		 "GP16_SAW_G0T_ARL_P_U4_ARL",
		 "GP16_SAW_G0T_MQ_P15_ARL",
		 "GP16_SAW_G0T_P13_PR_U5_ARL",
		 "GP16_SAW_G0T_P13_P_U8_ARL",
		 "GP16_SAW_G0T_P15_P_U6_ARL",
		 "GP16_SAW_G0T_P15_QP_ARL",
		 "GP16_SDB_G0T_ARH_P_P3_DRL",
		 "GP16_SDB_G0T_ARL_P_P3_DRL",
		 "GP16_SDB_G0T_ARL_P_U4_DRL",
		 "GP16_SDB_G0T_MQ_P15_DRL",
		 "GP16_SDB_G0T_P13_PR_U5_DRL",
		 "GP16_SDB_G0T_P13_P_U8_DRL",
		 "GP16_SDB_G0T_P15_P_U6_DRL",
		 "GP16_SDB_G0T_P15_QP_DRL",
		 "GP16_SDH_G0T_ARH_P_P3_DRL",
		 "GP16_SDH_G0T_ARL_P_P3_DRL",
		 "GP16_SDH_G0T_ARL_P_U4_DRL",
		 "GP16_SDH_G0T_MQ_P15_DRL",
		 "GP16_SDH_G0T_P13_PR_U5_DRL",
		 "GP16_SDH_G0T_P13_P_U8_DRL",
		 "GP16_SDH_G0T_P15_P_U6_DRL",
		 "GP16_SDH_G0T_P15_QP_DRL",
		 "GP16_SDW_G0T_ARH_P_P3_DRL",
		 "GP16_SDW_G0T_ARL_P_P3_DRL",
		 "GP16_SDW_G0T_ARL_P_U4_DRL",
		 "GP16_SDW_G0T_MQ_P15_DRL",
		 "GP16_SDW_G0T_P13_PR_U5_DRL",
		 "GP16_SDW_G0T_P13_P_U8_DRL",
		 "GP16_SDW_G0T_P15_P_U6_DRL",
		 "GP16_SDW_G0T_P15_QP_DRL",
		 "GP16_SETG_G0",
		 "GP16_SHLU32_G0T_DRL",
		 "GP16_SHLU_G0T_DRL_DRL",
		 "GP16_SHLU_G0T_DRL_U5",
		 "GP16_SHR16_G0T_DRL",
		 "GP16_SHR32_G0T_DRL",
		 "GP16_SHRUW_G0T_DRL_DRL",
		 "GP16_SHRUW_G0T_DRL_U5",
		 "GP16_SHRW_G0T_DRL_DRL",
		 "GP16_SHRW_G0T_DRL_U5",
		 "GP16_SUBBA_G0T_ARL_ARL_U4",
		 "GP16_SUBU_G0T_DRL_DRL_DRL",
		 "GP16_TA_G0_ARL",
		 "GP16_TBPOS_G0_DRL_DRL",
		 "GP16_TRAP_U4",
		 "GP16_TWAND_G0_DRL_DRL",
		 "GP16_TWOR_G0_DRL_DRL",
		 "GP16_XOR_G0T_DRL_DRL",
		 "GP32_ADDBA_GT_AR_AR_AR",
		 "GP32_ADDBA_GT_AR_AR_U9",
		 "GP32_ADDBA_GT_AR_P13_U15",
		 "GP32_ADDBA_GT_MD_AR_AR_AR",
		 "GP32_ADDBA_GT_MD_AR_AR_U5",
		 "GP32_ADDCP_GT_DR_DR_DR",
		 "GP32_ADDCP_GT_DR_DR_U8",
		 "GP32_ADDCW_GT_DR_DR_DR",
		 "GP32_ADDCW_GT_DR_DR_U8",
		 "GP32_ADDHA_GT_AR_AR_AR",
		 "GP32_ADDHA_GT_AR_AR_U9",
		 "GP32_ADDHA_GT_AR_P13_U15",
		 "GP32_ADDHA_GT_MD_AR_AR_AR",
		 "GP32_ADDHA_GT_MD_AR_AR_U5",
		 "GP32_ADDP_GT_DR_DR_DR",
		 "GP32_ADDP_GT_DR_DR_U8",
		 "GP32_ADDUP_GT_DR_DR_DR",
		 "GP32_ADDUP_GT_DR_DR_U8",
		 "GP32_ADDU_GT_DR_DR_DR",
		 "GP32_ADDU_GT_DR_DR_U8",
		 "GP32_ADDWA_GT_AR_AR_AR",
		 "GP32_ADDWA_GT_AR_AR_U9",
		 "GP32_ADDWA_GT_AR_P13_U15",
		 "GP32_ADDWA_GT_MD_AR_AR_AR",
		 "GP32_ADDWA_GT_MD_AR_AR_U5",
		 "GP32_ADD_GT_DR_DR_DR",
		 "GP32_ADD_GT_DR_DR_U8",
		 "GP32_ANDG_GT_BR_BR_BR",
		 "GP32_ANDNG_GT_BR_BR_BR",
		 "GP32_ANDNPG_GT_BR_BR_BR",
		 "GP32_ANDNP_GT_DR_DR_DR",
		 "GP32_ANDNP_GT_DR_DR_U8",
		 "GP32_ANDNP_GT_DR_U8_DR",
		 "GP32_ANDN_GT_DR_DR_DR",
		 "GP32_ANDN_GT_DR_DR_U8",
		 "GP32_ANDN_GT_DR_U8_DR",
		 "GP32_ANDPG_GT_BR_BR_BR",
		 "GP32_ANDP_GT_DR_DR_DR",
		 "GP32_ANDP_GT_DR_DR_U8",
		 "GP32_AND_GT_DR_DR_DR",
		 "GP32_AND_GT_DR_DR_U8",
		 "GP32_BARRIER",
		 "GP32_BCLRP_GT_DR_DR_DR",
		 "GP32_BCLRP_GT_DR_DR_U4",
		 "GP32_BCLR_GT_DR_DR_DR",
		 "GP32_BCLR_GT_DR_DR_U5",
		 "GP32_BFPSR0_GT_U8_U8",
		 "GP32_BFPSR1_GT_U8_U8",
		 "GP32_BFPSR2_GT_U8_U8",
		 "GP32_BITRA_GT_AR_AR",
		 "GP32_BKP_GF",
		 "GP32_BKP_GT",
		 "GP32_BNOTP_GT_DR_DR_DR",
		 "GP32_BNOTP_GT_DR_DR_U4",
		 "GP32_BNOT_GT_DR_DR_DR",
		 "GP32_BNOT_GT_DR_DR_U5",
		 "GP32_BOOLP_GT_DR_BR",
		 "GP32_BOOL_GT_DR_BR",
		 "GP32_BRANCH",
		 "GP32_BRANCH_GF",
		 "GP32_BSETP_GT_DR_DR_DR",
		 "GP32_BSETP_GT_DR_DR_U4",
		 "GP32_BSET_GT_DR_DR_DR",
		 "GP32_BSET_GT_DR_DR_U5",
		 "GP32_CALLPR_GT_U16",
		 "GP32_CALL_GT_S21",
		 "GP32_CALL_S25",
		 "GP32_CLAMPW_GT_DR_DR",
		 "GP32_CLRFR_GT",
		 "GP32_CLRG_GT_BR",
		 "GP32_CLRPG_GT_BR",
		 "GP32_CLRSCL_GT",
		 "GP32_CLRSNR_GT",
		 "GP32_CLRSVE_GT",
		 "GP32_CLRSVH_GT",
		 "GP32_CLRSVL_GT",
		 "GP32_CLRSVP_GT",
		 "GP32_CLRSVW_GT",
		 "GP32_COPYA_GT_AR_DR",
		 "GP32_COPYC_GT_CRL_DR",
		 "GP32_COPYD_GT_DR_AR",
		 "GP32_COPYSA_GT_AR_DR",
		 "GP32_EDGESP_GT_DR_DR_DR",
		 "GP32_EDGES_GT_DR_DR_DR",
		 "GP32_EQA_GT_BR_AR_AR",
		 "GP32_EQEINS_GT_BR_DR_DR_DR",
		 "GP32_EQESUB_GT_BR_DR_DR_DR",
		 "GP32_EQE_GT_BR_DR_DR",
		 "GP32_EQE_GT_BR_DR_U8",
		 "GP32_EQPINS_GT_BR_DR_DR_DR",
		 "GP32_EQPSUBC_GT_BR_DR_DR_DR",
		 "GP32_EQPSUB_GT_BR_DR_DR_DR",
		 "GP32_EQP_GT_BR_DR_DR",
		 "GP32_EQP_GT_BR_DR_U8",
		 "GP32_EQUEINS_GT_BR_DR_DR_DR",
		 "GP32_EQUESUB_GT_BR_DR_DR_DR",
		 "GP32_EQUE_GT_BR_DR_DR",
		 "GP32_EQUE_GT_BR_DR_U8",
		 "GP32_EQUPINS_GT_BR_DR_DR_DR",
		 "GP32_EQUPSUB_GT_BR_DR_DR_DR",
		 "GP32_EQUP_GT_BR_DR_DR",
		 "GP32_EQUP_GT_BR_DR_U8",
		 "GP32_EQUWINS_GT_BR_DR_DR_DR",
		 "GP32_EQUWSUB_GT_BR_DR_DR_DR",
		 "GP32_EQUW_GT_BR_DR_DR",
		 "GP32_EQUW_GT_BR_DR_U8",
		 "GP32_EQWINS_GT_BR_DR_DR_DR",
		 "GP32_EQWSUBC_GT_BR_DR_DR_DR",
		 "GP32_EQWSUB_GT_BR_DR_DR_DR",
		 "GP32_EQW_GT_BR_DR_DR",
		 "GP32_EQW_GT_BR_DR_U8",
		 "GP32_EXTB_GT_DR_DR",
		 "GP32_EXTH_GT_DR_DR",
		 "GP32_EXTUB_GT_DR_DR",
		 "GP32_EXTUH_GT_DR_DR",
		 "GP32_EXTUW_GT_DR_DR",
		 "GP32_EXTW_GT_DR_DR",
		 "GP32_FA_GT_BR_AR",
		 "GP32_FBCLRP_GT_BR_DR_DR_DR",
		 "GP32_FBCLRP_GT_BR_DR_DR_U4",
		 "GP32_FBCLR_GT_BR_DR_DR_DR",
		 "GP32_FBCLR_GT_BR_DR_DR_U5",
		 "GP32_FBNOTP_GT_BR_DR_DR_DR",
		 "GP32_FBNOTP_GT_BR_DR_DR_U4",
		 "GP32_FBNOT_GT_BR_DR_DR_DR",
		 "GP32_FBNOT_GT_BR_DR_DR_U5",
		 "GP32_FBPOSP_GT_BR_DR_DR",
		 "GP32_FBPOSP_GT_BR_DR_U4",
		 "GP32_FBPOS_GT_BR_DR_DR",
		 "GP32_FBPOS_GT_BR_DR_U5",
		 "GP32_FBSETP_GT_BR_DR_DR_DR",
		 "GP32_FBSETP_GT_BR_DR_DR_U4",
		 "GP32_FBSET_GT_BR_DR_DR_DR",
		 "GP32_FBSET_GT_BR_DR_DR_U5",
		 "GP32_FCLFSCL_GT_BR",
		 "GP32_FCLFSNR_GT_BR",
		 "GP32_FCLFSVE_GT_BR",
		 "GP32_FCLFSVH_GT_BR",
		 "GP32_FCLFSVL_GT_BR",
		 "GP32_FCLFSVP_GT_BR",
		 "GP32_FCLFSVW_GT_BR",
		 "GP32_FCLRSCL_GT_BR",
		 "GP32_FCLRSNR_GT_BR",
		 "GP32_FCLRSVE_GT_BR",
		 "GP32_FCLRSVH_GT_BR",
		 "GP32_FCLRSVL_GT_BR",
		 "GP32_FCLRSVP_GT_BR",
		 "GP32_FCLRSVW_GT_BR",
		 "GP32_FEANDN_GT_BR_DR_DR",
		 "GP32_FEANDN_GT_BR_DR_U8",
		 "GP32_FEANDN_GT_BR_U8_DR",
		 "GP32_FEAND_GT_BR_DR_DR",
		 "GP32_FEAND_GT_BR_DR_U8",
		 "GP32_FEMANDN_GT_BR_DR_DR_DR",
		 "GP32_FEMAND_GT_BR_DR_DR_DR",
		 "GP32_FEMNAND_GT_BR_DR_DR_DR",
		 "GP32_FEMNOR_GT_BR_DR_DR_DR",
		 "GP32_FEMORN_GT_BR_DR_DR_DR",
		 "GP32_FEMOR_GT_BR_DR_DR_DR",
		 "GP32_FEMXNOR_GT_BR_DR_DR_DR",
		 "GP32_FEMXOR_GT_BR_DR_DR_DR",
		 "GP32_FENAND_GT_BR_DR_DR",
		 "GP32_FENOR_GT_BR_DR_DR",
		 "GP32_FEORN_GT_BR_DR_DR",
		 "GP32_FEORN_GT_BR_DR_U8",
		 "GP32_FEORN_GT_BR_U8_DR",
		 "GP32_FEOR_GT_BR_DR_DR",
		 "GP32_FEOR_GT_BR_DR_U8",
		 "GP32_FEXNOR_GT_BR_DR_DR",
		 "GP32_FEXNOR_GT_BR_DR_U8",
		 "GP32_FEXOR_GT_BR_DR_DR",
		 "GP32_FEXOR_GT_BR_DR_U8",
		 "GP32_FMOVEA_GT_BR_AR_AR",
		 "GP32_FPANDN_GT_BR_DR_DR",
		 "GP32_FPANDN_GT_BR_DR_U8",
		 "GP32_FPANDN_GT_BR_U8_DR",
		 "GP32_FPAND_GT_BR_DR_DR",
		 "GP32_FPAND_GT_BR_DR_U8",
		 "GP32_FPMANDN_GT_BR_DR_DR_DR",
		 "GP32_FPMAND_GT_BR_DR_DR_DR",
		 "GP32_FPMNAND_GT_BR_DR_DR_DR",
		 "GP32_FPMNOR_GT_BR_DR_DR_DR",
		 "GP32_FPMORN_GT_BR_DR_DR_DR",
		 "GP32_FPMOR_GT_BR_DR_DR_DR",
		 "GP32_FPMXNOR_GT_BR_DR_DR_DR",
		 "GP32_FPMXOR_GT_BR_DR_DR_DR",
		 "GP32_FPNAND_GT_BR_DR_DR",
		 "GP32_FPNOR_GT_BR_DR_DR",
		 "GP32_FPORN_GT_BR_DR_DR",
		 "GP32_FPORN_GT_BR_DR_U8",
		 "GP32_FPORN_GT_BR_U8_DR",
		 "GP32_FPOR_GT_BR_DR_DR",
		 "GP32_FPOR_GT_BR_DR_U8",
		 "GP32_FPXNOR_GT_BR_DR_DR",
		 "GP32_FPXNOR_GT_BR_DR_U8",
		 "GP32_FPXOR_GT_BR_DR_DR",
		 "GP32_FPXOR_GT_BR_DR_U8",
		 "GP32_FSCL_GT_BR",
		 "GP32_FSNR_GT_BR",
		 "GP32_FSVE_GT_BR",
		 "GP32_FSVH_GT_BR",
		 "GP32_FSVL_GT_BR",
		 "GP32_FSVP_GT_BR",
		 "GP32_FSVW_GT_BR",
		 "GP32_FWANDN_GT_BR_DR_DR",
		 "GP32_FWANDN_GT_BR_DR_U8",
		 "GP32_FWANDN_GT_BR_U8_DR",
		 "GP32_FWAND_GT_BR_DR_DR",
		 "GP32_FWAND_GT_BR_DR_U8",
		 "GP32_FWMANDN_GT_BR_DR_DR_DR",
		 "GP32_FWMAND_GT_BR_DR_DR_DR",
		 "GP32_FWMNAND_GT_BR_DR_DR_DR",
		 "GP32_FWMNOR_GT_BR_DR_DR_DR",
		 "GP32_FWMORN_GT_BR_DR_DR_DR",
		 "GP32_FWMOR_GT_BR_DR_DR_DR",
		 "GP32_FWMXNOR_GT_BR_DR_DR_DR",
		 "GP32_FWMXOR_GT_BR_DR_DR_DR",
		 "GP32_FWNAND_GT_BR_DR_DR",
		 "GP32_FWNOR_GT_BR_DR_DR",
		 "GP32_FWORN_GT_BR_DR_DR",
		 "GP32_FWORN_GT_BR_DR_U8",
		 "GP32_FWORN_GT_BR_U8_DR",
		 "GP32_FWOR_GT_BR_DR_DR",
		 "GP32_FWOR_GT_BR_DR_U8",
		 "GP32_FWXNOR_GT_BR_DR_DR",
		 "GP32_FWXNOR_GT_BR_DR_U8",
		 "GP32_FWXOR_GT_BR_DR_DR",
		 "GP32_FWXOR_GT_BR_DR_U8",
		 "GP32_GEA_GT_BR_AR_AR",
		 "GP32_GEEINS_GT_BR_DR_DR_DR",
		 "GP32_GEESUB_GT_BR_DR_DR_DR",
		 "GP32_GEE_GT_BR_DR_DR",
		 "GP32_GEE_GT_BR_DR_U8",
		 "GP32_GEPINS_GT_BR_DR_DR_DR",
		 "GP32_GEPSUBC_GT_BR_DR_DR_DR",
		 "GP32_GEPSUB_GT_BR_DR_DR_DR",
		 "GP32_GEP_GT_BR_DR_DR",
		 "GP32_GEP_GT_BR_DR_U8",
		 "GP32_GETP15U_GT_AR",
		 "GP32_GEUEINS_GT_BR_DR_DR_DR",
		 "GP32_GEUESUB_GT_BR_DR_DR_DR",
		 "GP32_GEUE_GT_BR_DR_DR",
		 "GP32_GEUE_GT_BR_DR_U8",
		 "GP32_GEUPINS_GT_BR_DR_DR_DR",
		 "GP32_GEUPSUB_GT_BR_DR_DR_DR",
		 "GP32_GEUP_GT_BR_DR_DR",
		 "GP32_GEUP_GT_BR_DR_U8",
		 "GP32_GEUWINS_GT_BR_DR_DR_DR",
		 "GP32_GEUWSUB_GT_BR_DR_DR_DR",
		 "GP32_GEUW_GT_BR_DR_DR",
		 "GP32_GEUW_GT_BR_DR_U8",
		 "GP32_GEWINS_GT_BR_DR_DR_DR",
		 "GP32_GEWSUBC_GT_BR_DR_DR_DR",
		 "GP32_GEWSUB_GT_BR_DR_DR_DR",
		 "GP32_GEW_GT_BR_DR_DR",
		 "GP32_GEW_GT_BR_DR_U8",
		 "GP32_GOTOPR_GF_U16",
		 "GP32_GOTOPR_U16",
		 "GP32_GOTO_GF_S21",
		 "GP32_GOTO_S25",
		 "GP32_GP16MD",
		 "GP32_GP32MD",
		 "GP32_GTA_GT_BR_AR_AR",
		 "GP32_GTEINS_GT_BR_DR_DR_DR",
		 "GP32_GTESUB_GT_BR_DR_DR_DR",
		 "GP32_GTE_GT_BR_DR_DR",
		 "GP32_GTE_GT_BR_DR_U8",
		 "GP32_GTPINS_GT_BR_DR_DR_DR",
		 "GP32_GTPSUBC_GT_BR_DR_DR_DR",
		 "GP32_GTPSUB_GT_BR_DR_DR_DR",
		 "GP32_GTP_GT_BR_DR_DR",
		 "GP32_GTP_GT_BR_DR_U8",
		 "GP32_GTUEINS_GT_BR_DR_DR_DR",
		 "GP32_GTUESUB_GT_BR_DR_DR_DR",
		 "GP32_GTUE_GT_BR_DR_DR",
		 "GP32_GTUE_GT_BR_DR_U8",
		 "GP32_GTUPINS_GT_BR_DR_DR_DR",
		 "GP32_GTUPSUB_GT_BR_DR_DR_DR",
		 "GP32_GTUP_GT_BR_DR_DR",
		 "GP32_GTUP_GT_BR_DR_U8",
		 "GP32_GTUWINS_GT_BR_DR_DR_DR",
		 "GP32_GTUWSUB_GT_BR_DR_DR_DR",
		 "GP32_GTUW_GT_BR_DR_DR",
		 "GP32_GTUW_GT_BR_DR_U8",
		 "GP32_GTWINS_GT_BR_DR_DR_DR",
		 "GP32_GTWSUBC_GT_BR_DR_DR_DR",
		 "GP32_GTWSUB_GT_BR_DR_DR_DR",
		 "GP32_GTW_GT_BR_DR_DR",
		 "GP32_GTW_GT_BR_DR_U8",
		 "GP32_JUMP",
		 "GP32_JUMP_GF",
		 "GP32_LAH_GT_AR_AR_BM_AR",
		 "GP32_LAH_GT_AR_AR_BM_U5",
		 "GP32_LAH_GT_AR_AR_BP_AR",
		 "GP32_LAH_GT_AR_AR_BP_U5",
		 "GP32_LAH_GT_AR_AR_MQ_U5",
		 "GP32_LAH_GT_AR_AR_M_AR",
		 "GP32_LAH_GT_AR_AR_M_U9",
		 "GP32_LAH_GT_AR_AR_P_AR",
		 "GP32_LAH_GT_AR_AR_P_U9",
		 "GP32_LAH_GT_AR_AR_QM_AR",
		 "GP32_LAH_GT_AR_AR_QM_U5",
		 "GP32_LAH_GT_AR_AR_QP_AR",
		 "GP32_LAH_GT_AR_AR_QP_U5",
		 "GP32_LAH_GT_AR_P13_P_U15",
		 "GP32_LAH_GT_MD_AR_AR_BM_AR",
		 "GP32_LAH_GT_MD_AR_AR_BM_U5",
		 "GP32_LAH_GT_MD_AR_AR_BP_AR",
		 "GP32_LAH_GT_MD_AR_AR_BP_U5",
		 "GP32_LAH_GT_MD_AR_AR_M_AR",
		 "GP32_LAH_GT_MD_AR_AR_M_U5",
		 "GP32_LAH_GT_MD_AR_AR_P_AR",
		 "GP32_LAH_GT_MD_AR_AR_P_U5",
		 "GP32_LAH_GT_MD_AR_AR_QM_AR",
		 "GP32_LAH_GT_MD_AR_AR_QM_U5",
		 "GP32_LAH_GT_MD_AR_AR_QP_AR",
		 "GP32_LAH_GT_MD_AR_AR_QP_U5",
		 "GP32_LAW_GT_AR_AR_BM_AR",
		 "GP32_LAW_GT_AR_AR_BM_U5",
		 "GP32_LAW_GT_AR_AR_BP_AR",
		 "GP32_LAW_GT_AR_AR_BP_U5",
		 "GP32_LAW_GT_AR_AR_MQ_U5",
		 "GP32_LAW_GT_AR_AR_M_AR",
		 "GP32_LAW_GT_AR_AR_M_U9",
		 "GP32_LAW_GT_AR_AR_P_AR",
		 "GP32_LAW_GT_AR_AR_P_U9",
		 "GP32_LAW_GT_AR_AR_QM_AR",
		 "GP32_LAW_GT_AR_AR_QM_U5",
		 "GP32_LAW_GT_AR_AR_QP_AR",
		 "GP32_LAW_GT_AR_AR_QP_U5",
		 "GP32_LAW_GT_AR_P13_P_U15",
		 "GP32_LAW_GT_MD_AR_AR_BM_AR",
		 "GP32_LAW_GT_MD_AR_AR_BM_U5",
		 "GP32_LAW_GT_MD_AR_AR_BP_AR",
		 "GP32_LAW_GT_MD_AR_AR_BP_U5",
		 "GP32_LAW_GT_MD_AR_AR_M_AR",
		 "GP32_LAW_GT_MD_AR_AR_M_U5",
		 "GP32_LAW_GT_MD_AR_AR_P_AR",
		 "GP32_LAW_GT_MD_AR_AR_P_U5",
		 "GP32_LAW_GT_MD_AR_AR_QM_AR",
		 "GP32_LAW_GT_MD_AR_AR_QM_U5",
		 "GP32_LAW_GT_MD_AR_AR_QP_AR",
		 "GP32_LAW_GT_MD_AR_AR_QP_U5",
		 "GP32_LCG_GT_BR_AR_BM_AR",
		 "GP32_LCG_GT_BR_AR_BM_U5",
		 "GP32_LCG_GT_BR_AR_BP_AR",
		 "GP32_LCG_GT_BR_AR_BP_U5",
		 "GP32_LCG_GT_BR_AR_MQ_U5",
		 "GP32_LCG_GT_BR_AR_M_AR",
		 "GP32_LCG_GT_BR_AR_M_U9",
		 "GP32_LCG_GT_BR_AR_P_AR",
		 "GP32_LCG_GT_BR_AR_P_U9",
		 "GP32_LCG_GT_BR_AR_QM_AR",
		 "GP32_LCG_GT_BR_AR_QM_U5",
		 "GP32_LCG_GT_BR_AR_QP_AR",
		 "GP32_LCG_GT_BR_AR_QP_U5",
		 "GP32_LCG_GT_BR_P13_P_U15",
		 "GP32_LCG_GT_MD_BR_AR_BM_AR",
		 "GP32_LCG_GT_MD_BR_AR_BM_U5",
		 "GP32_LCG_GT_MD_BR_AR_BP_AR",
		 "GP32_LCG_GT_MD_BR_AR_BP_U5",
		 "GP32_LCG_GT_MD_BR_AR_M_AR",
		 "GP32_LCG_GT_MD_BR_AR_M_U5",
		 "GP32_LCG_GT_MD_BR_AR_P_AR",
		 "GP32_LCG_GT_MD_BR_AR_P_U5",
		 "GP32_LCG_GT_MD_BR_AR_QM_AR",
		 "GP32_LCG_GT_MD_BR_AR_QM_U5",
		 "GP32_LCG_GT_MD_BR_AR_QP_AR",
		 "GP32_LCG_GT_MD_BR_AR_QP_U5",
		 "GP32_LCW_GT_CRH_AR_BM_AR",
		 "GP32_LCW_GT_CRH_AR_BM_U5",
		 "GP32_LCW_GT_CRH_AR_BP_AR",
		 "GP32_LCW_GT_CRH_AR_BP_U5",
		 "GP32_LCW_GT_CRH_AR_MQ_U5",
		 "GP32_LCW_GT_CRH_AR_M_AR",
		 "GP32_LCW_GT_CRH_AR_M_U9",
		 "GP32_LCW_GT_CRH_AR_P_AR",
		 "GP32_LCW_GT_CRH_AR_P_U9",
		 "GP32_LCW_GT_CRH_AR_QM_AR",
		 "GP32_LCW_GT_CRH_AR_QM_U5",
		 "GP32_LCW_GT_CRH_AR_QP_AR",
		 "GP32_LCW_GT_CRH_AR_QP_U5",
		 "GP32_LCW_GT_CRH_P13_P_U15",
		 "GP32_LCW_GT_CRL_AR_BM_AR",
		 "GP32_LCW_GT_CRL_AR_BM_U5",
		 "GP32_LCW_GT_CRL_AR_BP_AR",
		 "GP32_LCW_GT_CRL_AR_BP_U5",
		 "GP32_LCW_GT_CRL_AR_MQ_U5",
		 "GP32_LCW_GT_CRL_AR_M_AR",
		 "GP32_LCW_GT_CRL_AR_M_U9",
		 "GP32_LCW_GT_CRL_AR_P_AR",
		 "GP32_LCW_GT_CRL_AR_P_U9",
		 "GP32_LCW_GT_CRL_AR_QM_AR",
		 "GP32_LCW_GT_CRL_AR_QM_U5",
		 "GP32_LCW_GT_CRL_AR_QP_AR",
		 "GP32_LCW_GT_CRL_AR_QP_U5",
		 "GP32_LCW_GT_CRL_P13_P_U15",
		 "GP32_LCW_GT_MD_CRH_AR_BM_AR",
		 "GP32_LCW_GT_MD_CRH_AR_BM_U5",
		 "GP32_LCW_GT_MD_CRH_AR_BP_AR",
		 "GP32_LCW_GT_MD_CRH_AR_BP_U5",
		 "GP32_LCW_GT_MD_CRH_AR_M_AR",
		 "GP32_LCW_GT_MD_CRH_AR_M_U5",
		 "GP32_LCW_GT_MD_CRH_AR_P_AR",
		 "GP32_LCW_GT_MD_CRH_AR_P_U5",
		 "GP32_LCW_GT_MD_CRH_AR_QM_AR",
		 "GP32_LCW_GT_MD_CRH_AR_QM_U5",
		 "GP32_LCW_GT_MD_CRH_AR_QP_AR",
		 "GP32_LCW_GT_MD_CRH_AR_QP_U5",
		 "GP32_LCW_GT_MD_CRL_AR_BM_AR",
		 "GP32_LCW_GT_MD_CRL_AR_BM_U5",
		 "GP32_LCW_GT_MD_CRL_AR_BP_AR",
		 "GP32_LCW_GT_MD_CRL_AR_BP_U5",
		 "GP32_LCW_GT_MD_CRL_AR_M_AR",
		 "GP32_LCW_GT_MD_CRL_AR_M_U5",
		 "GP32_LCW_GT_MD_CRL_AR_P_AR",
		 "GP32_LCW_GT_MD_CRL_AR_P_U5",
		 "GP32_LCW_GT_MD_CRL_AR_QM_AR",
		 "GP32_LCW_GT_MD_CRL_AR_QM_U5",
		 "GP32_LCW_GT_MD_CRL_AR_QP_AR",
		 "GP32_LCW_GT_MD_CRL_AR_QP_U5",
		 "GP32_LDBP_GT_DR_AR_BM_AR",
		 "GP32_LDBP_GT_DR_AR_BM_U5",
		 "GP32_LDBP_GT_DR_AR_BP_AR",
		 "GP32_LDBP_GT_DR_AR_BP_U5",
		 "GP32_LDBP_GT_DR_AR_MQ_U5",
		 "GP32_LDBP_GT_DR_AR_M_AR",
		 "GP32_LDBP_GT_DR_AR_M_U9",
		 "GP32_LDBP_GT_DR_AR_P_AR",
		 "GP32_LDBP_GT_DR_AR_P_U9",
		 "GP32_LDBP_GT_DR_AR_QM_AR",
		 "GP32_LDBP_GT_DR_AR_QM_U5",
		 "GP32_LDBP_GT_DR_AR_QP_AR",
		 "GP32_LDBP_GT_DR_AR_QP_U5",
		 "GP32_LDBP_GT_DR_P13_P_U15",
		 "GP32_LDBP_GT_MD_DR_AR_BM_AR",
		 "GP32_LDBP_GT_MD_DR_AR_BM_U5",
		 "GP32_LDBP_GT_MD_DR_AR_BP_AR",
		 "GP32_LDBP_GT_MD_DR_AR_BP_U5",
		 "GP32_LDBP_GT_MD_DR_AR_M_AR",
		 "GP32_LDBP_GT_MD_DR_AR_M_U5",
		 "GP32_LDBP_GT_MD_DR_AR_P_AR",
		 "GP32_LDBP_GT_MD_DR_AR_P_U5",
		 "GP32_LDBP_GT_MD_DR_AR_QM_AR",
		 "GP32_LDBP_GT_MD_DR_AR_QM_U5",
		 "GP32_LDBP_GT_MD_DR_AR_QP_AR",
		 "GP32_LDBP_GT_MD_DR_AR_QP_U5",
		 "GP32_LDBSW_GT_DR_AR_BM_AR",
		 "GP32_LDBSW_GT_DR_AR_BM_U5",
		 "GP32_LDBSW_GT_DR_AR_BP_AR",
		 "GP32_LDBSW_GT_DR_AR_BP_U5",
		 "GP32_LDBSW_GT_DR_AR_MQ_U5",
		 "GP32_LDBSW_GT_DR_AR_M_AR",
		 "GP32_LDBSW_GT_DR_AR_M_U9",
		 "GP32_LDBSW_GT_DR_AR_P_AR",
		 "GP32_LDBSW_GT_DR_AR_P_U9",
		 "GP32_LDBSW_GT_DR_AR_QM_AR",
		 "GP32_LDBSW_GT_DR_AR_QM_U5",
		 "GP32_LDBSW_GT_DR_AR_QP_AR",
		 "GP32_LDBSW_GT_DR_AR_QP_U5",
		 "GP32_LDBSW_GT_DR_P13_P_U15",
		 "GP32_LDBSW_GT_MD_DR_AR_BM_AR",
		 "GP32_LDBSW_GT_MD_DR_AR_BM_U5",
		 "GP32_LDBSW_GT_MD_DR_AR_BP_AR",
		 "GP32_LDBSW_GT_MD_DR_AR_BP_U5",
		 "GP32_LDBSW_GT_MD_DR_AR_M_AR",
		 "GP32_LDBSW_GT_MD_DR_AR_M_U5",
		 "GP32_LDBSW_GT_MD_DR_AR_P_AR",
		 "GP32_LDBSW_GT_MD_DR_AR_P_U5",
		 "GP32_LDBSW_GT_MD_DR_AR_QM_AR",
		 "GP32_LDBSW_GT_MD_DR_AR_QM_U5",
		 "GP32_LDBSW_GT_MD_DR_AR_QP_AR",
		 "GP32_LDBSW_GT_MD_DR_AR_QP_U5",
		 "GP32_LDB_GT_DR_AR_BM_AR",
		 "GP32_LDB_GT_DR_AR_BM_U5",
		 "GP32_LDB_GT_DR_AR_BP_AR",
		 "GP32_LDB_GT_DR_AR_BP_U5",
		 "GP32_LDB_GT_DR_AR_MQ_U5",
		 "GP32_LDB_GT_DR_AR_M_AR",
		 "GP32_LDB_GT_DR_AR_M_U9",
		 "GP32_LDB_GT_DR_AR_P_AR",
		 "GP32_LDB_GT_DR_AR_P_U9",
		 "GP32_LDB_GT_DR_AR_QM_AR",
		 "GP32_LDB_GT_DR_AR_QM_U5",
		 "GP32_LDB_GT_DR_AR_QP_AR",
		 "GP32_LDB_GT_DR_AR_QP_U5",
		 "GP32_LDB_GT_DR_P13_P_U15",
		 "GP32_LDB_GT_MD_DR_AR_BM_AR",
		 "GP32_LDB_GT_MD_DR_AR_BM_U5",
		 "GP32_LDB_GT_MD_DR_AR_BP_AR",
		 "GP32_LDB_GT_MD_DR_AR_BP_U5",
		 "GP32_LDB_GT_MD_DR_AR_M_AR",
		 "GP32_LDB_GT_MD_DR_AR_M_U5",
		 "GP32_LDB_GT_MD_DR_AR_P_AR",
		 "GP32_LDB_GT_MD_DR_AR_P_U5",
		 "GP32_LDB_GT_MD_DR_AR_QM_AR",
		 "GP32_LDB_GT_MD_DR_AR_QM_U5",
		 "GP32_LDB_GT_MD_DR_AR_QP_AR",
		 "GP32_LDB_GT_MD_DR_AR_QP_U5",
		 "GP32_LDEW_GT_DR_AR_BM_AR",
		 "GP32_LDEW_GT_DR_AR_BM_U5",
		 "GP32_LDEW_GT_DR_AR_BP_AR",
		 "GP32_LDEW_GT_DR_AR_BP_U5",
		 "GP32_LDEW_GT_DR_AR_MQ_U5",
		 "GP32_LDEW_GT_DR_AR_M_AR",
		 "GP32_LDEW_GT_DR_AR_M_U9",
		 "GP32_LDEW_GT_DR_AR_P_AR",
		 "GP32_LDEW_GT_DR_AR_P_U9",
		 "GP32_LDEW_GT_DR_AR_QM_AR",
		 "GP32_LDEW_GT_DR_AR_QM_U5",
		 "GP32_LDEW_GT_DR_AR_QP_AR",
		 "GP32_LDEW_GT_DR_AR_QP_U5",
		 "GP32_LDEW_GT_DR_P13_P_U15",
		 "GP32_LDEW_GT_MD_DR_AR_BM_AR",
		 "GP32_LDEW_GT_MD_DR_AR_BM_U5",
		 "GP32_LDEW_GT_MD_DR_AR_BP_AR",
		 "GP32_LDEW_GT_MD_DR_AR_BP_U5",
		 "GP32_LDEW_GT_MD_DR_AR_M_AR",
		 "GP32_LDEW_GT_MD_DR_AR_M_U5",
		 "GP32_LDEW_GT_MD_DR_AR_P_AR",
		 "GP32_LDEW_GT_MD_DR_AR_P_U5",
		 "GP32_LDEW_GT_MD_DR_AR_QM_AR",
		 "GP32_LDEW_GT_MD_DR_AR_QM_U5",
		 "GP32_LDEW_GT_MD_DR_AR_QP_AR",
		 "GP32_LDEW_GT_MD_DR_AR_QP_U5",
		 "GP32_LDF_GT_DR_AR_BM_AR",
		 "GP32_LDF_GT_DR_AR_BM_U5",
		 "GP32_LDF_GT_DR_AR_BP_AR",
		 "GP32_LDF_GT_DR_AR_BP_U5",
		 "GP32_LDF_GT_DR_AR_MQ_U5",
		 "GP32_LDF_GT_DR_AR_M_AR",
		 "GP32_LDF_GT_DR_AR_M_U9",
		 "GP32_LDF_GT_DR_AR_P_AR",
		 "GP32_LDF_GT_DR_AR_P_U9",
		 "GP32_LDF_GT_DR_AR_QM_AR",
		 "GP32_LDF_GT_DR_AR_QM_U5",
		 "GP32_LDF_GT_DR_AR_QP_AR",
		 "GP32_LDF_GT_DR_AR_QP_U5",
		 "GP32_LDF_GT_DR_P13_P_U15",
		 "GP32_LDF_GT_MD_DR_AR_BM_AR",
		 "GP32_LDF_GT_MD_DR_AR_BM_U5",
		 "GP32_LDF_GT_MD_DR_AR_BP_AR",
		 "GP32_LDF_GT_MD_DR_AR_BP_U5",
		 "GP32_LDF_GT_MD_DR_AR_M_AR",
		 "GP32_LDF_GT_MD_DR_AR_M_U5",
		 "GP32_LDF_GT_MD_DR_AR_P_AR",
		 "GP32_LDF_GT_MD_DR_AR_P_U5",
		 "GP32_LDF_GT_MD_DR_AR_QM_AR",
		 "GP32_LDF_GT_MD_DR_AR_QM_U5",
		 "GP32_LDF_GT_MD_DR_AR_QP_AR",
		 "GP32_LDF_GT_MD_DR_AR_QP_U5",
		 "GP32_LDHH_GT_DR_AR_BM_AR",
		 "GP32_LDHH_GT_DR_AR_BM_U5",
		 "GP32_LDHH_GT_DR_AR_BP_AR",
		 "GP32_LDHH_GT_DR_AR_BP_U5",
		 "GP32_LDHH_GT_DR_AR_MQ_U5",
		 "GP32_LDHH_GT_DR_AR_M_AR",
		 "GP32_LDHH_GT_DR_AR_M_U9",
		 "GP32_LDHH_GT_DR_AR_P_AR",
		 "GP32_LDHH_GT_DR_AR_P_U9",
		 "GP32_LDHH_GT_DR_AR_QM_AR",
		 "GP32_LDHH_GT_DR_AR_QM_U5",
		 "GP32_LDHH_GT_DR_AR_QP_AR",
		 "GP32_LDHH_GT_DR_AR_QP_U5",
		 "GP32_LDHH_GT_DR_P13_P_U15",
		 "GP32_LDHH_GT_MD_DR_AR_BM_AR",
		 "GP32_LDHH_GT_MD_DR_AR_BM_U5",
		 "GP32_LDHH_GT_MD_DR_AR_BP_AR",
		 "GP32_LDHH_GT_MD_DR_AR_BP_U5",
		 "GP32_LDHH_GT_MD_DR_AR_M_AR",
		 "GP32_LDHH_GT_MD_DR_AR_M_U5",
		 "GP32_LDHH_GT_MD_DR_AR_P_AR",
		 "GP32_LDHH_GT_MD_DR_AR_P_U5",
		 "GP32_LDHH_GT_MD_DR_AR_QM_AR",
		 "GP32_LDHH_GT_MD_DR_AR_QM_U5",
		 "GP32_LDHH_GT_MD_DR_AR_QP_AR",
		 "GP32_LDHH_GT_MD_DR_AR_QP_U5",
		 "GP32_LDHSW_GT_DR_AR_BM_AR",
		 "GP32_LDHSW_GT_DR_AR_BM_U5",
		 "GP32_LDHSW_GT_DR_AR_BP_AR",
		 "GP32_LDHSW_GT_DR_AR_BP_U5",
		 "GP32_LDHSW_GT_DR_AR_MQ_U5",
		 "GP32_LDHSW_GT_DR_AR_M_AR",
		 "GP32_LDHSW_GT_DR_AR_M_U9",
		 "GP32_LDHSW_GT_DR_AR_P_AR",
		 "GP32_LDHSW_GT_DR_AR_P_U9",
		 "GP32_LDHSW_GT_DR_AR_QM_AR",
		 "GP32_LDHSW_GT_DR_AR_QM_U5",
		 "GP32_LDHSW_GT_DR_AR_QP_AR",
		 "GP32_LDHSW_GT_DR_AR_QP_U5",
		 "GP32_LDHSW_GT_DR_P13_P_U15",
		 "GP32_LDHSW_GT_MD_DR_AR_BM_AR",
		 "GP32_LDHSW_GT_MD_DR_AR_BM_U5",
		 "GP32_LDHSW_GT_MD_DR_AR_BP_AR",
		 "GP32_LDHSW_GT_MD_DR_AR_BP_U5",
		 "GP32_LDHSW_GT_MD_DR_AR_M_AR",
		 "GP32_LDHSW_GT_MD_DR_AR_M_U5",
		 "GP32_LDHSW_GT_MD_DR_AR_P_AR",
		 "GP32_LDHSW_GT_MD_DR_AR_P_U5",
		 "GP32_LDHSW_GT_MD_DR_AR_QM_AR",
		 "GP32_LDHSW_GT_MD_DR_AR_QM_U5",
		 "GP32_LDHSW_GT_MD_DR_AR_QP_AR",
		 "GP32_LDHSW_GT_MD_DR_AR_QP_U5",
		 "GP32_LDH_GT_DR_AR_BM_AR",
		 "GP32_LDH_GT_DR_AR_BM_U5",
		 "GP32_LDH_GT_DR_AR_BP_AR",
		 "GP32_LDH_GT_DR_AR_BP_U5",
		 "GP32_LDH_GT_DR_AR_MQ_U5",
		 "GP32_LDH_GT_DR_AR_M_AR",
		 "GP32_LDH_GT_DR_AR_M_U9",
		 "GP32_LDH_GT_DR_AR_P_AR",
		 "GP32_LDH_GT_DR_AR_P_U9",
		 "GP32_LDH_GT_DR_AR_QM_AR",
		 "GP32_LDH_GT_DR_AR_QM_U5",
		 "GP32_LDH_GT_DR_AR_QP_AR",
		 "GP32_LDH_GT_DR_AR_QP_U5",
		 "GP32_LDH_GT_DR_P13_P_U15",
		 "GP32_LDH_GT_MD_DR_AR_BM_AR",
		 "GP32_LDH_GT_MD_DR_AR_BM_U5",
		 "GP32_LDH_GT_MD_DR_AR_BP_AR",
		 "GP32_LDH_GT_MD_DR_AR_BP_U5",
		 "GP32_LDH_GT_MD_DR_AR_M_AR",
		 "GP32_LDH_GT_MD_DR_AR_M_U5",
		 "GP32_LDH_GT_MD_DR_AR_P_AR",
		 "GP32_LDH_GT_MD_DR_AR_P_U5",
		 "GP32_LDH_GT_MD_DR_AR_QM_AR",
		 "GP32_LDH_GT_MD_DR_AR_QM_U5",
		 "GP32_LDH_GT_MD_DR_AR_QP_AR",
		 "GP32_LDH_GT_MD_DR_AR_QP_U5",
		 "GP32_LDLH_GT_DR_AR_BM_AR",
		 "GP32_LDLH_GT_DR_AR_BM_U5",
		 "GP32_LDLH_GT_DR_AR_BP_AR",
		 "GP32_LDLH_GT_DR_AR_BP_U5",
		 "GP32_LDLH_GT_DR_AR_MQ_U5",
		 "GP32_LDLH_GT_DR_AR_M_AR",
		 "GP32_LDLH_GT_DR_AR_M_U9",
		 "GP32_LDLH_GT_DR_AR_P_AR",
		 "GP32_LDLH_GT_DR_AR_P_U9",
		 "GP32_LDLH_GT_DR_AR_QM_AR",
		 "GP32_LDLH_GT_DR_AR_QM_U5",
		 "GP32_LDLH_GT_DR_AR_QP_AR",
		 "GP32_LDLH_GT_DR_AR_QP_U5",
		 "GP32_LDLH_GT_DR_P13_P_U15",
		 "GP32_LDLH_GT_MD_DR_AR_BM_AR",
		 "GP32_LDLH_GT_MD_DR_AR_BM_U5",
		 "GP32_LDLH_GT_MD_DR_AR_BP_AR",
		 "GP32_LDLH_GT_MD_DR_AR_BP_U5",
		 "GP32_LDLH_GT_MD_DR_AR_M_AR",
		 "GP32_LDLH_GT_MD_DR_AR_M_U5",
		 "GP32_LDLH_GT_MD_DR_AR_P_AR",
		 "GP32_LDLH_GT_MD_DR_AR_P_U5",
		 "GP32_LDLH_GT_MD_DR_AR_QM_AR",
		 "GP32_LDLH_GT_MD_DR_AR_QM_U5",
		 "GP32_LDLH_GT_MD_DR_AR_QP_AR",
		 "GP32_LDLH_GT_MD_DR_AR_QP_U5",
		 "GP32_LDP_GT_DR_AR_BM_AR",
		 "GP32_LDP_GT_DR_AR_BM_U5",
		 "GP32_LDP_GT_DR_AR_BP_AR",
		 "GP32_LDP_GT_DR_AR_BP_U5",
		 "GP32_LDP_GT_DR_AR_MQ_U5",
		 "GP32_LDP_GT_DR_AR_M_AR",
		 "GP32_LDP_GT_DR_AR_M_U9",
		 "GP32_LDP_GT_DR_AR_P_AR",
		 "GP32_LDP_GT_DR_AR_P_U9",
		 "GP32_LDP_GT_DR_AR_QM_AR",
		 "GP32_LDP_GT_DR_AR_QM_U5",
		 "GP32_LDP_GT_DR_AR_QP_AR",
		 "GP32_LDP_GT_DR_AR_QP_U5",
		 "GP32_LDP_GT_DR_P13_P_U15",
		 "GP32_LDP_GT_MD_DR_AR_BM_AR",
		 "GP32_LDP_GT_MD_DR_AR_BM_U5",
		 "GP32_LDP_GT_MD_DR_AR_BP_AR",
		 "GP32_LDP_GT_MD_DR_AR_BP_U5",
		 "GP32_LDP_GT_MD_DR_AR_M_AR",
		 "GP32_LDP_GT_MD_DR_AR_M_U5",
		 "GP32_LDP_GT_MD_DR_AR_P_AR",
		 "GP32_LDP_GT_MD_DR_AR_P_U5",
		 "GP32_LDP_GT_MD_DR_AR_QM_AR",
		 "GP32_LDP_GT_MD_DR_AR_QM_U5",
		 "GP32_LDP_GT_MD_DR_AR_QP_AR",
		 "GP32_LDP_GT_MD_DR_AR_QP_U5",
		 "GP32_LDSETUB_GT_DR_AR_BM_AR",
		 "GP32_LDSETUB_GT_DR_AR_BM_U5",
		 "GP32_LDSETUB_GT_DR_AR_BP_AR",
		 "GP32_LDSETUB_GT_DR_AR_BP_U5",
		 "GP32_LDSETUB_GT_DR_AR_MQ_U5",
		 "GP32_LDSETUB_GT_DR_AR_M_AR",
		 "GP32_LDSETUB_GT_DR_AR_M_U9",
		 "GP32_LDSETUB_GT_DR_AR_P_AR",
		 "GP32_LDSETUB_GT_DR_AR_P_U9",
		 "GP32_LDSETUB_GT_DR_AR_QM_AR",
		 "GP32_LDSETUB_GT_DR_AR_QM_U5",
		 "GP32_LDSETUB_GT_DR_AR_QP_AR",
		 "GP32_LDSETUB_GT_DR_AR_QP_U5",
		 "GP32_LDSETUB_GT_DR_P13_P_U15",
		 "GP32_LDSETUB_GT_MD_DR_AR_BM_AR",
		 "GP32_LDSETUB_GT_MD_DR_AR_BM_U5",
		 "GP32_LDSETUB_GT_MD_DR_AR_BP_AR",
		 "GP32_LDSETUB_GT_MD_DR_AR_BP_U5",
		 "GP32_LDSETUB_GT_MD_DR_AR_M_AR",
		 "GP32_LDSETUB_GT_MD_DR_AR_M_U5",
		 "GP32_LDSETUB_GT_MD_DR_AR_P_AR",
		 "GP32_LDSETUB_GT_MD_DR_AR_P_U5",
		 "GP32_LDSETUB_GT_MD_DR_AR_QM_AR",
		 "GP32_LDSETUB_GT_MD_DR_AR_QM_U5",
		 "GP32_LDSETUB_GT_MD_DR_AR_QP_AR",
		 "GP32_LDSETUB_GT_MD_DR_AR_QP_U5",
		 "GP32_LDUBP_GT_DR_AR_BM_AR",
		 "GP32_LDUBP_GT_DR_AR_BM_U5",
		 "GP32_LDUBP_GT_DR_AR_BP_AR",
		 "GP32_LDUBP_GT_DR_AR_BP_U5",
		 "GP32_LDUBP_GT_DR_AR_MQ_U5",
		 "GP32_LDUBP_GT_DR_AR_M_AR",
		 "GP32_LDUBP_GT_DR_AR_M_U9",
		 "GP32_LDUBP_GT_DR_AR_P_AR",
		 "GP32_LDUBP_GT_DR_AR_P_U9",
		 "GP32_LDUBP_GT_DR_AR_QM_AR",
		 "GP32_LDUBP_GT_DR_AR_QM_U5",
		 "GP32_LDUBP_GT_DR_AR_QP_AR",
		 "GP32_LDUBP_GT_DR_AR_QP_U5",
		 "GP32_LDUBP_GT_DR_P13_P_U15",
		 "GP32_LDUBP_GT_MD_DR_AR_BM_AR",
		 "GP32_LDUBP_GT_MD_DR_AR_BM_U5",
		 "GP32_LDUBP_GT_MD_DR_AR_BP_AR",
		 "GP32_LDUBP_GT_MD_DR_AR_BP_U5",
		 "GP32_LDUBP_GT_MD_DR_AR_M_AR",
		 "GP32_LDUBP_GT_MD_DR_AR_M_U5",
		 "GP32_LDUBP_GT_MD_DR_AR_P_AR",
		 "GP32_LDUBP_GT_MD_DR_AR_P_U5",
		 "GP32_LDUBP_GT_MD_DR_AR_QM_AR",
		 "GP32_LDUBP_GT_MD_DR_AR_QM_U5",
		 "GP32_LDUBP_GT_MD_DR_AR_QP_AR",
		 "GP32_LDUBP_GT_MD_DR_AR_QP_U5",
		 "GP32_LDUB_GT_DR_AR_BM_AR",
		 "GP32_LDUB_GT_DR_AR_BM_U5",
		 "GP32_LDUB_GT_DR_AR_BP_AR",
		 "GP32_LDUB_GT_DR_AR_BP_U5",
		 "GP32_LDUB_GT_DR_AR_MQ_U5",
		 "GP32_LDUB_GT_DR_AR_M_AR",
		 "GP32_LDUB_GT_DR_AR_M_U9",
		 "GP32_LDUB_GT_DR_AR_P_AR",
		 "GP32_LDUB_GT_DR_AR_P_U9",
		 "GP32_LDUB_GT_DR_AR_QM_AR",
		 "GP32_LDUB_GT_DR_AR_QM_U5",
		 "GP32_LDUB_GT_DR_AR_QP_AR",
		 "GP32_LDUB_GT_DR_AR_QP_U5",
		 "GP32_LDUB_GT_DR_P13_P_U15",
		 "GP32_LDUB_GT_MD_DR_AR_BM_AR",
		 "GP32_LDUB_GT_MD_DR_AR_BM_U5",
		 "GP32_LDUB_GT_MD_DR_AR_BP_AR",
		 "GP32_LDUB_GT_MD_DR_AR_BP_U5",
		 "GP32_LDUB_GT_MD_DR_AR_M_AR",
		 "GP32_LDUB_GT_MD_DR_AR_M_U5",
		 "GP32_LDUB_GT_MD_DR_AR_P_AR",
		 "GP32_LDUB_GT_MD_DR_AR_P_U5",
		 "GP32_LDUB_GT_MD_DR_AR_QM_AR",
		 "GP32_LDUB_GT_MD_DR_AR_QM_U5",
		 "GP32_LDUB_GT_MD_DR_AR_QP_AR",
		 "GP32_LDUB_GT_MD_DR_AR_QP_U5",
		 "GP32_LDUH_GT_DR_AR_BM_AR",
		 "GP32_LDUH_GT_DR_AR_BM_U5",
		 "GP32_LDUH_GT_DR_AR_BP_AR",
		 "GP32_LDUH_GT_DR_AR_BP_U5",
		 "GP32_LDUH_GT_DR_AR_MQ_U5",
		 "GP32_LDUH_GT_DR_AR_M_AR",
		 "GP32_LDUH_GT_DR_AR_M_U9",
		 "GP32_LDUH_GT_DR_AR_P_AR",
		 "GP32_LDUH_GT_DR_AR_P_U9",
		 "GP32_LDUH_GT_DR_AR_QM_AR",
		 "GP32_LDUH_GT_DR_AR_QM_U5",
		 "GP32_LDUH_GT_DR_AR_QP_AR",
		 "GP32_LDUH_GT_DR_AR_QP_U5",
		 "GP32_LDUH_GT_DR_P13_P_U15",
		 "GP32_LDUH_GT_MD_DR_AR_BM_AR",
		 "GP32_LDUH_GT_MD_DR_AR_BM_U5",
		 "GP32_LDUH_GT_MD_DR_AR_BP_AR",
		 "GP32_LDUH_GT_MD_DR_AR_BP_U5",
		 "GP32_LDUH_GT_MD_DR_AR_M_AR",
		 "GP32_LDUH_GT_MD_DR_AR_M_U5",
		 "GP32_LDUH_GT_MD_DR_AR_P_AR",
		 "GP32_LDUH_GT_MD_DR_AR_P_U5",
		 "GP32_LDUH_GT_MD_DR_AR_QM_AR",
		 "GP32_LDUH_GT_MD_DR_AR_QM_U5",
		 "GP32_LDUH_GT_MD_DR_AR_QP_AR",
		 "GP32_LDUH_GT_MD_DR_AR_QP_U5",
		 "GP32_LDUW_GT_DR_AR_BM_AR",
		 "GP32_LDUW_GT_DR_AR_BM_U5",
		 "GP32_LDUW_GT_DR_AR_BP_AR",
		 "GP32_LDUW_GT_DR_AR_BP_U5",
		 "GP32_LDUW_GT_DR_AR_MQ_U5",
		 "GP32_LDUW_GT_DR_AR_M_AR",
		 "GP32_LDUW_GT_DR_AR_M_U9",
		 "GP32_LDUW_GT_DR_AR_P_AR",
		 "GP32_LDUW_GT_DR_AR_P_U9",
		 "GP32_LDUW_GT_DR_AR_QM_AR",
		 "GP32_LDUW_GT_DR_AR_QM_U5",
		 "GP32_LDUW_GT_DR_AR_QP_AR",
		 "GP32_LDUW_GT_DR_AR_QP_U5",
		 "GP32_LDUW_GT_DR_P13_P_U15",
		 "GP32_LDUW_GT_MD_DR_AR_BM_AR",
		 "GP32_LDUW_GT_MD_DR_AR_BM_U5",
		 "GP32_LDUW_GT_MD_DR_AR_BP_AR",
		 "GP32_LDUW_GT_MD_DR_AR_BP_U5",
		 "GP32_LDUW_GT_MD_DR_AR_M_AR",
		 "GP32_LDUW_GT_MD_DR_AR_M_U5",
		 "GP32_LDUW_GT_MD_DR_AR_P_AR",
		 "GP32_LDUW_GT_MD_DR_AR_P_U5",
		 "GP32_LDUW_GT_MD_DR_AR_QM_AR",
		 "GP32_LDUW_GT_MD_DR_AR_QM_U5",
		 "GP32_LDUW_GT_MD_DR_AR_QP_AR",
		 "GP32_LDUW_GT_MD_DR_AR_QP_U5",
		 "GP32_LDW_GT_DR_AR_BM_AR",
		 "GP32_LDW_GT_DR_AR_BM_U5",
		 "GP32_LDW_GT_DR_AR_BP_AR",
		 "GP32_LDW_GT_DR_AR_BP_U5",
		 "GP32_LDW_GT_DR_AR_MQ_U5",
		 "GP32_LDW_GT_DR_AR_M_AR",
		 "GP32_LDW_GT_DR_AR_M_U9",
		 "GP32_LDW_GT_DR_AR_P_AR",
		 "GP32_LDW_GT_DR_AR_P_U9",
		 "GP32_LDW_GT_DR_AR_QM_AR",
		 "GP32_LDW_GT_DR_AR_QM_U5",
		 "GP32_LDW_GT_DR_AR_QP_AR",
		 "GP32_LDW_GT_DR_AR_QP_U5",
		 "GP32_LDW_GT_DR_P13_P_U15",
		 "GP32_LDW_GT_MD_DR_AR_BM_AR",
		 "GP32_LDW_GT_MD_DR_AR_BM_U5",
		 "GP32_LDW_GT_MD_DR_AR_BP_AR",
		 "GP32_LDW_GT_MD_DR_AR_BP_U5",
		 "GP32_LDW_GT_MD_DR_AR_M_AR",
		 "GP32_LDW_GT_MD_DR_AR_M_U5",
		 "GP32_LDW_GT_MD_DR_AR_P_AR",
		 "GP32_LDW_GT_MD_DR_AR_P_U5",
		 "GP32_LDW_GT_MD_DR_AR_QM_AR",
		 "GP32_LDW_GT_MD_DR_AR_QM_U5",
		 "GP32_LDW_GT_MD_DR_AR_QP_AR",
		 "GP32_LDW_GT_MD_DR_AR_QP_U5",
		 "GP32_LEA_GT_BR_AR_AR",
		 "GP32_LEEINS_GT_BR_DR_DR_DR",
		 "GP32_LEESUB_GT_BR_DR_DR_DR",
		 "GP32_LEE_GT_BR_DR_DR",
		 "GP32_LEE_GT_BR_DR_U8",
		 "GP32_LEPINS_GT_BR_DR_DR_DR",
		 "GP32_LEPSUBC_GT_BR_DR_DR_DR",
		 "GP32_LEPSUB_GT_BR_DR_DR_DR",
		 "GP32_LEP_GT_BR_DR_DR",
		 "GP32_LEP_GT_BR_DR_U8",
		 "GP32_LEUEINS_GT_BR_DR_DR_DR",
		 "GP32_LEUESUB_GT_BR_DR_DR_DR",
		 "GP32_LEUE_GT_BR_DR_DR",
		 "GP32_LEUE_GT_BR_DR_U8",
		 "GP32_LEUPINS_GT_BR_DR_DR_DR",
		 "GP32_LEUPSUB_GT_BR_DR_DR_DR",
		 "GP32_LEUP_GT_BR_DR_DR",
		 "GP32_LEUP_GT_BR_DR_U8",
		 "GP32_LEUWINS_GT_BR_DR_DR_DR",
		 "GP32_LEUWSUB_GT_BR_DR_DR_DR",
		 "GP32_LEUW_GT_BR_DR_DR",
		 "GP32_LEUW_GT_BR_DR_U8",
		 "GP32_LEWINS_GT_BR_DR_DR_DR",
		 "GP32_LEWSUBC_GT_BR_DR_DR_DR",
		 "GP32_LEWSUB_GT_BR_DR_DR_DR",
		 "GP32_LEW_GT_BR_DR_DR",
		 "GP32_LEW_GT_BR_DR_U8",
		 "GP32_LFR_GT_AR_BM_AR",
		 "GP32_LFR_GT_AR_BM_U5",
		 "GP32_LFR_GT_AR_BP_AR",
		 "GP32_LFR_GT_AR_BP_U5",
		 "GP32_LFR_GT_AR_MQ_U5",
		 "GP32_LFR_GT_AR_M_AR",
		 "GP32_LFR_GT_AR_M_U9",
		 "GP32_LFR_GT_AR_P_AR",
		 "GP32_LFR_GT_AR_P_U9",
		 "GP32_LFR_GT_AR_QM_AR",
		 "GP32_LFR_GT_AR_QM_U5",
		 "GP32_LFR_GT_AR_QP_AR",
		 "GP32_LFR_GT_AR_QP_U5",
		 "GP32_LFR_GT_MD_AR_BM_AR",
		 "GP32_LFR_GT_MD_AR_BM_U5",
		 "GP32_LFR_GT_MD_AR_BP_AR",
		 "GP32_LFR_GT_MD_AR_BP_U5",
		 "GP32_LFR_GT_MD_AR_M_AR",
		 "GP32_LFR_GT_MD_AR_M_U5",
		 "GP32_LFR_GT_MD_AR_P_AR",
		 "GP32_LFR_GT_MD_AR_P_U5",
		 "GP32_LFR_GT_MD_AR_QM_AR",
		 "GP32_LFR_GT_MD_AR_QM_U5",
		 "GP32_LFR_GT_MD_AR_QP_AR",
		 "GP32_LFR_GT_MD_AR_QP_U5",
		 "GP32_LFR_GT_P13_P_U15",
		 "GP32_LGR_GT_AR_BM_AR",
		 "GP32_LGR_GT_AR_BM_U5",
		 "GP32_LGR_GT_AR_BP_AR",
		 "GP32_LGR_GT_AR_BP_U5",
		 "GP32_LGR_GT_AR_MQ_U5",
		 "GP32_LGR_GT_AR_M_AR",
		 "GP32_LGR_GT_AR_M_U9",
		 "GP32_LGR_GT_AR_P_AR",
		 "GP32_LGR_GT_AR_P_U9",
		 "GP32_LGR_GT_AR_QM_AR",
		 "GP32_LGR_GT_AR_QM_U5",
		 "GP32_LGR_GT_AR_QP_AR",
		 "GP32_LGR_GT_AR_QP_U5",
		 "GP32_LGR_GT_MD_AR_BM_AR",
		 "GP32_LGR_GT_MD_AR_BM_U5",
		 "GP32_LGR_GT_MD_AR_BP_AR",
		 "GP32_LGR_GT_MD_AR_BP_U5",
		 "GP32_LGR_GT_MD_AR_M_AR",
		 "GP32_LGR_GT_MD_AR_M_U5",
		 "GP32_LGR_GT_MD_AR_P_AR",
		 "GP32_LGR_GT_MD_AR_P_U5",
		 "GP32_LGR_GT_MD_AR_QM_AR",
		 "GP32_LGR_GT_MD_AR_QM_U5",
		 "GP32_LGR_GT_MD_AR_QP_AR",
		 "GP32_LGR_GT_MD_AR_QP_U5",
		 "GP32_LGR_GT_P13_P_U15",
		 "GP32_LINK_GT",
		 "GP32_LOCW_GT_DR_DR",
		 "GP32_LOOPDIS",
		 "GP32_LOOPENA",
		 "GP32_LTA_GT_BR_AR_AR",
		 "GP32_LTEINS_GT_BR_DR_DR_DR",
		 "GP32_LTESUB_GT_BR_DR_DR_DR",
		 "GP32_LTE_GT_BR_DR_DR",
		 "GP32_LTE_GT_BR_DR_U8",
		 "GP32_LTPINS_GT_BR_DR_DR_DR",
		 "GP32_LTPSUBC_GT_BR_DR_DR_DR",
		 "GP32_LTPSUB_GT_BR_DR_DR_DR",
		 "GP32_LTP_GT_BR_DR_DR",
		 "GP32_LTP_GT_BR_DR_U8",
		 "GP32_LTUEINS_GT_BR_DR_DR_DR",
		 "GP32_LTUESUB_GT_BR_DR_DR_DR",
		 "GP32_LTUE_GT_BR_DR_DR",
		 "GP32_LTUE_GT_BR_DR_U8",
		 "GP32_LTUPINS_GT_BR_DR_DR_DR",
		 "GP32_LTUPSUB_GT_BR_DR_DR_DR",
		 "GP32_LTUP_GT_BR_DR_DR",
		 "GP32_LTUP_GT_BR_DR_U8",
		 "GP32_LTUWINS_GT_BR_DR_DR_DR",
		 "GP32_LTUWSUB_GT_BR_DR_DR_DR",
		 "GP32_LTUW_GT_BR_DR_DR",
		 "GP32_LTUW_GT_BR_DR_U8",
		 "GP32_LTWINS_GT_BR_DR_DR_DR",
		 "GP32_LTWSUBC_GT_BR_DR_DR_DR",
		 "GP32_LTWSUB_GT_BR_DR_DR_DR",
		 "GP32_LTW_GT_BR_DR_DR",
		 "GP32_LTW_GT_BR_DR_U8",
		 "GP32_LZCW_GT_DR_DR",
		 "GP32_MAFCHH_GT_DR_DR_DR_DR",
		 "GP32_MAFCHL_GT_DR_DR_DR_DR",
		 "GP32_MAFCLH_GT_DR_DR_DR_DR",
		 "GP32_MAFCLL_GT_DR_DR_DR_DR",
		 "GP32_MAFHH_GT_DR_DR_DR_DR",
		 "GP32_MAFHL_GT_DR_DR_DR_DR",
		 "GP32_MAFLH_GT_DR_DR_DR_DR",
		 "GP32_MAFLL_GT_DR_DR_DR_DR",
		 "GP32_MAFRCHH_GT_DR_DR_DR_DR",
		 "GP32_MAFRCHL_GT_DR_DR_DR_DR",
		 "GP32_MAFRCLH_GT_DR_DR_DR_DR",
		 "GP32_MAFRCLL_GT_DR_DR_DR_DR",
		 "GP32_MAFRHH_GT_DR_DR_DR_DR",
		 "GP32_MAFRHL_GT_DR_DR_DR_DR",
		 "GP32_MAFRLH_GT_DR_DR_DR_DR",
		 "GP32_MAFRLL_GT_DR_DR_DR_DR",
		 "GP32_MAKEA_GT_AR_S16",
		 "GP32_MAKEBA_GT_AR_U32",
		 "GP32_MAKEB_GT_DR_S32",
		 "GP32_MAKEC_GT_CRL_P3",
		 "GP32_MAKEC_GT_CRL_P3_U16",
		 "GP32_MAKEC_GT_CRL_U16",
		 "GP32_MAKEF_GT_DR_S16",
		 "GP32_MAKEK_GT_DR_S40",
		 "GP32_MAKEPR_GT_S21",
		 "GP32_MAKEP_GT_DR_S16",
		 "GP32_MAKE_GT_DR_S16",
		 "GP32_MASK_GT_DR_DR_DR_DR",
		 "GP32_MASSHH_GT_DR_DR_DR_DR",
		 "GP32_MASSHL_GT_DR_DR_DR_DR",
		 "GP32_MASSLH_GT_DR_DR_DR_DR",
		 "GP32_MASSLL_GT_DR_DR_DR_DR",
		 "GP32_MASUHH_GT_DR_DR_DR_DR",
		 "GP32_MASUHL_GT_DR_DR_DR_DR",
		 "GP32_MASULH_GT_DR_DR_DR_DR",
		 "GP32_MASULL_GT_DR_DR_DR_DR",
		 "GP32_MAUSHH_GT_DR_DR_DR_DR",
		 "GP32_MAUSHL_GT_DR_DR_DR_DR",
		 "GP32_MAUSLH_GT_DR_DR_DR_DR",
		 "GP32_MAUSLL_GT_DR_DR_DR_DR",
		 "GP32_MAUUHH_GT_DR_DR_DR_DR",
		 "GP32_MAUUHL_GT_DR_DR_DR_DR",
		 "GP32_MAUULH_GT_DR_DR_DR_DR",
		 "GP32_MAUULL_GT_DR_DR_DR_DR",
		 "GP32_MOREA_GT_AR_U16",
		 "GP32_MORE_GT_DR_U16",
		 "GP32_MOVEA_GT_AR_AR",
		 "GP32_MOVEG_GT_BR_BR",
		 "GP32_MOVEHH_GT_DR_DR",
		 "GP32_MOVEHL_GT_DR_DR",
		 "GP32_MOVELH_GT_DR_DR",
		 "GP32_MOVELL_GT_DR_DR",
		 "GP32_MOVEP_GT_DR_DR",
		 "GP32_MOVE_GT_DR_DR",
		 "GP32_MPFCHH_GT_DR_DR_DR",
		 "GP32_MPFCHL_GT_DR_DR_DR",
		 "GP32_MPFCLH_GT_DR_DR_DR",
		 "GP32_MPFCLL_GT_DR_DR_DR",
		 "GP32_MPFHH_GT_DR_DR_DR",
		 "GP32_MPFHL_GT_DR_DR_DR",
		 "GP32_MPFLH_GT_DR_DR_DR",
		 "GP32_MPFLL_GT_DR_DR_DR",
		 "GP32_MPFRCHH_GT_DR_DR_DR",
		 "GP32_MPFRCHL_GT_DR_DR_DR",
		 "GP32_MPFRCLH_GT_DR_DR_DR",
		 "GP32_MPFRCLL_GT_DR_DR_DR",
		 "GP32_MPFRHH_GT_DR_DR_DR",
		 "GP32_MPFRHL_GT_DR_DR_DR",
		 "GP32_MPFRLH_GT_DR_DR_DR",
		 "GP32_MPFRLL_GT_DR_DR_DR",
		 "GP32_MPSSHH_GT_DR_DR_DR",
		 "GP32_MPSSHL_GT_DR_DR_DR",
		 "GP32_MPSSLH_GT_DR_DR_DR",
		 "GP32_MPSSLL_GT_DR_DR_DR",
		 "GP32_MPSUHH_GT_DR_DR_DR",
		 "GP32_MPSUHL_GT_DR_DR_DR",
		 "GP32_MPSULH_GT_DR_DR_DR",
		 "GP32_MPSULL_GT_DR_DR_DR",
		 "GP32_MPUSHH_GT_DR_DR_DR",
		 "GP32_MPUSHL_GT_DR_DR_DR",
		 "GP32_MPUSLH_GT_DR_DR_DR",
		 "GP32_MPUSLL_GT_DR_DR_DR",
		 "GP32_MPUUHH_GT_DR_DR_DR",
		 "GP32_MPUUHL_GT_DR_DR_DR",
		 "GP32_MPUULH_GT_DR_DR_DR",
		 "GP32_MPUULL_GT_DR_DR_DR",
		 "GP32_MSFCHH_GT_DR_DR_DR_DR",
		 "GP32_MSFCHL_GT_DR_DR_DR_DR",
		 "GP32_MSFCLH_GT_DR_DR_DR_DR",
		 "GP32_MSFCLL_GT_DR_DR_DR_DR",
		 "GP32_MSFHH_GT_DR_DR_DR_DR",
		 "GP32_MSFHL_GT_DR_DR_DR_DR",
		 "GP32_MSFLH_GT_DR_DR_DR_DR",
		 "GP32_MSFLL_GT_DR_DR_DR_DR",
		 "GP32_MSFRCHH_GT_DR_DR_DR_DR",
		 "GP32_MSFRCHL_GT_DR_DR_DR_DR",
		 "GP32_MSFRCLH_GT_DR_DR_DR_DR",
		 "GP32_MSFRCLL_GT_DR_DR_DR_DR",
		 "GP32_MSFRHH_GT_DR_DR_DR_DR",
		 "GP32_MSFRHL_GT_DR_DR_DR_DR",
		 "GP32_MSFRLH_GT_DR_DR_DR_DR",
		 "GP32_MSFRLL_GT_DR_DR_DR_DR",
		 "GP32_MSSSHH_GT_DR_DR_DR_DR",
		 "GP32_MSSSHL_GT_DR_DR_DR_DR",
		 "GP32_MSSSLH_GT_DR_DR_DR_DR",
		 "GP32_MSSSLL_GT_DR_DR_DR_DR",
		 "GP32_MSSUHH_GT_DR_DR_DR_DR",
		 "GP32_MSSUHL_GT_DR_DR_DR_DR",
		 "GP32_MSSULH_GT_DR_DR_DR_DR",
		 "GP32_MSSULL_GT_DR_DR_DR_DR",
		 "GP32_MSUSHH_GT_DR_DR_DR_DR",
		 "GP32_MSUSHL_GT_DR_DR_DR_DR",
		 "GP32_MSUSLH_GT_DR_DR_DR_DR",
		 "GP32_MSUSLL_GT_DR_DR_DR_DR",
		 "GP32_MSUUHH_GT_DR_DR_DR_DR",
		 "GP32_MSUUHL_GT_DR_DR_DR_DR",
		 "GP32_MSUULH_GT_DR_DR_DR_DR",
		 "GP32_MSUULL_GT_DR_DR_DR_DR",
		 "GP32_NANDG_GT_BR_BR_BR",
		 "GP32_NANDPG_GT_BR_BR_BR",
		 "GP32_NANDP_GT_DR_DR_DR",
		 "GP32_NAND_GT_DR_DR_DR",
		 "GP32_NEA_GT_BR_AR_AR",
		 "GP32_NEEINS_GT_BR_DR_DR_DR",
		 "GP32_NEESUB_GT_BR_DR_DR_DR",
		 "GP32_NEE_GT_BR_DR_DR",
		 "GP32_NEE_GT_BR_DR_U8",
		 "GP32_NEGCP_GT_DR_DR",
		 "GP32_NEGCW_GT_DR_DR",
		 "GP32_NEGP_GT_DR_DR",
		 "GP32_NEGUP_GT_DR_DR",
		 "GP32_NEGU_GT_DR_DR",
		 "GP32_NEG_GT_DR_DR",
		 "GP32_NEPINS_GT_BR_DR_DR_DR",
		 "GP32_NEPSUBC_GT_BR_DR_DR_DR",
		 "GP32_NEPSUB_GT_BR_DR_DR_DR",
		 "GP32_NEP_GT_BR_DR_DR",
		 "GP32_NEP_GT_BR_DR_U8",
		 "GP32_NEUEINS_GT_BR_DR_DR_DR",
		 "GP32_NEUESUB_GT_BR_DR_DR_DR",
		 "GP32_NEUE_GT_BR_DR_DR",
		 "GP32_NEUE_GT_BR_DR_U8",
		 "GP32_NEUPINS_GT_BR_DR_DR_DR",
		 "GP32_NEUPSUB_GT_BR_DR_DR_DR",
		 "GP32_NEUP_GT_BR_DR_DR",
		 "GP32_NEUP_GT_BR_DR_U8",
		 "GP32_NEUWINS_GT_BR_DR_DR_DR",
		 "GP32_NEUWSUB_GT_BR_DR_DR_DR",
		 "GP32_NEUW_GT_BR_DR_DR",
		 "GP32_NEUW_GT_BR_DR_U8",
		 "GP32_NEWINS_GT_BR_DR_DR_DR",
		 "GP32_NEWSUBC_GT_BR_DR_DR_DR",
		 "GP32_NEWSUB_GT_BR_DR_DR_DR",
		 "GP32_NEW_GT_BR_DR_DR",
		 "GP32_NEW_GT_BR_DR_U8",
		 "GP32_NOP",
		 "GP32_NORG_GT_BR_BR_BR",
		 "GP32_NORPG_GT_BR_BR_BR",
		 "GP32_NORP_GT_DR_DR_DR",
		 "GP32_NOR_GT_DR_DR_DR",
		 "GP32_NOTG_GT_BR",
		 "GP32_NOTG_GT_BR_BR",
		 "GP32_NOTPG_GT_BR_BR",
		 "GP32_NOT_GT_DR_DR",
		 "GP32_ORG_GT_BR_BR_BR",
		 "GP32_ORNG_GT_BR_BR_BR",
		 "GP32_ORNPG_GT_BR_BR_BR",
		 "GP32_ORNP_GT_DR_DR_DR",
		 "GP32_ORNP_GT_DR_DR_U8",
		 "GP32_ORNP_GT_DR_U8_DR",
		 "GP32_ORN_GT_DR_DR_DR",
		 "GP32_ORN_GT_DR_DR_U8",
		 "GP32_ORN_GT_DR_U8_DR",
		 "GP32_ORPG_GT_BR_BR_BR",
		 "GP32_ORP_GT_DR_DR_DR",
		 "GP32_ORP_GT_DR_DR_U8",
		 "GP32_OR_GT_DR_DR_DR",
		 "GP32_OR_GT_DR_DR_U8",
		 "GP32_POPRTE_RSET",
		 "GP32_POPRTE_U20",
		 "GP32_POPRTS_RSET",
		 "GP32_POPRTS_U20",
		 "GP32_POP_RSET",
		 "GP32_POP_U20",
		 "GP32_PRIORE_GT_DR_DR",
		 "GP32_PRIORW_GT_DR_DR",
		 "GP32_PUSH_RSET",
		 "GP32_PUSH_U20",
		 "GP32_RND2CCW_GT_DR_DR",
		 "GP32_RND2C_GT_DR_DR",
		 "GP32_RNDCVCW_GT_DR_DR",
		 "GP32_RNDCV_GT_DR_DR",
		 "GP32_RTE",
		 "GP32_RTS_GT",
		 "GP32_SAH_GT_AR_BM_AR_AR",
		 "GP32_SAH_GT_AR_BM_U5_AR",
		 "GP32_SAH_GT_AR_BP_AR_AR",
		 "GP32_SAH_GT_AR_BP_U5_AR",
		 "GP32_SAH_GT_AR_MQ_U5_AR",
		 "GP32_SAH_GT_AR_M_AR_AR",
		 "GP32_SAH_GT_AR_M_U9_AR",
		 "GP32_SAH_GT_AR_P_AR_AR",
		 "GP32_SAH_GT_AR_P_U9_AR",
		 "GP32_SAH_GT_AR_QM_AR_AR",
		 "GP32_SAH_GT_AR_QM_U5_AR",
		 "GP32_SAH_GT_AR_QP_AR_AR",
		 "GP32_SAH_GT_AR_QP_U5_AR",
		 "GP32_SAH_GT_MD_AR_BM_AR_AR",
		 "GP32_SAH_GT_MD_AR_BM_U5_AR",
		 "GP32_SAH_GT_MD_AR_BP_AR_AR",
		 "GP32_SAH_GT_MD_AR_BP_U5_AR",
		 "GP32_SAH_GT_MD_AR_M_AR_AR",
		 "GP32_SAH_GT_MD_AR_M_U5_AR",
		 "GP32_SAH_GT_MD_AR_P_AR_AR",
		 "GP32_SAH_GT_MD_AR_P_U5_AR",
		 "GP32_SAH_GT_MD_AR_QM_AR_AR",
		 "GP32_SAH_GT_MD_AR_QM_U5_AR",
		 "GP32_SAH_GT_MD_AR_QP_AR_AR",
		 "GP32_SAH_GT_MD_AR_QP_U5_AR",
		 "GP32_SAH_GT_P13_P_U15_AR",
		 "GP32_SAW_GT_AR_BM_AR_AR",
		 "GP32_SAW_GT_AR_BM_U5_AR",
		 "GP32_SAW_GT_AR_BP_AR_AR",
		 "GP32_SAW_GT_AR_BP_U5_AR",
		 "GP32_SAW_GT_AR_MQ_U5_AR",
		 "GP32_SAW_GT_AR_M_AR_AR",
		 "GP32_SAW_GT_AR_M_U9_AR",
		 "GP32_SAW_GT_AR_P_AR_AR",
		 "GP32_SAW_GT_AR_P_U9_AR",
		 "GP32_SAW_GT_AR_QM_AR_AR",
		 "GP32_SAW_GT_AR_QM_U5_AR",
		 "GP32_SAW_GT_AR_QP_AR_AR",
		 "GP32_SAW_GT_AR_QP_U5_AR",
		 "GP32_SAW_GT_MD_AR_BM_AR_AR",
		 "GP32_SAW_GT_MD_AR_BM_U5_AR",
		 "GP32_SAW_GT_MD_AR_BP_AR_AR",
		 "GP32_SAW_GT_MD_AR_BP_U5_AR",
		 "GP32_SAW_GT_MD_AR_M_AR_AR",
		 "GP32_SAW_GT_MD_AR_M_U5_AR",
		 "GP32_SAW_GT_MD_AR_P_AR_AR",
		 "GP32_SAW_GT_MD_AR_P_U5_AR",
		 "GP32_SAW_GT_MD_AR_QM_AR_AR",
		 "GP32_SAW_GT_MD_AR_QM_U5_AR",
		 "GP32_SAW_GT_MD_AR_QP_AR_AR",
		 "GP32_SAW_GT_MD_AR_QP_U5_AR",
		 "GP32_SAW_GT_P13_P_U15_AR",
		 "GP32_SCW_GT_AR_BM_AR_CRH",
		 "GP32_SCW_GT_AR_BM_AR_CRL",
		 "GP32_SCW_GT_AR_BM_U5_CRH",
		 "GP32_SCW_GT_AR_BM_U5_CRL",
		 "GP32_SCW_GT_AR_BP_AR_CRH",
		 "GP32_SCW_GT_AR_BP_AR_CRL",
		 "GP32_SCW_GT_AR_BP_U5_CRH",
		 "GP32_SCW_GT_AR_BP_U5_CRL",
		 "GP32_SCW_GT_AR_MQ_U5_CRH",
		 "GP32_SCW_GT_AR_MQ_U5_CRL",
		 "GP32_SCW_GT_AR_M_AR_CRH",
		 "GP32_SCW_GT_AR_M_AR_CRL",
		 "GP32_SCW_GT_AR_M_U9_CRH",
		 "GP32_SCW_GT_AR_M_U9_CRL",
		 "GP32_SCW_GT_AR_P_AR_CRH",
		 "GP32_SCW_GT_AR_P_AR_CRL",
		 "GP32_SCW_GT_AR_P_U9_CRH",
		 "GP32_SCW_GT_AR_P_U9_CRL",
		 "GP32_SCW_GT_AR_QM_AR_CRH",
		 "GP32_SCW_GT_AR_QM_AR_CRL",
		 "GP32_SCW_GT_AR_QM_U5_CRH",
		 "GP32_SCW_GT_AR_QM_U5_CRL",
		 "GP32_SCW_GT_AR_QP_AR_CRH",
		 "GP32_SCW_GT_AR_QP_AR_CRL",
		 "GP32_SCW_GT_AR_QP_U5_CRH",
		 "GP32_SCW_GT_AR_QP_U5_CRL",
		 "GP32_SCW_GT_MD_AR_BM_AR_CRH",
		 "GP32_SCW_GT_MD_AR_BM_AR_CRL",
		 "GP32_SCW_GT_MD_AR_BM_U5_CRH",
		 "GP32_SCW_GT_MD_AR_BM_U5_CRL",
		 "GP32_SCW_GT_MD_AR_BP_AR_CRH",
		 "GP32_SCW_GT_MD_AR_BP_AR_CRL",
		 "GP32_SCW_GT_MD_AR_BP_U5_CRH",
		 "GP32_SCW_GT_MD_AR_BP_U5_CRL",
		 "GP32_SCW_GT_MD_AR_M_AR_CRH",
		 "GP32_SCW_GT_MD_AR_M_AR_CRL",
		 "GP32_SCW_GT_MD_AR_M_U5_CRH",
		 "GP32_SCW_GT_MD_AR_M_U5_CRL",
		 "GP32_SCW_GT_MD_AR_P_AR_CRH",
		 "GP32_SCW_GT_MD_AR_P_AR_CRL",
		 "GP32_SCW_GT_MD_AR_P_U5_CRH",
		 "GP32_SCW_GT_MD_AR_P_U5_CRL",
		 "GP32_SCW_GT_MD_AR_QM_AR_CRH",
		 "GP32_SCW_GT_MD_AR_QM_AR_CRL",
		 "GP32_SCW_GT_MD_AR_QM_U5_CRH",
		 "GP32_SCW_GT_MD_AR_QM_U5_CRL",
		 "GP32_SCW_GT_MD_AR_QP_AR_CRH",
		 "GP32_SCW_GT_MD_AR_QP_AR_CRL",
		 "GP32_SCW_GT_MD_AR_QP_U5_CRH",
		 "GP32_SCW_GT_MD_AR_QP_U5_CRL",
		 "GP32_SCW_GT_P13_P_U15_CRH",
		 "GP32_SCW_GT_P13_P_U15_CRL",
		 "GP32_SDBP_GT_AR_BM_AR_DR",
		 "GP32_SDBP_GT_AR_BM_U5_DR",
		 "GP32_SDBP_GT_AR_BP_AR_DR",
		 "GP32_SDBP_GT_AR_BP_U5_DR",
		 "GP32_SDBP_GT_AR_MQ_U5_DR",
		 "GP32_SDBP_GT_AR_M_AR_DR",
		 "GP32_SDBP_GT_AR_M_U9_DR",
		 "GP32_SDBP_GT_AR_P_AR_DR",
		 "GP32_SDBP_GT_AR_P_U9_DR",
		 "GP32_SDBP_GT_AR_QM_AR_DR",
		 "GP32_SDBP_GT_AR_QM_U5_DR",
		 "GP32_SDBP_GT_AR_QP_AR_DR",
		 "GP32_SDBP_GT_AR_QP_U5_DR",
		 "GP32_SDBP_GT_MD_AR_BM_AR_DR",
		 "GP32_SDBP_GT_MD_AR_BM_U5_DR",
		 "GP32_SDBP_GT_MD_AR_BP_AR_DR",
		 "GP32_SDBP_GT_MD_AR_BP_U5_DR",
		 "GP32_SDBP_GT_MD_AR_M_AR_DR",
		 "GP32_SDBP_GT_MD_AR_M_U5_DR",
		 "GP32_SDBP_GT_MD_AR_P_AR_DR",
		 "GP32_SDBP_GT_MD_AR_P_U5_DR",
		 "GP32_SDBP_GT_MD_AR_QM_AR_DR",
		 "GP32_SDBP_GT_MD_AR_QM_U5_DR",
		 "GP32_SDBP_GT_MD_AR_QP_AR_DR",
		 "GP32_SDBP_GT_MD_AR_QP_U5_DR",
		 "GP32_SDBP_GT_P13_P_U15_DR",
		 "GP32_SDBSW_GT_AR_BM_AR_DR",
		 "GP32_SDBSW_GT_AR_BM_U5_DR",
		 "GP32_SDBSW_GT_AR_BP_AR_DR",
		 "GP32_SDBSW_GT_AR_BP_U5_DR",
		 "GP32_SDBSW_GT_AR_MQ_U5_DR",
		 "GP32_SDBSW_GT_AR_M_AR_DR",
		 "GP32_SDBSW_GT_AR_M_U9_DR",
		 "GP32_SDBSW_GT_AR_P_AR_DR",
		 "GP32_SDBSW_GT_AR_P_U9_DR",
		 "GP32_SDBSW_GT_AR_QM_AR_DR",
		 "GP32_SDBSW_GT_AR_QM_U5_DR",
		 "GP32_SDBSW_GT_AR_QP_AR_DR",
		 "GP32_SDBSW_GT_AR_QP_U5_DR",
		 "GP32_SDBSW_GT_MD_AR_BM_AR_DR",
		 "GP32_SDBSW_GT_MD_AR_BM_U5_DR",
		 "GP32_SDBSW_GT_MD_AR_BP_AR_DR",
		 "GP32_SDBSW_GT_MD_AR_BP_U5_DR",
		 "GP32_SDBSW_GT_MD_AR_M_AR_DR",
		 "GP32_SDBSW_GT_MD_AR_M_U5_DR",
		 "GP32_SDBSW_GT_MD_AR_P_AR_DR",
		 "GP32_SDBSW_GT_MD_AR_P_U5_DR",
		 "GP32_SDBSW_GT_MD_AR_QM_AR_DR",
		 "GP32_SDBSW_GT_MD_AR_QM_U5_DR",
		 "GP32_SDBSW_GT_MD_AR_QP_AR_DR",
		 "GP32_SDBSW_GT_MD_AR_QP_U5_DR",
		 "GP32_SDBSW_GT_P13_P_U15_DR",
		 "GP32_SDB_GT_AR_BM_AR_DR",
		 "GP32_SDB_GT_AR_BM_U5_DR",
		 "GP32_SDB_GT_AR_BP_AR_DR",
		 "GP32_SDB_GT_AR_BP_U5_DR",
		 "GP32_SDB_GT_AR_MQ_U5_DR",
		 "GP32_SDB_GT_AR_M_AR_DR",
		 "GP32_SDB_GT_AR_M_U9_DR",
		 "GP32_SDB_GT_AR_P_AR_DR",
		 "GP32_SDB_GT_AR_P_U9_DR",
		 "GP32_SDB_GT_AR_QM_AR_DR",
		 "GP32_SDB_GT_AR_QM_U5_DR",
		 "GP32_SDB_GT_AR_QP_AR_DR",
		 "GP32_SDB_GT_AR_QP_U5_DR",
		 "GP32_SDB_GT_MD_AR_BM_AR_DR",
		 "GP32_SDB_GT_MD_AR_BM_U5_DR",
		 "GP32_SDB_GT_MD_AR_BP_AR_DR",
		 "GP32_SDB_GT_MD_AR_BP_U5_DR",
		 "GP32_SDB_GT_MD_AR_M_AR_DR",
		 "GP32_SDB_GT_MD_AR_M_U5_DR",
		 "GP32_SDB_GT_MD_AR_P_AR_DR",
		 "GP32_SDB_GT_MD_AR_P_U5_DR",
		 "GP32_SDB_GT_MD_AR_QM_AR_DR",
		 "GP32_SDB_GT_MD_AR_QM_U5_DR",
		 "GP32_SDB_GT_MD_AR_QP_AR_DR",
		 "GP32_SDB_GT_MD_AR_QP_U5_DR",
		 "GP32_SDB_GT_P13_P_U15_DR",
		 "GP32_SDEW_GT_AR_BM_AR_DR",
		 "GP32_SDEW_GT_AR_BM_U5_DR",
		 "GP32_SDEW_GT_AR_BP_AR_DR",
		 "GP32_SDEW_GT_AR_BP_U5_DR",
		 "GP32_SDEW_GT_AR_MQ_U5_DR",
		 "GP32_SDEW_GT_AR_M_AR_DR",
		 "GP32_SDEW_GT_AR_M_U9_DR",
		 "GP32_SDEW_GT_AR_P_AR_DR",
		 "GP32_SDEW_GT_AR_P_U9_DR",
		 "GP32_SDEW_GT_AR_QM_AR_DR",
		 "GP32_SDEW_GT_AR_QM_U5_DR",
		 "GP32_SDEW_GT_AR_QP_AR_DR",
		 "GP32_SDEW_GT_AR_QP_U5_DR",
		 "GP32_SDEW_GT_MD_AR_BM_AR_DR",
		 "GP32_SDEW_GT_MD_AR_BM_U5_DR",
		 "GP32_SDEW_GT_MD_AR_BP_AR_DR",
		 "GP32_SDEW_GT_MD_AR_BP_U5_DR",
		 "GP32_SDEW_GT_MD_AR_M_AR_DR",
		 "GP32_SDEW_GT_MD_AR_M_U5_DR",
		 "GP32_SDEW_GT_MD_AR_P_AR_DR",
		 "GP32_SDEW_GT_MD_AR_P_U5_DR",
		 "GP32_SDEW_GT_MD_AR_QM_AR_DR",
		 "GP32_SDEW_GT_MD_AR_QM_U5_DR",
		 "GP32_SDEW_GT_MD_AR_QP_AR_DR",
		 "GP32_SDEW_GT_MD_AR_QP_U5_DR",
		 "GP32_SDEW_GT_P13_P_U15_DR",
		 "GP32_SDF_GT_AR_BM_AR_DR",
		 "GP32_SDF_GT_AR_BM_U5_DR",
		 "GP32_SDF_GT_AR_BP_AR_DR",
		 "GP32_SDF_GT_AR_BP_U5_DR",
		 "GP32_SDF_GT_AR_MQ_U5_DR",
		 "GP32_SDF_GT_AR_M_AR_DR",
		 "GP32_SDF_GT_AR_M_U9_DR",
		 "GP32_SDF_GT_AR_P_AR_DR",
		 "GP32_SDF_GT_AR_P_U9_DR",
		 "GP32_SDF_GT_AR_QM_AR_DR",
		 "GP32_SDF_GT_AR_QM_U5_DR",
		 "GP32_SDF_GT_AR_QP_AR_DR",
		 "GP32_SDF_GT_AR_QP_U5_DR",
		 "GP32_SDF_GT_MD_AR_BM_AR_DR",
		 "GP32_SDF_GT_MD_AR_BM_U5_DR",
		 "GP32_SDF_GT_MD_AR_BP_AR_DR",
		 "GP32_SDF_GT_MD_AR_BP_U5_DR",
		 "GP32_SDF_GT_MD_AR_M_AR_DR",
		 "GP32_SDF_GT_MD_AR_M_U5_DR",
		 "GP32_SDF_GT_MD_AR_P_AR_DR",
		 "GP32_SDF_GT_MD_AR_P_U5_DR",
		 "GP32_SDF_GT_MD_AR_QM_AR_DR",
		 "GP32_SDF_GT_MD_AR_QM_U5_DR",
		 "GP32_SDF_GT_MD_AR_QP_AR_DR",
		 "GP32_SDF_GT_MD_AR_QP_U5_DR",
		 "GP32_SDF_GT_P13_P_U15_DR",
		 "GP32_SDHSW_GT_AR_BM_AR_DR",
		 "GP32_SDHSW_GT_AR_BM_U5_DR",
		 "GP32_SDHSW_GT_AR_BP_AR_DR",
		 "GP32_SDHSW_GT_AR_BP_U5_DR",
		 "GP32_SDHSW_GT_AR_MQ_U5_DR",
		 "GP32_SDHSW_GT_AR_M_AR_DR",
		 "GP32_SDHSW_GT_AR_M_U9_DR",
		 "GP32_SDHSW_GT_AR_P_AR_DR",
		 "GP32_SDHSW_GT_AR_P_U9_DR",
		 "GP32_SDHSW_GT_AR_QM_AR_DR",
		 "GP32_SDHSW_GT_AR_QM_U5_DR",
		 "GP32_SDHSW_GT_AR_QP_AR_DR",
		 "GP32_SDHSW_GT_AR_QP_U5_DR",
		 "GP32_SDHSW_GT_MD_AR_BM_AR_DR",
		 "GP32_SDHSW_GT_MD_AR_BM_U5_DR",
		 "GP32_SDHSW_GT_MD_AR_BP_AR_DR",
		 "GP32_SDHSW_GT_MD_AR_BP_U5_DR",
		 "GP32_SDHSW_GT_MD_AR_M_AR_DR",
		 "GP32_SDHSW_GT_MD_AR_M_U5_DR",
		 "GP32_SDHSW_GT_MD_AR_P_AR_DR",
		 "GP32_SDHSW_GT_MD_AR_P_U5_DR",
		 "GP32_SDHSW_GT_MD_AR_QM_AR_DR",
		 "GP32_SDHSW_GT_MD_AR_QM_U5_DR",
		 "GP32_SDHSW_GT_MD_AR_QP_AR_DR",
		 "GP32_SDHSW_GT_MD_AR_QP_U5_DR",
		 "GP32_SDHSW_GT_P13_P_U15_DR",
		 "GP32_SDH_GT_AR_BM_AR_DR",
		 "GP32_SDH_GT_AR_BM_U5_DR",
		 "GP32_SDH_GT_AR_BP_AR_DR",
		 "GP32_SDH_GT_AR_BP_U5_DR",
		 "GP32_SDH_GT_AR_MQ_U5_DR",
		 "GP32_SDH_GT_AR_M_AR_DR",
		 "GP32_SDH_GT_AR_M_U9_DR",
		 "GP32_SDH_GT_AR_P_AR_DR",
		 "GP32_SDH_GT_AR_P_U9_DR",
		 "GP32_SDH_GT_AR_QM_AR_DR",
		 "GP32_SDH_GT_AR_QM_U5_DR",
		 "GP32_SDH_GT_AR_QP_AR_DR",
		 "GP32_SDH_GT_AR_QP_U5_DR",
		 "GP32_SDH_GT_MD_AR_BM_AR_DR",
		 "GP32_SDH_GT_MD_AR_BM_U5_DR",
		 "GP32_SDH_GT_MD_AR_BP_AR_DR",
		 "GP32_SDH_GT_MD_AR_BP_U5_DR",
		 "GP32_SDH_GT_MD_AR_M_AR_DR",
		 "GP32_SDH_GT_MD_AR_M_U5_DR",
		 "GP32_SDH_GT_MD_AR_P_AR_DR",
		 "GP32_SDH_GT_MD_AR_P_U5_DR",
		 "GP32_SDH_GT_MD_AR_QM_AR_DR",
		 "GP32_SDH_GT_MD_AR_QM_U5_DR",
		 "GP32_SDH_GT_MD_AR_QP_AR_DR",
		 "GP32_SDH_GT_MD_AR_QP_U5_DR",
		 "GP32_SDH_GT_P13_P_U15_DR",
		 "GP32_SDP_GT_AR_BM_AR_DR",
		 "GP32_SDP_GT_AR_BM_U5_DR",
		 "GP32_SDP_GT_AR_BP_AR_DR",
		 "GP32_SDP_GT_AR_BP_U5_DR",
		 "GP32_SDP_GT_AR_MQ_U5_DR",
		 "GP32_SDP_GT_AR_M_AR_DR",
		 "GP32_SDP_GT_AR_M_U9_DR",
		 "GP32_SDP_GT_AR_P_AR_DR",
		 "GP32_SDP_GT_AR_P_U9_DR",
		 "GP32_SDP_GT_AR_QM_AR_DR",
		 "GP32_SDP_GT_AR_QM_U5_DR",
		 "GP32_SDP_GT_AR_QP_AR_DR",
		 "GP32_SDP_GT_AR_QP_U5_DR",
		 "GP32_SDP_GT_MD_AR_BM_AR_DR",
		 "GP32_SDP_GT_MD_AR_BM_U5_DR",
		 "GP32_SDP_GT_MD_AR_BP_AR_DR",
		 "GP32_SDP_GT_MD_AR_BP_U5_DR",
		 "GP32_SDP_GT_MD_AR_M_AR_DR",
		 "GP32_SDP_GT_MD_AR_M_U5_DR",
		 "GP32_SDP_GT_MD_AR_P_AR_DR",
		 "GP32_SDP_GT_MD_AR_P_U5_DR",
		 "GP32_SDP_GT_MD_AR_QM_AR_DR",
		 "GP32_SDP_GT_MD_AR_QM_U5_DR",
		 "GP32_SDP_GT_MD_AR_QP_AR_DR",
		 "GP32_SDP_GT_MD_AR_QP_U5_DR",
		 "GP32_SDP_GT_P13_P_U15_DR",
		 "GP32_SDW_GT_AR_BM_AR_DR",
		 "GP32_SDW_GT_AR_BM_U5_DR",
		 "GP32_SDW_GT_AR_BP_AR_DR",
		 "GP32_SDW_GT_AR_BP_U5_DR",
		 "GP32_SDW_GT_AR_MQ_U5_DR",
		 "GP32_SDW_GT_AR_M_AR_DR",
		 "GP32_SDW_GT_AR_M_U9_DR",
		 "GP32_SDW_GT_AR_P_AR_DR",
		 "GP32_SDW_GT_AR_P_U9_DR",
		 "GP32_SDW_GT_AR_QM_AR_DR",
		 "GP32_SDW_GT_AR_QM_U5_DR",
		 "GP32_SDW_GT_AR_QP_AR_DR",
		 "GP32_SDW_GT_AR_QP_U5_DR",
		 "GP32_SDW_GT_MD_AR_BM_AR_DR",
		 "GP32_SDW_GT_MD_AR_BM_U5_DR",
		 "GP32_SDW_GT_MD_AR_BP_AR_DR",
		 "GP32_SDW_GT_MD_AR_BP_U5_DR",
		 "GP32_SDW_GT_MD_AR_M_AR_DR",
		 "GP32_SDW_GT_MD_AR_M_U5_DR",
		 "GP32_SDW_GT_MD_AR_P_AR_DR",
		 "GP32_SDW_GT_MD_AR_P_U5_DR",
		 "GP32_SDW_GT_MD_AR_QM_AR_DR",
		 "GP32_SDW_GT_MD_AR_QM_U5_DR",
		 "GP32_SDW_GT_MD_AR_QP_AR_DR",
		 "GP32_SDW_GT_MD_AR_QP_U5_DR",
		 "GP32_SDW_GT_P13_P_U15_DR",
		 "GP32_SETG_GT_BR",
		 "GP32_SETILE0_S16",
		 "GP32_SETILE1_S16",
		 "GP32_SETILE2_S16",
		 "GP32_SETLE0_S16",
		 "GP32_SETLE1_S16",
		 "GP32_SETLE2_S16",
		 "GP32_SETLS0_S16",
		 "GP32_SETLS1_S16",
		 "GP32_SETLS2_S16",
		 "GP32_SETP15U_GT_AR",
		 "GP32_SETPG_GT_BR",
		 "GP32_SETULS0_S16",
		 "GP32_SETULS1_S16",
		 "GP32_SETULS2_S16",
		 "GP32_SFR_GT_AR_BM_AR",
		 "GP32_SFR_GT_AR_BM_U5",
		 "GP32_SFR_GT_AR_BP_AR",
		 "GP32_SFR_GT_AR_BP_U5",
		 "GP32_SFR_GT_AR_MQ_U5",
		 "GP32_SFR_GT_AR_M_AR",
		 "GP32_SFR_GT_AR_M_U9",
		 "GP32_SFR_GT_AR_P_AR",
		 "GP32_SFR_GT_AR_P_U9",
		 "GP32_SFR_GT_AR_QM_AR",
		 "GP32_SFR_GT_AR_QM_U5",
		 "GP32_SFR_GT_AR_QP_AR",
		 "GP32_SFR_GT_AR_QP_U5",
		 "GP32_SFR_GT_MD_AR_BM_AR",
		 "GP32_SFR_GT_MD_AR_BM_U5",
		 "GP32_SFR_GT_MD_AR_BP_AR",
		 "GP32_SFR_GT_MD_AR_BP_U5",
		 "GP32_SFR_GT_MD_AR_M_AR",
		 "GP32_SFR_GT_MD_AR_M_U5",
		 "GP32_SFR_GT_MD_AR_P_AR",
		 "GP32_SFR_GT_MD_AR_P_U5",
		 "GP32_SFR_GT_MD_AR_QM_AR",
		 "GP32_SFR_GT_MD_AR_QM_U5",
		 "GP32_SFR_GT_MD_AR_QP_AR",
		 "GP32_SFR_GT_MD_AR_QP_U5",
		 "GP32_SFR_GT_P13_P_U15",
		 "GP32_SGR_GT_AR_BM_AR",
		 "GP32_SGR_GT_AR_BM_U5",
		 "GP32_SGR_GT_AR_BP_AR",
		 "GP32_SGR_GT_AR_BP_U5",
		 "GP32_SGR_GT_AR_MQ_U5",
		 "GP32_SGR_GT_AR_M_AR",
		 "GP32_SGR_GT_AR_M_U9",
		 "GP32_SGR_GT_AR_P_AR",
		 "GP32_SGR_GT_AR_P_U9",
		 "GP32_SGR_GT_AR_QM_AR",
		 "GP32_SGR_GT_AR_QM_U5",
		 "GP32_SGR_GT_AR_QP_AR",
		 "GP32_SGR_GT_AR_QP_U5",
		 "GP32_SGR_GT_MD_AR_BM_AR",
		 "GP32_SGR_GT_MD_AR_BM_U5",
		 "GP32_SGR_GT_MD_AR_BP_AR",
		 "GP32_SGR_GT_MD_AR_BP_U5",
		 "GP32_SGR_GT_MD_AR_M_AR",
		 "GP32_SGR_GT_MD_AR_M_U5",
		 "GP32_SGR_GT_MD_AR_P_AR",
		 "GP32_SGR_GT_MD_AR_P_U5",
		 "GP32_SGR_GT_MD_AR_QM_AR",
		 "GP32_SGR_GT_MD_AR_QM_U5",
		 "GP32_SGR_GT_MD_AR_QP_AR",
		 "GP32_SGR_GT_MD_AR_QP_U5",
		 "GP32_SGR_GT_P13_P_U15",
		 "GP32_SHLCW_GT_DR_DR_DR",
		 "GP32_SHLCW_GT_DR_DR_U5",
		 "GP32_SHLU32_GT_DR_DR",
		 "GP32_SHLUM_GT_DR_DR",
		 "GP32_SHLUM_GT_DR_U5",
		 "GP32_SHLUN_GT_DR_DR_DR",
		 "GP32_SHLU_GT_DR_DR_DR",
		 "GP32_SHLU_GT_DR_DR_U5",
		 "GP32_SHL_GT_DR_DR_DR",
		 "GP32_SHL_GT_DR_DR_U5",
		 "GP32_SHR32_GT_DR_DR",
		 "GP32_SHRA1_GT_AR_AR",
		 "GP32_SHRA2_GT_AR_AR",
		 "GP32_SHRU32_GT_DR_DR",
		 "GP32_SHRUWM_GT_DR_DR",
		 "GP32_SHRUWM_GT_DR_U5",
		 "GP32_SHRUWN_GT_DR_DR_DR",
		 "GP32_SHRUW_GT_DR_DR_DR",
		 "GP32_SHRUW_GT_DR_DR_U5",
		 "GP32_SHRU_GT_DR_DR_DR",
		 "GP32_SHRU_GT_DR_DR_U5",
		 "GP32_SHRWN_GT_DR_DR_DR",
		 "GP32_SHRW_GT_DR_DR_DR",
		 "GP32_SHRW_GT_DR_DR_U5",
		 "GP32_SHR_GT_DR_DR_DR",
		 "GP32_SHR_GT_DR_DR_U5",
		 "GP32_SLIWMD",
		 "GP32_SUBBA_GT_AR_AR_AR",
		 "GP32_SUBBA_GT_AR_AR_U9",
		 "GP32_SUBBA_GT_MD_AR_AR_AR",
		 "GP32_SUBBA_GT_MD_AR_AR_U5",
		 "GP32_SUBCP_GT_DR_DR_DR",
		 "GP32_SUBCP_GT_DR_DR_U8",
		 "GP32_SUBCW_GT_DR_DR_DR",
		 "GP32_SUBCW_GT_DR_DR_U8",
		 "GP32_SUBHA_GT_AR_AR_AR",
		 "GP32_SUBHA_GT_AR_AR_U9",
		 "GP32_SUBHA_GT_MD_AR_AR_AR",
		 "GP32_SUBHA_GT_MD_AR_AR_U5",
		 "GP32_SUBP_GT_DR_DR_DR",
		 "GP32_SUBP_GT_DR_DR_U8",
		 "GP32_SUBUP_GT_DR_DR_DR",
		 "GP32_SUBUP_GT_DR_DR_U8",
		 "GP32_SUBU_GT_DR_DR_DR",
		 "GP32_SUBU_GT_DR_DR_U8",
		 "GP32_SUBWA_GT_AR_AR_AR",
		 "GP32_SUBWA_GT_AR_AR_U9",
		 "GP32_SUBWA_GT_MD_AR_AR_AR",
		 "GP32_SUBWA_GT_MD_AR_AR_U5",
		 "GP32_SUB_GT_DR_DR_DR",
		 "GP32_SUB_GT_DR_DR_U8",
		 "GP32_SWI_U12",
		 "GP32_SWNMI",
		 "GP32_TA_GT_BR_AR",
		 "GP32_TBCLRP_GT_BR_DR_DR_DR",
		 "GP32_TBCLRP_GT_BR_DR_DR_U4",
		 "GP32_TBCLR_GT_BR_DR_DR_DR",
		 "GP32_TBCLR_GT_BR_DR_DR_U5",
		 "GP32_TBNOTP_GT_BR_DR_DR_DR",
		 "GP32_TBNOTP_GT_BR_DR_DR_U4",
		 "GP32_TBNOT_GT_BR_DR_DR_DR",
		 "GP32_TBNOT_GT_BR_DR_DR_U5",
		 "GP32_TBPOSP_GT_BR_DR_DR",
		 "GP32_TBPOSP_GT_BR_DR_U4",
		 "GP32_TBPOS_GT_BR_DR_DR",
		 "GP32_TBPOS_GT_BR_DR_U5",
		 "GP32_TBSETP_GT_BR_DR_DR_DR",
		 "GP32_TBSETP_GT_BR_DR_DR_U4",
		 "GP32_TBSET_GT_BR_DR_DR_DR",
		 "GP32_TBSET_GT_BR_DR_DR_U5",
		 "GP32_TCLFSCL_GT_BR",
		 "GP32_TCLFSNR_GT_BR",
		 "GP32_TCLFSVE_GT_BR",
		 "GP32_TCLFSVH_GT_BR",
		 "GP32_TCLFSVL_GT_BR",
		 "GP32_TCLFSVP_GT_BR",
		 "GP32_TCLFSVW_GT_BR",
		 "GP32_TCLRSCL_GT_BR",
		 "GP32_TCLRSNR_GT_BR",
		 "GP32_TCLRSVE_GT_BR",
		 "GP32_TCLRSVH_GT_BR",
		 "GP32_TCLRSVL_GT_BR",
		 "GP32_TCLRSVP_GT_BR",
		 "GP32_TCLRSVW_GT_BR",
		 "GP32_TEANDN_GT_BR_DR_DR",
		 "GP32_TEANDN_GT_BR_DR_U8",
		 "GP32_TEANDN_GT_BR_U8_DR",
		 "GP32_TEAND_GT_BR_DR_DR",
		 "GP32_TEAND_GT_BR_DR_U8",
		 "GP32_TEMANDN_GT_BR_DR_DR_DR",
		 "GP32_TEMAND_GT_BR_DR_DR_DR",
		 "GP32_TEMNAND_GT_BR_DR_DR_DR",
		 "GP32_TEMNOR_GT_BR_DR_DR_DR",
		 "GP32_TEMORN_GT_BR_DR_DR_DR",
		 "GP32_TEMOR_GT_BR_DR_DR_DR",
		 "GP32_TEMXNOR_GT_BR_DR_DR_DR",
		 "GP32_TEMXOR_GT_BR_DR_DR_DR",
		 "GP32_TENAND_GT_BR_DR_DR",
		 "GP32_TENOR_GT_BR_DR_DR",
		 "GP32_TEORN_GT_BR_DR_DR",
		 "GP32_TEORN_GT_BR_DR_U8",
		 "GP32_TEORN_GT_BR_U8_DR",
		 "GP32_TEOR_GT_BR_DR_DR",
		 "GP32_TEOR_GT_BR_DR_U8",
		 "GP32_TEXNOR_GT_BR_DR_DR",
		 "GP32_TEXNOR_GT_BR_DR_U8",
		 "GP32_TEXOR_GT_BR_DR_DR",
		 "GP32_TEXOR_GT_BR_DR_U8",
		 "GP32_TMOVEA_GT_BR_AR_AR",
		 "GP32_TPANDN_GT_BR_DR_DR",
		 "GP32_TPANDN_GT_BR_DR_U8",
		 "GP32_TPANDN_GT_BR_U8_DR",
		 "GP32_TPAND_GT_BR_DR_DR",
		 "GP32_TPAND_GT_BR_DR_U8",
		 "GP32_TPMANDN_GT_BR_DR_DR_DR",
		 "GP32_TPMAND_GT_BR_DR_DR_DR",
		 "GP32_TPMNAND_GT_BR_DR_DR_DR",
		 "GP32_TPMNOR_GT_BR_DR_DR_DR",
		 "GP32_TPMORN_GT_BR_DR_DR_DR",
		 "GP32_TPMOR_GT_BR_DR_DR_DR",
		 "GP32_TPMXNOR_GT_BR_DR_DR_DR",
		 "GP32_TPMXOR_GT_BR_DR_DR_DR",
		 "GP32_TPNAND_GT_BR_DR_DR",
		 "GP32_TPNOR_GT_BR_DR_DR",
		 "GP32_TPORN_GT_BR_DR_DR",
		 "GP32_TPORN_GT_BR_DR_U8",
		 "GP32_TPORN_GT_BR_U8_DR",
		 "GP32_TPOR_GT_BR_DR_DR",
		 "GP32_TPOR_GT_BR_DR_U8",
		 "GP32_TPXNOR_GT_BR_DR_DR",
		 "GP32_TPXNOR_GT_BR_DR_U8",
		 "GP32_TPXOR_GT_BR_DR_DR",
		 "GP32_TPXOR_GT_BR_DR_U8",
		 "GP32_TRAP_GT_U4",
		 "GP32_TSCL_GT_BR",
		 "GP32_TSNR_GT_BR",
		 "GP32_TSVE_GT_BR",
		 "GP32_TSVH_GT_BR",
		 "GP32_TSVL_GT_BR",
		 "GP32_TSVP_GT_BR",
		 "GP32_TSVW_GT_BR",
		 "GP32_TWANDN_GT_BR_DR_DR",
		 "GP32_TWANDN_GT_BR_DR_U8",
		 "GP32_TWANDN_GT_BR_U8_DR",
		 "GP32_TWAND_GT_BR_DR_DR",
		 "GP32_TWAND_GT_BR_DR_U8",
		 "GP32_TWMANDN_GT_BR_DR_DR_DR",
		 "GP32_TWMAND_GT_BR_DR_DR_DR",
		 "GP32_TWMNAND_GT_BR_DR_DR_DR",
		 "GP32_TWMNOR_GT_BR_DR_DR_DR",
		 "GP32_TWMORN_GT_BR_DR_DR_DR",
		 "GP32_TWMOR_GT_BR_DR_DR_DR",
		 "GP32_TWMXNOR_GT_BR_DR_DR_DR",
		 "GP32_TWMXOR_GT_BR_DR_DR_DR",
		 "GP32_TWNAND_GT_BR_DR_DR",
		 "GP32_TWNOR_GT_BR_DR_DR",
		 "GP32_TWORN_GT_BR_DR_DR",
		 "GP32_TWORN_GT_BR_DR_U8",
		 "GP32_TWORN_GT_BR_U8_DR",
		 "GP32_TWOR_GT_BR_DR_DR",
		 "GP32_TWOR_GT_BR_DR_U8",
		 "GP32_TWXNOR_GT_BR_DR_DR",
		 "GP32_TWXNOR_GT_BR_DR_U8",
		 "GP32_TWXOR_GT_BR_DR_DR",
		 "GP32_TWXOR_GT_BR_DR_U8",
		 "GP32_XNORG_GT_BR_BR_BR",
		 "GP32_XNORPG_GT_BR_BR_BR",
		 "GP32_XNORP_GT_DR_DR_DR",
		 "GP32_XNORP_GT_DR_DR_U8",
		 "GP32_XNOR_GT_DR_DR_DR",
		 "GP32_XNOR_GT_DR_DR_U8",
		 "GP32_XORG_GT_BR_BR_BR",
		 "GP32_XORPG_GT_BR_BR_BR",
		 "GP32_XORP_GT_DR_DR_DR",
		 "GP32_XORP_GT_DR_DR_U8",
		 "GP32_XOR_GT_DR_DR_DR",
		 "GP32_XOR_GT_DR_DR_U8",
		 "GP32_XSHLW_GT_DR_DR_DR_DR",
		 "GP32_XSHLW_GT_DR_DR_DR_U5",
		 "GP32_XSHRW_GT_DR_DR_DR_DR",
		 "GP32_XSHRW_GT_DR_DR_DR_U5",
		 "IFR_DIVE_GT_DR_DR_DR",
		 "IFR_DIVUE_GT_DR_DR_DR",
		 "IFR_DIVUW_GT_DR_DR_DR",
		 "IFR_DIVW_GT_DR_DR_DR",
		 "IFR_MAXE_GT_DR_DR_DR",
		 "IFR_MAXH_GT_DR_DR_DR",
		 "IFR_MAXUE_GT_DR_DR_DR",
		 "IFR_MAXUH_GT_DR_DR_DR",
		 "IFR_MAXUW_GT_DR_DR_DR",
		 "IFR_MAXW_GT_DR_DR_DR",
		 "IFR_MINE_GT_DR_DR_DR",
		 "IFR_MINH_GT_DR_DR_DR",
		 "IFR_MINUE_GT_DR_DR_DR",
		 "IFR_MINUH_GT_DR_DR_DR",
		 "IFR_MINUW_GT_DR_DR_DR",
		 "IFR_MINW_GT_DR_DR_DR",
		 "IFR_MULE_GT_DR_DR_DR",
		 "IFR_MULH_GT_DR_DR_DR",
		 "IFR_MULUE_GT_DR_DR_DR",
		 "IFR_MULUH_GT_DR_DR_DR",
		 "IFR_MULUW_GT_DR_DR_DR",
		 "IFR_MULW_GT_DR_DR_DR",
		 // Simulated: 
		 "asm", 
		 "intrncall", 
		 "spadjust", 
		 "copy_br", 

		 // Dummy instructions: 
		 "begin_pregtn", 
		 "end_pregtn", 
		 "bwd_bar", 
		 "fwd_bar", 
		 "dfixup", 
		 "ffixup", 
		 "ifixup", 
		 "label", 
		 "noop", 

      NULL);
}
