# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../v_map.srcs/sources_1/new/modmap.vhd" \
"../../../../v_map.srcs/sim_1/new/tb_v_map.vhd" \

# Do not sort compile order
nosort
