/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  wire [5:0] _02_;
  wire [6:0] _03_;
  wire [3:0] celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire [6:0] celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire celloutsig_0_1z;
  wire [13:0] celloutsig_0_20z;
  wire celloutsig_0_21z;
  wire celloutsig_0_2z;
  wire [9:0] celloutsig_0_3z;
  wire celloutsig_0_4z;
  wire [12:0] celloutsig_0_7z;
  wire [2:0] celloutsig_0_8z;
  wire [14:0] celloutsig_0_9z;
  wire [4:0] celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire [2:0] celloutsig_1_11z;
  wire [5:0] celloutsig_1_12z;
  wire celloutsig_1_16z;
  wire celloutsig_1_17z;
  wire [9:0] celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire [3:0] celloutsig_1_3z;
  wire [16:0] celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire [14:0] celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire [6:0] celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [63:0] clkin_data;
  wire [63:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_21z = ~(_00_ & celloutsig_0_16z);
  assign celloutsig_1_5z = ~(celloutsig_1_4z[16] & celloutsig_1_2z);
  assign celloutsig_0_13z = !(in_data[84] ? in_data[35] : celloutsig_0_12z[4]);
  assign celloutsig_0_14z = ~((celloutsig_0_8z[1] | celloutsig_0_12z[3]) & _01_);
  assign celloutsig_0_2z = ~((in_data[76] | in_data[59]) & in_data[81]);
  assign celloutsig_1_7z = ~((celloutsig_1_0z[0] | celloutsig_1_2z) & celloutsig_1_2z);
  assign celloutsig_0_1z = in_data[73] | ~(in_data[6]);
  assign celloutsig_0_12z = { celloutsig_0_9z[12:8], celloutsig_0_2z, celloutsig_0_1z } + celloutsig_0_7z[11:5];
  reg [5:0] _12_;
  always_ff @(negedge clkin_data[0], posedge clkin_data[32])
    if (clkin_data[32]) _12_ <= 6'h00;
    else _12_ <= { celloutsig_0_3z[4], celloutsig_0_2z, celloutsig_0_1z, celloutsig_0_4z, celloutsig_0_4z, celloutsig_0_4z };
  assign { _02_[5], _01_, _02_[3:0] } = _12_;
  reg [6:0] _13_;
  always_ff @(posedge celloutsig_1_18z[0], negedge clkin_data[32])
    if (!clkin_data[32]) _13_ <= 7'h00;
    else _13_ <= { in_data[79:78], celloutsig_0_0z, celloutsig_0_1z };
  assign { _00_, _03_[5:0] } = _13_;
  assign celloutsig_0_4z = celloutsig_0_0z == in_data[39:36];
  assign celloutsig_0_15z = { celloutsig_0_9z[9:7], celloutsig_0_2z } && { celloutsig_0_3z[8:7], celloutsig_0_4z, celloutsig_0_14z };
  assign celloutsig_1_10z = ! { celloutsig_1_7z, celloutsig_1_9z, celloutsig_1_9z };
  assign celloutsig_0_10z = ! celloutsig_0_8z;
  assign celloutsig_0_20z = { in_data[59:51], celloutsig_0_0z, celloutsig_0_13z } % { 1'h1, celloutsig_0_10z, _00_, _03_[5:0], celloutsig_0_1z, celloutsig_0_10z, celloutsig_0_15z, celloutsig_0_10z, celloutsig_0_11z };
  assign celloutsig_0_0z = in_data[48:45] * in_data[37:34];
  assign celloutsig_0_7z = { celloutsig_0_4z, celloutsig_0_4z, celloutsig_0_0z, _02_[5], _01_, _02_[3:0], celloutsig_0_2z } * in_data[57:45];
  assign celloutsig_1_0z = - in_data[133:129];
  assign celloutsig_1_3z = - celloutsig_1_0z[4:1];
  assign celloutsig_1_2z = in_data[145:109] !== { in_data[149:131], celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_1z };
  assign celloutsig_0_3z = { in_data[17:14], celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_2z } | { in_data[57], celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_2z };
  assign celloutsig_1_8z = in_data[135:129] | { celloutsig_1_6z[5:0], celloutsig_1_5z };
  assign celloutsig_1_9z = ~^ celloutsig_1_3z[2:0];
  assign celloutsig_1_17z = ~^ { celloutsig_1_12z[5:4], celloutsig_1_10z, celloutsig_1_7z, celloutsig_1_1z, celloutsig_1_2z, celloutsig_1_2z, celloutsig_1_9z, celloutsig_1_3z };
  assign celloutsig_0_16z = ~^ { in_data[89:84], celloutsig_0_15z, celloutsig_0_15z };
  assign celloutsig_1_18z = { celloutsig_1_17z, celloutsig_1_5z, celloutsig_1_11z, celloutsig_1_5z, celloutsig_1_3z } >> { celloutsig_1_10z, celloutsig_1_5z, celloutsig_1_0z, celloutsig_1_11z };
  assign celloutsig_0_9z = in_data[92:78] << { celloutsig_0_0z[3], celloutsig_0_8z, celloutsig_0_8z, celloutsig_0_2z, celloutsig_0_1z, celloutsig_0_4z, celloutsig_0_8z, celloutsig_0_4z, celloutsig_0_1z };
  assign celloutsig_1_11z = celloutsig_1_6z[6:4] >> celloutsig_1_3z[2:0];
  assign celloutsig_1_12z = { celloutsig_1_8z[6:2], celloutsig_1_5z } >> { celloutsig_1_11z[1], celloutsig_1_0z };
  assign celloutsig_0_8z = { in_data[58], celloutsig_0_4z, celloutsig_0_1z } >> { _00_, _03_[5:4] };
  assign celloutsig_1_6z = { celloutsig_1_2z, celloutsig_1_0z, celloutsig_1_5z, celloutsig_1_5z, celloutsig_1_2z, celloutsig_1_3z, celloutsig_1_5z, celloutsig_1_1z } >> { celloutsig_1_4z[16:8], celloutsig_1_2z, celloutsig_1_0z };
  assign celloutsig_1_4z = in_data[146:130] - { celloutsig_1_3z[1:0], celloutsig_1_3z, celloutsig_1_3z, celloutsig_1_1z, celloutsig_1_2z, celloutsig_1_0z };
  assign celloutsig_1_1z = ~((in_data[105] & in_data[182]) | celloutsig_1_0z[4]);
  assign celloutsig_1_16z = ~((celloutsig_1_7z & celloutsig_1_8z[4]) | (celloutsig_1_3z[1] & celloutsig_1_4z[6]));
  assign celloutsig_1_19z = ~((celloutsig_1_3z[3] & celloutsig_1_6z[8]) | (celloutsig_1_3z[0] & celloutsig_1_16z));
  assign celloutsig_0_11z = ~((celloutsig_0_8z[2] & celloutsig_0_0z[1]) | (celloutsig_0_0z[0] & in_data[48]));
  assign _02_[4] = _01_;
  assign _03_[6] = _00_;
  assign { out_data[137:128], out_data[96], out_data[45:32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_20z, celloutsig_0_21z };
endmodule
