// Seed: 3573984376
module module_0 (
    input  wand  id_0,
    input  wor   id_1,
    input  tri0  id_2,
    input  tri   id_3,
    output uwire id_4
);
  assign id_4 = ((-1)) & 1;
  wire id_6;
endmodule
module module_1 #(
    parameter id_2 = 32'd69,
    parameter id_4 = 32'd82
) (
    output wand id_0,
    output uwire id_1,
    output tri1 _id_2,
    input wire id_3,
    output supply0 _id_4,
    output tri0 id_5,
    input supply1 id_6,
    output wor id_7
);
  wire id_9;
  wire id_10;
  assign id_9 = id_6;
  module_0 modCall_1 (
      id_6,
      id_6,
      id_6,
      id_6,
      id_7
  );
  assign modCall_1.id_1 = 0;
  xor primCall (id_7, id_3, id_9, id_10, id_6);
  logic [id_2  .  id_4 : 1] id_11;
endmodule : SymbolIdentifier
