{"vcs1":{"timestamp_begin":1681735894.902003602, "rt":0.61, "ut":0.21, "st":0.14}}
{"vcselab":{"timestamp_begin":1681735895.547772180, "rt":0.81, "ut":0.21, "st":0.13}}
{"link":{"timestamp_begin":1681735896.384335765, "rt":0.79, "ut":0.06, "st":0.45}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1681735894.607418217}
{"VCS_COMP_START_TIME": 1681735894.607418217}
{"VCS_COMP_END_TIME": 1681735897.774691957}
{"VCS_USER_OPTIONS": "-q -nc -sverilog -sverilog -R -top tb_top -debug_access+all huff_enc.sv huff_enc_tb.sv"}
{"vcs1": {"peak_mem": 340812}}
{"stitch_vcselab": {"peak_mem": 238988}}
