// Seed: 3222508931
module module_0 (
    id_1,
    id_2
);
  output wire id_2;
  input wire id_1;
  id_3 :
  assert property (@(negedge id_3) id_3)
  else $display;
endmodule
module module_1 (
    output tri0 id_0,
    input tri id_1,
    output wire id_2,
    input uwire id_3,
    output tri1 id_4,
    output supply1 id_5,
    output tri0 id_6,
    input wor id_7,
    output tri id_8,
    input tri0 id_9,
    output tri1 id_10,
    output wire id_11,
    input wand id_12,
    output tri id_13
    , id_16,
    output tri id_14
);
  wire id_17;
  module_0(
      id_17, id_17
  );
endmodule
