VCD info: dumpfile wave.vcd opened for output.
/Users/prateek/Desktop/verilog-eval/dataset_spec-to-rtl/Prob155_lemmings4_test.sv:158: $finish called at 5016 (1ps)
Hint: Output 'walk_left' has 106 mismatches. First mismatch occurred at time 580.
Hint: Output 'walk_right' has 84 mismatches. First mismatch occurred at time 600.
Hint: Output 'aaah' has 20 mismatches. First mismatch occurred at time 690.
Hint: Output 'digging' has 38 mismatches. First mismatch occurred at time 620.
Hint: Total mismatched samples is 202 out of 1003 samples

Simulation finished at 5016 ps
Mismatches: 202 in 1003 samples
