<stg><name>sobel</name>


<trans_list>

<trans id="8140" from="1" to="2">
<condition id="872">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8141" from="2" to="3">
<condition id="873">
<or_exp><and_exp><literal name="do_init" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="8142" from="2" to="121">
<condition id="874">
<or_exp><and_exp><literal name="do_init" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="8144" from="3" to="4">
<condition id="876">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8145" from="4" to="5">
<condition id="877">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8146" from="5" to="6">
<condition id="878">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8147" from="6" to="7">
<condition id="879">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8148" from="7" to="8">
<condition id="880">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8149" from="8" to="9">
<condition id="881">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8150" from="9" to="10">
<condition id="882">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8151" from="10" to="11">
<condition id="883">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8152" from="11" to="12">
<condition id="884">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8153" from="12" to="13">
<condition id="885">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8154" from="13" to="14">
<condition id="886">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8155" from="14" to="15">
<condition id="887">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8156" from="15" to="16">
<condition id="888">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8157" from="16" to="17">
<condition id="889">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8158" from="17" to="18">
<condition id="890">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8159" from="18" to="19">
<condition id="891">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8160" from="19" to="20">
<condition id="892">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8161" from="20" to="21">
<condition id="893">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8162" from="21" to="22">
<condition id="894">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8163" from="22" to="23">
<condition id="895">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8164" from="23" to="24">
<condition id="896">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8165" from="24" to="25">
<condition id="897">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8166" from="25" to="26">
<condition id="898">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8167" from="26" to="27">
<condition id="899">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8168" from="27" to="28">
<condition id="900">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8169" from="28" to="29">
<condition id="901">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8170" from="29" to="30">
<condition id="902">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8171" from="30" to="31">
<condition id="903">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8172" from="31" to="32">
<condition id="904">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8173" from="32" to="33">
<condition id="905">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8174" from="33" to="34">
<condition id="906">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8175" from="34" to="35">
<condition id="907">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8176" from="35" to="36">
<condition id="908">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8177" from="36" to="37">
<condition id="909">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8178" from="37" to="38">
<condition id="910">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8179" from="38" to="39">
<condition id="911">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8180" from="39" to="40">
<condition id="912">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8181" from="40" to="41">
<condition id="913">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8182" from="41" to="42">
<condition id="914">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8183" from="42" to="43">
<condition id="915">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8184" from="43" to="44">
<condition id="916">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8185" from="44" to="45">
<condition id="917">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8186" from="45" to="46">
<condition id="918">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8187" from="46" to="47">
<condition id="919">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8188" from="47" to="48">
<condition id="920">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8189" from="48" to="49">
<condition id="921">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8190" from="49" to="50">
<condition id="922">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8191" from="50" to="51">
<condition id="923">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8192" from="51" to="52">
<condition id="924">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8193" from="52" to="53">
<condition id="925">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8194" from="53" to="54">
<condition id="926">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8195" from="54" to="55">
<condition id="927">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8196" from="55" to="56">
<condition id="928">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8197" from="56" to="57">
<condition id="929">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8198" from="57" to="58">
<condition id="930">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8199" from="58" to="59">
<condition id="931">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8200" from="59" to="60">
<condition id="932">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8201" from="60" to="61">
<condition id="933">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8202" from="61" to="62">
<condition id="934">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8203" from="62" to="63">
<condition id="935">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8204" from="63" to="64">
<condition id="936">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8205" from="64" to="65">
<condition id="937">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8206" from="65" to="66">
<condition id="938">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8207" from="66" to="67">
<condition id="939">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8208" from="67" to="68">
<condition id="940">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8209" from="68" to="69">
<condition id="941">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8210" from="69" to="70">
<condition id="942">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8211" from="70" to="71">
<condition id="943">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8212" from="71" to="72">
<condition id="944">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8213" from="72" to="73">
<condition id="945">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8214" from="73" to="74">
<condition id="946">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8215" from="74" to="75">
<condition id="947">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8216" from="75" to="76">
<condition id="948">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8217" from="76" to="77">
<condition id="949">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8218" from="77" to="78">
<condition id="950">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8219" from="78" to="79">
<condition id="951">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8220" from="79" to="80">
<condition id="952">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8221" from="80" to="81">
<condition id="953">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8222" from="81" to="82">
<condition id="954">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8223" from="82" to="83">
<condition id="955">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8224" from="83" to="84">
<condition id="956">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8225" from="84" to="85">
<condition id="957">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8226" from="85" to="86">
<condition id="958">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8227" from="86" to="87">
<condition id="959">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8228" from="87" to="88">
<condition id="960">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8229" from="88" to="89">
<condition id="961">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8230" from="89" to="90">
<condition id="962">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8231" from="90" to="91">
<condition id="963">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8232" from="91" to="92">
<condition id="964">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8233" from="92" to="93">
<condition id="965">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8234" from="93" to="94">
<condition id="966">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8235" from="94" to="95">
<condition id="967">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8236" from="95" to="96">
<condition id="968">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8237" from="96" to="97">
<condition id="969">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8238" from="97" to="98">
<condition id="970">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8239" from="98" to="99">
<condition id="971">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8240" from="99" to="100">
<condition id="972">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8241" from="100" to="101">
<condition id="973">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8242" from="101" to="102">
<condition id="974">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8243" from="102" to="103">
<condition id="975">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8244" from="103" to="104">
<condition id="976">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8245" from="104" to="105">
<condition id="977">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8246" from="105" to="106">
<condition id="978">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8247" from="106" to="107">
<condition id="979">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8248" from="107" to="108">
<condition id="980">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8249" from="108" to="109">
<condition id="981">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8250" from="109" to="110">
<condition id="982">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8251" from="110" to="111">
<condition id="983">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8252" from="111" to="112">
<condition id="984">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8253" from="112" to="113">
<condition id="985">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8254" from="113" to="114">
<condition id="986">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8255" from="114" to="115">
<condition id="987">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8256" from="115" to="116">
<condition id="988">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8257" from="116" to="117">
<condition id="989">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8258" from="117" to="118">
<condition id="990">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8259" from="118" to="119">
<condition id="991">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8260" from="119" to="120">
<condition id="992">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8261" from="120" to="121">
<condition id="993">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8262" from="121" to="122">
<condition id="994">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8264" from="122" to="123">
<condition id="996">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8265" from="123" to="124">
<condition id="997">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8266" from="124" to="125">
<condition id="998">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8267" from="125" to="126">
<condition id="999">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8268" from="126" to="127">
<condition id="1000">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8269" from="127" to="128">
<condition id="1001">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8270" from="128" to="129">
<condition id="1002">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8271" from="129" to="130">
<condition id="1003">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8272" from="130" to="131">
<condition id="1004">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8273" from="131" to="132">
<condition id="1005">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8274" from="132" to="133">
<condition id="1006">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8275" from="133" to="134">
<condition id="1007">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8276" from="134" to="135">
<condition id="1008">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8277" from="135" to="136">
<condition id="1009">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8278" from="136" to="137">
<condition id="1010">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8279" from="137" to="138">
<condition id="1011">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8280" from="138" to="139">
<condition id="1012">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8281" from="139" to="140">
<condition id="1013">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8282" from="140" to="141">
<condition id="1014">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8283" from="141" to="142">
<condition id="1015">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8284" from="142" to="143">
<condition id="1016">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8285" from="143" to="144">
<condition id="1017">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8286" from="144" to="145">
<condition id="1018">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8287" from="145" to="146">
<condition id="1019">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8288" from="146" to="147">
<condition id="1020">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8289" from="147" to="148">
<condition id="1021">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8290" from="148" to="149">
<condition id="1022">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8291" from="149" to="150">
<condition id="1023">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8292" from="150" to="151">
<condition id="1024">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8293" from="151" to="152">
<condition id="1025">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8294" from="152" to="153">
<condition id="1026">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8295" from="153" to="154">
<condition id="1027">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8296" from="154" to="155">
<condition id="1028">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8297" from="155" to="156">
<condition id="1029">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8298" from="156" to="157">
<condition id="1030">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8299" from="157" to="158">
<condition id="1031">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8300" from="158" to="159">
<condition id="1032">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8301" from="159" to="160">
<condition id="1033">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8302" from="160" to="161">
<condition id="1034">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8303" from="161" to="162">
<condition id="1035">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8304" from="162" to="163">
<condition id="1036">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8305" from="163" to="164">
<condition id="1037">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8306" from="164" to="165">
<condition id="1038">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8307" from="165" to="166">
<condition id="1039">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8308" from="166" to="167">
<condition id="1040">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8309" from="167" to="168">
<condition id="1041">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8310" from="168" to="169">
<condition id="1042">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8311" from="169" to="170">
<condition id="1043">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8312" from="170" to="171">
<condition id="1044">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8313" from="171" to="172">
<condition id="1045">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8314" from="172" to="173">
<condition id="1046">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8315" from="173" to="174">
<condition id="1047">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8316" from="174" to="175">
<condition id="1048">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8317" from="175" to="176">
<condition id="1049">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8318" from="176" to="177">
<condition id="1050">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8319" from="177" to="178">
<condition id="1051">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8320" from="178" to="179">
<condition id="1052">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8321" from="179" to="180">
<condition id="1053">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8322" from="180" to="181">
<condition id="1054">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8323" from="181" to="182">
<condition id="1055">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8324" from="182" to="183">
<condition id="1056">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8325" from="183" to="184">
<condition id="1057">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8326" from="184" to="185">
<condition id="1058">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8327" from="185" to="186">
<condition id="1059">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8328" from="186" to="187">
<condition id="1060">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8329" from="187" to="188">
<condition id="1061">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8330" from="188" to="189">
<condition id="1062">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8331" from="189" to="190">
<condition id="1063">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8332" from="190" to="191">
<condition id="1064">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8333" from="191" to="192">
<condition id="1065">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8334" from="192" to="193">
<condition id="1066">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8335" from="193" to="194">
<condition id="1067">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8336" from="194" to="195">
<condition id="1068">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8337" from="195" to="196">
<condition id="1069">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8338" from="196" to="197">
<condition id="1070">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8339" from="197" to="198">
<condition id="1071">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8340" from="198" to="199">
<condition id="1072">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8341" from="199" to="200">
<condition id="1073">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8342" from="200" to="201">
<condition id="1074">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8343" from="201" to="202">
<condition id="1075">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8344" from="202" to="203">
<condition id="1076">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8345" from="203" to="204">
<condition id="1077">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8346" from="204" to="205">
<condition id="1078">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8347" from="205" to="206">
<condition id="1079">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8348" from="206" to="207">
<condition id="1080">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8349" from="207" to="208">
<condition id="1081">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8350" from="208" to="209">
<condition id="1082">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8351" from="209" to="210">
<condition id="1083">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8352" from="210" to="211">
<condition id="1084">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8353" from="211" to="212">
<condition id="1085">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8354" from="212" to="213">
<condition id="1086">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8355" from="213" to="214">
<condition id="1087">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8356" from="214" to="215">
<condition id="1088">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8357" from="215" to="216">
<condition id="1089">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8358" from="216" to="217">
<condition id="1090">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8359" from="217" to="218">
<condition id="1091">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8360" from="218" to="219">
<condition id="1092">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8361" from="219" to="220">
<condition id="1093">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8362" from="220" to="221">
<condition id="1094">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8363" from="221" to="222">
<condition id="1095">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8364" from="222" to="223">
<condition id="1096">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8365" from="223" to="224">
<condition id="1097">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8366" from="224" to="225">
<condition id="1098">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8367" from="225" to="226">
<condition id="1099">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8368" from="226" to="227">
<condition id="1100">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8369" from="227" to="228">
<condition id="1101">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8370" from="228" to="229">
<condition id="1102">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8371" from="229" to="230">
<condition id="1103">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8372" from="230" to="231">
<condition id="1104">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8373" from="231" to="232">
<condition id="1105">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8374" from="232" to="233">
<condition id="1106">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8375" from="233" to="234">
<condition id="1107">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8376" from="234" to="235">
<condition id="1108">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8377" from="235" to="236">
<condition id="1109">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8378" from="236" to="237">
<condition id="1110">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8379" from="237" to="238">
<condition id="1111">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8380" from="238" to="239">
<condition id="1112">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8381" from="239" to="240">
<condition id="1113">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8382" from="240" to="241">
<condition id="1114">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8383" from="241" to="242">
<condition id="1115">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8384" from="242" to="243">
<condition id="1116">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8385" from="243" to="244">
<condition id="1117">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8386" from="244" to="245">
<condition id="1118">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8387" from="245" to="246">
<condition id="1119">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8388" from="246" to="247">
<condition id="1120">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8389" from="247" to="248">
<condition id="1121">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8390" from="248" to="249">
<condition id="1122">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8391" from="249" to="250">
<condition id="1123">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8392" from="250" to="251">
<condition id="1124">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8393" from="251" to="252">
<condition id="1125">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8394" from="252" to="253">
<condition id="1126">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8395" from="253" to="254">
<condition id="1127">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8396" from="254" to="255">
<condition id="1128">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8397" from="255" to="256">
<condition id="1129">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8398" from="256" to="257">
<condition id="1130">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8399" from="257" to="258">
<condition id="1131">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8400" from="258" to="259">
<condition id="1132">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8401" from="259" to="260">
<condition id="1133">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8402" from="260" to="261">
<condition id="1134">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8403" from="261" to="262">
<condition id="1135">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8404" from="262" to="263">
<condition id="1136">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8405" from="263" to="264">
<condition id="1137">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8406" from="264" to="265">
<condition id="1138">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8407" from="265" to="266">
<condition id="1139">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8408" from="266" to="267">
<condition id="1140">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8409" from="267" to="268">
<condition id="1141">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8410" from="268" to="269">
<condition id="1142">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8411" from="269" to="270">
<condition id="1143">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8412" from="270" to="271">
<condition id="1144">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8413" from="271" to="272">
<condition id="1145">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8414" from="272" to="273">
<condition id="1146">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8415" from="273" to="274">
<condition id="1147">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8416" from="274" to="275">
<condition id="1148">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8417" from="275" to="276">
<condition id="1149">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8418" from="276" to="277">
<condition id="1150">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8419" from="277" to="278">
<condition id="1151">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8420" from="278" to="279">
<condition id="1152">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8421" from="279" to="280">
<condition id="1153">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8422" from="280" to="281">
<condition id="1154">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8423" from="281" to="282">
<condition id="1155">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8424" from="282" to="283">
<condition id="1156">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8425" from="283" to="284">
<condition id="1157">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8426" from="284" to="285">
<condition id="1158">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8427" from="285" to="286">
<condition id="1159">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8428" from="286" to="287">
<condition id="1160">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8429" from="287" to="288">
<condition id="1161">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8430" from="288" to="289">
<condition id="1162">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8431" from="289" to="290">
<condition id="1163">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8432" from="290" to="291">
<condition id="1164">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8433" from="291" to="292">
<condition id="1165">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8434" from="292" to="293">
<condition id="1166">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8435" from="293" to="294">
<condition id="1167">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8436" from="294" to="295">
<condition id="1168">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8437" from="295" to="296">
<condition id="1169">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8438" from="296" to="297">
<condition id="1170">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8439" from="297" to="298">
<condition id="1171">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8440" from="298" to="299">
<condition id="1172">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8441" from="299" to="300">
<condition id="1173">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8442" from="300" to="301">
<condition id="1174">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8443" from="301" to="302">
<condition id="1175">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8444" from="302" to="303">
<condition id="1176">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8445" from="303" to="304">
<condition id="1177">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8446" from="304" to="305">
<condition id="1178">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8447" from="305" to="306">
<condition id="1179">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8448" from="306" to="307">
<condition id="1180">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8449" from="307" to="308">
<condition id="1181">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8450" from="308" to="309">
<condition id="1182">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8451" from="309" to="310">
<condition id="1183">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8452" from="310" to="311">
<condition id="1184">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8453" from="311" to="312">
<condition id="1185">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8454" from="312" to="313">
<condition id="1186">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8455" from="313" to="314">
<condition id="1187">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8456" from="314" to="315">
<condition id="1188">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8457" from="315" to="316">
<condition id="1189">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8458" from="316" to="317">
<condition id="1190">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8459" from="317" to="318">
<condition id="1191">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8460" from="318" to="319">
<condition id="1192">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8461" from="319" to="320">
<condition id="1193">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8462" from="320" to="321">
<condition id="1194">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8463" from="321" to="322">
<condition id="1195">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8464" from="322" to="323">
<condition id="1196">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8465" from="323" to="324">
<condition id="1197">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8466" from="324" to="325">
<condition id="1198">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8467" from="325" to="326">
<condition id="1199">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8468" from="326" to="327">
<condition id="1200">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8469" from="327" to="328">
<condition id="1201">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8470" from="328" to="329">
<condition id="1202">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8471" from="329" to="330">
<condition id="1203">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8472" from="330" to="331">
<condition id="1204">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8473" from="331" to="332">
<condition id="1205">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8474" from="332" to="333">
<condition id="1206">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8475" from="333" to="334">
<condition id="1207">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8476" from="334" to="335">
<condition id="1208">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8477" from="335" to="336">
<condition id="1209">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8478" from="336" to="337">
<condition id="1210">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8479" from="337" to="338">
<condition id="1211">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8480" from="338" to="339">
<condition id="1212">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8481" from="339" to="340">
<condition id="1213">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8482" from="340" to="341">
<condition id="1214">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8483" from="341" to="342">
<condition id="1215">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8484" from="342" to="343">
<condition id="1216">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8485" from="343" to="344">
<condition id="1217">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8486" from="344" to="345">
<condition id="1218">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8487" from="345" to="346">
<condition id="1219">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8488" from="346" to="347">
<condition id="1220">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8489" from="347" to="348">
<condition id="1221">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8490" from="348" to="349">
<condition id="1222">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8491" from="349" to="350">
<condition id="1223">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8492" from="350" to="351">
<condition id="1224">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8493" from="351" to="352">
<condition id="1225">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8494" from="352" to="353">
<condition id="1226">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8495" from="353" to="354">
<condition id="1227">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8496" from="354" to="355">
<condition id="1228">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8497" from="355" to="356">
<condition id="1229">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8498" from="356" to="357">
<condition id="1230">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8499" from="357" to="358">
<condition id="1231">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8500" from="358" to="359">
<condition id="1232">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8501" from="359" to="360">
<condition id="1233">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8502" from="360" to="361">
<condition id="1234">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8503" from="361" to="362">
<condition id="1235">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8504" from="362" to="363">
<condition id="1236">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8505" from="363" to="364">
<condition id="1237">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8506" from="364" to="365">
<condition id="1238">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8507" from="365" to="366">
<condition id="1239">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8508" from="366" to="367">
<condition id="1240">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8509" from="367" to="368">
<condition id="1241">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8510" from="368" to="369">
<condition id="1242">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8511" from="369" to="370">
<condition id="1243">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8512" from="370" to="371">
<condition id="1244">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8513" from="371" to="372">
<condition id="1245">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8514" from="372" to="373">
<condition id="1246">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8515" from="373" to="374">
<condition id="1247">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8516" from="374" to="375">
<condition id="1248">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8517" from="375" to="376">
<condition id="1249">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8518" from="376" to="377">
<condition id="1250">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8519" from="377" to="378">
<condition id="1251">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8520" from="378" to="379">
<condition id="1252">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8521" from="379" to="380">
<condition id="1253">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8522" from="380" to="381">
<condition id="1254">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8523" from="381" to="382">
<condition id="1255">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8524" from="382" to="383">
<condition id="1256">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8525" from="383" to="384">
<condition id="1257">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8526" from="384" to="385">
<condition id="1258">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8527" from="385" to="386">
<condition id="1259">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8528" from="386" to="387">
<condition id="1260">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8529" from="387" to="388">
<condition id="1261">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8530" from="388" to="389">
<condition id="1262">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8531" from="389" to="390">
<condition id="1263">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8532" from="390" to="391">
<condition id="1264">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8533" from="391" to="392">
<condition id="1265">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8534" from="392" to="393">
<condition id="1266">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8535" from="393" to="394">
<condition id="1267">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8536" from="394" to="395">
<condition id="1268">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8537" from="395" to="396">
<condition id="1269">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8538" from="396" to="397">
<condition id="1270">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8539" from="397" to="398">
<condition id="1271">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8540" from="398" to="399">
<condition id="1272">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8541" from="399" to="400">
<condition id="1273">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8542" from="400" to="401">
<condition id="1274">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8543" from="401" to="402">
<condition id="1275">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8544" from="402" to="403">
<condition id="1276">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8545" from="403" to="404">
<condition id="1277">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8546" from="404" to="405">
<condition id="1278">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8547" from="405" to="406">
<condition id="1279">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8548" from="406" to="407">
<condition id="1280">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8549" from="407" to="408">
<condition id="1281">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8550" from="408" to="409">
<condition id="1282">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8551" from="409" to="410">
<condition id="1283">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8552" from="410" to="411">
<condition id="1284">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8553" from="411" to="412">
<condition id="1285">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8554" from="412" to="413">
<condition id="1286">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8555" from="413" to="414">
<condition id="1287">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8556" from="414" to="415">
<condition id="1288">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8557" from="415" to="416">
<condition id="1289">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8558" from="416" to="417">
<condition id="1290">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8559" from="417" to="418">
<condition id="1291">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8560" from="418" to="419">
<condition id="1292">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8561" from="419" to="420">
<condition id="1293">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8562" from="420" to="421">
<condition id="1294">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8563" from="421" to="422">
<condition id="1295">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8564" from="422" to="423">
<condition id="1296">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8565" from="423" to="424">
<condition id="1297">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8566" from="424" to="425">
<condition id="1298">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8567" from="425" to="426">
<condition id="1299">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8568" from="426" to="427">
<condition id="1300">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8569" from="427" to="428">
<condition id="1301">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8570" from="428" to="429">
<condition id="1302">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8571" from="429" to="430">
<condition id="1303">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8572" from="430" to="431">
<condition id="1304">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8573" from="431" to="432">
<condition id="1305">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8574" from="432" to="433">
<condition id="1306">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8575" from="433" to="434">
<condition id="1307">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8576" from="434" to="435">
<condition id="1308">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8577" from="435" to="436">
<condition id="1309">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8578" from="436" to="437">
<condition id="1310">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8579" from="437" to="438">
<condition id="1311">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8580" from="438" to="439">
<condition id="1312">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8581" from="439" to="440">
<condition id="1313">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8582" from="440" to="441">
<condition id="1314">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8583" from="441" to="442">
<condition id="1315">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8584" from="442" to="443">
<condition id="1316">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8585" from="443" to="444">
<condition id="1317">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8586" from="444" to="445">
<condition id="1318">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8587" from="445" to="446">
<condition id="1319">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8588" from="446" to="447">
<condition id="1320">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8589" from="447" to="448">
<condition id="1321">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="8590" from="448" to="2">
<condition id="1323">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="449" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="420">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecInterface(i32 0, [10 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="450" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="420">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:1  call void (...)* @_ssdm_op_SpecInterface(i8* %INPUT_BUNDLE, [6 x i8]* @p_str2, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 1048576, [13 x i8]* @p_str3, [6 x i8]* @p_str4, [1 x i8]* @p_str1, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str1, [1 x i8]* @p_str1)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="451" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="420">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:2  call void (...)* @_ssdm_op_SpecInterface(i32 %input_r, [10 x i8]* @mode, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 1048576, [1 x i8]* @bundle, [6 x i8]* @p_str4, [1 x i8]* @p_str1, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str1, [1 x i8]* @p_str1)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="452" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="420">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:3  call void (...)* @_ssdm_op_SpecInterface(i8* %OUTPUT_BUNDLE, [6 x i8]* @p_str2, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 1048576, [14 x i8]* @p_str5, [6 x i8]* @p_str4, [1 x i8]* @p_str1, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str1, [1 x i8]* @p_str1)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="453" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="420">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:4  call void (...)* @_ssdm_op_SpecInterface(i32 %output_r, [10 x i8]* @mode3, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 1048576, [1 x i8]* @bundle4, [6 x i8]* @p_str4, [1 x i8]* @p_str1, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str1, [1 x i8]* @p_str1)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="454" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="420">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="0" op_0_bw="0">
<![CDATA[
:5  br label %rewind_header

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="455" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="421">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1">
<![CDATA[
rewind_header:0  %do_init = phi i1 [ true, %0 ], [ false, %.preheader.0.preheader ], [ true, %1 ]

]]></Node>
<StgValue><ssdm name="do_init"/></StgValue>
</operation>

<operation id="456" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="421">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
rewind_header:1  %input1006_rewind = phi i32 [ undef, %0 ], [ %input1006_phi, %.preheader.0.preheader ], [ undef, %1 ]

]]></Node>
<StgValue><ssdm name="input1006_rewind"/></StgValue>
</operation>

<operation id="457" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="421">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
rewind_header:2  %output1007_rewind = phi i32 [ undef, %0 ], [ %output1007_phi, %.preheader.0.preheader ], [ undef, %1 ]

]]></Node>
<StgValue><ssdm name="output1007_rewind"/></StgValue>
</operation>

<operation id="458" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="421">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="10" op_0_bw="10" op_1_bw="0" op_2_bw="10">
<![CDATA[
rewind_header:3  %j_s = phi i10 [ 2, %0 ], [ %j_1, %.preheader.0.preheader ], [ 2, %1 ]

]]></Node>
<StgValue><ssdm name="j_s"/></StgValue>
</operation>

<operation id="459" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="421">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1">
<![CDATA[
rewind_header:4  %tmp_1_s = phi i1 [ false, %0 ], [ %tmp_1_8, %.preheader.0.preheader ], [ false, %1 ]

]]></Node>
<StgValue><ssdm name="tmp_1_s"/></StgValue>
</operation>

<operation id="460" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="421">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="10" op_0_bw="10" op_1_bw="0" op_2_bw="10">
<![CDATA[
rewind_header:5  %i_1_25 = phi i10 [ 9, %0 ], [ %i_1_7, %.preheader.0.preheader ], [ 9, %1 ]

]]></Node>
<StgValue><ssdm name="i_1_25"/></StgValue>
</operation>

<operation id="461" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="421">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="10" op_0_bw="10" op_1_bw="0" op_2_bw="10">
<![CDATA[
rewind_header:6  %tmp_32 = phi i10 [ 0, %0 ], [ %tmp_18, %.preheader.0.preheader ], [ 0, %1 ]

]]></Node>
<StgValue><ssdm name="tmp_32"/></StgValue>
</operation>

<operation id="462" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="421">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="10" op_0_bw="10" op_1_bw="0" op_2_bw="10">
<![CDATA[
rewind_header:7  %tmp_33 = phi i10 [ 2, %0 ], [ %tmp_11, %.preheader.0.preheader ], [ 2, %1 ]

]]></Node>
<StgValue><ssdm name="tmp_33"/></StgValue>
</operation>

<operation id="463" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="421">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="20" op_0_bw="20" op_1_bw="0" op_2_bw="20">
<![CDATA[
rewind_header:8  %tmp_15_cast1 = phi i20 [ 1025, %0 ], [ %tmp_4, %.preheader.0.preheader ], [ 1025, %1 ]

]]></Node>
<StgValue><ssdm name="tmp_15_cast1"/></StgValue>
</operation>

<operation id="464" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="421">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="20" op_0_bw="20" op_1_bw="0" op_2_bw="20">
<![CDATA[
rewind_header:9  %tmp_111 = phi i20 [ 1023, %0 ], [ %tmp_9, %.preheader.0.preheader ], [ 1023, %1 ]

]]></Node>
<StgValue><ssdm name="tmp_111"/></StgValue>
</operation>

<operation id="465" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="421">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="10" op_0_bw="10" op_1_bw="0" op_2_bw="10">
<![CDATA[
rewind_header:10  %i = phi i10 [ 1, %0 ], [ %i_1_24, %.preheader.0.preheader ], [ 1, %1 ]

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="466" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="421">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="10" op_0_bw="10" op_1_bw="0" op_2_bw="10">
<![CDATA[
rewind_header:11  %j = phi i10 [ 1, %0 ], [ %j_mid2, %.preheader.0.preheader ], [ 1, %1 ]

]]></Node>
<StgValue><ssdm name="j"/></StgValue>
</operation>

<operation id="467" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="421">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16">
<![CDATA[
rewind_header:12  %indvar_flatten = phi i16 [ 0, %0 ], [ %indvar_flatten_next, %.preheader.0.preheader ], [ 0, %1 ]

]]></Node>
<StgValue><ssdm name="indvar_flatten"/></StgValue>
</operation>

<operation id="468" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="421">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
rewind_header:13  br i1 %do_init, label %rewind_init, label %.preheader.0.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="469" st_id="2" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="422">
<or_exp><and_exp><literal name="do_init" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="30" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
rewind_init:3  %output_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %output_r)

]]></Node>
<StgValue><ssdm name="output_read"/></StgValue>
</operation>

<operation id="470" st_id="2" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="422">
<or_exp><and_exp><literal name="do_init" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
rewind_init:4  %input_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %input_r)

]]></Node>
<StgValue><ssdm name="input_read"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="471" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="423">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="8" op_0_bw="8" op_1_bw="32">
<![CDATA[
rewind_init:5  %INPUT_BUNDLE_addr_272 = getelementptr i8* %INPUT_BUNDLE, i32 %input_read

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_addr_272"/></StgValue>
</operation>

<operation id="472" st_id="3" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="423">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
rewind_init:6  %INPUT_BUNDLE_load317 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_272, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load317"/></StgValue>
</operation>

<operation id="473" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="423">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
rewind_init:9  %input2_sum272 = add i32 1024, %input_read

]]></Node>
<StgValue><ssdm name="input2_sum272"/></StgValue>
</operation>

<operation id="474" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="423">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="8" op_0_bw="8" op_1_bw="32">
<![CDATA[
rewind_init:10  %INPUT_BUNDLE_addr_273 = getelementptr i8* %INPUT_BUNDLE, i32 %input2_sum272

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_addr_273"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="475" st_id="4" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="424">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
rewind_init:6  %INPUT_BUNDLE_load317 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_272, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load317"/></StgValue>
</operation>

<operation id="476" st_id="4" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="424">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
rewind_init:11  %INPUT_BUNDLE_load_13_11 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_273, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_13_11"/></StgValue>
</operation>

<operation id="477" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="424">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
rewind_init:15  %input2_sum273 = add i32 2048, %input_read

]]></Node>
<StgValue><ssdm name="input2_sum273"/></StgValue>
</operation>

<operation id="478" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="424">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="8" op_0_bw="8" op_1_bw="32">
<![CDATA[
rewind_init:16  %INPUT_BUNDLE_addr_274 = getelementptr i8* %INPUT_BUNDLE, i32 %input2_sum273

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_addr_274"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="479" st_id="5" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="425">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
rewind_init:6  %INPUT_BUNDLE_load317 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_272, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load317"/></StgValue>
</operation>

<operation id="480" st_id="5" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="425">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
rewind_init:11  %INPUT_BUNDLE_load_13_11 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_273, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_13_11"/></StgValue>
</operation>

<operation id="481" st_id="5" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="425">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
rewind_init:17  %INPUT_BUNDLE_load_23_11 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_274, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_23_11"/></StgValue>
</operation>

<operation id="482" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="425">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
rewind_init:20  %input2_sum274 = add i32 2, %input_read

]]></Node>
<StgValue><ssdm name="input2_sum274"/></StgValue>
</operation>

<operation id="483" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="425">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="8" op_0_bw="8" op_1_bw="32">
<![CDATA[
rewind_init:21  %INPUT_BUNDLE_addr_275 = getelementptr i8* %INPUT_BUNDLE, i32 %input2_sum274

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_addr_275"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="484" st_id="6" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="426">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
rewind_init:6  %INPUT_BUNDLE_load317 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_272, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load317"/></StgValue>
</operation>

<operation id="485" st_id="6" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="426">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
rewind_init:11  %INPUT_BUNDLE_load_13_11 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_273, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_13_11"/></StgValue>
</operation>

<operation id="486" st_id="6" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="426">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
rewind_init:17  %INPUT_BUNDLE_load_23_11 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_274, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_23_11"/></StgValue>
</operation>

<operation id="487" st_id="6" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="426">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
rewind_init:22  %INPUT_BUNDLE_load_33_1 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_275, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_33_1"/></StgValue>
</operation>

<operation id="488" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="426">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
rewind_init:26  %input2_sum275 = add i32 1026, %input_read

]]></Node>
<StgValue><ssdm name="input2_sum275"/></StgValue>
</operation>

<operation id="489" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="426">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="8" op_0_bw="8" op_1_bw="32">
<![CDATA[
rewind_init:27  %INPUT_BUNDLE_addr_276 = getelementptr i8* %INPUT_BUNDLE, i32 %input2_sum275

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_addr_276"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="490" st_id="7" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="427">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
rewind_init:6  %INPUT_BUNDLE_load317 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_272, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load317"/></StgValue>
</operation>

<operation id="491" st_id="7" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="427">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
rewind_init:11  %INPUT_BUNDLE_load_13_11 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_273, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_13_11"/></StgValue>
</operation>

<operation id="492" st_id="7" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="427">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
rewind_init:17  %INPUT_BUNDLE_load_23_11 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_274, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_23_11"/></StgValue>
</operation>

<operation id="493" st_id="7" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="427">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
rewind_init:22  %INPUT_BUNDLE_load_33_1 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_275, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_33_1"/></StgValue>
</operation>

<operation id="494" st_id="7" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="427">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
rewind_init:28  %INPUT_BUNDLE_load_43_1 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_276, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_43_1"/></StgValue>
</operation>

<operation id="495" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="427">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
rewind_init:32  %input2_sum276 = add i32 2050, %input_read

]]></Node>
<StgValue><ssdm name="input2_sum276"/></StgValue>
</operation>

<operation id="496" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="427">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="8" op_0_bw="8" op_1_bw="32">
<![CDATA[
rewind_init:33  %INPUT_BUNDLE_addr_277 = getelementptr i8* %INPUT_BUNDLE, i32 %input2_sum276

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_addr_277"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="497" st_id="8" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="428">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
rewind_init:6  %INPUT_BUNDLE_load317 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_272, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load317"/></StgValue>
</operation>

<operation id="498" st_id="8" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="428">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
rewind_init:11  %INPUT_BUNDLE_load_13_11 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_273, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_13_11"/></StgValue>
</operation>

<operation id="499" st_id="8" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="428">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
rewind_init:17  %INPUT_BUNDLE_load_23_11 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_274, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_23_11"/></StgValue>
</operation>

<operation id="500" st_id="8" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="428">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
rewind_init:22  %INPUT_BUNDLE_load_33_1 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_275, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_33_1"/></StgValue>
</operation>

<operation id="501" st_id="8" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="428">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
rewind_init:28  %INPUT_BUNDLE_load_43_1 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_276, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_43_1"/></StgValue>
</operation>

<operation id="502" st_id="8" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="428">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
rewind_init:34  %INPUT_BUNDLE_load_53_1 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_277, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_53_1"/></StgValue>
</operation>

<operation id="503" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="428">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
rewind_init:45  %input2_sum277 = add i32 2049, %input_read

]]></Node>
<StgValue><ssdm name="input2_sum277"/></StgValue>
</operation>

<operation id="504" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="428">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="8" op_0_bw="8" op_1_bw="32">
<![CDATA[
rewind_init:46  %INPUT_BUNDLE_addr_278 = getelementptr i8* %INPUT_BUNDLE, i32 %input2_sum277

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_addr_278"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="505" st_id="9" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="429">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
rewind_init:6  %INPUT_BUNDLE_load317 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_272, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load317"/></StgValue>
</operation>

<operation id="506" st_id="9" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="429">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
rewind_init:11  %INPUT_BUNDLE_load_13_11 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_273, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_13_11"/></StgValue>
</operation>

<operation id="507" st_id="9" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="429">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
rewind_init:17  %INPUT_BUNDLE_load_23_11 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_274, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_23_11"/></StgValue>
</operation>

<operation id="508" st_id="9" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="429">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
rewind_init:22  %INPUT_BUNDLE_load_33_1 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_275, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_33_1"/></StgValue>
</operation>

<operation id="509" st_id="9" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="429">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
rewind_init:28  %INPUT_BUNDLE_load_43_1 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_276, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_43_1"/></StgValue>
</operation>

<operation id="510" st_id="9" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="429">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
rewind_init:34  %INPUT_BUNDLE_load_53_1 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_277, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_53_1"/></StgValue>
</operation>

<operation id="511" st_id="9" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="429">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
rewind_init:47  %INPUT_BUNDLE_load_63_1 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_278, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_63_1"/></StgValue>
</operation>

<operation id="512" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="429">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
rewind_init:51  %input2_sum278 = add i32 1, %input_read

]]></Node>
<StgValue><ssdm name="input2_sum278"/></StgValue>
</operation>

<operation id="513" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="429">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="8" op_0_bw="8" op_1_bw="32">
<![CDATA[
rewind_init:52  %INPUT_BUNDLE_addr_279 = getelementptr i8* %INPUT_BUNDLE, i32 %input2_sum278

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_addr_279"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="514" st_id="10" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="430">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
rewind_init:7  %INPUT_BUNDLE_addr_27_4 = call i8 @_ssdm_op_Read.m_axi.i8P(i8* %INPUT_BUNDLE_addr_272)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_addr_27_4"/></StgValue>
</operation>

<operation id="515" st_id="10" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="430">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
rewind_init:11  %INPUT_BUNDLE_load_13_11 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_273, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_13_11"/></StgValue>
</operation>

<operation id="516" st_id="10" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="430">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
rewind_init:17  %INPUT_BUNDLE_load_23_11 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_274, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_23_11"/></StgValue>
</operation>

<operation id="517" st_id="10" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="430">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
rewind_init:22  %INPUT_BUNDLE_load_33_1 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_275, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_33_1"/></StgValue>
</operation>

<operation id="518" st_id="10" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="430">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
rewind_init:28  %INPUT_BUNDLE_load_43_1 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_276, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_43_1"/></StgValue>
</operation>

<operation id="519" st_id="10" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="430">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
rewind_init:34  %INPUT_BUNDLE_load_53_1 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_277, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_53_1"/></StgValue>
</operation>

<operation id="520" st_id="10" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="430">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
rewind_init:47  %INPUT_BUNDLE_load_63_1 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_278, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_63_1"/></StgValue>
</operation>

<operation id="521" st_id="10" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="430">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
rewind_init:53  %INPUT_BUNDLE_load_73_1 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_279, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_73_1"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="522" st_id="11" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="431">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
rewind_init:12  %INPUT_BUNDLE_addr_27_5 = call i8 @_ssdm_op_Read.m_axi.i8P(i8* %INPUT_BUNDLE_addr_273)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_addr_27_5"/></StgValue>
</operation>

<operation id="523" st_id="11" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="431">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
rewind_init:17  %INPUT_BUNDLE_load_23_11 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_274, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_23_11"/></StgValue>
</operation>

<operation id="524" st_id="11" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="431">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
rewind_init:22  %INPUT_BUNDLE_load_33_1 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_275, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_33_1"/></StgValue>
</operation>

<operation id="525" st_id="11" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="431">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
rewind_init:28  %INPUT_BUNDLE_load_43_1 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_276, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_43_1"/></StgValue>
</operation>

<operation id="526" st_id="11" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="431">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
rewind_init:34  %INPUT_BUNDLE_load_53_1 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_277, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_53_1"/></StgValue>
</operation>

<operation id="527" st_id="11" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="431">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
rewind_init:47  %INPUT_BUNDLE_load_63_1 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_278, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_63_1"/></StgValue>
</operation>

<operation id="528" st_id="11" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="431">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
rewind_init:53  %INPUT_BUNDLE_load_73_1 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_279, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_73_1"/></StgValue>
</operation>

<operation id="529" st_id="11" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="431">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
rewind_init:82  %INPUT_BUNDLE_load_84_1 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_279, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_84_1"/></StgValue>
</operation>

<operation id="530" st_id="11" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="431">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
rewind_init:85  %input2_sum279 = add i32 1025, %input_read

]]></Node>
<StgValue><ssdm name="input2_sum279"/></StgValue>
</operation>

<operation id="531" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="431">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="8" op_0_bw="8" op_1_bw="32">
<![CDATA[
rewind_init:86  %INPUT_BUNDLE_addr_280 = getelementptr i8* %INPUT_BUNDLE, i32 %input2_sum279

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_addr_280"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="532" st_id="12" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="432">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
rewind_init:18  %INPUT_BUNDLE_addr_27_6 = call i8 @_ssdm_op_Read.m_axi.i8P(i8* %INPUT_BUNDLE_addr_274)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_addr_27_6"/></StgValue>
</operation>

<operation id="533" st_id="12" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="432">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
rewind_init:22  %INPUT_BUNDLE_load_33_1 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_275, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_33_1"/></StgValue>
</operation>

<operation id="534" st_id="12" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="432">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
rewind_init:28  %INPUT_BUNDLE_load_43_1 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_276, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_43_1"/></StgValue>
</operation>

<operation id="535" st_id="12" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="432">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
rewind_init:34  %INPUT_BUNDLE_load_53_1 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_277, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_53_1"/></StgValue>
</operation>

<operation id="536" st_id="12" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="432">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
rewind_init:47  %INPUT_BUNDLE_load_63_1 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_278, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_63_1"/></StgValue>
</operation>

<operation id="537" st_id="12" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="432">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
rewind_init:53  %INPUT_BUNDLE_load_73_1 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_279, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_73_1"/></StgValue>
</operation>

<operation id="538" st_id="12" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="432">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
rewind_init:82  %INPUT_BUNDLE_load_84_1 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_279, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_84_1"/></StgValue>
</operation>

<operation id="539" st_id="12" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="432">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
rewind_init:87  %INPUT_BUNDLE_load_94_1 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_280, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_94_1"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="540" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="433">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="9" op_0_bw="8">
<![CDATA[
rewind_init:8  %tmp_8_cast1 = zext i8 %INPUT_BUNDLE_addr_27_4 to i9

]]></Node>
<StgValue><ssdm name="tmp_8_cast1"/></StgValue>
</operation>

<operation id="541" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="433">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="9" op_0_bw="9" op_1_bw="8" op_2_bw="1">
<![CDATA[
rewind_init:13  %tmp_112 = call i9 @_ssdm_op_BitConcatenate.i9.i8.i1(i8 %INPUT_BUNDLE_addr_27_5, i1 false)

]]></Node>
<StgValue><ssdm name="tmp_112"/></StgValue>
</operation>

<operation id="542" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="433">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="10" op_0_bw="9">
<![CDATA[
rewind_init:14  %tmp_10_cast1 = zext i9 %tmp_112 to i10

]]></Node>
<StgValue><ssdm name="tmp_10_cast1"/></StgValue>
</operation>

<operation id="543" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="433">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="9" op_0_bw="8">
<![CDATA[
rewind_init:19  %tmp_12_cast1 = zext i8 %INPUT_BUNDLE_addr_27_6 to i9

]]></Node>
<StgValue><ssdm name="tmp_12_cast1"/></StgValue>
</operation>

<operation id="544" st_id="13" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="433">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
rewind_init:23  %INPUT_BUNDLE_addr_27_7 = call i8 @_ssdm_op_Read.m_axi.i8P(i8* %INPUT_BUNDLE_addr_275)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_addr_27_7"/></StgValue>
</operation>

<operation id="545" st_id="13" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="433">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
rewind_init:28  %INPUT_BUNDLE_load_43_1 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_276, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_43_1"/></StgValue>
</operation>

<operation id="546" st_id="13" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="433">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
rewind_init:34  %INPUT_BUNDLE_load_53_1 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_277, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_53_1"/></StgValue>
</operation>

<operation id="547" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="433">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
rewind_init:37  %tmp16 = add i9 %tmp_12_cast1, %tmp_8_cast1

]]></Node>
<StgValue><ssdm name="tmp16"/></StgValue>
</operation>

<operation id="548" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="433">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="10" op_0_bw="9">
<![CDATA[
rewind_init:38  %tmp1_cast1 = zext i9 %tmp16 to i10

]]></Node>
<StgValue><ssdm name="tmp1_cast1"/></StgValue>
</operation>

<operation id="549" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="433">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
rewind_init:39  %sum = add i10 %tmp_10_cast1, %tmp1_cast1

]]></Node>
<StgValue><ssdm name="sum"/></StgValue>
</operation>

<operation id="550" st_id="13" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="433">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
rewind_init:47  %INPUT_BUNDLE_load_63_1 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_278, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_63_1"/></StgValue>
</operation>

<operation id="551" st_id="13" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="433">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
rewind_init:53  %INPUT_BUNDLE_load_73_1 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_279, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_73_1"/></StgValue>
</operation>

<operation id="552" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="433">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
rewind_init:57  %sum5_neg1 = sub i9 %tmp_8_cast1, %tmp_12_cast1

]]></Node>
<StgValue><ssdm name="sum5_neg1"/></StgValue>
</operation>

<operation id="553" st_id="13" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="433">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
rewind_init:82  %INPUT_BUNDLE_load_84_1 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_279, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_84_1"/></StgValue>
</operation>

<operation id="554" st_id="13" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="433">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
rewind_init:87  %INPUT_BUNDLE_load_94_1 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_280, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_94_1"/></StgValue>
</operation>

<operation id="555" st_id="13" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="433">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
rewind_init:91  %INPUT_BUNDLE_load_10_11 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_278, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_10_11"/></StgValue>
</operation>

<operation id="556" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="433">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
rewind_init:94  %input2_sum280 = add i32 3, %input_read

]]></Node>
<StgValue><ssdm name="input2_sum280"/></StgValue>
</operation>

<operation id="557" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="433">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="8" op_0_bw="8" op_1_bw="32">
<![CDATA[
rewind_init:95  %INPUT_BUNDLE_addr_281 = getelementptr i8* %INPUT_BUNDLE, i32 %input2_sum280

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_addr_281"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="558" st_id="14" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="434">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
rewind_init:29  %INPUT_BUNDLE_addr_27_8 = call i8 @_ssdm_op_Read.m_axi.i8P(i8* %INPUT_BUNDLE_addr_276)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_addr_27_8"/></StgValue>
</operation>

<operation id="559" st_id="14" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="434">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
rewind_init:34  %INPUT_BUNDLE_load_53_1 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_277, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_53_1"/></StgValue>
</operation>

<operation id="560" st_id="14" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="434">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
rewind_init:47  %INPUT_BUNDLE_load_63_1 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_278, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_63_1"/></StgValue>
</operation>

<operation id="561" st_id="14" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="434">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
rewind_init:53  %INPUT_BUNDLE_load_73_1 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_279, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_73_1"/></StgValue>
</operation>

<operation id="562" st_id="14" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="434">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
rewind_init:82  %INPUT_BUNDLE_load_84_1 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_279, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_84_1"/></StgValue>
</operation>

<operation id="563" st_id="14" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="434">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
rewind_init:87  %INPUT_BUNDLE_load_94_1 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_280, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_94_1"/></StgValue>
</operation>

<operation id="564" st_id="14" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="434">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
rewind_init:91  %INPUT_BUNDLE_load_10_11 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_278, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_10_11"/></StgValue>
</operation>

<operation id="565" st_id="14" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="434">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
rewind_init:96  %INPUT_BUNDLE_load_11_11 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_281, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_11_11"/></StgValue>
</operation>

<operation id="566" st_id="14" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="434">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
rewind_init:100  %input2_sum281 = add i32 1027, %input_read

]]></Node>
<StgValue><ssdm name="input2_sum281"/></StgValue>
</operation>

<operation id="567" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="434">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="8" op_0_bw="8" op_1_bw="32">
<![CDATA[
rewind_init:101  %INPUT_BUNDLE_addr_282 = getelementptr i8* %INPUT_BUNDLE, i32 %input2_sum281

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_addr_282"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="568" st_id="15" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="435">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
rewind_init:35  %INPUT_BUNDLE_addr_27_9 = call i8 @_ssdm_op_Read.m_axi.i8P(i8* %INPUT_BUNDLE_addr_277)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_addr_27_9"/></StgValue>
</operation>

<operation id="569" st_id="15" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="435">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
rewind_init:47  %INPUT_BUNDLE_load_63_1 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_278, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_63_1"/></StgValue>
</operation>

<operation id="570" st_id="15" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="435">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
rewind_init:53  %INPUT_BUNDLE_load_73_1 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_279, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_73_1"/></StgValue>
</operation>

<operation id="571" st_id="15" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="435">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
rewind_init:82  %INPUT_BUNDLE_load_84_1 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_279, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_84_1"/></StgValue>
</operation>

<operation id="572" st_id="15" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="435">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
rewind_init:87  %INPUT_BUNDLE_load_94_1 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_280, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_94_1"/></StgValue>
</operation>

<operation id="573" st_id="15" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="435">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
rewind_init:91  %INPUT_BUNDLE_load_10_11 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_278, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_10_11"/></StgValue>
</operation>

<operation id="574" st_id="15" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="435">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
rewind_init:96  %INPUT_BUNDLE_load_11_11 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_281, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_11_11"/></StgValue>
</operation>

<operation id="575" st_id="15" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="435">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
rewind_init:102  %INPUT_BUNDLE_load_12_11 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_282, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_12_11"/></StgValue>
</operation>

<operation id="576" st_id="15" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="435">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
rewind_init:106  %input2_sum282 = add i32 2051, %input_read

]]></Node>
<StgValue><ssdm name="input2_sum282"/></StgValue>
</operation>

<operation id="577" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="435">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="8" op_0_bw="8" op_1_bw="32">
<![CDATA[
rewind_init:107  %INPUT_BUNDLE_addr_283 = getelementptr i8* %INPUT_BUNDLE, i32 %input2_sum282

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_addr_283"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="578" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="436">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="11" op_0_bw="8">
<![CDATA[
rewind_init:24  %tmp_113 = zext i8 %INPUT_BUNDLE_addr_27_7 to i11

]]></Node>
<StgValue><ssdm name="tmp_113"/></StgValue>
</operation>

<operation id="579" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="436">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="10" op_0_bw="8">
<![CDATA[
rewind_init:25  %tmp_14_cast1 = zext i8 %INPUT_BUNDLE_addr_27_7 to i10

]]></Node>
<StgValue><ssdm name="tmp_14_cast1"/></StgValue>
</operation>

<operation id="580" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="436">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="9" op_0_bw="9" op_1_bw="8" op_2_bw="1">
<![CDATA[
rewind_init:30  %tmp_114 = call i9 @_ssdm_op_BitConcatenate.i9.i8.i1(i8 %INPUT_BUNDLE_addr_27_8, i1 false)

]]></Node>
<StgValue><ssdm name="tmp_114"/></StgValue>
</operation>

<operation id="581" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="436">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="10" op_0_bw="9">
<![CDATA[
rewind_init:31  %tmp_18_cast1 = zext i9 %tmp_114 to i10

]]></Node>
<StgValue><ssdm name="tmp_18_cast1"/></StgValue>
</operation>

<operation id="582" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="436">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="10" op_0_bw="8">
<![CDATA[
rewind_init:36  %tmp_20_cast1 = zext i8 %INPUT_BUNDLE_addr_27_9 to i10

]]></Node>
<StgValue><ssdm name="tmp_20_cast1"/></StgValue>
</operation>

<operation id="583" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="436">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="11" op_0_bw="10">
<![CDATA[
rewind_init:40  %sum1_cast1 = zext i10 %sum to i11

]]></Node>
<StgValue><ssdm name="sum1_cast1"/></StgValue>
</operation>

<operation id="584" st_id="16" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="436">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
rewind_init:41  %tmp_115 = sub i11 %tmp_113, %sum1_cast1

]]></Node>
<StgValue><ssdm name="tmp_115"/></StgValue>
</operation>

<operation id="585" st_id="16" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="436">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
rewind_init:42  %tmp53 = add i10 %tmp_20_cast1, %tmp_18_cast1

]]></Node>
<StgValue><ssdm name="tmp53"/></StgValue>
</operation>

<operation id="586" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="436">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="11" op_0_bw="10">
<![CDATA[
rewind_init:43  %tmp2_cast1 = zext i10 %tmp53 to i11

]]></Node>
<StgValue><ssdm name="tmp2_cast1"/></StgValue>
</operation>

<operation id="587" st_id="16" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="436">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
rewind_init:44  %convulution_horizont_40 = add i11 %tmp_115, %tmp2_cast1

]]></Node>
<StgValue><ssdm name="convulution_horizont_40"/></StgValue>
</operation>

<operation id="588" st_id="16" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="436">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
rewind_init:48  %INPUT_BUNDLE_addr_27_10 = call i8 @_ssdm_op_Read.m_axi.i8P(i8* %INPUT_BUNDLE_addr_278)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_addr_27_10"/></StgValue>
</operation>

<operation id="589" st_id="16" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="436">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
rewind_init:53  %INPUT_BUNDLE_load_73_1 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_279, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_73_1"/></StgValue>
</operation>

<operation id="590" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="436">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="10" op_0_bw="9">
<![CDATA[
rewind_init:58  %sum5_neg_cast1 = sext i9 %sum5_neg1 to i10

]]></Node>
<StgValue><ssdm name="sum5_neg_cast1"/></StgValue>
</operation>

<operation id="591" st_id="16" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="436">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
rewind_init:59  %sum6_neg1 = add i10 %tmp_14_cast1, %sum5_neg_cast1

]]></Node>
<StgValue><ssdm name="sum6_neg1"/></StgValue>
</operation>

<operation id="592" st_id="16" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="436">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
rewind_init:60  %tmp_118 = sub i10 %sum6_neg1, %tmp_20_cast1

]]></Node>
<StgValue><ssdm name="tmp_118"/></StgValue>
</operation>

<operation id="593" st_id="16" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="436">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
rewind_init:82  %INPUT_BUNDLE_load_84_1 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_279, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_84_1"/></StgValue>
</operation>

<operation id="594" st_id="16" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="436">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
rewind_init:87  %INPUT_BUNDLE_load_94_1 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_280, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_94_1"/></StgValue>
</operation>

<operation id="595" st_id="16" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="436">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
rewind_init:91  %INPUT_BUNDLE_load_10_11 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_278, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_10_11"/></StgValue>
</operation>

<operation id="596" st_id="16" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="436">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
rewind_init:96  %INPUT_BUNDLE_load_11_11 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_281, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_11_11"/></StgValue>
</operation>

<operation id="597" st_id="16" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="436">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
rewind_init:102  %INPUT_BUNDLE_load_12_11 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_282, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_12_11"/></StgValue>
</operation>

<operation id="598" st_id="16" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="436">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
rewind_init:108  %INPUT_BUNDLE_load_13_12 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_283, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_13_12"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="599" st_id="17" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="437">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
rewind_init:54  %INPUT_BUNDLE_addr_27_11 = call i8 @_ssdm_op_Read.m_axi.i8P(i8* %INPUT_BUNDLE_addr_279)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_addr_27_11"/></StgValue>
</operation>

<operation id="600" st_id="17" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="437">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
rewind_init:82  %INPUT_BUNDLE_load_84_1 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_279, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_84_1"/></StgValue>
</operation>

<operation id="601" st_id="17" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="437">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
rewind_init:87  %INPUT_BUNDLE_load_94_1 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_280, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_94_1"/></StgValue>
</operation>

<operation id="602" st_id="17" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="437">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
rewind_init:91  %INPUT_BUNDLE_load_10_11 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_278, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_10_11"/></StgValue>
</operation>

<operation id="603" st_id="17" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="437">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
rewind_init:96  %INPUT_BUNDLE_load_11_11 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_281, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_11_11"/></StgValue>
</operation>

<operation id="604" st_id="17" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="437">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
rewind_init:102  %INPUT_BUNDLE_load_12_11 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_282, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_12_11"/></StgValue>
</operation>

<operation id="605" st_id="17" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="437">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
rewind_init:108  %INPUT_BUNDLE_load_13_12 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_283, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_13_12"/></StgValue>
</operation>

<operation id="606" st_id="17" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="437">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
rewind_init:119  %INPUT_BUNDLE_load_14_11 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_277, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_14_11"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="607" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="438">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="9" op_0_bw="9" op_1_bw="8" op_2_bw="1">
<![CDATA[
rewind_init:49  %tmp_116 = call i9 @_ssdm_op_BitConcatenate.i9.i8.i1(i8 %INPUT_BUNDLE_addr_27_10, i1 false)

]]></Node>
<StgValue><ssdm name="tmp_116"/></StgValue>
</operation>

<operation id="608" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="438">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="11" op_0_bw="9">
<![CDATA[
rewind_init:50  %tmp_26_cast1 = zext i9 %tmp_116 to i11

]]></Node>
<StgValue><ssdm name="tmp_26_cast1"/></StgValue>
</operation>

<operation id="609" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="438">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="9" op_0_bw="9" op_1_bw="8" op_2_bw="1">
<![CDATA[
rewind_init:55  %tmp_117 = call i9 @_ssdm_op_BitConcatenate.i9.i8.i1(i8 %INPUT_BUNDLE_addr_27_11, i1 false)

]]></Node>
<StgValue><ssdm name="tmp_117"/></StgValue>
</operation>

<operation id="610" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="438">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="11" op_0_bw="9">
<![CDATA[
rewind_init:56  %tmp_30_cast1 = zext i9 %tmp_117 to i11

]]></Node>
<StgValue><ssdm name="tmp_30_cast1"/></StgValue>
</operation>

<operation id="611" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="438">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="11" op_0_bw="10">
<![CDATA[
rewind_init:61  %tmp_31_cast1 = sext i10 %tmp_118 to i11

]]></Node>
<StgValue><ssdm name="tmp_31_cast1"/></StgValue>
</operation>

<operation id="612" st_id="18" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="438">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
rewind_init:62  %tmp_119 = sub i11 %tmp_31_cast1, %tmp_26_cast1

]]></Node>
<StgValue><ssdm name="tmp_119"/></StgValue>
</operation>

<operation id="613" st_id="18" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="438">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
rewind_init:63  %convulution_vertical_40 = add i11 %tmp_30_cast1, %tmp_119

]]></Node>
<StgValue><ssdm name="convulution_vertical_40"/></StgValue>
</operation>

<operation id="614" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="438">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="20" op_0_bw="11">
<![CDATA[
rewind_init:64  %tmp_120 = sext i11 %convulution_horizont_40 to i20

]]></Node>
<StgValue><ssdm name="tmp_120"/></StgValue>
</operation>

<operation id="615" st_id="18" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="438">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
rewind_init:65  %tmp_121 = mul i20 %tmp_120, %tmp_120

]]></Node>
<StgValue><ssdm name="tmp_121"/></StgValue>
</operation>

<operation id="616" st_id="18" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="438">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
rewind_init:83  %INPUT_BUNDLE_addr_27_12 = call i8 @_ssdm_op_Read.m_axi.i8P(i8* %INPUT_BUNDLE_addr_279)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_addr_27_12"/></StgValue>
</operation>

<operation id="617" st_id="18" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="438">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
rewind_init:87  %INPUT_BUNDLE_load_94_1 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_280, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_94_1"/></StgValue>
</operation>

<operation id="618" st_id="18" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="438">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
rewind_init:91  %INPUT_BUNDLE_load_10_11 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_278, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_10_11"/></StgValue>
</operation>

<operation id="619" st_id="18" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="438">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
rewind_init:96  %INPUT_BUNDLE_load_11_11 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_281, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_11_11"/></StgValue>
</operation>

<operation id="620" st_id="18" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="438">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
rewind_init:102  %INPUT_BUNDLE_load_12_11 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_282, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_12_11"/></StgValue>
</operation>

<operation id="621" st_id="18" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="438">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
rewind_init:108  %INPUT_BUNDLE_load_13_12 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_283, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_13_12"/></StgValue>
</operation>

<operation id="622" st_id="18" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="438">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
rewind_init:119  %INPUT_BUNDLE_load_14_11 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_277, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_14_11"/></StgValue>
</operation>

<operation id="623" st_id="18" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="438">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
rewind_init:123  %INPUT_BUNDLE_load_15_11 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_275, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_15_11"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="624" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="439">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="20" op_0_bw="11">
<![CDATA[
rewind_init:66  %tmp_122 = sext i11 %convulution_vertical_40 to i20

]]></Node>
<StgValue><ssdm name="tmp_122"/></StgValue>
</operation>

<operation id="625" st_id="19" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="439">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
rewind_init:67  %tmp_123 = mul i20 %tmp_122, %tmp_122

]]></Node>
<StgValue><ssdm name="tmp_123"/></StgValue>
</operation>

<operation id="626" st_id="19" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="439">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
rewind_init:68  %p1 = add i20 %tmp_121, %tmp_123

]]></Node>
<StgValue><ssdm name="p1"/></StgValue>
</operation>

<operation id="627" st_id="19" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="439">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
rewind_init:88  %INPUT_BUNDLE_addr_28_2 = call i8 @_ssdm_op_Read.m_axi.i8P(i8* %INPUT_BUNDLE_addr_280)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_addr_28_2"/></StgValue>
</operation>

<operation id="628" st_id="19" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="439">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
rewind_init:91  %INPUT_BUNDLE_load_10_11 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_278, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_10_11"/></StgValue>
</operation>

<operation id="629" st_id="19" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="439">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
rewind_init:96  %INPUT_BUNDLE_load_11_11 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_281, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_11_11"/></StgValue>
</operation>

<operation id="630" st_id="19" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="439">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
rewind_init:102  %INPUT_BUNDLE_load_12_11 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_282, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_12_11"/></StgValue>
</operation>

<operation id="631" st_id="19" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="439">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
rewind_init:108  %INPUT_BUNDLE_load_13_12 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_283, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_13_12"/></StgValue>
</operation>

<operation id="632" st_id="19" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="439">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
rewind_init:119  %INPUT_BUNDLE_load_14_11 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_277, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_14_11"/></StgValue>
</operation>

<operation id="633" st_id="19" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="439">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
rewind_init:123  %INPUT_BUNDLE_load_15_11 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_275, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_15_11"/></StgValue>
</operation>

<operation id="634" st_id="19" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="439">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="179" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
rewind_init:152  %INPUT_BUNDLE_load_16_11 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_275, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_16_11"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="635" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="440">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="32" op_0_bw="20">
<![CDATA[
rewind_init:69  %tmp_124 = zext i20 %p1 to i32

]]></Node>
<StgValue><ssdm name="tmp_124"/></StgValue>
</operation>

<operation id="636" st_id="20" stage="6" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="440">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="64" op_0_bw="32">
<![CDATA[
rewind_init:70  %tmp_125 = uitofp i32 %tmp_124 to double

]]></Node>
<StgValue><ssdm name="tmp_125"/></StgValue>
</operation>

<operation id="637" st_id="20" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="440">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
rewind_init:92  %INPUT_BUNDLE_addr_27_13 = call i8 @_ssdm_op_Read.m_axi.i8P(i8* %INPUT_BUNDLE_addr_278)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_addr_27_13"/></StgValue>
</operation>

<operation id="638" st_id="20" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="440">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
rewind_init:96  %INPUT_BUNDLE_load_11_11 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_281, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_11_11"/></StgValue>
</operation>

<operation id="639" st_id="20" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="440">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
rewind_init:102  %INPUT_BUNDLE_load_12_11 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_282, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_12_11"/></StgValue>
</operation>

<operation id="640" st_id="20" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="440">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
rewind_init:108  %INPUT_BUNDLE_load_13_12 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_283, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_13_12"/></StgValue>
</operation>

<operation id="641" st_id="20" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="440">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
rewind_init:119  %INPUT_BUNDLE_load_14_11 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_277, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_14_11"/></StgValue>
</operation>

<operation id="642" st_id="20" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="440">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
rewind_init:123  %INPUT_BUNDLE_load_15_11 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_275, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_15_11"/></StgValue>
</operation>

<operation id="643" st_id="20" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="440">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="179" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
rewind_init:152  %INPUT_BUNDLE_load_16_11 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_275, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_16_11"/></StgValue>
</operation>

<operation id="644" st_id="20" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="440">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
rewind_init:155  %INPUT_BUNDLE_load_17_11 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_276, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_17_11"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="645" st_id="21" stage="5" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="441">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="64" op_0_bw="32">
<![CDATA[
rewind_init:70  %tmp_125 = uitofp i32 %tmp_124 to double

]]></Node>
<StgValue><ssdm name="tmp_125"/></StgValue>
</operation>

<operation id="646" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="441">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="9" op_0_bw="8">
<![CDATA[
rewind_init:84  %tmp_8_1_cast1 = zext i8 %INPUT_BUNDLE_addr_27_12 to i9

]]></Node>
<StgValue><ssdm name="tmp_8_1_cast1"/></StgValue>
</operation>

<operation id="647" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="441">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="9" op_0_bw="9" op_1_bw="8" op_2_bw="1">
<![CDATA[
rewind_init:89  %tmp_10_25 = call i9 @_ssdm_op_BitConcatenate.i9.i8.i1(i8 %INPUT_BUNDLE_addr_28_2, i1 false)

]]></Node>
<StgValue><ssdm name="tmp_10_25"/></StgValue>
</operation>

<operation id="648" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="441">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="10" op_0_bw="9">
<![CDATA[
rewind_init:90  %tmp_10_1_cast1 = zext i9 %tmp_10_25 to i10

]]></Node>
<StgValue><ssdm name="tmp_10_1_cast1"/></StgValue>
</operation>

<operation id="649" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="441">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="9" op_0_bw="8">
<![CDATA[
rewind_init:93  %tmp_12_1_cast1 = zext i8 %INPUT_BUNDLE_addr_27_13 to i9

]]></Node>
<StgValue><ssdm name="tmp_12_1_cast1"/></StgValue>
</operation>

<operation id="650" st_id="21" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="441">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
rewind_init:97  %INPUT_BUNDLE_addr_28_3 = call i8 @_ssdm_op_Read.m_axi.i8P(i8* %INPUT_BUNDLE_addr_281)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_addr_28_3"/></StgValue>
</operation>

<operation id="651" st_id="21" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="441">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
rewind_init:102  %INPUT_BUNDLE_load_12_11 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_282, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_12_11"/></StgValue>
</operation>

<operation id="652" st_id="21" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="441">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
rewind_init:108  %INPUT_BUNDLE_load_13_12 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_283, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_13_12"/></StgValue>
</operation>

<operation id="653" st_id="21" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="441">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
rewind_init:112  %tmp130 = add i9 %tmp_12_1_cast1, %tmp_8_1_cast1

]]></Node>
<StgValue><ssdm name="tmp130"/></StgValue>
</operation>

<operation id="654" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="441">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="10" op_0_bw="9">
<![CDATA[
rewind_init:113  %tmp3_cast1 = zext i9 %tmp130 to i10

]]></Node>
<StgValue><ssdm name="tmp3_cast1"/></StgValue>
</operation>

<operation id="655" st_id="21" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="441">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
rewind_init:114  %sum1_25 = add i10 %tmp_10_1_cast1, %tmp3_cast1

]]></Node>
<StgValue><ssdm name="sum1_25"/></StgValue>
</operation>

<operation id="656" st_id="21" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="441">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
rewind_init:119  %INPUT_BUNDLE_load_14_11 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_277, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_14_11"/></StgValue>
</operation>

<operation id="657" st_id="21" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="441">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
rewind_init:123  %INPUT_BUNDLE_load_15_11 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_275, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_15_11"/></StgValue>
</operation>

<operation id="658" st_id="21" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="441">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
rewind_init:127  %sum5_neg_25 = sub i9 %tmp_8_1_cast1, %tmp_12_1_cast1

]]></Node>
<StgValue><ssdm name="sum5_neg_25"/></StgValue>
</operation>

<operation id="659" st_id="21" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="441">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="179" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
rewind_init:152  %INPUT_BUNDLE_load_16_11 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_275, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_16_11"/></StgValue>
</operation>

<operation id="660" st_id="21" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="441">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
rewind_init:155  %INPUT_BUNDLE_load_17_11 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_276, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_17_11"/></StgValue>
</operation>

<operation id="661" st_id="21" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="441">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="186" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
rewind_init:159  %INPUT_BUNDLE_load_18_11 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_277, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_18_11"/></StgValue>
</operation>

<operation id="662" st_id="21" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="441">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="189" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
rewind_init:162  %input2_sum283 = add i32 4, %input_read

]]></Node>
<StgValue><ssdm name="input2_sum283"/></StgValue>
</operation>

<operation id="663" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="441">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="190" bw="8" op_0_bw="8" op_1_bw="32">
<![CDATA[
rewind_init:163  %INPUT_BUNDLE_addr_284 = getelementptr i8* %INPUT_BUNDLE, i32 %input2_sum283

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_addr_284"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="664" st_id="22" stage="4" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="442">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="64" op_0_bw="32">
<![CDATA[
rewind_init:70  %tmp_125 = uitofp i32 %tmp_124 to double

]]></Node>
<StgValue><ssdm name="tmp_125"/></StgValue>
</operation>

<operation id="665" st_id="22" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="442">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
rewind_init:103  %INPUT_BUNDLE_addr_28_4 = call i8 @_ssdm_op_Read.m_axi.i8P(i8* %INPUT_BUNDLE_addr_282)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_addr_28_4"/></StgValue>
</operation>

<operation id="666" st_id="22" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="442">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
rewind_init:108  %INPUT_BUNDLE_load_13_12 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_283, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_13_12"/></StgValue>
</operation>

<operation id="667" st_id="22" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="442">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
rewind_init:119  %INPUT_BUNDLE_load_14_11 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_277, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_14_11"/></StgValue>
</operation>

<operation id="668" st_id="22" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="442">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
rewind_init:123  %INPUT_BUNDLE_load_15_11 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_275, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_15_11"/></StgValue>
</operation>

<operation id="669" st_id="22" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="442">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="179" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
rewind_init:152  %INPUT_BUNDLE_load_16_11 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_275, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_16_11"/></StgValue>
</operation>

<operation id="670" st_id="22" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="442">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
rewind_init:155  %INPUT_BUNDLE_load_17_11 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_276, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_17_11"/></StgValue>
</operation>

<operation id="671" st_id="22" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="442">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="186" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
rewind_init:159  %INPUT_BUNDLE_load_18_11 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_277, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_18_11"/></StgValue>
</operation>

<operation id="672" st_id="22" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="442">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="191" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
rewind_init:164  %INPUT_BUNDLE_load_19_11 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_284, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_19_11"/></StgValue>
</operation>

<operation id="673" st_id="22" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="442">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="195" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
rewind_init:168  %input2_sum284 = add i32 1028, %input_read

]]></Node>
<StgValue><ssdm name="input2_sum284"/></StgValue>
</operation>

<operation id="674" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="442">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="196" bw="8" op_0_bw="8" op_1_bw="32">
<![CDATA[
rewind_init:169  %INPUT_BUNDLE_addr_285 = getelementptr i8* %INPUT_BUNDLE, i32 %input2_sum284

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_addr_285"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="675" st_id="23" stage="3" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="443">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="64" op_0_bw="32">
<![CDATA[
rewind_init:70  %tmp_125 = uitofp i32 %tmp_124 to double

]]></Node>
<StgValue><ssdm name="tmp_125"/></StgValue>
</operation>

<operation id="676" st_id="23" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="443">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
rewind_init:109  %INPUT_BUNDLE_addr_28_5 = call i8 @_ssdm_op_Read.m_axi.i8P(i8* %INPUT_BUNDLE_addr_283)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_addr_28_5"/></StgValue>
</operation>

<operation id="677" st_id="23" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="443">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
rewind_init:119  %INPUT_BUNDLE_load_14_11 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_277, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_14_11"/></StgValue>
</operation>

<operation id="678" st_id="23" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="443">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
rewind_init:123  %INPUT_BUNDLE_load_15_11 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_275, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_15_11"/></StgValue>
</operation>

<operation id="679" st_id="23" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="443">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="179" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
rewind_init:152  %INPUT_BUNDLE_load_16_11 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_275, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_16_11"/></StgValue>
</operation>

<operation id="680" st_id="23" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="443">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
rewind_init:155  %INPUT_BUNDLE_load_17_11 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_276, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_17_11"/></StgValue>
</operation>

<operation id="681" st_id="23" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="443">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="186" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
rewind_init:159  %INPUT_BUNDLE_load_18_11 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_277, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_18_11"/></StgValue>
</operation>

<operation id="682" st_id="23" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="443">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="191" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
rewind_init:164  %INPUT_BUNDLE_load_19_11 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_284, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_19_11"/></StgValue>
</operation>

<operation id="683" st_id="23" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="443">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="197" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
rewind_init:170  %INPUT_BUNDLE_load_20_11 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_285, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_20_11"/></StgValue>
</operation>

<operation id="684" st_id="23" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="443">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="201" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
rewind_init:174  %input2_sum285 = add i32 2052, %input_read

]]></Node>
<StgValue><ssdm name="input2_sum285"/></StgValue>
</operation>

<operation id="685" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="443">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="202" bw="8" op_0_bw="8" op_1_bw="32">
<![CDATA[
rewind_init:175  %INPUT_BUNDLE_addr_286 = getelementptr i8* %INPUT_BUNDLE, i32 %input2_sum285

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_addr_286"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="686" st_id="24" stage="2" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="444">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="64" op_0_bw="32">
<![CDATA[
rewind_init:70  %tmp_125 = uitofp i32 %tmp_124 to double

]]></Node>
<StgValue><ssdm name="tmp_125"/></StgValue>
</operation>

<operation id="687" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="444">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="11" op_0_bw="8">
<![CDATA[
rewind_init:98  %tmp_14_25 = zext i8 %INPUT_BUNDLE_addr_28_3 to i11

]]></Node>
<StgValue><ssdm name="tmp_14_25"/></StgValue>
</operation>

<operation id="688" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="444">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="10" op_0_bw="8">
<![CDATA[
rewind_init:99  %tmp_14_1_cast1 = zext i8 %INPUT_BUNDLE_addr_28_3 to i10

]]></Node>
<StgValue><ssdm name="tmp_14_1_cast1"/></StgValue>
</operation>

<operation id="689" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="444">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="9" op_0_bw="9" op_1_bw="8" op_2_bw="1">
<![CDATA[
rewind_init:104  %tmp_18_25 = call i9 @_ssdm_op_BitConcatenate.i9.i8.i1(i8 %INPUT_BUNDLE_addr_28_4, i1 false)

]]></Node>
<StgValue><ssdm name="tmp_18_25"/></StgValue>
</operation>

<operation id="690" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="444">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="11" op_0_bw="9">
<![CDATA[
rewind_init:105  %tmp_18_1_cast1 = zext i9 %tmp_18_25 to i11

]]></Node>
<StgValue><ssdm name="tmp_18_1_cast1"/></StgValue>
</operation>

<operation id="691" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="444">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="11" op_0_bw="8">
<![CDATA[
rewind_init:110  %tmp_20_14 = zext i8 %INPUT_BUNDLE_addr_28_5 to i11

]]></Node>
<StgValue><ssdm name="tmp_20_14"/></StgValue>
</operation>

<operation id="692" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="444">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="10" op_0_bw="8">
<![CDATA[
rewind_init:111  %tmp_20_1_cast1 = zext i8 %INPUT_BUNDLE_addr_28_5 to i10

]]></Node>
<StgValue><ssdm name="tmp_20_1_cast1"/></StgValue>
</operation>

<operation id="693" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="444">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="11" op_0_bw="10">
<![CDATA[
rewind_init:115  %sum1_1_cast1 = zext i10 %sum1_25 to i11

]]></Node>
<StgValue><ssdm name="sum1_1_cast1"/></StgValue>
</operation>

<operation id="694" st_id="24" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="444">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
rewind_init:116  %tmp_21_25 = sub i11 %tmp_14_25, %sum1_1_cast1

]]></Node>
<StgValue><ssdm name="tmp_21_25"/></StgValue>
</operation>

<operation id="695" st_id="24" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="444">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
rewind_init:117  %tmp131 = add i11 %tmp_20_14, %tmp_21_25

]]></Node>
<StgValue><ssdm name="tmp131"/></StgValue>
</operation>

<operation id="696" st_id="24" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="444">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
rewind_init:118  %convulution_horizont_41 = add i11 %tmp_18_1_cast1, %tmp131

]]></Node>
<StgValue><ssdm name="convulution_horizont_41"/></StgValue>
</operation>

<operation id="697" st_id="24" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="444">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
rewind_init:120  %INPUT_BUNDLE_addr_27_14 = call i8 @_ssdm_op_Read.m_axi.i8P(i8* %INPUT_BUNDLE_addr_277)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_addr_27_14"/></StgValue>
</operation>

<operation id="698" st_id="24" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="444">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
rewind_init:123  %INPUT_BUNDLE_load_15_11 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_275, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_15_11"/></StgValue>
</operation>

<operation id="699" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="444">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="10" op_0_bw="9">
<![CDATA[
rewind_init:128  %sum5_neg_1_cast1 = sext i9 %sum5_neg_25 to i10

]]></Node>
<StgValue><ssdm name="sum5_neg_1_cast1"/></StgValue>
</operation>

<operation id="700" st_id="24" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="444">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
rewind_init:129  %sum6_neg_25 = add i10 %tmp_14_1_cast1, %sum5_neg_1_cast1

]]></Node>
<StgValue><ssdm name="sum6_neg_25"/></StgValue>
</operation>

<operation id="701" st_id="24" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="444">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
rewind_init:130  %tmp_31_25 = sub i10 %sum6_neg_25, %tmp_20_1_cast1

]]></Node>
<StgValue><ssdm name="tmp_31_25"/></StgValue>
</operation>

<operation id="702" st_id="24" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="444">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="179" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
rewind_init:152  %INPUT_BUNDLE_load_16_11 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_275, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_16_11"/></StgValue>
</operation>

<operation id="703" st_id="24" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="444">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
rewind_init:155  %INPUT_BUNDLE_load_17_11 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_276, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_17_11"/></StgValue>
</operation>

<operation id="704" st_id="24" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="444">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="186" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
rewind_init:159  %INPUT_BUNDLE_load_18_11 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_277, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_18_11"/></StgValue>
</operation>

<operation id="705" st_id="24" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="444">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="191" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
rewind_init:164  %INPUT_BUNDLE_load_19_11 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_284, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_19_11"/></StgValue>
</operation>

<operation id="706" st_id="24" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="444">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="197" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
rewind_init:170  %INPUT_BUNDLE_load_20_11 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_285, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_20_11"/></StgValue>
</operation>

<operation id="707" st_id="24" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="444">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="203" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
rewind_init:176  %INPUT_BUNDLE_load_21_11 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_286, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_21_11"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="708" st_id="25" stage="1" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="445">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="64" op_0_bw="32">
<![CDATA[
rewind_init:70  %tmp_125 = uitofp i32 %tmp_124 to double

]]></Node>
<StgValue><ssdm name="tmp_125"/></StgValue>
</operation>

<operation id="709" st_id="25" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="445">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
rewind_init:124  %INPUT_BUNDLE_addr_27_15 = call i8 @_ssdm_op_Read.m_axi.i8P(i8* %INPUT_BUNDLE_addr_275)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_addr_27_15"/></StgValue>
</operation>

<operation id="710" st_id="25" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="445">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="179" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
rewind_init:152  %INPUT_BUNDLE_load_16_11 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_275, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_16_11"/></StgValue>
</operation>

<operation id="711" st_id="25" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="445">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
rewind_init:155  %INPUT_BUNDLE_load_17_11 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_276, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_17_11"/></StgValue>
</operation>

<operation id="712" st_id="25" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="445">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="186" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
rewind_init:159  %INPUT_BUNDLE_load_18_11 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_277, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_18_11"/></StgValue>
</operation>

<operation id="713" st_id="25" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="445">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="191" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
rewind_init:164  %INPUT_BUNDLE_load_19_11 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_284, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_19_11"/></StgValue>
</operation>

<operation id="714" st_id="25" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="445">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="197" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
rewind_init:170  %INPUT_BUNDLE_load_20_11 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_285, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_20_11"/></StgValue>
</operation>

<operation id="715" st_id="25" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="445">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="203" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
rewind_init:176  %INPUT_BUNDLE_load_21_11 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_286, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_21_11"/></StgValue>
</operation>

<operation id="716" st_id="25" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="445">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="214" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
rewind_init:187  %INPUT_BUNDLE_load_22_11 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_283, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_22_11"/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="717" st_id="26" stage="31" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="446">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
rewind_init:71  %tmp_126 = call double @llvm.sqrt.f64(double %tmp_125)

]]></Node>
<StgValue><ssdm name="tmp_126"/></StgValue>
</operation>

<operation id="718" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="446">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="9" op_0_bw="9" op_1_bw="8" op_2_bw="1">
<![CDATA[
rewind_init:121  %tmp_26_25 = call i9 @_ssdm_op_BitConcatenate.i9.i8.i1(i8 %INPUT_BUNDLE_addr_27_14, i1 false)

]]></Node>
<StgValue><ssdm name="tmp_26_25"/></StgValue>
</operation>

<operation id="719" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="446">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="11" op_0_bw="9">
<![CDATA[
rewind_init:122  %tmp_26_1_cast1 = zext i9 %tmp_26_25 to i11

]]></Node>
<StgValue><ssdm name="tmp_26_1_cast1"/></StgValue>
</operation>

<operation id="720" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="446">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="9" op_0_bw="9" op_1_bw="8" op_2_bw="1">
<![CDATA[
rewind_init:125  %tmp_30_25 = call i9 @_ssdm_op_BitConcatenate.i9.i8.i1(i8 %INPUT_BUNDLE_addr_27_15, i1 false)

]]></Node>
<StgValue><ssdm name="tmp_30_25"/></StgValue>
</operation>

<operation id="721" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="446">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="11" op_0_bw="9">
<![CDATA[
rewind_init:126  %tmp_30_1_cast1 = zext i9 %tmp_30_25 to i11

]]></Node>
<StgValue><ssdm name="tmp_30_1_cast1"/></StgValue>
</operation>

<operation id="722" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="446">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="11" op_0_bw="10">
<![CDATA[
rewind_init:131  %tmp_31_1_cast1 = sext i10 %tmp_31_25 to i11

]]></Node>
<StgValue><ssdm name="tmp_31_1_cast1"/></StgValue>
</operation>

<operation id="723" st_id="26" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="446">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
rewind_init:132  %tmp_32_25 = sub i11 %tmp_31_1_cast1, %tmp_26_1_cast1

]]></Node>
<StgValue><ssdm name="tmp_32_25"/></StgValue>
</operation>

<operation id="724" st_id="26" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="446">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
rewind_init:133  %convulution_vertical_41 = add i11 %tmp_32_25, %tmp_30_1_cast1

]]></Node>
<StgValue><ssdm name="convulution_vertical_41"/></StgValue>
</operation>

<operation id="725" st_id="26" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="446">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="180" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
rewind_init:153  %INPUT_BUNDLE_addr_27_16 = call i8 @_ssdm_op_Read.m_axi.i8P(i8* %INPUT_BUNDLE_addr_275)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_addr_27_16"/></StgValue>
</operation>

<operation id="726" st_id="26" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="446">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
rewind_init:155  %INPUT_BUNDLE_load_17_11 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_276, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_17_11"/></StgValue>
</operation>

<operation id="727" st_id="26" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="446">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="186" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
rewind_init:159  %INPUT_BUNDLE_load_18_11 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_277, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_18_11"/></StgValue>
</operation>

<operation id="728" st_id="26" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="446">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="191" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
rewind_init:164  %INPUT_BUNDLE_load_19_11 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_284, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_19_11"/></StgValue>
</operation>

<operation id="729" st_id="26" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="446">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="197" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
rewind_init:170  %INPUT_BUNDLE_load_20_11 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_285, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_20_11"/></StgValue>
</operation>

<operation id="730" st_id="26" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="446">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="203" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
rewind_init:176  %INPUT_BUNDLE_load_21_11 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_286, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_21_11"/></StgValue>
</operation>

<operation id="731" st_id="26" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="446">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="214" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
rewind_init:187  %INPUT_BUNDLE_load_22_11 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_283, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_22_11"/></StgValue>
</operation>

<operation id="732" st_id="26" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="446">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="218" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
rewind_init:191  %INPUT_BUNDLE_load_23_12 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_281, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_23_12"/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="733" st_id="27" stage="30" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="447">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
rewind_init:71  %tmp_126 = call double @llvm.sqrt.f64(double %tmp_125)

]]></Node>
<StgValue><ssdm name="tmp_126"/></StgValue>
</operation>

<operation id="734" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="447">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="20" op_0_bw="11">
<![CDATA[
rewind_init:136  %tmp_35_25 = sext i11 %convulution_vertical_41 to i20

]]></Node>
<StgValue><ssdm name="tmp_35_25"/></StgValue>
</operation>

<operation id="735" st_id="27" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="447">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
rewind_init:137  %tmp_36_25 = mul i20 %tmp_35_25, %tmp_35_25

]]></Node>
<StgValue><ssdm name="tmp_36_25"/></StgValue>
</operation>

<operation id="736" st_id="27" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="447">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="183" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
rewind_init:156  %INPUT_BUNDLE_addr_27_17 = call i8 @_ssdm_op_Read.m_axi.i8P(i8* %INPUT_BUNDLE_addr_276)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_addr_27_17"/></StgValue>
</operation>

<operation id="737" st_id="27" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="447">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="186" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
rewind_init:159  %INPUT_BUNDLE_load_18_11 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_277, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_18_11"/></StgValue>
</operation>

<operation id="738" st_id="27" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="447">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="191" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
rewind_init:164  %INPUT_BUNDLE_load_19_11 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_284, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_19_11"/></StgValue>
</operation>

<operation id="739" st_id="27" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="447">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="197" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
rewind_init:170  %INPUT_BUNDLE_load_20_11 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_285, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_20_11"/></StgValue>
</operation>

<operation id="740" st_id="27" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="447">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="203" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
rewind_init:176  %INPUT_BUNDLE_load_21_11 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_286, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_21_11"/></StgValue>
</operation>

<operation id="741" st_id="27" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="447">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="214" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
rewind_init:187  %INPUT_BUNDLE_load_22_11 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_283, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_22_11"/></StgValue>
</operation>

<operation id="742" st_id="27" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="447">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="218" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
rewind_init:191  %INPUT_BUNDLE_load_23_12 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_281, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_23_12"/></StgValue>
</operation>

<operation id="743" st_id="27" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="447">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="247" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
rewind_init:220  %INPUT_BUNDLE_load_24_11 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_281, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_24_11"/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="744" st_id="28" stage="29" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="448">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
rewind_init:71  %tmp_126 = call double @llvm.sqrt.f64(double %tmp_125)

]]></Node>
<StgValue><ssdm name="tmp_126"/></StgValue>
</operation>

<operation id="745" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="448">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="20" op_0_bw="11">
<![CDATA[
rewind_init:134  %tmp_33_25 = sext i11 %convulution_horizont_41 to i20

]]></Node>
<StgValue><ssdm name="tmp_33_25"/></StgValue>
</operation>

<operation id="746" st_id="28" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="448">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
rewind_init:135  %tmp_34_25 = mul i20 %tmp_33_25, %tmp_33_25

]]></Node>
<StgValue><ssdm name="tmp_34_25"/></StgValue>
</operation>

<operation id="747" st_id="28" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="448">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="165" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
rewind_init:138  %p_25 = add i20 %tmp_36_25, %tmp_34_25

]]></Node>
<StgValue><ssdm name="p_25"/></StgValue>
</operation>

<operation id="748" st_id="28" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="448">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="187" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
rewind_init:160  %INPUT_BUNDLE_addr_27_18 = call i8 @_ssdm_op_Read.m_axi.i8P(i8* %INPUT_BUNDLE_addr_277)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_addr_27_18"/></StgValue>
</operation>

<operation id="749" st_id="28" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="448">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="191" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
rewind_init:164  %INPUT_BUNDLE_load_19_11 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_284, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_19_11"/></StgValue>
</operation>

<operation id="750" st_id="28" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="448">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="197" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
rewind_init:170  %INPUT_BUNDLE_load_20_11 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_285, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_20_11"/></StgValue>
</operation>

<operation id="751" st_id="28" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="448">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="203" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
rewind_init:176  %INPUT_BUNDLE_load_21_11 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_286, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_21_11"/></StgValue>
</operation>

<operation id="752" st_id="28" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="448">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="214" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
rewind_init:187  %INPUT_BUNDLE_load_22_11 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_283, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_22_11"/></StgValue>
</operation>

<operation id="753" st_id="28" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="448">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="218" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
rewind_init:191  %INPUT_BUNDLE_load_23_12 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_281, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_23_12"/></StgValue>
</operation>

<operation id="754" st_id="28" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="448">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="247" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
rewind_init:220  %INPUT_BUNDLE_load_24_11 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_281, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_24_11"/></StgValue>
</operation>

<operation id="755" st_id="28" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="448">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="250" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
rewind_init:223  %INPUT_BUNDLE_load_25_11 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_282, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_25_11"/></StgValue>
</operation>
</state>

<state id="29" st_id="29">

<operation id="756" st_id="29" stage="28" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="449">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
rewind_init:71  %tmp_126 = call double @llvm.sqrt.f64(double %tmp_125)

]]></Node>
<StgValue><ssdm name="tmp_126"/></StgValue>
</operation>

<operation id="757" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="449">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="32" op_0_bw="20">
<![CDATA[
rewind_init:139  %tmp_37_25 = zext i20 %p_25 to i32

]]></Node>
<StgValue><ssdm name="tmp_37_25"/></StgValue>
</operation>

<operation id="758" st_id="29" stage="6" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="449">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="64" op_0_bw="32">
<![CDATA[
rewind_init:140  %tmp_37_26 = uitofp i32 %tmp_37_25 to double

]]></Node>
<StgValue><ssdm name="tmp_37_26"/></StgValue>
</operation>

<operation id="759" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="449">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="181" bw="9" op_0_bw="8">
<![CDATA[
rewind_init:154  %tmp_8_2_cast1 = zext i8 %INPUT_BUNDLE_addr_27_16 to i9

]]></Node>
<StgValue><ssdm name="tmp_8_2_cast1"/></StgValue>
</operation>

<operation id="760" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="449">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="184" bw="9" op_0_bw="9" op_1_bw="8" op_2_bw="1">
<![CDATA[
rewind_init:157  %tmp_10_26 = call i9 @_ssdm_op_BitConcatenate.i9.i8.i1(i8 %INPUT_BUNDLE_addr_27_17, i1 false)

]]></Node>
<StgValue><ssdm name="tmp_10_26"/></StgValue>
</operation>

<operation id="761" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="449">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="185" bw="10" op_0_bw="9">
<![CDATA[
rewind_init:158  %tmp_10_2_cast1 = zext i9 %tmp_10_26 to i10

]]></Node>
<StgValue><ssdm name="tmp_10_2_cast1"/></StgValue>
</operation>

<operation id="762" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="449">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="9" op_0_bw="8">
<![CDATA[
rewind_init:161  %tmp_12_2_cast1 = zext i8 %INPUT_BUNDLE_addr_27_18 to i9

]]></Node>
<StgValue><ssdm name="tmp_12_2_cast1"/></StgValue>
</operation>

<operation id="763" st_id="29" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="449">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="192" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
rewind_init:165  %INPUT_BUNDLE_addr_28_6 = call i8 @_ssdm_op_Read.m_axi.i8P(i8* %INPUT_BUNDLE_addr_284)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_addr_28_6"/></StgValue>
</operation>

<operation id="764" st_id="29" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="449">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="197" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
rewind_init:170  %INPUT_BUNDLE_load_20_11 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_285, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_20_11"/></StgValue>
</operation>

<operation id="765" st_id="29" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="449">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="203" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
rewind_init:176  %INPUT_BUNDLE_load_21_11 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_286, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_21_11"/></StgValue>
</operation>

<operation id="766" st_id="29" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="449">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="206" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
rewind_init:179  %tmp134 = add i9 %tmp_12_2_cast1, %tmp_8_2_cast1

]]></Node>
<StgValue><ssdm name="tmp134"/></StgValue>
</operation>

<operation id="767" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="449">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="207" bw="10" op_0_bw="9">
<![CDATA[
rewind_init:180  %tmp5_cast1 = zext i9 %tmp134 to i10

]]></Node>
<StgValue><ssdm name="tmp5_cast1"/></StgValue>
</operation>

<operation id="768" st_id="29" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="449">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="208" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
rewind_init:181  %sum1_26 = add i10 %tmp_10_2_cast1, %tmp5_cast1

]]></Node>
<StgValue><ssdm name="sum1_26"/></StgValue>
</operation>

<operation id="769" st_id="29" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="449">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="214" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
rewind_init:187  %INPUT_BUNDLE_load_22_11 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_283, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_22_11"/></StgValue>
</operation>

<operation id="770" st_id="29" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="449">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="218" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
rewind_init:191  %INPUT_BUNDLE_load_23_12 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_281, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_23_12"/></StgValue>
</operation>

<operation id="771" st_id="29" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="449">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="222" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
rewind_init:195  %sum5_neg_26 = sub i9 %tmp_8_2_cast1, %tmp_12_2_cast1

]]></Node>
<StgValue><ssdm name="sum5_neg_26"/></StgValue>
</operation>

<operation id="772" st_id="29" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="449">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="247" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
rewind_init:220  %INPUT_BUNDLE_load_24_11 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_281, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_24_11"/></StgValue>
</operation>

<operation id="773" st_id="29" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="449">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="250" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
rewind_init:223  %INPUT_BUNDLE_load_25_11 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_282, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_25_11"/></StgValue>
</operation>

<operation id="774" st_id="29" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="449">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="254" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
rewind_init:227  %INPUT_BUNDLE_load_26_11 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_283, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_26_11"/></StgValue>
</operation>

<operation id="775" st_id="29" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="449">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="257" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
rewind_init:230  %input2_sum286 = add i32 5, %input_read

]]></Node>
<StgValue><ssdm name="input2_sum286"/></StgValue>
</operation>

<operation id="776" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="449">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="258" bw="8" op_0_bw="8" op_1_bw="32">
<![CDATA[
rewind_init:231  %INPUT_BUNDLE_addr_287 = getelementptr i8* %INPUT_BUNDLE, i32 %input2_sum286

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_addr_287"/></StgValue>
</operation>
</state>

<state id="30" st_id="30">

<operation id="777" st_id="30" stage="27" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="450">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
rewind_init:71  %tmp_126 = call double @llvm.sqrt.f64(double %tmp_125)

]]></Node>
<StgValue><ssdm name="tmp_126"/></StgValue>
</operation>

<operation id="778" st_id="30" stage="5" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="450">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="64" op_0_bw="32">
<![CDATA[
rewind_init:140  %tmp_37_26 = uitofp i32 %tmp_37_25 to double

]]></Node>
<StgValue><ssdm name="tmp_37_26"/></StgValue>
</operation>

<operation id="779" st_id="30" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="450">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="198" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
rewind_init:171  %INPUT_BUNDLE_addr_28_7 = call i8 @_ssdm_op_Read.m_axi.i8P(i8* %INPUT_BUNDLE_addr_285)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_addr_28_7"/></StgValue>
</operation>

<operation id="780" st_id="30" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="450">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="203" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
rewind_init:176  %INPUT_BUNDLE_load_21_11 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_286, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_21_11"/></StgValue>
</operation>

<operation id="781" st_id="30" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="450">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="214" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
rewind_init:187  %INPUT_BUNDLE_load_22_11 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_283, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_22_11"/></StgValue>
</operation>

<operation id="782" st_id="30" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="450">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="218" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
rewind_init:191  %INPUT_BUNDLE_load_23_12 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_281, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_23_12"/></StgValue>
</operation>

<operation id="783" st_id="30" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="450">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="247" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
rewind_init:220  %INPUT_BUNDLE_load_24_11 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_281, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_24_11"/></StgValue>
</operation>

<operation id="784" st_id="30" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="450">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="250" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
rewind_init:223  %INPUT_BUNDLE_load_25_11 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_282, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_25_11"/></StgValue>
</operation>

<operation id="785" st_id="30" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="450">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="254" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
rewind_init:227  %INPUT_BUNDLE_load_26_11 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_283, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_26_11"/></StgValue>
</operation>

<operation id="786" st_id="30" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="450">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="259" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
rewind_init:232  %INPUT_BUNDLE_load_27_3 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_287, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_27_3"/></StgValue>
</operation>

<operation id="787" st_id="30" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="450">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="263" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
rewind_init:236  %input2_sum287 = add i32 1029, %input_read

]]></Node>
<StgValue><ssdm name="input2_sum287"/></StgValue>
</operation>

<operation id="788" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="450">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="264" bw="8" op_0_bw="8" op_1_bw="32">
<![CDATA[
rewind_init:237  %INPUT_BUNDLE_addr_288 = getelementptr i8* %INPUT_BUNDLE, i32 %input2_sum287

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_addr_288"/></StgValue>
</operation>
</state>

<state id="31" st_id="31">

<operation id="789" st_id="31" stage="26" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="451">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
rewind_init:71  %tmp_126 = call double @llvm.sqrt.f64(double %tmp_125)

]]></Node>
<StgValue><ssdm name="tmp_126"/></StgValue>
</operation>

<operation id="790" st_id="31" stage="4" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="451">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="64" op_0_bw="32">
<![CDATA[
rewind_init:140  %tmp_37_26 = uitofp i32 %tmp_37_25 to double

]]></Node>
<StgValue><ssdm name="tmp_37_26"/></StgValue>
</operation>

<operation id="791" st_id="31" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="451">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="204" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
rewind_init:177  %INPUT_BUNDLE_addr_28_8 = call i8 @_ssdm_op_Read.m_axi.i8P(i8* %INPUT_BUNDLE_addr_286)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_addr_28_8"/></StgValue>
</operation>

<operation id="792" st_id="31" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="451">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="214" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
rewind_init:187  %INPUT_BUNDLE_load_22_11 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_283, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_22_11"/></StgValue>
</operation>

<operation id="793" st_id="31" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="451">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="218" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
rewind_init:191  %INPUT_BUNDLE_load_23_12 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_281, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_23_12"/></StgValue>
</operation>

<operation id="794" st_id="31" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="451">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="247" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
rewind_init:220  %INPUT_BUNDLE_load_24_11 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_281, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_24_11"/></StgValue>
</operation>

<operation id="795" st_id="31" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="451">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="250" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
rewind_init:223  %INPUT_BUNDLE_load_25_11 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_282, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_25_11"/></StgValue>
</operation>

<operation id="796" st_id="31" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="451">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="254" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
rewind_init:227  %INPUT_BUNDLE_load_26_11 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_283, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_26_11"/></StgValue>
</operation>

<operation id="797" st_id="31" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="451">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="259" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
rewind_init:232  %INPUT_BUNDLE_load_27_3 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_287, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_27_3"/></StgValue>
</operation>

<operation id="798" st_id="31" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="451">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="265" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
rewind_init:238  %INPUT_BUNDLE_load_28_1 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_288, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_28_1"/></StgValue>
</operation>

<operation id="799" st_id="31" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="451">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="269" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
rewind_init:242  %input2_sum288 = add i32 2053, %input_read

]]></Node>
<StgValue><ssdm name="input2_sum288"/></StgValue>
</operation>

<operation id="800" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="451">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="270" bw="8" op_0_bw="8" op_1_bw="32">
<![CDATA[
rewind_init:243  %INPUT_BUNDLE_addr_289 = getelementptr i8* %INPUT_BUNDLE, i32 %input2_sum288

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_addr_289"/></StgValue>
</operation>
</state>

<state id="32" st_id="32">

<operation id="801" st_id="32" stage="25" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="452">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
rewind_init:71  %tmp_126 = call double @llvm.sqrt.f64(double %tmp_125)

]]></Node>
<StgValue><ssdm name="tmp_126"/></StgValue>
</operation>

<operation id="802" st_id="32" stage="3" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="452">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="64" op_0_bw="32">
<![CDATA[
rewind_init:140  %tmp_37_26 = uitofp i32 %tmp_37_25 to double

]]></Node>
<StgValue><ssdm name="tmp_37_26"/></StgValue>
</operation>

<operation id="803" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="452">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="193" bw="11" op_0_bw="8">
<![CDATA[
rewind_init:166  %tmp_14_26 = zext i8 %INPUT_BUNDLE_addr_28_6 to i11

]]></Node>
<StgValue><ssdm name="tmp_14_26"/></StgValue>
</operation>

<operation id="804" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="452">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="194" bw="10" op_0_bw="8">
<![CDATA[
rewind_init:167  %tmp_14_2_cast1 = zext i8 %INPUT_BUNDLE_addr_28_6 to i10

]]></Node>
<StgValue><ssdm name="tmp_14_2_cast1"/></StgValue>
</operation>

<operation id="805" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="452">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="199" bw="9" op_0_bw="9" op_1_bw="8" op_2_bw="1">
<![CDATA[
rewind_init:172  %tmp_18_26 = call i9 @_ssdm_op_BitConcatenate.i9.i8.i1(i8 %INPUT_BUNDLE_addr_28_7, i1 false)

]]></Node>
<StgValue><ssdm name="tmp_18_26"/></StgValue>
</operation>

<operation id="806" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="452">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="200" bw="10" op_0_bw="9">
<![CDATA[
rewind_init:173  %tmp_18_2_cast1 = zext i9 %tmp_18_26 to i10

]]></Node>
<StgValue><ssdm name="tmp_18_2_cast1"/></StgValue>
</operation>

<operation id="807" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="452">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="205" bw="10" op_0_bw="8">
<![CDATA[
rewind_init:178  %tmp_20_2_cast1 = zext i8 %INPUT_BUNDLE_addr_28_8 to i10

]]></Node>
<StgValue><ssdm name="tmp_20_2_cast1"/></StgValue>
</operation>

<operation id="808" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="452">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="209" bw="11" op_0_bw="10">
<![CDATA[
rewind_init:182  %sum1_2_cast1 = zext i10 %sum1_26 to i11

]]></Node>
<StgValue><ssdm name="sum1_2_cast1"/></StgValue>
</operation>

<operation id="809" st_id="32" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="452">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="210" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
rewind_init:183  %tmp_21_26 = sub i11 %tmp_14_26, %sum1_2_cast1

]]></Node>
<StgValue><ssdm name="tmp_21_26"/></StgValue>
</operation>

<operation id="810" st_id="32" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="452">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="211" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
rewind_init:184  %tmp135 = add i10 %tmp_20_2_cast1, %tmp_18_2_cast1

]]></Node>
<StgValue><ssdm name="tmp135"/></StgValue>
</operation>

<operation id="811" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="452">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="212" bw="11" op_0_bw="10">
<![CDATA[
rewind_init:185  %tmp6_cast1 = zext i10 %tmp135 to i11

]]></Node>
<StgValue><ssdm name="tmp6_cast1"/></StgValue>
</operation>

<operation id="812" st_id="32" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="452">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="213" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
rewind_init:186  %convulution_horizont_34 = add i11 %tmp_21_26, %tmp6_cast1

]]></Node>
<StgValue><ssdm name="convulution_horizont_34"/></StgValue>
</operation>

<operation id="813" st_id="32" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="452">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="215" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
rewind_init:188  %INPUT_BUNDLE_addr_28_9 = call i8 @_ssdm_op_Read.m_axi.i8P(i8* %INPUT_BUNDLE_addr_283)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_addr_28_9"/></StgValue>
</operation>

<operation id="814" st_id="32" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="452">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="218" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
rewind_init:191  %INPUT_BUNDLE_load_23_12 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_281, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_23_12"/></StgValue>
</operation>

<operation id="815" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="452">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="223" bw="10" op_0_bw="9">
<![CDATA[
rewind_init:196  %sum5_neg_2_cast1 = sext i9 %sum5_neg_26 to i10

]]></Node>
<StgValue><ssdm name="sum5_neg_2_cast1"/></StgValue>
</operation>

<operation id="816" st_id="32" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="452">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="224" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
rewind_init:197  %sum6_neg_26 = add i10 %tmp_14_2_cast1, %sum5_neg_2_cast1

]]></Node>
<StgValue><ssdm name="sum6_neg_26"/></StgValue>
</operation>

<operation id="817" st_id="32" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="452">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="225" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
rewind_init:198  %tmp_31_26 = sub i10 %sum6_neg_26, %tmp_20_2_cast1

]]></Node>
<StgValue><ssdm name="tmp_31_26"/></StgValue>
</operation>

<operation id="818" st_id="32" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="452">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="247" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
rewind_init:220  %INPUT_BUNDLE_load_24_11 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_281, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_24_11"/></StgValue>
</operation>

<operation id="819" st_id="32" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="452">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="250" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
rewind_init:223  %INPUT_BUNDLE_load_25_11 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_282, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_25_11"/></StgValue>
</operation>

<operation id="820" st_id="32" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="452">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="254" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
rewind_init:227  %INPUT_BUNDLE_load_26_11 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_283, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_26_11"/></StgValue>
</operation>

<operation id="821" st_id="32" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="452">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="259" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
rewind_init:232  %INPUT_BUNDLE_load_27_3 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_287, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_27_3"/></StgValue>
</operation>

<operation id="822" st_id="32" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="452">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="265" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
rewind_init:238  %INPUT_BUNDLE_load_28_1 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_288, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_28_1"/></StgValue>
</operation>

<operation id="823" st_id="32" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="452">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="271" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
rewind_init:244  %INPUT_BUNDLE_load_29_1 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_289, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_29_1"/></StgValue>
</operation>
</state>

<state id="33" st_id="33">

<operation id="824" st_id="33" stage="24" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="453">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
rewind_init:71  %tmp_126 = call double @llvm.sqrt.f64(double %tmp_125)

]]></Node>
<StgValue><ssdm name="tmp_126"/></StgValue>
</operation>

<operation id="825" st_id="33" stage="2" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="453">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="64" op_0_bw="32">
<![CDATA[
rewind_init:140  %tmp_37_26 = uitofp i32 %tmp_37_25 to double

]]></Node>
<StgValue><ssdm name="tmp_37_26"/></StgValue>
</operation>

<operation id="826" st_id="33" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="453">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="219" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
rewind_init:192  %INPUT_BUNDLE_addr_28_10 = call i8 @_ssdm_op_Read.m_axi.i8P(i8* %INPUT_BUNDLE_addr_281)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_addr_28_10"/></StgValue>
</operation>

<operation id="827" st_id="33" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="453">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="247" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
rewind_init:220  %INPUT_BUNDLE_load_24_11 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_281, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_24_11"/></StgValue>
</operation>

<operation id="828" st_id="33" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="453">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="250" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
rewind_init:223  %INPUT_BUNDLE_load_25_11 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_282, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_25_11"/></StgValue>
</operation>

<operation id="829" st_id="33" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="453">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="254" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
rewind_init:227  %INPUT_BUNDLE_load_26_11 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_283, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_26_11"/></StgValue>
</operation>

<operation id="830" st_id="33" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="453">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="259" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
rewind_init:232  %INPUT_BUNDLE_load_27_3 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_287, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_27_3"/></StgValue>
</operation>

<operation id="831" st_id="33" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="453">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="265" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
rewind_init:238  %INPUT_BUNDLE_load_28_1 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_288, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_28_1"/></StgValue>
</operation>

<operation id="832" st_id="33" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="453">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="271" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
rewind_init:244  %INPUT_BUNDLE_load_29_1 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_289, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_29_1"/></StgValue>
</operation>

<operation id="833" st_id="33" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="453">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="282" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
rewind_init:255  %INPUT_BUNDLE_load_30_1 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_286, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_30_1"/></StgValue>
</operation>
</state>

<state id="34" st_id="34">

<operation id="834" st_id="34" stage="23" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="454">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
rewind_init:71  %tmp_126 = call double @llvm.sqrt.f64(double %tmp_125)

]]></Node>
<StgValue><ssdm name="tmp_126"/></StgValue>
</operation>

<operation id="835" st_id="34" stage="1" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="454">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="64" op_0_bw="32">
<![CDATA[
rewind_init:140  %tmp_37_26 = uitofp i32 %tmp_37_25 to double

]]></Node>
<StgValue><ssdm name="tmp_37_26"/></StgValue>
</operation>

<operation id="836" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="454">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="216" bw="9" op_0_bw="9" op_1_bw="8" op_2_bw="1">
<![CDATA[
rewind_init:189  %tmp_26_26 = call i9 @_ssdm_op_BitConcatenate.i9.i8.i1(i8 %INPUT_BUNDLE_addr_28_9, i1 false)

]]></Node>
<StgValue><ssdm name="tmp_26_26"/></StgValue>
</operation>

<operation id="837" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="454">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="217" bw="11" op_0_bw="9">
<![CDATA[
rewind_init:190  %tmp_26_2_cast1 = zext i9 %tmp_26_26 to i11

]]></Node>
<StgValue><ssdm name="tmp_26_2_cast1"/></StgValue>
</operation>

<operation id="838" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="454">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="220" bw="9" op_0_bw="9" op_1_bw="8" op_2_bw="1">
<![CDATA[
rewind_init:193  %tmp_30_26 = call i9 @_ssdm_op_BitConcatenate.i9.i8.i1(i8 %INPUT_BUNDLE_addr_28_10, i1 false)

]]></Node>
<StgValue><ssdm name="tmp_30_26"/></StgValue>
</operation>

<operation id="839" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="454">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="221" bw="11" op_0_bw="9">
<![CDATA[
rewind_init:194  %tmp_30_2_cast1 = zext i9 %tmp_30_26 to i11

]]></Node>
<StgValue><ssdm name="tmp_30_2_cast1"/></StgValue>
</operation>

<operation id="840" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="454">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="226" bw="11" op_0_bw="10">
<![CDATA[
rewind_init:199  %tmp_31_2_cast1 = sext i10 %tmp_31_26 to i11

]]></Node>
<StgValue><ssdm name="tmp_31_2_cast1"/></StgValue>
</operation>

<operation id="841" st_id="34" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="454">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="227" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
rewind_init:200  %tmp_32_26 = sub i11 %tmp_31_2_cast1, %tmp_26_2_cast1

]]></Node>
<StgValue><ssdm name="tmp_32_26"/></StgValue>
</operation>

<operation id="842" st_id="34" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="454">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="228" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
rewind_init:201  %convulution_vertical_34 = add i11 %tmp_30_2_cast1, %tmp_32_26

]]></Node>
<StgValue><ssdm name="convulution_vertical_34"/></StgValue>
</operation>

<operation id="843" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="454">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="229" bw="20" op_0_bw="11">
<![CDATA[
rewind_init:202  %tmp_33_26 = sext i11 %convulution_horizont_34 to i20

]]></Node>
<StgValue><ssdm name="tmp_33_26"/></StgValue>
</operation>

<operation id="844" st_id="34" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="454">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="230" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
rewind_init:203  %tmp_34_26 = mul i20 %tmp_33_26, %tmp_33_26

]]></Node>
<StgValue><ssdm name="tmp_34_26"/></StgValue>
</operation>

<operation id="845" st_id="34" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="454">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="248" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
rewind_init:221  %INPUT_BUNDLE_addr_28_11 = call i8 @_ssdm_op_Read.m_axi.i8P(i8* %INPUT_BUNDLE_addr_281)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_addr_28_11"/></StgValue>
</operation>

<operation id="846" st_id="34" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="454">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="250" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
rewind_init:223  %INPUT_BUNDLE_load_25_11 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_282, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_25_11"/></StgValue>
</operation>

<operation id="847" st_id="34" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="454">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="254" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
rewind_init:227  %INPUT_BUNDLE_load_26_11 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_283, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_26_11"/></StgValue>
</operation>

<operation id="848" st_id="34" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="454">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="259" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
rewind_init:232  %INPUT_BUNDLE_load_27_3 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_287, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_27_3"/></StgValue>
</operation>

<operation id="849" st_id="34" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="454">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="265" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
rewind_init:238  %INPUT_BUNDLE_load_28_1 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_288, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_28_1"/></StgValue>
</operation>

<operation id="850" st_id="34" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="454">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="271" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
rewind_init:244  %INPUT_BUNDLE_load_29_1 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_289, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_29_1"/></StgValue>
</operation>

<operation id="851" st_id="34" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="454">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="282" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
rewind_init:255  %INPUT_BUNDLE_load_30_1 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_286, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_30_1"/></StgValue>
</operation>

<operation id="852" st_id="34" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="454">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="286" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
rewind_init:259  %INPUT_BUNDLE_load_31_1 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_284, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_31_1"/></StgValue>
</operation>
</state>

<state id="35" st_id="35">

<operation id="853" st_id="35" stage="22" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="455">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
rewind_init:71  %tmp_126 = call double @llvm.sqrt.f64(double %tmp_125)

]]></Node>
<StgValue><ssdm name="tmp_126"/></StgValue>
</operation>

<operation id="854" st_id="35" stage="31" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="455">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
rewind_init:141  %tmp_38_25 = call double @llvm.sqrt.f64(double %tmp_37_26)

]]></Node>
<StgValue><ssdm name="tmp_38_25"/></StgValue>
</operation>

<operation id="855" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="455">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="231" bw="20" op_0_bw="11">
<![CDATA[
rewind_init:204  %tmp_35_26 = sext i11 %convulution_vertical_34 to i20

]]></Node>
<StgValue><ssdm name="tmp_35_26"/></StgValue>
</operation>

<operation id="856" st_id="35" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="455">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="232" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
rewind_init:205  %tmp_36_26 = mul i20 %tmp_35_26, %tmp_35_26

]]></Node>
<StgValue><ssdm name="tmp_36_26"/></StgValue>
</operation>

<operation id="857" st_id="35" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="455">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="233" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
rewind_init:206  %p_26 = add i20 %tmp_34_26, %tmp_36_26

]]></Node>
<StgValue><ssdm name="p_26"/></StgValue>
</operation>

<operation id="858" st_id="35" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="455">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="251" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
rewind_init:224  %INPUT_BUNDLE_addr_28_12 = call i8 @_ssdm_op_Read.m_axi.i8P(i8* %INPUT_BUNDLE_addr_282)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_addr_28_12"/></StgValue>
</operation>

<operation id="859" st_id="35" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="455">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="254" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
rewind_init:227  %INPUT_BUNDLE_load_26_11 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_283, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_26_11"/></StgValue>
</operation>

<operation id="860" st_id="35" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="455">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="259" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
rewind_init:232  %INPUT_BUNDLE_load_27_3 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_287, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_27_3"/></StgValue>
</operation>

<operation id="861" st_id="35" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="455">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="265" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
rewind_init:238  %INPUT_BUNDLE_load_28_1 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_288, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_28_1"/></StgValue>
</operation>

<operation id="862" st_id="35" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="455">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="271" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
rewind_init:244  %INPUT_BUNDLE_load_29_1 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_289, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_29_1"/></StgValue>
</operation>

<operation id="863" st_id="35" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="455">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="282" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
rewind_init:255  %INPUT_BUNDLE_load_30_1 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_286, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_30_1"/></StgValue>
</operation>

<operation id="864" st_id="35" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="455">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="286" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
rewind_init:259  %INPUT_BUNDLE_load_31_1 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_284, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_31_1"/></StgValue>
</operation>

<operation id="865" st_id="35" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="455">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="315" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
rewind_init:288  %INPUT_BUNDLE_load_32_1 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_284, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_32_1"/></StgValue>
</operation>
</state>

<state id="36" st_id="36">

<operation id="866" st_id="36" stage="21" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="456">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
rewind_init:71  %tmp_126 = call double @llvm.sqrt.f64(double %tmp_125)

]]></Node>
<StgValue><ssdm name="tmp_126"/></StgValue>
</operation>

<operation id="867" st_id="36" stage="30" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="456">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
rewind_init:141  %tmp_38_25 = call double @llvm.sqrt.f64(double %tmp_37_26)

]]></Node>
<StgValue><ssdm name="tmp_38_25"/></StgValue>
</operation>

<operation id="868" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="456">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="234" bw="32" op_0_bw="20">
<![CDATA[
rewind_init:207  %tmp_37_27 = zext i20 %p_26 to i32

]]></Node>
<StgValue><ssdm name="tmp_37_27"/></StgValue>
</operation>

<operation id="869" st_id="36" stage="6" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="456">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="235" bw="64" op_0_bw="32">
<![CDATA[
rewind_init:208  %tmp_37_28 = uitofp i32 %tmp_37_27 to double

]]></Node>
<StgValue><ssdm name="tmp_37_28"/></StgValue>
</operation>

<operation id="870" st_id="36" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="456">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="255" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
rewind_init:228  %INPUT_BUNDLE_addr_28_13 = call i8 @_ssdm_op_Read.m_axi.i8P(i8* %INPUT_BUNDLE_addr_283)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_addr_28_13"/></StgValue>
</operation>

<operation id="871" st_id="36" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="456">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="259" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
rewind_init:232  %INPUT_BUNDLE_load_27_3 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_287, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_27_3"/></StgValue>
</operation>

<operation id="872" st_id="36" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="456">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="265" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
rewind_init:238  %INPUT_BUNDLE_load_28_1 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_288, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_28_1"/></StgValue>
</operation>

<operation id="873" st_id="36" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="456">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="271" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
rewind_init:244  %INPUT_BUNDLE_load_29_1 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_289, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_29_1"/></StgValue>
</operation>

<operation id="874" st_id="36" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="456">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="282" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
rewind_init:255  %INPUT_BUNDLE_load_30_1 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_286, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_30_1"/></StgValue>
</operation>

<operation id="875" st_id="36" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="456">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="286" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
rewind_init:259  %INPUT_BUNDLE_load_31_1 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_284, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_31_1"/></StgValue>
</operation>

<operation id="876" st_id="36" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="456">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="315" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
rewind_init:288  %INPUT_BUNDLE_load_32_1 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_284, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_32_1"/></StgValue>
</operation>

<operation id="877" st_id="36" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="456">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="318" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
rewind_init:291  %INPUT_BUNDLE_load_33_2 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_285, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_33_2"/></StgValue>
</operation>
</state>

<state id="37" st_id="37">

<operation id="878" st_id="37" stage="20" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="457">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
rewind_init:71  %tmp_126 = call double @llvm.sqrt.f64(double %tmp_125)

]]></Node>
<StgValue><ssdm name="tmp_126"/></StgValue>
</operation>

<operation id="879" st_id="37" stage="29" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="457">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
rewind_init:141  %tmp_38_25 = call double @llvm.sqrt.f64(double %tmp_37_26)

]]></Node>
<StgValue><ssdm name="tmp_38_25"/></StgValue>
</operation>

<operation id="880" st_id="37" stage="5" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="457">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="235" bw="64" op_0_bw="32">
<![CDATA[
rewind_init:208  %tmp_37_28 = uitofp i32 %tmp_37_27 to double

]]></Node>
<StgValue><ssdm name="tmp_37_28"/></StgValue>
</operation>

<operation id="881" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="457">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="249" bw="9" op_0_bw="8">
<![CDATA[
rewind_init:222  %tmp_8_3_cast1 = zext i8 %INPUT_BUNDLE_addr_28_11 to i9

]]></Node>
<StgValue><ssdm name="tmp_8_3_cast1"/></StgValue>
</operation>

<operation id="882" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="457">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="252" bw="9" op_0_bw="9" op_1_bw="8" op_2_bw="1">
<![CDATA[
rewind_init:225  %tmp_10_27 = call i9 @_ssdm_op_BitConcatenate.i9.i8.i1(i8 %INPUT_BUNDLE_addr_28_12, i1 false)

]]></Node>
<StgValue><ssdm name="tmp_10_27"/></StgValue>
</operation>

<operation id="883" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="457">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="253" bw="10" op_0_bw="9">
<![CDATA[
rewind_init:226  %tmp_10_3_cast1 = zext i9 %tmp_10_27 to i10

]]></Node>
<StgValue><ssdm name="tmp_10_3_cast1"/></StgValue>
</operation>

<operation id="884" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="457">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="256" bw="9" op_0_bw="8">
<![CDATA[
rewind_init:229  %tmp_12_3_cast1 = zext i8 %INPUT_BUNDLE_addr_28_13 to i9

]]></Node>
<StgValue><ssdm name="tmp_12_3_cast1"/></StgValue>
</operation>

<operation id="885" st_id="37" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="457">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="260" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
rewind_init:233  %INPUT_BUNDLE_addr_28_14 = call i8 @_ssdm_op_Read.m_axi.i8P(i8* %INPUT_BUNDLE_addr_287)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_addr_28_14"/></StgValue>
</operation>

<operation id="886" st_id="37" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="457">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="265" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
rewind_init:238  %INPUT_BUNDLE_load_28_1 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_288, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_28_1"/></StgValue>
</operation>

<operation id="887" st_id="37" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="457">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="271" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
rewind_init:244  %INPUT_BUNDLE_load_29_1 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_289, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_29_1"/></StgValue>
</operation>

<operation id="888" st_id="37" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="457">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="274" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
rewind_init:247  %tmp138 = add i9 %tmp_12_3_cast1, %tmp_8_3_cast1

]]></Node>
<StgValue><ssdm name="tmp138"/></StgValue>
</operation>

<operation id="889" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="457">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="275" bw="10" op_0_bw="9">
<![CDATA[
rewind_init:248  %tmp7_cast1 = zext i9 %tmp138 to i10

]]></Node>
<StgValue><ssdm name="tmp7_cast1"/></StgValue>
</operation>

<operation id="890" st_id="37" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="457">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="276" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
rewind_init:249  %sum1_27 = add i10 %tmp_10_3_cast1, %tmp7_cast1

]]></Node>
<StgValue><ssdm name="sum1_27"/></StgValue>
</operation>

<operation id="891" st_id="37" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="457">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="282" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
rewind_init:255  %INPUT_BUNDLE_load_30_1 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_286, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_30_1"/></StgValue>
</operation>

<operation id="892" st_id="37" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="457">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="286" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
rewind_init:259  %INPUT_BUNDLE_load_31_1 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_284, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_31_1"/></StgValue>
</operation>

<operation id="893" st_id="37" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="457">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="290" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
rewind_init:263  %sum5_neg_27 = sub i9 %tmp_8_3_cast1, %tmp_12_3_cast1

]]></Node>
<StgValue><ssdm name="sum5_neg_27"/></StgValue>
</operation>

<operation id="894" st_id="37" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="457">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="315" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
rewind_init:288  %INPUT_BUNDLE_load_32_1 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_284, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_32_1"/></StgValue>
</operation>

<operation id="895" st_id="37" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="457">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="318" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
rewind_init:291  %INPUT_BUNDLE_load_33_2 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_285, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_33_2"/></StgValue>
</operation>

<operation id="896" st_id="37" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="457">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="322" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
rewind_init:295  %INPUT_BUNDLE_load_34_1 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_286, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_34_1"/></StgValue>
</operation>

<operation id="897" st_id="37" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="457">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="325" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
rewind_init:298  %input2_sum289 = add i32 6, %input_read

]]></Node>
<StgValue><ssdm name="input2_sum289"/></StgValue>
</operation>

<operation id="898" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="457">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="326" bw="8" op_0_bw="8" op_1_bw="32">
<![CDATA[
rewind_init:299  %INPUT_BUNDLE_addr_290 = getelementptr i8* %INPUT_BUNDLE, i32 %input2_sum289

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_addr_290"/></StgValue>
</operation>
</state>

<state id="38" st_id="38">

<operation id="899" st_id="38" stage="19" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="458">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
rewind_init:71  %tmp_126 = call double @llvm.sqrt.f64(double %tmp_125)

]]></Node>
<StgValue><ssdm name="tmp_126"/></StgValue>
</operation>

<operation id="900" st_id="38" stage="28" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="458">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
rewind_init:141  %tmp_38_25 = call double @llvm.sqrt.f64(double %tmp_37_26)

]]></Node>
<StgValue><ssdm name="tmp_38_25"/></StgValue>
</operation>

<operation id="901" st_id="38" stage="4" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="458">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="235" bw="64" op_0_bw="32">
<![CDATA[
rewind_init:208  %tmp_37_28 = uitofp i32 %tmp_37_27 to double

]]></Node>
<StgValue><ssdm name="tmp_37_28"/></StgValue>
</operation>

<operation id="902" st_id="38" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="458">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="266" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
rewind_init:239  %INPUT_BUNDLE_addr_28_15 = call i8 @_ssdm_op_Read.m_axi.i8P(i8* %INPUT_BUNDLE_addr_288)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_addr_28_15"/></StgValue>
</operation>

<operation id="903" st_id="38" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="458">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="271" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
rewind_init:244  %INPUT_BUNDLE_load_29_1 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_289, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_29_1"/></StgValue>
</operation>

<operation id="904" st_id="38" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="458">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="282" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
rewind_init:255  %INPUT_BUNDLE_load_30_1 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_286, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_30_1"/></StgValue>
</operation>

<operation id="905" st_id="38" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="458">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="286" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
rewind_init:259  %INPUT_BUNDLE_load_31_1 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_284, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_31_1"/></StgValue>
</operation>

<operation id="906" st_id="38" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="458">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="315" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
rewind_init:288  %INPUT_BUNDLE_load_32_1 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_284, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_32_1"/></StgValue>
</operation>

<operation id="907" st_id="38" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="458">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="318" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
rewind_init:291  %INPUT_BUNDLE_load_33_2 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_285, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_33_2"/></StgValue>
</operation>

<operation id="908" st_id="38" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="458">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="322" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
rewind_init:295  %INPUT_BUNDLE_load_34_1 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_286, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_34_1"/></StgValue>
</operation>

<operation id="909" st_id="38" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="458">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="327" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
rewind_init:300  %INPUT_BUNDLE_load_35_1 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_290, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_35_1"/></StgValue>
</operation>

<operation id="910" st_id="38" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="458">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="331" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
rewind_init:304  %input2_sum290 = add i32 1030, %input_read

]]></Node>
<StgValue><ssdm name="input2_sum290"/></StgValue>
</operation>

<operation id="911" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="458">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="332" bw="8" op_0_bw="8" op_1_bw="32">
<![CDATA[
rewind_init:305  %INPUT_BUNDLE_addr_291 = getelementptr i8* %INPUT_BUNDLE, i32 %input2_sum290

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_addr_291"/></StgValue>
</operation>
</state>

<state id="39" st_id="39">

<operation id="912" st_id="39" stage="18" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="459">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
rewind_init:71  %tmp_126 = call double @llvm.sqrt.f64(double %tmp_125)

]]></Node>
<StgValue><ssdm name="tmp_126"/></StgValue>
</operation>

<operation id="913" st_id="39" stage="27" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="459">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
rewind_init:141  %tmp_38_25 = call double @llvm.sqrt.f64(double %tmp_37_26)

]]></Node>
<StgValue><ssdm name="tmp_38_25"/></StgValue>
</operation>

<operation id="914" st_id="39" stage="3" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="459">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="235" bw="64" op_0_bw="32">
<![CDATA[
rewind_init:208  %tmp_37_28 = uitofp i32 %tmp_37_27 to double

]]></Node>
<StgValue><ssdm name="tmp_37_28"/></StgValue>
</operation>

<operation id="915" st_id="39" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="459">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="272" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
rewind_init:245  %INPUT_BUNDLE_addr_28_16 = call i8 @_ssdm_op_Read.m_axi.i8P(i8* %INPUT_BUNDLE_addr_289)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_addr_28_16"/></StgValue>
</operation>

<operation id="916" st_id="39" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="459">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="282" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
rewind_init:255  %INPUT_BUNDLE_load_30_1 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_286, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_30_1"/></StgValue>
</operation>

<operation id="917" st_id="39" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="459">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="286" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
rewind_init:259  %INPUT_BUNDLE_load_31_1 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_284, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_31_1"/></StgValue>
</operation>

<operation id="918" st_id="39" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="459">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="315" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
rewind_init:288  %INPUT_BUNDLE_load_32_1 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_284, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_32_1"/></StgValue>
</operation>

<operation id="919" st_id="39" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="459">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="318" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
rewind_init:291  %INPUT_BUNDLE_load_33_2 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_285, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_33_2"/></StgValue>
</operation>

<operation id="920" st_id="39" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="459">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="322" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
rewind_init:295  %INPUT_BUNDLE_load_34_1 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_286, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_34_1"/></StgValue>
</operation>

<operation id="921" st_id="39" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="459">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="327" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
rewind_init:300  %INPUT_BUNDLE_load_35_1 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_290, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_35_1"/></StgValue>
</operation>

<operation id="922" st_id="39" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="459">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="333" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
rewind_init:306  %INPUT_BUNDLE_load_36_1 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_291, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_36_1"/></StgValue>
</operation>

<operation id="923" st_id="39" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="459">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="337" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
rewind_init:310  %input2_sum291 = add i32 2054, %input_read

]]></Node>
<StgValue><ssdm name="input2_sum291"/></StgValue>
</operation>

<operation id="924" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="459">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="338" bw="8" op_0_bw="8" op_1_bw="32">
<![CDATA[
rewind_init:311  %INPUT_BUNDLE_addr_292 = getelementptr i8* %INPUT_BUNDLE, i32 %input2_sum291

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_addr_292"/></StgValue>
</operation>
</state>

<state id="40" st_id="40">

<operation id="925" st_id="40" stage="17" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="460">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
rewind_init:71  %tmp_126 = call double @llvm.sqrt.f64(double %tmp_125)

]]></Node>
<StgValue><ssdm name="tmp_126"/></StgValue>
</operation>

<operation id="926" st_id="40" stage="26" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="460">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
rewind_init:141  %tmp_38_25 = call double @llvm.sqrt.f64(double %tmp_37_26)

]]></Node>
<StgValue><ssdm name="tmp_38_25"/></StgValue>
</operation>

<operation id="927" st_id="40" stage="2" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="460">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="235" bw="64" op_0_bw="32">
<![CDATA[
rewind_init:208  %tmp_37_28 = uitofp i32 %tmp_37_27 to double

]]></Node>
<StgValue><ssdm name="tmp_37_28"/></StgValue>
</operation>

<operation id="928" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="460">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="261" bw="11" op_0_bw="8">
<![CDATA[
rewind_init:234  %tmp_14_27 = zext i8 %INPUT_BUNDLE_addr_28_14 to i11

]]></Node>
<StgValue><ssdm name="tmp_14_27"/></StgValue>
</operation>

<operation id="929" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="460">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="262" bw="10" op_0_bw="8">
<![CDATA[
rewind_init:235  %tmp_14_3_cast1 = zext i8 %INPUT_BUNDLE_addr_28_14 to i10

]]></Node>
<StgValue><ssdm name="tmp_14_3_cast1"/></StgValue>
</operation>

<operation id="930" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="460">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="267" bw="9" op_0_bw="9" op_1_bw="8" op_2_bw="1">
<![CDATA[
rewind_init:240  %tmp_18_27 = call i9 @_ssdm_op_BitConcatenate.i9.i8.i1(i8 %INPUT_BUNDLE_addr_28_15, i1 false)

]]></Node>
<StgValue><ssdm name="tmp_18_27"/></StgValue>
</operation>

<operation id="931" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="460">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="268" bw="10" op_0_bw="9">
<![CDATA[
rewind_init:241  %tmp_18_3_cast1 = zext i9 %tmp_18_27 to i10

]]></Node>
<StgValue><ssdm name="tmp_18_3_cast1"/></StgValue>
</operation>

<operation id="932" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="460">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="273" bw="10" op_0_bw="8">
<![CDATA[
rewind_init:246  %tmp_20_3_cast1 = zext i8 %INPUT_BUNDLE_addr_28_16 to i10

]]></Node>
<StgValue><ssdm name="tmp_20_3_cast1"/></StgValue>
</operation>

<operation id="933" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="460">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="277" bw="11" op_0_bw="10">
<![CDATA[
rewind_init:250  %sum1_3_cast1 = zext i10 %sum1_27 to i11

]]></Node>
<StgValue><ssdm name="sum1_3_cast1"/></StgValue>
</operation>

<operation id="934" st_id="40" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="460">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="278" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
rewind_init:251  %tmp_21_27 = sub i11 %tmp_14_27, %sum1_3_cast1

]]></Node>
<StgValue><ssdm name="tmp_21_27"/></StgValue>
</operation>

<operation id="935" st_id="40" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="460">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="279" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
rewind_init:252  %tmp139 = add i10 %tmp_20_3_cast1, %tmp_18_3_cast1

]]></Node>
<StgValue><ssdm name="tmp139"/></StgValue>
</operation>

<operation id="936" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="460">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="280" bw="11" op_0_bw="10">
<![CDATA[
rewind_init:253  %tmp8_cast1 = zext i10 %tmp139 to i11

]]></Node>
<StgValue><ssdm name="tmp8_cast1"/></StgValue>
</operation>

<operation id="937" st_id="40" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="460">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="281" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
rewind_init:254  %convulution_horizont_35 = add i11 %tmp_21_27, %tmp8_cast1

]]></Node>
<StgValue><ssdm name="convulution_horizont_35"/></StgValue>
</operation>

<operation id="938" st_id="40" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="460">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="283" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
rewind_init:256  %INPUT_BUNDLE_addr_28_17 = call i8 @_ssdm_op_Read.m_axi.i8P(i8* %INPUT_BUNDLE_addr_286)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_addr_28_17"/></StgValue>
</operation>

<operation id="939" st_id="40" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="460">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="286" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
rewind_init:259  %INPUT_BUNDLE_load_31_1 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_284, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_31_1"/></StgValue>
</operation>

<operation id="940" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="460">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="291" bw="10" op_0_bw="9">
<![CDATA[
rewind_init:264  %sum5_neg_3_cast1 = sext i9 %sum5_neg_27 to i10

]]></Node>
<StgValue><ssdm name="sum5_neg_3_cast1"/></StgValue>
</operation>

<operation id="941" st_id="40" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="460">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="292" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
rewind_init:265  %sum6_neg_27 = add i10 %tmp_14_3_cast1, %sum5_neg_3_cast1

]]></Node>
<StgValue><ssdm name="sum6_neg_27"/></StgValue>
</operation>

<operation id="942" st_id="40" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="460">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="293" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
rewind_init:266  %tmp_31_27 = sub i10 %sum6_neg_27, %tmp_20_3_cast1

]]></Node>
<StgValue><ssdm name="tmp_31_27"/></StgValue>
</operation>

<operation id="943" st_id="40" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="460">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="315" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
rewind_init:288  %INPUT_BUNDLE_load_32_1 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_284, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_32_1"/></StgValue>
</operation>

<operation id="944" st_id="40" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="460">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="318" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
rewind_init:291  %INPUT_BUNDLE_load_33_2 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_285, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_33_2"/></StgValue>
</operation>

<operation id="945" st_id="40" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="460">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="322" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
rewind_init:295  %INPUT_BUNDLE_load_34_1 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_286, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_34_1"/></StgValue>
</operation>

<operation id="946" st_id="40" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="460">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="327" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
rewind_init:300  %INPUT_BUNDLE_load_35_1 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_290, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_35_1"/></StgValue>
</operation>

<operation id="947" st_id="40" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="460">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="333" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
rewind_init:306  %INPUT_BUNDLE_load_36_1 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_291, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_36_1"/></StgValue>
</operation>

<operation id="948" st_id="40" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="460">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="339" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
rewind_init:312  %INPUT_BUNDLE_load_37_1 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_292, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_37_1"/></StgValue>
</operation>
</state>

<state id="41" st_id="41">

<operation id="949" st_id="41" stage="16" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="461">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
rewind_init:71  %tmp_126 = call double @llvm.sqrt.f64(double %tmp_125)

]]></Node>
<StgValue><ssdm name="tmp_126"/></StgValue>
</operation>

<operation id="950" st_id="41" stage="25" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="461">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
rewind_init:141  %tmp_38_25 = call double @llvm.sqrt.f64(double %tmp_37_26)

]]></Node>
<StgValue><ssdm name="tmp_38_25"/></StgValue>
</operation>

<operation id="951" st_id="41" stage="1" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="461">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="235" bw="64" op_0_bw="32">
<![CDATA[
rewind_init:208  %tmp_37_28 = uitofp i32 %tmp_37_27 to double

]]></Node>
<StgValue><ssdm name="tmp_37_28"/></StgValue>
</operation>

<operation id="952" st_id="41" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="461">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="287" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
rewind_init:260  %INPUT_BUNDLE_addr_28_18 = call i8 @_ssdm_op_Read.m_axi.i8P(i8* %INPUT_BUNDLE_addr_284)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_addr_28_18"/></StgValue>
</operation>

<operation id="953" st_id="41" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="461">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="315" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
rewind_init:288  %INPUT_BUNDLE_load_32_1 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_284, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_32_1"/></StgValue>
</operation>

<operation id="954" st_id="41" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="461">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="318" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
rewind_init:291  %INPUT_BUNDLE_load_33_2 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_285, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_33_2"/></StgValue>
</operation>

<operation id="955" st_id="41" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="461">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="322" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
rewind_init:295  %INPUT_BUNDLE_load_34_1 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_286, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_34_1"/></StgValue>
</operation>

<operation id="956" st_id="41" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="461">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="327" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
rewind_init:300  %INPUT_BUNDLE_load_35_1 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_290, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_35_1"/></StgValue>
</operation>

<operation id="957" st_id="41" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="461">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="333" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
rewind_init:306  %INPUT_BUNDLE_load_36_1 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_291, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_36_1"/></StgValue>
</operation>

<operation id="958" st_id="41" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="461">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="339" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
rewind_init:312  %INPUT_BUNDLE_load_37_1 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_292, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_37_1"/></StgValue>
</operation>

<operation id="959" st_id="41" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="461">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="350" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
rewind_init:323  %INPUT_BUNDLE_load_38_1 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_289, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_38_1"/></StgValue>
</operation>
</state>

<state id="42" st_id="42">

<operation id="960" st_id="42" stage="15" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="462">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
rewind_init:71  %tmp_126 = call double @llvm.sqrt.f64(double %tmp_125)

]]></Node>
<StgValue><ssdm name="tmp_126"/></StgValue>
</operation>

<operation id="961" st_id="42" stage="24" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="462">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
rewind_init:141  %tmp_38_25 = call double @llvm.sqrt.f64(double %tmp_37_26)

]]></Node>
<StgValue><ssdm name="tmp_38_25"/></StgValue>
</operation>

<operation id="962" st_id="42" stage="31" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="462">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="236" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
rewind_init:209  %tmp_38_26 = call double @llvm.sqrt.f64(double %tmp_37_28)

]]></Node>
<StgValue><ssdm name="tmp_38_26"/></StgValue>
</operation>

<operation id="963" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="462">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="284" bw="9" op_0_bw="9" op_1_bw="8" op_2_bw="1">
<![CDATA[
rewind_init:257  %tmp_26_27 = call i9 @_ssdm_op_BitConcatenate.i9.i8.i1(i8 %INPUT_BUNDLE_addr_28_17, i1 false)

]]></Node>
<StgValue><ssdm name="tmp_26_27"/></StgValue>
</operation>

<operation id="964" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="462">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="285" bw="11" op_0_bw="9">
<![CDATA[
rewind_init:258  %tmp_26_3_cast1 = zext i9 %tmp_26_27 to i11

]]></Node>
<StgValue><ssdm name="tmp_26_3_cast1"/></StgValue>
</operation>

<operation id="965" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="462">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="288" bw="9" op_0_bw="9" op_1_bw="8" op_2_bw="1">
<![CDATA[
rewind_init:261  %tmp_30_27 = call i9 @_ssdm_op_BitConcatenate.i9.i8.i1(i8 %INPUT_BUNDLE_addr_28_18, i1 false)

]]></Node>
<StgValue><ssdm name="tmp_30_27"/></StgValue>
</operation>

<operation id="966" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="462">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="289" bw="11" op_0_bw="9">
<![CDATA[
rewind_init:262  %tmp_30_3_cast1 = zext i9 %tmp_30_27 to i11

]]></Node>
<StgValue><ssdm name="tmp_30_3_cast1"/></StgValue>
</operation>

<operation id="967" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="462">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="294" bw="11" op_0_bw="10">
<![CDATA[
rewind_init:267  %tmp_31_3_cast1 = sext i10 %tmp_31_27 to i11

]]></Node>
<StgValue><ssdm name="tmp_31_3_cast1"/></StgValue>
</operation>

<operation id="968" st_id="42" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="462">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="295" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
rewind_init:268  %tmp_32_27 = sub i11 %tmp_31_3_cast1, %tmp_26_3_cast1

]]></Node>
<StgValue><ssdm name="tmp_32_27"/></StgValue>
</operation>

<operation id="969" st_id="42" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="462">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="296" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
rewind_init:269  %convulution_vertical_35 = add i11 %tmp_30_3_cast1, %tmp_32_27

]]></Node>
<StgValue><ssdm name="convulution_vertical_35"/></StgValue>
</operation>

<operation id="970" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="462">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="297" bw="20" op_0_bw="11">
<![CDATA[
rewind_init:270  %tmp_33_27 = sext i11 %convulution_horizont_35 to i20

]]></Node>
<StgValue><ssdm name="tmp_33_27"/></StgValue>
</operation>

<operation id="971" st_id="42" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="462">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="298" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
rewind_init:271  %tmp_34_27 = mul i20 %tmp_33_27, %tmp_33_27

]]></Node>
<StgValue><ssdm name="tmp_34_27"/></StgValue>
</operation>

<operation id="972" st_id="42" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="462">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="316" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
rewind_init:289  %INPUT_BUNDLE_addr_28_19 = call i8 @_ssdm_op_Read.m_axi.i8P(i8* %INPUT_BUNDLE_addr_284)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_addr_28_19"/></StgValue>
</operation>

<operation id="973" st_id="42" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="462">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="318" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
rewind_init:291  %INPUT_BUNDLE_load_33_2 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_285, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_33_2"/></StgValue>
</operation>

<operation id="974" st_id="42" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="462">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="322" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
rewind_init:295  %INPUT_BUNDLE_load_34_1 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_286, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_34_1"/></StgValue>
</operation>

<operation id="975" st_id="42" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="462">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="327" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
rewind_init:300  %INPUT_BUNDLE_load_35_1 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_290, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_35_1"/></StgValue>
</operation>

<operation id="976" st_id="42" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="462">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="333" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
rewind_init:306  %INPUT_BUNDLE_load_36_1 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_291, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_36_1"/></StgValue>
</operation>

<operation id="977" st_id="42" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="462">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="339" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
rewind_init:312  %INPUT_BUNDLE_load_37_1 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_292, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_37_1"/></StgValue>
</operation>

<operation id="978" st_id="42" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="462">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="350" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
rewind_init:323  %INPUT_BUNDLE_load_38_1 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_289, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_38_1"/></StgValue>
</operation>

<operation id="979" st_id="42" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="462">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="354" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
rewind_init:327  %INPUT_BUNDLE_load_39_1 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_287, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_39_1"/></StgValue>
</operation>
</state>

<state id="43" st_id="43">

<operation id="980" st_id="43" stage="14" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="463">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
rewind_init:71  %tmp_126 = call double @llvm.sqrt.f64(double %tmp_125)

]]></Node>
<StgValue><ssdm name="tmp_126"/></StgValue>
</operation>

<operation id="981" st_id="43" stage="23" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="463">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
rewind_init:141  %tmp_38_25 = call double @llvm.sqrt.f64(double %tmp_37_26)

]]></Node>
<StgValue><ssdm name="tmp_38_25"/></StgValue>
</operation>

<operation id="982" st_id="43" stage="30" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="463">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="236" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
rewind_init:209  %tmp_38_26 = call double @llvm.sqrt.f64(double %tmp_37_28)

]]></Node>
<StgValue><ssdm name="tmp_38_26"/></StgValue>
</operation>

<operation id="983" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="463">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="299" bw="20" op_0_bw="11">
<![CDATA[
rewind_init:272  %tmp_35_27 = sext i11 %convulution_vertical_35 to i20

]]></Node>
<StgValue><ssdm name="tmp_35_27"/></StgValue>
</operation>

<operation id="984" st_id="43" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="463">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="300" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
rewind_init:273  %tmp_36_27 = mul i20 %tmp_35_27, %tmp_35_27

]]></Node>
<StgValue><ssdm name="tmp_36_27"/></StgValue>
</operation>

<operation id="985" st_id="43" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="463">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="301" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
rewind_init:274  %p_27 = add i20 %tmp_34_27, %tmp_36_27

]]></Node>
<StgValue><ssdm name="p_27"/></StgValue>
</operation>

<operation id="986" st_id="43" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="463">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="319" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
rewind_init:292  %INPUT_BUNDLE_addr_28_20 = call i8 @_ssdm_op_Read.m_axi.i8P(i8* %INPUT_BUNDLE_addr_285)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_addr_28_20"/></StgValue>
</operation>

<operation id="987" st_id="43" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="463">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="322" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
rewind_init:295  %INPUT_BUNDLE_load_34_1 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_286, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_34_1"/></StgValue>
</operation>

<operation id="988" st_id="43" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="463">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="327" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
rewind_init:300  %INPUT_BUNDLE_load_35_1 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_290, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_35_1"/></StgValue>
</operation>

<operation id="989" st_id="43" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="463">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="333" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
rewind_init:306  %INPUT_BUNDLE_load_36_1 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_291, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_36_1"/></StgValue>
</operation>

<operation id="990" st_id="43" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="463">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="339" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
rewind_init:312  %INPUT_BUNDLE_load_37_1 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_292, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_37_1"/></StgValue>
</operation>

<operation id="991" st_id="43" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="463">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="350" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
rewind_init:323  %INPUT_BUNDLE_load_38_1 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_289, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_38_1"/></StgValue>
</operation>

<operation id="992" st_id="43" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="463">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="354" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
rewind_init:327  %INPUT_BUNDLE_load_39_1 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_287, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_39_1"/></StgValue>
</operation>

<operation id="993" st_id="43" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="463">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="383" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
rewind_init:356  %INPUT_BUNDLE_load_40_1 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_287, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_40_1"/></StgValue>
</operation>
</state>

<state id="44" st_id="44">

<operation id="994" st_id="44" stage="13" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="464">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
rewind_init:71  %tmp_126 = call double @llvm.sqrt.f64(double %tmp_125)

]]></Node>
<StgValue><ssdm name="tmp_126"/></StgValue>
</operation>

<operation id="995" st_id="44" stage="22" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="464">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
rewind_init:141  %tmp_38_25 = call double @llvm.sqrt.f64(double %tmp_37_26)

]]></Node>
<StgValue><ssdm name="tmp_38_25"/></StgValue>
</operation>

<operation id="996" st_id="44" stage="29" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="464">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="236" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
rewind_init:209  %tmp_38_26 = call double @llvm.sqrt.f64(double %tmp_37_28)

]]></Node>
<StgValue><ssdm name="tmp_38_26"/></StgValue>
</operation>

<operation id="997" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="464">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="302" bw="32" op_0_bw="20">
<![CDATA[
rewind_init:275  %tmp_37_29 = zext i20 %p_27 to i32

]]></Node>
<StgValue><ssdm name="tmp_37_29"/></StgValue>
</operation>

<operation id="998" st_id="44" stage="6" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="464">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="303" bw="64" op_0_bw="32">
<![CDATA[
rewind_init:276  %tmp_37_30 = uitofp i32 %tmp_37_29 to double

]]></Node>
<StgValue><ssdm name="tmp_37_30"/></StgValue>
</operation>

<operation id="999" st_id="44" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="464">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="323" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
rewind_init:296  %INPUT_BUNDLE_addr_28_21 = call i8 @_ssdm_op_Read.m_axi.i8P(i8* %INPUT_BUNDLE_addr_286)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_addr_28_21"/></StgValue>
</operation>

<operation id="1000" st_id="44" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="464">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="327" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
rewind_init:300  %INPUT_BUNDLE_load_35_1 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_290, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_35_1"/></StgValue>
</operation>

<operation id="1001" st_id="44" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="464">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="333" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
rewind_init:306  %INPUT_BUNDLE_load_36_1 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_291, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_36_1"/></StgValue>
</operation>

<operation id="1002" st_id="44" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="464">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="339" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
rewind_init:312  %INPUT_BUNDLE_load_37_1 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_292, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_37_1"/></StgValue>
</operation>

<operation id="1003" st_id="44" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="464">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="350" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
rewind_init:323  %INPUT_BUNDLE_load_38_1 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_289, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_38_1"/></StgValue>
</operation>

<operation id="1004" st_id="44" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="464">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="354" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
rewind_init:327  %INPUT_BUNDLE_load_39_1 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_287, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_39_1"/></StgValue>
</operation>

<operation id="1005" st_id="44" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="464">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="383" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
rewind_init:356  %INPUT_BUNDLE_load_40_1 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_287, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_40_1"/></StgValue>
</operation>

<operation id="1006" st_id="44" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="464">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="386" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
rewind_init:359  %INPUT_BUNDLE_load_41_1 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_288, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_41_1"/></StgValue>
</operation>
</state>

<state id="45" st_id="45">

<operation id="1007" st_id="45" stage="12" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="465">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
rewind_init:71  %tmp_126 = call double @llvm.sqrt.f64(double %tmp_125)

]]></Node>
<StgValue><ssdm name="tmp_126"/></StgValue>
</operation>

<operation id="1008" st_id="45" stage="21" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="465">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
rewind_init:141  %tmp_38_25 = call double @llvm.sqrt.f64(double %tmp_37_26)

]]></Node>
<StgValue><ssdm name="tmp_38_25"/></StgValue>
</operation>

<operation id="1009" st_id="45" stage="28" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="465">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="236" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
rewind_init:209  %tmp_38_26 = call double @llvm.sqrt.f64(double %tmp_37_28)

]]></Node>
<StgValue><ssdm name="tmp_38_26"/></StgValue>
</operation>

<operation id="1010" st_id="45" stage="5" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="465">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="303" bw="64" op_0_bw="32">
<![CDATA[
rewind_init:276  %tmp_37_30 = uitofp i32 %tmp_37_29 to double

]]></Node>
<StgValue><ssdm name="tmp_37_30"/></StgValue>
</operation>

<operation id="1011" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="465">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="317" bw="9" op_0_bw="8">
<![CDATA[
rewind_init:290  %tmp_8_4_cast1 = zext i8 %INPUT_BUNDLE_addr_28_19 to i9

]]></Node>
<StgValue><ssdm name="tmp_8_4_cast1"/></StgValue>
</operation>

<operation id="1012" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="465">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="320" bw="9" op_0_bw="9" op_1_bw="8" op_2_bw="1">
<![CDATA[
rewind_init:293  %tmp_10_28 = call i9 @_ssdm_op_BitConcatenate.i9.i8.i1(i8 %INPUT_BUNDLE_addr_28_20, i1 false)

]]></Node>
<StgValue><ssdm name="tmp_10_28"/></StgValue>
</operation>

<operation id="1013" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="465">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="321" bw="10" op_0_bw="9">
<![CDATA[
rewind_init:294  %tmp_10_4_cast1 = zext i9 %tmp_10_28 to i10

]]></Node>
<StgValue><ssdm name="tmp_10_4_cast1"/></StgValue>
</operation>

<operation id="1014" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="465">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="324" bw="9" op_0_bw="8">
<![CDATA[
rewind_init:297  %tmp_12_4_cast1 = zext i8 %INPUT_BUNDLE_addr_28_21 to i9

]]></Node>
<StgValue><ssdm name="tmp_12_4_cast1"/></StgValue>
</operation>

<operation id="1015" st_id="45" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="465">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="328" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
rewind_init:301  %INPUT_BUNDLE_addr_29_2 = call i8 @_ssdm_op_Read.m_axi.i8P(i8* %INPUT_BUNDLE_addr_290)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_addr_29_2"/></StgValue>
</operation>

<operation id="1016" st_id="45" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="465">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="333" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
rewind_init:306  %INPUT_BUNDLE_load_36_1 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_291, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_36_1"/></StgValue>
</operation>

<operation id="1017" st_id="45" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="465">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="339" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
rewind_init:312  %INPUT_BUNDLE_load_37_1 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_292, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_37_1"/></StgValue>
</operation>

<operation id="1018" st_id="45" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="465">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="342" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
rewind_init:315  %tmp142 = add i9 %tmp_12_4_cast1, %tmp_8_4_cast1

]]></Node>
<StgValue><ssdm name="tmp142"/></StgValue>
</operation>

<operation id="1019" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="465">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="343" bw="10" op_0_bw="9">
<![CDATA[
rewind_init:316  %tmp9_cast1 = zext i9 %tmp142 to i10

]]></Node>
<StgValue><ssdm name="tmp9_cast1"/></StgValue>
</operation>

<operation id="1020" st_id="45" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="465">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="344" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
rewind_init:317  %sum1_28 = add i10 %tmp_10_4_cast1, %tmp9_cast1

]]></Node>
<StgValue><ssdm name="sum1_28"/></StgValue>
</operation>

<operation id="1021" st_id="45" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="465">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="350" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
rewind_init:323  %INPUT_BUNDLE_load_38_1 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_289, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_38_1"/></StgValue>
</operation>

<operation id="1022" st_id="45" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="465">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="354" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
rewind_init:327  %INPUT_BUNDLE_load_39_1 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_287, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_39_1"/></StgValue>
</operation>

<operation id="1023" st_id="45" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="465">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="358" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
rewind_init:331  %sum5_neg_28 = sub i9 %tmp_8_4_cast1, %tmp_12_4_cast1

]]></Node>
<StgValue><ssdm name="sum5_neg_28"/></StgValue>
</operation>

<operation id="1024" st_id="45" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="465">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="383" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
rewind_init:356  %INPUT_BUNDLE_load_40_1 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_287, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_40_1"/></StgValue>
</operation>

<operation id="1025" st_id="45" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="465">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="386" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
rewind_init:359  %INPUT_BUNDLE_load_41_1 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_288, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_41_1"/></StgValue>
</operation>

<operation id="1026" st_id="45" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="465">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="390" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
rewind_init:363  %INPUT_BUNDLE_load_42_1 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_289, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_42_1"/></StgValue>
</operation>

<operation id="1027" st_id="45" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="465">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="393" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
rewind_init:366  %input2_sum292 = add i32 7, %input_read

]]></Node>
<StgValue><ssdm name="input2_sum292"/></StgValue>
</operation>

<operation id="1028" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="465">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="394" bw="8" op_0_bw="8" op_1_bw="32">
<![CDATA[
rewind_init:367  %INPUT_BUNDLE_addr_293 = getelementptr i8* %INPUT_BUNDLE, i32 %input2_sum292

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_addr_293"/></StgValue>
</operation>
</state>

<state id="46" st_id="46">

<operation id="1029" st_id="46" stage="11" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="466">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
rewind_init:71  %tmp_126 = call double @llvm.sqrt.f64(double %tmp_125)

]]></Node>
<StgValue><ssdm name="tmp_126"/></StgValue>
</operation>

<operation id="1030" st_id="46" stage="20" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="466">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
rewind_init:141  %tmp_38_25 = call double @llvm.sqrt.f64(double %tmp_37_26)

]]></Node>
<StgValue><ssdm name="tmp_38_25"/></StgValue>
</operation>

<operation id="1031" st_id="46" stage="27" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="466">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="236" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
rewind_init:209  %tmp_38_26 = call double @llvm.sqrt.f64(double %tmp_37_28)

]]></Node>
<StgValue><ssdm name="tmp_38_26"/></StgValue>
</operation>

<operation id="1032" st_id="46" stage="4" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="466">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="303" bw="64" op_0_bw="32">
<![CDATA[
rewind_init:276  %tmp_37_30 = uitofp i32 %tmp_37_29 to double

]]></Node>
<StgValue><ssdm name="tmp_37_30"/></StgValue>
</operation>

<operation id="1033" st_id="46" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="466">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="334" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
rewind_init:307  %INPUT_BUNDLE_addr_29_3 = call i8 @_ssdm_op_Read.m_axi.i8P(i8* %INPUT_BUNDLE_addr_291)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_addr_29_3"/></StgValue>
</operation>

<operation id="1034" st_id="46" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="466">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="339" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
rewind_init:312  %INPUT_BUNDLE_load_37_1 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_292, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_37_1"/></StgValue>
</operation>

<operation id="1035" st_id="46" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="466">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="350" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
rewind_init:323  %INPUT_BUNDLE_load_38_1 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_289, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_38_1"/></StgValue>
</operation>

<operation id="1036" st_id="46" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="466">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="354" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
rewind_init:327  %INPUT_BUNDLE_load_39_1 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_287, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_39_1"/></StgValue>
</operation>

<operation id="1037" st_id="46" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="466">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="383" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
rewind_init:356  %INPUT_BUNDLE_load_40_1 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_287, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_40_1"/></StgValue>
</operation>

<operation id="1038" st_id="46" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="466">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="386" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
rewind_init:359  %INPUT_BUNDLE_load_41_1 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_288, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_41_1"/></StgValue>
</operation>

<operation id="1039" st_id="46" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="466">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="390" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
rewind_init:363  %INPUT_BUNDLE_load_42_1 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_289, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_42_1"/></StgValue>
</operation>

<operation id="1040" st_id="46" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="466">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="395" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
rewind_init:368  %INPUT_BUNDLE_load_43_2 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_293, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_43_2"/></StgValue>
</operation>

<operation id="1041" st_id="46" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="466">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="399" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
rewind_init:372  %input2_sum293 = add i32 1031, %input_read

]]></Node>
<StgValue><ssdm name="input2_sum293"/></StgValue>
</operation>

<operation id="1042" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="466">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="400" bw="8" op_0_bw="8" op_1_bw="32">
<![CDATA[
rewind_init:373  %INPUT_BUNDLE_addr_294 = getelementptr i8* %INPUT_BUNDLE, i32 %input2_sum293

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_addr_294"/></StgValue>
</operation>
</state>

<state id="47" st_id="47">

<operation id="1043" st_id="47" stage="10" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="467">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
rewind_init:71  %tmp_126 = call double @llvm.sqrt.f64(double %tmp_125)

]]></Node>
<StgValue><ssdm name="tmp_126"/></StgValue>
</operation>

<operation id="1044" st_id="47" stage="19" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="467">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
rewind_init:141  %tmp_38_25 = call double @llvm.sqrt.f64(double %tmp_37_26)

]]></Node>
<StgValue><ssdm name="tmp_38_25"/></StgValue>
</operation>

<operation id="1045" st_id="47" stage="26" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="467">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="236" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
rewind_init:209  %tmp_38_26 = call double @llvm.sqrt.f64(double %tmp_37_28)

]]></Node>
<StgValue><ssdm name="tmp_38_26"/></StgValue>
</operation>

<operation id="1046" st_id="47" stage="3" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="467">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="303" bw="64" op_0_bw="32">
<![CDATA[
rewind_init:276  %tmp_37_30 = uitofp i32 %tmp_37_29 to double

]]></Node>
<StgValue><ssdm name="tmp_37_30"/></StgValue>
</operation>

<operation id="1047" st_id="47" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="467">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="340" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
rewind_init:313  %INPUT_BUNDLE_addr_29_4 = call i8 @_ssdm_op_Read.m_axi.i8P(i8* %INPUT_BUNDLE_addr_292)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_addr_29_4"/></StgValue>
</operation>

<operation id="1048" st_id="47" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="467">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="350" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
rewind_init:323  %INPUT_BUNDLE_load_38_1 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_289, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_38_1"/></StgValue>
</operation>

<operation id="1049" st_id="47" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="467">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="354" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
rewind_init:327  %INPUT_BUNDLE_load_39_1 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_287, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_39_1"/></StgValue>
</operation>

<operation id="1050" st_id="47" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="467">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="383" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
rewind_init:356  %INPUT_BUNDLE_load_40_1 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_287, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_40_1"/></StgValue>
</operation>

<operation id="1051" st_id="47" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="467">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="386" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
rewind_init:359  %INPUT_BUNDLE_load_41_1 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_288, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_41_1"/></StgValue>
</operation>

<operation id="1052" st_id="47" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="467">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="390" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
rewind_init:363  %INPUT_BUNDLE_load_42_1 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_289, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_42_1"/></StgValue>
</operation>

<operation id="1053" st_id="47" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="467">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="395" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
rewind_init:368  %INPUT_BUNDLE_load_43_2 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_293, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_43_2"/></StgValue>
</operation>

<operation id="1054" st_id="47" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="467">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="401" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
rewind_init:374  %INPUT_BUNDLE_load_44_1 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_294, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_44_1"/></StgValue>
</operation>

<operation id="1055" st_id="47" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="467">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="405" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
rewind_init:378  %input2_sum294 = add i32 2055, %input_read

]]></Node>
<StgValue><ssdm name="input2_sum294"/></StgValue>
</operation>

<operation id="1056" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="467">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="406" bw="8" op_0_bw="8" op_1_bw="32">
<![CDATA[
rewind_init:379  %INPUT_BUNDLE_addr_295 = getelementptr i8* %INPUT_BUNDLE, i32 %input2_sum294

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_addr_295"/></StgValue>
</operation>
</state>

<state id="48" st_id="48">

<operation id="1057" st_id="48" stage="9" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="468">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
rewind_init:71  %tmp_126 = call double @llvm.sqrt.f64(double %tmp_125)

]]></Node>
<StgValue><ssdm name="tmp_126"/></StgValue>
</operation>

<operation id="1058" st_id="48" stage="18" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="468">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
rewind_init:141  %tmp_38_25 = call double @llvm.sqrt.f64(double %tmp_37_26)

]]></Node>
<StgValue><ssdm name="tmp_38_25"/></StgValue>
</operation>

<operation id="1059" st_id="48" stage="25" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="468">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="236" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
rewind_init:209  %tmp_38_26 = call double @llvm.sqrt.f64(double %tmp_37_28)

]]></Node>
<StgValue><ssdm name="tmp_38_26"/></StgValue>
</operation>

<operation id="1060" st_id="48" stage="2" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="468">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="303" bw="64" op_0_bw="32">
<![CDATA[
rewind_init:276  %tmp_37_30 = uitofp i32 %tmp_37_29 to double

]]></Node>
<StgValue><ssdm name="tmp_37_30"/></StgValue>
</operation>

<operation id="1061" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="468">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="329" bw="11" op_0_bw="8">
<![CDATA[
rewind_init:302  %tmp_14_28 = zext i8 %INPUT_BUNDLE_addr_29_2 to i11

]]></Node>
<StgValue><ssdm name="tmp_14_28"/></StgValue>
</operation>

<operation id="1062" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="468">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="330" bw="10" op_0_bw="8">
<![CDATA[
rewind_init:303  %tmp_14_4_cast1 = zext i8 %INPUT_BUNDLE_addr_29_2 to i10

]]></Node>
<StgValue><ssdm name="tmp_14_4_cast1"/></StgValue>
</operation>

<operation id="1063" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="468">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="335" bw="9" op_0_bw="9" op_1_bw="8" op_2_bw="1">
<![CDATA[
rewind_init:308  %tmp_18_28 = call i9 @_ssdm_op_BitConcatenate.i9.i8.i1(i8 %INPUT_BUNDLE_addr_29_3, i1 false)

]]></Node>
<StgValue><ssdm name="tmp_18_28"/></StgValue>
</operation>

<operation id="1064" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="468">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="336" bw="10" op_0_bw="9">
<![CDATA[
rewind_init:309  %tmp_18_4_cast1 = zext i9 %tmp_18_28 to i10

]]></Node>
<StgValue><ssdm name="tmp_18_4_cast1"/></StgValue>
</operation>

<operation id="1065" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="468">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="341" bw="10" op_0_bw="8">
<![CDATA[
rewind_init:314  %tmp_20_4_cast1 = zext i8 %INPUT_BUNDLE_addr_29_4 to i10

]]></Node>
<StgValue><ssdm name="tmp_20_4_cast1"/></StgValue>
</operation>

<operation id="1066" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="468">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="345" bw="11" op_0_bw="10">
<![CDATA[
rewind_init:318  %sum1_4_cast1 = zext i10 %sum1_28 to i11

]]></Node>
<StgValue><ssdm name="sum1_4_cast1"/></StgValue>
</operation>

<operation id="1067" st_id="48" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="468">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="346" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
rewind_init:319  %tmp_21_28 = sub i11 %tmp_14_28, %sum1_4_cast1

]]></Node>
<StgValue><ssdm name="tmp_21_28"/></StgValue>
</operation>

<operation id="1068" st_id="48" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="468">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="347" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
rewind_init:320  %tmp143 = add i10 %tmp_20_4_cast1, %tmp_18_4_cast1

]]></Node>
<StgValue><ssdm name="tmp143"/></StgValue>
</operation>

<operation id="1069" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="468">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="348" bw="11" op_0_bw="10">
<![CDATA[
rewind_init:321  %tmp10_cast1 = zext i10 %tmp143 to i11

]]></Node>
<StgValue><ssdm name="tmp10_cast1"/></StgValue>
</operation>

<operation id="1070" st_id="48" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="468">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="349" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
rewind_init:322  %convulution_horizont_36 = add i11 %tmp_21_28, %tmp10_cast1

]]></Node>
<StgValue><ssdm name="convulution_horizont_36"/></StgValue>
</operation>

<operation id="1071" st_id="48" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="468">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="351" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
rewind_init:324  %INPUT_BUNDLE_addr_28_22 = call i8 @_ssdm_op_Read.m_axi.i8P(i8* %INPUT_BUNDLE_addr_289)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_addr_28_22"/></StgValue>
</operation>

<operation id="1072" st_id="48" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="468">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="354" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
rewind_init:327  %INPUT_BUNDLE_load_39_1 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_287, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_39_1"/></StgValue>
</operation>

<operation id="1073" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="468">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="359" bw="10" op_0_bw="9">
<![CDATA[
rewind_init:332  %sum5_neg_4_cast1 = sext i9 %sum5_neg_28 to i10

]]></Node>
<StgValue><ssdm name="sum5_neg_4_cast1"/></StgValue>
</operation>

<operation id="1074" st_id="48" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="468">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="360" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
rewind_init:333  %sum6_neg_28 = add i10 %tmp_14_4_cast1, %sum5_neg_4_cast1

]]></Node>
<StgValue><ssdm name="sum6_neg_28"/></StgValue>
</operation>

<operation id="1075" st_id="48" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="468">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="361" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
rewind_init:334  %tmp_31_28 = sub i10 %sum6_neg_28, %tmp_20_4_cast1

]]></Node>
<StgValue><ssdm name="tmp_31_28"/></StgValue>
</operation>

<operation id="1076" st_id="48" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="468">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="383" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
rewind_init:356  %INPUT_BUNDLE_load_40_1 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_287, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_40_1"/></StgValue>
</operation>

<operation id="1077" st_id="48" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="468">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="386" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
rewind_init:359  %INPUT_BUNDLE_load_41_1 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_288, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_41_1"/></StgValue>
</operation>

<operation id="1078" st_id="48" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="468">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="390" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
rewind_init:363  %INPUT_BUNDLE_load_42_1 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_289, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_42_1"/></StgValue>
</operation>

<operation id="1079" st_id="48" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="468">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="395" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
rewind_init:368  %INPUT_BUNDLE_load_43_2 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_293, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_43_2"/></StgValue>
</operation>

<operation id="1080" st_id="48" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="468">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="401" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
rewind_init:374  %INPUT_BUNDLE_load_44_1 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_294, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_44_1"/></StgValue>
</operation>

<operation id="1081" st_id="48" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="468">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="407" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
rewind_init:380  %INPUT_BUNDLE_load_45_1 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_295, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_45_1"/></StgValue>
</operation>
</state>

<state id="49" st_id="49">

<operation id="1082" st_id="49" stage="8" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="469">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
rewind_init:71  %tmp_126 = call double @llvm.sqrt.f64(double %tmp_125)

]]></Node>
<StgValue><ssdm name="tmp_126"/></StgValue>
</operation>

<operation id="1083" st_id="49" stage="17" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="469">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
rewind_init:141  %tmp_38_25 = call double @llvm.sqrt.f64(double %tmp_37_26)

]]></Node>
<StgValue><ssdm name="tmp_38_25"/></StgValue>
</operation>

<operation id="1084" st_id="49" stage="24" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="469">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="236" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
rewind_init:209  %tmp_38_26 = call double @llvm.sqrt.f64(double %tmp_37_28)

]]></Node>
<StgValue><ssdm name="tmp_38_26"/></StgValue>
</operation>

<operation id="1085" st_id="49" stage="1" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="469">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="303" bw="64" op_0_bw="32">
<![CDATA[
rewind_init:276  %tmp_37_30 = uitofp i32 %tmp_37_29 to double

]]></Node>
<StgValue><ssdm name="tmp_37_30"/></StgValue>
</operation>

<operation id="1086" st_id="49" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="469">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="355" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
rewind_init:328  %INPUT_BUNDLE_addr_28_23 = call i8 @_ssdm_op_Read.m_axi.i8P(i8* %INPUT_BUNDLE_addr_287)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_addr_28_23"/></StgValue>
</operation>

<operation id="1087" st_id="49" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="469">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="383" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
rewind_init:356  %INPUT_BUNDLE_load_40_1 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_287, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_40_1"/></StgValue>
</operation>

<operation id="1088" st_id="49" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="469">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="386" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
rewind_init:359  %INPUT_BUNDLE_load_41_1 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_288, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_41_1"/></StgValue>
</operation>

<operation id="1089" st_id="49" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="469">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="390" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
rewind_init:363  %INPUT_BUNDLE_load_42_1 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_289, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_42_1"/></StgValue>
</operation>

<operation id="1090" st_id="49" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="469">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="395" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
rewind_init:368  %INPUT_BUNDLE_load_43_2 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_293, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_43_2"/></StgValue>
</operation>

<operation id="1091" st_id="49" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="469">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="401" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
rewind_init:374  %INPUT_BUNDLE_load_44_1 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_294, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_44_1"/></StgValue>
</operation>

<operation id="1092" st_id="49" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="469">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="407" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
rewind_init:380  %INPUT_BUNDLE_load_45_1 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_295, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_45_1"/></StgValue>
</operation>

<operation id="1093" st_id="49" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="469">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="418" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
rewind_init:391  %INPUT_BUNDLE_load_46_1 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_292, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_46_1"/></StgValue>
</operation>
</state>

<state id="50" st_id="50">

<operation id="1094" st_id="50" stage="7" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="470">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
rewind_init:71  %tmp_126 = call double @llvm.sqrt.f64(double %tmp_125)

]]></Node>
<StgValue><ssdm name="tmp_126"/></StgValue>
</operation>

<operation id="1095" st_id="50" stage="16" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="470">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
rewind_init:141  %tmp_38_25 = call double @llvm.sqrt.f64(double %tmp_37_26)

]]></Node>
<StgValue><ssdm name="tmp_38_25"/></StgValue>
</operation>

<operation id="1096" st_id="50" stage="23" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="470">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="236" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
rewind_init:209  %tmp_38_26 = call double @llvm.sqrt.f64(double %tmp_37_28)

]]></Node>
<StgValue><ssdm name="tmp_38_26"/></StgValue>
</operation>

<operation id="1097" st_id="50" stage="31" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="470">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="304" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
rewind_init:277  %tmp_38_27 = call double @llvm.sqrt.f64(double %tmp_37_30)

]]></Node>
<StgValue><ssdm name="tmp_38_27"/></StgValue>
</operation>

<operation id="1098" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="470">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="352" bw="9" op_0_bw="9" op_1_bw="8" op_2_bw="1">
<![CDATA[
rewind_init:325  %tmp_26_28 = call i9 @_ssdm_op_BitConcatenate.i9.i8.i1(i8 %INPUT_BUNDLE_addr_28_22, i1 false)

]]></Node>
<StgValue><ssdm name="tmp_26_28"/></StgValue>
</operation>

<operation id="1099" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="470">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="353" bw="11" op_0_bw="9">
<![CDATA[
rewind_init:326  %tmp_26_4_cast1 = zext i9 %tmp_26_28 to i11

]]></Node>
<StgValue><ssdm name="tmp_26_4_cast1"/></StgValue>
</operation>

<operation id="1100" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="470">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="356" bw="9" op_0_bw="9" op_1_bw="8" op_2_bw="1">
<![CDATA[
rewind_init:329  %tmp_30_28 = call i9 @_ssdm_op_BitConcatenate.i9.i8.i1(i8 %INPUT_BUNDLE_addr_28_23, i1 false)

]]></Node>
<StgValue><ssdm name="tmp_30_28"/></StgValue>
</operation>

<operation id="1101" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="470">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="357" bw="11" op_0_bw="9">
<![CDATA[
rewind_init:330  %tmp_30_4_cast1 = zext i9 %tmp_30_28 to i11

]]></Node>
<StgValue><ssdm name="tmp_30_4_cast1"/></StgValue>
</operation>

<operation id="1102" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="470">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="362" bw="11" op_0_bw="10">
<![CDATA[
rewind_init:335  %tmp_31_4_cast1 = sext i10 %tmp_31_28 to i11

]]></Node>
<StgValue><ssdm name="tmp_31_4_cast1"/></StgValue>
</operation>

<operation id="1103" st_id="50" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="470">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="363" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
rewind_init:336  %tmp_32_28 = sub i11 %tmp_31_4_cast1, %tmp_26_4_cast1

]]></Node>
<StgValue><ssdm name="tmp_32_28"/></StgValue>
</operation>

<operation id="1104" st_id="50" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="470">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="364" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
rewind_init:337  %convulution_vertical_36 = add i11 %tmp_30_4_cast1, %tmp_32_28

]]></Node>
<StgValue><ssdm name="convulution_vertical_36"/></StgValue>
</operation>

<operation id="1105" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="470">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="365" bw="20" op_0_bw="11">
<![CDATA[
rewind_init:338  %tmp_33_28 = sext i11 %convulution_horizont_36 to i20

]]></Node>
<StgValue><ssdm name="tmp_33_28"/></StgValue>
</operation>

<operation id="1106" st_id="50" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="470">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="366" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
rewind_init:339  %tmp_34_28 = mul i20 %tmp_33_28, %tmp_33_28

]]></Node>
<StgValue><ssdm name="tmp_34_28"/></StgValue>
</operation>

<operation id="1107" st_id="50" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="470">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="384" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
rewind_init:357  %INPUT_BUNDLE_addr_28_24 = call i8 @_ssdm_op_Read.m_axi.i8P(i8* %INPUT_BUNDLE_addr_287)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_addr_28_24"/></StgValue>
</operation>

<operation id="1108" st_id="50" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="470">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="386" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
rewind_init:359  %INPUT_BUNDLE_load_41_1 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_288, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_41_1"/></StgValue>
</operation>

<operation id="1109" st_id="50" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="470">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="390" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
rewind_init:363  %INPUT_BUNDLE_load_42_1 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_289, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_42_1"/></StgValue>
</operation>

<operation id="1110" st_id="50" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="470">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="395" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
rewind_init:368  %INPUT_BUNDLE_load_43_2 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_293, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_43_2"/></StgValue>
</operation>

<operation id="1111" st_id="50" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="470">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="401" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
rewind_init:374  %INPUT_BUNDLE_load_44_1 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_294, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_44_1"/></StgValue>
</operation>

<operation id="1112" st_id="50" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="470">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="407" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
rewind_init:380  %INPUT_BUNDLE_load_45_1 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_295, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_45_1"/></StgValue>
</operation>

<operation id="1113" st_id="50" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="470">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="418" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
rewind_init:391  %INPUT_BUNDLE_load_46_1 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_292, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_46_1"/></StgValue>
</operation>

<operation id="1114" st_id="50" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="470">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="422" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
rewind_init:395  %INPUT_BUNDLE_load_47_1 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_290, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_47_1"/></StgValue>
</operation>
</state>

<state id="51" st_id="51">

<operation id="1115" st_id="51" stage="6" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="471">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
rewind_init:71  %tmp_126 = call double @llvm.sqrt.f64(double %tmp_125)

]]></Node>
<StgValue><ssdm name="tmp_126"/></StgValue>
</operation>

<operation id="1116" st_id="51" stage="15" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="471">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
rewind_init:141  %tmp_38_25 = call double @llvm.sqrt.f64(double %tmp_37_26)

]]></Node>
<StgValue><ssdm name="tmp_38_25"/></StgValue>
</operation>

<operation id="1117" st_id="51" stage="22" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="471">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="236" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
rewind_init:209  %tmp_38_26 = call double @llvm.sqrt.f64(double %tmp_37_28)

]]></Node>
<StgValue><ssdm name="tmp_38_26"/></StgValue>
</operation>

<operation id="1118" st_id="51" stage="30" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="471">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="304" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
rewind_init:277  %tmp_38_27 = call double @llvm.sqrt.f64(double %tmp_37_30)

]]></Node>
<StgValue><ssdm name="tmp_38_27"/></StgValue>
</operation>

<operation id="1119" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="471">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="367" bw="20" op_0_bw="11">
<![CDATA[
rewind_init:340  %tmp_35_28 = sext i11 %convulution_vertical_36 to i20

]]></Node>
<StgValue><ssdm name="tmp_35_28"/></StgValue>
</operation>

<operation id="1120" st_id="51" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="471">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="368" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
rewind_init:341  %tmp_36_28 = mul i20 %tmp_35_28, %tmp_35_28

]]></Node>
<StgValue><ssdm name="tmp_36_28"/></StgValue>
</operation>

<operation id="1121" st_id="51" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="471">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="369" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
rewind_init:342  %p_28 = add i20 %tmp_34_28, %tmp_36_28

]]></Node>
<StgValue><ssdm name="p_28"/></StgValue>
</operation>

<operation id="1122" st_id="51" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="471">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="387" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
rewind_init:360  %INPUT_BUNDLE_addr_28_25 = call i8 @_ssdm_op_Read.m_axi.i8P(i8* %INPUT_BUNDLE_addr_288)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_addr_28_25"/></StgValue>
</operation>

<operation id="1123" st_id="51" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="471">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="390" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
rewind_init:363  %INPUT_BUNDLE_load_42_1 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_289, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_42_1"/></StgValue>
</operation>

<operation id="1124" st_id="51" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="471">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="395" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
rewind_init:368  %INPUT_BUNDLE_load_43_2 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_293, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_43_2"/></StgValue>
</operation>

<operation id="1125" st_id="51" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="471">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="401" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
rewind_init:374  %INPUT_BUNDLE_load_44_1 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_294, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_44_1"/></StgValue>
</operation>

<operation id="1126" st_id="51" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="471">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="407" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
rewind_init:380  %INPUT_BUNDLE_load_45_1 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_295, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_45_1"/></StgValue>
</operation>

<operation id="1127" st_id="51" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="471">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="418" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
rewind_init:391  %INPUT_BUNDLE_load_46_1 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_292, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_46_1"/></StgValue>
</operation>

<operation id="1128" st_id="51" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="471">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="422" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
rewind_init:395  %INPUT_BUNDLE_load_47_1 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_290, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_47_1"/></StgValue>
</operation>

<operation id="1129" st_id="51" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="471">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="451" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
rewind_init:424  %INPUT_BUNDLE_load_48_1 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_290, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_48_1"/></StgValue>
</operation>
</state>

<state id="52" st_id="52">

<operation id="1130" st_id="52" stage="5" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="472">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
rewind_init:71  %tmp_126 = call double @llvm.sqrt.f64(double %tmp_125)

]]></Node>
<StgValue><ssdm name="tmp_126"/></StgValue>
</operation>

<operation id="1131" st_id="52" stage="14" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="472">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
rewind_init:141  %tmp_38_25 = call double @llvm.sqrt.f64(double %tmp_37_26)

]]></Node>
<StgValue><ssdm name="tmp_38_25"/></StgValue>
</operation>

<operation id="1132" st_id="52" stage="21" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="472">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="236" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
rewind_init:209  %tmp_38_26 = call double @llvm.sqrt.f64(double %tmp_37_28)

]]></Node>
<StgValue><ssdm name="tmp_38_26"/></StgValue>
</operation>

<operation id="1133" st_id="52" stage="29" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="472">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="304" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
rewind_init:277  %tmp_38_27 = call double @llvm.sqrt.f64(double %tmp_37_30)

]]></Node>
<StgValue><ssdm name="tmp_38_27"/></StgValue>
</operation>

<operation id="1134" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="472">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="370" bw="32" op_0_bw="20">
<![CDATA[
rewind_init:343  %tmp_37_31 = zext i20 %p_28 to i32

]]></Node>
<StgValue><ssdm name="tmp_37_31"/></StgValue>
</operation>

<operation id="1135" st_id="52" stage="6" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="472">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="371" bw="64" op_0_bw="32">
<![CDATA[
rewind_init:344  %tmp_37_32 = uitofp i32 %tmp_37_31 to double

]]></Node>
<StgValue><ssdm name="tmp_37_32"/></StgValue>
</operation>

<operation id="1136" st_id="52" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="472">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="391" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
rewind_init:364  %INPUT_BUNDLE_addr_28_26 = call i8 @_ssdm_op_Read.m_axi.i8P(i8* %INPUT_BUNDLE_addr_289)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_addr_28_26"/></StgValue>
</operation>

<operation id="1137" st_id="52" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="472">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="395" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
rewind_init:368  %INPUT_BUNDLE_load_43_2 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_293, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_43_2"/></StgValue>
</operation>

<operation id="1138" st_id="52" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="472">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="401" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
rewind_init:374  %INPUT_BUNDLE_load_44_1 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_294, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_44_1"/></StgValue>
</operation>

<operation id="1139" st_id="52" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="472">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="407" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
rewind_init:380  %INPUT_BUNDLE_load_45_1 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_295, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_45_1"/></StgValue>
</operation>

<operation id="1140" st_id="52" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="472">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="418" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
rewind_init:391  %INPUT_BUNDLE_load_46_1 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_292, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_46_1"/></StgValue>
</operation>

<operation id="1141" st_id="52" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="472">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="422" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
rewind_init:395  %INPUT_BUNDLE_load_47_1 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_290, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_47_1"/></StgValue>
</operation>

<operation id="1142" st_id="52" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="472">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="451" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
rewind_init:424  %INPUT_BUNDLE_load_48_1 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_290, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_48_1"/></StgValue>
</operation>

<operation id="1143" st_id="52" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="472">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="454" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
rewind_init:427  %INPUT_BUNDLE_load_49_1 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_291, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_49_1"/></StgValue>
</operation>
</state>

<state id="53" st_id="53">

<operation id="1144" st_id="53" stage="4" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="473">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
rewind_init:71  %tmp_126 = call double @llvm.sqrt.f64(double %tmp_125)

]]></Node>
<StgValue><ssdm name="tmp_126"/></StgValue>
</operation>

<operation id="1145" st_id="53" stage="13" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="473">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
rewind_init:141  %tmp_38_25 = call double @llvm.sqrt.f64(double %tmp_37_26)

]]></Node>
<StgValue><ssdm name="tmp_38_25"/></StgValue>
</operation>

<operation id="1146" st_id="53" stage="20" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="473">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="236" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
rewind_init:209  %tmp_38_26 = call double @llvm.sqrt.f64(double %tmp_37_28)

]]></Node>
<StgValue><ssdm name="tmp_38_26"/></StgValue>
</operation>

<operation id="1147" st_id="53" stage="28" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="473">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="304" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
rewind_init:277  %tmp_38_27 = call double @llvm.sqrt.f64(double %tmp_37_30)

]]></Node>
<StgValue><ssdm name="tmp_38_27"/></StgValue>
</operation>

<operation id="1148" st_id="53" stage="5" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="473">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="371" bw="64" op_0_bw="32">
<![CDATA[
rewind_init:344  %tmp_37_32 = uitofp i32 %tmp_37_31 to double

]]></Node>
<StgValue><ssdm name="tmp_37_32"/></StgValue>
</operation>

<operation id="1149" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="473">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="385" bw="9" op_0_bw="8">
<![CDATA[
rewind_init:358  %tmp_8_5_cast1 = zext i8 %INPUT_BUNDLE_addr_28_24 to i9

]]></Node>
<StgValue><ssdm name="tmp_8_5_cast1"/></StgValue>
</operation>

<operation id="1150" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="473">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="388" bw="9" op_0_bw="9" op_1_bw="8" op_2_bw="1">
<![CDATA[
rewind_init:361  %tmp_10_29 = call i9 @_ssdm_op_BitConcatenate.i9.i8.i1(i8 %INPUT_BUNDLE_addr_28_25, i1 false)

]]></Node>
<StgValue><ssdm name="tmp_10_29"/></StgValue>
</operation>

<operation id="1151" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="473">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="389" bw="10" op_0_bw="9">
<![CDATA[
rewind_init:362  %tmp_10_5_cast1 = zext i9 %tmp_10_29 to i10

]]></Node>
<StgValue><ssdm name="tmp_10_5_cast1"/></StgValue>
</operation>

<operation id="1152" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="473">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="392" bw="9" op_0_bw="8">
<![CDATA[
rewind_init:365  %tmp_12_5_cast1 = zext i8 %INPUT_BUNDLE_addr_28_26 to i9

]]></Node>
<StgValue><ssdm name="tmp_12_5_cast1"/></StgValue>
</operation>

<operation id="1153" st_id="53" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="473">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="396" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
rewind_init:369  %INPUT_BUNDLE_addr_29_5 = call i8 @_ssdm_op_Read.m_axi.i8P(i8* %INPUT_BUNDLE_addr_293)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_addr_29_5"/></StgValue>
</operation>

<operation id="1154" st_id="53" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="473">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="401" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
rewind_init:374  %INPUT_BUNDLE_load_44_1 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_294, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_44_1"/></StgValue>
</operation>

<operation id="1155" st_id="53" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="473">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="407" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
rewind_init:380  %INPUT_BUNDLE_load_45_1 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_295, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_45_1"/></StgValue>
</operation>

<operation id="1156" st_id="53" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="473">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="411" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
rewind_init:384  %tmp146 = add i9 %tmp_12_5_cast1, %tmp_8_5_cast1

]]></Node>
<StgValue><ssdm name="tmp146"/></StgValue>
</operation>

<operation id="1157" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="473">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="412" bw="10" op_0_bw="9">
<![CDATA[
rewind_init:385  %tmp11_cast1 = zext i9 %tmp146 to i10

]]></Node>
<StgValue><ssdm name="tmp11_cast1"/></StgValue>
</operation>

<operation id="1158" st_id="53" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="473">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="413" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
rewind_init:386  %sum1_29 = add i10 %tmp_10_5_cast1, %tmp11_cast1

]]></Node>
<StgValue><ssdm name="sum1_29"/></StgValue>
</operation>

<operation id="1159" st_id="53" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="473">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="418" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
rewind_init:391  %INPUT_BUNDLE_load_46_1 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_292, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_46_1"/></StgValue>
</operation>

<operation id="1160" st_id="53" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="473">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="422" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
rewind_init:395  %INPUT_BUNDLE_load_47_1 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_290, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_47_1"/></StgValue>
</operation>

<operation id="1161" st_id="53" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="473">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="426" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
rewind_init:399  %sum5_neg_29 = sub i9 %tmp_8_5_cast1, %tmp_12_5_cast1

]]></Node>
<StgValue><ssdm name="sum5_neg_29"/></StgValue>
</operation>

<operation id="1162" st_id="53" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="473">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="451" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
rewind_init:424  %INPUT_BUNDLE_load_48_1 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_290, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_48_1"/></StgValue>
</operation>

<operation id="1163" st_id="53" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="473">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="454" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
rewind_init:427  %INPUT_BUNDLE_load_49_1 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_291, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_49_1"/></StgValue>
</operation>

<operation id="1164" st_id="53" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="473">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="458" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
rewind_init:431  %INPUT_BUNDLE_load_50_1 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_292, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_50_1"/></StgValue>
</operation>

<operation id="1165" st_id="53" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="473">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="461" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
rewind_init:434  %input2_sum295 = add i32 8, %input_read

]]></Node>
<StgValue><ssdm name="input2_sum295"/></StgValue>
</operation>

<operation id="1166" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="473">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="462" bw="8" op_0_bw="8" op_1_bw="32">
<![CDATA[
rewind_init:435  %INPUT_BUNDLE_addr_296 = getelementptr i8* %INPUT_BUNDLE, i32 %input2_sum295

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_addr_296"/></StgValue>
</operation>
</state>

<state id="54" st_id="54">

<operation id="1167" st_id="54" stage="3" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="474">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
rewind_init:71  %tmp_126 = call double @llvm.sqrt.f64(double %tmp_125)

]]></Node>
<StgValue><ssdm name="tmp_126"/></StgValue>
</operation>

<operation id="1168" st_id="54" stage="12" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="474">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
rewind_init:141  %tmp_38_25 = call double @llvm.sqrt.f64(double %tmp_37_26)

]]></Node>
<StgValue><ssdm name="tmp_38_25"/></StgValue>
</operation>

<operation id="1169" st_id="54" stage="19" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="474">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="236" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
rewind_init:209  %tmp_38_26 = call double @llvm.sqrt.f64(double %tmp_37_28)

]]></Node>
<StgValue><ssdm name="tmp_38_26"/></StgValue>
</operation>

<operation id="1170" st_id="54" stage="27" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="474">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="304" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
rewind_init:277  %tmp_38_27 = call double @llvm.sqrt.f64(double %tmp_37_30)

]]></Node>
<StgValue><ssdm name="tmp_38_27"/></StgValue>
</operation>

<operation id="1171" st_id="54" stage="4" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="474">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="371" bw="64" op_0_bw="32">
<![CDATA[
rewind_init:344  %tmp_37_32 = uitofp i32 %tmp_37_31 to double

]]></Node>
<StgValue><ssdm name="tmp_37_32"/></StgValue>
</operation>

<operation id="1172" st_id="54" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="474">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="402" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
rewind_init:375  %INPUT_BUNDLE_addr_29_6 = call i8 @_ssdm_op_Read.m_axi.i8P(i8* %INPUT_BUNDLE_addr_294)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_addr_29_6"/></StgValue>
</operation>

<operation id="1173" st_id="54" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="474">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="407" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
rewind_init:380  %INPUT_BUNDLE_load_45_1 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_295, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_45_1"/></StgValue>
</operation>

<operation id="1174" st_id="54" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="474">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="418" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
rewind_init:391  %INPUT_BUNDLE_load_46_1 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_292, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_46_1"/></StgValue>
</operation>

<operation id="1175" st_id="54" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="474">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="422" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
rewind_init:395  %INPUT_BUNDLE_load_47_1 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_290, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_47_1"/></StgValue>
</operation>

<operation id="1176" st_id="54" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="474">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="451" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
rewind_init:424  %INPUT_BUNDLE_load_48_1 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_290, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_48_1"/></StgValue>
</operation>

<operation id="1177" st_id="54" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="474">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="454" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
rewind_init:427  %INPUT_BUNDLE_load_49_1 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_291, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_49_1"/></StgValue>
</operation>

<operation id="1178" st_id="54" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="474">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="458" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
rewind_init:431  %INPUT_BUNDLE_load_50_1 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_292, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_50_1"/></StgValue>
</operation>

<operation id="1179" st_id="54" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="474">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="463" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
rewind_init:436  %INPUT_BUNDLE_load_51_1 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_296, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_51_1"/></StgValue>
</operation>

<operation id="1180" st_id="54" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="474">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="467" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
rewind_init:440  %input2_sum296 = add i32 1032, %input_read

]]></Node>
<StgValue><ssdm name="input2_sum296"/></StgValue>
</operation>

<operation id="1181" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="474">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="468" bw="8" op_0_bw="8" op_1_bw="32">
<![CDATA[
rewind_init:441  %INPUT_BUNDLE_addr_297 = getelementptr i8* %INPUT_BUNDLE, i32 %input2_sum296

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_addr_297"/></StgValue>
</operation>
</state>

<state id="55" st_id="55">

<operation id="1182" st_id="55" stage="2" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="475">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
rewind_init:71  %tmp_126 = call double @llvm.sqrt.f64(double %tmp_125)

]]></Node>
<StgValue><ssdm name="tmp_126"/></StgValue>
</operation>

<operation id="1183" st_id="55" stage="11" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="475">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
rewind_init:141  %tmp_38_25 = call double @llvm.sqrt.f64(double %tmp_37_26)

]]></Node>
<StgValue><ssdm name="tmp_38_25"/></StgValue>
</operation>

<operation id="1184" st_id="55" stage="18" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="475">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="236" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
rewind_init:209  %tmp_38_26 = call double @llvm.sqrt.f64(double %tmp_37_28)

]]></Node>
<StgValue><ssdm name="tmp_38_26"/></StgValue>
</operation>

<operation id="1185" st_id="55" stage="26" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="475">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="304" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
rewind_init:277  %tmp_38_27 = call double @llvm.sqrt.f64(double %tmp_37_30)

]]></Node>
<StgValue><ssdm name="tmp_38_27"/></StgValue>
</operation>

<operation id="1186" st_id="55" stage="3" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="475">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="371" bw="64" op_0_bw="32">
<![CDATA[
rewind_init:344  %tmp_37_32 = uitofp i32 %tmp_37_31 to double

]]></Node>
<StgValue><ssdm name="tmp_37_32"/></StgValue>
</operation>

<operation id="1187" st_id="55" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="475">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="408" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
rewind_init:381  %INPUT_BUNDLE_addr_29_7 = call i8 @_ssdm_op_Read.m_axi.i8P(i8* %INPUT_BUNDLE_addr_295)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_addr_29_7"/></StgValue>
</operation>

<operation id="1188" st_id="55" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="475">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="418" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
rewind_init:391  %INPUT_BUNDLE_load_46_1 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_292, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_46_1"/></StgValue>
</operation>

<operation id="1189" st_id="55" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="475">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="422" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
rewind_init:395  %INPUT_BUNDLE_load_47_1 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_290, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_47_1"/></StgValue>
</operation>

<operation id="1190" st_id="55" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="475">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="451" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
rewind_init:424  %INPUT_BUNDLE_load_48_1 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_290, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_48_1"/></StgValue>
</operation>

<operation id="1191" st_id="55" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="475">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="454" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
rewind_init:427  %INPUT_BUNDLE_load_49_1 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_291, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_49_1"/></StgValue>
</operation>

<operation id="1192" st_id="55" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="475">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="458" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
rewind_init:431  %INPUT_BUNDLE_load_50_1 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_292, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_50_1"/></StgValue>
</operation>

<operation id="1193" st_id="55" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="475">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="463" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
rewind_init:436  %INPUT_BUNDLE_load_51_1 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_296, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_51_1"/></StgValue>
</operation>

<operation id="1194" st_id="55" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="475">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="469" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
rewind_init:442  %INPUT_BUNDLE_load_52_1 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_297, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_52_1"/></StgValue>
</operation>

<operation id="1195" st_id="55" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="475">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="473" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
rewind_init:446  %input2_sum297 = add i32 2056, %input_read

]]></Node>
<StgValue><ssdm name="input2_sum297"/></StgValue>
</operation>

<operation id="1196" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="475">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="474" bw="8" op_0_bw="8" op_1_bw="32">
<![CDATA[
rewind_init:447  %INPUT_BUNDLE_addr_298 = getelementptr i8* %INPUT_BUNDLE, i32 %input2_sum297

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_addr_298"/></StgValue>
</operation>
</state>

<state id="56" st_id="56">

<operation id="1197" st_id="56" stage="1" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="476">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
rewind_init:71  %tmp_126 = call double @llvm.sqrt.f64(double %tmp_125)

]]></Node>
<StgValue><ssdm name="tmp_126"/></StgValue>
</operation>

<operation id="1198" st_id="56" stage="10" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="476">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
rewind_init:141  %tmp_38_25 = call double @llvm.sqrt.f64(double %tmp_37_26)

]]></Node>
<StgValue><ssdm name="tmp_38_25"/></StgValue>
</operation>

<operation id="1199" st_id="56" stage="17" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="476">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="236" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
rewind_init:209  %tmp_38_26 = call double @llvm.sqrt.f64(double %tmp_37_28)

]]></Node>
<StgValue><ssdm name="tmp_38_26"/></StgValue>
</operation>

<operation id="1200" st_id="56" stage="25" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="476">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="304" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
rewind_init:277  %tmp_38_27 = call double @llvm.sqrt.f64(double %tmp_37_30)

]]></Node>
<StgValue><ssdm name="tmp_38_27"/></StgValue>
</operation>

<operation id="1201" st_id="56" stage="2" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="476">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="371" bw="64" op_0_bw="32">
<![CDATA[
rewind_init:344  %tmp_37_32 = uitofp i32 %tmp_37_31 to double

]]></Node>
<StgValue><ssdm name="tmp_37_32"/></StgValue>
</operation>

<operation id="1202" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="476">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="397" bw="11" op_0_bw="8">
<![CDATA[
rewind_init:370  %tmp_14_29 = zext i8 %INPUT_BUNDLE_addr_29_5 to i11

]]></Node>
<StgValue><ssdm name="tmp_14_29"/></StgValue>
</operation>

<operation id="1203" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="476">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="398" bw="10" op_0_bw="8">
<![CDATA[
rewind_init:371  %tmp_14_5_cast1 = zext i8 %INPUT_BUNDLE_addr_29_5 to i10

]]></Node>
<StgValue><ssdm name="tmp_14_5_cast1"/></StgValue>
</operation>

<operation id="1204" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="476">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="403" bw="9" op_0_bw="9" op_1_bw="8" op_2_bw="1">
<![CDATA[
rewind_init:376  %tmp_18_29 = call i9 @_ssdm_op_BitConcatenate.i9.i8.i1(i8 %INPUT_BUNDLE_addr_29_6, i1 false)

]]></Node>
<StgValue><ssdm name="tmp_18_29"/></StgValue>
</operation>

<operation id="1205" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="476">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="404" bw="11" op_0_bw="9">
<![CDATA[
rewind_init:377  %tmp_18_5_cast1 = zext i9 %tmp_18_29 to i11

]]></Node>
<StgValue><ssdm name="tmp_18_5_cast1"/></StgValue>
</operation>

<operation id="1206" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="476">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="409" bw="11" op_0_bw="8">
<![CDATA[
rewind_init:382  %tmp_20_15 = zext i8 %INPUT_BUNDLE_addr_29_7 to i11

]]></Node>
<StgValue><ssdm name="tmp_20_15"/></StgValue>
</operation>

<operation id="1207" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="476">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="410" bw="10" op_0_bw="8">
<![CDATA[
rewind_init:383  %tmp_20_5_cast1 = zext i8 %INPUT_BUNDLE_addr_29_7 to i10

]]></Node>
<StgValue><ssdm name="tmp_20_5_cast1"/></StgValue>
</operation>

<operation id="1208" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="476">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="414" bw="11" op_0_bw="10">
<![CDATA[
rewind_init:387  %sum1_5_cast1 = zext i10 %sum1_29 to i11

]]></Node>
<StgValue><ssdm name="sum1_5_cast1"/></StgValue>
</operation>

<operation id="1209" st_id="56" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="476">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="415" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
rewind_init:388  %tmp_21_29 = sub i11 %tmp_14_29, %sum1_5_cast1

]]></Node>
<StgValue><ssdm name="tmp_21_29"/></StgValue>
</operation>

<operation id="1210" st_id="56" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="476">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="416" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
rewind_init:389  %tmp147 = add i11 %tmp_20_15, %tmp_21_29

]]></Node>
<StgValue><ssdm name="tmp147"/></StgValue>
</operation>

<operation id="1211" st_id="56" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="476">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="417" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
rewind_init:390  %convulution_horizont_37 = add i11 %tmp_18_5_cast1, %tmp147

]]></Node>
<StgValue><ssdm name="convulution_horizont_37"/></StgValue>
</operation>

<operation id="1212" st_id="56" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="476">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="419" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
rewind_init:392  %INPUT_BUNDLE_addr_29_8 = call i8 @_ssdm_op_Read.m_axi.i8P(i8* %INPUT_BUNDLE_addr_292)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_addr_29_8"/></StgValue>
</operation>

<operation id="1213" st_id="56" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="476">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="422" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
rewind_init:395  %INPUT_BUNDLE_load_47_1 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_290, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_47_1"/></StgValue>
</operation>

<operation id="1214" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="476">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="427" bw="10" op_0_bw="9">
<![CDATA[
rewind_init:400  %sum5_neg_5_cast1 = sext i9 %sum5_neg_29 to i10

]]></Node>
<StgValue><ssdm name="sum5_neg_5_cast1"/></StgValue>
</operation>

<operation id="1215" st_id="56" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="476">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="428" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
rewind_init:401  %sum6_neg_29 = add i10 %tmp_14_5_cast1, %sum5_neg_5_cast1

]]></Node>
<StgValue><ssdm name="sum6_neg_29"/></StgValue>
</operation>

<operation id="1216" st_id="56" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="476">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="429" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
rewind_init:402  %tmp_31_29 = sub i10 %sum6_neg_29, %tmp_20_5_cast1

]]></Node>
<StgValue><ssdm name="tmp_31_29"/></StgValue>
</operation>

<operation id="1217" st_id="56" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="476">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="451" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
rewind_init:424  %INPUT_BUNDLE_load_48_1 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_290, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_48_1"/></StgValue>
</operation>

<operation id="1218" st_id="56" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="476">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="454" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
rewind_init:427  %INPUT_BUNDLE_load_49_1 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_291, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_49_1"/></StgValue>
</operation>

<operation id="1219" st_id="56" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="476">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="458" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
rewind_init:431  %INPUT_BUNDLE_load_50_1 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_292, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_50_1"/></StgValue>
</operation>

<operation id="1220" st_id="56" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="476">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="463" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
rewind_init:436  %INPUT_BUNDLE_load_51_1 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_296, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_51_1"/></StgValue>
</operation>

<operation id="1221" st_id="56" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="476">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="469" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
rewind_init:442  %INPUT_BUNDLE_load_52_1 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_297, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_52_1"/></StgValue>
</operation>

<operation id="1222" st_id="56" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="476">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="475" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
rewind_init:448  %INPUT_BUNDLE_load_53_2 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_298, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_53_2"/></StgValue>
</operation>
</state>

<state id="57" st_id="57">

<operation id="1223" st_id="57" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="477">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="16" op_0_bw="16" op_1_bw="64">
<![CDATA[
rewind_init:72  %tmp_127 = call fastcc i16 @__hls_fptoui_double_(double %tmp_126)

]]></Node>
<StgValue><ssdm name="tmp_127"/></StgValue>
</operation>

<operation id="1224" st_id="57" stage="9" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="477">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
rewind_init:141  %tmp_38_25 = call double @llvm.sqrt.f64(double %tmp_37_26)

]]></Node>
<StgValue><ssdm name="tmp_38_25"/></StgValue>
</operation>

<operation id="1225" st_id="57" stage="16" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="477">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="236" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
rewind_init:209  %tmp_38_26 = call double @llvm.sqrt.f64(double %tmp_37_28)

]]></Node>
<StgValue><ssdm name="tmp_38_26"/></StgValue>
</operation>

<operation id="1226" st_id="57" stage="24" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="477">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="304" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
rewind_init:277  %tmp_38_27 = call double @llvm.sqrt.f64(double %tmp_37_30)

]]></Node>
<StgValue><ssdm name="tmp_38_27"/></StgValue>
</operation>

<operation id="1227" st_id="57" stage="1" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="477">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="371" bw="64" op_0_bw="32">
<![CDATA[
rewind_init:344  %tmp_37_32 = uitofp i32 %tmp_37_31 to double

]]></Node>
<StgValue><ssdm name="tmp_37_32"/></StgValue>
</operation>

<operation id="1228" st_id="57" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="477">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="423" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
rewind_init:396  %INPUT_BUNDLE_addr_29_9 = call i8 @_ssdm_op_Read.m_axi.i8P(i8* %INPUT_BUNDLE_addr_290)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_addr_29_9"/></StgValue>
</operation>

<operation id="1229" st_id="57" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="477">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="451" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
rewind_init:424  %INPUT_BUNDLE_load_48_1 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_290, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_48_1"/></StgValue>
</operation>

<operation id="1230" st_id="57" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="477">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="454" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
rewind_init:427  %INPUT_BUNDLE_load_49_1 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_291, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_49_1"/></StgValue>
</operation>

<operation id="1231" st_id="57" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="477">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="458" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
rewind_init:431  %INPUT_BUNDLE_load_50_1 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_292, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_50_1"/></StgValue>
</operation>

<operation id="1232" st_id="57" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="477">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="463" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
rewind_init:436  %INPUT_BUNDLE_load_51_1 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_296, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_51_1"/></StgValue>
</operation>

<operation id="1233" st_id="57" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="477">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="469" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
rewind_init:442  %INPUT_BUNDLE_load_52_1 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_297, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_52_1"/></StgValue>
</operation>

<operation id="1234" st_id="57" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="477">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="475" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
rewind_init:448  %INPUT_BUNDLE_load_53_2 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_298, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_53_2"/></StgValue>
</operation>

<operation id="1235" st_id="57" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="477">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="486" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
rewind_init:459  %INPUT_BUNDLE_load_54_1 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_295, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_54_1"/></StgValue>
</operation>
</state>

<state id="58" st_id="58">

<operation id="1236" st_id="58" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="478">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="16" op_0_bw="16" op_1_bw="64">
<![CDATA[
rewind_init:72  %tmp_127 = call fastcc i16 @__hls_fptoui_double_(double %tmp_126)

]]></Node>
<StgValue><ssdm name="tmp_127"/></StgValue>
</operation>

<operation id="1237" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="478">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="2" op_0_bw="2" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
rewind_init:73  %tmp_128 = call i2 @_ssdm_op_PartSelect.i2.i16.i32.i32(i16 %tmp_127, i32 8, i32 9)

]]></Node>
<StgValue><ssdm name="tmp_128"/></StgValue>
</operation>

<operation id="1238" st_id="58" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="478">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
rewind_init:74  %icmp = icmp ne i2 %tmp_128, 0

]]></Node>
<StgValue><ssdm name="icmp"/></StgValue>
</operation>

<operation id="1239" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="478">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="8" op_0_bw="16">
<![CDATA[
rewind_init:75  %tmp_129 = trunc i16 %tmp_127 to i8

]]></Node>
<StgValue><ssdm name="tmp_129"/></StgValue>
</operation>

<operation id="1240" st_id="58" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="478">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
rewind_init:77  %output4_sum34 = add i32 1025, %output_read

]]></Node>
<StgValue><ssdm name="output4_sum34"/></StgValue>
</operation>

<operation id="1241" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="478">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="8" op_0_bw="8" op_1_bw="32">
<![CDATA[
rewind_init:78  %OUTPUT_BUNDLE_addr_34 = getelementptr i8* %OUTPUT_BUNDLE, i32 %output4_sum34

]]></Node>
<StgValue><ssdm name="OUTPUT_BUNDLE_addr_34"/></StgValue>
</operation>

<operation id="1242" st_id="58" stage="8" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="478">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
rewind_init:141  %tmp_38_25 = call double @llvm.sqrt.f64(double %tmp_37_26)

]]></Node>
<StgValue><ssdm name="tmp_38_25"/></StgValue>
</operation>

<operation id="1243" st_id="58" stage="15" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="478">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="236" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
rewind_init:209  %tmp_38_26 = call double @llvm.sqrt.f64(double %tmp_37_28)

]]></Node>
<StgValue><ssdm name="tmp_38_26"/></StgValue>
</operation>

<operation id="1244" st_id="58" stage="23" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="478">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="304" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
rewind_init:277  %tmp_38_27 = call double @llvm.sqrt.f64(double %tmp_37_30)

]]></Node>
<StgValue><ssdm name="tmp_38_27"/></StgValue>
</operation>

<operation id="1245" st_id="58" stage="31" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="478">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="372" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
rewind_init:345  %tmp_38_28 = call double @llvm.sqrt.f64(double %tmp_37_32)

]]></Node>
<StgValue><ssdm name="tmp_38_28"/></StgValue>
</operation>

<operation id="1246" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="478">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="420" bw="9" op_0_bw="9" op_1_bw="8" op_2_bw="1">
<![CDATA[
rewind_init:393  %tmp_26_29 = call i9 @_ssdm_op_BitConcatenate.i9.i8.i1(i8 %INPUT_BUNDLE_addr_29_8, i1 false)

]]></Node>
<StgValue><ssdm name="tmp_26_29"/></StgValue>
</operation>

<operation id="1247" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="478">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="421" bw="11" op_0_bw="9">
<![CDATA[
rewind_init:394  %tmp_26_5_cast1 = zext i9 %tmp_26_29 to i11

]]></Node>
<StgValue><ssdm name="tmp_26_5_cast1"/></StgValue>
</operation>

<operation id="1248" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="478">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="424" bw="9" op_0_bw="9" op_1_bw="8" op_2_bw="1">
<![CDATA[
rewind_init:397  %tmp_30_29 = call i9 @_ssdm_op_BitConcatenate.i9.i8.i1(i8 %INPUT_BUNDLE_addr_29_9, i1 false)

]]></Node>
<StgValue><ssdm name="tmp_30_29"/></StgValue>
</operation>

<operation id="1249" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="478">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="425" bw="11" op_0_bw="9">
<![CDATA[
rewind_init:398  %tmp_30_5_cast1 = zext i9 %tmp_30_29 to i11

]]></Node>
<StgValue><ssdm name="tmp_30_5_cast1"/></StgValue>
</operation>

<operation id="1250" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="478">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="430" bw="11" op_0_bw="10">
<![CDATA[
rewind_init:403  %tmp_31_5_cast1 = sext i10 %tmp_31_29 to i11

]]></Node>
<StgValue><ssdm name="tmp_31_5_cast1"/></StgValue>
</operation>

<operation id="1251" st_id="58" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="478">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="431" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
rewind_init:404  %tmp_32_29 = sub i11 %tmp_31_5_cast1, %tmp_26_5_cast1

]]></Node>
<StgValue><ssdm name="tmp_32_29"/></StgValue>
</operation>

<operation id="1252" st_id="58" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="478">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="432" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
rewind_init:405  %convulution_vertical_37 = add i11 %tmp_32_29, %tmp_30_5_cast1

]]></Node>
<StgValue><ssdm name="convulution_vertical_37"/></StgValue>
</operation>

<operation id="1253" st_id="58" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="478">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="452" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
rewind_init:425  %INPUT_BUNDLE_addr_29_10 = call i8 @_ssdm_op_Read.m_axi.i8P(i8* %INPUT_BUNDLE_addr_290)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_addr_29_10"/></StgValue>
</operation>

<operation id="1254" st_id="58" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="478">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="454" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
rewind_init:427  %INPUT_BUNDLE_load_49_1 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_291, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_49_1"/></StgValue>
</operation>

<operation id="1255" st_id="58" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="478">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="458" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
rewind_init:431  %INPUT_BUNDLE_load_50_1 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_292, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_50_1"/></StgValue>
</operation>

<operation id="1256" st_id="58" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="478">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="463" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
rewind_init:436  %INPUT_BUNDLE_load_51_1 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_296, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_51_1"/></StgValue>
</operation>

<operation id="1257" st_id="58" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="478">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="469" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
rewind_init:442  %INPUT_BUNDLE_load_52_1 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_297, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_52_1"/></StgValue>
</operation>

<operation id="1258" st_id="58" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="478">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="475" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
rewind_init:448  %INPUT_BUNDLE_load_53_2 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_298, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_53_2"/></StgValue>
</operation>

<operation id="1259" st_id="58" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="478">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="486" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
rewind_init:459  %INPUT_BUNDLE_load_54_1 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_295, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_54_1"/></StgValue>
</operation>

<operation id="1260" st_id="58" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="478">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="490" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
rewind_init:463  %INPUT_BUNDLE_load_55_1 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_293, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_55_1"/></StgValue>
</operation>
</state>

<state id="59" st_id="59">

<operation id="1261" st_id="59" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="479">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
rewind_init:76  %tmp_130 = select i1 %icmp, i8 -1, i8 %tmp_129

]]></Node>
<StgValue><ssdm name="tmp_130"/></StgValue>
</operation>

<operation id="1262" st_id="59" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="479">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
rewind_init:79  %OUTPUT_BUNDLE_addr40 = call i1 @_ssdm_op_WriteReq.m_axi.i8P(i8* %OUTPUT_BUNDLE_addr_34, i32 1)

]]></Node>
<StgValue><ssdm name="OUTPUT_BUNDLE_addr40"/></StgValue>
</operation>

<operation id="1263" st_id="59" stage="7" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="479">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
rewind_init:141  %tmp_38_25 = call double @llvm.sqrt.f64(double %tmp_37_26)

]]></Node>
<StgValue><ssdm name="tmp_38_25"/></StgValue>
</operation>

<operation id="1264" st_id="59" stage="14" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="479">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="236" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
rewind_init:209  %tmp_38_26 = call double @llvm.sqrt.f64(double %tmp_37_28)

]]></Node>
<StgValue><ssdm name="tmp_38_26"/></StgValue>
</operation>

<operation id="1265" st_id="59" stage="22" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="479">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="304" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
rewind_init:277  %tmp_38_27 = call double @llvm.sqrt.f64(double %tmp_37_30)

]]></Node>
<StgValue><ssdm name="tmp_38_27"/></StgValue>
</operation>

<operation id="1266" st_id="59" stage="30" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="479">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="372" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
rewind_init:345  %tmp_38_28 = call double @llvm.sqrt.f64(double %tmp_37_32)

]]></Node>
<StgValue><ssdm name="tmp_38_28"/></StgValue>
</operation>

<operation id="1267" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="479">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="435" bw="20" op_0_bw="11">
<![CDATA[
rewind_init:408  %tmp_35_29 = sext i11 %convulution_vertical_37 to i20

]]></Node>
<StgValue><ssdm name="tmp_35_29"/></StgValue>
</operation>

<operation id="1268" st_id="59" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="479">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="436" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
rewind_init:409  %tmp_36_29 = mul i20 %tmp_35_29, %tmp_35_29

]]></Node>
<StgValue><ssdm name="tmp_36_29"/></StgValue>
</operation>

<operation id="1269" st_id="59" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="479">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="455" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
rewind_init:428  %INPUT_BUNDLE_addr_29_11 = call i8 @_ssdm_op_Read.m_axi.i8P(i8* %INPUT_BUNDLE_addr_291)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_addr_29_11"/></StgValue>
</operation>

<operation id="1270" st_id="59" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="479">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="458" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
rewind_init:431  %INPUT_BUNDLE_load_50_1 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_292, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_50_1"/></StgValue>
</operation>

<operation id="1271" st_id="59" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="479">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="463" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
rewind_init:436  %INPUT_BUNDLE_load_51_1 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_296, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_51_1"/></StgValue>
</operation>

<operation id="1272" st_id="59" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="479">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="469" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
rewind_init:442  %INPUT_BUNDLE_load_52_1 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_297, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_52_1"/></StgValue>
</operation>

<operation id="1273" st_id="59" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="479">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="475" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
rewind_init:448  %INPUT_BUNDLE_load_53_2 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_298, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_53_2"/></StgValue>
</operation>

<operation id="1274" st_id="59" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="479">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="486" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
rewind_init:459  %INPUT_BUNDLE_load_54_1 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_295, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_54_1"/></StgValue>
</operation>

<operation id="1275" st_id="59" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="479">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="490" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
rewind_init:463  %INPUT_BUNDLE_load_55_1 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_293, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_55_1"/></StgValue>
</operation>

<operation id="1276" st_id="59" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="479">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="519" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
rewind_init:492  %INPUT_BUNDLE_load_56_1 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_293, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_56_1"/></StgValue>
</operation>
</state>

<state id="60" st_id="60">

<operation id="1277" st_id="60" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="480">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8" op_3_bw="1">
<![CDATA[
rewind_init:80  call void @_ssdm_op_Write.m_axi.i8P(i8* %OUTPUT_BUNDLE_addr_34, i8 %tmp_130, i1 true)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1278" st_id="60" stage="6" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="480">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
rewind_init:141  %tmp_38_25 = call double @llvm.sqrt.f64(double %tmp_37_26)

]]></Node>
<StgValue><ssdm name="tmp_38_25"/></StgValue>
</operation>

<operation id="1279" st_id="60" stage="13" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="480">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="236" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
rewind_init:209  %tmp_38_26 = call double @llvm.sqrt.f64(double %tmp_37_28)

]]></Node>
<StgValue><ssdm name="tmp_38_26"/></StgValue>
</operation>

<operation id="1280" st_id="60" stage="21" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="480">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="304" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
rewind_init:277  %tmp_38_27 = call double @llvm.sqrt.f64(double %tmp_37_30)

]]></Node>
<StgValue><ssdm name="tmp_38_27"/></StgValue>
</operation>

<operation id="1281" st_id="60" stage="29" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="480">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="372" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
rewind_init:345  %tmp_38_28 = call double @llvm.sqrt.f64(double %tmp_37_32)

]]></Node>
<StgValue><ssdm name="tmp_38_28"/></StgValue>
</operation>

<operation id="1282" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="480">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="433" bw="20" op_0_bw="11">
<![CDATA[
rewind_init:406  %tmp_33_29 = sext i11 %convulution_horizont_37 to i20

]]></Node>
<StgValue><ssdm name="tmp_33_29"/></StgValue>
</operation>

<operation id="1283" st_id="60" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="480">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="434" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
rewind_init:407  %tmp_34_29 = mul i20 %tmp_33_29, %tmp_33_29

]]></Node>
<StgValue><ssdm name="tmp_34_29"/></StgValue>
</operation>

<operation id="1284" st_id="60" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="480">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="437" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
rewind_init:410  %p_29 = add i20 %tmp_36_29, %tmp_34_29

]]></Node>
<StgValue><ssdm name="p_29"/></StgValue>
</operation>

<operation id="1285" st_id="60" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="480">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="459" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
rewind_init:432  %INPUT_BUNDLE_addr_29_12 = call i8 @_ssdm_op_Read.m_axi.i8P(i8* %INPUT_BUNDLE_addr_292)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_addr_29_12"/></StgValue>
</operation>

<operation id="1286" st_id="60" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="480">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="463" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
rewind_init:436  %INPUT_BUNDLE_load_51_1 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_296, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_51_1"/></StgValue>
</operation>

<operation id="1287" st_id="60" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="480">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="469" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
rewind_init:442  %INPUT_BUNDLE_load_52_1 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_297, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_52_1"/></StgValue>
</operation>

<operation id="1288" st_id="60" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="480">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="475" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
rewind_init:448  %INPUT_BUNDLE_load_53_2 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_298, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_53_2"/></StgValue>
</operation>

<operation id="1289" st_id="60" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="480">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="486" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
rewind_init:459  %INPUT_BUNDLE_load_54_1 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_295, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_54_1"/></StgValue>
</operation>

<operation id="1290" st_id="60" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="480">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="490" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
rewind_init:463  %INPUT_BUNDLE_load_55_1 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_293, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_55_1"/></StgValue>
</operation>

<operation id="1291" st_id="60" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="480">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="519" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
rewind_init:492  %INPUT_BUNDLE_load_56_1 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_293, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_56_1"/></StgValue>
</operation>

<operation id="1292" st_id="60" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="480">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="522" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
rewind_init:495  %INPUT_BUNDLE_load_57_1 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_294, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_57_1"/></StgValue>
</operation>
</state>

<state id="61" st_id="61">

<operation id="1293" st_id="61" stage="5" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="481">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="1" op_0_bw="1" op_1_bw="8">
<![CDATA[
rewind_init:81  %OUTPUT_BUNDLE_addr40_1 = call i1 @_ssdm_op_WriteResp.m_axi.i8P(i8* %OUTPUT_BUNDLE_addr_34)

]]></Node>
<StgValue><ssdm name="OUTPUT_BUNDLE_addr40_1"/></StgValue>
</operation>

<operation id="1294" st_id="61" stage="5" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="481">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
rewind_init:141  %tmp_38_25 = call double @llvm.sqrt.f64(double %tmp_37_26)

]]></Node>
<StgValue><ssdm name="tmp_38_25"/></StgValue>
</operation>

<operation id="1295" st_id="61" stage="12" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="481">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="236" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
rewind_init:209  %tmp_38_26 = call double @llvm.sqrt.f64(double %tmp_37_28)

]]></Node>
<StgValue><ssdm name="tmp_38_26"/></StgValue>
</operation>

<operation id="1296" st_id="61" stage="20" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="481">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="304" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
rewind_init:277  %tmp_38_27 = call double @llvm.sqrt.f64(double %tmp_37_30)

]]></Node>
<StgValue><ssdm name="tmp_38_27"/></StgValue>
</operation>

<operation id="1297" st_id="61" stage="28" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="481">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="372" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
rewind_init:345  %tmp_38_28 = call double @llvm.sqrt.f64(double %tmp_37_32)

]]></Node>
<StgValue><ssdm name="tmp_38_28"/></StgValue>
</operation>

<operation id="1298" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="481">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="438" bw="32" op_0_bw="20">
<![CDATA[
rewind_init:411  %tmp_37_33 = zext i20 %p_29 to i32

]]></Node>
<StgValue><ssdm name="tmp_37_33"/></StgValue>
</operation>

<operation id="1299" st_id="61" stage="6" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="481">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="439" bw="64" op_0_bw="32">
<![CDATA[
rewind_init:412  %tmp_37_34 = uitofp i32 %tmp_37_33 to double

]]></Node>
<StgValue><ssdm name="tmp_37_34"/></StgValue>
</operation>

<operation id="1300" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="481">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="453" bw="9" op_0_bw="8">
<![CDATA[
rewind_init:426  %tmp_8_6_cast1 = zext i8 %INPUT_BUNDLE_addr_29_10 to i9

]]></Node>
<StgValue><ssdm name="tmp_8_6_cast1"/></StgValue>
</operation>

<operation id="1301" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="481">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="456" bw="9" op_0_bw="9" op_1_bw="8" op_2_bw="1">
<![CDATA[
rewind_init:429  %tmp_10_30 = call i9 @_ssdm_op_BitConcatenate.i9.i8.i1(i8 %INPUT_BUNDLE_addr_29_11, i1 false)

]]></Node>
<StgValue><ssdm name="tmp_10_30"/></StgValue>
</operation>

<operation id="1302" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="481">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="457" bw="10" op_0_bw="9">
<![CDATA[
rewind_init:430  %tmp_10_6_cast1 = zext i9 %tmp_10_30 to i10

]]></Node>
<StgValue><ssdm name="tmp_10_6_cast1"/></StgValue>
</operation>

<operation id="1303" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="481">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="460" bw="9" op_0_bw="8">
<![CDATA[
rewind_init:433  %tmp_12_6_cast1 = zext i8 %INPUT_BUNDLE_addr_29_12 to i9

]]></Node>
<StgValue><ssdm name="tmp_12_6_cast1"/></StgValue>
</operation>

<operation id="1304" st_id="61" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="481">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="464" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
rewind_init:437  %INPUT_BUNDLE_addr_29_13 = call i8 @_ssdm_op_Read.m_axi.i8P(i8* %INPUT_BUNDLE_addr_296)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_addr_29_13"/></StgValue>
</operation>

<operation id="1305" st_id="61" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="481">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="469" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
rewind_init:442  %INPUT_BUNDLE_load_52_1 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_297, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_52_1"/></StgValue>
</operation>

<operation id="1306" st_id="61" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="481">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="475" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
rewind_init:448  %INPUT_BUNDLE_load_53_2 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_298, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_53_2"/></StgValue>
</operation>

<operation id="1307" st_id="61" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="481">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="479" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
rewind_init:452  %tmp150 = add i9 %tmp_12_6_cast1, %tmp_8_6_cast1

]]></Node>
<StgValue><ssdm name="tmp150"/></StgValue>
</operation>

<operation id="1308" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="481">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="480" bw="10" op_0_bw="9">
<![CDATA[
rewind_init:453  %tmp13_cast1 = zext i9 %tmp150 to i10

]]></Node>
<StgValue><ssdm name="tmp13_cast1"/></StgValue>
</operation>

<operation id="1309" st_id="61" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="481">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="481" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
rewind_init:454  %sum1_30 = add i10 %tmp_10_6_cast1, %tmp13_cast1

]]></Node>
<StgValue><ssdm name="sum1_30"/></StgValue>
</operation>

<operation id="1310" st_id="61" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="481">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="486" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
rewind_init:459  %INPUT_BUNDLE_load_54_1 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_295, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_54_1"/></StgValue>
</operation>

<operation id="1311" st_id="61" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="481">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="490" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
rewind_init:463  %INPUT_BUNDLE_load_55_1 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_293, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_55_1"/></StgValue>
</operation>

<operation id="1312" st_id="61" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="481">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="494" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
rewind_init:467  %sum5_neg_30 = sub i9 %tmp_8_6_cast1, %tmp_12_6_cast1

]]></Node>
<StgValue><ssdm name="sum5_neg_30"/></StgValue>
</operation>

<operation id="1313" st_id="61" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="481">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="519" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
rewind_init:492  %INPUT_BUNDLE_load_56_1 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_293, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_56_1"/></StgValue>
</operation>

<operation id="1314" st_id="61" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="481">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="522" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
rewind_init:495  %INPUT_BUNDLE_load_57_1 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_294, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_57_1"/></StgValue>
</operation>

<operation id="1315" st_id="61" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="481">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="526" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
rewind_init:499  %INPUT_BUNDLE_load_58_1 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_295, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_58_1"/></StgValue>
</operation>

<operation id="1316" st_id="61" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="481">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="529" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
rewind_init:502  %input2_sum298 = add i32 9, %input_read

]]></Node>
<StgValue><ssdm name="input2_sum298"/></StgValue>
</operation>

<operation id="1317" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="481">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="530" bw="8" op_0_bw="8" op_1_bw="32">
<![CDATA[
rewind_init:503  %INPUT_BUNDLE_addr_299 = getelementptr i8* %INPUT_BUNDLE, i32 %input2_sum298

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_addr_299"/></StgValue>
</operation>
</state>

<state id="62" st_id="62">

<operation id="1318" st_id="62" stage="4" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="482">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="1" op_0_bw="1" op_1_bw="8">
<![CDATA[
rewind_init:81  %OUTPUT_BUNDLE_addr40_1 = call i1 @_ssdm_op_WriteResp.m_axi.i8P(i8* %OUTPUT_BUNDLE_addr_34)

]]></Node>
<StgValue><ssdm name="OUTPUT_BUNDLE_addr40_1"/></StgValue>
</operation>

<operation id="1319" st_id="62" stage="4" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="482">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
rewind_init:141  %tmp_38_25 = call double @llvm.sqrt.f64(double %tmp_37_26)

]]></Node>
<StgValue><ssdm name="tmp_38_25"/></StgValue>
</operation>

<operation id="1320" st_id="62" stage="11" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="482">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="236" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
rewind_init:209  %tmp_38_26 = call double @llvm.sqrt.f64(double %tmp_37_28)

]]></Node>
<StgValue><ssdm name="tmp_38_26"/></StgValue>
</operation>

<operation id="1321" st_id="62" stage="19" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="482">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="304" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
rewind_init:277  %tmp_38_27 = call double @llvm.sqrt.f64(double %tmp_37_30)

]]></Node>
<StgValue><ssdm name="tmp_38_27"/></StgValue>
</operation>

<operation id="1322" st_id="62" stage="27" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="482">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="372" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
rewind_init:345  %tmp_38_28 = call double @llvm.sqrt.f64(double %tmp_37_32)

]]></Node>
<StgValue><ssdm name="tmp_38_28"/></StgValue>
</operation>

<operation id="1323" st_id="62" stage="5" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="482">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="439" bw="64" op_0_bw="32">
<![CDATA[
rewind_init:412  %tmp_37_34 = uitofp i32 %tmp_37_33 to double

]]></Node>
<StgValue><ssdm name="tmp_37_34"/></StgValue>
</operation>

<operation id="1324" st_id="62" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="482">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="470" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
rewind_init:443  %INPUT_BUNDLE_addr_29_14 = call i8 @_ssdm_op_Read.m_axi.i8P(i8* %INPUT_BUNDLE_addr_297)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_addr_29_14"/></StgValue>
</operation>

<operation id="1325" st_id="62" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="482">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="475" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
rewind_init:448  %INPUT_BUNDLE_load_53_2 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_298, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_53_2"/></StgValue>
</operation>

<operation id="1326" st_id="62" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="482">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="486" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
rewind_init:459  %INPUT_BUNDLE_load_54_1 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_295, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_54_1"/></StgValue>
</operation>

<operation id="1327" st_id="62" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="482">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="490" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
rewind_init:463  %INPUT_BUNDLE_load_55_1 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_293, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_55_1"/></StgValue>
</operation>

<operation id="1328" st_id="62" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="482">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="519" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
rewind_init:492  %INPUT_BUNDLE_load_56_1 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_293, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_56_1"/></StgValue>
</operation>

<operation id="1329" st_id="62" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="482">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="522" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
rewind_init:495  %INPUT_BUNDLE_load_57_1 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_294, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_57_1"/></StgValue>
</operation>

<operation id="1330" st_id="62" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="482">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="526" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
rewind_init:499  %INPUT_BUNDLE_load_58_1 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_295, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_58_1"/></StgValue>
</operation>

<operation id="1331" st_id="62" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="482">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="531" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
rewind_init:504  %INPUT_BUNDLE_load_59_1 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_299, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_59_1"/></StgValue>
</operation>

<operation id="1332" st_id="62" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="482">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="535" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
rewind_init:508  %input2_sum299 = add i32 1033, %input_read

]]></Node>
<StgValue><ssdm name="input2_sum299"/></StgValue>
</operation>

<operation id="1333" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="482">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="536" bw="8" op_0_bw="8" op_1_bw="32">
<![CDATA[
rewind_init:509  %INPUT_BUNDLE_addr_300 = getelementptr i8* %INPUT_BUNDLE, i32 %input2_sum299

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_addr_300"/></StgValue>
</operation>
</state>

<state id="63" st_id="63">

<operation id="1334" st_id="63" stage="3" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="483">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="1" op_0_bw="1" op_1_bw="8">
<![CDATA[
rewind_init:81  %OUTPUT_BUNDLE_addr40_1 = call i1 @_ssdm_op_WriteResp.m_axi.i8P(i8* %OUTPUT_BUNDLE_addr_34)

]]></Node>
<StgValue><ssdm name="OUTPUT_BUNDLE_addr40_1"/></StgValue>
</operation>

<operation id="1335" st_id="63" stage="3" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="483">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
rewind_init:141  %tmp_38_25 = call double @llvm.sqrt.f64(double %tmp_37_26)

]]></Node>
<StgValue><ssdm name="tmp_38_25"/></StgValue>
</operation>

<operation id="1336" st_id="63" stage="10" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="483">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="236" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
rewind_init:209  %tmp_38_26 = call double @llvm.sqrt.f64(double %tmp_37_28)

]]></Node>
<StgValue><ssdm name="tmp_38_26"/></StgValue>
</operation>

<operation id="1337" st_id="63" stage="18" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="483">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="304" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
rewind_init:277  %tmp_38_27 = call double @llvm.sqrt.f64(double %tmp_37_30)

]]></Node>
<StgValue><ssdm name="tmp_38_27"/></StgValue>
</operation>

<operation id="1338" st_id="63" stage="26" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="483">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="372" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
rewind_init:345  %tmp_38_28 = call double @llvm.sqrt.f64(double %tmp_37_32)

]]></Node>
<StgValue><ssdm name="tmp_38_28"/></StgValue>
</operation>

<operation id="1339" st_id="63" stage="4" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="483">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="439" bw="64" op_0_bw="32">
<![CDATA[
rewind_init:412  %tmp_37_34 = uitofp i32 %tmp_37_33 to double

]]></Node>
<StgValue><ssdm name="tmp_37_34"/></StgValue>
</operation>

<operation id="1340" st_id="63" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="483">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="476" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
rewind_init:449  %INPUT_BUNDLE_addr_29_15 = call i8 @_ssdm_op_Read.m_axi.i8P(i8* %INPUT_BUNDLE_addr_298)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_addr_29_15"/></StgValue>
</operation>

<operation id="1341" st_id="63" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="483">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="486" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
rewind_init:459  %INPUT_BUNDLE_load_54_1 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_295, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_54_1"/></StgValue>
</operation>

<operation id="1342" st_id="63" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="483">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="490" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
rewind_init:463  %INPUT_BUNDLE_load_55_1 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_293, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_55_1"/></StgValue>
</operation>

<operation id="1343" st_id="63" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="483">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="519" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
rewind_init:492  %INPUT_BUNDLE_load_56_1 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_293, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_56_1"/></StgValue>
</operation>

<operation id="1344" st_id="63" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="483">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="522" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
rewind_init:495  %INPUT_BUNDLE_load_57_1 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_294, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_57_1"/></StgValue>
</operation>

<operation id="1345" st_id="63" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="483">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="526" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
rewind_init:499  %INPUT_BUNDLE_load_58_1 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_295, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_58_1"/></StgValue>
</operation>

<operation id="1346" st_id="63" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="483">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="531" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
rewind_init:504  %INPUT_BUNDLE_load_59_1 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_299, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_59_1"/></StgValue>
</operation>

<operation id="1347" st_id="63" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="483">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="537" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
rewind_init:510  %INPUT_BUNDLE_load_60_1 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_300, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_60_1"/></StgValue>
</operation>

<operation id="1348" st_id="63" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="483">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="541" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
rewind_init:514  %input2_sum300 = add i32 2057, %input_read

]]></Node>
<StgValue><ssdm name="input2_sum300"/></StgValue>
</operation>

<operation id="1349" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="483">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="542" bw="8" op_0_bw="8" op_1_bw="32">
<![CDATA[
rewind_init:515  %INPUT_BUNDLE_addr_301 = getelementptr i8* %INPUT_BUNDLE, i32 %input2_sum300

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_addr_301"/></StgValue>
</operation>
</state>

<state id="64" st_id="64">

<operation id="1350" st_id="64" stage="2" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="484">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="1" op_0_bw="1" op_1_bw="8">
<![CDATA[
rewind_init:81  %OUTPUT_BUNDLE_addr40_1 = call i1 @_ssdm_op_WriteResp.m_axi.i8P(i8* %OUTPUT_BUNDLE_addr_34)

]]></Node>
<StgValue><ssdm name="OUTPUT_BUNDLE_addr40_1"/></StgValue>
</operation>

<operation id="1351" st_id="64" stage="2" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="484">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
rewind_init:141  %tmp_38_25 = call double @llvm.sqrt.f64(double %tmp_37_26)

]]></Node>
<StgValue><ssdm name="tmp_38_25"/></StgValue>
</operation>

<operation id="1352" st_id="64" stage="9" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="484">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="236" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
rewind_init:209  %tmp_38_26 = call double @llvm.sqrt.f64(double %tmp_37_28)

]]></Node>
<StgValue><ssdm name="tmp_38_26"/></StgValue>
</operation>

<operation id="1353" st_id="64" stage="17" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="484">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="304" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
rewind_init:277  %tmp_38_27 = call double @llvm.sqrt.f64(double %tmp_37_30)

]]></Node>
<StgValue><ssdm name="tmp_38_27"/></StgValue>
</operation>

<operation id="1354" st_id="64" stage="25" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="484">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="372" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
rewind_init:345  %tmp_38_28 = call double @llvm.sqrt.f64(double %tmp_37_32)

]]></Node>
<StgValue><ssdm name="tmp_38_28"/></StgValue>
</operation>

<operation id="1355" st_id="64" stage="3" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="484">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="439" bw="64" op_0_bw="32">
<![CDATA[
rewind_init:412  %tmp_37_34 = uitofp i32 %tmp_37_33 to double

]]></Node>
<StgValue><ssdm name="tmp_37_34"/></StgValue>
</operation>

<operation id="1356" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="484">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="465" bw="11" op_0_bw="8">
<![CDATA[
rewind_init:438  %tmp_14_30 = zext i8 %INPUT_BUNDLE_addr_29_13 to i11

]]></Node>
<StgValue><ssdm name="tmp_14_30"/></StgValue>
</operation>

<operation id="1357" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="484">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="466" bw="10" op_0_bw="8">
<![CDATA[
rewind_init:439  %tmp_14_6_cast1 = zext i8 %INPUT_BUNDLE_addr_29_13 to i10

]]></Node>
<StgValue><ssdm name="tmp_14_6_cast1"/></StgValue>
</operation>

<operation id="1358" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="484">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="471" bw="9" op_0_bw="9" op_1_bw="8" op_2_bw="1">
<![CDATA[
rewind_init:444  %tmp_18_30 = call i9 @_ssdm_op_BitConcatenate.i9.i8.i1(i8 %INPUT_BUNDLE_addr_29_14, i1 false)

]]></Node>
<StgValue><ssdm name="tmp_18_30"/></StgValue>
</operation>

<operation id="1359" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="484">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="472" bw="11" op_0_bw="9">
<![CDATA[
rewind_init:445  %tmp_18_6_cast1 = zext i9 %tmp_18_30 to i11

]]></Node>
<StgValue><ssdm name="tmp_18_6_cast1"/></StgValue>
</operation>

<operation id="1360" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="484">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="477" bw="11" op_0_bw="8">
<![CDATA[
rewind_init:450  %tmp_20_16 = zext i8 %INPUT_BUNDLE_addr_29_15 to i11

]]></Node>
<StgValue><ssdm name="tmp_20_16"/></StgValue>
</operation>

<operation id="1361" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="484">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="478" bw="10" op_0_bw="8">
<![CDATA[
rewind_init:451  %tmp_20_6_cast1 = zext i8 %INPUT_BUNDLE_addr_29_15 to i10

]]></Node>
<StgValue><ssdm name="tmp_20_6_cast1"/></StgValue>
</operation>

<operation id="1362" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="484">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="482" bw="11" op_0_bw="10">
<![CDATA[
rewind_init:455  %sum1_6_cast1 = zext i10 %sum1_30 to i11

]]></Node>
<StgValue><ssdm name="sum1_6_cast1"/></StgValue>
</operation>

<operation id="1363" st_id="64" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="484">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="483" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
rewind_init:456  %tmp_21_30 = sub i11 %tmp_14_30, %sum1_6_cast1

]]></Node>
<StgValue><ssdm name="tmp_21_30"/></StgValue>
</operation>

<operation id="1364" st_id="64" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="484">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="484" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
rewind_init:457  %tmp151 = add i11 %tmp_20_16, %tmp_21_30

]]></Node>
<StgValue><ssdm name="tmp151"/></StgValue>
</operation>

<operation id="1365" st_id="64" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="484">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="485" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
rewind_init:458  %convulution_horizont_38 = add i11 %tmp_18_6_cast1, %tmp151

]]></Node>
<StgValue><ssdm name="convulution_horizont_38"/></StgValue>
</operation>

<operation id="1366" st_id="64" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="484">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="487" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
rewind_init:460  %INPUT_BUNDLE_addr_29_16 = call i8 @_ssdm_op_Read.m_axi.i8P(i8* %INPUT_BUNDLE_addr_295)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_addr_29_16"/></StgValue>
</operation>

<operation id="1367" st_id="64" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="484">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="490" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
rewind_init:463  %INPUT_BUNDLE_load_55_1 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_293, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_55_1"/></StgValue>
</operation>

<operation id="1368" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="484">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="495" bw="10" op_0_bw="9">
<![CDATA[
rewind_init:468  %sum5_neg_6_cast1 = sext i9 %sum5_neg_30 to i10

]]></Node>
<StgValue><ssdm name="sum5_neg_6_cast1"/></StgValue>
</operation>

<operation id="1369" st_id="64" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="484">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="496" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
rewind_init:469  %sum6_neg_30 = add i10 %tmp_14_6_cast1, %sum5_neg_6_cast1

]]></Node>
<StgValue><ssdm name="sum6_neg_30"/></StgValue>
</operation>

<operation id="1370" st_id="64" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="484">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="497" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
rewind_init:470  %tmp_31_30 = sub i10 %sum6_neg_30, %tmp_20_6_cast1

]]></Node>
<StgValue><ssdm name="tmp_31_30"/></StgValue>
</operation>

<operation id="1371" st_id="64" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="484">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="519" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
rewind_init:492  %INPUT_BUNDLE_load_56_1 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_293, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_56_1"/></StgValue>
</operation>

<operation id="1372" st_id="64" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="484">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="522" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
rewind_init:495  %INPUT_BUNDLE_load_57_1 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_294, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_57_1"/></StgValue>
</operation>

<operation id="1373" st_id="64" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="484">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="526" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
rewind_init:499  %INPUT_BUNDLE_load_58_1 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_295, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_58_1"/></StgValue>
</operation>

<operation id="1374" st_id="64" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="484">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="531" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
rewind_init:504  %INPUT_BUNDLE_load_59_1 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_299, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_59_1"/></StgValue>
</operation>

<operation id="1375" st_id="64" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="484">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="537" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
rewind_init:510  %INPUT_BUNDLE_load_60_1 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_300, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_60_1"/></StgValue>
</operation>

<operation id="1376" st_id="64" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="484">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="543" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
rewind_init:516  %INPUT_BUNDLE_load_61_1 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_301, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_61_1"/></StgValue>
</operation>
</state>

<state id="65" st_id="65">

<operation id="1377" st_id="65" stage="1" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="485">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="1" op_0_bw="1" op_1_bw="8">
<![CDATA[
rewind_init:81  %OUTPUT_BUNDLE_addr40_1 = call i1 @_ssdm_op_WriteResp.m_axi.i8P(i8* %OUTPUT_BUNDLE_addr_34)

]]></Node>
<StgValue><ssdm name="OUTPUT_BUNDLE_addr40_1"/></StgValue>
</operation>

<operation id="1378" st_id="65" stage="1" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="485">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
rewind_init:141  %tmp_38_25 = call double @llvm.sqrt.f64(double %tmp_37_26)

]]></Node>
<StgValue><ssdm name="tmp_38_25"/></StgValue>
</operation>

<operation id="1379" st_id="65" stage="8" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="485">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="236" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
rewind_init:209  %tmp_38_26 = call double @llvm.sqrt.f64(double %tmp_37_28)

]]></Node>
<StgValue><ssdm name="tmp_38_26"/></StgValue>
</operation>

<operation id="1380" st_id="65" stage="16" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="485">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="304" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
rewind_init:277  %tmp_38_27 = call double @llvm.sqrt.f64(double %tmp_37_30)

]]></Node>
<StgValue><ssdm name="tmp_38_27"/></StgValue>
</operation>

<operation id="1381" st_id="65" stage="24" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="485">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="372" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
rewind_init:345  %tmp_38_28 = call double @llvm.sqrt.f64(double %tmp_37_32)

]]></Node>
<StgValue><ssdm name="tmp_38_28"/></StgValue>
</operation>

<operation id="1382" st_id="65" stage="2" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="485">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="439" bw="64" op_0_bw="32">
<![CDATA[
rewind_init:412  %tmp_37_34 = uitofp i32 %tmp_37_33 to double

]]></Node>
<StgValue><ssdm name="tmp_37_34"/></StgValue>
</operation>

<operation id="1383" st_id="65" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="485">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="491" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
rewind_init:464  %INPUT_BUNDLE_addr_29_17 = call i8 @_ssdm_op_Read.m_axi.i8P(i8* %INPUT_BUNDLE_addr_293)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_addr_29_17"/></StgValue>
</operation>

<operation id="1384" st_id="65" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="485">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="519" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
rewind_init:492  %INPUT_BUNDLE_load_56_1 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_293, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_56_1"/></StgValue>
</operation>

<operation id="1385" st_id="65" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="485">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="522" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
rewind_init:495  %INPUT_BUNDLE_load_57_1 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_294, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_57_1"/></StgValue>
</operation>

<operation id="1386" st_id="65" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="485">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="526" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
rewind_init:499  %INPUT_BUNDLE_load_58_1 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_295, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_58_1"/></StgValue>
</operation>

<operation id="1387" st_id="65" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="485">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="531" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
rewind_init:504  %INPUT_BUNDLE_load_59_1 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_299, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_59_1"/></StgValue>
</operation>

<operation id="1388" st_id="65" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="485">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="537" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
rewind_init:510  %INPUT_BUNDLE_load_60_1 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_300, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_60_1"/></StgValue>
</operation>

<operation id="1389" st_id="65" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="485">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="543" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
rewind_init:516  %INPUT_BUNDLE_load_61_1 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_301, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_61_1"/></StgValue>
</operation>

<operation id="1390" st_id="65" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="485">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="554" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
rewind_init:527  %INPUT_BUNDLE_load_62_1 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_298, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_62_1"/></StgValue>
</operation>
</state>

<state id="66" st_id="66">

<operation id="1391" st_id="66" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="486">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="169" bw="16" op_0_bw="16" op_1_bw="64">
<![CDATA[
rewind_init:142  %tmp_39_25 = call fastcc i16 @__hls_fptoui_double_(double %tmp_38_25)

]]></Node>
<StgValue><ssdm name="tmp_39_25"/></StgValue>
</operation>

<operation id="1392" st_id="66" stage="7" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="486">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="236" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
rewind_init:209  %tmp_38_26 = call double @llvm.sqrt.f64(double %tmp_37_28)

]]></Node>
<StgValue><ssdm name="tmp_38_26"/></StgValue>
</operation>

<operation id="1393" st_id="66" stage="15" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="486">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="304" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
rewind_init:277  %tmp_38_27 = call double @llvm.sqrt.f64(double %tmp_37_30)

]]></Node>
<StgValue><ssdm name="tmp_38_27"/></StgValue>
</operation>

<operation id="1394" st_id="66" stage="23" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="486">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="372" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
rewind_init:345  %tmp_38_28 = call double @llvm.sqrt.f64(double %tmp_37_32)

]]></Node>
<StgValue><ssdm name="tmp_38_28"/></StgValue>
</operation>

<operation id="1395" st_id="66" stage="1" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="486">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="439" bw="64" op_0_bw="32">
<![CDATA[
rewind_init:412  %tmp_37_34 = uitofp i32 %tmp_37_33 to double

]]></Node>
<StgValue><ssdm name="tmp_37_34"/></StgValue>
</operation>

<operation id="1396" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="486">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="488" bw="9" op_0_bw="9" op_1_bw="8" op_2_bw="1">
<![CDATA[
rewind_init:461  %tmp_26_30 = call i9 @_ssdm_op_BitConcatenate.i9.i8.i1(i8 %INPUT_BUNDLE_addr_29_16, i1 false)

]]></Node>
<StgValue><ssdm name="tmp_26_30"/></StgValue>
</operation>

<operation id="1397" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="486">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="489" bw="11" op_0_bw="9">
<![CDATA[
rewind_init:462  %tmp_26_6_cast1 = zext i9 %tmp_26_30 to i11

]]></Node>
<StgValue><ssdm name="tmp_26_6_cast1"/></StgValue>
</operation>

<operation id="1398" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="486">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="492" bw="9" op_0_bw="9" op_1_bw="8" op_2_bw="1">
<![CDATA[
rewind_init:465  %tmp_30_30 = call i9 @_ssdm_op_BitConcatenate.i9.i8.i1(i8 %INPUT_BUNDLE_addr_29_17, i1 false)

]]></Node>
<StgValue><ssdm name="tmp_30_30"/></StgValue>
</operation>

<operation id="1399" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="486">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="493" bw="11" op_0_bw="9">
<![CDATA[
rewind_init:466  %tmp_30_6_cast1 = zext i9 %tmp_30_30 to i11

]]></Node>
<StgValue><ssdm name="tmp_30_6_cast1"/></StgValue>
</operation>

<operation id="1400" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="486">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="498" bw="11" op_0_bw="10">
<![CDATA[
rewind_init:471  %tmp_31_6_cast1 = sext i10 %tmp_31_30 to i11

]]></Node>
<StgValue><ssdm name="tmp_31_6_cast1"/></StgValue>
</operation>

<operation id="1401" st_id="66" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="486">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="499" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
rewind_init:472  %tmp_32_30 = sub i11 %tmp_31_6_cast1, %tmp_26_6_cast1

]]></Node>
<StgValue><ssdm name="tmp_32_30"/></StgValue>
</operation>

<operation id="1402" st_id="66" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="486">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="500" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
rewind_init:473  %convulution_vertical_38 = add i11 %tmp_32_30, %tmp_30_6_cast1

]]></Node>
<StgValue><ssdm name="convulution_vertical_38"/></StgValue>
</operation>

<operation id="1403" st_id="66" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="486">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="520" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
rewind_init:493  %INPUT_BUNDLE_addr_29_18 = call i8 @_ssdm_op_Read.m_axi.i8P(i8* %INPUT_BUNDLE_addr_293)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_addr_29_18"/></StgValue>
</operation>

<operation id="1404" st_id="66" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="486">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="522" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
rewind_init:495  %INPUT_BUNDLE_load_57_1 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_294, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_57_1"/></StgValue>
</operation>

<operation id="1405" st_id="66" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="486">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="526" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
rewind_init:499  %INPUT_BUNDLE_load_58_1 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_295, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_58_1"/></StgValue>
</operation>

<operation id="1406" st_id="66" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="486">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="531" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
rewind_init:504  %INPUT_BUNDLE_load_59_1 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_299, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_59_1"/></StgValue>
</operation>

<operation id="1407" st_id="66" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="486">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="537" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
rewind_init:510  %INPUT_BUNDLE_load_60_1 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_300, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_60_1"/></StgValue>
</operation>

<operation id="1408" st_id="66" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="486">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="543" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
rewind_init:516  %INPUT_BUNDLE_load_61_1 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_301, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_61_1"/></StgValue>
</operation>

<operation id="1409" st_id="66" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="486">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="554" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
rewind_init:527  %INPUT_BUNDLE_load_62_1 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_298, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_62_1"/></StgValue>
</operation>

<operation id="1410" st_id="66" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="486">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="558" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
rewind_init:531  %INPUT_BUNDLE_load_63_2 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_296, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_63_2"/></StgValue>
</operation>
</state>

<state id="67" st_id="67">

<operation id="1411" st_id="67" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="487">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="169" bw="16" op_0_bw="16" op_1_bw="64">
<![CDATA[
rewind_init:142  %tmp_39_25 = call fastcc i16 @__hls_fptoui_double_(double %tmp_38_25)

]]></Node>
<StgValue><ssdm name="tmp_39_25"/></StgValue>
</operation>

<operation id="1412" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="487">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="170" bw="2" op_0_bw="2" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
rewind_init:143  %tmp_132 = call i2 @_ssdm_op_PartSelect.i2.i16.i32.i32(i16 %tmp_39_25, i32 8, i32 9)

]]></Node>
<StgValue><ssdm name="tmp_132"/></StgValue>
</operation>

<operation id="1413" st_id="67" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="487">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="171" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
rewind_init:144  %icmp1 = icmp ne i2 %tmp_132, 0

]]></Node>
<StgValue><ssdm name="icmp1"/></StgValue>
</operation>

<operation id="1414" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="487">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="172" bw="8" op_0_bw="16">
<![CDATA[
rewind_init:145  %tmp_133 = trunc i16 %tmp_39_25 to i8

]]></Node>
<StgValue><ssdm name="tmp_133"/></StgValue>
</operation>

<operation id="1415" st_id="67" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="487">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="174" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
rewind_init:147  %output4_sum35 = add i32 1026, %output_read

]]></Node>
<StgValue><ssdm name="output4_sum35"/></StgValue>
</operation>

<operation id="1416" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="487">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="175" bw="8" op_0_bw="8" op_1_bw="32">
<![CDATA[
rewind_init:148  %OUTPUT_BUNDLE_addr_35 = getelementptr i8* %OUTPUT_BUNDLE, i32 %output4_sum35

]]></Node>
<StgValue><ssdm name="OUTPUT_BUNDLE_addr_35"/></StgValue>
</operation>

<operation id="1417" st_id="67" stage="6" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="487">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="236" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
rewind_init:209  %tmp_38_26 = call double @llvm.sqrt.f64(double %tmp_37_28)

]]></Node>
<StgValue><ssdm name="tmp_38_26"/></StgValue>
</operation>

<operation id="1418" st_id="67" stage="14" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="487">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="304" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
rewind_init:277  %tmp_38_27 = call double @llvm.sqrt.f64(double %tmp_37_30)

]]></Node>
<StgValue><ssdm name="tmp_38_27"/></StgValue>
</operation>

<operation id="1419" st_id="67" stage="22" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="487">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="372" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
rewind_init:345  %tmp_38_28 = call double @llvm.sqrt.f64(double %tmp_37_32)

]]></Node>
<StgValue><ssdm name="tmp_38_28"/></StgValue>
</operation>

<operation id="1420" st_id="67" stage="31" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="487">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="440" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
rewind_init:413  %tmp_38_29 = call double @llvm.sqrt.f64(double %tmp_37_34)

]]></Node>
<StgValue><ssdm name="tmp_38_29"/></StgValue>
</operation>

<operation id="1421" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="487">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="503" bw="20" op_0_bw="11">
<![CDATA[
rewind_init:476  %tmp_35_30 = sext i11 %convulution_vertical_38 to i20

]]></Node>
<StgValue><ssdm name="tmp_35_30"/></StgValue>
</operation>

<operation id="1422" st_id="67" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="487">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="504" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
rewind_init:477  %tmp_36_30 = mul i20 %tmp_35_30, %tmp_35_30

]]></Node>
<StgValue><ssdm name="tmp_36_30"/></StgValue>
</operation>

<operation id="1423" st_id="67" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="487">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="523" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
rewind_init:496  %INPUT_BUNDLE_addr_29_19 = call i8 @_ssdm_op_Read.m_axi.i8P(i8* %INPUT_BUNDLE_addr_294)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_addr_29_19"/></StgValue>
</operation>

<operation id="1424" st_id="67" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="487">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="526" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
rewind_init:499  %INPUT_BUNDLE_load_58_1 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_295, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_58_1"/></StgValue>
</operation>

<operation id="1425" st_id="67" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="487">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="531" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
rewind_init:504  %INPUT_BUNDLE_load_59_1 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_299, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_59_1"/></StgValue>
</operation>

<operation id="1426" st_id="67" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="487">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="537" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
rewind_init:510  %INPUT_BUNDLE_load_60_1 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_300, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_60_1"/></StgValue>
</operation>

<operation id="1427" st_id="67" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="487">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="543" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
rewind_init:516  %INPUT_BUNDLE_load_61_1 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_301, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_61_1"/></StgValue>
</operation>

<operation id="1428" st_id="67" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="487">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="554" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
rewind_init:527  %INPUT_BUNDLE_load_62_1 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_298, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_62_1"/></StgValue>
</operation>

<operation id="1429" st_id="67" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="487">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="558" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
rewind_init:531  %INPUT_BUNDLE_load_63_2 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_296, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_63_2"/></StgValue>
</operation>
</state>

<state id="68" st_id="68">

<operation id="1430" st_id="68" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="488">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="173" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
rewind_init:146  %tmp_42_25 = select i1 %icmp1, i8 -1, i8 %tmp_133

]]></Node>
<StgValue><ssdm name="tmp_42_25"/></StgValue>
</operation>

<operation id="1431" st_id="68" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="488">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="176" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
rewind_init:149  %OUTPUT_BUNDLE_addr_1_23 = call i1 @_ssdm_op_WriteReq.m_axi.i8P(i8* %OUTPUT_BUNDLE_addr_35, i32 1)

]]></Node>
<StgValue><ssdm name="OUTPUT_BUNDLE_addr_1_23"/></StgValue>
</operation>

<operation id="1432" st_id="68" stage="5" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="488">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="236" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
rewind_init:209  %tmp_38_26 = call double @llvm.sqrt.f64(double %tmp_37_28)

]]></Node>
<StgValue><ssdm name="tmp_38_26"/></StgValue>
</operation>

<operation id="1433" st_id="68" stage="13" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="488">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="304" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
rewind_init:277  %tmp_38_27 = call double @llvm.sqrt.f64(double %tmp_37_30)

]]></Node>
<StgValue><ssdm name="tmp_38_27"/></StgValue>
</operation>

<operation id="1434" st_id="68" stage="21" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="488">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="372" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
rewind_init:345  %tmp_38_28 = call double @llvm.sqrt.f64(double %tmp_37_32)

]]></Node>
<StgValue><ssdm name="tmp_38_28"/></StgValue>
</operation>

<operation id="1435" st_id="68" stage="30" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="488">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="440" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
rewind_init:413  %tmp_38_29 = call double @llvm.sqrt.f64(double %tmp_37_34)

]]></Node>
<StgValue><ssdm name="tmp_38_29"/></StgValue>
</operation>

<operation id="1436" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="488">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="501" bw="20" op_0_bw="11">
<![CDATA[
rewind_init:474  %tmp_33_30 = sext i11 %convulution_horizont_38 to i20

]]></Node>
<StgValue><ssdm name="tmp_33_30"/></StgValue>
</operation>

<operation id="1437" st_id="68" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="488">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="502" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
rewind_init:475  %tmp_34_30 = mul i20 %tmp_33_30, %tmp_33_30

]]></Node>
<StgValue><ssdm name="tmp_34_30"/></StgValue>
</operation>

<operation id="1438" st_id="68" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="488">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="505" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
rewind_init:478  %p_30 = add i20 %tmp_36_30, %tmp_34_30

]]></Node>
<StgValue><ssdm name="p_30"/></StgValue>
</operation>

<operation id="1439" st_id="68" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="488">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="527" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
rewind_init:500  %INPUT_BUNDLE_addr_29_20 = call i8 @_ssdm_op_Read.m_axi.i8P(i8* %INPUT_BUNDLE_addr_295)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_addr_29_20"/></StgValue>
</operation>

<operation id="1440" st_id="68" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="488">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="531" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
rewind_init:504  %INPUT_BUNDLE_load_59_1 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_299, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_59_1"/></StgValue>
</operation>

<operation id="1441" st_id="68" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="488">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="537" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
rewind_init:510  %INPUT_BUNDLE_load_60_1 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_300, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_60_1"/></StgValue>
</operation>

<operation id="1442" st_id="68" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="488">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="543" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
rewind_init:516  %INPUT_BUNDLE_load_61_1 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_301, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_61_1"/></StgValue>
</operation>

<operation id="1443" st_id="68" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="488">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="554" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
rewind_init:527  %INPUT_BUNDLE_load_62_1 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_298, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_62_1"/></StgValue>
</operation>

<operation id="1444" st_id="68" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="488">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="558" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
rewind_init:531  %INPUT_BUNDLE_load_63_2 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_296, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_63_2"/></StgValue>
</operation>
</state>

<state id="69" st_id="69">

<operation id="1445" st_id="69" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="489">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="177" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8" op_3_bw="1">
<![CDATA[
rewind_init:150  call void @_ssdm_op_Write.m_axi.i8P(i8* %OUTPUT_BUNDLE_addr_35, i8 %tmp_42_25, i1 true)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1446" st_id="69" stage="4" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="489">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="236" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
rewind_init:209  %tmp_38_26 = call double @llvm.sqrt.f64(double %tmp_37_28)

]]></Node>
<StgValue><ssdm name="tmp_38_26"/></StgValue>
</operation>

<operation id="1447" st_id="69" stage="12" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="489">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="304" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
rewind_init:277  %tmp_38_27 = call double @llvm.sqrt.f64(double %tmp_37_30)

]]></Node>
<StgValue><ssdm name="tmp_38_27"/></StgValue>
</operation>

<operation id="1448" st_id="69" stage="20" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="489">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="372" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
rewind_init:345  %tmp_38_28 = call double @llvm.sqrt.f64(double %tmp_37_32)

]]></Node>
<StgValue><ssdm name="tmp_38_28"/></StgValue>
</operation>

<operation id="1449" st_id="69" stage="29" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="489">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="440" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
rewind_init:413  %tmp_38_29 = call double @llvm.sqrt.f64(double %tmp_37_34)

]]></Node>
<StgValue><ssdm name="tmp_38_29"/></StgValue>
</operation>

<operation id="1450" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="489">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="506" bw="32" op_0_bw="20">
<![CDATA[
rewind_init:479  %tmp_37_35 = zext i20 %p_30 to i32

]]></Node>
<StgValue><ssdm name="tmp_37_35"/></StgValue>
</operation>

<operation id="1451" st_id="69" stage="6" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="489">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="507" bw="64" op_0_bw="32">
<![CDATA[
rewind_init:480  %tmp_37_36 = uitofp i32 %tmp_37_35 to double

]]></Node>
<StgValue><ssdm name="tmp_37_36"/></StgValue>
</operation>

<operation id="1452" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="489">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="521" bw="9" op_0_bw="8">
<![CDATA[
rewind_init:494  %tmp_8_7_cast1 = zext i8 %INPUT_BUNDLE_addr_29_18 to i9

]]></Node>
<StgValue><ssdm name="tmp_8_7_cast1"/></StgValue>
</operation>

<operation id="1453" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="489">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="524" bw="9" op_0_bw="9" op_1_bw="8" op_2_bw="1">
<![CDATA[
rewind_init:497  %tmp_10_31 = call i9 @_ssdm_op_BitConcatenate.i9.i8.i1(i8 %INPUT_BUNDLE_addr_29_19, i1 false)

]]></Node>
<StgValue><ssdm name="tmp_10_31"/></StgValue>
</operation>

<operation id="1454" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="489">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="525" bw="10" op_0_bw="9">
<![CDATA[
rewind_init:498  %tmp_10_7_cast1 = zext i9 %tmp_10_31 to i10

]]></Node>
<StgValue><ssdm name="tmp_10_7_cast1"/></StgValue>
</operation>

<operation id="1455" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="489">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="528" bw="9" op_0_bw="8">
<![CDATA[
rewind_init:501  %tmp_12_7_cast1 = zext i8 %INPUT_BUNDLE_addr_29_20 to i9

]]></Node>
<StgValue><ssdm name="tmp_12_7_cast1"/></StgValue>
</operation>

<operation id="1456" st_id="69" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="489">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="532" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
rewind_init:505  %INPUT_BUNDLE_addr_29_21 = call i8 @_ssdm_op_Read.m_axi.i8P(i8* %INPUT_BUNDLE_addr_299)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_addr_29_21"/></StgValue>
</operation>

<operation id="1457" st_id="69" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="489">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="537" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
rewind_init:510  %INPUT_BUNDLE_load_60_1 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_300, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_60_1"/></StgValue>
</operation>

<operation id="1458" st_id="69" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="489">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="543" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
rewind_init:516  %INPUT_BUNDLE_load_61_1 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_301, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_61_1"/></StgValue>
</operation>

<operation id="1459" st_id="69" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="489">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="546" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
rewind_init:519  %tmp154 = add i9 %tmp_12_7_cast1, %tmp_8_7_cast1

]]></Node>
<StgValue><ssdm name="tmp154"/></StgValue>
</operation>

<operation id="1460" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="489">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="547" bw="10" op_0_bw="9">
<![CDATA[
rewind_init:520  %tmp15_cast1 = zext i9 %tmp154 to i10

]]></Node>
<StgValue><ssdm name="tmp15_cast1"/></StgValue>
</operation>

<operation id="1461" st_id="69" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="489">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="548" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
rewind_init:521  %sum1_31 = add i10 %tmp_10_7_cast1, %tmp15_cast1

]]></Node>
<StgValue><ssdm name="sum1_31"/></StgValue>
</operation>

<operation id="1462" st_id="69" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="489">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="554" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
rewind_init:527  %INPUT_BUNDLE_load_62_1 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_298, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_62_1"/></StgValue>
</operation>

<operation id="1463" st_id="69" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="489">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="558" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
rewind_init:531  %INPUT_BUNDLE_load_63_2 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_296, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_63_2"/></StgValue>
</operation>

<operation id="1464" st_id="69" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="489">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="562" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
rewind_init:535  %sum5_neg_31 = sub i9 %tmp_8_7_cast1, %tmp_12_7_cast1

]]></Node>
<StgValue><ssdm name="sum5_neg_31"/></StgValue>
</operation>
</state>

<state id="70" st_id="70">

<operation id="1465" st_id="70" stage="5" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="490">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="178" bw="1" op_0_bw="1" op_1_bw="8">
<![CDATA[
rewind_init:151  %OUTPUT_BUNDLE_addr_1_24 = call i1 @_ssdm_op_WriteResp.m_axi.i8P(i8* %OUTPUT_BUNDLE_addr_35)

]]></Node>
<StgValue><ssdm name="OUTPUT_BUNDLE_addr_1_24"/></StgValue>
</operation>

<operation id="1466" st_id="70" stage="3" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="490">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="236" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
rewind_init:209  %tmp_38_26 = call double @llvm.sqrt.f64(double %tmp_37_28)

]]></Node>
<StgValue><ssdm name="tmp_38_26"/></StgValue>
</operation>

<operation id="1467" st_id="70" stage="11" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="490">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="304" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
rewind_init:277  %tmp_38_27 = call double @llvm.sqrt.f64(double %tmp_37_30)

]]></Node>
<StgValue><ssdm name="tmp_38_27"/></StgValue>
</operation>

<operation id="1468" st_id="70" stage="19" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="490">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="372" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
rewind_init:345  %tmp_38_28 = call double @llvm.sqrt.f64(double %tmp_37_32)

]]></Node>
<StgValue><ssdm name="tmp_38_28"/></StgValue>
</operation>

<operation id="1469" st_id="70" stage="28" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="490">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="440" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
rewind_init:413  %tmp_38_29 = call double @llvm.sqrt.f64(double %tmp_37_34)

]]></Node>
<StgValue><ssdm name="tmp_38_29"/></StgValue>
</operation>

<operation id="1470" st_id="70" stage="5" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="490">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="507" bw="64" op_0_bw="32">
<![CDATA[
rewind_init:480  %tmp_37_36 = uitofp i32 %tmp_37_35 to double

]]></Node>
<StgValue><ssdm name="tmp_37_36"/></StgValue>
</operation>

<operation id="1471" st_id="70" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="490">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="538" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
rewind_init:511  %INPUT_BUNDLE_addr_30_2 = call i8 @_ssdm_op_Read.m_axi.i8P(i8* %INPUT_BUNDLE_addr_300)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_addr_30_2"/></StgValue>
</operation>

<operation id="1472" st_id="70" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="490">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="543" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
rewind_init:516  %INPUT_BUNDLE_load_61_1 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_301, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_61_1"/></StgValue>
</operation>

<operation id="1473" st_id="70" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="490">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="554" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
rewind_init:527  %INPUT_BUNDLE_load_62_1 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_298, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_62_1"/></StgValue>
</operation>

<operation id="1474" st_id="70" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="490">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="558" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
rewind_init:531  %INPUT_BUNDLE_load_63_2 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_296, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_63_2"/></StgValue>
</operation>
</state>

<state id="71" st_id="71">

<operation id="1475" st_id="71" stage="4" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="491">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="178" bw="1" op_0_bw="1" op_1_bw="8">
<![CDATA[
rewind_init:151  %OUTPUT_BUNDLE_addr_1_24 = call i1 @_ssdm_op_WriteResp.m_axi.i8P(i8* %OUTPUT_BUNDLE_addr_35)

]]></Node>
<StgValue><ssdm name="OUTPUT_BUNDLE_addr_1_24"/></StgValue>
</operation>

<operation id="1476" st_id="71" stage="2" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="491">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="236" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
rewind_init:209  %tmp_38_26 = call double @llvm.sqrt.f64(double %tmp_37_28)

]]></Node>
<StgValue><ssdm name="tmp_38_26"/></StgValue>
</operation>

<operation id="1477" st_id="71" stage="10" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="491">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="304" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
rewind_init:277  %tmp_38_27 = call double @llvm.sqrt.f64(double %tmp_37_30)

]]></Node>
<StgValue><ssdm name="tmp_38_27"/></StgValue>
</operation>

<operation id="1478" st_id="71" stage="18" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="491">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="372" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
rewind_init:345  %tmp_38_28 = call double @llvm.sqrt.f64(double %tmp_37_32)

]]></Node>
<StgValue><ssdm name="tmp_38_28"/></StgValue>
</operation>

<operation id="1479" st_id="71" stage="27" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="491">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="440" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
rewind_init:413  %tmp_38_29 = call double @llvm.sqrt.f64(double %tmp_37_34)

]]></Node>
<StgValue><ssdm name="tmp_38_29"/></StgValue>
</operation>

<operation id="1480" st_id="71" stage="4" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="491">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="507" bw="64" op_0_bw="32">
<![CDATA[
rewind_init:480  %tmp_37_36 = uitofp i32 %tmp_37_35 to double

]]></Node>
<StgValue><ssdm name="tmp_37_36"/></StgValue>
</operation>

<operation id="1481" st_id="71" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="491">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="544" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
rewind_init:517  %INPUT_BUNDLE_addr_30_3 = call i8 @_ssdm_op_Read.m_axi.i8P(i8* %INPUT_BUNDLE_addr_301)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_addr_30_3"/></StgValue>
</operation>

<operation id="1482" st_id="71" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="491">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="554" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
rewind_init:527  %INPUT_BUNDLE_load_62_1 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_298, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_62_1"/></StgValue>
</operation>

<operation id="1483" st_id="71" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="491">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="558" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
rewind_init:531  %INPUT_BUNDLE_load_63_2 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_296, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_63_2"/></StgValue>
</operation>
</state>

<state id="72" st_id="72">

<operation id="1484" st_id="72" stage="3" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="492">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="178" bw="1" op_0_bw="1" op_1_bw="8">
<![CDATA[
rewind_init:151  %OUTPUT_BUNDLE_addr_1_24 = call i1 @_ssdm_op_WriteResp.m_axi.i8P(i8* %OUTPUT_BUNDLE_addr_35)

]]></Node>
<StgValue><ssdm name="OUTPUT_BUNDLE_addr_1_24"/></StgValue>
</operation>

<operation id="1485" st_id="72" stage="1" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="492">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="236" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
rewind_init:209  %tmp_38_26 = call double @llvm.sqrt.f64(double %tmp_37_28)

]]></Node>
<StgValue><ssdm name="tmp_38_26"/></StgValue>
</operation>

<operation id="1486" st_id="72" stage="9" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="492">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="304" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
rewind_init:277  %tmp_38_27 = call double @llvm.sqrt.f64(double %tmp_37_30)

]]></Node>
<StgValue><ssdm name="tmp_38_27"/></StgValue>
</operation>

<operation id="1487" st_id="72" stage="17" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="492">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="372" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
rewind_init:345  %tmp_38_28 = call double @llvm.sqrt.f64(double %tmp_37_32)

]]></Node>
<StgValue><ssdm name="tmp_38_28"/></StgValue>
</operation>

<operation id="1488" st_id="72" stage="26" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="492">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="440" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
rewind_init:413  %tmp_38_29 = call double @llvm.sqrt.f64(double %tmp_37_34)

]]></Node>
<StgValue><ssdm name="tmp_38_29"/></StgValue>
</operation>

<operation id="1489" st_id="72" stage="3" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="492">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="507" bw="64" op_0_bw="32">
<![CDATA[
rewind_init:480  %tmp_37_36 = uitofp i32 %tmp_37_35 to double

]]></Node>
<StgValue><ssdm name="tmp_37_36"/></StgValue>
</operation>

<operation id="1490" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="492">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="533" bw="11" op_0_bw="8">
<![CDATA[
rewind_init:506  %tmp_14_31 = zext i8 %INPUT_BUNDLE_addr_29_21 to i11

]]></Node>
<StgValue><ssdm name="tmp_14_31"/></StgValue>
</operation>

<operation id="1491" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="492">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="534" bw="10" op_0_bw="8">
<![CDATA[
rewind_init:507  %tmp_14_7_cast1 = zext i8 %INPUT_BUNDLE_addr_29_21 to i10

]]></Node>
<StgValue><ssdm name="tmp_14_7_cast1"/></StgValue>
</operation>

<operation id="1492" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="492">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="539" bw="9" op_0_bw="9" op_1_bw="8" op_2_bw="1">
<![CDATA[
rewind_init:512  %tmp_18_31 = call i9 @_ssdm_op_BitConcatenate.i9.i8.i1(i8 %INPUT_BUNDLE_addr_30_2, i1 false)

]]></Node>
<StgValue><ssdm name="tmp_18_31"/></StgValue>
</operation>

<operation id="1493" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="492">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="540" bw="10" op_0_bw="9">
<![CDATA[
rewind_init:513  %tmp_18_7_cast1 = zext i9 %tmp_18_31 to i10

]]></Node>
<StgValue><ssdm name="tmp_18_7_cast1"/></StgValue>
</operation>

<operation id="1494" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="492">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="545" bw="10" op_0_bw="8">
<![CDATA[
rewind_init:518  %tmp_20_7_cast1 = zext i8 %INPUT_BUNDLE_addr_30_3 to i10

]]></Node>
<StgValue><ssdm name="tmp_20_7_cast1"/></StgValue>
</operation>

<operation id="1495" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="492">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="549" bw="11" op_0_bw="10">
<![CDATA[
rewind_init:522  %sum1_7_cast1 = zext i10 %sum1_31 to i11

]]></Node>
<StgValue><ssdm name="sum1_7_cast1"/></StgValue>
</operation>

<operation id="1496" st_id="72" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="492">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="550" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
rewind_init:523  %tmp_21_31 = sub i11 %tmp_14_31, %sum1_7_cast1

]]></Node>
<StgValue><ssdm name="tmp_21_31"/></StgValue>
</operation>

<operation id="1497" st_id="72" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="492">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="551" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
rewind_init:524  %tmp155 = add i10 %tmp_20_7_cast1, %tmp_18_7_cast1

]]></Node>
<StgValue><ssdm name="tmp155"/></StgValue>
</operation>

<operation id="1498" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="492">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="552" bw="11" op_0_bw="10">
<![CDATA[
rewind_init:525  %tmp16_cast1 = zext i10 %tmp155 to i11

]]></Node>
<StgValue><ssdm name="tmp16_cast1"/></StgValue>
</operation>

<operation id="1499" st_id="72" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="492">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="553" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
rewind_init:526  %convulution_horizont_39 = add i11 %tmp_21_31, %tmp16_cast1

]]></Node>
<StgValue><ssdm name="convulution_horizont_39"/></StgValue>
</operation>

<operation id="1500" st_id="72" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="492">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="555" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
rewind_init:528  %INPUT_BUNDLE_addr_29_22 = call i8 @_ssdm_op_Read.m_axi.i8P(i8* %INPUT_BUNDLE_addr_298)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_addr_29_22"/></StgValue>
</operation>

<operation id="1501" st_id="72" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="492">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="558" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
rewind_init:531  %INPUT_BUNDLE_load_63_2 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_296, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_63_2"/></StgValue>
</operation>

<operation id="1502" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="492">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="563" bw="10" op_0_bw="9">
<![CDATA[
rewind_init:536  %sum5_neg_7_cast1 = sext i9 %sum5_neg_31 to i10

]]></Node>
<StgValue><ssdm name="sum5_neg_7_cast1"/></StgValue>
</operation>

<operation id="1503" st_id="72" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="492">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="564" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
rewind_init:537  %sum6_neg_31 = add i10 %tmp_14_7_cast1, %sum5_neg_7_cast1

]]></Node>
<StgValue><ssdm name="sum6_neg_31"/></StgValue>
</operation>

<operation id="1504" st_id="72" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="492">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="565" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
rewind_init:538  %tmp_31_31 = sub i10 %sum6_neg_31, %tmp_20_7_cast1

]]></Node>
<StgValue><ssdm name="tmp_31_31"/></StgValue>
</operation>
</state>

<state id="73" st_id="73">

<operation id="1505" st_id="73" stage="2" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="493">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="178" bw="1" op_0_bw="1" op_1_bw="8">
<![CDATA[
rewind_init:151  %OUTPUT_BUNDLE_addr_1_24 = call i1 @_ssdm_op_WriteResp.m_axi.i8P(i8* %OUTPUT_BUNDLE_addr_35)

]]></Node>
<StgValue><ssdm name="OUTPUT_BUNDLE_addr_1_24"/></StgValue>
</operation>

<operation id="1506" st_id="73" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="493">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="237" bw="16" op_0_bw="16" op_1_bw="64">
<![CDATA[
rewind_init:210  %tmp_39_26 = call fastcc i16 @__hls_fptoui_double_(double %tmp_38_26)

]]></Node>
<StgValue><ssdm name="tmp_39_26"/></StgValue>
</operation>

<operation id="1507" st_id="73" stage="8" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="493">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="304" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
rewind_init:277  %tmp_38_27 = call double @llvm.sqrt.f64(double %tmp_37_30)

]]></Node>
<StgValue><ssdm name="tmp_38_27"/></StgValue>
</operation>

<operation id="1508" st_id="73" stage="16" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="493">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="372" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
rewind_init:345  %tmp_38_28 = call double @llvm.sqrt.f64(double %tmp_37_32)

]]></Node>
<StgValue><ssdm name="tmp_38_28"/></StgValue>
</operation>

<operation id="1509" st_id="73" stage="25" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="493">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="440" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
rewind_init:413  %tmp_38_29 = call double @llvm.sqrt.f64(double %tmp_37_34)

]]></Node>
<StgValue><ssdm name="tmp_38_29"/></StgValue>
</operation>

<operation id="1510" st_id="73" stage="2" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="493">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="507" bw="64" op_0_bw="32">
<![CDATA[
rewind_init:480  %tmp_37_36 = uitofp i32 %tmp_37_35 to double

]]></Node>
<StgValue><ssdm name="tmp_37_36"/></StgValue>
</operation>

<operation id="1511" st_id="73" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="493">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="559" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
rewind_init:532  %INPUT_BUNDLE_addr_29_23 = call i8 @_ssdm_op_Read.m_axi.i8P(i8* %INPUT_BUNDLE_addr_296)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_addr_29_23"/></StgValue>
</operation>
</state>

<state id="74" st_id="74">

<operation id="1512" st_id="74" stage="1" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="494">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="178" bw="1" op_0_bw="1" op_1_bw="8">
<![CDATA[
rewind_init:151  %OUTPUT_BUNDLE_addr_1_24 = call i1 @_ssdm_op_WriteResp.m_axi.i8P(i8* %OUTPUT_BUNDLE_addr_35)

]]></Node>
<StgValue><ssdm name="OUTPUT_BUNDLE_addr_1_24"/></StgValue>
</operation>

<operation id="1513" st_id="74" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="494">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="237" bw="16" op_0_bw="16" op_1_bw="64">
<![CDATA[
rewind_init:210  %tmp_39_26 = call fastcc i16 @__hls_fptoui_double_(double %tmp_38_26)

]]></Node>
<StgValue><ssdm name="tmp_39_26"/></StgValue>
</operation>

<operation id="1514" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="494">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="238" bw="2" op_0_bw="2" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
rewind_init:211  %tmp_136 = call i2 @_ssdm_op_PartSelect.i2.i16.i32.i32(i16 %tmp_39_26, i32 8, i32 9)

]]></Node>
<StgValue><ssdm name="tmp_136"/></StgValue>
</operation>

<operation id="1515" st_id="74" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="494">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="239" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
rewind_init:212  %icmp2 = icmp ne i2 %tmp_136, 0

]]></Node>
<StgValue><ssdm name="icmp2"/></StgValue>
</operation>

<operation id="1516" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="494">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="240" bw="8" op_0_bw="16">
<![CDATA[
rewind_init:213  %tmp_137 = trunc i16 %tmp_39_26 to i8

]]></Node>
<StgValue><ssdm name="tmp_137"/></StgValue>
</operation>

<operation id="1517" st_id="74" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="494">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="242" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
rewind_init:215  %output4_sum36 = add i32 1027, %output_read

]]></Node>
<StgValue><ssdm name="output4_sum36"/></StgValue>
</operation>

<operation id="1518" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="494">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="243" bw="8" op_0_bw="8" op_1_bw="32">
<![CDATA[
rewind_init:216  %OUTPUT_BUNDLE_addr_36 = getelementptr i8* %OUTPUT_BUNDLE, i32 %output4_sum36

]]></Node>
<StgValue><ssdm name="OUTPUT_BUNDLE_addr_36"/></StgValue>
</operation>

<operation id="1519" st_id="74" stage="7" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="494">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="304" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
rewind_init:277  %tmp_38_27 = call double @llvm.sqrt.f64(double %tmp_37_30)

]]></Node>
<StgValue><ssdm name="tmp_38_27"/></StgValue>
</operation>

<operation id="1520" st_id="74" stage="15" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="494">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="372" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
rewind_init:345  %tmp_38_28 = call double @llvm.sqrt.f64(double %tmp_37_32)

]]></Node>
<StgValue><ssdm name="tmp_38_28"/></StgValue>
</operation>

<operation id="1521" st_id="74" stage="24" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="494">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="440" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
rewind_init:413  %tmp_38_29 = call double @llvm.sqrt.f64(double %tmp_37_34)

]]></Node>
<StgValue><ssdm name="tmp_38_29"/></StgValue>
</operation>

<operation id="1522" st_id="74" stage="1" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="494">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="507" bw="64" op_0_bw="32">
<![CDATA[
rewind_init:480  %tmp_37_36 = uitofp i32 %tmp_37_35 to double

]]></Node>
<StgValue><ssdm name="tmp_37_36"/></StgValue>
</operation>

<operation id="1523" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="494">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="556" bw="9" op_0_bw="9" op_1_bw="8" op_2_bw="1">
<![CDATA[
rewind_init:529  %tmp_26_31 = call i9 @_ssdm_op_BitConcatenate.i9.i8.i1(i8 %INPUT_BUNDLE_addr_29_22, i1 false)

]]></Node>
<StgValue><ssdm name="tmp_26_31"/></StgValue>
</operation>

<operation id="1524" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="494">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="557" bw="11" op_0_bw="9">
<![CDATA[
rewind_init:530  %tmp_26_7_cast1 = zext i9 %tmp_26_31 to i11

]]></Node>
<StgValue><ssdm name="tmp_26_7_cast1"/></StgValue>
</operation>

<operation id="1525" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="494">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="560" bw="9" op_0_bw="9" op_1_bw="8" op_2_bw="1">
<![CDATA[
rewind_init:533  %tmp_30_31 = call i9 @_ssdm_op_BitConcatenate.i9.i8.i1(i8 %INPUT_BUNDLE_addr_29_23, i1 false)

]]></Node>
<StgValue><ssdm name="tmp_30_31"/></StgValue>
</operation>

<operation id="1526" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="494">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="561" bw="11" op_0_bw="9">
<![CDATA[
rewind_init:534  %tmp_30_7_cast1 = zext i9 %tmp_30_31 to i11

]]></Node>
<StgValue><ssdm name="tmp_30_7_cast1"/></StgValue>
</operation>

<operation id="1527" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="494">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="566" bw="11" op_0_bw="10">
<![CDATA[
rewind_init:539  %tmp_31_7_cast1 = sext i10 %tmp_31_31 to i11

]]></Node>
<StgValue><ssdm name="tmp_31_7_cast1"/></StgValue>
</operation>

<operation id="1528" st_id="74" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="494">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="567" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
rewind_init:540  %tmp_32_31 = sub i11 %tmp_31_7_cast1, %tmp_26_7_cast1

]]></Node>
<StgValue><ssdm name="tmp_32_31"/></StgValue>
</operation>

<operation id="1529" st_id="74" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="494">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="568" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
rewind_init:541  %convulution_vertical_39 = add i11 %tmp_30_7_cast1, %tmp_32_31

]]></Node>
<StgValue><ssdm name="convulution_vertical_39"/></StgValue>
</operation>

<operation id="1530" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="494">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="569" bw="20" op_0_bw="11">
<![CDATA[
rewind_init:542  %tmp_33_31 = sext i11 %convulution_horizont_39 to i20

]]></Node>
<StgValue><ssdm name="tmp_33_31"/></StgValue>
</operation>

<operation id="1531" st_id="74" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="494">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="570" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
rewind_init:543  %tmp_34_31 = mul i20 %tmp_33_31, %tmp_33_31

]]></Node>
<StgValue><ssdm name="tmp_34_31"/></StgValue>
</operation>
</state>

<state id="75" st_id="75">

<operation id="1532" st_id="75" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="495">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="241" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
rewind_init:214  %tmp_42_26 = select i1 %icmp2, i8 -1, i8 %tmp_137

]]></Node>
<StgValue><ssdm name="tmp_42_26"/></StgValue>
</operation>

<operation id="1533" st_id="75" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="495">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="244" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
rewind_init:217  %OUTPUT_BUNDLE_addr_2_23 = call i1 @_ssdm_op_WriteReq.m_axi.i8P(i8* %OUTPUT_BUNDLE_addr_36, i32 1)

]]></Node>
<StgValue><ssdm name="OUTPUT_BUNDLE_addr_2_23"/></StgValue>
</operation>

<operation id="1534" st_id="75" stage="6" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="495">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="304" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
rewind_init:277  %tmp_38_27 = call double @llvm.sqrt.f64(double %tmp_37_30)

]]></Node>
<StgValue><ssdm name="tmp_38_27"/></StgValue>
</operation>

<operation id="1535" st_id="75" stage="14" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="495">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="372" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
rewind_init:345  %tmp_38_28 = call double @llvm.sqrt.f64(double %tmp_37_32)

]]></Node>
<StgValue><ssdm name="tmp_38_28"/></StgValue>
</operation>

<operation id="1536" st_id="75" stage="23" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="495">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="440" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
rewind_init:413  %tmp_38_29 = call double @llvm.sqrt.f64(double %tmp_37_34)

]]></Node>
<StgValue><ssdm name="tmp_38_29"/></StgValue>
</operation>

<operation id="1537" st_id="75" stage="31" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="495">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="508" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
rewind_init:481  %tmp_38_30 = call double @llvm.sqrt.f64(double %tmp_37_36)

]]></Node>
<StgValue><ssdm name="tmp_38_30"/></StgValue>
</operation>

<operation id="1538" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="495">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="571" bw="20" op_0_bw="11">
<![CDATA[
rewind_init:544  %tmp_35_31 = sext i11 %convulution_vertical_39 to i20

]]></Node>
<StgValue><ssdm name="tmp_35_31"/></StgValue>
</operation>

<operation id="1539" st_id="75" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="495">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="572" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
rewind_init:545  %tmp_36_31 = mul i20 %tmp_35_31, %tmp_35_31

]]></Node>
<StgValue><ssdm name="tmp_36_31"/></StgValue>
</operation>

<operation id="1540" st_id="75" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="495">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="573" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
rewind_init:546  %p_31 = add i20 %tmp_34_31, %tmp_36_31

]]></Node>
<StgValue><ssdm name="p_31"/></StgValue>
</operation>
</state>

<state id="76" st_id="76">

<operation id="1541" st_id="76" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="496">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="245" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8" op_3_bw="1">
<![CDATA[
rewind_init:218  call void @_ssdm_op_Write.m_axi.i8P(i8* %OUTPUT_BUNDLE_addr_36, i8 %tmp_42_26, i1 true)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1542" st_id="76" stage="5" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="496">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="304" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
rewind_init:277  %tmp_38_27 = call double @llvm.sqrt.f64(double %tmp_37_30)

]]></Node>
<StgValue><ssdm name="tmp_38_27"/></StgValue>
</operation>

<operation id="1543" st_id="76" stage="13" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="496">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="372" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
rewind_init:345  %tmp_38_28 = call double @llvm.sqrt.f64(double %tmp_37_32)

]]></Node>
<StgValue><ssdm name="tmp_38_28"/></StgValue>
</operation>

<operation id="1544" st_id="76" stage="22" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="496">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="440" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
rewind_init:413  %tmp_38_29 = call double @llvm.sqrt.f64(double %tmp_37_34)

]]></Node>
<StgValue><ssdm name="tmp_38_29"/></StgValue>
</operation>

<operation id="1545" st_id="76" stage="30" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="496">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="508" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
rewind_init:481  %tmp_38_30 = call double @llvm.sqrt.f64(double %tmp_37_36)

]]></Node>
<StgValue><ssdm name="tmp_38_30"/></StgValue>
</operation>

<operation id="1546" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="496">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="574" bw="32" op_0_bw="20">
<![CDATA[
rewind_init:547  %tmp_37_37 = zext i20 %p_31 to i32

]]></Node>
<StgValue><ssdm name="tmp_37_37"/></StgValue>
</operation>

<operation id="1547" st_id="76" stage="6" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="496">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="575" bw="64" op_0_bw="32">
<![CDATA[
rewind_init:548  %tmp_37_38 = uitofp i32 %tmp_37_37 to double

]]></Node>
<StgValue><ssdm name="tmp_37_38"/></StgValue>
</operation>
</state>

<state id="77" st_id="77">

<operation id="1548" st_id="77" stage="5" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="497">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="246" bw="1" op_0_bw="1" op_1_bw="8">
<![CDATA[
rewind_init:219  %OUTPUT_BUNDLE_addr_2_24 = call i1 @_ssdm_op_WriteResp.m_axi.i8P(i8* %OUTPUT_BUNDLE_addr_36)

]]></Node>
<StgValue><ssdm name="OUTPUT_BUNDLE_addr_2_24"/></StgValue>
</operation>

<operation id="1549" st_id="77" stage="4" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="497">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="304" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
rewind_init:277  %tmp_38_27 = call double @llvm.sqrt.f64(double %tmp_37_30)

]]></Node>
<StgValue><ssdm name="tmp_38_27"/></StgValue>
</operation>

<operation id="1550" st_id="77" stage="12" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="497">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="372" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
rewind_init:345  %tmp_38_28 = call double @llvm.sqrt.f64(double %tmp_37_32)

]]></Node>
<StgValue><ssdm name="tmp_38_28"/></StgValue>
</operation>

<operation id="1551" st_id="77" stage="21" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="497">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="440" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
rewind_init:413  %tmp_38_29 = call double @llvm.sqrt.f64(double %tmp_37_34)

]]></Node>
<StgValue><ssdm name="tmp_38_29"/></StgValue>
</operation>

<operation id="1552" st_id="77" stage="29" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="497">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="508" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
rewind_init:481  %tmp_38_30 = call double @llvm.sqrt.f64(double %tmp_37_36)

]]></Node>
<StgValue><ssdm name="tmp_38_30"/></StgValue>
</operation>

<operation id="1553" st_id="77" stage="5" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="497">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="575" bw="64" op_0_bw="32">
<![CDATA[
rewind_init:548  %tmp_37_38 = uitofp i32 %tmp_37_37 to double

]]></Node>
<StgValue><ssdm name="tmp_37_38"/></StgValue>
</operation>
</state>

<state id="78" st_id="78">

<operation id="1554" st_id="78" stage="4" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="498">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="246" bw="1" op_0_bw="1" op_1_bw="8">
<![CDATA[
rewind_init:219  %OUTPUT_BUNDLE_addr_2_24 = call i1 @_ssdm_op_WriteResp.m_axi.i8P(i8* %OUTPUT_BUNDLE_addr_36)

]]></Node>
<StgValue><ssdm name="OUTPUT_BUNDLE_addr_2_24"/></StgValue>
</operation>

<operation id="1555" st_id="78" stage="3" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="498">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="304" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
rewind_init:277  %tmp_38_27 = call double @llvm.sqrt.f64(double %tmp_37_30)

]]></Node>
<StgValue><ssdm name="tmp_38_27"/></StgValue>
</operation>

<operation id="1556" st_id="78" stage="11" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="498">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="372" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
rewind_init:345  %tmp_38_28 = call double @llvm.sqrt.f64(double %tmp_37_32)

]]></Node>
<StgValue><ssdm name="tmp_38_28"/></StgValue>
</operation>

<operation id="1557" st_id="78" stage="20" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="498">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="440" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
rewind_init:413  %tmp_38_29 = call double @llvm.sqrt.f64(double %tmp_37_34)

]]></Node>
<StgValue><ssdm name="tmp_38_29"/></StgValue>
</operation>

<operation id="1558" st_id="78" stage="28" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="498">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="508" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
rewind_init:481  %tmp_38_30 = call double @llvm.sqrt.f64(double %tmp_37_36)

]]></Node>
<StgValue><ssdm name="tmp_38_30"/></StgValue>
</operation>

<operation id="1559" st_id="78" stage="4" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="498">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="575" bw="64" op_0_bw="32">
<![CDATA[
rewind_init:548  %tmp_37_38 = uitofp i32 %tmp_37_37 to double

]]></Node>
<StgValue><ssdm name="tmp_37_38"/></StgValue>
</operation>
</state>

<state id="79" st_id="79">

<operation id="1560" st_id="79" stage="3" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="499">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="246" bw="1" op_0_bw="1" op_1_bw="8">
<![CDATA[
rewind_init:219  %OUTPUT_BUNDLE_addr_2_24 = call i1 @_ssdm_op_WriteResp.m_axi.i8P(i8* %OUTPUT_BUNDLE_addr_36)

]]></Node>
<StgValue><ssdm name="OUTPUT_BUNDLE_addr_2_24"/></StgValue>
</operation>

<operation id="1561" st_id="79" stage="2" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="499">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="304" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
rewind_init:277  %tmp_38_27 = call double @llvm.sqrt.f64(double %tmp_37_30)

]]></Node>
<StgValue><ssdm name="tmp_38_27"/></StgValue>
</operation>

<operation id="1562" st_id="79" stage="10" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="499">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="372" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
rewind_init:345  %tmp_38_28 = call double @llvm.sqrt.f64(double %tmp_37_32)

]]></Node>
<StgValue><ssdm name="tmp_38_28"/></StgValue>
</operation>

<operation id="1563" st_id="79" stage="19" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="499">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="440" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
rewind_init:413  %tmp_38_29 = call double @llvm.sqrt.f64(double %tmp_37_34)

]]></Node>
<StgValue><ssdm name="tmp_38_29"/></StgValue>
</operation>

<operation id="1564" st_id="79" stage="27" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="499">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="508" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
rewind_init:481  %tmp_38_30 = call double @llvm.sqrt.f64(double %tmp_37_36)

]]></Node>
<StgValue><ssdm name="tmp_38_30"/></StgValue>
</operation>

<operation id="1565" st_id="79" stage="3" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="499">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="575" bw="64" op_0_bw="32">
<![CDATA[
rewind_init:548  %tmp_37_38 = uitofp i32 %tmp_37_37 to double

]]></Node>
<StgValue><ssdm name="tmp_37_38"/></StgValue>
</operation>
</state>

<state id="80" st_id="80">

<operation id="1566" st_id="80" stage="2" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="500">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="246" bw="1" op_0_bw="1" op_1_bw="8">
<![CDATA[
rewind_init:219  %OUTPUT_BUNDLE_addr_2_24 = call i1 @_ssdm_op_WriteResp.m_axi.i8P(i8* %OUTPUT_BUNDLE_addr_36)

]]></Node>
<StgValue><ssdm name="OUTPUT_BUNDLE_addr_2_24"/></StgValue>
</operation>

<operation id="1567" st_id="80" stage="1" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="500">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="304" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
rewind_init:277  %tmp_38_27 = call double @llvm.sqrt.f64(double %tmp_37_30)

]]></Node>
<StgValue><ssdm name="tmp_38_27"/></StgValue>
</operation>

<operation id="1568" st_id="80" stage="9" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="500">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="372" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
rewind_init:345  %tmp_38_28 = call double @llvm.sqrt.f64(double %tmp_37_32)

]]></Node>
<StgValue><ssdm name="tmp_38_28"/></StgValue>
</operation>

<operation id="1569" st_id="80" stage="18" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="500">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="440" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
rewind_init:413  %tmp_38_29 = call double @llvm.sqrt.f64(double %tmp_37_34)

]]></Node>
<StgValue><ssdm name="tmp_38_29"/></StgValue>
</operation>

<operation id="1570" st_id="80" stage="26" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="500">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="508" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
rewind_init:481  %tmp_38_30 = call double @llvm.sqrt.f64(double %tmp_37_36)

]]></Node>
<StgValue><ssdm name="tmp_38_30"/></StgValue>
</operation>

<operation id="1571" st_id="80" stage="2" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="500">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="575" bw="64" op_0_bw="32">
<![CDATA[
rewind_init:548  %tmp_37_38 = uitofp i32 %tmp_37_37 to double

]]></Node>
<StgValue><ssdm name="tmp_37_38"/></StgValue>
</operation>
</state>

<state id="81" st_id="81">

<operation id="1572" st_id="81" stage="1" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="501">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="246" bw="1" op_0_bw="1" op_1_bw="8">
<![CDATA[
rewind_init:219  %OUTPUT_BUNDLE_addr_2_24 = call i1 @_ssdm_op_WriteResp.m_axi.i8P(i8* %OUTPUT_BUNDLE_addr_36)

]]></Node>
<StgValue><ssdm name="OUTPUT_BUNDLE_addr_2_24"/></StgValue>
</operation>

<operation id="1573" st_id="81" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="501">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="305" bw="16" op_0_bw="16" op_1_bw="64">
<![CDATA[
rewind_init:278  %tmp_39_27 = call fastcc i16 @__hls_fptoui_double_(double %tmp_38_27)

]]></Node>
<StgValue><ssdm name="tmp_39_27"/></StgValue>
</operation>

<operation id="1574" st_id="81" stage="8" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="501">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="372" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
rewind_init:345  %tmp_38_28 = call double @llvm.sqrt.f64(double %tmp_37_32)

]]></Node>
<StgValue><ssdm name="tmp_38_28"/></StgValue>
</operation>

<operation id="1575" st_id="81" stage="17" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="501">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="440" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
rewind_init:413  %tmp_38_29 = call double @llvm.sqrt.f64(double %tmp_37_34)

]]></Node>
<StgValue><ssdm name="tmp_38_29"/></StgValue>
</operation>

<operation id="1576" st_id="81" stage="25" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="501">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="508" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
rewind_init:481  %tmp_38_30 = call double @llvm.sqrt.f64(double %tmp_37_36)

]]></Node>
<StgValue><ssdm name="tmp_38_30"/></StgValue>
</operation>

<operation id="1577" st_id="81" stage="1" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="501">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="575" bw="64" op_0_bw="32">
<![CDATA[
rewind_init:548  %tmp_37_38 = uitofp i32 %tmp_37_37 to double

]]></Node>
<StgValue><ssdm name="tmp_37_38"/></StgValue>
</operation>
</state>

<state id="82" st_id="82">

<operation id="1578" st_id="82" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="502">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="305" bw="16" op_0_bw="16" op_1_bw="64">
<![CDATA[
rewind_init:278  %tmp_39_27 = call fastcc i16 @__hls_fptoui_double_(double %tmp_38_27)

]]></Node>
<StgValue><ssdm name="tmp_39_27"/></StgValue>
</operation>

<operation id="1579" st_id="82" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="502">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="306" bw="2" op_0_bw="2" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
rewind_init:279  %tmp_140 = call i2 @_ssdm_op_PartSelect.i2.i16.i32.i32(i16 %tmp_39_27, i32 8, i32 9)

]]></Node>
<StgValue><ssdm name="tmp_140"/></StgValue>
</operation>

<operation id="1580" st_id="82" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="502">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="307" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
rewind_init:280  %icmp3 = icmp ne i2 %tmp_140, 0

]]></Node>
<StgValue><ssdm name="icmp3"/></StgValue>
</operation>

<operation id="1581" st_id="82" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="502">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="308" bw="8" op_0_bw="16">
<![CDATA[
rewind_init:281  %tmp_141 = trunc i16 %tmp_39_27 to i8

]]></Node>
<StgValue><ssdm name="tmp_141"/></StgValue>
</operation>

<operation id="1582" st_id="82" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="502">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="310" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
rewind_init:283  %output4_sum37 = add i32 1028, %output_read

]]></Node>
<StgValue><ssdm name="output4_sum37"/></StgValue>
</operation>

<operation id="1583" st_id="82" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="502">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="311" bw="8" op_0_bw="8" op_1_bw="32">
<![CDATA[
rewind_init:284  %OUTPUT_BUNDLE_addr_37 = getelementptr i8* %OUTPUT_BUNDLE, i32 %output4_sum37

]]></Node>
<StgValue><ssdm name="OUTPUT_BUNDLE_addr_37"/></StgValue>
</operation>

<operation id="1584" st_id="82" stage="7" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="502">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="372" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
rewind_init:345  %tmp_38_28 = call double @llvm.sqrt.f64(double %tmp_37_32)

]]></Node>
<StgValue><ssdm name="tmp_38_28"/></StgValue>
</operation>

<operation id="1585" st_id="82" stage="16" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="502">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="440" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
rewind_init:413  %tmp_38_29 = call double @llvm.sqrt.f64(double %tmp_37_34)

]]></Node>
<StgValue><ssdm name="tmp_38_29"/></StgValue>
</operation>

<operation id="1586" st_id="82" stage="24" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="502">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="508" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
rewind_init:481  %tmp_38_30 = call double @llvm.sqrt.f64(double %tmp_37_36)

]]></Node>
<StgValue><ssdm name="tmp_38_30"/></StgValue>
</operation>

<operation id="1587" st_id="82" stage="31" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="502">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="576" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
rewind_init:549  %tmp_38_31 = call double @llvm.sqrt.f64(double %tmp_37_38)

]]></Node>
<StgValue><ssdm name="tmp_38_31"/></StgValue>
</operation>
</state>

<state id="83" st_id="83">

<operation id="1588" st_id="83" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="503">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="309" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
rewind_init:282  %tmp_42_27 = select i1 %icmp3, i8 -1, i8 %tmp_141

]]></Node>
<StgValue><ssdm name="tmp_42_27"/></StgValue>
</operation>

<operation id="1589" st_id="83" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="503">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="312" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
rewind_init:285  %OUTPUT_BUNDLE_addr_3_11 = call i1 @_ssdm_op_WriteReq.m_axi.i8P(i8* %OUTPUT_BUNDLE_addr_37, i32 1)

]]></Node>
<StgValue><ssdm name="OUTPUT_BUNDLE_addr_3_11"/></StgValue>
</operation>

<operation id="1590" st_id="83" stage="6" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="503">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="372" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
rewind_init:345  %tmp_38_28 = call double @llvm.sqrt.f64(double %tmp_37_32)

]]></Node>
<StgValue><ssdm name="tmp_38_28"/></StgValue>
</operation>

<operation id="1591" st_id="83" stage="15" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="503">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="440" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
rewind_init:413  %tmp_38_29 = call double @llvm.sqrt.f64(double %tmp_37_34)

]]></Node>
<StgValue><ssdm name="tmp_38_29"/></StgValue>
</operation>

<operation id="1592" st_id="83" stage="23" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="503">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="508" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
rewind_init:481  %tmp_38_30 = call double @llvm.sqrt.f64(double %tmp_37_36)

]]></Node>
<StgValue><ssdm name="tmp_38_30"/></StgValue>
</operation>

<operation id="1593" st_id="83" stage="30" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="503">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="576" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
rewind_init:549  %tmp_38_31 = call double @llvm.sqrt.f64(double %tmp_37_38)

]]></Node>
<StgValue><ssdm name="tmp_38_31"/></StgValue>
</operation>
</state>

<state id="84" st_id="84">

<operation id="1594" st_id="84" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="504">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="313" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8" op_3_bw="1">
<![CDATA[
rewind_init:286  call void @_ssdm_op_Write.m_axi.i8P(i8* %OUTPUT_BUNDLE_addr_37, i8 %tmp_42_27, i1 true)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1595" st_id="84" stage="5" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="504">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="372" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
rewind_init:345  %tmp_38_28 = call double @llvm.sqrt.f64(double %tmp_37_32)

]]></Node>
<StgValue><ssdm name="tmp_38_28"/></StgValue>
</operation>

<operation id="1596" st_id="84" stage="14" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="504">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="440" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
rewind_init:413  %tmp_38_29 = call double @llvm.sqrt.f64(double %tmp_37_34)

]]></Node>
<StgValue><ssdm name="tmp_38_29"/></StgValue>
</operation>

<operation id="1597" st_id="84" stage="22" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="504">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="508" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
rewind_init:481  %tmp_38_30 = call double @llvm.sqrt.f64(double %tmp_37_36)

]]></Node>
<StgValue><ssdm name="tmp_38_30"/></StgValue>
</operation>

<operation id="1598" st_id="84" stage="29" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="504">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="576" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
rewind_init:549  %tmp_38_31 = call double @llvm.sqrt.f64(double %tmp_37_38)

]]></Node>
<StgValue><ssdm name="tmp_38_31"/></StgValue>
</operation>
</state>

<state id="85" st_id="85">

<operation id="1599" st_id="85" stage="5" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="505">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="314" bw="1" op_0_bw="1" op_1_bw="8">
<![CDATA[
rewind_init:287  %OUTPUT_BUNDLE_addr_3_12 = call i1 @_ssdm_op_WriteResp.m_axi.i8P(i8* %OUTPUT_BUNDLE_addr_37)

]]></Node>
<StgValue><ssdm name="OUTPUT_BUNDLE_addr_3_12"/></StgValue>
</operation>

<operation id="1600" st_id="85" stage="4" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="505">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="372" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
rewind_init:345  %tmp_38_28 = call double @llvm.sqrt.f64(double %tmp_37_32)

]]></Node>
<StgValue><ssdm name="tmp_38_28"/></StgValue>
</operation>

<operation id="1601" st_id="85" stage="13" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="505">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="440" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
rewind_init:413  %tmp_38_29 = call double @llvm.sqrt.f64(double %tmp_37_34)

]]></Node>
<StgValue><ssdm name="tmp_38_29"/></StgValue>
</operation>

<operation id="1602" st_id="85" stage="21" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="505">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="508" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
rewind_init:481  %tmp_38_30 = call double @llvm.sqrt.f64(double %tmp_37_36)

]]></Node>
<StgValue><ssdm name="tmp_38_30"/></StgValue>
</operation>

<operation id="1603" st_id="85" stage="28" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="505">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="576" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
rewind_init:549  %tmp_38_31 = call double @llvm.sqrt.f64(double %tmp_37_38)

]]></Node>
<StgValue><ssdm name="tmp_38_31"/></StgValue>
</operation>
</state>

<state id="86" st_id="86">

<operation id="1604" st_id="86" stage="4" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="506">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="314" bw="1" op_0_bw="1" op_1_bw="8">
<![CDATA[
rewind_init:287  %OUTPUT_BUNDLE_addr_3_12 = call i1 @_ssdm_op_WriteResp.m_axi.i8P(i8* %OUTPUT_BUNDLE_addr_37)

]]></Node>
<StgValue><ssdm name="OUTPUT_BUNDLE_addr_3_12"/></StgValue>
</operation>

<operation id="1605" st_id="86" stage="3" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="506">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="372" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
rewind_init:345  %tmp_38_28 = call double @llvm.sqrt.f64(double %tmp_37_32)

]]></Node>
<StgValue><ssdm name="tmp_38_28"/></StgValue>
</operation>

<operation id="1606" st_id="86" stage="12" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="506">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="440" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
rewind_init:413  %tmp_38_29 = call double @llvm.sqrt.f64(double %tmp_37_34)

]]></Node>
<StgValue><ssdm name="tmp_38_29"/></StgValue>
</operation>

<operation id="1607" st_id="86" stage="20" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="506">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="508" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
rewind_init:481  %tmp_38_30 = call double @llvm.sqrt.f64(double %tmp_37_36)

]]></Node>
<StgValue><ssdm name="tmp_38_30"/></StgValue>
</operation>

<operation id="1608" st_id="86" stage="27" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="506">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="576" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
rewind_init:549  %tmp_38_31 = call double @llvm.sqrt.f64(double %tmp_37_38)

]]></Node>
<StgValue><ssdm name="tmp_38_31"/></StgValue>
</operation>
</state>

<state id="87" st_id="87">

<operation id="1609" st_id="87" stage="3" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="507">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="314" bw="1" op_0_bw="1" op_1_bw="8">
<![CDATA[
rewind_init:287  %OUTPUT_BUNDLE_addr_3_12 = call i1 @_ssdm_op_WriteResp.m_axi.i8P(i8* %OUTPUT_BUNDLE_addr_37)

]]></Node>
<StgValue><ssdm name="OUTPUT_BUNDLE_addr_3_12"/></StgValue>
</operation>

<operation id="1610" st_id="87" stage="2" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="507">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="372" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
rewind_init:345  %tmp_38_28 = call double @llvm.sqrt.f64(double %tmp_37_32)

]]></Node>
<StgValue><ssdm name="tmp_38_28"/></StgValue>
</operation>

<operation id="1611" st_id="87" stage="11" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="507">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="440" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
rewind_init:413  %tmp_38_29 = call double @llvm.sqrt.f64(double %tmp_37_34)

]]></Node>
<StgValue><ssdm name="tmp_38_29"/></StgValue>
</operation>

<operation id="1612" st_id="87" stage="19" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="507">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="508" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
rewind_init:481  %tmp_38_30 = call double @llvm.sqrt.f64(double %tmp_37_36)

]]></Node>
<StgValue><ssdm name="tmp_38_30"/></StgValue>
</operation>

<operation id="1613" st_id="87" stage="26" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="507">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="576" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
rewind_init:549  %tmp_38_31 = call double @llvm.sqrt.f64(double %tmp_37_38)

]]></Node>
<StgValue><ssdm name="tmp_38_31"/></StgValue>
</operation>
</state>

<state id="88" st_id="88">

<operation id="1614" st_id="88" stage="2" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="508">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="314" bw="1" op_0_bw="1" op_1_bw="8">
<![CDATA[
rewind_init:287  %OUTPUT_BUNDLE_addr_3_12 = call i1 @_ssdm_op_WriteResp.m_axi.i8P(i8* %OUTPUT_BUNDLE_addr_37)

]]></Node>
<StgValue><ssdm name="OUTPUT_BUNDLE_addr_3_12"/></StgValue>
</operation>

<operation id="1615" st_id="88" stage="1" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="508">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="372" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
rewind_init:345  %tmp_38_28 = call double @llvm.sqrt.f64(double %tmp_37_32)

]]></Node>
<StgValue><ssdm name="tmp_38_28"/></StgValue>
</operation>

<operation id="1616" st_id="88" stage="10" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="508">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="440" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
rewind_init:413  %tmp_38_29 = call double @llvm.sqrt.f64(double %tmp_37_34)

]]></Node>
<StgValue><ssdm name="tmp_38_29"/></StgValue>
</operation>

<operation id="1617" st_id="88" stage="18" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="508">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="508" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
rewind_init:481  %tmp_38_30 = call double @llvm.sqrt.f64(double %tmp_37_36)

]]></Node>
<StgValue><ssdm name="tmp_38_30"/></StgValue>
</operation>

<operation id="1618" st_id="88" stage="25" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="508">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="576" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
rewind_init:549  %tmp_38_31 = call double @llvm.sqrt.f64(double %tmp_37_38)

]]></Node>
<StgValue><ssdm name="tmp_38_31"/></StgValue>
</operation>
</state>

<state id="89" st_id="89">

<operation id="1619" st_id="89" stage="1" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="509">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="314" bw="1" op_0_bw="1" op_1_bw="8">
<![CDATA[
rewind_init:287  %OUTPUT_BUNDLE_addr_3_12 = call i1 @_ssdm_op_WriteResp.m_axi.i8P(i8* %OUTPUT_BUNDLE_addr_37)

]]></Node>
<StgValue><ssdm name="OUTPUT_BUNDLE_addr_3_12"/></StgValue>
</operation>

<operation id="1620" st_id="89" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="509">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="373" bw="16" op_0_bw="16" op_1_bw="64">
<![CDATA[
rewind_init:346  %tmp_39_28 = call fastcc i16 @__hls_fptoui_double_(double %tmp_38_28)

]]></Node>
<StgValue><ssdm name="tmp_39_28"/></StgValue>
</operation>

<operation id="1621" st_id="89" stage="9" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="509">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="440" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
rewind_init:413  %tmp_38_29 = call double @llvm.sqrt.f64(double %tmp_37_34)

]]></Node>
<StgValue><ssdm name="tmp_38_29"/></StgValue>
</operation>

<operation id="1622" st_id="89" stage="17" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="509">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="508" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
rewind_init:481  %tmp_38_30 = call double @llvm.sqrt.f64(double %tmp_37_36)

]]></Node>
<StgValue><ssdm name="tmp_38_30"/></StgValue>
</operation>

<operation id="1623" st_id="89" stage="24" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="509">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="576" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
rewind_init:549  %tmp_38_31 = call double @llvm.sqrt.f64(double %tmp_37_38)

]]></Node>
<StgValue><ssdm name="tmp_38_31"/></StgValue>
</operation>
</state>

<state id="90" st_id="90">

<operation id="1624" st_id="90" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="510">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="373" bw="16" op_0_bw="16" op_1_bw="64">
<![CDATA[
rewind_init:346  %tmp_39_28 = call fastcc i16 @__hls_fptoui_double_(double %tmp_38_28)

]]></Node>
<StgValue><ssdm name="tmp_39_28"/></StgValue>
</operation>

<operation id="1625" st_id="90" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="510">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="374" bw="2" op_0_bw="2" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
rewind_init:347  %tmp_144 = call i2 @_ssdm_op_PartSelect.i2.i16.i32.i32(i16 %tmp_39_28, i32 8, i32 9)

]]></Node>
<StgValue><ssdm name="tmp_144"/></StgValue>
</operation>

<operation id="1626" st_id="90" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="510">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="375" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
rewind_init:348  %icmp4 = icmp ne i2 %tmp_144, 0

]]></Node>
<StgValue><ssdm name="icmp4"/></StgValue>
</operation>

<operation id="1627" st_id="90" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="510">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="376" bw="8" op_0_bw="16">
<![CDATA[
rewind_init:349  %tmp_145 = trunc i16 %tmp_39_28 to i8

]]></Node>
<StgValue><ssdm name="tmp_145"/></StgValue>
</operation>

<operation id="1628" st_id="90" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="510">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="378" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
rewind_init:351  %output4_sum38 = add i32 1029, %output_read

]]></Node>
<StgValue><ssdm name="output4_sum38"/></StgValue>
</operation>

<operation id="1629" st_id="90" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="510">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="379" bw="8" op_0_bw="8" op_1_bw="32">
<![CDATA[
rewind_init:352  %OUTPUT_BUNDLE_addr_38 = getelementptr i8* %OUTPUT_BUNDLE, i32 %output4_sum38

]]></Node>
<StgValue><ssdm name="OUTPUT_BUNDLE_addr_38"/></StgValue>
</operation>

<operation id="1630" st_id="90" stage="8" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="510">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="440" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
rewind_init:413  %tmp_38_29 = call double @llvm.sqrt.f64(double %tmp_37_34)

]]></Node>
<StgValue><ssdm name="tmp_38_29"/></StgValue>
</operation>

<operation id="1631" st_id="90" stage="16" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="510">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="508" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
rewind_init:481  %tmp_38_30 = call double @llvm.sqrt.f64(double %tmp_37_36)

]]></Node>
<StgValue><ssdm name="tmp_38_30"/></StgValue>
</operation>

<operation id="1632" st_id="90" stage="23" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="510">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="576" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
rewind_init:549  %tmp_38_31 = call double @llvm.sqrt.f64(double %tmp_37_38)

]]></Node>
<StgValue><ssdm name="tmp_38_31"/></StgValue>
</operation>
</state>

<state id="91" st_id="91">

<operation id="1633" st_id="91" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="511">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="377" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
rewind_init:350  %tmp_42_28 = select i1 %icmp4, i8 -1, i8 %tmp_145

]]></Node>
<StgValue><ssdm name="tmp_42_28"/></StgValue>
</operation>

<operation id="1634" st_id="91" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="511">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="380" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
rewind_init:353  %OUTPUT_BUNDLE_addr_4_3 = call i1 @_ssdm_op_WriteReq.m_axi.i8P(i8* %OUTPUT_BUNDLE_addr_38, i32 1)

]]></Node>
<StgValue><ssdm name="OUTPUT_BUNDLE_addr_4_3"/></StgValue>
</operation>

<operation id="1635" st_id="91" stage="7" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="511">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="440" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
rewind_init:413  %tmp_38_29 = call double @llvm.sqrt.f64(double %tmp_37_34)

]]></Node>
<StgValue><ssdm name="tmp_38_29"/></StgValue>
</operation>

<operation id="1636" st_id="91" stage="15" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="511">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="508" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
rewind_init:481  %tmp_38_30 = call double @llvm.sqrt.f64(double %tmp_37_36)

]]></Node>
<StgValue><ssdm name="tmp_38_30"/></StgValue>
</operation>

<operation id="1637" st_id="91" stage="22" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="511">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="576" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
rewind_init:549  %tmp_38_31 = call double @llvm.sqrt.f64(double %tmp_37_38)

]]></Node>
<StgValue><ssdm name="tmp_38_31"/></StgValue>
</operation>
</state>

<state id="92" st_id="92">

<operation id="1638" st_id="92" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="512">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="381" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8" op_3_bw="1">
<![CDATA[
rewind_init:354  call void @_ssdm_op_Write.m_axi.i8P(i8* %OUTPUT_BUNDLE_addr_38, i8 %tmp_42_28, i1 true)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1639" st_id="92" stage="6" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="512">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="440" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
rewind_init:413  %tmp_38_29 = call double @llvm.sqrt.f64(double %tmp_37_34)

]]></Node>
<StgValue><ssdm name="tmp_38_29"/></StgValue>
</operation>

<operation id="1640" st_id="92" stage="14" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="512">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="508" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
rewind_init:481  %tmp_38_30 = call double @llvm.sqrt.f64(double %tmp_37_36)

]]></Node>
<StgValue><ssdm name="tmp_38_30"/></StgValue>
</operation>

<operation id="1641" st_id="92" stage="21" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="512">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="576" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
rewind_init:549  %tmp_38_31 = call double @llvm.sqrt.f64(double %tmp_37_38)

]]></Node>
<StgValue><ssdm name="tmp_38_31"/></StgValue>
</operation>
</state>

<state id="93" st_id="93">

<operation id="1642" st_id="93" stage="5" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="513">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="382" bw="1" op_0_bw="1" op_1_bw="8">
<![CDATA[
rewind_init:355  %OUTPUT_BUNDLE_addr_4_4 = call i1 @_ssdm_op_WriteResp.m_axi.i8P(i8* %OUTPUT_BUNDLE_addr_38)

]]></Node>
<StgValue><ssdm name="OUTPUT_BUNDLE_addr_4_4"/></StgValue>
</operation>

<operation id="1643" st_id="93" stage="5" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="513">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="440" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
rewind_init:413  %tmp_38_29 = call double @llvm.sqrt.f64(double %tmp_37_34)

]]></Node>
<StgValue><ssdm name="tmp_38_29"/></StgValue>
</operation>

<operation id="1644" st_id="93" stage="13" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="513">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="508" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
rewind_init:481  %tmp_38_30 = call double @llvm.sqrt.f64(double %tmp_37_36)

]]></Node>
<StgValue><ssdm name="tmp_38_30"/></StgValue>
</operation>

<operation id="1645" st_id="93" stage="20" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="513">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="576" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
rewind_init:549  %tmp_38_31 = call double @llvm.sqrt.f64(double %tmp_37_38)

]]></Node>
<StgValue><ssdm name="tmp_38_31"/></StgValue>
</operation>
</state>

<state id="94" st_id="94">

<operation id="1646" st_id="94" stage="4" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="514">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="382" bw="1" op_0_bw="1" op_1_bw="8">
<![CDATA[
rewind_init:355  %OUTPUT_BUNDLE_addr_4_4 = call i1 @_ssdm_op_WriteResp.m_axi.i8P(i8* %OUTPUT_BUNDLE_addr_38)

]]></Node>
<StgValue><ssdm name="OUTPUT_BUNDLE_addr_4_4"/></StgValue>
</operation>

<operation id="1647" st_id="94" stage="4" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="514">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="440" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
rewind_init:413  %tmp_38_29 = call double @llvm.sqrt.f64(double %tmp_37_34)

]]></Node>
<StgValue><ssdm name="tmp_38_29"/></StgValue>
</operation>

<operation id="1648" st_id="94" stage="12" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="514">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="508" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
rewind_init:481  %tmp_38_30 = call double @llvm.sqrt.f64(double %tmp_37_36)

]]></Node>
<StgValue><ssdm name="tmp_38_30"/></StgValue>
</operation>

<operation id="1649" st_id="94" stage="19" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="514">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="576" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
rewind_init:549  %tmp_38_31 = call double @llvm.sqrt.f64(double %tmp_37_38)

]]></Node>
<StgValue><ssdm name="tmp_38_31"/></StgValue>
</operation>
</state>

<state id="95" st_id="95">

<operation id="1650" st_id="95" stage="3" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="515">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="382" bw="1" op_0_bw="1" op_1_bw="8">
<![CDATA[
rewind_init:355  %OUTPUT_BUNDLE_addr_4_4 = call i1 @_ssdm_op_WriteResp.m_axi.i8P(i8* %OUTPUT_BUNDLE_addr_38)

]]></Node>
<StgValue><ssdm name="OUTPUT_BUNDLE_addr_4_4"/></StgValue>
</operation>

<operation id="1651" st_id="95" stage="3" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="515">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="440" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
rewind_init:413  %tmp_38_29 = call double @llvm.sqrt.f64(double %tmp_37_34)

]]></Node>
<StgValue><ssdm name="tmp_38_29"/></StgValue>
</operation>

<operation id="1652" st_id="95" stage="11" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="515">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="508" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
rewind_init:481  %tmp_38_30 = call double @llvm.sqrt.f64(double %tmp_37_36)

]]></Node>
<StgValue><ssdm name="tmp_38_30"/></StgValue>
</operation>

<operation id="1653" st_id="95" stage="18" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="515">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="576" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
rewind_init:549  %tmp_38_31 = call double @llvm.sqrt.f64(double %tmp_37_38)

]]></Node>
<StgValue><ssdm name="tmp_38_31"/></StgValue>
</operation>
</state>

<state id="96" st_id="96">

<operation id="1654" st_id="96" stage="2" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="516">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="382" bw="1" op_0_bw="1" op_1_bw="8">
<![CDATA[
rewind_init:355  %OUTPUT_BUNDLE_addr_4_4 = call i1 @_ssdm_op_WriteResp.m_axi.i8P(i8* %OUTPUT_BUNDLE_addr_38)

]]></Node>
<StgValue><ssdm name="OUTPUT_BUNDLE_addr_4_4"/></StgValue>
</operation>

<operation id="1655" st_id="96" stage="2" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="516">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="440" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
rewind_init:413  %tmp_38_29 = call double @llvm.sqrt.f64(double %tmp_37_34)

]]></Node>
<StgValue><ssdm name="tmp_38_29"/></StgValue>
</operation>

<operation id="1656" st_id="96" stage="10" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="516">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="508" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
rewind_init:481  %tmp_38_30 = call double @llvm.sqrt.f64(double %tmp_37_36)

]]></Node>
<StgValue><ssdm name="tmp_38_30"/></StgValue>
</operation>

<operation id="1657" st_id="96" stage="17" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="516">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="576" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
rewind_init:549  %tmp_38_31 = call double @llvm.sqrt.f64(double %tmp_37_38)

]]></Node>
<StgValue><ssdm name="tmp_38_31"/></StgValue>
</operation>
</state>

<state id="97" st_id="97">

<operation id="1658" st_id="97" stage="1" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="517">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="382" bw="1" op_0_bw="1" op_1_bw="8">
<![CDATA[
rewind_init:355  %OUTPUT_BUNDLE_addr_4_4 = call i1 @_ssdm_op_WriteResp.m_axi.i8P(i8* %OUTPUT_BUNDLE_addr_38)

]]></Node>
<StgValue><ssdm name="OUTPUT_BUNDLE_addr_4_4"/></StgValue>
</operation>

<operation id="1659" st_id="97" stage="1" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="517">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="440" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
rewind_init:413  %tmp_38_29 = call double @llvm.sqrt.f64(double %tmp_37_34)

]]></Node>
<StgValue><ssdm name="tmp_38_29"/></StgValue>
</operation>

<operation id="1660" st_id="97" stage="9" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="517">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="508" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
rewind_init:481  %tmp_38_30 = call double @llvm.sqrt.f64(double %tmp_37_36)

]]></Node>
<StgValue><ssdm name="tmp_38_30"/></StgValue>
</operation>

<operation id="1661" st_id="97" stage="16" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="517">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="576" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
rewind_init:549  %tmp_38_31 = call double @llvm.sqrt.f64(double %tmp_37_38)

]]></Node>
<StgValue><ssdm name="tmp_38_31"/></StgValue>
</operation>
</state>

<state id="98" st_id="98">

<operation id="1662" st_id="98" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="518">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="441" bw="16" op_0_bw="16" op_1_bw="64">
<![CDATA[
rewind_init:414  %tmp_39_29 = call fastcc i16 @__hls_fptoui_double_(double %tmp_38_29)

]]></Node>
<StgValue><ssdm name="tmp_39_29"/></StgValue>
</operation>

<operation id="1663" st_id="98" stage="8" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="518">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="508" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
rewind_init:481  %tmp_38_30 = call double @llvm.sqrt.f64(double %tmp_37_36)

]]></Node>
<StgValue><ssdm name="tmp_38_30"/></StgValue>
</operation>

<operation id="1664" st_id="98" stage="15" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="518">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="576" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
rewind_init:549  %tmp_38_31 = call double @llvm.sqrt.f64(double %tmp_37_38)

]]></Node>
<StgValue><ssdm name="tmp_38_31"/></StgValue>
</operation>
</state>

<state id="99" st_id="99">

<operation id="1665" st_id="99" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="519">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="441" bw="16" op_0_bw="16" op_1_bw="64">
<![CDATA[
rewind_init:414  %tmp_39_29 = call fastcc i16 @__hls_fptoui_double_(double %tmp_38_29)

]]></Node>
<StgValue><ssdm name="tmp_39_29"/></StgValue>
</operation>

<operation id="1666" st_id="99" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="519">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="442" bw="2" op_0_bw="2" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
rewind_init:415  %tmp_148 = call i2 @_ssdm_op_PartSelect.i2.i16.i32.i32(i16 %tmp_39_29, i32 8, i32 9)

]]></Node>
<StgValue><ssdm name="tmp_148"/></StgValue>
</operation>

<operation id="1667" st_id="99" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="519">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="443" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
rewind_init:416  %icmp5 = icmp ne i2 %tmp_148, 0

]]></Node>
<StgValue><ssdm name="icmp5"/></StgValue>
</operation>

<operation id="1668" st_id="99" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="519">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="444" bw="8" op_0_bw="16">
<![CDATA[
rewind_init:417  %tmp_149 = trunc i16 %tmp_39_29 to i8

]]></Node>
<StgValue><ssdm name="tmp_149"/></StgValue>
</operation>

<operation id="1669" st_id="99" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="519">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="446" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
rewind_init:419  %output4_sum39 = add i32 1030, %output_read

]]></Node>
<StgValue><ssdm name="output4_sum39"/></StgValue>
</operation>

<operation id="1670" st_id="99" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="519">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="447" bw="8" op_0_bw="8" op_1_bw="32">
<![CDATA[
rewind_init:420  %OUTPUT_BUNDLE_addr_39 = getelementptr i8* %OUTPUT_BUNDLE, i32 %output4_sum39

]]></Node>
<StgValue><ssdm name="OUTPUT_BUNDLE_addr_39"/></StgValue>
</operation>

<operation id="1671" st_id="99" stage="7" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="519">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="508" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
rewind_init:481  %tmp_38_30 = call double @llvm.sqrt.f64(double %tmp_37_36)

]]></Node>
<StgValue><ssdm name="tmp_38_30"/></StgValue>
</operation>

<operation id="1672" st_id="99" stage="14" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="519">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="576" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
rewind_init:549  %tmp_38_31 = call double @llvm.sqrt.f64(double %tmp_37_38)

]]></Node>
<StgValue><ssdm name="tmp_38_31"/></StgValue>
</operation>
</state>

<state id="100" st_id="100">

<operation id="1673" st_id="100" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="520">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="445" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
rewind_init:418  %tmp_42_29 = select i1 %icmp5, i8 -1, i8 %tmp_149

]]></Node>
<StgValue><ssdm name="tmp_42_29"/></StgValue>
</operation>

<operation id="1674" st_id="100" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="520">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="448" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
rewind_init:421  %OUTPUT_BUNDLE_addr_5_3 = call i1 @_ssdm_op_WriteReq.m_axi.i8P(i8* %OUTPUT_BUNDLE_addr_39, i32 1)

]]></Node>
<StgValue><ssdm name="OUTPUT_BUNDLE_addr_5_3"/></StgValue>
</operation>

<operation id="1675" st_id="100" stage="6" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="520">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="508" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
rewind_init:481  %tmp_38_30 = call double @llvm.sqrt.f64(double %tmp_37_36)

]]></Node>
<StgValue><ssdm name="tmp_38_30"/></StgValue>
</operation>

<operation id="1676" st_id="100" stage="13" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="520">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="576" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
rewind_init:549  %tmp_38_31 = call double @llvm.sqrt.f64(double %tmp_37_38)

]]></Node>
<StgValue><ssdm name="tmp_38_31"/></StgValue>
</operation>
</state>

<state id="101" st_id="101">

<operation id="1677" st_id="101" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="521">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="449" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8" op_3_bw="1">
<![CDATA[
rewind_init:422  call void @_ssdm_op_Write.m_axi.i8P(i8* %OUTPUT_BUNDLE_addr_39, i8 %tmp_42_29, i1 true)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1678" st_id="101" stage="5" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="521">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="508" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
rewind_init:481  %tmp_38_30 = call double @llvm.sqrt.f64(double %tmp_37_36)

]]></Node>
<StgValue><ssdm name="tmp_38_30"/></StgValue>
</operation>

<operation id="1679" st_id="101" stage="12" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="521">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="576" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
rewind_init:549  %tmp_38_31 = call double @llvm.sqrt.f64(double %tmp_37_38)

]]></Node>
<StgValue><ssdm name="tmp_38_31"/></StgValue>
</operation>
</state>

<state id="102" st_id="102">

<operation id="1680" st_id="102" stage="5" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="522">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="450" bw="1" op_0_bw="1" op_1_bw="8">
<![CDATA[
rewind_init:423  %OUTPUT_BUNDLE_addr_5_4 = call i1 @_ssdm_op_WriteResp.m_axi.i8P(i8* %OUTPUT_BUNDLE_addr_39)

]]></Node>
<StgValue><ssdm name="OUTPUT_BUNDLE_addr_5_4"/></StgValue>
</operation>

<operation id="1681" st_id="102" stage="4" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="522">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="508" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
rewind_init:481  %tmp_38_30 = call double @llvm.sqrt.f64(double %tmp_37_36)

]]></Node>
<StgValue><ssdm name="tmp_38_30"/></StgValue>
</operation>

<operation id="1682" st_id="102" stage="11" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="522">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="576" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
rewind_init:549  %tmp_38_31 = call double @llvm.sqrt.f64(double %tmp_37_38)

]]></Node>
<StgValue><ssdm name="tmp_38_31"/></StgValue>
</operation>
</state>

<state id="103" st_id="103">

<operation id="1683" st_id="103" stage="4" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="523">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="450" bw="1" op_0_bw="1" op_1_bw="8">
<![CDATA[
rewind_init:423  %OUTPUT_BUNDLE_addr_5_4 = call i1 @_ssdm_op_WriteResp.m_axi.i8P(i8* %OUTPUT_BUNDLE_addr_39)

]]></Node>
<StgValue><ssdm name="OUTPUT_BUNDLE_addr_5_4"/></StgValue>
</operation>

<operation id="1684" st_id="103" stage="3" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="523">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="508" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
rewind_init:481  %tmp_38_30 = call double @llvm.sqrt.f64(double %tmp_37_36)

]]></Node>
<StgValue><ssdm name="tmp_38_30"/></StgValue>
</operation>

<operation id="1685" st_id="103" stage="10" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="523">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="576" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
rewind_init:549  %tmp_38_31 = call double @llvm.sqrt.f64(double %tmp_37_38)

]]></Node>
<StgValue><ssdm name="tmp_38_31"/></StgValue>
</operation>
</state>

<state id="104" st_id="104">

<operation id="1686" st_id="104" stage="3" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="524">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="450" bw="1" op_0_bw="1" op_1_bw="8">
<![CDATA[
rewind_init:423  %OUTPUT_BUNDLE_addr_5_4 = call i1 @_ssdm_op_WriteResp.m_axi.i8P(i8* %OUTPUT_BUNDLE_addr_39)

]]></Node>
<StgValue><ssdm name="OUTPUT_BUNDLE_addr_5_4"/></StgValue>
</operation>

<operation id="1687" st_id="104" stage="2" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="524">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="508" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
rewind_init:481  %tmp_38_30 = call double @llvm.sqrt.f64(double %tmp_37_36)

]]></Node>
<StgValue><ssdm name="tmp_38_30"/></StgValue>
</operation>

<operation id="1688" st_id="104" stage="9" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="524">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="576" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
rewind_init:549  %tmp_38_31 = call double @llvm.sqrt.f64(double %tmp_37_38)

]]></Node>
<StgValue><ssdm name="tmp_38_31"/></StgValue>
</operation>
</state>

<state id="105" st_id="105">

<operation id="1689" st_id="105" stage="2" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="525">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="450" bw="1" op_0_bw="1" op_1_bw="8">
<![CDATA[
rewind_init:423  %OUTPUT_BUNDLE_addr_5_4 = call i1 @_ssdm_op_WriteResp.m_axi.i8P(i8* %OUTPUT_BUNDLE_addr_39)

]]></Node>
<StgValue><ssdm name="OUTPUT_BUNDLE_addr_5_4"/></StgValue>
</operation>

<operation id="1690" st_id="105" stage="1" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="525">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="508" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
rewind_init:481  %tmp_38_30 = call double @llvm.sqrt.f64(double %tmp_37_36)

]]></Node>
<StgValue><ssdm name="tmp_38_30"/></StgValue>
</operation>

<operation id="1691" st_id="105" stage="8" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="525">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="576" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
rewind_init:549  %tmp_38_31 = call double @llvm.sqrt.f64(double %tmp_37_38)

]]></Node>
<StgValue><ssdm name="tmp_38_31"/></StgValue>
</operation>
</state>

<state id="106" st_id="106">

<operation id="1692" st_id="106" stage="1" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="526">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="450" bw="1" op_0_bw="1" op_1_bw="8">
<![CDATA[
rewind_init:423  %OUTPUT_BUNDLE_addr_5_4 = call i1 @_ssdm_op_WriteResp.m_axi.i8P(i8* %OUTPUT_BUNDLE_addr_39)

]]></Node>
<StgValue><ssdm name="OUTPUT_BUNDLE_addr_5_4"/></StgValue>
</operation>

<operation id="1693" st_id="106" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="526">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="509" bw="16" op_0_bw="16" op_1_bw="64">
<![CDATA[
rewind_init:482  %tmp_39_30 = call fastcc i16 @__hls_fptoui_double_(double %tmp_38_30)

]]></Node>
<StgValue><ssdm name="tmp_39_30"/></StgValue>
</operation>

<operation id="1694" st_id="106" stage="7" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="526">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="576" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
rewind_init:549  %tmp_38_31 = call double @llvm.sqrt.f64(double %tmp_37_38)

]]></Node>
<StgValue><ssdm name="tmp_38_31"/></StgValue>
</operation>
</state>

<state id="107" st_id="107">

<operation id="1695" st_id="107" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="527">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="509" bw="16" op_0_bw="16" op_1_bw="64">
<![CDATA[
rewind_init:482  %tmp_39_30 = call fastcc i16 @__hls_fptoui_double_(double %tmp_38_30)

]]></Node>
<StgValue><ssdm name="tmp_39_30"/></StgValue>
</operation>

<operation id="1696" st_id="107" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="527">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="510" bw="2" op_0_bw="2" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
rewind_init:483  %tmp_152 = call i2 @_ssdm_op_PartSelect.i2.i16.i32.i32(i16 %tmp_39_30, i32 8, i32 9)

]]></Node>
<StgValue><ssdm name="tmp_152"/></StgValue>
</operation>

<operation id="1697" st_id="107" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="527">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="511" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
rewind_init:484  %icmp6 = icmp ne i2 %tmp_152, 0

]]></Node>
<StgValue><ssdm name="icmp6"/></StgValue>
</operation>

<operation id="1698" st_id="107" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="527">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="512" bw="8" op_0_bw="16">
<![CDATA[
rewind_init:485  %tmp_153 = trunc i16 %tmp_39_30 to i8

]]></Node>
<StgValue><ssdm name="tmp_153"/></StgValue>
</operation>

<operation id="1699" st_id="107" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="527">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="514" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
rewind_init:487  %output4_sum40 = add i32 1031, %output_read

]]></Node>
<StgValue><ssdm name="output4_sum40"/></StgValue>
</operation>

<operation id="1700" st_id="107" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="527">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="515" bw="8" op_0_bw="8" op_1_bw="32">
<![CDATA[
rewind_init:488  %OUTPUT_BUNDLE_addr_40 = getelementptr i8* %OUTPUT_BUNDLE, i32 %output4_sum40

]]></Node>
<StgValue><ssdm name="OUTPUT_BUNDLE_addr_40"/></StgValue>
</operation>

<operation id="1701" st_id="107" stage="6" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="527">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="576" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
rewind_init:549  %tmp_38_31 = call double @llvm.sqrt.f64(double %tmp_37_38)

]]></Node>
<StgValue><ssdm name="tmp_38_31"/></StgValue>
</operation>
</state>

<state id="108" st_id="108">

<operation id="1702" st_id="108" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="528">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="513" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
rewind_init:486  %tmp_42_30 = select i1 %icmp6, i8 -1, i8 %tmp_153

]]></Node>
<StgValue><ssdm name="tmp_42_30"/></StgValue>
</operation>

<operation id="1703" st_id="108" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="528">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="516" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
rewind_init:489  %OUTPUT_BUNDLE_addr_6_3 = call i1 @_ssdm_op_WriteReq.m_axi.i8P(i8* %OUTPUT_BUNDLE_addr_40, i32 1)

]]></Node>
<StgValue><ssdm name="OUTPUT_BUNDLE_addr_6_3"/></StgValue>
</operation>

<operation id="1704" st_id="108" stage="5" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="528">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="576" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
rewind_init:549  %tmp_38_31 = call double @llvm.sqrt.f64(double %tmp_37_38)

]]></Node>
<StgValue><ssdm name="tmp_38_31"/></StgValue>
</operation>
</state>

<state id="109" st_id="109">

<operation id="1705" st_id="109" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="529">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="517" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8" op_3_bw="1">
<![CDATA[
rewind_init:490  call void @_ssdm_op_Write.m_axi.i8P(i8* %OUTPUT_BUNDLE_addr_40, i8 %tmp_42_30, i1 true)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1706" st_id="109" stage="4" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="529">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="576" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
rewind_init:549  %tmp_38_31 = call double @llvm.sqrt.f64(double %tmp_37_38)

]]></Node>
<StgValue><ssdm name="tmp_38_31"/></StgValue>
</operation>
</state>

<state id="110" st_id="110">

<operation id="1707" st_id="110" stage="5" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="530">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="518" bw="1" op_0_bw="1" op_1_bw="8">
<![CDATA[
rewind_init:491  %OUTPUT_BUNDLE_addr_6_4 = call i1 @_ssdm_op_WriteResp.m_axi.i8P(i8* %OUTPUT_BUNDLE_addr_40)

]]></Node>
<StgValue><ssdm name="OUTPUT_BUNDLE_addr_6_4"/></StgValue>
</operation>

<operation id="1708" st_id="110" stage="3" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="530">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="576" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
rewind_init:549  %tmp_38_31 = call double @llvm.sqrt.f64(double %tmp_37_38)

]]></Node>
<StgValue><ssdm name="tmp_38_31"/></StgValue>
</operation>
</state>

<state id="111" st_id="111">

<operation id="1709" st_id="111" stage="4" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="531">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="518" bw="1" op_0_bw="1" op_1_bw="8">
<![CDATA[
rewind_init:491  %OUTPUT_BUNDLE_addr_6_4 = call i1 @_ssdm_op_WriteResp.m_axi.i8P(i8* %OUTPUT_BUNDLE_addr_40)

]]></Node>
<StgValue><ssdm name="OUTPUT_BUNDLE_addr_6_4"/></StgValue>
</operation>

<operation id="1710" st_id="111" stage="2" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="531">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="576" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
rewind_init:549  %tmp_38_31 = call double @llvm.sqrt.f64(double %tmp_37_38)

]]></Node>
<StgValue><ssdm name="tmp_38_31"/></StgValue>
</operation>
</state>

<state id="112" st_id="112">

<operation id="1711" st_id="112" stage="3" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="532">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="518" bw="1" op_0_bw="1" op_1_bw="8">
<![CDATA[
rewind_init:491  %OUTPUT_BUNDLE_addr_6_4 = call i1 @_ssdm_op_WriteResp.m_axi.i8P(i8* %OUTPUT_BUNDLE_addr_40)

]]></Node>
<StgValue><ssdm name="OUTPUT_BUNDLE_addr_6_4"/></StgValue>
</operation>

<operation id="1712" st_id="112" stage="1" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="532">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="576" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
rewind_init:549  %tmp_38_31 = call double @llvm.sqrt.f64(double %tmp_37_38)

]]></Node>
<StgValue><ssdm name="tmp_38_31"/></StgValue>
</operation>
</state>

<state id="113" st_id="113">

<operation id="1713" st_id="113" stage="2" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="533">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="518" bw="1" op_0_bw="1" op_1_bw="8">
<![CDATA[
rewind_init:491  %OUTPUT_BUNDLE_addr_6_4 = call i1 @_ssdm_op_WriteResp.m_axi.i8P(i8* %OUTPUT_BUNDLE_addr_40)

]]></Node>
<StgValue><ssdm name="OUTPUT_BUNDLE_addr_6_4"/></StgValue>
</operation>

<operation id="1714" st_id="113" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="533">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="577" bw="16" op_0_bw="16" op_1_bw="64">
<![CDATA[
rewind_init:550  %tmp_39_31 = call fastcc i16 @__hls_fptoui_double_(double %tmp_38_31)

]]></Node>
<StgValue><ssdm name="tmp_39_31"/></StgValue>
</operation>
</state>

<state id="114" st_id="114">

<operation id="1715" st_id="114" stage="1" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="534">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="518" bw="1" op_0_bw="1" op_1_bw="8">
<![CDATA[
rewind_init:491  %OUTPUT_BUNDLE_addr_6_4 = call i1 @_ssdm_op_WriteResp.m_axi.i8P(i8* %OUTPUT_BUNDLE_addr_40)

]]></Node>
<StgValue><ssdm name="OUTPUT_BUNDLE_addr_6_4"/></StgValue>
</operation>

<operation id="1716" st_id="114" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="534">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="577" bw="16" op_0_bw="16" op_1_bw="64">
<![CDATA[
rewind_init:550  %tmp_39_31 = call fastcc i16 @__hls_fptoui_double_(double %tmp_38_31)

]]></Node>
<StgValue><ssdm name="tmp_39_31"/></StgValue>
</operation>

<operation id="1717" st_id="114" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="534">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="578" bw="2" op_0_bw="2" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
rewind_init:551  %tmp_156 = call i2 @_ssdm_op_PartSelect.i2.i16.i32.i32(i16 %tmp_39_31, i32 8, i32 9)

]]></Node>
<StgValue><ssdm name="tmp_156"/></StgValue>
</operation>

<operation id="1718" st_id="114" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="534">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="579" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
rewind_init:552  %icmp7 = icmp ne i2 %tmp_156, 0

]]></Node>
<StgValue><ssdm name="icmp7"/></StgValue>
</operation>

<operation id="1719" st_id="114" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="534">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="580" bw="8" op_0_bw="16">
<![CDATA[
rewind_init:553  %tmp_157 = trunc i16 %tmp_39_31 to i8

]]></Node>
<StgValue><ssdm name="tmp_157"/></StgValue>
</operation>

<operation id="1720" st_id="114" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="534">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="582" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
rewind_init:555  %output4_sum41 = add i32 1032, %output_read

]]></Node>
<StgValue><ssdm name="output4_sum41"/></StgValue>
</operation>

<operation id="1721" st_id="114" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="534">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="583" bw="8" op_0_bw="8" op_1_bw="32">
<![CDATA[
rewind_init:556  %OUTPUT_BUNDLE_addr_41 = getelementptr i8* %OUTPUT_BUNDLE, i32 %output4_sum41

]]></Node>
<StgValue><ssdm name="OUTPUT_BUNDLE_addr_41"/></StgValue>
</operation>
</state>

<state id="115" st_id="115">

<operation id="1722" st_id="115" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="535">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="581" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
rewind_init:554  %tmp_42_31 = select i1 %icmp7, i8 -1, i8 %tmp_157

]]></Node>
<StgValue><ssdm name="tmp_42_31"/></StgValue>
</operation>

<operation id="1723" st_id="115" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="535">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="584" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
rewind_init:557  %OUTPUT_BUNDLE_addr_7_3 = call i1 @_ssdm_op_WriteReq.m_axi.i8P(i8* %OUTPUT_BUNDLE_addr_41, i32 1)

]]></Node>
<StgValue><ssdm name="OUTPUT_BUNDLE_addr_7_3"/></StgValue>
</operation>
</state>

<state id="116" st_id="116">

<operation id="1724" st_id="116" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="536">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="585" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8" op_3_bw="1">
<![CDATA[
rewind_init:558  call void @_ssdm_op_Write.m_axi.i8P(i8* %OUTPUT_BUNDLE_addr_41, i8 %tmp_42_31, i1 true)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="117" st_id="117">

<operation id="1725" st_id="117" stage="5" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="537">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="586" bw="1" op_0_bw="1" op_1_bw="8">
<![CDATA[
rewind_init:559  %OUTPUT_BUNDLE_addr_7_4 = call i1 @_ssdm_op_WriteResp.m_axi.i8P(i8* %OUTPUT_BUNDLE_addr_41)

]]></Node>
<StgValue><ssdm name="OUTPUT_BUNDLE_addr_7_4"/></StgValue>
</operation>
</state>

<state id="118" st_id="118">

<operation id="1726" st_id="118" stage="4" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="538">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="586" bw="1" op_0_bw="1" op_1_bw="8">
<![CDATA[
rewind_init:559  %OUTPUT_BUNDLE_addr_7_4 = call i1 @_ssdm_op_WriteResp.m_axi.i8P(i8* %OUTPUT_BUNDLE_addr_41)

]]></Node>
<StgValue><ssdm name="OUTPUT_BUNDLE_addr_7_4"/></StgValue>
</operation>
</state>

<state id="119" st_id="119">

<operation id="1727" st_id="119" stage="3" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="539">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="586" bw="1" op_0_bw="1" op_1_bw="8">
<![CDATA[
rewind_init:559  %OUTPUT_BUNDLE_addr_7_4 = call i1 @_ssdm_op_WriteResp.m_axi.i8P(i8* %OUTPUT_BUNDLE_addr_41)

]]></Node>
<StgValue><ssdm name="OUTPUT_BUNDLE_addr_7_4"/></StgValue>
</operation>
</state>

<state id="120" st_id="120">

<operation id="1728" st_id="120" stage="2" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="540">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="586" bw="1" op_0_bw="1" op_1_bw="8">
<![CDATA[
rewind_init:559  %OUTPUT_BUNDLE_addr_7_4 = call i1 @_ssdm_op_WriteResp.m_axi.i8P(i8* %OUTPUT_BUNDLE_addr_41)

]]></Node>
<StgValue><ssdm name="OUTPUT_BUNDLE_addr_7_4"/></StgValue>
</operation>
</state>

<state id="121" st_id="121">

<operation id="1729" st_id="121" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="541">
<or_exp><and_exp><literal name="do_init" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="27" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
rewind_init:0  call void (...)* @_ssdm_op_SpecBitsMap(i8* %OUTPUT_BUNDLE), !map !468

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1730" st_id="121" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="541">
<or_exp><and_exp><literal name="do_init" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
rewind_init:1  call void (...)* @_ssdm_op_SpecBitsMap(i8* %INPUT_BUNDLE), !map !474

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1731" st_id="121" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="541">
<or_exp><and_exp><literal name="do_init" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
rewind_init:2  call void (...)* @_ssdm_op_SpecTopModule([6 x i8]* @sobel_str) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1732" st_id="121" stage="1" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="541">
<or_exp><and_exp><literal name="do_init" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="586" bw="1" op_0_bw="1" op_1_bw="8">
<![CDATA[
rewind_init:559  %OUTPUT_BUNDLE_addr_7_4 = call i1 @_ssdm_op_WriteResp.m_axi.i8P(i8* %OUTPUT_BUNDLE_addr_41)

]]></Node>
<StgValue><ssdm name="OUTPUT_BUNDLE_addr_7_4"/></StgValue>
</operation>

<operation id="1733" st_id="121" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="541">
<or_exp><and_exp><literal name="do_init" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="587" bw="0" op_0_bw="0">
<![CDATA[
rewind_init:560  br label %.preheader.0.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1734" st_id="121" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="542">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="589" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.preheader.0.preheader:0  %input1006_phi = phi i32 [ %input_read, %rewind_init ], [ %input1006_rewind, %rewind_header ]

]]></Node>
<StgValue><ssdm name="input1006_phi"/></StgValue>
</operation>

<operation id="1735" st_id="121" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="542">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="593" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
.preheader.0.preheader:4  %i_mid2 = select i1 %tmp_1_s, i10 1, i10 %i

]]></Node>
<StgValue><ssdm name="i_mid2"/></StgValue>
</operation>

<operation id="1736" st_id="121" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="542">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="595" bw="20" op_0_bw="20" op_1_bw="10" op_2_bw="10">
<![CDATA[
.preheader.0.preheader:6  %tmp_2_mid1 = call i20 @_ssdm_op_BitConcatenate.i20.i10.i10(i10 %j_s, i10 1)

]]></Node>
<StgValue><ssdm name="tmp_2_mid1"/></StgValue>
</operation>

<operation id="1737" st_id="121" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="542">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="597" bw="21" op_0_bw="20">
<![CDATA[
.preheader.0.preheader:8  %tmp_6_cast_mid1 = zext i20 %tmp_2_mid1 to i21

]]></Node>
<StgValue><ssdm name="tmp_6_cast_mid1"/></StgValue>
</operation>

<operation id="1738" st_id="121" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="542">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="598" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
.preheader.0.preheader:9  %sum2_mid1 = add i21 -1025, %tmp_6_cast_mid1

]]></Node>
<StgValue><ssdm name="sum2_mid1"/></StgValue>
</operation>

<operation id="1739" st_id="121" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="542">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="599" bw="32" op_0_bw="21">
<![CDATA[
.preheader.0.preheader:10  %sum2_cast_mid1 = sext i21 %sum2_mid1 to i32

]]></Node>
<StgValue><ssdm name="sum2_cast_mid1"/></StgValue>
</operation>

<operation id="1740" st_id="121" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="542">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="600" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.0.preheader:11  %input2_sum64 = add i32 %sum2_cast_mid1, %input1006_phi

]]></Node>
<StgValue><ssdm name="input2_sum64"/></StgValue>
</operation>

<operation id="1741" st_id="121" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="542">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="601" bw="8" op_0_bw="8" op_1_bw="32">
<![CDATA[
.preheader.0.preheader:12  %INPUT_BUNDLE_addr_64 = getelementptr i8* %INPUT_BUNDLE, i32 %input2_sum64

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_addr_64"/></StgValue>
</operation>

<operation id="1742" st_id="121" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="542">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3188" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.0.preheader:2599  %indvar_flatten_next = add i16 1, %indvar_flatten

]]></Node>
<StgValue><ssdm name="indvar_flatten_next"/></StgValue>
</operation>

<operation id="1743" st_id="121" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="542">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3996" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader.0.preheader:3407  %i_1_7 = add i10 34, %i_mid2

]]></Node>
<StgValue><ssdm name="i_1_7"/></StgValue>
</operation>

<operation id="1744" st_id="121" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="542">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3997" bw="1" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader.0.preheader:3408  %tmp_1_8 = icmp eq i10 %i_1_7, -1

]]></Node>
<StgValue><ssdm name="tmp_1_8"/></StgValue>
</operation>

<operation id="1745" st_id="121" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="542">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3999" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.0.preheader:3410  %exitcond_flatten = icmp eq i16 %indvar_flatten, -25679

]]></Node>
<StgValue><ssdm name="exitcond_flatten"/></StgValue>
</operation>
</state>

<state id="122" st_id="122">

<operation id="1746" st_id="122" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="543">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="590" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.preheader.0.preheader:1  %output1007_phi = phi i32 [ %output_read, %rewind_init ], [ %output1007_rewind, %rewind_header ]

]]></Node>
<StgValue><ssdm name="output1007_phi"/></StgValue>
</operation>

<operation id="1747" st_id="122" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="543">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="594" bw="20" op_0_bw="20" op_1_bw="10" op_2_bw="10">
<![CDATA[
.preheader.0.preheader:5  %tmp_5_mid1 = call i20 @_ssdm_op_BitConcatenate.i20.i10.i10(i10 %j_s, i10 0)

]]></Node>
<StgValue><ssdm name="tmp_5_mid1"/></StgValue>
</operation>

<operation id="1748" st_id="122" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="543">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="596" bw="32" op_0_bw="20">
<![CDATA[
.preheader.0.preheader:7  %tmp_6_mid1 = zext i20 %tmp_2_mid1 to i32

]]></Node>
<StgValue><ssdm name="tmp_6_mid1"/></StgValue>
</operation>

<operation id="1749" st_id="122" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="543">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="602" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:13  %INPUT_BUNDLE_load_64 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_64, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_64"/></StgValue>
</operation>

<operation id="1750" st_id="122" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="543">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="607" bw="32" op_0_bw="20">
<![CDATA[
.preheader.0.preheader:18  %sum4_cast_mid1 = zext i20 %tmp_5_mid1 to i32

]]></Node>
<StgValue><ssdm name="sum4_cast_mid1"/></StgValue>
</operation>

<operation id="1751" st_id="122" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="543">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="608" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.0.preheader:19  %input2_sum65 = add i32 %sum4_cast_mid1, %input1006_phi

]]></Node>
<StgValue><ssdm name="input2_sum65"/></StgValue>
</operation>

<operation id="1752" st_id="122" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="543">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="609" bw="8" op_0_bw="8" op_1_bw="32">
<![CDATA[
.preheader.0.preheader:20  %INPUT_BUNDLE_addr_65 = getelementptr i8* %INPUT_BUNDLE, i32 %input2_sum65

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_addr_65"/></StgValue>
</operation>

<operation id="1753" st_id="122" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="543">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="698" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.0.preheader:109  %output4_sum8 = add i32 %tmp_6_mid1, %output1007_phi

]]></Node>
<StgValue><ssdm name="output4_sum8"/></StgValue>
</operation>

<operation id="1754" st_id="122" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="543">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="699" bw="8" op_0_bw="8" op_1_bw="32">
<![CDATA[
.preheader.0.preheader:110  %OUTPUT_BUNDLE_addr_8 = getelementptr i8* %OUTPUT_BUNDLE, i32 %output4_sum8

]]></Node>
<StgValue><ssdm name="OUTPUT_BUNDLE_addr_8"/></StgValue>
</operation>
</state>

<state id="123" st_id="123">

<operation id="1755" st_id="123" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="544">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="602" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:13  %INPUT_BUNDLE_load_64 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_64, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_64"/></StgValue>
</operation>

<operation id="1756" st_id="123" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="544">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="610" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:21  %INPUT_BUNDLE_load_65 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_65, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_65"/></StgValue>
</operation>

<operation id="1757" st_id="123" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="544">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="614" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
.preheader.0.preheader:25  %sum6_mid1 = add i21 1023, %tmp_6_cast_mid1

]]></Node>
<StgValue><ssdm name="sum6_mid1"/></StgValue>
</operation>

<operation id="1758" st_id="123" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="544">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="615" bw="32" op_0_bw="21">
<![CDATA[
.preheader.0.preheader:26  %sum6_cast_mid1 = zext i21 %sum6_mid1 to i32

]]></Node>
<StgValue><ssdm name="sum6_cast_mid1"/></StgValue>
</operation>

<operation id="1759" st_id="123" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="544">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="616" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.0.preheader:27  %input2_sum66 = add i32 %sum6_cast_mid1, %input1006_phi

]]></Node>
<StgValue><ssdm name="input2_sum66"/></StgValue>
</operation>

<operation id="1760" st_id="123" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="544">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="617" bw="8" op_0_bw="8" op_1_bw="32">
<![CDATA[
.preheader.0.preheader:28  %INPUT_BUNDLE_addr_66 = getelementptr i8* %INPUT_BUNDLE, i32 %input2_sum66

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_addr_66"/></StgValue>
</operation>

<operation id="1761" st_id="123" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="544">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="621" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
.preheader.0.preheader:32  %sum8_mid1 = add i21 -1023, %tmp_6_cast_mid1

]]></Node>
<StgValue><ssdm name="sum8_mid1"/></StgValue>
</operation>

<operation id="1762" st_id="123" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="544">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="622" bw="32" op_0_bw="21">
<![CDATA[
.preheader.0.preheader:33  %sum8_cast_mid1 = sext i21 %sum8_mid1 to i32

]]></Node>
<StgValue><ssdm name="sum8_cast_mid1"/></StgValue>
</operation>

<operation id="1763" st_id="123" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="544">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="623" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.0.preheader:34  %input2_sum67 = add i32 %sum8_cast_mid1, %input1006_phi

]]></Node>
<StgValue><ssdm name="input2_sum67"/></StgValue>
</operation>

<operation id="1764" st_id="123" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="544">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="624" bw="8" op_0_bw="8" op_1_bw="32">
<![CDATA[
.preheader.0.preheader:35  %INPUT_BUNDLE_addr_67 = getelementptr i8* %INPUT_BUNDLE, i32 %input2_sum67

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_addr_67"/></StgValue>
</operation>

<operation id="1765" st_id="123" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="544">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="641" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
.preheader.0.preheader:52  %sum5_mid1 = add i21 1025, %tmp_6_cast_mid1

]]></Node>
<StgValue><ssdm name="sum5_mid1"/></StgValue>
</operation>

<operation id="1766" st_id="123" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="544">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="642" bw="32" op_0_bw="21">
<![CDATA[
.preheader.0.preheader:53  %sum5_cast_mid1 = zext i21 %sum5_mid1 to i32

]]></Node>
<StgValue><ssdm name="sum5_cast_mid1"/></StgValue>
</operation>

<operation id="1767" st_id="123" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="544">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="643" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.0.preheader:54  %input2_sum69 = add i32 %sum5_cast_mid1, %input1006_phi

]]></Node>
<StgValue><ssdm name="input2_sum69"/></StgValue>
</operation>

<operation id="1768" st_id="123" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="544">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="644" bw="8" op_0_bw="8" op_1_bw="32">
<![CDATA[
.preheader.0.preheader:55  %INPUT_BUNDLE_addr_69 = getelementptr i8* %INPUT_BUNDLE, i32 %input2_sum69

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_addr_69"/></StgValue>
</operation>

<operation id="1769" st_id="123" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="544">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="700" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:111  %OUTPUT_BUNDLE_addr_8_1 = call i1 @_ssdm_op_WriteReq.m_axi.i8P(i8* %OUTPUT_BUNDLE_addr_8, i32 1)

]]></Node>
<StgValue><ssdm name="OUTPUT_BUNDLE_addr_8_1"/></StgValue>
</operation>
</state>

<state id="124" st_id="124">

<operation id="1770" st_id="124" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="545">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="602" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:13  %INPUT_BUNDLE_load_64 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_64, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_64"/></StgValue>
</operation>

<operation id="1771" st_id="124" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="545">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="610" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:21  %INPUT_BUNDLE_load_65 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_65, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_65"/></StgValue>
</operation>

<operation id="1772" st_id="124" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="545">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="618" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:29  %INPUT_BUNDLE_load_66 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_66, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_66"/></StgValue>
</operation>
</state>

<state id="125" st_id="125">

<operation id="1773" st_id="125" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="546">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="602" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:13  %INPUT_BUNDLE_load_64 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_64, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_64"/></StgValue>
</operation>

<operation id="1774" st_id="125" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="546">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="610" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:21  %INPUT_BUNDLE_load_65 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_65, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_65"/></StgValue>
</operation>

<operation id="1775" st_id="125" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="546">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="618" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:29  %INPUT_BUNDLE_load_66 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_66, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_66"/></StgValue>
</operation>

<operation id="1776" st_id="125" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="546">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="625" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:36  %INPUT_BUNDLE_load_67 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_67, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_67"/></StgValue>
</operation>

<operation id="1777" st_id="125" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="546">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="629" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.preheader.0.preheader:40  %tmp_4_mid1 = or i20 %tmp_5_mid1, 1

]]></Node>
<StgValue><ssdm name="tmp_4_mid1"/></StgValue>
</operation>

<operation id="1778" st_id="125" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="546">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="630" bw="21" op_0_bw="20">
<![CDATA[
.preheader.0.preheader:41  %tmp_15_cast_mid1 = zext i20 %tmp_4_mid1 to i21

]]></Node>
<StgValue><ssdm name="tmp_15_cast_mid1"/></StgValue>
</operation>

<operation id="1779" st_id="125" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="546">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="631" bw="20" op_0_bw="1" op_1_bw="20" op_2_bw="20">
<![CDATA[
.preheader.0.preheader:42  %tmp_15_cast_mid2 = select i1 %tmp_1_s, i20 %tmp_4_mid1, i20 %tmp_15_cast1

]]></Node>
<StgValue><ssdm name="tmp_15_cast_mid2"/></StgValue>
</operation>

<operation id="1780" st_id="125" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="546">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="633" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
.preheader.0.preheader:44  %sum3_mid1 = add i21 1, %tmp_15_cast_mid1

]]></Node>
<StgValue><ssdm name="sum3_mid1"/></StgValue>
</operation>

<operation id="1781" st_id="125" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="546">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="634" bw="32" op_0_bw="21">
<![CDATA[
.preheader.0.preheader:45  %sum3_cast_mid1 = zext i21 %sum3_mid1 to i32

]]></Node>
<StgValue><ssdm name="sum3_cast_mid1"/></StgValue>
</operation>

<operation id="1782" st_id="125" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="546">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="635" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.0.preheader:46  %input2_sum68 = add i32 %sum3_cast_mid1, %input1006_phi

]]></Node>
<StgValue><ssdm name="input2_sum68"/></StgValue>
</operation>

<operation id="1783" st_id="125" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="546">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="636" bw="8" op_0_bw="8" op_1_bw="32">
<![CDATA[
.preheader.0.preheader:47  %INPUT_BUNDLE_addr_68 = getelementptr i8* %INPUT_BUNDLE, i32 %input2_sum68

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_addr_68"/></StgValue>
</operation>

<operation id="1784" st_id="125" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="546">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="713" bw="32" op_0_bw="20">
<![CDATA[
.preheader.0.preheader:124  %sum4_1_cast_mid1 = zext i20 %tmp_4_mid1 to i32

]]></Node>
<StgValue><ssdm name="sum4_1_cast_mid1"/></StgValue>
</operation>

<operation id="1785" st_id="125" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="546">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="714" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.0.preheader:125  %input2_sum73 = add i32 %sum4_1_cast_mid1, %input1006_phi

]]></Node>
<StgValue><ssdm name="input2_sum73"/></StgValue>
</operation>

<operation id="1786" st_id="125" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="546">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="715" bw="8" op_0_bw="8" op_1_bw="32">
<![CDATA[
.preheader.0.preheader:126  %INPUT_BUNDLE_addr_73 = getelementptr i8* %INPUT_BUNDLE, i32 %input2_sum73

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_addr_73"/></StgValue>
</operation>
</state>

<state id="126" st_id="126">

<operation id="1787" st_id="126" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="547">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="602" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:13  %INPUT_BUNDLE_load_64 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_64, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_64"/></StgValue>
</operation>

<operation id="1788" st_id="126" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="547">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="610" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:21  %INPUT_BUNDLE_load_65 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_65, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_65"/></StgValue>
</operation>

<operation id="1789" st_id="126" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="547">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="618" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:29  %INPUT_BUNDLE_load_66 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_66, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_66"/></StgValue>
</operation>

<operation id="1790" st_id="126" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="547">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="625" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:36  %INPUT_BUNDLE_load_67 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_67, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_67"/></StgValue>
</operation>

<operation id="1791" st_id="126" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="547">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="637" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:48  %INPUT_BUNDLE_load_68 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_68, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_68"/></StgValue>
</operation>
</state>

<state id="127" st_id="127">

<operation id="1792" st_id="127" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="548">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="602" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:13  %INPUT_BUNDLE_load_64 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_64, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_64"/></StgValue>
</operation>

<operation id="1793" st_id="127" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="548">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="610" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:21  %INPUT_BUNDLE_load_65 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_65, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_65"/></StgValue>
</operation>

<operation id="1794" st_id="127" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="548">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="618" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:29  %INPUT_BUNDLE_load_66 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_66, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_66"/></StgValue>
</operation>

<operation id="1795" st_id="127" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="548">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="625" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:36  %INPUT_BUNDLE_load_67 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_67, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_67"/></StgValue>
</operation>

<operation id="1796" st_id="127" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="548">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="637" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:48  %INPUT_BUNDLE_load_68 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_68, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_68"/></StgValue>
</operation>

<operation id="1797" st_id="127" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="548">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="645" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:56  %INPUT_BUNDLE_load_69 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_69, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_69"/></StgValue>
</operation>

<operation id="1798" st_id="127" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="548">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="656" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.preheader.0.preheader:67  %tmp_10_mid1 = add i20 1024, %tmp_5_mid1

]]></Node>
<StgValue><ssdm name="tmp_10_mid1"/></StgValue>
</operation>

<operation id="1799" st_id="127" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="548">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="657" bw="10" op_0_bw="10" op_1_bw="20" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.0.preheader:68  %tmp_11_mid1 = call i10 @_ssdm_op_PartSelect.i10.i20.i32.i32(i20 %tmp_10_mid1, i32 10, i32 19)

]]></Node>
<StgValue><ssdm name="tmp_11_mid1"/></StgValue>
</operation>

<operation id="1800" st_id="127" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="548">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="658" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
.preheader.0.preheader:69  %tmp_11_mid2 = select i1 %tmp_1_s, i10 %tmp_11_mid1, i10 %tmp_33

]]></Node>
<StgValue><ssdm name="tmp_11_mid2"/></StgValue>
</operation>

<operation id="1801" st_id="127" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="548">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="659" bw="20" op_0_bw="20" op_1_bw="10" op_2_bw="10">
<![CDATA[
.preheader.0.preheader:70  %tmp_12_mid1 = call i20 @_ssdm_op_BitConcatenate.i20.i10.i10(i10 %tmp_11_mid1, i10 1)

]]></Node>
<StgValue><ssdm name="tmp_12_mid1"/></StgValue>
</operation>

<operation id="1802" st_id="127" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="548">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="660" bw="32" op_0_bw="20">
<![CDATA[
.preheader.0.preheader:71  %tmp_14_mid1 = zext i20 %tmp_12_mid1 to i32

]]></Node>
<StgValue><ssdm name="tmp_14_mid1"/></StgValue>
</operation>

<operation id="1803" st_id="127" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="548">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="661" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.0.preheader:72  %input2_sum70 = add i32 %tmp_14_mid1, %input1006_phi

]]></Node>
<StgValue><ssdm name="input2_sum70"/></StgValue>
</operation>

<operation id="1804" st_id="127" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="548">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="662" bw="8" op_0_bw="8" op_1_bw="32">
<![CDATA[
.preheader.0.preheader:73  %INPUT_BUNDLE_addr_70 = getelementptr i8* %INPUT_BUNDLE, i32 %input2_sum70

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_addr_70"/></StgValue>
</operation>
</state>

<state id="128" st_id="128">

<operation id="1805" st_id="128" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="549">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="602" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:13  %INPUT_BUNDLE_load_64 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_64, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_64"/></StgValue>
</operation>

<operation id="1806" st_id="128" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1326">
<or_exp><and_exp><literal name="tmp_1_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="605" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.preheader.0.preheader:16  %tmp_9_mid1 = add i20 -1, %tmp_5_mid1

]]></Node>
<StgValue><ssdm name="tmp_9_mid1"/></StgValue>
</operation>

<operation id="1807" st_id="128" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="549">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="606" bw="20" op_0_bw="1" op_1_bw="20" op_2_bw="20">
<![CDATA[
.preheader.0.preheader:17  %tmp_9_mid2 = select i1 %tmp_1_s, i20 %tmp_9_mid1, i20 %tmp_111

]]></Node>
<StgValue><ssdm name="tmp_9_mid2"/></StgValue>
</operation>

<operation id="1808" st_id="128" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="549">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="610" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:21  %INPUT_BUNDLE_load_65 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_65, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_65"/></StgValue>
</operation>

<operation id="1809" st_id="128" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="549">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="618" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:29  %INPUT_BUNDLE_load_66 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_66, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_66"/></StgValue>
</operation>

<operation id="1810" st_id="128" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="549">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="625" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:36  %INPUT_BUNDLE_load_67 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_67, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_67"/></StgValue>
</operation>

<operation id="1811" st_id="128" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="549">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="637" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:48  %INPUT_BUNDLE_load_68 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_68, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_68"/></StgValue>
</operation>

<operation id="1812" st_id="128" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="549">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="645" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:56  %INPUT_BUNDLE_load_69 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_69, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_69"/></StgValue>
</operation>

<operation id="1813" st_id="128" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="549">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="663" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:74  %INPUT_BUNDLE_load_70 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_70, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_70"/></StgValue>
</operation>

<operation id="1814" st_id="128" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="549">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="667" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.preheader.0.preheader:78  %tmp_17_mid1 = add i20 -1024, %tmp_5_mid1

]]></Node>
<StgValue><ssdm name="tmp_17_mid1"/></StgValue>
</operation>

<operation id="1815" st_id="128" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="549">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="668" bw="10" op_0_bw="10" op_1_bw="20" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.0.preheader:79  %tmp_18_mid1 = call i10 @_ssdm_op_PartSelect.i10.i20.i32.i32(i20 %tmp_17_mid1, i32 10, i32 19)

]]></Node>
<StgValue><ssdm name="tmp_18_mid1"/></StgValue>
</operation>

<operation id="1816" st_id="128" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="549">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="669" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
.preheader.0.preheader:80  %tmp_18_mid2 = select i1 %tmp_1_s, i10 %tmp_18_mid1, i10 %tmp_32

]]></Node>
<StgValue><ssdm name="tmp_18_mid2"/></StgValue>
</operation>

<operation id="1817" st_id="128" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="549">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="670" bw="20" op_0_bw="20" op_1_bw="10" op_2_bw="10">
<![CDATA[
.preheader.0.preheader:81  %tmp_20_mid1 = call i20 @_ssdm_op_BitConcatenate.i20.i10.i10(i10 %tmp_18_mid1, i10 1)

]]></Node>
<StgValue><ssdm name="tmp_20_mid1"/></StgValue>
</operation>

<operation id="1818" st_id="128" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="549">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="671" bw="32" op_0_bw="20">
<![CDATA[
.preheader.0.preheader:82  %tmp_21_mid1 = zext i20 %tmp_20_mid1 to i32

]]></Node>
<StgValue><ssdm name="tmp_21_mid1"/></StgValue>
</operation>

<operation id="1819" st_id="128" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="549">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="672" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.0.preheader:83  %input2_sum71 = add i32 %tmp_21_mid1, %input1006_phi

]]></Node>
<StgValue><ssdm name="input2_sum71"/></StgValue>
</operation>

<operation id="1820" st_id="128" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="549">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="673" bw="8" op_0_bw="8" op_1_bw="32">
<![CDATA[
.preheader.0.preheader:84  %INPUT_BUNDLE_addr_71 = getelementptr i8* %INPUT_BUNDLE, i32 %input2_sum71

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_addr_71"/></StgValue>
</operation>

<operation id="1821" st_id="128" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="549">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1382" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
.preheader.0.preheader:793  %i_1_7_mid2 = select i1 %tmp_1_s, i10 9, i10 %i_1_25

]]></Node>
<StgValue><ssdm name="i_1_7_mid2"/></StgValue>
</operation>

<operation id="1822" st_id="128" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="549">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1383" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
.preheader.0.preheader:794  %j_mid2 = select i1 %tmp_1_s, i10 %j_s, i10 %j

]]></Node>
<StgValue><ssdm name="j_mid2"/></StgValue>
</operation>

<operation id="1823" st_id="128" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="549">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3998" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader.0.preheader:3409  %j_1 = add i10 1, %j_mid2

]]></Node>
<StgValue><ssdm name="j_1"/></StgValue>
</operation>
</state>

<state id="129" st_id="129">

<operation id="1824" st_id="129" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="550">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="603" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.0.preheader:14  %INPUT_BUNDLE_addr_64_1 = call i8 @_ssdm_op_Read.m_axi.i8P(i8* %INPUT_BUNDLE_addr_64)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_addr_64_1"/></StgValue>
</operation>

<operation id="1825" st_id="129" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="550">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="610" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:21  %INPUT_BUNDLE_load_65 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_65, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_65"/></StgValue>
</operation>

<operation id="1826" st_id="129" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="550">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="618" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:29  %INPUT_BUNDLE_load_66 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_66, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_66"/></StgValue>
</operation>

<operation id="1827" st_id="129" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="550">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="625" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:36  %INPUT_BUNDLE_load_67 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_67, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_67"/></StgValue>
</operation>

<operation id="1828" st_id="129" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="550">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="637" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:48  %INPUT_BUNDLE_load_68 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_68, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_68"/></StgValue>
</operation>

<operation id="1829" st_id="129" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="550">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="645" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:56  %INPUT_BUNDLE_load_69 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_69, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_69"/></StgValue>
</operation>

<operation id="1830" st_id="129" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="550">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="663" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:74  %INPUT_BUNDLE_load_70 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_70, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_70"/></StgValue>
</operation>

<operation id="1831" st_id="129" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="550">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="674" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:85  %INPUT_BUNDLE_load_71 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_71, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_71"/></StgValue>
</operation>

<operation id="1832" st_id="129" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="550">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="703" bw="20" op_0_bw="20" op_1_bw="10" op_2_bw="10">
<![CDATA[
.preheader.0.preheader:114  %tmp_13_mid1 = call i20 @_ssdm_op_BitConcatenate.i20.i10.i10(i10 %j_s, i10 2)

]]></Node>
<StgValue><ssdm name="tmp_13_mid1"/></StgValue>
</operation>

<operation id="1833" st_id="129" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="550">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="704" bw="32" op_0_bw="20">
<![CDATA[
.preheader.0.preheader:115  %tmp_6_1_mid1 = zext i20 %tmp_13_mid1 to i32

]]></Node>
<StgValue><ssdm name="tmp_6_1_mid1"/></StgValue>
</operation>

<operation id="1834" st_id="129" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="550">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="705" bw="21" op_0_bw="20">
<![CDATA[
.preheader.0.preheader:116  %tmp_6_1_cast_mid1 = zext i20 %tmp_13_mid1 to i21

]]></Node>
<StgValue><ssdm name="tmp_6_1_cast_mid1"/></StgValue>
</operation>

<operation id="1835" st_id="129" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="550">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="706" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
.preheader.0.preheader:117  %sum2_1_mid1 = add i21 -1025, %tmp_6_1_cast_mid1

]]></Node>
<StgValue><ssdm name="sum2_1_mid1"/></StgValue>
</operation>

<operation id="1836" st_id="129" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="550">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="707" bw="32" op_0_bw="21">
<![CDATA[
.preheader.0.preheader:118  %sum2_1_cast_mid1 = sext i21 %sum2_1_mid1 to i32

]]></Node>
<StgValue><ssdm name="sum2_1_cast_mid1"/></StgValue>
</operation>

<operation id="1837" st_id="129" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="550">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="708" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.0.preheader:119  %input2_sum72 = add i32 %sum2_1_cast_mid1, %input1006_phi

]]></Node>
<StgValue><ssdm name="input2_sum72"/></StgValue>
</operation>

<operation id="1838" st_id="129" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="550">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="709" bw="8" op_0_bw="8" op_1_bw="32">
<![CDATA[
.preheader.0.preheader:120  %INPUT_BUNDLE_addr_72 = getelementptr i8* %INPUT_BUNDLE, i32 %input2_sum72

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_addr_72"/></StgValue>
</operation>

<operation id="1839" st_id="129" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="550">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="795" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.0.preheader:206  %output4_sum9 = add i32 %tmp_6_1_mid1, %output1007_phi

]]></Node>
<StgValue><ssdm name="output4_sum9"/></StgValue>
</operation>

<operation id="1840" st_id="129" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="550">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="796" bw="8" op_0_bw="8" op_1_bw="32">
<![CDATA[
.preheader.0.preheader:207  %OUTPUT_BUNDLE_addr_9 = getelementptr i8* %OUTPUT_BUNDLE, i32 %output4_sum9

]]></Node>
<StgValue><ssdm name="OUTPUT_BUNDLE_addr_9"/></StgValue>
</operation>
</state>

<state id="130" st_id="130">

<operation id="1841" st_id="130" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="551">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="611" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.0.preheader:22  %INPUT_BUNDLE_addr_65_1 = call i8 @_ssdm_op_Read.m_axi.i8P(i8* %INPUT_BUNDLE_addr_65)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_addr_65_1"/></StgValue>
</operation>

<operation id="1842" st_id="130" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="551">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="618" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:29  %INPUT_BUNDLE_load_66 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_66, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_66"/></StgValue>
</operation>

<operation id="1843" st_id="130" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="551">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="625" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:36  %INPUT_BUNDLE_load_67 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_67, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_67"/></StgValue>
</operation>

<operation id="1844" st_id="130" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="551">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="637" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:48  %INPUT_BUNDLE_load_68 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_68, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_68"/></StgValue>
</operation>

<operation id="1845" st_id="130" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="551">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="645" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:56  %INPUT_BUNDLE_load_69 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_69, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_69"/></StgValue>
</operation>

<operation id="1846" st_id="130" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="551">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="663" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:74  %INPUT_BUNDLE_load_70 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_70, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_70"/></StgValue>
</operation>

<operation id="1847" st_id="130" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="551">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="674" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:85  %INPUT_BUNDLE_load_71 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_71, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_71"/></StgValue>
</operation>

<operation id="1848" st_id="130" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="551">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="710" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:121  %INPUT_BUNDLE_load_72 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_72, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_72"/></StgValue>
</operation>
</state>

<state id="131" st_id="131">

<operation id="1849" st_id="131" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="552">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="619" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.0.preheader:30  %INPUT_BUNDLE_addr_66_1 = call i8 @_ssdm_op_Read.m_axi.i8P(i8* %INPUT_BUNDLE_addr_66)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_addr_66_1"/></StgValue>
</operation>

<operation id="1850" st_id="131" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="552">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="625" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:36  %INPUT_BUNDLE_load_67 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_67, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_67"/></StgValue>
</operation>

<operation id="1851" st_id="131" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="552">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="637" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:48  %INPUT_BUNDLE_load_68 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_68, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_68"/></StgValue>
</operation>

<operation id="1852" st_id="131" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="552">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="645" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:56  %INPUT_BUNDLE_load_69 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_69, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_69"/></StgValue>
</operation>

<operation id="1853" st_id="131" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="552">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="663" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:74  %INPUT_BUNDLE_load_70 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_70, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_70"/></StgValue>
</operation>

<operation id="1854" st_id="131" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="552">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="674" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:85  %INPUT_BUNDLE_load_71 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_71, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_71"/></StgValue>
</operation>

<operation id="1855" st_id="131" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="552">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="710" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:121  %INPUT_BUNDLE_load_72 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_72, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_72"/></StgValue>
</operation>

<operation id="1856" st_id="131" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="552">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="716" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:127  %INPUT_BUNDLE_load_73 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_73, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_73"/></StgValue>
</operation>

<operation id="1857" st_id="131" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="552">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="720" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
.preheader.0.preheader:131  %sum6_1_mid1 = add i21 1023, %tmp_6_1_cast_mid1

]]></Node>
<StgValue><ssdm name="sum6_1_mid1"/></StgValue>
</operation>

<operation id="1858" st_id="131" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="552">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="721" bw="32" op_0_bw="21">
<![CDATA[
.preheader.0.preheader:132  %sum6_1_cast_mid1 = zext i21 %sum6_1_mid1 to i32

]]></Node>
<StgValue><ssdm name="sum6_1_cast_mid1"/></StgValue>
</operation>

<operation id="1859" st_id="131" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="552">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="722" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.0.preheader:133  %input2_sum74 = add i32 %sum6_1_cast_mid1, %input1006_phi

]]></Node>
<StgValue><ssdm name="input2_sum74"/></StgValue>
</operation>

<operation id="1860" st_id="131" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="552">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="723" bw="8" op_0_bw="8" op_1_bw="32">
<![CDATA[
.preheader.0.preheader:134  %INPUT_BUNDLE_addr_74 = getelementptr i8* %INPUT_BUNDLE, i32 %input2_sum74

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_addr_74"/></StgValue>
</operation>

<operation id="1861" st_id="131" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="552">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="727" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
.preheader.0.preheader:138  %sum8_1_mid1 = add i21 -1023, %tmp_6_1_cast_mid1

]]></Node>
<StgValue><ssdm name="sum8_1_mid1"/></StgValue>
</operation>

<operation id="1862" st_id="131" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="552">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="728" bw="32" op_0_bw="21">
<![CDATA[
.preheader.0.preheader:139  %sum8_1_cast_mid1 = sext i21 %sum8_1_mid1 to i32

]]></Node>
<StgValue><ssdm name="sum8_1_cast_mid1"/></StgValue>
</operation>

<operation id="1863" st_id="131" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="552">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="729" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.0.preheader:140  %input2_sum75 = add i32 %sum8_1_cast_mid1, %input1006_phi

]]></Node>
<StgValue><ssdm name="input2_sum75"/></StgValue>
</operation>

<operation id="1864" st_id="131" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="552">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="730" bw="8" op_0_bw="8" op_1_bw="32">
<![CDATA[
.preheader.0.preheader:141  %INPUT_BUNDLE_addr_75 = getelementptr i8* %INPUT_BUNDLE, i32 %input2_sum75

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_addr_75"/></StgValue>
</operation>

<operation id="1865" st_id="131" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="552">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="744" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
.preheader.0.preheader:155  %sum12_1_mid1 = add i21 1025, %tmp_6_1_cast_mid1

]]></Node>
<StgValue><ssdm name="sum12_1_mid1"/></StgValue>
</operation>

<operation id="1866" st_id="131" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="552">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="745" bw="32" op_0_bw="21">
<![CDATA[
.preheader.0.preheader:156  %sum12_1_cast_mid1 = zext i21 %sum12_1_mid1 to i32

]]></Node>
<StgValue><ssdm name="sum12_1_cast_mid1"/></StgValue>
</operation>

<operation id="1867" st_id="131" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="552">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="746" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.0.preheader:157  %input2_sum77 = add i32 %sum12_1_cast_mid1, %input1006_phi

]]></Node>
<StgValue><ssdm name="input2_sum77"/></StgValue>
</operation>

<operation id="1868" st_id="131" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="552">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="747" bw="8" op_0_bw="8" op_1_bw="32">
<![CDATA[
.preheader.0.preheader:158  %INPUT_BUNDLE_addr_77 = getelementptr i8* %INPUT_BUNDLE, i32 %input2_sum77

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_addr_77"/></StgValue>
</operation>
</state>

<state id="132" st_id="132">

<operation id="1869" st_id="132" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="553">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="604" bw="9" op_0_bw="8">
<![CDATA[
.preheader.0.preheader:15  %tmp_8_cast_mid1 = zext i8 %INPUT_BUNDLE_addr_64_1 to i9

]]></Node>
<StgValue><ssdm name="tmp_8_cast_mid1"/></StgValue>
</operation>

<operation id="1870" st_id="132" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="553">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="612" bw="9" op_0_bw="9" op_1_bw="8" op_2_bw="1">
<![CDATA[
.preheader.0.preheader:23  %tmp_mid1 = call i9 @_ssdm_op_BitConcatenate.i9.i8.i1(i8 %INPUT_BUNDLE_addr_65_1, i1 false)

]]></Node>
<StgValue><ssdm name="tmp_mid1"/></StgValue>
</operation>

<operation id="1871" st_id="132" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="553">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="613" bw="10" op_0_bw="9">
<![CDATA[
.preheader.0.preheader:24  %tmp_10_cast_mid1 = zext i9 %tmp_mid1 to i10

]]></Node>
<StgValue><ssdm name="tmp_10_cast_mid1"/></StgValue>
</operation>

<operation id="1872" st_id="132" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="553">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="620" bw="9" op_0_bw="8">
<![CDATA[
.preheader.0.preheader:31  %tmp_12_cast_mid1 = zext i8 %INPUT_BUNDLE_addr_66_1 to i9

]]></Node>
<StgValue><ssdm name="tmp_12_cast_mid1"/></StgValue>
</operation>

<operation id="1873" st_id="132" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="553">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="626" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.0.preheader:37  %INPUT_BUNDLE_addr_67_1 = call i8 @_ssdm_op_Read.m_axi.i8P(i8* %INPUT_BUNDLE_addr_67)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_addr_67_1"/></StgValue>
</operation>

<operation id="1874" st_id="132" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="553">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="637" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:48  %INPUT_BUNDLE_load_68 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_68, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_68"/></StgValue>
</operation>

<operation id="1875" st_id="132" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="553">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="645" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:56  %INPUT_BUNDLE_load_69 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_69, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_69"/></StgValue>
</operation>

<operation id="1876" st_id="132" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="553">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="648" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader.0.preheader:59  %tmp1_mid1 = add i9 %tmp_12_cast_mid1, %tmp_8_cast_mid1

]]></Node>
<StgValue><ssdm name="tmp1_mid1"/></StgValue>
</operation>

<operation id="1877" st_id="132" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="553">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="649" bw="10" op_0_bw="9">
<![CDATA[
.preheader.0.preheader:60  %tmp1_cast_mid1 = zext i9 %tmp1_mid1 to i10

]]></Node>
<StgValue><ssdm name="tmp1_cast_mid1"/></StgValue>
</operation>

<operation id="1878" st_id="132" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="553">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="650" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader.0.preheader:61  %sum1_mid1 = add i10 %tmp_10_cast_mid1, %tmp1_cast_mid1

]]></Node>
<StgValue><ssdm name="sum1_mid1"/></StgValue>
</operation>

<operation id="1879" st_id="132" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="553">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="663" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:74  %INPUT_BUNDLE_load_70 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_70, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_70"/></StgValue>
</operation>

<operation id="1880" st_id="132" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="553">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="674" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:85  %INPUT_BUNDLE_load_71 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_71, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_71"/></StgValue>
</operation>

<operation id="1881" st_id="132" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="553">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="678" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader.0.preheader:89  %sum5_neg_mid1 = sub i9 %tmp_8_cast_mid1, %tmp_12_cast_mid1

]]></Node>
<StgValue><ssdm name="sum5_neg_mid1"/></StgValue>
</operation>

<operation id="1882" st_id="132" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="553">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="710" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:121  %INPUT_BUNDLE_load_72 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_72, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_72"/></StgValue>
</operation>

<operation id="1883" st_id="132" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="553">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="716" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:127  %INPUT_BUNDLE_load_73 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_73, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_73"/></StgValue>
</operation>

<operation id="1884" st_id="132" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="553">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="724" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:135  %INPUT_BUNDLE_load_74 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_74, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_74"/></StgValue>
</operation>
</state>

<state id="133" st_id="133">

<operation id="1885" st_id="133" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="554">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="638" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.0.preheader:49  %INPUT_BUNDLE_addr_68_1 = call i8 @_ssdm_op_Read.m_axi.i8P(i8* %INPUT_BUNDLE_addr_68)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_addr_68_1"/></StgValue>
</operation>

<operation id="1886" st_id="133" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="554">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="645" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:56  %INPUT_BUNDLE_load_69 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_69, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_69"/></StgValue>
</operation>

<operation id="1887" st_id="133" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="554">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="663" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:74  %INPUT_BUNDLE_load_70 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_70, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_70"/></StgValue>
</operation>

<operation id="1888" st_id="133" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="554">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="674" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:85  %INPUT_BUNDLE_load_71 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_71, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_71"/></StgValue>
</operation>

<operation id="1889" st_id="133" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="554">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="710" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:121  %INPUT_BUNDLE_load_72 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_72, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_72"/></StgValue>
</operation>

<operation id="1890" st_id="133" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="554">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="716" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:127  %INPUT_BUNDLE_load_73 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_73, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_73"/></StgValue>
</operation>

<operation id="1891" st_id="133" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="554">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="724" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:135  %INPUT_BUNDLE_load_74 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_74, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_74"/></StgValue>
</operation>

<operation id="1892" st_id="133" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="554">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="731" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:142  %INPUT_BUNDLE_load_75 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_75, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_75"/></StgValue>
</operation>

<operation id="1893" st_id="133" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="554">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="735" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.preheader.0.preheader:146  %tmp_107 = or i20 %tmp_5_mid1, 3

]]></Node>
<StgValue><ssdm name="tmp_107"/></StgValue>
</operation>

<operation id="1894" st_id="133" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="554">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="736" bw="21" op_0_bw="21" op_1_bw="1" op_2_bw="20">
<![CDATA[
.preheader.0.preheader:147  %sum10_1_mid = call i21 @_ssdm_op_BitConcatenate.i21.i1.i20(i1 false, i20 %tmp_107)

]]></Node>
<StgValue><ssdm name="sum10_1_mid"/></StgValue>
</operation>

<operation id="1895" st_id="133" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="554">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="737" bw="32" op_0_bw="21">
<![CDATA[
.preheader.0.preheader:148  %sum10_1_cast_mid1 = zext i21 %sum10_1_mid to i32

]]></Node>
<StgValue><ssdm name="sum10_1_cast_mid1"/></StgValue>
</operation>

<operation id="1896" st_id="133" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="554">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="738" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.0.preheader:149  %input2_sum76 = add i32 %sum10_1_cast_mid1, %input1006_phi

]]></Node>
<StgValue><ssdm name="input2_sum76"/></StgValue>
</operation>

<operation id="1897" st_id="133" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="554">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="739" bw="8" op_0_bw="8" op_1_bw="32">
<![CDATA[
.preheader.0.preheader:150  %INPUT_BUNDLE_addr_76 = getelementptr i8* %INPUT_BUNDLE, i32 %input2_sum76

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_addr_76"/></StgValue>
</operation>

<operation id="1898" st_id="133" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="554">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="907" bw="32" op_0_bw="20">
<![CDATA[
.preheader.0.preheader:318  %sum4_3_cast_mid1 = zext i20 %tmp_107 to i32

]]></Node>
<StgValue><ssdm name="sum4_3_cast_mid1"/></StgValue>
</operation>

<operation id="1899" st_id="133" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="554">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="908" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.0.preheader:319  %input2_sum89 = add i32 %sum4_3_cast_mid1, %input1006_phi

]]></Node>
<StgValue><ssdm name="input2_sum89"/></StgValue>
</operation>

<operation id="1900" st_id="133" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="554">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="909" bw="8" op_0_bw="8" op_1_bw="32">
<![CDATA[
.preheader.0.preheader:320  %INPUT_BUNDLE_addr_89 = getelementptr i8* %INPUT_BUNDLE, i32 %input2_sum89

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_addr_89"/></StgValue>
</operation>
</state>

<state id="134" st_id="134">

<operation id="1901" st_id="134" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="555">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="646" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.0.preheader:57  %INPUT_BUNDLE_addr_69_1 = call i8 @_ssdm_op_Read.m_axi.i8P(i8* %INPUT_BUNDLE_addr_69)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_addr_69_1"/></StgValue>
</operation>

<operation id="1902" st_id="134" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="555">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="663" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:74  %INPUT_BUNDLE_load_70 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_70, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_70"/></StgValue>
</operation>

<operation id="1903" st_id="134" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="555">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="674" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:85  %INPUT_BUNDLE_load_71 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_71, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_71"/></StgValue>
</operation>

<operation id="1904" st_id="134" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="555">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="710" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:121  %INPUT_BUNDLE_load_72 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_72, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_72"/></StgValue>
</operation>

<operation id="1905" st_id="134" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="555">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="716" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:127  %INPUT_BUNDLE_load_73 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_73, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_73"/></StgValue>
</operation>

<operation id="1906" st_id="134" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="555">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="724" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:135  %INPUT_BUNDLE_load_74 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_74, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_74"/></StgValue>
</operation>

<operation id="1907" st_id="134" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="555">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="731" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:142  %INPUT_BUNDLE_load_75 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_75, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_75"/></StgValue>
</operation>

<operation id="1908" st_id="134" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="555">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="740" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:151  %INPUT_BUNDLE_load_76 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_76, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_76"/></StgValue>
</operation>
</state>

<state id="135" st_id="135">

<operation id="1909" st_id="135" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="556">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="627" bw="11" op_0_bw="8">
<![CDATA[
.preheader.0.preheader:38  %tmp_3_mid1 = zext i8 %INPUT_BUNDLE_addr_67_1 to i11

]]></Node>
<StgValue><ssdm name="tmp_3_mid1"/></StgValue>
</operation>

<operation id="1910" st_id="135" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="556">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="628" bw="10" op_0_bw="8">
<![CDATA[
.preheader.0.preheader:39  %tmp_14_cast_mid1 = zext i8 %INPUT_BUNDLE_addr_67_1 to i10

]]></Node>
<StgValue><ssdm name="tmp_14_cast_mid1"/></StgValue>
</operation>

<operation id="1911" st_id="135" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="556">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="639" bw="9" op_0_bw="9" op_1_bw="8" op_2_bw="1">
<![CDATA[
.preheader.0.preheader:50  %tmp_7_mid1 = call i9 @_ssdm_op_BitConcatenate.i9.i8.i1(i8 %INPUT_BUNDLE_addr_68_1, i1 false)

]]></Node>
<StgValue><ssdm name="tmp_7_mid1"/></StgValue>
</operation>

<operation id="1912" st_id="135" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="556">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="640" bw="10" op_0_bw="9">
<![CDATA[
.preheader.0.preheader:51  %tmp_18_cast_mid1 = zext i9 %tmp_7_mid1 to i10

]]></Node>
<StgValue><ssdm name="tmp_18_cast_mid1"/></StgValue>
</operation>

<operation id="1913" st_id="135" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="556">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="647" bw="10" op_0_bw="8">
<![CDATA[
.preheader.0.preheader:58  %tmp_20_cast_mid1 = zext i8 %INPUT_BUNDLE_addr_69_1 to i10

]]></Node>
<StgValue><ssdm name="tmp_20_cast_mid1"/></StgValue>
</operation>

<operation id="1914" st_id="135" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="556">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="651" bw="11" op_0_bw="10">
<![CDATA[
.preheader.0.preheader:62  %sum1_cast_mid1 = zext i10 %sum1_mid1 to i11

]]></Node>
<StgValue><ssdm name="sum1_cast_mid1"/></StgValue>
</operation>

<operation id="1915" st_id="135" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="556">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="652" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader.0.preheader:63  %tmp_8_mid1 = sub i11 %tmp_3_mid1, %sum1_cast_mid1

]]></Node>
<StgValue><ssdm name="tmp_8_mid1"/></StgValue>
</operation>

<operation id="1916" st_id="135" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="556">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="653" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader.0.preheader:64  %tmp2_mid1 = add i10 %tmp_20_cast_mid1, %tmp_18_cast_mid1

]]></Node>
<StgValue><ssdm name="tmp2_mid1"/></StgValue>
</operation>

<operation id="1917" st_id="135" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="556">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="654" bw="11" op_0_bw="10">
<![CDATA[
.preheader.0.preheader:65  %tmp2_cast_mid1 = zext i10 %tmp2_mid1 to i11

]]></Node>
<StgValue><ssdm name="tmp2_cast_mid1"/></StgValue>
</operation>

<operation id="1918" st_id="135" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="556">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="655" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader.0.preheader:66  %convulution_horizont_8 = add i11 %tmp_8_mid1, %tmp2_cast_mid1

]]></Node>
<StgValue><ssdm name="convulution_horizont_8"/></StgValue>
</operation>

<operation id="1919" st_id="135" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="556">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="664" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.0.preheader:75  %INPUT_BUNDLE_addr_70_1 = call i8 @_ssdm_op_Read.m_axi.i8P(i8* %INPUT_BUNDLE_addr_70)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_addr_70_1"/></StgValue>
</operation>

<operation id="1920" st_id="135" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="556">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="674" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:85  %INPUT_BUNDLE_load_71 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_71, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_71"/></StgValue>
</operation>

<operation id="1921" st_id="135" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="556">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="679" bw="10" op_0_bw="9">
<![CDATA[
.preheader.0.preheader:90  %sum5_neg_cast_mid1 = sext i9 %sum5_neg_mid1 to i10

]]></Node>
<StgValue><ssdm name="sum5_neg_cast_mid1"/></StgValue>
</operation>

<operation id="1922" st_id="135" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="556">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="680" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader.0.preheader:91  %sum6_neg_mid1 = add i10 %tmp_14_cast_mid1, %sum5_neg_cast_mid1

]]></Node>
<StgValue><ssdm name="sum6_neg_mid1"/></StgValue>
</operation>

<operation id="1923" st_id="135" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="556">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="681" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader.0.preheader:92  %tmp_23_mid1 = sub i10 %sum6_neg_mid1, %tmp_20_cast_mid1

]]></Node>
<StgValue><ssdm name="tmp_23_mid1"/></StgValue>
</operation>

<operation id="1924" st_id="135" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="556">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="710" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:121  %INPUT_BUNDLE_load_72 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_72, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_72"/></StgValue>
</operation>

<operation id="1925" st_id="135" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="556">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="716" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:127  %INPUT_BUNDLE_load_73 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_73, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_73"/></StgValue>
</operation>

<operation id="1926" st_id="135" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="556">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="724" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:135  %INPUT_BUNDLE_load_74 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_74, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_74"/></StgValue>
</operation>

<operation id="1927" st_id="135" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="556">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="731" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:142  %INPUT_BUNDLE_load_75 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_75, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_75"/></StgValue>
</operation>

<operation id="1928" st_id="135" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="556">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="740" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:151  %INPUT_BUNDLE_load_76 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_76, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_76"/></StgValue>
</operation>

<operation id="1929" st_id="135" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="556">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="748" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:159  %INPUT_BUNDLE_load_77 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_77, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_77"/></StgValue>
</operation>

<operation id="1930" st_id="135" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="556">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="759" bw="20" op_0_bw="20" op_1_bw="10" op_2_bw="10">
<![CDATA[
.preheader.0.preheader:170  %tmp_35_mid1 = call i20 @_ssdm_op_BitConcatenate.i20.i10.i10(i10 %tmp_11_mid1, i10 2)

]]></Node>
<StgValue><ssdm name="tmp_35_mid1"/></StgValue>
</operation>

<operation id="1931" st_id="135" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="556">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="760" bw="32" op_0_bw="20">
<![CDATA[
.preheader.0.preheader:171  %tmp_24_1_mid1 = zext i20 %tmp_35_mid1 to i32

]]></Node>
<StgValue><ssdm name="tmp_24_1_mid1"/></StgValue>
</operation>

<operation id="1932" st_id="135" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="556">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="761" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.0.preheader:172  %input2_sum78 = add i32 %tmp_24_1_mid1, %input1006_phi

]]></Node>
<StgValue><ssdm name="input2_sum78"/></StgValue>
</operation>

<operation id="1933" st_id="135" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="556">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="762" bw="8" op_0_bw="8" op_1_bw="32">
<![CDATA[
.preheader.0.preheader:173  %INPUT_BUNDLE_addr_78 = getelementptr i8* %INPUT_BUNDLE, i32 %input2_sum78

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_addr_78"/></StgValue>
</operation>
</state>

<state id="136" st_id="136">

<operation id="1934" st_id="136" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="557">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="675" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.0.preheader:86  %INPUT_BUNDLE_addr_71_1 = call i8 @_ssdm_op_Read.m_axi.i8P(i8* %INPUT_BUNDLE_addr_71)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_addr_71_1"/></StgValue>
</operation>

<operation id="1935" st_id="136" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="557">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="710" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:121  %INPUT_BUNDLE_load_72 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_72, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_72"/></StgValue>
</operation>

<operation id="1936" st_id="136" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="557">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="716" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:127  %INPUT_BUNDLE_load_73 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_73, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_73"/></StgValue>
</operation>

<operation id="1937" st_id="136" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="557">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="724" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:135  %INPUT_BUNDLE_load_74 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_74, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_74"/></StgValue>
</operation>

<operation id="1938" st_id="136" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="557">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="731" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:142  %INPUT_BUNDLE_load_75 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_75, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_75"/></StgValue>
</operation>

<operation id="1939" st_id="136" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="557">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="740" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:151  %INPUT_BUNDLE_load_76 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_76, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_76"/></StgValue>
</operation>

<operation id="1940" st_id="136" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="557">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="748" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:159  %INPUT_BUNDLE_load_77 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_77, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_77"/></StgValue>
</operation>

<operation id="1941" st_id="136" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="557">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="763" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:174  %INPUT_BUNDLE_load_78 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_78, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_78"/></StgValue>
</operation>

<operation id="1942" st_id="136" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="557">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="767" bw="20" op_0_bw="20" op_1_bw="10" op_2_bw="10">
<![CDATA[
.preheader.0.preheader:178  %tmp_36_mid1 = call i20 @_ssdm_op_BitConcatenate.i20.i10.i10(i10 %tmp_18_mid1, i10 2)

]]></Node>
<StgValue><ssdm name="tmp_36_mid1"/></StgValue>
</operation>

<operation id="1943" st_id="136" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="557">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="768" bw="32" op_0_bw="20">
<![CDATA[
.preheader.0.preheader:179  %tmp_28_1_mid1 = zext i20 %tmp_36_mid1 to i32

]]></Node>
<StgValue><ssdm name="tmp_28_1_mid1"/></StgValue>
</operation>

<operation id="1944" st_id="136" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="557">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="769" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.0.preheader:180  %input2_sum79 = add i32 %tmp_28_1_mid1, %input1006_phi

]]></Node>
<StgValue><ssdm name="input2_sum79"/></StgValue>
</operation>

<operation id="1945" st_id="136" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="557">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="770" bw="8" op_0_bw="8" op_1_bw="32">
<![CDATA[
.preheader.0.preheader:181  %INPUT_BUNDLE_addr_79 = getelementptr i8* %INPUT_BUNDLE, i32 %input2_sum79

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_addr_79"/></StgValue>
</operation>
</state>

<state id="137" st_id="137">

<operation id="1946" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="558">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="665" bw="9" op_0_bw="9" op_1_bw="8" op_2_bw="1">
<![CDATA[
.preheader.0.preheader:76  %tmp_15_mid1 = call i9 @_ssdm_op_BitConcatenate.i9.i8.i1(i8 %INPUT_BUNDLE_addr_70_1, i1 false)

]]></Node>
<StgValue><ssdm name="tmp_15_mid1"/></StgValue>
</operation>

<operation id="1947" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="558">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="666" bw="11" op_0_bw="9">
<![CDATA[
.preheader.0.preheader:77  %tmp_26_cast_mid1 = zext i9 %tmp_15_mid1 to i11

]]></Node>
<StgValue><ssdm name="tmp_26_cast_mid1"/></StgValue>
</operation>

<operation id="1948" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="558">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="676" bw="9" op_0_bw="9" op_1_bw="8" op_2_bw="1">
<![CDATA[
.preheader.0.preheader:87  %tmp_22_mid1 = call i9 @_ssdm_op_BitConcatenate.i9.i8.i1(i8 %INPUT_BUNDLE_addr_71_1, i1 false)

]]></Node>
<StgValue><ssdm name="tmp_22_mid1"/></StgValue>
</operation>

<operation id="1949" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="558">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="677" bw="11" op_0_bw="9">
<![CDATA[
.preheader.0.preheader:88  %tmp_30_cast_mid1 = zext i9 %tmp_22_mid1 to i11

]]></Node>
<StgValue><ssdm name="tmp_30_cast_mid1"/></StgValue>
</operation>

<operation id="1950" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="558">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="682" bw="11" op_0_bw="10">
<![CDATA[
.preheader.0.preheader:93  %tmp_31_cast_mid1 = sext i10 %tmp_23_mid1 to i11

]]></Node>
<StgValue><ssdm name="tmp_31_cast_mid1"/></StgValue>
</operation>

<operation id="1951" st_id="137" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="558">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="683" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader.0.preheader:94  %tmp_24_mid1 = sub i11 %tmp_31_cast_mid1, %tmp_26_cast_mid1

]]></Node>
<StgValue><ssdm name="tmp_24_mid1"/></StgValue>
</operation>

<operation id="1952" st_id="137" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="558">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="684" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader.0.preheader:95  %convulution_vertical_25 = add i11 %tmp_30_cast_mid1, %tmp_24_mid1

]]></Node>
<StgValue><ssdm name="convulution_vertical_25"/></StgValue>
</operation>

<operation id="1953" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="558">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="685" bw="20" op_0_bw="11">
<![CDATA[
.preheader.0.preheader:96  %tmp_25_mid1 = sext i11 %convulution_horizont_8 to i20

]]></Node>
<StgValue><ssdm name="tmp_25_mid1"/></StgValue>
</operation>

<operation id="1954" st_id="137" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="558">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="686" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.preheader.0.preheader:97  %tmp_26_mid1 = mul i20 %tmp_25_mid1, %tmp_25_mid1

]]></Node>
<StgValue><ssdm name="tmp_26_mid1"/></StgValue>
</operation>

<operation id="1955" st_id="137" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="558">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="711" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.0.preheader:122  %INPUT_BUNDLE_addr_72_1 = call i8 @_ssdm_op_Read.m_axi.i8P(i8* %INPUT_BUNDLE_addr_72)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_addr_72_1"/></StgValue>
</operation>

<operation id="1956" st_id="137" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="558">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="716" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:127  %INPUT_BUNDLE_load_73 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_73, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_73"/></StgValue>
</operation>

<operation id="1957" st_id="137" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="558">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="724" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:135  %INPUT_BUNDLE_load_74 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_74, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_74"/></StgValue>
</operation>

<operation id="1958" st_id="137" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="558">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="731" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:142  %INPUT_BUNDLE_load_75 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_75, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_75"/></StgValue>
</operation>

<operation id="1959" st_id="137" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="558">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="740" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:151  %INPUT_BUNDLE_load_76 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_76, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_76"/></StgValue>
</operation>

<operation id="1960" st_id="137" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="558">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="748" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:159  %INPUT_BUNDLE_load_77 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_77, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_77"/></StgValue>
</operation>

<operation id="1961" st_id="137" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="558">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="763" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:174  %INPUT_BUNDLE_load_78 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_78, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_78"/></StgValue>
</operation>

<operation id="1962" st_id="137" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="558">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="771" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:182  %INPUT_BUNDLE_load_79 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_79, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_79"/></StgValue>
</operation>

<operation id="1963" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="558">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="800" bw="20" op_0_bw="20" op_1_bw="10" op_2_bw="10">
<![CDATA[
.preheader.0.preheader:211  %tmp_16_mid1 = call i20 @_ssdm_op_BitConcatenate.i20.i10.i10(i10 %j_s, i10 3)

]]></Node>
<StgValue><ssdm name="tmp_16_mid1"/></StgValue>
</operation>

<operation id="1964" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="558">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="801" bw="32" op_0_bw="20">
<![CDATA[
.preheader.0.preheader:212  %tmp_6_2_mid1 = zext i20 %tmp_16_mid1 to i32

]]></Node>
<StgValue><ssdm name="tmp_6_2_mid1"/></StgValue>
</operation>

<operation id="1965" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="558">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="802" bw="21" op_0_bw="20">
<![CDATA[
.preheader.0.preheader:213  %tmp_6_2_cast_mid1 = zext i20 %tmp_16_mid1 to i21

]]></Node>
<StgValue><ssdm name="tmp_6_2_cast_mid1"/></StgValue>
</operation>

<operation id="1966" st_id="137" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="558">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="803" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
.preheader.0.preheader:214  %sum2_2_mid1 = add i21 -1025, %tmp_6_2_cast_mid1

]]></Node>
<StgValue><ssdm name="sum2_2_mid1"/></StgValue>
</operation>

<operation id="1967" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="558">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="804" bw="32" op_0_bw="21">
<![CDATA[
.preheader.0.preheader:215  %sum2_2_cast_mid1 = sext i21 %sum2_2_mid1 to i32

]]></Node>
<StgValue><ssdm name="sum2_2_cast_mid1"/></StgValue>
</operation>

<operation id="1968" st_id="137" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="558">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="805" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.0.preheader:216  %input2_sum80 = add i32 %sum2_2_cast_mid1, %input1006_phi

]]></Node>
<StgValue><ssdm name="input2_sum80"/></StgValue>
</operation>

<operation id="1969" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="558">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="806" bw="8" op_0_bw="8" op_1_bw="32">
<![CDATA[
.preheader.0.preheader:217  %INPUT_BUNDLE_addr_80 = getelementptr i8* %INPUT_BUNDLE, i32 %input2_sum80

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_addr_80"/></StgValue>
</operation>

<operation id="1970" st_id="137" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="558">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="892" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.0.preheader:303  %output4_sum10 = add i32 %tmp_6_2_mid1, %output1007_phi

]]></Node>
<StgValue><ssdm name="output4_sum10"/></StgValue>
</operation>

<operation id="1971" st_id="137" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="558">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="893" bw="8" op_0_bw="8" op_1_bw="32">
<![CDATA[
.preheader.0.preheader:304  %OUTPUT_BUNDLE_addr_10 = getelementptr i8* %OUTPUT_BUNDLE, i32 %output4_sum10

]]></Node>
<StgValue><ssdm name="OUTPUT_BUNDLE_addr_10"/></StgValue>
</operation>
</state>

<state id="138" st_id="138">

<operation id="1972" st_id="138" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="559">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="687" bw="20" op_0_bw="11">
<![CDATA[
.preheader.0.preheader:98  %tmp_27_mid1 = sext i11 %convulution_vertical_25 to i20

]]></Node>
<StgValue><ssdm name="tmp_27_mid1"/></StgValue>
</operation>

<operation id="1973" st_id="138" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="559">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="688" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.preheader.0.preheader:99  %tmp_28_mid1 = mul i20 %tmp_27_mid1, %tmp_27_mid1

]]></Node>
<StgValue><ssdm name="tmp_28_mid1"/></StgValue>
</operation>

<operation id="1974" st_id="138" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="559">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="689" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.preheader.0.preheader:100  %p_mid1 = add i20 %tmp_26_mid1, %tmp_28_mid1

]]></Node>
<StgValue><ssdm name="p_mid1"/></StgValue>
</operation>

<operation id="1975" st_id="138" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="559">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="717" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.0.preheader:128  %INPUT_BUNDLE_addr_73_1 = call i8 @_ssdm_op_Read.m_axi.i8P(i8* %INPUT_BUNDLE_addr_73)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_addr_73_1"/></StgValue>
</operation>

<operation id="1976" st_id="138" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="559">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="724" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:135  %INPUT_BUNDLE_load_74 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_74, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_74"/></StgValue>
</operation>

<operation id="1977" st_id="138" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="559">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="731" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:142  %INPUT_BUNDLE_load_75 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_75, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_75"/></StgValue>
</operation>

<operation id="1978" st_id="138" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="559">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="740" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:151  %INPUT_BUNDLE_load_76 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_76, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_76"/></StgValue>
</operation>

<operation id="1979" st_id="138" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="559">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="748" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:159  %INPUT_BUNDLE_load_77 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_77, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_77"/></StgValue>
</operation>

<operation id="1980" st_id="138" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="559">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="763" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:174  %INPUT_BUNDLE_load_78 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_78, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_78"/></StgValue>
</operation>

<operation id="1981" st_id="138" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="559">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="771" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:182  %INPUT_BUNDLE_load_79 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_79, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_79"/></StgValue>
</operation>

<operation id="1982" st_id="138" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="559">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="807" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:218  %INPUT_BUNDLE_load_80 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_80, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_80"/></StgValue>
</operation>

<operation id="1983" st_id="138" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="559">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="810" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.preheader.0.preheader:221  %sum4_2_mid = or i20 %tmp_5_mid1, 2

]]></Node>
<StgValue><ssdm name="sum4_2_mid"/></StgValue>
</operation>

<operation id="1984" st_id="138" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="559">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="811" bw="32" op_0_bw="20">
<![CDATA[
.preheader.0.preheader:222  %sum4_2_cast_mid1 = zext i20 %sum4_2_mid to i32

]]></Node>
<StgValue><ssdm name="sum4_2_cast_mid1"/></StgValue>
</operation>

<operation id="1985" st_id="138" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="559">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="812" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.0.preheader:223  %input2_sum81 = add i32 %sum4_2_cast_mid1, %input1006_phi

]]></Node>
<StgValue><ssdm name="input2_sum81"/></StgValue>
</operation>

<operation id="1986" st_id="138" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="559">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="813" bw="8" op_0_bw="8" op_1_bw="32">
<![CDATA[
.preheader.0.preheader:224  %INPUT_BUNDLE_addr_81 = getelementptr i8* %INPUT_BUNDLE, i32 %input2_sum81

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_addr_81"/></StgValue>
</operation>
</state>

<state id="139" st_id="139">

<operation id="1987" st_id="139" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="560">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="690" bw="32" op_0_bw="20">
<![CDATA[
.preheader.0.preheader:101  %tmp_29_mid = zext i20 %p_mid1 to i32

]]></Node>
<StgValue><ssdm name="tmp_29_mid"/></StgValue>
</operation>

<operation id="1988" st_id="139" stage="6" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="560">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="691" bw="64" op_0_bw="32">
<![CDATA[
.preheader.0.preheader:102  %tmp_29_mid1 = uitofp i32 %tmp_29_mid to double

]]></Node>
<StgValue><ssdm name="tmp_29_mid1"/></StgValue>
</operation>

<operation id="1989" st_id="139" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="560">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="725" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.0.preheader:136  %INPUT_BUNDLE_addr_74_1 = call i8 @_ssdm_op_Read.m_axi.i8P(i8* %INPUT_BUNDLE_addr_74)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_addr_74_1"/></StgValue>
</operation>

<operation id="1990" st_id="139" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="560">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="731" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:142  %INPUT_BUNDLE_load_75 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_75, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_75"/></StgValue>
</operation>

<operation id="1991" st_id="139" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="560">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="740" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:151  %INPUT_BUNDLE_load_76 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_76, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_76"/></StgValue>
</operation>

<operation id="1992" st_id="139" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="560">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="748" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:159  %INPUT_BUNDLE_load_77 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_77, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_77"/></StgValue>
</operation>

<operation id="1993" st_id="139" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="560">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="763" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:174  %INPUT_BUNDLE_load_78 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_78, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_78"/></StgValue>
</operation>

<operation id="1994" st_id="139" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="560">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="771" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:182  %INPUT_BUNDLE_load_79 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_79, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_79"/></StgValue>
</operation>

<operation id="1995" st_id="139" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="560">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="807" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:218  %INPUT_BUNDLE_load_80 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_80, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_80"/></StgValue>
</operation>

<operation id="1996" st_id="139" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="560">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="814" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:225  %INPUT_BUNDLE_load_81 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_81, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_81"/></StgValue>
</operation>

<operation id="1997" st_id="139" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="560">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="818" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
.preheader.0.preheader:229  %sum6_2_mid1 = add i21 1023, %tmp_6_2_cast_mid1

]]></Node>
<StgValue><ssdm name="sum6_2_mid1"/></StgValue>
</operation>

<operation id="1998" st_id="139" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="560">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="819" bw="32" op_0_bw="21">
<![CDATA[
.preheader.0.preheader:230  %sum6_2_cast_mid1 = zext i21 %sum6_2_mid1 to i32

]]></Node>
<StgValue><ssdm name="sum6_2_cast_mid1"/></StgValue>
</operation>

<operation id="1999" st_id="139" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="560">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="820" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.0.preheader:231  %input2_sum82 = add i32 %sum6_2_cast_mid1, %input1006_phi

]]></Node>
<StgValue><ssdm name="input2_sum82"/></StgValue>
</operation>

<operation id="2000" st_id="139" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="560">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="821" bw="8" op_0_bw="8" op_1_bw="32">
<![CDATA[
.preheader.0.preheader:232  %INPUT_BUNDLE_addr_82 = getelementptr i8* %INPUT_BUNDLE, i32 %input2_sum82

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_addr_82"/></StgValue>
</operation>

<operation id="2001" st_id="139" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="560">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="825" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
.preheader.0.preheader:236  %sum8_2_mid1 = add i21 -1023, %tmp_6_2_cast_mid1

]]></Node>
<StgValue><ssdm name="sum8_2_mid1"/></StgValue>
</operation>

<operation id="2002" st_id="139" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="560">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="826" bw="32" op_0_bw="21">
<![CDATA[
.preheader.0.preheader:237  %sum8_2_cast_mid1 = sext i21 %sum8_2_mid1 to i32

]]></Node>
<StgValue><ssdm name="sum8_2_cast_mid1"/></StgValue>
</operation>

<operation id="2003" st_id="139" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="560">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="827" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.0.preheader:238  %input2_sum83 = add i32 %sum8_2_cast_mid1, %input1006_phi

]]></Node>
<StgValue><ssdm name="input2_sum83"/></StgValue>
</operation>

<operation id="2004" st_id="139" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="560">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="828" bw="8" op_0_bw="8" op_1_bw="32">
<![CDATA[
.preheader.0.preheader:239  %INPUT_BUNDLE_addr_83 = getelementptr i8* %INPUT_BUNDLE, i32 %input2_sum83

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_addr_83"/></StgValue>
</operation>

<operation id="2005" st_id="139" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="560">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="841" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
.preheader.0.preheader:252  %sum12_2_mid1 = add i21 1025, %tmp_6_2_cast_mid1

]]></Node>
<StgValue><ssdm name="sum12_2_mid1"/></StgValue>
</operation>

<operation id="2006" st_id="139" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="560">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="842" bw="32" op_0_bw="21">
<![CDATA[
.preheader.0.preheader:253  %sum12_2_cast_mid1 = zext i21 %sum12_2_mid1 to i32

]]></Node>
<StgValue><ssdm name="sum12_2_cast_mid1"/></StgValue>
</operation>

<operation id="2007" st_id="139" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="560">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="843" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.0.preheader:254  %input2_sum85 = add i32 %sum12_2_cast_mid1, %input1006_phi

]]></Node>
<StgValue><ssdm name="input2_sum85"/></StgValue>
</operation>

<operation id="2008" st_id="139" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="560">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="844" bw="8" op_0_bw="8" op_1_bw="32">
<![CDATA[
.preheader.0.preheader:255  %INPUT_BUNDLE_addr_85 = getelementptr i8* %INPUT_BUNDLE, i32 %input2_sum85

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_addr_85"/></StgValue>
</operation>
</state>

<state id="140" st_id="140">

<operation id="2009" st_id="140" stage="5" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="561">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="691" bw="64" op_0_bw="32">
<![CDATA[
.preheader.0.preheader:102  %tmp_29_mid1 = uitofp i32 %tmp_29_mid to double

]]></Node>
<StgValue><ssdm name="tmp_29_mid1"/></StgValue>
</operation>

<operation id="2010" st_id="140" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="561">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="712" bw="9" op_0_bw="8">
<![CDATA[
.preheader.0.preheader:123  %tmp_8_1_cast_mid1 = zext i8 %INPUT_BUNDLE_addr_72_1 to i9

]]></Node>
<StgValue><ssdm name="tmp_8_1_cast_mid1"/></StgValue>
</operation>

<operation id="2011" st_id="140" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="561">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="718" bw="9" op_0_bw="9" op_1_bw="8" op_2_bw="1">
<![CDATA[
.preheader.0.preheader:129  %tmp_10_1_mid1 = call i9 @_ssdm_op_BitConcatenate.i9.i8.i1(i8 %INPUT_BUNDLE_addr_73_1, i1 false)

]]></Node>
<StgValue><ssdm name="tmp_10_1_mid1"/></StgValue>
</operation>

<operation id="2012" st_id="140" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="561">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="719" bw="10" op_0_bw="9">
<![CDATA[
.preheader.0.preheader:130  %tmp_10_1_cast_mid1 = zext i9 %tmp_10_1_mid1 to i10

]]></Node>
<StgValue><ssdm name="tmp_10_1_cast_mid1"/></StgValue>
</operation>

<operation id="2013" st_id="140" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="561">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="726" bw="9" op_0_bw="8">
<![CDATA[
.preheader.0.preheader:137  %tmp_12_1_cast_mid1 = zext i8 %INPUT_BUNDLE_addr_74_1 to i9

]]></Node>
<StgValue><ssdm name="tmp_12_1_cast_mid1"/></StgValue>
</operation>

<operation id="2014" st_id="140" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="561">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="732" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.0.preheader:143  %INPUT_BUNDLE_addr_75_1 = call i8 @_ssdm_op_Read.m_axi.i8P(i8* %INPUT_BUNDLE_addr_75)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_addr_75_1"/></StgValue>
</operation>

<operation id="2015" st_id="140" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="561">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="740" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:151  %INPUT_BUNDLE_load_76 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_76, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_76"/></StgValue>
</operation>

<operation id="2016" st_id="140" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="561">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="748" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:159  %INPUT_BUNDLE_load_77 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_77, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_77"/></StgValue>
</operation>

<operation id="2017" st_id="140" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="561">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="752" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader.0.preheader:163  %tmp3_mid1 = add i9 %tmp_12_1_cast_mid1, %tmp_8_1_cast_mid1

]]></Node>
<StgValue><ssdm name="tmp3_mid1"/></StgValue>
</operation>

<operation id="2018" st_id="140" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="561">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="753" bw="10" op_0_bw="9">
<![CDATA[
.preheader.0.preheader:164  %tmp3_cast_mid1 = zext i9 %tmp3_mid1 to i10

]]></Node>
<StgValue><ssdm name="tmp3_cast_mid1"/></StgValue>
</operation>

<operation id="2019" st_id="140" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="561">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="754" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader.0.preheader:165  %sum1_1_mid1 = add i10 %tmp_10_1_cast_mid1, %tmp3_cast_mid1

]]></Node>
<StgValue><ssdm name="sum1_1_mid1"/></StgValue>
</operation>

<operation id="2020" st_id="140" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="561">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="763" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:174  %INPUT_BUNDLE_load_78 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_78, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_78"/></StgValue>
</operation>

<operation id="2021" st_id="140" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="561">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="771" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:182  %INPUT_BUNDLE_load_79 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_79, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_79"/></StgValue>
</operation>

<operation id="2022" st_id="140" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="561">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="775" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader.0.preheader:186  %sum5_neg_1_mid1 = sub i9 %tmp_8_1_cast_mid1, %tmp_12_1_cast_mid1

]]></Node>
<StgValue><ssdm name="sum5_neg_1_mid1"/></StgValue>
</operation>

<operation id="2023" st_id="140" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="561">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="807" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:218  %INPUT_BUNDLE_load_80 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_80, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_80"/></StgValue>
</operation>

<operation id="2024" st_id="140" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="561">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="814" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:225  %INPUT_BUNDLE_load_81 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_81, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_81"/></StgValue>
</operation>

<operation id="2025" st_id="140" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="561">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="822" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:233  %INPUT_BUNDLE_load_82 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_82, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_82"/></StgValue>
</operation>
</state>

<state id="141" st_id="141">

<operation id="2026" st_id="141" stage="4" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="562">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="691" bw="64" op_0_bw="32">
<![CDATA[
.preheader.0.preheader:102  %tmp_29_mid1 = uitofp i32 %tmp_29_mid to double

]]></Node>
<StgValue><ssdm name="tmp_29_mid1"/></StgValue>
</operation>

<operation id="2027" st_id="141" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="562">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="741" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.0.preheader:152  %INPUT_BUNDLE_addr_76_1 = call i8 @_ssdm_op_Read.m_axi.i8P(i8* %INPUT_BUNDLE_addr_76)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_addr_76_1"/></StgValue>
</operation>

<operation id="2028" st_id="141" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="562">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="748" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:159  %INPUT_BUNDLE_load_77 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_77, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_77"/></StgValue>
</operation>

<operation id="2029" st_id="141" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="562">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="763" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:174  %INPUT_BUNDLE_load_78 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_78, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_78"/></StgValue>
</operation>

<operation id="2030" st_id="141" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="562">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="771" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:182  %INPUT_BUNDLE_load_79 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_79, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_79"/></StgValue>
</operation>

<operation id="2031" st_id="141" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="562">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="807" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:218  %INPUT_BUNDLE_load_80 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_80, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_80"/></StgValue>
</operation>

<operation id="2032" st_id="141" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="562">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="814" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:225  %INPUT_BUNDLE_load_81 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_81, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_81"/></StgValue>
</operation>

<operation id="2033" st_id="141" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="562">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="822" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:233  %INPUT_BUNDLE_load_82 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_82, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_82"/></StgValue>
</operation>

<operation id="2034" st_id="141" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="562">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="829" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:240  %INPUT_BUNDLE_load_83 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_83, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_83"/></StgValue>
</operation>

<operation id="2035" st_id="141" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="562">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="833" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
.preheader.0.preheader:244  %sum10_2_mid1 = add i21 3, %tmp_15_cast_mid1

]]></Node>
<StgValue><ssdm name="sum10_2_mid1"/></StgValue>
</operation>

<operation id="2036" st_id="141" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="562">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="834" bw="32" op_0_bw="21">
<![CDATA[
.preheader.0.preheader:245  %sum10_2_cast_mid1 = zext i21 %sum10_2_mid1 to i32

]]></Node>
<StgValue><ssdm name="sum10_2_cast_mid1"/></StgValue>
</operation>

<operation id="2037" st_id="141" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="562">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="835" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.0.preheader:246  %input2_sum84 = add i32 %sum10_2_cast_mid1, %input1006_phi

]]></Node>
<StgValue><ssdm name="input2_sum84"/></StgValue>
</operation>

<operation id="2038" st_id="141" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="562">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="836" bw="8" op_0_bw="8" op_1_bw="32">
<![CDATA[
.preheader.0.preheader:247  %INPUT_BUNDLE_addr_84 = getelementptr i8* %INPUT_BUNDLE, i32 %input2_sum84

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_addr_84"/></StgValue>
</operation>

<operation id="2039" st_id="141" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="562">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1027" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
.preheader.0.preheader:438  %sum10_4_mid1 = add i21 5, %tmp_15_cast_mid1

]]></Node>
<StgValue><ssdm name="sum10_4_mid1"/></StgValue>
</operation>

<operation id="2040" st_id="141" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="562">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1028" bw="32" op_0_bw="21">
<![CDATA[
.preheader.0.preheader:439  %sum10_4_cast_mid1 = zext i21 %sum10_4_mid1 to i32

]]></Node>
<StgValue><ssdm name="sum10_4_cast_mid1"/></StgValue>
</operation>

<operation id="2041" st_id="141" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="562">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1029" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.0.preheader:440  %input2_sum100 = add i32 %sum10_4_cast_mid1, %input1006_phi

]]></Node>
<StgValue><ssdm name="input2_sum100"/></StgValue>
</operation>

<operation id="2042" st_id="141" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="562">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1030" bw="8" op_0_bw="8" op_1_bw="32">
<![CDATA[
.preheader.0.preheader:441  %INPUT_BUNDLE_addr_100 = getelementptr i8* %INPUT_BUNDLE, i32 %input2_sum100

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_addr_100"/></StgValue>
</operation>

<operation id="2043" st_id="141" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="562">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1221" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
.preheader.0.preheader:632  %sum10_6_mid1 = add i21 7, %tmp_15_cast_mid1

]]></Node>
<StgValue><ssdm name="sum10_6_mid1"/></StgValue>
</operation>

<operation id="2044" st_id="141" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="562">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1222" bw="32" op_0_bw="21">
<![CDATA[
.preheader.0.preheader:633  %sum10_6_cast_mid1 = zext i21 %sum10_6_mid1 to i32

]]></Node>
<StgValue><ssdm name="sum10_6_cast_mid1"/></StgValue>
</operation>

<operation id="2045" st_id="141" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="562">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1223" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.0.preheader:634  %input2_sum116 = add i32 %sum10_6_cast_mid1, %input1006_phi

]]></Node>
<StgValue><ssdm name="input2_sum116"/></StgValue>
</operation>

<operation id="2046" st_id="141" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="562">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1224" bw="8" op_0_bw="8" op_1_bw="32">
<![CDATA[
.preheader.0.preheader:635  %INPUT_BUNDLE_addr_116 = getelementptr i8* %INPUT_BUNDLE, i32 %input2_sum116

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_addr_116"/></StgValue>
</operation>
</state>

<state id="142" st_id="142">

<operation id="2047" st_id="142" stage="3" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="563">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="691" bw="64" op_0_bw="32">
<![CDATA[
.preheader.0.preheader:102  %tmp_29_mid1 = uitofp i32 %tmp_29_mid to double

]]></Node>
<StgValue><ssdm name="tmp_29_mid1"/></StgValue>
</operation>

<operation id="2048" st_id="142" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="563">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="749" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.0.preheader:160  %INPUT_BUNDLE_addr_77_1 = call i8 @_ssdm_op_Read.m_axi.i8P(i8* %INPUT_BUNDLE_addr_77)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_addr_77_1"/></StgValue>
</operation>

<operation id="2049" st_id="142" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="563">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="763" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:174  %INPUT_BUNDLE_load_78 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_78, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_78"/></StgValue>
</operation>

<operation id="2050" st_id="142" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="563">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="771" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:182  %INPUT_BUNDLE_load_79 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_79, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_79"/></StgValue>
</operation>

<operation id="2051" st_id="142" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="563">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="807" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:218  %INPUT_BUNDLE_load_80 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_80, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_80"/></StgValue>
</operation>

<operation id="2052" st_id="142" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="563">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="814" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:225  %INPUT_BUNDLE_load_81 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_81, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_81"/></StgValue>
</operation>

<operation id="2053" st_id="142" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="563">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="822" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:233  %INPUT_BUNDLE_load_82 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_82, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_82"/></StgValue>
</operation>

<operation id="2054" st_id="142" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="563">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="829" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:240  %INPUT_BUNDLE_load_83 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_83, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_83"/></StgValue>
</operation>

<operation id="2055" st_id="142" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="563">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="837" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:248  %INPUT_BUNDLE_load_84 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_84, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_84"/></StgValue>
</operation>
</state>

<state id="143" st_id="143">

<operation id="2056" st_id="143" stage="2" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="564">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="691" bw="64" op_0_bw="32">
<![CDATA[
.preheader.0.preheader:102  %tmp_29_mid1 = uitofp i32 %tmp_29_mid to double

]]></Node>
<StgValue><ssdm name="tmp_29_mid1"/></StgValue>
</operation>

<operation id="2057" st_id="143" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="564">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="733" bw="11" op_0_bw="8">
<![CDATA[
.preheader.0.preheader:144  %tmp_14_1_mid1 = zext i8 %INPUT_BUNDLE_addr_75_1 to i11

]]></Node>
<StgValue><ssdm name="tmp_14_1_mid1"/></StgValue>
</operation>

<operation id="2058" st_id="143" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="564">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="734" bw="10" op_0_bw="8">
<![CDATA[
.preheader.0.preheader:145  %tmp_14_1_cast_mid1 = zext i8 %INPUT_BUNDLE_addr_75_1 to i10

]]></Node>
<StgValue><ssdm name="tmp_14_1_cast_mid1"/></StgValue>
</operation>

<operation id="2059" st_id="143" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="564">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="742" bw="9" op_0_bw="9" op_1_bw="8" op_2_bw="1">
<![CDATA[
.preheader.0.preheader:153  %tmp_18_1_mid1 = call i9 @_ssdm_op_BitConcatenate.i9.i8.i1(i8 %INPUT_BUNDLE_addr_76_1, i1 false)

]]></Node>
<StgValue><ssdm name="tmp_18_1_mid1"/></StgValue>
</operation>

<operation id="2060" st_id="143" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="564">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="743" bw="11" op_0_bw="9">
<![CDATA[
.preheader.0.preheader:154  %tmp_18_1_cast_mid1 = zext i9 %tmp_18_1_mid1 to i11

]]></Node>
<StgValue><ssdm name="tmp_18_1_cast_mid1"/></StgValue>
</operation>

<operation id="2061" st_id="143" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="564">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="750" bw="11" op_0_bw="8">
<![CDATA[
.preheader.0.preheader:161  %tmp_20_1_mid1 = zext i8 %INPUT_BUNDLE_addr_77_1 to i11

]]></Node>
<StgValue><ssdm name="tmp_20_1_mid1"/></StgValue>
</operation>

<operation id="2062" st_id="143" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="564">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="751" bw="10" op_0_bw="8">
<![CDATA[
.preheader.0.preheader:162  %tmp_20_1_cast_mid1 = zext i8 %INPUT_BUNDLE_addr_77_1 to i10

]]></Node>
<StgValue><ssdm name="tmp_20_1_cast_mid1"/></StgValue>
</operation>

<operation id="2063" st_id="143" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="564">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="755" bw="11" op_0_bw="10">
<![CDATA[
.preheader.0.preheader:166  %sum1_1_cast_mid1 = zext i10 %sum1_1_mid1 to i11

]]></Node>
<StgValue><ssdm name="sum1_1_cast_mid1"/></StgValue>
</operation>

<operation id="2064" st_id="143" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="564">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="756" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader.0.preheader:167  %tmp_21_1_mid1 = sub i11 %tmp_14_1_mid1, %sum1_1_cast_mid1

]]></Node>
<StgValue><ssdm name="tmp_21_1_mid1"/></StgValue>
</operation>

<operation id="2065" st_id="143" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="564">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="757" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader.0.preheader:168  %tmp4_mid1 = add i11 %tmp_20_1_mid1, %tmp_21_1_mid1

]]></Node>
<StgValue><ssdm name="tmp4_mid1"/></StgValue>
</operation>

<operation id="2066" st_id="143" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="564">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="758" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader.0.preheader:169  %convulution_horizont_9 = add i11 %tmp_18_1_cast_mid1, %tmp4_mid1

]]></Node>
<StgValue><ssdm name="convulution_horizont_9"/></StgValue>
</operation>

<operation id="2067" st_id="143" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="564">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="764" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.0.preheader:175  %INPUT_BUNDLE_addr_78_1 = call i8 @_ssdm_op_Read.m_axi.i8P(i8* %INPUT_BUNDLE_addr_78)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_addr_78_1"/></StgValue>
</operation>

<operation id="2068" st_id="143" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="564">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="771" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:182  %INPUT_BUNDLE_load_79 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_79, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_79"/></StgValue>
</operation>

<operation id="2069" st_id="143" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="564">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="776" bw="10" op_0_bw="9">
<![CDATA[
.preheader.0.preheader:187  %sum5_neg_1_cast_mid1 = sext i9 %sum5_neg_1_mid1 to i10

]]></Node>
<StgValue><ssdm name="sum5_neg_1_cast_mid1"/></StgValue>
</operation>

<operation id="2070" st_id="143" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="564">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="777" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader.0.preheader:188  %sum6_neg_1_mid1 = add i10 %tmp_14_1_cast_mid1, %sum5_neg_1_cast_mid1

]]></Node>
<StgValue><ssdm name="sum6_neg_1_mid1"/></StgValue>
</operation>

<operation id="2071" st_id="143" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="564">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="778" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader.0.preheader:189  %tmp_31_1_mid1 = sub i10 %sum6_neg_1_mid1, %tmp_20_1_cast_mid1

]]></Node>
<StgValue><ssdm name="tmp_31_1_mid1"/></StgValue>
</operation>

<operation id="2072" st_id="143" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="564">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="807" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:218  %INPUT_BUNDLE_load_80 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_80, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_80"/></StgValue>
</operation>

<operation id="2073" st_id="143" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="564">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="814" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:225  %INPUT_BUNDLE_load_81 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_81, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_81"/></StgValue>
</operation>

<operation id="2074" st_id="143" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="564">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="822" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:233  %INPUT_BUNDLE_load_82 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_82, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_82"/></StgValue>
</operation>

<operation id="2075" st_id="143" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="564">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="829" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:240  %INPUT_BUNDLE_load_83 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_83, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_83"/></StgValue>
</operation>

<operation id="2076" st_id="143" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="564">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="837" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:248  %INPUT_BUNDLE_load_84 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_84, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_84"/></StgValue>
</operation>

<operation id="2077" st_id="143" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="564">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="845" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:256  %INPUT_BUNDLE_load_85 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_85, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_85"/></StgValue>
</operation>

<operation id="2078" st_id="143" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="564">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="856" bw="20" op_0_bw="20" op_1_bw="10" op_2_bw="10">
<![CDATA[
.preheader.0.preheader:267  %tmp_37_mid1 = call i20 @_ssdm_op_BitConcatenate.i20.i10.i10(i10 %tmp_11_mid1, i10 3)

]]></Node>
<StgValue><ssdm name="tmp_37_mid1"/></StgValue>
</operation>

<operation id="2079" st_id="143" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="564">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="857" bw="32" op_0_bw="20">
<![CDATA[
.preheader.0.preheader:268  %tmp_24_2_mid1 = zext i20 %tmp_37_mid1 to i32

]]></Node>
<StgValue><ssdm name="tmp_24_2_mid1"/></StgValue>
</operation>

<operation id="2080" st_id="143" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="564">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="858" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.0.preheader:269  %input2_sum86 = add i32 %tmp_24_2_mid1, %input1006_phi

]]></Node>
<StgValue><ssdm name="input2_sum86"/></StgValue>
</operation>

<operation id="2081" st_id="143" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="564">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="859" bw="8" op_0_bw="8" op_1_bw="32">
<![CDATA[
.preheader.0.preheader:270  %INPUT_BUNDLE_addr_86 = getelementptr i8* %INPUT_BUNDLE, i32 %input2_sum86

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_addr_86"/></StgValue>
</operation>
</state>

<state id="144" st_id="144">

<operation id="2082" st_id="144" stage="1" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="565">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="691" bw="64" op_0_bw="32">
<![CDATA[
.preheader.0.preheader:102  %tmp_29_mid1 = uitofp i32 %tmp_29_mid to double

]]></Node>
<StgValue><ssdm name="tmp_29_mid1"/></StgValue>
</operation>

<operation id="2083" st_id="144" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="565">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="772" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.0.preheader:183  %INPUT_BUNDLE_addr_79_1 = call i8 @_ssdm_op_Read.m_axi.i8P(i8* %INPUT_BUNDLE_addr_79)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_addr_79_1"/></StgValue>
</operation>

<operation id="2084" st_id="144" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="565">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="807" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:218  %INPUT_BUNDLE_load_80 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_80, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_80"/></StgValue>
</operation>

<operation id="2085" st_id="144" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="565">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="814" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:225  %INPUT_BUNDLE_load_81 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_81, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_81"/></StgValue>
</operation>

<operation id="2086" st_id="144" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="565">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="822" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:233  %INPUT_BUNDLE_load_82 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_82, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_82"/></StgValue>
</operation>

<operation id="2087" st_id="144" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="565">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="829" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:240  %INPUT_BUNDLE_load_83 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_83, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_83"/></StgValue>
</operation>

<operation id="2088" st_id="144" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="565">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="837" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:248  %INPUT_BUNDLE_load_84 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_84, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_84"/></StgValue>
</operation>

<operation id="2089" st_id="144" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="565">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="845" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:256  %INPUT_BUNDLE_load_85 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_85, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_85"/></StgValue>
</operation>

<operation id="2090" st_id="144" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="565">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="860" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:271  %INPUT_BUNDLE_load_86 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_86, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_86"/></StgValue>
</operation>

<operation id="2091" st_id="144" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="565">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="864" bw="20" op_0_bw="20" op_1_bw="10" op_2_bw="10">
<![CDATA[
.preheader.0.preheader:275  %tmp_38_mid1 = call i20 @_ssdm_op_BitConcatenate.i20.i10.i10(i10 %tmp_18_mid1, i10 3)

]]></Node>
<StgValue><ssdm name="tmp_38_mid1"/></StgValue>
</operation>

<operation id="2092" st_id="144" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="565">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="865" bw="32" op_0_bw="20">
<![CDATA[
.preheader.0.preheader:276  %tmp_28_2_mid1 = zext i20 %tmp_38_mid1 to i32

]]></Node>
<StgValue><ssdm name="tmp_28_2_mid1"/></StgValue>
</operation>

<operation id="2093" st_id="144" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="565">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="866" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.0.preheader:277  %input2_sum87 = add i32 %tmp_28_2_mid1, %input1006_phi

]]></Node>
<StgValue><ssdm name="input2_sum87"/></StgValue>
</operation>

<operation id="2094" st_id="144" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="565">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="867" bw="8" op_0_bw="8" op_1_bw="32">
<![CDATA[
.preheader.0.preheader:278  %INPUT_BUNDLE_addr_87 = getelementptr i8* %INPUT_BUNDLE, i32 %input2_sum87

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_addr_87"/></StgValue>
</operation>
</state>

<state id="145" st_id="145">

<operation id="2095" st_id="145" stage="31" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="566">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="692" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.0.preheader:103  %tmp_30_mid1 = call double @llvm.sqrt.f64(double %tmp_29_mid1)

]]></Node>
<StgValue><ssdm name="tmp_30_mid1"/></StgValue>
</operation>

<operation id="2096" st_id="145" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="566">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="765" bw="9" op_0_bw="9" op_1_bw="8" op_2_bw="1">
<![CDATA[
.preheader.0.preheader:176  %tmp_26_1_mid1 = call i9 @_ssdm_op_BitConcatenate.i9.i8.i1(i8 %INPUT_BUNDLE_addr_78_1, i1 false)

]]></Node>
<StgValue><ssdm name="tmp_26_1_mid1"/></StgValue>
</operation>

<operation id="2097" st_id="145" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="566">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="766" bw="11" op_0_bw="9">
<![CDATA[
.preheader.0.preheader:177  %tmp_26_1_cast_mid1 = zext i9 %tmp_26_1_mid1 to i11

]]></Node>
<StgValue><ssdm name="tmp_26_1_cast_mid1"/></StgValue>
</operation>

<operation id="2098" st_id="145" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="566">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="773" bw="9" op_0_bw="9" op_1_bw="8" op_2_bw="1">
<![CDATA[
.preheader.0.preheader:184  %tmp_30_1_mid1 = call i9 @_ssdm_op_BitConcatenate.i9.i8.i1(i8 %INPUT_BUNDLE_addr_79_1, i1 false)

]]></Node>
<StgValue><ssdm name="tmp_30_1_mid1"/></StgValue>
</operation>

<operation id="2099" st_id="145" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="566">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="774" bw="11" op_0_bw="9">
<![CDATA[
.preheader.0.preheader:185  %tmp_30_1_cast_mid1 = zext i9 %tmp_30_1_mid1 to i11

]]></Node>
<StgValue><ssdm name="tmp_30_1_cast_mid1"/></StgValue>
</operation>

<operation id="2100" st_id="145" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="566">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="779" bw="11" op_0_bw="10">
<![CDATA[
.preheader.0.preheader:190  %tmp_31_1_cast_mid1 = sext i10 %tmp_31_1_mid1 to i11

]]></Node>
<StgValue><ssdm name="tmp_31_1_cast_mid1"/></StgValue>
</operation>

<operation id="2101" st_id="145" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="566">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="780" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader.0.preheader:191  %tmp_32_1_mid1 = sub i11 %tmp_31_1_cast_mid1, %tmp_26_1_cast_mid1

]]></Node>
<StgValue><ssdm name="tmp_32_1_mid1"/></StgValue>
</operation>

<operation id="2102" st_id="145" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="566">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="781" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader.0.preheader:192  %convulution_vertical_26 = add i11 %tmp_32_1_mid1, %tmp_30_1_cast_mid1

]]></Node>
<StgValue><ssdm name="convulution_vertical_26"/></StgValue>
</operation>

<operation id="2103" st_id="145" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="566">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="808" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.0.preheader:219  %INPUT_BUNDLE_addr_80_1 = call i8 @_ssdm_op_Read.m_axi.i8P(i8* %INPUT_BUNDLE_addr_80)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_addr_80_1"/></StgValue>
</operation>

<operation id="2104" st_id="145" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="566">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="814" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:225  %INPUT_BUNDLE_load_81 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_81, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_81"/></StgValue>
</operation>

<operation id="2105" st_id="145" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="566">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="822" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:233  %INPUT_BUNDLE_load_82 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_82, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_82"/></StgValue>
</operation>

<operation id="2106" st_id="145" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="566">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="829" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:240  %INPUT_BUNDLE_load_83 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_83, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_83"/></StgValue>
</operation>

<operation id="2107" st_id="145" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="566">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="837" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:248  %INPUT_BUNDLE_load_84 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_84, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_84"/></StgValue>
</operation>

<operation id="2108" st_id="145" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="566">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="845" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:256  %INPUT_BUNDLE_load_85 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_85, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_85"/></StgValue>
</operation>

<operation id="2109" st_id="145" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="566">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="860" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:271  %INPUT_BUNDLE_load_86 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_86, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_86"/></StgValue>
</operation>

<operation id="2110" st_id="145" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="566">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="868" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:279  %INPUT_BUNDLE_load_87 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_87, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_87"/></StgValue>
</operation>

<operation id="2111" st_id="145" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="566">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="897" bw="20" op_0_bw="20" op_1_bw="10" op_2_bw="10">
<![CDATA[
.preheader.0.preheader:308  %tmp_19_mid1 = call i20 @_ssdm_op_BitConcatenate.i20.i10.i10(i10 %j_s, i10 4)

]]></Node>
<StgValue><ssdm name="tmp_19_mid1"/></StgValue>
</operation>

<operation id="2112" st_id="145" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="566">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="898" bw="32" op_0_bw="20">
<![CDATA[
.preheader.0.preheader:309  %tmp_6_3_mid1 = zext i20 %tmp_19_mid1 to i32

]]></Node>
<StgValue><ssdm name="tmp_6_3_mid1"/></StgValue>
</operation>

<operation id="2113" st_id="145" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="566">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="899" bw="21" op_0_bw="20">
<![CDATA[
.preheader.0.preheader:310  %tmp_6_3_cast_mid1 = zext i20 %tmp_19_mid1 to i21

]]></Node>
<StgValue><ssdm name="tmp_6_3_cast_mid1"/></StgValue>
</operation>

<operation id="2114" st_id="145" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="566">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="900" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
.preheader.0.preheader:311  %sum2_3_mid1 = add i21 -1025, %tmp_6_3_cast_mid1

]]></Node>
<StgValue><ssdm name="sum2_3_mid1"/></StgValue>
</operation>

<operation id="2115" st_id="145" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="566">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="901" bw="32" op_0_bw="21">
<![CDATA[
.preheader.0.preheader:312  %sum2_3_cast_mid1 = sext i21 %sum2_3_mid1 to i32

]]></Node>
<StgValue><ssdm name="sum2_3_cast_mid1"/></StgValue>
</operation>

<operation id="2116" st_id="145" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="566">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="902" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.0.preheader:313  %input2_sum88 = add i32 %sum2_3_cast_mid1, %input1006_phi

]]></Node>
<StgValue><ssdm name="input2_sum88"/></StgValue>
</operation>

<operation id="2117" st_id="145" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="566">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="903" bw="8" op_0_bw="8" op_1_bw="32">
<![CDATA[
.preheader.0.preheader:314  %INPUT_BUNDLE_addr_88 = getelementptr i8* %INPUT_BUNDLE, i32 %input2_sum88

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_addr_88"/></StgValue>
</operation>

<operation id="2118" st_id="145" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="566">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="989" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.0.preheader:400  %output4_sum11 = add i32 %tmp_6_3_mid1, %output1007_phi

]]></Node>
<StgValue><ssdm name="output4_sum11"/></StgValue>
</operation>

<operation id="2119" st_id="145" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="566">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="990" bw="8" op_0_bw="8" op_1_bw="32">
<![CDATA[
.preheader.0.preheader:401  %OUTPUT_BUNDLE_addr_11 = getelementptr i8* %OUTPUT_BUNDLE, i32 %output4_sum11

]]></Node>
<StgValue><ssdm name="OUTPUT_BUNDLE_addr_11"/></StgValue>
</operation>
</state>

<state id="146" st_id="146">

<operation id="2120" st_id="146" stage="30" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="567">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="692" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.0.preheader:103  %tmp_30_mid1 = call double @llvm.sqrt.f64(double %tmp_29_mid1)

]]></Node>
<StgValue><ssdm name="tmp_30_mid1"/></StgValue>
</operation>

<operation id="2121" st_id="146" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="567">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="784" bw="20" op_0_bw="11">
<![CDATA[
.preheader.0.preheader:195  %tmp_35_1_mid1 = sext i11 %convulution_vertical_26 to i20

]]></Node>
<StgValue><ssdm name="tmp_35_1_mid1"/></StgValue>
</operation>

<operation id="2122" st_id="146" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="567">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="785" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.preheader.0.preheader:196  %tmp_36_1_mid1 = mul i20 %tmp_35_1_mid1, %tmp_35_1_mid1

]]></Node>
<StgValue><ssdm name="tmp_36_1_mid1"/></StgValue>
</operation>

<operation id="2123" st_id="146" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="567">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="815" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.0.preheader:226  %INPUT_BUNDLE_addr_81_1 = call i8 @_ssdm_op_Read.m_axi.i8P(i8* %INPUT_BUNDLE_addr_81)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_addr_81_1"/></StgValue>
</operation>

<operation id="2124" st_id="146" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="567">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="822" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:233  %INPUT_BUNDLE_load_82 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_82, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_82"/></StgValue>
</operation>

<operation id="2125" st_id="146" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="567">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="829" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:240  %INPUT_BUNDLE_load_83 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_83, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_83"/></StgValue>
</operation>

<operation id="2126" st_id="146" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="567">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="837" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:248  %INPUT_BUNDLE_load_84 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_84, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_84"/></StgValue>
</operation>

<operation id="2127" st_id="146" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="567">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="845" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:256  %INPUT_BUNDLE_load_85 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_85, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_85"/></StgValue>
</operation>

<operation id="2128" st_id="146" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="567">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="860" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:271  %INPUT_BUNDLE_load_86 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_86, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_86"/></StgValue>
</operation>

<operation id="2129" st_id="146" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="567">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="868" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:279  %INPUT_BUNDLE_load_87 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_87, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_87"/></StgValue>
</operation>

<operation id="2130" st_id="146" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="567">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="904" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:315  %INPUT_BUNDLE_load_88 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_88, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_88"/></StgValue>
</operation>
</state>

<state id="147" st_id="147">

<operation id="2131" st_id="147" stage="29" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="568">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="692" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.0.preheader:103  %tmp_30_mid1 = call double @llvm.sqrt.f64(double %tmp_29_mid1)

]]></Node>
<StgValue><ssdm name="tmp_30_mid1"/></StgValue>
</operation>

<operation id="2132" st_id="147" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="568">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="782" bw="20" op_0_bw="11">
<![CDATA[
.preheader.0.preheader:193  %tmp_33_1_mid1 = sext i11 %convulution_horizont_9 to i20

]]></Node>
<StgValue><ssdm name="tmp_33_1_mid1"/></StgValue>
</operation>

<operation id="2133" st_id="147" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="568">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="783" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.preheader.0.preheader:194  %tmp_34_1_mid1 = mul i20 %tmp_33_1_mid1, %tmp_33_1_mid1

]]></Node>
<StgValue><ssdm name="tmp_34_1_mid1"/></StgValue>
</operation>

<operation id="2134" st_id="147" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="568">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="786" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.preheader.0.preheader:197  %p_1_mid1 = add i20 %tmp_36_1_mid1, %tmp_34_1_mid1

]]></Node>
<StgValue><ssdm name="p_1_mid1"/></StgValue>
</operation>

<operation id="2135" st_id="147" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="568">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="823" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.0.preheader:234  %INPUT_BUNDLE_addr_82_1 = call i8 @_ssdm_op_Read.m_axi.i8P(i8* %INPUT_BUNDLE_addr_82)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_addr_82_1"/></StgValue>
</operation>

<operation id="2136" st_id="147" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="568">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="829" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:240  %INPUT_BUNDLE_load_83 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_83, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_83"/></StgValue>
</operation>

<operation id="2137" st_id="147" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="568">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="837" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:248  %INPUT_BUNDLE_load_84 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_84, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_84"/></StgValue>
</operation>

<operation id="2138" st_id="147" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="568">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="845" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:256  %INPUT_BUNDLE_load_85 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_85, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_85"/></StgValue>
</operation>

<operation id="2139" st_id="147" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="568">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="860" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:271  %INPUT_BUNDLE_load_86 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_86, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_86"/></StgValue>
</operation>

<operation id="2140" st_id="147" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="568">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="868" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:279  %INPUT_BUNDLE_load_87 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_87, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_87"/></StgValue>
</operation>

<operation id="2141" st_id="147" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="568">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="904" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:315  %INPUT_BUNDLE_load_88 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_88, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_88"/></StgValue>
</operation>

<operation id="2142" st_id="147" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="568">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="910" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:321  %INPUT_BUNDLE_load_89 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_89, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_89"/></StgValue>
</operation>

<operation id="2143" st_id="147" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="568">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="914" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
.preheader.0.preheader:325  %sum6_3_mid1 = add i21 1023, %tmp_6_3_cast_mid1

]]></Node>
<StgValue><ssdm name="sum6_3_mid1"/></StgValue>
</operation>

<operation id="2144" st_id="147" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="568">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="915" bw="32" op_0_bw="21">
<![CDATA[
.preheader.0.preheader:326  %sum6_3_cast_mid1 = zext i21 %sum6_3_mid1 to i32

]]></Node>
<StgValue><ssdm name="sum6_3_cast_mid1"/></StgValue>
</operation>

<operation id="2145" st_id="147" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="568">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="916" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.0.preheader:327  %input2_sum90 = add i32 %sum6_3_cast_mid1, %input1006_phi

]]></Node>
<StgValue><ssdm name="input2_sum90"/></StgValue>
</operation>

<operation id="2146" st_id="147" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="568">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="917" bw="8" op_0_bw="8" op_1_bw="32">
<![CDATA[
.preheader.0.preheader:328  %INPUT_BUNDLE_addr_90 = getelementptr i8* %INPUT_BUNDLE, i32 %input2_sum90

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_addr_90"/></StgValue>
</operation>

<operation id="2147" st_id="147" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="568">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="921" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
.preheader.0.preheader:332  %sum8_3_mid1 = add i21 -1023, %tmp_6_3_cast_mid1

]]></Node>
<StgValue><ssdm name="sum8_3_mid1"/></StgValue>
</operation>

<operation id="2148" st_id="147" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="568">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="922" bw="32" op_0_bw="21">
<![CDATA[
.preheader.0.preheader:333  %sum8_3_cast_mid1 = sext i21 %sum8_3_mid1 to i32

]]></Node>
<StgValue><ssdm name="sum8_3_cast_mid1"/></StgValue>
</operation>

<operation id="2149" st_id="147" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="568">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="923" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.0.preheader:334  %input2_sum91 = add i32 %sum8_3_cast_mid1, %input1006_phi

]]></Node>
<StgValue><ssdm name="input2_sum91"/></StgValue>
</operation>

<operation id="2150" st_id="147" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="568">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="924" bw="8" op_0_bw="8" op_1_bw="32">
<![CDATA[
.preheader.0.preheader:335  %INPUT_BUNDLE_addr_91 = getelementptr i8* %INPUT_BUNDLE, i32 %input2_sum91

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_addr_91"/></StgValue>
</operation>

<operation id="2151" st_id="147" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="568">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="938" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
.preheader.0.preheader:349  %sum12_3_mid1 = add i21 1025, %tmp_6_3_cast_mid1

]]></Node>
<StgValue><ssdm name="sum12_3_mid1"/></StgValue>
</operation>

<operation id="2152" st_id="147" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="568">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="939" bw="32" op_0_bw="21">
<![CDATA[
.preheader.0.preheader:350  %sum12_3_cast_mid1 = zext i21 %sum12_3_mid1 to i32

]]></Node>
<StgValue><ssdm name="sum12_3_cast_mid1"/></StgValue>
</operation>

<operation id="2153" st_id="147" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="568">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="940" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.0.preheader:351  %input2_sum93 = add i32 %sum12_3_cast_mid1, %input1006_phi

]]></Node>
<StgValue><ssdm name="input2_sum93"/></StgValue>
</operation>

<operation id="2154" st_id="147" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="568">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="941" bw="8" op_0_bw="8" op_1_bw="32">
<![CDATA[
.preheader.0.preheader:352  %INPUT_BUNDLE_addr_93 = getelementptr i8* %INPUT_BUNDLE, i32 %input2_sum93

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_addr_93"/></StgValue>
</operation>
</state>

<state id="148" st_id="148">

<operation id="2155" st_id="148" stage="28" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="569">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="692" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.0.preheader:103  %tmp_30_mid1 = call double @llvm.sqrt.f64(double %tmp_29_mid1)

]]></Node>
<StgValue><ssdm name="tmp_30_mid1"/></StgValue>
</operation>

<operation id="2156" st_id="148" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="569">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="787" bw="32" op_0_bw="20">
<![CDATA[
.preheader.0.preheader:198  %tmp_37_1_mid = zext i20 %p_1_mid1 to i32

]]></Node>
<StgValue><ssdm name="tmp_37_1_mid"/></StgValue>
</operation>

<operation id="2157" st_id="148" stage="6" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="569">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="788" bw="64" op_0_bw="32">
<![CDATA[
.preheader.0.preheader:199  %tmp_37_1_mid1 = uitofp i32 %tmp_37_1_mid to double

]]></Node>
<StgValue><ssdm name="tmp_37_1_mid1"/></StgValue>
</operation>

<operation id="2158" st_id="148" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="569">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="809" bw="9" op_0_bw="8">
<![CDATA[
.preheader.0.preheader:220  %tmp_8_2_cast_mid1 = zext i8 %INPUT_BUNDLE_addr_80_1 to i9

]]></Node>
<StgValue><ssdm name="tmp_8_2_cast_mid1"/></StgValue>
</operation>

<operation id="2159" st_id="148" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="569">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="816" bw="9" op_0_bw="9" op_1_bw="8" op_2_bw="1">
<![CDATA[
.preheader.0.preheader:227  %tmp_10_2_mid1 = call i9 @_ssdm_op_BitConcatenate.i9.i8.i1(i8 %INPUT_BUNDLE_addr_81_1, i1 false)

]]></Node>
<StgValue><ssdm name="tmp_10_2_mid1"/></StgValue>
</operation>

<operation id="2160" st_id="148" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="569">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="817" bw="10" op_0_bw="9">
<![CDATA[
.preheader.0.preheader:228  %tmp_10_2_cast_mid1 = zext i9 %tmp_10_2_mid1 to i10

]]></Node>
<StgValue><ssdm name="tmp_10_2_cast_mid1"/></StgValue>
</operation>

<operation id="2161" st_id="148" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="569">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="824" bw="9" op_0_bw="8">
<![CDATA[
.preheader.0.preheader:235  %tmp_12_2_cast_mid1 = zext i8 %INPUT_BUNDLE_addr_82_1 to i9

]]></Node>
<StgValue><ssdm name="tmp_12_2_cast_mid1"/></StgValue>
</operation>

<operation id="2162" st_id="148" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="569">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="830" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.0.preheader:241  %INPUT_BUNDLE_addr_83_1 = call i8 @_ssdm_op_Read.m_axi.i8P(i8* %INPUT_BUNDLE_addr_83)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_addr_83_1"/></StgValue>
</operation>

<operation id="2163" st_id="148" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="569">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="837" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:248  %INPUT_BUNDLE_load_84 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_84, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_84"/></StgValue>
</operation>

<operation id="2164" st_id="148" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="569">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="845" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:256  %INPUT_BUNDLE_load_85 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_85, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_85"/></StgValue>
</operation>

<operation id="2165" st_id="148" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="569">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="848" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader.0.preheader:259  %tmp5_mid1 = add i9 %tmp_12_2_cast_mid1, %tmp_8_2_cast_mid1

]]></Node>
<StgValue><ssdm name="tmp5_mid1"/></StgValue>
</operation>

<operation id="2166" st_id="148" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="569">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="849" bw="10" op_0_bw="9">
<![CDATA[
.preheader.0.preheader:260  %tmp5_cast_mid1 = zext i9 %tmp5_mid1 to i10

]]></Node>
<StgValue><ssdm name="tmp5_cast_mid1"/></StgValue>
</operation>

<operation id="2167" st_id="148" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="569">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="850" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader.0.preheader:261  %sum1_2_mid1 = add i10 %tmp_10_2_cast_mid1, %tmp5_cast_mid1

]]></Node>
<StgValue><ssdm name="sum1_2_mid1"/></StgValue>
</operation>

<operation id="2168" st_id="148" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="569">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="860" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:271  %INPUT_BUNDLE_load_86 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_86, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_86"/></StgValue>
</operation>

<operation id="2169" st_id="148" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="569">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="868" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:279  %INPUT_BUNDLE_load_87 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_87, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_87"/></StgValue>
</operation>

<operation id="2170" st_id="148" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="569">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="872" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader.0.preheader:283  %sum5_neg_2_mid1 = sub i9 %tmp_8_2_cast_mid1, %tmp_12_2_cast_mid1

]]></Node>
<StgValue><ssdm name="sum5_neg_2_mid1"/></StgValue>
</operation>

<operation id="2171" st_id="148" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="569">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="904" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:315  %INPUT_BUNDLE_load_88 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_88, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_88"/></StgValue>
</operation>

<operation id="2172" st_id="148" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="569">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="910" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:321  %INPUT_BUNDLE_load_89 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_89, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_89"/></StgValue>
</operation>

<operation id="2173" st_id="148" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="569">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="918" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:329  %INPUT_BUNDLE_load_90 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_90, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_90"/></StgValue>
</operation>
</state>

<state id="149" st_id="149">

<operation id="2174" st_id="149" stage="27" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="570">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="692" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.0.preheader:103  %tmp_30_mid1 = call double @llvm.sqrt.f64(double %tmp_29_mid1)

]]></Node>
<StgValue><ssdm name="tmp_30_mid1"/></StgValue>
</operation>

<operation id="2175" st_id="149" stage="5" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="570">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="788" bw="64" op_0_bw="32">
<![CDATA[
.preheader.0.preheader:199  %tmp_37_1_mid1 = uitofp i32 %tmp_37_1_mid to double

]]></Node>
<StgValue><ssdm name="tmp_37_1_mid1"/></StgValue>
</operation>

<operation id="2176" st_id="149" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="570">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="838" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.0.preheader:249  %INPUT_BUNDLE_addr_84_1 = call i8 @_ssdm_op_Read.m_axi.i8P(i8* %INPUT_BUNDLE_addr_84)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_addr_84_1"/></StgValue>
</operation>

<operation id="2177" st_id="149" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="570">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="845" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:256  %INPUT_BUNDLE_load_85 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_85, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_85"/></StgValue>
</operation>

<operation id="2178" st_id="149" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="570">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="860" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:271  %INPUT_BUNDLE_load_86 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_86, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_86"/></StgValue>
</operation>

<operation id="2179" st_id="149" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="570">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="868" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:279  %INPUT_BUNDLE_load_87 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_87, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_87"/></StgValue>
</operation>

<operation id="2180" st_id="149" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="570">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="904" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:315  %INPUT_BUNDLE_load_88 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_88, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_88"/></StgValue>
</operation>

<operation id="2181" st_id="149" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="570">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="910" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:321  %INPUT_BUNDLE_load_89 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_89, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_89"/></StgValue>
</operation>

<operation id="2182" st_id="149" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="570">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="918" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:329  %INPUT_BUNDLE_load_90 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_90, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_90"/></StgValue>
</operation>

<operation id="2183" st_id="149" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="570">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="925" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:336  %INPUT_BUNDLE_load_91 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_91, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_91"/></StgValue>
</operation>

<operation id="2184" st_id="149" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="570">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="929" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.preheader.0.preheader:340  %tmp_108 = or i20 %tmp_5_mid1, 5

]]></Node>
<StgValue><ssdm name="tmp_108"/></StgValue>
</operation>

<operation id="2185" st_id="149" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="570">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="930" bw="21" op_0_bw="21" op_1_bw="1" op_2_bw="20">
<![CDATA[
.preheader.0.preheader:341  %sum10_3_mid = call i21 @_ssdm_op_BitConcatenate.i21.i1.i20(i1 false, i20 %tmp_108)

]]></Node>
<StgValue><ssdm name="sum10_3_mid"/></StgValue>
</operation>

<operation id="2186" st_id="149" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="570">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="931" bw="32" op_0_bw="21">
<![CDATA[
.preheader.0.preheader:342  %sum10_3_cast_mid1 = zext i21 %sum10_3_mid to i32

]]></Node>
<StgValue><ssdm name="sum10_3_cast_mid1"/></StgValue>
</operation>

<operation id="2187" st_id="149" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="570">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="932" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.0.preheader:343  %input2_sum92 = add i32 %sum10_3_cast_mid1, %input1006_phi

]]></Node>
<StgValue><ssdm name="input2_sum92"/></StgValue>
</operation>

<operation id="2188" st_id="149" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="570">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="933" bw="8" op_0_bw="8" op_1_bw="32">
<![CDATA[
.preheader.0.preheader:344  %INPUT_BUNDLE_addr_92 = getelementptr i8* %INPUT_BUNDLE, i32 %input2_sum92

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_addr_92"/></StgValue>
</operation>

<operation id="2189" st_id="149" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="570">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1101" bw="32" op_0_bw="20">
<![CDATA[
.preheader.0.preheader:512  %sum4_5_cast_mid1 = zext i20 %tmp_108 to i32

]]></Node>
<StgValue><ssdm name="sum4_5_cast_mid1"/></StgValue>
</operation>

<operation id="2190" st_id="149" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="570">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1102" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.0.preheader:513  %input2_sum105 = add i32 %sum4_5_cast_mid1, %input1006_phi

]]></Node>
<StgValue><ssdm name="input2_sum105"/></StgValue>
</operation>

<operation id="2191" st_id="149" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="570">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1103" bw="8" op_0_bw="8" op_1_bw="32">
<![CDATA[
.preheader.0.preheader:514  %INPUT_BUNDLE_addr_105 = getelementptr i8* %INPUT_BUNDLE, i32 %input2_sum105

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_addr_105"/></StgValue>
</operation>
</state>

<state id="150" st_id="150">

<operation id="2192" st_id="150" stage="26" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="571">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="692" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.0.preheader:103  %tmp_30_mid1 = call double @llvm.sqrt.f64(double %tmp_29_mid1)

]]></Node>
<StgValue><ssdm name="tmp_30_mid1"/></StgValue>
</operation>

<operation id="2193" st_id="150" stage="4" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="571">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="788" bw="64" op_0_bw="32">
<![CDATA[
.preheader.0.preheader:199  %tmp_37_1_mid1 = uitofp i32 %tmp_37_1_mid to double

]]></Node>
<StgValue><ssdm name="tmp_37_1_mid1"/></StgValue>
</operation>

<operation id="2194" st_id="150" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="571">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="846" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.0.preheader:257  %INPUT_BUNDLE_addr_85_1 = call i8 @_ssdm_op_Read.m_axi.i8P(i8* %INPUT_BUNDLE_addr_85)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_addr_85_1"/></StgValue>
</operation>

<operation id="2195" st_id="150" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="571">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="860" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:271  %INPUT_BUNDLE_load_86 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_86, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_86"/></StgValue>
</operation>

<operation id="2196" st_id="150" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="571">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="868" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:279  %INPUT_BUNDLE_load_87 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_87, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_87"/></StgValue>
</operation>

<operation id="2197" st_id="150" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="571">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="904" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:315  %INPUT_BUNDLE_load_88 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_88, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_88"/></StgValue>
</operation>

<operation id="2198" st_id="150" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="571">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="910" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:321  %INPUT_BUNDLE_load_89 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_89, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_89"/></StgValue>
</operation>

<operation id="2199" st_id="150" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="571">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="918" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:329  %INPUT_BUNDLE_load_90 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_90, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_90"/></StgValue>
</operation>

<operation id="2200" st_id="150" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="571">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="925" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:336  %INPUT_BUNDLE_load_91 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_91, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_91"/></StgValue>
</operation>

<operation id="2201" st_id="150" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="571">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="934" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:345  %INPUT_BUNDLE_load_92 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_92, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_92"/></StgValue>
</operation>
</state>

<state id="151" st_id="151">

<operation id="2202" st_id="151" stage="25" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="572">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="692" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.0.preheader:103  %tmp_30_mid1 = call double @llvm.sqrt.f64(double %tmp_29_mid1)

]]></Node>
<StgValue><ssdm name="tmp_30_mid1"/></StgValue>
</operation>

<operation id="2203" st_id="151" stage="3" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="572">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="788" bw="64" op_0_bw="32">
<![CDATA[
.preheader.0.preheader:199  %tmp_37_1_mid1 = uitofp i32 %tmp_37_1_mid to double

]]></Node>
<StgValue><ssdm name="tmp_37_1_mid1"/></StgValue>
</operation>

<operation id="2204" st_id="151" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="572">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="831" bw="11" op_0_bw="8">
<![CDATA[
.preheader.0.preheader:242  %tmp_14_2_mid1 = zext i8 %INPUT_BUNDLE_addr_83_1 to i11

]]></Node>
<StgValue><ssdm name="tmp_14_2_mid1"/></StgValue>
</operation>

<operation id="2205" st_id="151" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="572">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="832" bw="10" op_0_bw="8">
<![CDATA[
.preheader.0.preheader:243  %tmp_14_2_cast_mid1 = zext i8 %INPUT_BUNDLE_addr_83_1 to i10

]]></Node>
<StgValue><ssdm name="tmp_14_2_cast_mid1"/></StgValue>
</operation>

<operation id="2206" st_id="151" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="572">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="839" bw="9" op_0_bw="9" op_1_bw="8" op_2_bw="1">
<![CDATA[
.preheader.0.preheader:250  %tmp_18_2_mid1 = call i9 @_ssdm_op_BitConcatenate.i9.i8.i1(i8 %INPUT_BUNDLE_addr_84_1, i1 false)

]]></Node>
<StgValue><ssdm name="tmp_18_2_mid1"/></StgValue>
</operation>

<operation id="2207" st_id="151" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="572">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="840" bw="10" op_0_bw="9">
<![CDATA[
.preheader.0.preheader:251  %tmp_18_2_cast_mid1 = zext i9 %tmp_18_2_mid1 to i10

]]></Node>
<StgValue><ssdm name="tmp_18_2_cast_mid1"/></StgValue>
</operation>

<operation id="2208" st_id="151" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="572">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="847" bw="10" op_0_bw="8">
<![CDATA[
.preheader.0.preheader:258  %tmp_20_2_cast_mid1 = zext i8 %INPUT_BUNDLE_addr_85_1 to i10

]]></Node>
<StgValue><ssdm name="tmp_20_2_cast_mid1"/></StgValue>
</operation>

<operation id="2209" st_id="151" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="572">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="851" bw="11" op_0_bw="10">
<![CDATA[
.preheader.0.preheader:262  %sum1_2_cast_mid1 = zext i10 %sum1_2_mid1 to i11

]]></Node>
<StgValue><ssdm name="sum1_2_cast_mid1"/></StgValue>
</operation>

<operation id="2210" st_id="151" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="572">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="852" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader.0.preheader:263  %tmp_21_2_mid1 = sub i11 %tmp_14_2_mid1, %sum1_2_cast_mid1

]]></Node>
<StgValue><ssdm name="tmp_21_2_mid1"/></StgValue>
</operation>

<operation id="2211" st_id="151" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="572">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="853" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader.0.preheader:264  %tmp6_mid1 = add i10 %tmp_20_2_cast_mid1, %tmp_18_2_cast_mid1

]]></Node>
<StgValue><ssdm name="tmp6_mid1"/></StgValue>
</operation>

<operation id="2212" st_id="151" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="572">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="854" bw="11" op_0_bw="10">
<![CDATA[
.preheader.0.preheader:265  %tmp6_cast_mid1 = zext i10 %tmp6_mid1 to i11

]]></Node>
<StgValue><ssdm name="tmp6_cast_mid1"/></StgValue>
</operation>

<operation id="2213" st_id="151" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="572">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="855" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader.0.preheader:266  %convulution_horizont_10 = add i11 %tmp_21_2_mid1, %tmp6_cast_mid1

]]></Node>
<StgValue><ssdm name="convulution_horizont_10"/></StgValue>
</operation>

<operation id="2214" st_id="151" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="572">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="861" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.0.preheader:272  %INPUT_BUNDLE_addr_86_1 = call i8 @_ssdm_op_Read.m_axi.i8P(i8* %INPUT_BUNDLE_addr_86)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_addr_86_1"/></StgValue>
</operation>

<operation id="2215" st_id="151" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="572">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="868" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:279  %INPUT_BUNDLE_load_87 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_87, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_87"/></StgValue>
</operation>

<operation id="2216" st_id="151" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="572">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="873" bw="10" op_0_bw="9">
<![CDATA[
.preheader.0.preheader:284  %sum5_neg_2_cast_mid1 = sext i9 %sum5_neg_2_mid1 to i10

]]></Node>
<StgValue><ssdm name="sum5_neg_2_cast_mid1"/></StgValue>
</operation>

<operation id="2217" st_id="151" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="572">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="874" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader.0.preheader:285  %sum6_neg_2_mid1 = add i10 %tmp_14_2_cast_mid1, %sum5_neg_2_cast_mid1

]]></Node>
<StgValue><ssdm name="sum6_neg_2_mid1"/></StgValue>
</operation>

<operation id="2218" st_id="151" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="572">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="875" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader.0.preheader:286  %tmp_31_2_mid1 = sub i10 %sum6_neg_2_mid1, %tmp_20_2_cast_mid1

]]></Node>
<StgValue><ssdm name="tmp_31_2_mid1"/></StgValue>
</operation>

<operation id="2219" st_id="151" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="572">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="904" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:315  %INPUT_BUNDLE_load_88 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_88, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_88"/></StgValue>
</operation>

<operation id="2220" st_id="151" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="572">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="910" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:321  %INPUT_BUNDLE_load_89 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_89, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_89"/></StgValue>
</operation>

<operation id="2221" st_id="151" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="572">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="918" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:329  %INPUT_BUNDLE_load_90 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_90, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_90"/></StgValue>
</operation>

<operation id="2222" st_id="151" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="572">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="925" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:336  %INPUT_BUNDLE_load_91 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_91, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_91"/></StgValue>
</operation>

<operation id="2223" st_id="151" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="572">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="934" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:345  %INPUT_BUNDLE_load_92 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_92, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_92"/></StgValue>
</operation>

<operation id="2224" st_id="151" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="572">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="942" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:353  %INPUT_BUNDLE_load_93 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_93, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_93"/></StgValue>
</operation>

<operation id="2225" st_id="151" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="572">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="953" bw="20" op_0_bw="20" op_1_bw="10" op_2_bw="10">
<![CDATA[
.preheader.0.preheader:364  %tmp_39_mid1 = call i20 @_ssdm_op_BitConcatenate.i20.i10.i10(i10 %tmp_11_mid1, i10 4)

]]></Node>
<StgValue><ssdm name="tmp_39_mid1"/></StgValue>
</operation>

<operation id="2226" st_id="151" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="572">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="954" bw="32" op_0_bw="20">
<![CDATA[
.preheader.0.preheader:365  %tmp_24_3_mid1 = zext i20 %tmp_39_mid1 to i32

]]></Node>
<StgValue><ssdm name="tmp_24_3_mid1"/></StgValue>
</operation>

<operation id="2227" st_id="151" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="572">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="955" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.0.preheader:366  %input2_sum94 = add i32 %tmp_24_3_mid1, %input1006_phi

]]></Node>
<StgValue><ssdm name="input2_sum94"/></StgValue>
</operation>

<operation id="2228" st_id="151" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="572">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="956" bw="8" op_0_bw="8" op_1_bw="32">
<![CDATA[
.preheader.0.preheader:367  %INPUT_BUNDLE_addr_94 = getelementptr i8* %INPUT_BUNDLE, i32 %input2_sum94

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_addr_94"/></StgValue>
</operation>
</state>

<state id="152" st_id="152">

<operation id="2229" st_id="152" stage="24" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="573">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="692" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.0.preheader:103  %tmp_30_mid1 = call double @llvm.sqrt.f64(double %tmp_29_mid1)

]]></Node>
<StgValue><ssdm name="tmp_30_mid1"/></StgValue>
</operation>

<operation id="2230" st_id="152" stage="2" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="573">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="788" bw="64" op_0_bw="32">
<![CDATA[
.preheader.0.preheader:199  %tmp_37_1_mid1 = uitofp i32 %tmp_37_1_mid to double

]]></Node>
<StgValue><ssdm name="tmp_37_1_mid1"/></StgValue>
</operation>

<operation id="2231" st_id="152" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="573">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="869" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.0.preheader:280  %INPUT_BUNDLE_addr_87_1 = call i8 @_ssdm_op_Read.m_axi.i8P(i8* %INPUT_BUNDLE_addr_87)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_addr_87_1"/></StgValue>
</operation>

<operation id="2232" st_id="152" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="573">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="904" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:315  %INPUT_BUNDLE_load_88 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_88, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_88"/></StgValue>
</operation>

<operation id="2233" st_id="152" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="573">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="910" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:321  %INPUT_BUNDLE_load_89 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_89, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_89"/></StgValue>
</operation>

<operation id="2234" st_id="152" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="573">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="918" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:329  %INPUT_BUNDLE_load_90 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_90, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_90"/></StgValue>
</operation>

<operation id="2235" st_id="152" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="573">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="925" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:336  %INPUT_BUNDLE_load_91 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_91, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_91"/></StgValue>
</operation>

<operation id="2236" st_id="152" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="573">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="934" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:345  %INPUT_BUNDLE_load_92 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_92, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_92"/></StgValue>
</operation>

<operation id="2237" st_id="152" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="573">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="942" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:353  %INPUT_BUNDLE_load_93 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_93, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_93"/></StgValue>
</operation>

<operation id="2238" st_id="152" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="573">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="957" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:368  %INPUT_BUNDLE_load_94 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_94, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_94"/></StgValue>
</operation>

<operation id="2239" st_id="152" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="573">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="961" bw="20" op_0_bw="20" op_1_bw="10" op_2_bw="10">
<![CDATA[
.preheader.0.preheader:372  %tmp_40_mid1 = call i20 @_ssdm_op_BitConcatenate.i20.i10.i10(i10 %tmp_18_mid1, i10 4)

]]></Node>
<StgValue><ssdm name="tmp_40_mid1"/></StgValue>
</operation>

<operation id="2240" st_id="152" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="573">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="962" bw="32" op_0_bw="20">
<![CDATA[
.preheader.0.preheader:373  %tmp_28_3_mid1 = zext i20 %tmp_40_mid1 to i32

]]></Node>
<StgValue><ssdm name="tmp_28_3_mid1"/></StgValue>
</operation>

<operation id="2241" st_id="152" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="573">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="963" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.0.preheader:374  %input2_sum95 = add i32 %tmp_28_3_mid1, %input1006_phi

]]></Node>
<StgValue><ssdm name="input2_sum95"/></StgValue>
</operation>

<operation id="2242" st_id="152" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="573">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="964" bw="8" op_0_bw="8" op_1_bw="32">
<![CDATA[
.preheader.0.preheader:375  %INPUT_BUNDLE_addr_95 = getelementptr i8* %INPUT_BUNDLE, i32 %input2_sum95

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_addr_95"/></StgValue>
</operation>
</state>

<state id="153" st_id="153">

<operation id="2243" st_id="153" stage="23" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="574">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="692" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.0.preheader:103  %tmp_30_mid1 = call double @llvm.sqrt.f64(double %tmp_29_mid1)

]]></Node>
<StgValue><ssdm name="tmp_30_mid1"/></StgValue>
</operation>

<operation id="2244" st_id="153" stage="1" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="574">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="788" bw="64" op_0_bw="32">
<![CDATA[
.preheader.0.preheader:199  %tmp_37_1_mid1 = uitofp i32 %tmp_37_1_mid to double

]]></Node>
<StgValue><ssdm name="tmp_37_1_mid1"/></StgValue>
</operation>

<operation id="2245" st_id="153" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="574">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="862" bw="9" op_0_bw="9" op_1_bw="8" op_2_bw="1">
<![CDATA[
.preheader.0.preheader:273  %tmp_26_2_mid1 = call i9 @_ssdm_op_BitConcatenate.i9.i8.i1(i8 %INPUT_BUNDLE_addr_86_1, i1 false)

]]></Node>
<StgValue><ssdm name="tmp_26_2_mid1"/></StgValue>
</operation>

<operation id="2246" st_id="153" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="574">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="863" bw="11" op_0_bw="9">
<![CDATA[
.preheader.0.preheader:274  %tmp_26_2_cast_mid1 = zext i9 %tmp_26_2_mid1 to i11

]]></Node>
<StgValue><ssdm name="tmp_26_2_cast_mid1"/></StgValue>
</operation>

<operation id="2247" st_id="153" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="574">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="870" bw="9" op_0_bw="9" op_1_bw="8" op_2_bw="1">
<![CDATA[
.preheader.0.preheader:281  %tmp_30_2_mid1 = call i9 @_ssdm_op_BitConcatenate.i9.i8.i1(i8 %INPUT_BUNDLE_addr_87_1, i1 false)

]]></Node>
<StgValue><ssdm name="tmp_30_2_mid1"/></StgValue>
</operation>

<operation id="2248" st_id="153" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="574">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="871" bw="11" op_0_bw="9">
<![CDATA[
.preheader.0.preheader:282  %tmp_30_2_cast_mid1 = zext i9 %tmp_30_2_mid1 to i11

]]></Node>
<StgValue><ssdm name="tmp_30_2_cast_mid1"/></StgValue>
</operation>

<operation id="2249" st_id="153" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="574">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="876" bw="11" op_0_bw="10">
<![CDATA[
.preheader.0.preheader:287  %tmp_31_2_cast_mid1 = sext i10 %tmp_31_2_mid1 to i11

]]></Node>
<StgValue><ssdm name="tmp_31_2_cast_mid1"/></StgValue>
</operation>

<operation id="2250" st_id="153" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="574">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="877" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader.0.preheader:288  %tmp_32_2_mid1 = sub i11 %tmp_31_2_cast_mid1, %tmp_26_2_cast_mid1

]]></Node>
<StgValue><ssdm name="tmp_32_2_mid1"/></StgValue>
</operation>

<operation id="2251" st_id="153" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="574">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="878" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader.0.preheader:289  %convulution_vertical_27 = add i11 %tmp_30_2_cast_mid1, %tmp_32_2_mid1

]]></Node>
<StgValue><ssdm name="convulution_vertical_27"/></StgValue>
</operation>

<operation id="2252" st_id="153" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="574">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="879" bw="20" op_0_bw="11">
<![CDATA[
.preheader.0.preheader:290  %tmp_33_2_mid1 = sext i11 %convulution_horizont_10 to i20

]]></Node>
<StgValue><ssdm name="tmp_33_2_mid1"/></StgValue>
</operation>

<operation id="2253" st_id="153" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="574">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="880" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.preheader.0.preheader:291  %tmp_34_2_mid1 = mul i20 %tmp_33_2_mid1, %tmp_33_2_mid1

]]></Node>
<StgValue><ssdm name="tmp_34_2_mid1"/></StgValue>
</operation>

<operation id="2254" st_id="153" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="574">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="905" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.0.preheader:316  %INPUT_BUNDLE_addr_88_1 = call i8 @_ssdm_op_Read.m_axi.i8P(i8* %INPUT_BUNDLE_addr_88)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_addr_88_1"/></StgValue>
</operation>

<operation id="2255" st_id="153" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="574">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="910" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:321  %INPUT_BUNDLE_load_89 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_89, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_89"/></StgValue>
</operation>

<operation id="2256" st_id="153" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="574">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="918" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:329  %INPUT_BUNDLE_load_90 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_90, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_90"/></StgValue>
</operation>

<operation id="2257" st_id="153" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="574">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="925" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:336  %INPUT_BUNDLE_load_91 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_91, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_91"/></StgValue>
</operation>

<operation id="2258" st_id="153" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="574">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="934" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:345  %INPUT_BUNDLE_load_92 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_92, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_92"/></StgValue>
</operation>

<operation id="2259" st_id="153" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="574">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="942" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:353  %INPUT_BUNDLE_load_93 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_93, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_93"/></StgValue>
</operation>

<operation id="2260" st_id="153" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="574">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="957" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:368  %INPUT_BUNDLE_load_94 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_94, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_94"/></StgValue>
</operation>

<operation id="2261" st_id="153" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="574">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="965" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:376  %INPUT_BUNDLE_load_95 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_95, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_95"/></StgValue>
</operation>

<operation id="2262" st_id="153" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="574">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="994" bw="20" op_0_bw="20" op_1_bw="10" op_2_bw="10">
<![CDATA[
.preheader.0.preheader:405  %tmp_41_mid1 = call i20 @_ssdm_op_BitConcatenate.i20.i10.i10(i10 %j_s, i10 5)

]]></Node>
<StgValue><ssdm name="tmp_41_mid1"/></StgValue>
</operation>

<operation id="2263" st_id="153" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="574">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="995" bw="32" op_0_bw="20">
<![CDATA[
.preheader.0.preheader:406  %tmp_6_4_mid1 = zext i20 %tmp_41_mid1 to i32

]]></Node>
<StgValue><ssdm name="tmp_6_4_mid1"/></StgValue>
</operation>

<operation id="2264" st_id="153" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="574">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="996" bw="21" op_0_bw="20">
<![CDATA[
.preheader.0.preheader:407  %tmp_6_4_cast_mid1 = zext i20 %tmp_41_mid1 to i21

]]></Node>
<StgValue><ssdm name="tmp_6_4_cast_mid1"/></StgValue>
</operation>

<operation id="2265" st_id="153" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="574">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="997" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
.preheader.0.preheader:408  %sum2_4_mid1 = add i21 -1025, %tmp_6_4_cast_mid1

]]></Node>
<StgValue><ssdm name="sum2_4_mid1"/></StgValue>
</operation>

<operation id="2266" st_id="153" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="574">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="998" bw="32" op_0_bw="21">
<![CDATA[
.preheader.0.preheader:409  %sum2_4_cast_mid1 = sext i21 %sum2_4_mid1 to i32

]]></Node>
<StgValue><ssdm name="sum2_4_cast_mid1"/></StgValue>
</operation>

<operation id="2267" st_id="153" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="574">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="999" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.0.preheader:410  %input2_sum96 = add i32 %sum2_4_cast_mid1, %input1006_phi

]]></Node>
<StgValue><ssdm name="input2_sum96"/></StgValue>
</operation>

<operation id="2268" st_id="153" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="574">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1000" bw="8" op_0_bw="8" op_1_bw="32">
<![CDATA[
.preheader.0.preheader:411  %INPUT_BUNDLE_addr_96 = getelementptr i8* %INPUT_BUNDLE, i32 %input2_sum96

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_addr_96"/></StgValue>
</operation>

<operation id="2269" st_id="153" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="574">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1086" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.0.preheader:497  %output4_sum12 = add i32 %tmp_6_4_mid1, %output1007_phi

]]></Node>
<StgValue><ssdm name="output4_sum12"/></StgValue>
</operation>

<operation id="2270" st_id="153" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="574">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1087" bw="8" op_0_bw="8" op_1_bw="32">
<![CDATA[
.preheader.0.preheader:498  %OUTPUT_BUNDLE_addr_12 = getelementptr i8* %OUTPUT_BUNDLE, i32 %output4_sum12

]]></Node>
<StgValue><ssdm name="OUTPUT_BUNDLE_addr_12"/></StgValue>
</operation>
</state>

<state id="154" st_id="154">

<operation id="2271" st_id="154" stage="22" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="575">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="692" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.0.preheader:103  %tmp_30_mid1 = call double @llvm.sqrt.f64(double %tmp_29_mid1)

]]></Node>
<StgValue><ssdm name="tmp_30_mid1"/></StgValue>
</operation>

<operation id="2272" st_id="154" stage="31" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="575">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="789" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.0.preheader:200  %tmp_38_1_mid1 = call double @llvm.sqrt.f64(double %tmp_37_1_mid1)

]]></Node>
<StgValue><ssdm name="tmp_38_1_mid1"/></StgValue>
</operation>

<operation id="2273" st_id="154" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="575">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="881" bw="20" op_0_bw="11">
<![CDATA[
.preheader.0.preheader:292  %tmp_35_2_mid1 = sext i11 %convulution_vertical_27 to i20

]]></Node>
<StgValue><ssdm name="tmp_35_2_mid1"/></StgValue>
</operation>

<operation id="2274" st_id="154" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="575">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="882" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.preheader.0.preheader:293  %tmp_36_2_mid1 = mul i20 %tmp_35_2_mid1, %tmp_35_2_mid1

]]></Node>
<StgValue><ssdm name="tmp_36_2_mid1"/></StgValue>
</operation>

<operation id="2275" st_id="154" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="575">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="883" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.preheader.0.preheader:294  %p_2_mid1 = add i20 %tmp_34_2_mid1, %tmp_36_2_mid1

]]></Node>
<StgValue><ssdm name="p_2_mid1"/></StgValue>
</operation>

<operation id="2276" st_id="154" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="575">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="911" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.0.preheader:322  %INPUT_BUNDLE_addr_89_1 = call i8 @_ssdm_op_Read.m_axi.i8P(i8* %INPUT_BUNDLE_addr_89)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_addr_89_1"/></StgValue>
</operation>

<operation id="2277" st_id="154" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="575">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="918" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:329  %INPUT_BUNDLE_load_90 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_90, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_90"/></StgValue>
</operation>

<operation id="2278" st_id="154" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="575">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="925" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:336  %INPUT_BUNDLE_load_91 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_91, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_91"/></StgValue>
</operation>

<operation id="2279" st_id="154" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="575">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="934" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:345  %INPUT_BUNDLE_load_92 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_92, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_92"/></StgValue>
</operation>

<operation id="2280" st_id="154" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="575">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="942" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:353  %INPUT_BUNDLE_load_93 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_93, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_93"/></StgValue>
</operation>

<operation id="2281" st_id="154" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="575">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="957" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:368  %INPUT_BUNDLE_load_94 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_94, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_94"/></StgValue>
</operation>

<operation id="2282" st_id="154" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="575">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="965" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:376  %INPUT_BUNDLE_load_95 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_95, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_95"/></StgValue>
</operation>

<operation id="2283" st_id="154" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="575">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1001" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:412  %INPUT_BUNDLE_load_96 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_96, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_96"/></StgValue>
</operation>

<operation id="2284" st_id="154" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="575">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1004" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.preheader.0.preheader:415  %sum4_4_mid = or i20 %tmp_5_mid1, 4

]]></Node>
<StgValue><ssdm name="sum4_4_mid"/></StgValue>
</operation>

<operation id="2285" st_id="154" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="575">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1005" bw="32" op_0_bw="20">
<![CDATA[
.preheader.0.preheader:416  %sum4_4_cast_mid1 = zext i20 %sum4_4_mid to i32

]]></Node>
<StgValue><ssdm name="sum4_4_cast_mid1"/></StgValue>
</operation>

<operation id="2286" st_id="154" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="575">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1006" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.0.preheader:417  %input2_sum97 = add i32 %sum4_4_cast_mid1, %input1006_phi

]]></Node>
<StgValue><ssdm name="input2_sum97"/></StgValue>
</operation>

<operation id="2287" st_id="154" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="575">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1007" bw="8" op_0_bw="8" op_1_bw="32">
<![CDATA[
.preheader.0.preheader:418  %INPUT_BUNDLE_addr_97 = getelementptr i8* %INPUT_BUNDLE, i32 %input2_sum97

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_addr_97"/></StgValue>
</operation>
</state>

<state id="155" st_id="155">

<operation id="2288" st_id="155" stage="21" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="576">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="692" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.0.preheader:103  %tmp_30_mid1 = call double @llvm.sqrt.f64(double %tmp_29_mid1)

]]></Node>
<StgValue><ssdm name="tmp_30_mid1"/></StgValue>
</operation>

<operation id="2289" st_id="155" stage="30" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="576">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="789" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.0.preheader:200  %tmp_38_1_mid1 = call double @llvm.sqrt.f64(double %tmp_37_1_mid1)

]]></Node>
<StgValue><ssdm name="tmp_38_1_mid1"/></StgValue>
</operation>

<operation id="2290" st_id="155" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="576">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="884" bw="32" op_0_bw="20">
<![CDATA[
.preheader.0.preheader:295  %tmp_37_2_mid = zext i20 %p_2_mid1 to i32

]]></Node>
<StgValue><ssdm name="tmp_37_2_mid"/></StgValue>
</operation>

<operation id="2291" st_id="155" stage="6" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="576">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="885" bw="64" op_0_bw="32">
<![CDATA[
.preheader.0.preheader:296  %tmp_37_2_mid1 = uitofp i32 %tmp_37_2_mid to double

]]></Node>
<StgValue><ssdm name="tmp_37_2_mid1"/></StgValue>
</operation>

<operation id="2292" st_id="155" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="576">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="919" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.0.preheader:330  %INPUT_BUNDLE_addr_90_1 = call i8 @_ssdm_op_Read.m_axi.i8P(i8* %INPUT_BUNDLE_addr_90)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_addr_90_1"/></StgValue>
</operation>

<operation id="2293" st_id="155" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="576">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="925" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:336  %INPUT_BUNDLE_load_91 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_91, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_91"/></StgValue>
</operation>

<operation id="2294" st_id="155" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="576">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="934" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:345  %INPUT_BUNDLE_load_92 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_92, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_92"/></StgValue>
</operation>

<operation id="2295" st_id="155" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="576">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="942" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:353  %INPUT_BUNDLE_load_93 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_93, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_93"/></StgValue>
</operation>

<operation id="2296" st_id="155" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="576">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="957" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:368  %INPUT_BUNDLE_load_94 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_94, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_94"/></StgValue>
</operation>

<operation id="2297" st_id="155" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="576">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="965" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:376  %INPUT_BUNDLE_load_95 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_95, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_95"/></StgValue>
</operation>

<operation id="2298" st_id="155" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="576">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1001" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:412  %INPUT_BUNDLE_load_96 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_96, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_96"/></StgValue>
</operation>

<operation id="2299" st_id="155" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="576">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1008" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:419  %INPUT_BUNDLE_load_97 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_97, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_97"/></StgValue>
</operation>

<operation id="2300" st_id="155" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="576">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1012" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
.preheader.0.preheader:423  %sum6_4_mid1 = add i21 1023, %tmp_6_4_cast_mid1

]]></Node>
<StgValue><ssdm name="sum6_4_mid1"/></StgValue>
</operation>

<operation id="2301" st_id="155" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="576">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1013" bw="32" op_0_bw="21">
<![CDATA[
.preheader.0.preheader:424  %sum6_4_cast_mid1 = zext i21 %sum6_4_mid1 to i32

]]></Node>
<StgValue><ssdm name="sum6_4_cast_mid1"/></StgValue>
</operation>

<operation id="2302" st_id="155" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="576">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1014" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.0.preheader:425  %input2_sum98 = add i32 %sum6_4_cast_mid1, %input1006_phi

]]></Node>
<StgValue><ssdm name="input2_sum98"/></StgValue>
</operation>

<operation id="2303" st_id="155" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="576">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1015" bw="8" op_0_bw="8" op_1_bw="32">
<![CDATA[
.preheader.0.preheader:426  %INPUT_BUNDLE_addr_98 = getelementptr i8* %INPUT_BUNDLE, i32 %input2_sum98

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_addr_98"/></StgValue>
</operation>

<operation id="2304" st_id="155" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="576">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1019" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
.preheader.0.preheader:430  %sum8_4_mid1 = add i21 -1023, %tmp_6_4_cast_mid1

]]></Node>
<StgValue><ssdm name="sum8_4_mid1"/></StgValue>
</operation>

<operation id="2305" st_id="155" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="576">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1020" bw="32" op_0_bw="21">
<![CDATA[
.preheader.0.preheader:431  %sum8_4_cast_mid1 = sext i21 %sum8_4_mid1 to i32

]]></Node>
<StgValue><ssdm name="sum8_4_cast_mid1"/></StgValue>
</operation>

<operation id="2306" st_id="155" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="576">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1021" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.0.preheader:432  %input2_sum99 = add i32 %sum8_4_cast_mid1, %input1006_phi

]]></Node>
<StgValue><ssdm name="input2_sum99"/></StgValue>
</operation>

<operation id="2307" st_id="155" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="576">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1022" bw="8" op_0_bw="8" op_1_bw="32">
<![CDATA[
.preheader.0.preheader:433  %INPUT_BUNDLE_addr_99 = getelementptr i8* %INPUT_BUNDLE, i32 %input2_sum99

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_addr_99"/></StgValue>
</operation>

<operation id="2308" st_id="155" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="576">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1035" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
.preheader.0.preheader:446  %sum12_4_mid1 = add i21 1025, %tmp_6_4_cast_mid1

]]></Node>
<StgValue><ssdm name="sum12_4_mid1"/></StgValue>
</operation>

<operation id="2309" st_id="155" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="576">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1036" bw="32" op_0_bw="21">
<![CDATA[
.preheader.0.preheader:447  %sum12_4_cast_mid1 = zext i21 %sum12_4_mid1 to i32

]]></Node>
<StgValue><ssdm name="sum12_4_cast_mid1"/></StgValue>
</operation>

<operation id="2310" st_id="155" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="576">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1037" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.0.preheader:448  %input2_sum101 = add i32 %sum12_4_cast_mid1, %input1006_phi

]]></Node>
<StgValue><ssdm name="input2_sum101"/></StgValue>
</operation>

<operation id="2311" st_id="155" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="576">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1038" bw="8" op_0_bw="8" op_1_bw="32">
<![CDATA[
.preheader.0.preheader:449  %INPUT_BUNDLE_addr_101 = getelementptr i8* %INPUT_BUNDLE, i32 %input2_sum101

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_addr_101"/></StgValue>
</operation>
</state>

<state id="156" st_id="156">

<operation id="2312" st_id="156" stage="20" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="577">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="692" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.0.preheader:103  %tmp_30_mid1 = call double @llvm.sqrt.f64(double %tmp_29_mid1)

]]></Node>
<StgValue><ssdm name="tmp_30_mid1"/></StgValue>
</operation>

<operation id="2313" st_id="156" stage="29" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="577">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="789" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.0.preheader:200  %tmp_38_1_mid1 = call double @llvm.sqrt.f64(double %tmp_37_1_mid1)

]]></Node>
<StgValue><ssdm name="tmp_38_1_mid1"/></StgValue>
</operation>

<operation id="2314" st_id="156" stage="5" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="577">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="885" bw="64" op_0_bw="32">
<![CDATA[
.preheader.0.preheader:296  %tmp_37_2_mid1 = uitofp i32 %tmp_37_2_mid to double

]]></Node>
<StgValue><ssdm name="tmp_37_2_mid1"/></StgValue>
</operation>

<operation id="2315" st_id="156" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="577">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="906" bw="9" op_0_bw="8">
<![CDATA[
.preheader.0.preheader:317  %tmp_8_3_cast_mid1 = zext i8 %INPUT_BUNDLE_addr_88_1 to i9

]]></Node>
<StgValue><ssdm name="tmp_8_3_cast_mid1"/></StgValue>
</operation>

<operation id="2316" st_id="156" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="577">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="912" bw="9" op_0_bw="9" op_1_bw="8" op_2_bw="1">
<![CDATA[
.preheader.0.preheader:323  %tmp_10_3_mid1 = call i9 @_ssdm_op_BitConcatenate.i9.i8.i1(i8 %INPUT_BUNDLE_addr_89_1, i1 false)

]]></Node>
<StgValue><ssdm name="tmp_10_3_mid1"/></StgValue>
</operation>

<operation id="2317" st_id="156" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="577">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="913" bw="10" op_0_bw="9">
<![CDATA[
.preheader.0.preheader:324  %tmp_10_3_cast_mid1 = zext i9 %tmp_10_3_mid1 to i10

]]></Node>
<StgValue><ssdm name="tmp_10_3_cast_mid1"/></StgValue>
</operation>

<operation id="2318" st_id="156" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="577">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="920" bw="9" op_0_bw="8">
<![CDATA[
.preheader.0.preheader:331  %tmp_12_3_cast_mid1 = zext i8 %INPUT_BUNDLE_addr_90_1 to i9

]]></Node>
<StgValue><ssdm name="tmp_12_3_cast_mid1"/></StgValue>
</operation>

<operation id="2319" st_id="156" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="577">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="926" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.0.preheader:337  %INPUT_BUNDLE_addr_91_1 = call i8 @_ssdm_op_Read.m_axi.i8P(i8* %INPUT_BUNDLE_addr_91)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_addr_91_1"/></StgValue>
</operation>

<operation id="2320" st_id="156" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="577">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="934" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:345  %INPUT_BUNDLE_load_92 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_92, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_92"/></StgValue>
</operation>

<operation id="2321" st_id="156" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="577">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="942" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:353  %INPUT_BUNDLE_load_93 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_93, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_93"/></StgValue>
</operation>

<operation id="2322" st_id="156" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="577">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="945" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader.0.preheader:356  %tmp7_mid1 = add i9 %tmp_12_3_cast_mid1, %tmp_8_3_cast_mid1

]]></Node>
<StgValue><ssdm name="tmp7_mid1"/></StgValue>
</operation>

<operation id="2323" st_id="156" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="577">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="946" bw="10" op_0_bw="9">
<![CDATA[
.preheader.0.preheader:357  %tmp7_cast_mid1 = zext i9 %tmp7_mid1 to i10

]]></Node>
<StgValue><ssdm name="tmp7_cast_mid1"/></StgValue>
</operation>

<operation id="2324" st_id="156" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="577">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="947" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader.0.preheader:358  %sum1_3_mid1 = add i10 %tmp_10_3_cast_mid1, %tmp7_cast_mid1

]]></Node>
<StgValue><ssdm name="sum1_3_mid1"/></StgValue>
</operation>

<operation id="2325" st_id="156" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="577">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="957" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:368  %INPUT_BUNDLE_load_94 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_94, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_94"/></StgValue>
</operation>

<operation id="2326" st_id="156" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="577">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="965" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:376  %INPUT_BUNDLE_load_95 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_95, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_95"/></StgValue>
</operation>

<operation id="2327" st_id="156" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="577">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="969" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader.0.preheader:380  %sum5_neg_3_mid1 = sub i9 %tmp_8_3_cast_mid1, %tmp_12_3_cast_mid1

]]></Node>
<StgValue><ssdm name="sum5_neg_3_mid1"/></StgValue>
</operation>

<operation id="2328" st_id="156" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="577">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1001" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:412  %INPUT_BUNDLE_load_96 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_96, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_96"/></StgValue>
</operation>

<operation id="2329" st_id="156" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="577">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1008" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:419  %INPUT_BUNDLE_load_97 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_97, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_97"/></StgValue>
</operation>

<operation id="2330" st_id="156" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="577">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1016" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:427  %INPUT_BUNDLE_load_98 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_98, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_98"/></StgValue>
</operation>
</state>

<state id="157" st_id="157">

<operation id="2331" st_id="157" stage="19" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="578">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="692" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.0.preheader:103  %tmp_30_mid1 = call double @llvm.sqrt.f64(double %tmp_29_mid1)

]]></Node>
<StgValue><ssdm name="tmp_30_mid1"/></StgValue>
</operation>

<operation id="2332" st_id="157" stage="28" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="578">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="789" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.0.preheader:200  %tmp_38_1_mid1 = call double @llvm.sqrt.f64(double %tmp_37_1_mid1)

]]></Node>
<StgValue><ssdm name="tmp_38_1_mid1"/></StgValue>
</operation>

<operation id="2333" st_id="157" stage="4" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="578">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="885" bw="64" op_0_bw="32">
<![CDATA[
.preheader.0.preheader:296  %tmp_37_2_mid1 = uitofp i32 %tmp_37_2_mid to double

]]></Node>
<StgValue><ssdm name="tmp_37_2_mid1"/></StgValue>
</operation>

<operation id="2334" st_id="157" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="578">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="935" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.0.preheader:346  %INPUT_BUNDLE_addr_92_1 = call i8 @_ssdm_op_Read.m_axi.i8P(i8* %INPUT_BUNDLE_addr_92)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_addr_92_1"/></StgValue>
</operation>

<operation id="2335" st_id="157" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="578">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="942" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:353  %INPUT_BUNDLE_load_93 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_93, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_93"/></StgValue>
</operation>

<operation id="2336" st_id="157" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="578">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="957" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:368  %INPUT_BUNDLE_load_94 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_94, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_94"/></StgValue>
</operation>

<operation id="2337" st_id="157" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="578">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="965" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:376  %INPUT_BUNDLE_load_95 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_95, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_95"/></StgValue>
</operation>

<operation id="2338" st_id="157" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="578">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1001" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:412  %INPUT_BUNDLE_load_96 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_96, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_96"/></StgValue>
</operation>

<operation id="2339" st_id="157" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="578">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1008" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:419  %INPUT_BUNDLE_load_97 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_97, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_97"/></StgValue>
</operation>

<operation id="2340" st_id="157" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="578">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1016" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:427  %INPUT_BUNDLE_load_98 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_98, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_98"/></StgValue>
</operation>

<operation id="2341" st_id="157" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="578">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1023" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:434  %INPUT_BUNDLE_load_99 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_99, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_99"/></StgValue>
</operation>
</state>

<state id="158" st_id="158">

<operation id="2342" st_id="158" stage="18" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="579">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="692" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.0.preheader:103  %tmp_30_mid1 = call double @llvm.sqrt.f64(double %tmp_29_mid1)

]]></Node>
<StgValue><ssdm name="tmp_30_mid1"/></StgValue>
</operation>

<operation id="2343" st_id="158" stage="27" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="579">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="789" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.0.preheader:200  %tmp_38_1_mid1 = call double @llvm.sqrt.f64(double %tmp_37_1_mid1)

]]></Node>
<StgValue><ssdm name="tmp_38_1_mid1"/></StgValue>
</operation>

<operation id="2344" st_id="158" stage="3" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="579">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="885" bw="64" op_0_bw="32">
<![CDATA[
.preheader.0.preheader:296  %tmp_37_2_mid1 = uitofp i32 %tmp_37_2_mid to double

]]></Node>
<StgValue><ssdm name="tmp_37_2_mid1"/></StgValue>
</operation>

<operation id="2345" st_id="158" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="579">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="943" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.0.preheader:354  %INPUT_BUNDLE_addr_93_1 = call i8 @_ssdm_op_Read.m_axi.i8P(i8* %INPUT_BUNDLE_addr_93)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_addr_93_1"/></StgValue>
</operation>

<operation id="2346" st_id="158" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="579">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="957" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:368  %INPUT_BUNDLE_load_94 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_94, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_94"/></StgValue>
</operation>

<operation id="2347" st_id="158" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="579">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="965" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:376  %INPUT_BUNDLE_load_95 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_95, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_95"/></StgValue>
</operation>

<operation id="2348" st_id="158" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="579">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1001" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:412  %INPUT_BUNDLE_load_96 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_96, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_96"/></StgValue>
</operation>

<operation id="2349" st_id="158" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="579">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1008" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:419  %INPUT_BUNDLE_load_97 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_97, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_97"/></StgValue>
</operation>

<operation id="2350" st_id="158" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="579">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1016" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:427  %INPUT_BUNDLE_load_98 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_98, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_98"/></StgValue>
</operation>

<operation id="2351" st_id="158" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="579">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1023" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:434  %INPUT_BUNDLE_load_99 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_99, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_99"/></StgValue>
</operation>

<operation id="2352" st_id="158" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="579">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1031" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:442  %INPUT_BUNDLE_load_10 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_100, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_10"/></StgValue>
</operation>
</state>

<state id="159" st_id="159">

<operation id="2353" st_id="159" stage="17" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="580">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="692" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.0.preheader:103  %tmp_30_mid1 = call double @llvm.sqrt.f64(double %tmp_29_mid1)

]]></Node>
<StgValue><ssdm name="tmp_30_mid1"/></StgValue>
</operation>

<operation id="2354" st_id="159" stage="26" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="580">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="789" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.0.preheader:200  %tmp_38_1_mid1 = call double @llvm.sqrt.f64(double %tmp_37_1_mid1)

]]></Node>
<StgValue><ssdm name="tmp_38_1_mid1"/></StgValue>
</operation>

<operation id="2355" st_id="159" stage="2" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="580">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="885" bw="64" op_0_bw="32">
<![CDATA[
.preheader.0.preheader:296  %tmp_37_2_mid1 = uitofp i32 %tmp_37_2_mid to double

]]></Node>
<StgValue><ssdm name="tmp_37_2_mid1"/></StgValue>
</operation>

<operation id="2356" st_id="159" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="580">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="927" bw="11" op_0_bw="8">
<![CDATA[
.preheader.0.preheader:338  %tmp_14_3_mid1 = zext i8 %INPUT_BUNDLE_addr_91_1 to i11

]]></Node>
<StgValue><ssdm name="tmp_14_3_mid1"/></StgValue>
</operation>

<operation id="2357" st_id="159" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="580">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="928" bw="10" op_0_bw="8">
<![CDATA[
.preheader.0.preheader:339  %tmp_14_3_cast_mid1 = zext i8 %INPUT_BUNDLE_addr_91_1 to i10

]]></Node>
<StgValue><ssdm name="tmp_14_3_cast_mid1"/></StgValue>
</operation>

<operation id="2358" st_id="159" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="580">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="936" bw="9" op_0_bw="9" op_1_bw="8" op_2_bw="1">
<![CDATA[
.preheader.0.preheader:347  %tmp_18_3_mid1 = call i9 @_ssdm_op_BitConcatenate.i9.i8.i1(i8 %INPUT_BUNDLE_addr_92_1, i1 false)

]]></Node>
<StgValue><ssdm name="tmp_18_3_mid1"/></StgValue>
</operation>

<operation id="2359" st_id="159" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="580">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="937" bw="10" op_0_bw="9">
<![CDATA[
.preheader.0.preheader:348  %tmp_18_3_cast_mid1 = zext i9 %tmp_18_3_mid1 to i10

]]></Node>
<StgValue><ssdm name="tmp_18_3_cast_mid1"/></StgValue>
</operation>

<operation id="2360" st_id="159" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="580">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="944" bw="10" op_0_bw="8">
<![CDATA[
.preheader.0.preheader:355  %tmp_20_3_cast_mid1 = zext i8 %INPUT_BUNDLE_addr_93_1 to i10

]]></Node>
<StgValue><ssdm name="tmp_20_3_cast_mid1"/></StgValue>
</operation>

<operation id="2361" st_id="159" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="580">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="948" bw="11" op_0_bw="10">
<![CDATA[
.preheader.0.preheader:359  %sum1_3_cast_mid1 = zext i10 %sum1_3_mid1 to i11

]]></Node>
<StgValue><ssdm name="sum1_3_cast_mid1"/></StgValue>
</operation>

<operation id="2362" st_id="159" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="580">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="949" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader.0.preheader:360  %tmp_21_3_mid1 = sub i11 %tmp_14_3_mid1, %sum1_3_cast_mid1

]]></Node>
<StgValue><ssdm name="tmp_21_3_mid1"/></StgValue>
</operation>

<operation id="2363" st_id="159" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="580">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="950" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader.0.preheader:361  %tmp8_mid1 = add i10 %tmp_20_3_cast_mid1, %tmp_18_3_cast_mid1

]]></Node>
<StgValue><ssdm name="tmp8_mid1"/></StgValue>
</operation>

<operation id="2364" st_id="159" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="580">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="951" bw="11" op_0_bw="10">
<![CDATA[
.preheader.0.preheader:362  %tmp8_cast_mid1 = zext i10 %tmp8_mid1 to i11

]]></Node>
<StgValue><ssdm name="tmp8_cast_mid1"/></StgValue>
</operation>

<operation id="2365" st_id="159" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="580">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="952" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader.0.preheader:363  %convulution_horizont_11 = add i11 %tmp_21_3_mid1, %tmp8_cast_mid1

]]></Node>
<StgValue><ssdm name="convulution_horizont_11"/></StgValue>
</operation>

<operation id="2366" st_id="159" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="580">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="958" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.0.preheader:369  %INPUT_BUNDLE_addr_94_1 = call i8 @_ssdm_op_Read.m_axi.i8P(i8* %INPUT_BUNDLE_addr_94)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_addr_94_1"/></StgValue>
</operation>

<operation id="2367" st_id="159" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="580">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="965" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:376  %INPUT_BUNDLE_load_95 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_95, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_95"/></StgValue>
</operation>

<operation id="2368" st_id="159" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="580">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="970" bw="10" op_0_bw="9">
<![CDATA[
.preheader.0.preheader:381  %sum5_neg_3_cast_mid1 = sext i9 %sum5_neg_3_mid1 to i10

]]></Node>
<StgValue><ssdm name="sum5_neg_3_cast_mid1"/></StgValue>
</operation>

<operation id="2369" st_id="159" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="580">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="971" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader.0.preheader:382  %sum6_neg_3_mid1 = add i10 %tmp_14_3_cast_mid1, %sum5_neg_3_cast_mid1

]]></Node>
<StgValue><ssdm name="sum6_neg_3_mid1"/></StgValue>
</operation>

<operation id="2370" st_id="159" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="580">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="972" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader.0.preheader:383  %tmp_31_3_mid1 = sub i10 %sum6_neg_3_mid1, %tmp_20_3_cast_mid1

]]></Node>
<StgValue><ssdm name="tmp_31_3_mid1"/></StgValue>
</operation>

<operation id="2371" st_id="159" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="580">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1001" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:412  %INPUT_BUNDLE_load_96 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_96, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_96"/></StgValue>
</operation>

<operation id="2372" st_id="159" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="580">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1008" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:419  %INPUT_BUNDLE_load_97 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_97, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_97"/></StgValue>
</operation>

<operation id="2373" st_id="159" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="580">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1016" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:427  %INPUT_BUNDLE_load_98 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_98, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_98"/></StgValue>
</operation>

<operation id="2374" st_id="159" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="580">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1023" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:434  %INPUT_BUNDLE_load_99 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_99, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_99"/></StgValue>
</operation>

<operation id="2375" st_id="159" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="580">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1031" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:442  %INPUT_BUNDLE_load_10 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_100, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_10"/></StgValue>
</operation>

<operation id="2376" st_id="159" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="580">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1039" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:450  %INPUT_BUNDLE_load_10_1 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_101, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_10_1"/></StgValue>
</operation>

<operation id="2377" st_id="159" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="580">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1050" bw="20" op_0_bw="20" op_1_bw="10" op_2_bw="10">
<![CDATA[
.preheader.0.preheader:461  %tmp_42_mid1 = call i20 @_ssdm_op_BitConcatenate.i20.i10.i10(i10 %tmp_11_mid1, i10 5)

]]></Node>
<StgValue><ssdm name="tmp_42_mid1"/></StgValue>
</operation>

<operation id="2378" st_id="159" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="580">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1051" bw="32" op_0_bw="20">
<![CDATA[
.preheader.0.preheader:462  %tmp_24_4_mid1 = zext i20 %tmp_42_mid1 to i32

]]></Node>
<StgValue><ssdm name="tmp_24_4_mid1"/></StgValue>
</operation>

<operation id="2379" st_id="159" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="580">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1052" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.0.preheader:463  %input2_sum102 = add i32 %tmp_24_4_mid1, %input1006_phi

]]></Node>
<StgValue><ssdm name="input2_sum102"/></StgValue>
</operation>

<operation id="2380" st_id="159" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="580">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1053" bw="8" op_0_bw="8" op_1_bw="32">
<![CDATA[
.preheader.0.preheader:464  %INPUT_BUNDLE_addr_102 = getelementptr i8* %INPUT_BUNDLE, i32 %input2_sum102

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_addr_102"/></StgValue>
</operation>
</state>

<state id="160" st_id="160">

<operation id="2381" st_id="160" stage="16" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="581">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="692" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.0.preheader:103  %tmp_30_mid1 = call double @llvm.sqrt.f64(double %tmp_29_mid1)

]]></Node>
<StgValue><ssdm name="tmp_30_mid1"/></StgValue>
</operation>

<operation id="2382" st_id="160" stage="25" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="581">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="789" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.0.preheader:200  %tmp_38_1_mid1 = call double @llvm.sqrt.f64(double %tmp_37_1_mid1)

]]></Node>
<StgValue><ssdm name="tmp_38_1_mid1"/></StgValue>
</operation>

<operation id="2383" st_id="160" stage="1" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="581">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="885" bw="64" op_0_bw="32">
<![CDATA[
.preheader.0.preheader:296  %tmp_37_2_mid1 = uitofp i32 %tmp_37_2_mid to double

]]></Node>
<StgValue><ssdm name="tmp_37_2_mid1"/></StgValue>
</operation>

<operation id="2384" st_id="160" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="581">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="966" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.0.preheader:377  %INPUT_BUNDLE_addr_95_1 = call i8 @_ssdm_op_Read.m_axi.i8P(i8* %INPUT_BUNDLE_addr_95)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_addr_95_1"/></StgValue>
</operation>

<operation id="2385" st_id="160" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="581">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1001" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:412  %INPUT_BUNDLE_load_96 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_96, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_96"/></StgValue>
</operation>

<operation id="2386" st_id="160" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="581">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1008" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:419  %INPUT_BUNDLE_load_97 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_97, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_97"/></StgValue>
</operation>

<operation id="2387" st_id="160" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="581">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1016" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:427  %INPUT_BUNDLE_load_98 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_98, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_98"/></StgValue>
</operation>

<operation id="2388" st_id="160" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="581">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1023" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:434  %INPUT_BUNDLE_load_99 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_99, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_99"/></StgValue>
</operation>

<operation id="2389" st_id="160" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="581">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1031" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:442  %INPUT_BUNDLE_load_10 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_100, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_10"/></StgValue>
</operation>

<operation id="2390" st_id="160" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="581">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1039" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:450  %INPUT_BUNDLE_load_10_1 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_101, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_10_1"/></StgValue>
</operation>

<operation id="2391" st_id="160" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="581">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1054" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:465  %INPUT_BUNDLE_load_10_2 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_102, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_10_2"/></StgValue>
</operation>

<operation id="2392" st_id="160" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="581">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1058" bw="20" op_0_bw="20" op_1_bw="10" op_2_bw="10">
<![CDATA[
.preheader.0.preheader:469  %tmp_43_mid1 = call i20 @_ssdm_op_BitConcatenate.i20.i10.i10(i10 %tmp_18_mid1, i10 5)

]]></Node>
<StgValue><ssdm name="tmp_43_mid1"/></StgValue>
</operation>

<operation id="2393" st_id="160" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="581">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1059" bw="32" op_0_bw="20">
<![CDATA[
.preheader.0.preheader:470  %tmp_28_4_mid1 = zext i20 %tmp_43_mid1 to i32

]]></Node>
<StgValue><ssdm name="tmp_28_4_mid1"/></StgValue>
</operation>

<operation id="2394" st_id="160" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="581">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1060" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.0.preheader:471  %input2_sum103 = add i32 %tmp_28_4_mid1, %input1006_phi

]]></Node>
<StgValue><ssdm name="input2_sum103"/></StgValue>
</operation>

<operation id="2395" st_id="160" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="581">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1061" bw="8" op_0_bw="8" op_1_bw="32">
<![CDATA[
.preheader.0.preheader:472  %INPUT_BUNDLE_addr_103 = getelementptr i8* %INPUT_BUNDLE, i32 %input2_sum103

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_addr_103"/></StgValue>
</operation>
</state>

<state id="161" st_id="161">

<operation id="2396" st_id="161" stage="15" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="582">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="692" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.0.preheader:103  %tmp_30_mid1 = call double @llvm.sqrt.f64(double %tmp_29_mid1)

]]></Node>
<StgValue><ssdm name="tmp_30_mid1"/></StgValue>
</operation>

<operation id="2397" st_id="161" stage="24" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="582">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="789" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.0.preheader:200  %tmp_38_1_mid1 = call double @llvm.sqrt.f64(double %tmp_37_1_mid1)

]]></Node>
<StgValue><ssdm name="tmp_38_1_mid1"/></StgValue>
</operation>

<operation id="2398" st_id="161" stage="31" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="582">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="886" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.0.preheader:297  %tmp_38_2_mid1 = call double @llvm.sqrt.f64(double %tmp_37_2_mid1)

]]></Node>
<StgValue><ssdm name="tmp_38_2_mid1"/></StgValue>
</operation>

<operation id="2399" st_id="161" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="582">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="959" bw="9" op_0_bw="9" op_1_bw="8" op_2_bw="1">
<![CDATA[
.preheader.0.preheader:370  %tmp_26_3_mid1 = call i9 @_ssdm_op_BitConcatenate.i9.i8.i1(i8 %INPUT_BUNDLE_addr_94_1, i1 false)

]]></Node>
<StgValue><ssdm name="tmp_26_3_mid1"/></StgValue>
</operation>

<operation id="2400" st_id="161" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="582">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="960" bw="11" op_0_bw="9">
<![CDATA[
.preheader.0.preheader:371  %tmp_26_3_cast_mid1 = zext i9 %tmp_26_3_mid1 to i11

]]></Node>
<StgValue><ssdm name="tmp_26_3_cast_mid1"/></StgValue>
</operation>

<operation id="2401" st_id="161" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="582">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="967" bw="9" op_0_bw="9" op_1_bw="8" op_2_bw="1">
<![CDATA[
.preheader.0.preheader:378  %tmp_30_3_mid1 = call i9 @_ssdm_op_BitConcatenate.i9.i8.i1(i8 %INPUT_BUNDLE_addr_95_1, i1 false)

]]></Node>
<StgValue><ssdm name="tmp_30_3_mid1"/></StgValue>
</operation>

<operation id="2402" st_id="161" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="582">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="968" bw="11" op_0_bw="9">
<![CDATA[
.preheader.0.preheader:379  %tmp_30_3_cast_mid1 = zext i9 %tmp_30_3_mid1 to i11

]]></Node>
<StgValue><ssdm name="tmp_30_3_cast_mid1"/></StgValue>
</operation>

<operation id="2403" st_id="161" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="582">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="973" bw="11" op_0_bw="10">
<![CDATA[
.preheader.0.preheader:384  %tmp_31_3_cast_mid1 = sext i10 %tmp_31_3_mid1 to i11

]]></Node>
<StgValue><ssdm name="tmp_31_3_cast_mid1"/></StgValue>
</operation>

<operation id="2404" st_id="161" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="582">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="974" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader.0.preheader:385  %tmp_32_3_mid1 = sub i11 %tmp_31_3_cast_mid1, %tmp_26_3_cast_mid1

]]></Node>
<StgValue><ssdm name="tmp_32_3_mid1"/></StgValue>
</operation>

<operation id="2405" st_id="161" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="582">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="975" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader.0.preheader:386  %convulution_vertical_28 = add i11 %tmp_30_3_cast_mid1, %tmp_32_3_mid1

]]></Node>
<StgValue><ssdm name="convulution_vertical_28"/></StgValue>
</operation>

<operation id="2406" st_id="161" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="582">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="976" bw="20" op_0_bw="11">
<![CDATA[
.preheader.0.preheader:387  %tmp_33_3_mid1 = sext i11 %convulution_horizont_11 to i20

]]></Node>
<StgValue><ssdm name="tmp_33_3_mid1"/></StgValue>
</operation>

<operation id="2407" st_id="161" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="582">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="977" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.preheader.0.preheader:388  %tmp_34_3_mid1 = mul i20 %tmp_33_3_mid1, %tmp_33_3_mid1

]]></Node>
<StgValue><ssdm name="tmp_34_3_mid1"/></StgValue>
</operation>

<operation id="2408" st_id="161" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="582">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1002" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.0.preheader:413  %INPUT_BUNDLE_addr_96_1 = call i8 @_ssdm_op_Read.m_axi.i8P(i8* %INPUT_BUNDLE_addr_96)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_addr_96_1"/></StgValue>
</operation>

<operation id="2409" st_id="161" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="582">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1008" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:419  %INPUT_BUNDLE_load_97 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_97, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_97"/></StgValue>
</operation>

<operation id="2410" st_id="161" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="582">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1016" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:427  %INPUT_BUNDLE_load_98 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_98, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_98"/></StgValue>
</operation>

<operation id="2411" st_id="161" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="582">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1023" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:434  %INPUT_BUNDLE_load_99 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_99, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_99"/></StgValue>
</operation>

<operation id="2412" st_id="161" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="582">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1031" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:442  %INPUT_BUNDLE_load_10 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_100, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_10"/></StgValue>
</operation>

<operation id="2413" st_id="161" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="582">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1039" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:450  %INPUT_BUNDLE_load_10_1 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_101, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_10_1"/></StgValue>
</operation>

<operation id="2414" st_id="161" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="582">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1054" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:465  %INPUT_BUNDLE_load_10_2 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_102, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_10_2"/></StgValue>
</operation>

<operation id="2415" st_id="161" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="582">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1062" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:473  %INPUT_BUNDLE_load_10_3 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_103, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_10_3"/></StgValue>
</operation>

<operation id="2416" st_id="161" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="582">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1091" bw="20" op_0_bw="20" op_1_bw="10" op_2_bw="10">
<![CDATA[
.preheader.0.preheader:502  %tmp_44_mid1 = call i20 @_ssdm_op_BitConcatenate.i20.i10.i10(i10 %j_s, i10 6)

]]></Node>
<StgValue><ssdm name="tmp_44_mid1"/></StgValue>
</operation>

<operation id="2417" st_id="161" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="582">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1092" bw="32" op_0_bw="20">
<![CDATA[
.preheader.0.preheader:503  %tmp_6_5_mid1 = zext i20 %tmp_44_mid1 to i32

]]></Node>
<StgValue><ssdm name="tmp_6_5_mid1"/></StgValue>
</operation>

<operation id="2418" st_id="161" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="582">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1093" bw="21" op_0_bw="20">
<![CDATA[
.preheader.0.preheader:504  %tmp_6_5_cast_mid1 = zext i20 %tmp_44_mid1 to i21

]]></Node>
<StgValue><ssdm name="tmp_6_5_cast_mid1"/></StgValue>
</operation>

<operation id="2419" st_id="161" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="582">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1094" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
.preheader.0.preheader:505  %sum2_5_mid1 = add i21 -1025, %tmp_6_5_cast_mid1

]]></Node>
<StgValue><ssdm name="sum2_5_mid1"/></StgValue>
</operation>

<operation id="2420" st_id="161" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="582">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1095" bw="32" op_0_bw="21">
<![CDATA[
.preheader.0.preheader:506  %sum2_5_cast_mid1 = sext i21 %sum2_5_mid1 to i32

]]></Node>
<StgValue><ssdm name="sum2_5_cast_mid1"/></StgValue>
</operation>

<operation id="2421" st_id="161" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="582">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1096" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.0.preheader:507  %input2_sum104 = add i32 %sum2_5_cast_mid1, %input1006_phi

]]></Node>
<StgValue><ssdm name="input2_sum104"/></StgValue>
</operation>

<operation id="2422" st_id="161" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="582">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1097" bw="8" op_0_bw="8" op_1_bw="32">
<![CDATA[
.preheader.0.preheader:508  %INPUT_BUNDLE_addr_104 = getelementptr i8* %INPUT_BUNDLE, i32 %input2_sum104

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_addr_104"/></StgValue>
</operation>

<operation id="2423" st_id="161" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="582">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1183" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.0.preheader:594  %output4_sum13 = add i32 %tmp_6_5_mid1, %output1007_phi

]]></Node>
<StgValue><ssdm name="output4_sum13"/></StgValue>
</operation>

<operation id="2424" st_id="161" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="582">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1184" bw="8" op_0_bw="8" op_1_bw="32">
<![CDATA[
.preheader.0.preheader:595  %OUTPUT_BUNDLE_addr_13 = getelementptr i8* %OUTPUT_BUNDLE, i32 %output4_sum13

]]></Node>
<StgValue><ssdm name="OUTPUT_BUNDLE_addr_13"/></StgValue>
</operation>
</state>

<state id="162" st_id="162">

<operation id="2425" st_id="162" stage="14" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="583">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="692" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.0.preheader:103  %tmp_30_mid1 = call double @llvm.sqrt.f64(double %tmp_29_mid1)

]]></Node>
<StgValue><ssdm name="tmp_30_mid1"/></StgValue>
</operation>

<operation id="2426" st_id="162" stage="23" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="583">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="789" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.0.preheader:200  %tmp_38_1_mid1 = call double @llvm.sqrt.f64(double %tmp_37_1_mid1)

]]></Node>
<StgValue><ssdm name="tmp_38_1_mid1"/></StgValue>
</operation>

<operation id="2427" st_id="162" stage="30" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="583">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="886" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.0.preheader:297  %tmp_38_2_mid1 = call double @llvm.sqrt.f64(double %tmp_37_2_mid1)

]]></Node>
<StgValue><ssdm name="tmp_38_2_mid1"/></StgValue>
</operation>

<operation id="2428" st_id="162" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="583">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="978" bw="20" op_0_bw="11">
<![CDATA[
.preheader.0.preheader:389  %tmp_35_3_mid1 = sext i11 %convulution_vertical_28 to i20

]]></Node>
<StgValue><ssdm name="tmp_35_3_mid1"/></StgValue>
</operation>

<operation id="2429" st_id="162" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="583">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="979" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.preheader.0.preheader:390  %tmp_36_3_mid1 = mul i20 %tmp_35_3_mid1, %tmp_35_3_mid1

]]></Node>
<StgValue><ssdm name="tmp_36_3_mid1"/></StgValue>
</operation>

<operation id="2430" st_id="162" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="583">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="980" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.preheader.0.preheader:391  %p_3_mid1 = add i20 %tmp_34_3_mid1, %tmp_36_3_mid1

]]></Node>
<StgValue><ssdm name="p_3_mid1"/></StgValue>
</operation>

<operation id="2431" st_id="162" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="583">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1009" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.0.preheader:420  %INPUT_BUNDLE_addr_97_1 = call i8 @_ssdm_op_Read.m_axi.i8P(i8* %INPUT_BUNDLE_addr_97)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_addr_97_1"/></StgValue>
</operation>

<operation id="2432" st_id="162" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="583">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1016" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:427  %INPUT_BUNDLE_load_98 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_98, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_98"/></StgValue>
</operation>

<operation id="2433" st_id="162" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="583">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1023" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:434  %INPUT_BUNDLE_load_99 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_99, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_99"/></StgValue>
</operation>

<operation id="2434" st_id="162" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="583">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1031" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:442  %INPUT_BUNDLE_load_10 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_100, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_10"/></StgValue>
</operation>

<operation id="2435" st_id="162" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="583">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1039" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:450  %INPUT_BUNDLE_load_10_1 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_101, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_10_1"/></StgValue>
</operation>

<operation id="2436" st_id="162" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="583">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1054" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:465  %INPUT_BUNDLE_load_10_2 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_102, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_10_2"/></StgValue>
</operation>

<operation id="2437" st_id="162" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="583">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1062" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:473  %INPUT_BUNDLE_load_10_3 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_103, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_10_3"/></StgValue>
</operation>

<operation id="2438" st_id="162" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="583">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1098" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:509  %INPUT_BUNDLE_load_10_4 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_104, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_10_4"/></StgValue>
</operation>
</state>

<state id="163" st_id="163">

<operation id="2439" st_id="163" stage="13" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="584">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="692" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.0.preheader:103  %tmp_30_mid1 = call double @llvm.sqrt.f64(double %tmp_29_mid1)

]]></Node>
<StgValue><ssdm name="tmp_30_mid1"/></StgValue>
</operation>

<operation id="2440" st_id="163" stage="22" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="584">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="789" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.0.preheader:200  %tmp_38_1_mid1 = call double @llvm.sqrt.f64(double %tmp_37_1_mid1)

]]></Node>
<StgValue><ssdm name="tmp_38_1_mid1"/></StgValue>
</operation>

<operation id="2441" st_id="163" stage="29" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="584">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="886" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.0.preheader:297  %tmp_38_2_mid1 = call double @llvm.sqrt.f64(double %tmp_37_2_mid1)

]]></Node>
<StgValue><ssdm name="tmp_38_2_mid1"/></StgValue>
</operation>

<operation id="2442" st_id="163" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="584">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="981" bw="32" op_0_bw="20">
<![CDATA[
.preheader.0.preheader:392  %tmp_37_3_mid = zext i20 %p_3_mid1 to i32

]]></Node>
<StgValue><ssdm name="tmp_37_3_mid"/></StgValue>
</operation>

<operation id="2443" st_id="163" stage="6" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="584">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="982" bw="64" op_0_bw="32">
<![CDATA[
.preheader.0.preheader:393  %tmp_37_3_mid1 = uitofp i32 %tmp_37_3_mid to double

]]></Node>
<StgValue><ssdm name="tmp_37_3_mid1"/></StgValue>
</operation>

<operation id="2444" st_id="163" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="584">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1017" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.0.preheader:428  %INPUT_BUNDLE_addr_98_1 = call i8 @_ssdm_op_Read.m_axi.i8P(i8* %INPUT_BUNDLE_addr_98)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_addr_98_1"/></StgValue>
</operation>

<operation id="2445" st_id="163" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="584">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1023" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:434  %INPUT_BUNDLE_load_99 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_99, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_99"/></StgValue>
</operation>

<operation id="2446" st_id="163" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="584">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1031" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:442  %INPUT_BUNDLE_load_10 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_100, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_10"/></StgValue>
</operation>

<operation id="2447" st_id="163" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="584">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1039" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:450  %INPUT_BUNDLE_load_10_1 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_101, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_10_1"/></StgValue>
</operation>

<operation id="2448" st_id="163" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="584">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1054" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:465  %INPUT_BUNDLE_load_10_2 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_102, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_10_2"/></StgValue>
</operation>

<operation id="2449" st_id="163" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="584">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1062" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:473  %INPUT_BUNDLE_load_10_3 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_103, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_10_3"/></StgValue>
</operation>

<operation id="2450" st_id="163" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="584">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1098" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:509  %INPUT_BUNDLE_load_10_4 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_104, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_10_4"/></StgValue>
</operation>

<operation id="2451" st_id="163" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="584">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1104" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:515  %INPUT_BUNDLE_load_10_5 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_105, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_10_5"/></StgValue>
</operation>

<operation id="2452" st_id="163" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="584">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1108" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
.preheader.0.preheader:519  %sum6_5_mid1 = add i21 1023, %tmp_6_5_cast_mid1

]]></Node>
<StgValue><ssdm name="sum6_5_mid1"/></StgValue>
</operation>

<operation id="2453" st_id="163" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="584">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1109" bw="32" op_0_bw="21">
<![CDATA[
.preheader.0.preheader:520  %sum6_5_cast_mid1 = zext i21 %sum6_5_mid1 to i32

]]></Node>
<StgValue><ssdm name="sum6_5_cast_mid1"/></StgValue>
</operation>

<operation id="2454" st_id="163" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="584">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1110" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.0.preheader:521  %input2_sum106 = add i32 %sum6_5_cast_mid1, %input1006_phi

]]></Node>
<StgValue><ssdm name="input2_sum106"/></StgValue>
</operation>

<operation id="2455" st_id="163" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="584">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1111" bw="8" op_0_bw="8" op_1_bw="32">
<![CDATA[
.preheader.0.preheader:522  %INPUT_BUNDLE_addr_106 = getelementptr i8* %INPUT_BUNDLE, i32 %input2_sum106

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_addr_106"/></StgValue>
</operation>

<operation id="2456" st_id="163" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="584">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1115" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
.preheader.0.preheader:526  %sum8_5_mid1 = add i21 -1023, %tmp_6_5_cast_mid1

]]></Node>
<StgValue><ssdm name="sum8_5_mid1"/></StgValue>
</operation>

<operation id="2457" st_id="163" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="584">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1116" bw="32" op_0_bw="21">
<![CDATA[
.preheader.0.preheader:527  %sum8_5_cast_mid1 = sext i21 %sum8_5_mid1 to i32

]]></Node>
<StgValue><ssdm name="sum8_5_cast_mid1"/></StgValue>
</operation>

<operation id="2458" st_id="163" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="584">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1117" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.0.preheader:528  %input2_sum107 = add i32 %sum8_5_cast_mid1, %input1006_phi

]]></Node>
<StgValue><ssdm name="input2_sum107"/></StgValue>
</operation>

<operation id="2459" st_id="163" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="584">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1118" bw="8" op_0_bw="8" op_1_bw="32">
<![CDATA[
.preheader.0.preheader:529  %INPUT_BUNDLE_addr_107 = getelementptr i8* %INPUT_BUNDLE, i32 %input2_sum107

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_addr_107"/></StgValue>
</operation>

<operation id="2460" st_id="163" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="584">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1132" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
.preheader.0.preheader:543  %sum12_5_mid1 = add i21 1025, %tmp_6_5_cast_mid1

]]></Node>
<StgValue><ssdm name="sum12_5_mid1"/></StgValue>
</operation>

<operation id="2461" st_id="163" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="584">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1133" bw="32" op_0_bw="21">
<![CDATA[
.preheader.0.preheader:544  %sum12_5_cast_mid1 = zext i21 %sum12_5_mid1 to i32

]]></Node>
<StgValue><ssdm name="sum12_5_cast_mid1"/></StgValue>
</operation>

<operation id="2462" st_id="163" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="584">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1134" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.0.preheader:545  %input2_sum109 = add i32 %sum12_5_cast_mid1, %input1006_phi

]]></Node>
<StgValue><ssdm name="input2_sum109"/></StgValue>
</operation>

<operation id="2463" st_id="163" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="584">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1135" bw="8" op_0_bw="8" op_1_bw="32">
<![CDATA[
.preheader.0.preheader:546  %INPUT_BUNDLE_addr_109 = getelementptr i8* %INPUT_BUNDLE, i32 %input2_sum109

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_addr_109"/></StgValue>
</operation>
</state>

<state id="164" st_id="164">

<operation id="2464" st_id="164" stage="12" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="585">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="692" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.0.preheader:103  %tmp_30_mid1 = call double @llvm.sqrt.f64(double %tmp_29_mid1)

]]></Node>
<StgValue><ssdm name="tmp_30_mid1"/></StgValue>
</operation>

<operation id="2465" st_id="164" stage="21" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="585">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="789" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.0.preheader:200  %tmp_38_1_mid1 = call double @llvm.sqrt.f64(double %tmp_37_1_mid1)

]]></Node>
<StgValue><ssdm name="tmp_38_1_mid1"/></StgValue>
</operation>

<operation id="2466" st_id="164" stage="28" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="585">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="886" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.0.preheader:297  %tmp_38_2_mid1 = call double @llvm.sqrt.f64(double %tmp_37_2_mid1)

]]></Node>
<StgValue><ssdm name="tmp_38_2_mid1"/></StgValue>
</operation>

<operation id="2467" st_id="164" stage="5" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="585">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="982" bw="64" op_0_bw="32">
<![CDATA[
.preheader.0.preheader:393  %tmp_37_3_mid1 = uitofp i32 %tmp_37_3_mid to double

]]></Node>
<StgValue><ssdm name="tmp_37_3_mid1"/></StgValue>
</operation>

<operation id="2468" st_id="164" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="585">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1003" bw="9" op_0_bw="8">
<![CDATA[
.preheader.0.preheader:414  %tmp_8_4_cast_mid1 = zext i8 %INPUT_BUNDLE_addr_96_1 to i9

]]></Node>
<StgValue><ssdm name="tmp_8_4_cast_mid1"/></StgValue>
</operation>

<operation id="2469" st_id="164" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="585">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1010" bw="9" op_0_bw="9" op_1_bw="8" op_2_bw="1">
<![CDATA[
.preheader.0.preheader:421  %tmp_10_4_mid1 = call i9 @_ssdm_op_BitConcatenate.i9.i8.i1(i8 %INPUT_BUNDLE_addr_97_1, i1 false)

]]></Node>
<StgValue><ssdm name="tmp_10_4_mid1"/></StgValue>
</operation>

<operation id="2470" st_id="164" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="585">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1011" bw="10" op_0_bw="9">
<![CDATA[
.preheader.0.preheader:422  %tmp_10_4_cast_mid1 = zext i9 %tmp_10_4_mid1 to i10

]]></Node>
<StgValue><ssdm name="tmp_10_4_cast_mid1"/></StgValue>
</operation>

<operation id="2471" st_id="164" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="585">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1018" bw="9" op_0_bw="8">
<![CDATA[
.preheader.0.preheader:429  %tmp_12_4_cast_mid1 = zext i8 %INPUT_BUNDLE_addr_98_1 to i9

]]></Node>
<StgValue><ssdm name="tmp_12_4_cast_mid1"/></StgValue>
</operation>

<operation id="2472" st_id="164" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="585">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1024" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.0.preheader:435  %INPUT_BUNDLE_addr_99_1 = call i8 @_ssdm_op_Read.m_axi.i8P(i8* %INPUT_BUNDLE_addr_99)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_addr_99_1"/></StgValue>
</operation>

<operation id="2473" st_id="164" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="585">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1031" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:442  %INPUT_BUNDLE_load_10 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_100, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_10"/></StgValue>
</operation>

<operation id="2474" st_id="164" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="585">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1039" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:450  %INPUT_BUNDLE_load_10_1 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_101, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_10_1"/></StgValue>
</operation>

<operation id="2475" st_id="164" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="585">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1042" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader.0.preheader:453  %tmp9_mid1 = add i9 %tmp_12_4_cast_mid1, %tmp_8_4_cast_mid1

]]></Node>
<StgValue><ssdm name="tmp9_mid1"/></StgValue>
</operation>

<operation id="2476" st_id="164" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="585">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1043" bw="10" op_0_bw="9">
<![CDATA[
.preheader.0.preheader:454  %tmp9_cast_mid1 = zext i9 %tmp9_mid1 to i10

]]></Node>
<StgValue><ssdm name="tmp9_cast_mid1"/></StgValue>
</operation>

<operation id="2477" st_id="164" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="585">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1044" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader.0.preheader:455  %sum1_4_mid1 = add i10 %tmp_10_4_cast_mid1, %tmp9_cast_mid1

]]></Node>
<StgValue><ssdm name="sum1_4_mid1"/></StgValue>
</operation>

<operation id="2478" st_id="164" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="585">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1054" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:465  %INPUT_BUNDLE_load_10_2 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_102, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_10_2"/></StgValue>
</operation>

<operation id="2479" st_id="164" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="585">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1062" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:473  %INPUT_BUNDLE_load_10_3 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_103, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_10_3"/></StgValue>
</operation>

<operation id="2480" st_id="164" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="585">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1066" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader.0.preheader:477  %sum5_neg_4_mid1 = sub i9 %tmp_8_4_cast_mid1, %tmp_12_4_cast_mid1

]]></Node>
<StgValue><ssdm name="sum5_neg_4_mid1"/></StgValue>
</operation>

<operation id="2481" st_id="164" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="585">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1098" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:509  %INPUT_BUNDLE_load_10_4 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_104, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_10_4"/></StgValue>
</operation>

<operation id="2482" st_id="164" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="585">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1104" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:515  %INPUT_BUNDLE_load_10_5 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_105, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_10_5"/></StgValue>
</operation>

<operation id="2483" st_id="164" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="585">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1112" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:523  %INPUT_BUNDLE_load_10_6 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_106, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_10_6"/></StgValue>
</operation>
</state>

<state id="165" st_id="165">

<operation id="2484" st_id="165" stage="11" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="586">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="692" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.0.preheader:103  %tmp_30_mid1 = call double @llvm.sqrt.f64(double %tmp_29_mid1)

]]></Node>
<StgValue><ssdm name="tmp_30_mid1"/></StgValue>
</operation>

<operation id="2485" st_id="165" stage="20" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="586">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="789" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.0.preheader:200  %tmp_38_1_mid1 = call double @llvm.sqrt.f64(double %tmp_37_1_mid1)

]]></Node>
<StgValue><ssdm name="tmp_38_1_mid1"/></StgValue>
</operation>

<operation id="2486" st_id="165" stage="27" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="586">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="886" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.0.preheader:297  %tmp_38_2_mid1 = call double @llvm.sqrt.f64(double %tmp_37_2_mid1)

]]></Node>
<StgValue><ssdm name="tmp_38_2_mid1"/></StgValue>
</operation>

<operation id="2487" st_id="165" stage="4" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="586">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="982" bw="64" op_0_bw="32">
<![CDATA[
.preheader.0.preheader:393  %tmp_37_3_mid1 = uitofp i32 %tmp_37_3_mid to double

]]></Node>
<StgValue><ssdm name="tmp_37_3_mid1"/></StgValue>
</operation>

<operation id="2488" st_id="165" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="586">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1032" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.0.preheader:443  %INPUT_BUNDLE_addr_10_1 = call i8 @_ssdm_op_Read.m_axi.i8P(i8* %INPUT_BUNDLE_addr_100)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_addr_10_1"/></StgValue>
</operation>

<operation id="2489" st_id="165" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="586">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1039" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:450  %INPUT_BUNDLE_load_10_1 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_101, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_10_1"/></StgValue>
</operation>

<operation id="2490" st_id="165" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="586">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1054" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:465  %INPUT_BUNDLE_load_10_2 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_102, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_10_2"/></StgValue>
</operation>

<operation id="2491" st_id="165" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="586">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1062" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:473  %INPUT_BUNDLE_load_10_3 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_103, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_10_3"/></StgValue>
</operation>

<operation id="2492" st_id="165" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="586">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1098" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:509  %INPUT_BUNDLE_load_10_4 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_104, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_10_4"/></StgValue>
</operation>

<operation id="2493" st_id="165" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="586">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1104" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:515  %INPUT_BUNDLE_load_10_5 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_105, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_10_5"/></StgValue>
</operation>

<operation id="2494" st_id="165" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="586">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1112" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:523  %INPUT_BUNDLE_load_10_6 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_106, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_10_6"/></StgValue>
</operation>

<operation id="2495" st_id="165" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="586">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1119" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:530  %INPUT_BUNDLE_load_10_7 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_107, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_10_7"/></StgValue>
</operation>

<operation id="2496" st_id="165" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="586">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1123" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.preheader.0.preheader:534  %tmp_109 = or i20 %tmp_5_mid1, 7

]]></Node>
<StgValue><ssdm name="tmp_109"/></StgValue>
</operation>

<operation id="2497" st_id="165" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="586">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1124" bw="21" op_0_bw="21" op_1_bw="1" op_2_bw="20">
<![CDATA[
.preheader.0.preheader:535  %sum10_5_mid = call i21 @_ssdm_op_BitConcatenate.i21.i1.i20(i1 false, i20 %tmp_109)

]]></Node>
<StgValue><ssdm name="sum10_5_mid"/></StgValue>
</operation>

<operation id="2498" st_id="165" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="586">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1125" bw="32" op_0_bw="21">
<![CDATA[
.preheader.0.preheader:536  %sum10_5_cast_mid1 = zext i21 %sum10_5_mid to i32

]]></Node>
<StgValue><ssdm name="sum10_5_cast_mid1"/></StgValue>
</operation>

<operation id="2499" st_id="165" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="586">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1126" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.0.preheader:537  %input2_sum108 = add i32 %sum10_5_cast_mid1, %input1006_phi

]]></Node>
<StgValue><ssdm name="input2_sum108"/></StgValue>
</operation>

<operation id="2500" st_id="165" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="586">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1127" bw="8" op_0_bw="8" op_1_bw="32">
<![CDATA[
.preheader.0.preheader:538  %INPUT_BUNDLE_addr_108 = getelementptr i8* %INPUT_BUNDLE, i32 %input2_sum108

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_addr_108"/></StgValue>
</operation>

<operation id="2501" st_id="165" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="586">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1198" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.preheader.0.preheader:609  %sum4_6_mid = or i20 %tmp_5_mid1, 6

]]></Node>
<StgValue><ssdm name="sum4_6_mid"/></StgValue>
</operation>

<operation id="2502" st_id="165" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="586">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1199" bw="32" op_0_bw="20">
<![CDATA[
.preheader.0.preheader:610  %sum4_6_cast_mid1 = zext i20 %sum4_6_mid to i32

]]></Node>
<StgValue><ssdm name="sum4_6_cast_mid1"/></StgValue>
</operation>

<operation id="2503" st_id="165" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="586">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1200" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.0.preheader:611  %input2_sum113 = add i32 %sum4_6_cast_mid1, %input1006_phi

]]></Node>
<StgValue><ssdm name="input2_sum113"/></StgValue>
</operation>

<operation id="2504" st_id="165" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="586">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1201" bw="8" op_0_bw="8" op_1_bw="32">
<![CDATA[
.preheader.0.preheader:612  %INPUT_BUNDLE_addr_113 = getelementptr i8* %INPUT_BUNDLE, i32 %input2_sum113

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_addr_113"/></StgValue>
</operation>

<operation id="2505" st_id="165" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="586">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1295" bw="32" op_0_bw="20">
<![CDATA[
.preheader.0.preheader:706  %sum4_7_cast_mid1 = zext i20 %tmp_109 to i32

]]></Node>
<StgValue><ssdm name="sum4_7_cast_mid1"/></StgValue>
</operation>

<operation id="2506" st_id="165" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="586">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1296" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.0.preheader:707  %input2_sum121 = add i32 %sum4_7_cast_mid1, %input1006_phi

]]></Node>
<StgValue><ssdm name="input2_sum121"/></StgValue>
</operation>

<operation id="2507" st_id="165" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="586">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1297" bw="8" op_0_bw="8" op_1_bw="32">
<![CDATA[
.preheader.0.preheader:708  %INPUT_BUNDLE_addr_121 = getelementptr i8* %INPUT_BUNDLE, i32 %input2_sum121

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_addr_121"/></StgValue>
</operation>

<operation id="2508" st_id="165" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="586">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1317" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.preheader.0.preheader:728  %tmp_110 = or i20 %tmp_5_mid1, 9

]]></Node>
<StgValue><ssdm name="tmp_110"/></StgValue>
</operation>

<operation id="2509" st_id="165" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="586">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1318" bw="21" op_0_bw="21" op_1_bw="1" op_2_bw="20">
<![CDATA[
.preheader.0.preheader:729  %sum10_7_mid = call i21 @_ssdm_op_BitConcatenate.i21.i1.i20(i1 false, i20 %tmp_110)

]]></Node>
<StgValue><ssdm name="sum10_7_mid"/></StgValue>
</operation>

<operation id="2510" st_id="165" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="586">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1319" bw="32" op_0_bw="21">
<![CDATA[
.preheader.0.preheader:730  %sum10_7_cast_mid1 = zext i21 %sum10_7_mid to i32

]]></Node>
<StgValue><ssdm name="sum10_7_cast_mid1"/></StgValue>
</operation>

<operation id="2511" st_id="165" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="586">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1320" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.0.preheader:731  %input2_sum124 = add i32 %sum10_7_cast_mid1, %input1006_phi

]]></Node>
<StgValue><ssdm name="input2_sum124"/></StgValue>
</operation>

<operation id="2512" st_id="165" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="586">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1321" bw="8" op_0_bw="8" op_1_bw="32">
<![CDATA[
.preheader.0.preheader:732  %INPUT_BUNDLE_addr_124 = getelementptr i8* %INPUT_BUNDLE, i32 %input2_sum124

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_addr_124"/></StgValue>
</operation>
</state>

<state id="166" st_id="166">

<operation id="2513" st_id="166" stage="10" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="587">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="692" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.0.preheader:103  %tmp_30_mid1 = call double @llvm.sqrt.f64(double %tmp_29_mid1)

]]></Node>
<StgValue><ssdm name="tmp_30_mid1"/></StgValue>
</operation>

<operation id="2514" st_id="166" stage="19" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="587">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="789" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.0.preheader:200  %tmp_38_1_mid1 = call double @llvm.sqrt.f64(double %tmp_37_1_mid1)

]]></Node>
<StgValue><ssdm name="tmp_38_1_mid1"/></StgValue>
</operation>

<operation id="2515" st_id="166" stage="26" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="587">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="886" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.0.preheader:297  %tmp_38_2_mid1 = call double @llvm.sqrt.f64(double %tmp_37_2_mid1)

]]></Node>
<StgValue><ssdm name="tmp_38_2_mid1"/></StgValue>
</operation>

<operation id="2516" st_id="166" stage="3" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="587">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="982" bw="64" op_0_bw="32">
<![CDATA[
.preheader.0.preheader:393  %tmp_37_3_mid1 = uitofp i32 %tmp_37_3_mid to double

]]></Node>
<StgValue><ssdm name="tmp_37_3_mid1"/></StgValue>
</operation>

<operation id="2517" st_id="166" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="587">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1040" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.0.preheader:451  %INPUT_BUNDLE_addr_10_2 = call i8 @_ssdm_op_Read.m_axi.i8P(i8* %INPUT_BUNDLE_addr_101)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_addr_10_2"/></StgValue>
</operation>

<operation id="2518" st_id="166" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="587">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1054" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:465  %INPUT_BUNDLE_load_10_2 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_102, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_10_2"/></StgValue>
</operation>

<operation id="2519" st_id="166" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="587">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1062" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:473  %INPUT_BUNDLE_load_10_3 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_103, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_10_3"/></StgValue>
</operation>

<operation id="2520" st_id="166" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="587">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1098" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:509  %INPUT_BUNDLE_load_10_4 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_104, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_10_4"/></StgValue>
</operation>

<operation id="2521" st_id="166" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="587">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1104" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:515  %INPUT_BUNDLE_load_10_5 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_105, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_10_5"/></StgValue>
</operation>

<operation id="2522" st_id="166" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="587">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1112" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:523  %INPUT_BUNDLE_load_10_6 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_106, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_10_6"/></StgValue>
</operation>

<operation id="2523" st_id="166" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="587">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1119" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:530  %INPUT_BUNDLE_load_10_7 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_107, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_10_7"/></StgValue>
</operation>

<operation id="2524" st_id="166" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="587">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1128" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:539  %INPUT_BUNDLE_load_10_8 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_108, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_10_8"/></StgValue>
</operation>
</state>

<state id="167" st_id="167">

<operation id="2525" st_id="167" stage="9" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="588">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="692" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.0.preheader:103  %tmp_30_mid1 = call double @llvm.sqrt.f64(double %tmp_29_mid1)

]]></Node>
<StgValue><ssdm name="tmp_30_mid1"/></StgValue>
</operation>

<operation id="2526" st_id="167" stage="18" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="588">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="789" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.0.preheader:200  %tmp_38_1_mid1 = call double @llvm.sqrt.f64(double %tmp_37_1_mid1)

]]></Node>
<StgValue><ssdm name="tmp_38_1_mid1"/></StgValue>
</operation>

<operation id="2527" st_id="167" stage="25" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="588">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="886" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.0.preheader:297  %tmp_38_2_mid1 = call double @llvm.sqrt.f64(double %tmp_37_2_mid1)

]]></Node>
<StgValue><ssdm name="tmp_38_2_mid1"/></StgValue>
</operation>

<operation id="2528" st_id="167" stage="2" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="588">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="982" bw="64" op_0_bw="32">
<![CDATA[
.preheader.0.preheader:393  %tmp_37_3_mid1 = uitofp i32 %tmp_37_3_mid to double

]]></Node>
<StgValue><ssdm name="tmp_37_3_mid1"/></StgValue>
</operation>

<operation id="2529" st_id="167" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="588">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1025" bw="11" op_0_bw="8">
<![CDATA[
.preheader.0.preheader:436  %tmp_14_4_mid1 = zext i8 %INPUT_BUNDLE_addr_99_1 to i11

]]></Node>
<StgValue><ssdm name="tmp_14_4_mid1"/></StgValue>
</operation>

<operation id="2530" st_id="167" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="588">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1026" bw="10" op_0_bw="8">
<![CDATA[
.preheader.0.preheader:437  %tmp_14_4_cast_mid1 = zext i8 %INPUT_BUNDLE_addr_99_1 to i10

]]></Node>
<StgValue><ssdm name="tmp_14_4_cast_mid1"/></StgValue>
</operation>

<operation id="2531" st_id="167" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="588">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1033" bw="9" op_0_bw="9" op_1_bw="8" op_2_bw="1">
<![CDATA[
.preheader.0.preheader:444  %tmp_18_4_mid1 = call i9 @_ssdm_op_BitConcatenate.i9.i8.i1(i8 %INPUT_BUNDLE_addr_10_1, i1 false)

]]></Node>
<StgValue><ssdm name="tmp_18_4_mid1"/></StgValue>
</operation>

<operation id="2532" st_id="167" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="588">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1034" bw="10" op_0_bw="9">
<![CDATA[
.preheader.0.preheader:445  %tmp_18_4_cast_mid1 = zext i9 %tmp_18_4_mid1 to i10

]]></Node>
<StgValue><ssdm name="tmp_18_4_cast_mid1"/></StgValue>
</operation>

<operation id="2533" st_id="167" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="588">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1041" bw="10" op_0_bw="8">
<![CDATA[
.preheader.0.preheader:452  %tmp_20_4_cast_mid1 = zext i8 %INPUT_BUNDLE_addr_10_2 to i10

]]></Node>
<StgValue><ssdm name="tmp_20_4_cast_mid1"/></StgValue>
</operation>

<operation id="2534" st_id="167" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="588">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1045" bw="11" op_0_bw="10">
<![CDATA[
.preheader.0.preheader:456  %sum1_4_cast_mid1 = zext i10 %sum1_4_mid1 to i11

]]></Node>
<StgValue><ssdm name="sum1_4_cast_mid1"/></StgValue>
</operation>

<operation id="2535" st_id="167" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="588">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1046" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader.0.preheader:457  %tmp_21_4_mid1 = sub i11 %tmp_14_4_mid1, %sum1_4_cast_mid1

]]></Node>
<StgValue><ssdm name="tmp_21_4_mid1"/></StgValue>
</operation>

<operation id="2536" st_id="167" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="588">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1047" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader.0.preheader:458  %tmp10_mid1 = add i10 %tmp_20_4_cast_mid1, %tmp_18_4_cast_mid1

]]></Node>
<StgValue><ssdm name="tmp10_mid1"/></StgValue>
</operation>

<operation id="2537" st_id="167" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="588">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1048" bw="11" op_0_bw="10">
<![CDATA[
.preheader.0.preheader:459  %tmp10_cast_mid1 = zext i10 %tmp10_mid1 to i11

]]></Node>
<StgValue><ssdm name="tmp10_cast_mid1"/></StgValue>
</operation>

<operation id="2538" st_id="167" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="588">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1049" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader.0.preheader:460  %convulution_horizont_12 = add i11 %tmp_21_4_mid1, %tmp10_cast_mid1

]]></Node>
<StgValue><ssdm name="convulution_horizont_12"/></StgValue>
</operation>

<operation id="2539" st_id="167" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="588">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1055" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.0.preheader:466  %INPUT_BUNDLE_addr_10_3 = call i8 @_ssdm_op_Read.m_axi.i8P(i8* %INPUT_BUNDLE_addr_102)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_addr_10_3"/></StgValue>
</operation>

<operation id="2540" st_id="167" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="588">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1062" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:473  %INPUT_BUNDLE_load_10_3 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_103, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_10_3"/></StgValue>
</operation>

<operation id="2541" st_id="167" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="588">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1067" bw="10" op_0_bw="9">
<![CDATA[
.preheader.0.preheader:478  %sum5_neg_4_cast_mid1 = sext i9 %sum5_neg_4_mid1 to i10

]]></Node>
<StgValue><ssdm name="sum5_neg_4_cast_mid1"/></StgValue>
</operation>

<operation id="2542" st_id="167" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="588">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1068" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader.0.preheader:479  %sum6_neg_4_mid1 = add i10 %tmp_14_4_cast_mid1, %sum5_neg_4_cast_mid1

]]></Node>
<StgValue><ssdm name="sum6_neg_4_mid1"/></StgValue>
</operation>

<operation id="2543" st_id="167" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="588">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1069" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader.0.preheader:480  %tmp_31_4_mid1 = sub i10 %sum6_neg_4_mid1, %tmp_20_4_cast_mid1

]]></Node>
<StgValue><ssdm name="tmp_31_4_mid1"/></StgValue>
</operation>

<operation id="2544" st_id="167" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="588">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1098" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:509  %INPUT_BUNDLE_load_10_4 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_104, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_10_4"/></StgValue>
</operation>

<operation id="2545" st_id="167" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="588">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1104" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:515  %INPUT_BUNDLE_load_10_5 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_105, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_10_5"/></StgValue>
</operation>

<operation id="2546" st_id="167" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="588">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1112" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:523  %INPUT_BUNDLE_load_10_6 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_106, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_10_6"/></StgValue>
</operation>

<operation id="2547" st_id="167" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="588">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1119" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:530  %INPUT_BUNDLE_load_10_7 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_107, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_10_7"/></StgValue>
</operation>

<operation id="2548" st_id="167" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="588">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1128" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:539  %INPUT_BUNDLE_load_10_8 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_108, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_10_8"/></StgValue>
</operation>

<operation id="2549" st_id="167" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="588">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1136" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:547  %INPUT_BUNDLE_load_10_9 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_109, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_10_9"/></StgValue>
</operation>

<operation id="2550" st_id="167" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="588">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1147" bw="20" op_0_bw="20" op_1_bw="10" op_2_bw="10">
<![CDATA[
.preheader.0.preheader:558  %tmp_65_mid1 = call i20 @_ssdm_op_BitConcatenate.i20.i10.i10(i10 %tmp_11_mid1, i10 6)

]]></Node>
<StgValue><ssdm name="tmp_65_mid1"/></StgValue>
</operation>

<operation id="2551" st_id="167" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="588">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1148" bw="32" op_0_bw="20">
<![CDATA[
.preheader.0.preheader:559  %tmp_24_5_mid1 = zext i20 %tmp_65_mid1 to i32

]]></Node>
<StgValue><ssdm name="tmp_24_5_mid1"/></StgValue>
</operation>

<operation id="2552" st_id="167" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="588">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1149" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.0.preheader:560  %input2_sum110 = add i32 %tmp_24_5_mid1, %input1006_phi

]]></Node>
<StgValue><ssdm name="input2_sum110"/></StgValue>
</operation>

<operation id="2553" st_id="167" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="588">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1150" bw="8" op_0_bw="8" op_1_bw="32">
<![CDATA[
.preheader.0.preheader:561  %INPUT_BUNDLE_addr_110 = getelementptr i8* %INPUT_BUNDLE, i32 %input2_sum110

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_addr_110"/></StgValue>
</operation>
</state>

<state id="168" st_id="168">

<operation id="2554" st_id="168" stage="8" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="589">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="692" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.0.preheader:103  %tmp_30_mid1 = call double @llvm.sqrt.f64(double %tmp_29_mid1)

]]></Node>
<StgValue><ssdm name="tmp_30_mid1"/></StgValue>
</operation>

<operation id="2555" st_id="168" stage="17" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="589">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="789" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.0.preheader:200  %tmp_38_1_mid1 = call double @llvm.sqrt.f64(double %tmp_37_1_mid1)

]]></Node>
<StgValue><ssdm name="tmp_38_1_mid1"/></StgValue>
</operation>

<operation id="2556" st_id="168" stage="24" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="589">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="886" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.0.preheader:297  %tmp_38_2_mid1 = call double @llvm.sqrt.f64(double %tmp_37_2_mid1)

]]></Node>
<StgValue><ssdm name="tmp_38_2_mid1"/></StgValue>
</operation>

<operation id="2557" st_id="168" stage="1" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="589">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="982" bw="64" op_0_bw="32">
<![CDATA[
.preheader.0.preheader:393  %tmp_37_3_mid1 = uitofp i32 %tmp_37_3_mid to double

]]></Node>
<StgValue><ssdm name="tmp_37_3_mid1"/></StgValue>
</operation>

<operation id="2558" st_id="168" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="589">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1063" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.0.preheader:474  %INPUT_BUNDLE_addr_10_4 = call i8 @_ssdm_op_Read.m_axi.i8P(i8* %INPUT_BUNDLE_addr_103)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_addr_10_4"/></StgValue>
</operation>

<operation id="2559" st_id="168" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="589">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1098" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:509  %INPUT_BUNDLE_load_10_4 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_104, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_10_4"/></StgValue>
</operation>

<operation id="2560" st_id="168" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="589">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1104" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:515  %INPUT_BUNDLE_load_10_5 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_105, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_10_5"/></StgValue>
</operation>

<operation id="2561" st_id="168" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="589">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1112" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:523  %INPUT_BUNDLE_load_10_6 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_106, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_10_6"/></StgValue>
</operation>

<operation id="2562" st_id="168" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="589">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1119" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:530  %INPUT_BUNDLE_load_10_7 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_107, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_10_7"/></StgValue>
</operation>

<operation id="2563" st_id="168" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="589">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1128" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:539  %INPUT_BUNDLE_load_10_8 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_108, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_10_8"/></StgValue>
</operation>

<operation id="2564" st_id="168" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="589">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1136" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:547  %INPUT_BUNDLE_load_10_9 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_109, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_10_9"/></StgValue>
</operation>

<operation id="2565" st_id="168" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="589">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1151" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:562  %INPUT_BUNDLE_load_11 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_110, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_11"/></StgValue>
</operation>

<operation id="2566" st_id="168" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="589">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1155" bw="20" op_0_bw="20" op_1_bw="10" op_2_bw="10">
<![CDATA[
.preheader.0.preheader:566  %tmp_66_mid1 = call i20 @_ssdm_op_BitConcatenate.i20.i10.i10(i10 %tmp_18_mid1, i10 6)

]]></Node>
<StgValue><ssdm name="tmp_66_mid1"/></StgValue>
</operation>

<operation id="2567" st_id="168" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="589">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1156" bw="32" op_0_bw="20">
<![CDATA[
.preheader.0.preheader:567  %tmp_28_5_mid1 = zext i20 %tmp_66_mid1 to i32

]]></Node>
<StgValue><ssdm name="tmp_28_5_mid1"/></StgValue>
</operation>

<operation id="2568" st_id="168" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="589">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1157" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.0.preheader:568  %input2_sum111 = add i32 %tmp_28_5_mid1, %input1006_phi

]]></Node>
<StgValue><ssdm name="input2_sum111"/></StgValue>
</operation>

<operation id="2569" st_id="168" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="589">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1158" bw="8" op_0_bw="8" op_1_bw="32">
<![CDATA[
.preheader.0.preheader:569  %INPUT_BUNDLE_addr_111 = getelementptr i8* %INPUT_BUNDLE, i32 %input2_sum111

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_addr_111"/></StgValue>
</operation>
</state>

<state id="169" st_id="169">

<operation id="2570" st_id="169" stage="7" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="590">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="692" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.0.preheader:103  %tmp_30_mid1 = call double @llvm.sqrt.f64(double %tmp_29_mid1)

]]></Node>
<StgValue><ssdm name="tmp_30_mid1"/></StgValue>
</operation>

<operation id="2571" st_id="169" stage="16" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="590">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="789" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.0.preheader:200  %tmp_38_1_mid1 = call double @llvm.sqrt.f64(double %tmp_37_1_mid1)

]]></Node>
<StgValue><ssdm name="tmp_38_1_mid1"/></StgValue>
</operation>

<operation id="2572" st_id="169" stage="23" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="590">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="886" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.0.preheader:297  %tmp_38_2_mid1 = call double @llvm.sqrt.f64(double %tmp_37_2_mid1)

]]></Node>
<StgValue><ssdm name="tmp_38_2_mid1"/></StgValue>
</operation>

<operation id="2573" st_id="169" stage="31" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="590">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="983" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.0.preheader:394  %tmp_38_3_mid1 = call double @llvm.sqrt.f64(double %tmp_37_3_mid1)

]]></Node>
<StgValue><ssdm name="tmp_38_3_mid1"/></StgValue>
</operation>

<operation id="2574" st_id="169" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="590">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1056" bw="9" op_0_bw="9" op_1_bw="8" op_2_bw="1">
<![CDATA[
.preheader.0.preheader:467  %tmp_26_4_mid1 = call i9 @_ssdm_op_BitConcatenate.i9.i8.i1(i8 %INPUT_BUNDLE_addr_10_3, i1 false)

]]></Node>
<StgValue><ssdm name="tmp_26_4_mid1"/></StgValue>
</operation>

<operation id="2575" st_id="169" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="590">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1057" bw="11" op_0_bw="9">
<![CDATA[
.preheader.0.preheader:468  %tmp_26_4_cast_mid1 = zext i9 %tmp_26_4_mid1 to i11

]]></Node>
<StgValue><ssdm name="tmp_26_4_cast_mid1"/></StgValue>
</operation>

<operation id="2576" st_id="169" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="590">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1064" bw="9" op_0_bw="9" op_1_bw="8" op_2_bw="1">
<![CDATA[
.preheader.0.preheader:475  %tmp_30_4_mid1 = call i9 @_ssdm_op_BitConcatenate.i9.i8.i1(i8 %INPUT_BUNDLE_addr_10_4, i1 false)

]]></Node>
<StgValue><ssdm name="tmp_30_4_mid1"/></StgValue>
</operation>

<operation id="2577" st_id="169" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="590">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1065" bw="11" op_0_bw="9">
<![CDATA[
.preheader.0.preheader:476  %tmp_30_4_cast_mid1 = zext i9 %tmp_30_4_mid1 to i11

]]></Node>
<StgValue><ssdm name="tmp_30_4_cast_mid1"/></StgValue>
</operation>

<operation id="2578" st_id="169" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="590">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1070" bw="11" op_0_bw="10">
<![CDATA[
.preheader.0.preheader:481  %tmp_31_4_cast_mid1 = sext i10 %tmp_31_4_mid1 to i11

]]></Node>
<StgValue><ssdm name="tmp_31_4_cast_mid1"/></StgValue>
</operation>

<operation id="2579" st_id="169" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="590">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1071" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader.0.preheader:482  %tmp_32_4_mid1 = sub i11 %tmp_31_4_cast_mid1, %tmp_26_4_cast_mid1

]]></Node>
<StgValue><ssdm name="tmp_32_4_mid1"/></StgValue>
</operation>

<operation id="2580" st_id="169" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="590">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1072" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader.0.preheader:483  %convulution_vertical_29 = add i11 %tmp_30_4_cast_mid1, %tmp_32_4_mid1

]]></Node>
<StgValue><ssdm name="convulution_vertical_29"/></StgValue>
</operation>

<operation id="2581" st_id="169" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="590">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1073" bw="20" op_0_bw="11">
<![CDATA[
.preheader.0.preheader:484  %tmp_33_4_mid1 = sext i11 %convulution_horizont_12 to i20

]]></Node>
<StgValue><ssdm name="tmp_33_4_mid1"/></StgValue>
</operation>

<operation id="2582" st_id="169" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="590">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1074" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.preheader.0.preheader:485  %tmp_34_4_mid1 = mul i20 %tmp_33_4_mid1, %tmp_33_4_mid1

]]></Node>
<StgValue><ssdm name="tmp_34_4_mid1"/></StgValue>
</operation>

<operation id="2583" st_id="169" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="590">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1099" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.0.preheader:510  %INPUT_BUNDLE_addr_10_5 = call i8 @_ssdm_op_Read.m_axi.i8P(i8* %INPUT_BUNDLE_addr_104)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_addr_10_5"/></StgValue>
</operation>

<operation id="2584" st_id="169" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="590">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1104" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:515  %INPUT_BUNDLE_load_10_5 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_105, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_10_5"/></StgValue>
</operation>

<operation id="2585" st_id="169" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="590">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1112" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:523  %INPUT_BUNDLE_load_10_6 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_106, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_10_6"/></StgValue>
</operation>

<operation id="2586" st_id="169" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="590">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1119" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:530  %INPUT_BUNDLE_load_10_7 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_107, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_10_7"/></StgValue>
</operation>

<operation id="2587" st_id="169" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="590">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1128" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:539  %INPUT_BUNDLE_load_10_8 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_108, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_10_8"/></StgValue>
</operation>

<operation id="2588" st_id="169" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="590">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1136" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:547  %INPUT_BUNDLE_load_10_9 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_109, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_10_9"/></StgValue>
</operation>

<operation id="2589" st_id="169" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="590">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1151" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:562  %INPUT_BUNDLE_load_11 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_110, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_11"/></StgValue>
</operation>

<operation id="2590" st_id="169" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="590">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1159" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:570  %INPUT_BUNDLE_load_11_1 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_111, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_11_1"/></StgValue>
</operation>

<operation id="2591" st_id="169" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="590">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1188" bw="20" op_0_bw="20" op_1_bw="10" op_2_bw="10">
<![CDATA[
.preheader.0.preheader:599  %tmp_45_mid1 = call i20 @_ssdm_op_BitConcatenate.i20.i10.i10(i10 %j_s, i10 7)

]]></Node>
<StgValue><ssdm name="tmp_45_mid1"/></StgValue>
</operation>

<operation id="2592" st_id="169" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="590">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1189" bw="32" op_0_bw="20">
<![CDATA[
.preheader.0.preheader:600  %tmp_6_6_mid1 = zext i20 %tmp_45_mid1 to i32

]]></Node>
<StgValue><ssdm name="tmp_6_6_mid1"/></StgValue>
</operation>

<operation id="2593" st_id="169" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="590">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1190" bw="21" op_0_bw="20">
<![CDATA[
.preheader.0.preheader:601  %tmp_6_6_cast_mid1 = zext i20 %tmp_45_mid1 to i21

]]></Node>
<StgValue><ssdm name="tmp_6_6_cast_mid1"/></StgValue>
</operation>

<operation id="2594" st_id="169" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="590">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1191" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
.preheader.0.preheader:602  %sum2_6_mid1 = add i21 -1025, %tmp_6_6_cast_mid1

]]></Node>
<StgValue><ssdm name="sum2_6_mid1"/></StgValue>
</operation>

<operation id="2595" st_id="169" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="590">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1192" bw="32" op_0_bw="21">
<![CDATA[
.preheader.0.preheader:603  %sum2_6_cast_mid1 = sext i21 %sum2_6_mid1 to i32

]]></Node>
<StgValue><ssdm name="sum2_6_cast_mid1"/></StgValue>
</operation>

<operation id="2596" st_id="169" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="590">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1193" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.0.preheader:604  %input2_sum112 = add i32 %sum2_6_cast_mid1, %input1006_phi

]]></Node>
<StgValue><ssdm name="input2_sum112"/></StgValue>
</operation>

<operation id="2597" st_id="169" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="590">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1194" bw="8" op_0_bw="8" op_1_bw="32">
<![CDATA[
.preheader.0.preheader:605  %INPUT_BUNDLE_addr_112 = getelementptr i8* %INPUT_BUNDLE, i32 %input2_sum112

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_addr_112"/></StgValue>
</operation>

<operation id="2598" st_id="169" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="590">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1280" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.0.preheader:691  %output4_sum14 = add i32 %tmp_6_6_mid1, %output1007_phi

]]></Node>
<StgValue><ssdm name="output4_sum14"/></StgValue>
</operation>

<operation id="2599" st_id="169" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="590">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1281" bw="8" op_0_bw="8" op_1_bw="32">
<![CDATA[
.preheader.0.preheader:692  %OUTPUT_BUNDLE_addr_14 = getelementptr i8* %OUTPUT_BUNDLE, i32 %output4_sum14

]]></Node>
<StgValue><ssdm name="OUTPUT_BUNDLE_addr_14"/></StgValue>
</operation>
</state>

<state id="170" st_id="170">

<operation id="2600" st_id="170" stage="6" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="591">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="692" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.0.preheader:103  %tmp_30_mid1 = call double @llvm.sqrt.f64(double %tmp_29_mid1)

]]></Node>
<StgValue><ssdm name="tmp_30_mid1"/></StgValue>
</operation>

<operation id="2601" st_id="170" stage="15" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="591">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="789" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.0.preheader:200  %tmp_38_1_mid1 = call double @llvm.sqrt.f64(double %tmp_37_1_mid1)

]]></Node>
<StgValue><ssdm name="tmp_38_1_mid1"/></StgValue>
</operation>

<operation id="2602" st_id="170" stage="22" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="591">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="886" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.0.preheader:297  %tmp_38_2_mid1 = call double @llvm.sqrt.f64(double %tmp_37_2_mid1)

]]></Node>
<StgValue><ssdm name="tmp_38_2_mid1"/></StgValue>
</operation>

<operation id="2603" st_id="170" stage="30" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="591">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="983" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.0.preheader:394  %tmp_38_3_mid1 = call double @llvm.sqrt.f64(double %tmp_37_3_mid1)

]]></Node>
<StgValue><ssdm name="tmp_38_3_mid1"/></StgValue>
</operation>

<operation id="2604" st_id="170" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="591">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1075" bw="20" op_0_bw="11">
<![CDATA[
.preheader.0.preheader:486  %tmp_35_4_mid1 = sext i11 %convulution_vertical_29 to i20

]]></Node>
<StgValue><ssdm name="tmp_35_4_mid1"/></StgValue>
</operation>

<operation id="2605" st_id="170" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="591">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1076" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.preheader.0.preheader:487  %tmp_36_4_mid1 = mul i20 %tmp_35_4_mid1, %tmp_35_4_mid1

]]></Node>
<StgValue><ssdm name="tmp_36_4_mid1"/></StgValue>
</operation>

<operation id="2606" st_id="170" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="591">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1077" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.preheader.0.preheader:488  %p_4_mid1 = add i20 %tmp_34_4_mid1, %tmp_36_4_mid1

]]></Node>
<StgValue><ssdm name="p_4_mid1"/></StgValue>
</operation>

<operation id="2607" st_id="170" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="591">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1105" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.0.preheader:516  %INPUT_BUNDLE_addr_10_6 = call i8 @_ssdm_op_Read.m_axi.i8P(i8* %INPUT_BUNDLE_addr_105)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_addr_10_6"/></StgValue>
</operation>

<operation id="2608" st_id="170" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="591">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1112" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:523  %INPUT_BUNDLE_load_10_6 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_106, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_10_6"/></StgValue>
</operation>

<operation id="2609" st_id="170" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="591">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1119" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:530  %INPUT_BUNDLE_load_10_7 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_107, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_10_7"/></StgValue>
</operation>

<operation id="2610" st_id="170" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="591">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1128" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:539  %INPUT_BUNDLE_load_10_8 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_108, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_10_8"/></StgValue>
</operation>

<operation id="2611" st_id="170" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="591">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1136" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:547  %INPUT_BUNDLE_load_10_9 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_109, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_10_9"/></StgValue>
</operation>

<operation id="2612" st_id="170" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="591">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1151" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:562  %INPUT_BUNDLE_load_11 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_110, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_11"/></StgValue>
</operation>

<operation id="2613" st_id="170" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="591">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1159" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:570  %INPUT_BUNDLE_load_11_1 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_111, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_11_1"/></StgValue>
</operation>

<operation id="2614" st_id="170" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="591">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1195" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:606  %INPUT_BUNDLE_load_11_2 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_112, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_11_2"/></StgValue>
</operation>
</state>

<state id="171" st_id="171">

<operation id="2615" st_id="171" stage="5" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="592">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="692" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.0.preheader:103  %tmp_30_mid1 = call double @llvm.sqrt.f64(double %tmp_29_mid1)

]]></Node>
<StgValue><ssdm name="tmp_30_mid1"/></StgValue>
</operation>

<operation id="2616" st_id="171" stage="14" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="592">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="789" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.0.preheader:200  %tmp_38_1_mid1 = call double @llvm.sqrt.f64(double %tmp_37_1_mid1)

]]></Node>
<StgValue><ssdm name="tmp_38_1_mid1"/></StgValue>
</operation>

<operation id="2617" st_id="171" stage="21" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="592">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="886" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.0.preheader:297  %tmp_38_2_mid1 = call double @llvm.sqrt.f64(double %tmp_37_2_mid1)

]]></Node>
<StgValue><ssdm name="tmp_38_2_mid1"/></StgValue>
</operation>

<operation id="2618" st_id="171" stage="29" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="592">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="983" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.0.preheader:394  %tmp_38_3_mid1 = call double @llvm.sqrt.f64(double %tmp_37_3_mid1)

]]></Node>
<StgValue><ssdm name="tmp_38_3_mid1"/></StgValue>
</operation>

<operation id="2619" st_id="171" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="592">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1078" bw="32" op_0_bw="20">
<![CDATA[
.preheader.0.preheader:489  %tmp_37_4_mid = zext i20 %p_4_mid1 to i32

]]></Node>
<StgValue><ssdm name="tmp_37_4_mid"/></StgValue>
</operation>

<operation id="2620" st_id="171" stage="6" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="592">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1079" bw="64" op_0_bw="32">
<![CDATA[
.preheader.0.preheader:490  %tmp_37_4_mid1 = uitofp i32 %tmp_37_4_mid to double

]]></Node>
<StgValue><ssdm name="tmp_37_4_mid1"/></StgValue>
</operation>

<operation id="2621" st_id="171" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="592">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1113" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.0.preheader:524  %INPUT_BUNDLE_addr_10_7 = call i8 @_ssdm_op_Read.m_axi.i8P(i8* %INPUT_BUNDLE_addr_106)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_addr_10_7"/></StgValue>
</operation>

<operation id="2622" st_id="171" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="592">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1119" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:530  %INPUT_BUNDLE_load_10_7 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_107, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_10_7"/></StgValue>
</operation>

<operation id="2623" st_id="171" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="592">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1128" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:539  %INPUT_BUNDLE_load_10_8 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_108, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_10_8"/></StgValue>
</operation>

<operation id="2624" st_id="171" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="592">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1136" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:547  %INPUT_BUNDLE_load_10_9 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_109, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_10_9"/></StgValue>
</operation>

<operation id="2625" st_id="171" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="592">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1151" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:562  %INPUT_BUNDLE_load_11 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_110, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_11"/></StgValue>
</operation>

<operation id="2626" st_id="171" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="592">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1159" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:570  %INPUT_BUNDLE_load_11_1 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_111, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_11_1"/></StgValue>
</operation>

<operation id="2627" st_id="171" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="592">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1195" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:606  %INPUT_BUNDLE_load_11_2 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_112, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_11_2"/></StgValue>
</operation>

<operation id="2628" st_id="171" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="592">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1202" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:613  %INPUT_BUNDLE_load_11_3 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_113, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_11_3"/></StgValue>
</operation>

<operation id="2629" st_id="171" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="592">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1206" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
.preheader.0.preheader:617  %sum6_6_mid1 = add i21 1023, %tmp_6_6_cast_mid1

]]></Node>
<StgValue><ssdm name="sum6_6_mid1"/></StgValue>
</operation>

<operation id="2630" st_id="171" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="592">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1207" bw="32" op_0_bw="21">
<![CDATA[
.preheader.0.preheader:618  %sum6_6_cast_mid1 = zext i21 %sum6_6_mid1 to i32

]]></Node>
<StgValue><ssdm name="sum6_6_cast_mid1"/></StgValue>
</operation>

<operation id="2631" st_id="171" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="592">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1208" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.0.preheader:619  %input2_sum114 = add i32 %sum6_6_cast_mid1, %input1006_phi

]]></Node>
<StgValue><ssdm name="input2_sum114"/></StgValue>
</operation>

<operation id="2632" st_id="171" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="592">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1209" bw="8" op_0_bw="8" op_1_bw="32">
<![CDATA[
.preheader.0.preheader:620  %INPUT_BUNDLE_addr_114 = getelementptr i8* %INPUT_BUNDLE, i32 %input2_sum114

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_addr_114"/></StgValue>
</operation>

<operation id="2633" st_id="171" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="592">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1213" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
.preheader.0.preheader:624  %sum8_6_mid1 = add i21 -1023, %tmp_6_6_cast_mid1

]]></Node>
<StgValue><ssdm name="sum8_6_mid1"/></StgValue>
</operation>

<operation id="2634" st_id="171" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="592">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1214" bw="32" op_0_bw="21">
<![CDATA[
.preheader.0.preheader:625  %sum8_6_cast_mid1 = sext i21 %sum8_6_mid1 to i32

]]></Node>
<StgValue><ssdm name="sum8_6_cast_mid1"/></StgValue>
</operation>

<operation id="2635" st_id="171" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="592">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1215" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.0.preheader:626  %input2_sum115 = add i32 %sum8_6_cast_mid1, %input1006_phi

]]></Node>
<StgValue><ssdm name="input2_sum115"/></StgValue>
</operation>

<operation id="2636" st_id="171" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="592">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1216" bw="8" op_0_bw="8" op_1_bw="32">
<![CDATA[
.preheader.0.preheader:627  %INPUT_BUNDLE_addr_115 = getelementptr i8* %INPUT_BUNDLE, i32 %input2_sum115

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_addr_115"/></StgValue>
</operation>

<operation id="2637" st_id="171" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="592">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1229" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
.preheader.0.preheader:640  %sum12_6_mid1 = add i21 1025, %tmp_6_6_cast_mid1

]]></Node>
<StgValue><ssdm name="sum12_6_mid1"/></StgValue>
</operation>

<operation id="2638" st_id="171" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="592">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1230" bw="32" op_0_bw="21">
<![CDATA[
.preheader.0.preheader:641  %sum12_6_cast_mid1 = zext i21 %sum12_6_mid1 to i32

]]></Node>
<StgValue><ssdm name="sum12_6_cast_mid1"/></StgValue>
</operation>

<operation id="2639" st_id="171" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="592">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1231" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.0.preheader:642  %input2_sum117 = add i32 %sum12_6_cast_mid1, %input1006_phi

]]></Node>
<StgValue><ssdm name="input2_sum117"/></StgValue>
</operation>

<operation id="2640" st_id="171" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="592">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1232" bw="8" op_0_bw="8" op_1_bw="32">
<![CDATA[
.preheader.0.preheader:643  %INPUT_BUNDLE_addr_117 = getelementptr i8* %INPUT_BUNDLE, i32 %input2_sum117

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_addr_117"/></StgValue>
</operation>
</state>

<state id="172" st_id="172">

<operation id="2641" st_id="172" stage="4" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="593">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="692" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.0.preheader:103  %tmp_30_mid1 = call double @llvm.sqrt.f64(double %tmp_29_mid1)

]]></Node>
<StgValue><ssdm name="tmp_30_mid1"/></StgValue>
</operation>

<operation id="2642" st_id="172" stage="13" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="593">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="789" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.0.preheader:200  %tmp_38_1_mid1 = call double @llvm.sqrt.f64(double %tmp_37_1_mid1)

]]></Node>
<StgValue><ssdm name="tmp_38_1_mid1"/></StgValue>
</operation>

<operation id="2643" st_id="172" stage="20" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="593">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="886" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.0.preheader:297  %tmp_38_2_mid1 = call double @llvm.sqrt.f64(double %tmp_37_2_mid1)

]]></Node>
<StgValue><ssdm name="tmp_38_2_mid1"/></StgValue>
</operation>

<operation id="2644" st_id="172" stage="28" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="593">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="983" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.0.preheader:394  %tmp_38_3_mid1 = call double @llvm.sqrt.f64(double %tmp_37_3_mid1)

]]></Node>
<StgValue><ssdm name="tmp_38_3_mid1"/></StgValue>
</operation>

<operation id="2645" st_id="172" stage="5" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="593">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1079" bw="64" op_0_bw="32">
<![CDATA[
.preheader.0.preheader:490  %tmp_37_4_mid1 = uitofp i32 %tmp_37_4_mid to double

]]></Node>
<StgValue><ssdm name="tmp_37_4_mid1"/></StgValue>
</operation>

<operation id="2646" st_id="172" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="593">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1100" bw="9" op_0_bw="8">
<![CDATA[
.preheader.0.preheader:511  %tmp_8_5_cast_mid1 = zext i8 %INPUT_BUNDLE_addr_10_5 to i9

]]></Node>
<StgValue><ssdm name="tmp_8_5_cast_mid1"/></StgValue>
</operation>

<operation id="2647" st_id="172" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="593">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1106" bw="9" op_0_bw="9" op_1_bw="8" op_2_bw="1">
<![CDATA[
.preheader.0.preheader:517  %tmp_10_5_mid1 = call i9 @_ssdm_op_BitConcatenate.i9.i8.i1(i8 %INPUT_BUNDLE_addr_10_6, i1 false)

]]></Node>
<StgValue><ssdm name="tmp_10_5_mid1"/></StgValue>
</operation>

<operation id="2648" st_id="172" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="593">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1107" bw="10" op_0_bw="9">
<![CDATA[
.preheader.0.preheader:518  %tmp_10_5_cast_mid1 = zext i9 %tmp_10_5_mid1 to i10

]]></Node>
<StgValue><ssdm name="tmp_10_5_cast_mid1"/></StgValue>
</operation>

<operation id="2649" st_id="172" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="593">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1114" bw="9" op_0_bw="8">
<![CDATA[
.preheader.0.preheader:525  %tmp_12_5_cast_mid1 = zext i8 %INPUT_BUNDLE_addr_10_7 to i9

]]></Node>
<StgValue><ssdm name="tmp_12_5_cast_mid1"/></StgValue>
</operation>

<operation id="2650" st_id="172" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="593">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1120" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.0.preheader:531  %INPUT_BUNDLE_addr_10_8 = call i8 @_ssdm_op_Read.m_axi.i8P(i8* %INPUT_BUNDLE_addr_107)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_addr_10_8"/></StgValue>
</operation>

<operation id="2651" st_id="172" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="593">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1128" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:539  %INPUT_BUNDLE_load_10_8 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_108, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_10_8"/></StgValue>
</operation>

<operation id="2652" st_id="172" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="593">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1136" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:547  %INPUT_BUNDLE_load_10_9 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_109, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_10_9"/></StgValue>
</operation>

<operation id="2653" st_id="172" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="593">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1140" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader.0.preheader:551  %tmp11_mid1 = add i9 %tmp_12_5_cast_mid1, %tmp_8_5_cast_mid1

]]></Node>
<StgValue><ssdm name="tmp11_mid1"/></StgValue>
</operation>

<operation id="2654" st_id="172" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="593">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1141" bw="10" op_0_bw="9">
<![CDATA[
.preheader.0.preheader:552  %tmp11_cast_mid1 = zext i9 %tmp11_mid1 to i10

]]></Node>
<StgValue><ssdm name="tmp11_cast_mid1"/></StgValue>
</operation>

<operation id="2655" st_id="172" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="593">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1142" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader.0.preheader:553  %sum1_5_mid1 = add i10 %tmp_10_5_cast_mid1, %tmp11_cast_mid1

]]></Node>
<StgValue><ssdm name="sum1_5_mid1"/></StgValue>
</operation>

<operation id="2656" st_id="172" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="593">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1151" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:562  %INPUT_BUNDLE_load_11 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_110, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_11"/></StgValue>
</operation>

<operation id="2657" st_id="172" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="593">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1159" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:570  %INPUT_BUNDLE_load_11_1 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_111, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_11_1"/></StgValue>
</operation>

<operation id="2658" st_id="172" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="593">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1163" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader.0.preheader:574  %sum5_neg_5_mid1 = sub i9 %tmp_8_5_cast_mid1, %tmp_12_5_cast_mid1

]]></Node>
<StgValue><ssdm name="sum5_neg_5_mid1"/></StgValue>
</operation>

<operation id="2659" st_id="172" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="593">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1195" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:606  %INPUT_BUNDLE_load_11_2 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_112, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_11_2"/></StgValue>
</operation>

<operation id="2660" st_id="172" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="593">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1202" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:613  %INPUT_BUNDLE_load_11_3 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_113, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_11_3"/></StgValue>
</operation>

<operation id="2661" st_id="172" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="593">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1210" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:621  %INPUT_BUNDLE_load_11_4 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_114, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_11_4"/></StgValue>
</operation>
</state>

<state id="173" st_id="173">

<operation id="2662" st_id="173" stage="3" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="594">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="692" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.0.preheader:103  %tmp_30_mid1 = call double @llvm.sqrt.f64(double %tmp_29_mid1)

]]></Node>
<StgValue><ssdm name="tmp_30_mid1"/></StgValue>
</operation>

<operation id="2663" st_id="173" stage="12" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="594">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="789" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.0.preheader:200  %tmp_38_1_mid1 = call double @llvm.sqrt.f64(double %tmp_37_1_mid1)

]]></Node>
<StgValue><ssdm name="tmp_38_1_mid1"/></StgValue>
</operation>

<operation id="2664" st_id="173" stage="19" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="594">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="886" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.0.preheader:297  %tmp_38_2_mid1 = call double @llvm.sqrt.f64(double %tmp_37_2_mid1)

]]></Node>
<StgValue><ssdm name="tmp_38_2_mid1"/></StgValue>
</operation>

<operation id="2665" st_id="173" stage="27" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="594">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="983" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.0.preheader:394  %tmp_38_3_mid1 = call double @llvm.sqrt.f64(double %tmp_37_3_mid1)

]]></Node>
<StgValue><ssdm name="tmp_38_3_mid1"/></StgValue>
</operation>

<operation id="2666" st_id="173" stage="4" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="594">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1079" bw="64" op_0_bw="32">
<![CDATA[
.preheader.0.preheader:490  %tmp_37_4_mid1 = uitofp i32 %tmp_37_4_mid to double

]]></Node>
<StgValue><ssdm name="tmp_37_4_mid1"/></StgValue>
</operation>

<operation id="2667" st_id="173" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="594">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1129" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.0.preheader:540  %INPUT_BUNDLE_addr_10_9 = call i8 @_ssdm_op_Read.m_axi.i8P(i8* %INPUT_BUNDLE_addr_108)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_addr_10_9"/></StgValue>
</operation>

<operation id="2668" st_id="173" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="594">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1136" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:547  %INPUT_BUNDLE_load_10_9 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_109, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_10_9"/></StgValue>
</operation>

<operation id="2669" st_id="173" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="594">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1151" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:562  %INPUT_BUNDLE_load_11 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_110, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_11"/></StgValue>
</operation>

<operation id="2670" st_id="173" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="594">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1159" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:570  %INPUT_BUNDLE_load_11_1 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_111, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_11_1"/></StgValue>
</operation>

<operation id="2671" st_id="173" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="594">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1195" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:606  %INPUT_BUNDLE_load_11_2 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_112, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_11_2"/></StgValue>
</operation>

<operation id="2672" st_id="173" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="594">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1202" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:613  %INPUT_BUNDLE_load_11_3 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_113, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_11_3"/></StgValue>
</operation>

<operation id="2673" st_id="173" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="594">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1210" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:621  %INPUT_BUNDLE_load_11_4 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_114, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_11_4"/></StgValue>
</operation>

<operation id="2674" st_id="173" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="594">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1217" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:628  %INPUT_BUNDLE_load_11_5 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_115, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_11_5"/></StgValue>
</operation>
</state>

<state id="174" st_id="174">

<operation id="2675" st_id="174" stage="2" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="595">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="692" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.0.preheader:103  %tmp_30_mid1 = call double @llvm.sqrt.f64(double %tmp_29_mid1)

]]></Node>
<StgValue><ssdm name="tmp_30_mid1"/></StgValue>
</operation>

<operation id="2676" st_id="174" stage="11" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="595">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="789" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.0.preheader:200  %tmp_38_1_mid1 = call double @llvm.sqrt.f64(double %tmp_37_1_mid1)

]]></Node>
<StgValue><ssdm name="tmp_38_1_mid1"/></StgValue>
</operation>

<operation id="2677" st_id="174" stage="18" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="595">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="886" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.0.preheader:297  %tmp_38_2_mid1 = call double @llvm.sqrt.f64(double %tmp_37_2_mid1)

]]></Node>
<StgValue><ssdm name="tmp_38_2_mid1"/></StgValue>
</operation>

<operation id="2678" st_id="174" stage="26" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="595">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="983" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.0.preheader:394  %tmp_38_3_mid1 = call double @llvm.sqrt.f64(double %tmp_37_3_mid1)

]]></Node>
<StgValue><ssdm name="tmp_38_3_mid1"/></StgValue>
</operation>

<operation id="2679" st_id="174" stage="3" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="595">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1079" bw="64" op_0_bw="32">
<![CDATA[
.preheader.0.preheader:490  %tmp_37_4_mid1 = uitofp i32 %tmp_37_4_mid to double

]]></Node>
<StgValue><ssdm name="tmp_37_4_mid1"/></StgValue>
</operation>

<operation id="2680" st_id="174" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="595">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1137" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.0.preheader:548  %INPUT_BUNDLE_addr_10_10 = call i8 @_ssdm_op_Read.m_axi.i8P(i8* %INPUT_BUNDLE_addr_109)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_addr_10_10"/></StgValue>
</operation>

<operation id="2681" st_id="174" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="595">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1151" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:562  %INPUT_BUNDLE_load_11 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_110, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_11"/></StgValue>
</operation>

<operation id="2682" st_id="174" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="595">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1159" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:570  %INPUT_BUNDLE_load_11_1 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_111, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_11_1"/></StgValue>
</operation>

<operation id="2683" st_id="174" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="595">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1195" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:606  %INPUT_BUNDLE_load_11_2 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_112, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_11_2"/></StgValue>
</operation>

<operation id="2684" st_id="174" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="595">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1202" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:613  %INPUT_BUNDLE_load_11_3 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_113, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_11_3"/></StgValue>
</operation>

<operation id="2685" st_id="174" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="595">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1210" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:621  %INPUT_BUNDLE_load_11_4 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_114, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_11_4"/></StgValue>
</operation>

<operation id="2686" st_id="174" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="595">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1217" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:628  %INPUT_BUNDLE_load_11_5 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_115, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_11_5"/></StgValue>
</operation>

<operation id="2687" st_id="174" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="595">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1225" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:636  %INPUT_BUNDLE_load_11_6 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_116, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_11_6"/></StgValue>
</operation>
</state>

<state id="175" st_id="175">

<operation id="2688" st_id="175" stage="1" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="596">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="692" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.0.preheader:103  %tmp_30_mid1 = call double @llvm.sqrt.f64(double %tmp_29_mid1)

]]></Node>
<StgValue><ssdm name="tmp_30_mid1"/></StgValue>
</operation>

<operation id="2689" st_id="175" stage="10" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="596">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="789" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.0.preheader:200  %tmp_38_1_mid1 = call double @llvm.sqrt.f64(double %tmp_37_1_mid1)

]]></Node>
<StgValue><ssdm name="tmp_38_1_mid1"/></StgValue>
</operation>

<operation id="2690" st_id="175" stage="17" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="596">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="886" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.0.preheader:297  %tmp_38_2_mid1 = call double @llvm.sqrt.f64(double %tmp_37_2_mid1)

]]></Node>
<StgValue><ssdm name="tmp_38_2_mid1"/></StgValue>
</operation>

<operation id="2691" st_id="175" stage="25" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="596">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="983" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.0.preheader:394  %tmp_38_3_mid1 = call double @llvm.sqrt.f64(double %tmp_37_3_mid1)

]]></Node>
<StgValue><ssdm name="tmp_38_3_mid1"/></StgValue>
</operation>

<operation id="2692" st_id="175" stage="2" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="596">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1079" bw="64" op_0_bw="32">
<![CDATA[
.preheader.0.preheader:490  %tmp_37_4_mid1 = uitofp i32 %tmp_37_4_mid to double

]]></Node>
<StgValue><ssdm name="tmp_37_4_mid1"/></StgValue>
</operation>

<operation id="2693" st_id="175" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="596">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1121" bw="11" op_0_bw="8">
<![CDATA[
.preheader.0.preheader:532  %tmp_14_5_mid1 = zext i8 %INPUT_BUNDLE_addr_10_8 to i11

]]></Node>
<StgValue><ssdm name="tmp_14_5_mid1"/></StgValue>
</operation>

<operation id="2694" st_id="175" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="596">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1122" bw="10" op_0_bw="8">
<![CDATA[
.preheader.0.preheader:533  %tmp_14_5_cast_mid1 = zext i8 %INPUT_BUNDLE_addr_10_8 to i10

]]></Node>
<StgValue><ssdm name="tmp_14_5_cast_mid1"/></StgValue>
</operation>

<operation id="2695" st_id="175" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="596">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1130" bw="9" op_0_bw="9" op_1_bw="8" op_2_bw="1">
<![CDATA[
.preheader.0.preheader:541  %tmp_18_5_mid1 = call i9 @_ssdm_op_BitConcatenate.i9.i8.i1(i8 %INPUT_BUNDLE_addr_10_9, i1 false)

]]></Node>
<StgValue><ssdm name="tmp_18_5_mid1"/></StgValue>
</operation>

<operation id="2696" st_id="175" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="596">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1131" bw="11" op_0_bw="9">
<![CDATA[
.preheader.0.preheader:542  %tmp_18_5_cast_mid1 = zext i9 %tmp_18_5_mid1 to i11

]]></Node>
<StgValue><ssdm name="tmp_18_5_cast_mid1"/></StgValue>
</operation>

<operation id="2697" st_id="175" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="596">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1138" bw="11" op_0_bw="8">
<![CDATA[
.preheader.0.preheader:549  %tmp_20_5_mid1 = zext i8 %INPUT_BUNDLE_addr_10_10 to i11

]]></Node>
<StgValue><ssdm name="tmp_20_5_mid1"/></StgValue>
</operation>

<operation id="2698" st_id="175" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="596">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1139" bw="10" op_0_bw="8">
<![CDATA[
.preheader.0.preheader:550  %tmp_20_5_cast_mid1 = zext i8 %INPUT_BUNDLE_addr_10_10 to i10

]]></Node>
<StgValue><ssdm name="tmp_20_5_cast_mid1"/></StgValue>
</operation>

<operation id="2699" st_id="175" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="596">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1143" bw="11" op_0_bw="10">
<![CDATA[
.preheader.0.preheader:554  %sum1_5_cast_mid1 = zext i10 %sum1_5_mid1 to i11

]]></Node>
<StgValue><ssdm name="sum1_5_cast_mid1"/></StgValue>
</operation>

<operation id="2700" st_id="175" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="596">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1144" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader.0.preheader:555  %tmp_21_5_mid1 = sub i11 %tmp_14_5_mid1, %sum1_5_cast_mid1

]]></Node>
<StgValue><ssdm name="tmp_21_5_mid1"/></StgValue>
</operation>

<operation id="2701" st_id="175" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="596">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1145" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader.0.preheader:556  %tmp12_mid1 = add i11 %tmp_20_5_mid1, %tmp_21_5_mid1

]]></Node>
<StgValue><ssdm name="tmp12_mid1"/></StgValue>
</operation>

<operation id="2702" st_id="175" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="596">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1146" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader.0.preheader:557  %convulution_horizont_13 = add i11 %tmp_18_5_cast_mid1, %tmp12_mid1

]]></Node>
<StgValue><ssdm name="convulution_horizont_13"/></StgValue>
</operation>

<operation id="2703" st_id="175" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="596">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1152" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.0.preheader:563  %INPUT_BUNDLE_addr_11_1 = call i8 @_ssdm_op_Read.m_axi.i8P(i8* %INPUT_BUNDLE_addr_110)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_addr_11_1"/></StgValue>
</operation>

<operation id="2704" st_id="175" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="596">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1159" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:570  %INPUT_BUNDLE_load_11_1 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_111, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_11_1"/></StgValue>
</operation>

<operation id="2705" st_id="175" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="596">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1164" bw="10" op_0_bw="9">
<![CDATA[
.preheader.0.preheader:575  %sum5_neg_5_cast_mid1 = sext i9 %sum5_neg_5_mid1 to i10

]]></Node>
<StgValue><ssdm name="sum5_neg_5_cast_mid1"/></StgValue>
</operation>

<operation id="2706" st_id="175" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="596">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1165" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader.0.preheader:576  %sum6_neg_5_mid1 = add i10 %tmp_14_5_cast_mid1, %sum5_neg_5_cast_mid1

]]></Node>
<StgValue><ssdm name="sum6_neg_5_mid1"/></StgValue>
</operation>

<operation id="2707" st_id="175" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="596">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1166" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader.0.preheader:577  %tmp_31_5_mid1 = sub i10 %sum6_neg_5_mid1, %tmp_20_5_cast_mid1

]]></Node>
<StgValue><ssdm name="tmp_31_5_mid1"/></StgValue>
</operation>

<operation id="2708" st_id="175" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="596">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1195" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:606  %INPUT_BUNDLE_load_11_2 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_112, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_11_2"/></StgValue>
</operation>

<operation id="2709" st_id="175" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="596">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1202" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:613  %INPUT_BUNDLE_load_11_3 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_113, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_11_3"/></StgValue>
</operation>

<operation id="2710" st_id="175" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="596">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1210" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:621  %INPUT_BUNDLE_load_11_4 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_114, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_11_4"/></StgValue>
</operation>

<operation id="2711" st_id="175" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="596">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1217" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:628  %INPUT_BUNDLE_load_11_5 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_115, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_11_5"/></StgValue>
</operation>

<operation id="2712" st_id="175" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="596">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1225" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:636  %INPUT_BUNDLE_load_11_6 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_116, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_11_6"/></StgValue>
</operation>

<operation id="2713" st_id="175" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="596">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1233" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:644  %INPUT_BUNDLE_load_11_7 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_117, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_11_7"/></StgValue>
</operation>

<operation id="2714" st_id="175" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="596">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1244" bw="20" op_0_bw="20" op_1_bw="10" op_2_bw="10">
<![CDATA[
.preheader.0.preheader:655  %tmp_67_mid1 = call i20 @_ssdm_op_BitConcatenate.i20.i10.i10(i10 %tmp_11_mid1, i10 7)

]]></Node>
<StgValue><ssdm name="tmp_67_mid1"/></StgValue>
</operation>

<operation id="2715" st_id="175" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="596">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1245" bw="32" op_0_bw="20">
<![CDATA[
.preheader.0.preheader:656  %tmp_24_6_mid1 = zext i20 %tmp_67_mid1 to i32

]]></Node>
<StgValue><ssdm name="tmp_24_6_mid1"/></StgValue>
</operation>

<operation id="2716" st_id="175" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="596">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1246" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.0.preheader:657  %input2_sum118 = add i32 %tmp_24_6_mid1, %input1006_phi

]]></Node>
<StgValue><ssdm name="input2_sum118"/></StgValue>
</operation>

<operation id="2717" st_id="175" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="596">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1247" bw="8" op_0_bw="8" op_1_bw="32">
<![CDATA[
.preheader.0.preheader:658  %INPUT_BUNDLE_addr_118 = getelementptr i8* %INPUT_BUNDLE, i32 %input2_sum118

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_addr_118"/></StgValue>
</operation>

<operation id="2718" st_id="175" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="596">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1341" bw="20" op_0_bw="20" op_1_bw="10" op_2_bw="10">
<![CDATA[
.preheader.0.preheader:752  %tmp_69_mid1 = call i20 @_ssdm_op_BitConcatenate.i20.i10.i10(i10 %tmp_11_mid1, i10 8)

]]></Node>
<StgValue><ssdm name="tmp_69_mid1"/></StgValue>
</operation>

<operation id="2719" st_id="175" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="596">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1342" bw="32" op_0_bw="20">
<![CDATA[
.preheader.0.preheader:753  %tmp_24_7_mid1 = zext i20 %tmp_69_mid1 to i32

]]></Node>
<StgValue><ssdm name="tmp_24_7_mid1"/></StgValue>
</operation>

<operation id="2720" st_id="175" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="596">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1343" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.0.preheader:754  %input2_sum126 = add i32 %tmp_24_7_mid1, %input1006_phi

]]></Node>
<StgValue><ssdm name="input2_sum126"/></StgValue>
</operation>

<operation id="2721" st_id="175" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="596">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1344" bw="8" op_0_bw="8" op_1_bw="32">
<![CDATA[
.preheader.0.preheader:755  %INPUT_BUNDLE_addr_126 = getelementptr i8* %INPUT_BUNDLE, i32 %input2_sum126

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_addr_126"/></StgValue>
</operation>
</state>

<state id="176" st_id="176">

<operation id="2722" st_id="176" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="597">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="693" bw="16" op_0_bw="16" op_1_bw="64">
<![CDATA[
.preheader.0.preheader:104  %tmp_31_mid1 = call fastcc i16 @__hls_fptoui_double_(double %tmp_30_mid1)

]]></Node>
<StgValue><ssdm name="tmp_31_mid1"/></StgValue>
</operation>

<operation id="2723" st_id="176" stage="9" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="597">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="789" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.0.preheader:200  %tmp_38_1_mid1 = call double @llvm.sqrt.f64(double %tmp_37_1_mid1)

]]></Node>
<StgValue><ssdm name="tmp_38_1_mid1"/></StgValue>
</operation>

<operation id="2724" st_id="176" stage="16" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="597">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="886" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.0.preheader:297  %tmp_38_2_mid1 = call double @llvm.sqrt.f64(double %tmp_37_2_mid1)

]]></Node>
<StgValue><ssdm name="tmp_38_2_mid1"/></StgValue>
</operation>

<operation id="2725" st_id="176" stage="24" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="597">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="983" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.0.preheader:394  %tmp_38_3_mid1 = call double @llvm.sqrt.f64(double %tmp_37_3_mid1)

]]></Node>
<StgValue><ssdm name="tmp_38_3_mid1"/></StgValue>
</operation>

<operation id="2726" st_id="176" stage="1" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="597">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1079" bw="64" op_0_bw="32">
<![CDATA[
.preheader.0.preheader:490  %tmp_37_4_mid1 = uitofp i32 %tmp_37_4_mid to double

]]></Node>
<StgValue><ssdm name="tmp_37_4_mid1"/></StgValue>
</operation>

<operation id="2727" st_id="176" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="597">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1160" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.0.preheader:571  %INPUT_BUNDLE_addr_11_2 = call i8 @_ssdm_op_Read.m_axi.i8P(i8* %INPUT_BUNDLE_addr_111)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_addr_11_2"/></StgValue>
</operation>

<operation id="2728" st_id="176" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="597">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1195" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:606  %INPUT_BUNDLE_load_11_2 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_112, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_11_2"/></StgValue>
</operation>

<operation id="2729" st_id="176" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="597">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1202" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:613  %INPUT_BUNDLE_load_11_3 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_113, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_11_3"/></StgValue>
</operation>

<operation id="2730" st_id="176" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="597">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1210" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:621  %INPUT_BUNDLE_load_11_4 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_114, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_11_4"/></StgValue>
</operation>

<operation id="2731" st_id="176" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="597">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1217" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:628  %INPUT_BUNDLE_load_11_5 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_115, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_11_5"/></StgValue>
</operation>

<operation id="2732" st_id="176" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="597">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1225" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:636  %INPUT_BUNDLE_load_11_6 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_116, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_11_6"/></StgValue>
</operation>

<operation id="2733" st_id="176" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="597">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1233" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:644  %INPUT_BUNDLE_load_11_7 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_117, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_11_7"/></StgValue>
</operation>

<operation id="2734" st_id="176" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="597">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1248" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:659  %INPUT_BUNDLE_load_11_8 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_118, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_11_8"/></StgValue>
</operation>

<operation id="2735" st_id="176" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="597">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1252" bw="20" op_0_bw="20" op_1_bw="10" op_2_bw="10">
<![CDATA[
.preheader.0.preheader:663  %tmp_68_mid1 = call i20 @_ssdm_op_BitConcatenate.i20.i10.i10(i10 %tmp_18_mid1, i10 7)

]]></Node>
<StgValue><ssdm name="tmp_68_mid1"/></StgValue>
</operation>

<operation id="2736" st_id="176" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="597">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1253" bw="32" op_0_bw="20">
<![CDATA[
.preheader.0.preheader:664  %tmp_28_6_mid1 = zext i20 %tmp_68_mid1 to i32

]]></Node>
<StgValue><ssdm name="tmp_28_6_mid1"/></StgValue>
</operation>

<operation id="2737" st_id="176" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="597">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1254" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.0.preheader:665  %input2_sum119 = add i32 %tmp_28_6_mid1, %input1006_phi

]]></Node>
<StgValue><ssdm name="input2_sum119"/></StgValue>
</operation>

<operation id="2738" st_id="176" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="597">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1255" bw="8" op_0_bw="8" op_1_bw="32">
<![CDATA[
.preheader.0.preheader:666  %INPUT_BUNDLE_addr_119 = getelementptr i8* %INPUT_BUNDLE, i32 %input2_sum119

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_addr_119"/></StgValue>
</operation>

<operation id="2739" st_id="176" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="597">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1349" bw="20" op_0_bw="20" op_1_bw="10" op_2_bw="10">
<![CDATA[
.preheader.0.preheader:760  %tmp_70_mid1 = call i20 @_ssdm_op_BitConcatenate.i20.i10.i10(i10 %tmp_18_mid1, i10 8)

]]></Node>
<StgValue><ssdm name="tmp_70_mid1"/></StgValue>
</operation>

<operation id="2740" st_id="176" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="597">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1350" bw="32" op_0_bw="20">
<![CDATA[
.preheader.0.preheader:761  %tmp_28_7_mid1 = zext i20 %tmp_70_mid1 to i32

]]></Node>
<StgValue><ssdm name="tmp_28_7_mid1"/></StgValue>
</operation>

<operation id="2741" st_id="176" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="597">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1351" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.0.preheader:762  %input2_sum127 = add i32 %tmp_28_7_mid1, %input1006_phi

]]></Node>
<StgValue><ssdm name="input2_sum127"/></StgValue>
</operation>

<operation id="2742" st_id="176" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="597">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1352" bw="8" op_0_bw="8" op_1_bw="32">
<![CDATA[
.preheader.0.preheader:763  %INPUT_BUNDLE_addr_127 = getelementptr i8* %INPUT_BUNDLE, i32 %input2_sum127

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_addr_127"/></StgValue>
</operation>
</state>

<state id="177" st_id="177">

<operation id="2743" st_id="177" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="598">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="693" bw="16" op_0_bw="16" op_1_bw="64">
<![CDATA[
.preheader.0.preheader:104  %tmp_31_mid1 = call fastcc i16 @__hls_fptoui_double_(double %tmp_30_mid1)

]]></Node>
<StgValue><ssdm name="tmp_31_mid1"/></StgValue>
</operation>

<operation id="2744" st_id="177" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="598">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="694" bw="2" op_0_bw="2" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.0.preheader:105  %tmp_158 = call i2 @_ssdm_op_PartSelect.i2.i16.i32.i32(i16 %tmp_31_mid1, i32 8, i32 9)

]]></Node>
<StgValue><ssdm name="tmp_158"/></StgValue>
</operation>

<operation id="2745" st_id="177" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="598">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="695" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader.0.preheader:106  %icmp8 = icmp ne i2 %tmp_158, 0

]]></Node>
<StgValue><ssdm name="icmp8"/></StgValue>
</operation>

<operation id="2746" st_id="177" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="598">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="696" bw="8" op_0_bw="16">
<![CDATA[
.preheader.0.preheader:107  %tmp_159 = trunc i16 %tmp_31_mid1 to i8

]]></Node>
<StgValue><ssdm name="tmp_159"/></StgValue>
</operation>

<operation id="2747" st_id="177" stage="8" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="598">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="789" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.0.preheader:200  %tmp_38_1_mid1 = call double @llvm.sqrt.f64(double %tmp_37_1_mid1)

]]></Node>
<StgValue><ssdm name="tmp_38_1_mid1"/></StgValue>
</operation>

<operation id="2748" st_id="177" stage="15" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="598">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="886" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.0.preheader:297  %tmp_38_2_mid1 = call double @llvm.sqrt.f64(double %tmp_37_2_mid1)

]]></Node>
<StgValue><ssdm name="tmp_38_2_mid1"/></StgValue>
</operation>

<operation id="2749" st_id="177" stage="23" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="598">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="983" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.0.preheader:394  %tmp_38_3_mid1 = call double @llvm.sqrt.f64(double %tmp_37_3_mid1)

]]></Node>
<StgValue><ssdm name="tmp_38_3_mid1"/></StgValue>
</operation>

<operation id="2750" st_id="177" stage="31" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="598">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1080" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.0.preheader:491  %tmp_38_4_mid1 = call double @llvm.sqrt.f64(double %tmp_37_4_mid1)

]]></Node>
<StgValue><ssdm name="tmp_38_4_mid1"/></StgValue>
</operation>

<operation id="2751" st_id="177" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="598">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1153" bw="9" op_0_bw="9" op_1_bw="8" op_2_bw="1">
<![CDATA[
.preheader.0.preheader:564  %tmp_26_5_mid1 = call i9 @_ssdm_op_BitConcatenate.i9.i8.i1(i8 %INPUT_BUNDLE_addr_11_1, i1 false)

]]></Node>
<StgValue><ssdm name="tmp_26_5_mid1"/></StgValue>
</operation>

<operation id="2752" st_id="177" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="598">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1154" bw="11" op_0_bw="9">
<![CDATA[
.preheader.0.preheader:565  %tmp_26_5_cast_mid1 = zext i9 %tmp_26_5_mid1 to i11

]]></Node>
<StgValue><ssdm name="tmp_26_5_cast_mid1"/></StgValue>
</operation>

<operation id="2753" st_id="177" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="598">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1161" bw="9" op_0_bw="9" op_1_bw="8" op_2_bw="1">
<![CDATA[
.preheader.0.preheader:572  %tmp_30_5_mid1 = call i9 @_ssdm_op_BitConcatenate.i9.i8.i1(i8 %INPUT_BUNDLE_addr_11_2, i1 false)

]]></Node>
<StgValue><ssdm name="tmp_30_5_mid1"/></StgValue>
</operation>

<operation id="2754" st_id="177" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="598">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1162" bw="11" op_0_bw="9">
<![CDATA[
.preheader.0.preheader:573  %tmp_30_5_cast_mid1 = zext i9 %tmp_30_5_mid1 to i11

]]></Node>
<StgValue><ssdm name="tmp_30_5_cast_mid1"/></StgValue>
</operation>

<operation id="2755" st_id="177" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="598">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1167" bw="11" op_0_bw="10">
<![CDATA[
.preheader.0.preheader:578  %tmp_31_5_cast_mid1 = sext i10 %tmp_31_5_mid1 to i11

]]></Node>
<StgValue><ssdm name="tmp_31_5_cast_mid1"/></StgValue>
</operation>

<operation id="2756" st_id="177" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="598">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1168" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader.0.preheader:579  %tmp_32_5_mid1 = sub i11 %tmp_31_5_cast_mid1, %tmp_26_5_cast_mid1

]]></Node>
<StgValue><ssdm name="tmp_32_5_mid1"/></StgValue>
</operation>

<operation id="2757" st_id="177" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="598">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1169" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader.0.preheader:580  %convulution_vertical_30 = add i11 %tmp_32_5_mid1, %tmp_30_5_cast_mid1

]]></Node>
<StgValue><ssdm name="convulution_vertical_30"/></StgValue>
</operation>

<operation id="2758" st_id="177" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="598">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1196" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.0.preheader:607  %INPUT_BUNDLE_addr_11_3 = call i8 @_ssdm_op_Read.m_axi.i8P(i8* %INPUT_BUNDLE_addr_112)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_addr_11_3"/></StgValue>
</operation>

<operation id="2759" st_id="177" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="598">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1202" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:613  %INPUT_BUNDLE_load_11_3 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_113, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_11_3"/></StgValue>
</operation>

<operation id="2760" st_id="177" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="598">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1210" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:621  %INPUT_BUNDLE_load_11_4 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_114, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_11_4"/></StgValue>
</operation>

<operation id="2761" st_id="177" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="598">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1217" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:628  %INPUT_BUNDLE_load_11_5 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_115, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_11_5"/></StgValue>
</operation>

<operation id="2762" st_id="177" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="598">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1225" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:636  %INPUT_BUNDLE_load_11_6 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_116, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_11_6"/></StgValue>
</operation>

<operation id="2763" st_id="177" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="598">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1233" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:644  %INPUT_BUNDLE_load_11_7 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_117, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_11_7"/></StgValue>
</operation>

<operation id="2764" st_id="177" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="598">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1248" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:659  %INPUT_BUNDLE_load_11_8 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_118, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_11_8"/></StgValue>
</operation>

<operation id="2765" st_id="177" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="598">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1256" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:667  %INPUT_BUNDLE_load_11_9 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_119, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_11_9"/></StgValue>
</operation>

<operation id="2766" st_id="177" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="598">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1285" bw="20" op_0_bw="20" op_1_bw="10" op_2_bw="10">
<![CDATA[
.preheader.0.preheader:696  %tmp_46_mid1 = call i20 @_ssdm_op_BitConcatenate.i20.i10.i10(i10 %j_s, i10 8)

]]></Node>
<StgValue><ssdm name="tmp_46_mid1"/></StgValue>
</operation>

<operation id="2767" st_id="177" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="598">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1286" bw="32" op_0_bw="20">
<![CDATA[
.preheader.0.preheader:697  %tmp_6_7_mid1 = zext i20 %tmp_46_mid1 to i32

]]></Node>
<StgValue><ssdm name="tmp_6_7_mid1"/></StgValue>
</operation>

<operation id="2768" st_id="177" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="598">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1287" bw="21" op_0_bw="20">
<![CDATA[
.preheader.0.preheader:698  %tmp_6_7_cast_mid1 = zext i20 %tmp_46_mid1 to i21

]]></Node>
<StgValue><ssdm name="tmp_6_7_cast_mid1"/></StgValue>
</operation>

<operation id="2769" st_id="177" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="598">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1288" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
.preheader.0.preheader:699  %sum2_7_mid1 = add i21 -1025, %tmp_6_7_cast_mid1

]]></Node>
<StgValue><ssdm name="sum2_7_mid1"/></StgValue>
</operation>

<operation id="2770" st_id="177" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="598">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1289" bw="32" op_0_bw="21">
<![CDATA[
.preheader.0.preheader:700  %sum2_7_cast_mid1 = sext i21 %sum2_7_mid1 to i32

]]></Node>
<StgValue><ssdm name="sum2_7_cast_mid1"/></StgValue>
</operation>

<operation id="2771" st_id="177" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="598">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1290" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.0.preheader:701  %input2_sum120 = add i32 %sum2_7_cast_mid1, %input1006_phi

]]></Node>
<StgValue><ssdm name="input2_sum120"/></StgValue>
</operation>

<operation id="2772" st_id="177" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="598">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1291" bw="8" op_0_bw="8" op_1_bw="32">
<![CDATA[
.preheader.0.preheader:702  %INPUT_BUNDLE_addr_120 = getelementptr i8* %INPUT_BUNDLE, i32 %input2_sum120

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_addr_120"/></StgValue>
</operation>

<operation id="2773" st_id="177" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="598">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1377" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.0.preheader:788  %output4_sum15 = add i32 %tmp_6_7_mid1, %output1007_phi

]]></Node>
<StgValue><ssdm name="output4_sum15"/></StgValue>
</operation>

<operation id="2774" st_id="177" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="598">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1378" bw="8" op_0_bw="8" op_1_bw="32">
<![CDATA[
.preheader.0.preheader:789  %OUTPUT_BUNDLE_addr_15 = getelementptr i8* %OUTPUT_BUNDLE, i32 %output4_sum15

]]></Node>
<StgValue><ssdm name="OUTPUT_BUNDLE_addr_15"/></StgValue>
</operation>
</state>

<state id="178" st_id="178">

<operation id="2775" st_id="178" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="599">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="697" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader.0.preheader:108  %tmp_34_mid1 = select i1 %icmp8, i8 -1, i8 %tmp_159

]]></Node>
<StgValue><ssdm name="tmp_34_mid1"/></StgValue>
</operation>

<operation id="2776" st_id="178" stage="7" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="599">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="789" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.0.preheader:200  %tmp_38_1_mid1 = call double @llvm.sqrt.f64(double %tmp_37_1_mid1)

]]></Node>
<StgValue><ssdm name="tmp_38_1_mid1"/></StgValue>
</operation>

<operation id="2777" st_id="178" stage="14" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="599">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="886" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.0.preheader:297  %tmp_38_2_mid1 = call double @llvm.sqrt.f64(double %tmp_37_2_mid1)

]]></Node>
<StgValue><ssdm name="tmp_38_2_mid1"/></StgValue>
</operation>

<operation id="2778" st_id="178" stage="22" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="599">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="983" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.0.preheader:394  %tmp_38_3_mid1 = call double @llvm.sqrt.f64(double %tmp_37_3_mid1)

]]></Node>
<StgValue><ssdm name="tmp_38_3_mid1"/></StgValue>
</operation>

<operation id="2779" st_id="178" stage="30" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="599">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1080" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.0.preheader:491  %tmp_38_4_mid1 = call double @llvm.sqrt.f64(double %tmp_37_4_mid1)

]]></Node>
<StgValue><ssdm name="tmp_38_4_mid1"/></StgValue>
</operation>

<operation id="2780" st_id="178" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="599">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1172" bw="20" op_0_bw="11">
<![CDATA[
.preheader.0.preheader:583  %tmp_35_5_mid1 = sext i11 %convulution_vertical_30 to i20

]]></Node>
<StgValue><ssdm name="tmp_35_5_mid1"/></StgValue>
</operation>

<operation id="2781" st_id="178" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="599">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1173" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.preheader.0.preheader:584  %tmp_36_5_mid1 = mul i20 %tmp_35_5_mid1, %tmp_35_5_mid1

]]></Node>
<StgValue><ssdm name="tmp_36_5_mid1"/></StgValue>
</operation>

<operation id="2782" st_id="178" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="599">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1203" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.0.preheader:614  %INPUT_BUNDLE_addr_11_4 = call i8 @_ssdm_op_Read.m_axi.i8P(i8* %INPUT_BUNDLE_addr_113)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_addr_11_4"/></StgValue>
</operation>

<operation id="2783" st_id="178" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="599">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1210" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:621  %INPUT_BUNDLE_load_11_4 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_114, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_11_4"/></StgValue>
</operation>

<operation id="2784" st_id="178" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="599">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1217" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:628  %INPUT_BUNDLE_load_11_5 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_115, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_11_5"/></StgValue>
</operation>

<operation id="2785" st_id="178" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="599">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1225" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:636  %INPUT_BUNDLE_load_11_6 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_116, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_11_6"/></StgValue>
</operation>

<operation id="2786" st_id="178" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="599">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1233" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:644  %INPUT_BUNDLE_load_11_7 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_117, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_11_7"/></StgValue>
</operation>

<operation id="2787" st_id="178" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="599">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1248" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:659  %INPUT_BUNDLE_load_11_8 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_118, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_11_8"/></StgValue>
</operation>

<operation id="2788" st_id="178" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="599">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1256" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:667  %INPUT_BUNDLE_load_11_9 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_119, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_11_9"/></StgValue>
</operation>

<operation id="2789" st_id="178" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="599">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1292" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:703  %INPUT_BUNDLE_load_12 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_120, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_12"/></StgValue>
</operation>
</state>

<state id="179" st_id="179">

<operation id="2790" st_id="179" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="600">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="701" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8" op_3_bw="1">
<![CDATA[
.preheader.0.preheader:112  call void @_ssdm_op_Write.m_axi.i8P(i8* %OUTPUT_BUNDLE_addr_8, i8 %tmp_34_mid1, i1 true)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2791" st_id="179" stage="6" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="600">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="789" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.0.preheader:200  %tmp_38_1_mid1 = call double @llvm.sqrt.f64(double %tmp_37_1_mid1)

]]></Node>
<StgValue><ssdm name="tmp_38_1_mid1"/></StgValue>
</operation>

<operation id="2792" st_id="179" stage="13" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="600">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="886" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.0.preheader:297  %tmp_38_2_mid1 = call double @llvm.sqrt.f64(double %tmp_37_2_mid1)

]]></Node>
<StgValue><ssdm name="tmp_38_2_mid1"/></StgValue>
</operation>

<operation id="2793" st_id="179" stage="21" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="600">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="983" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.0.preheader:394  %tmp_38_3_mid1 = call double @llvm.sqrt.f64(double %tmp_37_3_mid1)

]]></Node>
<StgValue><ssdm name="tmp_38_3_mid1"/></StgValue>
</operation>

<operation id="2794" st_id="179" stage="29" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="600">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1080" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.0.preheader:491  %tmp_38_4_mid1 = call double @llvm.sqrt.f64(double %tmp_37_4_mid1)

]]></Node>
<StgValue><ssdm name="tmp_38_4_mid1"/></StgValue>
</operation>

<operation id="2795" st_id="179" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="600">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1170" bw="20" op_0_bw="11">
<![CDATA[
.preheader.0.preheader:581  %tmp_33_5_mid1 = sext i11 %convulution_horizont_13 to i20

]]></Node>
<StgValue><ssdm name="tmp_33_5_mid1"/></StgValue>
</operation>

<operation id="2796" st_id="179" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="600">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1171" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.preheader.0.preheader:582  %tmp_34_5_mid1 = mul i20 %tmp_33_5_mid1, %tmp_33_5_mid1

]]></Node>
<StgValue><ssdm name="tmp_34_5_mid1"/></StgValue>
</operation>

<operation id="2797" st_id="179" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="600">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1174" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.preheader.0.preheader:585  %p_5_mid1 = add i20 %tmp_36_5_mid1, %tmp_34_5_mid1

]]></Node>
<StgValue><ssdm name="p_5_mid1"/></StgValue>
</operation>

<operation id="2798" st_id="179" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="600">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1211" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.0.preheader:622  %INPUT_BUNDLE_addr_11_5 = call i8 @_ssdm_op_Read.m_axi.i8P(i8* %INPUT_BUNDLE_addr_114)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_addr_11_5"/></StgValue>
</operation>

<operation id="2799" st_id="179" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="600">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1217" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:628  %INPUT_BUNDLE_load_11_5 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_115, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_11_5"/></StgValue>
</operation>

<operation id="2800" st_id="179" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="600">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1225" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:636  %INPUT_BUNDLE_load_11_6 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_116, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_11_6"/></StgValue>
</operation>

<operation id="2801" st_id="179" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="600">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1233" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:644  %INPUT_BUNDLE_load_11_7 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_117, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_11_7"/></StgValue>
</operation>

<operation id="2802" st_id="179" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="600">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1248" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:659  %INPUT_BUNDLE_load_11_8 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_118, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_11_8"/></StgValue>
</operation>

<operation id="2803" st_id="179" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="600">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1256" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:667  %INPUT_BUNDLE_load_11_9 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_119, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_11_9"/></StgValue>
</operation>

<operation id="2804" st_id="179" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="600">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1292" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:703  %INPUT_BUNDLE_load_12 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_120, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_12"/></StgValue>
</operation>

<operation id="2805" st_id="179" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="600">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1298" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:709  %INPUT_BUNDLE_load_12_1 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_121, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_12_1"/></StgValue>
</operation>

<operation id="2806" st_id="179" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="600">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1302" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
.preheader.0.preheader:713  %sum6_7_mid1 = add i21 1023, %tmp_6_7_cast_mid1

]]></Node>
<StgValue><ssdm name="sum6_7_mid1"/></StgValue>
</operation>

<operation id="2807" st_id="179" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="600">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1303" bw="32" op_0_bw="21">
<![CDATA[
.preheader.0.preheader:714  %sum6_7_cast_mid1 = zext i21 %sum6_7_mid1 to i32

]]></Node>
<StgValue><ssdm name="sum6_7_cast_mid1"/></StgValue>
</operation>

<operation id="2808" st_id="179" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="600">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1304" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.0.preheader:715  %input2_sum122 = add i32 %sum6_7_cast_mid1, %input1006_phi

]]></Node>
<StgValue><ssdm name="input2_sum122"/></StgValue>
</operation>

<operation id="2809" st_id="179" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="600">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1305" bw="8" op_0_bw="8" op_1_bw="32">
<![CDATA[
.preheader.0.preheader:716  %INPUT_BUNDLE_addr_122 = getelementptr i8* %INPUT_BUNDLE, i32 %input2_sum122

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_addr_122"/></StgValue>
</operation>

<operation id="2810" st_id="179" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="600">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1309" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
.preheader.0.preheader:720  %sum8_7_mid1 = add i21 -1023, %tmp_6_7_cast_mid1

]]></Node>
<StgValue><ssdm name="sum8_7_mid1"/></StgValue>
</operation>

<operation id="2811" st_id="179" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="600">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1310" bw="32" op_0_bw="21">
<![CDATA[
.preheader.0.preheader:721  %sum8_7_cast_mid1 = sext i21 %sum8_7_mid1 to i32

]]></Node>
<StgValue><ssdm name="sum8_7_cast_mid1"/></StgValue>
</operation>

<operation id="2812" st_id="179" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="600">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1311" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.0.preheader:722  %input2_sum123 = add i32 %sum8_7_cast_mid1, %input1006_phi

]]></Node>
<StgValue><ssdm name="input2_sum123"/></StgValue>
</operation>

<operation id="2813" st_id="179" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="600">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1312" bw="8" op_0_bw="8" op_1_bw="32">
<![CDATA[
.preheader.0.preheader:723  %INPUT_BUNDLE_addr_123 = getelementptr i8* %INPUT_BUNDLE, i32 %input2_sum123

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_addr_123"/></StgValue>
</operation>

<operation id="2814" st_id="179" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="600">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1326" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
.preheader.0.preheader:737  %sum12_7_mid1 = add i21 1025, %tmp_6_7_cast_mid1

]]></Node>
<StgValue><ssdm name="sum12_7_mid1"/></StgValue>
</operation>

<operation id="2815" st_id="179" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="600">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1327" bw="32" op_0_bw="21">
<![CDATA[
.preheader.0.preheader:738  %sum12_7_cast_mid1 = zext i21 %sum12_7_mid1 to i32

]]></Node>
<StgValue><ssdm name="sum12_7_cast_mid1"/></StgValue>
</operation>

<operation id="2816" st_id="179" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="600">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1328" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.0.preheader:739  %input2_sum125 = add i32 %sum12_7_cast_mid1, %input1006_phi

]]></Node>
<StgValue><ssdm name="input2_sum125"/></StgValue>
</operation>

<operation id="2817" st_id="179" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="600">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1329" bw="8" op_0_bw="8" op_1_bw="32">
<![CDATA[
.preheader.0.preheader:740  %INPUT_BUNDLE_addr_125 = getelementptr i8* %INPUT_BUNDLE, i32 %input2_sum125

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_addr_125"/></StgValue>
</operation>
</state>

<state id="180" st_id="180">

<operation id="2818" st_id="180" stage="5" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="601">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="702" bw="1" op_0_bw="1" op_1_bw="8">
<![CDATA[
.preheader.0.preheader:113  %OUTPUT_BUNDLE_addr_8_2 = call i1 @_ssdm_op_WriteResp.m_axi.i8P(i8* %OUTPUT_BUNDLE_addr_8)

]]></Node>
<StgValue><ssdm name="OUTPUT_BUNDLE_addr_8_2"/></StgValue>
</operation>

<operation id="2819" st_id="180" stage="5" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="601">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="789" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.0.preheader:200  %tmp_38_1_mid1 = call double @llvm.sqrt.f64(double %tmp_37_1_mid1)

]]></Node>
<StgValue><ssdm name="tmp_38_1_mid1"/></StgValue>
</operation>

<operation id="2820" st_id="180" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="601">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="797" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:208  %OUTPUT_BUNDLE_addr_9_1 = call i1 @_ssdm_op_WriteReq.m_axi.i8P(i8* %OUTPUT_BUNDLE_addr_9, i32 1)

]]></Node>
<StgValue><ssdm name="OUTPUT_BUNDLE_addr_9_1"/></StgValue>
</operation>

<operation id="2821" st_id="180" stage="12" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="601">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="886" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.0.preheader:297  %tmp_38_2_mid1 = call double @llvm.sqrt.f64(double %tmp_37_2_mid1)

]]></Node>
<StgValue><ssdm name="tmp_38_2_mid1"/></StgValue>
</operation>

<operation id="2822" st_id="180" stage="20" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="601">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="983" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.0.preheader:394  %tmp_38_3_mid1 = call double @llvm.sqrt.f64(double %tmp_37_3_mid1)

]]></Node>
<StgValue><ssdm name="tmp_38_3_mid1"/></StgValue>
</operation>

<operation id="2823" st_id="180" stage="28" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="601">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1080" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.0.preheader:491  %tmp_38_4_mid1 = call double @llvm.sqrt.f64(double %tmp_37_4_mid1)

]]></Node>
<StgValue><ssdm name="tmp_38_4_mid1"/></StgValue>
</operation>

<operation id="2824" st_id="180" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="601">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1175" bw="32" op_0_bw="20">
<![CDATA[
.preheader.0.preheader:586  %tmp_37_5_mid = zext i20 %p_5_mid1 to i32

]]></Node>
<StgValue><ssdm name="tmp_37_5_mid"/></StgValue>
</operation>

<operation id="2825" st_id="180" stage="6" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="601">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1176" bw="64" op_0_bw="32">
<![CDATA[
.preheader.0.preheader:587  %tmp_37_5_mid1 = uitofp i32 %tmp_37_5_mid to double

]]></Node>
<StgValue><ssdm name="tmp_37_5_mid1"/></StgValue>
</operation>

<operation id="2826" st_id="180" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="601">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1197" bw="9" op_0_bw="8">
<![CDATA[
.preheader.0.preheader:608  %tmp_8_6_cast_mid1 = zext i8 %INPUT_BUNDLE_addr_11_3 to i9

]]></Node>
<StgValue><ssdm name="tmp_8_6_cast_mid1"/></StgValue>
</operation>

<operation id="2827" st_id="180" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="601">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1204" bw="9" op_0_bw="9" op_1_bw="8" op_2_bw="1">
<![CDATA[
.preheader.0.preheader:615  %tmp_10_6_mid1 = call i9 @_ssdm_op_BitConcatenate.i9.i8.i1(i8 %INPUT_BUNDLE_addr_11_4, i1 false)

]]></Node>
<StgValue><ssdm name="tmp_10_6_mid1"/></StgValue>
</operation>

<operation id="2828" st_id="180" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="601">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1205" bw="10" op_0_bw="9">
<![CDATA[
.preheader.0.preheader:616  %tmp_10_6_cast_mid1 = zext i9 %tmp_10_6_mid1 to i10

]]></Node>
<StgValue><ssdm name="tmp_10_6_cast_mid1"/></StgValue>
</operation>

<operation id="2829" st_id="180" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="601">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1212" bw="9" op_0_bw="8">
<![CDATA[
.preheader.0.preheader:623  %tmp_12_6_cast_mid1 = zext i8 %INPUT_BUNDLE_addr_11_5 to i9

]]></Node>
<StgValue><ssdm name="tmp_12_6_cast_mid1"/></StgValue>
</operation>

<operation id="2830" st_id="180" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="601">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1218" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.0.preheader:629  %INPUT_BUNDLE_addr_11_6 = call i8 @_ssdm_op_Read.m_axi.i8P(i8* %INPUT_BUNDLE_addr_115)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_addr_11_6"/></StgValue>
</operation>

<operation id="2831" st_id="180" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="601">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1225" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:636  %INPUT_BUNDLE_load_11_6 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_116, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_11_6"/></StgValue>
</operation>

<operation id="2832" st_id="180" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="601">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1233" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:644  %INPUT_BUNDLE_load_11_7 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_117, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_11_7"/></StgValue>
</operation>

<operation id="2833" st_id="180" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="601">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1237" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader.0.preheader:648  %tmp13_mid1 = add i9 %tmp_12_6_cast_mid1, %tmp_8_6_cast_mid1

]]></Node>
<StgValue><ssdm name="tmp13_mid1"/></StgValue>
</operation>

<operation id="2834" st_id="180" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="601">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1238" bw="10" op_0_bw="9">
<![CDATA[
.preheader.0.preheader:649  %tmp13_cast_mid1 = zext i9 %tmp13_mid1 to i10

]]></Node>
<StgValue><ssdm name="tmp13_cast_mid1"/></StgValue>
</operation>

<operation id="2835" st_id="180" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="601">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1239" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader.0.preheader:650  %sum1_6_mid1 = add i10 %tmp_10_6_cast_mid1, %tmp13_cast_mid1

]]></Node>
<StgValue><ssdm name="sum1_6_mid1"/></StgValue>
</operation>

<operation id="2836" st_id="180" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="601">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1248" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:659  %INPUT_BUNDLE_load_11_8 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_118, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_11_8"/></StgValue>
</operation>

<operation id="2837" st_id="180" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="601">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1256" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:667  %INPUT_BUNDLE_load_11_9 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_119, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_11_9"/></StgValue>
</operation>

<operation id="2838" st_id="180" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="601">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1260" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader.0.preheader:671  %sum5_neg_6_mid1 = sub i9 %tmp_8_6_cast_mid1, %tmp_12_6_cast_mid1

]]></Node>
<StgValue><ssdm name="sum5_neg_6_mid1"/></StgValue>
</operation>

<operation id="2839" st_id="180" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="601">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1292" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:703  %INPUT_BUNDLE_load_12 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_120, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_12"/></StgValue>
</operation>

<operation id="2840" st_id="180" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="601">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1298" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:709  %INPUT_BUNDLE_load_12_1 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_121, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_12_1"/></StgValue>
</operation>

<operation id="2841" st_id="180" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="601">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1306" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:717  %INPUT_BUNDLE_load_12_2 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_122, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_12_2"/></StgValue>
</operation>
</state>

<state id="181" st_id="181">

<operation id="2842" st_id="181" stage="4" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="602">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="702" bw="1" op_0_bw="1" op_1_bw="8">
<![CDATA[
.preheader.0.preheader:113  %OUTPUT_BUNDLE_addr_8_2 = call i1 @_ssdm_op_WriteResp.m_axi.i8P(i8* %OUTPUT_BUNDLE_addr_8)

]]></Node>
<StgValue><ssdm name="OUTPUT_BUNDLE_addr_8_2"/></StgValue>
</operation>

<operation id="2843" st_id="181" stage="4" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="602">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="789" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.0.preheader:200  %tmp_38_1_mid1 = call double @llvm.sqrt.f64(double %tmp_37_1_mid1)

]]></Node>
<StgValue><ssdm name="tmp_38_1_mid1"/></StgValue>
</operation>

<operation id="2844" st_id="181" stage="11" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="602">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="886" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.0.preheader:297  %tmp_38_2_mid1 = call double @llvm.sqrt.f64(double %tmp_37_2_mid1)

]]></Node>
<StgValue><ssdm name="tmp_38_2_mid1"/></StgValue>
</operation>

<operation id="2845" st_id="181" stage="19" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="602">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="983" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.0.preheader:394  %tmp_38_3_mid1 = call double @llvm.sqrt.f64(double %tmp_37_3_mid1)

]]></Node>
<StgValue><ssdm name="tmp_38_3_mid1"/></StgValue>
</operation>

<operation id="2846" st_id="181" stage="27" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="602">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1080" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.0.preheader:491  %tmp_38_4_mid1 = call double @llvm.sqrt.f64(double %tmp_37_4_mid1)

]]></Node>
<StgValue><ssdm name="tmp_38_4_mid1"/></StgValue>
</operation>

<operation id="2847" st_id="181" stage="5" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="602">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1176" bw="64" op_0_bw="32">
<![CDATA[
.preheader.0.preheader:587  %tmp_37_5_mid1 = uitofp i32 %tmp_37_5_mid to double

]]></Node>
<StgValue><ssdm name="tmp_37_5_mid1"/></StgValue>
</operation>

<operation id="2848" st_id="181" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="602">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1226" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.0.preheader:637  %INPUT_BUNDLE_addr_11_7 = call i8 @_ssdm_op_Read.m_axi.i8P(i8* %INPUT_BUNDLE_addr_116)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_addr_11_7"/></StgValue>
</operation>

<operation id="2849" st_id="181" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="602">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1233" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:644  %INPUT_BUNDLE_load_11_7 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_117, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_11_7"/></StgValue>
</operation>

<operation id="2850" st_id="181" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="602">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1248" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:659  %INPUT_BUNDLE_load_11_8 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_118, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_11_8"/></StgValue>
</operation>

<operation id="2851" st_id="181" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="602">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1256" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:667  %INPUT_BUNDLE_load_11_9 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_119, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_11_9"/></StgValue>
</operation>

<operation id="2852" st_id="181" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="602">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1292" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:703  %INPUT_BUNDLE_load_12 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_120, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_12"/></StgValue>
</operation>

<operation id="2853" st_id="181" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="602">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1298" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:709  %INPUT_BUNDLE_load_12_1 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_121, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_12_1"/></StgValue>
</operation>

<operation id="2854" st_id="181" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="602">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1306" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:717  %INPUT_BUNDLE_load_12_2 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_122, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_12_2"/></StgValue>
</operation>

<operation id="2855" st_id="181" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="602">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1313" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:724  %INPUT_BUNDLE_load_12_3 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_123, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_12_3"/></StgValue>
</operation>
</state>

<state id="182" st_id="182">

<operation id="2856" st_id="182" stage="3" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="603">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="702" bw="1" op_0_bw="1" op_1_bw="8">
<![CDATA[
.preheader.0.preheader:113  %OUTPUT_BUNDLE_addr_8_2 = call i1 @_ssdm_op_WriteResp.m_axi.i8P(i8* %OUTPUT_BUNDLE_addr_8)

]]></Node>
<StgValue><ssdm name="OUTPUT_BUNDLE_addr_8_2"/></StgValue>
</operation>

<operation id="2857" st_id="182" stage="3" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="603">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="789" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.0.preheader:200  %tmp_38_1_mid1 = call double @llvm.sqrt.f64(double %tmp_37_1_mid1)

]]></Node>
<StgValue><ssdm name="tmp_38_1_mid1"/></StgValue>
</operation>

<operation id="2858" st_id="182" stage="10" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="603">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="886" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.0.preheader:297  %tmp_38_2_mid1 = call double @llvm.sqrt.f64(double %tmp_37_2_mid1)

]]></Node>
<StgValue><ssdm name="tmp_38_2_mid1"/></StgValue>
</operation>

<operation id="2859" st_id="182" stage="18" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="603">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="983" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.0.preheader:394  %tmp_38_3_mid1 = call double @llvm.sqrt.f64(double %tmp_37_3_mid1)

]]></Node>
<StgValue><ssdm name="tmp_38_3_mid1"/></StgValue>
</operation>

<operation id="2860" st_id="182" stage="26" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="603">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1080" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.0.preheader:491  %tmp_38_4_mid1 = call double @llvm.sqrt.f64(double %tmp_37_4_mid1)

]]></Node>
<StgValue><ssdm name="tmp_38_4_mid1"/></StgValue>
</operation>

<operation id="2861" st_id="182" stage="4" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="603">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1176" bw="64" op_0_bw="32">
<![CDATA[
.preheader.0.preheader:587  %tmp_37_5_mid1 = uitofp i32 %tmp_37_5_mid to double

]]></Node>
<StgValue><ssdm name="tmp_37_5_mid1"/></StgValue>
</operation>

<operation id="2862" st_id="182" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="603">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1234" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.0.preheader:645  %INPUT_BUNDLE_addr_11_8 = call i8 @_ssdm_op_Read.m_axi.i8P(i8* %INPUT_BUNDLE_addr_117)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_addr_11_8"/></StgValue>
</operation>

<operation id="2863" st_id="182" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="603">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1248" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:659  %INPUT_BUNDLE_load_11_8 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_118, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_11_8"/></StgValue>
</operation>

<operation id="2864" st_id="182" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="603">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1256" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:667  %INPUT_BUNDLE_load_11_9 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_119, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_11_9"/></StgValue>
</operation>

<operation id="2865" st_id="182" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="603">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1292" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:703  %INPUT_BUNDLE_load_12 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_120, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_12"/></StgValue>
</operation>

<operation id="2866" st_id="182" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="603">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1298" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:709  %INPUT_BUNDLE_load_12_1 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_121, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_12_1"/></StgValue>
</operation>

<operation id="2867" st_id="182" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="603">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1306" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:717  %INPUT_BUNDLE_load_12_2 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_122, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_12_2"/></StgValue>
</operation>

<operation id="2868" st_id="182" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="603">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1313" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:724  %INPUT_BUNDLE_load_12_3 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_123, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_12_3"/></StgValue>
</operation>

<operation id="2869" st_id="182" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="603">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1322" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:733  %INPUT_BUNDLE_load_12_4 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_124, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_12_4"/></StgValue>
</operation>
</state>

<state id="183" st_id="183">

<operation id="2870" st_id="183" stage="2" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="604">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="702" bw="1" op_0_bw="1" op_1_bw="8">
<![CDATA[
.preheader.0.preheader:113  %OUTPUT_BUNDLE_addr_8_2 = call i1 @_ssdm_op_WriteResp.m_axi.i8P(i8* %OUTPUT_BUNDLE_addr_8)

]]></Node>
<StgValue><ssdm name="OUTPUT_BUNDLE_addr_8_2"/></StgValue>
</operation>

<operation id="2871" st_id="183" stage="2" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="604">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="789" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.0.preheader:200  %tmp_38_1_mid1 = call double @llvm.sqrt.f64(double %tmp_37_1_mid1)

]]></Node>
<StgValue><ssdm name="tmp_38_1_mid1"/></StgValue>
</operation>

<operation id="2872" st_id="183" stage="9" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="604">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="886" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.0.preheader:297  %tmp_38_2_mid1 = call double @llvm.sqrt.f64(double %tmp_37_2_mid1)

]]></Node>
<StgValue><ssdm name="tmp_38_2_mid1"/></StgValue>
</operation>

<operation id="2873" st_id="183" stage="17" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="604">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="983" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.0.preheader:394  %tmp_38_3_mid1 = call double @llvm.sqrt.f64(double %tmp_37_3_mid1)

]]></Node>
<StgValue><ssdm name="tmp_38_3_mid1"/></StgValue>
</operation>

<operation id="2874" st_id="183" stage="25" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="604">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1080" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.0.preheader:491  %tmp_38_4_mid1 = call double @llvm.sqrt.f64(double %tmp_37_4_mid1)

]]></Node>
<StgValue><ssdm name="tmp_38_4_mid1"/></StgValue>
</operation>

<operation id="2875" st_id="183" stage="3" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="604">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1176" bw="64" op_0_bw="32">
<![CDATA[
.preheader.0.preheader:587  %tmp_37_5_mid1 = uitofp i32 %tmp_37_5_mid to double

]]></Node>
<StgValue><ssdm name="tmp_37_5_mid1"/></StgValue>
</operation>

<operation id="2876" st_id="183" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="604">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1219" bw="11" op_0_bw="8">
<![CDATA[
.preheader.0.preheader:630  %tmp_14_6_mid1 = zext i8 %INPUT_BUNDLE_addr_11_6 to i11

]]></Node>
<StgValue><ssdm name="tmp_14_6_mid1"/></StgValue>
</operation>

<operation id="2877" st_id="183" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="604">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1220" bw="10" op_0_bw="8">
<![CDATA[
.preheader.0.preheader:631  %tmp_14_6_cast_mid1 = zext i8 %INPUT_BUNDLE_addr_11_6 to i10

]]></Node>
<StgValue><ssdm name="tmp_14_6_cast_mid1"/></StgValue>
</operation>

<operation id="2878" st_id="183" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="604">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1227" bw="9" op_0_bw="9" op_1_bw="8" op_2_bw="1">
<![CDATA[
.preheader.0.preheader:638  %tmp_18_6_mid1 = call i9 @_ssdm_op_BitConcatenate.i9.i8.i1(i8 %INPUT_BUNDLE_addr_11_7, i1 false)

]]></Node>
<StgValue><ssdm name="tmp_18_6_mid1"/></StgValue>
</operation>

<operation id="2879" st_id="183" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="604">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1228" bw="11" op_0_bw="9">
<![CDATA[
.preheader.0.preheader:639  %tmp_18_6_cast_mid1 = zext i9 %tmp_18_6_mid1 to i11

]]></Node>
<StgValue><ssdm name="tmp_18_6_cast_mid1"/></StgValue>
</operation>

<operation id="2880" st_id="183" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="604">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1235" bw="11" op_0_bw="8">
<![CDATA[
.preheader.0.preheader:646  %tmp_20_6_mid1 = zext i8 %INPUT_BUNDLE_addr_11_8 to i11

]]></Node>
<StgValue><ssdm name="tmp_20_6_mid1"/></StgValue>
</operation>

<operation id="2881" st_id="183" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="604">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1236" bw="10" op_0_bw="8">
<![CDATA[
.preheader.0.preheader:647  %tmp_20_6_cast_mid1 = zext i8 %INPUT_BUNDLE_addr_11_8 to i10

]]></Node>
<StgValue><ssdm name="tmp_20_6_cast_mid1"/></StgValue>
</operation>

<operation id="2882" st_id="183" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="604">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1240" bw="11" op_0_bw="10">
<![CDATA[
.preheader.0.preheader:651  %sum1_6_cast_mid1 = zext i10 %sum1_6_mid1 to i11

]]></Node>
<StgValue><ssdm name="sum1_6_cast_mid1"/></StgValue>
</operation>

<operation id="2883" st_id="183" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="604">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1241" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader.0.preheader:652  %tmp_21_6_mid1 = sub i11 %tmp_14_6_mid1, %sum1_6_cast_mid1

]]></Node>
<StgValue><ssdm name="tmp_21_6_mid1"/></StgValue>
</operation>

<operation id="2884" st_id="183" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="604">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1242" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader.0.preheader:653  %tmp14_mid1 = add i11 %tmp_20_6_mid1, %tmp_21_6_mid1

]]></Node>
<StgValue><ssdm name="tmp14_mid1"/></StgValue>
</operation>

<operation id="2885" st_id="183" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="604">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1243" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader.0.preheader:654  %convulution_horizont_14 = add i11 %tmp_18_6_cast_mid1, %tmp14_mid1

]]></Node>
<StgValue><ssdm name="convulution_horizont_14"/></StgValue>
</operation>

<operation id="2886" st_id="183" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="604">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1249" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.0.preheader:660  %INPUT_BUNDLE_addr_11_9 = call i8 @_ssdm_op_Read.m_axi.i8P(i8* %INPUT_BUNDLE_addr_118)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_addr_11_9"/></StgValue>
</operation>

<operation id="2887" st_id="183" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="604">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1256" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:667  %INPUT_BUNDLE_load_11_9 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_119, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_11_9"/></StgValue>
</operation>

<operation id="2888" st_id="183" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="604">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1261" bw="10" op_0_bw="9">
<![CDATA[
.preheader.0.preheader:672  %sum5_neg_6_cast_mid1 = sext i9 %sum5_neg_6_mid1 to i10

]]></Node>
<StgValue><ssdm name="sum5_neg_6_cast_mid1"/></StgValue>
</operation>

<operation id="2889" st_id="183" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="604">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1262" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader.0.preheader:673  %sum6_neg_6_mid1 = add i10 %tmp_14_6_cast_mid1, %sum5_neg_6_cast_mid1

]]></Node>
<StgValue><ssdm name="sum6_neg_6_mid1"/></StgValue>
</operation>

<operation id="2890" st_id="183" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="604">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1263" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader.0.preheader:674  %tmp_31_6_mid1 = sub i10 %sum6_neg_6_mid1, %tmp_20_6_cast_mid1

]]></Node>
<StgValue><ssdm name="tmp_31_6_mid1"/></StgValue>
</operation>

<operation id="2891" st_id="183" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="604">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1292" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:703  %INPUT_BUNDLE_load_12 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_120, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_12"/></StgValue>
</operation>

<operation id="2892" st_id="183" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="604">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1298" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:709  %INPUT_BUNDLE_load_12_1 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_121, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_12_1"/></StgValue>
</operation>

<operation id="2893" st_id="183" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="604">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1306" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:717  %INPUT_BUNDLE_load_12_2 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_122, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_12_2"/></StgValue>
</operation>

<operation id="2894" st_id="183" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="604">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1313" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:724  %INPUT_BUNDLE_load_12_3 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_123, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_12_3"/></StgValue>
</operation>

<operation id="2895" st_id="183" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="604">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1322" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:733  %INPUT_BUNDLE_load_12_4 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_124, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_12_4"/></StgValue>
</operation>

<operation id="2896" st_id="183" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="604">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1330" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:741  %INPUT_BUNDLE_load_12_5 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_125, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_12_5"/></StgValue>
</operation>
</state>

<state id="184" st_id="184">

<operation id="2897" st_id="184" stage="1" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="605">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="702" bw="1" op_0_bw="1" op_1_bw="8">
<![CDATA[
.preheader.0.preheader:113  %OUTPUT_BUNDLE_addr_8_2 = call i1 @_ssdm_op_WriteResp.m_axi.i8P(i8* %OUTPUT_BUNDLE_addr_8)

]]></Node>
<StgValue><ssdm name="OUTPUT_BUNDLE_addr_8_2"/></StgValue>
</operation>

<operation id="2898" st_id="184" stage="1" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="605">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="789" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.0.preheader:200  %tmp_38_1_mid1 = call double @llvm.sqrt.f64(double %tmp_37_1_mid1)

]]></Node>
<StgValue><ssdm name="tmp_38_1_mid1"/></StgValue>
</operation>

<operation id="2899" st_id="184" stage="8" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="605">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="886" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.0.preheader:297  %tmp_38_2_mid1 = call double @llvm.sqrt.f64(double %tmp_37_2_mid1)

]]></Node>
<StgValue><ssdm name="tmp_38_2_mid1"/></StgValue>
</operation>

<operation id="2900" st_id="184" stage="16" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="605">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="983" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.0.preheader:394  %tmp_38_3_mid1 = call double @llvm.sqrt.f64(double %tmp_37_3_mid1)

]]></Node>
<StgValue><ssdm name="tmp_38_3_mid1"/></StgValue>
</operation>

<operation id="2901" st_id="184" stage="24" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="605">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1080" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.0.preheader:491  %tmp_38_4_mid1 = call double @llvm.sqrt.f64(double %tmp_37_4_mid1)

]]></Node>
<StgValue><ssdm name="tmp_38_4_mid1"/></StgValue>
</operation>

<operation id="2902" st_id="184" stage="2" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="605">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1176" bw="64" op_0_bw="32">
<![CDATA[
.preheader.0.preheader:587  %tmp_37_5_mid1 = uitofp i32 %tmp_37_5_mid to double

]]></Node>
<StgValue><ssdm name="tmp_37_5_mid1"/></StgValue>
</operation>

<operation id="2903" st_id="184" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="605">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1257" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.0.preheader:668  %INPUT_BUNDLE_addr_11_10 = call i8 @_ssdm_op_Read.m_axi.i8P(i8* %INPUT_BUNDLE_addr_119)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_addr_11_10"/></StgValue>
</operation>

<operation id="2904" st_id="184" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="605">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1292" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:703  %INPUT_BUNDLE_load_12 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_120, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_12"/></StgValue>
</operation>

<operation id="2905" st_id="184" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="605">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1298" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:709  %INPUT_BUNDLE_load_12_1 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_121, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_12_1"/></StgValue>
</operation>

<operation id="2906" st_id="184" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="605">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1306" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:717  %INPUT_BUNDLE_load_12_2 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_122, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_12_2"/></StgValue>
</operation>

<operation id="2907" st_id="184" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="605">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1313" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:724  %INPUT_BUNDLE_load_12_3 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_123, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_12_3"/></StgValue>
</operation>

<operation id="2908" st_id="184" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="605">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1322" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:733  %INPUT_BUNDLE_load_12_4 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_124, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_12_4"/></StgValue>
</operation>

<operation id="2909" st_id="184" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="605">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1330" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:741  %INPUT_BUNDLE_load_12_5 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_125, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_12_5"/></StgValue>
</operation>

<operation id="2910" st_id="184" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="605">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1345" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:756  %INPUT_BUNDLE_load_12_6 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_126, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_12_6"/></StgValue>
</operation>
</state>

<state id="185" st_id="185">

<operation id="2911" st_id="185" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="606">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="790" bw="16" op_0_bw="16" op_1_bw="64">
<![CDATA[
.preheader.0.preheader:201  %tmp_39_1_mid1 = call fastcc i16 @__hls_fptoui_double_(double %tmp_38_1_mid1)

]]></Node>
<StgValue><ssdm name="tmp_39_1_mid1"/></StgValue>
</operation>

<operation id="2912" st_id="185" stage="7" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="606">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="886" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.0.preheader:297  %tmp_38_2_mid1 = call double @llvm.sqrt.f64(double %tmp_37_2_mid1)

]]></Node>
<StgValue><ssdm name="tmp_38_2_mid1"/></StgValue>
</operation>

<operation id="2913" st_id="185" stage="15" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="606">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="983" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.0.preheader:394  %tmp_38_3_mid1 = call double @llvm.sqrt.f64(double %tmp_37_3_mid1)

]]></Node>
<StgValue><ssdm name="tmp_38_3_mid1"/></StgValue>
</operation>

<operation id="2914" st_id="185" stage="23" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="606">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1080" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.0.preheader:491  %tmp_38_4_mid1 = call double @llvm.sqrt.f64(double %tmp_37_4_mid1)

]]></Node>
<StgValue><ssdm name="tmp_38_4_mid1"/></StgValue>
</operation>

<operation id="2915" st_id="185" stage="1" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="606">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1176" bw="64" op_0_bw="32">
<![CDATA[
.preheader.0.preheader:587  %tmp_37_5_mid1 = uitofp i32 %tmp_37_5_mid to double

]]></Node>
<StgValue><ssdm name="tmp_37_5_mid1"/></StgValue>
</operation>

<operation id="2916" st_id="185" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="606">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1250" bw="9" op_0_bw="9" op_1_bw="8" op_2_bw="1">
<![CDATA[
.preheader.0.preheader:661  %tmp_26_6_mid1 = call i9 @_ssdm_op_BitConcatenate.i9.i8.i1(i8 %INPUT_BUNDLE_addr_11_9, i1 false)

]]></Node>
<StgValue><ssdm name="tmp_26_6_mid1"/></StgValue>
</operation>

<operation id="2917" st_id="185" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="606">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1251" bw="11" op_0_bw="9">
<![CDATA[
.preheader.0.preheader:662  %tmp_26_6_cast_mid1 = zext i9 %tmp_26_6_mid1 to i11

]]></Node>
<StgValue><ssdm name="tmp_26_6_cast_mid1"/></StgValue>
</operation>

<operation id="2918" st_id="185" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="606">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1258" bw="9" op_0_bw="9" op_1_bw="8" op_2_bw="1">
<![CDATA[
.preheader.0.preheader:669  %tmp_30_6_mid1 = call i9 @_ssdm_op_BitConcatenate.i9.i8.i1(i8 %INPUT_BUNDLE_addr_11_10, i1 false)

]]></Node>
<StgValue><ssdm name="tmp_30_6_mid1"/></StgValue>
</operation>

<operation id="2919" st_id="185" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="606">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1259" bw="11" op_0_bw="9">
<![CDATA[
.preheader.0.preheader:670  %tmp_30_6_cast_mid1 = zext i9 %tmp_30_6_mid1 to i11

]]></Node>
<StgValue><ssdm name="tmp_30_6_cast_mid1"/></StgValue>
</operation>

<operation id="2920" st_id="185" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="606">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1264" bw="11" op_0_bw="10">
<![CDATA[
.preheader.0.preheader:675  %tmp_31_6_cast_mid1 = sext i10 %tmp_31_6_mid1 to i11

]]></Node>
<StgValue><ssdm name="tmp_31_6_cast_mid1"/></StgValue>
</operation>

<operation id="2921" st_id="185" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="606">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1265" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader.0.preheader:676  %tmp_32_6_mid1 = sub i11 %tmp_31_6_cast_mid1, %tmp_26_6_cast_mid1

]]></Node>
<StgValue><ssdm name="tmp_32_6_mid1"/></StgValue>
</operation>

<operation id="2922" st_id="185" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="606">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1266" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader.0.preheader:677  %convulution_vertical_31 = add i11 %tmp_32_6_mid1, %tmp_30_6_cast_mid1

]]></Node>
<StgValue><ssdm name="convulution_vertical_31"/></StgValue>
</operation>

<operation id="2923" st_id="185" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="606">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1293" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.0.preheader:704  %INPUT_BUNDLE_addr_12_1 = call i8 @_ssdm_op_Read.m_axi.i8P(i8* %INPUT_BUNDLE_addr_120)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_addr_12_1"/></StgValue>
</operation>

<operation id="2924" st_id="185" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="606">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1298" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:709  %INPUT_BUNDLE_load_12_1 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_121, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_12_1"/></StgValue>
</operation>

<operation id="2925" st_id="185" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="606">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1306" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:717  %INPUT_BUNDLE_load_12_2 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_122, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_12_2"/></StgValue>
</operation>

<operation id="2926" st_id="185" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="606">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1313" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:724  %INPUT_BUNDLE_load_12_3 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_123, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_12_3"/></StgValue>
</operation>

<operation id="2927" st_id="185" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="606">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1322" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:733  %INPUT_BUNDLE_load_12_4 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_124, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_12_4"/></StgValue>
</operation>

<operation id="2928" st_id="185" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="606">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1330" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:741  %INPUT_BUNDLE_load_12_5 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_125, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_12_5"/></StgValue>
</operation>

<operation id="2929" st_id="185" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="606">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1345" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:756  %INPUT_BUNDLE_load_12_6 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_126, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_12_6"/></StgValue>
</operation>

<operation id="2930" st_id="185" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="606">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1353" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:764  %INPUT_BUNDLE_load_12_7 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_127, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_12_7"/></StgValue>
</operation>

<operation id="2931" st_id="185" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="606">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1390" bw="20" op_0_bw="20" op_1_bw="10" op_2_bw="10">
<![CDATA[
.preheader.0.preheader:801  %tmp_47 = call i20 @_ssdm_op_BitConcatenate.i20.i10.i10(i10 %j_mid2, i10 %i_1_7_mid2)

]]></Node>
<StgValue><ssdm name="tmp_47"/></StgValue>
</operation>

<operation id="2932" st_id="185" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="606">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1391" bw="32" op_0_bw="20">
<![CDATA[
.preheader.0.preheader:802  %tmp_6_8 = zext i20 %tmp_47 to i32

]]></Node>
<StgValue><ssdm name="tmp_6_8"/></StgValue>
</operation>

<operation id="2933" st_id="185" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="606">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1392" bw="21" op_0_bw="20">
<![CDATA[
.preheader.0.preheader:803  %tmp_6_8_cast = zext i20 %tmp_47 to i21

]]></Node>
<StgValue><ssdm name="tmp_6_8_cast"/></StgValue>
</operation>

<operation id="2934" st_id="185" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="606">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1393" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
.preheader.0.preheader:804  %sum2_8 = add i21 -1025, %tmp_6_8_cast

]]></Node>
<StgValue><ssdm name="sum2_8"/></StgValue>
</operation>

<operation id="2935" st_id="185" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="606">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1394" bw="32" op_0_bw="21">
<![CDATA[
.preheader.0.preheader:805  %sum2_8_cast = sext i21 %sum2_8 to i32

]]></Node>
<StgValue><ssdm name="sum2_8_cast"/></StgValue>
</operation>

<operation id="2936" st_id="185" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="606">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1395" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.0.preheader:806  %input2_sum128 = add i32 %sum2_8_cast, %input1006_phi

]]></Node>
<StgValue><ssdm name="input2_sum128"/></StgValue>
</operation>

<operation id="2937" st_id="185" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="606">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1396" bw="8" op_0_bw="8" op_1_bw="32">
<![CDATA[
.preheader.0.preheader:807  %INPUT_BUNDLE_addr_128 = getelementptr i8* %INPUT_BUNDLE, i32 %input2_sum128

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_addr_128"/></StgValue>
</operation>

<operation id="2938" st_id="185" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="606">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1482" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.0.preheader:893  %output4_sum16 = add i32 %tmp_6_8, %output1007_phi

]]></Node>
<StgValue><ssdm name="output4_sum16"/></StgValue>
</operation>

<operation id="2939" st_id="185" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="606">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1483" bw="8" op_0_bw="8" op_1_bw="32">
<![CDATA[
.preheader.0.preheader:894  %OUTPUT_BUNDLE_addr_16 = getelementptr i8* %OUTPUT_BUNDLE, i32 %output4_sum16

]]></Node>
<StgValue><ssdm name="OUTPUT_BUNDLE_addr_16"/></StgValue>
</operation>
</state>

<state id="186" st_id="186">

<operation id="2940" st_id="186" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="607">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="790" bw="16" op_0_bw="16" op_1_bw="64">
<![CDATA[
.preheader.0.preheader:201  %tmp_39_1_mid1 = call fastcc i16 @__hls_fptoui_double_(double %tmp_38_1_mid1)

]]></Node>
<StgValue><ssdm name="tmp_39_1_mid1"/></StgValue>
</operation>

<operation id="2941" st_id="186" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="607">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="791" bw="2" op_0_bw="2" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.0.preheader:202  %tmp_160 = call i2 @_ssdm_op_PartSelect.i2.i16.i32.i32(i16 %tmp_39_1_mid1, i32 8, i32 9)

]]></Node>
<StgValue><ssdm name="tmp_160"/></StgValue>
</operation>

<operation id="2942" st_id="186" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="607">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="792" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader.0.preheader:203  %icmp9 = icmp ne i2 %tmp_160, 0

]]></Node>
<StgValue><ssdm name="icmp9"/></StgValue>
</operation>

<operation id="2943" st_id="186" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="607">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="793" bw="8" op_0_bw="16">
<![CDATA[
.preheader.0.preheader:204  %tmp_161 = trunc i16 %tmp_39_1_mid1 to i8

]]></Node>
<StgValue><ssdm name="tmp_161"/></StgValue>
</operation>

<operation id="2944" st_id="186" stage="6" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="607">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="886" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.0.preheader:297  %tmp_38_2_mid1 = call double @llvm.sqrt.f64(double %tmp_37_2_mid1)

]]></Node>
<StgValue><ssdm name="tmp_38_2_mid1"/></StgValue>
</operation>

<operation id="2945" st_id="186" stage="14" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="607">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="983" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.0.preheader:394  %tmp_38_3_mid1 = call double @llvm.sqrt.f64(double %tmp_37_3_mid1)

]]></Node>
<StgValue><ssdm name="tmp_38_3_mid1"/></StgValue>
</operation>

<operation id="2946" st_id="186" stage="22" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="607">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1080" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.0.preheader:491  %tmp_38_4_mid1 = call double @llvm.sqrt.f64(double %tmp_37_4_mid1)

]]></Node>
<StgValue><ssdm name="tmp_38_4_mid1"/></StgValue>
</operation>

<operation id="2947" st_id="186" stage="31" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="607">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1177" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.0.preheader:588  %tmp_38_5_mid1 = call double @llvm.sqrt.f64(double %tmp_37_5_mid1)

]]></Node>
<StgValue><ssdm name="tmp_38_5_mid1"/></StgValue>
</operation>

<operation id="2948" st_id="186" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="607">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1269" bw="20" op_0_bw="11">
<![CDATA[
.preheader.0.preheader:680  %tmp_35_6_mid1 = sext i11 %convulution_vertical_31 to i20

]]></Node>
<StgValue><ssdm name="tmp_35_6_mid1"/></StgValue>
</operation>

<operation id="2949" st_id="186" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="607">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1270" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.preheader.0.preheader:681  %tmp_36_6_mid1 = mul i20 %tmp_35_6_mid1, %tmp_35_6_mid1

]]></Node>
<StgValue><ssdm name="tmp_36_6_mid1"/></StgValue>
</operation>

<operation id="2950" st_id="186" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="607">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1299" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.0.preheader:710  %INPUT_BUNDLE_addr_12_2 = call i8 @_ssdm_op_Read.m_axi.i8P(i8* %INPUT_BUNDLE_addr_121)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_addr_12_2"/></StgValue>
</operation>

<operation id="2951" st_id="186" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="607">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1306" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:717  %INPUT_BUNDLE_load_12_2 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_122, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_12_2"/></StgValue>
</operation>

<operation id="2952" st_id="186" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="607">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1313" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:724  %INPUT_BUNDLE_load_12_3 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_123, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_12_3"/></StgValue>
</operation>

<operation id="2953" st_id="186" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="607">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1322" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:733  %INPUT_BUNDLE_load_12_4 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_124, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_12_4"/></StgValue>
</operation>

<operation id="2954" st_id="186" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="607">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1330" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:741  %INPUT_BUNDLE_load_12_5 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_125, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_12_5"/></StgValue>
</operation>

<operation id="2955" st_id="186" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="607">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1345" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:756  %INPUT_BUNDLE_load_12_6 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_126, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_12_6"/></StgValue>
</operation>

<operation id="2956" st_id="186" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="607">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1353" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:764  %INPUT_BUNDLE_load_12_7 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_127, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_12_7"/></StgValue>
</operation>

<operation id="2957" st_id="186" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="607">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1389" bw="20" op_0_bw="10">
<![CDATA[
.preheader.0.preheader:800  %tmp_3_8_cast = zext i10 %i_1_7_mid2 to i20

]]></Node>
<StgValue><ssdm name="tmp_3_8_cast"/></StgValue>
</operation>

<operation id="2958" st_id="186" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="607">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1397" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:808  %INPUT_BUNDLE_load_12_8 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_128, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_12_8"/></StgValue>
</operation>

<operation id="2959" st_id="186" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="607">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1400" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.preheader.0.preheader:811  %sum4_8 = add i20 %tmp_9_mid2, %tmp_3_8_cast

]]></Node>
<StgValue><ssdm name="sum4_8"/></StgValue>
</operation>

<operation id="2960" st_id="186" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="607">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1401" bw="32" op_0_bw="20">
<![CDATA[
.preheader.0.preheader:812  %sum4_8_cast = zext i20 %sum4_8 to i32

]]></Node>
<StgValue><ssdm name="sum4_8_cast"/></StgValue>
</operation>

<operation id="2961" st_id="186" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="607">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1402" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.0.preheader:813  %input2_sum129 = add i32 %sum4_8_cast, %input1006_phi

]]></Node>
<StgValue><ssdm name="input2_sum129"/></StgValue>
</operation>

<operation id="2962" st_id="186" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="607">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1403" bw="8" op_0_bw="8" op_1_bw="32">
<![CDATA[
.preheader.0.preheader:814  %INPUT_BUNDLE_addr_129 = getelementptr i8* %INPUT_BUNDLE, i32 %input2_sum129

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_addr_129"/></StgValue>
</operation>
</state>

<state id="187" st_id="187">

<operation id="2963" st_id="187" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="608">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="794" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader.0.preheader:205  %tmp_42_1_mid1 = select i1 %icmp9, i8 -1, i8 %tmp_161

]]></Node>
<StgValue><ssdm name="tmp_42_1_mid1"/></StgValue>
</operation>

<operation id="2964" st_id="187" stage="5" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="608">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="886" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.0.preheader:297  %tmp_38_2_mid1 = call double @llvm.sqrt.f64(double %tmp_37_2_mid1)

]]></Node>
<StgValue><ssdm name="tmp_38_2_mid1"/></StgValue>
</operation>

<operation id="2965" st_id="187" stage="13" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="608">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="983" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.0.preheader:394  %tmp_38_3_mid1 = call double @llvm.sqrt.f64(double %tmp_37_3_mid1)

]]></Node>
<StgValue><ssdm name="tmp_38_3_mid1"/></StgValue>
</operation>

<operation id="2966" st_id="187" stage="21" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="608">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1080" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.0.preheader:491  %tmp_38_4_mid1 = call double @llvm.sqrt.f64(double %tmp_37_4_mid1)

]]></Node>
<StgValue><ssdm name="tmp_38_4_mid1"/></StgValue>
</operation>

<operation id="2967" st_id="187" stage="30" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="608">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1177" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.0.preheader:588  %tmp_38_5_mid1 = call double @llvm.sqrt.f64(double %tmp_37_5_mid1)

]]></Node>
<StgValue><ssdm name="tmp_38_5_mid1"/></StgValue>
</operation>

<operation id="2968" st_id="187" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="608">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1267" bw="20" op_0_bw="11">
<![CDATA[
.preheader.0.preheader:678  %tmp_33_6_mid1 = sext i11 %convulution_horizont_14 to i20

]]></Node>
<StgValue><ssdm name="tmp_33_6_mid1"/></StgValue>
</operation>

<operation id="2969" st_id="187" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="608">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1268" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.preheader.0.preheader:679  %tmp_34_6_mid1 = mul i20 %tmp_33_6_mid1, %tmp_33_6_mid1

]]></Node>
<StgValue><ssdm name="tmp_34_6_mid1"/></StgValue>
</operation>

<operation id="2970" st_id="187" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="608">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1271" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.preheader.0.preheader:682  %p_6_mid1 = add i20 %tmp_36_6_mid1, %tmp_34_6_mid1

]]></Node>
<StgValue><ssdm name="p_6_mid1"/></StgValue>
</operation>

<operation id="2971" st_id="187" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="608">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1307" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.0.preheader:718  %INPUT_BUNDLE_addr_12_3 = call i8 @_ssdm_op_Read.m_axi.i8P(i8* %INPUT_BUNDLE_addr_122)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_addr_12_3"/></StgValue>
</operation>

<operation id="2972" st_id="187" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="608">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1313" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:724  %INPUT_BUNDLE_load_12_3 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_123, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_12_3"/></StgValue>
</operation>

<operation id="2973" st_id="187" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="608">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1322" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:733  %INPUT_BUNDLE_load_12_4 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_124, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_12_4"/></StgValue>
</operation>

<operation id="2974" st_id="187" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="608">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1330" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:741  %INPUT_BUNDLE_load_12_5 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_125, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_12_5"/></StgValue>
</operation>

<operation id="2975" st_id="187" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="608">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1345" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:756  %INPUT_BUNDLE_load_12_6 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_126, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_12_6"/></StgValue>
</operation>

<operation id="2976" st_id="187" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="608">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1353" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:764  %INPUT_BUNDLE_load_12_7 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_127, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_12_7"/></StgValue>
</operation>

<operation id="2977" st_id="187" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="608">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1397" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:808  %INPUT_BUNDLE_load_12_8 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_128, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_12_8"/></StgValue>
</operation>

<operation id="2978" st_id="187" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="608">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1404" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:815  %INPUT_BUNDLE_load_12_9 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_129, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_12_9"/></StgValue>
</operation>

<operation id="2979" st_id="187" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="608">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1408" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
.preheader.0.preheader:819  %sum6_8 = add i21 1023, %tmp_6_8_cast

]]></Node>
<StgValue><ssdm name="sum6_8"/></StgValue>
</operation>

<operation id="2980" st_id="187" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="608">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1409" bw="32" op_0_bw="21">
<![CDATA[
.preheader.0.preheader:820  %sum6_8_cast = zext i21 %sum6_8 to i32

]]></Node>
<StgValue><ssdm name="sum6_8_cast"/></StgValue>
</operation>

<operation id="2981" st_id="187" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="608">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1410" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.0.preheader:821  %input2_sum130 = add i32 %sum6_8_cast, %input1006_phi

]]></Node>
<StgValue><ssdm name="input2_sum130"/></StgValue>
</operation>

<operation id="2982" st_id="187" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="608">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1411" bw="8" op_0_bw="8" op_1_bw="32">
<![CDATA[
.preheader.0.preheader:822  %INPUT_BUNDLE_addr_130 = getelementptr i8* %INPUT_BUNDLE, i32 %input2_sum130

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_addr_130"/></StgValue>
</operation>

<operation id="2983" st_id="187" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="608">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1415" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
.preheader.0.preheader:826  %sum8_8 = add i21 -1023, %tmp_6_8_cast

]]></Node>
<StgValue><ssdm name="sum8_8"/></StgValue>
</operation>

<operation id="2984" st_id="187" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="608">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1416" bw="32" op_0_bw="21">
<![CDATA[
.preheader.0.preheader:827  %sum8_8_cast = sext i21 %sum8_8 to i32

]]></Node>
<StgValue><ssdm name="sum8_8_cast"/></StgValue>
</operation>

<operation id="2985" st_id="187" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="608">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1417" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.0.preheader:828  %input2_sum131 = add i32 %sum8_8_cast, %input1006_phi

]]></Node>
<StgValue><ssdm name="input2_sum131"/></StgValue>
</operation>

<operation id="2986" st_id="187" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="608">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1418" bw="8" op_0_bw="8" op_1_bw="32">
<![CDATA[
.preheader.0.preheader:829  %INPUT_BUNDLE_addr_131 = getelementptr i8* %INPUT_BUNDLE, i32 %input2_sum131

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_addr_131"/></StgValue>
</operation>

<operation id="2987" st_id="187" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="608">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1431" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
.preheader.0.preheader:842  %sum12_8 = add i21 1025, %tmp_6_8_cast

]]></Node>
<StgValue><ssdm name="sum12_8"/></StgValue>
</operation>

<operation id="2988" st_id="187" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="608">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1432" bw="32" op_0_bw="21">
<![CDATA[
.preheader.0.preheader:843  %sum12_8_cast = zext i21 %sum12_8 to i32

]]></Node>
<StgValue><ssdm name="sum12_8_cast"/></StgValue>
</operation>

<operation id="2989" st_id="187" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="608">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1433" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.0.preheader:844  %input2_sum133 = add i32 %sum12_8_cast, %input1006_phi

]]></Node>
<StgValue><ssdm name="input2_sum133"/></StgValue>
</operation>

<operation id="2990" st_id="187" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="608">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1434" bw="8" op_0_bw="8" op_1_bw="32">
<![CDATA[
.preheader.0.preheader:845  %INPUT_BUNDLE_addr_133 = getelementptr i8* %INPUT_BUNDLE, i32 %input2_sum133

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_addr_133"/></StgValue>
</operation>
</state>

<state id="188" st_id="188">

<operation id="2991" st_id="188" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="609">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="798" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8" op_3_bw="1">
<![CDATA[
.preheader.0.preheader:209  call void @_ssdm_op_Write.m_axi.i8P(i8* %OUTPUT_BUNDLE_addr_9, i8 %tmp_42_1_mid1, i1 true)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2992" st_id="188" stage="4" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="609">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="886" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.0.preheader:297  %tmp_38_2_mid1 = call double @llvm.sqrt.f64(double %tmp_37_2_mid1)

]]></Node>
<StgValue><ssdm name="tmp_38_2_mid1"/></StgValue>
</operation>

<operation id="2993" st_id="188" stage="12" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="609">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="983" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.0.preheader:394  %tmp_38_3_mid1 = call double @llvm.sqrt.f64(double %tmp_37_3_mid1)

]]></Node>
<StgValue><ssdm name="tmp_38_3_mid1"/></StgValue>
</operation>

<operation id="2994" st_id="188" stage="20" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="609">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1080" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.0.preheader:491  %tmp_38_4_mid1 = call double @llvm.sqrt.f64(double %tmp_37_4_mid1)

]]></Node>
<StgValue><ssdm name="tmp_38_4_mid1"/></StgValue>
</operation>

<operation id="2995" st_id="188" stage="29" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="609">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1177" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.0.preheader:588  %tmp_38_5_mid1 = call double @llvm.sqrt.f64(double %tmp_37_5_mid1)

]]></Node>
<StgValue><ssdm name="tmp_38_5_mid1"/></StgValue>
</operation>

<operation id="2996" st_id="188" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="609">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1272" bw="32" op_0_bw="20">
<![CDATA[
.preheader.0.preheader:683  %tmp_37_6_mid = zext i20 %p_6_mid1 to i32

]]></Node>
<StgValue><ssdm name="tmp_37_6_mid"/></StgValue>
</operation>

<operation id="2997" st_id="188" stage="6" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="609">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1273" bw="64" op_0_bw="32">
<![CDATA[
.preheader.0.preheader:684  %tmp_37_6_mid1 = uitofp i32 %tmp_37_6_mid to double

]]></Node>
<StgValue><ssdm name="tmp_37_6_mid1"/></StgValue>
</operation>

<operation id="2998" st_id="188" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="609">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1294" bw="9" op_0_bw="8">
<![CDATA[
.preheader.0.preheader:705  %tmp_8_7_cast_mid1 = zext i8 %INPUT_BUNDLE_addr_12_1 to i9

]]></Node>
<StgValue><ssdm name="tmp_8_7_cast_mid1"/></StgValue>
</operation>

<operation id="2999" st_id="188" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="609">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1300" bw="9" op_0_bw="9" op_1_bw="8" op_2_bw="1">
<![CDATA[
.preheader.0.preheader:711  %tmp_10_7_mid1 = call i9 @_ssdm_op_BitConcatenate.i9.i8.i1(i8 %INPUT_BUNDLE_addr_12_2, i1 false)

]]></Node>
<StgValue><ssdm name="tmp_10_7_mid1"/></StgValue>
</operation>

<operation id="3000" st_id="188" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="609">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1301" bw="10" op_0_bw="9">
<![CDATA[
.preheader.0.preheader:712  %tmp_10_7_cast_mid1 = zext i9 %tmp_10_7_mid1 to i10

]]></Node>
<StgValue><ssdm name="tmp_10_7_cast_mid1"/></StgValue>
</operation>

<operation id="3001" st_id="188" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="609">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1308" bw="9" op_0_bw="8">
<![CDATA[
.preheader.0.preheader:719  %tmp_12_7_cast_mid1 = zext i8 %INPUT_BUNDLE_addr_12_3 to i9

]]></Node>
<StgValue><ssdm name="tmp_12_7_cast_mid1"/></StgValue>
</operation>

<operation id="3002" st_id="188" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="609">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1314" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.0.preheader:725  %INPUT_BUNDLE_addr_12_4 = call i8 @_ssdm_op_Read.m_axi.i8P(i8* %INPUT_BUNDLE_addr_123)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_addr_12_4"/></StgValue>
</operation>

<operation id="3003" st_id="188" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="609">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1322" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:733  %INPUT_BUNDLE_load_12_4 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_124, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_12_4"/></StgValue>
</operation>

<operation id="3004" st_id="188" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="609">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1330" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:741  %INPUT_BUNDLE_load_12_5 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_125, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_12_5"/></StgValue>
</operation>

<operation id="3005" st_id="188" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="609">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1333" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader.0.preheader:744  %tmp15_mid1 = add i9 %tmp_12_7_cast_mid1, %tmp_8_7_cast_mid1

]]></Node>
<StgValue><ssdm name="tmp15_mid1"/></StgValue>
</operation>

<operation id="3006" st_id="188" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="609">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1334" bw="10" op_0_bw="9">
<![CDATA[
.preheader.0.preheader:745  %tmp15_cast_mid1 = zext i9 %tmp15_mid1 to i10

]]></Node>
<StgValue><ssdm name="tmp15_cast_mid1"/></StgValue>
</operation>

<operation id="3007" st_id="188" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="609">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1335" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader.0.preheader:746  %sum1_7_mid1 = add i10 %tmp_10_7_cast_mid1, %tmp15_cast_mid1

]]></Node>
<StgValue><ssdm name="sum1_7_mid1"/></StgValue>
</operation>

<operation id="3008" st_id="188" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="609">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1345" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:756  %INPUT_BUNDLE_load_12_6 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_126, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_12_6"/></StgValue>
</operation>

<operation id="3009" st_id="188" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="609">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1353" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:764  %INPUT_BUNDLE_load_12_7 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_127, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_12_7"/></StgValue>
</operation>

<operation id="3010" st_id="188" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="609">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1357" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader.0.preheader:768  %sum5_neg_7_mid1 = sub i9 %tmp_8_7_cast_mid1, %tmp_12_7_cast_mid1

]]></Node>
<StgValue><ssdm name="sum5_neg_7_mid1"/></StgValue>
</operation>

<operation id="3011" st_id="188" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="609">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1397" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:808  %INPUT_BUNDLE_load_12_8 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_128, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_12_8"/></StgValue>
</operation>

<operation id="3012" st_id="188" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="609">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1404" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:815  %INPUT_BUNDLE_load_12_9 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_129, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_12_9"/></StgValue>
</operation>

<operation id="3013" st_id="188" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="609">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1412" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:823  %INPUT_BUNDLE_load_13 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_130, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_13"/></StgValue>
</operation>
</state>

<state id="189" st_id="189">

<operation id="3014" st_id="189" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="610">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="632" bw="21" op_0_bw="20">
<![CDATA[
.preheader.0.preheader:43  %tmp_15_cast_mid2_cas = zext i20 %tmp_15_cast_mid2 to i21

]]></Node>
<StgValue><ssdm name="tmp_15_cast_mid2_cas"/></StgValue>
</operation>

<operation id="3015" st_id="189" stage="5" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="610">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="799" bw="1" op_0_bw="1" op_1_bw="8">
<![CDATA[
.preheader.0.preheader:210  %OUTPUT_BUNDLE_addr_9_2 = call i1 @_ssdm_op_WriteResp.m_axi.i8P(i8* %OUTPUT_BUNDLE_addr_9)

]]></Node>
<StgValue><ssdm name="OUTPUT_BUNDLE_addr_9_2"/></StgValue>
</operation>

<operation id="3016" st_id="189" stage="3" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="610">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="886" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.0.preheader:297  %tmp_38_2_mid1 = call double @llvm.sqrt.f64(double %tmp_37_2_mid1)

]]></Node>
<StgValue><ssdm name="tmp_38_2_mid1"/></StgValue>
</operation>

<operation id="3017" st_id="189" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="610">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="894" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:305  %OUTPUT_BUNDLE_addr_1_1 = call i1 @_ssdm_op_WriteReq.m_axi.i8P(i8* %OUTPUT_BUNDLE_addr_10, i32 1)

]]></Node>
<StgValue><ssdm name="OUTPUT_BUNDLE_addr_1_1"/></StgValue>
</operation>

<operation id="3018" st_id="189" stage="11" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="610">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="983" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.0.preheader:394  %tmp_38_3_mid1 = call double @llvm.sqrt.f64(double %tmp_37_3_mid1)

]]></Node>
<StgValue><ssdm name="tmp_38_3_mid1"/></StgValue>
</operation>

<operation id="3019" st_id="189" stage="19" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="610">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1080" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.0.preheader:491  %tmp_38_4_mid1 = call double @llvm.sqrt.f64(double %tmp_37_4_mid1)

]]></Node>
<StgValue><ssdm name="tmp_38_4_mid1"/></StgValue>
</operation>

<operation id="3020" st_id="189" stage="28" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="610">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1177" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.0.preheader:588  %tmp_38_5_mid1 = call double @llvm.sqrt.f64(double %tmp_37_5_mid1)

]]></Node>
<StgValue><ssdm name="tmp_38_5_mid1"/></StgValue>
</operation>

<operation id="3021" st_id="189" stage="5" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="610">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1273" bw="64" op_0_bw="32">
<![CDATA[
.preheader.0.preheader:684  %tmp_37_6_mid1 = uitofp i32 %tmp_37_6_mid to double

]]></Node>
<StgValue><ssdm name="tmp_37_6_mid1"/></StgValue>
</operation>

<operation id="3022" st_id="189" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="610">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1323" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.0.preheader:734  %INPUT_BUNDLE_addr_12_5 = call i8 @_ssdm_op_Read.m_axi.i8P(i8* %INPUT_BUNDLE_addr_124)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_addr_12_5"/></StgValue>
</operation>

<operation id="3023" st_id="189" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="610">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1330" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:741  %INPUT_BUNDLE_load_12_5 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_125, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_12_5"/></StgValue>
</operation>

<operation id="3024" st_id="189" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="610">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1345" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:756  %INPUT_BUNDLE_load_12_6 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_126, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_12_6"/></StgValue>
</operation>

<operation id="3025" st_id="189" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="610">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1353" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:764  %INPUT_BUNDLE_load_12_7 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_127, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_12_7"/></StgValue>
</operation>

<operation id="3026" st_id="189" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="610">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1388" bw="21" op_0_bw="10">
<![CDATA[
.preheader.0.preheader:799  %tmp_3_8_cast1 = zext i10 %i_1_7_mid2 to i21

]]></Node>
<StgValue><ssdm name="tmp_3_8_cast1"/></StgValue>
</operation>

<operation id="3027" st_id="189" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="610">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1397" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:808  %INPUT_BUNDLE_load_12_8 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_128, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_12_8"/></StgValue>
</operation>

<operation id="3028" st_id="189" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="610">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1404" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:815  %INPUT_BUNDLE_load_12_9 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_129, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_12_9"/></StgValue>
</operation>

<operation id="3029" st_id="189" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="610">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1412" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:823  %INPUT_BUNDLE_load_13 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_130, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_13"/></StgValue>
</operation>

<operation id="3030" st_id="189" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="610">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1419" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:830  %INPUT_BUNDLE_load_13_1 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_131, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_13_1"/></StgValue>
</operation>

<operation id="3031" st_id="189" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="610">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1423" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
.preheader.0.preheader:834  %sum10_8 = add i21 %tmp_15_cast_mid2_cas, %tmp_3_8_cast1

]]></Node>
<StgValue><ssdm name="sum10_8"/></StgValue>
</operation>

<operation id="3032" st_id="189" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="610">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1424" bw="32" op_0_bw="21">
<![CDATA[
.preheader.0.preheader:835  %sum10_8_cast = zext i21 %sum10_8 to i32

]]></Node>
<StgValue><ssdm name="sum10_8_cast"/></StgValue>
</operation>

<operation id="3033" st_id="189" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="610">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1425" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.0.preheader:836  %input2_sum132 = add i32 %sum10_8_cast, %input1006_phi

]]></Node>
<StgValue><ssdm name="input2_sum132"/></StgValue>
</operation>

<operation id="3034" st_id="189" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="610">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1426" bw="8" op_0_bw="8" op_1_bw="32">
<![CDATA[
.preheader.0.preheader:837  %INPUT_BUNDLE_addr_132 = getelementptr i8* %INPUT_BUNDLE, i32 %input2_sum132

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_addr_132"/></StgValue>
</operation>
</state>

<state id="190" st_id="190">

<operation id="3035" st_id="190" stage="4" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="611">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="799" bw="1" op_0_bw="1" op_1_bw="8">
<![CDATA[
.preheader.0.preheader:210  %OUTPUT_BUNDLE_addr_9_2 = call i1 @_ssdm_op_WriteResp.m_axi.i8P(i8* %OUTPUT_BUNDLE_addr_9)

]]></Node>
<StgValue><ssdm name="OUTPUT_BUNDLE_addr_9_2"/></StgValue>
</operation>

<operation id="3036" st_id="190" stage="2" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="611">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="886" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.0.preheader:297  %tmp_38_2_mid1 = call double @llvm.sqrt.f64(double %tmp_37_2_mid1)

]]></Node>
<StgValue><ssdm name="tmp_38_2_mid1"/></StgValue>
</operation>

<operation id="3037" st_id="190" stage="10" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="611">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="983" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.0.preheader:394  %tmp_38_3_mid1 = call double @llvm.sqrt.f64(double %tmp_37_3_mid1)

]]></Node>
<StgValue><ssdm name="tmp_38_3_mid1"/></StgValue>
</operation>

<operation id="3038" st_id="190" stage="18" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="611">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1080" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.0.preheader:491  %tmp_38_4_mid1 = call double @llvm.sqrt.f64(double %tmp_37_4_mid1)

]]></Node>
<StgValue><ssdm name="tmp_38_4_mid1"/></StgValue>
</operation>

<operation id="3039" st_id="190" stage="27" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="611">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1177" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.0.preheader:588  %tmp_38_5_mid1 = call double @llvm.sqrt.f64(double %tmp_37_5_mid1)

]]></Node>
<StgValue><ssdm name="tmp_38_5_mid1"/></StgValue>
</operation>

<operation id="3040" st_id="190" stage="4" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="611">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1273" bw="64" op_0_bw="32">
<![CDATA[
.preheader.0.preheader:684  %tmp_37_6_mid1 = uitofp i32 %tmp_37_6_mid to double

]]></Node>
<StgValue><ssdm name="tmp_37_6_mid1"/></StgValue>
</operation>

<operation id="3041" st_id="190" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="611">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1331" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.0.preheader:742  %INPUT_BUNDLE_addr_12_6 = call i8 @_ssdm_op_Read.m_axi.i8P(i8* %INPUT_BUNDLE_addr_125)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_addr_12_6"/></StgValue>
</operation>

<operation id="3042" st_id="190" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="611">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1345" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:756  %INPUT_BUNDLE_load_12_6 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_126, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_12_6"/></StgValue>
</operation>

<operation id="3043" st_id="190" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="611">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1353" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:764  %INPUT_BUNDLE_load_12_7 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_127, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_12_7"/></StgValue>
</operation>

<operation id="3044" st_id="190" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="611">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1397" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:808  %INPUT_BUNDLE_load_12_8 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_128, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_12_8"/></StgValue>
</operation>

<operation id="3045" st_id="190" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="611">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1404" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:815  %INPUT_BUNDLE_load_12_9 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_129, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_12_9"/></StgValue>
</operation>

<operation id="3046" st_id="190" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="611">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1412" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:823  %INPUT_BUNDLE_load_13 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_130, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_13"/></StgValue>
</operation>

<operation id="3047" st_id="190" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="611">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1419" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:830  %INPUT_BUNDLE_load_13_1 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_131, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_13_1"/></StgValue>
</operation>

<operation id="3048" st_id="190" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="611">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1427" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:838  %INPUT_BUNDLE_load_13_2 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_132, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_13_2"/></StgValue>
</operation>
</state>

<state id="191" st_id="191">

<operation id="3049" st_id="191" stage="3" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="612">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="799" bw="1" op_0_bw="1" op_1_bw="8">
<![CDATA[
.preheader.0.preheader:210  %OUTPUT_BUNDLE_addr_9_2 = call i1 @_ssdm_op_WriteResp.m_axi.i8P(i8* %OUTPUT_BUNDLE_addr_9)

]]></Node>
<StgValue><ssdm name="OUTPUT_BUNDLE_addr_9_2"/></StgValue>
</operation>

<operation id="3050" st_id="191" stage="1" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="612">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="886" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.0.preheader:297  %tmp_38_2_mid1 = call double @llvm.sqrt.f64(double %tmp_37_2_mid1)

]]></Node>
<StgValue><ssdm name="tmp_38_2_mid1"/></StgValue>
</operation>

<operation id="3051" st_id="191" stage="9" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="612">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="983" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.0.preheader:394  %tmp_38_3_mid1 = call double @llvm.sqrt.f64(double %tmp_37_3_mid1)

]]></Node>
<StgValue><ssdm name="tmp_38_3_mid1"/></StgValue>
</operation>

<operation id="3052" st_id="191" stage="17" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="612">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1080" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.0.preheader:491  %tmp_38_4_mid1 = call double @llvm.sqrt.f64(double %tmp_37_4_mid1)

]]></Node>
<StgValue><ssdm name="tmp_38_4_mid1"/></StgValue>
</operation>

<operation id="3053" st_id="191" stage="26" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="612">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1177" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.0.preheader:588  %tmp_38_5_mid1 = call double @llvm.sqrt.f64(double %tmp_37_5_mid1)

]]></Node>
<StgValue><ssdm name="tmp_38_5_mid1"/></StgValue>
</operation>

<operation id="3054" st_id="191" stage="3" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="612">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1273" bw="64" op_0_bw="32">
<![CDATA[
.preheader.0.preheader:684  %tmp_37_6_mid1 = uitofp i32 %tmp_37_6_mid to double

]]></Node>
<StgValue><ssdm name="tmp_37_6_mid1"/></StgValue>
</operation>

<operation id="3055" st_id="191" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="612">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1315" bw="11" op_0_bw="8">
<![CDATA[
.preheader.0.preheader:726  %tmp_14_7_mid1 = zext i8 %INPUT_BUNDLE_addr_12_4 to i11

]]></Node>
<StgValue><ssdm name="tmp_14_7_mid1"/></StgValue>
</operation>

<operation id="3056" st_id="191" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="612">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1316" bw="10" op_0_bw="8">
<![CDATA[
.preheader.0.preheader:727  %tmp_14_7_cast_mid1 = zext i8 %INPUT_BUNDLE_addr_12_4 to i10

]]></Node>
<StgValue><ssdm name="tmp_14_7_cast_mid1"/></StgValue>
</operation>

<operation id="3057" st_id="191" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="612">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1324" bw="9" op_0_bw="9" op_1_bw="8" op_2_bw="1">
<![CDATA[
.preheader.0.preheader:735  %tmp_18_7_mid1 = call i9 @_ssdm_op_BitConcatenate.i9.i8.i1(i8 %INPUT_BUNDLE_addr_12_5, i1 false)

]]></Node>
<StgValue><ssdm name="tmp_18_7_mid1"/></StgValue>
</operation>

<operation id="3058" st_id="191" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="612">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1325" bw="10" op_0_bw="9">
<![CDATA[
.preheader.0.preheader:736  %tmp_18_7_cast_mid1 = zext i9 %tmp_18_7_mid1 to i10

]]></Node>
<StgValue><ssdm name="tmp_18_7_cast_mid1"/></StgValue>
</operation>

<operation id="3059" st_id="191" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="612">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1332" bw="10" op_0_bw="8">
<![CDATA[
.preheader.0.preheader:743  %tmp_20_7_cast_mid1 = zext i8 %INPUT_BUNDLE_addr_12_6 to i10

]]></Node>
<StgValue><ssdm name="tmp_20_7_cast_mid1"/></StgValue>
</operation>

<operation id="3060" st_id="191" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="612">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1336" bw="11" op_0_bw="10">
<![CDATA[
.preheader.0.preheader:747  %sum1_7_cast_mid1 = zext i10 %sum1_7_mid1 to i11

]]></Node>
<StgValue><ssdm name="sum1_7_cast_mid1"/></StgValue>
</operation>

<operation id="3061" st_id="191" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="612">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1337" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader.0.preheader:748  %tmp_21_7_mid1 = sub i11 %tmp_14_7_mid1, %sum1_7_cast_mid1

]]></Node>
<StgValue><ssdm name="tmp_21_7_mid1"/></StgValue>
</operation>

<operation id="3062" st_id="191" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="612">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1338" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader.0.preheader:749  %tmp16_mid1 = add i10 %tmp_20_7_cast_mid1, %tmp_18_7_cast_mid1

]]></Node>
<StgValue><ssdm name="tmp16_mid1"/></StgValue>
</operation>

<operation id="3063" st_id="191" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="612">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1339" bw="11" op_0_bw="10">
<![CDATA[
.preheader.0.preheader:750  %tmp16_cast_mid1 = zext i10 %tmp16_mid1 to i11

]]></Node>
<StgValue><ssdm name="tmp16_cast_mid1"/></StgValue>
</operation>

<operation id="3064" st_id="191" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="612">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1340" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader.0.preheader:751  %convulution_horizont_15 = add i11 %tmp_21_7_mid1, %tmp16_cast_mid1

]]></Node>
<StgValue><ssdm name="convulution_horizont_15"/></StgValue>
</operation>

<operation id="3065" st_id="191" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="612">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1346" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.0.preheader:757  %INPUT_BUNDLE_addr_12_7 = call i8 @_ssdm_op_Read.m_axi.i8P(i8* %INPUT_BUNDLE_addr_126)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_addr_12_7"/></StgValue>
</operation>

<operation id="3066" st_id="191" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="612">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1353" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:764  %INPUT_BUNDLE_load_12_7 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_127, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_12_7"/></StgValue>
</operation>

<operation id="3067" st_id="191" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="612">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1358" bw="10" op_0_bw="9">
<![CDATA[
.preheader.0.preheader:769  %sum5_neg_7_cast_mid1 = sext i9 %sum5_neg_7_mid1 to i10

]]></Node>
<StgValue><ssdm name="sum5_neg_7_cast_mid1"/></StgValue>
</operation>

<operation id="3068" st_id="191" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="612">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1359" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader.0.preheader:770  %sum6_neg_7_mid1 = add i10 %tmp_14_7_cast_mid1, %sum5_neg_7_cast_mid1

]]></Node>
<StgValue><ssdm name="sum6_neg_7_mid1"/></StgValue>
</operation>

<operation id="3069" st_id="191" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="612">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1360" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader.0.preheader:771  %tmp_31_7_mid1 = sub i10 %sum6_neg_7_mid1, %tmp_20_7_cast_mid1

]]></Node>
<StgValue><ssdm name="tmp_31_7_mid1"/></StgValue>
</operation>

<operation id="3070" st_id="191" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="612">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1397" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:808  %INPUT_BUNDLE_load_12_8 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_128, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_12_8"/></StgValue>
</operation>

<operation id="3071" st_id="191" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="612">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1404" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:815  %INPUT_BUNDLE_load_12_9 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_129, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_12_9"/></StgValue>
</operation>

<operation id="3072" st_id="191" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="612">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1412" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:823  %INPUT_BUNDLE_load_13 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_130, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_13"/></StgValue>
</operation>

<operation id="3073" st_id="191" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="612">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1419" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:830  %INPUT_BUNDLE_load_13_1 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_131, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_13_1"/></StgValue>
</operation>

<operation id="3074" st_id="191" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="612">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1427" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:838  %INPUT_BUNDLE_load_13_2 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_132, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_13_2"/></StgValue>
</operation>

<operation id="3075" st_id="191" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="612">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1435" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:846  %INPUT_BUNDLE_load_13_3 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_133, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_13_3"/></StgValue>
</operation>

<operation id="3076" st_id="191" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="612">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1446" bw="20" op_0_bw="20" op_1_bw="10" op_2_bw="10">
<![CDATA[
.preheader.0.preheader:857  %tmp_71 = call i20 @_ssdm_op_BitConcatenate.i20.i10.i10(i10 %tmp_11_mid2, i10 %i_1_7_mid2)

]]></Node>
<StgValue><ssdm name="tmp_71"/></StgValue>
</operation>

<operation id="3077" st_id="191" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="612">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1447" bw="32" op_0_bw="20">
<![CDATA[
.preheader.0.preheader:858  %tmp_24_8 = zext i20 %tmp_71 to i32

]]></Node>
<StgValue><ssdm name="tmp_24_8"/></StgValue>
</operation>

<operation id="3078" st_id="191" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="612">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1448" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.0.preheader:859  %input2_sum134 = add i32 %tmp_24_8, %input1006_phi

]]></Node>
<StgValue><ssdm name="input2_sum134"/></StgValue>
</operation>

<operation id="3079" st_id="191" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="612">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1449" bw="8" op_0_bw="8" op_1_bw="32">
<![CDATA[
.preheader.0.preheader:860  %INPUT_BUNDLE_addr_134 = getelementptr i8* %INPUT_BUNDLE, i32 %input2_sum134

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_addr_134"/></StgValue>
</operation>

<operation id="3080" st_id="191" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="612">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1454" bw="20" op_0_bw="20" op_1_bw="10" op_2_bw="10">
<![CDATA[
.preheader.0.preheader:865  %tmp_72 = call i20 @_ssdm_op_BitConcatenate.i20.i10.i10(i10 %tmp_18_mid2, i10 %i_1_7_mid2)

]]></Node>
<StgValue><ssdm name="tmp_72"/></StgValue>
</operation>

<operation id="3081" st_id="191" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="612">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1455" bw="32" op_0_bw="20">
<![CDATA[
.preheader.0.preheader:866  %tmp_28_8 = zext i20 %tmp_72 to i32

]]></Node>
<StgValue><ssdm name="tmp_28_8"/></StgValue>
</operation>

<operation id="3082" st_id="191" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="612">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1456" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.0.preheader:867  %input2_sum135 = add i32 %tmp_28_8, %input1006_phi

]]></Node>
<StgValue><ssdm name="input2_sum135"/></StgValue>
</operation>

<operation id="3083" st_id="191" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="612">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1457" bw="8" op_0_bw="8" op_1_bw="32">
<![CDATA[
.preheader.0.preheader:868  %INPUT_BUNDLE_addr_135 = getelementptr i8* %INPUT_BUNDLE, i32 %input2_sum135

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_addr_135"/></StgValue>
</operation>
</state>

<state id="192" st_id="192">

<operation id="3084" st_id="192" stage="2" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="613">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="799" bw="1" op_0_bw="1" op_1_bw="8">
<![CDATA[
.preheader.0.preheader:210  %OUTPUT_BUNDLE_addr_9_2 = call i1 @_ssdm_op_WriteResp.m_axi.i8P(i8* %OUTPUT_BUNDLE_addr_9)

]]></Node>
<StgValue><ssdm name="OUTPUT_BUNDLE_addr_9_2"/></StgValue>
</operation>

<operation id="3085" st_id="192" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="613">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="887" bw="16" op_0_bw="16" op_1_bw="64">
<![CDATA[
.preheader.0.preheader:298  %tmp_39_2_mid1 = call fastcc i16 @__hls_fptoui_double_(double %tmp_38_2_mid1)

]]></Node>
<StgValue><ssdm name="tmp_39_2_mid1"/></StgValue>
</operation>

<operation id="3086" st_id="192" stage="8" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="613">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="983" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.0.preheader:394  %tmp_38_3_mid1 = call double @llvm.sqrt.f64(double %tmp_37_3_mid1)

]]></Node>
<StgValue><ssdm name="tmp_38_3_mid1"/></StgValue>
</operation>

<operation id="3087" st_id="192" stage="16" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="613">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1080" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.0.preheader:491  %tmp_38_4_mid1 = call double @llvm.sqrt.f64(double %tmp_37_4_mid1)

]]></Node>
<StgValue><ssdm name="tmp_38_4_mid1"/></StgValue>
</operation>

<operation id="3088" st_id="192" stage="25" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="613">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1177" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.0.preheader:588  %tmp_38_5_mid1 = call double @llvm.sqrt.f64(double %tmp_37_5_mid1)

]]></Node>
<StgValue><ssdm name="tmp_38_5_mid1"/></StgValue>
</operation>

<operation id="3089" st_id="192" stage="2" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="613">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1273" bw="64" op_0_bw="32">
<![CDATA[
.preheader.0.preheader:684  %tmp_37_6_mid1 = uitofp i32 %tmp_37_6_mid to double

]]></Node>
<StgValue><ssdm name="tmp_37_6_mid1"/></StgValue>
</operation>

<operation id="3090" st_id="192" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="613">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1354" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.0.preheader:765  %INPUT_BUNDLE_addr_12_8 = call i8 @_ssdm_op_Read.m_axi.i8P(i8* %INPUT_BUNDLE_addr_127)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_addr_12_8"/></StgValue>
</operation>

<operation id="3091" st_id="192" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="613">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1397" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:808  %INPUT_BUNDLE_load_12_8 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_128, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_12_8"/></StgValue>
</operation>

<operation id="3092" st_id="192" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="613">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1404" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:815  %INPUT_BUNDLE_load_12_9 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_129, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_12_9"/></StgValue>
</operation>

<operation id="3093" st_id="192" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="613">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1412" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:823  %INPUT_BUNDLE_load_13 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_130, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_13"/></StgValue>
</operation>

<operation id="3094" st_id="192" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="613">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1419" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:830  %INPUT_BUNDLE_load_13_1 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_131, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_13_1"/></StgValue>
</operation>

<operation id="3095" st_id="192" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="613">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1427" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:838  %INPUT_BUNDLE_load_13_2 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_132, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_13_2"/></StgValue>
</operation>

<operation id="3096" st_id="192" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="613">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1435" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:846  %INPUT_BUNDLE_load_13_3 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_133, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_13_3"/></StgValue>
</operation>

<operation id="3097" st_id="192" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="613">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1450" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:861  %INPUT_BUNDLE_load_13_4 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_134, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_13_4"/></StgValue>
</operation>

<operation id="3098" st_id="192" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="613">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1487" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader.0.preheader:898  %i_1_8 = add i10 9, %i_mid2

]]></Node>
<StgValue><ssdm name="i_1_8"/></StgValue>
</operation>
</state>

<state id="193" st_id="193">

<operation id="3099" st_id="193" stage="1" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="614">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="799" bw="1" op_0_bw="1" op_1_bw="8">
<![CDATA[
.preheader.0.preheader:210  %OUTPUT_BUNDLE_addr_9_2 = call i1 @_ssdm_op_WriteResp.m_axi.i8P(i8* %OUTPUT_BUNDLE_addr_9)

]]></Node>
<StgValue><ssdm name="OUTPUT_BUNDLE_addr_9_2"/></StgValue>
</operation>

<operation id="3100" st_id="193" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="614">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="887" bw="16" op_0_bw="16" op_1_bw="64">
<![CDATA[
.preheader.0.preheader:298  %tmp_39_2_mid1 = call fastcc i16 @__hls_fptoui_double_(double %tmp_38_2_mid1)

]]></Node>
<StgValue><ssdm name="tmp_39_2_mid1"/></StgValue>
</operation>

<operation id="3101" st_id="193" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="614">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="888" bw="2" op_0_bw="2" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.0.preheader:299  %tmp_162 = call i2 @_ssdm_op_PartSelect.i2.i16.i32.i32(i16 %tmp_39_2_mid1, i32 8, i32 9)

]]></Node>
<StgValue><ssdm name="tmp_162"/></StgValue>
</operation>

<operation id="3102" st_id="193" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="614">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="889" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader.0.preheader:300  %icmp10 = icmp ne i2 %tmp_162, 0

]]></Node>
<StgValue><ssdm name="icmp10"/></StgValue>
</operation>

<operation id="3103" st_id="193" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="614">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="890" bw="8" op_0_bw="16">
<![CDATA[
.preheader.0.preheader:301  %tmp_163 = trunc i16 %tmp_39_2_mid1 to i8

]]></Node>
<StgValue><ssdm name="tmp_163"/></StgValue>
</operation>

<operation id="3104" st_id="193" stage="7" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="614">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="983" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.0.preheader:394  %tmp_38_3_mid1 = call double @llvm.sqrt.f64(double %tmp_37_3_mid1)

]]></Node>
<StgValue><ssdm name="tmp_38_3_mid1"/></StgValue>
</operation>

<operation id="3105" st_id="193" stage="15" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="614">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1080" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.0.preheader:491  %tmp_38_4_mid1 = call double @llvm.sqrt.f64(double %tmp_37_4_mid1)

]]></Node>
<StgValue><ssdm name="tmp_38_4_mid1"/></StgValue>
</operation>

<operation id="3106" st_id="193" stage="24" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="614">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1177" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.0.preheader:588  %tmp_38_5_mid1 = call double @llvm.sqrt.f64(double %tmp_37_5_mid1)

]]></Node>
<StgValue><ssdm name="tmp_38_5_mid1"/></StgValue>
</operation>

<operation id="3107" st_id="193" stage="1" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="614">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1273" bw="64" op_0_bw="32">
<![CDATA[
.preheader.0.preheader:684  %tmp_37_6_mid1 = uitofp i32 %tmp_37_6_mid to double

]]></Node>
<StgValue><ssdm name="tmp_37_6_mid1"/></StgValue>
</operation>

<operation id="3108" st_id="193" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="614">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1347" bw="9" op_0_bw="9" op_1_bw="8" op_2_bw="1">
<![CDATA[
.preheader.0.preheader:758  %tmp_26_7_mid1 = call i9 @_ssdm_op_BitConcatenate.i9.i8.i1(i8 %INPUT_BUNDLE_addr_12_7, i1 false)

]]></Node>
<StgValue><ssdm name="tmp_26_7_mid1"/></StgValue>
</operation>

<operation id="3109" st_id="193" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="614">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1348" bw="11" op_0_bw="9">
<![CDATA[
.preheader.0.preheader:759  %tmp_26_7_cast_mid1 = zext i9 %tmp_26_7_mid1 to i11

]]></Node>
<StgValue><ssdm name="tmp_26_7_cast_mid1"/></StgValue>
</operation>

<operation id="3110" st_id="193" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="614">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1355" bw="9" op_0_bw="9" op_1_bw="8" op_2_bw="1">
<![CDATA[
.preheader.0.preheader:766  %tmp_30_7_mid1 = call i9 @_ssdm_op_BitConcatenate.i9.i8.i1(i8 %INPUT_BUNDLE_addr_12_8, i1 false)

]]></Node>
<StgValue><ssdm name="tmp_30_7_mid1"/></StgValue>
</operation>

<operation id="3111" st_id="193" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="614">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1356" bw="11" op_0_bw="9">
<![CDATA[
.preheader.0.preheader:767  %tmp_30_7_cast_mid1 = zext i9 %tmp_30_7_mid1 to i11

]]></Node>
<StgValue><ssdm name="tmp_30_7_cast_mid1"/></StgValue>
</operation>

<operation id="3112" st_id="193" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="614">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1361" bw="11" op_0_bw="10">
<![CDATA[
.preheader.0.preheader:772  %tmp_31_7_cast_mid1 = sext i10 %tmp_31_7_mid1 to i11

]]></Node>
<StgValue><ssdm name="tmp_31_7_cast_mid1"/></StgValue>
</operation>

<operation id="3113" st_id="193" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="614">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1362" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader.0.preheader:773  %tmp_32_7_mid1 = sub i11 %tmp_31_7_cast_mid1, %tmp_26_7_cast_mid1

]]></Node>
<StgValue><ssdm name="tmp_32_7_mid1"/></StgValue>
</operation>

<operation id="3114" st_id="193" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="614">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1363" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader.0.preheader:774  %convulution_vertical_32 = add i11 %tmp_30_7_cast_mid1, %tmp_32_7_mid1

]]></Node>
<StgValue><ssdm name="convulution_vertical_32"/></StgValue>
</operation>

<operation id="3115" st_id="193" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="614">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1364" bw="20" op_0_bw="11">
<![CDATA[
.preheader.0.preheader:775  %tmp_33_7_mid1 = sext i11 %convulution_horizont_15 to i20

]]></Node>
<StgValue><ssdm name="tmp_33_7_mid1"/></StgValue>
</operation>

<operation id="3116" st_id="193" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="614">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1365" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.preheader.0.preheader:776  %tmp_34_7_mid1 = mul i20 %tmp_33_7_mid1, %tmp_33_7_mid1

]]></Node>
<StgValue><ssdm name="tmp_34_7_mid1"/></StgValue>
</operation>

<operation id="3117" st_id="193" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="614">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1398" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.0.preheader:809  %INPUT_BUNDLE_addr_12_9 = call i8 @_ssdm_op_Read.m_axi.i8P(i8* %INPUT_BUNDLE_addr_128)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_addr_12_9"/></StgValue>
</operation>

<operation id="3118" st_id="193" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="614">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1404" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:815  %INPUT_BUNDLE_load_12_9 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_129, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_12_9"/></StgValue>
</operation>

<operation id="3119" st_id="193" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="614">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1412" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:823  %INPUT_BUNDLE_load_13 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_130, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_13"/></StgValue>
</operation>

<operation id="3120" st_id="193" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="614">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1419" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:830  %INPUT_BUNDLE_load_13_1 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_131, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_13_1"/></StgValue>
</operation>

<operation id="3121" st_id="193" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="614">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1427" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:838  %INPUT_BUNDLE_load_13_2 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_132, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_13_2"/></StgValue>
</operation>

<operation id="3122" st_id="193" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="614">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1435" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:846  %INPUT_BUNDLE_load_13_3 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_133, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_13_3"/></StgValue>
</operation>

<operation id="3123" st_id="193" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="614">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1450" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:861  %INPUT_BUNDLE_load_13_4 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_134, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_13_4"/></StgValue>
</operation>

<operation id="3124" st_id="193" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="614">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1458" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:869  %INPUT_BUNDLE_load_13_5 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_135, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_13_5"/></StgValue>
</operation>

<operation id="3125" st_id="193" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="614">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1490" bw="20" op_0_bw="20" op_1_bw="10" op_2_bw="10">
<![CDATA[
.preheader.0.preheader:901  %tmp_48 = call i20 @_ssdm_op_BitConcatenate.i20.i10.i10(i10 %j_mid2, i10 %i_1_8)

]]></Node>
<StgValue><ssdm name="tmp_48"/></StgValue>
</operation>

<operation id="3126" st_id="193" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="614">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1491" bw="32" op_0_bw="20">
<![CDATA[
.preheader.0.preheader:902  %tmp_6_9 = zext i20 %tmp_48 to i32

]]></Node>
<StgValue><ssdm name="tmp_6_9"/></StgValue>
</operation>

<operation id="3127" st_id="193" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="614">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1492" bw="21" op_0_bw="20">
<![CDATA[
.preheader.0.preheader:903  %tmp_6_9_cast = zext i20 %tmp_48 to i21

]]></Node>
<StgValue><ssdm name="tmp_6_9_cast"/></StgValue>
</operation>

<operation id="3128" st_id="193" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="614">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1493" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
.preheader.0.preheader:904  %sum2_9 = add i21 -1025, %tmp_6_9_cast

]]></Node>
<StgValue><ssdm name="sum2_9"/></StgValue>
</operation>

<operation id="3129" st_id="193" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="614">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1494" bw="32" op_0_bw="21">
<![CDATA[
.preheader.0.preheader:905  %sum2_9_cast = sext i21 %sum2_9 to i32

]]></Node>
<StgValue><ssdm name="sum2_9_cast"/></StgValue>
</operation>

<operation id="3130" st_id="193" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="614">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1495" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.0.preheader:906  %input2_sum136 = add i32 %sum2_9_cast, %input1006_phi

]]></Node>
<StgValue><ssdm name="input2_sum136"/></StgValue>
</operation>

<operation id="3131" st_id="193" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="614">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1496" bw="8" op_0_bw="8" op_1_bw="32">
<![CDATA[
.preheader.0.preheader:907  %INPUT_BUNDLE_addr_136 = getelementptr i8* %INPUT_BUNDLE, i32 %input2_sum136

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_addr_136"/></StgValue>
</operation>

<operation id="3132" st_id="193" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="614">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1582" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.0.preheader:993  %output4_sum17 = add i32 %tmp_6_9, %output1007_phi

]]></Node>
<StgValue><ssdm name="output4_sum17"/></StgValue>
</operation>

<operation id="3133" st_id="193" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="614">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1583" bw="8" op_0_bw="8" op_1_bw="32">
<![CDATA[
.preheader.0.preheader:994  %OUTPUT_BUNDLE_addr_17 = getelementptr i8* %OUTPUT_BUNDLE, i32 %output4_sum17

]]></Node>
<StgValue><ssdm name="OUTPUT_BUNDLE_addr_17"/></StgValue>
</operation>
</state>

<state id="194" st_id="194">

<operation id="3134" st_id="194" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="615">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="891" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader.0.preheader:302  %tmp_42_2_mid1 = select i1 %icmp10, i8 -1, i8 %tmp_163

]]></Node>
<StgValue><ssdm name="tmp_42_2_mid1"/></StgValue>
</operation>

<operation id="3135" st_id="194" stage="6" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="615">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="983" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.0.preheader:394  %tmp_38_3_mid1 = call double @llvm.sqrt.f64(double %tmp_37_3_mid1)

]]></Node>
<StgValue><ssdm name="tmp_38_3_mid1"/></StgValue>
</operation>

<operation id="3136" st_id="194" stage="14" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="615">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1080" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.0.preheader:491  %tmp_38_4_mid1 = call double @llvm.sqrt.f64(double %tmp_37_4_mid1)

]]></Node>
<StgValue><ssdm name="tmp_38_4_mid1"/></StgValue>
</operation>

<operation id="3137" st_id="194" stage="23" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="615">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1177" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.0.preheader:588  %tmp_38_5_mid1 = call double @llvm.sqrt.f64(double %tmp_37_5_mid1)

]]></Node>
<StgValue><ssdm name="tmp_38_5_mid1"/></StgValue>
</operation>

<operation id="3138" st_id="194" stage="31" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="615">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1274" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.0.preheader:685  %tmp_38_6_mid1 = call double @llvm.sqrt.f64(double %tmp_37_6_mid1)

]]></Node>
<StgValue><ssdm name="tmp_38_6_mid1"/></StgValue>
</operation>

<operation id="3139" st_id="194" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="615">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1366" bw="20" op_0_bw="11">
<![CDATA[
.preheader.0.preheader:777  %tmp_35_7_mid1 = sext i11 %convulution_vertical_32 to i20

]]></Node>
<StgValue><ssdm name="tmp_35_7_mid1"/></StgValue>
</operation>

<operation id="3140" st_id="194" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="615">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1367" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.preheader.0.preheader:778  %tmp_36_7_mid1 = mul i20 %tmp_35_7_mid1, %tmp_35_7_mid1

]]></Node>
<StgValue><ssdm name="tmp_36_7_mid1"/></StgValue>
</operation>

<operation id="3141" st_id="194" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="615">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1368" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.preheader.0.preheader:779  %p_7_mid1 = add i20 %tmp_34_7_mid1, %tmp_36_7_mid1

]]></Node>
<StgValue><ssdm name="p_7_mid1"/></StgValue>
</operation>

<operation id="3142" st_id="194" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="615">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1405" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.0.preheader:816  %INPUT_BUNDLE_addr_12_10 = call i8 @_ssdm_op_Read.m_axi.i8P(i8* %INPUT_BUNDLE_addr_129)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_addr_12_10"/></StgValue>
</operation>

<operation id="3143" st_id="194" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="615">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1412" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:823  %INPUT_BUNDLE_load_13 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_130, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_13"/></StgValue>
</operation>

<operation id="3144" st_id="194" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="615">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1419" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:830  %INPUT_BUNDLE_load_13_1 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_131, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_13_1"/></StgValue>
</operation>

<operation id="3145" st_id="194" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="615">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1427" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:838  %INPUT_BUNDLE_load_13_2 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_132, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_13_2"/></StgValue>
</operation>

<operation id="3146" st_id="194" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="615">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1435" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:846  %INPUT_BUNDLE_load_13_3 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_133, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_13_3"/></StgValue>
</operation>

<operation id="3147" st_id="194" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="615">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1450" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:861  %INPUT_BUNDLE_load_13_4 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_134, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_13_4"/></StgValue>
</operation>

<operation id="3148" st_id="194" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="615">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1458" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:869  %INPUT_BUNDLE_load_13_5 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_135, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_13_5"/></StgValue>
</operation>

<operation id="3149" st_id="194" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="615">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1489" bw="20" op_0_bw="10">
<![CDATA[
.preheader.0.preheader:900  %tmp_3_9_cast = zext i10 %i_1_8 to i20

]]></Node>
<StgValue><ssdm name="tmp_3_9_cast"/></StgValue>
</operation>

<operation id="3150" st_id="194" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="615">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1497" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:908  %INPUT_BUNDLE_load_13_6 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_136, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_13_6"/></StgValue>
</operation>

<operation id="3151" st_id="194" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="615">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1500" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.preheader.0.preheader:911  %sum4_9 = add i20 %tmp_9_mid2, %tmp_3_9_cast

]]></Node>
<StgValue><ssdm name="sum4_9"/></StgValue>
</operation>

<operation id="3152" st_id="194" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="615">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1501" bw="32" op_0_bw="20">
<![CDATA[
.preheader.0.preheader:912  %sum4_9_cast = zext i20 %sum4_9 to i32

]]></Node>
<StgValue><ssdm name="sum4_9_cast"/></StgValue>
</operation>

<operation id="3153" st_id="194" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="615">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1502" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.0.preheader:913  %input2_sum137 = add i32 %sum4_9_cast, %input1006_phi

]]></Node>
<StgValue><ssdm name="input2_sum137"/></StgValue>
</operation>

<operation id="3154" st_id="194" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="615">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1503" bw="8" op_0_bw="8" op_1_bw="32">
<![CDATA[
.preheader.0.preheader:914  %INPUT_BUNDLE_addr_137 = getelementptr i8* %INPUT_BUNDLE, i32 %input2_sum137

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_addr_137"/></StgValue>
</operation>
</state>

<state id="195" st_id="195">

<operation id="3155" st_id="195" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="616">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="895" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8" op_3_bw="1">
<![CDATA[
.preheader.0.preheader:306  call void @_ssdm_op_Write.m_axi.i8P(i8* %OUTPUT_BUNDLE_addr_10, i8 %tmp_42_2_mid1, i1 true)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3156" st_id="195" stage="5" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="616">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="983" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.0.preheader:394  %tmp_38_3_mid1 = call double @llvm.sqrt.f64(double %tmp_37_3_mid1)

]]></Node>
<StgValue><ssdm name="tmp_38_3_mid1"/></StgValue>
</operation>

<operation id="3157" st_id="195" stage="13" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="616">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1080" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.0.preheader:491  %tmp_38_4_mid1 = call double @llvm.sqrt.f64(double %tmp_37_4_mid1)

]]></Node>
<StgValue><ssdm name="tmp_38_4_mid1"/></StgValue>
</operation>

<operation id="3158" st_id="195" stage="22" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="616">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1177" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.0.preheader:588  %tmp_38_5_mid1 = call double @llvm.sqrt.f64(double %tmp_37_5_mid1)

]]></Node>
<StgValue><ssdm name="tmp_38_5_mid1"/></StgValue>
</operation>

<operation id="3159" st_id="195" stage="30" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="616">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1274" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.0.preheader:685  %tmp_38_6_mid1 = call double @llvm.sqrt.f64(double %tmp_37_6_mid1)

]]></Node>
<StgValue><ssdm name="tmp_38_6_mid1"/></StgValue>
</operation>

<operation id="3160" st_id="195" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="616">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1369" bw="32" op_0_bw="20">
<![CDATA[
.preheader.0.preheader:780  %tmp_37_7_mid = zext i20 %p_7_mid1 to i32

]]></Node>
<StgValue><ssdm name="tmp_37_7_mid"/></StgValue>
</operation>

<operation id="3161" st_id="195" stage="6" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="616">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1370" bw="64" op_0_bw="32">
<![CDATA[
.preheader.0.preheader:781  %tmp_37_7_mid1 = uitofp i32 %tmp_37_7_mid to double

]]></Node>
<StgValue><ssdm name="tmp_37_7_mid1"/></StgValue>
</operation>

<operation id="3162" st_id="195" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="616">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1413" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.0.preheader:824  %INPUT_BUNDLE_addr_13_1 = call i8 @_ssdm_op_Read.m_axi.i8P(i8* %INPUT_BUNDLE_addr_130)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_addr_13_1"/></StgValue>
</operation>

<operation id="3163" st_id="195" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="616">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1419" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:830  %INPUT_BUNDLE_load_13_1 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_131, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_13_1"/></StgValue>
</operation>

<operation id="3164" st_id="195" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="616">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1427" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:838  %INPUT_BUNDLE_load_13_2 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_132, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_13_2"/></StgValue>
</operation>

<operation id="3165" st_id="195" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="616">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1435" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:846  %INPUT_BUNDLE_load_13_3 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_133, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_13_3"/></StgValue>
</operation>

<operation id="3166" st_id="195" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="616">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1450" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:861  %INPUT_BUNDLE_load_13_4 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_134, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_13_4"/></StgValue>
</operation>

<operation id="3167" st_id="195" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="616">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1458" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:869  %INPUT_BUNDLE_load_13_5 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_135, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_13_5"/></StgValue>
</operation>

<operation id="3168" st_id="195" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="616">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1497" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:908  %INPUT_BUNDLE_load_13_6 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_136, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_13_6"/></StgValue>
</operation>

<operation id="3169" st_id="195" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="616">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1504" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:915  %INPUT_BUNDLE_load_13_7 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_137, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_13_7"/></StgValue>
</operation>

<operation id="3170" st_id="195" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="616">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1508" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
.preheader.0.preheader:919  %sum6_9 = add i21 1023, %tmp_6_9_cast

]]></Node>
<StgValue><ssdm name="sum6_9"/></StgValue>
</operation>

<operation id="3171" st_id="195" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="616">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1509" bw="32" op_0_bw="21">
<![CDATA[
.preheader.0.preheader:920  %sum6_9_cast = zext i21 %sum6_9 to i32

]]></Node>
<StgValue><ssdm name="sum6_9_cast"/></StgValue>
</operation>

<operation id="3172" st_id="195" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="616">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1510" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.0.preheader:921  %input2_sum138 = add i32 %sum6_9_cast, %input1006_phi

]]></Node>
<StgValue><ssdm name="input2_sum138"/></StgValue>
</operation>

<operation id="3173" st_id="195" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="616">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1511" bw="8" op_0_bw="8" op_1_bw="32">
<![CDATA[
.preheader.0.preheader:922  %INPUT_BUNDLE_addr_138 = getelementptr i8* %INPUT_BUNDLE, i32 %input2_sum138

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_addr_138"/></StgValue>
</operation>

<operation id="3174" st_id="195" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="616">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1515" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
.preheader.0.preheader:926  %sum8_9 = add i21 -1023, %tmp_6_9_cast

]]></Node>
<StgValue><ssdm name="sum8_9"/></StgValue>
</operation>

<operation id="3175" st_id="195" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="616">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1516" bw="32" op_0_bw="21">
<![CDATA[
.preheader.0.preheader:927  %sum8_9_cast = sext i21 %sum8_9 to i32

]]></Node>
<StgValue><ssdm name="sum8_9_cast"/></StgValue>
</operation>

<operation id="3176" st_id="195" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="616">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1517" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.0.preheader:928  %input2_sum139 = add i32 %sum8_9_cast, %input1006_phi

]]></Node>
<StgValue><ssdm name="input2_sum139"/></StgValue>
</operation>

<operation id="3177" st_id="195" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="616">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1518" bw="8" op_0_bw="8" op_1_bw="32">
<![CDATA[
.preheader.0.preheader:929  %INPUT_BUNDLE_addr_139 = getelementptr i8* %INPUT_BUNDLE, i32 %input2_sum139

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_addr_139"/></StgValue>
</operation>

<operation id="3178" st_id="195" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="616">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1531" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
.preheader.0.preheader:942  %sum12_9 = add i21 1025, %tmp_6_9_cast

]]></Node>
<StgValue><ssdm name="sum12_9"/></StgValue>
</operation>

<operation id="3179" st_id="195" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="616">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1532" bw="32" op_0_bw="21">
<![CDATA[
.preheader.0.preheader:943  %sum12_9_cast = zext i21 %sum12_9 to i32

]]></Node>
<StgValue><ssdm name="sum12_9_cast"/></StgValue>
</operation>

<operation id="3180" st_id="195" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="616">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1533" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.0.preheader:944  %input2_sum141 = add i32 %sum12_9_cast, %input1006_phi

]]></Node>
<StgValue><ssdm name="input2_sum141"/></StgValue>
</operation>

<operation id="3181" st_id="195" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="616">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1534" bw="8" op_0_bw="8" op_1_bw="32">
<![CDATA[
.preheader.0.preheader:945  %INPUT_BUNDLE_addr_141 = getelementptr i8* %INPUT_BUNDLE, i32 %input2_sum141

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_addr_141"/></StgValue>
</operation>
</state>

<state id="196" st_id="196">

<operation id="3182" st_id="196" stage="5" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="617">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="896" bw="1" op_0_bw="1" op_1_bw="8">
<![CDATA[
.preheader.0.preheader:307  %OUTPUT_BUNDLE_addr_1_2 = call i1 @_ssdm_op_WriteResp.m_axi.i8P(i8* %OUTPUT_BUNDLE_addr_10)

]]></Node>
<StgValue><ssdm name="OUTPUT_BUNDLE_addr_1_2"/></StgValue>
</operation>

<operation id="3183" st_id="196" stage="4" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="617">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="983" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.0.preheader:394  %tmp_38_3_mid1 = call double @llvm.sqrt.f64(double %tmp_37_3_mid1)

]]></Node>
<StgValue><ssdm name="tmp_38_3_mid1"/></StgValue>
</operation>

<operation id="3184" st_id="196" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="617">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="991" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:402  %OUTPUT_BUNDLE_addr_1_3 = call i1 @_ssdm_op_WriteReq.m_axi.i8P(i8* %OUTPUT_BUNDLE_addr_11, i32 1)

]]></Node>
<StgValue><ssdm name="OUTPUT_BUNDLE_addr_1_3"/></StgValue>
</operation>

<operation id="3185" st_id="196" stage="12" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="617">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1080" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.0.preheader:491  %tmp_38_4_mid1 = call double @llvm.sqrt.f64(double %tmp_37_4_mid1)

]]></Node>
<StgValue><ssdm name="tmp_38_4_mid1"/></StgValue>
</operation>

<operation id="3186" st_id="196" stage="21" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="617">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1177" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.0.preheader:588  %tmp_38_5_mid1 = call double @llvm.sqrt.f64(double %tmp_37_5_mid1)

]]></Node>
<StgValue><ssdm name="tmp_38_5_mid1"/></StgValue>
</operation>

<operation id="3187" st_id="196" stage="29" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="617">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1274" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.0.preheader:685  %tmp_38_6_mid1 = call double @llvm.sqrt.f64(double %tmp_37_6_mid1)

]]></Node>
<StgValue><ssdm name="tmp_38_6_mid1"/></StgValue>
</operation>

<operation id="3188" st_id="196" stage="5" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="617">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1370" bw="64" op_0_bw="32">
<![CDATA[
.preheader.0.preheader:781  %tmp_37_7_mid1 = uitofp i32 %tmp_37_7_mid to double

]]></Node>
<StgValue><ssdm name="tmp_37_7_mid1"/></StgValue>
</operation>

<operation id="3189" st_id="196" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="617">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1399" bw="9" op_0_bw="8">
<![CDATA[
.preheader.0.preheader:810  %tmp_8_8_cast = zext i8 %INPUT_BUNDLE_addr_12_9 to i9

]]></Node>
<StgValue><ssdm name="tmp_8_8_cast"/></StgValue>
</operation>

<operation id="3190" st_id="196" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="617">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1406" bw="9" op_0_bw="9" op_1_bw="8" op_2_bw="1">
<![CDATA[
.preheader.0.preheader:817  %tmp_10_8 = call i9 @_ssdm_op_BitConcatenate.i9.i8.i1(i8 %INPUT_BUNDLE_addr_12_10, i1 false)

]]></Node>
<StgValue><ssdm name="tmp_10_8"/></StgValue>
</operation>

<operation id="3191" st_id="196" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="617">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1407" bw="10" op_0_bw="9">
<![CDATA[
.preheader.0.preheader:818  %tmp_10_8_cast = zext i9 %tmp_10_8 to i10

]]></Node>
<StgValue><ssdm name="tmp_10_8_cast"/></StgValue>
</operation>

<operation id="3192" st_id="196" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="617">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1414" bw="9" op_0_bw="8">
<![CDATA[
.preheader.0.preheader:825  %tmp_12_8_cast = zext i8 %INPUT_BUNDLE_addr_13_1 to i9

]]></Node>
<StgValue><ssdm name="tmp_12_8_cast"/></StgValue>
</operation>

<operation id="3193" st_id="196" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="617">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1420" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.0.preheader:831  %INPUT_BUNDLE_addr_13_2 = call i8 @_ssdm_op_Read.m_axi.i8P(i8* %INPUT_BUNDLE_addr_131)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_addr_13_2"/></StgValue>
</operation>

<operation id="3194" st_id="196" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="617">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1427" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:838  %INPUT_BUNDLE_load_13_2 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_132, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_13_2"/></StgValue>
</operation>

<operation id="3195" st_id="196" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="617">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1435" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:846  %INPUT_BUNDLE_load_13_3 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_133, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_13_3"/></StgValue>
</operation>

<operation id="3196" st_id="196" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="617">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1439" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader.0.preheader:850  %tmp17 = add i9 %tmp_8_8_cast, %tmp_12_8_cast

]]></Node>
<StgValue><ssdm name="tmp17"/></StgValue>
</operation>

<operation id="3197" st_id="196" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="617">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1440" bw="10" op_0_bw="9">
<![CDATA[
.preheader.0.preheader:851  %tmp17_cast = zext i9 %tmp17 to i10

]]></Node>
<StgValue><ssdm name="tmp17_cast"/></StgValue>
</operation>

<operation id="3198" st_id="196" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="617">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1441" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader.0.preheader:852  %sum1_8 = add i10 %tmp17_cast, %tmp_10_8_cast

]]></Node>
<StgValue><ssdm name="sum1_8"/></StgValue>
</operation>

<operation id="3199" st_id="196" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="617">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1450" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:861  %INPUT_BUNDLE_load_13_4 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_134, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_13_4"/></StgValue>
</operation>

<operation id="3200" st_id="196" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="617">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1458" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:869  %INPUT_BUNDLE_load_13_5 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_135, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_13_5"/></StgValue>
</operation>

<operation id="3201" st_id="196" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="617">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1462" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader.0.preheader:873  %sum5_neg_8 = sub i9 %tmp_8_8_cast, %tmp_12_8_cast

]]></Node>
<StgValue><ssdm name="sum5_neg_8"/></StgValue>
</operation>

<operation id="3202" st_id="196" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="617">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1497" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:908  %INPUT_BUNDLE_load_13_6 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_136, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_13_6"/></StgValue>
</operation>

<operation id="3203" st_id="196" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="617">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1504" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:915  %INPUT_BUNDLE_load_13_7 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_137, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_13_7"/></StgValue>
</operation>

<operation id="3204" st_id="196" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="617">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1512" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:923  %INPUT_BUNDLE_load_13_8 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_138, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_13_8"/></StgValue>
</operation>
</state>

<state id="197" st_id="197">

<operation id="3205" st_id="197" stage="4" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="618">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="896" bw="1" op_0_bw="1" op_1_bw="8">
<![CDATA[
.preheader.0.preheader:307  %OUTPUT_BUNDLE_addr_1_2 = call i1 @_ssdm_op_WriteResp.m_axi.i8P(i8* %OUTPUT_BUNDLE_addr_10)

]]></Node>
<StgValue><ssdm name="OUTPUT_BUNDLE_addr_1_2"/></StgValue>
</operation>

<operation id="3206" st_id="197" stage="3" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="618">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="983" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.0.preheader:394  %tmp_38_3_mid1 = call double @llvm.sqrt.f64(double %tmp_37_3_mid1)

]]></Node>
<StgValue><ssdm name="tmp_38_3_mid1"/></StgValue>
</operation>

<operation id="3207" st_id="197" stage="11" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="618">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1080" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.0.preheader:491  %tmp_38_4_mid1 = call double @llvm.sqrt.f64(double %tmp_37_4_mid1)

]]></Node>
<StgValue><ssdm name="tmp_38_4_mid1"/></StgValue>
</operation>

<operation id="3208" st_id="197" stage="20" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="618">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1177" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.0.preheader:588  %tmp_38_5_mid1 = call double @llvm.sqrt.f64(double %tmp_37_5_mid1)

]]></Node>
<StgValue><ssdm name="tmp_38_5_mid1"/></StgValue>
</operation>

<operation id="3209" st_id="197" stage="28" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="618">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1274" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.0.preheader:685  %tmp_38_6_mid1 = call double @llvm.sqrt.f64(double %tmp_37_6_mid1)

]]></Node>
<StgValue><ssdm name="tmp_38_6_mid1"/></StgValue>
</operation>

<operation id="3210" st_id="197" stage="4" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="618">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1370" bw="64" op_0_bw="32">
<![CDATA[
.preheader.0.preheader:781  %tmp_37_7_mid1 = uitofp i32 %tmp_37_7_mid to double

]]></Node>
<StgValue><ssdm name="tmp_37_7_mid1"/></StgValue>
</operation>

<operation id="3211" st_id="197" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="618">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1428" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.0.preheader:839  %INPUT_BUNDLE_addr_13_3 = call i8 @_ssdm_op_Read.m_axi.i8P(i8* %INPUT_BUNDLE_addr_132)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_addr_13_3"/></StgValue>
</operation>

<operation id="3212" st_id="197" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="618">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1435" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:846  %INPUT_BUNDLE_load_13_3 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_133, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_13_3"/></StgValue>
</operation>

<operation id="3213" st_id="197" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="618">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1450" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:861  %INPUT_BUNDLE_load_13_4 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_134, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_13_4"/></StgValue>
</operation>

<operation id="3214" st_id="197" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="618">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1458" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:869  %INPUT_BUNDLE_load_13_5 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_135, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_13_5"/></StgValue>
</operation>

<operation id="3215" st_id="197" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="618">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1488" bw="21" op_0_bw="10">
<![CDATA[
.preheader.0.preheader:899  %tmp_3_9_cast1 = zext i10 %i_1_8 to i21

]]></Node>
<StgValue><ssdm name="tmp_3_9_cast1"/></StgValue>
</operation>

<operation id="3216" st_id="197" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="618">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1497" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:908  %INPUT_BUNDLE_load_13_6 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_136, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_13_6"/></StgValue>
</operation>

<operation id="3217" st_id="197" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="618">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1504" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:915  %INPUT_BUNDLE_load_13_7 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_137, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_13_7"/></StgValue>
</operation>

<operation id="3218" st_id="197" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="618">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1512" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:923  %INPUT_BUNDLE_load_13_8 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_138, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_13_8"/></StgValue>
</operation>

<operation id="3219" st_id="197" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="618">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1519" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:930  %INPUT_BUNDLE_load_13_9 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_139, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_13_9"/></StgValue>
</operation>

<operation id="3220" st_id="197" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="618">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1523" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
.preheader.0.preheader:934  %sum10_9 = add i21 %tmp_15_cast_mid2_cas, %tmp_3_9_cast1

]]></Node>
<StgValue><ssdm name="sum10_9"/></StgValue>
</operation>

<operation id="3221" st_id="197" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="618">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1524" bw="32" op_0_bw="21">
<![CDATA[
.preheader.0.preheader:935  %sum10_9_cast = zext i21 %sum10_9 to i32

]]></Node>
<StgValue><ssdm name="sum10_9_cast"/></StgValue>
</operation>

<operation id="3222" st_id="197" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="618">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1525" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.0.preheader:936  %input2_sum140 = add i32 %sum10_9_cast, %input1006_phi

]]></Node>
<StgValue><ssdm name="input2_sum140"/></StgValue>
</operation>

<operation id="3223" st_id="197" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="618">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1526" bw="8" op_0_bw="8" op_1_bw="32">
<![CDATA[
.preheader.0.preheader:937  %INPUT_BUNDLE_addr_140 = getelementptr i8* %INPUT_BUNDLE, i32 %input2_sum140

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_addr_140"/></StgValue>
</operation>
</state>

<state id="198" st_id="198">

<operation id="3224" st_id="198" stage="3" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="619">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="896" bw="1" op_0_bw="1" op_1_bw="8">
<![CDATA[
.preheader.0.preheader:307  %OUTPUT_BUNDLE_addr_1_2 = call i1 @_ssdm_op_WriteResp.m_axi.i8P(i8* %OUTPUT_BUNDLE_addr_10)

]]></Node>
<StgValue><ssdm name="OUTPUT_BUNDLE_addr_1_2"/></StgValue>
</operation>

<operation id="3225" st_id="198" stage="2" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="619">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="983" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.0.preheader:394  %tmp_38_3_mid1 = call double @llvm.sqrt.f64(double %tmp_37_3_mid1)

]]></Node>
<StgValue><ssdm name="tmp_38_3_mid1"/></StgValue>
</operation>

<operation id="3226" st_id="198" stage="10" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="619">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1080" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.0.preheader:491  %tmp_38_4_mid1 = call double @llvm.sqrt.f64(double %tmp_37_4_mid1)

]]></Node>
<StgValue><ssdm name="tmp_38_4_mid1"/></StgValue>
</operation>

<operation id="3227" st_id="198" stage="19" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="619">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1177" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.0.preheader:588  %tmp_38_5_mid1 = call double @llvm.sqrt.f64(double %tmp_37_5_mid1)

]]></Node>
<StgValue><ssdm name="tmp_38_5_mid1"/></StgValue>
</operation>

<operation id="3228" st_id="198" stage="27" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="619">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1274" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.0.preheader:685  %tmp_38_6_mid1 = call double @llvm.sqrt.f64(double %tmp_37_6_mid1)

]]></Node>
<StgValue><ssdm name="tmp_38_6_mid1"/></StgValue>
</operation>

<operation id="3229" st_id="198" stage="3" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="619">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1370" bw="64" op_0_bw="32">
<![CDATA[
.preheader.0.preheader:781  %tmp_37_7_mid1 = uitofp i32 %tmp_37_7_mid to double

]]></Node>
<StgValue><ssdm name="tmp_37_7_mid1"/></StgValue>
</operation>

<operation id="3230" st_id="198" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="619">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1436" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.0.preheader:847  %INPUT_BUNDLE_addr_13_4 = call i8 @_ssdm_op_Read.m_axi.i8P(i8* %INPUT_BUNDLE_addr_133)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_addr_13_4"/></StgValue>
</operation>

<operation id="3231" st_id="198" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="619">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1450" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:861  %INPUT_BUNDLE_load_13_4 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_134, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_13_4"/></StgValue>
</operation>

<operation id="3232" st_id="198" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="619">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1458" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:869  %INPUT_BUNDLE_load_13_5 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_135, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_13_5"/></StgValue>
</operation>

<operation id="3233" st_id="198" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="619">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1497" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:908  %INPUT_BUNDLE_load_13_6 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_136, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_13_6"/></StgValue>
</operation>

<operation id="3234" st_id="198" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="619">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1504" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:915  %INPUT_BUNDLE_load_13_7 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_137, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_13_7"/></StgValue>
</operation>

<operation id="3235" st_id="198" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="619">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1512" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:923  %INPUT_BUNDLE_load_13_8 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_138, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_13_8"/></StgValue>
</operation>

<operation id="3236" st_id="198" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="619">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1519" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:930  %INPUT_BUNDLE_load_13_9 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_139, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_13_9"/></StgValue>
</operation>

<operation id="3237" st_id="198" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="619">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1527" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:938  %INPUT_BUNDLE_load_14 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_140, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_14"/></StgValue>
</operation>
</state>

<state id="199" st_id="199">

<operation id="3238" st_id="199" stage="2" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="620">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="896" bw="1" op_0_bw="1" op_1_bw="8">
<![CDATA[
.preheader.0.preheader:307  %OUTPUT_BUNDLE_addr_1_2 = call i1 @_ssdm_op_WriteResp.m_axi.i8P(i8* %OUTPUT_BUNDLE_addr_10)

]]></Node>
<StgValue><ssdm name="OUTPUT_BUNDLE_addr_1_2"/></StgValue>
</operation>

<operation id="3239" st_id="199" stage="1" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="620">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="983" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.0.preheader:394  %tmp_38_3_mid1 = call double @llvm.sqrt.f64(double %tmp_37_3_mid1)

]]></Node>
<StgValue><ssdm name="tmp_38_3_mid1"/></StgValue>
</operation>

<operation id="3240" st_id="199" stage="9" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="620">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1080" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.0.preheader:491  %tmp_38_4_mid1 = call double @llvm.sqrt.f64(double %tmp_37_4_mid1)

]]></Node>
<StgValue><ssdm name="tmp_38_4_mid1"/></StgValue>
</operation>

<operation id="3241" st_id="199" stage="18" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="620">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1177" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.0.preheader:588  %tmp_38_5_mid1 = call double @llvm.sqrt.f64(double %tmp_37_5_mid1)

]]></Node>
<StgValue><ssdm name="tmp_38_5_mid1"/></StgValue>
</operation>

<operation id="3242" st_id="199" stage="26" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="620">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1274" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.0.preheader:685  %tmp_38_6_mid1 = call double @llvm.sqrt.f64(double %tmp_37_6_mid1)

]]></Node>
<StgValue><ssdm name="tmp_38_6_mid1"/></StgValue>
</operation>

<operation id="3243" st_id="199" stage="2" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="620">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1370" bw="64" op_0_bw="32">
<![CDATA[
.preheader.0.preheader:781  %tmp_37_7_mid1 = uitofp i32 %tmp_37_7_mid to double

]]></Node>
<StgValue><ssdm name="tmp_37_7_mid1"/></StgValue>
</operation>

<operation id="3244" st_id="199" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="620">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1421" bw="11" op_0_bw="8">
<![CDATA[
.preheader.0.preheader:832  %tmp_14_8 = zext i8 %INPUT_BUNDLE_addr_13_2 to i11

]]></Node>
<StgValue><ssdm name="tmp_14_8"/></StgValue>
</operation>

<operation id="3245" st_id="199" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="620">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1422" bw="10" op_0_bw="8">
<![CDATA[
.preheader.0.preheader:833  %tmp_14_8_cast = zext i8 %INPUT_BUNDLE_addr_13_2 to i10

]]></Node>
<StgValue><ssdm name="tmp_14_8_cast"/></StgValue>
</operation>

<operation id="3246" st_id="199" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="620">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1429" bw="9" op_0_bw="9" op_1_bw="8" op_2_bw="1">
<![CDATA[
.preheader.0.preheader:840  %tmp_18_8 = call i9 @_ssdm_op_BitConcatenate.i9.i8.i1(i8 %INPUT_BUNDLE_addr_13_3, i1 false)

]]></Node>
<StgValue><ssdm name="tmp_18_8"/></StgValue>
</operation>

<operation id="3247" st_id="199" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="620">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1430" bw="11" op_0_bw="9">
<![CDATA[
.preheader.0.preheader:841  %tmp_18_8_cast = zext i9 %tmp_18_8 to i11

]]></Node>
<StgValue><ssdm name="tmp_18_8_cast"/></StgValue>
</operation>

<operation id="3248" st_id="199" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="620">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1437" bw="11" op_0_bw="8">
<![CDATA[
.preheader.0.preheader:848  %tmp_20_8 = zext i8 %INPUT_BUNDLE_addr_13_4 to i11

]]></Node>
<StgValue><ssdm name="tmp_20_8"/></StgValue>
</operation>

<operation id="3249" st_id="199" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="620">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1438" bw="10" op_0_bw="8">
<![CDATA[
.preheader.0.preheader:849  %tmp_20_8_cast = zext i8 %INPUT_BUNDLE_addr_13_4 to i10

]]></Node>
<StgValue><ssdm name="tmp_20_8_cast"/></StgValue>
</operation>

<operation id="3250" st_id="199" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="620">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1442" bw="11" op_0_bw="10">
<![CDATA[
.preheader.0.preheader:853  %sum1_8_cast = zext i10 %sum1_8 to i11

]]></Node>
<StgValue><ssdm name="sum1_8_cast"/></StgValue>
</operation>

<operation id="3251" st_id="199" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="620">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1443" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader.0.preheader:854  %tmp_21_8 = sub i11 %tmp_14_8, %sum1_8_cast

]]></Node>
<StgValue><ssdm name="tmp_21_8"/></StgValue>
</operation>

<operation id="3252" st_id="199" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="620">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1444" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader.0.preheader:855  %tmp18 = add i11 %tmp_21_8, %tmp_20_8

]]></Node>
<StgValue><ssdm name="tmp18"/></StgValue>
</operation>

<operation id="3253" st_id="199" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="620">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1445" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader.0.preheader:856  %convulution_horizont_16 = add i11 %tmp18, %tmp_18_8_cast

]]></Node>
<StgValue><ssdm name="convulution_horizont_16"/></StgValue>
</operation>

<operation id="3254" st_id="199" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="620">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1451" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.0.preheader:862  %INPUT_BUNDLE_addr_13_5 = call i8 @_ssdm_op_Read.m_axi.i8P(i8* %INPUT_BUNDLE_addr_134)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_addr_13_5"/></StgValue>
</operation>

<operation id="3255" st_id="199" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="620">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1458" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:869  %INPUT_BUNDLE_load_13_5 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_135, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_13_5"/></StgValue>
</operation>

<operation id="3256" st_id="199" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="620">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1463" bw="10" op_0_bw="9">
<![CDATA[
.preheader.0.preheader:874  %sum5_neg_8_cast = sext i9 %sum5_neg_8 to i10

]]></Node>
<StgValue><ssdm name="sum5_neg_8_cast"/></StgValue>
</operation>

<operation id="3257" st_id="199" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="620">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1464" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader.0.preheader:875  %sum6_neg_8 = add i10 %sum5_neg_8_cast, %tmp_14_8_cast

]]></Node>
<StgValue><ssdm name="sum6_neg_8"/></StgValue>
</operation>

<operation id="3258" st_id="199" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="620">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1465" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader.0.preheader:876  %tmp_31_8 = sub i10 %sum6_neg_8, %tmp_20_8_cast

]]></Node>
<StgValue><ssdm name="tmp_31_8"/></StgValue>
</operation>

<operation id="3259" st_id="199" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="620">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1497" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:908  %INPUT_BUNDLE_load_13_6 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_136, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_13_6"/></StgValue>
</operation>

<operation id="3260" st_id="199" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="620">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1504" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:915  %INPUT_BUNDLE_load_13_7 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_137, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_13_7"/></StgValue>
</operation>

<operation id="3261" st_id="199" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="620">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1512" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:923  %INPUT_BUNDLE_load_13_8 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_138, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_13_8"/></StgValue>
</operation>

<operation id="3262" st_id="199" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="620">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1519" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:930  %INPUT_BUNDLE_load_13_9 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_139, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_13_9"/></StgValue>
</operation>

<operation id="3263" st_id="199" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="620">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1527" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:938  %INPUT_BUNDLE_load_14 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_140, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_14"/></StgValue>
</operation>

<operation id="3264" st_id="199" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="620">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1535" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:946  %INPUT_BUNDLE_load_14_1 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_141, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_14_1"/></StgValue>
</operation>

<operation id="3265" st_id="199" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="620">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1546" bw="20" op_0_bw="20" op_1_bw="10" op_2_bw="10">
<![CDATA[
.preheader.0.preheader:957  %tmp_73 = call i20 @_ssdm_op_BitConcatenate.i20.i10.i10(i10 %tmp_11_mid2, i10 %i_1_8)

]]></Node>
<StgValue><ssdm name="tmp_73"/></StgValue>
</operation>

<operation id="3266" st_id="199" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="620">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1547" bw="32" op_0_bw="20">
<![CDATA[
.preheader.0.preheader:958  %tmp_24_9 = zext i20 %tmp_73 to i32

]]></Node>
<StgValue><ssdm name="tmp_24_9"/></StgValue>
</operation>

<operation id="3267" st_id="199" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="620">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1548" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.0.preheader:959  %input2_sum142 = add i32 %tmp_24_9, %input1006_phi

]]></Node>
<StgValue><ssdm name="input2_sum142"/></StgValue>
</operation>

<operation id="3268" st_id="199" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="620">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1549" bw="8" op_0_bw="8" op_1_bw="32">
<![CDATA[
.preheader.0.preheader:960  %INPUT_BUNDLE_addr_142 = getelementptr i8* %INPUT_BUNDLE, i32 %input2_sum142

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_addr_142"/></StgValue>
</operation>

<operation id="3269" st_id="199" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="620">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1554" bw="20" op_0_bw="20" op_1_bw="10" op_2_bw="10">
<![CDATA[
.preheader.0.preheader:965  %tmp_74 = call i20 @_ssdm_op_BitConcatenate.i20.i10.i10(i10 %tmp_18_mid2, i10 %i_1_8)

]]></Node>
<StgValue><ssdm name="tmp_74"/></StgValue>
</operation>

<operation id="3270" st_id="199" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="620">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1555" bw="32" op_0_bw="20">
<![CDATA[
.preheader.0.preheader:966  %tmp_28_9 = zext i20 %tmp_74 to i32

]]></Node>
<StgValue><ssdm name="tmp_28_9"/></StgValue>
</operation>

<operation id="3271" st_id="199" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="620">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1556" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.0.preheader:967  %input2_sum143 = add i32 %tmp_28_9, %input1006_phi

]]></Node>
<StgValue><ssdm name="input2_sum143"/></StgValue>
</operation>

<operation id="3272" st_id="199" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="620">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1557" bw="8" op_0_bw="8" op_1_bw="32">
<![CDATA[
.preheader.0.preheader:968  %INPUT_BUNDLE_addr_143 = getelementptr i8* %INPUT_BUNDLE, i32 %input2_sum143

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_addr_143"/></StgValue>
</operation>
</state>

<state id="200" st_id="200">

<operation id="3273" st_id="200" stage="1" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="621">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="896" bw="1" op_0_bw="1" op_1_bw="8">
<![CDATA[
.preheader.0.preheader:307  %OUTPUT_BUNDLE_addr_1_2 = call i1 @_ssdm_op_WriteResp.m_axi.i8P(i8* %OUTPUT_BUNDLE_addr_10)

]]></Node>
<StgValue><ssdm name="OUTPUT_BUNDLE_addr_1_2"/></StgValue>
</operation>

<operation id="3274" st_id="200" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="621">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="984" bw="16" op_0_bw="16" op_1_bw="64">
<![CDATA[
.preheader.0.preheader:395  %tmp_39_3_mid1 = call fastcc i16 @__hls_fptoui_double_(double %tmp_38_3_mid1)

]]></Node>
<StgValue><ssdm name="tmp_39_3_mid1"/></StgValue>
</operation>

<operation id="3275" st_id="200" stage="8" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="621">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1080" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.0.preheader:491  %tmp_38_4_mid1 = call double @llvm.sqrt.f64(double %tmp_37_4_mid1)

]]></Node>
<StgValue><ssdm name="tmp_38_4_mid1"/></StgValue>
</operation>

<operation id="3276" st_id="200" stage="17" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="621">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1177" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.0.preheader:588  %tmp_38_5_mid1 = call double @llvm.sqrt.f64(double %tmp_37_5_mid1)

]]></Node>
<StgValue><ssdm name="tmp_38_5_mid1"/></StgValue>
</operation>

<operation id="3277" st_id="200" stage="25" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="621">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1274" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.0.preheader:685  %tmp_38_6_mid1 = call double @llvm.sqrt.f64(double %tmp_37_6_mid1)

]]></Node>
<StgValue><ssdm name="tmp_38_6_mid1"/></StgValue>
</operation>

<operation id="3278" st_id="200" stage="1" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="621">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1370" bw="64" op_0_bw="32">
<![CDATA[
.preheader.0.preheader:781  %tmp_37_7_mid1 = uitofp i32 %tmp_37_7_mid to double

]]></Node>
<StgValue><ssdm name="tmp_37_7_mid1"/></StgValue>
</operation>

<operation id="3279" st_id="200" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="621">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1459" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.0.preheader:870  %INPUT_BUNDLE_addr_13_6 = call i8 @_ssdm_op_Read.m_axi.i8P(i8* %INPUT_BUNDLE_addr_135)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_addr_13_6"/></StgValue>
</operation>

<operation id="3280" st_id="200" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="621">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1497" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:908  %INPUT_BUNDLE_load_13_6 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_136, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_13_6"/></StgValue>
</operation>

<operation id="3281" st_id="200" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="621">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1504" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:915  %INPUT_BUNDLE_load_13_7 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_137, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_13_7"/></StgValue>
</operation>

<operation id="3282" st_id="200" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="621">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1512" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:923  %INPUT_BUNDLE_load_13_8 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_138, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_13_8"/></StgValue>
</operation>

<operation id="3283" st_id="200" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="621">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1519" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:930  %INPUT_BUNDLE_load_13_9 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_139, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_13_9"/></StgValue>
</operation>

<operation id="3284" st_id="200" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="621">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1527" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:938  %INPUT_BUNDLE_load_14 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_140, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_14"/></StgValue>
</operation>

<operation id="3285" st_id="200" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="621">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1535" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:946  %INPUT_BUNDLE_load_14_1 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_141, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_14_1"/></StgValue>
</operation>

<operation id="3286" st_id="200" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="621">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1550" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:961  %INPUT_BUNDLE_load_14_2 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_142, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_14_2"/></StgValue>
</operation>

<operation id="3287" st_id="200" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="621">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1587" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader.0.preheader:998  %i_1_9 = add i10 10, %i_mid2

]]></Node>
<StgValue><ssdm name="i_1_9"/></StgValue>
</operation>
</state>

<state id="201" st_id="201">

<operation id="3288" st_id="201" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="622">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="984" bw="16" op_0_bw="16" op_1_bw="64">
<![CDATA[
.preheader.0.preheader:395  %tmp_39_3_mid1 = call fastcc i16 @__hls_fptoui_double_(double %tmp_38_3_mid1)

]]></Node>
<StgValue><ssdm name="tmp_39_3_mid1"/></StgValue>
</operation>

<operation id="3289" st_id="201" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="622">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="985" bw="2" op_0_bw="2" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.0.preheader:396  %tmp_164 = call i2 @_ssdm_op_PartSelect.i2.i16.i32.i32(i16 %tmp_39_3_mid1, i32 8, i32 9)

]]></Node>
<StgValue><ssdm name="tmp_164"/></StgValue>
</operation>

<operation id="3290" st_id="201" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="622">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="986" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader.0.preheader:397  %icmp11 = icmp ne i2 %tmp_164, 0

]]></Node>
<StgValue><ssdm name="icmp11"/></StgValue>
</operation>

<operation id="3291" st_id="201" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="622">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="987" bw="8" op_0_bw="16">
<![CDATA[
.preheader.0.preheader:398  %tmp_165 = trunc i16 %tmp_39_3_mid1 to i8

]]></Node>
<StgValue><ssdm name="tmp_165"/></StgValue>
</operation>

<operation id="3292" st_id="201" stage="7" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="622">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1080" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.0.preheader:491  %tmp_38_4_mid1 = call double @llvm.sqrt.f64(double %tmp_37_4_mid1)

]]></Node>
<StgValue><ssdm name="tmp_38_4_mid1"/></StgValue>
</operation>

<operation id="3293" st_id="201" stage="16" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="622">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1177" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.0.preheader:588  %tmp_38_5_mid1 = call double @llvm.sqrt.f64(double %tmp_37_5_mid1)

]]></Node>
<StgValue><ssdm name="tmp_38_5_mid1"/></StgValue>
</operation>

<operation id="3294" st_id="201" stage="24" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="622">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1274" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.0.preheader:685  %tmp_38_6_mid1 = call double @llvm.sqrt.f64(double %tmp_37_6_mid1)

]]></Node>
<StgValue><ssdm name="tmp_38_6_mid1"/></StgValue>
</operation>

<operation id="3295" st_id="201" stage="31" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="622">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1371" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.0.preheader:782  %tmp_38_7_mid1 = call double @llvm.sqrt.f64(double %tmp_37_7_mid1)

]]></Node>
<StgValue><ssdm name="tmp_38_7_mid1"/></StgValue>
</operation>

<operation id="3296" st_id="201" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="622">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1452" bw="9" op_0_bw="9" op_1_bw="8" op_2_bw="1">
<![CDATA[
.preheader.0.preheader:863  %tmp_26_8 = call i9 @_ssdm_op_BitConcatenate.i9.i8.i1(i8 %INPUT_BUNDLE_addr_13_5, i1 false)

]]></Node>
<StgValue><ssdm name="tmp_26_8"/></StgValue>
</operation>

<operation id="3297" st_id="201" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="622">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1453" bw="11" op_0_bw="9">
<![CDATA[
.preheader.0.preheader:864  %tmp_26_8_cast = zext i9 %tmp_26_8 to i11

]]></Node>
<StgValue><ssdm name="tmp_26_8_cast"/></StgValue>
</operation>

<operation id="3298" st_id="201" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="622">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1460" bw="9" op_0_bw="9" op_1_bw="8" op_2_bw="1">
<![CDATA[
.preheader.0.preheader:871  %tmp_30_8 = call i9 @_ssdm_op_BitConcatenate.i9.i8.i1(i8 %INPUT_BUNDLE_addr_13_6, i1 false)

]]></Node>
<StgValue><ssdm name="tmp_30_8"/></StgValue>
</operation>

<operation id="3299" st_id="201" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="622">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1461" bw="11" op_0_bw="9">
<![CDATA[
.preheader.0.preheader:872  %tmp_30_8_cast = zext i9 %tmp_30_8 to i11

]]></Node>
<StgValue><ssdm name="tmp_30_8_cast"/></StgValue>
</operation>

<operation id="3300" st_id="201" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="622">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1466" bw="11" op_0_bw="10">
<![CDATA[
.preheader.0.preheader:877  %tmp_31_8_cast = sext i10 %tmp_31_8 to i11

]]></Node>
<StgValue><ssdm name="tmp_31_8_cast"/></StgValue>
</operation>

<operation id="3301" st_id="201" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="622">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1467" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader.0.preheader:878  %tmp_32_8 = sub i11 %tmp_31_8_cast, %tmp_26_8_cast

]]></Node>
<StgValue><ssdm name="tmp_32_8"/></StgValue>
</operation>

<operation id="3302" st_id="201" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="622">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1468" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader.0.preheader:879  %convulution_vertical_8 = add i11 %tmp_30_8_cast, %tmp_32_8

]]></Node>
<StgValue><ssdm name="convulution_vertical_8"/></StgValue>
</operation>

<operation id="3303" st_id="201" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="622">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1469" bw="20" op_0_bw="11">
<![CDATA[
.preheader.0.preheader:880  %tmp_33_8 = sext i11 %convulution_horizont_16 to i20

]]></Node>
<StgValue><ssdm name="tmp_33_8"/></StgValue>
</operation>

<operation id="3304" st_id="201" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="622">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1470" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.preheader.0.preheader:881  %tmp_34_8 = mul i20 %tmp_33_8, %tmp_33_8

]]></Node>
<StgValue><ssdm name="tmp_34_8"/></StgValue>
</operation>

<operation id="3305" st_id="201" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="622">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1498" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.0.preheader:909  %INPUT_BUNDLE_addr_13_7 = call i8 @_ssdm_op_Read.m_axi.i8P(i8* %INPUT_BUNDLE_addr_136)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_addr_13_7"/></StgValue>
</operation>

<operation id="3306" st_id="201" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="622">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1504" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:915  %INPUT_BUNDLE_load_13_7 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_137, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_13_7"/></StgValue>
</operation>

<operation id="3307" st_id="201" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="622">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1512" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:923  %INPUT_BUNDLE_load_13_8 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_138, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_13_8"/></StgValue>
</operation>

<operation id="3308" st_id="201" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="622">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1519" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:930  %INPUT_BUNDLE_load_13_9 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_139, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_13_9"/></StgValue>
</operation>

<operation id="3309" st_id="201" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="622">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1527" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:938  %INPUT_BUNDLE_load_14 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_140, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_14"/></StgValue>
</operation>

<operation id="3310" st_id="201" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="622">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1535" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:946  %INPUT_BUNDLE_load_14_1 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_141, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_14_1"/></StgValue>
</operation>

<operation id="3311" st_id="201" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="622">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1550" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:961  %INPUT_BUNDLE_load_14_2 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_142, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_14_2"/></StgValue>
</operation>

<operation id="3312" st_id="201" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="622">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1558" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:969  %INPUT_BUNDLE_load_14_3 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_143, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_14_3"/></StgValue>
</operation>

<operation id="3313" st_id="201" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="622">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1590" bw="20" op_0_bw="20" op_1_bw="10" op_2_bw="10">
<![CDATA[
.preheader.0.preheader:1001  %tmp_49 = call i20 @_ssdm_op_BitConcatenate.i20.i10.i10(i10 %j_mid2, i10 %i_1_9)

]]></Node>
<StgValue><ssdm name="tmp_49"/></StgValue>
</operation>

<operation id="3314" st_id="201" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="622">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1591" bw="32" op_0_bw="20">
<![CDATA[
.preheader.0.preheader:1002  %tmp_6_s = zext i20 %tmp_49 to i32

]]></Node>
<StgValue><ssdm name="tmp_6_s"/></StgValue>
</operation>

<operation id="3315" st_id="201" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="622">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1592" bw="21" op_0_bw="20">
<![CDATA[
.preheader.0.preheader:1003  %tmp_6_cast = zext i20 %tmp_49 to i21

]]></Node>
<StgValue><ssdm name="tmp_6_cast"/></StgValue>
</operation>

<operation id="3316" st_id="201" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="622">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1593" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
.preheader.0.preheader:1004  %sum2_s = add i21 -1025, %tmp_6_cast

]]></Node>
<StgValue><ssdm name="sum2_s"/></StgValue>
</operation>

<operation id="3317" st_id="201" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="622">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1594" bw="32" op_0_bw="21">
<![CDATA[
.preheader.0.preheader:1005  %sum2_cast = sext i21 %sum2_s to i32

]]></Node>
<StgValue><ssdm name="sum2_cast"/></StgValue>
</operation>

<operation id="3318" st_id="201" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="622">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1595" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.0.preheader:1006  %input2_sum144 = add i32 %sum2_cast, %input1006_phi

]]></Node>
<StgValue><ssdm name="input2_sum144"/></StgValue>
</operation>

<operation id="3319" st_id="201" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="622">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1596" bw="8" op_0_bw="8" op_1_bw="32">
<![CDATA[
.preheader.0.preheader:1007  %INPUT_BUNDLE_addr_144 = getelementptr i8* %INPUT_BUNDLE, i32 %input2_sum144

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_addr_144"/></StgValue>
</operation>

<operation id="3320" st_id="201" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="622">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1682" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.0.preheader:1093  %output4_sum18 = add i32 %tmp_6_s, %output1007_phi

]]></Node>
<StgValue><ssdm name="output4_sum18"/></StgValue>
</operation>

<operation id="3321" st_id="201" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="622">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1683" bw="8" op_0_bw="8" op_1_bw="32">
<![CDATA[
.preheader.0.preheader:1094  %OUTPUT_BUNDLE_addr_18 = getelementptr i8* %OUTPUT_BUNDLE, i32 %output4_sum18

]]></Node>
<StgValue><ssdm name="OUTPUT_BUNDLE_addr_18"/></StgValue>
</operation>
</state>

<state id="202" st_id="202">

<operation id="3322" st_id="202" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="623">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="988" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader.0.preheader:399  %tmp_42_3_mid1 = select i1 %icmp11, i8 -1, i8 %tmp_165

]]></Node>
<StgValue><ssdm name="tmp_42_3_mid1"/></StgValue>
</operation>

<operation id="3323" st_id="202" stage="6" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="623">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1080" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.0.preheader:491  %tmp_38_4_mid1 = call double @llvm.sqrt.f64(double %tmp_37_4_mid1)

]]></Node>
<StgValue><ssdm name="tmp_38_4_mid1"/></StgValue>
</operation>

<operation id="3324" st_id="202" stage="15" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="623">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1177" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.0.preheader:588  %tmp_38_5_mid1 = call double @llvm.sqrt.f64(double %tmp_37_5_mid1)

]]></Node>
<StgValue><ssdm name="tmp_38_5_mid1"/></StgValue>
</operation>

<operation id="3325" st_id="202" stage="23" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="623">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1274" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.0.preheader:685  %tmp_38_6_mid1 = call double @llvm.sqrt.f64(double %tmp_37_6_mid1)

]]></Node>
<StgValue><ssdm name="tmp_38_6_mid1"/></StgValue>
</operation>

<operation id="3326" st_id="202" stage="30" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="623">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1371" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.0.preheader:782  %tmp_38_7_mid1 = call double @llvm.sqrt.f64(double %tmp_37_7_mid1)

]]></Node>
<StgValue><ssdm name="tmp_38_7_mid1"/></StgValue>
</operation>

<operation id="3327" st_id="202" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="623">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1471" bw="20" op_0_bw="11">
<![CDATA[
.preheader.0.preheader:882  %tmp_35_8 = sext i11 %convulution_vertical_8 to i20

]]></Node>
<StgValue><ssdm name="tmp_35_8"/></StgValue>
</operation>

<operation id="3328" st_id="202" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="623">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1472" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.preheader.0.preheader:883  %tmp_36_8 = mul i20 %tmp_35_8, %tmp_35_8

]]></Node>
<StgValue><ssdm name="tmp_36_8"/></StgValue>
</operation>

<operation id="3329" st_id="202" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="623">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1473" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.preheader.0.preheader:884  %p_8 = add i20 %tmp_34_8, %tmp_36_8

]]></Node>
<StgValue><ssdm name="p_8"/></StgValue>
</operation>

<operation id="3330" st_id="202" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="623">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1505" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.0.preheader:916  %INPUT_BUNDLE_addr_13_8 = call i8 @_ssdm_op_Read.m_axi.i8P(i8* %INPUT_BUNDLE_addr_137)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_addr_13_8"/></StgValue>
</operation>

<operation id="3331" st_id="202" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="623">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1512" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:923  %INPUT_BUNDLE_load_13_8 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_138, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_13_8"/></StgValue>
</operation>

<operation id="3332" st_id="202" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="623">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1519" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:930  %INPUT_BUNDLE_load_13_9 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_139, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_13_9"/></StgValue>
</operation>

<operation id="3333" st_id="202" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="623">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1527" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:938  %INPUT_BUNDLE_load_14 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_140, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_14"/></StgValue>
</operation>

<operation id="3334" st_id="202" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="623">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1535" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:946  %INPUT_BUNDLE_load_14_1 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_141, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_14_1"/></StgValue>
</operation>

<operation id="3335" st_id="202" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="623">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1550" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:961  %INPUT_BUNDLE_load_14_2 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_142, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_14_2"/></StgValue>
</operation>

<operation id="3336" st_id="202" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="623">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1558" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:969  %INPUT_BUNDLE_load_14_3 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_143, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_14_3"/></StgValue>
</operation>

<operation id="3337" st_id="202" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="623">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1589" bw="20" op_0_bw="10">
<![CDATA[
.preheader.0.preheader:1000  %tmp_3_cast = zext i10 %i_1_9 to i20

]]></Node>
<StgValue><ssdm name="tmp_3_cast"/></StgValue>
</operation>

<operation id="3338" st_id="202" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="623">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1597" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:1008  %INPUT_BUNDLE_load_14_4 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_144, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_14_4"/></StgValue>
</operation>

<operation id="3339" st_id="202" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="623">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1600" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.preheader.0.preheader:1011  %sum4_s = add i20 %tmp_9_mid2, %tmp_3_cast

]]></Node>
<StgValue><ssdm name="sum4_s"/></StgValue>
</operation>

<operation id="3340" st_id="202" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="623">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1601" bw="32" op_0_bw="20">
<![CDATA[
.preheader.0.preheader:1012  %sum4_cast = zext i20 %sum4_s to i32

]]></Node>
<StgValue><ssdm name="sum4_cast"/></StgValue>
</operation>

<operation id="3341" st_id="202" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="623">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1602" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.0.preheader:1013  %input2_sum145 = add i32 %sum4_cast, %input1006_phi

]]></Node>
<StgValue><ssdm name="input2_sum145"/></StgValue>
</operation>

<operation id="3342" st_id="202" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="623">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1603" bw="8" op_0_bw="8" op_1_bw="32">
<![CDATA[
.preheader.0.preheader:1014  %INPUT_BUNDLE_addr_145 = getelementptr i8* %INPUT_BUNDLE, i32 %input2_sum145

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_addr_145"/></StgValue>
</operation>
</state>

<state id="203" st_id="203">

<operation id="3343" st_id="203" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="624">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="992" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8" op_3_bw="1">
<![CDATA[
.preheader.0.preheader:403  call void @_ssdm_op_Write.m_axi.i8P(i8* %OUTPUT_BUNDLE_addr_11, i8 %tmp_42_3_mid1, i1 true)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3344" st_id="203" stage="5" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="624">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1080" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.0.preheader:491  %tmp_38_4_mid1 = call double @llvm.sqrt.f64(double %tmp_37_4_mid1)

]]></Node>
<StgValue><ssdm name="tmp_38_4_mid1"/></StgValue>
</operation>

<operation id="3345" st_id="203" stage="14" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="624">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1177" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.0.preheader:588  %tmp_38_5_mid1 = call double @llvm.sqrt.f64(double %tmp_37_5_mid1)

]]></Node>
<StgValue><ssdm name="tmp_38_5_mid1"/></StgValue>
</operation>

<operation id="3346" st_id="203" stage="22" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="624">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1274" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.0.preheader:685  %tmp_38_6_mid1 = call double @llvm.sqrt.f64(double %tmp_37_6_mid1)

]]></Node>
<StgValue><ssdm name="tmp_38_6_mid1"/></StgValue>
</operation>

<operation id="3347" st_id="203" stage="29" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="624">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1371" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.0.preheader:782  %tmp_38_7_mid1 = call double @llvm.sqrt.f64(double %tmp_37_7_mid1)

]]></Node>
<StgValue><ssdm name="tmp_38_7_mid1"/></StgValue>
</operation>

<operation id="3348" st_id="203" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="624">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1474" bw="32" op_0_bw="20">
<![CDATA[
.preheader.0.preheader:885  %tmp_37_39 = zext i20 %p_8 to i32

]]></Node>
<StgValue><ssdm name="tmp_37_39"/></StgValue>
</operation>

<operation id="3349" st_id="203" stage="6" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="624">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1475" bw="64" op_0_bw="32">
<![CDATA[
.preheader.0.preheader:886  %tmp_37_8 = uitofp i32 %tmp_37_39 to double

]]></Node>
<StgValue><ssdm name="tmp_37_8"/></StgValue>
</operation>

<operation id="3350" st_id="203" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="624">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1513" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.0.preheader:924  %INPUT_BUNDLE_addr_13_9 = call i8 @_ssdm_op_Read.m_axi.i8P(i8* %INPUT_BUNDLE_addr_138)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_addr_13_9"/></StgValue>
</operation>

<operation id="3351" st_id="203" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="624">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1519" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:930  %INPUT_BUNDLE_load_13_9 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_139, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_13_9"/></StgValue>
</operation>

<operation id="3352" st_id="203" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="624">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1527" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:938  %INPUT_BUNDLE_load_14 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_140, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_14"/></StgValue>
</operation>

<operation id="3353" st_id="203" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="624">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1535" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:946  %INPUT_BUNDLE_load_14_1 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_141, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_14_1"/></StgValue>
</operation>

<operation id="3354" st_id="203" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="624">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1550" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:961  %INPUT_BUNDLE_load_14_2 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_142, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_14_2"/></StgValue>
</operation>

<operation id="3355" st_id="203" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="624">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1558" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:969  %INPUT_BUNDLE_load_14_3 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_143, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_14_3"/></StgValue>
</operation>

<operation id="3356" st_id="203" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="624">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1597" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:1008  %INPUT_BUNDLE_load_14_4 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_144, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_14_4"/></StgValue>
</operation>

<operation id="3357" st_id="203" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="624">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1604" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:1015  %INPUT_BUNDLE_load_14_5 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_145, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_14_5"/></StgValue>
</operation>

<operation id="3358" st_id="203" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="624">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1608" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
.preheader.0.preheader:1019  %sum6_s = add i21 1023, %tmp_6_cast

]]></Node>
<StgValue><ssdm name="sum6_s"/></StgValue>
</operation>

<operation id="3359" st_id="203" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="624">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1609" bw="32" op_0_bw="21">
<![CDATA[
.preheader.0.preheader:1020  %sum6_cast = zext i21 %sum6_s to i32

]]></Node>
<StgValue><ssdm name="sum6_cast"/></StgValue>
</operation>

<operation id="3360" st_id="203" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="624">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1610" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.0.preheader:1021  %input2_sum146 = add i32 %sum6_cast, %input1006_phi

]]></Node>
<StgValue><ssdm name="input2_sum146"/></StgValue>
</operation>

<operation id="3361" st_id="203" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="624">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1611" bw="8" op_0_bw="8" op_1_bw="32">
<![CDATA[
.preheader.0.preheader:1022  %INPUT_BUNDLE_addr_146 = getelementptr i8* %INPUT_BUNDLE, i32 %input2_sum146

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_addr_146"/></StgValue>
</operation>

<operation id="3362" st_id="203" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="624">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1615" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
.preheader.0.preheader:1026  %sum8_s = add i21 -1023, %tmp_6_cast

]]></Node>
<StgValue><ssdm name="sum8_s"/></StgValue>
</operation>

<operation id="3363" st_id="203" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="624">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1616" bw="32" op_0_bw="21">
<![CDATA[
.preheader.0.preheader:1027  %sum8_cast = sext i21 %sum8_s to i32

]]></Node>
<StgValue><ssdm name="sum8_cast"/></StgValue>
</operation>

<operation id="3364" st_id="203" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="624">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1617" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.0.preheader:1028  %input2_sum147 = add i32 %sum8_cast, %input1006_phi

]]></Node>
<StgValue><ssdm name="input2_sum147"/></StgValue>
</operation>

<operation id="3365" st_id="203" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="624">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1618" bw="8" op_0_bw="8" op_1_bw="32">
<![CDATA[
.preheader.0.preheader:1029  %INPUT_BUNDLE_addr_147 = getelementptr i8* %INPUT_BUNDLE, i32 %input2_sum147

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_addr_147"/></StgValue>
</operation>

<operation id="3366" st_id="203" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="624">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1631" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
.preheader.0.preheader:1042  %sum12_s = add i21 1025, %tmp_6_cast

]]></Node>
<StgValue><ssdm name="sum12_s"/></StgValue>
</operation>

<operation id="3367" st_id="203" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="624">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1632" bw="32" op_0_bw="21">
<![CDATA[
.preheader.0.preheader:1043  %sum12_cast = zext i21 %sum12_s to i32

]]></Node>
<StgValue><ssdm name="sum12_cast"/></StgValue>
</operation>

<operation id="3368" st_id="203" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="624">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1633" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.0.preheader:1044  %input2_sum149 = add i32 %sum12_cast, %input1006_phi

]]></Node>
<StgValue><ssdm name="input2_sum149"/></StgValue>
</operation>

<operation id="3369" st_id="203" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="624">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1634" bw="8" op_0_bw="8" op_1_bw="32">
<![CDATA[
.preheader.0.preheader:1045  %INPUT_BUNDLE_addr_149 = getelementptr i8* %INPUT_BUNDLE, i32 %input2_sum149

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_addr_149"/></StgValue>
</operation>
</state>

<state id="204" st_id="204">

<operation id="3370" st_id="204" stage="5" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="625">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="993" bw="1" op_0_bw="1" op_1_bw="8">
<![CDATA[
.preheader.0.preheader:404  %OUTPUT_BUNDLE_addr_1_4 = call i1 @_ssdm_op_WriteResp.m_axi.i8P(i8* %OUTPUT_BUNDLE_addr_11)

]]></Node>
<StgValue><ssdm name="OUTPUT_BUNDLE_addr_1_4"/></StgValue>
</operation>

<operation id="3371" st_id="204" stage="4" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="625">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1080" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.0.preheader:491  %tmp_38_4_mid1 = call double @llvm.sqrt.f64(double %tmp_37_4_mid1)

]]></Node>
<StgValue><ssdm name="tmp_38_4_mid1"/></StgValue>
</operation>

<operation id="3372" st_id="204" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="625">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1088" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:499  %OUTPUT_BUNDLE_addr_1_5 = call i1 @_ssdm_op_WriteReq.m_axi.i8P(i8* %OUTPUT_BUNDLE_addr_12, i32 1)

]]></Node>
<StgValue><ssdm name="OUTPUT_BUNDLE_addr_1_5"/></StgValue>
</operation>

<operation id="3373" st_id="204" stage="13" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="625">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1177" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.0.preheader:588  %tmp_38_5_mid1 = call double @llvm.sqrt.f64(double %tmp_37_5_mid1)

]]></Node>
<StgValue><ssdm name="tmp_38_5_mid1"/></StgValue>
</operation>

<operation id="3374" st_id="204" stage="21" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="625">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1274" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.0.preheader:685  %tmp_38_6_mid1 = call double @llvm.sqrt.f64(double %tmp_37_6_mid1)

]]></Node>
<StgValue><ssdm name="tmp_38_6_mid1"/></StgValue>
</operation>

<operation id="3375" st_id="204" stage="28" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="625">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1371" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.0.preheader:782  %tmp_38_7_mid1 = call double @llvm.sqrt.f64(double %tmp_37_7_mid1)

]]></Node>
<StgValue><ssdm name="tmp_38_7_mid1"/></StgValue>
</operation>

<operation id="3376" st_id="204" stage="5" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="625">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1475" bw="64" op_0_bw="32">
<![CDATA[
.preheader.0.preheader:886  %tmp_37_8 = uitofp i32 %tmp_37_39 to double

]]></Node>
<StgValue><ssdm name="tmp_37_8"/></StgValue>
</operation>

<operation id="3377" st_id="204" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="625">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1499" bw="9" op_0_bw="8">
<![CDATA[
.preheader.0.preheader:910  %tmp_8_9_cast = zext i8 %INPUT_BUNDLE_addr_13_7 to i9

]]></Node>
<StgValue><ssdm name="tmp_8_9_cast"/></StgValue>
</operation>

<operation id="3378" st_id="204" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="625">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1506" bw="9" op_0_bw="9" op_1_bw="8" op_2_bw="1">
<![CDATA[
.preheader.0.preheader:917  %tmp_10_9 = call i9 @_ssdm_op_BitConcatenate.i9.i8.i1(i8 %INPUT_BUNDLE_addr_13_8, i1 false)

]]></Node>
<StgValue><ssdm name="tmp_10_9"/></StgValue>
</operation>

<operation id="3379" st_id="204" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="625">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1507" bw="10" op_0_bw="9">
<![CDATA[
.preheader.0.preheader:918  %tmp_10_9_cast = zext i9 %tmp_10_9 to i10

]]></Node>
<StgValue><ssdm name="tmp_10_9_cast"/></StgValue>
</operation>

<operation id="3380" st_id="204" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="625">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1514" bw="9" op_0_bw="8">
<![CDATA[
.preheader.0.preheader:925  %tmp_12_9_cast = zext i8 %INPUT_BUNDLE_addr_13_9 to i9

]]></Node>
<StgValue><ssdm name="tmp_12_9_cast"/></StgValue>
</operation>

<operation id="3381" st_id="204" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="625">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1520" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.0.preheader:931  %INPUT_BUNDLE_addr_13_10 = call i8 @_ssdm_op_Read.m_axi.i8P(i8* %INPUT_BUNDLE_addr_139)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_addr_13_10"/></StgValue>
</operation>

<operation id="3382" st_id="204" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="625">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1527" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:938  %INPUT_BUNDLE_load_14 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_140, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_14"/></StgValue>
</operation>

<operation id="3383" st_id="204" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="625">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1535" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:946  %INPUT_BUNDLE_load_14_1 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_141, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_14_1"/></StgValue>
</operation>

<operation id="3384" st_id="204" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="625">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1539" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader.0.preheader:950  %tmp19 = add i9 %tmp_8_9_cast, %tmp_12_9_cast

]]></Node>
<StgValue><ssdm name="tmp19"/></StgValue>
</operation>

<operation id="3385" st_id="204" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="625">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1540" bw="10" op_0_bw="9">
<![CDATA[
.preheader.0.preheader:951  %tmp19_cast = zext i9 %tmp19 to i10

]]></Node>
<StgValue><ssdm name="tmp19_cast"/></StgValue>
</operation>

<operation id="3386" st_id="204" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="625">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1541" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader.0.preheader:952  %sum1_9 = add i10 %tmp19_cast, %tmp_10_9_cast

]]></Node>
<StgValue><ssdm name="sum1_9"/></StgValue>
</operation>

<operation id="3387" st_id="204" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="625">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1550" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:961  %INPUT_BUNDLE_load_14_2 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_142, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_14_2"/></StgValue>
</operation>

<operation id="3388" st_id="204" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="625">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1558" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:969  %INPUT_BUNDLE_load_14_3 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_143, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_14_3"/></StgValue>
</operation>

<operation id="3389" st_id="204" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="625">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1562" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader.0.preheader:973  %sum5_neg_9 = sub i9 %tmp_8_9_cast, %tmp_12_9_cast

]]></Node>
<StgValue><ssdm name="sum5_neg_9"/></StgValue>
</operation>

<operation id="3390" st_id="204" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="625">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1597" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:1008  %INPUT_BUNDLE_load_14_4 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_144, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_14_4"/></StgValue>
</operation>

<operation id="3391" st_id="204" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="625">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1604" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:1015  %INPUT_BUNDLE_load_14_5 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_145, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_14_5"/></StgValue>
</operation>

<operation id="3392" st_id="204" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="625">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1612" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:1023  %INPUT_BUNDLE_load_14_6 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_146, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_14_6"/></StgValue>
</operation>
</state>

<state id="205" st_id="205">

<operation id="3393" st_id="205" stage="4" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="626">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="993" bw="1" op_0_bw="1" op_1_bw="8">
<![CDATA[
.preheader.0.preheader:404  %OUTPUT_BUNDLE_addr_1_4 = call i1 @_ssdm_op_WriteResp.m_axi.i8P(i8* %OUTPUT_BUNDLE_addr_11)

]]></Node>
<StgValue><ssdm name="OUTPUT_BUNDLE_addr_1_4"/></StgValue>
</operation>

<operation id="3394" st_id="205" stage="3" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="626">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1080" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.0.preheader:491  %tmp_38_4_mid1 = call double @llvm.sqrt.f64(double %tmp_37_4_mid1)

]]></Node>
<StgValue><ssdm name="tmp_38_4_mid1"/></StgValue>
</operation>

<operation id="3395" st_id="205" stage="12" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="626">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1177" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.0.preheader:588  %tmp_38_5_mid1 = call double @llvm.sqrt.f64(double %tmp_37_5_mid1)

]]></Node>
<StgValue><ssdm name="tmp_38_5_mid1"/></StgValue>
</operation>

<operation id="3396" st_id="205" stage="20" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="626">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1274" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.0.preheader:685  %tmp_38_6_mid1 = call double @llvm.sqrt.f64(double %tmp_37_6_mid1)

]]></Node>
<StgValue><ssdm name="tmp_38_6_mid1"/></StgValue>
</operation>

<operation id="3397" st_id="205" stage="27" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="626">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1371" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.0.preheader:782  %tmp_38_7_mid1 = call double @llvm.sqrt.f64(double %tmp_37_7_mid1)

]]></Node>
<StgValue><ssdm name="tmp_38_7_mid1"/></StgValue>
</operation>

<operation id="3398" st_id="205" stage="4" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="626">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1475" bw="64" op_0_bw="32">
<![CDATA[
.preheader.0.preheader:886  %tmp_37_8 = uitofp i32 %tmp_37_39 to double

]]></Node>
<StgValue><ssdm name="tmp_37_8"/></StgValue>
</operation>

<operation id="3399" st_id="205" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="626">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1528" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.0.preheader:939  %INPUT_BUNDLE_addr_14_1 = call i8 @_ssdm_op_Read.m_axi.i8P(i8* %INPUT_BUNDLE_addr_140)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_addr_14_1"/></StgValue>
</operation>

<operation id="3400" st_id="205" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="626">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1535" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:946  %INPUT_BUNDLE_load_14_1 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_141, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_14_1"/></StgValue>
</operation>

<operation id="3401" st_id="205" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="626">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1550" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:961  %INPUT_BUNDLE_load_14_2 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_142, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_14_2"/></StgValue>
</operation>

<operation id="3402" st_id="205" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="626">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1558" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:969  %INPUT_BUNDLE_load_14_3 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_143, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_14_3"/></StgValue>
</operation>

<operation id="3403" st_id="205" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="626">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1588" bw="21" op_0_bw="10">
<![CDATA[
.preheader.0.preheader:999  %tmp_3_cast1 = zext i10 %i_1_9 to i21

]]></Node>
<StgValue><ssdm name="tmp_3_cast1"/></StgValue>
</operation>

<operation id="3404" st_id="205" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="626">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1597" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:1008  %INPUT_BUNDLE_load_14_4 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_144, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_14_4"/></StgValue>
</operation>

<operation id="3405" st_id="205" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="626">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1604" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:1015  %INPUT_BUNDLE_load_14_5 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_145, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_14_5"/></StgValue>
</operation>

<operation id="3406" st_id="205" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="626">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1612" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:1023  %INPUT_BUNDLE_load_14_6 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_146, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_14_6"/></StgValue>
</operation>

<operation id="3407" st_id="205" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="626">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1619" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:1030  %INPUT_BUNDLE_load_14_7 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_147, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_14_7"/></StgValue>
</operation>

<operation id="3408" st_id="205" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="626">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1623" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
.preheader.0.preheader:1034  %sum10_s = add i21 %tmp_15_cast_mid2_cas, %tmp_3_cast1

]]></Node>
<StgValue><ssdm name="sum10_s"/></StgValue>
</operation>

<operation id="3409" st_id="205" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="626">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1624" bw="32" op_0_bw="21">
<![CDATA[
.preheader.0.preheader:1035  %sum10_cast = zext i21 %sum10_s to i32

]]></Node>
<StgValue><ssdm name="sum10_cast"/></StgValue>
</operation>

<operation id="3410" st_id="205" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="626">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1625" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.0.preheader:1036  %input2_sum148 = add i32 %sum10_cast, %input1006_phi

]]></Node>
<StgValue><ssdm name="input2_sum148"/></StgValue>
</operation>

<operation id="3411" st_id="205" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="626">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1626" bw="8" op_0_bw="8" op_1_bw="32">
<![CDATA[
.preheader.0.preheader:1037  %INPUT_BUNDLE_addr_148 = getelementptr i8* %INPUT_BUNDLE, i32 %input2_sum148

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_addr_148"/></StgValue>
</operation>
</state>

<state id="206" st_id="206">

<operation id="3412" st_id="206" stage="3" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="627">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="993" bw="1" op_0_bw="1" op_1_bw="8">
<![CDATA[
.preheader.0.preheader:404  %OUTPUT_BUNDLE_addr_1_4 = call i1 @_ssdm_op_WriteResp.m_axi.i8P(i8* %OUTPUT_BUNDLE_addr_11)

]]></Node>
<StgValue><ssdm name="OUTPUT_BUNDLE_addr_1_4"/></StgValue>
</operation>

<operation id="3413" st_id="206" stage="2" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="627">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1080" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.0.preheader:491  %tmp_38_4_mid1 = call double @llvm.sqrt.f64(double %tmp_37_4_mid1)

]]></Node>
<StgValue><ssdm name="tmp_38_4_mid1"/></StgValue>
</operation>

<operation id="3414" st_id="206" stage="11" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="627">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1177" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.0.preheader:588  %tmp_38_5_mid1 = call double @llvm.sqrt.f64(double %tmp_37_5_mid1)

]]></Node>
<StgValue><ssdm name="tmp_38_5_mid1"/></StgValue>
</operation>

<operation id="3415" st_id="206" stage="19" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="627">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1274" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.0.preheader:685  %tmp_38_6_mid1 = call double @llvm.sqrt.f64(double %tmp_37_6_mid1)

]]></Node>
<StgValue><ssdm name="tmp_38_6_mid1"/></StgValue>
</operation>

<operation id="3416" st_id="206" stage="26" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="627">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1371" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.0.preheader:782  %tmp_38_7_mid1 = call double @llvm.sqrt.f64(double %tmp_37_7_mid1)

]]></Node>
<StgValue><ssdm name="tmp_38_7_mid1"/></StgValue>
</operation>

<operation id="3417" st_id="206" stage="3" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="627">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1475" bw="64" op_0_bw="32">
<![CDATA[
.preheader.0.preheader:886  %tmp_37_8 = uitofp i32 %tmp_37_39 to double

]]></Node>
<StgValue><ssdm name="tmp_37_8"/></StgValue>
</operation>

<operation id="3418" st_id="206" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="627">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1536" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.0.preheader:947  %INPUT_BUNDLE_addr_14_2 = call i8 @_ssdm_op_Read.m_axi.i8P(i8* %INPUT_BUNDLE_addr_141)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_addr_14_2"/></StgValue>
</operation>

<operation id="3419" st_id="206" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="627">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1550" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:961  %INPUT_BUNDLE_load_14_2 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_142, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_14_2"/></StgValue>
</operation>

<operation id="3420" st_id="206" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="627">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1558" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:969  %INPUT_BUNDLE_load_14_3 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_143, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_14_3"/></StgValue>
</operation>

<operation id="3421" st_id="206" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="627">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1597" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:1008  %INPUT_BUNDLE_load_14_4 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_144, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_14_4"/></StgValue>
</operation>

<operation id="3422" st_id="206" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="627">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1604" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:1015  %INPUT_BUNDLE_load_14_5 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_145, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_14_5"/></StgValue>
</operation>

<operation id="3423" st_id="206" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="627">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1612" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:1023  %INPUT_BUNDLE_load_14_6 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_146, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_14_6"/></StgValue>
</operation>

<operation id="3424" st_id="206" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="627">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1619" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:1030  %INPUT_BUNDLE_load_14_7 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_147, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_14_7"/></StgValue>
</operation>

<operation id="3425" st_id="206" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="627">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1627" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:1038  %INPUT_BUNDLE_load_14_8 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_148, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_14_8"/></StgValue>
</operation>
</state>

<state id="207" st_id="207">

<operation id="3426" st_id="207" stage="2" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="628">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="993" bw="1" op_0_bw="1" op_1_bw="8">
<![CDATA[
.preheader.0.preheader:404  %OUTPUT_BUNDLE_addr_1_4 = call i1 @_ssdm_op_WriteResp.m_axi.i8P(i8* %OUTPUT_BUNDLE_addr_11)

]]></Node>
<StgValue><ssdm name="OUTPUT_BUNDLE_addr_1_4"/></StgValue>
</operation>

<operation id="3427" st_id="207" stage="1" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="628">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1080" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.0.preheader:491  %tmp_38_4_mid1 = call double @llvm.sqrt.f64(double %tmp_37_4_mid1)

]]></Node>
<StgValue><ssdm name="tmp_38_4_mid1"/></StgValue>
</operation>

<operation id="3428" st_id="207" stage="10" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="628">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1177" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.0.preheader:588  %tmp_38_5_mid1 = call double @llvm.sqrt.f64(double %tmp_37_5_mid1)

]]></Node>
<StgValue><ssdm name="tmp_38_5_mid1"/></StgValue>
</operation>

<operation id="3429" st_id="207" stage="18" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="628">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1274" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.0.preheader:685  %tmp_38_6_mid1 = call double @llvm.sqrt.f64(double %tmp_37_6_mid1)

]]></Node>
<StgValue><ssdm name="tmp_38_6_mid1"/></StgValue>
</operation>

<operation id="3430" st_id="207" stage="25" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="628">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1371" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.0.preheader:782  %tmp_38_7_mid1 = call double @llvm.sqrt.f64(double %tmp_37_7_mid1)

]]></Node>
<StgValue><ssdm name="tmp_38_7_mid1"/></StgValue>
</operation>

<operation id="3431" st_id="207" stage="2" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="628">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1475" bw="64" op_0_bw="32">
<![CDATA[
.preheader.0.preheader:886  %tmp_37_8 = uitofp i32 %tmp_37_39 to double

]]></Node>
<StgValue><ssdm name="tmp_37_8"/></StgValue>
</operation>

<operation id="3432" st_id="207" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="628">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1521" bw="11" op_0_bw="8">
<![CDATA[
.preheader.0.preheader:932  %tmp_14_9 = zext i8 %INPUT_BUNDLE_addr_13_10 to i11

]]></Node>
<StgValue><ssdm name="tmp_14_9"/></StgValue>
</operation>

<operation id="3433" st_id="207" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="628">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1522" bw="10" op_0_bw="8">
<![CDATA[
.preheader.0.preheader:933  %tmp_14_9_cast = zext i8 %INPUT_BUNDLE_addr_13_10 to i10

]]></Node>
<StgValue><ssdm name="tmp_14_9_cast"/></StgValue>
</operation>

<operation id="3434" st_id="207" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="628">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1529" bw="9" op_0_bw="9" op_1_bw="8" op_2_bw="1">
<![CDATA[
.preheader.0.preheader:940  %tmp_18_9 = call i9 @_ssdm_op_BitConcatenate.i9.i8.i1(i8 %INPUT_BUNDLE_addr_14_1, i1 false)

]]></Node>
<StgValue><ssdm name="tmp_18_9"/></StgValue>
</operation>

<operation id="3435" st_id="207" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="628">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1530" bw="11" op_0_bw="9">
<![CDATA[
.preheader.0.preheader:941  %tmp_18_9_cast = zext i9 %tmp_18_9 to i11

]]></Node>
<StgValue><ssdm name="tmp_18_9_cast"/></StgValue>
</operation>

<operation id="3436" st_id="207" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="628">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1537" bw="11" op_0_bw="8">
<![CDATA[
.preheader.0.preheader:948  %tmp_20_9 = zext i8 %INPUT_BUNDLE_addr_14_2 to i11

]]></Node>
<StgValue><ssdm name="tmp_20_9"/></StgValue>
</operation>

<operation id="3437" st_id="207" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="628">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1538" bw="10" op_0_bw="8">
<![CDATA[
.preheader.0.preheader:949  %tmp_20_9_cast = zext i8 %INPUT_BUNDLE_addr_14_2 to i10

]]></Node>
<StgValue><ssdm name="tmp_20_9_cast"/></StgValue>
</operation>

<operation id="3438" st_id="207" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="628">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1542" bw="11" op_0_bw="10">
<![CDATA[
.preheader.0.preheader:953  %sum1_9_cast = zext i10 %sum1_9 to i11

]]></Node>
<StgValue><ssdm name="sum1_9_cast"/></StgValue>
</operation>

<operation id="3439" st_id="207" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="628">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1543" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader.0.preheader:954  %tmp_21_9 = sub i11 %tmp_14_9, %sum1_9_cast

]]></Node>
<StgValue><ssdm name="tmp_21_9"/></StgValue>
</operation>

<operation id="3440" st_id="207" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="628">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1544" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader.0.preheader:955  %tmp20 = add i11 %tmp_21_9, %tmp_20_9

]]></Node>
<StgValue><ssdm name="tmp20"/></StgValue>
</operation>

<operation id="3441" st_id="207" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="628">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1545" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader.0.preheader:956  %convulution_horizont_17 = add i11 %tmp20, %tmp_18_9_cast

]]></Node>
<StgValue><ssdm name="convulution_horizont_17"/></StgValue>
</operation>

<operation id="3442" st_id="207" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="628">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1551" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.0.preheader:962  %INPUT_BUNDLE_addr_14_3 = call i8 @_ssdm_op_Read.m_axi.i8P(i8* %INPUT_BUNDLE_addr_142)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_addr_14_3"/></StgValue>
</operation>

<operation id="3443" st_id="207" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="628">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1558" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:969  %INPUT_BUNDLE_load_14_3 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_143, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_14_3"/></StgValue>
</operation>

<operation id="3444" st_id="207" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="628">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1563" bw="10" op_0_bw="9">
<![CDATA[
.preheader.0.preheader:974  %sum5_neg_9_cast = sext i9 %sum5_neg_9 to i10

]]></Node>
<StgValue><ssdm name="sum5_neg_9_cast"/></StgValue>
</operation>

<operation id="3445" st_id="207" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="628">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1564" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader.0.preheader:975  %sum6_neg_9 = add i10 %sum5_neg_9_cast, %tmp_14_9_cast

]]></Node>
<StgValue><ssdm name="sum6_neg_9"/></StgValue>
</operation>

<operation id="3446" st_id="207" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="628">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1565" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader.0.preheader:976  %tmp_31_9 = sub i10 %sum6_neg_9, %tmp_20_9_cast

]]></Node>
<StgValue><ssdm name="tmp_31_9"/></StgValue>
</operation>

<operation id="3447" st_id="207" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="628">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1597" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:1008  %INPUT_BUNDLE_load_14_4 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_144, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_14_4"/></StgValue>
</operation>

<operation id="3448" st_id="207" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="628">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1604" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:1015  %INPUT_BUNDLE_load_14_5 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_145, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_14_5"/></StgValue>
</operation>

<operation id="3449" st_id="207" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="628">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1612" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:1023  %INPUT_BUNDLE_load_14_6 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_146, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_14_6"/></StgValue>
</operation>

<operation id="3450" st_id="207" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="628">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1619" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:1030  %INPUT_BUNDLE_load_14_7 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_147, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_14_7"/></StgValue>
</operation>

<operation id="3451" st_id="207" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="628">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1627" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:1038  %INPUT_BUNDLE_load_14_8 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_148, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_14_8"/></StgValue>
</operation>

<operation id="3452" st_id="207" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="628">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1635" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:1046  %INPUT_BUNDLE_load_14_9 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_149, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_14_9"/></StgValue>
</operation>

<operation id="3453" st_id="207" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="628">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1646" bw="20" op_0_bw="20" op_1_bw="10" op_2_bw="10">
<![CDATA[
.preheader.0.preheader:1057  %tmp_75 = call i20 @_ssdm_op_BitConcatenate.i20.i10.i10(i10 %tmp_11_mid2, i10 %i_1_9)

]]></Node>
<StgValue><ssdm name="tmp_75"/></StgValue>
</operation>

<operation id="3454" st_id="207" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="628">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1647" bw="32" op_0_bw="20">
<![CDATA[
.preheader.0.preheader:1058  %tmp_24_s = zext i20 %tmp_75 to i32

]]></Node>
<StgValue><ssdm name="tmp_24_s"/></StgValue>
</operation>

<operation id="3455" st_id="207" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="628">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1648" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.0.preheader:1059  %input2_sum150 = add i32 %tmp_24_s, %input1006_phi

]]></Node>
<StgValue><ssdm name="input2_sum150"/></StgValue>
</operation>

<operation id="3456" st_id="207" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="628">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1649" bw="8" op_0_bw="8" op_1_bw="32">
<![CDATA[
.preheader.0.preheader:1060  %INPUT_BUNDLE_addr_150 = getelementptr i8* %INPUT_BUNDLE, i32 %input2_sum150

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_addr_150"/></StgValue>
</operation>

<operation id="3457" st_id="207" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="628">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1654" bw="20" op_0_bw="20" op_1_bw="10" op_2_bw="10">
<![CDATA[
.preheader.0.preheader:1065  %tmp_76 = call i20 @_ssdm_op_BitConcatenate.i20.i10.i10(i10 %tmp_18_mid2, i10 %i_1_9)

]]></Node>
<StgValue><ssdm name="tmp_76"/></StgValue>
</operation>

<operation id="3458" st_id="207" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="628">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1655" bw="32" op_0_bw="20">
<![CDATA[
.preheader.0.preheader:1066  %tmp_28_s = zext i20 %tmp_76 to i32

]]></Node>
<StgValue><ssdm name="tmp_28_s"/></StgValue>
</operation>

<operation id="3459" st_id="207" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="628">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1656" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.0.preheader:1067  %input2_sum151 = add i32 %tmp_28_s, %input1006_phi

]]></Node>
<StgValue><ssdm name="input2_sum151"/></StgValue>
</operation>

<operation id="3460" st_id="207" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="628">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1657" bw="8" op_0_bw="8" op_1_bw="32">
<![CDATA[
.preheader.0.preheader:1068  %INPUT_BUNDLE_addr_151 = getelementptr i8* %INPUT_BUNDLE, i32 %input2_sum151

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_addr_151"/></StgValue>
</operation>
</state>

<state id="208" st_id="208">

<operation id="3461" st_id="208" stage="1" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="629">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="993" bw="1" op_0_bw="1" op_1_bw="8">
<![CDATA[
.preheader.0.preheader:404  %OUTPUT_BUNDLE_addr_1_4 = call i1 @_ssdm_op_WriteResp.m_axi.i8P(i8* %OUTPUT_BUNDLE_addr_11)

]]></Node>
<StgValue><ssdm name="OUTPUT_BUNDLE_addr_1_4"/></StgValue>
</operation>

<operation id="3462" st_id="208" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="629">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1081" bw="16" op_0_bw="16" op_1_bw="64">
<![CDATA[
.preheader.0.preheader:492  %tmp_39_4_mid1 = call fastcc i16 @__hls_fptoui_double_(double %tmp_38_4_mid1)

]]></Node>
<StgValue><ssdm name="tmp_39_4_mid1"/></StgValue>
</operation>

<operation id="3463" st_id="208" stage="9" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="629">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1177" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.0.preheader:588  %tmp_38_5_mid1 = call double @llvm.sqrt.f64(double %tmp_37_5_mid1)

]]></Node>
<StgValue><ssdm name="tmp_38_5_mid1"/></StgValue>
</operation>

<operation id="3464" st_id="208" stage="17" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="629">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1274" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.0.preheader:685  %tmp_38_6_mid1 = call double @llvm.sqrt.f64(double %tmp_37_6_mid1)

]]></Node>
<StgValue><ssdm name="tmp_38_6_mid1"/></StgValue>
</operation>

<operation id="3465" st_id="208" stage="24" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="629">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1371" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.0.preheader:782  %tmp_38_7_mid1 = call double @llvm.sqrt.f64(double %tmp_37_7_mid1)

]]></Node>
<StgValue><ssdm name="tmp_38_7_mid1"/></StgValue>
</operation>

<operation id="3466" st_id="208" stage="1" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="629">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1475" bw="64" op_0_bw="32">
<![CDATA[
.preheader.0.preheader:886  %tmp_37_8 = uitofp i32 %tmp_37_39 to double

]]></Node>
<StgValue><ssdm name="tmp_37_8"/></StgValue>
</operation>

<operation id="3467" st_id="208" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="629">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1559" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.0.preheader:970  %INPUT_BUNDLE_addr_14_4 = call i8 @_ssdm_op_Read.m_axi.i8P(i8* %INPUT_BUNDLE_addr_143)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_addr_14_4"/></StgValue>
</operation>

<operation id="3468" st_id="208" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="629">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1597" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:1008  %INPUT_BUNDLE_load_14_4 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_144, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_14_4"/></StgValue>
</operation>

<operation id="3469" st_id="208" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="629">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1604" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:1015  %INPUT_BUNDLE_load_14_5 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_145, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_14_5"/></StgValue>
</operation>

<operation id="3470" st_id="208" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="629">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1612" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:1023  %INPUT_BUNDLE_load_14_6 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_146, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_14_6"/></StgValue>
</operation>

<operation id="3471" st_id="208" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="629">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1619" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:1030  %INPUT_BUNDLE_load_14_7 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_147, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_14_7"/></StgValue>
</operation>

<operation id="3472" st_id="208" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="629">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1627" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:1038  %INPUT_BUNDLE_load_14_8 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_148, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_14_8"/></StgValue>
</operation>

<operation id="3473" st_id="208" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="629">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1635" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:1046  %INPUT_BUNDLE_load_14_9 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_149, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_14_9"/></StgValue>
</operation>

<operation id="3474" st_id="208" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="629">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1650" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:1061  %INPUT_BUNDLE_load_15 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_150, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_15"/></StgValue>
</operation>

<operation id="3475" st_id="208" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="629">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1687" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader.0.preheader:1098  %i_1_s = add i10 11, %i_mid2

]]></Node>
<StgValue><ssdm name="i_1_s"/></StgValue>
</operation>
</state>

<state id="209" st_id="209">

<operation id="3476" st_id="209" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="630">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1081" bw="16" op_0_bw="16" op_1_bw="64">
<![CDATA[
.preheader.0.preheader:492  %tmp_39_4_mid1 = call fastcc i16 @__hls_fptoui_double_(double %tmp_38_4_mid1)

]]></Node>
<StgValue><ssdm name="tmp_39_4_mid1"/></StgValue>
</operation>

<operation id="3477" st_id="209" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="630">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1082" bw="2" op_0_bw="2" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.0.preheader:493  %tmp_166 = call i2 @_ssdm_op_PartSelect.i2.i16.i32.i32(i16 %tmp_39_4_mid1, i32 8, i32 9)

]]></Node>
<StgValue><ssdm name="tmp_166"/></StgValue>
</operation>

<operation id="3478" st_id="209" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="630">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1083" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader.0.preheader:494  %icmp12 = icmp ne i2 %tmp_166, 0

]]></Node>
<StgValue><ssdm name="icmp12"/></StgValue>
</operation>

<operation id="3479" st_id="209" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="630">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1084" bw="8" op_0_bw="16">
<![CDATA[
.preheader.0.preheader:495  %tmp_167 = trunc i16 %tmp_39_4_mid1 to i8

]]></Node>
<StgValue><ssdm name="tmp_167"/></StgValue>
</operation>

<operation id="3480" st_id="209" stage="8" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="630">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1177" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.0.preheader:588  %tmp_38_5_mid1 = call double @llvm.sqrt.f64(double %tmp_37_5_mid1)

]]></Node>
<StgValue><ssdm name="tmp_38_5_mid1"/></StgValue>
</operation>

<operation id="3481" st_id="209" stage="16" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="630">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1274" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.0.preheader:685  %tmp_38_6_mid1 = call double @llvm.sqrt.f64(double %tmp_37_6_mid1)

]]></Node>
<StgValue><ssdm name="tmp_38_6_mid1"/></StgValue>
</operation>

<operation id="3482" st_id="209" stage="23" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="630">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1371" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.0.preheader:782  %tmp_38_7_mid1 = call double @llvm.sqrt.f64(double %tmp_37_7_mid1)

]]></Node>
<StgValue><ssdm name="tmp_38_7_mid1"/></StgValue>
</operation>

<operation id="3483" st_id="209" stage="31" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="630">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1476" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.0.preheader:887  %tmp_38_8 = call double @llvm.sqrt.f64(double %tmp_37_8)

]]></Node>
<StgValue><ssdm name="tmp_38_8"/></StgValue>
</operation>

<operation id="3484" st_id="209" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="630">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1552" bw="9" op_0_bw="9" op_1_bw="8" op_2_bw="1">
<![CDATA[
.preheader.0.preheader:963  %tmp_26_9 = call i9 @_ssdm_op_BitConcatenate.i9.i8.i1(i8 %INPUT_BUNDLE_addr_14_3, i1 false)

]]></Node>
<StgValue><ssdm name="tmp_26_9"/></StgValue>
</operation>

<operation id="3485" st_id="209" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="630">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1553" bw="11" op_0_bw="9">
<![CDATA[
.preheader.0.preheader:964  %tmp_26_9_cast = zext i9 %tmp_26_9 to i11

]]></Node>
<StgValue><ssdm name="tmp_26_9_cast"/></StgValue>
</operation>

<operation id="3486" st_id="209" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="630">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1560" bw="9" op_0_bw="9" op_1_bw="8" op_2_bw="1">
<![CDATA[
.preheader.0.preheader:971  %tmp_30_9 = call i9 @_ssdm_op_BitConcatenate.i9.i8.i1(i8 %INPUT_BUNDLE_addr_14_4, i1 false)

]]></Node>
<StgValue><ssdm name="tmp_30_9"/></StgValue>
</operation>

<operation id="3487" st_id="209" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="630">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1561" bw="11" op_0_bw="9">
<![CDATA[
.preheader.0.preheader:972  %tmp_30_9_cast = zext i9 %tmp_30_9 to i11

]]></Node>
<StgValue><ssdm name="tmp_30_9_cast"/></StgValue>
</operation>

<operation id="3488" st_id="209" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="630">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1566" bw="11" op_0_bw="10">
<![CDATA[
.preheader.0.preheader:977  %tmp_31_9_cast = sext i10 %tmp_31_9 to i11

]]></Node>
<StgValue><ssdm name="tmp_31_9_cast"/></StgValue>
</operation>

<operation id="3489" st_id="209" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="630">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1567" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader.0.preheader:978  %tmp_32_9 = sub i11 %tmp_31_9_cast, %tmp_26_9_cast

]]></Node>
<StgValue><ssdm name="tmp_32_9"/></StgValue>
</operation>

<operation id="3490" st_id="209" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="630">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1568" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader.0.preheader:979  %convulution_vertical_9 = add i11 %tmp_30_9_cast, %tmp_32_9

]]></Node>
<StgValue><ssdm name="convulution_vertical_9"/></StgValue>
</operation>

<operation id="3491" st_id="209" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="630">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1569" bw="20" op_0_bw="11">
<![CDATA[
.preheader.0.preheader:980  %tmp_33_9 = sext i11 %convulution_horizont_17 to i20

]]></Node>
<StgValue><ssdm name="tmp_33_9"/></StgValue>
</operation>

<operation id="3492" st_id="209" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="630">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1570" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.preheader.0.preheader:981  %tmp_34_9 = mul i20 %tmp_33_9, %tmp_33_9

]]></Node>
<StgValue><ssdm name="tmp_34_9"/></StgValue>
</operation>

<operation id="3493" st_id="209" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="630">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1598" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.0.preheader:1009  %INPUT_BUNDLE_addr_14_5 = call i8 @_ssdm_op_Read.m_axi.i8P(i8* %INPUT_BUNDLE_addr_144)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_addr_14_5"/></StgValue>
</operation>

<operation id="3494" st_id="209" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="630">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1604" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:1015  %INPUT_BUNDLE_load_14_5 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_145, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_14_5"/></StgValue>
</operation>

<operation id="3495" st_id="209" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="630">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1612" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:1023  %INPUT_BUNDLE_load_14_6 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_146, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_14_6"/></StgValue>
</operation>

<operation id="3496" st_id="209" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="630">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1619" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:1030  %INPUT_BUNDLE_load_14_7 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_147, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_14_7"/></StgValue>
</operation>

<operation id="3497" st_id="209" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="630">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1627" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:1038  %INPUT_BUNDLE_load_14_8 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_148, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_14_8"/></StgValue>
</operation>

<operation id="3498" st_id="209" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="630">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1635" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:1046  %INPUT_BUNDLE_load_14_9 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_149, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_14_9"/></StgValue>
</operation>

<operation id="3499" st_id="209" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="630">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1650" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:1061  %INPUT_BUNDLE_load_15 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_150, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_15"/></StgValue>
</operation>

<operation id="3500" st_id="209" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="630">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1658" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:1069  %INPUT_BUNDLE_load_15_1 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_151, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_15_1"/></StgValue>
</operation>

<operation id="3501" st_id="209" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="630">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1690" bw="20" op_0_bw="20" op_1_bw="10" op_2_bw="10">
<![CDATA[
.preheader.0.preheader:1101  %tmp_50 = call i20 @_ssdm_op_BitConcatenate.i20.i10.i10(i10 %j_mid2, i10 %i_1_s)

]]></Node>
<StgValue><ssdm name="tmp_50"/></StgValue>
</operation>

<operation id="3502" st_id="209" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="630">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1691" bw="32" op_0_bw="20">
<![CDATA[
.preheader.0.preheader:1102  %tmp_6_10 = zext i20 %tmp_50 to i32

]]></Node>
<StgValue><ssdm name="tmp_6_10"/></StgValue>
</operation>

<operation id="3503" st_id="209" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="630">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1692" bw="21" op_0_bw="20">
<![CDATA[
.preheader.0.preheader:1103  %tmp_6_10_cast = zext i20 %tmp_50 to i21

]]></Node>
<StgValue><ssdm name="tmp_6_10_cast"/></StgValue>
</operation>

<operation id="3504" st_id="209" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="630">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1693" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
.preheader.0.preheader:1104  %sum2_10 = add i21 -1025, %tmp_6_10_cast

]]></Node>
<StgValue><ssdm name="sum2_10"/></StgValue>
</operation>

<operation id="3505" st_id="209" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="630">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1694" bw="32" op_0_bw="21">
<![CDATA[
.preheader.0.preheader:1105  %sum2_10_cast = sext i21 %sum2_10 to i32

]]></Node>
<StgValue><ssdm name="sum2_10_cast"/></StgValue>
</operation>

<operation id="3506" st_id="209" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="630">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1695" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.0.preheader:1106  %input2_sum152 = add i32 %sum2_10_cast, %input1006_phi

]]></Node>
<StgValue><ssdm name="input2_sum152"/></StgValue>
</operation>

<operation id="3507" st_id="209" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="630">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1696" bw="8" op_0_bw="8" op_1_bw="32">
<![CDATA[
.preheader.0.preheader:1107  %INPUT_BUNDLE_addr_152 = getelementptr i8* %INPUT_BUNDLE, i32 %input2_sum152

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_addr_152"/></StgValue>
</operation>

<operation id="3508" st_id="209" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="630">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1782" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.0.preheader:1193  %output4_sum19 = add i32 %tmp_6_10, %output1007_phi

]]></Node>
<StgValue><ssdm name="output4_sum19"/></StgValue>
</operation>

<operation id="3509" st_id="209" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="630">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1783" bw="8" op_0_bw="8" op_1_bw="32">
<![CDATA[
.preheader.0.preheader:1194  %OUTPUT_BUNDLE_addr_19 = getelementptr i8* %OUTPUT_BUNDLE, i32 %output4_sum19

]]></Node>
<StgValue><ssdm name="OUTPUT_BUNDLE_addr_19"/></StgValue>
</operation>
</state>

<state id="210" st_id="210">

<operation id="3510" st_id="210" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="631">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1085" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader.0.preheader:496  %tmp_42_4_mid1 = select i1 %icmp12, i8 -1, i8 %tmp_167

]]></Node>
<StgValue><ssdm name="tmp_42_4_mid1"/></StgValue>
</operation>

<operation id="3511" st_id="210" stage="7" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="631">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1177" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.0.preheader:588  %tmp_38_5_mid1 = call double @llvm.sqrt.f64(double %tmp_37_5_mid1)

]]></Node>
<StgValue><ssdm name="tmp_38_5_mid1"/></StgValue>
</operation>

<operation id="3512" st_id="210" stage="15" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="631">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1274" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.0.preheader:685  %tmp_38_6_mid1 = call double @llvm.sqrt.f64(double %tmp_37_6_mid1)

]]></Node>
<StgValue><ssdm name="tmp_38_6_mid1"/></StgValue>
</operation>

<operation id="3513" st_id="210" stage="22" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="631">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1371" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.0.preheader:782  %tmp_38_7_mid1 = call double @llvm.sqrt.f64(double %tmp_37_7_mid1)

]]></Node>
<StgValue><ssdm name="tmp_38_7_mid1"/></StgValue>
</operation>

<operation id="3514" st_id="210" stage="30" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="631">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1476" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.0.preheader:887  %tmp_38_8 = call double @llvm.sqrt.f64(double %tmp_37_8)

]]></Node>
<StgValue><ssdm name="tmp_38_8"/></StgValue>
</operation>

<operation id="3515" st_id="210" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="631">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1571" bw="20" op_0_bw="11">
<![CDATA[
.preheader.0.preheader:982  %tmp_35_9 = sext i11 %convulution_vertical_9 to i20

]]></Node>
<StgValue><ssdm name="tmp_35_9"/></StgValue>
</operation>

<operation id="3516" st_id="210" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="631">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1572" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.preheader.0.preheader:983  %tmp_36_9 = mul i20 %tmp_35_9, %tmp_35_9

]]></Node>
<StgValue><ssdm name="tmp_36_9"/></StgValue>
</operation>

<operation id="3517" st_id="210" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="631">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1573" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.preheader.0.preheader:984  %p_9 = add i20 %tmp_34_9, %tmp_36_9

]]></Node>
<StgValue><ssdm name="p_9"/></StgValue>
</operation>

<operation id="3518" st_id="210" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="631">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1605" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.0.preheader:1016  %INPUT_BUNDLE_addr_14_6 = call i8 @_ssdm_op_Read.m_axi.i8P(i8* %INPUT_BUNDLE_addr_145)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_addr_14_6"/></StgValue>
</operation>

<operation id="3519" st_id="210" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="631">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1612" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:1023  %INPUT_BUNDLE_load_14_6 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_146, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_14_6"/></StgValue>
</operation>

<operation id="3520" st_id="210" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="631">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1619" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:1030  %INPUT_BUNDLE_load_14_7 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_147, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_14_7"/></StgValue>
</operation>

<operation id="3521" st_id="210" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="631">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1627" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:1038  %INPUT_BUNDLE_load_14_8 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_148, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_14_8"/></StgValue>
</operation>

<operation id="3522" st_id="210" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="631">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1635" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:1046  %INPUT_BUNDLE_load_14_9 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_149, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_14_9"/></StgValue>
</operation>

<operation id="3523" st_id="210" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="631">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1650" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:1061  %INPUT_BUNDLE_load_15 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_150, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_15"/></StgValue>
</operation>

<operation id="3524" st_id="210" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="631">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1658" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:1069  %INPUT_BUNDLE_load_15_1 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_151, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_15_1"/></StgValue>
</operation>

<operation id="3525" st_id="210" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="631">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1689" bw="20" op_0_bw="10">
<![CDATA[
.preheader.0.preheader:1100  %tmp_3_10_cast = zext i10 %i_1_s to i20

]]></Node>
<StgValue><ssdm name="tmp_3_10_cast"/></StgValue>
</operation>

<operation id="3526" st_id="210" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="631">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1697" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:1108  %INPUT_BUNDLE_load_15_2 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_152, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_15_2"/></StgValue>
</operation>

<operation id="3527" st_id="210" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="631">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1700" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.preheader.0.preheader:1111  %sum4_10 = add i20 %tmp_9_mid2, %tmp_3_10_cast

]]></Node>
<StgValue><ssdm name="sum4_10"/></StgValue>
</operation>

<operation id="3528" st_id="210" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="631">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1701" bw="32" op_0_bw="20">
<![CDATA[
.preheader.0.preheader:1112  %sum4_10_cast = zext i20 %sum4_10 to i32

]]></Node>
<StgValue><ssdm name="sum4_10_cast"/></StgValue>
</operation>

<operation id="3529" st_id="210" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="631">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1702" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.0.preheader:1113  %input2_sum153 = add i32 %sum4_10_cast, %input1006_phi

]]></Node>
<StgValue><ssdm name="input2_sum153"/></StgValue>
</operation>

<operation id="3530" st_id="210" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="631">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1703" bw="8" op_0_bw="8" op_1_bw="32">
<![CDATA[
.preheader.0.preheader:1114  %INPUT_BUNDLE_addr_153 = getelementptr i8* %INPUT_BUNDLE, i32 %input2_sum153

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_addr_153"/></StgValue>
</operation>
</state>

<state id="211" st_id="211">

<operation id="3531" st_id="211" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="632">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1089" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8" op_3_bw="1">
<![CDATA[
.preheader.0.preheader:500  call void @_ssdm_op_Write.m_axi.i8P(i8* %OUTPUT_BUNDLE_addr_12, i8 %tmp_42_4_mid1, i1 true)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3532" st_id="211" stage="6" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="632">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1177" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.0.preheader:588  %tmp_38_5_mid1 = call double @llvm.sqrt.f64(double %tmp_37_5_mid1)

]]></Node>
<StgValue><ssdm name="tmp_38_5_mid1"/></StgValue>
</operation>

<operation id="3533" st_id="211" stage="14" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="632">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1274" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.0.preheader:685  %tmp_38_6_mid1 = call double @llvm.sqrt.f64(double %tmp_37_6_mid1)

]]></Node>
<StgValue><ssdm name="tmp_38_6_mid1"/></StgValue>
</operation>

<operation id="3534" st_id="211" stage="21" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="632">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1371" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.0.preheader:782  %tmp_38_7_mid1 = call double @llvm.sqrt.f64(double %tmp_37_7_mid1)

]]></Node>
<StgValue><ssdm name="tmp_38_7_mid1"/></StgValue>
</operation>

<operation id="3535" st_id="211" stage="29" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="632">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1476" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.0.preheader:887  %tmp_38_8 = call double @llvm.sqrt.f64(double %tmp_37_8)

]]></Node>
<StgValue><ssdm name="tmp_38_8"/></StgValue>
</operation>

<operation id="3536" st_id="211" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="632">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1574" bw="32" op_0_bw="20">
<![CDATA[
.preheader.0.preheader:985  %tmp_37_40 = zext i20 %p_9 to i32

]]></Node>
<StgValue><ssdm name="tmp_37_40"/></StgValue>
</operation>

<operation id="3537" st_id="211" stage="6" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="632">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1575" bw="64" op_0_bw="32">
<![CDATA[
.preheader.0.preheader:986  %tmp_37_9 = uitofp i32 %tmp_37_40 to double

]]></Node>
<StgValue><ssdm name="tmp_37_9"/></StgValue>
</operation>

<operation id="3538" st_id="211" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="632">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1613" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.0.preheader:1024  %INPUT_BUNDLE_addr_14_7 = call i8 @_ssdm_op_Read.m_axi.i8P(i8* %INPUT_BUNDLE_addr_146)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_addr_14_7"/></StgValue>
</operation>

<operation id="3539" st_id="211" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="632">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1619" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:1030  %INPUT_BUNDLE_load_14_7 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_147, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_14_7"/></StgValue>
</operation>

<operation id="3540" st_id="211" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="632">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1627" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:1038  %INPUT_BUNDLE_load_14_8 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_148, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_14_8"/></StgValue>
</operation>

<operation id="3541" st_id="211" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="632">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1635" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:1046  %INPUT_BUNDLE_load_14_9 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_149, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_14_9"/></StgValue>
</operation>

<operation id="3542" st_id="211" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="632">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1650" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:1061  %INPUT_BUNDLE_load_15 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_150, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_15"/></StgValue>
</operation>

<operation id="3543" st_id="211" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="632">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1658" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:1069  %INPUT_BUNDLE_load_15_1 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_151, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_15_1"/></StgValue>
</operation>

<operation id="3544" st_id="211" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="632">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1697" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:1108  %INPUT_BUNDLE_load_15_2 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_152, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_15_2"/></StgValue>
</operation>

<operation id="3545" st_id="211" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="632">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1704" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:1115  %INPUT_BUNDLE_load_15_3 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_153, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_15_3"/></StgValue>
</operation>

<operation id="3546" st_id="211" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="632">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1708" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
.preheader.0.preheader:1119  %sum6_10 = add i21 1023, %tmp_6_10_cast

]]></Node>
<StgValue><ssdm name="sum6_10"/></StgValue>
</operation>

<operation id="3547" st_id="211" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="632">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1709" bw="32" op_0_bw="21">
<![CDATA[
.preheader.0.preheader:1120  %sum6_10_cast = zext i21 %sum6_10 to i32

]]></Node>
<StgValue><ssdm name="sum6_10_cast"/></StgValue>
</operation>

<operation id="3548" st_id="211" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="632">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1710" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.0.preheader:1121  %input2_sum154 = add i32 %sum6_10_cast, %input1006_phi

]]></Node>
<StgValue><ssdm name="input2_sum154"/></StgValue>
</operation>

<operation id="3549" st_id="211" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="632">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1711" bw="8" op_0_bw="8" op_1_bw="32">
<![CDATA[
.preheader.0.preheader:1122  %INPUT_BUNDLE_addr_154 = getelementptr i8* %INPUT_BUNDLE, i32 %input2_sum154

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_addr_154"/></StgValue>
</operation>

<operation id="3550" st_id="211" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="632">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1715" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
.preheader.0.preheader:1126  %sum8_10 = add i21 -1023, %tmp_6_10_cast

]]></Node>
<StgValue><ssdm name="sum8_10"/></StgValue>
</operation>

<operation id="3551" st_id="211" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="632">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1716" bw="32" op_0_bw="21">
<![CDATA[
.preheader.0.preheader:1127  %sum8_10_cast = sext i21 %sum8_10 to i32

]]></Node>
<StgValue><ssdm name="sum8_10_cast"/></StgValue>
</operation>

<operation id="3552" st_id="211" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="632">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1717" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.0.preheader:1128  %input2_sum155 = add i32 %sum8_10_cast, %input1006_phi

]]></Node>
<StgValue><ssdm name="input2_sum155"/></StgValue>
</operation>

<operation id="3553" st_id="211" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="632">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1718" bw="8" op_0_bw="8" op_1_bw="32">
<![CDATA[
.preheader.0.preheader:1129  %INPUT_BUNDLE_addr_155 = getelementptr i8* %INPUT_BUNDLE, i32 %input2_sum155

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_addr_155"/></StgValue>
</operation>

<operation id="3554" st_id="211" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="632">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1731" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
.preheader.0.preheader:1142  %sum12_10 = add i21 1025, %tmp_6_10_cast

]]></Node>
<StgValue><ssdm name="sum12_10"/></StgValue>
</operation>

<operation id="3555" st_id="211" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="632">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1732" bw="32" op_0_bw="21">
<![CDATA[
.preheader.0.preheader:1143  %sum12_10_cast = zext i21 %sum12_10 to i32

]]></Node>
<StgValue><ssdm name="sum12_10_cast"/></StgValue>
</operation>

<operation id="3556" st_id="211" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="632">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1733" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.0.preheader:1144  %input2_sum157 = add i32 %sum12_10_cast, %input1006_phi

]]></Node>
<StgValue><ssdm name="input2_sum157"/></StgValue>
</operation>

<operation id="3557" st_id="211" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="632">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1734" bw="8" op_0_bw="8" op_1_bw="32">
<![CDATA[
.preheader.0.preheader:1145  %INPUT_BUNDLE_addr_157 = getelementptr i8* %INPUT_BUNDLE, i32 %input2_sum157

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_addr_157"/></StgValue>
</operation>
</state>

<state id="212" st_id="212">

<operation id="3558" st_id="212" stage="5" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="633">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1090" bw="1" op_0_bw="1" op_1_bw="8">
<![CDATA[
.preheader.0.preheader:501  %OUTPUT_BUNDLE_addr_1_6 = call i1 @_ssdm_op_WriteResp.m_axi.i8P(i8* %OUTPUT_BUNDLE_addr_12)

]]></Node>
<StgValue><ssdm name="OUTPUT_BUNDLE_addr_1_6"/></StgValue>
</operation>

<operation id="3559" st_id="212" stage="5" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="633">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1177" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.0.preheader:588  %tmp_38_5_mid1 = call double @llvm.sqrt.f64(double %tmp_37_5_mid1)

]]></Node>
<StgValue><ssdm name="tmp_38_5_mid1"/></StgValue>
</operation>

<operation id="3560" st_id="212" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="633">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1185" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:596  %OUTPUT_BUNDLE_addr_1_7 = call i1 @_ssdm_op_WriteReq.m_axi.i8P(i8* %OUTPUT_BUNDLE_addr_13, i32 1)

]]></Node>
<StgValue><ssdm name="OUTPUT_BUNDLE_addr_1_7"/></StgValue>
</operation>

<operation id="3561" st_id="212" stage="13" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="633">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1274" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.0.preheader:685  %tmp_38_6_mid1 = call double @llvm.sqrt.f64(double %tmp_37_6_mid1)

]]></Node>
<StgValue><ssdm name="tmp_38_6_mid1"/></StgValue>
</operation>

<operation id="3562" st_id="212" stage="20" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="633">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1371" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.0.preheader:782  %tmp_38_7_mid1 = call double @llvm.sqrt.f64(double %tmp_37_7_mid1)

]]></Node>
<StgValue><ssdm name="tmp_38_7_mid1"/></StgValue>
</operation>

<operation id="3563" st_id="212" stage="28" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="633">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1476" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.0.preheader:887  %tmp_38_8 = call double @llvm.sqrt.f64(double %tmp_37_8)

]]></Node>
<StgValue><ssdm name="tmp_38_8"/></StgValue>
</operation>

<operation id="3564" st_id="212" stage="5" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="633">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1575" bw="64" op_0_bw="32">
<![CDATA[
.preheader.0.preheader:986  %tmp_37_9 = uitofp i32 %tmp_37_40 to double

]]></Node>
<StgValue><ssdm name="tmp_37_9"/></StgValue>
</operation>

<operation id="3565" st_id="212" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="633">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1599" bw="9" op_0_bw="8">
<![CDATA[
.preheader.0.preheader:1010  %tmp_8_cast = zext i8 %INPUT_BUNDLE_addr_14_5 to i9

]]></Node>
<StgValue><ssdm name="tmp_8_cast"/></StgValue>
</operation>

<operation id="3566" st_id="212" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="633">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1606" bw="9" op_0_bw="9" op_1_bw="8" op_2_bw="1">
<![CDATA[
.preheader.0.preheader:1017  %tmp_10_s = call i9 @_ssdm_op_BitConcatenate.i9.i8.i1(i8 %INPUT_BUNDLE_addr_14_6, i1 false)

]]></Node>
<StgValue><ssdm name="tmp_10_s"/></StgValue>
</operation>

<operation id="3567" st_id="212" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="633">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1607" bw="10" op_0_bw="9">
<![CDATA[
.preheader.0.preheader:1018  %tmp_10_cast = zext i9 %tmp_10_s to i10

]]></Node>
<StgValue><ssdm name="tmp_10_cast"/></StgValue>
</operation>

<operation id="3568" st_id="212" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="633">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1614" bw="9" op_0_bw="8">
<![CDATA[
.preheader.0.preheader:1025  %tmp_12_cast = zext i8 %INPUT_BUNDLE_addr_14_7 to i9

]]></Node>
<StgValue><ssdm name="tmp_12_cast"/></StgValue>
</operation>

<operation id="3569" st_id="212" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="633">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1620" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.0.preheader:1031  %INPUT_BUNDLE_addr_14_8 = call i8 @_ssdm_op_Read.m_axi.i8P(i8* %INPUT_BUNDLE_addr_147)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_addr_14_8"/></StgValue>
</operation>

<operation id="3570" st_id="212" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="633">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1627" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:1038  %INPUT_BUNDLE_load_14_8 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_148, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_14_8"/></StgValue>
</operation>

<operation id="3571" st_id="212" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="633">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1635" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:1046  %INPUT_BUNDLE_load_14_9 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_149, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_14_9"/></StgValue>
</operation>

<operation id="3572" st_id="212" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="633">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1639" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader.0.preheader:1050  %tmp21 = add i9 %tmp_8_cast, %tmp_12_cast

]]></Node>
<StgValue><ssdm name="tmp21"/></StgValue>
</operation>

<operation id="3573" st_id="212" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="633">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1640" bw="10" op_0_bw="9">
<![CDATA[
.preheader.0.preheader:1051  %tmp21_cast = zext i9 %tmp21 to i10

]]></Node>
<StgValue><ssdm name="tmp21_cast"/></StgValue>
</operation>

<operation id="3574" st_id="212" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="633">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1641" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader.0.preheader:1052  %sum1_s = add i10 %tmp21_cast, %tmp_10_cast

]]></Node>
<StgValue><ssdm name="sum1_s"/></StgValue>
</operation>

<operation id="3575" st_id="212" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="633">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1650" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:1061  %INPUT_BUNDLE_load_15 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_150, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_15"/></StgValue>
</operation>

<operation id="3576" st_id="212" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="633">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1658" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:1069  %INPUT_BUNDLE_load_15_1 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_151, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_15_1"/></StgValue>
</operation>

<operation id="3577" st_id="212" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="633">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1662" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader.0.preheader:1073  %sum5_neg_s = sub i9 %tmp_8_cast, %tmp_12_cast

]]></Node>
<StgValue><ssdm name="sum5_neg_s"/></StgValue>
</operation>

<operation id="3578" st_id="212" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="633">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1697" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:1108  %INPUT_BUNDLE_load_15_2 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_152, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_15_2"/></StgValue>
</operation>

<operation id="3579" st_id="212" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="633">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1704" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:1115  %INPUT_BUNDLE_load_15_3 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_153, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_15_3"/></StgValue>
</operation>

<operation id="3580" st_id="212" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="633">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1712" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:1123  %INPUT_BUNDLE_load_15_4 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_154, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_15_4"/></StgValue>
</operation>
</state>

<state id="213" st_id="213">

<operation id="3581" st_id="213" stage="4" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="634">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1090" bw="1" op_0_bw="1" op_1_bw="8">
<![CDATA[
.preheader.0.preheader:501  %OUTPUT_BUNDLE_addr_1_6 = call i1 @_ssdm_op_WriteResp.m_axi.i8P(i8* %OUTPUT_BUNDLE_addr_12)

]]></Node>
<StgValue><ssdm name="OUTPUT_BUNDLE_addr_1_6"/></StgValue>
</operation>

<operation id="3582" st_id="213" stage="4" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="634">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1177" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.0.preheader:588  %tmp_38_5_mid1 = call double @llvm.sqrt.f64(double %tmp_37_5_mid1)

]]></Node>
<StgValue><ssdm name="tmp_38_5_mid1"/></StgValue>
</operation>

<operation id="3583" st_id="213" stage="12" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="634">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1274" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.0.preheader:685  %tmp_38_6_mid1 = call double @llvm.sqrt.f64(double %tmp_37_6_mid1)

]]></Node>
<StgValue><ssdm name="tmp_38_6_mid1"/></StgValue>
</operation>

<operation id="3584" st_id="213" stage="19" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="634">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1371" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.0.preheader:782  %tmp_38_7_mid1 = call double @llvm.sqrt.f64(double %tmp_37_7_mid1)

]]></Node>
<StgValue><ssdm name="tmp_38_7_mid1"/></StgValue>
</operation>

<operation id="3585" st_id="213" stage="27" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="634">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1476" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.0.preheader:887  %tmp_38_8 = call double @llvm.sqrt.f64(double %tmp_37_8)

]]></Node>
<StgValue><ssdm name="tmp_38_8"/></StgValue>
</operation>

<operation id="3586" st_id="213" stage="4" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="634">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1575" bw="64" op_0_bw="32">
<![CDATA[
.preheader.0.preheader:986  %tmp_37_9 = uitofp i32 %tmp_37_40 to double

]]></Node>
<StgValue><ssdm name="tmp_37_9"/></StgValue>
</operation>

<operation id="3587" st_id="213" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="634">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1628" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.0.preheader:1039  %INPUT_BUNDLE_addr_14_9 = call i8 @_ssdm_op_Read.m_axi.i8P(i8* %INPUT_BUNDLE_addr_148)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_addr_14_9"/></StgValue>
</operation>

<operation id="3588" st_id="213" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="634">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1635" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:1046  %INPUT_BUNDLE_load_14_9 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_149, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_14_9"/></StgValue>
</operation>

<operation id="3589" st_id="213" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="634">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1650" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:1061  %INPUT_BUNDLE_load_15 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_150, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_15"/></StgValue>
</operation>

<operation id="3590" st_id="213" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="634">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1658" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:1069  %INPUT_BUNDLE_load_15_1 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_151, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_15_1"/></StgValue>
</operation>

<operation id="3591" st_id="213" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="634">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1688" bw="21" op_0_bw="10">
<![CDATA[
.preheader.0.preheader:1099  %tmp_3_10_cast1 = zext i10 %i_1_s to i21

]]></Node>
<StgValue><ssdm name="tmp_3_10_cast1"/></StgValue>
</operation>

<operation id="3592" st_id="213" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="634">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1697" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:1108  %INPUT_BUNDLE_load_15_2 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_152, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_15_2"/></StgValue>
</operation>

<operation id="3593" st_id="213" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="634">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1704" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:1115  %INPUT_BUNDLE_load_15_3 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_153, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_15_3"/></StgValue>
</operation>

<operation id="3594" st_id="213" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="634">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1712" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:1123  %INPUT_BUNDLE_load_15_4 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_154, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_15_4"/></StgValue>
</operation>

<operation id="3595" st_id="213" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="634">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1719" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:1130  %INPUT_BUNDLE_load_15_5 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_155, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_15_5"/></StgValue>
</operation>

<operation id="3596" st_id="213" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="634">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1723" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
.preheader.0.preheader:1134  %sum10_10 = add i21 %tmp_15_cast_mid2_cas, %tmp_3_10_cast1

]]></Node>
<StgValue><ssdm name="sum10_10"/></StgValue>
</operation>

<operation id="3597" st_id="213" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="634">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1724" bw="32" op_0_bw="21">
<![CDATA[
.preheader.0.preheader:1135  %sum10_10_cast = zext i21 %sum10_10 to i32

]]></Node>
<StgValue><ssdm name="sum10_10_cast"/></StgValue>
</operation>

<operation id="3598" st_id="213" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="634">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1725" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.0.preheader:1136  %input2_sum156 = add i32 %sum10_10_cast, %input1006_phi

]]></Node>
<StgValue><ssdm name="input2_sum156"/></StgValue>
</operation>

<operation id="3599" st_id="213" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="634">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1726" bw="8" op_0_bw="8" op_1_bw="32">
<![CDATA[
.preheader.0.preheader:1137  %INPUT_BUNDLE_addr_156 = getelementptr i8* %INPUT_BUNDLE, i32 %input2_sum156

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_addr_156"/></StgValue>
</operation>
</state>

<state id="214" st_id="214">

<operation id="3600" st_id="214" stage="3" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="635">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1090" bw="1" op_0_bw="1" op_1_bw="8">
<![CDATA[
.preheader.0.preheader:501  %OUTPUT_BUNDLE_addr_1_6 = call i1 @_ssdm_op_WriteResp.m_axi.i8P(i8* %OUTPUT_BUNDLE_addr_12)

]]></Node>
<StgValue><ssdm name="OUTPUT_BUNDLE_addr_1_6"/></StgValue>
</operation>

<operation id="3601" st_id="214" stage="3" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="635">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1177" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.0.preheader:588  %tmp_38_5_mid1 = call double @llvm.sqrt.f64(double %tmp_37_5_mid1)

]]></Node>
<StgValue><ssdm name="tmp_38_5_mid1"/></StgValue>
</operation>

<operation id="3602" st_id="214" stage="11" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="635">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1274" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.0.preheader:685  %tmp_38_6_mid1 = call double @llvm.sqrt.f64(double %tmp_37_6_mid1)

]]></Node>
<StgValue><ssdm name="tmp_38_6_mid1"/></StgValue>
</operation>

<operation id="3603" st_id="214" stage="18" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="635">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1371" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.0.preheader:782  %tmp_38_7_mid1 = call double @llvm.sqrt.f64(double %tmp_37_7_mid1)

]]></Node>
<StgValue><ssdm name="tmp_38_7_mid1"/></StgValue>
</operation>

<operation id="3604" st_id="214" stage="26" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="635">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1476" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.0.preheader:887  %tmp_38_8 = call double @llvm.sqrt.f64(double %tmp_37_8)

]]></Node>
<StgValue><ssdm name="tmp_38_8"/></StgValue>
</operation>

<operation id="3605" st_id="214" stage="3" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="635">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1575" bw="64" op_0_bw="32">
<![CDATA[
.preheader.0.preheader:986  %tmp_37_9 = uitofp i32 %tmp_37_40 to double

]]></Node>
<StgValue><ssdm name="tmp_37_9"/></StgValue>
</operation>

<operation id="3606" st_id="214" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="635">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1636" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.0.preheader:1047  %INPUT_BUNDLE_addr_14_10 = call i8 @_ssdm_op_Read.m_axi.i8P(i8* %INPUT_BUNDLE_addr_149)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_addr_14_10"/></StgValue>
</operation>

<operation id="3607" st_id="214" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="635">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1650" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:1061  %INPUT_BUNDLE_load_15 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_150, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_15"/></StgValue>
</operation>

<operation id="3608" st_id="214" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="635">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1658" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:1069  %INPUT_BUNDLE_load_15_1 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_151, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_15_1"/></StgValue>
</operation>

<operation id="3609" st_id="214" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="635">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1697" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:1108  %INPUT_BUNDLE_load_15_2 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_152, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_15_2"/></StgValue>
</operation>

<operation id="3610" st_id="214" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="635">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1704" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:1115  %INPUT_BUNDLE_load_15_3 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_153, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_15_3"/></StgValue>
</operation>

<operation id="3611" st_id="214" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="635">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1712" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:1123  %INPUT_BUNDLE_load_15_4 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_154, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_15_4"/></StgValue>
</operation>

<operation id="3612" st_id="214" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="635">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1719" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:1130  %INPUT_BUNDLE_load_15_5 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_155, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_15_5"/></StgValue>
</operation>

<operation id="3613" st_id="214" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="635">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1727" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:1138  %INPUT_BUNDLE_load_15_6 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_156, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_15_6"/></StgValue>
</operation>
</state>

<state id="215" st_id="215">

<operation id="3614" st_id="215" stage="2" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="636">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1090" bw="1" op_0_bw="1" op_1_bw="8">
<![CDATA[
.preheader.0.preheader:501  %OUTPUT_BUNDLE_addr_1_6 = call i1 @_ssdm_op_WriteResp.m_axi.i8P(i8* %OUTPUT_BUNDLE_addr_12)

]]></Node>
<StgValue><ssdm name="OUTPUT_BUNDLE_addr_1_6"/></StgValue>
</operation>

<operation id="3615" st_id="215" stage="2" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="636">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1177" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.0.preheader:588  %tmp_38_5_mid1 = call double @llvm.sqrt.f64(double %tmp_37_5_mid1)

]]></Node>
<StgValue><ssdm name="tmp_38_5_mid1"/></StgValue>
</operation>

<operation id="3616" st_id="215" stage="10" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="636">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1274" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.0.preheader:685  %tmp_38_6_mid1 = call double @llvm.sqrt.f64(double %tmp_37_6_mid1)

]]></Node>
<StgValue><ssdm name="tmp_38_6_mid1"/></StgValue>
</operation>

<operation id="3617" st_id="215" stage="17" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="636">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1371" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.0.preheader:782  %tmp_38_7_mid1 = call double @llvm.sqrt.f64(double %tmp_37_7_mid1)

]]></Node>
<StgValue><ssdm name="tmp_38_7_mid1"/></StgValue>
</operation>

<operation id="3618" st_id="215" stage="25" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="636">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1476" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.0.preheader:887  %tmp_38_8 = call double @llvm.sqrt.f64(double %tmp_37_8)

]]></Node>
<StgValue><ssdm name="tmp_38_8"/></StgValue>
</operation>

<operation id="3619" st_id="215" stage="2" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="636">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1575" bw="64" op_0_bw="32">
<![CDATA[
.preheader.0.preheader:986  %tmp_37_9 = uitofp i32 %tmp_37_40 to double

]]></Node>
<StgValue><ssdm name="tmp_37_9"/></StgValue>
</operation>

<operation id="3620" st_id="215" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="636">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1621" bw="11" op_0_bw="8">
<![CDATA[
.preheader.0.preheader:1032  %tmp_14_s = zext i8 %INPUT_BUNDLE_addr_14_8 to i11

]]></Node>
<StgValue><ssdm name="tmp_14_s"/></StgValue>
</operation>

<operation id="3621" st_id="215" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="636">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1622" bw="10" op_0_bw="8">
<![CDATA[
.preheader.0.preheader:1033  %tmp_14_cast = zext i8 %INPUT_BUNDLE_addr_14_8 to i10

]]></Node>
<StgValue><ssdm name="tmp_14_cast"/></StgValue>
</operation>

<operation id="3622" st_id="215" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="636">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1629" bw="9" op_0_bw="9" op_1_bw="8" op_2_bw="1">
<![CDATA[
.preheader.0.preheader:1040  %tmp_18_s = call i9 @_ssdm_op_BitConcatenate.i9.i8.i1(i8 %INPUT_BUNDLE_addr_14_9, i1 false)

]]></Node>
<StgValue><ssdm name="tmp_18_s"/></StgValue>
</operation>

<operation id="3623" st_id="215" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="636">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1630" bw="11" op_0_bw="9">
<![CDATA[
.preheader.0.preheader:1041  %tmp_18_cast = zext i9 %tmp_18_s to i11

]]></Node>
<StgValue><ssdm name="tmp_18_cast"/></StgValue>
</operation>

<operation id="3624" st_id="215" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="636">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1637" bw="11" op_0_bw="8">
<![CDATA[
.preheader.0.preheader:1048  %tmp_20_s = zext i8 %INPUT_BUNDLE_addr_14_10 to i11

]]></Node>
<StgValue><ssdm name="tmp_20_s"/></StgValue>
</operation>

<operation id="3625" st_id="215" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="636">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1638" bw="10" op_0_bw="8">
<![CDATA[
.preheader.0.preheader:1049  %tmp_20_cast = zext i8 %INPUT_BUNDLE_addr_14_10 to i10

]]></Node>
<StgValue><ssdm name="tmp_20_cast"/></StgValue>
</operation>

<operation id="3626" st_id="215" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="636">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1642" bw="11" op_0_bw="10">
<![CDATA[
.preheader.0.preheader:1053  %sum1_cast = zext i10 %sum1_s to i11

]]></Node>
<StgValue><ssdm name="sum1_cast"/></StgValue>
</operation>

<operation id="3627" st_id="215" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="636">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1643" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader.0.preheader:1054  %tmp_21_s = sub i11 %tmp_14_s, %sum1_cast

]]></Node>
<StgValue><ssdm name="tmp_21_s"/></StgValue>
</operation>

<operation id="3628" st_id="215" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="636">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1644" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader.0.preheader:1055  %tmp22 = add i11 %tmp_21_s, %tmp_20_s

]]></Node>
<StgValue><ssdm name="tmp22"/></StgValue>
</operation>

<operation id="3629" st_id="215" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="636">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1645" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader.0.preheader:1056  %convulution_horizont_18 = add i11 %tmp22, %tmp_18_cast

]]></Node>
<StgValue><ssdm name="convulution_horizont_18"/></StgValue>
</operation>

<operation id="3630" st_id="215" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="636">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1651" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.0.preheader:1062  %INPUT_BUNDLE_addr_15_1 = call i8 @_ssdm_op_Read.m_axi.i8P(i8* %INPUT_BUNDLE_addr_150)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_addr_15_1"/></StgValue>
</operation>

<operation id="3631" st_id="215" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="636">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1658" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:1069  %INPUT_BUNDLE_load_15_1 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_151, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_15_1"/></StgValue>
</operation>

<operation id="3632" st_id="215" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="636">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1663" bw="10" op_0_bw="9">
<![CDATA[
.preheader.0.preheader:1074  %sum5_neg_cast = sext i9 %sum5_neg_s to i10

]]></Node>
<StgValue><ssdm name="sum5_neg_cast"/></StgValue>
</operation>

<operation id="3633" st_id="215" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="636">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1664" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader.0.preheader:1075  %sum6_neg_s = add i10 %sum5_neg_cast, %tmp_14_cast

]]></Node>
<StgValue><ssdm name="sum6_neg_s"/></StgValue>
</operation>

<operation id="3634" st_id="215" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="636">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1665" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader.0.preheader:1076  %tmp_31_s = sub i10 %sum6_neg_s, %tmp_20_cast

]]></Node>
<StgValue><ssdm name="tmp_31_s"/></StgValue>
</operation>

<operation id="3635" st_id="215" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="636">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1697" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:1108  %INPUT_BUNDLE_load_15_2 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_152, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_15_2"/></StgValue>
</operation>

<operation id="3636" st_id="215" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="636">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1704" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:1115  %INPUT_BUNDLE_load_15_3 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_153, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_15_3"/></StgValue>
</operation>

<operation id="3637" st_id="215" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="636">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1712" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:1123  %INPUT_BUNDLE_load_15_4 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_154, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_15_4"/></StgValue>
</operation>

<operation id="3638" st_id="215" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="636">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1719" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:1130  %INPUT_BUNDLE_load_15_5 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_155, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_15_5"/></StgValue>
</operation>

<operation id="3639" st_id="215" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="636">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1727" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:1138  %INPUT_BUNDLE_load_15_6 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_156, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_15_6"/></StgValue>
</operation>

<operation id="3640" st_id="215" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="636">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1735" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:1146  %INPUT_BUNDLE_load_15_7 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_157, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_15_7"/></StgValue>
</operation>

<operation id="3641" st_id="215" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="636">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1746" bw="20" op_0_bw="20" op_1_bw="10" op_2_bw="10">
<![CDATA[
.preheader.0.preheader:1157  %tmp_77 = call i20 @_ssdm_op_BitConcatenate.i20.i10.i10(i10 %tmp_11_mid2, i10 %i_1_s)

]]></Node>
<StgValue><ssdm name="tmp_77"/></StgValue>
</operation>

<operation id="3642" st_id="215" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="636">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1747" bw="32" op_0_bw="20">
<![CDATA[
.preheader.0.preheader:1158  %tmp_24_10 = zext i20 %tmp_77 to i32

]]></Node>
<StgValue><ssdm name="tmp_24_10"/></StgValue>
</operation>

<operation id="3643" st_id="215" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="636">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1748" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.0.preheader:1159  %input2_sum158 = add i32 %tmp_24_10, %input1006_phi

]]></Node>
<StgValue><ssdm name="input2_sum158"/></StgValue>
</operation>

<operation id="3644" st_id="215" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="636">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1749" bw="8" op_0_bw="8" op_1_bw="32">
<![CDATA[
.preheader.0.preheader:1160  %INPUT_BUNDLE_addr_158 = getelementptr i8* %INPUT_BUNDLE, i32 %input2_sum158

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_addr_158"/></StgValue>
</operation>

<operation id="3645" st_id="215" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="636">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1754" bw="20" op_0_bw="20" op_1_bw="10" op_2_bw="10">
<![CDATA[
.preheader.0.preheader:1165  %tmp_78 = call i20 @_ssdm_op_BitConcatenate.i20.i10.i10(i10 %tmp_18_mid2, i10 %i_1_s)

]]></Node>
<StgValue><ssdm name="tmp_78"/></StgValue>
</operation>

<operation id="3646" st_id="215" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="636">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1755" bw="32" op_0_bw="20">
<![CDATA[
.preheader.0.preheader:1166  %tmp_28_10 = zext i20 %tmp_78 to i32

]]></Node>
<StgValue><ssdm name="tmp_28_10"/></StgValue>
</operation>

<operation id="3647" st_id="215" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="636">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1756" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.0.preheader:1167  %input2_sum159 = add i32 %tmp_28_10, %input1006_phi

]]></Node>
<StgValue><ssdm name="input2_sum159"/></StgValue>
</operation>

<operation id="3648" st_id="215" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="636">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1757" bw="8" op_0_bw="8" op_1_bw="32">
<![CDATA[
.preheader.0.preheader:1168  %INPUT_BUNDLE_addr_159 = getelementptr i8* %INPUT_BUNDLE, i32 %input2_sum159

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_addr_159"/></StgValue>
</operation>
</state>

<state id="216" st_id="216">

<operation id="3649" st_id="216" stage="1" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="637">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1090" bw="1" op_0_bw="1" op_1_bw="8">
<![CDATA[
.preheader.0.preheader:501  %OUTPUT_BUNDLE_addr_1_6 = call i1 @_ssdm_op_WriteResp.m_axi.i8P(i8* %OUTPUT_BUNDLE_addr_12)

]]></Node>
<StgValue><ssdm name="OUTPUT_BUNDLE_addr_1_6"/></StgValue>
</operation>

<operation id="3650" st_id="216" stage="1" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="637">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1177" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.0.preheader:588  %tmp_38_5_mid1 = call double @llvm.sqrt.f64(double %tmp_37_5_mid1)

]]></Node>
<StgValue><ssdm name="tmp_38_5_mid1"/></StgValue>
</operation>

<operation id="3651" st_id="216" stage="9" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="637">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1274" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.0.preheader:685  %tmp_38_6_mid1 = call double @llvm.sqrt.f64(double %tmp_37_6_mid1)

]]></Node>
<StgValue><ssdm name="tmp_38_6_mid1"/></StgValue>
</operation>

<operation id="3652" st_id="216" stage="16" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="637">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1371" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.0.preheader:782  %tmp_38_7_mid1 = call double @llvm.sqrt.f64(double %tmp_37_7_mid1)

]]></Node>
<StgValue><ssdm name="tmp_38_7_mid1"/></StgValue>
</operation>

<operation id="3653" st_id="216" stage="24" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="637">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1476" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.0.preheader:887  %tmp_38_8 = call double @llvm.sqrt.f64(double %tmp_37_8)

]]></Node>
<StgValue><ssdm name="tmp_38_8"/></StgValue>
</operation>

<operation id="3654" st_id="216" stage="1" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="637">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1575" bw="64" op_0_bw="32">
<![CDATA[
.preheader.0.preheader:986  %tmp_37_9 = uitofp i32 %tmp_37_40 to double

]]></Node>
<StgValue><ssdm name="tmp_37_9"/></StgValue>
</operation>

<operation id="3655" st_id="216" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="637">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1659" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.0.preheader:1070  %INPUT_BUNDLE_addr_15_2 = call i8 @_ssdm_op_Read.m_axi.i8P(i8* %INPUT_BUNDLE_addr_151)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_addr_15_2"/></StgValue>
</operation>

<operation id="3656" st_id="216" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="637">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1697" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:1108  %INPUT_BUNDLE_load_15_2 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_152, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_15_2"/></StgValue>
</operation>

<operation id="3657" st_id="216" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="637">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1704" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:1115  %INPUT_BUNDLE_load_15_3 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_153, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_15_3"/></StgValue>
</operation>

<operation id="3658" st_id="216" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="637">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1712" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:1123  %INPUT_BUNDLE_load_15_4 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_154, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_15_4"/></StgValue>
</operation>

<operation id="3659" st_id="216" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="637">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1719" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:1130  %INPUT_BUNDLE_load_15_5 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_155, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_15_5"/></StgValue>
</operation>

<operation id="3660" st_id="216" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="637">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1727" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:1138  %INPUT_BUNDLE_load_15_6 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_156, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_15_6"/></StgValue>
</operation>

<operation id="3661" st_id="216" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="637">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1735" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:1146  %INPUT_BUNDLE_load_15_7 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_157, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_15_7"/></StgValue>
</operation>

<operation id="3662" st_id="216" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="637">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1750" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:1161  %INPUT_BUNDLE_load_15_8 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_158, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_15_8"/></StgValue>
</operation>

<operation id="3663" st_id="216" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="637">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1787" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader.0.preheader:1198  %i_1_10 = add i10 12, %i_mid2

]]></Node>
<StgValue><ssdm name="i_1_10"/></StgValue>
</operation>
</state>

<state id="217" st_id="217">

<operation id="3664" st_id="217" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="638">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1178" bw="16" op_0_bw="16" op_1_bw="64">
<![CDATA[
.preheader.0.preheader:589  %tmp_39_5_mid1 = call fastcc i16 @__hls_fptoui_double_(double %tmp_38_5_mid1)

]]></Node>
<StgValue><ssdm name="tmp_39_5_mid1"/></StgValue>
</operation>

<operation id="3665" st_id="217" stage="8" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="638">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1274" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.0.preheader:685  %tmp_38_6_mid1 = call double @llvm.sqrt.f64(double %tmp_37_6_mid1)

]]></Node>
<StgValue><ssdm name="tmp_38_6_mid1"/></StgValue>
</operation>

<operation id="3666" st_id="217" stage="15" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="638">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1371" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.0.preheader:782  %tmp_38_7_mid1 = call double @llvm.sqrt.f64(double %tmp_37_7_mid1)

]]></Node>
<StgValue><ssdm name="tmp_38_7_mid1"/></StgValue>
</operation>

<operation id="3667" st_id="217" stage="23" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="638">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1476" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.0.preheader:887  %tmp_38_8 = call double @llvm.sqrt.f64(double %tmp_37_8)

]]></Node>
<StgValue><ssdm name="tmp_38_8"/></StgValue>
</operation>

<operation id="3668" st_id="217" stage="31" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="638">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1576" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.0.preheader:987  %tmp_38_9 = call double @llvm.sqrt.f64(double %tmp_37_9)

]]></Node>
<StgValue><ssdm name="tmp_38_9"/></StgValue>
</operation>

<operation id="3669" st_id="217" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="638">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1652" bw="9" op_0_bw="9" op_1_bw="8" op_2_bw="1">
<![CDATA[
.preheader.0.preheader:1063  %tmp_26_s = call i9 @_ssdm_op_BitConcatenate.i9.i8.i1(i8 %INPUT_BUNDLE_addr_15_1, i1 false)

]]></Node>
<StgValue><ssdm name="tmp_26_s"/></StgValue>
</operation>

<operation id="3670" st_id="217" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="638">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1653" bw="11" op_0_bw="9">
<![CDATA[
.preheader.0.preheader:1064  %tmp_26_cast = zext i9 %tmp_26_s to i11

]]></Node>
<StgValue><ssdm name="tmp_26_cast"/></StgValue>
</operation>

<operation id="3671" st_id="217" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="638">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1660" bw="9" op_0_bw="9" op_1_bw="8" op_2_bw="1">
<![CDATA[
.preheader.0.preheader:1071  %tmp_30_s = call i9 @_ssdm_op_BitConcatenate.i9.i8.i1(i8 %INPUT_BUNDLE_addr_15_2, i1 false)

]]></Node>
<StgValue><ssdm name="tmp_30_s"/></StgValue>
</operation>

<operation id="3672" st_id="217" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="638">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1661" bw="11" op_0_bw="9">
<![CDATA[
.preheader.0.preheader:1072  %tmp_30_cast = zext i9 %tmp_30_s to i11

]]></Node>
<StgValue><ssdm name="tmp_30_cast"/></StgValue>
</operation>

<operation id="3673" st_id="217" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="638">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1666" bw="11" op_0_bw="10">
<![CDATA[
.preheader.0.preheader:1077  %tmp_31_cast = sext i10 %tmp_31_s to i11

]]></Node>
<StgValue><ssdm name="tmp_31_cast"/></StgValue>
</operation>

<operation id="3674" st_id="217" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="638">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1667" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader.0.preheader:1078  %tmp_32_s = sub i11 %tmp_31_cast, %tmp_26_cast

]]></Node>
<StgValue><ssdm name="tmp_32_s"/></StgValue>
</operation>

<operation id="3675" st_id="217" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="638">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1668" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader.0.preheader:1079  %convulution_vertical_33 = add i11 %tmp_30_cast, %tmp_32_s

]]></Node>
<StgValue><ssdm name="convulution_vertical_33"/></StgValue>
</operation>

<operation id="3676" st_id="217" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="638">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1669" bw="20" op_0_bw="11">
<![CDATA[
.preheader.0.preheader:1080  %tmp_33_s = sext i11 %convulution_horizont_18 to i20

]]></Node>
<StgValue><ssdm name="tmp_33_s"/></StgValue>
</operation>

<operation id="3677" st_id="217" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="638">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1670" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.preheader.0.preheader:1081  %tmp_34_s = mul i20 %tmp_33_s, %tmp_33_s

]]></Node>
<StgValue><ssdm name="tmp_34_s"/></StgValue>
</operation>

<operation id="3678" st_id="217" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="638">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1698" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.0.preheader:1109  %INPUT_BUNDLE_addr_15_3 = call i8 @_ssdm_op_Read.m_axi.i8P(i8* %INPUT_BUNDLE_addr_152)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_addr_15_3"/></StgValue>
</operation>

<operation id="3679" st_id="217" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="638">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1704" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:1115  %INPUT_BUNDLE_load_15_3 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_153, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_15_3"/></StgValue>
</operation>

<operation id="3680" st_id="217" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="638">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1712" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:1123  %INPUT_BUNDLE_load_15_4 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_154, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_15_4"/></StgValue>
</operation>

<operation id="3681" st_id="217" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="638">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1719" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:1130  %INPUT_BUNDLE_load_15_5 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_155, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_15_5"/></StgValue>
</operation>

<operation id="3682" st_id="217" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="638">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1727" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:1138  %INPUT_BUNDLE_load_15_6 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_156, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_15_6"/></StgValue>
</operation>

<operation id="3683" st_id="217" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="638">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1735" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:1146  %INPUT_BUNDLE_load_15_7 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_157, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_15_7"/></StgValue>
</operation>

<operation id="3684" st_id="217" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="638">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1750" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:1161  %INPUT_BUNDLE_load_15_8 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_158, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_15_8"/></StgValue>
</operation>

<operation id="3685" st_id="217" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="638">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1758" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:1169  %INPUT_BUNDLE_load_15_9 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_159, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_15_9"/></StgValue>
</operation>

<operation id="3686" st_id="217" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="638">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1790" bw="20" op_0_bw="20" op_1_bw="10" op_2_bw="10">
<![CDATA[
.preheader.0.preheader:1201  %tmp_51 = call i20 @_ssdm_op_BitConcatenate.i20.i10.i10(i10 %j_mid2, i10 %i_1_10)

]]></Node>
<StgValue><ssdm name="tmp_51"/></StgValue>
</operation>

<operation id="3687" st_id="217" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="638">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1791" bw="32" op_0_bw="20">
<![CDATA[
.preheader.0.preheader:1202  %tmp_6_11 = zext i20 %tmp_51 to i32

]]></Node>
<StgValue><ssdm name="tmp_6_11"/></StgValue>
</operation>

<operation id="3688" st_id="217" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="638">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1792" bw="21" op_0_bw="20">
<![CDATA[
.preheader.0.preheader:1203  %tmp_6_11_cast = zext i20 %tmp_51 to i21

]]></Node>
<StgValue><ssdm name="tmp_6_11_cast"/></StgValue>
</operation>

<operation id="3689" st_id="217" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="638">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1793" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
.preheader.0.preheader:1204  %sum2_11 = add i21 -1025, %tmp_6_11_cast

]]></Node>
<StgValue><ssdm name="sum2_11"/></StgValue>
</operation>

<operation id="3690" st_id="217" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="638">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1794" bw="32" op_0_bw="21">
<![CDATA[
.preheader.0.preheader:1205  %sum2_11_cast = sext i21 %sum2_11 to i32

]]></Node>
<StgValue><ssdm name="sum2_11_cast"/></StgValue>
</operation>

<operation id="3691" st_id="217" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="638">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1795" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.0.preheader:1206  %input2_sum160 = add i32 %sum2_11_cast, %input1006_phi

]]></Node>
<StgValue><ssdm name="input2_sum160"/></StgValue>
</operation>

<operation id="3692" st_id="217" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="638">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1796" bw="8" op_0_bw="8" op_1_bw="32">
<![CDATA[
.preheader.0.preheader:1207  %INPUT_BUNDLE_addr_160 = getelementptr i8* %INPUT_BUNDLE, i32 %input2_sum160

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_addr_160"/></StgValue>
</operation>

<operation id="3693" st_id="217" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="638">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1882" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.0.preheader:1293  %output4_sum20 = add i32 %tmp_6_11, %output1007_phi

]]></Node>
<StgValue><ssdm name="output4_sum20"/></StgValue>
</operation>

<operation id="3694" st_id="217" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="638">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1883" bw="8" op_0_bw="8" op_1_bw="32">
<![CDATA[
.preheader.0.preheader:1294  %OUTPUT_BUNDLE_addr_20 = getelementptr i8* %OUTPUT_BUNDLE, i32 %output4_sum20

]]></Node>
<StgValue><ssdm name="OUTPUT_BUNDLE_addr_20"/></StgValue>
</operation>
</state>

<state id="218" st_id="218">

<operation id="3695" st_id="218" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="639">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1178" bw="16" op_0_bw="16" op_1_bw="64">
<![CDATA[
.preheader.0.preheader:589  %tmp_39_5_mid1 = call fastcc i16 @__hls_fptoui_double_(double %tmp_38_5_mid1)

]]></Node>
<StgValue><ssdm name="tmp_39_5_mid1"/></StgValue>
</operation>

<operation id="3696" st_id="218" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="639">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1179" bw="2" op_0_bw="2" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.0.preheader:590  %tmp_168 = call i2 @_ssdm_op_PartSelect.i2.i16.i32.i32(i16 %tmp_39_5_mid1, i32 8, i32 9)

]]></Node>
<StgValue><ssdm name="tmp_168"/></StgValue>
</operation>

<operation id="3697" st_id="218" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="639">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1180" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader.0.preheader:591  %icmp13 = icmp ne i2 %tmp_168, 0

]]></Node>
<StgValue><ssdm name="icmp13"/></StgValue>
</operation>

<operation id="3698" st_id="218" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="639">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1181" bw="8" op_0_bw="16">
<![CDATA[
.preheader.0.preheader:592  %tmp_169 = trunc i16 %tmp_39_5_mid1 to i8

]]></Node>
<StgValue><ssdm name="tmp_169"/></StgValue>
</operation>

<operation id="3699" st_id="218" stage="7" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="639">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1274" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.0.preheader:685  %tmp_38_6_mid1 = call double @llvm.sqrt.f64(double %tmp_37_6_mid1)

]]></Node>
<StgValue><ssdm name="tmp_38_6_mid1"/></StgValue>
</operation>

<operation id="3700" st_id="218" stage="14" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="639">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1371" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.0.preheader:782  %tmp_38_7_mid1 = call double @llvm.sqrt.f64(double %tmp_37_7_mid1)

]]></Node>
<StgValue><ssdm name="tmp_38_7_mid1"/></StgValue>
</operation>

<operation id="3701" st_id="218" stage="22" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="639">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1476" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.0.preheader:887  %tmp_38_8 = call double @llvm.sqrt.f64(double %tmp_37_8)

]]></Node>
<StgValue><ssdm name="tmp_38_8"/></StgValue>
</operation>

<operation id="3702" st_id="218" stage="30" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="639">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1576" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.0.preheader:987  %tmp_38_9 = call double @llvm.sqrt.f64(double %tmp_37_9)

]]></Node>
<StgValue><ssdm name="tmp_38_9"/></StgValue>
</operation>

<operation id="3703" st_id="218" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="639">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1671" bw="20" op_0_bw="11">
<![CDATA[
.preheader.0.preheader:1082  %tmp_35_s = sext i11 %convulution_vertical_33 to i20

]]></Node>
<StgValue><ssdm name="tmp_35_s"/></StgValue>
</operation>

<operation id="3704" st_id="218" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="639">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1672" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.preheader.0.preheader:1083  %tmp_36_s = mul i20 %tmp_35_s, %tmp_35_s

]]></Node>
<StgValue><ssdm name="tmp_36_s"/></StgValue>
</operation>

<operation id="3705" st_id="218" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="639">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1673" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.preheader.0.preheader:1084  %p_s = add i20 %tmp_34_s, %tmp_36_s

]]></Node>
<StgValue><ssdm name="p_s"/></StgValue>
</operation>

<operation id="3706" st_id="218" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="639">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1705" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.0.preheader:1116  %INPUT_BUNDLE_addr_15_4 = call i8 @_ssdm_op_Read.m_axi.i8P(i8* %INPUT_BUNDLE_addr_153)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_addr_15_4"/></StgValue>
</operation>

<operation id="3707" st_id="218" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="639">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1712" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:1123  %INPUT_BUNDLE_load_15_4 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_154, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_15_4"/></StgValue>
</operation>

<operation id="3708" st_id="218" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="639">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1719" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:1130  %INPUT_BUNDLE_load_15_5 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_155, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_15_5"/></StgValue>
</operation>

<operation id="3709" st_id="218" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="639">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1727" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:1138  %INPUT_BUNDLE_load_15_6 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_156, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_15_6"/></StgValue>
</operation>

<operation id="3710" st_id="218" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="639">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1735" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:1146  %INPUT_BUNDLE_load_15_7 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_157, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_15_7"/></StgValue>
</operation>

<operation id="3711" st_id="218" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="639">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1750" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:1161  %INPUT_BUNDLE_load_15_8 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_158, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_15_8"/></StgValue>
</operation>

<operation id="3712" st_id="218" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="639">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1758" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:1169  %INPUT_BUNDLE_load_15_9 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_159, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_15_9"/></StgValue>
</operation>

<operation id="3713" st_id="218" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="639">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1789" bw="20" op_0_bw="10">
<![CDATA[
.preheader.0.preheader:1200  %tmp_3_11_cast = zext i10 %i_1_10 to i20

]]></Node>
<StgValue><ssdm name="tmp_3_11_cast"/></StgValue>
</operation>

<operation id="3714" st_id="218" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="639">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1797" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:1208  %INPUT_BUNDLE_load_16 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_160, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_16"/></StgValue>
</operation>

<operation id="3715" st_id="218" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="639">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1800" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.preheader.0.preheader:1211  %sum4_11 = add i20 %tmp_9_mid2, %tmp_3_11_cast

]]></Node>
<StgValue><ssdm name="sum4_11"/></StgValue>
</operation>

<operation id="3716" st_id="218" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="639">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1801" bw="32" op_0_bw="20">
<![CDATA[
.preheader.0.preheader:1212  %sum4_11_cast = zext i20 %sum4_11 to i32

]]></Node>
<StgValue><ssdm name="sum4_11_cast"/></StgValue>
</operation>

<operation id="3717" st_id="218" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="639">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1802" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.0.preheader:1213  %input2_sum161 = add i32 %sum4_11_cast, %input1006_phi

]]></Node>
<StgValue><ssdm name="input2_sum161"/></StgValue>
</operation>

<operation id="3718" st_id="218" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="639">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1803" bw="8" op_0_bw="8" op_1_bw="32">
<![CDATA[
.preheader.0.preheader:1214  %INPUT_BUNDLE_addr_161 = getelementptr i8* %INPUT_BUNDLE, i32 %input2_sum161

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_addr_161"/></StgValue>
</operation>
</state>

<state id="219" st_id="219">

<operation id="3719" st_id="219" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="640">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1182" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader.0.preheader:593  %tmp_42_5_mid1 = select i1 %icmp13, i8 -1, i8 %tmp_169

]]></Node>
<StgValue><ssdm name="tmp_42_5_mid1"/></StgValue>
</operation>

<operation id="3720" st_id="219" stage="6" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="640">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1274" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.0.preheader:685  %tmp_38_6_mid1 = call double @llvm.sqrt.f64(double %tmp_37_6_mid1)

]]></Node>
<StgValue><ssdm name="tmp_38_6_mid1"/></StgValue>
</operation>

<operation id="3721" st_id="219" stage="13" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="640">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1371" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.0.preheader:782  %tmp_38_7_mid1 = call double @llvm.sqrt.f64(double %tmp_37_7_mid1)

]]></Node>
<StgValue><ssdm name="tmp_38_7_mid1"/></StgValue>
</operation>

<operation id="3722" st_id="219" stage="21" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="640">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1476" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.0.preheader:887  %tmp_38_8 = call double @llvm.sqrt.f64(double %tmp_37_8)

]]></Node>
<StgValue><ssdm name="tmp_38_8"/></StgValue>
</operation>

<operation id="3723" st_id="219" stage="29" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="640">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1576" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.0.preheader:987  %tmp_38_9 = call double @llvm.sqrt.f64(double %tmp_37_9)

]]></Node>
<StgValue><ssdm name="tmp_38_9"/></StgValue>
</operation>

<operation id="3724" st_id="219" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="640">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1674" bw="32" op_0_bw="20">
<![CDATA[
.preheader.0.preheader:1085  %tmp_37_41 = zext i20 %p_s to i32

]]></Node>
<StgValue><ssdm name="tmp_37_41"/></StgValue>
</operation>

<operation id="3725" st_id="219" stage="6" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="640">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1675" bw="64" op_0_bw="32">
<![CDATA[
.preheader.0.preheader:1086  %tmp_37_s = uitofp i32 %tmp_37_41 to double

]]></Node>
<StgValue><ssdm name="tmp_37_s"/></StgValue>
</operation>

<operation id="3726" st_id="219" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="640">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1713" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.0.preheader:1124  %INPUT_BUNDLE_addr_15_5 = call i8 @_ssdm_op_Read.m_axi.i8P(i8* %INPUT_BUNDLE_addr_154)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_addr_15_5"/></StgValue>
</operation>

<operation id="3727" st_id="219" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="640">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1719" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:1130  %INPUT_BUNDLE_load_15_5 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_155, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_15_5"/></StgValue>
</operation>

<operation id="3728" st_id="219" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="640">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1727" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:1138  %INPUT_BUNDLE_load_15_6 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_156, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_15_6"/></StgValue>
</operation>

<operation id="3729" st_id="219" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="640">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1735" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:1146  %INPUT_BUNDLE_load_15_7 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_157, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_15_7"/></StgValue>
</operation>

<operation id="3730" st_id="219" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="640">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1750" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:1161  %INPUT_BUNDLE_load_15_8 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_158, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_15_8"/></StgValue>
</operation>

<operation id="3731" st_id="219" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="640">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1758" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:1169  %INPUT_BUNDLE_load_15_9 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_159, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_15_9"/></StgValue>
</operation>

<operation id="3732" st_id="219" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="640">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1797" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:1208  %INPUT_BUNDLE_load_16 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_160, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_16"/></StgValue>
</operation>

<operation id="3733" st_id="219" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="640">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1804" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:1215  %INPUT_BUNDLE_load_16_1 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_161, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_16_1"/></StgValue>
</operation>

<operation id="3734" st_id="219" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="640">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1808" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
.preheader.0.preheader:1219  %sum6_11 = add i21 1023, %tmp_6_11_cast

]]></Node>
<StgValue><ssdm name="sum6_11"/></StgValue>
</operation>

<operation id="3735" st_id="219" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="640">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1809" bw="32" op_0_bw="21">
<![CDATA[
.preheader.0.preheader:1220  %sum6_11_cast = zext i21 %sum6_11 to i32

]]></Node>
<StgValue><ssdm name="sum6_11_cast"/></StgValue>
</operation>

<operation id="3736" st_id="219" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="640">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1810" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.0.preheader:1221  %input2_sum162 = add i32 %sum6_11_cast, %input1006_phi

]]></Node>
<StgValue><ssdm name="input2_sum162"/></StgValue>
</operation>

<operation id="3737" st_id="219" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="640">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1811" bw="8" op_0_bw="8" op_1_bw="32">
<![CDATA[
.preheader.0.preheader:1222  %INPUT_BUNDLE_addr_162 = getelementptr i8* %INPUT_BUNDLE, i32 %input2_sum162

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_addr_162"/></StgValue>
</operation>

<operation id="3738" st_id="219" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="640">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1815" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
.preheader.0.preheader:1226  %sum8_11 = add i21 -1023, %tmp_6_11_cast

]]></Node>
<StgValue><ssdm name="sum8_11"/></StgValue>
</operation>

<operation id="3739" st_id="219" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="640">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1816" bw="32" op_0_bw="21">
<![CDATA[
.preheader.0.preheader:1227  %sum8_11_cast = sext i21 %sum8_11 to i32

]]></Node>
<StgValue><ssdm name="sum8_11_cast"/></StgValue>
</operation>

<operation id="3740" st_id="219" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="640">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1817" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.0.preheader:1228  %input2_sum163 = add i32 %sum8_11_cast, %input1006_phi

]]></Node>
<StgValue><ssdm name="input2_sum163"/></StgValue>
</operation>

<operation id="3741" st_id="219" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="640">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1818" bw="8" op_0_bw="8" op_1_bw="32">
<![CDATA[
.preheader.0.preheader:1229  %INPUT_BUNDLE_addr_163 = getelementptr i8* %INPUT_BUNDLE, i32 %input2_sum163

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_addr_163"/></StgValue>
</operation>

<operation id="3742" st_id="219" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="640">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1831" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
.preheader.0.preheader:1242  %sum12_11 = add i21 1025, %tmp_6_11_cast

]]></Node>
<StgValue><ssdm name="sum12_11"/></StgValue>
</operation>

<operation id="3743" st_id="219" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="640">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1832" bw="32" op_0_bw="21">
<![CDATA[
.preheader.0.preheader:1243  %sum12_11_cast = zext i21 %sum12_11 to i32

]]></Node>
<StgValue><ssdm name="sum12_11_cast"/></StgValue>
</operation>

<operation id="3744" st_id="219" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="640">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1833" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.0.preheader:1244  %input2_sum165 = add i32 %sum12_11_cast, %input1006_phi

]]></Node>
<StgValue><ssdm name="input2_sum165"/></StgValue>
</operation>

<operation id="3745" st_id="219" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="640">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1834" bw="8" op_0_bw="8" op_1_bw="32">
<![CDATA[
.preheader.0.preheader:1245  %INPUT_BUNDLE_addr_165 = getelementptr i8* %INPUT_BUNDLE, i32 %input2_sum165

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_addr_165"/></StgValue>
</operation>
</state>

<state id="220" st_id="220">

<operation id="3746" st_id="220" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="641">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1186" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8" op_3_bw="1">
<![CDATA[
.preheader.0.preheader:597  call void @_ssdm_op_Write.m_axi.i8P(i8* %OUTPUT_BUNDLE_addr_13, i8 %tmp_42_5_mid1, i1 true)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3747" st_id="220" stage="5" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="641">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1274" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.0.preheader:685  %tmp_38_6_mid1 = call double @llvm.sqrt.f64(double %tmp_37_6_mid1)

]]></Node>
<StgValue><ssdm name="tmp_38_6_mid1"/></StgValue>
</operation>

<operation id="3748" st_id="220" stage="12" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="641">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1371" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.0.preheader:782  %tmp_38_7_mid1 = call double @llvm.sqrt.f64(double %tmp_37_7_mid1)

]]></Node>
<StgValue><ssdm name="tmp_38_7_mid1"/></StgValue>
</operation>

<operation id="3749" st_id="220" stage="20" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="641">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1476" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.0.preheader:887  %tmp_38_8 = call double @llvm.sqrt.f64(double %tmp_37_8)

]]></Node>
<StgValue><ssdm name="tmp_38_8"/></StgValue>
</operation>

<operation id="3750" st_id="220" stage="28" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="641">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1576" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.0.preheader:987  %tmp_38_9 = call double @llvm.sqrt.f64(double %tmp_37_9)

]]></Node>
<StgValue><ssdm name="tmp_38_9"/></StgValue>
</operation>

<operation id="3751" st_id="220" stage="5" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="641">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1675" bw="64" op_0_bw="32">
<![CDATA[
.preheader.0.preheader:1086  %tmp_37_s = uitofp i32 %tmp_37_41 to double

]]></Node>
<StgValue><ssdm name="tmp_37_s"/></StgValue>
</operation>

<operation id="3752" st_id="220" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="641">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1699" bw="9" op_0_bw="8">
<![CDATA[
.preheader.0.preheader:1110  %tmp_8_10_cast = zext i8 %INPUT_BUNDLE_addr_15_3 to i9

]]></Node>
<StgValue><ssdm name="tmp_8_10_cast"/></StgValue>
</operation>

<operation id="3753" st_id="220" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="641">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1706" bw="9" op_0_bw="9" op_1_bw="8" op_2_bw="1">
<![CDATA[
.preheader.0.preheader:1117  %tmp_10_10 = call i9 @_ssdm_op_BitConcatenate.i9.i8.i1(i8 %INPUT_BUNDLE_addr_15_4, i1 false)

]]></Node>
<StgValue><ssdm name="tmp_10_10"/></StgValue>
</operation>

<operation id="3754" st_id="220" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="641">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1707" bw="10" op_0_bw="9">
<![CDATA[
.preheader.0.preheader:1118  %tmp_10_10_cast = zext i9 %tmp_10_10 to i10

]]></Node>
<StgValue><ssdm name="tmp_10_10_cast"/></StgValue>
</operation>

<operation id="3755" st_id="220" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="641">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1714" bw="9" op_0_bw="8">
<![CDATA[
.preheader.0.preheader:1125  %tmp_12_10_cast = zext i8 %INPUT_BUNDLE_addr_15_5 to i9

]]></Node>
<StgValue><ssdm name="tmp_12_10_cast"/></StgValue>
</operation>

<operation id="3756" st_id="220" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="641">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1720" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.0.preheader:1131  %INPUT_BUNDLE_addr_15_6 = call i8 @_ssdm_op_Read.m_axi.i8P(i8* %INPUT_BUNDLE_addr_155)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_addr_15_6"/></StgValue>
</operation>

<operation id="3757" st_id="220" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="641">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1727" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:1138  %INPUT_BUNDLE_load_15_6 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_156, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_15_6"/></StgValue>
</operation>

<operation id="3758" st_id="220" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="641">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1735" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:1146  %INPUT_BUNDLE_load_15_7 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_157, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_15_7"/></StgValue>
</operation>

<operation id="3759" st_id="220" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="641">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1738" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader.0.preheader:1149  %tmp23 = add i9 %tmp_8_10_cast, %tmp_12_10_cast

]]></Node>
<StgValue><ssdm name="tmp23"/></StgValue>
</operation>

<operation id="3760" st_id="220" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="641">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1739" bw="10" op_0_bw="9">
<![CDATA[
.preheader.0.preheader:1150  %tmp23_cast = zext i9 %tmp23 to i10

]]></Node>
<StgValue><ssdm name="tmp23_cast"/></StgValue>
</operation>

<operation id="3761" st_id="220" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="641">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1740" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader.0.preheader:1151  %sum1_10 = add i10 %tmp23_cast, %tmp_10_10_cast

]]></Node>
<StgValue><ssdm name="sum1_10"/></StgValue>
</operation>

<operation id="3762" st_id="220" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="641">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1750" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:1161  %INPUT_BUNDLE_load_15_8 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_158, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_15_8"/></StgValue>
</operation>

<operation id="3763" st_id="220" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="641">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1758" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:1169  %INPUT_BUNDLE_load_15_9 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_159, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_15_9"/></StgValue>
</operation>

<operation id="3764" st_id="220" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="641">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1762" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader.0.preheader:1173  %sum5_neg_10 = sub i9 %tmp_8_10_cast, %tmp_12_10_cast

]]></Node>
<StgValue><ssdm name="sum5_neg_10"/></StgValue>
</operation>

<operation id="3765" st_id="220" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="641">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1797" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:1208  %INPUT_BUNDLE_load_16 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_160, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_16"/></StgValue>
</operation>

<operation id="3766" st_id="220" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="641">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1804" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:1215  %INPUT_BUNDLE_load_16_1 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_161, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_16_1"/></StgValue>
</operation>

<operation id="3767" st_id="220" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="641">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1812" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:1223  %INPUT_BUNDLE_load_16_2 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_162, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_16_2"/></StgValue>
</operation>
</state>

<state id="221" st_id="221">

<operation id="3768" st_id="221" stage="5" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="642">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1187" bw="1" op_0_bw="1" op_1_bw="8">
<![CDATA[
.preheader.0.preheader:598  %OUTPUT_BUNDLE_addr_1_8 = call i1 @_ssdm_op_WriteResp.m_axi.i8P(i8* %OUTPUT_BUNDLE_addr_13)

]]></Node>
<StgValue><ssdm name="OUTPUT_BUNDLE_addr_1_8"/></StgValue>
</operation>

<operation id="3769" st_id="221" stage="4" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="642">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1274" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.0.preheader:685  %tmp_38_6_mid1 = call double @llvm.sqrt.f64(double %tmp_37_6_mid1)

]]></Node>
<StgValue><ssdm name="tmp_38_6_mid1"/></StgValue>
</operation>

<operation id="3770" st_id="221" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="642">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1282" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:693  %OUTPUT_BUNDLE_addr_1_9 = call i1 @_ssdm_op_WriteReq.m_axi.i8P(i8* %OUTPUT_BUNDLE_addr_14, i32 1)

]]></Node>
<StgValue><ssdm name="OUTPUT_BUNDLE_addr_1_9"/></StgValue>
</operation>

<operation id="3771" st_id="221" stage="11" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="642">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1371" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.0.preheader:782  %tmp_38_7_mid1 = call double @llvm.sqrt.f64(double %tmp_37_7_mid1)

]]></Node>
<StgValue><ssdm name="tmp_38_7_mid1"/></StgValue>
</operation>

<operation id="3772" st_id="221" stage="19" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="642">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1476" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.0.preheader:887  %tmp_38_8 = call double @llvm.sqrt.f64(double %tmp_37_8)

]]></Node>
<StgValue><ssdm name="tmp_38_8"/></StgValue>
</operation>

<operation id="3773" st_id="221" stage="27" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="642">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1576" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.0.preheader:987  %tmp_38_9 = call double @llvm.sqrt.f64(double %tmp_37_9)

]]></Node>
<StgValue><ssdm name="tmp_38_9"/></StgValue>
</operation>

<operation id="3774" st_id="221" stage="4" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="642">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1675" bw="64" op_0_bw="32">
<![CDATA[
.preheader.0.preheader:1086  %tmp_37_s = uitofp i32 %tmp_37_41 to double

]]></Node>
<StgValue><ssdm name="tmp_37_s"/></StgValue>
</operation>

<operation id="3775" st_id="221" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="642">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1728" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.0.preheader:1139  %INPUT_BUNDLE_addr_15_7 = call i8 @_ssdm_op_Read.m_axi.i8P(i8* %INPUT_BUNDLE_addr_156)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_addr_15_7"/></StgValue>
</operation>

<operation id="3776" st_id="221" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="642">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1735" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:1146  %INPUT_BUNDLE_load_15_7 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_157, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_15_7"/></StgValue>
</operation>

<operation id="3777" st_id="221" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="642">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1750" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:1161  %INPUT_BUNDLE_load_15_8 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_158, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_15_8"/></StgValue>
</operation>

<operation id="3778" st_id="221" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="642">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1758" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:1169  %INPUT_BUNDLE_load_15_9 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_159, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_15_9"/></StgValue>
</operation>

<operation id="3779" st_id="221" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="642">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1788" bw="21" op_0_bw="10">
<![CDATA[
.preheader.0.preheader:1199  %tmp_3_11_cast1 = zext i10 %i_1_10 to i21

]]></Node>
<StgValue><ssdm name="tmp_3_11_cast1"/></StgValue>
</operation>

<operation id="3780" st_id="221" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="642">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1797" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:1208  %INPUT_BUNDLE_load_16 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_160, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_16"/></StgValue>
</operation>

<operation id="3781" st_id="221" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="642">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1804" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:1215  %INPUT_BUNDLE_load_16_1 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_161, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_16_1"/></StgValue>
</operation>

<operation id="3782" st_id="221" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="642">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1812" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:1223  %INPUT_BUNDLE_load_16_2 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_162, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_16_2"/></StgValue>
</operation>

<operation id="3783" st_id="221" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="642">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1819" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:1230  %INPUT_BUNDLE_load_16_3 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_163, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_16_3"/></StgValue>
</operation>

<operation id="3784" st_id="221" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="642">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1823" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
.preheader.0.preheader:1234  %sum10_11 = add i21 %tmp_15_cast_mid2_cas, %tmp_3_11_cast1

]]></Node>
<StgValue><ssdm name="sum10_11"/></StgValue>
</operation>

<operation id="3785" st_id="221" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="642">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1824" bw="32" op_0_bw="21">
<![CDATA[
.preheader.0.preheader:1235  %sum10_11_cast = zext i21 %sum10_11 to i32

]]></Node>
<StgValue><ssdm name="sum10_11_cast"/></StgValue>
</operation>

<operation id="3786" st_id="221" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="642">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1825" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.0.preheader:1236  %input2_sum164 = add i32 %sum10_11_cast, %input1006_phi

]]></Node>
<StgValue><ssdm name="input2_sum164"/></StgValue>
</operation>

<operation id="3787" st_id="221" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="642">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1826" bw="8" op_0_bw="8" op_1_bw="32">
<![CDATA[
.preheader.0.preheader:1237  %INPUT_BUNDLE_addr_164 = getelementptr i8* %INPUT_BUNDLE, i32 %input2_sum164

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_addr_164"/></StgValue>
</operation>
</state>

<state id="222" st_id="222">

<operation id="3788" st_id="222" stage="4" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="643">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1187" bw="1" op_0_bw="1" op_1_bw="8">
<![CDATA[
.preheader.0.preheader:598  %OUTPUT_BUNDLE_addr_1_8 = call i1 @_ssdm_op_WriteResp.m_axi.i8P(i8* %OUTPUT_BUNDLE_addr_13)

]]></Node>
<StgValue><ssdm name="OUTPUT_BUNDLE_addr_1_8"/></StgValue>
</operation>

<operation id="3789" st_id="222" stage="3" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="643">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1274" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.0.preheader:685  %tmp_38_6_mid1 = call double @llvm.sqrt.f64(double %tmp_37_6_mid1)

]]></Node>
<StgValue><ssdm name="tmp_38_6_mid1"/></StgValue>
</operation>

<operation id="3790" st_id="222" stage="10" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="643">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1371" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.0.preheader:782  %tmp_38_7_mid1 = call double @llvm.sqrt.f64(double %tmp_37_7_mid1)

]]></Node>
<StgValue><ssdm name="tmp_38_7_mid1"/></StgValue>
</operation>

<operation id="3791" st_id="222" stage="18" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="643">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1476" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.0.preheader:887  %tmp_38_8 = call double @llvm.sqrt.f64(double %tmp_37_8)

]]></Node>
<StgValue><ssdm name="tmp_38_8"/></StgValue>
</operation>

<operation id="3792" st_id="222" stage="26" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="643">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1576" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.0.preheader:987  %tmp_38_9 = call double @llvm.sqrt.f64(double %tmp_37_9)

]]></Node>
<StgValue><ssdm name="tmp_38_9"/></StgValue>
</operation>

<operation id="3793" st_id="222" stage="3" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="643">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1675" bw="64" op_0_bw="32">
<![CDATA[
.preheader.0.preheader:1086  %tmp_37_s = uitofp i32 %tmp_37_41 to double

]]></Node>
<StgValue><ssdm name="tmp_37_s"/></StgValue>
</operation>

<operation id="3794" st_id="222" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="643">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1736" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.0.preheader:1147  %INPUT_BUNDLE_addr_15_8 = call i8 @_ssdm_op_Read.m_axi.i8P(i8* %INPUT_BUNDLE_addr_157)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_addr_15_8"/></StgValue>
</operation>

<operation id="3795" st_id="222" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="643">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1750" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:1161  %INPUT_BUNDLE_load_15_8 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_158, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_15_8"/></StgValue>
</operation>

<operation id="3796" st_id="222" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="643">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1758" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:1169  %INPUT_BUNDLE_load_15_9 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_159, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_15_9"/></StgValue>
</operation>

<operation id="3797" st_id="222" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="643">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1797" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:1208  %INPUT_BUNDLE_load_16 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_160, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_16"/></StgValue>
</operation>

<operation id="3798" st_id="222" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="643">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1804" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:1215  %INPUT_BUNDLE_load_16_1 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_161, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_16_1"/></StgValue>
</operation>

<operation id="3799" st_id="222" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="643">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1812" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:1223  %INPUT_BUNDLE_load_16_2 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_162, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_16_2"/></StgValue>
</operation>

<operation id="3800" st_id="222" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="643">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1819" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:1230  %INPUT_BUNDLE_load_16_3 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_163, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_16_3"/></StgValue>
</operation>

<operation id="3801" st_id="222" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="643">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1827" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:1238  %INPUT_BUNDLE_load_16_4 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_164, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_16_4"/></StgValue>
</operation>
</state>

<state id="223" st_id="223">

<operation id="3802" st_id="223" stage="3" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="644">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1187" bw="1" op_0_bw="1" op_1_bw="8">
<![CDATA[
.preheader.0.preheader:598  %OUTPUT_BUNDLE_addr_1_8 = call i1 @_ssdm_op_WriteResp.m_axi.i8P(i8* %OUTPUT_BUNDLE_addr_13)

]]></Node>
<StgValue><ssdm name="OUTPUT_BUNDLE_addr_1_8"/></StgValue>
</operation>

<operation id="3803" st_id="223" stage="2" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="644">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1274" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.0.preheader:685  %tmp_38_6_mid1 = call double @llvm.sqrt.f64(double %tmp_37_6_mid1)

]]></Node>
<StgValue><ssdm name="tmp_38_6_mid1"/></StgValue>
</operation>

<operation id="3804" st_id="223" stage="9" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="644">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1371" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.0.preheader:782  %tmp_38_7_mid1 = call double @llvm.sqrt.f64(double %tmp_37_7_mid1)

]]></Node>
<StgValue><ssdm name="tmp_38_7_mid1"/></StgValue>
</operation>

<operation id="3805" st_id="223" stage="17" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="644">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1476" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.0.preheader:887  %tmp_38_8 = call double @llvm.sqrt.f64(double %tmp_37_8)

]]></Node>
<StgValue><ssdm name="tmp_38_8"/></StgValue>
</operation>

<operation id="3806" st_id="223" stage="25" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="644">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1576" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.0.preheader:987  %tmp_38_9 = call double @llvm.sqrt.f64(double %tmp_37_9)

]]></Node>
<StgValue><ssdm name="tmp_38_9"/></StgValue>
</operation>

<operation id="3807" st_id="223" stage="2" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="644">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1675" bw="64" op_0_bw="32">
<![CDATA[
.preheader.0.preheader:1086  %tmp_37_s = uitofp i32 %tmp_37_41 to double

]]></Node>
<StgValue><ssdm name="tmp_37_s"/></StgValue>
</operation>

<operation id="3808" st_id="223" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="644">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1721" bw="11" op_0_bw="8">
<![CDATA[
.preheader.0.preheader:1132  %tmp_14_10 = zext i8 %INPUT_BUNDLE_addr_15_6 to i11

]]></Node>
<StgValue><ssdm name="tmp_14_10"/></StgValue>
</operation>

<operation id="3809" st_id="223" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="644">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1722" bw="10" op_0_bw="8">
<![CDATA[
.preheader.0.preheader:1133  %tmp_14_10_cast = zext i8 %INPUT_BUNDLE_addr_15_6 to i10

]]></Node>
<StgValue><ssdm name="tmp_14_10_cast"/></StgValue>
</operation>

<operation id="3810" st_id="223" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="644">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1729" bw="9" op_0_bw="9" op_1_bw="8" op_2_bw="1">
<![CDATA[
.preheader.0.preheader:1140  %tmp_18_10 = call i9 @_ssdm_op_BitConcatenate.i9.i8.i1(i8 %INPUT_BUNDLE_addr_15_7, i1 false)

]]></Node>
<StgValue><ssdm name="tmp_18_10"/></StgValue>
</operation>

<operation id="3811" st_id="223" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="644">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1730" bw="10" op_0_bw="9">
<![CDATA[
.preheader.0.preheader:1141  %tmp_18_10_cast = zext i9 %tmp_18_10 to i10

]]></Node>
<StgValue><ssdm name="tmp_18_10_cast"/></StgValue>
</operation>

<operation id="3812" st_id="223" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="644">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1737" bw="10" op_0_bw="8">
<![CDATA[
.preheader.0.preheader:1148  %tmp_20_10_cast = zext i8 %INPUT_BUNDLE_addr_15_8 to i10

]]></Node>
<StgValue><ssdm name="tmp_20_10_cast"/></StgValue>
</operation>

<operation id="3813" st_id="223" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="644">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1741" bw="11" op_0_bw="10">
<![CDATA[
.preheader.0.preheader:1152  %sum1_10_cast = zext i10 %sum1_10 to i11

]]></Node>
<StgValue><ssdm name="sum1_10_cast"/></StgValue>
</operation>

<operation id="3814" st_id="223" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="644">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1742" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader.0.preheader:1153  %tmp_21_10 = sub i11 %tmp_14_10, %sum1_10_cast

]]></Node>
<StgValue><ssdm name="tmp_21_10"/></StgValue>
</operation>

<operation id="3815" st_id="223" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="644">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1743" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader.0.preheader:1154  %tmp24 = add i10 %tmp_18_10_cast, %tmp_20_10_cast

]]></Node>
<StgValue><ssdm name="tmp24"/></StgValue>
</operation>

<operation id="3816" st_id="223" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="644">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1744" bw="11" op_0_bw="10">
<![CDATA[
.preheader.0.preheader:1155  %tmp24_cast = zext i10 %tmp24 to i11

]]></Node>
<StgValue><ssdm name="tmp24_cast"/></StgValue>
</operation>

<operation id="3817" st_id="223" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="644">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1745" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader.0.preheader:1156  %convulution_horizont_19 = add i11 %tmp24_cast, %tmp_21_10

]]></Node>
<StgValue><ssdm name="convulution_horizont_19"/></StgValue>
</operation>

<operation id="3818" st_id="223" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="644">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1751" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.0.preheader:1162  %INPUT_BUNDLE_addr_15_9 = call i8 @_ssdm_op_Read.m_axi.i8P(i8* %INPUT_BUNDLE_addr_158)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_addr_15_9"/></StgValue>
</operation>

<operation id="3819" st_id="223" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="644">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1758" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:1169  %INPUT_BUNDLE_load_15_9 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_159, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_15_9"/></StgValue>
</operation>

<operation id="3820" st_id="223" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="644">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1763" bw="10" op_0_bw="9">
<![CDATA[
.preheader.0.preheader:1174  %sum5_neg_10_cast = sext i9 %sum5_neg_10 to i10

]]></Node>
<StgValue><ssdm name="sum5_neg_10_cast"/></StgValue>
</operation>

<operation id="3821" st_id="223" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="644">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1764" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader.0.preheader:1175  %sum6_neg_10 = add i10 %sum5_neg_10_cast, %tmp_14_10_cast

]]></Node>
<StgValue><ssdm name="sum6_neg_10"/></StgValue>
</operation>

<operation id="3822" st_id="223" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="644">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1765" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader.0.preheader:1176  %tmp_31_10 = sub i10 %sum6_neg_10, %tmp_20_10_cast

]]></Node>
<StgValue><ssdm name="tmp_31_10"/></StgValue>
</operation>

<operation id="3823" st_id="223" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="644">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1797" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:1208  %INPUT_BUNDLE_load_16 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_160, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_16"/></StgValue>
</operation>

<operation id="3824" st_id="223" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="644">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1804" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:1215  %INPUT_BUNDLE_load_16_1 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_161, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_16_1"/></StgValue>
</operation>

<operation id="3825" st_id="223" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="644">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1812" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:1223  %INPUT_BUNDLE_load_16_2 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_162, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_16_2"/></StgValue>
</operation>

<operation id="3826" st_id="223" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="644">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1819" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:1230  %INPUT_BUNDLE_load_16_3 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_163, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_16_3"/></StgValue>
</operation>

<operation id="3827" st_id="223" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="644">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1827" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:1238  %INPUT_BUNDLE_load_16_4 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_164, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_16_4"/></StgValue>
</operation>

<operation id="3828" st_id="223" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="644">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1835" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:1246  %INPUT_BUNDLE_load_16_5 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_165, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_16_5"/></StgValue>
</operation>

<operation id="3829" st_id="223" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="644">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1846" bw="20" op_0_bw="20" op_1_bw="10" op_2_bw="10">
<![CDATA[
.preheader.0.preheader:1257  %tmp_79 = call i20 @_ssdm_op_BitConcatenate.i20.i10.i10(i10 %tmp_11_mid2, i10 %i_1_10)

]]></Node>
<StgValue><ssdm name="tmp_79"/></StgValue>
</operation>

<operation id="3830" st_id="223" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="644">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1847" bw="32" op_0_bw="20">
<![CDATA[
.preheader.0.preheader:1258  %tmp_24_11 = zext i20 %tmp_79 to i32

]]></Node>
<StgValue><ssdm name="tmp_24_11"/></StgValue>
</operation>

<operation id="3831" st_id="223" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="644">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1848" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.0.preheader:1259  %input2_sum166 = add i32 %tmp_24_11, %input1006_phi

]]></Node>
<StgValue><ssdm name="input2_sum166"/></StgValue>
</operation>

<operation id="3832" st_id="223" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="644">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1849" bw="8" op_0_bw="8" op_1_bw="32">
<![CDATA[
.preheader.0.preheader:1260  %INPUT_BUNDLE_addr_166 = getelementptr i8* %INPUT_BUNDLE, i32 %input2_sum166

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_addr_166"/></StgValue>
</operation>

<operation id="3833" st_id="223" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="644">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1854" bw="20" op_0_bw="20" op_1_bw="10" op_2_bw="10">
<![CDATA[
.preheader.0.preheader:1265  %tmp_80 = call i20 @_ssdm_op_BitConcatenate.i20.i10.i10(i10 %tmp_18_mid2, i10 %i_1_10)

]]></Node>
<StgValue><ssdm name="tmp_80"/></StgValue>
</operation>

<operation id="3834" st_id="223" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="644">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1855" bw="32" op_0_bw="20">
<![CDATA[
.preheader.0.preheader:1266  %tmp_28_11 = zext i20 %tmp_80 to i32

]]></Node>
<StgValue><ssdm name="tmp_28_11"/></StgValue>
</operation>

<operation id="3835" st_id="223" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="644">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1856" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.0.preheader:1267  %input2_sum167 = add i32 %tmp_28_11, %input1006_phi

]]></Node>
<StgValue><ssdm name="input2_sum167"/></StgValue>
</operation>

<operation id="3836" st_id="223" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="644">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1857" bw="8" op_0_bw="8" op_1_bw="32">
<![CDATA[
.preheader.0.preheader:1268  %INPUT_BUNDLE_addr_167 = getelementptr i8* %INPUT_BUNDLE, i32 %input2_sum167

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_addr_167"/></StgValue>
</operation>
</state>

<state id="224" st_id="224">

<operation id="3837" st_id="224" stage="2" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="645">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1187" bw="1" op_0_bw="1" op_1_bw="8">
<![CDATA[
.preheader.0.preheader:598  %OUTPUT_BUNDLE_addr_1_8 = call i1 @_ssdm_op_WriteResp.m_axi.i8P(i8* %OUTPUT_BUNDLE_addr_13)

]]></Node>
<StgValue><ssdm name="OUTPUT_BUNDLE_addr_1_8"/></StgValue>
</operation>

<operation id="3838" st_id="224" stage="1" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="645">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1274" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.0.preheader:685  %tmp_38_6_mid1 = call double @llvm.sqrt.f64(double %tmp_37_6_mid1)

]]></Node>
<StgValue><ssdm name="tmp_38_6_mid1"/></StgValue>
</operation>

<operation id="3839" st_id="224" stage="8" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="645">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1371" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.0.preheader:782  %tmp_38_7_mid1 = call double @llvm.sqrt.f64(double %tmp_37_7_mid1)

]]></Node>
<StgValue><ssdm name="tmp_38_7_mid1"/></StgValue>
</operation>

<operation id="3840" st_id="224" stage="16" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="645">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1476" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.0.preheader:887  %tmp_38_8 = call double @llvm.sqrt.f64(double %tmp_37_8)

]]></Node>
<StgValue><ssdm name="tmp_38_8"/></StgValue>
</operation>

<operation id="3841" st_id="224" stage="24" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="645">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1576" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.0.preheader:987  %tmp_38_9 = call double @llvm.sqrt.f64(double %tmp_37_9)

]]></Node>
<StgValue><ssdm name="tmp_38_9"/></StgValue>
</operation>

<operation id="3842" st_id="224" stage="1" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="645">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1675" bw="64" op_0_bw="32">
<![CDATA[
.preheader.0.preheader:1086  %tmp_37_s = uitofp i32 %tmp_37_41 to double

]]></Node>
<StgValue><ssdm name="tmp_37_s"/></StgValue>
</operation>

<operation id="3843" st_id="224" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="645">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1759" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.0.preheader:1170  %INPUT_BUNDLE_addr_15_10 = call i8 @_ssdm_op_Read.m_axi.i8P(i8* %INPUT_BUNDLE_addr_159)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_addr_15_10"/></StgValue>
</operation>

<operation id="3844" st_id="224" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="645">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1797" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:1208  %INPUT_BUNDLE_load_16 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_160, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_16"/></StgValue>
</operation>

<operation id="3845" st_id="224" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="645">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1804" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:1215  %INPUT_BUNDLE_load_16_1 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_161, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_16_1"/></StgValue>
</operation>

<operation id="3846" st_id="224" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="645">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1812" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:1223  %INPUT_BUNDLE_load_16_2 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_162, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_16_2"/></StgValue>
</operation>

<operation id="3847" st_id="224" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="645">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1819" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:1230  %INPUT_BUNDLE_load_16_3 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_163, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_16_3"/></StgValue>
</operation>

<operation id="3848" st_id="224" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="645">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1827" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:1238  %INPUT_BUNDLE_load_16_4 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_164, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_16_4"/></StgValue>
</operation>

<operation id="3849" st_id="224" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="645">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1835" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:1246  %INPUT_BUNDLE_load_16_5 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_165, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_16_5"/></StgValue>
</operation>

<operation id="3850" st_id="224" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="645">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1850" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:1261  %INPUT_BUNDLE_load_16_6 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_166, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_16_6"/></StgValue>
</operation>

<operation id="3851" st_id="224" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="645">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1887" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader.0.preheader:1298  %i_1_11 = add i10 13, %i_mid2

]]></Node>
<StgValue><ssdm name="i_1_11"/></StgValue>
</operation>
</state>

<state id="225" st_id="225">

<operation id="3852" st_id="225" stage="1" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="646">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1187" bw="1" op_0_bw="1" op_1_bw="8">
<![CDATA[
.preheader.0.preheader:598  %OUTPUT_BUNDLE_addr_1_8 = call i1 @_ssdm_op_WriteResp.m_axi.i8P(i8* %OUTPUT_BUNDLE_addr_13)

]]></Node>
<StgValue><ssdm name="OUTPUT_BUNDLE_addr_1_8"/></StgValue>
</operation>

<operation id="3853" st_id="225" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="646">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1275" bw="16" op_0_bw="16" op_1_bw="64">
<![CDATA[
.preheader.0.preheader:686  %tmp_39_6_mid1 = call fastcc i16 @__hls_fptoui_double_(double %tmp_38_6_mid1)

]]></Node>
<StgValue><ssdm name="tmp_39_6_mid1"/></StgValue>
</operation>

<operation id="3854" st_id="225" stage="7" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="646">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1371" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.0.preheader:782  %tmp_38_7_mid1 = call double @llvm.sqrt.f64(double %tmp_37_7_mid1)

]]></Node>
<StgValue><ssdm name="tmp_38_7_mid1"/></StgValue>
</operation>

<operation id="3855" st_id="225" stage="15" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="646">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1476" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.0.preheader:887  %tmp_38_8 = call double @llvm.sqrt.f64(double %tmp_37_8)

]]></Node>
<StgValue><ssdm name="tmp_38_8"/></StgValue>
</operation>

<operation id="3856" st_id="225" stage="23" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="646">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1576" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.0.preheader:987  %tmp_38_9 = call double @llvm.sqrt.f64(double %tmp_37_9)

]]></Node>
<StgValue><ssdm name="tmp_38_9"/></StgValue>
</operation>

<operation id="3857" st_id="225" stage="31" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="646">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1676" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.0.preheader:1087  %tmp_38_s = call double @llvm.sqrt.f64(double %tmp_37_s)

]]></Node>
<StgValue><ssdm name="tmp_38_s"/></StgValue>
</operation>

<operation id="3858" st_id="225" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="646">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1752" bw="9" op_0_bw="9" op_1_bw="8" op_2_bw="1">
<![CDATA[
.preheader.0.preheader:1163  %tmp_26_10 = call i9 @_ssdm_op_BitConcatenate.i9.i8.i1(i8 %INPUT_BUNDLE_addr_15_9, i1 false)

]]></Node>
<StgValue><ssdm name="tmp_26_10"/></StgValue>
</operation>

<operation id="3859" st_id="225" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="646">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1753" bw="11" op_0_bw="9">
<![CDATA[
.preheader.0.preheader:1164  %tmp_26_10_cast = zext i9 %tmp_26_10 to i11

]]></Node>
<StgValue><ssdm name="tmp_26_10_cast"/></StgValue>
</operation>

<operation id="3860" st_id="225" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="646">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1760" bw="9" op_0_bw="9" op_1_bw="8" op_2_bw="1">
<![CDATA[
.preheader.0.preheader:1171  %tmp_30_10 = call i9 @_ssdm_op_BitConcatenate.i9.i8.i1(i8 %INPUT_BUNDLE_addr_15_10, i1 false)

]]></Node>
<StgValue><ssdm name="tmp_30_10"/></StgValue>
</operation>

<operation id="3861" st_id="225" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="646">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1761" bw="11" op_0_bw="9">
<![CDATA[
.preheader.0.preheader:1172  %tmp_30_10_cast = zext i9 %tmp_30_10 to i11

]]></Node>
<StgValue><ssdm name="tmp_30_10_cast"/></StgValue>
</operation>

<operation id="3862" st_id="225" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="646">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1766" bw="11" op_0_bw="10">
<![CDATA[
.preheader.0.preheader:1177  %tmp_31_10_cast = sext i10 %tmp_31_10 to i11

]]></Node>
<StgValue><ssdm name="tmp_31_10_cast"/></StgValue>
</operation>

<operation id="3863" st_id="225" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="646">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1767" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader.0.preheader:1178  %tmp_32_10 = sub i11 %tmp_31_10_cast, %tmp_26_10_cast

]]></Node>
<StgValue><ssdm name="tmp_32_10"/></StgValue>
</operation>

<operation id="3864" st_id="225" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="646">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1768" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader.0.preheader:1179  %convulution_vertical_10 = add i11 %tmp_32_10, %tmp_30_10_cast

]]></Node>
<StgValue><ssdm name="convulution_vertical_10"/></StgValue>
</operation>

<operation id="3865" st_id="225" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="646">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1798" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.0.preheader:1209  %INPUT_BUNDLE_addr_16_1 = call i8 @_ssdm_op_Read.m_axi.i8P(i8* %INPUT_BUNDLE_addr_160)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_addr_16_1"/></StgValue>
</operation>

<operation id="3866" st_id="225" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="646">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1804" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:1215  %INPUT_BUNDLE_load_16_1 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_161, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_16_1"/></StgValue>
</operation>

<operation id="3867" st_id="225" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="646">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1812" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:1223  %INPUT_BUNDLE_load_16_2 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_162, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_16_2"/></StgValue>
</operation>

<operation id="3868" st_id="225" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="646">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1819" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:1230  %INPUT_BUNDLE_load_16_3 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_163, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_16_3"/></StgValue>
</operation>

<operation id="3869" st_id="225" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="646">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1827" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:1238  %INPUT_BUNDLE_load_16_4 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_164, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_16_4"/></StgValue>
</operation>

<operation id="3870" st_id="225" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="646">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1835" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:1246  %INPUT_BUNDLE_load_16_5 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_165, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_16_5"/></StgValue>
</operation>

<operation id="3871" st_id="225" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="646">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1850" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:1261  %INPUT_BUNDLE_load_16_6 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_166, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_16_6"/></StgValue>
</operation>

<operation id="3872" st_id="225" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="646">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1858" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:1269  %INPUT_BUNDLE_load_16_7 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_167, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_16_7"/></StgValue>
</operation>

<operation id="3873" st_id="225" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="646">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1890" bw="20" op_0_bw="20" op_1_bw="10" op_2_bw="10">
<![CDATA[
.preheader.0.preheader:1301  %tmp_52 = call i20 @_ssdm_op_BitConcatenate.i20.i10.i10(i10 %j_mid2, i10 %i_1_11)

]]></Node>
<StgValue><ssdm name="tmp_52"/></StgValue>
</operation>

<operation id="3874" st_id="225" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="646">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1891" bw="32" op_0_bw="20">
<![CDATA[
.preheader.0.preheader:1302  %tmp_6_12 = zext i20 %tmp_52 to i32

]]></Node>
<StgValue><ssdm name="tmp_6_12"/></StgValue>
</operation>

<operation id="3875" st_id="225" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="646">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1892" bw="21" op_0_bw="20">
<![CDATA[
.preheader.0.preheader:1303  %tmp_6_12_cast = zext i20 %tmp_52 to i21

]]></Node>
<StgValue><ssdm name="tmp_6_12_cast"/></StgValue>
</operation>

<operation id="3876" st_id="225" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="646">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1893" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
.preheader.0.preheader:1304  %sum2_12 = add i21 -1025, %tmp_6_12_cast

]]></Node>
<StgValue><ssdm name="sum2_12"/></StgValue>
</operation>

<operation id="3877" st_id="225" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="646">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1894" bw="32" op_0_bw="21">
<![CDATA[
.preheader.0.preheader:1305  %sum2_12_cast = sext i21 %sum2_12 to i32

]]></Node>
<StgValue><ssdm name="sum2_12_cast"/></StgValue>
</operation>

<operation id="3878" st_id="225" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="646">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1895" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.0.preheader:1306  %input2_sum168 = add i32 %sum2_12_cast, %input1006_phi

]]></Node>
<StgValue><ssdm name="input2_sum168"/></StgValue>
</operation>

<operation id="3879" st_id="225" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="646">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1896" bw="8" op_0_bw="8" op_1_bw="32">
<![CDATA[
.preheader.0.preheader:1307  %INPUT_BUNDLE_addr_168 = getelementptr i8* %INPUT_BUNDLE, i32 %input2_sum168

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_addr_168"/></StgValue>
</operation>

<operation id="3880" st_id="225" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="646">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1982" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.0.preheader:1393  %output4_sum21 = add i32 %tmp_6_12, %output1007_phi

]]></Node>
<StgValue><ssdm name="output4_sum21"/></StgValue>
</operation>

<operation id="3881" st_id="225" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="646">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1983" bw="8" op_0_bw="8" op_1_bw="32">
<![CDATA[
.preheader.0.preheader:1394  %OUTPUT_BUNDLE_addr_21 = getelementptr i8* %OUTPUT_BUNDLE, i32 %output4_sum21

]]></Node>
<StgValue><ssdm name="OUTPUT_BUNDLE_addr_21"/></StgValue>
</operation>
</state>

<state id="226" st_id="226">

<operation id="3882" st_id="226" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="647">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1275" bw="16" op_0_bw="16" op_1_bw="64">
<![CDATA[
.preheader.0.preheader:686  %tmp_39_6_mid1 = call fastcc i16 @__hls_fptoui_double_(double %tmp_38_6_mid1)

]]></Node>
<StgValue><ssdm name="tmp_39_6_mid1"/></StgValue>
</operation>

<operation id="3883" st_id="226" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="647">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1276" bw="2" op_0_bw="2" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.0.preheader:687  %tmp_170 = call i2 @_ssdm_op_PartSelect.i2.i16.i32.i32(i16 %tmp_39_6_mid1, i32 8, i32 9)

]]></Node>
<StgValue><ssdm name="tmp_170"/></StgValue>
</operation>

<operation id="3884" st_id="226" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="647">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1277" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader.0.preheader:688  %icmp14 = icmp ne i2 %tmp_170, 0

]]></Node>
<StgValue><ssdm name="icmp14"/></StgValue>
</operation>

<operation id="3885" st_id="226" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="647">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1278" bw="8" op_0_bw="16">
<![CDATA[
.preheader.0.preheader:689  %tmp_171 = trunc i16 %tmp_39_6_mid1 to i8

]]></Node>
<StgValue><ssdm name="tmp_171"/></StgValue>
</operation>

<operation id="3886" st_id="226" stage="6" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="647">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1371" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.0.preheader:782  %tmp_38_7_mid1 = call double @llvm.sqrt.f64(double %tmp_37_7_mid1)

]]></Node>
<StgValue><ssdm name="tmp_38_7_mid1"/></StgValue>
</operation>

<operation id="3887" st_id="226" stage="14" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="647">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1476" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.0.preheader:887  %tmp_38_8 = call double @llvm.sqrt.f64(double %tmp_37_8)

]]></Node>
<StgValue><ssdm name="tmp_38_8"/></StgValue>
</operation>

<operation id="3888" st_id="226" stage="22" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="647">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1576" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.0.preheader:987  %tmp_38_9 = call double @llvm.sqrt.f64(double %tmp_37_9)

]]></Node>
<StgValue><ssdm name="tmp_38_9"/></StgValue>
</operation>

<operation id="3889" st_id="226" stage="30" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="647">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1676" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.0.preheader:1087  %tmp_38_s = call double @llvm.sqrt.f64(double %tmp_37_s)

]]></Node>
<StgValue><ssdm name="tmp_38_s"/></StgValue>
</operation>

<operation id="3890" st_id="226" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="647">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1771" bw="20" op_0_bw="11">
<![CDATA[
.preheader.0.preheader:1182  %tmp_35_10 = sext i11 %convulution_vertical_10 to i20

]]></Node>
<StgValue><ssdm name="tmp_35_10"/></StgValue>
</operation>

<operation id="3891" st_id="226" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="647">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1772" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.preheader.0.preheader:1183  %tmp_36_10 = mul i20 %tmp_35_10, %tmp_35_10

]]></Node>
<StgValue><ssdm name="tmp_36_10"/></StgValue>
</operation>

<operation id="3892" st_id="226" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="647">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1805" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.0.preheader:1216  %INPUT_BUNDLE_addr_16_2 = call i8 @_ssdm_op_Read.m_axi.i8P(i8* %INPUT_BUNDLE_addr_161)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_addr_16_2"/></StgValue>
</operation>

<operation id="3893" st_id="226" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="647">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1812" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:1223  %INPUT_BUNDLE_load_16_2 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_162, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_16_2"/></StgValue>
</operation>

<operation id="3894" st_id="226" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="647">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1819" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:1230  %INPUT_BUNDLE_load_16_3 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_163, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_16_3"/></StgValue>
</operation>

<operation id="3895" st_id="226" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="647">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1827" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:1238  %INPUT_BUNDLE_load_16_4 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_164, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_16_4"/></StgValue>
</operation>

<operation id="3896" st_id="226" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="647">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1835" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:1246  %INPUT_BUNDLE_load_16_5 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_165, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_16_5"/></StgValue>
</operation>

<operation id="3897" st_id="226" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="647">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1850" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:1261  %INPUT_BUNDLE_load_16_6 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_166, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_16_6"/></StgValue>
</operation>

<operation id="3898" st_id="226" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="647">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1858" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:1269  %INPUT_BUNDLE_load_16_7 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_167, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_16_7"/></StgValue>
</operation>

<operation id="3899" st_id="226" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="647">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1889" bw="20" op_0_bw="10">
<![CDATA[
.preheader.0.preheader:1300  %tmp_3_12_cast = zext i10 %i_1_11 to i20

]]></Node>
<StgValue><ssdm name="tmp_3_12_cast"/></StgValue>
</operation>

<operation id="3900" st_id="226" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="647">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1897" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:1308  %INPUT_BUNDLE_load_16_8 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_168, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_16_8"/></StgValue>
</operation>

<operation id="3901" st_id="226" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="647">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1900" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.preheader.0.preheader:1311  %sum4_12 = add i20 %tmp_9_mid2, %tmp_3_12_cast

]]></Node>
<StgValue><ssdm name="sum4_12"/></StgValue>
</operation>

<operation id="3902" st_id="226" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="647">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1901" bw="32" op_0_bw="20">
<![CDATA[
.preheader.0.preheader:1312  %sum4_12_cast = zext i20 %sum4_12 to i32

]]></Node>
<StgValue><ssdm name="sum4_12_cast"/></StgValue>
</operation>

<operation id="3903" st_id="226" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="647">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1902" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.0.preheader:1313  %input2_sum169 = add i32 %sum4_12_cast, %input1006_phi

]]></Node>
<StgValue><ssdm name="input2_sum169"/></StgValue>
</operation>

<operation id="3904" st_id="226" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="647">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1903" bw="8" op_0_bw="8" op_1_bw="32">
<![CDATA[
.preheader.0.preheader:1314  %INPUT_BUNDLE_addr_169 = getelementptr i8* %INPUT_BUNDLE, i32 %input2_sum169

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_addr_169"/></StgValue>
</operation>
</state>

<state id="227" st_id="227">

<operation id="3905" st_id="227" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="648">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1279" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader.0.preheader:690  %tmp_42_6_mid1 = select i1 %icmp14, i8 -1, i8 %tmp_171

]]></Node>
<StgValue><ssdm name="tmp_42_6_mid1"/></StgValue>
</operation>

<operation id="3906" st_id="227" stage="5" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="648">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1371" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.0.preheader:782  %tmp_38_7_mid1 = call double @llvm.sqrt.f64(double %tmp_37_7_mid1)

]]></Node>
<StgValue><ssdm name="tmp_38_7_mid1"/></StgValue>
</operation>

<operation id="3907" st_id="227" stage="13" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="648">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1476" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.0.preheader:887  %tmp_38_8 = call double @llvm.sqrt.f64(double %tmp_37_8)

]]></Node>
<StgValue><ssdm name="tmp_38_8"/></StgValue>
</operation>

<operation id="3908" st_id="227" stage="21" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="648">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1576" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.0.preheader:987  %tmp_38_9 = call double @llvm.sqrt.f64(double %tmp_37_9)

]]></Node>
<StgValue><ssdm name="tmp_38_9"/></StgValue>
</operation>

<operation id="3909" st_id="227" stage="29" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="648">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1676" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.0.preheader:1087  %tmp_38_s = call double @llvm.sqrt.f64(double %tmp_37_s)

]]></Node>
<StgValue><ssdm name="tmp_38_s"/></StgValue>
</operation>

<operation id="3910" st_id="227" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="648">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1769" bw="20" op_0_bw="11">
<![CDATA[
.preheader.0.preheader:1180  %tmp_33_10 = sext i11 %convulution_horizont_19 to i20

]]></Node>
<StgValue><ssdm name="tmp_33_10"/></StgValue>
</operation>

<operation id="3911" st_id="227" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="648">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1770" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.preheader.0.preheader:1181  %tmp_34_10 = mul i20 %tmp_33_10, %tmp_33_10

]]></Node>
<StgValue><ssdm name="tmp_34_10"/></StgValue>
</operation>

<operation id="3912" st_id="227" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="648">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1773" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.preheader.0.preheader:1184  %p_10 = add i20 %tmp_36_10, %tmp_34_10

]]></Node>
<StgValue><ssdm name="p_10"/></StgValue>
</operation>

<operation id="3913" st_id="227" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="648">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1813" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.0.preheader:1224  %INPUT_BUNDLE_addr_16_3 = call i8 @_ssdm_op_Read.m_axi.i8P(i8* %INPUT_BUNDLE_addr_162)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_addr_16_3"/></StgValue>
</operation>

<operation id="3914" st_id="227" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="648">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1819" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:1230  %INPUT_BUNDLE_load_16_3 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_163, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_16_3"/></StgValue>
</operation>

<operation id="3915" st_id="227" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="648">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1827" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:1238  %INPUT_BUNDLE_load_16_4 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_164, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_16_4"/></StgValue>
</operation>

<operation id="3916" st_id="227" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="648">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1835" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:1246  %INPUT_BUNDLE_load_16_5 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_165, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_16_5"/></StgValue>
</operation>

<operation id="3917" st_id="227" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="648">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1850" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:1261  %INPUT_BUNDLE_load_16_6 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_166, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_16_6"/></StgValue>
</operation>

<operation id="3918" st_id="227" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="648">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1858" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:1269  %INPUT_BUNDLE_load_16_7 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_167, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_16_7"/></StgValue>
</operation>

<operation id="3919" st_id="227" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="648">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1897" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:1308  %INPUT_BUNDLE_load_16_8 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_168, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_16_8"/></StgValue>
</operation>

<operation id="3920" st_id="227" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="648">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1904" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:1315  %INPUT_BUNDLE_load_16_9 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_169, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_16_9"/></StgValue>
</operation>

<operation id="3921" st_id="227" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="648">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1908" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
.preheader.0.preheader:1319  %sum6_12 = add i21 1023, %tmp_6_12_cast

]]></Node>
<StgValue><ssdm name="sum6_12"/></StgValue>
</operation>

<operation id="3922" st_id="227" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="648">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1909" bw="32" op_0_bw="21">
<![CDATA[
.preheader.0.preheader:1320  %sum6_12_cast = zext i21 %sum6_12 to i32

]]></Node>
<StgValue><ssdm name="sum6_12_cast"/></StgValue>
</operation>

<operation id="3923" st_id="227" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="648">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1910" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.0.preheader:1321  %input2_sum170 = add i32 %sum6_12_cast, %input1006_phi

]]></Node>
<StgValue><ssdm name="input2_sum170"/></StgValue>
</operation>

<operation id="3924" st_id="227" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="648">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1911" bw="8" op_0_bw="8" op_1_bw="32">
<![CDATA[
.preheader.0.preheader:1322  %INPUT_BUNDLE_addr_170 = getelementptr i8* %INPUT_BUNDLE, i32 %input2_sum170

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_addr_170"/></StgValue>
</operation>

<operation id="3925" st_id="227" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="648">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1915" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
.preheader.0.preheader:1326  %sum8_12 = add i21 -1023, %tmp_6_12_cast

]]></Node>
<StgValue><ssdm name="sum8_12"/></StgValue>
</operation>

<operation id="3926" st_id="227" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="648">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1916" bw="32" op_0_bw="21">
<![CDATA[
.preheader.0.preheader:1327  %sum8_12_cast = sext i21 %sum8_12 to i32

]]></Node>
<StgValue><ssdm name="sum8_12_cast"/></StgValue>
</operation>

<operation id="3927" st_id="227" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="648">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1917" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.0.preheader:1328  %input2_sum171 = add i32 %sum8_12_cast, %input1006_phi

]]></Node>
<StgValue><ssdm name="input2_sum171"/></StgValue>
</operation>

<operation id="3928" st_id="227" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="648">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1918" bw="8" op_0_bw="8" op_1_bw="32">
<![CDATA[
.preheader.0.preheader:1329  %INPUT_BUNDLE_addr_171 = getelementptr i8* %INPUT_BUNDLE, i32 %input2_sum171

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_addr_171"/></StgValue>
</operation>

<operation id="3929" st_id="227" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="648">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1931" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
.preheader.0.preheader:1342  %sum12_12 = add i21 1025, %tmp_6_12_cast

]]></Node>
<StgValue><ssdm name="sum12_12"/></StgValue>
</operation>

<operation id="3930" st_id="227" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="648">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1932" bw="32" op_0_bw="21">
<![CDATA[
.preheader.0.preheader:1343  %sum12_12_cast = zext i21 %sum12_12 to i32

]]></Node>
<StgValue><ssdm name="sum12_12_cast"/></StgValue>
</operation>

<operation id="3931" st_id="227" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="648">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1933" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.0.preheader:1344  %input2_sum173 = add i32 %sum12_12_cast, %input1006_phi

]]></Node>
<StgValue><ssdm name="input2_sum173"/></StgValue>
</operation>

<operation id="3932" st_id="227" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="648">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1934" bw="8" op_0_bw="8" op_1_bw="32">
<![CDATA[
.preheader.0.preheader:1345  %INPUT_BUNDLE_addr_173 = getelementptr i8* %INPUT_BUNDLE, i32 %input2_sum173

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_addr_173"/></StgValue>
</operation>
</state>

<state id="228" st_id="228">

<operation id="3933" st_id="228" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="649">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1283" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8" op_3_bw="1">
<![CDATA[
.preheader.0.preheader:694  call void @_ssdm_op_Write.m_axi.i8P(i8* %OUTPUT_BUNDLE_addr_14, i8 %tmp_42_6_mid1, i1 true)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="3934" st_id="228" stage="4" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="649">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1371" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.0.preheader:782  %tmp_38_7_mid1 = call double @llvm.sqrt.f64(double %tmp_37_7_mid1)

]]></Node>
<StgValue><ssdm name="tmp_38_7_mid1"/></StgValue>
</operation>

<operation id="3935" st_id="228" stage="12" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="649">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1476" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.0.preheader:887  %tmp_38_8 = call double @llvm.sqrt.f64(double %tmp_37_8)

]]></Node>
<StgValue><ssdm name="tmp_38_8"/></StgValue>
</operation>

<operation id="3936" st_id="228" stage="20" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="649">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1576" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.0.preheader:987  %tmp_38_9 = call double @llvm.sqrt.f64(double %tmp_37_9)

]]></Node>
<StgValue><ssdm name="tmp_38_9"/></StgValue>
</operation>

<operation id="3937" st_id="228" stage="28" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="649">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1676" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.0.preheader:1087  %tmp_38_s = call double @llvm.sqrt.f64(double %tmp_37_s)

]]></Node>
<StgValue><ssdm name="tmp_38_s"/></StgValue>
</operation>

<operation id="3938" st_id="228" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="649">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1774" bw="32" op_0_bw="20">
<![CDATA[
.preheader.0.preheader:1185  %tmp_37_42 = zext i20 %p_10 to i32

]]></Node>
<StgValue><ssdm name="tmp_37_42"/></StgValue>
</operation>

<operation id="3939" st_id="228" stage="6" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="649">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1775" bw="64" op_0_bw="32">
<![CDATA[
.preheader.0.preheader:1186  %tmp_37_10 = uitofp i32 %tmp_37_42 to double

]]></Node>
<StgValue><ssdm name="tmp_37_10"/></StgValue>
</operation>

<operation id="3940" st_id="228" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="649">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1799" bw="9" op_0_bw="8">
<![CDATA[
.preheader.0.preheader:1210  %tmp_8_11_cast = zext i8 %INPUT_BUNDLE_addr_16_1 to i9

]]></Node>
<StgValue><ssdm name="tmp_8_11_cast"/></StgValue>
</operation>

<operation id="3941" st_id="228" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="649">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1806" bw="9" op_0_bw="9" op_1_bw="8" op_2_bw="1">
<![CDATA[
.preheader.0.preheader:1217  %tmp_10_11 = call i9 @_ssdm_op_BitConcatenate.i9.i8.i1(i8 %INPUT_BUNDLE_addr_16_2, i1 false)

]]></Node>
<StgValue><ssdm name="tmp_10_11"/></StgValue>
</operation>

<operation id="3942" st_id="228" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="649">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1807" bw="10" op_0_bw="9">
<![CDATA[
.preheader.0.preheader:1218  %tmp_10_11_cast = zext i9 %tmp_10_11 to i10

]]></Node>
<StgValue><ssdm name="tmp_10_11_cast"/></StgValue>
</operation>

<operation id="3943" st_id="228" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="649">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1814" bw="9" op_0_bw="8">
<![CDATA[
.preheader.0.preheader:1225  %tmp_12_11_cast = zext i8 %INPUT_BUNDLE_addr_16_3 to i9

]]></Node>
<StgValue><ssdm name="tmp_12_11_cast"/></StgValue>
</operation>

<operation id="3944" st_id="228" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="649">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1820" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.0.preheader:1231  %INPUT_BUNDLE_addr_16_4 = call i8 @_ssdm_op_Read.m_axi.i8P(i8* %INPUT_BUNDLE_addr_163)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_addr_16_4"/></StgValue>
</operation>

<operation id="3945" st_id="228" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="649">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1827" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:1238  %INPUT_BUNDLE_load_16_4 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_164, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_16_4"/></StgValue>
</operation>

<operation id="3946" st_id="228" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="649">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1835" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:1246  %INPUT_BUNDLE_load_16_5 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_165, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_16_5"/></StgValue>
</operation>

<operation id="3947" st_id="228" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="649">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1839" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader.0.preheader:1250  %tmp25 = add i9 %tmp_8_11_cast, %tmp_12_11_cast

]]></Node>
<StgValue><ssdm name="tmp25"/></StgValue>
</operation>

<operation id="3948" st_id="228" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="649">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1840" bw="10" op_0_bw="9">
<![CDATA[
.preheader.0.preheader:1251  %tmp25_cast = zext i9 %tmp25 to i10

]]></Node>
<StgValue><ssdm name="tmp25_cast"/></StgValue>
</operation>

<operation id="3949" st_id="228" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="649">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1841" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader.0.preheader:1252  %sum1_11 = add i10 %tmp25_cast, %tmp_10_11_cast

]]></Node>
<StgValue><ssdm name="sum1_11"/></StgValue>
</operation>

<operation id="3950" st_id="228" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="649">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1850" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:1261  %INPUT_BUNDLE_load_16_6 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_166, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_16_6"/></StgValue>
</operation>

<operation id="3951" st_id="228" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="649">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1858" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:1269  %INPUT_BUNDLE_load_16_7 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_167, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_16_7"/></StgValue>
</operation>

<operation id="3952" st_id="228" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="649">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1862" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader.0.preheader:1273  %sum5_neg_11 = sub i9 %tmp_8_11_cast, %tmp_12_11_cast

]]></Node>
<StgValue><ssdm name="sum5_neg_11"/></StgValue>
</operation>

<operation id="3953" st_id="228" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="649">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1897" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:1308  %INPUT_BUNDLE_load_16_8 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_168, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_16_8"/></StgValue>
</operation>

<operation id="3954" st_id="228" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="649">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1904" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:1315  %INPUT_BUNDLE_load_16_9 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_169, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_16_9"/></StgValue>
</operation>

<operation id="3955" st_id="228" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="649">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1912" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:1323  %INPUT_BUNDLE_load_17 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_170, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_17"/></StgValue>
</operation>
</state>

<state id="229" st_id="229">

<operation id="3956" st_id="229" stage="5" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="650">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1284" bw="1" op_0_bw="1" op_1_bw="8">
<![CDATA[
.preheader.0.preheader:695  %OUTPUT_BUNDLE_addr_1_10 = call i1 @_ssdm_op_WriteResp.m_axi.i8P(i8* %OUTPUT_BUNDLE_addr_14)

]]></Node>
<StgValue><ssdm name="OUTPUT_BUNDLE_addr_1_10"/></StgValue>
</operation>

<operation id="3957" st_id="229" stage="3" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="650">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1371" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.0.preheader:782  %tmp_38_7_mid1 = call double @llvm.sqrt.f64(double %tmp_37_7_mid1)

]]></Node>
<StgValue><ssdm name="tmp_38_7_mid1"/></StgValue>
</operation>

<operation id="3958" st_id="229" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="650">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1379" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:790  %OUTPUT_BUNDLE_addr_1_11 = call i1 @_ssdm_op_WriteReq.m_axi.i8P(i8* %OUTPUT_BUNDLE_addr_15, i32 1)

]]></Node>
<StgValue><ssdm name="OUTPUT_BUNDLE_addr_1_11"/></StgValue>
</operation>

<operation id="3959" st_id="229" stage="11" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="650">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1476" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.0.preheader:887  %tmp_38_8 = call double @llvm.sqrt.f64(double %tmp_37_8)

]]></Node>
<StgValue><ssdm name="tmp_38_8"/></StgValue>
</operation>

<operation id="3960" st_id="229" stage="19" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="650">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1576" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.0.preheader:987  %tmp_38_9 = call double @llvm.sqrt.f64(double %tmp_37_9)

]]></Node>
<StgValue><ssdm name="tmp_38_9"/></StgValue>
</operation>

<operation id="3961" st_id="229" stage="27" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="650">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1676" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.0.preheader:1087  %tmp_38_s = call double @llvm.sqrt.f64(double %tmp_37_s)

]]></Node>
<StgValue><ssdm name="tmp_38_s"/></StgValue>
</operation>

<operation id="3962" st_id="229" stage="5" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="650">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1775" bw="64" op_0_bw="32">
<![CDATA[
.preheader.0.preheader:1186  %tmp_37_10 = uitofp i32 %tmp_37_42 to double

]]></Node>
<StgValue><ssdm name="tmp_37_10"/></StgValue>
</operation>

<operation id="3963" st_id="229" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="650">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1828" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.0.preheader:1239  %INPUT_BUNDLE_addr_16_5 = call i8 @_ssdm_op_Read.m_axi.i8P(i8* %INPUT_BUNDLE_addr_164)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_addr_16_5"/></StgValue>
</operation>

<operation id="3964" st_id="229" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="650">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1835" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:1246  %INPUT_BUNDLE_load_16_5 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_165, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_16_5"/></StgValue>
</operation>

<operation id="3965" st_id="229" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="650">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1850" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:1261  %INPUT_BUNDLE_load_16_6 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_166, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_16_6"/></StgValue>
</operation>

<operation id="3966" st_id="229" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="650">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1858" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:1269  %INPUT_BUNDLE_load_16_7 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_167, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_16_7"/></StgValue>
</operation>

<operation id="3967" st_id="229" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="650">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1888" bw="21" op_0_bw="10">
<![CDATA[
.preheader.0.preheader:1299  %tmp_3_12_cast1 = zext i10 %i_1_11 to i21

]]></Node>
<StgValue><ssdm name="tmp_3_12_cast1"/></StgValue>
</operation>

<operation id="3968" st_id="229" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="650">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1897" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:1308  %INPUT_BUNDLE_load_16_8 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_168, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_16_8"/></StgValue>
</operation>

<operation id="3969" st_id="229" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="650">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1904" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:1315  %INPUT_BUNDLE_load_16_9 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_169, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_16_9"/></StgValue>
</operation>

<operation id="3970" st_id="229" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="650">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1912" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:1323  %INPUT_BUNDLE_load_17 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_170, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_17"/></StgValue>
</operation>

<operation id="3971" st_id="229" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="650">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1919" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:1330  %INPUT_BUNDLE_load_17_1 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_171, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_17_1"/></StgValue>
</operation>

<operation id="3972" st_id="229" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="650">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1923" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
.preheader.0.preheader:1334  %sum10_12 = add i21 %tmp_15_cast_mid2_cas, %tmp_3_12_cast1

]]></Node>
<StgValue><ssdm name="sum10_12"/></StgValue>
</operation>

<operation id="3973" st_id="229" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="650">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1924" bw="32" op_0_bw="21">
<![CDATA[
.preheader.0.preheader:1335  %sum10_12_cast = zext i21 %sum10_12 to i32

]]></Node>
<StgValue><ssdm name="sum10_12_cast"/></StgValue>
</operation>

<operation id="3974" st_id="229" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="650">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1925" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.0.preheader:1336  %input2_sum172 = add i32 %sum10_12_cast, %input1006_phi

]]></Node>
<StgValue><ssdm name="input2_sum172"/></StgValue>
</operation>

<operation id="3975" st_id="229" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="650">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1926" bw="8" op_0_bw="8" op_1_bw="32">
<![CDATA[
.preheader.0.preheader:1337  %INPUT_BUNDLE_addr_172 = getelementptr i8* %INPUT_BUNDLE, i32 %input2_sum172

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_addr_172"/></StgValue>
</operation>
</state>

<state id="230" st_id="230">

<operation id="3976" st_id="230" stage="4" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="651">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1284" bw="1" op_0_bw="1" op_1_bw="8">
<![CDATA[
.preheader.0.preheader:695  %OUTPUT_BUNDLE_addr_1_10 = call i1 @_ssdm_op_WriteResp.m_axi.i8P(i8* %OUTPUT_BUNDLE_addr_14)

]]></Node>
<StgValue><ssdm name="OUTPUT_BUNDLE_addr_1_10"/></StgValue>
</operation>

<operation id="3977" st_id="230" stage="2" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="651">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1371" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.0.preheader:782  %tmp_38_7_mid1 = call double @llvm.sqrt.f64(double %tmp_37_7_mid1)

]]></Node>
<StgValue><ssdm name="tmp_38_7_mid1"/></StgValue>
</operation>

<operation id="3978" st_id="230" stage="10" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="651">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1476" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.0.preheader:887  %tmp_38_8 = call double @llvm.sqrt.f64(double %tmp_37_8)

]]></Node>
<StgValue><ssdm name="tmp_38_8"/></StgValue>
</operation>

<operation id="3979" st_id="230" stage="18" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="651">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1576" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.0.preheader:987  %tmp_38_9 = call double @llvm.sqrt.f64(double %tmp_37_9)

]]></Node>
<StgValue><ssdm name="tmp_38_9"/></StgValue>
</operation>

<operation id="3980" st_id="230" stage="26" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="651">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1676" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.0.preheader:1087  %tmp_38_s = call double @llvm.sqrt.f64(double %tmp_37_s)

]]></Node>
<StgValue><ssdm name="tmp_38_s"/></StgValue>
</operation>

<operation id="3981" st_id="230" stage="4" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="651">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1775" bw="64" op_0_bw="32">
<![CDATA[
.preheader.0.preheader:1186  %tmp_37_10 = uitofp i32 %tmp_37_42 to double

]]></Node>
<StgValue><ssdm name="tmp_37_10"/></StgValue>
</operation>

<operation id="3982" st_id="230" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="651">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1836" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.0.preheader:1247  %INPUT_BUNDLE_addr_16_6 = call i8 @_ssdm_op_Read.m_axi.i8P(i8* %INPUT_BUNDLE_addr_165)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_addr_16_6"/></StgValue>
</operation>

<operation id="3983" st_id="230" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="651">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1850" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:1261  %INPUT_BUNDLE_load_16_6 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_166, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_16_6"/></StgValue>
</operation>

<operation id="3984" st_id="230" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="651">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1858" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:1269  %INPUT_BUNDLE_load_16_7 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_167, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_16_7"/></StgValue>
</operation>

<operation id="3985" st_id="230" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="651">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1897" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:1308  %INPUT_BUNDLE_load_16_8 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_168, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_16_8"/></StgValue>
</operation>

<operation id="3986" st_id="230" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="651">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1904" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:1315  %INPUT_BUNDLE_load_16_9 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_169, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_16_9"/></StgValue>
</operation>

<operation id="3987" st_id="230" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="651">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1912" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:1323  %INPUT_BUNDLE_load_17 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_170, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_17"/></StgValue>
</operation>

<operation id="3988" st_id="230" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="651">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1919" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:1330  %INPUT_BUNDLE_load_17_1 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_171, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_17_1"/></StgValue>
</operation>

<operation id="3989" st_id="230" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="651">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1927" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:1338  %INPUT_BUNDLE_load_17_2 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_172, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_17_2"/></StgValue>
</operation>
</state>

<state id="231" st_id="231">

<operation id="3990" st_id="231" stage="3" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="652">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1284" bw="1" op_0_bw="1" op_1_bw="8">
<![CDATA[
.preheader.0.preheader:695  %OUTPUT_BUNDLE_addr_1_10 = call i1 @_ssdm_op_WriteResp.m_axi.i8P(i8* %OUTPUT_BUNDLE_addr_14)

]]></Node>
<StgValue><ssdm name="OUTPUT_BUNDLE_addr_1_10"/></StgValue>
</operation>

<operation id="3991" st_id="231" stage="1" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="652">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1371" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.0.preheader:782  %tmp_38_7_mid1 = call double @llvm.sqrt.f64(double %tmp_37_7_mid1)

]]></Node>
<StgValue><ssdm name="tmp_38_7_mid1"/></StgValue>
</operation>

<operation id="3992" st_id="231" stage="9" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="652">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1476" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.0.preheader:887  %tmp_38_8 = call double @llvm.sqrt.f64(double %tmp_37_8)

]]></Node>
<StgValue><ssdm name="tmp_38_8"/></StgValue>
</operation>

<operation id="3993" st_id="231" stage="17" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="652">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1576" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.0.preheader:987  %tmp_38_9 = call double @llvm.sqrt.f64(double %tmp_37_9)

]]></Node>
<StgValue><ssdm name="tmp_38_9"/></StgValue>
</operation>

<operation id="3994" st_id="231" stage="25" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="652">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1676" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.0.preheader:1087  %tmp_38_s = call double @llvm.sqrt.f64(double %tmp_37_s)

]]></Node>
<StgValue><ssdm name="tmp_38_s"/></StgValue>
</operation>

<operation id="3995" st_id="231" stage="3" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="652">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1775" bw="64" op_0_bw="32">
<![CDATA[
.preheader.0.preheader:1186  %tmp_37_10 = uitofp i32 %tmp_37_42 to double

]]></Node>
<StgValue><ssdm name="tmp_37_10"/></StgValue>
</operation>

<operation id="3996" st_id="231" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="652">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1821" bw="11" op_0_bw="8">
<![CDATA[
.preheader.0.preheader:1232  %tmp_14_11 = zext i8 %INPUT_BUNDLE_addr_16_4 to i11

]]></Node>
<StgValue><ssdm name="tmp_14_11"/></StgValue>
</operation>

<operation id="3997" st_id="231" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="652">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1822" bw="10" op_0_bw="8">
<![CDATA[
.preheader.0.preheader:1233  %tmp_14_11_cast = zext i8 %INPUT_BUNDLE_addr_16_4 to i10

]]></Node>
<StgValue><ssdm name="tmp_14_11_cast"/></StgValue>
</operation>

<operation id="3998" st_id="231" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="652">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1829" bw="9" op_0_bw="9" op_1_bw="8" op_2_bw="1">
<![CDATA[
.preheader.0.preheader:1240  %tmp_18_11 = call i9 @_ssdm_op_BitConcatenate.i9.i8.i1(i8 %INPUT_BUNDLE_addr_16_5, i1 false)

]]></Node>
<StgValue><ssdm name="tmp_18_11"/></StgValue>
</operation>

<operation id="3999" st_id="231" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="652">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1830" bw="11" op_0_bw="9">
<![CDATA[
.preheader.0.preheader:1241  %tmp_18_11_cast = zext i9 %tmp_18_11 to i11

]]></Node>
<StgValue><ssdm name="tmp_18_11_cast"/></StgValue>
</operation>

<operation id="4000" st_id="231" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="652">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1837" bw="11" op_0_bw="8">
<![CDATA[
.preheader.0.preheader:1248  %tmp_20_2 = zext i8 %INPUT_BUNDLE_addr_16_6 to i11

]]></Node>
<StgValue><ssdm name="tmp_20_2"/></StgValue>
</operation>

<operation id="4001" st_id="231" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="652">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1838" bw="10" op_0_bw="8">
<![CDATA[
.preheader.0.preheader:1249  %tmp_20_11_cast = zext i8 %INPUT_BUNDLE_addr_16_6 to i10

]]></Node>
<StgValue><ssdm name="tmp_20_11_cast"/></StgValue>
</operation>

<operation id="4002" st_id="231" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="652">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1842" bw="11" op_0_bw="10">
<![CDATA[
.preheader.0.preheader:1253  %sum1_11_cast = zext i10 %sum1_11 to i11

]]></Node>
<StgValue><ssdm name="sum1_11_cast"/></StgValue>
</operation>

<operation id="4003" st_id="231" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="652">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1843" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader.0.preheader:1254  %tmp_21_11 = sub i11 %tmp_14_11, %sum1_11_cast

]]></Node>
<StgValue><ssdm name="tmp_21_11"/></StgValue>
</operation>

<operation id="4004" st_id="231" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="652">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1844" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader.0.preheader:1255  %tmp26 = add i11 %tmp_21_11, %tmp_20_2

]]></Node>
<StgValue><ssdm name="tmp26"/></StgValue>
</operation>

<operation id="4005" st_id="231" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="652">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1845" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader.0.preheader:1256  %convulution_horizont_20 = add i11 %tmp26, %tmp_18_11_cast

]]></Node>
<StgValue><ssdm name="convulution_horizont_20"/></StgValue>
</operation>

<operation id="4006" st_id="231" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="652">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1851" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.0.preheader:1262  %INPUT_BUNDLE_addr_16_7 = call i8 @_ssdm_op_Read.m_axi.i8P(i8* %INPUT_BUNDLE_addr_166)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_addr_16_7"/></StgValue>
</operation>

<operation id="4007" st_id="231" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="652">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1858" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:1269  %INPUT_BUNDLE_load_16_7 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_167, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_16_7"/></StgValue>
</operation>

<operation id="4008" st_id="231" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="652">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1863" bw="10" op_0_bw="9">
<![CDATA[
.preheader.0.preheader:1274  %sum5_neg_11_cast = sext i9 %sum5_neg_11 to i10

]]></Node>
<StgValue><ssdm name="sum5_neg_11_cast"/></StgValue>
</operation>

<operation id="4009" st_id="231" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="652">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1864" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader.0.preheader:1275  %sum6_neg_11 = add i10 %sum5_neg_11_cast, %tmp_14_11_cast

]]></Node>
<StgValue><ssdm name="sum6_neg_11"/></StgValue>
</operation>

<operation id="4010" st_id="231" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="652">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1865" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader.0.preheader:1276  %tmp_31_11 = sub i10 %sum6_neg_11, %tmp_20_11_cast

]]></Node>
<StgValue><ssdm name="tmp_31_11"/></StgValue>
</operation>

<operation id="4011" st_id="231" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="652">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1897" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:1308  %INPUT_BUNDLE_load_16_8 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_168, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_16_8"/></StgValue>
</operation>

<operation id="4012" st_id="231" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="652">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1904" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:1315  %INPUT_BUNDLE_load_16_9 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_169, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_16_9"/></StgValue>
</operation>

<operation id="4013" st_id="231" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="652">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1912" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:1323  %INPUT_BUNDLE_load_17 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_170, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_17"/></StgValue>
</operation>

<operation id="4014" st_id="231" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="652">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1919" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:1330  %INPUT_BUNDLE_load_17_1 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_171, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_17_1"/></StgValue>
</operation>

<operation id="4015" st_id="231" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="652">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1927" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:1338  %INPUT_BUNDLE_load_17_2 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_172, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_17_2"/></StgValue>
</operation>

<operation id="4016" st_id="231" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="652">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1935" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:1346  %INPUT_BUNDLE_load_17_3 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_173, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_17_3"/></StgValue>
</operation>

<operation id="4017" st_id="231" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="652">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1946" bw="20" op_0_bw="20" op_1_bw="10" op_2_bw="10">
<![CDATA[
.preheader.0.preheader:1357  %tmp_81 = call i20 @_ssdm_op_BitConcatenate.i20.i10.i10(i10 %tmp_11_mid2, i10 %i_1_11)

]]></Node>
<StgValue><ssdm name="tmp_81"/></StgValue>
</operation>

<operation id="4018" st_id="231" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="652">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1947" bw="32" op_0_bw="20">
<![CDATA[
.preheader.0.preheader:1358  %tmp_24_12 = zext i20 %tmp_81 to i32

]]></Node>
<StgValue><ssdm name="tmp_24_12"/></StgValue>
</operation>

<operation id="4019" st_id="231" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="652">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1948" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.0.preheader:1359  %input2_sum174 = add i32 %tmp_24_12, %input1006_phi

]]></Node>
<StgValue><ssdm name="input2_sum174"/></StgValue>
</operation>

<operation id="4020" st_id="231" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="652">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1949" bw="8" op_0_bw="8" op_1_bw="32">
<![CDATA[
.preheader.0.preheader:1360  %INPUT_BUNDLE_addr_174 = getelementptr i8* %INPUT_BUNDLE, i32 %input2_sum174

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_addr_174"/></StgValue>
</operation>

<operation id="4021" st_id="231" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="652">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1954" bw="20" op_0_bw="20" op_1_bw="10" op_2_bw="10">
<![CDATA[
.preheader.0.preheader:1365  %tmp_82 = call i20 @_ssdm_op_BitConcatenate.i20.i10.i10(i10 %tmp_18_mid2, i10 %i_1_11)

]]></Node>
<StgValue><ssdm name="tmp_82"/></StgValue>
</operation>

<operation id="4022" st_id="231" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="652">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1955" bw="32" op_0_bw="20">
<![CDATA[
.preheader.0.preheader:1366  %tmp_28_12 = zext i20 %tmp_82 to i32

]]></Node>
<StgValue><ssdm name="tmp_28_12"/></StgValue>
</operation>

<operation id="4023" st_id="231" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="652">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1956" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.0.preheader:1367  %input2_sum175 = add i32 %tmp_28_12, %input1006_phi

]]></Node>
<StgValue><ssdm name="input2_sum175"/></StgValue>
</operation>

<operation id="4024" st_id="231" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="652">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1957" bw="8" op_0_bw="8" op_1_bw="32">
<![CDATA[
.preheader.0.preheader:1368  %INPUT_BUNDLE_addr_175 = getelementptr i8* %INPUT_BUNDLE, i32 %input2_sum175

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_addr_175"/></StgValue>
</operation>
</state>

<state id="232" st_id="232">

<operation id="4025" st_id="232" stage="2" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="653">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1284" bw="1" op_0_bw="1" op_1_bw="8">
<![CDATA[
.preheader.0.preheader:695  %OUTPUT_BUNDLE_addr_1_10 = call i1 @_ssdm_op_WriteResp.m_axi.i8P(i8* %OUTPUT_BUNDLE_addr_14)

]]></Node>
<StgValue><ssdm name="OUTPUT_BUNDLE_addr_1_10"/></StgValue>
</operation>

<operation id="4026" st_id="232" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="653">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1372" bw="16" op_0_bw="16" op_1_bw="64">
<![CDATA[
.preheader.0.preheader:783  %tmp_39_7_mid1 = call fastcc i16 @__hls_fptoui_double_(double %tmp_38_7_mid1)

]]></Node>
<StgValue><ssdm name="tmp_39_7_mid1"/></StgValue>
</operation>

<operation id="4027" st_id="232" stage="8" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="653">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1476" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.0.preheader:887  %tmp_38_8 = call double @llvm.sqrt.f64(double %tmp_37_8)

]]></Node>
<StgValue><ssdm name="tmp_38_8"/></StgValue>
</operation>

<operation id="4028" st_id="232" stage="16" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="653">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1576" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.0.preheader:987  %tmp_38_9 = call double @llvm.sqrt.f64(double %tmp_37_9)

]]></Node>
<StgValue><ssdm name="tmp_38_9"/></StgValue>
</operation>

<operation id="4029" st_id="232" stage="24" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="653">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1676" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.0.preheader:1087  %tmp_38_s = call double @llvm.sqrt.f64(double %tmp_37_s)

]]></Node>
<StgValue><ssdm name="tmp_38_s"/></StgValue>
</operation>

<operation id="4030" st_id="232" stage="2" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="653">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1775" bw="64" op_0_bw="32">
<![CDATA[
.preheader.0.preheader:1186  %tmp_37_10 = uitofp i32 %tmp_37_42 to double

]]></Node>
<StgValue><ssdm name="tmp_37_10"/></StgValue>
</operation>

<operation id="4031" st_id="232" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="653">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1859" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.0.preheader:1270  %INPUT_BUNDLE_addr_16_8 = call i8 @_ssdm_op_Read.m_axi.i8P(i8* %INPUT_BUNDLE_addr_167)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_addr_16_8"/></StgValue>
</operation>

<operation id="4032" st_id="232" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="653">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1897" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:1308  %INPUT_BUNDLE_load_16_8 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_168, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_16_8"/></StgValue>
</operation>

<operation id="4033" st_id="232" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="653">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1904" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:1315  %INPUT_BUNDLE_load_16_9 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_169, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_16_9"/></StgValue>
</operation>

<operation id="4034" st_id="232" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="653">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1912" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:1323  %INPUT_BUNDLE_load_17 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_170, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_17"/></StgValue>
</operation>

<operation id="4035" st_id="232" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="653">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1919" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:1330  %INPUT_BUNDLE_load_17_1 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_171, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_17_1"/></StgValue>
</operation>

<operation id="4036" st_id="232" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="653">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1927" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:1338  %INPUT_BUNDLE_load_17_2 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_172, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_17_2"/></StgValue>
</operation>

<operation id="4037" st_id="232" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="653">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1935" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:1346  %INPUT_BUNDLE_load_17_3 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_173, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_17_3"/></StgValue>
</operation>

<operation id="4038" st_id="232" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="653">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1950" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:1361  %INPUT_BUNDLE_load_17_4 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_174, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_17_4"/></StgValue>
</operation>

<operation id="4039" st_id="232" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="653">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1987" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader.0.preheader:1398  %i_1_12 = add i10 14, %i_mid2

]]></Node>
<StgValue><ssdm name="i_1_12"/></StgValue>
</operation>
</state>

<state id="233" st_id="233">

<operation id="4040" st_id="233" stage="1" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="654">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1284" bw="1" op_0_bw="1" op_1_bw="8">
<![CDATA[
.preheader.0.preheader:695  %OUTPUT_BUNDLE_addr_1_10 = call i1 @_ssdm_op_WriteResp.m_axi.i8P(i8* %OUTPUT_BUNDLE_addr_14)

]]></Node>
<StgValue><ssdm name="OUTPUT_BUNDLE_addr_1_10"/></StgValue>
</operation>

<operation id="4041" st_id="233" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="654">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1372" bw="16" op_0_bw="16" op_1_bw="64">
<![CDATA[
.preheader.0.preheader:783  %tmp_39_7_mid1 = call fastcc i16 @__hls_fptoui_double_(double %tmp_38_7_mid1)

]]></Node>
<StgValue><ssdm name="tmp_39_7_mid1"/></StgValue>
</operation>

<operation id="4042" st_id="233" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="654">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1373" bw="2" op_0_bw="2" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.0.preheader:784  %tmp_172 = call i2 @_ssdm_op_PartSelect.i2.i16.i32.i32(i16 %tmp_39_7_mid1, i32 8, i32 9)

]]></Node>
<StgValue><ssdm name="tmp_172"/></StgValue>
</operation>

<operation id="4043" st_id="233" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="654">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1374" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader.0.preheader:785  %icmp15 = icmp ne i2 %tmp_172, 0

]]></Node>
<StgValue><ssdm name="icmp15"/></StgValue>
</operation>

<operation id="4044" st_id="233" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="654">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1375" bw="8" op_0_bw="16">
<![CDATA[
.preheader.0.preheader:786  %tmp_173 = trunc i16 %tmp_39_7_mid1 to i8

]]></Node>
<StgValue><ssdm name="tmp_173"/></StgValue>
</operation>

<operation id="4045" st_id="233" stage="7" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="654">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1476" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.0.preheader:887  %tmp_38_8 = call double @llvm.sqrt.f64(double %tmp_37_8)

]]></Node>
<StgValue><ssdm name="tmp_38_8"/></StgValue>
</operation>

<operation id="4046" st_id="233" stage="15" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="654">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1576" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.0.preheader:987  %tmp_38_9 = call double @llvm.sqrt.f64(double %tmp_37_9)

]]></Node>
<StgValue><ssdm name="tmp_38_9"/></StgValue>
</operation>

<operation id="4047" st_id="233" stage="23" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="654">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1676" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.0.preheader:1087  %tmp_38_s = call double @llvm.sqrt.f64(double %tmp_37_s)

]]></Node>
<StgValue><ssdm name="tmp_38_s"/></StgValue>
</operation>

<operation id="4048" st_id="233" stage="1" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="654">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1775" bw="64" op_0_bw="32">
<![CDATA[
.preheader.0.preheader:1186  %tmp_37_10 = uitofp i32 %tmp_37_42 to double

]]></Node>
<StgValue><ssdm name="tmp_37_10"/></StgValue>
</operation>

<operation id="4049" st_id="233" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="654">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1852" bw="9" op_0_bw="9" op_1_bw="8" op_2_bw="1">
<![CDATA[
.preheader.0.preheader:1263  %tmp_26_11 = call i9 @_ssdm_op_BitConcatenate.i9.i8.i1(i8 %INPUT_BUNDLE_addr_16_7, i1 false)

]]></Node>
<StgValue><ssdm name="tmp_26_11"/></StgValue>
</operation>

<operation id="4050" st_id="233" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="654">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1853" bw="11" op_0_bw="9">
<![CDATA[
.preheader.0.preheader:1264  %tmp_26_11_cast = zext i9 %tmp_26_11 to i11

]]></Node>
<StgValue><ssdm name="tmp_26_11_cast"/></StgValue>
</operation>

<operation id="4051" st_id="233" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="654">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1860" bw="9" op_0_bw="9" op_1_bw="8" op_2_bw="1">
<![CDATA[
.preheader.0.preheader:1271  %tmp_30_11 = call i9 @_ssdm_op_BitConcatenate.i9.i8.i1(i8 %INPUT_BUNDLE_addr_16_8, i1 false)

]]></Node>
<StgValue><ssdm name="tmp_30_11"/></StgValue>
</operation>

<operation id="4052" st_id="233" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="654">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1861" bw="11" op_0_bw="9">
<![CDATA[
.preheader.0.preheader:1272  %tmp_30_11_cast = zext i9 %tmp_30_11 to i11

]]></Node>
<StgValue><ssdm name="tmp_30_11_cast"/></StgValue>
</operation>

<operation id="4053" st_id="233" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="654">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1866" bw="11" op_0_bw="10">
<![CDATA[
.preheader.0.preheader:1277  %tmp_31_11_cast = sext i10 %tmp_31_11 to i11

]]></Node>
<StgValue><ssdm name="tmp_31_11_cast"/></StgValue>
</operation>

<operation id="4054" st_id="233" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="654">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1867" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader.0.preheader:1278  %tmp_32_11 = sub i11 %tmp_31_11_cast, %tmp_26_11_cast

]]></Node>
<StgValue><ssdm name="tmp_32_11"/></StgValue>
</operation>

<operation id="4055" st_id="233" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="654">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1868" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader.0.preheader:1279  %convulution_vertical_11 = add i11 %tmp_30_11_cast, %tmp_32_11

]]></Node>
<StgValue><ssdm name="convulution_vertical_11"/></StgValue>
</operation>

<operation id="4056" st_id="233" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="654">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1869" bw="20" op_0_bw="11">
<![CDATA[
.preheader.0.preheader:1280  %tmp_33_11 = sext i11 %convulution_horizont_20 to i20

]]></Node>
<StgValue><ssdm name="tmp_33_11"/></StgValue>
</operation>

<operation id="4057" st_id="233" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="654">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1870" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.preheader.0.preheader:1281  %tmp_34_11 = mul i20 %tmp_33_11, %tmp_33_11

]]></Node>
<StgValue><ssdm name="tmp_34_11"/></StgValue>
</operation>

<operation id="4058" st_id="233" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="654">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1898" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.0.preheader:1309  %INPUT_BUNDLE_addr_16_9 = call i8 @_ssdm_op_Read.m_axi.i8P(i8* %INPUT_BUNDLE_addr_168)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_addr_16_9"/></StgValue>
</operation>

<operation id="4059" st_id="233" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="654">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1904" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:1315  %INPUT_BUNDLE_load_16_9 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_169, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_16_9"/></StgValue>
</operation>

<operation id="4060" st_id="233" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="654">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1912" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:1323  %INPUT_BUNDLE_load_17 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_170, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_17"/></StgValue>
</operation>

<operation id="4061" st_id="233" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="654">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1919" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:1330  %INPUT_BUNDLE_load_17_1 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_171, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_17_1"/></StgValue>
</operation>

<operation id="4062" st_id="233" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="654">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1927" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:1338  %INPUT_BUNDLE_load_17_2 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_172, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_17_2"/></StgValue>
</operation>

<operation id="4063" st_id="233" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="654">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1935" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:1346  %INPUT_BUNDLE_load_17_3 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_173, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_17_3"/></StgValue>
</operation>

<operation id="4064" st_id="233" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="654">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1950" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:1361  %INPUT_BUNDLE_load_17_4 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_174, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_17_4"/></StgValue>
</operation>

<operation id="4065" st_id="233" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="654">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1958" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:1369  %INPUT_BUNDLE_load_17_5 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_175, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_17_5"/></StgValue>
</operation>

<operation id="4066" st_id="233" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="654">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1990" bw="20" op_0_bw="20" op_1_bw="10" op_2_bw="10">
<![CDATA[
.preheader.0.preheader:1401  %tmp_53 = call i20 @_ssdm_op_BitConcatenate.i20.i10.i10(i10 %j_mid2, i10 %i_1_12)

]]></Node>
<StgValue><ssdm name="tmp_53"/></StgValue>
</operation>

<operation id="4067" st_id="233" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="654">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1991" bw="32" op_0_bw="20">
<![CDATA[
.preheader.0.preheader:1402  %tmp_6_13 = zext i20 %tmp_53 to i32

]]></Node>
<StgValue><ssdm name="tmp_6_13"/></StgValue>
</operation>

<operation id="4068" st_id="233" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="654">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1992" bw="21" op_0_bw="20">
<![CDATA[
.preheader.0.preheader:1403  %tmp_6_13_cast = zext i20 %tmp_53 to i21

]]></Node>
<StgValue><ssdm name="tmp_6_13_cast"/></StgValue>
</operation>

<operation id="4069" st_id="233" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="654">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1993" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
.preheader.0.preheader:1404  %sum2_13 = add i21 -1025, %tmp_6_13_cast

]]></Node>
<StgValue><ssdm name="sum2_13"/></StgValue>
</operation>

<operation id="4070" st_id="233" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="654">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1994" bw="32" op_0_bw="21">
<![CDATA[
.preheader.0.preheader:1405  %sum2_13_cast = sext i21 %sum2_13 to i32

]]></Node>
<StgValue><ssdm name="sum2_13_cast"/></StgValue>
</operation>

<operation id="4071" st_id="233" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="654">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1995" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.0.preheader:1406  %input2_sum176 = add i32 %sum2_13_cast, %input1006_phi

]]></Node>
<StgValue><ssdm name="input2_sum176"/></StgValue>
</operation>

<operation id="4072" st_id="233" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="654">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1996" bw="8" op_0_bw="8" op_1_bw="32">
<![CDATA[
.preheader.0.preheader:1407  %INPUT_BUNDLE_addr_176 = getelementptr i8* %INPUT_BUNDLE, i32 %input2_sum176

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_addr_176"/></StgValue>
</operation>

<operation id="4073" st_id="233" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="654">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2082" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.0.preheader:1493  %output4_sum22 = add i32 %tmp_6_13, %output1007_phi

]]></Node>
<StgValue><ssdm name="output4_sum22"/></StgValue>
</operation>

<operation id="4074" st_id="233" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="654">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2083" bw="8" op_0_bw="8" op_1_bw="32">
<![CDATA[
.preheader.0.preheader:1494  %OUTPUT_BUNDLE_addr_22 = getelementptr i8* %OUTPUT_BUNDLE, i32 %output4_sum22

]]></Node>
<StgValue><ssdm name="OUTPUT_BUNDLE_addr_22"/></StgValue>
</operation>
</state>

<state id="234" st_id="234">

<operation id="4075" st_id="234" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="655">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1376" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader.0.preheader:787  %tmp_42_7_mid1 = select i1 %icmp15, i8 -1, i8 %tmp_173

]]></Node>
<StgValue><ssdm name="tmp_42_7_mid1"/></StgValue>
</operation>

<operation id="4076" st_id="234" stage="6" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="655">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1476" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.0.preheader:887  %tmp_38_8 = call double @llvm.sqrt.f64(double %tmp_37_8)

]]></Node>
<StgValue><ssdm name="tmp_38_8"/></StgValue>
</operation>

<operation id="4077" st_id="234" stage="14" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="655">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1576" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.0.preheader:987  %tmp_38_9 = call double @llvm.sqrt.f64(double %tmp_37_9)

]]></Node>
<StgValue><ssdm name="tmp_38_9"/></StgValue>
</operation>

<operation id="4078" st_id="234" stage="22" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="655">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1676" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.0.preheader:1087  %tmp_38_s = call double @llvm.sqrt.f64(double %tmp_37_s)

]]></Node>
<StgValue><ssdm name="tmp_38_s"/></StgValue>
</operation>

<operation id="4079" st_id="234" stage="31" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="655">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1776" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.0.preheader:1187  %tmp_38_10 = call double @llvm.sqrt.f64(double %tmp_37_10)

]]></Node>
<StgValue><ssdm name="tmp_38_10"/></StgValue>
</operation>

<operation id="4080" st_id="234" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="655">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1871" bw="20" op_0_bw="11">
<![CDATA[
.preheader.0.preheader:1282  %tmp_35_11 = sext i11 %convulution_vertical_11 to i20

]]></Node>
<StgValue><ssdm name="tmp_35_11"/></StgValue>
</operation>

<operation id="4081" st_id="234" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="655">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1872" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.preheader.0.preheader:1283  %tmp_36_11 = mul i20 %tmp_35_11, %tmp_35_11

]]></Node>
<StgValue><ssdm name="tmp_36_11"/></StgValue>
</operation>

<operation id="4082" st_id="234" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="655">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1873" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.preheader.0.preheader:1284  %p_11 = add i20 %tmp_34_11, %tmp_36_11

]]></Node>
<StgValue><ssdm name="p_11"/></StgValue>
</operation>

<operation id="4083" st_id="234" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="655">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1905" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.0.preheader:1316  %INPUT_BUNDLE_addr_16_10 = call i8 @_ssdm_op_Read.m_axi.i8P(i8* %INPUT_BUNDLE_addr_169)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_addr_16_10"/></StgValue>
</operation>

<operation id="4084" st_id="234" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="655">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1912" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:1323  %INPUT_BUNDLE_load_17 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_170, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_17"/></StgValue>
</operation>

<operation id="4085" st_id="234" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="655">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1919" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:1330  %INPUT_BUNDLE_load_17_1 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_171, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_17_1"/></StgValue>
</operation>

<operation id="4086" st_id="234" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="655">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1927" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:1338  %INPUT_BUNDLE_load_17_2 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_172, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_17_2"/></StgValue>
</operation>

<operation id="4087" st_id="234" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="655">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1935" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:1346  %INPUT_BUNDLE_load_17_3 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_173, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_17_3"/></StgValue>
</operation>

<operation id="4088" st_id="234" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="655">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1950" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:1361  %INPUT_BUNDLE_load_17_4 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_174, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_17_4"/></StgValue>
</operation>

<operation id="4089" st_id="234" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="655">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1958" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:1369  %INPUT_BUNDLE_load_17_5 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_175, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_17_5"/></StgValue>
</operation>

<operation id="4090" st_id="234" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="655">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1989" bw="20" op_0_bw="10">
<![CDATA[
.preheader.0.preheader:1400  %tmp_3_13_cast = zext i10 %i_1_12 to i20

]]></Node>
<StgValue><ssdm name="tmp_3_13_cast"/></StgValue>
</operation>

<operation id="4091" st_id="234" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="655">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1997" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:1408  %INPUT_BUNDLE_load_17_6 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_176, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_17_6"/></StgValue>
</operation>

<operation id="4092" st_id="234" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="655">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2000" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.preheader.0.preheader:1411  %sum4_13 = add i20 %tmp_9_mid2, %tmp_3_13_cast

]]></Node>
<StgValue><ssdm name="sum4_13"/></StgValue>
</operation>

<operation id="4093" st_id="234" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="655">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2001" bw="32" op_0_bw="20">
<![CDATA[
.preheader.0.preheader:1412  %sum4_13_cast = zext i20 %sum4_13 to i32

]]></Node>
<StgValue><ssdm name="sum4_13_cast"/></StgValue>
</operation>

<operation id="4094" st_id="234" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="655">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2002" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.0.preheader:1413  %input2_sum177 = add i32 %sum4_13_cast, %input1006_phi

]]></Node>
<StgValue><ssdm name="input2_sum177"/></StgValue>
</operation>

<operation id="4095" st_id="234" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="655">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2003" bw="8" op_0_bw="8" op_1_bw="32">
<![CDATA[
.preheader.0.preheader:1414  %INPUT_BUNDLE_addr_177 = getelementptr i8* %INPUT_BUNDLE, i32 %input2_sum177

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_addr_177"/></StgValue>
</operation>
</state>

<state id="235" st_id="235">

<operation id="4096" st_id="235" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="656">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1380" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8" op_3_bw="1">
<![CDATA[
.preheader.0.preheader:791  call void @_ssdm_op_Write.m_axi.i8P(i8* %OUTPUT_BUNDLE_addr_15, i8 %tmp_42_7_mid1, i1 true)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4097" st_id="235" stage="5" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="656">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1476" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.0.preheader:887  %tmp_38_8 = call double @llvm.sqrt.f64(double %tmp_37_8)

]]></Node>
<StgValue><ssdm name="tmp_38_8"/></StgValue>
</operation>

<operation id="4098" st_id="235" stage="13" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="656">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1576" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.0.preheader:987  %tmp_38_9 = call double @llvm.sqrt.f64(double %tmp_37_9)

]]></Node>
<StgValue><ssdm name="tmp_38_9"/></StgValue>
</operation>

<operation id="4099" st_id="235" stage="21" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="656">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1676" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.0.preheader:1087  %tmp_38_s = call double @llvm.sqrt.f64(double %tmp_37_s)

]]></Node>
<StgValue><ssdm name="tmp_38_s"/></StgValue>
</operation>

<operation id="4100" st_id="235" stage="30" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="656">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1776" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.0.preheader:1187  %tmp_38_10 = call double @llvm.sqrt.f64(double %tmp_37_10)

]]></Node>
<StgValue><ssdm name="tmp_38_10"/></StgValue>
</operation>

<operation id="4101" st_id="235" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="656">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1874" bw="32" op_0_bw="20">
<![CDATA[
.preheader.0.preheader:1285  %tmp_37_43 = zext i20 %p_11 to i32

]]></Node>
<StgValue><ssdm name="tmp_37_43"/></StgValue>
</operation>

<operation id="4102" st_id="235" stage="6" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="656">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1875" bw="64" op_0_bw="32">
<![CDATA[
.preheader.0.preheader:1286  %tmp_37_11 = uitofp i32 %tmp_37_43 to double

]]></Node>
<StgValue><ssdm name="tmp_37_11"/></StgValue>
</operation>

<operation id="4103" st_id="235" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="656">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1913" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.0.preheader:1324  %INPUT_BUNDLE_addr_17_1 = call i8 @_ssdm_op_Read.m_axi.i8P(i8* %INPUT_BUNDLE_addr_170)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_addr_17_1"/></StgValue>
</operation>

<operation id="4104" st_id="235" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="656">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1919" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:1330  %INPUT_BUNDLE_load_17_1 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_171, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_17_1"/></StgValue>
</operation>

<operation id="4105" st_id="235" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="656">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1927" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:1338  %INPUT_BUNDLE_load_17_2 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_172, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_17_2"/></StgValue>
</operation>

<operation id="4106" st_id="235" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="656">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1935" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:1346  %INPUT_BUNDLE_load_17_3 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_173, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_17_3"/></StgValue>
</operation>

<operation id="4107" st_id="235" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="656">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1950" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:1361  %INPUT_BUNDLE_load_17_4 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_174, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_17_4"/></StgValue>
</operation>

<operation id="4108" st_id="235" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="656">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1958" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:1369  %INPUT_BUNDLE_load_17_5 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_175, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_17_5"/></StgValue>
</operation>

<operation id="4109" st_id="235" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="656">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1997" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:1408  %INPUT_BUNDLE_load_17_6 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_176, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_17_6"/></StgValue>
</operation>

<operation id="4110" st_id="235" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="656">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2004" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:1415  %INPUT_BUNDLE_load_17_7 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_177, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_17_7"/></StgValue>
</operation>

<operation id="4111" st_id="235" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="656">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2008" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
.preheader.0.preheader:1419  %sum6_13 = add i21 1023, %tmp_6_13_cast

]]></Node>
<StgValue><ssdm name="sum6_13"/></StgValue>
</operation>

<operation id="4112" st_id="235" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="656">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2009" bw="32" op_0_bw="21">
<![CDATA[
.preheader.0.preheader:1420  %sum6_13_cast = zext i21 %sum6_13 to i32

]]></Node>
<StgValue><ssdm name="sum6_13_cast"/></StgValue>
</operation>

<operation id="4113" st_id="235" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="656">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2010" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.0.preheader:1421  %input2_sum178 = add i32 %sum6_13_cast, %input1006_phi

]]></Node>
<StgValue><ssdm name="input2_sum178"/></StgValue>
</operation>

<operation id="4114" st_id="235" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="656">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2011" bw="8" op_0_bw="8" op_1_bw="32">
<![CDATA[
.preheader.0.preheader:1422  %INPUT_BUNDLE_addr_178 = getelementptr i8* %INPUT_BUNDLE, i32 %input2_sum178

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_addr_178"/></StgValue>
</operation>

<operation id="4115" st_id="235" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="656">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2015" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
.preheader.0.preheader:1426  %sum8_13 = add i21 -1023, %tmp_6_13_cast

]]></Node>
<StgValue><ssdm name="sum8_13"/></StgValue>
</operation>

<operation id="4116" st_id="235" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="656">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2016" bw="32" op_0_bw="21">
<![CDATA[
.preheader.0.preheader:1427  %sum8_13_cast = sext i21 %sum8_13 to i32

]]></Node>
<StgValue><ssdm name="sum8_13_cast"/></StgValue>
</operation>

<operation id="4117" st_id="235" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="656">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2017" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.0.preheader:1428  %input2_sum179 = add i32 %sum8_13_cast, %input1006_phi

]]></Node>
<StgValue><ssdm name="input2_sum179"/></StgValue>
</operation>

<operation id="4118" st_id="235" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="656">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2018" bw="8" op_0_bw="8" op_1_bw="32">
<![CDATA[
.preheader.0.preheader:1429  %INPUT_BUNDLE_addr_179 = getelementptr i8* %INPUT_BUNDLE, i32 %input2_sum179

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_addr_179"/></StgValue>
</operation>

<operation id="4119" st_id="235" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="656">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2031" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
.preheader.0.preheader:1442  %sum12_13 = add i21 1025, %tmp_6_13_cast

]]></Node>
<StgValue><ssdm name="sum12_13"/></StgValue>
</operation>

<operation id="4120" st_id="235" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="656">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2032" bw="32" op_0_bw="21">
<![CDATA[
.preheader.0.preheader:1443  %sum12_13_cast = zext i21 %sum12_13 to i32

]]></Node>
<StgValue><ssdm name="sum12_13_cast"/></StgValue>
</operation>

<operation id="4121" st_id="235" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="656">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2033" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.0.preheader:1444  %input2_sum181 = add i32 %sum12_13_cast, %input1006_phi

]]></Node>
<StgValue><ssdm name="input2_sum181"/></StgValue>
</operation>

<operation id="4122" st_id="235" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="656">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2034" bw="8" op_0_bw="8" op_1_bw="32">
<![CDATA[
.preheader.0.preheader:1445  %INPUT_BUNDLE_addr_181 = getelementptr i8* %INPUT_BUNDLE, i32 %input2_sum181

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_addr_181"/></StgValue>
</operation>
</state>

<state id="236" st_id="236">

<operation id="4123" st_id="236" stage="5" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="657">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1381" bw="1" op_0_bw="1" op_1_bw="8">
<![CDATA[
.preheader.0.preheader:792  %OUTPUT_BUNDLE_addr_1_12 = call i1 @_ssdm_op_WriteResp.m_axi.i8P(i8* %OUTPUT_BUNDLE_addr_15)

]]></Node>
<StgValue><ssdm name="OUTPUT_BUNDLE_addr_1_12"/></StgValue>
</operation>

<operation id="4124" st_id="236" stage="4" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="657">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1476" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.0.preheader:887  %tmp_38_8 = call double @llvm.sqrt.f64(double %tmp_37_8)

]]></Node>
<StgValue><ssdm name="tmp_38_8"/></StgValue>
</operation>

<operation id="4125" st_id="236" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="657">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1484" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:895  %OUTPUT_BUNDLE_addr_1_13 = call i1 @_ssdm_op_WriteReq.m_axi.i8P(i8* %OUTPUT_BUNDLE_addr_16, i32 1)

]]></Node>
<StgValue><ssdm name="OUTPUT_BUNDLE_addr_1_13"/></StgValue>
</operation>

<operation id="4126" st_id="236" stage="12" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="657">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1576" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.0.preheader:987  %tmp_38_9 = call double @llvm.sqrt.f64(double %tmp_37_9)

]]></Node>
<StgValue><ssdm name="tmp_38_9"/></StgValue>
</operation>

<operation id="4127" st_id="236" stage="20" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="657">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1676" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.0.preheader:1087  %tmp_38_s = call double @llvm.sqrt.f64(double %tmp_37_s)

]]></Node>
<StgValue><ssdm name="tmp_38_s"/></StgValue>
</operation>

<operation id="4128" st_id="236" stage="29" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="657">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1776" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.0.preheader:1187  %tmp_38_10 = call double @llvm.sqrt.f64(double %tmp_37_10)

]]></Node>
<StgValue><ssdm name="tmp_38_10"/></StgValue>
</operation>

<operation id="4129" st_id="236" stage="5" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="657">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1875" bw="64" op_0_bw="32">
<![CDATA[
.preheader.0.preheader:1286  %tmp_37_11 = uitofp i32 %tmp_37_43 to double

]]></Node>
<StgValue><ssdm name="tmp_37_11"/></StgValue>
</operation>

<operation id="4130" st_id="236" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="657">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1899" bw="9" op_0_bw="8">
<![CDATA[
.preheader.0.preheader:1310  %tmp_8_12_cast = zext i8 %INPUT_BUNDLE_addr_16_9 to i9

]]></Node>
<StgValue><ssdm name="tmp_8_12_cast"/></StgValue>
</operation>

<operation id="4131" st_id="236" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="657">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1906" bw="9" op_0_bw="9" op_1_bw="8" op_2_bw="1">
<![CDATA[
.preheader.0.preheader:1317  %tmp_10_12 = call i9 @_ssdm_op_BitConcatenate.i9.i8.i1(i8 %INPUT_BUNDLE_addr_16_10, i1 false)

]]></Node>
<StgValue><ssdm name="tmp_10_12"/></StgValue>
</operation>

<operation id="4132" st_id="236" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="657">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1907" bw="10" op_0_bw="9">
<![CDATA[
.preheader.0.preheader:1318  %tmp_10_12_cast = zext i9 %tmp_10_12 to i10

]]></Node>
<StgValue><ssdm name="tmp_10_12_cast"/></StgValue>
</operation>

<operation id="4133" st_id="236" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="657">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1914" bw="9" op_0_bw="8">
<![CDATA[
.preheader.0.preheader:1325  %tmp_12_12_cast = zext i8 %INPUT_BUNDLE_addr_17_1 to i9

]]></Node>
<StgValue><ssdm name="tmp_12_12_cast"/></StgValue>
</operation>

<operation id="4134" st_id="236" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="657">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1920" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.0.preheader:1331  %INPUT_BUNDLE_addr_17_2 = call i8 @_ssdm_op_Read.m_axi.i8P(i8* %INPUT_BUNDLE_addr_171)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_addr_17_2"/></StgValue>
</operation>

<operation id="4135" st_id="236" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="657">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1927" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:1338  %INPUT_BUNDLE_load_17_2 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_172, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_17_2"/></StgValue>
</operation>

<operation id="4136" st_id="236" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="657">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1935" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:1346  %INPUT_BUNDLE_load_17_3 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_173, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_17_3"/></StgValue>
</operation>

<operation id="4137" st_id="236" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="657">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1939" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader.0.preheader:1350  %tmp27 = add i9 %tmp_8_12_cast, %tmp_12_12_cast

]]></Node>
<StgValue><ssdm name="tmp27"/></StgValue>
</operation>

<operation id="4138" st_id="236" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="657">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1940" bw="10" op_0_bw="9">
<![CDATA[
.preheader.0.preheader:1351  %tmp27_cast = zext i9 %tmp27 to i10

]]></Node>
<StgValue><ssdm name="tmp27_cast"/></StgValue>
</operation>

<operation id="4139" st_id="236" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="657">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1941" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader.0.preheader:1352  %sum1_12 = add i10 %tmp27_cast, %tmp_10_12_cast

]]></Node>
<StgValue><ssdm name="sum1_12"/></StgValue>
</operation>

<operation id="4140" st_id="236" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="657">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1950" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:1361  %INPUT_BUNDLE_load_17_4 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_174, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_17_4"/></StgValue>
</operation>

<operation id="4141" st_id="236" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="657">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1958" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:1369  %INPUT_BUNDLE_load_17_5 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_175, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_17_5"/></StgValue>
</operation>

<operation id="4142" st_id="236" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="657">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1962" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader.0.preheader:1373  %sum5_neg_12 = sub i9 %tmp_8_12_cast, %tmp_12_12_cast

]]></Node>
<StgValue><ssdm name="sum5_neg_12"/></StgValue>
</operation>

<operation id="4143" st_id="236" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="657">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1997" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:1408  %INPUT_BUNDLE_load_17_6 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_176, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_17_6"/></StgValue>
</operation>

<operation id="4144" st_id="236" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="657">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2004" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:1415  %INPUT_BUNDLE_load_17_7 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_177, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_17_7"/></StgValue>
</operation>

<operation id="4145" st_id="236" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="657">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2012" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:1423  %INPUT_BUNDLE_load_17_8 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_178, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_17_8"/></StgValue>
</operation>
</state>

<state id="237" st_id="237">

<operation id="4146" st_id="237" stage="4" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="658">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1381" bw="1" op_0_bw="1" op_1_bw="8">
<![CDATA[
.preheader.0.preheader:792  %OUTPUT_BUNDLE_addr_1_12 = call i1 @_ssdm_op_WriteResp.m_axi.i8P(i8* %OUTPUT_BUNDLE_addr_15)

]]></Node>
<StgValue><ssdm name="OUTPUT_BUNDLE_addr_1_12"/></StgValue>
</operation>

<operation id="4147" st_id="237" stage="3" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="658">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1476" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.0.preheader:887  %tmp_38_8 = call double @llvm.sqrt.f64(double %tmp_37_8)

]]></Node>
<StgValue><ssdm name="tmp_38_8"/></StgValue>
</operation>

<operation id="4148" st_id="237" stage="11" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="658">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1576" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.0.preheader:987  %tmp_38_9 = call double @llvm.sqrt.f64(double %tmp_37_9)

]]></Node>
<StgValue><ssdm name="tmp_38_9"/></StgValue>
</operation>

<operation id="4149" st_id="237" stage="19" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="658">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1676" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.0.preheader:1087  %tmp_38_s = call double @llvm.sqrt.f64(double %tmp_37_s)

]]></Node>
<StgValue><ssdm name="tmp_38_s"/></StgValue>
</operation>

<operation id="4150" st_id="237" stage="28" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="658">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1776" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.0.preheader:1187  %tmp_38_10 = call double @llvm.sqrt.f64(double %tmp_37_10)

]]></Node>
<StgValue><ssdm name="tmp_38_10"/></StgValue>
</operation>

<operation id="4151" st_id="237" stage="4" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="658">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1875" bw="64" op_0_bw="32">
<![CDATA[
.preheader.0.preheader:1286  %tmp_37_11 = uitofp i32 %tmp_37_43 to double

]]></Node>
<StgValue><ssdm name="tmp_37_11"/></StgValue>
</operation>

<operation id="4152" st_id="237" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="658">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1928" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.0.preheader:1339  %INPUT_BUNDLE_addr_17_3 = call i8 @_ssdm_op_Read.m_axi.i8P(i8* %INPUT_BUNDLE_addr_172)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_addr_17_3"/></StgValue>
</operation>

<operation id="4153" st_id="237" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="658">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1935" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:1346  %INPUT_BUNDLE_load_17_3 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_173, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_17_3"/></StgValue>
</operation>

<operation id="4154" st_id="237" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="658">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1950" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:1361  %INPUT_BUNDLE_load_17_4 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_174, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_17_4"/></StgValue>
</operation>

<operation id="4155" st_id="237" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="658">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1958" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:1369  %INPUT_BUNDLE_load_17_5 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_175, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_17_5"/></StgValue>
</operation>

<operation id="4156" st_id="237" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="658">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1988" bw="21" op_0_bw="10">
<![CDATA[
.preheader.0.preheader:1399  %tmp_3_13_cast1 = zext i10 %i_1_12 to i21

]]></Node>
<StgValue><ssdm name="tmp_3_13_cast1"/></StgValue>
</operation>

<operation id="4157" st_id="237" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="658">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1997" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:1408  %INPUT_BUNDLE_load_17_6 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_176, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_17_6"/></StgValue>
</operation>

<operation id="4158" st_id="237" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="658">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2004" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:1415  %INPUT_BUNDLE_load_17_7 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_177, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_17_7"/></StgValue>
</operation>

<operation id="4159" st_id="237" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="658">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2012" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:1423  %INPUT_BUNDLE_load_17_8 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_178, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_17_8"/></StgValue>
</operation>

<operation id="4160" st_id="237" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="658">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2019" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:1430  %INPUT_BUNDLE_load_17_9 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_179, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_17_9"/></StgValue>
</operation>

<operation id="4161" st_id="237" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="658">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2023" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
.preheader.0.preheader:1434  %sum10_13 = add i21 %tmp_15_cast_mid2_cas, %tmp_3_13_cast1

]]></Node>
<StgValue><ssdm name="sum10_13"/></StgValue>
</operation>

<operation id="4162" st_id="237" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="658">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2024" bw="32" op_0_bw="21">
<![CDATA[
.preheader.0.preheader:1435  %sum10_13_cast = zext i21 %sum10_13 to i32

]]></Node>
<StgValue><ssdm name="sum10_13_cast"/></StgValue>
</operation>

<operation id="4163" st_id="237" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="658">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2025" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.0.preheader:1436  %input2_sum180 = add i32 %sum10_13_cast, %input1006_phi

]]></Node>
<StgValue><ssdm name="input2_sum180"/></StgValue>
</operation>

<operation id="4164" st_id="237" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="658">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2026" bw="8" op_0_bw="8" op_1_bw="32">
<![CDATA[
.preheader.0.preheader:1437  %INPUT_BUNDLE_addr_180 = getelementptr i8* %INPUT_BUNDLE, i32 %input2_sum180

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_addr_180"/></StgValue>
</operation>
</state>

<state id="238" st_id="238">

<operation id="4165" st_id="238" stage="3" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="659">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1381" bw="1" op_0_bw="1" op_1_bw="8">
<![CDATA[
.preheader.0.preheader:792  %OUTPUT_BUNDLE_addr_1_12 = call i1 @_ssdm_op_WriteResp.m_axi.i8P(i8* %OUTPUT_BUNDLE_addr_15)

]]></Node>
<StgValue><ssdm name="OUTPUT_BUNDLE_addr_1_12"/></StgValue>
</operation>

<operation id="4166" st_id="238" stage="2" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="659">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1476" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.0.preheader:887  %tmp_38_8 = call double @llvm.sqrt.f64(double %tmp_37_8)

]]></Node>
<StgValue><ssdm name="tmp_38_8"/></StgValue>
</operation>

<operation id="4167" st_id="238" stage="10" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="659">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1576" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.0.preheader:987  %tmp_38_9 = call double @llvm.sqrt.f64(double %tmp_37_9)

]]></Node>
<StgValue><ssdm name="tmp_38_9"/></StgValue>
</operation>

<operation id="4168" st_id="238" stage="18" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="659">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1676" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.0.preheader:1087  %tmp_38_s = call double @llvm.sqrt.f64(double %tmp_37_s)

]]></Node>
<StgValue><ssdm name="tmp_38_s"/></StgValue>
</operation>

<operation id="4169" st_id="238" stage="27" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="659">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1776" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.0.preheader:1187  %tmp_38_10 = call double @llvm.sqrt.f64(double %tmp_37_10)

]]></Node>
<StgValue><ssdm name="tmp_38_10"/></StgValue>
</operation>

<operation id="4170" st_id="238" stage="3" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="659">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1875" bw="64" op_0_bw="32">
<![CDATA[
.preheader.0.preheader:1286  %tmp_37_11 = uitofp i32 %tmp_37_43 to double

]]></Node>
<StgValue><ssdm name="tmp_37_11"/></StgValue>
</operation>

<operation id="4171" st_id="238" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="659">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1936" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.0.preheader:1347  %INPUT_BUNDLE_addr_17_4 = call i8 @_ssdm_op_Read.m_axi.i8P(i8* %INPUT_BUNDLE_addr_173)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_addr_17_4"/></StgValue>
</operation>

<operation id="4172" st_id="238" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="659">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1950" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:1361  %INPUT_BUNDLE_load_17_4 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_174, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_17_4"/></StgValue>
</operation>

<operation id="4173" st_id="238" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="659">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1958" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:1369  %INPUT_BUNDLE_load_17_5 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_175, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_17_5"/></StgValue>
</operation>

<operation id="4174" st_id="238" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="659">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1997" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:1408  %INPUT_BUNDLE_load_17_6 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_176, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_17_6"/></StgValue>
</operation>

<operation id="4175" st_id="238" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="659">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2004" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:1415  %INPUT_BUNDLE_load_17_7 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_177, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_17_7"/></StgValue>
</operation>

<operation id="4176" st_id="238" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="659">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2012" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:1423  %INPUT_BUNDLE_load_17_8 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_178, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_17_8"/></StgValue>
</operation>

<operation id="4177" st_id="238" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="659">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2019" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:1430  %INPUT_BUNDLE_load_17_9 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_179, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_17_9"/></StgValue>
</operation>

<operation id="4178" st_id="238" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="659">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2027" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:1438  %INPUT_BUNDLE_load_18 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_180, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_18"/></StgValue>
</operation>
</state>

<state id="239" st_id="239">

<operation id="4179" st_id="239" stage="2" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="660">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1381" bw="1" op_0_bw="1" op_1_bw="8">
<![CDATA[
.preheader.0.preheader:792  %OUTPUT_BUNDLE_addr_1_12 = call i1 @_ssdm_op_WriteResp.m_axi.i8P(i8* %OUTPUT_BUNDLE_addr_15)

]]></Node>
<StgValue><ssdm name="OUTPUT_BUNDLE_addr_1_12"/></StgValue>
</operation>

<operation id="4180" st_id="239" stage="1" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="660">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1476" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.0.preheader:887  %tmp_38_8 = call double @llvm.sqrt.f64(double %tmp_37_8)

]]></Node>
<StgValue><ssdm name="tmp_38_8"/></StgValue>
</operation>

<operation id="4181" st_id="239" stage="9" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="660">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1576" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.0.preheader:987  %tmp_38_9 = call double @llvm.sqrt.f64(double %tmp_37_9)

]]></Node>
<StgValue><ssdm name="tmp_38_9"/></StgValue>
</operation>

<operation id="4182" st_id="239" stage="17" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="660">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1676" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.0.preheader:1087  %tmp_38_s = call double @llvm.sqrt.f64(double %tmp_37_s)

]]></Node>
<StgValue><ssdm name="tmp_38_s"/></StgValue>
</operation>

<operation id="4183" st_id="239" stage="26" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="660">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1776" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.0.preheader:1187  %tmp_38_10 = call double @llvm.sqrt.f64(double %tmp_37_10)

]]></Node>
<StgValue><ssdm name="tmp_38_10"/></StgValue>
</operation>

<operation id="4184" st_id="239" stage="2" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="660">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1875" bw="64" op_0_bw="32">
<![CDATA[
.preheader.0.preheader:1286  %tmp_37_11 = uitofp i32 %tmp_37_43 to double

]]></Node>
<StgValue><ssdm name="tmp_37_11"/></StgValue>
</operation>

<operation id="4185" st_id="239" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="660">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1921" bw="11" op_0_bw="8">
<![CDATA[
.preheader.0.preheader:1332  %tmp_14_12 = zext i8 %INPUT_BUNDLE_addr_17_2 to i11

]]></Node>
<StgValue><ssdm name="tmp_14_12"/></StgValue>
</operation>

<operation id="4186" st_id="239" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="660">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1922" bw="10" op_0_bw="8">
<![CDATA[
.preheader.0.preheader:1333  %tmp_14_12_cast = zext i8 %INPUT_BUNDLE_addr_17_2 to i10

]]></Node>
<StgValue><ssdm name="tmp_14_12_cast"/></StgValue>
</operation>

<operation id="4187" st_id="239" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="660">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1929" bw="9" op_0_bw="9" op_1_bw="8" op_2_bw="1">
<![CDATA[
.preheader.0.preheader:1340  %tmp_18_12 = call i9 @_ssdm_op_BitConcatenate.i9.i8.i1(i8 %INPUT_BUNDLE_addr_17_3, i1 false)

]]></Node>
<StgValue><ssdm name="tmp_18_12"/></StgValue>
</operation>

<operation id="4188" st_id="239" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="660">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1930" bw="11" op_0_bw="9">
<![CDATA[
.preheader.0.preheader:1341  %tmp_18_12_cast = zext i9 %tmp_18_12 to i11

]]></Node>
<StgValue><ssdm name="tmp_18_12_cast"/></StgValue>
</operation>

<operation id="4189" st_id="239" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="660">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1937" bw="11" op_0_bw="8">
<![CDATA[
.preheader.0.preheader:1348  %tmp_20_3 = zext i8 %INPUT_BUNDLE_addr_17_4 to i11

]]></Node>
<StgValue><ssdm name="tmp_20_3"/></StgValue>
</operation>

<operation id="4190" st_id="239" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="660">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1938" bw="10" op_0_bw="8">
<![CDATA[
.preheader.0.preheader:1349  %tmp_20_12_cast = zext i8 %INPUT_BUNDLE_addr_17_4 to i10

]]></Node>
<StgValue><ssdm name="tmp_20_12_cast"/></StgValue>
</operation>

<operation id="4191" st_id="239" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="660">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1942" bw="11" op_0_bw="10">
<![CDATA[
.preheader.0.preheader:1353  %sum1_12_cast = zext i10 %sum1_12 to i11

]]></Node>
<StgValue><ssdm name="sum1_12_cast"/></StgValue>
</operation>

<operation id="4192" st_id="239" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="660">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1943" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader.0.preheader:1354  %tmp_21_12 = sub i11 %tmp_14_12, %sum1_12_cast

]]></Node>
<StgValue><ssdm name="tmp_21_12"/></StgValue>
</operation>

<operation id="4193" st_id="239" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="660">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1944" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader.0.preheader:1355  %tmp28 = add i11 %tmp_21_12, %tmp_20_3

]]></Node>
<StgValue><ssdm name="tmp28"/></StgValue>
</operation>

<operation id="4194" st_id="239" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="660">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1945" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader.0.preheader:1356  %convulution_horizont_21 = add i11 %tmp28, %tmp_18_12_cast

]]></Node>
<StgValue><ssdm name="convulution_horizont_21"/></StgValue>
</operation>

<operation id="4195" st_id="239" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="660">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1951" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.0.preheader:1362  %INPUT_BUNDLE_addr_17_5 = call i8 @_ssdm_op_Read.m_axi.i8P(i8* %INPUT_BUNDLE_addr_174)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_addr_17_5"/></StgValue>
</operation>

<operation id="4196" st_id="239" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="660">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1958" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:1369  %INPUT_BUNDLE_load_17_5 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_175, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_17_5"/></StgValue>
</operation>

<operation id="4197" st_id="239" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="660">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1963" bw="10" op_0_bw="9">
<![CDATA[
.preheader.0.preheader:1374  %sum5_neg_12_cast = sext i9 %sum5_neg_12 to i10

]]></Node>
<StgValue><ssdm name="sum5_neg_12_cast"/></StgValue>
</operation>

<operation id="4198" st_id="239" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="660">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1964" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader.0.preheader:1375  %sum6_neg_12 = add i10 %sum5_neg_12_cast, %tmp_14_12_cast

]]></Node>
<StgValue><ssdm name="sum6_neg_12"/></StgValue>
</operation>

<operation id="4199" st_id="239" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="660">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1965" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader.0.preheader:1376  %tmp_31_12 = sub i10 %sum6_neg_12, %tmp_20_12_cast

]]></Node>
<StgValue><ssdm name="tmp_31_12"/></StgValue>
</operation>

<operation id="4200" st_id="239" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="660">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1997" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:1408  %INPUT_BUNDLE_load_17_6 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_176, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_17_6"/></StgValue>
</operation>

<operation id="4201" st_id="239" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="660">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2004" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:1415  %INPUT_BUNDLE_load_17_7 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_177, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_17_7"/></StgValue>
</operation>

<operation id="4202" st_id="239" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="660">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2012" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:1423  %INPUT_BUNDLE_load_17_8 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_178, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_17_8"/></StgValue>
</operation>

<operation id="4203" st_id="239" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="660">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2019" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:1430  %INPUT_BUNDLE_load_17_9 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_179, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_17_9"/></StgValue>
</operation>

<operation id="4204" st_id="239" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="660">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2027" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:1438  %INPUT_BUNDLE_load_18 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_180, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_18"/></StgValue>
</operation>

<operation id="4205" st_id="239" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="660">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2035" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:1446  %INPUT_BUNDLE_load_18_1 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_181, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_18_1"/></StgValue>
</operation>

<operation id="4206" st_id="239" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="660">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2046" bw="20" op_0_bw="20" op_1_bw="10" op_2_bw="10">
<![CDATA[
.preheader.0.preheader:1457  %tmp_83 = call i20 @_ssdm_op_BitConcatenate.i20.i10.i10(i10 %tmp_11_mid2, i10 %i_1_12)

]]></Node>
<StgValue><ssdm name="tmp_83"/></StgValue>
</operation>

<operation id="4207" st_id="239" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="660">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2047" bw="32" op_0_bw="20">
<![CDATA[
.preheader.0.preheader:1458  %tmp_24_13 = zext i20 %tmp_83 to i32

]]></Node>
<StgValue><ssdm name="tmp_24_13"/></StgValue>
</operation>

<operation id="4208" st_id="239" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="660">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2048" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.0.preheader:1459  %input2_sum182 = add i32 %tmp_24_13, %input1006_phi

]]></Node>
<StgValue><ssdm name="input2_sum182"/></StgValue>
</operation>

<operation id="4209" st_id="239" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="660">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2049" bw="8" op_0_bw="8" op_1_bw="32">
<![CDATA[
.preheader.0.preheader:1460  %INPUT_BUNDLE_addr_182 = getelementptr i8* %INPUT_BUNDLE, i32 %input2_sum182

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_addr_182"/></StgValue>
</operation>

<operation id="4210" st_id="239" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="660">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2054" bw="20" op_0_bw="20" op_1_bw="10" op_2_bw="10">
<![CDATA[
.preheader.0.preheader:1465  %tmp_84 = call i20 @_ssdm_op_BitConcatenate.i20.i10.i10(i10 %tmp_18_mid2, i10 %i_1_12)

]]></Node>
<StgValue><ssdm name="tmp_84"/></StgValue>
</operation>

<operation id="4211" st_id="239" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="660">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2055" bw="32" op_0_bw="20">
<![CDATA[
.preheader.0.preheader:1466  %tmp_28_13 = zext i20 %tmp_84 to i32

]]></Node>
<StgValue><ssdm name="tmp_28_13"/></StgValue>
</operation>

<operation id="4212" st_id="239" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="660">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2056" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.0.preheader:1467  %input2_sum183 = add i32 %tmp_28_13, %input1006_phi

]]></Node>
<StgValue><ssdm name="input2_sum183"/></StgValue>
</operation>

<operation id="4213" st_id="239" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="660">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2057" bw="8" op_0_bw="8" op_1_bw="32">
<![CDATA[
.preheader.0.preheader:1468  %INPUT_BUNDLE_addr_183 = getelementptr i8* %INPUT_BUNDLE, i32 %input2_sum183

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_addr_183"/></StgValue>
</operation>
</state>

<state id="240" st_id="240">

<operation id="4214" st_id="240" stage="1" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="661">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1381" bw="1" op_0_bw="1" op_1_bw="8">
<![CDATA[
.preheader.0.preheader:792  %OUTPUT_BUNDLE_addr_1_12 = call i1 @_ssdm_op_WriteResp.m_axi.i8P(i8* %OUTPUT_BUNDLE_addr_15)

]]></Node>
<StgValue><ssdm name="OUTPUT_BUNDLE_addr_1_12"/></StgValue>
</operation>

<operation id="4215" st_id="240" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="661">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1477" bw="16" op_0_bw="16" op_1_bw="64">
<![CDATA[
.preheader.0.preheader:888  %tmp_39_8 = call fastcc i16 @__hls_fptoui_double_(double %tmp_38_8)

]]></Node>
<StgValue><ssdm name="tmp_39_8"/></StgValue>
</operation>

<operation id="4216" st_id="240" stage="8" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="661">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1576" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.0.preheader:987  %tmp_38_9 = call double @llvm.sqrt.f64(double %tmp_37_9)

]]></Node>
<StgValue><ssdm name="tmp_38_9"/></StgValue>
</operation>

<operation id="4217" st_id="240" stage="16" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="661">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1676" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.0.preheader:1087  %tmp_38_s = call double @llvm.sqrt.f64(double %tmp_37_s)

]]></Node>
<StgValue><ssdm name="tmp_38_s"/></StgValue>
</operation>

<operation id="4218" st_id="240" stage="25" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="661">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1776" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.0.preheader:1187  %tmp_38_10 = call double @llvm.sqrt.f64(double %tmp_37_10)

]]></Node>
<StgValue><ssdm name="tmp_38_10"/></StgValue>
</operation>

<operation id="4219" st_id="240" stage="1" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="661">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1875" bw="64" op_0_bw="32">
<![CDATA[
.preheader.0.preheader:1286  %tmp_37_11 = uitofp i32 %tmp_37_43 to double

]]></Node>
<StgValue><ssdm name="tmp_37_11"/></StgValue>
</operation>

<operation id="4220" st_id="240" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="661">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1959" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.0.preheader:1370  %INPUT_BUNDLE_addr_17_6 = call i8 @_ssdm_op_Read.m_axi.i8P(i8* %INPUT_BUNDLE_addr_175)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_addr_17_6"/></StgValue>
</operation>

<operation id="4221" st_id="240" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="661">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1997" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:1408  %INPUT_BUNDLE_load_17_6 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_176, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_17_6"/></StgValue>
</operation>

<operation id="4222" st_id="240" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="661">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2004" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:1415  %INPUT_BUNDLE_load_17_7 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_177, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_17_7"/></StgValue>
</operation>

<operation id="4223" st_id="240" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="661">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2012" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:1423  %INPUT_BUNDLE_load_17_8 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_178, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_17_8"/></StgValue>
</operation>

<operation id="4224" st_id="240" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="661">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2019" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:1430  %INPUT_BUNDLE_load_17_9 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_179, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_17_9"/></StgValue>
</operation>

<operation id="4225" st_id="240" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="661">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2027" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:1438  %INPUT_BUNDLE_load_18 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_180, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_18"/></StgValue>
</operation>

<operation id="4226" st_id="240" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="661">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2035" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:1446  %INPUT_BUNDLE_load_18_1 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_181, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_18_1"/></StgValue>
</operation>

<operation id="4227" st_id="240" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="661">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2050" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:1461  %INPUT_BUNDLE_load_18_2 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_182, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_18_2"/></StgValue>
</operation>

<operation id="4228" st_id="240" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="661">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2087" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader.0.preheader:1498  %i_1_13 = add i10 15, %i_mid2

]]></Node>
<StgValue><ssdm name="i_1_13"/></StgValue>
</operation>
</state>

<state id="241" st_id="241">

<operation id="4229" st_id="241" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="662">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1477" bw="16" op_0_bw="16" op_1_bw="64">
<![CDATA[
.preheader.0.preheader:888  %tmp_39_8 = call fastcc i16 @__hls_fptoui_double_(double %tmp_38_8)

]]></Node>
<StgValue><ssdm name="tmp_39_8"/></StgValue>
</operation>

<operation id="4230" st_id="241" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="662">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1478" bw="2" op_0_bw="2" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.0.preheader:889  %tmp_174 = call i2 @_ssdm_op_PartSelect.i2.i16.i32.i32(i16 %tmp_39_8, i32 8, i32 9)

]]></Node>
<StgValue><ssdm name="tmp_174"/></StgValue>
</operation>

<operation id="4231" st_id="241" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="662">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1479" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader.0.preheader:890  %icmp16 = icmp ne i2 %tmp_174, 0

]]></Node>
<StgValue><ssdm name="icmp16"/></StgValue>
</operation>

<operation id="4232" st_id="241" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="662">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1480" bw="8" op_0_bw="16">
<![CDATA[
.preheader.0.preheader:891  %tmp_175 = trunc i16 %tmp_39_8 to i8

]]></Node>
<StgValue><ssdm name="tmp_175"/></StgValue>
</operation>

<operation id="4233" st_id="241" stage="7" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="662">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1576" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.0.preheader:987  %tmp_38_9 = call double @llvm.sqrt.f64(double %tmp_37_9)

]]></Node>
<StgValue><ssdm name="tmp_38_9"/></StgValue>
</operation>

<operation id="4234" st_id="241" stage="15" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="662">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1676" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.0.preheader:1087  %tmp_38_s = call double @llvm.sqrt.f64(double %tmp_37_s)

]]></Node>
<StgValue><ssdm name="tmp_38_s"/></StgValue>
</operation>

<operation id="4235" st_id="241" stage="24" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="662">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1776" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.0.preheader:1187  %tmp_38_10 = call double @llvm.sqrt.f64(double %tmp_37_10)

]]></Node>
<StgValue><ssdm name="tmp_38_10"/></StgValue>
</operation>

<operation id="4236" st_id="241" stage="31" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="662">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1876" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.0.preheader:1287  %tmp_38_11 = call double @llvm.sqrt.f64(double %tmp_37_11)

]]></Node>
<StgValue><ssdm name="tmp_38_11"/></StgValue>
</operation>

<operation id="4237" st_id="241" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="662">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1952" bw="9" op_0_bw="9" op_1_bw="8" op_2_bw="1">
<![CDATA[
.preheader.0.preheader:1363  %tmp_26_12 = call i9 @_ssdm_op_BitConcatenate.i9.i8.i1(i8 %INPUT_BUNDLE_addr_17_5, i1 false)

]]></Node>
<StgValue><ssdm name="tmp_26_12"/></StgValue>
</operation>

<operation id="4238" st_id="241" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="662">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1953" bw="11" op_0_bw="9">
<![CDATA[
.preheader.0.preheader:1364  %tmp_26_12_cast = zext i9 %tmp_26_12 to i11

]]></Node>
<StgValue><ssdm name="tmp_26_12_cast"/></StgValue>
</operation>

<operation id="4239" st_id="241" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="662">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1960" bw="9" op_0_bw="9" op_1_bw="8" op_2_bw="1">
<![CDATA[
.preheader.0.preheader:1371  %tmp_30_12 = call i9 @_ssdm_op_BitConcatenate.i9.i8.i1(i8 %INPUT_BUNDLE_addr_17_6, i1 false)

]]></Node>
<StgValue><ssdm name="tmp_30_12"/></StgValue>
</operation>

<operation id="4240" st_id="241" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="662">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1961" bw="11" op_0_bw="9">
<![CDATA[
.preheader.0.preheader:1372  %tmp_30_12_cast = zext i9 %tmp_30_12 to i11

]]></Node>
<StgValue><ssdm name="tmp_30_12_cast"/></StgValue>
</operation>

<operation id="4241" st_id="241" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="662">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1966" bw="11" op_0_bw="10">
<![CDATA[
.preheader.0.preheader:1377  %tmp_31_12_cast = sext i10 %tmp_31_12 to i11

]]></Node>
<StgValue><ssdm name="tmp_31_12_cast"/></StgValue>
</operation>

<operation id="4242" st_id="241" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="662">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1967" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader.0.preheader:1378  %tmp_32_12 = sub i11 %tmp_31_12_cast, %tmp_26_12_cast

]]></Node>
<StgValue><ssdm name="tmp_32_12"/></StgValue>
</operation>

<operation id="4243" st_id="241" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="662">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1968" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader.0.preheader:1379  %convulution_vertical_12 = add i11 %tmp_30_12_cast, %tmp_32_12

]]></Node>
<StgValue><ssdm name="convulution_vertical_12"/></StgValue>
</operation>

<operation id="4244" st_id="241" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="662">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1969" bw="20" op_0_bw="11">
<![CDATA[
.preheader.0.preheader:1380  %tmp_33_12 = sext i11 %convulution_horizont_21 to i20

]]></Node>
<StgValue><ssdm name="tmp_33_12"/></StgValue>
</operation>

<operation id="4245" st_id="241" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="662">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1970" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.preheader.0.preheader:1381  %tmp_34_12 = mul i20 %tmp_33_12, %tmp_33_12

]]></Node>
<StgValue><ssdm name="tmp_34_12"/></StgValue>
</operation>

<operation id="4246" st_id="241" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="662">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1998" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.0.preheader:1409  %INPUT_BUNDLE_addr_17_7 = call i8 @_ssdm_op_Read.m_axi.i8P(i8* %INPUT_BUNDLE_addr_176)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_addr_17_7"/></StgValue>
</operation>

<operation id="4247" st_id="241" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="662">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2004" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:1415  %INPUT_BUNDLE_load_17_7 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_177, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_17_7"/></StgValue>
</operation>

<operation id="4248" st_id="241" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="662">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2012" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:1423  %INPUT_BUNDLE_load_17_8 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_178, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_17_8"/></StgValue>
</operation>

<operation id="4249" st_id="241" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="662">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2019" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:1430  %INPUT_BUNDLE_load_17_9 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_179, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_17_9"/></StgValue>
</operation>

<operation id="4250" st_id="241" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="662">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2027" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:1438  %INPUT_BUNDLE_load_18 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_180, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_18"/></StgValue>
</operation>

<operation id="4251" st_id="241" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="662">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2035" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:1446  %INPUT_BUNDLE_load_18_1 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_181, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_18_1"/></StgValue>
</operation>

<operation id="4252" st_id="241" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="662">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2050" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:1461  %INPUT_BUNDLE_load_18_2 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_182, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_18_2"/></StgValue>
</operation>

<operation id="4253" st_id="241" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="662">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2058" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:1469  %INPUT_BUNDLE_load_18_3 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_183, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_18_3"/></StgValue>
</operation>

<operation id="4254" st_id="241" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="662">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2090" bw="20" op_0_bw="20" op_1_bw="10" op_2_bw="10">
<![CDATA[
.preheader.0.preheader:1501  %tmp_54 = call i20 @_ssdm_op_BitConcatenate.i20.i10.i10(i10 %j_mid2, i10 %i_1_13)

]]></Node>
<StgValue><ssdm name="tmp_54"/></StgValue>
</operation>

<operation id="4255" st_id="241" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="662">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2091" bw="32" op_0_bw="20">
<![CDATA[
.preheader.0.preheader:1502  %tmp_6_14 = zext i20 %tmp_54 to i32

]]></Node>
<StgValue><ssdm name="tmp_6_14"/></StgValue>
</operation>

<operation id="4256" st_id="241" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="662">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2092" bw="21" op_0_bw="20">
<![CDATA[
.preheader.0.preheader:1503  %tmp_6_14_cast = zext i20 %tmp_54 to i21

]]></Node>
<StgValue><ssdm name="tmp_6_14_cast"/></StgValue>
</operation>

<operation id="4257" st_id="241" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="662">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2093" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
.preheader.0.preheader:1504  %sum2_14 = add i21 -1025, %tmp_6_14_cast

]]></Node>
<StgValue><ssdm name="sum2_14"/></StgValue>
</operation>

<operation id="4258" st_id="241" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="662">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2094" bw="32" op_0_bw="21">
<![CDATA[
.preheader.0.preheader:1505  %sum2_14_cast = sext i21 %sum2_14 to i32

]]></Node>
<StgValue><ssdm name="sum2_14_cast"/></StgValue>
</operation>

<operation id="4259" st_id="241" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="662">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2095" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.0.preheader:1506  %input2_sum184 = add i32 %sum2_14_cast, %input1006_phi

]]></Node>
<StgValue><ssdm name="input2_sum184"/></StgValue>
</operation>

<operation id="4260" st_id="241" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="662">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2096" bw="8" op_0_bw="8" op_1_bw="32">
<![CDATA[
.preheader.0.preheader:1507  %INPUT_BUNDLE_addr_184 = getelementptr i8* %INPUT_BUNDLE, i32 %input2_sum184

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_addr_184"/></StgValue>
</operation>

<operation id="4261" st_id="241" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="662">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2182" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.0.preheader:1593  %output4_sum23 = add i32 %tmp_6_14, %output1007_phi

]]></Node>
<StgValue><ssdm name="output4_sum23"/></StgValue>
</operation>

<operation id="4262" st_id="241" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="662">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2183" bw="8" op_0_bw="8" op_1_bw="32">
<![CDATA[
.preheader.0.preheader:1594  %OUTPUT_BUNDLE_addr_23 = getelementptr i8* %OUTPUT_BUNDLE, i32 %output4_sum23

]]></Node>
<StgValue><ssdm name="OUTPUT_BUNDLE_addr_23"/></StgValue>
</operation>
</state>

<state id="242" st_id="242">

<operation id="4263" st_id="242" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="663">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1481" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader.0.preheader:892  %tmp_42_8 = select i1 %icmp16, i8 -1, i8 %tmp_175

]]></Node>
<StgValue><ssdm name="tmp_42_8"/></StgValue>
</operation>

<operation id="4264" st_id="242" stage="6" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="663">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1576" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.0.preheader:987  %tmp_38_9 = call double @llvm.sqrt.f64(double %tmp_37_9)

]]></Node>
<StgValue><ssdm name="tmp_38_9"/></StgValue>
</operation>

<operation id="4265" st_id="242" stage="14" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="663">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1676" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.0.preheader:1087  %tmp_38_s = call double @llvm.sqrt.f64(double %tmp_37_s)

]]></Node>
<StgValue><ssdm name="tmp_38_s"/></StgValue>
</operation>

<operation id="4266" st_id="242" stage="23" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="663">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1776" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.0.preheader:1187  %tmp_38_10 = call double @llvm.sqrt.f64(double %tmp_37_10)

]]></Node>
<StgValue><ssdm name="tmp_38_10"/></StgValue>
</operation>

<operation id="4267" st_id="242" stage="30" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="663">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1876" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.0.preheader:1287  %tmp_38_11 = call double @llvm.sqrt.f64(double %tmp_37_11)

]]></Node>
<StgValue><ssdm name="tmp_38_11"/></StgValue>
</operation>

<operation id="4268" st_id="242" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="663">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1971" bw="20" op_0_bw="11">
<![CDATA[
.preheader.0.preheader:1382  %tmp_35_12 = sext i11 %convulution_vertical_12 to i20

]]></Node>
<StgValue><ssdm name="tmp_35_12"/></StgValue>
</operation>

<operation id="4269" st_id="242" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="663">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1972" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.preheader.0.preheader:1383  %tmp_36_12 = mul i20 %tmp_35_12, %tmp_35_12

]]></Node>
<StgValue><ssdm name="tmp_36_12"/></StgValue>
</operation>

<operation id="4270" st_id="242" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="663">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1973" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.preheader.0.preheader:1384  %p_12 = add i20 %tmp_34_12, %tmp_36_12

]]></Node>
<StgValue><ssdm name="p_12"/></StgValue>
</operation>

<operation id="4271" st_id="242" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="663">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2005" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.0.preheader:1416  %INPUT_BUNDLE_addr_17_8 = call i8 @_ssdm_op_Read.m_axi.i8P(i8* %INPUT_BUNDLE_addr_177)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_addr_17_8"/></StgValue>
</operation>

<operation id="4272" st_id="242" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="663">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2012" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:1423  %INPUT_BUNDLE_load_17_8 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_178, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_17_8"/></StgValue>
</operation>

<operation id="4273" st_id="242" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="663">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2019" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:1430  %INPUT_BUNDLE_load_17_9 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_179, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_17_9"/></StgValue>
</operation>

<operation id="4274" st_id="242" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="663">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2027" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:1438  %INPUT_BUNDLE_load_18 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_180, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_18"/></StgValue>
</operation>

<operation id="4275" st_id="242" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="663">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2035" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:1446  %INPUT_BUNDLE_load_18_1 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_181, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_18_1"/></StgValue>
</operation>

<operation id="4276" st_id="242" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="663">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2050" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:1461  %INPUT_BUNDLE_load_18_2 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_182, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_18_2"/></StgValue>
</operation>

<operation id="4277" st_id="242" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="663">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2058" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:1469  %INPUT_BUNDLE_load_18_3 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_183, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_18_3"/></StgValue>
</operation>

<operation id="4278" st_id="242" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="663">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2089" bw="20" op_0_bw="10">
<![CDATA[
.preheader.0.preheader:1500  %tmp_3_14_cast = zext i10 %i_1_13 to i20

]]></Node>
<StgValue><ssdm name="tmp_3_14_cast"/></StgValue>
</operation>

<operation id="4279" st_id="242" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="663">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2097" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:1508  %INPUT_BUNDLE_load_18_4 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_184, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_18_4"/></StgValue>
</operation>

<operation id="4280" st_id="242" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="663">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2100" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.preheader.0.preheader:1511  %sum4_14 = add i20 %tmp_9_mid2, %tmp_3_14_cast

]]></Node>
<StgValue><ssdm name="sum4_14"/></StgValue>
</operation>

<operation id="4281" st_id="242" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="663">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2101" bw="32" op_0_bw="20">
<![CDATA[
.preheader.0.preheader:1512  %sum4_14_cast = zext i20 %sum4_14 to i32

]]></Node>
<StgValue><ssdm name="sum4_14_cast"/></StgValue>
</operation>

<operation id="4282" st_id="242" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="663">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2102" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.0.preheader:1513  %input2_sum185 = add i32 %sum4_14_cast, %input1006_phi

]]></Node>
<StgValue><ssdm name="input2_sum185"/></StgValue>
</operation>

<operation id="4283" st_id="242" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="663">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2103" bw="8" op_0_bw="8" op_1_bw="32">
<![CDATA[
.preheader.0.preheader:1514  %INPUT_BUNDLE_addr_185 = getelementptr i8* %INPUT_BUNDLE, i32 %input2_sum185

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_addr_185"/></StgValue>
</operation>
</state>

<state id="243" st_id="243">

<operation id="4284" st_id="243" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="664">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1485" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8" op_3_bw="1">
<![CDATA[
.preheader.0.preheader:896  call void @_ssdm_op_Write.m_axi.i8P(i8* %OUTPUT_BUNDLE_addr_16, i8 %tmp_42_8, i1 true)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4285" st_id="243" stage="5" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="664">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1576" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.0.preheader:987  %tmp_38_9 = call double @llvm.sqrt.f64(double %tmp_37_9)

]]></Node>
<StgValue><ssdm name="tmp_38_9"/></StgValue>
</operation>

<operation id="4286" st_id="243" stage="13" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="664">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1676" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.0.preheader:1087  %tmp_38_s = call double @llvm.sqrt.f64(double %tmp_37_s)

]]></Node>
<StgValue><ssdm name="tmp_38_s"/></StgValue>
</operation>

<operation id="4287" st_id="243" stage="22" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="664">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1776" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.0.preheader:1187  %tmp_38_10 = call double @llvm.sqrt.f64(double %tmp_37_10)

]]></Node>
<StgValue><ssdm name="tmp_38_10"/></StgValue>
</operation>

<operation id="4288" st_id="243" stage="29" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="664">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1876" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.0.preheader:1287  %tmp_38_11 = call double @llvm.sqrt.f64(double %tmp_37_11)

]]></Node>
<StgValue><ssdm name="tmp_38_11"/></StgValue>
</operation>

<operation id="4289" st_id="243" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="664">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1974" bw="32" op_0_bw="20">
<![CDATA[
.preheader.0.preheader:1385  %tmp_37_44 = zext i20 %p_12 to i32

]]></Node>
<StgValue><ssdm name="tmp_37_44"/></StgValue>
</operation>

<operation id="4290" st_id="243" stage="6" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="664">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1975" bw="64" op_0_bw="32">
<![CDATA[
.preheader.0.preheader:1386  %tmp_37_12 = uitofp i32 %tmp_37_44 to double

]]></Node>
<StgValue><ssdm name="tmp_37_12"/></StgValue>
</operation>

<operation id="4291" st_id="243" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="664">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2013" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.0.preheader:1424  %INPUT_BUNDLE_addr_17_9 = call i8 @_ssdm_op_Read.m_axi.i8P(i8* %INPUT_BUNDLE_addr_178)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_addr_17_9"/></StgValue>
</operation>

<operation id="4292" st_id="243" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="664">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2019" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:1430  %INPUT_BUNDLE_load_17_9 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_179, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_17_9"/></StgValue>
</operation>

<operation id="4293" st_id="243" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="664">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2027" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:1438  %INPUT_BUNDLE_load_18 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_180, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_18"/></StgValue>
</operation>

<operation id="4294" st_id="243" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="664">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2035" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:1446  %INPUT_BUNDLE_load_18_1 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_181, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_18_1"/></StgValue>
</operation>

<operation id="4295" st_id="243" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="664">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2050" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:1461  %INPUT_BUNDLE_load_18_2 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_182, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_18_2"/></StgValue>
</operation>

<operation id="4296" st_id="243" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="664">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2058" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:1469  %INPUT_BUNDLE_load_18_3 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_183, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_18_3"/></StgValue>
</operation>

<operation id="4297" st_id="243" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="664">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2097" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:1508  %INPUT_BUNDLE_load_18_4 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_184, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_18_4"/></StgValue>
</operation>

<operation id="4298" st_id="243" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="664">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2104" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:1515  %INPUT_BUNDLE_load_18_5 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_185, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_18_5"/></StgValue>
</operation>

<operation id="4299" st_id="243" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="664">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2108" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
.preheader.0.preheader:1519  %sum6_14 = add i21 1023, %tmp_6_14_cast

]]></Node>
<StgValue><ssdm name="sum6_14"/></StgValue>
</operation>

<operation id="4300" st_id="243" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="664">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2109" bw="32" op_0_bw="21">
<![CDATA[
.preheader.0.preheader:1520  %sum6_14_cast = zext i21 %sum6_14 to i32

]]></Node>
<StgValue><ssdm name="sum6_14_cast"/></StgValue>
</operation>

<operation id="4301" st_id="243" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="664">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2110" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.0.preheader:1521  %input2_sum186 = add i32 %sum6_14_cast, %input1006_phi

]]></Node>
<StgValue><ssdm name="input2_sum186"/></StgValue>
</operation>

<operation id="4302" st_id="243" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="664">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2111" bw="8" op_0_bw="8" op_1_bw="32">
<![CDATA[
.preheader.0.preheader:1522  %INPUT_BUNDLE_addr_186 = getelementptr i8* %INPUT_BUNDLE, i32 %input2_sum186

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_addr_186"/></StgValue>
</operation>

<operation id="4303" st_id="243" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="664">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2115" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
.preheader.0.preheader:1526  %sum8_14 = add i21 -1023, %tmp_6_14_cast

]]></Node>
<StgValue><ssdm name="sum8_14"/></StgValue>
</operation>

<operation id="4304" st_id="243" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="664">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2116" bw="32" op_0_bw="21">
<![CDATA[
.preheader.0.preheader:1527  %sum8_14_cast = sext i21 %sum8_14 to i32

]]></Node>
<StgValue><ssdm name="sum8_14_cast"/></StgValue>
</operation>

<operation id="4305" st_id="243" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="664">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2117" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.0.preheader:1528  %input2_sum187 = add i32 %sum8_14_cast, %input1006_phi

]]></Node>
<StgValue><ssdm name="input2_sum187"/></StgValue>
</operation>

<operation id="4306" st_id="243" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="664">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2118" bw="8" op_0_bw="8" op_1_bw="32">
<![CDATA[
.preheader.0.preheader:1529  %INPUT_BUNDLE_addr_187 = getelementptr i8* %INPUT_BUNDLE, i32 %input2_sum187

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_addr_187"/></StgValue>
</operation>

<operation id="4307" st_id="243" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="664">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2131" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
.preheader.0.preheader:1542  %sum12_14 = add i21 1025, %tmp_6_14_cast

]]></Node>
<StgValue><ssdm name="sum12_14"/></StgValue>
</operation>

<operation id="4308" st_id="243" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="664">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2132" bw="32" op_0_bw="21">
<![CDATA[
.preheader.0.preheader:1543  %sum12_14_cast = zext i21 %sum12_14 to i32

]]></Node>
<StgValue><ssdm name="sum12_14_cast"/></StgValue>
</operation>

<operation id="4309" st_id="243" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="664">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2133" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.0.preheader:1544  %input2_sum189 = add i32 %sum12_14_cast, %input1006_phi

]]></Node>
<StgValue><ssdm name="input2_sum189"/></StgValue>
</operation>

<operation id="4310" st_id="243" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="664">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2134" bw="8" op_0_bw="8" op_1_bw="32">
<![CDATA[
.preheader.0.preheader:1545  %INPUT_BUNDLE_addr_189 = getelementptr i8* %INPUT_BUNDLE, i32 %input2_sum189

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_addr_189"/></StgValue>
</operation>
</state>

<state id="244" st_id="244">

<operation id="4311" st_id="244" stage="5" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="665">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1486" bw="1" op_0_bw="1" op_1_bw="8">
<![CDATA[
.preheader.0.preheader:897  %OUTPUT_BUNDLE_addr_1_14 = call i1 @_ssdm_op_WriteResp.m_axi.i8P(i8* %OUTPUT_BUNDLE_addr_16)

]]></Node>
<StgValue><ssdm name="OUTPUT_BUNDLE_addr_1_14"/></StgValue>
</operation>

<operation id="4312" st_id="244" stage="4" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="665">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1576" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.0.preheader:987  %tmp_38_9 = call double @llvm.sqrt.f64(double %tmp_37_9)

]]></Node>
<StgValue><ssdm name="tmp_38_9"/></StgValue>
</operation>

<operation id="4313" st_id="244" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="665">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1584" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:995  %OUTPUT_BUNDLE_addr_1_15 = call i1 @_ssdm_op_WriteReq.m_axi.i8P(i8* %OUTPUT_BUNDLE_addr_17, i32 1)

]]></Node>
<StgValue><ssdm name="OUTPUT_BUNDLE_addr_1_15"/></StgValue>
</operation>

<operation id="4314" st_id="244" stage="12" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="665">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1676" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.0.preheader:1087  %tmp_38_s = call double @llvm.sqrt.f64(double %tmp_37_s)

]]></Node>
<StgValue><ssdm name="tmp_38_s"/></StgValue>
</operation>

<operation id="4315" st_id="244" stage="21" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="665">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1776" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.0.preheader:1187  %tmp_38_10 = call double @llvm.sqrt.f64(double %tmp_37_10)

]]></Node>
<StgValue><ssdm name="tmp_38_10"/></StgValue>
</operation>

<operation id="4316" st_id="244" stage="28" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="665">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1876" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.0.preheader:1287  %tmp_38_11 = call double @llvm.sqrt.f64(double %tmp_37_11)

]]></Node>
<StgValue><ssdm name="tmp_38_11"/></StgValue>
</operation>

<operation id="4317" st_id="244" stage="5" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="665">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1975" bw="64" op_0_bw="32">
<![CDATA[
.preheader.0.preheader:1386  %tmp_37_12 = uitofp i32 %tmp_37_44 to double

]]></Node>
<StgValue><ssdm name="tmp_37_12"/></StgValue>
</operation>

<operation id="4318" st_id="244" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="665">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1999" bw="9" op_0_bw="8">
<![CDATA[
.preheader.0.preheader:1410  %tmp_8_13_cast = zext i8 %INPUT_BUNDLE_addr_17_7 to i9

]]></Node>
<StgValue><ssdm name="tmp_8_13_cast"/></StgValue>
</operation>

<operation id="4319" st_id="244" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="665">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2006" bw="9" op_0_bw="9" op_1_bw="8" op_2_bw="1">
<![CDATA[
.preheader.0.preheader:1417  %tmp_10_13 = call i9 @_ssdm_op_BitConcatenate.i9.i8.i1(i8 %INPUT_BUNDLE_addr_17_8, i1 false)

]]></Node>
<StgValue><ssdm name="tmp_10_13"/></StgValue>
</operation>

<operation id="4320" st_id="244" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="665">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2007" bw="10" op_0_bw="9">
<![CDATA[
.preheader.0.preheader:1418  %tmp_10_13_cast = zext i9 %tmp_10_13 to i10

]]></Node>
<StgValue><ssdm name="tmp_10_13_cast"/></StgValue>
</operation>

<operation id="4321" st_id="244" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="665">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2014" bw="9" op_0_bw="8">
<![CDATA[
.preheader.0.preheader:1425  %tmp_12_13_cast = zext i8 %INPUT_BUNDLE_addr_17_9 to i9

]]></Node>
<StgValue><ssdm name="tmp_12_13_cast"/></StgValue>
</operation>

<operation id="4322" st_id="244" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="665">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2020" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.0.preheader:1431  %INPUT_BUNDLE_addr_17_10 = call i8 @_ssdm_op_Read.m_axi.i8P(i8* %INPUT_BUNDLE_addr_179)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_addr_17_10"/></StgValue>
</operation>

<operation id="4323" st_id="244" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="665">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2027" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:1438  %INPUT_BUNDLE_load_18 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_180, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_18"/></StgValue>
</operation>

<operation id="4324" st_id="244" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="665">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2035" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:1446  %INPUT_BUNDLE_load_18_1 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_181, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_18_1"/></StgValue>
</operation>

<operation id="4325" st_id="244" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="665">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2039" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader.0.preheader:1450  %tmp29 = add i9 %tmp_8_13_cast, %tmp_12_13_cast

]]></Node>
<StgValue><ssdm name="tmp29"/></StgValue>
</operation>

<operation id="4326" st_id="244" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="665">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2040" bw="10" op_0_bw="9">
<![CDATA[
.preheader.0.preheader:1451  %tmp29_cast = zext i9 %tmp29 to i10

]]></Node>
<StgValue><ssdm name="tmp29_cast"/></StgValue>
</operation>

<operation id="4327" st_id="244" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="665">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2041" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader.0.preheader:1452  %sum1_13 = add i10 %tmp29_cast, %tmp_10_13_cast

]]></Node>
<StgValue><ssdm name="sum1_13"/></StgValue>
</operation>

<operation id="4328" st_id="244" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="665">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2050" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:1461  %INPUT_BUNDLE_load_18_2 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_182, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_18_2"/></StgValue>
</operation>

<operation id="4329" st_id="244" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="665">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2058" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:1469  %INPUT_BUNDLE_load_18_3 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_183, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_18_3"/></StgValue>
</operation>

<operation id="4330" st_id="244" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="665">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2062" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader.0.preheader:1473  %sum5_neg_13 = sub i9 %tmp_8_13_cast, %tmp_12_13_cast

]]></Node>
<StgValue><ssdm name="sum5_neg_13"/></StgValue>
</operation>

<operation id="4331" st_id="244" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="665">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2097" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:1508  %INPUT_BUNDLE_load_18_4 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_184, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_18_4"/></StgValue>
</operation>

<operation id="4332" st_id="244" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="665">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2104" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:1515  %INPUT_BUNDLE_load_18_5 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_185, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_18_5"/></StgValue>
</operation>

<operation id="4333" st_id="244" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="665">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2112" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:1523  %INPUT_BUNDLE_load_18_6 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_186, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_18_6"/></StgValue>
</operation>
</state>

<state id="245" st_id="245">

<operation id="4334" st_id="245" stage="4" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="666">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1486" bw="1" op_0_bw="1" op_1_bw="8">
<![CDATA[
.preheader.0.preheader:897  %OUTPUT_BUNDLE_addr_1_14 = call i1 @_ssdm_op_WriteResp.m_axi.i8P(i8* %OUTPUT_BUNDLE_addr_16)

]]></Node>
<StgValue><ssdm name="OUTPUT_BUNDLE_addr_1_14"/></StgValue>
</operation>

<operation id="4335" st_id="245" stage="3" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="666">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1576" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.0.preheader:987  %tmp_38_9 = call double @llvm.sqrt.f64(double %tmp_37_9)

]]></Node>
<StgValue><ssdm name="tmp_38_9"/></StgValue>
</operation>

<operation id="4336" st_id="245" stage="11" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="666">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1676" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.0.preheader:1087  %tmp_38_s = call double @llvm.sqrt.f64(double %tmp_37_s)

]]></Node>
<StgValue><ssdm name="tmp_38_s"/></StgValue>
</operation>

<operation id="4337" st_id="245" stage="20" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="666">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1776" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.0.preheader:1187  %tmp_38_10 = call double @llvm.sqrt.f64(double %tmp_37_10)

]]></Node>
<StgValue><ssdm name="tmp_38_10"/></StgValue>
</operation>

<operation id="4338" st_id="245" stage="27" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="666">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1876" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.0.preheader:1287  %tmp_38_11 = call double @llvm.sqrt.f64(double %tmp_37_11)

]]></Node>
<StgValue><ssdm name="tmp_38_11"/></StgValue>
</operation>

<operation id="4339" st_id="245" stage="4" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="666">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1975" bw="64" op_0_bw="32">
<![CDATA[
.preheader.0.preheader:1386  %tmp_37_12 = uitofp i32 %tmp_37_44 to double

]]></Node>
<StgValue><ssdm name="tmp_37_12"/></StgValue>
</operation>

<operation id="4340" st_id="245" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="666">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2028" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.0.preheader:1439  %INPUT_BUNDLE_addr_18_1 = call i8 @_ssdm_op_Read.m_axi.i8P(i8* %INPUT_BUNDLE_addr_180)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_addr_18_1"/></StgValue>
</operation>

<operation id="4341" st_id="245" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="666">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2035" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:1446  %INPUT_BUNDLE_load_18_1 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_181, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_18_1"/></StgValue>
</operation>

<operation id="4342" st_id="245" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="666">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2050" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:1461  %INPUT_BUNDLE_load_18_2 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_182, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_18_2"/></StgValue>
</operation>

<operation id="4343" st_id="245" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="666">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2058" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:1469  %INPUT_BUNDLE_load_18_3 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_183, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_18_3"/></StgValue>
</operation>

<operation id="4344" st_id="245" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="666">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2088" bw="21" op_0_bw="10">
<![CDATA[
.preheader.0.preheader:1499  %tmp_3_14_cast1 = zext i10 %i_1_13 to i21

]]></Node>
<StgValue><ssdm name="tmp_3_14_cast1"/></StgValue>
</operation>

<operation id="4345" st_id="245" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="666">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2097" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:1508  %INPUT_BUNDLE_load_18_4 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_184, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_18_4"/></StgValue>
</operation>

<operation id="4346" st_id="245" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="666">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2104" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:1515  %INPUT_BUNDLE_load_18_5 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_185, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_18_5"/></StgValue>
</operation>

<operation id="4347" st_id="245" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="666">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2112" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:1523  %INPUT_BUNDLE_load_18_6 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_186, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_18_6"/></StgValue>
</operation>

<operation id="4348" st_id="245" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="666">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2119" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:1530  %INPUT_BUNDLE_load_18_7 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_187, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_18_7"/></StgValue>
</operation>

<operation id="4349" st_id="245" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="666">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2123" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
.preheader.0.preheader:1534  %sum10_14 = add i21 %tmp_15_cast_mid2_cas, %tmp_3_14_cast1

]]></Node>
<StgValue><ssdm name="sum10_14"/></StgValue>
</operation>

<operation id="4350" st_id="245" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="666">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2124" bw="32" op_0_bw="21">
<![CDATA[
.preheader.0.preheader:1535  %sum10_14_cast = zext i21 %sum10_14 to i32

]]></Node>
<StgValue><ssdm name="sum10_14_cast"/></StgValue>
</operation>

<operation id="4351" st_id="245" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="666">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2125" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.0.preheader:1536  %input2_sum188 = add i32 %sum10_14_cast, %input1006_phi

]]></Node>
<StgValue><ssdm name="input2_sum188"/></StgValue>
</operation>

<operation id="4352" st_id="245" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="666">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2126" bw="8" op_0_bw="8" op_1_bw="32">
<![CDATA[
.preheader.0.preheader:1537  %INPUT_BUNDLE_addr_188 = getelementptr i8* %INPUT_BUNDLE, i32 %input2_sum188

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_addr_188"/></StgValue>
</operation>
</state>

<state id="246" st_id="246">

<operation id="4353" st_id="246" stage="3" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="667">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1486" bw="1" op_0_bw="1" op_1_bw="8">
<![CDATA[
.preheader.0.preheader:897  %OUTPUT_BUNDLE_addr_1_14 = call i1 @_ssdm_op_WriteResp.m_axi.i8P(i8* %OUTPUT_BUNDLE_addr_16)

]]></Node>
<StgValue><ssdm name="OUTPUT_BUNDLE_addr_1_14"/></StgValue>
</operation>

<operation id="4354" st_id="246" stage="2" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="667">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1576" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.0.preheader:987  %tmp_38_9 = call double @llvm.sqrt.f64(double %tmp_37_9)

]]></Node>
<StgValue><ssdm name="tmp_38_9"/></StgValue>
</operation>

<operation id="4355" st_id="246" stage="10" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="667">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1676" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.0.preheader:1087  %tmp_38_s = call double @llvm.sqrt.f64(double %tmp_37_s)

]]></Node>
<StgValue><ssdm name="tmp_38_s"/></StgValue>
</operation>

<operation id="4356" st_id="246" stage="19" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="667">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1776" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.0.preheader:1187  %tmp_38_10 = call double @llvm.sqrt.f64(double %tmp_37_10)

]]></Node>
<StgValue><ssdm name="tmp_38_10"/></StgValue>
</operation>

<operation id="4357" st_id="246" stage="26" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="667">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1876" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.0.preheader:1287  %tmp_38_11 = call double @llvm.sqrt.f64(double %tmp_37_11)

]]></Node>
<StgValue><ssdm name="tmp_38_11"/></StgValue>
</operation>

<operation id="4358" st_id="246" stage="3" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="667">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1975" bw="64" op_0_bw="32">
<![CDATA[
.preheader.0.preheader:1386  %tmp_37_12 = uitofp i32 %tmp_37_44 to double

]]></Node>
<StgValue><ssdm name="tmp_37_12"/></StgValue>
</operation>

<operation id="4359" st_id="246" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="667">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2036" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.0.preheader:1447  %INPUT_BUNDLE_addr_18_2 = call i8 @_ssdm_op_Read.m_axi.i8P(i8* %INPUT_BUNDLE_addr_181)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_addr_18_2"/></StgValue>
</operation>

<operation id="4360" st_id="246" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="667">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2050" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:1461  %INPUT_BUNDLE_load_18_2 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_182, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_18_2"/></StgValue>
</operation>

<operation id="4361" st_id="246" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="667">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2058" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:1469  %INPUT_BUNDLE_load_18_3 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_183, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_18_3"/></StgValue>
</operation>

<operation id="4362" st_id="246" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="667">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2097" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:1508  %INPUT_BUNDLE_load_18_4 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_184, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_18_4"/></StgValue>
</operation>

<operation id="4363" st_id="246" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="667">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2104" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:1515  %INPUT_BUNDLE_load_18_5 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_185, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_18_5"/></StgValue>
</operation>

<operation id="4364" st_id="246" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="667">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2112" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:1523  %INPUT_BUNDLE_load_18_6 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_186, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_18_6"/></StgValue>
</operation>

<operation id="4365" st_id="246" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="667">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2119" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:1530  %INPUT_BUNDLE_load_18_7 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_187, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_18_7"/></StgValue>
</operation>

<operation id="4366" st_id="246" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="667">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2127" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:1538  %INPUT_BUNDLE_load_18_8 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_188, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_18_8"/></StgValue>
</operation>
</state>

<state id="247" st_id="247">

<operation id="4367" st_id="247" stage="2" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="668">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1486" bw="1" op_0_bw="1" op_1_bw="8">
<![CDATA[
.preheader.0.preheader:897  %OUTPUT_BUNDLE_addr_1_14 = call i1 @_ssdm_op_WriteResp.m_axi.i8P(i8* %OUTPUT_BUNDLE_addr_16)

]]></Node>
<StgValue><ssdm name="OUTPUT_BUNDLE_addr_1_14"/></StgValue>
</operation>

<operation id="4368" st_id="247" stage="1" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="668">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1576" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.0.preheader:987  %tmp_38_9 = call double @llvm.sqrt.f64(double %tmp_37_9)

]]></Node>
<StgValue><ssdm name="tmp_38_9"/></StgValue>
</operation>

<operation id="4369" st_id="247" stage="9" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="668">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1676" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.0.preheader:1087  %tmp_38_s = call double @llvm.sqrt.f64(double %tmp_37_s)

]]></Node>
<StgValue><ssdm name="tmp_38_s"/></StgValue>
</operation>

<operation id="4370" st_id="247" stage="18" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="668">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1776" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.0.preheader:1187  %tmp_38_10 = call double @llvm.sqrt.f64(double %tmp_37_10)

]]></Node>
<StgValue><ssdm name="tmp_38_10"/></StgValue>
</operation>

<operation id="4371" st_id="247" stage="25" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="668">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1876" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.0.preheader:1287  %tmp_38_11 = call double @llvm.sqrt.f64(double %tmp_37_11)

]]></Node>
<StgValue><ssdm name="tmp_38_11"/></StgValue>
</operation>

<operation id="4372" st_id="247" stage="2" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="668">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1975" bw="64" op_0_bw="32">
<![CDATA[
.preheader.0.preheader:1386  %tmp_37_12 = uitofp i32 %tmp_37_44 to double

]]></Node>
<StgValue><ssdm name="tmp_37_12"/></StgValue>
</operation>

<operation id="4373" st_id="247" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="668">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2021" bw="11" op_0_bw="8">
<![CDATA[
.preheader.0.preheader:1432  %tmp_14_13 = zext i8 %INPUT_BUNDLE_addr_17_10 to i11

]]></Node>
<StgValue><ssdm name="tmp_14_13"/></StgValue>
</operation>

<operation id="4374" st_id="247" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="668">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2022" bw="10" op_0_bw="8">
<![CDATA[
.preheader.0.preheader:1433  %tmp_14_13_cast = zext i8 %INPUT_BUNDLE_addr_17_10 to i10

]]></Node>
<StgValue><ssdm name="tmp_14_13_cast"/></StgValue>
</operation>

<operation id="4375" st_id="247" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="668">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2029" bw="9" op_0_bw="9" op_1_bw="8" op_2_bw="1">
<![CDATA[
.preheader.0.preheader:1440  %tmp_18_13 = call i9 @_ssdm_op_BitConcatenate.i9.i8.i1(i8 %INPUT_BUNDLE_addr_18_1, i1 false)

]]></Node>
<StgValue><ssdm name="tmp_18_13"/></StgValue>
</operation>

<operation id="4376" st_id="247" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="668">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2030" bw="11" op_0_bw="9">
<![CDATA[
.preheader.0.preheader:1441  %tmp_18_13_cast = zext i9 %tmp_18_13 to i11

]]></Node>
<StgValue><ssdm name="tmp_18_13_cast"/></StgValue>
</operation>

<operation id="4377" st_id="247" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="668">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2037" bw="11" op_0_bw="8">
<![CDATA[
.preheader.0.preheader:1448  %tmp_20_4 = zext i8 %INPUT_BUNDLE_addr_18_2 to i11

]]></Node>
<StgValue><ssdm name="tmp_20_4"/></StgValue>
</operation>

<operation id="4378" st_id="247" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="668">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2038" bw="10" op_0_bw="8">
<![CDATA[
.preheader.0.preheader:1449  %tmp_20_13_cast = zext i8 %INPUT_BUNDLE_addr_18_2 to i10

]]></Node>
<StgValue><ssdm name="tmp_20_13_cast"/></StgValue>
</operation>

<operation id="4379" st_id="247" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="668">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2042" bw="11" op_0_bw="10">
<![CDATA[
.preheader.0.preheader:1453  %sum1_13_cast = zext i10 %sum1_13 to i11

]]></Node>
<StgValue><ssdm name="sum1_13_cast"/></StgValue>
</operation>

<operation id="4380" st_id="247" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="668">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2043" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader.0.preheader:1454  %tmp_21_13 = sub i11 %tmp_14_13, %sum1_13_cast

]]></Node>
<StgValue><ssdm name="tmp_21_13"/></StgValue>
</operation>

<operation id="4381" st_id="247" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="668">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2044" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader.0.preheader:1455  %tmp30 = add i11 %tmp_21_13, %tmp_20_4

]]></Node>
<StgValue><ssdm name="tmp30"/></StgValue>
</operation>

<operation id="4382" st_id="247" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="668">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2045" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader.0.preheader:1456  %convulution_horizont_22 = add i11 %tmp30, %tmp_18_13_cast

]]></Node>
<StgValue><ssdm name="convulution_horizont_22"/></StgValue>
</operation>

<operation id="4383" st_id="247" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="668">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2051" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.0.preheader:1462  %INPUT_BUNDLE_addr_18_3 = call i8 @_ssdm_op_Read.m_axi.i8P(i8* %INPUT_BUNDLE_addr_182)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_addr_18_3"/></StgValue>
</operation>

<operation id="4384" st_id="247" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="668">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2058" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:1469  %INPUT_BUNDLE_load_18_3 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_183, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_18_3"/></StgValue>
</operation>

<operation id="4385" st_id="247" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="668">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2063" bw="10" op_0_bw="9">
<![CDATA[
.preheader.0.preheader:1474  %sum5_neg_13_cast = sext i9 %sum5_neg_13 to i10

]]></Node>
<StgValue><ssdm name="sum5_neg_13_cast"/></StgValue>
</operation>

<operation id="4386" st_id="247" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="668">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2064" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader.0.preheader:1475  %sum6_neg_13 = add i10 %sum5_neg_13_cast, %tmp_14_13_cast

]]></Node>
<StgValue><ssdm name="sum6_neg_13"/></StgValue>
</operation>

<operation id="4387" st_id="247" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="668">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2065" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader.0.preheader:1476  %tmp_31_13 = sub i10 %sum6_neg_13, %tmp_20_13_cast

]]></Node>
<StgValue><ssdm name="tmp_31_13"/></StgValue>
</operation>

<operation id="4388" st_id="247" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="668">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2097" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:1508  %INPUT_BUNDLE_load_18_4 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_184, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_18_4"/></StgValue>
</operation>

<operation id="4389" st_id="247" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="668">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2104" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:1515  %INPUT_BUNDLE_load_18_5 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_185, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_18_5"/></StgValue>
</operation>

<operation id="4390" st_id="247" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="668">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2112" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:1523  %INPUT_BUNDLE_load_18_6 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_186, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_18_6"/></StgValue>
</operation>

<operation id="4391" st_id="247" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="668">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2119" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:1530  %INPUT_BUNDLE_load_18_7 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_187, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_18_7"/></StgValue>
</operation>

<operation id="4392" st_id="247" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="668">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2127" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:1538  %INPUT_BUNDLE_load_18_8 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_188, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_18_8"/></StgValue>
</operation>

<operation id="4393" st_id="247" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="668">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2135" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:1546  %INPUT_BUNDLE_load_18_9 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_189, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_18_9"/></StgValue>
</operation>

<operation id="4394" st_id="247" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="668">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2146" bw="20" op_0_bw="20" op_1_bw="10" op_2_bw="10">
<![CDATA[
.preheader.0.preheader:1557  %tmp_85 = call i20 @_ssdm_op_BitConcatenate.i20.i10.i10(i10 %tmp_11_mid2, i10 %i_1_13)

]]></Node>
<StgValue><ssdm name="tmp_85"/></StgValue>
</operation>

<operation id="4395" st_id="247" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="668">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2147" bw="32" op_0_bw="20">
<![CDATA[
.preheader.0.preheader:1558  %tmp_24_14 = zext i20 %tmp_85 to i32

]]></Node>
<StgValue><ssdm name="tmp_24_14"/></StgValue>
</operation>

<operation id="4396" st_id="247" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="668">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2148" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.0.preheader:1559  %input2_sum190 = add i32 %tmp_24_14, %input1006_phi

]]></Node>
<StgValue><ssdm name="input2_sum190"/></StgValue>
</operation>

<operation id="4397" st_id="247" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="668">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2149" bw="8" op_0_bw="8" op_1_bw="32">
<![CDATA[
.preheader.0.preheader:1560  %INPUT_BUNDLE_addr_190 = getelementptr i8* %INPUT_BUNDLE, i32 %input2_sum190

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_addr_190"/></StgValue>
</operation>

<operation id="4398" st_id="247" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="668">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2154" bw="20" op_0_bw="20" op_1_bw="10" op_2_bw="10">
<![CDATA[
.preheader.0.preheader:1565  %tmp_86 = call i20 @_ssdm_op_BitConcatenate.i20.i10.i10(i10 %tmp_18_mid2, i10 %i_1_13)

]]></Node>
<StgValue><ssdm name="tmp_86"/></StgValue>
</operation>

<operation id="4399" st_id="247" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="668">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2155" bw="32" op_0_bw="20">
<![CDATA[
.preheader.0.preheader:1566  %tmp_28_14 = zext i20 %tmp_86 to i32

]]></Node>
<StgValue><ssdm name="tmp_28_14"/></StgValue>
</operation>

<operation id="4400" st_id="247" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="668">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2156" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.0.preheader:1567  %input2_sum191 = add i32 %tmp_28_14, %input1006_phi

]]></Node>
<StgValue><ssdm name="input2_sum191"/></StgValue>
</operation>

<operation id="4401" st_id="247" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="668">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2157" bw="8" op_0_bw="8" op_1_bw="32">
<![CDATA[
.preheader.0.preheader:1568  %INPUT_BUNDLE_addr_191 = getelementptr i8* %INPUT_BUNDLE, i32 %input2_sum191

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_addr_191"/></StgValue>
</operation>
</state>

<state id="248" st_id="248">

<operation id="4402" st_id="248" stage="1" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="669">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1486" bw="1" op_0_bw="1" op_1_bw="8">
<![CDATA[
.preheader.0.preheader:897  %OUTPUT_BUNDLE_addr_1_14 = call i1 @_ssdm_op_WriteResp.m_axi.i8P(i8* %OUTPUT_BUNDLE_addr_16)

]]></Node>
<StgValue><ssdm name="OUTPUT_BUNDLE_addr_1_14"/></StgValue>
</operation>

<operation id="4403" st_id="248" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="669">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1577" bw="16" op_0_bw="16" op_1_bw="64">
<![CDATA[
.preheader.0.preheader:988  %tmp_39_9 = call fastcc i16 @__hls_fptoui_double_(double %tmp_38_9)

]]></Node>
<StgValue><ssdm name="tmp_39_9"/></StgValue>
</operation>

<operation id="4404" st_id="248" stage="8" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="669">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1676" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.0.preheader:1087  %tmp_38_s = call double @llvm.sqrt.f64(double %tmp_37_s)

]]></Node>
<StgValue><ssdm name="tmp_38_s"/></StgValue>
</operation>

<operation id="4405" st_id="248" stage="17" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="669">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1776" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.0.preheader:1187  %tmp_38_10 = call double @llvm.sqrt.f64(double %tmp_37_10)

]]></Node>
<StgValue><ssdm name="tmp_38_10"/></StgValue>
</operation>

<operation id="4406" st_id="248" stage="24" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="669">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1876" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.0.preheader:1287  %tmp_38_11 = call double @llvm.sqrt.f64(double %tmp_37_11)

]]></Node>
<StgValue><ssdm name="tmp_38_11"/></StgValue>
</operation>

<operation id="4407" st_id="248" stage="1" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="669">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1975" bw="64" op_0_bw="32">
<![CDATA[
.preheader.0.preheader:1386  %tmp_37_12 = uitofp i32 %tmp_37_44 to double

]]></Node>
<StgValue><ssdm name="tmp_37_12"/></StgValue>
</operation>

<operation id="4408" st_id="248" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="669">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2059" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.0.preheader:1470  %INPUT_BUNDLE_addr_18_4 = call i8 @_ssdm_op_Read.m_axi.i8P(i8* %INPUT_BUNDLE_addr_183)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_addr_18_4"/></StgValue>
</operation>

<operation id="4409" st_id="248" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="669">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2097" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:1508  %INPUT_BUNDLE_load_18_4 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_184, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_18_4"/></StgValue>
</operation>

<operation id="4410" st_id="248" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="669">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2104" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:1515  %INPUT_BUNDLE_load_18_5 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_185, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_18_5"/></StgValue>
</operation>

<operation id="4411" st_id="248" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="669">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2112" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:1523  %INPUT_BUNDLE_load_18_6 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_186, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_18_6"/></StgValue>
</operation>

<operation id="4412" st_id="248" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="669">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2119" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:1530  %INPUT_BUNDLE_load_18_7 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_187, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_18_7"/></StgValue>
</operation>

<operation id="4413" st_id="248" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="669">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2127" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:1538  %INPUT_BUNDLE_load_18_8 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_188, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_18_8"/></StgValue>
</operation>

<operation id="4414" st_id="248" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="669">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2135" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:1546  %INPUT_BUNDLE_load_18_9 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_189, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_18_9"/></StgValue>
</operation>

<operation id="4415" st_id="248" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="669">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2150" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:1561  %INPUT_BUNDLE_load_19 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_190, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_19"/></StgValue>
</operation>

<operation id="4416" st_id="248" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="669">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2187" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader.0.preheader:1598  %i_1_14 = add i10 16, %i_mid2

]]></Node>
<StgValue><ssdm name="i_1_14"/></StgValue>
</operation>
</state>

<state id="249" st_id="249">

<operation id="4417" st_id="249" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="670">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1577" bw="16" op_0_bw="16" op_1_bw="64">
<![CDATA[
.preheader.0.preheader:988  %tmp_39_9 = call fastcc i16 @__hls_fptoui_double_(double %tmp_38_9)

]]></Node>
<StgValue><ssdm name="tmp_39_9"/></StgValue>
</operation>

<operation id="4418" st_id="249" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="670">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1578" bw="2" op_0_bw="2" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.0.preheader:989  %tmp_176 = call i2 @_ssdm_op_PartSelect.i2.i16.i32.i32(i16 %tmp_39_9, i32 8, i32 9)

]]></Node>
<StgValue><ssdm name="tmp_176"/></StgValue>
</operation>

<operation id="4419" st_id="249" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="670">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1579" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader.0.preheader:990  %icmp17 = icmp ne i2 %tmp_176, 0

]]></Node>
<StgValue><ssdm name="icmp17"/></StgValue>
</operation>

<operation id="4420" st_id="249" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="670">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1580" bw="8" op_0_bw="16">
<![CDATA[
.preheader.0.preheader:991  %tmp_177 = trunc i16 %tmp_39_9 to i8

]]></Node>
<StgValue><ssdm name="tmp_177"/></StgValue>
</operation>

<operation id="4421" st_id="249" stage="7" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="670">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1676" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.0.preheader:1087  %tmp_38_s = call double @llvm.sqrt.f64(double %tmp_37_s)

]]></Node>
<StgValue><ssdm name="tmp_38_s"/></StgValue>
</operation>

<operation id="4422" st_id="249" stage="16" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="670">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1776" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.0.preheader:1187  %tmp_38_10 = call double @llvm.sqrt.f64(double %tmp_37_10)

]]></Node>
<StgValue><ssdm name="tmp_38_10"/></StgValue>
</operation>

<operation id="4423" st_id="249" stage="23" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="670">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1876" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.0.preheader:1287  %tmp_38_11 = call double @llvm.sqrt.f64(double %tmp_37_11)

]]></Node>
<StgValue><ssdm name="tmp_38_11"/></StgValue>
</operation>

<operation id="4424" st_id="249" stage="31" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="670">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1976" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.0.preheader:1387  %tmp_38_12 = call double @llvm.sqrt.f64(double %tmp_37_12)

]]></Node>
<StgValue><ssdm name="tmp_38_12"/></StgValue>
</operation>

<operation id="4425" st_id="249" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="670">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2052" bw="9" op_0_bw="9" op_1_bw="8" op_2_bw="1">
<![CDATA[
.preheader.0.preheader:1463  %tmp_26_13 = call i9 @_ssdm_op_BitConcatenate.i9.i8.i1(i8 %INPUT_BUNDLE_addr_18_3, i1 false)

]]></Node>
<StgValue><ssdm name="tmp_26_13"/></StgValue>
</operation>

<operation id="4426" st_id="249" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="670">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2053" bw="11" op_0_bw="9">
<![CDATA[
.preheader.0.preheader:1464  %tmp_26_13_cast = zext i9 %tmp_26_13 to i11

]]></Node>
<StgValue><ssdm name="tmp_26_13_cast"/></StgValue>
</operation>

<operation id="4427" st_id="249" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="670">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2060" bw="9" op_0_bw="9" op_1_bw="8" op_2_bw="1">
<![CDATA[
.preheader.0.preheader:1471  %tmp_30_13 = call i9 @_ssdm_op_BitConcatenate.i9.i8.i1(i8 %INPUT_BUNDLE_addr_18_4, i1 false)

]]></Node>
<StgValue><ssdm name="tmp_30_13"/></StgValue>
</operation>

<operation id="4428" st_id="249" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="670">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2061" bw="11" op_0_bw="9">
<![CDATA[
.preheader.0.preheader:1472  %tmp_30_13_cast = zext i9 %tmp_30_13 to i11

]]></Node>
<StgValue><ssdm name="tmp_30_13_cast"/></StgValue>
</operation>

<operation id="4429" st_id="249" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="670">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2066" bw="11" op_0_bw="10">
<![CDATA[
.preheader.0.preheader:1477  %tmp_31_13_cast = sext i10 %tmp_31_13 to i11

]]></Node>
<StgValue><ssdm name="tmp_31_13_cast"/></StgValue>
</operation>

<operation id="4430" st_id="249" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="670">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2067" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader.0.preheader:1478  %tmp_32_13 = sub i11 %tmp_31_13_cast, %tmp_26_13_cast

]]></Node>
<StgValue><ssdm name="tmp_32_13"/></StgValue>
</operation>

<operation id="4431" st_id="249" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="670">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2068" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader.0.preheader:1479  %convulution_vertical_13 = add i11 %tmp_30_13_cast, %tmp_32_13

]]></Node>
<StgValue><ssdm name="convulution_vertical_13"/></StgValue>
</operation>

<operation id="4432" st_id="249" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="670">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2069" bw="20" op_0_bw="11">
<![CDATA[
.preheader.0.preheader:1480  %tmp_33_13 = sext i11 %convulution_horizont_22 to i20

]]></Node>
<StgValue><ssdm name="tmp_33_13"/></StgValue>
</operation>

<operation id="4433" st_id="249" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="670">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2070" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.preheader.0.preheader:1481  %tmp_34_13 = mul i20 %tmp_33_13, %tmp_33_13

]]></Node>
<StgValue><ssdm name="tmp_34_13"/></StgValue>
</operation>

<operation id="4434" st_id="249" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="670">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2098" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.0.preheader:1509  %INPUT_BUNDLE_addr_18_5 = call i8 @_ssdm_op_Read.m_axi.i8P(i8* %INPUT_BUNDLE_addr_184)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_addr_18_5"/></StgValue>
</operation>

<operation id="4435" st_id="249" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="670">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2104" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:1515  %INPUT_BUNDLE_load_18_5 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_185, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_18_5"/></StgValue>
</operation>

<operation id="4436" st_id="249" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="670">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2112" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:1523  %INPUT_BUNDLE_load_18_6 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_186, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_18_6"/></StgValue>
</operation>

<operation id="4437" st_id="249" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="670">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2119" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:1530  %INPUT_BUNDLE_load_18_7 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_187, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_18_7"/></StgValue>
</operation>

<operation id="4438" st_id="249" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="670">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2127" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:1538  %INPUT_BUNDLE_load_18_8 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_188, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_18_8"/></StgValue>
</operation>

<operation id="4439" st_id="249" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="670">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2135" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:1546  %INPUT_BUNDLE_load_18_9 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_189, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_18_9"/></StgValue>
</operation>

<operation id="4440" st_id="249" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="670">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2150" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:1561  %INPUT_BUNDLE_load_19 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_190, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_19"/></StgValue>
</operation>

<operation id="4441" st_id="249" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="670">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2158" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:1569  %INPUT_BUNDLE_load_19_1 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_191, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_19_1"/></StgValue>
</operation>

<operation id="4442" st_id="249" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="670">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2190" bw="20" op_0_bw="20" op_1_bw="10" op_2_bw="10">
<![CDATA[
.preheader.0.preheader:1601  %tmp_55 = call i20 @_ssdm_op_BitConcatenate.i20.i10.i10(i10 %j_mid2, i10 %i_1_14)

]]></Node>
<StgValue><ssdm name="tmp_55"/></StgValue>
</operation>

<operation id="4443" st_id="249" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="670">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2191" bw="32" op_0_bw="20">
<![CDATA[
.preheader.0.preheader:1602  %tmp_6_15 = zext i20 %tmp_55 to i32

]]></Node>
<StgValue><ssdm name="tmp_6_15"/></StgValue>
</operation>

<operation id="4444" st_id="249" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="670">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2192" bw="21" op_0_bw="20">
<![CDATA[
.preheader.0.preheader:1603  %tmp_6_15_cast = zext i20 %tmp_55 to i21

]]></Node>
<StgValue><ssdm name="tmp_6_15_cast"/></StgValue>
</operation>

<operation id="4445" st_id="249" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="670">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2193" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
.preheader.0.preheader:1604  %sum2_15 = add i21 -1025, %tmp_6_15_cast

]]></Node>
<StgValue><ssdm name="sum2_15"/></StgValue>
</operation>

<operation id="4446" st_id="249" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="670">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2194" bw="32" op_0_bw="21">
<![CDATA[
.preheader.0.preheader:1605  %sum2_15_cast = sext i21 %sum2_15 to i32

]]></Node>
<StgValue><ssdm name="sum2_15_cast"/></StgValue>
</operation>

<operation id="4447" st_id="249" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="670">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2195" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.0.preheader:1606  %input2_sum192 = add i32 %sum2_15_cast, %input1006_phi

]]></Node>
<StgValue><ssdm name="input2_sum192"/></StgValue>
</operation>

<operation id="4448" st_id="249" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="670">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2196" bw="8" op_0_bw="8" op_1_bw="32">
<![CDATA[
.preheader.0.preheader:1607  %INPUT_BUNDLE_addr_192 = getelementptr i8* %INPUT_BUNDLE, i32 %input2_sum192

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_addr_192"/></StgValue>
</operation>

<operation id="4449" st_id="249" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="670">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2282" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.0.preheader:1693  %output4_sum24 = add i32 %tmp_6_15, %output1007_phi

]]></Node>
<StgValue><ssdm name="output4_sum24"/></StgValue>
</operation>

<operation id="4450" st_id="249" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="670">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2283" bw="8" op_0_bw="8" op_1_bw="32">
<![CDATA[
.preheader.0.preheader:1694  %OUTPUT_BUNDLE_addr_24 = getelementptr i8* %OUTPUT_BUNDLE, i32 %output4_sum24

]]></Node>
<StgValue><ssdm name="OUTPUT_BUNDLE_addr_24"/></StgValue>
</operation>
</state>

<state id="250" st_id="250">

<operation id="4451" st_id="250" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="671">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1581" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader.0.preheader:992  %tmp_42_9 = select i1 %icmp17, i8 -1, i8 %tmp_177

]]></Node>
<StgValue><ssdm name="tmp_42_9"/></StgValue>
</operation>

<operation id="4452" st_id="250" stage="6" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="671">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1676" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.0.preheader:1087  %tmp_38_s = call double @llvm.sqrt.f64(double %tmp_37_s)

]]></Node>
<StgValue><ssdm name="tmp_38_s"/></StgValue>
</operation>

<operation id="4453" st_id="250" stage="15" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="671">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1776" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.0.preheader:1187  %tmp_38_10 = call double @llvm.sqrt.f64(double %tmp_37_10)

]]></Node>
<StgValue><ssdm name="tmp_38_10"/></StgValue>
</operation>

<operation id="4454" st_id="250" stage="22" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="671">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1876" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.0.preheader:1287  %tmp_38_11 = call double @llvm.sqrt.f64(double %tmp_37_11)

]]></Node>
<StgValue><ssdm name="tmp_38_11"/></StgValue>
</operation>

<operation id="4455" st_id="250" stage="30" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="671">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1976" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.0.preheader:1387  %tmp_38_12 = call double @llvm.sqrt.f64(double %tmp_37_12)

]]></Node>
<StgValue><ssdm name="tmp_38_12"/></StgValue>
</operation>

<operation id="4456" st_id="250" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="671">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2071" bw="20" op_0_bw="11">
<![CDATA[
.preheader.0.preheader:1482  %tmp_35_13 = sext i11 %convulution_vertical_13 to i20

]]></Node>
<StgValue><ssdm name="tmp_35_13"/></StgValue>
</operation>

<operation id="4457" st_id="250" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="671">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2072" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.preheader.0.preheader:1483  %tmp_36_13 = mul i20 %tmp_35_13, %tmp_35_13

]]></Node>
<StgValue><ssdm name="tmp_36_13"/></StgValue>
</operation>

<operation id="4458" st_id="250" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="671">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2073" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.preheader.0.preheader:1484  %p_13 = add i20 %tmp_34_13, %tmp_36_13

]]></Node>
<StgValue><ssdm name="p_13"/></StgValue>
</operation>

<operation id="4459" st_id="250" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="671">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2105" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.0.preheader:1516  %INPUT_BUNDLE_addr_18_6 = call i8 @_ssdm_op_Read.m_axi.i8P(i8* %INPUT_BUNDLE_addr_185)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_addr_18_6"/></StgValue>
</operation>

<operation id="4460" st_id="250" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="671">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2112" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:1523  %INPUT_BUNDLE_load_18_6 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_186, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_18_6"/></StgValue>
</operation>

<operation id="4461" st_id="250" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="671">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2119" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:1530  %INPUT_BUNDLE_load_18_7 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_187, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_18_7"/></StgValue>
</operation>

<operation id="4462" st_id="250" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="671">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2127" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:1538  %INPUT_BUNDLE_load_18_8 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_188, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_18_8"/></StgValue>
</operation>

<operation id="4463" st_id="250" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="671">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2135" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:1546  %INPUT_BUNDLE_load_18_9 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_189, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_18_9"/></StgValue>
</operation>

<operation id="4464" st_id="250" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="671">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2150" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:1561  %INPUT_BUNDLE_load_19 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_190, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_19"/></StgValue>
</operation>

<operation id="4465" st_id="250" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="671">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2158" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:1569  %INPUT_BUNDLE_load_19_1 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_191, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_19_1"/></StgValue>
</operation>

<operation id="4466" st_id="250" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="671">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2189" bw="20" op_0_bw="10">
<![CDATA[
.preheader.0.preheader:1600  %tmp_3_15_cast = zext i10 %i_1_14 to i20

]]></Node>
<StgValue><ssdm name="tmp_3_15_cast"/></StgValue>
</operation>

<operation id="4467" st_id="250" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="671">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2197" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:1608  %INPUT_BUNDLE_load_19_2 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_192, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_19_2"/></StgValue>
</operation>

<operation id="4468" st_id="250" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="671">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2200" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.preheader.0.preheader:1611  %sum4_15 = add i20 %tmp_9_mid2, %tmp_3_15_cast

]]></Node>
<StgValue><ssdm name="sum4_15"/></StgValue>
</operation>

<operation id="4469" st_id="250" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="671">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2201" bw="32" op_0_bw="20">
<![CDATA[
.preheader.0.preheader:1612  %sum4_15_cast = zext i20 %sum4_15 to i32

]]></Node>
<StgValue><ssdm name="sum4_15_cast"/></StgValue>
</operation>

<operation id="4470" st_id="250" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="671">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2202" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.0.preheader:1613  %input2_sum193 = add i32 %sum4_15_cast, %input1006_phi

]]></Node>
<StgValue><ssdm name="input2_sum193"/></StgValue>
</operation>

<operation id="4471" st_id="250" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="671">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2203" bw="8" op_0_bw="8" op_1_bw="32">
<![CDATA[
.preheader.0.preheader:1614  %INPUT_BUNDLE_addr_193 = getelementptr i8* %INPUT_BUNDLE, i32 %input2_sum193

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_addr_193"/></StgValue>
</operation>
</state>

<state id="251" st_id="251">

<operation id="4472" st_id="251" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="672">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1585" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8" op_3_bw="1">
<![CDATA[
.preheader.0.preheader:996  call void @_ssdm_op_Write.m_axi.i8P(i8* %OUTPUT_BUNDLE_addr_17, i8 %tmp_42_9, i1 true)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4473" st_id="251" stage="5" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="672">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1676" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.0.preheader:1087  %tmp_38_s = call double @llvm.sqrt.f64(double %tmp_37_s)

]]></Node>
<StgValue><ssdm name="tmp_38_s"/></StgValue>
</operation>

<operation id="4474" st_id="251" stage="14" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="672">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1776" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.0.preheader:1187  %tmp_38_10 = call double @llvm.sqrt.f64(double %tmp_37_10)

]]></Node>
<StgValue><ssdm name="tmp_38_10"/></StgValue>
</operation>

<operation id="4475" st_id="251" stage="21" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="672">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1876" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.0.preheader:1287  %tmp_38_11 = call double @llvm.sqrt.f64(double %tmp_37_11)

]]></Node>
<StgValue><ssdm name="tmp_38_11"/></StgValue>
</operation>

<operation id="4476" st_id="251" stage="29" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="672">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1976" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.0.preheader:1387  %tmp_38_12 = call double @llvm.sqrt.f64(double %tmp_37_12)

]]></Node>
<StgValue><ssdm name="tmp_38_12"/></StgValue>
</operation>

<operation id="4477" st_id="251" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="672">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2074" bw="32" op_0_bw="20">
<![CDATA[
.preheader.0.preheader:1485  %tmp_37_45 = zext i20 %p_13 to i32

]]></Node>
<StgValue><ssdm name="tmp_37_45"/></StgValue>
</operation>

<operation id="4478" st_id="251" stage="6" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="672">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2075" bw="64" op_0_bw="32">
<![CDATA[
.preheader.0.preheader:1486  %tmp_37_13 = uitofp i32 %tmp_37_45 to double

]]></Node>
<StgValue><ssdm name="tmp_37_13"/></StgValue>
</operation>

<operation id="4479" st_id="251" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="672">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2113" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.0.preheader:1524  %INPUT_BUNDLE_addr_18_7 = call i8 @_ssdm_op_Read.m_axi.i8P(i8* %INPUT_BUNDLE_addr_186)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_addr_18_7"/></StgValue>
</operation>

<operation id="4480" st_id="251" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="672">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2119" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:1530  %INPUT_BUNDLE_load_18_7 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_187, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_18_7"/></StgValue>
</operation>

<operation id="4481" st_id="251" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="672">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2127" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:1538  %INPUT_BUNDLE_load_18_8 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_188, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_18_8"/></StgValue>
</operation>

<operation id="4482" st_id="251" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="672">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2135" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:1546  %INPUT_BUNDLE_load_18_9 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_189, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_18_9"/></StgValue>
</operation>

<operation id="4483" st_id="251" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="672">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2150" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:1561  %INPUT_BUNDLE_load_19 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_190, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_19"/></StgValue>
</operation>

<operation id="4484" st_id="251" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="672">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2158" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:1569  %INPUT_BUNDLE_load_19_1 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_191, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_19_1"/></StgValue>
</operation>

<operation id="4485" st_id="251" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="672">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2197" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:1608  %INPUT_BUNDLE_load_19_2 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_192, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_19_2"/></StgValue>
</operation>

<operation id="4486" st_id="251" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="672">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2204" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:1615  %INPUT_BUNDLE_load_19_3 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_193, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_19_3"/></StgValue>
</operation>

<operation id="4487" st_id="251" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="672">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2208" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
.preheader.0.preheader:1619  %sum6_15 = add i21 1023, %tmp_6_15_cast

]]></Node>
<StgValue><ssdm name="sum6_15"/></StgValue>
</operation>

<operation id="4488" st_id="251" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="672">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2209" bw="32" op_0_bw="21">
<![CDATA[
.preheader.0.preheader:1620  %sum6_15_cast = zext i21 %sum6_15 to i32

]]></Node>
<StgValue><ssdm name="sum6_15_cast"/></StgValue>
</operation>

<operation id="4489" st_id="251" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="672">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2210" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.0.preheader:1621  %input2_sum194 = add i32 %sum6_15_cast, %input1006_phi

]]></Node>
<StgValue><ssdm name="input2_sum194"/></StgValue>
</operation>

<operation id="4490" st_id="251" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="672">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2211" bw="8" op_0_bw="8" op_1_bw="32">
<![CDATA[
.preheader.0.preheader:1622  %INPUT_BUNDLE_addr_194 = getelementptr i8* %INPUT_BUNDLE, i32 %input2_sum194

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_addr_194"/></StgValue>
</operation>

<operation id="4491" st_id="251" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="672">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2215" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
.preheader.0.preheader:1626  %sum8_15 = add i21 -1023, %tmp_6_15_cast

]]></Node>
<StgValue><ssdm name="sum8_15"/></StgValue>
</operation>

<operation id="4492" st_id="251" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="672">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2216" bw="32" op_0_bw="21">
<![CDATA[
.preheader.0.preheader:1627  %sum8_15_cast = sext i21 %sum8_15 to i32

]]></Node>
<StgValue><ssdm name="sum8_15_cast"/></StgValue>
</operation>

<operation id="4493" st_id="251" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="672">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2217" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.0.preheader:1628  %input2_sum195 = add i32 %sum8_15_cast, %input1006_phi

]]></Node>
<StgValue><ssdm name="input2_sum195"/></StgValue>
</operation>

<operation id="4494" st_id="251" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="672">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2218" bw="8" op_0_bw="8" op_1_bw="32">
<![CDATA[
.preheader.0.preheader:1629  %INPUT_BUNDLE_addr_195 = getelementptr i8* %INPUT_BUNDLE, i32 %input2_sum195

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_addr_195"/></StgValue>
</operation>

<operation id="4495" st_id="251" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="672">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2231" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
.preheader.0.preheader:1642  %sum12_15 = add i21 1025, %tmp_6_15_cast

]]></Node>
<StgValue><ssdm name="sum12_15"/></StgValue>
</operation>

<operation id="4496" st_id="251" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="672">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2232" bw="32" op_0_bw="21">
<![CDATA[
.preheader.0.preheader:1643  %sum12_15_cast = zext i21 %sum12_15 to i32

]]></Node>
<StgValue><ssdm name="sum12_15_cast"/></StgValue>
</operation>

<operation id="4497" st_id="251" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="672">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2233" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.0.preheader:1644  %input2_sum197 = add i32 %sum12_15_cast, %input1006_phi

]]></Node>
<StgValue><ssdm name="input2_sum197"/></StgValue>
</operation>

<operation id="4498" st_id="251" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="672">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2234" bw="8" op_0_bw="8" op_1_bw="32">
<![CDATA[
.preheader.0.preheader:1645  %INPUT_BUNDLE_addr_197 = getelementptr i8* %INPUT_BUNDLE, i32 %input2_sum197

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_addr_197"/></StgValue>
</operation>
</state>

<state id="252" st_id="252">

<operation id="4499" st_id="252" stage="5" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="673">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1586" bw="1" op_0_bw="1" op_1_bw="8">
<![CDATA[
.preheader.0.preheader:997  %OUTPUT_BUNDLE_addr_1_16 = call i1 @_ssdm_op_WriteResp.m_axi.i8P(i8* %OUTPUT_BUNDLE_addr_17)

]]></Node>
<StgValue><ssdm name="OUTPUT_BUNDLE_addr_1_16"/></StgValue>
</operation>

<operation id="4500" st_id="252" stage="4" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="673">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1676" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.0.preheader:1087  %tmp_38_s = call double @llvm.sqrt.f64(double %tmp_37_s)

]]></Node>
<StgValue><ssdm name="tmp_38_s"/></StgValue>
</operation>

<operation id="4501" st_id="252" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="673">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1684" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:1095  %OUTPUT_BUNDLE_addr_1_17 = call i1 @_ssdm_op_WriteReq.m_axi.i8P(i8* %OUTPUT_BUNDLE_addr_18, i32 1)

]]></Node>
<StgValue><ssdm name="OUTPUT_BUNDLE_addr_1_17"/></StgValue>
</operation>

<operation id="4502" st_id="252" stage="13" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="673">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1776" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.0.preheader:1187  %tmp_38_10 = call double @llvm.sqrt.f64(double %tmp_37_10)

]]></Node>
<StgValue><ssdm name="tmp_38_10"/></StgValue>
</operation>

<operation id="4503" st_id="252" stage="20" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="673">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1876" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.0.preheader:1287  %tmp_38_11 = call double @llvm.sqrt.f64(double %tmp_37_11)

]]></Node>
<StgValue><ssdm name="tmp_38_11"/></StgValue>
</operation>

<operation id="4504" st_id="252" stage="28" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="673">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1976" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.0.preheader:1387  %tmp_38_12 = call double @llvm.sqrt.f64(double %tmp_37_12)

]]></Node>
<StgValue><ssdm name="tmp_38_12"/></StgValue>
</operation>

<operation id="4505" st_id="252" stage="5" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="673">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2075" bw="64" op_0_bw="32">
<![CDATA[
.preheader.0.preheader:1486  %tmp_37_13 = uitofp i32 %tmp_37_45 to double

]]></Node>
<StgValue><ssdm name="tmp_37_13"/></StgValue>
</operation>

<operation id="4506" st_id="252" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="673">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2099" bw="9" op_0_bw="8">
<![CDATA[
.preheader.0.preheader:1510  %tmp_8_14_cast = zext i8 %INPUT_BUNDLE_addr_18_5 to i9

]]></Node>
<StgValue><ssdm name="tmp_8_14_cast"/></StgValue>
</operation>

<operation id="4507" st_id="252" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="673">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2106" bw="9" op_0_bw="9" op_1_bw="8" op_2_bw="1">
<![CDATA[
.preheader.0.preheader:1517  %tmp_10_14 = call i9 @_ssdm_op_BitConcatenate.i9.i8.i1(i8 %INPUT_BUNDLE_addr_18_6, i1 false)

]]></Node>
<StgValue><ssdm name="tmp_10_14"/></StgValue>
</operation>

<operation id="4508" st_id="252" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="673">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2107" bw="10" op_0_bw="9">
<![CDATA[
.preheader.0.preheader:1518  %tmp_10_14_cast = zext i9 %tmp_10_14 to i10

]]></Node>
<StgValue><ssdm name="tmp_10_14_cast"/></StgValue>
</operation>

<operation id="4509" st_id="252" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="673">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2114" bw="9" op_0_bw="8">
<![CDATA[
.preheader.0.preheader:1525  %tmp_12_14_cast = zext i8 %INPUT_BUNDLE_addr_18_7 to i9

]]></Node>
<StgValue><ssdm name="tmp_12_14_cast"/></StgValue>
</operation>

<operation id="4510" st_id="252" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="673">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2120" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.0.preheader:1531  %INPUT_BUNDLE_addr_18_8 = call i8 @_ssdm_op_Read.m_axi.i8P(i8* %INPUT_BUNDLE_addr_187)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_addr_18_8"/></StgValue>
</operation>

<operation id="4511" st_id="252" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="673">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2127" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:1538  %INPUT_BUNDLE_load_18_8 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_188, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_18_8"/></StgValue>
</operation>

<operation id="4512" st_id="252" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="673">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2135" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:1546  %INPUT_BUNDLE_load_18_9 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_189, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_18_9"/></StgValue>
</operation>

<operation id="4513" st_id="252" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="673">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2138" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader.0.preheader:1549  %tmp31 = add i9 %tmp_8_14_cast, %tmp_12_14_cast

]]></Node>
<StgValue><ssdm name="tmp31"/></StgValue>
</operation>

<operation id="4514" st_id="252" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="673">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2139" bw="10" op_0_bw="9">
<![CDATA[
.preheader.0.preheader:1550  %tmp31_cast = zext i9 %tmp31 to i10

]]></Node>
<StgValue><ssdm name="tmp31_cast"/></StgValue>
</operation>

<operation id="4515" st_id="252" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="673">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2140" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader.0.preheader:1551  %sum1_14 = add i10 %tmp31_cast, %tmp_10_14_cast

]]></Node>
<StgValue><ssdm name="sum1_14"/></StgValue>
</operation>

<operation id="4516" st_id="252" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="673">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2150" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:1561  %INPUT_BUNDLE_load_19 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_190, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_19"/></StgValue>
</operation>

<operation id="4517" st_id="252" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="673">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2158" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:1569  %INPUT_BUNDLE_load_19_1 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_191, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_19_1"/></StgValue>
</operation>

<operation id="4518" st_id="252" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="673">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2162" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader.0.preheader:1573  %sum5_neg_14 = sub i9 %tmp_8_14_cast, %tmp_12_14_cast

]]></Node>
<StgValue><ssdm name="sum5_neg_14"/></StgValue>
</operation>

<operation id="4519" st_id="252" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="673">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2197" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:1608  %INPUT_BUNDLE_load_19_2 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_192, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_19_2"/></StgValue>
</operation>

<operation id="4520" st_id="252" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="673">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2204" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:1615  %INPUT_BUNDLE_load_19_3 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_193, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_19_3"/></StgValue>
</operation>

<operation id="4521" st_id="252" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="673">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2212" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:1623  %INPUT_BUNDLE_load_19_4 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_194, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_19_4"/></StgValue>
</operation>
</state>

<state id="253" st_id="253">

<operation id="4522" st_id="253" stage="4" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="674">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1586" bw="1" op_0_bw="1" op_1_bw="8">
<![CDATA[
.preheader.0.preheader:997  %OUTPUT_BUNDLE_addr_1_16 = call i1 @_ssdm_op_WriteResp.m_axi.i8P(i8* %OUTPUT_BUNDLE_addr_17)

]]></Node>
<StgValue><ssdm name="OUTPUT_BUNDLE_addr_1_16"/></StgValue>
</operation>

<operation id="4523" st_id="253" stage="3" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="674">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1676" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.0.preheader:1087  %tmp_38_s = call double @llvm.sqrt.f64(double %tmp_37_s)

]]></Node>
<StgValue><ssdm name="tmp_38_s"/></StgValue>
</operation>

<operation id="4524" st_id="253" stage="12" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="674">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1776" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.0.preheader:1187  %tmp_38_10 = call double @llvm.sqrt.f64(double %tmp_37_10)

]]></Node>
<StgValue><ssdm name="tmp_38_10"/></StgValue>
</operation>

<operation id="4525" st_id="253" stage="19" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="674">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1876" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.0.preheader:1287  %tmp_38_11 = call double @llvm.sqrt.f64(double %tmp_37_11)

]]></Node>
<StgValue><ssdm name="tmp_38_11"/></StgValue>
</operation>

<operation id="4526" st_id="253" stage="27" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="674">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1976" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.0.preheader:1387  %tmp_38_12 = call double @llvm.sqrt.f64(double %tmp_37_12)

]]></Node>
<StgValue><ssdm name="tmp_38_12"/></StgValue>
</operation>

<operation id="4527" st_id="253" stage="4" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="674">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2075" bw="64" op_0_bw="32">
<![CDATA[
.preheader.0.preheader:1486  %tmp_37_13 = uitofp i32 %tmp_37_45 to double

]]></Node>
<StgValue><ssdm name="tmp_37_13"/></StgValue>
</operation>

<operation id="4528" st_id="253" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="674">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2128" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.0.preheader:1539  %INPUT_BUNDLE_addr_18_9 = call i8 @_ssdm_op_Read.m_axi.i8P(i8* %INPUT_BUNDLE_addr_188)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_addr_18_9"/></StgValue>
</operation>

<operation id="4529" st_id="253" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="674">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2135" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:1546  %INPUT_BUNDLE_load_18_9 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_189, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_18_9"/></StgValue>
</operation>

<operation id="4530" st_id="253" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="674">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2150" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:1561  %INPUT_BUNDLE_load_19 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_190, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_19"/></StgValue>
</operation>

<operation id="4531" st_id="253" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="674">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2158" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:1569  %INPUT_BUNDLE_load_19_1 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_191, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_19_1"/></StgValue>
</operation>

<operation id="4532" st_id="253" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="674">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2188" bw="21" op_0_bw="10">
<![CDATA[
.preheader.0.preheader:1599  %tmp_3_15_cast1 = zext i10 %i_1_14 to i21

]]></Node>
<StgValue><ssdm name="tmp_3_15_cast1"/></StgValue>
</operation>

<operation id="4533" st_id="253" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="674">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2197" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:1608  %INPUT_BUNDLE_load_19_2 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_192, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_19_2"/></StgValue>
</operation>

<operation id="4534" st_id="253" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="674">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2204" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:1615  %INPUT_BUNDLE_load_19_3 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_193, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_19_3"/></StgValue>
</operation>

<operation id="4535" st_id="253" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="674">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2212" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:1623  %INPUT_BUNDLE_load_19_4 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_194, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_19_4"/></StgValue>
</operation>

<operation id="4536" st_id="253" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="674">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2219" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:1630  %INPUT_BUNDLE_load_19_5 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_195, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_19_5"/></StgValue>
</operation>

<operation id="4537" st_id="253" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="674">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2223" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
.preheader.0.preheader:1634  %sum10_15 = add i21 %tmp_15_cast_mid2_cas, %tmp_3_15_cast1

]]></Node>
<StgValue><ssdm name="sum10_15"/></StgValue>
</operation>

<operation id="4538" st_id="253" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="674">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2224" bw="32" op_0_bw="21">
<![CDATA[
.preheader.0.preheader:1635  %sum10_15_cast = zext i21 %sum10_15 to i32

]]></Node>
<StgValue><ssdm name="sum10_15_cast"/></StgValue>
</operation>

<operation id="4539" st_id="253" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="674">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2225" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.0.preheader:1636  %input2_sum196 = add i32 %sum10_15_cast, %input1006_phi

]]></Node>
<StgValue><ssdm name="input2_sum196"/></StgValue>
</operation>

<operation id="4540" st_id="253" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="674">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2226" bw="8" op_0_bw="8" op_1_bw="32">
<![CDATA[
.preheader.0.preheader:1637  %INPUT_BUNDLE_addr_196 = getelementptr i8* %INPUT_BUNDLE, i32 %input2_sum196

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_addr_196"/></StgValue>
</operation>
</state>

<state id="254" st_id="254">

<operation id="4541" st_id="254" stage="3" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="675">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1586" bw="1" op_0_bw="1" op_1_bw="8">
<![CDATA[
.preheader.0.preheader:997  %OUTPUT_BUNDLE_addr_1_16 = call i1 @_ssdm_op_WriteResp.m_axi.i8P(i8* %OUTPUT_BUNDLE_addr_17)

]]></Node>
<StgValue><ssdm name="OUTPUT_BUNDLE_addr_1_16"/></StgValue>
</operation>

<operation id="4542" st_id="254" stage="2" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="675">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1676" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.0.preheader:1087  %tmp_38_s = call double @llvm.sqrt.f64(double %tmp_37_s)

]]></Node>
<StgValue><ssdm name="tmp_38_s"/></StgValue>
</operation>

<operation id="4543" st_id="254" stage="11" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="675">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1776" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.0.preheader:1187  %tmp_38_10 = call double @llvm.sqrt.f64(double %tmp_37_10)

]]></Node>
<StgValue><ssdm name="tmp_38_10"/></StgValue>
</operation>

<operation id="4544" st_id="254" stage="18" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="675">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1876" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.0.preheader:1287  %tmp_38_11 = call double @llvm.sqrt.f64(double %tmp_37_11)

]]></Node>
<StgValue><ssdm name="tmp_38_11"/></StgValue>
</operation>

<operation id="4545" st_id="254" stage="26" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="675">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1976" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.0.preheader:1387  %tmp_38_12 = call double @llvm.sqrt.f64(double %tmp_37_12)

]]></Node>
<StgValue><ssdm name="tmp_38_12"/></StgValue>
</operation>

<operation id="4546" st_id="254" stage="3" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="675">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2075" bw="64" op_0_bw="32">
<![CDATA[
.preheader.0.preheader:1486  %tmp_37_13 = uitofp i32 %tmp_37_45 to double

]]></Node>
<StgValue><ssdm name="tmp_37_13"/></StgValue>
</operation>

<operation id="4547" st_id="254" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="675">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2136" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.0.preheader:1547  %INPUT_BUNDLE_addr_18_10 = call i8 @_ssdm_op_Read.m_axi.i8P(i8* %INPUT_BUNDLE_addr_189)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_addr_18_10"/></StgValue>
</operation>

<operation id="4548" st_id="254" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="675">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2150" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:1561  %INPUT_BUNDLE_load_19 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_190, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_19"/></StgValue>
</operation>

<operation id="4549" st_id="254" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="675">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2158" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:1569  %INPUT_BUNDLE_load_19_1 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_191, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_19_1"/></StgValue>
</operation>

<operation id="4550" st_id="254" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="675">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2197" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:1608  %INPUT_BUNDLE_load_19_2 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_192, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_19_2"/></StgValue>
</operation>

<operation id="4551" st_id="254" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="675">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2204" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:1615  %INPUT_BUNDLE_load_19_3 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_193, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_19_3"/></StgValue>
</operation>

<operation id="4552" st_id="254" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="675">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2212" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:1623  %INPUT_BUNDLE_load_19_4 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_194, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_19_4"/></StgValue>
</operation>

<operation id="4553" st_id="254" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="675">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2219" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:1630  %INPUT_BUNDLE_load_19_5 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_195, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_19_5"/></StgValue>
</operation>

<operation id="4554" st_id="254" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="675">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2227" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:1638  %INPUT_BUNDLE_load_19_6 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_196, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_19_6"/></StgValue>
</operation>
</state>

<state id="255" st_id="255">

<operation id="4555" st_id="255" stage="2" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="676">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1586" bw="1" op_0_bw="1" op_1_bw="8">
<![CDATA[
.preheader.0.preheader:997  %OUTPUT_BUNDLE_addr_1_16 = call i1 @_ssdm_op_WriteResp.m_axi.i8P(i8* %OUTPUT_BUNDLE_addr_17)

]]></Node>
<StgValue><ssdm name="OUTPUT_BUNDLE_addr_1_16"/></StgValue>
</operation>

<operation id="4556" st_id="255" stage="1" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="676">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1676" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.0.preheader:1087  %tmp_38_s = call double @llvm.sqrt.f64(double %tmp_37_s)

]]></Node>
<StgValue><ssdm name="tmp_38_s"/></StgValue>
</operation>

<operation id="4557" st_id="255" stage="10" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="676">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1776" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.0.preheader:1187  %tmp_38_10 = call double @llvm.sqrt.f64(double %tmp_37_10)

]]></Node>
<StgValue><ssdm name="tmp_38_10"/></StgValue>
</operation>

<operation id="4558" st_id="255" stage="17" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="676">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1876" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.0.preheader:1287  %tmp_38_11 = call double @llvm.sqrt.f64(double %tmp_37_11)

]]></Node>
<StgValue><ssdm name="tmp_38_11"/></StgValue>
</operation>

<operation id="4559" st_id="255" stage="25" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="676">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1976" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.0.preheader:1387  %tmp_38_12 = call double @llvm.sqrt.f64(double %tmp_37_12)

]]></Node>
<StgValue><ssdm name="tmp_38_12"/></StgValue>
</operation>

<operation id="4560" st_id="255" stage="2" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="676">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2075" bw="64" op_0_bw="32">
<![CDATA[
.preheader.0.preheader:1486  %tmp_37_13 = uitofp i32 %tmp_37_45 to double

]]></Node>
<StgValue><ssdm name="tmp_37_13"/></StgValue>
</operation>

<operation id="4561" st_id="255" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="676">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2121" bw="11" op_0_bw="8">
<![CDATA[
.preheader.0.preheader:1532  %tmp_14_14 = zext i8 %INPUT_BUNDLE_addr_18_8 to i11

]]></Node>
<StgValue><ssdm name="tmp_14_14"/></StgValue>
</operation>

<operation id="4562" st_id="255" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="676">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2122" bw="10" op_0_bw="8">
<![CDATA[
.preheader.0.preheader:1533  %tmp_14_14_cast = zext i8 %INPUT_BUNDLE_addr_18_8 to i10

]]></Node>
<StgValue><ssdm name="tmp_14_14_cast"/></StgValue>
</operation>

<operation id="4563" st_id="255" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="676">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2129" bw="9" op_0_bw="9" op_1_bw="8" op_2_bw="1">
<![CDATA[
.preheader.0.preheader:1540  %tmp_18_14 = call i9 @_ssdm_op_BitConcatenate.i9.i8.i1(i8 %INPUT_BUNDLE_addr_18_9, i1 false)

]]></Node>
<StgValue><ssdm name="tmp_18_14"/></StgValue>
</operation>

<operation id="4564" st_id="255" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="676">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2130" bw="10" op_0_bw="9">
<![CDATA[
.preheader.0.preheader:1541  %tmp_18_14_cast = zext i9 %tmp_18_14 to i10

]]></Node>
<StgValue><ssdm name="tmp_18_14_cast"/></StgValue>
</operation>

<operation id="4565" st_id="255" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="676">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2137" bw="10" op_0_bw="8">
<![CDATA[
.preheader.0.preheader:1548  %tmp_20_14_cast = zext i8 %INPUT_BUNDLE_addr_18_10 to i10

]]></Node>
<StgValue><ssdm name="tmp_20_14_cast"/></StgValue>
</operation>

<operation id="4566" st_id="255" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="676">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2141" bw="11" op_0_bw="10">
<![CDATA[
.preheader.0.preheader:1552  %sum1_14_cast = zext i10 %sum1_14 to i11

]]></Node>
<StgValue><ssdm name="sum1_14_cast"/></StgValue>
</operation>

<operation id="4567" st_id="255" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="676">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2142" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader.0.preheader:1553  %tmp_21_14 = sub i11 %tmp_14_14, %sum1_14_cast

]]></Node>
<StgValue><ssdm name="tmp_21_14"/></StgValue>
</operation>

<operation id="4568" st_id="255" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="676">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2143" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader.0.preheader:1554  %tmp32 = add i10 %tmp_18_14_cast, %tmp_20_14_cast

]]></Node>
<StgValue><ssdm name="tmp32"/></StgValue>
</operation>

<operation id="4569" st_id="255" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="676">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2144" bw="11" op_0_bw="10">
<![CDATA[
.preheader.0.preheader:1555  %tmp32_cast = zext i10 %tmp32 to i11

]]></Node>
<StgValue><ssdm name="tmp32_cast"/></StgValue>
</operation>

<operation id="4570" st_id="255" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="676">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2145" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader.0.preheader:1556  %convulution_horizont_23 = add i11 %tmp32_cast, %tmp_21_14

]]></Node>
<StgValue><ssdm name="convulution_horizont_23"/></StgValue>
</operation>

<operation id="4571" st_id="255" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="676">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2151" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.0.preheader:1562  %INPUT_BUNDLE_addr_19_1 = call i8 @_ssdm_op_Read.m_axi.i8P(i8* %INPUT_BUNDLE_addr_190)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_addr_19_1"/></StgValue>
</operation>

<operation id="4572" st_id="255" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="676">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2158" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:1569  %INPUT_BUNDLE_load_19_1 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_191, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_19_1"/></StgValue>
</operation>

<operation id="4573" st_id="255" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="676">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2163" bw="10" op_0_bw="9">
<![CDATA[
.preheader.0.preheader:1574  %sum5_neg_14_cast = sext i9 %sum5_neg_14 to i10

]]></Node>
<StgValue><ssdm name="sum5_neg_14_cast"/></StgValue>
</operation>

<operation id="4574" st_id="255" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="676">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2164" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader.0.preheader:1575  %sum6_neg_14 = add i10 %sum5_neg_14_cast, %tmp_14_14_cast

]]></Node>
<StgValue><ssdm name="sum6_neg_14"/></StgValue>
</operation>

<operation id="4575" st_id="255" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="676">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2165" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader.0.preheader:1576  %tmp_31_14 = sub i10 %sum6_neg_14, %tmp_20_14_cast

]]></Node>
<StgValue><ssdm name="tmp_31_14"/></StgValue>
</operation>

<operation id="4576" st_id="255" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="676">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2197" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:1608  %INPUT_BUNDLE_load_19_2 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_192, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_19_2"/></StgValue>
</operation>

<operation id="4577" st_id="255" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="676">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2204" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:1615  %INPUT_BUNDLE_load_19_3 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_193, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_19_3"/></StgValue>
</operation>

<operation id="4578" st_id="255" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="676">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2212" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:1623  %INPUT_BUNDLE_load_19_4 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_194, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_19_4"/></StgValue>
</operation>

<operation id="4579" st_id="255" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="676">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2219" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:1630  %INPUT_BUNDLE_load_19_5 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_195, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_19_5"/></StgValue>
</operation>

<operation id="4580" st_id="255" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="676">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2227" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:1638  %INPUT_BUNDLE_load_19_6 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_196, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_19_6"/></StgValue>
</operation>

<operation id="4581" st_id="255" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="676">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2235" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:1646  %INPUT_BUNDLE_load_19_7 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_197, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_19_7"/></StgValue>
</operation>

<operation id="4582" st_id="255" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="676">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2246" bw="20" op_0_bw="20" op_1_bw="10" op_2_bw="10">
<![CDATA[
.preheader.0.preheader:1657  %tmp_87 = call i20 @_ssdm_op_BitConcatenate.i20.i10.i10(i10 %tmp_11_mid2, i10 %i_1_14)

]]></Node>
<StgValue><ssdm name="tmp_87"/></StgValue>
</operation>

<operation id="4583" st_id="255" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="676">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2247" bw="32" op_0_bw="20">
<![CDATA[
.preheader.0.preheader:1658  %tmp_24_15 = zext i20 %tmp_87 to i32

]]></Node>
<StgValue><ssdm name="tmp_24_15"/></StgValue>
</operation>

<operation id="4584" st_id="255" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="676">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2248" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.0.preheader:1659  %input2_sum198 = add i32 %tmp_24_15, %input1006_phi

]]></Node>
<StgValue><ssdm name="input2_sum198"/></StgValue>
</operation>

<operation id="4585" st_id="255" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="676">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2249" bw="8" op_0_bw="8" op_1_bw="32">
<![CDATA[
.preheader.0.preheader:1660  %INPUT_BUNDLE_addr_198 = getelementptr i8* %INPUT_BUNDLE, i32 %input2_sum198

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_addr_198"/></StgValue>
</operation>

<operation id="4586" st_id="255" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="676">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2254" bw="20" op_0_bw="20" op_1_bw="10" op_2_bw="10">
<![CDATA[
.preheader.0.preheader:1665  %tmp_88 = call i20 @_ssdm_op_BitConcatenate.i20.i10.i10(i10 %tmp_18_mid2, i10 %i_1_14)

]]></Node>
<StgValue><ssdm name="tmp_88"/></StgValue>
</operation>

<operation id="4587" st_id="255" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="676">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2255" bw="32" op_0_bw="20">
<![CDATA[
.preheader.0.preheader:1666  %tmp_28_15 = zext i20 %tmp_88 to i32

]]></Node>
<StgValue><ssdm name="tmp_28_15"/></StgValue>
</operation>

<operation id="4588" st_id="255" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="676">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2256" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.0.preheader:1667  %input2_sum199 = add i32 %tmp_28_15, %input1006_phi

]]></Node>
<StgValue><ssdm name="input2_sum199"/></StgValue>
</operation>

<operation id="4589" st_id="255" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="676">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2257" bw="8" op_0_bw="8" op_1_bw="32">
<![CDATA[
.preheader.0.preheader:1668  %INPUT_BUNDLE_addr_199 = getelementptr i8* %INPUT_BUNDLE, i32 %input2_sum199

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_addr_199"/></StgValue>
</operation>
</state>

<state id="256" st_id="256">

<operation id="4590" st_id="256" stage="1" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="677">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1586" bw="1" op_0_bw="1" op_1_bw="8">
<![CDATA[
.preheader.0.preheader:997  %OUTPUT_BUNDLE_addr_1_16 = call i1 @_ssdm_op_WriteResp.m_axi.i8P(i8* %OUTPUT_BUNDLE_addr_17)

]]></Node>
<StgValue><ssdm name="OUTPUT_BUNDLE_addr_1_16"/></StgValue>
</operation>

<operation id="4591" st_id="256" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="677">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1677" bw="16" op_0_bw="16" op_1_bw="64">
<![CDATA[
.preheader.0.preheader:1088  %tmp_39_s = call fastcc i16 @__hls_fptoui_double_(double %tmp_38_s)

]]></Node>
<StgValue><ssdm name="tmp_39_s"/></StgValue>
</operation>

<operation id="4592" st_id="256" stage="9" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="677">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1776" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.0.preheader:1187  %tmp_38_10 = call double @llvm.sqrt.f64(double %tmp_37_10)

]]></Node>
<StgValue><ssdm name="tmp_38_10"/></StgValue>
</operation>

<operation id="4593" st_id="256" stage="16" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="677">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1876" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.0.preheader:1287  %tmp_38_11 = call double @llvm.sqrt.f64(double %tmp_37_11)

]]></Node>
<StgValue><ssdm name="tmp_38_11"/></StgValue>
</operation>

<operation id="4594" st_id="256" stage="24" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="677">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1976" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.0.preheader:1387  %tmp_38_12 = call double @llvm.sqrt.f64(double %tmp_37_12)

]]></Node>
<StgValue><ssdm name="tmp_38_12"/></StgValue>
</operation>

<operation id="4595" st_id="256" stage="1" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="677">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2075" bw="64" op_0_bw="32">
<![CDATA[
.preheader.0.preheader:1486  %tmp_37_13 = uitofp i32 %tmp_37_45 to double

]]></Node>
<StgValue><ssdm name="tmp_37_13"/></StgValue>
</operation>

<operation id="4596" st_id="256" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="677">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2159" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.0.preheader:1570  %INPUT_BUNDLE_addr_19_2 = call i8 @_ssdm_op_Read.m_axi.i8P(i8* %INPUT_BUNDLE_addr_191)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_addr_19_2"/></StgValue>
</operation>

<operation id="4597" st_id="256" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="677">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2197" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:1608  %INPUT_BUNDLE_load_19_2 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_192, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_19_2"/></StgValue>
</operation>

<operation id="4598" st_id="256" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="677">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2204" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:1615  %INPUT_BUNDLE_load_19_3 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_193, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_19_3"/></StgValue>
</operation>

<operation id="4599" st_id="256" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="677">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2212" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:1623  %INPUT_BUNDLE_load_19_4 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_194, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_19_4"/></StgValue>
</operation>

<operation id="4600" st_id="256" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="677">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2219" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:1630  %INPUT_BUNDLE_load_19_5 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_195, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_19_5"/></StgValue>
</operation>

<operation id="4601" st_id="256" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="677">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2227" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:1638  %INPUT_BUNDLE_load_19_6 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_196, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_19_6"/></StgValue>
</operation>

<operation id="4602" st_id="256" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="677">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2235" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:1646  %INPUT_BUNDLE_load_19_7 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_197, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_19_7"/></StgValue>
</operation>

<operation id="4603" st_id="256" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="677">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2250" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:1661  %INPUT_BUNDLE_load_19_8 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_198, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_19_8"/></StgValue>
</operation>

<operation id="4604" st_id="256" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="677">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2287" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader.0.preheader:1698  %i_1_15 = add i10 17, %i_mid2

]]></Node>
<StgValue><ssdm name="i_1_15"/></StgValue>
</operation>
</state>

<state id="257" st_id="257">

<operation id="4605" st_id="257" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="678">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1677" bw="16" op_0_bw="16" op_1_bw="64">
<![CDATA[
.preheader.0.preheader:1088  %tmp_39_s = call fastcc i16 @__hls_fptoui_double_(double %tmp_38_s)

]]></Node>
<StgValue><ssdm name="tmp_39_s"/></StgValue>
</operation>

<operation id="4606" st_id="257" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="678">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1678" bw="2" op_0_bw="2" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.0.preheader:1089  %tmp_178 = call i2 @_ssdm_op_PartSelect.i2.i16.i32.i32(i16 %tmp_39_s, i32 8, i32 9)

]]></Node>
<StgValue><ssdm name="tmp_178"/></StgValue>
</operation>

<operation id="4607" st_id="257" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="678">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1679" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader.0.preheader:1090  %icmp18 = icmp ne i2 %tmp_178, 0

]]></Node>
<StgValue><ssdm name="icmp18"/></StgValue>
</operation>

<operation id="4608" st_id="257" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="678">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1680" bw="8" op_0_bw="16">
<![CDATA[
.preheader.0.preheader:1091  %tmp_179 = trunc i16 %tmp_39_s to i8

]]></Node>
<StgValue><ssdm name="tmp_179"/></StgValue>
</operation>

<operation id="4609" st_id="257" stage="8" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="678">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1776" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.0.preheader:1187  %tmp_38_10 = call double @llvm.sqrt.f64(double %tmp_37_10)

]]></Node>
<StgValue><ssdm name="tmp_38_10"/></StgValue>
</operation>

<operation id="4610" st_id="257" stage="15" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="678">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1876" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.0.preheader:1287  %tmp_38_11 = call double @llvm.sqrt.f64(double %tmp_37_11)

]]></Node>
<StgValue><ssdm name="tmp_38_11"/></StgValue>
</operation>

<operation id="4611" st_id="257" stage="23" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="678">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1976" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.0.preheader:1387  %tmp_38_12 = call double @llvm.sqrt.f64(double %tmp_37_12)

]]></Node>
<StgValue><ssdm name="tmp_38_12"/></StgValue>
</operation>

<operation id="4612" st_id="257" stage="31" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="678">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2076" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.0.preheader:1487  %tmp_38_13 = call double @llvm.sqrt.f64(double %tmp_37_13)

]]></Node>
<StgValue><ssdm name="tmp_38_13"/></StgValue>
</operation>

<operation id="4613" st_id="257" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="678">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2152" bw="9" op_0_bw="9" op_1_bw="8" op_2_bw="1">
<![CDATA[
.preheader.0.preheader:1563  %tmp_26_14 = call i9 @_ssdm_op_BitConcatenate.i9.i8.i1(i8 %INPUT_BUNDLE_addr_19_1, i1 false)

]]></Node>
<StgValue><ssdm name="tmp_26_14"/></StgValue>
</operation>

<operation id="4614" st_id="257" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="678">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2153" bw="11" op_0_bw="9">
<![CDATA[
.preheader.0.preheader:1564  %tmp_26_14_cast = zext i9 %tmp_26_14 to i11

]]></Node>
<StgValue><ssdm name="tmp_26_14_cast"/></StgValue>
</operation>

<operation id="4615" st_id="257" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="678">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2160" bw="9" op_0_bw="9" op_1_bw="8" op_2_bw="1">
<![CDATA[
.preheader.0.preheader:1571  %tmp_30_14 = call i9 @_ssdm_op_BitConcatenate.i9.i8.i1(i8 %INPUT_BUNDLE_addr_19_2, i1 false)

]]></Node>
<StgValue><ssdm name="tmp_30_14"/></StgValue>
</operation>

<operation id="4616" st_id="257" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="678">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2161" bw="11" op_0_bw="9">
<![CDATA[
.preheader.0.preheader:1572  %tmp_30_14_cast = zext i9 %tmp_30_14 to i11

]]></Node>
<StgValue><ssdm name="tmp_30_14_cast"/></StgValue>
</operation>

<operation id="4617" st_id="257" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="678">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2166" bw="11" op_0_bw="10">
<![CDATA[
.preheader.0.preheader:1577  %tmp_31_14_cast = sext i10 %tmp_31_14 to i11

]]></Node>
<StgValue><ssdm name="tmp_31_14_cast"/></StgValue>
</operation>

<operation id="4618" st_id="257" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="678">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2167" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader.0.preheader:1578  %tmp_32_14 = sub i11 %tmp_31_14_cast, %tmp_26_14_cast

]]></Node>
<StgValue><ssdm name="tmp_32_14"/></StgValue>
</operation>

<operation id="4619" st_id="257" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="678">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2168" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader.0.preheader:1579  %convulution_vertical_14 = add i11 %tmp_32_14, %tmp_30_14_cast

]]></Node>
<StgValue><ssdm name="convulution_vertical_14"/></StgValue>
</operation>

<operation id="4620" st_id="257" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="678">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2198" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.0.preheader:1609  %INPUT_BUNDLE_addr_19_3 = call i8 @_ssdm_op_Read.m_axi.i8P(i8* %INPUT_BUNDLE_addr_192)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_addr_19_3"/></StgValue>
</operation>

<operation id="4621" st_id="257" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="678">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2204" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:1615  %INPUT_BUNDLE_load_19_3 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_193, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_19_3"/></StgValue>
</operation>

<operation id="4622" st_id="257" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="678">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2212" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:1623  %INPUT_BUNDLE_load_19_4 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_194, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_19_4"/></StgValue>
</operation>

<operation id="4623" st_id="257" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="678">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2219" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:1630  %INPUT_BUNDLE_load_19_5 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_195, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_19_5"/></StgValue>
</operation>

<operation id="4624" st_id="257" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="678">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2227" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:1638  %INPUT_BUNDLE_load_19_6 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_196, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_19_6"/></StgValue>
</operation>

<operation id="4625" st_id="257" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="678">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2235" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:1646  %INPUT_BUNDLE_load_19_7 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_197, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_19_7"/></StgValue>
</operation>

<operation id="4626" st_id="257" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="678">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2250" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:1661  %INPUT_BUNDLE_load_19_8 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_198, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_19_8"/></StgValue>
</operation>

<operation id="4627" st_id="257" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="678">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2258" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:1669  %INPUT_BUNDLE_load_19_9 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_199, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_19_9"/></StgValue>
</operation>

<operation id="4628" st_id="257" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="678">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2290" bw="20" op_0_bw="20" op_1_bw="10" op_2_bw="10">
<![CDATA[
.preheader.0.preheader:1701  %tmp_56 = call i20 @_ssdm_op_BitConcatenate.i20.i10.i10(i10 %j_mid2, i10 %i_1_15)

]]></Node>
<StgValue><ssdm name="tmp_56"/></StgValue>
</operation>

<operation id="4629" st_id="257" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="678">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2291" bw="32" op_0_bw="20">
<![CDATA[
.preheader.0.preheader:1702  %tmp_6_16 = zext i20 %tmp_56 to i32

]]></Node>
<StgValue><ssdm name="tmp_6_16"/></StgValue>
</operation>

<operation id="4630" st_id="257" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="678">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2292" bw="21" op_0_bw="20">
<![CDATA[
.preheader.0.preheader:1703  %tmp_6_16_cast = zext i20 %tmp_56 to i21

]]></Node>
<StgValue><ssdm name="tmp_6_16_cast"/></StgValue>
</operation>

<operation id="4631" st_id="257" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="678">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2293" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
.preheader.0.preheader:1704  %sum2_16 = add i21 -1025, %tmp_6_16_cast

]]></Node>
<StgValue><ssdm name="sum2_16"/></StgValue>
</operation>

<operation id="4632" st_id="257" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="678">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2294" bw="32" op_0_bw="21">
<![CDATA[
.preheader.0.preheader:1705  %sum2_16_cast = sext i21 %sum2_16 to i32

]]></Node>
<StgValue><ssdm name="sum2_16_cast"/></StgValue>
</operation>

<operation id="4633" st_id="257" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="678">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2295" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.0.preheader:1706  %input2_sum200 = add i32 %sum2_16_cast, %input1006_phi

]]></Node>
<StgValue><ssdm name="input2_sum200"/></StgValue>
</operation>

<operation id="4634" st_id="257" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="678">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2296" bw="8" op_0_bw="8" op_1_bw="32">
<![CDATA[
.preheader.0.preheader:1707  %INPUT_BUNDLE_addr_200 = getelementptr i8* %INPUT_BUNDLE, i32 %input2_sum200

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_addr_200"/></StgValue>
</operation>

<operation id="4635" st_id="257" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="678">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2382" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.0.preheader:1793  %output4_sum25 = add i32 %tmp_6_16, %output1007_phi

]]></Node>
<StgValue><ssdm name="output4_sum25"/></StgValue>
</operation>

<operation id="4636" st_id="257" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="678">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2383" bw="8" op_0_bw="8" op_1_bw="32">
<![CDATA[
.preheader.0.preheader:1794  %OUTPUT_BUNDLE_addr_25 = getelementptr i8* %OUTPUT_BUNDLE, i32 %output4_sum25

]]></Node>
<StgValue><ssdm name="OUTPUT_BUNDLE_addr_25"/></StgValue>
</operation>
</state>

<state id="258" st_id="258">

<operation id="4637" st_id="258" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="679">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1681" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader.0.preheader:1092  %tmp_42_s = select i1 %icmp18, i8 -1, i8 %tmp_179

]]></Node>
<StgValue><ssdm name="tmp_42_s"/></StgValue>
</operation>

<operation id="4638" st_id="258" stage="7" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="679">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1776" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.0.preheader:1187  %tmp_38_10 = call double @llvm.sqrt.f64(double %tmp_37_10)

]]></Node>
<StgValue><ssdm name="tmp_38_10"/></StgValue>
</operation>

<operation id="4639" st_id="258" stage="14" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="679">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1876" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.0.preheader:1287  %tmp_38_11 = call double @llvm.sqrt.f64(double %tmp_37_11)

]]></Node>
<StgValue><ssdm name="tmp_38_11"/></StgValue>
</operation>

<operation id="4640" st_id="258" stage="22" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="679">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1976" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.0.preheader:1387  %tmp_38_12 = call double @llvm.sqrt.f64(double %tmp_37_12)

]]></Node>
<StgValue><ssdm name="tmp_38_12"/></StgValue>
</operation>

<operation id="4641" st_id="258" stage="30" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="679">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2076" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.0.preheader:1487  %tmp_38_13 = call double @llvm.sqrt.f64(double %tmp_37_13)

]]></Node>
<StgValue><ssdm name="tmp_38_13"/></StgValue>
</operation>

<operation id="4642" st_id="258" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="679">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2171" bw="20" op_0_bw="11">
<![CDATA[
.preheader.0.preheader:1582  %tmp_35_14 = sext i11 %convulution_vertical_14 to i20

]]></Node>
<StgValue><ssdm name="tmp_35_14"/></StgValue>
</operation>

<operation id="4643" st_id="258" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="679">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2172" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.preheader.0.preheader:1583  %tmp_36_14 = mul i20 %tmp_35_14, %tmp_35_14

]]></Node>
<StgValue><ssdm name="tmp_36_14"/></StgValue>
</operation>

<operation id="4644" st_id="258" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="679">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2205" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.0.preheader:1616  %INPUT_BUNDLE_addr_19_4 = call i8 @_ssdm_op_Read.m_axi.i8P(i8* %INPUT_BUNDLE_addr_193)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_addr_19_4"/></StgValue>
</operation>

<operation id="4645" st_id="258" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="679">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2212" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:1623  %INPUT_BUNDLE_load_19_4 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_194, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_19_4"/></StgValue>
</operation>

<operation id="4646" st_id="258" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="679">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2219" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:1630  %INPUT_BUNDLE_load_19_5 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_195, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_19_5"/></StgValue>
</operation>

<operation id="4647" st_id="258" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="679">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2227" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:1638  %INPUT_BUNDLE_load_19_6 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_196, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_19_6"/></StgValue>
</operation>

<operation id="4648" st_id="258" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="679">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2235" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:1646  %INPUT_BUNDLE_load_19_7 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_197, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_19_7"/></StgValue>
</operation>

<operation id="4649" st_id="258" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="679">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2250" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:1661  %INPUT_BUNDLE_load_19_8 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_198, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_19_8"/></StgValue>
</operation>

<operation id="4650" st_id="258" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="679">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2258" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:1669  %INPUT_BUNDLE_load_19_9 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_199, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_19_9"/></StgValue>
</operation>

<operation id="4651" st_id="258" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="679">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2289" bw="20" op_0_bw="10">
<![CDATA[
.preheader.0.preheader:1700  %tmp_3_16_cast = zext i10 %i_1_15 to i20

]]></Node>
<StgValue><ssdm name="tmp_3_16_cast"/></StgValue>
</operation>

<operation id="4652" st_id="258" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="679">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2297" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:1708  %INPUT_BUNDLE_load_20 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_200, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_20"/></StgValue>
</operation>

<operation id="4653" st_id="258" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="679">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2300" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.preheader.0.preheader:1711  %sum4_16 = add i20 %tmp_9_mid2, %tmp_3_16_cast

]]></Node>
<StgValue><ssdm name="sum4_16"/></StgValue>
</operation>

<operation id="4654" st_id="258" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="679">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2301" bw="32" op_0_bw="20">
<![CDATA[
.preheader.0.preheader:1712  %sum4_16_cast = zext i20 %sum4_16 to i32

]]></Node>
<StgValue><ssdm name="sum4_16_cast"/></StgValue>
</operation>

<operation id="4655" st_id="258" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="679">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2302" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.0.preheader:1713  %input2_sum201 = add i32 %sum4_16_cast, %input1006_phi

]]></Node>
<StgValue><ssdm name="input2_sum201"/></StgValue>
</operation>

<operation id="4656" st_id="258" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="679">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2303" bw="8" op_0_bw="8" op_1_bw="32">
<![CDATA[
.preheader.0.preheader:1714  %INPUT_BUNDLE_addr_201 = getelementptr i8* %INPUT_BUNDLE, i32 %input2_sum201

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_addr_201"/></StgValue>
</operation>
</state>

<state id="259" st_id="259">

<operation id="4657" st_id="259" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="680">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1685" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8" op_3_bw="1">
<![CDATA[
.preheader.0.preheader:1096  call void @_ssdm_op_Write.m_axi.i8P(i8* %OUTPUT_BUNDLE_addr_18, i8 %tmp_42_s, i1 true)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4658" st_id="259" stage="6" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="680">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1776" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.0.preheader:1187  %tmp_38_10 = call double @llvm.sqrt.f64(double %tmp_37_10)

]]></Node>
<StgValue><ssdm name="tmp_38_10"/></StgValue>
</operation>

<operation id="4659" st_id="259" stage="13" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="680">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1876" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.0.preheader:1287  %tmp_38_11 = call double @llvm.sqrt.f64(double %tmp_37_11)

]]></Node>
<StgValue><ssdm name="tmp_38_11"/></StgValue>
</operation>

<operation id="4660" st_id="259" stage="21" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="680">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1976" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.0.preheader:1387  %tmp_38_12 = call double @llvm.sqrt.f64(double %tmp_37_12)

]]></Node>
<StgValue><ssdm name="tmp_38_12"/></StgValue>
</operation>

<operation id="4661" st_id="259" stage="29" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="680">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2076" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.0.preheader:1487  %tmp_38_13 = call double @llvm.sqrt.f64(double %tmp_37_13)

]]></Node>
<StgValue><ssdm name="tmp_38_13"/></StgValue>
</operation>

<operation id="4662" st_id="259" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="680">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2169" bw="20" op_0_bw="11">
<![CDATA[
.preheader.0.preheader:1580  %tmp_33_14 = sext i11 %convulution_horizont_23 to i20

]]></Node>
<StgValue><ssdm name="tmp_33_14"/></StgValue>
</operation>

<operation id="4663" st_id="259" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="680">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2170" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.preheader.0.preheader:1581  %tmp_34_14 = mul i20 %tmp_33_14, %tmp_33_14

]]></Node>
<StgValue><ssdm name="tmp_34_14"/></StgValue>
</operation>

<operation id="4664" st_id="259" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="680">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2173" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.preheader.0.preheader:1584  %p_14 = add i20 %tmp_36_14, %tmp_34_14

]]></Node>
<StgValue><ssdm name="p_14"/></StgValue>
</operation>

<operation id="4665" st_id="259" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="680">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2213" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.0.preheader:1624  %INPUT_BUNDLE_addr_19_5 = call i8 @_ssdm_op_Read.m_axi.i8P(i8* %INPUT_BUNDLE_addr_194)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_addr_19_5"/></StgValue>
</operation>

<operation id="4666" st_id="259" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="680">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2219" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:1630  %INPUT_BUNDLE_load_19_5 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_195, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_19_5"/></StgValue>
</operation>

<operation id="4667" st_id="259" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="680">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2227" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:1638  %INPUT_BUNDLE_load_19_6 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_196, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_19_6"/></StgValue>
</operation>

<operation id="4668" st_id="259" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="680">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2235" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:1646  %INPUT_BUNDLE_load_19_7 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_197, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_19_7"/></StgValue>
</operation>

<operation id="4669" st_id="259" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="680">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2250" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:1661  %INPUT_BUNDLE_load_19_8 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_198, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_19_8"/></StgValue>
</operation>

<operation id="4670" st_id="259" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="680">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2258" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:1669  %INPUT_BUNDLE_load_19_9 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_199, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_19_9"/></StgValue>
</operation>

<operation id="4671" st_id="259" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="680">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2297" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:1708  %INPUT_BUNDLE_load_20 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_200, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_20"/></StgValue>
</operation>

<operation id="4672" st_id="259" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="680">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2304" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:1715  %INPUT_BUNDLE_load_20_1 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_201, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_20_1"/></StgValue>
</operation>

<operation id="4673" st_id="259" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="680">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2308" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
.preheader.0.preheader:1719  %sum6_16 = add i21 1023, %tmp_6_16_cast

]]></Node>
<StgValue><ssdm name="sum6_16"/></StgValue>
</operation>

<operation id="4674" st_id="259" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="680">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2309" bw="32" op_0_bw="21">
<![CDATA[
.preheader.0.preheader:1720  %sum6_16_cast = zext i21 %sum6_16 to i32

]]></Node>
<StgValue><ssdm name="sum6_16_cast"/></StgValue>
</operation>

<operation id="4675" st_id="259" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="680">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2310" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.0.preheader:1721  %input2_sum202 = add i32 %sum6_16_cast, %input1006_phi

]]></Node>
<StgValue><ssdm name="input2_sum202"/></StgValue>
</operation>

<operation id="4676" st_id="259" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="680">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2311" bw="8" op_0_bw="8" op_1_bw="32">
<![CDATA[
.preheader.0.preheader:1722  %INPUT_BUNDLE_addr_202 = getelementptr i8* %INPUT_BUNDLE, i32 %input2_sum202

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_addr_202"/></StgValue>
</operation>

<operation id="4677" st_id="259" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="680">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2315" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
.preheader.0.preheader:1726  %sum8_16 = add i21 -1023, %tmp_6_16_cast

]]></Node>
<StgValue><ssdm name="sum8_16"/></StgValue>
</operation>

<operation id="4678" st_id="259" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="680">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2316" bw="32" op_0_bw="21">
<![CDATA[
.preheader.0.preheader:1727  %sum8_16_cast = sext i21 %sum8_16 to i32

]]></Node>
<StgValue><ssdm name="sum8_16_cast"/></StgValue>
</operation>

<operation id="4679" st_id="259" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="680">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2317" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.0.preheader:1728  %input2_sum203 = add i32 %sum8_16_cast, %input1006_phi

]]></Node>
<StgValue><ssdm name="input2_sum203"/></StgValue>
</operation>

<operation id="4680" st_id="259" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="680">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2318" bw="8" op_0_bw="8" op_1_bw="32">
<![CDATA[
.preheader.0.preheader:1729  %INPUT_BUNDLE_addr_203 = getelementptr i8* %INPUT_BUNDLE, i32 %input2_sum203

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_addr_203"/></StgValue>
</operation>

<operation id="4681" st_id="259" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="680">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2331" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
.preheader.0.preheader:1742  %sum12_16 = add i21 1025, %tmp_6_16_cast

]]></Node>
<StgValue><ssdm name="sum12_16"/></StgValue>
</operation>

<operation id="4682" st_id="259" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="680">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2332" bw="32" op_0_bw="21">
<![CDATA[
.preheader.0.preheader:1743  %sum12_16_cast = zext i21 %sum12_16 to i32

]]></Node>
<StgValue><ssdm name="sum12_16_cast"/></StgValue>
</operation>

<operation id="4683" st_id="259" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="680">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2333" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.0.preheader:1744  %input2_sum205 = add i32 %sum12_16_cast, %input1006_phi

]]></Node>
<StgValue><ssdm name="input2_sum205"/></StgValue>
</operation>

<operation id="4684" st_id="259" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="680">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2334" bw="8" op_0_bw="8" op_1_bw="32">
<![CDATA[
.preheader.0.preheader:1745  %INPUT_BUNDLE_addr_205 = getelementptr i8* %INPUT_BUNDLE, i32 %input2_sum205

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_addr_205"/></StgValue>
</operation>
</state>

<state id="260" st_id="260">

<operation id="4685" st_id="260" stage="5" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="681">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1686" bw="1" op_0_bw="1" op_1_bw="8">
<![CDATA[
.preheader.0.preheader:1097  %OUTPUT_BUNDLE_addr_1_18 = call i1 @_ssdm_op_WriteResp.m_axi.i8P(i8* %OUTPUT_BUNDLE_addr_18)

]]></Node>
<StgValue><ssdm name="OUTPUT_BUNDLE_addr_1_18"/></StgValue>
</operation>

<operation id="4686" st_id="260" stage="5" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="681">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1776" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.0.preheader:1187  %tmp_38_10 = call double @llvm.sqrt.f64(double %tmp_37_10)

]]></Node>
<StgValue><ssdm name="tmp_38_10"/></StgValue>
</operation>

<operation id="4687" st_id="260" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="681">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1784" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:1195  %OUTPUT_BUNDLE_addr_1_19 = call i1 @_ssdm_op_WriteReq.m_axi.i8P(i8* %OUTPUT_BUNDLE_addr_19, i32 1)

]]></Node>
<StgValue><ssdm name="OUTPUT_BUNDLE_addr_1_19"/></StgValue>
</operation>

<operation id="4688" st_id="260" stage="12" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="681">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1876" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.0.preheader:1287  %tmp_38_11 = call double @llvm.sqrt.f64(double %tmp_37_11)

]]></Node>
<StgValue><ssdm name="tmp_38_11"/></StgValue>
</operation>

<operation id="4689" st_id="260" stage="20" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="681">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1976" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.0.preheader:1387  %tmp_38_12 = call double @llvm.sqrt.f64(double %tmp_37_12)

]]></Node>
<StgValue><ssdm name="tmp_38_12"/></StgValue>
</operation>

<operation id="4690" st_id="260" stage="28" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="681">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2076" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.0.preheader:1487  %tmp_38_13 = call double @llvm.sqrt.f64(double %tmp_37_13)

]]></Node>
<StgValue><ssdm name="tmp_38_13"/></StgValue>
</operation>

<operation id="4691" st_id="260" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="681">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2174" bw="32" op_0_bw="20">
<![CDATA[
.preheader.0.preheader:1585  %tmp_37_46 = zext i20 %p_14 to i32

]]></Node>
<StgValue><ssdm name="tmp_37_46"/></StgValue>
</operation>

<operation id="4692" st_id="260" stage="6" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="681">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2175" bw="64" op_0_bw="32">
<![CDATA[
.preheader.0.preheader:1586  %tmp_37_14 = uitofp i32 %tmp_37_46 to double

]]></Node>
<StgValue><ssdm name="tmp_37_14"/></StgValue>
</operation>

<operation id="4693" st_id="260" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="681">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2199" bw="9" op_0_bw="8">
<![CDATA[
.preheader.0.preheader:1610  %tmp_8_15_cast = zext i8 %INPUT_BUNDLE_addr_19_3 to i9

]]></Node>
<StgValue><ssdm name="tmp_8_15_cast"/></StgValue>
</operation>

<operation id="4694" st_id="260" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="681">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2206" bw="9" op_0_bw="9" op_1_bw="8" op_2_bw="1">
<![CDATA[
.preheader.0.preheader:1617  %tmp_10_15 = call i9 @_ssdm_op_BitConcatenate.i9.i8.i1(i8 %INPUT_BUNDLE_addr_19_4, i1 false)

]]></Node>
<StgValue><ssdm name="tmp_10_15"/></StgValue>
</operation>

<operation id="4695" st_id="260" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="681">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2207" bw="10" op_0_bw="9">
<![CDATA[
.preheader.0.preheader:1618  %tmp_10_15_cast = zext i9 %tmp_10_15 to i10

]]></Node>
<StgValue><ssdm name="tmp_10_15_cast"/></StgValue>
</operation>

<operation id="4696" st_id="260" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="681">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2214" bw="9" op_0_bw="8">
<![CDATA[
.preheader.0.preheader:1625  %tmp_12_15_cast = zext i8 %INPUT_BUNDLE_addr_19_5 to i9

]]></Node>
<StgValue><ssdm name="tmp_12_15_cast"/></StgValue>
</operation>

<operation id="4697" st_id="260" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="681">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2220" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.0.preheader:1631  %INPUT_BUNDLE_addr_19_6 = call i8 @_ssdm_op_Read.m_axi.i8P(i8* %INPUT_BUNDLE_addr_195)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_addr_19_6"/></StgValue>
</operation>

<operation id="4698" st_id="260" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="681">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2227" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:1638  %INPUT_BUNDLE_load_19_6 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_196, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_19_6"/></StgValue>
</operation>

<operation id="4699" st_id="260" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="681">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2235" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:1646  %INPUT_BUNDLE_load_19_7 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_197, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_19_7"/></StgValue>
</operation>

<operation id="4700" st_id="260" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="681">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2238" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader.0.preheader:1649  %tmp33 = add i9 %tmp_8_15_cast, %tmp_12_15_cast

]]></Node>
<StgValue><ssdm name="tmp33"/></StgValue>
</operation>

<operation id="4701" st_id="260" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="681">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2239" bw="10" op_0_bw="9">
<![CDATA[
.preheader.0.preheader:1650  %tmp33_cast = zext i9 %tmp33 to i10

]]></Node>
<StgValue><ssdm name="tmp33_cast"/></StgValue>
</operation>

<operation id="4702" st_id="260" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="681">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2240" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader.0.preheader:1651  %sum1_15 = add i10 %tmp33_cast, %tmp_10_15_cast

]]></Node>
<StgValue><ssdm name="sum1_15"/></StgValue>
</operation>

<operation id="4703" st_id="260" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="681">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2250" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:1661  %INPUT_BUNDLE_load_19_8 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_198, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_19_8"/></StgValue>
</operation>

<operation id="4704" st_id="260" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="681">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2258" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:1669  %INPUT_BUNDLE_load_19_9 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_199, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_19_9"/></StgValue>
</operation>

<operation id="4705" st_id="260" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="681">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2262" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader.0.preheader:1673  %sum5_neg_15 = sub i9 %tmp_8_15_cast, %tmp_12_15_cast

]]></Node>
<StgValue><ssdm name="sum5_neg_15"/></StgValue>
</operation>

<operation id="4706" st_id="260" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="681">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2297" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:1708  %INPUT_BUNDLE_load_20 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_200, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_20"/></StgValue>
</operation>

<operation id="4707" st_id="260" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="681">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2304" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:1715  %INPUT_BUNDLE_load_20_1 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_201, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_20_1"/></StgValue>
</operation>

<operation id="4708" st_id="260" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="681">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2312" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:1723  %INPUT_BUNDLE_load_20_2 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_202, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_20_2"/></StgValue>
</operation>
</state>

<state id="261" st_id="261">

<operation id="4709" st_id="261" stage="4" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="682">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1686" bw="1" op_0_bw="1" op_1_bw="8">
<![CDATA[
.preheader.0.preheader:1097  %OUTPUT_BUNDLE_addr_1_18 = call i1 @_ssdm_op_WriteResp.m_axi.i8P(i8* %OUTPUT_BUNDLE_addr_18)

]]></Node>
<StgValue><ssdm name="OUTPUT_BUNDLE_addr_1_18"/></StgValue>
</operation>

<operation id="4710" st_id="261" stage="4" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="682">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1776" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.0.preheader:1187  %tmp_38_10 = call double @llvm.sqrt.f64(double %tmp_37_10)

]]></Node>
<StgValue><ssdm name="tmp_38_10"/></StgValue>
</operation>

<operation id="4711" st_id="261" stage="11" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="682">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1876" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.0.preheader:1287  %tmp_38_11 = call double @llvm.sqrt.f64(double %tmp_37_11)

]]></Node>
<StgValue><ssdm name="tmp_38_11"/></StgValue>
</operation>

<operation id="4712" st_id="261" stage="19" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="682">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1976" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.0.preheader:1387  %tmp_38_12 = call double @llvm.sqrt.f64(double %tmp_37_12)

]]></Node>
<StgValue><ssdm name="tmp_38_12"/></StgValue>
</operation>

<operation id="4713" st_id="261" stage="27" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="682">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2076" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.0.preheader:1487  %tmp_38_13 = call double @llvm.sqrt.f64(double %tmp_37_13)

]]></Node>
<StgValue><ssdm name="tmp_38_13"/></StgValue>
</operation>

<operation id="4714" st_id="261" stage="5" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="682">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2175" bw="64" op_0_bw="32">
<![CDATA[
.preheader.0.preheader:1586  %tmp_37_14 = uitofp i32 %tmp_37_46 to double

]]></Node>
<StgValue><ssdm name="tmp_37_14"/></StgValue>
</operation>

<operation id="4715" st_id="261" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="682">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2228" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.0.preheader:1639  %INPUT_BUNDLE_addr_19_7 = call i8 @_ssdm_op_Read.m_axi.i8P(i8* %INPUT_BUNDLE_addr_196)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_addr_19_7"/></StgValue>
</operation>

<operation id="4716" st_id="261" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="682">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2235" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:1646  %INPUT_BUNDLE_load_19_7 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_197, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_19_7"/></StgValue>
</operation>

<operation id="4717" st_id="261" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="682">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2250" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:1661  %INPUT_BUNDLE_load_19_8 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_198, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_19_8"/></StgValue>
</operation>

<operation id="4718" st_id="261" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="682">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2258" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:1669  %INPUT_BUNDLE_load_19_9 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_199, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_19_9"/></StgValue>
</operation>

<operation id="4719" st_id="261" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="682">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2288" bw="21" op_0_bw="10">
<![CDATA[
.preheader.0.preheader:1699  %tmp_3_16_cast1 = zext i10 %i_1_15 to i21

]]></Node>
<StgValue><ssdm name="tmp_3_16_cast1"/></StgValue>
</operation>

<operation id="4720" st_id="261" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="682">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2297" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:1708  %INPUT_BUNDLE_load_20 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_200, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_20"/></StgValue>
</operation>

<operation id="4721" st_id="261" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="682">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2304" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:1715  %INPUT_BUNDLE_load_20_1 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_201, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_20_1"/></StgValue>
</operation>

<operation id="4722" st_id="261" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="682">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2312" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:1723  %INPUT_BUNDLE_load_20_2 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_202, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_20_2"/></StgValue>
</operation>

<operation id="4723" st_id="261" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="682">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2319" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:1730  %INPUT_BUNDLE_load_20_3 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_203, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_20_3"/></StgValue>
</operation>

<operation id="4724" st_id="261" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="682">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2323" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
.preheader.0.preheader:1734  %sum10_16 = add i21 %tmp_15_cast_mid2_cas, %tmp_3_16_cast1

]]></Node>
<StgValue><ssdm name="sum10_16"/></StgValue>
</operation>

<operation id="4725" st_id="261" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="682">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2324" bw="32" op_0_bw="21">
<![CDATA[
.preheader.0.preheader:1735  %sum10_16_cast = zext i21 %sum10_16 to i32

]]></Node>
<StgValue><ssdm name="sum10_16_cast"/></StgValue>
</operation>

<operation id="4726" st_id="261" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="682">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2325" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.0.preheader:1736  %input2_sum204 = add i32 %sum10_16_cast, %input1006_phi

]]></Node>
<StgValue><ssdm name="input2_sum204"/></StgValue>
</operation>

<operation id="4727" st_id="261" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="682">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2326" bw="8" op_0_bw="8" op_1_bw="32">
<![CDATA[
.preheader.0.preheader:1737  %INPUT_BUNDLE_addr_204 = getelementptr i8* %INPUT_BUNDLE, i32 %input2_sum204

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_addr_204"/></StgValue>
</operation>
</state>

<state id="262" st_id="262">

<operation id="4728" st_id="262" stage="3" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="683">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1686" bw="1" op_0_bw="1" op_1_bw="8">
<![CDATA[
.preheader.0.preheader:1097  %OUTPUT_BUNDLE_addr_1_18 = call i1 @_ssdm_op_WriteResp.m_axi.i8P(i8* %OUTPUT_BUNDLE_addr_18)

]]></Node>
<StgValue><ssdm name="OUTPUT_BUNDLE_addr_1_18"/></StgValue>
</operation>

<operation id="4729" st_id="262" stage="3" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="683">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1776" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.0.preheader:1187  %tmp_38_10 = call double @llvm.sqrt.f64(double %tmp_37_10)

]]></Node>
<StgValue><ssdm name="tmp_38_10"/></StgValue>
</operation>

<operation id="4730" st_id="262" stage="10" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="683">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1876" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.0.preheader:1287  %tmp_38_11 = call double @llvm.sqrt.f64(double %tmp_37_11)

]]></Node>
<StgValue><ssdm name="tmp_38_11"/></StgValue>
</operation>

<operation id="4731" st_id="262" stage="18" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="683">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1976" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.0.preheader:1387  %tmp_38_12 = call double @llvm.sqrt.f64(double %tmp_37_12)

]]></Node>
<StgValue><ssdm name="tmp_38_12"/></StgValue>
</operation>

<operation id="4732" st_id="262" stage="26" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="683">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2076" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.0.preheader:1487  %tmp_38_13 = call double @llvm.sqrt.f64(double %tmp_37_13)

]]></Node>
<StgValue><ssdm name="tmp_38_13"/></StgValue>
</operation>

<operation id="4733" st_id="262" stage="4" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="683">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2175" bw="64" op_0_bw="32">
<![CDATA[
.preheader.0.preheader:1586  %tmp_37_14 = uitofp i32 %tmp_37_46 to double

]]></Node>
<StgValue><ssdm name="tmp_37_14"/></StgValue>
</operation>

<operation id="4734" st_id="262" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="683">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2236" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.0.preheader:1647  %INPUT_BUNDLE_addr_19_8 = call i8 @_ssdm_op_Read.m_axi.i8P(i8* %INPUT_BUNDLE_addr_197)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_addr_19_8"/></StgValue>
</operation>

<operation id="4735" st_id="262" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="683">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2250" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:1661  %INPUT_BUNDLE_load_19_8 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_198, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_19_8"/></StgValue>
</operation>

<operation id="4736" st_id="262" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="683">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2258" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:1669  %INPUT_BUNDLE_load_19_9 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_199, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_19_9"/></StgValue>
</operation>

<operation id="4737" st_id="262" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="683">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2297" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:1708  %INPUT_BUNDLE_load_20 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_200, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_20"/></StgValue>
</operation>

<operation id="4738" st_id="262" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="683">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2304" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:1715  %INPUT_BUNDLE_load_20_1 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_201, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_20_1"/></StgValue>
</operation>

<operation id="4739" st_id="262" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="683">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2312" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:1723  %INPUT_BUNDLE_load_20_2 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_202, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_20_2"/></StgValue>
</operation>

<operation id="4740" st_id="262" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="683">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2319" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:1730  %INPUT_BUNDLE_load_20_3 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_203, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_20_3"/></StgValue>
</operation>

<operation id="4741" st_id="262" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="683">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2327" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:1738  %INPUT_BUNDLE_load_20_4 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_204, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_20_4"/></StgValue>
</operation>
</state>

<state id="263" st_id="263">

<operation id="4742" st_id="263" stage="2" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="684">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1686" bw="1" op_0_bw="1" op_1_bw="8">
<![CDATA[
.preheader.0.preheader:1097  %OUTPUT_BUNDLE_addr_1_18 = call i1 @_ssdm_op_WriteResp.m_axi.i8P(i8* %OUTPUT_BUNDLE_addr_18)

]]></Node>
<StgValue><ssdm name="OUTPUT_BUNDLE_addr_1_18"/></StgValue>
</operation>

<operation id="4743" st_id="263" stage="2" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="684">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1776" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.0.preheader:1187  %tmp_38_10 = call double @llvm.sqrt.f64(double %tmp_37_10)

]]></Node>
<StgValue><ssdm name="tmp_38_10"/></StgValue>
</operation>

<operation id="4744" st_id="263" stage="9" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="684">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1876" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.0.preheader:1287  %tmp_38_11 = call double @llvm.sqrt.f64(double %tmp_37_11)

]]></Node>
<StgValue><ssdm name="tmp_38_11"/></StgValue>
</operation>

<operation id="4745" st_id="263" stage="17" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="684">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1976" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.0.preheader:1387  %tmp_38_12 = call double @llvm.sqrt.f64(double %tmp_37_12)

]]></Node>
<StgValue><ssdm name="tmp_38_12"/></StgValue>
</operation>

<operation id="4746" st_id="263" stage="25" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="684">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2076" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.0.preheader:1487  %tmp_38_13 = call double @llvm.sqrt.f64(double %tmp_37_13)

]]></Node>
<StgValue><ssdm name="tmp_38_13"/></StgValue>
</operation>

<operation id="4747" st_id="263" stage="3" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="684">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2175" bw="64" op_0_bw="32">
<![CDATA[
.preheader.0.preheader:1586  %tmp_37_14 = uitofp i32 %tmp_37_46 to double

]]></Node>
<StgValue><ssdm name="tmp_37_14"/></StgValue>
</operation>

<operation id="4748" st_id="263" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="684">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2221" bw="11" op_0_bw="8">
<![CDATA[
.preheader.0.preheader:1632  %tmp_14_15 = zext i8 %INPUT_BUNDLE_addr_19_6 to i11

]]></Node>
<StgValue><ssdm name="tmp_14_15"/></StgValue>
</operation>

<operation id="4749" st_id="263" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="684">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2222" bw="10" op_0_bw="8">
<![CDATA[
.preheader.0.preheader:1633  %tmp_14_15_cast = zext i8 %INPUT_BUNDLE_addr_19_6 to i10

]]></Node>
<StgValue><ssdm name="tmp_14_15_cast"/></StgValue>
</operation>

<operation id="4750" st_id="263" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="684">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2229" bw="9" op_0_bw="9" op_1_bw="8" op_2_bw="1">
<![CDATA[
.preheader.0.preheader:1640  %tmp_18_15 = call i9 @_ssdm_op_BitConcatenate.i9.i8.i1(i8 %INPUT_BUNDLE_addr_19_7, i1 false)

]]></Node>
<StgValue><ssdm name="tmp_18_15"/></StgValue>
</operation>

<operation id="4751" st_id="263" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="684">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2230" bw="10" op_0_bw="9">
<![CDATA[
.preheader.0.preheader:1641  %tmp_18_15_cast = zext i9 %tmp_18_15 to i10

]]></Node>
<StgValue><ssdm name="tmp_18_15_cast"/></StgValue>
</operation>

<operation id="4752" st_id="263" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="684">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2237" bw="10" op_0_bw="8">
<![CDATA[
.preheader.0.preheader:1648  %tmp_20_15_cast = zext i8 %INPUT_BUNDLE_addr_19_8 to i10

]]></Node>
<StgValue><ssdm name="tmp_20_15_cast"/></StgValue>
</operation>

<operation id="4753" st_id="263" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="684">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2241" bw="11" op_0_bw="10">
<![CDATA[
.preheader.0.preheader:1652  %sum1_15_cast = zext i10 %sum1_15 to i11

]]></Node>
<StgValue><ssdm name="sum1_15_cast"/></StgValue>
</operation>

<operation id="4754" st_id="263" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="684">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2242" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader.0.preheader:1653  %tmp_21_15 = sub i11 %tmp_14_15, %sum1_15_cast

]]></Node>
<StgValue><ssdm name="tmp_21_15"/></StgValue>
</operation>

<operation id="4755" st_id="263" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="684">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2243" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader.0.preheader:1654  %tmp34 = add i10 %tmp_18_15_cast, %tmp_20_15_cast

]]></Node>
<StgValue><ssdm name="tmp34"/></StgValue>
</operation>

<operation id="4756" st_id="263" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="684">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2244" bw="11" op_0_bw="10">
<![CDATA[
.preheader.0.preheader:1655  %tmp34_cast = zext i10 %tmp34 to i11

]]></Node>
<StgValue><ssdm name="tmp34_cast"/></StgValue>
</operation>

<operation id="4757" st_id="263" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="684">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2245" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader.0.preheader:1656  %convulution_horizont_24 = add i11 %tmp34_cast, %tmp_21_15

]]></Node>
<StgValue><ssdm name="convulution_horizont_24"/></StgValue>
</operation>

<operation id="4758" st_id="263" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="684">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2251" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.0.preheader:1662  %INPUT_BUNDLE_addr_19_9 = call i8 @_ssdm_op_Read.m_axi.i8P(i8* %INPUT_BUNDLE_addr_198)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_addr_19_9"/></StgValue>
</operation>

<operation id="4759" st_id="263" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="684">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2258" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:1669  %INPUT_BUNDLE_load_19_9 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_199, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_19_9"/></StgValue>
</operation>

<operation id="4760" st_id="263" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="684">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2263" bw="10" op_0_bw="9">
<![CDATA[
.preheader.0.preheader:1674  %sum5_neg_15_cast = sext i9 %sum5_neg_15 to i10

]]></Node>
<StgValue><ssdm name="sum5_neg_15_cast"/></StgValue>
</operation>

<operation id="4761" st_id="263" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="684">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2264" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader.0.preheader:1675  %sum6_neg_15 = add i10 %sum5_neg_15_cast, %tmp_14_15_cast

]]></Node>
<StgValue><ssdm name="sum6_neg_15"/></StgValue>
</operation>

<operation id="4762" st_id="263" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="684">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2265" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader.0.preheader:1676  %tmp_31_15 = sub i10 %sum6_neg_15, %tmp_20_15_cast

]]></Node>
<StgValue><ssdm name="tmp_31_15"/></StgValue>
</operation>

<operation id="4763" st_id="263" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="684">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2297" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:1708  %INPUT_BUNDLE_load_20 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_200, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_20"/></StgValue>
</operation>

<operation id="4764" st_id="263" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="684">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2304" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:1715  %INPUT_BUNDLE_load_20_1 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_201, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_20_1"/></StgValue>
</operation>

<operation id="4765" st_id="263" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="684">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2312" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:1723  %INPUT_BUNDLE_load_20_2 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_202, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_20_2"/></StgValue>
</operation>

<operation id="4766" st_id="263" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="684">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2319" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:1730  %INPUT_BUNDLE_load_20_3 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_203, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_20_3"/></StgValue>
</operation>

<operation id="4767" st_id="263" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="684">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2327" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:1738  %INPUT_BUNDLE_load_20_4 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_204, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_20_4"/></StgValue>
</operation>

<operation id="4768" st_id="263" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="684">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2335" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:1746  %INPUT_BUNDLE_load_20_5 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_205, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_20_5"/></StgValue>
</operation>

<operation id="4769" st_id="263" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="684">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2346" bw="20" op_0_bw="20" op_1_bw="10" op_2_bw="10">
<![CDATA[
.preheader.0.preheader:1757  %tmp_89 = call i20 @_ssdm_op_BitConcatenate.i20.i10.i10(i10 %tmp_11_mid2, i10 %i_1_15)

]]></Node>
<StgValue><ssdm name="tmp_89"/></StgValue>
</operation>

<operation id="4770" st_id="263" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="684">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2347" bw="32" op_0_bw="20">
<![CDATA[
.preheader.0.preheader:1758  %tmp_24_16 = zext i20 %tmp_89 to i32

]]></Node>
<StgValue><ssdm name="tmp_24_16"/></StgValue>
</operation>

<operation id="4771" st_id="263" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="684">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2348" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.0.preheader:1759  %input2_sum206 = add i32 %tmp_24_16, %input1006_phi

]]></Node>
<StgValue><ssdm name="input2_sum206"/></StgValue>
</operation>

<operation id="4772" st_id="263" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="684">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2349" bw="8" op_0_bw="8" op_1_bw="32">
<![CDATA[
.preheader.0.preheader:1760  %INPUT_BUNDLE_addr_206 = getelementptr i8* %INPUT_BUNDLE, i32 %input2_sum206

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_addr_206"/></StgValue>
</operation>

<operation id="4773" st_id="263" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="684">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2354" bw="20" op_0_bw="20" op_1_bw="10" op_2_bw="10">
<![CDATA[
.preheader.0.preheader:1765  %tmp_90 = call i20 @_ssdm_op_BitConcatenate.i20.i10.i10(i10 %tmp_18_mid2, i10 %i_1_15)

]]></Node>
<StgValue><ssdm name="tmp_90"/></StgValue>
</operation>

<operation id="4774" st_id="263" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="684">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2355" bw="32" op_0_bw="20">
<![CDATA[
.preheader.0.preheader:1766  %tmp_28_16 = zext i20 %tmp_90 to i32

]]></Node>
<StgValue><ssdm name="tmp_28_16"/></StgValue>
</operation>

<operation id="4775" st_id="263" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="684">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2356" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.0.preheader:1767  %input2_sum207 = add i32 %tmp_28_16, %input1006_phi

]]></Node>
<StgValue><ssdm name="input2_sum207"/></StgValue>
</operation>

<operation id="4776" st_id="263" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="684">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2357" bw="8" op_0_bw="8" op_1_bw="32">
<![CDATA[
.preheader.0.preheader:1768  %INPUT_BUNDLE_addr_207 = getelementptr i8* %INPUT_BUNDLE, i32 %input2_sum207

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_addr_207"/></StgValue>
</operation>
</state>

<state id="264" st_id="264">

<operation id="4777" st_id="264" stage="1" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="685">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1686" bw="1" op_0_bw="1" op_1_bw="8">
<![CDATA[
.preheader.0.preheader:1097  %OUTPUT_BUNDLE_addr_1_18 = call i1 @_ssdm_op_WriteResp.m_axi.i8P(i8* %OUTPUT_BUNDLE_addr_18)

]]></Node>
<StgValue><ssdm name="OUTPUT_BUNDLE_addr_1_18"/></StgValue>
</operation>

<operation id="4778" st_id="264" stage="1" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="685">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1776" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.0.preheader:1187  %tmp_38_10 = call double @llvm.sqrt.f64(double %tmp_37_10)

]]></Node>
<StgValue><ssdm name="tmp_38_10"/></StgValue>
</operation>

<operation id="4779" st_id="264" stage="8" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="685">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1876" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.0.preheader:1287  %tmp_38_11 = call double @llvm.sqrt.f64(double %tmp_37_11)

]]></Node>
<StgValue><ssdm name="tmp_38_11"/></StgValue>
</operation>

<operation id="4780" st_id="264" stage="16" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="685">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1976" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.0.preheader:1387  %tmp_38_12 = call double @llvm.sqrt.f64(double %tmp_37_12)

]]></Node>
<StgValue><ssdm name="tmp_38_12"/></StgValue>
</operation>

<operation id="4781" st_id="264" stage="24" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="685">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2076" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.0.preheader:1487  %tmp_38_13 = call double @llvm.sqrt.f64(double %tmp_37_13)

]]></Node>
<StgValue><ssdm name="tmp_38_13"/></StgValue>
</operation>

<operation id="4782" st_id="264" stage="2" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="685">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2175" bw="64" op_0_bw="32">
<![CDATA[
.preheader.0.preheader:1586  %tmp_37_14 = uitofp i32 %tmp_37_46 to double

]]></Node>
<StgValue><ssdm name="tmp_37_14"/></StgValue>
</operation>

<operation id="4783" st_id="264" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="685">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2259" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.0.preheader:1670  %INPUT_BUNDLE_addr_19_10 = call i8 @_ssdm_op_Read.m_axi.i8P(i8* %INPUT_BUNDLE_addr_199)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_addr_19_10"/></StgValue>
</operation>

<operation id="4784" st_id="264" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="685">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2297" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:1708  %INPUT_BUNDLE_load_20 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_200, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_20"/></StgValue>
</operation>

<operation id="4785" st_id="264" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="685">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2304" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:1715  %INPUT_BUNDLE_load_20_1 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_201, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_20_1"/></StgValue>
</operation>

<operation id="4786" st_id="264" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="685">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2312" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:1723  %INPUT_BUNDLE_load_20_2 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_202, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_20_2"/></StgValue>
</operation>

<operation id="4787" st_id="264" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="685">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2319" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:1730  %INPUT_BUNDLE_load_20_3 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_203, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_20_3"/></StgValue>
</operation>

<operation id="4788" st_id="264" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="685">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2327" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:1738  %INPUT_BUNDLE_load_20_4 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_204, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_20_4"/></StgValue>
</operation>

<operation id="4789" st_id="264" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="685">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2335" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:1746  %INPUT_BUNDLE_load_20_5 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_205, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_20_5"/></StgValue>
</operation>

<operation id="4790" st_id="264" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="685">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2350" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:1761  %INPUT_BUNDLE_load_20_6 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_206, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_20_6"/></StgValue>
</operation>

<operation id="4791" st_id="264" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="685">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2387" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader.0.preheader:1798  %i_1_16 = add i10 18, %i_mid2

]]></Node>
<StgValue><ssdm name="i_1_16"/></StgValue>
</operation>
</state>

<state id="265" st_id="265">

<operation id="4792" st_id="265" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="686">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1777" bw="16" op_0_bw="16" op_1_bw="64">
<![CDATA[
.preheader.0.preheader:1188  %tmp_39_10 = call fastcc i16 @__hls_fptoui_double_(double %tmp_38_10)

]]></Node>
<StgValue><ssdm name="tmp_39_10"/></StgValue>
</operation>

<operation id="4793" st_id="265" stage="7" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="686">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1876" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.0.preheader:1287  %tmp_38_11 = call double @llvm.sqrt.f64(double %tmp_37_11)

]]></Node>
<StgValue><ssdm name="tmp_38_11"/></StgValue>
</operation>

<operation id="4794" st_id="265" stage="15" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="686">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1976" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.0.preheader:1387  %tmp_38_12 = call double @llvm.sqrt.f64(double %tmp_37_12)

]]></Node>
<StgValue><ssdm name="tmp_38_12"/></StgValue>
</operation>

<operation id="4795" st_id="265" stage="23" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="686">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2076" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.0.preheader:1487  %tmp_38_13 = call double @llvm.sqrt.f64(double %tmp_37_13)

]]></Node>
<StgValue><ssdm name="tmp_38_13"/></StgValue>
</operation>

<operation id="4796" st_id="265" stage="1" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="686">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2175" bw="64" op_0_bw="32">
<![CDATA[
.preheader.0.preheader:1586  %tmp_37_14 = uitofp i32 %tmp_37_46 to double

]]></Node>
<StgValue><ssdm name="tmp_37_14"/></StgValue>
</operation>

<operation id="4797" st_id="265" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="686">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2252" bw="9" op_0_bw="9" op_1_bw="8" op_2_bw="1">
<![CDATA[
.preheader.0.preheader:1663  %tmp_26_15 = call i9 @_ssdm_op_BitConcatenate.i9.i8.i1(i8 %INPUT_BUNDLE_addr_19_9, i1 false)

]]></Node>
<StgValue><ssdm name="tmp_26_15"/></StgValue>
</operation>

<operation id="4798" st_id="265" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="686">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2253" bw="11" op_0_bw="9">
<![CDATA[
.preheader.0.preheader:1664  %tmp_26_15_cast = zext i9 %tmp_26_15 to i11

]]></Node>
<StgValue><ssdm name="tmp_26_15_cast"/></StgValue>
</operation>

<operation id="4799" st_id="265" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="686">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2260" bw="9" op_0_bw="9" op_1_bw="8" op_2_bw="1">
<![CDATA[
.preheader.0.preheader:1671  %tmp_30_15 = call i9 @_ssdm_op_BitConcatenate.i9.i8.i1(i8 %INPUT_BUNDLE_addr_19_10, i1 false)

]]></Node>
<StgValue><ssdm name="tmp_30_15"/></StgValue>
</operation>

<operation id="4800" st_id="265" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="686">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2261" bw="11" op_0_bw="9">
<![CDATA[
.preheader.0.preheader:1672  %tmp_30_15_cast = zext i9 %tmp_30_15 to i11

]]></Node>
<StgValue><ssdm name="tmp_30_15_cast"/></StgValue>
</operation>

<operation id="4801" st_id="265" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="686">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2266" bw="11" op_0_bw="10">
<![CDATA[
.preheader.0.preheader:1677  %tmp_31_15_cast = sext i10 %tmp_31_15 to i11

]]></Node>
<StgValue><ssdm name="tmp_31_15_cast"/></StgValue>
</operation>

<operation id="4802" st_id="265" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="686">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2267" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader.0.preheader:1678  %tmp_32_15 = sub i11 %tmp_31_15_cast, %tmp_26_15_cast

]]></Node>
<StgValue><ssdm name="tmp_32_15"/></StgValue>
</operation>

<operation id="4803" st_id="265" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="686">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2268" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader.0.preheader:1679  %convulution_vertical_15 = add i11 %tmp_32_15, %tmp_30_15_cast

]]></Node>
<StgValue><ssdm name="convulution_vertical_15"/></StgValue>
</operation>

<operation id="4804" st_id="265" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="686">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2298" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.0.preheader:1709  %INPUT_BUNDLE_addr_20_1 = call i8 @_ssdm_op_Read.m_axi.i8P(i8* %INPUT_BUNDLE_addr_200)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_addr_20_1"/></StgValue>
</operation>

<operation id="4805" st_id="265" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="686">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2304" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:1715  %INPUT_BUNDLE_load_20_1 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_201, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_20_1"/></StgValue>
</operation>

<operation id="4806" st_id="265" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="686">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2312" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:1723  %INPUT_BUNDLE_load_20_2 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_202, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_20_2"/></StgValue>
</operation>

<operation id="4807" st_id="265" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="686">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2319" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:1730  %INPUT_BUNDLE_load_20_3 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_203, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_20_3"/></StgValue>
</operation>

<operation id="4808" st_id="265" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="686">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2327" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:1738  %INPUT_BUNDLE_load_20_4 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_204, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_20_4"/></StgValue>
</operation>

<operation id="4809" st_id="265" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="686">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2335" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:1746  %INPUT_BUNDLE_load_20_5 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_205, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_20_5"/></StgValue>
</operation>

<operation id="4810" st_id="265" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="686">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2350" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:1761  %INPUT_BUNDLE_load_20_6 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_206, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_20_6"/></StgValue>
</operation>

<operation id="4811" st_id="265" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="686">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2358" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:1769  %INPUT_BUNDLE_load_20_7 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_207, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_20_7"/></StgValue>
</operation>

<operation id="4812" st_id="265" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="686">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2390" bw="20" op_0_bw="20" op_1_bw="10" op_2_bw="10">
<![CDATA[
.preheader.0.preheader:1801  %tmp_57 = call i20 @_ssdm_op_BitConcatenate.i20.i10.i10(i10 %j_mid2, i10 %i_1_16)

]]></Node>
<StgValue><ssdm name="tmp_57"/></StgValue>
</operation>

<operation id="4813" st_id="265" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="686">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2391" bw="32" op_0_bw="20">
<![CDATA[
.preheader.0.preheader:1802  %tmp_6_17 = zext i20 %tmp_57 to i32

]]></Node>
<StgValue><ssdm name="tmp_6_17"/></StgValue>
</operation>

<operation id="4814" st_id="265" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="686">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2392" bw="21" op_0_bw="20">
<![CDATA[
.preheader.0.preheader:1803  %tmp_6_17_cast = zext i20 %tmp_57 to i21

]]></Node>
<StgValue><ssdm name="tmp_6_17_cast"/></StgValue>
</operation>

<operation id="4815" st_id="265" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="686">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2393" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
.preheader.0.preheader:1804  %sum2_17 = add i21 -1025, %tmp_6_17_cast

]]></Node>
<StgValue><ssdm name="sum2_17"/></StgValue>
</operation>

<operation id="4816" st_id="265" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="686">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2394" bw="32" op_0_bw="21">
<![CDATA[
.preheader.0.preheader:1805  %sum2_17_cast = sext i21 %sum2_17 to i32

]]></Node>
<StgValue><ssdm name="sum2_17_cast"/></StgValue>
</operation>

<operation id="4817" st_id="265" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="686">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2395" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.0.preheader:1806  %input2_sum208 = add i32 %sum2_17_cast, %input1006_phi

]]></Node>
<StgValue><ssdm name="input2_sum208"/></StgValue>
</operation>

<operation id="4818" st_id="265" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="686">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2396" bw="8" op_0_bw="8" op_1_bw="32">
<![CDATA[
.preheader.0.preheader:1807  %INPUT_BUNDLE_addr_208 = getelementptr i8* %INPUT_BUNDLE, i32 %input2_sum208

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_addr_208"/></StgValue>
</operation>

<operation id="4819" st_id="265" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="686">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2482" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.0.preheader:1893  %output4_sum26 = add i32 %tmp_6_17, %output1007_phi

]]></Node>
<StgValue><ssdm name="output4_sum26"/></StgValue>
</operation>

<operation id="4820" st_id="265" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="686">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2483" bw="8" op_0_bw="8" op_1_bw="32">
<![CDATA[
.preheader.0.preheader:1894  %OUTPUT_BUNDLE_addr_26 = getelementptr i8* %OUTPUT_BUNDLE, i32 %output4_sum26

]]></Node>
<StgValue><ssdm name="OUTPUT_BUNDLE_addr_26"/></StgValue>
</operation>
</state>

<state id="266" st_id="266">

<operation id="4821" st_id="266" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="687">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1777" bw="16" op_0_bw="16" op_1_bw="64">
<![CDATA[
.preheader.0.preheader:1188  %tmp_39_10 = call fastcc i16 @__hls_fptoui_double_(double %tmp_38_10)

]]></Node>
<StgValue><ssdm name="tmp_39_10"/></StgValue>
</operation>

<operation id="4822" st_id="266" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="687">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1778" bw="2" op_0_bw="2" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.0.preheader:1189  %tmp_180 = call i2 @_ssdm_op_PartSelect.i2.i16.i32.i32(i16 %tmp_39_10, i32 8, i32 9)

]]></Node>
<StgValue><ssdm name="tmp_180"/></StgValue>
</operation>

<operation id="4823" st_id="266" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="687">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1779" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader.0.preheader:1190  %icmp19 = icmp ne i2 %tmp_180, 0

]]></Node>
<StgValue><ssdm name="icmp19"/></StgValue>
</operation>

<operation id="4824" st_id="266" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="687">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1780" bw="8" op_0_bw="16">
<![CDATA[
.preheader.0.preheader:1191  %tmp_181 = trunc i16 %tmp_39_10 to i8

]]></Node>
<StgValue><ssdm name="tmp_181"/></StgValue>
</operation>

<operation id="4825" st_id="266" stage="6" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="687">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1876" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.0.preheader:1287  %tmp_38_11 = call double @llvm.sqrt.f64(double %tmp_37_11)

]]></Node>
<StgValue><ssdm name="tmp_38_11"/></StgValue>
</operation>

<operation id="4826" st_id="266" stage="14" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="687">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1976" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.0.preheader:1387  %tmp_38_12 = call double @llvm.sqrt.f64(double %tmp_37_12)

]]></Node>
<StgValue><ssdm name="tmp_38_12"/></StgValue>
</operation>

<operation id="4827" st_id="266" stage="22" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="687">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2076" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.0.preheader:1487  %tmp_38_13 = call double @llvm.sqrt.f64(double %tmp_37_13)

]]></Node>
<StgValue><ssdm name="tmp_38_13"/></StgValue>
</operation>

<operation id="4828" st_id="266" stage="31" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="687">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2176" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.0.preheader:1587  %tmp_38_14 = call double @llvm.sqrt.f64(double %tmp_37_14)

]]></Node>
<StgValue><ssdm name="tmp_38_14"/></StgValue>
</operation>

<operation id="4829" st_id="266" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="687">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2271" bw="20" op_0_bw="11">
<![CDATA[
.preheader.0.preheader:1682  %tmp_35_15 = sext i11 %convulution_vertical_15 to i20

]]></Node>
<StgValue><ssdm name="tmp_35_15"/></StgValue>
</operation>

<operation id="4830" st_id="266" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="687">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2272" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.preheader.0.preheader:1683  %tmp_36_15 = mul i20 %tmp_35_15, %tmp_35_15

]]></Node>
<StgValue><ssdm name="tmp_36_15"/></StgValue>
</operation>

<operation id="4831" st_id="266" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="687">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2305" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.0.preheader:1716  %INPUT_BUNDLE_addr_20_2 = call i8 @_ssdm_op_Read.m_axi.i8P(i8* %INPUT_BUNDLE_addr_201)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_addr_20_2"/></StgValue>
</operation>

<operation id="4832" st_id="266" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="687">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2312" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:1723  %INPUT_BUNDLE_load_20_2 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_202, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_20_2"/></StgValue>
</operation>

<operation id="4833" st_id="266" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="687">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2319" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:1730  %INPUT_BUNDLE_load_20_3 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_203, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_20_3"/></StgValue>
</operation>

<operation id="4834" st_id="266" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="687">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2327" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:1738  %INPUT_BUNDLE_load_20_4 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_204, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_20_4"/></StgValue>
</operation>

<operation id="4835" st_id="266" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="687">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2335" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:1746  %INPUT_BUNDLE_load_20_5 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_205, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_20_5"/></StgValue>
</operation>

<operation id="4836" st_id="266" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="687">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2350" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:1761  %INPUT_BUNDLE_load_20_6 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_206, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_20_6"/></StgValue>
</operation>

<operation id="4837" st_id="266" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="687">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2358" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:1769  %INPUT_BUNDLE_load_20_7 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_207, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_20_7"/></StgValue>
</operation>

<operation id="4838" st_id="266" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="687">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2389" bw="20" op_0_bw="10">
<![CDATA[
.preheader.0.preheader:1800  %tmp_3_17_cast = zext i10 %i_1_16 to i20

]]></Node>
<StgValue><ssdm name="tmp_3_17_cast"/></StgValue>
</operation>

<operation id="4839" st_id="266" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="687">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2397" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:1808  %INPUT_BUNDLE_load_20_8 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_208, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_20_8"/></StgValue>
</operation>

<operation id="4840" st_id="266" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="687">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2400" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.preheader.0.preheader:1811  %sum4_17 = add i20 %tmp_9_mid2, %tmp_3_17_cast

]]></Node>
<StgValue><ssdm name="sum4_17"/></StgValue>
</operation>

<operation id="4841" st_id="266" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="687">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2401" bw="32" op_0_bw="20">
<![CDATA[
.preheader.0.preheader:1812  %sum4_17_cast = zext i20 %sum4_17 to i32

]]></Node>
<StgValue><ssdm name="sum4_17_cast"/></StgValue>
</operation>

<operation id="4842" st_id="266" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="687">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2402" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.0.preheader:1813  %input2_sum209 = add i32 %sum4_17_cast, %input1006_phi

]]></Node>
<StgValue><ssdm name="input2_sum209"/></StgValue>
</operation>

<operation id="4843" st_id="266" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="687">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2403" bw="8" op_0_bw="8" op_1_bw="32">
<![CDATA[
.preheader.0.preheader:1814  %INPUT_BUNDLE_addr_209 = getelementptr i8* %INPUT_BUNDLE, i32 %input2_sum209

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_addr_209"/></StgValue>
</operation>
</state>

<state id="267" st_id="267">

<operation id="4844" st_id="267" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="688">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1781" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader.0.preheader:1192  %tmp_42_10 = select i1 %icmp19, i8 -1, i8 %tmp_181

]]></Node>
<StgValue><ssdm name="tmp_42_10"/></StgValue>
</operation>

<operation id="4845" st_id="267" stage="5" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="688">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1876" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.0.preheader:1287  %tmp_38_11 = call double @llvm.sqrt.f64(double %tmp_37_11)

]]></Node>
<StgValue><ssdm name="tmp_38_11"/></StgValue>
</operation>

<operation id="4846" st_id="267" stage="13" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="688">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1976" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.0.preheader:1387  %tmp_38_12 = call double @llvm.sqrt.f64(double %tmp_37_12)

]]></Node>
<StgValue><ssdm name="tmp_38_12"/></StgValue>
</operation>

<operation id="4847" st_id="267" stage="21" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="688">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2076" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.0.preheader:1487  %tmp_38_13 = call double @llvm.sqrt.f64(double %tmp_37_13)

]]></Node>
<StgValue><ssdm name="tmp_38_13"/></StgValue>
</operation>

<operation id="4848" st_id="267" stage="30" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="688">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2176" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.0.preheader:1587  %tmp_38_14 = call double @llvm.sqrt.f64(double %tmp_37_14)

]]></Node>
<StgValue><ssdm name="tmp_38_14"/></StgValue>
</operation>

<operation id="4849" st_id="267" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="688">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2269" bw="20" op_0_bw="11">
<![CDATA[
.preheader.0.preheader:1680  %tmp_33_15 = sext i11 %convulution_horizont_24 to i20

]]></Node>
<StgValue><ssdm name="tmp_33_15"/></StgValue>
</operation>

<operation id="4850" st_id="267" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="688">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2270" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.preheader.0.preheader:1681  %tmp_34_15 = mul i20 %tmp_33_15, %tmp_33_15

]]></Node>
<StgValue><ssdm name="tmp_34_15"/></StgValue>
</operation>

<operation id="4851" st_id="267" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="688">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2273" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.preheader.0.preheader:1684  %p_15 = add i20 %tmp_36_15, %tmp_34_15

]]></Node>
<StgValue><ssdm name="p_15"/></StgValue>
</operation>

<operation id="4852" st_id="267" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="688">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2313" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.0.preheader:1724  %INPUT_BUNDLE_addr_20_3 = call i8 @_ssdm_op_Read.m_axi.i8P(i8* %INPUT_BUNDLE_addr_202)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_addr_20_3"/></StgValue>
</operation>

<operation id="4853" st_id="267" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="688">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2319" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:1730  %INPUT_BUNDLE_load_20_3 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_203, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_20_3"/></StgValue>
</operation>

<operation id="4854" st_id="267" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="688">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2327" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:1738  %INPUT_BUNDLE_load_20_4 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_204, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_20_4"/></StgValue>
</operation>

<operation id="4855" st_id="267" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="688">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2335" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:1746  %INPUT_BUNDLE_load_20_5 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_205, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_20_5"/></StgValue>
</operation>

<operation id="4856" st_id="267" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="688">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2350" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:1761  %INPUT_BUNDLE_load_20_6 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_206, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_20_6"/></StgValue>
</operation>

<operation id="4857" st_id="267" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="688">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2358" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:1769  %INPUT_BUNDLE_load_20_7 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_207, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_20_7"/></StgValue>
</operation>

<operation id="4858" st_id="267" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="688">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2397" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:1808  %INPUT_BUNDLE_load_20_8 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_208, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_20_8"/></StgValue>
</operation>

<operation id="4859" st_id="267" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="688">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2404" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:1815  %INPUT_BUNDLE_load_20_9 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_209, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_20_9"/></StgValue>
</operation>

<operation id="4860" st_id="267" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="688">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2408" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
.preheader.0.preheader:1819  %sum6_17 = add i21 1023, %tmp_6_17_cast

]]></Node>
<StgValue><ssdm name="sum6_17"/></StgValue>
</operation>

<operation id="4861" st_id="267" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="688">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2409" bw="32" op_0_bw="21">
<![CDATA[
.preheader.0.preheader:1820  %sum6_17_cast = zext i21 %sum6_17 to i32

]]></Node>
<StgValue><ssdm name="sum6_17_cast"/></StgValue>
</operation>

<operation id="4862" st_id="267" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="688">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2410" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.0.preheader:1821  %input2_sum210 = add i32 %sum6_17_cast, %input1006_phi

]]></Node>
<StgValue><ssdm name="input2_sum210"/></StgValue>
</operation>

<operation id="4863" st_id="267" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="688">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2411" bw="8" op_0_bw="8" op_1_bw="32">
<![CDATA[
.preheader.0.preheader:1822  %INPUT_BUNDLE_addr_210 = getelementptr i8* %INPUT_BUNDLE, i32 %input2_sum210

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_addr_210"/></StgValue>
</operation>

<operation id="4864" st_id="267" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="688">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2415" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
.preheader.0.preheader:1826  %sum8_17 = add i21 -1023, %tmp_6_17_cast

]]></Node>
<StgValue><ssdm name="sum8_17"/></StgValue>
</operation>

<operation id="4865" st_id="267" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="688">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2416" bw="32" op_0_bw="21">
<![CDATA[
.preheader.0.preheader:1827  %sum8_17_cast = sext i21 %sum8_17 to i32

]]></Node>
<StgValue><ssdm name="sum8_17_cast"/></StgValue>
</operation>

<operation id="4866" st_id="267" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="688">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2417" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.0.preheader:1828  %input2_sum211 = add i32 %sum8_17_cast, %input1006_phi

]]></Node>
<StgValue><ssdm name="input2_sum211"/></StgValue>
</operation>

<operation id="4867" st_id="267" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="688">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2418" bw="8" op_0_bw="8" op_1_bw="32">
<![CDATA[
.preheader.0.preheader:1829  %INPUT_BUNDLE_addr_211 = getelementptr i8* %INPUT_BUNDLE, i32 %input2_sum211

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_addr_211"/></StgValue>
</operation>

<operation id="4868" st_id="267" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="688">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2431" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
.preheader.0.preheader:1842  %sum12_17 = add i21 1025, %tmp_6_17_cast

]]></Node>
<StgValue><ssdm name="sum12_17"/></StgValue>
</operation>

<operation id="4869" st_id="267" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="688">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2432" bw="32" op_0_bw="21">
<![CDATA[
.preheader.0.preheader:1843  %sum12_17_cast = zext i21 %sum12_17 to i32

]]></Node>
<StgValue><ssdm name="sum12_17_cast"/></StgValue>
</operation>

<operation id="4870" st_id="267" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="688">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2433" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.0.preheader:1844  %input2_sum213 = add i32 %sum12_17_cast, %input1006_phi

]]></Node>
<StgValue><ssdm name="input2_sum213"/></StgValue>
</operation>

<operation id="4871" st_id="267" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="688">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2434" bw="8" op_0_bw="8" op_1_bw="32">
<![CDATA[
.preheader.0.preheader:1845  %INPUT_BUNDLE_addr_213 = getelementptr i8* %INPUT_BUNDLE, i32 %input2_sum213

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_addr_213"/></StgValue>
</operation>
</state>

<state id="268" st_id="268">

<operation id="4872" st_id="268" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="689">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1785" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8" op_3_bw="1">
<![CDATA[
.preheader.0.preheader:1196  call void @_ssdm_op_Write.m_axi.i8P(i8* %OUTPUT_BUNDLE_addr_19, i8 %tmp_42_10, i1 true)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="4873" st_id="268" stage="4" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="689">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1876" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.0.preheader:1287  %tmp_38_11 = call double @llvm.sqrt.f64(double %tmp_37_11)

]]></Node>
<StgValue><ssdm name="tmp_38_11"/></StgValue>
</operation>

<operation id="4874" st_id="268" stage="12" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="689">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1976" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.0.preheader:1387  %tmp_38_12 = call double @llvm.sqrt.f64(double %tmp_37_12)

]]></Node>
<StgValue><ssdm name="tmp_38_12"/></StgValue>
</operation>

<operation id="4875" st_id="268" stage="20" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="689">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2076" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.0.preheader:1487  %tmp_38_13 = call double @llvm.sqrt.f64(double %tmp_37_13)

]]></Node>
<StgValue><ssdm name="tmp_38_13"/></StgValue>
</operation>

<operation id="4876" st_id="268" stage="29" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="689">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2176" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.0.preheader:1587  %tmp_38_14 = call double @llvm.sqrt.f64(double %tmp_37_14)

]]></Node>
<StgValue><ssdm name="tmp_38_14"/></StgValue>
</operation>

<operation id="4877" st_id="268" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="689">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2274" bw="32" op_0_bw="20">
<![CDATA[
.preheader.0.preheader:1685  %tmp_37_47 = zext i20 %p_15 to i32

]]></Node>
<StgValue><ssdm name="tmp_37_47"/></StgValue>
</operation>

<operation id="4878" st_id="268" stage="6" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="689">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2275" bw="64" op_0_bw="32">
<![CDATA[
.preheader.0.preheader:1686  %tmp_37_15 = uitofp i32 %tmp_37_47 to double

]]></Node>
<StgValue><ssdm name="tmp_37_15"/></StgValue>
</operation>

<operation id="4879" st_id="268" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="689">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2299" bw="9" op_0_bw="8">
<![CDATA[
.preheader.0.preheader:1710  %tmp_8_16_cast = zext i8 %INPUT_BUNDLE_addr_20_1 to i9

]]></Node>
<StgValue><ssdm name="tmp_8_16_cast"/></StgValue>
</operation>

<operation id="4880" st_id="268" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="689">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2306" bw="9" op_0_bw="9" op_1_bw="8" op_2_bw="1">
<![CDATA[
.preheader.0.preheader:1717  %tmp_10_16 = call i9 @_ssdm_op_BitConcatenate.i9.i8.i1(i8 %INPUT_BUNDLE_addr_20_2, i1 false)

]]></Node>
<StgValue><ssdm name="tmp_10_16"/></StgValue>
</operation>

<operation id="4881" st_id="268" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="689">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2307" bw="10" op_0_bw="9">
<![CDATA[
.preheader.0.preheader:1718  %tmp_10_16_cast = zext i9 %tmp_10_16 to i10

]]></Node>
<StgValue><ssdm name="tmp_10_16_cast"/></StgValue>
</operation>

<operation id="4882" st_id="268" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="689">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2314" bw="9" op_0_bw="8">
<![CDATA[
.preheader.0.preheader:1725  %tmp_12_16_cast = zext i8 %INPUT_BUNDLE_addr_20_3 to i9

]]></Node>
<StgValue><ssdm name="tmp_12_16_cast"/></StgValue>
</operation>

<operation id="4883" st_id="268" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="689">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2320" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.0.preheader:1731  %INPUT_BUNDLE_addr_20_4 = call i8 @_ssdm_op_Read.m_axi.i8P(i8* %INPUT_BUNDLE_addr_203)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_addr_20_4"/></StgValue>
</operation>

<operation id="4884" st_id="268" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="689">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2327" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:1738  %INPUT_BUNDLE_load_20_4 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_204, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_20_4"/></StgValue>
</operation>

<operation id="4885" st_id="268" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="689">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2335" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:1746  %INPUT_BUNDLE_load_20_5 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_205, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_20_5"/></StgValue>
</operation>

<operation id="4886" st_id="268" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="689">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2339" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader.0.preheader:1750  %tmp35 = add i9 %tmp_8_16_cast, %tmp_12_16_cast

]]></Node>
<StgValue><ssdm name="tmp35"/></StgValue>
</operation>

<operation id="4887" st_id="268" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="689">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2340" bw="10" op_0_bw="9">
<![CDATA[
.preheader.0.preheader:1751  %tmp35_cast = zext i9 %tmp35 to i10

]]></Node>
<StgValue><ssdm name="tmp35_cast"/></StgValue>
</operation>

<operation id="4888" st_id="268" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="689">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2341" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader.0.preheader:1752  %sum1_16 = add i10 %tmp35_cast, %tmp_10_16_cast

]]></Node>
<StgValue><ssdm name="sum1_16"/></StgValue>
</operation>

<operation id="4889" st_id="268" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="689">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2350" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:1761  %INPUT_BUNDLE_load_20_6 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_206, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_20_6"/></StgValue>
</operation>

<operation id="4890" st_id="268" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="689">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2358" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:1769  %INPUT_BUNDLE_load_20_7 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_207, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_20_7"/></StgValue>
</operation>

<operation id="4891" st_id="268" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="689">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2362" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader.0.preheader:1773  %sum5_neg_16 = sub i9 %tmp_8_16_cast, %tmp_12_16_cast

]]></Node>
<StgValue><ssdm name="sum5_neg_16"/></StgValue>
</operation>

<operation id="4892" st_id="268" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="689">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2397" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:1808  %INPUT_BUNDLE_load_20_8 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_208, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_20_8"/></StgValue>
</operation>

<operation id="4893" st_id="268" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="689">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2404" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:1815  %INPUT_BUNDLE_load_20_9 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_209, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_20_9"/></StgValue>
</operation>

<operation id="4894" st_id="268" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="689">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2412" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:1823  %INPUT_BUNDLE_load_21 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_210, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_21"/></StgValue>
</operation>
</state>

<state id="269" st_id="269">

<operation id="4895" st_id="269" stage="5" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="690">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1786" bw="1" op_0_bw="1" op_1_bw="8">
<![CDATA[
.preheader.0.preheader:1197  %OUTPUT_BUNDLE_addr_1_20 = call i1 @_ssdm_op_WriteResp.m_axi.i8P(i8* %OUTPUT_BUNDLE_addr_19)

]]></Node>
<StgValue><ssdm name="OUTPUT_BUNDLE_addr_1_20"/></StgValue>
</operation>

<operation id="4896" st_id="269" stage="3" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="690">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1876" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.0.preheader:1287  %tmp_38_11 = call double @llvm.sqrt.f64(double %tmp_37_11)

]]></Node>
<StgValue><ssdm name="tmp_38_11"/></StgValue>
</operation>

<operation id="4897" st_id="269" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="690">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1884" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:1295  %OUTPUT_BUNDLE_addr_2_1 = call i1 @_ssdm_op_WriteReq.m_axi.i8P(i8* %OUTPUT_BUNDLE_addr_20, i32 1)

]]></Node>
<StgValue><ssdm name="OUTPUT_BUNDLE_addr_2_1"/></StgValue>
</operation>

<operation id="4898" st_id="269" stage="11" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="690">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1976" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.0.preheader:1387  %tmp_38_12 = call double @llvm.sqrt.f64(double %tmp_37_12)

]]></Node>
<StgValue><ssdm name="tmp_38_12"/></StgValue>
</operation>

<operation id="4899" st_id="269" stage="19" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="690">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2076" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.0.preheader:1487  %tmp_38_13 = call double @llvm.sqrt.f64(double %tmp_37_13)

]]></Node>
<StgValue><ssdm name="tmp_38_13"/></StgValue>
</operation>

<operation id="4900" st_id="269" stage="28" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="690">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2176" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.0.preheader:1587  %tmp_38_14 = call double @llvm.sqrt.f64(double %tmp_37_14)

]]></Node>
<StgValue><ssdm name="tmp_38_14"/></StgValue>
</operation>

<operation id="4901" st_id="269" stage="5" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="690">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2275" bw="64" op_0_bw="32">
<![CDATA[
.preheader.0.preheader:1686  %tmp_37_15 = uitofp i32 %tmp_37_47 to double

]]></Node>
<StgValue><ssdm name="tmp_37_15"/></StgValue>
</operation>

<operation id="4902" st_id="269" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="690">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2328" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.0.preheader:1739  %INPUT_BUNDLE_addr_20_5 = call i8 @_ssdm_op_Read.m_axi.i8P(i8* %INPUT_BUNDLE_addr_204)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_addr_20_5"/></StgValue>
</operation>

<operation id="4903" st_id="269" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="690">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2335" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:1746  %INPUT_BUNDLE_load_20_5 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_205, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_20_5"/></StgValue>
</operation>

<operation id="4904" st_id="269" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="690">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2350" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:1761  %INPUT_BUNDLE_load_20_6 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_206, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_20_6"/></StgValue>
</operation>

<operation id="4905" st_id="269" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="690">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2358" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:1769  %INPUT_BUNDLE_load_20_7 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_207, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_20_7"/></StgValue>
</operation>

<operation id="4906" st_id="269" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="690">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2388" bw="21" op_0_bw="10">
<![CDATA[
.preheader.0.preheader:1799  %tmp_3_17_cast1 = zext i10 %i_1_16 to i21

]]></Node>
<StgValue><ssdm name="tmp_3_17_cast1"/></StgValue>
</operation>

<operation id="4907" st_id="269" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="690">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2397" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:1808  %INPUT_BUNDLE_load_20_8 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_208, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_20_8"/></StgValue>
</operation>

<operation id="4908" st_id="269" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="690">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2404" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:1815  %INPUT_BUNDLE_load_20_9 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_209, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_20_9"/></StgValue>
</operation>

<operation id="4909" st_id="269" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="690">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2412" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:1823  %INPUT_BUNDLE_load_21 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_210, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_21"/></StgValue>
</operation>

<operation id="4910" st_id="269" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="690">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2419" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:1830  %INPUT_BUNDLE_load_21_1 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_211, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_21_1"/></StgValue>
</operation>

<operation id="4911" st_id="269" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="690">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2423" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
.preheader.0.preheader:1834  %sum10_17 = add i21 %tmp_15_cast_mid2_cas, %tmp_3_17_cast1

]]></Node>
<StgValue><ssdm name="sum10_17"/></StgValue>
</operation>

<operation id="4912" st_id="269" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="690">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2424" bw="32" op_0_bw="21">
<![CDATA[
.preheader.0.preheader:1835  %sum10_17_cast = zext i21 %sum10_17 to i32

]]></Node>
<StgValue><ssdm name="sum10_17_cast"/></StgValue>
</operation>

<operation id="4913" st_id="269" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="690">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2425" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.0.preheader:1836  %input2_sum212 = add i32 %sum10_17_cast, %input1006_phi

]]></Node>
<StgValue><ssdm name="input2_sum212"/></StgValue>
</operation>

<operation id="4914" st_id="269" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="690">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2426" bw="8" op_0_bw="8" op_1_bw="32">
<![CDATA[
.preheader.0.preheader:1837  %INPUT_BUNDLE_addr_212 = getelementptr i8* %INPUT_BUNDLE, i32 %input2_sum212

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_addr_212"/></StgValue>
</operation>
</state>

<state id="270" st_id="270">

<operation id="4915" st_id="270" stage="4" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="691">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1786" bw="1" op_0_bw="1" op_1_bw="8">
<![CDATA[
.preheader.0.preheader:1197  %OUTPUT_BUNDLE_addr_1_20 = call i1 @_ssdm_op_WriteResp.m_axi.i8P(i8* %OUTPUT_BUNDLE_addr_19)

]]></Node>
<StgValue><ssdm name="OUTPUT_BUNDLE_addr_1_20"/></StgValue>
</operation>

<operation id="4916" st_id="270" stage="2" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="691">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1876" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.0.preheader:1287  %tmp_38_11 = call double @llvm.sqrt.f64(double %tmp_37_11)

]]></Node>
<StgValue><ssdm name="tmp_38_11"/></StgValue>
</operation>

<operation id="4917" st_id="270" stage="10" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="691">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1976" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.0.preheader:1387  %tmp_38_12 = call double @llvm.sqrt.f64(double %tmp_37_12)

]]></Node>
<StgValue><ssdm name="tmp_38_12"/></StgValue>
</operation>

<operation id="4918" st_id="270" stage="18" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="691">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2076" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.0.preheader:1487  %tmp_38_13 = call double @llvm.sqrt.f64(double %tmp_37_13)

]]></Node>
<StgValue><ssdm name="tmp_38_13"/></StgValue>
</operation>

<operation id="4919" st_id="270" stage="27" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="691">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2176" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.0.preheader:1587  %tmp_38_14 = call double @llvm.sqrt.f64(double %tmp_37_14)

]]></Node>
<StgValue><ssdm name="tmp_38_14"/></StgValue>
</operation>

<operation id="4920" st_id="270" stage="4" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="691">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2275" bw="64" op_0_bw="32">
<![CDATA[
.preheader.0.preheader:1686  %tmp_37_15 = uitofp i32 %tmp_37_47 to double

]]></Node>
<StgValue><ssdm name="tmp_37_15"/></StgValue>
</operation>

<operation id="4921" st_id="270" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="691">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2336" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.0.preheader:1747  %INPUT_BUNDLE_addr_20_6 = call i8 @_ssdm_op_Read.m_axi.i8P(i8* %INPUT_BUNDLE_addr_205)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_addr_20_6"/></StgValue>
</operation>

<operation id="4922" st_id="270" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="691">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2350" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:1761  %INPUT_BUNDLE_load_20_6 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_206, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_20_6"/></StgValue>
</operation>

<operation id="4923" st_id="270" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="691">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2358" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:1769  %INPUT_BUNDLE_load_20_7 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_207, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_20_7"/></StgValue>
</operation>

<operation id="4924" st_id="270" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="691">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2397" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:1808  %INPUT_BUNDLE_load_20_8 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_208, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_20_8"/></StgValue>
</operation>

<operation id="4925" st_id="270" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="691">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2404" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:1815  %INPUT_BUNDLE_load_20_9 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_209, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_20_9"/></StgValue>
</operation>

<operation id="4926" st_id="270" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="691">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2412" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:1823  %INPUT_BUNDLE_load_21 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_210, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_21"/></StgValue>
</operation>

<operation id="4927" st_id="270" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="691">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2419" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:1830  %INPUT_BUNDLE_load_21_1 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_211, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_21_1"/></StgValue>
</operation>

<operation id="4928" st_id="270" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="691">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2427" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:1838  %INPUT_BUNDLE_load_21_2 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_212, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_21_2"/></StgValue>
</operation>
</state>

<state id="271" st_id="271">

<operation id="4929" st_id="271" stage="3" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="692">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1786" bw="1" op_0_bw="1" op_1_bw="8">
<![CDATA[
.preheader.0.preheader:1197  %OUTPUT_BUNDLE_addr_1_20 = call i1 @_ssdm_op_WriteResp.m_axi.i8P(i8* %OUTPUT_BUNDLE_addr_19)

]]></Node>
<StgValue><ssdm name="OUTPUT_BUNDLE_addr_1_20"/></StgValue>
</operation>

<operation id="4930" st_id="271" stage="1" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="692">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1876" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.0.preheader:1287  %tmp_38_11 = call double @llvm.sqrt.f64(double %tmp_37_11)

]]></Node>
<StgValue><ssdm name="tmp_38_11"/></StgValue>
</operation>

<operation id="4931" st_id="271" stage="9" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="692">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1976" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.0.preheader:1387  %tmp_38_12 = call double @llvm.sqrt.f64(double %tmp_37_12)

]]></Node>
<StgValue><ssdm name="tmp_38_12"/></StgValue>
</operation>

<operation id="4932" st_id="271" stage="17" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="692">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2076" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.0.preheader:1487  %tmp_38_13 = call double @llvm.sqrt.f64(double %tmp_37_13)

]]></Node>
<StgValue><ssdm name="tmp_38_13"/></StgValue>
</operation>

<operation id="4933" st_id="271" stage="26" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="692">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2176" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.0.preheader:1587  %tmp_38_14 = call double @llvm.sqrt.f64(double %tmp_37_14)

]]></Node>
<StgValue><ssdm name="tmp_38_14"/></StgValue>
</operation>

<operation id="4934" st_id="271" stage="3" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="692">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2275" bw="64" op_0_bw="32">
<![CDATA[
.preheader.0.preheader:1686  %tmp_37_15 = uitofp i32 %tmp_37_47 to double

]]></Node>
<StgValue><ssdm name="tmp_37_15"/></StgValue>
</operation>

<operation id="4935" st_id="271" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="692">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2321" bw="11" op_0_bw="8">
<![CDATA[
.preheader.0.preheader:1732  %tmp_14_16 = zext i8 %INPUT_BUNDLE_addr_20_4 to i11

]]></Node>
<StgValue><ssdm name="tmp_14_16"/></StgValue>
</operation>

<operation id="4936" st_id="271" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="692">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2322" bw="10" op_0_bw="8">
<![CDATA[
.preheader.0.preheader:1733  %tmp_14_16_cast = zext i8 %INPUT_BUNDLE_addr_20_4 to i10

]]></Node>
<StgValue><ssdm name="tmp_14_16_cast"/></StgValue>
</operation>

<operation id="4937" st_id="271" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="692">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2329" bw="9" op_0_bw="9" op_1_bw="8" op_2_bw="1">
<![CDATA[
.preheader.0.preheader:1740  %tmp_18_16 = call i9 @_ssdm_op_BitConcatenate.i9.i8.i1(i8 %INPUT_BUNDLE_addr_20_5, i1 false)

]]></Node>
<StgValue><ssdm name="tmp_18_16"/></StgValue>
</operation>

<operation id="4938" st_id="271" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="692">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2330" bw="11" op_0_bw="9">
<![CDATA[
.preheader.0.preheader:1741  %tmp_18_16_cast = zext i9 %tmp_18_16 to i11

]]></Node>
<StgValue><ssdm name="tmp_18_16_cast"/></StgValue>
</operation>

<operation id="4939" st_id="271" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="692">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2337" bw="11" op_0_bw="8">
<![CDATA[
.preheader.0.preheader:1748  %tmp_20_7 = zext i8 %INPUT_BUNDLE_addr_20_6 to i11

]]></Node>
<StgValue><ssdm name="tmp_20_7"/></StgValue>
</operation>

<operation id="4940" st_id="271" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="692">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2338" bw="10" op_0_bw="8">
<![CDATA[
.preheader.0.preheader:1749  %tmp_20_16_cast = zext i8 %INPUT_BUNDLE_addr_20_6 to i10

]]></Node>
<StgValue><ssdm name="tmp_20_16_cast"/></StgValue>
</operation>

<operation id="4941" st_id="271" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="692">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2342" bw="11" op_0_bw="10">
<![CDATA[
.preheader.0.preheader:1753  %sum1_16_cast = zext i10 %sum1_16 to i11

]]></Node>
<StgValue><ssdm name="sum1_16_cast"/></StgValue>
</operation>

<operation id="4942" st_id="271" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="692">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2343" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader.0.preheader:1754  %tmp_21_16 = sub i11 %tmp_14_16, %sum1_16_cast

]]></Node>
<StgValue><ssdm name="tmp_21_16"/></StgValue>
</operation>

<operation id="4943" st_id="271" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="692">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2344" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader.0.preheader:1755  %tmp36 = add i11 %tmp_21_16, %tmp_20_7

]]></Node>
<StgValue><ssdm name="tmp36"/></StgValue>
</operation>

<operation id="4944" st_id="271" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="692">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2345" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader.0.preheader:1756  %convulution_horizont_25 = add i11 %tmp36, %tmp_18_16_cast

]]></Node>
<StgValue><ssdm name="convulution_horizont_25"/></StgValue>
</operation>

<operation id="4945" st_id="271" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="692">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2351" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.0.preheader:1762  %INPUT_BUNDLE_addr_20_7 = call i8 @_ssdm_op_Read.m_axi.i8P(i8* %INPUT_BUNDLE_addr_206)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_addr_20_7"/></StgValue>
</operation>

<operation id="4946" st_id="271" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="692">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2358" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:1769  %INPUT_BUNDLE_load_20_7 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_207, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_20_7"/></StgValue>
</operation>

<operation id="4947" st_id="271" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="692">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2363" bw="10" op_0_bw="9">
<![CDATA[
.preheader.0.preheader:1774  %sum5_neg_16_cast = sext i9 %sum5_neg_16 to i10

]]></Node>
<StgValue><ssdm name="sum5_neg_16_cast"/></StgValue>
</operation>

<operation id="4948" st_id="271" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="692">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2364" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader.0.preheader:1775  %sum6_neg_16 = add i10 %sum5_neg_16_cast, %tmp_14_16_cast

]]></Node>
<StgValue><ssdm name="sum6_neg_16"/></StgValue>
</operation>

<operation id="4949" st_id="271" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="692">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2365" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader.0.preheader:1776  %tmp_31_16 = sub i10 %sum6_neg_16, %tmp_20_16_cast

]]></Node>
<StgValue><ssdm name="tmp_31_16"/></StgValue>
</operation>

<operation id="4950" st_id="271" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="692">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2397" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:1808  %INPUT_BUNDLE_load_20_8 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_208, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_20_8"/></StgValue>
</operation>

<operation id="4951" st_id="271" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="692">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2404" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:1815  %INPUT_BUNDLE_load_20_9 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_209, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_20_9"/></StgValue>
</operation>

<operation id="4952" st_id="271" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="692">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2412" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:1823  %INPUT_BUNDLE_load_21 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_210, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_21"/></StgValue>
</operation>

<operation id="4953" st_id="271" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="692">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2419" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:1830  %INPUT_BUNDLE_load_21_1 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_211, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_21_1"/></StgValue>
</operation>

<operation id="4954" st_id="271" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="692">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2427" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:1838  %INPUT_BUNDLE_load_21_2 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_212, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_21_2"/></StgValue>
</operation>

<operation id="4955" st_id="271" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="692">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2435" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:1846  %INPUT_BUNDLE_load_21_3 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_213, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_21_3"/></StgValue>
</operation>

<operation id="4956" st_id="271" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="692">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2446" bw="20" op_0_bw="20" op_1_bw="10" op_2_bw="10">
<![CDATA[
.preheader.0.preheader:1857  %tmp_91 = call i20 @_ssdm_op_BitConcatenate.i20.i10.i10(i10 %tmp_11_mid2, i10 %i_1_16)

]]></Node>
<StgValue><ssdm name="tmp_91"/></StgValue>
</operation>

<operation id="4957" st_id="271" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="692">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2447" bw="32" op_0_bw="20">
<![CDATA[
.preheader.0.preheader:1858  %tmp_24_17 = zext i20 %tmp_91 to i32

]]></Node>
<StgValue><ssdm name="tmp_24_17"/></StgValue>
</operation>

<operation id="4958" st_id="271" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="692">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2448" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.0.preheader:1859  %input2_sum214 = add i32 %tmp_24_17, %input1006_phi

]]></Node>
<StgValue><ssdm name="input2_sum214"/></StgValue>
</operation>

<operation id="4959" st_id="271" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="692">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2449" bw="8" op_0_bw="8" op_1_bw="32">
<![CDATA[
.preheader.0.preheader:1860  %INPUT_BUNDLE_addr_214 = getelementptr i8* %INPUT_BUNDLE, i32 %input2_sum214

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_addr_214"/></StgValue>
</operation>

<operation id="4960" st_id="271" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="692">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2454" bw="20" op_0_bw="20" op_1_bw="10" op_2_bw="10">
<![CDATA[
.preheader.0.preheader:1865  %tmp_92 = call i20 @_ssdm_op_BitConcatenate.i20.i10.i10(i10 %tmp_18_mid2, i10 %i_1_16)

]]></Node>
<StgValue><ssdm name="tmp_92"/></StgValue>
</operation>

<operation id="4961" st_id="271" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="692">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2455" bw="32" op_0_bw="20">
<![CDATA[
.preheader.0.preheader:1866  %tmp_28_17 = zext i20 %tmp_92 to i32

]]></Node>
<StgValue><ssdm name="tmp_28_17"/></StgValue>
</operation>

<operation id="4962" st_id="271" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="692">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2456" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.0.preheader:1867  %input2_sum215 = add i32 %tmp_28_17, %input1006_phi

]]></Node>
<StgValue><ssdm name="input2_sum215"/></StgValue>
</operation>

<operation id="4963" st_id="271" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="692">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2457" bw="8" op_0_bw="8" op_1_bw="32">
<![CDATA[
.preheader.0.preheader:1868  %INPUT_BUNDLE_addr_215 = getelementptr i8* %INPUT_BUNDLE, i32 %input2_sum215

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_addr_215"/></StgValue>
</operation>
</state>

<state id="272" st_id="272">

<operation id="4964" st_id="272" stage="2" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="693">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1786" bw="1" op_0_bw="1" op_1_bw="8">
<![CDATA[
.preheader.0.preheader:1197  %OUTPUT_BUNDLE_addr_1_20 = call i1 @_ssdm_op_WriteResp.m_axi.i8P(i8* %OUTPUT_BUNDLE_addr_19)

]]></Node>
<StgValue><ssdm name="OUTPUT_BUNDLE_addr_1_20"/></StgValue>
</operation>

<operation id="4965" st_id="272" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="693">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1877" bw="16" op_0_bw="16" op_1_bw="64">
<![CDATA[
.preheader.0.preheader:1288  %tmp_39_11 = call fastcc i16 @__hls_fptoui_double_(double %tmp_38_11)

]]></Node>
<StgValue><ssdm name="tmp_39_11"/></StgValue>
</operation>

<operation id="4966" st_id="272" stage="8" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="693">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1976" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.0.preheader:1387  %tmp_38_12 = call double @llvm.sqrt.f64(double %tmp_37_12)

]]></Node>
<StgValue><ssdm name="tmp_38_12"/></StgValue>
</operation>

<operation id="4967" st_id="272" stage="16" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="693">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2076" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.0.preheader:1487  %tmp_38_13 = call double @llvm.sqrt.f64(double %tmp_37_13)

]]></Node>
<StgValue><ssdm name="tmp_38_13"/></StgValue>
</operation>

<operation id="4968" st_id="272" stage="25" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="693">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2176" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.0.preheader:1587  %tmp_38_14 = call double @llvm.sqrt.f64(double %tmp_37_14)

]]></Node>
<StgValue><ssdm name="tmp_38_14"/></StgValue>
</operation>

<operation id="4969" st_id="272" stage="2" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="693">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2275" bw="64" op_0_bw="32">
<![CDATA[
.preheader.0.preheader:1686  %tmp_37_15 = uitofp i32 %tmp_37_47 to double

]]></Node>
<StgValue><ssdm name="tmp_37_15"/></StgValue>
</operation>

<operation id="4970" st_id="272" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="693">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2359" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.0.preheader:1770  %INPUT_BUNDLE_addr_20_8 = call i8 @_ssdm_op_Read.m_axi.i8P(i8* %INPUT_BUNDLE_addr_207)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_addr_20_8"/></StgValue>
</operation>

<operation id="4971" st_id="272" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="693">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2397" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:1808  %INPUT_BUNDLE_load_20_8 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_208, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_20_8"/></StgValue>
</operation>

<operation id="4972" st_id="272" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="693">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2404" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:1815  %INPUT_BUNDLE_load_20_9 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_209, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_20_9"/></StgValue>
</operation>

<operation id="4973" st_id="272" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="693">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2412" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:1823  %INPUT_BUNDLE_load_21 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_210, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_21"/></StgValue>
</operation>

<operation id="4974" st_id="272" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="693">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2419" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:1830  %INPUT_BUNDLE_load_21_1 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_211, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_21_1"/></StgValue>
</operation>

<operation id="4975" st_id="272" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="693">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2427" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:1838  %INPUT_BUNDLE_load_21_2 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_212, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_21_2"/></StgValue>
</operation>

<operation id="4976" st_id="272" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="693">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2435" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:1846  %INPUT_BUNDLE_load_21_3 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_213, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_21_3"/></StgValue>
</operation>

<operation id="4977" st_id="272" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="693">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2450" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:1861  %INPUT_BUNDLE_load_21_4 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_214, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_21_4"/></StgValue>
</operation>

<operation id="4978" st_id="272" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="693">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2487" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader.0.preheader:1898  %i_1_17 = add i10 19, %i_mid2

]]></Node>
<StgValue><ssdm name="i_1_17"/></StgValue>
</operation>
</state>

<state id="273" st_id="273">

<operation id="4979" st_id="273" stage="1" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="694">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1786" bw="1" op_0_bw="1" op_1_bw="8">
<![CDATA[
.preheader.0.preheader:1197  %OUTPUT_BUNDLE_addr_1_20 = call i1 @_ssdm_op_WriteResp.m_axi.i8P(i8* %OUTPUT_BUNDLE_addr_19)

]]></Node>
<StgValue><ssdm name="OUTPUT_BUNDLE_addr_1_20"/></StgValue>
</operation>

<operation id="4980" st_id="273" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="694">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1877" bw="16" op_0_bw="16" op_1_bw="64">
<![CDATA[
.preheader.0.preheader:1288  %tmp_39_11 = call fastcc i16 @__hls_fptoui_double_(double %tmp_38_11)

]]></Node>
<StgValue><ssdm name="tmp_39_11"/></StgValue>
</operation>

<operation id="4981" st_id="273" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="694">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1878" bw="2" op_0_bw="2" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.0.preheader:1289  %tmp_182 = call i2 @_ssdm_op_PartSelect.i2.i16.i32.i32(i16 %tmp_39_11, i32 8, i32 9)

]]></Node>
<StgValue><ssdm name="tmp_182"/></StgValue>
</operation>

<operation id="4982" st_id="273" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="694">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1879" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader.0.preheader:1290  %icmp20 = icmp ne i2 %tmp_182, 0

]]></Node>
<StgValue><ssdm name="icmp20"/></StgValue>
</operation>

<operation id="4983" st_id="273" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="694">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1880" bw="8" op_0_bw="16">
<![CDATA[
.preheader.0.preheader:1291  %tmp_183 = trunc i16 %tmp_39_11 to i8

]]></Node>
<StgValue><ssdm name="tmp_183"/></StgValue>
</operation>

<operation id="4984" st_id="273" stage="7" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="694">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1976" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.0.preheader:1387  %tmp_38_12 = call double @llvm.sqrt.f64(double %tmp_37_12)

]]></Node>
<StgValue><ssdm name="tmp_38_12"/></StgValue>
</operation>

<operation id="4985" st_id="273" stage="15" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="694">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2076" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.0.preheader:1487  %tmp_38_13 = call double @llvm.sqrt.f64(double %tmp_37_13)

]]></Node>
<StgValue><ssdm name="tmp_38_13"/></StgValue>
</operation>

<operation id="4986" st_id="273" stage="24" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="694">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2176" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.0.preheader:1587  %tmp_38_14 = call double @llvm.sqrt.f64(double %tmp_37_14)

]]></Node>
<StgValue><ssdm name="tmp_38_14"/></StgValue>
</operation>

<operation id="4987" st_id="273" stage="1" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="694">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2275" bw="64" op_0_bw="32">
<![CDATA[
.preheader.0.preheader:1686  %tmp_37_15 = uitofp i32 %tmp_37_47 to double

]]></Node>
<StgValue><ssdm name="tmp_37_15"/></StgValue>
</operation>

<operation id="4988" st_id="273" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="694">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2352" bw="9" op_0_bw="9" op_1_bw="8" op_2_bw="1">
<![CDATA[
.preheader.0.preheader:1763  %tmp_26_16 = call i9 @_ssdm_op_BitConcatenate.i9.i8.i1(i8 %INPUT_BUNDLE_addr_20_7, i1 false)

]]></Node>
<StgValue><ssdm name="tmp_26_16"/></StgValue>
</operation>

<operation id="4989" st_id="273" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="694">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2353" bw="11" op_0_bw="9">
<![CDATA[
.preheader.0.preheader:1764  %tmp_26_16_cast = zext i9 %tmp_26_16 to i11

]]></Node>
<StgValue><ssdm name="tmp_26_16_cast"/></StgValue>
</operation>

<operation id="4990" st_id="273" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="694">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2360" bw="9" op_0_bw="9" op_1_bw="8" op_2_bw="1">
<![CDATA[
.preheader.0.preheader:1771  %tmp_30_16 = call i9 @_ssdm_op_BitConcatenate.i9.i8.i1(i8 %INPUT_BUNDLE_addr_20_8, i1 false)

]]></Node>
<StgValue><ssdm name="tmp_30_16"/></StgValue>
</operation>

<operation id="4991" st_id="273" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="694">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2361" bw="11" op_0_bw="9">
<![CDATA[
.preheader.0.preheader:1772  %tmp_30_16_cast = zext i9 %tmp_30_16 to i11

]]></Node>
<StgValue><ssdm name="tmp_30_16_cast"/></StgValue>
</operation>

<operation id="4992" st_id="273" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="694">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2366" bw="11" op_0_bw="10">
<![CDATA[
.preheader.0.preheader:1777  %tmp_31_16_cast = sext i10 %tmp_31_16 to i11

]]></Node>
<StgValue><ssdm name="tmp_31_16_cast"/></StgValue>
</operation>

<operation id="4993" st_id="273" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="694">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2367" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader.0.preheader:1778  %tmp_32_16 = sub i11 %tmp_31_16_cast, %tmp_26_16_cast

]]></Node>
<StgValue><ssdm name="tmp_32_16"/></StgValue>
</operation>

<operation id="4994" st_id="273" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="694">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2368" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader.0.preheader:1779  %convulution_vertical_16 = add i11 %tmp_30_16_cast, %tmp_32_16

]]></Node>
<StgValue><ssdm name="convulution_vertical_16"/></StgValue>
</operation>

<operation id="4995" st_id="273" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="694">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2369" bw="20" op_0_bw="11">
<![CDATA[
.preheader.0.preheader:1780  %tmp_33_16 = sext i11 %convulution_horizont_25 to i20

]]></Node>
<StgValue><ssdm name="tmp_33_16"/></StgValue>
</operation>

<operation id="4996" st_id="273" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="694">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2370" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.preheader.0.preheader:1781  %tmp_34_16 = mul i20 %tmp_33_16, %tmp_33_16

]]></Node>
<StgValue><ssdm name="tmp_34_16"/></StgValue>
</operation>

<operation id="4997" st_id="273" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="694">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2398" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.0.preheader:1809  %INPUT_BUNDLE_addr_20_9 = call i8 @_ssdm_op_Read.m_axi.i8P(i8* %INPUT_BUNDLE_addr_208)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_addr_20_9"/></StgValue>
</operation>

<operation id="4998" st_id="273" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="694">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2404" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:1815  %INPUT_BUNDLE_load_20_9 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_209, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_20_9"/></StgValue>
</operation>

<operation id="4999" st_id="273" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="694">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2412" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:1823  %INPUT_BUNDLE_load_21 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_210, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_21"/></StgValue>
</operation>

<operation id="5000" st_id="273" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="694">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2419" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:1830  %INPUT_BUNDLE_load_21_1 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_211, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_21_1"/></StgValue>
</operation>

<operation id="5001" st_id="273" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="694">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2427" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:1838  %INPUT_BUNDLE_load_21_2 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_212, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_21_2"/></StgValue>
</operation>

<operation id="5002" st_id="273" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="694">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2435" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:1846  %INPUT_BUNDLE_load_21_3 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_213, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_21_3"/></StgValue>
</operation>

<operation id="5003" st_id="273" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="694">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2450" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:1861  %INPUT_BUNDLE_load_21_4 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_214, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_21_4"/></StgValue>
</operation>

<operation id="5004" st_id="273" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="694">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2458" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:1869  %INPUT_BUNDLE_load_21_5 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_215, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_21_5"/></StgValue>
</operation>

<operation id="5005" st_id="273" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="694">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2490" bw="20" op_0_bw="20" op_1_bw="10" op_2_bw="10">
<![CDATA[
.preheader.0.preheader:1901  %tmp_58 = call i20 @_ssdm_op_BitConcatenate.i20.i10.i10(i10 %j_mid2, i10 %i_1_17)

]]></Node>
<StgValue><ssdm name="tmp_58"/></StgValue>
</operation>

<operation id="5006" st_id="273" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="694">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2491" bw="32" op_0_bw="20">
<![CDATA[
.preheader.0.preheader:1902  %tmp_6_18 = zext i20 %tmp_58 to i32

]]></Node>
<StgValue><ssdm name="tmp_6_18"/></StgValue>
</operation>

<operation id="5007" st_id="273" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="694">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2492" bw="21" op_0_bw="20">
<![CDATA[
.preheader.0.preheader:1903  %tmp_6_18_cast = zext i20 %tmp_58 to i21

]]></Node>
<StgValue><ssdm name="tmp_6_18_cast"/></StgValue>
</operation>

<operation id="5008" st_id="273" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="694">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2493" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
.preheader.0.preheader:1904  %sum2_18 = add i21 -1025, %tmp_6_18_cast

]]></Node>
<StgValue><ssdm name="sum2_18"/></StgValue>
</operation>

<operation id="5009" st_id="273" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="694">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2494" bw="32" op_0_bw="21">
<![CDATA[
.preheader.0.preheader:1905  %sum2_18_cast = sext i21 %sum2_18 to i32

]]></Node>
<StgValue><ssdm name="sum2_18_cast"/></StgValue>
</operation>

<operation id="5010" st_id="273" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="694">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2495" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.0.preheader:1906  %input2_sum216 = add i32 %sum2_18_cast, %input1006_phi

]]></Node>
<StgValue><ssdm name="input2_sum216"/></StgValue>
</operation>

<operation id="5011" st_id="273" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="694">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2496" bw="8" op_0_bw="8" op_1_bw="32">
<![CDATA[
.preheader.0.preheader:1907  %INPUT_BUNDLE_addr_216 = getelementptr i8* %INPUT_BUNDLE, i32 %input2_sum216

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_addr_216"/></StgValue>
</operation>

<operation id="5012" st_id="273" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="694">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2582" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.0.preheader:1993  %output4_sum27 = add i32 %tmp_6_18, %output1007_phi

]]></Node>
<StgValue><ssdm name="output4_sum27"/></StgValue>
</operation>

<operation id="5013" st_id="273" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="694">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2583" bw="8" op_0_bw="8" op_1_bw="32">
<![CDATA[
.preheader.0.preheader:1994  %OUTPUT_BUNDLE_addr_27 = getelementptr i8* %OUTPUT_BUNDLE, i32 %output4_sum27

]]></Node>
<StgValue><ssdm name="OUTPUT_BUNDLE_addr_27"/></StgValue>
</operation>
</state>

<state id="274" st_id="274">

<operation id="5014" st_id="274" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="695">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1881" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader.0.preheader:1292  %tmp_42_11 = select i1 %icmp20, i8 -1, i8 %tmp_183

]]></Node>
<StgValue><ssdm name="tmp_42_11"/></StgValue>
</operation>

<operation id="5015" st_id="274" stage="6" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="695">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1976" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.0.preheader:1387  %tmp_38_12 = call double @llvm.sqrt.f64(double %tmp_37_12)

]]></Node>
<StgValue><ssdm name="tmp_38_12"/></StgValue>
</operation>

<operation id="5016" st_id="274" stage="14" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="695">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2076" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.0.preheader:1487  %tmp_38_13 = call double @llvm.sqrt.f64(double %tmp_37_13)

]]></Node>
<StgValue><ssdm name="tmp_38_13"/></StgValue>
</operation>

<operation id="5017" st_id="274" stage="23" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="695">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2176" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.0.preheader:1587  %tmp_38_14 = call double @llvm.sqrt.f64(double %tmp_37_14)

]]></Node>
<StgValue><ssdm name="tmp_38_14"/></StgValue>
</operation>

<operation id="5018" st_id="274" stage="31" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="695">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2276" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.0.preheader:1687  %tmp_38_15 = call double @llvm.sqrt.f64(double %tmp_37_15)

]]></Node>
<StgValue><ssdm name="tmp_38_15"/></StgValue>
</operation>

<operation id="5019" st_id="274" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="695">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2371" bw="20" op_0_bw="11">
<![CDATA[
.preheader.0.preheader:1782  %tmp_35_16 = sext i11 %convulution_vertical_16 to i20

]]></Node>
<StgValue><ssdm name="tmp_35_16"/></StgValue>
</operation>

<operation id="5020" st_id="274" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="695">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2372" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.preheader.0.preheader:1783  %tmp_36_16 = mul i20 %tmp_35_16, %tmp_35_16

]]></Node>
<StgValue><ssdm name="tmp_36_16"/></StgValue>
</operation>

<operation id="5021" st_id="274" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="695">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2373" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.preheader.0.preheader:1784  %p_16 = add i20 %tmp_34_16, %tmp_36_16

]]></Node>
<StgValue><ssdm name="p_16"/></StgValue>
</operation>

<operation id="5022" st_id="274" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="695">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2405" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.0.preheader:1816  %INPUT_BUNDLE_addr_20_10 = call i8 @_ssdm_op_Read.m_axi.i8P(i8* %INPUT_BUNDLE_addr_209)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_addr_20_10"/></StgValue>
</operation>

<operation id="5023" st_id="274" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="695">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2412" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:1823  %INPUT_BUNDLE_load_21 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_210, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_21"/></StgValue>
</operation>

<operation id="5024" st_id="274" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="695">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2419" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:1830  %INPUT_BUNDLE_load_21_1 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_211, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_21_1"/></StgValue>
</operation>

<operation id="5025" st_id="274" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="695">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2427" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:1838  %INPUT_BUNDLE_load_21_2 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_212, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_21_2"/></StgValue>
</operation>

<operation id="5026" st_id="274" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="695">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2435" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:1846  %INPUT_BUNDLE_load_21_3 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_213, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_21_3"/></StgValue>
</operation>

<operation id="5027" st_id="274" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="695">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2450" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:1861  %INPUT_BUNDLE_load_21_4 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_214, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_21_4"/></StgValue>
</operation>

<operation id="5028" st_id="274" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="695">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2458" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:1869  %INPUT_BUNDLE_load_21_5 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_215, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_21_5"/></StgValue>
</operation>

<operation id="5029" st_id="274" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="695">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2489" bw="20" op_0_bw="10">
<![CDATA[
.preheader.0.preheader:1900  %tmp_3_18_cast = zext i10 %i_1_17 to i20

]]></Node>
<StgValue><ssdm name="tmp_3_18_cast"/></StgValue>
</operation>

<operation id="5030" st_id="274" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="695">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2497" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:1908  %INPUT_BUNDLE_load_21_6 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_216, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_21_6"/></StgValue>
</operation>

<operation id="5031" st_id="274" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="695">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2500" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.preheader.0.preheader:1911  %sum4_18 = add i20 %tmp_9_mid2, %tmp_3_18_cast

]]></Node>
<StgValue><ssdm name="sum4_18"/></StgValue>
</operation>

<operation id="5032" st_id="274" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="695">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2501" bw="32" op_0_bw="20">
<![CDATA[
.preheader.0.preheader:1912  %sum4_18_cast = zext i20 %sum4_18 to i32

]]></Node>
<StgValue><ssdm name="sum4_18_cast"/></StgValue>
</operation>

<operation id="5033" st_id="274" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="695">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2502" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.0.preheader:1913  %input2_sum217 = add i32 %sum4_18_cast, %input1006_phi

]]></Node>
<StgValue><ssdm name="input2_sum217"/></StgValue>
</operation>

<operation id="5034" st_id="274" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="695">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2503" bw="8" op_0_bw="8" op_1_bw="32">
<![CDATA[
.preheader.0.preheader:1914  %INPUT_BUNDLE_addr_217 = getelementptr i8* %INPUT_BUNDLE, i32 %input2_sum217

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_addr_217"/></StgValue>
</operation>
</state>

<state id="275" st_id="275">

<operation id="5035" st_id="275" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="696">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1885" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8" op_3_bw="1">
<![CDATA[
.preheader.0.preheader:1296  call void @_ssdm_op_Write.m_axi.i8P(i8* %OUTPUT_BUNDLE_addr_20, i8 %tmp_42_11, i1 true)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="5036" st_id="275" stage="5" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="696">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1976" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.0.preheader:1387  %tmp_38_12 = call double @llvm.sqrt.f64(double %tmp_37_12)

]]></Node>
<StgValue><ssdm name="tmp_38_12"/></StgValue>
</operation>

<operation id="5037" st_id="275" stage="13" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="696">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2076" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.0.preheader:1487  %tmp_38_13 = call double @llvm.sqrt.f64(double %tmp_37_13)

]]></Node>
<StgValue><ssdm name="tmp_38_13"/></StgValue>
</operation>

<operation id="5038" st_id="275" stage="22" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="696">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2176" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.0.preheader:1587  %tmp_38_14 = call double @llvm.sqrt.f64(double %tmp_37_14)

]]></Node>
<StgValue><ssdm name="tmp_38_14"/></StgValue>
</operation>

<operation id="5039" st_id="275" stage="30" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="696">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2276" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.0.preheader:1687  %tmp_38_15 = call double @llvm.sqrt.f64(double %tmp_37_15)

]]></Node>
<StgValue><ssdm name="tmp_38_15"/></StgValue>
</operation>

<operation id="5040" st_id="275" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="696">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2374" bw="32" op_0_bw="20">
<![CDATA[
.preheader.0.preheader:1785  %tmp_37_48 = zext i20 %p_16 to i32

]]></Node>
<StgValue><ssdm name="tmp_37_48"/></StgValue>
</operation>

<operation id="5041" st_id="275" stage="6" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="696">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2375" bw="64" op_0_bw="32">
<![CDATA[
.preheader.0.preheader:1786  %tmp_37_16 = uitofp i32 %tmp_37_48 to double

]]></Node>
<StgValue><ssdm name="tmp_37_16"/></StgValue>
</operation>

<operation id="5042" st_id="275" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="696">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2413" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.0.preheader:1824  %INPUT_BUNDLE_addr_21_1 = call i8 @_ssdm_op_Read.m_axi.i8P(i8* %INPUT_BUNDLE_addr_210)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_addr_21_1"/></StgValue>
</operation>

<operation id="5043" st_id="275" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="696">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2419" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:1830  %INPUT_BUNDLE_load_21_1 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_211, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_21_1"/></StgValue>
</operation>

<operation id="5044" st_id="275" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="696">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2427" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:1838  %INPUT_BUNDLE_load_21_2 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_212, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_21_2"/></StgValue>
</operation>

<operation id="5045" st_id="275" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="696">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2435" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:1846  %INPUT_BUNDLE_load_21_3 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_213, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_21_3"/></StgValue>
</operation>

<operation id="5046" st_id="275" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="696">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2450" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:1861  %INPUT_BUNDLE_load_21_4 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_214, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_21_4"/></StgValue>
</operation>

<operation id="5047" st_id="275" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="696">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2458" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:1869  %INPUT_BUNDLE_load_21_5 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_215, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_21_5"/></StgValue>
</operation>

<operation id="5048" st_id="275" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="696">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2497" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:1908  %INPUT_BUNDLE_load_21_6 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_216, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_21_6"/></StgValue>
</operation>

<operation id="5049" st_id="275" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="696">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2504" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:1915  %INPUT_BUNDLE_load_21_7 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_217, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_21_7"/></StgValue>
</operation>

<operation id="5050" st_id="275" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="696">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2508" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
.preheader.0.preheader:1919  %sum6_18 = add i21 1023, %tmp_6_18_cast

]]></Node>
<StgValue><ssdm name="sum6_18"/></StgValue>
</operation>

<operation id="5051" st_id="275" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="696">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2509" bw="32" op_0_bw="21">
<![CDATA[
.preheader.0.preheader:1920  %sum6_18_cast = zext i21 %sum6_18 to i32

]]></Node>
<StgValue><ssdm name="sum6_18_cast"/></StgValue>
</operation>

<operation id="5052" st_id="275" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="696">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2510" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.0.preheader:1921  %input2_sum218 = add i32 %sum6_18_cast, %input1006_phi

]]></Node>
<StgValue><ssdm name="input2_sum218"/></StgValue>
</operation>

<operation id="5053" st_id="275" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="696">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2511" bw="8" op_0_bw="8" op_1_bw="32">
<![CDATA[
.preheader.0.preheader:1922  %INPUT_BUNDLE_addr_218 = getelementptr i8* %INPUT_BUNDLE, i32 %input2_sum218

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_addr_218"/></StgValue>
</operation>

<operation id="5054" st_id="275" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="696">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2515" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
.preheader.0.preheader:1926  %sum8_18 = add i21 -1023, %tmp_6_18_cast

]]></Node>
<StgValue><ssdm name="sum8_18"/></StgValue>
</operation>

<operation id="5055" st_id="275" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="696">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2516" bw="32" op_0_bw="21">
<![CDATA[
.preheader.0.preheader:1927  %sum8_18_cast = sext i21 %sum8_18 to i32

]]></Node>
<StgValue><ssdm name="sum8_18_cast"/></StgValue>
</operation>

<operation id="5056" st_id="275" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="696">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2517" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.0.preheader:1928  %input2_sum219 = add i32 %sum8_18_cast, %input1006_phi

]]></Node>
<StgValue><ssdm name="input2_sum219"/></StgValue>
</operation>

<operation id="5057" st_id="275" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="696">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2518" bw="8" op_0_bw="8" op_1_bw="32">
<![CDATA[
.preheader.0.preheader:1929  %INPUT_BUNDLE_addr_219 = getelementptr i8* %INPUT_BUNDLE, i32 %input2_sum219

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_addr_219"/></StgValue>
</operation>

<operation id="5058" st_id="275" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="696">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2531" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
.preheader.0.preheader:1942  %sum12_18 = add i21 1025, %tmp_6_18_cast

]]></Node>
<StgValue><ssdm name="sum12_18"/></StgValue>
</operation>

<operation id="5059" st_id="275" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="696">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2532" bw="32" op_0_bw="21">
<![CDATA[
.preheader.0.preheader:1943  %sum12_18_cast = zext i21 %sum12_18 to i32

]]></Node>
<StgValue><ssdm name="sum12_18_cast"/></StgValue>
</operation>

<operation id="5060" st_id="275" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="696">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2533" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.0.preheader:1944  %input2_sum221 = add i32 %sum12_18_cast, %input1006_phi

]]></Node>
<StgValue><ssdm name="input2_sum221"/></StgValue>
</operation>

<operation id="5061" st_id="275" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="696">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2534" bw="8" op_0_bw="8" op_1_bw="32">
<![CDATA[
.preheader.0.preheader:1945  %INPUT_BUNDLE_addr_221 = getelementptr i8* %INPUT_BUNDLE, i32 %input2_sum221

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_addr_221"/></StgValue>
</operation>
</state>

<state id="276" st_id="276">

<operation id="5062" st_id="276" stage="5" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="697">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1886" bw="1" op_0_bw="1" op_1_bw="8">
<![CDATA[
.preheader.0.preheader:1297  %OUTPUT_BUNDLE_addr_2_2 = call i1 @_ssdm_op_WriteResp.m_axi.i8P(i8* %OUTPUT_BUNDLE_addr_20)

]]></Node>
<StgValue><ssdm name="OUTPUT_BUNDLE_addr_2_2"/></StgValue>
</operation>

<operation id="5063" st_id="276" stage="4" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="697">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1976" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.0.preheader:1387  %tmp_38_12 = call double @llvm.sqrt.f64(double %tmp_37_12)

]]></Node>
<StgValue><ssdm name="tmp_38_12"/></StgValue>
</operation>

<operation id="5064" st_id="276" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="697">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1984" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:1395  %OUTPUT_BUNDLE_addr_2_3 = call i1 @_ssdm_op_WriteReq.m_axi.i8P(i8* %OUTPUT_BUNDLE_addr_21, i32 1)

]]></Node>
<StgValue><ssdm name="OUTPUT_BUNDLE_addr_2_3"/></StgValue>
</operation>

<operation id="5065" st_id="276" stage="12" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="697">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2076" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.0.preheader:1487  %tmp_38_13 = call double @llvm.sqrt.f64(double %tmp_37_13)

]]></Node>
<StgValue><ssdm name="tmp_38_13"/></StgValue>
</operation>

<operation id="5066" st_id="276" stage="21" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="697">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2176" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.0.preheader:1587  %tmp_38_14 = call double @llvm.sqrt.f64(double %tmp_37_14)

]]></Node>
<StgValue><ssdm name="tmp_38_14"/></StgValue>
</operation>

<operation id="5067" st_id="276" stage="29" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="697">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2276" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.0.preheader:1687  %tmp_38_15 = call double @llvm.sqrt.f64(double %tmp_37_15)

]]></Node>
<StgValue><ssdm name="tmp_38_15"/></StgValue>
</operation>

<operation id="5068" st_id="276" stage="5" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="697">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2375" bw="64" op_0_bw="32">
<![CDATA[
.preheader.0.preheader:1786  %tmp_37_16 = uitofp i32 %tmp_37_48 to double

]]></Node>
<StgValue><ssdm name="tmp_37_16"/></StgValue>
</operation>

<operation id="5069" st_id="276" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="697">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2399" bw="9" op_0_bw="8">
<![CDATA[
.preheader.0.preheader:1810  %tmp_8_17_cast = zext i8 %INPUT_BUNDLE_addr_20_9 to i9

]]></Node>
<StgValue><ssdm name="tmp_8_17_cast"/></StgValue>
</operation>

<operation id="5070" st_id="276" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="697">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2406" bw="9" op_0_bw="9" op_1_bw="8" op_2_bw="1">
<![CDATA[
.preheader.0.preheader:1817  %tmp_10_17 = call i9 @_ssdm_op_BitConcatenate.i9.i8.i1(i8 %INPUT_BUNDLE_addr_20_10, i1 false)

]]></Node>
<StgValue><ssdm name="tmp_10_17"/></StgValue>
</operation>

<operation id="5071" st_id="276" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="697">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2407" bw="10" op_0_bw="9">
<![CDATA[
.preheader.0.preheader:1818  %tmp_10_17_cast = zext i9 %tmp_10_17 to i10

]]></Node>
<StgValue><ssdm name="tmp_10_17_cast"/></StgValue>
</operation>

<operation id="5072" st_id="276" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="697">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2414" bw="9" op_0_bw="8">
<![CDATA[
.preheader.0.preheader:1825  %tmp_12_17_cast = zext i8 %INPUT_BUNDLE_addr_21_1 to i9

]]></Node>
<StgValue><ssdm name="tmp_12_17_cast"/></StgValue>
</operation>

<operation id="5073" st_id="276" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="697">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2420" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.0.preheader:1831  %INPUT_BUNDLE_addr_21_2 = call i8 @_ssdm_op_Read.m_axi.i8P(i8* %INPUT_BUNDLE_addr_211)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_addr_21_2"/></StgValue>
</operation>

<operation id="5074" st_id="276" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="697">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2427" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:1838  %INPUT_BUNDLE_load_21_2 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_212, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_21_2"/></StgValue>
</operation>

<operation id="5075" st_id="276" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="697">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2435" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:1846  %INPUT_BUNDLE_load_21_3 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_213, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_21_3"/></StgValue>
</operation>

<operation id="5076" st_id="276" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="697">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2438" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader.0.preheader:1849  %tmp37 = add i9 %tmp_8_17_cast, %tmp_12_17_cast

]]></Node>
<StgValue><ssdm name="tmp37"/></StgValue>
</operation>

<operation id="5077" st_id="276" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="697">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2439" bw="10" op_0_bw="9">
<![CDATA[
.preheader.0.preheader:1850  %tmp37_cast = zext i9 %tmp37 to i10

]]></Node>
<StgValue><ssdm name="tmp37_cast"/></StgValue>
</operation>

<operation id="5078" st_id="276" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="697">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2440" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader.0.preheader:1851  %sum1_17 = add i10 %tmp37_cast, %tmp_10_17_cast

]]></Node>
<StgValue><ssdm name="sum1_17"/></StgValue>
</operation>

<operation id="5079" st_id="276" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="697">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2450" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:1861  %INPUT_BUNDLE_load_21_4 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_214, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_21_4"/></StgValue>
</operation>

<operation id="5080" st_id="276" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="697">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2458" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:1869  %INPUT_BUNDLE_load_21_5 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_215, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_21_5"/></StgValue>
</operation>

<operation id="5081" st_id="276" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="697">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2462" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader.0.preheader:1873  %sum5_neg_17 = sub i9 %tmp_8_17_cast, %tmp_12_17_cast

]]></Node>
<StgValue><ssdm name="sum5_neg_17"/></StgValue>
</operation>

<operation id="5082" st_id="276" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="697">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2497" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:1908  %INPUT_BUNDLE_load_21_6 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_216, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_21_6"/></StgValue>
</operation>

<operation id="5083" st_id="276" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="697">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2504" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:1915  %INPUT_BUNDLE_load_21_7 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_217, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_21_7"/></StgValue>
</operation>

<operation id="5084" st_id="276" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="697">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2512" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:1923  %INPUT_BUNDLE_load_21_8 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_218, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_21_8"/></StgValue>
</operation>
</state>

<state id="277" st_id="277">

<operation id="5085" st_id="277" stage="4" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="698">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1886" bw="1" op_0_bw="1" op_1_bw="8">
<![CDATA[
.preheader.0.preheader:1297  %OUTPUT_BUNDLE_addr_2_2 = call i1 @_ssdm_op_WriteResp.m_axi.i8P(i8* %OUTPUT_BUNDLE_addr_20)

]]></Node>
<StgValue><ssdm name="OUTPUT_BUNDLE_addr_2_2"/></StgValue>
</operation>

<operation id="5086" st_id="277" stage="3" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="698">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1976" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.0.preheader:1387  %tmp_38_12 = call double @llvm.sqrt.f64(double %tmp_37_12)

]]></Node>
<StgValue><ssdm name="tmp_38_12"/></StgValue>
</operation>

<operation id="5087" st_id="277" stage="11" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="698">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2076" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.0.preheader:1487  %tmp_38_13 = call double @llvm.sqrt.f64(double %tmp_37_13)

]]></Node>
<StgValue><ssdm name="tmp_38_13"/></StgValue>
</operation>

<operation id="5088" st_id="277" stage="20" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="698">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2176" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.0.preheader:1587  %tmp_38_14 = call double @llvm.sqrt.f64(double %tmp_37_14)

]]></Node>
<StgValue><ssdm name="tmp_38_14"/></StgValue>
</operation>

<operation id="5089" st_id="277" stage="28" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="698">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2276" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.0.preheader:1687  %tmp_38_15 = call double @llvm.sqrt.f64(double %tmp_37_15)

]]></Node>
<StgValue><ssdm name="tmp_38_15"/></StgValue>
</operation>

<operation id="5090" st_id="277" stage="4" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="698">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2375" bw="64" op_0_bw="32">
<![CDATA[
.preheader.0.preheader:1786  %tmp_37_16 = uitofp i32 %tmp_37_48 to double

]]></Node>
<StgValue><ssdm name="tmp_37_16"/></StgValue>
</operation>

<operation id="5091" st_id="277" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="698">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2428" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.0.preheader:1839  %INPUT_BUNDLE_addr_21_3 = call i8 @_ssdm_op_Read.m_axi.i8P(i8* %INPUT_BUNDLE_addr_212)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_addr_21_3"/></StgValue>
</operation>

<operation id="5092" st_id="277" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="698">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2435" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:1846  %INPUT_BUNDLE_load_21_3 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_213, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_21_3"/></StgValue>
</operation>

<operation id="5093" st_id="277" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="698">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2450" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:1861  %INPUT_BUNDLE_load_21_4 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_214, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_21_4"/></StgValue>
</operation>

<operation id="5094" st_id="277" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="698">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2458" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:1869  %INPUT_BUNDLE_load_21_5 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_215, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_21_5"/></StgValue>
</operation>

<operation id="5095" st_id="277" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="698">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2488" bw="21" op_0_bw="10">
<![CDATA[
.preheader.0.preheader:1899  %tmp_3_18_cast1 = zext i10 %i_1_17 to i21

]]></Node>
<StgValue><ssdm name="tmp_3_18_cast1"/></StgValue>
</operation>

<operation id="5096" st_id="277" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="698">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2497" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:1908  %INPUT_BUNDLE_load_21_6 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_216, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_21_6"/></StgValue>
</operation>

<operation id="5097" st_id="277" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="698">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2504" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:1915  %INPUT_BUNDLE_load_21_7 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_217, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_21_7"/></StgValue>
</operation>

<operation id="5098" st_id="277" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="698">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2512" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:1923  %INPUT_BUNDLE_load_21_8 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_218, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_21_8"/></StgValue>
</operation>

<operation id="5099" st_id="277" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="698">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2519" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:1930  %INPUT_BUNDLE_load_21_9 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_219, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_21_9"/></StgValue>
</operation>

<operation id="5100" st_id="277" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="698">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2523" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
.preheader.0.preheader:1934  %sum10_18 = add i21 %tmp_15_cast_mid2_cas, %tmp_3_18_cast1

]]></Node>
<StgValue><ssdm name="sum10_18"/></StgValue>
</operation>

<operation id="5101" st_id="277" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="698">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2524" bw="32" op_0_bw="21">
<![CDATA[
.preheader.0.preheader:1935  %sum10_18_cast = zext i21 %sum10_18 to i32

]]></Node>
<StgValue><ssdm name="sum10_18_cast"/></StgValue>
</operation>

<operation id="5102" st_id="277" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="698">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2525" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.0.preheader:1936  %input2_sum220 = add i32 %sum10_18_cast, %input1006_phi

]]></Node>
<StgValue><ssdm name="input2_sum220"/></StgValue>
</operation>

<operation id="5103" st_id="277" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="698">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2526" bw="8" op_0_bw="8" op_1_bw="32">
<![CDATA[
.preheader.0.preheader:1937  %INPUT_BUNDLE_addr_220 = getelementptr i8* %INPUT_BUNDLE, i32 %input2_sum220

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_addr_220"/></StgValue>
</operation>
</state>

<state id="278" st_id="278">

<operation id="5104" st_id="278" stage="3" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="699">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1886" bw="1" op_0_bw="1" op_1_bw="8">
<![CDATA[
.preheader.0.preheader:1297  %OUTPUT_BUNDLE_addr_2_2 = call i1 @_ssdm_op_WriteResp.m_axi.i8P(i8* %OUTPUT_BUNDLE_addr_20)

]]></Node>
<StgValue><ssdm name="OUTPUT_BUNDLE_addr_2_2"/></StgValue>
</operation>

<operation id="5105" st_id="278" stage="2" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="699">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1976" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.0.preheader:1387  %tmp_38_12 = call double @llvm.sqrt.f64(double %tmp_37_12)

]]></Node>
<StgValue><ssdm name="tmp_38_12"/></StgValue>
</operation>

<operation id="5106" st_id="278" stage="10" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="699">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2076" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.0.preheader:1487  %tmp_38_13 = call double @llvm.sqrt.f64(double %tmp_37_13)

]]></Node>
<StgValue><ssdm name="tmp_38_13"/></StgValue>
</operation>

<operation id="5107" st_id="278" stage="19" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="699">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2176" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.0.preheader:1587  %tmp_38_14 = call double @llvm.sqrt.f64(double %tmp_37_14)

]]></Node>
<StgValue><ssdm name="tmp_38_14"/></StgValue>
</operation>

<operation id="5108" st_id="278" stage="27" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="699">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2276" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.0.preheader:1687  %tmp_38_15 = call double @llvm.sqrt.f64(double %tmp_37_15)

]]></Node>
<StgValue><ssdm name="tmp_38_15"/></StgValue>
</operation>

<operation id="5109" st_id="278" stage="3" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="699">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2375" bw="64" op_0_bw="32">
<![CDATA[
.preheader.0.preheader:1786  %tmp_37_16 = uitofp i32 %tmp_37_48 to double

]]></Node>
<StgValue><ssdm name="tmp_37_16"/></StgValue>
</operation>

<operation id="5110" st_id="278" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="699">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2436" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.0.preheader:1847  %INPUT_BUNDLE_addr_21_4 = call i8 @_ssdm_op_Read.m_axi.i8P(i8* %INPUT_BUNDLE_addr_213)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_addr_21_4"/></StgValue>
</operation>

<operation id="5111" st_id="278" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="699">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2450" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:1861  %INPUT_BUNDLE_load_21_4 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_214, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_21_4"/></StgValue>
</operation>

<operation id="5112" st_id="278" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="699">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2458" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:1869  %INPUT_BUNDLE_load_21_5 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_215, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_21_5"/></StgValue>
</operation>

<operation id="5113" st_id="278" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="699">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2497" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:1908  %INPUT_BUNDLE_load_21_6 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_216, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_21_6"/></StgValue>
</operation>

<operation id="5114" st_id="278" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="699">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2504" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:1915  %INPUT_BUNDLE_load_21_7 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_217, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_21_7"/></StgValue>
</operation>

<operation id="5115" st_id="278" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="699">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2512" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:1923  %INPUT_BUNDLE_load_21_8 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_218, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_21_8"/></StgValue>
</operation>

<operation id="5116" st_id="278" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="699">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2519" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:1930  %INPUT_BUNDLE_load_21_9 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_219, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_21_9"/></StgValue>
</operation>

<operation id="5117" st_id="278" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="699">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2527" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:1938  %INPUT_BUNDLE_load_22 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_220, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_22"/></StgValue>
</operation>
</state>

<state id="279" st_id="279">

<operation id="5118" st_id="279" stage="2" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="700">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1886" bw="1" op_0_bw="1" op_1_bw="8">
<![CDATA[
.preheader.0.preheader:1297  %OUTPUT_BUNDLE_addr_2_2 = call i1 @_ssdm_op_WriteResp.m_axi.i8P(i8* %OUTPUT_BUNDLE_addr_20)

]]></Node>
<StgValue><ssdm name="OUTPUT_BUNDLE_addr_2_2"/></StgValue>
</operation>

<operation id="5119" st_id="279" stage="1" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="700">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1976" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.0.preheader:1387  %tmp_38_12 = call double @llvm.sqrt.f64(double %tmp_37_12)

]]></Node>
<StgValue><ssdm name="tmp_38_12"/></StgValue>
</operation>

<operation id="5120" st_id="279" stage="9" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="700">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2076" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.0.preheader:1487  %tmp_38_13 = call double @llvm.sqrt.f64(double %tmp_37_13)

]]></Node>
<StgValue><ssdm name="tmp_38_13"/></StgValue>
</operation>

<operation id="5121" st_id="279" stage="18" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="700">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2176" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.0.preheader:1587  %tmp_38_14 = call double @llvm.sqrt.f64(double %tmp_37_14)

]]></Node>
<StgValue><ssdm name="tmp_38_14"/></StgValue>
</operation>

<operation id="5122" st_id="279" stage="26" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="700">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2276" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.0.preheader:1687  %tmp_38_15 = call double @llvm.sqrt.f64(double %tmp_37_15)

]]></Node>
<StgValue><ssdm name="tmp_38_15"/></StgValue>
</operation>

<operation id="5123" st_id="279" stage="2" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="700">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2375" bw="64" op_0_bw="32">
<![CDATA[
.preheader.0.preheader:1786  %tmp_37_16 = uitofp i32 %tmp_37_48 to double

]]></Node>
<StgValue><ssdm name="tmp_37_16"/></StgValue>
</operation>

<operation id="5124" st_id="279" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="700">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2421" bw="11" op_0_bw="8">
<![CDATA[
.preheader.0.preheader:1832  %tmp_14_17 = zext i8 %INPUT_BUNDLE_addr_21_2 to i11

]]></Node>
<StgValue><ssdm name="tmp_14_17"/></StgValue>
</operation>

<operation id="5125" st_id="279" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="700">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2422" bw="10" op_0_bw="8">
<![CDATA[
.preheader.0.preheader:1833  %tmp_14_17_cast = zext i8 %INPUT_BUNDLE_addr_21_2 to i10

]]></Node>
<StgValue><ssdm name="tmp_14_17_cast"/></StgValue>
</operation>

<operation id="5126" st_id="279" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="700">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2429" bw="9" op_0_bw="9" op_1_bw="8" op_2_bw="1">
<![CDATA[
.preheader.0.preheader:1840  %tmp_18_17 = call i9 @_ssdm_op_BitConcatenate.i9.i8.i1(i8 %INPUT_BUNDLE_addr_21_3, i1 false)

]]></Node>
<StgValue><ssdm name="tmp_18_17"/></StgValue>
</operation>

<operation id="5127" st_id="279" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="700">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2430" bw="10" op_0_bw="9">
<![CDATA[
.preheader.0.preheader:1841  %tmp_18_17_cast = zext i9 %tmp_18_17 to i10

]]></Node>
<StgValue><ssdm name="tmp_18_17_cast"/></StgValue>
</operation>

<operation id="5128" st_id="279" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="700">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2437" bw="10" op_0_bw="8">
<![CDATA[
.preheader.0.preheader:1848  %tmp_20_17_cast = zext i8 %INPUT_BUNDLE_addr_21_4 to i10

]]></Node>
<StgValue><ssdm name="tmp_20_17_cast"/></StgValue>
</operation>

<operation id="5129" st_id="279" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="700">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2441" bw="11" op_0_bw="10">
<![CDATA[
.preheader.0.preheader:1852  %sum1_17_cast = zext i10 %sum1_17 to i11

]]></Node>
<StgValue><ssdm name="sum1_17_cast"/></StgValue>
</operation>

<operation id="5130" st_id="279" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="700">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2442" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader.0.preheader:1853  %tmp_21_17 = sub i11 %tmp_14_17, %sum1_17_cast

]]></Node>
<StgValue><ssdm name="tmp_21_17"/></StgValue>
</operation>

<operation id="5131" st_id="279" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="700">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2443" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader.0.preheader:1854  %tmp38 = add i10 %tmp_18_17_cast, %tmp_20_17_cast

]]></Node>
<StgValue><ssdm name="tmp38"/></StgValue>
</operation>

<operation id="5132" st_id="279" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="700">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2444" bw="11" op_0_bw="10">
<![CDATA[
.preheader.0.preheader:1855  %tmp38_cast = zext i10 %tmp38 to i11

]]></Node>
<StgValue><ssdm name="tmp38_cast"/></StgValue>
</operation>

<operation id="5133" st_id="279" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="700">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2445" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader.0.preheader:1856  %convulution_horizont_26 = add i11 %tmp38_cast, %tmp_21_17

]]></Node>
<StgValue><ssdm name="convulution_horizont_26"/></StgValue>
</operation>

<operation id="5134" st_id="279" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="700">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2451" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.0.preheader:1862  %INPUT_BUNDLE_addr_21_5 = call i8 @_ssdm_op_Read.m_axi.i8P(i8* %INPUT_BUNDLE_addr_214)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_addr_21_5"/></StgValue>
</operation>

<operation id="5135" st_id="279" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="700">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2458" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:1869  %INPUT_BUNDLE_load_21_5 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_215, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_21_5"/></StgValue>
</operation>

<operation id="5136" st_id="279" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="700">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2463" bw="10" op_0_bw="9">
<![CDATA[
.preheader.0.preheader:1874  %sum5_neg_17_cast = sext i9 %sum5_neg_17 to i10

]]></Node>
<StgValue><ssdm name="sum5_neg_17_cast"/></StgValue>
</operation>

<operation id="5137" st_id="279" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="700">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2464" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader.0.preheader:1875  %sum6_neg_17 = add i10 %sum5_neg_17_cast, %tmp_14_17_cast

]]></Node>
<StgValue><ssdm name="sum6_neg_17"/></StgValue>
</operation>

<operation id="5138" st_id="279" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="700">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2465" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader.0.preheader:1876  %tmp_31_17 = sub i10 %sum6_neg_17, %tmp_20_17_cast

]]></Node>
<StgValue><ssdm name="tmp_31_17"/></StgValue>
</operation>

<operation id="5139" st_id="279" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="700">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2497" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:1908  %INPUT_BUNDLE_load_21_6 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_216, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_21_6"/></StgValue>
</operation>

<operation id="5140" st_id="279" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="700">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2504" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:1915  %INPUT_BUNDLE_load_21_7 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_217, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_21_7"/></StgValue>
</operation>

<operation id="5141" st_id="279" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="700">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2512" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:1923  %INPUT_BUNDLE_load_21_8 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_218, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_21_8"/></StgValue>
</operation>

<operation id="5142" st_id="279" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="700">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2519" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:1930  %INPUT_BUNDLE_load_21_9 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_219, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_21_9"/></StgValue>
</operation>

<operation id="5143" st_id="279" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="700">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2527" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:1938  %INPUT_BUNDLE_load_22 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_220, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_22"/></StgValue>
</operation>

<operation id="5144" st_id="279" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="700">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2535" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:1946  %INPUT_BUNDLE_load_22_1 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_221, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_22_1"/></StgValue>
</operation>

<operation id="5145" st_id="279" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="700">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2546" bw="20" op_0_bw="20" op_1_bw="10" op_2_bw="10">
<![CDATA[
.preheader.0.preheader:1957  %tmp_93 = call i20 @_ssdm_op_BitConcatenate.i20.i10.i10(i10 %tmp_11_mid2, i10 %i_1_17)

]]></Node>
<StgValue><ssdm name="tmp_93"/></StgValue>
</operation>

<operation id="5146" st_id="279" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="700">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2547" bw="32" op_0_bw="20">
<![CDATA[
.preheader.0.preheader:1958  %tmp_24_18 = zext i20 %tmp_93 to i32

]]></Node>
<StgValue><ssdm name="tmp_24_18"/></StgValue>
</operation>

<operation id="5147" st_id="279" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="700">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2548" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.0.preheader:1959  %input2_sum222 = add i32 %tmp_24_18, %input1006_phi

]]></Node>
<StgValue><ssdm name="input2_sum222"/></StgValue>
</operation>

<operation id="5148" st_id="279" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="700">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2549" bw="8" op_0_bw="8" op_1_bw="32">
<![CDATA[
.preheader.0.preheader:1960  %INPUT_BUNDLE_addr_222 = getelementptr i8* %INPUT_BUNDLE, i32 %input2_sum222

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_addr_222"/></StgValue>
</operation>

<operation id="5149" st_id="279" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="700">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2554" bw="20" op_0_bw="20" op_1_bw="10" op_2_bw="10">
<![CDATA[
.preheader.0.preheader:1965  %tmp_94 = call i20 @_ssdm_op_BitConcatenate.i20.i10.i10(i10 %tmp_18_mid2, i10 %i_1_17)

]]></Node>
<StgValue><ssdm name="tmp_94"/></StgValue>
</operation>

<operation id="5150" st_id="279" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="700">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2555" bw="32" op_0_bw="20">
<![CDATA[
.preheader.0.preheader:1966  %tmp_28_18 = zext i20 %tmp_94 to i32

]]></Node>
<StgValue><ssdm name="tmp_28_18"/></StgValue>
</operation>

<operation id="5151" st_id="279" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="700">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2556" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.0.preheader:1967  %input2_sum223 = add i32 %tmp_28_18, %input1006_phi

]]></Node>
<StgValue><ssdm name="input2_sum223"/></StgValue>
</operation>

<operation id="5152" st_id="279" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="700">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2557" bw="8" op_0_bw="8" op_1_bw="32">
<![CDATA[
.preheader.0.preheader:1968  %INPUT_BUNDLE_addr_223 = getelementptr i8* %INPUT_BUNDLE, i32 %input2_sum223

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_addr_223"/></StgValue>
</operation>
</state>

<state id="280" st_id="280">

<operation id="5153" st_id="280" stage="1" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="701">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1886" bw="1" op_0_bw="1" op_1_bw="8">
<![CDATA[
.preheader.0.preheader:1297  %OUTPUT_BUNDLE_addr_2_2 = call i1 @_ssdm_op_WriteResp.m_axi.i8P(i8* %OUTPUT_BUNDLE_addr_20)

]]></Node>
<StgValue><ssdm name="OUTPUT_BUNDLE_addr_2_2"/></StgValue>
</operation>

<operation id="5154" st_id="280" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="701">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1977" bw="16" op_0_bw="16" op_1_bw="64">
<![CDATA[
.preheader.0.preheader:1388  %tmp_39_12 = call fastcc i16 @__hls_fptoui_double_(double %tmp_38_12)

]]></Node>
<StgValue><ssdm name="tmp_39_12"/></StgValue>
</operation>

<operation id="5155" st_id="280" stage="8" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="701">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2076" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.0.preheader:1487  %tmp_38_13 = call double @llvm.sqrt.f64(double %tmp_37_13)

]]></Node>
<StgValue><ssdm name="tmp_38_13"/></StgValue>
</operation>

<operation id="5156" st_id="280" stage="17" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="701">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2176" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.0.preheader:1587  %tmp_38_14 = call double @llvm.sqrt.f64(double %tmp_37_14)

]]></Node>
<StgValue><ssdm name="tmp_38_14"/></StgValue>
</operation>

<operation id="5157" st_id="280" stage="25" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="701">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2276" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.0.preheader:1687  %tmp_38_15 = call double @llvm.sqrt.f64(double %tmp_37_15)

]]></Node>
<StgValue><ssdm name="tmp_38_15"/></StgValue>
</operation>

<operation id="5158" st_id="280" stage="1" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="701">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2375" bw="64" op_0_bw="32">
<![CDATA[
.preheader.0.preheader:1786  %tmp_37_16 = uitofp i32 %tmp_37_48 to double

]]></Node>
<StgValue><ssdm name="tmp_37_16"/></StgValue>
</operation>

<operation id="5159" st_id="280" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="701">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2459" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.0.preheader:1870  %INPUT_BUNDLE_addr_21_6 = call i8 @_ssdm_op_Read.m_axi.i8P(i8* %INPUT_BUNDLE_addr_215)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_addr_21_6"/></StgValue>
</operation>

<operation id="5160" st_id="280" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="701">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2497" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:1908  %INPUT_BUNDLE_load_21_6 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_216, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_21_6"/></StgValue>
</operation>

<operation id="5161" st_id="280" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="701">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2504" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:1915  %INPUT_BUNDLE_load_21_7 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_217, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_21_7"/></StgValue>
</operation>

<operation id="5162" st_id="280" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="701">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2512" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:1923  %INPUT_BUNDLE_load_21_8 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_218, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_21_8"/></StgValue>
</operation>

<operation id="5163" st_id="280" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="701">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2519" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:1930  %INPUT_BUNDLE_load_21_9 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_219, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_21_9"/></StgValue>
</operation>

<operation id="5164" st_id="280" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="701">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2527" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:1938  %INPUT_BUNDLE_load_22 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_220, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_22"/></StgValue>
</operation>

<operation id="5165" st_id="280" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="701">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2535" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:1946  %INPUT_BUNDLE_load_22_1 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_221, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_22_1"/></StgValue>
</operation>

<operation id="5166" st_id="280" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="701">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2550" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:1961  %INPUT_BUNDLE_load_22_2 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_222, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_22_2"/></StgValue>
</operation>

<operation id="5167" st_id="280" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="701">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2587" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader.0.preheader:1998  %i_1_18 = add i10 20, %i_mid2

]]></Node>
<StgValue><ssdm name="i_1_18"/></StgValue>
</operation>
</state>

<state id="281" st_id="281">

<operation id="5168" st_id="281" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="702">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1977" bw="16" op_0_bw="16" op_1_bw="64">
<![CDATA[
.preheader.0.preheader:1388  %tmp_39_12 = call fastcc i16 @__hls_fptoui_double_(double %tmp_38_12)

]]></Node>
<StgValue><ssdm name="tmp_39_12"/></StgValue>
</operation>

<operation id="5169" st_id="281" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="702">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1978" bw="2" op_0_bw="2" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.0.preheader:1389  %tmp_184 = call i2 @_ssdm_op_PartSelect.i2.i16.i32.i32(i16 %tmp_39_12, i32 8, i32 9)

]]></Node>
<StgValue><ssdm name="tmp_184"/></StgValue>
</operation>

<operation id="5170" st_id="281" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="702">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1979" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader.0.preheader:1390  %icmp21 = icmp ne i2 %tmp_184, 0

]]></Node>
<StgValue><ssdm name="icmp21"/></StgValue>
</operation>

<operation id="5171" st_id="281" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="702">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1980" bw="8" op_0_bw="16">
<![CDATA[
.preheader.0.preheader:1391  %tmp_185 = trunc i16 %tmp_39_12 to i8

]]></Node>
<StgValue><ssdm name="tmp_185"/></StgValue>
</operation>

<operation id="5172" st_id="281" stage="7" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="702">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2076" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.0.preheader:1487  %tmp_38_13 = call double @llvm.sqrt.f64(double %tmp_37_13)

]]></Node>
<StgValue><ssdm name="tmp_38_13"/></StgValue>
</operation>

<operation id="5173" st_id="281" stage="16" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="702">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2176" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.0.preheader:1587  %tmp_38_14 = call double @llvm.sqrt.f64(double %tmp_37_14)

]]></Node>
<StgValue><ssdm name="tmp_38_14"/></StgValue>
</operation>

<operation id="5174" st_id="281" stage="24" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="702">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2276" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.0.preheader:1687  %tmp_38_15 = call double @llvm.sqrt.f64(double %tmp_37_15)

]]></Node>
<StgValue><ssdm name="tmp_38_15"/></StgValue>
</operation>

<operation id="5175" st_id="281" stage="31" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="702">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2376" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.0.preheader:1787  %tmp_38_16 = call double @llvm.sqrt.f64(double %tmp_37_16)

]]></Node>
<StgValue><ssdm name="tmp_38_16"/></StgValue>
</operation>

<operation id="5176" st_id="281" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="702">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2452" bw="9" op_0_bw="9" op_1_bw="8" op_2_bw="1">
<![CDATA[
.preheader.0.preheader:1863  %tmp_26_17 = call i9 @_ssdm_op_BitConcatenate.i9.i8.i1(i8 %INPUT_BUNDLE_addr_21_5, i1 false)

]]></Node>
<StgValue><ssdm name="tmp_26_17"/></StgValue>
</operation>

<operation id="5177" st_id="281" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="702">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2453" bw="11" op_0_bw="9">
<![CDATA[
.preheader.0.preheader:1864  %tmp_26_17_cast = zext i9 %tmp_26_17 to i11

]]></Node>
<StgValue><ssdm name="tmp_26_17_cast"/></StgValue>
</operation>

<operation id="5178" st_id="281" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="702">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2460" bw="9" op_0_bw="9" op_1_bw="8" op_2_bw="1">
<![CDATA[
.preheader.0.preheader:1871  %tmp_30_17 = call i9 @_ssdm_op_BitConcatenate.i9.i8.i1(i8 %INPUT_BUNDLE_addr_21_6, i1 false)

]]></Node>
<StgValue><ssdm name="tmp_30_17"/></StgValue>
</operation>

<operation id="5179" st_id="281" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="702">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2461" bw="11" op_0_bw="9">
<![CDATA[
.preheader.0.preheader:1872  %tmp_30_17_cast = zext i9 %tmp_30_17 to i11

]]></Node>
<StgValue><ssdm name="tmp_30_17_cast"/></StgValue>
</operation>

<operation id="5180" st_id="281" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="702">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2466" bw="11" op_0_bw="10">
<![CDATA[
.preheader.0.preheader:1877  %tmp_31_17_cast = sext i10 %tmp_31_17 to i11

]]></Node>
<StgValue><ssdm name="tmp_31_17_cast"/></StgValue>
</operation>

<operation id="5181" st_id="281" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="702">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2467" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader.0.preheader:1878  %tmp_32_17 = sub i11 %tmp_31_17_cast, %tmp_26_17_cast

]]></Node>
<StgValue><ssdm name="tmp_32_17"/></StgValue>
</operation>

<operation id="5182" st_id="281" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="702">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2468" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader.0.preheader:1879  %convulution_vertical_17 = add i11 %tmp_32_17, %tmp_30_17_cast

]]></Node>
<StgValue><ssdm name="convulution_vertical_17"/></StgValue>
</operation>

<operation id="5183" st_id="281" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="702">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2498" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.0.preheader:1909  %INPUT_BUNDLE_addr_21_7 = call i8 @_ssdm_op_Read.m_axi.i8P(i8* %INPUT_BUNDLE_addr_216)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_addr_21_7"/></StgValue>
</operation>

<operation id="5184" st_id="281" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="702">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2504" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:1915  %INPUT_BUNDLE_load_21_7 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_217, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_21_7"/></StgValue>
</operation>

<operation id="5185" st_id="281" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="702">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2512" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:1923  %INPUT_BUNDLE_load_21_8 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_218, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_21_8"/></StgValue>
</operation>

<operation id="5186" st_id="281" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="702">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2519" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:1930  %INPUT_BUNDLE_load_21_9 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_219, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_21_9"/></StgValue>
</operation>

<operation id="5187" st_id="281" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="702">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2527" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:1938  %INPUT_BUNDLE_load_22 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_220, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_22"/></StgValue>
</operation>

<operation id="5188" st_id="281" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="702">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2535" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:1946  %INPUT_BUNDLE_load_22_1 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_221, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_22_1"/></StgValue>
</operation>

<operation id="5189" st_id="281" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="702">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2550" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:1961  %INPUT_BUNDLE_load_22_2 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_222, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_22_2"/></StgValue>
</operation>

<operation id="5190" st_id="281" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="702">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2558" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:1969  %INPUT_BUNDLE_load_22_3 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_223, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_22_3"/></StgValue>
</operation>

<operation id="5191" st_id="281" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="702">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2590" bw="20" op_0_bw="20" op_1_bw="10" op_2_bw="10">
<![CDATA[
.preheader.0.preheader:2001  %tmp_59 = call i20 @_ssdm_op_BitConcatenate.i20.i10.i10(i10 %j_mid2, i10 %i_1_18)

]]></Node>
<StgValue><ssdm name="tmp_59"/></StgValue>
</operation>

<operation id="5192" st_id="281" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="702">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2591" bw="32" op_0_bw="20">
<![CDATA[
.preheader.0.preheader:2002  %tmp_6_19 = zext i20 %tmp_59 to i32

]]></Node>
<StgValue><ssdm name="tmp_6_19"/></StgValue>
</operation>

<operation id="5193" st_id="281" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="702">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2592" bw="21" op_0_bw="20">
<![CDATA[
.preheader.0.preheader:2003  %tmp_6_19_cast = zext i20 %tmp_59 to i21

]]></Node>
<StgValue><ssdm name="tmp_6_19_cast"/></StgValue>
</operation>

<operation id="5194" st_id="281" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="702">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2593" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
.preheader.0.preheader:2004  %sum2_19 = add i21 -1025, %tmp_6_19_cast

]]></Node>
<StgValue><ssdm name="sum2_19"/></StgValue>
</operation>

<operation id="5195" st_id="281" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="702">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2594" bw="32" op_0_bw="21">
<![CDATA[
.preheader.0.preheader:2005  %sum2_19_cast = sext i21 %sum2_19 to i32

]]></Node>
<StgValue><ssdm name="sum2_19_cast"/></StgValue>
</operation>

<operation id="5196" st_id="281" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="702">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2595" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.0.preheader:2006  %input2_sum224 = add i32 %sum2_19_cast, %input1006_phi

]]></Node>
<StgValue><ssdm name="input2_sum224"/></StgValue>
</operation>

<operation id="5197" st_id="281" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="702">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2596" bw="8" op_0_bw="8" op_1_bw="32">
<![CDATA[
.preheader.0.preheader:2007  %INPUT_BUNDLE_addr_224 = getelementptr i8* %INPUT_BUNDLE, i32 %input2_sum224

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_addr_224"/></StgValue>
</operation>

<operation id="5198" st_id="281" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="702">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2682" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.0.preheader:2093  %output4_sum28 = add i32 %tmp_6_19, %output1007_phi

]]></Node>
<StgValue><ssdm name="output4_sum28"/></StgValue>
</operation>

<operation id="5199" st_id="281" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="702">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2683" bw="8" op_0_bw="8" op_1_bw="32">
<![CDATA[
.preheader.0.preheader:2094  %OUTPUT_BUNDLE_addr_28 = getelementptr i8* %OUTPUT_BUNDLE, i32 %output4_sum28

]]></Node>
<StgValue><ssdm name="OUTPUT_BUNDLE_addr_28"/></StgValue>
</operation>
</state>

<state id="282" st_id="282">

<operation id="5200" st_id="282" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="703">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1981" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader.0.preheader:1392  %tmp_42_12 = select i1 %icmp21, i8 -1, i8 %tmp_185

]]></Node>
<StgValue><ssdm name="tmp_42_12"/></StgValue>
</operation>

<operation id="5201" st_id="282" stage="6" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="703">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2076" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.0.preheader:1487  %tmp_38_13 = call double @llvm.sqrt.f64(double %tmp_37_13)

]]></Node>
<StgValue><ssdm name="tmp_38_13"/></StgValue>
</operation>

<operation id="5202" st_id="282" stage="15" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="703">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2176" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.0.preheader:1587  %tmp_38_14 = call double @llvm.sqrt.f64(double %tmp_37_14)

]]></Node>
<StgValue><ssdm name="tmp_38_14"/></StgValue>
</operation>

<operation id="5203" st_id="282" stage="23" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="703">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2276" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.0.preheader:1687  %tmp_38_15 = call double @llvm.sqrt.f64(double %tmp_37_15)

]]></Node>
<StgValue><ssdm name="tmp_38_15"/></StgValue>
</operation>

<operation id="5204" st_id="282" stage="30" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="703">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2376" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.0.preheader:1787  %tmp_38_16 = call double @llvm.sqrt.f64(double %tmp_37_16)

]]></Node>
<StgValue><ssdm name="tmp_38_16"/></StgValue>
</operation>

<operation id="5205" st_id="282" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="703">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2471" bw="20" op_0_bw="11">
<![CDATA[
.preheader.0.preheader:1882  %tmp_35_17 = sext i11 %convulution_vertical_17 to i20

]]></Node>
<StgValue><ssdm name="tmp_35_17"/></StgValue>
</operation>

<operation id="5206" st_id="282" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="703">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2472" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.preheader.0.preheader:1883  %tmp_36_17 = mul i20 %tmp_35_17, %tmp_35_17

]]></Node>
<StgValue><ssdm name="tmp_36_17"/></StgValue>
</operation>

<operation id="5207" st_id="282" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="703">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2505" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.0.preheader:1916  %INPUT_BUNDLE_addr_21_8 = call i8 @_ssdm_op_Read.m_axi.i8P(i8* %INPUT_BUNDLE_addr_217)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_addr_21_8"/></StgValue>
</operation>

<operation id="5208" st_id="282" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="703">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2512" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:1923  %INPUT_BUNDLE_load_21_8 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_218, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_21_8"/></StgValue>
</operation>

<operation id="5209" st_id="282" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="703">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2519" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:1930  %INPUT_BUNDLE_load_21_9 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_219, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_21_9"/></StgValue>
</operation>

<operation id="5210" st_id="282" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="703">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2527" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:1938  %INPUT_BUNDLE_load_22 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_220, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_22"/></StgValue>
</operation>

<operation id="5211" st_id="282" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="703">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2535" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:1946  %INPUT_BUNDLE_load_22_1 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_221, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_22_1"/></StgValue>
</operation>

<operation id="5212" st_id="282" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="703">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2550" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:1961  %INPUT_BUNDLE_load_22_2 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_222, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_22_2"/></StgValue>
</operation>

<operation id="5213" st_id="282" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="703">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2558" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:1969  %INPUT_BUNDLE_load_22_3 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_223, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_22_3"/></StgValue>
</operation>

<operation id="5214" st_id="282" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="703">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2589" bw="20" op_0_bw="10">
<![CDATA[
.preheader.0.preheader:2000  %tmp_3_19_cast = zext i10 %i_1_18 to i20

]]></Node>
<StgValue><ssdm name="tmp_3_19_cast"/></StgValue>
</operation>

<operation id="5215" st_id="282" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="703">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2597" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:2008  %INPUT_BUNDLE_load_22_4 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_224, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_22_4"/></StgValue>
</operation>

<operation id="5216" st_id="282" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="703">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2600" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.preheader.0.preheader:2011  %sum4_19 = add i20 %tmp_9_mid2, %tmp_3_19_cast

]]></Node>
<StgValue><ssdm name="sum4_19"/></StgValue>
</operation>

<operation id="5217" st_id="282" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="703">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2601" bw="32" op_0_bw="20">
<![CDATA[
.preheader.0.preheader:2012  %sum4_19_cast = zext i20 %sum4_19 to i32

]]></Node>
<StgValue><ssdm name="sum4_19_cast"/></StgValue>
</operation>

<operation id="5218" st_id="282" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="703">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2602" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.0.preheader:2013  %input2_sum225 = add i32 %sum4_19_cast, %input1006_phi

]]></Node>
<StgValue><ssdm name="input2_sum225"/></StgValue>
</operation>

<operation id="5219" st_id="282" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="703">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2603" bw="8" op_0_bw="8" op_1_bw="32">
<![CDATA[
.preheader.0.preheader:2014  %INPUT_BUNDLE_addr_225 = getelementptr i8* %INPUT_BUNDLE, i32 %input2_sum225

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_addr_225"/></StgValue>
</operation>
</state>

<state id="283" st_id="283">

<operation id="5220" st_id="283" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="704">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1985" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8" op_3_bw="1">
<![CDATA[
.preheader.0.preheader:1396  call void @_ssdm_op_Write.m_axi.i8P(i8* %OUTPUT_BUNDLE_addr_21, i8 %tmp_42_12, i1 true)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="5221" st_id="283" stage="5" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="704">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2076" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.0.preheader:1487  %tmp_38_13 = call double @llvm.sqrt.f64(double %tmp_37_13)

]]></Node>
<StgValue><ssdm name="tmp_38_13"/></StgValue>
</operation>

<operation id="5222" st_id="283" stage="14" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="704">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2176" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.0.preheader:1587  %tmp_38_14 = call double @llvm.sqrt.f64(double %tmp_37_14)

]]></Node>
<StgValue><ssdm name="tmp_38_14"/></StgValue>
</operation>

<operation id="5223" st_id="283" stage="22" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="704">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2276" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.0.preheader:1687  %tmp_38_15 = call double @llvm.sqrt.f64(double %tmp_37_15)

]]></Node>
<StgValue><ssdm name="tmp_38_15"/></StgValue>
</operation>

<operation id="5224" st_id="283" stage="29" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="704">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2376" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.0.preheader:1787  %tmp_38_16 = call double @llvm.sqrt.f64(double %tmp_37_16)

]]></Node>
<StgValue><ssdm name="tmp_38_16"/></StgValue>
</operation>

<operation id="5225" st_id="283" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="704">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2469" bw="20" op_0_bw="11">
<![CDATA[
.preheader.0.preheader:1880  %tmp_33_17 = sext i11 %convulution_horizont_26 to i20

]]></Node>
<StgValue><ssdm name="tmp_33_17"/></StgValue>
</operation>

<operation id="5226" st_id="283" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="704">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2470" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.preheader.0.preheader:1881  %tmp_34_17 = mul i20 %tmp_33_17, %tmp_33_17

]]></Node>
<StgValue><ssdm name="tmp_34_17"/></StgValue>
</operation>

<operation id="5227" st_id="283" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="704">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2473" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.preheader.0.preheader:1884  %p_17 = add i20 %tmp_36_17, %tmp_34_17

]]></Node>
<StgValue><ssdm name="p_17"/></StgValue>
</operation>

<operation id="5228" st_id="283" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="704">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2513" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.0.preheader:1924  %INPUT_BUNDLE_addr_21_9 = call i8 @_ssdm_op_Read.m_axi.i8P(i8* %INPUT_BUNDLE_addr_218)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_addr_21_9"/></StgValue>
</operation>

<operation id="5229" st_id="283" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="704">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2519" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:1930  %INPUT_BUNDLE_load_21_9 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_219, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_21_9"/></StgValue>
</operation>

<operation id="5230" st_id="283" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="704">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2527" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:1938  %INPUT_BUNDLE_load_22 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_220, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_22"/></StgValue>
</operation>

<operation id="5231" st_id="283" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="704">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2535" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:1946  %INPUT_BUNDLE_load_22_1 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_221, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_22_1"/></StgValue>
</operation>

<operation id="5232" st_id="283" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="704">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2550" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:1961  %INPUT_BUNDLE_load_22_2 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_222, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_22_2"/></StgValue>
</operation>

<operation id="5233" st_id="283" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="704">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2558" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:1969  %INPUT_BUNDLE_load_22_3 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_223, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_22_3"/></StgValue>
</operation>

<operation id="5234" st_id="283" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="704">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2597" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:2008  %INPUT_BUNDLE_load_22_4 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_224, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_22_4"/></StgValue>
</operation>

<operation id="5235" st_id="283" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="704">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2604" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:2015  %INPUT_BUNDLE_load_22_5 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_225, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_22_5"/></StgValue>
</operation>

<operation id="5236" st_id="283" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="704">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2608" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
.preheader.0.preheader:2019  %sum6_19 = add i21 1023, %tmp_6_19_cast

]]></Node>
<StgValue><ssdm name="sum6_19"/></StgValue>
</operation>

<operation id="5237" st_id="283" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="704">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2609" bw="32" op_0_bw="21">
<![CDATA[
.preheader.0.preheader:2020  %sum6_19_cast = zext i21 %sum6_19 to i32

]]></Node>
<StgValue><ssdm name="sum6_19_cast"/></StgValue>
</operation>

<operation id="5238" st_id="283" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="704">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2610" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.0.preheader:2021  %input2_sum226 = add i32 %sum6_19_cast, %input1006_phi

]]></Node>
<StgValue><ssdm name="input2_sum226"/></StgValue>
</operation>

<operation id="5239" st_id="283" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="704">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2611" bw="8" op_0_bw="8" op_1_bw="32">
<![CDATA[
.preheader.0.preheader:2022  %INPUT_BUNDLE_addr_226 = getelementptr i8* %INPUT_BUNDLE, i32 %input2_sum226

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_addr_226"/></StgValue>
</operation>

<operation id="5240" st_id="283" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="704">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2615" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
.preheader.0.preheader:2026  %sum8_19 = add i21 -1023, %tmp_6_19_cast

]]></Node>
<StgValue><ssdm name="sum8_19"/></StgValue>
</operation>

<operation id="5241" st_id="283" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="704">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2616" bw="32" op_0_bw="21">
<![CDATA[
.preheader.0.preheader:2027  %sum8_19_cast = sext i21 %sum8_19 to i32

]]></Node>
<StgValue><ssdm name="sum8_19_cast"/></StgValue>
</operation>

<operation id="5242" st_id="283" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="704">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2617" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.0.preheader:2028  %input2_sum227 = add i32 %sum8_19_cast, %input1006_phi

]]></Node>
<StgValue><ssdm name="input2_sum227"/></StgValue>
</operation>

<operation id="5243" st_id="283" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="704">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2618" bw="8" op_0_bw="8" op_1_bw="32">
<![CDATA[
.preheader.0.preheader:2029  %INPUT_BUNDLE_addr_227 = getelementptr i8* %INPUT_BUNDLE, i32 %input2_sum227

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_addr_227"/></StgValue>
</operation>

<operation id="5244" st_id="283" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="704">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2631" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
.preheader.0.preheader:2042  %sum12_19 = add i21 1025, %tmp_6_19_cast

]]></Node>
<StgValue><ssdm name="sum12_19"/></StgValue>
</operation>

<operation id="5245" st_id="283" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="704">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2632" bw="32" op_0_bw="21">
<![CDATA[
.preheader.0.preheader:2043  %sum12_19_cast = zext i21 %sum12_19 to i32

]]></Node>
<StgValue><ssdm name="sum12_19_cast"/></StgValue>
</operation>

<operation id="5246" st_id="283" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="704">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2633" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.0.preheader:2044  %input2_sum229 = add i32 %sum12_19_cast, %input1006_phi

]]></Node>
<StgValue><ssdm name="input2_sum229"/></StgValue>
</operation>

<operation id="5247" st_id="283" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="704">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2634" bw="8" op_0_bw="8" op_1_bw="32">
<![CDATA[
.preheader.0.preheader:2045  %INPUT_BUNDLE_addr_229 = getelementptr i8* %INPUT_BUNDLE, i32 %input2_sum229

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_addr_229"/></StgValue>
</operation>
</state>

<state id="284" st_id="284">

<operation id="5248" st_id="284" stage="5" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="705">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1986" bw="1" op_0_bw="1" op_1_bw="8">
<![CDATA[
.preheader.0.preheader:1397  %OUTPUT_BUNDLE_addr_2_4 = call i1 @_ssdm_op_WriteResp.m_axi.i8P(i8* %OUTPUT_BUNDLE_addr_21)

]]></Node>
<StgValue><ssdm name="OUTPUT_BUNDLE_addr_2_4"/></StgValue>
</operation>

<operation id="5249" st_id="284" stage="4" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="705">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2076" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.0.preheader:1487  %tmp_38_13 = call double @llvm.sqrt.f64(double %tmp_37_13)

]]></Node>
<StgValue><ssdm name="tmp_38_13"/></StgValue>
</operation>

<operation id="5250" st_id="284" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="705">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2084" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:1495  %OUTPUT_BUNDLE_addr_2_5 = call i1 @_ssdm_op_WriteReq.m_axi.i8P(i8* %OUTPUT_BUNDLE_addr_22, i32 1)

]]></Node>
<StgValue><ssdm name="OUTPUT_BUNDLE_addr_2_5"/></StgValue>
</operation>

<operation id="5251" st_id="284" stage="13" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="705">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2176" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.0.preheader:1587  %tmp_38_14 = call double @llvm.sqrt.f64(double %tmp_37_14)

]]></Node>
<StgValue><ssdm name="tmp_38_14"/></StgValue>
</operation>

<operation id="5252" st_id="284" stage="21" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="705">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2276" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.0.preheader:1687  %tmp_38_15 = call double @llvm.sqrt.f64(double %tmp_37_15)

]]></Node>
<StgValue><ssdm name="tmp_38_15"/></StgValue>
</operation>

<operation id="5253" st_id="284" stage="28" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="705">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2376" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.0.preheader:1787  %tmp_38_16 = call double @llvm.sqrt.f64(double %tmp_37_16)

]]></Node>
<StgValue><ssdm name="tmp_38_16"/></StgValue>
</operation>

<operation id="5254" st_id="284" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="705">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2474" bw="32" op_0_bw="20">
<![CDATA[
.preheader.0.preheader:1885  %tmp_37_49 = zext i20 %p_17 to i32

]]></Node>
<StgValue><ssdm name="tmp_37_49"/></StgValue>
</operation>

<operation id="5255" st_id="284" stage="6" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="705">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2475" bw="64" op_0_bw="32">
<![CDATA[
.preheader.0.preheader:1886  %tmp_37_17 = uitofp i32 %tmp_37_49 to double

]]></Node>
<StgValue><ssdm name="tmp_37_17"/></StgValue>
</operation>

<operation id="5256" st_id="284" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="705">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2499" bw="9" op_0_bw="8">
<![CDATA[
.preheader.0.preheader:1910  %tmp_8_18_cast = zext i8 %INPUT_BUNDLE_addr_21_7 to i9

]]></Node>
<StgValue><ssdm name="tmp_8_18_cast"/></StgValue>
</operation>

<operation id="5257" st_id="284" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="705">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2506" bw="9" op_0_bw="9" op_1_bw="8" op_2_bw="1">
<![CDATA[
.preheader.0.preheader:1917  %tmp_10_18 = call i9 @_ssdm_op_BitConcatenate.i9.i8.i1(i8 %INPUT_BUNDLE_addr_21_8, i1 false)

]]></Node>
<StgValue><ssdm name="tmp_10_18"/></StgValue>
</operation>

<operation id="5258" st_id="284" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="705">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2507" bw="10" op_0_bw="9">
<![CDATA[
.preheader.0.preheader:1918  %tmp_10_18_cast = zext i9 %tmp_10_18 to i10

]]></Node>
<StgValue><ssdm name="tmp_10_18_cast"/></StgValue>
</operation>

<operation id="5259" st_id="284" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="705">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2514" bw="9" op_0_bw="8">
<![CDATA[
.preheader.0.preheader:1925  %tmp_12_18_cast = zext i8 %INPUT_BUNDLE_addr_21_9 to i9

]]></Node>
<StgValue><ssdm name="tmp_12_18_cast"/></StgValue>
</operation>

<operation id="5260" st_id="284" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="705">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2520" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.0.preheader:1931  %INPUT_BUNDLE_addr_21_10 = call i8 @_ssdm_op_Read.m_axi.i8P(i8* %INPUT_BUNDLE_addr_219)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_addr_21_10"/></StgValue>
</operation>

<operation id="5261" st_id="284" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="705">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2527" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:1938  %INPUT_BUNDLE_load_22 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_220, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_22"/></StgValue>
</operation>

<operation id="5262" st_id="284" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="705">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2535" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:1946  %INPUT_BUNDLE_load_22_1 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_221, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_22_1"/></StgValue>
</operation>

<operation id="5263" st_id="284" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="705">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2538" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader.0.preheader:1949  %tmp39 = add i9 %tmp_8_18_cast, %tmp_12_18_cast

]]></Node>
<StgValue><ssdm name="tmp39"/></StgValue>
</operation>

<operation id="5264" st_id="284" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="705">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2539" bw="10" op_0_bw="9">
<![CDATA[
.preheader.0.preheader:1950  %tmp39_cast = zext i9 %tmp39 to i10

]]></Node>
<StgValue><ssdm name="tmp39_cast"/></StgValue>
</operation>

<operation id="5265" st_id="284" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="705">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2540" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader.0.preheader:1951  %sum1_18 = add i10 %tmp39_cast, %tmp_10_18_cast

]]></Node>
<StgValue><ssdm name="sum1_18"/></StgValue>
</operation>

<operation id="5266" st_id="284" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="705">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2550" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:1961  %INPUT_BUNDLE_load_22_2 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_222, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_22_2"/></StgValue>
</operation>

<operation id="5267" st_id="284" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="705">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2558" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:1969  %INPUT_BUNDLE_load_22_3 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_223, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_22_3"/></StgValue>
</operation>

<operation id="5268" st_id="284" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="705">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2562" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader.0.preheader:1973  %sum5_neg_18 = sub i9 %tmp_8_18_cast, %tmp_12_18_cast

]]></Node>
<StgValue><ssdm name="sum5_neg_18"/></StgValue>
</operation>

<operation id="5269" st_id="284" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="705">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2597" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:2008  %INPUT_BUNDLE_load_22_4 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_224, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_22_4"/></StgValue>
</operation>

<operation id="5270" st_id="284" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="705">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2604" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:2015  %INPUT_BUNDLE_load_22_5 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_225, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_22_5"/></StgValue>
</operation>

<operation id="5271" st_id="284" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="705">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2612" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:2023  %INPUT_BUNDLE_load_22_6 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_226, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_22_6"/></StgValue>
</operation>
</state>

<state id="285" st_id="285">

<operation id="5272" st_id="285" stage="4" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="706">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1986" bw="1" op_0_bw="1" op_1_bw="8">
<![CDATA[
.preheader.0.preheader:1397  %OUTPUT_BUNDLE_addr_2_4 = call i1 @_ssdm_op_WriteResp.m_axi.i8P(i8* %OUTPUT_BUNDLE_addr_21)

]]></Node>
<StgValue><ssdm name="OUTPUT_BUNDLE_addr_2_4"/></StgValue>
</operation>

<operation id="5273" st_id="285" stage="3" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="706">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2076" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.0.preheader:1487  %tmp_38_13 = call double @llvm.sqrt.f64(double %tmp_37_13)

]]></Node>
<StgValue><ssdm name="tmp_38_13"/></StgValue>
</operation>

<operation id="5274" st_id="285" stage="12" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="706">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2176" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.0.preheader:1587  %tmp_38_14 = call double @llvm.sqrt.f64(double %tmp_37_14)

]]></Node>
<StgValue><ssdm name="tmp_38_14"/></StgValue>
</operation>

<operation id="5275" st_id="285" stage="20" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="706">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2276" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.0.preheader:1687  %tmp_38_15 = call double @llvm.sqrt.f64(double %tmp_37_15)

]]></Node>
<StgValue><ssdm name="tmp_38_15"/></StgValue>
</operation>

<operation id="5276" st_id="285" stage="27" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="706">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2376" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.0.preheader:1787  %tmp_38_16 = call double @llvm.sqrt.f64(double %tmp_37_16)

]]></Node>
<StgValue><ssdm name="tmp_38_16"/></StgValue>
</operation>

<operation id="5277" st_id="285" stage="5" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="706">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2475" bw="64" op_0_bw="32">
<![CDATA[
.preheader.0.preheader:1886  %tmp_37_17 = uitofp i32 %tmp_37_49 to double

]]></Node>
<StgValue><ssdm name="tmp_37_17"/></StgValue>
</operation>

<operation id="5278" st_id="285" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="706">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2528" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.0.preheader:1939  %INPUT_BUNDLE_addr_22_1 = call i8 @_ssdm_op_Read.m_axi.i8P(i8* %INPUT_BUNDLE_addr_220)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_addr_22_1"/></StgValue>
</operation>

<operation id="5279" st_id="285" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="706">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2535" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:1946  %INPUT_BUNDLE_load_22_1 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_221, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_22_1"/></StgValue>
</operation>

<operation id="5280" st_id="285" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="706">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2550" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:1961  %INPUT_BUNDLE_load_22_2 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_222, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_22_2"/></StgValue>
</operation>

<operation id="5281" st_id="285" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="706">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2558" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:1969  %INPUT_BUNDLE_load_22_3 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_223, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_22_3"/></StgValue>
</operation>

<operation id="5282" st_id="285" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="706">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2588" bw="21" op_0_bw="10">
<![CDATA[
.preheader.0.preheader:1999  %tmp_3_19_cast1 = zext i10 %i_1_18 to i21

]]></Node>
<StgValue><ssdm name="tmp_3_19_cast1"/></StgValue>
</operation>

<operation id="5283" st_id="285" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="706">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2597" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:2008  %INPUT_BUNDLE_load_22_4 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_224, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_22_4"/></StgValue>
</operation>

<operation id="5284" st_id="285" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="706">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2604" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:2015  %INPUT_BUNDLE_load_22_5 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_225, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_22_5"/></StgValue>
</operation>

<operation id="5285" st_id="285" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="706">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2612" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:2023  %INPUT_BUNDLE_load_22_6 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_226, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_22_6"/></StgValue>
</operation>

<operation id="5286" st_id="285" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="706">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2619" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:2030  %INPUT_BUNDLE_load_22_7 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_227, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_22_7"/></StgValue>
</operation>

<operation id="5287" st_id="285" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="706">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2623" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
.preheader.0.preheader:2034  %sum10_19 = add i21 %tmp_15_cast_mid2_cas, %tmp_3_19_cast1

]]></Node>
<StgValue><ssdm name="sum10_19"/></StgValue>
</operation>

<operation id="5288" st_id="285" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="706">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2624" bw="32" op_0_bw="21">
<![CDATA[
.preheader.0.preheader:2035  %sum10_19_cast = zext i21 %sum10_19 to i32

]]></Node>
<StgValue><ssdm name="sum10_19_cast"/></StgValue>
</operation>

<operation id="5289" st_id="285" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="706">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2625" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.0.preheader:2036  %input2_sum228 = add i32 %sum10_19_cast, %input1006_phi

]]></Node>
<StgValue><ssdm name="input2_sum228"/></StgValue>
</operation>

<operation id="5290" st_id="285" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="706">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2626" bw="8" op_0_bw="8" op_1_bw="32">
<![CDATA[
.preheader.0.preheader:2037  %INPUT_BUNDLE_addr_228 = getelementptr i8* %INPUT_BUNDLE, i32 %input2_sum228

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_addr_228"/></StgValue>
</operation>
</state>

<state id="286" st_id="286">

<operation id="5291" st_id="286" stage="3" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="707">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1986" bw="1" op_0_bw="1" op_1_bw="8">
<![CDATA[
.preheader.0.preheader:1397  %OUTPUT_BUNDLE_addr_2_4 = call i1 @_ssdm_op_WriteResp.m_axi.i8P(i8* %OUTPUT_BUNDLE_addr_21)

]]></Node>
<StgValue><ssdm name="OUTPUT_BUNDLE_addr_2_4"/></StgValue>
</operation>

<operation id="5292" st_id="286" stage="2" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="707">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2076" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.0.preheader:1487  %tmp_38_13 = call double @llvm.sqrt.f64(double %tmp_37_13)

]]></Node>
<StgValue><ssdm name="tmp_38_13"/></StgValue>
</operation>

<operation id="5293" st_id="286" stage="11" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="707">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2176" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.0.preheader:1587  %tmp_38_14 = call double @llvm.sqrt.f64(double %tmp_37_14)

]]></Node>
<StgValue><ssdm name="tmp_38_14"/></StgValue>
</operation>

<operation id="5294" st_id="286" stage="19" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="707">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2276" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.0.preheader:1687  %tmp_38_15 = call double @llvm.sqrt.f64(double %tmp_37_15)

]]></Node>
<StgValue><ssdm name="tmp_38_15"/></StgValue>
</operation>

<operation id="5295" st_id="286" stage="26" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="707">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2376" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.0.preheader:1787  %tmp_38_16 = call double @llvm.sqrt.f64(double %tmp_37_16)

]]></Node>
<StgValue><ssdm name="tmp_38_16"/></StgValue>
</operation>

<operation id="5296" st_id="286" stage="4" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="707">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2475" bw="64" op_0_bw="32">
<![CDATA[
.preheader.0.preheader:1886  %tmp_37_17 = uitofp i32 %tmp_37_49 to double

]]></Node>
<StgValue><ssdm name="tmp_37_17"/></StgValue>
</operation>

<operation id="5297" st_id="286" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="707">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2536" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.0.preheader:1947  %INPUT_BUNDLE_addr_22_2 = call i8 @_ssdm_op_Read.m_axi.i8P(i8* %INPUT_BUNDLE_addr_221)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_addr_22_2"/></StgValue>
</operation>

<operation id="5298" st_id="286" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="707">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2550" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:1961  %INPUT_BUNDLE_load_22_2 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_222, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_22_2"/></StgValue>
</operation>

<operation id="5299" st_id="286" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="707">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2558" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:1969  %INPUT_BUNDLE_load_22_3 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_223, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_22_3"/></StgValue>
</operation>

<operation id="5300" st_id="286" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="707">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2597" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:2008  %INPUT_BUNDLE_load_22_4 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_224, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_22_4"/></StgValue>
</operation>

<operation id="5301" st_id="286" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="707">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2604" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:2015  %INPUT_BUNDLE_load_22_5 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_225, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_22_5"/></StgValue>
</operation>

<operation id="5302" st_id="286" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="707">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2612" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:2023  %INPUT_BUNDLE_load_22_6 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_226, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_22_6"/></StgValue>
</operation>

<operation id="5303" st_id="286" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="707">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2619" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:2030  %INPUT_BUNDLE_load_22_7 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_227, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_22_7"/></StgValue>
</operation>

<operation id="5304" st_id="286" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="707">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2627" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:2038  %INPUT_BUNDLE_load_22_8 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_228, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_22_8"/></StgValue>
</operation>
</state>

<state id="287" st_id="287">

<operation id="5305" st_id="287" stage="2" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="708">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1986" bw="1" op_0_bw="1" op_1_bw="8">
<![CDATA[
.preheader.0.preheader:1397  %OUTPUT_BUNDLE_addr_2_4 = call i1 @_ssdm_op_WriteResp.m_axi.i8P(i8* %OUTPUT_BUNDLE_addr_21)

]]></Node>
<StgValue><ssdm name="OUTPUT_BUNDLE_addr_2_4"/></StgValue>
</operation>

<operation id="5306" st_id="287" stage="1" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="708">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2076" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.0.preheader:1487  %tmp_38_13 = call double @llvm.sqrt.f64(double %tmp_37_13)

]]></Node>
<StgValue><ssdm name="tmp_38_13"/></StgValue>
</operation>

<operation id="5307" st_id="287" stage="10" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="708">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2176" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.0.preheader:1587  %tmp_38_14 = call double @llvm.sqrt.f64(double %tmp_37_14)

]]></Node>
<StgValue><ssdm name="tmp_38_14"/></StgValue>
</operation>

<operation id="5308" st_id="287" stage="18" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="708">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2276" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.0.preheader:1687  %tmp_38_15 = call double @llvm.sqrt.f64(double %tmp_37_15)

]]></Node>
<StgValue><ssdm name="tmp_38_15"/></StgValue>
</operation>

<operation id="5309" st_id="287" stage="25" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="708">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2376" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.0.preheader:1787  %tmp_38_16 = call double @llvm.sqrt.f64(double %tmp_37_16)

]]></Node>
<StgValue><ssdm name="tmp_38_16"/></StgValue>
</operation>

<operation id="5310" st_id="287" stage="3" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="708">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2475" bw="64" op_0_bw="32">
<![CDATA[
.preheader.0.preheader:1886  %tmp_37_17 = uitofp i32 %tmp_37_49 to double

]]></Node>
<StgValue><ssdm name="tmp_37_17"/></StgValue>
</operation>

<operation id="5311" st_id="287" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="708">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2521" bw="11" op_0_bw="8">
<![CDATA[
.preheader.0.preheader:1932  %tmp_14_18 = zext i8 %INPUT_BUNDLE_addr_21_10 to i11

]]></Node>
<StgValue><ssdm name="tmp_14_18"/></StgValue>
</operation>

<operation id="5312" st_id="287" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="708">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2522" bw="10" op_0_bw="8">
<![CDATA[
.preheader.0.preheader:1933  %tmp_14_18_cast = zext i8 %INPUT_BUNDLE_addr_21_10 to i10

]]></Node>
<StgValue><ssdm name="tmp_14_18_cast"/></StgValue>
</operation>

<operation id="5313" st_id="287" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="708">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2529" bw="9" op_0_bw="9" op_1_bw="8" op_2_bw="1">
<![CDATA[
.preheader.0.preheader:1940  %tmp_18_18 = call i9 @_ssdm_op_BitConcatenate.i9.i8.i1(i8 %INPUT_BUNDLE_addr_22_1, i1 false)

]]></Node>
<StgValue><ssdm name="tmp_18_18"/></StgValue>
</operation>

<operation id="5314" st_id="287" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="708">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2530" bw="10" op_0_bw="9">
<![CDATA[
.preheader.0.preheader:1941  %tmp_18_18_cast = zext i9 %tmp_18_18 to i10

]]></Node>
<StgValue><ssdm name="tmp_18_18_cast"/></StgValue>
</operation>

<operation id="5315" st_id="287" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="708">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2537" bw="10" op_0_bw="8">
<![CDATA[
.preheader.0.preheader:1948  %tmp_20_18_cast = zext i8 %INPUT_BUNDLE_addr_22_2 to i10

]]></Node>
<StgValue><ssdm name="tmp_20_18_cast"/></StgValue>
</operation>

<operation id="5316" st_id="287" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="708">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2541" bw="11" op_0_bw="10">
<![CDATA[
.preheader.0.preheader:1952  %sum1_18_cast = zext i10 %sum1_18 to i11

]]></Node>
<StgValue><ssdm name="sum1_18_cast"/></StgValue>
</operation>

<operation id="5317" st_id="287" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="708">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2542" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader.0.preheader:1953  %tmp_21_18 = sub i11 %tmp_14_18, %sum1_18_cast

]]></Node>
<StgValue><ssdm name="tmp_21_18"/></StgValue>
</operation>

<operation id="5318" st_id="287" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="708">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2543" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader.0.preheader:1954  %tmp40 = add i10 %tmp_18_18_cast, %tmp_20_18_cast

]]></Node>
<StgValue><ssdm name="tmp40"/></StgValue>
</operation>

<operation id="5319" st_id="287" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="708">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2544" bw="11" op_0_bw="10">
<![CDATA[
.preheader.0.preheader:1955  %tmp40_cast = zext i10 %tmp40 to i11

]]></Node>
<StgValue><ssdm name="tmp40_cast"/></StgValue>
</operation>

<operation id="5320" st_id="287" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="708">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2545" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader.0.preheader:1956  %convulution_horizont_27 = add i11 %tmp40_cast, %tmp_21_18

]]></Node>
<StgValue><ssdm name="convulution_horizont_27"/></StgValue>
</operation>

<operation id="5321" st_id="287" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="708">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2551" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.0.preheader:1962  %INPUT_BUNDLE_addr_22_3 = call i8 @_ssdm_op_Read.m_axi.i8P(i8* %INPUT_BUNDLE_addr_222)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_addr_22_3"/></StgValue>
</operation>

<operation id="5322" st_id="287" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="708">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2558" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:1969  %INPUT_BUNDLE_load_22_3 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_223, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_22_3"/></StgValue>
</operation>

<operation id="5323" st_id="287" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="708">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2563" bw="10" op_0_bw="9">
<![CDATA[
.preheader.0.preheader:1974  %sum5_neg_18_cast = sext i9 %sum5_neg_18 to i10

]]></Node>
<StgValue><ssdm name="sum5_neg_18_cast"/></StgValue>
</operation>

<operation id="5324" st_id="287" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="708">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2564" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader.0.preheader:1975  %sum6_neg_18 = add i10 %sum5_neg_18_cast, %tmp_14_18_cast

]]></Node>
<StgValue><ssdm name="sum6_neg_18"/></StgValue>
</operation>

<operation id="5325" st_id="287" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="708">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2565" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader.0.preheader:1976  %tmp_31_18 = sub i10 %sum6_neg_18, %tmp_20_18_cast

]]></Node>
<StgValue><ssdm name="tmp_31_18"/></StgValue>
</operation>

<operation id="5326" st_id="287" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="708">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2597" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:2008  %INPUT_BUNDLE_load_22_4 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_224, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_22_4"/></StgValue>
</operation>

<operation id="5327" st_id="287" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="708">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2604" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:2015  %INPUT_BUNDLE_load_22_5 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_225, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_22_5"/></StgValue>
</operation>

<operation id="5328" st_id="287" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="708">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2612" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:2023  %INPUT_BUNDLE_load_22_6 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_226, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_22_6"/></StgValue>
</operation>

<operation id="5329" st_id="287" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="708">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2619" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:2030  %INPUT_BUNDLE_load_22_7 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_227, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_22_7"/></StgValue>
</operation>

<operation id="5330" st_id="287" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="708">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2627" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:2038  %INPUT_BUNDLE_load_22_8 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_228, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_22_8"/></StgValue>
</operation>

<operation id="5331" st_id="287" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="708">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2635" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:2046  %INPUT_BUNDLE_load_22_9 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_229, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_22_9"/></StgValue>
</operation>

<operation id="5332" st_id="287" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="708">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2646" bw="20" op_0_bw="20" op_1_bw="10" op_2_bw="10">
<![CDATA[
.preheader.0.preheader:2057  %tmp_95 = call i20 @_ssdm_op_BitConcatenate.i20.i10.i10(i10 %tmp_11_mid2, i10 %i_1_18)

]]></Node>
<StgValue><ssdm name="tmp_95"/></StgValue>
</operation>

<operation id="5333" st_id="287" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="708">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2647" bw="32" op_0_bw="20">
<![CDATA[
.preheader.0.preheader:2058  %tmp_24_19 = zext i20 %tmp_95 to i32

]]></Node>
<StgValue><ssdm name="tmp_24_19"/></StgValue>
</operation>

<operation id="5334" st_id="287" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="708">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2648" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.0.preheader:2059  %input2_sum230 = add i32 %tmp_24_19, %input1006_phi

]]></Node>
<StgValue><ssdm name="input2_sum230"/></StgValue>
</operation>

<operation id="5335" st_id="287" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="708">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2649" bw="8" op_0_bw="8" op_1_bw="32">
<![CDATA[
.preheader.0.preheader:2060  %INPUT_BUNDLE_addr_230 = getelementptr i8* %INPUT_BUNDLE, i32 %input2_sum230

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_addr_230"/></StgValue>
</operation>

<operation id="5336" st_id="287" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="708">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2654" bw="20" op_0_bw="20" op_1_bw="10" op_2_bw="10">
<![CDATA[
.preheader.0.preheader:2065  %tmp_96 = call i20 @_ssdm_op_BitConcatenate.i20.i10.i10(i10 %tmp_18_mid2, i10 %i_1_18)

]]></Node>
<StgValue><ssdm name="tmp_96"/></StgValue>
</operation>

<operation id="5337" st_id="287" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="708">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2655" bw="32" op_0_bw="20">
<![CDATA[
.preheader.0.preheader:2066  %tmp_28_19 = zext i20 %tmp_96 to i32

]]></Node>
<StgValue><ssdm name="tmp_28_19"/></StgValue>
</operation>

<operation id="5338" st_id="287" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="708">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2656" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.0.preheader:2067  %input2_sum231 = add i32 %tmp_28_19, %input1006_phi

]]></Node>
<StgValue><ssdm name="input2_sum231"/></StgValue>
</operation>

<operation id="5339" st_id="287" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="708">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2657" bw="8" op_0_bw="8" op_1_bw="32">
<![CDATA[
.preheader.0.preheader:2068  %INPUT_BUNDLE_addr_231 = getelementptr i8* %INPUT_BUNDLE, i32 %input2_sum231

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_addr_231"/></StgValue>
</operation>
</state>

<state id="288" st_id="288">

<operation id="5340" st_id="288" stage="1" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="709">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1986" bw="1" op_0_bw="1" op_1_bw="8">
<![CDATA[
.preheader.0.preheader:1397  %OUTPUT_BUNDLE_addr_2_4 = call i1 @_ssdm_op_WriteResp.m_axi.i8P(i8* %OUTPUT_BUNDLE_addr_21)

]]></Node>
<StgValue><ssdm name="OUTPUT_BUNDLE_addr_2_4"/></StgValue>
</operation>

<operation id="5341" st_id="288" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="709">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2077" bw="16" op_0_bw="16" op_1_bw="64">
<![CDATA[
.preheader.0.preheader:1488  %tmp_39_13 = call fastcc i16 @__hls_fptoui_double_(double %tmp_38_13)

]]></Node>
<StgValue><ssdm name="tmp_39_13"/></StgValue>
</operation>

<operation id="5342" st_id="288" stage="9" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="709">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2176" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.0.preheader:1587  %tmp_38_14 = call double @llvm.sqrt.f64(double %tmp_37_14)

]]></Node>
<StgValue><ssdm name="tmp_38_14"/></StgValue>
</operation>

<operation id="5343" st_id="288" stage="17" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="709">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2276" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.0.preheader:1687  %tmp_38_15 = call double @llvm.sqrt.f64(double %tmp_37_15)

]]></Node>
<StgValue><ssdm name="tmp_38_15"/></StgValue>
</operation>

<operation id="5344" st_id="288" stage="24" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="709">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2376" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.0.preheader:1787  %tmp_38_16 = call double @llvm.sqrt.f64(double %tmp_37_16)

]]></Node>
<StgValue><ssdm name="tmp_38_16"/></StgValue>
</operation>

<operation id="5345" st_id="288" stage="2" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="709">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2475" bw="64" op_0_bw="32">
<![CDATA[
.preheader.0.preheader:1886  %tmp_37_17 = uitofp i32 %tmp_37_49 to double

]]></Node>
<StgValue><ssdm name="tmp_37_17"/></StgValue>
</operation>

<operation id="5346" st_id="288" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="709">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2559" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.0.preheader:1970  %INPUT_BUNDLE_addr_22_4 = call i8 @_ssdm_op_Read.m_axi.i8P(i8* %INPUT_BUNDLE_addr_223)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_addr_22_4"/></StgValue>
</operation>

<operation id="5347" st_id="288" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="709">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2597" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:2008  %INPUT_BUNDLE_load_22_4 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_224, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_22_4"/></StgValue>
</operation>

<operation id="5348" st_id="288" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="709">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2604" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:2015  %INPUT_BUNDLE_load_22_5 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_225, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_22_5"/></StgValue>
</operation>

<operation id="5349" st_id="288" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="709">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2612" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:2023  %INPUT_BUNDLE_load_22_6 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_226, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_22_6"/></StgValue>
</operation>

<operation id="5350" st_id="288" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="709">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2619" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:2030  %INPUT_BUNDLE_load_22_7 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_227, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_22_7"/></StgValue>
</operation>

<operation id="5351" st_id="288" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="709">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2627" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:2038  %INPUT_BUNDLE_load_22_8 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_228, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_22_8"/></StgValue>
</operation>

<operation id="5352" st_id="288" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="709">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2635" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:2046  %INPUT_BUNDLE_load_22_9 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_229, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_22_9"/></StgValue>
</operation>

<operation id="5353" st_id="288" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="709">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2650" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:2061  %INPUT_BUNDLE_load_23 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_230, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_23"/></StgValue>
</operation>

<operation id="5354" st_id="288" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="709">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2687" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader.0.preheader:2098  %i_1_19 = add i10 21, %i_mid2

]]></Node>
<StgValue><ssdm name="i_1_19"/></StgValue>
</operation>
</state>

<state id="289" st_id="289">

<operation id="5355" st_id="289" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="710">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2077" bw="16" op_0_bw="16" op_1_bw="64">
<![CDATA[
.preheader.0.preheader:1488  %tmp_39_13 = call fastcc i16 @__hls_fptoui_double_(double %tmp_38_13)

]]></Node>
<StgValue><ssdm name="tmp_39_13"/></StgValue>
</operation>

<operation id="5356" st_id="289" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="710">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2078" bw="2" op_0_bw="2" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.0.preheader:1489  %tmp_186 = call i2 @_ssdm_op_PartSelect.i2.i16.i32.i32(i16 %tmp_39_13, i32 8, i32 9)

]]></Node>
<StgValue><ssdm name="tmp_186"/></StgValue>
</operation>

<operation id="5357" st_id="289" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="710">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2079" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader.0.preheader:1490  %icmp22 = icmp ne i2 %tmp_186, 0

]]></Node>
<StgValue><ssdm name="icmp22"/></StgValue>
</operation>

<operation id="5358" st_id="289" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="710">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2080" bw="8" op_0_bw="16">
<![CDATA[
.preheader.0.preheader:1491  %tmp_187 = trunc i16 %tmp_39_13 to i8

]]></Node>
<StgValue><ssdm name="tmp_187"/></StgValue>
</operation>

<operation id="5359" st_id="289" stage="8" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="710">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2176" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.0.preheader:1587  %tmp_38_14 = call double @llvm.sqrt.f64(double %tmp_37_14)

]]></Node>
<StgValue><ssdm name="tmp_38_14"/></StgValue>
</operation>

<operation id="5360" st_id="289" stage="16" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="710">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2276" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.0.preheader:1687  %tmp_38_15 = call double @llvm.sqrt.f64(double %tmp_37_15)

]]></Node>
<StgValue><ssdm name="tmp_38_15"/></StgValue>
</operation>

<operation id="5361" st_id="289" stage="23" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="710">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2376" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.0.preheader:1787  %tmp_38_16 = call double @llvm.sqrt.f64(double %tmp_37_16)

]]></Node>
<StgValue><ssdm name="tmp_38_16"/></StgValue>
</operation>

<operation id="5362" st_id="289" stage="1" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="710">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2475" bw="64" op_0_bw="32">
<![CDATA[
.preheader.0.preheader:1886  %tmp_37_17 = uitofp i32 %tmp_37_49 to double

]]></Node>
<StgValue><ssdm name="tmp_37_17"/></StgValue>
</operation>

<operation id="5363" st_id="289" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="710">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2552" bw="9" op_0_bw="9" op_1_bw="8" op_2_bw="1">
<![CDATA[
.preheader.0.preheader:1963  %tmp_26_18 = call i9 @_ssdm_op_BitConcatenate.i9.i8.i1(i8 %INPUT_BUNDLE_addr_22_3, i1 false)

]]></Node>
<StgValue><ssdm name="tmp_26_18"/></StgValue>
</operation>

<operation id="5364" st_id="289" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="710">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2553" bw="11" op_0_bw="9">
<![CDATA[
.preheader.0.preheader:1964  %tmp_26_18_cast = zext i9 %tmp_26_18 to i11

]]></Node>
<StgValue><ssdm name="tmp_26_18_cast"/></StgValue>
</operation>

<operation id="5365" st_id="289" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="710">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2560" bw="9" op_0_bw="9" op_1_bw="8" op_2_bw="1">
<![CDATA[
.preheader.0.preheader:1971  %tmp_30_18 = call i9 @_ssdm_op_BitConcatenate.i9.i8.i1(i8 %INPUT_BUNDLE_addr_22_4, i1 false)

]]></Node>
<StgValue><ssdm name="tmp_30_18"/></StgValue>
</operation>

<operation id="5366" st_id="289" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="710">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2561" bw="11" op_0_bw="9">
<![CDATA[
.preheader.0.preheader:1972  %tmp_30_18_cast = zext i9 %tmp_30_18 to i11

]]></Node>
<StgValue><ssdm name="tmp_30_18_cast"/></StgValue>
</operation>

<operation id="5367" st_id="289" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="710">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2566" bw="11" op_0_bw="10">
<![CDATA[
.preheader.0.preheader:1977  %tmp_31_18_cast = sext i10 %tmp_31_18 to i11

]]></Node>
<StgValue><ssdm name="tmp_31_18_cast"/></StgValue>
</operation>

<operation id="5368" st_id="289" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="710">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2567" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader.0.preheader:1978  %tmp_32_18 = sub i11 %tmp_31_18_cast, %tmp_26_18_cast

]]></Node>
<StgValue><ssdm name="tmp_32_18"/></StgValue>
</operation>

<operation id="5369" st_id="289" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="710">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2568" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader.0.preheader:1979  %convulution_vertical_18 = add i11 %tmp_32_18, %tmp_30_18_cast

]]></Node>
<StgValue><ssdm name="convulution_vertical_18"/></StgValue>
</operation>

<operation id="5370" st_id="289" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="710">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2598" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.0.preheader:2009  %INPUT_BUNDLE_addr_22_5 = call i8 @_ssdm_op_Read.m_axi.i8P(i8* %INPUT_BUNDLE_addr_224)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_addr_22_5"/></StgValue>
</operation>

<operation id="5371" st_id="289" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="710">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2604" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:2015  %INPUT_BUNDLE_load_22_5 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_225, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_22_5"/></StgValue>
</operation>

<operation id="5372" st_id="289" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="710">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2612" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:2023  %INPUT_BUNDLE_load_22_6 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_226, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_22_6"/></StgValue>
</operation>

<operation id="5373" st_id="289" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="710">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2619" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:2030  %INPUT_BUNDLE_load_22_7 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_227, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_22_7"/></StgValue>
</operation>

<operation id="5374" st_id="289" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="710">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2627" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:2038  %INPUT_BUNDLE_load_22_8 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_228, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_22_8"/></StgValue>
</operation>

<operation id="5375" st_id="289" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="710">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2635" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:2046  %INPUT_BUNDLE_load_22_9 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_229, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_22_9"/></StgValue>
</operation>

<operation id="5376" st_id="289" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="710">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2650" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:2061  %INPUT_BUNDLE_load_23 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_230, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_23"/></StgValue>
</operation>

<operation id="5377" st_id="289" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="710">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2658" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:2069  %INPUT_BUNDLE_load_23_1 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_231, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_23_1"/></StgValue>
</operation>

<operation id="5378" st_id="289" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="710">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2690" bw="20" op_0_bw="20" op_1_bw="10" op_2_bw="10">
<![CDATA[
.preheader.0.preheader:2101  %tmp_60 = call i20 @_ssdm_op_BitConcatenate.i20.i10.i10(i10 %j_mid2, i10 %i_1_19)

]]></Node>
<StgValue><ssdm name="tmp_60"/></StgValue>
</operation>

<operation id="5379" st_id="289" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="710">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2691" bw="32" op_0_bw="20">
<![CDATA[
.preheader.0.preheader:2102  %tmp_6_20 = zext i20 %tmp_60 to i32

]]></Node>
<StgValue><ssdm name="tmp_6_20"/></StgValue>
</operation>

<operation id="5380" st_id="289" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="710">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2692" bw="21" op_0_bw="20">
<![CDATA[
.preheader.0.preheader:2103  %tmp_6_20_cast = zext i20 %tmp_60 to i21

]]></Node>
<StgValue><ssdm name="tmp_6_20_cast"/></StgValue>
</operation>

<operation id="5381" st_id="289" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="710">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2693" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
.preheader.0.preheader:2104  %sum2_20 = add i21 -1025, %tmp_6_20_cast

]]></Node>
<StgValue><ssdm name="sum2_20"/></StgValue>
</operation>

<operation id="5382" st_id="289" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="710">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2694" bw="32" op_0_bw="21">
<![CDATA[
.preheader.0.preheader:2105  %sum2_20_cast = sext i21 %sum2_20 to i32

]]></Node>
<StgValue><ssdm name="sum2_20_cast"/></StgValue>
</operation>

<operation id="5383" st_id="289" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="710">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2695" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.0.preheader:2106  %input2_sum232 = add i32 %sum2_20_cast, %input1006_phi

]]></Node>
<StgValue><ssdm name="input2_sum232"/></StgValue>
</operation>

<operation id="5384" st_id="289" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="710">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2696" bw="8" op_0_bw="8" op_1_bw="32">
<![CDATA[
.preheader.0.preheader:2107  %INPUT_BUNDLE_addr_232 = getelementptr i8* %INPUT_BUNDLE, i32 %input2_sum232

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_addr_232"/></StgValue>
</operation>

<operation id="5385" st_id="289" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="710">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2782" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.0.preheader:2193  %output4_sum29 = add i32 %tmp_6_20, %output1007_phi

]]></Node>
<StgValue><ssdm name="output4_sum29"/></StgValue>
</operation>

<operation id="5386" st_id="289" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="710">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2783" bw="8" op_0_bw="8" op_1_bw="32">
<![CDATA[
.preheader.0.preheader:2194  %OUTPUT_BUNDLE_addr_29 = getelementptr i8* %OUTPUT_BUNDLE, i32 %output4_sum29

]]></Node>
<StgValue><ssdm name="OUTPUT_BUNDLE_addr_29"/></StgValue>
</operation>
</state>

<state id="290" st_id="290">

<operation id="5387" st_id="290" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="711">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2081" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader.0.preheader:1492  %tmp_42_13 = select i1 %icmp22, i8 -1, i8 %tmp_187

]]></Node>
<StgValue><ssdm name="tmp_42_13"/></StgValue>
</operation>

<operation id="5388" st_id="290" stage="7" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="711">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2176" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.0.preheader:1587  %tmp_38_14 = call double @llvm.sqrt.f64(double %tmp_37_14)

]]></Node>
<StgValue><ssdm name="tmp_38_14"/></StgValue>
</operation>

<operation id="5389" st_id="290" stage="15" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="711">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2276" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.0.preheader:1687  %tmp_38_15 = call double @llvm.sqrt.f64(double %tmp_37_15)

]]></Node>
<StgValue><ssdm name="tmp_38_15"/></StgValue>
</operation>

<operation id="5390" st_id="290" stage="22" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="711">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2376" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.0.preheader:1787  %tmp_38_16 = call double @llvm.sqrt.f64(double %tmp_37_16)

]]></Node>
<StgValue><ssdm name="tmp_38_16"/></StgValue>
</operation>

<operation id="5391" st_id="290" stage="31" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="711">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2476" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.0.preheader:1887  %tmp_38_17 = call double @llvm.sqrt.f64(double %tmp_37_17)

]]></Node>
<StgValue><ssdm name="tmp_38_17"/></StgValue>
</operation>

<operation id="5392" st_id="290" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="711">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2571" bw="20" op_0_bw="11">
<![CDATA[
.preheader.0.preheader:1982  %tmp_35_18 = sext i11 %convulution_vertical_18 to i20

]]></Node>
<StgValue><ssdm name="tmp_35_18"/></StgValue>
</operation>

<operation id="5393" st_id="290" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="711">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2572" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.preheader.0.preheader:1983  %tmp_36_18 = mul i20 %tmp_35_18, %tmp_35_18

]]></Node>
<StgValue><ssdm name="tmp_36_18"/></StgValue>
</operation>

<operation id="5394" st_id="290" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="711">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2605" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.0.preheader:2016  %INPUT_BUNDLE_addr_22_6 = call i8 @_ssdm_op_Read.m_axi.i8P(i8* %INPUT_BUNDLE_addr_225)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_addr_22_6"/></StgValue>
</operation>

<operation id="5395" st_id="290" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="711">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2612" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:2023  %INPUT_BUNDLE_load_22_6 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_226, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_22_6"/></StgValue>
</operation>

<operation id="5396" st_id="290" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="711">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2619" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:2030  %INPUT_BUNDLE_load_22_7 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_227, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_22_7"/></StgValue>
</operation>

<operation id="5397" st_id="290" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="711">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2627" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:2038  %INPUT_BUNDLE_load_22_8 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_228, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_22_8"/></StgValue>
</operation>

<operation id="5398" st_id="290" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="711">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2635" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:2046  %INPUT_BUNDLE_load_22_9 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_229, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_22_9"/></StgValue>
</operation>

<operation id="5399" st_id="290" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="711">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2650" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:2061  %INPUT_BUNDLE_load_23 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_230, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_23"/></StgValue>
</operation>

<operation id="5400" st_id="290" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="711">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2658" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:2069  %INPUT_BUNDLE_load_23_1 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_231, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_23_1"/></StgValue>
</operation>

<operation id="5401" st_id="290" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="711">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2689" bw="20" op_0_bw="10">
<![CDATA[
.preheader.0.preheader:2100  %tmp_3_20_cast = zext i10 %i_1_19 to i20

]]></Node>
<StgValue><ssdm name="tmp_3_20_cast"/></StgValue>
</operation>

<operation id="5402" st_id="290" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="711">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2697" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:2108  %INPUT_BUNDLE_load_23_2 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_232, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_23_2"/></StgValue>
</operation>

<operation id="5403" st_id="290" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="711">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2700" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.preheader.0.preheader:2111  %sum4_20 = add i20 %tmp_9_mid2, %tmp_3_20_cast

]]></Node>
<StgValue><ssdm name="sum4_20"/></StgValue>
</operation>

<operation id="5404" st_id="290" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="711">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2701" bw="32" op_0_bw="20">
<![CDATA[
.preheader.0.preheader:2112  %sum4_20_cast = zext i20 %sum4_20 to i32

]]></Node>
<StgValue><ssdm name="sum4_20_cast"/></StgValue>
</operation>

<operation id="5405" st_id="290" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="711">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2702" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.0.preheader:2113  %input2_sum233 = add i32 %sum4_20_cast, %input1006_phi

]]></Node>
<StgValue><ssdm name="input2_sum233"/></StgValue>
</operation>

<operation id="5406" st_id="290" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="711">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2703" bw="8" op_0_bw="8" op_1_bw="32">
<![CDATA[
.preheader.0.preheader:2114  %INPUT_BUNDLE_addr_233 = getelementptr i8* %INPUT_BUNDLE, i32 %input2_sum233

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_addr_233"/></StgValue>
</operation>
</state>

<state id="291" st_id="291">

<operation id="5407" st_id="291" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="712">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2085" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8" op_3_bw="1">
<![CDATA[
.preheader.0.preheader:1496  call void @_ssdm_op_Write.m_axi.i8P(i8* %OUTPUT_BUNDLE_addr_22, i8 %tmp_42_13, i1 true)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="5408" st_id="291" stage="6" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="712">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2176" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.0.preheader:1587  %tmp_38_14 = call double @llvm.sqrt.f64(double %tmp_37_14)

]]></Node>
<StgValue><ssdm name="tmp_38_14"/></StgValue>
</operation>

<operation id="5409" st_id="291" stage="14" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="712">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2276" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.0.preheader:1687  %tmp_38_15 = call double @llvm.sqrt.f64(double %tmp_37_15)

]]></Node>
<StgValue><ssdm name="tmp_38_15"/></StgValue>
</operation>

<operation id="5410" st_id="291" stage="21" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="712">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2376" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.0.preheader:1787  %tmp_38_16 = call double @llvm.sqrt.f64(double %tmp_37_16)

]]></Node>
<StgValue><ssdm name="tmp_38_16"/></StgValue>
</operation>

<operation id="5411" st_id="291" stage="30" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="712">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2476" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.0.preheader:1887  %tmp_38_17 = call double @llvm.sqrt.f64(double %tmp_37_17)

]]></Node>
<StgValue><ssdm name="tmp_38_17"/></StgValue>
</operation>

<operation id="5412" st_id="291" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="712">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2569" bw="20" op_0_bw="11">
<![CDATA[
.preheader.0.preheader:1980  %tmp_33_18 = sext i11 %convulution_horizont_27 to i20

]]></Node>
<StgValue><ssdm name="tmp_33_18"/></StgValue>
</operation>

<operation id="5413" st_id="291" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="712">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2570" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.preheader.0.preheader:1981  %tmp_34_18 = mul i20 %tmp_33_18, %tmp_33_18

]]></Node>
<StgValue><ssdm name="tmp_34_18"/></StgValue>
</operation>

<operation id="5414" st_id="291" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="712">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2573" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.preheader.0.preheader:1984  %p_18 = add i20 %tmp_36_18, %tmp_34_18

]]></Node>
<StgValue><ssdm name="p_18"/></StgValue>
</operation>

<operation id="5415" st_id="291" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="712">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2613" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.0.preheader:2024  %INPUT_BUNDLE_addr_22_7 = call i8 @_ssdm_op_Read.m_axi.i8P(i8* %INPUT_BUNDLE_addr_226)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_addr_22_7"/></StgValue>
</operation>

<operation id="5416" st_id="291" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="712">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2619" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:2030  %INPUT_BUNDLE_load_22_7 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_227, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_22_7"/></StgValue>
</operation>

<operation id="5417" st_id="291" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="712">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2627" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:2038  %INPUT_BUNDLE_load_22_8 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_228, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_22_8"/></StgValue>
</operation>

<operation id="5418" st_id="291" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="712">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2635" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:2046  %INPUT_BUNDLE_load_22_9 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_229, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_22_9"/></StgValue>
</operation>

<operation id="5419" st_id="291" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="712">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2650" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:2061  %INPUT_BUNDLE_load_23 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_230, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_23"/></StgValue>
</operation>

<operation id="5420" st_id="291" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="712">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2658" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:2069  %INPUT_BUNDLE_load_23_1 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_231, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_23_1"/></StgValue>
</operation>

<operation id="5421" st_id="291" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="712">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2697" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:2108  %INPUT_BUNDLE_load_23_2 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_232, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_23_2"/></StgValue>
</operation>

<operation id="5422" st_id="291" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="712">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2704" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:2115  %INPUT_BUNDLE_load_23_3 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_233, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_23_3"/></StgValue>
</operation>

<operation id="5423" st_id="291" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="712">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2708" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
.preheader.0.preheader:2119  %sum6_20 = add i21 1023, %tmp_6_20_cast

]]></Node>
<StgValue><ssdm name="sum6_20"/></StgValue>
</operation>

<operation id="5424" st_id="291" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="712">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2709" bw="32" op_0_bw="21">
<![CDATA[
.preheader.0.preheader:2120  %sum6_20_cast = zext i21 %sum6_20 to i32

]]></Node>
<StgValue><ssdm name="sum6_20_cast"/></StgValue>
</operation>

<operation id="5425" st_id="291" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="712">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2710" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.0.preheader:2121  %input2_sum234 = add i32 %sum6_20_cast, %input1006_phi

]]></Node>
<StgValue><ssdm name="input2_sum234"/></StgValue>
</operation>

<operation id="5426" st_id="291" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="712">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2711" bw="8" op_0_bw="8" op_1_bw="32">
<![CDATA[
.preheader.0.preheader:2122  %INPUT_BUNDLE_addr_234 = getelementptr i8* %INPUT_BUNDLE, i32 %input2_sum234

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_addr_234"/></StgValue>
</operation>

<operation id="5427" st_id="291" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="712">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2715" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
.preheader.0.preheader:2126  %sum8_20 = add i21 -1023, %tmp_6_20_cast

]]></Node>
<StgValue><ssdm name="sum8_20"/></StgValue>
</operation>

<operation id="5428" st_id="291" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="712">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2716" bw="32" op_0_bw="21">
<![CDATA[
.preheader.0.preheader:2127  %sum8_20_cast = sext i21 %sum8_20 to i32

]]></Node>
<StgValue><ssdm name="sum8_20_cast"/></StgValue>
</operation>

<operation id="5429" st_id="291" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="712">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2717" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.0.preheader:2128  %input2_sum235 = add i32 %sum8_20_cast, %input1006_phi

]]></Node>
<StgValue><ssdm name="input2_sum235"/></StgValue>
</operation>

<operation id="5430" st_id="291" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="712">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2718" bw="8" op_0_bw="8" op_1_bw="32">
<![CDATA[
.preheader.0.preheader:2129  %INPUT_BUNDLE_addr_235 = getelementptr i8* %INPUT_BUNDLE, i32 %input2_sum235

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_addr_235"/></StgValue>
</operation>

<operation id="5431" st_id="291" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="712">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2731" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
.preheader.0.preheader:2142  %sum12_20 = add i21 1025, %tmp_6_20_cast

]]></Node>
<StgValue><ssdm name="sum12_20"/></StgValue>
</operation>

<operation id="5432" st_id="291" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="712">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2732" bw="32" op_0_bw="21">
<![CDATA[
.preheader.0.preheader:2143  %sum12_20_cast = zext i21 %sum12_20 to i32

]]></Node>
<StgValue><ssdm name="sum12_20_cast"/></StgValue>
</operation>

<operation id="5433" st_id="291" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="712">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2733" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.0.preheader:2144  %input2_sum237 = add i32 %sum12_20_cast, %input1006_phi

]]></Node>
<StgValue><ssdm name="input2_sum237"/></StgValue>
</operation>

<operation id="5434" st_id="291" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="712">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2734" bw="8" op_0_bw="8" op_1_bw="32">
<![CDATA[
.preheader.0.preheader:2145  %INPUT_BUNDLE_addr_237 = getelementptr i8* %INPUT_BUNDLE, i32 %input2_sum237

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_addr_237"/></StgValue>
</operation>
</state>

<state id="292" st_id="292">

<operation id="5435" st_id="292" stage="5" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="713">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2086" bw="1" op_0_bw="1" op_1_bw="8">
<![CDATA[
.preheader.0.preheader:1497  %OUTPUT_BUNDLE_addr_2_6 = call i1 @_ssdm_op_WriteResp.m_axi.i8P(i8* %OUTPUT_BUNDLE_addr_22)

]]></Node>
<StgValue><ssdm name="OUTPUT_BUNDLE_addr_2_6"/></StgValue>
</operation>

<operation id="5436" st_id="292" stage="5" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="713">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2176" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.0.preheader:1587  %tmp_38_14 = call double @llvm.sqrt.f64(double %tmp_37_14)

]]></Node>
<StgValue><ssdm name="tmp_38_14"/></StgValue>
</operation>

<operation id="5437" st_id="292" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="713">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2184" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:1595  %OUTPUT_BUNDLE_addr_2_7 = call i1 @_ssdm_op_WriteReq.m_axi.i8P(i8* %OUTPUT_BUNDLE_addr_23, i32 1)

]]></Node>
<StgValue><ssdm name="OUTPUT_BUNDLE_addr_2_7"/></StgValue>
</operation>

<operation id="5438" st_id="292" stage="13" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="713">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2276" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.0.preheader:1687  %tmp_38_15 = call double @llvm.sqrt.f64(double %tmp_37_15)

]]></Node>
<StgValue><ssdm name="tmp_38_15"/></StgValue>
</operation>

<operation id="5439" st_id="292" stage="20" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="713">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2376" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.0.preheader:1787  %tmp_38_16 = call double @llvm.sqrt.f64(double %tmp_37_16)

]]></Node>
<StgValue><ssdm name="tmp_38_16"/></StgValue>
</operation>

<operation id="5440" st_id="292" stage="29" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="713">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2476" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.0.preheader:1887  %tmp_38_17 = call double @llvm.sqrt.f64(double %tmp_37_17)

]]></Node>
<StgValue><ssdm name="tmp_38_17"/></StgValue>
</operation>

<operation id="5441" st_id="292" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="713">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2574" bw="32" op_0_bw="20">
<![CDATA[
.preheader.0.preheader:1985  %tmp_37_50 = zext i20 %p_18 to i32

]]></Node>
<StgValue><ssdm name="tmp_37_50"/></StgValue>
</operation>

<operation id="5442" st_id="292" stage="6" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="713">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2575" bw="64" op_0_bw="32">
<![CDATA[
.preheader.0.preheader:1986  %tmp_37_18 = uitofp i32 %tmp_37_50 to double

]]></Node>
<StgValue><ssdm name="tmp_37_18"/></StgValue>
</operation>

<operation id="5443" st_id="292" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="713">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2599" bw="9" op_0_bw="8">
<![CDATA[
.preheader.0.preheader:2010  %tmp_8_19_cast = zext i8 %INPUT_BUNDLE_addr_22_5 to i9

]]></Node>
<StgValue><ssdm name="tmp_8_19_cast"/></StgValue>
</operation>

<operation id="5444" st_id="292" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="713">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2606" bw="9" op_0_bw="9" op_1_bw="8" op_2_bw="1">
<![CDATA[
.preheader.0.preheader:2017  %tmp_10_19 = call i9 @_ssdm_op_BitConcatenate.i9.i8.i1(i8 %INPUT_BUNDLE_addr_22_6, i1 false)

]]></Node>
<StgValue><ssdm name="tmp_10_19"/></StgValue>
</operation>

<operation id="5445" st_id="292" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="713">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2607" bw="10" op_0_bw="9">
<![CDATA[
.preheader.0.preheader:2018  %tmp_10_19_cast = zext i9 %tmp_10_19 to i10

]]></Node>
<StgValue><ssdm name="tmp_10_19_cast"/></StgValue>
</operation>

<operation id="5446" st_id="292" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="713">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2614" bw="9" op_0_bw="8">
<![CDATA[
.preheader.0.preheader:2025  %tmp_12_19_cast = zext i8 %INPUT_BUNDLE_addr_22_7 to i9

]]></Node>
<StgValue><ssdm name="tmp_12_19_cast"/></StgValue>
</operation>

<operation id="5447" st_id="292" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="713">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2620" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.0.preheader:2031  %INPUT_BUNDLE_addr_22_8 = call i8 @_ssdm_op_Read.m_axi.i8P(i8* %INPUT_BUNDLE_addr_227)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_addr_22_8"/></StgValue>
</operation>

<operation id="5448" st_id="292" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="713">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2627" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:2038  %INPUT_BUNDLE_load_22_8 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_228, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_22_8"/></StgValue>
</operation>

<operation id="5449" st_id="292" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="713">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2635" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:2046  %INPUT_BUNDLE_load_22_9 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_229, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_22_9"/></StgValue>
</operation>

<operation id="5450" st_id="292" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="713">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2638" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader.0.preheader:2049  %tmp41 = add i9 %tmp_8_19_cast, %tmp_12_19_cast

]]></Node>
<StgValue><ssdm name="tmp41"/></StgValue>
</operation>

<operation id="5451" st_id="292" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="713">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2639" bw="10" op_0_bw="9">
<![CDATA[
.preheader.0.preheader:2050  %tmp41_cast = zext i9 %tmp41 to i10

]]></Node>
<StgValue><ssdm name="tmp41_cast"/></StgValue>
</operation>

<operation id="5452" st_id="292" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="713">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2640" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader.0.preheader:2051  %sum1_19 = add i10 %tmp41_cast, %tmp_10_19_cast

]]></Node>
<StgValue><ssdm name="sum1_19"/></StgValue>
</operation>

<operation id="5453" st_id="292" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="713">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2650" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:2061  %INPUT_BUNDLE_load_23 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_230, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_23"/></StgValue>
</operation>

<operation id="5454" st_id="292" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="713">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2658" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:2069  %INPUT_BUNDLE_load_23_1 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_231, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_23_1"/></StgValue>
</operation>

<operation id="5455" st_id="292" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="713">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2662" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader.0.preheader:2073  %sum5_neg_19 = sub i9 %tmp_8_19_cast, %tmp_12_19_cast

]]></Node>
<StgValue><ssdm name="sum5_neg_19"/></StgValue>
</operation>

<operation id="5456" st_id="292" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="713">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2697" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:2108  %INPUT_BUNDLE_load_23_2 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_232, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_23_2"/></StgValue>
</operation>

<operation id="5457" st_id="292" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="713">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2704" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:2115  %INPUT_BUNDLE_load_23_3 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_233, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_23_3"/></StgValue>
</operation>

<operation id="5458" st_id="292" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="713">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2712" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:2123  %INPUT_BUNDLE_load_23_4 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_234, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_23_4"/></StgValue>
</operation>
</state>

<state id="293" st_id="293">

<operation id="5459" st_id="293" stage="4" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="714">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2086" bw="1" op_0_bw="1" op_1_bw="8">
<![CDATA[
.preheader.0.preheader:1497  %OUTPUT_BUNDLE_addr_2_6 = call i1 @_ssdm_op_WriteResp.m_axi.i8P(i8* %OUTPUT_BUNDLE_addr_22)

]]></Node>
<StgValue><ssdm name="OUTPUT_BUNDLE_addr_2_6"/></StgValue>
</operation>

<operation id="5460" st_id="293" stage="4" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="714">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2176" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.0.preheader:1587  %tmp_38_14 = call double @llvm.sqrt.f64(double %tmp_37_14)

]]></Node>
<StgValue><ssdm name="tmp_38_14"/></StgValue>
</operation>

<operation id="5461" st_id="293" stage="12" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="714">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2276" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.0.preheader:1687  %tmp_38_15 = call double @llvm.sqrt.f64(double %tmp_37_15)

]]></Node>
<StgValue><ssdm name="tmp_38_15"/></StgValue>
</operation>

<operation id="5462" st_id="293" stage="19" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="714">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2376" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.0.preheader:1787  %tmp_38_16 = call double @llvm.sqrt.f64(double %tmp_37_16)

]]></Node>
<StgValue><ssdm name="tmp_38_16"/></StgValue>
</operation>

<operation id="5463" st_id="293" stage="28" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="714">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2476" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.0.preheader:1887  %tmp_38_17 = call double @llvm.sqrt.f64(double %tmp_37_17)

]]></Node>
<StgValue><ssdm name="tmp_38_17"/></StgValue>
</operation>

<operation id="5464" st_id="293" stage="5" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="714">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2575" bw="64" op_0_bw="32">
<![CDATA[
.preheader.0.preheader:1986  %tmp_37_18 = uitofp i32 %tmp_37_50 to double

]]></Node>
<StgValue><ssdm name="tmp_37_18"/></StgValue>
</operation>

<operation id="5465" st_id="293" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="714">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2628" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.0.preheader:2039  %INPUT_BUNDLE_addr_22_9 = call i8 @_ssdm_op_Read.m_axi.i8P(i8* %INPUT_BUNDLE_addr_228)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_addr_22_9"/></StgValue>
</operation>

<operation id="5466" st_id="293" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="714">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2635" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:2046  %INPUT_BUNDLE_load_22_9 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_229, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_22_9"/></StgValue>
</operation>

<operation id="5467" st_id="293" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="714">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2650" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:2061  %INPUT_BUNDLE_load_23 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_230, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_23"/></StgValue>
</operation>

<operation id="5468" st_id="293" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="714">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2658" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:2069  %INPUT_BUNDLE_load_23_1 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_231, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_23_1"/></StgValue>
</operation>

<operation id="5469" st_id="293" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="714">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2688" bw="21" op_0_bw="10">
<![CDATA[
.preheader.0.preheader:2099  %tmp_3_20_cast1 = zext i10 %i_1_19 to i21

]]></Node>
<StgValue><ssdm name="tmp_3_20_cast1"/></StgValue>
</operation>

<operation id="5470" st_id="293" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="714">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2697" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:2108  %INPUT_BUNDLE_load_23_2 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_232, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_23_2"/></StgValue>
</operation>

<operation id="5471" st_id="293" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="714">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2704" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:2115  %INPUT_BUNDLE_load_23_3 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_233, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_23_3"/></StgValue>
</operation>

<operation id="5472" st_id="293" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="714">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2712" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:2123  %INPUT_BUNDLE_load_23_4 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_234, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_23_4"/></StgValue>
</operation>

<operation id="5473" st_id="293" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="714">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2719" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:2130  %INPUT_BUNDLE_load_23_5 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_235, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_23_5"/></StgValue>
</operation>

<operation id="5474" st_id="293" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="714">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2723" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
.preheader.0.preheader:2134  %sum10_20 = add i21 %tmp_15_cast_mid2_cas, %tmp_3_20_cast1

]]></Node>
<StgValue><ssdm name="sum10_20"/></StgValue>
</operation>

<operation id="5475" st_id="293" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="714">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2724" bw="32" op_0_bw="21">
<![CDATA[
.preheader.0.preheader:2135  %sum10_20_cast = zext i21 %sum10_20 to i32

]]></Node>
<StgValue><ssdm name="sum10_20_cast"/></StgValue>
</operation>

<operation id="5476" st_id="293" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="714">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2725" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.0.preheader:2136  %input2_sum236 = add i32 %sum10_20_cast, %input1006_phi

]]></Node>
<StgValue><ssdm name="input2_sum236"/></StgValue>
</operation>

<operation id="5477" st_id="293" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="714">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2726" bw="8" op_0_bw="8" op_1_bw="32">
<![CDATA[
.preheader.0.preheader:2137  %INPUT_BUNDLE_addr_236 = getelementptr i8* %INPUT_BUNDLE, i32 %input2_sum236

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_addr_236"/></StgValue>
</operation>
</state>

<state id="294" st_id="294">

<operation id="5478" st_id="294" stage="3" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="715">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2086" bw="1" op_0_bw="1" op_1_bw="8">
<![CDATA[
.preheader.0.preheader:1497  %OUTPUT_BUNDLE_addr_2_6 = call i1 @_ssdm_op_WriteResp.m_axi.i8P(i8* %OUTPUT_BUNDLE_addr_22)

]]></Node>
<StgValue><ssdm name="OUTPUT_BUNDLE_addr_2_6"/></StgValue>
</operation>

<operation id="5479" st_id="294" stage="3" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="715">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2176" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.0.preheader:1587  %tmp_38_14 = call double @llvm.sqrt.f64(double %tmp_37_14)

]]></Node>
<StgValue><ssdm name="tmp_38_14"/></StgValue>
</operation>

<operation id="5480" st_id="294" stage="11" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="715">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2276" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.0.preheader:1687  %tmp_38_15 = call double @llvm.sqrt.f64(double %tmp_37_15)

]]></Node>
<StgValue><ssdm name="tmp_38_15"/></StgValue>
</operation>

<operation id="5481" st_id="294" stage="18" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="715">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2376" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.0.preheader:1787  %tmp_38_16 = call double @llvm.sqrt.f64(double %tmp_37_16)

]]></Node>
<StgValue><ssdm name="tmp_38_16"/></StgValue>
</operation>

<operation id="5482" st_id="294" stage="27" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="715">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2476" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.0.preheader:1887  %tmp_38_17 = call double @llvm.sqrt.f64(double %tmp_37_17)

]]></Node>
<StgValue><ssdm name="tmp_38_17"/></StgValue>
</operation>

<operation id="5483" st_id="294" stage="4" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="715">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2575" bw="64" op_0_bw="32">
<![CDATA[
.preheader.0.preheader:1986  %tmp_37_18 = uitofp i32 %tmp_37_50 to double

]]></Node>
<StgValue><ssdm name="tmp_37_18"/></StgValue>
</operation>

<operation id="5484" st_id="294" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="715">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2636" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.0.preheader:2047  %INPUT_BUNDLE_addr_22_10 = call i8 @_ssdm_op_Read.m_axi.i8P(i8* %INPUT_BUNDLE_addr_229)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_addr_22_10"/></StgValue>
</operation>

<operation id="5485" st_id="294" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="715">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2650" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:2061  %INPUT_BUNDLE_load_23 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_230, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_23"/></StgValue>
</operation>

<operation id="5486" st_id="294" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="715">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2658" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:2069  %INPUT_BUNDLE_load_23_1 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_231, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_23_1"/></StgValue>
</operation>

<operation id="5487" st_id="294" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="715">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2697" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:2108  %INPUT_BUNDLE_load_23_2 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_232, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_23_2"/></StgValue>
</operation>

<operation id="5488" st_id="294" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="715">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2704" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:2115  %INPUT_BUNDLE_load_23_3 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_233, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_23_3"/></StgValue>
</operation>

<operation id="5489" st_id="294" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="715">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2712" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:2123  %INPUT_BUNDLE_load_23_4 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_234, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_23_4"/></StgValue>
</operation>

<operation id="5490" st_id="294" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="715">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2719" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:2130  %INPUT_BUNDLE_load_23_5 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_235, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_23_5"/></StgValue>
</operation>

<operation id="5491" st_id="294" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="715">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2727" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:2138  %INPUT_BUNDLE_load_23_6 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_236, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_23_6"/></StgValue>
</operation>
</state>

<state id="295" st_id="295">

<operation id="5492" st_id="295" stage="2" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="716">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2086" bw="1" op_0_bw="1" op_1_bw="8">
<![CDATA[
.preheader.0.preheader:1497  %OUTPUT_BUNDLE_addr_2_6 = call i1 @_ssdm_op_WriteResp.m_axi.i8P(i8* %OUTPUT_BUNDLE_addr_22)

]]></Node>
<StgValue><ssdm name="OUTPUT_BUNDLE_addr_2_6"/></StgValue>
</operation>

<operation id="5493" st_id="295" stage="2" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="716">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2176" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.0.preheader:1587  %tmp_38_14 = call double @llvm.sqrt.f64(double %tmp_37_14)

]]></Node>
<StgValue><ssdm name="tmp_38_14"/></StgValue>
</operation>

<operation id="5494" st_id="295" stage="10" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="716">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2276" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.0.preheader:1687  %tmp_38_15 = call double @llvm.sqrt.f64(double %tmp_37_15)

]]></Node>
<StgValue><ssdm name="tmp_38_15"/></StgValue>
</operation>

<operation id="5495" st_id="295" stage="17" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="716">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2376" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.0.preheader:1787  %tmp_38_16 = call double @llvm.sqrt.f64(double %tmp_37_16)

]]></Node>
<StgValue><ssdm name="tmp_38_16"/></StgValue>
</operation>

<operation id="5496" st_id="295" stage="26" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="716">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2476" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.0.preheader:1887  %tmp_38_17 = call double @llvm.sqrt.f64(double %tmp_37_17)

]]></Node>
<StgValue><ssdm name="tmp_38_17"/></StgValue>
</operation>

<operation id="5497" st_id="295" stage="3" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="716">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2575" bw="64" op_0_bw="32">
<![CDATA[
.preheader.0.preheader:1986  %tmp_37_18 = uitofp i32 %tmp_37_50 to double

]]></Node>
<StgValue><ssdm name="tmp_37_18"/></StgValue>
</operation>

<operation id="5498" st_id="295" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="716">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2621" bw="11" op_0_bw="8">
<![CDATA[
.preheader.0.preheader:2032  %tmp_14_19 = zext i8 %INPUT_BUNDLE_addr_22_8 to i11

]]></Node>
<StgValue><ssdm name="tmp_14_19"/></StgValue>
</operation>

<operation id="5499" st_id="295" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="716">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2622" bw="10" op_0_bw="8">
<![CDATA[
.preheader.0.preheader:2033  %tmp_14_19_cast = zext i8 %INPUT_BUNDLE_addr_22_8 to i10

]]></Node>
<StgValue><ssdm name="tmp_14_19_cast"/></StgValue>
</operation>

<operation id="5500" st_id="295" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="716">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2629" bw="9" op_0_bw="9" op_1_bw="8" op_2_bw="1">
<![CDATA[
.preheader.0.preheader:2040  %tmp_18_19 = call i9 @_ssdm_op_BitConcatenate.i9.i8.i1(i8 %INPUT_BUNDLE_addr_22_9, i1 false)

]]></Node>
<StgValue><ssdm name="tmp_18_19"/></StgValue>
</operation>

<operation id="5501" st_id="295" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="716">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2630" bw="10" op_0_bw="9">
<![CDATA[
.preheader.0.preheader:2041  %tmp_18_19_cast = zext i9 %tmp_18_19 to i10

]]></Node>
<StgValue><ssdm name="tmp_18_19_cast"/></StgValue>
</operation>

<operation id="5502" st_id="295" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="716">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2637" bw="10" op_0_bw="8">
<![CDATA[
.preheader.0.preheader:2048  %tmp_20_19_cast = zext i8 %INPUT_BUNDLE_addr_22_10 to i10

]]></Node>
<StgValue><ssdm name="tmp_20_19_cast"/></StgValue>
</operation>

<operation id="5503" st_id="295" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="716">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2641" bw="11" op_0_bw="10">
<![CDATA[
.preheader.0.preheader:2052  %sum1_19_cast = zext i10 %sum1_19 to i11

]]></Node>
<StgValue><ssdm name="sum1_19_cast"/></StgValue>
</operation>

<operation id="5504" st_id="295" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="716">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2642" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader.0.preheader:2053  %tmp_21_19 = sub i11 %tmp_14_19, %sum1_19_cast

]]></Node>
<StgValue><ssdm name="tmp_21_19"/></StgValue>
</operation>

<operation id="5505" st_id="295" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="716">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2643" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader.0.preheader:2054  %tmp42 = add i10 %tmp_18_19_cast, %tmp_20_19_cast

]]></Node>
<StgValue><ssdm name="tmp42"/></StgValue>
</operation>

<operation id="5506" st_id="295" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="716">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2644" bw="11" op_0_bw="10">
<![CDATA[
.preheader.0.preheader:2055  %tmp42_cast = zext i10 %tmp42 to i11

]]></Node>
<StgValue><ssdm name="tmp42_cast"/></StgValue>
</operation>

<operation id="5507" st_id="295" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="716">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2645" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader.0.preheader:2056  %convulution_horizont_28 = add i11 %tmp42_cast, %tmp_21_19

]]></Node>
<StgValue><ssdm name="convulution_horizont_28"/></StgValue>
</operation>

<operation id="5508" st_id="295" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="716">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2651" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.0.preheader:2062  %INPUT_BUNDLE_addr_23_1 = call i8 @_ssdm_op_Read.m_axi.i8P(i8* %INPUT_BUNDLE_addr_230)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_addr_23_1"/></StgValue>
</operation>

<operation id="5509" st_id="295" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="716">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2658" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:2069  %INPUT_BUNDLE_load_23_1 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_231, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_23_1"/></StgValue>
</operation>

<operation id="5510" st_id="295" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="716">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2663" bw="10" op_0_bw="9">
<![CDATA[
.preheader.0.preheader:2074  %sum5_neg_19_cast = sext i9 %sum5_neg_19 to i10

]]></Node>
<StgValue><ssdm name="sum5_neg_19_cast"/></StgValue>
</operation>

<operation id="5511" st_id="295" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="716">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2664" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader.0.preheader:2075  %sum6_neg_19 = add i10 %sum5_neg_19_cast, %tmp_14_19_cast

]]></Node>
<StgValue><ssdm name="sum6_neg_19"/></StgValue>
</operation>

<operation id="5512" st_id="295" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="716">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2665" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader.0.preheader:2076  %tmp_31_19 = sub i10 %sum6_neg_19, %tmp_20_19_cast

]]></Node>
<StgValue><ssdm name="tmp_31_19"/></StgValue>
</operation>

<operation id="5513" st_id="295" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="716">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2697" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:2108  %INPUT_BUNDLE_load_23_2 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_232, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_23_2"/></StgValue>
</operation>

<operation id="5514" st_id="295" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="716">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2704" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:2115  %INPUT_BUNDLE_load_23_3 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_233, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_23_3"/></StgValue>
</operation>

<operation id="5515" st_id="295" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="716">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2712" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:2123  %INPUT_BUNDLE_load_23_4 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_234, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_23_4"/></StgValue>
</operation>

<operation id="5516" st_id="295" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="716">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2719" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:2130  %INPUT_BUNDLE_load_23_5 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_235, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_23_5"/></StgValue>
</operation>

<operation id="5517" st_id="295" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="716">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2727" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:2138  %INPUT_BUNDLE_load_23_6 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_236, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_23_6"/></StgValue>
</operation>

<operation id="5518" st_id="295" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="716">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2735" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:2146  %INPUT_BUNDLE_load_23_7 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_237, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_23_7"/></StgValue>
</operation>

<operation id="5519" st_id="295" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="716">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2746" bw="20" op_0_bw="20" op_1_bw="10" op_2_bw="10">
<![CDATA[
.preheader.0.preheader:2157  %tmp_97 = call i20 @_ssdm_op_BitConcatenate.i20.i10.i10(i10 %tmp_11_mid2, i10 %i_1_19)

]]></Node>
<StgValue><ssdm name="tmp_97"/></StgValue>
</operation>

<operation id="5520" st_id="295" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="716">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2747" bw="32" op_0_bw="20">
<![CDATA[
.preheader.0.preheader:2158  %tmp_24_20 = zext i20 %tmp_97 to i32

]]></Node>
<StgValue><ssdm name="tmp_24_20"/></StgValue>
</operation>

<operation id="5521" st_id="295" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="716">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2748" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.0.preheader:2159  %input2_sum238 = add i32 %tmp_24_20, %input1006_phi

]]></Node>
<StgValue><ssdm name="input2_sum238"/></StgValue>
</operation>

<operation id="5522" st_id="295" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="716">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2749" bw="8" op_0_bw="8" op_1_bw="32">
<![CDATA[
.preheader.0.preheader:2160  %INPUT_BUNDLE_addr_238 = getelementptr i8* %INPUT_BUNDLE, i32 %input2_sum238

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_addr_238"/></StgValue>
</operation>

<operation id="5523" st_id="295" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="716">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2754" bw="20" op_0_bw="20" op_1_bw="10" op_2_bw="10">
<![CDATA[
.preheader.0.preheader:2165  %tmp_98 = call i20 @_ssdm_op_BitConcatenate.i20.i10.i10(i10 %tmp_18_mid2, i10 %i_1_19)

]]></Node>
<StgValue><ssdm name="tmp_98"/></StgValue>
</operation>

<operation id="5524" st_id="295" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="716">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2755" bw="32" op_0_bw="20">
<![CDATA[
.preheader.0.preheader:2166  %tmp_28_20 = zext i20 %tmp_98 to i32

]]></Node>
<StgValue><ssdm name="tmp_28_20"/></StgValue>
</operation>

<operation id="5525" st_id="295" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="716">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2756" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.0.preheader:2167  %input2_sum239 = add i32 %tmp_28_20, %input1006_phi

]]></Node>
<StgValue><ssdm name="input2_sum239"/></StgValue>
</operation>

<operation id="5526" st_id="295" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="716">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2757" bw="8" op_0_bw="8" op_1_bw="32">
<![CDATA[
.preheader.0.preheader:2168  %INPUT_BUNDLE_addr_239 = getelementptr i8* %INPUT_BUNDLE, i32 %input2_sum239

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_addr_239"/></StgValue>
</operation>
</state>

<state id="296" st_id="296">

<operation id="5527" st_id="296" stage="1" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="717">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2086" bw="1" op_0_bw="1" op_1_bw="8">
<![CDATA[
.preheader.0.preheader:1497  %OUTPUT_BUNDLE_addr_2_6 = call i1 @_ssdm_op_WriteResp.m_axi.i8P(i8* %OUTPUT_BUNDLE_addr_22)

]]></Node>
<StgValue><ssdm name="OUTPUT_BUNDLE_addr_2_6"/></StgValue>
</operation>

<operation id="5528" st_id="296" stage="1" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="717">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2176" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.0.preheader:1587  %tmp_38_14 = call double @llvm.sqrt.f64(double %tmp_37_14)

]]></Node>
<StgValue><ssdm name="tmp_38_14"/></StgValue>
</operation>

<operation id="5529" st_id="296" stage="9" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="717">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2276" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.0.preheader:1687  %tmp_38_15 = call double @llvm.sqrt.f64(double %tmp_37_15)

]]></Node>
<StgValue><ssdm name="tmp_38_15"/></StgValue>
</operation>

<operation id="5530" st_id="296" stage="16" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="717">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2376" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.0.preheader:1787  %tmp_38_16 = call double @llvm.sqrt.f64(double %tmp_37_16)

]]></Node>
<StgValue><ssdm name="tmp_38_16"/></StgValue>
</operation>

<operation id="5531" st_id="296" stage="25" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="717">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2476" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.0.preheader:1887  %tmp_38_17 = call double @llvm.sqrt.f64(double %tmp_37_17)

]]></Node>
<StgValue><ssdm name="tmp_38_17"/></StgValue>
</operation>

<operation id="5532" st_id="296" stage="2" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="717">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2575" bw="64" op_0_bw="32">
<![CDATA[
.preheader.0.preheader:1986  %tmp_37_18 = uitofp i32 %tmp_37_50 to double

]]></Node>
<StgValue><ssdm name="tmp_37_18"/></StgValue>
</operation>

<operation id="5533" st_id="296" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="717">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2659" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.0.preheader:2070  %INPUT_BUNDLE_addr_23_2 = call i8 @_ssdm_op_Read.m_axi.i8P(i8* %INPUT_BUNDLE_addr_231)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_addr_23_2"/></StgValue>
</operation>

<operation id="5534" st_id="296" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="717">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2697" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:2108  %INPUT_BUNDLE_load_23_2 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_232, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_23_2"/></StgValue>
</operation>

<operation id="5535" st_id="296" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="717">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2704" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:2115  %INPUT_BUNDLE_load_23_3 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_233, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_23_3"/></StgValue>
</operation>

<operation id="5536" st_id="296" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="717">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2712" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:2123  %INPUT_BUNDLE_load_23_4 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_234, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_23_4"/></StgValue>
</operation>

<operation id="5537" st_id="296" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="717">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2719" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:2130  %INPUT_BUNDLE_load_23_5 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_235, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_23_5"/></StgValue>
</operation>

<operation id="5538" st_id="296" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="717">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2727" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:2138  %INPUT_BUNDLE_load_23_6 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_236, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_23_6"/></StgValue>
</operation>

<operation id="5539" st_id="296" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="717">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2735" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:2146  %INPUT_BUNDLE_load_23_7 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_237, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_23_7"/></StgValue>
</operation>

<operation id="5540" st_id="296" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="717">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2750" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:2161  %INPUT_BUNDLE_load_23_8 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_238, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_23_8"/></StgValue>
</operation>

<operation id="5541" st_id="296" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="717">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2787" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader.0.preheader:2198  %i_1_20 = add i10 22, %i_mid2

]]></Node>
<StgValue><ssdm name="i_1_20"/></StgValue>
</operation>
</state>

<state id="297" st_id="297">

<operation id="5542" st_id="297" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="718">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2177" bw="16" op_0_bw="16" op_1_bw="64">
<![CDATA[
.preheader.0.preheader:1588  %tmp_39_14 = call fastcc i16 @__hls_fptoui_double_(double %tmp_38_14)

]]></Node>
<StgValue><ssdm name="tmp_39_14"/></StgValue>
</operation>

<operation id="5543" st_id="297" stage="8" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="718">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2276" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.0.preheader:1687  %tmp_38_15 = call double @llvm.sqrt.f64(double %tmp_37_15)

]]></Node>
<StgValue><ssdm name="tmp_38_15"/></StgValue>
</operation>

<operation id="5544" st_id="297" stage="15" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="718">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2376" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.0.preheader:1787  %tmp_38_16 = call double @llvm.sqrt.f64(double %tmp_37_16)

]]></Node>
<StgValue><ssdm name="tmp_38_16"/></StgValue>
</operation>

<operation id="5545" st_id="297" stage="24" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="718">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2476" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.0.preheader:1887  %tmp_38_17 = call double @llvm.sqrt.f64(double %tmp_37_17)

]]></Node>
<StgValue><ssdm name="tmp_38_17"/></StgValue>
</operation>

<operation id="5546" st_id="297" stage="1" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="718">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2575" bw="64" op_0_bw="32">
<![CDATA[
.preheader.0.preheader:1986  %tmp_37_18 = uitofp i32 %tmp_37_50 to double

]]></Node>
<StgValue><ssdm name="tmp_37_18"/></StgValue>
</operation>

<operation id="5547" st_id="297" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="718">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2652" bw="9" op_0_bw="9" op_1_bw="8" op_2_bw="1">
<![CDATA[
.preheader.0.preheader:2063  %tmp_26_19 = call i9 @_ssdm_op_BitConcatenate.i9.i8.i1(i8 %INPUT_BUNDLE_addr_23_1, i1 false)

]]></Node>
<StgValue><ssdm name="tmp_26_19"/></StgValue>
</operation>

<operation id="5548" st_id="297" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="718">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2653" bw="11" op_0_bw="9">
<![CDATA[
.preheader.0.preheader:2064  %tmp_26_19_cast = zext i9 %tmp_26_19 to i11

]]></Node>
<StgValue><ssdm name="tmp_26_19_cast"/></StgValue>
</operation>

<operation id="5549" st_id="297" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="718">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2660" bw="9" op_0_bw="9" op_1_bw="8" op_2_bw="1">
<![CDATA[
.preheader.0.preheader:2071  %tmp_30_19 = call i9 @_ssdm_op_BitConcatenate.i9.i8.i1(i8 %INPUT_BUNDLE_addr_23_2, i1 false)

]]></Node>
<StgValue><ssdm name="tmp_30_19"/></StgValue>
</operation>

<operation id="5550" st_id="297" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="718">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2661" bw="11" op_0_bw="9">
<![CDATA[
.preheader.0.preheader:2072  %tmp_30_19_cast = zext i9 %tmp_30_19 to i11

]]></Node>
<StgValue><ssdm name="tmp_30_19_cast"/></StgValue>
</operation>

<operation id="5551" st_id="297" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="718">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2666" bw="11" op_0_bw="10">
<![CDATA[
.preheader.0.preheader:2077  %tmp_31_19_cast = sext i10 %tmp_31_19 to i11

]]></Node>
<StgValue><ssdm name="tmp_31_19_cast"/></StgValue>
</operation>

<operation id="5552" st_id="297" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="718">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2667" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader.0.preheader:2078  %tmp_32_19 = sub i11 %tmp_31_19_cast, %tmp_26_19_cast

]]></Node>
<StgValue><ssdm name="tmp_32_19"/></StgValue>
</operation>

<operation id="5553" st_id="297" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="718">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2668" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader.0.preheader:2079  %convulution_vertical_19 = add i11 %tmp_32_19, %tmp_30_19_cast

]]></Node>
<StgValue><ssdm name="convulution_vertical_19"/></StgValue>
</operation>

<operation id="5554" st_id="297" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="718">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2698" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.0.preheader:2109  %INPUT_BUNDLE_addr_23_3 = call i8 @_ssdm_op_Read.m_axi.i8P(i8* %INPUT_BUNDLE_addr_232)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_addr_23_3"/></StgValue>
</operation>

<operation id="5555" st_id="297" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="718">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2704" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:2115  %INPUT_BUNDLE_load_23_3 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_233, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_23_3"/></StgValue>
</operation>

<operation id="5556" st_id="297" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="718">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2712" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:2123  %INPUT_BUNDLE_load_23_4 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_234, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_23_4"/></StgValue>
</operation>

<operation id="5557" st_id="297" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="718">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2719" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:2130  %INPUT_BUNDLE_load_23_5 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_235, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_23_5"/></StgValue>
</operation>

<operation id="5558" st_id="297" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="718">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2727" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:2138  %INPUT_BUNDLE_load_23_6 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_236, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_23_6"/></StgValue>
</operation>

<operation id="5559" st_id="297" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="718">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2735" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:2146  %INPUT_BUNDLE_load_23_7 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_237, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_23_7"/></StgValue>
</operation>

<operation id="5560" st_id="297" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="718">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2750" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:2161  %INPUT_BUNDLE_load_23_8 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_238, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_23_8"/></StgValue>
</operation>

<operation id="5561" st_id="297" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="718">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2758" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:2169  %INPUT_BUNDLE_load_23_9 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_239, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_23_9"/></StgValue>
</operation>

<operation id="5562" st_id="297" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="718">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2790" bw="20" op_0_bw="20" op_1_bw="10" op_2_bw="10">
<![CDATA[
.preheader.0.preheader:2201  %tmp_61 = call i20 @_ssdm_op_BitConcatenate.i20.i10.i10(i10 %j_mid2, i10 %i_1_20)

]]></Node>
<StgValue><ssdm name="tmp_61"/></StgValue>
</operation>

<operation id="5563" st_id="297" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="718">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2791" bw="32" op_0_bw="20">
<![CDATA[
.preheader.0.preheader:2202  %tmp_6_21 = zext i20 %tmp_61 to i32

]]></Node>
<StgValue><ssdm name="tmp_6_21"/></StgValue>
</operation>

<operation id="5564" st_id="297" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="718">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2792" bw="21" op_0_bw="20">
<![CDATA[
.preheader.0.preheader:2203  %tmp_6_21_cast = zext i20 %tmp_61 to i21

]]></Node>
<StgValue><ssdm name="tmp_6_21_cast"/></StgValue>
</operation>

<operation id="5565" st_id="297" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="718">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2793" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
.preheader.0.preheader:2204  %sum2_21 = add i21 -1025, %tmp_6_21_cast

]]></Node>
<StgValue><ssdm name="sum2_21"/></StgValue>
</operation>

<operation id="5566" st_id="297" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="718">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2794" bw="32" op_0_bw="21">
<![CDATA[
.preheader.0.preheader:2205  %sum2_21_cast = sext i21 %sum2_21 to i32

]]></Node>
<StgValue><ssdm name="sum2_21_cast"/></StgValue>
</operation>

<operation id="5567" st_id="297" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="718">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2795" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.0.preheader:2206  %input2_sum240 = add i32 %sum2_21_cast, %input1006_phi

]]></Node>
<StgValue><ssdm name="input2_sum240"/></StgValue>
</operation>

<operation id="5568" st_id="297" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="718">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2796" bw="8" op_0_bw="8" op_1_bw="32">
<![CDATA[
.preheader.0.preheader:2207  %INPUT_BUNDLE_addr_240 = getelementptr i8* %INPUT_BUNDLE, i32 %input2_sum240

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_addr_240"/></StgValue>
</operation>

<operation id="5569" st_id="297" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="718">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2882" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.0.preheader:2293  %output4_sum30 = add i32 %tmp_6_21, %output1007_phi

]]></Node>
<StgValue><ssdm name="output4_sum30"/></StgValue>
</operation>

<operation id="5570" st_id="297" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="718">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2883" bw="8" op_0_bw="8" op_1_bw="32">
<![CDATA[
.preheader.0.preheader:2294  %OUTPUT_BUNDLE_addr_30 = getelementptr i8* %OUTPUT_BUNDLE, i32 %output4_sum30

]]></Node>
<StgValue><ssdm name="OUTPUT_BUNDLE_addr_30"/></StgValue>
</operation>
</state>

<state id="298" st_id="298">

<operation id="5571" st_id="298" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="719">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2177" bw="16" op_0_bw="16" op_1_bw="64">
<![CDATA[
.preheader.0.preheader:1588  %tmp_39_14 = call fastcc i16 @__hls_fptoui_double_(double %tmp_38_14)

]]></Node>
<StgValue><ssdm name="tmp_39_14"/></StgValue>
</operation>

<operation id="5572" st_id="298" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="719">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2178" bw="2" op_0_bw="2" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.0.preheader:1589  %tmp_188 = call i2 @_ssdm_op_PartSelect.i2.i16.i32.i32(i16 %tmp_39_14, i32 8, i32 9)

]]></Node>
<StgValue><ssdm name="tmp_188"/></StgValue>
</operation>

<operation id="5573" st_id="298" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="719">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2179" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader.0.preheader:1590  %icmp23 = icmp ne i2 %tmp_188, 0

]]></Node>
<StgValue><ssdm name="icmp23"/></StgValue>
</operation>

<operation id="5574" st_id="298" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="719">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2180" bw="8" op_0_bw="16">
<![CDATA[
.preheader.0.preheader:1591  %tmp_189 = trunc i16 %tmp_39_14 to i8

]]></Node>
<StgValue><ssdm name="tmp_189"/></StgValue>
</operation>

<operation id="5575" st_id="298" stage="7" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="719">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2276" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.0.preheader:1687  %tmp_38_15 = call double @llvm.sqrt.f64(double %tmp_37_15)

]]></Node>
<StgValue><ssdm name="tmp_38_15"/></StgValue>
</operation>

<operation id="5576" st_id="298" stage="14" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="719">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2376" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.0.preheader:1787  %tmp_38_16 = call double @llvm.sqrt.f64(double %tmp_37_16)

]]></Node>
<StgValue><ssdm name="tmp_38_16"/></StgValue>
</operation>

<operation id="5577" st_id="298" stage="23" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="719">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2476" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.0.preheader:1887  %tmp_38_17 = call double @llvm.sqrt.f64(double %tmp_37_17)

]]></Node>
<StgValue><ssdm name="tmp_38_17"/></StgValue>
</operation>

<operation id="5578" st_id="298" stage="31" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="719">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2576" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.0.preheader:1987  %tmp_38_18 = call double @llvm.sqrt.f64(double %tmp_37_18)

]]></Node>
<StgValue><ssdm name="tmp_38_18"/></StgValue>
</operation>

<operation id="5579" st_id="298" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="719">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2671" bw="20" op_0_bw="11">
<![CDATA[
.preheader.0.preheader:2082  %tmp_35_19 = sext i11 %convulution_vertical_19 to i20

]]></Node>
<StgValue><ssdm name="tmp_35_19"/></StgValue>
</operation>

<operation id="5580" st_id="298" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="719">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2672" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.preheader.0.preheader:2083  %tmp_36_19 = mul i20 %tmp_35_19, %tmp_35_19

]]></Node>
<StgValue><ssdm name="tmp_36_19"/></StgValue>
</operation>

<operation id="5581" st_id="298" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="719">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2705" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.0.preheader:2116  %INPUT_BUNDLE_addr_23_4 = call i8 @_ssdm_op_Read.m_axi.i8P(i8* %INPUT_BUNDLE_addr_233)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_addr_23_4"/></StgValue>
</operation>

<operation id="5582" st_id="298" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="719">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2712" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:2123  %INPUT_BUNDLE_load_23_4 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_234, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_23_4"/></StgValue>
</operation>

<operation id="5583" st_id="298" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="719">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2719" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:2130  %INPUT_BUNDLE_load_23_5 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_235, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_23_5"/></StgValue>
</operation>

<operation id="5584" st_id="298" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="719">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2727" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:2138  %INPUT_BUNDLE_load_23_6 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_236, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_23_6"/></StgValue>
</operation>

<operation id="5585" st_id="298" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="719">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2735" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:2146  %INPUT_BUNDLE_load_23_7 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_237, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_23_7"/></StgValue>
</operation>

<operation id="5586" st_id="298" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="719">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2750" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:2161  %INPUT_BUNDLE_load_23_8 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_238, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_23_8"/></StgValue>
</operation>

<operation id="5587" st_id="298" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="719">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2758" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:2169  %INPUT_BUNDLE_load_23_9 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_239, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_23_9"/></StgValue>
</operation>

<operation id="5588" st_id="298" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="719">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2789" bw="20" op_0_bw="10">
<![CDATA[
.preheader.0.preheader:2200  %tmp_3_21_cast = zext i10 %i_1_20 to i20

]]></Node>
<StgValue><ssdm name="tmp_3_21_cast"/></StgValue>
</operation>

<operation id="5589" st_id="298" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="719">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2797" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:2208  %INPUT_BUNDLE_load_24 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_240, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_24"/></StgValue>
</operation>

<operation id="5590" st_id="298" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="719">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2800" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.preheader.0.preheader:2211  %sum4_21 = add i20 %tmp_9_mid2, %tmp_3_21_cast

]]></Node>
<StgValue><ssdm name="sum4_21"/></StgValue>
</operation>

<operation id="5591" st_id="298" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="719">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2801" bw="32" op_0_bw="20">
<![CDATA[
.preheader.0.preheader:2212  %sum4_21_cast = zext i20 %sum4_21 to i32

]]></Node>
<StgValue><ssdm name="sum4_21_cast"/></StgValue>
</operation>

<operation id="5592" st_id="298" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="719">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2802" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.0.preheader:2213  %input2_sum241 = add i32 %sum4_21_cast, %input1006_phi

]]></Node>
<StgValue><ssdm name="input2_sum241"/></StgValue>
</operation>

<operation id="5593" st_id="298" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="719">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2803" bw="8" op_0_bw="8" op_1_bw="32">
<![CDATA[
.preheader.0.preheader:2214  %INPUT_BUNDLE_addr_241 = getelementptr i8* %INPUT_BUNDLE, i32 %input2_sum241

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_addr_241"/></StgValue>
</operation>
</state>

<state id="299" st_id="299">

<operation id="5594" st_id="299" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="720">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2181" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader.0.preheader:1592  %tmp_42_14 = select i1 %icmp23, i8 -1, i8 %tmp_189

]]></Node>
<StgValue><ssdm name="tmp_42_14"/></StgValue>
</operation>

<operation id="5595" st_id="299" stage="6" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="720">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2276" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.0.preheader:1687  %tmp_38_15 = call double @llvm.sqrt.f64(double %tmp_37_15)

]]></Node>
<StgValue><ssdm name="tmp_38_15"/></StgValue>
</operation>

<operation id="5596" st_id="299" stage="13" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="720">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2376" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.0.preheader:1787  %tmp_38_16 = call double @llvm.sqrt.f64(double %tmp_37_16)

]]></Node>
<StgValue><ssdm name="tmp_38_16"/></StgValue>
</operation>

<operation id="5597" st_id="299" stage="22" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="720">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2476" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.0.preheader:1887  %tmp_38_17 = call double @llvm.sqrt.f64(double %tmp_37_17)

]]></Node>
<StgValue><ssdm name="tmp_38_17"/></StgValue>
</operation>

<operation id="5598" st_id="299" stage="30" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="720">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2576" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.0.preheader:1987  %tmp_38_18 = call double @llvm.sqrt.f64(double %tmp_37_18)

]]></Node>
<StgValue><ssdm name="tmp_38_18"/></StgValue>
</operation>

<operation id="5599" st_id="299" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="720">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2669" bw="20" op_0_bw="11">
<![CDATA[
.preheader.0.preheader:2080  %tmp_33_19 = sext i11 %convulution_horizont_28 to i20

]]></Node>
<StgValue><ssdm name="tmp_33_19"/></StgValue>
</operation>

<operation id="5600" st_id="299" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="720">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2670" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.preheader.0.preheader:2081  %tmp_34_19 = mul i20 %tmp_33_19, %tmp_33_19

]]></Node>
<StgValue><ssdm name="tmp_34_19"/></StgValue>
</operation>

<operation id="5601" st_id="299" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="720">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2673" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.preheader.0.preheader:2084  %p_19 = add i20 %tmp_36_19, %tmp_34_19

]]></Node>
<StgValue><ssdm name="p_19"/></StgValue>
</operation>

<operation id="5602" st_id="299" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="720">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2713" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.0.preheader:2124  %INPUT_BUNDLE_addr_23_5 = call i8 @_ssdm_op_Read.m_axi.i8P(i8* %INPUT_BUNDLE_addr_234)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_addr_23_5"/></StgValue>
</operation>

<operation id="5603" st_id="299" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="720">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2719" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:2130  %INPUT_BUNDLE_load_23_5 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_235, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_23_5"/></StgValue>
</operation>

<operation id="5604" st_id="299" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="720">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2727" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:2138  %INPUT_BUNDLE_load_23_6 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_236, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_23_6"/></StgValue>
</operation>

<operation id="5605" st_id="299" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="720">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2735" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:2146  %INPUT_BUNDLE_load_23_7 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_237, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_23_7"/></StgValue>
</operation>

<operation id="5606" st_id="299" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="720">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2750" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:2161  %INPUT_BUNDLE_load_23_8 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_238, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_23_8"/></StgValue>
</operation>

<operation id="5607" st_id="299" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="720">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2758" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:2169  %INPUT_BUNDLE_load_23_9 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_239, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_23_9"/></StgValue>
</operation>

<operation id="5608" st_id="299" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="720">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2797" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:2208  %INPUT_BUNDLE_load_24 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_240, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_24"/></StgValue>
</operation>

<operation id="5609" st_id="299" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="720">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2804" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:2215  %INPUT_BUNDLE_load_24_1 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_241, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_24_1"/></StgValue>
</operation>

<operation id="5610" st_id="299" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="720">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2808" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
.preheader.0.preheader:2219  %sum6_21 = add i21 1023, %tmp_6_21_cast

]]></Node>
<StgValue><ssdm name="sum6_21"/></StgValue>
</operation>

<operation id="5611" st_id="299" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="720">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2809" bw="32" op_0_bw="21">
<![CDATA[
.preheader.0.preheader:2220  %sum6_21_cast = zext i21 %sum6_21 to i32

]]></Node>
<StgValue><ssdm name="sum6_21_cast"/></StgValue>
</operation>

<operation id="5612" st_id="299" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="720">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2810" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.0.preheader:2221  %input2_sum242 = add i32 %sum6_21_cast, %input1006_phi

]]></Node>
<StgValue><ssdm name="input2_sum242"/></StgValue>
</operation>

<operation id="5613" st_id="299" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="720">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2811" bw="8" op_0_bw="8" op_1_bw="32">
<![CDATA[
.preheader.0.preheader:2222  %INPUT_BUNDLE_addr_242 = getelementptr i8* %INPUT_BUNDLE, i32 %input2_sum242

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_addr_242"/></StgValue>
</operation>

<operation id="5614" st_id="299" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="720">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2815" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
.preheader.0.preheader:2226  %sum8_21 = add i21 -1023, %tmp_6_21_cast

]]></Node>
<StgValue><ssdm name="sum8_21"/></StgValue>
</operation>

<operation id="5615" st_id="299" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="720">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2816" bw="32" op_0_bw="21">
<![CDATA[
.preheader.0.preheader:2227  %sum8_21_cast = sext i21 %sum8_21 to i32

]]></Node>
<StgValue><ssdm name="sum8_21_cast"/></StgValue>
</operation>

<operation id="5616" st_id="299" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="720">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2817" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.0.preheader:2228  %input2_sum243 = add i32 %sum8_21_cast, %input1006_phi

]]></Node>
<StgValue><ssdm name="input2_sum243"/></StgValue>
</operation>

<operation id="5617" st_id="299" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="720">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2818" bw="8" op_0_bw="8" op_1_bw="32">
<![CDATA[
.preheader.0.preheader:2229  %INPUT_BUNDLE_addr_243 = getelementptr i8* %INPUT_BUNDLE, i32 %input2_sum243

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_addr_243"/></StgValue>
</operation>

<operation id="5618" st_id="299" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="720">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2831" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
.preheader.0.preheader:2242  %sum12_21 = add i21 1025, %tmp_6_21_cast

]]></Node>
<StgValue><ssdm name="sum12_21"/></StgValue>
</operation>

<operation id="5619" st_id="299" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="720">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2832" bw="32" op_0_bw="21">
<![CDATA[
.preheader.0.preheader:2243  %sum12_21_cast = zext i21 %sum12_21 to i32

]]></Node>
<StgValue><ssdm name="sum12_21_cast"/></StgValue>
</operation>

<operation id="5620" st_id="299" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="720">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2833" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.0.preheader:2244  %input2_sum245 = add i32 %sum12_21_cast, %input1006_phi

]]></Node>
<StgValue><ssdm name="input2_sum245"/></StgValue>
</operation>

<operation id="5621" st_id="299" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="720">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2834" bw="8" op_0_bw="8" op_1_bw="32">
<![CDATA[
.preheader.0.preheader:2245  %INPUT_BUNDLE_addr_245 = getelementptr i8* %INPUT_BUNDLE, i32 %input2_sum245

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_addr_245"/></StgValue>
</operation>
</state>

<state id="300" st_id="300">

<operation id="5622" st_id="300" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="721">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2185" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8" op_3_bw="1">
<![CDATA[
.preheader.0.preheader:1596  call void @_ssdm_op_Write.m_axi.i8P(i8* %OUTPUT_BUNDLE_addr_23, i8 %tmp_42_14, i1 true)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="5623" st_id="300" stage="5" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="721">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2276" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.0.preheader:1687  %tmp_38_15 = call double @llvm.sqrt.f64(double %tmp_37_15)

]]></Node>
<StgValue><ssdm name="tmp_38_15"/></StgValue>
</operation>

<operation id="5624" st_id="300" stage="12" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="721">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2376" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.0.preheader:1787  %tmp_38_16 = call double @llvm.sqrt.f64(double %tmp_37_16)

]]></Node>
<StgValue><ssdm name="tmp_38_16"/></StgValue>
</operation>

<operation id="5625" st_id="300" stage="21" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="721">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2476" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.0.preheader:1887  %tmp_38_17 = call double @llvm.sqrt.f64(double %tmp_37_17)

]]></Node>
<StgValue><ssdm name="tmp_38_17"/></StgValue>
</operation>

<operation id="5626" st_id="300" stage="29" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="721">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2576" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.0.preheader:1987  %tmp_38_18 = call double @llvm.sqrt.f64(double %tmp_37_18)

]]></Node>
<StgValue><ssdm name="tmp_38_18"/></StgValue>
</operation>

<operation id="5627" st_id="300" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="721">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2674" bw="32" op_0_bw="20">
<![CDATA[
.preheader.0.preheader:2085  %tmp_37_51 = zext i20 %p_19 to i32

]]></Node>
<StgValue><ssdm name="tmp_37_51"/></StgValue>
</operation>

<operation id="5628" st_id="300" stage="6" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="721">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2675" bw="64" op_0_bw="32">
<![CDATA[
.preheader.0.preheader:2086  %tmp_37_19 = uitofp i32 %tmp_37_51 to double

]]></Node>
<StgValue><ssdm name="tmp_37_19"/></StgValue>
</operation>

<operation id="5629" st_id="300" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="721">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2699" bw="9" op_0_bw="8">
<![CDATA[
.preheader.0.preheader:2110  %tmp_8_20_cast = zext i8 %INPUT_BUNDLE_addr_23_3 to i9

]]></Node>
<StgValue><ssdm name="tmp_8_20_cast"/></StgValue>
</operation>

<operation id="5630" st_id="300" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="721">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2706" bw="9" op_0_bw="9" op_1_bw="8" op_2_bw="1">
<![CDATA[
.preheader.0.preheader:2117  %tmp_10_20 = call i9 @_ssdm_op_BitConcatenate.i9.i8.i1(i8 %INPUT_BUNDLE_addr_23_4, i1 false)

]]></Node>
<StgValue><ssdm name="tmp_10_20"/></StgValue>
</operation>

<operation id="5631" st_id="300" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="721">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2707" bw="10" op_0_bw="9">
<![CDATA[
.preheader.0.preheader:2118  %tmp_10_20_cast = zext i9 %tmp_10_20 to i10

]]></Node>
<StgValue><ssdm name="tmp_10_20_cast"/></StgValue>
</operation>

<operation id="5632" st_id="300" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="721">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2714" bw="9" op_0_bw="8">
<![CDATA[
.preheader.0.preheader:2125  %tmp_12_20_cast = zext i8 %INPUT_BUNDLE_addr_23_5 to i9

]]></Node>
<StgValue><ssdm name="tmp_12_20_cast"/></StgValue>
</operation>

<operation id="5633" st_id="300" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="721">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2720" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.0.preheader:2131  %INPUT_BUNDLE_addr_23_6 = call i8 @_ssdm_op_Read.m_axi.i8P(i8* %INPUT_BUNDLE_addr_235)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_addr_23_6"/></StgValue>
</operation>

<operation id="5634" st_id="300" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="721">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2727" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:2138  %INPUT_BUNDLE_load_23_6 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_236, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_23_6"/></StgValue>
</operation>

<operation id="5635" st_id="300" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="721">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2735" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:2146  %INPUT_BUNDLE_load_23_7 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_237, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_23_7"/></StgValue>
</operation>

<operation id="5636" st_id="300" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="721">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2739" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader.0.preheader:2150  %tmp43 = add i9 %tmp_8_20_cast, %tmp_12_20_cast

]]></Node>
<StgValue><ssdm name="tmp43"/></StgValue>
</operation>

<operation id="5637" st_id="300" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="721">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2740" bw="10" op_0_bw="9">
<![CDATA[
.preheader.0.preheader:2151  %tmp43_cast = zext i9 %tmp43 to i10

]]></Node>
<StgValue><ssdm name="tmp43_cast"/></StgValue>
</operation>

<operation id="5638" st_id="300" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="721">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2741" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader.0.preheader:2152  %sum1_20 = add i10 %tmp43_cast, %tmp_10_20_cast

]]></Node>
<StgValue><ssdm name="sum1_20"/></StgValue>
</operation>

<operation id="5639" st_id="300" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="721">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2750" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:2161  %INPUT_BUNDLE_load_23_8 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_238, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_23_8"/></StgValue>
</operation>

<operation id="5640" st_id="300" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="721">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2758" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:2169  %INPUT_BUNDLE_load_23_9 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_239, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_23_9"/></StgValue>
</operation>

<operation id="5641" st_id="300" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="721">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2762" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader.0.preheader:2173  %sum5_neg_20 = sub i9 %tmp_8_20_cast, %tmp_12_20_cast

]]></Node>
<StgValue><ssdm name="sum5_neg_20"/></StgValue>
</operation>

<operation id="5642" st_id="300" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="721">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2797" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:2208  %INPUT_BUNDLE_load_24 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_240, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_24"/></StgValue>
</operation>

<operation id="5643" st_id="300" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="721">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2804" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:2215  %INPUT_BUNDLE_load_24_1 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_241, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_24_1"/></StgValue>
</operation>

<operation id="5644" st_id="300" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="721">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2812" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:2223  %INPUT_BUNDLE_load_24_2 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_242, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_24_2"/></StgValue>
</operation>
</state>

<state id="301" st_id="301">

<operation id="5645" st_id="301" stage="5" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="722">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2186" bw="1" op_0_bw="1" op_1_bw="8">
<![CDATA[
.preheader.0.preheader:1597  %OUTPUT_BUNDLE_addr_2_8 = call i1 @_ssdm_op_WriteResp.m_axi.i8P(i8* %OUTPUT_BUNDLE_addr_23)

]]></Node>
<StgValue><ssdm name="OUTPUT_BUNDLE_addr_2_8"/></StgValue>
</operation>

<operation id="5646" st_id="301" stage="4" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="722">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2276" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.0.preheader:1687  %tmp_38_15 = call double @llvm.sqrt.f64(double %tmp_37_15)

]]></Node>
<StgValue><ssdm name="tmp_38_15"/></StgValue>
</operation>

<operation id="5647" st_id="301" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="722">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2284" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:1695  %OUTPUT_BUNDLE_addr_2_9 = call i1 @_ssdm_op_WriteReq.m_axi.i8P(i8* %OUTPUT_BUNDLE_addr_24, i32 1)

]]></Node>
<StgValue><ssdm name="OUTPUT_BUNDLE_addr_2_9"/></StgValue>
</operation>

<operation id="5648" st_id="301" stage="11" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="722">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2376" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.0.preheader:1787  %tmp_38_16 = call double @llvm.sqrt.f64(double %tmp_37_16)

]]></Node>
<StgValue><ssdm name="tmp_38_16"/></StgValue>
</operation>

<operation id="5649" st_id="301" stage="20" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="722">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2476" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.0.preheader:1887  %tmp_38_17 = call double @llvm.sqrt.f64(double %tmp_37_17)

]]></Node>
<StgValue><ssdm name="tmp_38_17"/></StgValue>
</operation>

<operation id="5650" st_id="301" stage="28" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="722">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2576" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.0.preheader:1987  %tmp_38_18 = call double @llvm.sqrt.f64(double %tmp_37_18)

]]></Node>
<StgValue><ssdm name="tmp_38_18"/></StgValue>
</operation>

<operation id="5651" st_id="301" stage="5" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="722">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2675" bw="64" op_0_bw="32">
<![CDATA[
.preheader.0.preheader:2086  %tmp_37_19 = uitofp i32 %tmp_37_51 to double

]]></Node>
<StgValue><ssdm name="tmp_37_19"/></StgValue>
</operation>

<operation id="5652" st_id="301" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="722">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2728" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.0.preheader:2139  %INPUT_BUNDLE_addr_23_7 = call i8 @_ssdm_op_Read.m_axi.i8P(i8* %INPUT_BUNDLE_addr_236)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_addr_23_7"/></StgValue>
</operation>

<operation id="5653" st_id="301" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="722">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2735" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:2146  %INPUT_BUNDLE_load_23_7 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_237, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_23_7"/></StgValue>
</operation>

<operation id="5654" st_id="301" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="722">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2750" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:2161  %INPUT_BUNDLE_load_23_8 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_238, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_23_8"/></StgValue>
</operation>

<operation id="5655" st_id="301" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="722">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2758" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:2169  %INPUT_BUNDLE_load_23_9 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_239, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_23_9"/></StgValue>
</operation>

<operation id="5656" st_id="301" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="722">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2788" bw="21" op_0_bw="10">
<![CDATA[
.preheader.0.preheader:2199  %tmp_3_21_cast1 = zext i10 %i_1_20 to i21

]]></Node>
<StgValue><ssdm name="tmp_3_21_cast1"/></StgValue>
</operation>

<operation id="5657" st_id="301" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="722">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2797" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:2208  %INPUT_BUNDLE_load_24 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_240, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_24"/></StgValue>
</operation>

<operation id="5658" st_id="301" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="722">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2804" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:2215  %INPUT_BUNDLE_load_24_1 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_241, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_24_1"/></StgValue>
</operation>

<operation id="5659" st_id="301" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="722">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2812" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:2223  %INPUT_BUNDLE_load_24_2 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_242, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_24_2"/></StgValue>
</operation>

<operation id="5660" st_id="301" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="722">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2819" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:2230  %INPUT_BUNDLE_load_24_3 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_243, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_24_3"/></StgValue>
</operation>

<operation id="5661" st_id="301" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="722">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2823" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
.preheader.0.preheader:2234  %sum10_21 = add i21 %tmp_15_cast_mid2_cas, %tmp_3_21_cast1

]]></Node>
<StgValue><ssdm name="sum10_21"/></StgValue>
</operation>

<operation id="5662" st_id="301" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="722">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2824" bw="32" op_0_bw="21">
<![CDATA[
.preheader.0.preheader:2235  %sum10_21_cast = zext i21 %sum10_21 to i32

]]></Node>
<StgValue><ssdm name="sum10_21_cast"/></StgValue>
</operation>

<operation id="5663" st_id="301" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="722">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2825" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.0.preheader:2236  %input2_sum244 = add i32 %sum10_21_cast, %input1006_phi

]]></Node>
<StgValue><ssdm name="input2_sum244"/></StgValue>
</operation>

<operation id="5664" st_id="301" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="722">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2826" bw="8" op_0_bw="8" op_1_bw="32">
<![CDATA[
.preheader.0.preheader:2237  %INPUT_BUNDLE_addr_244 = getelementptr i8* %INPUT_BUNDLE, i32 %input2_sum244

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_addr_244"/></StgValue>
</operation>
</state>

<state id="302" st_id="302">

<operation id="5665" st_id="302" stage="4" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="723">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2186" bw="1" op_0_bw="1" op_1_bw="8">
<![CDATA[
.preheader.0.preheader:1597  %OUTPUT_BUNDLE_addr_2_8 = call i1 @_ssdm_op_WriteResp.m_axi.i8P(i8* %OUTPUT_BUNDLE_addr_23)

]]></Node>
<StgValue><ssdm name="OUTPUT_BUNDLE_addr_2_8"/></StgValue>
</operation>

<operation id="5666" st_id="302" stage="3" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="723">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2276" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.0.preheader:1687  %tmp_38_15 = call double @llvm.sqrt.f64(double %tmp_37_15)

]]></Node>
<StgValue><ssdm name="tmp_38_15"/></StgValue>
</operation>

<operation id="5667" st_id="302" stage="10" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="723">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2376" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.0.preheader:1787  %tmp_38_16 = call double @llvm.sqrt.f64(double %tmp_37_16)

]]></Node>
<StgValue><ssdm name="tmp_38_16"/></StgValue>
</operation>

<operation id="5668" st_id="302" stage="19" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="723">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2476" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.0.preheader:1887  %tmp_38_17 = call double @llvm.sqrt.f64(double %tmp_37_17)

]]></Node>
<StgValue><ssdm name="tmp_38_17"/></StgValue>
</operation>

<operation id="5669" st_id="302" stage="27" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="723">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2576" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.0.preheader:1987  %tmp_38_18 = call double @llvm.sqrt.f64(double %tmp_37_18)

]]></Node>
<StgValue><ssdm name="tmp_38_18"/></StgValue>
</operation>

<operation id="5670" st_id="302" stage="4" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="723">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2675" bw="64" op_0_bw="32">
<![CDATA[
.preheader.0.preheader:2086  %tmp_37_19 = uitofp i32 %tmp_37_51 to double

]]></Node>
<StgValue><ssdm name="tmp_37_19"/></StgValue>
</operation>

<operation id="5671" st_id="302" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="723">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2736" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.0.preheader:2147  %INPUT_BUNDLE_addr_23_8 = call i8 @_ssdm_op_Read.m_axi.i8P(i8* %INPUT_BUNDLE_addr_237)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_addr_23_8"/></StgValue>
</operation>

<operation id="5672" st_id="302" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="723">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2750" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:2161  %INPUT_BUNDLE_load_23_8 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_238, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_23_8"/></StgValue>
</operation>

<operation id="5673" st_id="302" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="723">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2758" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:2169  %INPUT_BUNDLE_load_23_9 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_239, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_23_9"/></StgValue>
</operation>

<operation id="5674" st_id="302" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="723">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2797" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:2208  %INPUT_BUNDLE_load_24 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_240, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_24"/></StgValue>
</operation>

<operation id="5675" st_id="302" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="723">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2804" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:2215  %INPUT_BUNDLE_load_24_1 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_241, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_24_1"/></StgValue>
</operation>

<operation id="5676" st_id="302" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="723">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2812" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:2223  %INPUT_BUNDLE_load_24_2 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_242, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_24_2"/></StgValue>
</operation>

<operation id="5677" st_id="302" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="723">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2819" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:2230  %INPUT_BUNDLE_load_24_3 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_243, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_24_3"/></StgValue>
</operation>

<operation id="5678" st_id="302" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="723">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2827" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:2238  %INPUT_BUNDLE_load_24_4 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_244, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_24_4"/></StgValue>
</operation>
</state>

<state id="303" st_id="303">

<operation id="5679" st_id="303" stage="3" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="724">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2186" bw="1" op_0_bw="1" op_1_bw="8">
<![CDATA[
.preheader.0.preheader:1597  %OUTPUT_BUNDLE_addr_2_8 = call i1 @_ssdm_op_WriteResp.m_axi.i8P(i8* %OUTPUT_BUNDLE_addr_23)

]]></Node>
<StgValue><ssdm name="OUTPUT_BUNDLE_addr_2_8"/></StgValue>
</operation>

<operation id="5680" st_id="303" stage="2" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="724">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2276" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.0.preheader:1687  %tmp_38_15 = call double @llvm.sqrt.f64(double %tmp_37_15)

]]></Node>
<StgValue><ssdm name="tmp_38_15"/></StgValue>
</operation>

<operation id="5681" st_id="303" stage="9" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="724">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2376" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.0.preheader:1787  %tmp_38_16 = call double @llvm.sqrt.f64(double %tmp_37_16)

]]></Node>
<StgValue><ssdm name="tmp_38_16"/></StgValue>
</operation>

<operation id="5682" st_id="303" stage="18" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="724">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2476" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.0.preheader:1887  %tmp_38_17 = call double @llvm.sqrt.f64(double %tmp_37_17)

]]></Node>
<StgValue><ssdm name="tmp_38_17"/></StgValue>
</operation>

<operation id="5683" st_id="303" stage="26" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="724">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2576" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.0.preheader:1987  %tmp_38_18 = call double @llvm.sqrt.f64(double %tmp_37_18)

]]></Node>
<StgValue><ssdm name="tmp_38_18"/></StgValue>
</operation>

<operation id="5684" st_id="303" stage="3" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="724">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2675" bw="64" op_0_bw="32">
<![CDATA[
.preheader.0.preheader:2086  %tmp_37_19 = uitofp i32 %tmp_37_51 to double

]]></Node>
<StgValue><ssdm name="tmp_37_19"/></StgValue>
</operation>

<operation id="5685" st_id="303" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="724">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2721" bw="11" op_0_bw="8">
<![CDATA[
.preheader.0.preheader:2132  %tmp_14_20 = zext i8 %INPUT_BUNDLE_addr_23_6 to i11

]]></Node>
<StgValue><ssdm name="tmp_14_20"/></StgValue>
</operation>

<operation id="5686" st_id="303" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="724">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2722" bw="10" op_0_bw="8">
<![CDATA[
.preheader.0.preheader:2133  %tmp_14_20_cast = zext i8 %INPUT_BUNDLE_addr_23_6 to i10

]]></Node>
<StgValue><ssdm name="tmp_14_20_cast"/></StgValue>
</operation>

<operation id="5687" st_id="303" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="724">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2729" bw="9" op_0_bw="9" op_1_bw="8" op_2_bw="1">
<![CDATA[
.preheader.0.preheader:2140  %tmp_18_20 = call i9 @_ssdm_op_BitConcatenate.i9.i8.i1(i8 %INPUT_BUNDLE_addr_23_7, i1 false)

]]></Node>
<StgValue><ssdm name="tmp_18_20"/></StgValue>
</operation>

<operation id="5688" st_id="303" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="724">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2730" bw="11" op_0_bw="9">
<![CDATA[
.preheader.0.preheader:2141  %tmp_18_20_cast = zext i9 %tmp_18_20 to i11

]]></Node>
<StgValue><ssdm name="tmp_18_20_cast"/></StgValue>
</operation>

<operation id="5689" st_id="303" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="724">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2737" bw="11" op_0_bw="8">
<![CDATA[
.preheader.0.preheader:2148  %tmp_20_10 = zext i8 %INPUT_BUNDLE_addr_23_8 to i11

]]></Node>
<StgValue><ssdm name="tmp_20_10"/></StgValue>
</operation>

<operation id="5690" st_id="303" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="724">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2738" bw="10" op_0_bw="8">
<![CDATA[
.preheader.0.preheader:2149  %tmp_20_20_cast = zext i8 %INPUT_BUNDLE_addr_23_8 to i10

]]></Node>
<StgValue><ssdm name="tmp_20_20_cast"/></StgValue>
</operation>

<operation id="5691" st_id="303" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="724">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2742" bw="11" op_0_bw="10">
<![CDATA[
.preheader.0.preheader:2153  %sum1_20_cast = zext i10 %sum1_20 to i11

]]></Node>
<StgValue><ssdm name="sum1_20_cast"/></StgValue>
</operation>

<operation id="5692" st_id="303" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="724">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2743" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader.0.preheader:2154  %tmp_21_20 = sub i11 %tmp_14_20, %sum1_20_cast

]]></Node>
<StgValue><ssdm name="tmp_21_20"/></StgValue>
</operation>

<operation id="5693" st_id="303" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="724">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2744" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader.0.preheader:2155  %tmp44 = add i11 %tmp_21_20, %tmp_20_10

]]></Node>
<StgValue><ssdm name="tmp44"/></StgValue>
</operation>

<operation id="5694" st_id="303" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="724">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2745" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader.0.preheader:2156  %convulution_horizont_29 = add i11 %tmp44, %tmp_18_20_cast

]]></Node>
<StgValue><ssdm name="convulution_horizont_29"/></StgValue>
</operation>

<operation id="5695" st_id="303" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="724">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2751" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.0.preheader:2162  %INPUT_BUNDLE_addr_23_9 = call i8 @_ssdm_op_Read.m_axi.i8P(i8* %INPUT_BUNDLE_addr_238)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_addr_23_9"/></StgValue>
</operation>

<operation id="5696" st_id="303" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="724">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2758" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:2169  %INPUT_BUNDLE_load_23_9 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_239, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_23_9"/></StgValue>
</operation>

<operation id="5697" st_id="303" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="724">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2763" bw="10" op_0_bw="9">
<![CDATA[
.preheader.0.preheader:2174  %sum5_neg_20_cast = sext i9 %sum5_neg_20 to i10

]]></Node>
<StgValue><ssdm name="sum5_neg_20_cast"/></StgValue>
</operation>

<operation id="5698" st_id="303" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="724">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2764" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader.0.preheader:2175  %sum6_neg_20 = add i10 %sum5_neg_20_cast, %tmp_14_20_cast

]]></Node>
<StgValue><ssdm name="sum6_neg_20"/></StgValue>
</operation>

<operation id="5699" st_id="303" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="724">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2765" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader.0.preheader:2176  %tmp_31_20 = sub i10 %sum6_neg_20, %tmp_20_20_cast

]]></Node>
<StgValue><ssdm name="tmp_31_20"/></StgValue>
</operation>

<operation id="5700" st_id="303" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="724">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2797" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:2208  %INPUT_BUNDLE_load_24 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_240, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_24"/></StgValue>
</operation>

<operation id="5701" st_id="303" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="724">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2804" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:2215  %INPUT_BUNDLE_load_24_1 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_241, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_24_1"/></StgValue>
</operation>

<operation id="5702" st_id="303" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="724">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2812" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:2223  %INPUT_BUNDLE_load_24_2 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_242, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_24_2"/></StgValue>
</operation>

<operation id="5703" st_id="303" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="724">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2819" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:2230  %INPUT_BUNDLE_load_24_3 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_243, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_24_3"/></StgValue>
</operation>

<operation id="5704" st_id="303" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="724">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2827" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:2238  %INPUT_BUNDLE_load_24_4 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_244, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_24_4"/></StgValue>
</operation>

<operation id="5705" st_id="303" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="724">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2835" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:2246  %INPUT_BUNDLE_load_24_5 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_245, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_24_5"/></StgValue>
</operation>

<operation id="5706" st_id="303" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="724">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2846" bw="20" op_0_bw="20" op_1_bw="10" op_2_bw="10">
<![CDATA[
.preheader.0.preheader:2257  %tmp_99 = call i20 @_ssdm_op_BitConcatenate.i20.i10.i10(i10 %tmp_11_mid2, i10 %i_1_20)

]]></Node>
<StgValue><ssdm name="tmp_99"/></StgValue>
</operation>

<operation id="5707" st_id="303" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="724">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2847" bw="32" op_0_bw="20">
<![CDATA[
.preheader.0.preheader:2258  %tmp_24_21 = zext i20 %tmp_99 to i32

]]></Node>
<StgValue><ssdm name="tmp_24_21"/></StgValue>
</operation>

<operation id="5708" st_id="303" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="724">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2848" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.0.preheader:2259  %input2_sum246 = add i32 %tmp_24_21, %input1006_phi

]]></Node>
<StgValue><ssdm name="input2_sum246"/></StgValue>
</operation>

<operation id="5709" st_id="303" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="724">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2849" bw="8" op_0_bw="8" op_1_bw="32">
<![CDATA[
.preheader.0.preheader:2260  %INPUT_BUNDLE_addr_246 = getelementptr i8* %INPUT_BUNDLE, i32 %input2_sum246

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_addr_246"/></StgValue>
</operation>

<operation id="5710" st_id="303" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="724">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2854" bw="20" op_0_bw="20" op_1_bw="10" op_2_bw="10">
<![CDATA[
.preheader.0.preheader:2265  %tmp_100 = call i20 @_ssdm_op_BitConcatenate.i20.i10.i10(i10 %tmp_18_mid2, i10 %i_1_20)

]]></Node>
<StgValue><ssdm name="tmp_100"/></StgValue>
</operation>

<operation id="5711" st_id="303" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="724">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2855" bw="32" op_0_bw="20">
<![CDATA[
.preheader.0.preheader:2266  %tmp_28_21 = zext i20 %tmp_100 to i32

]]></Node>
<StgValue><ssdm name="tmp_28_21"/></StgValue>
</operation>

<operation id="5712" st_id="303" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="724">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2856" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.0.preheader:2267  %input2_sum247 = add i32 %tmp_28_21, %input1006_phi

]]></Node>
<StgValue><ssdm name="input2_sum247"/></StgValue>
</operation>

<operation id="5713" st_id="303" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="724">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2857" bw="8" op_0_bw="8" op_1_bw="32">
<![CDATA[
.preheader.0.preheader:2268  %INPUT_BUNDLE_addr_247 = getelementptr i8* %INPUT_BUNDLE, i32 %input2_sum247

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_addr_247"/></StgValue>
</operation>
</state>

<state id="304" st_id="304">

<operation id="5714" st_id="304" stage="2" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="725">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2186" bw="1" op_0_bw="1" op_1_bw="8">
<![CDATA[
.preheader.0.preheader:1597  %OUTPUT_BUNDLE_addr_2_8 = call i1 @_ssdm_op_WriteResp.m_axi.i8P(i8* %OUTPUT_BUNDLE_addr_23)

]]></Node>
<StgValue><ssdm name="OUTPUT_BUNDLE_addr_2_8"/></StgValue>
</operation>

<operation id="5715" st_id="304" stage="1" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="725">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2276" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.0.preheader:1687  %tmp_38_15 = call double @llvm.sqrt.f64(double %tmp_37_15)

]]></Node>
<StgValue><ssdm name="tmp_38_15"/></StgValue>
</operation>

<operation id="5716" st_id="304" stage="8" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="725">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2376" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.0.preheader:1787  %tmp_38_16 = call double @llvm.sqrt.f64(double %tmp_37_16)

]]></Node>
<StgValue><ssdm name="tmp_38_16"/></StgValue>
</operation>

<operation id="5717" st_id="304" stage="17" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="725">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2476" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.0.preheader:1887  %tmp_38_17 = call double @llvm.sqrt.f64(double %tmp_37_17)

]]></Node>
<StgValue><ssdm name="tmp_38_17"/></StgValue>
</operation>

<operation id="5718" st_id="304" stage="25" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="725">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2576" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.0.preheader:1987  %tmp_38_18 = call double @llvm.sqrt.f64(double %tmp_37_18)

]]></Node>
<StgValue><ssdm name="tmp_38_18"/></StgValue>
</operation>

<operation id="5719" st_id="304" stage="2" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="725">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2675" bw="64" op_0_bw="32">
<![CDATA[
.preheader.0.preheader:2086  %tmp_37_19 = uitofp i32 %tmp_37_51 to double

]]></Node>
<StgValue><ssdm name="tmp_37_19"/></StgValue>
</operation>

<operation id="5720" st_id="304" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="725">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2759" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.0.preheader:2170  %INPUT_BUNDLE_addr_23_10 = call i8 @_ssdm_op_Read.m_axi.i8P(i8* %INPUT_BUNDLE_addr_239)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_addr_23_10"/></StgValue>
</operation>

<operation id="5721" st_id="304" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="725">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2797" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:2208  %INPUT_BUNDLE_load_24 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_240, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_24"/></StgValue>
</operation>

<operation id="5722" st_id="304" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="725">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2804" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:2215  %INPUT_BUNDLE_load_24_1 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_241, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_24_1"/></StgValue>
</operation>

<operation id="5723" st_id="304" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="725">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2812" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:2223  %INPUT_BUNDLE_load_24_2 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_242, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_24_2"/></StgValue>
</operation>

<operation id="5724" st_id="304" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="725">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2819" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:2230  %INPUT_BUNDLE_load_24_3 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_243, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_24_3"/></StgValue>
</operation>

<operation id="5725" st_id="304" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="725">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2827" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:2238  %INPUT_BUNDLE_load_24_4 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_244, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_24_4"/></StgValue>
</operation>

<operation id="5726" st_id="304" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="725">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2835" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:2246  %INPUT_BUNDLE_load_24_5 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_245, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_24_5"/></StgValue>
</operation>

<operation id="5727" st_id="304" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="725">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2850" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:2261  %INPUT_BUNDLE_load_24_6 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_246, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_24_6"/></StgValue>
</operation>

<operation id="5728" st_id="304" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="725">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2887" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader.0.preheader:2298  %i_1_21 = add i10 23, %i_mid2

]]></Node>
<StgValue><ssdm name="i_1_21"/></StgValue>
</operation>
</state>

<state id="305" st_id="305">

<operation id="5729" st_id="305" stage="1" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="726">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2186" bw="1" op_0_bw="1" op_1_bw="8">
<![CDATA[
.preheader.0.preheader:1597  %OUTPUT_BUNDLE_addr_2_8 = call i1 @_ssdm_op_WriteResp.m_axi.i8P(i8* %OUTPUT_BUNDLE_addr_23)

]]></Node>
<StgValue><ssdm name="OUTPUT_BUNDLE_addr_2_8"/></StgValue>
</operation>

<operation id="5730" st_id="305" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="726">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2277" bw="16" op_0_bw="16" op_1_bw="64">
<![CDATA[
.preheader.0.preheader:1688  %tmp_39_15 = call fastcc i16 @__hls_fptoui_double_(double %tmp_38_15)

]]></Node>
<StgValue><ssdm name="tmp_39_15"/></StgValue>
</operation>

<operation id="5731" st_id="305" stage="7" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="726">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2376" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.0.preheader:1787  %tmp_38_16 = call double @llvm.sqrt.f64(double %tmp_37_16)

]]></Node>
<StgValue><ssdm name="tmp_38_16"/></StgValue>
</operation>

<operation id="5732" st_id="305" stage="16" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="726">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2476" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.0.preheader:1887  %tmp_38_17 = call double @llvm.sqrt.f64(double %tmp_37_17)

]]></Node>
<StgValue><ssdm name="tmp_38_17"/></StgValue>
</operation>

<operation id="5733" st_id="305" stage="24" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="726">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2576" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.0.preheader:1987  %tmp_38_18 = call double @llvm.sqrt.f64(double %tmp_37_18)

]]></Node>
<StgValue><ssdm name="tmp_38_18"/></StgValue>
</operation>

<operation id="5734" st_id="305" stage="1" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="726">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2675" bw="64" op_0_bw="32">
<![CDATA[
.preheader.0.preheader:2086  %tmp_37_19 = uitofp i32 %tmp_37_51 to double

]]></Node>
<StgValue><ssdm name="tmp_37_19"/></StgValue>
</operation>

<operation id="5735" st_id="305" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="726">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2752" bw="9" op_0_bw="9" op_1_bw="8" op_2_bw="1">
<![CDATA[
.preheader.0.preheader:2163  %tmp_26_20 = call i9 @_ssdm_op_BitConcatenate.i9.i8.i1(i8 %INPUT_BUNDLE_addr_23_9, i1 false)

]]></Node>
<StgValue><ssdm name="tmp_26_20"/></StgValue>
</operation>

<operation id="5736" st_id="305" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="726">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2753" bw="11" op_0_bw="9">
<![CDATA[
.preheader.0.preheader:2164  %tmp_26_20_cast = zext i9 %tmp_26_20 to i11

]]></Node>
<StgValue><ssdm name="tmp_26_20_cast"/></StgValue>
</operation>

<operation id="5737" st_id="305" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="726">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2760" bw="9" op_0_bw="9" op_1_bw="8" op_2_bw="1">
<![CDATA[
.preheader.0.preheader:2171  %tmp_30_20 = call i9 @_ssdm_op_BitConcatenate.i9.i8.i1(i8 %INPUT_BUNDLE_addr_23_10, i1 false)

]]></Node>
<StgValue><ssdm name="tmp_30_20"/></StgValue>
</operation>

<operation id="5738" st_id="305" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="726">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2761" bw="11" op_0_bw="9">
<![CDATA[
.preheader.0.preheader:2172  %tmp_30_20_cast = zext i9 %tmp_30_20 to i11

]]></Node>
<StgValue><ssdm name="tmp_30_20_cast"/></StgValue>
</operation>

<operation id="5739" st_id="305" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="726">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2766" bw="11" op_0_bw="10">
<![CDATA[
.preheader.0.preheader:2177  %tmp_31_20_cast = sext i10 %tmp_31_20 to i11

]]></Node>
<StgValue><ssdm name="tmp_31_20_cast"/></StgValue>
</operation>

<operation id="5740" st_id="305" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="726">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2767" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader.0.preheader:2178  %tmp_32_20 = sub i11 %tmp_31_20_cast, %tmp_26_20_cast

]]></Node>
<StgValue><ssdm name="tmp_32_20"/></StgValue>
</operation>

<operation id="5741" st_id="305" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="726">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2768" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader.0.preheader:2179  %convulution_vertical_20 = add i11 %tmp_30_20_cast, %tmp_32_20

]]></Node>
<StgValue><ssdm name="convulution_vertical_20"/></StgValue>
</operation>

<operation id="5742" st_id="305" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="726">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2769" bw="20" op_0_bw="11">
<![CDATA[
.preheader.0.preheader:2180  %tmp_33_20 = sext i11 %convulution_horizont_29 to i20

]]></Node>
<StgValue><ssdm name="tmp_33_20"/></StgValue>
</operation>

<operation id="5743" st_id="305" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="726">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2770" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.preheader.0.preheader:2181  %tmp_34_20 = mul i20 %tmp_33_20, %tmp_33_20

]]></Node>
<StgValue><ssdm name="tmp_34_20"/></StgValue>
</operation>

<operation id="5744" st_id="305" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="726">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2798" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.0.preheader:2209  %INPUT_BUNDLE_addr_24_1 = call i8 @_ssdm_op_Read.m_axi.i8P(i8* %INPUT_BUNDLE_addr_240)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_addr_24_1"/></StgValue>
</operation>

<operation id="5745" st_id="305" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="726">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2804" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:2215  %INPUT_BUNDLE_load_24_1 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_241, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_24_1"/></StgValue>
</operation>

<operation id="5746" st_id="305" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="726">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2812" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:2223  %INPUT_BUNDLE_load_24_2 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_242, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_24_2"/></StgValue>
</operation>

<operation id="5747" st_id="305" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="726">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2819" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:2230  %INPUT_BUNDLE_load_24_3 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_243, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_24_3"/></StgValue>
</operation>

<operation id="5748" st_id="305" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="726">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2827" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:2238  %INPUT_BUNDLE_load_24_4 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_244, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_24_4"/></StgValue>
</operation>

<operation id="5749" st_id="305" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="726">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2835" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:2246  %INPUT_BUNDLE_load_24_5 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_245, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_24_5"/></StgValue>
</operation>

<operation id="5750" st_id="305" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="726">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2850" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:2261  %INPUT_BUNDLE_load_24_6 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_246, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_24_6"/></StgValue>
</operation>

<operation id="5751" st_id="305" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="726">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2858" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:2269  %INPUT_BUNDLE_load_24_7 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_247, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_24_7"/></StgValue>
</operation>

<operation id="5752" st_id="305" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="726">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2890" bw="20" op_0_bw="20" op_1_bw="10" op_2_bw="10">
<![CDATA[
.preheader.0.preheader:2301  %tmp_62 = call i20 @_ssdm_op_BitConcatenate.i20.i10.i10(i10 %j_mid2, i10 %i_1_21)

]]></Node>
<StgValue><ssdm name="tmp_62"/></StgValue>
</operation>

<operation id="5753" st_id="305" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="726">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2891" bw="32" op_0_bw="20">
<![CDATA[
.preheader.0.preheader:2302  %tmp_6_22 = zext i20 %tmp_62 to i32

]]></Node>
<StgValue><ssdm name="tmp_6_22"/></StgValue>
</operation>

<operation id="5754" st_id="305" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="726">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2892" bw="21" op_0_bw="20">
<![CDATA[
.preheader.0.preheader:2303  %tmp_6_22_cast = zext i20 %tmp_62 to i21

]]></Node>
<StgValue><ssdm name="tmp_6_22_cast"/></StgValue>
</operation>

<operation id="5755" st_id="305" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="726">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2893" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
.preheader.0.preheader:2304  %sum2_22 = add i21 -1025, %tmp_6_22_cast

]]></Node>
<StgValue><ssdm name="sum2_22"/></StgValue>
</operation>

<operation id="5756" st_id="305" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="726">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2894" bw="32" op_0_bw="21">
<![CDATA[
.preheader.0.preheader:2305  %sum2_22_cast = sext i21 %sum2_22 to i32

]]></Node>
<StgValue><ssdm name="sum2_22_cast"/></StgValue>
</operation>

<operation id="5757" st_id="305" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="726">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2895" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.0.preheader:2306  %input2_sum248 = add i32 %sum2_22_cast, %input1006_phi

]]></Node>
<StgValue><ssdm name="input2_sum248"/></StgValue>
</operation>

<operation id="5758" st_id="305" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="726">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2896" bw="8" op_0_bw="8" op_1_bw="32">
<![CDATA[
.preheader.0.preheader:2307  %INPUT_BUNDLE_addr_248 = getelementptr i8* %INPUT_BUNDLE, i32 %input2_sum248

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_addr_248"/></StgValue>
</operation>

<operation id="5759" st_id="305" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="726">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2982" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.0.preheader:2393  %output4_sum31 = add i32 %tmp_6_22, %output1007_phi

]]></Node>
<StgValue><ssdm name="output4_sum31"/></StgValue>
</operation>

<operation id="5760" st_id="305" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="726">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2983" bw="8" op_0_bw="8" op_1_bw="32">
<![CDATA[
.preheader.0.preheader:2394  %OUTPUT_BUNDLE_addr_31 = getelementptr i8* %OUTPUT_BUNDLE, i32 %output4_sum31

]]></Node>
<StgValue><ssdm name="OUTPUT_BUNDLE_addr_31"/></StgValue>
</operation>
</state>

<state id="306" st_id="306">

<operation id="5761" st_id="306" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="727">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2277" bw="16" op_0_bw="16" op_1_bw="64">
<![CDATA[
.preheader.0.preheader:1688  %tmp_39_15 = call fastcc i16 @__hls_fptoui_double_(double %tmp_38_15)

]]></Node>
<StgValue><ssdm name="tmp_39_15"/></StgValue>
</operation>

<operation id="5762" st_id="306" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="727">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2278" bw="2" op_0_bw="2" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.0.preheader:1689  %tmp_190 = call i2 @_ssdm_op_PartSelect.i2.i16.i32.i32(i16 %tmp_39_15, i32 8, i32 9)

]]></Node>
<StgValue><ssdm name="tmp_190"/></StgValue>
</operation>

<operation id="5763" st_id="306" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="727">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2279" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader.0.preheader:1690  %icmp24 = icmp ne i2 %tmp_190, 0

]]></Node>
<StgValue><ssdm name="icmp24"/></StgValue>
</operation>

<operation id="5764" st_id="306" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="727">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2280" bw="8" op_0_bw="16">
<![CDATA[
.preheader.0.preheader:1691  %tmp_191 = trunc i16 %tmp_39_15 to i8

]]></Node>
<StgValue><ssdm name="tmp_191"/></StgValue>
</operation>

<operation id="5765" st_id="306" stage="6" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="727">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2376" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.0.preheader:1787  %tmp_38_16 = call double @llvm.sqrt.f64(double %tmp_37_16)

]]></Node>
<StgValue><ssdm name="tmp_38_16"/></StgValue>
</operation>

<operation id="5766" st_id="306" stage="15" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="727">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2476" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.0.preheader:1887  %tmp_38_17 = call double @llvm.sqrt.f64(double %tmp_37_17)

]]></Node>
<StgValue><ssdm name="tmp_38_17"/></StgValue>
</operation>

<operation id="5767" st_id="306" stage="23" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="727">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2576" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.0.preheader:1987  %tmp_38_18 = call double @llvm.sqrt.f64(double %tmp_37_18)

]]></Node>
<StgValue><ssdm name="tmp_38_18"/></StgValue>
</operation>

<operation id="5768" st_id="306" stage="31" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="727">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2676" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.0.preheader:2087  %tmp_38_19 = call double @llvm.sqrt.f64(double %tmp_37_19)

]]></Node>
<StgValue><ssdm name="tmp_38_19"/></StgValue>
</operation>

<operation id="5769" st_id="306" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="727">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2771" bw="20" op_0_bw="11">
<![CDATA[
.preheader.0.preheader:2182  %tmp_35_20 = sext i11 %convulution_vertical_20 to i20

]]></Node>
<StgValue><ssdm name="tmp_35_20"/></StgValue>
</operation>

<operation id="5770" st_id="306" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="727">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2772" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.preheader.0.preheader:2183  %tmp_36_20 = mul i20 %tmp_35_20, %tmp_35_20

]]></Node>
<StgValue><ssdm name="tmp_36_20"/></StgValue>
</operation>

<operation id="5771" st_id="306" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="727">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2773" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.preheader.0.preheader:2184  %p_20 = add i20 %tmp_34_20, %tmp_36_20

]]></Node>
<StgValue><ssdm name="p_20"/></StgValue>
</operation>

<operation id="5772" st_id="306" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="727">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2805" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.0.preheader:2216  %INPUT_BUNDLE_addr_24_2 = call i8 @_ssdm_op_Read.m_axi.i8P(i8* %INPUT_BUNDLE_addr_241)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_addr_24_2"/></StgValue>
</operation>

<operation id="5773" st_id="306" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="727">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2812" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:2223  %INPUT_BUNDLE_load_24_2 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_242, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_24_2"/></StgValue>
</operation>

<operation id="5774" st_id="306" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="727">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2819" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:2230  %INPUT_BUNDLE_load_24_3 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_243, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_24_3"/></StgValue>
</operation>

<operation id="5775" st_id="306" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="727">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2827" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:2238  %INPUT_BUNDLE_load_24_4 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_244, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_24_4"/></StgValue>
</operation>

<operation id="5776" st_id="306" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="727">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2835" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:2246  %INPUT_BUNDLE_load_24_5 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_245, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_24_5"/></StgValue>
</operation>

<operation id="5777" st_id="306" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="727">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2850" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:2261  %INPUT_BUNDLE_load_24_6 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_246, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_24_6"/></StgValue>
</operation>

<operation id="5778" st_id="306" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="727">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2858" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:2269  %INPUT_BUNDLE_load_24_7 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_247, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_24_7"/></StgValue>
</operation>

<operation id="5779" st_id="306" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="727">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2889" bw="20" op_0_bw="10">
<![CDATA[
.preheader.0.preheader:2300  %tmp_3_22_cast = zext i10 %i_1_21 to i20

]]></Node>
<StgValue><ssdm name="tmp_3_22_cast"/></StgValue>
</operation>

<operation id="5780" st_id="306" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="727">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2897" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:2308  %INPUT_BUNDLE_load_24_8 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_248, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_24_8"/></StgValue>
</operation>

<operation id="5781" st_id="306" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="727">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2900" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.preheader.0.preheader:2311  %sum4_22 = add i20 %tmp_9_mid2, %tmp_3_22_cast

]]></Node>
<StgValue><ssdm name="sum4_22"/></StgValue>
</operation>

<operation id="5782" st_id="306" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="727">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2901" bw="32" op_0_bw="20">
<![CDATA[
.preheader.0.preheader:2312  %sum4_22_cast = zext i20 %sum4_22 to i32

]]></Node>
<StgValue><ssdm name="sum4_22_cast"/></StgValue>
</operation>

<operation id="5783" st_id="306" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="727">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2902" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.0.preheader:2313  %input2_sum249 = add i32 %sum4_22_cast, %input1006_phi

]]></Node>
<StgValue><ssdm name="input2_sum249"/></StgValue>
</operation>

<operation id="5784" st_id="306" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="727">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2903" bw="8" op_0_bw="8" op_1_bw="32">
<![CDATA[
.preheader.0.preheader:2314  %INPUT_BUNDLE_addr_249 = getelementptr i8* %INPUT_BUNDLE, i32 %input2_sum249

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_addr_249"/></StgValue>
</operation>
</state>

<state id="307" st_id="307">

<operation id="5785" st_id="307" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="728">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2281" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader.0.preheader:1692  %tmp_42_15 = select i1 %icmp24, i8 -1, i8 %tmp_191

]]></Node>
<StgValue><ssdm name="tmp_42_15"/></StgValue>
</operation>

<operation id="5786" st_id="307" stage="5" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="728">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2376" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.0.preheader:1787  %tmp_38_16 = call double @llvm.sqrt.f64(double %tmp_37_16)

]]></Node>
<StgValue><ssdm name="tmp_38_16"/></StgValue>
</operation>

<operation id="5787" st_id="307" stage="14" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="728">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2476" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.0.preheader:1887  %tmp_38_17 = call double @llvm.sqrt.f64(double %tmp_37_17)

]]></Node>
<StgValue><ssdm name="tmp_38_17"/></StgValue>
</operation>

<operation id="5788" st_id="307" stage="22" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="728">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2576" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.0.preheader:1987  %tmp_38_18 = call double @llvm.sqrt.f64(double %tmp_37_18)

]]></Node>
<StgValue><ssdm name="tmp_38_18"/></StgValue>
</operation>

<operation id="5789" st_id="307" stage="30" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="728">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2676" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.0.preheader:2087  %tmp_38_19 = call double @llvm.sqrt.f64(double %tmp_37_19)

]]></Node>
<StgValue><ssdm name="tmp_38_19"/></StgValue>
</operation>

<operation id="5790" st_id="307" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="728">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2774" bw="32" op_0_bw="20">
<![CDATA[
.preheader.0.preheader:2185  %tmp_37_52 = zext i20 %p_20 to i32

]]></Node>
<StgValue><ssdm name="tmp_37_52"/></StgValue>
</operation>

<operation id="5791" st_id="307" stage="6" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="728">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2775" bw="64" op_0_bw="32">
<![CDATA[
.preheader.0.preheader:2186  %tmp_37_20 = uitofp i32 %tmp_37_52 to double

]]></Node>
<StgValue><ssdm name="tmp_37_20"/></StgValue>
</operation>

<operation id="5792" st_id="307" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="728">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2813" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.0.preheader:2224  %INPUT_BUNDLE_addr_24_3 = call i8 @_ssdm_op_Read.m_axi.i8P(i8* %INPUT_BUNDLE_addr_242)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_addr_24_3"/></StgValue>
</operation>

<operation id="5793" st_id="307" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="728">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2819" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:2230  %INPUT_BUNDLE_load_24_3 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_243, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_24_3"/></StgValue>
</operation>

<operation id="5794" st_id="307" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="728">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2827" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:2238  %INPUT_BUNDLE_load_24_4 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_244, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_24_4"/></StgValue>
</operation>

<operation id="5795" st_id="307" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="728">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2835" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:2246  %INPUT_BUNDLE_load_24_5 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_245, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_24_5"/></StgValue>
</operation>

<operation id="5796" st_id="307" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="728">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2850" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:2261  %INPUT_BUNDLE_load_24_6 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_246, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_24_6"/></StgValue>
</operation>

<operation id="5797" st_id="307" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="728">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2858" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:2269  %INPUT_BUNDLE_load_24_7 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_247, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_24_7"/></StgValue>
</operation>

<operation id="5798" st_id="307" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="728">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2897" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:2308  %INPUT_BUNDLE_load_24_8 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_248, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_24_8"/></StgValue>
</operation>

<operation id="5799" st_id="307" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="728">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2904" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:2315  %INPUT_BUNDLE_load_24_9 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_249, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_24_9"/></StgValue>
</operation>

<operation id="5800" st_id="307" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="728">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2908" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
.preheader.0.preheader:2319  %sum6_22 = add i21 1023, %tmp_6_22_cast

]]></Node>
<StgValue><ssdm name="sum6_22"/></StgValue>
</operation>

<operation id="5801" st_id="307" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="728">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2909" bw="32" op_0_bw="21">
<![CDATA[
.preheader.0.preheader:2320  %sum6_22_cast = zext i21 %sum6_22 to i32

]]></Node>
<StgValue><ssdm name="sum6_22_cast"/></StgValue>
</operation>

<operation id="5802" st_id="307" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="728">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2910" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.0.preheader:2321  %input2_sum250 = add i32 %sum6_22_cast, %input1006_phi

]]></Node>
<StgValue><ssdm name="input2_sum250"/></StgValue>
</operation>

<operation id="5803" st_id="307" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="728">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2911" bw="8" op_0_bw="8" op_1_bw="32">
<![CDATA[
.preheader.0.preheader:2322  %INPUT_BUNDLE_addr_250 = getelementptr i8* %INPUT_BUNDLE, i32 %input2_sum250

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_addr_250"/></StgValue>
</operation>

<operation id="5804" st_id="307" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="728">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2915" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
.preheader.0.preheader:2326  %sum8_22 = add i21 -1023, %tmp_6_22_cast

]]></Node>
<StgValue><ssdm name="sum8_22"/></StgValue>
</operation>

<operation id="5805" st_id="307" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="728">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2916" bw="32" op_0_bw="21">
<![CDATA[
.preheader.0.preheader:2327  %sum8_22_cast = sext i21 %sum8_22 to i32

]]></Node>
<StgValue><ssdm name="sum8_22_cast"/></StgValue>
</operation>

<operation id="5806" st_id="307" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="728">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2917" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.0.preheader:2328  %input2_sum251 = add i32 %sum8_22_cast, %input1006_phi

]]></Node>
<StgValue><ssdm name="input2_sum251"/></StgValue>
</operation>

<operation id="5807" st_id="307" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="728">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2918" bw="8" op_0_bw="8" op_1_bw="32">
<![CDATA[
.preheader.0.preheader:2329  %INPUT_BUNDLE_addr_251 = getelementptr i8* %INPUT_BUNDLE, i32 %input2_sum251

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_addr_251"/></StgValue>
</operation>

<operation id="5808" st_id="307" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="728">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2931" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
.preheader.0.preheader:2342  %sum12_22 = add i21 1025, %tmp_6_22_cast

]]></Node>
<StgValue><ssdm name="sum12_22"/></StgValue>
</operation>

<operation id="5809" st_id="307" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="728">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2932" bw="32" op_0_bw="21">
<![CDATA[
.preheader.0.preheader:2343  %sum12_22_cast = zext i21 %sum12_22 to i32

]]></Node>
<StgValue><ssdm name="sum12_22_cast"/></StgValue>
</operation>

<operation id="5810" st_id="307" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="728">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2933" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.0.preheader:2344  %input2_sum253 = add i32 %sum12_22_cast, %input1006_phi

]]></Node>
<StgValue><ssdm name="input2_sum253"/></StgValue>
</operation>

<operation id="5811" st_id="307" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="728">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2934" bw="8" op_0_bw="8" op_1_bw="32">
<![CDATA[
.preheader.0.preheader:2345  %INPUT_BUNDLE_addr_253 = getelementptr i8* %INPUT_BUNDLE, i32 %input2_sum253

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_addr_253"/></StgValue>
</operation>
</state>

<state id="308" st_id="308">

<operation id="5812" st_id="308" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="729">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2285" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8" op_3_bw="1">
<![CDATA[
.preheader.0.preheader:1696  call void @_ssdm_op_Write.m_axi.i8P(i8* %OUTPUT_BUNDLE_addr_24, i8 %tmp_42_15, i1 true)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="5813" st_id="308" stage="4" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="729">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2376" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.0.preheader:1787  %tmp_38_16 = call double @llvm.sqrt.f64(double %tmp_37_16)

]]></Node>
<StgValue><ssdm name="tmp_38_16"/></StgValue>
</operation>

<operation id="5814" st_id="308" stage="13" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="729">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2476" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.0.preheader:1887  %tmp_38_17 = call double @llvm.sqrt.f64(double %tmp_37_17)

]]></Node>
<StgValue><ssdm name="tmp_38_17"/></StgValue>
</operation>

<operation id="5815" st_id="308" stage="21" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="729">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2576" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.0.preheader:1987  %tmp_38_18 = call double @llvm.sqrt.f64(double %tmp_37_18)

]]></Node>
<StgValue><ssdm name="tmp_38_18"/></StgValue>
</operation>

<operation id="5816" st_id="308" stage="29" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="729">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2676" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.0.preheader:2087  %tmp_38_19 = call double @llvm.sqrt.f64(double %tmp_37_19)

]]></Node>
<StgValue><ssdm name="tmp_38_19"/></StgValue>
</operation>

<operation id="5817" st_id="308" stage="5" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="729">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2775" bw="64" op_0_bw="32">
<![CDATA[
.preheader.0.preheader:2186  %tmp_37_20 = uitofp i32 %tmp_37_52 to double

]]></Node>
<StgValue><ssdm name="tmp_37_20"/></StgValue>
</operation>

<operation id="5818" st_id="308" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="729">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2799" bw="9" op_0_bw="8">
<![CDATA[
.preheader.0.preheader:2210  %tmp_8_21_cast = zext i8 %INPUT_BUNDLE_addr_24_1 to i9

]]></Node>
<StgValue><ssdm name="tmp_8_21_cast"/></StgValue>
</operation>

<operation id="5819" st_id="308" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="729">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2806" bw="9" op_0_bw="9" op_1_bw="8" op_2_bw="1">
<![CDATA[
.preheader.0.preheader:2217  %tmp_10_21 = call i9 @_ssdm_op_BitConcatenate.i9.i8.i1(i8 %INPUT_BUNDLE_addr_24_2, i1 false)

]]></Node>
<StgValue><ssdm name="tmp_10_21"/></StgValue>
</operation>

<operation id="5820" st_id="308" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="729">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2807" bw="10" op_0_bw="9">
<![CDATA[
.preheader.0.preheader:2218  %tmp_10_21_cast = zext i9 %tmp_10_21 to i10

]]></Node>
<StgValue><ssdm name="tmp_10_21_cast"/></StgValue>
</operation>

<operation id="5821" st_id="308" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="729">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2814" bw="9" op_0_bw="8">
<![CDATA[
.preheader.0.preheader:2225  %tmp_12_21_cast = zext i8 %INPUT_BUNDLE_addr_24_3 to i9

]]></Node>
<StgValue><ssdm name="tmp_12_21_cast"/></StgValue>
</operation>

<operation id="5822" st_id="308" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="729">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2820" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.0.preheader:2231  %INPUT_BUNDLE_addr_24_4 = call i8 @_ssdm_op_Read.m_axi.i8P(i8* %INPUT_BUNDLE_addr_243)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_addr_24_4"/></StgValue>
</operation>

<operation id="5823" st_id="308" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="729">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2827" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:2238  %INPUT_BUNDLE_load_24_4 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_244, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_24_4"/></StgValue>
</operation>

<operation id="5824" st_id="308" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="729">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2835" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:2246  %INPUT_BUNDLE_load_24_5 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_245, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_24_5"/></StgValue>
</operation>

<operation id="5825" st_id="308" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="729">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2839" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader.0.preheader:2250  %tmp45 = add i9 %tmp_8_21_cast, %tmp_12_21_cast

]]></Node>
<StgValue><ssdm name="tmp45"/></StgValue>
</operation>

<operation id="5826" st_id="308" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="729">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2840" bw="10" op_0_bw="9">
<![CDATA[
.preheader.0.preheader:2251  %tmp45_cast = zext i9 %tmp45 to i10

]]></Node>
<StgValue><ssdm name="tmp45_cast"/></StgValue>
</operation>

<operation id="5827" st_id="308" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="729">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2841" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader.0.preheader:2252  %sum1_21 = add i10 %tmp45_cast, %tmp_10_21_cast

]]></Node>
<StgValue><ssdm name="sum1_21"/></StgValue>
</operation>

<operation id="5828" st_id="308" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="729">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2850" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:2261  %INPUT_BUNDLE_load_24_6 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_246, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_24_6"/></StgValue>
</operation>

<operation id="5829" st_id="308" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="729">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2858" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:2269  %INPUT_BUNDLE_load_24_7 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_247, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_24_7"/></StgValue>
</operation>

<operation id="5830" st_id="308" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="729">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2862" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader.0.preheader:2273  %sum5_neg_21 = sub i9 %tmp_8_21_cast, %tmp_12_21_cast

]]></Node>
<StgValue><ssdm name="sum5_neg_21"/></StgValue>
</operation>

<operation id="5831" st_id="308" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="729">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2897" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:2308  %INPUT_BUNDLE_load_24_8 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_248, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_24_8"/></StgValue>
</operation>

<operation id="5832" st_id="308" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="729">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2904" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:2315  %INPUT_BUNDLE_load_24_9 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_249, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_24_9"/></StgValue>
</operation>

<operation id="5833" st_id="308" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="729">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2912" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:2323  %INPUT_BUNDLE_load_25 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_250, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_25"/></StgValue>
</operation>
</state>

<state id="309" st_id="309">

<operation id="5834" st_id="309" stage="5" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="730">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2286" bw="1" op_0_bw="1" op_1_bw="8">
<![CDATA[
.preheader.0.preheader:1697  %OUTPUT_BUNDLE_addr_2_10 = call i1 @_ssdm_op_WriteResp.m_axi.i8P(i8* %OUTPUT_BUNDLE_addr_24)

]]></Node>
<StgValue><ssdm name="OUTPUT_BUNDLE_addr_2_10"/></StgValue>
</operation>

<operation id="5835" st_id="309" stage="3" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="730">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2376" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.0.preheader:1787  %tmp_38_16 = call double @llvm.sqrt.f64(double %tmp_37_16)

]]></Node>
<StgValue><ssdm name="tmp_38_16"/></StgValue>
</operation>

<operation id="5836" st_id="309" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="730">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2384" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:1795  %OUTPUT_BUNDLE_addr_2_11 = call i1 @_ssdm_op_WriteReq.m_axi.i8P(i8* %OUTPUT_BUNDLE_addr_25, i32 1)

]]></Node>
<StgValue><ssdm name="OUTPUT_BUNDLE_addr_2_11"/></StgValue>
</operation>

<operation id="5837" st_id="309" stage="12" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="730">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2476" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.0.preheader:1887  %tmp_38_17 = call double @llvm.sqrt.f64(double %tmp_37_17)

]]></Node>
<StgValue><ssdm name="tmp_38_17"/></StgValue>
</operation>

<operation id="5838" st_id="309" stage="20" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="730">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2576" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.0.preheader:1987  %tmp_38_18 = call double @llvm.sqrt.f64(double %tmp_37_18)

]]></Node>
<StgValue><ssdm name="tmp_38_18"/></StgValue>
</operation>

<operation id="5839" st_id="309" stage="28" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="730">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2676" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.0.preheader:2087  %tmp_38_19 = call double @llvm.sqrt.f64(double %tmp_37_19)

]]></Node>
<StgValue><ssdm name="tmp_38_19"/></StgValue>
</operation>

<operation id="5840" st_id="309" stage="4" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="730">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2775" bw="64" op_0_bw="32">
<![CDATA[
.preheader.0.preheader:2186  %tmp_37_20 = uitofp i32 %tmp_37_52 to double

]]></Node>
<StgValue><ssdm name="tmp_37_20"/></StgValue>
</operation>

<operation id="5841" st_id="309" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="730">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2828" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.0.preheader:2239  %INPUT_BUNDLE_addr_24_5 = call i8 @_ssdm_op_Read.m_axi.i8P(i8* %INPUT_BUNDLE_addr_244)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_addr_24_5"/></StgValue>
</operation>

<operation id="5842" st_id="309" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="730">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2835" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:2246  %INPUT_BUNDLE_load_24_5 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_245, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_24_5"/></StgValue>
</operation>

<operation id="5843" st_id="309" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="730">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2850" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:2261  %INPUT_BUNDLE_load_24_6 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_246, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_24_6"/></StgValue>
</operation>

<operation id="5844" st_id="309" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="730">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2858" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:2269  %INPUT_BUNDLE_load_24_7 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_247, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_24_7"/></StgValue>
</operation>

<operation id="5845" st_id="309" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="730">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2888" bw="21" op_0_bw="10">
<![CDATA[
.preheader.0.preheader:2299  %tmp_3_22_cast1 = zext i10 %i_1_21 to i21

]]></Node>
<StgValue><ssdm name="tmp_3_22_cast1"/></StgValue>
</operation>

<operation id="5846" st_id="309" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="730">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2897" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:2308  %INPUT_BUNDLE_load_24_8 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_248, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_24_8"/></StgValue>
</operation>

<operation id="5847" st_id="309" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="730">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2904" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:2315  %INPUT_BUNDLE_load_24_9 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_249, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_24_9"/></StgValue>
</operation>

<operation id="5848" st_id="309" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="730">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2912" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:2323  %INPUT_BUNDLE_load_25 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_250, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_25"/></StgValue>
</operation>

<operation id="5849" st_id="309" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="730">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2919" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:2330  %INPUT_BUNDLE_load_25_1 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_251, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_25_1"/></StgValue>
</operation>

<operation id="5850" st_id="309" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="730">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2923" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
.preheader.0.preheader:2334  %sum10_22 = add i21 %tmp_15_cast_mid2_cas, %tmp_3_22_cast1

]]></Node>
<StgValue><ssdm name="sum10_22"/></StgValue>
</operation>

<operation id="5851" st_id="309" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="730">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2924" bw="32" op_0_bw="21">
<![CDATA[
.preheader.0.preheader:2335  %sum10_22_cast = zext i21 %sum10_22 to i32

]]></Node>
<StgValue><ssdm name="sum10_22_cast"/></StgValue>
</operation>

<operation id="5852" st_id="309" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="730">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2925" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.0.preheader:2336  %input2_sum252 = add i32 %sum10_22_cast, %input1006_phi

]]></Node>
<StgValue><ssdm name="input2_sum252"/></StgValue>
</operation>

<operation id="5853" st_id="309" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="730">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2926" bw="8" op_0_bw="8" op_1_bw="32">
<![CDATA[
.preheader.0.preheader:2337  %INPUT_BUNDLE_addr_252 = getelementptr i8* %INPUT_BUNDLE, i32 %input2_sum252

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_addr_252"/></StgValue>
</operation>
</state>

<state id="310" st_id="310">

<operation id="5854" st_id="310" stage="4" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="731">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2286" bw="1" op_0_bw="1" op_1_bw="8">
<![CDATA[
.preheader.0.preheader:1697  %OUTPUT_BUNDLE_addr_2_10 = call i1 @_ssdm_op_WriteResp.m_axi.i8P(i8* %OUTPUT_BUNDLE_addr_24)

]]></Node>
<StgValue><ssdm name="OUTPUT_BUNDLE_addr_2_10"/></StgValue>
</operation>

<operation id="5855" st_id="310" stage="2" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="731">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2376" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.0.preheader:1787  %tmp_38_16 = call double @llvm.sqrt.f64(double %tmp_37_16)

]]></Node>
<StgValue><ssdm name="tmp_38_16"/></StgValue>
</operation>

<operation id="5856" st_id="310" stage="11" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="731">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2476" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.0.preheader:1887  %tmp_38_17 = call double @llvm.sqrt.f64(double %tmp_37_17)

]]></Node>
<StgValue><ssdm name="tmp_38_17"/></StgValue>
</operation>

<operation id="5857" st_id="310" stage="19" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="731">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2576" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.0.preheader:1987  %tmp_38_18 = call double @llvm.sqrt.f64(double %tmp_37_18)

]]></Node>
<StgValue><ssdm name="tmp_38_18"/></StgValue>
</operation>

<operation id="5858" st_id="310" stage="27" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="731">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2676" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.0.preheader:2087  %tmp_38_19 = call double @llvm.sqrt.f64(double %tmp_37_19)

]]></Node>
<StgValue><ssdm name="tmp_38_19"/></StgValue>
</operation>

<operation id="5859" st_id="310" stage="3" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="731">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2775" bw="64" op_0_bw="32">
<![CDATA[
.preheader.0.preheader:2186  %tmp_37_20 = uitofp i32 %tmp_37_52 to double

]]></Node>
<StgValue><ssdm name="tmp_37_20"/></StgValue>
</operation>

<operation id="5860" st_id="310" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="731">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2836" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.0.preheader:2247  %INPUT_BUNDLE_addr_24_6 = call i8 @_ssdm_op_Read.m_axi.i8P(i8* %INPUT_BUNDLE_addr_245)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_addr_24_6"/></StgValue>
</operation>

<operation id="5861" st_id="310" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="731">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2850" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:2261  %INPUT_BUNDLE_load_24_6 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_246, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_24_6"/></StgValue>
</operation>

<operation id="5862" st_id="310" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="731">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2858" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:2269  %INPUT_BUNDLE_load_24_7 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_247, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_24_7"/></StgValue>
</operation>

<operation id="5863" st_id="310" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="731">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2897" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:2308  %INPUT_BUNDLE_load_24_8 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_248, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_24_8"/></StgValue>
</operation>

<operation id="5864" st_id="310" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="731">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2904" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:2315  %INPUT_BUNDLE_load_24_9 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_249, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_24_9"/></StgValue>
</operation>

<operation id="5865" st_id="310" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="731">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2912" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:2323  %INPUT_BUNDLE_load_25 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_250, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_25"/></StgValue>
</operation>

<operation id="5866" st_id="310" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="731">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2919" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:2330  %INPUT_BUNDLE_load_25_1 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_251, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_25_1"/></StgValue>
</operation>

<operation id="5867" st_id="310" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="731">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2927" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:2338  %INPUT_BUNDLE_load_25_2 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_252, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_25_2"/></StgValue>
</operation>
</state>

<state id="311" st_id="311">

<operation id="5868" st_id="311" stage="3" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="732">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2286" bw="1" op_0_bw="1" op_1_bw="8">
<![CDATA[
.preheader.0.preheader:1697  %OUTPUT_BUNDLE_addr_2_10 = call i1 @_ssdm_op_WriteResp.m_axi.i8P(i8* %OUTPUT_BUNDLE_addr_24)

]]></Node>
<StgValue><ssdm name="OUTPUT_BUNDLE_addr_2_10"/></StgValue>
</operation>

<operation id="5869" st_id="311" stage="1" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="732">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2376" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.0.preheader:1787  %tmp_38_16 = call double @llvm.sqrt.f64(double %tmp_37_16)

]]></Node>
<StgValue><ssdm name="tmp_38_16"/></StgValue>
</operation>

<operation id="5870" st_id="311" stage="10" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="732">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2476" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.0.preheader:1887  %tmp_38_17 = call double @llvm.sqrt.f64(double %tmp_37_17)

]]></Node>
<StgValue><ssdm name="tmp_38_17"/></StgValue>
</operation>

<operation id="5871" st_id="311" stage="18" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="732">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2576" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.0.preheader:1987  %tmp_38_18 = call double @llvm.sqrt.f64(double %tmp_37_18)

]]></Node>
<StgValue><ssdm name="tmp_38_18"/></StgValue>
</operation>

<operation id="5872" st_id="311" stage="26" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="732">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2676" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.0.preheader:2087  %tmp_38_19 = call double @llvm.sqrt.f64(double %tmp_37_19)

]]></Node>
<StgValue><ssdm name="tmp_38_19"/></StgValue>
</operation>

<operation id="5873" st_id="311" stage="2" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="732">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2775" bw="64" op_0_bw="32">
<![CDATA[
.preheader.0.preheader:2186  %tmp_37_20 = uitofp i32 %tmp_37_52 to double

]]></Node>
<StgValue><ssdm name="tmp_37_20"/></StgValue>
</operation>

<operation id="5874" st_id="311" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="732">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2821" bw="11" op_0_bw="8">
<![CDATA[
.preheader.0.preheader:2232  %tmp_14_21 = zext i8 %INPUT_BUNDLE_addr_24_4 to i11

]]></Node>
<StgValue><ssdm name="tmp_14_21"/></StgValue>
</operation>

<operation id="5875" st_id="311" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="732">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2822" bw="10" op_0_bw="8">
<![CDATA[
.preheader.0.preheader:2233  %tmp_14_21_cast = zext i8 %INPUT_BUNDLE_addr_24_4 to i10

]]></Node>
<StgValue><ssdm name="tmp_14_21_cast"/></StgValue>
</operation>

<operation id="5876" st_id="311" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="732">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2829" bw="9" op_0_bw="9" op_1_bw="8" op_2_bw="1">
<![CDATA[
.preheader.0.preheader:2240  %tmp_18_21 = call i9 @_ssdm_op_BitConcatenate.i9.i8.i1(i8 %INPUT_BUNDLE_addr_24_5, i1 false)

]]></Node>
<StgValue><ssdm name="tmp_18_21"/></StgValue>
</operation>

<operation id="5877" st_id="311" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="732">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2830" bw="11" op_0_bw="9">
<![CDATA[
.preheader.0.preheader:2241  %tmp_18_21_cast = zext i9 %tmp_18_21 to i11

]]></Node>
<StgValue><ssdm name="tmp_18_21_cast"/></StgValue>
</operation>

<operation id="5878" st_id="311" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="732">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2837" bw="11" op_0_bw="8">
<![CDATA[
.preheader.0.preheader:2248  %tmp_20_11 = zext i8 %INPUT_BUNDLE_addr_24_6 to i11

]]></Node>
<StgValue><ssdm name="tmp_20_11"/></StgValue>
</operation>

<operation id="5879" st_id="311" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="732">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2838" bw="10" op_0_bw="8">
<![CDATA[
.preheader.0.preheader:2249  %tmp_20_21_cast = zext i8 %INPUT_BUNDLE_addr_24_6 to i10

]]></Node>
<StgValue><ssdm name="tmp_20_21_cast"/></StgValue>
</operation>

<operation id="5880" st_id="311" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="732">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2842" bw="11" op_0_bw="10">
<![CDATA[
.preheader.0.preheader:2253  %sum1_21_cast = zext i10 %sum1_21 to i11

]]></Node>
<StgValue><ssdm name="sum1_21_cast"/></StgValue>
</operation>

<operation id="5881" st_id="311" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="732">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2843" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader.0.preheader:2254  %tmp_21_21 = sub i11 %tmp_14_21, %sum1_21_cast

]]></Node>
<StgValue><ssdm name="tmp_21_21"/></StgValue>
</operation>

<operation id="5882" st_id="311" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="732">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2844" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader.0.preheader:2255  %tmp46 = add i11 %tmp_21_21, %tmp_20_11

]]></Node>
<StgValue><ssdm name="tmp46"/></StgValue>
</operation>

<operation id="5883" st_id="311" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="732">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2845" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader.0.preheader:2256  %convulution_horizont_30 = add i11 %tmp46, %tmp_18_21_cast

]]></Node>
<StgValue><ssdm name="convulution_horizont_30"/></StgValue>
</operation>

<operation id="5884" st_id="311" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="732">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2851" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.0.preheader:2262  %INPUT_BUNDLE_addr_24_7 = call i8 @_ssdm_op_Read.m_axi.i8P(i8* %INPUT_BUNDLE_addr_246)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_addr_24_7"/></StgValue>
</operation>

<operation id="5885" st_id="311" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="732">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2858" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:2269  %INPUT_BUNDLE_load_24_7 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_247, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_24_7"/></StgValue>
</operation>

<operation id="5886" st_id="311" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="732">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2863" bw="10" op_0_bw="9">
<![CDATA[
.preheader.0.preheader:2274  %sum5_neg_21_cast = sext i9 %sum5_neg_21 to i10

]]></Node>
<StgValue><ssdm name="sum5_neg_21_cast"/></StgValue>
</operation>

<operation id="5887" st_id="311" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="732">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2864" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader.0.preheader:2275  %sum6_neg_21 = add i10 %sum5_neg_21_cast, %tmp_14_21_cast

]]></Node>
<StgValue><ssdm name="sum6_neg_21"/></StgValue>
</operation>

<operation id="5888" st_id="311" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="732">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2865" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader.0.preheader:2276  %tmp_31_21 = sub i10 %sum6_neg_21, %tmp_20_21_cast

]]></Node>
<StgValue><ssdm name="tmp_31_21"/></StgValue>
</operation>

<operation id="5889" st_id="311" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="732">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2897" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:2308  %INPUT_BUNDLE_load_24_8 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_248, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_24_8"/></StgValue>
</operation>

<operation id="5890" st_id="311" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="732">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2904" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:2315  %INPUT_BUNDLE_load_24_9 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_249, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_24_9"/></StgValue>
</operation>

<operation id="5891" st_id="311" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="732">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2912" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:2323  %INPUT_BUNDLE_load_25 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_250, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_25"/></StgValue>
</operation>

<operation id="5892" st_id="311" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="732">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2919" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:2330  %INPUT_BUNDLE_load_25_1 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_251, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_25_1"/></StgValue>
</operation>

<operation id="5893" st_id="311" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="732">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2927" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:2338  %INPUT_BUNDLE_load_25_2 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_252, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_25_2"/></StgValue>
</operation>

<operation id="5894" st_id="311" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="732">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2935" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:2346  %INPUT_BUNDLE_load_25_3 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_253, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_25_3"/></StgValue>
</operation>

<operation id="5895" st_id="311" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="732">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2946" bw="20" op_0_bw="20" op_1_bw="10" op_2_bw="10">
<![CDATA[
.preheader.0.preheader:2357  %tmp_101 = call i20 @_ssdm_op_BitConcatenate.i20.i10.i10(i10 %tmp_11_mid2, i10 %i_1_21)

]]></Node>
<StgValue><ssdm name="tmp_101"/></StgValue>
</operation>

<operation id="5896" st_id="311" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="732">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2947" bw="32" op_0_bw="20">
<![CDATA[
.preheader.0.preheader:2358  %tmp_24_22 = zext i20 %tmp_101 to i32

]]></Node>
<StgValue><ssdm name="tmp_24_22"/></StgValue>
</operation>

<operation id="5897" st_id="311" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="732">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2948" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.0.preheader:2359  %input2_sum254 = add i32 %tmp_24_22, %input1006_phi

]]></Node>
<StgValue><ssdm name="input2_sum254"/></StgValue>
</operation>

<operation id="5898" st_id="311" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="732">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2949" bw="8" op_0_bw="8" op_1_bw="32">
<![CDATA[
.preheader.0.preheader:2360  %INPUT_BUNDLE_addr_254 = getelementptr i8* %INPUT_BUNDLE, i32 %input2_sum254

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_addr_254"/></StgValue>
</operation>

<operation id="5899" st_id="311" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="732">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2954" bw="20" op_0_bw="20" op_1_bw="10" op_2_bw="10">
<![CDATA[
.preheader.0.preheader:2365  %tmp_102 = call i20 @_ssdm_op_BitConcatenate.i20.i10.i10(i10 %tmp_18_mid2, i10 %i_1_21)

]]></Node>
<StgValue><ssdm name="tmp_102"/></StgValue>
</operation>

<operation id="5900" st_id="311" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="732">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2955" bw="32" op_0_bw="20">
<![CDATA[
.preheader.0.preheader:2366  %tmp_28_22 = zext i20 %tmp_102 to i32

]]></Node>
<StgValue><ssdm name="tmp_28_22"/></StgValue>
</operation>

<operation id="5901" st_id="311" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="732">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2956" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.0.preheader:2367  %input2_sum255 = add i32 %tmp_28_22, %input1006_phi

]]></Node>
<StgValue><ssdm name="input2_sum255"/></StgValue>
</operation>

<operation id="5902" st_id="311" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="732">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2957" bw="8" op_0_bw="8" op_1_bw="32">
<![CDATA[
.preheader.0.preheader:2368  %INPUT_BUNDLE_addr_255 = getelementptr i8* %INPUT_BUNDLE, i32 %input2_sum255

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_addr_255"/></StgValue>
</operation>
</state>

<state id="312" st_id="312">

<operation id="5903" st_id="312" stage="2" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="733">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2286" bw="1" op_0_bw="1" op_1_bw="8">
<![CDATA[
.preheader.0.preheader:1697  %OUTPUT_BUNDLE_addr_2_10 = call i1 @_ssdm_op_WriteResp.m_axi.i8P(i8* %OUTPUT_BUNDLE_addr_24)

]]></Node>
<StgValue><ssdm name="OUTPUT_BUNDLE_addr_2_10"/></StgValue>
</operation>

<operation id="5904" st_id="312" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="733">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2377" bw="16" op_0_bw="16" op_1_bw="64">
<![CDATA[
.preheader.0.preheader:1788  %tmp_39_16 = call fastcc i16 @__hls_fptoui_double_(double %tmp_38_16)

]]></Node>
<StgValue><ssdm name="tmp_39_16"/></StgValue>
</operation>

<operation id="5905" st_id="312" stage="9" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="733">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2476" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.0.preheader:1887  %tmp_38_17 = call double @llvm.sqrt.f64(double %tmp_37_17)

]]></Node>
<StgValue><ssdm name="tmp_38_17"/></StgValue>
</operation>

<operation id="5906" st_id="312" stage="17" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="733">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2576" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.0.preheader:1987  %tmp_38_18 = call double @llvm.sqrt.f64(double %tmp_37_18)

]]></Node>
<StgValue><ssdm name="tmp_38_18"/></StgValue>
</operation>

<operation id="5907" st_id="312" stage="25" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="733">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2676" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.0.preheader:2087  %tmp_38_19 = call double @llvm.sqrt.f64(double %tmp_37_19)

]]></Node>
<StgValue><ssdm name="tmp_38_19"/></StgValue>
</operation>

<operation id="5908" st_id="312" stage="1" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="733">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2775" bw="64" op_0_bw="32">
<![CDATA[
.preheader.0.preheader:2186  %tmp_37_20 = uitofp i32 %tmp_37_52 to double

]]></Node>
<StgValue><ssdm name="tmp_37_20"/></StgValue>
</operation>

<operation id="5909" st_id="312" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="733">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2859" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.0.preheader:2270  %INPUT_BUNDLE_addr_24_8 = call i8 @_ssdm_op_Read.m_axi.i8P(i8* %INPUT_BUNDLE_addr_247)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_addr_24_8"/></StgValue>
</operation>

<operation id="5910" st_id="312" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="733">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2897" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:2308  %INPUT_BUNDLE_load_24_8 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_248, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_24_8"/></StgValue>
</operation>

<operation id="5911" st_id="312" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="733">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2904" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:2315  %INPUT_BUNDLE_load_24_9 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_249, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_24_9"/></StgValue>
</operation>

<operation id="5912" st_id="312" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="733">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2912" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:2323  %INPUT_BUNDLE_load_25 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_250, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_25"/></StgValue>
</operation>

<operation id="5913" st_id="312" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="733">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2919" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:2330  %INPUT_BUNDLE_load_25_1 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_251, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_25_1"/></StgValue>
</operation>

<operation id="5914" st_id="312" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="733">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2927" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:2338  %INPUT_BUNDLE_load_25_2 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_252, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_25_2"/></StgValue>
</operation>

<operation id="5915" st_id="312" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="733">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2935" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:2346  %INPUT_BUNDLE_load_25_3 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_253, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_25_3"/></StgValue>
</operation>

<operation id="5916" st_id="312" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="733">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2950" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:2361  %INPUT_BUNDLE_load_25_4 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_254, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_25_4"/></StgValue>
</operation>

<operation id="5917" st_id="312" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="733">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2987" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader.0.preheader:2398  %i_1_22 = add i10 24, %i_mid2

]]></Node>
<StgValue><ssdm name="i_1_22"/></StgValue>
</operation>
</state>

<state id="313" st_id="313">

<operation id="5918" st_id="313" stage="1" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="734">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2286" bw="1" op_0_bw="1" op_1_bw="8">
<![CDATA[
.preheader.0.preheader:1697  %OUTPUT_BUNDLE_addr_2_10 = call i1 @_ssdm_op_WriteResp.m_axi.i8P(i8* %OUTPUT_BUNDLE_addr_24)

]]></Node>
<StgValue><ssdm name="OUTPUT_BUNDLE_addr_2_10"/></StgValue>
</operation>

<operation id="5919" st_id="313" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="734">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2377" bw="16" op_0_bw="16" op_1_bw="64">
<![CDATA[
.preheader.0.preheader:1788  %tmp_39_16 = call fastcc i16 @__hls_fptoui_double_(double %tmp_38_16)

]]></Node>
<StgValue><ssdm name="tmp_39_16"/></StgValue>
</operation>

<operation id="5920" st_id="313" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="734">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2378" bw="2" op_0_bw="2" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.0.preheader:1789  %tmp_192 = call i2 @_ssdm_op_PartSelect.i2.i16.i32.i32(i16 %tmp_39_16, i32 8, i32 9)

]]></Node>
<StgValue><ssdm name="tmp_192"/></StgValue>
</operation>

<operation id="5921" st_id="313" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="734">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2379" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader.0.preheader:1790  %icmp25 = icmp ne i2 %tmp_192, 0

]]></Node>
<StgValue><ssdm name="icmp25"/></StgValue>
</operation>

<operation id="5922" st_id="313" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="734">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2380" bw="8" op_0_bw="16">
<![CDATA[
.preheader.0.preheader:1791  %tmp_193 = trunc i16 %tmp_39_16 to i8

]]></Node>
<StgValue><ssdm name="tmp_193"/></StgValue>
</operation>

<operation id="5923" st_id="313" stage="8" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="734">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2476" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.0.preheader:1887  %tmp_38_17 = call double @llvm.sqrt.f64(double %tmp_37_17)

]]></Node>
<StgValue><ssdm name="tmp_38_17"/></StgValue>
</operation>

<operation id="5924" st_id="313" stage="16" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="734">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2576" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.0.preheader:1987  %tmp_38_18 = call double @llvm.sqrt.f64(double %tmp_37_18)

]]></Node>
<StgValue><ssdm name="tmp_38_18"/></StgValue>
</operation>

<operation id="5925" st_id="313" stage="24" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="734">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2676" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.0.preheader:2087  %tmp_38_19 = call double @llvm.sqrt.f64(double %tmp_37_19)

]]></Node>
<StgValue><ssdm name="tmp_38_19"/></StgValue>
</operation>

<operation id="5926" st_id="313" stage="31" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="734">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2776" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.0.preheader:2187  %tmp_38_20 = call double @llvm.sqrt.f64(double %tmp_37_20)

]]></Node>
<StgValue><ssdm name="tmp_38_20"/></StgValue>
</operation>

<operation id="5927" st_id="313" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="734">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2852" bw="9" op_0_bw="9" op_1_bw="8" op_2_bw="1">
<![CDATA[
.preheader.0.preheader:2263  %tmp_26_21 = call i9 @_ssdm_op_BitConcatenate.i9.i8.i1(i8 %INPUT_BUNDLE_addr_24_7, i1 false)

]]></Node>
<StgValue><ssdm name="tmp_26_21"/></StgValue>
</operation>

<operation id="5928" st_id="313" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="734">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2853" bw="11" op_0_bw="9">
<![CDATA[
.preheader.0.preheader:2264  %tmp_26_21_cast = zext i9 %tmp_26_21 to i11

]]></Node>
<StgValue><ssdm name="tmp_26_21_cast"/></StgValue>
</operation>

<operation id="5929" st_id="313" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="734">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2860" bw="9" op_0_bw="9" op_1_bw="8" op_2_bw="1">
<![CDATA[
.preheader.0.preheader:2271  %tmp_30_21 = call i9 @_ssdm_op_BitConcatenate.i9.i8.i1(i8 %INPUT_BUNDLE_addr_24_8, i1 false)

]]></Node>
<StgValue><ssdm name="tmp_30_21"/></StgValue>
</operation>

<operation id="5930" st_id="313" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="734">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2861" bw="11" op_0_bw="9">
<![CDATA[
.preheader.0.preheader:2272  %tmp_30_21_cast = zext i9 %tmp_30_21 to i11

]]></Node>
<StgValue><ssdm name="tmp_30_21_cast"/></StgValue>
</operation>

<operation id="5931" st_id="313" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="734">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2866" bw="11" op_0_bw="10">
<![CDATA[
.preheader.0.preheader:2277  %tmp_31_21_cast = sext i10 %tmp_31_21 to i11

]]></Node>
<StgValue><ssdm name="tmp_31_21_cast"/></StgValue>
</operation>

<operation id="5932" st_id="313" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="734">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2867" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader.0.preheader:2278  %tmp_32_21 = sub i11 %tmp_31_21_cast, %tmp_26_21_cast

]]></Node>
<StgValue><ssdm name="tmp_32_21"/></StgValue>
</operation>

<operation id="5933" st_id="313" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="734">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2868" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader.0.preheader:2279  %convulution_vertical_21 = add i11 %tmp_30_21_cast, %tmp_32_21

]]></Node>
<StgValue><ssdm name="convulution_vertical_21"/></StgValue>
</operation>

<operation id="5934" st_id="313" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="734">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2869" bw="20" op_0_bw="11">
<![CDATA[
.preheader.0.preheader:2280  %tmp_33_21 = sext i11 %convulution_horizont_30 to i20

]]></Node>
<StgValue><ssdm name="tmp_33_21"/></StgValue>
</operation>

<operation id="5935" st_id="313" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="734">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2870" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.preheader.0.preheader:2281  %tmp_34_21 = mul i20 %tmp_33_21, %tmp_33_21

]]></Node>
<StgValue><ssdm name="tmp_34_21"/></StgValue>
</operation>

<operation id="5936" st_id="313" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="734">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2898" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.0.preheader:2309  %INPUT_BUNDLE_addr_24_9 = call i8 @_ssdm_op_Read.m_axi.i8P(i8* %INPUT_BUNDLE_addr_248)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_addr_24_9"/></StgValue>
</operation>

<operation id="5937" st_id="313" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="734">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2904" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:2315  %INPUT_BUNDLE_load_24_9 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_249, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_24_9"/></StgValue>
</operation>

<operation id="5938" st_id="313" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="734">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2912" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:2323  %INPUT_BUNDLE_load_25 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_250, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_25"/></StgValue>
</operation>

<operation id="5939" st_id="313" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="734">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2919" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:2330  %INPUT_BUNDLE_load_25_1 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_251, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_25_1"/></StgValue>
</operation>

<operation id="5940" st_id="313" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="734">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2927" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:2338  %INPUT_BUNDLE_load_25_2 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_252, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_25_2"/></StgValue>
</operation>

<operation id="5941" st_id="313" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="734">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2935" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:2346  %INPUT_BUNDLE_load_25_3 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_253, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_25_3"/></StgValue>
</operation>

<operation id="5942" st_id="313" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="734">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2950" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:2361  %INPUT_BUNDLE_load_25_4 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_254, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_25_4"/></StgValue>
</operation>

<operation id="5943" st_id="313" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="734">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2958" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:2369  %INPUT_BUNDLE_load_25_5 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_255, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_25_5"/></StgValue>
</operation>

<operation id="5944" st_id="313" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="734">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2990" bw="20" op_0_bw="20" op_1_bw="10" op_2_bw="10">
<![CDATA[
.preheader.0.preheader:2401  %tmp_63 = call i20 @_ssdm_op_BitConcatenate.i20.i10.i10(i10 %j_mid2, i10 %i_1_22)

]]></Node>
<StgValue><ssdm name="tmp_63"/></StgValue>
</operation>

<operation id="5945" st_id="313" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="734">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2991" bw="32" op_0_bw="20">
<![CDATA[
.preheader.0.preheader:2402  %tmp_6_23 = zext i20 %tmp_63 to i32

]]></Node>
<StgValue><ssdm name="tmp_6_23"/></StgValue>
</operation>

<operation id="5946" st_id="313" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="734">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2992" bw="21" op_0_bw="20">
<![CDATA[
.preheader.0.preheader:2403  %tmp_6_23_cast = zext i20 %tmp_63 to i21

]]></Node>
<StgValue><ssdm name="tmp_6_23_cast"/></StgValue>
</operation>

<operation id="5947" st_id="313" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="734">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2993" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
.preheader.0.preheader:2404  %sum2_23 = add i21 -1025, %tmp_6_23_cast

]]></Node>
<StgValue><ssdm name="sum2_23"/></StgValue>
</operation>

<operation id="5948" st_id="313" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="734">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2994" bw="32" op_0_bw="21">
<![CDATA[
.preheader.0.preheader:2405  %sum2_23_cast = sext i21 %sum2_23 to i32

]]></Node>
<StgValue><ssdm name="sum2_23_cast"/></StgValue>
</operation>

<operation id="5949" st_id="313" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="734">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2995" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.0.preheader:2406  %input2_sum256 = add i32 %sum2_23_cast, %input1006_phi

]]></Node>
<StgValue><ssdm name="input2_sum256"/></StgValue>
</operation>

<operation id="5950" st_id="313" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="734">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2996" bw="8" op_0_bw="8" op_1_bw="32">
<![CDATA[
.preheader.0.preheader:2407  %INPUT_BUNDLE_addr_256 = getelementptr i8* %INPUT_BUNDLE, i32 %input2_sum256

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_addr_256"/></StgValue>
</operation>

<operation id="5951" st_id="313" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="734">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3082" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.0.preheader:2493  %output4_sum32 = add i32 %tmp_6_23, %output1007_phi

]]></Node>
<StgValue><ssdm name="output4_sum32"/></StgValue>
</operation>

<operation id="5952" st_id="313" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="734">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3083" bw="8" op_0_bw="8" op_1_bw="32">
<![CDATA[
.preheader.0.preheader:2494  %OUTPUT_BUNDLE_addr_32 = getelementptr i8* %OUTPUT_BUNDLE, i32 %output4_sum32

]]></Node>
<StgValue><ssdm name="OUTPUT_BUNDLE_addr_32"/></StgValue>
</operation>

<operation id="5953" st_id="313" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="734">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3087" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader.0.preheader:2498  %i_1_23 = add i10 25, %i_mid2

]]></Node>
<StgValue><ssdm name="i_1_23"/></StgValue>
</operation>
</state>

<state id="314" st_id="314">

<operation id="5954" st_id="314" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="735">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2381" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader.0.preheader:1792  %tmp_42_16 = select i1 %icmp25, i8 -1, i8 %tmp_193

]]></Node>
<StgValue><ssdm name="tmp_42_16"/></StgValue>
</operation>

<operation id="5955" st_id="314" stage="7" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="735">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2476" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.0.preheader:1887  %tmp_38_17 = call double @llvm.sqrt.f64(double %tmp_37_17)

]]></Node>
<StgValue><ssdm name="tmp_38_17"/></StgValue>
</operation>

<operation id="5956" st_id="314" stage="15" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="735">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2576" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.0.preheader:1987  %tmp_38_18 = call double @llvm.sqrt.f64(double %tmp_37_18)

]]></Node>
<StgValue><ssdm name="tmp_38_18"/></StgValue>
</operation>

<operation id="5957" st_id="314" stage="23" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="735">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2676" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.0.preheader:2087  %tmp_38_19 = call double @llvm.sqrt.f64(double %tmp_37_19)

]]></Node>
<StgValue><ssdm name="tmp_38_19"/></StgValue>
</operation>

<operation id="5958" st_id="314" stage="30" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="735">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2776" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.0.preheader:2187  %tmp_38_20 = call double @llvm.sqrt.f64(double %tmp_37_20)

]]></Node>
<StgValue><ssdm name="tmp_38_20"/></StgValue>
</operation>

<operation id="5959" st_id="314" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="735">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2871" bw="20" op_0_bw="11">
<![CDATA[
.preheader.0.preheader:2282  %tmp_35_21 = sext i11 %convulution_vertical_21 to i20

]]></Node>
<StgValue><ssdm name="tmp_35_21"/></StgValue>
</operation>

<operation id="5960" st_id="314" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="735">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2872" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.preheader.0.preheader:2283  %tmp_36_21 = mul i20 %tmp_35_21, %tmp_35_21

]]></Node>
<StgValue><ssdm name="tmp_36_21"/></StgValue>
</operation>

<operation id="5961" st_id="314" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="735">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2873" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.preheader.0.preheader:2284  %p_21 = add i20 %tmp_34_21, %tmp_36_21

]]></Node>
<StgValue><ssdm name="p_21"/></StgValue>
</operation>

<operation id="5962" st_id="314" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="735">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2905" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.0.preheader:2316  %INPUT_BUNDLE_addr_24_10 = call i8 @_ssdm_op_Read.m_axi.i8P(i8* %INPUT_BUNDLE_addr_249)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_addr_24_10"/></StgValue>
</operation>

<operation id="5963" st_id="314" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="735">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2912" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:2323  %INPUT_BUNDLE_load_25 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_250, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_25"/></StgValue>
</operation>

<operation id="5964" st_id="314" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="735">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2919" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:2330  %INPUT_BUNDLE_load_25_1 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_251, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_25_1"/></StgValue>
</operation>

<operation id="5965" st_id="314" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="735">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2927" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:2338  %INPUT_BUNDLE_load_25_2 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_252, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_25_2"/></StgValue>
</operation>

<operation id="5966" st_id="314" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="735">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2935" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:2346  %INPUT_BUNDLE_load_25_3 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_253, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_25_3"/></StgValue>
</operation>

<operation id="5967" st_id="314" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="735">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2950" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:2361  %INPUT_BUNDLE_load_25_4 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_254, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_25_4"/></StgValue>
</operation>

<operation id="5968" st_id="314" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="735">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2958" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:2369  %INPUT_BUNDLE_load_25_5 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_255, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_25_5"/></StgValue>
</operation>

<operation id="5969" st_id="314" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="735">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2988" bw="21" op_0_bw="10">
<![CDATA[
.preheader.0.preheader:2399  %tmp_3_23_cast1 = zext i10 %i_1_22 to i21

]]></Node>
<StgValue><ssdm name="tmp_3_23_cast1"/></StgValue>
</operation>

<operation id="5970" st_id="314" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="735">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2989" bw="20" op_0_bw="10">
<![CDATA[
.preheader.0.preheader:2400  %tmp_3_23_cast = zext i10 %i_1_22 to i20

]]></Node>
<StgValue><ssdm name="tmp_3_23_cast"/></StgValue>
</operation>

<operation id="5971" st_id="314" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="735">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2997" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:2408  %INPUT_BUNDLE_load_25_6 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_256, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_25_6"/></StgValue>
</operation>

<operation id="5972" st_id="314" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="735">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3000" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.preheader.0.preheader:2411  %sum4_23 = add i20 %tmp_9_mid2, %tmp_3_23_cast

]]></Node>
<StgValue><ssdm name="sum4_23"/></StgValue>
</operation>

<operation id="5973" st_id="314" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="735">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3001" bw="32" op_0_bw="20">
<![CDATA[
.preheader.0.preheader:2412  %sum4_23_cast = zext i20 %sum4_23 to i32

]]></Node>
<StgValue><ssdm name="sum4_23_cast"/></StgValue>
</operation>

<operation id="5974" st_id="314" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="735">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3002" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.0.preheader:2413  %input2_sum257 = add i32 %sum4_23_cast, %input1006_phi

]]></Node>
<StgValue><ssdm name="input2_sum257"/></StgValue>
</operation>

<operation id="5975" st_id="314" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="735">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3003" bw="8" op_0_bw="8" op_1_bw="32">
<![CDATA[
.preheader.0.preheader:2414  %INPUT_BUNDLE_addr_257 = getelementptr i8* %INPUT_BUNDLE, i32 %input2_sum257

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_addr_257"/></StgValue>
</operation>

<operation id="5976" st_id="314" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="735">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3023" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
.preheader.0.preheader:2434  %sum10_23 = add i21 %tmp_15_cast_mid2_cas, %tmp_3_23_cast1

]]></Node>
<StgValue><ssdm name="sum10_23"/></StgValue>
</operation>

<operation id="5977" st_id="314" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="735">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3024" bw="32" op_0_bw="21">
<![CDATA[
.preheader.0.preheader:2435  %sum10_23_cast = zext i21 %sum10_23 to i32

]]></Node>
<StgValue><ssdm name="sum10_23_cast"/></StgValue>
</operation>

<operation id="5978" st_id="314" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="735">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3025" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.0.preheader:2436  %input2_sum260 = add i32 %sum10_23_cast, %input1006_phi

]]></Node>
<StgValue><ssdm name="input2_sum260"/></StgValue>
</operation>

<operation id="5979" st_id="314" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="735">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3026" bw="8" op_0_bw="8" op_1_bw="32">
<![CDATA[
.preheader.0.preheader:2437  %INPUT_BUNDLE_addr_260 = getelementptr i8* %INPUT_BUNDLE, i32 %input2_sum260

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_addr_260"/></StgValue>
</operation>

<operation id="5980" st_id="314" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="735">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3088" bw="21" op_0_bw="10">
<![CDATA[
.preheader.0.preheader:2499  %tmp_3_24_cast1 = zext i10 %i_1_23 to i21

]]></Node>
<StgValue><ssdm name="tmp_3_24_cast1"/></StgValue>
</operation>

<operation id="5981" st_id="314" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="735">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3089" bw="20" op_0_bw="10">
<![CDATA[
.preheader.0.preheader:2500  %tmp_3_24_cast = zext i10 %i_1_23 to i20

]]></Node>
<StgValue><ssdm name="tmp_3_24_cast"/></StgValue>
</operation>

<operation id="5982" st_id="314" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="735">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3100" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.preheader.0.preheader:2511  %sum4_24 = add i20 %tmp_9_mid2, %tmp_3_24_cast

]]></Node>
<StgValue><ssdm name="sum4_24"/></StgValue>
</operation>

<operation id="5983" st_id="314" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="735">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3101" bw="32" op_0_bw="20">
<![CDATA[
.preheader.0.preheader:2512  %sum4_24_cast = zext i20 %sum4_24 to i32

]]></Node>
<StgValue><ssdm name="sum4_24_cast"/></StgValue>
</operation>

<operation id="5984" st_id="314" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="735">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3102" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.0.preheader:2513  %input2_sum265 = add i32 %sum4_24_cast, %input1006_phi

]]></Node>
<StgValue><ssdm name="input2_sum265"/></StgValue>
</operation>

<operation id="5985" st_id="314" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="735">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3103" bw="8" op_0_bw="8" op_1_bw="32">
<![CDATA[
.preheader.0.preheader:2514  %INPUT_BUNDLE_addr_265 = getelementptr i8* %INPUT_BUNDLE, i32 %input2_sum265

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_addr_265"/></StgValue>
</operation>

<operation id="5986" st_id="314" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="735">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3123" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
.preheader.0.preheader:2534  %sum10_24 = add i21 %tmp_15_cast_mid2_cas, %tmp_3_24_cast1

]]></Node>
<StgValue><ssdm name="sum10_24"/></StgValue>
</operation>

<operation id="5987" st_id="314" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="735">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3124" bw="32" op_0_bw="21">
<![CDATA[
.preheader.0.preheader:2535  %sum10_24_cast = zext i21 %sum10_24 to i32

]]></Node>
<StgValue><ssdm name="sum10_24_cast"/></StgValue>
</operation>

<operation id="5988" st_id="314" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="735">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3125" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.0.preheader:2536  %input2_sum268 = add i32 %sum10_24_cast, %input1006_phi

]]></Node>
<StgValue><ssdm name="input2_sum268"/></StgValue>
</operation>

<operation id="5989" st_id="314" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="735">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3126" bw="8" op_0_bw="8" op_1_bw="32">
<![CDATA[
.preheader.0.preheader:2537  %INPUT_BUNDLE_addr_268 = getelementptr i8* %INPUT_BUNDLE, i32 %input2_sum268

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_addr_268"/></StgValue>
</operation>
</state>

<state id="315" st_id="315">

<operation id="5990" st_id="315" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="736">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2385" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8" op_3_bw="1">
<![CDATA[
.preheader.0.preheader:1796  call void @_ssdm_op_Write.m_axi.i8P(i8* %OUTPUT_BUNDLE_addr_25, i8 %tmp_42_16, i1 true)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="5991" st_id="315" stage="6" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="736">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2476" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.0.preheader:1887  %tmp_38_17 = call double @llvm.sqrt.f64(double %tmp_37_17)

]]></Node>
<StgValue><ssdm name="tmp_38_17"/></StgValue>
</operation>

<operation id="5992" st_id="315" stage="14" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="736">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2576" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.0.preheader:1987  %tmp_38_18 = call double @llvm.sqrt.f64(double %tmp_37_18)

]]></Node>
<StgValue><ssdm name="tmp_38_18"/></StgValue>
</operation>

<operation id="5993" st_id="315" stage="22" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="736">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2676" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.0.preheader:2087  %tmp_38_19 = call double @llvm.sqrt.f64(double %tmp_37_19)

]]></Node>
<StgValue><ssdm name="tmp_38_19"/></StgValue>
</operation>

<operation id="5994" st_id="315" stage="29" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="736">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2776" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.0.preheader:2187  %tmp_38_20 = call double @llvm.sqrt.f64(double %tmp_37_20)

]]></Node>
<StgValue><ssdm name="tmp_38_20"/></StgValue>
</operation>

<operation id="5995" st_id="315" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="736">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2874" bw="32" op_0_bw="20">
<![CDATA[
.preheader.0.preheader:2285  %tmp_37_53 = zext i20 %p_21 to i32

]]></Node>
<StgValue><ssdm name="tmp_37_53"/></StgValue>
</operation>

<operation id="5996" st_id="315" stage="6" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="736">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2875" bw="64" op_0_bw="32">
<![CDATA[
.preheader.0.preheader:2286  %tmp_37_21 = uitofp i32 %tmp_37_53 to double

]]></Node>
<StgValue><ssdm name="tmp_37_21"/></StgValue>
</operation>

<operation id="5997" st_id="315" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="736">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2913" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.0.preheader:2324  %INPUT_BUNDLE_addr_25_1 = call i8 @_ssdm_op_Read.m_axi.i8P(i8* %INPUT_BUNDLE_addr_250)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_addr_25_1"/></StgValue>
</operation>

<operation id="5998" st_id="315" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="736">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2919" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:2330  %INPUT_BUNDLE_load_25_1 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_251, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_25_1"/></StgValue>
</operation>

<operation id="5999" st_id="315" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="736">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2927" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:2338  %INPUT_BUNDLE_load_25_2 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_252, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_25_2"/></StgValue>
</operation>

<operation id="6000" st_id="315" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="736">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2935" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:2346  %INPUT_BUNDLE_load_25_3 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_253, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_25_3"/></StgValue>
</operation>

<operation id="6001" st_id="315" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="736">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2950" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:2361  %INPUT_BUNDLE_load_25_4 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_254, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_25_4"/></StgValue>
</operation>

<operation id="6002" st_id="315" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="736">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2958" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:2369  %INPUT_BUNDLE_load_25_5 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_255, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_25_5"/></StgValue>
</operation>

<operation id="6003" st_id="315" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="736">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2997" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:2408  %INPUT_BUNDLE_load_25_6 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_256, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_25_6"/></StgValue>
</operation>

<operation id="6004" st_id="315" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="736">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3004" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:2415  %INPUT_BUNDLE_load_25_7 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_257, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_25_7"/></StgValue>
</operation>

<operation id="6005" st_id="315" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="736">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3008" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
.preheader.0.preheader:2419  %sum6_23 = add i21 1023, %tmp_6_23_cast

]]></Node>
<StgValue><ssdm name="sum6_23"/></StgValue>
</operation>

<operation id="6006" st_id="315" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="736">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3009" bw="32" op_0_bw="21">
<![CDATA[
.preheader.0.preheader:2420  %sum6_23_cast = zext i21 %sum6_23 to i32

]]></Node>
<StgValue><ssdm name="sum6_23_cast"/></StgValue>
</operation>

<operation id="6007" st_id="315" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="736">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3010" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.0.preheader:2421  %input2_sum258 = add i32 %sum6_23_cast, %input1006_phi

]]></Node>
<StgValue><ssdm name="input2_sum258"/></StgValue>
</operation>

<operation id="6008" st_id="315" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="736">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3011" bw="8" op_0_bw="8" op_1_bw="32">
<![CDATA[
.preheader.0.preheader:2422  %INPUT_BUNDLE_addr_258 = getelementptr i8* %INPUT_BUNDLE, i32 %input2_sum258

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_addr_258"/></StgValue>
</operation>

<operation id="6009" st_id="315" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="736">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3015" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
.preheader.0.preheader:2426  %sum8_23 = add i21 -1023, %tmp_6_23_cast

]]></Node>
<StgValue><ssdm name="sum8_23"/></StgValue>
</operation>

<operation id="6010" st_id="315" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="736">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3016" bw="32" op_0_bw="21">
<![CDATA[
.preheader.0.preheader:2427  %sum8_23_cast = sext i21 %sum8_23 to i32

]]></Node>
<StgValue><ssdm name="sum8_23_cast"/></StgValue>
</operation>

<operation id="6011" st_id="315" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="736">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3017" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.0.preheader:2428  %input2_sum259 = add i32 %sum8_23_cast, %input1006_phi

]]></Node>
<StgValue><ssdm name="input2_sum259"/></StgValue>
</operation>

<operation id="6012" st_id="315" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="736">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3018" bw="8" op_0_bw="8" op_1_bw="32">
<![CDATA[
.preheader.0.preheader:2429  %INPUT_BUNDLE_addr_259 = getelementptr i8* %INPUT_BUNDLE, i32 %input2_sum259

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_addr_259"/></StgValue>
</operation>

<operation id="6013" st_id="315" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="736">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3031" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
.preheader.0.preheader:2442  %sum12_23 = add i21 1025, %tmp_6_23_cast

]]></Node>
<StgValue><ssdm name="sum12_23"/></StgValue>
</operation>

<operation id="6014" st_id="315" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="736">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3032" bw="32" op_0_bw="21">
<![CDATA[
.preheader.0.preheader:2443  %sum12_23_cast = zext i21 %sum12_23 to i32

]]></Node>
<StgValue><ssdm name="sum12_23_cast"/></StgValue>
</operation>

<operation id="6015" st_id="315" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="736">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3033" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.0.preheader:2444  %input2_sum261 = add i32 %sum12_23_cast, %input1006_phi

]]></Node>
<StgValue><ssdm name="input2_sum261"/></StgValue>
</operation>

<operation id="6016" st_id="315" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="736">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3034" bw="8" op_0_bw="8" op_1_bw="32">
<![CDATA[
.preheader.0.preheader:2445  %INPUT_BUNDLE_addr_261 = getelementptr i8* %INPUT_BUNDLE, i32 %input2_sum261

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_addr_261"/></StgValue>
</operation>
</state>

<state id="316" st_id="316">

<operation id="6017" st_id="316" stage="5" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="737">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2386" bw="1" op_0_bw="1" op_1_bw="8">
<![CDATA[
.preheader.0.preheader:1797  %OUTPUT_BUNDLE_addr_2_12 = call i1 @_ssdm_op_WriteResp.m_axi.i8P(i8* %OUTPUT_BUNDLE_addr_25)

]]></Node>
<StgValue><ssdm name="OUTPUT_BUNDLE_addr_2_12"/></StgValue>
</operation>

<operation id="6018" st_id="316" stage="5" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="737">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2476" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.0.preheader:1887  %tmp_38_17 = call double @llvm.sqrt.f64(double %tmp_37_17)

]]></Node>
<StgValue><ssdm name="tmp_38_17"/></StgValue>
</operation>

<operation id="6019" st_id="316" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="737">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2484" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:1895  %OUTPUT_BUNDLE_addr_2_13 = call i1 @_ssdm_op_WriteReq.m_axi.i8P(i8* %OUTPUT_BUNDLE_addr_26, i32 1)

]]></Node>
<StgValue><ssdm name="OUTPUT_BUNDLE_addr_2_13"/></StgValue>
</operation>

<operation id="6020" st_id="316" stage="13" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="737">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2576" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.0.preheader:1987  %tmp_38_18 = call double @llvm.sqrt.f64(double %tmp_37_18)

]]></Node>
<StgValue><ssdm name="tmp_38_18"/></StgValue>
</operation>

<operation id="6021" st_id="316" stage="21" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="737">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2676" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.0.preheader:2087  %tmp_38_19 = call double @llvm.sqrt.f64(double %tmp_37_19)

]]></Node>
<StgValue><ssdm name="tmp_38_19"/></StgValue>
</operation>

<operation id="6022" st_id="316" stage="28" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="737">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2776" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.0.preheader:2187  %tmp_38_20 = call double @llvm.sqrt.f64(double %tmp_37_20)

]]></Node>
<StgValue><ssdm name="tmp_38_20"/></StgValue>
</operation>

<operation id="6023" st_id="316" stage="5" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="737">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2875" bw="64" op_0_bw="32">
<![CDATA[
.preheader.0.preheader:2286  %tmp_37_21 = uitofp i32 %tmp_37_53 to double

]]></Node>
<StgValue><ssdm name="tmp_37_21"/></StgValue>
</operation>

<operation id="6024" st_id="316" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="737">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2899" bw="9" op_0_bw="8">
<![CDATA[
.preheader.0.preheader:2310  %tmp_8_22_cast = zext i8 %INPUT_BUNDLE_addr_24_9 to i9

]]></Node>
<StgValue><ssdm name="tmp_8_22_cast"/></StgValue>
</operation>

<operation id="6025" st_id="316" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="737">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2906" bw="9" op_0_bw="9" op_1_bw="8" op_2_bw="1">
<![CDATA[
.preheader.0.preheader:2317  %tmp_10_22 = call i9 @_ssdm_op_BitConcatenate.i9.i8.i1(i8 %INPUT_BUNDLE_addr_24_10, i1 false)

]]></Node>
<StgValue><ssdm name="tmp_10_22"/></StgValue>
</operation>

<operation id="6026" st_id="316" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="737">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2907" bw="10" op_0_bw="9">
<![CDATA[
.preheader.0.preheader:2318  %tmp_10_22_cast = zext i9 %tmp_10_22 to i10

]]></Node>
<StgValue><ssdm name="tmp_10_22_cast"/></StgValue>
</operation>

<operation id="6027" st_id="316" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="737">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2914" bw="9" op_0_bw="8">
<![CDATA[
.preheader.0.preheader:2325  %tmp_12_22_cast = zext i8 %INPUT_BUNDLE_addr_25_1 to i9

]]></Node>
<StgValue><ssdm name="tmp_12_22_cast"/></StgValue>
</operation>

<operation id="6028" st_id="316" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="737">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2920" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.0.preheader:2331  %INPUT_BUNDLE_addr_25_2 = call i8 @_ssdm_op_Read.m_axi.i8P(i8* %INPUT_BUNDLE_addr_251)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_addr_25_2"/></StgValue>
</operation>

<operation id="6029" st_id="316" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="737">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2927" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:2338  %INPUT_BUNDLE_load_25_2 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_252, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_25_2"/></StgValue>
</operation>

<operation id="6030" st_id="316" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="737">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2935" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:2346  %INPUT_BUNDLE_load_25_3 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_253, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_25_3"/></StgValue>
</operation>

<operation id="6031" st_id="316" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="737">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2939" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader.0.preheader:2350  %tmp47 = add i9 %tmp_8_22_cast, %tmp_12_22_cast

]]></Node>
<StgValue><ssdm name="tmp47"/></StgValue>
</operation>

<operation id="6032" st_id="316" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="737">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2940" bw="10" op_0_bw="9">
<![CDATA[
.preheader.0.preheader:2351  %tmp47_cast = zext i9 %tmp47 to i10

]]></Node>
<StgValue><ssdm name="tmp47_cast"/></StgValue>
</operation>

<operation id="6033" st_id="316" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="737">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2941" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader.0.preheader:2352  %sum1_22 = add i10 %tmp47_cast, %tmp_10_22_cast

]]></Node>
<StgValue><ssdm name="sum1_22"/></StgValue>
</operation>

<operation id="6034" st_id="316" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="737">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2950" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:2361  %INPUT_BUNDLE_load_25_4 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_254, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_25_4"/></StgValue>
</operation>

<operation id="6035" st_id="316" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="737">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2958" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:2369  %INPUT_BUNDLE_load_25_5 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_255, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_25_5"/></StgValue>
</operation>

<operation id="6036" st_id="316" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="737">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2962" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader.0.preheader:2373  %sum5_neg_22 = sub i9 %tmp_8_22_cast, %tmp_12_22_cast

]]></Node>
<StgValue><ssdm name="sum5_neg_22"/></StgValue>
</operation>

<operation id="6037" st_id="316" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="737">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2997" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:2408  %INPUT_BUNDLE_load_25_6 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_256, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_25_6"/></StgValue>
</operation>

<operation id="6038" st_id="316" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="737">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3004" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:2415  %INPUT_BUNDLE_load_25_7 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_257, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_25_7"/></StgValue>
</operation>

<operation id="6039" st_id="316" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="737">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3012" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:2423  %INPUT_BUNDLE_load_25_8 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_258, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_25_8"/></StgValue>
</operation>
</state>

<state id="317" st_id="317">

<operation id="6040" st_id="317" stage="4" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="738">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2386" bw="1" op_0_bw="1" op_1_bw="8">
<![CDATA[
.preheader.0.preheader:1797  %OUTPUT_BUNDLE_addr_2_12 = call i1 @_ssdm_op_WriteResp.m_axi.i8P(i8* %OUTPUT_BUNDLE_addr_25)

]]></Node>
<StgValue><ssdm name="OUTPUT_BUNDLE_addr_2_12"/></StgValue>
</operation>

<operation id="6041" st_id="317" stage="4" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="738">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2476" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.0.preheader:1887  %tmp_38_17 = call double @llvm.sqrt.f64(double %tmp_37_17)

]]></Node>
<StgValue><ssdm name="tmp_38_17"/></StgValue>
</operation>

<operation id="6042" st_id="317" stage="12" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="738">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2576" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.0.preheader:1987  %tmp_38_18 = call double @llvm.sqrt.f64(double %tmp_37_18)

]]></Node>
<StgValue><ssdm name="tmp_38_18"/></StgValue>
</operation>

<operation id="6043" st_id="317" stage="20" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="738">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2676" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.0.preheader:2087  %tmp_38_19 = call double @llvm.sqrt.f64(double %tmp_37_19)

]]></Node>
<StgValue><ssdm name="tmp_38_19"/></StgValue>
</operation>

<operation id="6044" st_id="317" stage="27" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="738">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2776" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.0.preheader:2187  %tmp_38_20 = call double @llvm.sqrt.f64(double %tmp_37_20)

]]></Node>
<StgValue><ssdm name="tmp_38_20"/></StgValue>
</operation>

<operation id="6045" st_id="317" stage="4" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="738">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2875" bw="64" op_0_bw="32">
<![CDATA[
.preheader.0.preheader:2286  %tmp_37_21 = uitofp i32 %tmp_37_53 to double

]]></Node>
<StgValue><ssdm name="tmp_37_21"/></StgValue>
</operation>

<operation id="6046" st_id="317" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="738">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2928" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.0.preheader:2339  %INPUT_BUNDLE_addr_25_3 = call i8 @_ssdm_op_Read.m_axi.i8P(i8* %INPUT_BUNDLE_addr_252)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_addr_25_3"/></StgValue>
</operation>

<operation id="6047" st_id="317" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="738">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2935" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:2346  %INPUT_BUNDLE_load_25_3 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_253, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_25_3"/></StgValue>
</operation>

<operation id="6048" st_id="317" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="738">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2950" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:2361  %INPUT_BUNDLE_load_25_4 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_254, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_25_4"/></StgValue>
</operation>

<operation id="6049" st_id="317" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="738">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2958" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:2369  %INPUT_BUNDLE_load_25_5 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_255, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_25_5"/></StgValue>
</operation>

<operation id="6050" st_id="317" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="738">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2997" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:2408  %INPUT_BUNDLE_load_25_6 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_256, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_25_6"/></StgValue>
</operation>

<operation id="6051" st_id="317" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="738">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3004" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:2415  %INPUT_BUNDLE_load_25_7 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_257, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_25_7"/></StgValue>
</operation>

<operation id="6052" st_id="317" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="738">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3012" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:2423  %INPUT_BUNDLE_load_25_8 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_258, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_25_8"/></StgValue>
</operation>

<operation id="6053" st_id="317" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="738">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3019" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:2430  %INPUT_BUNDLE_load_25_9 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_259, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_25_9"/></StgValue>
</operation>
</state>

<state id="318" st_id="318">

<operation id="6054" st_id="318" stage="3" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="739">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2386" bw="1" op_0_bw="1" op_1_bw="8">
<![CDATA[
.preheader.0.preheader:1797  %OUTPUT_BUNDLE_addr_2_12 = call i1 @_ssdm_op_WriteResp.m_axi.i8P(i8* %OUTPUT_BUNDLE_addr_25)

]]></Node>
<StgValue><ssdm name="OUTPUT_BUNDLE_addr_2_12"/></StgValue>
</operation>

<operation id="6055" st_id="318" stage="3" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="739">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2476" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.0.preheader:1887  %tmp_38_17 = call double @llvm.sqrt.f64(double %tmp_37_17)

]]></Node>
<StgValue><ssdm name="tmp_38_17"/></StgValue>
</operation>

<operation id="6056" st_id="318" stage="11" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="739">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2576" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.0.preheader:1987  %tmp_38_18 = call double @llvm.sqrt.f64(double %tmp_37_18)

]]></Node>
<StgValue><ssdm name="tmp_38_18"/></StgValue>
</operation>

<operation id="6057" st_id="318" stage="19" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="739">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2676" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.0.preheader:2087  %tmp_38_19 = call double @llvm.sqrt.f64(double %tmp_37_19)

]]></Node>
<StgValue><ssdm name="tmp_38_19"/></StgValue>
</operation>

<operation id="6058" st_id="318" stage="26" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="739">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2776" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.0.preheader:2187  %tmp_38_20 = call double @llvm.sqrt.f64(double %tmp_37_20)

]]></Node>
<StgValue><ssdm name="tmp_38_20"/></StgValue>
</operation>

<operation id="6059" st_id="318" stage="3" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="739">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2875" bw="64" op_0_bw="32">
<![CDATA[
.preheader.0.preheader:2286  %tmp_37_21 = uitofp i32 %tmp_37_53 to double

]]></Node>
<StgValue><ssdm name="tmp_37_21"/></StgValue>
</operation>

<operation id="6060" st_id="318" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="739">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2936" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.0.preheader:2347  %INPUT_BUNDLE_addr_25_4 = call i8 @_ssdm_op_Read.m_axi.i8P(i8* %INPUT_BUNDLE_addr_253)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_addr_25_4"/></StgValue>
</operation>

<operation id="6061" st_id="318" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="739">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2950" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:2361  %INPUT_BUNDLE_load_25_4 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_254, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_25_4"/></StgValue>
</operation>

<operation id="6062" st_id="318" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="739">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2958" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:2369  %INPUT_BUNDLE_load_25_5 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_255, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_25_5"/></StgValue>
</operation>

<operation id="6063" st_id="318" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="739">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2997" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:2408  %INPUT_BUNDLE_load_25_6 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_256, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_25_6"/></StgValue>
</operation>

<operation id="6064" st_id="318" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="739">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3004" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:2415  %INPUT_BUNDLE_load_25_7 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_257, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_25_7"/></StgValue>
</operation>

<operation id="6065" st_id="318" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="739">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3012" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:2423  %INPUT_BUNDLE_load_25_8 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_258, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_25_8"/></StgValue>
</operation>

<operation id="6066" st_id="318" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="739">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3019" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:2430  %INPUT_BUNDLE_load_25_9 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_259, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_25_9"/></StgValue>
</operation>

<operation id="6067" st_id="318" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="739">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3027" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:2438  %INPUT_BUNDLE_load_26 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_260, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_26"/></StgValue>
</operation>
</state>

<state id="319" st_id="319">

<operation id="6068" st_id="319" stage="2" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="740">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2386" bw="1" op_0_bw="1" op_1_bw="8">
<![CDATA[
.preheader.0.preheader:1797  %OUTPUT_BUNDLE_addr_2_12 = call i1 @_ssdm_op_WriteResp.m_axi.i8P(i8* %OUTPUT_BUNDLE_addr_25)

]]></Node>
<StgValue><ssdm name="OUTPUT_BUNDLE_addr_2_12"/></StgValue>
</operation>

<operation id="6069" st_id="319" stage="2" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="740">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2476" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.0.preheader:1887  %tmp_38_17 = call double @llvm.sqrt.f64(double %tmp_37_17)

]]></Node>
<StgValue><ssdm name="tmp_38_17"/></StgValue>
</operation>

<operation id="6070" st_id="319" stage="10" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="740">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2576" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.0.preheader:1987  %tmp_38_18 = call double @llvm.sqrt.f64(double %tmp_37_18)

]]></Node>
<StgValue><ssdm name="tmp_38_18"/></StgValue>
</operation>

<operation id="6071" st_id="319" stage="18" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="740">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2676" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.0.preheader:2087  %tmp_38_19 = call double @llvm.sqrt.f64(double %tmp_37_19)

]]></Node>
<StgValue><ssdm name="tmp_38_19"/></StgValue>
</operation>

<operation id="6072" st_id="319" stage="25" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="740">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2776" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.0.preheader:2187  %tmp_38_20 = call double @llvm.sqrt.f64(double %tmp_37_20)

]]></Node>
<StgValue><ssdm name="tmp_38_20"/></StgValue>
</operation>

<operation id="6073" st_id="319" stage="2" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="740">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2875" bw="64" op_0_bw="32">
<![CDATA[
.preheader.0.preheader:2286  %tmp_37_21 = uitofp i32 %tmp_37_53 to double

]]></Node>
<StgValue><ssdm name="tmp_37_21"/></StgValue>
</operation>

<operation id="6074" st_id="319" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="740">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2921" bw="11" op_0_bw="8">
<![CDATA[
.preheader.0.preheader:2332  %tmp_14_22 = zext i8 %INPUT_BUNDLE_addr_25_2 to i11

]]></Node>
<StgValue><ssdm name="tmp_14_22"/></StgValue>
</operation>

<operation id="6075" st_id="319" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="740">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2922" bw="10" op_0_bw="8">
<![CDATA[
.preheader.0.preheader:2333  %tmp_14_22_cast = zext i8 %INPUT_BUNDLE_addr_25_2 to i10

]]></Node>
<StgValue><ssdm name="tmp_14_22_cast"/></StgValue>
</operation>

<operation id="6076" st_id="319" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="740">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2929" bw="9" op_0_bw="9" op_1_bw="8" op_2_bw="1">
<![CDATA[
.preheader.0.preheader:2340  %tmp_18_22 = call i9 @_ssdm_op_BitConcatenate.i9.i8.i1(i8 %INPUT_BUNDLE_addr_25_3, i1 false)

]]></Node>
<StgValue><ssdm name="tmp_18_22"/></StgValue>
</operation>

<operation id="6077" st_id="319" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="740">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2930" bw="11" op_0_bw="9">
<![CDATA[
.preheader.0.preheader:2341  %tmp_18_22_cast = zext i9 %tmp_18_22 to i11

]]></Node>
<StgValue><ssdm name="tmp_18_22_cast"/></StgValue>
</operation>

<operation id="6078" st_id="319" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="740">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2937" bw="11" op_0_bw="8">
<![CDATA[
.preheader.0.preheader:2348  %tmp_20_12 = zext i8 %INPUT_BUNDLE_addr_25_4 to i11

]]></Node>
<StgValue><ssdm name="tmp_20_12"/></StgValue>
</operation>

<operation id="6079" st_id="319" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="740">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2938" bw="10" op_0_bw="8">
<![CDATA[
.preheader.0.preheader:2349  %tmp_20_22_cast = zext i8 %INPUT_BUNDLE_addr_25_4 to i10

]]></Node>
<StgValue><ssdm name="tmp_20_22_cast"/></StgValue>
</operation>

<operation id="6080" st_id="319" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="740">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2942" bw="11" op_0_bw="10">
<![CDATA[
.preheader.0.preheader:2353  %sum1_22_cast = zext i10 %sum1_22 to i11

]]></Node>
<StgValue><ssdm name="sum1_22_cast"/></StgValue>
</operation>

<operation id="6081" st_id="319" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="740">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2943" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader.0.preheader:2354  %tmp_21_22 = sub i11 %tmp_14_22, %sum1_22_cast

]]></Node>
<StgValue><ssdm name="tmp_21_22"/></StgValue>
</operation>

<operation id="6082" st_id="319" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="740">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2944" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader.0.preheader:2355  %tmp48 = add i11 %tmp_21_22, %tmp_20_12

]]></Node>
<StgValue><ssdm name="tmp48"/></StgValue>
</operation>

<operation id="6083" st_id="319" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="740">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2945" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader.0.preheader:2356  %convulution_horizont_31 = add i11 %tmp48, %tmp_18_22_cast

]]></Node>
<StgValue><ssdm name="convulution_horizont_31"/></StgValue>
</operation>

<operation id="6084" st_id="319" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="740">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2951" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.0.preheader:2362  %INPUT_BUNDLE_addr_25_5 = call i8 @_ssdm_op_Read.m_axi.i8P(i8* %INPUT_BUNDLE_addr_254)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_addr_25_5"/></StgValue>
</operation>

<operation id="6085" st_id="319" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="740">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2958" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:2369  %INPUT_BUNDLE_load_25_5 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_255, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_25_5"/></StgValue>
</operation>

<operation id="6086" st_id="319" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="740">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2963" bw="10" op_0_bw="9">
<![CDATA[
.preheader.0.preheader:2374  %sum5_neg_22_cast = sext i9 %sum5_neg_22 to i10

]]></Node>
<StgValue><ssdm name="sum5_neg_22_cast"/></StgValue>
</operation>

<operation id="6087" st_id="319" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="740">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2964" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader.0.preheader:2375  %sum6_neg_22 = add i10 %sum5_neg_22_cast, %tmp_14_22_cast

]]></Node>
<StgValue><ssdm name="sum6_neg_22"/></StgValue>
</operation>

<operation id="6088" st_id="319" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="740">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2965" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader.0.preheader:2376  %tmp_31_22 = sub i10 %sum6_neg_22, %tmp_20_22_cast

]]></Node>
<StgValue><ssdm name="tmp_31_22"/></StgValue>
</operation>

<operation id="6089" st_id="319" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="740">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2997" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:2408  %INPUT_BUNDLE_load_25_6 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_256, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_25_6"/></StgValue>
</operation>

<operation id="6090" st_id="319" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="740">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3004" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:2415  %INPUT_BUNDLE_load_25_7 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_257, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_25_7"/></StgValue>
</operation>

<operation id="6091" st_id="319" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="740">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3012" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:2423  %INPUT_BUNDLE_load_25_8 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_258, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_25_8"/></StgValue>
</operation>

<operation id="6092" st_id="319" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="740">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3019" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:2430  %INPUT_BUNDLE_load_25_9 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_259, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_25_9"/></StgValue>
</operation>

<operation id="6093" st_id="319" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="740">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3027" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:2438  %INPUT_BUNDLE_load_26 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_260, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_26"/></StgValue>
</operation>

<operation id="6094" st_id="319" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="740">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3035" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:2446  %INPUT_BUNDLE_load_26_1 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_261, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_26_1"/></StgValue>
</operation>

<operation id="6095" st_id="319" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="740">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3046" bw="20" op_0_bw="20" op_1_bw="10" op_2_bw="10">
<![CDATA[
.preheader.0.preheader:2457  %tmp_103 = call i20 @_ssdm_op_BitConcatenate.i20.i10.i10(i10 %tmp_11_mid2, i10 %i_1_22)

]]></Node>
<StgValue><ssdm name="tmp_103"/></StgValue>
</operation>

<operation id="6096" st_id="319" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="740">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3047" bw="32" op_0_bw="20">
<![CDATA[
.preheader.0.preheader:2458  %tmp_24_23 = zext i20 %tmp_103 to i32

]]></Node>
<StgValue><ssdm name="tmp_24_23"/></StgValue>
</operation>

<operation id="6097" st_id="319" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="740">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3048" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.0.preheader:2459  %input2_sum262 = add i32 %tmp_24_23, %input1006_phi

]]></Node>
<StgValue><ssdm name="input2_sum262"/></StgValue>
</operation>

<operation id="6098" st_id="319" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="740">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3049" bw="8" op_0_bw="8" op_1_bw="32">
<![CDATA[
.preheader.0.preheader:2460  %INPUT_BUNDLE_addr_262 = getelementptr i8* %INPUT_BUNDLE, i32 %input2_sum262

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_addr_262"/></StgValue>
</operation>

<operation id="6099" st_id="319" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="740">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3054" bw="20" op_0_bw="20" op_1_bw="10" op_2_bw="10">
<![CDATA[
.preheader.0.preheader:2465  %tmp_104 = call i20 @_ssdm_op_BitConcatenate.i20.i10.i10(i10 %tmp_18_mid2, i10 %i_1_22)

]]></Node>
<StgValue><ssdm name="tmp_104"/></StgValue>
</operation>

<operation id="6100" st_id="319" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="740">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3055" bw="32" op_0_bw="20">
<![CDATA[
.preheader.0.preheader:2466  %tmp_28_23 = zext i20 %tmp_104 to i32

]]></Node>
<StgValue><ssdm name="tmp_28_23"/></StgValue>
</operation>

<operation id="6101" st_id="319" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="740">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3056" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.0.preheader:2467  %input2_sum263 = add i32 %tmp_28_23, %input1006_phi

]]></Node>
<StgValue><ssdm name="input2_sum263"/></StgValue>
</operation>

<operation id="6102" st_id="319" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="740">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3057" bw="8" op_0_bw="8" op_1_bw="32">
<![CDATA[
.preheader.0.preheader:2468  %INPUT_BUNDLE_addr_263 = getelementptr i8* %INPUT_BUNDLE, i32 %input2_sum263

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_addr_263"/></StgValue>
</operation>

<operation id="6103" st_id="319" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="740">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3146" bw="20" op_0_bw="20" op_1_bw="10" op_2_bw="10">
<![CDATA[
.preheader.0.preheader:2557  %tmp_105 = call i20 @_ssdm_op_BitConcatenate.i20.i10.i10(i10 %tmp_11_mid2, i10 %i_1_23)

]]></Node>
<StgValue><ssdm name="tmp_105"/></StgValue>
</operation>

<operation id="6104" st_id="319" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="740">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3147" bw="32" op_0_bw="20">
<![CDATA[
.preheader.0.preheader:2558  %tmp_24_24 = zext i20 %tmp_105 to i32

]]></Node>
<StgValue><ssdm name="tmp_24_24"/></StgValue>
</operation>

<operation id="6105" st_id="319" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="740">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3148" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.0.preheader:2559  %input2_sum270 = add i32 %tmp_24_24, %input1006_phi

]]></Node>
<StgValue><ssdm name="input2_sum270"/></StgValue>
</operation>

<operation id="6106" st_id="319" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="740">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3149" bw="8" op_0_bw="8" op_1_bw="32">
<![CDATA[
.preheader.0.preheader:2560  %INPUT_BUNDLE_addr_270 = getelementptr i8* %INPUT_BUNDLE, i32 %input2_sum270

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_addr_270"/></StgValue>
</operation>

<operation id="6107" st_id="319" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="740">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3154" bw="20" op_0_bw="20" op_1_bw="10" op_2_bw="10">
<![CDATA[
.preheader.0.preheader:2565  %tmp_106 = call i20 @_ssdm_op_BitConcatenate.i20.i10.i10(i10 %tmp_18_mid2, i10 %i_1_23)

]]></Node>
<StgValue><ssdm name="tmp_106"/></StgValue>
</operation>

<operation id="6108" st_id="319" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="740">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3155" bw="32" op_0_bw="20">
<![CDATA[
.preheader.0.preheader:2566  %tmp_28_24 = zext i20 %tmp_106 to i32

]]></Node>
<StgValue><ssdm name="tmp_28_24"/></StgValue>
</operation>

<operation id="6109" st_id="319" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="740">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3156" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.0.preheader:2567  %input2_sum271 = add i32 %tmp_28_24, %input1006_phi

]]></Node>
<StgValue><ssdm name="input2_sum271"/></StgValue>
</operation>

<operation id="6110" st_id="319" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="740">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3157" bw="8" op_0_bw="8" op_1_bw="32">
<![CDATA[
.preheader.0.preheader:2568  %INPUT_BUNDLE_addr_271 = getelementptr i8* %INPUT_BUNDLE, i32 %input2_sum271

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_addr_271"/></StgValue>
</operation>
</state>

<state id="320" st_id="320">

<operation id="6111" st_id="320" stage="1" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="741">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2386" bw="1" op_0_bw="1" op_1_bw="8">
<![CDATA[
.preheader.0.preheader:1797  %OUTPUT_BUNDLE_addr_2_12 = call i1 @_ssdm_op_WriteResp.m_axi.i8P(i8* %OUTPUT_BUNDLE_addr_25)

]]></Node>
<StgValue><ssdm name="OUTPUT_BUNDLE_addr_2_12"/></StgValue>
</operation>

<operation id="6112" st_id="320" stage="1" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="741">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2476" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.0.preheader:1887  %tmp_38_17 = call double @llvm.sqrt.f64(double %tmp_37_17)

]]></Node>
<StgValue><ssdm name="tmp_38_17"/></StgValue>
</operation>

<operation id="6113" st_id="320" stage="9" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="741">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2576" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.0.preheader:1987  %tmp_38_18 = call double @llvm.sqrt.f64(double %tmp_37_18)

]]></Node>
<StgValue><ssdm name="tmp_38_18"/></StgValue>
</operation>

<operation id="6114" st_id="320" stage="17" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="741">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2676" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.0.preheader:2087  %tmp_38_19 = call double @llvm.sqrt.f64(double %tmp_37_19)

]]></Node>
<StgValue><ssdm name="tmp_38_19"/></StgValue>
</operation>

<operation id="6115" st_id="320" stage="24" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="741">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2776" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.0.preheader:2187  %tmp_38_20 = call double @llvm.sqrt.f64(double %tmp_37_20)

]]></Node>
<StgValue><ssdm name="tmp_38_20"/></StgValue>
</operation>

<operation id="6116" st_id="320" stage="1" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="741">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2875" bw="64" op_0_bw="32">
<![CDATA[
.preheader.0.preheader:2286  %tmp_37_21 = uitofp i32 %tmp_37_53 to double

]]></Node>
<StgValue><ssdm name="tmp_37_21"/></StgValue>
</operation>

<operation id="6117" st_id="320" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="741">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2959" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.0.preheader:2370  %INPUT_BUNDLE_addr_25_6 = call i8 @_ssdm_op_Read.m_axi.i8P(i8* %INPUT_BUNDLE_addr_255)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_addr_25_6"/></StgValue>
</operation>

<operation id="6118" st_id="320" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="741">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2997" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:2408  %INPUT_BUNDLE_load_25_6 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_256, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_25_6"/></StgValue>
</operation>

<operation id="6119" st_id="320" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="741">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3004" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:2415  %INPUT_BUNDLE_load_25_7 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_257, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_25_7"/></StgValue>
</operation>

<operation id="6120" st_id="320" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="741">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3012" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:2423  %INPUT_BUNDLE_load_25_8 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_258, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_25_8"/></StgValue>
</operation>

<operation id="6121" st_id="320" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="741">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3019" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:2430  %INPUT_BUNDLE_load_25_9 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_259, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_25_9"/></StgValue>
</operation>

<operation id="6122" st_id="320" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="741">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3027" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:2438  %INPUT_BUNDLE_load_26 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_260, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_26"/></StgValue>
</operation>

<operation id="6123" st_id="320" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="741">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3035" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:2446  %INPUT_BUNDLE_load_26_1 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_261, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_26_1"/></StgValue>
</operation>

<operation id="6124" st_id="320" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="741">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3050" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:2461  %INPUT_BUNDLE_load_26_2 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_262, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_26_2"/></StgValue>
</operation>
</state>

<state id="321" st_id="321">

<operation id="6125" st_id="321" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="742">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2477" bw="16" op_0_bw="16" op_1_bw="64">
<![CDATA[
.preheader.0.preheader:1888  %tmp_39_17 = call fastcc i16 @__hls_fptoui_double_(double %tmp_38_17)

]]></Node>
<StgValue><ssdm name="tmp_39_17"/></StgValue>
</operation>

<operation id="6126" st_id="321" stage="8" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="742">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2576" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.0.preheader:1987  %tmp_38_18 = call double @llvm.sqrt.f64(double %tmp_37_18)

]]></Node>
<StgValue><ssdm name="tmp_38_18"/></StgValue>
</operation>

<operation id="6127" st_id="321" stage="16" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="742">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2676" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.0.preheader:2087  %tmp_38_19 = call double @llvm.sqrt.f64(double %tmp_37_19)

]]></Node>
<StgValue><ssdm name="tmp_38_19"/></StgValue>
</operation>

<operation id="6128" st_id="321" stage="23" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="742">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2776" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.0.preheader:2187  %tmp_38_20 = call double @llvm.sqrt.f64(double %tmp_37_20)

]]></Node>
<StgValue><ssdm name="tmp_38_20"/></StgValue>
</operation>

<operation id="6129" st_id="321" stage="31" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="742">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2876" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.0.preheader:2287  %tmp_38_21 = call double @llvm.sqrt.f64(double %tmp_37_21)

]]></Node>
<StgValue><ssdm name="tmp_38_21"/></StgValue>
</operation>

<operation id="6130" st_id="321" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="742">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2952" bw="9" op_0_bw="9" op_1_bw="8" op_2_bw="1">
<![CDATA[
.preheader.0.preheader:2363  %tmp_26_22 = call i9 @_ssdm_op_BitConcatenate.i9.i8.i1(i8 %INPUT_BUNDLE_addr_25_5, i1 false)

]]></Node>
<StgValue><ssdm name="tmp_26_22"/></StgValue>
</operation>

<operation id="6131" st_id="321" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="742">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2953" bw="11" op_0_bw="9">
<![CDATA[
.preheader.0.preheader:2364  %tmp_26_22_cast = zext i9 %tmp_26_22 to i11

]]></Node>
<StgValue><ssdm name="tmp_26_22_cast"/></StgValue>
</operation>

<operation id="6132" st_id="321" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="742">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2960" bw="9" op_0_bw="9" op_1_bw="8" op_2_bw="1">
<![CDATA[
.preheader.0.preheader:2371  %tmp_30_22 = call i9 @_ssdm_op_BitConcatenate.i9.i8.i1(i8 %INPUT_BUNDLE_addr_25_6, i1 false)

]]></Node>
<StgValue><ssdm name="tmp_30_22"/></StgValue>
</operation>

<operation id="6133" st_id="321" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="742">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2961" bw="11" op_0_bw="9">
<![CDATA[
.preheader.0.preheader:2372  %tmp_30_22_cast = zext i9 %tmp_30_22 to i11

]]></Node>
<StgValue><ssdm name="tmp_30_22_cast"/></StgValue>
</operation>

<operation id="6134" st_id="321" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="742">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2966" bw="11" op_0_bw="10">
<![CDATA[
.preheader.0.preheader:2377  %tmp_31_22_cast = sext i10 %tmp_31_22 to i11

]]></Node>
<StgValue><ssdm name="tmp_31_22_cast"/></StgValue>
</operation>

<operation id="6135" st_id="321" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="742">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2967" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader.0.preheader:2378  %tmp_32_22 = sub i11 %tmp_31_22_cast, %tmp_26_22_cast

]]></Node>
<StgValue><ssdm name="tmp_32_22"/></StgValue>
</operation>

<operation id="6136" st_id="321" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="742">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2968" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader.0.preheader:2379  %convulution_vertical_22 = add i11 %tmp_30_22_cast, %tmp_32_22

]]></Node>
<StgValue><ssdm name="convulution_vertical_22"/></StgValue>
</operation>

<operation id="6137" st_id="321" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="742">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2969" bw="20" op_0_bw="11">
<![CDATA[
.preheader.0.preheader:2380  %tmp_33_22 = sext i11 %convulution_horizont_31 to i20

]]></Node>
<StgValue><ssdm name="tmp_33_22"/></StgValue>
</operation>

<operation id="6138" st_id="321" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="742">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2970" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.preheader.0.preheader:2381  %tmp_34_22 = mul i20 %tmp_33_22, %tmp_33_22

]]></Node>
<StgValue><ssdm name="tmp_34_22"/></StgValue>
</operation>

<operation id="6139" st_id="321" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="742">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2998" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.0.preheader:2409  %INPUT_BUNDLE_addr_25_7 = call i8 @_ssdm_op_Read.m_axi.i8P(i8* %INPUT_BUNDLE_addr_256)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_addr_25_7"/></StgValue>
</operation>

<operation id="6140" st_id="321" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="742">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3004" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:2415  %INPUT_BUNDLE_load_25_7 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_257, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_25_7"/></StgValue>
</operation>

<operation id="6141" st_id="321" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="742">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3012" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:2423  %INPUT_BUNDLE_load_25_8 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_258, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_25_8"/></StgValue>
</operation>

<operation id="6142" st_id="321" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="742">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3019" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:2430  %INPUT_BUNDLE_load_25_9 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_259, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_25_9"/></StgValue>
</operation>

<operation id="6143" st_id="321" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="742">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3027" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:2438  %INPUT_BUNDLE_load_26 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_260, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_26"/></StgValue>
</operation>

<operation id="6144" st_id="321" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="742">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3035" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:2446  %INPUT_BUNDLE_load_26_1 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_261, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_26_1"/></StgValue>
</operation>

<operation id="6145" st_id="321" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="742">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3050" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:2461  %INPUT_BUNDLE_load_26_2 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_262, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_26_2"/></StgValue>
</operation>

<operation id="6146" st_id="321" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="742">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3058" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:2469  %INPUT_BUNDLE_load_26_3 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_263, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_26_3"/></StgValue>
</operation>

<operation id="6147" st_id="321" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="742">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3090" bw="20" op_0_bw="20" op_1_bw="10" op_2_bw="10">
<![CDATA[
.preheader.0.preheader:2501  %tmp_64 = call i20 @_ssdm_op_BitConcatenate.i20.i10.i10(i10 %j_mid2, i10 %i_1_23)

]]></Node>
<StgValue><ssdm name="tmp_64"/></StgValue>
</operation>

<operation id="6148" st_id="321" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="742">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3091" bw="32" op_0_bw="20">
<![CDATA[
.preheader.0.preheader:2502  %tmp_6_24 = zext i20 %tmp_64 to i32

]]></Node>
<StgValue><ssdm name="tmp_6_24"/></StgValue>
</operation>

<operation id="6149" st_id="321" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="742">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3092" bw="21" op_0_bw="20">
<![CDATA[
.preheader.0.preheader:2503  %tmp_6_24_cast = zext i20 %tmp_64 to i21

]]></Node>
<StgValue><ssdm name="tmp_6_24_cast"/></StgValue>
</operation>

<operation id="6150" st_id="321" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="742">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3093" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
.preheader.0.preheader:2504  %sum2_24 = add i21 -1025, %tmp_6_24_cast

]]></Node>
<StgValue><ssdm name="sum2_24"/></StgValue>
</operation>

<operation id="6151" st_id="321" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="742">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3094" bw="32" op_0_bw="21">
<![CDATA[
.preheader.0.preheader:2505  %sum2_24_cast = sext i21 %sum2_24 to i32

]]></Node>
<StgValue><ssdm name="sum2_24_cast"/></StgValue>
</operation>

<operation id="6152" st_id="321" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="742">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3095" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.0.preheader:2506  %input2_sum264 = add i32 %sum2_24_cast, %input1006_phi

]]></Node>
<StgValue><ssdm name="input2_sum264"/></StgValue>
</operation>

<operation id="6153" st_id="321" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="742">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3096" bw="8" op_0_bw="8" op_1_bw="32">
<![CDATA[
.preheader.0.preheader:2507  %INPUT_BUNDLE_addr_264 = getelementptr i8* %INPUT_BUNDLE, i32 %input2_sum264

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_addr_264"/></StgValue>
</operation>

<operation id="6154" st_id="321" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="742">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3182" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.0.preheader:2593  %output4_sum33 = add i32 %tmp_6_24, %output1007_phi

]]></Node>
<StgValue><ssdm name="output4_sum33"/></StgValue>
</operation>

<operation id="6155" st_id="321" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="742">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3183" bw="8" op_0_bw="8" op_1_bw="32">
<![CDATA[
.preheader.0.preheader:2594  %OUTPUT_BUNDLE_addr_33 = getelementptr i8* %OUTPUT_BUNDLE, i32 %output4_sum33

]]></Node>
<StgValue><ssdm name="OUTPUT_BUNDLE_addr_33"/></StgValue>
</operation>
</state>

<state id="322" st_id="322">

<operation id="6156" st_id="322" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="743">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2477" bw="16" op_0_bw="16" op_1_bw="64">
<![CDATA[
.preheader.0.preheader:1888  %tmp_39_17 = call fastcc i16 @__hls_fptoui_double_(double %tmp_38_17)

]]></Node>
<StgValue><ssdm name="tmp_39_17"/></StgValue>
</operation>

<operation id="6157" st_id="322" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="743">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2478" bw="2" op_0_bw="2" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.0.preheader:1889  %tmp_194 = call i2 @_ssdm_op_PartSelect.i2.i16.i32.i32(i16 %tmp_39_17, i32 8, i32 9)

]]></Node>
<StgValue><ssdm name="tmp_194"/></StgValue>
</operation>

<operation id="6158" st_id="322" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="743">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2479" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader.0.preheader:1890  %icmp26 = icmp ne i2 %tmp_194, 0

]]></Node>
<StgValue><ssdm name="icmp26"/></StgValue>
</operation>

<operation id="6159" st_id="322" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="743">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2480" bw="8" op_0_bw="16">
<![CDATA[
.preheader.0.preheader:1891  %tmp_195 = trunc i16 %tmp_39_17 to i8

]]></Node>
<StgValue><ssdm name="tmp_195"/></StgValue>
</operation>

<operation id="6160" st_id="322" stage="7" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="743">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2576" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.0.preheader:1987  %tmp_38_18 = call double @llvm.sqrt.f64(double %tmp_37_18)

]]></Node>
<StgValue><ssdm name="tmp_38_18"/></StgValue>
</operation>

<operation id="6161" st_id="322" stage="15" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="743">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2676" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.0.preheader:2087  %tmp_38_19 = call double @llvm.sqrt.f64(double %tmp_37_19)

]]></Node>
<StgValue><ssdm name="tmp_38_19"/></StgValue>
</operation>

<operation id="6162" st_id="322" stage="22" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="743">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2776" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.0.preheader:2187  %tmp_38_20 = call double @llvm.sqrt.f64(double %tmp_37_20)

]]></Node>
<StgValue><ssdm name="tmp_38_20"/></StgValue>
</operation>

<operation id="6163" st_id="322" stage="30" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="743">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2876" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.0.preheader:2287  %tmp_38_21 = call double @llvm.sqrt.f64(double %tmp_37_21)

]]></Node>
<StgValue><ssdm name="tmp_38_21"/></StgValue>
</operation>

<operation id="6164" st_id="322" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="743">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2971" bw="20" op_0_bw="11">
<![CDATA[
.preheader.0.preheader:2382  %tmp_35_22 = sext i11 %convulution_vertical_22 to i20

]]></Node>
<StgValue><ssdm name="tmp_35_22"/></StgValue>
</operation>

<operation id="6165" st_id="322" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="743">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2972" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.preheader.0.preheader:2383  %tmp_36_22 = mul i20 %tmp_35_22, %tmp_35_22

]]></Node>
<StgValue><ssdm name="tmp_36_22"/></StgValue>
</operation>

<operation id="6166" st_id="322" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="743">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2973" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.preheader.0.preheader:2384  %p_22 = add i20 %tmp_34_22, %tmp_36_22

]]></Node>
<StgValue><ssdm name="p_22"/></StgValue>
</operation>

<operation id="6167" st_id="322" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="743">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3005" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.0.preheader:2416  %INPUT_BUNDLE_addr_25_8 = call i8 @_ssdm_op_Read.m_axi.i8P(i8* %INPUT_BUNDLE_addr_257)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_addr_25_8"/></StgValue>
</operation>

<operation id="6168" st_id="322" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="743">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3012" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:2423  %INPUT_BUNDLE_load_25_8 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_258, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_25_8"/></StgValue>
</operation>

<operation id="6169" st_id="322" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="743">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3019" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:2430  %INPUT_BUNDLE_load_25_9 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_259, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_25_9"/></StgValue>
</operation>

<operation id="6170" st_id="322" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="743">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3027" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:2438  %INPUT_BUNDLE_load_26 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_260, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_26"/></StgValue>
</operation>

<operation id="6171" st_id="322" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="743">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3035" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:2446  %INPUT_BUNDLE_load_26_1 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_261, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_26_1"/></StgValue>
</operation>

<operation id="6172" st_id="322" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="743">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3050" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:2461  %INPUT_BUNDLE_load_26_2 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_262, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_26_2"/></StgValue>
</operation>

<operation id="6173" st_id="322" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="743">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3058" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:2469  %INPUT_BUNDLE_load_26_3 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_263, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_26_3"/></StgValue>
</operation>

<operation id="6174" st_id="322" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="743">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3097" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:2508  %INPUT_BUNDLE_load_26_4 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_264, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_26_4"/></StgValue>
</operation>
</state>

<state id="323" st_id="323">

<operation id="6175" st_id="323" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="744">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2481" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader.0.preheader:1892  %tmp_42_17 = select i1 %icmp26, i8 -1, i8 %tmp_195

]]></Node>
<StgValue><ssdm name="tmp_42_17"/></StgValue>
</operation>

<operation id="6176" st_id="323" stage="6" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="744">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2576" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.0.preheader:1987  %tmp_38_18 = call double @llvm.sqrt.f64(double %tmp_37_18)

]]></Node>
<StgValue><ssdm name="tmp_38_18"/></StgValue>
</operation>

<operation id="6177" st_id="323" stage="14" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="744">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2676" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.0.preheader:2087  %tmp_38_19 = call double @llvm.sqrt.f64(double %tmp_37_19)

]]></Node>
<StgValue><ssdm name="tmp_38_19"/></StgValue>
</operation>

<operation id="6178" st_id="323" stage="21" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="744">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2776" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.0.preheader:2187  %tmp_38_20 = call double @llvm.sqrt.f64(double %tmp_37_20)

]]></Node>
<StgValue><ssdm name="tmp_38_20"/></StgValue>
</operation>

<operation id="6179" st_id="323" stage="29" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="744">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2876" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.0.preheader:2287  %tmp_38_21 = call double @llvm.sqrt.f64(double %tmp_37_21)

]]></Node>
<StgValue><ssdm name="tmp_38_21"/></StgValue>
</operation>

<operation id="6180" st_id="323" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="744">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2974" bw="32" op_0_bw="20">
<![CDATA[
.preheader.0.preheader:2385  %tmp_37_54 = zext i20 %p_22 to i32

]]></Node>
<StgValue><ssdm name="tmp_37_54"/></StgValue>
</operation>

<operation id="6181" st_id="323" stage="6" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="744">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2975" bw="64" op_0_bw="32">
<![CDATA[
.preheader.0.preheader:2386  %tmp_37_22 = uitofp i32 %tmp_37_54 to double

]]></Node>
<StgValue><ssdm name="tmp_37_22"/></StgValue>
</operation>

<operation id="6182" st_id="323" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="744">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3013" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.0.preheader:2424  %INPUT_BUNDLE_addr_25_9 = call i8 @_ssdm_op_Read.m_axi.i8P(i8* %INPUT_BUNDLE_addr_258)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_addr_25_9"/></StgValue>
</operation>

<operation id="6183" st_id="323" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="744">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3019" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:2430  %INPUT_BUNDLE_load_25_9 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_259, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_25_9"/></StgValue>
</operation>

<operation id="6184" st_id="323" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="744">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3027" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:2438  %INPUT_BUNDLE_load_26 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_260, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_26"/></StgValue>
</operation>

<operation id="6185" st_id="323" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="744">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3035" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:2446  %INPUT_BUNDLE_load_26_1 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_261, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_26_1"/></StgValue>
</operation>

<operation id="6186" st_id="323" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="744">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3050" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:2461  %INPUT_BUNDLE_load_26_2 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_262, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_26_2"/></StgValue>
</operation>

<operation id="6187" st_id="323" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="744">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3058" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:2469  %INPUT_BUNDLE_load_26_3 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_263, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_26_3"/></StgValue>
</operation>

<operation id="6188" st_id="323" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="744">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3097" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:2508  %INPUT_BUNDLE_load_26_4 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_264, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_26_4"/></StgValue>
</operation>

<operation id="6189" st_id="323" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="744">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3104" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:2515  %INPUT_BUNDLE_load_26_5 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_265, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_26_5"/></StgValue>
</operation>

<operation id="6190" st_id="323" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="744">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3108" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
.preheader.0.preheader:2519  %sum6_24 = add i21 1023, %tmp_6_24_cast

]]></Node>
<StgValue><ssdm name="sum6_24"/></StgValue>
</operation>

<operation id="6191" st_id="323" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="744">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3109" bw="32" op_0_bw="21">
<![CDATA[
.preheader.0.preheader:2520  %sum6_24_cast = zext i21 %sum6_24 to i32

]]></Node>
<StgValue><ssdm name="sum6_24_cast"/></StgValue>
</operation>

<operation id="6192" st_id="323" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="744">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3110" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.0.preheader:2521  %input2_sum266 = add i32 %sum6_24_cast, %input1006_phi

]]></Node>
<StgValue><ssdm name="input2_sum266"/></StgValue>
</operation>

<operation id="6193" st_id="323" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="744">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3111" bw="8" op_0_bw="8" op_1_bw="32">
<![CDATA[
.preheader.0.preheader:2522  %INPUT_BUNDLE_addr_266 = getelementptr i8* %INPUT_BUNDLE, i32 %input2_sum266

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_addr_266"/></StgValue>
</operation>

<operation id="6194" st_id="323" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="744">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3115" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
.preheader.0.preheader:2526  %sum8_24 = add i21 -1023, %tmp_6_24_cast

]]></Node>
<StgValue><ssdm name="sum8_24"/></StgValue>
</operation>

<operation id="6195" st_id="323" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="744">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3116" bw="32" op_0_bw="21">
<![CDATA[
.preheader.0.preheader:2527  %sum8_24_cast = sext i21 %sum8_24 to i32

]]></Node>
<StgValue><ssdm name="sum8_24_cast"/></StgValue>
</operation>

<operation id="6196" st_id="323" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="744">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3117" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.0.preheader:2528  %input2_sum267 = add i32 %sum8_24_cast, %input1006_phi

]]></Node>
<StgValue><ssdm name="input2_sum267"/></StgValue>
</operation>

<operation id="6197" st_id="323" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="744">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3118" bw="8" op_0_bw="8" op_1_bw="32">
<![CDATA[
.preheader.0.preheader:2529  %INPUT_BUNDLE_addr_267 = getelementptr i8* %INPUT_BUNDLE, i32 %input2_sum267

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_addr_267"/></StgValue>
</operation>

<operation id="6198" st_id="323" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="744">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3131" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
.preheader.0.preheader:2542  %sum12_24 = add i21 1025, %tmp_6_24_cast

]]></Node>
<StgValue><ssdm name="sum12_24"/></StgValue>
</operation>

<operation id="6199" st_id="323" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="744">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3132" bw="32" op_0_bw="21">
<![CDATA[
.preheader.0.preheader:2543  %sum12_24_cast = zext i21 %sum12_24 to i32

]]></Node>
<StgValue><ssdm name="sum12_24_cast"/></StgValue>
</operation>

<operation id="6200" st_id="323" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="744">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3133" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.0.preheader:2544  %input2_sum269 = add i32 %sum12_24_cast, %input1006_phi

]]></Node>
<StgValue><ssdm name="input2_sum269"/></StgValue>
</operation>

<operation id="6201" st_id="323" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="744">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3134" bw="8" op_0_bw="8" op_1_bw="32">
<![CDATA[
.preheader.0.preheader:2545  %INPUT_BUNDLE_addr_269 = getelementptr i8* %INPUT_BUNDLE, i32 %input2_sum269

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_addr_269"/></StgValue>
</operation>
</state>

<state id="324" st_id="324">

<operation id="6202" st_id="324" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="745">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2485" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8" op_3_bw="1">
<![CDATA[
.preheader.0.preheader:1896  call void @_ssdm_op_Write.m_axi.i8P(i8* %OUTPUT_BUNDLE_addr_26, i8 %tmp_42_17, i1 true)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="6203" st_id="324" stage="5" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="745">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2576" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.0.preheader:1987  %tmp_38_18 = call double @llvm.sqrt.f64(double %tmp_37_18)

]]></Node>
<StgValue><ssdm name="tmp_38_18"/></StgValue>
</operation>

<operation id="6204" st_id="324" stage="13" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="745">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2676" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.0.preheader:2087  %tmp_38_19 = call double @llvm.sqrt.f64(double %tmp_37_19)

]]></Node>
<StgValue><ssdm name="tmp_38_19"/></StgValue>
</operation>

<operation id="6205" st_id="324" stage="20" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="745">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2776" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.0.preheader:2187  %tmp_38_20 = call double @llvm.sqrt.f64(double %tmp_37_20)

]]></Node>
<StgValue><ssdm name="tmp_38_20"/></StgValue>
</operation>

<operation id="6206" st_id="324" stage="28" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="745">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2876" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.0.preheader:2287  %tmp_38_21 = call double @llvm.sqrt.f64(double %tmp_37_21)

]]></Node>
<StgValue><ssdm name="tmp_38_21"/></StgValue>
</operation>

<operation id="6207" st_id="324" stage="5" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="745">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2975" bw="64" op_0_bw="32">
<![CDATA[
.preheader.0.preheader:2386  %tmp_37_22 = uitofp i32 %tmp_37_54 to double

]]></Node>
<StgValue><ssdm name="tmp_37_22"/></StgValue>
</operation>

<operation id="6208" st_id="324" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="745">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2999" bw="9" op_0_bw="8">
<![CDATA[
.preheader.0.preheader:2410  %tmp_8_23_cast = zext i8 %INPUT_BUNDLE_addr_25_7 to i9

]]></Node>
<StgValue><ssdm name="tmp_8_23_cast"/></StgValue>
</operation>

<operation id="6209" st_id="324" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="745">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3006" bw="9" op_0_bw="9" op_1_bw="8" op_2_bw="1">
<![CDATA[
.preheader.0.preheader:2417  %tmp_10_23 = call i9 @_ssdm_op_BitConcatenate.i9.i8.i1(i8 %INPUT_BUNDLE_addr_25_8, i1 false)

]]></Node>
<StgValue><ssdm name="tmp_10_23"/></StgValue>
</operation>

<operation id="6210" st_id="324" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="745">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3007" bw="10" op_0_bw="9">
<![CDATA[
.preheader.0.preheader:2418  %tmp_10_23_cast = zext i9 %tmp_10_23 to i10

]]></Node>
<StgValue><ssdm name="tmp_10_23_cast"/></StgValue>
</operation>

<operation id="6211" st_id="324" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="745">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3014" bw="9" op_0_bw="8">
<![CDATA[
.preheader.0.preheader:2425  %tmp_12_23_cast = zext i8 %INPUT_BUNDLE_addr_25_9 to i9

]]></Node>
<StgValue><ssdm name="tmp_12_23_cast"/></StgValue>
</operation>

<operation id="6212" st_id="324" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="745">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3020" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.0.preheader:2431  %INPUT_BUNDLE_addr_25_10 = call i8 @_ssdm_op_Read.m_axi.i8P(i8* %INPUT_BUNDLE_addr_259)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_addr_25_10"/></StgValue>
</operation>

<operation id="6213" st_id="324" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="745">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3027" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:2438  %INPUT_BUNDLE_load_26 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_260, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_26"/></StgValue>
</operation>

<operation id="6214" st_id="324" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="745">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3035" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:2446  %INPUT_BUNDLE_load_26_1 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_261, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_26_1"/></StgValue>
</operation>

<operation id="6215" st_id="324" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="745">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3039" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader.0.preheader:2450  %tmp49 = add i9 %tmp_8_23_cast, %tmp_12_23_cast

]]></Node>
<StgValue><ssdm name="tmp49"/></StgValue>
</operation>

<operation id="6216" st_id="324" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="745">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3040" bw="10" op_0_bw="9">
<![CDATA[
.preheader.0.preheader:2451  %tmp49_cast = zext i9 %tmp49 to i10

]]></Node>
<StgValue><ssdm name="tmp49_cast"/></StgValue>
</operation>

<operation id="6217" st_id="324" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="745">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3041" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader.0.preheader:2452  %sum1_23 = add i10 %tmp49_cast, %tmp_10_23_cast

]]></Node>
<StgValue><ssdm name="sum1_23"/></StgValue>
</operation>

<operation id="6218" st_id="324" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="745">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3050" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:2461  %INPUT_BUNDLE_load_26_2 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_262, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_26_2"/></StgValue>
</operation>

<operation id="6219" st_id="324" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="745">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3058" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:2469  %INPUT_BUNDLE_load_26_3 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_263, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_26_3"/></StgValue>
</operation>

<operation id="6220" st_id="324" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="745">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3062" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader.0.preheader:2473  %sum5_neg_23 = sub i9 %tmp_8_23_cast, %tmp_12_23_cast

]]></Node>
<StgValue><ssdm name="sum5_neg_23"/></StgValue>
</operation>

<operation id="6221" st_id="324" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="745">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3097" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:2508  %INPUT_BUNDLE_load_26_4 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_264, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_26_4"/></StgValue>
</operation>

<operation id="6222" st_id="324" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="745">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3104" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:2515  %INPUT_BUNDLE_load_26_5 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_265, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_26_5"/></StgValue>
</operation>

<operation id="6223" st_id="324" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="745">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3112" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:2523  %INPUT_BUNDLE_load_26_6 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_266, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_26_6"/></StgValue>
</operation>
</state>

<state id="325" st_id="325">

<operation id="6224" st_id="325" stage="5" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="746">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2486" bw="1" op_0_bw="1" op_1_bw="8">
<![CDATA[
.preheader.0.preheader:1897  %OUTPUT_BUNDLE_addr_2_14 = call i1 @_ssdm_op_WriteResp.m_axi.i8P(i8* %OUTPUT_BUNDLE_addr_26)

]]></Node>
<StgValue><ssdm name="OUTPUT_BUNDLE_addr_2_14"/></StgValue>
</operation>

<operation id="6225" st_id="325" stage="4" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="746">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2576" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.0.preheader:1987  %tmp_38_18 = call double @llvm.sqrt.f64(double %tmp_37_18)

]]></Node>
<StgValue><ssdm name="tmp_38_18"/></StgValue>
</operation>

<operation id="6226" st_id="325" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="746">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2584" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:1995  %OUTPUT_BUNDLE_addr_2_15 = call i1 @_ssdm_op_WriteReq.m_axi.i8P(i8* %OUTPUT_BUNDLE_addr_27, i32 1)

]]></Node>
<StgValue><ssdm name="OUTPUT_BUNDLE_addr_2_15"/></StgValue>
</operation>

<operation id="6227" st_id="325" stage="12" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="746">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2676" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.0.preheader:2087  %tmp_38_19 = call double @llvm.sqrt.f64(double %tmp_37_19)

]]></Node>
<StgValue><ssdm name="tmp_38_19"/></StgValue>
</operation>

<operation id="6228" st_id="325" stage="19" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="746">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2776" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.0.preheader:2187  %tmp_38_20 = call double @llvm.sqrt.f64(double %tmp_37_20)

]]></Node>
<StgValue><ssdm name="tmp_38_20"/></StgValue>
</operation>

<operation id="6229" st_id="325" stage="27" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="746">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2876" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.0.preheader:2287  %tmp_38_21 = call double @llvm.sqrt.f64(double %tmp_37_21)

]]></Node>
<StgValue><ssdm name="tmp_38_21"/></StgValue>
</operation>

<operation id="6230" st_id="325" stage="4" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="746">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2975" bw="64" op_0_bw="32">
<![CDATA[
.preheader.0.preheader:2386  %tmp_37_22 = uitofp i32 %tmp_37_54 to double

]]></Node>
<StgValue><ssdm name="tmp_37_22"/></StgValue>
</operation>

<operation id="6231" st_id="325" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="746">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3028" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.0.preheader:2439  %INPUT_BUNDLE_addr_26_1 = call i8 @_ssdm_op_Read.m_axi.i8P(i8* %INPUT_BUNDLE_addr_260)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_addr_26_1"/></StgValue>
</operation>

<operation id="6232" st_id="325" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="746">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3035" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:2446  %INPUT_BUNDLE_load_26_1 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_261, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_26_1"/></StgValue>
</operation>

<operation id="6233" st_id="325" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="746">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3050" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:2461  %INPUT_BUNDLE_load_26_2 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_262, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_26_2"/></StgValue>
</operation>

<operation id="6234" st_id="325" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="746">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3058" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:2469  %INPUT_BUNDLE_load_26_3 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_263, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_26_3"/></StgValue>
</operation>

<operation id="6235" st_id="325" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="746">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3097" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:2508  %INPUT_BUNDLE_load_26_4 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_264, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_26_4"/></StgValue>
</operation>

<operation id="6236" st_id="325" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="746">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3104" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:2515  %INPUT_BUNDLE_load_26_5 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_265, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_26_5"/></StgValue>
</operation>

<operation id="6237" st_id="325" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="746">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3112" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:2523  %INPUT_BUNDLE_load_26_6 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_266, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_26_6"/></StgValue>
</operation>

<operation id="6238" st_id="325" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="746">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3119" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:2530  %INPUT_BUNDLE_load_26_7 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_267, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_26_7"/></StgValue>
</operation>
</state>

<state id="326" st_id="326">

<operation id="6239" st_id="326" stage="4" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="747">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2486" bw="1" op_0_bw="1" op_1_bw="8">
<![CDATA[
.preheader.0.preheader:1897  %OUTPUT_BUNDLE_addr_2_14 = call i1 @_ssdm_op_WriteResp.m_axi.i8P(i8* %OUTPUT_BUNDLE_addr_26)

]]></Node>
<StgValue><ssdm name="OUTPUT_BUNDLE_addr_2_14"/></StgValue>
</operation>

<operation id="6240" st_id="326" stage="3" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="747">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2576" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.0.preheader:1987  %tmp_38_18 = call double @llvm.sqrt.f64(double %tmp_37_18)

]]></Node>
<StgValue><ssdm name="tmp_38_18"/></StgValue>
</operation>

<operation id="6241" st_id="326" stage="11" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="747">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2676" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.0.preheader:2087  %tmp_38_19 = call double @llvm.sqrt.f64(double %tmp_37_19)

]]></Node>
<StgValue><ssdm name="tmp_38_19"/></StgValue>
</operation>

<operation id="6242" st_id="326" stage="18" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="747">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2776" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.0.preheader:2187  %tmp_38_20 = call double @llvm.sqrt.f64(double %tmp_37_20)

]]></Node>
<StgValue><ssdm name="tmp_38_20"/></StgValue>
</operation>

<operation id="6243" st_id="326" stage="26" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="747">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2876" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.0.preheader:2287  %tmp_38_21 = call double @llvm.sqrt.f64(double %tmp_37_21)

]]></Node>
<StgValue><ssdm name="tmp_38_21"/></StgValue>
</operation>

<operation id="6244" st_id="326" stage="3" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="747">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2975" bw="64" op_0_bw="32">
<![CDATA[
.preheader.0.preheader:2386  %tmp_37_22 = uitofp i32 %tmp_37_54 to double

]]></Node>
<StgValue><ssdm name="tmp_37_22"/></StgValue>
</operation>

<operation id="6245" st_id="326" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="747">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3036" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.0.preheader:2447  %INPUT_BUNDLE_addr_26_2 = call i8 @_ssdm_op_Read.m_axi.i8P(i8* %INPUT_BUNDLE_addr_261)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_addr_26_2"/></StgValue>
</operation>

<operation id="6246" st_id="326" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="747">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3050" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:2461  %INPUT_BUNDLE_load_26_2 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_262, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_26_2"/></StgValue>
</operation>

<operation id="6247" st_id="326" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="747">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3058" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:2469  %INPUT_BUNDLE_load_26_3 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_263, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_26_3"/></StgValue>
</operation>

<operation id="6248" st_id="326" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="747">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3097" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:2508  %INPUT_BUNDLE_load_26_4 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_264, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_26_4"/></StgValue>
</operation>

<operation id="6249" st_id="326" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="747">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3104" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:2515  %INPUT_BUNDLE_load_26_5 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_265, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_26_5"/></StgValue>
</operation>

<operation id="6250" st_id="326" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="747">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3112" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:2523  %INPUT_BUNDLE_load_26_6 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_266, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_26_6"/></StgValue>
</operation>

<operation id="6251" st_id="326" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="747">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3119" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:2530  %INPUT_BUNDLE_load_26_7 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_267, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_26_7"/></StgValue>
</operation>

<operation id="6252" st_id="326" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="747">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3127" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:2538  %INPUT_BUNDLE_load_26_8 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_268, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_26_8"/></StgValue>
</operation>
</state>

<state id="327" st_id="327">

<operation id="6253" st_id="327" stage="3" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="748">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2486" bw="1" op_0_bw="1" op_1_bw="8">
<![CDATA[
.preheader.0.preheader:1897  %OUTPUT_BUNDLE_addr_2_14 = call i1 @_ssdm_op_WriteResp.m_axi.i8P(i8* %OUTPUT_BUNDLE_addr_26)

]]></Node>
<StgValue><ssdm name="OUTPUT_BUNDLE_addr_2_14"/></StgValue>
</operation>

<operation id="6254" st_id="327" stage="2" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="748">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2576" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.0.preheader:1987  %tmp_38_18 = call double @llvm.sqrt.f64(double %tmp_37_18)

]]></Node>
<StgValue><ssdm name="tmp_38_18"/></StgValue>
</operation>

<operation id="6255" st_id="327" stage="10" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="748">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2676" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.0.preheader:2087  %tmp_38_19 = call double @llvm.sqrt.f64(double %tmp_37_19)

]]></Node>
<StgValue><ssdm name="tmp_38_19"/></StgValue>
</operation>

<operation id="6256" st_id="327" stage="17" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="748">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2776" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.0.preheader:2187  %tmp_38_20 = call double @llvm.sqrt.f64(double %tmp_37_20)

]]></Node>
<StgValue><ssdm name="tmp_38_20"/></StgValue>
</operation>

<operation id="6257" st_id="327" stage="25" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="748">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2876" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.0.preheader:2287  %tmp_38_21 = call double @llvm.sqrt.f64(double %tmp_37_21)

]]></Node>
<StgValue><ssdm name="tmp_38_21"/></StgValue>
</operation>

<operation id="6258" st_id="327" stage="2" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="748">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2975" bw="64" op_0_bw="32">
<![CDATA[
.preheader.0.preheader:2386  %tmp_37_22 = uitofp i32 %tmp_37_54 to double

]]></Node>
<StgValue><ssdm name="tmp_37_22"/></StgValue>
</operation>

<operation id="6259" st_id="327" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="748">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3021" bw="11" op_0_bw="8">
<![CDATA[
.preheader.0.preheader:2432  %tmp_14_23 = zext i8 %INPUT_BUNDLE_addr_25_10 to i11

]]></Node>
<StgValue><ssdm name="tmp_14_23"/></StgValue>
</operation>

<operation id="6260" st_id="327" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="748">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3022" bw="10" op_0_bw="8">
<![CDATA[
.preheader.0.preheader:2433  %tmp_14_23_cast = zext i8 %INPUT_BUNDLE_addr_25_10 to i10

]]></Node>
<StgValue><ssdm name="tmp_14_23_cast"/></StgValue>
</operation>

<operation id="6261" st_id="327" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="748">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3029" bw="9" op_0_bw="9" op_1_bw="8" op_2_bw="1">
<![CDATA[
.preheader.0.preheader:2440  %tmp_18_23 = call i9 @_ssdm_op_BitConcatenate.i9.i8.i1(i8 %INPUT_BUNDLE_addr_26_1, i1 false)

]]></Node>
<StgValue><ssdm name="tmp_18_23"/></StgValue>
</operation>

<operation id="6262" st_id="327" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="748">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3030" bw="11" op_0_bw="9">
<![CDATA[
.preheader.0.preheader:2441  %tmp_18_23_cast = zext i9 %tmp_18_23 to i11

]]></Node>
<StgValue><ssdm name="tmp_18_23_cast"/></StgValue>
</operation>

<operation id="6263" st_id="327" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="748">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3037" bw="11" op_0_bw="8">
<![CDATA[
.preheader.0.preheader:2448  %tmp_20_13 = zext i8 %INPUT_BUNDLE_addr_26_2 to i11

]]></Node>
<StgValue><ssdm name="tmp_20_13"/></StgValue>
</operation>

<operation id="6264" st_id="327" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="748">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3038" bw="10" op_0_bw="8">
<![CDATA[
.preheader.0.preheader:2449  %tmp_20_23_cast = zext i8 %INPUT_BUNDLE_addr_26_2 to i10

]]></Node>
<StgValue><ssdm name="tmp_20_23_cast"/></StgValue>
</operation>

<operation id="6265" st_id="327" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="748">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3042" bw="11" op_0_bw="10">
<![CDATA[
.preheader.0.preheader:2453  %sum1_23_cast = zext i10 %sum1_23 to i11

]]></Node>
<StgValue><ssdm name="sum1_23_cast"/></StgValue>
</operation>

<operation id="6266" st_id="327" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="748">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3043" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader.0.preheader:2454  %tmp_21_23 = sub i11 %tmp_14_23, %sum1_23_cast

]]></Node>
<StgValue><ssdm name="tmp_21_23"/></StgValue>
</operation>

<operation id="6267" st_id="327" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="748">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3044" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader.0.preheader:2455  %tmp50 = add i11 %tmp_21_23, %tmp_20_13

]]></Node>
<StgValue><ssdm name="tmp50"/></StgValue>
</operation>

<operation id="6268" st_id="327" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="748">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3045" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader.0.preheader:2456  %convulution_horizont_32 = add i11 %tmp50, %tmp_18_23_cast

]]></Node>
<StgValue><ssdm name="convulution_horizont_32"/></StgValue>
</operation>

<operation id="6269" st_id="327" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="748">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3051" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.0.preheader:2462  %INPUT_BUNDLE_addr_26_3 = call i8 @_ssdm_op_Read.m_axi.i8P(i8* %INPUT_BUNDLE_addr_262)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_addr_26_3"/></StgValue>
</operation>

<operation id="6270" st_id="327" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="748">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3058" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:2469  %INPUT_BUNDLE_load_26_3 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_263, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_26_3"/></StgValue>
</operation>

<operation id="6271" st_id="327" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="748">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3063" bw="10" op_0_bw="9">
<![CDATA[
.preheader.0.preheader:2474  %sum5_neg_23_cast = sext i9 %sum5_neg_23 to i10

]]></Node>
<StgValue><ssdm name="sum5_neg_23_cast"/></StgValue>
</operation>

<operation id="6272" st_id="327" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="748">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3064" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader.0.preheader:2475  %sum6_neg_23 = add i10 %sum5_neg_23_cast, %tmp_14_23_cast

]]></Node>
<StgValue><ssdm name="sum6_neg_23"/></StgValue>
</operation>

<operation id="6273" st_id="327" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="748">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3065" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader.0.preheader:2476  %tmp_31_23 = sub i10 %sum6_neg_23, %tmp_20_23_cast

]]></Node>
<StgValue><ssdm name="tmp_31_23"/></StgValue>
</operation>

<operation id="6274" st_id="327" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="748">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3097" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:2508  %INPUT_BUNDLE_load_26_4 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_264, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_26_4"/></StgValue>
</operation>

<operation id="6275" st_id="327" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="748">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3104" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:2515  %INPUT_BUNDLE_load_26_5 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_265, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_26_5"/></StgValue>
</operation>

<operation id="6276" st_id="327" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="748">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3112" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:2523  %INPUT_BUNDLE_load_26_6 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_266, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_26_6"/></StgValue>
</operation>

<operation id="6277" st_id="327" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="748">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3119" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:2530  %INPUT_BUNDLE_load_26_7 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_267, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_26_7"/></StgValue>
</operation>

<operation id="6278" st_id="327" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="748">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3127" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:2538  %INPUT_BUNDLE_load_26_8 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_268, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_26_8"/></StgValue>
</operation>

<operation id="6279" st_id="327" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="748">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3135" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:2546  %INPUT_BUNDLE_load_26_9 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_269, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_26_9"/></StgValue>
</operation>
</state>

<state id="328" st_id="328">

<operation id="6280" st_id="328" stage="2" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="749">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2486" bw="1" op_0_bw="1" op_1_bw="8">
<![CDATA[
.preheader.0.preheader:1897  %OUTPUT_BUNDLE_addr_2_14 = call i1 @_ssdm_op_WriteResp.m_axi.i8P(i8* %OUTPUT_BUNDLE_addr_26)

]]></Node>
<StgValue><ssdm name="OUTPUT_BUNDLE_addr_2_14"/></StgValue>
</operation>

<operation id="6281" st_id="328" stage="1" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="749">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2576" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.0.preheader:1987  %tmp_38_18 = call double @llvm.sqrt.f64(double %tmp_37_18)

]]></Node>
<StgValue><ssdm name="tmp_38_18"/></StgValue>
</operation>

<operation id="6282" st_id="328" stage="9" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="749">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2676" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.0.preheader:2087  %tmp_38_19 = call double @llvm.sqrt.f64(double %tmp_37_19)

]]></Node>
<StgValue><ssdm name="tmp_38_19"/></StgValue>
</operation>

<operation id="6283" st_id="328" stage="16" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="749">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2776" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.0.preheader:2187  %tmp_38_20 = call double @llvm.sqrt.f64(double %tmp_37_20)

]]></Node>
<StgValue><ssdm name="tmp_38_20"/></StgValue>
</operation>

<operation id="6284" st_id="328" stage="24" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="749">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2876" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.0.preheader:2287  %tmp_38_21 = call double @llvm.sqrt.f64(double %tmp_37_21)

]]></Node>
<StgValue><ssdm name="tmp_38_21"/></StgValue>
</operation>

<operation id="6285" st_id="328" stage="1" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="749">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2975" bw="64" op_0_bw="32">
<![CDATA[
.preheader.0.preheader:2386  %tmp_37_22 = uitofp i32 %tmp_37_54 to double

]]></Node>
<StgValue><ssdm name="tmp_37_22"/></StgValue>
</operation>

<operation id="6286" st_id="328" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="749">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3059" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.0.preheader:2470  %INPUT_BUNDLE_addr_26_4 = call i8 @_ssdm_op_Read.m_axi.i8P(i8* %INPUT_BUNDLE_addr_263)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_addr_26_4"/></StgValue>
</operation>

<operation id="6287" st_id="328" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="749">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3097" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:2508  %INPUT_BUNDLE_load_26_4 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_264, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_26_4"/></StgValue>
</operation>

<operation id="6288" st_id="328" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="749">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3104" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:2515  %INPUT_BUNDLE_load_26_5 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_265, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_26_5"/></StgValue>
</operation>

<operation id="6289" st_id="328" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="749">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3112" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:2523  %INPUT_BUNDLE_load_26_6 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_266, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_26_6"/></StgValue>
</operation>

<operation id="6290" st_id="328" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="749">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3119" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:2530  %INPUT_BUNDLE_load_26_7 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_267, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_26_7"/></StgValue>
</operation>

<operation id="6291" st_id="328" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="749">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3127" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:2538  %INPUT_BUNDLE_load_26_8 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_268, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_26_8"/></StgValue>
</operation>

<operation id="6292" st_id="328" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="749">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3135" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:2546  %INPUT_BUNDLE_load_26_9 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_269, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_26_9"/></StgValue>
</operation>

<operation id="6293" st_id="328" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="749">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3150" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:2561  %INPUT_BUNDLE_load_27 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_270, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_27"/></StgValue>
</operation>

<operation id="6294" st_id="328" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="749">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3187" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader.0.preheader:2598  %i_1_24 = add i10 26, %i_mid2

]]></Node>
<StgValue><ssdm name="i_1_24"/></StgValue>
</operation>
</state>

<state id="329" st_id="329">

<operation id="6295" st_id="329" stage="1" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="750">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2486" bw="1" op_0_bw="1" op_1_bw="8">
<![CDATA[
.preheader.0.preheader:1897  %OUTPUT_BUNDLE_addr_2_14 = call i1 @_ssdm_op_WriteResp.m_axi.i8P(i8* %OUTPUT_BUNDLE_addr_26)

]]></Node>
<StgValue><ssdm name="OUTPUT_BUNDLE_addr_2_14"/></StgValue>
</operation>

<operation id="6296" st_id="329" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="750">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2577" bw="16" op_0_bw="16" op_1_bw="64">
<![CDATA[
.preheader.0.preheader:1988  %tmp_39_18 = call fastcc i16 @__hls_fptoui_double_(double %tmp_38_18)

]]></Node>
<StgValue><ssdm name="tmp_39_18"/></StgValue>
</operation>

<operation id="6297" st_id="329" stage="8" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="750">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2676" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.0.preheader:2087  %tmp_38_19 = call double @llvm.sqrt.f64(double %tmp_37_19)

]]></Node>
<StgValue><ssdm name="tmp_38_19"/></StgValue>
</operation>

<operation id="6298" st_id="329" stage="15" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="750">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2776" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.0.preheader:2187  %tmp_38_20 = call double @llvm.sqrt.f64(double %tmp_37_20)

]]></Node>
<StgValue><ssdm name="tmp_38_20"/></StgValue>
</operation>

<operation id="6299" st_id="329" stage="23" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="750">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2876" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.0.preheader:2287  %tmp_38_21 = call double @llvm.sqrt.f64(double %tmp_37_21)

]]></Node>
<StgValue><ssdm name="tmp_38_21"/></StgValue>
</operation>

<operation id="6300" st_id="329" stage="31" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="750">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2976" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.0.preheader:2387  %tmp_38_22 = call double @llvm.sqrt.f64(double %tmp_37_22)

]]></Node>
<StgValue><ssdm name="tmp_38_22"/></StgValue>
</operation>

<operation id="6301" st_id="329" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="750">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3052" bw="9" op_0_bw="9" op_1_bw="8" op_2_bw="1">
<![CDATA[
.preheader.0.preheader:2463  %tmp_26_23 = call i9 @_ssdm_op_BitConcatenate.i9.i8.i1(i8 %INPUT_BUNDLE_addr_26_3, i1 false)

]]></Node>
<StgValue><ssdm name="tmp_26_23"/></StgValue>
</operation>

<operation id="6302" st_id="329" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="750">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3053" bw="11" op_0_bw="9">
<![CDATA[
.preheader.0.preheader:2464  %tmp_26_23_cast = zext i9 %tmp_26_23 to i11

]]></Node>
<StgValue><ssdm name="tmp_26_23_cast"/></StgValue>
</operation>

<operation id="6303" st_id="329" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="750">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3060" bw="9" op_0_bw="9" op_1_bw="8" op_2_bw="1">
<![CDATA[
.preheader.0.preheader:2471  %tmp_30_23 = call i9 @_ssdm_op_BitConcatenate.i9.i8.i1(i8 %INPUT_BUNDLE_addr_26_4, i1 false)

]]></Node>
<StgValue><ssdm name="tmp_30_23"/></StgValue>
</operation>

<operation id="6304" st_id="329" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="750">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3061" bw="11" op_0_bw="9">
<![CDATA[
.preheader.0.preheader:2472  %tmp_30_23_cast = zext i9 %tmp_30_23 to i11

]]></Node>
<StgValue><ssdm name="tmp_30_23_cast"/></StgValue>
</operation>

<operation id="6305" st_id="329" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="750">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3066" bw="11" op_0_bw="10">
<![CDATA[
.preheader.0.preheader:2477  %tmp_31_23_cast = sext i10 %tmp_31_23 to i11

]]></Node>
<StgValue><ssdm name="tmp_31_23_cast"/></StgValue>
</operation>

<operation id="6306" st_id="329" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="750">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3067" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader.0.preheader:2478  %tmp_32_23 = sub i11 %tmp_31_23_cast, %tmp_26_23_cast

]]></Node>
<StgValue><ssdm name="tmp_32_23"/></StgValue>
</operation>

<operation id="6307" st_id="329" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="750">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3068" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader.0.preheader:2479  %convulution_vertical_23 = add i11 %tmp_30_23_cast, %tmp_32_23

]]></Node>
<StgValue><ssdm name="convulution_vertical_23"/></StgValue>
</operation>

<operation id="6308" st_id="329" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="750">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3069" bw="20" op_0_bw="11">
<![CDATA[
.preheader.0.preheader:2480  %tmp_33_23 = sext i11 %convulution_horizont_32 to i20

]]></Node>
<StgValue><ssdm name="tmp_33_23"/></StgValue>
</operation>

<operation id="6309" st_id="329" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="750">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3070" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.preheader.0.preheader:2481  %tmp_34_23 = mul i20 %tmp_33_23, %tmp_33_23

]]></Node>
<StgValue><ssdm name="tmp_34_23"/></StgValue>
</operation>

<operation id="6310" st_id="329" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="750">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3098" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.0.preheader:2509  %INPUT_BUNDLE_addr_26_5 = call i8 @_ssdm_op_Read.m_axi.i8P(i8* %INPUT_BUNDLE_addr_264)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_addr_26_5"/></StgValue>
</operation>

<operation id="6311" st_id="329" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="750">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3104" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:2515  %INPUT_BUNDLE_load_26_5 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_265, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_26_5"/></StgValue>
</operation>

<operation id="6312" st_id="329" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="750">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3112" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:2523  %INPUT_BUNDLE_load_26_6 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_266, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_26_6"/></StgValue>
</operation>

<operation id="6313" st_id="329" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="750">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3119" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:2530  %INPUT_BUNDLE_load_26_7 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_267, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_26_7"/></StgValue>
</operation>

<operation id="6314" st_id="329" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="750">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3127" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:2538  %INPUT_BUNDLE_load_26_8 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_268, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_26_8"/></StgValue>
</operation>

<operation id="6315" st_id="329" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="750">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3135" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:2546  %INPUT_BUNDLE_load_26_9 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_269, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_26_9"/></StgValue>
</operation>

<operation id="6316" st_id="329" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="750">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3150" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:2561  %INPUT_BUNDLE_load_27 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_270, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_27"/></StgValue>
</operation>

<operation id="6317" st_id="329" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="750">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3158" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:2569  %INPUT_BUNDLE_load_27_1 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_271, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_27_1"/></StgValue>
</operation>

<operation id="6318" st_id="329" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="750">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3191" bw="20" op_0_bw="20" op_1_bw="10" op_2_bw="10">
<![CDATA[
.preheader.0.preheader:2602  %tmp_5 = call i20 @_ssdm_op_BitConcatenate.i20.i10.i10(i10 %j_mid2, i10 0)

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="6319" st_id="329" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="750">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3192" bw="20" op_0_bw="20" op_1_bw="10" op_2_bw="10">
<![CDATA[
.preheader.0.preheader:2603  %tmp_2 = call i20 @_ssdm_op_BitConcatenate.i20.i10.i10(i10 %j_mid2, i10 %i_1_24)

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="6320" st_id="329" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="750">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3193" bw="32" op_0_bw="20">
<![CDATA[
.preheader.0.preheader:2604  %tmp_6 = zext i20 %tmp_2 to i32

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="6321" st_id="329" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="750">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3194" bw="21" op_0_bw="20">
<![CDATA[
.preheader.0.preheader:2605  %tmp_6_cast_15 = zext i20 %tmp_2 to i21

]]></Node>
<StgValue><ssdm name="tmp_6_cast_15"/></StgValue>
</operation>

<operation id="6322" st_id="329" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="750">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3195" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
.preheader.0.preheader:2606  %sum2 = add i21 -1025, %tmp_6_cast_15

]]></Node>
<StgValue><ssdm name="sum2"/></StgValue>
</operation>

<operation id="6323" st_id="329" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="750">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3196" bw="32" op_0_bw="21">
<![CDATA[
.preheader.0.preheader:2607  %sum2_cast_16 = sext i21 %sum2 to i32

]]></Node>
<StgValue><ssdm name="sum2_cast_16"/></StgValue>
</operation>

<operation id="6324" st_id="329" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="750">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3197" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.0.preheader:2608  %input2_sum = add i32 %sum2_cast_16, %input1006_phi

]]></Node>
<StgValue><ssdm name="input2_sum"/></StgValue>
</operation>

<operation id="6325" st_id="329" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="750">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3198" bw="8" op_0_bw="8" op_1_bw="32">
<![CDATA[
.preheader.0.preheader:2609  %INPUT_BUNDLE_addr = getelementptr i8* %INPUT_BUNDLE, i32 %input2_sum

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_addr"/></StgValue>
</operation>

<operation id="6326" st_id="329" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="750">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3202" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.preheader.0.preheader:2613  %tmp_9 = add i20 -1, %tmp_5

]]></Node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>

<operation id="6327" st_id="329" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="750">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3291" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.0.preheader:2702  %output4_sum = add i32 %tmp_6, %output1007_phi

]]></Node>
<StgValue><ssdm name="output4_sum"/></StgValue>
</operation>

<operation id="6328" st_id="329" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="750">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3292" bw="8" op_0_bw="8" op_1_bw="32">
<![CDATA[
.preheader.0.preheader:2703  %OUTPUT_BUNDLE_addr = getelementptr i8* %OUTPUT_BUNDLE, i32 %output4_sum

]]></Node>
<StgValue><ssdm name="OUTPUT_BUNDLE_addr"/></StgValue>
</operation>
</state>

<state id="330" st_id="330">

<operation id="6329" st_id="330" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="751">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2577" bw="16" op_0_bw="16" op_1_bw="64">
<![CDATA[
.preheader.0.preheader:1988  %tmp_39_18 = call fastcc i16 @__hls_fptoui_double_(double %tmp_38_18)

]]></Node>
<StgValue><ssdm name="tmp_39_18"/></StgValue>
</operation>

<operation id="6330" st_id="330" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="751">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2578" bw="2" op_0_bw="2" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.0.preheader:1989  %tmp_196 = call i2 @_ssdm_op_PartSelect.i2.i16.i32.i32(i16 %tmp_39_18, i32 8, i32 9)

]]></Node>
<StgValue><ssdm name="tmp_196"/></StgValue>
</operation>

<operation id="6331" st_id="330" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="751">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2579" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader.0.preheader:1990  %icmp27 = icmp ne i2 %tmp_196, 0

]]></Node>
<StgValue><ssdm name="icmp27"/></StgValue>
</operation>

<operation id="6332" st_id="330" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="751">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2580" bw="8" op_0_bw="16">
<![CDATA[
.preheader.0.preheader:1991  %tmp_197 = trunc i16 %tmp_39_18 to i8

]]></Node>
<StgValue><ssdm name="tmp_197"/></StgValue>
</operation>

<operation id="6333" st_id="330" stage="7" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="751">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2676" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.0.preheader:2087  %tmp_38_19 = call double @llvm.sqrt.f64(double %tmp_37_19)

]]></Node>
<StgValue><ssdm name="tmp_38_19"/></StgValue>
</operation>

<operation id="6334" st_id="330" stage="14" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="751">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2776" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.0.preheader:2187  %tmp_38_20 = call double @llvm.sqrt.f64(double %tmp_37_20)

]]></Node>
<StgValue><ssdm name="tmp_38_20"/></StgValue>
</operation>

<operation id="6335" st_id="330" stage="22" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="751">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2876" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.0.preheader:2287  %tmp_38_21 = call double @llvm.sqrt.f64(double %tmp_37_21)

]]></Node>
<StgValue><ssdm name="tmp_38_21"/></StgValue>
</operation>

<operation id="6336" st_id="330" stage="30" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="751">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2976" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.0.preheader:2387  %tmp_38_22 = call double @llvm.sqrt.f64(double %tmp_37_22)

]]></Node>
<StgValue><ssdm name="tmp_38_22"/></StgValue>
</operation>

<operation id="6337" st_id="330" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="751">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3071" bw="20" op_0_bw="11">
<![CDATA[
.preheader.0.preheader:2482  %tmp_35_23 = sext i11 %convulution_vertical_23 to i20

]]></Node>
<StgValue><ssdm name="tmp_35_23"/></StgValue>
</operation>

<operation id="6338" st_id="330" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="751">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3072" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.preheader.0.preheader:2483  %tmp_36_23 = mul i20 %tmp_35_23, %tmp_35_23

]]></Node>
<StgValue><ssdm name="tmp_36_23"/></StgValue>
</operation>

<operation id="6339" st_id="330" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="751">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3073" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.preheader.0.preheader:2484  %p_23 = add i20 %tmp_34_23, %tmp_36_23

]]></Node>
<StgValue><ssdm name="p_23"/></StgValue>
</operation>

<operation id="6340" st_id="330" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="751">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3105" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.0.preheader:2516  %INPUT_BUNDLE_addr_26_6 = call i8 @_ssdm_op_Read.m_axi.i8P(i8* %INPUT_BUNDLE_addr_265)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_addr_26_6"/></StgValue>
</operation>

<operation id="6341" st_id="330" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="751">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3112" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:2523  %INPUT_BUNDLE_load_26_6 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_266, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_26_6"/></StgValue>
</operation>

<operation id="6342" st_id="330" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="751">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3119" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:2530  %INPUT_BUNDLE_load_26_7 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_267, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_26_7"/></StgValue>
</operation>

<operation id="6343" st_id="330" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="751">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3127" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:2538  %INPUT_BUNDLE_load_26_8 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_268, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_26_8"/></StgValue>
</operation>

<operation id="6344" st_id="330" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="751">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3135" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:2546  %INPUT_BUNDLE_load_26_9 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_269, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_26_9"/></StgValue>
</operation>

<operation id="6345" st_id="330" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="751">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3150" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:2561  %INPUT_BUNDLE_load_27 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_270, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_27"/></StgValue>
</operation>

<operation id="6346" st_id="330" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="751">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3158" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:2569  %INPUT_BUNDLE_load_27_1 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_271, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_27_1"/></StgValue>
</operation>

<operation id="6347" st_id="330" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="751">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3190" bw="20" op_0_bw="10">
<![CDATA[
.preheader.0.preheader:2601  %tmp_3_cast_14 = zext i10 %i_1_24 to i20

]]></Node>
<StgValue><ssdm name="tmp_3_cast_14"/></StgValue>
</operation>

<operation id="6348" st_id="330" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="751">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3199" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:2610  %INPUT_BUNDLE_load_re = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_re"/></StgValue>
</operation>

<operation id="6349" st_id="330" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="751">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3203" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.preheader.0.preheader:2614  %sum4 = add i20 %tmp_3_cast_14, %tmp_9

]]></Node>
<StgValue><ssdm name="sum4"/></StgValue>
</operation>

<operation id="6350" st_id="330" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="751">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3204" bw="32" op_0_bw="20">
<![CDATA[
.preheader.0.preheader:2615  %sum4_cast_18 = zext i20 %sum4 to i32

]]></Node>
<StgValue><ssdm name="sum4_cast_18"/></StgValue>
</operation>

<operation id="6351" st_id="330" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="751">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3205" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.0.preheader:2616  %input2_sum5 = add i32 %sum4_cast_18, %input1006_phi

]]></Node>
<StgValue><ssdm name="input2_sum5"/></StgValue>
</operation>

<operation id="6352" st_id="330" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="751">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3206" bw="8" op_0_bw="8" op_1_bw="32">
<![CDATA[
.preheader.0.preheader:2617  %INPUT_BUNDLE_addr_1 = getelementptr i8* %INPUT_BUNDLE, i32 %input2_sum5

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_addr_1"/></StgValue>
</operation>
</state>

<state id="331" st_id="331">

<operation id="6353" st_id="331" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="752">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2581" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader.0.preheader:1992  %tmp_42_18 = select i1 %icmp27, i8 -1, i8 %tmp_197

]]></Node>
<StgValue><ssdm name="tmp_42_18"/></StgValue>
</operation>

<operation id="6354" st_id="331" stage="6" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="752">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2676" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.0.preheader:2087  %tmp_38_19 = call double @llvm.sqrt.f64(double %tmp_37_19)

]]></Node>
<StgValue><ssdm name="tmp_38_19"/></StgValue>
</operation>

<operation id="6355" st_id="331" stage="13" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="752">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2776" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.0.preheader:2187  %tmp_38_20 = call double @llvm.sqrt.f64(double %tmp_37_20)

]]></Node>
<StgValue><ssdm name="tmp_38_20"/></StgValue>
</operation>

<operation id="6356" st_id="331" stage="21" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="752">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2876" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.0.preheader:2287  %tmp_38_21 = call double @llvm.sqrt.f64(double %tmp_37_21)

]]></Node>
<StgValue><ssdm name="tmp_38_21"/></StgValue>
</operation>

<operation id="6357" st_id="331" stage="29" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="752">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2976" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.0.preheader:2387  %tmp_38_22 = call double @llvm.sqrt.f64(double %tmp_37_22)

]]></Node>
<StgValue><ssdm name="tmp_38_22"/></StgValue>
</operation>

<operation id="6358" st_id="331" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="752">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3074" bw="32" op_0_bw="20">
<![CDATA[
.preheader.0.preheader:2485  %tmp_37_55 = zext i20 %p_23 to i32

]]></Node>
<StgValue><ssdm name="tmp_37_55"/></StgValue>
</operation>

<operation id="6359" st_id="331" stage="6" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="752">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3075" bw="64" op_0_bw="32">
<![CDATA[
.preheader.0.preheader:2486  %tmp_37_23 = uitofp i32 %tmp_37_55 to double

]]></Node>
<StgValue><ssdm name="tmp_37_23"/></StgValue>
</operation>

<operation id="6360" st_id="331" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="752">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3113" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.0.preheader:2524  %INPUT_BUNDLE_addr_26_7 = call i8 @_ssdm_op_Read.m_axi.i8P(i8* %INPUT_BUNDLE_addr_266)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_addr_26_7"/></StgValue>
</operation>

<operation id="6361" st_id="331" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="752">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3119" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:2530  %INPUT_BUNDLE_load_26_7 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_267, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_26_7"/></StgValue>
</operation>

<operation id="6362" st_id="331" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="752">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3127" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:2538  %INPUT_BUNDLE_load_26_8 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_268, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_26_8"/></StgValue>
</operation>

<operation id="6363" st_id="331" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="752">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3135" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:2546  %INPUT_BUNDLE_load_26_9 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_269, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_26_9"/></StgValue>
</operation>

<operation id="6364" st_id="331" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="752">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3150" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:2561  %INPUT_BUNDLE_load_27 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_270, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_27"/></StgValue>
</operation>

<operation id="6365" st_id="331" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="752">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3158" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:2569  %INPUT_BUNDLE_load_27_1 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_271, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_27_1"/></StgValue>
</operation>

<operation id="6366" st_id="331" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="752">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3199" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:2610  %INPUT_BUNDLE_load_re = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_re"/></StgValue>
</operation>

<operation id="6367" st_id="331" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="752">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3207" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:2618  %INPUT_BUNDLE_load_1_s = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_1, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_1_s"/></StgValue>
</operation>

<operation id="6368" st_id="331" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="752">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3211" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
.preheader.0.preheader:2622  %sum6 = add i21 1023, %tmp_6_cast_15

]]></Node>
<StgValue><ssdm name="sum6"/></StgValue>
</operation>

<operation id="6369" st_id="331" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="752">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3212" bw="32" op_0_bw="21">
<![CDATA[
.preheader.0.preheader:2623  %sum6_cast_20 = zext i21 %sum6 to i32

]]></Node>
<StgValue><ssdm name="sum6_cast_20"/></StgValue>
</operation>

<operation id="6370" st_id="331" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="752">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3213" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.0.preheader:2624  %input2_sum6 = add i32 %sum6_cast_20, %input1006_phi

]]></Node>
<StgValue><ssdm name="input2_sum6"/></StgValue>
</operation>

<operation id="6371" st_id="331" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="752">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3214" bw="8" op_0_bw="8" op_1_bw="32">
<![CDATA[
.preheader.0.preheader:2625  %INPUT_BUNDLE_addr_2 = getelementptr i8* %INPUT_BUNDLE, i32 %input2_sum6

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_addr_2"/></StgValue>
</operation>

<operation id="6372" st_id="331" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="752">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3218" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
.preheader.0.preheader:2629  %sum8 = add i21 -1023, %tmp_6_cast_15

]]></Node>
<StgValue><ssdm name="sum8"/></StgValue>
</operation>

<operation id="6373" st_id="331" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="752">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3219" bw="32" op_0_bw="21">
<![CDATA[
.preheader.0.preheader:2630  %sum8_cast_22 = sext i21 %sum8 to i32

]]></Node>
<StgValue><ssdm name="sum8_cast_22"/></StgValue>
</operation>

<operation id="6374" st_id="331" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="752">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3220" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.0.preheader:2631  %input2_sum7 = add i32 %sum8_cast_22, %input1006_phi

]]></Node>
<StgValue><ssdm name="input2_sum7"/></StgValue>
</operation>

<operation id="6375" st_id="331" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="752">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3221" bw="8" op_0_bw="8" op_1_bw="32">
<![CDATA[
.preheader.0.preheader:2632  %INPUT_BUNDLE_addr_3 = getelementptr i8* %INPUT_BUNDLE, i32 %input2_sum7

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_addr_3"/></StgValue>
</operation>

<operation id="6376" st_id="331" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="752">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3236" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
.preheader.0.preheader:2647  %sum5 = add i21 1025, %tmp_6_cast_15

]]></Node>
<StgValue><ssdm name="sum5"/></StgValue>
</operation>

<operation id="6377" st_id="331" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="752">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3237" bw="32" op_0_bw="21">
<![CDATA[
.preheader.0.preheader:2648  %sum5_cast = zext i21 %sum5 to i32

]]></Node>
<StgValue><ssdm name="sum5_cast"/></StgValue>
</operation>

<operation id="6378" st_id="331" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="752">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3238" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.0.preheader:2649  %input2_sum9 = add i32 %sum5_cast, %input1006_phi

]]></Node>
<StgValue><ssdm name="input2_sum9"/></StgValue>
</operation>

<operation id="6379" st_id="331" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="752">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3239" bw="8" op_0_bw="8" op_1_bw="32">
<![CDATA[
.preheader.0.preheader:2650  %INPUT_BUNDLE_addr_5 = getelementptr i8* %INPUT_BUNDLE, i32 %input2_sum9

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_addr_5"/></StgValue>
</operation>
</state>

<state id="332" st_id="332">

<operation id="6380" st_id="332" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="753">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2585" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8" op_3_bw="1">
<![CDATA[
.preheader.0.preheader:1996  call void @_ssdm_op_Write.m_axi.i8P(i8* %OUTPUT_BUNDLE_addr_27, i8 %tmp_42_18, i1 true)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="6381" st_id="332" stage="5" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="753">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2676" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.0.preheader:2087  %tmp_38_19 = call double @llvm.sqrt.f64(double %tmp_37_19)

]]></Node>
<StgValue><ssdm name="tmp_38_19"/></StgValue>
</operation>

<operation id="6382" st_id="332" stage="12" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="753">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2776" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.0.preheader:2187  %tmp_38_20 = call double @llvm.sqrt.f64(double %tmp_37_20)

]]></Node>
<StgValue><ssdm name="tmp_38_20"/></StgValue>
</operation>

<operation id="6383" st_id="332" stage="20" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="753">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2876" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.0.preheader:2287  %tmp_38_21 = call double @llvm.sqrt.f64(double %tmp_37_21)

]]></Node>
<StgValue><ssdm name="tmp_38_21"/></StgValue>
</operation>

<operation id="6384" st_id="332" stage="28" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="753">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2976" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.0.preheader:2387  %tmp_38_22 = call double @llvm.sqrt.f64(double %tmp_37_22)

]]></Node>
<StgValue><ssdm name="tmp_38_22"/></StgValue>
</operation>

<operation id="6385" st_id="332" stage="5" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="753">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3075" bw="64" op_0_bw="32">
<![CDATA[
.preheader.0.preheader:2486  %tmp_37_23 = uitofp i32 %tmp_37_55 to double

]]></Node>
<StgValue><ssdm name="tmp_37_23"/></StgValue>
</operation>

<operation id="6386" st_id="332" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="753">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3099" bw="9" op_0_bw="8">
<![CDATA[
.preheader.0.preheader:2510  %tmp_8_24_cast = zext i8 %INPUT_BUNDLE_addr_26_5 to i9

]]></Node>
<StgValue><ssdm name="tmp_8_24_cast"/></StgValue>
</operation>

<operation id="6387" st_id="332" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="753">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3106" bw="9" op_0_bw="9" op_1_bw="8" op_2_bw="1">
<![CDATA[
.preheader.0.preheader:2517  %tmp_10_24 = call i9 @_ssdm_op_BitConcatenate.i9.i8.i1(i8 %INPUT_BUNDLE_addr_26_6, i1 false)

]]></Node>
<StgValue><ssdm name="tmp_10_24"/></StgValue>
</operation>

<operation id="6388" st_id="332" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="753">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3107" bw="10" op_0_bw="9">
<![CDATA[
.preheader.0.preheader:2518  %tmp_10_24_cast = zext i9 %tmp_10_24 to i10

]]></Node>
<StgValue><ssdm name="tmp_10_24_cast"/></StgValue>
</operation>

<operation id="6389" st_id="332" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="753">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3114" bw="9" op_0_bw="8">
<![CDATA[
.preheader.0.preheader:2525  %tmp_12_24_cast = zext i8 %INPUT_BUNDLE_addr_26_7 to i9

]]></Node>
<StgValue><ssdm name="tmp_12_24_cast"/></StgValue>
</operation>

<operation id="6390" st_id="332" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="753">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3120" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.0.preheader:2531  %INPUT_BUNDLE_addr_26_8 = call i8 @_ssdm_op_Read.m_axi.i8P(i8* %INPUT_BUNDLE_addr_267)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_addr_26_8"/></StgValue>
</operation>

<operation id="6391" st_id="332" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="753">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3127" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:2538  %INPUT_BUNDLE_load_26_8 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_268, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_26_8"/></StgValue>
</operation>

<operation id="6392" st_id="332" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="753">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3135" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:2546  %INPUT_BUNDLE_load_26_9 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_269, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_26_9"/></StgValue>
</operation>

<operation id="6393" st_id="332" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="753">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3138" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader.0.preheader:2549  %tmp51 = add i9 %tmp_8_24_cast, %tmp_12_24_cast

]]></Node>
<StgValue><ssdm name="tmp51"/></StgValue>
</operation>

<operation id="6394" st_id="332" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="753">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3139" bw="10" op_0_bw="9">
<![CDATA[
.preheader.0.preheader:2550  %tmp51_cast = zext i9 %tmp51 to i10

]]></Node>
<StgValue><ssdm name="tmp51_cast"/></StgValue>
</operation>

<operation id="6395" st_id="332" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="753">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3140" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader.0.preheader:2551  %sum1_24 = add i10 %tmp51_cast, %tmp_10_24_cast

]]></Node>
<StgValue><ssdm name="sum1_24"/></StgValue>
</operation>

<operation id="6396" st_id="332" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="753">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3150" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:2561  %INPUT_BUNDLE_load_27 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_270, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_27"/></StgValue>
</operation>

<operation id="6397" st_id="332" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="753">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3158" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:2569  %INPUT_BUNDLE_load_27_1 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_271, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_27_1"/></StgValue>
</operation>

<operation id="6398" st_id="332" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="753">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3162" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader.0.preheader:2573  %sum5_neg_24 = sub i9 %tmp_8_24_cast, %tmp_12_24_cast

]]></Node>
<StgValue><ssdm name="sum5_neg_24"/></StgValue>
</operation>

<operation id="6399" st_id="332" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="753">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3199" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:2610  %INPUT_BUNDLE_load_re = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_re"/></StgValue>
</operation>

<operation id="6400" st_id="332" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="753">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3207" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:2618  %INPUT_BUNDLE_load_1_s = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_1, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_1_s"/></StgValue>
</operation>

<operation id="6401" st_id="332" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="753">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3215" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:2626  %INPUT_BUNDLE_load_2_s = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_2, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_2_s"/></StgValue>
</operation>
</state>

<state id="333" st_id="333">

<operation id="6402" st_id="333" stage="5" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="754">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2586" bw="1" op_0_bw="1" op_1_bw="8">
<![CDATA[
.preheader.0.preheader:1997  %OUTPUT_BUNDLE_addr_2_16 = call i1 @_ssdm_op_WriteResp.m_axi.i8P(i8* %OUTPUT_BUNDLE_addr_27)

]]></Node>
<StgValue><ssdm name="OUTPUT_BUNDLE_addr_2_16"/></StgValue>
</operation>

<operation id="6403" st_id="333" stage="4" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="754">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2676" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.0.preheader:2087  %tmp_38_19 = call double @llvm.sqrt.f64(double %tmp_37_19)

]]></Node>
<StgValue><ssdm name="tmp_38_19"/></StgValue>
</operation>

<operation id="6404" st_id="333" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="754">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2684" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:2095  %OUTPUT_BUNDLE_addr_2_17 = call i1 @_ssdm_op_WriteReq.m_axi.i8P(i8* %OUTPUT_BUNDLE_addr_28, i32 1)

]]></Node>
<StgValue><ssdm name="OUTPUT_BUNDLE_addr_2_17"/></StgValue>
</operation>

<operation id="6405" st_id="333" stage="11" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="754">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2776" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.0.preheader:2187  %tmp_38_20 = call double @llvm.sqrt.f64(double %tmp_37_20)

]]></Node>
<StgValue><ssdm name="tmp_38_20"/></StgValue>
</operation>

<operation id="6406" st_id="333" stage="19" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="754">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2876" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.0.preheader:2287  %tmp_38_21 = call double @llvm.sqrt.f64(double %tmp_37_21)

]]></Node>
<StgValue><ssdm name="tmp_38_21"/></StgValue>
</operation>

<operation id="6407" st_id="333" stage="27" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="754">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2976" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.0.preheader:2387  %tmp_38_22 = call double @llvm.sqrt.f64(double %tmp_37_22)

]]></Node>
<StgValue><ssdm name="tmp_38_22"/></StgValue>
</operation>

<operation id="6408" st_id="333" stage="4" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="754">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3075" bw="64" op_0_bw="32">
<![CDATA[
.preheader.0.preheader:2486  %tmp_37_23 = uitofp i32 %tmp_37_55 to double

]]></Node>
<StgValue><ssdm name="tmp_37_23"/></StgValue>
</operation>

<operation id="6409" st_id="333" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="754">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3128" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.0.preheader:2539  %INPUT_BUNDLE_addr_26_9 = call i8 @_ssdm_op_Read.m_axi.i8P(i8* %INPUT_BUNDLE_addr_268)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_addr_26_9"/></StgValue>
</operation>

<operation id="6410" st_id="333" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="754">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3135" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:2546  %INPUT_BUNDLE_load_26_9 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_269, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_26_9"/></StgValue>
</operation>

<operation id="6411" st_id="333" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="754">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3150" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:2561  %INPUT_BUNDLE_load_27 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_270, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_27"/></StgValue>
</operation>

<operation id="6412" st_id="333" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="754">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3158" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:2569  %INPUT_BUNDLE_load_27_1 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_271, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_27_1"/></StgValue>
</operation>

<operation id="6413" st_id="333" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="754">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3189" bw="21" op_0_bw="10">
<![CDATA[
.preheader.0.preheader:2600  %tmp_3_cast1_13 = zext i10 %i_1_24 to i21

]]></Node>
<StgValue><ssdm name="tmp_3_cast1_13"/></StgValue>
</operation>

<operation id="6414" st_id="333" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="754">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3199" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:2610  %INPUT_BUNDLE_load_re = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_re"/></StgValue>
</operation>

<operation id="6415" st_id="333" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="754">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3207" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:2618  %INPUT_BUNDLE_load_1_s = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_1, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_1_s"/></StgValue>
</operation>

<operation id="6416" st_id="333" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="754">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3215" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:2626  %INPUT_BUNDLE_load_2_s = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_2, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_2_s"/></StgValue>
</operation>

<operation id="6417" st_id="333" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="754">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3222" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:2633  %INPUT_BUNDLE_load_3_s = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_3, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_3_s"/></StgValue>
</operation>

<operation id="6418" st_id="333" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="754">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3226" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.preheader.0.preheader:2637  %tmp_4 = or i20 %tmp_5, 1

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="6419" st_id="333" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="754">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3227" bw="21" op_0_bw="20">
<![CDATA[
.preheader.0.preheader:2638  %tmp_15_cast = zext i20 %tmp_4 to i21

]]></Node>
<StgValue><ssdm name="tmp_15_cast"/></StgValue>
</operation>

<operation id="6420" st_id="333" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="754">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3228" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
.preheader.0.preheader:2639  %sum3 = add i21 %tmp_3_cast1_13, %tmp_15_cast

]]></Node>
<StgValue><ssdm name="sum3"/></StgValue>
</operation>

<operation id="6421" st_id="333" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="754">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3229" bw="32" op_0_bw="21">
<![CDATA[
.preheader.0.preheader:2640  %sum3_cast = zext i21 %sum3 to i32

]]></Node>
<StgValue><ssdm name="sum3_cast"/></StgValue>
</operation>

<operation id="6422" st_id="333" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="754">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3230" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.0.preheader:2641  %input2_sum8 = add i32 %sum3_cast, %input1006_phi

]]></Node>
<StgValue><ssdm name="input2_sum8"/></StgValue>
</operation>

<operation id="6423" st_id="333" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="754">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3231" bw="8" op_0_bw="8" op_1_bw="32">
<![CDATA[
.preheader.0.preheader:2642  %INPUT_BUNDLE_addr_4 = getelementptr i8* %INPUT_BUNDLE, i32 %input2_sum8

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_addr_4"/></StgValue>
</operation>

<operation id="6424" st_id="333" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="754">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3251" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.preheader.0.preheader:2662  %tmp_10 = add i20 1024, %tmp_5

]]></Node>
<StgValue><ssdm name="tmp_10"/></StgValue>
</operation>

<operation id="6425" st_id="333" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="754">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3252" bw="10" op_0_bw="10" op_1_bw="20" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.0.preheader:2663  %tmp_11 = call i10 @_ssdm_op_PartSelect.i10.i20.i32.i32(i20 %tmp_10, i32 10, i32 19)

]]></Node>
<StgValue><ssdm name="tmp_11"/></StgValue>
</operation>

<operation id="6426" st_id="333" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="754">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3261" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.preheader.0.preheader:2672  %tmp_17 = add i20 -1024, %tmp_5

]]></Node>
<StgValue><ssdm name="tmp_17"/></StgValue>
</operation>

<operation id="6427" st_id="333" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="754">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3262" bw="10" op_0_bw="10" op_1_bw="20" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.0.preheader:2673  %tmp_18 = call i10 @_ssdm_op_PartSelect.i10.i20.i32.i32(i20 %tmp_17, i32 10, i32 19)

]]></Node>
<StgValue><ssdm name="tmp_18"/></StgValue>
</operation>
</state>

<state id="334" st_id="334">

<operation id="6428" st_id="334" stage="4" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="755">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2586" bw="1" op_0_bw="1" op_1_bw="8">
<![CDATA[
.preheader.0.preheader:1997  %OUTPUT_BUNDLE_addr_2_16 = call i1 @_ssdm_op_WriteResp.m_axi.i8P(i8* %OUTPUT_BUNDLE_addr_27)

]]></Node>
<StgValue><ssdm name="OUTPUT_BUNDLE_addr_2_16"/></StgValue>
</operation>

<operation id="6429" st_id="334" stage="3" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="755">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2676" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.0.preheader:2087  %tmp_38_19 = call double @llvm.sqrt.f64(double %tmp_37_19)

]]></Node>
<StgValue><ssdm name="tmp_38_19"/></StgValue>
</operation>

<operation id="6430" st_id="334" stage="10" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="755">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2776" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.0.preheader:2187  %tmp_38_20 = call double @llvm.sqrt.f64(double %tmp_37_20)

]]></Node>
<StgValue><ssdm name="tmp_38_20"/></StgValue>
</operation>

<operation id="6431" st_id="334" stage="18" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="755">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2876" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.0.preheader:2287  %tmp_38_21 = call double @llvm.sqrt.f64(double %tmp_37_21)

]]></Node>
<StgValue><ssdm name="tmp_38_21"/></StgValue>
</operation>

<operation id="6432" st_id="334" stage="26" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="755">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2976" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.0.preheader:2387  %tmp_38_22 = call double @llvm.sqrt.f64(double %tmp_37_22)

]]></Node>
<StgValue><ssdm name="tmp_38_22"/></StgValue>
</operation>

<operation id="6433" st_id="334" stage="3" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="755">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3075" bw="64" op_0_bw="32">
<![CDATA[
.preheader.0.preheader:2486  %tmp_37_23 = uitofp i32 %tmp_37_55 to double

]]></Node>
<StgValue><ssdm name="tmp_37_23"/></StgValue>
</operation>

<operation id="6434" st_id="334" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="755">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3136" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.0.preheader:2547  %INPUT_BUNDLE_addr_26_10 = call i8 @_ssdm_op_Read.m_axi.i8P(i8* %INPUT_BUNDLE_addr_269)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_addr_26_10"/></StgValue>
</operation>

<operation id="6435" st_id="334" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="755">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3150" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:2561  %INPUT_BUNDLE_load_27 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_270, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_27"/></StgValue>
</operation>

<operation id="6436" st_id="334" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="755">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3158" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:2569  %INPUT_BUNDLE_load_27_1 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_271, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_27_1"/></StgValue>
</operation>

<operation id="6437" st_id="334" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="755">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3199" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:2610  %INPUT_BUNDLE_load_re = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_re"/></StgValue>
</operation>

<operation id="6438" st_id="334" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="755">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3207" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:2618  %INPUT_BUNDLE_load_1_s = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_1, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_1_s"/></StgValue>
</operation>

<operation id="6439" st_id="334" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="755">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3215" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:2626  %INPUT_BUNDLE_load_2_s = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_2, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_2_s"/></StgValue>
</operation>

<operation id="6440" st_id="334" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="755">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3222" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:2633  %INPUT_BUNDLE_load_3_s = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_3, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_3_s"/></StgValue>
</operation>

<operation id="6441" st_id="334" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="755">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3232" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:2643  %INPUT_BUNDLE_load_4_s = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_4, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_4_s"/></StgValue>
</operation>
</state>

<state id="335" st_id="335">

<operation id="6442" st_id="335" stage="3" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="756">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2586" bw="1" op_0_bw="1" op_1_bw="8">
<![CDATA[
.preheader.0.preheader:1997  %OUTPUT_BUNDLE_addr_2_16 = call i1 @_ssdm_op_WriteResp.m_axi.i8P(i8* %OUTPUT_BUNDLE_addr_27)

]]></Node>
<StgValue><ssdm name="OUTPUT_BUNDLE_addr_2_16"/></StgValue>
</operation>

<operation id="6443" st_id="335" stage="2" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="756">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2676" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.0.preheader:2087  %tmp_38_19 = call double @llvm.sqrt.f64(double %tmp_37_19)

]]></Node>
<StgValue><ssdm name="tmp_38_19"/></StgValue>
</operation>

<operation id="6444" st_id="335" stage="9" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="756">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2776" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.0.preheader:2187  %tmp_38_20 = call double @llvm.sqrt.f64(double %tmp_37_20)

]]></Node>
<StgValue><ssdm name="tmp_38_20"/></StgValue>
</operation>

<operation id="6445" st_id="335" stage="17" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="756">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2876" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.0.preheader:2287  %tmp_38_21 = call double @llvm.sqrt.f64(double %tmp_37_21)

]]></Node>
<StgValue><ssdm name="tmp_38_21"/></StgValue>
</operation>

<operation id="6446" st_id="335" stage="25" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="756">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2976" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.0.preheader:2387  %tmp_38_22 = call double @llvm.sqrt.f64(double %tmp_37_22)

]]></Node>
<StgValue><ssdm name="tmp_38_22"/></StgValue>
</operation>

<operation id="6447" st_id="335" stage="2" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="756">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3075" bw="64" op_0_bw="32">
<![CDATA[
.preheader.0.preheader:2486  %tmp_37_23 = uitofp i32 %tmp_37_55 to double

]]></Node>
<StgValue><ssdm name="tmp_37_23"/></StgValue>
</operation>

<operation id="6448" st_id="335" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="756">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3121" bw="11" op_0_bw="8">
<![CDATA[
.preheader.0.preheader:2532  %tmp_14_24 = zext i8 %INPUT_BUNDLE_addr_26_8 to i11

]]></Node>
<StgValue><ssdm name="tmp_14_24"/></StgValue>
</operation>

<operation id="6449" st_id="335" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="756">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3122" bw="10" op_0_bw="8">
<![CDATA[
.preheader.0.preheader:2533  %tmp_14_24_cast = zext i8 %INPUT_BUNDLE_addr_26_8 to i10

]]></Node>
<StgValue><ssdm name="tmp_14_24_cast"/></StgValue>
</operation>

<operation id="6450" st_id="335" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="756">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3129" bw="9" op_0_bw="9" op_1_bw="8" op_2_bw="1">
<![CDATA[
.preheader.0.preheader:2540  %tmp_18_24 = call i9 @_ssdm_op_BitConcatenate.i9.i8.i1(i8 %INPUT_BUNDLE_addr_26_9, i1 false)

]]></Node>
<StgValue><ssdm name="tmp_18_24"/></StgValue>
</operation>

<operation id="6451" st_id="335" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="756">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3130" bw="10" op_0_bw="9">
<![CDATA[
.preheader.0.preheader:2541  %tmp_18_24_cast = zext i9 %tmp_18_24 to i10

]]></Node>
<StgValue><ssdm name="tmp_18_24_cast"/></StgValue>
</operation>

<operation id="6452" st_id="335" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="756">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3137" bw="10" op_0_bw="8">
<![CDATA[
.preheader.0.preheader:2548  %tmp_20_24_cast = zext i8 %INPUT_BUNDLE_addr_26_10 to i10

]]></Node>
<StgValue><ssdm name="tmp_20_24_cast"/></StgValue>
</operation>

<operation id="6453" st_id="335" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="756">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3141" bw="11" op_0_bw="10">
<![CDATA[
.preheader.0.preheader:2552  %sum1_24_cast = zext i10 %sum1_24 to i11

]]></Node>
<StgValue><ssdm name="sum1_24_cast"/></StgValue>
</operation>

<operation id="6454" st_id="335" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="756">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3142" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader.0.preheader:2553  %tmp_21_24 = sub i11 %tmp_14_24, %sum1_24_cast

]]></Node>
<StgValue><ssdm name="tmp_21_24"/></StgValue>
</operation>

<operation id="6455" st_id="335" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="756">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3143" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader.0.preheader:2554  %tmp52 = add i10 %tmp_18_24_cast, %tmp_20_24_cast

]]></Node>
<StgValue><ssdm name="tmp52"/></StgValue>
</operation>

<operation id="6456" st_id="335" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="756">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3144" bw="11" op_0_bw="10">
<![CDATA[
.preheader.0.preheader:2555  %tmp52_cast = zext i10 %tmp52 to i11

]]></Node>
<StgValue><ssdm name="tmp52_cast"/></StgValue>
</operation>

<operation id="6457" st_id="335" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="756">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3145" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader.0.preheader:2556  %convulution_horizont_33 = add i11 %tmp52_cast, %tmp_21_24

]]></Node>
<StgValue><ssdm name="convulution_horizont_33"/></StgValue>
</operation>

<operation id="6458" st_id="335" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="756">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3151" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.0.preheader:2562  %INPUT_BUNDLE_addr_27_1 = call i8 @_ssdm_op_Read.m_axi.i8P(i8* %INPUT_BUNDLE_addr_270)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_addr_27_1"/></StgValue>
</operation>

<operation id="6459" st_id="335" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="756">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3158" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:2569  %INPUT_BUNDLE_load_27_1 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_271, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_27_1"/></StgValue>
</operation>

<operation id="6460" st_id="335" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="756">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3163" bw="10" op_0_bw="9">
<![CDATA[
.preheader.0.preheader:2574  %sum5_neg_24_cast = sext i9 %sum5_neg_24 to i10

]]></Node>
<StgValue><ssdm name="sum5_neg_24_cast"/></StgValue>
</operation>

<operation id="6461" st_id="335" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="756">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3164" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader.0.preheader:2575  %sum6_neg_24 = add i10 %sum5_neg_24_cast, %tmp_14_24_cast

]]></Node>
<StgValue><ssdm name="sum6_neg_24"/></StgValue>
</operation>

<operation id="6462" st_id="335" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="756">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3165" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader.0.preheader:2576  %tmp_31_24 = sub i10 %sum6_neg_24, %tmp_20_24_cast

]]></Node>
<StgValue><ssdm name="tmp_31_24"/></StgValue>
</operation>

<operation id="6463" st_id="335" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="756">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3199" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:2610  %INPUT_BUNDLE_load_re = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_re"/></StgValue>
</operation>

<operation id="6464" st_id="335" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="756">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3207" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:2618  %INPUT_BUNDLE_load_1_s = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_1, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_1_s"/></StgValue>
</operation>

<operation id="6465" st_id="335" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="756">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3215" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:2626  %INPUT_BUNDLE_load_2_s = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_2, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_2_s"/></StgValue>
</operation>

<operation id="6466" st_id="335" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="756">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3222" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:2633  %INPUT_BUNDLE_load_3_s = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_3, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_3_s"/></StgValue>
</operation>

<operation id="6467" st_id="335" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="756">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3232" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:2643  %INPUT_BUNDLE_load_4_s = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_4, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_4_s"/></StgValue>
</operation>

<operation id="6468" st_id="335" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="756">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3240" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:2651  %INPUT_BUNDLE_load_5_s = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_5, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_5_s"/></StgValue>
</operation>

<operation id="6469" st_id="335" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="756">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3253" bw="20" op_0_bw="20" op_1_bw="10" op_2_bw="10">
<![CDATA[
.preheader.0.preheader:2664  %tmp_12 = call i20 @_ssdm_op_BitConcatenate.i20.i10.i10(i10 %tmp_11, i10 %i_1_24)

]]></Node>
<StgValue><ssdm name="tmp_12"/></StgValue>
</operation>

<operation id="6470" st_id="335" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="756">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3254" bw="32" op_0_bw="20">
<![CDATA[
.preheader.0.preheader:2665  %tmp_14 = zext i20 %tmp_12 to i32

]]></Node>
<StgValue><ssdm name="tmp_14"/></StgValue>
</operation>

<operation id="6471" st_id="335" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="756">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3255" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.0.preheader:2666  %input2_sum1 = add i32 %tmp_14, %input1006_phi

]]></Node>
<StgValue><ssdm name="input2_sum1"/></StgValue>
</operation>

<operation id="6472" st_id="335" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="756">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3256" bw="8" op_0_bw="8" op_1_bw="32">
<![CDATA[
.preheader.0.preheader:2667  %INPUT_BUNDLE_addr_6 = getelementptr i8* %INPUT_BUNDLE, i32 %input2_sum1

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_addr_6"/></StgValue>
</operation>

<operation id="6473" st_id="335" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="756">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3263" bw="20" op_0_bw="20" op_1_bw="10" op_2_bw="10">
<![CDATA[
.preheader.0.preheader:2674  %tmp_20 = call i20 @_ssdm_op_BitConcatenate.i20.i10.i10(i10 %tmp_18, i10 %i_1_24)

]]></Node>
<StgValue><ssdm name="tmp_20"/></StgValue>
</operation>

<operation id="6474" st_id="335" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="756">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3264" bw="32" op_0_bw="20">
<![CDATA[
.preheader.0.preheader:2675  %tmp_21 = zext i20 %tmp_20 to i32

]]></Node>
<StgValue><ssdm name="tmp_21"/></StgValue>
</operation>

<operation id="6475" st_id="335" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="756">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3265" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.0.preheader:2676  %input2_sum2 = add i32 %tmp_21, %input1006_phi

]]></Node>
<StgValue><ssdm name="input2_sum2"/></StgValue>
</operation>

<operation id="6476" st_id="335" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="756">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3266" bw="8" op_0_bw="8" op_1_bw="32">
<![CDATA[
.preheader.0.preheader:2677  %INPUT_BUNDLE_addr_7 = getelementptr i8* %INPUT_BUNDLE, i32 %input2_sum2

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_addr_7"/></StgValue>
</operation>
</state>

<state id="336" st_id="336">

<operation id="6477" st_id="336" stage="2" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="757">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2586" bw="1" op_0_bw="1" op_1_bw="8">
<![CDATA[
.preheader.0.preheader:1997  %OUTPUT_BUNDLE_addr_2_16 = call i1 @_ssdm_op_WriteResp.m_axi.i8P(i8* %OUTPUT_BUNDLE_addr_27)

]]></Node>
<StgValue><ssdm name="OUTPUT_BUNDLE_addr_2_16"/></StgValue>
</operation>

<operation id="6478" st_id="336" stage="1" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="757">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2676" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.0.preheader:2087  %tmp_38_19 = call double @llvm.sqrt.f64(double %tmp_37_19)

]]></Node>
<StgValue><ssdm name="tmp_38_19"/></StgValue>
</operation>

<operation id="6479" st_id="336" stage="8" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="757">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2776" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.0.preheader:2187  %tmp_38_20 = call double @llvm.sqrt.f64(double %tmp_37_20)

]]></Node>
<StgValue><ssdm name="tmp_38_20"/></StgValue>
</operation>

<operation id="6480" st_id="336" stage="16" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="757">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2876" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.0.preheader:2287  %tmp_38_21 = call double @llvm.sqrt.f64(double %tmp_37_21)

]]></Node>
<StgValue><ssdm name="tmp_38_21"/></StgValue>
</operation>

<operation id="6481" st_id="336" stage="24" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="757">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2976" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.0.preheader:2387  %tmp_38_22 = call double @llvm.sqrt.f64(double %tmp_37_22)

]]></Node>
<StgValue><ssdm name="tmp_38_22"/></StgValue>
</operation>

<operation id="6482" st_id="336" stage="1" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="757">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3075" bw="64" op_0_bw="32">
<![CDATA[
.preheader.0.preheader:2486  %tmp_37_23 = uitofp i32 %tmp_37_55 to double

]]></Node>
<StgValue><ssdm name="tmp_37_23"/></StgValue>
</operation>

<operation id="6483" st_id="336" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="757">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3159" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.0.preheader:2570  %INPUT_BUNDLE_addr_27_2 = call i8 @_ssdm_op_Read.m_axi.i8P(i8* %INPUT_BUNDLE_addr_271)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_addr_27_2"/></StgValue>
</operation>

<operation id="6484" st_id="336" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="757">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3199" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:2610  %INPUT_BUNDLE_load_re = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_re"/></StgValue>
</operation>

<operation id="6485" st_id="336" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="757">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3207" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:2618  %INPUT_BUNDLE_load_1_s = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_1, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_1_s"/></StgValue>
</operation>

<operation id="6486" st_id="336" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="757">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3215" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:2626  %INPUT_BUNDLE_load_2_s = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_2, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_2_s"/></StgValue>
</operation>

<operation id="6487" st_id="336" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="757">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3222" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:2633  %INPUT_BUNDLE_load_3_s = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_3, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_3_s"/></StgValue>
</operation>

<operation id="6488" st_id="336" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="757">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3232" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:2643  %INPUT_BUNDLE_load_4_s = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_4, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_4_s"/></StgValue>
</operation>

<operation id="6489" st_id="336" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="757">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3240" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:2651  %INPUT_BUNDLE_load_5_s = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_5, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_5_s"/></StgValue>
</operation>

<operation id="6490" st_id="336" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="757">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3257" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:2668  %INPUT_BUNDLE_load_6_s = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_6, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_6_s"/></StgValue>
</operation>

<operation id="6491" st_id="336" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="757">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3296" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader.0.preheader:2707  %i_1 = add i10 27, %i_mid2

]]></Node>
<StgValue><ssdm name="i_1"/></StgValue>
</operation>
</state>

<state id="337" st_id="337">

<operation id="6492" st_id="337" stage="1" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="758">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2586" bw="1" op_0_bw="1" op_1_bw="8">
<![CDATA[
.preheader.0.preheader:1997  %OUTPUT_BUNDLE_addr_2_16 = call i1 @_ssdm_op_WriteResp.m_axi.i8P(i8* %OUTPUT_BUNDLE_addr_27)

]]></Node>
<StgValue><ssdm name="OUTPUT_BUNDLE_addr_2_16"/></StgValue>
</operation>

<operation id="6493" st_id="337" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="758">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2677" bw="16" op_0_bw="16" op_1_bw="64">
<![CDATA[
.preheader.0.preheader:2088  %tmp_39_19 = call fastcc i16 @__hls_fptoui_double_(double %tmp_38_19)

]]></Node>
<StgValue><ssdm name="tmp_39_19"/></StgValue>
</operation>

<operation id="6494" st_id="337" stage="7" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="758">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2776" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.0.preheader:2187  %tmp_38_20 = call double @llvm.sqrt.f64(double %tmp_37_20)

]]></Node>
<StgValue><ssdm name="tmp_38_20"/></StgValue>
</operation>

<operation id="6495" st_id="337" stage="15" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="758">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2876" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.0.preheader:2287  %tmp_38_21 = call double @llvm.sqrt.f64(double %tmp_37_21)

]]></Node>
<StgValue><ssdm name="tmp_38_21"/></StgValue>
</operation>

<operation id="6496" st_id="337" stage="23" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="758">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2976" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.0.preheader:2387  %tmp_38_22 = call double @llvm.sqrt.f64(double %tmp_37_22)

]]></Node>
<StgValue><ssdm name="tmp_38_22"/></StgValue>
</operation>

<operation id="6497" st_id="337" stage="31" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="758">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3076" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.0.preheader:2487  %tmp_38_23 = call double @llvm.sqrt.f64(double %tmp_37_23)

]]></Node>
<StgValue><ssdm name="tmp_38_23"/></StgValue>
</operation>

<operation id="6498" st_id="337" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="758">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3152" bw="9" op_0_bw="9" op_1_bw="8" op_2_bw="1">
<![CDATA[
.preheader.0.preheader:2563  %tmp_26_24 = call i9 @_ssdm_op_BitConcatenate.i9.i8.i1(i8 %INPUT_BUNDLE_addr_27_1, i1 false)

]]></Node>
<StgValue><ssdm name="tmp_26_24"/></StgValue>
</operation>

<operation id="6499" st_id="337" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="758">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3153" bw="11" op_0_bw="9">
<![CDATA[
.preheader.0.preheader:2564  %tmp_26_24_cast = zext i9 %tmp_26_24 to i11

]]></Node>
<StgValue><ssdm name="tmp_26_24_cast"/></StgValue>
</operation>

<operation id="6500" st_id="337" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="758">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3160" bw="9" op_0_bw="9" op_1_bw="8" op_2_bw="1">
<![CDATA[
.preheader.0.preheader:2571  %tmp_30_24 = call i9 @_ssdm_op_BitConcatenate.i9.i8.i1(i8 %INPUT_BUNDLE_addr_27_2, i1 false)

]]></Node>
<StgValue><ssdm name="tmp_30_24"/></StgValue>
</operation>

<operation id="6501" st_id="337" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="758">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3161" bw="11" op_0_bw="9">
<![CDATA[
.preheader.0.preheader:2572  %tmp_30_24_cast = zext i9 %tmp_30_24 to i11

]]></Node>
<StgValue><ssdm name="tmp_30_24_cast"/></StgValue>
</operation>

<operation id="6502" st_id="337" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="758">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3166" bw="11" op_0_bw="10">
<![CDATA[
.preheader.0.preheader:2577  %tmp_31_24_cast = sext i10 %tmp_31_24 to i11

]]></Node>
<StgValue><ssdm name="tmp_31_24_cast"/></StgValue>
</operation>

<operation id="6503" st_id="337" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="758">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3167" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader.0.preheader:2578  %tmp_32_24 = sub i11 %tmp_31_24_cast, %tmp_26_24_cast

]]></Node>
<StgValue><ssdm name="tmp_32_24"/></StgValue>
</operation>

<operation id="6504" st_id="337" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="758">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3168" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader.0.preheader:2579  %convulution_vertical_24 = add i11 %tmp_32_24, %tmp_30_24_cast

]]></Node>
<StgValue><ssdm name="convulution_vertical_24"/></StgValue>
</operation>

<operation id="6505" st_id="337" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="758">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3200" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.0.preheader:2611  %INPUT_BUNDLE_addr_re = call i8 @_ssdm_op_Read.m_axi.i8P(i8* %INPUT_BUNDLE_addr)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_addr_re"/></StgValue>
</operation>

<operation id="6506" st_id="337" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="758">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3207" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:2618  %INPUT_BUNDLE_load_1_s = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_1, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_1_s"/></StgValue>
</operation>

<operation id="6507" st_id="337" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="758">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3215" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:2626  %INPUT_BUNDLE_load_2_s = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_2, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_2_s"/></StgValue>
</operation>

<operation id="6508" st_id="337" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="758">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3222" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:2633  %INPUT_BUNDLE_load_3_s = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_3, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_3_s"/></StgValue>
</operation>

<operation id="6509" st_id="337" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="758">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3232" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:2643  %INPUT_BUNDLE_load_4_s = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_4, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_4_s"/></StgValue>
</operation>

<operation id="6510" st_id="337" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="758">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3240" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:2651  %INPUT_BUNDLE_load_5_s = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_5, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_5_s"/></StgValue>
</operation>

<operation id="6511" st_id="337" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="758">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3257" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:2668  %INPUT_BUNDLE_load_6_s = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_6, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_6_s"/></StgValue>
</operation>

<operation id="6512" st_id="337" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="758">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3267" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:2678  %INPUT_BUNDLE_load_7_s = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_7, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_7_s"/></StgValue>
</operation>

<operation id="6513" st_id="337" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="758">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3299" bw="20" op_0_bw="20" op_1_bw="10" op_2_bw="10">
<![CDATA[
.preheader.0.preheader:2710  %tmp_13 = call i20 @_ssdm_op_BitConcatenate.i20.i10.i10(i10 %j_mid2, i10 %i_1)

]]></Node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>

<operation id="6514" st_id="337" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="758">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3300" bw="32" op_0_bw="20">
<![CDATA[
.preheader.0.preheader:2711  %tmp_6_1 = zext i20 %tmp_13 to i32

]]></Node>
<StgValue><ssdm name="tmp_6_1"/></StgValue>
</operation>

<operation id="6515" st_id="337" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="758">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3301" bw="21" op_0_bw="20">
<![CDATA[
.preheader.0.preheader:2712  %tmp_6_1_cast = zext i20 %tmp_13 to i21

]]></Node>
<StgValue><ssdm name="tmp_6_1_cast"/></StgValue>
</operation>

<operation id="6516" st_id="337" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="758">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3302" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
.preheader.0.preheader:2713  %sum2_1 = add i21 -1025, %tmp_6_1_cast

]]></Node>
<StgValue><ssdm name="sum2_1"/></StgValue>
</operation>

<operation id="6517" st_id="337" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="758">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3303" bw="32" op_0_bw="21">
<![CDATA[
.preheader.0.preheader:2714  %sum2_1_cast = sext i21 %sum2_1 to i32

]]></Node>
<StgValue><ssdm name="sum2_1_cast"/></StgValue>
</operation>

<operation id="6518" st_id="337" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="758">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3304" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.0.preheader:2715  %input2_sum3 = add i32 %sum2_1_cast, %input1006_phi

]]></Node>
<StgValue><ssdm name="input2_sum3"/></StgValue>
</operation>

<operation id="6519" st_id="337" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="758">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3305" bw="8" op_0_bw="8" op_1_bw="32">
<![CDATA[
.preheader.0.preheader:2716  %INPUT_BUNDLE_addr_8 = getelementptr i8* %INPUT_BUNDLE, i32 %input2_sum3

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_addr_8"/></StgValue>
</operation>

<operation id="6520" st_id="337" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="758">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3391" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.0.preheader:2802  %output4_sum1 = add i32 %tmp_6_1, %output1007_phi

]]></Node>
<StgValue><ssdm name="output4_sum1"/></StgValue>
</operation>

<operation id="6521" st_id="337" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="758">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3392" bw="8" op_0_bw="8" op_1_bw="32">
<![CDATA[
.preheader.0.preheader:2803  %OUTPUT_BUNDLE_addr_1 = getelementptr i8* %OUTPUT_BUNDLE, i32 %output4_sum1

]]></Node>
<StgValue><ssdm name="OUTPUT_BUNDLE_addr_1"/></StgValue>
</operation>
</state>

<state id="338" st_id="338">

<operation id="6522" st_id="338" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="759">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2677" bw="16" op_0_bw="16" op_1_bw="64">
<![CDATA[
.preheader.0.preheader:2088  %tmp_39_19 = call fastcc i16 @__hls_fptoui_double_(double %tmp_38_19)

]]></Node>
<StgValue><ssdm name="tmp_39_19"/></StgValue>
</operation>

<operation id="6523" st_id="338" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="759">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2678" bw="2" op_0_bw="2" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.0.preheader:2089  %tmp_198 = call i2 @_ssdm_op_PartSelect.i2.i16.i32.i32(i16 %tmp_39_19, i32 8, i32 9)

]]></Node>
<StgValue><ssdm name="tmp_198"/></StgValue>
</operation>

<operation id="6524" st_id="338" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="759">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2679" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader.0.preheader:2090  %icmp28 = icmp ne i2 %tmp_198, 0

]]></Node>
<StgValue><ssdm name="icmp28"/></StgValue>
</operation>

<operation id="6525" st_id="338" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="759">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2680" bw="8" op_0_bw="16">
<![CDATA[
.preheader.0.preheader:2091  %tmp_199 = trunc i16 %tmp_39_19 to i8

]]></Node>
<StgValue><ssdm name="tmp_199"/></StgValue>
</operation>

<operation id="6526" st_id="338" stage="6" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="759">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2776" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.0.preheader:2187  %tmp_38_20 = call double @llvm.sqrt.f64(double %tmp_37_20)

]]></Node>
<StgValue><ssdm name="tmp_38_20"/></StgValue>
</operation>

<operation id="6527" st_id="338" stage="14" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="759">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2876" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.0.preheader:2287  %tmp_38_21 = call double @llvm.sqrt.f64(double %tmp_37_21)

]]></Node>
<StgValue><ssdm name="tmp_38_21"/></StgValue>
</operation>

<operation id="6528" st_id="338" stage="22" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="759">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2976" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.0.preheader:2387  %tmp_38_22 = call double @llvm.sqrt.f64(double %tmp_37_22)

]]></Node>
<StgValue><ssdm name="tmp_38_22"/></StgValue>
</operation>

<operation id="6529" st_id="338" stage="30" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="759">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3076" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.0.preheader:2487  %tmp_38_23 = call double @llvm.sqrt.f64(double %tmp_37_23)

]]></Node>
<StgValue><ssdm name="tmp_38_23"/></StgValue>
</operation>

<operation id="6530" st_id="338" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="759">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3171" bw="20" op_0_bw="11">
<![CDATA[
.preheader.0.preheader:2582  %tmp_35_24 = sext i11 %convulution_vertical_24 to i20

]]></Node>
<StgValue><ssdm name="tmp_35_24"/></StgValue>
</operation>

<operation id="6531" st_id="338" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="759">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3172" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.preheader.0.preheader:2583  %tmp_36_24 = mul i20 %tmp_35_24, %tmp_35_24

]]></Node>
<StgValue><ssdm name="tmp_36_24"/></StgValue>
</operation>

<operation id="6532" st_id="338" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="759">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3208" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.0.preheader:2619  %INPUT_BUNDLE_addr_1_s = call i8 @_ssdm_op_Read.m_axi.i8P(i8* %INPUT_BUNDLE_addr_1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_addr_1_s"/></StgValue>
</operation>

<operation id="6533" st_id="338" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="759">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3215" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:2626  %INPUT_BUNDLE_load_2_s = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_2, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_2_s"/></StgValue>
</operation>

<operation id="6534" st_id="338" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="759">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3222" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:2633  %INPUT_BUNDLE_load_3_s = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_3, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_3_s"/></StgValue>
</operation>

<operation id="6535" st_id="338" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="759">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3232" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:2643  %INPUT_BUNDLE_load_4_s = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_4, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_4_s"/></StgValue>
</operation>

<operation id="6536" st_id="338" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="759">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3240" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:2651  %INPUT_BUNDLE_load_5_s = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_5, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_5_s"/></StgValue>
</operation>

<operation id="6537" st_id="338" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="759">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3257" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:2668  %INPUT_BUNDLE_load_6_s = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_6, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_6_s"/></StgValue>
</operation>

<operation id="6538" st_id="338" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="759">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3267" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:2678  %INPUT_BUNDLE_load_7_s = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_7, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_7_s"/></StgValue>
</operation>

<operation id="6539" st_id="338" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="759">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3298" bw="20" op_0_bw="10">
<![CDATA[
.preheader.0.preheader:2709  %tmp_3_1_cast = zext i10 %i_1 to i20

]]></Node>
<StgValue><ssdm name="tmp_3_1_cast"/></StgValue>
</operation>

<operation id="6540" st_id="338" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="759">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3306" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:2717  %INPUT_BUNDLE_load_8_s = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_8, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_8_s"/></StgValue>
</operation>

<operation id="6541" st_id="338" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="759">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3309" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.preheader.0.preheader:2720  %sum4_1 = add i20 %tmp_3_1_cast, %tmp_9

]]></Node>
<StgValue><ssdm name="sum4_1"/></StgValue>
</operation>

<operation id="6542" st_id="338" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="759">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3310" bw="32" op_0_bw="20">
<![CDATA[
.preheader.0.preheader:2721  %sum4_1_cast = zext i20 %sum4_1 to i32

]]></Node>
<StgValue><ssdm name="sum4_1_cast"/></StgValue>
</operation>

<operation id="6543" st_id="338" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="759">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3311" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.0.preheader:2722  %input2_sum4 = add i32 %sum4_1_cast, %input1006_phi

]]></Node>
<StgValue><ssdm name="input2_sum4"/></StgValue>
</operation>

<operation id="6544" st_id="338" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="759">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3312" bw="8" op_0_bw="8" op_1_bw="32">
<![CDATA[
.preheader.0.preheader:2723  %INPUT_BUNDLE_addr_9 = getelementptr i8* %INPUT_BUNDLE, i32 %input2_sum4

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_addr_9"/></StgValue>
</operation>
</state>

<state id="339" st_id="339">

<operation id="6545" st_id="339" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="760">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2681" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader.0.preheader:2092  %tmp_42_19 = select i1 %icmp28, i8 -1, i8 %tmp_199

]]></Node>
<StgValue><ssdm name="tmp_42_19"/></StgValue>
</operation>

<operation id="6546" st_id="339" stage="5" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="760">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2776" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.0.preheader:2187  %tmp_38_20 = call double @llvm.sqrt.f64(double %tmp_37_20)

]]></Node>
<StgValue><ssdm name="tmp_38_20"/></StgValue>
</operation>

<operation id="6547" st_id="339" stage="13" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="760">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2876" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.0.preheader:2287  %tmp_38_21 = call double @llvm.sqrt.f64(double %tmp_37_21)

]]></Node>
<StgValue><ssdm name="tmp_38_21"/></StgValue>
</operation>

<operation id="6548" st_id="339" stage="21" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="760">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2976" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.0.preheader:2387  %tmp_38_22 = call double @llvm.sqrt.f64(double %tmp_37_22)

]]></Node>
<StgValue><ssdm name="tmp_38_22"/></StgValue>
</operation>

<operation id="6549" st_id="339" stage="29" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="760">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3076" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.0.preheader:2487  %tmp_38_23 = call double @llvm.sqrt.f64(double %tmp_37_23)

]]></Node>
<StgValue><ssdm name="tmp_38_23"/></StgValue>
</operation>

<operation id="6550" st_id="339" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="760">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3169" bw="20" op_0_bw="11">
<![CDATA[
.preheader.0.preheader:2580  %tmp_33_24 = sext i11 %convulution_horizont_33 to i20

]]></Node>
<StgValue><ssdm name="tmp_33_24"/></StgValue>
</operation>

<operation id="6551" st_id="339" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="760">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3170" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.preheader.0.preheader:2581  %tmp_34_24 = mul i20 %tmp_33_24, %tmp_33_24

]]></Node>
<StgValue><ssdm name="tmp_34_24"/></StgValue>
</operation>

<operation id="6552" st_id="339" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="760">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3173" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.preheader.0.preheader:2584  %p_24 = add i20 %tmp_36_24, %tmp_34_24

]]></Node>
<StgValue><ssdm name="p_24"/></StgValue>
</operation>

<operation id="6553" st_id="339" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="760">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3216" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.0.preheader:2627  %INPUT_BUNDLE_addr_2_s = call i8 @_ssdm_op_Read.m_axi.i8P(i8* %INPUT_BUNDLE_addr_2)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_addr_2_s"/></StgValue>
</operation>

<operation id="6554" st_id="339" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="760">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3222" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:2633  %INPUT_BUNDLE_load_3_s = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_3, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_3_s"/></StgValue>
</operation>

<operation id="6555" st_id="339" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="760">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3232" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:2643  %INPUT_BUNDLE_load_4_s = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_4, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_4_s"/></StgValue>
</operation>

<operation id="6556" st_id="339" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="760">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3240" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:2651  %INPUT_BUNDLE_load_5_s = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_5, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_5_s"/></StgValue>
</operation>

<operation id="6557" st_id="339" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="760">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3257" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:2668  %INPUT_BUNDLE_load_6_s = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_6, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_6_s"/></StgValue>
</operation>

<operation id="6558" st_id="339" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="760">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3267" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:2678  %INPUT_BUNDLE_load_7_s = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_7, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_7_s"/></StgValue>
</operation>

<operation id="6559" st_id="339" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="760">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3306" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:2717  %INPUT_BUNDLE_load_8_s = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_8, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_8_s"/></StgValue>
</operation>

<operation id="6560" st_id="339" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="760">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3313" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:2724  %INPUT_BUNDLE_load_9_s = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_9, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_9_s"/></StgValue>
</operation>

<operation id="6561" st_id="339" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="760">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3317" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
.preheader.0.preheader:2728  %sum6_1 = add i21 1023, %tmp_6_1_cast

]]></Node>
<StgValue><ssdm name="sum6_1"/></StgValue>
</operation>

<operation id="6562" st_id="339" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="760">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3318" bw="32" op_0_bw="21">
<![CDATA[
.preheader.0.preheader:2729  %sum6_1_cast = zext i21 %sum6_1 to i32

]]></Node>
<StgValue><ssdm name="sum6_1_cast"/></StgValue>
</operation>

<operation id="6563" st_id="339" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="760">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3319" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.0.preheader:2730  %input2_sum10 = add i32 %sum6_1_cast, %input1006_phi

]]></Node>
<StgValue><ssdm name="input2_sum10"/></StgValue>
</operation>

<operation id="6564" st_id="339" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="760">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3320" bw="8" op_0_bw="8" op_1_bw="32">
<![CDATA[
.preheader.0.preheader:2731  %INPUT_BUNDLE_addr_10 = getelementptr i8* %INPUT_BUNDLE, i32 %input2_sum10

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_addr_10"/></StgValue>
</operation>

<operation id="6565" st_id="339" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="760">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3324" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
.preheader.0.preheader:2735  %sum8_1 = add i21 -1023, %tmp_6_1_cast

]]></Node>
<StgValue><ssdm name="sum8_1"/></StgValue>
</operation>

<operation id="6566" st_id="339" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="760">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3325" bw="32" op_0_bw="21">
<![CDATA[
.preheader.0.preheader:2736  %sum8_1_cast = sext i21 %sum8_1 to i32

]]></Node>
<StgValue><ssdm name="sum8_1_cast"/></StgValue>
</operation>

<operation id="6567" st_id="339" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="760">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3326" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.0.preheader:2737  %input2_sum11 = add i32 %sum8_1_cast, %input1006_phi

]]></Node>
<StgValue><ssdm name="input2_sum11"/></StgValue>
</operation>

<operation id="6568" st_id="339" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="760">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3327" bw="8" op_0_bw="8" op_1_bw="32">
<![CDATA[
.preheader.0.preheader:2738  %INPUT_BUNDLE_addr_11 = getelementptr i8* %INPUT_BUNDLE, i32 %input2_sum11

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_addr_11"/></StgValue>
</operation>

<operation id="6569" st_id="339" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="760">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3340" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
.preheader.0.preheader:2751  %sum12_1 = add i21 1025, %tmp_6_1_cast

]]></Node>
<StgValue><ssdm name="sum12_1"/></StgValue>
</operation>

<operation id="6570" st_id="339" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="760">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3341" bw="32" op_0_bw="21">
<![CDATA[
.preheader.0.preheader:2752  %sum12_1_cast = zext i21 %sum12_1 to i32

]]></Node>
<StgValue><ssdm name="sum12_1_cast"/></StgValue>
</operation>

<operation id="6571" st_id="339" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="760">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3342" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.0.preheader:2753  %input2_sum13 = add i32 %sum12_1_cast, %input1006_phi

]]></Node>
<StgValue><ssdm name="input2_sum13"/></StgValue>
</operation>

<operation id="6572" st_id="339" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="760">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3343" bw="8" op_0_bw="8" op_1_bw="32">
<![CDATA[
.preheader.0.preheader:2754  %INPUT_BUNDLE_addr_13 = getelementptr i8* %INPUT_BUNDLE, i32 %input2_sum13

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_addr_13"/></StgValue>
</operation>
</state>

<state id="340" st_id="340">

<operation id="6573" st_id="340" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="761">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2685" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8" op_3_bw="1">
<![CDATA[
.preheader.0.preheader:2096  call void @_ssdm_op_Write.m_axi.i8P(i8* %OUTPUT_BUNDLE_addr_28, i8 %tmp_42_19, i1 true)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="6574" st_id="340" stage="4" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="761">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2776" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.0.preheader:2187  %tmp_38_20 = call double @llvm.sqrt.f64(double %tmp_37_20)

]]></Node>
<StgValue><ssdm name="tmp_38_20"/></StgValue>
</operation>

<operation id="6575" st_id="340" stage="12" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="761">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2876" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.0.preheader:2287  %tmp_38_21 = call double @llvm.sqrt.f64(double %tmp_37_21)

]]></Node>
<StgValue><ssdm name="tmp_38_21"/></StgValue>
</operation>

<operation id="6576" st_id="340" stage="20" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="761">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2976" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.0.preheader:2387  %tmp_38_22 = call double @llvm.sqrt.f64(double %tmp_37_22)

]]></Node>
<StgValue><ssdm name="tmp_38_22"/></StgValue>
</operation>

<operation id="6577" st_id="340" stage="28" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="761">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3076" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.0.preheader:2487  %tmp_38_23 = call double @llvm.sqrt.f64(double %tmp_37_23)

]]></Node>
<StgValue><ssdm name="tmp_38_23"/></StgValue>
</operation>

<operation id="6578" st_id="340" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="761">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3174" bw="32" op_0_bw="20">
<![CDATA[
.preheader.0.preheader:2585  %tmp_37_56 = zext i20 %p_24 to i32

]]></Node>
<StgValue><ssdm name="tmp_37_56"/></StgValue>
</operation>

<operation id="6579" st_id="340" stage="6" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="761">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3175" bw="64" op_0_bw="32">
<![CDATA[
.preheader.0.preheader:2586  %tmp_37_24 = uitofp i32 %tmp_37_56 to double

]]></Node>
<StgValue><ssdm name="tmp_37_24"/></StgValue>
</operation>

<operation id="6580" st_id="340" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="761">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3201" bw="9" op_0_bw="8">
<![CDATA[
.preheader.0.preheader:2612  %tmp_8_cast_17 = zext i8 %INPUT_BUNDLE_addr_re to i9

]]></Node>
<StgValue><ssdm name="tmp_8_cast_17"/></StgValue>
</operation>

<operation id="6581" st_id="340" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="761">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3209" bw="9" op_0_bw="9" op_1_bw="8" op_2_bw="1">
<![CDATA[
.preheader.0.preheader:2620  %tmp_s = call i9 @_ssdm_op_BitConcatenate.i9.i8.i1(i8 %INPUT_BUNDLE_addr_1_s, i1 false)

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="6582" st_id="340" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="761">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3210" bw="10" op_0_bw="9">
<![CDATA[
.preheader.0.preheader:2621  %tmp_10_cast_19 = zext i9 %tmp_s to i10

]]></Node>
<StgValue><ssdm name="tmp_10_cast_19"/></StgValue>
</operation>

<operation id="6583" st_id="340" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="761">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3217" bw="9" op_0_bw="8">
<![CDATA[
.preheader.0.preheader:2628  %tmp_12_cast_21 = zext i8 %INPUT_BUNDLE_addr_2_s to i9

]]></Node>
<StgValue><ssdm name="tmp_12_cast_21"/></StgValue>
</operation>

<operation id="6584" st_id="340" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="761">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3223" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.0.preheader:2634  %INPUT_BUNDLE_addr_3_s = call i8 @_ssdm_op_Read.m_axi.i8P(i8* %INPUT_BUNDLE_addr_3)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_addr_3_s"/></StgValue>
</operation>

<operation id="6585" st_id="340" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="761">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3232" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:2643  %INPUT_BUNDLE_load_4_s = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_4, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_4_s"/></StgValue>
</operation>

<operation id="6586" st_id="340" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="761">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3240" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:2651  %INPUT_BUNDLE_load_5_s = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_5, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_5_s"/></StgValue>
</operation>

<operation id="6587" st_id="340" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="761">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3243" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader.0.preheader:2654  %tmp1 = add i9 %tmp_12_cast_21, %tmp_8_cast_17

]]></Node>
<StgValue><ssdm name="tmp1"/></StgValue>
</operation>

<operation id="6588" st_id="340" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="761">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3244" bw="10" op_0_bw="9">
<![CDATA[
.preheader.0.preheader:2655  %tmp1_cast = zext i9 %tmp1 to i10

]]></Node>
<StgValue><ssdm name="tmp1_cast"/></StgValue>
</operation>

<operation id="6589" st_id="340" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="761">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3245" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader.0.preheader:2656  %sum1 = add i10 %tmp_10_cast_19, %tmp1_cast

]]></Node>
<StgValue><ssdm name="sum1"/></StgValue>
</operation>

<operation id="6590" st_id="340" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="761">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3257" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:2668  %INPUT_BUNDLE_load_6_s = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_6, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_6_s"/></StgValue>
</operation>

<operation id="6591" st_id="340" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="761">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3267" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:2678  %INPUT_BUNDLE_load_7_s = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_7, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_7_s"/></StgValue>
</operation>

<operation id="6592" st_id="340" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="761">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3271" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader.0.preheader:2682  %sum5_neg = sub i9 %tmp_8_cast_17, %tmp_12_cast_21

]]></Node>
<StgValue><ssdm name="sum5_neg"/></StgValue>
</operation>

<operation id="6593" st_id="340" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="761">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3306" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:2717  %INPUT_BUNDLE_load_8_s = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_8, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_8_s"/></StgValue>
</operation>

<operation id="6594" st_id="340" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="761">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3313" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:2724  %INPUT_BUNDLE_load_9_s = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_9, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_9_s"/></StgValue>
</operation>

<operation id="6595" st_id="340" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="761">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3321" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:2732  %INPUT_BUNDLE_load_10_10 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_10, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_10_10"/></StgValue>
</operation>
</state>

<state id="341" st_id="341">

<operation id="6596" st_id="341" stage="5" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="762">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2686" bw="1" op_0_bw="1" op_1_bw="8">
<![CDATA[
.preheader.0.preheader:2097  %OUTPUT_BUNDLE_addr_2_18 = call i1 @_ssdm_op_WriteResp.m_axi.i8P(i8* %OUTPUT_BUNDLE_addr_28)

]]></Node>
<StgValue><ssdm name="OUTPUT_BUNDLE_addr_2_18"/></StgValue>
</operation>

<operation id="6597" st_id="341" stage="3" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="762">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2776" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.0.preheader:2187  %tmp_38_20 = call double @llvm.sqrt.f64(double %tmp_37_20)

]]></Node>
<StgValue><ssdm name="tmp_38_20"/></StgValue>
</operation>

<operation id="6598" st_id="341" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="762">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2784" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:2195  %OUTPUT_BUNDLE_addr_2_19 = call i1 @_ssdm_op_WriteReq.m_axi.i8P(i8* %OUTPUT_BUNDLE_addr_29, i32 1)

]]></Node>
<StgValue><ssdm name="OUTPUT_BUNDLE_addr_2_19"/></StgValue>
</operation>

<operation id="6599" st_id="341" stage="11" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="762">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2876" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.0.preheader:2287  %tmp_38_21 = call double @llvm.sqrt.f64(double %tmp_37_21)

]]></Node>
<StgValue><ssdm name="tmp_38_21"/></StgValue>
</operation>

<operation id="6600" st_id="341" stage="19" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="762">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2976" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.0.preheader:2387  %tmp_38_22 = call double @llvm.sqrt.f64(double %tmp_37_22)

]]></Node>
<StgValue><ssdm name="tmp_38_22"/></StgValue>
</operation>

<operation id="6601" st_id="341" stage="27" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="762">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3076" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.0.preheader:2487  %tmp_38_23 = call double @llvm.sqrt.f64(double %tmp_37_23)

]]></Node>
<StgValue><ssdm name="tmp_38_23"/></StgValue>
</operation>

<operation id="6602" st_id="341" stage="5" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="762">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3175" bw="64" op_0_bw="32">
<![CDATA[
.preheader.0.preheader:2586  %tmp_37_24 = uitofp i32 %tmp_37_56 to double

]]></Node>
<StgValue><ssdm name="tmp_37_24"/></StgValue>
</operation>

<operation id="6603" st_id="341" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="762">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3233" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.0.preheader:2644  %INPUT_BUNDLE_addr_4_s = call i8 @_ssdm_op_Read.m_axi.i8P(i8* %INPUT_BUNDLE_addr_4)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_addr_4_s"/></StgValue>
</operation>

<operation id="6604" st_id="341" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="762">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3240" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:2651  %INPUT_BUNDLE_load_5_s = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_5, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_5_s"/></StgValue>
</operation>

<operation id="6605" st_id="341" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="762">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3257" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:2668  %INPUT_BUNDLE_load_6_s = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_6, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_6_s"/></StgValue>
</operation>

<operation id="6606" st_id="341" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="762">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3267" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:2678  %INPUT_BUNDLE_load_7_s = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_7, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_7_s"/></StgValue>
</operation>

<operation id="6607" st_id="341" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="762">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3297" bw="21" op_0_bw="10">
<![CDATA[
.preheader.0.preheader:2708  %tmp_3_1_cast1 = zext i10 %i_1 to i21

]]></Node>
<StgValue><ssdm name="tmp_3_1_cast1"/></StgValue>
</operation>

<operation id="6608" st_id="341" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="762">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3306" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:2717  %INPUT_BUNDLE_load_8_s = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_8, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_8_s"/></StgValue>
</operation>

<operation id="6609" st_id="341" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="762">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3313" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:2724  %INPUT_BUNDLE_load_9_s = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_9, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_9_s"/></StgValue>
</operation>

<operation id="6610" st_id="341" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="762">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3321" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:2732  %INPUT_BUNDLE_load_10_10 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_10, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_10_10"/></StgValue>
</operation>

<operation id="6611" st_id="341" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="762">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3328" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:2739  %INPUT_BUNDLE_load_11_10 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_11, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_11_10"/></StgValue>
</operation>

<operation id="6612" st_id="341" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="762">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3332" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
.preheader.0.preheader:2743  %sum10_1 = add i21 %tmp_3_1_cast1, %tmp_15_cast

]]></Node>
<StgValue><ssdm name="sum10_1"/></StgValue>
</operation>

<operation id="6613" st_id="341" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="762">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3333" bw="32" op_0_bw="21">
<![CDATA[
.preheader.0.preheader:2744  %sum10_1_cast = zext i21 %sum10_1 to i32

]]></Node>
<StgValue><ssdm name="sum10_1_cast"/></StgValue>
</operation>

<operation id="6614" st_id="341" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="762">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3334" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.0.preheader:2745  %input2_sum12 = add i32 %sum10_1_cast, %input1006_phi

]]></Node>
<StgValue><ssdm name="input2_sum12"/></StgValue>
</operation>

<operation id="6615" st_id="341" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="762">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3335" bw="8" op_0_bw="8" op_1_bw="32">
<![CDATA[
.preheader.0.preheader:2746  %INPUT_BUNDLE_addr_12 = getelementptr i8* %INPUT_BUNDLE, i32 %input2_sum12

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_addr_12"/></StgValue>
</operation>
</state>

<state id="342" st_id="342">

<operation id="6616" st_id="342" stage="4" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="763">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2686" bw="1" op_0_bw="1" op_1_bw="8">
<![CDATA[
.preheader.0.preheader:2097  %OUTPUT_BUNDLE_addr_2_18 = call i1 @_ssdm_op_WriteResp.m_axi.i8P(i8* %OUTPUT_BUNDLE_addr_28)

]]></Node>
<StgValue><ssdm name="OUTPUT_BUNDLE_addr_2_18"/></StgValue>
</operation>

<operation id="6617" st_id="342" stage="2" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="763">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2776" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.0.preheader:2187  %tmp_38_20 = call double @llvm.sqrt.f64(double %tmp_37_20)

]]></Node>
<StgValue><ssdm name="tmp_38_20"/></StgValue>
</operation>

<operation id="6618" st_id="342" stage="10" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="763">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2876" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.0.preheader:2287  %tmp_38_21 = call double @llvm.sqrt.f64(double %tmp_37_21)

]]></Node>
<StgValue><ssdm name="tmp_38_21"/></StgValue>
</operation>

<operation id="6619" st_id="342" stage="18" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="763">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2976" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.0.preheader:2387  %tmp_38_22 = call double @llvm.sqrt.f64(double %tmp_37_22)

]]></Node>
<StgValue><ssdm name="tmp_38_22"/></StgValue>
</operation>

<operation id="6620" st_id="342" stage="26" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="763">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3076" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.0.preheader:2487  %tmp_38_23 = call double @llvm.sqrt.f64(double %tmp_37_23)

]]></Node>
<StgValue><ssdm name="tmp_38_23"/></StgValue>
</operation>

<operation id="6621" st_id="342" stage="4" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="763">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3175" bw="64" op_0_bw="32">
<![CDATA[
.preheader.0.preheader:2586  %tmp_37_24 = uitofp i32 %tmp_37_56 to double

]]></Node>
<StgValue><ssdm name="tmp_37_24"/></StgValue>
</operation>

<operation id="6622" st_id="342" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="763">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3241" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.0.preheader:2652  %INPUT_BUNDLE_addr_5_s = call i8 @_ssdm_op_Read.m_axi.i8P(i8* %INPUT_BUNDLE_addr_5)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_addr_5_s"/></StgValue>
</operation>

<operation id="6623" st_id="342" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="763">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3257" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:2668  %INPUT_BUNDLE_load_6_s = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_6, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_6_s"/></StgValue>
</operation>

<operation id="6624" st_id="342" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="763">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3267" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:2678  %INPUT_BUNDLE_load_7_s = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_7, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_7_s"/></StgValue>
</operation>

<operation id="6625" st_id="342" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="763">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3306" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:2717  %INPUT_BUNDLE_load_8_s = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_8, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_8_s"/></StgValue>
</operation>

<operation id="6626" st_id="342" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="763">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3313" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:2724  %INPUT_BUNDLE_load_9_s = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_9, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_9_s"/></StgValue>
</operation>

<operation id="6627" st_id="342" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="763">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3321" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:2732  %INPUT_BUNDLE_load_10_10 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_10, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_10_10"/></StgValue>
</operation>

<operation id="6628" st_id="342" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="763">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3328" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:2739  %INPUT_BUNDLE_load_11_10 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_11, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_11_10"/></StgValue>
</operation>

<operation id="6629" st_id="342" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="763">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3336" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:2747  %INPUT_BUNDLE_load_12_10 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_12, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_12_10"/></StgValue>
</operation>
</state>

<state id="343" st_id="343">

<operation id="6630" st_id="343" stage="3" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="764">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2686" bw="1" op_0_bw="1" op_1_bw="8">
<![CDATA[
.preheader.0.preheader:2097  %OUTPUT_BUNDLE_addr_2_18 = call i1 @_ssdm_op_WriteResp.m_axi.i8P(i8* %OUTPUT_BUNDLE_addr_28)

]]></Node>
<StgValue><ssdm name="OUTPUT_BUNDLE_addr_2_18"/></StgValue>
</operation>

<operation id="6631" st_id="343" stage="1" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="764">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2776" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.0.preheader:2187  %tmp_38_20 = call double @llvm.sqrt.f64(double %tmp_37_20)

]]></Node>
<StgValue><ssdm name="tmp_38_20"/></StgValue>
</operation>

<operation id="6632" st_id="343" stage="9" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="764">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2876" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.0.preheader:2287  %tmp_38_21 = call double @llvm.sqrt.f64(double %tmp_37_21)

]]></Node>
<StgValue><ssdm name="tmp_38_21"/></StgValue>
</operation>

<operation id="6633" st_id="343" stage="17" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="764">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2976" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.0.preheader:2387  %tmp_38_22 = call double @llvm.sqrt.f64(double %tmp_37_22)

]]></Node>
<StgValue><ssdm name="tmp_38_22"/></StgValue>
</operation>

<operation id="6634" st_id="343" stage="25" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="764">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3076" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.0.preheader:2487  %tmp_38_23 = call double @llvm.sqrt.f64(double %tmp_37_23)

]]></Node>
<StgValue><ssdm name="tmp_38_23"/></StgValue>
</operation>

<operation id="6635" st_id="343" stage="3" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="764">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3175" bw="64" op_0_bw="32">
<![CDATA[
.preheader.0.preheader:2586  %tmp_37_24 = uitofp i32 %tmp_37_56 to double

]]></Node>
<StgValue><ssdm name="tmp_37_24"/></StgValue>
</operation>

<operation id="6636" st_id="343" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="764">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3224" bw="11" op_0_bw="8">
<![CDATA[
.preheader.0.preheader:2635  %tmp_3 = zext i8 %INPUT_BUNDLE_addr_3_s to i11

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="6637" st_id="343" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="764">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3225" bw="10" op_0_bw="8">
<![CDATA[
.preheader.0.preheader:2636  %tmp_14_cast_23 = zext i8 %INPUT_BUNDLE_addr_3_s to i10

]]></Node>
<StgValue><ssdm name="tmp_14_cast_23"/></StgValue>
</operation>

<operation id="6638" st_id="343" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="764">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3234" bw="9" op_0_bw="9" op_1_bw="8" op_2_bw="1">
<![CDATA[
.preheader.0.preheader:2645  %tmp_7 = call i9 @_ssdm_op_BitConcatenate.i9.i8.i1(i8 %INPUT_BUNDLE_addr_4_s, i1 false)

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="6639" st_id="343" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="764">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3235" bw="10" op_0_bw="9">
<![CDATA[
.preheader.0.preheader:2646  %tmp_18_cast_24 = zext i9 %tmp_7 to i10

]]></Node>
<StgValue><ssdm name="tmp_18_cast_24"/></StgValue>
</operation>

<operation id="6640" st_id="343" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="764">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3242" bw="10" op_0_bw="8">
<![CDATA[
.preheader.0.preheader:2653  %tmp_20_cast_25 = zext i8 %INPUT_BUNDLE_addr_5_s to i10

]]></Node>
<StgValue><ssdm name="tmp_20_cast_25"/></StgValue>
</operation>

<operation id="6641" st_id="343" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="764">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3246" bw="11" op_0_bw="10">
<![CDATA[
.preheader.0.preheader:2657  %sum1_cast_26 = zext i10 %sum1 to i11

]]></Node>
<StgValue><ssdm name="sum1_cast_26"/></StgValue>
</operation>

<operation id="6642" st_id="343" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="764">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3247" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader.0.preheader:2658  %tmp_8 = sub i11 %tmp_3, %sum1_cast_26

]]></Node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="6643" st_id="343" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="764">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3248" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader.0.preheader:2659  %tmp2 = add i10 %tmp_20_cast_25, %tmp_18_cast_24

]]></Node>
<StgValue><ssdm name="tmp2"/></StgValue>
</operation>

<operation id="6644" st_id="343" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="764">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3249" bw="11" op_0_bw="10">
<![CDATA[
.preheader.0.preheader:2660  %tmp2_cast = zext i10 %tmp2 to i11

]]></Node>
<StgValue><ssdm name="tmp2_cast"/></StgValue>
</operation>

<operation id="6645" st_id="343" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="764">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3250" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader.0.preheader:2661  %convulution_horizont = add i11 %tmp_8, %tmp2_cast

]]></Node>
<StgValue><ssdm name="convulution_horizont"/></StgValue>
</operation>

<operation id="6646" st_id="343" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="764">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3258" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.0.preheader:2669  %INPUT_BUNDLE_addr_6_s = call i8 @_ssdm_op_Read.m_axi.i8P(i8* %INPUT_BUNDLE_addr_6)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_addr_6_s"/></StgValue>
</operation>

<operation id="6647" st_id="343" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="764">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3267" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:2678  %INPUT_BUNDLE_load_7_s = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_7, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_7_s"/></StgValue>
</operation>

<operation id="6648" st_id="343" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="764">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3272" bw="10" op_0_bw="9">
<![CDATA[
.preheader.0.preheader:2683  %sum5_neg_cast_29 = sext i9 %sum5_neg to i10

]]></Node>
<StgValue><ssdm name="sum5_neg_cast_29"/></StgValue>
</operation>

<operation id="6649" st_id="343" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="764">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3273" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader.0.preheader:2684  %sum6_neg = add i10 %tmp_14_cast_23, %sum5_neg_cast_29

]]></Node>
<StgValue><ssdm name="sum6_neg"/></StgValue>
</operation>

<operation id="6650" st_id="343" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="764">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3274" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader.0.preheader:2685  %tmp_23 = sub i10 %sum6_neg, %tmp_20_cast_25

]]></Node>
<StgValue><ssdm name="tmp_23"/></StgValue>
</operation>

<operation id="6651" st_id="343" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="764">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3306" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:2717  %INPUT_BUNDLE_load_8_s = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_8, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_8_s"/></StgValue>
</operation>

<operation id="6652" st_id="343" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="764">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3313" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:2724  %INPUT_BUNDLE_load_9_s = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_9, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_9_s"/></StgValue>
</operation>

<operation id="6653" st_id="343" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="764">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3321" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:2732  %INPUT_BUNDLE_load_10_10 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_10, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_10_10"/></StgValue>
</operation>

<operation id="6654" st_id="343" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="764">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3328" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:2739  %INPUT_BUNDLE_load_11_10 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_11, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_11_10"/></StgValue>
</operation>

<operation id="6655" st_id="343" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="764">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3336" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:2747  %INPUT_BUNDLE_load_12_10 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_12, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_12_10"/></StgValue>
</operation>

<operation id="6656" st_id="343" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="764">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3344" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:2755  %INPUT_BUNDLE_load_13_10 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_13, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_13_10"/></StgValue>
</operation>

<operation id="6657" st_id="343" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="764">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3355" bw="20" op_0_bw="20" op_1_bw="10" op_2_bw="10">
<![CDATA[
.preheader.0.preheader:2766  %tmp_35 = call i20 @_ssdm_op_BitConcatenate.i20.i10.i10(i10 %tmp_11, i10 %i_1)

]]></Node>
<StgValue><ssdm name="tmp_35"/></StgValue>
</operation>

<operation id="6658" st_id="343" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="764">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3356" bw="32" op_0_bw="20">
<![CDATA[
.preheader.0.preheader:2767  %tmp_24_1 = zext i20 %tmp_35 to i32

]]></Node>
<StgValue><ssdm name="tmp_24_1"/></StgValue>
</operation>

<operation id="6659" st_id="343" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="764">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3357" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.0.preheader:2768  %input2_sum14 = add i32 %tmp_24_1, %input1006_phi

]]></Node>
<StgValue><ssdm name="input2_sum14"/></StgValue>
</operation>

<operation id="6660" st_id="343" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="764">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3358" bw="8" op_0_bw="8" op_1_bw="32">
<![CDATA[
.preheader.0.preheader:2769  %INPUT_BUNDLE_addr_14 = getelementptr i8* %INPUT_BUNDLE, i32 %input2_sum14

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_addr_14"/></StgValue>
</operation>

<operation id="6661" st_id="343" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="764">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3363" bw="20" op_0_bw="20" op_1_bw="10" op_2_bw="10">
<![CDATA[
.preheader.0.preheader:2774  %tmp_36 = call i20 @_ssdm_op_BitConcatenate.i20.i10.i10(i10 %tmp_18, i10 %i_1)

]]></Node>
<StgValue><ssdm name="tmp_36"/></StgValue>
</operation>

<operation id="6662" st_id="343" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="764">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3364" bw="32" op_0_bw="20">
<![CDATA[
.preheader.0.preheader:2775  %tmp_28_1 = zext i20 %tmp_36 to i32

]]></Node>
<StgValue><ssdm name="tmp_28_1"/></StgValue>
</operation>

<operation id="6663" st_id="343" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="764">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3365" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.0.preheader:2776  %input2_sum15 = add i32 %tmp_28_1, %input1006_phi

]]></Node>
<StgValue><ssdm name="input2_sum15"/></StgValue>
</operation>

<operation id="6664" st_id="343" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="764">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3366" bw="8" op_0_bw="8" op_1_bw="32">
<![CDATA[
.preheader.0.preheader:2777  %INPUT_BUNDLE_addr_15 = getelementptr i8* %INPUT_BUNDLE, i32 %input2_sum15

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_addr_15"/></StgValue>
</operation>
</state>

<state id="344" st_id="344">

<operation id="6665" st_id="344" stage="2" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="765">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2686" bw="1" op_0_bw="1" op_1_bw="8">
<![CDATA[
.preheader.0.preheader:2097  %OUTPUT_BUNDLE_addr_2_18 = call i1 @_ssdm_op_WriteResp.m_axi.i8P(i8* %OUTPUT_BUNDLE_addr_28)

]]></Node>
<StgValue><ssdm name="OUTPUT_BUNDLE_addr_2_18"/></StgValue>
</operation>

<operation id="6666" st_id="344" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="765">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2777" bw="16" op_0_bw="16" op_1_bw="64">
<![CDATA[
.preheader.0.preheader:2188  %tmp_39_20 = call fastcc i16 @__hls_fptoui_double_(double %tmp_38_20)

]]></Node>
<StgValue><ssdm name="tmp_39_20"/></StgValue>
</operation>

<operation id="6667" st_id="344" stage="8" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="765">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2876" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.0.preheader:2287  %tmp_38_21 = call double @llvm.sqrt.f64(double %tmp_37_21)

]]></Node>
<StgValue><ssdm name="tmp_38_21"/></StgValue>
</operation>

<operation id="6668" st_id="344" stage="16" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="765">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2976" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.0.preheader:2387  %tmp_38_22 = call double @llvm.sqrt.f64(double %tmp_37_22)

]]></Node>
<StgValue><ssdm name="tmp_38_22"/></StgValue>
</operation>

<operation id="6669" st_id="344" stage="24" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="765">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3076" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.0.preheader:2487  %tmp_38_23 = call double @llvm.sqrt.f64(double %tmp_37_23)

]]></Node>
<StgValue><ssdm name="tmp_38_23"/></StgValue>
</operation>

<operation id="6670" st_id="344" stage="2" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="765">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3175" bw="64" op_0_bw="32">
<![CDATA[
.preheader.0.preheader:2586  %tmp_37_24 = uitofp i32 %tmp_37_56 to double

]]></Node>
<StgValue><ssdm name="tmp_37_24"/></StgValue>
</operation>

<operation id="6671" st_id="344" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="765">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3268" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.0.preheader:2679  %INPUT_BUNDLE_addr_7_s = call i8 @_ssdm_op_Read.m_axi.i8P(i8* %INPUT_BUNDLE_addr_7)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_addr_7_s"/></StgValue>
</operation>

<operation id="6672" st_id="344" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="765">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3306" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:2717  %INPUT_BUNDLE_load_8_s = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_8, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_8_s"/></StgValue>
</operation>

<operation id="6673" st_id="344" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="765">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3313" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:2724  %INPUT_BUNDLE_load_9_s = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_9, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_9_s"/></StgValue>
</operation>

<operation id="6674" st_id="344" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="765">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3321" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:2732  %INPUT_BUNDLE_load_10_10 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_10, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_10_10"/></StgValue>
</operation>

<operation id="6675" st_id="344" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="765">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3328" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:2739  %INPUT_BUNDLE_load_11_10 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_11, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_11_10"/></StgValue>
</operation>

<operation id="6676" st_id="344" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="765">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3336" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:2747  %INPUT_BUNDLE_load_12_10 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_12, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_12_10"/></StgValue>
</operation>

<operation id="6677" st_id="344" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="765">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3344" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:2755  %INPUT_BUNDLE_load_13_10 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_13, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_13_10"/></StgValue>
</operation>

<operation id="6678" st_id="344" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="765">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3359" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:2770  %INPUT_BUNDLE_load_14_10 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_14, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_14_10"/></StgValue>
</operation>

<operation id="6679" st_id="344" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="765">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3396" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader.0.preheader:2807  %i_1_1 = add i10 28, %i_mid2

]]></Node>
<StgValue><ssdm name="i_1_1"/></StgValue>
</operation>
</state>

<state id="345" st_id="345">

<operation id="6680" st_id="345" stage="1" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="766">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2686" bw="1" op_0_bw="1" op_1_bw="8">
<![CDATA[
.preheader.0.preheader:2097  %OUTPUT_BUNDLE_addr_2_18 = call i1 @_ssdm_op_WriteResp.m_axi.i8P(i8* %OUTPUT_BUNDLE_addr_28)

]]></Node>
<StgValue><ssdm name="OUTPUT_BUNDLE_addr_2_18"/></StgValue>
</operation>

<operation id="6681" st_id="345" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="766">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2777" bw="16" op_0_bw="16" op_1_bw="64">
<![CDATA[
.preheader.0.preheader:2188  %tmp_39_20 = call fastcc i16 @__hls_fptoui_double_(double %tmp_38_20)

]]></Node>
<StgValue><ssdm name="tmp_39_20"/></StgValue>
</operation>

<operation id="6682" st_id="345" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="766">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2778" bw="2" op_0_bw="2" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.0.preheader:2189  %tmp_200 = call i2 @_ssdm_op_PartSelect.i2.i16.i32.i32(i16 %tmp_39_20, i32 8, i32 9)

]]></Node>
<StgValue><ssdm name="tmp_200"/></StgValue>
</operation>

<operation id="6683" st_id="345" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="766">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2779" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader.0.preheader:2190  %icmp29 = icmp ne i2 %tmp_200, 0

]]></Node>
<StgValue><ssdm name="icmp29"/></StgValue>
</operation>

<operation id="6684" st_id="345" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="766">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2780" bw="8" op_0_bw="16">
<![CDATA[
.preheader.0.preheader:2191  %tmp_201 = trunc i16 %tmp_39_20 to i8

]]></Node>
<StgValue><ssdm name="tmp_201"/></StgValue>
</operation>

<operation id="6685" st_id="345" stage="7" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="766">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2876" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.0.preheader:2287  %tmp_38_21 = call double @llvm.sqrt.f64(double %tmp_37_21)

]]></Node>
<StgValue><ssdm name="tmp_38_21"/></StgValue>
</operation>

<operation id="6686" st_id="345" stage="15" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="766">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2976" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.0.preheader:2387  %tmp_38_22 = call double @llvm.sqrt.f64(double %tmp_37_22)

]]></Node>
<StgValue><ssdm name="tmp_38_22"/></StgValue>
</operation>

<operation id="6687" st_id="345" stage="23" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="766">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3076" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.0.preheader:2487  %tmp_38_23 = call double @llvm.sqrt.f64(double %tmp_37_23)

]]></Node>
<StgValue><ssdm name="tmp_38_23"/></StgValue>
</operation>

<operation id="6688" st_id="345" stage="1" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="766">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3175" bw="64" op_0_bw="32">
<![CDATA[
.preheader.0.preheader:2586  %tmp_37_24 = uitofp i32 %tmp_37_56 to double

]]></Node>
<StgValue><ssdm name="tmp_37_24"/></StgValue>
</operation>

<operation id="6689" st_id="345" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="766">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3259" bw="9" op_0_bw="9" op_1_bw="8" op_2_bw="1">
<![CDATA[
.preheader.0.preheader:2670  %tmp_15 = call i9 @_ssdm_op_BitConcatenate.i9.i8.i1(i8 %INPUT_BUNDLE_addr_6_s, i1 false)

]]></Node>
<StgValue><ssdm name="tmp_15"/></StgValue>
</operation>

<operation id="6690" st_id="345" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="766">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3260" bw="11" op_0_bw="9">
<![CDATA[
.preheader.0.preheader:2671  %tmp_26_cast_27 = zext i9 %tmp_15 to i11

]]></Node>
<StgValue><ssdm name="tmp_26_cast_27"/></StgValue>
</operation>

<operation id="6691" st_id="345" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="766">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3269" bw="9" op_0_bw="9" op_1_bw="8" op_2_bw="1">
<![CDATA[
.preheader.0.preheader:2680  %tmp_22 = call i9 @_ssdm_op_BitConcatenate.i9.i8.i1(i8 %INPUT_BUNDLE_addr_7_s, i1 false)

]]></Node>
<StgValue><ssdm name="tmp_22"/></StgValue>
</operation>

<operation id="6692" st_id="345" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="766">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3270" bw="11" op_0_bw="9">
<![CDATA[
.preheader.0.preheader:2681  %tmp_30_cast_28 = zext i9 %tmp_22 to i11

]]></Node>
<StgValue><ssdm name="tmp_30_cast_28"/></StgValue>
</operation>

<operation id="6693" st_id="345" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="766">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3275" bw="11" op_0_bw="10">
<![CDATA[
.preheader.0.preheader:2686  %tmp_31_cast_30 = sext i10 %tmp_23 to i11

]]></Node>
<StgValue><ssdm name="tmp_31_cast_30"/></StgValue>
</operation>

<operation id="6694" st_id="345" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="766">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3276" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader.0.preheader:2687  %tmp_24 = sub i11 %tmp_31_cast_30, %tmp_26_cast_27

]]></Node>
<StgValue><ssdm name="tmp_24"/></StgValue>
</operation>

<operation id="6695" st_id="345" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="766">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3277" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader.0.preheader:2688  %convulution_vertical = add i11 %tmp_30_cast_28, %tmp_24

]]></Node>
<StgValue><ssdm name="convulution_vertical"/></StgValue>
</operation>

<operation id="6696" st_id="345" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="766">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3278" bw="20" op_0_bw="11">
<![CDATA[
.preheader.0.preheader:2689  %tmp_25 = sext i11 %convulution_horizont to i20

]]></Node>
<StgValue><ssdm name="tmp_25"/></StgValue>
</operation>

<operation id="6697" st_id="345" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="766">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3279" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.preheader.0.preheader:2690  %tmp_26 = mul i20 %tmp_25, %tmp_25

]]></Node>
<StgValue><ssdm name="tmp_26"/></StgValue>
</operation>

<operation id="6698" st_id="345" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="766">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3307" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.0.preheader:2718  %INPUT_BUNDLE_addr_8_s = call i8 @_ssdm_op_Read.m_axi.i8P(i8* %INPUT_BUNDLE_addr_8)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_addr_8_s"/></StgValue>
</operation>

<operation id="6699" st_id="345" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="766">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3313" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:2724  %INPUT_BUNDLE_load_9_s = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_9, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_9_s"/></StgValue>
</operation>

<operation id="6700" st_id="345" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="766">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3321" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:2732  %INPUT_BUNDLE_load_10_10 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_10, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_10_10"/></StgValue>
</operation>

<operation id="6701" st_id="345" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="766">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3328" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:2739  %INPUT_BUNDLE_load_11_10 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_11, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_11_10"/></StgValue>
</operation>

<operation id="6702" st_id="345" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="766">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3336" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:2747  %INPUT_BUNDLE_load_12_10 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_12, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_12_10"/></StgValue>
</operation>

<operation id="6703" st_id="345" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="766">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3344" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:2755  %INPUT_BUNDLE_load_13_10 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_13, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_13_10"/></StgValue>
</operation>

<operation id="6704" st_id="345" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="766">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3359" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:2770  %INPUT_BUNDLE_load_14_10 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_14, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_14_10"/></StgValue>
</operation>

<operation id="6705" st_id="345" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="766">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3367" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:2778  %INPUT_BUNDLE_load_15_10 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_15, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_15_10"/></StgValue>
</operation>

<operation id="6706" st_id="345" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="766">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3399" bw="20" op_0_bw="20" op_1_bw="10" op_2_bw="10">
<![CDATA[
.preheader.0.preheader:2810  %tmp_16 = call i20 @_ssdm_op_BitConcatenate.i20.i10.i10(i10 %j_mid2, i10 %i_1_1)

]]></Node>
<StgValue><ssdm name="tmp_16"/></StgValue>
</operation>

<operation id="6707" st_id="345" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="766">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3400" bw="32" op_0_bw="20">
<![CDATA[
.preheader.0.preheader:2811  %tmp_6_2 = zext i20 %tmp_16 to i32

]]></Node>
<StgValue><ssdm name="tmp_6_2"/></StgValue>
</operation>

<operation id="6708" st_id="345" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="766">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3401" bw="21" op_0_bw="20">
<![CDATA[
.preheader.0.preheader:2812  %tmp_6_2_cast = zext i20 %tmp_16 to i21

]]></Node>
<StgValue><ssdm name="tmp_6_2_cast"/></StgValue>
</operation>

<operation id="6709" st_id="345" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="766">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3402" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
.preheader.0.preheader:2813  %sum2_2 = add i21 -1025, %tmp_6_2_cast

]]></Node>
<StgValue><ssdm name="sum2_2"/></StgValue>
</operation>

<operation id="6710" st_id="345" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="766">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3403" bw="32" op_0_bw="21">
<![CDATA[
.preheader.0.preheader:2814  %sum2_2_cast = sext i21 %sum2_2 to i32

]]></Node>
<StgValue><ssdm name="sum2_2_cast"/></StgValue>
</operation>

<operation id="6711" st_id="345" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="766">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3404" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.0.preheader:2815  %input2_sum16 = add i32 %sum2_2_cast, %input1006_phi

]]></Node>
<StgValue><ssdm name="input2_sum16"/></StgValue>
</operation>

<operation id="6712" st_id="345" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="766">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3405" bw="8" op_0_bw="8" op_1_bw="32">
<![CDATA[
.preheader.0.preheader:2816  %INPUT_BUNDLE_addr_16 = getelementptr i8* %INPUT_BUNDLE, i32 %input2_sum16

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_addr_16"/></StgValue>
</operation>

<operation id="6713" st_id="345" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="766">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3491" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.0.preheader:2902  %output4_sum2 = add i32 %tmp_6_2, %output1007_phi

]]></Node>
<StgValue><ssdm name="output4_sum2"/></StgValue>
</operation>

<operation id="6714" st_id="345" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="766">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3492" bw="8" op_0_bw="8" op_1_bw="32">
<![CDATA[
.preheader.0.preheader:2903  %OUTPUT_BUNDLE_addr_2 = getelementptr i8* %OUTPUT_BUNDLE, i32 %output4_sum2

]]></Node>
<StgValue><ssdm name="OUTPUT_BUNDLE_addr_2"/></StgValue>
</operation>
</state>

<state id="346" st_id="346">

<operation id="6715" st_id="346" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="767">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2781" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader.0.preheader:2192  %tmp_42_20 = select i1 %icmp29, i8 -1, i8 %tmp_201

]]></Node>
<StgValue><ssdm name="tmp_42_20"/></StgValue>
</operation>

<operation id="6716" st_id="346" stage="6" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="767">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2876" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.0.preheader:2287  %tmp_38_21 = call double @llvm.sqrt.f64(double %tmp_37_21)

]]></Node>
<StgValue><ssdm name="tmp_38_21"/></StgValue>
</operation>

<operation id="6717" st_id="346" stage="14" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="767">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2976" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.0.preheader:2387  %tmp_38_22 = call double @llvm.sqrt.f64(double %tmp_37_22)

]]></Node>
<StgValue><ssdm name="tmp_38_22"/></StgValue>
</operation>

<operation id="6718" st_id="346" stage="22" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="767">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3076" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.0.preheader:2487  %tmp_38_23 = call double @llvm.sqrt.f64(double %tmp_37_23)

]]></Node>
<StgValue><ssdm name="tmp_38_23"/></StgValue>
</operation>

<operation id="6719" st_id="346" stage="31" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="767">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3176" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.0.preheader:2587  %tmp_38_24 = call double @llvm.sqrt.f64(double %tmp_37_24)

]]></Node>
<StgValue><ssdm name="tmp_38_24"/></StgValue>
</operation>

<operation id="6720" st_id="346" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="767">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3280" bw="20" op_0_bw="11">
<![CDATA[
.preheader.0.preheader:2691  %tmp_27 = sext i11 %convulution_vertical to i20

]]></Node>
<StgValue><ssdm name="tmp_27"/></StgValue>
</operation>

<operation id="6721" st_id="346" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="767">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3281" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.preheader.0.preheader:2692  %tmp_28 = mul i20 %tmp_27, %tmp_27

]]></Node>
<StgValue><ssdm name="tmp_28"/></StgValue>
</operation>

<operation id="6722" st_id="346" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="767">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3282" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.preheader.0.preheader:2693  %p = add i20 %tmp_26, %tmp_28

]]></Node>
<StgValue><ssdm name="p"/></StgValue>
</operation>

<operation id="6723" st_id="346" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="767">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3314" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.0.preheader:2725  %INPUT_BUNDLE_addr_9_s = call i8 @_ssdm_op_Read.m_axi.i8P(i8* %INPUT_BUNDLE_addr_9)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_addr_9_s"/></StgValue>
</operation>

<operation id="6724" st_id="346" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="767">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3321" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:2732  %INPUT_BUNDLE_load_10_10 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_10, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_10_10"/></StgValue>
</operation>

<operation id="6725" st_id="346" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="767">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3328" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:2739  %INPUT_BUNDLE_load_11_10 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_11, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_11_10"/></StgValue>
</operation>

<operation id="6726" st_id="346" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="767">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3336" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:2747  %INPUT_BUNDLE_load_12_10 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_12, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_12_10"/></StgValue>
</operation>

<operation id="6727" st_id="346" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="767">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3344" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:2755  %INPUT_BUNDLE_load_13_10 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_13, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_13_10"/></StgValue>
</operation>

<operation id="6728" st_id="346" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="767">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3359" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:2770  %INPUT_BUNDLE_load_14_10 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_14, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_14_10"/></StgValue>
</operation>

<operation id="6729" st_id="346" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="767">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3367" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:2778  %INPUT_BUNDLE_load_15_10 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_15, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_15_10"/></StgValue>
</operation>

<operation id="6730" st_id="346" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="767">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3398" bw="20" op_0_bw="10">
<![CDATA[
.preheader.0.preheader:2809  %tmp_3_2_cast = zext i10 %i_1_1 to i20

]]></Node>
<StgValue><ssdm name="tmp_3_2_cast"/></StgValue>
</operation>

<operation id="6731" st_id="346" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="767">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3406" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:2817  %INPUT_BUNDLE_load_16_10 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_16, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_16_10"/></StgValue>
</operation>

<operation id="6732" st_id="346" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="767">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3409" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.preheader.0.preheader:2820  %sum4_2 = add i20 %tmp_3_2_cast, %tmp_9

]]></Node>
<StgValue><ssdm name="sum4_2"/></StgValue>
</operation>

<operation id="6733" st_id="346" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="767">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3410" bw="32" op_0_bw="20">
<![CDATA[
.preheader.0.preheader:2821  %sum4_2_cast = zext i20 %sum4_2 to i32

]]></Node>
<StgValue><ssdm name="sum4_2_cast"/></StgValue>
</operation>

<operation id="6734" st_id="346" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="767">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3411" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.0.preheader:2822  %input2_sum17 = add i32 %sum4_2_cast, %input1006_phi

]]></Node>
<StgValue><ssdm name="input2_sum17"/></StgValue>
</operation>

<operation id="6735" st_id="346" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="767">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3412" bw="8" op_0_bw="8" op_1_bw="32">
<![CDATA[
.preheader.0.preheader:2823  %INPUT_BUNDLE_addr_17 = getelementptr i8* %INPUT_BUNDLE, i32 %input2_sum17

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_addr_17"/></StgValue>
</operation>
</state>

<state id="347" st_id="347">

<operation id="6736" st_id="347" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="768">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2785" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8" op_3_bw="1">
<![CDATA[
.preheader.0.preheader:2196  call void @_ssdm_op_Write.m_axi.i8P(i8* %OUTPUT_BUNDLE_addr_29, i8 %tmp_42_20, i1 true)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="6737" st_id="347" stage="5" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="768">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2876" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.0.preheader:2287  %tmp_38_21 = call double @llvm.sqrt.f64(double %tmp_37_21)

]]></Node>
<StgValue><ssdm name="tmp_38_21"/></StgValue>
</operation>

<operation id="6738" st_id="347" stage="13" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="768">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2976" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.0.preheader:2387  %tmp_38_22 = call double @llvm.sqrt.f64(double %tmp_37_22)

]]></Node>
<StgValue><ssdm name="tmp_38_22"/></StgValue>
</operation>

<operation id="6739" st_id="347" stage="21" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="768">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3076" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.0.preheader:2487  %tmp_38_23 = call double @llvm.sqrt.f64(double %tmp_37_23)

]]></Node>
<StgValue><ssdm name="tmp_38_23"/></StgValue>
</operation>

<operation id="6740" st_id="347" stage="30" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="768">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3176" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.0.preheader:2587  %tmp_38_24 = call double @llvm.sqrt.f64(double %tmp_37_24)

]]></Node>
<StgValue><ssdm name="tmp_38_24"/></StgValue>
</operation>

<operation id="6741" st_id="347" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="768">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3283" bw="32" op_0_bw="20">
<![CDATA[
.preheader.0.preheader:2694  %tmp_131 = zext i20 %p to i32

]]></Node>
<StgValue><ssdm name="tmp_131"/></StgValue>
</operation>

<operation id="6742" st_id="347" stage="6" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="768">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3284" bw="64" op_0_bw="32">
<![CDATA[
.preheader.0.preheader:2695  %tmp_29 = uitofp i32 %tmp_131 to double

]]></Node>
<StgValue><ssdm name="tmp_29"/></StgValue>
</operation>

<operation id="6743" st_id="347" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="768">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3322" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.0.preheader:2733  %INPUT_BUNDLE_addr_10_11 = call i8 @_ssdm_op_Read.m_axi.i8P(i8* %INPUT_BUNDLE_addr_10)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_addr_10_11"/></StgValue>
</operation>

<operation id="6744" st_id="347" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="768">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3328" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:2739  %INPUT_BUNDLE_load_11_10 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_11, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_11_10"/></StgValue>
</operation>

<operation id="6745" st_id="347" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="768">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3336" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:2747  %INPUT_BUNDLE_load_12_10 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_12, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_12_10"/></StgValue>
</operation>

<operation id="6746" st_id="347" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="768">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3344" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:2755  %INPUT_BUNDLE_load_13_10 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_13, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_13_10"/></StgValue>
</operation>

<operation id="6747" st_id="347" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="768">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3359" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:2770  %INPUT_BUNDLE_load_14_10 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_14, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_14_10"/></StgValue>
</operation>

<operation id="6748" st_id="347" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="768">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3367" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:2778  %INPUT_BUNDLE_load_15_10 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_15, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_15_10"/></StgValue>
</operation>

<operation id="6749" st_id="347" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="768">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3406" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:2817  %INPUT_BUNDLE_load_16_10 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_16, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_16_10"/></StgValue>
</operation>

<operation id="6750" st_id="347" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="768">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3413" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:2824  %INPUT_BUNDLE_load_17_10 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_17, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_17_10"/></StgValue>
</operation>

<operation id="6751" st_id="347" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="768">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3417" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
.preheader.0.preheader:2828  %sum6_2 = add i21 1023, %tmp_6_2_cast

]]></Node>
<StgValue><ssdm name="sum6_2"/></StgValue>
</operation>

<operation id="6752" st_id="347" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="768">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3418" bw="32" op_0_bw="21">
<![CDATA[
.preheader.0.preheader:2829  %sum6_2_cast = zext i21 %sum6_2 to i32

]]></Node>
<StgValue><ssdm name="sum6_2_cast"/></StgValue>
</operation>

<operation id="6753" st_id="347" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="768">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3419" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.0.preheader:2830  %input2_sum18 = add i32 %sum6_2_cast, %input1006_phi

]]></Node>
<StgValue><ssdm name="input2_sum18"/></StgValue>
</operation>

<operation id="6754" st_id="347" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="768">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3420" bw="8" op_0_bw="8" op_1_bw="32">
<![CDATA[
.preheader.0.preheader:2831  %INPUT_BUNDLE_addr_18 = getelementptr i8* %INPUT_BUNDLE, i32 %input2_sum18

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_addr_18"/></StgValue>
</operation>

<operation id="6755" st_id="347" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="768">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3424" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
.preheader.0.preheader:2835  %sum8_2 = add i21 -1023, %tmp_6_2_cast

]]></Node>
<StgValue><ssdm name="sum8_2"/></StgValue>
</operation>

<operation id="6756" st_id="347" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="768">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3425" bw="32" op_0_bw="21">
<![CDATA[
.preheader.0.preheader:2836  %sum8_2_cast = sext i21 %sum8_2 to i32

]]></Node>
<StgValue><ssdm name="sum8_2_cast"/></StgValue>
</operation>

<operation id="6757" st_id="347" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="768">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3426" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.0.preheader:2837  %input2_sum19 = add i32 %sum8_2_cast, %input1006_phi

]]></Node>
<StgValue><ssdm name="input2_sum19"/></StgValue>
</operation>

<operation id="6758" st_id="347" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="768">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3427" bw="8" op_0_bw="8" op_1_bw="32">
<![CDATA[
.preheader.0.preheader:2838  %INPUT_BUNDLE_addr_19 = getelementptr i8* %INPUT_BUNDLE, i32 %input2_sum19

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_addr_19"/></StgValue>
</operation>

<operation id="6759" st_id="347" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="768">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3440" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
.preheader.0.preheader:2851  %sum12_2 = add i21 1025, %tmp_6_2_cast

]]></Node>
<StgValue><ssdm name="sum12_2"/></StgValue>
</operation>

<operation id="6760" st_id="347" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="768">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3441" bw="32" op_0_bw="21">
<![CDATA[
.preheader.0.preheader:2852  %sum12_2_cast = zext i21 %sum12_2 to i32

]]></Node>
<StgValue><ssdm name="sum12_2_cast"/></StgValue>
</operation>

<operation id="6761" st_id="347" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="768">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3442" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.0.preheader:2853  %input2_sum21 = add i32 %sum12_2_cast, %input1006_phi

]]></Node>
<StgValue><ssdm name="input2_sum21"/></StgValue>
</operation>

<operation id="6762" st_id="347" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="768">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3443" bw="8" op_0_bw="8" op_1_bw="32">
<![CDATA[
.preheader.0.preheader:2854  %INPUT_BUNDLE_addr_21 = getelementptr i8* %INPUT_BUNDLE, i32 %input2_sum21

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_addr_21"/></StgValue>
</operation>
</state>

<state id="348" st_id="348">

<operation id="6763" st_id="348" stage="5" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="769">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2786" bw="1" op_0_bw="1" op_1_bw="8">
<![CDATA[
.preheader.0.preheader:2197  %OUTPUT_BUNDLE_addr_2_20 = call i1 @_ssdm_op_WriteResp.m_axi.i8P(i8* %OUTPUT_BUNDLE_addr_29)

]]></Node>
<StgValue><ssdm name="OUTPUT_BUNDLE_addr_2_20"/></StgValue>
</operation>

<operation id="6764" st_id="348" stage="4" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="769">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2876" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.0.preheader:2287  %tmp_38_21 = call double @llvm.sqrt.f64(double %tmp_37_21)

]]></Node>
<StgValue><ssdm name="tmp_38_21"/></StgValue>
</operation>

<operation id="6765" st_id="348" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="769">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2884" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:2295  %OUTPUT_BUNDLE_addr_3_1 = call i1 @_ssdm_op_WriteReq.m_axi.i8P(i8* %OUTPUT_BUNDLE_addr_30, i32 1)

]]></Node>
<StgValue><ssdm name="OUTPUT_BUNDLE_addr_3_1"/></StgValue>
</operation>

<operation id="6766" st_id="348" stage="12" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="769">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2976" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.0.preheader:2387  %tmp_38_22 = call double @llvm.sqrt.f64(double %tmp_37_22)

]]></Node>
<StgValue><ssdm name="tmp_38_22"/></StgValue>
</operation>

<operation id="6767" st_id="348" stage="20" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="769">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3076" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.0.preheader:2487  %tmp_38_23 = call double @llvm.sqrt.f64(double %tmp_37_23)

]]></Node>
<StgValue><ssdm name="tmp_38_23"/></StgValue>
</operation>

<operation id="6768" st_id="348" stage="29" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="769">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3176" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.0.preheader:2587  %tmp_38_24 = call double @llvm.sqrt.f64(double %tmp_37_24)

]]></Node>
<StgValue><ssdm name="tmp_38_24"/></StgValue>
</operation>

<operation id="6769" st_id="348" stage="5" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="769">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3284" bw="64" op_0_bw="32">
<![CDATA[
.preheader.0.preheader:2695  %tmp_29 = uitofp i32 %tmp_131 to double

]]></Node>
<StgValue><ssdm name="tmp_29"/></StgValue>
</operation>

<operation id="6770" st_id="348" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="769">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3308" bw="9" op_0_bw="8">
<![CDATA[
.preheader.0.preheader:2719  %tmp_8_1_cast = zext i8 %INPUT_BUNDLE_addr_8_s to i9

]]></Node>
<StgValue><ssdm name="tmp_8_1_cast"/></StgValue>
</operation>

<operation id="6771" st_id="348" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="769">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3315" bw="9" op_0_bw="9" op_1_bw="8" op_2_bw="1">
<![CDATA[
.preheader.0.preheader:2726  %tmp_10_1 = call i9 @_ssdm_op_BitConcatenate.i9.i8.i1(i8 %INPUT_BUNDLE_addr_9_s, i1 false)

]]></Node>
<StgValue><ssdm name="tmp_10_1"/></StgValue>
</operation>

<operation id="6772" st_id="348" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="769">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3316" bw="10" op_0_bw="9">
<![CDATA[
.preheader.0.preheader:2727  %tmp_10_1_cast = zext i9 %tmp_10_1 to i10

]]></Node>
<StgValue><ssdm name="tmp_10_1_cast"/></StgValue>
</operation>

<operation id="6773" st_id="348" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="769">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3323" bw="9" op_0_bw="8">
<![CDATA[
.preheader.0.preheader:2734  %tmp_12_1_cast = zext i8 %INPUT_BUNDLE_addr_10_11 to i9

]]></Node>
<StgValue><ssdm name="tmp_12_1_cast"/></StgValue>
</operation>

<operation id="6774" st_id="348" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="769">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3329" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.0.preheader:2740  %INPUT_BUNDLE_addr_11_11 = call i8 @_ssdm_op_Read.m_axi.i8P(i8* %INPUT_BUNDLE_addr_11)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_addr_11_11"/></StgValue>
</operation>

<operation id="6775" st_id="348" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="769">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3336" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:2747  %INPUT_BUNDLE_load_12_10 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_12, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_12_10"/></StgValue>
</operation>

<operation id="6776" st_id="348" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="769">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3344" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:2755  %INPUT_BUNDLE_load_13_10 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_13, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_13_10"/></StgValue>
</operation>

<operation id="6777" st_id="348" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="769">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3348" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader.0.preheader:2759  %tmp3 = add i9 %tmp_12_1_cast, %tmp_8_1_cast

]]></Node>
<StgValue><ssdm name="tmp3"/></StgValue>
</operation>

<operation id="6778" st_id="348" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="769">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3349" bw="10" op_0_bw="9">
<![CDATA[
.preheader.0.preheader:2760  %tmp3_cast = zext i9 %tmp3 to i10

]]></Node>
<StgValue><ssdm name="tmp3_cast"/></StgValue>
</operation>

<operation id="6779" st_id="348" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="769">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3350" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader.0.preheader:2761  %sum1_1 = add i10 %tmp_10_1_cast, %tmp3_cast

]]></Node>
<StgValue><ssdm name="sum1_1"/></StgValue>
</operation>

<operation id="6780" st_id="348" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="769">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3359" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:2770  %INPUT_BUNDLE_load_14_10 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_14, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_14_10"/></StgValue>
</operation>

<operation id="6781" st_id="348" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="769">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3367" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:2778  %INPUT_BUNDLE_load_15_10 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_15, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_15_10"/></StgValue>
</operation>

<operation id="6782" st_id="348" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="769">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3371" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader.0.preheader:2782  %sum5_neg_1 = sub i9 %tmp_8_1_cast, %tmp_12_1_cast

]]></Node>
<StgValue><ssdm name="sum5_neg_1"/></StgValue>
</operation>

<operation id="6783" st_id="348" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="769">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3406" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:2817  %INPUT_BUNDLE_load_16_10 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_16, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_16_10"/></StgValue>
</operation>

<operation id="6784" st_id="348" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="769">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3413" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:2824  %INPUT_BUNDLE_load_17_10 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_17, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_17_10"/></StgValue>
</operation>

<operation id="6785" st_id="348" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="769">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3421" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:2832  %INPUT_BUNDLE_load_18_10 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_18, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_18_10"/></StgValue>
</operation>
</state>

<state id="349" st_id="349">

<operation id="6786" st_id="349" stage="4" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="770">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2786" bw="1" op_0_bw="1" op_1_bw="8">
<![CDATA[
.preheader.0.preheader:2197  %OUTPUT_BUNDLE_addr_2_20 = call i1 @_ssdm_op_WriteResp.m_axi.i8P(i8* %OUTPUT_BUNDLE_addr_29)

]]></Node>
<StgValue><ssdm name="OUTPUT_BUNDLE_addr_2_20"/></StgValue>
</operation>

<operation id="6787" st_id="349" stage="3" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="770">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2876" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.0.preheader:2287  %tmp_38_21 = call double @llvm.sqrt.f64(double %tmp_37_21)

]]></Node>
<StgValue><ssdm name="tmp_38_21"/></StgValue>
</operation>

<operation id="6788" st_id="349" stage="11" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="770">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2976" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.0.preheader:2387  %tmp_38_22 = call double @llvm.sqrt.f64(double %tmp_37_22)

]]></Node>
<StgValue><ssdm name="tmp_38_22"/></StgValue>
</operation>

<operation id="6789" st_id="349" stage="19" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="770">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3076" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.0.preheader:2487  %tmp_38_23 = call double @llvm.sqrt.f64(double %tmp_37_23)

]]></Node>
<StgValue><ssdm name="tmp_38_23"/></StgValue>
</operation>

<operation id="6790" st_id="349" stage="28" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="770">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3176" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.0.preheader:2587  %tmp_38_24 = call double @llvm.sqrt.f64(double %tmp_37_24)

]]></Node>
<StgValue><ssdm name="tmp_38_24"/></StgValue>
</operation>

<operation id="6791" st_id="349" stage="4" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="770">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3284" bw="64" op_0_bw="32">
<![CDATA[
.preheader.0.preheader:2695  %tmp_29 = uitofp i32 %tmp_131 to double

]]></Node>
<StgValue><ssdm name="tmp_29"/></StgValue>
</operation>

<operation id="6792" st_id="349" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="770">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3337" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.0.preheader:2748  %INPUT_BUNDLE_addr_12_11 = call i8 @_ssdm_op_Read.m_axi.i8P(i8* %INPUT_BUNDLE_addr_12)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_addr_12_11"/></StgValue>
</operation>

<operation id="6793" st_id="349" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="770">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3344" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:2755  %INPUT_BUNDLE_load_13_10 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_13, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_13_10"/></StgValue>
</operation>

<operation id="6794" st_id="349" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="770">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3359" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:2770  %INPUT_BUNDLE_load_14_10 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_14, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_14_10"/></StgValue>
</operation>

<operation id="6795" st_id="349" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="770">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3367" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:2778  %INPUT_BUNDLE_load_15_10 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_15, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_15_10"/></StgValue>
</operation>

<operation id="6796" st_id="349" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="770">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3397" bw="21" op_0_bw="10">
<![CDATA[
.preheader.0.preheader:2808  %tmp_3_2_cast1 = zext i10 %i_1_1 to i21

]]></Node>
<StgValue><ssdm name="tmp_3_2_cast1"/></StgValue>
</operation>

<operation id="6797" st_id="349" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="770">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3406" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:2817  %INPUT_BUNDLE_load_16_10 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_16, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_16_10"/></StgValue>
</operation>

<operation id="6798" st_id="349" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="770">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3413" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:2824  %INPUT_BUNDLE_load_17_10 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_17, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_17_10"/></StgValue>
</operation>

<operation id="6799" st_id="349" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="770">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3421" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:2832  %INPUT_BUNDLE_load_18_10 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_18, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_18_10"/></StgValue>
</operation>

<operation id="6800" st_id="349" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="770">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3428" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:2839  %INPUT_BUNDLE_load_19_10 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_19, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_19_10"/></StgValue>
</operation>

<operation id="6801" st_id="349" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="770">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3432" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
.preheader.0.preheader:2843  %sum10_2 = add i21 %tmp_3_2_cast1, %tmp_15_cast

]]></Node>
<StgValue><ssdm name="sum10_2"/></StgValue>
</operation>

<operation id="6802" st_id="349" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="770">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3433" bw="32" op_0_bw="21">
<![CDATA[
.preheader.0.preheader:2844  %sum10_2_cast = zext i21 %sum10_2 to i32

]]></Node>
<StgValue><ssdm name="sum10_2_cast"/></StgValue>
</operation>

<operation id="6803" st_id="349" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="770">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3434" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.0.preheader:2845  %input2_sum20 = add i32 %sum10_2_cast, %input1006_phi

]]></Node>
<StgValue><ssdm name="input2_sum20"/></StgValue>
</operation>

<operation id="6804" st_id="349" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="770">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3435" bw="8" op_0_bw="8" op_1_bw="32">
<![CDATA[
.preheader.0.preheader:2846  %INPUT_BUNDLE_addr_20 = getelementptr i8* %INPUT_BUNDLE, i32 %input2_sum20

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_addr_20"/></StgValue>
</operation>
</state>

<state id="350" st_id="350">

<operation id="6805" st_id="350" stage="3" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="771">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2786" bw="1" op_0_bw="1" op_1_bw="8">
<![CDATA[
.preheader.0.preheader:2197  %OUTPUT_BUNDLE_addr_2_20 = call i1 @_ssdm_op_WriteResp.m_axi.i8P(i8* %OUTPUT_BUNDLE_addr_29)

]]></Node>
<StgValue><ssdm name="OUTPUT_BUNDLE_addr_2_20"/></StgValue>
</operation>

<operation id="6806" st_id="350" stage="2" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="771">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2876" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.0.preheader:2287  %tmp_38_21 = call double @llvm.sqrt.f64(double %tmp_37_21)

]]></Node>
<StgValue><ssdm name="tmp_38_21"/></StgValue>
</operation>

<operation id="6807" st_id="350" stage="10" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="771">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2976" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.0.preheader:2387  %tmp_38_22 = call double @llvm.sqrt.f64(double %tmp_37_22)

]]></Node>
<StgValue><ssdm name="tmp_38_22"/></StgValue>
</operation>

<operation id="6808" st_id="350" stage="18" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="771">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3076" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.0.preheader:2487  %tmp_38_23 = call double @llvm.sqrt.f64(double %tmp_37_23)

]]></Node>
<StgValue><ssdm name="tmp_38_23"/></StgValue>
</operation>

<operation id="6809" st_id="350" stage="27" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="771">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3176" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.0.preheader:2587  %tmp_38_24 = call double @llvm.sqrt.f64(double %tmp_37_24)

]]></Node>
<StgValue><ssdm name="tmp_38_24"/></StgValue>
</operation>

<operation id="6810" st_id="350" stage="3" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="771">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3284" bw="64" op_0_bw="32">
<![CDATA[
.preheader.0.preheader:2695  %tmp_29 = uitofp i32 %tmp_131 to double

]]></Node>
<StgValue><ssdm name="tmp_29"/></StgValue>
</operation>

<operation id="6811" st_id="350" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="771">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3345" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.0.preheader:2756  %INPUT_BUNDLE_addr_13_11 = call i8 @_ssdm_op_Read.m_axi.i8P(i8* %INPUT_BUNDLE_addr_13)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_addr_13_11"/></StgValue>
</operation>

<operation id="6812" st_id="350" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="771">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3359" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:2770  %INPUT_BUNDLE_load_14_10 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_14, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_14_10"/></StgValue>
</operation>

<operation id="6813" st_id="350" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="771">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3367" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:2778  %INPUT_BUNDLE_load_15_10 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_15, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_15_10"/></StgValue>
</operation>

<operation id="6814" st_id="350" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="771">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3406" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:2817  %INPUT_BUNDLE_load_16_10 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_16, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_16_10"/></StgValue>
</operation>

<operation id="6815" st_id="350" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="771">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3413" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:2824  %INPUT_BUNDLE_load_17_10 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_17, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_17_10"/></StgValue>
</operation>

<operation id="6816" st_id="350" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="771">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3421" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:2832  %INPUT_BUNDLE_load_18_10 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_18, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_18_10"/></StgValue>
</operation>

<operation id="6817" st_id="350" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="771">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3428" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:2839  %INPUT_BUNDLE_load_19_10 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_19, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_19_10"/></StgValue>
</operation>

<operation id="6818" st_id="350" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="771">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3436" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:2847  %INPUT_BUNDLE_load_20_10 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_20, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_20_10"/></StgValue>
</operation>
</state>

<state id="351" st_id="351">

<operation id="6819" st_id="351" stage="2" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="772">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2786" bw="1" op_0_bw="1" op_1_bw="8">
<![CDATA[
.preheader.0.preheader:2197  %OUTPUT_BUNDLE_addr_2_20 = call i1 @_ssdm_op_WriteResp.m_axi.i8P(i8* %OUTPUT_BUNDLE_addr_29)

]]></Node>
<StgValue><ssdm name="OUTPUT_BUNDLE_addr_2_20"/></StgValue>
</operation>

<operation id="6820" st_id="351" stage="1" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="772">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2876" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.0.preheader:2287  %tmp_38_21 = call double @llvm.sqrt.f64(double %tmp_37_21)

]]></Node>
<StgValue><ssdm name="tmp_38_21"/></StgValue>
</operation>

<operation id="6821" st_id="351" stage="9" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="772">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2976" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.0.preheader:2387  %tmp_38_22 = call double @llvm.sqrt.f64(double %tmp_37_22)

]]></Node>
<StgValue><ssdm name="tmp_38_22"/></StgValue>
</operation>

<operation id="6822" st_id="351" stage="17" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="772">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3076" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.0.preheader:2487  %tmp_38_23 = call double @llvm.sqrt.f64(double %tmp_37_23)

]]></Node>
<StgValue><ssdm name="tmp_38_23"/></StgValue>
</operation>

<operation id="6823" st_id="351" stage="26" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="772">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3176" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.0.preheader:2587  %tmp_38_24 = call double @llvm.sqrt.f64(double %tmp_37_24)

]]></Node>
<StgValue><ssdm name="tmp_38_24"/></StgValue>
</operation>

<operation id="6824" st_id="351" stage="2" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="772">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3284" bw="64" op_0_bw="32">
<![CDATA[
.preheader.0.preheader:2695  %tmp_29 = uitofp i32 %tmp_131 to double

]]></Node>
<StgValue><ssdm name="tmp_29"/></StgValue>
</operation>

<operation id="6825" st_id="351" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="772">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3330" bw="11" op_0_bw="8">
<![CDATA[
.preheader.0.preheader:2741  %tmp_14_1 = zext i8 %INPUT_BUNDLE_addr_11_11 to i11

]]></Node>
<StgValue><ssdm name="tmp_14_1"/></StgValue>
</operation>

<operation id="6826" st_id="351" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="772">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3331" bw="10" op_0_bw="8">
<![CDATA[
.preheader.0.preheader:2742  %tmp_14_1_cast = zext i8 %INPUT_BUNDLE_addr_11_11 to i10

]]></Node>
<StgValue><ssdm name="tmp_14_1_cast"/></StgValue>
</operation>

<operation id="6827" st_id="351" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="772">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3338" bw="9" op_0_bw="9" op_1_bw="8" op_2_bw="1">
<![CDATA[
.preheader.0.preheader:2749  %tmp_18_1 = call i9 @_ssdm_op_BitConcatenate.i9.i8.i1(i8 %INPUT_BUNDLE_addr_12_11, i1 false)

]]></Node>
<StgValue><ssdm name="tmp_18_1"/></StgValue>
</operation>

<operation id="6828" st_id="351" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="772">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3339" bw="11" op_0_bw="9">
<![CDATA[
.preheader.0.preheader:2750  %tmp_18_1_cast = zext i9 %tmp_18_1 to i11

]]></Node>
<StgValue><ssdm name="tmp_18_1_cast"/></StgValue>
</operation>

<operation id="6829" st_id="351" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="772">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3346" bw="11" op_0_bw="8">
<![CDATA[
.preheader.0.preheader:2757  %tmp_20_1 = zext i8 %INPUT_BUNDLE_addr_13_11 to i11

]]></Node>
<StgValue><ssdm name="tmp_20_1"/></StgValue>
</operation>

<operation id="6830" st_id="351" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="772">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3347" bw="10" op_0_bw="8">
<![CDATA[
.preheader.0.preheader:2758  %tmp_20_1_cast = zext i8 %INPUT_BUNDLE_addr_13_11 to i10

]]></Node>
<StgValue><ssdm name="tmp_20_1_cast"/></StgValue>
</operation>

<operation id="6831" st_id="351" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="772">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3351" bw="11" op_0_bw="10">
<![CDATA[
.preheader.0.preheader:2762  %sum1_1_cast = zext i10 %sum1_1 to i11

]]></Node>
<StgValue><ssdm name="sum1_1_cast"/></StgValue>
</operation>

<operation id="6832" st_id="351" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="772">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3352" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader.0.preheader:2763  %tmp_21_1 = sub i11 %tmp_14_1, %sum1_1_cast

]]></Node>
<StgValue><ssdm name="tmp_21_1"/></StgValue>
</operation>

<operation id="6833" st_id="351" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="772">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3353" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader.0.preheader:2764  %tmp4 = add i11 %tmp_20_1, %tmp_21_1

]]></Node>
<StgValue><ssdm name="tmp4"/></StgValue>
</operation>

<operation id="6834" st_id="351" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="772">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3354" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader.0.preheader:2765  %convulution_horizont_1 = add i11 %tmp_18_1_cast, %tmp4

]]></Node>
<StgValue><ssdm name="convulution_horizont_1"/></StgValue>
</operation>

<operation id="6835" st_id="351" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="772">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3360" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.0.preheader:2771  %INPUT_BUNDLE_addr_14_11 = call i8 @_ssdm_op_Read.m_axi.i8P(i8* %INPUT_BUNDLE_addr_14)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_addr_14_11"/></StgValue>
</operation>

<operation id="6836" st_id="351" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="772">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3367" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:2778  %INPUT_BUNDLE_load_15_10 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_15, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_15_10"/></StgValue>
</operation>

<operation id="6837" st_id="351" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="772">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3372" bw="10" op_0_bw="9">
<![CDATA[
.preheader.0.preheader:2783  %sum5_neg_1_cast = sext i9 %sum5_neg_1 to i10

]]></Node>
<StgValue><ssdm name="sum5_neg_1_cast"/></StgValue>
</operation>

<operation id="6838" st_id="351" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="772">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3373" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader.0.preheader:2784  %sum6_neg_1 = add i10 %tmp_14_1_cast, %sum5_neg_1_cast

]]></Node>
<StgValue><ssdm name="sum6_neg_1"/></StgValue>
</operation>

<operation id="6839" st_id="351" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="772">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3374" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader.0.preheader:2785  %tmp_31_1 = sub i10 %sum6_neg_1, %tmp_20_1_cast

]]></Node>
<StgValue><ssdm name="tmp_31_1"/></StgValue>
</operation>

<operation id="6840" st_id="351" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="772">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3406" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:2817  %INPUT_BUNDLE_load_16_10 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_16, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_16_10"/></StgValue>
</operation>

<operation id="6841" st_id="351" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="772">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3413" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:2824  %INPUT_BUNDLE_load_17_10 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_17, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_17_10"/></StgValue>
</operation>

<operation id="6842" st_id="351" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="772">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3421" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:2832  %INPUT_BUNDLE_load_18_10 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_18, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_18_10"/></StgValue>
</operation>

<operation id="6843" st_id="351" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="772">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3428" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:2839  %INPUT_BUNDLE_load_19_10 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_19, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_19_10"/></StgValue>
</operation>

<operation id="6844" st_id="351" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="772">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3436" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:2847  %INPUT_BUNDLE_load_20_10 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_20, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_20_10"/></StgValue>
</operation>

<operation id="6845" st_id="351" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="772">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3444" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:2855  %INPUT_BUNDLE_load_21_10 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_21, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_21_10"/></StgValue>
</operation>

<operation id="6846" st_id="351" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="772">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3455" bw="20" op_0_bw="20" op_1_bw="10" op_2_bw="10">
<![CDATA[
.preheader.0.preheader:2866  %tmp_37 = call i20 @_ssdm_op_BitConcatenate.i20.i10.i10(i10 %tmp_11, i10 %i_1_1)

]]></Node>
<StgValue><ssdm name="tmp_37"/></StgValue>
</operation>

<operation id="6847" st_id="351" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="772">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3456" bw="32" op_0_bw="20">
<![CDATA[
.preheader.0.preheader:2867  %tmp_24_2 = zext i20 %tmp_37 to i32

]]></Node>
<StgValue><ssdm name="tmp_24_2"/></StgValue>
</operation>

<operation id="6848" st_id="351" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="772">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3457" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.0.preheader:2868  %input2_sum22 = add i32 %tmp_24_2, %input1006_phi

]]></Node>
<StgValue><ssdm name="input2_sum22"/></StgValue>
</operation>

<operation id="6849" st_id="351" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="772">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3458" bw="8" op_0_bw="8" op_1_bw="32">
<![CDATA[
.preheader.0.preheader:2869  %INPUT_BUNDLE_addr_22 = getelementptr i8* %INPUT_BUNDLE, i32 %input2_sum22

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_addr_22"/></StgValue>
</operation>

<operation id="6850" st_id="351" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="772">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3463" bw="20" op_0_bw="20" op_1_bw="10" op_2_bw="10">
<![CDATA[
.preheader.0.preheader:2874  %tmp_38 = call i20 @_ssdm_op_BitConcatenate.i20.i10.i10(i10 %tmp_18, i10 %i_1_1)

]]></Node>
<StgValue><ssdm name="tmp_38"/></StgValue>
</operation>

<operation id="6851" st_id="351" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="772">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3464" bw="32" op_0_bw="20">
<![CDATA[
.preheader.0.preheader:2875  %tmp_28_2 = zext i20 %tmp_38 to i32

]]></Node>
<StgValue><ssdm name="tmp_28_2"/></StgValue>
</operation>

<operation id="6852" st_id="351" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="772">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3465" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.0.preheader:2876  %input2_sum23 = add i32 %tmp_28_2, %input1006_phi

]]></Node>
<StgValue><ssdm name="input2_sum23"/></StgValue>
</operation>

<operation id="6853" st_id="351" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="772">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3466" bw="8" op_0_bw="8" op_1_bw="32">
<![CDATA[
.preheader.0.preheader:2877  %INPUT_BUNDLE_addr_23 = getelementptr i8* %INPUT_BUNDLE, i32 %input2_sum23

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_addr_23"/></StgValue>
</operation>
</state>

<state id="352" st_id="352">

<operation id="6854" st_id="352" stage="1" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="773">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2786" bw="1" op_0_bw="1" op_1_bw="8">
<![CDATA[
.preheader.0.preheader:2197  %OUTPUT_BUNDLE_addr_2_20 = call i1 @_ssdm_op_WriteResp.m_axi.i8P(i8* %OUTPUT_BUNDLE_addr_29)

]]></Node>
<StgValue><ssdm name="OUTPUT_BUNDLE_addr_2_20"/></StgValue>
</operation>

<operation id="6855" st_id="352" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="773">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2877" bw="16" op_0_bw="16" op_1_bw="64">
<![CDATA[
.preheader.0.preheader:2288  %tmp_39_21 = call fastcc i16 @__hls_fptoui_double_(double %tmp_38_21)

]]></Node>
<StgValue><ssdm name="tmp_39_21"/></StgValue>
</operation>

<operation id="6856" st_id="352" stage="8" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="773">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2976" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.0.preheader:2387  %tmp_38_22 = call double @llvm.sqrt.f64(double %tmp_37_22)

]]></Node>
<StgValue><ssdm name="tmp_38_22"/></StgValue>
</operation>

<operation id="6857" st_id="352" stage="16" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="773">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3076" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.0.preheader:2487  %tmp_38_23 = call double @llvm.sqrt.f64(double %tmp_37_23)

]]></Node>
<StgValue><ssdm name="tmp_38_23"/></StgValue>
</operation>

<operation id="6858" st_id="352" stage="25" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="773">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3176" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.0.preheader:2587  %tmp_38_24 = call double @llvm.sqrt.f64(double %tmp_37_24)

]]></Node>
<StgValue><ssdm name="tmp_38_24"/></StgValue>
</operation>

<operation id="6859" st_id="352" stage="1" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="773">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3284" bw="64" op_0_bw="32">
<![CDATA[
.preheader.0.preheader:2695  %tmp_29 = uitofp i32 %tmp_131 to double

]]></Node>
<StgValue><ssdm name="tmp_29"/></StgValue>
</operation>

<operation id="6860" st_id="352" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="773">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3368" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.0.preheader:2779  %INPUT_BUNDLE_addr_15_11 = call i8 @_ssdm_op_Read.m_axi.i8P(i8* %INPUT_BUNDLE_addr_15)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_addr_15_11"/></StgValue>
</operation>

<operation id="6861" st_id="352" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="773">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3406" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:2817  %INPUT_BUNDLE_load_16_10 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_16, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_16_10"/></StgValue>
</operation>

<operation id="6862" st_id="352" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="773">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3413" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:2824  %INPUT_BUNDLE_load_17_10 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_17, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_17_10"/></StgValue>
</operation>

<operation id="6863" st_id="352" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="773">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3421" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:2832  %INPUT_BUNDLE_load_18_10 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_18, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_18_10"/></StgValue>
</operation>

<operation id="6864" st_id="352" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="773">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3428" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:2839  %INPUT_BUNDLE_load_19_10 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_19, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_19_10"/></StgValue>
</operation>

<operation id="6865" st_id="352" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="773">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3436" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:2847  %INPUT_BUNDLE_load_20_10 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_20, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_20_10"/></StgValue>
</operation>

<operation id="6866" st_id="352" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="773">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3444" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:2855  %INPUT_BUNDLE_load_21_10 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_21, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_21_10"/></StgValue>
</operation>

<operation id="6867" st_id="352" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="773">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3459" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:2870  %INPUT_BUNDLE_load_22_10 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_22, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_22_10"/></StgValue>
</operation>

<operation id="6868" st_id="352" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="773">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3496" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader.0.preheader:2907  %i_1_2 = add i10 29, %i_mid2

]]></Node>
<StgValue><ssdm name="i_1_2"/></StgValue>
</operation>
</state>

<state id="353" st_id="353">

<operation id="6869" st_id="353" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="774">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2877" bw="16" op_0_bw="16" op_1_bw="64">
<![CDATA[
.preheader.0.preheader:2288  %tmp_39_21 = call fastcc i16 @__hls_fptoui_double_(double %tmp_38_21)

]]></Node>
<StgValue><ssdm name="tmp_39_21"/></StgValue>
</operation>

<operation id="6870" st_id="353" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="774">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2878" bw="2" op_0_bw="2" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.0.preheader:2289  %tmp_202 = call i2 @_ssdm_op_PartSelect.i2.i16.i32.i32(i16 %tmp_39_21, i32 8, i32 9)

]]></Node>
<StgValue><ssdm name="tmp_202"/></StgValue>
</operation>

<operation id="6871" st_id="353" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="774">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2879" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader.0.preheader:2290  %icmp30 = icmp ne i2 %tmp_202, 0

]]></Node>
<StgValue><ssdm name="icmp30"/></StgValue>
</operation>

<operation id="6872" st_id="353" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="774">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2880" bw="8" op_0_bw="16">
<![CDATA[
.preheader.0.preheader:2291  %tmp_203 = trunc i16 %tmp_39_21 to i8

]]></Node>
<StgValue><ssdm name="tmp_203"/></StgValue>
</operation>

<operation id="6873" st_id="353" stage="7" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="774">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2976" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.0.preheader:2387  %tmp_38_22 = call double @llvm.sqrt.f64(double %tmp_37_22)

]]></Node>
<StgValue><ssdm name="tmp_38_22"/></StgValue>
</operation>

<operation id="6874" st_id="353" stage="15" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="774">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3076" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.0.preheader:2487  %tmp_38_23 = call double @llvm.sqrt.f64(double %tmp_37_23)

]]></Node>
<StgValue><ssdm name="tmp_38_23"/></StgValue>
</operation>

<operation id="6875" st_id="353" stage="24" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="774">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3176" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.0.preheader:2587  %tmp_38_24 = call double @llvm.sqrt.f64(double %tmp_37_24)

]]></Node>
<StgValue><ssdm name="tmp_38_24"/></StgValue>
</operation>

<operation id="6876" st_id="353" stage="31" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="774">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3285" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.0.preheader:2696  %tmp_30 = call double @llvm.sqrt.f64(double %tmp_29)

]]></Node>
<StgValue><ssdm name="tmp_30"/></StgValue>
</operation>

<operation id="6877" st_id="353" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="774">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3361" bw="9" op_0_bw="9" op_1_bw="8" op_2_bw="1">
<![CDATA[
.preheader.0.preheader:2772  %tmp_26_1 = call i9 @_ssdm_op_BitConcatenate.i9.i8.i1(i8 %INPUT_BUNDLE_addr_14_11, i1 false)

]]></Node>
<StgValue><ssdm name="tmp_26_1"/></StgValue>
</operation>

<operation id="6878" st_id="353" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="774">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3362" bw="11" op_0_bw="9">
<![CDATA[
.preheader.0.preheader:2773  %tmp_26_1_cast = zext i9 %tmp_26_1 to i11

]]></Node>
<StgValue><ssdm name="tmp_26_1_cast"/></StgValue>
</operation>

<operation id="6879" st_id="353" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="774">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3369" bw="9" op_0_bw="9" op_1_bw="8" op_2_bw="1">
<![CDATA[
.preheader.0.preheader:2780  %tmp_30_1 = call i9 @_ssdm_op_BitConcatenate.i9.i8.i1(i8 %INPUT_BUNDLE_addr_15_11, i1 false)

]]></Node>
<StgValue><ssdm name="tmp_30_1"/></StgValue>
</operation>

<operation id="6880" st_id="353" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="774">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3370" bw="11" op_0_bw="9">
<![CDATA[
.preheader.0.preheader:2781  %tmp_30_1_cast = zext i9 %tmp_30_1 to i11

]]></Node>
<StgValue><ssdm name="tmp_30_1_cast"/></StgValue>
</operation>

<operation id="6881" st_id="353" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="774">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3375" bw="11" op_0_bw="10">
<![CDATA[
.preheader.0.preheader:2786  %tmp_31_1_cast = sext i10 %tmp_31_1 to i11

]]></Node>
<StgValue><ssdm name="tmp_31_1_cast"/></StgValue>
</operation>

<operation id="6882" st_id="353" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="774">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3376" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader.0.preheader:2787  %tmp_32_1 = sub i11 %tmp_31_1_cast, %tmp_26_1_cast

]]></Node>
<StgValue><ssdm name="tmp_32_1"/></StgValue>
</operation>

<operation id="6883" st_id="353" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="774">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3377" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader.0.preheader:2788  %convulution_vertical_1 = add i11 %tmp_32_1, %tmp_30_1_cast

]]></Node>
<StgValue><ssdm name="convulution_vertical_1"/></StgValue>
</operation>

<operation id="6884" st_id="353" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="774">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3407" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.0.preheader:2818  %INPUT_BUNDLE_addr_16_11 = call i8 @_ssdm_op_Read.m_axi.i8P(i8* %INPUT_BUNDLE_addr_16)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_addr_16_11"/></StgValue>
</operation>

<operation id="6885" st_id="353" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="774">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3413" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:2824  %INPUT_BUNDLE_load_17_10 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_17, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_17_10"/></StgValue>
</operation>

<operation id="6886" st_id="353" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="774">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3421" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:2832  %INPUT_BUNDLE_load_18_10 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_18, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_18_10"/></StgValue>
</operation>

<operation id="6887" st_id="353" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="774">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3428" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:2839  %INPUT_BUNDLE_load_19_10 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_19, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_19_10"/></StgValue>
</operation>

<operation id="6888" st_id="353" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="774">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3436" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:2847  %INPUT_BUNDLE_load_20_10 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_20, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_20_10"/></StgValue>
</operation>

<operation id="6889" st_id="353" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="774">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3444" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:2855  %INPUT_BUNDLE_load_21_10 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_21, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_21_10"/></StgValue>
</operation>

<operation id="6890" st_id="353" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="774">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3459" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:2870  %INPUT_BUNDLE_load_22_10 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_22, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_22_10"/></StgValue>
</operation>

<operation id="6891" st_id="353" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="774">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3467" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:2878  %INPUT_BUNDLE_load_23_10 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_23, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_23_10"/></StgValue>
</operation>

<operation id="6892" st_id="353" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="774">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3499" bw="20" op_0_bw="20" op_1_bw="10" op_2_bw="10">
<![CDATA[
.preheader.0.preheader:2910  %tmp_19 = call i20 @_ssdm_op_BitConcatenate.i20.i10.i10(i10 %j_mid2, i10 %i_1_2)

]]></Node>
<StgValue><ssdm name="tmp_19"/></StgValue>
</operation>

<operation id="6893" st_id="353" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="774">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3500" bw="32" op_0_bw="20">
<![CDATA[
.preheader.0.preheader:2911  %tmp_6_3 = zext i20 %tmp_19 to i32

]]></Node>
<StgValue><ssdm name="tmp_6_3"/></StgValue>
</operation>

<operation id="6894" st_id="353" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="774">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3501" bw="21" op_0_bw="20">
<![CDATA[
.preheader.0.preheader:2912  %tmp_6_3_cast = zext i20 %tmp_19 to i21

]]></Node>
<StgValue><ssdm name="tmp_6_3_cast"/></StgValue>
</operation>

<operation id="6895" st_id="353" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="774">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3502" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
.preheader.0.preheader:2913  %sum2_3 = add i21 -1025, %tmp_6_3_cast

]]></Node>
<StgValue><ssdm name="sum2_3"/></StgValue>
</operation>

<operation id="6896" st_id="353" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="774">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3503" bw="32" op_0_bw="21">
<![CDATA[
.preheader.0.preheader:2914  %sum2_3_cast = sext i21 %sum2_3 to i32

]]></Node>
<StgValue><ssdm name="sum2_3_cast"/></StgValue>
</operation>

<operation id="6897" st_id="353" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="774">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3504" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.0.preheader:2915  %input2_sum24 = add i32 %sum2_3_cast, %input1006_phi

]]></Node>
<StgValue><ssdm name="input2_sum24"/></StgValue>
</operation>

<operation id="6898" st_id="353" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="774">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3505" bw="8" op_0_bw="8" op_1_bw="32">
<![CDATA[
.preheader.0.preheader:2916  %INPUT_BUNDLE_addr_24 = getelementptr i8* %INPUT_BUNDLE, i32 %input2_sum24

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_addr_24"/></StgValue>
</operation>

<operation id="6899" st_id="353" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="774">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3591" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.0.preheader:3002  %output4_sum3 = add i32 %tmp_6_3, %output1007_phi

]]></Node>
<StgValue><ssdm name="output4_sum3"/></StgValue>
</operation>

<operation id="6900" st_id="353" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="774">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3592" bw="8" op_0_bw="8" op_1_bw="32">
<![CDATA[
.preheader.0.preheader:3003  %OUTPUT_BUNDLE_addr_3 = getelementptr i8* %OUTPUT_BUNDLE, i32 %output4_sum3

]]></Node>
<StgValue><ssdm name="OUTPUT_BUNDLE_addr_3"/></StgValue>
</operation>
</state>

<state id="354" st_id="354">

<operation id="6901" st_id="354" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="775">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2881" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader.0.preheader:2292  %tmp_42_21 = select i1 %icmp30, i8 -1, i8 %tmp_203

]]></Node>
<StgValue><ssdm name="tmp_42_21"/></StgValue>
</operation>

<operation id="6902" st_id="354" stage="6" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="775">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2976" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.0.preheader:2387  %tmp_38_22 = call double @llvm.sqrt.f64(double %tmp_37_22)

]]></Node>
<StgValue><ssdm name="tmp_38_22"/></StgValue>
</operation>

<operation id="6903" st_id="354" stage="14" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="775">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3076" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.0.preheader:2487  %tmp_38_23 = call double @llvm.sqrt.f64(double %tmp_37_23)

]]></Node>
<StgValue><ssdm name="tmp_38_23"/></StgValue>
</operation>

<operation id="6904" st_id="354" stage="23" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="775">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3176" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.0.preheader:2587  %tmp_38_24 = call double @llvm.sqrt.f64(double %tmp_37_24)

]]></Node>
<StgValue><ssdm name="tmp_38_24"/></StgValue>
</operation>

<operation id="6905" st_id="354" stage="30" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="775">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3285" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.0.preheader:2696  %tmp_30 = call double @llvm.sqrt.f64(double %tmp_29)

]]></Node>
<StgValue><ssdm name="tmp_30"/></StgValue>
</operation>

<operation id="6906" st_id="354" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="775">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3380" bw="20" op_0_bw="11">
<![CDATA[
.preheader.0.preheader:2791  %tmp_35_1 = sext i11 %convulution_vertical_1 to i20

]]></Node>
<StgValue><ssdm name="tmp_35_1"/></StgValue>
</operation>

<operation id="6907" st_id="354" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="775">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3381" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.preheader.0.preheader:2792  %tmp_36_1 = mul i20 %tmp_35_1, %tmp_35_1

]]></Node>
<StgValue><ssdm name="tmp_36_1"/></StgValue>
</operation>

<operation id="6908" st_id="354" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="775">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3414" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.0.preheader:2825  %INPUT_BUNDLE_addr_17_11 = call i8 @_ssdm_op_Read.m_axi.i8P(i8* %INPUT_BUNDLE_addr_17)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_addr_17_11"/></StgValue>
</operation>

<operation id="6909" st_id="354" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="775">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3421" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:2832  %INPUT_BUNDLE_load_18_10 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_18, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_18_10"/></StgValue>
</operation>

<operation id="6910" st_id="354" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="775">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3428" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:2839  %INPUT_BUNDLE_load_19_10 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_19, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_19_10"/></StgValue>
</operation>

<operation id="6911" st_id="354" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="775">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3436" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:2847  %INPUT_BUNDLE_load_20_10 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_20, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_20_10"/></StgValue>
</operation>

<operation id="6912" st_id="354" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="775">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3444" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:2855  %INPUT_BUNDLE_load_21_10 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_21, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_21_10"/></StgValue>
</operation>

<operation id="6913" st_id="354" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="775">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3459" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:2870  %INPUT_BUNDLE_load_22_10 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_22, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_22_10"/></StgValue>
</operation>

<operation id="6914" st_id="354" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="775">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3467" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:2878  %INPUT_BUNDLE_load_23_10 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_23, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_23_10"/></StgValue>
</operation>

<operation id="6915" st_id="354" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="775">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3498" bw="20" op_0_bw="10">
<![CDATA[
.preheader.0.preheader:2909  %tmp_3_3_cast = zext i10 %i_1_2 to i20

]]></Node>
<StgValue><ssdm name="tmp_3_3_cast"/></StgValue>
</operation>

<operation id="6916" st_id="354" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="775">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3506" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:2917  %INPUT_BUNDLE_load_24_10 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_24, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_24_10"/></StgValue>
</operation>

<operation id="6917" st_id="354" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="775">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3509" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.preheader.0.preheader:2920  %sum4_3 = add i20 %tmp_3_3_cast, %tmp_9

]]></Node>
<StgValue><ssdm name="sum4_3"/></StgValue>
</operation>

<operation id="6918" st_id="354" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="775">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3510" bw="32" op_0_bw="20">
<![CDATA[
.preheader.0.preheader:2921  %sum4_3_cast = zext i20 %sum4_3 to i32

]]></Node>
<StgValue><ssdm name="sum4_3_cast"/></StgValue>
</operation>

<operation id="6919" st_id="354" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="775">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3511" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.0.preheader:2922  %input2_sum25 = add i32 %sum4_3_cast, %input1006_phi

]]></Node>
<StgValue><ssdm name="input2_sum25"/></StgValue>
</operation>

<operation id="6920" st_id="354" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="775">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3512" bw="8" op_0_bw="8" op_1_bw="32">
<![CDATA[
.preheader.0.preheader:2923  %INPUT_BUNDLE_addr_25 = getelementptr i8* %INPUT_BUNDLE, i32 %input2_sum25

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_addr_25"/></StgValue>
</operation>
</state>

<state id="355" st_id="355">

<operation id="6921" st_id="355" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="776">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2885" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8" op_3_bw="1">
<![CDATA[
.preheader.0.preheader:2296  call void @_ssdm_op_Write.m_axi.i8P(i8* %OUTPUT_BUNDLE_addr_30, i8 %tmp_42_21, i1 true)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="6922" st_id="355" stage="5" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="776">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2976" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.0.preheader:2387  %tmp_38_22 = call double @llvm.sqrt.f64(double %tmp_37_22)

]]></Node>
<StgValue><ssdm name="tmp_38_22"/></StgValue>
</operation>

<operation id="6923" st_id="355" stage="13" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="776">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3076" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.0.preheader:2487  %tmp_38_23 = call double @llvm.sqrt.f64(double %tmp_37_23)

]]></Node>
<StgValue><ssdm name="tmp_38_23"/></StgValue>
</operation>

<operation id="6924" st_id="355" stage="22" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="776">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3176" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.0.preheader:2587  %tmp_38_24 = call double @llvm.sqrt.f64(double %tmp_37_24)

]]></Node>
<StgValue><ssdm name="tmp_38_24"/></StgValue>
</operation>

<operation id="6925" st_id="355" stage="29" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="776">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3285" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.0.preheader:2696  %tmp_30 = call double @llvm.sqrt.f64(double %tmp_29)

]]></Node>
<StgValue><ssdm name="tmp_30"/></StgValue>
</operation>

<operation id="6926" st_id="355" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="776">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3378" bw="20" op_0_bw="11">
<![CDATA[
.preheader.0.preheader:2789  %tmp_33_1 = sext i11 %convulution_horizont_1 to i20

]]></Node>
<StgValue><ssdm name="tmp_33_1"/></StgValue>
</operation>

<operation id="6927" st_id="355" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="776">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3379" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.preheader.0.preheader:2790  %tmp_34_1 = mul i20 %tmp_33_1, %tmp_33_1

]]></Node>
<StgValue><ssdm name="tmp_34_1"/></StgValue>
</operation>

<operation id="6928" st_id="355" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="776">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3382" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.preheader.0.preheader:2793  %p_1 = add i20 %tmp_36_1, %tmp_34_1

]]></Node>
<StgValue><ssdm name="p_1"/></StgValue>
</operation>

<operation id="6929" st_id="355" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="776">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3422" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.0.preheader:2833  %INPUT_BUNDLE_addr_18_11 = call i8 @_ssdm_op_Read.m_axi.i8P(i8* %INPUT_BUNDLE_addr_18)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_addr_18_11"/></StgValue>
</operation>

<operation id="6930" st_id="355" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="776">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3428" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:2839  %INPUT_BUNDLE_load_19_10 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_19, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_19_10"/></StgValue>
</operation>

<operation id="6931" st_id="355" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="776">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3436" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:2847  %INPUT_BUNDLE_load_20_10 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_20, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_20_10"/></StgValue>
</operation>

<operation id="6932" st_id="355" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="776">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3444" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:2855  %INPUT_BUNDLE_load_21_10 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_21, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_21_10"/></StgValue>
</operation>

<operation id="6933" st_id="355" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="776">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3459" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:2870  %INPUT_BUNDLE_load_22_10 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_22, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_22_10"/></StgValue>
</operation>

<operation id="6934" st_id="355" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="776">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3467" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:2878  %INPUT_BUNDLE_load_23_10 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_23, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_23_10"/></StgValue>
</operation>

<operation id="6935" st_id="355" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="776">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3506" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:2917  %INPUT_BUNDLE_load_24_10 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_24, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_24_10"/></StgValue>
</operation>

<operation id="6936" st_id="355" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="776">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3513" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:2924  %INPUT_BUNDLE_load_25_10 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_25, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_25_10"/></StgValue>
</operation>

<operation id="6937" st_id="355" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="776">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3517" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
.preheader.0.preheader:2928  %sum6_3 = add i21 1023, %tmp_6_3_cast

]]></Node>
<StgValue><ssdm name="sum6_3"/></StgValue>
</operation>

<operation id="6938" st_id="355" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="776">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3518" bw="32" op_0_bw="21">
<![CDATA[
.preheader.0.preheader:2929  %sum6_3_cast = zext i21 %sum6_3 to i32

]]></Node>
<StgValue><ssdm name="sum6_3_cast"/></StgValue>
</operation>

<operation id="6939" st_id="355" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="776">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3519" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.0.preheader:2930  %input2_sum26 = add i32 %sum6_3_cast, %input1006_phi

]]></Node>
<StgValue><ssdm name="input2_sum26"/></StgValue>
</operation>

<operation id="6940" st_id="355" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="776">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3520" bw="8" op_0_bw="8" op_1_bw="32">
<![CDATA[
.preheader.0.preheader:2931  %INPUT_BUNDLE_addr_26 = getelementptr i8* %INPUT_BUNDLE, i32 %input2_sum26

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_addr_26"/></StgValue>
</operation>

<operation id="6941" st_id="355" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="776">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3524" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
.preheader.0.preheader:2935  %sum8_3 = add i21 -1023, %tmp_6_3_cast

]]></Node>
<StgValue><ssdm name="sum8_3"/></StgValue>
</operation>

<operation id="6942" st_id="355" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="776">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3525" bw="32" op_0_bw="21">
<![CDATA[
.preheader.0.preheader:2936  %sum8_3_cast = sext i21 %sum8_3 to i32

]]></Node>
<StgValue><ssdm name="sum8_3_cast"/></StgValue>
</operation>

<operation id="6943" st_id="355" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="776">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3526" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.0.preheader:2937  %input2_sum27 = add i32 %sum8_3_cast, %input1006_phi

]]></Node>
<StgValue><ssdm name="input2_sum27"/></StgValue>
</operation>

<operation id="6944" st_id="355" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="776">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3527" bw="8" op_0_bw="8" op_1_bw="32">
<![CDATA[
.preheader.0.preheader:2938  %INPUT_BUNDLE_addr_27 = getelementptr i8* %INPUT_BUNDLE, i32 %input2_sum27

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_addr_27"/></StgValue>
</operation>

<operation id="6945" st_id="355" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="776">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3540" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
.preheader.0.preheader:2951  %sum12_3 = add i21 1025, %tmp_6_3_cast

]]></Node>
<StgValue><ssdm name="sum12_3"/></StgValue>
</operation>

<operation id="6946" st_id="355" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="776">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3541" bw="32" op_0_bw="21">
<![CDATA[
.preheader.0.preheader:2952  %sum12_3_cast = zext i21 %sum12_3 to i32

]]></Node>
<StgValue><ssdm name="sum12_3_cast"/></StgValue>
</operation>

<operation id="6947" st_id="355" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="776">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3542" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.0.preheader:2953  %input2_sum29 = add i32 %sum12_3_cast, %input1006_phi

]]></Node>
<StgValue><ssdm name="input2_sum29"/></StgValue>
</operation>

<operation id="6948" st_id="355" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="776">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3543" bw="8" op_0_bw="8" op_1_bw="32">
<![CDATA[
.preheader.0.preheader:2954  %INPUT_BUNDLE_addr_29 = getelementptr i8* %INPUT_BUNDLE, i32 %input2_sum29

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_addr_29"/></StgValue>
</operation>
</state>

<state id="356" st_id="356">

<operation id="6949" st_id="356" stage="5" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="777">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2886" bw="1" op_0_bw="1" op_1_bw="8">
<![CDATA[
.preheader.0.preheader:2297  %OUTPUT_BUNDLE_addr_3_2 = call i1 @_ssdm_op_WriteResp.m_axi.i8P(i8* %OUTPUT_BUNDLE_addr_30)

]]></Node>
<StgValue><ssdm name="OUTPUT_BUNDLE_addr_3_2"/></StgValue>
</operation>

<operation id="6950" st_id="356" stage="4" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="777">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2976" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.0.preheader:2387  %tmp_38_22 = call double @llvm.sqrt.f64(double %tmp_37_22)

]]></Node>
<StgValue><ssdm name="tmp_38_22"/></StgValue>
</operation>

<operation id="6951" st_id="356" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="777">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2984" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:2395  %OUTPUT_BUNDLE_addr_3_3 = call i1 @_ssdm_op_WriteReq.m_axi.i8P(i8* %OUTPUT_BUNDLE_addr_31, i32 1)

]]></Node>
<StgValue><ssdm name="OUTPUT_BUNDLE_addr_3_3"/></StgValue>
</operation>

<operation id="6952" st_id="356" stage="12" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="777">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3076" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.0.preheader:2487  %tmp_38_23 = call double @llvm.sqrt.f64(double %tmp_37_23)

]]></Node>
<StgValue><ssdm name="tmp_38_23"/></StgValue>
</operation>

<operation id="6953" st_id="356" stage="21" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="777">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3176" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.0.preheader:2587  %tmp_38_24 = call double @llvm.sqrt.f64(double %tmp_37_24)

]]></Node>
<StgValue><ssdm name="tmp_38_24"/></StgValue>
</operation>

<operation id="6954" st_id="356" stage="28" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="777">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3285" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.0.preheader:2696  %tmp_30 = call double @llvm.sqrt.f64(double %tmp_29)

]]></Node>
<StgValue><ssdm name="tmp_30"/></StgValue>
</operation>

<operation id="6955" st_id="356" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="777">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3383" bw="32" op_0_bw="20">
<![CDATA[
.preheader.0.preheader:2794  %tmp_37_57 = zext i20 %p_1 to i32

]]></Node>
<StgValue><ssdm name="tmp_37_57"/></StgValue>
</operation>

<operation id="6956" st_id="356" stage="6" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="777">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3384" bw="64" op_0_bw="32">
<![CDATA[
.preheader.0.preheader:2795  %tmp_37_1 = uitofp i32 %tmp_37_57 to double

]]></Node>
<StgValue><ssdm name="tmp_37_1"/></StgValue>
</operation>

<operation id="6957" st_id="356" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="777">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3408" bw="9" op_0_bw="8">
<![CDATA[
.preheader.0.preheader:2819  %tmp_8_2_cast = zext i8 %INPUT_BUNDLE_addr_16_11 to i9

]]></Node>
<StgValue><ssdm name="tmp_8_2_cast"/></StgValue>
</operation>

<operation id="6958" st_id="356" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="777">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3415" bw="9" op_0_bw="9" op_1_bw="8" op_2_bw="1">
<![CDATA[
.preheader.0.preheader:2826  %tmp_10_2 = call i9 @_ssdm_op_BitConcatenate.i9.i8.i1(i8 %INPUT_BUNDLE_addr_17_11, i1 false)

]]></Node>
<StgValue><ssdm name="tmp_10_2"/></StgValue>
</operation>

<operation id="6959" st_id="356" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="777">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3416" bw="10" op_0_bw="9">
<![CDATA[
.preheader.0.preheader:2827  %tmp_10_2_cast = zext i9 %tmp_10_2 to i10

]]></Node>
<StgValue><ssdm name="tmp_10_2_cast"/></StgValue>
</operation>

<operation id="6960" st_id="356" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="777">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3423" bw="9" op_0_bw="8">
<![CDATA[
.preheader.0.preheader:2834  %tmp_12_2_cast = zext i8 %INPUT_BUNDLE_addr_18_11 to i9

]]></Node>
<StgValue><ssdm name="tmp_12_2_cast"/></StgValue>
</operation>

<operation id="6961" st_id="356" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="777">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3429" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.0.preheader:2840  %INPUT_BUNDLE_addr_19_11 = call i8 @_ssdm_op_Read.m_axi.i8P(i8* %INPUT_BUNDLE_addr_19)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_addr_19_11"/></StgValue>
</operation>

<operation id="6962" st_id="356" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="777">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3436" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:2847  %INPUT_BUNDLE_load_20_10 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_20, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_20_10"/></StgValue>
</operation>

<operation id="6963" st_id="356" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="777">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3444" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:2855  %INPUT_BUNDLE_load_21_10 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_21, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_21_10"/></StgValue>
</operation>

<operation id="6964" st_id="356" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="777">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3447" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader.0.preheader:2858  %tmp5 = add i9 %tmp_12_2_cast, %tmp_8_2_cast

]]></Node>
<StgValue><ssdm name="tmp5"/></StgValue>
</operation>

<operation id="6965" st_id="356" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="777">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3448" bw="10" op_0_bw="9">
<![CDATA[
.preheader.0.preheader:2859  %tmp5_cast = zext i9 %tmp5 to i10

]]></Node>
<StgValue><ssdm name="tmp5_cast"/></StgValue>
</operation>

<operation id="6966" st_id="356" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="777">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3449" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader.0.preheader:2860  %sum1_2 = add i10 %tmp_10_2_cast, %tmp5_cast

]]></Node>
<StgValue><ssdm name="sum1_2"/></StgValue>
</operation>

<operation id="6967" st_id="356" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="777">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3459" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:2870  %INPUT_BUNDLE_load_22_10 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_22, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_22_10"/></StgValue>
</operation>

<operation id="6968" st_id="356" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="777">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3467" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:2878  %INPUT_BUNDLE_load_23_10 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_23, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_23_10"/></StgValue>
</operation>

<operation id="6969" st_id="356" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="777">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3471" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader.0.preheader:2882  %sum5_neg_2 = sub i9 %tmp_8_2_cast, %tmp_12_2_cast

]]></Node>
<StgValue><ssdm name="sum5_neg_2"/></StgValue>
</operation>

<operation id="6970" st_id="356" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="777">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3506" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:2917  %INPUT_BUNDLE_load_24_10 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_24, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_24_10"/></StgValue>
</operation>

<operation id="6971" st_id="356" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="777">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3513" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:2924  %INPUT_BUNDLE_load_25_10 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_25, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_25_10"/></StgValue>
</operation>

<operation id="6972" st_id="356" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="777">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3521" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:2932  %INPUT_BUNDLE_load_26_10 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_26, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_26_10"/></StgValue>
</operation>
</state>

<state id="357" st_id="357">

<operation id="6973" st_id="357" stage="4" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="778">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2886" bw="1" op_0_bw="1" op_1_bw="8">
<![CDATA[
.preheader.0.preheader:2297  %OUTPUT_BUNDLE_addr_3_2 = call i1 @_ssdm_op_WriteResp.m_axi.i8P(i8* %OUTPUT_BUNDLE_addr_30)

]]></Node>
<StgValue><ssdm name="OUTPUT_BUNDLE_addr_3_2"/></StgValue>
</operation>

<operation id="6974" st_id="357" stage="3" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="778">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2976" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.0.preheader:2387  %tmp_38_22 = call double @llvm.sqrt.f64(double %tmp_37_22)

]]></Node>
<StgValue><ssdm name="tmp_38_22"/></StgValue>
</operation>

<operation id="6975" st_id="357" stage="11" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="778">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3076" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.0.preheader:2487  %tmp_38_23 = call double @llvm.sqrt.f64(double %tmp_37_23)

]]></Node>
<StgValue><ssdm name="tmp_38_23"/></StgValue>
</operation>

<operation id="6976" st_id="357" stage="20" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="778">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3176" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.0.preheader:2587  %tmp_38_24 = call double @llvm.sqrt.f64(double %tmp_37_24)

]]></Node>
<StgValue><ssdm name="tmp_38_24"/></StgValue>
</operation>

<operation id="6977" st_id="357" stage="27" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="778">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3285" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.0.preheader:2696  %tmp_30 = call double @llvm.sqrt.f64(double %tmp_29)

]]></Node>
<StgValue><ssdm name="tmp_30"/></StgValue>
</operation>

<operation id="6978" st_id="357" stage="5" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="778">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3384" bw="64" op_0_bw="32">
<![CDATA[
.preheader.0.preheader:2795  %tmp_37_1 = uitofp i32 %tmp_37_57 to double

]]></Node>
<StgValue><ssdm name="tmp_37_1"/></StgValue>
</operation>

<operation id="6979" st_id="357" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="778">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3437" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.0.preheader:2848  %INPUT_BUNDLE_addr_20_11 = call i8 @_ssdm_op_Read.m_axi.i8P(i8* %INPUT_BUNDLE_addr_20)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_addr_20_11"/></StgValue>
</operation>

<operation id="6980" st_id="357" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="778">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3444" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:2855  %INPUT_BUNDLE_load_21_10 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_21, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_21_10"/></StgValue>
</operation>

<operation id="6981" st_id="357" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="778">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3459" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:2870  %INPUT_BUNDLE_load_22_10 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_22, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_22_10"/></StgValue>
</operation>

<operation id="6982" st_id="357" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="778">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3467" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:2878  %INPUT_BUNDLE_load_23_10 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_23, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_23_10"/></StgValue>
</operation>

<operation id="6983" st_id="357" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="778">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3497" bw="21" op_0_bw="10">
<![CDATA[
.preheader.0.preheader:2908  %tmp_3_3_cast1 = zext i10 %i_1_2 to i21

]]></Node>
<StgValue><ssdm name="tmp_3_3_cast1"/></StgValue>
</operation>

<operation id="6984" st_id="357" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="778">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3506" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:2917  %INPUT_BUNDLE_load_24_10 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_24, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_24_10"/></StgValue>
</operation>

<operation id="6985" st_id="357" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="778">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3513" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:2924  %INPUT_BUNDLE_load_25_10 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_25, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_25_10"/></StgValue>
</operation>

<operation id="6986" st_id="357" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="778">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3521" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:2932  %INPUT_BUNDLE_load_26_10 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_26, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_26_10"/></StgValue>
</operation>

<operation id="6987" st_id="357" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="778">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3528" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:2939  %INPUT_BUNDLE_load_27_2 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_27, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_27_2"/></StgValue>
</operation>

<operation id="6988" st_id="357" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="778">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3532" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
.preheader.0.preheader:2943  %sum10_3 = add i21 %tmp_3_3_cast1, %tmp_15_cast

]]></Node>
<StgValue><ssdm name="sum10_3"/></StgValue>
</operation>

<operation id="6989" st_id="357" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="778">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3533" bw="32" op_0_bw="21">
<![CDATA[
.preheader.0.preheader:2944  %sum10_3_cast = zext i21 %sum10_3 to i32

]]></Node>
<StgValue><ssdm name="sum10_3_cast"/></StgValue>
</operation>

<operation id="6990" st_id="357" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="778">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3534" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.0.preheader:2945  %input2_sum28 = add i32 %sum10_3_cast, %input1006_phi

]]></Node>
<StgValue><ssdm name="input2_sum28"/></StgValue>
</operation>

<operation id="6991" st_id="357" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="778">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3535" bw="8" op_0_bw="8" op_1_bw="32">
<![CDATA[
.preheader.0.preheader:2946  %INPUT_BUNDLE_addr_28 = getelementptr i8* %INPUT_BUNDLE, i32 %input2_sum28

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_addr_28"/></StgValue>
</operation>
</state>

<state id="358" st_id="358">

<operation id="6992" st_id="358" stage="3" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="779">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2886" bw="1" op_0_bw="1" op_1_bw="8">
<![CDATA[
.preheader.0.preheader:2297  %OUTPUT_BUNDLE_addr_3_2 = call i1 @_ssdm_op_WriteResp.m_axi.i8P(i8* %OUTPUT_BUNDLE_addr_30)

]]></Node>
<StgValue><ssdm name="OUTPUT_BUNDLE_addr_3_2"/></StgValue>
</operation>

<operation id="6993" st_id="358" stage="2" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="779">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2976" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.0.preheader:2387  %tmp_38_22 = call double @llvm.sqrt.f64(double %tmp_37_22)

]]></Node>
<StgValue><ssdm name="tmp_38_22"/></StgValue>
</operation>

<operation id="6994" st_id="358" stage="10" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="779">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3076" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.0.preheader:2487  %tmp_38_23 = call double @llvm.sqrt.f64(double %tmp_37_23)

]]></Node>
<StgValue><ssdm name="tmp_38_23"/></StgValue>
</operation>

<operation id="6995" st_id="358" stage="19" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="779">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3176" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.0.preheader:2587  %tmp_38_24 = call double @llvm.sqrt.f64(double %tmp_37_24)

]]></Node>
<StgValue><ssdm name="tmp_38_24"/></StgValue>
</operation>

<operation id="6996" st_id="358" stage="26" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="779">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3285" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.0.preheader:2696  %tmp_30 = call double @llvm.sqrt.f64(double %tmp_29)

]]></Node>
<StgValue><ssdm name="tmp_30"/></StgValue>
</operation>

<operation id="6997" st_id="358" stage="4" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="779">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3384" bw="64" op_0_bw="32">
<![CDATA[
.preheader.0.preheader:2795  %tmp_37_1 = uitofp i32 %tmp_37_57 to double

]]></Node>
<StgValue><ssdm name="tmp_37_1"/></StgValue>
</operation>

<operation id="6998" st_id="358" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="779">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3445" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.0.preheader:2856  %INPUT_BUNDLE_addr_21_11 = call i8 @_ssdm_op_Read.m_axi.i8P(i8* %INPUT_BUNDLE_addr_21)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_addr_21_11"/></StgValue>
</operation>

<operation id="6999" st_id="358" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="779">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3459" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:2870  %INPUT_BUNDLE_load_22_10 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_22, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_22_10"/></StgValue>
</operation>

<operation id="7000" st_id="358" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="779">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3467" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:2878  %INPUT_BUNDLE_load_23_10 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_23, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_23_10"/></StgValue>
</operation>

<operation id="7001" st_id="358" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="779">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3506" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:2917  %INPUT_BUNDLE_load_24_10 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_24, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_24_10"/></StgValue>
</operation>

<operation id="7002" st_id="358" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="779">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3513" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:2924  %INPUT_BUNDLE_load_25_10 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_25, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_25_10"/></StgValue>
</operation>

<operation id="7003" st_id="358" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="779">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3521" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:2932  %INPUT_BUNDLE_load_26_10 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_26, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_26_10"/></StgValue>
</operation>

<operation id="7004" st_id="358" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="779">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3528" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:2939  %INPUT_BUNDLE_load_27_2 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_27, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_27_2"/></StgValue>
</operation>

<operation id="7005" st_id="358" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="779">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3536" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:2947  %INPUT_BUNDLE_load_28 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_28, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_28"/></StgValue>
</operation>
</state>

<state id="359" st_id="359">

<operation id="7006" st_id="359" stage="2" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="780">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2886" bw="1" op_0_bw="1" op_1_bw="8">
<![CDATA[
.preheader.0.preheader:2297  %OUTPUT_BUNDLE_addr_3_2 = call i1 @_ssdm_op_WriteResp.m_axi.i8P(i8* %OUTPUT_BUNDLE_addr_30)

]]></Node>
<StgValue><ssdm name="OUTPUT_BUNDLE_addr_3_2"/></StgValue>
</operation>

<operation id="7007" st_id="359" stage="1" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="780">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2976" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.0.preheader:2387  %tmp_38_22 = call double @llvm.sqrt.f64(double %tmp_37_22)

]]></Node>
<StgValue><ssdm name="tmp_38_22"/></StgValue>
</operation>

<operation id="7008" st_id="359" stage="9" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="780">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3076" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.0.preheader:2487  %tmp_38_23 = call double @llvm.sqrt.f64(double %tmp_37_23)

]]></Node>
<StgValue><ssdm name="tmp_38_23"/></StgValue>
</operation>

<operation id="7009" st_id="359" stage="18" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="780">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3176" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.0.preheader:2587  %tmp_38_24 = call double @llvm.sqrt.f64(double %tmp_37_24)

]]></Node>
<StgValue><ssdm name="tmp_38_24"/></StgValue>
</operation>

<operation id="7010" st_id="359" stage="25" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="780">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3285" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.0.preheader:2696  %tmp_30 = call double @llvm.sqrt.f64(double %tmp_29)

]]></Node>
<StgValue><ssdm name="tmp_30"/></StgValue>
</operation>

<operation id="7011" st_id="359" stage="3" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="780">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3384" bw="64" op_0_bw="32">
<![CDATA[
.preheader.0.preheader:2795  %tmp_37_1 = uitofp i32 %tmp_37_57 to double

]]></Node>
<StgValue><ssdm name="tmp_37_1"/></StgValue>
</operation>

<operation id="7012" st_id="359" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="780">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3430" bw="11" op_0_bw="8">
<![CDATA[
.preheader.0.preheader:2841  %tmp_14_2 = zext i8 %INPUT_BUNDLE_addr_19_11 to i11

]]></Node>
<StgValue><ssdm name="tmp_14_2"/></StgValue>
</operation>

<operation id="7013" st_id="359" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="780">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3431" bw="10" op_0_bw="8">
<![CDATA[
.preheader.0.preheader:2842  %tmp_14_2_cast = zext i8 %INPUT_BUNDLE_addr_19_11 to i10

]]></Node>
<StgValue><ssdm name="tmp_14_2_cast"/></StgValue>
</operation>

<operation id="7014" st_id="359" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="780">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3438" bw="9" op_0_bw="9" op_1_bw="8" op_2_bw="1">
<![CDATA[
.preheader.0.preheader:2849  %tmp_18_2 = call i9 @_ssdm_op_BitConcatenate.i9.i8.i1(i8 %INPUT_BUNDLE_addr_20_11, i1 false)

]]></Node>
<StgValue><ssdm name="tmp_18_2"/></StgValue>
</operation>

<operation id="7015" st_id="359" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="780">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3439" bw="10" op_0_bw="9">
<![CDATA[
.preheader.0.preheader:2850  %tmp_18_2_cast = zext i9 %tmp_18_2 to i10

]]></Node>
<StgValue><ssdm name="tmp_18_2_cast"/></StgValue>
</operation>

<operation id="7016" st_id="359" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="780">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3446" bw="10" op_0_bw="8">
<![CDATA[
.preheader.0.preheader:2857  %tmp_20_2_cast = zext i8 %INPUT_BUNDLE_addr_21_11 to i10

]]></Node>
<StgValue><ssdm name="tmp_20_2_cast"/></StgValue>
</operation>

<operation id="7017" st_id="359" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="780">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3450" bw="11" op_0_bw="10">
<![CDATA[
.preheader.0.preheader:2861  %sum1_2_cast = zext i10 %sum1_2 to i11

]]></Node>
<StgValue><ssdm name="sum1_2_cast"/></StgValue>
</operation>

<operation id="7018" st_id="359" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="780">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3451" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader.0.preheader:2862  %tmp_21_2 = sub i11 %tmp_14_2, %sum1_2_cast

]]></Node>
<StgValue><ssdm name="tmp_21_2"/></StgValue>
</operation>

<operation id="7019" st_id="359" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="780">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3452" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader.0.preheader:2863  %tmp6 = add i10 %tmp_20_2_cast, %tmp_18_2_cast

]]></Node>
<StgValue><ssdm name="tmp6"/></StgValue>
</operation>

<operation id="7020" st_id="359" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="780">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3453" bw="11" op_0_bw="10">
<![CDATA[
.preheader.0.preheader:2864  %tmp6_cast = zext i10 %tmp6 to i11

]]></Node>
<StgValue><ssdm name="tmp6_cast"/></StgValue>
</operation>

<operation id="7021" st_id="359" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="780">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3454" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader.0.preheader:2865  %convulution_horizont_2 = add i11 %tmp_21_2, %tmp6_cast

]]></Node>
<StgValue><ssdm name="convulution_horizont_2"/></StgValue>
</operation>

<operation id="7022" st_id="359" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="780">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3460" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.0.preheader:2871  %INPUT_BUNDLE_addr_22_11 = call i8 @_ssdm_op_Read.m_axi.i8P(i8* %INPUT_BUNDLE_addr_22)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_addr_22_11"/></StgValue>
</operation>

<operation id="7023" st_id="359" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="780">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3467" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:2878  %INPUT_BUNDLE_load_23_10 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_23, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_23_10"/></StgValue>
</operation>

<operation id="7024" st_id="359" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="780">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3472" bw="10" op_0_bw="9">
<![CDATA[
.preheader.0.preheader:2883  %sum5_neg_2_cast = sext i9 %sum5_neg_2 to i10

]]></Node>
<StgValue><ssdm name="sum5_neg_2_cast"/></StgValue>
</operation>

<operation id="7025" st_id="359" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="780">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3473" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader.0.preheader:2884  %sum6_neg_2 = add i10 %tmp_14_2_cast, %sum5_neg_2_cast

]]></Node>
<StgValue><ssdm name="sum6_neg_2"/></StgValue>
</operation>

<operation id="7026" st_id="359" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="780">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3474" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader.0.preheader:2885  %tmp_31_2 = sub i10 %sum6_neg_2, %tmp_20_2_cast

]]></Node>
<StgValue><ssdm name="tmp_31_2"/></StgValue>
</operation>

<operation id="7027" st_id="359" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="780">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3506" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:2917  %INPUT_BUNDLE_load_24_10 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_24, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_24_10"/></StgValue>
</operation>

<operation id="7028" st_id="359" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="780">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3513" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:2924  %INPUT_BUNDLE_load_25_10 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_25, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_25_10"/></StgValue>
</operation>

<operation id="7029" st_id="359" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="780">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3521" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:2932  %INPUT_BUNDLE_load_26_10 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_26, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_26_10"/></StgValue>
</operation>

<operation id="7030" st_id="359" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="780">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3528" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:2939  %INPUT_BUNDLE_load_27_2 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_27, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_27_2"/></StgValue>
</operation>

<operation id="7031" st_id="359" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="780">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3536" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:2947  %INPUT_BUNDLE_load_28 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_28, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_28"/></StgValue>
</operation>

<operation id="7032" st_id="359" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="780">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3544" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:2955  %INPUT_BUNDLE_load_29 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_29, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_29"/></StgValue>
</operation>

<operation id="7033" st_id="359" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="780">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3555" bw="20" op_0_bw="20" op_1_bw="10" op_2_bw="10">
<![CDATA[
.preheader.0.preheader:2966  %tmp_39 = call i20 @_ssdm_op_BitConcatenate.i20.i10.i10(i10 %tmp_11, i10 %i_1_2)

]]></Node>
<StgValue><ssdm name="tmp_39"/></StgValue>
</operation>

<operation id="7034" st_id="359" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="780">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3556" bw="32" op_0_bw="20">
<![CDATA[
.preheader.0.preheader:2967  %tmp_24_3 = zext i20 %tmp_39 to i32

]]></Node>
<StgValue><ssdm name="tmp_24_3"/></StgValue>
</operation>

<operation id="7035" st_id="359" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="780">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3557" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.0.preheader:2968  %input2_sum30 = add i32 %tmp_24_3, %input1006_phi

]]></Node>
<StgValue><ssdm name="input2_sum30"/></StgValue>
</operation>

<operation id="7036" st_id="359" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="780">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3558" bw="8" op_0_bw="8" op_1_bw="32">
<![CDATA[
.preheader.0.preheader:2969  %INPUT_BUNDLE_addr_30 = getelementptr i8* %INPUT_BUNDLE, i32 %input2_sum30

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_addr_30"/></StgValue>
</operation>

<operation id="7037" st_id="359" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="780">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3563" bw="20" op_0_bw="20" op_1_bw="10" op_2_bw="10">
<![CDATA[
.preheader.0.preheader:2974  %tmp_40 = call i20 @_ssdm_op_BitConcatenate.i20.i10.i10(i10 %tmp_18, i10 %i_1_2)

]]></Node>
<StgValue><ssdm name="tmp_40"/></StgValue>
</operation>

<operation id="7038" st_id="359" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="780">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3564" bw="32" op_0_bw="20">
<![CDATA[
.preheader.0.preheader:2975  %tmp_28_3 = zext i20 %tmp_40 to i32

]]></Node>
<StgValue><ssdm name="tmp_28_3"/></StgValue>
</operation>

<operation id="7039" st_id="359" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="780">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3565" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.0.preheader:2976  %input2_sum31 = add i32 %tmp_28_3, %input1006_phi

]]></Node>
<StgValue><ssdm name="input2_sum31"/></StgValue>
</operation>

<operation id="7040" st_id="359" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="780">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3566" bw="8" op_0_bw="8" op_1_bw="32">
<![CDATA[
.preheader.0.preheader:2977  %INPUT_BUNDLE_addr_31 = getelementptr i8* %INPUT_BUNDLE, i32 %input2_sum31

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_addr_31"/></StgValue>
</operation>
</state>

<state id="360" st_id="360">

<operation id="7041" st_id="360" stage="1" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="781">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2886" bw="1" op_0_bw="1" op_1_bw="8">
<![CDATA[
.preheader.0.preheader:2297  %OUTPUT_BUNDLE_addr_3_2 = call i1 @_ssdm_op_WriteResp.m_axi.i8P(i8* %OUTPUT_BUNDLE_addr_30)

]]></Node>
<StgValue><ssdm name="OUTPUT_BUNDLE_addr_3_2"/></StgValue>
</operation>

<operation id="7042" st_id="360" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="781">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2977" bw="16" op_0_bw="16" op_1_bw="64">
<![CDATA[
.preheader.0.preheader:2388  %tmp_39_22 = call fastcc i16 @__hls_fptoui_double_(double %tmp_38_22)

]]></Node>
<StgValue><ssdm name="tmp_39_22"/></StgValue>
</operation>

<operation id="7043" st_id="360" stage="8" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="781">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3076" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.0.preheader:2487  %tmp_38_23 = call double @llvm.sqrt.f64(double %tmp_37_23)

]]></Node>
<StgValue><ssdm name="tmp_38_23"/></StgValue>
</operation>

<operation id="7044" st_id="360" stage="17" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="781">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3176" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.0.preheader:2587  %tmp_38_24 = call double @llvm.sqrt.f64(double %tmp_37_24)

]]></Node>
<StgValue><ssdm name="tmp_38_24"/></StgValue>
</operation>

<operation id="7045" st_id="360" stage="24" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="781">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3285" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.0.preheader:2696  %tmp_30 = call double @llvm.sqrt.f64(double %tmp_29)

]]></Node>
<StgValue><ssdm name="tmp_30"/></StgValue>
</operation>

<operation id="7046" st_id="360" stage="2" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="781">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3384" bw="64" op_0_bw="32">
<![CDATA[
.preheader.0.preheader:2795  %tmp_37_1 = uitofp i32 %tmp_37_57 to double

]]></Node>
<StgValue><ssdm name="tmp_37_1"/></StgValue>
</operation>

<operation id="7047" st_id="360" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="781">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3468" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.0.preheader:2879  %INPUT_BUNDLE_addr_23_11 = call i8 @_ssdm_op_Read.m_axi.i8P(i8* %INPUT_BUNDLE_addr_23)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_addr_23_11"/></StgValue>
</operation>

<operation id="7048" st_id="360" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="781">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3506" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:2917  %INPUT_BUNDLE_load_24_10 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_24, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_24_10"/></StgValue>
</operation>

<operation id="7049" st_id="360" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="781">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3513" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:2924  %INPUT_BUNDLE_load_25_10 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_25, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_25_10"/></StgValue>
</operation>

<operation id="7050" st_id="360" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="781">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3521" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:2932  %INPUT_BUNDLE_load_26_10 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_26, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_26_10"/></StgValue>
</operation>

<operation id="7051" st_id="360" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="781">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3528" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:2939  %INPUT_BUNDLE_load_27_2 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_27, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_27_2"/></StgValue>
</operation>

<operation id="7052" st_id="360" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="781">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3536" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:2947  %INPUT_BUNDLE_load_28 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_28, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_28"/></StgValue>
</operation>

<operation id="7053" st_id="360" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="781">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3544" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:2955  %INPUT_BUNDLE_load_29 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_29, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_29"/></StgValue>
</operation>

<operation id="7054" st_id="360" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="781">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3559" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:2970  %INPUT_BUNDLE_load_30 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_30, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_30"/></StgValue>
</operation>

<operation id="7055" st_id="360" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="781">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3596" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader.0.preheader:3007  %i_1_3 = add i10 30, %i_mid2

]]></Node>
<StgValue><ssdm name="i_1_3"/></StgValue>
</operation>
</state>

<state id="361" st_id="361">

<operation id="7056" st_id="361" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="782">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2977" bw="16" op_0_bw="16" op_1_bw="64">
<![CDATA[
.preheader.0.preheader:2388  %tmp_39_22 = call fastcc i16 @__hls_fptoui_double_(double %tmp_38_22)

]]></Node>
<StgValue><ssdm name="tmp_39_22"/></StgValue>
</operation>

<operation id="7057" st_id="361" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="782">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2978" bw="2" op_0_bw="2" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.0.preheader:2389  %tmp_204 = call i2 @_ssdm_op_PartSelect.i2.i16.i32.i32(i16 %tmp_39_22, i32 8, i32 9)

]]></Node>
<StgValue><ssdm name="tmp_204"/></StgValue>
</operation>

<operation id="7058" st_id="361" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="782">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2979" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader.0.preheader:2390  %icmp31 = icmp ne i2 %tmp_204, 0

]]></Node>
<StgValue><ssdm name="icmp31"/></StgValue>
</operation>

<operation id="7059" st_id="361" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="782">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2980" bw="8" op_0_bw="16">
<![CDATA[
.preheader.0.preheader:2391  %tmp_205 = trunc i16 %tmp_39_22 to i8

]]></Node>
<StgValue><ssdm name="tmp_205"/></StgValue>
</operation>

<operation id="7060" st_id="361" stage="7" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="782">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3076" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.0.preheader:2487  %tmp_38_23 = call double @llvm.sqrt.f64(double %tmp_37_23)

]]></Node>
<StgValue><ssdm name="tmp_38_23"/></StgValue>
</operation>

<operation id="7061" st_id="361" stage="16" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="782">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3176" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.0.preheader:2587  %tmp_38_24 = call double @llvm.sqrt.f64(double %tmp_37_24)

]]></Node>
<StgValue><ssdm name="tmp_38_24"/></StgValue>
</operation>

<operation id="7062" st_id="361" stage="23" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="782">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3285" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.0.preheader:2696  %tmp_30 = call double @llvm.sqrt.f64(double %tmp_29)

]]></Node>
<StgValue><ssdm name="tmp_30"/></StgValue>
</operation>

<operation id="7063" st_id="361" stage="1" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="782">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3384" bw="64" op_0_bw="32">
<![CDATA[
.preheader.0.preheader:2795  %tmp_37_1 = uitofp i32 %tmp_37_57 to double

]]></Node>
<StgValue><ssdm name="tmp_37_1"/></StgValue>
</operation>

<operation id="7064" st_id="361" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="782">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3461" bw="9" op_0_bw="9" op_1_bw="8" op_2_bw="1">
<![CDATA[
.preheader.0.preheader:2872  %tmp_26_2 = call i9 @_ssdm_op_BitConcatenate.i9.i8.i1(i8 %INPUT_BUNDLE_addr_22_11, i1 false)

]]></Node>
<StgValue><ssdm name="tmp_26_2"/></StgValue>
</operation>

<operation id="7065" st_id="361" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="782">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3462" bw="11" op_0_bw="9">
<![CDATA[
.preheader.0.preheader:2873  %tmp_26_2_cast = zext i9 %tmp_26_2 to i11

]]></Node>
<StgValue><ssdm name="tmp_26_2_cast"/></StgValue>
</operation>

<operation id="7066" st_id="361" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="782">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3469" bw="9" op_0_bw="9" op_1_bw="8" op_2_bw="1">
<![CDATA[
.preheader.0.preheader:2880  %tmp_30_2 = call i9 @_ssdm_op_BitConcatenate.i9.i8.i1(i8 %INPUT_BUNDLE_addr_23_11, i1 false)

]]></Node>
<StgValue><ssdm name="tmp_30_2"/></StgValue>
</operation>

<operation id="7067" st_id="361" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="782">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3470" bw="11" op_0_bw="9">
<![CDATA[
.preheader.0.preheader:2881  %tmp_30_2_cast = zext i9 %tmp_30_2 to i11

]]></Node>
<StgValue><ssdm name="tmp_30_2_cast"/></StgValue>
</operation>

<operation id="7068" st_id="361" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="782">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3475" bw="11" op_0_bw="10">
<![CDATA[
.preheader.0.preheader:2886  %tmp_31_2_cast = sext i10 %tmp_31_2 to i11

]]></Node>
<StgValue><ssdm name="tmp_31_2_cast"/></StgValue>
</operation>

<operation id="7069" st_id="361" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="782">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3476" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader.0.preheader:2887  %tmp_32_2 = sub i11 %tmp_31_2_cast, %tmp_26_2_cast

]]></Node>
<StgValue><ssdm name="tmp_32_2"/></StgValue>
</operation>

<operation id="7070" st_id="361" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="782">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3477" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader.0.preheader:2888  %convulution_vertical_2 = add i11 %tmp_30_2_cast, %tmp_32_2

]]></Node>
<StgValue><ssdm name="convulution_vertical_2"/></StgValue>
</operation>

<operation id="7071" st_id="361" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="782">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3478" bw="20" op_0_bw="11">
<![CDATA[
.preheader.0.preheader:2889  %tmp_33_2 = sext i11 %convulution_horizont_2 to i20

]]></Node>
<StgValue><ssdm name="tmp_33_2"/></StgValue>
</operation>

<operation id="7072" st_id="361" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="782">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3479" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.preheader.0.preheader:2890  %tmp_34_2 = mul i20 %tmp_33_2, %tmp_33_2

]]></Node>
<StgValue><ssdm name="tmp_34_2"/></StgValue>
</operation>

<operation id="7073" st_id="361" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="782">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3507" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.0.preheader:2918  %INPUT_BUNDLE_addr_24_11 = call i8 @_ssdm_op_Read.m_axi.i8P(i8* %INPUT_BUNDLE_addr_24)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_addr_24_11"/></StgValue>
</operation>

<operation id="7074" st_id="361" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="782">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3513" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:2924  %INPUT_BUNDLE_load_25_10 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_25, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_25_10"/></StgValue>
</operation>

<operation id="7075" st_id="361" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="782">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3521" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:2932  %INPUT_BUNDLE_load_26_10 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_26, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_26_10"/></StgValue>
</operation>

<operation id="7076" st_id="361" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="782">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3528" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:2939  %INPUT_BUNDLE_load_27_2 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_27, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_27_2"/></StgValue>
</operation>

<operation id="7077" st_id="361" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="782">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3536" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:2947  %INPUT_BUNDLE_load_28 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_28, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_28"/></StgValue>
</operation>

<operation id="7078" st_id="361" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="782">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3544" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:2955  %INPUT_BUNDLE_load_29 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_29, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_29"/></StgValue>
</operation>

<operation id="7079" st_id="361" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="782">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3559" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:2970  %INPUT_BUNDLE_load_30 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_30, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_30"/></StgValue>
</operation>

<operation id="7080" st_id="361" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="782">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3567" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:2978  %INPUT_BUNDLE_load_31 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_31, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_31"/></StgValue>
</operation>

<operation id="7081" st_id="361" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="782">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3599" bw="20" op_0_bw="20" op_1_bw="10" op_2_bw="10">
<![CDATA[
.preheader.0.preheader:3010  %tmp_41 = call i20 @_ssdm_op_BitConcatenate.i20.i10.i10(i10 %j_mid2, i10 %i_1_3)

]]></Node>
<StgValue><ssdm name="tmp_41"/></StgValue>
</operation>

<operation id="7082" st_id="361" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="782">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3600" bw="32" op_0_bw="20">
<![CDATA[
.preheader.0.preheader:3011  %tmp_6_4 = zext i20 %tmp_41 to i32

]]></Node>
<StgValue><ssdm name="tmp_6_4"/></StgValue>
</operation>

<operation id="7083" st_id="361" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="782">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3601" bw="21" op_0_bw="20">
<![CDATA[
.preheader.0.preheader:3012  %tmp_6_4_cast = zext i20 %tmp_41 to i21

]]></Node>
<StgValue><ssdm name="tmp_6_4_cast"/></StgValue>
</operation>

<operation id="7084" st_id="361" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="782">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3602" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
.preheader.0.preheader:3013  %sum2_4 = add i21 -1025, %tmp_6_4_cast

]]></Node>
<StgValue><ssdm name="sum2_4"/></StgValue>
</operation>

<operation id="7085" st_id="361" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="782">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3603" bw="32" op_0_bw="21">
<![CDATA[
.preheader.0.preheader:3014  %sum2_4_cast = sext i21 %sum2_4 to i32

]]></Node>
<StgValue><ssdm name="sum2_4_cast"/></StgValue>
</operation>

<operation id="7086" st_id="361" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="782">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3604" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.0.preheader:3015  %input2_sum32 = add i32 %sum2_4_cast, %input1006_phi

]]></Node>
<StgValue><ssdm name="input2_sum32"/></StgValue>
</operation>

<operation id="7087" st_id="361" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="782">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3605" bw="8" op_0_bw="8" op_1_bw="32">
<![CDATA[
.preheader.0.preheader:3016  %INPUT_BUNDLE_addr_32 = getelementptr i8* %INPUT_BUNDLE, i32 %input2_sum32

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_addr_32"/></StgValue>
</operation>

<operation id="7088" st_id="361" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="782">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3691" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.0.preheader:3102  %output4_sum4 = add i32 %tmp_6_4, %output1007_phi

]]></Node>
<StgValue><ssdm name="output4_sum4"/></StgValue>
</operation>

<operation id="7089" st_id="361" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="782">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3692" bw="8" op_0_bw="8" op_1_bw="32">
<![CDATA[
.preheader.0.preheader:3103  %OUTPUT_BUNDLE_addr_4 = getelementptr i8* %OUTPUT_BUNDLE, i32 %output4_sum4

]]></Node>
<StgValue><ssdm name="OUTPUT_BUNDLE_addr_4"/></StgValue>
</operation>
</state>

<state id="362" st_id="362">

<operation id="7090" st_id="362" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="783">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2981" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader.0.preheader:2392  %tmp_42_22 = select i1 %icmp31, i8 -1, i8 %tmp_205

]]></Node>
<StgValue><ssdm name="tmp_42_22"/></StgValue>
</operation>

<operation id="7091" st_id="362" stage="6" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="783">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3076" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.0.preheader:2487  %tmp_38_23 = call double @llvm.sqrt.f64(double %tmp_37_23)

]]></Node>
<StgValue><ssdm name="tmp_38_23"/></StgValue>
</operation>

<operation id="7092" st_id="362" stage="15" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="783">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3176" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.0.preheader:2587  %tmp_38_24 = call double @llvm.sqrt.f64(double %tmp_37_24)

]]></Node>
<StgValue><ssdm name="tmp_38_24"/></StgValue>
</operation>

<operation id="7093" st_id="362" stage="22" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="783">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3285" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.0.preheader:2696  %tmp_30 = call double @llvm.sqrt.f64(double %tmp_29)

]]></Node>
<StgValue><ssdm name="tmp_30"/></StgValue>
</operation>

<operation id="7094" st_id="362" stage="31" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="783">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3385" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.0.preheader:2796  %tmp_38_1 = call double @llvm.sqrt.f64(double %tmp_37_1)

]]></Node>
<StgValue><ssdm name="tmp_38_1"/></StgValue>
</operation>

<operation id="7095" st_id="362" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="783">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3480" bw="20" op_0_bw="11">
<![CDATA[
.preheader.0.preheader:2891  %tmp_35_2 = sext i11 %convulution_vertical_2 to i20

]]></Node>
<StgValue><ssdm name="tmp_35_2"/></StgValue>
</operation>

<operation id="7096" st_id="362" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="783">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3481" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.preheader.0.preheader:2892  %tmp_36_2 = mul i20 %tmp_35_2, %tmp_35_2

]]></Node>
<StgValue><ssdm name="tmp_36_2"/></StgValue>
</operation>

<operation id="7097" st_id="362" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="783">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3482" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.preheader.0.preheader:2893  %p_2 = add i20 %tmp_34_2, %tmp_36_2

]]></Node>
<StgValue><ssdm name="p_2"/></StgValue>
</operation>

<operation id="7098" st_id="362" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="783">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3514" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.0.preheader:2925  %INPUT_BUNDLE_addr_25_11 = call i8 @_ssdm_op_Read.m_axi.i8P(i8* %INPUT_BUNDLE_addr_25)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_addr_25_11"/></StgValue>
</operation>

<operation id="7099" st_id="362" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="783">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3521" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:2932  %INPUT_BUNDLE_load_26_10 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_26, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_26_10"/></StgValue>
</operation>

<operation id="7100" st_id="362" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="783">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3528" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:2939  %INPUT_BUNDLE_load_27_2 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_27, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_27_2"/></StgValue>
</operation>

<operation id="7101" st_id="362" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="783">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3536" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:2947  %INPUT_BUNDLE_load_28 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_28, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_28"/></StgValue>
</operation>

<operation id="7102" st_id="362" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="783">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3544" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:2955  %INPUT_BUNDLE_load_29 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_29, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_29"/></StgValue>
</operation>

<operation id="7103" st_id="362" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="783">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3559" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:2970  %INPUT_BUNDLE_load_30 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_30, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_30"/></StgValue>
</operation>

<operation id="7104" st_id="362" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="783">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3567" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:2978  %INPUT_BUNDLE_load_31 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_31, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_31"/></StgValue>
</operation>

<operation id="7105" st_id="362" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="783">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3598" bw="20" op_0_bw="10">
<![CDATA[
.preheader.0.preheader:3009  %tmp_3_4_cast = zext i10 %i_1_3 to i20

]]></Node>
<StgValue><ssdm name="tmp_3_4_cast"/></StgValue>
</operation>

<operation id="7106" st_id="362" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="783">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3606" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:3017  %INPUT_BUNDLE_load_32 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_32, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_32"/></StgValue>
</operation>

<operation id="7107" st_id="362" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="783">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3609" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.preheader.0.preheader:3020  %sum4_4 = add i20 %tmp_3_4_cast, %tmp_9

]]></Node>
<StgValue><ssdm name="sum4_4"/></StgValue>
</operation>

<operation id="7108" st_id="362" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="783">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3610" bw="32" op_0_bw="20">
<![CDATA[
.preheader.0.preheader:3021  %sum4_4_cast = zext i20 %sum4_4 to i32

]]></Node>
<StgValue><ssdm name="sum4_4_cast"/></StgValue>
</operation>

<operation id="7109" st_id="362" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="783">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3611" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.0.preheader:3022  %input2_sum33 = add i32 %sum4_4_cast, %input1006_phi

]]></Node>
<StgValue><ssdm name="input2_sum33"/></StgValue>
</operation>

<operation id="7110" st_id="362" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="783">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3612" bw="8" op_0_bw="8" op_1_bw="32">
<![CDATA[
.preheader.0.preheader:3023  %INPUT_BUNDLE_addr_33 = getelementptr i8* %INPUT_BUNDLE, i32 %input2_sum33

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_addr_33"/></StgValue>
</operation>
</state>

<state id="363" st_id="363">

<operation id="7111" st_id="363" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="784">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2985" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8" op_3_bw="1">
<![CDATA[
.preheader.0.preheader:2396  call void @_ssdm_op_Write.m_axi.i8P(i8* %OUTPUT_BUNDLE_addr_31, i8 %tmp_42_22, i1 true)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="7112" st_id="363" stage="5" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="784">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3076" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.0.preheader:2487  %tmp_38_23 = call double @llvm.sqrt.f64(double %tmp_37_23)

]]></Node>
<StgValue><ssdm name="tmp_38_23"/></StgValue>
</operation>

<operation id="7113" st_id="363" stage="14" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="784">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3176" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.0.preheader:2587  %tmp_38_24 = call double @llvm.sqrt.f64(double %tmp_37_24)

]]></Node>
<StgValue><ssdm name="tmp_38_24"/></StgValue>
</operation>

<operation id="7114" st_id="363" stage="21" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="784">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3285" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.0.preheader:2696  %tmp_30 = call double @llvm.sqrt.f64(double %tmp_29)

]]></Node>
<StgValue><ssdm name="tmp_30"/></StgValue>
</operation>

<operation id="7115" st_id="363" stage="30" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="784">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3385" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.0.preheader:2796  %tmp_38_1 = call double @llvm.sqrt.f64(double %tmp_37_1)

]]></Node>
<StgValue><ssdm name="tmp_38_1"/></StgValue>
</operation>

<operation id="7116" st_id="363" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="784">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3483" bw="32" op_0_bw="20">
<![CDATA[
.preheader.0.preheader:2894  %tmp_37_58 = zext i20 %p_2 to i32

]]></Node>
<StgValue><ssdm name="tmp_37_58"/></StgValue>
</operation>

<operation id="7117" st_id="363" stage="6" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="784">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3484" bw="64" op_0_bw="32">
<![CDATA[
.preheader.0.preheader:2895  %tmp_37_2 = uitofp i32 %tmp_37_58 to double

]]></Node>
<StgValue><ssdm name="tmp_37_2"/></StgValue>
</operation>

<operation id="7118" st_id="363" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="784">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3522" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.0.preheader:2933  %INPUT_BUNDLE_addr_26_11 = call i8 @_ssdm_op_Read.m_axi.i8P(i8* %INPUT_BUNDLE_addr_26)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_addr_26_11"/></StgValue>
</operation>

<operation id="7119" st_id="363" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="784">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3528" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:2939  %INPUT_BUNDLE_load_27_2 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_27, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_27_2"/></StgValue>
</operation>

<operation id="7120" st_id="363" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="784">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3536" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:2947  %INPUT_BUNDLE_load_28 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_28, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_28"/></StgValue>
</operation>

<operation id="7121" st_id="363" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="784">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3544" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:2955  %INPUT_BUNDLE_load_29 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_29, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_29"/></StgValue>
</operation>

<operation id="7122" st_id="363" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="784">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3559" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:2970  %INPUT_BUNDLE_load_30 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_30, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_30"/></StgValue>
</operation>

<operation id="7123" st_id="363" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="784">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3567" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:2978  %INPUT_BUNDLE_load_31 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_31, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_31"/></StgValue>
</operation>

<operation id="7124" st_id="363" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="784">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3606" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:3017  %INPUT_BUNDLE_load_32 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_32, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_32"/></StgValue>
</operation>

<operation id="7125" st_id="363" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="784">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3613" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:3024  %INPUT_BUNDLE_load_33 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_33, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_33"/></StgValue>
</operation>

<operation id="7126" st_id="363" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="784">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3617" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
.preheader.0.preheader:3028  %sum6_4 = add i21 1023, %tmp_6_4_cast

]]></Node>
<StgValue><ssdm name="sum6_4"/></StgValue>
</operation>

<operation id="7127" st_id="363" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="784">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3618" bw="32" op_0_bw="21">
<![CDATA[
.preheader.0.preheader:3029  %sum6_4_cast = zext i21 %sum6_4 to i32

]]></Node>
<StgValue><ssdm name="sum6_4_cast"/></StgValue>
</operation>

<operation id="7128" st_id="363" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="784">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3619" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.0.preheader:3030  %input2_sum34 = add i32 %sum6_4_cast, %input1006_phi

]]></Node>
<StgValue><ssdm name="input2_sum34"/></StgValue>
</operation>

<operation id="7129" st_id="363" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="784">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3620" bw="8" op_0_bw="8" op_1_bw="32">
<![CDATA[
.preheader.0.preheader:3031  %INPUT_BUNDLE_addr_34 = getelementptr i8* %INPUT_BUNDLE, i32 %input2_sum34

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_addr_34"/></StgValue>
</operation>

<operation id="7130" st_id="363" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="784">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3624" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
.preheader.0.preheader:3035  %sum8_4 = add i21 -1023, %tmp_6_4_cast

]]></Node>
<StgValue><ssdm name="sum8_4"/></StgValue>
</operation>

<operation id="7131" st_id="363" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="784">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3625" bw="32" op_0_bw="21">
<![CDATA[
.preheader.0.preheader:3036  %sum8_4_cast = sext i21 %sum8_4 to i32

]]></Node>
<StgValue><ssdm name="sum8_4_cast"/></StgValue>
</operation>

<operation id="7132" st_id="363" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="784">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3626" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.0.preheader:3037  %input2_sum35 = add i32 %sum8_4_cast, %input1006_phi

]]></Node>
<StgValue><ssdm name="input2_sum35"/></StgValue>
</operation>

<operation id="7133" st_id="363" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="784">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3627" bw="8" op_0_bw="8" op_1_bw="32">
<![CDATA[
.preheader.0.preheader:3038  %INPUT_BUNDLE_addr_35 = getelementptr i8* %INPUT_BUNDLE, i32 %input2_sum35

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_addr_35"/></StgValue>
</operation>

<operation id="7134" st_id="363" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="784">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3640" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
.preheader.0.preheader:3051  %sum12_4 = add i21 1025, %tmp_6_4_cast

]]></Node>
<StgValue><ssdm name="sum12_4"/></StgValue>
</operation>

<operation id="7135" st_id="363" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="784">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3641" bw="32" op_0_bw="21">
<![CDATA[
.preheader.0.preheader:3052  %sum12_4_cast = zext i21 %sum12_4 to i32

]]></Node>
<StgValue><ssdm name="sum12_4_cast"/></StgValue>
</operation>

<operation id="7136" st_id="363" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="784">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3642" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.0.preheader:3053  %input2_sum37 = add i32 %sum12_4_cast, %input1006_phi

]]></Node>
<StgValue><ssdm name="input2_sum37"/></StgValue>
</operation>

<operation id="7137" st_id="363" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="784">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3643" bw="8" op_0_bw="8" op_1_bw="32">
<![CDATA[
.preheader.0.preheader:3054  %INPUT_BUNDLE_addr_37 = getelementptr i8* %INPUT_BUNDLE, i32 %input2_sum37

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_addr_37"/></StgValue>
</operation>
</state>

<state id="364" st_id="364">

<operation id="7138" st_id="364" stage="5" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="785">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2986" bw="1" op_0_bw="1" op_1_bw="8">
<![CDATA[
.preheader.0.preheader:2397  %OUTPUT_BUNDLE_addr_3_4 = call i1 @_ssdm_op_WriteResp.m_axi.i8P(i8* %OUTPUT_BUNDLE_addr_31)

]]></Node>
<StgValue><ssdm name="OUTPUT_BUNDLE_addr_3_4"/></StgValue>
</operation>

<operation id="7139" st_id="364" stage="4" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="785">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3076" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.0.preheader:2487  %tmp_38_23 = call double @llvm.sqrt.f64(double %tmp_37_23)

]]></Node>
<StgValue><ssdm name="tmp_38_23"/></StgValue>
</operation>

<operation id="7140" st_id="364" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="785">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3084" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:2495  %OUTPUT_BUNDLE_addr_3_5 = call i1 @_ssdm_op_WriteReq.m_axi.i8P(i8* %OUTPUT_BUNDLE_addr_32, i32 1)

]]></Node>
<StgValue><ssdm name="OUTPUT_BUNDLE_addr_3_5"/></StgValue>
</operation>

<operation id="7141" st_id="364" stage="13" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="785">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3176" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.0.preheader:2587  %tmp_38_24 = call double @llvm.sqrt.f64(double %tmp_37_24)

]]></Node>
<StgValue><ssdm name="tmp_38_24"/></StgValue>
</operation>

<operation id="7142" st_id="364" stage="20" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="785">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3285" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.0.preheader:2696  %tmp_30 = call double @llvm.sqrt.f64(double %tmp_29)

]]></Node>
<StgValue><ssdm name="tmp_30"/></StgValue>
</operation>

<operation id="7143" st_id="364" stage="29" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="785">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3385" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.0.preheader:2796  %tmp_38_1 = call double @llvm.sqrt.f64(double %tmp_37_1)

]]></Node>
<StgValue><ssdm name="tmp_38_1"/></StgValue>
</operation>

<operation id="7144" st_id="364" stage="5" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="785">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3484" bw="64" op_0_bw="32">
<![CDATA[
.preheader.0.preheader:2895  %tmp_37_2 = uitofp i32 %tmp_37_58 to double

]]></Node>
<StgValue><ssdm name="tmp_37_2"/></StgValue>
</operation>

<operation id="7145" st_id="364" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="785">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3508" bw="9" op_0_bw="8">
<![CDATA[
.preheader.0.preheader:2919  %tmp_8_3_cast = zext i8 %INPUT_BUNDLE_addr_24_11 to i9

]]></Node>
<StgValue><ssdm name="tmp_8_3_cast"/></StgValue>
</operation>

<operation id="7146" st_id="364" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="785">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3515" bw="9" op_0_bw="9" op_1_bw="8" op_2_bw="1">
<![CDATA[
.preheader.0.preheader:2926  %tmp_10_3 = call i9 @_ssdm_op_BitConcatenate.i9.i8.i1(i8 %INPUT_BUNDLE_addr_25_11, i1 false)

]]></Node>
<StgValue><ssdm name="tmp_10_3"/></StgValue>
</operation>

<operation id="7147" st_id="364" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="785">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3516" bw="10" op_0_bw="9">
<![CDATA[
.preheader.0.preheader:2927  %tmp_10_3_cast = zext i9 %tmp_10_3 to i10

]]></Node>
<StgValue><ssdm name="tmp_10_3_cast"/></StgValue>
</operation>

<operation id="7148" st_id="364" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="785">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3523" bw="9" op_0_bw="8">
<![CDATA[
.preheader.0.preheader:2934  %tmp_12_3_cast = zext i8 %INPUT_BUNDLE_addr_26_11 to i9

]]></Node>
<StgValue><ssdm name="tmp_12_3_cast"/></StgValue>
</operation>

<operation id="7149" st_id="364" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="785">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3529" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.0.preheader:2940  %INPUT_BUNDLE_addr_27_3 = call i8 @_ssdm_op_Read.m_axi.i8P(i8* %INPUT_BUNDLE_addr_27)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_addr_27_3"/></StgValue>
</operation>

<operation id="7150" st_id="364" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="785">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3536" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:2947  %INPUT_BUNDLE_load_28 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_28, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_28"/></StgValue>
</operation>

<operation id="7151" st_id="364" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="785">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3544" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:2955  %INPUT_BUNDLE_load_29 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_29, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_29"/></StgValue>
</operation>

<operation id="7152" st_id="364" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="785">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3547" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader.0.preheader:2958  %tmp7 = add i9 %tmp_12_3_cast, %tmp_8_3_cast

]]></Node>
<StgValue><ssdm name="tmp7"/></StgValue>
</operation>

<operation id="7153" st_id="364" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="785">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3548" bw="10" op_0_bw="9">
<![CDATA[
.preheader.0.preheader:2959  %tmp7_cast = zext i9 %tmp7 to i10

]]></Node>
<StgValue><ssdm name="tmp7_cast"/></StgValue>
</operation>

<operation id="7154" st_id="364" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="785">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3549" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader.0.preheader:2960  %sum1_3 = add i10 %tmp_10_3_cast, %tmp7_cast

]]></Node>
<StgValue><ssdm name="sum1_3"/></StgValue>
</operation>

<operation id="7155" st_id="364" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="785">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3559" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:2970  %INPUT_BUNDLE_load_30 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_30, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_30"/></StgValue>
</operation>

<operation id="7156" st_id="364" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="785">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3567" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:2978  %INPUT_BUNDLE_load_31 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_31, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_31"/></StgValue>
</operation>

<operation id="7157" st_id="364" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="785">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3571" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader.0.preheader:2982  %sum5_neg_3 = sub i9 %tmp_8_3_cast, %tmp_12_3_cast

]]></Node>
<StgValue><ssdm name="sum5_neg_3"/></StgValue>
</operation>

<operation id="7158" st_id="364" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="785">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3606" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:3017  %INPUT_BUNDLE_load_32 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_32, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_32"/></StgValue>
</operation>

<operation id="7159" st_id="364" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="785">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3613" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:3024  %INPUT_BUNDLE_load_33 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_33, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_33"/></StgValue>
</operation>

<operation id="7160" st_id="364" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="785">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3621" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:3032  %INPUT_BUNDLE_load_34 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_34, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_34"/></StgValue>
</operation>
</state>

<state id="365" st_id="365">

<operation id="7161" st_id="365" stage="4" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="786">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2986" bw="1" op_0_bw="1" op_1_bw="8">
<![CDATA[
.preheader.0.preheader:2397  %OUTPUT_BUNDLE_addr_3_4 = call i1 @_ssdm_op_WriteResp.m_axi.i8P(i8* %OUTPUT_BUNDLE_addr_31)

]]></Node>
<StgValue><ssdm name="OUTPUT_BUNDLE_addr_3_4"/></StgValue>
</operation>

<operation id="7162" st_id="365" stage="3" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="786">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3076" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.0.preheader:2487  %tmp_38_23 = call double @llvm.sqrt.f64(double %tmp_37_23)

]]></Node>
<StgValue><ssdm name="tmp_38_23"/></StgValue>
</operation>

<operation id="7163" st_id="365" stage="12" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="786">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3176" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.0.preheader:2587  %tmp_38_24 = call double @llvm.sqrt.f64(double %tmp_37_24)

]]></Node>
<StgValue><ssdm name="tmp_38_24"/></StgValue>
</operation>

<operation id="7164" st_id="365" stage="19" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="786">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3285" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.0.preheader:2696  %tmp_30 = call double @llvm.sqrt.f64(double %tmp_29)

]]></Node>
<StgValue><ssdm name="tmp_30"/></StgValue>
</operation>

<operation id="7165" st_id="365" stage="28" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="786">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3385" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.0.preheader:2796  %tmp_38_1 = call double @llvm.sqrt.f64(double %tmp_37_1)

]]></Node>
<StgValue><ssdm name="tmp_38_1"/></StgValue>
</operation>

<operation id="7166" st_id="365" stage="4" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="786">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3484" bw="64" op_0_bw="32">
<![CDATA[
.preheader.0.preheader:2895  %tmp_37_2 = uitofp i32 %tmp_37_58 to double

]]></Node>
<StgValue><ssdm name="tmp_37_2"/></StgValue>
</operation>

<operation id="7167" st_id="365" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="786">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3537" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.0.preheader:2948  %INPUT_BUNDLE_addr_28_1 = call i8 @_ssdm_op_Read.m_axi.i8P(i8* %INPUT_BUNDLE_addr_28)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_addr_28_1"/></StgValue>
</operation>

<operation id="7168" st_id="365" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="786">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3544" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:2955  %INPUT_BUNDLE_load_29 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_29, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_29"/></StgValue>
</operation>

<operation id="7169" st_id="365" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="786">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3559" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:2970  %INPUT_BUNDLE_load_30 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_30, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_30"/></StgValue>
</operation>

<operation id="7170" st_id="365" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="786">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3567" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:2978  %INPUT_BUNDLE_load_31 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_31, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_31"/></StgValue>
</operation>

<operation id="7171" st_id="365" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="786">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3597" bw="21" op_0_bw="10">
<![CDATA[
.preheader.0.preheader:3008  %tmp_3_4_cast1 = zext i10 %i_1_3 to i21

]]></Node>
<StgValue><ssdm name="tmp_3_4_cast1"/></StgValue>
</operation>

<operation id="7172" st_id="365" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="786">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3606" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:3017  %INPUT_BUNDLE_load_32 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_32, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_32"/></StgValue>
</operation>

<operation id="7173" st_id="365" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="786">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3613" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:3024  %INPUT_BUNDLE_load_33 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_33, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_33"/></StgValue>
</operation>

<operation id="7174" st_id="365" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="786">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3621" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:3032  %INPUT_BUNDLE_load_34 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_34, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_34"/></StgValue>
</operation>

<operation id="7175" st_id="365" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="786">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3628" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:3039  %INPUT_BUNDLE_load_35 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_35, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_35"/></StgValue>
</operation>

<operation id="7176" st_id="365" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="786">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3632" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
.preheader.0.preheader:3043  %sum10_4 = add i21 %tmp_3_4_cast1, %tmp_15_cast

]]></Node>
<StgValue><ssdm name="sum10_4"/></StgValue>
</operation>

<operation id="7177" st_id="365" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="786">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3633" bw="32" op_0_bw="21">
<![CDATA[
.preheader.0.preheader:3044  %sum10_4_cast = zext i21 %sum10_4 to i32

]]></Node>
<StgValue><ssdm name="sum10_4_cast"/></StgValue>
</operation>

<operation id="7178" st_id="365" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="786">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3634" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.0.preheader:3045  %input2_sum36 = add i32 %sum10_4_cast, %input1006_phi

]]></Node>
<StgValue><ssdm name="input2_sum36"/></StgValue>
</operation>

<operation id="7179" st_id="365" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="786">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3635" bw="8" op_0_bw="8" op_1_bw="32">
<![CDATA[
.preheader.0.preheader:3046  %INPUT_BUNDLE_addr_36 = getelementptr i8* %INPUT_BUNDLE, i32 %input2_sum36

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_addr_36"/></StgValue>
</operation>
</state>

<state id="366" st_id="366">

<operation id="7180" st_id="366" stage="3" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="787">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2986" bw="1" op_0_bw="1" op_1_bw="8">
<![CDATA[
.preheader.0.preheader:2397  %OUTPUT_BUNDLE_addr_3_4 = call i1 @_ssdm_op_WriteResp.m_axi.i8P(i8* %OUTPUT_BUNDLE_addr_31)

]]></Node>
<StgValue><ssdm name="OUTPUT_BUNDLE_addr_3_4"/></StgValue>
</operation>

<operation id="7181" st_id="366" stage="2" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="787">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3076" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.0.preheader:2487  %tmp_38_23 = call double @llvm.sqrt.f64(double %tmp_37_23)

]]></Node>
<StgValue><ssdm name="tmp_38_23"/></StgValue>
</operation>

<operation id="7182" st_id="366" stage="11" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="787">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3176" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.0.preheader:2587  %tmp_38_24 = call double @llvm.sqrt.f64(double %tmp_37_24)

]]></Node>
<StgValue><ssdm name="tmp_38_24"/></StgValue>
</operation>

<operation id="7183" st_id="366" stage="18" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="787">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3285" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.0.preheader:2696  %tmp_30 = call double @llvm.sqrt.f64(double %tmp_29)

]]></Node>
<StgValue><ssdm name="tmp_30"/></StgValue>
</operation>

<operation id="7184" st_id="366" stage="27" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="787">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3385" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.0.preheader:2796  %tmp_38_1 = call double @llvm.sqrt.f64(double %tmp_37_1)

]]></Node>
<StgValue><ssdm name="tmp_38_1"/></StgValue>
</operation>

<operation id="7185" st_id="366" stage="3" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="787">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3484" bw="64" op_0_bw="32">
<![CDATA[
.preheader.0.preheader:2895  %tmp_37_2 = uitofp i32 %tmp_37_58 to double

]]></Node>
<StgValue><ssdm name="tmp_37_2"/></StgValue>
</operation>

<operation id="7186" st_id="366" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="787">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3545" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.0.preheader:2956  %INPUT_BUNDLE_addr_29_1 = call i8 @_ssdm_op_Read.m_axi.i8P(i8* %INPUT_BUNDLE_addr_29)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_addr_29_1"/></StgValue>
</operation>

<operation id="7187" st_id="366" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="787">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3559" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:2970  %INPUT_BUNDLE_load_30 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_30, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_30"/></StgValue>
</operation>

<operation id="7188" st_id="366" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="787">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3567" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:2978  %INPUT_BUNDLE_load_31 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_31, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_31"/></StgValue>
</operation>

<operation id="7189" st_id="366" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="787">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3606" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:3017  %INPUT_BUNDLE_load_32 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_32, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_32"/></StgValue>
</operation>

<operation id="7190" st_id="366" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="787">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3613" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:3024  %INPUT_BUNDLE_load_33 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_33, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_33"/></StgValue>
</operation>

<operation id="7191" st_id="366" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="787">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3621" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:3032  %INPUT_BUNDLE_load_34 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_34, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_34"/></StgValue>
</operation>

<operation id="7192" st_id="366" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="787">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3628" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:3039  %INPUT_BUNDLE_load_35 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_35, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_35"/></StgValue>
</operation>

<operation id="7193" st_id="366" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="787">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3636" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:3047  %INPUT_BUNDLE_load_36 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_36, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_36"/></StgValue>
</operation>
</state>

<state id="367" st_id="367">

<operation id="7194" st_id="367" stage="2" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="788">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2986" bw="1" op_0_bw="1" op_1_bw="8">
<![CDATA[
.preheader.0.preheader:2397  %OUTPUT_BUNDLE_addr_3_4 = call i1 @_ssdm_op_WriteResp.m_axi.i8P(i8* %OUTPUT_BUNDLE_addr_31)

]]></Node>
<StgValue><ssdm name="OUTPUT_BUNDLE_addr_3_4"/></StgValue>
</operation>

<operation id="7195" st_id="367" stage="1" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="788">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3076" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.0.preheader:2487  %tmp_38_23 = call double @llvm.sqrt.f64(double %tmp_37_23)

]]></Node>
<StgValue><ssdm name="tmp_38_23"/></StgValue>
</operation>

<operation id="7196" st_id="367" stage="10" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="788">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3176" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.0.preheader:2587  %tmp_38_24 = call double @llvm.sqrt.f64(double %tmp_37_24)

]]></Node>
<StgValue><ssdm name="tmp_38_24"/></StgValue>
</operation>

<operation id="7197" st_id="367" stage="17" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="788">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3285" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.0.preheader:2696  %tmp_30 = call double @llvm.sqrt.f64(double %tmp_29)

]]></Node>
<StgValue><ssdm name="tmp_30"/></StgValue>
</operation>

<operation id="7198" st_id="367" stage="26" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="788">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3385" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.0.preheader:2796  %tmp_38_1 = call double @llvm.sqrt.f64(double %tmp_37_1)

]]></Node>
<StgValue><ssdm name="tmp_38_1"/></StgValue>
</operation>

<operation id="7199" st_id="367" stage="2" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="788">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3484" bw="64" op_0_bw="32">
<![CDATA[
.preheader.0.preheader:2895  %tmp_37_2 = uitofp i32 %tmp_37_58 to double

]]></Node>
<StgValue><ssdm name="tmp_37_2"/></StgValue>
</operation>

<operation id="7200" st_id="367" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="788">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3530" bw="11" op_0_bw="8">
<![CDATA[
.preheader.0.preheader:2941  %tmp_14_3 = zext i8 %INPUT_BUNDLE_addr_27_3 to i11

]]></Node>
<StgValue><ssdm name="tmp_14_3"/></StgValue>
</operation>

<operation id="7201" st_id="367" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="788">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3531" bw="10" op_0_bw="8">
<![CDATA[
.preheader.0.preheader:2942  %tmp_14_3_cast = zext i8 %INPUT_BUNDLE_addr_27_3 to i10

]]></Node>
<StgValue><ssdm name="tmp_14_3_cast"/></StgValue>
</operation>

<operation id="7202" st_id="367" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="788">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3538" bw="9" op_0_bw="9" op_1_bw="8" op_2_bw="1">
<![CDATA[
.preheader.0.preheader:2949  %tmp_18_3 = call i9 @_ssdm_op_BitConcatenate.i9.i8.i1(i8 %INPUT_BUNDLE_addr_28_1, i1 false)

]]></Node>
<StgValue><ssdm name="tmp_18_3"/></StgValue>
</operation>

<operation id="7203" st_id="367" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="788">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3539" bw="10" op_0_bw="9">
<![CDATA[
.preheader.0.preheader:2950  %tmp_18_3_cast = zext i9 %tmp_18_3 to i10

]]></Node>
<StgValue><ssdm name="tmp_18_3_cast"/></StgValue>
</operation>

<operation id="7204" st_id="367" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="788">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3546" bw="10" op_0_bw="8">
<![CDATA[
.preheader.0.preheader:2957  %tmp_20_3_cast = zext i8 %INPUT_BUNDLE_addr_29_1 to i10

]]></Node>
<StgValue><ssdm name="tmp_20_3_cast"/></StgValue>
</operation>

<operation id="7205" st_id="367" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="788">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3550" bw="11" op_0_bw="10">
<![CDATA[
.preheader.0.preheader:2961  %sum1_3_cast = zext i10 %sum1_3 to i11

]]></Node>
<StgValue><ssdm name="sum1_3_cast"/></StgValue>
</operation>

<operation id="7206" st_id="367" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="788">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3551" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader.0.preheader:2962  %tmp_21_3 = sub i11 %tmp_14_3, %sum1_3_cast

]]></Node>
<StgValue><ssdm name="tmp_21_3"/></StgValue>
</operation>

<operation id="7207" st_id="367" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="788">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3552" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader.0.preheader:2963  %tmp8 = add i10 %tmp_20_3_cast, %tmp_18_3_cast

]]></Node>
<StgValue><ssdm name="tmp8"/></StgValue>
</operation>

<operation id="7208" st_id="367" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="788">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3553" bw="11" op_0_bw="10">
<![CDATA[
.preheader.0.preheader:2964  %tmp8_cast = zext i10 %tmp8 to i11

]]></Node>
<StgValue><ssdm name="tmp8_cast"/></StgValue>
</operation>

<operation id="7209" st_id="367" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="788">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3554" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader.0.preheader:2965  %convulution_horizont_3 = add i11 %tmp_21_3, %tmp8_cast

]]></Node>
<StgValue><ssdm name="convulution_horizont_3"/></StgValue>
</operation>

<operation id="7210" st_id="367" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="788">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3560" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.0.preheader:2971  %INPUT_BUNDLE_addr_30_1 = call i8 @_ssdm_op_Read.m_axi.i8P(i8* %INPUT_BUNDLE_addr_30)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_addr_30_1"/></StgValue>
</operation>

<operation id="7211" st_id="367" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="788">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3567" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:2978  %INPUT_BUNDLE_load_31 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_31, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_31"/></StgValue>
</operation>

<operation id="7212" st_id="367" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="788">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3572" bw="10" op_0_bw="9">
<![CDATA[
.preheader.0.preheader:2983  %sum5_neg_3_cast = sext i9 %sum5_neg_3 to i10

]]></Node>
<StgValue><ssdm name="sum5_neg_3_cast"/></StgValue>
</operation>

<operation id="7213" st_id="367" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="788">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3573" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader.0.preheader:2984  %sum6_neg_3 = add i10 %tmp_14_3_cast, %sum5_neg_3_cast

]]></Node>
<StgValue><ssdm name="sum6_neg_3"/></StgValue>
</operation>

<operation id="7214" st_id="367" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="788">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3574" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader.0.preheader:2985  %tmp_31_3 = sub i10 %sum6_neg_3, %tmp_20_3_cast

]]></Node>
<StgValue><ssdm name="tmp_31_3"/></StgValue>
</operation>

<operation id="7215" st_id="367" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="788">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3606" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:3017  %INPUT_BUNDLE_load_32 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_32, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_32"/></StgValue>
</operation>

<operation id="7216" st_id="367" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="788">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3613" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:3024  %INPUT_BUNDLE_load_33 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_33, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_33"/></StgValue>
</operation>

<operation id="7217" st_id="367" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="788">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3621" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:3032  %INPUT_BUNDLE_load_34 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_34, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_34"/></StgValue>
</operation>

<operation id="7218" st_id="367" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="788">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3628" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:3039  %INPUT_BUNDLE_load_35 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_35, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_35"/></StgValue>
</operation>

<operation id="7219" st_id="367" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="788">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3636" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:3047  %INPUT_BUNDLE_load_36 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_36, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_36"/></StgValue>
</operation>

<operation id="7220" st_id="367" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="788">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3644" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:3055  %INPUT_BUNDLE_load_37 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_37, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_37"/></StgValue>
</operation>

<operation id="7221" st_id="367" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="788">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3655" bw="20" op_0_bw="20" op_1_bw="10" op_2_bw="10">
<![CDATA[
.preheader.0.preheader:3066  %tmp_42 = call i20 @_ssdm_op_BitConcatenate.i20.i10.i10(i10 %tmp_11, i10 %i_1_3)

]]></Node>
<StgValue><ssdm name="tmp_42"/></StgValue>
</operation>

<operation id="7222" st_id="367" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="788">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3656" bw="32" op_0_bw="20">
<![CDATA[
.preheader.0.preheader:3067  %tmp_24_4 = zext i20 %tmp_42 to i32

]]></Node>
<StgValue><ssdm name="tmp_24_4"/></StgValue>
</operation>

<operation id="7223" st_id="367" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="788">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3657" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.0.preheader:3068  %input2_sum38 = add i32 %tmp_24_4, %input1006_phi

]]></Node>
<StgValue><ssdm name="input2_sum38"/></StgValue>
</operation>

<operation id="7224" st_id="367" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="788">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3658" bw="8" op_0_bw="8" op_1_bw="32">
<![CDATA[
.preheader.0.preheader:3069  %INPUT_BUNDLE_addr_38 = getelementptr i8* %INPUT_BUNDLE, i32 %input2_sum38

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_addr_38"/></StgValue>
</operation>

<operation id="7225" st_id="367" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="788">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3663" bw="20" op_0_bw="20" op_1_bw="10" op_2_bw="10">
<![CDATA[
.preheader.0.preheader:3074  %tmp_43 = call i20 @_ssdm_op_BitConcatenate.i20.i10.i10(i10 %tmp_18, i10 %i_1_3)

]]></Node>
<StgValue><ssdm name="tmp_43"/></StgValue>
</operation>

<operation id="7226" st_id="367" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="788">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3664" bw="32" op_0_bw="20">
<![CDATA[
.preheader.0.preheader:3075  %tmp_28_4 = zext i20 %tmp_43 to i32

]]></Node>
<StgValue><ssdm name="tmp_28_4"/></StgValue>
</operation>

<operation id="7227" st_id="367" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="788">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3665" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.0.preheader:3076  %input2_sum39 = add i32 %tmp_28_4, %input1006_phi

]]></Node>
<StgValue><ssdm name="input2_sum39"/></StgValue>
</operation>

<operation id="7228" st_id="367" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="788">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3666" bw="8" op_0_bw="8" op_1_bw="32">
<![CDATA[
.preheader.0.preheader:3077  %INPUT_BUNDLE_addr_39 = getelementptr i8* %INPUT_BUNDLE, i32 %input2_sum39

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_addr_39"/></StgValue>
</operation>
</state>

<state id="368" st_id="368">

<operation id="7229" st_id="368" stage="1" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="789">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2986" bw="1" op_0_bw="1" op_1_bw="8">
<![CDATA[
.preheader.0.preheader:2397  %OUTPUT_BUNDLE_addr_3_4 = call i1 @_ssdm_op_WriteResp.m_axi.i8P(i8* %OUTPUT_BUNDLE_addr_31)

]]></Node>
<StgValue><ssdm name="OUTPUT_BUNDLE_addr_3_4"/></StgValue>
</operation>

<operation id="7230" st_id="368" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="789">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3077" bw="16" op_0_bw="16" op_1_bw="64">
<![CDATA[
.preheader.0.preheader:2488  %tmp_39_23 = call fastcc i16 @__hls_fptoui_double_(double %tmp_38_23)

]]></Node>
<StgValue><ssdm name="tmp_39_23"/></StgValue>
</operation>

<operation id="7231" st_id="368" stage="9" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="789">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3176" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.0.preheader:2587  %tmp_38_24 = call double @llvm.sqrt.f64(double %tmp_37_24)

]]></Node>
<StgValue><ssdm name="tmp_38_24"/></StgValue>
</operation>

<operation id="7232" st_id="368" stage="16" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="789">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3285" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.0.preheader:2696  %tmp_30 = call double @llvm.sqrt.f64(double %tmp_29)

]]></Node>
<StgValue><ssdm name="tmp_30"/></StgValue>
</operation>

<operation id="7233" st_id="368" stage="25" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="789">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3385" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.0.preheader:2796  %tmp_38_1 = call double @llvm.sqrt.f64(double %tmp_37_1)

]]></Node>
<StgValue><ssdm name="tmp_38_1"/></StgValue>
</operation>

<operation id="7234" st_id="368" stage="1" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="789">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3484" bw="64" op_0_bw="32">
<![CDATA[
.preheader.0.preheader:2895  %tmp_37_2 = uitofp i32 %tmp_37_58 to double

]]></Node>
<StgValue><ssdm name="tmp_37_2"/></StgValue>
</operation>

<operation id="7235" st_id="368" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="789">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3568" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.0.preheader:2979  %INPUT_BUNDLE_addr_31_1 = call i8 @_ssdm_op_Read.m_axi.i8P(i8* %INPUT_BUNDLE_addr_31)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_addr_31_1"/></StgValue>
</operation>

<operation id="7236" st_id="368" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="789">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3606" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:3017  %INPUT_BUNDLE_load_32 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_32, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_32"/></StgValue>
</operation>

<operation id="7237" st_id="368" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="789">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3613" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:3024  %INPUT_BUNDLE_load_33 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_33, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_33"/></StgValue>
</operation>

<operation id="7238" st_id="368" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="789">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3621" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:3032  %INPUT_BUNDLE_load_34 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_34, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_34"/></StgValue>
</operation>

<operation id="7239" st_id="368" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="789">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3628" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:3039  %INPUT_BUNDLE_load_35 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_35, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_35"/></StgValue>
</operation>

<operation id="7240" st_id="368" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="789">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3636" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:3047  %INPUT_BUNDLE_load_36 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_36, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_36"/></StgValue>
</operation>

<operation id="7241" st_id="368" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="789">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3644" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:3055  %INPUT_BUNDLE_load_37 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_37, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_37"/></StgValue>
</operation>

<operation id="7242" st_id="368" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="789">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3659" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:3070  %INPUT_BUNDLE_load_38 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_38, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_38"/></StgValue>
</operation>

<operation id="7243" st_id="368" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="789">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3696" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader.0.preheader:3107  %i_1_4 = add i10 31, %i_mid2

]]></Node>
<StgValue><ssdm name="i_1_4"/></StgValue>
</operation>
</state>

<state id="369" st_id="369">

<operation id="7244" st_id="369" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="790">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3077" bw="16" op_0_bw="16" op_1_bw="64">
<![CDATA[
.preheader.0.preheader:2488  %tmp_39_23 = call fastcc i16 @__hls_fptoui_double_(double %tmp_38_23)

]]></Node>
<StgValue><ssdm name="tmp_39_23"/></StgValue>
</operation>

<operation id="7245" st_id="369" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="790">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3078" bw="2" op_0_bw="2" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.0.preheader:2489  %tmp_206 = call i2 @_ssdm_op_PartSelect.i2.i16.i32.i32(i16 %tmp_39_23, i32 8, i32 9)

]]></Node>
<StgValue><ssdm name="tmp_206"/></StgValue>
</operation>

<operation id="7246" st_id="369" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="790">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3079" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader.0.preheader:2490  %icmp32 = icmp ne i2 %tmp_206, 0

]]></Node>
<StgValue><ssdm name="icmp32"/></StgValue>
</operation>

<operation id="7247" st_id="369" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="790">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3080" bw="8" op_0_bw="16">
<![CDATA[
.preheader.0.preheader:2491  %tmp_207 = trunc i16 %tmp_39_23 to i8

]]></Node>
<StgValue><ssdm name="tmp_207"/></StgValue>
</operation>

<operation id="7248" st_id="369" stage="8" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="790">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3176" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.0.preheader:2587  %tmp_38_24 = call double @llvm.sqrt.f64(double %tmp_37_24)

]]></Node>
<StgValue><ssdm name="tmp_38_24"/></StgValue>
</operation>

<operation id="7249" st_id="369" stage="15" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="790">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3285" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.0.preheader:2696  %tmp_30 = call double @llvm.sqrt.f64(double %tmp_29)

]]></Node>
<StgValue><ssdm name="tmp_30"/></StgValue>
</operation>

<operation id="7250" st_id="369" stage="24" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="790">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3385" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.0.preheader:2796  %tmp_38_1 = call double @llvm.sqrt.f64(double %tmp_37_1)

]]></Node>
<StgValue><ssdm name="tmp_38_1"/></StgValue>
</operation>

<operation id="7251" st_id="369" stage="31" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="790">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3485" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.0.preheader:2896  %tmp_38_2 = call double @llvm.sqrt.f64(double %tmp_37_2)

]]></Node>
<StgValue><ssdm name="tmp_38_2"/></StgValue>
</operation>

<operation id="7252" st_id="369" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="790">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3561" bw="9" op_0_bw="9" op_1_bw="8" op_2_bw="1">
<![CDATA[
.preheader.0.preheader:2972  %tmp_26_3 = call i9 @_ssdm_op_BitConcatenate.i9.i8.i1(i8 %INPUT_BUNDLE_addr_30_1, i1 false)

]]></Node>
<StgValue><ssdm name="tmp_26_3"/></StgValue>
</operation>

<operation id="7253" st_id="369" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="790">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3562" bw="11" op_0_bw="9">
<![CDATA[
.preheader.0.preheader:2973  %tmp_26_3_cast = zext i9 %tmp_26_3 to i11

]]></Node>
<StgValue><ssdm name="tmp_26_3_cast"/></StgValue>
</operation>

<operation id="7254" st_id="369" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="790">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3569" bw="9" op_0_bw="9" op_1_bw="8" op_2_bw="1">
<![CDATA[
.preheader.0.preheader:2980  %tmp_30_3 = call i9 @_ssdm_op_BitConcatenate.i9.i8.i1(i8 %INPUT_BUNDLE_addr_31_1, i1 false)

]]></Node>
<StgValue><ssdm name="tmp_30_3"/></StgValue>
</operation>

<operation id="7255" st_id="369" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="790">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3570" bw="11" op_0_bw="9">
<![CDATA[
.preheader.0.preheader:2981  %tmp_30_3_cast = zext i9 %tmp_30_3 to i11

]]></Node>
<StgValue><ssdm name="tmp_30_3_cast"/></StgValue>
</operation>

<operation id="7256" st_id="369" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="790">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3575" bw="11" op_0_bw="10">
<![CDATA[
.preheader.0.preheader:2986  %tmp_31_3_cast = sext i10 %tmp_31_3 to i11

]]></Node>
<StgValue><ssdm name="tmp_31_3_cast"/></StgValue>
</operation>

<operation id="7257" st_id="369" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="790">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3576" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader.0.preheader:2987  %tmp_32_3 = sub i11 %tmp_31_3_cast, %tmp_26_3_cast

]]></Node>
<StgValue><ssdm name="tmp_32_3"/></StgValue>
</operation>

<operation id="7258" st_id="369" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="790">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3577" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader.0.preheader:2988  %convulution_vertical_3 = add i11 %tmp_30_3_cast, %tmp_32_3

]]></Node>
<StgValue><ssdm name="convulution_vertical_3"/></StgValue>
</operation>

<operation id="7259" st_id="369" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="790">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3578" bw="20" op_0_bw="11">
<![CDATA[
.preheader.0.preheader:2989  %tmp_33_3 = sext i11 %convulution_horizont_3 to i20

]]></Node>
<StgValue><ssdm name="tmp_33_3"/></StgValue>
</operation>

<operation id="7260" st_id="369" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="790">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3579" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.preheader.0.preheader:2990  %tmp_34_3 = mul i20 %tmp_33_3, %tmp_33_3

]]></Node>
<StgValue><ssdm name="tmp_34_3"/></StgValue>
</operation>

<operation id="7261" st_id="369" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="790">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3607" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.0.preheader:3018  %INPUT_BUNDLE_addr_32_1 = call i8 @_ssdm_op_Read.m_axi.i8P(i8* %INPUT_BUNDLE_addr_32)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_addr_32_1"/></StgValue>
</operation>

<operation id="7262" st_id="369" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="790">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3613" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:3024  %INPUT_BUNDLE_load_33 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_33, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_33"/></StgValue>
</operation>

<operation id="7263" st_id="369" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="790">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3621" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:3032  %INPUT_BUNDLE_load_34 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_34, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_34"/></StgValue>
</operation>

<operation id="7264" st_id="369" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="790">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3628" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:3039  %INPUT_BUNDLE_load_35 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_35, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_35"/></StgValue>
</operation>

<operation id="7265" st_id="369" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="790">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3636" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:3047  %INPUT_BUNDLE_load_36 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_36, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_36"/></StgValue>
</operation>

<operation id="7266" st_id="369" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="790">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3644" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:3055  %INPUT_BUNDLE_load_37 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_37, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_37"/></StgValue>
</operation>

<operation id="7267" st_id="369" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="790">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3659" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:3070  %INPUT_BUNDLE_load_38 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_38, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_38"/></StgValue>
</operation>

<operation id="7268" st_id="369" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="790">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3667" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:3078  %INPUT_BUNDLE_load_39 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_39, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_39"/></StgValue>
</operation>

<operation id="7269" st_id="369" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="790">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3699" bw="20" op_0_bw="20" op_1_bw="10" op_2_bw="10">
<![CDATA[
.preheader.0.preheader:3110  %tmp_44 = call i20 @_ssdm_op_BitConcatenate.i20.i10.i10(i10 %j_mid2, i10 %i_1_4)

]]></Node>
<StgValue><ssdm name="tmp_44"/></StgValue>
</operation>

<operation id="7270" st_id="369" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="790">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3700" bw="32" op_0_bw="20">
<![CDATA[
.preheader.0.preheader:3111  %tmp_6_5 = zext i20 %tmp_44 to i32

]]></Node>
<StgValue><ssdm name="tmp_6_5"/></StgValue>
</operation>

<operation id="7271" st_id="369" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="790">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3701" bw="21" op_0_bw="20">
<![CDATA[
.preheader.0.preheader:3112  %tmp_6_5_cast = zext i20 %tmp_44 to i21

]]></Node>
<StgValue><ssdm name="tmp_6_5_cast"/></StgValue>
</operation>

<operation id="7272" st_id="369" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="790">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3702" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
.preheader.0.preheader:3113  %sum2_5 = add i21 -1025, %tmp_6_5_cast

]]></Node>
<StgValue><ssdm name="sum2_5"/></StgValue>
</operation>

<operation id="7273" st_id="369" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="790">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3703" bw="32" op_0_bw="21">
<![CDATA[
.preheader.0.preheader:3114  %sum2_5_cast = sext i21 %sum2_5 to i32

]]></Node>
<StgValue><ssdm name="sum2_5_cast"/></StgValue>
</operation>

<operation id="7274" st_id="369" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="790">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3704" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.0.preheader:3115  %input2_sum40 = add i32 %sum2_5_cast, %input1006_phi

]]></Node>
<StgValue><ssdm name="input2_sum40"/></StgValue>
</operation>

<operation id="7275" st_id="369" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="790">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3705" bw="8" op_0_bw="8" op_1_bw="32">
<![CDATA[
.preheader.0.preheader:3116  %INPUT_BUNDLE_addr_40 = getelementptr i8* %INPUT_BUNDLE, i32 %input2_sum40

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_addr_40"/></StgValue>
</operation>

<operation id="7276" st_id="369" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="790">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3791" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.0.preheader:3202  %output4_sum5 = add i32 %tmp_6_5, %output1007_phi

]]></Node>
<StgValue><ssdm name="output4_sum5"/></StgValue>
</operation>

<operation id="7277" st_id="369" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="790">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3792" bw="8" op_0_bw="8" op_1_bw="32">
<![CDATA[
.preheader.0.preheader:3203  %OUTPUT_BUNDLE_addr_5 = getelementptr i8* %OUTPUT_BUNDLE, i32 %output4_sum5

]]></Node>
<StgValue><ssdm name="OUTPUT_BUNDLE_addr_5"/></StgValue>
</operation>
</state>

<state id="370" st_id="370">

<operation id="7278" st_id="370" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="791">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3081" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader.0.preheader:2492  %tmp_42_23 = select i1 %icmp32, i8 -1, i8 %tmp_207

]]></Node>
<StgValue><ssdm name="tmp_42_23"/></StgValue>
</operation>

<operation id="7279" st_id="370" stage="7" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="791">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3176" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.0.preheader:2587  %tmp_38_24 = call double @llvm.sqrt.f64(double %tmp_37_24)

]]></Node>
<StgValue><ssdm name="tmp_38_24"/></StgValue>
</operation>

<operation id="7280" st_id="370" stage="14" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="791">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3285" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.0.preheader:2696  %tmp_30 = call double @llvm.sqrt.f64(double %tmp_29)

]]></Node>
<StgValue><ssdm name="tmp_30"/></StgValue>
</operation>

<operation id="7281" st_id="370" stage="23" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="791">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3385" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.0.preheader:2796  %tmp_38_1 = call double @llvm.sqrt.f64(double %tmp_37_1)

]]></Node>
<StgValue><ssdm name="tmp_38_1"/></StgValue>
</operation>

<operation id="7282" st_id="370" stage="30" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="791">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3485" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.0.preheader:2896  %tmp_38_2 = call double @llvm.sqrt.f64(double %tmp_37_2)

]]></Node>
<StgValue><ssdm name="tmp_38_2"/></StgValue>
</operation>

<operation id="7283" st_id="370" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="791">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3580" bw="20" op_0_bw="11">
<![CDATA[
.preheader.0.preheader:2991  %tmp_35_3 = sext i11 %convulution_vertical_3 to i20

]]></Node>
<StgValue><ssdm name="tmp_35_3"/></StgValue>
</operation>

<operation id="7284" st_id="370" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="791">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3581" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.preheader.0.preheader:2992  %tmp_36_3 = mul i20 %tmp_35_3, %tmp_35_3

]]></Node>
<StgValue><ssdm name="tmp_36_3"/></StgValue>
</operation>

<operation id="7285" st_id="370" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="791">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3582" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.preheader.0.preheader:2993  %p_3 = add i20 %tmp_34_3, %tmp_36_3

]]></Node>
<StgValue><ssdm name="p_3"/></StgValue>
</operation>

<operation id="7286" st_id="370" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="791">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3614" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.0.preheader:3025  %INPUT_BUNDLE_addr_33_1 = call i8 @_ssdm_op_Read.m_axi.i8P(i8* %INPUT_BUNDLE_addr_33)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_addr_33_1"/></StgValue>
</operation>

<operation id="7287" st_id="370" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="791">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3621" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:3032  %INPUT_BUNDLE_load_34 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_34, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_34"/></StgValue>
</operation>

<operation id="7288" st_id="370" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="791">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3628" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:3039  %INPUT_BUNDLE_load_35 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_35, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_35"/></StgValue>
</operation>

<operation id="7289" st_id="370" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="791">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3636" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:3047  %INPUT_BUNDLE_load_36 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_36, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_36"/></StgValue>
</operation>

<operation id="7290" st_id="370" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="791">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3644" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:3055  %INPUT_BUNDLE_load_37 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_37, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_37"/></StgValue>
</operation>

<operation id="7291" st_id="370" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="791">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3659" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:3070  %INPUT_BUNDLE_load_38 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_38, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_38"/></StgValue>
</operation>

<operation id="7292" st_id="370" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="791">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3667" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:3078  %INPUT_BUNDLE_load_39 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_39, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_39"/></StgValue>
</operation>

<operation id="7293" st_id="370" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="791">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3698" bw="20" op_0_bw="10">
<![CDATA[
.preheader.0.preheader:3109  %tmp_3_5_cast = zext i10 %i_1_4 to i20

]]></Node>
<StgValue><ssdm name="tmp_3_5_cast"/></StgValue>
</operation>

<operation id="7294" st_id="370" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="791">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3706" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:3117  %INPUT_BUNDLE_load_40 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_40, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_40"/></StgValue>
</operation>

<operation id="7295" st_id="370" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="791">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3709" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.preheader.0.preheader:3120  %sum4_5 = add i20 %tmp_3_5_cast, %tmp_9

]]></Node>
<StgValue><ssdm name="sum4_5"/></StgValue>
</operation>

<operation id="7296" st_id="370" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="791">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3710" bw="32" op_0_bw="20">
<![CDATA[
.preheader.0.preheader:3121  %sum4_5_cast = zext i20 %sum4_5 to i32

]]></Node>
<StgValue><ssdm name="sum4_5_cast"/></StgValue>
</operation>

<operation id="7297" st_id="370" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="791">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3711" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.0.preheader:3122  %input2_sum41 = add i32 %sum4_5_cast, %input1006_phi

]]></Node>
<StgValue><ssdm name="input2_sum41"/></StgValue>
</operation>

<operation id="7298" st_id="370" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="791">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3712" bw="8" op_0_bw="8" op_1_bw="32">
<![CDATA[
.preheader.0.preheader:3123  %INPUT_BUNDLE_addr_41 = getelementptr i8* %INPUT_BUNDLE, i32 %input2_sum41

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_addr_41"/></StgValue>
</operation>
</state>

<state id="371" st_id="371">

<operation id="7299" st_id="371" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="792">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3085" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8" op_3_bw="1">
<![CDATA[
.preheader.0.preheader:2496  call void @_ssdm_op_Write.m_axi.i8P(i8* %OUTPUT_BUNDLE_addr_32, i8 %tmp_42_23, i1 true)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="7300" st_id="371" stage="6" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="792">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3176" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.0.preheader:2587  %tmp_38_24 = call double @llvm.sqrt.f64(double %tmp_37_24)

]]></Node>
<StgValue><ssdm name="tmp_38_24"/></StgValue>
</operation>

<operation id="7301" st_id="371" stage="13" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="792">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3285" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.0.preheader:2696  %tmp_30 = call double @llvm.sqrt.f64(double %tmp_29)

]]></Node>
<StgValue><ssdm name="tmp_30"/></StgValue>
</operation>

<operation id="7302" st_id="371" stage="22" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="792">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3385" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.0.preheader:2796  %tmp_38_1 = call double @llvm.sqrt.f64(double %tmp_37_1)

]]></Node>
<StgValue><ssdm name="tmp_38_1"/></StgValue>
</operation>

<operation id="7303" st_id="371" stage="29" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="792">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3485" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.0.preheader:2896  %tmp_38_2 = call double @llvm.sqrt.f64(double %tmp_37_2)

]]></Node>
<StgValue><ssdm name="tmp_38_2"/></StgValue>
</operation>

<operation id="7304" st_id="371" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="792">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3583" bw="32" op_0_bw="20">
<![CDATA[
.preheader.0.preheader:2994  %tmp_37_59 = zext i20 %p_3 to i32

]]></Node>
<StgValue><ssdm name="tmp_37_59"/></StgValue>
</operation>

<operation id="7305" st_id="371" stage="6" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="792">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3584" bw="64" op_0_bw="32">
<![CDATA[
.preheader.0.preheader:2995  %tmp_37_3 = uitofp i32 %tmp_37_59 to double

]]></Node>
<StgValue><ssdm name="tmp_37_3"/></StgValue>
</operation>

<operation id="7306" st_id="371" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="792">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3622" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.0.preheader:3033  %INPUT_BUNDLE_addr_34_1 = call i8 @_ssdm_op_Read.m_axi.i8P(i8* %INPUT_BUNDLE_addr_34)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_addr_34_1"/></StgValue>
</operation>

<operation id="7307" st_id="371" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="792">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3628" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:3039  %INPUT_BUNDLE_load_35 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_35, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_35"/></StgValue>
</operation>

<operation id="7308" st_id="371" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="792">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3636" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:3047  %INPUT_BUNDLE_load_36 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_36, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_36"/></StgValue>
</operation>

<operation id="7309" st_id="371" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="792">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3644" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:3055  %INPUT_BUNDLE_load_37 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_37, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_37"/></StgValue>
</operation>

<operation id="7310" st_id="371" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="792">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3659" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:3070  %INPUT_BUNDLE_load_38 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_38, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_38"/></StgValue>
</operation>

<operation id="7311" st_id="371" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="792">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3667" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:3078  %INPUT_BUNDLE_load_39 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_39, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_39"/></StgValue>
</operation>

<operation id="7312" st_id="371" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="792">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3706" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:3117  %INPUT_BUNDLE_load_40 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_40, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_40"/></StgValue>
</operation>

<operation id="7313" st_id="371" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="792">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3713" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:3124  %INPUT_BUNDLE_load_41 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_41, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_41"/></StgValue>
</operation>

<operation id="7314" st_id="371" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="792">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3717" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
.preheader.0.preheader:3128  %sum6_5 = add i21 1023, %tmp_6_5_cast

]]></Node>
<StgValue><ssdm name="sum6_5"/></StgValue>
</operation>

<operation id="7315" st_id="371" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="792">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3718" bw="32" op_0_bw="21">
<![CDATA[
.preheader.0.preheader:3129  %sum6_5_cast = zext i21 %sum6_5 to i32

]]></Node>
<StgValue><ssdm name="sum6_5_cast"/></StgValue>
</operation>

<operation id="7316" st_id="371" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="792">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3719" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.0.preheader:3130  %input2_sum42 = add i32 %sum6_5_cast, %input1006_phi

]]></Node>
<StgValue><ssdm name="input2_sum42"/></StgValue>
</operation>

<operation id="7317" st_id="371" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="792">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3720" bw="8" op_0_bw="8" op_1_bw="32">
<![CDATA[
.preheader.0.preheader:3131  %INPUT_BUNDLE_addr_42 = getelementptr i8* %INPUT_BUNDLE, i32 %input2_sum42

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_addr_42"/></StgValue>
</operation>

<operation id="7318" st_id="371" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="792">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3724" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
.preheader.0.preheader:3135  %sum8_5 = add i21 -1023, %tmp_6_5_cast

]]></Node>
<StgValue><ssdm name="sum8_5"/></StgValue>
</operation>

<operation id="7319" st_id="371" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="792">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3725" bw="32" op_0_bw="21">
<![CDATA[
.preheader.0.preheader:3136  %sum8_5_cast = sext i21 %sum8_5 to i32

]]></Node>
<StgValue><ssdm name="sum8_5_cast"/></StgValue>
</operation>

<operation id="7320" st_id="371" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="792">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3726" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.0.preheader:3137  %input2_sum43 = add i32 %sum8_5_cast, %input1006_phi

]]></Node>
<StgValue><ssdm name="input2_sum43"/></StgValue>
</operation>

<operation id="7321" st_id="371" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="792">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3727" bw="8" op_0_bw="8" op_1_bw="32">
<![CDATA[
.preheader.0.preheader:3138  %INPUT_BUNDLE_addr_43 = getelementptr i8* %INPUT_BUNDLE, i32 %input2_sum43

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_addr_43"/></StgValue>
</operation>

<operation id="7322" st_id="371" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="792">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3740" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
.preheader.0.preheader:3151  %sum12_5 = add i21 1025, %tmp_6_5_cast

]]></Node>
<StgValue><ssdm name="sum12_5"/></StgValue>
</operation>

<operation id="7323" st_id="371" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="792">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3741" bw="32" op_0_bw="21">
<![CDATA[
.preheader.0.preheader:3152  %sum12_5_cast = zext i21 %sum12_5 to i32

]]></Node>
<StgValue><ssdm name="sum12_5_cast"/></StgValue>
</operation>

<operation id="7324" st_id="371" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="792">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3742" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.0.preheader:3153  %input2_sum45 = add i32 %sum12_5_cast, %input1006_phi

]]></Node>
<StgValue><ssdm name="input2_sum45"/></StgValue>
</operation>

<operation id="7325" st_id="371" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="792">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3743" bw="8" op_0_bw="8" op_1_bw="32">
<![CDATA[
.preheader.0.preheader:3154  %INPUT_BUNDLE_addr_45 = getelementptr i8* %INPUT_BUNDLE, i32 %input2_sum45

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_addr_45"/></StgValue>
</operation>
</state>

<state id="372" st_id="372">

<operation id="7326" st_id="372" stage="5" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="793">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3086" bw="1" op_0_bw="1" op_1_bw="8">
<![CDATA[
.preheader.0.preheader:2497  %OUTPUT_BUNDLE_addr_3_6 = call i1 @_ssdm_op_WriteResp.m_axi.i8P(i8* %OUTPUT_BUNDLE_addr_32)

]]></Node>
<StgValue><ssdm name="OUTPUT_BUNDLE_addr_3_6"/></StgValue>
</operation>

<operation id="7327" st_id="372" stage="5" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="793">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3176" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.0.preheader:2587  %tmp_38_24 = call double @llvm.sqrt.f64(double %tmp_37_24)

]]></Node>
<StgValue><ssdm name="tmp_38_24"/></StgValue>
</operation>

<operation id="7328" st_id="372" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="793">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3184" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:2595  %OUTPUT_BUNDLE_addr_3_7 = call i1 @_ssdm_op_WriteReq.m_axi.i8P(i8* %OUTPUT_BUNDLE_addr_33, i32 1)

]]></Node>
<StgValue><ssdm name="OUTPUT_BUNDLE_addr_3_7"/></StgValue>
</operation>

<operation id="7329" st_id="372" stage="12" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="793">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3285" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.0.preheader:2696  %tmp_30 = call double @llvm.sqrt.f64(double %tmp_29)

]]></Node>
<StgValue><ssdm name="tmp_30"/></StgValue>
</operation>

<operation id="7330" st_id="372" stage="21" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="793">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3385" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.0.preheader:2796  %tmp_38_1 = call double @llvm.sqrt.f64(double %tmp_37_1)

]]></Node>
<StgValue><ssdm name="tmp_38_1"/></StgValue>
</operation>

<operation id="7331" st_id="372" stage="28" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="793">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3485" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.0.preheader:2896  %tmp_38_2 = call double @llvm.sqrt.f64(double %tmp_37_2)

]]></Node>
<StgValue><ssdm name="tmp_38_2"/></StgValue>
</operation>

<operation id="7332" st_id="372" stage="5" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="793">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3584" bw="64" op_0_bw="32">
<![CDATA[
.preheader.0.preheader:2995  %tmp_37_3 = uitofp i32 %tmp_37_59 to double

]]></Node>
<StgValue><ssdm name="tmp_37_3"/></StgValue>
</operation>

<operation id="7333" st_id="372" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="793">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3608" bw="9" op_0_bw="8">
<![CDATA[
.preheader.0.preheader:3019  %tmp_8_4_cast = zext i8 %INPUT_BUNDLE_addr_32_1 to i9

]]></Node>
<StgValue><ssdm name="tmp_8_4_cast"/></StgValue>
</operation>

<operation id="7334" st_id="372" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="793">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3615" bw="9" op_0_bw="9" op_1_bw="8" op_2_bw="1">
<![CDATA[
.preheader.0.preheader:3026  %tmp_10_4 = call i9 @_ssdm_op_BitConcatenate.i9.i8.i1(i8 %INPUT_BUNDLE_addr_33_1, i1 false)

]]></Node>
<StgValue><ssdm name="tmp_10_4"/></StgValue>
</operation>

<operation id="7335" st_id="372" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="793">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3616" bw="10" op_0_bw="9">
<![CDATA[
.preheader.0.preheader:3027  %tmp_10_4_cast = zext i9 %tmp_10_4 to i10

]]></Node>
<StgValue><ssdm name="tmp_10_4_cast"/></StgValue>
</operation>

<operation id="7336" st_id="372" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="793">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3623" bw="9" op_0_bw="8">
<![CDATA[
.preheader.0.preheader:3034  %tmp_12_4_cast = zext i8 %INPUT_BUNDLE_addr_34_1 to i9

]]></Node>
<StgValue><ssdm name="tmp_12_4_cast"/></StgValue>
</operation>

<operation id="7337" st_id="372" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="793">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3629" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.0.preheader:3040  %INPUT_BUNDLE_addr_35_1 = call i8 @_ssdm_op_Read.m_axi.i8P(i8* %INPUT_BUNDLE_addr_35)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_addr_35_1"/></StgValue>
</operation>

<operation id="7338" st_id="372" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="793">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3636" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:3047  %INPUT_BUNDLE_load_36 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_36, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_36"/></StgValue>
</operation>

<operation id="7339" st_id="372" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="793">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3644" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:3055  %INPUT_BUNDLE_load_37 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_37, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_37"/></StgValue>
</operation>

<operation id="7340" st_id="372" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="793">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3647" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader.0.preheader:3058  %tmp9 = add i9 %tmp_12_4_cast, %tmp_8_4_cast

]]></Node>
<StgValue><ssdm name="tmp9"/></StgValue>
</operation>

<operation id="7341" st_id="372" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="793">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3648" bw="10" op_0_bw="9">
<![CDATA[
.preheader.0.preheader:3059  %tmp9_cast = zext i9 %tmp9 to i10

]]></Node>
<StgValue><ssdm name="tmp9_cast"/></StgValue>
</operation>

<operation id="7342" st_id="372" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="793">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3649" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader.0.preheader:3060  %sum1_4 = add i10 %tmp_10_4_cast, %tmp9_cast

]]></Node>
<StgValue><ssdm name="sum1_4"/></StgValue>
</operation>

<operation id="7343" st_id="372" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="793">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3659" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:3070  %INPUT_BUNDLE_load_38 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_38, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_38"/></StgValue>
</operation>

<operation id="7344" st_id="372" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="793">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3667" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:3078  %INPUT_BUNDLE_load_39 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_39, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_39"/></StgValue>
</operation>

<operation id="7345" st_id="372" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="793">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3671" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader.0.preheader:3082  %sum5_neg_4 = sub i9 %tmp_8_4_cast, %tmp_12_4_cast

]]></Node>
<StgValue><ssdm name="sum5_neg_4"/></StgValue>
</operation>

<operation id="7346" st_id="372" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="793">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3706" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:3117  %INPUT_BUNDLE_load_40 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_40, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_40"/></StgValue>
</operation>

<operation id="7347" st_id="372" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="793">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3713" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:3124  %INPUT_BUNDLE_load_41 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_41, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_41"/></StgValue>
</operation>

<operation id="7348" st_id="372" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="793">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3721" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:3132  %INPUT_BUNDLE_load_42 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_42, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_42"/></StgValue>
</operation>
</state>

<state id="373" st_id="373">

<operation id="7349" st_id="373" stage="4" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="794">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3086" bw="1" op_0_bw="1" op_1_bw="8">
<![CDATA[
.preheader.0.preheader:2497  %OUTPUT_BUNDLE_addr_3_6 = call i1 @_ssdm_op_WriteResp.m_axi.i8P(i8* %OUTPUT_BUNDLE_addr_32)

]]></Node>
<StgValue><ssdm name="OUTPUT_BUNDLE_addr_3_6"/></StgValue>
</operation>

<operation id="7350" st_id="373" stage="4" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="794">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3176" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.0.preheader:2587  %tmp_38_24 = call double @llvm.sqrt.f64(double %tmp_37_24)

]]></Node>
<StgValue><ssdm name="tmp_38_24"/></StgValue>
</operation>

<operation id="7351" st_id="373" stage="11" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="794">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3285" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.0.preheader:2696  %tmp_30 = call double @llvm.sqrt.f64(double %tmp_29)

]]></Node>
<StgValue><ssdm name="tmp_30"/></StgValue>
</operation>

<operation id="7352" st_id="373" stage="20" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="794">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3385" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.0.preheader:2796  %tmp_38_1 = call double @llvm.sqrt.f64(double %tmp_37_1)

]]></Node>
<StgValue><ssdm name="tmp_38_1"/></StgValue>
</operation>

<operation id="7353" st_id="373" stage="27" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="794">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3485" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.0.preheader:2896  %tmp_38_2 = call double @llvm.sqrt.f64(double %tmp_37_2)

]]></Node>
<StgValue><ssdm name="tmp_38_2"/></StgValue>
</operation>

<operation id="7354" st_id="373" stage="4" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="794">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3584" bw="64" op_0_bw="32">
<![CDATA[
.preheader.0.preheader:2995  %tmp_37_3 = uitofp i32 %tmp_37_59 to double

]]></Node>
<StgValue><ssdm name="tmp_37_3"/></StgValue>
</operation>

<operation id="7355" st_id="373" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="794">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3637" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.0.preheader:3048  %INPUT_BUNDLE_addr_36_1 = call i8 @_ssdm_op_Read.m_axi.i8P(i8* %INPUT_BUNDLE_addr_36)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_addr_36_1"/></StgValue>
</operation>

<operation id="7356" st_id="373" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="794">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3644" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:3055  %INPUT_BUNDLE_load_37 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_37, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_37"/></StgValue>
</operation>

<operation id="7357" st_id="373" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="794">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3659" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:3070  %INPUT_BUNDLE_load_38 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_38, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_38"/></StgValue>
</operation>

<operation id="7358" st_id="373" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="794">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3667" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:3078  %INPUT_BUNDLE_load_39 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_39, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_39"/></StgValue>
</operation>

<operation id="7359" st_id="373" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="794">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3697" bw="21" op_0_bw="10">
<![CDATA[
.preheader.0.preheader:3108  %tmp_3_5_cast1 = zext i10 %i_1_4 to i21

]]></Node>
<StgValue><ssdm name="tmp_3_5_cast1"/></StgValue>
</operation>

<operation id="7360" st_id="373" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="794">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3706" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:3117  %INPUT_BUNDLE_load_40 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_40, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_40"/></StgValue>
</operation>

<operation id="7361" st_id="373" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="794">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3713" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:3124  %INPUT_BUNDLE_load_41 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_41, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_41"/></StgValue>
</operation>

<operation id="7362" st_id="373" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="794">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3721" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:3132  %INPUT_BUNDLE_load_42 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_42, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_42"/></StgValue>
</operation>

<operation id="7363" st_id="373" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="794">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3728" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:3139  %INPUT_BUNDLE_load_43 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_43, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_43"/></StgValue>
</operation>

<operation id="7364" st_id="373" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="794">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3732" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
.preheader.0.preheader:3143  %sum10_5 = add i21 %tmp_3_5_cast1, %tmp_15_cast

]]></Node>
<StgValue><ssdm name="sum10_5"/></StgValue>
</operation>

<operation id="7365" st_id="373" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="794">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3733" bw="32" op_0_bw="21">
<![CDATA[
.preheader.0.preheader:3144  %sum10_5_cast = zext i21 %sum10_5 to i32

]]></Node>
<StgValue><ssdm name="sum10_5_cast"/></StgValue>
</operation>

<operation id="7366" st_id="373" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="794">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3734" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.0.preheader:3145  %input2_sum44 = add i32 %sum10_5_cast, %input1006_phi

]]></Node>
<StgValue><ssdm name="input2_sum44"/></StgValue>
</operation>

<operation id="7367" st_id="373" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="794">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3735" bw="8" op_0_bw="8" op_1_bw="32">
<![CDATA[
.preheader.0.preheader:3146  %INPUT_BUNDLE_addr_44 = getelementptr i8* %INPUT_BUNDLE, i32 %input2_sum44

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_addr_44"/></StgValue>
</operation>
</state>

<state id="374" st_id="374">

<operation id="7368" st_id="374" stage="3" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="795">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3086" bw="1" op_0_bw="1" op_1_bw="8">
<![CDATA[
.preheader.0.preheader:2497  %OUTPUT_BUNDLE_addr_3_6 = call i1 @_ssdm_op_WriteResp.m_axi.i8P(i8* %OUTPUT_BUNDLE_addr_32)

]]></Node>
<StgValue><ssdm name="OUTPUT_BUNDLE_addr_3_6"/></StgValue>
</operation>

<operation id="7369" st_id="374" stage="3" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="795">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3176" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.0.preheader:2587  %tmp_38_24 = call double @llvm.sqrt.f64(double %tmp_37_24)

]]></Node>
<StgValue><ssdm name="tmp_38_24"/></StgValue>
</operation>

<operation id="7370" st_id="374" stage="10" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="795">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3285" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.0.preheader:2696  %tmp_30 = call double @llvm.sqrt.f64(double %tmp_29)

]]></Node>
<StgValue><ssdm name="tmp_30"/></StgValue>
</operation>

<operation id="7371" st_id="374" stage="19" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="795">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3385" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.0.preheader:2796  %tmp_38_1 = call double @llvm.sqrt.f64(double %tmp_37_1)

]]></Node>
<StgValue><ssdm name="tmp_38_1"/></StgValue>
</operation>

<operation id="7372" st_id="374" stage="26" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="795">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3485" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.0.preheader:2896  %tmp_38_2 = call double @llvm.sqrt.f64(double %tmp_37_2)

]]></Node>
<StgValue><ssdm name="tmp_38_2"/></StgValue>
</operation>

<operation id="7373" st_id="374" stage="3" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="795">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3584" bw="64" op_0_bw="32">
<![CDATA[
.preheader.0.preheader:2995  %tmp_37_3 = uitofp i32 %tmp_37_59 to double

]]></Node>
<StgValue><ssdm name="tmp_37_3"/></StgValue>
</operation>

<operation id="7374" st_id="374" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="795">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3645" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.0.preheader:3056  %INPUT_BUNDLE_addr_37_1 = call i8 @_ssdm_op_Read.m_axi.i8P(i8* %INPUT_BUNDLE_addr_37)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_addr_37_1"/></StgValue>
</operation>

<operation id="7375" st_id="374" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="795">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3659" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:3070  %INPUT_BUNDLE_load_38 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_38, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_38"/></StgValue>
</operation>

<operation id="7376" st_id="374" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="795">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3667" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:3078  %INPUT_BUNDLE_load_39 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_39, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_39"/></StgValue>
</operation>

<operation id="7377" st_id="374" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="795">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3706" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:3117  %INPUT_BUNDLE_load_40 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_40, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_40"/></StgValue>
</operation>

<operation id="7378" st_id="374" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="795">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3713" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:3124  %INPUT_BUNDLE_load_41 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_41, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_41"/></StgValue>
</operation>

<operation id="7379" st_id="374" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="795">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3721" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:3132  %INPUT_BUNDLE_load_42 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_42, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_42"/></StgValue>
</operation>

<operation id="7380" st_id="374" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="795">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3728" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:3139  %INPUT_BUNDLE_load_43 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_43, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_43"/></StgValue>
</operation>

<operation id="7381" st_id="374" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="795">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3736" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:3147  %INPUT_BUNDLE_load_44 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_44, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_44"/></StgValue>
</operation>
</state>

<state id="375" st_id="375">

<operation id="7382" st_id="375" stage="2" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="796">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3086" bw="1" op_0_bw="1" op_1_bw="8">
<![CDATA[
.preheader.0.preheader:2497  %OUTPUT_BUNDLE_addr_3_6 = call i1 @_ssdm_op_WriteResp.m_axi.i8P(i8* %OUTPUT_BUNDLE_addr_32)

]]></Node>
<StgValue><ssdm name="OUTPUT_BUNDLE_addr_3_6"/></StgValue>
</operation>

<operation id="7383" st_id="375" stage="2" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="796">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3176" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.0.preheader:2587  %tmp_38_24 = call double @llvm.sqrt.f64(double %tmp_37_24)

]]></Node>
<StgValue><ssdm name="tmp_38_24"/></StgValue>
</operation>

<operation id="7384" st_id="375" stage="9" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="796">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3285" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.0.preheader:2696  %tmp_30 = call double @llvm.sqrt.f64(double %tmp_29)

]]></Node>
<StgValue><ssdm name="tmp_30"/></StgValue>
</operation>

<operation id="7385" st_id="375" stage="18" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="796">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3385" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.0.preheader:2796  %tmp_38_1 = call double @llvm.sqrt.f64(double %tmp_37_1)

]]></Node>
<StgValue><ssdm name="tmp_38_1"/></StgValue>
</operation>

<operation id="7386" st_id="375" stage="25" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="796">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3485" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.0.preheader:2896  %tmp_38_2 = call double @llvm.sqrt.f64(double %tmp_37_2)

]]></Node>
<StgValue><ssdm name="tmp_38_2"/></StgValue>
</operation>

<operation id="7387" st_id="375" stage="2" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="796">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3584" bw="64" op_0_bw="32">
<![CDATA[
.preheader.0.preheader:2995  %tmp_37_3 = uitofp i32 %tmp_37_59 to double

]]></Node>
<StgValue><ssdm name="tmp_37_3"/></StgValue>
</operation>

<operation id="7388" st_id="375" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="796">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3630" bw="11" op_0_bw="8">
<![CDATA[
.preheader.0.preheader:3041  %tmp_14_4 = zext i8 %INPUT_BUNDLE_addr_35_1 to i11

]]></Node>
<StgValue><ssdm name="tmp_14_4"/></StgValue>
</operation>

<operation id="7389" st_id="375" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="796">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3631" bw="10" op_0_bw="8">
<![CDATA[
.preheader.0.preheader:3042  %tmp_14_4_cast = zext i8 %INPUT_BUNDLE_addr_35_1 to i10

]]></Node>
<StgValue><ssdm name="tmp_14_4_cast"/></StgValue>
</operation>

<operation id="7390" st_id="375" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="796">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3638" bw="9" op_0_bw="9" op_1_bw="8" op_2_bw="1">
<![CDATA[
.preheader.0.preheader:3049  %tmp_18_4 = call i9 @_ssdm_op_BitConcatenate.i9.i8.i1(i8 %INPUT_BUNDLE_addr_36_1, i1 false)

]]></Node>
<StgValue><ssdm name="tmp_18_4"/></StgValue>
</operation>

<operation id="7391" st_id="375" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="796">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3639" bw="10" op_0_bw="9">
<![CDATA[
.preheader.0.preheader:3050  %tmp_18_4_cast = zext i9 %tmp_18_4 to i10

]]></Node>
<StgValue><ssdm name="tmp_18_4_cast"/></StgValue>
</operation>

<operation id="7392" st_id="375" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="796">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3646" bw="10" op_0_bw="8">
<![CDATA[
.preheader.0.preheader:3057  %tmp_20_4_cast = zext i8 %INPUT_BUNDLE_addr_37_1 to i10

]]></Node>
<StgValue><ssdm name="tmp_20_4_cast"/></StgValue>
</operation>

<operation id="7393" st_id="375" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="796">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3650" bw="11" op_0_bw="10">
<![CDATA[
.preheader.0.preheader:3061  %sum1_4_cast = zext i10 %sum1_4 to i11

]]></Node>
<StgValue><ssdm name="sum1_4_cast"/></StgValue>
</operation>

<operation id="7394" st_id="375" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="796">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3651" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader.0.preheader:3062  %tmp_21_4 = sub i11 %tmp_14_4, %sum1_4_cast

]]></Node>
<StgValue><ssdm name="tmp_21_4"/></StgValue>
</operation>

<operation id="7395" st_id="375" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="796">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3652" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader.0.preheader:3063  %tmp = add i10 %tmp_20_4_cast, %tmp_18_4_cast

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="7396" st_id="375" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="796">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3653" bw="11" op_0_bw="10">
<![CDATA[
.preheader.0.preheader:3064  %tmp10_cast = zext i10 %tmp to i11

]]></Node>
<StgValue><ssdm name="tmp10_cast"/></StgValue>
</operation>

<operation id="7397" st_id="375" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="796">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3654" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader.0.preheader:3065  %convulution_horizont_4 = add i11 %tmp_21_4, %tmp10_cast

]]></Node>
<StgValue><ssdm name="convulution_horizont_4"/></StgValue>
</operation>

<operation id="7398" st_id="375" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="796">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3660" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.0.preheader:3071  %INPUT_BUNDLE_addr_38_1 = call i8 @_ssdm_op_Read.m_axi.i8P(i8* %INPUT_BUNDLE_addr_38)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_addr_38_1"/></StgValue>
</operation>

<operation id="7399" st_id="375" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="796">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3667" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:3078  %INPUT_BUNDLE_load_39 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_39, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_39"/></StgValue>
</operation>

<operation id="7400" st_id="375" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="796">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3672" bw="10" op_0_bw="9">
<![CDATA[
.preheader.0.preheader:3083  %sum5_neg_4_cast = sext i9 %sum5_neg_4 to i10

]]></Node>
<StgValue><ssdm name="sum5_neg_4_cast"/></StgValue>
</operation>

<operation id="7401" st_id="375" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="796">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3673" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader.0.preheader:3084  %sum6_neg_4 = add i10 %tmp_14_4_cast, %sum5_neg_4_cast

]]></Node>
<StgValue><ssdm name="sum6_neg_4"/></StgValue>
</operation>

<operation id="7402" st_id="375" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="796">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3674" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader.0.preheader:3085  %tmp_31_4 = sub i10 %sum6_neg_4, %tmp_20_4_cast

]]></Node>
<StgValue><ssdm name="tmp_31_4"/></StgValue>
</operation>

<operation id="7403" st_id="375" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="796">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3706" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:3117  %INPUT_BUNDLE_load_40 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_40, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_40"/></StgValue>
</operation>

<operation id="7404" st_id="375" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="796">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3713" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:3124  %INPUT_BUNDLE_load_41 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_41, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_41"/></StgValue>
</operation>

<operation id="7405" st_id="375" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="796">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3721" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:3132  %INPUT_BUNDLE_load_42 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_42, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_42"/></StgValue>
</operation>

<operation id="7406" st_id="375" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="796">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3728" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:3139  %INPUT_BUNDLE_load_43 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_43, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_43"/></StgValue>
</operation>

<operation id="7407" st_id="375" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="796">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3736" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:3147  %INPUT_BUNDLE_load_44 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_44, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_44"/></StgValue>
</operation>

<operation id="7408" st_id="375" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="796">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3744" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:3155  %INPUT_BUNDLE_load_45 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_45, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_45"/></StgValue>
</operation>

<operation id="7409" st_id="375" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="796">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3755" bw="20" op_0_bw="20" op_1_bw="10" op_2_bw="10">
<![CDATA[
.preheader.0.preheader:3166  %tmp_65 = call i20 @_ssdm_op_BitConcatenate.i20.i10.i10(i10 %tmp_11, i10 %i_1_4)

]]></Node>
<StgValue><ssdm name="tmp_65"/></StgValue>
</operation>

<operation id="7410" st_id="375" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="796">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3756" bw="32" op_0_bw="20">
<![CDATA[
.preheader.0.preheader:3167  %tmp_24_5 = zext i20 %tmp_65 to i32

]]></Node>
<StgValue><ssdm name="tmp_24_5"/></StgValue>
</operation>

<operation id="7411" st_id="375" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="796">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3757" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.0.preheader:3168  %input2_sum46 = add i32 %tmp_24_5, %input1006_phi

]]></Node>
<StgValue><ssdm name="input2_sum46"/></StgValue>
</operation>

<operation id="7412" st_id="375" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="796">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3758" bw="8" op_0_bw="8" op_1_bw="32">
<![CDATA[
.preheader.0.preheader:3169  %INPUT_BUNDLE_addr_46 = getelementptr i8* %INPUT_BUNDLE, i32 %input2_sum46

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_addr_46"/></StgValue>
</operation>

<operation id="7413" st_id="375" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="796">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3763" bw="20" op_0_bw="20" op_1_bw="10" op_2_bw="10">
<![CDATA[
.preheader.0.preheader:3174  %tmp_66 = call i20 @_ssdm_op_BitConcatenate.i20.i10.i10(i10 %tmp_18, i10 %i_1_4)

]]></Node>
<StgValue><ssdm name="tmp_66"/></StgValue>
</operation>

<operation id="7414" st_id="375" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="796">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3764" bw="32" op_0_bw="20">
<![CDATA[
.preheader.0.preheader:3175  %tmp_28_5 = zext i20 %tmp_66 to i32

]]></Node>
<StgValue><ssdm name="tmp_28_5"/></StgValue>
</operation>

<operation id="7415" st_id="375" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="796">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3765" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.0.preheader:3176  %input2_sum47 = add i32 %tmp_28_5, %input1006_phi

]]></Node>
<StgValue><ssdm name="input2_sum47"/></StgValue>
</operation>

<operation id="7416" st_id="375" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="796">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3766" bw="8" op_0_bw="8" op_1_bw="32">
<![CDATA[
.preheader.0.preheader:3177  %INPUT_BUNDLE_addr_47 = getelementptr i8* %INPUT_BUNDLE, i32 %input2_sum47

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_addr_47"/></StgValue>
</operation>
</state>

<state id="376" st_id="376">

<operation id="7417" st_id="376" stage="1" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="797">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3086" bw="1" op_0_bw="1" op_1_bw="8">
<![CDATA[
.preheader.0.preheader:2497  %OUTPUT_BUNDLE_addr_3_6 = call i1 @_ssdm_op_WriteResp.m_axi.i8P(i8* %OUTPUT_BUNDLE_addr_32)

]]></Node>
<StgValue><ssdm name="OUTPUT_BUNDLE_addr_3_6"/></StgValue>
</operation>

<operation id="7418" st_id="376" stage="1" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="797">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3176" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.0.preheader:2587  %tmp_38_24 = call double @llvm.sqrt.f64(double %tmp_37_24)

]]></Node>
<StgValue><ssdm name="tmp_38_24"/></StgValue>
</operation>

<operation id="7419" st_id="376" stage="8" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="797">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3285" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.0.preheader:2696  %tmp_30 = call double @llvm.sqrt.f64(double %tmp_29)

]]></Node>
<StgValue><ssdm name="tmp_30"/></StgValue>
</operation>

<operation id="7420" st_id="376" stage="17" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="797">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3385" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.0.preheader:2796  %tmp_38_1 = call double @llvm.sqrt.f64(double %tmp_37_1)

]]></Node>
<StgValue><ssdm name="tmp_38_1"/></StgValue>
</operation>

<operation id="7421" st_id="376" stage="24" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="797">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3485" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.0.preheader:2896  %tmp_38_2 = call double @llvm.sqrt.f64(double %tmp_37_2)

]]></Node>
<StgValue><ssdm name="tmp_38_2"/></StgValue>
</operation>

<operation id="7422" st_id="376" stage="1" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="797">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3584" bw="64" op_0_bw="32">
<![CDATA[
.preheader.0.preheader:2995  %tmp_37_3 = uitofp i32 %tmp_37_59 to double

]]></Node>
<StgValue><ssdm name="tmp_37_3"/></StgValue>
</operation>

<operation id="7423" st_id="376" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="797">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3668" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.0.preheader:3079  %INPUT_BUNDLE_addr_39_1 = call i8 @_ssdm_op_Read.m_axi.i8P(i8* %INPUT_BUNDLE_addr_39)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_addr_39_1"/></StgValue>
</operation>

<operation id="7424" st_id="376" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="797">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3706" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:3117  %INPUT_BUNDLE_load_40 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_40, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_40"/></StgValue>
</operation>

<operation id="7425" st_id="376" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="797">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3713" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:3124  %INPUT_BUNDLE_load_41 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_41, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_41"/></StgValue>
</operation>

<operation id="7426" st_id="376" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="797">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3721" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:3132  %INPUT_BUNDLE_load_42 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_42, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_42"/></StgValue>
</operation>

<operation id="7427" st_id="376" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="797">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3728" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:3139  %INPUT_BUNDLE_load_43 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_43, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_43"/></StgValue>
</operation>

<operation id="7428" st_id="376" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="797">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3736" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:3147  %INPUT_BUNDLE_load_44 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_44, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_44"/></StgValue>
</operation>

<operation id="7429" st_id="376" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="797">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3744" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:3155  %INPUT_BUNDLE_load_45 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_45, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_45"/></StgValue>
</operation>

<operation id="7430" st_id="376" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="797">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3759" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:3170  %INPUT_BUNDLE_load_46 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_46, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_46"/></StgValue>
</operation>

<operation id="7431" st_id="376" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="797">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3796" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader.0.preheader:3207  %i_1_5 = add i10 32, %i_mid2

]]></Node>
<StgValue><ssdm name="i_1_5"/></StgValue>
</operation>

<operation id="7432" st_id="376" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="797">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3896" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader.0.preheader:3307  %i_1_6 = add i10 33, %i_mid2

]]></Node>
<StgValue><ssdm name="i_1_6"/></StgValue>
</operation>
</state>

<state id="377" st_id="377">

<operation id="7433" st_id="377" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="798">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3177" bw="16" op_0_bw="16" op_1_bw="64">
<![CDATA[
.preheader.0.preheader:2588  %tmp_39_24 = call fastcc i16 @__hls_fptoui_double_(double %tmp_38_24)

]]></Node>
<StgValue><ssdm name="tmp_39_24"/></StgValue>
</operation>

<operation id="7434" st_id="377" stage="7" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="798">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3285" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.0.preheader:2696  %tmp_30 = call double @llvm.sqrt.f64(double %tmp_29)

]]></Node>
<StgValue><ssdm name="tmp_30"/></StgValue>
</operation>

<operation id="7435" st_id="377" stage="16" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="798">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3385" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.0.preheader:2796  %tmp_38_1 = call double @llvm.sqrt.f64(double %tmp_37_1)

]]></Node>
<StgValue><ssdm name="tmp_38_1"/></StgValue>
</operation>

<operation id="7436" st_id="377" stage="23" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="798">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3485" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.0.preheader:2896  %tmp_38_2 = call double @llvm.sqrt.f64(double %tmp_37_2)

]]></Node>
<StgValue><ssdm name="tmp_38_2"/></StgValue>
</operation>

<operation id="7437" st_id="377" stage="31" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="798">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3585" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.0.preheader:2996  %tmp_38_3 = call double @llvm.sqrt.f64(double %tmp_37_3)

]]></Node>
<StgValue><ssdm name="tmp_38_3"/></StgValue>
</operation>

<operation id="7438" st_id="377" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="798">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3661" bw="9" op_0_bw="9" op_1_bw="8" op_2_bw="1">
<![CDATA[
.preheader.0.preheader:3072  %tmp_26_4 = call i9 @_ssdm_op_BitConcatenate.i9.i8.i1(i8 %INPUT_BUNDLE_addr_38_1, i1 false)

]]></Node>
<StgValue><ssdm name="tmp_26_4"/></StgValue>
</operation>

<operation id="7439" st_id="377" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="798">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3662" bw="11" op_0_bw="9">
<![CDATA[
.preheader.0.preheader:3073  %tmp_26_4_cast = zext i9 %tmp_26_4 to i11

]]></Node>
<StgValue><ssdm name="tmp_26_4_cast"/></StgValue>
</operation>

<operation id="7440" st_id="377" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="798">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3669" bw="9" op_0_bw="9" op_1_bw="8" op_2_bw="1">
<![CDATA[
.preheader.0.preheader:3080  %tmp_30_4 = call i9 @_ssdm_op_BitConcatenate.i9.i8.i1(i8 %INPUT_BUNDLE_addr_39_1, i1 false)

]]></Node>
<StgValue><ssdm name="tmp_30_4"/></StgValue>
</operation>

<operation id="7441" st_id="377" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="798">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3670" bw="11" op_0_bw="9">
<![CDATA[
.preheader.0.preheader:3081  %tmp_30_4_cast = zext i9 %tmp_30_4 to i11

]]></Node>
<StgValue><ssdm name="tmp_30_4_cast"/></StgValue>
</operation>

<operation id="7442" st_id="377" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="798">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3675" bw="11" op_0_bw="10">
<![CDATA[
.preheader.0.preheader:3086  %tmp_31_4_cast = sext i10 %tmp_31_4 to i11

]]></Node>
<StgValue><ssdm name="tmp_31_4_cast"/></StgValue>
</operation>

<operation id="7443" st_id="377" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="798">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3676" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader.0.preheader:3087  %tmp_32_4 = sub i11 %tmp_31_4_cast, %tmp_26_4_cast

]]></Node>
<StgValue><ssdm name="tmp_32_4"/></StgValue>
</operation>

<operation id="7444" st_id="377" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="798">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3677" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader.0.preheader:3088  %convulution_vertical_4 = add i11 %tmp_30_4_cast, %tmp_32_4

]]></Node>
<StgValue><ssdm name="convulution_vertical_4"/></StgValue>
</operation>

<operation id="7445" st_id="377" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="798">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3678" bw="20" op_0_bw="11">
<![CDATA[
.preheader.0.preheader:3089  %tmp_33_4 = sext i11 %convulution_horizont_4 to i20

]]></Node>
<StgValue><ssdm name="tmp_33_4"/></StgValue>
</operation>

<operation id="7446" st_id="377" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="798">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3679" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.preheader.0.preheader:3090  %tmp_34_4 = mul i20 %tmp_33_4, %tmp_33_4

]]></Node>
<StgValue><ssdm name="tmp_34_4"/></StgValue>
</operation>

<operation id="7447" st_id="377" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="798">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3707" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.0.preheader:3118  %INPUT_BUNDLE_addr_40_1 = call i8 @_ssdm_op_Read.m_axi.i8P(i8* %INPUT_BUNDLE_addr_40)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_addr_40_1"/></StgValue>
</operation>

<operation id="7448" st_id="377" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="798">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3713" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:3124  %INPUT_BUNDLE_load_41 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_41, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_41"/></StgValue>
</operation>

<operation id="7449" st_id="377" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="798">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3721" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:3132  %INPUT_BUNDLE_load_42 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_42, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_42"/></StgValue>
</operation>

<operation id="7450" st_id="377" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="798">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3728" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:3139  %INPUT_BUNDLE_load_43 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_43, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_43"/></StgValue>
</operation>

<operation id="7451" st_id="377" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="798">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3736" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:3147  %INPUT_BUNDLE_load_44 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_44, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_44"/></StgValue>
</operation>

<operation id="7452" st_id="377" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="798">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3744" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:3155  %INPUT_BUNDLE_load_45 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_45, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_45"/></StgValue>
</operation>

<operation id="7453" st_id="377" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="798">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3759" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:3170  %INPUT_BUNDLE_load_46 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_46, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_46"/></StgValue>
</operation>

<operation id="7454" st_id="377" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="798">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3767" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:3178  %INPUT_BUNDLE_load_47 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_47, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_47"/></StgValue>
</operation>

<operation id="7455" st_id="377" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="798">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3797" bw="21" op_0_bw="10">
<![CDATA[
.preheader.0.preheader:3208  %tmp_3_6_cast1 = zext i10 %i_1_5 to i21

]]></Node>
<StgValue><ssdm name="tmp_3_6_cast1"/></StgValue>
</operation>

<operation id="7456" st_id="377" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="798">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3798" bw="20" op_0_bw="10">
<![CDATA[
.preheader.0.preheader:3209  %tmp_3_6_cast = zext i10 %i_1_5 to i20

]]></Node>
<StgValue><ssdm name="tmp_3_6_cast"/></StgValue>
</operation>

<operation id="7457" st_id="377" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="798">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3799" bw="20" op_0_bw="20" op_1_bw="10" op_2_bw="10">
<![CDATA[
.preheader.0.preheader:3210  %tmp_45 = call i20 @_ssdm_op_BitConcatenate.i20.i10.i10(i10 %j_mid2, i10 %i_1_5)

]]></Node>
<StgValue><ssdm name="tmp_45"/></StgValue>
</operation>

<operation id="7458" st_id="377" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="798">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3800" bw="32" op_0_bw="20">
<![CDATA[
.preheader.0.preheader:3211  %tmp_6_6 = zext i20 %tmp_45 to i32

]]></Node>
<StgValue><ssdm name="tmp_6_6"/></StgValue>
</operation>

<operation id="7459" st_id="377" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="798">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3801" bw="21" op_0_bw="20">
<![CDATA[
.preheader.0.preheader:3212  %tmp_6_6_cast = zext i20 %tmp_45 to i21

]]></Node>
<StgValue><ssdm name="tmp_6_6_cast"/></StgValue>
</operation>

<operation id="7460" st_id="377" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="798">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3802" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
.preheader.0.preheader:3213  %sum2_6 = add i21 -1025, %tmp_6_6_cast

]]></Node>
<StgValue><ssdm name="sum2_6"/></StgValue>
</operation>

<operation id="7461" st_id="377" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="798">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3803" bw="32" op_0_bw="21">
<![CDATA[
.preheader.0.preheader:3214  %sum2_6_cast = sext i21 %sum2_6 to i32

]]></Node>
<StgValue><ssdm name="sum2_6_cast"/></StgValue>
</operation>

<operation id="7462" st_id="377" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="798">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3804" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.0.preheader:3215  %input2_sum48 = add i32 %sum2_6_cast, %input1006_phi

]]></Node>
<StgValue><ssdm name="input2_sum48"/></StgValue>
</operation>

<operation id="7463" st_id="377" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="798">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3805" bw="8" op_0_bw="8" op_1_bw="32">
<![CDATA[
.preheader.0.preheader:3216  %INPUT_BUNDLE_addr_48 = getelementptr i8* %INPUT_BUNDLE, i32 %input2_sum48

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_addr_48"/></StgValue>
</operation>

<operation id="7464" st_id="377" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="798">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3809" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.preheader.0.preheader:3220  %sum4_6 = add i20 %tmp_3_6_cast, %tmp_9

]]></Node>
<StgValue><ssdm name="sum4_6"/></StgValue>
</operation>

<operation id="7465" st_id="377" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="798">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3810" bw="32" op_0_bw="20">
<![CDATA[
.preheader.0.preheader:3221  %sum4_6_cast = zext i20 %sum4_6 to i32

]]></Node>
<StgValue><ssdm name="sum4_6_cast"/></StgValue>
</operation>

<operation id="7466" st_id="377" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="798">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3811" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.0.preheader:3222  %input2_sum49 = add i32 %sum4_6_cast, %input1006_phi

]]></Node>
<StgValue><ssdm name="input2_sum49"/></StgValue>
</operation>

<operation id="7467" st_id="377" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="798">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3812" bw="8" op_0_bw="8" op_1_bw="32">
<![CDATA[
.preheader.0.preheader:3223  %INPUT_BUNDLE_addr_49 = getelementptr i8* %INPUT_BUNDLE, i32 %input2_sum49

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_addr_49"/></StgValue>
</operation>

<operation id="7468" st_id="377" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="798">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3817" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
.preheader.0.preheader:3228  %sum6_6 = add i21 1023, %tmp_6_6_cast

]]></Node>
<StgValue><ssdm name="sum6_6"/></StgValue>
</operation>

<operation id="7469" st_id="377" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="798">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3818" bw="32" op_0_bw="21">
<![CDATA[
.preheader.0.preheader:3229  %sum6_6_cast = zext i21 %sum6_6 to i32

]]></Node>
<StgValue><ssdm name="sum6_6_cast"/></StgValue>
</operation>

<operation id="7470" st_id="377" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="798">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3819" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.0.preheader:3230  %input2_sum50 = add i32 %sum6_6_cast, %input1006_phi

]]></Node>
<StgValue><ssdm name="input2_sum50"/></StgValue>
</operation>

<operation id="7471" st_id="377" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="798">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3820" bw="8" op_0_bw="8" op_1_bw="32">
<![CDATA[
.preheader.0.preheader:3231  %INPUT_BUNDLE_addr_50 = getelementptr i8* %INPUT_BUNDLE, i32 %input2_sum50

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_addr_50"/></StgValue>
</operation>

<operation id="7472" st_id="377" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="798">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3824" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
.preheader.0.preheader:3235  %sum8_6 = add i21 -1023, %tmp_6_6_cast

]]></Node>
<StgValue><ssdm name="sum8_6"/></StgValue>
</operation>

<operation id="7473" st_id="377" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="798">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3825" bw="32" op_0_bw="21">
<![CDATA[
.preheader.0.preheader:3236  %sum8_6_cast = sext i21 %sum8_6 to i32

]]></Node>
<StgValue><ssdm name="sum8_6_cast"/></StgValue>
</operation>

<operation id="7474" st_id="377" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="798">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3826" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.0.preheader:3237  %input2_sum51 = add i32 %sum8_6_cast, %input1006_phi

]]></Node>
<StgValue><ssdm name="input2_sum51"/></StgValue>
</operation>

<operation id="7475" st_id="377" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="798">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3827" bw="8" op_0_bw="8" op_1_bw="32">
<![CDATA[
.preheader.0.preheader:3238  %INPUT_BUNDLE_addr_51 = getelementptr i8* %INPUT_BUNDLE, i32 %input2_sum51

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_addr_51"/></StgValue>
</operation>

<operation id="7476" st_id="377" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="798">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3832" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
.preheader.0.preheader:3243  %sum10_6 = add i21 %tmp_3_6_cast1, %tmp_15_cast

]]></Node>
<StgValue><ssdm name="sum10_6"/></StgValue>
</operation>

<operation id="7477" st_id="377" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="798">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3833" bw="32" op_0_bw="21">
<![CDATA[
.preheader.0.preheader:3244  %sum10_6_cast = zext i21 %sum10_6 to i32

]]></Node>
<StgValue><ssdm name="sum10_6_cast"/></StgValue>
</operation>

<operation id="7478" st_id="377" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="798">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3834" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.0.preheader:3245  %input2_sum52 = add i32 %sum10_6_cast, %input1006_phi

]]></Node>
<StgValue><ssdm name="input2_sum52"/></StgValue>
</operation>

<operation id="7479" st_id="377" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="798">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3835" bw="8" op_0_bw="8" op_1_bw="32">
<![CDATA[
.preheader.0.preheader:3246  %INPUT_BUNDLE_addr_52 = getelementptr i8* %INPUT_BUNDLE, i32 %input2_sum52

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_addr_52"/></StgValue>
</operation>

<operation id="7480" st_id="377" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="798">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3840" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
.preheader.0.preheader:3251  %sum12_6 = add i21 1025, %tmp_6_6_cast

]]></Node>
<StgValue><ssdm name="sum12_6"/></StgValue>
</operation>

<operation id="7481" st_id="377" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="798">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3841" bw="32" op_0_bw="21">
<![CDATA[
.preheader.0.preheader:3252  %sum12_6_cast = zext i21 %sum12_6 to i32

]]></Node>
<StgValue><ssdm name="sum12_6_cast"/></StgValue>
</operation>

<operation id="7482" st_id="377" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="798">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3842" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.0.preheader:3253  %input2_sum53 = add i32 %sum12_6_cast, %input1006_phi

]]></Node>
<StgValue><ssdm name="input2_sum53"/></StgValue>
</operation>

<operation id="7483" st_id="377" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="798">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3843" bw="8" op_0_bw="8" op_1_bw="32">
<![CDATA[
.preheader.0.preheader:3254  %INPUT_BUNDLE_addr_53 = getelementptr i8* %INPUT_BUNDLE, i32 %input2_sum53

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_addr_53"/></StgValue>
</operation>

<operation id="7484" st_id="377" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="798">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3855" bw="20" op_0_bw="20" op_1_bw="10" op_2_bw="10">
<![CDATA[
.preheader.0.preheader:3266  %tmp_67 = call i20 @_ssdm_op_BitConcatenate.i20.i10.i10(i10 %tmp_11, i10 %i_1_5)

]]></Node>
<StgValue><ssdm name="tmp_67"/></StgValue>
</operation>

<operation id="7485" st_id="377" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="798">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3856" bw="32" op_0_bw="20">
<![CDATA[
.preheader.0.preheader:3267  %tmp_24_6 = zext i20 %tmp_67 to i32

]]></Node>
<StgValue><ssdm name="tmp_24_6"/></StgValue>
</operation>

<operation id="7486" st_id="377" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="798">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3857" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.0.preheader:3268  %input2_sum54 = add i32 %tmp_24_6, %input1006_phi

]]></Node>
<StgValue><ssdm name="input2_sum54"/></StgValue>
</operation>

<operation id="7487" st_id="377" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="798">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3858" bw="8" op_0_bw="8" op_1_bw="32">
<![CDATA[
.preheader.0.preheader:3269  %INPUT_BUNDLE_addr_54 = getelementptr i8* %INPUT_BUNDLE, i32 %input2_sum54

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_addr_54"/></StgValue>
</operation>

<operation id="7488" st_id="377" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="798">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3863" bw="20" op_0_bw="20" op_1_bw="10" op_2_bw="10">
<![CDATA[
.preheader.0.preheader:3274  %tmp_68 = call i20 @_ssdm_op_BitConcatenate.i20.i10.i10(i10 %tmp_18, i10 %i_1_5)

]]></Node>
<StgValue><ssdm name="tmp_68"/></StgValue>
</operation>

<operation id="7489" st_id="377" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="798">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3864" bw="32" op_0_bw="20">
<![CDATA[
.preheader.0.preheader:3275  %tmp_28_6 = zext i20 %tmp_68 to i32

]]></Node>
<StgValue><ssdm name="tmp_28_6"/></StgValue>
</operation>

<operation id="7490" st_id="377" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="798">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3865" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.0.preheader:3276  %input2_sum55 = add i32 %tmp_28_6, %input1006_phi

]]></Node>
<StgValue><ssdm name="input2_sum55"/></StgValue>
</operation>

<operation id="7491" st_id="377" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="798">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3866" bw="8" op_0_bw="8" op_1_bw="32">
<![CDATA[
.preheader.0.preheader:3277  %INPUT_BUNDLE_addr_55 = getelementptr i8* %INPUT_BUNDLE, i32 %input2_sum55

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_addr_55"/></StgValue>
</operation>

<operation id="7492" st_id="377" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="798">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3891" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.0.preheader:3302  %output4_sum6 = add i32 %tmp_6_6, %output1007_phi

]]></Node>
<StgValue><ssdm name="output4_sum6"/></StgValue>
</operation>

<operation id="7493" st_id="377" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="798">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3892" bw="8" op_0_bw="8" op_1_bw="32">
<![CDATA[
.preheader.0.preheader:3303  %OUTPUT_BUNDLE_addr_6 = getelementptr i8* %OUTPUT_BUNDLE, i32 %output4_sum6

]]></Node>
<StgValue><ssdm name="OUTPUT_BUNDLE_addr_6"/></StgValue>
</operation>

<operation id="7494" st_id="377" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="798">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3897" bw="21" op_0_bw="10">
<![CDATA[
.preheader.0.preheader:3308  %tmp_3_7_cast1 = zext i10 %i_1_6 to i21

]]></Node>
<StgValue><ssdm name="tmp_3_7_cast1"/></StgValue>
</operation>

<operation id="7495" st_id="377" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="798">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3898" bw="20" op_0_bw="10">
<![CDATA[
.preheader.0.preheader:3309  %tmp_3_7_cast = zext i10 %i_1_6 to i20

]]></Node>
<StgValue><ssdm name="tmp_3_7_cast"/></StgValue>
</operation>

<operation id="7496" st_id="377" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="798">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3899" bw="20" op_0_bw="20" op_1_bw="10" op_2_bw="10">
<![CDATA[
.preheader.0.preheader:3310  %tmp_46 = call i20 @_ssdm_op_BitConcatenate.i20.i10.i10(i10 %j_mid2, i10 %i_1_6)

]]></Node>
<StgValue><ssdm name="tmp_46"/></StgValue>
</operation>

<operation id="7497" st_id="377" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="798">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3900" bw="32" op_0_bw="20">
<![CDATA[
.preheader.0.preheader:3311  %tmp_6_7 = zext i20 %tmp_46 to i32

]]></Node>
<StgValue><ssdm name="tmp_6_7"/></StgValue>
</operation>

<operation id="7498" st_id="377" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="798">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3901" bw="21" op_0_bw="20">
<![CDATA[
.preheader.0.preheader:3312  %tmp_6_7_cast = zext i20 %tmp_46 to i21

]]></Node>
<StgValue><ssdm name="tmp_6_7_cast"/></StgValue>
</operation>

<operation id="7499" st_id="377" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="798">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3902" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
.preheader.0.preheader:3313  %sum2_7 = add i21 -1025, %tmp_6_7_cast

]]></Node>
<StgValue><ssdm name="sum2_7"/></StgValue>
</operation>

<operation id="7500" st_id="377" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="798">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3903" bw="32" op_0_bw="21">
<![CDATA[
.preheader.0.preheader:3314  %sum2_7_cast = sext i21 %sum2_7 to i32

]]></Node>
<StgValue><ssdm name="sum2_7_cast"/></StgValue>
</operation>

<operation id="7501" st_id="377" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="798">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3904" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.0.preheader:3315  %input2_sum56 = add i32 %sum2_7_cast, %input1006_phi

]]></Node>
<StgValue><ssdm name="input2_sum56"/></StgValue>
</operation>

<operation id="7502" st_id="377" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="798">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3905" bw="8" op_0_bw="8" op_1_bw="32">
<![CDATA[
.preheader.0.preheader:3316  %INPUT_BUNDLE_addr_56 = getelementptr i8* %INPUT_BUNDLE, i32 %input2_sum56

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_addr_56"/></StgValue>
</operation>

<operation id="7503" st_id="377" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="798">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3909" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.preheader.0.preheader:3320  %sum4_7 = add i20 %tmp_3_7_cast, %tmp_9

]]></Node>
<StgValue><ssdm name="sum4_7"/></StgValue>
</operation>

<operation id="7504" st_id="377" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="798">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3910" bw="32" op_0_bw="20">
<![CDATA[
.preheader.0.preheader:3321  %sum4_7_cast = zext i20 %sum4_7 to i32

]]></Node>
<StgValue><ssdm name="sum4_7_cast"/></StgValue>
</operation>

<operation id="7505" st_id="377" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="798">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3911" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.0.preheader:3322  %input2_sum57 = add i32 %sum4_7_cast, %input1006_phi

]]></Node>
<StgValue><ssdm name="input2_sum57"/></StgValue>
</operation>

<operation id="7506" st_id="377" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="798">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3912" bw="8" op_0_bw="8" op_1_bw="32">
<![CDATA[
.preheader.0.preheader:3323  %INPUT_BUNDLE_addr_57 = getelementptr i8* %INPUT_BUNDLE, i32 %input2_sum57

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_addr_57"/></StgValue>
</operation>

<operation id="7507" st_id="377" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="798">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3917" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
.preheader.0.preheader:3328  %sum6_7 = add i21 1023, %tmp_6_7_cast

]]></Node>
<StgValue><ssdm name="sum6_7"/></StgValue>
</operation>

<operation id="7508" st_id="377" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="798">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3918" bw="32" op_0_bw="21">
<![CDATA[
.preheader.0.preheader:3329  %sum6_7_cast = zext i21 %sum6_7 to i32

]]></Node>
<StgValue><ssdm name="sum6_7_cast"/></StgValue>
</operation>

<operation id="7509" st_id="377" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="798">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3919" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.0.preheader:3330  %input2_sum58 = add i32 %sum6_7_cast, %input1006_phi

]]></Node>
<StgValue><ssdm name="input2_sum58"/></StgValue>
</operation>

<operation id="7510" st_id="377" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="798">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3920" bw="8" op_0_bw="8" op_1_bw="32">
<![CDATA[
.preheader.0.preheader:3331  %INPUT_BUNDLE_addr_58 = getelementptr i8* %INPUT_BUNDLE, i32 %input2_sum58

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_addr_58"/></StgValue>
</operation>

<operation id="7511" st_id="377" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="798">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3924" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
.preheader.0.preheader:3335  %sum8_7 = add i21 -1023, %tmp_6_7_cast

]]></Node>
<StgValue><ssdm name="sum8_7"/></StgValue>
</operation>

<operation id="7512" st_id="377" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="798">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3925" bw="32" op_0_bw="21">
<![CDATA[
.preheader.0.preheader:3336  %sum8_7_cast = sext i21 %sum8_7 to i32

]]></Node>
<StgValue><ssdm name="sum8_7_cast"/></StgValue>
</operation>

<operation id="7513" st_id="377" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="798">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3926" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.0.preheader:3337  %input2_sum59 = add i32 %sum8_7_cast, %input1006_phi

]]></Node>
<StgValue><ssdm name="input2_sum59"/></StgValue>
</operation>

<operation id="7514" st_id="377" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="798">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3927" bw="8" op_0_bw="8" op_1_bw="32">
<![CDATA[
.preheader.0.preheader:3338  %INPUT_BUNDLE_addr_59 = getelementptr i8* %INPUT_BUNDLE, i32 %input2_sum59

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_addr_59"/></StgValue>
</operation>

<operation id="7515" st_id="377" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="798">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3932" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
.preheader.0.preheader:3343  %sum10_7 = add i21 %tmp_3_7_cast1, %tmp_15_cast

]]></Node>
<StgValue><ssdm name="sum10_7"/></StgValue>
</operation>

<operation id="7516" st_id="377" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="798">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3933" bw="32" op_0_bw="21">
<![CDATA[
.preheader.0.preheader:3344  %sum10_7_cast = zext i21 %sum10_7 to i32

]]></Node>
<StgValue><ssdm name="sum10_7_cast"/></StgValue>
</operation>

<operation id="7517" st_id="377" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="798">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3934" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.0.preheader:3345  %input2_sum60 = add i32 %sum10_7_cast, %input1006_phi

]]></Node>
<StgValue><ssdm name="input2_sum60"/></StgValue>
</operation>

<operation id="7518" st_id="377" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="798">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3935" bw="8" op_0_bw="8" op_1_bw="32">
<![CDATA[
.preheader.0.preheader:3346  %INPUT_BUNDLE_addr_60 = getelementptr i8* %INPUT_BUNDLE, i32 %input2_sum60

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_addr_60"/></StgValue>
</operation>

<operation id="7519" st_id="377" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="798">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3940" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
.preheader.0.preheader:3351  %sum12_7 = add i21 1025, %tmp_6_7_cast

]]></Node>
<StgValue><ssdm name="sum12_7"/></StgValue>
</operation>

<operation id="7520" st_id="377" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="798">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3941" bw="32" op_0_bw="21">
<![CDATA[
.preheader.0.preheader:3352  %sum12_7_cast = zext i21 %sum12_7 to i32

]]></Node>
<StgValue><ssdm name="sum12_7_cast"/></StgValue>
</operation>

<operation id="7521" st_id="377" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="798">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3942" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.0.preheader:3353  %input2_sum61 = add i32 %sum12_7_cast, %input1006_phi

]]></Node>
<StgValue><ssdm name="input2_sum61"/></StgValue>
</operation>

<operation id="7522" st_id="377" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="798">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3943" bw="8" op_0_bw="8" op_1_bw="32">
<![CDATA[
.preheader.0.preheader:3354  %INPUT_BUNDLE_addr_61 = getelementptr i8* %INPUT_BUNDLE, i32 %input2_sum61

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_addr_61"/></StgValue>
</operation>

<operation id="7523" st_id="377" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="798">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3955" bw="20" op_0_bw="20" op_1_bw="10" op_2_bw="10">
<![CDATA[
.preheader.0.preheader:3366  %tmp_69 = call i20 @_ssdm_op_BitConcatenate.i20.i10.i10(i10 %tmp_11, i10 %i_1_6)

]]></Node>
<StgValue><ssdm name="tmp_69"/></StgValue>
</operation>

<operation id="7524" st_id="377" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="798">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3956" bw="32" op_0_bw="20">
<![CDATA[
.preheader.0.preheader:3367  %tmp_24_7 = zext i20 %tmp_69 to i32

]]></Node>
<StgValue><ssdm name="tmp_24_7"/></StgValue>
</operation>

<operation id="7525" st_id="377" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="798">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3957" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.0.preheader:3368  %input2_sum62 = add i32 %tmp_24_7, %input1006_phi

]]></Node>
<StgValue><ssdm name="input2_sum62"/></StgValue>
</operation>

<operation id="7526" st_id="377" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="798">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3958" bw="8" op_0_bw="8" op_1_bw="32">
<![CDATA[
.preheader.0.preheader:3369  %INPUT_BUNDLE_addr_62 = getelementptr i8* %INPUT_BUNDLE, i32 %input2_sum62

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_addr_62"/></StgValue>
</operation>

<operation id="7527" st_id="377" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="798">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3963" bw="20" op_0_bw="20" op_1_bw="10" op_2_bw="10">
<![CDATA[
.preheader.0.preheader:3374  %tmp_70 = call i20 @_ssdm_op_BitConcatenate.i20.i10.i10(i10 %tmp_18, i10 %i_1_6)

]]></Node>
<StgValue><ssdm name="tmp_70"/></StgValue>
</operation>

<operation id="7528" st_id="377" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="798">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3964" bw="32" op_0_bw="20">
<![CDATA[
.preheader.0.preheader:3375  %tmp_28_7 = zext i20 %tmp_70 to i32

]]></Node>
<StgValue><ssdm name="tmp_28_7"/></StgValue>
</operation>

<operation id="7529" st_id="377" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="798">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3965" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.0.preheader:3376  %input2_sum63 = add i32 %tmp_28_7, %input1006_phi

]]></Node>
<StgValue><ssdm name="input2_sum63"/></StgValue>
</operation>

<operation id="7530" st_id="377" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="798">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3966" bw="8" op_0_bw="8" op_1_bw="32">
<![CDATA[
.preheader.0.preheader:3377  %INPUT_BUNDLE_addr_63 = getelementptr i8* %INPUT_BUNDLE, i32 %input2_sum63

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_addr_63"/></StgValue>
</operation>

<operation id="7531" st_id="377" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="798">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3991" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.0.preheader:3402  %output4_sum7 = add i32 %tmp_6_7, %output1007_phi

]]></Node>
<StgValue><ssdm name="output4_sum7"/></StgValue>
</operation>

<operation id="7532" st_id="377" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="798">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3992" bw="8" op_0_bw="8" op_1_bw="32">
<![CDATA[
.preheader.0.preheader:3403  %OUTPUT_BUNDLE_addr_7 = getelementptr i8* %OUTPUT_BUNDLE, i32 %output4_sum7

]]></Node>
<StgValue><ssdm name="OUTPUT_BUNDLE_addr_7"/></StgValue>
</operation>
</state>

<state id="378" st_id="378">

<operation id="7533" st_id="378" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="799">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3177" bw="16" op_0_bw="16" op_1_bw="64">
<![CDATA[
.preheader.0.preheader:2588  %tmp_39_24 = call fastcc i16 @__hls_fptoui_double_(double %tmp_38_24)

]]></Node>
<StgValue><ssdm name="tmp_39_24"/></StgValue>
</operation>

<operation id="7534" st_id="378" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="799">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3178" bw="2" op_0_bw="2" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.0.preheader:2589  %tmp_208 = call i2 @_ssdm_op_PartSelect.i2.i16.i32.i32(i16 %tmp_39_24, i32 8, i32 9)

]]></Node>
<StgValue><ssdm name="tmp_208"/></StgValue>
</operation>

<operation id="7535" st_id="378" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="799">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3179" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader.0.preheader:2590  %icmp33 = icmp ne i2 %tmp_208, 0

]]></Node>
<StgValue><ssdm name="icmp33"/></StgValue>
</operation>

<operation id="7536" st_id="378" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="799">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3180" bw="8" op_0_bw="16">
<![CDATA[
.preheader.0.preheader:2591  %tmp_209 = trunc i16 %tmp_39_24 to i8

]]></Node>
<StgValue><ssdm name="tmp_209"/></StgValue>
</operation>

<operation id="7537" st_id="378" stage="6" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="799">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3285" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.0.preheader:2696  %tmp_30 = call double @llvm.sqrt.f64(double %tmp_29)

]]></Node>
<StgValue><ssdm name="tmp_30"/></StgValue>
</operation>

<operation id="7538" st_id="378" stage="15" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="799">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3385" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.0.preheader:2796  %tmp_38_1 = call double @llvm.sqrt.f64(double %tmp_37_1)

]]></Node>
<StgValue><ssdm name="tmp_38_1"/></StgValue>
</operation>

<operation id="7539" st_id="378" stage="22" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="799">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3485" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.0.preheader:2896  %tmp_38_2 = call double @llvm.sqrt.f64(double %tmp_37_2)

]]></Node>
<StgValue><ssdm name="tmp_38_2"/></StgValue>
</operation>

<operation id="7540" st_id="378" stage="30" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="799">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3585" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.0.preheader:2996  %tmp_38_3 = call double @llvm.sqrt.f64(double %tmp_37_3)

]]></Node>
<StgValue><ssdm name="tmp_38_3"/></StgValue>
</operation>

<operation id="7541" st_id="378" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="799">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3680" bw="20" op_0_bw="11">
<![CDATA[
.preheader.0.preheader:3091  %tmp_35_4 = sext i11 %convulution_vertical_4 to i20

]]></Node>
<StgValue><ssdm name="tmp_35_4"/></StgValue>
</operation>

<operation id="7542" st_id="378" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="799">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3681" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.preheader.0.preheader:3092  %tmp_36_4 = mul i20 %tmp_35_4, %tmp_35_4

]]></Node>
<StgValue><ssdm name="tmp_36_4"/></StgValue>
</operation>

<operation id="7543" st_id="378" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="799">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3682" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.preheader.0.preheader:3093  %p_4 = add i20 %tmp_34_4, %tmp_36_4

]]></Node>
<StgValue><ssdm name="p_4"/></StgValue>
</operation>

<operation id="7544" st_id="378" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="799">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3714" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.0.preheader:3125  %INPUT_BUNDLE_addr_41_1 = call i8 @_ssdm_op_Read.m_axi.i8P(i8* %INPUT_BUNDLE_addr_41)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_addr_41_1"/></StgValue>
</operation>

<operation id="7545" st_id="378" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="799">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3721" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:3132  %INPUT_BUNDLE_load_42 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_42, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_42"/></StgValue>
</operation>

<operation id="7546" st_id="378" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="799">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3728" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:3139  %INPUT_BUNDLE_load_43 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_43, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_43"/></StgValue>
</operation>

<operation id="7547" st_id="378" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="799">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3736" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:3147  %INPUT_BUNDLE_load_44 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_44, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_44"/></StgValue>
</operation>

<operation id="7548" st_id="378" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="799">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3744" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:3155  %INPUT_BUNDLE_load_45 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_45, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_45"/></StgValue>
</operation>

<operation id="7549" st_id="378" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="799">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3759" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:3170  %INPUT_BUNDLE_load_46 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_46, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_46"/></StgValue>
</operation>

<operation id="7550" st_id="378" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="799">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3767" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:3178  %INPUT_BUNDLE_load_47 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_47, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_47"/></StgValue>
</operation>

<operation id="7551" st_id="378" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="799">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3806" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:3217  %INPUT_BUNDLE_load_48 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_48, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_48"/></StgValue>
</operation>
</state>

<state id="379" st_id="379">

<operation id="7552" st_id="379" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="800">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3181" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader.0.preheader:2592  %tmp_42_24 = select i1 %icmp33, i8 -1, i8 %tmp_209

]]></Node>
<StgValue><ssdm name="tmp_42_24"/></StgValue>
</operation>

<operation id="7553" st_id="379" stage="5" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="800">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3285" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.0.preheader:2696  %tmp_30 = call double @llvm.sqrt.f64(double %tmp_29)

]]></Node>
<StgValue><ssdm name="tmp_30"/></StgValue>
</operation>

<operation id="7554" st_id="379" stage="14" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="800">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3385" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.0.preheader:2796  %tmp_38_1 = call double @llvm.sqrt.f64(double %tmp_37_1)

]]></Node>
<StgValue><ssdm name="tmp_38_1"/></StgValue>
</operation>

<operation id="7555" st_id="379" stage="21" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="800">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3485" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.0.preheader:2896  %tmp_38_2 = call double @llvm.sqrt.f64(double %tmp_37_2)

]]></Node>
<StgValue><ssdm name="tmp_38_2"/></StgValue>
</operation>

<operation id="7556" st_id="379" stage="29" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="800">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3585" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.0.preheader:2996  %tmp_38_3 = call double @llvm.sqrt.f64(double %tmp_37_3)

]]></Node>
<StgValue><ssdm name="tmp_38_3"/></StgValue>
</operation>

<operation id="7557" st_id="379" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="800">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3683" bw="32" op_0_bw="20">
<![CDATA[
.preheader.0.preheader:3094  %tmp_37_60 = zext i20 %p_4 to i32

]]></Node>
<StgValue><ssdm name="tmp_37_60"/></StgValue>
</operation>

<operation id="7558" st_id="379" stage="6" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="800">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3684" bw="64" op_0_bw="32">
<![CDATA[
.preheader.0.preheader:3095  %tmp_37_4 = uitofp i32 %tmp_37_60 to double

]]></Node>
<StgValue><ssdm name="tmp_37_4"/></StgValue>
</operation>

<operation id="7559" st_id="379" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="800">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3722" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.0.preheader:3133  %INPUT_BUNDLE_addr_42_1 = call i8 @_ssdm_op_Read.m_axi.i8P(i8* %INPUT_BUNDLE_addr_42)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_addr_42_1"/></StgValue>
</operation>

<operation id="7560" st_id="379" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="800">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3728" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:3139  %INPUT_BUNDLE_load_43 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_43, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_43"/></StgValue>
</operation>

<operation id="7561" st_id="379" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="800">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3736" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:3147  %INPUT_BUNDLE_load_44 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_44, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_44"/></StgValue>
</operation>

<operation id="7562" st_id="379" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="800">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3744" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:3155  %INPUT_BUNDLE_load_45 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_45, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_45"/></StgValue>
</operation>

<operation id="7563" st_id="379" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="800">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3759" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:3170  %INPUT_BUNDLE_load_46 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_46, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_46"/></StgValue>
</operation>

<operation id="7564" st_id="379" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="800">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3767" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:3178  %INPUT_BUNDLE_load_47 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_47, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_47"/></StgValue>
</operation>

<operation id="7565" st_id="379" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="800">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3806" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:3217  %INPUT_BUNDLE_load_48 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_48, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_48"/></StgValue>
</operation>

<operation id="7566" st_id="379" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="800">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3813" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:3224  %INPUT_BUNDLE_load_49 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_49, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_49"/></StgValue>
</operation>
</state>

<state id="380" st_id="380">

<operation id="7567" st_id="380" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="801">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3185" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8" op_3_bw="1">
<![CDATA[
.preheader.0.preheader:2596  call void @_ssdm_op_Write.m_axi.i8P(i8* %OUTPUT_BUNDLE_addr_33, i8 %tmp_42_24, i1 true)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="7568" st_id="380" stage="4" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="801">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3285" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.0.preheader:2696  %tmp_30 = call double @llvm.sqrt.f64(double %tmp_29)

]]></Node>
<StgValue><ssdm name="tmp_30"/></StgValue>
</operation>

<operation id="7569" st_id="380" stage="13" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="801">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3385" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.0.preheader:2796  %tmp_38_1 = call double @llvm.sqrt.f64(double %tmp_37_1)

]]></Node>
<StgValue><ssdm name="tmp_38_1"/></StgValue>
</operation>

<operation id="7570" st_id="380" stage="20" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="801">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3485" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.0.preheader:2896  %tmp_38_2 = call double @llvm.sqrt.f64(double %tmp_37_2)

]]></Node>
<StgValue><ssdm name="tmp_38_2"/></StgValue>
</operation>

<operation id="7571" st_id="380" stage="28" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="801">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3585" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.0.preheader:2996  %tmp_38_3 = call double @llvm.sqrt.f64(double %tmp_37_3)

]]></Node>
<StgValue><ssdm name="tmp_38_3"/></StgValue>
</operation>

<operation id="7572" st_id="380" stage="5" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="801">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3684" bw="64" op_0_bw="32">
<![CDATA[
.preheader.0.preheader:3095  %tmp_37_4 = uitofp i32 %tmp_37_60 to double

]]></Node>
<StgValue><ssdm name="tmp_37_4"/></StgValue>
</operation>

<operation id="7573" st_id="380" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="801">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3708" bw="9" op_0_bw="8">
<![CDATA[
.preheader.0.preheader:3119  %tmp_8_5_cast = zext i8 %INPUT_BUNDLE_addr_40_1 to i9

]]></Node>
<StgValue><ssdm name="tmp_8_5_cast"/></StgValue>
</operation>

<operation id="7574" st_id="380" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="801">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3715" bw="9" op_0_bw="9" op_1_bw="8" op_2_bw="1">
<![CDATA[
.preheader.0.preheader:3126  %tmp_10_5 = call i9 @_ssdm_op_BitConcatenate.i9.i8.i1(i8 %INPUT_BUNDLE_addr_41_1, i1 false)

]]></Node>
<StgValue><ssdm name="tmp_10_5"/></StgValue>
</operation>

<operation id="7575" st_id="380" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="801">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3716" bw="10" op_0_bw="9">
<![CDATA[
.preheader.0.preheader:3127  %tmp_10_5_cast = zext i9 %tmp_10_5 to i10

]]></Node>
<StgValue><ssdm name="tmp_10_5_cast"/></StgValue>
</operation>

<operation id="7576" st_id="380" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="801">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3723" bw="9" op_0_bw="8">
<![CDATA[
.preheader.0.preheader:3134  %tmp_12_5_cast = zext i8 %INPUT_BUNDLE_addr_42_1 to i9

]]></Node>
<StgValue><ssdm name="tmp_12_5_cast"/></StgValue>
</operation>

<operation id="7577" st_id="380" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="801">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3729" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.0.preheader:3140  %INPUT_BUNDLE_addr_43_1 = call i8 @_ssdm_op_Read.m_axi.i8P(i8* %INPUT_BUNDLE_addr_43)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_addr_43_1"/></StgValue>
</operation>

<operation id="7578" st_id="380" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="801">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3736" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:3147  %INPUT_BUNDLE_load_44 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_44, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_44"/></StgValue>
</operation>

<operation id="7579" st_id="380" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="801">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3744" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:3155  %INPUT_BUNDLE_load_45 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_45, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_45"/></StgValue>
</operation>

<operation id="7580" st_id="380" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="801">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3748" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader.0.preheader:3159  %tmp10 = add i9 %tmp_12_5_cast, %tmp_8_5_cast

]]></Node>
<StgValue><ssdm name="tmp10"/></StgValue>
</operation>

<operation id="7581" st_id="380" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="801">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3749" bw="10" op_0_bw="9">
<![CDATA[
.preheader.0.preheader:3160  %tmp11_cast = zext i9 %tmp10 to i10

]]></Node>
<StgValue><ssdm name="tmp11_cast"/></StgValue>
</operation>

<operation id="7582" st_id="380" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="801">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3750" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader.0.preheader:3161  %sum1_5 = add i10 %tmp_10_5_cast, %tmp11_cast

]]></Node>
<StgValue><ssdm name="sum1_5"/></StgValue>
</operation>

<operation id="7583" st_id="380" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="801">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3759" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:3170  %INPUT_BUNDLE_load_46 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_46, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_46"/></StgValue>
</operation>

<operation id="7584" st_id="380" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="801">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3767" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:3178  %INPUT_BUNDLE_load_47 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_47, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_47"/></StgValue>
</operation>

<operation id="7585" st_id="380" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="801">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3771" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader.0.preheader:3182  %sum5_neg_5 = sub i9 %tmp_8_5_cast, %tmp_12_5_cast

]]></Node>
<StgValue><ssdm name="sum5_neg_5"/></StgValue>
</operation>

<operation id="7586" st_id="380" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="801">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3806" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:3217  %INPUT_BUNDLE_load_48 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_48, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_48"/></StgValue>
</operation>

<operation id="7587" st_id="380" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="801">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3813" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:3224  %INPUT_BUNDLE_load_49 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_49, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_49"/></StgValue>
</operation>

<operation id="7588" st_id="380" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="801">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3821" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:3232  %INPUT_BUNDLE_load_50 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_50, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_50"/></StgValue>
</operation>
</state>

<state id="381" st_id="381">

<operation id="7589" st_id="381" stage="5" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="802">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3186" bw="1" op_0_bw="1" op_1_bw="8">
<![CDATA[
.preheader.0.preheader:2597  %OUTPUT_BUNDLE_addr_3_8 = call i1 @_ssdm_op_WriteResp.m_axi.i8P(i8* %OUTPUT_BUNDLE_addr_33)

]]></Node>
<StgValue><ssdm name="OUTPUT_BUNDLE_addr_3_8"/></StgValue>
</operation>

<operation id="7590" st_id="381" stage="3" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="802">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3285" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.0.preheader:2696  %tmp_30 = call double @llvm.sqrt.f64(double %tmp_29)

]]></Node>
<StgValue><ssdm name="tmp_30"/></StgValue>
</operation>

<operation id="7591" st_id="381" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="802">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3293" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:2704  %OUTPUT_BUNDLE_addr_r = call i1 @_ssdm_op_WriteReq.m_axi.i8P(i8* %OUTPUT_BUNDLE_addr, i32 1)

]]></Node>
<StgValue><ssdm name="OUTPUT_BUNDLE_addr_r"/></StgValue>
</operation>

<operation id="7592" st_id="381" stage="12" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="802">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3385" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.0.preheader:2796  %tmp_38_1 = call double @llvm.sqrt.f64(double %tmp_37_1)

]]></Node>
<StgValue><ssdm name="tmp_38_1"/></StgValue>
</operation>

<operation id="7593" st_id="381" stage="19" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="802">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3485" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.0.preheader:2896  %tmp_38_2 = call double @llvm.sqrt.f64(double %tmp_37_2)

]]></Node>
<StgValue><ssdm name="tmp_38_2"/></StgValue>
</operation>

<operation id="7594" st_id="381" stage="27" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="802">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3585" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.0.preheader:2996  %tmp_38_3 = call double @llvm.sqrt.f64(double %tmp_37_3)

]]></Node>
<StgValue><ssdm name="tmp_38_3"/></StgValue>
</operation>

<operation id="7595" st_id="381" stage="4" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="802">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3684" bw="64" op_0_bw="32">
<![CDATA[
.preheader.0.preheader:3095  %tmp_37_4 = uitofp i32 %tmp_37_60 to double

]]></Node>
<StgValue><ssdm name="tmp_37_4"/></StgValue>
</operation>

<operation id="7596" st_id="381" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="802">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3737" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.0.preheader:3148  %INPUT_BUNDLE_addr_44_1 = call i8 @_ssdm_op_Read.m_axi.i8P(i8* %INPUT_BUNDLE_addr_44)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_addr_44_1"/></StgValue>
</operation>

<operation id="7597" st_id="381" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="802">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3744" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:3155  %INPUT_BUNDLE_load_45 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_45, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_45"/></StgValue>
</operation>

<operation id="7598" st_id="381" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="802">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3759" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:3170  %INPUT_BUNDLE_load_46 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_46, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_46"/></StgValue>
</operation>

<operation id="7599" st_id="381" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="802">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3767" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:3178  %INPUT_BUNDLE_load_47 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_47, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_47"/></StgValue>
</operation>

<operation id="7600" st_id="381" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="802">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3806" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:3217  %INPUT_BUNDLE_load_48 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_48, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_48"/></StgValue>
</operation>

<operation id="7601" st_id="381" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="802">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3813" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:3224  %INPUT_BUNDLE_load_49 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_49, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_49"/></StgValue>
</operation>

<operation id="7602" st_id="381" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="802">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3821" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:3232  %INPUT_BUNDLE_load_50 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_50, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_50"/></StgValue>
</operation>

<operation id="7603" st_id="381" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="802">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3828" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:3239  %INPUT_BUNDLE_load_51 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_51, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_51"/></StgValue>
</operation>
</state>

<state id="382" st_id="382">

<operation id="7604" st_id="382" stage="4" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="803">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3186" bw="1" op_0_bw="1" op_1_bw="8">
<![CDATA[
.preheader.0.preheader:2597  %OUTPUT_BUNDLE_addr_3_8 = call i1 @_ssdm_op_WriteResp.m_axi.i8P(i8* %OUTPUT_BUNDLE_addr_33)

]]></Node>
<StgValue><ssdm name="OUTPUT_BUNDLE_addr_3_8"/></StgValue>
</operation>

<operation id="7605" st_id="382" stage="2" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="803">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3285" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.0.preheader:2696  %tmp_30 = call double @llvm.sqrt.f64(double %tmp_29)

]]></Node>
<StgValue><ssdm name="tmp_30"/></StgValue>
</operation>

<operation id="7606" st_id="382" stage="11" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="803">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3385" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.0.preheader:2796  %tmp_38_1 = call double @llvm.sqrt.f64(double %tmp_37_1)

]]></Node>
<StgValue><ssdm name="tmp_38_1"/></StgValue>
</operation>

<operation id="7607" st_id="382" stage="18" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="803">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3485" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.0.preheader:2896  %tmp_38_2 = call double @llvm.sqrt.f64(double %tmp_37_2)

]]></Node>
<StgValue><ssdm name="tmp_38_2"/></StgValue>
</operation>

<operation id="7608" st_id="382" stage="26" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="803">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3585" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.0.preheader:2996  %tmp_38_3 = call double @llvm.sqrt.f64(double %tmp_37_3)

]]></Node>
<StgValue><ssdm name="tmp_38_3"/></StgValue>
</operation>

<operation id="7609" st_id="382" stage="3" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="803">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3684" bw="64" op_0_bw="32">
<![CDATA[
.preheader.0.preheader:3095  %tmp_37_4 = uitofp i32 %tmp_37_60 to double

]]></Node>
<StgValue><ssdm name="tmp_37_4"/></StgValue>
</operation>

<operation id="7610" st_id="382" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="803">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3745" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.0.preheader:3156  %INPUT_BUNDLE_addr_45_1 = call i8 @_ssdm_op_Read.m_axi.i8P(i8* %INPUT_BUNDLE_addr_45)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_addr_45_1"/></StgValue>
</operation>

<operation id="7611" st_id="382" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="803">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3759" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:3170  %INPUT_BUNDLE_load_46 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_46, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_46"/></StgValue>
</operation>

<operation id="7612" st_id="382" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="803">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3767" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:3178  %INPUT_BUNDLE_load_47 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_47, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_47"/></StgValue>
</operation>

<operation id="7613" st_id="382" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="803">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3806" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:3217  %INPUT_BUNDLE_load_48 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_48, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_48"/></StgValue>
</operation>

<operation id="7614" st_id="382" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="803">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3813" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:3224  %INPUT_BUNDLE_load_49 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_49, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_49"/></StgValue>
</operation>

<operation id="7615" st_id="382" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="803">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3821" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:3232  %INPUT_BUNDLE_load_50 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_50, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_50"/></StgValue>
</operation>

<operation id="7616" st_id="382" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="803">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3828" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:3239  %INPUT_BUNDLE_load_51 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_51, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_51"/></StgValue>
</operation>

<operation id="7617" st_id="382" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="803">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3836" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:3247  %INPUT_BUNDLE_load_52 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_52, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_52"/></StgValue>
</operation>
</state>

<state id="383" st_id="383">

<operation id="7618" st_id="383" stage="3" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="804">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3186" bw="1" op_0_bw="1" op_1_bw="8">
<![CDATA[
.preheader.0.preheader:2597  %OUTPUT_BUNDLE_addr_3_8 = call i1 @_ssdm_op_WriteResp.m_axi.i8P(i8* %OUTPUT_BUNDLE_addr_33)

]]></Node>
<StgValue><ssdm name="OUTPUT_BUNDLE_addr_3_8"/></StgValue>
</operation>

<operation id="7619" st_id="383" stage="1" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="804">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3285" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.0.preheader:2696  %tmp_30 = call double @llvm.sqrt.f64(double %tmp_29)

]]></Node>
<StgValue><ssdm name="tmp_30"/></StgValue>
</operation>

<operation id="7620" st_id="383" stage="10" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="804">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3385" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.0.preheader:2796  %tmp_38_1 = call double @llvm.sqrt.f64(double %tmp_37_1)

]]></Node>
<StgValue><ssdm name="tmp_38_1"/></StgValue>
</operation>

<operation id="7621" st_id="383" stage="17" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="804">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3485" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.0.preheader:2896  %tmp_38_2 = call double @llvm.sqrt.f64(double %tmp_37_2)

]]></Node>
<StgValue><ssdm name="tmp_38_2"/></StgValue>
</operation>

<operation id="7622" st_id="383" stage="25" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="804">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3585" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.0.preheader:2996  %tmp_38_3 = call double @llvm.sqrt.f64(double %tmp_37_3)

]]></Node>
<StgValue><ssdm name="tmp_38_3"/></StgValue>
</operation>

<operation id="7623" st_id="383" stage="2" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="804">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3684" bw="64" op_0_bw="32">
<![CDATA[
.preheader.0.preheader:3095  %tmp_37_4 = uitofp i32 %tmp_37_60 to double

]]></Node>
<StgValue><ssdm name="tmp_37_4"/></StgValue>
</operation>

<operation id="7624" st_id="383" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="804">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3730" bw="11" op_0_bw="8">
<![CDATA[
.preheader.0.preheader:3141  %tmp_14_5 = zext i8 %INPUT_BUNDLE_addr_43_1 to i11

]]></Node>
<StgValue><ssdm name="tmp_14_5"/></StgValue>
</operation>

<operation id="7625" st_id="383" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="804">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3731" bw="10" op_0_bw="8">
<![CDATA[
.preheader.0.preheader:3142  %tmp_14_5_cast = zext i8 %INPUT_BUNDLE_addr_43_1 to i10

]]></Node>
<StgValue><ssdm name="tmp_14_5_cast"/></StgValue>
</operation>

<operation id="7626" st_id="383" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="804">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3738" bw="9" op_0_bw="9" op_1_bw="8" op_2_bw="1">
<![CDATA[
.preheader.0.preheader:3149  %tmp_18_5 = call i9 @_ssdm_op_BitConcatenate.i9.i8.i1(i8 %INPUT_BUNDLE_addr_44_1, i1 false)

]]></Node>
<StgValue><ssdm name="tmp_18_5"/></StgValue>
</operation>

<operation id="7627" st_id="383" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="804">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3739" bw="11" op_0_bw="9">
<![CDATA[
.preheader.0.preheader:3150  %tmp_18_5_cast = zext i9 %tmp_18_5 to i11

]]></Node>
<StgValue><ssdm name="tmp_18_5_cast"/></StgValue>
</operation>

<operation id="7628" st_id="383" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="804">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3746" bw="11" op_0_bw="8">
<![CDATA[
.preheader.0.preheader:3157  %tmp_20_5 = zext i8 %INPUT_BUNDLE_addr_45_1 to i11

]]></Node>
<StgValue><ssdm name="tmp_20_5"/></StgValue>
</operation>

<operation id="7629" st_id="383" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="804">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3747" bw="10" op_0_bw="8">
<![CDATA[
.preheader.0.preheader:3158  %tmp_20_5_cast = zext i8 %INPUT_BUNDLE_addr_45_1 to i10

]]></Node>
<StgValue><ssdm name="tmp_20_5_cast"/></StgValue>
</operation>

<operation id="7630" st_id="383" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="804">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3751" bw="11" op_0_bw="10">
<![CDATA[
.preheader.0.preheader:3162  %sum1_5_cast = zext i10 %sum1_5 to i11

]]></Node>
<StgValue><ssdm name="sum1_5_cast"/></StgValue>
</operation>

<operation id="7631" st_id="383" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="804">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3752" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader.0.preheader:3163  %tmp_21_5 = sub i11 %tmp_14_5, %sum1_5_cast

]]></Node>
<StgValue><ssdm name="tmp_21_5"/></StgValue>
</operation>

<operation id="7632" st_id="383" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="804">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3753" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader.0.preheader:3164  %tmp11 = add i11 %tmp_20_5, %tmp_21_5

]]></Node>
<StgValue><ssdm name="tmp11"/></StgValue>
</operation>

<operation id="7633" st_id="383" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="804">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3754" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader.0.preheader:3165  %convulution_horizont_5 = add i11 %tmp_18_5_cast, %tmp11

]]></Node>
<StgValue><ssdm name="convulution_horizont_5"/></StgValue>
</operation>

<operation id="7634" st_id="383" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="804">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3760" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.0.preheader:3171  %INPUT_BUNDLE_addr_46_1 = call i8 @_ssdm_op_Read.m_axi.i8P(i8* %INPUT_BUNDLE_addr_46)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_addr_46_1"/></StgValue>
</operation>

<operation id="7635" st_id="383" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="804">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3767" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:3178  %INPUT_BUNDLE_load_47 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_47, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_47"/></StgValue>
</operation>

<operation id="7636" st_id="383" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="804">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3772" bw="10" op_0_bw="9">
<![CDATA[
.preheader.0.preheader:3183  %sum5_neg_5_cast = sext i9 %sum5_neg_5 to i10

]]></Node>
<StgValue><ssdm name="sum5_neg_5_cast"/></StgValue>
</operation>

<operation id="7637" st_id="383" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="804">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3773" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader.0.preheader:3184  %sum6_neg_5 = add i10 %tmp_14_5_cast, %sum5_neg_5_cast

]]></Node>
<StgValue><ssdm name="sum6_neg_5"/></StgValue>
</operation>

<operation id="7638" st_id="383" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="804">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3774" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader.0.preheader:3185  %tmp_31_5 = sub i10 %sum6_neg_5, %tmp_20_5_cast

]]></Node>
<StgValue><ssdm name="tmp_31_5"/></StgValue>
</operation>

<operation id="7639" st_id="383" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="804">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3806" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:3217  %INPUT_BUNDLE_load_48 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_48, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_48"/></StgValue>
</operation>

<operation id="7640" st_id="383" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="804">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3813" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:3224  %INPUT_BUNDLE_load_49 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_49, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_49"/></StgValue>
</operation>

<operation id="7641" st_id="383" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="804">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3821" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:3232  %INPUT_BUNDLE_load_50 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_50, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_50"/></StgValue>
</operation>

<operation id="7642" st_id="383" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="804">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3828" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:3239  %INPUT_BUNDLE_load_51 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_51, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_51"/></StgValue>
</operation>

<operation id="7643" st_id="383" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="804">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3836" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:3247  %INPUT_BUNDLE_load_52 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_52, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_52"/></StgValue>
</operation>

<operation id="7644" st_id="383" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="804">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3844" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:3255  %INPUT_BUNDLE_load_53 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_53, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_53"/></StgValue>
</operation>
</state>

<state id="384" st_id="384">

<operation id="7645" st_id="384" stage="2" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="805">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3186" bw="1" op_0_bw="1" op_1_bw="8">
<![CDATA[
.preheader.0.preheader:2597  %OUTPUT_BUNDLE_addr_3_8 = call i1 @_ssdm_op_WriteResp.m_axi.i8P(i8* %OUTPUT_BUNDLE_addr_33)

]]></Node>
<StgValue><ssdm name="OUTPUT_BUNDLE_addr_3_8"/></StgValue>
</operation>

<operation id="7646" st_id="384" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="805">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3286" bw="16" op_0_bw="16" op_1_bw="64">
<![CDATA[
.preheader.0.preheader:2697  %tmp_31 = call fastcc i16 @__hls_fptoui_double_(double %tmp_30)

]]></Node>
<StgValue><ssdm name="tmp_31"/></StgValue>
</operation>

<operation id="7647" st_id="384" stage="9" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="805">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3385" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.0.preheader:2796  %tmp_38_1 = call double @llvm.sqrt.f64(double %tmp_37_1)

]]></Node>
<StgValue><ssdm name="tmp_38_1"/></StgValue>
</operation>

<operation id="7648" st_id="384" stage="16" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="805">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3485" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.0.preheader:2896  %tmp_38_2 = call double @llvm.sqrt.f64(double %tmp_37_2)

]]></Node>
<StgValue><ssdm name="tmp_38_2"/></StgValue>
</operation>

<operation id="7649" st_id="384" stage="24" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="805">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3585" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.0.preheader:2996  %tmp_38_3 = call double @llvm.sqrt.f64(double %tmp_37_3)

]]></Node>
<StgValue><ssdm name="tmp_38_3"/></StgValue>
</operation>

<operation id="7650" st_id="384" stage="1" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="805">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3684" bw="64" op_0_bw="32">
<![CDATA[
.preheader.0.preheader:3095  %tmp_37_4 = uitofp i32 %tmp_37_60 to double

]]></Node>
<StgValue><ssdm name="tmp_37_4"/></StgValue>
</operation>

<operation id="7651" st_id="384" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="805">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3768" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.0.preheader:3179  %INPUT_BUNDLE_addr_47_1 = call i8 @_ssdm_op_Read.m_axi.i8P(i8* %INPUT_BUNDLE_addr_47)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_addr_47_1"/></StgValue>
</operation>

<operation id="7652" st_id="384" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="805">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3806" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:3217  %INPUT_BUNDLE_load_48 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_48, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_48"/></StgValue>
</operation>

<operation id="7653" st_id="384" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="805">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3813" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:3224  %INPUT_BUNDLE_load_49 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_49, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_49"/></StgValue>
</operation>

<operation id="7654" st_id="384" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="805">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3821" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:3232  %INPUT_BUNDLE_load_50 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_50, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_50"/></StgValue>
</operation>

<operation id="7655" st_id="384" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="805">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3828" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:3239  %INPUT_BUNDLE_load_51 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_51, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_51"/></StgValue>
</operation>

<operation id="7656" st_id="384" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="805">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3836" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:3247  %INPUT_BUNDLE_load_52 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_52, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_52"/></StgValue>
</operation>

<operation id="7657" st_id="384" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="805">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3844" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:3255  %INPUT_BUNDLE_load_53 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_53, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_53"/></StgValue>
</operation>

<operation id="7658" st_id="384" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="805">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3859" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:3270  %INPUT_BUNDLE_load_54 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_54, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_54"/></StgValue>
</operation>
</state>

<state id="385" st_id="385">

<operation id="7659" st_id="385" stage="1" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="806">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3186" bw="1" op_0_bw="1" op_1_bw="8">
<![CDATA[
.preheader.0.preheader:2597  %OUTPUT_BUNDLE_addr_3_8 = call i1 @_ssdm_op_WriteResp.m_axi.i8P(i8* %OUTPUT_BUNDLE_addr_33)

]]></Node>
<StgValue><ssdm name="OUTPUT_BUNDLE_addr_3_8"/></StgValue>
</operation>

<operation id="7660" st_id="385" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="806">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3286" bw="16" op_0_bw="16" op_1_bw="64">
<![CDATA[
.preheader.0.preheader:2697  %tmp_31 = call fastcc i16 @__hls_fptoui_double_(double %tmp_30)

]]></Node>
<StgValue><ssdm name="tmp_31"/></StgValue>
</operation>

<operation id="7661" st_id="385" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="806">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3287" bw="2" op_0_bw="2" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.0.preheader:2698  %tmp_210 = call i2 @_ssdm_op_PartSelect.i2.i16.i32.i32(i16 %tmp_31, i32 8, i32 9)

]]></Node>
<StgValue><ssdm name="tmp_210"/></StgValue>
</operation>

<operation id="7662" st_id="385" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="806">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3288" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader.0.preheader:2699  %icmp34 = icmp ne i2 %tmp_210, 0

]]></Node>
<StgValue><ssdm name="icmp34"/></StgValue>
</operation>

<operation id="7663" st_id="385" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="806">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3289" bw="8" op_0_bw="16">
<![CDATA[
.preheader.0.preheader:2700  %tmp_211 = trunc i16 %tmp_31 to i8

]]></Node>
<StgValue><ssdm name="tmp_211"/></StgValue>
</operation>

<operation id="7664" st_id="385" stage="8" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="806">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3385" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.0.preheader:2796  %tmp_38_1 = call double @llvm.sqrt.f64(double %tmp_37_1)

]]></Node>
<StgValue><ssdm name="tmp_38_1"/></StgValue>
</operation>

<operation id="7665" st_id="385" stage="15" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="806">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3485" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.0.preheader:2896  %tmp_38_2 = call double @llvm.sqrt.f64(double %tmp_37_2)

]]></Node>
<StgValue><ssdm name="tmp_38_2"/></StgValue>
</operation>

<operation id="7666" st_id="385" stage="23" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="806">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3585" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.0.preheader:2996  %tmp_38_3 = call double @llvm.sqrt.f64(double %tmp_37_3)

]]></Node>
<StgValue><ssdm name="tmp_38_3"/></StgValue>
</operation>

<operation id="7667" st_id="385" stage="31" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="806">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3685" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.0.preheader:3096  %tmp_38_4 = call double @llvm.sqrt.f64(double %tmp_37_4)

]]></Node>
<StgValue><ssdm name="tmp_38_4"/></StgValue>
</operation>

<operation id="7668" st_id="385" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="806">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3761" bw="9" op_0_bw="9" op_1_bw="8" op_2_bw="1">
<![CDATA[
.preheader.0.preheader:3172  %tmp_26_5 = call i9 @_ssdm_op_BitConcatenate.i9.i8.i1(i8 %INPUT_BUNDLE_addr_46_1, i1 false)

]]></Node>
<StgValue><ssdm name="tmp_26_5"/></StgValue>
</operation>

<operation id="7669" st_id="385" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="806">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3762" bw="11" op_0_bw="9">
<![CDATA[
.preheader.0.preheader:3173  %tmp_26_5_cast = zext i9 %tmp_26_5 to i11

]]></Node>
<StgValue><ssdm name="tmp_26_5_cast"/></StgValue>
</operation>

<operation id="7670" st_id="385" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="806">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3769" bw="9" op_0_bw="9" op_1_bw="8" op_2_bw="1">
<![CDATA[
.preheader.0.preheader:3180  %tmp_30_5 = call i9 @_ssdm_op_BitConcatenate.i9.i8.i1(i8 %INPUT_BUNDLE_addr_47_1, i1 false)

]]></Node>
<StgValue><ssdm name="tmp_30_5"/></StgValue>
</operation>

<operation id="7671" st_id="385" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="806">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3770" bw="11" op_0_bw="9">
<![CDATA[
.preheader.0.preheader:3181  %tmp_30_5_cast = zext i9 %tmp_30_5 to i11

]]></Node>
<StgValue><ssdm name="tmp_30_5_cast"/></StgValue>
</operation>

<operation id="7672" st_id="385" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="806">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3775" bw="11" op_0_bw="10">
<![CDATA[
.preheader.0.preheader:3186  %tmp_31_5_cast = sext i10 %tmp_31_5 to i11

]]></Node>
<StgValue><ssdm name="tmp_31_5_cast"/></StgValue>
</operation>

<operation id="7673" st_id="385" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="806">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3776" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader.0.preheader:3187  %tmp_32_5 = sub i11 %tmp_31_5_cast, %tmp_26_5_cast

]]></Node>
<StgValue><ssdm name="tmp_32_5"/></StgValue>
</operation>

<operation id="7674" st_id="385" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="806">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3777" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader.0.preheader:3188  %convulution_vertical_5 = add i11 %tmp_32_5, %tmp_30_5_cast

]]></Node>
<StgValue><ssdm name="convulution_vertical_5"/></StgValue>
</operation>

<operation id="7675" st_id="385" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="806">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3807" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.0.preheader:3218  %INPUT_BUNDLE_addr_48_1 = call i8 @_ssdm_op_Read.m_axi.i8P(i8* %INPUT_BUNDLE_addr_48)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_addr_48_1"/></StgValue>
</operation>

<operation id="7676" st_id="385" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="806">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3813" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:3224  %INPUT_BUNDLE_load_49 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_49, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_49"/></StgValue>
</operation>

<operation id="7677" st_id="385" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="806">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3821" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:3232  %INPUT_BUNDLE_load_50 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_50, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_50"/></StgValue>
</operation>

<operation id="7678" st_id="385" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="806">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3828" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:3239  %INPUT_BUNDLE_load_51 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_51, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_51"/></StgValue>
</operation>

<operation id="7679" st_id="385" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="806">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3836" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:3247  %INPUT_BUNDLE_load_52 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_52, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_52"/></StgValue>
</operation>

<operation id="7680" st_id="385" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="806">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3844" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:3255  %INPUT_BUNDLE_load_53 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_53, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_53"/></StgValue>
</operation>

<operation id="7681" st_id="385" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="806">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3859" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:3270  %INPUT_BUNDLE_load_54 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_54, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_54"/></StgValue>
</operation>

<operation id="7682" st_id="385" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="806">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3867" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:3278  %INPUT_BUNDLE_load_55 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_55, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_55"/></StgValue>
</operation>
</state>

<state id="386" st_id="386">

<operation id="7683" st_id="386" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="807">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3290" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader.0.preheader:2701  %tmp_34 = select i1 %icmp34, i8 -1, i8 %tmp_211

]]></Node>
<StgValue><ssdm name="tmp_34"/></StgValue>
</operation>

<operation id="7684" st_id="386" stage="7" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="807">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3385" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.0.preheader:2796  %tmp_38_1 = call double @llvm.sqrt.f64(double %tmp_37_1)

]]></Node>
<StgValue><ssdm name="tmp_38_1"/></StgValue>
</operation>

<operation id="7685" st_id="386" stage="14" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="807">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3485" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.0.preheader:2896  %tmp_38_2 = call double @llvm.sqrt.f64(double %tmp_37_2)

]]></Node>
<StgValue><ssdm name="tmp_38_2"/></StgValue>
</operation>

<operation id="7686" st_id="386" stage="22" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="807">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3585" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.0.preheader:2996  %tmp_38_3 = call double @llvm.sqrt.f64(double %tmp_37_3)

]]></Node>
<StgValue><ssdm name="tmp_38_3"/></StgValue>
</operation>

<operation id="7687" st_id="386" stage="30" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="807">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3685" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.0.preheader:3096  %tmp_38_4 = call double @llvm.sqrt.f64(double %tmp_37_4)

]]></Node>
<StgValue><ssdm name="tmp_38_4"/></StgValue>
</operation>

<operation id="7688" st_id="386" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="807">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3780" bw="20" op_0_bw="11">
<![CDATA[
.preheader.0.preheader:3191  %tmp_35_5 = sext i11 %convulution_vertical_5 to i20

]]></Node>
<StgValue><ssdm name="tmp_35_5"/></StgValue>
</operation>

<operation id="7689" st_id="386" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="807">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3781" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.preheader.0.preheader:3192  %tmp_36_5 = mul i20 %tmp_35_5, %tmp_35_5

]]></Node>
<StgValue><ssdm name="tmp_36_5"/></StgValue>
</operation>

<operation id="7690" st_id="386" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="807">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3814" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.0.preheader:3225  %INPUT_BUNDLE_addr_49_1 = call i8 @_ssdm_op_Read.m_axi.i8P(i8* %INPUT_BUNDLE_addr_49)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_addr_49_1"/></StgValue>
</operation>

<operation id="7691" st_id="386" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="807">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3821" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:3232  %INPUT_BUNDLE_load_50 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_50, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_50"/></StgValue>
</operation>

<operation id="7692" st_id="386" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="807">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3828" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:3239  %INPUT_BUNDLE_load_51 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_51, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_51"/></StgValue>
</operation>

<operation id="7693" st_id="386" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="807">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3836" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:3247  %INPUT_BUNDLE_load_52 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_52, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_52"/></StgValue>
</operation>

<operation id="7694" st_id="386" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="807">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3844" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:3255  %INPUT_BUNDLE_load_53 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_53, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_53"/></StgValue>
</operation>

<operation id="7695" st_id="386" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="807">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3859" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:3270  %INPUT_BUNDLE_load_54 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_54, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_54"/></StgValue>
</operation>

<operation id="7696" st_id="386" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="807">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3867" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:3278  %INPUT_BUNDLE_load_55 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_55, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_55"/></StgValue>
</operation>

<operation id="7697" st_id="386" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="807">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3906" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:3317  %INPUT_BUNDLE_load_56 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_56, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_56"/></StgValue>
</operation>
</state>

<state id="387" st_id="387">

<operation id="7698" st_id="387" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="808">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3294" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8" op_3_bw="1">
<![CDATA[
.preheader.0.preheader:2705  call void @_ssdm_op_Write.m_axi.i8P(i8* %OUTPUT_BUNDLE_addr, i8 %tmp_34, i1 true)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="7699" st_id="387" stage="6" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="808">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3385" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.0.preheader:2796  %tmp_38_1 = call double @llvm.sqrt.f64(double %tmp_37_1)

]]></Node>
<StgValue><ssdm name="tmp_38_1"/></StgValue>
</operation>

<operation id="7700" st_id="387" stage="13" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="808">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3485" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.0.preheader:2896  %tmp_38_2 = call double @llvm.sqrt.f64(double %tmp_37_2)

]]></Node>
<StgValue><ssdm name="tmp_38_2"/></StgValue>
</operation>

<operation id="7701" st_id="387" stage="21" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="808">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3585" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.0.preheader:2996  %tmp_38_3 = call double @llvm.sqrt.f64(double %tmp_37_3)

]]></Node>
<StgValue><ssdm name="tmp_38_3"/></StgValue>
</operation>

<operation id="7702" st_id="387" stage="29" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="808">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3685" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.0.preheader:3096  %tmp_38_4 = call double @llvm.sqrt.f64(double %tmp_37_4)

]]></Node>
<StgValue><ssdm name="tmp_38_4"/></StgValue>
</operation>

<operation id="7703" st_id="387" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="808">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3778" bw="20" op_0_bw="11">
<![CDATA[
.preheader.0.preheader:3189  %tmp_33_5 = sext i11 %convulution_horizont_5 to i20

]]></Node>
<StgValue><ssdm name="tmp_33_5"/></StgValue>
</operation>

<operation id="7704" st_id="387" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="808">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3779" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.preheader.0.preheader:3190  %tmp_34_5 = mul i20 %tmp_33_5, %tmp_33_5

]]></Node>
<StgValue><ssdm name="tmp_34_5"/></StgValue>
</operation>

<operation id="7705" st_id="387" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="808">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3782" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.preheader.0.preheader:3193  %p_5 = add i20 %tmp_36_5, %tmp_34_5

]]></Node>
<StgValue><ssdm name="p_5"/></StgValue>
</operation>

<operation id="7706" st_id="387" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="808">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3822" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.0.preheader:3233  %INPUT_BUNDLE_addr_50_1 = call i8 @_ssdm_op_Read.m_axi.i8P(i8* %INPUT_BUNDLE_addr_50)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_addr_50_1"/></StgValue>
</operation>

<operation id="7707" st_id="387" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="808">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3828" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:3239  %INPUT_BUNDLE_load_51 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_51, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_51"/></StgValue>
</operation>

<operation id="7708" st_id="387" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="808">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3836" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:3247  %INPUT_BUNDLE_load_52 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_52, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_52"/></StgValue>
</operation>

<operation id="7709" st_id="387" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="808">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3844" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:3255  %INPUT_BUNDLE_load_53 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_53, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_53"/></StgValue>
</operation>

<operation id="7710" st_id="387" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="808">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3859" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:3270  %INPUT_BUNDLE_load_54 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_54, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_54"/></StgValue>
</operation>

<operation id="7711" st_id="387" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="808">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3867" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:3278  %INPUT_BUNDLE_load_55 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_55, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_55"/></StgValue>
</operation>

<operation id="7712" st_id="387" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="808">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3906" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:3317  %INPUT_BUNDLE_load_56 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_56, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_56"/></StgValue>
</operation>

<operation id="7713" st_id="387" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="808">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3913" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:3324  %INPUT_BUNDLE_load_57 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_57, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_57"/></StgValue>
</operation>
</state>

<state id="388" st_id="388">

<operation id="7714" st_id="388" stage="5" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="809">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3295" bw="1" op_0_bw="1" op_1_bw="8">
<![CDATA[
.preheader.0.preheader:2706  %OUTPUT_BUNDLE_addr_r_1 = call i1 @_ssdm_op_WriteResp.m_axi.i8P(i8* %OUTPUT_BUNDLE_addr)

]]></Node>
<StgValue><ssdm name="OUTPUT_BUNDLE_addr_r_1"/></StgValue>
</operation>

<operation id="7715" st_id="388" stage="5" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="809">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3385" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.0.preheader:2796  %tmp_38_1 = call double @llvm.sqrt.f64(double %tmp_37_1)

]]></Node>
<StgValue><ssdm name="tmp_38_1"/></StgValue>
</operation>

<operation id="7716" st_id="388" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="809">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3393" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:2804  %OUTPUT_BUNDLE_addr_1_21 = call i1 @_ssdm_op_WriteReq.m_axi.i8P(i8* %OUTPUT_BUNDLE_addr_1, i32 1)

]]></Node>
<StgValue><ssdm name="OUTPUT_BUNDLE_addr_1_21"/></StgValue>
</operation>

<operation id="7717" st_id="388" stage="12" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="809">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3485" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.0.preheader:2896  %tmp_38_2 = call double @llvm.sqrt.f64(double %tmp_37_2)

]]></Node>
<StgValue><ssdm name="tmp_38_2"/></StgValue>
</operation>

<operation id="7718" st_id="388" stage="20" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="809">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3585" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.0.preheader:2996  %tmp_38_3 = call double @llvm.sqrt.f64(double %tmp_37_3)

]]></Node>
<StgValue><ssdm name="tmp_38_3"/></StgValue>
</operation>

<operation id="7719" st_id="388" stage="28" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="809">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3685" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.0.preheader:3096  %tmp_38_4 = call double @llvm.sqrt.f64(double %tmp_37_4)

]]></Node>
<StgValue><ssdm name="tmp_38_4"/></StgValue>
</operation>

<operation id="7720" st_id="388" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="809">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3783" bw="32" op_0_bw="20">
<![CDATA[
.preheader.0.preheader:3194  %tmp_37_61 = zext i20 %p_5 to i32

]]></Node>
<StgValue><ssdm name="tmp_37_61"/></StgValue>
</operation>

<operation id="7721" st_id="388" stage="6" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="809">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3784" bw="64" op_0_bw="32">
<![CDATA[
.preheader.0.preheader:3195  %tmp_37_5 = uitofp i32 %tmp_37_61 to double

]]></Node>
<StgValue><ssdm name="tmp_37_5"/></StgValue>
</operation>

<operation id="7722" st_id="388" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="809">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3808" bw="9" op_0_bw="8">
<![CDATA[
.preheader.0.preheader:3219  %tmp_8_6_cast = zext i8 %INPUT_BUNDLE_addr_48_1 to i9

]]></Node>
<StgValue><ssdm name="tmp_8_6_cast"/></StgValue>
</operation>

<operation id="7723" st_id="388" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="809">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3815" bw="9" op_0_bw="9" op_1_bw="8" op_2_bw="1">
<![CDATA[
.preheader.0.preheader:3226  %tmp_10_6 = call i9 @_ssdm_op_BitConcatenate.i9.i8.i1(i8 %INPUT_BUNDLE_addr_49_1, i1 false)

]]></Node>
<StgValue><ssdm name="tmp_10_6"/></StgValue>
</operation>

<operation id="7724" st_id="388" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="809">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3816" bw="10" op_0_bw="9">
<![CDATA[
.preheader.0.preheader:3227  %tmp_10_6_cast = zext i9 %tmp_10_6 to i10

]]></Node>
<StgValue><ssdm name="tmp_10_6_cast"/></StgValue>
</operation>

<operation id="7725" st_id="388" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="809">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3823" bw="9" op_0_bw="8">
<![CDATA[
.preheader.0.preheader:3234  %tmp_12_6_cast = zext i8 %INPUT_BUNDLE_addr_50_1 to i9

]]></Node>
<StgValue><ssdm name="tmp_12_6_cast"/></StgValue>
</operation>

<operation id="7726" st_id="388" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="809">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3829" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.0.preheader:3240  %INPUT_BUNDLE_addr_51_1 = call i8 @_ssdm_op_Read.m_axi.i8P(i8* %INPUT_BUNDLE_addr_51)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_addr_51_1"/></StgValue>
</operation>

<operation id="7727" st_id="388" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="809">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3836" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:3247  %INPUT_BUNDLE_load_52 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_52, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_52"/></StgValue>
</operation>

<operation id="7728" st_id="388" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="809">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3844" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:3255  %INPUT_BUNDLE_load_53 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_53, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_53"/></StgValue>
</operation>

<operation id="7729" st_id="388" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="809">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3848" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader.0.preheader:3259  %tmp12 = add i9 %tmp_12_6_cast, %tmp_8_6_cast

]]></Node>
<StgValue><ssdm name="tmp12"/></StgValue>
</operation>

<operation id="7730" st_id="388" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="809">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3849" bw="10" op_0_bw="9">
<![CDATA[
.preheader.0.preheader:3260  %tmp13_cast = zext i9 %tmp12 to i10

]]></Node>
<StgValue><ssdm name="tmp13_cast"/></StgValue>
</operation>

<operation id="7731" st_id="388" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="809">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3850" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader.0.preheader:3261  %sum1_6 = add i10 %tmp_10_6_cast, %tmp13_cast

]]></Node>
<StgValue><ssdm name="sum1_6"/></StgValue>
</operation>

<operation id="7732" st_id="388" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="809">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3859" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:3270  %INPUT_BUNDLE_load_54 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_54, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_54"/></StgValue>
</operation>

<operation id="7733" st_id="388" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="809">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3867" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:3278  %INPUT_BUNDLE_load_55 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_55, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_55"/></StgValue>
</operation>

<operation id="7734" st_id="388" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="809">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3871" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader.0.preheader:3282  %sum5_neg_6 = sub i9 %tmp_8_6_cast, %tmp_12_6_cast

]]></Node>
<StgValue><ssdm name="sum5_neg_6"/></StgValue>
</operation>

<operation id="7735" st_id="388" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="809">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3906" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:3317  %INPUT_BUNDLE_load_56 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_56, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_56"/></StgValue>
</operation>

<operation id="7736" st_id="388" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="809">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3913" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:3324  %INPUT_BUNDLE_load_57 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_57, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_57"/></StgValue>
</operation>

<operation id="7737" st_id="388" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="809">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3921" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:3332  %INPUT_BUNDLE_load_58 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_58, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_58"/></StgValue>
</operation>
</state>

<state id="389" st_id="389">

<operation id="7738" st_id="389" stage="4" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="810">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3295" bw="1" op_0_bw="1" op_1_bw="8">
<![CDATA[
.preheader.0.preheader:2706  %OUTPUT_BUNDLE_addr_r_1 = call i1 @_ssdm_op_WriteResp.m_axi.i8P(i8* %OUTPUT_BUNDLE_addr)

]]></Node>
<StgValue><ssdm name="OUTPUT_BUNDLE_addr_r_1"/></StgValue>
</operation>

<operation id="7739" st_id="389" stage="4" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="810">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3385" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.0.preheader:2796  %tmp_38_1 = call double @llvm.sqrt.f64(double %tmp_37_1)

]]></Node>
<StgValue><ssdm name="tmp_38_1"/></StgValue>
</operation>

<operation id="7740" st_id="389" stage="11" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="810">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3485" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.0.preheader:2896  %tmp_38_2 = call double @llvm.sqrt.f64(double %tmp_37_2)

]]></Node>
<StgValue><ssdm name="tmp_38_2"/></StgValue>
</operation>

<operation id="7741" st_id="389" stage="19" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="810">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3585" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.0.preheader:2996  %tmp_38_3 = call double @llvm.sqrt.f64(double %tmp_37_3)

]]></Node>
<StgValue><ssdm name="tmp_38_3"/></StgValue>
</operation>

<operation id="7742" st_id="389" stage="27" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="810">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3685" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.0.preheader:3096  %tmp_38_4 = call double @llvm.sqrt.f64(double %tmp_37_4)

]]></Node>
<StgValue><ssdm name="tmp_38_4"/></StgValue>
</operation>

<operation id="7743" st_id="389" stage="5" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="810">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3784" bw="64" op_0_bw="32">
<![CDATA[
.preheader.0.preheader:3195  %tmp_37_5 = uitofp i32 %tmp_37_61 to double

]]></Node>
<StgValue><ssdm name="tmp_37_5"/></StgValue>
</operation>

<operation id="7744" st_id="389" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="810">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3837" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.0.preheader:3248  %INPUT_BUNDLE_addr_52_1 = call i8 @_ssdm_op_Read.m_axi.i8P(i8* %INPUT_BUNDLE_addr_52)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_addr_52_1"/></StgValue>
</operation>

<operation id="7745" st_id="389" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="810">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3844" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:3255  %INPUT_BUNDLE_load_53 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_53, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_53"/></StgValue>
</operation>

<operation id="7746" st_id="389" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="810">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3859" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:3270  %INPUT_BUNDLE_load_54 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_54, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_54"/></StgValue>
</operation>

<operation id="7747" st_id="389" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="810">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3867" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:3278  %INPUT_BUNDLE_load_55 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_55, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_55"/></StgValue>
</operation>

<operation id="7748" st_id="389" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="810">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3906" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:3317  %INPUT_BUNDLE_load_56 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_56, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_56"/></StgValue>
</operation>

<operation id="7749" st_id="389" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="810">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3913" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:3324  %INPUT_BUNDLE_load_57 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_57, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_57"/></StgValue>
</operation>

<operation id="7750" st_id="389" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="810">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3921" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:3332  %INPUT_BUNDLE_load_58 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_58, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_58"/></StgValue>
</operation>

<operation id="7751" st_id="389" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="810">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3928" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:3339  %INPUT_BUNDLE_load_59 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_59, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_59"/></StgValue>
</operation>
</state>

<state id="390" st_id="390">

<operation id="7752" st_id="390" stage="3" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="811">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3295" bw="1" op_0_bw="1" op_1_bw="8">
<![CDATA[
.preheader.0.preheader:2706  %OUTPUT_BUNDLE_addr_r_1 = call i1 @_ssdm_op_WriteResp.m_axi.i8P(i8* %OUTPUT_BUNDLE_addr)

]]></Node>
<StgValue><ssdm name="OUTPUT_BUNDLE_addr_r_1"/></StgValue>
</operation>

<operation id="7753" st_id="390" stage="3" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="811">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3385" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.0.preheader:2796  %tmp_38_1 = call double @llvm.sqrt.f64(double %tmp_37_1)

]]></Node>
<StgValue><ssdm name="tmp_38_1"/></StgValue>
</operation>

<operation id="7754" st_id="390" stage="10" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="811">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3485" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.0.preheader:2896  %tmp_38_2 = call double @llvm.sqrt.f64(double %tmp_37_2)

]]></Node>
<StgValue><ssdm name="tmp_38_2"/></StgValue>
</operation>

<operation id="7755" st_id="390" stage="18" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="811">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3585" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.0.preheader:2996  %tmp_38_3 = call double @llvm.sqrt.f64(double %tmp_37_3)

]]></Node>
<StgValue><ssdm name="tmp_38_3"/></StgValue>
</operation>

<operation id="7756" st_id="390" stage="26" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="811">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3685" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.0.preheader:3096  %tmp_38_4 = call double @llvm.sqrt.f64(double %tmp_37_4)

]]></Node>
<StgValue><ssdm name="tmp_38_4"/></StgValue>
</operation>

<operation id="7757" st_id="390" stage="4" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="811">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3784" bw="64" op_0_bw="32">
<![CDATA[
.preheader.0.preheader:3195  %tmp_37_5 = uitofp i32 %tmp_37_61 to double

]]></Node>
<StgValue><ssdm name="tmp_37_5"/></StgValue>
</operation>

<operation id="7758" st_id="390" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="811">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3845" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.0.preheader:3256  %INPUT_BUNDLE_addr_53_1 = call i8 @_ssdm_op_Read.m_axi.i8P(i8* %INPUT_BUNDLE_addr_53)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_addr_53_1"/></StgValue>
</operation>

<operation id="7759" st_id="390" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="811">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3859" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:3270  %INPUT_BUNDLE_load_54 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_54, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_54"/></StgValue>
</operation>

<operation id="7760" st_id="390" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="811">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3867" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:3278  %INPUT_BUNDLE_load_55 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_55, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_55"/></StgValue>
</operation>

<operation id="7761" st_id="390" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="811">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3906" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:3317  %INPUT_BUNDLE_load_56 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_56, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_56"/></StgValue>
</operation>

<operation id="7762" st_id="390" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="811">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3913" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:3324  %INPUT_BUNDLE_load_57 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_57, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_57"/></StgValue>
</operation>

<operation id="7763" st_id="390" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="811">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3921" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:3332  %INPUT_BUNDLE_load_58 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_58, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_58"/></StgValue>
</operation>

<operation id="7764" st_id="390" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="811">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3928" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:3339  %INPUT_BUNDLE_load_59 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_59, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_59"/></StgValue>
</operation>

<operation id="7765" st_id="390" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="811">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3936" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:3347  %INPUT_BUNDLE_load_60 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_60, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_60"/></StgValue>
</operation>
</state>

<state id="391" st_id="391">

<operation id="7766" st_id="391" stage="2" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="812">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3295" bw="1" op_0_bw="1" op_1_bw="8">
<![CDATA[
.preheader.0.preheader:2706  %OUTPUT_BUNDLE_addr_r_1 = call i1 @_ssdm_op_WriteResp.m_axi.i8P(i8* %OUTPUT_BUNDLE_addr)

]]></Node>
<StgValue><ssdm name="OUTPUT_BUNDLE_addr_r_1"/></StgValue>
</operation>

<operation id="7767" st_id="391" stage="2" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="812">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3385" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.0.preheader:2796  %tmp_38_1 = call double @llvm.sqrt.f64(double %tmp_37_1)

]]></Node>
<StgValue><ssdm name="tmp_38_1"/></StgValue>
</operation>

<operation id="7768" st_id="391" stage="9" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="812">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3485" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.0.preheader:2896  %tmp_38_2 = call double @llvm.sqrt.f64(double %tmp_37_2)

]]></Node>
<StgValue><ssdm name="tmp_38_2"/></StgValue>
</operation>

<operation id="7769" st_id="391" stage="17" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="812">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3585" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.0.preheader:2996  %tmp_38_3 = call double @llvm.sqrt.f64(double %tmp_37_3)

]]></Node>
<StgValue><ssdm name="tmp_38_3"/></StgValue>
</operation>

<operation id="7770" st_id="391" stage="25" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="812">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3685" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.0.preheader:3096  %tmp_38_4 = call double @llvm.sqrt.f64(double %tmp_37_4)

]]></Node>
<StgValue><ssdm name="tmp_38_4"/></StgValue>
</operation>

<operation id="7771" st_id="391" stage="3" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="812">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3784" bw="64" op_0_bw="32">
<![CDATA[
.preheader.0.preheader:3195  %tmp_37_5 = uitofp i32 %tmp_37_61 to double

]]></Node>
<StgValue><ssdm name="tmp_37_5"/></StgValue>
</operation>

<operation id="7772" st_id="391" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="812">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3830" bw="11" op_0_bw="8">
<![CDATA[
.preheader.0.preheader:3241  %tmp_14_6 = zext i8 %INPUT_BUNDLE_addr_51_1 to i11

]]></Node>
<StgValue><ssdm name="tmp_14_6"/></StgValue>
</operation>

<operation id="7773" st_id="391" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="812">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3831" bw="10" op_0_bw="8">
<![CDATA[
.preheader.0.preheader:3242  %tmp_14_6_cast = zext i8 %INPUT_BUNDLE_addr_51_1 to i10

]]></Node>
<StgValue><ssdm name="tmp_14_6_cast"/></StgValue>
</operation>

<operation id="7774" st_id="391" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="812">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3838" bw="9" op_0_bw="9" op_1_bw="8" op_2_bw="1">
<![CDATA[
.preheader.0.preheader:3249  %tmp_18_6 = call i9 @_ssdm_op_BitConcatenate.i9.i8.i1(i8 %INPUT_BUNDLE_addr_52_1, i1 false)

]]></Node>
<StgValue><ssdm name="tmp_18_6"/></StgValue>
</operation>

<operation id="7775" st_id="391" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="812">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3839" bw="11" op_0_bw="9">
<![CDATA[
.preheader.0.preheader:3250  %tmp_18_6_cast = zext i9 %tmp_18_6 to i11

]]></Node>
<StgValue><ssdm name="tmp_18_6_cast"/></StgValue>
</operation>

<operation id="7776" st_id="391" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="812">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3846" bw="11" op_0_bw="8">
<![CDATA[
.preheader.0.preheader:3257  %tmp_20_6 = zext i8 %INPUT_BUNDLE_addr_53_1 to i11

]]></Node>
<StgValue><ssdm name="tmp_20_6"/></StgValue>
</operation>

<operation id="7777" st_id="391" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="812">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3847" bw="10" op_0_bw="8">
<![CDATA[
.preheader.0.preheader:3258  %tmp_20_6_cast = zext i8 %INPUT_BUNDLE_addr_53_1 to i10

]]></Node>
<StgValue><ssdm name="tmp_20_6_cast"/></StgValue>
</operation>

<operation id="7778" st_id="391" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="812">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3851" bw="11" op_0_bw="10">
<![CDATA[
.preheader.0.preheader:3262  %sum1_6_cast = zext i10 %sum1_6 to i11

]]></Node>
<StgValue><ssdm name="sum1_6_cast"/></StgValue>
</operation>

<operation id="7779" st_id="391" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="812">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3852" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader.0.preheader:3263  %tmp_21_6 = sub i11 %tmp_14_6, %sum1_6_cast

]]></Node>
<StgValue><ssdm name="tmp_21_6"/></StgValue>
</operation>

<operation id="7780" st_id="391" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="812">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3853" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader.0.preheader:3264  %tmp13 = add i11 %tmp_20_6, %tmp_21_6

]]></Node>
<StgValue><ssdm name="tmp13"/></StgValue>
</operation>

<operation id="7781" st_id="391" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="812">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3854" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader.0.preheader:3265  %convulution_horizont_6 = add i11 %tmp_18_6_cast, %tmp13

]]></Node>
<StgValue><ssdm name="convulution_horizont_6"/></StgValue>
</operation>

<operation id="7782" st_id="391" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="812">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3860" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.0.preheader:3271  %INPUT_BUNDLE_addr_54_1 = call i8 @_ssdm_op_Read.m_axi.i8P(i8* %INPUT_BUNDLE_addr_54)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_addr_54_1"/></StgValue>
</operation>

<operation id="7783" st_id="391" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="812">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3867" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:3278  %INPUT_BUNDLE_load_55 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_55, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_55"/></StgValue>
</operation>

<operation id="7784" st_id="391" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="812">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3872" bw="10" op_0_bw="9">
<![CDATA[
.preheader.0.preheader:3283  %sum5_neg_6_cast = sext i9 %sum5_neg_6 to i10

]]></Node>
<StgValue><ssdm name="sum5_neg_6_cast"/></StgValue>
</operation>

<operation id="7785" st_id="391" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="812">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3873" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader.0.preheader:3284  %sum6_neg_6 = add i10 %tmp_14_6_cast, %sum5_neg_6_cast

]]></Node>
<StgValue><ssdm name="sum6_neg_6"/></StgValue>
</operation>

<operation id="7786" st_id="391" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="812">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3874" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader.0.preheader:3285  %tmp_31_6 = sub i10 %sum6_neg_6, %tmp_20_6_cast

]]></Node>
<StgValue><ssdm name="tmp_31_6"/></StgValue>
</operation>

<operation id="7787" st_id="391" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="812">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3906" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:3317  %INPUT_BUNDLE_load_56 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_56, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_56"/></StgValue>
</operation>

<operation id="7788" st_id="391" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="812">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3913" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:3324  %INPUT_BUNDLE_load_57 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_57, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_57"/></StgValue>
</operation>

<operation id="7789" st_id="391" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="812">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3921" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:3332  %INPUT_BUNDLE_load_58 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_58, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_58"/></StgValue>
</operation>

<operation id="7790" st_id="391" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="812">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3928" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:3339  %INPUT_BUNDLE_load_59 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_59, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_59"/></StgValue>
</operation>

<operation id="7791" st_id="391" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="812">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3936" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:3347  %INPUT_BUNDLE_load_60 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_60, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_60"/></StgValue>
</operation>

<operation id="7792" st_id="391" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="812">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3944" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:3355  %INPUT_BUNDLE_load_61 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_61, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_61"/></StgValue>
</operation>
</state>

<state id="392" st_id="392">

<operation id="7793" st_id="392" stage="1" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="813">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3295" bw="1" op_0_bw="1" op_1_bw="8">
<![CDATA[
.preheader.0.preheader:2706  %OUTPUT_BUNDLE_addr_r_1 = call i1 @_ssdm_op_WriteResp.m_axi.i8P(i8* %OUTPUT_BUNDLE_addr)

]]></Node>
<StgValue><ssdm name="OUTPUT_BUNDLE_addr_r_1"/></StgValue>
</operation>

<operation id="7794" st_id="392" stage="1" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="813">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3385" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.0.preheader:2796  %tmp_38_1 = call double @llvm.sqrt.f64(double %tmp_37_1)

]]></Node>
<StgValue><ssdm name="tmp_38_1"/></StgValue>
</operation>

<operation id="7795" st_id="392" stage="8" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="813">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3485" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.0.preheader:2896  %tmp_38_2 = call double @llvm.sqrt.f64(double %tmp_37_2)

]]></Node>
<StgValue><ssdm name="tmp_38_2"/></StgValue>
</operation>

<operation id="7796" st_id="392" stage="16" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="813">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3585" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.0.preheader:2996  %tmp_38_3 = call double @llvm.sqrt.f64(double %tmp_37_3)

]]></Node>
<StgValue><ssdm name="tmp_38_3"/></StgValue>
</operation>

<operation id="7797" st_id="392" stage="24" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="813">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3685" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.0.preheader:3096  %tmp_38_4 = call double @llvm.sqrt.f64(double %tmp_37_4)

]]></Node>
<StgValue><ssdm name="tmp_38_4"/></StgValue>
</operation>

<operation id="7798" st_id="392" stage="2" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="813">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3784" bw="64" op_0_bw="32">
<![CDATA[
.preheader.0.preheader:3195  %tmp_37_5 = uitofp i32 %tmp_37_61 to double

]]></Node>
<StgValue><ssdm name="tmp_37_5"/></StgValue>
</operation>

<operation id="7799" st_id="392" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="813">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3868" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.0.preheader:3279  %INPUT_BUNDLE_addr_55_1 = call i8 @_ssdm_op_Read.m_axi.i8P(i8* %INPUT_BUNDLE_addr_55)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_addr_55_1"/></StgValue>
</operation>

<operation id="7800" st_id="392" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="813">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3906" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:3317  %INPUT_BUNDLE_load_56 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_56, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_56"/></StgValue>
</operation>

<operation id="7801" st_id="392" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="813">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3913" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:3324  %INPUT_BUNDLE_load_57 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_57, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_57"/></StgValue>
</operation>

<operation id="7802" st_id="392" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="813">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3921" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:3332  %INPUT_BUNDLE_load_58 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_58, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_58"/></StgValue>
</operation>

<operation id="7803" st_id="392" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="813">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3928" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:3339  %INPUT_BUNDLE_load_59 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_59, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_59"/></StgValue>
</operation>

<operation id="7804" st_id="392" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="813">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3936" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:3347  %INPUT_BUNDLE_load_60 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_60, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_60"/></StgValue>
</operation>

<operation id="7805" st_id="392" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="813">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3944" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:3355  %INPUT_BUNDLE_load_61 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_61, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_61"/></StgValue>
</operation>

<operation id="7806" st_id="392" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="813">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3959" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:3370  %INPUT_BUNDLE_load_62 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_62, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_62"/></StgValue>
</operation>
</state>

<state id="393" st_id="393">

<operation id="7807" st_id="393" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="814">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3386" bw="16" op_0_bw="16" op_1_bw="64">
<![CDATA[
.preheader.0.preheader:2797  %tmp_39_1 = call fastcc i16 @__hls_fptoui_double_(double %tmp_38_1)

]]></Node>
<StgValue><ssdm name="tmp_39_1"/></StgValue>
</operation>

<operation id="7808" st_id="393" stage="7" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="814">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3485" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.0.preheader:2896  %tmp_38_2 = call double @llvm.sqrt.f64(double %tmp_37_2)

]]></Node>
<StgValue><ssdm name="tmp_38_2"/></StgValue>
</operation>

<operation id="7809" st_id="393" stage="15" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="814">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3585" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.0.preheader:2996  %tmp_38_3 = call double @llvm.sqrt.f64(double %tmp_37_3)

]]></Node>
<StgValue><ssdm name="tmp_38_3"/></StgValue>
</operation>

<operation id="7810" st_id="393" stage="23" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="814">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3685" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.0.preheader:3096  %tmp_38_4 = call double @llvm.sqrt.f64(double %tmp_37_4)

]]></Node>
<StgValue><ssdm name="tmp_38_4"/></StgValue>
</operation>

<operation id="7811" st_id="393" stage="1" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="814">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3784" bw="64" op_0_bw="32">
<![CDATA[
.preheader.0.preheader:3195  %tmp_37_5 = uitofp i32 %tmp_37_61 to double

]]></Node>
<StgValue><ssdm name="tmp_37_5"/></StgValue>
</operation>

<operation id="7812" st_id="393" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="814">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3861" bw="9" op_0_bw="9" op_1_bw="8" op_2_bw="1">
<![CDATA[
.preheader.0.preheader:3272  %tmp_26_6 = call i9 @_ssdm_op_BitConcatenate.i9.i8.i1(i8 %INPUT_BUNDLE_addr_54_1, i1 false)

]]></Node>
<StgValue><ssdm name="tmp_26_6"/></StgValue>
</operation>

<operation id="7813" st_id="393" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="814">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3862" bw="11" op_0_bw="9">
<![CDATA[
.preheader.0.preheader:3273  %tmp_26_6_cast = zext i9 %tmp_26_6 to i11

]]></Node>
<StgValue><ssdm name="tmp_26_6_cast"/></StgValue>
</operation>

<operation id="7814" st_id="393" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="814">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3869" bw="9" op_0_bw="9" op_1_bw="8" op_2_bw="1">
<![CDATA[
.preheader.0.preheader:3280  %tmp_30_6 = call i9 @_ssdm_op_BitConcatenate.i9.i8.i1(i8 %INPUT_BUNDLE_addr_55_1, i1 false)

]]></Node>
<StgValue><ssdm name="tmp_30_6"/></StgValue>
</operation>

<operation id="7815" st_id="393" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="814">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3870" bw="11" op_0_bw="9">
<![CDATA[
.preheader.0.preheader:3281  %tmp_30_6_cast = zext i9 %tmp_30_6 to i11

]]></Node>
<StgValue><ssdm name="tmp_30_6_cast"/></StgValue>
</operation>

<operation id="7816" st_id="393" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="814">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3875" bw="11" op_0_bw="10">
<![CDATA[
.preheader.0.preheader:3286  %tmp_31_6_cast = sext i10 %tmp_31_6 to i11

]]></Node>
<StgValue><ssdm name="tmp_31_6_cast"/></StgValue>
</operation>

<operation id="7817" st_id="393" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="814">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3876" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader.0.preheader:3287  %tmp_32_6 = sub i11 %tmp_31_6_cast, %tmp_26_6_cast

]]></Node>
<StgValue><ssdm name="tmp_32_6"/></StgValue>
</operation>

<operation id="7818" st_id="393" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="814">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3877" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader.0.preheader:3288  %convulution_vertical_6 = add i11 %tmp_32_6, %tmp_30_6_cast

]]></Node>
<StgValue><ssdm name="convulution_vertical_6"/></StgValue>
</operation>

<operation id="7819" st_id="393" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="814">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3907" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.0.preheader:3318  %INPUT_BUNDLE_addr_56_1 = call i8 @_ssdm_op_Read.m_axi.i8P(i8* %INPUT_BUNDLE_addr_56)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_addr_56_1"/></StgValue>
</operation>

<operation id="7820" st_id="393" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="814">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3913" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:3324  %INPUT_BUNDLE_load_57 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_57, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_57"/></StgValue>
</operation>

<operation id="7821" st_id="393" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="814">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3921" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:3332  %INPUT_BUNDLE_load_58 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_58, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_58"/></StgValue>
</operation>

<operation id="7822" st_id="393" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="814">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3928" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:3339  %INPUT_BUNDLE_load_59 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_59, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_59"/></StgValue>
</operation>

<operation id="7823" st_id="393" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="814">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3936" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:3347  %INPUT_BUNDLE_load_60 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_60, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_60"/></StgValue>
</operation>

<operation id="7824" st_id="393" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="814">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3944" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:3355  %INPUT_BUNDLE_load_61 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_61, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_61"/></StgValue>
</operation>

<operation id="7825" st_id="393" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="814">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3959" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:3370  %INPUT_BUNDLE_load_62 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_62, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_62"/></StgValue>
</operation>

<operation id="7826" st_id="393" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="814">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3967" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:3378  %INPUT_BUNDLE_load_63 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_63, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_63"/></StgValue>
</operation>
</state>

<state id="394" st_id="394">

<operation id="7827" st_id="394" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="815">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3386" bw="16" op_0_bw="16" op_1_bw="64">
<![CDATA[
.preheader.0.preheader:2797  %tmp_39_1 = call fastcc i16 @__hls_fptoui_double_(double %tmp_38_1)

]]></Node>
<StgValue><ssdm name="tmp_39_1"/></StgValue>
</operation>

<operation id="7828" st_id="394" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="815">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3387" bw="2" op_0_bw="2" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.0.preheader:2798  %tmp_212 = call i2 @_ssdm_op_PartSelect.i2.i16.i32.i32(i16 %tmp_39_1, i32 8, i32 9)

]]></Node>
<StgValue><ssdm name="tmp_212"/></StgValue>
</operation>

<operation id="7829" st_id="394" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="815">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3388" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader.0.preheader:2799  %icmp35 = icmp ne i2 %tmp_212, 0

]]></Node>
<StgValue><ssdm name="icmp35"/></StgValue>
</operation>

<operation id="7830" st_id="394" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="815">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3389" bw="8" op_0_bw="16">
<![CDATA[
.preheader.0.preheader:2800  %tmp_213 = trunc i16 %tmp_39_1 to i8

]]></Node>
<StgValue><ssdm name="tmp_213"/></StgValue>
</operation>

<operation id="7831" st_id="394" stage="6" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="815">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3485" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.0.preheader:2896  %tmp_38_2 = call double @llvm.sqrt.f64(double %tmp_37_2)

]]></Node>
<StgValue><ssdm name="tmp_38_2"/></StgValue>
</operation>

<operation id="7832" st_id="394" stage="14" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="815">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3585" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.0.preheader:2996  %tmp_38_3 = call double @llvm.sqrt.f64(double %tmp_37_3)

]]></Node>
<StgValue><ssdm name="tmp_38_3"/></StgValue>
</operation>

<operation id="7833" st_id="394" stage="22" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="815">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3685" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.0.preheader:3096  %tmp_38_4 = call double @llvm.sqrt.f64(double %tmp_37_4)

]]></Node>
<StgValue><ssdm name="tmp_38_4"/></StgValue>
</operation>

<operation id="7834" st_id="394" stage="31" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="815">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3785" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.0.preheader:3196  %tmp_38_5 = call double @llvm.sqrt.f64(double %tmp_37_5)

]]></Node>
<StgValue><ssdm name="tmp_38_5"/></StgValue>
</operation>

<operation id="7835" st_id="394" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="815">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3880" bw="20" op_0_bw="11">
<![CDATA[
.preheader.0.preheader:3291  %tmp_35_6 = sext i11 %convulution_vertical_6 to i20

]]></Node>
<StgValue><ssdm name="tmp_35_6"/></StgValue>
</operation>

<operation id="7836" st_id="394" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="815">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3881" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.preheader.0.preheader:3292  %tmp_36_6 = mul i20 %tmp_35_6, %tmp_35_6

]]></Node>
<StgValue><ssdm name="tmp_36_6"/></StgValue>
</operation>

<operation id="7837" st_id="394" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="815">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3914" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.0.preheader:3325  %INPUT_BUNDLE_addr_57_1 = call i8 @_ssdm_op_Read.m_axi.i8P(i8* %INPUT_BUNDLE_addr_57)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_addr_57_1"/></StgValue>
</operation>

<operation id="7838" st_id="394" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="815">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3921" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:3332  %INPUT_BUNDLE_load_58 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_58, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_58"/></StgValue>
</operation>

<operation id="7839" st_id="394" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="815">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3928" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:3339  %INPUT_BUNDLE_load_59 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_59, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_59"/></StgValue>
</operation>

<operation id="7840" st_id="394" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="815">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3936" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:3347  %INPUT_BUNDLE_load_60 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_60, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_60"/></StgValue>
</operation>

<operation id="7841" st_id="394" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="815">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3944" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:3355  %INPUT_BUNDLE_load_61 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_61, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_61"/></StgValue>
</operation>

<operation id="7842" st_id="394" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="815">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3959" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:3370  %INPUT_BUNDLE_load_62 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_62, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_62"/></StgValue>
</operation>

<operation id="7843" st_id="394" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="815">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3967" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:3378  %INPUT_BUNDLE_load_63 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_63, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_63"/></StgValue>
</operation>
</state>

<state id="395" st_id="395">

<operation id="7844" st_id="395" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="816">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3390" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader.0.preheader:2801  %tmp_42_1 = select i1 %icmp35, i8 -1, i8 %tmp_213

]]></Node>
<StgValue><ssdm name="tmp_42_1"/></StgValue>
</operation>

<operation id="7845" st_id="395" stage="5" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="816">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3485" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.0.preheader:2896  %tmp_38_2 = call double @llvm.sqrt.f64(double %tmp_37_2)

]]></Node>
<StgValue><ssdm name="tmp_38_2"/></StgValue>
</operation>

<operation id="7846" st_id="395" stage="13" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="816">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3585" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.0.preheader:2996  %tmp_38_3 = call double @llvm.sqrt.f64(double %tmp_37_3)

]]></Node>
<StgValue><ssdm name="tmp_38_3"/></StgValue>
</operation>

<operation id="7847" st_id="395" stage="21" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="816">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3685" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.0.preheader:3096  %tmp_38_4 = call double @llvm.sqrt.f64(double %tmp_37_4)

]]></Node>
<StgValue><ssdm name="tmp_38_4"/></StgValue>
</operation>

<operation id="7848" st_id="395" stage="30" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="816">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3785" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.0.preheader:3196  %tmp_38_5 = call double @llvm.sqrt.f64(double %tmp_37_5)

]]></Node>
<StgValue><ssdm name="tmp_38_5"/></StgValue>
</operation>

<operation id="7849" st_id="395" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="816">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3878" bw="20" op_0_bw="11">
<![CDATA[
.preheader.0.preheader:3289  %tmp_33_6 = sext i11 %convulution_horizont_6 to i20

]]></Node>
<StgValue><ssdm name="tmp_33_6"/></StgValue>
</operation>

<operation id="7850" st_id="395" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="816">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3879" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.preheader.0.preheader:3290  %tmp_34_6 = mul i20 %tmp_33_6, %tmp_33_6

]]></Node>
<StgValue><ssdm name="tmp_34_6"/></StgValue>
</operation>

<operation id="7851" st_id="395" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="816">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3882" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.preheader.0.preheader:3293  %p_6 = add i20 %tmp_36_6, %tmp_34_6

]]></Node>
<StgValue><ssdm name="p_6"/></StgValue>
</operation>

<operation id="7852" st_id="395" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="816">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3922" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.0.preheader:3333  %INPUT_BUNDLE_addr_58_1 = call i8 @_ssdm_op_Read.m_axi.i8P(i8* %INPUT_BUNDLE_addr_58)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_addr_58_1"/></StgValue>
</operation>

<operation id="7853" st_id="395" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="816">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3928" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:3339  %INPUT_BUNDLE_load_59 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_59, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_59"/></StgValue>
</operation>

<operation id="7854" st_id="395" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="816">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3936" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:3347  %INPUT_BUNDLE_load_60 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_60, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_60"/></StgValue>
</operation>

<operation id="7855" st_id="395" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="816">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3944" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:3355  %INPUT_BUNDLE_load_61 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_61, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_61"/></StgValue>
</operation>

<operation id="7856" st_id="395" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="816">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3959" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:3370  %INPUT_BUNDLE_load_62 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_62, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_62"/></StgValue>
</operation>

<operation id="7857" st_id="395" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="816">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3967" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:3378  %INPUT_BUNDLE_load_63 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_63, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_63"/></StgValue>
</operation>
</state>

<state id="396" st_id="396">

<operation id="7858" st_id="396" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="817">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3394" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8" op_3_bw="1">
<![CDATA[
.preheader.0.preheader:2805  call void @_ssdm_op_Write.m_axi.i8P(i8* %OUTPUT_BUNDLE_addr_1, i8 %tmp_42_1, i1 true)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="7859" st_id="396" stage="4" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="817">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3485" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.0.preheader:2896  %tmp_38_2 = call double @llvm.sqrt.f64(double %tmp_37_2)

]]></Node>
<StgValue><ssdm name="tmp_38_2"/></StgValue>
</operation>

<operation id="7860" st_id="396" stage="12" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="817">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3585" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.0.preheader:2996  %tmp_38_3 = call double @llvm.sqrt.f64(double %tmp_37_3)

]]></Node>
<StgValue><ssdm name="tmp_38_3"/></StgValue>
</operation>

<operation id="7861" st_id="396" stage="20" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="817">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3685" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.0.preheader:3096  %tmp_38_4 = call double @llvm.sqrt.f64(double %tmp_37_4)

]]></Node>
<StgValue><ssdm name="tmp_38_4"/></StgValue>
</operation>

<operation id="7862" st_id="396" stage="29" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="817">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3785" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.0.preheader:3196  %tmp_38_5 = call double @llvm.sqrt.f64(double %tmp_37_5)

]]></Node>
<StgValue><ssdm name="tmp_38_5"/></StgValue>
</operation>

<operation id="7863" st_id="396" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="817">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3883" bw="32" op_0_bw="20">
<![CDATA[
.preheader.0.preheader:3294  %tmp_37_62 = zext i20 %p_6 to i32

]]></Node>
<StgValue><ssdm name="tmp_37_62"/></StgValue>
</operation>

<operation id="7864" st_id="396" stage="6" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="817">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3884" bw="64" op_0_bw="32">
<![CDATA[
.preheader.0.preheader:3295  %tmp_37_6 = uitofp i32 %tmp_37_62 to double

]]></Node>
<StgValue><ssdm name="tmp_37_6"/></StgValue>
</operation>

<operation id="7865" st_id="396" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="817">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3908" bw="9" op_0_bw="8">
<![CDATA[
.preheader.0.preheader:3319  %tmp_8_7_cast = zext i8 %INPUT_BUNDLE_addr_56_1 to i9

]]></Node>
<StgValue><ssdm name="tmp_8_7_cast"/></StgValue>
</operation>

<operation id="7866" st_id="396" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="817">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3915" bw="9" op_0_bw="9" op_1_bw="8" op_2_bw="1">
<![CDATA[
.preheader.0.preheader:3326  %tmp_10_7 = call i9 @_ssdm_op_BitConcatenate.i9.i8.i1(i8 %INPUT_BUNDLE_addr_57_1, i1 false)

]]></Node>
<StgValue><ssdm name="tmp_10_7"/></StgValue>
</operation>

<operation id="7867" st_id="396" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="817">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3916" bw="10" op_0_bw="9">
<![CDATA[
.preheader.0.preheader:3327  %tmp_10_7_cast = zext i9 %tmp_10_7 to i10

]]></Node>
<StgValue><ssdm name="tmp_10_7_cast"/></StgValue>
</operation>

<operation id="7868" st_id="396" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="817">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3923" bw="9" op_0_bw="8">
<![CDATA[
.preheader.0.preheader:3334  %tmp_12_7_cast = zext i8 %INPUT_BUNDLE_addr_58_1 to i9

]]></Node>
<StgValue><ssdm name="tmp_12_7_cast"/></StgValue>
</operation>

<operation id="7869" st_id="396" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="817">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3929" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.0.preheader:3340  %INPUT_BUNDLE_addr_59_1 = call i8 @_ssdm_op_Read.m_axi.i8P(i8* %INPUT_BUNDLE_addr_59)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_addr_59_1"/></StgValue>
</operation>

<operation id="7870" st_id="396" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="817">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3936" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:3347  %INPUT_BUNDLE_load_60 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_60, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_60"/></StgValue>
</operation>

<operation id="7871" st_id="396" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="817">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3944" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:3355  %INPUT_BUNDLE_load_61 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_61, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_61"/></StgValue>
</operation>

<operation id="7872" st_id="396" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="817">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3947" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader.0.preheader:3358  %tmp14 = add i9 %tmp_12_7_cast, %tmp_8_7_cast

]]></Node>
<StgValue><ssdm name="tmp14"/></StgValue>
</operation>

<operation id="7873" st_id="396" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="817">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3948" bw="10" op_0_bw="9">
<![CDATA[
.preheader.0.preheader:3359  %tmp15_cast = zext i9 %tmp14 to i10

]]></Node>
<StgValue><ssdm name="tmp15_cast"/></StgValue>
</operation>

<operation id="7874" st_id="396" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="817">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3949" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader.0.preheader:3360  %sum1_7 = add i10 %tmp_10_7_cast, %tmp15_cast

]]></Node>
<StgValue><ssdm name="sum1_7"/></StgValue>
</operation>

<operation id="7875" st_id="396" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="817">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3959" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:3370  %INPUT_BUNDLE_load_62 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_62, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_62"/></StgValue>
</operation>

<operation id="7876" st_id="396" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="817">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3967" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:3378  %INPUT_BUNDLE_load_63 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_63, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_63"/></StgValue>
</operation>

<operation id="7877" st_id="396" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="817">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3971" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader.0.preheader:3382  %sum5_neg_7 = sub i9 %tmp_8_7_cast, %tmp_12_7_cast

]]></Node>
<StgValue><ssdm name="sum5_neg_7"/></StgValue>
</operation>
</state>

<state id="397" st_id="397">

<operation id="7878" st_id="397" stage="5" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="818">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3395" bw="1" op_0_bw="1" op_1_bw="8">
<![CDATA[
.preheader.0.preheader:2806  %OUTPUT_BUNDLE_addr_1_22 = call i1 @_ssdm_op_WriteResp.m_axi.i8P(i8* %OUTPUT_BUNDLE_addr_1)

]]></Node>
<StgValue><ssdm name="OUTPUT_BUNDLE_addr_1_22"/></StgValue>
</operation>

<operation id="7879" st_id="397" stage="3" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="818">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3485" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.0.preheader:2896  %tmp_38_2 = call double @llvm.sqrt.f64(double %tmp_37_2)

]]></Node>
<StgValue><ssdm name="tmp_38_2"/></StgValue>
</operation>

<operation id="7880" st_id="397" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="818">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3493" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:2904  %OUTPUT_BUNDLE_addr_2_21 = call i1 @_ssdm_op_WriteReq.m_axi.i8P(i8* %OUTPUT_BUNDLE_addr_2, i32 1)

]]></Node>
<StgValue><ssdm name="OUTPUT_BUNDLE_addr_2_21"/></StgValue>
</operation>

<operation id="7881" st_id="397" stage="11" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="818">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3585" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.0.preheader:2996  %tmp_38_3 = call double @llvm.sqrt.f64(double %tmp_37_3)

]]></Node>
<StgValue><ssdm name="tmp_38_3"/></StgValue>
</operation>

<operation id="7882" st_id="397" stage="19" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="818">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3685" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.0.preheader:3096  %tmp_38_4 = call double @llvm.sqrt.f64(double %tmp_37_4)

]]></Node>
<StgValue><ssdm name="tmp_38_4"/></StgValue>
</operation>

<operation id="7883" st_id="397" stage="28" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="818">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3785" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.0.preheader:3196  %tmp_38_5 = call double @llvm.sqrt.f64(double %tmp_37_5)

]]></Node>
<StgValue><ssdm name="tmp_38_5"/></StgValue>
</operation>

<operation id="7884" st_id="397" stage="5" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="818">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3884" bw="64" op_0_bw="32">
<![CDATA[
.preheader.0.preheader:3295  %tmp_37_6 = uitofp i32 %tmp_37_62 to double

]]></Node>
<StgValue><ssdm name="tmp_37_6"/></StgValue>
</operation>

<operation id="7885" st_id="397" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="818">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3937" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.0.preheader:3348  %INPUT_BUNDLE_addr_60_1 = call i8 @_ssdm_op_Read.m_axi.i8P(i8* %INPUT_BUNDLE_addr_60)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_addr_60_1"/></StgValue>
</operation>

<operation id="7886" st_id="397" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="818">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3944" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:3355  %INPUT_BUNDLE_load_61 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_61, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_61"/></StgValue>
</operation>

<operation id="7887" st_id="397" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="818">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3959" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:3370  %INPUT_BUNDLE_load_62 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_62, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_62"/></StgValue>
</operation>

<operation id="7888" st_id="397" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="818">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3967" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:3378  %INPUT_BUNDLE_load_63 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_63, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_63"/></StgValue>
</operation>
</state>

<state id="398" st_id="398">

<operation id="7889" st_id="398" stage="4" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="819">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3395" bw="1" op_0_bw="1" op_1_bw="8">
<![CDATA[
.preheader.0.preheader:2806  %OUTPUT_BUNDLE_addr_1_22 = call i1 @_ssdm_op_WriteResp.m_axi.i8P(i8* %OUTPUT_BUNDLE_addr_1)

]]></Node>
<StgValue><ssdm name="OUTPUT_BUNDLE_addr_1_22"/></StgValue>
</operation>

<operation id="7890" st_id="398" stage="2" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="819">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3485" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.0.preheader:2896  %tmp_38_2 = call double @llvm.sqrt.f64(double %tmp_37_2)

]]></Node>
<StgValue><ssdm name="tmp_38_2"/></StgValue>
</operation>

<operation id="7891" st_id="398" stage="10" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="819">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3585" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.0.preheader:2996  %tmp_38_3 = call double @llvm.sqrt.f64(double %tmp_37_3)

]]></Node>
<StgValue><ssdm name="tmp_38_3"/></StgValue>
</operation>

<operation id="7892" st_id="398" stage="18" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="819">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3685" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.0.preheader:3096  %tmp_38_4 = call double @llvm.sqrt.f64(double %tmp_37_4)

]]></Node>
<StgValue><ssdm name="tmp_38_4"/></StgValue>
</operation>

<operation id="7893" st_id="398" stage="27" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="819">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3785" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.0.preheader:3196  %tmp_38_5 = call double @llvm.sqrt.f64(double %tmp_37_5)

]]></Node>
<StgValue><ssdm name="tmp_38_5"/></StgValue>
</operation>

<operation id="7894" st_id="398" stage="4" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="819">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3884" bw="64" op_0_bw="32">
<![CDATA[
.preheader.0.preheader:3295  %tmp_37_6 = uitofp i32 %tmp_37_62 to double

]]></Node>
<StgValue><ssdm name="tmp_37_6"/></StgValue>
</operation>

<operation id="7895" st_id="398" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="819">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3945" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.0.preheader:3356  %INPUT_BUNDLE_addr_61_1 = call i8 @_ssdm_op_Read.m_axi.i8P(i8* %INPUT_BUNDLE_addr_61)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_addr_61_1"/></StgValue>
</operation>

<operation id="7896" st_id="398" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="819">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3959" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:3370  %INPUT_BUNDLE_load_62 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_62, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_62"/></StgValue>
</operation>

<operation id="7897" st_id="398" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="819">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3967" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:3378  %INPUT_BUNDLE_load_63 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_63, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_63"/></StgValue>
</operation>
</state>

<state id="399" st_id="399">

<operation id="7898" st_id="399" stage="3" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="820">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3395" bw="1" op_0_bw="1" op_1_bw="8">
<![CDATA[
.preheader.0.preheader:2806  %OUTPUT_BUNDLE_addr_1_22 = call i1 @_ssdm_op_WriteResp.m_axi.i8P(i8* %OUTPUT_BUNDLE_addr_1)

]]></Node>
<StgValue><ssdm name="OUTPUT_BUNDLE_addr_1_22"/></StgValue>
</operation>

<operation id="7899" st_id="399" stage="1" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="820">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3485" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.0.preheader:2896  %tmp_38_2 = call double @llvm.sqrt.f64(double %tmp_37_2)

]]></Node>
<StgValue><ssdm name="tmp_38_2"/></StgValue>
</operation>

<operation id="7900" st_id="399" stage="9" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="820">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3585" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.0.preheader:2996  %tmp_38_3 = call double @llvm.sqrt.f64(double %tmp_37_3)

]]></Node>
<StgValue><ssdm name="tmp_38_3"/></StgValue>
</operation>

<operation id="7901" st_id="399" stage="17" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="820">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3685" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.0.preheader:3096  %tmp_38_4 = call double @llvm.sqrt.f64(double %tmp_37_4)

]]></Node>
<StgValue><ssdm name="tmp_38_4"/></StgValue>
</operation>

<operation id="7902" st_id="399" stage="26" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="820">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3785" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.0.preheader:3196  %tmp_38_5 = call double @llvm.sqrt.f64(double %tmp_37_5)

]]></Node>
<StgValue><ssdm name="tmp_38_5"/></StgValue>
</operation>

<operation id="7903" st_id="399" stage="3" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="820">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3884" bw="64" op_0_bw="32">
<![CDATA[
.preheader.0.preheader:3295  %tmp_37_6 = uitofp i32 %tmp_37_62 to double

]]></Node>
<StgValue><ssdm name="tmp_37_6"/></StgValue>
</operation>

<operation id="7904" st_id="399" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="820">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3930" bw="11" op_0_bw="8">
<![CDATA[
.preheader.0.preheader:3341  %tmp_14_7 = zext i8 %INPUT_BUNDLE_addr_59_1 to i11

]]></Node>
<StgValue><ssdm name="tmp_14_7"/></StgValue>
</operation>

<operation id="7905" st_id="399" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="820">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3931" bw="10" op_0_bw="8">
<![CDATA[
.preheader.0.preheader:3342  %tmp_14_7_cast = zext i8 %INPUT_BUNDLE_addr_59_1 to i10

]]></Node>
<StgValue><ssdm name="tmp_14_7_cast"/></StgValue>
</operation>

<operation id="7906" st_id="399" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="820">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3938" bw="9" op_0_bw="9" op_1_bw="8" op_2_bw="1">
<![CDATA[
.preheader.0.preheader:3349  %tmp_18_7 = call i9 @_ssdm_op_BitConcatenate.i9.i8.i1(i8 %INPUT_BUNDLE_addr_60_1, i1 false)

]]></Node>
<StgValue><ssdm name="tmp_18_7"/></StgValue>
</operation>

<operation id="7907" st_id="399" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="820">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3939" bw="10" op_0_bw="9">
<![CDATA[
.preheader.0.preheader:3350  %tmp_18_7_cast = zext i9 %tmp_18_7 to i10

]]></Node>
<StgValue><ssdm name="tmp_18_7_cast"/></StgValue>
</operation>

<operation id="7908" st_id="399" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="820">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3946" bw="10" op_0_bw="8">
<![CDATA[
.preheader.0.preheader:3357  %tmp_20_7_cast = zext i8 %INPUT_BUNDLE_addr_61_1 to i10

]]></Node>
<StgValue><ssdm name="tmp_20_7_cast"/></StgValue>
</operation>

<operation id="7909" st_id="399" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="820">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3950" bw="11" op_0_bw="10">
<![CDATA[
.preheader.0.preheader:3361  %sum1_7_cast = zext i10 %sum1_7 to i11

]]></Node>
<StgValue><ssdm name="sum1_7_cast"/></StgValue>
</operation>

<operation id="7910" st_id="399" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="820">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3951" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader.0.preheader:3362  %tmp_21_7 = sub i11 %tmp_14_7, %sum1_7_cast

]]></Node>
<StgValue><ssdm name="tmp_21_7"/></StgValue>
</operation>

<operation id="7911" st_id="399" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="820">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3952" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader.0.preheader:3363  %tmp15 = add i10 %tmp_20_7_cast, %tmp_18_7_cast

]]></Node>
<StgValue><ssdm name="tmp15"/></StgValue>
</operation>

<operation id="7912" st_id="399" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="820">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3953" bw="11" op_0_bw="10">
<![CDATA[
.preheader.0.preheader:3364  %tmp16_cast = zext i10 %tmp15 to i11

]]></Node>
<StgValue><ssdm name="tmp16_cast"/></StgValue>
</operation>

<operation id="7913" st_id="399" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="820">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3954" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader.0.preheader:3365  %convulution_horizont_7 = add i11 %tmp_21_7, %tmp16_cast

]]></Node>
<StgValue><ssdm name="convulution_horizont_7"/></StgValue>
</operation>

<operation id="7914" st_id="399" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="820">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3960" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.0.preheader:3371  %INPUT_BUNDLE_addr_62_1 = call i8 @_ssdm_op_Read.m_axi.i8P(i8* %INPUT_BUNDLE_addr_62)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_addr_62_1"/></StgValue>
</operation>

<operation id="7915" st_id="399" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="820">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3967" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:3378  %INPUT_BUNDLE_load_63 = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %INPUT_BUNDLE_addr_63, i32 1)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_load_63"/></StgValue>
</operation>

<operation id="7916" st_id="399" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="820">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3972" bw="10" op_0_bw="9">
<![CDATA[
.preheader.0.preheader:3383  %sum5_neg_7_cast = sext i9 %sum5_neg_7 to i10

]]></Node>
<StgValue><ssdm name="sum5_neg_7_cast"/></StgValue>
</operation>

<operation id="7917" st_id="399" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="820">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3973" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader.0.preheader:3384  %sum6_neg_7 = add i10 %tmp_14_7_cast, %sum5_neg_7_cast

]]></Node>
<StgValue><ssdm name="sum6_neg_7"/></StgValue>
</operation>

<operation id="7918" st_id="399" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="820">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3974" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader.0.preheader:3385  %tmp_31_7 = sub i10 %sum6_neg_7, %tmp_20_7_cast

]]></Node>
<StgValue><ssdm name="tmp_31_7"/></StgValue>
</operation>
</state>

<state id="400" st_id="400">

<operation id="7919" st_id="400" stage="2" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="821">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3395" bw="1" op_0_bw="1" op_1_bw="8">
<![CDATA[
.preheader.0.preheader:2806  %OUTPUT_BUNDLE_addr_1_22 = call i1 @_ssdm_op_WriteResp.m_axi.i8P(i8* %OUTPUT_BUNDLE_addr_1)

]]></Node>
<StgValue><ssdm name="OUTPUT_BUNDLE_addr_1_22"/></StgValue>
</operation>

<operation id="7920" st_id="400" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="821">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3486" bw="16" op_0_bw="16" op_1_bw="64">
<![CDATA[
.preheader.0.preheader:2897  %tmp_39_2 = call fastcc i16 @__hls_fptoui_double_(double %tmp_38_2)

]]></Node>
<StgValue><ssdm name="tmp_39_2"/></StgValue>
</operation>

<operation id="7921" st_id="400" stage="8" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="821">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3585" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.0.preheader:2996  %tmp_38_3 = call double @llvm.sqrt.f64(double %tmp_37_3)

]]></Node>
<StgValue><ssdm name="tmp_38_3"/></StgValue>
</operation>

<operation id="7922" st_id="400" stage="16" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="821">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3685" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.0.preheader:3096  %tmp_38_4 = call double @llvm.sqrt.f64(double %tmp_37_4)

]]></Node>
<StgValue><ssdm name="tmp_38_4"/></StgValue>
</operation>

<operation id="7923" st_id="400" stage="25" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="821">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3785" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.0.preheader:3196  %tmp_38_5 = call double @llvm.sqrt.f64(double %tmp_37_5)

]]></Node>
<StgValue><ssdm name="tmp_38_5"/></StgValue>
</operation>

<operation id="7924" st_id="400" stage="2" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="821">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3884" bw="64" op_0_bw="32">
<![CDATA[
.preheader.0.preheader:3295  %tmp_37_6 = uitofp i32 %tmp_37_62 to double

]]></Node>
<StgValue><ssdm name="tmp_37_6"/></StgValue>
</operation>

<operation id="7925" st_id="400" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="821">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3968" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.0.preheader:3379  %INPUT_BUNDLE_addr_63_1 = call i8 @_ssdm_op_Read.m_axi.i8P(i8* %INPUT_BUNDLE_addr_63)

]]></Node>
<StgValue><ssdm name="INPUT_BUNDLE_addr_63_1"/></StgValue>
</operation>
</state>

<state id="401" st_id="401">

<operation id="7926" st_id="401" stage="1" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="822">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3395" bw="1" op_0_bw="1" op_1_bw="8">
<![CDATA[
.preheader.0.preheader:2806  %OUTPUT_BUNDLE_addr_1_22 = call i1 @_ssdm_op_WriteResp.m_axi.i8P(i8* %OUTPUT_BUNDLE_addr_1)

]]></Node>
<StgValue><ssdm name="OUTPUT_BUNDLE_addr_1_22"/></StgValue>
</operation>

<operation id="7927" st_id="401" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="822">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3486" bw="16" op_0_bw="16" op_1_bw="64">
<![CDATA[
.preheader.0.preheader:2897  %tmp_39_2 = call fastcc i16 @__hls_fptoui_double_(double %tmp_38_2)

]]></Node>
<StgValue><ssdm name="tmp_39_2"/></StgValue>
</operation>

<operation id="7928" st_id="401" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="822">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3487" bw="2" op_0_bw="2" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.0.preheader:2898  %tmp_214 = call i2 @_ssdm_op_PartSelect.i2.i16.i32.i32(i16 %tmp_39_2, i32 8, i32 9)

]]></Node>
<StgValue><ssdm name="tmp_214"/></StgValue>
</operation>

<operation id="7929" st_id="401" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="822">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3488" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader.0.preheader:2899  %icmp36 = icmp ne i2 %tmp_214, 0

]]></Node>
<StgValue><ssdm name="icmp36"/></StgValue>
</operation>

<operation id="7930" st_id="401" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="822">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3489" bw="8" op_0_bw="16">
<![CDATA[
.preheader.0.preheader:2900  %tmp_215 = trunc i16 %tmp_39_2 to i8

]]></Node>
<StgValue><ssdm name="tmp_215"/></StgValue>
</operation>

<operation id="7931" st_id="401" stage="7" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="822">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3585" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.0.preheader:2996  %tmp_38_3 = call double @llvm.sqrt.f64(double %tmp_37_3)

]]></Node>
<StgValue><ssdm name="tmp_38_3"/></StgValue>
</operation>

<operation id="7932" st_id="401" stage="15" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="822">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3685" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.0.preheader:3096  %tmp_38_4 = call double @llvm.sqrt.f64(double %tmp_37_4)

]]></Node>
<StgValue><ssdm name="tmp_38_4"/></StgValue>
</operation>

<operation id="7933" st_id="401" stage="24" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="822">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3785" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.0.preheader:3196  %tmp_38_5 = call double @llvm.sqrt.f64(double %tmp_37_5)

]]></Node>
<StgValue><ssdm name="tmp_38_5"/></StgValue>
</operation>

<operation id="7934" st_id="401" stage="1" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="822">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3884" bw="64" op_0_bw="32">
<![CDATA[
.preheader.0.preheader:3295  %tmp_37_6 = uitofp i32 %tmp_37_62 to double

]]></Node>
<StgValue><ssdm name="tmp_37_6"/></StgValue>
</operation>

<operation id="7935" st_id="401" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="822">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3961" bw="9" op_0_bw="9" op_1_bw="8" op_2_bw="1">
<![CDATA[
.preheader.0.preheader:3372  %tmp_26_7 = call i9 @_ssdm_op_BitConcatenate.i9.i8.i1(i8 %INPUT_BUNDLE_addr_62_1, i1 false)

]]></Node>
<StgValue><ssdm name="tmp_26_7"/></StgValue>
</operation>

<operation id="7936" st_id="401" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="822">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3962" bw="11" op_0_bw="9">
<![CDATA[
.preheader.0.preheader:3373  %tmp_26_7_cast = zext i9 %tmp_26_7 to i11

]]></Node>
<StgValue><ssdm name="tmp_26_7_cast"/></StgValue>
</operation>

<operation id="7937" st_id="401" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="822">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3969" bw="9" op_0_bw="9" op_1_bw="8" op_2_bw="1">
<![CDATA[
.preheader.0.preheader:3380  %tmp_30_7 = call i9 @_ssdm_op_BitConcatenate.i9.i8.i1(i8 %INPUT_BUNDLE_addr_63_1, i1 false)

]]></Node>
<StgValue><ssdm name="tmp_30_7"/></StgValue>
</operation>

<operation id="7938" st_id="401" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="822">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3970" bw="11" op_0_bw="9">
<![CDATA[
.preheader.0.preheader:3381  %tmp_30_7_cast = zext i9 %tmp_30_7 to i11

]]></Node>
<StgValue><ssdm name="tmp_30_7_cast"/></StgValue>
</operation>

<operation id="7939" st_id="401" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="822">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3975" bw="11" op_0_bw="10">
<![CDATA[
.preheader.0.preheader:3386  %tmp_31_7_cast = sext i10 %tmp_31_7 to i11

]]></Node>
<StgValue><ssdm name="tmp_31_7_cast"/></StgValue>
</operation>

<operation id="7940" st_id="401" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="822">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3976" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader.0.preheader:3387  %tmp_32_7 = sub i11 %tmp_31_7_cast, %tmp_26_7_cast

]]></Node>
<StgValue><ssdm name="tmp_32_7"/></StgValue>
</operation>

<operation id="7941" st_id="401" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="822">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3977" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader.0.preheader:3388  %convulution_vertical_7 = add i11 %tmp_30_7_cast, %tmp_32_7

]]></Node>
<StgValue><ssdm name="convulution_vertical_7"/></StgValue>
</operation>

<operation id="7942" st_id="401" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="822">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3978" bw="20" op_0_bw="11">
<![CDATA[
.preheader.0.preheader:3389  %tmp_33_7 = sext i11 %convulution_horizont_7 to i20

]]></Node>
<StgValue><ssdm name="tmp_33_7"/></StgValue>
</operation>

<operation id="7943" st_id="401" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="822">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3979" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.preheader.0.preheader:3390  %tmp_34_7 = mul i20 %tmp_33_7, %tmp_33_7

]]></Node>
<StgValue><ssdm name="tmp_34_7"/></StgValue>
</operation>
</state>

<state id="402" st_id="402">

<operation id="7944" st_id="402" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="823">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3490" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader.0.preheader:2901  %tmp_42_2 = select i1 %icmp36, i8 -1, i8 %tmp_215

]]></Node>
<StgValue><ssdm name="tmp_42_2"/></StgValue>
</operation>

<operation id="7945" st_id="402" stage="6" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="823">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3585" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.0.preheader:2996  %tmp_38_3 = call double @llvm.sqrt.f64(double %tmp_37_3)

]]></Node>
<StgValue><ssdm name="tmp_38_3"/></StgValue>
</operation>

<operation id="7946" st_id="402" stage="14" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="823">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3685" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.0.preheader:3096  %tmp_38_4 = call double @llvm.sqrt.f64(double %tmp_37_4)

]]></Node>
<StgValue><ssdm name="tmp_38_4"/></StgValue>
</operation>

<operation id="7947" st_id="402" stage="23" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="823">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3785" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.0.preheader:3196  %tmp_38_5 = call double @llvm.sqrt.f64(double %tmp_37_5)

]]></Node>
<StgValue><ssdm name="tmp_38_5"/></StgValue>
</operation>

<operation id="7948" st_id="402" stage="31" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="823">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3885" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.0.preheader:3296  %tmp_38_6 = call double @llvm.sqrt.f64(double %tmp_37_6)

]]></Node>
<StgValue><ssdm name="tmp_38_6"/></StgValue>
</operation>

<operation id="7949" st_id="402" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="823">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3980" bw="20" op_0_bw="11">
<![CDATA[
.preheader.0.preheader:3391  %tmp_35_7 = sext i11 %convulution_vertical_7 to i20

]]></Node>
<StgValue><ssdm name="tmp_35_7"/></StgValue>
</operation>

<operation id="7950" st_id="402" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="823">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3981" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.preheader.0.preheader:3392  %tmp_36_7 = mul i20 %tmp_35_7, %tmp_35_7

]]></Node>
<StgValue><ssdm name="tmp_36_7"/></StgValue>
</operation>

<operation id="7951" st_id="402" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="823">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3982" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
.preheader.0.preheader:3393  %p_7 = add i20 %tmp_34_7, %tmp_36_7

]]></Node>
<StgValue><ssdm name="p_7"/></StgValue>
</operation>
</state>

<state id="403" st_id="403">

<operation id="7952" st_id="403" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="824">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3494" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8" op_3_bw="1">
<![CDATA[
.preheader.0.preheader:2905  call void @_ssdm_op_Write.m_axi.i8P(i8* %OUTPUT_BUNDLE_addr_2, i8 %tmp_42_2, i1 true)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="7953" st_id="403" stage="5" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="824">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3585" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.0.preheader:2996  %tmp_38_3 = call double @llvm.sqrt.f64(double %tmp_37_3)

]]></Node>
<StgValue><ssdm name="tmp_38_3"/></StgValue>
</operation>

<operation id="7954" st_id="403" stage="13" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="824">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3685" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.0.preheader:3096  %tmp_38_4 = call double @llvm.sqrt.f64(double %tmp_37_4)

]]></Node>
<StgValue><ssdm name="tmp_38_4"/></StgValue>
</operation>

<operation id="7955" st_id="403" stage="22" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="824">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3785" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.0.preheader:3196  %tmp_38_5 = call double @llvm.sqrt.f64(double %tmp_37_5)

]]></Node>
<StgValue><ssdm name="tmp_38_5"/></StgValue>
</operation>

<operation id="7956" st_id="403" stage="30" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="824">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3885" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.0.preheader:3296  %tmp_38_6 = call double @llvm.sqrt.f64(double %tmp_37_6)

]]></Node>
<StgValue><ssdm name="tmp_38_6"/></StgValue>
</operation>

<operation id="7957" st_id="403" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="824">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3983" bw="32" op_0_bw="20">
<![CDATA[
.preheader.0.preheader:3394  %tmp_37_63 = zext i20 %p_7 to i32

]]></Node>
<StgValue><ssdm name="tmp_37_63"/></StgValue>
</operation>

<operation id="7958" st_id="403" stage="6" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="824">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3984" bw="64" op_0_bw="32">
<![CDATA[
.preheader.0.preheader:3395  %tmp_37_7 = uitofp i32 %tmp_37_63 to double

]]></Node>
<StgValue><ssdm name="tmp_37_7"/></StgValue>
</operation>
</state>

<state id="404" st_id="404">

<operation id="7959" st_id="404" stage="5" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3495" bw="1" op_0_bw="1" op_1_bw="8">
<![CDATA[
.preheader.0.preheader:2906  %OUTPUT_BUNDLE_addr_2_22 = call i1 @_ssdm_op_WriteResp.m_axi.i8P(i8* %OUTPUT_BUNDLE_addr_2)

]]></Node>
<StgValue><ssdm name="OUTPUT_BUNDLE_addr_2_22"/></StgValue>
</operation>

<operation id="7960" st_id="404" stage="4" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3585" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.0.preheader:2996  %tmp_38_3 = call double @llvm.sqrt.f64(double %tmp_37_3)

]]></Node>
<StgValue><ssdm name="tmp_38_3"/></StgValue>
</operation>

<operation id="7961" st_id="404" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3593" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:3004  %OUTPUT_BUNDLE_addr_3_9 = call i1 @_ssdm_op_WriteReq.m_axi.i8P(i8* %OUTPUT_BUNDLE_addr_3, i32 1)

]]></Node>
<StgValue><ssdm name="OUTPUT_BUNDLE_addr_3_9"/></StgValue>
</operation>

<operation id="7962" st_id="404" stage="12" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3685" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.0.preheader:3096  %tmp_38_4 = call double @llvm.sqrt.f64(double %tmp_37_4)

]]></Node>
<StgValue><ssdm name="tmp_38_4"/></StgValue>
</operation>

<operation id="7963" st_id="404" stage="21" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3785" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.0.preheader:3196  %tmp_38_5 = call double @llvm.sqrt.f64(double %tmp_37_5)

]]></Node>
<StgValue><ssdm name="tmp_38_5"/></StgValue>
</operation>

<operation id="7964" st_id="404" stage="29" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3885" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.0.preheader:3296  %tmp_38_6 = call double @llvm.sqrt.f64(double %tmp_37_6)

]]></Node>
<StgValue><ssdm name="tmp_38_6"/></StgValue>
</operation>

<operation id="7965" st_id="404" stage="5" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="825">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3984" bw="64" op_0_bw="32">
<![CDATA[
.preheader.0.preheader:3395  %tmp_37_7 = uitofp i32 %tmp_37_63 to double

]]></Node>
<StgValue><ssdm name="tmp_37_7"/></StgValue>
</operation>
</state>

<state id="405" st_id="405">

<operation id="7966" st_id="405" stage="4" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="826">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3495" bw="1" op_0_bw="1" op_1_bw="8">
<![CDATA[
.preheader.0.preheader:2906  %OUTPUT_BUNDLE_addr_2_22 = call i1 @_ssdm_op_WriteResp.m_axi.i8P(i8* %OUTPUT_BUNDLE_addr_2)

]]></Node>
<StgValue><ssdm name="OUTPUT_BUNDLE_addr_2_22"/></StgValue>
</operation>

<operation id="7967" st_id="405" stage="3" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="826">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3585" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.0.preheader:2996  %tmp_38_3 = call double @llvm.sqrt.f64(double %tmp_37_3)

]]></Node>
<StgValue><ssdm name="tmp_38_3"/></StgValue>
</operation>

<operation id="7968" st_id="405" stage="11" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="826">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3685" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.0.preheader:3096  %tmp_38_4 = call double @llvm.sqrt.f64(double %tmp_37_4)

]]></Node>
<StgValue><ssdm name="tmp_38_4"/></StgValue>
</operation>

<operation id="7969" st_id="405" stage="20" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="826">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3785" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.0.preheader:3196  %tmp_38_5 = call double @llvm.sqrt.f64(double %tmp_37_5)

]]></Node>
<StgValue><ssdm name="tmp_38_5"/></StgValue>
</operation>

<operation id="7970" st_id="405" stage="28" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="826">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3885" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.0.preheader:3296  %tmp_38_6 = call double @llvm.sqrt.f64(double %tmp_37_6)

]]></Node>
<StgValue><ssdm name="tmp_38_6"/></StgValue>
</operation>

<operation id="7971" st_id="405" stage="4" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="826">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3984" bw="64" op_0_bw="32">
<![CDATA[
.preheader.0.preheader:3395  %tmp_37_7 = uitofp i32 %tmp_37_63 to double

]]></Node>
<StgValue><ssdm name="tmp_37_7"/></StgValue>
</operation>
</state>

<state id="406" st_id="406">

<operation id="7972" st_id="406" stage="3" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="827">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3495" bw="1" op_0_bw="1" op_1_bw="8">
<![CDATA[
.preheader.0.preheader:2906  %OUTPUT_BUNDLE_addr_2_22 = call i1 @_ssdm_op_WriteResp.m_axi.i8P(i8* %OUTPUT_BUNDLE_addr_2)

]]></Node>
<StgValue><ssdm name="OUTPUT_BUNDLE_addr_2_22"/></StgValue>
</operation>

<operation id="7973" st_id="406" stage="2" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="827">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3585" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.0.preheader:2996  %tmp_38_3 = call double @llvm.sqrt.f64(double %tmp_37_3)

]]></Node>
<StgValue><ssdm name="tmp_38_3"/></StgValue>
</operation>

<operation id="7974" st_id="406" stage="10" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="827">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3685" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.0.preheader:3096  %tmp_38_4 = call double @llvm.sqrt.f64(double %tmp_37_4)

]]></Node>
<StgValue><ssdm name="tmp_38_4"/></StgValue>
</operation>

<operation id="7975" st_id="406" stage="19" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="827">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3785" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.0.preheader:3196  %tmp_38_5 = call double @llvm.sqrt.f64(double %tmp_37_5)

]]></Node>
<StgValue><ssdm name="tmp_38_5"/></StgValue>
</operation>

<operation id="7976" st_id="406" stage="27" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="827">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3885" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.0.preheader:3296  %tmp_38_6 = call double @llvm.sqrt.f64(double %tmp_37_6)

]]></Node>
<StgValue><ssdm name="tmp_38_6"/></StgValue>
</operation>

<operation id="7977" st_id="406" stage="3" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="827">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3984" bw="64" op_0_bw="32">
<![CDATA[
.preheader.0.preheader:3395  %tmp_37_7 = uitofp i32 %tmp_37_63 to double

]]></Node>
<StgValue><ssdm name="tmp_37_7"/></StgValue>
</operation>
</state>

<state id="407" st_id="407">

<operation id="7978" st_id="407" stage="2" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="828">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3495" bw="1" op_0_bw="1" op_1_bw="8">
<![CDATA[
.preheader.0.preheader:2906  %OUTPUT_BUNDLE_addr_2_22 = call i1 @_ssdm_op_WriteResp.m_axi.i8P(i8* %OUTPUT_BUNDLE_addr_2)

]]></Node>
<StgValue><ssdm name="OUTPUT_BUNDLE_addr_2_22"/></StgValue>
</operation>

<operation id="7979" st_id="407" stage="1" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="828">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3585" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.0.preheader:2996  %tmp_38_3 = call double @llvm.sqrt.f64(double %tmp_37_3)

]]></Node>
<StgValue><ssdm name="tmp_38_3"/></StgValue>
</operation>

<operation id="7980" st_id="407" stage="9" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="828">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3685" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.0.preheader:3096  %tmp_38_4 = call double @llvm.sqrt.f64(double %tmp_37_4)

]]></Node>
<StgValue><ssdm name="tmp_38_4"/></StgValue>
</operation>

<operation id="7981" st_id="407" stage="18" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="828">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3785" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.0.preheader:3196  %tmp_38_5 = call double @llvm.sqrt.f64(double %tmp_37_5)

]]></Node>
<StgValue><ssdm name="tmp_38_5"/></StgValue>
</operation>

<operation id="7982" st_id="407" stage="26" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="828">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3885" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.0.preheader:3296  %tmp_38_6 = call double @llvm.sqrt.f64(double %tmp_37_6)

]]></Node>
<StgValue><ssdm name="tmp_38_6"/></StgValue>
</operation>

<operation id="7983" st_id="407" stage="2" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="828">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3984" bw="64" op_0_bw="32">
<![CDATA[
.preheader.0.preheader:3395  %tmp_37_7 = uitofp i32 %tmp_37_63 to double

]]></Node>
<StgValue><ssdm name="tmp_37_7"/></StgValue>
</operation>
</state>

<state id="408" st_id="408">

<operation id="7984" st_id="408" stage="1" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="829">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3495" bw="1" op_0_bw="1" op_1_bw="8">
<![CDATA[
.preheader.0.preheader:2906  %OUTPUT_BUNDLE_addr_2_22 = call i1 @_ssdm_op_WriteResp.m_axi.i8P(i8* %OUTPUT_BUNDLE_addr_2)

]]></Node>
<StgValue><ssdm name="OUTPUT_BUNDLE_addr_2_22"/></StgValue>
</operation>

<operation id="7985" st_id="408" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="829">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3586" bw="16" op_0_bw="16" op_1_bw="64">
<![CDATA[
.preheader.0.preheader:2997  %tmp_39_3 = call fastcc i16 @__hls_fptoui_double_(double %tmp_38_3)

]]></Node>
<StgValue><ssdm name="tmp_39_3"/></StgValue>
</operation>

<operation id="7986" st_id="408" stage="8" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="829">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3685" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.0.preheader:3096  %tmp_38_4 = call double @llvm.sqrt.f64(double %tmp_37_4)

]]></Node>
<StgValue><ssdm name="tmp_38_4"/></StgValue>
</operation>

<operation id="7987" st_id="408" stage="17" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="829">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3785" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.0.preheader:3196  %tmp_38_5 = call double @llvm.sqrt.f64(double %tmp_37_5)

]]></Node>
<StgValue><ssdm name="tmp_38_5"/></StgValue>
</operation>

<operation id="7988" st_id="408" stage="25" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="829">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3885" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.0.preheader:3296  %tmp_38_6 = call double @llvm.sqrt.f64(double %tmp_37_6)

]]></Node>
<StgValue><ssdm name="tmp_38_6"/></StgValue>
</operation>

<operation id="7989" st_id="408" stage="1" lat="6">
<core>Int2Double</core>
<MemPortIdVec></MemPortIdVec>
<condition id="829">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3984" bw="64" op_0_bw="32">
<![CDATA[
.preheader.0.preheader:3395  %tmp_37_7 = uitofp i32 %tmp_37_63 to double

]]></Node>
<StgValue><ssdm name="tmp_37_7"/></StgValue>
</operation>
</state>

<state id="409" st_id="409">

<operation id="7990" st_id="409" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="830">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3586" bw="16" op_0_bw="16" op_1_bw="64">
<![CDATA[
.preheader.0.preheader:2997  %tmp_39_3 = call fastcc i16 @__hls_fptoui_double_(double %tmp_38_3)

]]></Node>
<StgValue><ssdm name="tmp_39_3"/></StgValue>
</operation>

<operation id="7991" st_id="409" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="830">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3587" bw="2" op_0_bw="2" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.0.preheader:2998  %tmp_216 = call i2 @_ssdm_op_PartSelect.i2.i16.i32.i32(i16 %tmp_39_3, i32 8, i32 9)

]]></Node>
<StgValue><ssdm name="tmp_216"/></StgValue>
</operation>

<operation id="7992" st_id="409" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="830">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3588" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader.0.preheader:2999  %icmp37 = icmp ne i2 %tmp_216, 0

]]></Node>
<StgValue><ssdm name="icmp37"/></StgValue>
</operation>

<operation id="7993" st_id="409" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="830">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3589" bw="8" op_0_bw="16">
<![CDATA[
.preheader.0.preheader:3000  %tmp_217 = trunc i16 %tmp_39_3 to i8

]]></Node>
<StgValue><ssdm name="tmp_217"/></StgValue>
</operation>

<operation id="7994" st_id="409" stage="7" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="830">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3685" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.0.preheader:3096  %tmp_38_4 = call double @llvm.sqrt.f64(double %tmp_37_4)

]]></Node>
<StgValue><ssdm name="tmp_38_4"/></StgValue>
</operation>

<operation id="7995" st_id="409" stage="16" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="830">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3785" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.0.preheader:3196  %tmp_38_5 = call double @llvm.sqrt.f64(double %tmp_37_5)

]]></Node>
<StgValue><ssdm name="tmp_38_5"/></StgValue>
</operation>

<operation id="7996" st_id="409" stage="24" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="830">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3885" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.0.preheader:3296  %tmp_38_6 = call double @llvm.sqrt.f64(double %tmp_37_6)

]]></Node>
<StgValue><ssdm name="tmp_38_6"/></StgValue>
</operation>

<operation id="7997" st_id="409" stage="31" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="830">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3985" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.0.preheader:3396  %tmp_38_7 = call double @llvm.sqrt.f64(double %tmp_37_7)

]]></Node>
<StgValue><ssdm name="tmp_38_7"/></StgValue>
</operation>
</state>

<state id="410" st_id="410">

<operation id="7998" st_id="410" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="831">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3590" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader.0.preheader:3001  %tmp_42_3 = select i1 %icmp37, i8 -1, i8 %tmp_217

]]></Node>
<StgValue><ssdm name="tmp_42_3"/></StgValue>
</operation>

<operation id="7999" st_id="410" stage="6" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="831">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3685" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.0.preheader:3096  %tmp_38_4 = call double @llvm.sqrt.f64(double %tmp_37_4)

]]></Node>
<StgValue><ssdm name="tmp_38_4"/></StgValue>
</operation>

<operation id="8000" st_id="410" stage="15" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="831">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3785" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.0.preheader:3196  %tmp_38_5 = call double @llvm.sqrt.f64(double %tmp_37_5)

]]></Node>
<StgValue><ssdm name="tmp_38_5"/></StgValue>
</operation>

<operation id="8001" st_id="410" stage="23" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="831">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3885" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.0.preheader:3296  %tmp_38_6 = call double @llvm.sqrt.f64(double %tmp_37_6)

]]></Node>
<StgValue><ssdm name="tmp_38_6"/></StgValue>
</operation>

<operation id="8002" st_id="410" stage="30" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="831">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3985" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.0.preheader:3396  %tmp_38_7 = call double @llvm.sqrt.f64(double %tmp_37_7)

]]></Node>
<StgValue><ssdm name="tmp_38_7"/></StgValue>
</operation>
</state>

<state id="411" st_id="411">

<operation id="8003" st_id="411" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="832">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3594" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8" op_3_bw="1">
<![CDATA[
.preheader.0.preheader:3005  call void @_ssdm_op_Write.m_axi.i8P(i8* %OUTPUT_BUNDLE_addr_3, i8 %tmp_42_3, i1 true)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="8004" st_id="411" stage="5" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="832">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3685" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.0.preheader:3096  %tmp_38_4 = call double @llvm.sqrt.f64(double %tmp_37_4)

]]></Node>
<StgValue><ssdm name="tmp_38_4"/></StgValue>
</operation>

<operation id="8005" st_id="411" stage="14" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="832">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3785" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.0.preheader:3196  %tmp_38_5 = call double @llvm.sqrt.f64(double %tmp_37_5)

]]></Node>
<StgValue><ssdm name="tmp_38_5"/></StgValue>
</operation>

<operation id="8006" st_id="411" stage="22" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="832">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3885" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.0.preheader:3296  %tmp_38_6 = call double @llvm.sqrt.f64(double %tmp_37_6)

]]></Node>
<StgValue><ssdm name="tmp_38_6"/></StgValue>
</operation>

<operation id="8007" st_id="411" stage="29" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="832">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3985" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.0.preheader:3396  %tmp_38_7 = call double @llvm.sqrt.f64(double %tmp_37_7)

]]></Node>
<StgValue><ssdm name="tmp_38_7"/></StgValue>
</operation>
</state>

<state id="412" st_id="412">

<operation id="8008" st_id="412" stage="5" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="833">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3595" bw="1" op_0_bw="1" op_1_bw="8">
<![CDATA[
.preheader.0.preheader:3006  %OUTPUT_BUNDLE_addr_3_10 = call i1 @_ssdm_op_WriteResp.m_axi.i8P(i8* %OUTPUT_BUNDLE_addr_3)

]]></Node>
<StgValue><ssdm name="OUTPUT_BUNDLE_addr_3_10"/></StgValue>
</operation>

<operation id="8009" st_id="412" stage="4" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="833">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3685" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.0.preheader:3096  %tmp_38_4 = call double @llvm.sqrt.f64(double %tmp_37_4)

]]></Node>
<StgValue><ssdm name="tmp_38_4"/></StgValue>
</operation>

<operation id="8010" st_id="412" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="833">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3693" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:3104  %OUTPUT_BUNDLE_addr_4_1 = call i1 @_ssdm_op_WriteReq.m_axi.i8P(i8* %OUTPUT_BUNDLE_addr_4, i32 1)

]]></Node>
<StgValue><ssdm name="OUTPUT_BUNDLE_addr_4_1"/></StgValue>
</operation>

<operation id="8011" st_id="412" stage="13" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="833">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3785" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.0.preheader:3196  %tmp_38_5 = call double @llvm.sqrt.f64(double %tmp_37_5)

]]></Node>
<StgValue><ssdm name="tmp_38_5"/></StgValue>
</operation>

<operation id="8012" st_id="412" stage="21" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="833">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3885" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.0.preheader:3296  %tmp_38_6 = call double @llvm.sqrt.f64(double %tmp_37_6)

]]></Node>
<StgValue><ssdm name="tmp_38_6"/></StgValue>
</operation>

<operation id="8013" st_id="412" stage="28" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="833">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3985" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.0.preheader:3396  %tmp_38_7 = call double @llvm.sqrt.f64(double %tmp_37_7)

]]></Node>
<StgValue><ssdm name="tmp_38_7"/></StgValue>
</operation>
</state>

<state id="413" st_id="413">

<operation id="8014" st_id="413" stage="4" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="834">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3595" bw="1" op_0_bw="1" op_1_bw="8">
<![CDATA[
.preheader.0.preheader:3006  %OUTPUT_BUNDLE_addr_3_10 = call i1 @_ssdm_op_WriteResp.m_axi.i8P(i8* %OUTPUT_BUNDLE_addr_3)

]]></Node>
<StgValue><ssdm name="OUTPUT_BUNDLE_addr_3_10"/></StgValue>
</operation>

<operation id="8015" st_id="413" stage="3" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="834">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3685" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.0.preheader:3096  %tmp_38_4 = call double @llvm.sqrt.f64(double %tmp_37_4)

]]></Node>
<StgValue><ssdm name="tmp_38_4"/></StgValue>
</operation>

<operation id="8016" st_id="413" stage="12" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="834">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3785" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.0.preheader:3196  %tmp_38_5 = call double @llvm.sqrt.f64(double %tmp_37_5)

]]></Node>
<StgValue><ssdm name="tmp_38_5"/></StgValue>
</operation>

<operation id="8017" st_id="413" stage="20" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="834">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3885" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.0.preheader:3296  %tmp_38_6 = call double @llvm.sqrt.f64(double %tmp_37_6)

]]></Node>
<StgValue><ssdm name="tmp_38_6"/></StgValue>
</operation>

<operation id="8018" st_id="413" stage="27" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="834">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3985" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.0.preheader:3396  %tmp_38_7 = call double @llvm.sqrt.f64(double %tmp_37_7)

]]></Node>
<StgValue><ssdm name="tmp_38_7"/></StgValue>
</operation>
</state>

<state id="414" st_id="414">

<operation id="8019" st_id="414" stage="3" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="835">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3595" bw="1" op_0_bw="1" op_1_bw="8">
<![CDATA[
.preheader.0.preheader:3006  %OUTPUT_BUNDLE_addr_3_10 = call i1 @_ssdm_op_WriteResp.m_axi.i8P(i8* %OUTPUT_BUNDLE_addr_3)

]]></Node>
<StgValue><ssdm name="OUTPUT_BUNDLE_addr_3_10"/></StgValue>
</operation>

<operation id="8020" st_id="414" stage="2" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="835">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3685" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.0.preheader:3096  %tmp_38_4 = call double @llvm.sqrt.f64(double %tmp_37_4)

]]></Node>
<StgValue><ssdm name="tmp_38_4"/></StgValue>
</operation>

<operation id="8021" st_id="414" stage="11" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="835">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3785" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.0.preheader:3196  %tmp_38_5 = call double @llvm.sqrt.f64(double %tmp_37_5)

]]></Node>
<StgValue><ssdm name="tmp_38_5"/></StgValue>
</operation>

<operation id="8022" st_id="414" stage="19" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="835">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3885" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.0.preheader:3296  %tmp_38_6 = call double @llvm.sqrt.f64(double %tmp_37_6)

]]></Node>
<StgValue><ssdm name="tmp_38_6"/></StgValue>
</operation>

<operation id="8023" st_id="414" stage="26" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="835">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3985" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.0.preheader:3396  %tmp_38_7 = call double @llvm.sqrt.f64(double %tmp_37_7)

]]></Node>
<StgValue><ssdm name="tmp_38_7"/></StgValue>
</operation>
</state>

<state id="415" st_id="415">

<operation id="8024" st_id="415" stage="2" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="836">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3595" bw="1" op_0_bw="1" op_1_bw="8">
<![CDATA[
.preheader.0.preheader:3006  %OUTPUT_BUNDLE_addr_3_10 = call i1 @_ssdm_op_WriteResp.m_axi.i8P(i8* %OUTPUT_BUNDLE_addr_3)

]]></Node>
<StgValue><ssdm name="OUTPUT_BUNDLE_addr_3_10"/></StgValue>
</operation>

<operation id="8025" st_id="415" stage="1" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="836">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3685" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.0.preheader:3096  %tmp_38_4 = call double @llvm.sqrt.f64(double %tmp_37_4)

]]></Node>
<StgValue><ssdm name="tmp_38_4"/></StgValue>
</operation>

<operation id="8026" st_id="415" stage="10" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="836">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3785" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.0.preheader:3196  %tmp_38_5 = call double @llvm.sqrt.f64(double %tmp_37_5)

]]></Node>
<StgValue><ssdm name="tmp_38_5"/></StgValue>
</operation>

<operation id="8027" st_id="415" stage="18" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="836">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3885" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.0.preheader:3296  %tmp_38_6 = call double @llvm.sqrt.f64(double %tmp_37_6)

]]></Node>
<StgValue><ssdm name="tmp_38_6"/></StgValue>
</operation>

<operation id="8028" st_id="415" stage="25" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="836">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3985" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.0.preheader:3396  %tmp_38_7 = call double @llvm.sqrt.f64(double %tmp_37_7)

]]></Node>
<StgValue><ssdm name="tmp_38_7"/></StgValue>
</operation>
</state>

<state id="416" st_id="416">

<operation id="8029" st_id="416" stage="1" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="837">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3595" bw="1" op_0_bw="1" op_1_bw="8">
<![CDATA[
.preheader.0.preheader:3006  %OUTPUT_BUNDLE_addr_3_10 = call i1 @_ssdm_op_WriteResp.m_axi.i8P(i8* %OUTPUT_BUNDLE_addr_3)

]]></Node>
<StgValue><ssdm name="OUTPUT_BUNDLE_addr_3_10"/></StgValue>
</operation>

<operation id="8030" st_id="416" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="837">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3686" bw="16" op_0_bw="16" op_1_bw="64">
<![CDATA[
.preheader.0.preheader:3097  %tmp_39_4 = call fastcc i16 @__hls_fptoui_double_(double %tmp_38_4)

]]></Node>
<StgValue><ssdm name="tmp_39_4"/></StgValue>
</operation>

<operation id="8031" st_id="416" stage="9" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="837">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3785" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.0.preheader:3196  %tmp_38_5 = call double @llvm.sqrt.f64(double %tmp_37_5)

]]></Node>
<StgValue><ssdm name="tmp_38_5"/></StgValue>
</operation>

<operation id="8032" st_id="416" stage="17" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="837">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3885" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.0.preheader:3296  %tmp_38_6 = call double @llvm.sqrt.f64(double %tmp_37_6)

]]></Node>
<StgValue><ssdm name="tmp_38_6"/></StgValue>
</operation>

<operation id="8033" st_id="416" stage="24" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="837">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3985" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.0.preheader:3396  %tmp_38_7 = call double @llvm.sqrt.f64(double %tmp_37_7)

]]></Node>
<StgValue><ssdm name="tmp_38_7"/></StgValue>
</operation>
</state>

<state id="417" st_id="417">

<operation id="8034" st_id="417" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="838">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3686" bw="16" op_0_bw="16" op_1_bw="64">
<![CDATA[
.preheader.0.preheader:3097  %tmp_39_4 = call fastcc i16 @__hls_fptoui_double_(double %tmp_38_4)

]]></Node>
<StgValue><ssdm name="tmp_39_4"/></StgValue>
</operation>

<operation id="8035" st_id="417" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="838">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3687" bw="2" op_0_bw="2" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.0.preheader:3098  %tmp_218 = call i2 @_ssdm_op_PartSelect.i2.i16.i32.i32(i16 %tmp_39_4, i32 8, i32 9)

]]></Node>
<StgValue><ssdm name="tmp_218"/></StgValue>
</operation>

<operation id="8036" st_id="417" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="838">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3688" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader.0.preheader:3099  %icmp38 = icmp ne i2 %tmp_218, 0

]]></Node>
<StgValue><ssdm name="icmp38"/></StgValue>
</operation>

<operation id="8037" st_id="417" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="838">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3689" bw="8" op_0_bw="16">
<![CDATA[
.preheader.0.preheader:3100  %tmp_219 = trunc i16 %tmp_39_4 to i8

]]></Node>
<StgValue><ssdm name="tmp_219"/></StgValue>
</operation>

<operation id="8038" st_id="417" stage="8" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="838">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3785" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.0.preheader:3196  %tmp_38_5 = call double @llvm.sqrt.f64(double %tmp_37_5)

]]></Node>
<StgValue><ssdm name="tmp_38_5"/></StgValue>
</operation>

<operation id="8039" st_id="417" stage="16" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="838">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3885" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.0.preheader:3296  %tmp_38_6 = call double @llvm.sqrt.f64(double %tmp_37_6)

]]></Node>
<StgValue><ssdm name="tmp_38_6"/></StgValue>
</operation>

<operation id="8040" st_id="417" stage="23" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="838">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3985" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.0.preheader:3396  %tmp_38_7 = call double @llvm.sqrt.f64(double %tmp_37_7)

]]></Node>
<StgValue><ssdm name="tmp_38_7"/></StgValue>
</operation>
</state>

<state id="418" st_id="418">

<operation id="8041" st_id="418" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="839">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3690" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader.0.preheader:3101  %tmp_42_4 = select i1 %icmp38, i8 -1, i8 %tmp_219

]]></Node>
<StgValue><ssdm name="tmp_42_4"/></StgValue>
</operation>

<operation id="8042" st_id="418" stage="7" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="839">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3785" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.0.preheader:3196  %tmp_38_5 = call double @llvm.sqrt.f64(double %tmp_37_5)

]]></Node>
<StgValue><ssdm name="tmp_38_5"/></StgValue>
</operation>

<operation id="8043" st_id="418" stage="15" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="839">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3885" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.0.preheader:3296  %tmp_38_6 = call double @llvm.sqrt.f64(double %tmp_37_6)

]]></Node>
<StgValue><ssdm name="tmp_38_6"/></StgValue>
</operation>

<operation id="8044" st_id="418" stage="22" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="839">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3985" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.0.preheader:3396  %tmp_38_7 = call double @llvm.sqrt.f64(double %tmp_37_7)

]]></Node>
<StgValue><ssdm name="tmp_38_7"/></StgValue>
</operation>
</state>

<state id="419" st_id="419">

<operation id="8045" st_id="419" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="840">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3694" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8" op_3_bw="1">
<![CDATA[
.preheader.0.preheader:3105  call void @_ssdm_op_Write.m_axi.i8P(i8* %OUTPUT_BUNDLE_addr_4, i8 %tmp_42_4, i1 true)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="8046" st_id="419" stage="6" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="840">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3785" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.0.preheader:3196  %tmp_38_5 = call double @llvm.sqrt.f64(double %tmp_37_5)

]]></Node>
<StgValue><ssdm name="tmp_38_5"/></StgValue>
</operation>

<operation id="8047" st_id="419" stage="14" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="840">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3885" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.0.preheader:3296  %tmp_38_6 = call double @llvm.sqrt.f64(double %tmp_37_6)

]]></Node>
<StgValue><ssdm name="tmp_38_6"/></StgValue>
</operation>

<operation id="8048" st_id="419" stage="21" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="840">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3985" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.0.preheader:3396  %tmp_38_7 = call double @llvm.sqrt.f64(double %tmp_37_7)

]]></Node>
<StgValue><ssdm name="tmp_38_7"/></StgValue>
</operation>
</state>

<state id="420" st_id="420">

<operation id="8049" st_id="420" stage="5" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="841">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3695" bw="1" op_0_bw="1" op_1_bw="8">
<![CDATA[
.preheader.0.preheader:3106  %OUTPUT_BUNDLE_addr_4_2 = call i1 @_ssdm_op_WriteResp.m_axi.i8P(i8* %OUTPUT_BUNDLE_addr_4)

]]></Node>
<StgValue><ssdm name="OUTPUT_BUNDLE_addr_4_2"/></StgValue>
</operation>

<operation id="8050" st_id="420" stage="5" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="841">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3785" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.0.preheader:3196  %tmp_38_5 = call double @llvm.sqrt.f64(double %tmp_37_5)

]]></Node>
<StgValue><ssdm name="tmp_38_5"/></StgValue>
</operation>

<operation id="8051" st_id="420" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="841">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3793" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:3204  %OUTPUT_BUNDLE_addr_5_1 = call i1 @_ssdm_op_WriteReq.m_axi.i8P(i8* %OUTPUT_BUNDLE_addr_5, i32 1)

]]></Node>
<StgValue><ssdm name="OUTPUT_BUNDLE_addr_5_1"/></StgValue>
</operation>

<operation id="8052" st_id="420" stage="13" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="841">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3885" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.0.preheader:3296  %tmp_38_6 = call double @llvm.sqrt.f64(double %tmp_37_6)

]]></Node>
<StgValue><ssdm name="tmp_38_6"/></StgValue>
</operation>

<operation id="8053" st_id="420" stage="20" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="841">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3985" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.0.preheader:3396  %tmp_38_7 = call double @llvm.sqrt.f64(double %tmp_37_7)

]]></Node>
<StgValue><ssdm name="tmp_38_7"/></StgValue>
</operation>
</state>

<state id="421" st_id="421">

<operation id="8054" st_id="421" stage="4" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="842">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3695" bw="1" op_0_bw="1" op_1_bw="8">
<![CDATA[
.preheader.0.preheader:3106  %OUTPUT_BUNDLE_addr_4_2 = call i1 @_ssdm_op_WriteResp.m_axi.i8P(i8* %OUTPUT_BUNDLE_addr_4)

]]></Node>
<StgValue><ssdm name="OUTPUT_BUNDLE_addr_4_2"/></StgValue>
</operation>

<operation id="8055" st_id="421" stage="4" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="842">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3785" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.0.preheader:3196  %tmp_38_5 = call double @llvm.sqrt.f64(double %tmp_37_5)

]]></Node>
<StgValue><ssdm name="tmp_38_5"/></StgValue>
</operation>

<operation id="8056" st_id="421" stage="12" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="842">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3885" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.0.preheader:3296  %tmp_38_6 = call double @llvm.sqrt.f64(double %tmp_37_6)

]]></Node>
<StgValue><ssdm name="tmp_38_6"/></StgValue>
</operation>

<operation id="8057" st_id="421" stage="19" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="842">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3985" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.0.preheader:3396  %tmp_38_7 = call double @llvm.sqrt.f64(double %tmp_37_7)

]]></Node>
<StgValue><ssdm name="tmp_38_7"/></StgValue>
</operation>
</state>

<state id="422" st_id="422">

<operation id="8058" st_id="422" stage="3" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="843">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3695" bw="1" op_0_bw="1" op_1_bw="8">
<![CDATA[
.preheader.0.preheader:3106  %OUTPUT_BUNDLE_addr_4_2 = call i1 @_ssdm_op_WriteResp.m_axi.i8P(i8* %OUTPUT_BUNDLE_addr_4)

]]></Node>
<StgValue><ssdm name="OUTPUT_BUNDLE_addr_4_2"/></StgValue>
</operation>

<operation id="8059" st_id="422" stage="3" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="843">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3785" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.0.preheader:3196  %tmp_38_5 = call double @llvm.sqrt.f64(double %tmp_37_5)

]]></Node>
<StgValue><ssdm name="tmp_38_5"/></StgValue>
</operation>

<operation id="8060" st_id="422" stage="11" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="843">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3885" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.0.preheader:3296  %tmp_38_6 = call double @llvm.sqrt.f64(double %tmp_37_6)

]]></Node>
<StgValue><ssdm name="tmp_38_6"/></StgValue>
</operation>

<operation id="8061" st_id="422" stage="18" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="843">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3985" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.0.preheader:3396  %tmp_38_7 = call double @llvm.sqrt.f64(double %tmp_37_7)

]]></Node>
<StgValue><ssdm name="tmp_38_7"/></StgValue>
</operation>
</state>

<state id="423" st_id="423">

<operation id="8062" st_id="423" stage="2" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="844">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3695" bw="1" op_0_bw="1" op_1_bw="8">
<![CDATA[
.preheader.0.preheader:3106  %OUTPUT_BUNDLE_addr_4_2 = call i1 @_ssdm_op_WriteResp.m_axi.i8P(i8* %OUTPUT_BUNDLE_addr_4)

]]></Node>
<StgValue><ssdm name="OUTPUT_BUNDLE_addr_4_2"/></StgValue>
</operation>

<operation id="8063" st_id="423" stage="2" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="844">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3785" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.0.preheader:3196  %tmp_38_5 = call double @llvm.sqrt.f64(double %tmp_37_5)

]]></Node>
<StgValue><ssdm name="tmp_38_5"/></StgValue>
</operation>

<operation id="8064" st_id="423" stage="10" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="844">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3885" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.0.preheader:3296  %tmp_38_6 = call double @llvm.sqrt.f64(double %tmp_37_6)

]]></Node>
<StgValue><ssdm name="tmp_38_6"/></StgValue>
</operation>

<operation id="8065" st_id="423" stage="17" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="844">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3985" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.0.preheader:3396  %tmp_38_7 = call double @llvm.sqrt.f64(double %tmp_37_7)

]]></Node>
<StgValue><ssdm name="tmp_38_7"/></StgValue>
</operation>
</state>

<state id="424" st_id="424">

<operation id="8066" st_id="424" stage="1" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="845">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3695" bw="1" op_0_bw="1" op_1_bw="8">
<![CDATA[
.preheader.0.preheader:3106  %OUTPUT_BUNDLE_addr_4_2 = call i1 @_ssdm_op_WriteResp.m_axi.i8P(i8* %OUTPUT_BUNDLE_addr_4)

]]></Node>
<StgValue><ssdm name="OUTPUT_BUNDLE_addr_4_2"/></StgValue>
</operation>

<operation id="8067" st_id="424" stage="1" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="845">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3785" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.0.preheader:3196  %tmp_38_5 = call double @llvm.sqrt.f64(double %tmp_37_5)

]]></Node>
<StgValue><ssdm name="tmp_38_5"/></StgValue>
</operation>

<operation id="8068" st_id="424" stage="9" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="845">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3885" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.0.preheader:3296  %tmp_38_6 = call double @llvm.sqrt.f64(double %tmp_37_6)

]]></Node>
<StgValue><ssdm name="tmp_38_6"/></StgValue>
</operation>

<operation id="8069" st_id="424" stage="16" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="845">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3985" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.0.preheader:3396  %tmp_38_7 = call double @llvm.sqrt.f64(double %tmp_37_7)

]]></Node>
<StgValue><ssdm name="tmp_38_7"/></StgValue>
</operation>
</state>

<state id="425" st_id="425">

<operation id="8070" st_id="425" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="846">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3786" bw="16" op_0_bw="16" op_1_bw="64">
<![CDATA[
.preheader.0.preheader:3197  %tmp_39_5 = call fastcc i16 @__hls_fptoui_double_(double %tmp_38_5)

]]></Node>
<StgValue><ssdm name="tmp_39_5"/></StgValue>
</operation>

<operation id="8071" st_id="425" stage="8" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="846">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3885" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.0.preheader:3296  %tmp_38_6 = call double @llvm.sqrt.f64(double %tmp_37_6)

]]></Node>
<StgValue><ssdm name="tmp_38_6"/></StgValue>
</operation>

<operation id="8072" st_id="425" stage="15" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="846">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3985" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.0.preheader:3396  %tmp_38_7 = call double @llvm.sqrt.f64(double %tmp_37_7)

]]></Node>
<StgValue><ssdm name="tmp_38_7"/></StgValue>
</operation>
</state>

<state id="426" st_id="426">

<operation id="8073" st_id="426" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="847">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3786" bw="16" op_0_bw="16" op_1_bw="64">
<![CDATA[
.preheader.0.preheader:3197  %tmp_39_5 = call fastcc i16 @__hls_fptoui_double_(double %tmp_38_5)

]]></Node>
<StgValue><ssdm name="tmp_39_5"/></StgValue>
</operation>

<operation id="8074" st_id="426" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="847">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3787" bw="2" op_0_bw="2" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.0.preheader:3198  %tmp_220 = call i2 @_ssdm_op_PartSelect.i2.i16.i32.i32(i16 %tmp_39_5, i32 8, i32 9)

]]></Node>
<StgValue><ssdm name="tmp_220"/></StgValue>
</operation>

<operation id="8075" st_id="426" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="847">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3788" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader.0.preheader:3199  %icmp39 = icmp ne i2 %tmp_220, 0

]]></Node>
<StgValue><ssdm name="icmp39"/></StgValue>
</operation>

<operation id="8076" st_id="426" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="847">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3789" bw="8" op_0_bw="16">
<![CDATA[
.preheader.0.preheader:3200  %tmp_221 = trunc i16 %tmp_39_5 to i8

]]></Node>
<StgValue><ssdm name="tmp_221"/></StgValue>
</operation>

<operation id="8077" st_id="426" stage="7" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="847">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3885" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.0.preheader:3296  %tmp_38_6 = call double @llvm.sqrt.f64(double %tmp_37_6)

]]></Node>
<StgValue><ssdm name="tmp_38_6"/></StgValue>
</operation>

<operation id="8078" st_id="426" stage="14" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="847">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3985" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.0.preheader:3396  %tmp_38_7 = call double @llvm.sqrt.f64(double %tmp_37_7)

]]></Node>
<StgValue><ssdm name="tmp_38_7"/></StgValue>
</operation>
</state>

<state id="427" st_id="427">

<operation id="8079" st_id="427" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="848">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3790" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader.0.preheader:3201  %tmp_42_5 = select i1 %icmp39, i8 -1, i8 %tmp_221

]]></Node>
<StgValue><ssdm name="tmp_42_5"/></StgValue>
</operation>

<operation id="8080" st_id="427" stage="6" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="848">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3885" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.0.preheader:3296  %tmp_38_6 = call double @llvm.sqrt.f64(double %tmp_37_6)

]]></Node>
<StgValue><ssdm name="tmp_38_6"/></StgValue>
</operation>

<operation id="8081" st_id="427" stage="13" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="848">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3985" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.0.preheader:3396  %tmp_38_7 = call double @llvm.sqrt.f64(double %tmp_37_7)

]]></Node>
<StgValue><ssdm name="tmp_38_7"/></StgValue>
</operation>
</state>

<state id="428" st_id="428">

<operation id="8082" st_id="428" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="849">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3794" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8" op_3_bw="1">
<![CDATA[
.preheader.0.preheader:3205  call void @_ssdm_op_Write.m_axi.i8P(i8* %OUTPUT_BUNDLE_addr_5, i8 %tmp_42_5, i1 true)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="8083" st_id="428" stage="5" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="849">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3885" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.0.preheader:3296  %tmp_38_6 = call double @llvm.sqrt.f64(double %tmp_37_6)

]]></Node>
<StgValue><ssdm name="tmp_38_6"/></StgValue>
</operation>

<operation id="8084" st_id="428" stage="12" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="849">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3985" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.0.preheader:3396  %tmp_38_7 = call double @llvm.sqrt.f64(double %tmp_37_7)

]]></Node>
<StgValue><ssdm name="tmp_38_7"/></StgValue>
</operation>
</state>

<state id="429" st_id="429">

<operation id="8085" st_id="429" stage="5" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="850">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3795" bw="1" op_0_bw="1" op_1_bw="8">
<![CDATA[
.preheader.0.preheader:3206  %OUTPUT_BUNDLE_addr_5_2 = call i1 @_ssdm_op_WriteResp.m_axi.i8P(i8* %OUTPUT_BUNDLE_addr_5)

]]></Node>
<StgValue><ssdm name="OUTPUT_BUNDLE_addr_5_2"/></StgValue>
</operation>

<operation id="8086" st_id="429" stage="4" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="850">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3885" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.0.preheader:3296  %tmp_38_6 = call double @llvm.sqrt.f64(double %tmp_37_6)

]]></Node>
<StgValue><ssdm name="tmp_38_6"/></StgValue>
</operation>

<operation id="8087" st_id="429" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="850">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3893" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:3304  %OUTPUT_BUNDLE_addr_6_1 = call i1 @_ssdm_op_WriteReq.m_axi.i8P(i8* %OUTPUT_BUNDLE_addr_6, i32 1)

]]></Node>
<StgValue><ssdm name="OUTPUT_BUNDLE_addr_6_1"/></StgValue>
</operation>

<operation id="8088" st_id="429" stage="11" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="850">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3985" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.0.preheader:3396  %tmp_38_7 = call double @llvm.sqrt.f64(double %tmp_37_7)

]]></Node>
<StgValue><ssdm name="tmp_38_7"/></StgValue>
</operation>
</state>

<state id="430" st_id="430">

<operation id="8089" st_id="430" stage="4" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="851">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3795" bw="1" op_0_bw="1" op_1_bw="8">
<![CDATA[
.preheader.0.preheader:3206  %OUTPUT_BUNDLE_addr_5_2 = call i1 @_ssdm_op_WriteResp.m_axi.i8P(i8* %OUTPUT_BUNDLE_addr_5)

]]></Node>
<StgValue><ssdm name="OUTPUT_BUNDLE_addr_5_2"/></StgValue>
</operation>

<operation id="8090" st_id="430" stage="3" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="851">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3885" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.0.preheader:3296  %tmp_38_6 = call double @llvm.sqrt.f64(double %tmp_37_6)

]]></Node>
<StgValue><ssdm name="tmp_38_6"/></StgValue>
</operation>

<operation id="8091" st_id="430" stage="10" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="851">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3985" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.0.preheader:3396  %tmp_38_7 = call double @llvm.sqrt.f64(double %tmp_37_7)

]]></Node>
<StgValue><ssdm name="tmp_38_7"/></StgValue>
</operation>
</state>

<state id="431" st_id="431">

<operation id="8092" st_id="431" stage="3" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="852">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3795" bw="1" op_0_bw="1" op_1_bw="8">
<![CDATA[
.preheader.0.preheader:3206  %OUTPUT_BUNDLE_addr_5_2 = call i1 @_ssdm_op_WriteResp.m_axi.i8P(i8* %OUTPUT_BUNDLE_addr_5)

]]></Node>
<StgValue><ssdm name="OUTPUT_BUNDLE_addr_5_2"/></StgValue>
</operation>

<operation id="8093" st_id="431" stage="2" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="852">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3885" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.0.preheader:3296  %tmp_38_6 = call double @llvm.sqrt.f64(double %tmp_37_6)

]]></Node>
<StgValue><ssdm name="tmp_38_6"/></StgValue>
</operation>

<operation id="8094" st_id="431" stage="9" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="852">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3985" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.0.preheader:3396  %tmp_38_7 = call double @llvm.sqrt.f64(double %tmp_37_7)

]]></Node>
<StgValue><ssdm name="tmp_38_7"/></StgValue>
</operation>
</state>

<state id="432" st_id="432">

<operation id="8095" st_id="432" stage="2" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="853">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3795" bw="1" op_0_bw="1" op_1_bw="8">
<![CDATA[
.preheader.0.preheader:3206  %OUTPUT_BUNDLE_addr_5_2 = call i1 @_ssdm_op_WriteResp.m_axi.i8P(i8* %OUTPUT_BUNDLE_addr_5)

]]></Node>
<StgValue><ssdm name="OUTPUT_BUNDLE_addr_5_2"/></StgValue>
</operation>

<operation id="8096" st_id="432" stage="1" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="853">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3885" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.0.preheader:3296  %tmp_38_6 = call double @llvm.sqrt.f64(double %tmp_37_6)

]]></Node>
<StgValue><ssdm name="tmp_38_6"/></StgValue>
</operation>

<operation id="8097" st_id="432" stage="8" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="853">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3985" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.0.preheader:3396  %tmp_38_7 = call double @llvm.sqrt.f64(double %tmp_37_7)

]]></Node>
<StgValue><ssdm name="tmp_38_7"/></StgValue>
</operation>
</state>

<state id="433" st_id="433">

<operation id="8098" st_id="433" stage="1" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="854">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3795" bw="1" op_0_bw="1" op_1_bw="8">
<![CDATA[
.preheader.0.preheader:3206  %OUTPUT_BUNDLE_addr_5_2 = call i1 @_ssdm_op_WriteResp.m_axi.i8P(i8* %OUTPUT_BUNDLE_addr_5)

]]></Node>
<StgValue><ssdm name="OUTPUT_BUNDLE_addr_5_2"/></StgValue>
</operation>

<operation id="8099" st_id="433" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="854">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3886" bw="16" op_0_bw="16" op_1_bw="64">
<![CDATA[
.preheader.0.preheader:3297  %tmp_39_6 = call fastcc i16 @__hls_fptoui_double_(double %tmp_38_6)

]]></Node>
<StgValue><ssdm name="tmp_39_6"/></StgValue>
</operation>

<operation id="8100" st_id="433" stage="7" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="854">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3985" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.0.preheader:3396  %tmp_38_7 = call double @llvm.sqrt.f64(double %tmp_37_7)

]]></Node>
<StgValue><ssdm name="tmp_38_7"/></StgValue>
</operation>
</state>

<state id="434" st_id="434">

<operation id="8101" st_id="434" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="855">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3886" bw="16" op_0_bw="16" op_1_bw="64">
<![CDATA[
.preheader.0.preheader:3297  %tmp_39_6 = call fastcc i16 @__hls_fptoui_double_(double %tmp_38_6)

]]></Node>
<StgValue><ssdm name="tmp_39_6"/></StgValue>
</operation>

<operation id="8102" st_id="434" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="855">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3887" bw="2" op_0_bw="2" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.0.preheader:3298  %tmp_222 = call i2 @_ssdm_op_PartSelect.i2.i16.i32.i32(i16 %tmp_39_6, i32 8, i32 9)

]]></Node>
<StgValue><ssdm name="tmp_222"/></StgValue>
</operation>

<operation id="8103" st_id="434" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="855">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3888" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader.0.preheader:3299  %icmp40 = icmp ne i2 %tmp_222, 0

]]></Node>
<StgValue><ssdm name="icmp40"/></StgValue>
</operation>

<operation id="8104" st_id="434" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="855">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3889" bw="8" op_0_bw="16">
<![CDATA[
.preheader.0.preheader:3300  %tmp_223 = trunc i16 %tmp_39_6 to i8

]]></Node>
<StgValue><ssdm name="tmp_223"/></StgValue>
</operation>

<operation id="8105" st_id="434" stage="6" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="855">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3985" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.0.preheader:3396  %tmp_38_7 = call double @llvm.sqrt.f64(double %tmp_37_7)

]]></Node>
<StgValue><ssdm name="tmp_38_7"/></StgValue>
</operation>
</state>

<state id="435" st_id="435">

<operation id="8106" st_id="435" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="856">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3890" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader.0.preheader:3301  %tmp_42_6 = select i1 %icmp40, i8 -1, i8 %tmp_223

]]></Node>
<StgValue><ssdm name="tmp_42_6"/></StgValue>
</operation>

<operation id="8107" st_id="435" stage="5" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="856">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3985" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.0.preheader:3396  %tmp_38_7 = call double @llvm.sqrt.f64(double %tmp_37_7)

]]></Node>
<StgValue><ssdm name="tmp_38_7"/></StgValue>
</operation>
</state>

<state id="436" st_id="436">

<operation id="8108" st_id="436" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="857">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3894" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8" op_3_bw="1">
<![CDATA[
.preheader.0.preheader:3305  call void @_ssdm_op_Write.m_axi.i8P(i8* %OUTPUT_BUNDLE_addr_6, i8 %tmp_42_6, i1 true)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="8109" st_id="436" stage="4" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="857">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3985" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.0.preheader:3396  %tmp_38_7 = call double @llvm.sqrt.f64(double %tmp_37_7)

]]></Node>
<StgValue><ssdm name="tmp_38_7"/></StgValue>
</operation>
</state>

<state id="437" st_id="437">

<operation id="8110" st_id="437" stage="5" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="858">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3895" bw="1" op_0_bw="1" op_1_bw="8">
<![CDATA[
.preheader.0.preheader:3306  %OUTPUT_BUNDLE_addr_6_2 = call i1 @_ssdm_op_WriteResp.m_axi.i8P(i8* %OUTPUT_BUNDLE_addr_6)

]]></Node>
<StgValue><ssdm name="OUTPUT_BUNDLE_addr_6_2"/></StgValue>
</operation>

<operation id="8111" st_id="437" stage="3" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="858">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3985" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.0.preheader:3396  %tmp_38_7 = call double @llvm.sqrt.f64(double %tmp_37_7)

]]></Node>
<StgValue><ssdm name="tmp_38_7"/></StgValue>
</operation>

<operation id="8112" st_id="437" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="858">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3993" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:3404  %OUTPUT_BUNDLE_addr_7_1 = call i1 @_ssdm_op_WriteReq.m_axi.i8P(i8* %OUTPUT_BUNDLE_addr_7, i32 1)

]]></Node>
<StgValue><ssdm name="OUTPUT_BUNDLE_addr_7_1"/></StgValue>
</operation>
</state>

<state id="438" st_id="438">

<operation id="8113" st_id="438" stage="4" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="859">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3895" bw="1" op_0_bw="1" op_1_bw="8">
<![CDATA[
.preheader.0.preheader:3306  %OUTPUT_BUNDLE_addr_6_2 = call i1 @_ssdm_op_WriteResp.m_axi.i8P(i8* %OUTPUT_BUNDLE_addr_6)

]]></Node>
<StgValue><ssdm name="OUTPUT_BUNDLE_addr_6_2"/></StgValue>
</operation>

<operation id="8114" st_id="438" stage="2" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="859">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3985" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.0.preheader:3396  %tmp_38_7 = call double @llvm.sqrt.f64(double %tmp_37_7)

]]></Node>
<StgValue><ssdm name="tmp_38_7"/></StgValue>
</operation>
</state>

<state id="439" st_id="439">

<operation id="8115" st_id="439" stage="3" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="860">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3895" bw="1" op_0_bw="1" op_1_bw="8">
<![CDATA[
.preheader.0.preheader:3306  %OUTPUT_BUNDLE_addr_6_2 = call i1 @_ssdm_op_WriteResp.m_axi.i8P(i8* %OUTPUT_BUNDLE_addr_6)

]]></Node>
<StgValue><ssdm name="OUTPUT_BUNDLE_addr_6_2"/></StgValue>
</operation>

<operation id="8116" st_id="439" stage="1" lat="31">
<core>DSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="860">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3985" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.0.preheader:3396  %tmp_38_7 = call double @llvm.sqrt.f64(double %tmp_37_7)

]]></Node>
<StgValue><ssdm name="tmp_38_7"/></StgValue>
</operation>
</state>

<state id="440" st_id="440">

<operation id="8117" st_id="440" stage="2" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="861">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3895" bw="1" op_0_bw="1" op_1_bw="8">
<![CDATA[
.preheader.0.preheader:3306  %OUTPUT_BUNDLE_addr_6_2 = call i1 @_ssdm_op_WriteResp.m_axi.i8P(i8* %OUTPUT_BUNDLE_addr_6)

]]></Node>
<StgValue><ssdm name="OUTPUT_BUNDLE_addr_6_2"/></StgValue>
</operation>

<operation id="8118" st_id="440" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="861">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3986" bw="16" op_0_bw="16" op_1_bw="64">
<![CDATA[
.preheader.0.preheader:3397  %tmp_39_7 = call fastcc i16 @__hls_fptoui_double_(double %tmp_38_7)

]]></Node>
<StgValue><ssdm name="tmp_39_7"/></StgValue>
</operation>
</state>

<state id="441" st_id="441">

<operation id="8119" st_id="441" stage="1" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="862">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3895" bw="1" op_0_bw="1" op_1_bw="8">
<![CDATA[
.preheader.0.preheader:3306  %OUTPUT_BUNDLE_addr_6_2 = call i1 @_ssdm_op_WriteResp.m_axi.i8P(i8* %OUTPUT_BUNDLE_addr_6)

]]></Node>
<StgValue><ssdm name="OUTPUT_BUNDLE_addr_6_2"/></StgValue>
</operation>

<operation id="8120" st_id="441" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="862">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3986" bw="16" op_0_bw="16" op_1_bw="64">
<![CDATA[
.preheader.0.preheader:3397  %tmp_39_7 = call fastcc i16 @__hls_fptoui_double_(double %tmp_38_7)

]]></Node>
<StgValue><ssdm name="tmp_39_7"/></StgValue>
</operation>

<operation id="8121" st_id="441" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="862">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3987" bw="2" op_0_bw="2" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.0.preheader:3398  %tmp_224 = call i2 @_ssdm_op_PartSelect.i2.i16.i32.i32(i16 %tmp_39_7, i32 8, i32 9)

]]></Node>
<StgValue><ssdm name="tmp_224"/></StgValue>
</operation>

<operation id="8122" st_id="441" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="862">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3988" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader.0.preheader:3399  %icmp41 = icmp ne i2 %tmp_224, 0

]]></Node>
<StgValue><ssdm name="icmp41"/></StgValue>
</operation>

<operation id="8123" st_id="441" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="862">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3989" bw="8" op_0_bw="16">
<![CDATA[
.preheader.0.preheader:3400  %tmp_225 = trunc i16 %tmp_39_7 to i8

]]></Node>
<StgValue><ssdm name="tmp_225"/></StgValue>
</operation>
</state>

<state id="442" st_id="442">

<operation id="8124" st_id="442" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="863">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3990" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader.0.preheader:3401  %tmp_42_7 = select i1 %icmp41, i8 -1, i8 %tmp_225

]]></Node>
<StgValue><ssdm name="tmp_42_7"/></StgValue>
</operation>
</state>

<state id="443" st_id="443">

<operation id="8125" st_id="443" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="864">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3994" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8" op_3_bw="1">
<![CDATA[
.preheader.0.preheader:3405  call void @_ssdm_op_Write.m_axi.i8P(i8* %OUTPUT_BUNDLE_addr_7, i8 %tmp_42_7, i1 true)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="444" st_id="444">

<operation id="8126" st_id="444" stage="5" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="865">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3995" bw="1" op_0_bw="1" op_1_bw="8">
<![CDATA[
.preheader.0.preheader:3406  %OUTPUT_BUNDLE_addr_7_2 = call i1 @_ssdm_op_WriteResp.m_axi.i8P(i8* %OUTPUT_BUNDLE_addr_7)

]]></Node>
<StgValue><ssdm name="OUTPUT_BUNDLE_addr_7_2"/></StgValue>
</operation>
</state>

<state id="445" st_id="445">

<operation id="8127" st_id="445" stage="4" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="866">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3995" bw="1" op_0_bw="1" op_1_bw="8">
<![CDATA[
.preheader.0.preheader:3406  %OUTPUT_BUNDLE_addr_7_2 = call i1 @_ssdm_op_WriteResp.m_axi.i8P(i8* %OUTPUT_BUNDLE_addr_7)

]]></Node>
<StgValue><ssdm name="OUTPUT_BUNDLE_addr_7_2"/></StgValue>
</operation>
</state>

<state id="446" st_id="446">

<operation id="8128" st_id="446" stage="3" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="867">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3995" bw="1" op_0_bw="1" op_1_bw="8">
<![CDATA[
.preheader.0.preheader:3406  %OUTPUT_BUNDLE_addr_7_2 = call i1 @_ssdm_op_WriteResp.m_axi.i8P(i8* %OUTPUT_BUNDLE_addr_7)

]]></Node>
<StgValue><ssdm name="OUTPUT_BUNDLE_addr_7_2"/></StgValue>
</operation>
</state>

<state id="447" st_id="447">

<operation id="8129" st_id="447" stage="2" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="868">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3995" bw="1" op_0_bw="1" op_1_bw="8">
<![CDATA[
.preheader.0.preheader:3406  %OUTPUT_BUNDLE_addr_7_2 = call i1 @_ssdm_op_WriteResp.m_axi.i8P(i8* %OUTPUT_BUNDLE_addr_7)

]]></Node>
<StgValue><ssdm name="OUTPUT_BUNDLE_addr_7_2"/></StgValue>
</operation>
</state>

<state id="448" st_id="448">

<operation id="8130" st_id="448" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="869">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="591" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.preheader.0.preheader:2  call void (...)* @_ssdm_op_SpecLoopName([18 x i8]* @L_Convulution_row_st)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="8131" st_id="448" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="869">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="592" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader.0.preheader:3  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 39858, i64 39858, i64 39858) nounwind

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="8132" st_id="448" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="869">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1384" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.preheader.0.preheader:795  call void (...)* @_ssdm_op_SpecLoopName([16 x i8]* @p_str6) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="8133" st_id="448" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="869">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1385" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.preheader.0.preheader:796  %tmp_1 = call i32 (...)* @_ssdm_op_SpecRegionBegin([16 x i8]* @p_str6) nounwind

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="8134" st_id="448" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="869">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1386" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
.preheader.0.preheader:797  call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="8135" st_id="448" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="869">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1387" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.preheader.0.preheader:798  %empty_12 = call i32 (...)* @_ssdm_op_SpecRegionEnd([16 x i8]* @p_str6, i32 %tmp_1) nounwind

]]></Node>
<StgValue><ssdm name="empty_12"/></StgValue>
</operation>

<operation id="8136" st_id="448" stage="1" lat="5">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="869">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3995" bw="1" op_0_bw="1" op_1_bw="8">
<![CDATA[
.preheader.0.preheader:3406  %OUTPUT_BUNDLE_addr_7_2 = call i1 @_ssdm_op_WriteResp.m_axi.i8P(i8* %OUTPUT_BUNDLE_addr_7)

]]></Node>
<StgValue><ssdm name="OUTPUT_BUNDLE_addr_7_2"/></StgValue>
</operation>

<operation id="8137" st_id="448" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="869">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4000" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader.0.preheader:3411  br i1 %exitcond_flatten, label %1, label %rewind_header

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="8138" st_id="448" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="870">
<or_exp><and_exp><literal name="exitcond_flatten" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4002" bw="0" op_0_bw="0">
<![CDATA[
:0  call void (...)* @_ssdm_op_Return()

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="8139" st_id="448" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="870">
<or_exp><and_exp><literal name="exitcond_flatten" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="4003" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %rewind_header

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
