$date
  Sun May 26 20:29:17 2024
$end
$version
  GHDL v0
$end
$timescale
  1 fs
$end
$scope module standard $end
$upscope $end
$scope module std_logic_1164 $end
$upscope $end
$scope module testbench $end
$var reg 1 ! d $end
$var reg 1 " clk $end
$var reg 1 # q $end
$var reg 1 $ q_bar $end
$scope module uut $end
$var reg 1 % d $end
$var reg 1 & clk $end
$var reg 1 ' q $end
$var reg 1 ( q_bar $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
0!
0"
U#
U$
0%
0&
U'
U(
#100000000
1"
0#
1$
1&
0'
1(
#200000000
0"
0&
#300000000
1!
1"
1#
0$
1%
1&
1'
0(
#400000000
