{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1475888104752 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1475888104768 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Oct 08 11:54:56 2016 " "Processing started: Sat Oct 08 11:54:56 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1475888104768 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1475888104768 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off seven_segment_display_2bitdec -c seven_segment_display_2bitdec " "Command: quartus_map --read_settings_files=on --write_settings_files=off seven_segment_display_2bitdec -c seven_segment_display_2bitdec" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1475888104768 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Quartus II" 0 -1 1475888111455 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "seven_segment_display_2bitdec.vhd 6 3 " "Found 6 design units, including 3 entities, in source file seven_segment_display_2bitdec.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 seven_segment_display_2bitdec-behavior " "Found design unit 1: seven_segment_display_2bitdec-behavior" {  } { { "seven_segment_display_2bitdec.vhd" "" { Text "Z:/comp3222_lab/lab12/display/seven_segment_display_2bitdec.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1475888113440 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 divide_num-behavior " "Found design unit 2: divide_num-behavior" {  } { { "seven_segment_display_2bitdec.vhd" "" { Text "Z:/comp3222_lab/lab12/display/seven_segment_display_2bitdec.vhd" 54 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1475888113440 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 seven_segment_hex-behavior " "Found design unit 3: seven_segment_hex-behavior" {  } { { "seven_segment_display_2bitdec.vhd" "" { Text "Z:/comp3222_lab/lab12/display/seven_segment_display_2bitdec.vhd" 105 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1475888113440 ""} { "Info" "ISGN_ENTITY_NAME" "1 seven_segment_display_2bitdec " "Found entity 1: seven_segment_display_2bitdec" {  } { { "seven_segment_display_2bitdec.vhd" "" { Text "Z:/comp3222_lab/lab12/display/seven_segment_display_2bitdec.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1475888113440 ""} { "Info" "ISGN_ENTITY_NAME" "2 divide_num " "Found entity 2: divide_num" {  } { { "seven_segment_display_2bitdec.vhd" "" { Text "Z:/comp3222_lab/lab12/display/seven_segment_display_2bitdec.vhd" 48 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1475888113440 ""} { "Info" "ISGN_ENTITY_NAME" "3 seven_segment_hex " "Found entity 3: seven_segment_hex" {  } { { "seven_segment_display_2bitdec.vhd" "" { Text "Z:/comp3222_lab/lab12/display/seven_segment_display_2bitdec.vhd" 99 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1475888113440 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1475888113440 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "seven_segment_display_2bitdec " "Elaborating entity \"seven_segment_display_2bitdec\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1475888113549 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "divide_num divide_num:get_s0_s1 " "Elaborating entity \"divide_num\" for hierarchy \"divide_num:get_s0_s1\"" {  } { { "seven_segment_display_2bitdec.vhd" "get_s0_s1" { Text "Z:/comp3222_lab/lab12/display/seven_segment_display_2bitdec.vhd" 34 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1475888113643 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "temp seven_segment_display_2bitdec.vhd(68) " "VHDL Process Statement warning at seven_segment_display_2bitdec.vhd(68): signal \"temp\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "seven_segment_display_2bitdec.vhd" "" { Text "Z:/comp3222_lab/lab12/display/seven_segment_display_2bitdec.vhd" 68 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1475888113643 "|seven_segment_display_2bitdec|divide_num:get_s0_s1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "temp seven_segment_display_2bitdec.vhd(73) " "VHDL Process Statement warning at seven_segment_display_2bitdec.vhd(73): signal \"temp\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "seven_segment_display_2bitdec.vhd" "" { Text "Z:/comp3222_lab/lab12/display/seven_segment_display_2bitdec.vhd" 73 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1475888113643 "|seven_segment_display_2bitdec|divide_num:get_s0_s1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "temp seven_segment_display_2bitdec.vhd(77) " "VHDL Process Statement warning at seven_segment_display_2bitdec.vhd(77): signal \"temp\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "seven_segment_display_2bitdec.vhd" "" { Text "Z:/comp3222_lab/lab12/display/seven_segment_display_2bitdec.vhd" 77 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1475888113643 "|seven_segment_display_2bitdec|divide_num:get_s0_s1"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "temp seven_segment_display_2bitdec.vhd(59) " "VHDL Process Statement warning at seven_segment_display_2bitdec.vhd(59): inferring latch(es) for signal or variable \"temp\", which holds its previous value in one or more paths through the process" {  } { { "seven_segment_display_2bitdec.vhd" "" { Text "Z:/comp3222_lab/lab12/display/seven_segment_display_2bitdec.vhd" 59 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1475888113643 "|seven_segment_display_2bitdec|divide_num:get_s0_s1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[0\] seven_segment_display_2bitdec.vhd(59) " "Inferred latch for \"temp\[0\]\" at seven_segment_display_2bitdec.vhd(59)" {  } { { "seven_segment_display_2bitdec.vhd" "" { Text "Z:/comp3222_lab/lab12/display/seven_segment_display_2bitdec.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1475888113643 "|seven_segment_display_2bitdec|divide_num:get_s0_s1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[1\] seven_segment_display_2bitdec.vhd(59) " "Inferred latch for \"temp\[1\]\" at seven_segment_display_2bitdec.vhd(59)" {  } { { "seven_segment_display_2bitdec.vhd" "" { Text "Z:/comp3222_lab/lab12/display/seven_segment_display_2bitdec.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1475888113643 "|seven_segment_display_2bitdec|divide_num:get_s0_s1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[2\] seven_segment_display_2bitdec.vhd(59) " "Inferred latch for \"temp\[2\]\" at seven_segment_display_2bitdec.vhd(59)" {  } { { "seven_segment_display_2bitdec.vhd" "" { Text "Z:/comp3222_lab/lab12/display/seven_segment_display_2bitdec.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1475888113643 "|seven_segment_display_2bitdec|divide_num:get_s0_s1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[3\] seven_segment_display_2bitdec.vhd(59) " "Inferred latch for \"temp\[3\]\" at seven_segment_display_2bitdec.vhd(59)" {  } { { "seven_segment_display_2bitdec.vhd" "" { Text "Z:/comp3222_lab/lab12/display/seven_segment_display_2bitdec.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1475888113643 "|seven_segment_display_2bitdec|divide_num:get_s0_s1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "seven_segment_hex seven_segment_hex:display_s0 " "Elaborating entity \"seven_segment_hex\" for hierarchy \"seven_segment_hex:display_s0\"" {  } { { "seven_segment_display_2bitdec.vhd" "display_s0" { Text "Z:/comp3222_lab/lab12/display/seven_segment_display_2bitdec.vhd" 35 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1475888113705 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "divide_num:get_s0_s1\|temp\[1\] " "Latch divide_num:get_s0_s1\|temp\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sw\[3\] " "Ports D and ENA on the latch are fed by the same signal sw\[3\]" {  } { { "seven_segment_display_2bitdec.vhd" "" { Text "Z:/comp3222_lab/lab12/display/seven_segment_display_2bitdec.vhd" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1475888130596 ""}  } { { "seven_segment_display_2bitdec.vhd" "" { Text "Z:/comp3222_lab/lab12/display/seven_segment_display_2bitdec.vhd" 59 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1475888130596 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "divide_num:get_s0_s1\|temp\[2\] " "Latch divide_num:get_s0_s1\|temp\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sw\[3\] " "Ports D and ENA on the latch are fed by the same signal sw\[3\]" {  } { { "seven_segment_display_2bitdec.vhd" "" { Text "Z:/comp3222_lab/lab12/display/seven_segment_display_2bitdec.vhd" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1475888130596 ""}  } { { "seven_segment_display_2bitdec.vhd" "" { Text "Z:/comp3222_lab/lab12/display/seven_segment_display_2bitdec.vhd" 59 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1475888130596 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "divide_num:get_s0_s1\|temp\[3\] " "Latch divide_num:get_s0_s1\|temp\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sw\[3\] " "Ports D and ENA on the latch are fed by the same signal sw\[3\]" {  } { { "seven_segment_display_2bitdec.vhd" "" { Text "Z:/comp3222_lab/lab12/display/seven_segment_display_2bitdec.vhd" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1475888130596 ""}  } { { "seven_segment_display_2bitdec.vhd" "" { Text "Z:/comp3222_lab/lab12/display/seven_segment_display_2bitdec.vhd" 59 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1475888130596 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "hex1\[1\] GND " "Pin \"hex1\[1\]\" is stuck at GND" {  } { { "seven_segment_display_2bitdec.vhd" "" { Text "Z:/comp3222_lab/lab12/display/seven_segment_display_2bitdec.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1475888130627 "|seven_segment_display_2bitdec|hex1[1]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1475888130627 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1475888132033 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1475888132033 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "57 " "Implemented 57 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "6 " "Implemented 6 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1475888132424 ""} { "Info" "ICUT_CUT_TM_OPINS" "14 " "Implemented 14 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1475888132424 ""} { "Info" "ICUT_CUT_TM_LCELLS" "37 " "Implemented 37 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1475888132424 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1475888132424 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 12 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 12 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "511 " "Peak virtual memory: 511 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1475888132533 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Oct 08 11:55:32 2016 " "Processing ended: Sat Oct 08 11:55:32 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1475888132533 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:36 " "Elapsed time: 00:00:36" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1475888132533 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:28 " "Total CPU time (on all processors): 00:00:28" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1475888132533 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1475888132533 ""}
