
Timer.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00002758  0800010c  0800010c  0001010c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000024  08002864  08002864  00012864  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08002888  08002888  00020030  2**0
                  CONTENTS
  4 .ARM          00000000  08002888  08002888  00020030  2**0
                  CONTENTS
  5 .preinit_array 00000000  08002888  08002888  00020030  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08002888  08002888  00012888  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800288c  0800288c  0001288c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000030  20000000  08002890  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000000c0  20000030  080028c0  00020030  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  200000f0  080028c0  000200f0  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  00020030  2**0
                  CONTENTS, READONLY
 12 .debug_info   00008ce1  00000000  00000000  00020059  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00001909  00000000  00000000  00028d3a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000009e8  00000000  00000000  0002a648  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 000008e8  00000000  00000000  0002b030  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00016788  00000000  00000000  0002b918  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000a9d8  00000000  00000000  000420a0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00082397  00000000  00000000  0004ca78  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000053  00000000  00000000  000cee0f  2**0
                  CONTENTS, READONLY
 20 .debug_frame  0000272c  00000000  00000000  000cee64  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

0800010c <__do_global_dtors_aux>:
 800010c:	b510      	push	{r4, lr}
 800010e:	4c05      	ldr	r4, [pc, #20]	; (8000124 <__do_global_dtors_aux+0x18>)
 8000110:	7823      	ldrb	r3, [r4, #0]
 8000112:	b933      	cbnz	r3, 8000122 <__do_global_dtors_aux+0x16>
 8000114:	4b04      	ldr	r3, [pc, #16]	; (8000128 <__do_global_dtors_aux+0x1c>)
 8000116:	b113      	cbz	r3, 800011e <__do_global_dtors_aux+0x12>
 8000118:	4804      	ldr	r0, [pc, #16]	; (800012c <__do_global_dtors_aux+0x20>)
 800011a:	f3af 8000 	nop.w
 800011e:	2301      	movs	r3, #1
 8000120:	7023      	strb	r3, [r4, #0]
 8000122:	bd10      	pop	{r4, pc}
 8000124:	20000030 	.word	0x20000030
 8000128:	00000000 	.word	0x00000000
 800012c:	0800284c 	.word	0x0800284c

08000130 <frame_dummy>:
 8000130:	b508      	push	{r3, lr}
 8000132:	4b03      	ldr	r3, [pc, #12]	; (8000140 <frame_dummy+0x10>)
 8000134:	b11b      	cbz	r3, 800013e <frame_dummy+0xe>
 8000136:	4903      	ldr	r1, [pc, #12]	; (8000144 <frame_dummy+0x14>)
 8000138:	4803      	ldr	r0, [pc, #12]	; (8000148 <frame_dummy+0x18>)
 800013a:	f3af 8000 	nop.w
 800013e:	bd08      	pop	{r3, pc}
 8000140:	00000000 	.word	0x00000000
 8000144:	20000034 	.word	0x20000034
 8000148:	0800284c 	.word	0x0800284c

0800014c <updateClockBuffer>:

int index_led = 0;
int led_buffer[4]= { 1 , 2 , 3 , 4 };


void updateClockBuffer() {
 800014c:	b480      	push	{r7}
 800014e:	af00      	add	r7, sp, #0
    if (hour < 10) {
 8000150:	4b29      	ldr	r3, [pc, #164]	; (80001f8 <updateClockBuffer+0xac>)
 8000152:	681b      	ldr	r3, [r3, #0]
 8000154:	2b09      	cmp	r3, #9
 8000156:	dc06      	bgt.n	8000166 <updateClockBuffer+0x1a>
        led_buffer[0] = 0;
 8000158:	4b28      	ldr	r3, [pc, #160]	; (80001fc <updateClockBuffer+0xb0>)
 800015a:	2200      	movs	r2, #0
 800015c:	601a      	str	r2, [r3, #0]
        led_buffer[1] = hour;
 800015e:	4b26      	ldr	r3, [pc, #152]	; (80001f8 <updateClockBuffer+0xac>)
 8000160:	681b      	ldr	r3, [r3, #0]
 8000162:	4a26      	ldr	r2, [pc, #152]	; (80001fc <updateClockBuffer+0xb0>)
 8000164:	6053      	str	r3, [r2, #4]
    }
    if (hour >= 10) {
 8000166:	4b24      	ldr	r3, [pc, #144]	; (80001f8 <updateClockBuffer+0xac>)
 8000168:	681b      	ldr	r3, [r3, #0]
 800016a:	2b09      	cmp	r3, #9
 800016c:	dd18      	ble.n	80001a0 <updateClockBuffer+0x54>
        led_buffer[0] = hour / 10;
 800016e:	4b22      	ldr	r3, [pc, #136]	; (80001f8 <updateClockBuffer+0xac>)
 8000170:	681b      	ldr	r3, [r3, #0]
 8000172:	4a23      	ldr	r2, [pc, #140]	; (8000200 <updateClockBuffer+0xb4>)
 8000174:	fb82 1203 	smull	r1, r2, r2, r3
 8000178:	1092      	asrs	r2, r2, #2
 800017a:	17db      	asrs	r3, r3, #31
 800017c:	1ad3      	subs	r3, r2, r3
 800017e:	4a1f      	ldr	r2, [pc, #124]	; (80001fc <updateClockBuffer+0xb0>)
 8000180:	6013      	str	r3, [r2, #0]
        led_buffer[1] = hour % 10;
 8000182:	4b1d      	ldr	r3, [pc, #116]	; (80001f8 <updateClockBuffer+0xac>)
 8000184:	6819      	ldr	r1, [r3, #0]
 8000186:	4b1e      	ldr	r3, [pc, #120]	; (8000200 <updateClockBuffer+0xb4>)
 8000188:	fb83 2301 	smull	r2, r3, r3, r1
 800018c:	109a      	asrs	r2, r3, #2
 800018e:	17cb      	asrs	r3, r1, #31
 8000190:	1ad2      	subs	r2, r2, r3
 8000192:	4613      	mov	r3, r2
 8000194:	009b      	lsls	r3, r3, #2
 8000196:	4413      	add	r3, r2
 8000198:	005b      	lsls	r3, r3, #1
 800019a:	1aca      	subs	r2, r1, r3
 800019c:	4b17      	ldr	r3, [pc, #92]	; (80001fc <updateClockBuffer+0xb0>)
 800019e:	605a      	str	r2, [r3, #4]
    }
    if (minute < 10) {
 80001a0:	4b18      	ldr	r3, [pc, #96]	; (8000204 <updateClockBuffer+0xb8>)
 80001a2:	681b      	ldr	r3, [r3, #0]
 80001a4:	2b09      	cmp	r3, #9
 80001a6:	dc06      	bgt.n	80001b6 <updateClockBuffer+0x6a>
        led_buffer[2] = 0;
 80001a8:	4b14      	ldr	r3, [pc, #80]	; (80001fc <updateClockBuffer+0xb0>)
 80001aa:	2200      	movs	r2, #0
 80001ac:	609a      	str	r2, [r3, #8]
        led_buffer[3] = minute;
 80001ae:	4b15      	ldr	r3, [pc, #84]	; (8000204 <updateClockBuffer+0xb8>)
 80001b0:	681b      	ldr	r3, [r3, #0]
 80001b2:	4a12      	ldr	r2, [pc, #72]	; (80001fc <updateClockBuffer+0xb0>)
 80001b4:	60d3      	str	r3, [r2, #12]
    }
    if (minute >= 10) {
 80001b6:	4b13      	ldr	r3, [pc, #76]	; (8000204 <updateClockBuffer+0xb8>)
 80001b8:	681b      	ldr	r3, [r3, #0]
 80001ba:	2b09      	cmp	r3, #9
 80001bc:	dd18      	ble.n	80001f0 <updateClockBuffer+0xa4>
        led_buffer[0] = minute / 10;
 80001be:	4b11      	ldr	r3, [pc, #68]	; (8000204 <updateClockBuffer+0xb8>)
 80001c0:	681b      	ldr	r3, [r3, #0]
 80001c2:	4a0f      	ldr	r2, [pc, #60]	; (8000200 <updateClockBuffer+0xb4>)
 80001c4:	fb82 1203 	smull	r1, r2, r2, r3
 80001c8:	1092      	asrs	r2, r2, #2
 80001ca:	17db      	asrs	r3, r3, #31
 80001cc:	1ad3      	subs	r3, r2, r3
 80001ce:	4a0b      	ldr	r2, [pc, #44]	; (80001fc <updateClockBuffer+0xb0>)
 80001d0:	6013      	str	r3, [r2, #0]
        led_buffer[1] = minute % 10;
 80001d2:	4b0c      	ldr	r3, [pc, #48]	; (8000204 <updateClockBuffer+0xb8>)
 80001d4:	6819      	ldr	r1, [r3, #0]
 80001d6:	4b0a      	ldr	r3, [pc, #40]	; (8000200 <updateClockBuffer+0xb4>)
 80001d8:	fb83 2301 	smull	r2, r3, r3, r1
 80001dc:	109a      	asrs	r2, r3, #2
 80001de:	17cb      	asrs	r3, r1, #31
 80001e0:	1ad2      	subs	r2, r2, r3
 80001e2:	4613      	mov	r3, r2
 80001e4:	009b      	lsls	r3, r3, #2
 80001e6:	4413      	add	r3, r2
 80001e8:	005b      	lsls	r3, r3, #1
 80001ea:	1aca      	subs	r2, r1, r3
 80001ec:	4b03      	ldr	r3, [pc, #12]	; (80001fc <updateClockBuffer+0xb0>)
 80001ee:	605a      	str	r2, [r3, #4]
    }
}
 80001f0:	bf00      	nop
 80001f2:	46bd      	mov	sp, r7
 80001f4:	bc80      	pop	{r7}
 80001f6:	4770      	bx	lr
 80001f8:	20000018 	.word	0x20000018
 80001fc:	20000000 	.word	0x20000000
 8000200:	66666667 	.word	0x66666667
 8000204:	2000001c 	.word	0x2000001c

08000208 <clock>:

void clock() {
 8000208:	b480      	push	{r7}
 800020a:	af00      	add	r7, sp, #0
    second++;
 800020c:	4b13      	ldr	r3, [pc, #76]	; (800025c <clock+0x54>)
 800020e:	681b      	ldr	r3, [r3, #0]
 8000210:	3301      	adds	r3, #1
 8000212:	4a12      	ldr	r2, [pc, #72]	; (800025c <clock+0x54>)
 8000214:	6013      	str	r3, [r2, #0]
    if (second >= 60) {
 8000216:	4b11      	ldr	r3, [pc, #68]	; (800025c <clock+0x54>)
 8000218:	681b      	ldr	r3, [r3, #0]
 800021a:	2b3b      	cmp	r3, #59	; 0x3b
 800021c:	dd07      	ble.n	800022e <clock+0x26>
        second = 0;
 800021e:	4b0f      	ldr	r3, [pc, #60]	; (800025c <clock+0x54>)
 8000220:	2200      	movs	r2, #0
 8000222:	601a      	str	r2, [r3, #0]
        minute++;
 8000224:	4b0e      	ldr	r3, [pc, #56]	; (8000260 <clock+0x58>)
 8000226:	681b      	ldr	r3, [r3, #0]
 8000228:	3301      	adds	r3, #1
 800022a:	4a0d      	ldr	r2, [pc, #52]	; (8000260 <clock+0x58>)
 800022c:	6013      	str	r3, [r2, #0]
    }
    if (minute >= 60) {
 800022e:	4b0c      	ldr	r3, [pc, #48]	; (8000260 <clock+0x58>)
 8000230:	681b      	ldr	r3, [r3, #0]
 8000232:	2b3b      	cmp	r3, #59	; 0x3b
 8000234:	dd07      	ble.n	8000246 <clock+0x3e>
        minute = 0;
 8000236:	4b0a      	ldr	r3, [pc, #40]	; (8000260 <clock+0x58>)
 8000238:	2200      	movs	r2, #0
 800023a:	601a      	str	r2, [r3, #0]
        hour++;
 800023c:	4b09      	ldr	r3, [pc, #36]	; (8000264 <clock+0x5c>)
 800023e:	681b      	ldr	r3, [r3, #0]
 8000240:	3301      	adds	r3, #1
 8000242:	4a08      	ldr	r2, [pc, #32]	; (8000264 <clock+0x5c>)
 8000244:	6013      	str	r3, [r2, #0]
    }
    if (hour >= 24) {
 8000246:	4b07      	ldr	r3, [pc, #28]	; (8000264 <clock+0x5c>)
 8000248:	681b      	ldr	r3, [r3, #0]
 800024a:	2b17      	cmp	r3, #23
 800024c:	dd02      	ble.n	8000254 <clock+0x4c>
        hour = 0;
 800024e:	4b05      	ldr	r3, [pc, #20]	; (8000264 <clock+0x5c>)
 8000250:	2200      	movs	r2, #0
 8000252:	601a      	str	r2, [r3, #0]
    }
}
 8000254:	bf00      	nop
 8000256:	46bd      	mov	sp, r7
 8000258:	bc80      	pop	{r7}
 800025a:	4770      	bx	lr
 800025c:	20000020 	.word	0x20000020
 8000260:	2000001c 	.word	0x2000001c
 8000264:	20000018 	.word	0x20000018

08000268 <display7SEG>:

#include <control_7SEG.h>
#include "main.h"
#include <clock_buffer.h>

void display7SEG(int num) {
 8000268:	b580      	push	{r7, lr}
 800026a:	b082      	sub	sp, #8
 800026c:	af00      	add	r7, sp, #0
 800026e:	6078      	str	r0, [r7, #4]
	if (num == 0) {
 8000270:	687b      	ldr	r3, [r7, #4]
 8000272:	2b00      	cmp	r3, #0
 8000274:	d122      	bne.n	80002bc <display7SEG+0x54>
		HAL_GPIO_WritePin(PB0_GPIO_Port, PB0_Pin, GPIO_PIN_RESET);
 8000276:	2200      	movs	r2, #0
 8000278:	2101      	movs	r1, #1
 800027a:	48bd      	ldr	r0, [pc, #756]	; (8000570 <display7SEG+0x308>)
 800027c:	f001 fad0 	bl	8001820 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(PB1_GPIO_Port, PB1_Pin, GPIO_PIN_RESET);
 8000280:	2200      	movs	r2, #0
 8000282:	2102      	movs	r1, #2
 8000284:	48ba      	ldr	r0, [pc, #744]	; (8000570 <display7SEG+0x308>)
 8000286:	f001 facb 	bl	8001820 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(PB2_GPIO_Port, PB2_Pin, GPIO_PIN_RESET);
 800028a:	2200      	movs	r2, #0
 800028c:	2104      	movs	r1, #4
 800028e:	48b8      	ldr	r0, [pc, #736]	; (8000570 <display7SEG+0x308>)
 8000290:	f001 fac6 	bl	8001820 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(PB3_GPIO_Port, PB3_Pin, GPIO_PIN_RESET);
 8000294:	2200      	movs	r2, #0
 8000296:	2108      	movs	r1, #8
 8000298:	48b5      	ldr	r0, [pc, #724]	; (8000570 <display7SEG+0x308>)
 800029a:	f001 fac1 	bl	8001820 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(PB4_GPIO_Port, PB4_Pin, GPIO_PIN_RESET);
 800029e:	2200      	movs	r2, #0
 80002a0:	2110      	movs	r1, #16
 80002a2:	48b3      	ldr	r0, [pc, #716]	; (8000570 <display7SEG+0x308>)
 80002a4:	f001 fabc 	bl	8001820 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(PB5_GPIO_Port, PB5_Pin, GPIO_PIN_RESET);
 80002a8:	2200      	movs	r2, #0
 80002aa:	2120      	movs	r1, #32
 80002ac:	48b0      	ldr	r0, [pc, #704]	; (8000570 <display7SEG+0x308>)
 80002ae:	f001 fab7 	bl	8001820 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(PB6_GPIO_Port, PB6_Pin, GPIO_PIN_SET);
 80002b2:	2201      	movs	r2, #1
 80002b4:	2140      	movs	r1, #64	; 0x40
 80002b6:	48ae      	ldr	r0, [pc, #696]	; (8000570 <display7SEG+0x308>)
 80002b8:	f001 fab2 	bl	8001820 <HAL_GPIO_WritePin>
	}
	if (num == 1) {
 80002bc:	687b      	ldr	r3, [r7, #4]
 80002be:	2b01      	cmp	r3, #1
 80002c0:	d122      	bne.n	8000308 <display7SEG+0xa0>
		HAL_GPIO_WritePin(PB0_GPIO_Port, PB0_Pin, GPIO_PIN_SET);
 80002c2:	2201      	movs	r2, #1
 80002c4:	2101      	movs	r1, #1
 80002c6:	48aa      	ldr	r0, [pc, #680]	; (8000570 <display7SEG+0x308>)
 80002c8:	f001 faaa 	bl	8001820 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(PB1_GPIO_Port, PB1_Pin, GPIO_PIN_RESET);
 80002cc:	2200      	movs	r2, #0
 80002ce:	2102      	movs	r1, #2
 80002d0:	48a7      	ldr	r0, [pc, #668]	; (8000570 <display7SEG+0x308>)
 80002d2:	f001 faa5 	bl	8001820 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(PB2_GPIO_Port, PB2_Pin, GPIO_PIN_RESET);
 80002d6:	2200      	movs	r2, #0
 80002d8:	2104      	movs	r1, #4
 80002da:	48a5      	ldr	r0, [pc, #660]	; (8000570 <display7SEG+0x308>)
 80002dc:	f001 faa0 	bl	8001820 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(PB3_GPIO_Port, PB3_Pin, GPIO_PIN_SET);
 80002e0:	2201      	movs	r2, #1
 80002e2:	2108      	movs	r1, #8
 80002e4:	48a2      	ldr	r0, [pc, #648]	; (8000570 <display7SEG+0x308>)
 80002e6:	f001 fa9b 	bl	8001820 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(PB4_GPIO_Port, PB4_Pin, GPIO_PIN_SET);
 80002ea:	2201      	movs	r2, #1
 80002ec:	2110      	movs	r1, #16
 80002ee:	48a0      	ldr	r0, [pc, #640]	; (8000570 <display7SEG+0x308>)
 80002f0:	f001 fa96 	bl	8001820 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(PB5_GPIO_Port, PB5_Pin, GPIO_PIN_SET);
 80002f4:	2201      	movs	r2, #1
 80002f6:	2120      	movs	r1, #32
 80002f8:	489d      	ldr	r0, [pc, #628]	; (8000570 <display7SEG+0x308>)
 80002fa:	f001 fa91 	bl	8001820 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(PB6_GPIO_Port, PB6_Pin, GPIO_PIN_SET);
 80002fe:	2201      	movs	r2, #1
 8000300:	2140      	movs	r1, #64	; 0x40
 8000302:	489b      	ldr	r0, [pc, #620]	; (8000570 <display7SEG+0x308>)
 8000304:	f001 fa8c 	bl	8001820 <HAL_GPIO_WritePin>
	}
	if (num == 2) {
 8000308:	687b      	ldr	r3, [r7, #4]
 800030a:	2b02      	cmp	r3, #2
 800030c:	d122      	bne.n	8000354 <display7SEG+0xec>
		HAL_GPIO_WritePin(PB0_GPIO_Port, PB0_Pin, GPIO_PIN_RESET);
 800030e:	2200      	movs	r2, #0
 8000310:	2101      	movs	r1, #1
 8000312:	4897      	ldr	r0, [pc, #604]	; (8000570 <display7SEG+0x308>)
 8000314:	f001 fa84 	bl	8001820 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(PB1_GPIO_Port, PB1_Pin, GPIO_PIN_RESET);
 8000318:	2200      	movs	r2, #0
 800031a:	2102      	movs	r1, #2
 800031c:	4894      	ldr	r0, [pc, #592]	; (8000570 <display7SEG+0x308>)
 800031e:	f001 fa7f 	bl	8001820 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(PB2_GPIO_Port, PB2_Pin, GPIO_PIN_SET);
 8000322:	2201      	movs	r2, #1
 8000324:	2104      	movs	r1, #4
 8000326:	4892      	ldr	r0, [pc, #584]	; (8000570 <display7SEG+0x308>)
 8000328:	f001 fa7a 	bl	8001820 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(PB3_GPIO_Port, PB3_Pin, GPIO_PIN_RESET);
 800032c:	2200      	movs	r2, #0
 800032e:	2108      	movs	r1, #8
 8000330:	488f      	ldr	r0, [pc, #572]	; (8000570 <display7SEG+0x308>)
 8000332:	f001 fa75 	bl	8001820 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(PB4_GPIO_Port, PB4_Pin, GPIO_PIN_RESET);
 8000336:	2200      	movs	r2, #0
 8000338:	2110      	movs	r1, #16
 800033a:	488d      	ldr	r0, [pc, #564]	; (8000570 <display7SEG+0x308>)
 800033c:	f001 fa70 	bl	8001820 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(PB5_GPIO_Port, PB5_Pin, GPIO_PIN_SET);
 8000340:	2201      	movs	r2, #1
 8000342:	2120      	movs	r1, #32
 8000344:	488a      	ldr	r0, [pc, #552]	; (8000570 <display7SEG+0x308>)
 8000346:	f001 fa6b 	bl	8001820 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(PB6_GPIO_Port, PB6_Pin, GPIO_PIN_RESET);
 800034a:	2200      	movs	r2, #0
 800034c:	2140      	movs	r1, #64	; 0x40
 800034e:	4888      	ldr	r0, [pc, #544]	; (8000570 <display7SEG+0x308>)
 8000350:	f001 fa66 	bl	8001820 <HAL_GPIO_WritePin>

	}
	if (num == 3) {
 8000354:	687b      	ldr	r3, [r7, #4]
 8000356:	2b03      	cmp	r3, #3
 8000358:	d122      	bne.n	80003a0 <display7SEG+0x138>
		HAL_GPIO_WritePin(PB0_GPIO_Port, PB0_Pin, GPIO_PIN_RESET);
 800035a:	2200      	movs	r2, #0
 800035c:	2101      	movs	r1, #1
 800035e:	4884      	ldr	r0, [pc, #528]	; (8000570 <display7SEG+0x308>)
 8000360:	f001 fa5e 	bl	8001820 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(PB1_GPIO_Port, PB1_Pin, GPIO_PIN_RESET);
 8000364:	2200      	movs	r2, #0
 8000366:	2102      	movs	r1, #2
 8000368:	4881      	ldr	r0, [pc, #516]	; (8000570 <display7SEG+0x308>)
 800036a:	f001 fa59 	bl	8001820 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(PB2_GPIO_Port, PB2_Pin, GPIO_PIN_RESET);
 800036e:	2200      	movs	r2, #0
 8000370:	2104      	movs	r1, #4
 8000372:	487f      	ldr	r0, [pc, #508]	; (8000570 <display7SEG+0x308>)
 8000374:	f001 fa54 	bl	8001820 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(PB3_GPIO_Port, PB3_Pin, GPIO_PIN_RESET);
 8000378:	2200      	movs	r2, #0
 800037a:	2108      	movs	r1, #8
 800037c:	487c      	ldr	r0, [pc, #496]	; (8000570 <display7SEG+0x308>)
 800037e:	f001 fa4f 	bl	8001820 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(PB4_GPIO_Port, PB4_Pin, GPIO_PIN_SET);
 8000382:	2201      	movs	r2, #1
 8000384:	2110      	movs	r1, #16
 8000386:	487a      	ldr	r0, [pc, #488]	; (8000570 <display7SEG+0x308>)
 8000388:	f001 fa4a 	bl	8001820 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(PB5_GPIO_Port, PB5_Pin, GPIO_PIN_SET);
 800038c:	2201      	movs	r2, #1
 800038e:	2120      	movs	r1, #32
 8000390:	4877      	ldr	r0, [pc, #476]	; (8000570 <display7SEG+0x308>)
 8000392:	f001 fa45 	bl	8001820 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(PB6_GPIO_Port, PB6_Pin, GPIO_PIN_RESET);
 8000396:	2200      	movs	r2, #0
 8000398:	2140      	movs	r1, #64	; 0x40
 800039a:	4875      	ldr	r0, [pc, #468]	; (8000570 <display7SEG+0x308>)
 800039c:	f001 fa40 	bl	8001820 <HAL_GPIO_WritePin>
	}
	if (num == 4) {
 80003a0:	687b      	ldr	r3, [r7, #4]
 80003a2:	2b04      	cmp	r3, #4
 80003a4:	d122      	bne.n	80003ec <display7SEG+0x184>
		HAL_GPIO_WritePin(PB0_GPIO_Port, PB0_Pin, GPIO_PIN_SET);
 80003a6:	2201      	movs	r2, #1
 80003a8:	2101      	movs	r1, #1
 80003aa:	4871      	ldr	r0, [pc, #452]	; (8000570 <display7SEG+0x308>)
 80003ac:	f001 fa38 	bl	8001820 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(PB1_GPIO_Port, PB1_Pin, GPIO_PIN_RESET);
 80003b0:	2200      	movs	r2, #0
 80003b2:	2102      	movs	r1, #2
 80003b4:	486e      	ldr	r0, [pc, #440]	; (8000570 <display7SEG+0x308>)
 80003b6:	f001 fa33 	bl	8001820 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(PB2_GPIO_Port, PB2_Pin, GPIO_PIN_RESET);
 80003ba:	2200      	movs	r2, #0
 80003bc:	2104      	movs	r1, #4
 80003be:	486c      	ldr	r0, [pc, #432]	; (8000570 <display7SEG+0x308>)
 80003c0:	f001 fa2e 	bl	8001820 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(PB3_GPIO_Port, PB3_Pin, GPIO_PIN_SET);
 80003c4:	2201      	movs	r2, #1
 80003c6:	2108      	movs	r1, #8
 80003c8:	4869      	ldr	r0, [pc, #420]	; (8000570 <display7SEG+0x308>)
 80003ca:	f001 fa29 	bl	8001820 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(PB4_GPIO_Port, PB4_Pin, GPIO_PIN_SET);
 80003ce:	2201      	movs	r2, #1
 80003d0:	2110      	movs	r1, #16
 80003d2:	4867      	ldr	r0, [pc, #412]	; (8000570 <display7SEG+0x308>)
 80003d4:	f001 fa24 	bl	8001820 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(PB5_GPIO_Port, PB5_Pin, GPIO_PIN_RESET);
 80003d8:	2200      	movs	r2, #0
 80003da:	2120      	movs	r1, #32
 80003dc:	4864      	ldr	r0, [pc, #400]	; (8000570 <display7SEG+0x308>)
 80003de:	f001 fa1f 	bl	8001820 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(PB6_GPIO_Port, PB6_Pin, GPIO_PIN_RESET);
 80003e2:	2200      	movs	r2, #0
 80003e4:	2140      	movs	r1, #64	; 0x40
 80003e6:	4862      	ldr	r0, [pc, #392]	; (8000570 <display7SEG+0x308>)
 80003e8:	f001 fa1a 	bl	8001820 <HAL_GPIO_WritePin>
	}
	if (num == 5) {
 80003ec:	687b      	ldr	r3, [r7, #4]
 80003ee:	2b05      	cmp	r3, #5
 80003f0:	d122      	bne.n	8000438 <display7SEG+0x1d0>
		HAL_GPIO_WritePin(PB0_GPIO_Port, PB0_Pin, GPIO_PIN_RESET);
 80003f2:	2200      	movs	r2, #0
 80003f4:	2101      	movs	r1, #1
 80003f6:	485e      	ldr	r0, [pc, #376]	; (8000570 <display7SEG+0x308>)
 80003f8:	f001 fa12 	bl	8001820 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(PB1_GPIO_Port, PB1_Pin, GPIO_PIN_SET);
 80003fc:	2201      	movs	r2, #1
 80003fe:	2102      	movs	r1, #2
 8000400:	485b      	ldr	r0, [pc, #364]	; (8000570 <display7SEG+0x308>)
 8000402:	f001 fa0d 	bl	8001820 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(PB2_GPIO_Port, PB2_Pin, GPIO_PIN_RESET);
 8000406:	2200      	movs	r2, #0
 8000408:	2104      	movs	r1, #4
 800040a:	4859      	ldr	r0, [pc, #356]	; (8000570 <display7SEG+0x308>)
 800040c:	f001 fa08 	bl	8001820 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(PB3_GPIO_Port, PB3_Pin, GPIO_PIN_RESET);
 8000410:	2200      	movs	r2, #0
 8000412:	2108      	movs	r1, #8
 8000414:	4856      	ldr	r0, [pc, #344]	; (8000570 <display7SEG+0x308>)
 8000416:	f001 fa03 	bl	8001820 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(PB4_GPIO_Port, PB4_Pin, GPIO_PIN_SET);
 800041a:	2201      	movs	r2, #1
 800041c:	2110      	movs	r1, #16
 800041e:	4854      	ldr	r0, [pc, #336]	; (8000570 <display7SEG+0x308>)
 8000420:	f001 f9fe 	bl	8001820 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(PB5_GPIO_Port, PB5_Pin, GPIO_PIN_RESET);
 8000424:	2200      	movs	r2, #0
 8000426:	2120      	movs	r1, #32
 8000428:	4851      	ldr	r0, [pc, #324]	; (8000570 <display7SEG+0x308>)
 800042a:	f001 f9f9 	bl	8001820 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(PB6_GPIO_Port, PB6_Pin, GPIO_PIN_RESET);
 800042e:	2200      	movs	r2, #0
 8000430:	2140      	movs	r1, #64	; 0x40
 8000432:	484f      	ldr	r0, [pc, #316]	; (8000570 <display7SEG+0x308>)
 8000434:	f001 f9f4 	bl	8001820 <HAL_GPIO_WritePin>
	}
	if (num == 6) {
 8000438:	687b      	ldr	r3, [r7, #4]
 800043a:	2b06      	cmp	r3, #6
 800043c:	d122      	bne.n	8000484 <display7SEG+0x21c>
		HAL_GPIO_WritePin(PB0_GPIO_Port, PB0_Pin, GPIO_PIN_RESET);
 800043e:	2200      	movs	r2, #0
 8000440:	2101      	movs	r1, #1
 8000442:	484b      	ldr	r0, [pc, #300]	; (8000570 <display7SEG+0x308>)
 8000444:	f001 f9ec 	bl	8001820 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(PB1_GPIO_Port, PB1_Pin, GPIO_PIN_SET);
 8000448:	2201      	movs	r2, #1
 800044a:	2102      	movs	r1, #2
 800044c:	4848      	ldr	r0, [pc, #288]	; (8000570 <display7SEG+0x308>)
 800044e:	f001 f9e7 	bl	8001820 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(PB2_GPIO_Port, PB2_Pin, GPIO_PIN_RESET);
 8000452:	2200      	movs	r2, #0
 8000454:	2104      	movs	r1, #4
 8000456:	4846      	ldr	r0, [pc, #280]	; (8000570 <display7SEG+0x308>)
 8000458:	f001 f9e2 	bl	8001820 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(PB3_GPIO_Port, PB3_Pin, GPIO_PIN_RESET);
 800045c:	2200      	movs	r2, #0
 800045e:	2108      	movs	r1, #8
 8000460:	4843      	ldr	r0, [pc, #268]	; (8000570 <display7SEG+0x308>)
 8000462:	f001 f9dd 	bl	8001820 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(PB4_GPIO_Port, PB4_Pin, GPIO_PIN_RESET);
 8000466:	2200      	movs	r2, #0
 8000468:	2110      	movs	r1, #16
 800046a:	4841      	ldr	r0, [pc, #260]	; (8000570 <display7SEG+0x308>)
 800046c:	f001 f9d8 	bl	8001820 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(PB5_GPIO_Port, PB5_Pin, GPIO_PIN_RESET);
 8000470:	2200      	movs	r2, #0
 8000472:	2120      	movs	r1, #32
 8000474:	483e      	ldr	r0, [pc, #248]	; (8000570 <display7SEG+0x308>)
 8000476:	f001 f9d3 	bl	8001820 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(PB6_GPIO_Port, PB6_Pin, GPIO_PIN_RESET);
 800047a:	2200      	movs	r2, #0
 800047c:	2140      	movs	r1, #64	; 0x40
 800047e:	483c      	ldr	r0, [pc, #240]	; (8000570 <display7SEG+0x308>)
 8000480:	f001 f9ce 	bl	8001820 <HAL_GPIO_WritePin>

	}
	if (num == 7) {
 8000484:	687b      	ldr	r3, [r7, #4]
 8000486:	2b07      	cmp	r3, #7
 8000488:	d122      	bne.n	80004d0 <display7SEG+0x268>
		HAL_GPIO_WritePin(PB0_GPIO_Port, PB0_Pin, GPIO_PIN_RESET);
 800048a:	2200      	movs	r2, #0
 800048c:	2101      	movs	r1, #1
 800048e:	4838      	ldr	r0, [pc, #224]	; (8000570 <display7SEG+0x308>)
 8000490:	f001 f9c6 	bl	8001820 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(PB1_GPIO_Port, PB1_Pin, GPIO_PIN_RESET);
 8000494:	2200      	movs	r2, #0
 8000496:	2102      	movs	r1, #2
 8000498:	4835      	ldr	r0, [pc, #212]	; (8000570 <display7SEG+0x308>)
 800049a:	f001 f9c1 	bl	8001820 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(PB2_GPIO_Port, PB2_Pin, GPIO_PIN_RESET);
 800049e:	2200      	movs	r2, #0
 80004a0:	2104      	movs	r1, #4
 80004a2:	4833      	ldr	r0, [pc, #204]	; (8000570 <display7SEG+0x308>)
 80004a4:	f001 f9bc 	bl	8001820 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(PB3_GPIO_Port, PB3_Pin, GPIO_PIN_SET);
 80004a8:	2201      	movs	r2, #1
 80004aa:	2108      	movs	r1, #8
 80004ac:	4830      	ldr	r0, [pc, #192]	; (8000570 <display7SEG+0x308>)
 80004ae:	f001 f9b7 	bl	8001820 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(PB4_GPIO_Port, PB4_Pin, GPIO_PIN_SET);
 80004b2:	2201      	movs	r2, #1
 80004b4:	2110      	movs	r1, #16
 80004b6:	482e      	ldr	r0, [pc, #184]	; (8000570 <display7SEG+0x308>)
 80004b8:	f001 f9b2 	bl	8001820 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(PB5_GPIO_Port, PB5_Pin, GPIO_PIN_SET);
 80004bc:	2201      	movs	r2, #1
 80004be:	2120      	movs	r1, #32
 80004c0:	482b      	ldr	r0, [pc, #172]	; (8000570 <display7SEG+0x308>)
 80004c2:	f001 f9ad 	bl	8001820 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(PB6_GPIO_Port, PB6_Pin, GPIO_PIN_SET);
 80004c6:	2201      	movs	r2, #1
 80004c8:	2140      	movs	r1, #64	; 0x40
 80004ca:	4829      	ldr	r0, [pc, #164]	; (8000570 <display7SEG+0x308>)
 80004cc:	f001 f9a8 	bl	8001820 <HAL_GPIO_WritePin>
	}
	if (num == 8) {
 80004d0:	687b      	ldr	r3, [r7, #4]
 80004d2:	2b08      	cmp	r3, #8
 80004d4:	d122      	bne.n	800051c <display7SEG+0x2b4>
		HAL_GPIO_WritePin(PB0_GPIO_Port, PB0_Pin, GPIO_PIN_RESET);
 80004d6:	2200      	movs	r2, #0
 80004d8:	2101      	movs	r1, #1
 80004da:	4825      	ldr	r0, [pc, #148]	; (8000570 <display7SEG+0x308>)
 80004dc:	f001 f9a0 	bl	8001820 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(PB1_GPIO_Port, PB1_Pin, GPIO_PIN_RESET);
 80004e0:	2200      	movs	r2, #0
 80004e2:	2102      	movs	r1, #2
 80004e4:	4822      	ldr	r0, [pc, #136]	; (8000570 <display7SEG+0x308>)
 80004e6:	f001 f99b 	bl	8001820 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(PB2_GPIO_Port, PB2_Pin, GPIO_PIN_RESET);
 80004ea:	2200      	movs	r2, #0
 80004ec:	2104      	movs	r1, #4
 80004ee:	4820      	ldr	r0, [pc, #128]	; (8000570 <display7SEG+0x308>)
 80004f0:	f001 f996 	bl	8001820 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(PB3_GPIO_Port, PB3_Pin, GPIO_PIN_RESET);
 80004f4:	2200      	movs	r2, #0
 80004f6:	2108      	movs	r1, #8
 80004f8:	481d      	ldr	r0, [pc, #116]	; (8000570 <display7SEG+0x308>)
 80004fa:	f001 f991 	bl	8001820 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(PB4_GPIO_Port, PB4_Pin, GPIO_PIN_RESET);
 80004fe:	2200      	movs	r2, #0
 8000500:	2110      	movs	r1, #16
 8000502:	481b      	ldr	r0, [pc, #108]	; (8000570 <display7SEG+0x308>)
 8000504:	f001 f98c 	bl	8001820 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(PB5_GPIO_Port, PB5_Pin, GPIO_PIN_RESET);
 8000508:	2200      	movs	r2, #0
 800050a:	2120      	movs	r1, #32
 800050c:	4818      	ldr	r0, [pc, #96]	; (8000570 <display7SEG+0x308>)
 800050e:	f001 f987 	bl	8001820 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(PB6_GPIO_Port, PB6_Pin, GPIO_PIN_RESET);
 8000512:	2200      	movs	r2, #0
 8000514:	2140      	movs	r1, #64	; 0x40
 8000516:	4816      	ldr	r0, [pc, #88]	; (8000570 <display7SEG+0x308>)
 8000518:	f001 f982 	bl	8001820 <HAL_GPIO_WritePin>
	}
	if (num == 9) {
 800051c:	687b      	ldr	r3, [r7, #4]
 800051e:	2b09      	cmp	r3, #9
 8000520:	d122      	bne.n	8000568 <display7SEG+0x300>
		HAL_GPIO_WritePin(PB0_GPIO_Port, PB0_Pin, GPIO_PIN_RESET);
 8000522:	2200      	movs	r2, #0
 8000524:	2101      	movs	r1, #1
 8000526:	4812      	ldr	r0, [pc, #72]	; (8000570 <display7SEG+0x308>)
 8000528:	f001 f97a 	bl	8001820 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(PB1_GPIO_Port, PB1_Pin, GPIO_PIN_RESET);
 800052c:	2200      	movs	r2, #0
 800052e:	2102      	movs	r1, #2
 8000530:	480f      	ldr	r0, [pc, #60]	; (8000570 <display7SEG+0x308>)
 8000532:	f001 f975 	bl	8001820 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(PB2_GPIO_Port, PB2_Pin, GPIO_PIN_RESET);
 8000536:	2200      	movs	r2, #0
 8000538:	2104      	movs	r1, #4
 800053a:	480d      	ldr	r0, [pc, #52]	; (8000570 <display7SEG+0x308>)
 800053c:	f001 f970 	bl	8001820 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(PB3_GPIO_Port, PB3_Pin, GPIO_PIN_RESET);
 8000540:	2200      	movs	r2, #0
 8000542:	2108      	movs	r1, #8
 8000544:	480a      	ldr	r0, [pc, #40]	; (8000570 <display7SEG+0x308>)
 8000546:	f001 f96b 	bl	8001820 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(PB4_GPIO_Port, PB4_Pin, GPIO_PIN_SET);
 800054a:	2201      	movs	r2, #1
 800054c:	2110      	movs	r1, #16
 800054e:	4808      	ldr	r0, [pc, #32]	; (8000570 <display7SEG+0x308>)
 8000550:	f001 f966 	bl	8001820 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(PB5_GPIO_Port, PB5_Pin, GPIO_PIN_RESET);
 8000554:	2200      	movs	r2, #0
 8000556:	2120      	movs	r1, #32
 8000558:	4805      	ldr	r0, [pc, #20]	; (8000570 <display7SEG+0x308>)
 800055a:	f001 f961 	bl	8001820 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(PB6_GPIO_Port, PB6_Pin, GPIO_PIN_RESET);
 800055e:	2200      	movs	r2, #0
 8000560:	2140      	movs	r1, #64	; 0x40
 8000562:	4803      	ldr	r0, [pc, #12]	; (8000570 <display7SEG+0x308>)
 8000564:	f001 f95c 	bl	8001820 <HAL_GPIO_WritePin>
	}
}
 8000568:	bf00      	nop
 800056a:	3708      	adds	r7, #8
 800056c:	46bd      	mov	sp, r7
 800056e:	bd80      	pop	{r7, pc}
 8000570:	40010c00 	.word	0x40010c00

08000574 <update7SEG>:

void update7SEG(int index) {
 8000574:	b580      	push	{r7, lr}
 8000576:	b082      	sub	sp, #8
 8000578:	af00      	add	r7, sp, #0
 800057a:	6078      	str	r0, [r7, #4]
 800057c:	687b      	ldr	r3, [r7, #4]
 800057e:	2b03      	cmp	r3, #3
 8000580:	d87a      	bhi.n	8000678 <update7SEG+0x104>
 8000582:	a201      	add	r2, pc, #4	; (adr r2, 8000588 <update7SEG+0x14>)
 8000584:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000588:	08000599 	.word	0x08000599
 800058c:	080005d1 	.word	0x080005d1
 8000590:	08000609 	.word	0x08000609
 8000594:	08000641 	.word	0x08000641
	switch (index) {
	case 0:
		// Display the first 7 SEG with led_buffer [0]
		HAL_GPIO_WritePin(PA6_GPIO_Port, PA6_Pin, RESET);
 8000598:	2200      	movs	r2, #0
 800059a:	2140      	movs	r1, #64	; 0x40
 800059c:	4839      	ldr	r0, [pc, #228]	; (8000684 <update7SEG+0x110>)
 800059e:	f001 f93f 	bl	8001820 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(PA7_GPIO_Port, PA7_Pin, SET);
 80005a2:	2201      	movs	r2, #1
 80005a4:	2180      	movs	r1, #128	; 0x80
 80005a6:	4837      	ldr	r0, [pc, #220]	; (8000684 <update7SEG+0x110>)
 80005a8:	f001 f93a 	bl	8001820 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(PA8_GPIO_Port, PA8_Pin, SET);
 80005ac:	2201      	movs	r2, #1
 80005ae:	f44f 7180 	mov.w	r1, #256	; 0x100
 80005b2:	4834      	ldr	r0, [pc, #208]	; (8000684 <update7SEG+0x110>)
 80005b4:	f001 f934 	bl	8001820 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(PA9_GPIO_Port, PA9_Pin, SET);
 80005b8:	2201      	movs	r2, #1
 80005ba:	f44f 7100 	mov.w	r1, #512	; 0x200
 80005be:	4831      	ldr	r0, [pc, #196]	; (8000684 <update7SEG+0x110>)
 80005c0:	f001 f92e 	bl	8001820 <HAL_GPIO_WritePin>
		display7SEG(led_buffer[0]);
 80005c4:	4b30      	ldr	r3, [pc, #192]	; (8000688 <update7SEG+0x114>)
 80005c6:	681b      	ldr	r3, [r3, #0]
 80005c8:	4618      	mov	r0, r3
 80005ca:	f7ff fe4d 	bl	8000268 <display7SEG>
		break;
 80005ce:	e054      	b.n	800067a <update7SEG+0x106>
	case 1:
		// Display the second 7 SEG with led_buffer [1]
		HAL_GPIO_WritePin(PA7_GPIO_Port, PA7_Pin, RESET);
 80005d0:	2200      	movs	r2, #0
 80005d2:	2180      	movs	r1, #128	; 0x80
 80005d4:	482b      	ldr	r0, [pc, #172]	; (8000684 <update7SEG+0x110>)
 80005d6:	f001 f923 	bl	8001820 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(PA6_GPIO_Port, PA6_Pin, SET);
 80005da:	2201      	movs	r2, #1
 80005dc:	2140      	movs	r1, #64	; 0x40
 80005de:	4829      	ldr	r0, [pc, #164]	; (8000684 <update7SEG+0x110>)
 80005e0:	f001 f91e 	bl	8001820 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(PA8_GPIO_Port, PA8_Pin, SET);
 80005e4:	2201      	movs	r2, #1
 80005e6:	f44f 7180 	mov.w	r1, #256	; 0x100
 80005ea:	4826      	ldr	r0, [pc, #152]	; (8000684 <update7SEG+0x110>)
 80005ec:	f001 f918 	bl	8001820 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(PA9_GPIO_Port, PA9_Pin, SET);
 80005f0:	2201      	movs	r2, #1
 80005f2:	f44f 7100 	mov.w	r1, #512	; 0x200
 80005f6:	4823      	ldr	r0, [pc, #140]	; (8000684 <update7SEG+0x110>)
 80005f8:	f001 f912 	bl	8001820 <HAL_GPIO_WritePin>
		display7SEG(led_buffer[1]);
 80005fc:	4b22      	ldr	r3, [pc, #136]	; (8000688 <update7SEG+0x114>)
 80005fe:	685b      	ldr	r3, [r3, #4]
 8000600:	4618      	mov	r0, r3
 8000602:	f7ff fe31 	bl	8000268 <display7SEG>
		break;
 8000606:	e038      	b.n	800067a <update7SEG+0x106>
	case 2:
		// Display the third 7 SEG with led_buffer [2]
		HAL_GPIO_WritePin(PA8_GPIO_Port, PA8_Pin, RESET);
 8000608:	2200      	movs	r2, #0
 800060a:	f44f 7180 	mov.w	r1, #256	; 0x100
 800060e:	481d      	ldr	r0, [pc, #116]	; (8000684 <update7SEG+0x110>)
 8000610:	f001 f906 	bl	8001820 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(PA6_GPIO_Port, PA6_Pin, SET);
 8000614:	2201      	movs	r2, #1
 8000616:	2140      	movs	r1, #64	; 0x40
 8000618:	481a      	ldr	r0, [pc, #104]	; (8000684 <update7SEG+0x110>)
 800061a:	f001 f901 	bl	8001820 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(PA7_GPIO_Port, PA7_Pin, SET);
 800061e:	2201      	movs	r2, #1
 8000620:	2180      	movs	r1, #128	; 0x80
 8000622:	4818      	ldr	r0, [pc, #96]	; (8000684 <update7SEG+0x110>)
 8000624:	f001 f8fc 	bl	8001820 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(PA9_GPIO_Port, PA9_Pin, SET);
 8000628:	2201      	movs	r2, #1
 800062a:	f44f 7100 	mov.w	r1, #512	; 0x200
 800062e:	4815      	ldr	r0, [pc, #84]	; (8000684 <update7SEG+0x110>)
 8000630:	f001 f8f6 	bl	8001820 <HAL_GPIO_WritePin>
		display7SEG(led_buffer[2]);
 8000634:	4b14      	ldr	r3, [pc, #80]	; (8000688 <update7SEG+0x114>)
 8000636:	689b      	ldr	r3, [r3, #8]
 8000638:	4618      	mov	r0, r3
 800063a:	f7ff fe15 	bl	8000268 <display7SEG>
		break;
 800063e:	e01c      	b.n	800067a <update7SEG+0x106>
	case 3:
		// Display the forth 7 SEG with led_buffer [3]
		HAL_GPIO_WritePin(PA9_GPIO_Port, PA9_Pin, RESET);
 8000640:	2200      	movs	r2, #0
 8000642:	f44f 7100 	mov.w	r1, #512	; 0x200
 8000646:	480f      	ldr	r0, [pc, #60]	; (8000684 <update7SEG+0x110>)
 8000648:	f001 f8ea 	bl	8001820 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(PA6_GPIO_Port, PA6_Pin, SET);
 800064c:	2201      	movs	r2, #1
 800064e:	2140      	movs	r1, #64	; 0x40
 8000650:	480c      	ldr	r0, [pc, #48]	; (8000684 <update7SEG+0x110>)
 8000652:	f001 f8e5 	bl	8001820 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(PA7_GPIO_Port, PA7_Pin, SET);
 8000656:	2201      	movs	r2, #1
 8000658:	2180      	movs	r1, #128	; 0x80
 800065a:	480a      	ldr	r0, [pc, #40]	; (8000684 <update7SEG+0x110>)
 800065c:	f001 f8e0 	bl	8001820 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(PA8_GPIO_Port, PA8_Pin, SET);
 8000660:	2201      	movs	r2, #1
 8000662:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000666:	4807      	ldr	r0, [pc, #28]	; (8000684 <update7SEG+0x110>)
 8000668:	f001 f8da 	bl	8001820 <HAL_GPIO_WritePin>
		display7SEG(led_buffer[3]);
 800066c:	4b06      	ldr	r3, [pc, #24]	; (8000688 <update7SEG+0x114>)
 800066e:	68db      	ldr	r3, [r3, #12]
 8000670:	4618      	mov	r0, r3
 8000672:	f7ff fdf9 	bl	8000268 <display7SEG>
		break;
 8000676:	e000      	b.n	800067a <update7SEG+0x106>
	default:
		break;
 8000678:	bf00      	nop
	}
}
 800067a:	bf00      	nop
 800067c:	3708      	adds	r7, #8
 800067e:	46bd      	mov	sp, r7
 8000680:	bd80      	pop	{r7, pc}
 8000682:	bf00      	nop
 8000684:	40010800 	.word	0x40010800
 8000688:	20000000 	.word	0x20000000

0800068c <displayMatrix>:
#include "main.h"

int index_led_matrix = 0;
uint8_t matrix_buffer[8] = {0x01,0x02,0x03,0x04,0x05,0x06,0x07,0x08};

void displayMatrix(int row, int col) {
 800068c:	b580      	push	{r7, lr}
 800068e:	b084      	sub	sp, #16
 8000690:	af00      	add	r7, sp, #0
 8000692:	6078      	str	r0, [r7, #4]
 8000694:	6039      	str	r1, [r7, #0]
    int shift = 1;
 8000696:	2301      	movs	r3, #1
 8000698:	60fb      	str	r3, [r7, #12]
    if (row == 0) {
 800069a:	687b      	ldr	r3, [r7, #4]
 800069c:	2b00      	cmp	r3, #0
 800069e:	d15d      	bne.n	800075c <displayMatrix+0xd0>
        HAL_GPIO_WritePin(PB8_GPIO_Port, PB8_Pin, GPIO_PIN_RESET);
 80006a0:	2200      	movs	r2, #0
 80006a2:	f44f 7180 	mov.w	r1, #256	; 0x100
 80006a6:	48d6      	ldr	r0, [pc, #856]	; (8000a00 <displayMatrix+0x374>)
 80006a8:	f001 f8ba 	bl	8001820 <HAL_GPIO_WritePin>
        HAL_GPIO_WritePin(PB9_GPIO_Port, PB9_Pin, GPIO_PIN_SET);
 80006ac:	2201      	movs	r2, #1
 80006ae:	f44f 7100 	mov.w	r1, #512	; 0x200
 80006b2:	48d3      	ldr	r0, [pc, #844]	; (8000a00 <displayMatrix+0x374>)
 80006b4:	f001 f8b4 	bl	8001820 <HAL_GPIO_WritePin>
        HAL_GPIO_WritePin(PB10_GPIO_Port, PB10_Pin, GPIO_PIN_SET);
 80006b8:	2201      	movs	r2, #1
 80006ba:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80006be:	48d0      	ldr	r0, [pc, #832]	; (8000a00 <displayMatrix+0x374>)
 80006c0:	f001 f8ae 	bl	8001820 <HAL_GPIO_WritePin>
        HAL_GPIO_WritePin(PB11_GPIO_Port, PB11_Pin, GPIO_PIN_SET);
 80006c4:	2201      	movs	r2, #1
 80006c6:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80006ca:	48cd      	ldr	r0, [pc, #820]	; (8000a00 <displayMatrix+0x374>)
 80006cc:	f001 f8a8 	bl	8001820 <HAL_GPIO_WritePin>
        HAL_GPIO_WritePin(PB12_GPIO_Port, PB12_Pin, GPIO_PIN_SET);
 80006d0:	2201      	movs	r2, #1
 80006d2:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80006d6:	48ca      	ldr	r0, [pc, #808]	; (8000a00 <displayMatrix+0x374>)
 80006d8:	f001 f8a2 	bl	8001820 <HAL_GPIO_WritePin>
        HAL_GPIO_WritePin(PB13_GPIO_Port, PB13_Pin, GPIO_PIN_SET);
 80006dc:	2201      	movs	r2, #1
 80006de:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80006e2:	48c7      	ldr	r0, [pc, #796]	; (8000a00 <displayMatrix+0x374>)
 80006e4:	f001 f89c 	bl	8001820 <HAL_GPIO_WritePin>
        HAL_GPIO_WritePin(PB14_GPIO_Port, PB14_Pin, GPIO_PIN_SET);
 80006e8:	2201      	movs	r2, #1
 80006ea:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 80006ee:	48c4      	ldr	r0, [pc, #784]	; (8000a00 <displayMatrix+0x374>)
 80006f0:	f001 f896 	bl	8001820 <HAL_GPIO_WritePin>
        HAL_GPIO_WritePin(PB15_GPIO_Port, PB15_Pin, GPIO_PIN_SET);
 80006f4:	2201      	movs	r2, #1
 80006f6:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80006fa:	48c1      	ldr	r0, [pc, #772]	; (8000a00 <displayMatrix+0x374>)
 80006fc:	f001 f890 	bl	8001820 <HAL_GPIO_WritePin>

        HAL_GPIO_WritePin(PA2_GPIO_Port, PA2_Pin, SET);
 8000700:	2201      	movs	r2, #1
 8000702:	2104      	movs	r1, #4
 8000704:	48bf      	ldr	r0, [pc, #764]	; (8000a04 <displayMatrix+0x378>)
 8000706:	f001 f88b 	bl	8001820 <HAL_GPIO_WritePin>
        HAL_GPIO_WritePin(PA3_GPIO_Port, PA3_Pin, SET);
 800070a:	2201      	movs	r2, #1
 800070c:	2108      	movs	r1, #8
 800070e:	48bd      	ldr	r0, [pc, #756]	; (8000a04 <displayMatrix+0x378>)
 8000710:	f001 f886 	bl	8001820 <HAL_GPIO_WritePin>
        HAL_GPIO_WritePin(PA10_GPIO_Port, PA10_Pin, RESET);
 8000714:	2200      	movs	r2, #0
 8000716:	f44f 6180 	mov.w	r1, #1024	; 0x400
 800071a:	48ba      	ldr	r0, [pc, #744]	; (8000a04 <displayMatrix+0x378>)
 800071c:	f001 f880 	bl	8001820 <HAL_GPIO_WritePin>
        HAL_GPIO_WritePin(PA11_GPIO_Port, PA11_Pin, RESET);
 8000720:	2200      	movs	r2, #0
 8000722:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8000726:	48b7      	ldr	r0, [pc, #732]	; (8000a04 <displayMatrix+0x378>)
 8000728:	f001 f87a 	bl	8001820 <HAL_GPIO_WritePin>
        HAL_GPIO_WritePin(PA12_GPIO_Port, PA12_Pin, RESET);
 800072c:	2200      	movs	r2, #0
 800072e:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000732:	48b4      	ldr	r0, [pc, #720]	; (8000a04 <displayMatrix+0x378>)
 8000734:	f001 f874 	bl	8001820 <HAL_GPIO_WritePin>
        HAL_GPIO_WritePin(PA13_GPIO_Port, PA13_Pin, RESET);
 8000738:	2200      	movs	r2, #0
 800073a:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 800073e:	48b1      	ldr	r0, [pc, #708]	; (8000a04 <displayMatrix+0x378>)
 8000740:	f001 f86e 	bl	8001820 <HAL_GPIO_WritePin>
        HAL_GPIO_WritePin(PA14_GPIO_Port, PA14_Pin, SET);
 8000744:	2201      	movs	r2, #1
 8000746:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 800074a:	48ae      	ldr	r0, [pc, #696]	; (8000a04 <displayMatrix+0x378>)
 800074c:	f001 f868 	bl	8001820 <HAL_GPIO_WritePin>
        HAL_GPIO_WritePin(PA15_GPIO_Port, PA15_Pin, SET);
 8000750:	2201      	movs	r2, #1
 8000752:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8000756:	48ab      	ldr	r0, [pc, #684]	; (8000a04 <displayMatrix+0x378>)
 8000758:	f001 f862 	bl	8001820 <HAL_GPIO_WritePin>
    }

    if (row == 1) {
 800075c:	687b      	ldr	r3, [r7, #4]
 800075e:	2b01      	cmp	r3, #1
 8000760:	d15d      	bne.n	800081e <displayMatrix+0x192>
        HAL_GPIO_WritePin(PB8_GPIO_Port, PB8_Pin, GPIO_PIN_SET);
 8000762:	2201      	movs	r2, #1
 8000764:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000768:	48a5      	ldr	r0, [pc, #660]	; (8000a00 <displayMatrix+0x374>)
 800076a:	f001 f859 	bl	8001820 <HAL_GPIO_WritePin>
        HAL_GPIO_WritePin(PB9_GPIO_Port, PB9_Pin, GPIO_PIN_RESET);
 800076e:	2200      	movs	r2, #0
 8000770:	f44f 7100 	mov.w	r1, #512	; 0x200
 8000774:	48a2      	ldr	r0, [pc, #648]	; (8000a00 <displayMatrix+0x374>)
 8000776:	f001 f853 	bl	8001820 <HAL_GPIO_WritePin>
        HAL_GPIO_WritePin(PB10_GPIO_Port, PB10_Pin, GPIO_PIN_SET);
 800077a:	2201      	movs	r2, #1
 800077c:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8000780:	489f      	ldr	r0, [pc, #636]	; (8000a00 <displayMatrix+0x374>)
 8000782:	f001 f84d 	bl	8001820 <HAL_GPIO_WritePin>
        HAL_GPIO_WritePin(PB11_GPIO_Port, PB11_Pin, GPIO_PIN_SET);
 8000786:	2201      	movs	r2, #1
 8000788:	f44f 6100 	mov.w	r1, #2048	; 0x800
 800078c:	489c      	ldr	r0, [pc, #624]	; (8000a00 <displayMatrix+0x374>)
 800078e:	f001 f847 	bl	8001820 <HAL_GPIO_WritePin>
        HAL_GPIO_WritePin(PB12_GPIO_Port, PB12_Pin, GPIO_PIN_SET);
 8000792:	2201      	movs	r2, #1
 8000794:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000798:	4899      	ldr	r0, [pc, #612]	; (8000a00 <displayMatrix+0x374>)
 800079a:	f001 f841 	bl	8001820 <HAL_GPIO_WritePin>
        HAL_GPIO_WritePin(PB13_GPIO_Port, PB13_Pin, GPIO_PIN_SET);
 800079e:	2201      	movs	r2, #1
 80007a0:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80007a4:	4896      	ldr	r0, [pc, #600]	; (8000a00 <displayMatrix+0x374>)
 80007a6:	f001 f83b 	bl	8001820 <HAL_GPIO_WritePin>
        HAL_GPIO_WritePin(PB14_GPIO_Port, PB14_Pin, GPIO_PIN_SET);
 80007aa:	2201      	movs	r2, #1
 80007ac:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 80007b0:	4893      	ldr	r0, [pc, #588]	; (8000a00 <displayMatrix+0x374>)
 80007b2:	f001 f835 	bl	8001820 <HAL_GPIO_WritePin>
        HAL_GPIO_WritePin(PB15_GPIO_Port, PB15_Pin, GPIO_PIN_SET);
 80007b6:	2201      	movs	r2, #1
 80007b8:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80007bc:	4890      	ldr	r0, [pc, #576]	; (8000a00 <displayMatrix+0x374>)
 80007be:	f001 f82f 	bl	8001820 <HAL_GPIO_WritePin>

        HAL_GPIO_WritePin(PA2_GPIO_Port, PA2_Pin, SET);
 80007c2:	2201      	movs	r2, #1
 80007c4:	2104      	movs	r1, #4
 80007c6:	488f      	ldr	r0, [pc, #572]	; (8000a04 <displayMatrix+0x378>)
 80007c8:	f001 f82a 	bl	8001820 <HAL_GPIO_WritePin>
        HAL_GPIO_WritePin(PA3_GPIO_Port, PA3_Pin, RESET);
 80007cc:	2200      	movs	r2, #0
 80007ce:	2108      	movs	r1, #8
 80007d0:	488c      	ldr	r0, [pc, #560]	; (8000a04 <displayMatrix+0x378>)
 80007d2:	f001 f825 	bl	8001820 <HAL_GPIO_WritePin>
        HAL_GPIO_WritePin(PA10_GPIO_Port, PA10_Pin, RESET);
 80007d6:	2200      	movs	r2, #0
 80007d8:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80007dc:	4889      	ldr	r0, [pc, #548]	; (8000a04 <displayMatrix+0x378>)
 80007de:	f001 f81f 	bl	8001820 <HAL_GPIO_WritePin>
        HAL_GPIO_WritePin(PA11_GPIO_Port, PA11_Pin, RESET);
 80007e2:	2200      	movs	r2, #0
 80007e4:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80007e8:	4886      	ldr	r0, [pc, #536]	; (8000a04 <displayMatrix+0x378>)
 80007ea:	f001 f819 	bl	8001820 <HAL_GPIO_WritePin>
        HAL_GPIO_WritePin(PA12_GPIO_Port, PA12_Pin, RESET);
 80007ee:	2200      	movs	r2, #0
 80007f0:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80007f4:	4883      	ldr	r0, [pc, #524]	; (8000a04 <displayMatrix+0x378>)
 80007f6:	f001 f813 	bl	8001820 <HAL_GPIO_WritePin>
        HAL_GPIO_WritePin(PA13_GPIO_Port, PA13_Pin, RESET);
 80007fa:	2200      	movs	r2, #0
 80007fc:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000800:	4880      	ldr	r0, [pc, #512]	; (8000a04 <displayMatrix+0x378>)
 8000802:	f001 f80d 	bl	8001820 <HAL_GPIO_WritePin>
        HAL_GPIO_WritePin(PA14_GPIO_Port, PA14_Pin, RESET);
 8000806:	2200      	movs	r2, #0
 8000808:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 800080c:	487d      	ldr	r0, [pc, #500]	; (8000a04 <displayMatrix+0x378>)
 800080e:	f001 f807 	bl	8001820 <HAL_GPIO_WritePin>
        HAL_GPIO_WritePin(PA15_GPIO_Port, PA15_Pin, SET);
 8000812:	2201      	movs	r2, #1
 8000814:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8000818:	487a      	ldr	r0, [pc, #488]	; (8000a04 <displayMatrix+0x378>)
 800081a:	f001 f801 	bl	8001820 <HAL_GPIO_WritePin>
    }

    if (row == 2) {
 800081e:	687b      	ldr	r3, [r7, #4]
 8000820:	2b02      	cmp	r3, #2
 8000822:	d15d      	bne.n	80008e0 <displayMatrix+0x254>
        HAL_GPIO_WritePin(PB8_GPIO_Port, PB8_Pin, GPIO_PIN_SET);
 8000824:	2201      	movs	r2, #1
 8000826:	f44f 7180 	mov.w	r1, #256	; 0x100
 800082a:	4875      	ldr	r0, [pc, #468]	; (8000a00 <displayMatrix+0x374>)
 800082c:	f000 fff8 	bl	8001820 <HAL_GPIO_WritePin>
        HAL_GPIO_WritePin(PB9_GPIO_Port, PB9_Pin, GPIO_PIN_SET);
 8000830:	2201      	movs	r2, #1
 8000832:	f44f 7100 	mov.w	r1, #512	; 0x200
 8000836:	4872      	ldr	r0, [pc, #456]	; (8000a00 <displayMatrix+0x374>)
 8000838:	f000 fff2 	bl	8001820 <HAL_GPIO_WritePin>
        HAL_GPIO_WritePin(PB10_GPIO_Port, PB10_Pin, GPIO_PIN_RESET);
 800083c:	2200      	movs	r2, #0
 800083e:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8000842:	486f      	ldr	r0, [pc, #444]	; (8000a00 <displayMatrix+0x374>)
 8000844:	f000 ffec 	bl	8001820 <HAL_GPIO_WritePin>
        HAL_GPIO_WritePin(PB11_GPIO_Port, PB11_Pin, GPIO_PIN_SET);
 8000848:	2201      	movs	r2, #1
 800084a:	f44f 6100 	mov.w	r1, #2048	; 0x800
 800084e:	486c      	ldr	r0, [pc, #432]	; (8000a00 <displayMatrix+0x374>)
 8000850:	f000 ffe6 	bl	8001820 <HAL_GPIO_WritePin>
        HAL_GPIO_WritePin(PB12_GPIO_Port, PB12_Pin, GPIO_PIN_SET);
 8000854:	2201      	movs	r2, #1
 8000856:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 800085a:	4869      	ldr	r0, [pc, #420]	; (8000a00 <displayMatrix+0x374>)
 800085c:	f000 ffe0 	bl	8001820 <HAL_GPIO_WritePin>
        HAL_GPIO_WritePin(PB13_GPIO_Port, PB13_Pin, GPIO_PIN_SET);
 8000860:	2201      	movs	r2, #1
 8000862:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000866:	4866      	ldr	r0, [pc, #408]	; (8000a00 <displayMatrix+0x374>)
 8000868:	f000 ffda 	bl	8001820 <HAL_GPIO_WritePin>
        HAL_GPIO_WritePin(PB14_GPIO_Port, PB14_Pin, GPIO_PIN_SET);
 800086c:	2201      	movs	r2, #1
 800086e:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8000872:	4863      	ldr	r0, [pc, #396]	; (8000a00 <displayMatrix+0x374>)
 8000874:	f000 ffd4 	bl	8001820 <HAL_GPIO_WritePin>
        HAL_GPIO_WritePin(PB15_GPIO_Port, PB15_Pin, GPIO_PIN_SET);
 8000878:	2201      	movs	r2, #1
 800087a:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 800087e:	4860      	ldr	r0, [pc, #384]	; (8000a00 <displayMatrix+0x374>)
 8000880:	f000 ffce 	bl	8001820 <HAL_GPIO_WritePin>

        HAL_GPIO_WritePin(PA2_GPIO_Port, PA2_Pin, RESET);
 8000884:	2200      	movs	r2, #0
 8000886:	2104      	movs	r1, #4
 8000888:	485e      	ldr	r0, [pc, #376]	; (8000a04 <displayMatrix+0x378>)
 800088a:	f000 ffc9 	bl	8001820 <HAL_GPIO_WritePin>
        HAL_GPIO_WritePin(PA3_GPIO_Port, PA3_Pin, RESET);
 800088e:	2200      	movs	r2, #0
 8000890:	2108      	movs	r1, #8
 8000892:	485c      	ldr	r0, [pc, #368]	; (8000a04 <displayMatrix+0x378>)
 8000894:	f000 ffc4 	bl	8001820 <HAL_GPIO_WritePin>
        HAL_GPIO_WritePin(PA10_GPIO_Port, PA10_Pin, SET);
 8000898:	2201      	movs	r2, #1
 800089a:	f44f 6180 	mov.w	r1, #1024	; 0x400
 800089e:	4859      	ldr	r0, [pc, #356]	; (8000a04 <displayMatrix+0x378>)
 80008a0:	f000 ffbe 	bl	8001820 <HAL_GPIO_WritePin>
        HAL_GPIO_WritePin(PA11_GPIO_Port, PA11_Pin, SET);
 80008a4:	2201      	movs	r2, #1
 80008a6:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80008aa:	4856      	ldr	r0, [pc, #344]	; (8000a04 <displayMatrix+0x378>)
 80008ac:	f000 ffb8 	bl	8001820 <HAL_GPIO_WritePin>
        HAL_GPIO_WritePin(PA12_GPIO_Port, PA12_Pin, SET);
 80008b0:	2201      	movs	r2, #1
 80008b2:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80008b6:	4853      	ldr	r0, [pc, #332]	; (8000a04 <displayMatrix+0x378>)
 80008b8:	f000 ffb2 	bl	8001820 <HAL_GPIO_WritePin>
        HAL_GPIO_WritePin(PA13_GPIO_Port, PA13_Pin, SET);
 80008bc:	2201      	movs	r2, #1
 80008be:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80008c2:	4850      	ldr	r0, [pc, #320]	; (8000a04 <displayMatrix+0x378>)
 80008c4:	f000 ffac 	bl	8001820 <HAL_GPIO_WritePin>
        HAL_GPIO_WritePin(PA14_GPIO_Port, PA14_Pin, RESET);
 80008c8:	2200      	movs	r2, #0
 80008ca:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 80008ce:	484d      	ldr	r0, [pc, #308]	; (8000a04 <displayMatrix+0x378>)
 80008d0:	f000 ffa6 	bl	8001820 <HAL_GPIO_WritePin>
        HAL_GPIO_WritePin(PA15_GPIO_Port, PA15_Pin, RESET);
 80008d4:	2200      	movs	r2, #0
 80008d6:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80008da:	484a      	ldr	r0, [pc, #296]	; (8000a04 <displayMatrix+0x378>)
 80008dc:	f000 ffa0 	bl	8001820 <HAL_GPIO_WritePin>
    }
    if (row == 3) {
 80008e0:	687b      	ldr	r3, [r7, #4]
 80008e2:	2b03      	cmp	r3, #3
 80008e4:	d15d      	bne.n	80009a2 <displayMatrix+0x316>
        HAL_GPIO_WritePin(PB8_GPIO_Port, PB8_Pin, GPIO_PIN_SET);
 80008e6:	2201      	movs	r2, #1
 80008e8:	f44f 7180 	mov.w	r1, #256	; 0x100
 80008ec:	4844      	ldr	r0, [pc, #272]	; (8000a00 <displayMatrix+0x374>)
 80008ee:	f000 ff97 	bl	8001820 <HAL_GPIO_WritePin>
        HAL_GPIO_WritePin(PB9_GPIO_Port, PB9_Pin, GPIO_PIN_SET);
 80008f2:	2201      	movs	r2, #1
 80008f4:	f44f 7100 	mov.w	r1, #512	; 0x200
 80008f8:	4841      	ldr	r0, [pc, #260]	; (8000a00 <displayMatrix+0x374>)
 80008fa:	f000 ff91 	bl	8001820 <HAL_GPIO_WritePin>
        HAL_GPIO_WritePin(PB10_GPIO_Port, PB10_Pin, GPIO_PIN_SET);
 80008fe:	2201      	movs	r2, #1
 8000900:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8000904:	483e      	ldr	r0, [pc, #248]	; (8000a00 <displayMatrix+0x374>)
 8000906:	f000 ff8b 	bl	8001820 <HAL_GPIO_WritePin>
        HAL_GPIO_WritePin(PB11_GPIO_Port, PB11_Pin, GPIO_PIN_RESET);
 800090a:	2200      	movs	r2, #0
 800090c:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8000910:	483b      	ldr	r0, [pc, #236]	; (8000a00 <displayMatrix+0x374>)
 8000912:	f000 ff85 	bl	8001820 <HAL_GPIO_WritePin>
        HAL_GPIO_WritePin(PB12_GPIO_Port, PB12_Pin, GPIO_PIN_SET);
 8000916:	2201      	movs	r2, #1
 8000918:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 800091c:	4838      	ldr	r0, [pc, #224]	; (8000a00 <displayMatrix+0x374>)
 800091e:	f000 ff7f 	bl	8001820 <HAL_GPIO_WritePin>
        HAL_GPIO_WritePin(PB13_GPIO_Port, PB13_Pin, GPIO_PIN_SET);
 8000922:	2201      	movs	r2, #1
 8000924:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000928:	4835      	ldr	r0, [pc, #212]	; (8000a00 <displayMatrix+0x374>)
 800092a:	f000 ff79 	bl	8001820 <HAL_GPIO_WritePin>
        HAL_GPIO_WritePin(PB14_GPIO_Port, PB14_Pin, GPIO_PIN_SET);
 800092e:	2201      	movs	r2, #1
 8000930:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8000934:	4832      	ldr	r0, [pc, #200]	; (8000a00 <displayMatrix+0x374>)
 8000936:	f000 ff73 	bl	8001820 <HAL_GPIO_WritePin>
        HAL_GPIO_WritePin(PB15_GPIO_Port, PB15_Pin, GPIO_PIN_SET);
 800093a:	2201      	movs	r2, #1
 800093c:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8000940:	482f      	ldr	r0, [pc, #188]	; (8000a00 <displayMatrix+0x374>)
 8000942:	f000 ff6d 	bl	8001820 <HAL_GPIO_WritePin>

        HAL_GPIO_WritePin(PA2_GPIO_Port, PA2_Pin, RESET);
 8000946:	2200      	movs	r2, #0
 8000948:	2104      	movs	r1, #4
 800094a:	482e      	ldr	r0, [pc, #184]	; (8000a04 <displayMatrix+0x378>)
 800094c:	f000 ff68 	bl	8001820 <HAL_GPIO_WritePin>
        HAL_GPIO_WritePin(PA3_GPIO_Port, PA3_Pin, RESET);
 8000950:	2200      	movs	r2, #0
 8000952:	2108      	movs	r1, #8
 8000954:	482b      	ldr	r0, [pc, #172]	; (8000a04 <displayMatrix+0x378>)
 8000956:	f000 ff63 	bl	8001820 <HAL_GPIO_WritePin>
        HAL_GPIO_WritePin(PA10_GPIO_Port, PA10_Pin, SET);
 800095a:	2201      	movs	r2, #1
 800095c:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8000960:	4828      	ldr	r0, [pc, #160]	; (8000a04 <displayMatrix+0x378>)
 8000962:	f000 ff5d 	bl	8001820 <HAL_GPIO_WritePin>
        HAL_GPIO_WritePin(PA11_GPIO_Port, PA11_Pin, SET);
 8000966:	2201      	movs	r2, #1
 8000968:	f44f 6100 	mov.w	r1, #2048	; 0x800
 800096c:	4825      	ldr	r0, [pc, #148]	; (8000a04 <displayMatrix+0x378>)
 800096e:	f000 ff57 	bl	8001820 <HAL_GPIO_WritePin>
        HAL_GPIO_WritePin(PA12_GPIO_Port, PA12_Pin, SET);
 8000972:	2201      	movs	r2, #1
 8000974:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000978:	4822      	ldr	r0, [pc, #136]	; (8000a04 <displayMatrix+0x378>)
 800097a:	f000 ff51 	bl	8001820 <HAL_GPIO_WritePin>
        HAL_GPIO_WritePin(PA13_GPIO_Port, PA13_Pin, SET);
 800097e:	2201      	movs	r2, #1
 8000980:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000984:	481f      	ldr	r0, [pc, #124]	; (8000a04 <displayMatrix+0x378>)
 8000986:	f000 ff4b 	bl	8001820 <HAL_GPIO_WritePin>
        HAL_GPIO_WritePin(PA14_GPIO_Port, PA14_Pin, RESET);
 800098a:	2200      	movs	r2, #0
 800098c:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8000990:	481c      	ldr	r0, [pc, #112]	; (8000a04 <displayMatrix+0x378>)
 8000992:	f000 ff45 	bl	8001820 <HAL_GPIO_WritePin>
        HAL_GPIO_WritePin(PA15_GPIO_Port, PA15_Pin, RESET);
 8000996:	2200      	movs	r2, #0
 8000998:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 800099c:	4819      	ldr	r0, [pc, #100]	; (8000a04 <displayMatrix+0x378>)
 800099e:	f000 ff3f 	bl	8001820 <HAL_GPIO_WritePin>
    }
    if (row == 4) {
 80009a2:	687b      	ldr	r3, [r7, #4]
 80009a4:	2b04      	cmp	r3, #4
 80009a6:	d162      	bne.n	8000a6e <displayMatrix+0x3e2>
        HAL_GPIO_WritePin(PB8_GPIO_Port, PB8_Pin, GPIO_PIN_SET);
 80009a8:	2201      	movs	r2, #1
 80009aa:	f44f 7180 	mov.w	r1, #256	; 0x100
 80009ae:	4814      	ldr	r0, [pc, #80]	; (8000a00 <displayMatrix+0x374>)
 80009b0:	f000 ff36 	bl	8001820 <HAL_GPIO_WritePin>
        HAL_GPIO_WritePin(PB9_GPIO_Port, PB9_Pin, GPIO_PIN_SET);
 80009b4:	2201      	movs	r2, #1
 80009b6:	f44f 7100 	mov.w	r1, #512	; 0x200
 80009ba:	4811      	ldr	r0, [pc, #68]	; (8000a00 <displayMatrix+0x374>)
 80009bc:	f000 ff30 	bl	8001820 <HAL_GPIO_WritePin>
        HAL_GPIO_WritePin(PB10_GPIO_Port, PB10_Pin, GPIO_PIN_SET);
 80009c0:	2201      	movs	r2, #1
 80009c2:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80009c6:	480e      	ldr	r0, [pc, #56]	; (8000a00 <displayMatrix+0x374>)
 80009c8:	f000 ff2a 	bl	8001820 <HAL_GPIO_WritePin>
        HAL_GPIO_WritePin(PB11_GPIO_Port, PB11_Pin, GPIO_PIN_SET);
 80009cc:	2201      	movs	r2, #1
 80009ce:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80009d2:	480b      	ldr	r0, [pc, #44]	; (8000a00 <displayMatrix+0x374>)
 80009d4:	f000 ff24 	bl	8001820 <HAL_GPIO_WritePin>
        HAL_GPIO_WritePin(PB12_GPIO_Port, PB12_Pin, GPIO_PIN_RESET);
 80009d8:	2200      	movs	r2, #0
 80009da:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80009de:	4808      	ldr	r0, [pc, #32]	; (8000a00 <displayMatrix+0x374>)
 80009e0:	f000 ff1e 	bl	8001820 <HAL_GPIO_WritePin>
        HAL_GPIO_WritePin(PB13_GPIO_Port, PB13_Pin, GPIO_PIN_SET);
 80009e4:	2201      	movs	r2, #1
 80009e6:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80009ea:	4805      	ldr	r0, [pc, #20]	; (8000a00 <displayMatrix+0x374>)
 80009ec:	f000 ff18 	bl	8001820 <HAL_GPIO_WritePin>
        HAL_GPIO_WritePin(PB14_GPIO_Port, PB14_Pin, GPIO_PIN_SET);
 80009f0:	2201      	movs	r2, #1
 80009f2:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 80009f6:	4802      	ldr	r0, [pc, #8]	; (8000a00 <displayMatrix+0x374>)
 80009f8:	f000 ff12 	bl	8001820 <HAL_GPIO_WritePin>
        HAL_GPIO_WritePin(PB15_GPIO_Port, PB15_Pin, GPIO_PIN_SET);
 80009fc:	2201      	movs	r2, #1
 80009fe:	e003      	b.n	8000a08 <displayMatrix+0x37c>
 8000a00:	40010c00 	.word	0x40010c00
 8000a04:	40010800 	.word	0x40010800
 8000a08:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8000a0c:	48ab      	ldr	r0, [pc, #684]	; (8000cbc <displayMatrix+0x630>)
 8000a0e:	f000 ff07 	bl	8001820 <HAL_GPIO_WritePin>

        HAL_GPIO_WritePin(PA2_GPIO_Port, PA2_Pin, RESET);
 8000a12:	2200      	movs	r2, #0
 8000a14:	2104      	movs	r1, #4
 8000a16:	48aa      	ldr	r0, [pc, #680]	; (8000cc0 <displayMatrix+0x634>)
 8000a18:	f000 ff02 	bl	8001820 <HAL_GPIO_WritePin>
        HAL_GPIO_WritePin(PA3_GPIO_Port, PA3_Pin, RESET);
 8000a1c:	2200      	movs	r2, #0
 8000a1e:	2108      	movs	r1, #8
 8000a20:	48a7      	ldr	r0, [pc, #668]	; (8000cc0 <displayMatrix+0x634>)
 8000a22:	f000 fefd 	bl	8001820 <HAL_GPIO_WritePin>
        HAL_GPIO_WritePin(PA10_GPIO_Port, PA10_Pin, RESET);
 8000a26:	2200      	movs	r2, #0
 8000a28:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8000a2c:	48a4      	ldr	r0, [pc, #656]	; (8000cc0 <displayMatrix+0x634>)
 8000a2e:	f000 fef7 	bl	8001820 <HAL_GPIO_WritePin>
        HAL_GPIO_WritePin(PA11_GPIO_Port, PA11_Pin, RESET);
 8000a32:	2200      	movs	r2, #0
 8000a34:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8000a38:	48a1      	ldr	r0, [pc, #644]	; (8000cc0 <displayMatrix+0x634>)
 8000a3a:	f000 fef1 	bl	8001820 <HAL_GPIO_WritePin>
        HAL_GPIO_WritePin(PA12_GPIO_Port, PA12_Pin, RESET);
 8000a3e:	2200      	movs	r2, #0
 8000a40:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000a44:	489e      	ldr	r0, [pc, #632]	; (8000cc0 <displayMatrix+0x634>)
 8000a46:	f000 feeb 	bl	8001820 <HAL_GPIO_WritePin>
        HAL_GPIO_WritePin(PA13_GPIO_Port, PA13_Pin, RESET);
 8000a4a:	2200      	movs	r2, #0
 8000a4c:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000a50:	489b      	ldr	r0, [pc, #620]	; (8000cc0 <displayMatrix+0x634>)
 8000a52:	f000 fee5 	bl	8001820 <HAL_GPIO_WritePin>
        HAL_GPIO_WritePin(PA14_GPIO_Port, PA14_Pin, RESET);
 8000a56:	2200      	movs	r2, #0
 8000a58:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8000a5c:	4898      	ldr	r0, [pc, #608]	; (8000cc0 <displayMatrix+0x634>)
 8000a5e:	f000 fedf 	bl	8001820 <HAL_GPIO_WritePin>
        HAL_GPIO_WritePin(PA15_GPIO_Port, PA15_Pin, RESET);
 8000a62:	2200      	movs	r2, #0
 8000a64:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8000a68:	4895      	ldr	r0, [pc, #596]	; (8000cc0 <displayMatrix+0x634>)
 8000a6a:	f000 fed9 	bl	8001820 <HAL_GPIO_WritePin>
    }
    if (row == 5) {
 8000a6e:	687b      	ldr	r3, [r7, #4]
 8000a70:	2b05      	cmp	r3, #5
 8000a72:	d15d      	bne.n	8000b30 <displayMatrix+0x4a4>
        HAL_GPIO_WritePin(PB8_GPIO_Port, PB8_Pin, GPIO_PIN_SET);
 8000a74:	2201      	movs	r2, #1
 8000a76:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000a7a:	4890      	ldr	r0, [pc, #576]	; (8000cbc <displayMatrix+0x630>)
 8000a7c:	f000 fed0 	bl	8001820 <HAL_GPIO_WritePin>
        HAL_GPIO_WritePin(PB9_GPIO_Port, PB9_Pin, GPIO_PIN_SET);
 8000a80:	2201      	movs	r2, #1
 8000a82:	f44f 7100 	mov.w	r1, #512	; 0x200
 8000a86:	488d      	ldr	r0, [pc, #564]	; (8000cbc <displayMatrix+0x630>)
 8000a88:	f000 feca 	bl	8001820 <HAL_GPIO_WritePin>
        HAL_GPIO_WritePin(PB10_GPIO_Port, PB10_Pin, GPIO_PIN_SET);
 8000a8c:	2201      	movs	r2, #1
 8000a8e:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8000a92:	488a      	ldr	r0, [pc, #552]	; (8000cbc <displayMatrix+0x630>)
 8000a94:	f000 fec4 	bl	8001820 <HAL_GPIO_WritePin>
        HAL_GPIO_WritePin(PB11_GPIO_Port, PB11_Pin, GPIO_PIN_SET);
 8000a98:	2201      	movs	r2, #1
 8000a9a:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8000a9e:	4887      	ldr	r0, [pc, #540]	; (8000cbc <displayMatrix+0x630>)
 8000aa0:	f000 febe 	bl	8001820 <HAL_GPIO_WritePin>
        HAL_GPIO_WritePin(PB12_GPIO_Port, PB12_Pin, GPIO_PIN_SET);
 8000aa4:	2201      	movs	r2, #1
 8000aa6:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000aaa:	4884      	ldr	r0, [pc, #528]	; (8000cbc <displayMatrix+0x630>)
 8000aac:	f000 feb8 	bl	8001820 <HAL_GPIO_WritePin>
        HAL_GPIO_WritePin(PB13_GPIO_Port, PB13_Pin, GPIO_PIN_RESET);
 8000ab0:	2200      	movs	r2, #0
 8000ab2:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000ab6:	4881      	ldr	r0, [pc, #516]	; (8000cbc <displayMatrix+0x630>)
 8000ab8:	f000 feb2 	bl	8001820 <HAL_GPIO_WritePin>
        HAL_GPIO_WritePin(PB14_GPIO_Port, PB14_Pin, GPIO_PIN_SET);
 8000abc:	2201      	movs	r2, #1
 8000abe:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8000ac2:	487e      	ldr	r0, [pc, #504]	; (8000cbc <displayMatrix+0x630>)
 8000ac4:	f000 feac 	bl	8001820 <HAL_GPIO_WritePin>
        HAL_GPIO_WritePin(PB15_GPIO_Port, PB15_Pin, GPIO_PIN_SET);
 8000ac8:	2201      	movs	r2, #1
 8000aca:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8000ace:	487b      	ldr	r0, [pc, #492]	; (8000cbc <displayMatrix+0x630>)
 8000ad0:	f000 fea6 	bl	8001820 <HAL_GPIO_WritePin>

        HAL_GPIO_WritePin(PA2_GPIO_Port, PA2_Pin, RESET);
 8000ad4:	2200      	movs	r2, #0
 8000ad6:	2104      	movs	r1, #4
 8000ad8:	4879      	ldr	r0, [pc, #484]	; (8000cc0 <displayMatrix+0x634>)
 8000ada:	f000 fea1 	bl	8001820 <HAL_GPIO_WritePin>
        HAL_GPIO_WritePin(PA3_GPIO_Port, PA3_Pin, RESET);
 8000ade:	2200      	movs	r2, #0
 8000ae0:	2108      	movs	r1, #8
 8000ae2:	4877      	ldr	r0, [pc, #476]	; (8000cc0 <displayMatrix+0x634>)
 8000ae4:	f000 fe9c 	bl	8001820 <HAL_GPIO_WritePin>
        HAL_GPIO_WritePin(PA10_GPIO_Port, PA10_Pin, RESET);
 8000ae8:	2200      	movs	r2, #0
 8000aea:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8000aee:	4874      	ldr	r0, [pc, #464]	; (8000cc0 <displayMatrix+0x634>)
 8000af0:	f000 fe96 	bl	8001820 <HAL_GPIO_WritePin>
        HAL_GPIO_WritePin(PA11_GPIO_Port, PA11_Pin, RESET);
 8000af4:	2200      	movs	r2, #0
 8000af6:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8000afa:	4871      	ldr	r0, [pc, #452]	; (8000cc0 <displayMatrix+0x634>)
 8000afc:	f000 fe90 	bl	8001820 <HAL_GPIO_WritePin>
        HAL_GPIO_WritePin(PA12_GPIO_Port, PA12_Pin, RESET);
 8000b00:	2200      	movs	r2, #0
 8000b02:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000b06:	486e      	ldr	r0, [pc, #440]	; (8000cc0 <displayMatrix+0x634>)
 8000b08:	f000 fe8a 	bl	8001820 <HAL_GPIO_WritePin>
        HAL_GPIO_WritePin(PA13_GPIO_Port, PA13_Pin, RESET);
 8000b0c:	2200      	movs	r2, #0
 8000b0e:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000b12:	486b      	ldr	r0, [pc, #428]	; (8000cc0 <displayMatrix+0x634>)
 8000b14:	f000 fe84 	bl	8001820 <HAL_GPIO_WritePin>
        HAL_GPIO_WritePin(PA14_GPIO_Port, PA14_Pin, RESET);
 8000b18:	2200      	movs	r2, #0
 8000b1a:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8000b1e:	4868      	ldr	r0, [pc, #416]	; (8000cc0 <displayMatrix+0x634>)
 8000b20:	f000 fe7e 	bl	8001820 <HAL_GPIO_WritePin>
        HAL_GPIO_WritePin(PA15_GPIO_Port, PA15_Pin, RESET);
 8000b24:	2200      	movs	r2, #0
 8000b26:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8000b2a:	4865      	ldr	r0, [pc, #404]	; (8000cc0 <displayMatrix+0x634>)
 8000b2c:	f000 fe78 	bl	8001820 <HAL_GPIO_WritePin>
    }
    if (row == 6) {
 8000b30:	687b      	ldr	r3, [r7, #4]
 8000b32:	2b06      	cmp	r3, #6
 8000b34:	d15d      	bne.n	8000bf2 <displayMatrix+0x566>
        HAL_GPIO_WritePin(PB8_GPIO_Port, PB8_Pin, GPIO_PIN_SET);
 8000b36:	2201      	movs	r2, #1
 8000b38:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000b3c:	485f      	ldr	r0, [pc, #380]	; (8000cbc <displayMatrix+0x630>)
 8000b3e:	f000 fe6f 	bl	8001820 <HAL_GPIO_WritePin>
        HAL_GPIO_WritePin(PB9_GPIO_Port, PB9_Pin, GPIO_PIN_SET);
 8000b42:	2201      	movs	r2, #1
 8000b44:	f44f 7100 	mov.w	r1, #512	; 0x200
 8000b48:	485c      	ldr	r0, [pc, #368]	; (8000cbc <displayMatrix+0x630>)
 8000b4a:	f000 fe69 	bl	8001820 <HAL_GPIO_WritePin>
        HAL_GPIO_WritePin(PB10_GPIO_Port, PB10_Pin, GPIO_PIN_SET);
 8000b4e:	2201      	movs	r2, #1
 8000b50:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8000b54:	4859      	ldr	r0, [pc, #356]	; (8000cbc <displayMatrix+0x630>)
 8000b56:	f000 fe63 	bl	8001820 <HAL_GPIO_WritePin>
        HAL_GPIO_WritePin(PB11_GPIO_Port, PB11_Pin, GPIO_PIN_SET);
 8000b5a:	2201      	movs	r2, #1
 8000b5c:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8000b60:	4856      	ldr	r0, [pc, #344]	; (8000cbc <displayMatrix+0x630>)
 8000b62:	f000 fe5d 	bl	8001820 <HAL_GPIO_WritePin>
        HAL_GPIO_WritePin(PB12_GPIO_Port, PB12_Pin, GPIO_PIN_SET);
 8000b66:	2201      	movs	r2, #1
 8000b68:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000b6c:	4853      	ldr	r0, [pc, #332]	; (8000cbc <displayMatrix+0x630>)
 8000b6e:	f000 fe57 	bl	8001820 <HAL_GPIO_WritePin>
        HAL_GPIO_WritePin(PB13_GPIO_Port, PB13_Pin, GPIO_PIN_SET);
 8000b72:	2201      	movs	r2, #1
 8000b74:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000b78:	4850      	ldr	r0, [pc, #320]	; (8000cbc <displayMatrix+0x630>)
 8000b7a:	f000 fe51 	bl	8001820 <HAL_GPIO_WritePin>
        HAL_GPIO_WritePin(PB14_GPIO_Port, PB14_Pin, GPIO_PIN_RESET);
 8000b7e:	2200      	movs	r2, #0
 8000b80:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8000b84:	484d      	ldr	r0, [pc, #308]	; (8000cbc <displayMatrix+0x630>)
 8000b86:	f000 fe4b 	bl	8001820 <HAL_GPIO_WritePin>
        HAL_GPIO_WritePin(PB15_GPIO_Port, PB15_Pin, GPIO_PIN_SET);
 8000b8a:	2201      	movs	r2, #1
 8000b8c:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8000b90:	484a      	ldr	r0, [pc, #296]	; (8000cbc <displayMatrix+0x630>)
 8000b92:	f000 fe45 	bl	8001820 <HAL_GPIO_WritePin>

        HAL_GPIO_WritePin(PA2_GPIO_Port, PA2_Pin, RESET);
 8000b96:	2200      	movs	r2, #0
 8000b98:	2104      	movs	r1, #4
 8000b9a:	4849      	ldr	r0, [pc, #292]	; (8000cc0 <displayMatrix+0x634>)
 8000b9c:	f000 fe40 	bl	8001820 <HAL_GPIO_WritePin>
        HAL_GPIO_WritePin(PA3_GPIO_Port, PA3_Pin, RESET);
 8000ba0:	2200      	movs	r2, #0
 8000ba2:	2108      	movs	r1, #8
 8000ba4:	4846      	ldr	r0, [pc, #280]	; (8000cc0 <displayMatrix+0x634>)
 8000ba6:	f000 fe3b 	bl	8001820 <HAL_GPIO_WritePin>
        HAL_GPIO_WritePin(PA10_GPIO_Port, PA10_Pin, SET);
 8000baa:	2201      	movs	r2, #1
 8000bac:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8000bb0:	4843      	ldr	r0, [pc, #268]	; (8000cc0 <displayMatrix+0x634>)
 8000bb2:	f000 fe35 	bl	8001820 <HAL_GPIO_WritePin>
        HAL_GPIO_WritePin(PA11_GPIO_Port, PA11_Pin, SET);
 8000bb6:	2201      	movs	r2, #1
 8000bb8:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8000bbc:	4840      	ldr	r0, [pc, #256]	; (8000cc0 <displayMatrix+0x634>)
 8000bbe:	f000 fe2f 	bl	8001820 <HAL_GPIO_WritePin>
        HAL_GPIO_WritePin(PA12_GPIO_Port, PA12_Pin, SET);
 8000bc2:	2201      	movs	r2, #1
 8000bc4:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000bc8:	483d      	ldr	r0, [pc, #244]	; (8000cc0 <displayMatrix+0x634>)
 8000bca:	f000 fe29 	bl	8001820 <HAL_GPIO_WritePin>
        HAL_GPIO_WritePin(PA13_GPIO_Port, PA13_Pin, SET);
 8000bce:	2201      	movs	r2, #1
 8000bd0:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000bd4:	483a      	ldr	r0, [pc, #232]	; (8000cc0 <displayMatrix+0x634>)
 8000bd6:	f000 fe23 	bl	8001820 <HAL_GPIO_WritePin>
        HAL_GPIO_WritePin(PA14_GPIO_Port, PA14_Pin, RESET);
 8000bda:	2200      	movs	r2, #0
 8000bdc:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8000be0:	4837      	ldr	r0, [pc, #220]	; (8000cc0 <displayMatrix+0x634>)
 8000be2:	f000 fe1d 	bl	8001820 <HAL_GPIO_WritePin>
        HAL_GPIO_WritePin(PA15_GPIO_Port, PA15_Pin, RESET);
 8000be6:	2200      	movs	r2, #0
 8000be8:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8000bec:	4834      	ldr	r0, [pc, #208]	; (8000cc0 <displayMatrix+0x634>)
 8000bee:	f000 fe17 	bl	8001820 <HAL_GPIO_WritePin>
    }
    if (row == 7) {
 8000bf2:	687b      	ldr	r3, [r7, #4]
 8000bf4:	2b07      	cmp	r3, #7
 8000bf6:	d15d      	bne.n	8000cb4 <displayMatrix+0x628>
        HAL_GPIO_WritePin(PB8_GPIO_Port, PB8_Pin, GPIO_PIN_SET);
 8000bf8:	2201      	movs	r2, #1
 8000bfa:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000bfe:	482f      	ldr	r0, [pc, #188]	; (8000cbc <displayMatrix+0x630>)
 8000c00:	f000 fe0e 	bl	8001820 <HAL_GPIO_WritePin>
        HAL_GPIO_WritePin(PB9_GPIO_Port, PB9_Pin, GPIO_PIN_SET);
 8000c04:	2201      	movs	r2, #1
 8000c06:	f44f 7100 	mov.w	r1, #512	; 0x200
 8000c0a:	482c      	ldr	r0, [pc, #176]	; (8000cbc <displayMatrix+0x630>)
 8000c0c:	f000 fe08 	bl	8001820 <HAL_GPIO_WritePin>
        HAL_GPIO_WritePin(PB10_GPIO_Port, PB10_Pin, GPIO_PIN_SET);
 8000c10:	2201      	movs	r2, #1
 8000c12:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8000c16:	4829      	ldr	r0, [pc, #164]	; (8000cbc <displayMatrix+0x630>)
 8000c18:	f000 fe02 	bl	8001820 <HAL_GPIO_WritePin>
        HAL_GPIO_WritePin(PB11_GPIO_Port, PB11_Pin, GPIO_PIN_SET);
 8000c1c:	2201      	movs	r2, #1
 8000c1e:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8000c22:	4826      	ldr	r0, [pc, #152]	; (8000cbc <displayMatrix+0x630>)
 8000c24:	f000 fdfc 	bl	8001820 <HAL_GPIO_WritePin>
        HAL_GPIO_WritePin(PB12_GPIO_Port, PB12_Pin, GPIO_PIN_SET);
 8000c28:	2201      	movs	r2, #1
 8000c2a:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000c2e:	4823      	ldr	r0, [pc, #140]	; (8000cbc <displayMatrix+0x630>)
 8000c30:	f000 fdf6 	bl	8001820 <HAL_GPIO_WritePin>
        HAL_GPIO_WritePin(PB13_GPIO_Port, PB13_Pin, GPIO_PIN_SET);
 8000c34:	2201      	movs	r2, #1
 8000c36:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000c3a:	4820      	ldr	r0, [pc, #128]	; (8000cbc <displayMatrix+0x630>)
 8000c3c:	f000 fdf0 	bl	8001820 <HAL_GPIO_WritePin>
        HAL_GPIO_WritePin(PB14_GPIO_Port, PB14_Pin, GPIO_PIN_SET);
 8000c40:	2201      	movs	r2, #1
 8000c42:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8000c46:	481d      	ldr	r0, [pc, #116]	; (8000cbc <displayMatrix+0x630>)
 8000c48:	f000 fdea 	bl	8001820 <HAL_GPIO_WritePin>
        HAL_GPIO_WritePin(PB15_GPIO_Port, PB15_Pin, GPIO_PIN_RESET);
 8000c4c:	2200      	movs	r2, #0
 8000c4e:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8000c52:	481a      	ldr	r0, [pc, #104]	; (8000cbc <displayMatrix+0x630>)
 8000c54:	f000 fde4 	bl	8001820 <HAL_GPIO_WritePin>

        HAL_GPIO_WritePin(PA2_GPIO_Port, PA2_Pin, RESET);
 8000c58:	2200      	movs	r2, #0
 8000c5a:	2104      	movs	r1, #4
 8000c5c:	4818      	ldr	r0, [pc, #96]	; (8000cc0 <displayMatrix+0x634>)
 8000c5e:	f000 fddf 	bl	8001820 <HAL_GPIO_WritePin>
        HAL_GPIO_WritePin(PA3_GPIO_Port, PA3_Pin, RESET);
 8000c62:	2200      	movs	r2, #0
 8000c64:	2108      	movs	r1, #8
 8000c66:	4816      	ldr	r0, [pc, #88]	; (8000cc0 <displayMatrix+0x634>)
 8000c68:	f000 fdda 	bl	8001820 <HAL_GPIO_WritePin>
        HAL_GPIO_WritePin(PA10_GPIO_Port, PA10_Pin, SET);
 8000c6c:	2201      	movs	r2, #1
 8000c6e:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8000c72:	4813      	ldr	r0, [pc, #76]	; (8000cc0 <displayMatrix+0x634>)
 8000c74:	f000 fdd4 	bl	8001820 <HAL_GPIO_WritePin>
        HAL_GPIO_WritePin(PA11_GPIO_Port, PA11_Pin, SET);
 8000c78:	2201      	movs	r2, #1
 8000c7a:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8000c7e:	4810      	ldr	r0, [pc, #64]	; (8000cc0 <displayMatrix+0x634>)
 8000c80:	f000 fdce 	bl	8001820 <HAL_GPIO_WritePin>
        HAL_GPIO_WritePin(PA12_GPIO_Port, PA12_Pin, SET);
 8000c84:	2201      	movs	r2, #1
 8000c86:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000c8a:	480d      	ldr	r0, [pc, #52]	; (8000cc0 <displayMatrix+0x634>)
 8000c8c:	f000 fdc8 	bl	8001820 <HAL_GPIO_WritePin>
        HAL_GPIO_WritePin(PA13_GPIO_Port, PA13_Pin, SET);
 8000c90:	2201      	movs	r2, #1
 8000c92:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000c96:	480a      	ldr	r0, [pc, #40]	; (8000cc0 <displayMatrix+0x634>)
 8000c98:	f000 fdc2 	bl	8001820 <HAL_GPIO_WritePin>
        HAL_GPIO_WritePin(PA14_GPIO_Port, PA14_Pin, RESET);
 8000c9c:	2200      	movs	r2, #0
 8000c9e:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8000ca2:	4807      	ldr	r0, [pc, #28]	; (8000cc0 <displayMatrix+0x634>)
 8000ca4:	f000 fdbc 	bl	8001820 <HAL_GPIO_WritePin>
        HAL_GPIO_WritePin(PA15_GPIO_Port, PA15_Pin, RESET);
 8000ca8:	2200      	movs	r2, #0
 8000caa:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8000cae:	4804      	ldr	r0, [pc, #16]	; (8000cc0 <displayMatrix+0x634>)
 8000cb0:	f000 fdb6 	bl	8001820 <HAL_GPIO_WritePin>
    }
}
 8000cb4:	bf00      	nop
 8000cb6:	3710      	adds	r7, #16
 8000cb8:	46bd      	mov	sp, r7
 8000cba:	bd80      	pop	{r7, pc}
 8000cbc:	40010c00 	.word	0x40010c00
 8000cc0:	40010800 	.word	0x40010800

08000cc4 <updateLEDMatrix>:

void updateLEDMatrix(int index){
 8000cc4:	b580      	push	{r7, lr}
 8000cc6:	b082      	sub	sp, #8
 8000cc8:	af00      	add	r7, sp, #0
 8000cca:	6078      	str	r0, [r7, #4]
 8000ccc:	687b      	ldr	r3, [r7, #4]
 8000cce:	2b07      	cmp	r3, #7
 8000cd0:	d84a      	bhi.n	8000d68 <updateLEDMatrix+0xa4>
 8000cd2:	a201      	add	r2, pc, #4	; (adr r2, 8000cd8 <updateLEDMatrix+0x14>)
 8000cd4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000cd8:	08000cf9 	.word	0x08000cf9
 8000cdc:	08000d07 	.word	0x08000d07
 8000ce0:	08000d15 	.word	0x08000d15
 8000ce4:	08000d23 	.word	0x08000d23
 8000ce8:	08000d31 	.word	0x08000d31
 8000cec:	08000d3f 	.word	0x08000d3f
 8000cf0:	08000d4d 	.word	0x08000d4d
 8000cf4:	08000d5b 	.word	0x08000d5b
	switch(index){
	case 0:// display row 0 of led matrix
		displayMatrix(0, matrix_buffer[0]);
 8000cf8:	4b1e      	ldr	r3, [pc, #120]	; (8000d74 <updateLEDMatrix+0xb0>)
 8000cfa:	781b      	ldrb	r3, [r3, #0]
 8000cfc:	4619      	mov	r1, r3
 8000cfe:	2000      	movs	r0, #0
 8000d00:	f7ff fcc4 	bl	800068c <displayMatrix>
		break;
 8000d04:	e031      	b.n	8000d6a <updateLEDMatrix+0xa6>
	case 1:// display row 1 of led matrix
		displayMatrix(1, matrix_buffer[1]);
 8000d06:	4b1b      	ldr	r3, [pc, #108]	; (8000d74 <updateLEDMatrix+0xb0>)
 8000d08:	785b      	ldrb	r3, [r3, #1]
 8000d0a:	4619      	mov	r1, r3
 8000d0c:	2001      	movs	r0, #1
 8000d0e:	f7ff fcbd 	bl	800068c <displayMatrix>
		break;
 8000d12:	e02a      	b.n	8000d6a <updateLEDMatrix+0xa6>
	case 2:// display row 2 of led matrix
		displayMatrix(2, matrix_buffer[2]);
 8000d14:	4b17      	ldr	r3, [pc, #92]	; (8000d74 <updateLEDMatrix+0xb0>)
 8000d16:	789b      	ldrb	r3, [r3, #2]
 8000d18:	4619      	mov	r1, r3
 8000d1a:	2002      	movs	r0, #2
 8000d1c:	f7ff fcb6 	bl	800068c <displayMatrix>
		break;
 8000d20:	e023      	b.n	8000d6a <updateLEDMatrix+0xa6>
	case 3:// display row 3 of led matrix
		displayMatrix(3, matrix_buffer[3]);
 8000d22:	4b14      	ldr	r3, [pc, #80]	; (8000d74 <updateLEDMatrix+0xb0>)
 8000d24:	78db      	ldrb	r3, [r3, #3]
 8000d26:	4619      	mov	r1, r3
 8000d28:	2003      	movs	r0, #3
 8000d2a:	f7ff fcaf 	bl	800068c <displayMatrix>
		break;
 8000d2e:	e01c      	b.n	8000d6a <updateLEDMatrix+0xa6>
	case 4:// display row 4 of led matrix
		displayMatrix(4, matrix_buffer[4]);
 8000d30:	4b10      	ldr	r3, [pc, #64]	; (8000d74 <updateLEDMatrix+0xb0>)
 8000d32:	791b      	ldrb	r3, [r3, #4]
 8000d34:	4619      	mov	r1, r3
 8000d36:	2004      	movs	r0, #4
 8000d38:	f7ff fca8 	bl	800068c <displayMatrix>
		break;
 8000d3c:	e015      	b.n	8000d6a <updateLEDMatrix+0xa6>
	case 5:// display row 5 of led matrix
		displayMatrix(5, matrix_buffer[5]);
 8000d3e:	4b0d      	ldr	r3, [pc, #52]	; (8000d74 <updateLEDMatrix+0xb0>)
 8000d40:	795b      	ldrb	r3, [r3, #5]
 8000d42:	4619      	mov	r1, r3
 8000d44:	2005      	movs	r0, #5
 8000d46:	f7ff fca1 	bl	800068c <displayMatrix>
		break;
 8000d4a:	e00e      	b.n	8000d6a <updateLEDMatrix+0xa6>
	case 6:// display row 6 of led matrix
		displayMatrix(6, matrix_buffer[6]);
 8000d4c:	4b09      	ldr	r3, [pc, #36]	; (8000d74 <updateLEDMatrix+0xb0>)
 8000d4e:	799b      	ldrb	r3, [r3, #6]
 8000d50:	4619      	mov	r1, r3
 8000d52:	2006      	movs	r0, #6
 8000d54:	f7ff fc9a 	bl	800068c <displayMatrix>
		break;
 8000d58:	e007      	b.n	8000d6a <updateLEDMatrix+0xa6>
	case 7:// display row 7 of led matrix
		displayMatrix(7, matrix_buffer[7]);
 8000d5a:	4b06      	ldr	r3, [pc, #24]	; (8000d74 <updateLEDMatrix+0xb0>)
 8000d5c:	79db      	ldrb	r3, [r3, #7]
 8000d5e:	4619      	mov	r1, r3
 8000d60:	2007      	movs	r0, #7
 8000d62:	f7ff fc93 	bl	800068c <displayMatrix>
		break;
 8000d66:	e000      	b.n	8000d6a <updateLEDMatrix+0xa6>
	default:
		break;
 8000d68:	bf00      	nop
	}
}
 8000d6a:	bf00      	nop
 8000d6c:	3708      	adds	r7, #8
 8000d6e:	46bd      	mov	sp, r7
 8000d70:	bd80      	pop	{r7, pc}
 8000d72:	bf00      	nop
 8000d74:	20000010 	.word	0x20000010

08000d78 <main>:

/**
 * @brief  The application entry point.
 * @retval int
 */
int main(void) {
 8000d78:	b580      	push	{r7, lr}
 8000d7a:	af00      	add	r7, sp, #0
	/* USER CODE END 1 */

	/* MCU Configuration--------------------------------------------------------*/

	/* Reset of all peripherals, Initializes the Flash interface and the Systick. */
	HAL_Init();
 8000d7c:	f000 fa66 	bl	800124c <HAL_Init>
	/* USER CODE BEGIN Init */

	/* USER CODE END Init */

	/* Configure the system clock */
	SystemClock_Config();
 8000d80:	f000 f872 	bl	8000e68 <SystemClock_Config>
	/* USER CODE BEGIN SysInit */

	/* USER CODE END SysInit */

	/* Initialize all configured peripherals */
	MX_GPIO_Init();
 8000d84:	f000 f8f8 	bl	8000f78 <MX_GPIO_Init>
	MX_TIM2_Init();
 8000d88:	f000 f8aa 	bl	8000ee0 <MX_TIM2_Init>
	/* USER CODE BEGIN 2 */
	HAL_TIM_Base_Start_IT(&htim2);
 8000d8c:	4831      	ldr	r0, [pc, #196]	; (8000e54 <main+0xdc>)
 8000d8e:	f001 f9a5 	bl	80020dc <HAL_TIM_Base_Start_IT>
	/* USER CODE END 2 */

	/* Infinite loop */
	/* USER CODE BEGIN WHILE */

	setTimer(0, 1000);
 8000d92:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 8000d96:	2000      	movs	r0, #0
 8000d98:	f000 f954 	bl	8001044 <setTimer>
	setTimer(1, 1000);
 8000d9c:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 8000da0:	2001      	movs	r0, #1
 8000da2:	f000 f94f 	bl	8001044 <setTimer>
	setTimer(2, 250);
 8000da6:	21fa      	movs	r1, #250	; 0xfa
 8000da8:	2002      	movs	r0, #2
 8000daa:	f000 f94b 	bl	8001044 <setTimer>
	setTimer(3,1000);
 8000dae:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 8000db2:	2003      	movs	r0, #3
 8000db4:	f000 f946 	bl	8001044 <setTimer>
	while (1) {
		/* USER CODE END WHILE */
		if (timer_flag[0] == 1) {
 8000db8:	4b27      	ldr	r3, [pc, #156]	; (8000e58 <main+0xe0>)
 8000dba:	681b      	ldr	r3, [r3, #0]
 8000dbc:	2b01      	cmp	r3, #1
 8000dbe:	d10c      	bne.n	8000dda <main+0x62>
			HAL_GPIO_TogglePin(PA5_GPIO_Port, PA5_Pin);
 8000dc0:	2120      	movs	r1, #32
 8000dc2:	4826      	ldr	r0, [pc, #152]	; (8000e5c <main+0xe4>)
 8000dc4:	f000 fd44 	bl	8001850 <HAL_GPIO_TogglePin>
			HAL_GPIO_TogglePin(PA4_GPIO_Port, PA4_Pin);
 8000dc8:	2110      	movs	r1, #16
 8000dca:	4824      	ldr	r0, [pc, #144]	; (8000e5c <main+0xe4>)
 8000dcc:	f000 fd40 	bl	8001850 <HAL_GPIO_TogglePin>
			setTimer(0, 1000);
 8000dd0:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 8000dd4:	2000      	movs	r0, #0
 8000dd6:	f000 f935 	bl	8001044 <setTimer>
		}
		if(timer_flag[1] == 1){
 8000dda:	4b1f      	ldr	r3, [pc, #124]	; (8000e58 <main+0xe0>)
 8000ddc:	685b      	ldr	r3, [r3, #4]
 8000dde:	2b01      	cmp	r3, #1
 8000de0:	d108      	bne.n	8000df4 <main+0x7c>
			clock();
 8000de2:	f7ff fa11 	bl	8000208 <clock>
			updateClockBuffer();
 8000de6:	f7ff f9b1 	bl	800014c <updateClockBuffer>
			setTimer(1, 1000);
 8000dea:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 8000dee:	2001      	movs	r0, #1
 8000df0:	f000 f928 	bl	8001044 <setTimer>
		}
		if (timer_flag[2] == 1) {
 8000df4:	4b18      	ldr	r3, [pc, #96]	; (8000e58 <main+0xe0>)
 8000df6:	689b      	ldr	r3, [r3, #8]
 8000df8:	2b01      	cmp	r3, #1
 8000dfa:	d112      	bne.n	8000e22 <main+0xaa>
			update7SEG(index_led++);
 8000dfc:	4b18      	ldr	r3, [pc, #96]	; (8000e60 <main+0xe8>)
 8000dfe:	681b      	ldr	r3, [r3, #0]
 8000e00:	1c5a      	adds	r2, r3, #1
 8000e02:	4917      	ldr	r1, [pc, #92]	; (8000e60 <main+0xe8>)
 8000e04:	600a      	str	r2, [r1, #0]
 8000e06:	4618      	mov	r0, r3
 8000e08:	f7ff fbb4 	bl	8000574 <update7SEG>
			if (index_led == MAX_LED)
 8000e0c:	4b14      	ldr	r3, [pc, #80]	; (8000e60 <main+0xe8>)
 8000e0e:	681b      	ldr	r3, [r3, #0]
 8000e10:	2b04      	cmp	r3, #4
 8000e12:	d102      	bne.n	8000e1a <main+0xa2>
				index_led = 0;
 8000e14:	4b12      	ldr	r3, [pc, #72]	; (8000e60 <main+0xe8>)
 8000e16:	2200      	movs	r2, #0
 8000e18:	601a      	str	r2, [r3, #0]
			setTimer(2, 250);
 8000e1a:	21fa      	movs	r1, #250	; 0xfa
 8000e1c:	2002      	movs	r0, #2
 8000e1e:	f000 f911 	bl	8001044 <setTimer>
		}
		if(timer_flag[3] == 1)// control led matrix
 8000e22:	4b0d      	ldr	r3, [pc, #52]	; (8000e58 <main+0xe0>)
 8000e24:	68db      	ldr	r3, [r3, #12]
 8000e26:	2b01      	cmp	r3, #1
 8000e28:	d1c6      	bne.n	8000db8 <main+0x40>
		{
			updateLEDMatrix(index_led_matrix++);
 8000e2a:	4b0e      	ldr	r3, [pc, #56]	; (8000e64 <main+0xec>)
 8000e2c:	681b      	ldr	r3, [r3, #0]
 8000e2e:	1c5a      	adds	r2, r3, #1
 8000e30:	490c      	ldr	r1, [pc, #48]	; (8000e64 <main+0xec>)
 8000e32:	600a      	str	r2, [r1, #0]
 8000e34:	4618      	mov	r0, r3
 8000e36:	f7ff ff45 	bl	8000cc4 <updateLEDMatrix>
			if(index_led_matrix == MAX_LED_MATRIX) index_led_matrix = 0;
 8000e3a:	4b0a      	ldr	r3, [pc, #40]	; (8000e64 <main+0xec>)
 8000e3c:	681b      	ldr	r3, [r3, #0]
 8000e3e:	2b08      	cmp	r3, #8
 8000e40:	d102      	bne.n	8000e48 <main+0xd0>
 8000e42:	4b08      	ldr	r3, [pc, #32]	; (8000e64 <main+0xec>)
 8000e44:	2200      	movs	r2, #0
 8000e46:	601a      	str	r2, [r3, #0]
			setTimer(3,100);
 8000e48:	2164      	movs	r1, #100	; 0x64
 8000e4a:	2003      	movs	r0, #3
 8000e4c:	f000 f8fa 	bl	8001044 <setTimer>
		if (timer_flag[0] == 1) {
 8000e50:	e7b2      	b.n	8000db8 <main+0x40>
 8000e52:	bf00      	nop
 8000e54:	20000054 	.word	0x20000054
 8000e58:	200000c4 	.word	0x200000c4
 8000e5c:	40010800 	.word	0x40010800
 8000e60:	2000004c 	.word	0x2000004c
 8000e64:	20000050 	.word	0x20000050

08000e68 <SystemClock_Config>:
/**
 * @brief System Clock Configuration
 * @retval None
 */

void SystemClock_Config(void) {
 8000e68:	b580      	push	{r7, lr}
 8000e6a:	b090      	sub	sp, #64	; 0x40
 8000e6c:	af00      	add	r7, sp, #0
	RCC_OscInitTypeDef RCC_OscInitStruct = { 0 };
 8000e6e:	f107 0318 	add.w	r3, r7, #24
 8000e72:	2228      	movs	r2, #40	; 0x28
 8000e74:	2100      	movs	r1, #0
 8000e76:	4618      	mov	r0, r3
 8000e78:	f001 fce0 	bl	800283c <memset>
	RCC_ClkInitTypeDef RCC_ClkInitStruct = { 0 };
 8000e7c:	1d3b      	adds	r3, r7, #4
 8000e7e:	2200      	movs	r2, #0
 8000e80:	601a      	str	r2, [r3, #0]
 8000e82:	605a      	str	r2, [r3, #4]
 8000e84:	609a      	str	r2, [r3, #8]
 8000e86:	60da      	str	r2, [r3, #12]
 8000e88:	611a      	str	r2, [r3, #16]

	/** Initializes the RCC Oscillators according to the specified parameters
	 * in the RCC_OscInitTypeDef structure.
	 */
	RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000e8a:	2302      	movs	r3, #2
 8000e8c:	61bb      	str	r3, [r7, #24]
	RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000e8e:	2301      	movs	r3, #1
 8000e90:	62bb      	str	r3, [r7, #40]	; 0x28
	RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000e92:	2310      	movs	r3, #16
 8000e94:	62fb      	str	r3, [r7, #44]	; 0x2c
	RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8000e96:	2300      	movs	r3, #0
 8000e98:	637b      	str	r3, [r7, #52]	; 0x34
	if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK) {
 8000e9a:	f107 0318 	add.w	r3, r7, #24
 8000e9e:	4618      	mov	r0, r3
 8000ea0:	f000 fcf0 	bl	8001884 <HAL_RCC_OscConfig>
 8000ea4:	4603      	mov	r3, r0
 8000ea6:	2b00      	cmp	r3, #0
 8000ea8:	d001      	beq.n	8000eae <SystemClock_Config+0x46>
		Error_Handler();
 8000eaa:	f000 f8c5 	bl	8001038 <Error_Handler>
	}
	/** Initializes the CPU, AHB and APB buses clocks
	 */
	RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_SYSCLK
 8000eae:	230f      	movs	r3, #15
 8000eb0:	607b      	str	r3, [r7, #4]
			| RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
	RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 8000eb2:	2300      	movs	r3, #0
 8000eb4:	60bb      	str	r3, [r7, #8]
	RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000eb6:	2300      	movs	r3, #0
 8000eb8:	60fb      	str	r3, [r7, #12]
	RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000eba:	2300      	movs	r3, #0
 8000ebc:	613b      	str	r3, [r7, #16]
	RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000ebe:	2300      	movs	r3, #0
 8000ec0:	617b      	str	r3, [r7, #20]

	if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK) {
 8000ec2:	1d3b      	adds	r3, r7, #4
 8000ec4:	2100      	movs	r1, #0
 8000ec6:	4618      	mov	r0, r3
 8000ec8:	f000 ff5c 	bl	8001d84 <HAL_RCC_ClockConfig>
 8000ecc:	4603      	mov	r3, r0
 8000ece:	2b00      	cmp	r3, #0
 8000ed0:	d001      	beq.n	8000ed6 <SystemClock_Config+0x6e>
		Error_Handler();
 8000ed2:	f000 f8b1 	bl	8001038 <Error_Handler>
	}
}
 8000ed6:	bf00      	nop
 8000ed8:	3740      	adds	r7, #64	; 0x40
 8000eda:	46bd      	mov	sp, r7
 8000edc:	bd80      	pop	{r7, pc}
	...

08000ee0 <MX_TIM2_Init>:
/**
 * @brief TIM2 Initialization Function
 * @param None
 * @retval None
 */
static void MX_TIM2_Init(void) {
 8000ee0:	b580      	push	{r7, lr}
 8000ee2:	b086      	sub	sp, #24
 8000ee4:	af00      	add	r7, sp, #0

	/* USER CODE BEGIN TIM2_Init 0 */

	/* USER CODE END TIM2_Init 0 */

	TIM_ClockConfigTypeDef sClockSourceConfig = { 0 };
 8000ee6:	f107 0308 	add.w	r3, r7, #8
 8000eea:	2200      	movs	r2, #0
 8000eec:	601a      	str	r2, [r3, #0]
 8000eee:	605a      	str	r2, [r3, #4]
 8000ef0:	609a      	str	r2, [r3, #8]
 8000ef2:	60da      	str	r2, [r3, #12]
	TIM_MasterConfigTypeDef sMasterConfig = { 0 };
 8000ef4:	463b      	mov	r3, r7
 8000ef6:	2200      	movs	r2, #0
 8000ef8:	601a      	str	r2, [r3, #0]
 8000efa:	605a      	str	r2, [r3, #4]

	/* USER CODE BEGIN TIM2_Init 1 */

	/* USER CODE END TIM2_Init 1 */
	htim2.Instance = TIM2;
 8000efc:	4b1d      	ldr	r3, [pc, #116]	; (8000f74 <MX_TIM2_Init+0x94>)
 8000efe:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8000f02:	601a      	str	r2, [r3, #0]
	htim2.Init.Prescaler = 7999;
 8000f04:	4b1b      	ldr	r3, [pc, #108]	; (8000f74 <MX_TIM2_Init+0x94>)
 8000f06:	f641 723f 	movw	r2, #7999	; 0x1f3f
 8000f0a:	605a      	str	r2, [r3, #4]
	htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000f0c:	4b19      	ldr	r3, [pc, #100]	; (8000f74 <MX_TIM2_Init+0x94>)
 8000f0e:	2200      	movs	r2, #0
 8000f10:	609a      	str	r2, [r3, #8]
	htim2.Init.Period = 9;
 8000f12:	4b18      	ldr	r3, [pc, #96]	; (8000f74 <MX_TIM2_Init+0x94>)
 8000f14:	2209      	movs	r2, #9
 8000f16:	60da      	str	r2, [r3, #12]
	htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000f18:	4b16      	ldr	r3, [pc, #88]	; (8000f74 <MX_TIM2_Init+0x94>)
 8000f1a:	2200      	movs	r2, #0
 8000f1c:	611a      	str	r2, [r3, #16]
	htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000f1e:	4b15      	ldr	r3, [pc, #84]	; (8000f74 <MX_TIM2_Init+0x94>)
 8000f20:	2200      	movs	r2, #0
 8000f22:	619a      	str	r2, [r3, #24]
	if (HAL_TIM_Base_Init(&htim2) != HAL_OK) {
 8000f24:	4813      	ldr	r0, [pc, #76]	; (8000f74 <MX_TIM2_Init+0x94>)
 8000f26:	f001 f889 	bl	800203c <HAL_TIM_Base_Init>
 8000f2a:	4603      	mov	r3, r0
 8000f2c:	2b00      	cmp	r3, #0
 8000f2e:	d001      	beq.n	8000f34 <MX_TIM2_Init+0x54>
		Error_Handler();
 8000f30:	f000 f882 	bl	8001038 <Error_Handler>
	}
	sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8000f34:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000f38:	60bb      	str	r3, [r7, #8]
	if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK) {
 8000f3a:	f107 0308 	add.w	r3, r7, #8
 8000f3e:	4619      	mov	r1, r3
 8000f40:	480c      	ldr	r0, [pc, #48]	; (8000f74 <MX_TIM2_Init+0x94>)
 8000f42:	f001 fa07 	bl	8002354 <HAL_TIM_ConfigClockSource>
 8000f46:	4603      	mov	r3, r0
 8000f48:	2b00      	cmp	r3, #0
 8000f4a:	d001      	beq.n	8000f50 <MX_TIM2_Init+0x70>
		Error_Handler();
 8000f4c:	f000 f874 	bl	8001038 <Error_Handler>
	}
	sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000f50:	2300      	movs	r3, #0
 8000f52:	603b      	str	r3, [r7, #0]
	sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000f54:	2300      	movs	r3, #0
 8000f56:	607b      	str	r3, [r7, #4]
	if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig)
 8000f58:	463b      	mov	r3, r7
 8000f5a:	4619      	mov	r1, r3
 8000f5c:	4805      	ldr	r0, [pc, #20]	; (8000f74 <MX_TIM2_Init+0x94>)
 8000f5e:	f001 fbdf 	bl	8002720 <HAL_TIMEx_MasterConfigSynchronization>
 8000f62:	4603      	mov	r3, r0
 8000f64:	2b00      	cmp	r3, #0
 8000f66:	d001      	beq.n	8000f6c <MX_TIM2_Init+0x8c>
			!= HAL_OK) {
		Error_Handler();
 8000f68:	f000 f866 	bl	8001038 <Error_Handler>
	}
	/* USER CODE BEGIN TIM2_Init 2 */

	/* USER CODE END TIM2_Init 2 */

}
 8000f6c:	bf00      	nop
 8000f6e:	3718      	adds	r7, #24
 8000f70:	46bd      	mov	sp, r7
 8000f72:	bd80      	pop	{r7, pc}
 8000f74:	20000054 	.word	0x20000054

08000f78 <MX_GPIO_Init>:
/**
 * @brief GPIO Initialization Function
 * @param None
 * @retval None
 */
static void MX_GPIO_Init(void) {
 8000f78:	b580      	push	{r7, lr}
 8000f7a:	b086      	sub	sp, #24
 8000f7c:	af00      	add	r7, sp, #0
	GPIO_InitTypeDef GPIO_InitStruct = { 0 };
 8000f7e:	f107 0308 	add.w	r3, r7, #8
 8000f82:	2200      	movs	r2, #0
 8000f84:	601a      	str	r2, [r3, #0]
 8000f86:	605a      	str	r2, [r3, #4]
 8000f88:	609a      	str	r2, [r3, #8]
 8000f8a:	60da      	str	r2, [r3, #12]

	/* GPIO Ports Clock Enable */
	__HAL_RCC_GPIOA_CLK_ENABLE();
 8000f8c:	4b22      	ldr	r3, [pc, #136]	; (8001018 <MX_GPIO_Init+0xa0>)
 8000f8e:	699b      	ldr	r3, [r3, #24]
 8000f90:	4a21      	ldr	r2, [pc, #132]	; (8001018 <MX_GPIO_Init+0xa0>)
 8000f92:	f043 0304 	orr.w	r3, r3, #4
 8000f96:	6193      	str	r3, [r2, #24]
 8000f98:	4b1f      	ldr	r3, [pc, #124]	; (8001018 <MX_GPIO_Init+0xa0>)
 8000f9a:	699b      	ldr	r3, [r3, #24]
 8000f9c:	f003 0304 	and.w	r3, r3, #4
 8000fa0:	607b      	str	r3, [r7, #4]
 8000fa2:	687b      	ldr	r3, [r7, #4]
	__HAL_RCC_GPIOB_CLK_ENABLE();
 8000fa4:	4b1c      	ldr	r3, [pc, #112]	; (8001018 <MX_GPIO_Init+0xa0>)
 8000fa6:	699b      	ldr	r3, [r3, #24]
 8000fa8:	4a1b      	ldr	r2, [pc, #108]	; (8001018 <MX_GPIO_Init+0xa0>)
 8000faa:	f043 0308 	orr.w	r3, r3, #8
 8000fae:	6193      	str	r3, [r2, #24]
 8000fb0:	4b19      	ldr	r3, [pc, #100]	; (8001018 <MX_GPIO_Init+0xa0>)
 8000fb2:	699b      	ldr	r3, [r3, #24]
 8000fb4:	f003 0308 	and.w	r3, r3, #8
 8000fb8:	603b      	str	r3, [r7, #0]
 8000fba:	683b      	ldr	r3, [r7, #0]

	/*Configure GPIO pin Output Level */
	HAL_GPIO_WritePin(GPIOA,
 8000fbc:	2200      	movs	r2, #0
 8000fbe:	f64f 71fe 	movw	r1, #65534	; 0xfffe
 8000fc2:	4816      	ldr	r0, [pc, #88]	; (800101c <MX_GPIO_Init+0xa4>)
 8000fc4:	f000 fc2c 	bl	8001820 <HAL_GPIO_WritePin>
					| PA7_Pin | PA8_Pin | PA9_Pin | PA10_Pin | PA11_Pin
					| PA12_Pin | PA13_Pin | PA14_Pin | PA15_Pin,
			GPIO_PIN_RESET);

	/*Configure GPIO pin Output Level */
	HAL_GPIO_WritePin(GPIOB,
 8000fc8:	2200      	movs	r2, #0
 8000fca:	f64f 717f 	movw	r1, #65407	; 0xff7f
 8000fce:	4814      	ldr	r0, [pc, #80]	; (8001020 <MX_GPIO_Init+0xa8>)
 8000fd0:	f000 fc26 	bl	8001820 <HAL_GPIO_WritePin>

	/*Configure GPIO pins : PA1 PA2_Pin PA3_Pin PA4_Pin
	 PA5_Pin PA6_Pin PA7_Pin PA8_Pin
	 PA9_Pin PA10_Pin PA11_Pin PA12_Pin
	 PA13_Pin PA14_Pin PA15_Pin */
	GPIO_InitStruct.Pin = GPIO_PIN_1 | PA2_Pin | PA3_Pin | PA4_Pin | PA5_Pin
 8000fd4:	f64f 73fe 	movw	r3, #65534	; 0xfffe
 8000fd8:	60bb      	str	r3, [r7, #8]
			| PA6_Pin | PA7_Pin | PA8_Pin | PA9_Pin | PA10_Pin | PA11_Pin
			| PA12_Pin | PA13_Pin | PA14_Pin | PA15_Pin;
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000fda:	2301      	movs	r3, #1
 8000fdc:	60fb      	str	r3, [r7, #12]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000fde:	2300      	movs	r3, #0
 8000fe0:	613b      	str	r3, [r7, #16]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000fe2:	2302      	movs	r3, #2
 8000fe4:	617b      	str	r3, [r7, #20]
	HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000fe6:	f107 0308 	add.w	r3, r7, #8
 8000fea:	4619      	mov	r1, r3
 8000fec:	480b      	ldr	r0, [pc, #44]	; (800101c <MX_GPIO_Init+0xa4>)
 8000fee:	f000 fa9d 	bl	800152c <HAL_GPIO_Init>

	/*Configure GPIO pins : PB0_Pin PB1_Pin PB2_Pin PB10_Pin
	 PB11_Pin PB12_Pin PB13_Pin PB14_Pin
	 PB15_Pin PB3_Pin PB4_Pin PB5_Pin
	 PB6_Pin PB8_Pin PB9_Pin */
	GPIO_InitStruct.Pin = PB0_Pin | PB1_Pin | PB2_Pin | PB10_Pin | PB11_Pin
 8000ff2:	f64f 737f 	movw	r3, #65407	; 0xff7f
 8000ff6:	60bb      	str	r3, [r7, #8]
			| PB12_Pin | PB13_Pin | PB14_Pin | PB15_Pin | PB3_Pin | PB4_Pin
			| PB5_Pin | PB6_Pin | PB8_Pin | PB9_Pin;
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000ff8:	2301      	movs	r3, #1
 8000ffa:	60fb      	str	r3, [r7, #12]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ffc:	2300      	movs	r3, #0
 8000ffe:	613b      	str	r3, [r7, #16]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001000:	2302      	movs	r3, #2
 8001002:	617b      	str	r3, [r7, #20]
	HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001004:	f107 0308 	add.w	r3, r7, #8
 8001008:	4619      	mov	r1, r3
 800100a:	4805      	ldr	r0, [pc, #20]	; (8001020 <MX_GPIO_Init+0xa8>)
 800100c:	f000 fa8e 	bl	800152c <HAL_GPIO_Init>

}
 8001010:	bf00      	nop
 8001012:	3718      	adds	r7, #24
 8001014:	46bd      	mov	sp, r7
 8001016:	bd80      	pop	{r7, pc}
 8001018:	40021000 	.word	0x40021000
 800101c:	40010800 	.word	0x40010800
 8001020:	40010c00 	.word	0x40010c00

08001024 <HAL_TIM_PeriodElapsedCallback>:

/* USER CODE BEGIN 4 */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim) {
 8001024:	b580      	push	{r7, lr}
 8001026:	b082      	sub	sp, #8
 8001028:	af00      	add	r7, sp, #0
 800102a:	6078      	str	r0, [r7, #4]
	timerun();
 800102c:	f000 f82a 	bl	8001084 <timerun>
}
 8001030:	bf00      	nop
 8001032:	3708      	adds	r7, #8
 8001034:	46bd      	mov	sp, r7
 8001036:	bd80      	pop	{r7, pc}

08001038 <Error_Handler>:

/**
 * @brief  This function is executed in case of error occurrence.
 * @retval None
 */
void Error_Handler(void) {
 8001038:	b480      	push	{r7}
 800103a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 800103c:	b672      	cpsid	i
}
 800103e:	bf00      	nop
	/* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */
	__disable_irq();
	while (1) {
 8001040:	e7fe      	b.n	8001040 <Error_Handler+0x8>
	...

08001044 <setTimer>:


int timer_flag[10];
int timer_counter[10];

void setTimer(int index, int counter) {
 8001044:	b480      	push	{r7}
 8001046:	b083      	sub	sp, #12
 8001048:	af00      	add	r7, sp, #0
 800104a:	6078      	str	r0, [r7, #4]
 800104c:	6039      	str	r1, [r7, #0]
    timer_flag[index] = 0;
 800104e:	4a0a      	ldr	r2, [pc, #40]	; (8001078 <setTimer+0x34>)
 8001050:	687b      	ldr	r3, [r7, #4]
 8001052:	2100      	movs	r1, #0
 8001054:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
    timer_counter[index] = counter / TICK;
 8001058:	683b      	ldr	r3, [r7, #0]
 800105a:	4a08      	ldr	r2, [pc, #32]	; (800107c <setTimer+0x38>)
 800105c:	fb82 1203 	smull	r1, r2, r2, r3
 8001060:	1092      	asrs	r2, r2, #2
 8001062:	17db      	asrs	r3, r3, #31
 8001064:	1ad2      	subs	r2, r2, r3
 8001066:	4906      	ldr	r1, [pc, #24]	; (8001080 <setTimer+0x3c>)
 8001068:	687b      	ldr	r3, [r7, #4]
 800106a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 800106e:	bf00      	nop
 8001070:	370c      	adds	r7, #12
 8001072:	46bd      	mov	sp, r7
 8001074:	bc80      	pop	{r7}
 8001076:	4770      	bx	lr
 8001078:	200000c4 	.word	0x200000c4
 800107c:	66666667 	.word	0x66666667
 8001080:	2000009c 	.word	0x2000009c

08001084 <timerun>:

void timerun() {
 8001084:	b480      	push	{r7}
 8001086:	b083      	sub	sp, #12
 8001088:	af00      	add	r7, sp, #0
    for (int i = 0; i < 10; i++) {  // Corrected loop condition
 800108a:	2300      	movs	r3, #0
 800108c:	607b      	str	r3, [r7, #4]
 800108e:	e01c      	b.n	80010ca <timerun+0x46>
        if (timer_counter[i] >= 0) {
 8001090:	4a12      	ldr	r2, [pc, #72]	; (80010dc <timerun+0x58>)
 8001092:	687b      	ldr	r3, [r7, #4]
 8001094:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001098:	2b00      	cmp	r3, #0
 800109a:	db13      	blt.n	80010c4 <timerun+0x40>
            timer_counter[i]--;
 800109c:	4a0f      	ldr	r2, [pc, #60]	; (80010dc <timerun+0x58>)
 800109e:	687b      	ldr	r3, [r7, #4]
 80010a0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80010a4:	1e5a      	subs	r2, r3, #1
 80010a6:	490d      	ldr	r1, [pc, #52]	; (80010dc <timerun+0x58>)
 80010a8:	687b      	ldr	r3, [r7, #4]
 80010aa:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
            if (timer_counter[i] <= 0) {
 80010ae:	4a0b      	ldr	r2, [pc, #44]	; (80010dc <timerun+0x58>)
 80010b0:	687b      	ldr	r3, [r7, #4]
 80010b2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80010b6:	2b00      	cmp	r3, #0
 80010b8:	dc04      	bgt.n	80010c4 <timerun+0x40>
                timer_flag[i] = 1;
 80010ba:	4a09      	ldr	r2, [pc, #36]	; (80010e0 <timerun+0x5c>)
 80010bc:	687b      	ldr	r3, [r7, #4]
 80010be:	2101      	movs	r1, #1
 80010c0:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
    for (int i = 0; i < 10; i++) {  // Corrected loop condition
 80010c4:	687b      	ldr	r3, [r7, #4]
 80010c6:	3301      	adds	r3, #1
 80010c8:	607b      	str	r3, [r7, #4]
 80010ca:	687b      	ldr	r3, [r7, #4]
 80010cc:	2b09      	cmp	r3, #9
 80010ce:	dddf      	ble.n	8001090 <timerun+0xc>
            }
        }
    }
}
 80010d0:	bf00      	nop
 80010d2:	bf00      	nop
 80010d4:	370c      	adds	r7, #12
 80010d6:	46bd      	mov	sp, r7
 80010d8:	bc80      	pop	{r7}
 80010da:	4770      	bx	lr
 80010dc:	2000009c 	.word	0x2000009c
 80010e0:	200000c4 	.word	0x200000c4

080010e4 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80010e4:	b480      	push	{r7}
 80010e6:	b085      	sub	sp, #20
 80010e8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 80010ea:	4b15      	ldr	r3, [pc, #84]	; (8001140 <HAL_MspInit+0x5c>)
 80010ec:	699b      	ldr	r3, [r3, #24]
 80010ee:	4a14      	ldr	r2, [pc, #80]	; (8001140 <HAL_MspInit+0x5c>)
 80010f0:	f043 0301 	orr.w	r3, r3, #1
 80010f4:	6193      	str	r3, [r2, #24]
 80010f6:	4b12      	ldr	r3, [pc, #72]	; (8001140 <HAL_MspInit+0x5c>)
 80010f8:	699b      	ldr	r3, [r3, #24]
 80010fa:	f003 0301 	and.w	r3, r3, #1
 80010fe:	60bb      	str	r3, [r7, #8]
 8001100:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001102:	4b0f      	ldr	r3, [pc, #60]	; (8001140 <HAL_MspInit+0x5c>)
 8001104:	69db      	ldr	r3, [r3, #28]
 8001106:	4a0e      	ldr	r2, [pc, #56]	; (8001140 <HAL_MspInit+0x5c>)
 8001108:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800110c:	61d3      	str	r3, [r2, #28]
 800110e:	4b0c      	ldr	r3, [pc, #48]	; (8001140 <HAL_MspInit+0x5c>)
 8001110:	69db      	ldr	r3, [r3, #28]
 8001112:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001116:	607b      	str	r3, [r7, #4]
 8001118:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** DISABLE: JTAG-DP Disabled and SW-DP Disabled
  */
  __HAL_AFIO_REMAP_SWJ_DISABLE();
 800111a:	4b0a      	ldr	r3, [pc, #40]	; (8001144 <HAL_MspInit+0x60>)
 800111c:	685b      	ldr	r3, [r3, #4]
 800111e:	60fb      	str	r3, [r7, #12]
 8001120:	68fb      	ldr	r3, [r7, #12]
 8001122:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 8001126:	60fb      	str	r3, [r7, #12]
 8001128:	68fb      	ldr	r3, [r7, #12]
 800112a:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 800112e:	60fb      	str	r3, [r7, #12]
 8001130:	4a04      	ldr	r2, [pc, #16]	; (8001144 <HAL_MspInit+0x60>)
 8001132:	68fb      	ldr	r3, [r7, #12]
 8001134:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001136:	bf00      	nop
 8001138:	3714      	adds	r7, #20
 800113a:	46bd      	mov	sp, r7
 800113c:	bc80      	pop	{r7}
 800113e:	4770      	bx	lr
 8001140:	40021000 	.word	0x40021000
 8001144:	40010000 	.word	0x40010000

08001148 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8001148:	b580      	push	{r7, lr}
 800114a:	b084      	sub	sp, #16
 800114c:	af00      	add	r7, sp, #0
 800114e:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 8001150:	687b      	ldr	r3, [r7, #4]
 8001152:	681b      	ldr	r3, [r3, #0]
 8001154:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001158:	d113      	bne.n	8001182 <HAL_TIM_Base_MspInit+0x3a>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 800115a:	4b0c      	ldr	r3, [pc, #48]	; (800118c <HAL_TIM_Base_MspInit+0x44>)
 800115c:	69db      	ldr	r3, [r3, #28]
 800115e:	4a0b      	ldr	r2, [pc, #44]	; (800118c <HAL_TIM_Base_MspInit+0x44>)
 8001160:	f043 0301 	orr.w	r3, r3, #1
 8001164:	61d3      	str	r3, [r2, #28]
 8001166:	4b09      	ldr	r3, [pc, #36]	; (800118c <HAL_TIM_Base_MspInit+0x44>)
 8001168:	69db      	ldr	r3, [r3, #28]
 800116a:	f003 0301 	and.w	r3, r3, #1
 800116e:	60fb      	str	r3, [r7, #12]
 8001170:	68fb      	ldr	r3, [r7, #12]
    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 8001172:	2200      	movs	r2, #0
 8001174:	2100      	movs	r1, #0
 8001176:	201c      	movs	r0, #28
 8001178:	f000 f9a1 	bl	80014be <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 800117c:	201c      	movs	r0, #28
 800117e:	f000 f9ba 	bl	80014f6 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }

}
 8001182:	bf00      	nop
 8001184:	3710      	adds	r7, #16
 8001186:	46bd      	mov	sp, r7
 8001188:	bd80      	pop	{r7, pc}
 800118a:	bf00      	nop
 800118c:	40021000 	.word	0x40021000

08001190 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001190:	b480      	push	{r7}
 8001192:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8001194:	e7fe      	b.n	8001194 <NMI_Handler+0x4>

08001196 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001196:	b480      	push	{r7}
 8001198:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800119a:	e7fe      	b.n	800119a <HardFault_Handler+0x4>

0800119c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 800119c:	b480      	push	{r7}
 800119e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80011a0:	e7fe      	b.n	80011a0 <MemManage_Handler+0x4>

080011a2 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80011a2:	b480      	push	{r7}
 80011a4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80011a6:	e7fe      	b.n	80011a6 <BusFault_Handler+0x4>

080011a8 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80011a8:	b480      	push	{r7}
 80011aa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80011ac:	e7fe      	b.n	80011ac <UsageFault_Handler+0x4>

080011ae <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80011ae:	b480      	push	{r7}
 80011b0:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80011b2:	bf00      	nop
 80011b4:	46bd      	mov	sp, r7
 80011b6:	bc80      	pop	{r7}
 80011b8:	4770      	bx	lr

080011ba <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80011ba:	b480      	push	{r7}
 80011bc:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80011be:	bf00      	nop
 80011c0:	46bd      	mov	sp, r7
 80011c2:	bc80      	pop	{r7}
 80011c4:	4770      	bx	lr

080011c6 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80011c6:	b480      	push	{r7}
 80011c8:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80011ca:	bf00      	nop
 80011cc:	46bd      	mov	sp, r7
 80011ce:	bc80      	pop	{r7}
 80011d0:	4770      	bx	lr

080011d2 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80011d2:	b580      	push	{r7, lr}
 80011d4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80011d6:	f000 f87f 	bl	80012d8 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80011da:	bf00      	nop
 80011dc:	bd80      	pop	{r7, pc}
	...

080011e0 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 80011e0:	b580      	push	{r7, lr}
 80011e2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 80011e4:	4802      	ldr	r0, [pc, #8]	; (80011f0 <TIM2_IRQHandler+0x10>)
 80011e6:	f000 ffc5 	bl	8002174 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 80011ea:	bf00      	nop
 80011ec:	bd80      	pop	{r7, pc}
 80011ee:	bf00      	nop
 80011f0:	20000054 	.word	0x20000054

080011f4 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 80011f4:	b480      	push	{r7}
 80011f6:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80011f8:	bf00      	nop
 80011fa:	46bd      	mov	sp, r7
 80011fc:	bc80      	pop	{r7}
 80011fe:	4770      	bx	lr

08001200 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Call the clock system initialization function.*/
    bl  SystemInit
 8001200:	f7ff fff8 	bl	80011f4 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001204:	480b      	ldr	r0, [pc, #44]	; (8001234 <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 8001206:	490c      	ldr	r1, [pc, #48]	; (8001238 <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 8001208:	4a0c      	ldr	r2, [pc, #48]	; (800123c <LoopFillZerobss+0x16>)
  movs r3, #0
 800120a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 800120c:	e002      	b.n	8001214 <LoopCopyDataInit>

0800120e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800120e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001210:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001212:	3304      	adds	r3, #4

08001214 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001214:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001216:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001218:	d3f9      	bcc.n	800120e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800121a:	4a09      	ldr	r2, [pc, #36]	; (8001240 <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 800121c:	4c09      	ldr	r4, [pc, #36]	; (8001244 <LoopFillZerobss+0x1e>)
  movs r3, #0
 800121e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001220:	e001      	b.n	8001226 <LoopFillZerobss>

08001222 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001222:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001224:	3204      	adds	r2, #4

08001226 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001226:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001228:	d3fb      	bcc.n	8001222 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 800122a:	f001 fae3 	bl	80027f4 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 800122e:	f7ff fda3 	bl	8000d78 <main>
  bx lr
 8001232:	4770      	bx	lr
  ldr r0, =_sdata
 8001234:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001238:	20000030 	.word	0x20000030
  ldr r2, =_sidata
 800123c:	08002890 	.word	0x08002890
  ldr r2, =_sbss
 8001240:	20000030 	.word	0x20000030
  ldr r4, =_ebss
 8001244:	200000f0 	.word	0x200000f0

08001248 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8001248:	e7fe      	b.n	8001248 <ADC1_2_IRQHandler>
	...

0800124c <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800124c:	b580      	push	{r7, lr}
 800124e:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001250:	4b08      	ldr	r3, [pc, #32]	; (8001274 <HAL_Init+0x28>)
 8001252:	681b      	ldr	r3, [r3, #0]
 8001254:	4a07      	ldr	r2, [pc, #28]	; (8001274 <HAL_Init+0x28>)
 8001256:	f043 0310 	orr.w	r3, r3, #16
 800125a:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800125c:	2003      	movs	r0, #3
 800125e:	f000 f923 	bl	80014a8 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001262:	200f      	movs	r0, #15
 8001264:	f000 f808 	bl	8001278 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001268:	f7ff ff3c 	bl	80010e4 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 800126c:	2300      	movs	r3, #0
}
 800126e:	4618      	mov	r0, r3
 8001270:	bd80      	pop	{r7, pc}
 8001272:	bf00      	nop
 8001274:	40022000 	.word	0x40022000

08001278 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001278:	b580      	push	{r7, lr}
 800127a:	b082      	sub	sp, #8
 800127c:	af00      	add	r7, sp, #0
 800127e:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001280:	4b12      	ldr	r3, [pc, #72]	; (80012cc <HAL_InitTick+0x54>)
 8001282:	681a      	ldr	r2, [r3, #0]
 8001284:	4b12      	ldr	r3, [pc, #72]	; (80012d0 <HAL_InitTick+0x58>)
 8001286:	781b      	ldrb	r3, [r3, #0]
 8001288:	4619      	mov	r1, r3
 800128a:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800128e:	fbb3 f3f1 	udiv	r3, r3, r1
 8001292:	fbb2 f3f3 	udiv	r3, r2, r3
 8001296:	4618      	mov	r0, r3
 8001298:	f000 f93b 	bl	8001512 <HAL_SYSTICK_Config>
 800129c:	4603      	mov	r3, r0
 800129e:	2b00      	cmp	r3, #0
 80012a0:	d001      	beq.n	80012a6 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80012a2:	2301      	movs	r3, #1
 80012a4:	e00e      	b.n	80012c4 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80012a6:	687b      	ldr	r3, [r7, #4]
 80012a8:	2b0f      	cmp	r3, #15
 80012aa:	d80a      	bhi.n	80012c2 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80012ac:	2200      	movs	r2, #0
 80012ae:	6879      	ldr	r1, [r7, #4]
 80012b0:	f04f 30ff 	mov.w	r0, #4294967295
 80012b4:	f000 f903 	bl	80014be <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80012b8:	4a06      	ldr	r2, [pc, #24]	; (80012d4 <HAL_InitTick+0x5c>)
 80012ba:	687b      	ldr	r3, [r7, #4]
 80012bc:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80012be:	2300      	movs	r3, #0
 80012c0:	e000      	b.n	80012c4 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80012c2:	2301      	movs	r3, #1
}
 80012c4:	4618      	mov	r0, r3
 80012c6:	3708      	adds	r7, #8
 80012c8:	46bd      	mov	sp, r7
 80012ca:	bd80      	pop	{r7, pc}
 80012cc:	20000024 	.word	0x20000024
 80012d0:	2000002c 	.word	0x2000002c
 80012d4:	20000028 	.word	0x20000028

080012d8 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80012d8:	b480      	push	{r7}
 80012da:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80012dc:	4b05      	ldr	r3, [pc, #20]	; (80012f4 <HAL_IncTick+0x1c>)
 80012de:	781b      	ldrb	r3, [r3, #0]
 80012e0:	461a      	mov	r2, r3
 80012e2:	4b05      	ldr	r3, [pc, #20]	; (80012f8 <HAL_IncTick+0x20>)
 80012e4:	681b      	ldr	r3, [r3, #0]
 80012e6:	4413      	add	r3, r2
 80012e8:	4a03      	ldr	r2, [pc, #12]	; (80012f8 <HAL_IncTick+0x20>)
 80012ea:	6013      	str	r3, [r2, #0]
}
 80012ec:	bf00      	nop
 80012ee:	46bd      	mov	sp, r7
 80012f0:	bc80      	pop	{r7}
 80012f2:	4770      	bx	lr
 80012f4:	2000002c 	.word	0x2000002c
 80012f8:	200000ec 	.word	0x200000ec

080012fc <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80012fc:	b480      	push	{r7}
 80012fe:	af00      	add	r7, sp, #0
  return uwTick;
 8001300:	4b02      	ldr	r3, [pc, #8]	; (800130c <HAL_GetTick+0x10>)
 8001302:	681b      	ldr	r3, [r3, #0]
}
 8001304:	4618      	mov	r0, r3
 8001306:	46bd      	mov	sp, r7
 8001308:	bc80      	pop	{r7}
 800130a:	4770      	bx	lr
 800130c:	200000ec 	.word	0x200000ec

08001310 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001310:	b480      	push	{r7}
 8001312:	b085      	sub	sp, #20
 8001314:	af00      	add	r7, sp, #0
 8001316:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001318:	687b      	ldr	r3, [r7, #4]
 800131a:	f003 0307 	and.w	r3, r3, #7
 800131e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001320:	4b0c      	ldr	r3, [pc, #48]	; (8001354 <__NVIC_SetPriorityGrouping+0x44>)
 8001322:	68db      	ldr	r3, [r3, #12]
 8001324:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001326:	68ba      	ldr	r2, [r7, #8]
 8001328:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 800132c:	4013      	ands	r3, r2
 800132e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8001330:	68fb      	ldr	r3, [r7, #12]
 8001332:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001334:	68bb      	ldr	r3, [r7, #8]
 8001336:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001338:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 800133c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001340:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001342:	4a04      	ldr	r2, [pc, #16]	; (8001354 <__NVIC_SetPriorityGrouping+0x44>)
 8001344:	68bb      	ldr	r3, [r7, #8]
 8001346:	60d3      	str	r3, [r2, #12]
}
 8001348:	bf00      	nop
 800134a:	3714      	adds	r7, #20
 800134c:	46bd      	mov	sp, r7
 800134e:	bc80      	pop	{r7}
 8001350:	4770      	bx	lr
 8001352:	bf00      	nop
 8001354:	e000ed00 	.word	0xe000ed00

08001358 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001358:	b480      	push	{r7}
 800135a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800135c:	4b04      	ldr	r3, [pc, #16]	; (8001370 <__NVIC_GetPriorityGrouping+0x18>)
 800135e:	68db      	ldr	r3, [r3, #12]
 8001360:	0a1b      	lsrs	r3, r3, #8
 8001362:	f003 0307 	and.w	r3, r3, #7
}
 8001366:	4618      	mov	r0, r3
 8001368:	46bd      	mov	sp, r7
 800136a:	bc80      	pop	{r7}
 800136c:	4770      	bx	lr
 800136e:	bf00      	nop
 8001370:	e000ed00 	.word	0xe000ed00

08001374 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001374:	b480      	push	{r7}
 8001376:	b083      	sub	sp, #12
 8001378:	af00      	add	r7, sp, #0
 800137a:	4603      	mov	r3, r0
 800137c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800137e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001382:	2b00      	cmp	r3, #0
 8001384:	db0b      	blt.n	800139e <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001386:	79fb      	ldrb	r3, [r7, #7]
 8001388:	f003 021f 	and.w	r2, r3, #31
 800138c:	4906      	ldr	r1, [pc, #24]	; (80013a8 <__NVIC_EnableIRQ+0x34>)
 800138e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001392:	095b      	lsrs	r3, r3, #5
 8001394:	2001      	movs	r0, #1
 8001396:	fa00 f202 	lsl.w	r2, r0, r2
 800139a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 800139e:	bf00      	nop
 80013a0:	370c      	adds	r7, #12
 80013a2:	46bd      	mov	sp, r7
 80013a4:	bc80      	pop	{r7}
 80013a6:	4770      	bx	lr
 80013a8:	e000e100 	.word	0xe000e100

080013ac <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80013ac:	b480      	push	{r7}
 80013ae:	b083      	sub	sp, #12
 80013b0:	af00      	add	r7, sp, #0
 80013b2:	4603      	mov	r3, r0
 80013b4:	6039      	str	r1, [r7, #0]
 80013b6:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80013b8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80013bc:	2b00      	cmp	r3, #0
 80013be:	db0a      	blt.n	80013d6 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80013c0:	683b      	ldr	r3, [r7, #0]
 80013c2:	b2da      	uxtb	r2, r3
 80013c4:	490c      	ldr	r1, [pc, #48]	; (80013f8 <__NVIC_SetPriority+0x4c>)
 80013c6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80013ca:	0112      	lsls	r2, r2, #4
 80013cc:	b2d2      	uxtb	r2, r2
 80013ce:	440b      	add	r3, r1
 80013d0:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80013d4:	e00a      	b.n	80013ec <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80013d6:	683b      	ldr	r3, [r7, #0]
 80013d8:	b2da      	uxtb	r2, r3
 80013da:	4908      	ldr	r1, [pc, #32]	; (80013fc <__NVIC_SetPriority+0x50>)
 80013dc:	79fb      	ldrb	r3, [r7, #7]
 80013de:	f003 030f 	and.w	r3, r3, #15
 80013e2:	3b04      	subs	r3, #4
 80013e4:	0112      	lsls	r2, r2, #4
 80013e6:	b2d2      	uxtb	r2, r2
 80013e8:	440b      	add	r3, r1
 80013ea:	761a      	strb	r2, [r3, #24]
}
 80013ec:	bf00      	nop
 80013ee:	370c      	adds	r7, #12
 80013f0:	46bd      	mov	sp, r7
 80013f2:	bc80      	pop	{r7}
 80013f4:	4770      	bx	lr
 80013f6:	bf00      	nop
 80013f8:	e000e100 	.word	0xe000e100
 80013fc:	e000ed00 	.word	0xe000ed00

08001400 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001400:	b480      	push	{r7}
 8001402:	b089      	sub	sp, #36	; 0x24
 8001404:	af00      	add	r7, sp, #0
 8001406:	60f8      	str	r0, [r7, #12]
 8001408:	60b9      	str	r1, [r7, #8]
 800140a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800140c:	68fb      	ldr	r3, [r7, #12]
 800140e:	f003 0307 	and.w	r3, r3, #7
 8001412:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001414:	69fb      	ldr	r3, [r7, #28]
 8001416:	f1c3 0307 	rsb	r3, r3, #7
 800141a:	2b04      	cmp	r3, #4
 800141c:	bf28      	it	cs
 800141e:	2304      	movcs	r3, #4
 8001420:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001422:	69fb      	ldr	r3, [r7, #28]
 8001424:	3304      	adds	r3, #4
 8001426:	2b06      	cmp	r3, #6
 8001428:	d902      	bls.n	8001430 <NVIC_EncodePriority+0x30>
 800142a:	69fb      	ldr	r3, [r7, #28]
 800142c:	3b03      	subs	r3, #3
 800142e:	e000      	b.n	8001432 <NVIC_EncodePriority+0x32>
 8001430:	2300      	movs	r3, #0
 8001432:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001434:	f04f 32ff 	mov.w	r2, #4294967295
 8001438:	69bb      	ldr	r3, [r7, #24]
 800143a:	fa02 f303 	lsl.w	r3, r2, r3
 800143e:	43da      	mvns	r2, r3
 8001440:	68bb      	ldr	r3, [r7, #8]
 8001442:	401a      	ands	r2, r3
 8001444:	697b      	ldr	r3, [r7, #20]
 8001446:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001448:	f04f 31ff 	mov.w	r1, #4294967295
 800144c:	697b      	ldr	r3, [r7, #20]
 800144e:	fa01 f303 	lsl.w	r3, r1, r3
 8001452:	43d9      	mvns	r1, r3
 8001454:	687b      	ldr	r3, [r7, #4]
 8001456:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001458:	4313      	orrs	r3, r2
         );
}
 800145a:	4618      	mov	r0, r3
 800145c:	3724      	adds	r7, #36	; 0x24
 800145e:	46bd      	mov	sp, r7
 8001460:	bc80      	pop	{r7}
 8001462:	4770      	bx	lr

08001464 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001464:	b580      	push	{r7, lr}
 8001466:	b082      	sub	sp, #8
 8001468:	af00      	add	r7, sp, #0
 800146a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 800146c:	687b      	ldr	r3, [r7, #4]
 800146e:	3b01      	subs	r3, #1
 8001470:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8001474:	d301      	bcc.n	800147a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001476:	2301      	movs	r3, #1
 8001478:	e00f      	b.n	800149a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800147a:	4a0a      	ldr	r2, [pc, #40]	; (80014a4 <SysTick_Config+0x40>)
 800147c:	687b      	ldr	r3, [r7, #4]
 800147e:	3b01      	subs	r3, #1
 8001480:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001482:	210f      	movs	r1, #15
 8001484:	f04f 30ff 	mov.w	r0, #4294967295
 8001488:	f7ff ff90 	bl	80013ac <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800148c:	4b05      	ldr	r3, [pc, #20]	; (80014a4 <SysTick_Config+0x40>)
 800148e:	2200      	movs	r2, #0
 8001490:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001492:	4b04      	ldr	r3, [pc, #16]	; (80014a4 <SysTick_Config+0x40>)
 8001494:	2207      	movs	r2, #7
 8001496:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001498:	2300      	movs	r3, #0
}
 800149a:	4618      	mov	r0, r3
 800149c:	3708      	adds	r7, #8
 800149e:	46bd      	mov	sp, r7
 80014a0:	bd80      	pop	{r7, pc}
 80014a2:	bf00      	nop
 80014a4:	e000e010 	.word	0xe000e010

080014a8 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80014a8:	b580      	push	{r7, lr}
 80014aa:	b082      	sub	sp, #8
 80014ac:	af00      	add	r7, sp, #0
 80014ae:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80014b0:	6878      	ldr	r0, [r7, #4]
 80014b2:	f7ff ff2d 	bl	8001310 <__NVIC_SetPriorityGrouping>
}
 80014b6:	bf00      	nop
 80014b8:	3708      	adds	r7, #8
 80014ba:	46bd      	mov	sp, r7
 80014bc:	bd80      	pop	{r7, pc}

080014be <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80014be:	b580      	push	{r7, lr}
 80014c0:	b086      	sub	sp, #24
 80014c2:	af00      	add	r7, sp, #0
 80014c4:	4603      	mov	r3, r0
 80014c6:	60b9      	str	r1, [r7, #8]
 80014c8:	607a      	str	r2, [r7, #4]
 80014ca:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80014cc:	2300      	movs	r3, #0
 80014ce:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80014d0:	f7ff ff42 	bl	8001358 <__NVIC_GetPriorityGrouping>
 80014d4:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80014d6:	687a      	ldr	r2, [r7, #4]
 80014d8:	68b9      	ldr	r1, [r7, #8]
 80014da:	6978      	ldr	r0, [r7, #20]
 80014dc:	f7ff ff90 	bl	8001400 <NVIC_EncodePriority>
 80014e0:	4602      	mov	r2, r0
 80014e2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80014e6:	4611      	mov	r1, r2
 80014e8:	4618      	mov	r0, r3
 80014ea:	f7ff ff5f 	bl	80013ac <__NVIC_SetPriority>
}
 80014ee:	bf00      	nop
 80014f0:	3718      	adds	r7, #24
 80014f2:	46bd      	mov	sp, r7
 80014f4:	bd80      	pop	{r7, pc}

080014f6 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80014f6:	b580      	push	{r7, lr}
 80014f8:	b082      	sub	sp, #8
 80014fa:	af00      	add	r7, sp, #0
 80014fc:	4603      	mov	r3, r0
 80014fe:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001500:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001504:	4618      	mov	r0, r3
 8001506:	f7ff ff35 	bl	8001374 <__NVIC_EnableIRQ>
}
 800150a:	bf00      	nop
 800150c:	3708      	adds	r7, #8
 800150e:	46bd      	mov	sp, r7
 8001510:	bd80      	pop	{r7, pc}

08001512 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001512:	b580      	push	{r7, lr}
 8001514:	b082      	sub	sp, #8
 8001516:	af00      	add	r7, sp, #0
 8001518:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800151a:	6878      	ldr	r0, [r7, #4]
 800151c:	f7ff ffa2 	bl	8001464 <SysTick_Config>
 8001520:	4603      	mov	r3, r0
}
 8001522:	4618      	mov	r0, r3
 8001524:	3708      	adds	r7, #8
 8001526:	46bd      	mov	sp, r7
 8001528:	bd80      	pop	{r7, pc}
	...

0800152c <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800152c:	b480      	push	{r7}
 800152e:	b08b      	sub	sp, #44	; 0x2c
 8001530:	af00      	add	r7, sp, #0
 8001532:	6078      	str	r0, [r7, #4]
 8001534:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8001536:	2300      	movs	r3, #0
 8001538:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 800153a:	2300      	movs	r3, #0
 800153c:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800153e:	e148      	b.n	80017d2 <HAL_GPIO_Init+0x2a6>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8001540:	2201      	movs	r2, #1
 8001542:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001544:	fa02 f303 	lsl.w	r3, r2, r3
 8001548:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800154a:	683b      	ldr	r3, [r7, #0]
 800154c:	681b      	ldr	r3, [r3, #0]
 800154e:	69fa      	ldr	r2, [r7, #28]
 8001550:	4013      	ands	r3, r2
 8001552:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8001554:	69ba      	ldr	r2, [r7, #24]
 8001556:	69fb      	ldr	r3, [r7, #28]
 8001558:	429a      	cmp	r2, r3
 800155a:	f040 8137 	bne.w	80017cc <HAL_GPIO_Init+0x2a0>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 800155e:	683b      	ldr	r3, [r7, #0]
 8001560:	685b      	ldr	r3, [r3, #4]
 8001562:	4aa3      	ldr	r2, [pc, #652]	; (80017f0 <HAL_GPIO_Init+0x2c4>)
 8001564:	4293      	cmp	r3, r2
 8001566:	d05e      	beq.n	8001626 <HAL_GPIO_Init+0xfa>
 8001568:	4aa1      	ldr	r2, [pc, #644]	; (80017f0 <HAL_GPIO_Init+0x2c4>)
 800156a:	4293      	cmp	r3, r2
 800156c:	d875      	bhi.n	800165a <HAL_GPIO_Init+0x12e>
 800156e:	4aa1      	ldr	r2, [pc, #644]	; (80017f4 <HAL_GPIO_Init+0x2c8>)
 8001570:	4293      	cmp	r3, r2
 8001572:	d058      	beq.n	8001626 <HAL_GPIO_Init+0xfa>
 8001574:	4a9f      	ldr	r2, [pc, #636]	; (80017f4 <HAL_GPIO_Init+0x2c8>)
 8001576:	4293      	cmp	r3, r2
 8001578:	d86f      	bhi.n	800165a <HAL_GPIO_Init+0x12e>
 800157a:	4a9f      	ldr	r2, [pc, #636]	; (80017f8 <HAL_GPIO_Init+0x2cc>)
 800157c:	4293      	cmp	r3, r2
 800157e:	d052      	beq.n	8001626 <HAL_GPIO_Init+0xfa>
 8001580:	4a9d      	ldr	r2, [pc, #628]	; (80017f8 <HAL_GPIO_Init+0x2cc>)
 8001582:	4293      	cmp	r3, r2
 8001584:	d869      	bhi.n	800165a <HAL_GPIO_Init+0x12e>
 8001586:	4a9d      	ldr	r2, [pc, #628]	; (80017fc <HAL_GPIO_Init+0x2d0>)
 8001588:	4293      	cmp	r3, r2
 800158a:	d04c      	beq.n	8001626 <HAL_GPIO_Init+0xfa>
 800158c:	4a9b      	ldr	r2, [pc, #620]	; (80017fc <HAL_GPIO_Init+0x2d0>)
 800158e:	4293      	cmp	r3, r2
 8001590:	d863      	bhi.n	800165a <HAL_GPIO_Init+0x12e>
 8001592:	4a9b      	ldr	r2, [pc, #620]	; (8001800 <HAL_GPIO_Init+0x2d4>)
 8001594:	4293      	cmp	r3, r2
 8001596:	d046      	beq.n	8001626 <HAL_GPIO_Init+0xfa>
 8001598:	4a99      	ldr	r2, [pc, #612]	; (8001800 <HAL_GPIO_Init+0x2d4>)
 800159a:	4293      	cmp	r3, r2
 800159c:	d85d      	bhi.n	800165a <HAL_GPIO_Init+0x12e>
 800159e:	2b12      	cmp	r3, #18
 80015a0:	d82a      	bhi.n	80015f8 <HAL_GPIO_Init+0xcc>
 80015a2:	2b12      	cmp	r3, #18
 80015a4:	d859      	bhi.n	800165a <HAL_GPIO_Init+0x12e>
 80015a6:	a201      	add	r2, pc, #4	; (adr r2, 80015ac <HAL_GPIO_Init+0x80>)
 80015a8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80015ac:	08001627 	.word	0x08001627
 80015b0:	08001601 	.word	0x08001601
 80015b4:	08001613 	.word	0x08001613
 80015b8:	08001655 	.word	0x08001655
 80015bc:	0800165b 	.word	0x0800165b
 80015c0:	0800165b 	.word	0x0800165b
 80015c4:	0800165b 	.word	0x0800165b
 80015c8:	0800165b 	.word	0x0800165b
 80015cc:	0800165b 	.word	0x0800165b
 80015d0:	0800165b 	.word	0x0800165b
 80015d4:	0800165b 	.word	0x0800165b
 80015d8:	0800165b 	.word	0x0800165b
 80015dc:	0800165b 	.word	0x0800165b
 80015e0:	0800165b 	.word	0x0800165b
 80015e4:	0800165b 	.word	0x0800165b
 80015e8:	0800165b 	.word	0x0800165b
 80015ec:	0800165b 	.word	0x0800165b
 80015f0:	08001609 	.word	0x08001609
 80015f4:	0800161d 	.word	0x0800161d
 80015f8:	4a82      	ldr	r2, [pc, #520]	; (8001804 <HAL_GPIO_Init+0x2d8>)
 80015fa:	4293      	cmp	r3, r2
 80015fc:	d013      	beq.n	8001626 <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 80015fe:	e02c      	b.n	800165a <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8001600:	683b      	ldr	r3, [r7, #0]
 8001602:	68db      	ldr	r3, [r3, #12]
 8001604:	623b      	str	r3, [r7, #32]
          break;
 8001606:	e029      	b.n	800165c <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8001608:	683b      	ldr	r3, [r7, #0]
 800160a:	68db      	ldr	r3, [r3, #12]
 800160c:	3304      	adds	r3, #4
 800160e:	623b      	str	r3, [r7, #32]
          break;
 8001610:	e024      	b.n	800165c <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8001612:	683b      	ldr	r3, [r7, #0]
 8001614:	68db      	ldr	r3, [r3, #12]
 8001616:	3308      	adds	r3, #8
 8001618:	623b      	str	r3, [r7, #32]
          break;
 800161a:	e01f      	b.n	800165c <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 800161c:	683b      	ldr	r3, [r7, #0]
 800161e:	68db      	ldr	r3, [r3, #12]
 8001620:	330c      	adds	r3, #12
 8001622:	623b      	str	r3, [r7, #32]
          break;
 8001624:	e01a      	b.n	800165c <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8001626:	683b      	ldr	r3, [r7, #0]
 8001628:	689b      	ldr	r3, [r3, #8]
 800162a:	2b00      	cmp	r3, #0
 800162c:	d102      	bne.n	8001634 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 800162e:	2304      	movs	r3, #4
 8001630:	623b      	str	r3, [r7, #32]
          break;
 8001632:	e013      	b.n	800165c <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8001634:	683b      	ldr	r3, [r7, #0]
 8001636:	689b      	ldr	r3, [r3, #8]
 8001638:	2b01      	cmp	r3, #1
 800163a:	d105      	bne.n	8001648 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 800163c:	2308      	movs	r3, #8
 800163e:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8001640:	687b      	ldr	r3, [r7, #4]
 8001642:	69fa      	ldr	r2, [r7, #28]
 8001644:	611a      	str	r2, [r3, #16]
          break;
 8001646:	e009      	b.n	800165c <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8001648:	2308      	movs	r3, #8
 800164a:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 800164c:	687b      	ldr	r3, [r7, #4]
 800164e:	69fa      	ldr	r2, [r7, #28]
 8001650:	615a      	str	r2, [r3, #20]
          break;
 8001652:	e003      	b.n	800165c <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8001654:	2300      	movs	r3, #0
 8001656:	623b      	str	r3, [r7, #32]
          break;
 8001658:	e000      	b.n	800165c <HAL_GPIO_Init+0x130>
          break;
 800165a:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 800165c:	69bb      	ldr	r3, [r7, #24]
 800165e:	2bff      	cmp	r3, #255	; 0xff
 8001660:	d801      	bhi.n	8001666 <HAL_GPIO_Init+0x13a>
 8001662:	687b      	ldr	r3, [r7, #4]
 8001664:	e001      	b.n	800166a <HAL_GPIO_Init+0x13e>
 8001666:	687b      	ldr	r3, [r7, #4]
 8001668:	3304      	adds	r3, #4
 800166a:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 800166c:	69bb      	ldr	r3, [r7, #24]
 800166e:	2bff      	cmp	r3, #255	; 0xff
 8001670:	d802      	bhi.n	8001678 <HAL_GPIO_Init+0x14c>
 8001672:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001674:	009b      	lsls	r3, r3, #2
 8001676:	e002      	b.n	800167e <HAL_GPIO_Init+0x152>
 8001678:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800167a:	3b08      	subs	r3, #8
 800167c:	009b      	lsls	r3, r3, #2
 800167e:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8001680:	697b      	ldr	r3, [r7, #20]
 8001682:	681a      	ldr	r2, [r3, #0]
 8001684:	210f      	movs	r1, #15
 8001686:	693b      	ldr	r3, [r7, #16]
 8001688:	fa01 f303 	lsl.w	r3, r1, r3
 800168c:	43db      	mvns	r3, r3
 800168e:	401a      	ands	r2, r3
 8001690:	6a39      	ldr	r1, [r7, #32]
 8001692:	693b      	ldr	r3, [r7, #16]
 8001694:	fa01 f303 	lsl.w	r3, r1, r3
 8001698:	431a      	orrs	r2, r3
 800169a:	697b      	ldr	r3, [r7, #20]
 800169c:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 800169e:	683b      	ldr	r3, [r7, #0]
 80016a0:	685b      	ldr	r3, [r3, #4]
 80016a2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80016a6:	2b00      	cmp	r3, #0
 80016a8:	f000 8090 	beq.w	80017cc <HAL_GPIO_Init+0x2a0>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 80016ac:	4b56      	ldr	r3, [pc, #344]	; (8001808 <HAL_GPIO_Init+0x2dc>)
 80016ae:	699b      	ldr	r3, [r3, #24]
 80016b0:	4a55      	ldr	r2, [pc, #340]	; (8001808 <HAL_GPIO_Init+0x2dc>)
 80016b2:	f043 0301 	orr.w	r3, r3, #1
 80016b6:	6193      	str	r3, [r2, #24]
 80016b8:	4b53      	ldr	r3, [pc, #332]	; (8001808 <HAL_GPIO_Init+0x2dc>)
 80016ba:	699b      	ldr	r3, [r3, #24]
 80016bc:	f003 0301 	and.w	r3, r3, #1
 80016c0:	60bb      	str	r3, [r7, #8]
 80016c2:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 80016c4:	4a51      	ldr	r2, [pc, #324]	; (800180c <HAL_GPIO_Init+0x2e0>)
 80016c6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80016c8:	089b      	lsrs	r3, r3, #2
 80016ca:	3302      	adds	r3, #2
 80016cc:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80016d0:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 80016d2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80016d4:	f003 0303 	and.w	r3, r3, #3
 80016d8:	009b      	lsls	r3, r3, #2
 80016da:	220f      	movs	r2, #15
 80016dc:	fa02 f303 	lsl.w	r3, r2, r3
 80016e0:	43db      	mvns	r3, r3
 80016e2:	68fa      	ldr	r2, [r7, #12]
 80016e4:	4013      	ands	r3, r2
 80016e6:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 80016e8:	687b      	ldr	r3, [r7, #4]
 80016ea:	4a49      	ldr	r2, [pc, #292]	; (8001810 <HAL_GPIO_Init+0x2e4>)
 80016ec:	4293      	cmp	r3, r2
 80016ee:	d00d      	beq.n	800170c <HAL_GPIO_Init+0x1e0>
 80016f0:	687b      	ldr	r3, [r7, #4]
 80016f2:	4a48      	ldr	r2, [pc, #288]	; (8001814 <HAL_GPIO_Init+0x2e8>)
 80016f4:	4293      	cmp	r3, r2
 80016f6:	d007      	beq.n	8001708 <HAL_GPIO_Init+0x1dc>
 80016f8:	687b      	ldr	r3, [r7, #4]
 80016fa:	4a47      	ldr	r2, [pc, #284]	; (8001818 <HAL_GPIO_Init+0x2ec>)
 80016fc:	4293      	cmp	r3, r2
 80016fe:	d101      	bne.n	8001704 <HAL_GPIO_Init+0x1d8>
 8001700:	2302      	movs	r3, #2
 8001702:	e004      	b.n	800170e <HAL_GPIO_Init+0x1e2>
 8001704:	2303      	movs	r3, #3
 8001706:	e002      	b.n	800170e <HAL_GPIO_Init+0x1e2>
 8001708:	2301      	movs	r3, #1
 800170a:	e000      	b.n	800170e <HAL_GPIO_Init+0x1e2>
 800170c:	2300      	movs	r3, #0
 800170e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8001710:	f002 0203 	and.w	r2, r2, #3
 8001714:	0092      	lsls	r2, r2, #2
 8001716:	4093      	lsls	r3, r2
 8001718:	68fa      	ldr	r2, [r7, #12]
 800171a:	4313      	orrs	r3, r2
 800171c:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 800171e:	493b      	ldr	r1, [pc, #236]	; (800180c <HAL_GPIO_Init+0x2e0>)
 8001720:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001722:	089b      	lsrs	r3, r3, #2
 8001724:	3302      	adds	r3, #2
 8001726:	68fa      	ldr	r2, [r7, #12]
 8001728:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 800172c:	683b      	ldr	r3, [r7, #0]
 800172e:	685b      	ldr	r3, [r3, #4]
 8001730:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8001734:	2b00      	cmp	r3, #0
 8001736:	d006      	beq.n	8001746 <HAL_GPIO_Init+0x21a>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8001738:	4b38      	ldr	r3, [pc, #224]	; (800181c <HAL_GPIO_Init+0x2f0>)
 800173a:	689a      	ldr	r2, [r3, #8]
 800173c:	4937      	ldr	r1, [pc, #220]	; (800181c <HAL_GPIO_Init+0x2f0>)
 800173e:	69bb      	ldr	r3, [r7, #24]
 8001740:	4313      	orrs	r3, r2
 8001742:	608b      	str	r3, [r1, #8]
 8001744:	e006      	b.n	8001754 <HAL_GPIO_Init+0x228>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8001746:	4b35      	ldr	r3, [pc, #212]	; (800181c <HAL_GPIO_Init+0x2f0>)
 8001748:	689a      	ldr	r2, [r3, #8]
 800174a:	69bb      	ldr	r3, [r7, #24]
 800174c:	43db      	mvns	r3, r3
 800174e:	4933      	ldr	r1, [pc, #204]	; (800181c <HAL_GPIO_Init+0x2f0>)
 8001750:	4013      	ands	r3, r2
 8001752:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8001754:	683b      	ldr	r3, [r7, #0]
 8001756:	685b      	ldr	r3, [r3, #4]
 8001758:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800175c:	2b00      	cmp	r3, #0
 800175e:	d006      	beq.n	800176e <HAL_GPIO_Init+0x242>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8001760:	4b2e      	ldr	r3, [pc, #184]	; (800181c <HAL_GPIO_Init+0x2f0>)
 8001762:	68da      	ldr	r2, [r3, #12]
 8001764:	492d      	ldr	r1, [pc, #180]	; (800181c <HAL_GPIO_Init+0x2f0>)
 8001766:	69bb      	ldr	r3, [r7, #24]
 8001768:	4313      	orrs	r3, r2
 800176a:	60cb      	str	r3, [r1, #12]
 800176c:	e006      	b.n	800177c <HAL_GPIO_Init+0x250>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 800176e:	4b2b      	ldr	r3, [pc, #172]	; (800181c <HAL_GPIO_Init+0x2f0>)
 8001770:	68da      	ldr	r2, [r3, #12]
 8001772:	69bb      	ldr	r3, [r7, #24]
 8001774:	43db      	mvns	r3, r3
 8001776:	4929      	ldr	r1, [pc, #164]	; (800181c <HAL_GPIO_Init+0x2f0>)
 8001778:	4013      	ands	r3, r2
 800177a:	60cb      	str	r3, [r1, #12]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 800177c:	683b      	ldr	r3, [r7, #0]
 800177e:	685b      	ldr	r3, [r3, #4]
 8001780:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001784:	2b00      	cmp	r3, #0
 8001786:	d006      	beq.n	8001796 <HAL_GPIO_Init+0x26a>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8001788:	4b24      	ldr	r3, [pc, #144]	; (800181c <HAL_GPIO_Init+0x2f0>)
 800178a:	685a      	ldr	r2, [r3, #4]
 800178c:	4923      	ldr	r1, [pc, #140]	; (800181c <HAL_GPIO_Init+0x2f0>)
 800178e:	69bb      	ldr	r3, [r7, #24]
 8001790:	4313      	orrs	r3, r2
 8001792:	604b      	str	r3, [r1, #4]
 8001794:	e006      	b.n	80017a4 <HAL_GPIO_Init+0x278>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8001796:	4b21      	ldr	r3, [pc, #132]	; (800181c <HAL_GPIO_Init+0x2f0>)
 8001798:	685a      	ldr	r2, [r3, #4]
 800179a:	69bb      	ldr	r3, [r7, #24]
 800179c:	43db      	mvns	r3, r3
 800179e:	491f      	ldr	r1, [pc, #124]	; (800181c <HAL_GPIO_Init+0x2f0>)
 80017a0:	4013      	ands	r3, r2
 80017a2:	604b      	str	r3, [r1, #4]
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 80017a4:	683b      	ldr	r3, [r7, #0]
 80017a6:	685b      	ldr	r3, [r3, #4]
 80017a8:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80017ac:	2b00      	cmp	r3, #0
 80017ae:	d006      	beq.n	80017be <HAL_GPIO_Init+0x292>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 80017b0:	4b1a      	ldr	r3, [pc, #104]	; (800181c <HAL_GPIO_Init+0x2f0>)
 80017b2:	681a      	ldr	r2, [r3, #0]
 80017b4:	4919      	ldr	r1, [pc, #100]	; (800181c <HAL_GPIO_Init+0x2f0>)
 80017b6:	69bb      	ldr	r3, [r7, #24]
 80017b8:	4313      	orrs	r3, r2
 80017ba:	600b      	str	r3, [r1, #0]
 80017bc:	e006      	b.n	80017cc <HAL_GPIO_Init+0x2a0>
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 80017be:	4b17      	ldr	r3, [pc, #92]	; (800181c <HAL_GPIO_Init+0x2f0>)
 80017c0:	681a      	ldr	r2, [r3, #0]
 80017c2:	69bb      	ldr	r3, [r7, #24]
 80017c4:	43db      	mvns	r3, r3
 80017c6:	4915      	ldr	r1, [pc, #84]	; (800181c <HAL_GPIO_Init+0x2f0>)
 80017c8:	4013      	ands	r3, r2
 80017ca:	600b      	str	r3, [r1, #0]
        }
      }
    }

	position++;
 80017cc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80017ce:	3301      	adds	r3, #1
 80017d0:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80017d2:	683b      	ldr	r3, [r7, #0]
 80017d4:	681a      	ldr	r2, [r3, #0]
 80017d6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80017d8:	fa22 f303 	lsr.w	r3, r2, r3
 80017dc:	2b00      	cmp	r3, #0
 80017de:	f47f aeaf 	bne.w	8001540 <HAL_GPIO_Init+0x14>
  }
}
 80017e2:	bf00      	nop
 80017e4:	bf00      	nop
 80017e6:	372c      	adds	r7, #44	; 0x2c
 80017e8:	46bd      	mov	sp, r7
 80017ea:	bc80      	pop	{r7}
 80017ec:	4770      	bx	lr
 80017ee:	bf00      	nop
 80017f0:	10320000 	.word	0x10320000
 80017f4:	10310000 	.word	0x10310000
 80017f8:	10220000 	.word	0x10220000
 80017fc:	10210000 	.word	0x10210000
 8001800:	10120000 	.word	0x10120000
 8001804:	10110000 	.word	0x10110000
 8001808:	40021000 	.word	0x40021000
 800180c:	40010000 	.word	0x40010000
 8001810:	40010800 	.word	0x40010800
 8001814:	40010c00 	.word	0x40010c00
 8001818:	40011000 	.word	0x40011000
 800181c:	40010400 	.word	0x40010400

08001820 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001820:	b480      	push	{r7}
 8001822:	b083      	sub	sp, #12
 8001824:	af00      	add	r7, sp, #0
 8001826:	6078      	str	r0, [r7, #4]
 8001828:	460b      	mov	r3, r1
 800182a:	807b      	strh	r3, [r7, #2]
 800182c:	4613      	mov	r3, r2
 800182e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8001830:	787b      	ldrb	r3, [r7, #1]
 8001832:	2b00      	cmp	r3, #0
 8001834:	d003      	beq.n	800183e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8001836:	887a      	ldrh	r2, [r7, #2]
 8001838:	687b      	ldr	r3, [r7, #4]
 800183a:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 800183c:	e003      	b.n	8001846 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 800183e:	887b      	ldrh	r3, [r7, #2]
 8001840:	041a      	lsls	r2, r3, #16
 8001842:	687b      	ldr	r3, [r7, #4]
 8001844:	611a      	str	r2, [r3, #16]
}
 8001846:	bf00      	nop
 8001848:	370c      	adds	r7, #12
 800184a:	46bd      	mov	sp, r7
 800184c:	bc80      	pop	{r7}
 800184e:	4770      	bx	lr

08001850 <HAL_GPIO_TogglePin>:
  * @param  GPIOx: where x can be (A..G depending on device used) to select the GPIO peripheral
  * @param  GPIO_Pin: Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8001850:	b480      	push	{r7}
 8001852:	b085      	sub	sp, #20
 8001854:	af00      	add	r7, sp, #0
 8001856:	6078      	str	r0, [r7, #4]
 8001858:	460b      	mov	r3, r1
 800185a:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 800185c:	687b      	ldr	r3, [r7, #4]
 800185e:	68db      	ldr	r3, [r3, #12]
 8001860:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8001862:	887a      	ldrh	r2, [r7, #2]
 8001864:	68fb      	ldr	r3, [r7, #12]
 8001866:	4013      	ands	r3, r2
 8001868:	041a      	lsls	r2, r3, #16
 800186a:	68fb      	ldr	r3, [r7, #12]
 800186c:	43d9      	mvns	r1, r3
 800186e:	887b      	ldrh	r3, [r7, #2]
 8001870:	400b      	ands	r3, r1
 8001872:	431a      	orrs	r2, r3
 8001874:	687b      	ldr	r3, [r7, #4]
 8001876:	611a      	str	r2, [r3, #16]
}
 8001878:	bf00      	nop
 800187a:	3714      	adds	r7, #20
 800187c:	46bd      	mov	sp, r7
 800187e:	bc80      	pop	{r7}
 8001880:	4770      	bx	lr
	...

08001884 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001884:	b580      	push	{r7, lr}
 8001886:	b086      	sub	sp, #24
 8001888:	af00      	add	r7, sp, #0
 800188a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 800188c:	687b      	ldr	r3, [r7, #4]
 800188e:	2b00      	cmp	r3, #0
 8001890:	d101      	bne.n	8001896 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8001892:	2301      	movs	r3, #1
 8001894:	e26c      	b.n	8001d70 <HAL_RCC_OscConfig+0x4ec>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001896:	687b      	ldr	r3, [r7, #4]
 8001898:	681b      	ldr	r3, [r3, #0]
 800189a:	f003 0301 	and.w	r3, r3, #1
 800189e:	2b00      	cmp	r3, #0
 80018a0:	f000 8087 	beq.w	80019b2 <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 80018a4:	4b92      	ldr	r3, [pc, #584]	; (8001af0 <HAL_RCC_OscConfig+0x26c>)
 80018a6:	685b      	ldr	r3, [r3, #4]
 80018a8:	f003 030c 	and.w	r3, r3, #12
 80018ac:	2b04      	cmp	r3, #4
 80018ae:	d00c      	beq.n	80018ca <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 80018b0:	4b8f      	ldr	r3, [pc, #572]	; (8001af0 <HAL_RCC_OscConfig+0x26c>)
 80018b2:	685b      	ldr	r3, [r3, #4]
 80018b4:	f003 030c 	and.w	r3, r3, #12
 80018b8:	2b08      	cmp	r3, #8
 80018ba:	d112      	bne.n	80018e2 <HAL_RCC_OscConfig+0x5e>
 80018bc:	4b8c      	ldr	r3, [pc, #560]	; (8001af0 <HAL_RCC_OscConfig+0x26c>)
 80018be:	685b      	ldr	r3, [r3, #4]
 80018c0:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80018c4:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80018c8:	d10b      	bne.n	80018e2 <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80018ca:	4b89      	ldr	r3, [pc, #548]	; (8001af0 <HAL_RCC_OscConfig+0x26c>)
 80018cc:	681b      	ldr	r3, [r3, #0]
 80018ce:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80018d2:	2b00      	cmp	r3, #0
 80018d4:	d06c      	beq.n	80019b0 <HAL_RCC_OscConfig+0x12c>
 80018d6:	687b      	ldr	r3, [r7, #4]
 80018d8:	685b      	ldr	r3, [r3, #4]
 80018da:	2b00      	cmp	r3, #0
 80018dc:	d168      	bne.n	80019b0 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 80018de:	2301      	movs	r3, #1
 80018e0:	e246      	b.n	8001d70 <HAL_RCC_OscConfig+0x4ec>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80018e2:	687b      	ldr	r3, [r7, #4]
 80018e4:	685b      	ldr	r3, [r3, #4]
 80018e6:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80018ea:	d106      	bne.n	80018fa <HAL_RCC_OscConfig+0x76>
 80018ec:	4b80      	ldr	r3, [pc, #512]	; (8001af0 <HAL_RCC_OscConfig+0x26c>)
 80018ee:	681b      	ldr	r3, [r3, #0]
 80018f0:	4a7f      	ldr	r2, [pc, #508]	; (8001af0 <HAL_RCC_OscConfig+0x26c>)
 80018f2:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80018f6:	6013      	str	r3, [r2, #0]
 80018f8:	e02e      	b.n	8001958 <HAL_RCC_OscConfig+0xd4>
 80018fa:	687b      	ldr	r3, [r7, #4]
 80018fc:	685b      	ldr	r3, [r3, #4]
 80018fe:	2b00      	cmp	r3, #0
 8001900:	d10c      	bne.n	800191c <HAL_RCC_OscConfig+0x98>
 8001902:	4b7b      	ldr	r3, [pc, #492]	; (8001af0 <HAL_RCC_OscConfig+0x26c>)
 8001904:	681b      	ldr	r3, [r3, #0]
 8001906:	4a7a      	ldr	r2, [pc, #488]	; (8001af0 <HAL_RCC_OscConfig+0x26c>)
 8001908:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800190c:	6013      	str	r3, [r2, #0]
 800190e:	4b78      	ldr	r3, [pc, #480]	; (8001af0 <HAL_RCC_OscConfig+0x26c>)
 8001910:	681b      	ldr	r3, [r3, #0]
 8001912:	4a77      	ldr	r2, [pc, #476]	; (8001af0 <HAL_RCC_OscConfig+0x26c>)
 8001914:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001918:	6013      	str	r3, [r2, #0]
 800191a:	e01d      	b.n	8001958 <HAL_RCC_OscConfig+0xd4>
 800191c:	687b      	ldr	r3, [r7, #4]
 800191e:	685b      	ldr	r3, [r3, #4]
 8001920:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8001924:	d10c      	bne.n	8001940 <HAL_RCC_OscConfig+0xbc>
 8001926:	4b72      	ldr	r3, [pc, #456]	; (8001af0 <HAL_RCC_OscConfig+0x26c>)
 8001928:	681b      	ldr	r3, [r3, #0]
 800192a:	4a71      	ldr	r2, [pc, #452]	; (8001af0 <HAL_RCC_OscConfig+0x26c>)
 800192c:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001930:	6013      	str	r3, [r2, #0]
 8001932:	4b6f      	ldr	r3, [pc, #444]	; (8001af0 <HAL_RCC_OscConfig+0x26c>)
 8001934:	681b      	ldr	r3, [r3, #0]
 8001936:	4a6e      	ldr	r2, [pc, #440]	; (8001af0 <HAL_RCC_OscConfig+0x26c>)
 8001938:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800193c:	6013      	str	r3, [r2, #0]
 800193e:	e00b      	b.n	8001958 <HAL_RCC_OscConfig+0xd4>
 8001940:	4b6b      	ldr	r3, [pc, #428]	; (8001af0 <HAL_RCC_OscConfig+0x26c>)
 8001942:	681b      	ldr	r3, [r3, #0]
 8001944:	4a6a      	ldr	r2, [pc, #424]	; (8001af0 <HAL_RCC_OscConfig+0x26c>)
 8001946:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800194a:	6013      	str	r3, [r2, #0]
 800194c:	4b68      	ldr	r3, [pc, #416]	; (8001af0 <HAL_RCC_OscConfig+0x26c>)
 800194e:	681b      	ldr	r3, [r3, #0]
 8001950:	4a67      	ldr	r2, [pc, #412]	; (8001af0 <HAL_RCC_OscConfig+0x26c>)
 8001952:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001956:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8001958:	687b      	ldr	r3, [r7, #4]
 800195a:	685b      	ldr	r3, [r3, #4]
 800195c:	2b00      	cmp	r3, #0
 800195e:	d013      	beq.n	8001988 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001960:	f7ff fccc 	bl	80012fc <HAL_GetTick>
 8001964:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001966:	e008      	b.n	800197a <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001968:	f7ff fcc8 	bl	80012fc <HAL_GetTick>
 800196c:	4602      	mov	r2, r0
 800196e:	693b      	ldr	r3, [r7, #16]
 8001970:	1ad3      	subs	r3, r2, r3
 8001972:	2b64      	cmp	r3, #100	; 0x64
 8001974:	d901      	bls.n	800197a <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8001976:	2303      	movs	r3, #3
 8001978:	e1fa      	b.n	8001d70 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800197a:	4b5d      	ldr	r3, [pc, #372]	; (8001af0 <HAL_RCC_OscConfig+0x26c>)
 800197c:	681b      	ldr	r3, [r3, #0]
 800197e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001982:	2b00      	cmp	r3, #0
 8001984:	d0f0      	beq.n	8001968 <HAL_RCC_OscConfig+0xe4>
 8001986:	e014      	b.n	80019b2 <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001988:	f7ff fcb8 	bl	80012fc <HAL_GetTick>
 800198c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800198e:	e008      	b.n	80019a2 <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001990:	f7ff fcb4 	bl	80012fc <HAL_GetTick>
 8001994:	4602      	mov	r2, r0
 8001996:	693b      	ldr	r3, [r7, #16]
 8001998:	1ad3      	subs	r3, r2, r3
 800199a:	2b64      	cmp	r3, #100	; 0x64
 800199c:	d901      	bls.n	80019a2 <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 800199e:	2303      	movs	r3, #3
 80019a0:	e1e6      	b.n	8001d70 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80019a2:	4b53      	ldr	r3, [pc, #332]	; (8001af0 <HAL_RCC_OscConfig+0x26c>)
 80019a4:	681b      	ldr	r3, [r3, #0]
 80019a6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80019aa:	2b00      	cmp	r3, #0
 80019ac:	d1f0      	bne.n	8001990 <HAL_RCC_OscConfig+0x10c>
 80019ae:	e000      	b.n	80019b2 <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80019b0:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80019b2:	687b      	ldr	r3, [r7, #4]
 80019b4:	681b      	ldr	r3, [r3, #0]
 80019b6:	f003 0302 	and.w	r3, r3, #2
 80019ba:	2b00      	cmp	r3, #0
 80019bc:	d063      	beq.n	8001a86 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 80019be:	4b4c      	ldr	r3, [pc, #304]	; (8001af0 <HAL_RCC_OscConfig+0x26c>)
 80019c0:	685b      	ldr	r3, [r3, #4]
 80019c2:	f003 030c 	and.w	r3, r3, #12
 80019c6:	2b00      	cmp	r3, #0
 80019c8:	d00b      	beq.n	80019e2 <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 80019ca:	4b49      	ldr	r3, [pc, #292]	; (8001af0 <HAL_RCC_OscConfig+0x26c>)
 80019cc:	685b      	ldr	r3, [r3, #4]
 80019ce:	f003 030c 	and.w	r3, r3, #12
 80019d2:	2b08      	cmp	r3, #8
 80019d4:	d11c      	bne.n	8001a10 <HAL_RCC_OscConfig+0x18c>
 80019d6:	4b46      	ldr	r3, [pc, #280]	; (8001af0 <HAL_RCC_OscConfig+0x26c>)
 80019d8:	685b      	ldr	r3, [r3, #4]
 80019da:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80019de:	2b00      	cmp	r3, #0
 80019e0:	d116      	bne.n	8001a10 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80019e2:	4b43      	ldr	r3, [pc, #268]	; (8001af0 <HAL_RCC_OscConfig+0x26c>)
 80019e4:	681b      	ldr	r3, [r3, #0]
 80019e6:	f003 0302 	and.w	r3, r3, #2
 80019ea:	2b00      	cmp	r3, #0
 80019ec:	d005      	beq.n	80019fa <HAL_RCC_OscConfig+0x176>
 80019ee:	687b      	ldr	r3, [r7, #4]
 80019f0:	691b      	ldr	r3, [r3, #16]
 80019f2:	2b01      	cmp	r3, #1
 80019f4:	d001      	beq.n	80019fa <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 80019f6:	2301      	movs	r3, #1
 80019f8:	e1ba      	b.n	8001d70 <HAL_RCC_OscConfig+0x4ec>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80019fa:	4b3d      	ldr	r3, [pc, #244]	; (8001af0 <HAL_RCC_OscConfig+0x26c>)
 80019fc:	681b      	ldr	r3, [r3, #0]
 80019fe:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8001a02:	687b      	ldr	r3, [r7, #4]
 8001a04:	695b      	ldr	r3, [r3, #20]
 8001a06:	00db      	lsls	r3, r3, #3
 8001a08:	4939      	ldr	r1, [pc, #228]	; (8001af0 <HAL_RCC_OscConfig+0x26c>)
 8001a0a:	4313      	orrs	r3, r2
 8001a0c:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001a0e:	e03a      	b.n	8001a86 <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8001a10:	687b      	ldr	r3, [r7, #4]
 8001a12:	691b      	ldr	r3, [r3, #16]
 8001a14:	2b00      	cmp	r3, #0
 8001a16:	d020      	beq.n	8001a5a <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8001a18:	4b36      	ldr	r3, [pc, #216]	; (8001af4 <HAL_RCC_OscConfig+0x270>)
 8001a1a:	2201      	movs	r2, #1
 8001a1c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001a1e:	f7ff fc6d 	bl	80012fc <HAL_GetTick>
 8001a22:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001a24:	e008      	b.n	8001a38 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001a26:	f7ff fc69 	bl	80012fc <HAL_GetTick>
 8001a2a:	4602      	mov	r2, r0
 8001a2c:	693b      	ldr	r3, [r7, #16]
 8001a2e:	1ad3      	subs	r3, r2, r3
 8001a30:	2b02      	cmp	r3, #2
 8001a32:	d901      	bls.n	8001a38 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8001a34:	2303      	movs	r3, #3
 8001a36:	e19b      	b.n	8001d70 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001a38:	4b2d      	ldr	r3, [pc, #180]	; (8001af0 <HAL_RCC_OscConfig+0x26c>)
 8001a3a:	681b      	ldr	r3, [r3, #0]
 8001a3c:	f003 0302 	and.w	r3, r3, #2
 8001a40:	2b00      	cmp	r3, #0
 8001a42:	d0f0      	beq.n	8001a26 <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001a44:	4b2a      	ldr	r3, [pc, #168]	; (8001af0 <HAL_RCC_OscConfig+0x26c>)
 8001a46:	681b      	ldr	r3, [r3, #0]
 8001a48:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8001a4c:	687b      	ldr	r3, [r7, #4]
 8001a4e:	695b      	ldr	r3, [r3, #20]
 8001a50:	00db      	lsls	r3, r3, #3
 8001a52:	4927      	ldr	r1, [pc, #156]	; (8001af0 <HAL_RCC_OscConfig+0x26c>)
 8001a54:	4313      	orrs	r3, r2
 8001a56:	600b      	str	r3, [r1, #0]
 8001a58:	e015      	b.n	8001a86 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001a5a:	4b26      	ldr	r3, [pc, #152]	; (8001af4 <HAL_RCC_OscConfig+0x270>)
 8001a5c:	2200      	movs	r2, #0
 8001a5e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001a60:	f7ff fc4c 	bl	80012fc <HAL_GetTick>
 8001a64:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001a66:	e008      	b.n	8001a7a <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001a68:	f7ff fc48 	bl	80012fc <HAL_GetTick>
 8001a6c:	4602      	mov	r2, r0
 8001a6e:	693b      	ldr	r3, [r7, #16]
 8001a70:	1ad3      	subs	r3, r2, r3
 8001a72:	2b02      	cmp	r3, #2
 8001a74:	d901      	bls.n	8001a7a <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 8001a76:	2303      	movs	r3, #3
 8001a78:	e17a      	b.n	8001d70 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001a7a:	4b1d      	ldr	r3, [pc, #116]	; (8001af0 <HAL_RCC_OscConfig+0x26c>)
 8001a7c:	681b      	ldr	r3, [r3, #0]
 8001a7e:	f003 0302 	and.w	r3, r3, #2
 8001a82:	2b00      	cmp	r3, #0
 8001a84:	d1f0      	bne.n	8001a68 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001a86:	687b      	ldr	r3, [r7, #4]
 8001a88:	681b      	ldr	r3, [r3, #0]
 8001a8a:	f003 0308 	and.w	r3, r3, #8
 8001a8e:	2b00      	cmp	r3, #0
 8001a90:	d03a      	beq.n	8001b08 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8001a92:	687b      	ldr	r3, [r7, #4]
 8001a94:	699b      	ldr	r3, [r3, #24]
 8001a96:	2b00      	cmp	r3, #0
 8001a98:	d019      	beq.n	8001ace <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001a9a:	4b17      	ldr	r3, [pc, #92]	; (8001af8 <HAL_RCC_OscConfig+0x274>)
 8001a9c:	2201      	movs	r2, #1
 8001a9e:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001aa0:	f7ff fc2c 	bl	80012fc <HAL_GetTick>
 8001aa4:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001aa6:	e008      	b.n	8001aba <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001aa8:	f7ff fc28 	bl	80012fc <HAL_GetTick>
 8001aac:	4602      	mov	r2, r0
 8001aae:	693b      	ldr	r3, [r7, #16]
 8001ab0:	1ad3      	subs	r3, r2, r3
 8001ab2:	2b02      	cmp	r3, #2
 8001ab4:	d901      	bls.n	8001aba <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 8001ab6:	2303      	movs	r3, #3
 8001ab8:	e15a      	b.n	8001d70 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001aba:	4b0d      	ldr	r3, [pc, #52]	; (8001af0 <HAL_RCC_OscConfig+0x26c>)
 8001abc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001abe:	f003 0302 	and.w	r3, r3, #2
 8001ac2:	2b00      	cmp	r3, #0
 8001ac4:	d0f0      	beq.n	8001aa8 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 8001ac6:	2001      	movs	r0, #1
 8001ac8:	f000 fa9a 	bl	8002000 <RCC_Delay>
 8001acc:	e01c      	b.n	8001b08 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001ace:	4b0a      	ldr	r3, [pc, #40]	; (8001af8 <HAL_RCC_OscConfig+0x274>)
 8001ad0:	2200      	movs	r2, #0
 8001ad2:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001ad4:	f7ff fc12 	bl	80012fc <HAL_GetTick>
 8001ad8:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001ada:	e00f      	b.n	8001afc <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001adc:	f7ff fc0e 	bl	80012fc <HAL_GetTick>
 8001ae0:	4602      	mov	r2, r0
 8001ae2:	693b      	ldr	r3, [r7, #16]
 8001ae4:	1ad3      	subs	r3, r2, r3
 8001ae6:	2b02      	cmp	r3, #2
 8001ae8:	d908      	bls.n	8001afc <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 8001aea:	2303      	movs	r3, #3
 8001aec:	e140      	b.n	8001d70 <HAL_RCC_OscConfig+0x4ec>
 8001aee:	bf00      	nop
 8001af0:	40021000 	.word	0x40021000
 8001af4:	42420000 	.word	0x42420000
 8001af8:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001afc:	4b9e      	ldr	r3, [pc, #632]	; (8001d78 <HAL_RCC_OscConfig+0x4f4>)
 8001afe:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001b00:	f003 0302 	and.w	r3, r3, #2
 8001b04:	2b00      	cmp	r3, #0
 8001b06:	d1e9      	bne.n	8001adc <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001b08:	687b      	ldr	r3, [r7, #4]
 8001b0a:	681b      	ldr	r3, [r3, #0]
 8001b0c:	f003 0304 	and.w	r3, r3, #4
 8001b10:	2b00      	cmp	r3, #0
 8001b12:	f000 80a6 	beq.w	8001c62 <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 8001b16:	2300      	movs	r3, #0
 8001b18:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001b1a:	4b97      	ldr	r3, [pc, #604]	; (8001d78 <HAL_RCC_OscConfig+0x4f4>)
 8001b1c:	69db      	ldr	r3, [r3, #28]
 8001b1e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001b22:	2b00      	cmp	r3, #0
 8001b24:	d10d      	bne.n	8001b42 <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001b26:	4b94      	ldr	r3, [pc, #592]	; (8001d78 <HAL_RCC_OscConfig+0x4f4>)
 8001b28:	69db      	ldr	r3, [r3, #28]
 8001b2a:	4a93      	ldr	r2, [pc, #588]	; (8001d78 <HAL_RCC_OscConfig+0x4f4>)
 8001b2c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001b30:	61d3      	str	r3, [r2, #28]
 8001b32:	4b91      	ldr	r3, [pc, #580]	; (8001d78 <HAL_RCC_OscConfig+0x4f4>)
 8001b34:	69db      	ldr	r3, [r3, #28]
 8001b36:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001b3a:	60bb      	str	r3, [r7, #8]
 8001b3c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8001b3e:	2301      	movs	r3, #1
 8001b40:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001b42:	4b8e      	ldr	r3, [pc, #568]	; (8001d7c <HAL_RCC_OscConfig+0x4f8>)
 8001b44:	681b      	ldr	r3, [r3, #0]
 8001b46:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001b4a:	2b00      	cmp	r3, #0
 8001b4c:	d118      	bne.n	8001b80 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8001b4e:	4b8b      	ldr	r3, [pc, #556]	; (8001d7c <HAL_RCC_OscConfig+0x4f8>)
 8001b50:	681b      	ldr	r3, [r3, #0]
 8001b52:	4a8a      	ldr	r2, [pc, #552]	; (8001d7c <HAL_RCC_OscConfig+0x4f8>)
 8001b54:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001b58:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001b5a:	f7ff fbcf 	bl	80012fc <HAL_GetTick>
 8001b5e:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001b60:	e008      	b.n	8001b74 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001b62:	f7ff fbcb 	bl	80012fc <HAL_GetTick>
 8001b66:	4602      	mov	r2, r0
 8001b68:	693b      	ldr	r3, [r7, #16]
 8001b6a:	1ad3      	subs	r3, r2, r3
 8001b6c:	2b64      	cmp	r3, #100	; 0x64
 8001b6e:	d901      	bls.n	8001b74 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8001b70:	2303      	movs	r3, #3
 8001b72:	e0fd      	b.n	8001d70 <HAL_RCC_OscConfig+0x4ec>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001b74:	4b81      	ldr	r3, [pc, #516]	; (8001d7c <HAL_RCC_OscConfig+0x4f8>)
 8001b76:	681b      	ldr	r3, [r3, #0]
 8001b78:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001b7c:	2b00      	cmp	r3, #0
 8001b7e:	d0f0      	beq.n	8001b62 <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001b80:	687b      	ldr	r3, [r7, #4]
 8001b82:	68db      	ldr	r3, [r3, #12]
 8001b84:	2b01      	cmp	r3, #1
 8001b86:	d106      	bne.n	8001b96 <HAL_RCC_OscConfig+0x312>
 8001b88:	4b7b      	ldr	r3, [pc, #492]	; (8001d78 <HAL_RCC_OscConfig+0x4f4>)
 8001b8a:	6a1b      	ldr	r3, [r3, #32]
 8001b8c:	4a7a      	ldr	r2, [pc, #488]	; (8001d78 <HAL_RCC_OscConfig+0x4f4>)
 8001b8e:	f043 0301 	orr.w	r3, r3, #1
 8001b92:	6213      	str	r3, [r2, #32]
 8001b94:	e02d      	b.n	8001bf2 <HAL_RCC_OscConfig+0x36e>
 8001b96:	687b      	ldr	r3, [r7, #4]
 8001b98:	68db      	ldr	r3, [r3, #12]
 8001b9a:	2b00      	cmp	r3, #0
 8001b9c:	d10c      	bne.n	8001bb8 <HAL_RCC_OscConfig+0x334>
 8001b9e:	4b76      	ldr	r3, [pc, #472]	; (8001d78 <HAL_RCC_OscConfig+0x4f4>)
 8001ba0:	6a1b      	ldr	r3, [r3, #32]
 8001ba2:	4a75      	ldr	r2, [pc, #468]	; (8001d78 <HAL_RCC_OscConfig+0x4f4>)
 8001ba4:	f023 0301 	bic.w	r3, r3, #1
 8001ba8:	6213      	str	r3, [r2, #32]
 8001baa:	4b73      	ldr	r3, [pc, #460]	; (8001d78 <HAL_RCC_OscConfig+0x4f4>)
 8001bac:	6a1b      	ldr	r3, [r3, #32]
 8001bae:	4a72      	ldr	r2, [pc, #456]	; (8001d78 <HAL_RCC_OscConfig+0x4f4>)
 8001bb0:	f023 0304 	bic.w	r3, r3, #4
 8001bb4:	6213      	str	r3, [r2, #32]
 8001bb6:	e01c      	b.n	8001bf2 <HAL_RCC_OscConfig+0x36e>
 8001bb8:	687b      	ldr	r3, [r7, #4]
 8001bba:	68db      	ldr	r3, [r3, #12]
 8001bbc:	2b05      	cmp	r3, #5
 8001bbe:	d10c      	bne.n	8001bda <HAL_RCC_OscConfig+0x356>
 8001bc0:	4b6d      	ldr	r3, [pc, #436]	; (8001d78 <HAL_RCC_OscConfig+0x4f4>)
 8001bc2:	6a1b      	ldr	r3, [r3, #32]
 8001bc4:	4a6c      	ldr	r2, [pc, #432]	; (8001d78 <HAL_RCC_OscConfig+0x4f4>)
 8001bc6:	f043 0304 	orr.w	r3, r3, #4
 8001bca:	6213      	str	r3, [r2, #32]
 8001bcc:	4b6a      	ldr	r3, [pc, #424]	; (8001d78 <HAL_RCC_OscConfig+0x4f4>)
 8001bce:	6a1b      	ldr	r3, [r3, #32]
 8001bd0:	4a69      	ldr	r2, [pc, #420]	; (8001d78 <HAL_RCC_OscConfig+0x4f4>)
 8001bd2:	f043 0301 	orr.w	r3, r3, #1
 8001bd6:	6213      	str	r3, [r2, #32]
 8001bd8:	e00b      	b.n	8001bf2 <HAL_RCC_OscConfig+0x36e>
 8001bda:	4b67      	ldr	r3, [pc, #412]	; (8001d78 <HAL_RCC_OscConfig+0x4f4>)
 8001bdc:	6a1b      	ldr	r3, [r3, #32]
 8001bde:	4a66      	ldr	r2, [pc, #408]	; (8001d78 <HAL_RCC_OscConfig+0x4f4>)
 8001be0:	f023 0301 	bic.w	r3, r3, #1
 8001be4:	6213      	str	r3, [r2, #32]
 8001be6:	4b64      	ldr	r3, [pc, #400]	; (8001d78 <HAL_RCC_OscConfig+0x4f4>)
 8001be8:	6a1b      	ldr	r3, [r3, #32]
 8001bea:	4a63      	ldr	r2, [pc, #396]	; (8001d78 <HAL_RCC_OscConfig+0x4f4>)
 8001bec:	f023 0304 	bic.w	r3, r3, #4
 8001bf0:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8001bf2:	687b      	ldr	r3, [r7, #4]
 8001bf4:	68db      	ldr	r3, [r3, #12]
 8001bf6:	2b00      	cmp	r3, #0
 8001bf8:	d015      	beq.n	8001c26 <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001bfa:	f7ff fb7f 	bl	80012fc <HAL_GetTick>
 8001bfe:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001c00:	e00a      	b.n	8001c18 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001c02:	f7ff fb7b 	bl	80012fc <HAL_GetTick>
 8001c06:	4602      	mov	r2, r0
 8001c08:	693b      	ldr	r3, [r7, #16]
 8001c0a:	1ad3      	subs	r3, r2, r3
 8001c0c:	f241 3288 	movw	r2, #5000	; 0x1388
 8001c10:	4293      	cmp	r3, r2
 8001c12:	d901      	bls.n	8001c18 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8001c14:	2303      	movs	r3, #3
 8001c16:	e0ab      	b.n	8001d70 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001c18:	4b57      	ldr	r3, [pc, #348]	; (8001d78 <HAL_RCC_OscConfig+0x4f4>)
 8001c1a:	6a1b      	ldr	r3, [r3, #32]
 8001c1c:	f003 0302 	and.w	r3, r3, #2
 8001c20:	2b00      	cmp	r3, #0
 8001c22:	d0ee      	beq.n	8001c02 <HAL_RCC_OscConfig+0x37e>
 8001c24:	e014      	b.n	8001c50 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001c26:	f7ff fb69 	bl	80012fc <HAL_GetTick>
 8001c2a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001c2c:	e00a      	b.n	8001c44 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001c2e:	f7ff fb65 	bl	80012fc <HAL_GetTick>
 8001c32:	4602      	mov	r2, r0
 8001c34:	693b      	ldr	r3, [r7, #16]
 8001c36:	1ad3      	subs	r3, r2, r3
 8001c38:	f241 3288 	movw	r2, #5000	; 0x1388
 8001c3c:	4293      	cmp	r3, r2
 8001c3e:	d901      	bls.n	8001c44 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8001c40:	2303      	movs	r3, #3
 8001c42:	e095      	b.n	8001d70 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001c44:	4b4c      	ldr	r3, [pc, #304]	; (8001d78 <HAL_RCC_OscConfig+0x4f4>)
 8001c46:	6a1b      	ldr	r3, [r3, #32]
 8001c48:	f003 0302 	and.w	r3, r3, #2
 8001c4c:	2b00      	cmp	r3, #0
 8001c4e:	d1ee      	bne.n	8001c2e <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8001c50:	7dfb      	ldrb	r3, [r7, #23]
 8001c52:	2b01      	cmp	r3, #1
 8001c54:	d105      	bne.n	8001c62 <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001c56:	4b48      	ldr	r3, [pc, #288]	; (8001d78 <HAL_RCC_OscConfig+0x4f4>)
 8001c58:	69db      	ldr	r3, [r3, #28]
 8001c5a:	4a47      	ldr	r2, [pc, #284]	; (8001d78 <HAL_RCC_OscConfig+0x4f4>)
 8001c5c:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8001c60:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8001c62:	687b      	ldr	r3, [r7, #4]
 8001c64:	69db      	ldr	r3, [r3, #28]
 8001c66:	2b00      	cmp	r3, #0
 8001c68:	f000 8081 	beq.w	8001d6e <HAL_RCC_OscConfig+0x4ea>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8001c6c:	4b42      	ldr	r3, [pc, #264]	; (8001d78 <HAL_RCC_OscConfig+0x4f4>)
 8001c6e:	685b      	ldr	r3, [r3, #4]
 8001c70:	f003 030c 	and.w	r3, r3, #12
 8001c74:	2b08      	cmp	r3, #8
 8001c76:	d061      	beq.n	8001d3c <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8001c78:	687b      	ldr	r3, [r7, #4]
 8001c7a:	69db      	ldr	r3, [r3, #28]
 8001c7c:	2b02      	cmp	r3, #2
 8001c7e:	d146      	bne.n	8001d0e <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001c80:	4b3f      	ldr	r3, [pc, #252]	; (8001d80 <HAL_RCC_OscConfig+0x4fc>)
 8001c82:	2200      	movs	r2, #0
 8001c84:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001c86:	f7ff fb39 	bl	80012fc <HAL_GetTick>
 8001c8a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001c8c:	e008      	b.n	8001ca0 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001c8e:	f7ff fb35 	bl	80012fc <HAL_GetTick>
 8001c92:	4602      	mov	r2, r0
 8001c94:	693b      	ldr	r3, [r7, #16]
 8001c96:	1ad3      	subs	r3, r2, r3
 8001c98:	2b02      	cmp	r3, #2
 8001c9a:	d901      	bls.n	8001ca0 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8001c9c:	2303      	movs	r3, #3
 8001c9e:	e067      	b.n	8001d70 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001ca0:	4b35      	ldr	r3, [pc, #212]	; (8001d78 <HAL_RCC_OscConfig+0x4f4>)
 8001ca2:	681b      	ldr	r3, [r3, #0]
 8001ca4:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001ca8:	2b00      	cmp	r3, #0
 8001caa:	d1f0      	bne.n	8001c8e <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8001cac:	687b      	ldr	r3, [r7, #4]
 8001cae:	6a1b      	ldr	r3, [r3, #32]
 8001cb0:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001cb4:	d108      	bne.n	8001cc8 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8001cb6:	4b30      	ldr	r3, [pc, #192]	; (8001d78 <HAL_RCC_OscConfig+0x4f4>)
 8001cb8:	685b      	ldr	r3, [r3, #4]
 8001cba:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 8001cbe:	687b      	ldr	r3, [r7, #4]
 8001cc0:	689b      	ldr	r3, [r3, #8]
 8001cc2:	492d      	ldr	r1, [pc, #180]	; (8001d78 <HAL_RCC_OscConfig+0x4f4>)
 8001cc4:	4313      	orrs	r3, r2
 8001cc6:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8001cc8:	4b2b      	ldr	r3, [pc, #172]	; (8001d78 <HAL_RCC_OscConfig+0x4f4>)
 8001cca:	685b      	ldr	r3, [r3, #4]
 8001ccc:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 8001cd0:	687b      	ldr	r3, [r7, #4]
 8001cd2:	6a19      	ldr	r1, [r3, #32]
 8001cd4:	687b      	ldr	r3, [r7, #4]
 8001cd6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001cd8:	430b      	orrs	r3, r1
 8001cda:	4927      	ldr	r1, [pc, #156]	; (8001d78 <HAL_RCC_OscConfig+0x4f4>)
 8001cdc:	4313      	orrs	r3, r2
 8001cde:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8001ce0:	4b27      	ldr	r3, [pc, #156]	; (8001d80 <HAL_RCC_OscConfig+0x4fc>)
 8001ce2:	2201      	movs	r2, #1
 8001ce4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001ce6:	f7ff fb09 	bl	80012fc <HAL_GetTick>
 8001cea:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8001cec:	e008      	b.n	8001d00 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001cee:	f7ff fb05 	bl	80012fc <HAL_GetTick>
 8001cf2:	4602      	mov	r2, r0
 8001cf4:	693b      	ldr	r3, [r7, #16]
 8001cf6:	1ad3      	subs	r3, r2, r3
 8001cf8:	2b02      	cmp	r3, #2
 8001cfa:	d901      	bls.n	8001d00 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8001cfc:	2303      	movs	r3, #3
 8001cfe:	e037      	b.n	8001d70 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8001d00:	4b1d      	ldr	r3, [pc, #116]	; (8001d78 <HAL_RCC_OscConfig+0x4f4>)
 8001d02:	681b      	ldr	r3, [r3, #0]
 8001d04:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001d08:	2b00      	cmp	r3, #0
 8001d0a:	d0f0      	beq.n	8001cee <HAL_RCC_OscConfig+0x46a>
 8001d0c:	e02f      	b.n	8001d6e <HAL_RCC_OscConfig+0x4ea>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001d0e:	4b1c      	ldr	r3, [pc, #112]	; (8001d80 <HAL_RCC_OscConfig+0x4fc>)
 8001d10:	2200      	movs	r2, #0
 8001d12:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001d14:	f7ff faf2 	bl	80012fc <HAL_GetTick>
 8001d18:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001d1a:	e008      	b.n	8001d2e <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001d1c:	f7ff faee 	bl	80012fc <HAL_GetTick>
 8001d20:	4602      	mov	r2, r0
 8001d22:	693b      	ldr	r3, [r7, #16]
 8001d24:	1ad3      	subs	r3, r2, r3
 8001d26:	2b02      	cmp	r3, #2
 8001d28:	d901      	bls.n	8001d2e <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 8001d2a:	2303      	movs	r3, #3
 8001d2c:	e020      	b.n	8001d70 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001d2e:	4b12      	ldr	r3, [pc, #72]	; (8001d78 <HAL_RCC_OscConfig+0x4f4>)
 8001d30:	681b      	ldr	r3, [r3, #0]
 8001d32:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001d36:	2b00      	cmp	r3, #0
 8001d38:	d1f0      	bne.n	8001d1c <HAL_RCC_OscConfig+0x498>
 8001d3a:	e018      	b.n	8001d6e <HAL_RCC_OscConfig+0x4ea>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8001d3c:	687b      	ldr	r3, [r7, #4]
 8001d3e:	69db      	ldr	r3, [r3, #28]
 8001d40:	2b01      	cmp	r3, #1
 8001d42:	d101      	bne.n	8001d48 <HAL_RCC_OscConfig+0x4c4>
      {
        return HAL_ERROR;
 8001d44:	2301      	movs	r3, #1
 8001d46:	e013      	b.n	8001d70 <HAL_RCC_OscConfig+0x4ec>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8001d48:	4b0b      	ldr	r3, [pc, #44]	; (8001d78 <HAL_RCC_OscConfig+0x4f4>)
 8001d4a:	685b      	ldr	r3, [r3, #4]
 8001d4c:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001d4e:	68fb      	ldr	r3, [r7, #12]
 8001d50:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 8001d54:	687b      	ldr	r3, [r7, #4]
 8001d56:	6a1b      	ldr	r3, [r3, #32]
 8001d58:	429a      	cmp	r2, r3
 8001d5a:	d106      	bne.n	8001d6a <HAL_RCC_OscConfig+0x4e6>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8001d5c:	68fb      	ldr	r3, [r7, #12]
 8001d5e:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 8001d62:	687b      	ldr	r3, [r7, #4]
 8001d64:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001d66:	429a      	cmp	r2, r3
 8001d68:	d001      	beq.n	8001d6e <HAL_RCC_OscConfig+0x4ea>
        {
          return HAL_ERROR;
 8001d6a:	2301      	movs	r3, #1
 8001d6c:	e000      	b.n	8001d70 <HAL_RCC_OscConfig+0x4ec>
        }
      }
    }
  }

  return HAL_OK;
 8001d6e:	2300      	movs	r3, #0
}
 8001d70:	4618      	mov	r0, r3
 8001d72:	3718      	adds	r7, #24
 8001d74:	46bd      	mov	sp, r7
 8001d76:	bd80      	pop	{r7, pc}
 8001d78:	40021000 	.word	0x40021000
 8001d7c:	40007000 	.word	0x40007000
 8001d80:	42420060 	.word	0x42420060

08001d84 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001d84:	b580      	push	{r7, lr}
 8001d86:	b084      	sub	sp, #16
 8001d88:	af00      	add	r7, sp, #0
 8001d8a:	6078      	str	r0, [r7, #4]
 8001d8c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8001d8e:	687b      	ldr	r3, [r7, #4]
 8001d90:	2b00      	cmp	r3, #0
 8001d92:	d101      	bne.n	8001d98 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8001d94:	2301      	movs	r3, #1
 8001d96:	e0d0      	b.n	8001f3a <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8001d98:	4b6a      	ldr	r3, [pc, #424]	; (8001f44 <HAL_RCC_ClockConfig+0x1c0>)
 8001d9a:	681b      	ldr	r3, [r3, #0]
 8001d9c:	f003 0307 	and.w	r3, r3, #7
 8001da0:	683a      	ldr	r2, [r7, #0]
 8001da2:	429a      	cmp	r2, r3
 8001da4:	d910      	bls.n	8001dc8 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001da6:	4b67      	ldr	r3, [pc, #412]	; (8001f44 <HAL_RCC_ClockConfig+0x1c0>)
 8001da8:	681b      	ldr	r3, [r3, #0]
 8001daa:	f023 0207 	bic.w	r2, r3, #7
 8001dae:	4965      	ldr	r1, [pc, #404]	; (8001f44 <HAL_RCC_ClockConfig+0x1c0>)
 8001db0:	683b      	ldr	r3, [r7, #0]
 8001db2:	4313      	orrs	r3, r2
 8001db4:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001db6:	4b63      	ldr	r3, [pc, #396]	; (8001f44 <HAL_RCC_ClockConfig+0x1c0>)
 8001db8:	681b      	ldr	r3, [r3, #0]
 8001dba:	f003 0307 	and.w	r3, r3, #7
 8001dbe:	683a      	ldr	r2, [r7, #0]
 8001dc0:	429a      	cmp	r2, r3
 8001dc2:	d001      	beq.n	8001dc8 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8001dc4:	2301      	movs	r3, #1
 8001dc6:	e0b8      	b.n	8001f3a <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001dc8:	687b      	ldr	r3, [r7, #4]
 8001dca:	681b      	ldr	r3, [r3, #0]
 8001dcc:	f003 0302 	and.w	r3, r3, #2
 8001dd0:	2b00      	cmp	r3, #0
 8001dd2:	d020      	beq.n	8001e16 <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001dd4:	687b      	ldr	r3, [r7, #4]
 8001dd6:	681b      	ldr	r3, [r3, #0]
 8001dd8:	f003 0304 	and.w	r3, r3, #4
 8001ddc:	2b00      	cmp	r3, #0
 8001dde:	d005      	beq.n	8001dec <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8001de0:	4b59      	ldr	r3, [pc, #356]	; (8001f48 <HAL_RCC_ClockConfig+0x1c4>)
 8001de2:	685b      	ldr	r3, [r3, #4]
 8001de4:	4a58      	ldr	r2, [pc, #352]	; (8001f48 <HAL_RCC_ClockConfig+0x1c4>)
 8001de6:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 8001dea:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001dec:	687b      	ldr	r3, [r7, #4]
 8001dee:	681b      	ldr	r3, [r3, #0]
 8001df0:	f003 0308 	and.w	r3, r3, #8
 8001df4:	2b00      	cmp	r3, #0
 8001df6:	d005      	beq.n	8001e04 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8001df8:	4b53      	ldr	r3, [pc, #332]	; (8001f48 <HAL_RCC_ClockConfig+0x1c4>)
 8001dfa:	685b      	ldr	r3, [r3, #4]
 8001dfc:	4a52      	ldr	r2, [pc, #328]	; (8001f48 <HAL_RCC_ClockConfig+0x1c4>)
 8001dfe:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 8001e02:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001e04:	4b50      	ldr	r3, [pc, #320]	; (8001f48 <HAL_RCC_ClockConfig+0x1c4>)
 8001e06:	685b      	ldr	r3, [r3, #4]
 8001e08:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8001e0c:	687b      	ldr	r3, [r7, #4]
 8001e0e:	689b      	ldr	r3, [r3, #8]
 8001e10:	494d      	ldr	r1, [pc, #308]	; (8001f48 <HAL_RCC_ClockConfig+0x1c4>)
 8001e12:	4313      	orrs	r3, r2
 8001e14:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001e16:	687b      	ldr	r3, [r7, #4]
 8001e18:	681b      	ldr	r3, [r3, #0]
 8001e1a:	f003 0301 	and.w	r3, r3, #1
 8001e1e:	2b00      	cmp	r3, #0
 8001e20:	d040      	beq.n	8001ea4 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001e22:	687b      	ldr	r3, [r7, #4]
 8001e24:	685b      	ldr	r3, [r3, #4]
 8001e26:	2b01      	cmp	r3, #1
 8001e28:	d107      	bne.n	8001e3a <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001e2a:	4b47      	ldr	r3, [pc, #284]	; (8001f48 <HAL_RCC_ClockConfig+0x1c4>)
 8001e2c:	681b      	ldr	r3, [r3, #0]
 8001e2e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001e32:	2b00      	cmp	r3, #0
 8001e34:	d115      	bne.n	8001e62 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001e36:	2301      	movs	r3, #1
 8001e38:	e07f      	b.n	8001f3a <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8001e3a:	687b      	ldr	r3, [r7, #4]
 8001e3c:	685b      	ldr	r3, [r3, #4]
 8001e3e:	2b02      	cmp	r3, #2
 8001e40:	d107      	bne.n	8001e52 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001e42:	4b41      	ldr	r3, [pc, #260]	; (8001f48 <HAL_RCC_ClockConfig+0x1c4>)
 8001e44:	681b      	ldr	r3, [r3, #0]
 8001e46:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001e4a:	2b00      	cmp	r3, #0
 8001e4c:	d109      	bne.n	8001e62 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001e4e:	2301      	movs	r3, #1
 8001e50:	e073      	b.n	8001f3a <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001e52:	4b3d      	ldr	r3, [pc, #244]	; (8001f48 <HAL_RCC_ClockConfig+0x1c4>)
 8001e54:	681b      	ldr	r3, [r3, #0]
 8001e56:	f003 0302 	and.w	r3, r3, #2
 8001e5a:	2b00      	cmp	r3, #0
 8001e5c:	d101      	bne.n	8001e62 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001e5e:	2301      	movs	r3, #1
 8001e60:	e06b      	b.n	8001f3a <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8001e62:	4b39      	ldr	r3, [pc, #228]	; (8001f48 <HAL_RCC_ClockConfig+0x1c4>)
 8001e64:	685b      	ldr	r3, [r3, #4]
 8001e66:	f023 0203 	bic.w	r2, r3, #3
 8001e6a:	687b      	ldr	r3, [r7, #4]
 8001e6c:	685b      	ldr	r3, [r3, #4]
 8001e6e:	4936      	ldr	r1, [pc, #216]	; (8001f48 <HAL_RCC_ClockConfig+0x1c4>)
 8001e70:	4313      	orrs	r3, r2
 8001e72:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8001e74:	f7ff fa42 	bl	80012fc <HAL_GetTick>
 8001e78:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001e7a:	e00a      	b.n	8001e92 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001e7c:	f7ff fa3e 	bl	80012fc <HAL_GetTick>
 8001e80:	4602      	mov	r2, r0
 8001e82:	68fb      	ldr	r3, [r7, #12]
 8001e84:	1ad3      	subs	r3, r2, r3
 8001e86:	f241 3288 	movw	r2, #5000	; 0x1388
 8001e8a:	4293      	cmp	r3, r2
 8001e8c:	d901      	bls.n	8001e92 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8001e8e:	2303      	movs	r3, #3
 8001e90:	e053      	b.n	8001f3a <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001e92:	4b2d      	ldr	r3, [pc, #180]	; (8001f48 <HAL_RCC_ClockConfig+0x1c4>)
 8001e94:	685b      	ldr	r3, [r3, #4]
 8001e96:	f003 020c 	and.w	r2, r3, #12
 8001e9a:	687b      	ldr	r3, [r7, #4]
 8001e9c:	685b      	ldr	r3, [r3, #4]
 8001e9e:	009b      	lsls	r3, r3, #2
 8001ea0:	429a      	cmp	r2, r3
 8001ea2:	d1eb      	bne.n	8001e7c <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8001ea4:	4b27      	ldr	r3, [pc, #156]	; (8001f44 <HAL_RCC_ClockConfig+0x1c0>)
 8001ea6:	681b      	ldr	r3, [r3, #0]
 8001ea8:	f003 0307 	and.w	r3, r3, #7
 8001eac:	683a      	ldr	r2, [r7, #0]
 8001eae:	429a      	cmp	r2, r3
 8001eb0:	d210      	bcs.n	8001ed4 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001eb2:	4b24      	ldr	r3, [pc, #144]	; (8001f44 <HAL_RCC_ClockConfig+0x1c0>)
 8001eb4:	681b      	ldr	r3, [r3, #0]
 8001eb6:	f023 0207 	bic.w	r2, r3, #7
 8001eba:	4922      	ldr	r1, [pc, #136]	; (8001f44 <HAL_RCC_ClockConfig+0x1c0>)
 8001ebc:	683b      	ldr	r3, [r7, #0]
 8001ebe:	4313      	orrs	r3, r2
 8001ec0:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001ec2:	4b20      	ldr	r3, [pc, #128]	; (8001f44 <HAL_RCC_ClockConfig+0x1c0>)
 8001ec4:	681b      	ldr	r3, [r3, #0]
 8001ec6:	f003 0307 	and.w	r3, r3, #7
 8001eca:	683a      	ldr	r2, [r7, #0]
 8001ecc:	429a      	cmp	r2, r3
 8001ece:	d001      	beq.n	8001ed4 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8001ed0:	2301      	movs	r3, #1
 8001ed2:	e032      	b.n	8001f3a <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001ed4:	687b      	ldr	r3, [r7, #4]
 8001ed6:	681b      	ldr	r3, [r3, #0]
 8001ed8:	f003 0304 	and.w	r3, r3, #4
 8001edc:	2b00      	cmp	r3, #0
 8001ede:	d008      	beq.n	8001ef2 <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8001ee0:	4b19      	ldr	r3, [pc, #100]	; (8001f48 <HAL_RCC_ClockConfig+0x1c4>)
 8001ee2:	685b      	ldr	r3, [r3, #4]
 8001ee4:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8001ee8:	687b      	ldr	r3, [r7, #4]
 8001eea:	68db      	ldr	r3, [r3, #12]
 8001eec:	4916      	ldr	r1, [pc, #88]	; (8001f48 <HAL_RCC_ClockConfig+0x1c4>)
 8001eee:	4313      	orrs	r3, r2
 8001ef0:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001ef2:	687b      	ldr	r3, [r7, #4]
 8001ef4:	681b      	ldr	r3, [r3, #0]
 8001ef6:	f003 0308 	and.w	r3, r3, #8
 8001efa:	2b00      	cmp	r3, #0
 8001efc:	d009      	beq.n	8001f12 <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8001efe:	4b12      	ldr	r3, [pc, #72]	; (8001f48 <HAL_RCC_ClockConfig+0x1c4>)
 8001f00:	685b      	ldr	r3, [r3, #4]
 8001f02:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8001f06:	687b      	ldr	r3, [r7, #4]
 8001f08:	691b      	ldr	r3, [r3, #16]
 8001f0a:	00db      	lsls	r3, r3, #3
 8001f0c:	490e      	ldr	r1, [pc, #56]	; (8001f48 <HAL_RCC_ClockConfig+0x1c4>)
 8001f0e:	4313      	orrs	r3, r2
 8001f10:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8001f12:	f000 f821 	bl	8001f58 <HAL_RCC_GetSysClockFreq>
 8001f16:	4602      	mov	r2, r0
 8001f18:	4b0b      	ldr	r3, [pc, #44]	; (8001f48 <HAL_RCC_ClockConfig+0x1c4>)
 8001f1a:	685b      	ldr	r3, [r3, #4]
 8001f1c:	091b      	lsrs	r3, r3, #4
 8001f1e:	f003 030f 	and.w	r3, r3, #15
 8001f22:	490a      	ldr	r1, [pc, #40]	; (8001f4c <HAL_RCC_ClockConfig+0x1c8>)
 8001f24:	5ccb      	ldrb	r3, [r1, r3]
 8001f26:	fa22 f303 	lsr.w	r3, r2, r3
 8001f2a:	4a09      	ldr	r2, [pc, #36]	; (8001f50 <HAL_RCC_ClockConfig+0x1cc>)
 8001f2c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8001f2e:	4b09      	ldr	r3, [pc, #36]	; (8001f54 <HAL_RCC_ClockConfig+0x1d0>)
 8001f30:	681b      	ldr	r3, [r3, #0]
 8001f32:	4618      	mov	r0, r3
 8001f34:	f7ff f9a0 	bl	8001278 <HAL_InitTick>

  return HAL_OK;
 8001f38:	2300      	movs	r3, #0
}
 8001f3a:	4618      	mov	r0, r3
 8001f3c:	3710      	adds	r7, #16
 8001f3e:	46bd      	mov	sp, r7
 8001f40:	bd80      	pop	{r7, pc}
 8001f42:	bf00      	nop
 8001f44:	40022000 	.word	0x40022000
 8001f48:	40021000 	.word	0x40021000
 8001f4c:	08002864 	.word	0x08002864
 8001f50:	20000024 	.word	0x20000024
 8001f54:	20000028 	.word	0x20000028

08001f58 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001f58:	b480      	push	{r7}
 8001f5a:	b087      	sub	sp, #28
 8001f5c:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8001f5e:	2300      	movs	r3, #0
 8001f60:	60fb      	str	r3, [r7, #12]
 8001f62:	2300      	movs	r3, #0
 8001f64:	60bb      	str	r3, [r7, #8]
 8001f66:	2300      	movs	r3, #0
 8001f68:	617b      	str	r3, [r7, #20]
 8001f6a:	2300      	movs	r3, #0
 8001f6c:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 8001f6e:	2300      	movs	r3, #0
 8001f70:	613b      	str	r3, [r7, #16]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 8001f72:	4b1e      	ldr	r3, [pc, #120]	; (8001fec <HAL_RCC_GetSysClockFreq+0x94>)
 8001f74:	685b      	ldr	r3, [r3, #4]
 8001f76:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8001f78:	68fb      	ldr	r3, [r7, #12]
 8001f7a:	f003 030c 	and.w	r3, r3, #12
 8001f7e:	2b04      	cmp	r3, #4
 8001f80:	d002      	beq.n	8001f88 <HAL_RCC_GetSysClockFreq+0x30>
 8001f82:	2b08      	cmp	r3, #8
 8001f84:	d003      	beq.n	8001f8e <HAL_RCC_GetSysClockFreq+0x36>
 8001f86:	e027      	b.n	8001fd8 <HAL_RCC_GetSysClockFreq+0x80>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8001f88:	4b19      	ldr	r3, [pc, #100]	; (8001ff0 <HAL_RCC_GetSysClockFreq+0x98>)
 8001f8a:	613b      	str	r3, [r7, #16]
      break;
 8001f8c:	e027      	b.n	8001fde <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8001f8e:	68fb      	ldr	r3, [r7, #12]
 8001f90:	0c9b      	lsrs	r3, r3, #18
 8001f92:	f003 030f 	and.w	r3, r3, #15
 8001f96:	4a17      	ldr	r2, [pc, #92]	; (8001ff4 <HAL_RCC_GetSysClockFreq+0x9c>)
 8001f98:	5cd3      	ldrb	r3, [r2, r3]
 8001f9a:	607b      	str	r3, [r7, #4]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8001f9c:	68fb      	ldr	r3, [r7, #12]
 8001f9e:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001fa2:	2b00      	cmp	r3, #0
 8001fa4:	d010      	beq.n	8001fc8 <HAL_RCC_GetSysClockFreq+0x70>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8001fa6:	4b11      	ldr	r3, [pc, #68]	; (8001fec <HAL_RCC_GetSysClockFreq+0x94>)
 8001fa8:	685b      	ldr	r3, [r3, #4]
 8001faa:	0c5b      	lsrs	r3, r3, #17
 8001fac:	f003 0301 	and.w	r3, r3, #1
 8001fb0:	4a11      	ldr	r2, [pc, #68]	; (8001ff8 <HAL_RCC_GetSysClockFreq+0xa0>)
 8001fb2:	5cd3      	ldrb	r3, [r2, r3]
 8001fb4:	60bb      	str	r3, [r7, #8]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8001fb6:	687b      	ldr	r3, [r7, #4]
 8001fb8:	4a0d      	ldr	r2, [pc, #52]	; (8001ff0 <HAL_RCC_GetSysClockFreq+0x98>)
 8001fba:	fb02 f203 	mul.w	r2, r2, r3
 8001fbe:	68bb      	ldr	r3, [r7, #8]
 8001fc0:	fbb2 f3f3 	udiv	r3, r2, r3
 8001fc4:	617b      	str	r3, [r7, #20]
 8001fc6:	e004      	b.n	8001fd2 <HAL_RCC_GetSysClockFreq+0x7a>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8001fc8:	687b      	ldr	r3, [r7, #4]
 8001fca:	4a0c      	ldr	r2, [pc, #48]	; (8001ffc <HAL_RCC_GetSysClockFreq+0xa4>)
 8001fcc:	fb02 f303 	mul.w	r3, r2, r3
 8001fd0:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllclk;
 8001fd2:	697b      	ldr	r3, [r7, #20]
 8001fd4:	613b      	str	r3, [r7, #16]
      break;
 8001fd6:	e002      	b.n	8001fde <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8001fd8:	4b05      	ldr	r3, [pc, #20]	; (8001ff0 <HAL_RCC_GetSysClockFreq+0x98>)
 8001fda:	613b      	str	r3, [r7, #16]
      break;
 8001fdc:	bf00      	nop
    }
  }
  return sysclockfreq;
 8001fde:	693b      	ldr	r3, [r7, #16]
}
 8001fe0:	4618      	mov	r0, r3
 8001fe2:	371c      	adds	r7, #28
 8001fe4:	46bd      	mov	sp, r7
 8001fe6:	bc80      	pop	{r7}
 8001fe8:	4770      	bx	lr
 8001fea:	bf00      	nop
 8001fec:	40021000 	.word	0x40021000
 8001ff0:	007a1200 	.word	0x007a1200
 8001ff4:	08002874 	.word	0x08002874
 8001ff8:	08002884 	.word	0x08002884
 8001ffc:	003d0900 	.word	0x003d0900

08002000 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8002000:	b480      	push	{r7}
 8002002:	b085      	sub	sp, #20
 8002004:	af00      	add	r7, sp, #0
 8002006:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8002008:	4b0a      	ldr	r3, [pc, #40]	; (8002034 <RCC_Delay+0x34>)
 800200a:	681b      	ldr	r3, [r3, #0]
 800200c:	4a0a      	ldr	r2, [pc, #40]	; (8002038 <RCC_Delay+0x38>)
 800200e:	fba2 2303 	umull	r2, r3, r2, r3
 8002012:	0a5b      	lsrs	r3, r3, #9
 8002014:	687a      	ldr	r2, [r7, #4]
 8002016:	fb02 f303 	mul.w	r3, r2, r3
 800201a:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 800201c:	bf00      	nop
  }
  while (Delay --);
 800201e:	68fb      	ldr	r3, [r7, #12]
 8002020:	1e5a      	subs	r2, r3, #1
 8002022:	60fa      	str	r2, [r7, #12]
 8002024:	2b00      	cmp	r3, #0
 8002026:	d1f9      	bne.n	800201c <RCC_Delay+0x1c>
}
 8002028:	bf00      	nop
 800202a:	bf00      	nop
 800202c:	3714      	adds	r7, #20
 800202e:	46bd      	mov	sp, r7
 8002030:	bc80      	pop	{r7}
 8002032:	4770      	bx	lr
 8002034:	20000024 	.word	0x20000024
 8002038:	10624dd3 	.word	0x10624dd3

0800203c <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 800203c:	b580      	push	{r7, lr}
 800203e:	b082      	sub	sp, #8
 8002040:	af00      	add	r7, sp, #0
 8002042:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8002044:	687b      	ldr	r3, [r7, #4]
 8002046:	2b00      	cmp	r3, #0
 8002048:	d101      	bne.n	800204e <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800204a:	2301      	movs	r3, #1
 800204c:	e041      	b.n	80020d2 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800204e:	687b      	ldr	r3, [r7, #4]
 8002050:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002054:	b2db      	uxtb	r3, r3
 8002056:	2b00      	cmp	r3, #0
 8002058:	d106      	bne.n	8002068 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800205a:	687b      	ldr	r3, [r7, #4]
 800205c:	2200      	movs	r2, #0
 800205e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8002062:	6878      	ldr	r0, [r7, #4]
 8002064:	f7ff f870 	bl	8001148 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002068:	687b      	ldr	r3, [r7, #4]
 800206a:	2202      	movs	r2, #2
 800206c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8002070:	687b      	ldr	r3, [r7, #4]
 8002072:	681a      	ldr	r2, [r3, #0]
 8002074:	687b      	ldr	r3, [r7, #4]
 8002076:	3304      	adds	r3, #4
 8002078:	4619      	mov	r1, r3
 800207a:	4610      	mov	r0, r2
 800207c:	f000 fa56 	bl	800252c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8002080:	687b      	ldr	r3, [r7, #4]
 8002082:	2201      	movs	r2, #1
 8002084:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002088:	687b      	ldr	r3, [r7, #4]
 800208a:	2201      	movs	r2, #1
 800208c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8002090:	687b      	ldr	r3, [r7, #4]
 8002092:	2201      	movs	r2, #1
 8002094:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8002098:	687b      	ldr	r3, [r7, #4]
 800209a:	2201      	movs	r2, #1
 800209c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80020a0:	687b      	ldr	r3, [r7, #4]
 80020a2:	2201      	movs	r2, #1
 80020a4:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80020a8:	687b      	ldr	r3, [r7, #4]
 80020aa:	2201      	movs	r2, #1
 80020ac:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80020b0:	687b      	ldr	r3, [r7, #4]
 80020b2:	2201      	movs	r2, #1
 80020b4:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 80020b8:	687b      	ldr	r3, [r7, #4]
 80020ba:	2201      	movs	r2, #1
 80020bc:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80020c0:	687b      	ldr	r3, [r7, #4]
 80020c2:	2201      	movs	r2, #1
 80020c4:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80020c8:	687b      	ldr	r3, [r7, #4]
 80020ca:	2201      	movs	r2, #1
 80020cc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80020d0:	2300      	movs	r3, #0
}
 80020d2:	4618      	mov	r0, r3
 80020d4:	3708      	adds	r7, #8
 80020d6:	46bd      	mov	sp, r7
 80020d8:	bd80      	pop	{r7, pc}
	...

080020dc <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 80020dc:	b480      	push	{r7}
 80020de:	b085      	sub	sp, #20
 80020e0:	af00      	add	r7, sp, #0
 80020e2:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80020e4:	687b      	ldr	r3, [r7, #4]
 80020e6:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80020ea:	b2db      	uxtb	r3, r3
 80020ec:	2b01      	cmp	r3, #1
 80020ee:	d001      	beq.n	80020f4 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 80020f0:	2301      	movs	r3, #1
 80020f2:	e035      	b.n	8002160 <HAL_TIM_Base_Start_IT+0x84>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80020f4:	687b      	ldr	r3, [r7, #4]
 80020f6:	2202      	movs	r2, #2
 80020f8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 80020fc:	687b      	ldr	r3, [r7, #4]
 80020fe:	681b      	ldr	r3, [r3, #0]
 8002100:	68da      	ldr	r2, [r3, #12]
 8002102:	687b      	ldr	r3, [r7, #4]
 8002104:	681b      	ldr	r3, [r3, #0]
 8002106:	f042 0201 	orr.w	r2, r2, #1
 800210a:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800210c:	687b      	ldr	r3, [r7, #4]
 800210e:	681b      	ldr	r3, [r3, #0]
 8002110:	4a16      	ldr	r2, [pc, #88]	; (800216c <HAL_TIM_Base_Start_IT+0x90>)
 8002112:	4293      	cmp	r3, r2
 8002114:	d009      	beq.n	800212a <HAL_TIM_Base_Start_IT+0x4e>
 8002116:	687b      	ldr	r3, [r7, #4]
 8002118:	681b      	ldr	r3, [r3, #0]
 800211a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800211e:	d004      	beq.n	800212a <HAL_TIM_Base_Start_IT+0x4e>
 8002120:	687b      	ldr	r3, [r7, #4]
 8002122:	681b      	ldr	r3, [r3, #0]
 8002124:	4a12      	ldr	r2, [pc, #72]	; (8002170 <HAL_TIM_Base_Start_IT+0x94>)
 8002126:	4293      	cmp	r3, r2
 8002128:	d111      	bne.n	800214e <HAL_TIM_Base_Start_IT+0x72>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800212a:	687b      	ldr	r3, [r7, #4]
 800212c:	681b      	ldr	r3, [r3, #0]
 800212e:	689b      	ldr	r3, [r3, #8]
 8002130:	f003 0307 	and.w	r3, r3, #7
 8002134:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002136:	68fb      	ldr	r3, [r7, #12]
 8002138:	2b06      	cmp	r3, #6
 800213a:	d010      	beq.n	800215e <HAL_TIM_Base_Start_IT+0x82>
    {
      __HAL_TIM_ENABLE(htim);
 800213c:	687b      	ldr	r3, [r7, #4]
 800213e:	681b      	ldr	r3, [r3, #0]
 8002140:	681a      	ldr	r2, [r3, #0]
 8002142:	687b      	ldr	r3, [r7, #4]
 8002144:	681b      	ldr	r3, [r3, #0]
 8002146:	f042 0201 	orr.w	r2, r2, #1
 800214a:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800214c:	e007      	b.n	800215e <HAL_TIM_Base_Start_IT+0x82>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800214e:	687b      	ldr	r3, [r7, #4]
 8002150:	681b      	ldr	r3, [r3, #0]
 8002152:	681a      	ldr	r2, [r3, #0]
 8002154:	687b      	ldr	r3, [r7, #4]
 8002156:	681b      	ldr	r3, [r3, #0]
 8002158:	f042 0201 	orr.w	r2, r2, #1
 800215c:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 800215e:	2300      	movs	r3, #0
}
 8002160:	4618      	mov	r0, r3
 8002162:	3714      	adds	r7, #20
 8002164:	46bd      	mov	sp, r7
 8002166:	bc80      	pop	{r7}
 8002168:	4770      	bx	lr
 800216a:	bf00      	nop
 800216c:	40012c00 	.word	0x40012c00
 8002170:	40000400 	.word	0x40000400

08002174 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8002174:	b580      	push	{r7, lr}
 8002176:	b084      	sub	sp, #16
 8002178:	af00      	add	r7, sp, #0
 800217a:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 800217c:	687b      	ldr	r3, [r7, #4]
 800217e:	681b      	ldr	r3, [r3, #0]
 8002180:	68db      	ldr	r3, [r3, #12]
 8002182:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8002184:	687b      	ldr	r3, [r7, #4]
 8002186:	681b      	ldr	r3, [r3, #0]
 8002188:	691b      	ldr	r3, [r3, #16]
 800218a:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 800218c:	68bb      	ldr	r3, [r7, #8]
 800218e:	f003 0302 	and.w	r3, r3, #2
 8002192:	2b00      	cmp	r3, #0
 8002194:	d020      	beq.n	80021d8 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8002196:	68fb      	ldr	r3, [r7, #12]
 8002198:	f003 0302 	and.w	r3, r3, #2
 800219c:	2b00      	cmp	r3, #0
 800219e:	d01b      	beq.n	80021d8 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 80021a0:	687b      	ldr	r3, [r7, #4]
 80021a2:	681b      	ldr	r3, [r3, #0]
 80021a4:	f06f 0202 	mvn.w	r2, #2
 80021a8:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80021aa:	687b      	ldr	r3, [r7, #4]
 80021ac:	2201      	movs	r2, #1
 80021ae:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80021b0:	687b      	ldr	r3, [r7, #4]
 80021b2:	681b      	ldr	r3, [r3, #0]
 80021b4:	699b      	ldr	r3, [r3, #24]
 80021b6:	f003 0303 	and.w	r3, r3, #3
 80021ba:	2b00      	cmp	r3, #0
 80021bc:	d003      	beq.n	80021c6 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 80021be:	6878      	ldr	r0, [r7, #4]
 80021c0:	f000 f998 	bl	80024f4 <HAL_TIM_IC_CaptureCallback>
 80021c4:	e005      	b.n	80021d2 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80021c6:	6878      	ldr	r0, [r7, #4]
 80021c8:	f000 f98b 	bl	80024e2 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80021cc:	6878      	ldr	r0, [r7, #4]
 80021ce:	f000 f99a 	bl	8002506 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80021d2:	687b      	ldr	r3, [r7, #4]
 80021d4:	2200      	movs	r2, #0
 80021d6:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 80021d8:	68bb      	ldr	r3, [r7, #8]
 80021da:	f003 0304 	and.w	r3, r3, #4
 80021de:	2b00      	cmp	r3, #0
 80021e0:	d020      	beq.n	8002224 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 80021e2:	68fb      	ldr	r3, [r7, #12]
 80021e4:	f003 0304 	and.w	r3, r3, #4
 80021e8:	2b00      	cmp	r3, #0
 80021ea:	d01b      	beq.n	8002224 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 80021ec:	687b      	ldr	r3, [r7, #4]
 80021ee:	681b      	ldr	r3, [r3, #0]
 80021f0:	f06f 0204 	mvn.w	r2, #4
 80021f4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80021f6:	687b      	ldr	r3, [r7, #4]
 80021f8:	2202      	movs	r2, #2
 80021fa:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80021fc:	687b      	ldr	r3, [r7, #4]
 80021fe:	681b      	ldr	r3, [r3, #0]
 8002200:	699b      	ldr	r3, [r3, #24]
 8002202:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8002206:	2b00      	cmp	r3, #0
 8002208:	d003      	beq.n	8002212 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800220a:	6878      	ldr	r0, [r7, #4]
 800220c:	f000 f972 	bl	80024f4 <HAL_TIM_IC_CaptureCallback>
 8002210:	e005      	b.n	800221e <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002212:	6878      	ldr	r0, [r7, #4]
 8002214:	f000 f965 	bl	80024e2 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002218:	6878      	ldr	r0, [r7, #4]
 800221a:	f000 f974 	bl	8002506 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800221e:	687b      	ldr	r3, [r7, #4]
 8002220:	2200      	movs	r2, #0
 8002222:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8002224:	68bb      	ldr	r3, [r7, #8]
 8002226:	f003 0308 	and.w	r3, r3, #8
 800222a:	2b00      	cmp	r3, #0
 800222c:	d020      	beq.n	8002270 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 800222e:	68fb      	ldr	r3, [r7, #12]
 8002230:	f003 0308 	and.w	r3, r3, #8
 8002234:	2b00      	cmp	r3, #0
 8002236:	d01b      	beq.n	8002270 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8002238:	687b      	ldr	r3, [r7, #4]
 800223a:	681b      	ldr	r3, [r3, #0]
 800223c:	f06f 0208 	mvn.w	r2, #8
 8002240:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8002242:	687b      	ldr	r3, [r7, #4]
 8002244:	2204      	movs	r2, #4
 8002246:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8002248:	687b      	ldr	r3, [r7, #4]
 800224a:	681b      	ldr	r3, [r3, #0]
 800224c:	69db      	ldr	r3, [r3, #28]
 800224e:	f003 0303 	and.w	r3, r3, #3
 8002252:	2b00      	cmp	r3, #0
 8002254:	d003      	beq.n	800225e <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8002256:	6878      	ldr	r0, [r7, #4]
 8002258:	f000 f94c 	bl	80024f4 <HAL_TIM_IC_CaptureCallback>
 800225c:	e005      	b.n	800226a <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800225e:	6878      	ldr	r0, [r7, #4]
 8002260:	f000 f93f 	bl	80024e2 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002264:	6878      	ldr	r0, [r7, #4]
 8002266:	f000 f94e 	bl	8002506 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800226a:	687b      	ldr	r3, [r7, #4]
 800226c:	2200      	movs	r2, #0
 800226e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8002270:	68bb      	ldr	r3, [r7, #8]
 8002272:	f003 0310 	and.w	r3, r3, #16
 8002276:	2b00      	cmp	r3, #0
 8002278:	d020      	beq.n	80022bc <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 800227a:	68fb      	ldr	r3, [r7, #12]
 800227c:	f003 0310 	and.w	r3, r3, #16
 8002280:	2b00      	cmp	r3, #0
 8002282:	d01b      	beq.n	80022bc <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8002284:	687b      	ldr	r3, [r7, #4]
 8002286:	681b      	ldr	r3, [r3, #0]
 8002288:	f06f 0210 	mvn.w	r2, #16
 800228c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800228e:	687b      	ldr	r3, [r7, #4]
 8002290:	2208      	movs	r2, #8
 8002292:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8002294:	687b      	ldr	r3, [r7, #4]
 8002296:	681b      	ldr	r3, [r3, #0]
 8002298:	69db      	ldr	r3, [r3, #28]
 800229a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800229e:	2b00      	cmp	r3, #0
 80022a0:	d003      	beq.n	80022aa <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80022a2:	6878      	ldr	r0, [r7, #4]
 80022a4:	f000 f926 	bl	80024f4 <HAL_TIM_IC_CaptureCallback>
 80022a8:	e005      	b.n	80022b6 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80022aa:	6878      	ldr	r0, [r7, #4]
 80022ac:	f000 f919 	bl	80024e2 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80022b0:	6878      	ldr	r0, [r7, #4]
 80022b2:	f000 f928 	bl	8002506 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80022b6:	687b      	ldr	r3, [r7, #4]
 80022b8:	2200      	movs	r2, #0
 80022ba:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 80022bc:	68bb      	ldr	r3, [r7, #8]
 80022be:	f003 0301 	and.w	r3, r3, #1
 80022c2:	2b00      	cmp	r3, #0
 80022c4:	d00c      	beq.n	80022e0 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 80022c6:	68fb      	ldr	r3, [r7, #12]
 80022c8:	f003 0301 	and.w	r3, r3, #1
 80022cc:	2b00      	cmp	r3, #0
 80022ce:	d007      	beq.n	80022e0 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 80022d0:	687b      	ldr	r3, [r7, #4]
 80022d2:	681b      	ldr	r3, [r3, #0]
 80022d4:	f06f 0201 	mvn.w	r2, #1
 80022d8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 80022da:	6878      	ldr	r0, [r7, #4]
 80022dc:	f7fe fea2 	bl	8001024 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 80022e0:	68bb      	ldr	r3, [r7, #8]
 80022e2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80022e6:	2b00      	cmp	r3, #0
 80022e8:	d00c      	beq.n	8002304 <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 80022ea:	68fb      	ldr	r3, [r7, #12]
 80022ec:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80022f0:	2b00      	cmp	r3, #0
 80022f2:	d007      	beq.n	8002304 <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 80022f4:	687b      	ldr	r3, [r7, #4]
 80022f6:	681b      	ldr	r3, [r3, #0]
 80022f8:	f06f 0280 	mvn.w	r2, #128	; 0x80
 80022fc:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 80022fe:	6878      	ldr	r0, [r7, #4]
 8002300:	f000 fa6f 	bl	80027e2 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8002304:	68bb      	ldr	r3, [r7, #8]
 8002306:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800230a:	2b00      	cmp	r3, #0
 800230c:	d00c      	beq.n	8002328 <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 800230e:	68fb      	ldr	r3, [r7, #12]
 8002310:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002314:	2b00      	cmp	r3, #0
 8002316:	d007      	beq.n	8002328 <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8002318:	687b      	ldr	r3, [r7, #4]
 800231a:	681b      	ldr	r3, [r3, #0]
 800231c:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8002320:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8002322:	6878      	ldr	r0, [r7, #4]
 8002324:	f000 f8f8 	bl	8002518 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8002328:	68bb      	ldr	r3, [r7, #8]
 800232a:	f003 0320 	and.w	r3, r3, #32
 800232e:	2b00      	cmp	r3, #0
 8002330:	d00c      	beq.n	800234c <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8002332:	68fb      	ldr	r3, [r7, #12]
 8002334:	f003 0320 	and.w	r3, r3, #32
 8002338:	2b00      	cmp	r3, #0
 800233a:	d007      	beq.n	800234c <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 800233c:	687b      	ldr	r3, [r7, #4]
 800233e:	681b      	ldr	r3, [r3, #0]
 8002340:	f06f 0220 	mvn.w	r2, #32
 8002344:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8002346:	6878      	ldr	r0, [r7, #4]
 8002348:	f000 fa42 	bl	80027d0 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 800234c:	bf00      	nop
 800234e:	3710      	adds	r7, #16
 8002350:	46bd      	mov	sp, r7
 8002352:	bd80      	pop	{r7, pc}

08002354 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8002354:	b580      	push	{r7, lr}
 8002356:	b084      	sub	sp, #16
 8002358:	af00      	add	r7, sp, #0
 800235a:	6078      	str	r0, [r7, #4]
 800235c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800235e:	2300      	movs	r3, #0
 8002360:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8002362:	687b      	ldr	r3, [r7, #4]
 8002364:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002368:	2b01      	cmp	r3, #1
 800236a:	d101      	bne.n	8002370 <HAL_TIM_ConfigClockSource+0x1c>
 800236c:	2302      	movs	r3, #2
 800236e:	e0b4      	b.n	80024da <HAL_TIM_ConfigClockSource+0x186>
 8002370:	687b      	ldr	r3, [r7, #4]
 8002372:	2201      	movs	r2, #1
 8002374:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8002378:	687b      	ldr	r3, [r7, #4]
 800237a:	2202      	movs	r2, #2
 800237c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8002380:	687b      	ldr	r3, [r7, #4]
 8002382:	681b      	ldr	r3, [r3, #0]
 8002384:	689b      	ldr	r3, [r3, #8]
 8002386:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8002388:	68bb      	ldr	r3, [r7, #8]
 800238a:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 800238e:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8002390:	68bb      	ldr	r3, [r7, #8]
 8002392:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8002396:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8002398:	687b      	ldr	r3, [r7, #4]
 800239a:	681b      	ldr	r3, [r3, #0]
 800239c:	68ba      	ldr	r2, [r7, #8]
 800239e:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 80023a0:	683b      	ldr	r3, [r7, #0]
 80023a2:	681b      	ldr	r3, [r3, #0]
 80023a4:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80023a8:	d03e      	beq.n	8002428 <HAL_TIM_ConfigClockSource+0xd4>
 80023aa:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80023ae:	f200 8087 	bhi.w	80024c0 <HAL_TIM_ConfigClockSource+0x16c>
 80023b2:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80023b6:	f000 8086 	beq.w	80024c6 <HAL_TIM_ConfigClockSource+0x172>
 80023ba:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80023be:	d87f      	bhi.n	80024c0 <HAL_TIM_ConfigClockSource+0x16c>
 80023c0:	2b70      	cmp	r3, #112	; 0x70
 80023c2:	d01a      	beq.n	80023fa <HAL_TIM_ConfigClockSource+0xa6>
 80023c4:	2b70      	cmp	r3, #112	; 0x70
 80023c6:	d87b      	bhi.n	80024c0 <HAL_TIM_ConfigClockSource+0x16c>
 80023c8:	2b60      	cmp	r3, #96	; 0x60
 80023ca:	d050      	beq.n	800246e <HAL_TIM_ConfigClockSource+0x11a>
 80023cc:	2b60      	cmp	r3, #96	; 0x60
 80023ce:	d877      	bhi.n	80024c0 <HAL_TIM_ConfigClockSource+0x16c>
 80023d0:	2b50      	cmp	r3, #80	; 0x50
 80023d2:	d03c      	beq.n	800244e <HAL_TIM_ConfigClockSource+0xfa>
 80023d4:	2b50      	cmp	r3, #80	; 0x50
 80023d6:	d873      	bhi.n	80024c0 <HAL_TIM_ConfigClockSource+0x16c>
 80023d8:	2b40      	cmp	r3, #64	; 0x40
 80023da:	d058      	beq.n	800248e <HAL_TIM_ConfigClockSource+0x13a>
 80023dc:	2b40      	cmp	r3, #64	; 0x40
 80023de:	d86f      	bhi.n	80024c0 <HAL_TIM_ConfigClockSource+0x16c>
 80023e0:	2b30      	cmp	r3, #48	; 0x30
 80023e2:	d064      	beq.n	80024ae <HAL_TIM_ConfigClockSource+0x15a>
 80023e4:	2b30      	cmp	r3, #48	; 0x30
 80023e6:	d86b      	bhi.n	80024c0 <HAL_TIM_ConfigClockSource+0x16c>
 80023e8:	2b20      	cmp	r3, #32
 80023ea:	d060      	beq.n	80024ae <HAL_TIM_ConfigClockSource+0x15a>
 80023ec:	2b20      	cmp	r3, #32
 80023ee:	d867      	bhi.n	80024c0 <HAL_TIM_ConfigClockSource+0x16c>
 80023f0:	2b00      	cmp	r3, #0
 80023f2:	d05c      	beq.n	80024ae <HAL_TIM_ConfigClockSource+0x15a>
 80023f4:	2b10      	cmp	r3, #16
 80023f6:	d05a      	beq.n	80024ae <HAL_TIM_ConfigClockSource+0x15a>
 80023f8:	e062      	b.n	80024c0 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80023fa:	687b      	ldr	r3, [r7, #4]
 80023fc:	6818      	ldr	r0, [r3, #0]
 80023fe:	683b      	ldr	r3, [r7, #0]
 8002400:	6899      	ldr	r1, [r3, #8]
 8002402:	683b      	ldr	r3, [r7, #0]
 8002404:	685a      	ldr	r2, [r3, #4]
 8002406:	683b      	ldr	r3, [r7, #0]
 8002408:	68db      	ldr	r3, [r3, #12]
 800240a:	f000 f96a 	bl	80026e2 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 800240e:	687b      	ldr	r3, [r7, #4]
 8002410:	681b      	ldr	r3, [r3, #0]
 8002412:	689b      	ldr	r3, [r3, #8]
 8002414:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8002416:	68bb      	ldr	r3, [r7, #8]
 8002418:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 800241c:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 800241e:	687b      	ldr	r3, [r7, #4]
 8002420:	681b      	ldr	r3, [r3, #0]
 8002422:	68ba      	ldr	r2, [r7, #8]
 8002424:	609a      	str	r2, [r3, #8]
      break;
 8002426:	e04f      	b.n	80024c8 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8002428:	687b      	ldr	r3, [r7, #4]
 800242a:	6818      	ldr	r0, [r3, #0]
 800242c:	683b      	ldr	r3, [r7, #0]
 800242e:	6899      	ldr	r1, [r3, #8]
 8002430:	683b      	ldr	r3, [r7, #0]
 8002432:	685a      	ldr	r2, [r3, #4]
 8002434:	683b      	ldr	r3, [r7, #0]
 8002436:	68db      	ldr	r3, [r3, #12]
 8002438:	f000 f953 	bl	80026e2 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 800243c:	687b      	ldr	r3, [r7, #4]
 800243e:	681b      	ldr	r3, [r3, #0]
 8002440:	689a      	ldr	r2, [r3, #8]
 8002442:	687b      	ldr	r3, [r7, #4]
 8002444:	681b      	ldr	r3, [r3, #0]
 8002446:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 800244a:	609a      	str	r2, [r3, #8]
      break;
 800244c:	e03c      	b.n	80024c8 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800244e:	687b      	ldr	r3, [r7, #4]
 8002450:	6818      	ldr	r0, [r3, #0]
 8002452:	683b      	ldr	r3, [r7, #0]
 8002454:	6859      	ldr	r1, [r3, #4]
 8002456:	683b      	ldr	r3, [r7, #0]
 8002458:	68db      	ldr	r3, [r3, #12]
 800245a:	461a      	mov	r2, r3
 800245c:	f000 f8ca 	bl	80025f4 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8002460:	687b      	ldr	r3, [r7, #4]
 8002462:	681b      	ldr	r3, [r3, #0]
 8002464:	2150      	movs	r1, #80	; 0x50
 8002466:	4618      	mov	r0, r3
 8002468:	f000 f921 	bl	80026ae <TIM_ITRx_SetConfig>
      break;
 800246c:	e02c      	b.n	80024c8 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 800246e:	687b      	ldr	r3, [r7, #4]
 8002470:	6818      	ldr	r0, [r3, #0]
 8002472:	683b      	ldr	r3, [r7, #0]
 8002474:	6859      	ldr	r1, [r3, #4]
 8002476:	683b      	ldr	r3, [r7, #0]
 8002478:	68db      	ldr	r3, [r3, #12]
 800247a:	461a      	mov	r2, r3
 800247c:	f000 f8e8 	bl	8002650 <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8002480:	687b      	ldr	r3, [r7, #4]
 8002482:	681b      	ldr	r3, [r3, #0]
 8002484:	2160      	movs	r1, #96	; 0x60
 8002486:	4618      	mov	r0, r3
 8002488:	f000 f911 	bl	80026ae <TIM_ITRx_SetConfig>
      break;
 800248c:	e01c      	b.n	80024c8 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800248e:	687b      	ldr	r3, [r7, #4]
 8002490:	6818      	ldr	r0, [r3, #0]
 8002492:	683b      	ldr	r3, [r7, #0]
 8002494:	6859      	ldr	r1, [r3, #4]
 8002496:	683b      	ldr	r3, [r7, #0]
 8002498:	68db      	ldr	r3, [r3, #12]
 800249a:	461a      	mov	r2, r3
 800249c:	f000 f8aa 	bl	80025f4 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 80024a0:	687b      	ldr	r3, [r7, #4]
 80024a2:	681b      	ldr	r3, [r3, #0]
 80024a4:	2140      	movs	r1, #64	; 0x40
 80024a6:	4618      	mov	r0, r3
 80024a8:	f000 f901 	bl	80026ae <TIM_ITRx_SetConfig>
      break;
 80024ac:	e00c      	b.n	80024c8 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 80024ae:	687b      	ldr	r3, [r7, #4]
 80024b0:	681a      	ldr	r2, [r3, #0]
 80024b2:	683b      	ldr	r3, [r7, #0]
 80024b4:	681b      	ldr	r3, [r3, #0]
 80024b6:	4619      	mov	r1, r3
 80024b8:	4610      	mov	r0, r2
 80024ba:	f000 f8f8 	bl	80026ae <TIM_ITRx_SetConfig>
      break;
 80024be:	e003      	b.n	80024c8 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 80024c0:	2301      	movs	r3, #1
 80024c2:	73fb      	strb	r3, [r7, #15]
      break;
 80024c4:	e000      	b.n	80024c8 <HAL_TIM_ConfigClockSource+0x174>
      break;
 80024c6:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 80024c8:	687b      	ldr	r3, [r7, #4]
 80024ca:	2201      	movs	r2, #1
 80024cc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80024d0:	687b      	ldr	r3, [r7, #4]
 80024d2:	2200      	movs	r2, #0
 80024d4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 80024d8:	7bfb      	ldrb	r3, [r7, #15]
}
 80024da:	4618      	mov	r0, r3
 80024dc:	3710      	adds	r7, #16
 80024de:	46bd      	mov	sp, r7
 80024e0:	bd80      	pop	{r7, pc}

080024e2 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 80024e2:	b480      	push	{r7}
 80024e4:	b083      	sub	sp, #12
 80024e6:	af00      	add	r7, sp, #0
 80024e8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 80024ea:	bf00      	nop
 80024ec:	370c      	adds	r7, #12
 80024ee:	46bd      	mov	sp, r7
 80024f0:	bc80      	pop	{r7}
 80024f2:	4770      	bx	lr

080024f4 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 80024f4:	b480      	push	{r7}
 80024f6:	b083      	sub	sp, #12
 80024f8:	af00      	add	r7, sp, #0
 80024fa:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 80024fc:	bf00      	nop
 80024fe:	370c      	adds	r7, #12
 8002500:	46bd      	mov	sp, r7
 8002502:	bc80      	pop	{r7}
 8002504:	4770      	bx	lr

08002506 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8002506:	b480      	push	{r7}
 8002508:	b083      	sub	sp, #12
 800250a:	af00      	add	r7, sp, #0
 800250c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800250e:	bf00      	nop
 8002510:	370c      	adds	r7, #12
 8002512:	46bd      	mov	sp, r7
 8002514:	bc80      	pop	{r7}
 8002516:	4770      	bx	lr

08002518 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8002518:	b480      	push	{r7}
 800251a:	b083      	sub	sp, #12
 800251c:	af00      	add	r7, sp, #0
 800251e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8002520:	bf00      	nop
 8002522:	370c      	adds	r7, #12
 8002524:	46bd      	mov	sp, r7
 8002526:	bc80      	pop	{r7}
 8002528:	4770      	bx	lr
	...

0800252c <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 800252c:	b480      	push	{r7}
 800252e:	b085      	sub	sp, #20
 8002530:	af00      	add	r7, sp, #0
 8002532:	6078      	str	r0, [r7, #4]
 8002534:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8002536:	687b      	ldr	r3, [r7, #4]
 8002538:	681b      	ldr	r3, [r3, #0]
 800253a:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800253c:	687b      	ldr	r3, [r7, #4]
 800253e:	4a2b      	ldr	r2, [pc, #172]	; (80025ec <TIM_Base_SetConfig+0xc0>)
 8002540:	4293      	cmp	r3, r2
 8002542:	d007      	beq.n	8002554 <TIM_Base_SetConfig+0x28>
 8002544:	687b      	ldr	r3, [r7, #4]
 8002546:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800254a:	d003      	beq.n	8002554 <TIM_Base_SetConfig+0x28>
 800254c:	687b      	ldr	r3, [r7, #4]
 800254e:	4a28      	ldr	r2, [pc, #160]	; (80025f0 <TIM_Base_SetConfig+0xc4>)
 8002550:	4293      	cmp	r3, r2
 8002552:	d108      	bne.n	8002566 <TIM_Base_SetConfig+0x3a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8002554:	68fb      	ldr	r3, [r7, #12]
 8002556:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800255a:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800255c:	683b      	ldr	r3, [r7, #0]
 800255e:	685b      	ldr	r3, [r3, #4]
 8002560:	68fa      	ldr	r2, [r7, #12]
 8002562:	4313      	orrs	r3, r2
 8002564:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8002566:	687b      	ldr	r3, [r7, #4]
 8002568:	4a20      	ldr	r2, [pc, #128]	; (80025ec <TIM_Base_SetConfig+0xc0>)
 800256a:	4293      	cmp	r3, r2
 800256c:	d007      	beq.n	800257e <TIM_Base_SetConfig+0x52>
 800256e:	687b      	ldr	r3, [r7, #4]
 8002570:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002574:	d003      	beq.n	800257e <TIM_Base_SetConfig+0x52>
 8002576:	687b      	ldr	r3, [r7, #4]
 8002578:	4a1d      	ldr	r2, [pc, #116]	; (80025f0 <TIM_Base_SetConfig+0xc4>)
 800257a:	4293      	cmp	r3, r2
 800257c:	d108      	bne.n	8002590 <TIM_Base_SetConfig+0x64>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800257e:	68fb      	ldr	r3, [r7, #12]
 8002580:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8002584:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8002586:	683b      	ldr	r3, [r7, #0]
 8002588:	68db      	ldr	r3, [r3, #12]
 800258a:	68fa      	ldr	r2, [r7, #12]
 800258c:	4313      	orrs	r3, r2
 800258e:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8002590:	68fb      	ldr	r3, [r7, #12]
 8002592:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8002596:	683b      	ldr	r3, [r7, #0]
 8002598:	695b      	ldr	r3, [r3, #20]
 800259a:	4313      	orrs	r3, r2
 800259c:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800259e:	687b      	ldr	r3, [r7, #4]
 80025a0:	68fa      	ldr	r2, [r7, #12]
 80025a2:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80025a4:	683b      	ldr	r3, [r7, #0]
 80025a6:	689a      	ldr	r2, [r3, #8]
 80025a8:	687b      	ldr	r3, [r7, #4]
 80025aa:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80025ac:	683b      	ldr	r3, [r7, #0]
 80025ae:	681a      	ldr	r2, [r3, #0]
 80025b0:	687b      	ldr	r3, [r7, #4]
 80025b2:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80025b4:	687b      	ldr	r3, [r7, #4]
 80025b6:	4a0d      	ldr	r2, [pc, #52]	; (80025ec <TIM_Base_SetConfig+0xc0>)
 80025b8:	4293      	cmp	r3, r2
 80025ba:	d103      	bne.n	80025c4 <TIM_Base_SetConfig+0x98>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80025bc:	683b      	ldr	r3, [r7, #0]
 80025be:	691a      	ldr	r2, [r3, #16]
 80025c0:	687b      	ldr	r3, [r7, #4]
 80025c2:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80025c4:	687b      	ldr	r3, [r7, #4]
 80025c6:	2201      	movs	r2, #1
 80025c8:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 80025ca:	687b      	ldr	r3, [r7, #4]
 80025cc:	691b      	ldr	r3, [r3, #16]
 80025ce:	f003 0301 	and.w	r3, r3, #1
 80025d2:	2b00      	cmp	r3, #0
 80025d4:	d005      	beq.n	80025e2 <TIM_Base_SetConfig+0xb6>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 80025d6:	687b      	ldr	r3, [r7, #4]
 80025d8:	691b      	ldr	r3, [r3, #16]
 80025da:	f023 0201 	bic.w	r2, r3, #1
 80025de:	687b      	ldr	r3, [r7, #4]
 80025e0:	611a      	str	r2, [r3, #16]
  }
}
 80025e2:	bf00      	nop
 80025e4:	3714      	adds	r7, #20
 80025e6:	46bd      	mov	sp, r7
 80025e8:	bc80      	pop	{r7}
 80025ea:	4770      	bx	lr
 80025ec:	40012c00 	.word	0x40012c00
 80025f0:	40000400 	.word	0x40000400

080025f4 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80025f4:	b480      	push	{r7}
 80025f6:	b087      	sub	sp, #28
 80025f8:	af00      	add	r7, sp, #0
 80025fa:	60f8      	str	r0, [r7, #12]
 80025fc:	60b9      	str	r1, [r7, #8]
 80025fe:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8002600:	68fb      	ldr	r3, [r7, #12]
 8002602:	6a1b      	ldr	r3, [r3, #32]
 8002604:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8002606:	68fb      	ldr	r3, [r7, #12]
 8002608:	6a1b      	ldr	r3, [r3, #32]
 800260a:	f023 0201 	bic.w	r2, r3, #1
 800260e:	68fb      	ldr	r3, [r7, #12]
 8002610:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8002612:	68fb      	ldr	r3, [r7, #12]
 8002614:	699b      	ldr	r3, [r3, #24]
 8002616:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8002618:	693b      	ldr	r3, [r7, #16]
 800261a:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800261e:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8002620:	687b      	ldr	r3, [r7, #4]
 8002622:	011b      	lsls	r3, r3, #4
 8002624:	693a      	ldr	r2, [r7, #16]
 8002626:	4313      	orrs	r3, r2
 8002628:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800262a:	697b      	ldr	r3, [r7, #20]
 800262c:	f023 030a 	bic.w	r3, r3, #10
 8002630:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8002632:	697a      	ldr	r2, [r7, #20]
 8002634:	68bb      	ldr	r3, [r7, #8]
 8002636:	4313      	orrs	r3, r2
 8002638:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800263a:	68fb      	ldr	r3, [r7, #12]
 800263c:	693a      	ldr	r2, [r7, #16]
 800263e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8002640:	68fb      	ldr	r3, [r7, #12]
 8002642:	697a      	ldr	r2, [r7, #20]
 8002644:	621a      	str	r2, [r3, #32]
}
 8002646:	bf00      	nop
 8002648:	371c      	adds	r7, #28
 800264a:	46bd      	mov	sp, r7
 800264c:	bc80      	pop	{r7}
 800264e:	4770      	bx	lr

08002650 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8002650:	b480      	push	{r7}
 8002652:	b087      	sub	sp, #28
 8002654:	af00      	add	r7, sp, #0
 8002656:	60f8      	str	r0, [r7, #12]
 8002658:	60b9      	str	r1, [r7, #8]
 800265a:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 800265c:	68fb      	ldr	r3, [r7, #12]
 800265e:	6a1b      	ldr	r3, [r3, #32]
 8002660:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8002662:	68fb      	ldr	r3, [r7, #12]
 8002664:	6a1b      	ldr	r3, [r3, #32]
 8002666:	f023 0210 	bic.w	r2, r3, #16
 800266a:	68fb      	ldr	r3, [r7, #12]
 800266c:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800266e:	68fb      	ldr	r3, [r7, #12]
 8002670:	699b      	ldr	r3, [r3, #24]
 8002672:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8002674:	693b      	ldr	r3, [r7, #16]
 8002676:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 800267a:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 800267c:	687b      	ldr	r3, [r7, #4]
 800267e:	031b      	lsls	r3, r3, #12
 8002680:	693a      	ldr	r2, [r7, #16]
 8002682:	4313      	orrs	r3, r2
 8002684:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8002686:	697b      	ldr	r3, [r7, #20]
 8002688:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 800268c:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 800268e:	68bb      	ldr	r3, [r7, #8]
 8002690:	011b      	lsls	r3, r3, #4
 8002692:	697a      	ldr	r2, [r7, #20]
 8002694:	4313      	orrs	r3, r2
 8002696:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8002698:	68fb      	ldr	r3, [r7, #12]
 800269a:	693a      	ldr	r2, [r7, #16]
 800269c:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800269e:	68fb      	ldr	r3, [r7, #12]
 80026a0:	697a      	ldr	r2, [r7, #20]
 80026a2:	621a      	str	r2, [r3, #32]
}
 80026a4:	bf00      	nop
 80026a6:	371c      	adds	r7, #28
 80026a8:	46bd      	mov	sp, r7
 80026aa:	bc80      	pop	{r7}
 80026ac:	4770      	bx	lr

080026ae <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 80026ae:	b480      	push	{r7}
 80026b0:	b085      	sub	sp, #20
 80026b2:	af00      	add	r7, sp, #0
 80026b4:	6078      	str	r0, [r7, #4]
 80026b6:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 80026b8:	687b      	ldr	r3, [r7, #4]
 80026ba:	689b      	ldr	r3, [r3, #8]
 80026bc:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 80026be:	68fb      	ldr	r3, [r7, #12]
 80026c0:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80026c4:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 80026c6:	683a      	ldr	r2, [r7, #0]
 80026c8:	68fb      	ldr	r3, [r7, #12]
 80026ca:	4313      	orrs	r3, r2
 80026cc:	f043 0307 	orr.w	r3, r3, #7
 80026d0:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80026d2:	687b      	ldr	r3, [r7, #4]
 80026d4:	68fa      	ldr	r2, [r7, #12]
 80026d6:	609a      	str	r2, [r3, #8]
}
 80026d8:	bf00      	nop
 80026da:	3714      	adds	r7, #20
 80026dc:	46bd      	mov	sp, r7
 80026de:	bc80      	pop	{r7}
 80026e0:	4770      	bx	lr

080026e2 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 80026e2:	b480      	push	{r7}
 80026e4:	b087      	sub	sp, #28
 80026e6:	af00      	add	r7, sp, #0
 80026e8:	60f8      	str	r0, [r7, #12]
 80026ea:	60b9      	str	r1, [r7, #8]
 80026ec:	607a      	str	r2, [r7, #4]
 80026ee:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 80026f0:	68fb      	ldr	r3, [r7, #12]
 80026f2:	689b      	ldr	r3, [r3, #8]
 80026f4:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80026f6:	697b      	ldr	r3, [r7, #20]
 80026f8:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 80026fc:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80026fe:	683b      	ldr	r3, [r7, #0]
 8002700:	021a      	lsls	r2, r3, #8
 8002702:	687b      	ldr	r3, [r7, #4]
 8002704:	431a      	orrs	r2, r3
 8002706:	68bb      	ldr	r3, [r7, #8]
 8002708:	4313      	orrs	r3, r2
 800270a:	697a      	ldr	r2, [r7, #20]
 800270c:	4313      	orrs	r3, r2
 800270e:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8002710:	68fb      	ldr	r3, [r7, #12]
 8002712:	697a      	ldr	r2, [r7, #20]
 8002714:	609a      	str	r2, [r3, #8]
}
 8002716:	bf00      	nop
 8002718:	371c      	adds	r7, #28
 800271a:	46bd      	mov	sp, r7
 800271c:	bc80      	pop	{r7}
 800271e:	4770      	bx	lr

08002720 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8002720:	b480      	push	{r7}
 8002722:	b085      	sub	sp, #20
 8002724:	af00      	add	r7, sp, #0
 8002726:	6078      	str	r0, [r7, #4]
 8002728:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800272a:	687b      	ldr	r3, [r7, #4]
 800272c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002730:	2b01      	cmp	r3, #1
 8002732:	d101      	bne.n	8002738 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8002734:	2302      	movs	r3, #2
 8002736:	e041      	b.n	80027bc <HAL_TIMEx_MasterConfigSynchronization+0x9c>
 8002738:	687b      	ldr	r3, [r7, #4]
 800273a:	2201      	movs	r2, #1
 800273c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002740:	687b      	ldr	r3, [r7, #4]
 8002742:	2202      	movs	r2, #2
 8002744:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8002748:	687b      	ldr	r3, [r7, #4]
 800274a:	681b      	ldr	r3, [r3, #0]
 800274c:	685b      	ldr	r3, [r3, #4]
 800274e:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8002750:	687b      	ldr	r3, [r7, #4]
 8002752:	681b      	ldr	r3, [r3, #0]
 8002754:	689b      	ldr	r3, [r3, #8]
 8002756:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8002758:	68fb      	ldr	r3, [r7, #12]
 800275a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800275e:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8002760:	683b      	ldr	r3, [r7, #0]
 8002762:	681b      	ldr	r3, [r3, #0]
 8002764:	68fa      	ldr	r2, [r7, #12]
 8002766:	4313      	orrs	r3, r2
 8002768:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800276a:	687b      	ldr	r3, [r7, #4]
 800276c:	681b      	ldr	r3, [r3, #0]
 800276e:	68fa      	ldr	r2, [r7, #12]
 8002770:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8002772:	687b      	ldr	r3, [r7, #4]
 8002774:	681b      	ldr	r3, [r3, #0]
 8002776:	4a14      	ldr	r2, [pc, #80]	; (80027c8 <HAL_TIMEx_MasterConfigSynchronization+0xa8>)
 8002778:	4293      	cmp	r3, r2
 800277a:	d009      	beq.n	8002790 <HAL_TIMEx_MasterConfigSynchronization+0x70>
 800277c:	687b      	ldr	r3, [r7, #4]
 800277e:	681b      	ldr	r3, [r3, #0]
 8002780:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002784:	d004      	beq.n	8002790 <HAL_TIMEx_MasterConfigSynchronization+0x70>
 8002786:	687b      	ldr	r3, [r7, #4]
 8002788:	681b      	ldr	r3, [r3, #0]
 800278a:	4a10      	ldr	r2, [pc, #64]	; (80027cc <HAL_TIMEx_MasterConfigSynchronization+0xac>)
 800278c:	4293      	cmp	r3, r2
 800278e:	d10c      	bne.n	80027aa <HAL_TIMEx_MasterConfigSynchronization+0x8a>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8002790:	68bb      	ldr	r3, [r7, #8]
 8002792:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8002796:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8002798:	683b      	ldr	r3, [r7, #0]
 800279a:	685b      	ldr	r3, [r3, #4]
 800279c:	68ba      	ldr	r2, [r7, #8]
 800279e:	4313      	orrs	r3, r2
 80027a0:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80027a2:	687b      	ldr	r3, [r7, #4]
 80027a4:	681b      	ldr	r3, [r3, #0]
 80027a6:	68ba      	ldr	r2, [r7, #8]
 80027a8:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80027aa:	687b      	ldr	r3, [r7, #4]
 80027ac:	2201      	movs	r2, #1
 80027ae:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80027b2:	687b      	ldr	r3, [r7, #4]
 80027b4:	2200      	movs	r2, #0
 80027b6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 80027ba:	2300      	movs	r3, #0
}
 80027bc:	4618      	mov	r0, r3
 80027be:	3714      	adds	r7, #20
 80027c0:	46bd      	mov	sp, r7
 80027c2:	bc80      	pop	{r7}
 80027c4:	4770      	bx	lr
 80027c6:	bf00      	nop
 80027c8:	40012c00 	.word	0x40012c00
 80027cc:	40000400 	.word	0x40000400

080027d0 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 80027d0:	b480      	push	{r7}
 80027d2:	b083      	sub	sp, #12
 80027d4:	af00      	add	r7, sp, #0
 80027d6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 80027d8:	bf00      	nop
 80027da:	370c      	adds	r7, #12
 80027dc:	46bd      	mov	sp, r7
 80027de:	bc80      	pop	{r7}
 80027e0:	4770      	bx	lr

080027e2 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 80027e2:	b480      	push	{r7}
 80027e4:	b083      	sub	sp, #12
 80027e6:	af00      	add	r7, sp, #0
 80027e8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 80027ea:	bf00      	nop
 80027ec:	370c      	adds	r7, #12
 80027ee:	46bd      	mov	sp, r7
 80027f0:	bc80      	pop	{r7}
 80027f2:	4770      	bx	lr

080027f4 <__libc_init_array>:
 80027f4:	b570      	push	{r4, r5, r6, lr}
 80027f6:	2600      	movs	r6, #0
 80027f8:	4d0c      	ldr	r5, [pc, #48]	; (800282c <__libc_init_array+0x38>)
 80027fa:	4c0d      	ldr	r4, [pc, #52]	; (8002830 <__libc_init_array+0x3c>)
 80027fc:	1b64      	subs	r4, r4, r5
 80027fe:	10a4      	asrs	r4, r4, #2
 8002800:	42a6      	cmp	r6, r4
 8002802:	d109      	bne.n	8002818 <__libc_init_array+0x24>
 8002804:	f000 f822 	bl	800284c <_init>
 8002808:	2600      	movs	r6, #0
 800280a:	4d0a      	ldr	r5, [pc, #40]	; (8002834 <__libc_init_array+0x40>)
 800280c:	4c0a      	ldr	r4, [pc, #40]	; (8002838 <__libc_init_array+0x44>)
 800280e:	1b64      	subs	r4, r4, r5
 8002810:	10a4      	asrs	r4, r4, #2
 8002812:	42a6      	cmp	r6, r4
 8002814:	d105      	bne.n	8002822 <__libc_init_array+0x2e>
 8002816:	bd70      	pop	{r4, r5, r6, pc}
 8002818:	f855 3b04 	ldr.w	r3, [r5], #4
 800281c:	4798      	blx	r3
 800281e:	3601      	adds	r6, #1
 8002820:	e7ee      	b.n	8002800 <__libc_init_array+0xc>
 8002822:	f855 3b04 	ldr.w	r3, [r5], #4
 8002826:	4798      	blx	r3
 8002828:	3601      	adds	r6, #1
 800282a:	e7f2      	b.n	8002812 <__libc_init_array+0x1e>
 800282c:	08002888 	.word	0x08002888
 8002830:	08002888 	.word	0x08002888
 8002834:	08002888 	.word	0x08002888
 8002838:	0800288c 	.word	0x0800288c

0800283c <memset>:
 800283c:	4603      	mov	r3, r0
 800283e:	4402      	add	r2, r0
 8002840:	4293      	cmp	r3, r2
 8002842:	d100      	bne.n	8002846 <memset+0xa>
 8002844:	4770      	bx	lr
 8002846:	f803 1b01 	strb.w	r1, [r3], #1
 800284a:	e7f9      	b.n	8002840 <memset+0x4>

0800284c <_init>:
 800284c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800284e:	bf00      	nop
 8002850:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8002852:	bc08      	pop	{r3}
 8002854:	469e      	mov	lr, r3
 8002856:	4770      	bx	lr

08002858 <_fini>:
 8002858:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800285a:	bf00      	nop
 800285c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800285e:	bc08      	pop	{r3}
 8002860:	469e      	mov	lr, r3
 8002862:	4770      	bx	lr
