#-----------------------------------------------------------
# Vivado v2020.1 (64-bit)
# SW Build 2902540 on Wed May 27 19:54:35 MDT 2020
# IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
# Start of session at: Wed Jan 27 06:02:31 2021
# Process ID: 32324
# Current directory: /tmp/finn_dev_uma/vivado_stitch_proj_1m6mliy6/finn_vivado_stitch_proj.runs/StreamingDataflowPartition_1_StreamingDataflowPartition_1_StreamingFCLayer_Batch_1_0_synth_1
# Command line: vivado -log StreamingDataflowPartition_1_StreamingDataflowPartition_1_StreamingFCLayer_Batch_1_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source StreamingDataflowPartition_1_StreamingDataflowPartition_1_StreamingFCLayer_Batch_1_0.tcl
# Log file: /tmp/finn_dev_uma/vivado_stitch_proj_1m6mliy6/finn_vivado_stitch_proj.runs/StreamingDataflowPartition_1_StreamingDataflowPartition_1_StreamingFCLayer_Batch_1_0_synth_1/StreamingDataflowPartition_1_StreamingDataflowPartition_1_StreamingFCLayer_Batch_1_0.vds
# Journal file: /tmp/finn_dev_uma/vivado_stitch_proj_1m6mliy6/finn_vivado_stitch_proj.runs/StreamingDataflowPartition_1_StreamingDataflowPartition_1_StreamingFCLayer_Batch_1_0_synth_1/vivado.jou
#-----------------------------------------------------------
source StreamingDataflowPartition_1_StreamingDataflowPartition_1_StreamingFCLayer_Batch_1_0.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/workspace/finn/finn-rtllib/memstream'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/workspace/finn/finn-rtllib/extended_broadcaster2'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/workspace/finn/finn-rtllib/splitter_4'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/workspace/finn/finn-rtllib/combiner3'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tmp/finn_dev_uma/code_gen_ipgen_StreamingFIFO_0_va5oh1z4/project_StreamingFIFO_0/sol1/impl/verilog'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tmp/finn_dev_uma/code_gen_ipgen_StreamingFCLayer_Batch_0_hjzgxsrx/project_StreamingFCLayer_Batch_0/sol1/impl/ip'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tmp/finn_dev_uma/code_gen_ipgen_StreamingDataWidthConverter_Batch_0_cfx8cjey/project_StreamingDataWidthConverter_Batch_0/sol1/impl/ip'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tmp/finn_dev_uma/code_gen_ipgen_StreamingFCLayer_Batch_1_qppq8t4w/project_StreamingFCLayer_Batch_1/sol1/impl/ip'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tmp/finn_dev_uma/code_gen_ipgen_StreamingDataWidthConverter_Batch_1_utd1uvlx/project_StreamingDataWidthConverter_Batch_1/sol1/impl/ip'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tmp/finn_dev_uma/code_gen_ipgen_StreamingFCLayer_Batch_2_908v5i3j/project_StreamingFCLayer_Batch_2/sol1/impl/ip'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tmp/finn_dev_uma/code_gen_ipgen_StreamingDataWidthConverter_Batch_2_46fyv4dv/project_StreamingDataWidthConverter_Batch_2/sol1/impl/ip'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tmp/finn_dev_uma/code_gen_ipgen_StreamingFCLayer_Batch_3_a9whvd4t/project_StreamingFCLayer_Batch_3/sol1/impl/ip'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tmp/finn_dev_uma/code_gen_ipgen_StreamingDataflowPartition_1_StreamingFIFO_1_292bhhzq/project_StreamingDataflowPartition_1_StreamingFIFO_1/sol1/impl/verilog'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/uma/Desktop/Xilinx/Vivado/2020.1/data/ip'.
Command: synth_design -top StreamingDataflowPartition_1_StreamingDataflowPartition_1_StreamingFCLayer_Batch_1_0 -part xc7z020clg400-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 32383
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 2139.383 ; gain = 2.945 ; free physical = 1115 ; free virtual = 5204
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'StreamingDataflowPartition_1_StreamingDataflowPartition_1_StreamingFCLayer_Batch_1_0' [/tmp/finn_dev_uma/vivado_stitch_proj_1m6mliy6/finn_vivado_stitch_proj.srcs/sources_1/bd/StreamingDataflowPartition_1/ip/StreamingDataflowPartition_1_StreamingDataflowPartition_1_StreamingFCLayer_Batch_1_0/synth/StreamingDataflowPartition_1_StreamingDataflowPartition_1_StreamingFCLayer_Batch_1_0.v:58]
INFO: [Synth 8-6157] synthesizing module 'StreamingFCLayer_Batch_1_StreamingFCLayer_Batch_1' [/tmp/finn_dev_uma/vivado_stitch_proj_1m6mliy6/finn_vivado_stitch_proj.srcs/sources_1/bd/StreamingDataflowPartition_1/ipshared/6eee/hdl/verilog/StreamingFCLayer_Batch_1_StreamingFCLayer_Batch_1.v:12]
	Parameter ap_ST_fsm_state1 bound to: 4'b0001 
	Parameter ap_ST_fsm_state2 bound to: 4'b0010 
	Parameter ap_ST_fsm_state3 bound to: 4'b0100 
	Parameter ap_ST_fsm_state4 bound to: 4'b1000 
INFO: [Synth 8-6157] synthesizing module 'StreamingFCLayer_Batch_1_Matrix_Vector_Activa' [/tmp/finn_dev_uma/vivado_stitch_proj_1m6mliy6/finn_vivado_stitch_proj.srcs/sources_1/bd/StreamingDataflowPartition_1/ipshared/6eee/hdl/verilog/StreamingFCLayer_Batch_1_Matrix_Vector_Activa.v:10]
	Parameter ap_ST_fsm_state1 bound to: 3'b001 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 3'b010 
	Parameter ap_ST_fsm_state5 bound to: 3'b100 
INFO: [Synth 8-6157] synthesizing module 'StreamingFCLayer_Batch_1_Matrix_Vector_Actbkb' [/tmp/finn_dev_uma/vivado_stitch_proj_1m6mliy6/finn_vivado_stitch_proj.srcs/sources_1/bd/StreamingDataflowPartition_1/ipshared/6eee/hdl/verilog/StreamingFCLayer_Batch_1_Matrix_Vector_Actbkb.v:39]
	Parameter DataWidth bound to: 5 - type: integer 
	Parameter AddressRange bound to: 16 - type: integer 
	Parameter AddressWidth bound to: 4 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'StreamingFCLayer_Batch_1_Matrix_Vector_Actbkb_rom' [/tmp/finn_dev_uma/vivado_stitch_proj_1m6mliy6/finn_vivado_stitch_proj.srcs/sources_1/bd/StreamingDataflowPartition_1/ipshared/6eee/hdl/verilog/StreamingFCLayer_Batch_1_Matrix_Vector_Actbkb.v:6]
	Parameter DWIDTH bound to: 5 - type: integer 
	Parameter AWIDTH bound to: 4 - type: integer 
	Parameter MEM_SIZE bound to: 16 - type: integer 
INFO: [Synth 8-3876] $readmem data file '/tmp/finn_dev_uma/code_gen_ipgen_StreamingFCLayer_Batch_1_qppq8t4w/project_StreamingFCLayer_Batch_1/sol1/impl/ip/hdl/verilog/StreamingFCLayer_Batch_1_Matrix_Vector_Actbkb_rom.dat' is read successfully [/tmp/finn_dev_uma/vivado_stitch_proj_1m6mliy6/finn_vivado_stitch_proj.srcs/sources_1/bd/StreamingDataflowPartition_1/ipshared/6eee/hdl/verilog/StreamingFCLayer_Batch_1_Matrix_Vector_Actbkb.v:21]
INFO: [Synth 8-6155] done synthesizing module 'StreamingFCLayer_Batch_1_Matrix_Vector_Actbkb_rom' (1#1) [/tmp/finn_dev_uma/vivado_stitch_proj_1m6mliy6/finn_vivado_stitch_proj.srcs/sources_1/bd/StreamingDataflowPartition_1/ipshared/6eee/hdl/verilog/StreamingFCLayer_Batch_1_Matrix_Vector_Actbkb.v:6]
INFO: [Synth 8-6155] done synthesizing module 'StreamingFCLayer_Batch_1_Matrix_Vector_Actbkb' (2#1) [/tmp/finn_dev_uma/vivado_stitch_proj_1m6mliy6/finn_vivado_stitch_proj.srcs/sources_1/bd/StreamingDataflowPartition_1/ipshared/6eee/hdl/verilog/StreamingFCLayer_Batch_1_Matrix_Vector_Actbkb.v:39]
INFO: [Synth 8-6157] synthesizing module 'StreamingFCLayer_Batch_1_Matrix_Vector_Actcud' [/tmp/finn_dev_uma/vivado_stitch_proj_1m6mliy6/finn_vivado_stitch_proj.srcs/sources_1/bd/StreamingDataflowPartition_1/ipshared/6eee/hdl/verilog/StreamingFCLayer_Batch_1_Matrix_Vector_Actcud.v:39]
	Parameter DataWidth bound to: 7 - type: integer 
	Parameter AddressRange bound to: 16 - type: integer 
	Parameter AddressWidth bound to: 4 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'StreamingFCLayer_Batch_1_Matrix_Vector_Actcud_rom' [/tmp/finn_dev_uma/vivado_stitch_proj_1m6mliy6/finn_vivado_stitch_proj.srcs/sources_1/bd/StreamingDataflowPartition_1/ipshared/6eee/hdl/verilog/StreamingFCLayer_Batch_1_Matrix_Vector_Actcud.v:6]
	Parameter DWIDTH bound to: 7 - type: integer 
	Parameter AWIDTH bound to: 4 - type: integer 
	Parameter MEM_SIZE bound to: 16 - type: integer 
INFO: [Synth 8-3876] $readmem data file '/tmp/finn_dev_uma/code_gen_ipgen_StreamingFCLayer_Batch_1_qppq8t4w/project_StreamingFCLayer_Batch_1/sol1/impl/ip/hdl/verilog/StreamingFCLayer_Batch_1_Matrix_Vector_Actcud_rom.dat' is read successfully [/tmp/finn_dev_uma/vivado_stitch_proj_1m6mliy6/finn_vivado_stitch_proj.srcs/sources_1/bd/StreamingDataflowPartition_1/ipshared/6eee/hdl/verilog/StreamingFCLayer_Batch_1_Matrix_Vector_Actcud.v:21]
INFO: [Synth 8-6155] done synthesizing module 'StreamingFCLayer_Batch_1_Matrix_Vector_Actcud_rom' (3#1) [/tmp/finn_dev_uma/vivado_stitch_proj_1m6mliy6/finn_vivado_stitch_proj.srcs/sources_1/bd/StreamingDataflowPartition_1/ipshared/6eee/hdl/verilog/StreamingFCLayer_Batch_1_Matrix_Vector_Actcud.v:6]
INFO: [Synth 8-6155] done synthesizing module 'StreamingFCLayer_Batch_1_Matrix_Vector_Actcud' (4#1) [/tmp/finn_dev_uma/vivado_stitch_proj_1m6mliy6/finn_vivado_stitch_proj.srcs/sources_1/bd/StreamingDataflowPartition_1/ipshared/6eee/hdl/verilog/StreamingFCLayer_Batch_1_Matrix_Vector_Actcud.v:39]
INFO: [Synth 8-6157] synthesizing module 'StreamingFCLayer_Batch_1_Matrix_Vector_ActdEe' [/tmp/finn_dev_uma/vivado_stitch_proj_1m6mliy6/finn_vivado_stitch_proj.srcs/sources_1/bd/StreamingDataflowPartition_1/ipshared/6eee/hdl/verilog/StreamingFCLayer_Batch_1_Matrix_Vector_ActdEe.v:39]
	Parameter DataWidth bound to: 8 - type: integer 
	Parameter AddressRange bound to: 16 - type: integer 
	Parameter AddressWidth bound to: 4 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'StreamingFCLayer_Batch_1_Matrix_Vector_ActdEe_rom' [/tmp/finn_dev_uma/vivado_stitch_proj_1m6mliy6/finn_vivado_stitch_proj.srcs/sources_1/bd/StreamingDataflowPartition_1/ipshared/6eee/hdl/verilog/StreamingFCLayer_Batch_1_Matrix_Vector_ActdEe.v:6]
	Parameter DWIDTH bound to: 8 - type: integer 
	Parameter AWIDTH bound to: 4 - type: integer 
	Parameter MEM_SIZE bound to: 16 - type: integer 
INFO: [Synth 8-3876] $readmem data file '/tmp/finn_dev_uma/code_gen_ipgen_StreamingFCLayer_Batch_1_qppq8t4w/project_StreamingFCLayer_Batch_1/sol1/impl/ip/hdl/verilog/StreamingFCLayer_Batch_1_Matrix_Vector_ActdEe_rom.dat' is read successfully [/tmp/finn_dev_uma/vivado_stitch_proj_1m6mliy6/finn_vivado_stitch_proj.srcs/sources_1/bd/StreamingDataflowPartition_1/ipshared/6eee/hdl/verilog/StreamingFCLayer_Batch_1_Matrix_Vector_ActdEe.v:21]
INFO: [Synth 8-6155] done synthesizing module 'StreamingFCLayer_Batch_1_Matrix_Vector_ActdEe_rom' (5#1) [/tmp/finn_dev_uma/vivado_stitch_proj_1m6mliy6/finn_vivado_stitch_proj.srcs/sources_1/bd/StreamingDataflowPartition_1/ipshared/6eee/hdl/verilog/StreamingFCLayer_Batch_1_Matrix_Vector_ActdEe.v:6]
INFO: [Synth 8-6155] done synthesizing module 'StreamingFCLayer_Batch_1_Matrix_Vector_ActdEe' (6#1) [/tmp/finn_dev_uma/vivado_stitch_proj_1m6mliy6/finn_vivado_stitch_proj.srcs/sources_1/bd/StreamingDataflowPartition_1/ipshared/6eee/hdl/verilog/StreamingFCLayer_Batch_1_Matrix_Vector_ActdEe.v:39]
INFO: [Synth 8-6157] synthesizing module 'StreamingFCLayer_Batch_1_Matrix_Vector_ActeOg' [/tmp/finn_dev_uma/vivado_stitch_proj_1m6mliy6/finn_vivado_stitch_proj.srcs/sources_1/bd/StreamingDataflowPartition_1/ipshared/6eee/hdl/verilog/StreamingFCLayer_Batch_1_Matrix_Vector_ActeOg.v:39]
	Parameter DataWidth bound to: 6 - type: integer 
	Parameter AddressRange bound to: 16 - type: integer 
	Parameter AddressWidth bound to: 4 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'StreamingFCLayer_Batch_1_Matrix_Vector_ActeOg_rom' [/tmp/finn_dev_uma/vivado_stitch_proj_1m6mliy6/finn_vivado_stitch_proj.srcs/sources_1/bd/StreamingDataflowPartition_1/ipshared/6eee/hdl/verilog/StreamingFCLayer_Batch_1_Matrix_Vector_ActeOg.v:6]
	Parameter DWIDTH bound to: 6 - type: integer 
	Parameter AWIDTH bound to: 4 - type: integer 
	Parameter MEM_SIZE bound to: 16 - type: integer 
INFO: [Synth 8-3876] $readmem data file '/tmp/finn_dev_uma/code_gen_ipgen_StreamingFCLayer_Batch_1_qppq8t4w/project_StreamingFCLayer_Batch_1/sol1/impl/ip/hdl/verilog/StreamingFCLayer_Batch_1_Matrix_Vector_ActeOg_rom.dat' is read successfully [/tmp/finn_dev_uma/vivado_stitch_proj_1m6mliy6/finn_vivado_stitch_proj.srcs/sources_1/bd/StreamingDataflowPartition_1/ipshared/6eee/hdl/verilog/StreamingFCLayer_Batch_1_Matrix_Vector_ActeOg.v:21]
INFO: [Synth 8-6155] done synthesizing module 'StreamingFCLayer_Batch_1_Matrix_Vector_ActeOg_rom' (7#1) [/tmp/finn_dev_uma/vivado_stitch_proj_1m6mliy6/finn_vivado_stitch_proj.srcs/sources_1/bd/StreamingDataflowPartition_1/ipshared/6eee/hdl/verilog/StreamingFCLayer_Batch_1_Matrix_Vector_ActeOg.v:6]
INFO: [Synth 8-6155] done synthesizing module 'StreamingFCLayer_Batch_1_Matrix_Vector_ActeOg' (8#1) [/tmp/finn_dev_uma/vivado_stitch_proj_1m6mliy6/finn_vivado_stitch_proj.srcs/sources_1/bd/StreamingDataflowPartition_1/ipshared/6eee/hdl/verilog/StreamingFCLayer_Batch_1_Matrix_Vector_ActeOg.v:39]
INFO: [Synth 8-6157] synthesizing module 'StreamingFCLayer_Batch_1_Matrix_Vector_ActfYi' [/tmp/finn_dev_uma/vivado_stitch_proj_1m6mliy6/finn_vivado_stitch_proj.srcs/sources_1/bd/StreamingDataflowPartition_1/ipshared/6eee/hdl/verilog/StreamingFCLayer_Batch_1_Matrix_Vector_ActfYi.v:39]
	Parameter DataWidth bound to: 7 - type: integer 
	Parameter AddressRange bound to: 16 - type: integer 
	Parameter AddressWidth bound to: 4 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'StreamingFCLayer_Batch_1_Matrix_Vector_ActfYi_rom' [/tmp/finn_dev_uma/vivado_stitch_proj_1m6mliy6/finn_vivado_stitch_proj.srcs/sources_1/bd/StreamingDataflowPartition_1/ipshared/6eee/hdl/verilog/StreamingFCLayer_Batch_1_Matrix_Vector_ActfYi.v:6]
	Parameter DWIDTH bound to: 7 - type: integer 
	Parameter AWIDTH bound to: 4 - type: integer 
	Parameter MEM_SIZE bound to: 16 - type: integer 
INFO: [Synth 8-3876] $readmem data file '/tmp/finn_dev_uma/code_gen_ipgen_StreamingFCLayer_Batch_1_qppq8t4w/project_StreamingFCLayer_Batch_1/sol1/impl/ip/hdl/verilog/StreamingFCLayer_Batch_1_Matrix_Vector_ActfYi_rom.dat' is read successfully [/tmp/finn_dev_uma/vivado_stitch_proj_1m6mliy6/finn_vivado_stitch_proj.srcs/sources_1/bd/StreamingDataflowPartition_1/ipshared/6eee/hdl/verilog/StreamingFCLayer_Batch_1_Matrix_Vector_ActfYi.v:21]
INFO: [Synth 8-6155] done synthesizing module 'StreamingFCLayer_Batch_1_Matrix_Vector_ActfYi_rom' (9#1) [/tmp/finn_dev_uma/vivado_stitch_proj_1m6mliy6/finn_vivado_stitch_proj.srcs/sources_1/bd/StreamingDataflowPartition_1/ipshared/6eee/hdl/verilog/StreamingFCLayer_Batch_1_Matrix_Vector_ActfYi.v:6]
INFO: [Synth 8-6155] done synthesizing module 'StreamingFCLayer_Batch_1_Matrix_Vector_ActfYi' (10#1) [/tmp/finn_dev_uma/vivado_stitch_proj_1m6mliy6/finn_vivado_stitch_proj.srcs/sources_1/bd/StreamingDataflowPartition_1/ipshared/6eee/hdl/verilog/StreamingFCLayer_Batch_1_Matrix_Vector_ActfYi.v:39]
INFO: [Synth 8-6157] synthesizing module 'StreamingFCLayer_Batch_1_Matrix_Vector_Actg8j' [/tmp/finn_dev_uma/vivado_stitch_proj_1m6mliy6/finn_vivado_stitch_proj.srcs/sources_1/bd/StreamingDataflowPartition_1/ipshared/6eee/hdl/verilog/StreamingFCLayer_Batch_1_Matrix_Vector_Actg8j.v:39]
	Parameter DataWidth bound to: 8 - type: integer 
	Parameter AddressRange bound to: 16 - type: integer 
	Parameter AddressWidth bound to: 4 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'StreamingFCLayer_Batch_1_Matrix_Vector_Actg8j_rom' [/tmp/finn_dev_uma/vivado_stitch_proj_1m6mliy6/finn_vivado_stitch_proj.srcs/sources_1/bd/StreamingDataflowPartition_1/ipshared/6eee/hdl/verilog/StreamingFCLayer_Batch_1_Matrix_Vector_Actg8j.v:6]
	Parameter DWIDTH bound to: 8 - type: integer 
	Parameter AWIDTH bound to: 4 - type: integer 
	Parameter MEM_SIZE bound to: 16 - type: integer 
INFO: [Synth 8-3876] $readmem data file '/tmp/finn_dev_uma/code_gen_ipgen_StreamingFCLayer_Batch_1_qppq8t4w/project_StreamingFCLayer_Batch_1/sol1/impl/ip/hdl/verilog/StreamingFCLayer_Batch_1_Matrix_Vector_Actg8j_rom.dat' is read successfully [/tmp/finn_dev_uma/vivado_stitch_proj_1m6mliy6/finn_vivado_stitch_proj.srcs/sources_1/bd/StreamingDataflowPartition_1/ipshared/6eee/hdl/verilog/StreamingFCLayer_Batch_1_Matrix_Vector_Actg8j.v:21]
INFO: [Synth 8-6155] done synthesizing module 'StreamingFCLayer_Batch_1_Matrix_Vector_Actg8j_rom' (11#1) [/tmp/finn_dev_uma/vivado_stitch_proj_1m6mliy6/finn_vivado_stitch_proj.srcs/sources_1/bd/StreamingDataflowPartition_1/ipshared/6eee/hdl/verilog/StreamingFCLayer_Batch_1_Matrix_Vector_Actg8j.v:6]
INFO: [Synth 8-6155] done synthesizing module 'StreamingFCLayer_Batch_1_Matrix_Vector_Actg8j' (12#1) [/tmp/finn_dev_uma/vivado_stitch_proj_1m6mliy6/finn_vivado_stitch_proj.srcs/sources_1/bd/StreamingDataflowPartition_1/ipshared/6eee/hdl/verilog/StreamingFCLayer_Batch_1_Matrix_Vector_Actg8j.v:39]
INFO: [Synth 8-6157] synthesizing module 'StreamingFCLayer_Batch_1_Matrix_Vector_Acthbi' [/tmp/finn_dev_uma/vivado_stitch_proj_1m6mliy6/finn_vivado_stitch_proj.srcs/sources_1/bd/StreamingDataflowPartition_1/ipshared/6eee/hdl/verilog/StreamingFCLayer_Batch_1_Matrix_Vector_Acthbi.v:39]
	Parameter DataWidth bound to: 4 - type: integer 
	Parameter AddressRange bound to: 16 - type: integer 
	Parameter AddressWidth bound to: 4 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'StreamingFCLayer_Batch_1_Matrix_Vector_Acthbi_rom' [/tmp/finn_dev_uma/vivado_stitch_proj_1m6mliy6/finn_vivado_stitch_proj.srcs/sources_1/bd/StreamingDataflowPartition_1/ipshared/6eee/hdl/verilog/StreamingFCLayer_Batch_1_Matrix_Vector_Acthbi.v:6]
	Parameter DWIDTH bound to: 4 - type: integer 
	Parameter AWIDTH bound to: 4 - type: integer 
	Parameter MEM_SIZE bound to: 16 - type: integer 
INFO: [Synth 8-3876] $readmem data file '/tmp/finn_dev_uma/code_gen_ipgen_StreamingFCLayer_Batch_1_qppq8t4w/project_StreamingFCLayer_Batch_1/sol1/impl/ip/hdl/verilog/StreamingFCLayer_Batch_1_Matrix_Vector_Acthbi_rom.dat' is read successfully [/tmp/finn_dev_uma/vivado_stitch_proj_1m6mliy6/finn_vivado_stitch_proj.srcs/sources_1/bd/StreamingDataflowPartition_1/ipshared/6eee/hdl/verilog/StreamingFCLayer_Batch_1_Matrix_Vector_Acthbi.v:21]
INFO: [Synth 8-6155] done synthesizing module 'StreamingFCLayer_Batch_1_Matrix_Vector_Acthbi_rom' (13#1) [/tmp/finn_dev_uma/vivado_stitch_proj_1m6mliy6/finn_vivado_stitch_proj.srcs/sources_1/bd/StreamingDataflowPartition_1/ipshared/6eee/hdl/verilog/StreamingFCLayer_Batch_1_Matrix_Vector_Acthbi.v:6]
INFO: [Synth 8-6155] done synthesizing module 'StreamingFCLayer_Batch_1_Matrix_Vector_Acthbi' (14#1) [/tmp/finn_dev_uma/vivado_stitch_proj_1m6mliy6/finn_vivado_stitch_proj.srcs/sources_1/bd/StreamingDataflowPartition_1/ipshared/6eee/hdl/verilog/StreamingFCLayer_Batch_1_Matrix_Vector_Acthbi.v:39]
INFO: [Synth 8-6157] synthesizing module 'StreamingFCLayer_Batch_1_Matrix_Vector_Actibs' [/tmp/finn_dev_uma/vivado_stitch_proj_1m6mliy6/finn_vivado_stitch_proj.srcs/sources_1/bd/StreamingDataflowPartition_1/ipshared/6eee/hdl/verilog/StreamingFCLayer_Batch_1_Matrix_Vector_Actibs.v:39]
	Parameter DataWidth bound to: 5 - type: integer 
	Parameter AddressRange bound to: 16 - type: integer 
	Parameter AddressWidth bound to: 4 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'StreamingFCLayer_Batch_1_Matrix_Vector_Actibs_rom' [/tmp/finn_dev_uma/vivado_stitch_proj_1m6mliy6/finn_vivado_stitch_proj.srcs/sources_1/bd/StreamingDataflowPartition_1/ipshared/6eee/hdl/verilog/StreamingFCLayer_Batch_1_Matrix_Vector_Actibs.v:6]
	Parameter DWIDTH bound to: 5 - type: integer 
	Parameter AWIDTH bound to: 4 - type: integer 
	Parameter MEM_SIZE bound to: 16 - type: integer 
INFO: [Synth 8-3876] $readmem data file '/tmp/finn_dev_uma/code_gen_ipgen_StreamingFCLayer_Batch_1_qppq8t4w/project_StreamingFCLayer_Batch_1/sol1/impl/ip/hdl/verilog/StreamingFCLayer_Batch_1_Matrix_Vector_Actibs_rom.dat' is read successfully [/tmp/finn_dev_uma/vivado_stitch_proj_1m6mliy6/finn_vivado_stitch_proj.srcs/sources_1/bd/StreamingDataflowPartition_1/ipshared/6eee/hdl/verilog/StreamingFCLayer_Batch_1_Matrix_Vector_Actibs.v:21]
INFO: [Synth 8-6155] done synthesizing module 'StreamingFCLayer_Batch_1_Matrix_Vector_Actibs_rom' (15#1) [/tmp/finn_dev_uma/vivado_stitch_proj_1m6mliy6/finn_vivado_stitch_proj.srcs/sources_1/bd/StreamingDataflowPartition_1/ipshared/6eee/hdl/verilog/StreamingFCLayer_Batch_1_Matrix_Vector_Actibs.v:6]
INFO: [Synth 8-6155] done synthesizing module 'StreamingFCLayer_Batch_1_Matrix_Vector_Actibs' (16#1) [/tmp/finn_dev_uma/vivado_stitch_proj_1m6mliy6/finn_vivado_stitch_proj.srcs/sources_1/bd/StreamingDataflowPartition_1/ipshared/6eee/hdl/verilog/StreamingFCLayer_Batch_1_Matrix_Vector_Actibs.v:39]
INFO: [Synth 8-6157] synthesizing module 'StreamingFCLayer_Batch_1_Matrix_Vector_ActjbC' [/tmp/finn_dev_uma/vivado_stitch_proj_1m6mliy6/finn_vivado_stitch_proj.srcs/sources_1/bd/StreamingDataflowPartition_1/ipshared/6eee/hdl/verilog/StreamingFCLayer_Batch_1_Matrix_Vector_ActjbC.v:39]
	Parameter DataWidth bound to: 6 - type: integer 
	Parameter AddressRange bound to: 16 - type: integer 
	Parameter AddressWidth bound to: 4 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'StreamingFCLayer_Batch_1_Matrix_Vector_ActjbC_rom' [/tmp/finn_dev_uma/vivado_stitch_proj_1m6mliy6/finn_vivado_stitch_proj.srcs/sources_1/bd/StreamingDataflowPartition_1/ipshared/6eee/hdl/verilog/StreamingFCLayer_Batch_1_Matrix_Vector_ActjbC.v:6]
	Parameter DWIDTH bound to: 6 - type: integer 
	Parameter AWIDTH bound to: 4 - type: integer 
	Parameter MEM_SIZE bound to: 16 - type: integer 
INFO: [Synth 8-3876] $readmem data file '/tmp/finn_dev_uma/code_gen_ipgen_StreamingFCLayer_Batch_1_qppq8t4w/project_StreamingFCLayer_Batch_1/sol1/impl/ip/hdl/verilog/StreamingFCLayer_Batch_1_Matrix_Vector_ActjbC_rom.dat' is read successfully [/tmp/finn_dev_uma/vivado_stitch_proj_1m6mliy6/finn_vivado_stitch_proj.srcs/sources_1/bd/StreamingDataflowPartition_1/ipshared/6eee/hdl/verilog/StreamingFCLayer_Batch_1_Matrix_Vector_ActjbC.v:21]
INFO: [Synth 8-6155] done synthesizing module 'StreamingFCLayer_Batch_1_Matrix_Vector_ActjbC_rom' (17#1) [/tmp/finn_dev_uma/vivado_stitch_proj_1m6mliy6/finn_vivado_stitch_proj.srcs/sources_1/bd/StreamingDataflowPartition_1/ipshared/6eee/hdl/verilog/StreamingFCLayer_Batch_1_Matrix_Vector_ActjbC.v:6]
INFO: [Synth 8-6155] done synthesizing module 'StreamingFCLayer_Batch_1_Matrix_Vector_ActjbC' (18#1) [/tmp/finn_dev_uma/vivado_stitch_proj_1m6mliy6/finn_vivado_stitch_proj.srcs/sources_1/bd/StreamingDataflowPartition_1/ipshared/6eee/hdl/verilog/StreamingFCLayer_Batch_1_Matrix_Vector_ActjbC.v:39]
INFO: [Synth 8-6157] synthesizing module 'StreamingFCLayer_Batch_1_Matrix_Vector_ActkbM' [/tmp/finn_dev_uma/vivado_stitch_proj_1m6mliy6/finn_vivado_stitch_proj.srcs/sources_1/bd/StreamingDataflowPartition_1/ipshared/6eee/hdl/verilog/StreamingFCLayer_Batch_1_Matrix_Vector_ActkbM.v:39]
	Parameter DataWidth bound to: 4 - type: integer 
	Parameter AddressRange bound to: 16 - type: integer 
	Parameter AddressWidth bound to: 4 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'StreamingFCLayer_Batch_1_Matrix_Vector_ActkbM_rom' [/tmp/finn_dev_uma/vivado_stitch_proj_1m6mliy6/finn_vivado_stitch_proj.srcs/sources_1/bd/StreamingDataflowPartition_1/ipshared/6eee/hdl/verilog/StreamingFCLayer_Batch_1_Matrix_Vector_ActkbM.v:6]
	Parameter DWIDTH bound to: 4 - type: integer 
	Parameter AWIDTH bound to: 4 - type: integer 
	Parameter MEM_SIZE bound to: 16 - type: integer 
INFO: [Synth 8-3876] $readmem data file '/tmp/finn_dev_uma/code_gen_ipgen_StreamingFCLayer_Batch_1_qppq8t4w/project_StreamingFCLayer_Batch_1/sol1/impl/ip/hdl/verilog/StreamingFCLayer_Batch_1_Matrix_Vector_ActkbM_rom.dat' is read successfully [/tmp/finn_dev_uma/vivado_stitch_proj_1m6mliy6/finn_vivado_stitch_proj.srcs/sources_1/bd/StreamingDataflowPartition_1/ipshared/6eee/hdl/verilog/StreamingFCLayer_Batch_1_Matrix_Vector_ActkbM.v:21]
INFO: [Synth 8-6155] done synthesizing module 'StreamingFCLayer_Batch_1_Matrix_Vector_ActkbM_rom' (19#1) [/tmp/finn_dev_uma/vivado_stitch_proj_1m6mliy6/finn_vivado_stitch_proj.srcs/sources_1/bd/StreamingDataflowPartition_1/ipshared/6eee/hdl/verilog/StreamingFCLayer_Batch_1_Matrix_Vector_ActkbM.v:6]
INFO: [Synth 8-6155] done synthesizing module 'StreamingFCLayer_Batch_1_Matrix_Vector_ActkbM' (20#1) [/tmp/finn_dev_uma/vivado_stitch_proj_1m6mliy6/finn_vivado_stitch_proj.srcs/sources_1/bd/StreamingDataflowPartition_1/ipshared/6eee/hdl/verilog/StreamingFCLayer_Batch_1_Matrix_Vector_ActkbM.v:39]
INFO: [Synth 8-6157] synthesizing module 'StreamingFCLayer_Batch_1_Matrix_Vector_ActlbW' [/tmp/finn_dev_uma/vivado_stitch_proj_1m6mliy6/finn_vivado_stitch_proj.srcs/sources_1/bd/StreamingDataflowPartition_1/ipshared/6eee/hdl/verilog/StreamingFCLayer_Batch_1_Matrix_Vector_ActlbW.v:39]
	Parameter DataWidth bound to: 6 - type: integer 
	Parameter AddressRange bound to: 16 - type: integer 
	Parameter AddressWidth bound to: 4 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'StreamingFCLayer_Batch_1_Matrix_Vector_ActlbW_rom' [/tmp/finn_dev_uma/vivado_stitch_proj_1m6mliy6/finn_vivado_stitch_proj.srcs/sources_1/bd/StreamingDataflowPartition_1/ipshared/6eee/hdl/verilog/StreamingFCLayer_Batch_1_Matrix_Vector_ActlbW.v:6]
	Parameter DWIDTH bound to: 6 - type: integer 
	Parameter AWIDTH bound to: 4 - type: integer 
	Parameter MEM_SIZE bound to: 16 - type: integer 
INFO: [Synth 8-3876] $readmem data file '/tmp/finn_dev_uma/code_gen_ipgen_StreamingFCLayer_Batch_1_qppq8t4w/project_StreamingFCLayer_Batch_1/sol1/impl/ip/hdl/verilog/StreamingFCLayer_Batch_1_Matrix_Vector_ActlbW_rom.dat' is read successfully [/tmp/finn_dev_uma/vivado_stitch_proj_1m6mliy6/finn_vivado_stitch_proj.srcs/sources_1/bd/StreamingDataflowPartition_1/ipshared/6eee/hdl/verilog/StreamingFCLayer_Batch_1_Matrix_Vector_ActlbW.v:21]
INFO: [Synth 8-6155] done synthesizing module 'StreamingFCLayer_Batch_1_Matrix_Vector_ActlbW_rom' (21#1) [/tmp/finn_dev_uma/vivado_stitch_proj_1m6mliy6/finn_vivado_stitch_proj.srcs/sources_1/bd/StreamingDataflowPartition_1/ipshared/6eee/hdl/verilog/StreamingFCLayer_Batch_1_Matrix_Vector_ActlbW.v:6]
INFO: [Synth 8-6155] done synthesizing module 'StreamingFCLayer_Batch_1_Matrix_Vector_ActlbW' (22#1) [/tmp/finn_dev_uma/vivado_stitch_proj_1m6mliy6/finn_vivado_stitch_proj.srcs/sources_1/bd/StreamingDataflowPartition_1/ipshared/6eee/hdl/verilog/StreamingFCLayer_Batch_1_Matrix_Vector_ActlbW.v:39]
INFO: [Synth 8-6157] synthesizing module 'StreamingFCLayer_Batch_1_Matrix_Vector_Actmb6' [/tmp/finn_dev_uma/vivado_stitch_proj_1m6mliy6/finn_vivado_stitch_proj.srcs/sources_1/bd/StreamingDataflowPartition_1/ipshared/6eee/hdl/verilog/StreamingFCLayer_Batch_1_Matrix_Vector_Actmb6.v:39]
	Parameter DataWidth bound to: 7 - type: integer 
	Parameter AddressRange bound to: 16 - type: integer 
	Parameter AddressWidth bound to: 4 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'StreamingFCLayer_Batch_1_Matrix_Vector_Actmb6_rom' [/tmp/finn_dev_uma/vivado_stitch_proj_1m6mliy6/finn_vivado_stitch_proj.srcs/sources_1/bd/StreamingDataflowPartition_1/ipshared/6eee/hdl/verilog/StreamingFCLayer_Batch_1_Matrix_Vector_Actmb6.v:6]
	Parameter DWIDTH bound to: 7 - type: integer 
	Parameter AWIDTH bound to: 4 - type: integer 
	Parameter MEM_SIZE bound to: 16 - type: integer 
INFO: [Synth 8-3876] $readmem data file '/tmp/finn_dev_uma/code_gen_ipgen_StreamingFCLayer_Batch_1_qppq8t4w/project_StreamingFCLayer_Batch_1/sol1/impl/ip/hdl/verilog/StreamingFCLayer_Batch_1_Matrix_Vector_Actmb6_rom.dat' is read successfully [/tmp/finn_dev_uma/vivado_stitch_proj_1m6mliy6/finn_vivado_stitch_proj.srcs/sources_1/bd/StreamingDataflowPartition_1/ipshared/6eee/hdl/verilog/StreamingFCLayer_Batch_1_Matrix_Vector_Actmb6.v:21]
INFO: [Synth 8-6155] done synthesizing module 'StreamingFCLayer_Batch_1_Matrix_Vector_Actmb6_rom' (23#1) [/tmp/finn_dev_uma/vivado_stitch_proj_1m6mliy6/finn_vivado_stitch_proj.srcs/sources_1/bd/StreamingDataflowPartition_1/ipshared/6eee/hdl/verilog/StreamingFCLayer_Batch_1_Matrix_Vector_Actmb6.v:6]
INFO: [Synth 8-6155] done synthesizing module 'StreamingFCLayer_Batch_1_Matrix_Vector_Actmb6' (24#1) [/tmp/finn_dev_uma/vivado_stitch_proj_1m6mliy6/finn_vivado_stitch_proj.srcs/sources_1/bd/StreamingDataflowPartition_1/ipshared/6eee/hdl/verilog/StreamingFCLayer_Batch_1_Matrix_Vector_Actmb6.v:39]
INFO: [Synth 8-6157] synthesizing module 'StreamingFCLayer_Batch_1_StreamingFCLayer_ncg' [/tmp/finn_dev_uma/vivado_stitch_proj_1m6mliy6/finn_vivado_stitch_proj.srcs/sources_1/bd/StreamingDataflowPartition_1/ipshared/6eee/hdl/verilog/StreamingFCLayer_Batch_1_StreamingFCLayer_ncg.v:8]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter din2_WIDTH bound to: 32 - type: integer 
	Parameter din3_WIDTH bound to: 32 - type: integer 
	Parameter din4_WIDTH bound to: 2 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'StreamingFCLayer_Batch_1_StreamingFCLayer_ncg' (25#1) [/tmp/finn_dev_uma/vivado_stitch_proj_1m6mliy6/finn_vivado_stitch_proj.srcs/sources_1/bd/StreamingDataflowPartition_1/ipshared/6eee/hdl/verilog/StreamingFCLayer_Batch_1_StreamingFCLayer_ncg.v:8]
INFO: [Synth 8-6157] synthesizing module 'StreamingFCLayer_Batch_1_StreamingFCLayer_ocq' [/tmp/finn_dev_uma/vivado_stitch_proj_1m6mliy6/finn_vivado_stitch_proj.srcs/sources_1/bd/StreamingDataflowPartition_1/ipshared/6eee/hdl/verilog/StreamingFCLayer_Batch_1_StreamingFCLayer_ocq.v:16]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 2 - type: integer 
	Parameter din1_WIDTH bound to: 2 - type: integer 
	Parameter dout_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'StreamingFCLayer_Batch_1_StreamingFCLayer_ocq_Mul_LUT_0' [/tmp/finn_dev_uma/vivado_stitch_proj_1m6mliy6/finn_vivado_stitch_proj.srcs/sources_1/bd/StreamingDataflowPartition_1/ipshared/6eee/hdl/verilog/StreamingFCLayer_Batch_1_StreamingFCLayer_ocq.v:8]
INFO: [Synth 8-6155] done synthesizing module 'StreamingFCLayer_Batch_1_StreamingFCLayer_ocq_Mul_LUT_0' (26#1) [/tmp/finn_dev_uma/vivado_stitch_proj_1m6mliy6/finn_vivado_stitch_proj.srcs/sources_1/bd/StreamingDataflowPartition_1/ipshared/6eee/hdl/verilog/StreamingFCLayer_Batch_1_StreamingFCLayer_ocq.v:8]
INFO: [Synth 8-6155] done synthesizing module 'StreamingFCLayer_Batch_1_StreamingFCLayer_ocq' (27#1) [/tmp/finn_dev_uma/vivado_stitch_proj_1m6mliy6/finn_vivado_stitch_proj.srcs/sources_1/bd/StreamingDataflowPartition_1/ipshared/6eee/hdl/verilog/StreamingFCLayer_Batch_1_StreamingFCLayer_ocq.v:16]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tmp/finn_dev_uma/vivado_stitch_proj_1m6mliy6/finn_vivado_stitch_proj.srcs/sources_1/bd/StreamingDataflowPartition_1/ipshared/6eee/hdl/verilog/StreamingFCLayer_Batch_1_Matrix_Vector_Activa.v:2258]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tmp/finn_dev_uma/vivado_stitch_proj_1m6mliy6/finn_vivado_stitch_proj.srcs/sources_1/bd/StreamingDataflowPartition_1/ipshared/6eee/hdl/verilog/StreamingFCLayer_Batch_1_Matrix_Vector_Activa.v:2260]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tmp/finn_dev_uma/vivado_stitch_proj_1m6mliy6/finn_vivado_stitch_proj.srcs/sources_1/bd/StreamingDataflowPartition_1/ipshared/6eee/hdl/verilog/StreamingFCLayer_Batch_1_Matrix_Vector_Activa.v:2262]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tmp/finn_dev_uma/vivado_stitch_proj_1m6mliy6/finn_vivado_stitch_proj.srcs/sources_1/bd/StreamingDataflowPartition_1/ipshared/6eee/hdl/verilog/StreamingFCLayer_Batch_1_Matrix_Vector_Activa.v:2264]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tmp/finn_dev_uma/vivado_stitch_proj_1m6mliy6/finn_vivado_stitch_proj.srcs/sources_1/bd/StreamingDataflowPartition_1/ipshared/6eee/hdl/verilog/StreamingFCLayer_Batch_1_Matrix_Vector_Activa.v:2266]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tmp/finn_dev_uma/vivado_stitch_proj_1m6mliy6/finn_vivado_stitch_proj.srcs/sources_1/bd/StreamingDataflowPartition_1/ipshared/6eee/hdl/verilog/StreamingFCLayer_Batch_1_Matrix_Vector_Activa.v:2402]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tmp/finn_dev_uma/vivado_stitch_proj_1m6mliy6/finn_vivado_stitch_proj.srcs/sources_1/bd/StreamingDataflowPartition_1/ipshared/6eee/hdl/verilog/StreamingFCLayer_Batch_1_Matrix_Vector_Activa.v:2404]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tmp/finn_dev_uma/vivado_stitch_proj_1m6mliy6/finn_vivado_stitch_proj.srcs/sources_1/bd/StreamingDataflowPartition_1/ipshared/6eee/hdl/verilog/StreamingFCLayer_Batch_1_Matrix_Vector_Activa.v:2406]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tmp/finn_dev_uma/vivado_stitch_proj_1m6mliy6/finn_vivado_stitch_proj.srcs/sources_1/bd/StreamingDataflowPartition_1/ipshared/6eee/hdl/verilog/StreamingFCLayer_Batch_1_Matrix_Vector_Activa.v:2408]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tmp/finn_dev_uma/vivado_stitch_proj_1m6mliy6/finn_vivado_stitch_proj.srcs/sources_1/bd/StreamingDataflowPartition_1/ipshared/6eee/hdl/verilog/StreamingFCLayer_Batch_1_Matrix_Vector_Activa.v:2410]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tmp/finn_dev_uma/vivado_stitch_proj_1m6mliy6/finn_vivado_stitch_proj.srcs/sources_1/bd/StreamingDataflowPartition_1/ipshared/6eee/hdl/verilog/StreamingFCLayer_Batch_1_Matrix_Vector_Activa.v:2412]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/tmp/finn_dev_uma/vivado_stitch_proj_1m6mliy6/finn_vivado_stitch_proj.srcs/sources_1/bd/StreamingDataflowPartition_1/ipshared/6eee/hdl/verilog/StreamingFCLayer_Batch_1_Matrix_Vector_Activa.v:2414]
INFO: [Synth 8-6155] done synthesizing module 'StreamingFCLayer_Batch_1_Matrix_Vector_Activa' (28#1) [/tmp/finn_dev_uma/vivado_stitch_proj_1m6mliy6/finn_vivado_stitch_proj.srcs/sources_1/bd/StreamingDataflowPartition_1/ipshared/6eee/hdl/verilog/StreamingFCLayer_Batch_1_Matrix_Vector_Activa.v:10]
INFO: [Synth 8-6157] synthesizing module 'regslice_both' [/tmp/finn_dev_uma/vivado_stitch_proj_1m6mliy6/finn_vivado_stitch_proj.srcs/sources_1/bd/StreamingDataflowPartition_1/ipshared/6eee/hdl/verilog/regslice_core.v:8]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter W bound to: 33 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'ibuf' [/tmp/finn_dev_uma/vivado_stitch_proj_1m6mliy6/finn_vivado_stitch_proj.srcs/sources_1/bd/StreamingDataflowPartition_1/ipshared/6eee/hdl/verilog/regslice_core.v:372]
	Parameter W bound to: 33 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'ibuf' (29#1) [/tmp/finn_dev_uma/vivado_stitch_proj_1m6mliy6/finn_vivado_stitch_proj.srcs/sources_1/bd/StreamingDataflowPartition_1/ipshared/6eee/hdl/verilog/regslice_core.v:372]
INFO: [Synth 8-6157] synthesizing module 'obuf' [/tmp/finn_dev_uma/vivado_stitch_proj_1m6mliy6/finn_vivado_stitch_proj.srcs/sources_1/bd/StreamingDataflowPartition_1/ipshared/6eee/hdl/verilog/regslice_core.v:402]
	Parameter W bound to: 33 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'obuf' (30#1) [/tmp/finn_dev_uma/vivado_stitch_proj_1m6mliy6/finn_vivado_stitch_proj.srcs/sources_1/bd/StreamingDataflowPartition_1/ipshared/6eee/hdl/verilog/regslice_core.v:402]
INFO: [Synth 8-6155] done synthesizing module 'regslice_both' (31#1) [/tmp/finn_dev_uma/vivado_stitch_proj_1m6mliy6/finn_vivado_stitch_proj.srcs/sources_1/bd/StreamingDataflowPartition_1/ipshared/6eee/hdl/verilog/regslice_core.v:8]
INFO: [Synth 8-6157] synthesizing module 'regslice_both__parameterized0' [/tmp/finn_dev_uma/vivado_stitch_proj_1m6mliy6/finn_vivado_stitch_proj.srcs/sources_1/bd/StreamingDataflowPartition_1/ipshared/6eee/hdl/verilog/regslice_core.v:8]
	Parameter DataWidth bound to: 128 - type: integer 
	Parameter W bound to: 129 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'ibuf__parameterized0' [/tmp/finn_dev_uma/vivado_stitch_proj_1m6mliy6/finn_vivado_stitch_proj.srcs/sources_1/bd/StreamingDataflowPartition_1/ipshared/6eee/hdl/verilog/regslice_core.v:372]
	Parameter W bound to: 129 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'ibuf__parameterized0' (31#1) [/tmp/finn_dev_uma/vivado_stitch_proj_1m6mliy6/finn_vivado_stitch_proj.srcs/sources_1/bd/StreamingDataflowPartition_1/ipshared/6eee/hdl/verilog/regslice_core.v:372]
INFO: [Synth 8-6157] synthesizing module 'obuf__parameterized0' [/tmp/finn_dev_uma/vivado_stitch_proj_1m6mliy6/finn_vivado_stitch_proj.srcs/sources_1/bd/StreamingDataflowPartition_1/ipshared/6eee/hdl/verilog/regslice_core.v:402]
	Parameter W bound to: 129 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'obuf__parameterized0' (31#1) [/tmp/finn_dev_uma/vivado_stitch_proj_1m6mliy6/finn_vivado_stitch_proj.srcs/sources_1/bd/StreamingDataflowPartition_1/ipshared/6eee/hdl/verilog/regslice_core.v:402]
INFO: [Synth 8-6155] done synthesizing module 'regslice_both__parameterized0' (31#1) [/tmp/finn_dev_uma/vivado_stitch_proj_1m6mliy6/finn_vivado_stitch_proj.srcs/sources_1/bd/StreamingDataflowPartition_1/ipshared/6eee/hdl/verilog/regslice_core.v:8]
INFO: [Synth 8-6157] synthesizing module 'regslice_both__parameterized1' [/tmp/finn_dev_uma/vivado_stitch_proj_1m6mliy6/finn_vivado_stitch_proj.srcs/sources_1/bd/StreamingDataflowPartition_1/ipshared/6eee/hdl/verilog/regslice_core.v:8]
	Parameter DataWidth bound to: 8 - type: integer 
	Parameter W bound to: 9 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'ibuf__parameterized1' [/tmp/finn_dev_uma/vivado_stitch_proj_1m6mliy6/finn_vivado_stitch_proj.srcs/sources_1/bd/StreamingDataflowPartition_1/ipshared/6eee/hdl/verilog/regslice_core.v:372]
	Parameter W bound to: 9 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'ibuf__parameterized1' (31#1) [/tmp/finn_dev_uma/vivado_stitch_proj_1m6mliy6/finn_vivado_stitch_proj.srcs/sources_1/bd/StreamingDataflowPartition_1/ipshared/6eee/hdl/verilog/regslice_core.v:372]
INFO: [Synth 8-6157] synthesizing module 'obuf__parameterized1' [/tmp/finn_dev_uma/vivado_stitch_proj_1m6mliy6/finn_vivado_stitch_proj.srcs/sources_1/bd/StreamingDataflowPartition_1/ipshared/6eee/hdl/verilog/regslice_core.v:402]
	Parameter W bound to: 9 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'obuf__parameterized1' (31#1) [/tmp/finn_dev_uma/vivado_stitch_proj_1m6mliy6/finn_vivado_stitch_proj.srcs/sources_1/bd/StreamingDataflowPartition_1/ipshared/6eee/hdl/verilog/regslice_core.v:402]
INFO: [Synth 8-6155] done synthesizing module 'regslice_both__parameterized1' (31#1) [/tmp/finn_dev_uma/vivado_stitch_proj_1m6mliy6/finn_vivado_stitch_proj.srcs/sources_1/bd/StreamingDataflowPartition_1/ipshared/6eee/hdl/verilog/regslice_core.v:8]
INFO: [Synth 8-6155] done synthesizing module 'StreamingFCLayer_Batch_1_StreamingFCLayer_Batch_1' (32#1) [/tmp/finn_dev_uma/vivado_stitch_proj_1m6mliy6/finn_vivado_stitch_proj.srcs/sources_1/bd/StreamingDataflowPartition_1/ipshared/6eee/hdl/verilog/StreamingFCLayer_Batch_1_StreamingFCLayer_Batch_1.v:12]
INFO: [Synth 8-6155] done synthesizing module 'StreamingDataflowPartition_1_StreamingDataflowPartition_1_StreamingFCLayer_Batch_1_0' (33#1) [/tmp/finn_dev_uma/vivado_stitch_proj_1m6mliy6/finn_vivado_stitch_proj.srcs/sources_1/bd/StreamingDataflowPartition_1/ip/StreamingDataflowPartition_1_StreamingDataflowPartition_1_StreamingFCLayer_Batch_1_0/synth/StreamingDataflowPartition_1_StreamingDataflowPartition_1_StreamingFCLayer_Batch_1_0.v:58]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 2197.320 ; gain = 60.883 ; free physical = 1064 ; free virtual = 5154
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 2212.164 ; gain = 75.727 ; free physical = 1047 ; free virtual = 5138
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 2212.164 ; gain = 75.727 ; free physical = 1047 ; free virtual = 5138
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2212.164 ; gain = 0.000 ; free physical = 1036 ; free virtual = 5132
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/tmp/finn_dev_uma/vivado_stitch_proj_1m6mliy6/finn_vivado_stitch_proj.srcs/sources_1/bd/StreamingDataflowPartition_1/ip/StreamingDataflowPartition_1_StreamingDataflowPartition_1_StreamingFCLayer_Batch_1_0/constraints/StreamingFCLayer_Batch_1_StreamingFCLayer_Batch_1_ooc.xdc] for cell 'inst'
Finished Parsing XDC File [/tmp/finn_dev_uma/vivado_stitch_proj_1m6mliy6/finn_vivado_stitch_proj.srcs/sources_1/bd/StreamingDataflowPartition_1/ip/StreamingDataflowPartition_1_StreamingDataflowPartition_1_StreamingFCLayer_Batch_1_0/constraints/StreamingFCLayer_Batch_1_StreamingFCLayer_Batch_1_ooc.xdc] for cell 'inst'
Parsing XDC File [/tmp/finn_dev_uma/vivado_stitch_proj_1m6mliy6/finn_vivado_stitch_proj.runs/StreamingDataflowPartition_1_StreamingDataflowPartition_1_StreamingFCLayer_Batch_1_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [/tmp/finn_dev_uma/vivado_stitch_proj_1m6mliy6/finn_vivado_stitch_proj.runs/StreamingDataflowPartition_1_StreamingDataflowPartition_1_StreamingFCLayer_Batch_1_0_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2377.945 ; gain = 0.000 ; free physical = 956 ; free virtual = 5043
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2377.945 ; gain = 0.000 ; free physical = 956 ; free virtual = 5042
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:13 ; elapsed = 00:00:16 . Memory (MB): peak = 2377.945 ; gain = 241.508 ; free physical = 1129 ; free virtual = 5215
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:13 ; elapsed = 00:00:16 . Memory (MB): peak = 2377.945 ; gain = 241.508 ; free physical = 1129 ; free virtual = 5215
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for inst. (constraint file  /tmp/finn_dev_uma/vivado_stitch_proj_1m6mliy6/finn_vivado_stitch_proj.runs/StreamingDataflowPartition_1_StreamingDataflowPartition_1_StreamingFCLayer_Batch_1_0_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:13 ; elapsed = 00:00:16 . Memory (MB): peak = 2377.945 ; gain = 241.508 ; free physical = 1128 ; free virtual = 5215
---------------------------------------------------------------------------------
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:14 ; elapsed = 00:00:17 . Memory (MB): peak = 2377.945 ; gain = 241.508 ; free physical = 1096 ; free virtual = 5193
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   32 Bit       Adders := 2     
	   3 Input    9 Bit       Adders := 8     
	   2 Input    7 Bit       Adders := 5     
	   2 Input    6 Bit       Adders := 8     
	   3 Input    6 Bit       Adders := 4     
	   2 Input    5 Bit       Adders := 28    
	   3 Input    2 Bit       Adders := 4     
+---XORs : 
	   2 Input      1 Bit         XORs := 12    
+---Registers : 
	              129 Bit    Registers := 2     
	               33 Bit    Registers := 2     
	               32 Bit    Registers := 5     
	                9 Bit    Registers := 10    
	                8 Bit    Registers := 2     
	                7 Bit    Registers := 8     
	                6 Bit    Registers := 7     
	                5 Bit    Registers := 10    
	                4 Bit    Registers := 3     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 63    
	                1 Bit    Registers := 7     
+---Multipliers : 
	                2x3  Multipliers := 64    
+---Muxes : 
	   2 Input  129 Bit        Muxes := 1     
	   2 Input   33 Bit        Muxes := 1     
	   2 Input   32 Bit        Muxes := 6     
	   2 Input    9 Bit        Muxes := 9     
	   6 Input    4 Bit        Muxes := 1     
	   2 Input    4 Bit        Muxes := 1     
	   6 Input    3 Bit        Muxes := 1     
	   2 Input    2 Bit        Muxes := 4     
	   4 Input    2 Bit        Muxes := 3     
	   2 Input    1 Bit        Muxes := 27    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:24 ; elapsed = 00:00:27 . Memory (MB): peak = 2377.945 ; gain = 241.508 ; free physical = 737 ; free virtual = 4845
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

ROM: Preliminary Mapping	Report
+--------------------------------------------------+------------+---------------+----------------+
|Module Name                                       | RTL Object | Depth x Width | Implemented As | 
+--------------------------------------------------+------------+---------------+----------------+
|StreamingFCLayer_Batch_1_Matrix_Vector_Actbkb_rom | p_0_out    | 16x5          | LUT            | 
|StreamingFCLayer_Batch_1_Matrix_Vector_Actcud_rom | p_0_out    | 16x7          | LUT            | 
|StreamingFCLayer_Batch_1_Matrix_Vector_ActdEe_rom | p_0_out    | 16x8          | LUT            | 
|StreamingFCLayer_Batch_1_Matrix_Vector_ActeOg_rom | p_0_out    | 16x6          | LUT            | 
|StreamingFCLayer_Batch_1_Matrix_Vector_ActfYi_rom | p_0_out    | 16x7          | LUT            | 
|StreamingFCLayer_Batch_1_Matrix_Vector_Actg8j_rom | p_0_out    | 16x8          | LUT            | 
|StreamingFCLayer_Batch_1_Matrix_Vector_Acthbi_rom | p_0_out    | 16x4          | LUT            | 
|StreamingFCLayer_Batch_1_Matrix_Vector_Actibs_rom | p_0_out    | 16x5          | LUT            | 
|StreamingFCLayer_Batch_1_Matrix_Vector_ActjbC_rom | p_0_out    | 16x6          | LUT            | 
|StreamingFCLayer_Batch_1_Matrix_Vector_ActkbM_rom | p_0_out    | 16x4          | LUT            | 
|StreamingFCLayer_Batch_1_Matrix_Vector_ActlbW_rom | p_0_out    | 16x6          | LUT            | 
|StreamingFCLayer_Batch_1_Matrix_Vector_Actmb6_rom | p_0_out    | 16x7          | LUT            | 
+--------------------------------------------------+------------+---------------+----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:29 ; elapsed = 00:00:34 . Memory (MB): peak = 2377.945 ; gain = 241.508 ; free physical = 1693 ; free virtual = 5798
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:34 ; elapsed = 00:00:38 . Memory (MB): peak = 2377.945 ; gain = 241.508 ; free physical = 1463 ; free virtual = 5571
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:35 ; elapsed = 00:00:39 . Memory (MB): peak = 2383.258 ; gain = 246.820 ; free physical = 1372 ; free virtual = 5497
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:38 ; elapsed = 00:00:42 . Memory (MB): peak = 2383.258 ; gain = 246.820 ; free physical = 1203 ; free virtual = 5311
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:38 ; elapsed = 00:00:42 . Memory (MB): peak = 2383.258 ; gain = 246.820 ; free physical = 1202 ; free virtual = 5310
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:38 ; elapsed = 00:00:43 . Memory (MB): peak = 2383.258 ; gain = 246.820 ; free physical = 1183 ; free virtual = 5296
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:38 ; elapsed = 00:00:43 . Memory (MB): peak = 2383.258 ; gain = 246.820 ; free physical = 1183 ; free virtual = 5296
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:38 ; elapsed = 00:00:43 . Memory (MB): peak = 2383.258 ; gain = 246.820 ; free physical = 1176 ; free virtual = 5289
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:38 ; elapsed = 00:00:43 . Memory (MB): peak = 2383.258 ; gain = 246.820 ; free physical = 1175 ; free virtual = 5288
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |CARRY4 |    80|
|2     |LUT1   |    22|
|3     |LUT2   |    30|
|4     |LUT3   |   157|
|5     |LUT4   |   465|
|6     |LUT5   |   138|
|7     |LUT6   |   369|
|8     |FDRE   |   895|
|9     |FDSE   |     6|
+------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:38 ; elapsed = 00:00:43 . Memory (MB): peak = 2383.258 ; gain = 246.820 ; free physical = 1175 ; free virtual = 5288
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:36 ; elapsed = 00:00:40 . Memory (MB): peak = 2383.258 ; gain = 81.039 ; free physical = 1217 ; free virtual = 5330
Synthesis Optimization Complete : Time (s): cpu = 00:00:38 ; elapsed = 00:00:43 . Memory (MB): peak = 2383.266 ; gain = 246.820 ; free physical = 1217 ; free virtual = 5330
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2383.266 ; gain = 0.000 ; free physical = 1287 ; free virtual = 5400
INFO: [Netlist 29-17] Analyzing 80 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2415.273 ; gain = 0.000 ; free physical = 659 ; free virtual = 4773
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
121 Infos, 12 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:50 ; elapsed = 00:00:51 . Memory (MB): peak = 2415.273 ; gain = 278.859 ; free physical = 655 ; free virtual = 4762
INFO: [Common 17-1381] The checkpoint '/tmp/finn_dev_uma/vivado_stitch_proj_1m6mliy6/finn_vivado_stitch_proj.runs/StreamingDataflowPartition_1_StreamingDataflowPartition_1_StreamingFCLayer_Batch_1_0_synth_1/StreamingDataflowPartition_1_StreamingDataflowPartition_1_StreamingFCLayer_Batch_1_0.dcp' has been generated.
WARNING: [Common 17-576] 'use_project_ipc' is deprecated. This option is deprecated and no longer used.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP StreamingDataflowPartition_1_StreamingDataflowPartition_1_StreamingFCLayer_Batch_1_0, cache-ID = 8bd82adafb488c20
INFO: [Coretcl 2-1174] Renamed 35 cell refs.
INFO: [Common 17-1381] The checkpoint '/tmp/finn_dev_uma/vivado_stitch_proj_1m6mliy6/finn_vivado_stitch_proj.runs/StreamingDataflowPartition_1_StreamingDataflowPartition_1_StreamingFCLayer_Batch_1_0_synth_1/StreamingDataflowPartition_1_StreamingDataflowPartition_1_StreamingFCLayer_Batch_1_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file StreamingDataflowPartition_1_StreamingDataflowPartition_1_StreamingFCLayer_Batch_1_0_utilization_synth.rpt -pb StreamingDataflowPartition_1_StreamingDataflowPartition_1_StreamingFCLayer_Batch_1_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed Jan 27 06:03:37 2021...
