// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2017.2
// Copyright (C) 1986-2017 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#ifndef _correlateTop_HH_
#define _correlateTop_HH_

#include "systemc.h"
#include "AESL_pkg.h"


namespace ap_rtl {

struct correlateTop : public sc_module {
    // Port declarations 11
    sc_in_clk ap_clk;
    sc_in< sc_logic > ap_rst_n;
    sc_in< sc_lv<32> > i_data_TDATA;
    sc_in< sc_logic > i_data_TVALID;
    sc_out< sc_logic > i_data_TREADY;
    sc_in< sc_lv<1> > i_data_TLAST;
    sc_out< sc_lv<32> > o_data_TDATA;
    sc_out< sc_logic > o_data_TVALID;
    sc_in< sc_logic > o_data_TREADY;
    sc_out< sc_lv<1> > o_data_TLAST;
    sc_in< sc_lv<1> > start_V;


    // Module declarations
    correlateTop(sc_module_name name);
    SC_HAS_PROCESS(correlateTop);

    ~correlateTop();

    sc_trace_file* mVcdFile;

    ofstream mHdltvinHandle;
    ofstream mHdltvoutHandle;
    sc_signal< sc_logic > ap_rst_n_inv;
    sc_signal< sc_lv<32> > i_data_data_V_0_data_out;
    sc_signal< sc_logic > i_data_data_V_0_vld_in;
    sc_signal< sc_logic > i_data_data_V_0_vld_out;
    sc_signal< sc_logic > i_data_data_V_0_ack_in;
    sc_signal< sc_logic > i_data_data_V_0_ack_out;
    sc_signal< sc_lv<32> > i_data_data_V_0_payload_A;
    sc_signal< sc_lv<32> > i_data_data_V_0_payload_B;
    sc_signal< sc_logic > i_data_data_V_0_sel_rd;
    sc_signal< sc_logic > i_data_data_V_0_sel_wr;
    sc_signal< sc_logic > i_data_data_V_0_sel;
    sc_signal< sc_logic > i_data_data_V_0_load_A;
    sc_signal< sc_logic > i_data_data_V_0_load_B;
    sc_signal< sc_lv<2> > i_data_data_V_0_state;
    sc_signal< sc_logic > i_data_data_V_0_state_cmp_full;
    sc_signal< sc_lv<1> > i_data_last_V_0_data_out;
    sc_signal< sc_logic > i_data_last_V_0_vld_in;
    sc_signal< sc_logic > i_data_last_V_0_vld_out;
    sc_signal< sc_logic > i_data_last_V_0_ack_in;
    sc_signal< sc_logic > i_data_last_V_0_ack_out;
    sc_signal< sc_lv<1> > i_data_last_V_0_payload_A;
    sc_signal< sc_lv<1> > i_data_last_V_0_payload_B;
    sc_signal< sc_logic > i_data_last_V_0_sel_rd;
    sc_signal< sc_logic > i_data_last_V_0_sel_wr;
    sc_signal< sc_logic > i_data_last_V_0_sel;
    sc_signal< sc_logic > i_data_last_V_0_load_A;
    sc_signal< sc_logic > i_data_last_V_0_load_B;
    sc_signal< sc_lv<2> > i_data_last_V_0_state;
    sc_signal< sc_logic > i_data_last_V_0_state_cmp_full;
    sc_signal< sc_lv<32> > o_data_data_V_1_data_out;
    sc_signal< sc_logic > o_data_data_V_1_vld_in;
    sc_signal< sc_logic > o_data_data_V_1_vld_out;
    sc_signal< sc_logic > o_data_data_V_1_ack_in;
    sc_signal< sc_logic > o_data_data_V_1_ack_out;
    sc_signal< sc_lv<32> > o_data_data_V_1_payload_A;
    sc_signal< sc_lv<32> > o_data_data_V_1_payload_B;
    sc_signal< sc_logic > o_data_data_V_1_sel_rd;
    sc_signal< sc_logic > o_data_data_V_1_sel_wr;
    sc_signal< sc_logic > o_data_data_V_1_sel;
    sc_signal< sc_logic > o_data_data_V_1_load_A;
    sc_signal< sc_logic > o_data_data_V_1_load_B;
    sc_signal< sc_lv<2> > o_data_data_V_1_state;
    sc_signal< sc_logic > o_data_data_V_1_state_cmp_full;
    sc_signal< sc_lv<1> > o_data_last_V_1_data_out;
    sc_signal< sc_logic > o_data_last_V_1_vld_in;
    sc_signal< sc_logic > o_data_last_V_1_vld_out;
    sc_signal< sc_logic > o_data_last_V_1_ack_in;
    sc_signal< sc_logic > o_data_last_V_1_ack_out;
    sc_signal< sc_lv<1> > o_data_last_V_1_payload_A;
    sc_signal< sc_lv<1> > o_data_last_V_1_payload_B;
    sc_signal< sc_logic > o_data_last_V_1_sel_rd;
    sc_signal< sc_logic > o_data_last_V_1_sel_wr;
    sc_signal< sc_logic > o_data_last_V_1_sel;
    sc_signal< sc_logic > o_data_last_V_1_load_A;
    sc_signal< sc_logic > o_data_last_V_1_load_B;
    sc_signal< sc_lv<2> > o_data_last_V_1_state;
    sc_signal< sc_logic > o_data_last_V_1_state_cmp_full;
    sc_signal< sc_lv<1> > currentState;
    sc_signal< sc_lv<4> > phaseClass_V;
    sc_signal< sc_lv<32> > loadCount_V;
    sc_signal< sc_lv<32> > cor_phaseClass0_V_14;
    sc_signal< sc_lv<32> > cor_phaseClass0_V_13;
    sc_signal< sc_lv<32> > cor_phaseClass0_V_12;
    sc_signal< sc_lv<32> > cor_phaseClass0_V_11;
    sc_signal< sc_lv<32> > cor_phaseClass0_V_10;
    sc_signal< sc_lv<32> > cor_phaseClass0_V_9;
    sc_signal< sc_lv<32> > cor_phaseClass0_V_8;
    sc_signal< sc_lv<32> > cor_phaseClass0_V_7;
    sc_signal< sc_lv<32> > cor_phaseClass0_V_6;
    sc_signal< sc_lv<32> > cor_phaseClass0_V_5;
    sc_signal< sc_lv<32> > cor_phaseClass0_V_4;
    sc_signal< sc_lv<21> > cor_phaseClass0_V_3;
    sc_signal< sc_lv<21> > cor_phaseClass0_V_2;
    sc_signal< sc_lv<21> > cor_phaseClass0_V_1;
    sc_signal< sc_lv<21> > cor_phaseClass0_V_0;
    sc_signal< sc_logic > i_data_TDATA_blk_n;
    sc_signal< sc_lv<1> > ap_CS_fsm;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage0;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter1;
    sc_signal< bool > ap_block_pp0_stage0_flag00000000;
    sc_signal< sc_lv<1> > currentState_load_reg_561;
    sc_signal< sc_logic > o_data_TDATA_blk_n;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter4;
    sc_signal< sc_lv<1> > ap_reg_pp0_iter3_currentState_load_reg_561;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter5;
    sc_signal< sc_lv<1> > ap_reg_pp0_iter4_currentState_load_reg_561;
    sc_signal< sc_lv<1> > start_V_read_read_fu_98_p2;
    sc_signal< sc_lv<1> > start_V_read_reg_557;
    sc_signal< bool > ap_block_state1_pp0_stage0_iter0;
    sc_signal< bool > ap_block_state2_pp0_stage0_iter1;
    sc_signal< bool > ap_block_state3_pp0_stage0_iter2;
    sc_signal< bool > ap_block_state4_pp0_stage0_iter3;
    sc_signal< bool > ap_block_state5_pp0_stage0_iter4;
    sc_signal< bool > ap_block_state5_io;
    sc_signal< bool > ap_block_state6_pp0_stage0_iter5;
    sc_signal< bool > ap_block_state6_io;
    sc_signal< bool > ap_block_pp0_stage0_flag00011001;
    sc_signal< sc_lv<1> > ap_reg_pp0_iter1_start_V_read_reg_557;
    sc_signal< sc_lv<1> > ap_reg_pp0_iter2_start_V_read_reg_557;
    sc_signal< sc_lv<1> > ap_reg_pp0_iter3_start_V_read_reg_557;
    sc_signal< sc_lv<1> > currentState_load_load_fu_150_p1;
    sc_signal< sc_lv<1> > ap_reg_pp0_iter1_currentState_load_reg_561;
    sc_signal< sc_lv<1> > ap_reg_pp0_iter2_currentState_load_reg_561;
    sc_signal< sc_lv<1> > i_data_last_V_tmp_reg_565;
    sc_signal< sc_lv<1> > ap_reg_pp0_iter2_i_data_last_V_tmp_reg_565;
    sc_signal< sc_lv<1> > ap_reg_pp0_iter3_i_data_last_V_tmp_reg_565;
    sc_signal< sc_lv<32> > p_Val2_6_i_fu_402_p2;
    sc_signal< sc_lv<1> > cond_i_fu_200_p2;
    sc_signal< sc_lv<32> > p_Val2_3_7_i_fu_458_p2;
    sc_signal< sc_lv<32> > tmp_1_i_fu_494_p3;
    sc_signal< sc_lv<32> > tmp_1_i_reg_583;
    sc_signal< sc_lv<32> > res_V_reg_588;
    sc_signal< sc_lv<32> > o_data_data_V_tmp_fu_548_p3;
    sc_signal< bool > ap_block_pp0_stage0_flag00011011;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter2;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter3;
    sc_signal< sc_lv<32> > ap_phi_precharge_reg_pp0_iter1_p_Val2_2_reg_122;
    sc_signal< sc_lv<32> > ap_phi_precharge_reg_pp0_iter2_p_Val2_2_reg_122;
    sc_signal< sc_lv<32> > ap_phi_precharge_reg_pp0_iter1_p_Val2_3_reg_133;
    sc_signal< sc_lv<32> > ap_phi_precharge_reg_pp0_iter2_p_Val2_3_reg_133;
    sc_signal< sc_lv<4> > tmp_6_fu_464_p2;
    sc_signal< sc_lv<32> > tmp_4_fu_531_p2;
    sc_signal< sc_lv<16> > p_Val2_1_fu_172_p1;
    sc_signal< sc_lv<21> > op_V_read_assign_fu_182_p3;
    sc_signal< sc_lv<32> > extLd4_fu_314_p1;
    sc_signal< bool > ap_block_pp0_stage0_flag00001001;
    sc_signal< sc_lv<32> > tmp1_fu_372_p2;
    sc_signal< sc_lv<32> > extLd2_fu_328_p1;
    sc_signal< sc_lv<32> > tmp3_fu_384_p2;
    sc_signal< sc_lv<32> > tmp4_fu_390_p2;
    sc_signal< sc_lv<32> > tmp_fu_378_p2;
    sc_signal< sc_lv<32> > tmp2_fu_396_p2;
    sc_signal< sc_lv<32> > tmp6_fu_408_p2;
    sc_signal< sc_lv<32> > tmp7_fu_414_p2;
    sc_signal< sc_lv<22> > op_V_read_assign_cas_fu_190_p1;
    sc_signal< sc_lv<22> > cor_phaseClass0_V_0_1_fu_356_p1;
    sc_signal< sc_lv<22> > tmp11_fu_432_p2;
    sc_signal< sc_lv<23> > cor_phaseClass0_V_1_1_fu_342_p1;
    sc_signal< sc_lv<23> > tmp11_cast_cast_fu_438_p1;
    sc_signal< sc_lv<23> > tmp10_fu_442_p2;
    sc_signal< sc_lv<32> > tmp9_fu_426_p2;
    sc_signal< sc_lv<32> > tmp10_cast_fu_448_p1;
    sc_signal< sc_lv<32> > tmp5_fu_420_p2;
    sc_signal< sc_lv<32> > tmp8_fu_452_p2;
    sc_signal< sc_lv<1> > tmp_i_fu_476_p2;
    sc_signal< sc_lv<32> > p_Val2_9_i_fu_488_p2;
    sc_signal< sc_lv<32> > p_Val2_i_fu_482_p2;
    sc_signal< sc_lv<32> > p_Val2_4_fu_505_p0;
    sc_signal< sc_lv<42> > OP1_V_cast_fu_502_p1;
    sc_signal< sc_lv<32> > p_Val2_4_fu_505_p1;
    sc_signal< sc_lv<42> > p_Val2_4_fu_505_p2;
    sc_signal< sc_lv<1> > tmp_7_fu_543_p2;
    sc_signal< sc_lv<1> > ap_NS_fsm;
    sc_signal< sc_logic > ap_reset_idle_pp0;
    sc_signal< sc_logic > ap_idle_pp0;
    sc_signal< sc_logic > ap_enable_pp0;
    sc_signal< bool > ap_condition_378;
    static const sc_logic ap_const_logic_1;
    static const sc_logic ap_const_logic_0;
    static const sc_lv<1> ap_ST_fsm_pp0_stage0;
    static const bool ap_const_boolean_1;
    static const sc_lv<1> ap_const_lv1_0;
    static const sc_lv<1> ap_const_lv1_1;
    static const sc_lv<2> ap_const_lv2_0;
    static const sc_lv<2> ap_const_lv2_2;
    static const sc_lv<2> ap_const_lv2_3;
    static const sc_lv<2> ap_const_lv2_1;
    static const sc_lv<4> ap_const_lv4_0;
    static const sc_lv<32> ap_const_lv32_0;
    static const sc_lv<21> ap_const_lv21_0;
    static const bool ap_const_boolean_0;
    static const sc_lv<5> ap_const_lv5_0;
    static const sc_lv<4> ap_const_lv4_1;
    static const sc_lv<32> ap_const_lv32_A;
    static const sc_lv<32> ap_const_lv32_29;
    static const sc_lv<32> ap_const_lv32_1;
    static const sc_lv<32> ap_const_lv32_1C52000;
    // Thread declarations
    void thread_ap_clk_no_reset_();
    void thread_OP1_V_cast_fu_502_p1();
    void thread_ap_CS_fsm_pp0_stage0();
    void thread_ap_block_pp0_stage0_flag00000000();
    void thread_ap_block_pp0_stage0_flag00001001();
    void thread_ap_block_pp0_stage0_flag00011001();
    void thread_ap_block_pp0_stage0_flag00011011();
    void thread_ap_block_state1_pp0_stage0_iter0();
    void thread_ap_block_state2_pp0_stage0_iter1();
    void thread_ap_block_state3_pp0_stage0_iter2();
    void thread_ap_block_state4_pp0_stage0_iter3();
    void thread_ap_block_state5_io();
    void thread_ap_block_state5_pp0_stage0_iter4();
    void thread_ap_block_state6_io();
    void thread_ap_block_state6_pp0_stage0_iter5();
    void thread_ap_condition_378();
    void thread_ap_enable_pp0();
    void thread_ap_idle_pp0();
    void thread_ap_phi_precharge_reg_pp0_iter1_p_Val2_2_reg_122();
    void thread_ap_phi_precharge_reg_pp0_iter1_p_Val2_3_reg_133();
    void thread_ap_reset_idle_pp0();
    void thread_ap_rst_n_inv();
    void thread_cond_i_fu_200_p2();
    void thread_cor_phaseClass0_V_0_1_fu_356_p1();
    void thread_cor_phaseClass0_V_1_1_fu_342_p1();
    void thread_currentState_load_load_fu_150_p1();
    void thread_extLd2_fu_328_p1();
    void thread_extLd4_fu_314_p1();
    void thread_i_data_TDATA_blk_n();
    void thread_i_data_TREADY();
    void thread_i_data_data_V_0_ack_in();
    void thread_i_data_data_V_0_ack_out();
    void thread_i_data_data_V_0_data_out();
    void thread_i_data_data_V_0_load_A();
    void thread_i_data_data_V_0_load_B();
    void thread_i_data_data_V_0_sel();
    void thread_i_data_data_V_0_state_cmp_full();
    void thread_i_data_data_V_0_vld_in();
    void thread_i_data_data_V_0_vld_out();
    void thread_i_data_last_V_0_ack_in();
    void thread_i_data_last_V_0_ack_out();
    void thread_i_data_last_V_0_data_out();
    void thread_i_data_last_V_0_load_A();
    void thread_i_data_last_V_0_load_B();
    void thread_i_data_last_V_0_sel();
    void thread_i_data_last_V_0_state_cmp_full();
    void thread_i_data_last_V_0_vld_in();
    void thread_i_data_last_V_0_vld_out();
    void thread_o_data_TDATA();
    void thread_o_data_TDATA_blk_n();
    void thread_o_data_TLAST();
    void thread_o_data_TVALID();
    void thread_o_data_data_V_1_ack_in();
    void thread_o_data_data_V_1_ack_out();
    void thread_o_data_data_V_1_data_out();
    void thread_o_data_data_V_1_load_A();
    void thread_o_data_data_V_1_load_B();
    void thread_o_data_data_V_1_sel();
    void thread_o_data_data_V_1_state_cmp_full();
    void thread_o_data_data_V_1_vld_in();
    void thread_o_data_data_V_1_vld_out();
    void thread_o_data_data_V_tmp_fu_548_p3();
    void thread_o_data_last_V_1_ack_in();
    void thread_o_data_last_V_1_ack_out();
    void thread_o_data_last_V_1_data_out();
    void thread_o_data_last_V_1_load_A();
    void thread_o_data_last_V_1_load_B();
    void thread_o_data_last_V_1_sel();
    void thread_o_data_last_V_1_state_cmp_full();
    void thread_o_data_last_V_1_vld_in();
    void thread_o_data_last_V_1_vld_out();
    void thread_op_V_read_assign_cas_fu_190_p1();
    void thread_op_V_read_assign_fu_182_p3();
    void thread_p_Val2_1_fu_172_p1();
    void thread_p_Val2_3_7_i_fu_458_p2();
    void thread_p_Val2_4_fu_505_p0();
    void thread_p_Val2_4_fu_505_p1();
    void thread_p_Val2_4_fu_505_p2();
    void thread_p_Val2_6_i_fu_402_p2();
    void thread_p_Val2_9_i_fu_488_p2();
    void thread_p_Val2_i_fu_482_p2();
    void thread_start_V_read_read_fu_98_p2();
    void thread_tmp10_cast_fu_448_p1();
    void thread_tmp10_fu_442_p2();
    void thread_tmp11_cast_cast_fu_438_p1();
    void thread_tmp11_fu_432_p2();
    void thread_tmp1_fu_372_p2();
    void thread_tmp2_fu_396_p2();
    void thread_tmp3_fu_384_p2();
    void thread_tmp4_fu_390_p2();
    void thread_tmp5_fu_420_p2();
    void thread_tmp6_fu_408_p2();
    void thread_tmp7_fu_414_p2();
    void thread_tmp8_fu_452_p2();
    void thread_tmp9_fu_426_p2();
    void thread_tmp_1_i_fu_494_p3();
    void thread_tmp_4_fu_531_p2();
    void thread_tmp_6_fu_464_p2();
    void thread_tmp_7_fu_543_p2();
    void thread_tmp_fu_378_p2();
    void thread_tmp_i_fu_476_p2();
    void thread_ap_NS_fsm();
    void thread_hdltv_gen();
};

}

using namespace ap_rtl;

#endif
