0.6
2019.1
May 24 2019
15:06:07
D:/SInglePhotons/Vivado Projects/Data_Transfer/SDDR_TT_AXI/SDDR_TT_AXI.sim/sim_1/behav/xsim/glbl.v,1558713910,verilog,,,,glbl,,,,,,,,
D:/SInglePhotons/Vivado Projects/Data_Transfer/SDDR_TT_AXI/SDDR_TT_AXI.srcs/sim_1/new/write_clocker_tb.vhd,1580687766,vhdl,,,,cfg_tb_write_clocker;tb_write_clocker,,,,,,,,
D:/SInglePhotons/Vivado Projects/Data_Transfer/SDDR_TT_AXI/SDDR_TT_AXI.srcs/sources_1/new/write_clocker.vhd,1580687593,vhdl,,,,write_clocker,,,,,,,,
