Generated by Fabric Compiler ( version 2022.1 <build 99559> ) at Thu Aug 17 23:25:35 2023


Cell Usage:
GTP_CLKBUFG                   3 uses
GTP_DDC_E1                    8 uses
GTP_DFF                     561 uses
GTP_DFF_C                  3734 uses
GTP_DFF_CE                 1967 uses
GTP_DFF_E                   148 uses
GTP_DFF_P                   131 uses
GTP_DFF_PE                  136 uses
GTP_DFF_R                   610 uses
GTP_DFF_RE                 1410 uses
GTP_DFF_S                    24 uses
GTP_DFF_SE                   32 uses
GTP_DLATCH                   23 uses
GTP_DLL                       2 uses
GTP_DRM18K                   68 uses
GTP_DRM9K                    66 uses
GTP_GRS                       1 use
GTP_HSST_E2                   1 use
GTP_INV                      62 uses
GTP_IOCLKBUF                  5 uses
GTP_IOCLKDELAY                1 use
GTP_IOCLKDIV                  3 uses
GTP_IODELAY                  32 uses
GTP_ISERDES                  37 uses
GTP_LUT1                     88 uses
GTP_LUT2                    756 uses
GTP_LUT3                   1636 uses
GTP_LUT4                   1459 uses
GTP_LUT5                   3586 uses
GTP_LUT5CARRY              2849 uses
GTP_LUT5M                   863 uses
GTP_MUX2LUT6                122 uses
GTP_MUX2LUT7                 22 uses
GTP_OSERDES                  71 uses
GTP_PCIEGEN2                  1 use
GTP_PLL_E3                    4 uses
GTP_RAM16X1DP                72 uses
GTP_RAM32X1DP                 1 use
GTP_ROM32X1                   1 use
GTP_ROM64X1                   4 uses

I/O ports: 177
GTP_INBUF                  58 uses
GTP_IOBUF                  34 uses
GTP_IOBUFCO                 4 uses
GTP_OUTBUF                 42 uses
GTP_OUTBUFT                38 uses
GTP_OUTBUFTCO               1 use

Mapping Summary:
Total LUTs: 11319 of 42800 (26.45%)
	LUTs as dram: 73 of 17000 (0.43%)
	LUTs as logic: 11246
Total Registers: 8753 of 64200 (13.63%)
Total Latches: 23

DRM18K:
Total DRM18K = 101.0 of 134 (75.37%)

APMs:
Total APMs = 0.00 of 84 (0.00%)

Total I/O ports = 182 of 296 (61.49%)


Overview of Control Sets:

Number of unique control sets : 424

Histogram:
**************************************************************
  Fanout      | Count    | Sync Set/Reset    Async Set/Reset
--------------------------------------------------------------
  [0, 2)      | 16       | 12                4
  [2, 4)      | 54       | 25                29
  [4, 6)      | 57       | 32                25
  [6, 8)      | 33       | 7                 26
  [8, 10)     | 78       | 23                55
  [10, 12)    | 18       | 8                 10
  [12, 14)    | 34       | 16                18
  [14, 16)    | 28       | 10                18
  [16, Inf)   | 106      | 52                54
--------------------------------------------------------------
  The maximum fanout: 1696
==============================================================

Flip-Flop Distribution:
************************************************************************
  Clock Enable    Sync Set/Reset    Async Set/Reset    Total Registers
------------------------------------------------------------------------
  NO              NO                NO                 561
  NO              NO                YES                3865
  NO              YES               NO                 634
  YES             NO                NO                 148
  YES             NO                YES                2103
  YES             YES               NO                 1442
========================================================================

Latch Distribution:
************************************************
  Gate Enable    Preset/Clear    Total Latches
************************************************
  NO             NO              23
  NO             YES             0
  YES            NO              0
  YES            YES             0
************************************************

View the details of control sets in the file test_ddr_controlsets.txt.


Device Utilization Summary Of Each Module:
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Module Inst Name                                               | LUT       | FF       | Distributed RAM     | APM     | DRM      | ADC     | CGRA     | CRYSTAL     | DLL     | DQSL     | EFUSECODE     | FLSIF     | HMEMC     | HSST     | IO      | IOCKDIV     | IOCKDLY     | IOCKGATE     | IPAL     | LUT CARRY     | LUT6 MUX     | LUT7 MUX     | LUT8 MUX     | OSC     | PCIE     | PLL     | RCKB     | RESCAL     | SCANCHAIN     | START     | UDID     | USCM     
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| test_ddr                                                       | 11342     | 8753     | 73                  | 0       | 101      | 0       | 0        | 0           | 2       | 8        | 0             | 0         | 0         | 1        | 182     | 3           | 1           | 5            | 0        | 2849          | 122          | 22           | 0            | 0       | 1        | 4       | 0        | 0          | 0             | 1         | 0        | 3        
| + I_ipsxb_ddr_top                                              | 4156      | 4008     | 73                  | 0       | 0        | 0       | 0        | 0           | 1       | 8        | 0             | 0         | 0         | 0        | 70      | 1           | 0           | 3            | 0        | 658           | 32           | 0            | 0            | 0       | 0        | 2       | 0        | 0          | 0             | 0         | 0        | 2        
|   + u_ddrp_rstn_sync                                           | 0         | 2        | 0                   | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + u_ddrphy_top                                               | 2633      | 2375     | 0                   | 0       | 0        | 0       | 0        | 0           | 1       | 8        | 0             | 0         | 0         | 0        | 70      | 0           | 0           | 0            | 0        | 506           | 12           | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + ddrphy_calib_top                                         | 316       | 236      | 0                   | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 70            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + calib_mux                                              | 23        | 23       | 0                   | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + ddrphy_init                                            | 133       | 92       | 0                   | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 46            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + ddrphy_main_ctrl                                       | 9         | 9        | 0                   | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + ddrphy_wrlvl                                           | 45        | 38       | 0                   | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 7             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + rdcal                                                  | 104       | 74       | 0                   | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 17            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + upcal                                                  | 2         | 0        | 0                   | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + ddrphy_dfi                                               | 564       | 607      | 0                   | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + ddrphy_dll_update_ctrl                                   | 11        | 12       | 0                   | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + ddrphy_info                                              | 98        | 60       | 0                   | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 15            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + ddrphy_reset_ctrl                                        | 75        | 60       | 0                   | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 25            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + ddrphy_pll_lock_debounce                               | 44        | 22       | 0                   | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 18            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + u_ddrphy_rstn_sync                                     | 0         | 2        | 0                   | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + u_dll_rst_sync                                         | 0         | 2        | 0                   | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + ddrphy_slice_top                                         | 1564      | 1393     | 0                   | 0       | 0        | 0       | 0        | 0           | 0       | 8        | 0             | 0         | 0         | 0        | 70      | 0           | 0           | 0            | 0        | 396           | 12           | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + i_dqs_group[0].u_ddrphy_data_slice                     | 473       | 308      | 0                   | 0       | 0        | 0       | 0        | 0           | 0       | 1        | 0             | 0         | 0         | 0        | 11      | 0           | 0           | 0            | 0        | 109           | 3            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + data_slice_dqs_gate_cal                              | 156       | 69       | 0                   | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 11            | 3            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + dqs_gate_coarse_cal                                | 109       | 34       | 0                   | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 2            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + gatecal                                            | 47        | 35       | 0                   | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 11            | 1            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + data_slice_wrlvl                                     | 104       | 76       | 0                   | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 22            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + dqs_rddata_align                                     | 45        | 74       | 0                   | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + dqsi_rdel_cal                                        | 159       | 84       | 0                   | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 76            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + wdata_path_adj                                       | 9         | 5        | 0                   | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + i_dqs_group[1].u_ddrphy_data_slice                     | 394       | 284      | 0                   | 0       | 0        | 0       | 0        | 0           | 0       | 1        | 0             | 0         | 0         | 0        | 11      | 0           | 0           | 0            | 0        | 109           | 3            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + data_slice_dqs_gate_cal                              | 79        | 61       | 0                   | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 11            | 3            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + dqs_gate_coarse_cal                                | 30        | 26       | 0                   | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 2            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + gatecal                                            | 49        | 35       | 0                   | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 11            | 1            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + data_slice_wrlvl                                     | 103       | 68       | 0                   | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 22            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + dqs_rddata_align                                     | 44        | 74       | 0                   | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + dqsi_rdel_cal                                        | 163       | 81       | 0                   | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 76            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + wdata_path_adj                                       | 5         | 0        | 0                   | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + i_dqs_group[2].u_ddrphy_data_slice                     | 340       | 262      | 0                   | 0       | 0        | 0       | 0        | 0           | 0       | 1        | 0             | 0         | 0         | 0        | 11      | 0           | 0           | 0            | 0        | 85            | 3            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + data_slice_dqs_gate_cal                              | 79        | 61       | 0                   | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 11            | 3            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + dqs_gate_coarse_cal                                | 30        | 26       | 0                   | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 2            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + gatecal                                            | 49        | 35       | 0                   | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 11            | 1            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + data_slice_wrlvl                                     | 104       | 68       | 0                   | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 22            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + dqs_rddata_align                                     | 45        | 74       | 0                   | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + dqsi_rdel_cal                                        | 107       | 59       | 0                   | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 52            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + wdata_path_adj                                       | 5         | 0        | 0                   | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + i_dqs_group[3].u_ddrphy_data_slice                     | 327       | 262      | 0                   | 0       | 0        | 0       | 0        | 0           | 0       | 1        | 0             | 0         | 0         | 0        | 11      | 0           | 0           | 0            | 0        | 85            | 3            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + data_slice_dqs_gate_cal                              | 79        | 61       | 0                   | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 11            | 3            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + dqs_gate_coarse_cal                                | 30        | 26       | 0                   | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 2            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + gatecal                                            | 49        | 35       | 0                   | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 11            | 1            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + data_slice_wrlvl                                     | 102       | 68       | 0                   | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 22            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + dqs_rddata_align                                     | 44        | 74       | 0                   | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + dqsi_rdel_cal                                        | 97        | 59       | 0                   | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 52            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + wdata_path_adj                                       | 5         | 0        | 0                   | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + u_control_path_adj                                     | 0         | 3        | 0                   | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + u_logic_rstn_sync                                      | 0         | 2        | 0                   | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + u_slice_rddata_align                                   | 5         | 260      | 0                   | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + ddrphy_training_ctrl                                     | 5         | 7        | 0                   | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + u_ipsxb_ddrc_top                                           | 1521      | 1631     | 73                  | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 152           | 20           | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + mcdq_calib_delay                                         | 0         | 43       | 0                   | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + mcdq_cfg_apb                                             | 0         | 1        | 0                   | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + mcdq_dcd_top                                             | 156       | 141      | 0                   | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 19            | 1            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + mcdq_dcd_bm                                            | 105       | 72       | 0                   | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 12            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + mcdq_dcd_rowaddr                                     | 13        | 8        | 0                   | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + mcdq_dcd_sm                                            | 51        | 69       | 0                   | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 7             | 1            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + mcdq_dcp_top                                             | 808       | 579      | 70                  | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 69            | 4            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + mcdq_dcp_back_ctrl                                     | 530       | 388      | 0                   | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 7             | 4            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + PRE_PASS_LOOP[0].timing_pre_pass                     | 20        | 13       | 0                   | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + PRE_PASS_LOOP[1].timing_pre_pass                     | 20        | 13       | 0                   | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + PRE_PASS_LOOP[2].timing_pre_pass                     | 20        | 13       | 0                   | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + PRE_PASS_LOOP[3].timing_pre_pass                     | 20        | 13       | 0                   | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + PRE_PASS_LOOP[4].timing_pre_pass                     | 20        | 13       | 0                   | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + PRE_PASS_LOOP[5].timing_pre_pass                     | 20        | 13       | 0                   | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + PRE_PASS_LOOP[6].timing_pre_pass                     | 20        | 13       | 0                   | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + PRE_PASS_LOOP[7].timing_pre_pass                     | 20        | 13       | 0                   | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + TRC_LOOP[0].trc_timing                               | 4         | 4        | 0                   | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + TRC_LOOP[1].trc_timing                               | 4         | 4        | 0                   | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + TRC_LOOP[2].trc_timing                               | 4         | 4        | 0                   | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + TRC_LOOP[3].trc_timing                               | 4         | 4        | 0                   | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + TRC_LOOP[4].trc_timing                               | 4         | 4        | 0                   | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + TRC_LOOP[5].trc_timing                               | 4         | 4        | 0                   | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + TRC_LOOP[6].trc_timing                               | 4         | 4        | 0                   | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + TRC_LOOP[7].trc_timing                               | 4         | 4        | 0                   | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + TRDA2ACT_LOOP[0].trda2act_timing                     | 7         | 5        | 0                   | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + TRDA2ACT_LOOP[1].trda2act_timing                     | 7         | 5        | 0                   | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + TRDA2ACT_LOOP[2].trda2act_timing                     | 7         | 5        | 0                   | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + TRDA2ACT_LOOP[3].trda2act_timing                     | 7         | 5        | 0                   | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + TRDA2ACT_LOOP[4].trda2act_timing                     | 7         | 5        | 0                   | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + TRDA2ACT_LOOP[5].trda2act_timing                     | 7         | 5        | 0                   | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + TRDA2ACT_LOOP[6].trda2act_timing                     | 7         | 5        | 0                   | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + TRDA2ACT_LOOP[7].trda2act_timing                     | 7         | 5        | 0                   | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + TWRA2ACT_LOOP[0].twra2act_timing                     | 9         | 6        | 0                   | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + TWRA2ACT_LOOP[1].twra2act_timing                     | 9         | 6        | 0                   | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + TWRA2ACT_LOOP[2].twra2act_timing                     | 9         | 6        | 0                   | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + TWRA2ACT_LOOP[3].twra2act_timing                     | 9         | 6        | 0                   | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + TWRA2ACT_LOOP[4].twra2act_timing                     | 9         | 6        | 0                   | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + TWRA2ACT_LOOP[5].twra2act_timing                     | 9         | 6        | 0                   | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + TWRA2ACT_LOOP[6].twra2act_timing                     | 9         | 6        | 0                   | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + TWRA2ACT_LOOP[7].twra2act_timing                     | 9         | 6        | 0                   | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + mcdq_timing_rd_pass                                  | 11        | 7        | 0                   | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + tfaw_timing                                          | 27        | 18       | 0                   | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + TFAW_LOOP[0].mcdq_tfaw                             | 7         | 5        | 0                   | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + TFAW_LOOP[1].mcdq_tfaw                             | 7         | 5        | 0                   | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + TFAW_LOOP[2].mcdq_tfaw                             | 7         | 5        | 0                   | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + timing_act_pass                                      | 25        | 8        | 0                   | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 4             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + timing_prea_pass                                     | 15        | 12       | 0                   | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + timing_ref_pass                                      | 21        | 7        | 0                   | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 3             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + timing_wr_pass                                       | 7         | 5        | 0                   | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + mcdq_dcp_buf                                           | 223       | 141      | 70                  | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 62            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + A_ipsxb_distributed_fifo                             | 77        | 15       | 35                  | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 28            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + u_ipsxb_distributed_fifo_distributed_fifo_v1_0     | 77        | 15       | 35                  | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 28            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + ipsxb_distributed_sdpram_distributed_fifo_v1_0   | 35        | 0        | 35                  | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + u_ipsxb_distributed_fifo_ctr                     | 41        | 15       | 0                   | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 28            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + B_ipsxb_distributed_fifo                             | 77        | 15       | 35                  | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 28            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + u_ipsxb_distributed_fifo_distributed_fifo_v1_0     | 77        | 15       | 35                  | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 28            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + ipsxb_distributed_sdpram_distributed_fifo_v1_0   | 35        | 0        | 35                  | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + u_ipsxb_distributed_fifo_ctr                     | 41        | 15       | 0                   | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 28            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + mcdq_dcp_out                                           | 55        | 50       | 0                   | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + mcdq_dfi                                                 | 73        | 83       | 0                   | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + mcdq_rdatapath                                           | 38        | 18       | 1                   | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 18            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + mcdq_prefetch_fifo                                     | 36        | 18       | 1                   | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 18            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + ipsxb_distributed_fifo                               | 32        | 16       | 1                   | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 18            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + u_ipsxb_distributed_fifo_distributed_fifo_v1_0     | 32        | 16       | 1                   | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 18            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + ipsxb_distributed_sdpram_distributed_fifo_v1_0   | 1         | 0        | 1                   | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + u_ipsxb_distributed_fifo_ctr                     | 31        | 16       | 0                   | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 18            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + mcdq_ui_axi                                              | 158       | 288      | 0                   | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 33            | 15           | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + mcdq_reg_fifo2                                         | 7         | 43       | 0                   | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + u_user_cmd_fifo                                        | 25        | 94       | 0                   | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + mcdq_wdatapath                                           | 288       | 478      | 2                   | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 13            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + ipsxb_distributed_fifo                                 | 27        | 14       | 2                   | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 13            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + u_ipsxb_distributed_fifo_distributed_fifo_v1_0       | 27        | 14       | 2                   | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 13            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + ipsxb_distributed_sdpram_distributed_fifo_v1_0     | 2         | 0        | 2                   | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + u_ipsxb_distributed_fifo_ctr                       | 24        | 14       | 0                   | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 13            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + mc3q_wdp_dcp                                           | 0         | 7        | 0                   | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + mcdq_wdp_align                                         | 260       | 455      | 0                   | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + u_ipsxb_ddrphy_pll_0                                       | 0         | 0        | 0                   | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 1       | 0        | 0          | 0             | 0         | 0        | 0        
|   + u_ipsxb_ddrphy_pll_1                                       | 0         | 0        | 0                   | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 1       | 0        | 0          | 0             | 0         | 0        | 0        
| + cmos1_8_16bit                                                | 5         | 80       | 0                   | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 1           | 0           | 1            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
| + cmos2_8_16bit                                                | 5         | 80       | 0                   | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 1           | 0           | 1            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
| + coms1_reg_config                                             | 61        | 35       | 0                   | 0       | 1        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 23            | 2            | 1            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + u1                                                         | 30        | 9        | 0                   | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 5             | 2            | 1            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
| + coms2_reg_config                                             | 286       | 46       | 0                   | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 13            | 63           | 16           | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + u1                                                         | 29        | 9        | 0                   | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 5             | 2            | 1            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
| + eth0_gmii_to_rgmii                                           | 1         | 10       | 0                   | 0       | 0        | 0       | 0        | 0           | 1       | 0        | 0             | 0         | 0         | 0        | 11      | 0           | 1           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 1        
| + eth0_img_pkt                                                 | 290       | 235      | 0                   | 0       | 2        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 139           | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + u_eth_pkt_fifo                                             | 135       | 101      | 0                   | 0       | 2        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 66            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + U_ipml_fifo_eth_pkt_fifo                                 | 135       | 101      | 0                   | 0       | 2        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 66            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + U_ipml_fifo_ctrl                                       | 135       | 101      | 0                   | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 66            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + U_ipml_sdpram                                          | 0         | 0        | 0                   | 0       | 2        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
| + eth0_img_rec                                                 | 67        | 44       | 0                   | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 20            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
| + eth_vesa_debug                                               | 20        | 18       | 0                   | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 15            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
| + eth_video_zoom                                               | 213       | 310      | 0                   | 0       | 8        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 134           | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + user_interpolation_ram0                                    | 0         | 0        | 0                   | 0       | 4        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + U_ipml_sdpram_interpolation_ram                          | 0         | 0        | 0                   | 0       | 4        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + user_interpolation_ram1                                    | 0         | 0        | 0                   | 0       | 4        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + U_ipml_sdpram_interpolation_ram                          | 0         | 0        | 0                   | 0       | 4        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
| + hdmi_video_zoom                                              | 213       | 310      | 0                   | 0       | 8        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 134           | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + user_interpolation_ram0                                    | 0         | 0        | 0                   | 0       | 4        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + U_ipml_sdpram_interpolation_ram                          | 0         | 0        | 0                   | 0       | 4        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + user_interpolation_ram1                                    | 0         | 0        | 0                   | 0       | 4        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + U_ipml_sdpram_interpolation_ram                          | 0         | 0        | 0                   | 0       | 4        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
| + power_on_delay_inst                                          | 41        | 37       | 0                   | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 33            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
| + u_core_clk_rst_sync                                          | 0         | 2        | 0                   | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
| + u_ipsl_pcie_wrap                                             | 762       | 545      | 0                   | 0       | 16.5     | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 1        | 0       | 0           | 0           | 0            | 0        | 134           | 0            | 0            | 0            | 0       | 1        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + u_pcie_top                                                 | 762       | 545      | 0                   | 0       | 16.5     | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 1        | 0       | 0           | 0           | 0            | 0        | 134           | 0            | 0            | 0            | 0       | 1        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + u_core_rstn_sync                                         | 0         | 0        | 0                   | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + u_pcie_hard_ctrl                                         | 79        | 99       | 0                   | 0       | 16.5     | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 5             | 0            | 0            | 0            | 0       | 1        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + mem_button_rstn_sync                                   | 0         | 2        | 0                   | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + tx_rst_done_sync                                       | 0         | 2        | 0                   | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + u_pcie_apb2dbi                                         | 1         | 0        | 0                   | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + u_pcie_cfg_init                                        | 29        | 16       | 0                   | 0       | 0.5      | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 5             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + u_pcie_iip_exrcvdata_rams                              | 0         | 0        | 0                   | 0       | 4        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + U_ipml_sdpram_ipsl_pcie_ext_rcvd_ram                 | 0         | 0        | 0                   | 0       | 4        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + u_pcie_iip_exrcvhdr_rams                               | 0         | 0        | 0                   | 0       | 4        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + U_ipml_sdpram_ipsl_pcie_ext_rcvh_ram                 | 0         | 0        | 0                   | 0       | 4        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + u_pcie_iip_exretry_rams                                | 0         | 0        | 0                   | 0       | 8        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + U_ipml_spram_ipsl_pcie_retryd_ram                    | 0         | 0        | 0                   | 0       | 8        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + u_pcie_seio                                            | 6         | 8        | 0                   | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + u_pcie_soft_phy                                          | 681       | 446      | 0                   | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 1        | 0       | 0           | 0           | 0            | 0        | 129           | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + button_rstn_sync                                       | 0         | 2        | 0                   | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + genblk4.rdata_proc_1                                   | 42        | 39       | 0                   | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + genblk5[0].hsst_ch_ready_sync                          | 0         | 2        | 0                   | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + genblk5[1].hsst_ch_ready_sync                          | 0         | 2        | 0                   | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + hsst_pciex4_rst                                        | 478       | 251      | 0                   | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 122           | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + ext_rstn_debounce                                    | 22        | 24       | 0                   | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 15            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + hsst_rx_rst_mcrsw                                    | 304       | 152      | 0                   | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 66            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + genblk1[0].hsst_rst4mcrsw_rx_init                  | 67        | 38       | 0                   | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 14            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + cdr_align_multi_sw_sync                          | 0         | 2        | 0                   | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + loss_signal_multi_sw_sync                        | 0         | 2        | 0                   | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + rx_rst_initfsm_multi_sw_lane                     | 67        | 32       | 0                   | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 14            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + word_align_multi_sw_sync                         | 0         | 2        | 0                   | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + genblk1[1].hsst_rst4mcrsw_rx_init                  | 67        | 38       | 0                   | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 14            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + cdr_align_multi_sw_sync                          | 0         | 2        | 0                   | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + loss_signal_multi_sw_sync                        | 0         | 2        | 0                   | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + rx_rst_initfsm_multi_sw_lane                     | 67        | 32       | 0                   | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 14            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + word_align_multi_sw_sync                         | 0         | 2        | 0                   | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + genblk1[2].hsst_rst4mcrsw_rx_init                  | 23        | 15       | 0                   | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 7             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + loss_signal_multi_sw_sync                        | 0         | 2        | 0                   | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + rx_rst_initfsm_multi_sw_lane                     | 23        | 13       | 0                   | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 7             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + genblk1[3].hsst_rst4mcrsw_rx_init                  | 22        | 12       | 0                   | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 7             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + rx_rst_initfsm_multi_sw_lane                     | 22        | 12       | 0                   | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 7             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + rx_rst_fsm_multi_sw_lane                           | 116       | 49       | 0                   | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 24            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + hsst_tx_rst_mcrsw                                    | 152       | 73       | 0                   | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 41            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + pll_lock_multi_sw_deb                              | 29        | 15       | 0                   | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 11            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + pll_lock_multi_sw_sync                             | 0         | 2        | 0                   | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + pll_lock_multi_sw_wtchdg                           | 24        | 21       | 0                   | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 19            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + tx_rst_fsm_multi_sw_lane                           | 99        | 35       | 0                   | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 11            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + rate_multi_sw_sync                                   | 0         | 2        | 0                   | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + phy_rstn_sync                                          | 0         | 2        | 0                   | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + rate_done_sync                                         | 0         | 2        | 0                   | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + rdata_proc_0                                           | 42        | 39       | 0                   | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + x2.u_pcie_hsst                                         | 0         | 0        | 0                   | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 1        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + U_GTP_HSST_WRAPPER                                   | 0         | 0        | 0                   | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 1        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
| + u_pcie_dam_ctrl                                              | 604       | 664      | 0                   | 0       | 32       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 116           | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + u_hdmi_pcie_fifo                                           | 260       | 123      | 0                   | 0       | 32       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 57            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + U_ipml_fifo_hdmi_pcie_fifo                               | 260       | 123      | 0                   | 0       | 32       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 57            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + U_ipml_fifo_ctrl                                       | 131       | 122      | 0                   | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 57            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + U_ipml_sdpram                                          | 129       | 1        | 0                   | 0       | 32       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
| + u_refclk_buttonrstn_debounce                                 | 22        | 22       | 0                   | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 15            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
| + u_refclk_perstn_debounce                                     | 22        | 24       | 0                   | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 15            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
| + u_udp                                                        | 574       | 348      | 0                   | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 218           | 23           | 5            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + u_crc32_d8                                                 | 55        | 32       | 0                   | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + u_udp_rx                                                   | 165       | 198      | 0                   | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 53            | 1            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + u_udp_tx                                                   | 354       | 118      | 0                   | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 165           | 22           | 5            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
| + u_video_enhance                                              | 712       | 362      | 0                   | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 600           | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + video_enhance_rgb2yuv                                      | 393       | 170      | 0                   | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 342           | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + video_enhance_yuv2rgb                                      | 319       | 192      | 0                   | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 258           | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
| + user_axi_m_arbitration                                       | 2620      | 1012     | 0                   | 0       | 32       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 428           | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + u_axi_full_m0                                              | 111       | 57       | 0                   | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 26            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + u_axi_full_m1                                              | 113       | 53       | 0                   | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 26            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + u_axi_full_m2                                              | 114       | 55       | 0                   | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 26            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + u_axi_full_m3                                              | 115       | 55       | 0                   | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 26            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + user_rw_fifo_ctrl0                                         | 188       | 189      | 0                   | 0       | 8        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 81            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + user_read_ddr_fifo                                       | 91        | 86       | 0                   | 0       | 4        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 40            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + U_ipml_fifo_read_ddr_fifo                              | 91        | 86       | 0                   | 0       | 4        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 40            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + U_ipml_fifo_ctrl                                     | 91        | 86       | 0                   | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 40            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + U_ipml_sdpram                                        | 0         | 0        | 0                   | 0       | 4        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + user_write_ddr_fifo                                      | 93        | 86       | 0                   | 0       | 4        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 41            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + U_ipml_fifo_write_ddr_fifo                             | 93        | 86       | 0                   | 0       | 4        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 41            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + U_ipml_fifo_ctrl                                     | 93        | 86       | 0                   | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 41            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + U_ipml_sdpram                                        | 0         | 0        | 0                   | 0       | 4        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + user_rw_fifo_ctrl1                                         | 184       | 172      | 0                   | 0       | 8        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 81            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + user_read_ddr_fifo                                       | 91        | 86       | 0                   | 0       | 4        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 40            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + U_ipml_fifo_read_ddr_fifo                              | 91        | 86       | 0                   | 0       | 4        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 40            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + U_ipml_fifo_ctrl                                     | 91        | 86       | 0                   | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 40            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + U_ipml_sdpram                                        | 0         | 0        | 0                   | 0       | 4        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + user_write_ddr_fifo                                      | 93        | 86       | 0                   | 0       | 4        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 41            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + U_ipml_fifo_write_ddr_fifo                             | 93        | 86       | 0                   | 0       | 4        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 41            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + U_ipml_fifo_ctrl                                     | 93        | 86       | 0                   | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 41            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + U_ipml_sdpram                                        | 0         | 0        | 0                   | 0       | 4        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + user_rw_fifo_ctrl2                                         | 185       | 189      | 0                   | 0       | 8        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 81            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + user_read_ddr_fifo                                       | 91        | 86       | 0                   | 0       | 4        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 40            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + U_ipml_fifo_read_ddr_fifo                              | 91        | 86       | 0                   | 0       | 4        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 40            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + U_ipml_fifo_ctrl                                     | 91        | 86       | 0                   | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 40            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + U_ipml_sdpram                                        | 0         | 0        | 0                   | 0       | 4        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + user_write_ddr_fifo                                      | 92        | 86       | 0                   | 0       | 4        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 41            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + U_ipml_fifo_write_ddr_fifo                             | 92        | 86       | 0                   | 0       | 4        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 41            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + U_ipml_fifo_ctrl                                     | 92        | 86       | 0                   | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 41            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + U_ipml_sdpram                                        | 0         | 0        | 0                   | 0       | 4        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + user_rw_fifo_ctrl3                                         | 185       | 204      | 0                   | 0       | 8        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 81            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + user_read_ddr_fifo                                       | 91        | 86       | 0                   | 0       | 4        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 40            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + U_ipml_fifo_read_ddr_fifo                              | 91        | 86       | 0                   | 0       | 4        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 40            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + U_ipml_fifo_ctrl                                     | 91        | 86       | 0                   | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 40            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + U_ipml_sdpram                                        | 0         | 0        | 0                   | 0       | 4        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + user_write_ddr_fifo                                      | 92        | 86       | 0                   | 0       | 4        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 41            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + U_ipml_fifo_write_ddr_fifo                             | 92        | 86       | 0                   | 0       | 4        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 41            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + U_ipml_fifo_ctrl                                     | 92        | 86       | 0                   | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 41            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + U_ipml_sdpram                                        | 0         | 0        | 0                   | 0       | 4        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
| + user_hdmi_ctrl                                               | 342       | 327      | 0                   | 0       | 1.5      | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 48            | 2            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + user_iic_rx_driver                                         | 73        | 56       | 0                   | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 2             | 1            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + user_iic_tx_driver                                         | 74        | 61       | 0                   | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 2             | 1            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + user_ms7200_ctrl                                           | 104       | 144      | 0                   | 0       | 1        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 17            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + user_ms7210_ctrl                                           | 90        | 63       | 0                   | 0       | 0.5      | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 27            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
| + user_pll_cfg                                                 | 0         | 0        | 0                   | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 1       | 0        | 0          | 0             | 0         | 0        | 0        
| + user_pll_video_out                                           | 0         | 0        | 0                   | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 1       | 0        | 0          | 0             | 0         | 0        | 0        
| + user_sync_gen                                                | 70        | 50       | 0                   | 0       | 0        | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0       | 0           | 0           | 0            | 0        | 37            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


Timing analysis mode : single corner

 Clock Summary:                                                                                                                                                      
*********************************************************************************************************************************************************************
                                                                                                        Clock   Non-clock                                            
 Clock                                             Period       Waveform       Type                     Loads       Loads  Sources                                   
---------------------------------------------------------------------------------------------------------------------------------------------------------------------
 ref_clk                                           20.000       {0 10}         Declared                   411           8  {ref_clk}                                 
   ddrphy_clkin                                    10.000       {0 5}          Generated (ref_clk)       4734           0  {I_ipsxb_ddr_top/I_GTP_CLKDIV/CLKDIVOUT}  
   ioclk0                                          2.500        {0 1.25}       Generated (ref_clk)         11           0  {I_ipsxb_ddr_top/I_GTP_IOCLKBUF_0/CLKOUT} 
   ioclk1                                          2.500        {0 1.25}       Generated (ref_clk)         27           1  {I_ipsxb_ddr_top/I_GTP_IOCLKBUF_1/CLKOUT} 
   ioclk2                                          2.500        {0 1.25}       Generated (ref_clk)          2           0  {I_ipsxb_ddr_top/I_GTP_IOCLKBUF_2/CLKOUT} 
   ioclk_gate_clk                                  10.000       {0 5}          Generated (ref_clk)          1           0  {I_ipsxb_ddr_top/u_clkbufg_gate/CLKOUT}   
   pix_clk_out                                     6.667        {0 3.333}      Generated (ref_clk)       1184           1  {user_pll_video_out/u_pll_e3/CLKOUT0}     
   clk_25M                                         40.000       {0 20}         Generated (ref_clk)         12           0  {user_pll_cfg/u_pll_e3/CLKOUT1}           
   ref_clk|user_pll_cfg/u_pll_e3/CLKOUT0_Inferred  100.000      {0 50}         Generated (ref_clk)        255           0  {user_pll_cfg/u_pll_e3/CLKOUT0}           
 eth_rgmii_rxc_0                                   8.000        {0 4}          Declared                   239           1  {eth_rgmii_rxc_0}                         
 eth_rgmii_txc_0                                   8.000        {0 4}          Declared                     0           0  {eth_rgmii_txc_0}                         
 pix_clk_in                                        6.734        {0 3.367}      Declared                   379           0  {pix_clk_in}                              
 cmos1_pclk                                        11.900       {0 5.95}       Declared                    39           1  {cmos1_pclk}                              
   cmos1_pclk_16bit                                23.800       {0 11.9}       Generated (cmos1_pclk)     116           0  {cmos1_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT}  
 cmos2_pclk                                        11.900       {0 5.95}       Declared                    39           1  {cmos2_pclk}                              
   cmos2_pclk_16bit                                23.800       {0 11.9}       Generated (cmos2_pclk)     116           0  {cmos2_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT}  
=====================================================================================================================================================================

 Clock Groups:                                                                                      
****************************************************************************************************
 Clock Group                   Group Type                 Clocks                                    
----------------------------------------------------------------------------------------------------
 ref_clk                       asynchronous               ref_clk                                   
 ioclk0                        asynchronous               ioclk0                                    
 ioclk1                        asynchronous               ioclk1                                    
 ioclk2                        asynchronous               ioclk2                                    
 ioclk_gate_clk                asynchronous               ioclk_gate_clk                            
 pix_clk_out                   asynchronous               pix_clk_out                               
 pix_clk_in                    asynchronous               pix_clk_in                                
 ddrphy_clkin                  asynchronous               ddrphy_clkin                              
 clk_25M                       asynchronous               clk_25M                                   
====================================================================================================

 Performance Summary:                                                                               
****************************************************************************************************
                              Requested       Estimated      Requested      Estimated               
 Clock                        Frequency       Frequency      Period         Period             Slack
----------------------------------------------------------------------------------------------------
 ref_clk                     50.000 MHz     153.210 MHz         20.000          6.527         13.473
 eth_rgmii_rxc_0            125.000 MHz     172.563 MHz          8.000          5.795          2.205
 pix_clk_in                 148.500 MHz     222.965 MHz          6.734          4.485          2.249
 ddrphy_clkin               100.000 MHz     119.261 MHz         10.000          8.385          1.615
 ioclk0                     400.000 MHz     708.215 MHz          2.500          1.412          1.088
 ioclk1                     400.000 MHz     708.215 MHz          2.500          1.412          1.088
 pix_clk_out                150.000 MHz     166.373 MHz          6.667          6.011          0.656
 cmos1_pclk                  84.034 MHz     402.091 MHz         11.900          2.487          9.413
 cmos2_pclk                  84.034 MHz     402.091 MHz         11.900          2.487          9.413
 cmos1_pclk_16bit            42.017 MHz     234.357 MHz         23.800          4.267         19.533
 cmos2_pclk_16bit            42.017 MHz     234.357 MHz         23.800          4.267         19.533
 clk_25M                     25.000 MHz     283.366 MHz         40.000          3.529         36.471
 ref_clk|user_pll_cfg/u_pll_e3/CLKOUT0_Inferred
                             10.000 MHz     152.068 MHz        100.000          6.576         93.424
====================================================================================================

Design Summary : Some Constraints Violated.

Setup Summary(Slow Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 ref_clk                ref_clk                     13.473       0.000              0            677
 eth_rgmii_rxc_0        eth_rgmii_rxc_0              2.205       0.000              0            402
 pix_clk_in             pix_clk_in                   2.249       0.000              0           1218
 ddrphy_clkin           ddrphy_clkin                 1.615       0.000              0           8611
 ioclk0                 ioclk0                       1.088       0.000              0             24
 ioclk1                 ioclk1                       1.088       0.000              0             72
 pix_clk_out            pix_clk_out                  0.656       0.000              0           2916
 cmos1_pclk             cmos1_pclk                   9.413       0.000              0             57
 cmos2_pclk             cmos2_pclk                   9.413       0.000              0             57
 cmos1_pclk_16bit       cmos1_pclk_16bit            19.533       0.000              0            205
 cmos1_pclk             cmos1_pclk_16bit            13.112       0.000              0             18
 cmos2_pclk_16bit       cmos2_pclk_16bit            19.533       0.000              0            205
 cmos2_pclk             cmos2_pclk_16bit            13.112       0.000              0             18
 clk_25M                clk_25M                     36.471       0.000              0             12
 ref_clk|user_pll_cfg/u_pll_e3/CLKOUT0_Inferred
                        ref_clk|user_pll_cfg/u_pll_e3/CLKOUT0_Inferred
                                                    93.424       0.000              0            598
====================================================================================================

Hold Summary(Slow Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 ref_clk                ref_clk                      0.740       0.000              0            677
 eth_rgmii_rxc_0        eth_rgmii_rxc_0              0.740       0.000              0            402
 pix_clk_in             pix_clk_in                   0.740       0.000              0           1218
 ddrphy_clkin           ddrphy_clkin                 0.253       0.000              0           8611
 ioclk0                 ioclk0                       1.193       0.000              0             24
 ioclk1                 ioclk1                       1.193       0.000              0             72
 pix_clk_out            pix_clk_out                  0.650       0.000              0           2916
 cmos1_pclk             cmos1_pclk                   0.740       0.000              0             57
 cmos2_pclk             cmos2_pclk                   0.740       0.000              0             57
 cmos1_pclk_16bit       cmos1_pclk_16bit             0.740       0.000              0            205
 cmos1_pclk             cmos1_pclk_16bit            -1.420     -25.382             18             18
 cmos2_pclk_16bit       cmos2_pclk_16bit             0.740       0.000              0            205
 cmos2_pclk             cmos2_pclk_16bit            -1.420     -25.382             18             18
 clk_25M                clk_25M                      1.175       0.000              0             12
 ref_clk|user_pll_cfg/u_pll_e3/CLKOUT0_Inferred
                        ref_clk|user_pll_cfg/u_pll_e3/CLKOUT0_Inferred
                                                     0.740       0.000              0            598
====================================================================================================

Recovery Summary(Slow Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 ref_clk                ref_clk                     16.747       0.000              0            367
 pix_clk_in             pix_clk_in                   3.689       0.000              0            104
 ddrphy_clkin           ddrphy_clkin                 5.870       0.000              0           2690
 pix_clk_out            pix_clk_out                  3.414       0.000              0            331
 cmos1_pclk_16bit       cmos1_pclk_16bit            21.107       0.000              0             48
 cmos2_pclk_16bit       cmos2_pclk_16bit            21.107       0.000              0             48
 ref_clk|user_pll_cfg/u_pll_e3/CLKOUT0_Inferred
                        ref_clk|user_pll_cfg/u_pll_e3/CLKOUT0_Inferred
                                                    96.751       0.000              0              1
====================================================================================================

Removal Summary(Slow Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 ref_clk                ref_clk                      1.044       0.000              0            367
 pix_clk_in             pix_clk_in                   2.480       0.000              0            104
 ddrphy_clkin           ddrphy_clkin                 0.892       0.000              0           2690
 pix_clk_out            pix_clk_out                  2.186       0.000              0            331
 cmos1_pclk_16bit       cmos1_pclk_16bit             2.263       0.000              0             48
 cmos2_pclk_16bit       cmos2_pclk_16bit             2.263       0.000              0             48
 ref_clk|user_pll_cfg/u_pll_e3/CLKOUT0_Inferred
                        ref_clk|user_pll_cfg/u_pll_e3/CLKOUT0_Inferred
                                                     2.165       0.000              0              1
====================================================================================================

Minimum Pulse Width Summary(Slow Corner):
****************************************************************************************************
                                                                         WPWS Failing     WPWS Total
 Clock                                            WPWS(ns)    TPWS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 ref_clk                                             9.380       0.000              0            410
 eth_rgmii_rxc_0                                     2.483       0.000              0            239
 pix_clk_in                                          2.469       0.000              0            379
 ddrphy_clkin                                        3.100       0.000              0           4734
 ioclk0                                              0.397       0.000              0             11
 ioclk1                                              0.397       0.000              0             27
 ioclk2                                              0.397       0.000              0              2
 ioclk_gate_clk                                      4.380       0.000              0              1
 pix_clk_out                                         2.435       0.000              0           1184
 cmos1_pclk                                          5.330       0.000              0             39
 cmos2_pclk                                          5.330       0.000              0             39
 cmos1_pclk_16bit                                   11.002       0.000              0            116
 cmos2_pclk_16bit                                   11.002       0.000              0            116
 clk_25M                                            19.380       0.000              0             12
 ref_clk|user_pll_cfg/u_pll_e3/CLKOUT0_Inferred
                                                    49.102       0.000              0            255
====================================================================================================

Setup Summary(Fast Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Hold Summary(Fast Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Recovery Summary(Fast Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Removal Summary(Fast Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Minimum Pulse Width Summary(Fast Corner):
****************************************************************************************************
                                                                         WPWS Failing     WPWS Total
 Clock                                            WPWS(ns)    TPWS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

default
****************************************************************************************************
====================================================================================================

Startpoint  : u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/hsst_pciex4_rst/hsst_tx_rst_mcrsw/tx_rst_fsm_multi_sw_lane/cntr[5]/CLK (GTP_DFF_CE)
Endpoint    : u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/hsst_pciex4_rst/hsst_tx_rst_mcrsw/tx_rst_fsm_multi_sw_lane/cntr[2]/D (GTP_DFF_CE)
Path Group  : ref_clk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.415
  Launch Clock Delay      :  4.415
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ref_clk (rising edge)                             0.000       0.000 r                        
 ref_clk                                                 0.000       0.000 r       ref_clk (port)   
                                   net (fanout=1)        0.000       0.000         ref_clk          
                                                                                   ref_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       ref_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=345)      3.204       4.415         nt_ref_clk       
                                                                           r       u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/hsst_pciex4_rst/hsst_tx_rst_mcrsw/tx_rst_fsm_multi_sw_lane/cntr[5]/CLK (GTP_DFF_CE)

                                   tco                   0.329       4.744 r       u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/hsst_pciex4_rst/hsst_tx_rst_mcrsw/tx_rst_fsm_multi_sw_lane/cntr[5]/Q (GTP_DFF_CE)
                                   net (fanout=14)       0.802       5.546         u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/hsst_pciex4_rst/hsst_tx_rst_mcrsw/tx_rst_fsm_multi_sw_lane/cntr [5]
                                                                                   u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/hsst_pciex4_rst/hsst_tx_rst_mcrsw/tx_rst_fsm_multi_sw_lane/hsst_fsm_fsm[3:0]_70/I0 (GTP_LUT5)
                                   td                    0.315       5.861 f       u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/hsst_pciex4_rst/hsst_tx_rst_mcrsw/tx_rst_fsm_multi_sw_lane/hsst_fsm_fsm[3:0]_70/Z (GTP_LUT5)
                                   net (fanout=9)        0.745       6.606         u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/hsst_pciex4_rst/hsst_tx_rst_mcrsw/tx_rst_fsm_multi_sw_lane/_N100980
                                                                                   u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/hsst_pciex4_rst/hsst_tx_rst_mcrsw/tx_rst_fsm_multi_sw_lane/N702_2/I3 (GTP_LUT4)
                                   td                    0.185       6.791 r       u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/hsst_pciex4_rst/hsst_tx_rst_mcrsw/tx_rst_fsm_multi_sw_lane/N702_2/Z (GTP_LUT4)
                                   net (fanout=3)        0.605       7.396         u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/hsst_pciex4_rst/hsst_tx_rst_mcrsw/tx_rst_fsm_multi_sw_lane/N324
                                                                                   u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/hsst_pciex4_rst/hsst_tx_rst_mcrsw/tx_rst_fsm_multi_sw_lane/N483_3/I4 (GTP_LUT5)
                                   td                    0.258       7.654 f       u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/hsst_pciex4_rst/hsst_tx_rst_mcrsw/tx_rst_fsm_multi_sw_lane/N483_3/Z (GTP_LUT5)
                                   net (fanout=1)        0.464       8.118         u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/hsst_pciex4_rst/hsst_tx_rst_mcrsw/tx_rst_fsm_multi_sw_lane/_N110360
                                                                                   u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/hsst_pciex4_rst/hsst_tx_rst_mcrsw/tx_rst_fsm_multi_sw_lane/N483_5/I4 (GTP_LUT5)
                                   td                    0.185       8.303 r       u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/hsst_pciex4_rst/hsst_tx_rst_mcrsw/tx_rst_fsm_multi_sw_lane/N483_5/Z (GTP_LUT5)
                                   net (fanout=2)        0.553       8.856         u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/hsst_pciex4_rst/hsst_tx_rst_mcrsw/tx_rst_fsm_multi_sw_lane/_N100550
                                                                                   u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/hsst_pciex4_rst/hsst_tx_rst_mcrsw/tx_rst_fsm_multi_sw_lane/N486_30/I1 (GTP_LUT5M)
                                   td                    0.300       9.156 f       u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/hsst_pciex4_rst/hsst_tx_rst_mcrsw/tx_rst_fsm_multi_sw_lane/N486_30/Z (GTP_LUT5M)
                                   net (fanout=5)        0.670       9.826         u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/hsst_pciex4_rst/hsst_tx_rst_mcrsw/tx_rst_fsm_multi_sw_lane/_N10999
                                                                                   u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/hsst_pciex4_rst/hsst_tx_rst_mcrsw/tx_rst_fsm_multi_sw_lane/N486_23_or[2]_2/I4 (GTP_LUT5)
                                   td                    0.185      10.011 r       u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/hsst_pciex4_rst/hsst_tx_rst_mcrsw/tx_rst_fsm_multi_sw_lane/N486_23_or[2]_2/Z (GTP_LUT5)
                                   net (fanout=8)        0.730      10.741         u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/hsst_pciex4_rst/hsst_tx_rst_mcrsw/tx_rst_fsm_multi_sw_lane/_N88462
                                                                                   u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/hsst_pciex4_rst/hsst_tx_rst_mcrsw/tx_rst_fsm_multi_sw_lane/N486_23_or[2]_1/I1 (GTP_LUT2)
                                   td                    0.185      10.926 r       u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/hsst_pciex4_rst/hsst_tx_rst_mcrsw/tx_rst_fsm_multi_sw_lane/N486_23_or[2]_1/Z (GTP_LUT2)
                                   net (fanout=1)        0.000      10.926         u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/hsst_pciex4_rst/hsst_tx_rst_mcrsw/tx_rst_fsm_multi_sw_lane/N486 [2]
                                                                           r       u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/hsst_pciex4_rst/hsst_tx_rst_mcrsw/tx_rst_fsm_multi_sw_lane/cntr[2]/D (GTP_DFF_CE)

 Data arrival time                                                  10.926         Logic Levels: 7  
                                                                                   Logic: 1.942ns(29.826%), Route: 4.569ns(70.174%)
----------------------------------------------------------------------------------------------------

 Clock ref_clk (rising edge)                            20.000      20.000 r                        
 ref_clk                                                 0.000      20.000 r       ref_clk (port)   
                                   net (fanout=1)        0.000      20.000         ref_clk          
                                                                                   ref_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211      21.211 r       ref_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=345)      3.204      24.415         nt_ref_clk       
                                                                           r       u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/hsst_pciex4_rst/hsst_tx_rst_mcrsw/tx_rst_fsm_multi_sw_lane/cntr[2]/CLK (GTP_DFF_CE)
 clock pessimism                                         0.000      24.415                          
 clock uncertainty                                      -0.050      24.365                          

 Setup time                                              0.034      24.399                          

 Data required time                                                 24.399                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 24.399                          
 Data arrival time                                                  10.926                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        13.473                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/hsst_pciex4_rst/hsst_tx_rst_mcrsw/tx_rst_fsm_multi_sw_lane/cntr[5]/CLK (GTP_DFF_CE)
Endpoint    : u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/hsst_pciex4_rst/hsst_tx_rst_mcrsw/tx_rst_fsm_multi_sw_lane/cntr[3]/D (GTP_DFF_CE)
Path Group  : ref_clk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.415
  Launch Clock Delay      :  4.415
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ref_clk (rising edge)                             0.000       0.000 r                        
 ref_clk                                                 0.000       0.000 r       ref_clk (port)   
                                   net (fanout=1)        0.000       0.000         ref_clk          
                                                                                   ref_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       ref_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=345)      3.204       4.415         nt_ref_clk       
                                                                           r       u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/hsst_pciex4_rst/hsst_tx_rst_mcrsw/tx_rst_fsm_multi_sw_lane/cntr[5]/CLK (GTP_DFF_CE)

                                   tco                   0.329       4.744 r       u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/hsst_pciex4_rst/hsst_tx_rst_mcrsw/tx_rst_fsm_multi_sw_lane/cntr[5]/Q (GTP_DFF_CE)
                                   net (fanout=14)       0.802       5.546         u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/hsst_pciex4_rst/hsst_tx_rst_mcrsw/tx_rst_fsm_multi_sw_lane/cntr [5]
                                                                                   u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/hsst_pciex4_rst/hsst_tx_rst_mcrsw/tx_rst_fsm_multi_sw_lane/hsst_fsm_fsm[3:0]_70/I0 (GTP_LUT5)
                                   td                    0.315       5.861 f       u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/hsst_pciex4_rst/hsst_tx_rst_mcrsw/tx_rst_fsm_multi_sw_lane/hsst_fsm_fsm[3:0]_70/Z (GTP_LUT5)
                                   net (fanout=9)        0.745       6.606         u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/hsst_pciex4_rst/hsst_tx_rst_mcrsw/tx_rst_fsm_multi_sw_lane/_N100980
                                                                                   u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/hsst_pciex4_rst/hsst_tx_rst_mcrsw/tx_rst_fsm_multi_sw_lane/N702_2/I3 (GTP_LUT4)
                                   td                    0.185       6.791 r       u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/hsst_pciex4_rst/hsst_tx_rst_mcrsw/tx_rst_fsm_multi_sw_lane/N702_2/Z (GTP_LUT4)
                                   net (fanout=3)        0.605       7.396         u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/hsst_pciex4_rst/hsst_tx_rst_mcrsw/tx_rst_fsm_multi_sw_lane/N324
                                                                                   u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/hsst_pciex4_rst/hsst_tx_rst_mcrsw/tx_rst_fsm_multi_sw_lane/N483_3/I4 (GTP_LUT5)
                                   td                    0.258       7.654 f       u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/hsst_pciex4_rst/hsst_tx_rst_mcrsw/tx_rst_fsm_multi_sw_lane/N483_3/Z (GTP_LUT5)
                                   net (fanout=1)        0.464       8.118         u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/hsst_pciex4_rst/hsst_tx_rst_mcrsw/tx_rst_fsm_multi_sw_lane/_N110360
                                                                                   u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/hsst_pciex4_rst/hsst_tx_rst_mcrsw/tx_rst_fsm_multi_sw_lane/N483_5/I4 (GTP_LUT5)
                                   td                    0.185       8.303 r       u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/hsst_pciex4_rst/hsst_tx_rst_mcrsw/tx_rst_fsm_multi_sw_lane/N483_5/Z (GTP_LUT5)
                                   net (fanout=2)        0.553       8.856         u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/hsst_pciex4_rst/hsst_tx_rst_mcrsw/tx_rst_fsm_multi_sw_lane/_N100550
                                                                                   u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/hsst_pciex4_rst/hsst_tx_rst_mcrsw/tx_rst_fsm_multi_sw_lane/N486_30/I1 (GTP_LUT5M)
                                   td                    0.300       9.156 f       u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/hsst_pciex4_rst/hsst_tx_rst_mcrsw/tx_rst_fsm_multi_sw_lane/N486_30/Z (GTP_LUT5M)
                                   net (fanout=5)        0.670       9.826         u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/hsst_pciex4_rst/hsst_tx_rst_mcrsw/tx_rst_fsm_multi_sw_lane/_N10999
                                                                                   u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/hsst_pciex4_rst/hsst_tx_rst_mcrsw/tx_rst_fsm_multi_sw_lane/N486_23_or[2]_2/I4 (GTP_LUT5)
                                   td                    0.185      10.011 r       u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/hsst_pciex4_rst/hsst_tx_rst_mcrsw/tx_rst_fsm_multi_sw_lane/N486_23_or[2]_2/Z (GTP_LUT5)
                                   net (fanout=8)        0.730      10.741         u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/hsst_pciex4_rst/hsst_tx_rst_mcrsw/tx_rst_fsm_multi_sw_lane/_N88462
                                                                                   u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/hsst_pciex4_rst/hsst_tx_rst_mcrsw/tx_rst_fsm_multi_sw_lane/N486_23_or[3]_1/I1 (GTP_LUT2)
                                   td                    0.185      10.926 r       u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/hsst_pciex4_rst/hsst_tx_rst_mcrsw/tx_rst_fsm_multi_sw_lane/N486_23_or[3]_1/Z (GTP_LUT2)
                                   net (fanout=1)        0.000      10.926         u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/hsst_pciex4_rst/hsst_tx_rst_mcrsw/tx_rst_fsm_multi_sw_lane/N486 [3]
                                                                           r       u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/hsst_pciex4_rst/hsst_tx_rst_mcrsw/tx_rst_fsm_multi_sw_lane/cntr[3]/D (GTP_DFF_CE)

 Data arrival time                                                  10.926         Logic Levels: 7  
                                                                                   Logic: 1.942ns(29.826%), Route: 4.569ns(70.174%)
----------------------------------------------------------------------------------------------------

 Clock ref_clk (rising edge)                            20.000      20.000 r                        
 ref_clk                                                 0.000      20.000 r       ref_clk (port)   
                                   net (fanout=1)        0.000      20.000         ref_clk          
                                                                                   ref_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211      21.211 r       ref_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=345)      3.204      24.415         nt_ref_clk       
                                                                           r       u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/hsst_pciex4_rst/hsst_tx_rst_mcrsw/tx_rst_fsm_multi_sw_lane/cntr[3]/CLK (GTP_DFF_CE)
 clock pessimism                                         0.000      24.415                          
 clock uncertainty                                      -0.050      24.365                          

 Setup time                                              0.034      24.399                          

 Data required time                                                 24.399                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 24.399                          
 Data arrival time                                                  10.926                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        13.473                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/hsst_pciex4_rst/hsst_tx_rst_mcrsw/tx_rst_fsm_multi_sw_lane/cntr[5]/CLK (GTP_DFF_CE)
Endpoint    : u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/hsst_pciex4_rst/hsst_tx_rst_mcrsw/tx_rst_fsm_multi_sw_lane/cntr[4]/D (GTP_DFF_CE)
Path Group  : ref_clk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.415
  Launch Clock Delay      :  4.415
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ref_clk (rising edge)                             0.000       0.000 r                        
 ref_clk                                                 0.000       0.000 r       ref_clk (port)   
                                   net (fanout=1)        0.000       0.000         ref_clk          
                                                                                   ref_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       ref_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=345)      3.204       4.415         nt_ref_clk       
                                                                           r       u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/hsst_pciex4_rst/hsst_tx_rst_mcrsw/tx_rst_fsm_multi_sw_lane/cntr[5]/CLK (GTP_DFF_CE)

                                   tco                   0.329       4.744 r       u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/hsst_pciex4_rst/hsst_tx_rst_mcrsw/tx_rst_fsm_multi_sw_lane/cntr[5]/Q (GTP_DFF_CE)
                                   net (fanout=14)       0.802       5.546         u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/hsst_pciex4_rst/hsst_tx_rst_mcrsw/tx_rst_fsm_multi_sw_lane/cntr [5]
                                                                                   u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/hsst_pciex4_rst/hsst_tx_rst_mcrsw/tx_rst_fsm_multi_sw_lane/hsst_fsm_fsm[3:0]_70/I0 (GTP_LUT5)
                                   td                    0.315       5.861 f       u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/hsst_pciex4_rst/hsst_tx_rst_mcrsw/tx_rst_fsm_multi_sw_lane/hsst_fsm_fsm[3:0]_70/Z (GTP_LUT5)
                                   net (fanout=9)        0.745       6.606         u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/hsst_pciex4_rst/hsst_tx_rst_mcrsw/tx_rst_fsm_multi_sw_lane/_N100980
                                                                                   u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/hsst_pciex4_rst/hsst_tx_rst_mcrsw/tx_rst_fsm_multi_sw_lane/N702_2/I3 (GTP_LUT4)
                                   td                    0.185       6.791 r       u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/hsst_pciex4_rst/hsst_tx_rst_mcrsw/tx_rst_fsm_multi_sw_lane/N702_2/Z (GTP_LUT4)
                                   net (fanout=3)        0.605       7.396         u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/hsst_pciex4_rst/hsst_tx_rst_mcrsw/tx_rst_fsm_multi_sw_lane/N324
                                                                                   u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/hsst_pciex4_rst/hsst_tx_rst_mcrsw/tx_rst_fsm_multi_sw_lane/N483_3/I4 (GTP_LUT5)
                                   td                    0.258       7.654 f       u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/hsst_pciex4_rst/hsst_tx_rst_mcrsw/tx_rst_fsm_multi_sw_lane/N483_3/Z (GTP_LUT5)
                                   net (fanout=1)        0.464       8.118         u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/hsst_pciex4_rst/hsst_tx_rst_mcrsw/tx_rst_fsm_multi_sw_lane/_N110360
                                                                                   u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/hsst_pciex4_rst/hsst_tx_rst_mcrsw/tx_rst_fsm_multi_sw_lane/N483_5/I4 (GTP_LUT5)
                                   td                    0.185       8.303 r       u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/hsst_pciex4_rst/hsst_tx_rst_mcrsw/tx_rst_fsm_multi_sw_lane/N483_5/Z (GTP_LUT5)
                                   net (fanout=2)        0.553       8.856         u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/hsst_pciex4_rst/hsst_tx_rst_mcrsw/tx_rst_fsm_multi_sw_lane/_N100550
                                                                                   u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/hsst_pciex4_rst/hsst_tx_rst_mcrsw/tx_rst_fsm_multi_sw_lane/N486_30/I1 (GTP_LUT5M)
                                   td                    0.300       9.156 f       u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/hsst_pciex4_rst/hsst_tx_rst_mcrsw/tx_rst_fsm_multi_sw_lane/N486_30/Z (GTP_LUT5M)
                                   net (fanout=5)        0.670       9.826         u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/hsst_pciex4_rst/hsst_tx_rst_mcrsw/tx_rst_fsm_multi_sw_lane/_N10999
                                                                                   u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/hsst_pciex4_rst/hsst_tx_rst_mcrsw/tx_rst_fsm_multi_sw_lane/N486_23_or[2]_2/I4 (GTP_LUT5)
                                   td                    0.185      10.011 r       u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/hsst_pciex4_rst/hsst_tx_rst_mcrsw/tx_rst_fsm_multi_sw_lane/N486_23_or[2]_2/Z (GTP_LUT5)
                                   net (fanout=8)        0.730      10.741         u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/hsst_pciex4_rst/hsst_tx_rst_mcrsw/tx_rst_fsm_multi_sw_lane/_N88462
                                                                                   u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/hsst_pciex4_rst/hsst_tx_rst_mcrsw/tx_rst_fsm_multi_sw_lane/N486_23_or[4]_1/I1 (GTP_LUT2)
                                   td                    0.185      10.926 r       u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/hsst_pciex4_rst/hsst_tx_rst_mcrsw/tx_rst_fsm_multi_sw_lane/N486_23_or[4]_1/Z (GTP_LUT2)
                                   net (fanout=1)        0.000      10.926         u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/hsst_pciex4_rst/hsst_tx_rst_mcrsw/tx_rst_fsm_multi_sw_lane/N486 [4]
                                                                           r       u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/hsst_pciex4_rst/hsst_tx_rst_mcrsw/tx_rst_fsm_multi_sw_lane/cntr[4]/D (GTP_DFF_CE)

 Data arrival time                                                  10.926         Logic Levels: 7  
                                                                                   Logic: 1.942ns(29.826%), Route: 4.569ns(70.174%)
----------------------------------------------------------------------------------------------------

 Clock ref_clk (rising edge)                            20.000      20.000 r                        
 ref_clk                                                 0.000      20.000 r       ref_clk (port)   
                                   net (fanout=1)        0.000      20.000         ref_clk          
                                                                                   ref_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211      21.211 r       ref_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=345)      3.204      24.415         nt_ref_clk       
                                                                           r       u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/hsst_pciex4_rst/hsst_tx_rst_mcrsw/tx_rst_fsm_multi_sw_lane/cntr[4]/CLK (GTP_DFF_CE)
 clock pessimism                                         0.000      24.415                          
 clock uncertainty                                      -0.050      24.365                          

 Setup time                                              0.034      24.399                          

 Data required time                                                 24.399                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 24.399                          
 Data arrival time                                                  10.926                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        13.473                          
====================================================================================================

====================================================================================================

Startpoint  : I_ipsxb_ddr_top/u_ddrp_rstn_sync/sig_async_r1[0]/CLK (GTP_DFF_C)
Endpoint    : I_ipsxb_ddr_top/u_ddrp_rstn_sync/sig_async_r2[0]/D (GTP_DFF_C)
Path Group  : ref_clk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.415
  Launch Clock Delay      :  4.415
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ref_clk (rising edge)                             0.000       0.000 r                        
 ref_clk                                                 0.000       0.000 r       ref_clk (port)   
                                   net (fanout=1)        0.000       0.000         ref_clk          
                                                                                   ref_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       ref_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=345)      1.008       2.219         nt_ref_clk       
                                                                                   I_ipsxb_ddr_top/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.219 r       I_ipsxb_ddr_top/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       2.196       4.415         I_ipsxb_ddr_top/pll_clkin
                                                                           r       I_ipsxb_ddr_top/u_ddrp_rstn_sync/sig_async_r1[0]/CLK (GTP_DFF_C)

                                   tco                   0.323       4.738 f       I_ipsxb_ddr_top/u_ddrp_rstn_sync/sig_async_r1[0]/Q (GTP_DFF_C)
                                   net (fanout=1)        0.464       5.202         I_ipsxb_ddr_top/u_ddrp_rstn_sync/sig_async_r1 [0]
                                                                           f       I_ipsxb_ddr_top/u_ddrp_rstn_sync/sig_async_r2[0]/D (GTP_DFF_C)

 Data arrival time                                                   5.202         Logic Levels: 0  
                                                                                   Logic: 0.323ns(41.042%), Route: 0.464ns(58.958%)
----------------------------------------------------------------------------------------------------

 Clock ref_clk (rising edge)                             0.000       0.000 r                        
 ref_clk                                                 0.000       0.000 r       ref_clk (port)   
                                   net (fanout=1)        0.000       0.000         ref_clk          
                                                                                   ref_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       ref_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=345)      1.008       2.219         nt_ref_clk       
                                                                                   I_ipsxb_ddr_top/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.219 r       I_ipsxb_ddr_top/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       2.196       4.415         I_ipsxb_ddr_top/pll_clkin
                                                                           r       I_ipsxb_ddr_top/u_ddrp_rstn_sync/sig_async_r2[0]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000       4.415                          
 clock uncertainty                                       0.000       4.415                          

 Hold time                                               0.047       4.462                          

 Data required time                                                  4.462                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.462                          
 Data arrival time                                                   5.202                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.740                          
====================================================================================================

====================================================================================================

Startpoint  : I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/dll_update_req_rst_ctrl/CLK (GTP_DFF_C)
Endpoint    : I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_dll_update_ctrl/dll_update_req_rst_ctrl_d[0]/D (GTP_DFF_C)
Path Group  : ref_clk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.415
  Launch Clock Delay      :  4.415
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ref_clk (rising edge)                             0.000       0.000 r                        
 ref_clk                                                 0.000       0.000 r       ref_clk (port)   
                                   net (fanout=1)        0.000       0.000         ref_clk          
                                                                                   ref_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       ref_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=345)      1.008       2.219         nt_ref_clk       
                                                                                   I_ipsxb_ddr_top/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.219 r       I_ipsxb_ddr_top/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       2.196       4.415         I_ipsxb_ddr_top/pll_clkin
                                                                           r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/dll_update_req_rst_ctrl/CLK (GTP_DFF_C)

                                   tco                   0.323       4.738 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/dll_update_req_rst_ctrl/Q (GTP_DFF_C)
                                   net (fanout=1)        0.464       5.202         I_ipsxb_ddr_top/u_ddrphy_top/dll_update_req_rst_ctrl
                                                                           f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_dll_update_ctrl/dll_update_req_rst_ctrl_d[0]/D (GTP_DFF_C)

 Data arrival time                                                   5.202         Logic Levels: 0  
                                                                                   Logic: 0.323ns(41.042%), Route: 0.464ns(58.958%)
----------------------------------------------------------------------------------------------------

 Clock ref_clk (rising edge)                             0.000       0.000 r                        
 ref_clk                                                 0.000       0.000 r       ref_clk (port)   
                                   net (fanout=1)        0.000       0.000         ref_clk          
                                                                                   ref_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       ref_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=345)      1.008       2.219         nt_ref_clk       
                                                                                   I_ipsxb_ddr_top/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.219 r       I_ipsxb_ddr_top/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       2.196       4.415         I_ipsxb_ddr_top/pll_clkin
                                                                           r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_dll_update_ctrl/dll_update_req_rst_ctrl_d[0]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000       4.415                          
 clock uncertainty                                       0.000       4.415                          

 Hold time                                               0.047       4.462                          

 Data required time                                                  4.462                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.462                          
 Data arrival time                                                   5.202                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.740                          
====================================================================================================

====================================================================================================

Startpoint  : I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_dll_update_ctrl/dll_update_req_rst_ctrl_d[0]/CLK (GTP_DFF_C)
Endpoint    : I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_dll_update_ctrl/dll_update_req_rst_ctrl_d[1]/D (GTP_DFF_C)
Path Group  : ref_clk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.415
  Launch Clock Delay      :  4.415
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ref_clk (rising edge)                             0.000       0.000 r                        
 ref_clk                                                 0.000       0.000 r       ref_clk (port)   
                                   net (fanout=1)        0.000       0.000         ref_clk          
                                                                                   ref_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       ref_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=345)      1.008       2.219         nt_ref_clk       
                                                                                   I_ipsxb_ddr_top/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.219 r       I_ipsxb_ddr_top/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       2.196       4.415         I_ipsxb_ddr_top/pll_clkin
                                                                           r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_dll_update_ctrl/dll_update_req_rst_ctrl_d[0]/CLK (GTP_DFF_C)

                                   tco                   0.323       4.738 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_dll_update_ctrl/dll_update_req_rst_ctrl_d[0]/Q (GTP_DFF_C)
                                   net (fanout=1)        0.464       5.202         I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_dll_update_ctrl/dll_update_req_rst_ctrl_d [0]
                                                                           f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_dll_update_ctrl/dll_update_req_rst_ctrl_d[1]/D (GTP_DFF_C)

 Data arrival time                                                   5.202         Logic Levels: 0  
                                                                                   Logic: 0.323ns(41.042%), Route: 0.464ns(58.958%)
----------------------------------------------------------------------------------------------------

 Clock ref_clk (rising edge)                             0.000       0.000 r                        
 ref_clk                                                 0.000       0.000 r       ref_clk (port)   
                                   net (fanout=1)        0.000       0.000         ref_clk          
                                                                                   ref_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       ref_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=345)      1.008       2.219         nt_ref_clk       
                                                                                   I_ipsxb_ddr_top/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.219 r       I_ipsxb_ddr_top/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       2.196       4.415         I_ipsxb_ddr_top/pll_clkin
                                                                           r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_dll_update_ctrl/dll_update_req_rst_ctrl_d[1]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000       4.415                          
 clock uncertainty                                       0.000       4.415                          

 Hold time                                               0.047       4.462                          

 Data required time                                                  4.462                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.462                          
 Data arrival time                                                   5.202                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.740                          
====================================================================================================

====================================================================================================

Startpoint  : u_udp/u_udp_tx/cnt[2]/CLK (GTP_DFF_CE)
Endpoint    : u_udp/u_udp_tx/check_buffer[19]/D (GTP_DFF_CE)
Path Group  : eth_rgmii_rxc_0
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.600
  Launch Clock Delay      :  5.600
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock eth_rgmii_rxc_0 (rising edge)
                                                         0.000       0.000 r                        
 eth_rgmii_rxc_0                                         0.000       0.000 r       eth_rgmii_rxc_0 (port)
                                   net (fanout=1)        0.000       0.000         eth_rgmii_rxc_0  
                                                                                   eth_rgmii_rxc_0_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       eth_rgmii_rxc_0_ibuf/O (GTP_INBUF)
                                   net (fanout=2)        1.180       2.391         nt_eth_rgmii_rxc_0
                                                                                   eth0_gmii_to_rgmii/rgmii_clk_delay/CLKIN (GTP_IOCLKDELAY)
                                   td                    0.549       2.940 r       eth0_gmii_to_rgmii/rgmii_clk_delay/CLKOUT (GTP_IOCLKDELAY)
                                   net (fanout=1)        0.464       3.404         eth0_gmii_to_rgmii/rgmii_rxc_ibuf
                                                                                   eth0_gmii_to_rgmii/GTP_CLKBUFG_RXSHFT/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       3.404 r       eth0_gmii_to_rgmii/GTP_CLKBUFG_RXSHFT/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=239)      2.196       5.600         rgmii_clk_0      
                                                                           r       u_udp/u_udp_tx/cnt[2]/CLK (GTP_DFF_CE)

                                   tco                   0.329       5.929 r       u_udp/u_udp_tx/cnt[2]/Q (GTP_DFF_CE)
                                   net (fanout=32)       0.938       6.867         u_udp/u_udp_tx/cnt [2]
                                                                                   u_udp/u_udp_tx/N640_1/I2 (GTP_LUT3)
                                   td                    0.225       7.092 f       u_udp/u_udp_tx/N640_1/Z (GTP_LUT3)
                                   net (fanout=7)        0.713       7.805         u_udp/u_udp_tx/_N101018
                                                                                   u_udp/u_udp_tx/N911_1/I4 (GTP_LUT5)
                                   td                    0.220       8.025 f       u_udp/u_udp_tx/N911_1/Z (GTP_LUT5)
                                   net (fanout=1)        0.464       8.489         u_udp/u_udp_tx/_N111487
                                                                                   u_udp/u_udp_tx/N911_2/I4 (GTP_LUT5)
                                   td                    0.185       8.674 r       u_udp/u_udp_tx/N911_2/Z (GTP_LUT5)
                                   net (fanout=36)       0.958       9.632         u_udp/u_udp_tx/N911
                                                                                   u_udp/u_udp_tx/N917_3[0]/I2 (GTP_LUT3)
                                   td                    0.185       9.817 r       u_udp/u_udp_tx/N917_3[0]/Z (GTP_LUT3)
                                   net (fanout=2)        0.553      10.370         u_udp/u_udp_tx/nb1 [0]
                                                                                   u_udp/u_udp_tx/N917_5_1/I2 (GTP_LUT5CARRY)
                                   td                    0.233      10.603 f       u_udp/u_udp_tx/N917_5_1/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      10.603         u_udp/u_udp_tx/_N8012
                                                                                   u_udp/u_udp_tx/N917_5_2/CIN (GTP_LUT5CARRY)
                                   td                    0.030      10.633 r       u_udp/u_udp_tx/N917_5_2/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      10.633         u_udp/u_udp_tx/_N8013
                                                                                   u_udp/u_udp_tx/N917_5_3/CIN (GTP_LUT5CARRY)
                                   td                    0.030      10.663 r       u_udp/u_udp_tx/N917_5_3/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      10.663         u_udp/u_udp_tx/_N8014
                                                                                   u_udp/u_udp_tx/N917_5_4/CIN (GTP_LUT5CARRY)
                                   td                    0.030      10.693 r       u_udp/u_udp_tx/N917_5_4/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      10.693         u_udp/u_udp_tx/_N8015
                                                                                   u_udp/u_udp_tx/N917_5_5/CIN (GTP_LUT5CARRY)
                                   td                    0.030      10.723 r       u_udp/u_udp_tx/N917_5_5/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      10.723         u_udp/u_udp_tx/_N8016
                                                                                   u_udp/u_udp_tx/N917_5_6/CIN (GTP_LUT5CARRY)
                                   td                    0.030      10.753 r       u_udp/u_udp_tx/N917_5_6/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      10.753         u_udp/u_udp_tx/_N8017
                                                                                   u_udp/u_udp_tx/N917_5_7/CIN (GTP_LUT5CARRY)
                                   td                    0.030      10.783 r       u_udp/u_udp_tx/N917_5_7/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      10.783         u_udp/u_udp_tx/_N8018
                                                                                   u_udp/u_udp_tx/N917_5_8/CIN (GTP_LUT5CARRY)
                                   td                    0.030      10.813 r       u_udp/u_udp_tx/N917_5_8/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      10.813         u_udp/u_udp_tx/_N8019
                                                                                   u_udp/u_udp_tx/N917_5_9/CIN (GTP_LUT5CARRY)
                                   td                    0.030      10.843 r       u_udp/u_udp_tx/N917_5_9/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      10.843         u_udp/u_udp_tx/_N8020
                                                                                   u_udp/u_udp_tx/N917_5_10/CIN (GTP_LUT5CARRY)
                                   td                    0.030      10.873 r       u_udp/u_udp_tx/N917_5_10/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      10.873         u_udp/u_udp_tx/_N8021
                                                                                   u_udp/u_udp_tx/N917_5_11/CIN (GTP_LUT5CARRY)
                                   td                    0.030      10.903 r       u_udp/u_udp_tx/N917_5_11/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      10.903         u_udp/u_udp_tx/_N8022
                                                                                   u_udp/u_udp_tx/N917_5_12/CIN (GTP_LUT5CARRY)
                                   td                    0.030      10.933 r       u_udp/u_udp_tx/N917_5_12/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      10.933         u_udp/u_udp_tx/_N8023
                                                                                   u_udp/u_udp_tx/N917_5_13/CIN (GTP_LUT5CARRY)
                                   td                    0.030      10.963 r       u_udp/u_udp_tx/N917_5_13/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      10.963         u_udp/u_udp_tx/_N8024
                                                                                   u_udp/u_udp_tx/N917_5_14/CIN (GTP_LUT5CARRY)
                                   td                    0.030      10.993 r       u_udp/u_udp_tx/N917_5_14/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      10.993         u_udp/u_udp_tx/_N8025
                                                                                   u_udp/u_udp_tx/N917_5_15/CIN (GTP_LUT5CARRY)
                                   td                    0.030      11.023 r       u_udp/u_udp_tx/N917_5_15/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      11.023         u_udp/u_udp_tx/_N8026
                                                                                   u_udp/u_udp_tx/N917_5_16/CIN (GTP_LUT5CARRY)
                                   td                    0.030      11.053 r       u_udp/u_udp_tx/N917_5_16/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      11.053         u_udp/u_udp_tx/_N8027
                                                                                   u_udp/u_udp_tx/N917_5_17/CIN (GTP_LUT5CARRY)
                                   td                    0.030      11.083 r       u_udp/u_udp_tx/N917_5_17/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      11.083         u_udp/u_udp_tx/_N8028
                                                                                   u_udp/u_udp_tx/N917_5_18/CIN (GTP_LUT5CARRY)
                                   td                    0.030      11.113 r       u_udp/u_udp_tx/N917_5_18/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      11.113         u_udp/u_udp_tx/_N8029
                                                                                   u_udp/u_udp_tx/N917_5_19/CIN (GTP_LUT5CARRY)
                                   td                    0.030      11.143 r       u_udp/u_udp_tx/N917_5_19/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      11.143         u_udp/u_udp_tx/_N8030
                                                                                   u_udp/u_udp_tx/N917_5_20/CIN (GTP_LUT5CARRY)
                                   td                    0.236      11.379 r       u_udp/u_udp_tx/N917_5_20/Z (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      11.379         u_udp/u_udp_tx/N917 [19]
                                                                           r       u_udp/u_udp_tx/check_buffer[19]/D (GTP_DFF_CE)

 Data arrival time                                                  11.379         Logic Levels: 24 
                                                                                   Logic: 2.153ns(37.256%), Route: 3.626ns(62.744%)
----------------------------------------------------------------------------------------------------

 Clock eth_rgmii_rxc_0 (rising edge)
                                                         8.000       8.000 r                        
 eth_rgmii_rxc_0                                         0.000       8.000 r       eth_rgmii_rxc_0 (port)
                                   net (fanout=1)        0.000       8.000         eth_rgmii_rxc_0  
                                                                                   eth_rgmii_rxc_0_ibuf/I (GTP_INBUF)
                                   td                    1.211       9.211 r       eth_rgmii_rxc_0_ibuf/O (GTP_INBUF)
                                   net (fanout=2)        1.180      10.391         nt_eth_rgmii_rxc_0
                                                                                   eth0_gmii_to_rgmii/rgmii_clk_delay/CLKIN (GTP_IOCLKDELAY)
                                   td                    0.549      10.940 r       eth0_gmii_to_rgmii/rgmii_clk_delay/CLKOUT (GTP_IOCLKDELAY)
                                   net (fanout=1)        0.464      11.404         eth0_gmii_to_rgmii/rgmii_rxc_ibuf
                                                                                   eth0_gmii_to_rgmii/GTP_CLKBUFG_RXSHFT/CLKIN (GTP_CLKBUFG)
                                   td                    0.000      11.404 r       eth0_gmii_to_rgmii/GTP_CLKBUFG_RXSHFT/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=239)      2.196      13.600         rgmii_clk_0      
                                                                           r       u_udp/u_udp_tx/check_buffer[19]/CLK (GTP_DFF_CE)
 clock pessimism                                         0.000      13.600                          
 clock uncertainty                                      -0.050      13.550                          

 Setup time                                              0.034      13.584                          

 Data required time                                                 13.584                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 13.584                          
 Data arrival time                                                  11.379                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.205                          
====================================================================================================

====================================================================================================

Startpoint  : u_udp/u_udp_tx/cnt[2]/CLK (GTP_DFF_CE)
Endpoint    : u_udp/u_udp_tx/check_buffer[18]/D (GTP_DFF_CE)
Path Group  : eth_rgmii_rxc_0
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.600
  Launch Clock Delay      :  5.600
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock eth_rgmii_rxc_0 (rising edge)
                                                         0.000       0.000 r                        
 eth_rgmii_rxc_0                                         0.000       0.000 r       eth_rgmii_rxc_0 (port)
                                   net (fanout=1)        0.000       0.000         eth_rgmii_rxc_0  
                                                                                   eth_rgmii_rxc_0_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       eth_rgmii_rxc_0_ibuf/O (GTP_INBUF)
                                   net (fanout=2)        1.180       2.391         nt_eth_rgmii_rxc_0
                                                                                   eth0_gmii_to_rgmii/rgmii_clk_delay/CLKIN (GTP_IOCLKDELAY)
                                   td                    0.549       2.940 r       eth0_gmii_to_rgmii/rgmii_clk_delay/CLKOUT (GTP_IOCLKDELAY)
                                   net (fanout=1)        0.464       3.404         eth0_gmii_to_rgmii/rgmii_rxc_ibuf
                                                                                   eth0_gmii_to_rgmii/GTP_CLKBUFG_RXSHFT/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       3.404 r       eth0_gmii_to_rgmii/GTP_CLKBUFG_RXSHFT/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=239)      2.196       5.600         rgmii_clk_0      
                                                                           r       u_udp/u_udp_tx/cnt[2]/CLK (GTP_DFF_CE)

                                   tco                   0.329       5.929 r       u_udp/u_udp_tx/cnt[2]/Q (GTP_DFF_CE)
                                   net (fanout=32)       0.938       6.867         u_udp/u_udp_tx/cnt [2]
                                                                                   u_udp/u_udp_tx/N640_1/I2 (GTP_LUT3)
                                   td                    0.225       7.092 f       u_udp/u_udp_tx/N640_1/Z (GTP_LUT3)
                                   net (fanout=7)        0.713       7.805         u_udp/u_udp_tx/_N101018
                                                                                   u_udp/u_udp_tx/N911_1/I4 (GTP_LUT5)
                                   td                    0.220       8.025 f       u_udp/u_udp_tx/N911_1/Z (GTP_LUT5)
                                   net (fanout=1)        0.464       8.489         u_udp/u_udp_tx/_N111487
                                                                                   u_udp/u_udp_tx/N911_2/I4 (GTP_LUT5)
                                   td                    0.185       8.674 r       u_udp/u_udp_tx/N911_2/Z (GTP_LUT5)
                                   net (fanout=36)       0.958       9.632         u_udp/u_udp_tx/N911
                                                                                   u_udp/u_udp_tx/N917_3[0]/I2 (GTP_LUT3)
                                   td                    0.185       9.817 r       u_udp/u_udp_tx/N917_3[0]/Z (GTP_LUT3)
                                   net (fanout=2)        0.553      10.370         u_udp/u_udp_tx/nb1 [0]
                                                                                   u_udp/u_udp_tx/N917_5_1/I2 (GTP_LUT5CARRY)
                                   td                    0.233      10.603 f       u_udp/u_udp_tx/N917_5_1/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      10.603         u_udp/u_udp_tx/_N8012
                                                                                   u_udp/u_udp_tx/N917_5_2/CIN (GTP_LUT5CARRY)
                                   td                    0.030      10.633 r       u_udp/u_udp_tx/N917_5_2/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      10.633         u_udp/u_udp_tx/_N8013
                                                                                   u_udp/u_udp_tx/N917_5_3/CIN (GTP_LUT5CARRY)
                                   td                    0.030      10.663 r       u_udp/u_udp_tx/N917_5_3/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      10.663         u_udp/u_udp_tx/_N8014
                                                                                   u_udp/u_udp_tx/N917_5_4/CIN (GTP_LUT5CARRY)
                                   td                    0.030      10.693 r       u_udp/u_udp_tx/N917_5_4/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      10.693         u_udp/u_udp_tx/_N8015
                                                                                   u_udp/u_udp_tx/N917_5_5/CIN (GTP_LUT5CARRY)
                                   td                    0.030      10.723 r       u_udp/u_udp_tx/N917_5_5/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      10.723         u_udp/u_udp_tx/_N8016
                                                                                   u_udp/u_udp_tx/N917_5_6/CIN (GTP_LUT5CARRY)
                                   td                    0.030      10.753 r       u_udp/u_udp_tx/N917_5_6/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      10.753         u_udp/u_udp_tx/_N8017
                                                                                   u_udp/u_udp_tx/N917_5_7/CIN (GTP_LUT5CARRY)
                                   td                    0.030      10.783 r       u_udp/u_udp_tx/N917_5_7/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      10.783         u_udp/u_udp_tx/_N8018
                                                                                   u_udp/u_udp_tx/N917_5_8/CIN (GTP_LUT5CARRY)
                                   td                    0.030      10.813 r       u_udp/u_udp_tx/N917_5_8/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      10.813         u_udp/u_udp_tx/_N8019
                                                                                   u_udp/u_udp_tx/N917_5_9/CIN (GTP_LUT5CARRY)
                                   td                    0.030      10.843 r       u_udp/u_udp_tx/N917_5_9/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      10.843         u_udp/u_udp_tx/_N8020
                                                                                   u_udp/u_udp_tx/N917_5_10/CIN (GTP_LUT5CARRY)
                                   td                    0.030      10.873 r       u_udp/u_udp_tx/N917_5_10/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      10.873         u_udp/u_udp_tx/_N8021
                                                                                   u_udp/u_udp_tx/N917_5_11/CIN (GTP_LUT5CARRY)
                                   td                    0.030      10.903 r       u_udp/u_udp_tx/N917_5_11/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      10.903         u_udp/u_udp_tx/_N8022
                                                                                   u_udp/u_udp_tx/N917_5_12/CIN (GTP_LUT5CARRY)
                                   td                    0.030      10.933 r       u_udp/u_udp_tx/N917_5_12/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      10.933         u_udp/u_udp_tx/_N8023
                                                                                   u_udp/u_udp_tx/N917_5_13/CIN (GTP_LUT5CARRY)
                                   td                    0.030      10.963 r       u_udp/u_udp_tx/N917_5_13/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      10.963         u_udp/u_udp_tx/_N8024
                                                                                   u_udp/u_udp_tx/N917_5_14/CIN (GTP_LUT5CARRY)
                                   td                    0.030      10.993 r       u_udp/u_udp_tx/N917_5_14/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      10.993         u_udp/u_udp_tx/_N8025
                                                                                   u_udp/u_udp_tx/N917_5_15/CIN (GTP_LUT5CARRY)
                                   td                    0.030      11.023 r       u_udp/u_udp_tx/N917_5_15/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      11.023         u_udp/u_udp_tx/_N8026
                                                                                   u_udp/u_udp_tx/N917_5_16/CIN (GTP_LUT5CARRY)
                                   td                    0.030      11.053 r       u_udp/u_udp_tx/N917_5_16/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      11.053         u_udp/u_udp_tx/_N8027
                                                                                   u_udp/u_udp_tx/N917_5_17/CIN (GTP_LUT5CARRY)
                                   td                    0.030      11.083 r       u_udp/u_udp_tx/N917_5_17/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      11.083         u_udp/u_udp_tx/_N8028
                                                                                   u_udp/u_udp_tx/N917_5_18/CIN (GTP_LUT5CARRY)
                                   td                    0.030      11.113 r       u_udp/u_udp_tx/N917_5_18/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      11.113         u_udp/u_udp_tx/_N8029
                                                                                   u_udp/u_udp_tx/N917_5_19/CIN (GTP_LUT5CARRY)
                                   td                    0.236      11.349 r       u_udp/u_udp_tx/N917_5_19/Z (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      11.349         u_udp/u_udp_tx/N917 [18]
                                                                           r       u_udp/u_udp_tx/check_buffer[18]/D (GTP_DFF_CE)

 Data arrival time                                                  11.349         Logic Levels: 23 
                                                                                   Logic: 2.123ns(36.928%), Route: 3.626ns(63.072%)
----------------------------------------------------------------------------------------------------

 Clock eth_rgmii_rxc_0 (rising edge)
                                                         8.000       8.000 r                        
 eth_rgmii_rxc_0                                         0.000       8.000 r       eth_rgmii_rxc_0 (port)
                                   net (fanout=1)        0.000       8.000         eth_rgmii_rxc_0  
                                                                                   eth_rgmii_rxc_0_ibuf/I (GTP_INBUF)
                                   td                    1.211       9.211 r       eth_rgmii_rxc_0_ibuf/O (GTP_INBUF)
                                   net (fanout=2)        1.180      10.391         nt_eth_rgmii_rxc_0
                                                                                   eth0_gmii_to_rgmii/rgmii_clk_delay/CLKIN (GTP_IOCLKDELAY)
                                   td                    0.549      10.940 r       eth0_gmii_to_rgmii/rgmii_clk_delay/CLKOUT (GTP_IOCLKDELAY)
                                   net (fanout=1)        0.464      11.404         eth0_gmii_to_rgmii/rgmii_rxc_ibuf
                                                                                   eth0_gmii_to_rgmii/GTP_CLKBUFG_RXSHFT/CLKIN (GTP_CLKBUFG)
                                   td                    0.000      11.404 r       eth0_gmii_to_rgmii/GTP_CLKBUFG_RXSHFT/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=239)      2.196      13.600         rgmii_clk_0      
                                                                           r       u_udp/u_udp_tx/check_buffer[18]/CLK (GTP_DFF_CE)
 clock pessimism                                         0.000      13.600                          
 clock uncertainty                                      -0.050      13.550                          

 Setup time                                              0.034      13.584                          

 Data required time                                                 13.584                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 13.584                          
 Data arrival time                                                  11.349                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.235                          
====================================================================================================

====================================================================================================

Startpoint  : u_udp/u_udp_tx/cnt[2]/CLK (GTP_DFF_CE)
Endpoint    : u_udp/u_udp_tx/check_buffer[17]/D (GTP_DFF_CE)
Path Group  : eth_rgmii_rxc_0
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.600
  Launch Clock Delay      :  5.600
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock eth_rgmii_rxc_0 (rising edge)
                                                         0.000       0.000 r                        
 eth_rgmii_rxc_0                                         0.000       0.000 r       eth_rgmii_rxc_0 (port)
                                   net (fanout=1)        0.000       0.000         eth_rgmii_rxc_0  
                                                                                   eth_rgmii_rxc_0_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       eth_rgmii_rxc_0_ibuf/O (GTP_INBUF)
                                   net (fanout=2)        1.180       2.391         nt_eth_rgmii_rxc_0
                                                                                   eth0_gmii_to_rgmii/rgmii_clk_delay/CLKIN (GTP_IOCLKDELAY)
                                   td                    0.549       2.940 r       eth0_gmii_to_rgmii/rgmii_clk_delay/CLKOUT (GTP_IOCLKDELAY)
                                   net (fanout=1)        0.464       3.404         eth0_gmii_to_rgmii/rgmii_rxc_ibuf
                                                                                   eth0_gmii_to_rgmii/GTP_CLKBUFG_RXSHFT/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       3.404 r       eth0_gmii_to_rgmii/GTP_CLKBUFG_RXSHFT/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=239)      2.196       5.600         rgmii_clk_0      
                                                                           r       u_udp/u_udp_tx/cnt[2]/CLK (GTP_DFF_CE)

                                   tco                   0.329       5.929 r       u_udp/u_udp_tx/cnt[2]/Q (GTP_DFF_CE)
                                   net (fanout=32)       0.938       6.867         u_udp/u_udp_tx/cnt [2]
                                                                                   u_udp/u_udp_tx/N640_1/I2 (GTP_LUT3)
                                   td                    0.225       7.092 f       u_udp/u_udp_tx/N640_1/Z (GTP_LUT3)
                                   net (fanout=7)        0.713       7.805         u_udp/u_udp_tx/_N101018
                                                                                   u_udp/u_udp_tx/N911_1/I4 (GTP_LUT5)
                                   td                    0.220       8.025 f       u_udp/u_udp_tx/N911_1/Z (GTP_LUT5)
                                   net (fanout=1)        0.464       8.489         u_udp/u_udp_tx/_N111487
                                                                                   u_udp/u_udp_tx/N911_2/I4 (GTP_LUT5)
                                   td                    0.185       8.674 r       u_udp/u_udp_tx/N911_2/Z (GTP_LUT5)
                                   net (fanout=36)       0.958       9.632         u_udp/u_udp_tx/N911
                                                                                   u_udp/u_udp_tx/N917_3[0]/I2 (GTP_LUT3)
                                   td                    0.185       9.817 r       u_udp/u_udp_tx/N917_3[0]/Z (GTP_LUT3)
                                   net (fanout=2)        0.553      10.370         u_udp/u_udp_tx/nb1 [0]
                                                                                   u_udp/u_udp_tx/N917_5_1/I2 (GTP_LUT5CARRY)
                                   td                    0.233      10.603 f       u_udp/u_udp_tx/N917_5_1/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      10.603         u_udp/u_udp_tx/_N8012
                                                                                   u_udp/u_udp_tx/N917_5_2/CIN (GTP_LUT5CARRY)
                                   td                    0.030      10.633 r       u_udp/u_udp_tx/N917_5_2/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      10.633         u_udp/u_udp_tx/_N8013
                                                                                   u_udp/u_udp_tx/N917_5_3/CIN (GTP_LUT5CARRY)
                                   td                    0.030      10.663 r       u_udp/u_udp_tx/N917_5_3/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      10.663         u_udp/u_udp_tx/_N8014
                                                                                   u_udp/u_udp_tx/N917_5_4/CIN (GTP_LUT5CARRY)
                                   td                    0.030      10.693 r       u_udp/u_udp_tx/N917_5_4/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      10.693         u_udp/u_udp_tx/_N8015
                                                                                   u_udp/u_udp_tx/N917_5_5/CIN (GTP_LUT5CARRY)
                                   td                    0.030      10.723 r       u_udp/u_udp_tx/N917_5_5/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      10.723         u_udp/u_udp_tx/_N8016
                                                                                   u_udp/u_udp_tx/N917_5_6/CIN (GTP_LUT5CARRY)
                                   td                    0.030      10.753 r       u_udp/u_udp_tx/N917_5_6/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      10.753         u_udp/u_udp_tx/_N8017
                                                                                   u_udp/u_udp_tx/N917_5_7/CIN (GTP_LUT5CARRY)
                                   td                    0.030      10.783 r       u_udp/u_udp_tx/N917_5_7/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      10.783         u_udp/u_udp_tx/_N8018
                                                                                   u_udp/u_udp_tx/N917_5_8/CIN (GTP_LUT5CARRY)
                                   td                    0.030      10.813 r       u_udp/u_udp_tx/N917_5_8/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      10.813         u_udp/u_udp_tx/_N8019
                                                                                   u_udp/u_udp_tx/N917_5_9/CIN (GTP_LUT5CARRY)
                                   td                    0.030      10.843 r       u_udp/u_udp_tx/N917_5_9/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      10.843         u_udp/u_udp_tx/_N8020
                                                                                   u_udp/u_udp_tx/N917_5_10/CIN (GTP_LUT5CARRY)
                                   td                    0.030      10.873 r       u_udp/u_udp_tx/N917_5_10/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      10.873         u_udp/u_udp_tx/_N8021
                                                                                   u_udp/u_udp_tx/N917_5_11/CIN (GTP_LUT5CARRY)
                                   td                    0.030      10.903 r       u_udp/u_udp_tx/N917_5_11/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      10.903         u_udp/u_udp_tx/_N8022
                                                                                   u_udp/u_udp_tx/N917_5_12/CIN (GTP_LUT5CARRY)
                                   td                    0.030      10.933 r       u_udp/u_udp_tx/N917_5_12/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      10.933         u_udp/u_udp_tx/_N8023
                                                                                   u_udp/u_udp_tx/N917_5_13/CIN (GTP_LUT5CARRY)
                                   td                    0.030      10.963 r       u_udp/u_udp_tx/N917_5_13/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      10.963         u_udp/u_udp_tx/_N8024
                                                                                   u_udp/u_udp_tx/N917_5_14/CIN (GTP_LUT5CARRY)
                                   td                    0.030      10.993 r       u_udp/u_udp_tx/N917_5_14/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      10.993         u_udp/u_udp_tx/_N8025
                                                                                   u_udp/u_udp_tx/N917_5_15/CIN (GTP_LUT5CARRY)
                                   td                    0.030      11.023 r       u_udp/u_udp_tx/N917_5_15/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      11.023         u_udp/u_udp_tx/_N8026
                                                                                   u_udp/u_udp_tx/N917_5_16/CIN (GTP_LUT5CARRY)
                                   td                    0.030      11.053 r       u_udp/u_udp_tx/N917_5_16/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      11.053         u_udp/u_udp_tx/_N8027
                                                                                   u_udp/u_udp_tx/N917_5_17/CIN (GTP_LUT5CARRY)
                                   td                    0.030      11.083 r       u_udp/u_udp_tx/N917_5_17/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      11.083         u_udp/u_udp_tx/_N8028
                                                                                   u_udp/u_udp_tx/N917_5_18/CIN (GTP_LUT5CARRY)
                                   td                    0.236      11.319 r       u_udp/u_udp_tx/N917_5_18/Z (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      11.319         u_udp/u_udp_tx/N917 [17]
                                                                           r       u_udp/u_udp_tx/check_buffer[17]/D (GTP_DFF_CE)

 Data arrival time                                                  11.319         Logic Levels: 22 
                                                                                   Logic: 2.093ns(36.597%), Route: 3.626ns(63.403%)
----------------------------------------------------------------------------------------------------

 Clock eth_rgmii_rxc_0 (rising edge)
                                                         8.000       8.000 r                        
 eth_rgmii_rxc_0                                         0.000       8.000 r       eth_rgmii_rxc_0 (port)
                                   net (fanout=1)        0.000       8.000         eth_rgmii_rxc_0  
                                                                                   eth_rgmii_rxc_0_ibuf/I (GTP_INBUF)
                                   td                    1.211       9.211 r       eth_rgmii_rxc_0_ibuf/O (GTP_INBUF)
                                   net (fanout=2)        1.180      10.391         nt_eth_rgmii_rxc_0
                                                                                   eth0_gmii_to_rgmii/rgmii_clk_delay/CLKIN (GTP_IOCLKDELAY)
                                   td                    0.549      10.940 r       eth0_gmii_to_rgmii/rgmii_clk_delay/CLKOUT (GTP_IOCLKDELAY)
                                   net (fanout=1)        0.464      11.404         eth0_gmii_to_rgmii/rgmii_rxc_ibuf
                                                                                   eth0_gmii_to_rgmii/GTP_CLKBUFG_RXSHFT/CLKIN (GTP_CLKBUFG)
                                   td                    0.000      11.404 r       eth0_gmii_to_rgmii/GTP_CLKBUFG_RXSHFT/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=239)      2.196      13.600         rgmii_clk_0      
                                                                           r       u_udp/u_udp_tx/check_buffer[17]/CLK (GTP_DFF_CE)
 clock pessimism                                         0.000      13.600                          
 clock uncertainty                                      -0.050      13.550                          

 Setup time                                              0.034      13.584                          

 Data required time                                                 13.584                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 13.584                          
 Data arrival time                                                  11.319                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.265                          
====================================================================================================

====================================================================================================

Startpoint  : eth0_img_pkt/u_eth_pkt_fifo/U_ipml_fifo_eth_pkt_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[0]/CLK (GTP_DFF_C)
Endpoint    : eth0_img_pkt/u_eth_pkt_fifo/U_ipml_fifo_eth_pkt_fifo/U_ipml_fifo_ctrl/rwptr2[0]/D (GTP_DFF_C)
Path Group  : eth_rgmii_rxc_0
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.600
  Launch Clock Delay      :  5.600
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock eth_rgmii_rxc_0 (rising edge)
                                                         0.000       0.000 r                        
 eth_rgmii_rxc_0                                         0.000       0.000 r       eth_rgmii_rxc_0 (port)
                                   net (fanout=1)        0.000       0.000         eth_rgmii_rxc_0  
                                                                                   eth_rgmii_rxc_0_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       eth_rgmii_rxc_0_ibuf/O (GTP_INBUF)
                                   net (fanout=2)        1.180       2.391         nt_eth_rgmii_rxc_0
                                                                                   eth0_gmii_to_rgmii/rgmii_clk_delay/CLKIN (GTP_IOCLKDELAY)
                                   td                    0.549       2.940 r       eth0_gmii_to_rgmii/rgmii_clk_delay/CLKOUT (GTP_IOCLKDELAY)
                                   net (fanout=1)        0.464       3.404         eth0_gmii_to_rgmii/rgmii_rxc_ibuf
                                                                                   eth0_gmii_to_rgmii/GTP_CLKBUFG_RXSHFT/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       3.404 r       eth0_gmii_to_rgmii/GTP_CLKBUFG_RXSHFT/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=239)      2.196       5.600         rgmii_clk_0      
                                                                           r       eth0_img_pkt/u_eth_pkt_fifo/U_ipml_fifo_eth_pkt_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[0]/CLK (GTP_DFF_C)

                                   tco                   0.323       5.923 f       eth0_img_pkt/u_eth_pkt_fifo/U_ipml_fifo_eth_pkt_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[0]/Q (GTP_DFF_C)
                                   net (fanout=1)        0.464       6.387         eth0_img_pkt/u_eth_pkt_fifo/U_ipml_fifo_eth_pkt_fifo/U_ipml_fifo_ctrl/rwptr1 [0]
                                                                           f       eth0_img_pkt/u_eth_pkt_fifo/U_ipml_fifo_eth_pkt_fifo/U_ipml_fifo_ctrl/rwptr2[0]/D (GTP_DFF_C)

 Data arrival time                                                   6.387         Logic Levels: 0  
                                                                                   Logic: 0.323ns(41.042%), Route: 0.464ns(58.958%)
----------------------------------------------------------------------------------------------------

 Clock eth_rgmii_rxc_0 (rising edge)
                                                         0.000       0.000 r                        
 eth_rgmii_rxc_0                                         0.000       0.000 r       eth_rgmii_rxc_0 (port)
                                   net (fanout=1)        0.000       0.000         eth_rgmii_rxc_0  
                                                                                   eth_rgmii_rxc_0_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       eth_rgmii_rxc_0_ibuf/O (GTP_INBUF)
                                   net (fanout=2)        1.180       2.391         nt_eth_rgmii_rxc_0
                                                                                   eth0_gmii_to_rgmii/rgmii_clk_delay/CLKIN (GTP_IOCLKDELAY)
                                   td                    0.549       2.940 r       eth0_gmii_to_rgmii/rgmii_clk_delay/CLKOUT (GTP_IOCLKDELAY)
                                   net (fanout=1)        0.464       3.404         eth0_gmii_to_rgmii/rgmii_rxc_ibuf
                                                                                   eth0_gmii_to_rgmii/GTP_CLKBUFG_RXSHFT/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       3.404 r       eth0_gmii_to_rgmii/GTP_CLKBUFG_RXSHFT/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=239)      2.196       5.600         rgmii_clk_0      
                                                                           r       eth0_img_pkt/u_eth_pkt_fifo/U_ipml_fifo_eth_pkt_fifo/U_ipml_fifo_ctrl/rwptr2[0]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000       5.600                          
 clock uncertainty                                       0.000       5.600                          

 Hold time                                               0.047       5.647                          

 Data required time                                                  5.647                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.647                          
 Data arrival time                                                   6.387                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.740                          
====================================================================================================

====================================================================================================

Startpoint  : eth0_img_pkt/u_eth_pkt_fifo/U_ipml_fifo_eth_pkt_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[1]/CLK (GTP_DFF_C)
Endpoint    : eth0_img_pkt/u_eth_pkt_fifo/U_ipml_fifo_eth_pkt_fifo/U_ipml_fifo_ctrl/rwptr2[1]/D (GTP_DFF_C)
Path Group  : eth_rgmii_rxc_0
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.600
  Launch Clock Delay      :  5.600
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock eth_rgmii_rxc_0 (rising edge)
                                                         0.000       0.000 r                        
 eth_rgmii_rxc_0                                         0.000       0.000 r       eth_rgmii_rxc_0 (port)
                                   net (fanout=1)        0.000       0.000         eth_rgmii_rxc_0  
                                                                                   eth_rgmii_rxc_0_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       eth_rgmii_rxc_0_ibuf/O (GTP_INBUF)
                                   net (fanout=2)        1.180       2.391         nt_eth_rgmii_rxc_0
                                                                                   eth0_gmii_to_rgmii/rgmii_clk_delay/CLKIN (GTP_IOCLKDELAY)
                                   td                    0.549       2.940 r       eth0_gmii_to_rgmii/rgmii_clk_delay/CLKOUT (GTP_IOCLKDELAY)
                                   net (fanout=1)        0.464       3.404         eth0_gmii_to_rgmii/rgmii_rxc_ibuf
                                                                                   eth0_gmii_to_rgmii/GTP_CLKBUFG_RXSHFT/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       3.404 r       eth0_gmii_to_rgmii/GTP_CLKBUFG_RXSHFT/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=239)      2.196       5.600         rgmii_clk_0      
                                                                           r       eth0_img_pkt/u_eth_pkt_fifo/U_ipml_fifo_eth_pkt_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[1]/CLK (GTP_DFF_C)

                                   tco                   0.323       5.923 f       eth0_img_pkt/u_eth_pkt_fifo/U_ipml_fifo_eth_pkt_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[1]/Q (GTP_DFF_C)
                                   net (fanout=1)        0.464       6.387         eth0_img_pkt/u_eth_pkt_fifo/U_ipml_fifo_eth_pkt_fifo/U_ipml_fifo_ctrl/rwptr1 [1]
                                                                           f       eth0_img_pkt/u_eth_pkt_fifo/U_ipml_fifo_eth_pkt_fifo/U_ipml_fifo_ctrl/rwptr2[1]/D (GTP_DFF_C)

 Data arrival time                                                   6.387         Logic Levels: 0  
                                                                                   Logic: 0.323ns(41.042%), Route: 0.464ns(58.958%)
----------------------------------------------------------------------------------------------------

 Clock eth_rgmii_rxc_0 (rising edge)
                                                         0.000       0.000 r                        
 eth_rgmii_rxc_0                                         0.000       0.000 r       eth_rgmii_rxc_0 (port)
                                   net (fanout=1)        0.000       0.000         eth_rgmii_rxc_0  
                                                                                   eth_rgmii_rxc_0_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       eth_rgmii_rxc_0_ibuf/O (GTP_INBUF)
                                   net (fanout=2)        1.180       2.391         nt_eth_rgmii_rxc_0
                                                                                   eth0_gmii_to_rgmii/rgmii_clk_delay/CLKIN (GTP_IOCLKDELAY)
                                   td                    0.549       2.940 r       eth0_gmii_to_rgmii/rgmii_clk_delay/CLKOUT (GTP_IOCLKDELAY)
                                   net (fanout=1)        0.464       3.404         eth0_gmii_to_rgmii/rgmii_rxc_ibuf
                                                                                   eth0_gmii_to_rgmii/GTP_CLKBUFG_RXSHFT/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       3.404 r       eth0_gmii_to_rgmii/GTP_CLKBUFG_RXSHFT/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=239)      2.196       5.600         rgmii_clk_0      
                                                                           r       eth0_img_pkt/u_eth_pkt_fifo/U_ipml_fifo_eth_pkt_fifo/U_ipml_fifo_ctrl/rwptr2[1]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000       5.600                          
 clock uncertainty                                       0.000       5.600                          

 Hold time                                               0.047       5.647                          

 Data required time                                                  5.647                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.647                          
 Data arrival time                                                   6.387                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.740                          
====================================================================================================

====================================================================================================

Startpoint  : eth0_img_pkt/u_eth_pkt_fifo/U_ipml_fifo_eth_pkt_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[2]/CLK (GTP_DFF_C)
Endpoint    : eth0_img_pkt/u_eth_pkt_fifo/U_ipml_fifo_eth_pkt_fifo/U_ipml_fifo_ctrl/rwptr2[2]/D (GTP_DFF_C)
Path Group  : eth_rgmii_rxc_0
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.600
  Launch Clock Delay      :  5.600
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock eth_rgmii_rxc_0 (rising edge)
                                                         0.000       0.000 r                        
 eth_rgmii_rxc_0                                         0.000       0.000 r       eth_rgmii_rxc_0 (port)
                                   net (fanout=1)        0.000       0.000         eth_rgmii_rxc_0  
                                                                                   eth_rgmii_rxc_0_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       eth_rgmii_rxc_0_ibuf/O (GTP_INBUF)
                                   net (fanout=2)        1.180       2.391         nt_eth_rgmii_rxc_0
                                                                                   eth0_gmii_to_rgmii/rgmii_clk_delay/CLKIN (GTP_IOCLKDELAY)
                                   td                    0.549       2.940 r       eth0_gmii_to_rgmii/rgmii_clk_delay/CLKOUT (GTP_IOCLKDELAY)
                                   net (fanout=1)        0.464       3.404         eth0_gmii_to_rgmii/rgmii_rxc_ibuf
                                                                                   eth0_gmii_to_rgmii/GTP_CLKBUFG_RXSHFT/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       3.404 r       eth0_gmii_to_rgmii/GTP_CLKBUFG_RXSHFT/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=239)      2.196       5.600         rgmii_clk_0      
                                                                           r       eth0_img_pkt/u_eth_pkt_fifo/U_ipml_fifo_eth_pkt_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[2]/CLK (GTP_DFF_C)

                                   tco                   0.323       5.923 f       eth0_img_pkt/u_eth_pkt_fifo/U_ipml_fifo_eth_pkt_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.rwptr1[2]/Q (GTP_DFF_C)
                                   net (fanout=1)        0.464       6.387         eth0_img_pkt/u_eth_pkt_fifo/U_ipml_fifo_eth_pkt_fifo/U_ipml_fifo_ctrl/rwptr1 [2]
                                                                           f       eth0_img_pkt/u_eth_pkt_fifo/U_ipml_fifo_eth_pkt_fifo/U_ipml_fifo_ctrl/rwptr2[2]/D (GTP_DFF_C)

 Data arrival time                                                   6.387         Logic Levels: 0  
                                                                                   Logic: 0.323ns(41.042%), Route: 0.464ns(58.958%)
----------------------------------------------------------------------------------------------------

 Clock eth_rgmii_rxc_0 (rising edge)
                                                         0.000       0.000 r                        
 eth_rgmii_rxc_0                                         0.000       0.000 r       eth_rgmii_rxc_0 (port)
                                   net (fanout=1)        0.000       0.000         eth_rgmii_rxc_0  
                                                                                   eth_rgmii_rxc_0_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       eth_rgmii_rxc_0_ibuf/O (GTP_INBUF)
                                   net (fanout=2)        1.180       2.391         nt_eth_rgmii_rxc_0
                                                                                   eth0_gmii_to_rgmii/rgmii_clk_delay/CLKIN (GTP_IOCLKDELAY)
                                   td                    0.549       2.940 r       eth0_gmii_to_rgmii/rgmii_clk_delay/CLKOUT (GTP_IOCLKDELAY)
                                   net (fanout=1)        0.464       3.404         eth0_gmii_to_rgmii/rgmii_rxc_ibuf
                                                                                   eth0_gmii_to_rgmii/GTP_CLKBUFG_RXSHFT/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       3.404 r       eth0_gmii_to_rgmii/GTP_CLKBUFG_RXSHFT/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=239)      2.196       5.600         rgmii_clk_0      
                                                                           r       eth0_img_pkt/u_eth_pkt_fifo/U_ipml_fifo_eth_pkt_fifo/U_ipml_fifo_ctrl/rwptr2[2]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000       5.600                          
 clock uncertainty                                       0.000       5.600                          

 Hold time                                               0.047       5.647                          

 Data required time                                                  5.647                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.647                          
 Data arrival time                                                   6.387                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.740                          
====================================================================================================

====================================================================================================

Startpoint  : hdmi_video_zoom/bilinear_interpolation_cnt[1]/CLK (GTP_DFF_RE)
Endpoint    : hdmi_video_zoom/video_data_out[2]/CE (GTP_DFF_RE)
Path Group  : pix_clk_in
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.415
  Launch Clock Delay      :  4.415
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pix_clk_in (rising edge)                          0.000       0.000 r                        
 pix_clk_in                                              0.000       0.000 r       pix_clk_in (port)
                                   net (fanout=1)        0.000       0.000         pix_clk_in       
                                                                                   pix_clk_in_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       pix_clk_in_ibuf/O (GTP_INBUF)
                                   net (fanout=379)      3.204       4.415         nt_pix_clk_in    
                                                                           r       hdmi_video_zoom/bilinear_interpolation_cnt[1]/CLK (GTP_DFF_RE)

                                   tco                   0.329       4.744 r       hdmi_video_zoom/bilinear_interpolation_cnt[1]/Q (GTP_DFF_RE)
                                   net (fanout=4)        0.641       5.385         hdmi_video_zoom/bilinear_interpolation_cnt [1]
                                                                                   hdmi_video_zoom/N566_mux4_5/I4 (GTP_LUT5)
                                   td                    0.311       5.696 f       hdmi_video_zoom/N566_mux4_5/Z (GTP_LUT5)
                                   net (fanout=3)        0.605       6.301         hdmi_video_zoom/_N4440
                                                                                   hdmi_video_zoom/N566_mux8/I4 (GTP_LUT5)
                                   td                    0.185       6.486 r       hdmi_video_zoom/N566_mux8/Z (GTP_LUT5)
                                   net (fanout=13)       0.792       7.278         hdmi_video_zoom/N566
                                                                                   hdmi_video_zoom/N1362_1/I1 (GTP_LUT5M)
                                   td                    0.300       7.578 f       hdmi_video_zoom/N1362_1/Z (GTP_LUT5M)
                                   net (fanout=30)       0.730       8.308         hdmi_video_zoom/N1362
                                                                           f       hdmi_video_zoom/video_data_out[2]/CE (GTP_DFF_RE)

 Data arrival time                                                   8.308         Logic Levels: 3  
                                                                                   Logic: 1.125ns(28.898%), Route: 2.768ns(71.102%)
----------------------------------------------------------------------------------------------------

 Clock pix_clk_in (rising edge)                          6.734       6.734 r                        
 pix_clk_in                                              0.000       6.734 r       pix_clk_in (port)
                                   net (fanout=1)        0.000       6.734         pix_clk_in       
                                                                                   pix_clk_in_ibuf/I (GTP_INBUF)
                                   td                    1.211       7.945 r       pix_clk_in_ibuf/O (GTP_INBUF)
                                   net (fanout=379)      3.204      11.149         nt_pix_clk_in    
                                                                           r       hdmi_video_zoom/video_data_out[2]/CLK (GTP_DFF_RE)
 clock pessimism                                         0.000      11.149                          
 clock uncertainty                                      -0.050      11.099                          

 Setup time                                             -0.542      10.557                          

 Data required time                                                 10.557                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 10.557                          
 Data arrival time                                                   8.308                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.249                          
====================================================================================================

====================================================================================================

Startpoint  : hdmi_video_zoom/bilinear_interpolation_cnt[1]/CLK (GTP_DFF_RE)
Endpoint    : hdmi_video_zoom/video_data_out[3]/CE (GTP_DFF_RE)
Path Group  : pix_clk_in
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.415
  Launch Clock Delay      :  4.415
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pix_clk_in (rising edge)                          0.000       0.000 r                        
 pix_clk_in                                              0.000       0.000 r       pix_clk_in (port)
                                   net (fanout=1)        0.000       0.000         pix_clk_in       
                                                                                   pix_clk_in_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       pix_clk_in_ibuf/O (GTP_INBUF)
                                   net (fanout=379)      3.204       4.415         nt_pix_clk_in    
                                                                           r       hdmi_video_zoom/bilinear_interpolation_cnt[1]/CLK (GTP_DFF_RE)

                                   tco                   0.329       4.744 r       hdmi_video_zoom/bilinear_interpolation_cnt[1]/Q (GTP_DFF_RE)
                                   net (fanout=4)        0.641       5.385         hdmi_video_zoom/bilinear_interpolation_cnt [1]
                                                                                   hdmi_video_zoom/N566_mux4_5/I4 (GTP_LUT5)
                                   td                    0.311       5.696 f       hdmi_video_zoom/N566_mux4_5/Z (GTP_LUT5)
                                   net (fanout=3)        0.605       6.301         hdmi_video_zoom/_N4440
                                                                                   hdmi_video_zoom/N566_mux8/I4 (GTP_LUT5)
                                   td                    0.185       6.486 r       hdmi_video_zoom/N566_mux8/Z (GTP_LUT5)
                                   net (fanout=13)       0.792       7.278         hdmi_video_zoom/N566
                                                                                   hdmi_video_zoom/N1362_1/I1 (GTP_LUT5M)
                                   td                    0.300       7.578 f       hdmi_video_zoom/N1362_1/Z (GTP_LUT5M)
                                   net (fanout=30)       0.730       8.308         hdmi_video_zoom/N1362
                                                                           f       hdmi_video_zoom/video_data_out[3]/CE (GTP_DFF_RE)

 Data arrival time                                                   8.308         Logic Levels: 3  
                                                                                   Logic: 1.125ns(28.898%), Route: 2.768ns(71.102%)
----------------------------------------------------------------------------------------------------

 Clock pix_clk_in (rising edge)                          6.734       6.734 r                        
 pix_clk_in                                              0.000       6.734 r       pix_clk_in (port)
                                   net (fanout=1)        0.000       6.734         pix_clk_in       
                                                                                   pix_clk_in_ibuf/I (GTP_INBUF)
                                   td                    1.211       7.945 r       pix_clk_in_ibuf/O (GTP_INBUF)
                                   net (fanout=379)      3.204      11.149         nt_pix_clk_in    
                                                                           r       hdmi_video_zoom/video_data_out[3]/CLK (GTP_DFF_RE)
 clock pessimism                                         0.000      11.149                          
 clock uncertainty                                      -0.050      11.099                          

 Setup time                                             -0.542      10.557                          

 Data required time                                                 10.557                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 10.557                          
 Data arrival time                                                   8.308                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.249                          
====================================================================================================

====================================================================================================

Startpoint  : hdmi_video_zoom/bilinear_interpolation_cnt[1]/CLK (GTP_DFF_RE)
Endpoint    : hdmi_video_zoom/video_data_out[4]/CE (GTP_DFF_RE)
Path Group  : pix_clk_in
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.415
  Launch Clock Delay      :  4.415
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pix_clk_in (rising edge)                          0.000       0.000 r                        
 pix_clk_in                                              0.000       0.000 r       pix_clk_in (port)
                                   net (fanout=1)        0.000       0.000         pix_clk_in       
                                                                                   pix_clk_in_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       pix_clk_in_ibuf/O (GTP_INBUF)
                                   net (fanout=379)      3.204       4.415         nt_pix_clk_in    
                                                                           r       hdmi_video_zoom/bilinear_interpolation_cnt[1]/CLK (GTP_DFF_RE)

                                   tco                   0.329       4.744 r       hdmi_video_zoom/bilinear_interpolation_cnt[1]/Q (GTP_DFF_RE)
                                   net (fanout=4)        0.641       5.385         hdmi_video_zoom/bilinear_interpolation_cnt [1]
                                                                                   hdmi_video_zoom/N566_mux4_5/I4 (GTP_LUT5)
                                   td                    0.311       5.696 f       hdmi_video_zoom/N566_mux4_5/Z (GTP_LUT5)
                                   net (fanout=3)        0.605       6.301         hdmi_video_zoom/_N4440
                                                                                   hdmi_video_zoom/N566_mux8/I4 (GTP_LUT5)
                                   td                    0.185       6.486 r       hdmi_video_zoom/N566_mux8/Z (GTP_LUT5)
                                   net (fanout=13)       0.792       7.278         hdmi_video_zoom/N566
                                                                                   hdmi_video_zoom/N1362_1/I1 (GTP_LUT5M)
                                   td                    0.300       7.578 f       hdmi_video_zoom/N1362_1/Z (GTP_LUT5M)
                                   net (fanout=30)       0.730       8.308         hdmi_video_zoom/N1362
                                                                           f       hdmi_video_zoom/video_data_out[4]/CE (GTP_DFF_RE)

 Data arrival time                                                   8.308         Logic Levels: 3  
                                                                                   Logic: 1.125ns(28.898%), Route: 2.768ns(71.102%)
----------------------------------------------------------------------------------------------------

 Clock pix_clk_in (rising edge)                          6.734       6.734 r                        
 pix_clk_in                                              0.000       6.734 r       pix_clk_in (port)
                                   net (fanout=1)        0.000       6.734         pix_clk_in       
                                                                                   pix_clk_in_ibuf/I (GTP_INBUF)
                                   td                    1.211       7.945 r       pix_clk_in_ibuf/O (GTP_INBUF)
                                   net (fanout=379)      3.204      11.149         nt_pix_clk_in    
                                                                           r       hdmi_video_zoom/video_data_out[4]/CLK (GTP_DFF_RE)
 clock pessimism                                         0.000      11.149                          
 clock uncertainty                                      -0.050      11.099                          

 Setup time                                             -0.542      10.557                          

 Data required time                                                 10.557                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 10.557                          
 Data arrival time                                                   8.308                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.249                          
====================================================================================================

====================================================================================================

Startpoint  : user_axi_m_arbitration/user_rw_fifo_ctrl0/r_vs_in_d1[1]/CLK (GTP_DFF_R)
Endpoint    : user_axi_m_arbitration/user_rw_fifo_ctrl0/r_vs_in_d1[2]/D (GTP_DFF_R)
Path Group  : pix_clk_in
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.415
  Launch Clock Delay      :  4.415
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pix_clk_in (rising edge)                          0.000       0.000 r                        
 pix_clk_in                                              0.000       0.000 r       pix_clk_in (port)
                                   net (fanout=1)        0.000       0.000         pix_clk_in       
                                                                                   pix_clk_in_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       pix_clk_in_ibuf/O (GTP_INBUF)
                                   net (fanout=379)      3.204       4.415         nt_pix_clk_in    
                                                                           r       user_axi_m_arbitration/user_rw_fifo_ctrl0/r_vs_in_d1[1]/CLK (GTP_DFF_R)

                                   tco                   0.323       4.738 f       user_axi_m_arbitration/user_rw_fifo_ctrl0/r_vs_in_d1[1]/Q (GTP_DFF_R)
                                   net (fanout=1)        0.464       5.202         user_axi_m_arbitration/user_rw_fifo_ctrl0/r_vs_in_d1 [1]
                                                                           f       user_axi_m_arbitration/user_rw_fifo_ctrl0/r_vs_in_d1[2]/D (GTP_DFF_R)

 Data arrival time                                                   5.202         Logic Levels: 0  
                                                                                   Logic: 0.323ns(41.042%), Route: 0.464ns(58.958%)
----------------------------------------------------------------------------------------------------

 Clock pix_clk_in (rising edge)                          0.000       0.000 r                        
 pix_clk_in                                              0.000       0.000 r       pix_clk_in (port)
                                   net (fanout=1)        0.000       0.000         pix_clk_in       
                                                                                   pix_clk_in_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       pix_clk_in_ibuf/O (GTP_INBUF)
                                   net (fanout=379)      3.204       4.415         nt_pix_clk_in    
                                                                           r       user_axi_m_arbitration/user_rw_fifo_ctrl0/r_vs_in_d1[2]/CLK (GTP_DFF_R)
 clock pessimism                                         0.000       4.415                          
 clock uncertainty                                       0.000       4.415                          

 Hold time                                               0.047       4.462                          

 Data required time                                                  4.462                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.462                          
 Data arrival time                                                   5.202                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.740                          
====================================================================================================

====================================================================================================

Startpoint  : user_axi_m_arbitration/user_rw_fifo_ctrl0/r_vs_in_d1[2]/CLK (GTP_DFF_R)
Endpoint    : user_axi_m_arbitration/user_rw_fifo_ctrl0/r_vs_in_d1[3]/D (GTP_DFF_R)
Path Group  : pix_clk_in
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.415
  Launch Clock Delay      :  4.415
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pix_clk_in (rising edge)                          0.000       0.000 r                        
 pix_clk_in                                              0.000       0.000 r       pix_clk_in (port)
                                   net (fanout=1)        0.000       0.000         pix_clk_in       
                                                                                   pix_clk_in_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       pix_clk_in_ibuf/O (GTP_INBUF)
                                   net (fanout=379)      3.204       4.415         nt_pix_clk_in    
                                                                           r       user_axi_m_arbitration/user_rw_fifo_ctrl0/r_vs_in_d1[2]/CLK (GTP_DFF_R)

                                   tco                   0.323       4.738 f       user_axi_m_arbitration/user_rw_fifo_ctrl0/r_vs_in_d1[2]/Q (GTP_DFF_R)
                                   net (fanout=1)        0.464       5.202         user_axi_m_arbitration/user_rw_fifo_ctrl0/r_vs_in_d1 [2]
                                                                           f       user_axi_m_arbitration/user_rw_fifo_ctrl0/r_vs_in_d1[3]/D (GTP_DFF_R)

 Data arrival time                                                   5.202         Logic Levels: 0  
                                                                                   Logic: 0.323ns(41.042%), Route: 0.464ns(58.958%)
----------------------------------------------------------------------------------------------------

 Clock pix_clk_in (rising edge)                          0.000       0.000 r                        
 pix_clk_in                                              0.000       0.000 r       pix_clk_in (port)
                                   net (fanout=1)        0.000       0.000         pix_clk_in       
                                                                                   pix_clk_in_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       pix_clk_in_ibuf/O (GTP_INBUF)
                                   net (fanout=379)      3.204       4.415         nt_pix_clk_in    
                                                                           r       user_axi_m_arbitration/user_rw_fifo_ctrl0/r_vs_in_d1[3]/CLK (GTP_DFF_R)
 clock pessimism                                         0.000       4.415                          
 clock uncertainty                                       0.000       4.415                          

 Hold time                                               0.047       4.462                          

 Data required time                                                  4.462                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.462                          
 Data arrival time                                                   5.202                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.740                          
====================================================================================================

====================================================================================================

Startpoint  : user_axi_m_arbitration/user_rw_fifo_ctrl0/r_vs_in_d1[3]/CLK (GTP_DFF_R)
Endpoint    : user_axi_m_arbitration/user_rw_fifo_ctrl0/r_vs_in_d1[4]/D (GTP_DFF_R)
Path Group  : pix_clk_in
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.415
  Launch Clock Delay      :  4.415
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pix_clk_in (rising edge)                          0.000       0.000 r                        
 pix_clk_in                                              0.000       0.000 r       pix_clk_in (port)
                                   net (fanout=1)        0.000       0.000         pix_clk_in       
                                                                                   pix_clk_in_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       pix_clk_in_ibuf/O (GTP_INBUF)
                                   net (fanout=379)      3.204       4.415         nt_pix_clk_in    
                                                                           r       user_axi_m_arbitration/user_rw_fifo_ctrl0/r_vs_in_d1[3]/CLK (GTP_DFF_R)

                                   tco                   0.323       4.738 f       user_axi_m_arbitration/user_rw_fifo_ctrl0/r_vs_in_d1[3]/Q (GTP_DFF_R)
                                   net (fanout=1)        0.464       5.202         user_axi_m_arbitration/user_rw_fifo_ctrl0/r_vs_in_d1 [3]
                                                                           f       user_axi_m_arbitration/user_rw_fifo_ctrl0/r_vs_in_d1[4]/D (GTP_DFF_R)

 Data arrival time                                                   5.202         Logic Levels: 0  
                                                                                   Logic: 0.323ns(41.042%), Route: 0.464ns(58.958%)
----------------------------------------------------------------------------------------------------

 Clock pix_clk_in (rising edge)                          0.000       0.000 r                        
 pix_clk_in                                              0.000       0.000 r       pix_clk_in (port)
                                   net (fanout=1)        0.000       0.000         pix_clk_in       
                                                                                   pix_clk_in_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       pix_clk_in_ibuf/O (GTP_INBUF)
                                   net (fanout=379)      3.204       4.415         nt_pix_clk_in    
                                                                           r       user_axi_m_arbitration/user_rw_fifo_ctrl0/r_vs_in_d1[4]/CLK (GTP_DFF_R)
 clock pessimism                                         0.000       4.415                          
 clock uncertainty                                       0.000       4.415                          

 Hold time                                               0.047       4.462                          

 Data required time                                                  4.462                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.462                          
 Data arrival time                                                   5.202                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.740                          
====================================================================================================

====================================================================================================

Startpoint  : I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_main_ctrl/calib_done/CLK (GTP_DFF_C)
Endpoint    : user_axi_m_arbitration/user_rw_fifo_ctrl0/user_read_ddr_fifo/U_ipml_fifo_read_ddr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_wfull/D (GTP_DFF_C)
Path Group  : ddrphy_clkin
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.911
  Launch Clock Delay      :  6.911
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 ref_clk                                                 0.000       0.000 r       ref_clk (port)   
                                   net (fanout=1)        0.000       0.000         ref_clk          
                                                                                   ref_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       ref_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=345)      1.008       2.219         nt_ref_clk       
                                                                                   I_ipsxb_ddr_top/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.219 r       I_ipsxb_ddr_top/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       0.847       3.066         I_ipsxb_ddr_top/pll_clkin
                                                                                   I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       3.160 r       I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605       3.765         I_ipsxb_ddr_top/ddrphy_ioclk_source [0]
                                                                                   I_ipsxb_ddr_top/I_GTP_CLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000       3.765 r       I_ipsxb_ddr_top/I_GTP_CLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=4734)     3.146       6.911         ddr_ip_clk       
                                                                           r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_main_ctrl/calib_done/CLK (GTP_DFF_C)

                                   tco                   0.329       7.240 r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_main_ctrl/calib_done/Q (GTP_DFF_C)
                                   net (fanout=1214)     3.880      11.120         I_ipsxb_ddr_top/u_ddrphy_top/calib_done
                                                                                   user_axi_m_arbitration/u_axi_full_m0/N5/I4 (GTP_LUT5)
                                   td                    0.185      11.305 r       user_axi_m_arbitration/u_axi_full_m0/N5/Z (GTP_LUT5)
                                   net (fanout=9)        0.745      12.050         user_axi_m_arbitration/rfifo0_wr_req
                                                                                   user_axi_m_arbitration/user_rw_fifo_ctrl0/user_read_ddr_fifo/U_ipml_fifo_read_ddr_fifo/U_ipml_fifo_ctrl/N2_1/I0 (GTP_LUT5CARRY)
                                   td                    0.201      12.251 f       user_axi_m_arbitration/user_rw_fifo_ctrl0/user_read_ddr_fifo/U_ipml_fifo_read_ddr_fifo/U_ipml_fifo_ctrl/N2_1/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      12.251         user_axi_m_arbitration/user_rw_fifo_ctrl0/user_read_ddr_fifo/U_ipml_fifo_read_ddr_fifo/U_ipml_fifo_ctrl/_N9204
                                                                                   user_axi_m_arbitration/user_rw_fifo_ctrl0/user_read_ddr_fifo/U_ipml_fifo_read_ddr_fifo/U_ipml_fifo_ctrl/N2_2/CIN (GTP_LUT5CARRY)
                                   td                    0.030      12.281 r       user_axi_m_arbitration/user_rw_fifo_ctrl0/user_read_ddr_fifo/U_ipml_fifo_read_ddr_fifo/U_ipml_fifo_ctrl/N2_2/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      12.281         user_axi_m_arbitration/user_rw_fifo_ctrl0/user_read_ddr_fifo/U_ipml_fifo_read_ddr_fifo/U_ipml_fifo_ctrl/_N9205
                                                                                   user_axi_m_arbitration/user_rw_fifo_ctrl0/user_read_ddr_fifo/U_ipml_fifo_read_ddr_fifo/U_ipml_fifo_ctrl/N2_3/CIN (GTP_LUT5CARRY)
                                   td                    0.030      12.311 r       user_axi_m_arbitration/user_rw_fifo_ctrl0/user_read_ddr_fifo/U_ipml_fifo_read_ddr_fifo/U_ipml_fifo_ctrl/N2_3/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      12.311         user_axi_m_arbitration/user_rw_fifo_ctrl0/user_read_ddr_fifo/U_ipml_fifo_read_ddr_fifo/U_ipml_fifo_ctrl/_N9206
                                                                                   user_axi_m_arbitration/user_rw_fifo_ctrl0/user_read_ddr_fifo/U_ipml_fifo_read_ddr_fifo/U_ipml_fifo_ctrl/N2_4/CIN (GTP_LUT5CARRY)
                                   td                    0.030      12.341 r       user_axi_m_arbitration/user_rw_fifo_ctrl0/user_read_ddr_fifo/U_ipml_fifo_read_ddr_fifo/U_ipml_fifo_ctrl/N2_4/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      12.341         user_axi_m_arbitration/user_rw_fifo_ctrl0/user_read_ddr_fifo/U_ipml_fifo_read_ddr_fifo/U_ipml_fifo_ctrl/_N9207
                                                                                   user_axi_m_arbitration/user_rw_fifo_ctrl0/user_read_ddr_fifo/U_ipml_fifo_read_ddr_fifo/U_ipml_fifo_ctrl/N2_5/CIN (GTP_LUT5CARRY)
                                   td                    0.030      12.371 r       user_axi_m_arbitration/user_rw_fifo_ctrl0/user_read_ddr_fifo/U_ipml_fifo_read_ddr_fifo/U_ipml_fifo_ctrl/N2_5/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      12.371         user_axi_m_arbitration/user_rw_fifo_ctrl0/user_read_ddr_fifo/U_ipml_fifo_read_ddr_fifo/U_ipml_fifo_ctrl/_N9208
                                                                                   user_axi_m_arbitration/user_rw_fifo_ctrl0/user_read_ddr_fifo/U_ipml_fifo_read_ddr_fifo/U_ipml_fifo_ctrl/N2_6/CIN (GTP_LUT5CARRY)
                                   td                    0.030      12.401 r       user_axi_m_arbitration/user_rw_fifo_ctrl0/user_read_ddr_fifo/U_ipml_fifo_read_ddr_fifo/U_ipml_fifo_ctrl/N2_6/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      12.401         user_axi_m_arbitration/user_rw_fifo_ctrl0/user_read_ddr_fifo/U_ipml_fifo_read_ddr_fifo/U_ipml_fifo_ctrl/_N9209
                                                                                   user_axi_m_arbitration/user_rw_fifo_ctrl0/user_read_ddr_fifo/U_ipml_fifo_read_ddr_fifo/U_ipml_fifo_ctrl/N2_7/CIN (GTP_LUT5CARRY)
                                   td                    0.030      12.431 r       user_axi_m_arbitration/user_rw_fifo_ctrl0/user_read_ddr_fifo/U_ipml_fifo_read_ddr_fifo/U_ipml_fifo_ctrl/N2_7/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      12.431         user_axi_m_arbitration/user_rw_fifo_ctrl0/user_read_ddr_fifo/U_ipml_fifo_read_ddr_fifo/U_ipml_fifo_ctrl/_N9210
                                                                                   user_axi_m_arbitration/user_rw_fifo_ctrl0/user_read_ddr_fifo/U_ipml_fifo_read_ddr_fifo/U_ipml_fifo_ctrl/N2_8/CIN (GTP_LUT5CARRY)
                                   td                    0.236      12.667 r       user_axi_m_arbitration/user_rw_fifo_ctrl0/user_read_ddr_fifo/U_ipml_fifo_read_ddr_fifo/U_ipml_fifo_ctrl/N2_8/Z (GTP_LUT5CARRY)
                                   net (fanout=4)        0.641      13.308         user_axi_m_arbitration/user_rw_fifo_ctrl0/user_read_ddr_fifo/U_ipml_fifo_read_ddr_fifo/U_ipml_fifo_ctrl/N2 [7]
                                                                                   user_axi_m_arbitration/user_rw_fifo_ctrl0/user_read_ddr_fifo/U_ipml_fifo_read_ddr_fifo/U_ipml_fifo_ctrl/N3[7]/I2 (GTP_LUT3)
                                   td                    0.185      13.493 r       user_axi_m_arbitration/user_rw_fifo_ctrl0/user_read_ddr_fifo/U_ipml_fifo_read_ddr_fifo/U_ipml_fifo_ctrl/N3[7]/Z (GTP_LUT3)
                                   net (fanout=3)        0.605      14.098         user_axi_m_arbitration/user_rw_fifo_ctrl0/user_read_ddr_fifo/U_ipml_fifo_read_ddr_fifo/U_ipml_fifo_ctrl/wwptr [7]
                                                                                   user_axi_m_arbitration/user_rw_fifo_ctrl0/user_read_ddr_fifo/U_ipml_fifo_read_ddr_fifo/U_ipml_fifo_ctrl/N153.eq_3/I2 (GTP_LUT5CARRY)
                                   td                    0.233      14.331 f       user_axi_m_arbitration/user_rw_fifo_ctrl0/user_read_ddr_fifo/U_ipml_fifo_read_ddr_fifo/U_ipml_fifo_ctrl/N153.eq_3/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.464      14.795         user_axi_m_arbitration/user_rw_fifo_ctrl0/user_read_ddr_fifo/U_ipml_fifo_read_ddr_fifo/U_ipml_fifo_ctrl/N153
                                                                                   user_axi_m_arbitration/user_rw_fifo_ctrl0/user_read_ddr_fifo/U_ipml_fifo_read_ddr_fifo/U_ipml_fifo_ctrl/N154/I4 (GTP_LUT5)
                                   td                    0.185      14.980 r       user_axi_m_arbitration/user_rw_fifo_ctrl0/user_read_ddr_fifo/U_ipml_fifo_read_ddr_fifo/U_ipml_fifo_ctrl/N154/Z (GTP_LUT5)
                                   net (fanout=1)        0.000      14.980         user_axi_m_arbitration/user_rw_fifo_ctrl0/user_read_ddr_fifo/U_ipml_fifo_read_ddr_fifo/U_ipml_fifo_ctrl/N154
                                                                           r       user_axi_m_arbitration/user_rw_fifo_ctrl0/user_read_ddr_fifo/U_ipml_fifo_read_ddr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_wfull/D (GTP_DFF_C)

 Data arrival time                                                  14.980         Logic Levels: 12 
                                                                                   Logic: 1.734ns(21.490%), Route: 6.335ns(78.510%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                       10.000      10.000 r                        
 ref_clk                                                 0.000      10.000 r       ref_clk (port)   
                                   net (fanout=1)        0.000      10.000         ref_clk          
                                                                                   ref_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211      11.211 r       ref_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=345)      1.008      12.219         nt_ref_clk       
                                                                                   I_ipsxb_ddr_top/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000      12.219 r       I_ipsxb_ddr_top/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       0.847      13.066         I_ipsxb_ddr_top/pll_clkin
                                                                                   I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094      13.160 r       I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605      13.765         I_ipsxb_ddr_top/ddrphy_ioclk_source [0]
                                                                                   I_ipsxb_ddr_top/I_GTP_CLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000      13.765 r       I_ipsxb_ddr_top/I_GTP_CLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=4734)     3.146      16.911         ddr_ip_clk       
                                                                           r       user_axi_m_arbitration/user_rw_fifo_ctrl0/user_read_ddr_fifo/U_ipml_fifo_read_ddr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_wfull/CLK (GTP_DFF_C)
 clock pessimism                                         0.000      16.911                          
 clock uncertainty                                      -0.350      16.561                          

 Setup time                                              0.034      16.595                          

 Data required time                                                 16.595                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 16.595                          
 Data arrival time                                                  14.980                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.615                          
====================================================================================================

====================================================================================================

Startpoint  : I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_main_ctrl/calib_done/CLK (GTP_DFF_C)
Endpoint    : user_axi_m_arbitration/user_rw_fifo_ctrl1/user_read_ddr_fifo/U_ipml_fifo_read_ddr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_wfull/D (GTP_DFF_C)
Path Group  : ddrphy_clkin
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.911
  Launch Clock Delay      :  6.911
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 ref_clk                                                 0.000       0.000 r       ref_clk (port)   
                                   net (fanout=1)        0.000       0.000         ref_clk          
                                                                                   ref_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       ref_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=345)      1.008       2.219         nt_ref_clk       
                                                                                   I_ipsxb_ddr_top/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.219 r       I_ipsxb_ddr_top/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       0.847       3.066         I_ipsxb_ddr_top/pll_clkin
                                                                                   I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       3.160 r       I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605       3.765         I_ipsxb_ddr_top/ddrphy_ioclk_source [0]
                                                                                   I_ipsxb_ddr_top/I_GTP_CLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000       3.765 r       I_ipsxb_ddr_top/I_GTP_CLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=4734)     3.146       6.911         ddr_ip_clk       
                                                                           r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_main_ctrl/calib_done/CLK (GTP_DFF_C)

                                   tco                   0.329       7.240 r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_main_ctrl/calib_done/Q (GTP_DFF_C)
                                   net (fanout=1214)     3.880      11.120         I_ipsxb_ddr_top/u_ddrphy_top/calib_done
                                                                                   user_axi_m_arbitration/u_axi_full_m1/N5/I4 (GTP_LUT5)
                                   td                    0.185      11.305 r       user_axi_m_arbitration/u_axi_full_m1/N5/Z (GTP_LUT5)
                                   net (fanout=9)        0.745      12.050         user_axi_m_arbitration/rfifo1_wr_req
                                                                                   user_axi_m_arbitration/user_rw_fifo_ctrl1/user_read_ddr_fifo/U_ipml_fifo_read_ddr_fifo/U_ipml_fifo_ctrl/N2_1/I0 (GTP_LUT5CARRY)
                                   td                    0.201      12.251 f       user_axi_m_arbitration/user_rw_fifo_ctrl1/user_read_ddr_fifo/U_ipml_fifo_read_ddr_fifo/U_ipml_fifo_ctrl/N2_1/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      12.251         user_axi_m_arbitration/user_rw_fifo_ctrl1/user_read_ddr_fifo/U_ipml_fifo_read_ddr_fifo/U_ipml_fifo_ctrl/_N9250
                                                                                   user_axi_m_arbitration/user_rw_fifo_ctrl1/user_read_ddr_fifo/U_ipml_fifo_read_ddr_fifo/U_ipml_fifo_ctrl/N2_2/CIN (GTP_LUT5CARRY)
                                   td                    0.030      12.281 r       user_axi_m_arbitration/user_rw_fifo_ctrl1/user_read_ddr_fifo/U_ipml_fifo_read_ddr_fifo/U_ipml_fifo_ctrl/N2_2/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      12.281         user_axi_m_arbitration/user_rw_fifo_ctrl1/user_read_ddr_fifo/U_ipml_fifo_read_ddr_fifo/U_ipml_fifo_ctrl/_N9251
                                                                                   user_axi_m_arbitration/user_rw_fifo_ctrl1/user_read_ddr_fifo/U_ipml_fifo_read_ddr_fifo/U_ipml_fifo_ctrl/N2_3/CIN (GTP_LUT5CARRY)
                                   td                    0.030      12.311 r       user_axi_m_arbitration/user_rw_fifo_ctrl1/user_read_ddr_fifo/U_ipml_fifo_read_ddr_fifo/U_ipml_fifo_ctrl/N2_3/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      12.311         user_axi_m_arbitration/user_rw_fifo_ctrl1/user_read_ddr_fifo/U_ipml_fifo_read_ddr_fifo/U_ipml_fifo_ctrl/_N9252
                                                                                   user_axi_m_arbitration/user_rw_fifo_ctrl1/user_read_ddr_fifo/U_ipml_fifo_read_ddr_fifo/U_ipml_fifo_ctrl/N2_4/CIN (GTP_LUT5CARRY)
                                   td                    0.030      12.341 r       user_axi_m_arbitration/user_rw_fifo_ctrl1/user_read_ddr_fifo/U_ipml_fifo_read_ddr_fifo/U_ipml_fifo_ctrl/N2_4/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      12.341         user_axi_m_arbitration/user_rw_fifo_ctrl1/user_read_ddr_fifo/U_ipml_fifo_read_ddr_fifo/U_ipml_fifo_ctrl/_N9253
                                                                                   user_axi_m_arbitration/user_rw_fifo_ctrl1/user_read_ddr_fifo/U_ipml_fifo_read_ddr_fifo/U_ipml_fifo_ctrl/N2_5/CIN (GTP_LUT5CARRY)
                                   td                    0.030      12.371 r       user_axi_m_arbitration/user_rw_fifo_ctrl1/user_read_ddr_fifo/U_ipml_fifo_read_ddr_fifo/U_ipml_fifo_ctrl/N2_5/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      12.371         user_axi_m_arbitration/user_rw_fifo_ctrl1/user_read_ddr_fifo/U_ipml_fifo_read_ddr_fifo/U_ipml_fifo_ctrl/_N9254
                                                                                   user_axi_m_arbitration/user_rw_fifo_ctrl1/user_read_ddr_fifo/U_ipml_fifo_read_ddr_fifo/U_ipml_fifo_ctrl/N2_6/CIN (GTP_LUT5CARRY)
                                   td                    0.030      12.401 r       user_axi_m_arbitration/user_rw_fifo_ctrl1/user_read_ddr_fifo/U_ipml_fifo_read_ddr_fifo/U_ipml_fifo_ctrl/N2_6/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      12.401         user_axi_m_arbitration/user_rw_fifo_ctrl1/user_read_ddr_fifo/U_ipml_fifo_read_ddr_fifo/U_ipml_fifo_ctrl/_N9255
                                                                                   user_axi_m_arbitration/user_rw_fifo_ctrl1/user_read_ddr_fifo/U_ipml_fifo_read_ddr_fifo/U_ipml_fifo_ctrl/N2_7/CIN (GTP_LUT5CARRY)
                                   td                    0.030      12.431 r       user_axi_m_arbitration/user_rw_fifo_ctrl1/user_read_ddr_fifo/U_ipml_fifo_read_ddr_fifo/U_ipml_fifo_ctrl/N2_7/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      12.431         user_axi_m_arbitration/user_rw_fifo_ctrl1/user_read_ddr_fifo/U_ipml_fifo_read_ddr_fifo/U_ipml_fifo_ctrl/_N9256
                                                                                   user_axi_m_arbitration/user_rw_fifo_ctrl1/user_read_ddr_fifo/U_ipml_fifo_read_ddr_fifo/U_ipml_fifo_ctrl/N2_8/CIN (GTP_LUT5CARRY)
                                   td                    0.236      12.667 r       user_axi_m_arbitration/user_rw_fifo_ctrl1/user_read_ddr_fifo/U_ipml_fifo_read_ddr_fifo/U_ipml_fifo_ctrl/N2_8/Z (GTP_LUT5CARRY)
                                   net (fanout=4)        0.641      13.308         user_axi_m_arbitration/user_rw_fifo_ctrl1/user_read_ddr_fifo/U_ipml_fifo_read_ddr_fifo/U_ipml_fifo_ctrl/N2 [7]
                                                                                   user_axi_m_arbitration/user_rw_fifo_ctrl1/user_read_ddr_fifo/U_ipml_fifo_read_ddr_fifo/U_ipml_fifo_ctrl/N3[7]/I2 (GTP_LUT3)
                                   td                    0.185      13.493 r       user_axi_m_arbitration/user_rw_fifo_ctrl1/user_read_ddr_fifo/U_ipml_fifo_read_ddr_fifo/U_ipml_fifo_ctrl/N3[7]/Z (GTP_LUT3)
                                   net (fanout=3)        0.605      14.098         user_axi_m_arbitration/user_rw_fifo_ctrl1/user_read_ddr_fifo/U_ipml_fifo_read_ddr_fifo/U_ipml_fifo_ctrl/wwptr [7]
                                                                                   user_axi_m_arbitration/user_rw_fifo_ctrl1/user_read_ddr_fifo/U_ipml_fifo_read_ddr_fifo/U_ipml_fifo_ctrl/N153.eq_3/I2 (GTP_LUT5CARRY)
                                   td                    0.233      14.331 f       user_axi_m_arbitration/user_rw_fifo_ctrl1/user_read_ddr_fifo/U_ipml_fifo_read_ddr_fifo/U_ipml_fifo_ctrl/N153.eq_3/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.464      14.795         user_axi_m_arbitration/user_rw_fifo_ctrl1/user_read_ddr_fifo/U_ipml_fifo_read_ddr_fifo/U_ipml_fifo_ctrl/N153
                                                                                   user_axi_m_arbitration/user_rw_fifo_ctrl1/user_read_ddr_fifo/U_ipml_fifo_read_ddr_fifo/U_ipml_fifo_ctrl/N154/I4 (GTP_LUT5)
                                   td                    0.185      14.980 r       user_axi_m_arbitration/user_rw_fifo_ctrl1/user_read_ddr_fifo/U_ipml_fifo_read_ddr_fifo/U_ipml_fifo_ctrl/N154/Z (GTP_LUT5)
                                   net (fanout=1)        0.000      14.980         user_axi_m_arbitration/user_rw_fifo_ctrl1/user_read_ddr_fifo/U_ipml_fifo_read_ddr_fifo/U_ipml_fifo_ctrl/N154
                                                                           r       user_axi_m_arbitration/user_rw_fifo_ctrl1/user_read_ddr_fifo/U_ipml_fifo_read_ddr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_wfull/D (GTP_DFF_C)

 Data arrival time                                                  14.980         Logic Levels: 12 
                                                                                   Logic: 1.734ns(21.490%), Route: 6.335ns(78.510%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                       10.000      10.000 r                        
 ref_clk                                                 0.000      10.000 r       ref_clk (port)   
                                   net (fanout=1)        0.000      10.000         ref_clk          
                                                                                   ref_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211      11.211 r       ref_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=345)      1.008      12.219         nt_ref_clk       
                                                                                   I_ipsxb_ddr_top/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000      12.219 r       I_ipsxb_ddr_top/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       0.847      13.066         I_ipsxb_ddr_top/pll_clkin
                                                                                   I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094      13.160 r       I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605      13.765         I_ipsxb_ddr_top/ddrphy_ioclk_source [0]
                                                                                   I_ipsxb_ddr_top/I_GTP_CLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000      13.765 r       I_ipsxb_ddr_top/I_GTP_CLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=4734)     3.146      16.911         ddr_ip_clk       
                                                                           r       user_axi_m_arbitration/user_rw_fifo_ctrl1/user_read_ddr_fifo/U_ipml_fifo_read_ddr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_wfull/CLK (GTP_DFF_C)
 clock pessimism                                         0.000      16.911                          
 clock uncertainty                                      -0.350      16.561                          

 Setup time                                              0.034      16.595                          

 Data required time                                                 16.595                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 16.595                          
 Data arrival time                                                  14.980                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.615                          
====================================================================================================

====================================================================================================

Startpoint  : I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_main_ctrl/calib_done/CLK (GTP_DFF_C)
Endpoint    : user_axi_m_arbitration/user_rw_fifo_ctrl2/user_read_ddr_fifo/U_ipml_fifo_read_ddr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_wfull/D (GTP_DFF_C)
Path Group  : ddrphy_clkin
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.911
  Launch Clock Delay      :  6.911
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 ref_clk                                                 0.000       0.000 r       ref_clk (port)   
                                   net (fanout=1)        0.000       0.000         ref_clk          
                                                                                   ref_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       ref_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=345)      1.008       2.219         nt_ref_clk       
                                                                                   I_ipsxb_ddr_top/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.219 r       I_ipsxb_ddr_top/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       0.847       3.066         I_ipsxb_ddr_top/pll_clkin
                                                                                   I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       3.160 r       I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605       3.765         I_ipsxb_ddr_top/ddrphy_ioclk_source [0]
                                                                                   I_ipsxb_ddr_top/I_GTP_CLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000       3.765 r       I_ipsxb_ddr_top/I_GTP_CLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=4734)     3.146       6.911         ddr_ip_clk       
                                                                           r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_main_ctrl/calib_done/CLK (GTP_DFF_C)

                                   tco                   0.329       7.240 r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_main_ctrl/calib_done/Q (GTP_DFF_C)
                                   net (fanout=1214)     3.880      11.120         I_ipsxb_ddr_top/u_ddrphy_top/calib_done
                                                                                   user_axi_m_arbitration/u_axi_full_m2/N5/I4 (GTP_LUT5)
                                   td                    0.185      11.305 r       user_axi_m_arbitration/u_axi_full_m2/N5/Z (GTP_LUT5)
                                   net (fanout=9)        0.745      12.050         user_axi_m_arbitration/rfifo2_wr_req
                                                                                   user_axi_m_arbitration/user_rw_fifo_ctrl2/user_read_ddr_fifo/U_ipml_fifo_read_ddr_fifo/U_ipml_fifo_ctrl/N2_1/I0 (GTP_LUT5CARRY)
                                   td                    0.201      12.251 f       user_axi_m_arbitration/user_rw_fifo_ctrl2/user_read_ddr_fifo/U_ipml_fifo_read_ddr_fifo/U_ipml_fifo_ctrl/N2_1/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      12.251         user_axi_m_arbitration/user_rw_fifo_ctrl2/user_read_ddr_fifo/U_ipml_fifo_read_ddr_fifo/U_ipml_fifo_ctrl/_N7932
                                                                                   user_axi_m_arbitration/user_rw_fifo_ctrl2/user_read_ddr_fifo/U_ipml_fifo_read_ddr_fifo/U_ipml_fifo_ctrl/N2_2/CIN (GTP_LUT5CARRY)
                                   td                    0.030      12.281 r       user_axi_m_arbitration/user_rw_fifo_ctrl2/user_read_ddr_fifo/U_ipml_fifo_read_ddr_fifo/U_ipml_fifo_ctrl/N2_2/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      12.281         user_axi_m_arbitration/user_rw_fifo_ctrl2/user_read_ddr_fifo/U_ipml_fifo_read_ddr_fifo/U_ipml_fifo_ctrl/_N7933
                                                                                   user_axi_m_arbitration/user_rw_fifo_ctrl2/user_read_ddr_fifo/U_ipml_fifo_read_ddr_fifo/U_ipml_fifo_ctrl/N2_3/CIN (GTP_LUT5CARRY)
                                   td                    0.030      12.311 r       user_axi_m_arbitration/user_rw_fifo_ctrl2/user_read_ddr_fifo/U_ipml_fifo_read_ddr_fifo/U_ipml_fifo_ctrl/N2_3/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      12.311         user_axi_m_arbitration/user_rw_fifo_ctrl2/user_read_ddr_fifo/U_ipml_fifo_read_ddr_fifo/U_ipml_fifo_ctrl/_N7934
                                                                                   user_axi_m_arbitration/user_rw_fifo_ctrl2/user_read_ddr_fifo/U_ipml_fifo_read_ddr_fifo/U_ipml_fifo_ctrl/N2_4/CIN (GTP_LUT5CARRY)
                                   td                    0.030      12.341 r       user_axi_m_arbitration/user_rw_fifo_ctrl2/user_read_ddr_fifo/U_ipml_fifo_read_ddr_fifo/U_ipml_fifo_ctrl/N2_4/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      12.341         user_axi_m_arbitration/user_rw_fifo_ctrl2/user_read_ddr_fifo/U_ipml_fifo_read_ddr_fifo/U_ipml_fifo_ctrl/_N7935
                                                                                   user_axi_m_arbitration/user_rw_fifo_ctrl2/user_read_ddr_fifo/U_ipml_fifo_read_ddr_fifo/U_ipml_fifo_ctrl/N2_5/CIN (GTP_LUT5CARRY)
                                   td                    0.030      12.371 r       user_axi_m_arbitration/user_rw_fifo_ctrl2/user_read_ddr_fifo/U_ipml_fifo_read_ddr_fifo/U_ipml_fifo_ctrl/N2_5/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      12.371         user_axi_m_arbitration/user_rw_fifo_ctrl2/user_read_ddr_fifo/U_ipml_fifo_read_ddr_fifo/U_ipml_fifo_ctrl/_N7936
                                                                                   user_axi_m_arbitration/user_rw_fifo_ctrl2/user_read_ddr_fifo/U_ipml_fifo_read_ddr_fifo/U_ipml_fifo_ctrl/N2_6/CIN (GTP_LUT5CARRY)
                                   td                    0.030      12.401 r       user_axi_m_arbitration/user_rw_fifo_ctrl2/user_read_ddr_fifo/U_ipml_fifo_read_ddr_fifo/U_ipml_fifo_ctrl/N2_6/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      12.401         user_axi_m_arbitration/user_rw_fifo_ctrl2/user_read_ddr_fifo/U_ipml_fifo_read_ddr_fifo/U_ipml_fifo_ctrl/_N7937
                                                                                   user_axi_m_arbitration/user_rw_fifo_ctrl2/user_read_ddr_fifo/U_ipml_fifo_read_ddr_fifo/U_ipml_fifo_ctrl/N2_7/CIN (GTP_LUT5CARRY)
                                   td                    0.030      12.431 r       user_axi_m_arbitration/user_rw_fifo_ctrl2/user_read_ddr_fifo/U_ipml_fifo_read_ddr_fifo/U_ipml_fifo_ctrl/N2_7/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      12.431         user_axi_m_arbitration/user_rw_fifo_ctrl2/user_read_ddr_fifo/U_ipml_fifo_read_ddr_fifo/U_ipml_fifo_ctrl/_N7938
                                                                                   user_axi_m_arbitration/user_rw_fifo_ctrl2/user_read_ddr_fifo/U_ipml_fifo_read_ddr_fifo/U_ipml_fifo_ctrl/N2_8/CIN (GTP_LUT5CARRY)
                                   td                    0.236      12.667 r       user_axi_m_arbitration/user_rw_fifo_ctrl2/user_read_ddr_fifo/U_ipml_fifo_read_ddr_fifo/U_ipml_fifo_ctrl/N2_8/Z (GTP_LUT5CARRY)
                                   net (fanout=4)        0.641      13.308         user_axi_m_arbitration/user_rw_fifo_ctrl2/user_read_ddr_fifo/U_ipml_fifo_read_ddr_fifo/U_ipml_fifo_ctrl/N2 [7]
                                                                                   user_axi_m_arbitration/user_rw_fifo_ctrl2/user_read_ddr_fifo/U_ipml_fifo_read_ddr_fifo/U_ipml_fifo_ctrl/N3[7]/I2 (GTP_LUT3)
                                   td                    0.185      13.493 r       user_axi_m_arbitration/user_rw_fifo_ctrl2/user_read_ddr_fifo/U_ipml_fifo_read_ddr_fifo/U_ipml_fifo_ctrl/N3[7]/Z (GTP_LUT3)
                                   net (fanout=3)        0.605      14.098         user_axi_m_arbitration/user_rw_fifo_ctrl2/user_read_ddr_fifo/U_ipml_fifo_read_ddr_fifo/U_ipml_fifo_ctrl/wwptr [7]
                                                                                   user_axi_m_arbitration/user_rw_fifo_ctrl2/user_read_ddr_fifo/U_ipml_fifo_read_ddr_fifo/U_ipml_fifo_ctrl/N153.eq_3/I2 (GTP_LUT5CARRY)
                                   td                    0.233      14.331 f       user_axi_m_arbitration/user_rw_fifo_ctrl2/user_read_ddr_fifo/U_ipml_fifo_read_ddr_fifo/U_ipml_fifo_ctrl/N153.eq_3/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.464      14.795         user_axi_m_arbitration/user_rw_fifo_ctrl2/user_read_ddr_fifo/U_ipml_fifo_read_ddr_fifo/U_ipml_fifo_ctrl/N153
                                                                                   user_axi_m_arbitration/user_rw_fifo_ctrl2/user_read_ddr_fifo/U_ipml_fifo_read_ddr_fifo/U_ipml_fifo_ctrl/N154/I4 (GTP_LUT5)
                                   td                    0.185      14.980 r       user_axi_m_arbitration/user_rw_fifo_ctrl2/user_read_ddr_fifo/U_ipml_fifo_read_ddr_fifo/U_ipml_fifo_ctrl/N154/Z (GTP_LUT5)
                                   net (fanout=1)        0.000      14.980         user_axi_m_arbitration/user_rw_fifo_ctrl2/user_read_ddr_fifo/U_ipml_fifo_read_ddr_fifo/U_ipml_fifo_ctrl/N154
                                                                           r       user_axi_m_arbitration/user_rw_fifo_ctrl2/user_read_ddr_fifo/U_ipml_fifo_read_ddr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_wfull/D (GTP_DFF_C)

 Data arrival time                                                  14.980         Logic Levels: 12 
                                                                                   Logic: 1.734ns(21.490%), Route: 6.335ns(78.510%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                       10.000      10.000 r                        
 ref_clk                                                 0.000      10.000 r       ref_clk (port)   
                                   net (fanout=1)        0.000      10.000         ref_clk          
                                                                                   ref_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211      11.211 r       ref_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=345)      1.008      12.219         nt_ref_clk       
                                                                                   I_ipsxb_ddr_top/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000      12.219 r       I_ipsxb_ddr_top/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       0.847      13.066         I_ipsxb_ddr_top/pll_clkin
                                                                                   I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094      13.160 r       I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605      13.765         I_ipsxb_ddr_top/ddrphy_ioclk_source [0]
                                                                                   I_ipsxb_ddr_top/I_GTP_CLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000      13.765 r       I_ipsxb_ddr_top/I_GTP_CLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=4734)     3.146      16.911         ddr_ip_clk       
                                                                           r       user_axi_m_arbitration/user_rw_fifo_ctrl2/user_read_ddr_fifo/U_ipml_fifo_read_ddr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_wfull/CLK (GTP_DFF_C)
 clock pessimism                                         0.000      16.911                          
 clock uncertainty                                      -0.350      16.561                          

 Setup time                                              0.034      16.595                          

 Data required time                                                 16.595                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 16.595                          
 Data arrival time                                                  14.980                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.615                          
====================================================================================================

====================================================================================================

Startpoint  : I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_out/o_rlast/CLK (GTP_DFF_C)
Endpoint    : I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_rdatapath/mcdq_prefetch_fifo/ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem_4/DI (GTP_RAM32X1DP)
Path Group  : ddrphy_clkin
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.911
  Launch Clock Delay      :  6.911
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 ref_clk                                                 0.000       0.000 r       ref_clk (port)   
                                   net (fanout=1)        0.000       0.000         ref_clk          
                                                                                   ref_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       ref_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=345)      1.008       2.219         nt_ref_clk       
                                                                                   I_ipsxb_ddr_top/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.219 r       I_ipsxb_ddr_top/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       0.847       3.066         I_ipsxb_ddr_top/pll_clkin
                                                                                   I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       3.160 r       I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605       3.765         I_ipsxb_ddr_top/ddrphy_ioclk_source [0]
                                                                                   I_ipsxb_ddr_top/I_GTP_CLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000       3.765 r       I_ipsxb_ddr_top/I_GTP_CLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=4734)     3.146       6.911         ddr_ip_clk       
                                                                           r       I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_out/o_rlast/CLK (GTP_DFF_C)

                                   tco                   0.323       7.234 f       I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_out/o_rlast/Q (GTP_DFF_C)
                                   net (fanout=1)        0.464       7.698         I_ipsxb_ddr_top/u_ipsxb_ddrc_top/rlast
                                                                           f       I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_rdatapath/mcdq_prefetch_fifo/ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem_4/DI (GTP_RAM32X1DP)

 Data arrival time                                                   7.698         Logic Levels: 0  
                                                                                   Logic: 0.323ns(41.042%), Route: 0.464ns(58.958%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 ref_clk                                                 0.000       0.000 r       ref_clk (port)   
                                   net (fanout=1)        0.000       0.000         ref_clk          
                                                                                   ref_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       ref_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=345)      1.008       2.219         nt_ref_clk       
                                                                                   I_ipsxb_ddr_top/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.219 r       I_ipsxb_ddr_top/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       0.847       3.066         I_ipsxb_ddr_top/pll_clkin
                                                                                   I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       3.160 r       I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605       3.765         I_ipsxb_ddr_top/ddrphy_ioclk_source [0]
                                                                                   I_ipsxb_ddr_top/I_GTP_CLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000       3.765 r       I_ipsxb_ddr_top/I_GTP_CLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=4734)     3.146       6.911         ddr_ip_clk       
                                                                           r       I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_rdatapath/mcdq_prefetch_fifo/ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem_4/WCLK (GTP_RAM32X1DP)
 clock pessimism                                         0.000       6.911                          
 clock uncertainty                                       0.200       7.111                          

 Hold time                                               0.334       7.445                          

 Data required time                                                  7.445                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.445                          
 Data arrival time                                                   7.698                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.253                          
====================================================================================================

====================================================================================================

Startpoint  : I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_rdatapath/mcdq_prefetch_fifo/ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/u_ipsxb_distributed_fifo_ctr/SYN_CTRL.waddr_msb/CLK (GTP_DFF_C)
Endpoint    : I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_rdatapath/mcdq_prefetch_fifo/ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem_4/WADDR[4] (GTP_RAM32X1DP)
Path Group  : ddrphy_clkin
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.911
  Launch Clock Delay      :  6.911
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 ref_clk                                                 0.000       0.000 r       ref_clk (port)   
                                   net (fanout=1)        0.000       0.000         ref_clk          
                                                                                   ref_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       ref_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=345)      1.008       2.219         nt_ref_clk       
                                                                                   I_ipsxb_ddr_top/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.219 r       I_ipsxb_ddr_top/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       0.847       3.066         I_ipsxb_ddr_top/pll_clkin
                                                                                   I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       3.160 r       I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605       3.765         I_ipsxb_ddr_top/ddrphy_ioclk_source [0]
                                                                                   I_ipsxb_ddr_top/I_GTP_CLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000       3.765 r       I_ipsxb_ddr_top/I_GTP_CLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=4734)     3.146       6.911         ddr_ip_clk       
                                                                           r       I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_rdatapath/mcdq_prefetch_fifo/ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/u_ipsxb_distributed_fifo_ctr/SYN_CTRL.waddr_msb/CLK (GTP_DFF_C)

                                   tco                   0.323       7.234 f       I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_rdatapath/mcdq_prefetch_fifo/ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/u_ipsxb_distributed_fifo_ctr/SYN_CTRL.waddr_msb/Q (GTP_DFF_C)
                                   net (fanout=1)        0.464       7.698         I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_rdatapath/mcdq_prefetch_fifo/ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/wr_addr [4]
                                                                           f       I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_rdatapath/mcdq_prefetch_fifo/ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem_4/WADDR[4] (GTP_RAM32X1DP)

 Data arrival time                                                   7.698         Logic Levels: 0  
                                                                                   Logic: 0.323ns(41.042%), Route: 0.464ns(58.958%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 ref_clk                                                 0.000       0.000 r       ref_clk (port)   
                                   net (fanout=1)        0.000       0.000         ref_clk          
                                                                                   ref_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       ref_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=345)      1.008       2.219         nt_ref_clk       
                                                                                   I_ipsxb_ddr_top/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.219 r       I_ipsxb_ddr_top/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       0.847       3.066         I_ipsxb_ddr_top/pll_clkin
                                                                                   I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       3.160 r       I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605       3.765         I_ipsxb_ddr_top/ddrphy_ioclk_source [0]
                                                                                   I_ipsxb_ddr_top/I_GTP_CLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000       3.765 r       I_ipsxb_ddr_top/I_GTP_CLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=4734)     3.146       6.911         ddr_ip_clk       
                                                                           r       I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_rdatapath/mcdq_prefetch_fifo/ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem_4/WCLK (GTP_RAM32X1DP)
 clock pessimism                                         0.000       6.911                          
 clock uncertainty                                       0.200       7.111                          

 Hold time                                               0.334       7.445                          

 Data required time                                                  7.445                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.445                          
 Data arrival time                                                   7.698                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.253                          
====================================================================================================

====================================================================================================

Startpoint  : I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/dcd_wr_addr[10]/CLK (GTP_DFF_CE)
Endpoint    : I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem_15/DI (GTP_RAM16X1DP)
Path Group  : ddrphy_clkin
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.911
  Launch Clock Delay      :  6.911
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 ref_clk                                                 0.000       0.000 r       ref_clk (port)   
                                   net (fanout=1)        0.000       0.000         ref_clk          
                                                                                   ref_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       ref_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=345)      1.008       2.219         nt_ref_clk       
                                                                                   I_ipsxb_ddr_top/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.219 r       I_ipsxb_ddr_top/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       0.847       3.066         I_ipsxb_ddr_top/pll_clkin
                                                                                   I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       3.160 r       I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605       3.765         I_ipsxb_ddr_top/ddrphy_ioclk_source [0]
                                                                                   I_ipsxb_ddr_top/I_GTP_CLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000       3.765 r       I_ipsxb_ddr_top/I_GTP_CLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=4734)     3.146       6.911         ddr_ip_clk       
                                                                           r       I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/dcd_wr_addr[10]/CLK (GTP_DFF_CE)

                                   tco                   0.323       7.234 f       I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_dcd_top/mcdq_dcd_sm/dcd_wr_addr[10]/Q (GTP_DFF_CE)
                                   net (fanout=2)        0.553       7.787         I_ipsxb_ddr_top/u_ipsxb_ddrc_top/dcd_wr_addr [10]
                                                                           f       I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem_15/DI (GTP_RAM16X1DP)

 Data arrival time                                                   7.787         Logic Levels: 0  
                                                                                   Logic: 0.323ns(36.872%), Route: 0.553ns(63.128%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 ref_clk                                                 0.000       0.000 r       ref_clk (port)   
                                   net (fanout=1)        0.000       0.000         ref_clk          
                                                                                   ref_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       ref_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=345)      1.008       2.219         nt_ref_clk       
                                                                                   I_ipsxb_ddr_top/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.219 r       I_ipsxb_ddr_top/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       0.847       3.066         I_ipsxb_ddr_top/pll_clkin
                                                                                   I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       3.160 r       I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605       3.765         I_ipsxb_ddr_top/ddrphy_ioclk_source [0]
                                                                                   I_ipsxb_ddr_top/I_GTP_CLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000       3.765 r       I_ipsxb_ddr_top/I_GTP_CLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=4734)     3.146       6.911         ddr_ip_clk       
                                                                           r       I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem_15/WCLK (GTP_RAM16X1DP)
 clock pessimism                                         0.000       6.911                          
 clock uncertainty                                       0.200       7.111                          

 Hold time                                               0.334       7.445                          

 Data required time                                                  7.445                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.445                          
 Data arrival time                                                   7.787                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.342                          
====================================================================================================

====================================================================================================

Startpoint  : I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/CLKA (GTP_DDC_E1)
Endpoint    : I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/RADDR[0] (GTP_ISERDES)
Path Group  : ioclk0
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.842
  Launch Clock Delay      :  4.842
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk0 (rising edge)                              0.000       0.000 r                        
 ref_clk                                                 0.000       0.000 r       ref_clk (port)   
                                   net (fanout=1)        0.000       0.000         ref_clk          
                                                                                   ref_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       ref_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=345)      1.008       2.219         nt_ref_clk       
                                                                                   I_ipsxb_ddr_top/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.219 r       I_ipsxb_ddr_top/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       0.847       3.066         I_ipsxb_ddr_top/pll_clkin
                                                                                   I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       3.160 r       I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605       3.765         I_ipsxb_ddr_top/ddrphy_ioclk_source [0]
                                                                                   I_ipsxb_ddr_top/I_GTP_IOCLKBUF_0/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306       4.071 r       I_ipsxb_ddr_top/I_GTP_IOCLKBUF_0/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=11)       0.771       4.842         I_ipsxb_ddr_top/ioclk [0]
                                                                           r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/CLKA (GTP_DDC_E1)

                                   tco                   0.464       5.306 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/IFIFO_RADDR[0] (GTP_DDC_E1)
                                   net (fanout=8)        0.730       6.036         I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/ififo_raddr [0]
                                                                           f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/RADDR[0] (GTP_ISERDES)

 Data arrival time                                                   6.036         Logic Levels: 0  
                                                                                   Logic: 0.464ns(38.861%), Route: 0.730ns(61.139%)
----------------------------------------------------------------------------------------------------

 Clock ioclk0 (rising edge)                              2.500       2.500 r                        
 ref_clk                                                 0.000       2.500 r       ref_clk (port)   
                                   net (fanout=1)        0.000       2.500         ref_clk          
                                                                                   ref_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       3.711 r       ref_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=345)      1.008       4.719         nt_ref_clk       
                                                                                   I_ipsxb_ddr_top/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       4.719 r       I_ipsxb_ddr_top/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       0.847       5.566         I_ipsxb_ddr_top/pll_clkin
                                                                                   I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       5.660 r       I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605       6.265         I_ipsxb_ddr_top/ddrphy_ioclk_source [0]
                                                                                   I_ipsxb_ddr_top/I_GTP_IOCLKBUF_0/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306       6.571 r       I_ipsxb_ddr_top/I_GTP_IOCLKBUF_0/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=11)       0.771       7.342         I_ipsxb_ddr_top/ioclk [0]
                                                                           r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/DESCLK (GTP_ISERDES)
 clock pessimism                                         0.000       7.342                          
 clock uncertainty                                      -0.150       7.192                          

 Setup time                                             -0.068       7.124                          

 Data required time                                                  7.124                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.124                          
 Data arrival time                                                   6.036                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.088                          
====================================================================================================

====================================================================================================

Startpoint  : I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/CLKA (GTP_DDC_E1)
Endpoint    : I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/RADDR[1] (GTP_ISERDES)
Path Group  : ioclk0
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.842
  Launch Clock Delay      :  4.842
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk0 (rising edge)                              0.000       0.000 r                        
 ref_clk                                                 0.000       0.000 r       ref_clk (port)   
                                   net (fanout=1)        0.000       0.000         ref_clk          
                                                                                   ref_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       ref_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=345)      1.008       2.219         nt_ref_clk       
                                                                                   I_ipsxb_ddr_top/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.219 r       I_ipsxb_ddr_top/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       0.847       3.066         I_ipsxb_ddr_top/pll_clkin
                                                                                   I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       3.160 r       I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605       3.765         I_ipsxb_ddr_top/ddrphy_ioclk_source [0]
                                                                                   I_ipsxb_ddr_top/I_GTP_IOCLKBUF_0/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306       4.071 r       I_ipsxb_ddr_top/I_GTP_IOCLKBUF_0/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=11)       0.771       4.842         I_ipsxb_ddr_top/ioclk [0]
                                                                           r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/CLKA (GTP_DDC_E1)

                                   tco                   0.464       5.306 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/IFIFO_RADDR[1] (GTP_DDC_E1)
                                   net (fanout=8)        0.730       6.036         I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/ififo_raddr [1]
                                                                           f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/RADDR[1] (GTP_ISERDES)

 Data arrival time                                                   6.036         Logic Levels: 0  
                                                                                   Logic: 0.464ns(38.861%), Route: 0.730ns(61.139%)
----------------------------------------------------------------------------------------------------

 Clock ioclk0 (rising edge)                              2.500       2.500 r                        
 ref_clk                                                 0.000       2.500 r       ref_clk (port)   
                                   net (fanout=1)        0.000       2.500         ref_clk          
                                                                                   ref_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       3.711 r       ref_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=345)      1.008       4.719         nt_ref_clk       
                                                                                   I_ipsxb_ddr_top/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       4.719 r       I_ipsxb_ddr_top/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       0.847       5.566         I_ipsxb_ddr_top/pll_clkin
                                                                                   I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       5.660 r       I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605       6.265         I_ipsxb_ddr_top/ddrphy_ioclk_source [0]
                                                                                   I_ipsxb_ddr_top/I_GTP_IOCLKBUF_0/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306       6.571 r       I_ipsxb_ddr_top/I_GTP_IOCLKBUF_0/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=11)       0.771       7.342         I_ipsxb_ddr_top/ioclk [0]
                                                                           r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/DESCLK (GTP_ISERDES)
 clock pessimism                                         0.000       7.342                          
 clock uncertainty                                      -0.150       7.192                          

 Setup time                                             -0.068       7.124                          

 Data required time                                                  7.124                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.124                          
 Data arrival time                                                   6.036                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.088                          
====================================================================================================

====================================================================================================

Startpoint  : I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/CLKA (GTP_DDC_E1)
Endpoint    : I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/RADDR[2] (GTP_ISERDES)
Path Group  : ioclk0
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.842
  Launch Clock Delay      :  4.842
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk0 (rising edge)                              0.000       0.000 r                        
 ref_clk                                                 0.000       0.000 r       ref_clk (port)   
                                   net (fanout=1)        0.000       0.000         ref_clk          
                                                                                   ref_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       ref_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=345)      1.008       2.219         nt_ref_clk       
                                                                                   I_ipsxb_ddr_top/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.219 r       I_ipsxb_ddr_top/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       0.847       3.066         I_ipsxb_ddr_top/pll_clkin
                                                                                   I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       3.160 r       I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605       3.765         I_ipsxb_ddr_top/ddrphy_ioclk_source [0]
                                                                                   I_ipsxb_ddr_top/I_GTP_IOCLKBUF_0/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306       4.071 r       I_ipsxb_ddr_top/I_GTP_IOCLKBUF_0/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=11)       0.771       4.842         I_ipsxb_ddr_top/ioclk [0]
                                                                           r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/CLKA (GTP_DDC_E1)

                                   tco                   0.464       5.306 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/IFIFO_RADDR[2] (GTP_DDC_E1)
                                   net (fanout=8)        0.730       6.036         I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/ififo_raddr [2]
                                                                           f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/RADDR[2] (GTP_ISERDES)

 Data arrival time                                                   6.036         Logic Levels: 0  
                                                                                   Logic: 0.464ns(38.861%), Route: 0.730ns(61.139%)
----------------------------------------------------------------------------------------------------

 Clock ioclk0 (rising edge)                              2.500       2.500 r                        
 ref_clk                                                 0.000       2.500 r       ref_clk (port)   
                                   net (fanout=1)        0.000       2.500         ref_clk          
                                                                                   ref_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       3.711 r       ref_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=345)      1.008       4.719         nt_ref_clk       
                                                                                   I_ipsxb_ddr_top/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       4.719 r       I_ipsxb_ddr_top/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       0.847       5.566         I_ipsxb_ddr_top/pll_clkin
                                                                                   I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       5.660 r       I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605       6.265         I_ipsxb_ddr_top/ddrphy_ioclk_source [0]
                                                                                   I_ipsxb_ddr_top/I_GTP_IOCLKBUF_0/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306       6.571 r       I_ipsxb_ddr_top/I_GTP_IOCLKBUF_0/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=11)       0.771       7.342         I_ipsxb_ddr_top/ioclk [0]
                                                                           r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/DESCLK (GTP_ISERDES)
 clock pessimism                                         0.000       7.342                          
 clock uncertainty                                      -0.150       7.192                          

 Setup time                                             -0.068       7.124                          

 Data required time                                                  7.124                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.124                          
 Data arrival time                                                   6.036                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.088                          
====================================================================================================

====================================================================================================

Startpoint  : I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/CLKA (GTP_DDC_E1)
Endpoint    : I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/RADDR[0] (GTP_ISERDES)
Path Group  : ioclk0
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.842
  Launch Clock Delay      :  4.842
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk0 (rising edge)                              0.000       0.000 r                        
 ref_clk                                                 0.000       0.000 r       ref_clk (port)   
                                   net (fanout=1)        0.000       0.000         ref_clk          
                                                                                   ref_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       ref_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=345)      1.008       2.219         nt_ref_clk       
                                                                                   I_ipsxb_ddr_top/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.219 r       I_ipsxb_ddr_top/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       0.847       3.066         I_ipsxb_ddr_top/pll_clkin
                                                                                   I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       3.160 r       I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605       3.765         I_ipsxb_ddr_top/ddrphy_ioclk_source [0]
                                                                                   I_ipsxb_ddr_top/I_GTP_IOCLKBUF_0/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306       4.071 r       I_ipsxb_ddr_top/I_GTP_IOCLKBUF_0/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=11)       0.771       4.842         I_ipsxb_ddr_top/ioclk [0]
                                                                           r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/CLKA (GTP_DDC_E1)

                                   tco                   0.464       5.306 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/IFIFO_RADDR[0] (GTP_DDC_E1)
                                   net (fanout=8)        0.730       6.036         I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/ififo_raddr [0]
                                                                           f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/RADDR[0] (GTP_ISERDES)

 Data arrival time                                                   6.036         Logic Levels: 0  
                                                                                   Logic: 0.464ns(38.861%), Route: 0.730ns(61.139%)
----------------------------------------------------------------------------------------------------

 Clock ioclk0 (rising edge)                              0.000       0.000 r                        
 ref_clk                                                 0.000       0.000 r       ref_clk (port)   
                                   net (fanout=1)        0.000       0.000         ref_clk          
                                                                                   ref_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       ref_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=345)      1.008       2.219         nt_ref_clk       
                                                                                   I_ipsxb_ddr_top/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.219 r       I_ipsxb_ddr_top/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       0.847       3.066         I_ipsxb_ddr_top/pll_clkin
                                                                                   I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       3.160 r       I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605       3.765         I_ipsxb_ddr_top/ddrphy_ioclk_source [0]
                                                                                   I_ipsxb_ddr_top/I_GTP_IOCLKBUF_0/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306       4.071 r       I_ipsxb_ddr_top/I_GTP_IOCLKBUF_0/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=11)       0.771       4.842         I_ipsxb_ddr_top/ioclk [0]
                                                                           r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/DESCLK (GTP_ISERDES)
 clock pessimism                                         0.000       4.842                          
 clock uncertainty                                       0.000       4.842                          

 Hold time                                               0.001       4.843                          

 Data required time                                                  4.843                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.843                          
 Data arrival time                                                   6.036                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.193                          
====================================================================================================

====================================================================================================

Startpoint  : I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/CLKA (GTP_DDC_E1)
Endpoint    : I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/RADDR[1] (GTP_ISERDES)
Path Group  : ioclk0
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.842
  Launch Clock Delay      :  4.842
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk0 (rising edge)                              0.000       0.000 r                        
 ref_clk                                                 0.000       0.000 r       ref_clk (port)   
                                   net (fanout=1)        0.000       0.000         ref_clk          
                                                                                   ref_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       ref_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=345)      1.008       2.219         nt_ref_clk       
                                                                                   I_ipsxb_ddr_top/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.219 r       I_ipsxb_ddr_top/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       0.847       3.066         I_ipsxb_ddr_top/pll_clkin
                                                                                   I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       3.160 r       I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605       3.765         I_ipsxb_ddr_top/ddrphy_ioclk_source [0]
                                                                                   I_ipsxb_ddr_top/I_GTP_IOCLKBUF_0/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306       4.071 r       I_ipsxb_ddr_top/I_GTP_IOCLKBUF_0/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=11)       0.771       4.842         I_ipsxb_ddr_top/ioclk [0]
                                                                           r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/CLKA (GTP_DDC_E1)

                                   tco                   0.464       5.306 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/IFIFO_RADDR[1] (GTP_DDC_E1)
                                   net (fanout=8)        0.730       6.036         I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/ififo_raddr [1]
                                                                           f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/RADDR[1] (GTP_ISERDES)

 Data arrival time                                                   6.036         Logic Levels: 0  
                                                                                   Logic: 0.464ns(38.861%), Route: 0.730ns(61.139%)
----------------------------------------------------------------------------------------------------

 Clock ioclk0 (rising edge)                              0.000       0.000 r                        
 ref_clk                                                 0.000       0.000 r       ref_clk (port)   
                                   net (fanout=1)        0.000       0.000         ref_clk          
                                                                                   ref_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       ref_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=345)      1.008       2.219         nt_ref_clk       
                                                                                   I_ipsxb_ddr_top/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.219 r       I_ipsxb_ddr_top/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       0.847       3.066         I_ipsxb_ddr_top/pll_clkin
                                                                                   I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       3.160 r       I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605       3.765         I_ipsxb_ddr_top/ddrphy_ioclk_source [0]
                                                                                   I_ipsxb_ddr_top/I_GTP_IOCLKBUF_0/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306       4.071 r       I_ipsxb_ddr_top/I_GTP_IOCLKBUF_0/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=11)       0.771       4.842         I_ipsxb_ddr_top/ioclk [0]
                                                                           r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/DESCLK (GTP_ISERDES)
 clock pessimism                                         0.000       4.842                          
 clock uncertainty                                       0.000       4.842                          

 Hold time                                               0.001       4.843                          

 Data required time                                                  4.843                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.843                          
 Data arrival time                                                   6.036                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.193                          
====================================================================================================

====================================================================================================

Startpoint  : I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/CLKA (GTP_DDC_E1)
Endpoint    : I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/RADDR[2] (GTP_ISERDES)
Path Group  : ioclk0
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.842
  Launch Clock Delay      :  4.842
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk0 (rising edge)                              0.000       0.000 r                        
 ref_clk                                                 0.000       0.000 r       ref_clk (port)   
                                   net (fanout=1)        0.000       0.000         ref_clk          
                                                                                   ref_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       ref_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=345)      1.008       2.219         nt_ref_clk       
                                                                                   I_ipsxb_ddr_top/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.219 r       I_ipsxb_ddr_top/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       0.847       3.066         I_ipsxb_ddr_top/pll_clkin
                                                                                   I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       3.160 r       I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605       3.765         I_ipsxb_ddr_top/ddrphy_ioclk_source [0]
                                                                                   I_ipsxb_ddr_top/I_GTP_IOCLKBUF_0/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306       4.071 r       I_ipsxb_ddr_top/I_GTP_IOCLKBUF_0/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=11)       0.771       4.842         I_ipsxb_ddr_top/ioclk [0]
                                                                           r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/CLKA (GTP_DDC_E1)

                                   tco                   0.464       5.306 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/IFIFO_RADDR[2] (GTP_DDC_E1)
                                   net (fanout=8)        0.730       6.036         I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/ififo_raddr [2]
                                                                           f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/RADDR[2] (GTP_ISERDES)

 Data arrival time                                                   6.036         Logic Levels: 0  
                                                                                   Logic: 0.464ns(38.861%), Route: 0.730ns(61.139%)
----------------------------------------------------------------------------------------------------

 Clock ioclk0 (rising edge)                              0.000       0.000 r                        
 ref_clk                                                 0.000       0.000 r       ref_clk (port)   
                                   net (fanout=1)        0.000       0.000         ref_clk          
                                                                                   ref_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       ref_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=345)      1.008       2.219         nt_ref_clk       
                                                                                   I_ipsxb_ddr_top/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.219 r       I_ipsxb_ddr_top/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       0.847       3.066         I_ipsxb_ddr_top/pll_clkin
                                                                                   I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       3.160 r       I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605       3.765         I_ipsxb_ddr_top/ddrphy_ioclk_source [0]
                                                                                   I_ipsxb_ddr_top/I_GTP_IOCLKBUF_0/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306       4.071 r       I_ipsxb_ddr_top/I_GTP_IOCLKBUF_0/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=11)       0.771       4.842         I_ipsxb_ddr_top/ioclk [0]
                                                                           r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/DESCLK (GTP_ISERDES)
 clock pessimism                                         0.000       4.842                          
 clock uncertainty                                       0.000       4.842                          

 Hold time                                               0.001       4.843                          

 Data required time                                                  4.843                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.843                          
 Data arrival time                                                   6.036                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.193                          
====================================================================================================

====================================================================================================

Startpoint  : I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/CLKA (GTP_DDC_E1)
Endpoint    : I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/RADDR[0] (GTP_ISERDES)
Path Group  : ioclk1
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.989
  Launch Clock Delay      :  4.989
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 ref_clk                                                 0.000       0.000 r       ref_clk (port)   
                                   net (fanout=1)        0.000       0.000         ref_clk          
                                                                                   ref_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       ref_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=345)      1.008       2.219         nt_ref_clk       
                                                                                   I_ipsxb_ddr_top/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.219 r       I_ipsxb_ddr_top/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       0.847       3.066         I_ipsxb_ddr_top/pll_clkin
                                                                                   I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       3.160 r       I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605       3.765         I_ipsxb_ddr_top/ddrphy_ioclk_source [0]
                                                                                   I_ipsxb_ddr_top/I_GTP_IOCLKBUF_1/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306       4.071 r       I_ipsxb_ddr_top/I_GTP_IOCLKBUF_1/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=28)       0.918       4.989         I_ipsxb_ddr_top/ioclk [1]
                                                                           r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/CLKA (GTP_DDC_E1)

                                   tco                   0.464       5.453 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/IFIFO_RADDR[0] (GTP_DDC_E1)
                                   net (fanout=8)        0.730       6.183         I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/ififo_raddr [0]
                                                                           f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/RADDR[0] (GTP_ISERDES)

 Data arrival time                                                   6.183         Logic Levels: 0  
                                                                                   Logic: 0.464ns(38.861%), Route: 0.730ns(61.139%)
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              2.500       2.500 r                        
 ref_clk                                                 0.000       2.500 r       ref_clk (port)   
                                   net (fanout=1)        0.000       2.500         ref_clk          
                                                                                   ref_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       3.711 r       ref_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=345)      1.008       4.719         nt_ref_clk       
                                                                                   I_ipsxb_ddr_top/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       4.719 r       I_ipsxb_ddr_top/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       0.847       5.566         I_ipsxb_ddr_top/pll_clkin
                                                                                   I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       5.660 r       I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605       6.265         I_ipsxb_ddr_top/ddrphy_ioclk_source [0]
                                                                                   I_ipsxb_ddr_top/I_GTP_IOCLKBUF_1/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306       6.571 r       I_ipsxb_ddr_top/I_GTP_IOCLKBUF_1/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=28)       0.918       7.489         I_ipsxb_ddr_top/ioclk [1]
                                                                           r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/DESCLK (GTP_ISERDES)
 clock pessimism                                         0.000       7.489                          
 clock uncertainty                                      -0.150       7.339                          

 Setup time                                             -0.068       7.271                          

 Data required time                                                  7.271                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.271                          
 Data arrival time                                                   6.183                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.088                          
====================================================================================================

====================================================================================================

Startpoint  : I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/CLKA (GTP_DDC_E1)
Endpoint    : I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/RADDR[1] (GTP_ISERDES)
Path Group  : ioclk1
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.989
  Launch Clock Delay      :  4.989
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 ref_clk                                                 0.000       0.000 r       ref_clk (port)   
                                   net (fanout=1)        0.000       0.000         ref_clk          
                                                                                   ref_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       ref_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=345)      1.008       2.219         nt_ref_clk       
                                                                                   I_ipsxb_ddr_top/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.219 r       I_ipsxb_ddr_top/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       0.847       3.066         I_ipsxb_ddr_top/pll_clkin
                                                                                   I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       3.160 r       I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605       3.765         I_ipsxb_ddr_top/ddrphy_ioclk_source [0]
                                                                                   I_ipsxb_ddr_top/I_GTP_IOCLKBUF_1/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306       4.071 r       I_ipsxb_ddr_top/I_GTP_IOCLKBUF_1/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=28)       0.918       4.989         I_ipsxb_ddr_top/ioclk [1]
                                                                           r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/CLKA (GTP_DDC_E1)

                                   tco                   0.464       5.453 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/IFIFO_RADDR[1] (GTP_DDC_E1)
                                   net (fanout=8)        0.730       6.183         I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/ififo_raddr [1]
                                                                           f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/RADDR[1] (GTP_ISERDES)

 Data arrival time                                                   6.183         Logic Levels: 0  
                                                                                   Logic: 0.464ns(38.861%), Route: 0.730ns(61.139%)
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              2.500       2.500 r                        
 ref_clk                                                 0.000       2.500 r       ref_clk (port)   
                                   net (fanout=1)        0.000       2.500         ref_clk          
                                                                                   ref_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       3.711 r       ref_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=345)      1.008       4.719         nt_ref_clk       
                                                                                   I_ipsxb_ddr_top/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       4.719 r       I_ipsxb_ddr_top/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       0.847       5.566         I_ipsxb_ddr_top/pll_clkin
                                                                                   I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       5.660 r       I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605       6.265         I_ipsxb_ddr_top/ddrphy_ioclk_source [0]
                                                                                   I_ipsxb_ddr_top/I_GTP_IOCLKBUF_1/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306       6.571 r       I_ipsxb_ddr_top/I_GTP_IOCLKBUF_1/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=28)       0.918       7.489         I_ipsxb_ddr_top/ioclk [1]
                                                                           r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/DESCLK (GTP_ISERDES)
 clock pessimism                                         0.000       7.489                          
 clock uncertainty                                      -0.150       7.339                          

 Setup time                                             -0.068       7.271                          

 Data required time                                                  7.271                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.271                          
 Data arrival time                                                   6.183                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.088                          
====================================================================================================

====================================================================================================

Startpoint  : I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/CLKA (GTP_DDC_E1)
Endpoint    : I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/RADDR[2] (GTP_ISERDES)
Path Group  : ioclk1
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.989
  Launch Clock Delay      :  4.989
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 ref_clk                                                 0.000       0.000 r       ref_clk (port)   
                                   net (fanout=1)        0.000       0.000         ref_clk          
                                                                                   ref_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       ref_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=345)      1.008       2.219         nt_ref_clk       
                                                                                   I_ipsxb_ddr_top/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.219 r       I_ipsxb_ddr_top/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       0.847       3.066         I_ipsxb_ddr_top/pll_clkin
                                                                                   I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       3.160 r       I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605       3.765         I_ipsxb_ddr_top/ddrphy_ioclk_source [0]
                                                                                   I_ipsxb_ddr_top/I_GTP_IOCLKBUF_1/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306       4.071 r       I_ipsxb_ddr_top/I_GTP_IOCLKBUF_1/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=28)       0.918       4.989         I_ipsxb_ddr_top/ioclk [1]
                                                                           r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/CLKA (GTP_DDC_E1)

                                   tco                   0.464       5.453 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/IFIFO_RADDR[2] (GTP_DDC_E1)
                                   net (fanout=8)        0.730       6.183         I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/ififo_raddr [2]
                                                                           f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/RADDR[2] (GTP_ISERDES)

 Data arrival time                                                   6.183         Logic Levels: 0  
                                                                                   Logic: 0.464ns(38.861%), Route: 0.730ns(61.139%)
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              2.500       2.500 r                        
 ref_clk                                                 0.000       2.500 r       ref_clk (port)   
                                   net (fanout=1)        0.000       2.500         ref_clk          
                                                                                   ref_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       3.711 r       ref_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=345)      1.008       4.719         nt_ref_clk       
                                                                                   I_ipsxb_ddr_top/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       4.719 r       I_ipsxb_ddr_top/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       0.847       5.566         I_ipsxb_ddr_top/pll_clkin
                                                                                   I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       5.660 r       I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605       6.265         I_ipsxb_ddr_top/ddrphy_ioclk_source [0]
                                                                                   I_ipsxb_ddr_top/I_GTP_IOCLKBUF_1/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306       6.571 r       I_ipsxb_ddr_top/I_GTP_IOCLKBUF_1/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=28)       0.918       7.489         I_ipsxb_ddr_top/ioclk [1]
                                                                           r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/DESCLK (GTP_ISERDES)
 clock pessimism                                         0.000       7.489                          
 clock uncertainty                                      -0.150       7.339                          

 Setup time                                             -0.068       7.271                          

 Data required time                                                  7.271                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.271                          
 Data arrival time                                                   6.183                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.088                          
====================================================================================================

====================================================================================================

Startpoint  : I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/CLKA (GTP_DDC_E1)
Endpoint    : I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/RADDR[0] (GTP_ISERDES)
Path Group  : ioclk1
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.989
  Launch Clock Delay      :  4.989
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 ref_clk                                                 0.000       0.000 r       ref_clk (port)   
                                   net (fanout=1)        0.000       0.000         ref_clk          
                                                                                   ref_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       ref_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=345)      1.008       2.219         nt_ref_clk       
                                                                                   I_ipsxb_ddr_top/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.219 r       I_ipsxb_ddr_top/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       0.847       3.066         I_ipsxb_ddr_top/pll_clkin
                                                                                   I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       3.160 r       I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605       3.765         I_ipsxb_ddr_top/ddrphy_ioclk_source [0]
                                                                                   I_ipsxb_ddr_top/I_GTP_IOCLKBUF_1/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306       4.071 r       I_ipsxb_ddr_top/I_GTP_IOCLKBUF_1/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=28)       0.918       4.989         I_ipsxb_ddr_top/ioclk [1]
                                                                           r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/CLKA (GTP_DDC_E1)

                                   tco                   0.464       5.453 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/IFIFO_RADDR[0] (GTP_DDC_E1)
                                   net (fanout=8)        0.730       6.183         I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/ififo_raddr [0]
                                                                           f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/RADDR[0] (GTP_ISERDES)

 Data arrival time                                                   6.183         Logic Levels: 0  
                                                                                   Logic: 0.464ns(38.861%), Route: 0.730ns(61.139%)
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 ref_clk                                                 0.000       0.000 r       ref_clk (port)   
                                   net (fanout=1)        0.000       0.000         ref_clk          
                                                                                   ref_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       ref_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=345)      1.008       2.219         nt_ref_clk       
                                                                                   I_ipsxb_ddr_top/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.219 r       I_ipsxb_ddr_top/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       0.847       3.066         I_ipsxb_ddr_top/pll_clkin
                                                                                   I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       3.160 r       I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605       3.765         I_ipsxb_ddr_top/ddrphy_ioclk_source [0]
                                                                                   I_ipsxb_ddr_top/I_GTP_IOCLKBUF_1/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306       4.071 r       I_ipsxb_ddr_top/I_GTP_IOCLKBUF_1/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=28)       0.918       4.989         I_ipsxb_ddr_top/ioclk [1]
                                                                           r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/DESCLK (GTP_ISERDES)
 clock pessimism                                         0.000       4.989                          
 clock uncertainty                                       0.000       4.989                          

 Hold time                                               0.001       4.990                          

 Data required time                                                  4.990                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.990                          
 Data arrival time                                                   6.183                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.193                          
====================================================================================================

====================================================================================================

Startpoint  : I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/CLKA (GTP_DDC_E1)
Endpoint    : I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/RADDR[1] (GTP_ISERDES)
Path Group  : ioclk1
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.989
  Launch Clock Delay      :  4.989
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 ref_clk                                                 0.000       0.000 r       ref_clk (port)   
                                   net (fanout=1)        0.000       0.000         ref_clk          
                                                                                   ref_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       ref_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=345)      1.008       2.219         nt_ref_clk       
                                                                                   I_ipsxb_ddr_top/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.219 r       I_ipsxb_ddr_top/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       0.847       3.066         I_ipsxb_ddr_top/pll_clkin
                                                                                   I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       3.160 r       I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605       3.765         I_ipsxb_ddr_top/ddrphy_ioclk_source [0]
                                                                                   I_ipsxb_ddr_top/I_GTP_IOCLKBUF_1/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306       4.071 r       I_ipsxb_ddr_top/I_GTP_IOCLKBUF_1/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=28)       0.918       4.989         I_ipsxb_ddr_top/ioclk [1]
                                                                           r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/CLKA (GTP_DDC_E1)

                                   tco                   0.464       5.453 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/IFIFO_RADDR[1] (GTP_DDC_E1)
                                   net (fanout=8)        0.730       6.183         I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/ififo_raddr [1]
                                                                           f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/RADDR[1] (GTP_ISERDES)

 Data arrival time                                                   6.183         Logic Levels: 0  
                                                                                   Logic: 0.464ns(38.861%), Route: 0.730ns(61.139%)
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 ref_clk                                                 0.000       0.000 r       ref_clk (port)   
                                   net (fanout=1)        0.000       0.000         ref_clk          
                                                                                   ref_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       ref_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=345)      1.008       2.219         nt_ref_clk       
                                                                                   I_ipsxb_ddr_top/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.219 r       I_ipsxb_ddr_top/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       0.847       3.066         I_ipsxb_ddr_top/pll_clkin
                                                                                   I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       3.160 r       I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605       3.765         I_ipsxb_ddr_top/ddrphy_ioclk_source [0]
                                                                                   I_ipsxb_ddr_top/I_GTP_IOCLKBUF_1/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306       4.071 r       I_ipsxb_ddr_top/I_GTP_IOCLKBUF_1/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=28)       0.918       4.989         I_ipsxb_ddr_top/ioclk [1]
                                                                           r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/DESCLK (GTP_ISERDES)
 clock pessimism                                         0.000       4.989                          
 clock uncertainty                                       0.000       4.989                          

 Hold time                                               0.001       4.990                          

 Data required time                                                  4.990                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.990                          
 Data arrival time                                                   6.183                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.193                          
====================================================================================================

====================================================================================================

Startpoint  : I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/CLKA (GTP_DDC_E1)
Endpoint    : I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/RADDR[2] (GTP_ISERDES)
Path Group  : ioclk1
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.989
  Launch Clock Delay      :  4.989
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 ref_clk                                                 0.000       0.000 r       ref_clk (port)   
                                   net (fanout=1)        0.000       0.000         ref_clk          
                                                                                   ref_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       ref_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=345)      1.008       2.219         nt_ref_clk       
                                                                                   I_ipsxb_ddr_top/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.219 r       I_ipsxb_ddr_top/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       0.847       3.066         I_ipsxb_ddr_top/pll_clkin
                                                                                   I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       3.160 r       I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605       3.765         I_ipsxb_ddr_top/ddrphy_ioclk_source [0]
                                                                                   I_ipsxb_ddr_top/I_GTP_IOCLKBUF_1/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306       4.071 r       I_ipsxb_ddr_top/I_GTP_IOCLKBUF_1/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=28)       0.918       4.989         I_ipsxb_ddr_top/ioclk [1]
                                                                           r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/CLKA (GTP_DDC_E1)

                                   tco                   0.464       5.453 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/IFIFO_RADDR[2] (GTP_DDC_E1)
                                   net (fanout=8)        0.730       6.183         I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/ififo_raddr [2]
                                                                           f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/RADDR[2] (GTP_ISERDES)

 Data arrival time                                                   6.183         Logic Levels: 0  
                                                                                   Logic: 0.464ns(38.861%), Route: 0.730ns(61.139%)
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 ref_clk                                                 0.000       0.000 r       ref_clk (port)   
                                   net (fanout=1)        0.000       0.000         ref_clk          
                                                                                   ref_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       ref_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=345)      1.008       2.219         nt_ref_clk       
                                                                                   I_ipsxb_ddr_top/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.219 r       I_ipsxb_ddr_top/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       0.847       3.066         I_ipsxb_ddr_top/pll_clkin
                                                                                   I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       3.160 r       I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605       3.765         I_ipsxb_ddr_top/ddrphy_ioclk_source [0]
                                                                                   I_ipsxb_ddr_top/I_GTP_IOCLKBUF_1/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306       4.071 r       I_ipsxb_ddr_top/I_GTP_IOCLKBUF_1/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=28)       0.918       4.989         I_ipsxb_ddr_top/ioclk [1]
                                                                           r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/DESCLK (GTP_ISERDES)
 clock pessimism                                         0.000       4.989                          
 clock uncertainty                                       0.000       4.989                          

 Hold time                                               0.001       4.990                          

 Data required time                                                  4.990                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.990                          
 Data arrival time                                                   6.183                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.193                          
====================================================================================================

====================================================================================================

Startpoint  : r_x_act[2]/CLK (GTP_DFF_E)
Endpoint    : r_b_out[0]/CE (GTP_DFF_RE)
Path Group  : pix_clk_out
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.333
  Launch Clock Delay      :  5.333
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pix_clk_out (rising edge)                         0.000       0.000 r                        
 ref_clk                                                 0.000       0.000 r       ref_clk (port)   
                                   net (fanout=1)        0.000       0.000         ref_clk          
                                                                                   ref_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       ref_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=345)      1.856       3.067         nt_ref_clk       
                                                                                   user_pll_video_out/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       3.161 r       user_pll_video_out/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=1185)     2.172       5.333         nt_pix_clk_out   
                                                                           r       r_x_act[2]/CLK (GTP_DFF_E)

                                   tco                   0.329       5.662 r       r_x_act[2]/Q (GTP_DFF_E)
                                   net (fanout=2)        0.553       6.215         r_x_act[2]       
                                                                                   N167_mux5_5/I0 (GTP_LUT4)
                                   td                    0.290       6.505 f       N167_mux5_5/Z (GTP_LUT4)
                                   net (fanout=2)        0.553       7.058         _N107750         
                                                                                   N209_mux10_3/I4 (GTP_LUT5)
                                   td                    0.231       7.289 f       N209_mux10_3/Z (GTP_LUT5)
                                   net (fanout=2)        0.553       7.842         _N1013           
                                                                                   user_axi_m_arbitration/u_axi_full_m3/N360_3/I0 (GTP_LUT5)
                                   td                    0.258       8.100 f       user_axi_m_arbitration/u_axi_full_m3/N360_3/Z (GTP_LUT5)
                                   net (fanout=2)        0.553       8.653         _N107757         
                                                                                   N1078_3/I3 (GTP_LUT4)
                                   td                    0.185       8.838 r       N1078_3/Z (GTP_LUT4)
                                   net (fanout=38)       0.968       9.806         N1078            
                                                                                   N921/I4 (GTP_LUT5)
                                   td                    0.204      10.010 f       N921/Z (GTP_LUT5)
                                   net (fanout=16)       0.641      10.651         N921             
                                                                           f       r_b_out[0]/CE (GTP_DFF_RE)

 Data arrival time                                                  10.651         Logic Levels: 5  
                                                                                   Logic: 1.497ns(28.150%), Route: 3.821ns(71.850%)
----------------------------------------------------------------------------------------------------

 Clock pix_clk_out (rising edge)                         6.666       6.666 r                        
 ref_clk                                                 0.000       6.666 r       ref_clk (port)   
                                   net (fanout=1)        0.000       6.666         ref_clk          
                                                                                   ref_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       7.877 r       ref_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=345)      1.856       9.733         nt_ref_clk       
                                                                                   user_pll_video_out/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       9.827 r       user_pll_video_out/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=1185)     2.172      11.999         nt_pix_clk_out   
                                                                           r       r_b_out[0]/CLK (GTP_DFF_RE)
 clock pessimism                                         0.000      11.999                          
 clock uncertainty                                      -0.150      11.849                          

 Setup time                                             -0.542      11.307                          

 Data required time                                                 11.307                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 11.307                          
 Data arrival time                                                  10.651                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.656                          
====================================================================================================

====================================================================================================

Startpoint  : r_x_act[2]/CLK (GTP_DFF_E)
Endpoint    : r_b_out[1]/CE (GTP_DFF_RE)
Path Group  : pix_clk_out
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.333
  Launch Clock Delay      :  5.333
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pix_clk_out (rising edge)                         0.000       0.000 r                        
 ref_clk                                                 0.000       0.000 r       ref_clk (port)   
                                   net (fanout=1)        0.000       0.000         ref_clk          
                                                                                   ref_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       ref_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=345)      1.856       3.067         nt_ref_clk       
                                                                                   user_pll_video_out/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       3.161 r       user_pll_video_out/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=1185)     2.172       5.333         nt_pix_clk_out   
                                                                           r       r_x_act[2]/CLK (GTP_DFF_E)

                                   tco                   0.329       5.662 r       r_x_act[2]/Q (GTP_DFF_E)
                                   net (fanout=2)        0.553       6.215         r_x_act[2]       
                                                                                   N167_mux5_5/I0 (GTP_LUT4)
                                   td                    0.290       6.505 f       N167_mux5_5/Z (GTP_LUT4)
                                   net (fanout=2)        0.553       7.058         _N107750         
                                                                                   N209_mux10_3/I4 (GTP_LUT5)
                                   td                    0.231       7.289 f       N209_mux10_3/Z (GTP_LUT5)
                                   net (fanout=2)        0.553       7.842         _N1013           
                                                                                   user_axi_m_arbitration/u_axi_full_m3/N360_3/I0 (GTP_LUT5)
                                   td                    0.258       8.100 f       user_axi_m_arbitration/u_axi_full_m3/N360_3/Z (GTP_LUT5)
                                   net (fanout=2)        0.553       8.653         _N107757         
                                                                                   N1078_3/I3 (GTP_LUT4)
                                   td                    0.185       8.838 r       N1078_3/Z (GTP_LUT4)
                                   net (fanout=38)       0.968       9.806         N1078            
                                                                                   N921/I4 (GTP_LUT5)
                                   td                    0.204      10.010 f       N921/Z (GTP_LUT5)
                                   net (fanout=16)       0.641      10.651         N921             
                                                                           f       r_b_out[1]/CE (GTP_DFF_RE)

 Data arrival time                                                  10.651         Logic Levels: 5  
                                                                                   Logic: 1.497ns(28.150%), Route: 3.821ns(71.850%)
----------------------------------------------------------------------------------------------------

 Clock pix_clk_out (rising edge)                         6.666       6.666 r                        
 ref_clk                                                 0.000       6.666 r       ref_clk (port)   
                                   net (fanout=1)        0.000       6.666         ref_clk          
                                                                                   ref_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       7.877 r       ref_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=345)      1.856       9.733         nt_ref_clk       
                                                                                   user_pll_video_out/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       9.827 r       user_pll_video_out/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=1185)     2.172      11.999         nt_pix_clk_out   
                                                                           r       r_b_out[1]/CLK (GTP_DFF_RE)
 clock pessimism                                         0.000      11.999                          
 clock uncertainty                                      -0.150      11.849                          

 Setup time                                             -0.542      11.307                          

 Data required time                                                 11.307                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 11.307                          
 Data arrival time                                                  10.651                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.656                          
====================================================================================================

====================================================================================================

Startpoint  : r_x_act[2]/CLK (GTP_DFF_E)
Endpoint    : r_b_out[2]/CE (GTP_DFF_RE)
Path Group  : pix_clk_out
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.333
  Launch Clock Delay      :  5.333
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pix_clk_out (rising edge)                         0.000       0.000 r                        
 ref_clk                                                 0.000       0.000 r       ref_clk (port)   
                                   net (fanout=1)        0.000       0.000         ref_clk          
                                                                                   ref_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       ref_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=345)      1.856       3.067         nt_ref_clk       
                                                                                   user_pll_video_out/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       3.161 r       user_pll_video_out/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=1185)     2.172       5.333         nt_pix_clk_out   
                                                                           r       r_x_act[2]/CLK (GTP_DFF_E)

                                   tco                   0.329       5.662 r       r_x_act[2]/Q (GTP_DFF_E)
                                   net (fanout=2)        0.553       6.215         r_x_act[2]       
                                                                                   N167_mux5_5/I0 (GTP_LUT4)
                                   td                    0.290       6.505 f       N167_mux5_5/Z (GTP_LUT4)
                                   net (fanout=2)        0.553       7.058         _N107750         
                                                                                   N209_mux10_3/I4 (GTP_LUT5)
                                   td                    0.231       7.289 f       N209_mux10_3/Z (GTP_LUT5)
                                   net (fanout=2)        0.553       7.842         _N1013           
                                                                                   user_axi_m_arbitration/u_axi_full_m3/N360_3/I0 (GTP_LUT5)
                                   td                    0.258       8.100 f       user_axi_m_arbitration/u_axi_full_m3/N360_3/Z (GTP_LUT5)
                                   net (fanout=2)        0.553       8.653         _N107757         
                                                                                   N1078_3/I3 (GTP_LUT4)
                                   td                    0.185       8.838 r       N1078_3/Z (GTP_LUT4)
                                   net (fanout=38)       0.968       9.806         N1078            
                                                                                   N921/I4 (GTP_LUT5)
                                   td                    0.204      10.010 f       N921/Z (GTP_LUT5)
                                   net (fanout=16)       0.641      10.651         N921             
                                                                           f       r_b_out[2]/CE (GTP_DFF_RE)

 Data arrival time                                                  10.651         Logic Levels: 5  
                                                                                   Logic: 1.497ns(28.150%), Route: 3.821ns(71.850%)
----------------------------------------------------------------------------------------------------

 Clock pix_clk_out (rising edge)                         6.666       6.666 r                        
 ref_clk                                                 0.000       6.666 r       ref_clk (port)   
                                   net (fanout=1)        0.000       6.666         ref_clk          
                                                                                   ref_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       7.877 r       ref_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=345)      1.856       9.733         nt_ref_clk       
                                                                                   user_pll_video_out/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       9.827 r       user_pll_video_out/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=1185)     2.172      11.999         nt_pix_clk_out   
                                                                           r       r_b_out[2]/CLK (GTP_DFF_RE)
 clock pessimism                                         0.000      11.999                          
 clock uncertainty                                      -0.150      11.849                          

 Setup time                                             -0.542      11.307                          

 Data required time                                                 11.307                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 11.307                          
 Data arrival time                                                  10.651                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.656                          
====================================================================================================

====================================================================================================

Startpoint  : eth0_img_pkt/wr_fifo_data[0]/CLK (GTP_DFF_C)
Endpoint    : eth0_img_pkt/u_eth_pkt_fifo/U_ipml_fifo_eth_pkt_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/DIA[0] (GTP_DRM18K)
Path Group  : pix_clk_out
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.514  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.847
  Launch Clock Delay      :  5.333
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pix_clk_out (rising edge)                         0.000       0.000 r                        
 ref_clk                                                 0.000       0.000 r       ref_clk (port)   
                                   net (fanout=1)        0.000       0.000         ref_clk          
                                                                                   ref_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       ref_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=345)      1.856       3.067         nt_ref_clk       
                                                                                   user_pll_video_out/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       3.161 r       user_pll_video_out/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=1185)     2.172       5.333         nt_pix_clk_out   
                                                                           r       eth0_img_pkt/wr_fifo_data[0]/CLK (GTP_DFF_C)

                                   tco                   0.323       5.656 f       eth0_img_pkt/wr_fifo_data[0]/Q (GTP_DFF_C)
                                   net (fanout=1)        0.978       6.634         eth0_img_pkt/wr_fifo_data [0]
                                                                           f       eth0_img_pkt/u_eth_pkt_fifo/U_ipml_fifo_eth_pkt_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/DIA[0] (GTP_DRM18K)

 Data arrival time                                                   6.634         Logic Levels: 0  
                                                                                   Logic: 0.323ns(24.827%), Route: 0.978ns(75.173%)
----------------------------------------------------------------------------------------------------

 Clock pix_clk_out (rising edge)                         0.000       0.000 r                        
 ref_clk                                                 0.000       0.000 r       ref_clk (port)   
                                   net (fanout=1)        0.000       0.000         ref_clk          
                                                                                   ref_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       ref_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=345)      1.856       3.067         nt_ref_clk       
                                                                                   user_pll_video_out/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       3.161 r       user_pll_video_out/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=1185)     2.686       5.847         nt_pix_clk_out   
                                                                           r       eth0_img_pkt/u_eth_pkt_fifo/U_ipml_fifo_eth_pkt_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/CLKA (GTP_DRM18K)
 clock pessimism                                         0.000       5.847                          
 clock uncertainty                                       0.000       5.847                          

 Hold time                                               0.137       5.984                          

 Data required time                                                  5.984                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.984                          
 Data arrival time                                                   6.634                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.650                          
====================================================================================================

====================================================================================================

Startpoint  : eth0_img_pkt/wr_fifo_data[1]/CLK (GTP_DFF_C)
Endpoint    : eth0_img_pkt/u_eth_pkt_fifo/U_ipml_fifo_eth_pkt_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/DIA[1] (GTP_DRM18K)
Path Group  : pix_clk_out
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.514  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.847
  Launch Clock Delay      :  5.333
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pix_clk_out (rising edge)                         0.000       0.000 r                        
 ref_clk                                                 0.000       0.000 r       ref_clk (port)   
                                   net (fanout=1)        0.000       0.000         ref_clk          
                                                                                   ref_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       ref_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=345)      1.856       3.067         nt_ref_clk       
                                                                                   user_pll_video_out/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       3.161 r       user_pll_video_out/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=1185)     2.172       5.333         nt_pix_clk_out   
                                                                           r       eth0_img_pkt/wr_fifo_data[1]/CLK (GTP_DFF_C)

                                   tco                   0.323       5.656 f       eth0_img_pkt/wr_fifo_data[1]/Q (GTP_DFF_C)
                                   net (fanout=1)        0.978       6.634         eth0_img_pkt/wr_fifo_data [1]
                                                                           f       eth0_img_pkt/u_eth_pkt_fifo/U_ipml_fifo_eth_pkt_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/DIA[1] (GTP_DRM18K)

 Data arrival time                                                   6.634         Logic Levels: 0  
                                                                                   Logic: 0.323ns(24.827%), Route: 0.978ns(75.173%)
----------------------------------------------------------------------------------------------------

 Clock pix_clk_out (rising edge)                         0.000       0.000 r                        
 ref_clk                                                 0.000       0.000 r       ref_clk (port)   
                                   net (fanout=1)        0.000       0.000         ref_clk          
                                                                                   ref_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       ref_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=345)      1.856       3.067         nt_ref_clk       
                                                                                   user_pll_video_out/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       3.161 r       user_pll_video_out/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=1185)     2.686       5.847         nt_pix_clk_out   
                                                                           r       eth0_img_pkt/u_eth_pkt_fifo/U_ipml_fifo_eth_pkt_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/CLKA (GTP_DRM18K)
 clock pessimism                                         0.000       5.847                          
 clock uncertainty                                       0.000       5.847                          

 Hold time                                               0.137       5.984                          

 Data required time                                                  5.984                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.984                          
 Data arrival time                                                   6.634                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.650                          
====================================================================================================

====================================================================================================

Startpoint  : eth0_img_pkt/wr_fifo_data[2]/CLK (GTP_DFF_C)
Endpoint    : eth0_img_pkt/u_eth_pkt_fifo/U_ipml_fifo_eth_pkt_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/DIA[2] (GTP_DRM18K)
Path Group  : pix_clk_out
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.514  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.847
  Launch Clock Delay      :  5.333
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pix_clk_out (rising edge)                         0.000       0.000 r                        
 ref_clk                                                 0.000       0.000 r       ref_clk (port)   
                                   net (fanout=1)        0.000       0.000         ref_clk          
                                                                                   ref_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       ref_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=345)      1.856       3.067         nt_ref_clk       
                                                                                   user_pll_video_out/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       3.161 r       user_pll_video_out/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=1185)     2.172       5.333         nt_pix_clk_out   
                                                                           r       eth0_img_pkt/wr_fifo_data[2]/CLK (GTP_DFF_C)

                                   tco                   0.323       5.656 f       eth0_img_pkt/wr_fifo_data[2]/Q (GTP_DFF_C)
                                   net (fanout=1)        0.978       6.634         eth0_img_pkt/wr_fifo_data [2]
                                                                           f       eth0_img_pkt/u_eth_pkt_fifo/U_ipml_fifo_eth_pkt_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/DIA[2] (GTP_DRM18K)

 Data arrival time                                                   6.634         Logic Levels: 0  
                                                                                   Logic: 0.323ns(24.827%), Route: 0.978ns(75.173%)
----------------------------------------------------------------------------------------------------

 Clock pix_clk_out (rising edge)                         0.000       0.000 r                        
 ref_clk                                                 0.000       0.000 r       ref_clk (port)   
                                   net (fanout=1)        0.000       0.000         ref_clk          
                                                                                   ref_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       ref_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=345)      1.856       3.067         nt_ref_clk       
                                                                                   user_pll_video_out/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       3.161 r       user_pll_video_out/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=1185)     2.686       5.847         nt_pix_clk_out   
                                                                           r       eth0_img_pkt/u_eth_pkt_fifo/U_ipml_fifo_eth_pkt_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/CLKA (GTP_DRM18K)
 clock pessimism                                         0.000       5.847                          
 clock uncertainty                                       0.000       5.847                          

 Hold time                                               0.137       5.984                          

 Data required time                                                  5.984                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.984                          
 Data arrival time                                                   6.634                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.650                          
====================================================================================================

====================================================================================================

Startpoint  : cmos1_href_d0/CLK (GTP_DFF)
Endpoint    : cmos1_8_16bit/pdata_out1[0]/CE (GTP_DFF_RE)
Path Group  : cmos1_pclk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.415
  Launch Clock Delay      :  4.415
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk (rising edge)                          0.000       0.000 r                        
 cmos1_pclk                                              0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.000       0.000         cmos1_pclk       
                                                                                   cmos1_pclk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       cmos1_pclk_ibuf/O (GTP_INBUF)
                                   net (fanout=40)       3.204       4.415         nt_cmos1_pclk    
                                                                           r       cmos1_href_d0/CLK (GTP_DFF)

                                   tco                   0.329       4.744 r       cmos1_href_d0/Q (GTP_DFF)
                                   net (fanout=13)       0.693       5.437         cmos1_href_d0    
                                                                                   cmos1_8_16bit/N11_3/I2 (GTP_LUT3)
                                   td                    0.232       5.669 f       cmos1_8_16bit/N11_3/Z (GTP_LUT3)
                                   net (fanout=16)       0.641       6.310         cmos1_8_16bit/N11
                                                                           f       cmos1_8_16bit/pdata_out1[0]/CE (GTP_DFF_RE)

 Data arrival time                                                   6.310         Logic Levels: 1  
                                                                                   Logic: 0.561ns(29.604%), Route: 1.334ns(70.396%)
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk (rising edge)                         11.900      11.900 r                        
 cmos1_pclk                                              0.000      11.900 r       cmos1_pclk (port)
                                   net (fanout=1)        0.000      11.900         cmos1_pclk       
                                                                                   cmos1_pclk_ibuf/I (GTP_INBUF)
                                   td                    1.211      13.111 r       cmos1_pclk_ibuf/O (GTP_INBUF)
                                   net (fanout=40)       3.204      16.315         nt_cmos1_pclk    
                                                                           r       cmos1_8_16bit/pdata_out1[0]/CLK (GTP_DFF_RE)
 clock pessimism                                         0.000      16.315                          
 clock uncertainty                                      -0.050      16.265                          

 Setup time                                             -0.542      15.723                          

 Data required time                                                 15.723                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 15.723                          
 Data arrival time                                                   6.310                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         9.413                          
====================================================================================================

====================================================================================================

Startpoint  : cmos1_href_d0/CLK (GTP_DFF)
Endpoint    : cmos1_8_16bit/pdata_out1[1]/CE (GTP_DFF_RE)
Path Group  : cmos1_pclk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.415
  Launch Clock Delay      :  4.415
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk (rising edge)                          0.000       0.000 r                        
 cmos1_pclk                                              0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.000       0.000         cmos1_pclk       
                                                                                   cmos1_pclk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       cmos1_pclk_ibuf/O (GTP_INBUF)
                                   net (fanout=40)       3.204       4.415         nt_cmos1_pclk    
                                                                           r       cmos1_href_d0/CLK (GTP_DFF)

                                   tco                   0.329       4.744 r       cmos1_href_d0/Q (GTP_DFF)
                                   net (fanout=13)       0.693       5.437         cmos1_href_d0    
                                                                                   cmos1_8_16bit/N11_3/I2 (GTP_LUT3)
                                   td                    0.232       5.669 f       cmos1_8_16bit/N11_3/Z (GTP_LUT3)
                                   net (fanout=16)       0.641       6.310         cmos1_8_16bit/N11
                                                                           f       cmos1_8_16bit/pdata_out1[1]/CE (GTP_DFF_RE)

 Data arrival time                                                   6.310         Logic Levels: 1  
                                                                                   Logic: 0.561ns(29.604%), Route: 1.334ns(70.396%)
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk (rising edge)                         11.900      11.900 r                        
 cmos1_pclk                                              0.000      11.900 r       cmos1_pclk (port)
                                   net (fanout=1)        0.000      11.900         cmos1_pclk       
                                                                                   cmos1_pclk_ibuf/I (GTP_INBUF)
                                   td                    1.211      13.111 r       cmos1_pclk_ibuf/O (GTP_INBUF)
                                   net (fanout=40)       3.204      16.315         nt_cmos1_pclk    
                                                                           r       cmos1_8_16bit/pdata_out1[1]/CLK (GTP_DFF_RE)
 clock pessimism                                         0.000      16.315                          
 clock uncertainty                                      -0.050      16.265                          

 Setup time                                             -0.542      15.723                          

 Data required time                                                 15.723                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 15.723                          
 Data arrival time                                                   6.310                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         9.413                          
====================================================================================================

====================================================================================================

Startpoint  : cmos1_href_d0/CLK (GTP_DFF)
Endpoint    : cmos1_8_16bit/pdata_out1[2]/CE (GTP_DFF_RE)
Path Group  : cmos1_pclk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.415
  Launch Clock Delay      :  4.415
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk (rising edge)                          0.000       0.000 r                        
 cmos1_pclk                                              0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.000       0.000         cmos1_pclk       
                                                                                   cmos1_pclk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       cmos1_pclk_ibuf/O (GTP_INBUF)
                                   net (fanout=40)       3.204       4.415         nt_cmos1_pclk    
                                                                           r       cmos1_href_d0/CLK (GTP_DFF)

                                   tco                   0.329       4.744 r       cmos1_href_d0/Q (GTP_DFF)
                                   net (fanout=13)       0.693       5.437         cmos1_href_d0    
                                                                                   cmos1_8_16bit/N11_3/I2 (GTP_LUT3)
                                   td                    0.232       5.669 f       cmos1_8_16bit/N11_3/Z (GTP_LUT3)
                                   net (fanout=16)       0.641       6.310         cmos1_8_16bit/N11
                                                                           f       cmos1_8_16bit/pdata_out1[2]/CE (GTP_DFF_RE)

 Data arrival time                                                   6.310         Logic Levels: 1  
                                                                                   Logic: 0.561ns(29.604%), Route: 1.334ns(70.396%)
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk (rising edge)                         11.900      11.900 r                        
 cmos1_pclk                                              0.000      11.900 r       cmos1_pclk (port)
                                   net (fanout=1)        0.000      11.900         cmos1_pclk       
                                                                                   cmos1_pclk_ibuf/I (GTP_INBUF)
                                   td                    1.211      13.111 r       cmos1_pclk_ibuf/O (GTP_INBUF)
                                   net (fanout=40)       3.204      16.315         nt_cmos1_pclk    
                                                                           r       cmos1_8_16bit/pdata_out1[2]/CLK (GTP_DFF_RE)
 clock pessimism                                         0.000      16.315                          
 clock uncertainty                                      -0.050      16.265                          

 Setup time                                             -0.542      15.723                          

 Data required time                                                 15.723                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 15.723                          
 Data arrival time                                                   6.310                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         9.413                          
====================================================================================================

====================================================================================================

Startpoint  : cmos1_8_16bit/pdata_i_reg[0]/CLK (GTP_DFF_RE)
Endpoint    : cmos1_8_16bit/pdata_out1[8]/D (GTP_DFF_RE)
Path Group  : cmos1_pclk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.415
  Launch Clock Delay      :  4.415
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk (rising edge)                          0.000       0.000 r                        
 cmos1_pclk                                              0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.000       0.000         cmos1_pclk       
                                                                                   cmos1_pclk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       cmos1_pclk_ibuf/O (GTP_INBUF)
                                   net (fanout=40)       3.204       4.415         nt_cmos1_pclk    
                                                                           r       cmos1_8_16bit/pdata_i_reg[0]/CLK (GTP_DFF_RE)

                                   tco                   0.323       4.738 f       cmos1_8_16bit/pdata_i_reg[0]/Q (GTP_DFF_RE)
                                   net (fanout=1)        0.464       5.202         cmos1_8_16bit/pdata_i_reg [0]
                                                                           f       cmos1_8_16bit/pdata_out1[8]/D (GTP_DFF_RE)

 Data arrival time                                                   5.202         Logic Levels: 0  
                                                                                   Logic: 0.323ns(41.042%), Route: 0.464ns(58.958%)
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk (rising edge)                          0.000       0.000 r                        
 cmos1_pclk                                              0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.000       0.000         cmos1_pclk       
                                                                                   cmos1_pclk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       cmos1_pclk_ibuf/O (GTP_INBUF)
                                   net (fanout=40)       3.204       4.415         nt_cmos1_pclk    
                                                                           r       cmos1_8_16bit/pdata_out1[8]/CLK (GTP_DFF_RE)
 clock pessimism                                         0.000       4.415                          
 clock uncertainty                                       0.000       4.415                          

 Hold time                                               0.047       4.462                          

 Data required time                                                  4.462                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.462                          
 Data arrival time                                                   5.202                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.740                          
====================================================================================================

====================================================================================================

Startpoint  : cmos1_8_16bit/pdata_i_reg[1]/CLK (GTP_DFF_RE)
Endpoint    : cmos1_8_16bit/pdata_out1[9]/D (GTP_DFF_RE)
Path Group  : cmos1_pclk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.415
  Launch Clock Delay      :  4.415
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk (rising edge)                          0.000       0.000 r                        
 cmos1_pclk                                              0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.000       0.000         cmos1_pclk       
                                                                                   cmos1_pclk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       cmos1_pclk_ibuf/O (GTP_INBUF)
                                   net (fanout=40)       3.204       4.415         nt_cmos1_pclk    
                                                                           r       cmos1_8_16bit/pdata_i_reg[1]/CLK (GTP_DFF_RE)

                                   tco                   0.323       4.738 f       cmos1_8_16bit/pdata_i_reg[1]/Q (GTP_DFF_RE)
                                   net (fanout=1)        0.464       5.202         cmos1_8_16bit/pdata_i_reg [1]
                                                                           f       cmos1_8_16bit/pdata_out1[9]/D (GTP_DFF_RE)

 Data arrival time                                                   5.202         Logic Levels: 0  
                                                                                   Logic: 0.323ns(41.042%), Route: 0.464ns(58.958%)
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk (rising edge)                          0.000       0.000 r                        
 cmos1_pclk                                              0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.000       0.000         cmos1_pclk       
                                                                                   cmos1_pclk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       cmos1_pclk_ibuf/O (GTP_INBUF)
                                   net (fanout=40)       3.204       4.415         nt_cmos1_pclk    
                                                                           r       cmos1_8_16bit/pdata_out1[9]/CLK (GTP_DFF_RE)
 clock pessimism                                         0.000       4.415                          
 clock uncertainty                                       0.000       4.415                          

 Hold time                                               0.047       4.462                          

 Data required time                                                  4.462                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.462                          
 Data arrival time                                                   5.202                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.740                          
====================================================================================================

====================================================================================================

Startpoint  : cmos1_8_16bit/pdata_i_reg[2]/CLK (GTP_DFF_RE)
Endpoint    : cmos1_8_16bit/pdata_out1[10]/D (GTP_DFF_RE)
Path Group  : cmos1_pclk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.415
  Launch Clock Delay      :  4.415
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk (rising edge)                          0.000       0.000 r                        
 cmos1_pclk                                              0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.000       0.000         cmos1_pclk       
                                                                                   cmos1_pclk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       cmos1_pclk_ibuf/O (GTP_INBUF)
                                   net (fanout=40)       3.204       4.415         nt_cmos1_pclk    
                                                                           r       cmos1_8_16bit/pdata_i_reg[2]/CLK (GTP_DFF_RE)

                                   tco                   0.323       4.738 f       cmos1_8_16bit/pdata_i_reg[2]/Q (GTP_DFF_RE)
                                   net (fanout=1)        0.464       5.202         cmos1_8_16bit/pdata_i_reg [2]
                                                                           f       cmos1_8_16bit/pdata_out1[10]/D (GTP_DFF_RE)

 Data arrival time                                                   5.202         Logic Levels: 0  
                                                                                   Logic: 0.323ns(41.042%), Route: 0.464ns(58.958%)
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk (rising edge)                          0.000       0.000 r                        
 cmos1_pclk                                              0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.000       0.000         cmos1_pclk       
                                                                                   cmos1_pclk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       cmos1_pclk_ibuf/O (GTP_INBUF)
                                   net (fanout=40)       3.204       4.415         nt_cmos1_pclk    
                                                                           r       cmos1_8_16bit/pdata_out1[10]/CLK (GTP_DFF_RE)
 clock pessimism                                         0.000       4.415                          
 clock uncertainty                                       0.000       4.415                          

 Hold time                                               0.047       4.462                          

 Data required time                                                  4.462                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.462                          
 Data arrival time                                                   5.202                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.740                          
====================================================================================================

====================================================================================================

Startpoint  : cmos2_href_d0/CLK (GTP_DFF)
Endpoint    : cmos2_8_16bit/pdata_out1[0]/CE (GTP_DFF_RE)
Path Group  : cmos2_pclk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.415
  Launch Clock Delay      :  4.415
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk (rising edge)                          0.000       0.000 r                        
 cmos2_pclk                                              0.000       0.000 r       cmos2_pclk (port)
                                   net (fanout=1)        0.000       0.000         cmos2_pclk       
                                                                                   cmos2_pclk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       cmos2_pclk_ibuf/O (GTP_INBUF)
                                   net (fanout=40)       3.204       4.415         nt_cmos2_pclk    
                                                                           r       cmos2_href_d0/CLK (GTP_DFF)

                                   tco                   0.329       4.744 r       cmos2_href_d0/Q (GTP_DFF)
                                   net (fanout=13)       0.693       5.437         cmos2_href_d0    
                                                                                   cmos2_8_16bit/N11_3/I2 (GTP_LUT3)
                                   td                    0.232       5.669 f       cmos2_8_16bit/N11_3/Z (GTP_LUT3)
                                   net (fanout=16)       0.641       6.310         cmos2_8_16bit/N11
                                                                           f       cmos2_8_16bit/pdata_out1[0]/CE (GTP_DFF_RE)

 Data arrival time                                                   6.310         Logic Levels: 1  
                                                                                   Logic: 0.561ns(29.604%), Route: 1.334ns(70.396%)
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk (rising edge)                         11.900      11.900 r                        
 cmos2_pclk                                              0.000      11.900 r       cmos2_pclk (port)
                                   net (fanout=1)        0.000      11.900         cmos2_pclk       
                                                                                   cmos2_pclk_ibuf/I (GTP_INBUF)
                                   td                    1.211      13.111 r       cmos2_pclk_ibuf/O (GTP_INBUF)
                                   net (fanout=40)       3.204      16.315         nt_cmos2_pclk    
                                                                           r       cmos2_8_16bit/pdata_out1[0]/CLK (GTP_DFF_RE)
 clock pessimism                                         0.000      16.315                          
 clock uncertainty                                      -0.050      16.265                          

 Setup time                                             -0.542      15.723                          

 Data required time                                                 15.723                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 15.723                          
 Data arrival time                                                   6.310                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         9.413                          
====================================================================================================

====================================================================================================

Startpoint  : cmos2_href_d0/CLK (GTP_DFF)
Endpoint    : cmos2_8_16bit/pdata_out1[1]/CE (GTP_DFF_RE)
Path Group  : cmos2_pclk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.415
  Launch Clock Delay      :  4.415
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk (rising edge)                          0.000       0.000 r                        
 cmos2_pclk                                              0.000       0.000 r       cmos2_pclk (port)
                                   net (fanout=1)        0.000       0.000         cmos2_pclk       
                                                                                   cmos2_pclk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       cmos2_pclk_ibuf/O (GTP_INBUF)
                                   net (fanout=40)       3.204       4.415         nt_cmos2_pclk    
                                                                           r       cmos2_href_d0/CLK (GTP_DFF)

                                   tco                   0.329       4.744 r       cmos2_href_d0/Q (GTP_DFF)
                                   net (fanout=13)       0.693       5.437         cmos2_href_d0    
                                                                                   cmos2_8_16bit/N11_3/I2 (GTP_LUT3)
                                   td                    0.232       5.669 f       cmos2_8_16bit/N11_3/Z (GTP_LUT3)
                                   net (fanout=16)       0.641       6.310         cmos2_8_16bit/N11
                                                                           f       cmos2_8_16bit/pdata_out1[1]/CE (GTP_DFF_RE)

 Data arrival time                                                   6.310         Logic Levels: 1  
                                                                                   Logic: 0.561ns(29.604%), Route: 1.334ns(70.396%)
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk (rising edge)                         11.900      11.900 r                        
 cmos2_pclk                                              0.000      11.900 r       cmos2_pclk (port)
                                   net (fanout=1)        0.000      11.900         cmos2_pclk       
                                                                                   cmos2_pclk_ibuf/I (GTP_INBUF)
                                   td                    1.211      13.111 r       cmos2_pclk_ibuf/O (GTP_INBUF)
                                   net (fanout=40)       3.204      16.315         nt_cmos2_pclk    
                                                                           r       cmos2_8_16bit/pdata_out1[1]/CLK (GTP_DFF_RE)
 clock pessimism                                         0.000      16.315                          
 clock uncertainty                                      -0.050      16.265                          

 Setup time                                             -0.542      15.723                          

 Data required time                                                 15.723                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 15.723                          
 Data arrival time                                                   6.310                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         9.413                          
====================================================================================================

====================================================================================================

Startpoint  : cmos2_href_d0/CLK (GTP_DFF)
Endpoint    : cmos2_8_16bit/pdata_out1[2]/CE (GTP_DFF_RE)
Path Group  : cmos2_pclk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.415
  Launch Clock Delay      :  4.415
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk (rising edge)                          0.000       0.000 r                        
 cmos2_pclk                                              0.000       0.000 r       cmos2_pclk (port)
                                   net (fanout=1)        0.000       0.000         cmos2_pclk       
                                                                                   cmos2_pclk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       cmos2_pclk_ibuf/O (GTP_INBUF)
                                   net (fanout=40)       3.204       4.415         nt_cmos2_pclk    
                                                                           r       cmos2_href_d0/CLK (GTP_DFF)

                                   tco                   0.329       4.744 r       cmos2_href_d0/Q (GTP_DFF)
                                   net (fanout=13)       0.693       5.437         cmos2_href_d0    
                                                                                   cmos2_8_16bit/N11_3/I2 (GTP_LUT3)
                                   td                    0.232       5.669 f       cmos2_8_16bit/N11_3/Z (GTP_LUT3)
                                   net (fanout=16)       0.641       6.310         cmos2_8_16bit/N11
                                                                           f       cmos2_8_16bit/pdata_out1[2]/CE (GTP_DFF_RE)

 Data arrival time                                                   6.310         Logic Levels: 1  
                                                                                   Logic: 0.561ns(29.604%), Route: 1.334ns(70.396%)
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk (rising edge)                         11.900      11.900 r                        
 cmos2_pclk                                              0.000      11.900 r       cmos2_pclk (port)
                                   net (fanout=1)        0.000      11.900         cmos2_pclk       
                                                                                   cmos2_pclk_ibuf/I (GTP_INBUF)
                                   td                    1.211      13.111 r       cmos2_pclk_ibuf/O (GTP_INBUF)
                                   net (fanout=40)       3.204      16.315         nt_cmos2_pclk    
                                                                           r       cmos2_8_16bit/pdata_out1[2]/CLK (GTP_DFF_RE)
 clock pessimism                                         0.000      16.315                          
 clock uncertainty                                      -0.050      16.265                          

 Setup time                                             -0.542      15.723                          

 Data required time                                                 15.723                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 15.723                          
 Data arrival time                                                   6.310                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         9.413                          
====================================================================================================

====================================================================================================

Startpoint  : cmos2_8_16bit/pdata_i_reg[0]/CLK (GTP_DFF_RE)
Endpoint    : cmos2_8_16bit/pdata_out1[8]/D (GTP_DFF_RE)
Path Group  : cmos2_pclk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.415
  Launch Clock Delay      :  4.415
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk (rising edge)                          0.000       0.000 r                        
 cmos2_pclk                                              0.000       0.000 r       cmos2_pclk (port)
                                   net (fanout=1)        0.000       0.000         cmos2_pclk       
                                                                                   cmos2_pclk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       cmos2_pclk_ibuf/O (GTP_INBUF)
                                   net (fanout=40)       3.204       4.415         nt_cmos2_pclk    
                                                                           r       cmos2_8_16bit/pdata_i_reg[0]/CLK (GTP_DFF_RE)

                                   tco                   0.323       4.738 f       cmos2_8_16bit/pdata_i_reg[0]/Q (GTP_DFF_RE)
                                   net (fanout=1)        0.464       5.202         cmos2_8_16bit/pdata_i_reg [0]
                                                                           f       cmos2_8_16bit/pdata_out1[8]/D (GTP_DFF_RE)

 Data arrival time                                                   5.202         Logic Levels: 0  
                                                                                   Logic: 0.323ns(41.042%), Route: 0.464ns(58.958%)
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk (rising edge)                          0.000       0.000 r                        
 cmos2_pclk                                              0.000       0.000 r       cmos2_pclk (port)
                                   net (fanout=1)        0.000       0.000         cmos2_pclk       
                                                                                   cmos2_pclk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       cmos2_pclk_ibuf/O (GTP_INBUF)
                                   net (fanout=40)       3.204       4.415         nt_cmos2_pclk    
                                                                           r       cmos2_8_16bit/pdata_out1[8]/CLK (GTP_DFF_RE)
 clock pessimism                                         0.000       4.415                          
 clock uncertainty                                       0.000       4.415                          

 Hold time                                               0.047       4.462                          

 Data required time                                                  4.462                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.462                          
 Data arrival time                                                   5.202                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.740                          
====================================================================================================

====================================================================================================

Startpoint  : cmos2_8_16bit/pdata_i_reg[1]/CLK (GTP_DFF_RE)
Endpoint    : cmos2_8_16bit/pdata_out1[9]/D (GTP_DFF_RE)
Path Group  : cmos2_pclk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.415
  Launch Clock Delay      :  4.415
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk (rising edge)                          0.000       0.000 r                        
 cmos2_pclk                                              0.000       0.000 r       cmos2_pclk (port)
                                   net (fanout=1)        0.000       0.000         cmos2_pclk       
                                                                                   cmos2_pclk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       cmos2_pclk_ibuf/O (GTP_INBUF)
                                   net (fanout=40)       3.204       4.415         nt_cmos2_pclk    
                                                                           r       cmos2_8_16bit/pdata_i_reg[1]/CLK (GTP_DFF_RE)

                                   tco                   0.323       4.738 f       cmos2_8_16bit/pdata_i_reg[1]/Q (GTP_DFF_RE)
                                   net (fanout=1)        0.464       5.202         cmos2_8_16bit/pdata_i_reg [1]
                                                                           f       cmos2_8_16bit/pdata_out1[9]/D (GTP_DFF_RE)

 Data arrival time                                                   5.202         Logic Levels: 0  
                                                                                   Logic: 0.323ns(41.042%), Route: 0.464ns(58.958%)
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk (rising edge)                          0.000       0.000 r                        
 cmos2_pclk                                              0.000       0.000 r       cmos2_pclk (port)
                                   net (fanout=1)        0.000       0.000         cmos2_pclk       
                                                                                   cmos2_pclk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       cmos2_pclk_ibuf/O (GTP_INBUF)
                                   net (fanout=40)       3.204       4.415         nt_cmos2_pclk    
                                                                           r       cmos2_8_16bit/pdata_out1[9]/CLK (GTP_DFF_RE)
 clock pessimism                                         0.000       4.415                          
 clock uncertainty                                       0.000       4.415                          

 Hold time                                               0.047       4.462                          

 Data required time                                                  4.462                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.462                          
 Data arrival time                                                   5.202                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.740                          
====================================================================================================

====================================================================================================

Startpoint  : cmos2_8_16bit/pdata_i_reg[2]/CLK (GTP_DFF_RE)
Endpoint    : cmos2_8_16bit/pdata_out1[10]/D (GTP_DFF_RE)
Path Group  : cmos2_pclk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.415
  Launch Clock Delay      :  4.415
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk (rising edge)                          0.000       0.000 r                        
 cmos2_pclk                                              0.000       0.000 r       cmos2_pclk (port)
                                   net (fanout=1)        0.000       0.000         cmos2_pclk       
                                                                                   cmos2_pclk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       cmos2_pclk_ibuf/O (GTP_INBUF)
                                   net (fanout=40)       3.204       4.415         nt_cmos2_pclk    
                                                                           r       cmos2_8_16bit/pdata_i_reg[2]/CLK (GTP_DFF_RE)

                                   tco                   0.323       4.738 f       cmos2_8_16bit/pdata_i_reg[2]/Q (GTP_DFF_RE)
                                   net (fanout=1)        0.464       5.202         cmos2_8_16bit/pdata_i_reg [2]
                                                                           f       cmos2_8_16bit/pdata_out1[10]/D (GTP_DFF_RE)

 Data arrival time                                                   5.202         Logic Levels: 0  
                                                                                   Logic: 0.323ns(41.042%), Route: 0.464ns(58.958%)
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk (rising edge)                          0.000       0.000 r                        
 cmos2_pclk                                              0.000       0.000 r       cmos2_pclk (port)
                                   net (fanout=1)        0.000       0.000         cmos2_pclk       
                                                                                   cmos2_pclk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       cmos2_pclk_ibuf/O (GTP_INBUF)
                                   net (fanout=40)       3.204       4.415         nt_cmos2_pclk    
                                                                           r       cmos2_8_16bit/pdata_out1[10]/CLK (GTP_DFF_RE)
 clock pessimism                                         0.000       4.415                          
 clock uncertainty                                       0.000       4.415                          

 Hold time                                               0.047       4.462                          

 Data required time                                                  4.462                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.462                          
 Data arrival time                                                   5.202                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.740                          
====================================================================================================

====================================================================================================

Startpoint  : user_axi_m_arbitration/user_rw_fifo_ctrl2/user_write_ddr_fifo/U_ipml_fifo_write_ddr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[0]/CLK (GTP_DFF_CE)
Endpoint    : user_axi_m_arbitration/user_rw_fifo_ctrl2/user_write_ddr_fifo/U_ipml_fifo_write_ddr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_wfull/D (GTP_DFF_C)
Path Group  : cmos1_pclk_16bit
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.525
  Launch Clock Delay      :  6.525
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk_16bit (rising edge)
                                                         0.000       0.000 r                        
 cmos1_pclk                                              0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.000       0.000         cmos1_pclk       
                                                                                   cmos1_pclk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       cmos1_pclk_ibuf/O (GTP_INBUF)
                                   net (fanout=40)       1.398       2.609         nt_cmos1_pclk    
                                                                                   cmos1_8_16bit/u_GTP_IOCLKBUF/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306       2.915 r       cmos1_8_16bit/u_GTP_IOCLKBUF/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=1)        0.464       3.379         cmos1_8_16bit/pclk_IOCLKBUF
                                                                                   cmos1_8_16bit/u_GTP_IOCLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000       3.379 r       cmos1_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=116)      3.146       6.525         cmos1_pclk_16bit 
                                                                           r       user_axi_m_arbitration/user_rw_fifo_ctrl2/user_write_ddr_fifo/U_ipml_fifo_write_ddr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[0]/CLK (GTP_DFF_CE)

                                   tco                   0.329       6.854 r       user_axi_m_arbitration/user_rw_fifo_ctrl2/user_write_ddr_fifo/U_ipml_fifo_write_ddr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[0]/Q (GTP_DFF_CE)
                                   net (fanout=11)       0.771       7.625         user_axi_m_arbitration/user_rw_fifo_ctrl2/user_write_ddr_fifo/U_ipml_fifo_write_ddr_fifo/wr_addr [0]
                                                                                   user_axi_m_arbitration/user_rw_fifo_ctrl2/user_write_ddr_fifo/U_ipml_fifo_write_ddr_fifo/U_ipml_fifo_ctrl/N2_2/I1 (GTP_LUT5CARRY)
                                   td                    0.297       7.922 f       user_axi_m_arbitration/user_rw_fifo_ctrl2/user_write_ddr_fifo/U_ipml_fifo_write_ddr_fifo/U_ipml_fifo_ctrl/N2_2/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       7.922         user_axi_m_arbitration/user_rw_fifo_ctrl2/user_write_ddr_fifo/U_ipml_fifo_write_ddr_fifo/U_ipml_fifo_ctrl/_N7355
                                                                                   user_axi_m_arbitration/user_rw_fifo_ctrl2/user_write_ddr_fifo/U_ipml_fifo_write_ddr_fifo/U_ipml_fifo_ctrl/N2_3/CIN (GTP_LUT5CARRY)
                                   td                    0.030       7.952 r       user_axi_m_arbitration/user_rw_fifo_ctrl2/user_write_ddr_fifo/U_ipml_fifo_write_ddr_fifo/U_ipml_fifo_ctrl/N2_3/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       7.952         user_axi_m_arbitration/user_rw_fifo_ctrl2/user_write_ddr_fifo/U_ipml_fifo_write_ddr_fifo/U_ipml_fifo_ctrl/_N7356
                                                                                   user_axi_m_arbitration/user_rw_fifo_ctrl2/user_write_ddr_fifo/U_ipml_fifo_write_ddr_fifo/U_ipml_fifo_ctrl/N2_4/CIN (GTP_LUT5CARRY)
                                   td                    0.030       7.982 r       user_axi_m_arbitration/user_rw_fifo_ctrl2/user_write_ddr_fifo/U_ipml_fifo_write_ddr_fifo/U_ipml_fifo_ctrl/N2_4/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       7.982         user_axi_m_arbitration/user_rw_fifo_ctrl2/user_write_ddr_fifo/U_ipml_fifo_write_ddr_fifo/U_ipml_fifo_ctrl/_N7357
                                                                                   user_axi_m_arbitration/user_rw_fifo_ctrl2/user_write_ddr_fifo/U_ipml_fifo_write_ddr_fifo/U_ipml_fifo_ctrl/N2_5/CIN (GTP_LUT5CARRY)
                                   td                    0.030       8.012 r       user_axi_m_arbitration/user_rw_fifo_ctrl2/user_write_ddr_fifo/U_ipml_fifo_write_ddr_fifo/U_ipml_fifo_ctrl/N2_5/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       8.012         user_axi_m_arbitration/user_rw_fifo_ctrl2/user_write_ddr_fifo/U_ipml_fifo_write_ddr_fifo/U_ipml_fifo_ctrl/_N7358
                                                                                   user_axi_m_arbitration/user_rw_fifo_ctrl2/user_write_ddr_fifo/U_ipml_fifo_write_ddr_fifo/U_ipml_fifo_ctrl/N2_6/CIN (GTP_LUT5CARRY)
                                   td                    0.030       8.042 r       user_axi_m_arbitration/user_rw_fifo_ctrl2/user_write_ddr_fifo/U_ipml_fifo_write_ddr_fifo/U_ipml_fifo_ctrl/N2_6/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       8.042         user_axi_m_arbitration/user_rw_fifo_ctrl2/user_write_ddr_fifo/U_ipml_fifo_write_ddr_fifo/U_ipml_fifo_ctrl/_N7359
                                                                                   user_axi_m_arbitration/user_rw_fifo_ctrl2/user_write_ddr_fifo/U_ipml_fifo_write_ddr_fifo/U_ipml_fifo_ctrl/N2_7/CIN (GTP_LUT5CARRY)
                                   td                    0.030       8.072 r       user_axi_m_arbitration/user_rw_fifo_ctrl2/user_write_ddr_fifo/U_ipml_fifo_write_ddr_fifo/U_ipml_fifo_ctrl/N2_7/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       8.072         user_axi_m_arbitration/user_rw_fifo_ctrl2/user_write_ddr_fifo/U_ipml_fifo_write_ddr_fifo/U_ipml_fifo_ctrl/_N7360
                                                                                   user_axi_m_arbitration/user_rw_fifo_ctrl2/user_write_ddr_fifo/U_ipml_fifo_write_ddr_fifo/U_ipml_fifo_ctrl/N2_8/CIN (GTP_LUT5CARRY)
                                   td                    0.030       8.102 r       user_axi_m_arbitration/user_rw_fifo_ctrl2/user_write_ddr_fifo/U_ipml_fifo_write_ddr_fifo/U_ipml_fifo_ctrl/N2_8/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       8.102         user_axi_m_arbitration/user_rw_fifo_ctrl2/user_write_ddr_fifo/U_ipml_fifo_write_ddr_fifo/U_ipml_fifo_ctrl/_N7361
                                                                                   user_axi_m_arbitration/user_rw_fifo_ctrl2/user_write_ddr_fifo/U_ipml_fifo_write_ddr_fifo/U_ipml_fifo_ctrl/N2_9/CIN (GTP_LUT5CARRY)
                                   td                    0.030       8.132 r       user_axi_m_arbitration/user_rw_fifo_ctrl2/user_write_ddr_fifo/U_ipml_fifo_write_ddr_fifo/U_ipml_fifo_ctrl/N2_9/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       8.132         user_axi_m_arbitration/user_rw_fifo_ctrl2/user_write_ddr_fifo/U_ipml_fifo_write_ddr_fifo/U_ipml_fifo_ctrl/_N7362
                                                                                   user_axi_m_arbitration/user_rw_fifo_ctrl2/user_write_ddr_fifo/U_ipml_fifo_write_ddr_fifo/U_ipml_fifo_ctrl/N2_10/CIN (GTP_LUT5CARRY)
                                   td                    0.236       8.368 r       user_axi_m_arbitration/user_rw_fifo_ctrl2/user_write_ddr_fifo/U_ipml_fifo_write_ddr_fifo/U_ipml_fifo_ctrl/N2_10/Z (GTP_LUT5CARRY)
                                   net (fanout=4)        0.641       9.009         user_axi_m_arbitration/user_rw_fifo_ctrl2/user_write_ddr_fifo/U_ipml_fifo_write_ddr_fifo/U_ipml_fifo_ctrl/N2 [9]
                                                                                   user_axi_m_arbitration/user_rw_fifo_ctrl2/user_write_ddr_fifo/U_ipml_fifo_write_ddr_fifo/U_ipml_fifo_ctrl/N3[9]_1/I2 (GTP_LUT5)
                                   td                    0.185       9.194 r       user_axi_m_arbitration/user_rw_fifo_ctrl2/user_write_ddr_fifo/U_ipml_fifo_write_ddr_fifo/U_ipml_fifo_ctrl/N3[9]_1/Z (GTP_LUT5)
                                   net (fanout=1)        0.464       9.658         user_axi_m_arbitration/user_rw_fifo_ctrl2/user_write_ddr_fifo/U_ipml_fifo_write_ddr_fifo/U_ipml_fifo_ctrl/_N111612
                                                                                   user_axi_m_arbitration/user_rw_fifo_ctrl2/user_write_ddr_fifo/U_ipml_fifo_write_ddr_fifo/U_ipml_fifo_ctrl/N153.eq_4/I3 (GTP_LUT5CARRY)
                                   td                    0.233       9.891 f       user_axi_m_arbitration/user_rw_fifo_ctrl2/user_write_ddr_fifo/U_ipml_fifo_write_ddr_fifo/U_ipml_fifo_ctrl/N153.eq_4/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       9.891         user_axi_m_arbitration/user_rw_fifo_ctrl2/user_write_ddr_fifo/U_ipml_fifo_write_ddr_fifo/U_ipml_fifo_ctrl/N153.co [8]
                                                                                   user_axi_m_arbitration/user_rw_fifo_ctrl2/user_write_ddr_fifo/U_ipml_fifo_write_ddr_fifo/U_ipml_fifo_ctrl/N153.eq_5/CIN (GTP_LUT5CARRY)
                                   td                    0.236      10.127 r       user_axi_m_arbitration/user_rw_fifo_ctrl2/user_write_ddr_fifo/U_ipml_fifo_write_ddr_fifo/U_ipml_fifo_ctrl/N153.eq_5/Z (GTP_LUT5CARRY)
                                   net (fanout=1)        0.464      10.591         user_axi_m_arbitration/user_rw_fifo_ctrl2/user_write_ddr_fifo/U_ipml_fifo_write_ddr_fifo/U_ipml_fifo_ctrl/N153
                                                                                   user_axi_m_arbitration/user_rw_fifo_ctrl2/user_write_ddr_fifo/U_ipml_fifo_write_ddr_fifo/U_ipml_fifo_ctrl/N154/I4 (GTP_LUT5)
                                   td                    0.185      10.776 r       user_axi_m_arbitration/user_rw_fifo_ctrl2/user_write_ddr_fifo/U_ipml_fifo_write_ddr_fifo/U_ipml_fifo_ctrl/N154/Z (GTP_LUT5)
                                   net (fanout=1)        0.000      10.776         user_axi_m_arbitration/user_rw_fifo_ctrl2/user_write_ddr_fifo/U_ipml_fifo_write_ddr_fifo/U_ipml_fifo_ctrl/N154
                                                                           r       user_axi_m_arbitration/user_rw_fifo_ctrl2/user_write_ddr_fifo/U_ipml_fifo_write_ddr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_wfull/D (GTP_DFF_C)

 Data arrival time                                                  10.776         Logic Levels: 13 
                                                                                   Logic: 1.911ns(44.954%), Route: 2.340ns(55.046%)
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk_16bit (rising edge)
                                                        23.800      23.800 r                        
 cmos1_pclk                                              0.000      23.800 r       cmos1_pclk (port)
                                   net (fanout=1)        0.000      23.800         cmos1_pclk       
                                                                                   cmos1_pclk_ibuf/I (GTP_INBUF)
                                   td                    1.211      25.011 r       cmos1_pclk_ibuf/O (GTP_INBUF)
                                   net (fanout=40)       1.398      26.409         nt_cmos1_pclk    
                                                                                   cmos1_8_16bit/u_GTP_IOCLKBUF/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306      26.715 r       cmos1_8_16bit/u_GTP_IOCLKBUF/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=1)        0.464      27.179         cmos1_8_16bit/pclk_IOCLKBUF
                                                                                   cmos1_8_16bit/u_GTP_IOCLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000      27.179 r       cmos1_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=116)      3.146      30.325         cmos1_pclk_16bit 
                                                                           r       user_axi_m_arbitration/user_rw_fifo_ctrl2/user_write_ddr_fifo/U_ipml_fifo_write_ddr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_wfull/CLK (GTP_DFF_C)
 clock pessimism                                         0.000      30.325                          
 clock uncertainty                                      -0.050      30.275                          

 Setup time                                              0.034      30.309                          

 Data required time                                                 30.309                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 30.309                          
 Data arrival time                                                  10.776                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        19.533                          
====================================================================================================

====================================================================================================

Startpoint  : user_axi_m_arbitration/user_rw_fifo_ctrl2/user_write_ddr_fifo/U_ipml_fifo_write_ddr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[0]/CLK (GTP_DFF_CE)
Endpoint    : user_axi_m_arbitration/user_rw_fifo_ctrl2/user_write_ddr_fifo/U_ipml_fifo_write_ddr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[10]/D (GTP_DFF_C)
Path Group  : cmos1_pclk_16bit
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.525
  Launch Clock Delay      :  6.525
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk_16bit (rising edge)
                                                         0.000       0.000 r                        
 cmos1_pclk                                              0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.000       0.000         cmos1_pclk       
                                                                                   cmos1_pclk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       cmos1_pclk_ibuf/O (GTP_INBUF)
                                   net (fanout=40)       1.398       2.609         nt_cmos1_pclk    
                                                                                   cmos1_8_16bit/u_GTP_IOCLKBUF/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306       2.915 r       cmos1_8_16bit/u_GTP_IOCLKBUF/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=1)        0.464       3.379         cmos1_8_16bit/pclk_IOCLKBUF
                                                                                   cmos1_8_16bit/u_GTP_IOCLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000       3.379 r       cmos1_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=116)      3.146       6.525         cmos1_pclk_16bit 
                                                                           r       user_axi_m_arbitration/user_rw_fifo_ctrl2/user_write_ddr_fifo/U_ipml_fifo_write_ddr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[0]/CLK (GTP_DFF_CE)

                                   tco                   0.329       6.854 r       user_axi_m_arbitration/user_rw_fifo_ctrl2/user_write_ddr_fifo/U_ipml_fifo_write_ddr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[0]/Q (GTP_DFF_CE)
                                   net (fanout=11)       0.771       7.625         user_axi_m_arbitration/user_rw_fifo_ctrl2/user_write_ddr_fifo/U_ipml_fifo_write_ddr_fifo/wr_addr [0]
                                                                                   user_axi_m_arbitration/user_rw_fifo_ctrl2/user_write_ddr_fifo/U_ipml_fifo_write_ddr_fifo/U_ipml_fifo_ctrl/N2_2/I1 (GTP_LUT5CARRY)
                                   td                    0.297       7.922 f       user_axi_m_arbitration/user_rw_fifo_ctrl2/user_write_ddr_fifo/U_ipml_fifo_write_ddr_fifo/U_ipml_fifo_ctrl/N2_2/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       7.922         user_axi_m_arbitration/user_rw_fifo_ctrl2/user_write_ddr_fifo/U_ipml_fifo_write_ddr_fifo/U_ipml_fifo_ctrl/_N7355
                                                                                   user_axi_m_arbitration/user_rw_fifo_ctrl2/user_write_ddr_fifo/U_ipml_fifo_write_ddr_fifo/U_ipml_fifo_ctrl/N2_3/CIN (GTP_LUT5CARRY)
                                   td                    0.030       7.952 r       user_axi_m_arbitration/user_rw_fifo_ctrl2/user_write_ddr_fifo/U_ipml_fifo_write_ddr_fifo/U_ipml_fifo_ctrl/N2_3/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       7.952         user_axi_m_arbitration/user_rw_fifo_ctrl2/user_write_ddr_fifo/U_ipml_fifo_write_ddr_fifo/U_ipml_fifo_ctrl/_N7356
                                                                                   user_axi_m_arbitration/user_rw_fifo_ctrl2/user_write_ddr_fifo/U_ipml_fifo_write_ddr_fifo/U_ipml_fifo_ctrl/N2_4/CIN (GTP_LUT5CARRY)
                                   td                    0.030       7.982 r       user_axi_m_arbitration/user_rw_fifo_ctrl2/user_write_ddr_fifo/U_ipml_fifo_write_ddr_fifo/U_ipml_fifo_ctrl/N2_4/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       7.982         user_axi_m_arbitration/user_rw_fifo_ctrl2/user_write_ddr_fifo/U_ipml_fifo_write_ddr_fifo/U_ipml_fifo_ctrl/_N7357
                                                                                   user_axi_m_arbitration/user_rw_fifo_ctrl2/user_write_ddr_fifo/U_ipml_fifo_write_ddr_fifo/U_ipml_fifo_ctrl/N2_5/CIN (GTP_LUT5CARRY)
                                   td                    0.030       8.012 r       user_axi_m_arbitration/user_rw_fifo_ctrl2/user_write_ddr_fifo/U_ipml_fifo_write_ddr_fifo/U_ipml_fifo_ctrl/N2_5/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       8.012         user_axi_m_arbitration/user_rw_fifo_ctrl2/user_write_ddr_fifo/U_ipml_fifo_write_ddr_fifo/U_ipml_fifo_ctrl/_N7358
                                                                                   user_axi_m_arbitration/user_rw_fifo_ctrl2/user_write_ddr_fifo/U_ipml_fifo_write_ddr_fifo/U_ipml_fifo_ctrl/N2_6/CIN (GTP_LUT5CARRY)
                                   td                    0.030       8.042 r       user_axi_m_arbitration/user_rw_fifo_ctrl2/user_write_ddr_fifo/U_ipml_fifo_write_ddr_fifo/U_ipml_fifo_ctrl/N2_6/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       8.042         user_axi_m_arbitration/user_rw_fifo_ctrl2/user_write_ddr_fifo/U_ipml_fifo_write_ddr_fifo/U_ipml_fifo_ctrl/_N7359
                                                                                   user_axi_m_arbitration/user_rw_fifo_ctrl2/user_write_ddr_fifo/U_ipml_fifo_write_ddr_fifo/U_ipml_fifo_ctrl/N2_7/CIN (GTP_LUT5CARRY)
                                   td                    0.030       8.072 r       user_axi_m_arbitration/user_rw_fifo_ctrl2/user_write_ddr_fifo/U_ipml_fifo_write_ddr_fifo/U_ipml_fifo_ctrl/N2_7/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       8.072         user_axi_m_arbitration/user_rw_fifo_ctrl2/user_write_ddr_fifo/U_ipml_fifo_write_ddr_fifo/U_ipml_fifo_ctrl/_N7360
                                                                                   user_axi_m_arbitration/user_rw_fifo_ctrl2/user_write_ddr_fifo/U_ipml_fifo_write_ddr_fifo/U_ipml_fifo_ctrl/N2_8/CIN (GTP_LUT5CARRY)
                                   td                    0.030       8.102 r       user_axi_m_arbitration/user_rw_fifo_ctrl2/user_write_ddr_fifo/U_ipml_fifo_write_ddr_fifo/U_ipml_fifo_ctrl/N2_8/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       8.102         user_axi_m_arbitration/user_rw_fifo_ctrl2/user_write_ddr_fifo/U_ipml_fifo_write_ddr_fifo/U_ipml_fifo_ctrl/_N7361
                                                                                   user_axi_m_arbitration/user_rw_fifo_ctrl2/user_write_ddr_fifo/U_ipml_fifo_write_ddr_fifo/U_ipml_fifo_ctrl/N2_9/CIN (GTP_LUT5CARRY)
                                   td                    0.030       8.132 r       user_axi_m_arbitration/user_rw_fifo_ctrl2/user_write_ddr_fifo/U_ipml_fifo_write_ddr_fifo/U_ipml_fifo_ctrl/N2_9/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       8.132         user_axi_m_arbitration/user_rw_fifo_ctrl2/user_write_ddr_fifo/U_ipml_fifo_write_ddr_fifo/U_ipml_fifo_ctrl/_N7362
                                                                                   user_axi_m_arbitration/user_rw_fifo_ctrl2/user_write_ddr_fifo/U_ipml_fifo_write_ddr_fifo/U_ipml_fifo_ctrl/N2_10/CIN (GTP_LUT5CARRY)
                                   td                    0.030       8.162 r       user_axi_m_arbitration/user_rw_fifo_ctrl2/user_write_ddr_fifo/U_ipml_fifo_write_ddr_fifo/U_ipml_fifo_ctrl/N2_10/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       8.162         user_axi_m_arbitration/user_rw_fifo_ctrl2/user_write_ddr_fifo/U_ipml_fifo_write_ddr_fifo/U_ipml_fifo_ctrl/_N7363
                                                                                   user_axi_m_arbitration/user_rw_fifo_ctrl2/user_write_ddr_fifo/U_ipml_fifo_write_ddr_fifo/U_ipml_fifo_ctrl/N2_11/CIN (GTP_LUT5CARRY)
                                   td                    0.236       8.398 r       user_axi_m_arbitration/user_rw_fifo_ctrl2/user_write_ddr_fifo/U_ipml_fifo_write_ddr_fifo/U_ipml_fifo_ctrl/N2_11/Z (GTP_LUT5CARRY)
                                   net (fanout=4)        0.641       9.039         user_axi_m_arbitration/user_rw_fifo_ctrl2/user_write_ddr_fifo/U_ipml_fifo_write_ddr_fifo/U_ipml_fifo_ctrl/N2 [10]
                                                                                   user_axi_m_arbitration/user_rw_fifo_ctrl2/user_write_ddr_fifo/U_ipml_fifo_write_ddr_fifo/U_ipml_fifo_ctrl/N7_10/I0 (GTP_LUT5)
                                   td                    0.258       9.297 f       user_axi_m_arbitration/user_rw_fifo_ctrl2/user_write_ddr_fifo/U_ipml_fifo_write_ddr_fifo/U_ipml_fifo_ctrl/N7_10/Z (GTP_LUT5)
                                   net (fanout=1)        0.000       9.297         user_axi_m_arbitration/user_rw_fifo_ctrl2/user_write_ddr_fifo/U_ipml_fifo_write_ddr_fifo/U_ipml_fifo_ctrl/wgnext [10]
                                                                           f       user_axi_m_arbitration/user_rw_fifo_ctrl2/user_write_ddr_fifo/U_ipml_fifo_write_ddr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[10]/D (GTP_DFF_C)

 Data arrival time                                                   9.297         Logic Levels: 11 
                                                                                   Logic: 1.360ns(49.062%), Route: 1.412ns(50.938%)
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk_16bit (rising edge)
                                                        23.800      23.800 r                        
 cmos1_pclk                                              0.000      23.800 r       cmos1_pclk (port)
                                   net (fanout=1)        0.000      23.800         cmos1_pclk       
                                                                                   cmos1_pclk_ibuf/I (GTP_INBUF)
                                   td                    1.211      25.011 r       cmos1_pclk_ibuf/O (GTP_INBUF)
                                   net (fanout=40)       1.398      26.409         nt_cmos1_pclk    
                                                                                   cmos1_8_16bit/u_GTP_IOCLKBUF/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306      26.715 r       cmos1_8_16bit/u_GTP_IOCLKBUF/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=1)        0.464      27.179         cmos1_8_16bit/pclk_IOCLKBUF
                                                                                   cmos1_8_16bit/u_GTP_IOCLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000      27.179 r       cmos1_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=116)      3.146      30.325         cmos1_pclk_16bit 
                                                                           r       user_axi_m_arbitration/user_rw_fifo_ctrl2/user_write_ddr_fifo/U_ipml_fifo_write_ddr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[10]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000      30.325                          
 clock uncertainty                                      -0.050      30.275                          

 Setup time                                              0.034      30.309                          

 Data required time                                                 30.309                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 30.309                          
 Data arrival time                                                   9.297                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        21.012                          
====================================================================================================

====================================================================================================

Startpoint  : user_axi_m_arbitration/user_rw_fifo_ctrl2/user_write_ddr_fifo/U_ipml_fifo_write_ddr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[0]/CLK (GTP_DFF_CE)
Endpoint    : user_axi_m_arbitration/user_rw_fifo_ctrl2/user_write_ddr_fifo/U_ipml_fifo_write_ddr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[9]/D (GTP_DFF_C)
Path Group  : cmos1_pclk_16bit
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.525
  Launch Clock Delay      :  6.525
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk_16bit (rising edge)
                                                         0.000       0.000 r                        
 cmos1_pclk                                              0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.000       0.000         cmos1_pclk       
                                                                                   cmos1_pclk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       cmos1_pclk_ibuf/O (GTP_INBUF)
                                   net (fanout=40)       1.398       2.609         nt_cmos1_pclk    
                                                                                   cmos1_8_16bit/u_GTP_IOCLKBUF/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306       2.915 r       cmos1_8_16bit/u_GTP_IOCLKBUF/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=1)        0.464       3.379         cmos1_8_16bit/pclk_IOCLKBUF
                                                                                   cmos1_8_16bit/u_GTP_IOCLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000       3.379 r       cmos1_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=116)      3.146       6.525         cmos1_pclk_16bit 
                                                                           r       user_axi_m_arbitration/user_rw_fifo_ctrl2/user_write_ddr_fifo/U_ipml_fifo_write_ddr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[0]/CLK (GTP_DFF_CE)

                                   tco                   0.329       6.854 r       user_axi_m_arbitration/user_rw_fifo_ctrl2/user_write_ddr_fifo/U_ipml_fifo_write_ddr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[0]/Q (GTP_DFF_CE)
                                   net (fanout=11)       0.771       7.625         user_axi_m_arbitration/user_rw_fifo_ctrl2/user_write_ddr_fifo/U_ipml_fifo_write_ddr_fifo/wr_addr [0]
                                                                                   user_axi_m_arbitration/user_rw_fifo_ctrl2/user_write_ddr_fifo/U_ipml_fifo_write_ddr_fifo/U_ipml_fifo_ctrl/N2_2/I1 (GTP_LUT5CARRY)
                                   td                    0.297       7.922 f       user_axi_m_arbitration/user_rw_fifo_ctrl2/user_write_ddr_fifo/U_ipml_fifo_write_ddr_fifo/U_ipml_fifo_ctrl/N2_2/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       7.922         user_axi_m_arbitration/user_rw_fifo_ctrl2/user_write_ddr_fifo/U_ipml_fifo_write_ddr_fifo/U_ipml_fifo_ctrl/_N7355
                                                                                   user_axi_m_arbitration/user_rw_fifo_ctrl2/user_write_ddr_fifo/U_ipml_fifo_write_ddr_fifo/U_ipml_fifo_ctrl/N2_3/CIN (GTP_LUT5CARRY)
                                   td                    0.030       7.952 r       user_axi_m_arbitration/user_rw_fifo_ctrl2/user_write_ddr_fifo/U_ipml_fifo_write_ddr_fifo/U_ipml_fifo_ctrl/N2_3/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       7.952         user_axi_m_arbitration/user_rw_fifo_ctrl2/user_write_ddr_fifo/U_ipml_fifo_write_ddr_fifo/U_ipml_fifo_ctrl/_N7356
                                                                                   user_axi_m_arbitration/user_rw_fifo_ctrl2/user_write_ddr_fifo/U_ipml_fifo_write_ddr_fifo/U_ipml_fifo_ctrl/N2_4/CIN (GTP_LUT5CARRY)
                                   td                    0.030       7.982 r       user_axi_m_arbitration/user_rw_fifo_ctrl2/user_write_ddr_fifo/U_ipml_fifo_write_ddr_fifo/U_ipml_fifo_ctrl/N2_4/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       7.982         user_axi_m_arbitration/user_rw_fifo_ctrl2/user_write_ddr_fifo/U_ipml_fifo_write_ddr_fifo/U_ipml_fifo_ctrl/_N7357
                                                                                   user_axi_m_arbitration/user_rw_fifo_ctrl2/user_write_ddr_fifo/U_ipml_fifo_write_ddr_fifo/U_ipml_fifo_ctrl/N2_5/CIN (GTP_LUT5CARRY)
                                   td                    0.030       8.012 r       user_axi_m_arbitration/user_rw_fifo_ctrl2/user_write_ddr_fifo/U_ipml_fifo_write_ddr_fifo/U_ipml_fifo_ctrl/N2_5/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       8.012         user_axi_m_arbitration/user_rw_fifo_ctrl2/user_write_ddr_fifo/U_ipml_fifo_write_ddr_fifo/U_ipml_fifo_ctrl/_N7358
                                                                                   user_axi_m_arbitration/user_rw_fifo_ctrl2/user_write_ddr_fifo/U_ipml_fifo_write_ddr_fifo/U_ipml_fifo_ctrl/N2_6/CIN (GTP_LUT5CARRY)
                                   td                    0.030       8.042 r       user_axi_m_arbitration/user_rw_fifo_ctrl2/user_write_ddr_fifo/U_ipml_fifo_write_ddr_fifo/U_ipml_fifo_ctrl/N2_6/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       8.042         user_axi_m_arbitration/user_rw_fifo_ctrl2/user_write_ddr_fifo/U_ipml_fifo_write_ddr_fifo/U_ipml_fifo_ctrl/_N7359
                                                                                   user_axi_m_arbitration/user_rw_fifo_ctrl2/user_write_ddr_fifo/U_ipml_fifo_write_ddr_fifo/U_ipml_fifo_ctrl/N2_7/CIN (GTP_LUT5CARRY)
                                   td                    0.030       8.072 r       user_axi_m_arbitration/user_rw_fifo_ctrl2/user_write_ddr_fifo/U_ipml_fifo_write_ddr_fifo/U_ipml_fifo_ctrl/N2_7/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       8.072         user_axi_m_arbitration/user_rw_fifo_ctrl2/user_write_ddr_fifo/U_ipml_fifo_write_ddr_fifo/U_ipml_fifo_ctrl/_N7360
                                                                                   user_axi_m_arbitration/user_rw_fifo_ctrl2/user_write_ddr_fifo/U_ipml_fifo_write_ddr_fifo/U_ipml_fifo_ctrl/N2_8/CIN (GTP_LUT5CARRY)
                                   td                    0.030       8.102 r       user_axi_m_arbitration/user_rw_fifo_ctrl2/user_write_ddr_fifo/U_ipml_fifo_write_ddr_fifo/U_ipml_fifo_ctrl/N2_8/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       8.102         user_axi_m_arbitration/user_rw_fifo_ctrl2/user_write_ddr_fifo/U_ipml_fifo_write_ddr_fifo/U_ipml_fifo_ctrl/_N7361
                                                                                   user_axi_m_arbitration/user_rw_fifo_ctrl2/user_write_ddr_fifo/U_ipml_fifo_write_ddr_fifo/U_ipml_fifo_ctrl/N2_9/CIN (GTP_LUT5CARRY)
                                   td                    0.030       8.132 r       user_axi_m_arbitration/user_rw_fifo_ctrl2/user_write_ddr_fifo/U_ipml_fifo_write_ddr_fifo/U_ipml_fifo_ctrl/N2_9/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       8.132         user_axi_m_arbitration/user_rw_fifo_ctrl2/user_write_ddr_fifo/U_ipml_fifo_write_ddr_fifo/U_ipml_fifo_ctrl/_N7362
                                                                                   user_axi_m_arbitration/user_rw_fifo_ctrl2/user_write_ddr_fifo/U_ipml_fifo_write_ddr_fifo/U_ipml_fifo_ctrl/N2_10/CIN (GTP_LUT5CARRY)
                                   td                    0.236       8.368 r       user_axi_m_arbitration/user_rw_fifo_ctrl2/user_write_ddr_fifo/U_ipml_fifo_write_ddr_fifo/U_ipml_fifo_ctrl/N2_10/Z (GTP_LUT5CARRY)
                                   net (fanout=4)        0.641       9.009         user_axi_m_arbitration/user_rw_fifo_ctrl2/user_write_ddr_fifo/U_ipml_fifo_write_ddr_fifo/U_ipml_fifo_ctrl/N2 [9]
                                                                                   user_axi_m_arbitration/user_rw_fifo_ctrl2/user_write_ddr_fifo/U_ipml_fifo_write_ddr_fifo/U_ipml_fifo_ctrl/N7_9/I0 (GTP_LUT5)
                                   td                    0.258       9.267 f       user_axi_m_arbitration/user_rw_fifo_ctrl2/user_write_ddr_fifo/U_ipml_fifo_write_ddr_fifo/U_ipml_fifo_ctrl/N7_9/Z (GTP_LUT5)
                                   net (fanout=1)        0.000       9.267         user_axi_m_arbitration/user_rw_fifo_ctrl2/user_write_ddr_fifo/U_ipml_fifo_write_ddr_fifo/U_ipml_fifo_ctrl/wgnext [9]
                                                                           f       user_axi_m_arbitration/user_rw_fifo_ctrl2/user_write_ddr_fifo/U_ipml_fifo_write_ddr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[9]/D (GTP_DFF_C)

 Data arrival time                                                   9.267         Logic Levels: 10 
                                                                                   Logic: 1.330ns(48.505%), Route: 1.412ns(51.495%)
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk_16bit (rising edge)
                                                        23.800      23.800 r                        
 cmos1_pclk                                              0.000      23.800 r       cmos1_pclk (port)
                                   net (fanout=1)        0.000      23.800         cmos1_pclk       
                                                                                   cmos1_pclk_ibuf/I (GTP_INBUF)
                                   td                    1.211      25.011 r       cmos1_pclk_ibuf/O (GTP_INBUF)
                                   net (fanout=40)       1.398      26.409         nt_cmos1_pclk    
                                                                                   cmos1_8_16bit/u_GTP_IOCLKBUF/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306      26.715 r       cmos1_8_16bit/u_GTP_IOCLKBUF/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=1)        0.464      27.179         cmos1_8_16bit/pclk_IOCLKBUF
                                                                                   cmos1_8_16bit/u_GTP_IOCLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000      27.179 r       cmos1_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=116)      3.146      30.325         cmos1_pclk_16bit 
                                                                           r       user_axi_m_arbitration/user_rw_fifo_ctrl2/user_write_ddr_fifo/U_ipml_fifo_write_ddr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[9]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000      30.325                          
 clock uncertainty                                      -0.050      30.275                          

 Setup time                                              0.034      30.309                          

 Data required time                                                 30.309                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 30.309                          
 Data arrival time                                                   9.267                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        21.042                          
====================================================================================================

====================================================================================================

Startpoint  : cmos1_8_16bit/de_out3/CLK (GTP_DFF)
Endpoint    : cmos1_8_16bit/de_o/D (GTP_DFF)
Path Group  : cmos1_pclk_16bit
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.525
  Launch Clock Delay      :  6.525
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk_16bit (rising edge)
                                                         0.000       0.000 r                        
 cmos1_pclk                                              0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.000       0.000         cmos1_pclk       
                                                                                   cmos1_pclk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       cmos1_pclk_ibuf/O (GTP_INBUF)
                                   net (fanout=40)       1.398       2.609         nt_cmos1_pclk    
                                                                                   cmos1_8_16bit/u_GTP_IOCLKBUF/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306       2.915 r       cmos1_8_16bit/u_GTP_IOCLKBUF/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=1)        0.464       3.379         cmos1_8_16bit/pclk_IOCLKBUF
                                                                                   cmos1_8_16bit/u_GTP_IOCLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000       3.379 r       cmos1_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=116)      3.146       6.525         cmos1_pclk_16bit 
                                                                           r       cmos1_8_16bit/de_out3/CLK (GTP_DFF)

                                   tco                   0.323       6.848 f       cmos1_8_16bit/de_out3/Q (GTP_DFF)
                                   net (fanout=1)        0.464       7.312         cmos1_8_16bit/de_out3
                                                                           f       cmos1_8_16bit/de_o/D (GTP_DFF)

 Data arrival time                                                   7.312         Logic Levels: 0  
                                                                                   Logic: 0.323ns(41.042%), Route: 0.464ns(58.958%)
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk_16bit (rising edge)
                                                         0.000       0.000 r                        
 cmos1_pclk                                              0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.000       0.000         cmos1_pclk       
                                                                                   cmos1_pclk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       cmos1_pclk_ibuf/O (GTP_INBUF)
                                   net (fanout=40)       1.398       2.609         nt_cmos1_pclk    
                                                                                   cmos1_8_16bit/u_GTP_IOCLKBUF/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306       2.915 r       cmos1_8_16bit/u_GTP_IOCLKBUF/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=1)        0.464       3.379         cmos1_8_16bit/pclk_IOCLKBUF
                                                                                   cmos1_8_16bit/u_GTP_IOCLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000       3.379 r       cmos1_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=116)      3.146       6.525         cmos1_pclk_16bit 
                                                                           r       cmos1_8_16bit/de_o/CLK (GTP_DFF)
 clock pessimism                                         0.000       6.525                          
 clock uncertainty                                       0.000       6.525                          

 Hold time                                               0.047       6.572                          

 Data required time                                                  6.572                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.572                          
 Data arrival time                                                   7.312                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.740                          
====================================================================================================

====================================================================================================

Startpoint  : cmos1_8_16bit/de_out2/CLK (GTP_DFF)
Endpoint    : cmos1_8_16bit/de_out3/D (GTP_DFF)
Path Group  : cmos1_pclk_16bit
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.525
  Launch Clock Delay      :  6.525
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk_16bit (rising edge)
                                                         0.000       0.000 r                        
 cmos1_pclk                                              0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.000       0.000         cmos1_pclk       
                                                                                   cmos1_pclk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       cmos1_pclk_ibuf/O (GTP_INBUF)
                                   net (fanout=40)       1.398       2.609         nt_cmos1_pclk    
                                                                                   cmos1_8_16bit/u_GTP_IOCLKBUF/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306       2.915 r       cmos1_8_16bit/u_GTP_IOCLKBUF/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=1)        0.464       3.379         cmos1_8_16bit/pclk_IOCLKBUF
                                                                                   cmos1_8_16bit/u_GTP_IOCLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000       3.379 r       cmos1_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=116)      3.146       6.525         cmos1_pclk_16bit 
                                                                           r       cmos1_8_16bit/de_out2/CLK (GTP_DFF)

                                   tco                   0.323       6.848 f       cmos1_8_16bit/de_out2/Q (GTP_DFF)
                                   net (fanout=1)        0.464       7.312         cmos1_8_16bit/de_out2
                                                                           f       cmos1_8_16bit/de_out3/D (GTP_DFF)

 Data arrival time                                                   7.312         Logic Levels: 0  
                                                                                   Logic: 0.323ns(41.042%), Route: 0.464ns(58.958%)
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk_16bit (rising edge)
                                                         0.000       0.000 r                        
 cmos1_pclk                                              0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.000       0.000         cmos1_pclk       
                                                                                   cmos1_pclk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       cmos1_pclk_ibuf/O (GTP_INBUF)
                                   net (fanout=40)       1.398       2.609         nt_cmos1_pclk    
                                                                                   cmos1_8_16bit/u_GTP_IOCLKBUF/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306       2.915 r       cmos1_8_16bit/u_GTP_IOCLKBUF/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=1)        0.464       3.379         cmos1_8_16bit/pclk_IOCLKBUF
                                                                                   cmos1_8_16bit/u_GTP_IOCLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000       3.379 r       cmos1_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=116)      3.146       6.525         cmos1_pclk_16bit 
                                                                           r       cmos1_8_16bit/de_out3/CLK (GTP_DFF)
 clock pessimism                                         0.000       6.525                          
 clock uncertainty                                       0.000       6.525                          

 Hold time                                               0.047       6.572                          

 Data required time                                                  6.572                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.572                          
 Data arrival time                                                   7.312                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.740                          
====================================================================================================

====================================================================================================

Startpoint  : cmos1_8_16bit/pdata_out3[0]/CLK (GTP_DFF)
Endpoint    : cmos1_8_16bit/pdata_o[0]/D (GTP_DFF)
Path Group  : cmos1_pclk_16bit
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.525
  Launch Clock Delay      :  6.525
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk_16bit (rising edge)
                                                         0.000       0.000 r                        
 cmos1_pclk                                              0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.000       0.000         cmos1_pclk       
                                                                                   cmos1_pclk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       cmos1_pclk_ibuf/O (GTP_INBUF)
                                   net (fanout=40)       1.398       2.609         nt_cmos1_pclk    
                                                                                   cmos1_8_16bit/u_GTP_IOCLKBUF/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306       2.915 r       cmos1_8_16bit/u_GTP_IOCLKBUF/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=1)        0.464       3.379         cmos1_8_16bit/pclk_IOCLKBUF
                                                                                   cmos1_8_16bit/u_GTP_IOCLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000       3.379 r       cmos1_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=116)      3.146       6.525         cmos1_pclk_16bit 
                                                                           r       cmos1_8_16bit/pdata_out3[0]/CLK (GTP_DFF)

                                   tco                   0.323       6.848 f       cmos1_8_16bit/pdata_out3[0]/Q (GTP_DFF)
                                   net (fanout=1)        0.464       7.312         cmos1_8_16bit/pdata_out3 [0]
                                                                           f       cmos1_8_16bit/pdata_o[0]/D (GTP_DFF)

 Data arrival time                                                   7.312         Logic Levels: 0  
                                                                                   Logic: 0.323ns(41.042%), Route: 0.464ns(58.958%)
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk_16bit (rising edge)
                                                         0.000       0.000 r                        
 cmos1_pclk                                              0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.000       0.000         cmos1_pclk       
                                                                                   cmos1_pclk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       cmos1_pclk_ibuf/O (GTP_INBUF)
                                   net (fanout=40)       1.398       2.609         nt_cmos1_pclk    
                                                                                   cmos1_8_16bit/u_GTP_IOCLKBUF/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306       2.915 r       cmos1_8_16bit/u_GTP_IOCLKBUF/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=1)        0.464       3.379         cmos1_8_16bit/pclk_IOCLKBUF
                                                                                   cmos1_8_16bit/u_GTP_IOCLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000       3.379 r       cmos1_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=116)      3.146       6.525         cmos1_pclk_16bit 
                                                                           r       cmos1_8_16bit/pdata_o[0]/CLK (GTP_DFF)
 clock pessimism                                         0.000       6.525                          
 clock uncertainty                                       0.000       6.525                          

 Hold time                                               0.047       6.572                          

 Data required time                                                  6.572                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.572                          
 Data arrival time                                                   7.312                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.740                          
====================================================================================================

====================================================================================================

Startpoint  : cmos1_8_16bit/de_out1/CLK (GTP_DFF)
Endpoint    : cmos1_8_16bit/de_out2/D (GTP_DFF)
Path Group  : cmos1_pclk_16bit
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    2.110  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.525
  Launch Clock Delay      :  4.415
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk (rising edge)                         11.900      11.900 r                        
 cmos1_pclk                                              0.000      11.900 r       cmos1_pclk (port)
                                   net (fanout=1)        0.000      11.900         cmos1_pclk       
                                                                                   cmos1_pclk_ibuf/I (GTP_INBUF)
                                   td                    1.211      13.111 r       cmos1_pclk_ibuf/O (GTP_INBUF)
                                   net (fanout=40)       3.204      16.315         nt_cmos1_pclk    
                                                                           r       cmos1_8_16bit/de_out1/CLK (GTP_DFF)

                                   tco                   0.329      16.644 r       cmos1_8_16bit/de_out1/Q (GTP_DFF)
                                   net (fanout=2)        0.553      17.197         cmos1_8_16bit/de_out1
                                                                           r       cmos1_8_16bit/de_out2/D (GTP_DFF)

 Data arrival time                                                  17.197         Logic Levels: 0  
                                                                                   Logic: 0.329ns(37.302%), Route: 0.553ns(62.698%)
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk_16bit (rising edge)
                                                        23.800      23.800 r                        
 cmos1_pclk                                              0.000      23.800 r       cmos1_pclk (port)
                                   net (fanout=1)        0.000      23.800         cmos1_pclk       
                                                                                   cmos1_pclk_ibuf/I (GTP_INBUF)
                                   td                    1.211      25.011 r       cmos1_pclk_ibuf/O (GTP_INBUF)
                                   net (fanout=40)       1.398      26.409         nt_cmos1_pclk    
                                                                                   cmos1_8_16bit/u_GTP_IOCLKBUF/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306      26.715 r       cmos1_8_16bit/u_GTP_IOCLKBUF/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=1)        0.464      27.179         cmos1_8_16bit/pclk_IOCLKBUF
                                                                                   cmos1_8_16bit/u_GTP_IOCLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000      27.179 r       cmos1_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=116)      3.146      30.325         cmos1_pclk_16bit 
                                                                           r       cmos1_8_16bit/de_out2/CLK (GTP_DFF)
 clock pessimism                                         0.000      30.325                          
 clock uncertainty                                      -0.050      30.275                          

 Setup time                                              0.034      30.309                          

 Data required time                                                 30.309                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 30.309                          
 Data arrival time                                                  17.197                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        13.112                          
====================================================================================================

====================================================================================================

Startpoint  : cmos1_vsync_d0/CLK (GTP_DFF)
Endpoint    : user_axi_m_arbitration/user_rw_fifo_ctrl2/r_vs_in_d0/D (GTP_DFF_R)
Path Group  : cmos1_pclk_16bit
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    2.110  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.525
  Launch Clock Delay      :  4.415
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk (rising edge)                         11.900      11.900 r                        
 cmos1_pclk                                              0.000      11.900 r       cmos1_pclk (port)
                                   net (fanout=1)        0.000      11.900         cmos1_pclk       
                                                                                   cmos1_pclk_ibuf/I (GTP_INBUF)
                                   td                    1.211      13.111 r       cmos1_pclk_ibuf/O (GTP_INBUF)
                                   net (fanout=40)       3.204      16.315         nt_cmos1_pclk    
                                                                           r       cmos1_vsync_d0/CLK (GTP_DFF)

                                   tco                   0.329      16.644 r       cmos1_vsync_d0/Q (GTP_DFF)
                                   net (fanout=2)        0.553      17.197         cmos1_vsync_d0   
                                                                           r       user_axi_m_arbitration/user_rw_fifo_ctrl2/r_vs_in_d0/D (GTP_DFF_R)

 Data arrival time                                                  17.197         Logic Levels: 0  
                                                                                   Logic: 0.329ns(37.302%), Route: 0.553ns(62.698%)
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk_16bit (rising edge)
                                                        23.800      23.800 r                        
 cmos1_pclk                                              0.000      23.800 r       cmos1_pclk (port)
                                   net (fanout=1)        0.000      23.800         cmos1_pclk       
                                                                                   cmos1_pclk_ibuf/I (GTP_INBUF)
                                   td                    1.211      25.011 r       cmos1_pclk_ibuf/O (GTP_INBUF)
                                   net (fanout=40)       1.398      26.409         nt_cmos1_pclk    
                                                                                   cmos1_8_16bit/u_GTP_IOCLKBUF/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306      26.715 r       cmos1_8_16bit/u_GTP_IOCLKBUF/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=1)        0.464      27.179         cmos1_8_16bit/pclk_IOCLKBUF
                                                                                   cmos1_8_16bit/u_GTP_IOCLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000      27.179 r       cmos1_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=116)      3.146      30.325         cmos1_pclk_16bit 
                                                                           r       user_axi_m_arbitration/user_rw_fifo_ctrl2/r_vs_in_d0/CLK (GTP_DFF_R)
 clock pessimism                                         0.000      30.325                          
 clock uncertainty                                      -0.050      30.275                          

 Setup time                                              0.034      30.309                          

 Data required time                                                 30.309                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 30.309                          
 Data arrival time                                                  17.197                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        13.112                          
====================================================================================================

====================================================================================================

Startpoint  : cmos1_8_16bit/pdata_out1[0]/CLK (GTP_DFF_RE)
Endpoint    : cmos1_8_16bit/pdata_out2[0]/D (GTP_DFF)
Path Group  : cmos1_pclk_16bit
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    2.110  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.525
  Launch Clock Delay      :  4.415
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk (rising edge)                         11.900      11.900 r                        
 cmos1_pclk                                              0.000      11.900 r       cmos1_pclk (port)
                                   net (fanout=1)        0.000      11.900         cmos1_pclk       
                                                                                   cmos1_pclk_ibuf/I (GTP_INBUF)
                                   td                    1.211      13.111 r       cmos1_pclk_ibuf/O (GTP_INBUF)
                                   net (fanout=40)       3.204      16.315         nt_cmos1_pclk    
                                                                           r       cmos1_8_16bit/pdata_out1[0]/CLK (GTP_DFF_RE)

                                   tco                   0.329      16.644 r       cmos1_8_16bit/pdata_out1[0]/Q (GTP_DFF_RE)
                                   net (fanout=1)        0.464      17.108         cmos1_8_16bit/pdata_out1 [0]
                                                                           r       cmos1_8_16bit/pdata_out2[0]/D (GTP_DFF)

 Data arrival time                                                  17.108         Logic Levels: 0  
                                                                                   Logic: 0.329ns(41.488%), Route: 0.464ns(58.512%)
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk_16bit (rising edge)
                                                        23.800      23.800 r                        
 cmos1_pclk                                              0.000      23.800 r       cmos1_pclk (port)
                                   net (fanout=1)        0.000      23.800         cmos1_pclk       
                                                                                   cmos1_pclk_ibuf/I (GTP_INBUF)
                                   td                    1.211      25.011 r       cmos1_pclk_ibuf/O (GTP_INBUF)
                                   net (fanout=40)       1.398      26.409         nt_cmos1_pclk    
                                                                                   cmos1_8_16bit/u_GTP_IOCLKBUF/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306      26.715 r       cmos1_8_16bit/u_GTP_IOCLKBUF/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=1)        0.464      27.179         cmos1_8_16bit/pclk_IOCLKBUF
                                                                                   cmos1_8_16bit/u_GTP_IOCLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000      27.179 r       cmos1_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=116)      3.146      30.325         cmos1_pclk_16bit 
                                                                           r       cmos1_8_16bit/pdata_out2[0]/CLK (GTP_DFF)
 clock pessimism                                         0.000      30.325                          
 clock uncertainty                                      -0.050      30.275                          

 Setup time                                              0.034      30.309                          

 Data required time                                                 30.309                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 30.309                          
 Data arrival time                                                  17.108                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        13.201                          
====================================================================================================

====================================================================================================

Startpoint  : cmos1_8_16bit/pdata_out1[0]/CLK (GTP_DFF_RE)
Endpoint    : cmos1_8_16bit/pdata_out2[0]/D (GTP_DFF)
Path Group  : cmos1_pclk_16bit
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    2.110  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.525
  Launch Clock Delay      :  4.415
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk (rising edge)                         23.800      23.800 r                        
 cmos1_pclk                                              0.000      23.800 r       cmos1_pclk (port)
                                   net (fanout=1)        0.000      23.800         cmos1_pclk       
                                                                                   cmos1_pclk_ibuf/I (GTP_INBUF)
                                   td                    1.211      25.011 r       cmos1_pclk_ibuf/O (GTP_INBUF)
                                   net (fanout=40)       3.204      28.215         nt_cmos1_pclk    
                                                                           r       cmos1_8_16bit/pdata_out1[0]/CLK (GTP_DFF_RE)

                                   tco                   0.323      28.538 f       cmos1_8_16bit/pdata_out1[0]/Q (GTP_DFF_RE)
                                   net (fanout=1)        0.464      29.002         cmos1_8_16bit/pdata_out1 [0]
                                                                           f       cmos1_8_16bit/pdata_out2[0]/D (GTP_DFF)

 Data arrival time                                                  29.002         Logic Levels: 0  
                                                                                   Logic: 0.323ns(41.042%), Route: 0.464ns(58.958%)
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk_16bit (rising edge)
                                                        23.800      23.800 r                        
 cmos1_pclk                                              0.000      23.800 r       cmos1_pclk (port)
                                   net (fanout=1)        0.000      23.800         cmos1_pclk       
                                                                                   cmos1_pclk_ibuf/I (GTP_INBUF)
                                   td                    1.211      25.011 r       cmos1_pclk_ibuf/O (GTP_INBUF)
                                   net (fanout=40)       1.398      26.409         nt_cmos1_pclk    
                                                                                   cmos1_8_16bit/u_GTP_IOCLKBUF/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306      26.715 r       cmos1_8_16bit/u_GTP_IOCLKBUF/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=1)        0.464      27.179         cmos1_8_16bit/pclk_IOCLKBUF
                                                                                   cmos1_8_16bit/u_GTP_IOCLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000      27.179 r       cmos1_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=116)      3.146      30.325         cmos1_pclk_16bit 
                                                                           r       cmos1_8_16bit/pdata_out2[0]/CLK (GTP_DFF)
 clock pessimism                                         0.000      30.325                          
 clock uncertainty                                       0.050      30.375                          

 Hold time                                               0.047      30.422                          

 Data required time                                                 30.422                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 30.422                          
 Data arrival time                                                  29.002                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -1.420                          
====================================================================================================

====================================================================================================

Startpoint  : cmos1_8_16bit/pdata_out1[1]/CLK (GTP_DFF_RE)
Endpoint    : cmos1_8_16bit/pdata_out2[1]/D (GTP_DFF)
Path Group  : cmos1_pclk_16bit
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    2.110  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.525
  Launch Clock Delay      :  4.415
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk (rising edge)                         23.800      23.800 r                        
 cmos1_pclk                                              0.000      23.800 r       cmos1_pclk (port)
                                   net (fanout=1)        0.000      23.800         cmos1_pclk       
                                                                                   cmos1_pclk_ibuf/I (GTP_INBUF)
                                   td                    1.211      25.011 r       cmos1_pclk_ibuf/O (GTP_INBUF)
                                   net (fanout=40)       3.204      28.215         nt_cmos1_pclk    
                                                                           r       cmos1_8_16bit/pdata_out1[1]/CLK (GTP_DFF_RE)

                                   tco                   0.323      28.538 f       cmos1_8_16bit/pdata_out1[1]/Q (GTP_DFF_RE)
                                   net (fanout=1)        0.464      29.002         cmos1_8_16bit/pdata_out1 [1]
                                                                           f       cmos1_8_16bit/pdata_out2[1]/D (GTP_DFF)

 Data arrival time                                                  29.002         Logic Levels: 0  
                                                                                   Logic: 0.323ns(41.042%), Route: 0.464ns(58.958%)
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk_16bit (rising edge)
                                                        23.800      23.800 r                        
 cmos1_pclk                                              0.000      23.800 r       cmos1_pclk (port)
                                   net (fanout=1)        0.000      23.800         cmos1_pclk       
                                                                                   cmos1_pclk_ibuf/I (GTP_INBUF)
                                   td                    1.211      25.011 r       cmos1_pclk_ibuf/O (GTP_INBUF)
                                   net (fanout=40)       1.398      26.409         nt_cmos1_pclk    
                                                                                   cmos1_8_16bit/u_GTP_IOCLKBUF/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306      26.715 r       cmos1_8_16bit/u_GTP_IOCLKBUF/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=1)        0.464      27.179         cmos1_8_16bit/pclk_IOCLKBUF
                                                                                   cmos1_8_16bit/u_GTP_IOCLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000      27.179 r       cmos1_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=116)      3.146      30.325         cmos1_pclk_16bit 
                                                                           r       cmos1_8_16bit/pdata_out2[1]/CLK (GTP_DFF)
 clock pessimism                                         0.000      30.325                          
 clock uncertainty                                       0.050      30.375                          

 Hold time                                               0.047      30.422                          

 Data required time                                                 30.422                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 30.422                          
 Data arrival time                                                  29.002                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -1.420                          
====================================================================================================

====================================================================================================

Startpoint  : cmos1_8_16bit/pdata_out1[2]/CLK (GTP_DFF_RE)
Endpoint    : cmos1_8_16bit/pdata_out2[2]/D (GTP_DFF)
Path Group  : cmos1_pclk_16bit
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    2.110  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.525
  Launch Clock Delay      :  4.415
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk (rising edge)                         23.800      23.800 r                        
 cmos1_pclk                                              0.000      23.800 r       cmos1_pclk (port)
                                   net (fanout=1)        0.000      23.800         cmos1_pclk       
                                                                                   cmos1_pclk_ibuf/I (GTP_INBUF)
                                   td                    1.211      25.011 r       cmos1_pclk_ibuf/O (GTP_INBUF)
                                   net (fanout=40)       3.204      28.215         nt_cmos1_pclk    
                                                                           r       cmos1_8_16bit/pdata_out1[2]/CLK (GTP_DFF_RE)

                                   tco                   0.323      28.538 f       cmos1_8_16bit/pdata_out1[2]/Q (GTP_DFF_RE)
                                   net (fanout=1)        0.464      29.002         cmos1_8_16bit/pdata_out1 [2]
                                                                           f       cmos1_8_16bit/pdata_out2[2]/D (GTP_DFF)

 Data arrival time                                                  29.002         Logic Levels: 0  
                                                                                   Logic: 0.323ns(41.042%), Route: 0.464ns(58.958%)
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk_16bit (rising edge)
                                                        23.800      23.800 r                        
 cmos1_pclk                                              0.000      23.800 r       cmos1_pclk (port)
                                   net (fanout=1)        0.000      23.800         cmos1_pclk       
                                                                                   cmos1_pclk_ibuf/I (GTP_INBUF)
                                   td                    1.211      25.011 r       cmos1_pclk_ibuf/O (GTP_INBUF)
                                   net (fanout=40)       1.398      26.409         nt_cmos1_pclk    
                                                                                   cmos1_8_16bit/u_GTP_IOCLKBUF/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306      26.715 r       cmos1_8_16bit/u_GTP_IOCLKBUF/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=1)        0.464      27.179         cmos1_8_16bit/pclk_IOCLKBUF
                                                                                   cmos1_8_16bit/u_GTP_IOCLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000      27.179 r       cmos1_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=116)      3.146      30.325         cmos1_pclk_16bit 
                                                                           r       cmos1_8_16bit/pdata_out2[2]/CLK (GTP_DFF)
 clock pessimism                                         0.000      30.325                          
 clock uncertainty                                       0.050      30.375                          

 Hold time                                               0.047      30.422                          

 Data required time                                                 30.422                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 30.422                          
 Data arrival time                                                  29.002                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -1.420                          
====================================================================================================

====================================================================================================

Startpoint  : user_axi_m_arbitration/user_rw_fifo_ctrl3/user_write_ddr_fifo/U_ipml_fifo_write_ddr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[0]/CLK (GTP_DFF_CE)
Endpoint    : user_axi_m_arbitration/user_rw_fifo_ctrl3/user_write_ddr_fifo/U_ipml_fifo_write_ddr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_wfull/D (GTP_DFF_C)
Path Group  : cmos2_pclk_16bit
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.525
  Launch Clock Delay      :  6.525
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk_16bit (rising edge)
                                                         0.000       0.000 r                        
 cmos2_pclk                                              0.000       0.000 r       cmos2_pclk (port)
                                   net (fanout=1)        0.000       0.000         cmos2_pclk       
                                                                                   cmos2_pclk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       cmos2_pclk_ibuf/O (GTP_INBUF)
                                   net (fanout=40)       1.398       2.609         nt_cmos2_pclk    
                                                                                   cmos2_8_16bit/u_GTP_IOCLKBUF/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306       2.915 r       cmos2_8_16bit/u_GTP_IOCLKBUF/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=1)        0.464       3.379         cmos2_8_16bit/pclk_IOCLKBUF
                                                                                   cmos2_8_16bit/u_GTP_IOCLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000       3.379 r       cmos2_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=116)      3.146       6.525         cmos2_pclk_16bit 
                                                                           r       user_axi_m_arbitration/user_rw_fifo_ctrl3/user_write_ddr_fifo/U_ipml_fifo_write_ddr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[0]/CLK (GTP_DFF_CE)

                                   tco                   0.329       6.854 r       user_axi_m_arbitration/user_rw_fifo_ctrl3/user_write_ddr_fifo/U_ipml_fifo_write_ddr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[0]/Q (GTP_DFF_CE)
                                   net (fanout=11)       0.771       7.625         user_axi_m_arbitration/user_rw_fifo_ctrl3/user_write_ddr_fifo/U_ipml_fifo_write_ddr_fifo/wr_addr [0]
                                                                                   user_axi_m_arbitration/user_rw_fifo_ctrl3/user_write_ddr_fifo/U_ipml_fifo_write_ddr_fifo/U_ipml_fifo_ctrl/N2_2/I1 (GTP_LUT5CARRY)
                                   td                    0.297       7.922 f       user_axi_m_arbitration/user_rw_fifo_ctrl3/user_write_ddr_fifo/U_ipml_fifo_write_ddr_fifo/U_ipml_fifo_ctrl/N2_2/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       7.922         user_axi_m_arbitration/user_rw_fifo_ctrl3/user_write_ddr_fifo/U_ipml_fifo_write_ddr_fifo/U_ipml_fifo_ctrl/_N7279
                                                                                   user_axi_m_arbitration/user_rw_fifo_ctrl3/user_write_ddr_fifo/U_ipml_fifo_write_ddr_fifo/U_ipml_fifo_ctrl/N2_3/CIN (GTP_LUT5CARRY)
                                   td                    0.030       7.952 r       user_axi_m_arbitration/user_rw_fifo_ctrl3/user_write_ddr_fifo/U_ipml_fifo_write_ddr_fifo/U_ipml_fifo_ctrl/N2_3/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       7.952         user_axi_m_arbitration/user_rw_fifo_ctrl3/user_write_ddr_fifo/U_ipml_fifo_write_ddr_fifo/U_ipml_fifo_ctrl/_N7280
                                                                                   user_axi_m_arbitration/user_rw_fifo_ctrl3/user_write_ddr_fifo/U_ipml_fifo_write_ddr_fifo/U_ipml_fifo_ctrl/N2_4/CIN (GTP_LUT5CARRY)
                                   td                    0.030       7.982 r       user_axi_m_arbitration/user_rw_fifo_ctrl3/user_write_ddr_fifo/U_ipml_fifo_write_ddr_fifo/U_ipml_fifo_ctrl/N2_4/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       7.982         user_axi_m_arbitration/user_rw_fifo_ctrl3/user_write_ddr_fifo/U_ipml_fifo_write_ddr_fifo/U_ipml_fifo_ctrl/_N7281
                                                                                   user_axi_m_arbitration/user_rw_fifo_ctrl3/user_write_ddr_fifo/U_ipml_fifo_write_ddr_fifo/U_ipml_fifo_ctrl/N2_5/CIN (GTP_LUT5CARRY)
                                   td                    0.030       8.012 r       user_axi_m_arbitration/user_rw_fifo_ctrl3/user_write_ddr_fifo/U_ipml_fifo_write_ddr_fifo/U_ipml_fifo_ctrl/N2_5/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       8.012         user_axi_m_arbitration/user_rw_fifo_ctrl3/user_write_ddr_fifo/U_ipml_fifo_write_ddr_fifo/U_ipml_fifo_ctrl/_N7282
                                                                                   user_axi_m_arbitration/user_rw_fifo_ctrl3/user_write_ddr_fifo/U_ipml_fifo_write_ddr_fifo/U_ipml_fifo_ctrl/N2_6/CIN (GTP_LUT5CARRY)
                                   td                    0.030       8.042 r       user_axi_m_arbitration/user_rw_fifo_ctrl3/user_write_ddr_fifo/U_ipml_fifo_write_ddr_fifo/U_ipml_fifo_ctrl/N2_6/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       8.042         user_axi_m_arbitration/user_rw_fifo_ctrl3/user_write_ddr_fifo/U_ipml_fifo_write_ddr_fifo/U_ipml_fifo_ctrl/_N7283
                                                                                   user_axi_m_arbitration/user_rw_fifo_ctrl3/user_write_ddr_fifo/U_ipml_fifo_write_ddr_fifo/U_ipml_fifo_ctrl/N2_7/CIN (GTP_LUT5CARRY)
                                   td                    0.030       8.072 r       user_axi_m_arbitration/user_rw_fifo_ctrl3/user_write_ddr_fifo/U_ipml_fifo_write_ddr_fifo/U_ipml_fifo_ctrl/N2_7/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       8.072         user_axi_m_arbitration/user_rw_fifo_ctrl3/user_write_ddr_fifo/U_ipml_fifo_write_ddr_fifo/U_ipml_fifo_ctrl/_N7284
                                                                                   user_axi_m_arbitration/user_rw_fifo_ctrl3/user_write_ddr_fifo/U_ipml_fifo_write_ddr_fifo/U_ipml_fifo_ctrl/N2_8/CIN (GTP_LUT5CARRY)
                                   td                    0.030       8.102 r       user_axi_m_arbitration/user_rw_fifo_ctrl3/user_write_ddr_fifo/U_ipml_fifo_write_ddr_fifo/U_ipml_fifo_ctrl/N2_8/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       8.102         user_axi_m_arbitration/user_rw_fifo_ctrl3/user_write_ddr_fifo/U_ipml_fifo_write_ddr_fifo/U_ipml_fifo_ctrl/_N7285
                                                                                   user_axi_m_arbitration/user_rw_fifo_ctrl3/user_write_ddr_fifo/U_ipml_fifo_write_ddr_fifo/U_ipml_fifo_ctrl/N2_9/CIN (GTP_LUT5CARRY)
                                   td                    0.030       8.132 r       user_axi_m_arbitration/user_rw_fifo_ctrl3/user_write_ddr_fifo/U_ipml_fifo_write_ddr_fifo/U_ipml_fifo_ctrl/N2_9/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       8.132         user_axi_m_arbitration/user_rw_fifo_ctrl3/user_write_ddr_fifo/U_ipml_fifo_write_ddr_fifo/U_ipml_fifo_ctrl/_N7286
                                                                                   user_axi_m_arbitration/user_rw_fifo_ctrl3/user_write_ddr_fifo/U_ipml_fifo_write_ddr_fifo/U_ipml_fifo_ctrl/N2_10/CIN (GTP_LUT5CARRY)
                                   td                    0.236       8.368 r       user_axi_m_arbitration/user_rw_fifo_ctrl3/user_write_ddr_fifo/U_ipml_fifo_write_ddr_fifo/U_ipml_fifo_ctrl/N2_10/Z (GTP_LUT5CARRY)
                                   net (fanout=4)        0.641       9.009         user_axi_m_arbitration/user_rw_fifo_ctrl3/user_write_ddr_fifo/U_ipml_fifo_write_ddr_fifo/U_ipml_fifo_ctrl/N2 [9]
                                                                                   user_axi_m_arbitration/user_rw_fifo_ctrl3/user_write_ddr_fifo/U_ipml_fifo_write_ddr_fifo/U_ipml_fifo_ctrl/N3[9]_1/I2 (GTP_LUT5)
                                   td                    0.185       9.194 r       user_axi_m_arbitration/user_rw_fifo_ctrl3/user_write_ddr_fifo/U_ipml_fifo_write_ddr_fifo/U_ipml_fifo_ctrl/N3[9]_1/Z (GTP_LUT5)
                                   net (fanout=1)        0.464       9.658         user_axi_m_arbitration/user_rw_fifo_ctrl3/user_write_ddr_fifo/U_ipml_fifo_write_ddr_fifo/U_ipml_fifo_ctrl/_N111629
                                                                                   user_axi_m_arbitration/user_rw_fifo_ctrl3/user_write_ddr_fifo/U_ipml_fifo_write_ddr_fifo/U_ipml_fifo_ctrl/N153.eq_4/I3 (GTP_LUT5CARRY)
                                   td                    0.233       9.891 f       user_axi_m_arbitration/user_rw_fifo_ctrl3/user_write_ddr_fifo/U_ipml_fifo_write_ddr_fifo/U_ipml_fifo_ctrl/N153.eq_4/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       9.891         user_axi_m_arbitration/user_rw_fifo_ctrl3/user_write_ddr_fifo/U_ipml_fifo_write_ddr_fifo/U_ipml_fifo_ctrl/N153.co [8]
                                                                                   user_axi_m_arbitration/user_rw_fifo_ctrl3/user_write_ddr_fifo/U_ipml_fifo_write_ddr_fifo/U_ipml_fifo_ctrl/N153.eq_5/CIN (GTP_LUT5CARRY)
                                   td                    0.236      10.127 r       user_axi_m_arbitration/user_rw_fifo_ctrl3/user_write_ddr_fifo/U_ipml_fifo_write_ddr_fifo/U_ipml_fifo_ctrl/N153.eq_5/Z (GTP_LUT5CARRY)
                                   net (fanout=1)        0.464      10.591         user_axi_m_arbitration/user_rw_fifo_ctrl3/user_write_ddr_fifo/U_ipml_fifo_write_ddr_fifo/U_ipml_fifo_ctrl/N153
                                                                                   user_axi_m_arbitration/user_rw_fifo_ctrl3/user_write_ddr_fifo/U_ipml_fifo_write_ddr_fifo/U_ipml_fifo_ctrl/N154/I4 (GTP_LUT5)
                                   td                    0.185      10.776 r       user_axi_m_arbitration/user_rw_fifo_ctrl3/user_write_ddr_fifo/U_ipml_fifo_write_ddr_fifo/U_ipml_fifo_ctrl/N154/Z (GTP_LUT5)
                                   net (fanout=1)        0.000      10.776         user_axi_m_arbitration/user_rw_fifo_ctrl3/user_write_ddr_fifo/U_ipml_fifo_write_ddr_fifo/U_ipml_fifo_ctrl/N154
                                                                           r       user_axi_m_arbitration/user_rw_fifo_ctrl3/user_write_ddr_fifo/U_ipml_fifo_write_ddr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_wfull/D (GTP_DFF_C)

 Data arrival time                                                  10.776         Logic Levels: 13 
                                                                                   Logic: 1.911ns(44.954%), Route: 2.340ns(55.046%)
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk_16bit (rising edge)
                                                        23.800      23.800 r                        
 cmos2_pclk                                              0.000      23.800 r       cmos2_pclk (port)
                                   net (fanout=1)        0.000      23.800         cmos2_pclk       
                                                                                   cmos2_pclk_ibuf/I (GTP_INBUF)
                                   td                    1.211      25.011 r       cmos2_pclk_ibuf/O (GTP_INBUF)
                                   net (fanout=40)       1.398      26.409         nt_cmos2_pclk    
                                                                                   cmos2_8_16bit/u_GTP_IOCLKBUF/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306      26.715 r       cmos2_8_16bit/u_GTP_IOCLKBUF/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=1)        0.464      27.179         cmos2_8_16bit/pclk_IOCLKBUF
                                                                                   cmos2_8_16bit/u_GTP_IOCLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000      27.179 r       cmos2_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=116)      3.146      30.325         cmos2_pclk_16bit 
                                                                           r       user_axi_m_arbitration/user_rw_fifo_ctrl3/user_write_ddr_fifo/U_ipml_fifo_write_ddr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_wfull/CLK (GTP_DFF_C)
 clock pessimism                                         0.000      30.325                          
 clock uncertainty                                      -0.050      30.275                          

 Setup time                                              0.034      30.309                          

 Data required time                                                 30.309                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 30.309                          
 Data arrival time                                                  10.776                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        19.533                          
====================================================================================================

====================================================================================================

Startpoint  : user_axi_m_arbitration/user_rw_fifo_ctrl3/user_write_ddr_fifo/U_ipml_fifo_write_ddr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[0]/CLK (GTP_DFF_CE)
Endpoint    : user_axi_m_arbitration/user_rw_fifo_ctrl3/user_write_ddr_fifo/U_ipml_fifo_write_ddr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[10]/D (GTP_DFF_C)
Path Group  : cmos2_pclk_16bit
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.525
  Launch Clock Delay      :  6.525
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk_16bit (rising edge)
                                                         0.000       0.000 r                        
 cmos2_pclk                                              0.000       0.000 r       cmos2_pclk (port)
                                   net (fanout=1)        0.000       0.000         cmos2_pclk       
                                                                                   cmos2_pclk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       cmos2_pclk_ibuf/O (GTP_INBUF)
                                   net (fanout=40)       1.398       2.609         nt_cmos2_pclk    
                                                                                   cmos2_8_16bit/u_GTP_IOCLKBUF/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306       2.915 r       cmos2_8_16bit/u_GTP_IOCLKBUF/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=1)        0.464       3.379         cmos2_8_16bit/pclk_IOCLKBUF
                                                                                   cmos2_8_16bit/u_GTP_IOCLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000       3.379 r       cmos2_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=116)      3.146       6.525         cmos2_pclk_16bit 
                                                                           r       user_axi_m_arbitration/user_rw_fifo_ctrl3/user_write_ddr_fifo/U_ipml_fifo_write_ddr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[0]/CLK (GTP_DFF_CE)

                                   tco                   0.329       6.854 r       user_axi_m_arbitration/user_rw_fifo_ctrl3/user_write_ddr_fifo/U_ipml_fifo_write_ddr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[0]/Q (GTP_DFF_CE)
                                   net (fanout=11)       0.771       7.625         user_axi_m_arbitration/user_rw_fifo_ctrl3/user_write_ddr_fifo/U_ipml_fifo_write_ddr_fifo/wr_addr [0]
                                                                                   user_axi_m_arbitration/user_rw_fifo_ctrl3/user_write_ddr_fifo/U_ipml_fifo_write_ddr_fifo/U_ipml_fifo_ctrl/N2_2/I1 (GTP_LUT5CARRY)
                                   td                    0.297       7.922 f       user_axi_m_arbitration/user_rw_fifo_ctrl3/user_write_ddr_fifo/U_ipml_fifo_write_ddr_fifo/U_ipml_fifo_ctrl/N2_2/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       7.922         user_axi_m_arbitration/user_rw_fifo_ctrl3/user_write_ddr_fifo/U_ipml_fifo_write_ddr_fifo/U_ipml_fifo_ctrl/_N7279
                                                                                   user_axi_m_arbitration/user_rw_fifo_ctrl3/user_write_ddr_fifo/U_ipml_fifo_write_ddr_fifo/U_ipml_fifo_ctrl/N2_3/CIN (GTP_LUT5CARRY)
                                   td                    0.030       7.952 r       user_axi_m_arbitration/user_rw_fifo_ctrl3/user_write_ddr_fifo/U_ipml_fifo_write_ddr_fifo/U_ipml_fifo_ctrl/N2_3/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       7.952         user_axi_m_arbitration/user_rw_fifo_ctrl3/user_write_ddr_fifo/U_ipml_fifo_write_ddr_fifo/U_ipml_fifo_ctrl/_N7280
                                                                                   user_axi_m_arbitration/user_rw_fifo_ctrl3/user_write_ddr_fifo/U_ipml_fifo_write_ddr_fifo/U_ipml_fifo_ctrl/N2_4/CIN (GTP_LUT5CARRY)
                                   td                    0.030       7.982 r       user_axi_m_arbitration/user_rw_fifo_ctrl3/user_write_ddr_fifo/U_ipml_fifo_write_ddr_fifo/U_ipml_fifo_ctrl/N2_4/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       7.982         user_axi_m_arbitration/user_rw_fifo_ctrl3/user_write_ddr_fifo/U_ipml_fifo_write_ddr_fifo/U_ipml_fifo_ctrl/_N7281
                                                                                   user_axi_m_arbitration/user_rw_fifo_ctrl3/user_write_ddr_fifo/U_ipml_fifo_write_ddr_fifo/U_ipml_fifo_ctrl/N2_5/CIN (GTP_LUT5CARRY)
                                   td                    0.030       8.012 r       user_axi_m_arbitration/user_rw_fifo_ctrl3/user_write_ddr_fifo/U_ipml_fifo_write_ddr_fifo/U_ipml_fifo_ctrl/N2_5/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       8.012         user_axi_m_arbitration/user_rw_fifo_ctrl3/user_write_ddr_fifo/U_ipml_fifo_write_ddr_fifo/U_ipml_fifo_ctrl/_N7282
                                                                                   user_axi_m_arbitration/user_rw_fifo_ctrl3/user_write_ddr_fifo/U_ipml_fifo_write_ddr_fifo/U_ipml_fifo_ctrl/N2_6/CIN (GTP_LUT5CARRY)
                                   td                    0.030       8.042 r       user_axi_m_arbitration/user_rw_fifo_ctrl3/user_write_ddr_fifo/U_ipml_fifo_write_ddr_fifo/U_ipml_fifo_ctrl/N2_6/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       8.042         user_axi_m_arbitration/user_rw_fifo_ctrl3/user_write_ddr_fifo/U_ipml_fifo_write_ddr_fifo/U_ipml_fifo_ctrl/_N7283
                                                                                   user_axi_m_arbitration/user_rw_fifo_ctrl3/user_write_ddr_fifo/U_ipml_fifo_write_ddr_fifo/U_ipml_fifo_ctrl/N2_7/CIN (GTP_LUT5CARRY)
                                   td                    0.030       8.072 r       user_axi_m_arbitration/user_rw_fifo_ctrl3/user_write_ddr_fifo/U_ipml_fifo_write_ddr_fifo/U_ipml_fifo_ctrl/N2_7/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       8.072         user_axi_m_arbitration/user_rw_fifo_ctrl3/user_write_ddr_fifo/U_ipml_fifo_write_ddr_fifo/U_ipml_fifo_ctrl/_N7284
                                                                                   user_axi_m_arbitration/user_rw_fifo_ctrl3/user_write_ddr_fifo/U_ipml_fifo_write_ddr_fifo/U_ipml_fifo_ctrl/N2_8/CIN (GTP_LUT5CARRY)
                                   td                    0.030       8.102 r       user_axi_m_arbitration/user_rw_fifo_ctrl3/user_write_ddr_fifo/U_ipml_fifo_write_ddr_fifo/U_ipml_fifo_ctrl/N2_8/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       8.102         user_axi_m_arbitration/user_rw_fifo_ctrl3/user_write_ddr_fifo/U_ipml_fifo_write_ddr_fifo/U_ipml_fifo_ctrl/_N7285
                                                                                   user_axi_m_arbitration/user_rw_fifo_ctrl3/user_write_ddr_fifo/U_ipml_fifo_write_ddr_fifo/U_ipml_fifo_ctrl/N2_9/CIN (GTP_LUT5CARRY)
                                   td                    0.030       8.132 r       user_axi_m_arbitration/user_rw_fifo_ctrl3/user_write_ddr_fifo/U_ipml_fifo_write_ddr_fifo/U_ipml_fifo_ctrl/N2_9/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       8.132         user_axi_m_arbitration/user_rw_fifo_ctrl3/user_write_ddr_fifo/U_ipml_fifo_write_ddr_fifo/U_ipml_fifo_ctrl/_N7286
                                                                                   user_axi_m_arbitration/user_rw_fifo_ctrl3/user_write_ddr_fifo/U_ipml_fifo_write_ddr_fifo/U_ipml_fifo_ctrl/N2_10/CIN (GTP_LUT5CARRY)
                                   td                    0.030       8.162 r       user_axi_m_arbitration/user_rw_fifo_ctrl3/user_write_ddr_fifo/U_ipml_fifo_write_ddr_fifo/U_ipml_fifo_ctrl/N2_10/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       8.162         user_axi_m_arbitration/user_rw_fifo_ctrl3/user_write_ddr_fifo/U_ipml_fifo_write_ddr_fifo/U_ipml_fifo_ctrl/_N7287
                                                                                   user_axi_m_arbitration/user_rw_fifo_ctrl3/user_write_ddr_fifo/U_ipml_fifo_write_ddr_fifo/U_ipml_fifo_ctrl/N2_11/CIN (GTP_LUT5CARRY)
                                   td                    0.236       8.398 r       user_axi_m_arbitration/user_rw_fifo_ctrl3/user_write_ddr_fifo/U_ipml_fifo_write_ddr_fifo/U_ipml_fifo_ctrl/N2_11/Z (GTP_LUT5CARRY)
                                   net (fanout=4)        0.641       9.039         user_axi_m_arbitration/user_rw_fifo_ctrl3/user_write_ddr_fifo/U_ipml_fifo_write_ddr_fifo/U_ipml_fifo_ctrl/N2 [10]
                                                                                   user_axi_m_arbitration/user_rw_fifo_ctrl3/user_write_ddr_fifo/U_ipml_fifo_write_ddr_fifo/U_ipml_fifo_ctrl/N7_10/I0 (GTP_LUT5)
                                   td                    0.258       9.297 f       user_axi_m_arbitration/user_rw_fifo_ctrl3/user_write_ddr_fifo/U_ipml_fifo_write_ddr_fifo/U_ipml_fifo_ctrl/N7_10/Z (GTP_LUT5)
                                   net (fanout=1)        0.000       9.297         user_axi_m_arbitration/user_rw_fifo_ctrl3/user_write_ddr_fifo/U_ipml_fifo_write_ddr_fifo/U_ipml_fifo_ctrl/wgnext [10]
                                                                           f       user_axi_m_arbitration/user_rw_fifo_ctrl3/user_write_ddr_fifo/U_ipml_fifo_write_ddr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[10]/D (GTP_DFF_C)

 Data arrival time                                                   9.297         Logic Levels: 11 
                                                                                   Logic: 1.360ns(49.062%), Route: 1.412ns(50.938%)
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk_16bit (rising edge)
                                                        23.800      23.800 r                        
 cmos2_pclk                                              0.000      23.800 r       cmos2_pclk (port)
                                   net (fanout=1)        0.000      23.800         cmos2_pclk       
                                                                                   cmos2_pclk_ibuf/I (GTP_INBUF)
                                   td                    1.211      25.011 r       cmos2_pclk_ibuf/O (GTP_INBUF)
                                   net (fanout=40)       1.398      26.409         nt_cmos2_pclk    
                                                                                   cmos2_8_16bit/u_GTP_IOCLKBUF/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306      26.715 r       cmos2_8_16bit/u_GTP_IOCLKBUF/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=1)        0.464      27.179         cmos2_8_16bit/pclk_IOCLKBUF
                                                                                   cmos2_8_16bit/u_GTP_IOCLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000      27.179 r       cmos2_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=116)      3.146      30.325         cmos2_pclk_16bit 
                                                                           r       user_axi_m_arbitration/user_rw_fifo_ctrl3/user_write_ddr_fifo/U_ipml_fifo_write_ddr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[10]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000      30.325                          
 clock uncertainty                                      -0.050      30.275                          

 Setup time                                              0.034      30.309                          

 Data required time                                                 30.309                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 30.309                          
 Data arrival time                                                   9.297                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        21.012                          
====================================================================================================

====================================================================================================

Startpoint  : user_axi_m_arbitration/user_rw_fifo_ctrl3/user_write_ddr_fifo/U_ipml_fifo_write_ddr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[0]/CLK (GTP_DFF_CE)
Endpoint    : user_axi_m_arbitration/user_rw_fifo_ctrl3/user_write_ddr_fifo/U_ipml_fifo_write_ddr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[9]/D (GTP_DFF_C)
Path Group  : cmos2_pclk_16bit
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.525
  Launch Clock Delay      :  6.525
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk_16bit (rising edge)
                                                         0.000       0.000 r                        
 cmos2_pclk                                              0.000       0.000 r       cmos2_pclk (port)
                                   net (fanout=1)        0.000       0.000         cmos2_pclk       
                                                                                   cmos2_pclk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       cmos2_pclk_ibuf/O (GTP_INBUF)
                                   net (fanout=40)       1.398       2.609         nt_cmos2_pclk    
                                                                                   cmos2_8_16bit/u_GTP_IOCLKBUF/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306       2.915 r       cmos2_8_16bit/u_GTP_IOCLKBUF/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=1)        0.464       3.379         cmos2_8_16bit/pclk_IOCLKBUF
                                                                                   cmos2_8_16bit/u_GTP_IOCLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000       3.379 r       cmos2_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=116)      3.146       6.525         cmos2_pclk_16bit 
                                                                           r       user_axi_m_arbitration/user_rw_fifo_ctrl3/user_write_ddr_fifo/U_ipml_fifo_write_ddr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[0]/CLK (GTP_DFF_CE)

                                   tco                   0.329       6.854 r       user_axi_m_arbitration/user_rw_fifo_ctrl3/user_write_ddr_fifo/U_ipml_fifo_write_ddr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[0]/Q (GTP_DFF_CE)
                                   net (fanout=11)       0.771       7.625         user_axi_m_arbitration/user_rw_fifo_ctrl3/user_write_ddr_fifo/U_ipml_fifo_write_ddr_fifo/wr_addr [0]
                                                                                   user_axi_m_arbitration/user_rw_fifo_ctrl3/user_write_ddr_fifo/U_ipml_fifo_write_ddr_fifo/U_ipml_fifo_ctrl/N2_2/I1 (GTP_LUT5CARRY)
                                   td                    0.297       7.922 f       user_axi_m_arbitration/user_rw_fifo_ctrl3/user_write_ddr_fifo/U_ipml_fifo_write_ddr_fifo/U_ipml_fifo_ctrl/N2_2/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       7.922         user_axi_m_arbitration/user_rw_fifo_ctrl3/user_write_ddr_fifo/U_ipml_fifo_write_ddr_fifo/U_ipml_fifo_ctrl/_N7279
                                                                                   user_axi_m_arbitration/user_rw_fifo_ctrl3/user_write_ddr_fifo/U_ipml_fifo_write_ddr_fifo/U_ipml_fifo_ctrl/N2_3/CIN (GTP_LUT5CARRY)
                                   td                    0.030       7.952 r       user_axi_m_arbitration/user_rw_fifo_ctrl3/user_write_ddr_fifo/U_ipml_fifo_write_ddr_fifo/U_ipml_fifo_ctrl/N2_3/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       7.952         user_axi_m_arbitration/user_rw_fifo_ctrl3/user_write_ddr_fifo/U_ipml_fifo_write_ddr_fifo/U_ipml_fifo_ctrl/_N7280
                                                                                   user_axi_m_arbitration/user_rw_fifo_ctrl3/user_write_ddr_fifo/U_ipml_fifo_write_ddr_fifo/U_ipml_fifo_ctrl/N2_4/CIN (GTP_LUT5CARRY)
                                   td                    0.030       7.982 r       user_axi_m_arbitration/user_rw_fifo_ctrl3/user_write_ddr_fifo/U_ipml_fifo_write_ddr_fifo/U_ipml_fifo_ctrl/N2_4/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       7.982         user_axi_m_arbitration/user_rw_fifo_ctrl3/user_write_ddr_fifo/U_ipml_fifo_write_ddr_fifo/U_ipml_fifo_ctrl/_N7281
                                                                                   user_axi_m_arbitration/user_rw_fifo_ctrl3/user_write_ddr_fifo/U_ipml_fifo_write_ddr_fifo/U_ipml_fifo_ctrl/N2_5/CIN (GTP_LUT5CARRY)
                                   td                    0.030       8.012 r       user_axi_m_arbitration/user_rw_fifo_ctrl3/user_write_ddr_fifo/U_ipml_fifo_write_ddr_fifo/U_ipml_fifo_ctrl/N2_5/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       8.012         user_axi_m_arbitration/user_rw_fifo_ctrl3/user_write_ddr_fifo/U_ipml_fifo_write_ddr_fifo/U_ipml_fifo_ctrl/_N7282
                                                                                   user_axi_m_arbitration/user_rw_fifo_ctrl3/user_write_ddr_fifo/U_ipml_fifo_write_ddr_fifo/U_ipml_fifo_ctrl/N2_6/CIN (GTP_LUT5CARRY)
                                   td                    0.030       8.042 r       user_axi_m_arbitration/user_rw_fifo_ctrl3/user_write_ddr_fifo/U_ipml_fifo_write_ddr_fifo/U_ipml_fifo_ctrl/N2_6/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       8.042         user_axi_m_arbitration/user_rw_fifo_ctrl3/user_write_ddr_fifo/U_ipml_fifo_write_ddr_fifo/U_ipml_fifo_ctrl/_N7283
                                                                                   user_axi_m_arbitration/user_rw_fifo_ctrl3/user_write_ddr_fifo/U_ipml_fifo_write_ddr_fifo/U_ipml_fifo_ctrl/N2_7/CIN (GTP_LUT5CARRY)
                                   td                    0.030       8.072 r       user_axi_m_arbitration/user_rw_fifo_ctrl3/user_write_ddr_fifo/U_ipml_fifo_write_ddr_fifo/U_ipml_fifo_ctrl/N2_7/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       8.072         user_axi_m_arbitration/user_rw_fifo_ctrl3/user_write_ddr_fifo/U_ipml_fifo_write_ddr_fifo/U_ipml_fifo_ctrl/_N7284
                                                                                   user_axi_m_arbitration/user_rw_fifo_ctrl3/user_write_ddr_fifo/U_ipml_fifo_write_ddr_fifo/U_ipml_fifo_ctrl/N2_8/CIN (GTP_LUT5CARRY)
                                   td                    0.030       8.102 r       user_axi_m_arbitration/user_rw_fifo_ctrl3/user_write_ddr_fifo/U_ipml_fifo_write_ddr_fifo/U_ipml_fifo_ctrl/N2_8/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       8.102         user_axi_m_arbitration/user_rw_fifo_ctrl3/user_write_ddr_fifo/U_ipml_fifo_write_ddr_fifo/U_ipml_fifo_ctrl/_N7285
                                                                                   user_axi_m_arbitration/user_rw_fifo_ctrl3/user_write_ddr_fifo/U_ipml_fifo_write_ddr_fifo/U_ipml_fifo_ctrl/N2_9/CIN (GTP_LUT5CARRY)
                                   td                    0.030       8.132 r       user_axi_m_arbitration/user_rw_fifo_ctrl3/user_write_ddr_fifo/U_ipml_fifo_write_ddr_fifo/U_ipml_fifo_ctrl/N2_9/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       8.132         user_axi_m_arbitration/user_rw_fifo_ctrl3/user_write_ddr_fifo/U_ipml_fifo_write_ddr_fifo/U_ipml_fifo_ctrl/_N7286
                                                                                   user_axi_m_arbitration/user_rw_fifo_ctrl3/user_write_ddr_fifo/U_ipml_fifo_write_ddr_fifo/U_ipml_fifo_ctrl/N2_10/CIN (GTP_LUT5CARRY)
                                   td                    0.236       8.368 r       user_axi_m_arbitration/user_rw_fifo_ctrl3/user_write_ddr_fifo/U_ipml_fifo_write_ddr_fifo/U_ipml_fifo_ctrl/N2_10/Z (GTP_LUT5CARRY)
                                   net (fanout=4)        0.641       9.009         user_axi_m_arbitration/user_rw_fifo_ctrl3/user_write_ddr_fifo/U_ipml_fifo_write_ddr_fifo/U_ipml_fifo_ctrl/N2 [9]
                                                                                   user_axi_m_arbitration/user_rw_fifo_ctrl3/user_write_ddr_fifo/U_ipml_fifo_write_ddr_fifo/U_ipml_fifo_ctrl/N7_9/I0 (GTP_LUT5)
                                   td                    0.258       9.267 f       user_axi_m_arbitration/user_rw_fifo_ctrl3/user_write_ddr_fifo/U_ipml_fifo_write_ddr_fifo/U_ipml_fifo_ctrl/N7_9/Z (GTP_LUT5)
                                   net (fanout=1)        0.000       9.267         user_axi_m_arbitration/user_rw_fifo_ctrl3/user_write_ddr_fifo/U_ipml_fifo_write_ddr_fifo/U_ipml_fifo_ctrl/wgnext [9]
                                                                           f       user_axi_m_arbitration/user_rw_fifo_ctrl3/user_write_ddr_fifo/U_ipml_fifo_write_ddr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[9]/D (GTP_DFF_C)

 Data arrival time                                                   9.267         Logic Levels: 10 
                                                                                   Logic: 1.330ns(48.505%), Route: 1.412ns(51.495%)
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk_16bit (rising edge)
                                                        23.800      23.800 r                        
 cmos2_pclk                                              0.000      23.800 r       cmos2_pclk (port)
                                   net (fanout=1)        0.000      23.800         cmos2_pclk       
                                                                                   cmos2_pclk_ibuf/I (GTP_INBUF)
                                   td                    1.211      25.011 r       cmos2_pclk_ibuf/O (GTP_INBUF)
                                   net (fanout=40)       1.398      26.409         nt_cmos2_pclk    
                                                                                   cmos2_8_16bit/u_GTP_IOCLKBUF/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306      26.715 r       cmos2_8_16bit/u_GTP_IOCLKBUF/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=1)        0.464      27.179         cmos2_8_16bit/pclk_IOCLKBUF
                                                                                   cmos2_8_16bit/u_GTP_IOCLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000      27.179 r       cmos2_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=116)      3.146      30.325         cmos2_pclk_16bit 
                                                                           r       user_axi_m_arbitration/user_rw_fifo_ctrl3/user_write_ddr_fifo/U_ipml_fifo_write_ddr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[9]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000      30.325                          
 clock uncertainty                                      -0.050      30.275                          

 Setup time                                              0.034      30.309                          

 Data required time                                                 30.309                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 30.309                          
 Data arrival time                                                   9.267                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        21.042                          
====================================================================================================

====================================================================================================

Startpoint  : cmos2_8_16bit/de_out3/CLK (GTP_DFF)
Endpoint    : cmos2_8_16bit/de_o/D (GTP_DFF)
Path Group  : cmos2_pclk_16bit
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.525
  Launch Clock Delay      :  6.525
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk_16bit (rising edge)
                                                         0.000       0.000 r                        
 cmos2_pclk                                              0.000       0.000 r       cmos2_pclk (port)
                                   net (fanout=1)        0.000       0.000         cmos2_pclk       
                                                                                   cmos2_pclk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       cmos2_pclk_ibuf/O (GTP_INBUF)
                                   net (fanout=40)       1.398       2.609         nt_cmos2_pclk    
                                                                                   cmos2_8_16bit/u_GTP_IOCLKBUF/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306       2.915 r       cmos2_8_16bit/u_GTP_IOCLKBUF/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=1)        0.464       3.379         cmos2_8_16bit/pclk_IOCLKBUF
                                                                                   cmos2_8_16bit/u_GTP_IOCLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000       3.379 r       cmos2_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=116)      3.146       6.525         cmos2_pclk_16bit 
                                                                           r       cmos2_8_16bit/de_out3/CLK (GTP_DFF)

                                   tco                   0.323       6.848 f       cmos2_8_16bit/de_out3/Q (GTP_DFF)
                                   net (fanout=1)        0.464       7.312         cmos2_8_16bit/de_out3
                                                                           f       cmos2_8_16bit/de_o/D (GTP_DFF)

 Data arrival time                                                   7.312         Logic Levels: 0  
                                                                                   Logic: 0.323ns(41.042%), Route: 0.464ns(58.958%)
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk_16bit (rising edge)
                                                         0.000       0.000 r                        
 cmos2_pclk                                              0.000       0.000 r       cmos2_pclk (port)
                                   net (fanout=1)        0.000       0.000         cmos2_pclk       
                                                                                   cmos2_pclk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       cmos2_pclk_ibuf/O (GTP_INBUF)
                                   net (fanout=40)       1.398       2.609         nt_cmos2_pclk    
                                                                                   cmos2_8_16bit/u_GTP_IOCLKBUF/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306       2.915 r       cmos2_8_16bit/u_GTP_IOCLKBUF/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=1)        0.464       3.379         cmos2_8_16bit/pclk_IOCLKBUF
                                                                                   cmos2_8_16bit/u_GTP_IOCLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000       3.379 r       cmos2_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=116)      3.146       6.525         cmos2_pclk_16bit 
                                                                           r       cmos2_8_16bit/de_o/CLK (GTP_DFF)
 clock pessimism                                         0.000       6.525                          
 clock uncertainty                                       0.000       6.525                          

 Hold time                                               0.047       6.572                          

 Data required time                                                  6.572                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.572                          
 Data arrival time                                                   7.312                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.740                          
====================================================================================================

====================================================================================================

Startpoint  : cmos2_8_16bit/de_out2/CLK (GTP_DFF)
Endpoint    : cmos2_8_16bit/de_out3/D (GTP_DFF)
Path Group  : cmos2_pclk_16bit
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.525
  Launch Clock Delay      :  6.525
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk_16bit (rising edge)
                                                         0.000       0.000 r                        
 cmos2_pclk                                              0.000       0.000 r       cmos2_pclk (port)
                                   net (fanout=1)        0.000       0.000         cmos2_pclk       
                                                                                   cmos2_pclk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       cmos2_pclk_ibuf/O (GTP_INBUF)
                                   net (fanout=40)       1.398       2.609         nt_cmos2_pclk    
                                                                                   cmos2_8_16bit/u_GTP_IOCLKBUF/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306       2.915 r       cmos2_8_16bit/u_GTP_IOCLKBUF/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=1)        0.464       3.379         cmos2_8_16bit/pclk_IOCLKBUF
                                                                                   cmos2_8_16bit/u_GTP_IOCLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000       3.379 r       cmos2_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=116)      3.146       6.525         cmos2_pclk_16bit 
                                                                           r       cmos2_8_16bit/de_out2/CLK (GTP_DFF)

                                   tco                   0.323       6.848 f       cmos2_8_16bit/de_out2/Q (GTP_DFF)
                                   net (fanout=1)        0.464       7.312         cmos2_8_16bit/de_out2
                                                                           f       cmos2_8_16bit/de_out3/D (GTP_DFF)

 Data arrival time                                                   7.312         Logic Levels: 0  
                                                                                   Logic: 0.323ns(41.042%), Route: 0.464ns(58.958%)
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk_16bit (rising edge)
                                                         0.000       0.000 r                        
 cmos2_pclk                                              0.000       0.000 r       cmos2_pclk (port)
                                   net (fanout=1)        0.000       0.000         cmos2_pclk       
                                                                                   cmos2_pclk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       cmos2_pclk_ibuf/O (GTP_INBUF)
                                   net (fanout=40)       1.398       2.609         nt_cmos2_pclk    
                                                                                   cmos2_8_16bit/u_GTP_IOCLKBUF/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306       2.915 r       cmos2_8_16bit/u_GTP_IOCLKBUF/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=1)        0.464       3.379         cmos2_8_16bit/pclk_IOCLKBUF
                                                                                   cmos2_8_16bit/u_GTP_IOCLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000       3.379 r       cmos2_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=116)      3.146       6.525         cmos2_pclk_16bit 
                                                                           r       cmos2_8_16bit/de_out3/CLK (GTP_DFF)
 clock pessimism                                         0.000       6.525                          
 clock uncertainty                                       0.000       6.525                          

 Hold time                                               0.047       6.572                          

 Data required time                                                  6.572                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.572                          
 Data arrival time                                                   7.312                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.740                          
====================================================================================================

====================================================================================================

Startpoint  : cmos2_8_16bit/pdata_out3[0]/CLK (GTP_DFF)
Endpoint    : cmos2_8_16bit/pdata_o[0]/D (GTP_DFF)
Path Group  : cmos2_pclk_16bit
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.525
  Launch Clock Delay      :  6.525
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk_16bit (rising edge)
                                                         0.000       0.000 r                        
 cmos2_pclk                                              0.000       0.000 r       cmos2_pclk (port)
                                   net (fanout=1)        0.000       0.000         cmos2_pclk       
                                                                                   cmos2_pclk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       cmos2_pclk_ibuf/O (GTP_INBUF)
                                   net (fanout=40)       1.398       2.609         nt_cmos2_pclk    
                                                                                   cmos2_8_16bit/u_GTP_IOCLKBUF/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306       2.915 r       cmos2_8_16bit/u_GTP_IOCLKBUF/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=1)        0.464       3.379         cmos2_8_16bit/pclk_IOCLKBUF
                                                                                   cmos2_8_16bit/u_GTP_IOCLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000       3.379 r       cmos2_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=116)      3.146       6.525         cmos2_pclk_16bit 
                                                                           r       cmos2_8_16bit/pdata_out3[0]/CLK (GTP_DFF)

                                   tco                   0.323       6.848 f       cmos2_8_16bit/pdata_out3[0]/Q (GTP_DFF)
                                   net (fanout=1)        0.464       7.312         cmos2_8_16bit/pdata_out3 [0]
                                                                           f       cmos2_8_16bit/pdata_o[0]/D (GTP_DFF)

 Data arrival time                                                   7.312         Logic Levels: 0  
                                                                                   Logic: 0.323ns(41.042%), Route: 0.464ns(58.958%)
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk_16bit (rising edge)
                                                         0.000       0.000 r                        
 cmos2_pclk                                              0.000       0.000 r       cmos2_pclk (port)
                                   net (fanout=1)        0.000       0.000         cmos2_pclk       
                                                                                   cmos2_pclk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       cmos2_pclk_ibuf/O (GTP_INBUF)
                                   net (fanout=40)       1.398       2.609         nt_cmos2_pclk    
                                                                                   cmos2_8_16bit/u_GTP_IOCLKBUF/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306       2.915 r       cmos2_8_16bit/u_GTP_IOCLKBUF/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=1)        0.464       3.379         cmos2_8_16bit/pclk_IOCLKBUF
                                                                                   cmos2_8_16bit/u_GTP_IOCLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000       3.379 r       cmos2_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=116)      3.146       6.525         cmos2_pclk_16bit 
                                                                           r       cmos2_8_16bit/pdata_o[0]/CLK (GTP_DFF)
 clock pessimism                                         0.000       6.525                          
 clock uncertainty                                       0.000       6.525                          

 Hold time                                               0.047       6.572                          

 Data required time                                                  6.572                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.572                          
 Data arrival time                                                   7.312                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.740                          
====================================================================================================

====================================================================================================

Startpoint  : cmos2_8_16bit/de_out1/CLK (GTP_DFF)
Endpoint    : cmos2_8_16bit/de_out2/D (GTP_DFF)
Path Group  : cmos2_pclk_16bit
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    2.110  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.525
  Launch Clock Delay      :  4.415
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk (rising edge)                         11.900      11.900 r                        
 cmos2_pclk                                              0.000      11.900 r       cmos2_pclk (port)
                                   net (fanout=1)        0.000      11.900         cmos2_pclk       
                                                                                   cmos2_pclk_ibuf/I (GTP_INBUF)
                                   td                    1.211      13.111 r       cmos2_pclk_ibuf/O (GTP_INBUF)
                                   net (fanout=40)       3.204      16.315         nt_cmos2_pclk    
                                                                           r       cmos2_8_16bit/de_out1/CLK (GTP_DFF)

                                   tco                   0.329      16.644 r       cmos2_8_16bit/de_out1/Q (GTP_DFF)
                                   net (fanout=2)        0.553      17.197         cmos2_8_16bit/de_out1
                                                                           r       cmos2_8_16bit/de_out2/D (GTP_DFF)

 Data arrival time                                                  17.197         Logic Levels: 0  
                                                                                   Logic: 0.329ns(37.302%), Route: 0.553ns(62.698%)
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk_16bit (rising edge)
                                                        23.800      23.800 r                        
 cmos2_pclk                                              0.000      23.800 r       cmos2_pclk (port)
                                   net (fanout=1)        0.000      23.800         cmos2_pclk       
                                                                                   cmos2_pclk_ibuf/I (GTP_INBUF)
                                   td                    1.211      25.011 r       cmos2_pclk_ibuf/O (GTP_INBUF)
                                   net (fanout=40)       1.398      26.409         nt_cmos2_pclk    
                                                                                   cmos2_8_16bit/u_GTP_IOCLKBUF/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306      26.715 r       cmos2_8_16bit/u_GTP_IOCLKBUF/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=1)        0.464      27.179         cmos2_8_16bit/pclk_IOCLKBUF
                                                                                   cmos2_8_16bit/u_GTP_IOCLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000      27.179 r       cmos2_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=116)      3.146      30.325         cmos2_pclk_16bit 
                                                                           r       cmos2_8_16bit/de_out2/CLK (GTP_DFF)
 clock pessimism                                         0.000      30.325                          
 clock uncertainty                                      -0.050      30.275                          

 Setup time                                              0.034      30.309                          

 Data required time                                                 30.309                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 30.309                          
 Data arrival time                                                  17.197                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        13.112                          
====================================================================================================

====================================================================================================

Startpoint  : cmos2_vsync_d0/CLK (GTP_DFF)
Endpoint    : user_axi_m_arbitration/user_rw_fifo_ctrl3/r_vs_in_d0/D (GTP_DFF_R)
Path Group  : cmos2_pclk_16bit
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    2.110  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.525
  Launch Clock Delay      :  4.415
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk (rising edge)                         11.900      11.900 r                        
 cmos2_pclk                                              0.000      11.900 r       cmos2_pclk (port)
                                   net (fanout=1)        0.000      11.900         cmos2_pclk       
                                                                                   cmos2_pclk_ibuf/I (GTP_INBUF)
                                   td                    1.211      13.111 r       cmos2_pclk_ibuf/O (GTP_INBUF)
                                   net (fanout=40)       3.204      16.315         nt_cmos2_pclk    
                                                                           r       cmos2_vsync_d0/CLK (GTP_DFF)

                                   tco                   0.329      16.644 r       cmos2_vsync_d0/Q (GTP_DFF)
                                   net (fanout=2)        0.553      17.197         cmos2_vsync_d0   
                                                                           r       user_axi_m_arbitration/user_rw_fifo_ctrl3/r_vs_in_d0/D (GTP_DFF_R)

 Data arrival time                                                  17.197         Logic Levels: 0  
                                                                                   Logic: 0.329ns(37.302%), Route: 0.553ns(62.698%)
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk_16bit (rising edge)
                                                        23.800      23.800 r                        
 cmos2_pclk                                              0.000      23.800 r       cmos2_pclk (port)
                                   net (fanout=1)        0.000      23.800         cmos2_pclk       
                                                                                   cmos2_pclk_ibuf/I (GTP_INBUF)
                                   td                    1.211      25.011 r       cmos2_pclk_ibuf/O (GTP_INBUF)
                                   net (fanout=40)       1.398      26.409         nt_cmos2_pclk    
                                                                                   cmos2_8_16bit/u_GTP_IOCLKBUF/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306      26.715 r       cmos2_8_16bit/u_GTP_IOCLKBUF/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=1)        0.464      27.179         cmos2_8_16bit/pclk_IOCLKBUF
                                                                                   cmos2_8_16bit/u_GTP_IOCLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000      27.179 r       cmos2_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=116)      3.146      30.325         cmos2_pclk_16bit 
                                                                           r       user_axi_m_arbitration/user_rw_fifo_ctrl3/r_vs_in_d0/CLK (GTP_DFF_R)
 clock pessimism                                         0.000      30.325                          
 clock uncertainty                                      -0.050      30.275                          

 Setup time                                              0.034      30.309                          

 Data required time                                                 30.309                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 30.309                          
 Data arrival time                                                  17.197                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        13.112                          
====================================================================================================

====================================================================================================

Startpoint  : cmos2_8_16bit/pdata_out1[0]/CLK (GTP_DFF_RE)
Endpoint    : cmos2_8_16bit/pdata_out2[0]/D (GTP_DFF)
Path Group  : cmos2_pclk_16bit
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    2.110  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.525
  Launch Clock Delay      :  4.415
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk (rising edge)                         11.900      11.900 r                        
 cmos2_pclk                                              0.000      11.900 r       cmos2_pclk (port)
                                   net (fanout=1)        0.000      11.900         cmos2_pclk       
                                                                                   cmos2_pclk_ibuf/I (GTP_INBUF)
                                   td                    1.211      13.111 r       cmos2_pclk_ibuf/O (GTP_INBUF)
                                   net (fanout=40)       3.204      16.315         nt_cmos2_pclk    
                                                                           r       cmos2_8_16bit/pdata_out1[0]/CLK (GTP_DFF_RE)

                                   tco                   0.329      16.644 r       cmos2_8_16bit/pdata_out1[0]/Q (GTP_DFF_RE)
                                   net (fanout=1)        0.464      17.108         cmos2_8_16bit/pdata_out1 [0]
                                                                           r       cmos2_8_16bit/pdata_out2[0]/D (GTP_DFF)

 Data arrival time                                                  17.108         Logic Levels: 0  
                                                                                   Logic: 0.329ns(41.488%), Route: 0.464ns(58.512%)
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk_16bit (rising edge)
                                                        23.800      23.800 r                        
 cmos2_pclk                                              0.000      23.800 r       cmos2_pclk (port)
                                   net (fanout=1)        0.000      23.800         cmos2_pclk       
                                                                                   cmos2_pclk_ibuf/I (GTP_INBUF)
                                   td                    1.211      25.011 r       cmos2_pclk_ibuf/O (GTP_INBUF)
                                   net (fanout=40)       1.398      26.409         nt_cmos2_pclk    
                                                                                   cmos2_8_16bit/u_GTP_IOCLKBUF/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306      26.715 r       cmos2_8_16bit/u_GTP_IOCLKBUF/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=1)        0.464      27.179         cmos2_8_16bit/pclk_IOCLKBUF
                                                                                   cmos2_8_16bit/u_GTP_IOCLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000      27.179 r       cmos2_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=116)      3.146      30.325         cmos2_pclk_16bit 
                                                                           r       cmos2_8_16bit/pdata_out2[0]/CLK (GTP_DFF)
 clock pessimism                                         0.000      30.325                          
 clock uncertainty                                      -0.050      30.275                          

 Setup time                                              0.034      30.309                          

 Data required time                                                 30.309                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 30.309                          
 Data arrival time                                                  17.108                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        13.201                          
====================================================================================================

====================================================================================================

Startpoint  : cmos2_8_16bit/pdata_out1[0]/CLK (GTP_DFF_RE)
Endpoint    : cmos2_8_16bit/pdata_out2[0]/D (GTP_DFF)
Path Group  : cmos2_pclk_16bit
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    2.110  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.525
  Launch Clock Delay      :  4.415
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk (rising edge)                         23.800      23.800 r                        
 cmos2_pclk                                              0.000      23.800 r       cmos2_pclk (port)
                                   net (fanout=1)        0.000      23.800         cmos2_pclk       
                                                                                   cmos2_pclk_ibuf/I (GTP_INBUF)
                                   td                    1.211      25.011 r       cmos2_pclk_ibuf/O (GTP_INBUF)
                                   net (fanout=40)       3.204      28.215         nt_cmos2_pclk    
                                                                           r       cmos2_8_16bit/pdata_out1[0]/CLK (GTP_DFF_RE)

                                   tco                   0.323      28.538 f       cmos2_8_16bit/pdata_out1[0]/Q (GTP_DFF_RE)
                                   net (fanout=1)        0.464      29.002         cmos2_8_16bit/pdata_out1 [0]
                                                                           f       cmos2_8_16bit/pdata_out2[0]/D (GTP_DFF)

 Data arrival time                                                  29.002         Logic Levels: 0  
                                                                                   Logic: 0.323ns(41.042%), Route: 0.464ns(58.958%)
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk_16bit (rising edge)
                                                        23.800      23.800 r                        
 cmos2_pclk                                              0.000      23.800 r       cmos2_pclk (port)
                                   net (fanout=1)        0.000      23.800         cmos2_pclk       
                                                                                   cmos2_pclk_ibuf/I (GTP_INBUF)
                                   td                    1.211      25.011 r       cmos2_pclk_ibuf/O (GTP_INBUF)
                                   net (fanout=40)       1.398      26.409         nt_cmos2_pclk    
                                                                                   cmos2_8_16bit/u_GTP_IOCLKBUF/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306      26.715 r       cmos2_8_16bit/u_GTP_IOCLKBUF/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=1)        0.464      27.179         cmos2_8_16bit/pclk_IOCLKBUF
                                                                                   cmos2_8_16bit/u_GTP_IOCLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000      27.179 r       cmos2_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=116)      3.146      30.325         cmos2_pclk_16bit 
                                                                           r       cmos2_8_16bit/pdata_out2[0]/CLK (GTP_DFF)
 clock pessimism                                         0.000      30.325                          
 clock uncertainty                                       0.050      30.375                          

 Hold time                                               0.047      30.422                          

 Data required time                                                 30.422                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 30.422                          
 Data arrival time                                                  29.002                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -1.420                          
====================================================================================================

====================================================================================================

Startpoint  : cmos2_8_16bit/pdata_out1[1]/CLK (GTP_DFF_RE)
Endpoint    : cmos2_8_16bit/pdata_out2[1]/D (GTP_DFF)
Path Group  : cmos2_pclk_16bit
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    2.110  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.525
  Launch Clock Delay      :  4.415
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk (rising edge)                         23.800      23.800 r                        
 cmos2_pclk                                              0.000      23.800 r       cmos2_pclk (port)
                                   net (fanout=1)        0.000      23.800         cmos2_pclk       
                                                                                   cmos2_pclk_ibuf/I (GTP_INBUF)
                                   td                    1.211      25.011 r       cmos2_pclk_ibuf/O (GTP_INBUF)
                                   net (fanout=40)       3.204      28.215         nt_cmos2_pclk    
                                                                           r       cmos2_8_16bit/pdata_out1[1]/CLK (GTP_DFF_RE)

                                   tco                   0.323      28.538 f       cmos2_8_16bit/pdata_out1[1]/Q (GTP_DFF_RE)
                                   net (fanout=1)        0.464      29.002         cmos2_8_16bit/pdata_out1 [1]
                                                                           f       cmos2_8_16bit/pdata_out2[1]/D (GTP_DFF)

 Data arrival time                                                  29.002         Logic Levels: 0  
                                                                                   Logic: 0.323ns(41.042%), Route: 0.464ns(58.958%)
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk_16bit (rising edge)
                                                        23.800      23.800 r                        
 cmos2_pclk                                              0.000      23.800 r       cmos2_pclk (port)
                                   net (fanout=1)        0.000      23.800         cmos2_pclk       
                                                                                   cmos2_pclk_ibuf/I (GTP_INBUF)
                                   td                    1.211      25.011 r       cmos2_pclk_ibuf/O (GTP_INBUF)
                                   net (fanout=40)       1.398      26.409         nt_cmos2_pclk    
                                                                                   cmos2_8_16bit/u_GTP_IOCLKBUF/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306      26.715 r       cmos2_8_16bit/u_GTP_IOCLKBUF/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=1)        0.464      27.179         cmos2_8_16bit/pclk_IOCLKBUF
                                                                                   cmos2_8_16bit/u_GTP_IOCLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000      27.179 r       cmos2_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=116)      3.146      30.325         cmos2_pclk_16bit 
                                                                           r       cmos2_8_16bit/pdata_out2[1]/CLK (GTP_DFF)
 clock pessimism                                         0.000      30.325                          
 clock uncertainty                                       0.050      30.375                          

 Hold time                                               0.047      30.422                          

 Data required time                                                 30.422                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 30.422                          
 Data arrival time                                                  29.002                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -1.420                          
====================================================================================================

====================================================================================================

Startpoint  : cmos2_8_16bit/pdata_out1[2]/CLK (GTP_DFF_RE)
Endpoint    : cmos2_8_16bit/pdata_out2[2]/D (GTP_DFF)
Path Group  : cmos2_pclk_16bit
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    2.110  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.525
  Launch Clock Delay      :  4.415
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk (rising edge)                         23.800      23.800 r                        
 cmos2_pclk                                              0.000      23.800 r       cmos2_pclk (port)
                                   net (fanout=1)        0.000      23.800         cmos2_pclk       
                                                                                   cmos2_pclk_ibuf/I (GTP_INBUF)
                                   td                    1.211      25.011 r       cmos2_pclk_ibuf/O (GTP_INBUF)
                                   net (fanout=40)       3.204      28.215         nt_cmos2_pclk    
                                                                           r       cmos2_8_16bit/pdata_out1[2]/CLK (GTP_DFF_RE)

                                   tco                   0.323      28.538 f       cmos2_8_16bit/pdata_out1[2]/Q (GTP_DFF_RE)
                                   net (fanout=1)        0.464      29.002         cmos2_8_16bit/pdata_out1 [2]
                                                                           f       cmos2_8_16bit/pdata_out2[2]/D (GTP_DFF)

 Data arrival time                                                  29.002         Logic Levels: 0  
                                                                                   Logic: 0.323ns(41.042%), Route: 0.464ns(58.958%)
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk_16bit (rising edge)
                                                        23.800      23.800 r                        
 cmos2_pclk                                              0.000      23.800 r       cmos2_pclk (port)
                                   net (fanout=1)        0.000      23.800         cmos2_pclk       
                                                                                   cmos2_pclk_ibuf/I (GTP_INBUF)
                                   td                    1.211      25.011 r       cmos2_pclk_ibuf/O (GTP_INBUF)
                                   net (fanout=40)       1.398      26.409         nt_cmos2_pclk    
                                                                                   cmos2_8_16bit/u_GTP_IOCLKBUF/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306      26.715 r       cmos2_8_16bit/u_GTP_IOCLKBUF/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=1)        0.464      27.179         cmos2_8_16bit/pclk_IOCLKBUF
                                                                                   cmos2_8_16bit/u_GTP_IOCLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000      27.179 r       cmos2_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=116)      3.146      30.325         cmos2_pclk_16bit 
                                                                           r       cmos2_8_16bit/pdata_out2[2]/CLK (GTP_DFF)
 clock pessimism                                         0.000      30.325                          
 clock uncertainty                                       0.050      30.375                          

 Hold time                                               0.047      30.422                          

 Data required time                                                 30.422                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 30.422                          
 Data arrival time                                                  29.002                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -1.420                          
====================================================================================================

====================================================================================================

Startpoint  : coms1_reg_config/clock_20k_cnt[0]/CLK (GTP_DFF_R)
Endpoint    : coms1_reg_config/clock_20k_cnt[10]/D (GTP_DFF_R)
Path Group  : clk_25M
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.761
  Launch Clock Delay      :  3.761
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_25M (rising edge)                             0.000       0.000 r                        
 ref_clk                                                 0.000       0.000 r       ref_clk (port)   
                                   net (fanout=1)        0.000       0.000         ref_clk          
                                                                                   ref_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       ref_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=345)      1.856       3.067         nt_ref_clk       
                                                                                   user_pll_cfg/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.089       3.156 r       user_pll_cfg/u_pll_e3/CLKOUT1 (GTP_PLL_E3)
                                   net (fanout=12)       0.605       3.761         clk_25M          
                                                                           r       coms1_reg_config/clock_20k_cnt[0]/CLK (GTP_DFF_R)

                                   tco                   0.329       4.090 r       coms1_reg_config/clock_20k_cnt[0]/Q (GTP_DFF_R)
                                   net (fanout=4)        0.641       4.731         coms1_reg_config/clock_20k_cnt [0]
                                                                                   coms1_reg_config/N8_mux4_5/I3 (GTP_LUT5)
                                   td                    0.303       5.034 f       coms1_reg_config/N8_mux4_5/Z (GTP_LUT5)
                                   net (fanout=1)        0.464       5.498         coms1_reg_config/_N4241
                                                                                   coms1_reg_config/N8_mux10/I4 (GTP_LUT5)
                                   td                    0.185       5.683 r       coms1_reg_config/N8_mux10/Z (GTP_LUT5)
                                   net (fanout=12)       0.782       6.465         coms1_reg_config/N8
                                                                                   coms1_reg_config/N11_2_1/I2 (GTP_LUT5CARRY)
                                   td                    0.233       6.698 f       coms1_reg_config/N11_2_1/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       6.698         coms1_reg_config/_N7488
                                                                                   coms1_reg_config/N11_2_2/CIN (GTP_LUT5CARRY)
                                   td                    0.030       6.728 r       coms1_reg_config/N11_2_2/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       6.728         coms1_reg_config/_N7489
                                                                                   coms1_reg_config/N11_2_3/CIN (GTP_LUT5CARRY)
                                   td                    0.030       6.758 r       coms1_reg_config/N11_2_3/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       6.758         coms1_reg_config/_N7490
                                                                                   coms1_reg_config/N11_2_4/CIN (GTP_LUT5CARRY)
                                   td                    0.030       6.788 r       coms1_reg_config/N11_2_4/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       6.788         coms1_reg_config/_N7491
                                                                                   coms1_reg_config/N11_2_5/CIN (GTP_LUT5CARRY)
                                   td                    0.030       6.818 r       coms1_reg_config/N11_2_5/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       6.818         coms1_reg_config/_N7492
                                                                                   coms1_reg_config/N11_2_6/CIN (GTP_LUT5CARRY)
                                   td                    0.030       6.848 r       coms1_reg_config/N11_2_6/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       6.848         coms1_reg_config/_N7493
                                                                                   coms1_reg_config/N11_2_7/CIN (GTP_LUT5CARRY)
                                   td                    0.030       6.878 r       coms1_reg_config/N11_2_7/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       6.878         coms1_reg_config/_N7494
                                                                                   coms1_reg_config/N11_2_8/CIN (GTP_LUT5CARRY)
                                   td                    0.030       6.908 r       coms1_reg_config/N11_2_8/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       6.908         coms1_reg_config/_N7495
                                                                                   coms1_reg_config/N11_2_9/CIN (GTP_LUT5CARRY)
                                   td                    0.030       6.938 r       coms1_reg_config/N11_2_9/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       6.938         coms1_reg_config/_N7496
                                                                                   coms1_reg_config/N11_2_10/CIN (GTP_LUT5CARRY)
                                   td                    0.236       7.174 r       coms1_reg_config/N11_2_10/Z (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       7.174         coms1_reg_config/N1123 [10]
                                                                           r       coms1_reg_config/clock_20k_cnt[10]/D (GTP_DFF_R)

 Data arrival time                                                   7.174         Logic Levels: 12 
                                                                                   Logic: 1.526ns(44.711%), Route: 1.887ns(55.289%)
----------------------------------------------------------------------------------------------------

 Clock clk_25M (rising edge)                            40.000      40.000 r                        
 ref_clk                                                 0.000      40.000 r       ref_clk (port)   
                                   net (fanout=1)        0.000      40.000         ref_clk          
                                                                                   ref_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211      41.211 r       ref_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=345)      1.856      43.067         nt_ref_clk       
                                                                                   user_pll_cfg/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.089      43.156 r       user_pll_cfg/u_pll_e3/CLKOUT1 (GTP_PLL_E3)
                                   net (fanout=12)       0.605      43.761         clk_25M          
                                                                           r       coms1_reg_config/clock_20k_cnt[10]/CLK (GTP_DFF_R)
 clock pessimism                                         0.000      43.761                          
 clock uncertainty                                      -0.150      43.611                          

 Setup time                                              0.034      43.645                          

 Data required time                                                 43.645                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 43.645                          
 Data arrival time                                                   7.174                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        36.471                          
====================================================================================================

====================================================================================================

Startpoint  : coms1_reg_config/clock_20k_cnt[0]/CLK (GTP_DFF_R)
Endpoint    : coms1_reg_config/clock_20k_cnt[9]/D (GTP_DFF_R)
Path Group  : clk_25M
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.761
  Launch Clock Delay      :  3.761
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_25M (rising edge)                             0.000       0.000 r                        
 ref_clk                                                 0.000       0.000 r       ref_clk (port)   
                                   net (fanout=1)        0.000       0.000         ref_clk          
                                                                                   ref_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       ref_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=345)      1.856       3.067         nt_ref_clk       
                                                                                   user_pll_cfg/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.089       3.156 r       user_pll_cfg/u_pll_e3/CLKOUT1 (GTP_PLL_E3)
                                   net (fanout=12)       0.605       3.761         clk_25M          
                                                                           r       coms1_reg_config/clock_20k_cnt[0]/CLK (GTP_DFF_R)

                                   tco                   0.329       4.090 r       coms1_reg_config/clock_20k_cnt[0]/Q (GTP_DFF_R)
                                   net (fanout=4)        0.641       4.731         coms1_reg_config/clock_20k_cnt [0]
                                                                                   coms1_reg_config/N8_mux4_5/I3 (GTP_LUT5)
                                   td                    0.303       5.034 f       coms1_reg_config/N8_mux4_5/Z (GTP_LUT5)
                                   net (fanout=1)        0.464       5.498         coms1_reg_config/_N4241
                                                                                   coms1_reg_config/N8_mux10/I4 (GTP_LUT5)
                                   td                    0.185       5.683 r       coms1_reg_config/N8_mux10/Z (GTP_LUT5)
                                   net (fanout=12)       0.782       6.465         coms1_reg_config/N8
                                                                                   coms1_reg_config/N11_2_1/I2 (GTP_LUT5CARRY)
                                   td                    0.233       6.698 f       coms1_reg_config/N11_2_1/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       6.698         coms1_reg_config/_N7488
                                                                                   coms1_reg_config/N11_2_2/CIN (GTP_LUT5CARRY)
                                   td                    0.030       6.728 r       coms1_reg_config/N11_2_2/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       6.728         coms1_reg_config/_N7489
                                                                                   coms1_reg_config/N11_2_3/CIN (GTP_LUT5CARRY)
                                   td                    0.030       6.758 r       coms1_reg_config/N11_2_3/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       6.758         coms1_reg_config/_N7490
                                                                                   coms1_reg_config/N11_2_4/CIN (GTP_LUT5CARRY)
                                   td                    0.030       6.788 r       coms1_reg_config/N11_2_4/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       6.788         coms1_reg_config/_N7491
                                                                                   coms1_reg_config/N11_2_5/CIN (GTP_LUT5CARRY)
                                   td                    0.030       6.818 r       coms1_reg_config/N11_2_5/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       6.818         coms1_reg_config/_N7492
                                                                                   coms1_reg_config/N11_2_6/CIN (GTP_LUT5CARRY)
                                   td                    0.030       6.848 r       coms1_reg_config/N11_2_6/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       6.848         coms1_reg_config/_N7493
                                                                                   coms1_reg_config/N11_2_7/CIN (GTP_LUT5CARRY)
                                   td                    0.030       6.878 r       coms1_reg_config/N11_2_7/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       6.878         coms1_reg_config/_N7494
                                                                                   coms1_reg_config/N11_2_8/CIN (GTP_LUT5CARRY)
                                   td                    0.030       6.908 r       coms1_reg_config/N11_2_8/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       6.908         coms1_reg_config/_N7495
                                                                                   coms1_reg_config/N11_2_9/CIN (GTP_LUT5CARRY)
                                   td                    0.236       7.144 r       coms1_reg_config/N11_2_9/Z (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       7.144         coms1_reg_config/N1123 [9]
                                                                           r       coms1_reg_config/clock_20k_cnt[9]/D (GTP_DFF_R)

 Data arrival time                                                   7.144         Logic Levels: 11 
                                                                                   Logic: 1.496ns(44.221%), Route: 1.887ns(55.779%)
----------------------------------------------------------------------------------------------------

 Clock clk_25M (rising edge)                            40.000      40.000 r                        
 ref_clk                                                 0.000      40.000 r       ref_clk (port)   
                                   net (fanout=1)        0.000      40.000         ref_clk          
                                                                                   ref_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211      41.211 r       ref_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=345)      1.856      43.067         nt_ref_clk       
                                                                                   user_pll_cfg/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.089      43.156 r       user_pll_cfg/u_pll_e3/CLKOUT1 (GTP_PLL_E3)
                                   net (fanout=12)       0.605      43.761         clk_25M          
                                                                           r       coms1_reg_config/clock_20k_cnt[9]/CLK (GTP_DFF_R)
 clock pessimism                                         0.000      43.761                          
 clock uncertainty                                      -0.150      43.611                          

 Setup time                                              0.034      43.645                          

 Data required time                                                 43.645                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 43.645                          
 Data arrival time                                                   7.144                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        36.501                          
====================================================================================================

====================================================================================================

Startpoint  : coms1_reg_config/clock_20k_cnt[0]/CLK (GTP_DFF_R)
Endpoint    : coms1_reg_config/clock_20k_cnt[8]/D (GTP_DFF_R)
Path Group  : clk_25M
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.761
  Launch Clock Delay      :  3.761
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_25M (rising edge)                             0.000       0.000 r                        
 ref_clk                                                 0.000       0.000 r       ref_clk (port)   
                                   net (fanout=1)        0.000       0.000         ref_clk          
                                                                                   ref_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       ref_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=345)      1.856       3.067         nt_ref_clk       
                                                                                   user_pll_cfg/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.089       3.156 r       user_pll_cfg/u_pll_e3/CLKOUT1 (GTP_PLL_E3)
                                   net (fanout=12)       0.605       3.761         clk_25M          
                                                                           r       coms1_reg_config/clock_20k_cnt[0]/CLK (GTP_DFF_R)

                                   tco                   0.329       4.090 r       coms1_reg_config/clock_20k_cnt[0]/Q (GTP_DFF_R)
                                   net (fanout=4)        0.641       4.731         coms1_reg_config/clock_20k_cnt [0]
                                                                                   coms1_reg_config/N8_mux4_5/I3 (GTP_LUT5)
                                   td                    0.303       5.034 f       coms1_reg_config/N8_mux4_5/Z (GTP_LUT5)
                                   net (fanout=1)        0.464       5.498         coms1_reg_config/_N4241
                                                                                   coms1_reg_config/N8_mux10/I4 (GTP_LUT5)
                                   td                    0.185       5.683 r       coms1_reg_config/N8_mux10/Z (GTP_LUT5)
                                   net (fanout=12)       0.782       6.465         coms1_reg_config/N8
                                                                                   coms1_reg_config/N11_2_1/I2 (GTP_LUT5CARRY)
                                   td                    0.233       6.698 f       coms1_reg_config/N11_2_1/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       6.698         coms1_reg_config/_N7488
                                                                                   coms1_reg_config/N11_2_2/CIN (GTP_LUT5CARRY)
                                   td                    0.030       6.728 r       coms1_reg_config/N11_2_2/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       6.728         coms1_reg_config/_N7489
                                                                                   coms1_reg_config/N11_2_3/CIN (GTP_LUT5CARRY)
                                   td                    0.030       6.758 r       coms1_reg_config/N11_2_3/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       6.758         coms1_reg_config/_N7490
                                                                                   coms1_reg_config/N11_2_4/CIN (GTP_LUT5CARRY)
                                   td                    0.030       6.788 r       coms1_reg_config/N11_2_4/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       6.788         coms1_reg_config/_N7491
                                                                                   coms1_reg_config/N11_2_5/CIN (GTP_LUT5CARRY)
                                   td                    0.030       6.818 r       coms1_reg_config/N11_2_5/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       6.818         coms1_reg_config/_N7492
                                                                                   coms1_reg_config/N11_2_6/CIN (GTP_LUT5CARRY)
                                   td                    0.030       6.848 r       coms1_reg_config/N11_2_6/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       6.848         coms1_reg_config/_N7493
                                                                                   coms1_reg_config/N11_2_7/CIN (GTP_LUT5CARRY)
                                   td                    0.030       6.878 r       coms1_reg_config/N11_2_7/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       6.878         coms1_reg_config/_N7494
                                                                                   coms1_reg_config/N11_2_8/CIN (GTP_LUT5CARRY)
                                   td                    0.236       7.114 r       coms1_reg_config/N11_2_8/Z (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       7.114         coms1_reg_config/N1123 [8]
                                                                           r       coms1_reg_config/clock_20k_cnt[8]/D (GTP_DFF_R)

 Data arrival time                                                   7.114         Logic Levels: 10 
                                                                                   Logic: 1.466ns(43.722%), Route: 1.887ns(56.278%)
----------------------------------------------------------------------------------------------------

 Clock clk_25M (rising edge)                            40.000      40.000 r                        
 ref_clk                                                 0.000      40.000 r       ref_clk (port)   
                                   net (fanout=1)        0.000      40.000         ref_clk          
                                                                                   ref_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211      41.211 r       ref_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=345)      1.856      43.067         nt_ref_clk       
                                                                                   user_pll_cfg/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.089      43.156 r       user_pll_cfg/u_pll_e3/CLKOUT1 (GTP_PLL_E3)
                                   net (fanout=12)       0.605      43.761         clk_25M          
                                                                           r       coms1_reg_config/clock_20k_cnt[8]/CLK (GTP_DFF_R)
 clock pessimism                                         0.000      43.761                          
 clock uncertainty                                      -0.150      43.611                          

 Setup time                                              0.034      43.645                          

 Data required time                                                 43.645                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 43.645                          
 Data arrival time                                                   7.114                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        36.531                          
====================================================================================================

====================================================================================================

Startpoint  : coms1_reg_config/clock_20k_cnt[0]/CLK (GTP_DFF_R)
Endpoint    : coms1_reg_config/clock_20k_cnt[0]/D (GTP_DFF_R)
Path Group  : clk_25M
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.761
  Launch Clock Delay      :  3.761
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_25M (rising edge)                             0.000       0.000 r                        
 ref_clk                                                 0.000       0.000 r       ref_clk (port)   
                                   net (fanout=1)        0.000       0.000         ref_clk          
                                                                                   ref_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       ref_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=345)      1.856       3.067         nt_ref_clk       
                                                                                   user_pll_cfg/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.089       3.156 r       user_pll_cfg/u_pll_e3/CLKOUT1 (GTP_PLL_E3)
                                   net (fanout=12)       0.605       3.761         clk_25M          
                                                                           r       coms1_reg_config/clock_20k_cnt[0]/CLK (GTP_DFF_R)

                                   tco                   0.323       4.084 f       coms1_reg_config/clock_20k_cnt[0]/Q (GTP_DFF_R)
                                   net (fanout=4)        0.641       4.725         coms1_reg_config/clock_20k_cnt [0]
                                                                                   coms1_reg_config/N1123[0]_1/I0 (GTP_LUT2)
                                   td                    0.250       4.975 r       coms1_reg_config/N1123[0]_1/Z (GTP_LUT2)
                                   net (fanout=1)        0.000       4.975         coms1_reg_config/N1123 [0]
                                                                           r       coms1_reg_config/clock_20k_cnt[0]/D (GTP_DFF_R)

 Data arrival time                                                   4.975         Logic Levels: 1  
                                                                                   Logic: 0.573ns(47.199%), Route: 0.641ns(52.801%)
----------------------------------------------------------------------------------------------------

 Clock clk_25M (rising edge)                             0.000       0.000 r                        
 ref_clk                                                 0.000       0.000 r       ref_clk (port)   
                                   net (fanout=1)        0.000       0.000         ref_clk          
                                                                                   ref_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       ref_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=345)      1.856       3.067         nt_ref_clk       
                                                                                   user_pll_cfg/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.089       3.156 r       user_pll_cfg/u_pll_e3/CLKOUT1 (GTP_PLL_E3)
                                   net (fanout=12)       0.605       3.761         clk_25M          
                                                                           r       coms1_reg_config/clock_20k_cnt[0]/CLK (GTP_DFF_R)
 clock pessimism                                         0.000       3.761                          
 clock uncertainty                                       0.000       3.761                          

 Hold time                                               0.039       3.800                          

 Data required time                                                  3.800                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.800                          
 Data arrival time                                                   4.975                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.175                          
====================================================================================================

====================================================================================================

Startpoint  : coms1_reg_config/clock_20k_cnt[0]/CLK (GTP_DFF_R)
Endpoint    : coms1_reg_config/clock_20k_cnt[1]/D (GTP_DFF_R)
Path Group  : clk_25M
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.761
  Launch Clock Delay      :  3.761
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_25M (rising edge)                             0.000       0.000 r                        
 ref_clk                                                 0.000       0.000 r       ref_clk (port)   
                                   net (fanout=1)        0.000       0.000         ref_clk          
                                                                                   ref_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       ref_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=345)      1.856       3.067         nt_ref_clk       
                                                                                   user_pll_cfg/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.089       3.156 r       user_pll_cfg/u_pll_e3/CLKOUT1 (GTP_PLL_E3)
                                   net (fanout=12)       0.605       3.761         clk_25M          
                                                                           r       coms1_reg_config/clock_20k_cnt[0]/CLK (GTP_DFF_R)

                                   tco                   0.323       4.084 f       coms1_reg_config/clock_20k_cnt[0]/Q (GTP_DFF_R)
                                   net (fanout=4)        0.641       4.725         coms1_reg_config/clock_20k_cnt [0]
                                                                                   coms1_reg_config/N11_2_1/I0 (GTP_LUT5CARRY)
                                   td                    0.250       4.975 r       coms1_reg_config/N11_2_1/Z (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       4.975         coms1_reg_config/N1123 [1]
                                                                           r       coms1_reg_config/clock_20k_cnt[1]/D (GTP_DFF_R)

 Data arrival time                                                   4.975         Logic Levels: 1  
                                                                                   Logic: 0.573ns(47.199%), Route: 0.641ns(52.801%)
----------------------------------------------------------------------------------------------------

 Clock clk_25M (rising edge)                             0.000       0.000 r                        
 ref_clk                                                 0.000       0.000 r       ref_clk (port)   
                                   net (fanout=1)        0.000       0.000         ref_clk          
                                                                                   ref_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       ref_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=345)      1.856       3.067         nt_ref_clk       
                                                                                   user_pll_cfg/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.089       3.156 r       user_pll_cfg/u_pll_e3/CLKOUT1 (GTP_PLL_E3)
                                   net (fanout=12)       0.605       3.761         clk_25M          
                                                                           r       coms1_reg_config/clock_20k_cnt[1]/CLK (GTP_DFF_R)
 clock pessimism                                         0.000       3.761                          
 clock uncertainty                                       0.000       3.761                          

 Hold time                                               0.039       3.800                          

 Data required time                                                  3.800                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.800                          
 Data arrival time                                                   4.975                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.175                          
====================================================================================================

====================================================================================================

Startpoint  : coms1_reg_config/clock_20k_cnt[0]/CLK (GTP_DFF_R)
Endpoint    : coms1_reg_config/clock_20k_cnt[2]/D (GTP_DFF_R)
Path Group  : clk_25M
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.761
  Launch Clock Delay      :  3.761
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_25M (rising edge)                             0.000       0.000 r                        
 ref_clk                                                 0.000       0.000 r       ref_clk (port)   
                                   net (fanout=1)        0.000       0.000         ref_clk          
                                                                                   ref_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       ref_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=345)      1.856       3.067         nt_ref_clk       
                                                                                   user_pll_cfg/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.089       3.156 r       user_pll_cfg/u_pll_e3/CLKOUT1 (GTP_PLL_E3)
                                   net (fanout=12)       0.605       3.761         clk_25M          
                                                                           r       coms1_reg_config/clock_20k_cnt[0]/CLK (GTP_DFF_R)

                                   tco                   0.323       4.084 f       coms1_reg_config/clock_20k_cnt[0]/Q (GTP_DFF_R)
                                   net (fanout=4)        0.641       4.725         coms1_reg_config/clock_20k_cnt [0]
                                                                                   coms1_reg_config/N11_2_2/I0 (GTP_LUT5CARRY)
                                   td                    0.250       4.975 r       coms1_reg_config/N11_2_2/Z (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       4.975         coms1_reg_config/N1123 [2]
                                                                           r       coms1_reg_config/clock_20k_cnt[2]/D (GTP_DFF_R)

 Data arrival time                                                   4.975         Logic Levels: 1  
                                                                                   Logic: 0.573ns(47.199%), Route: 0.641ns(52.801%)
----------------------------------------------------------------------------------------------------

 Clock clk_25M (rising edge)                             0.000       0.000 r                        
 ref_clk                                                 0.000       0.000 r       ref_clk (port)   
                                   net (fanout=1)        0.000       0.000         ref_clk          
                                                                                   ref_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       ref_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=345)      1.856       3.067         nt_ref_clk       
                                                                                   user_pll_cfg/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.089       3.156 r       user_pll_cfg/u_pll_e3/CLKOUT1 (GTP_PLL_E3)
                                   net (fanout=12)       0.605       3.761         clk_25M          
                                                                           r       coms1_reg_config/clock_20k_cnt[2]/CLK (GTP_DFF_R)
 clock pessimism                                         0.000       3.761                          
 clock uncertainty                                       0.000       3.761                          

 Hold time                                               0.039       3.800                          

 Data required time                                                  3.800                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.800                          
 Data arrival time                                                   4.975                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.175                          
====================================================================================================

====================================================================================================

Startpoint  : user_hdmi_ctrl/user_ms7200_ctrl/dri_cnt[6]/CLK (GTP_DFF_RE)
Endpoint    : user_hdmi_ctrl/user_ms7200_ctrl/freq_rec_2d[16]/CE (GTP_DFF_E)
Path Group  : ref_clk|user_pll_cfg/u_pll_e3/CLKOUT0_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.275
  Launch Clock Delay      :  4.275
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ref_clk|user_pll_cfg/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 ref_clk                                                 0.000       0.000 r       ref_clk (port)   
                                   net (fanout=1)        0.000       0.000         ref_clk          
                                                                                   ref_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       ref_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=345)      1.856       3.067         nt_ref_clk       
                                                                                   user_pll_cfg/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       3.161 r       user_pll_cfg/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=255)      1.114       4.275         iic_clk          
                                                                           r       user_hdmi_ctrl/user_ms7200_ctrl/dri_cnt[6]/CLK (GTP_DFF_RE)

                                   tco                   0.329       4.604 r       user_hdmi_ctrl/user_ms7200_ctrl/dri_cnt[6]/Q (GTP_DFF_RE)
                                   net (fanout=3)        0.605       5.209         user_hdmi_ctrl/user_ms7200_ctrl/dri_cnt [6]
                                                                                   user_hdmi_ctrl/user_ms7200_ctrl/dri_cnt[8:0]_125/I0 (GTP_LUT3)
                                   td                    0.243       5.452 f       user_hdmi_ctrl/user_ms7200_ctrl/dri_cnt[8:0]_125/Z (GTP_LUT3)
                                   net (fanout=1)        0.464       5.916         user_hdmi_ctrl/user_ms7200_ctrl/_N100235
                                                                                   user_hdmi_ctrl/user_ms7200_ctrl/N1914_4/I3 (GTP_LUT4)
                                   td                    0.185       6.101 r       user_hdmi_ctrl/user_ms7200_ctrl/N1914_4/Z (GTP_LUT4)
                                   net (fanout=7)        0.713       6.814         user_hdmi_ctrl/user_ms7200_ctrl/_N100363
                                                                                   user_hdmi_ctrl/user_ms7200_ctrl/N2009_1/I1 (GTP_LUT2)
                                   td                    0.185       6.999 r       user_hdmi_ctrl/user_ms7200_ctrl/N2009_1/Z (GTP_LUT2)
                                   net (fanout=16)       0.819       7.818         user_hdmi_ctrl/user_ms7200_ctrl/N261
                                                                                   user_hdmi_ctrl/user_ms7200_ctrl/N40_9/I4 (GTP_LUT5)
                                   td                    0.185       8.003 r       user_hdmi_ctrl/user_ms7200_ctrl/N40_9/Z (GTP_LUT5)
                                   net (fanout=4)        0.641       8.644         user_hdmi_ctrl/user_ms7200_ctrl/N2093 [4]
                                                                                   user_hdmi_ctrl/user_ms7200_ctrl/state_fsm[6:0]_2/I2 (GTP_LUT3)
                                   td                    0.185       8.829 r       user_hdmi_ctrl/user_ms7200_ctrl/state_fsm[6:0]_2/Z (GTP_LUT3)
                                   net (fanout=3)        0.605       9.434         user_hdmi_ctrl/user_ms7200_ctrl/state_n [1]
                                                                                   user_hdmi_ctrl/user_ms7200_ctrl/N8_7/I4 (GTP_LUT5)
                                   td                    0.172       9.606 f       user_hdmi_ctrl/user_ms7200_ctrl/N8_7/Z (GTP_LUT5)
                                   net (fanout=3)        0.553      10.159         user_hdmi_ctrl/user_ms7200_ctrl/N8
                                                                           f       user_hdmi_ctrl/user_ms7200_ctrl/freq_rec_2d[16]/CE (GTP_DFF_E)

 Data arrival time                                                  10.159         Logic Levels: 6  
                                                                                   Logic: 1.484ns(25.221%), Route: 4.400ns(74.779%)
----------------------------------------------------------------------------------------------------

 Clock ref_clk|user_pll_cfg/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                       100.000     100.000 r                        
 ref_clk                                                 0.000     100.000 r       ref_clk (port)   
                                   net (fanout=1)        0.000     100.000         ref_clk          
                                                                                   ref_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211     101.211 r       ref_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=345)      1.856     103.067         nt_ref_clk       
                                                                                   user_pll_cfg/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094     103.161 r       user_pll_cfg/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=255)      1.114     104.275         iic_clk          
                                                                           r       user_hdmi_ctrl/user_ms7200_ctrl/freq_rec_2d[16]/CLK (GTP_DFF_E)
 clock pessimism                                         0.000     104.275                          
 clock uncertainty                                      -0.150     104.125                          

 Setup time                                             -0.542     103.583                          

 Data required time                                                103.583                          
----------------------------------------------------------------------------------------------------
 Data required time                                                103.583                          
 Data arrival time                                                  10.159                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        93.424                          
====================================================================================================

====================================================================================================

Startpoint  : user_hdmi_ctrl/user_ms7200_ctrl/dri_cnt[6]/CLK (GTP_DFF_RE)
Endpoint    : user_hdmi_ctrl/user_ms7200_ctrl/freq_rec_2d[17]/CE (GTP_DFF_E)
Path Group  : ref_clk|user_pll_cfg/u_pll_e3/CLKOUT0_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.275
  Launch Clock Delay      :  4.275
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ref_clk|user_pll_cfg/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 ref_clk                                                 0.000       0.000 r       ref_clk (port)   
                                   net (fanout=1)        0.000       0.000         ref_clk          
                                                                                   ref_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       ref_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=345)      1.856       3.067         nt_ref_clk       
                                                                                   user_pll_cfg/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       3.161 r       user_pll_cfg/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=255)      1.114       4.275         iic_clk          
                                                                           r       user_hdmi_ctrl/user_ms7200_ctrl/dri_cnt[6]/CLK (GTP_DFF_RE)

                                   tco                   0.329       4.604 r       user_hdmi_ctrl/user_ms7200_ctrl/dri_cnt[6]/Q (GTP_DFF_RE)
                                   net (fanout=3)        0.605       5.209         user_hdmi_ctrl/user_ms7200_ctrl/dri_cnt [6]
                                                                                   user_hdmi_ctrl/user_ms7200_ctrl/dri_cnt[8:0]_125/I0 (GTP_LUT3)
                                   td                    0.243       5.452 f       user_hdmi_ctrl/user_ms7200_ctrl/dri_cnt[8:0]_125/Z (GTP_LUT3)
                                   net (fanout=1)        0.464       5.916         user_hdmi_ctrl/user_ms7200_ctrl/_N100235
                                                                                   user_hdmi_ctrl/user_ms7200_ctrl/N1914_4/I3 (GTP_LUT4)
                                   td                    0.185       6.101 r       user_hdmi_ctrl/user_ms7200_ctrl/N1914_4/Z (GTP_LUT4)
                                   net (fanout=7)        0.713       6.814         user_hdmi_ctrl/user_ms7200_ctrl/_N100363
                                                                                   user_hdmi_ctrl/user_ms7200_ctrl/N2009_1/I1 (GTP_LUT2)
                                   td                    0.185       6.999 r       user_hdmi_ctrl/user_ms7200_ctrl/N2009_1/Z (GTP_LUT2)
                                   net (fanout=16)       0.819       7.818         user_hdmi_ctrl/user_ms7200_ctrl/N261
                                                                                   user_hdmi_ctrl/user_ms7200_ctrl/N40_9/I4 (GTP_LUT5)
                                   td                    0.185       8.003 r       user_hdmi_ctrl/user_ms7200_ctrl/N40_9/Z (GTP_LUT5)
                                   net (fanout=4)        0.641       8.644         user_hdmi_ctrl/user_ms7200_ctrl/N2093 [4]
                                                                                   user_hdmi_ctrl/user_ms7200_ctrl/state_fsm[6:0]_2/I2 (GTP_LUT3)
                                   td                    0.185       8.829 r       user_hdmi_ctrl/user_ms7200_ctrl/state_fsm[6:0]_2/Z (GTP_LUT3)
                                   net (fanout=3)        0.605       9.434         user_hdmi_ctrl/user_ms7200_ctrl/state_n [1]
                                                                                   user_hdmi_ctrl/user_ms7200_ctrl/N8_7/I4 (GTP_LUT5)
                                   td                    0.172       9.606 f       user_hdmi_ctrl/user_ms7200_ctrl/N8_7/Z (GTP_LUT5)
                                   net (fanout=3)        0.553      10.159         user_hdmi_ctrl/user_ms7200_ctrl/N8
                                                                           f       user_hdmi_ctrl/user_ms7200_ctrl/freq_rec_2d[17]/CE (GTP_DFF_E)

 Data arrival time                                                  10.159         Logic Levels: 6  
                                                                                   Logic: 1.484ns(25.221%), Route: 4.400ns(74.779%)
----------------------------------------------------------------------------------------------------

 Clock ref_clk|user_pll_cfg/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                       100.000     100.000 r                        
 ref_clk                                                 0.000     100.000 r       ref_clk (port)   
                                   net (fanout=1)        0.000     100.000         ref_clk          
                                                                                   ref_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211     101.211 r       ref_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=345)      1.856     103.067         nt_ref_clk       
                                                                                   user_pll_cfg/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094     103.161 r       user_pll_cfg/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=255)      1.114     104.275         iic_clk          
                                                                           r       user_hdmi_ctrl/user_ms7200_ctrl/freq_rec_2d[17]/CLK (GTP_DFF_E)
 clock pessimism                                         0.000     104.275                          
 clock uncertainty                                      -0.150     104.125                          

 Setup time                                             -0.542     103.583                          

 Data required time                                                103.583                          
----------------------------------------------------------------------------------------------------
 Data required time                                                103.583                          
 Data arrival time                                                  10.159                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        93.424                          
====================================================================================================

====================================================================================================

Startpoint  : user_hdmi_ctrl/user_ms7200_ctrl/dri_cnt[6]/CLK (GTP_DFF_RE)
Endpoint    : user_hdmi_ctrl/user_ms7200_ctrl/freq_ensure/D (GTP_DFF)
Path Group  : ref_clk|user_pll_cfg/u_pll_e3/CLKOUT0_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.275
  Launch Clock Delay      :  4.275
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ref_clk|user_pll_cfg/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 ref_clk                                                 0.000       0.000 r       ref_clk (port)   
                                   net (fanout=1)        0.000       0.000         ref_clk          
                                                                                   ref_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       ref_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=345)      1.856       3.067         nt_ref_clk       
                                                                                   user_pll_cfg/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       3.161 r       user_pll_cfg/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=255)      1.114       4.275         iic_clk          
                                                                           r       user_hdmi_ctrl/user_ms7200_ctrl/dri_cnt[6]/CLK (GTP_DFF_RE)

                                   tco                   0.329       4.604 r       user_hdmi_ctrl/user_ms7200_ctrl/dri_cnt[6]/Q (GTP_DFF_RE)
                                   net (fanout=3)        0.605       5.209         user_hdmi_ctrl/user_ms7200_ctrl/dri_cnt [6]
                                                                                   user_hdmi_ctrl/user_ms7200_ctrl/dri_cnt[8:0]_125/I0 (GTP_LUT3)
                                   td                    0.243       5.452 f       user_hdmi_ctrl/user_ms7200_ctrl/dri_cnt[8:0]_125/Z (GTP_LUT3)
                                   net (fanout=1)        0.464       5.916         user_hdmi_ctrl/user_ms7200_ctrl/_N100235
                                                                                   user_hdmi_ctrl/user_ms7200_ctrl/N1914_4/I3 (GTP_LUT4)
                                   td                    0.185       6.101 r       user_hdmi_ctrl/user_ms7200_ctrl/N1914_4/Z (GTP_LUT4)
                                   net (fanout=7)        0.713       6.814         user_hdmi_ctrl/user_ms7200_ctrl/_N100363
                                                                                   user_hdmi_ctrl/user_ms7200_ctrl/N2009_1/I1 (GTP_LUT2)
                                   td                    0.185       6.999 r       user_hdmi_ctrl/user_ms7200_ctrl/N2009_1/Z (GTP_LUT2)
                                   net (fanout=16)       0.819       7.818         user_hdmi_ctrl/user_ms7200_ctrl/N261
                                                                                   user_hdmi_ctrl/user_ms7200_ctrl/N63_5/I4 (GTP_LUT5)
                                   td                    0.185       8.003 r       user_hdmi_ctrl/user_ms7200_ctrl/N63_5/Z (GTP_LUT5)
                                   net (fanout=2)        0.553       8.556         user_hdmi_ctrl/user_ms7200_ctrl/N2093 [2]
                                                                                   user_hdmi_ctrl/user_ms7200_ctrl/state_fsm[6:0]_12/I3 (GTP_LUT4)
                                   td                    0.185       8.741 r       user_hdmi_ctrl/user_ms7200_ctrl/state_fsm[6:0]_12/Z (GTP_LUT4)
                                   net (fanout=2)        0.553       9.294         user_hdmi_ctrl/user_ms7200_ctrl/state_n [5]
                                                                                   user_hdmi_ctrl/user_ms7200_ctrl/N1797/I1 (GTP_LUT5)
                                   td                    0.365       9.659 f       user_hdmi_ctrl/user_ms7200_ctrl/N1797/Z (GTP_LUT5)
                                   net (fanout=1)        0.464      10.123         user_hdmi_ctrl/user_ms7200_ctrl/N1797
                                                                                   user_hdmi_ctrl/user_ms7200_ctrl/freq_ensure_rs_mux/I3 (GTP_LUT4)
                                   td                    0.258      10.381 f       user_hdmi_ctrl/user_ms7200_ctrl/freq_ensure_rs_mux/Z (GTP_LUT4)
                                   net (fanout=1)        0.000      10.381         user_hdmi_ctrl/user_ms7200_ctrl/_N107333
                                                                           f       user_hdmi_ctrl/user_ms7200_ctrl/freq_ensure/D (GTP_DFF)

 Data arrival time                                                  10.381         Logic Levels: 7  
                                                                                   Logic: 1.935ns(31.690%), Route: 4.171ns(68.310%)
----------------------------------------------------------------------------------------------------

 Clock ref_clk|user_pll_cfg/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                       100.000     100.000 r                        
 ref_clk                                                 0.000     100.000 r       ref_clk (port)   
                                   net (fanout=1)        0.000     100.000         ref_clk          
                                                                                   ref_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211     101.211 r       ref_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=345)      1.856     103.067         nt_ref_clk       
                                                                                   user_pll_cfg/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094     103.161 r       user_pll_cfg/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=255)      1.114     104.275         iic_clk          
                                                                           r       user_hdmi_ctrl/user_ms7200_ctrl/freq_ensure/CLK (GTP_DFF)
 clock pessimism                                         0.000     104.275                          
 clock uncertainty                                      -0.150     104.125                          

 Setup time                                              0.034     104.159                          

 Data required time                                                104.159                          
----------------------------------------------------------------------------------------------------
 Data required time                                                104.159                          
 Data arrival time                                                  10.381                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        93.778                          
====================================================================================================

====================================================================================================

Startpoint  : user_hdmi_ctrl/rstn_temp2/CLK (GTP_DFF)
Endpoint    : user_hdmi_ctrl/rstn/D (GTP_DFF)
Path Group  : ref_clk|user_pll_cfg/u_pll_e3/CLKOUT0_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.275
  Launch Clock Delay      :  4.275
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ref_clk|user_pll_cfg/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 ref_clk                                                 0.000       0.000 r       ref_clk (port)   
                                   net (fanout=1)        0.000       0.000         ref_clk          
                                                                                   ref_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       ref_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=345)      1.856       3.067         nt_ref_clk       
                                                                                   user_pll_cfg/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       3.161 r       user_pll_cfg/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=255)      1.114       4.275         iic_clk          
                                                                           r       user_hdmi_ctrl/rstn_temp2/CLK (GTP_DFF)

                                   tco                   0.323       4.598 f       user_hdmi_ctrl/rstn_temp2/Q (GTP_DFF)
                                   net (fanout=1)        0.464       5.062         user_hdmi_ctrl/rstn_temp2
                                                                           f       user_hdmi_ctrl/rstn/D (GTP_DFF)

 Data arrival time                                                   5.062         Logic Levels: 0  
                                                                                   Logic: 0.323ns(41.042%), Route: 0.464ns(58.958%)
----------------------------------------------------------------------------------------------------

 Clock ref_clk|user_pll_cfg/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 ref_clk                                                 0.000       0.000 r       ref_clk (port)   
                                   net (fanout=1)        0.000       0.000         ref_clk          
                                                                                   ref_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       ref_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=345)      1.856       3.067         nt_ref_clk       
                                                                                   user_pll_cfg/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       3.161 r       user_pll_cfg/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=255)      1.114       4.275         iic_clk          
                                                                           r       user_hdmi_ctrl/rstn/CLK (GTP_DFF)
 clock pessimism                                         0.000       4.275                          
 clock uncertainty                                       0.000       4.275                          

 Hold time                                               0.047       4.322                          

 Data required time                                                  4.322                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.322                          
 Data arrival time                                                   5.062                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.740                          
====================================================================================================

====================================================================================================

Startpoint  : user_hdmi_ctrl/rstn_temp1/CLK (GTP_DFF_C)
Endpoint    : user_hdmi_ctrl/rstn_temp2/D (GTP_DFF)
Path Group  : ref_clk|user_pll_cfg/u_pll_e3/CLKOUT0_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.275
  Launch Clock Delay      :  4.275
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ref_clk|user_pll_cfg/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 ref_clk                                                 0.000       0.000 r       ref_clk (port)   
                                   net (fanout=1)        0.000       0.000         ref_clk          
                                                                                   ref_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       ref_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=345)      1.856       3.067         nt_ref_clk       
                                                                                   user_pll_cfg/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       3.161 r       user_pll_cfg/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=255)      1.114       4.275         iic_clk          
                                                                           r       user_hdmi_ctrl/rstn_temp1/CLK (GTP_DFF_C)

                                   tco                   0.323       4.598 f       user_hdmi_ctrl/rstn_temp1/Q (GTP_DFF_C)
                                   net (fanout=1)        0.464       5.062         user_hdmi_ctrl/rstn_temp1
                                                                           f       user_hdmi_ctrl/rstn_temp2/D (GTP_DFF)

 Data arrival time                                                   5.062         Logic Levels: 0  
                                                                                   Logic: 0.323ns(41.042%), Route: 0.464ns(58.958%)
----------------------------------------------------------------------------------------------------

 Clock ref_clk|user_pll_cfg/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 ref_clk                                                 0.000       0.000 r       ref_clk (port)   
                                   net (fanout=1)        0.000       0.000         ref_clk          
                                                                                   ref_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       ref_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=345)      1.856       3.067         nt_ref_clk       
                                                                                   user_pll_cfg/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       3.161 r       user_pll_cfg/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=255)      1.114       4.275         iic_clk          
                                                                           r       user_hdmi_ctrl/rstn_temp2/CLK (GTP_DFF)
 clock pessimism                                         0.000       4.275                          
 clock uncertainty                                       0.000       4.275                          

 Hold time                                               0.047       4.322                          

 Data required time                                                  4.322                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.322                          
 Data arrival time                                                   5.062                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.740                          
====================================================================================================

====================================================================================================

Startpoint  : user_hdmi_ctrl/user_iic_rx_driver/receiv_data[7]/CLK (GTP_DFF_RE)
Endpoint    : user_hdmi_ctrl/user_iic_rx_driver/data_out[7]/D (GTP_DFF_E)
Path Group  : ref_clk|user_pll_cfg/u_pll_e3/CLKOUT0_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.275
  Launch Clock Delay      :  4.275
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ref_clk|user_pll_cfg/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 ref_clk                                                 0.000       0.000 r       ref_clk (port)   
                                   net (fanout=1)        0.000       0.000         ref_clk          
                                                                                   ref_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       ref_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=345)      1.856       3.067         nt_ref_clk       
                                                                                   user_pll_cfg/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       3.161 r       user_pll_cfg/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=255)      1.114       4.275         iic_clk          
                                                                           r       user_hdmi_ctrl/user_iic_rx_driver/receiv_data[7]/CLK (GTP_DFF_RE)

                                   tco                   0.323       4.598 f       user_hdmi_ctrl/user_iic_rx_driver/receiv_data[7]/Q (GTP_DFF_RE)
                                   net (fanout=1)        0.464       5.062         user_hdmi_ctrl/user_iic_rx_driver/receiv_data [7]
                                                                           f       user_hdmi_ctrl/user_iic_rx_driver/data_out[7]/D (GTP_DFF_E)

 Data arrival time                                                   5.062         Logic Levels: 0  
                                                                                   Logic: 0.323ns(41.042%), Route: 0.464ns(58.958%)
----------------------------------------------------------------------------------------------------

 Clock ref_clk|user_pll_cfg/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 ref_clk                                                 0.000       0.000 r       ref_clk (port)   
                                   net (fanout=1)        0.000       0.000         ref_clk          
                                                                                   ref_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       ref_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=345)      1.856       3.067         nt_ref_clk       
                                                                                   user_pll_cfg/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       3.161 r       user_pll_cfg/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=255)      1.114       4.275         iic_clk          
                                                                           r       user_hdmi_ctrl/user_iic_rx_driver/data_out[7]/CLK (GTP_DFF_E)
 clock pessimism                                         0.000       4.275                          
 clock uncertainty                                       0.000       4.275                          

 Hold time                                               0.047       4.322                          

 Data required time                                                  4.322                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.322                          
 Data arrival time                                                   5.062                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.740                          
====================================================================================================

====================================================================================================

Startpoint  : I_ipsxb_ddr_top/u_ddrp_rstn_sync/sig_async_r2[0]/CLK (GTP_DFF_C)
Endpoint    : I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/cnt[0]/C (GTP_DFF_CE)
Path Group  : ref_clk
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.415
  Launch Clock Delay      :  4.415
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ref_clk (rising edge)                             0.000       0.000 r                        
 ref_clk                                                 0.000       0.000 r       ref_clk (port)   
                                   net (fanout=1)        0.000       0.000         ref_clk          
                                                                                   ref_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       ref_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=345)      1.008       2.219         nt_ref_clk       
                                                                                   I_ipsxb_ddr_top/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.219 r       I_ipsxb_ddr_top/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       2.196       4.415         I_ipsxb_ddr_top/pll_clkin
                                                                           r       I_ipsxb_ddr_top/u_ddrp_rstn_sync/sig_async_r2[0]/CLK (GTP_DFF_C)

                                   tco                   0.329       4.744 r       I_ipsxb_ddr_top/u_ddrp_rstn_sync/sig_async_r2[0]/Q (GTP_DFF_C)
                                   net (fanout=1)        0.000       4.744         I_ipsxb_ddr_top/ddr_rstn
                                                                                   I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/N17/I (GTP_INV)
                                   td                    0.000       4.744 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/N17/Z (GTP_INV)
                                   net (fanout=1679)     2.332       7.076         I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_rdatapath/mcdq_prefetch_fifo/rst
                                                                           f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/cnt[0]/C (GTP_DFF_CE)

 Data arrival time                                                   7.076         Logic Levels: 1  
                                                                                   Logic: 0.329ns(12.364%), Route: 2.332ns(87.636%)
----------------------------------------------------------------------------------------------------

 Clock ref_clk (rising edge)                            20.000      20.000 r                        
 ref_clk                                                 0.000      20.000 r       ref_clk (port)   
                                   net (fanout=1)        0.000      20.000         ref_clk          
                                                                                   ref_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211      21.211 r       ref_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=345)      1.008      22.219         nt_ref_clk       
                                                                                   I_ipsxb_ddr_top/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000      22.219 r       I_ipsxb_ddr_top/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       2.196      24.415         I_ipsxb_ddr_top/pll_clkin
                                                                           r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/cnt[0]/CLK (GTP_DFF_CE)
 clock pessimism                                         0.000      24.415                          
 clock uncertainty                                      -0.050      24.365                          

 Recovery time                                          -0.542      23.823                          

 Data required time                                                 23.823                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.823                          
 Data arrival time                                                   7.076                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        16.747                          
====================================================================================================

====================================================================================================

Startpoint  : I_ipsxb_ddr_top/u_ddrp_rstn_sync/sig_async_r2[0]/CLK (GTP_DFF_C)
Endpoint    : I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/cnt[1]/C (GTP_DFF_CE)
Path Group  : ref_clk
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.415
  Launch Clock Delay      :  4.415
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ref_clk (rising edge)                             0.000       0.000 r                        
 ref_clk                                                 0.000       0.000 r       ref_clk (port)   
                                   net (fanout=1)        0.000       0.000         ref_clk          
                                                                                   ref_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       ref_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=345)      1.008       2.219         nt_ref_clk       
                                                                                   I_ipsxb_ddr_top/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.219 r       I_ipsxb_ddr_top/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       2.196       4.415         I_ipsxb_ddr_top/pll_clkin
                                                                           r       I_ipsxb_ddr_top/u_ddrp_rstn_sync/sig_async_r2[0]/CLK (GTP_DFF_C)

                                   tco                   0.329       4.744 r       I_ipsxb_ddr_top/u_ddrp_rstn_sync/sig_async_r2[0]/Q (GTP_DFF_C)
                                   net (fanout=1)        0.000       4.744         I_ipsxb_ddr_top/ddr_rstn
                                                                                   I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/N17/I (GTP_INV)
                                   td                    0.000       4.744 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/N17/Z (GTP_INV)
                                   net (fanout=1679)     2.332       7.076         I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_rdatapath/mcdq_prefetch_fifo/rst
                                                                           f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/cnt[1]/C (GTP_DFF_CE)

 Data arrival time                                                   7.076         Logic Levels: 1  
                                                                                   Logic: 0.329ns(12.364%), Route: 2.332ns(87.636%)
----------------------------------------------------------------------------------------------------

 Clock ref_clk (rising edge)                            20.000      20.000 r                        
 ref_clk                                                 0.000      20.000 r       ref_clk (port)   
                                   net (fanout=1)        0.000      20.000         ref_clk          
                                                                                   ref_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211      21.211 r       ref_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=345)      1.008      22.219         nt_ref_clk       
                                                                                   I_ipsxb_ddr_top/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000      22.219 r       I_ipsxb_ddr_top/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       2.196      24.415         I_ipsxb_ddr_top/pll_clkin
                                                                           r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/cnt[1]/CLK (GTP_DFF_CE)
 clock pessimism                                         0.000      24.415                          
 clock uncertainty                                      -0.050      24.365                          

 Recovery time                                          -0.542      23.823                          

 Data required time                                                 23.823                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.823                          
 Data arrival time                                                   7.076                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        16.747                          
====================================================================================================

====================================================================================================

Startpoint  : I_ipsxb_ddr_top/u_ddrp_rstn_sync/sig_async_r2[0]/CLK (GTP_DFF_C)
Endpoint    : I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/cnt[2]/C (GTP_DFF_CE)
Path Group  : ref_clk
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.415
  Launch Clock Delay      :  4.415
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ref_clk (rising edge)                             0.000       0.000 r                        
 ref_clk                                                 0.000       0.000 r       ref_clk (port)   
                                   net (fanout=1)        0.000       0.000         ref_clk          
                                                                                   ref_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       ref_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=345)      1.008       2.219         nt_ref_clk       
                                                                                   I_ipsxb_ddr_top/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.219 r       I_ipsxb_ddr_top/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       2.196       4.415         I_ipsxb_ddr_top/pll_clkin
                                                                           r       I_ipsxb_ddr_top/u_ddrp_rstn_sync/sig_async_r2[0]/CLK (GTP_DFF_C)

                                   tco                   0.329       4.744 r       I_ipsxb_ddr_top/u_ddrp_rstn_sync/sig_async_r2[0]/Q (GTP_DFF_C)
                                   net (fanout=1)        0.000       4.744         I_ipsxb_ddr_top/ddr_rstn
                                                                                   I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/N17/I (GTP_INV)
                                   td                    0.000       4.744 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/N17/Z (GTP_INV)
                                   net (fanout=1679)     2.332       7.076         I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_rdatapath/mcdq_prefetch_fifo/rst
                                                                           f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/cnt[2]/C (GTP_DFF_CE)

 Data arrival time                                                   7.076         Logic Levels: 1  
                                                                                   Logic: 0.329ns(12.364%), Route: 2.332ns(87.636%)
----------------------------------------------------------------------------------------------------

 Clock ref_clk (rising edge)                            20.000      20.000 r                        
 ref_clk                                                 0.000      20.000 r       ref_clk (port)   
                                   net (fanout=1)        0.000      20.000         ref_clk          
                                                                                   ref_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211      21.211 r       ref_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=345)      1.008      22.219         nt_ref_clk       
                                                                                   I_ipsxb_ddr_top/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000      22.219 r       I_ipsxb_ddr_top/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       2.196      24.415         I_ipsxb_ddr_top/pll_clkin
                                                                           r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/cnt[2]/CLK (GTP_DFF_CE)
 clock pessimism                                         0.000      24.415                          
 clock uncertainty                                      -0.050      24.365                          

 Recovery time                                          -0.542      23.823                          

 Data required time                                                 23.823                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.823                          
 Data arrival time                                                   7.076                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        16.747                          
====================================================================================================

====================================================================================================

Startpoint  : u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/phy_rstn_sync/sig_synced/CLK (GTP_DFF_C)
Endpoint    : u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/tx_rst_done_ref/C (GTP_DFF_CE)
Path Group  : ref_clk
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.415
  Launch Clock Delay      :  4.415
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ref_clk (rising edge)                             0.000       0.000 r                        
 ref_clk                                                 0.000       0.000 r       ref_clk (port)   
                                   net (fanout=1)        0.000       0.000         ref_clk          
                                                                                   ref_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       ref_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=345)      3.204       4.415         nt_ref_clk       
                                                                           r       u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/phy_rstn_sync/sig_synced/CLK (GTP_DFF_C)

                                   tco                   0.329       4.744 r       u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/phy_rstn_sync/sig_synced/Q (GTP_DFF_C)
                                   net (fanout=1)        0.000       4.744         u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/ref_rst_n
                                                                                   u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/N156/I (GTP_INV)
                                   td                    0.000       4.744 f       u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/N156/Z (GTP_INV)
                                   net (fanout=1)        0.464       5.208         u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/N156
                                                                           f       u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/tx_rst_done_ref/C (GTP_DFF_CE)

 Data arrival time                                                   5.208         Logic Levels: 1  
                                                                                   Logic: 0.329ns(41.488%), Route: 0.464ns(58.512%)
----------------------------------------------------------------------------------------------------

 Clock ref_clk (rising edge)                             0.000       0.000 r                        
 ref_clk                                                 0.000       0.000 r       ref_clk (port)   
                                   net (fanout=1)        0.000       0.000         ref_clk          
                                                                                   ref_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       ref_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=345)      3.204       4.415         nt_ref_clk       
                                                                           r       u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/tx_rst_done_ref/CLK (GTP_DFF_CE)
 clock pessimism                                         0.000       4.415                          
 clock uncertainty                                       0.000       4.415                          

 Removal time                                           -0.251       4.164                          

 Data required time                                                  4.164                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.164                          
 Data arrival time                                                   5.208                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.044                          
====================================================================================================

====================================================================================================

Startpoint  : u_refclk_buttonrstn_debounce/rstn_out/CLK (GTP_DFF_C)
Endpoint    : u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/button_rstn_sync/sig_async_ff/C (GTP_DFF_C)
Path Group  : ref_clk
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.415
  Launch Clock Delay      :  4.415
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ref_clk (rising edge)                             0.000       0.000 r                        
 ref_clk                                                 0.000       0.000 r       ref_clk (port)   
                                   net (fanout=1)        0.000       0.000         ref_clk          
                                                                                   ref_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       ref_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=345)      3.204       4.415         nt_ref_clk       
                                                                           r       u_refclk_buttonrstn_debounce/rstn_out/CLK (GTP_DFF_C)

                                   tco                   0.329       4.744 r       u_refclk_buttonrstn_debounce/rstn_out/Q (GTP_DFF_C)
                                   net (fanout=3)        0.000       4.744         sync_button_rst_n
                                                                                   u_ipsl_pcie_wrap/u_pcie_top/N16_1/I (GTP_INV)
                                   td                    0.000       4.744 f       u_ipsl_pcie_wrap/u_pcie_top/N16_1/Z (GTP_INV)
                                   net (fanout=2)        0.605       5.349         u_ipsl_pcie_wrap/u_pcie_top/N16_1
                                                                           f       u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/button_rstn_sync/sig_async_ff/C (GTP_DFF_C)

 Data arrival time                                                   5.349         Logic Levels: 1  
                                                                                   Logic: 0.329ns(35.225%), Route: 0.605ns(64.775%)
----------------------------------------------------------------------------------------------------

 Clock ref_clk (rising edge)                             0.000       0.000 r                        
 ref_clk                                                 0.000       0.000 r       ref_clk (port)   
                                   net (fanout=1)        0.000       0.000         ref_clk          
                                                                                   ref_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       ref_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=345)      3.204       4.415         nt_ref_clk       
                                                                           r       u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/button_rstn_sync/sig_async_ff/CLK (GTP_DFF_C)
 clock pessimism                                         0.000       4.415                          
 clock uncertainty                                       0.000       4.415                          

 Removal time                                           -0.251       4.164                          

 Data required time                                                  4.164                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.164                          
 Data arrival time                                                   5.349                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.185                          
====================================================================================================

====================================================================================================

Startpoint  : u_refclk_buttonrstn_debounce/rstn_out/CLK (GTP_DFF_C)
Endpoint    : u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/button_rstn_sync/sig_synced/C (GTP_DFF_C)
Path Group  : ref_clk
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.415
  Launch Clock Delay      :  4.415
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ref_clk (rising edge)                             0.000       0.000 r                        
 ref_clk                                                 0.000       0.000 r       ref_clk (port)   
                                   net (fanout=1)        0.000       0.000         ref_clk          
                                                                                   ref_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       ref_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=345)      3.204       4.415         nt_ref_clk       
                                                                           r       u_refclk_buttonrstn_debounce/rstn_out/CLK (GTP_DFF_C)

                                   tco                   0.329       4.744 r       u_refclk_buttonrstn_debounce/rstn_out/Q (GTP_DFF_C)
                                   net (fanout=3)        0.000       4.744         sync_button_rst_n
                                                                                   u_ipsl_pcie_wrap/u_pcie_top/N16_1/I (GTP_INV)
                                   td                    0.000       4.744 f       u_ipsl_pcie_wrap/u_pcie_top/N16_1/Z (GTP_INV)
                                   net (fanout=2)        0.605       5.349         u_ipsl_pcie_wrap/u_pcie_top/N16_1
                                                                           f       u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/button_rstn_sync/sig_synced/C (GTP_DFF_C)

 Data arrival time                                                   5.349         Logic Levels: 1  
                                                                                   Logic: 0.329ns(35.225%), Route: 0.605ns(64.775%)
----------------------------------------------------------------------------------------------------

 Clock ref_clk (rising edge)                             0.000       0.000 r                        
 ref_clk                                                 0.000       0.000 r       ref_clk (port)   
                                   net (fanout=1)        0.000       0.000         ref_clk          
                                                                                   ref_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       ref_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=345)      3.204       4.415         nt_ref_clk       
                                                                           r       u_ipsl_pcie_wrap/u_pcie_top/u_pcie_soft_phy/button_rstn_sync/sig_synced/CLK (GTP_DFF_C)
 clock pessimism                                         0.000       4.415                          
 clock uncertainty                                       0.000       4.415                          

 Removal time                                           -0.251       4.164                          

 Data required time                                                  4.164                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.164                          
 Data arrival time                                                   5.349                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.185                          
====================================================================================================

====================================================================================================

Startpoint  : hdmi_video_zoom/vs_in_d0/CLK (GTP_DFF_R)
Endpoint    : hdmi_video_zoom/user_interpolation_ram0/U_ipml_sdpram_interpolation_ram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/RSTA (GTP_DRM18K)
Path Group  : pix_clk_in
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.415
  Launch Clock Delay      :  4.415
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pix_clk_in (rising edge)                          0.000       0.000 r                        
 pix_clk_in                                              0.000       0.000 r       pix_clk_in (port)
                                   net (fanout=1)        0.000       0.000         pix_clk_in       
                                                                                   pix_clk_in_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       pix_clk_in_ibuf/O (GTP_INBUF)
                                   net (fanout=379)      3.204       4.415         nt_pix_clk_in    
                                                                           r       hdmi_video_zoom/vs_in_d0/CLK (GTP_DFF_R)

                                   tco                   0.329       4.744 r       hdmi_video_zoom/vs_in_d0/Q (GTP_DFF_R)
                                   net (fanout=4)        0.641       5.385         hdmi_video_zoom/vs_in_d0
                                                                                   hdmi_video_zoom/N47/I2 (GTP_LUT4)
                                   td                    0.420       5.805 r       hdmi_video_zoom/N47/Z (GTP_LUT4)
                                   net (fanout=121)      1.487       7.292         hdmi_video_zoom/N47
                                                                           r       hdmi_video_zoom/user_interpolation_ram0/U_ipml_sdpram_interpolation_ram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/RSTA (GTP_DRM18K)

 Data arrival time                                                   7.292         Logic Levels: 1  
                                                                                   Logic: 0.749ns(26.034%), Route: 2.128ns(73.966%)
----------------------------------------------------------------------------------------------------

 Clock pix_clk_in (rising edge)                          6.734       6.734 r                        
 pix_clk_in                                              0.000       6.734 r       pix_clk_in (port)
                                   net (fanout=1)        0.000       6.734         pix_clk_in       
                                                                                   pix_clk_in_ibuf/I (GTP_INBUF)
                                   td                    1.211       7.945 r       pix_clk_in_ibuf/O (GTP_INBUF)
                                   net (fanout=379)      3.204      11.149         nt_pix_clk_in    
                                                                           r       hdmi_video_zoom/user_interpolation_ram0/U_ipml_sdpram_interpolation_ram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/CLKA (GTP_DRM18K)
 clock pessimism                                         0.000      11.149                          
 clock uncertainty                                      -0.050      11.099                          

 Recovery time                                          -0.118      10.981                          

 Data required time                                                 10.981                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 10.981                          
 Data arrival time                                                   7.292                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         3.689                          
====================================================================================================

====================================================================================================

Startpoint  : hdmi_video_zoom/vs_in_d0/CLK (GTP_DFF_R)
Endpoint    : hdmi_video_zoom/user_interpolation_ram0/U_ipml_sdpram_interpolation_ram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/RSTA (GTP_DRM18K)
Path Group  : pix_clk_in
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.415
  Launch Clock Delay      :  4.415
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pix_clk_in (rising edge)                          0.000       0.000 r                        
 pix_clk_in                                              0.000       0.000 r       pix_clk_in (port)
                                   net (fanout=1)        0.000       0.000         pix_clk_in       
                                                                                   pix_clk_in_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       pix_clk_in_ibuf/O (GTP_INBUF)
                                   net (fanout=379)      3.204       4.415         nt_pix_clk_in    
                                                                           r       hdmi_video_zoom/vs_in_d0/CLK (GTP_DFF_R)

                                   tco                   0.329       4.744 r       hdmi_video_zoom/vs_in_d0/Q (GTP_DFF_R)
                                   net (fanout=4)        0.641       5.385         hdmi_video_zoom/vs_in_d0
                                                                                   hdmi_video_zoom/N47/I2 (GTP_LUT4)
                                   td                    0.420       5.805 r       hdmi_video_zoom/N47/Z (GTP_LUT4)
                                   net (fanout=121)      1.487       7.292         hdmi_video_zoom/N47
                                                                           r       hdmi_video_zoom/user_interpolation_ram0/U_ipml_sdpram_interpolation_ram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/RSTA (GTP_DRM18K)

 Data arrival time                                                   7.292         Logic Levels: 1  
                                                                                   Logic: 0.749ns(26.034%), Route: 2.128ns(73.966%)
----------------------------------------------------------------------------------------------------

 Clock pix_clk_in (rising edge)                          6.734       6.734 r                        
 pix_clk_in                                              0.000       6.734 r       pix_clk_in (port)
                                   net (fanout=1)        0.000       6.734         pix_clk_in       
                                                                                   pix_clk_in_ibuf/I (GTP_INBUF)
                                   td                    1.211       7.945 r       pix_clk_in_ibuf/O (GTP_INBUF)
                                   net (fanout=379)      3.204      11.149         nt_pix_clk_in    
                                                                           r       hdmi_video_zoom/user_interpolation_ram0/U_ipml_sdpram_interpolation_ram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/CLKA (GTP_DRM18K)
 clock pessimism                                         0.000      11.149                          
 clock uncertainty                                      -0.050      11.099                          

 Recovery time                                          -0.118      10.981                          

 Data required time                                                 10.981                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 10.981                          
 Data arrival time                                                   7.292                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         3.689                          
====================================================================================================

====================================================================================================

Startpoint  : hdmi_video_zoom/vs_in_d0/CLK (GTP_DFF_R)
Endpoint    : hdmi_video_zoom/user_interpolation_ram0/U_ipml_sdpram_interpolation_ram/ADDR_LOOP[0].DATA_LOOP[2].U_GTP_DRM18K/RSTA (GTP_DRM18K)
Path Group  : pix_clk_in
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.415
  Launch Clock Delay      :  4.415
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pix_clk_in (rising edge)                          0.000       0.000 r                        
 pix_clk_in                                              0.000       0.000 r       pix_clk_in (port)
                                   net (fanout=1)        0.000       0.000         pix_clk_in       
                                                                                   pix_clk_in_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       pix_clk_in_ibuf/O (GTP_INBUF)
                                   net (fanout=379)      3.204       4.415         nt_pix_clk_in    
                                                                           r       hdmi_video_zoom/vs_in_d0/CLK (GTP_DFF_R)

                                   tco                   0.329       4.744 r       hdmi_video_zoom/vs_in_d0/Q (GTP_DFF_R)
                                   net (fanout=4)        0.641       5.385         hdmi_video_zoom/vs_in_d0
                                                                                   hdmi_video_zoom/N47/I2 (GTP_LUT4)
                                   td                    0.420       5.805 r       hdmi_video_zoom/N47/Z (GTP_LUT4)
                                   net (fanout=121)      1.487       7.292         hdmi_video_zoom/N47
                                                                           r       hdmi_video_zoom/user_interpolation_ram0/U_ipml_sdpram_interpolation_ram/ADDR_LOOP[0].DATA_LOOP[2].U_GTP_DRM18K/RSTA (GTP_DRM18K)

 Data arrival time                                                   7.292         Logic Levels: 1  
                                                                                   Logic: 0.749ns(26.034%), Route: 2.128ns(73.966%)
----------------------------------------------------------------------------------------------------

 Clock pix_clk_in (rising edge)                          6.734       6.734 r                        
 pix_clk_in                                              0.000       6.734 r       pix_clk_in (port)
                                   net (fanout=1)        0.000       6.734         pix_clk_in       
                                                                                   pix_clk_in_ibuf/I (GTP_INBUF)
                                   td                    1.211       7.945 r       pix_clk_in_ibuf/O (GTP_INBUF)
                                   net (fanout=379)      3.204      11.149         nt_pix_clk_in    
                                                                           r       hdmi_video_zoom/user_interpolation_ram0/U_ipml_sdpram_interpolation_ram/ADDR_LOOP[0].DATA_LOOP[2].U_GTP_DRM18K/CLKA (GTP_DRM18K)
 clock pessimism                                         0.000      11.149                          
 clock uncertainty                                      -0.050      11.099                          

 Recovery time                                          -0.118      10.981                          

 Data required time                                                 10.981                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 10.981                          
 Data arrival time                                                   7.292                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         3.689                          
====================================================================================================

====================================================================================================

Startpoint  : user_axi_m_arbitration/user_rw_fifo_ctrl0/r_wr_rst/CLK (GTP_DFF_R)
Endpoint    : user_axi_m_arbitration/user_rw_fifo_ctrl0/user_write_ddr_fifo/U_ipml_fifo_write_ddr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_wfull/C (GTP_DFF_C)
Path Group  : pix_clk_in
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.415
  Launch Clock Delay      :  4.415
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pix_clk_in (rising edge)                          0.000       0.000 r                        
 pix_clk_in                                              0.000       0.000 r       pix_clk_in (port)
                                   net (fanout=1)        0.000       0.000         pix_clk_in       
                                                                                   pix_clk_in_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       pix_clk_in_ibuf/O (GTP_INBUF)
                                   net (fanout=379)      3.204       4.415         nt_pix_clk_in    
                                                                           r       user_axi_m_arbitration/user_rw_fifo_ctrl0/r_wr_rst/CLK (GTP_DFF_R)

                                   tco                   0.323       4.738 f       user_axi_m_arbitration/user_rw_fifo_ctrl0/r_wr_rst/Q (GTP_DFF_R)
                                   net (fanout=1)        0.464       5.202         user_axi_m_arbitration/user_rw_fifo_ctrl0/r_wr_rst
                                                                                   user_axi_m_arbitration/user_rw_fifo_ctrl0/N17/I1 (GTP_LUT3)
                                   td                    0.281       5.483 r       user_axi_m_arbitration/user_rw_fifo_ctrl0/N17/Z (GTP_LUT3)
                                   net (fanout=204)      1.154       6.637         user_axi_m_arbitration/user_rw_fifo_ctrl0/N17
                                                                           r       user_axi_m_arbitration/user_rw_fifo_ctrl0/user_write_ddr_fifo/U_ipml_fifo_write_ddr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_wfull/C (GTP_DFF_C)

 Data arrival time                                                   6.637         Logic Levels: 1  
                                                                                   Logic: 0.604ns(27.183%), Route: 1.618ns(72.817%)
----------------------------------------------------------------------------------------------------

 Clock pix_clk_in (rising edge)                          0.000       0.000 r                        
 pix_clk_in                                              0.000       0.000 r       pix_clk_in (port)
                                   net (fanout=1)        0.000       0.000         pix_clk_in       
                                                                                   pix_clk_in_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       pix_clk_in_ibuf/O (GTP_INBUF)
                                   net (fanout=379)      3.204       4.415         nt_pix_clk_in    
                                                                           r       user_axi_m_arbitration/user_rw_fifo_ctrl0/user_write_ddr_fifo/U_ipml_fifo_write_ddr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_wfull/CLK (GTP_DFF_C)
 clock pessimism                                         0.000       4.415                          
 clock uncertainty                                       0.000       4.415                          

 Removal time                                           -0.258       4.157                          

 Data required time                                                  4.157                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.157                          
 Data arrival time                                                   6.637                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.480                          
====================================================================================================

====================================================================================================

Startpoint  : user_axi_m_arbitration/user_rw_fifo_ctrl0/r_wr_rst/CLK (GTP_DFF_R)
Endpoint    : user_axi_m_arbitration/user_rw_fifo_ctrl0/user_write_ddr_fifo/U_ipml_fifo_write_ddr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[0]/C (GTP_DFF_CE)
Path Group  : pix_clk_in
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.415
  Launch Clock Delay      :  4.415
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pix_clk_in (rising edge)                          0.000       0.000 r                        
 pix_clk_in                                              0.000       0.000 r       pix_clk_in (port)
                                   net (fanout=1)        0.000       0.000         pix_clk_in       
                                                                                   pix_clk_in_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       pix_clk_in_ibuf/O (GTP_INBUF)
                                   net (fanout=379)      3.204       4.415         nt_pix_clk_in    
                                                                           r       user_axi_m_arbitration/user_rw_fifo_ctrl0/r_wr_rst/CLK (GTP_DFF_R)

                                   tco                   0.323       4.738 f       user_axi_m_arbitration/user_rw_fifo_ctrl0/r_wr_rst/Q (GTP_DFF_R)
                                   net (fanout=1)        0.464       5.202         user_axi_m_arbitration/user_rw_fifo_ctrl0/r_wr_rst
                                                                                   user_axi_m_arbitration/user_rw_fifo_ctrl0/N17/I1 (GTP_LUT3)
                                   td                    0.281       5.483 r       user_axi_m_arbitration/user_rw_fifo_ctrl0/N17/Z (GTP_LUT3)
                                   net (fanout=204)      1.154       6.637         user_axi_m_arbitration/user_rw_fifo_ctrl0/N17
                                                                           r       user_axi_m_arbitration/user_rw_fifo_ctrl0/user_write_ddr_fifo/U_ipml_fifo_write_ddr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[0]/C (GTP_DFF_CE)

 Data arrival time                                                   6.637         Logic Levels: 1  
                                                                                   Logic: 0.604ns(27.183%), Route: 1.618ns(72.817%)
----------------------------------------------------------------------------------------------------

 Clock pix_clk_in (rising edge)                          0.000       0.000 r                        
 pix_clk_in                                              0.000       0.000 r       pix_clk_in (port)
                                   net (fanout=1)        0.000       0.000         pix_clk_in       
                                                                                   pix_clk_in_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       pix_clk_in_ibuf/O (GTP_INBUF)
                                   net (fanout=379)      3.204       4.415         nt_pix_clk_in    
                                                                           r       user_axi_m_arbitration/user_rw_fifo_ctrl0/user_write_ddr_fifo/U_ipml_fifo_write_ddr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[0]/CLK (GTP_DFF_CE)
 clock pessimism                                         0.000       4.415                          
 clock uncertainty                                       0.000       4.415                          

 Removal time                                           -0.258       4.157                          

 Data required time                                                  4.157                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.157                          
 Data arrival time                                                   6.637                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.480                          
====================================================================================================

====================================================================================================

Startpoint  : user_axi_m_arbitration/user_rw_fifo_ctrl0/r_wr_rst/CLK (GTP_DFF_R)
Endpoint    : user_axi_m_arbitration/user_rw_fifo_ctrl0/user_write_ddr_fifo/U_ipml_fifo_write_ddr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[1]/C (GTP_DFF_CE)
Path Group  : pix_clk_in
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.415
  Launch Clock Delay      :  4.415
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pix_clk_in (rising edge)                          0.000       0.000 r                        
 pix_clk_in                                              0.000       0.000 r       pix_clk_in (port)
                                   net (fanout=1)        0.000       0.000         pix_clk_in       
                                                                                   pix_clk_in_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       pix_clk_in_ibuf/O (GTP_INBUF)
                                   net (fanout=379)      3.204       4.415         nt_pix_clk_in    
                                                                           r       user_axi_m_arbitration/user_rw_fifo_ctrl0/r_wr_rst/CLK (GTP_DFF_R)

                                   tco                   0.323       4.738 f       user_axi_m_arbitration/user_rw_fifo_ctrl0/r_wr_rst/Q (GTP_DFF_R)
                                   net (fanout=1)        0.464       5.202         user_axi_m_arbitration/user_rw_fifo_ctrl0/r_wr_rst
                                                                                   user_axi_m_arbitration/user_rw_fifo_ctrl0/N17/I1 (GTP_LUT3)
                                   td                    0.281       5.483 r       user_axi_m_arbitration/user_rw_fifo_ctrl0/N17/Z (GTP_LUT3)
                                   net (fanout=204)      1.154       6.637         user_axi_m_arbitration/user_rw_fifo_ctrl0/N17
                                                                           r       user_axi_m_arbitration/user_rw_fifo_ctrl0/user_write_ddr_fifo/U_ipml_fifo_write_ddr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[1]/C (GTP_DFF_CE)

 Data arrival time                                                   6.637         Logic Levels: 1  
                                                                                   Logic: 0.604ns(27.183%), Route: 1.618ns(72.817%)
----------------------------------------------------------------------------------------------------

 Clock pix_clk_in (rising edge)                          0.000       0.000 r                        
 pix_clk_in                                              0.000       0.000 r       pix_clk_in (port)
                                   net (fanout=1)        0.000       0.000         pix_clk_in       
                                                                                   pix_clk_in_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       pix_clk_in_ibuf/O (GTP_INBUF)
                                   net (fanout=379)      3.204       4.415         nt_pix_clk_in    
                                                                           r       user_axi_m_arbitration/user_rw_fifo_ctrl0/user_write_ddr_fifo/U_ipml_fifo_write_ddr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[1]/CLK (GTP_DFF_CE)
 clock pessimism                                         0.000       4.415                          
 clock uncertainty                                       0.000       4.415                          

 Removal time                                           -0.258       4.157                          

 Data required time                                                  4.157                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.157                          
 Data arrival time                                                   6.637                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.480                          
====================================================================================================

====================================================================================================

Startpoint  : I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_dfi/dfi_init_complete/CLK (GTP_DFF_CE)
Endpoint    : user_axi_m_arbitration/user_rw_fifo_ctrl0/user_read_ddr_fifo/U_ipml_fifo_read_ddr_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM9K/RSTA (GTP_DRM9K)
Path Group  : ddrphy_clkin
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.911
  Launch Clock Delay      :  6.911
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 ref_clk                                                 0.000       0.000 r       ref_clk (port)   
                                   net (fanout=1)        0.000       0.000         ref_clk          
                                                                                   ref_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       ref_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=345)      1.008       2.219         nt_ref_clk       
                                                                                   I_ipsxb_ddr_top/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.219 r       I_ipsxb_ddr_top/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       0.847       3.066         I_ipsxb_ddr_top/pll_clkin
                                                                                   I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       3.160 r       I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605       3.765         I_ipsxb_ddr_top/ddrphy_ioclk_source [0]
                                                                                   I_ipsxb_ddr_top/I_GTP_CLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000       3.765 r       I_ipsxb_ddr_top/I_GTP_CLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=4734)     3.146       6.911         ddr_ip_clk       
                                                                           r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_dfi/dfi_init_complete/CLK (GTP_DFF_CE)

                                   tco                   0.329       7.240 r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_dfi/dfi_init_complete/Q (GTP_DFF_CE)
                                   net (fanout=76)       1.159       8.399         nt_ddr_init_done 
                                                                                   user_axi_m_arbitration/user_rw_fifo_ctrl0/N21/I2 (GTP_LUT3)
                                   td                    0.185       8.584 r       user_axi_m_arbitration/user_rw_fifo_ctrl0/N21/Z (GTP_LUT3)
                                   net (fanout=388)      1.989      10.573         user_axi_m_arbitration/user_rw_fifo_ctrl0/N21
                                                                           r       user_axi_m_arbitration/user_rw_fifo_ctrl0/user_read_ddr_fifo/U_ipml_fifo_read_ddr_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM9K/RSTA (GTP_DRM9K)

 Data arrival time                                                  10.573         Logic Levels: 1  
                                                                                   Logic: 0.514ns(14.036%), Route: 3.148ns(85.964%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                       10.000      10.000 r                        
 ref_clk                                                 0.000      10.000 r       ref_clk (port)   
                                   net (fanout=1)        0.000      10.000         ref_clk          
                                                                                   ref_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211      11.211 r       ref_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=345)      1.008      12.219         nt_ref_clk       
                                                                                   I_ipsxb_ddr_top/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000      12.219 r       I_ipsxb_ddr_top/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       0.847      13.066         I_ipsxb_ddr_top/pll_clkin
                                                                                   I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094      13.160 r       I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605      13.765         I_ipsxb_ddr_top/ddrphy_ioclk_source [0]
                                                                                   I_ipsxb_ddr_top/I_GTP_CLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000      13.765 r       I_ipsxb_ddr_top/I_GTP_CLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=4734)     3.146      16.911         ddr_ip_clk       
                                                                           r       user_axi_m_arbitration/user_rw_fifo_ctrl0/user_read_ddr_fifo/U_ipml_fifo_read_ddr_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM9K/CLKA (GTP_DRM9K)
 clock pessimism                                         0.000      16.911                          
 clock uncertainty                                      -0.350      16.561                          

 Recovery time                                          -0.118      16.443                          

 Data required time                                                 16.443                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 16.443                          
 Data arrival time                                                  10.573                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         5.870                          
====================================================================================================

====================================================================================================

Startpoint  : I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_dfi/dfi_init_complete/CLK (GTP_DFF_CE)
Endpoint    : user_axi_m_arbitration/user_rw_fifo_ctrl0/user_read_ddr_fifo/U_ipml_fifo_read_ddr_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[2].U_GTP_DRM9K/RSTA (GTP_DRM9K)
Path Group  : ddrphy_clkin
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.911
  Launch Clock Delay      :  6.911
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 ref_clk                                                 0.000       0.000 r       ref_clk (port)   
                                   net (fanout=1)        0.000       0.000         ref_clk          
                                                                                   ref_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       ref_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=345)      1.008       2.219         nt_ref_clk       
                                                                                   I_ipsxb_ddr_top/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.219 r       I_ipsxb_ddr_top/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       0.847       3.066         I_ipsxb_ddr_top/pll_clkin
                                                                                   I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       3.160 r       I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605       3.765         I_ipsxb_ddr_top/ddrphy_ioclk_source [0]
                                                                                   I_ipsxb_ddr_top/I_GTP_CLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000       3.765 r       I_ipsxb_ddr_top/I_GTP_CLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=4734)     3.146       6.911         ddr_ip_clk       
                                                                           r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_dfi/dfi_init_complete/CLK (GTP_DFF_CE)

                                   tco                   0.329       7.240 r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_dfi/dfi_init_complete/Q (GTP_DFF_CE)
                                   net (fanout=76)       1.159       8.399         nt_ddr_init_done 
                                                                                   user_axi_m_arbitration/user_rw_fifo_ctrl0/N21/I2 (GTP_LUT3)
                                   td                    0.185       8.584 r       user_axi_m_arbitration/user_rw_fifo_ctrl0/N21/Z (GTP_LUT3)
                                   net (fanout=388)      1.989      10.573         user_axi_m_arbitration/user_rw_fifo_ctrl0/N21
                                                                           r       user_axi_m_arbitration/user_rw_fifo_ctrl0/user_read_ddr_fifo/U_ipml_fifo_read_ddr_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[2].U_GTP_DRM9K/RSTA (GTP_DRM9K)

 Data arrival time                                                  10.573         Logic Levels: 1  
                                                                                   Logic: 0.514ns(14.036%), Route: 3.148ns(85.964%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                       10.000      10.000 r                        
 ref_clk                                                 0.000      10.000 r       ref_clk (port)   
                                   net (fanout=1)        0.000      10.000         ref_clk          
                                                                                   ref_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211      11.211 r       ref_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=345)      1.008      12.219         nt_ref_clk       
                                                                                   I_ipsxb_ddr_top/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000      12.219 r       I_ipsxb_ddr_top/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       0.847      13.066         I_ipsxb_ddr_top/pll_clkin
                                                                                   I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094      13.160 r       I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605      13.765         I_ipsxb_ddr_top/ddrphy_ioclk_source [0]
                                                                                   I_ipsxb_ddr_top/I_GTP_CLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000      13.765 r       I_ipsxb_ddr_top/I_GTP_CLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=4734)     3.146      16.911         ddr_ip_clk       
                                                                           r       user_axi_m_arbitration/user_rw_fifo_ctrl0/user_read_ddr_fifo/U_ipml_fifo_read_ddr_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[2].U_GTP_DRM9K/CLKA (GTP_DRM9K)
 clock pessimism                                         0.000      16.911                          
 clock uncertainty                                      -0.350      16.561                          

 Recovery time                                          -0.118      16.443                          

 Data required time                                                 16.443                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 16.443                          
 Data arrival time                                                  10.573                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         5.870                          
====================================================================================================

====================================================================================================

Startpoint  : I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_dfi/dfi_init_complete/CLK (GTP_DFF_CE)
Endpoint    : user_axi_m_arbitration/user_rw_fifo_ctrl0/user_read_ddr_fifo/U_ipml_fifo_read_ddr_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[3].U_GTP_DRM9K/RSTA (GTP_DRM9K)
Path Group  : ddrphy_clkin
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.911
  Launch Clock Delay      :  6.911
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 ref_clk                                                 0.000       0.000 r       ref_clk (port)   
                                   net (fanout=1)        0.000       0.000         ref_clk          
                                                                                   ref_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       ref_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=345)      1.008       2.219         nt_ref_clk       
                                                                                   I_ipsxb_ddr_top/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.219 r       I_ipsxb_ddr_top/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       0.847       3.066         I_ipsxb_ddr_top/pll_clkin
                                                                                   I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       3.160 r       I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605       3.765         I_ipsxb_ddr_top/ddrphy_ioclk_source [0]
                                                                                   I_ipsxb_ddr_top/I_GTP_CLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000       3.765 r       I_ipsxb_ddr_top/I_GTP_CLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=4734)     3.146       6.911         ddr_ip_clk       
                                                                           r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_dfi/dfi_init_complete/CLK (GTP_DFF_CE)

                                   tco                   0.329       7.240 r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_dfi/dfi_init_complete/Q (GTP_DFF_CE)
                                   net (fanout=76)       1.159       8.399         nt_ddr_init_done 
                                                                                   user_axi_m_arbitration/user_rw_fifo_ctrl0/N21/I2 (GTP_LUT3)
                                   td                    0.185       8.584 r       user_axi_m_arbitration/user_rw_fifo_ctrl0/N21/Z (GTP_LUT3)
                                   net (fanout=388)      1.989      10.573         user_axi_m_arbitration/user_rw_fifo_ctrl0/N21
                                                                           r       user_axi_m_arbitration/user_rw_fifo_ctrl0/user_read_ddr_fifo/U_ipml_fifo_read_ddr_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[3].U_GTP_DRM9K/RSTA (GTP_DRM9K)

 Data arrival time                                                  10.573         Logic Levels: 1  
                                                                                   Logic: 0.514ns(14.036%), Route: 3.148ns(85.964%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                       10.000      10.000 r                        
 ref_clk                                                 0.000      10.000 r       ref_clk (port)   
                                   net (fanout=1)        0.000      10.000         ref_clk          
                                                                                   ref_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211      11.211 r       ref_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=345)      1.008      12.219         nt_ref_clk       
                                                                                   I_ipsxb_ddr_top/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000      12.219 r       I_ipsxb_ddr_top/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       0.847      13.066         I_ipsxb_ddr_top/pll_clkin
                                                                                   I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094      13.160 r       I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605      13.765         I_ipsxb_ddr_top/ddrphy_ioclk_source [0]
                                                                                   I_ipsxb_ddr_top/I_GTP_CLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000      13.765 r       I_ipsxb_ddr_top/I_GTP_CLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=4734)     3.146      16.911         ddr_ip_clk       
                                                                           r       user_axi_m_arbitration/user_rw_fifo_ctrl0/user_read_ddr_fifo/U_ipml_fifo_read_ddr_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[3].U_GTP_DRM9K/CLKA (GTP_DRM9K)
 clock pessimism                                         0.000      16.911                          
 clock uncertainty                                      -0.350      16.561                          

 Recovery time                                          -0.118      16.443                          

 Data required time                                                 16.443                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 16.443                          
 Data arrival time                                                  10.573                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         5.870                          
====================================================================================================

====================================================================================================

Startpoint  : I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_training_ctrl/ddrphy_dqs_training_rstn/CLK (GTP_DFF_C)
Endpoint    : I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_ca_group[0].u_ddc_ca/RST_TRAINING_N (GTP_DDC_E1)
Path Group  : ddrphy_clkin
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.911
  Launch Clock Delay      :  6.911
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 ref_clk                                                 0.000       0.000 r       ref_clk (port)   
                                   net (fanout=1)        0.000       0.000         ref_clk          
                                                                                   ref_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       ref_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=345)      1.008       2.219         nt_ref_clk       
                                                                                   I_ipsxb_ddr_top/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.219 r       I_ipsxb_ddr_top/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       0.847       3.066         I_ipsxb_ddr_top/pll_clkin
                                                                                   I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       3.160 r       I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605       3.765         I_ipsxb_ddr_top/ddrphy_ioclk_source [0]
                                                                                   I_ipsxb_ddr_top/I_GTP_CLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000       3.765 r       I_ipsxb_ddr_top/I_GTP_CLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=4734)     3.146       6.911         ddr_ip_clk       
                                                                           r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_training_ctrl/ddrphy_dqs_training_rstn/CLK (GTP_DFF_C)

                                   tco                   0.323       7.234 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_training_ctrl/ddrphy_dqs_training_rstn/Q (GTP_DFF_C)
                                   net (fanout=10)       0.758       7.992         I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_dqs_training_rstn
                                                                           f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_ca_group[0].u_ddc_ca/RST_TRAINING_N (GTP_DDC_E1)

 Data arrival time                                                   7.992         Logic Levels: 0  
                                                                                   Logic: 0.323ns(29.880%), Route: 0.758ns(70.120%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 ref_clk                                                 0.000       0.000 r       ref_clk (port)   
                                   net (fanout=1)        0.000       0.000         ref_clk          
                                                                                   ref_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       ref_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=345)      1.008       2.219         nt_ref_clk       
                                                                                   I_ipsxb_ddr_top/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.219 r       I_ipsxb_ddr_top/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       0.847       3.066         I_ipsxb_ddr_top/pll_clkin
                                                                                   I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       3.160 r       I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605       3.765         I_ipsxb_ddr_top/ddrphy_ioclk_source [0]
                                                                                   I_ipsxb_ddr_top/I_GTP_CLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000       3.765 r       I_ipsxb_ddr_top/I_GTP_CLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=4734)     3.146       6.911         ddr_ip_clk       
                                                                           r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_ca_group[0].u_ddc_ca/CLKB (GTP_DDC_E1)
 clock pessimism                                         0.000       6.911                          
 clock uncertainty                                       0.200       7.111                          

 Removal time                                           -0.011       7.100                          

 Data required time                                                  7.100                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.100                          
 Data arrival time                                                   7.992                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.892                          
====================================================================================================

====================================================================================================

Startpoint  : I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_training_ctrl/ddrphy_dqs_training_rstn/CLK (GTP_DFF_C)
Endpoint    : I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_ca_group[1].u_ddc_ca/RST_TRAINING_N (GTP_DDC_E1)
Path Group  : ddrphy_clkin
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.911
  Launch Clock Delay      :  6.911
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 ref_clk                                                 0.000       0.000 r       ref_clk (port)   
                                   net (fanout=1)        0.000       0.000         ref_clk          
                                                                                   ref_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       ref_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=345)      1.008       2.219         nt_ref_clk       
                                                                                   I_ipsxb_ddr_top/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.219 r       I_ipsxb_ddr_top/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       0.847       3.066         I_ipsxb_ddr_top/pll_clkin
                                                                                   I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       3.160 r       I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605       3.765         I_ipsxb_ddr_top/ddrphy_ioclk_source [0]
                                                                                   I_ipsxb_ddr_top/I_GTP_CLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000       3.765 r       I_ipsxb_ddr_top/I_GTP_CLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=4734)     3.146       6.911         ddr_ip_clk       
                                                                           r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_training_ctrl/ddrphy_dqs_training_rstn/CLK (GTP_DFF_C)

                                   tco                   0.323       7.234 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_training_ctrl/ddrphy_dqs_training_rstn/Q (GTP_DFF_C)
                                   net (fanout=10)       0.758       7.992         I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_dqs_training_rstn
                                                                           f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_ca_group[1].u_ddc_ca/RST_TRAINING_N (GTP_DDC_E1)

 Data arrival time                                                   7.992         Logic Levels: 0  
                                                                                   Logic: 0.323ns(29.880%), Route: 0.758ns(70.120%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 ref_clk                                                 0.000       0.000 r       ref_clk (port)   
                                   net (fanout=1)        0.000       0.000         ref_clk          
                                                                                   ref_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       ref_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=345)      1.008       2.219         nt_ref_clk       
                                                                                   I_ipsxb_ddr_top/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.219 r       I_ipsxb_ddr_top/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       0.847       3.066         I_ipsxb_ddr_top/pll_clkin
                                                                                   I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       3.160 r       I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605       3.765         I_ipsxb_ddr_top/ddrphy_ioclk_source [0]
                                                                                   I_ipsxb_ddr_top/I_GTP_CLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000       3.765 r       I_ipsxb_ddr_top/I_GTP_CLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=4734)     3.146       6.911         ddr_ip_clk       
                                                                           r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_ca_group[1].u_ddc_ca/CLKB (GTP_DDC_E1)
 clock pessimism                                         0.000       6.911                          
 clock uncertainty                                       0.200       7.111                          

 Removal time                                           -0.011       7.100                          

 Data required time                                                  7.100                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.100                          
 Data arrival time                                                   7.992                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.892                          
====================================================================================================

====================================================================================================

Startpoint  : I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_training_ctrl/ddrphy_dqs_training_rstn/CLK (GTP_DFF_C)
Endpoint    : I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_ca_group[2].u_ddc_ca/RST_TRAINING_N (GTP_DDC_E1)
Path Group  : ddrphy_clkin
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.911
  Launch Clock Delay      :  6.911
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 ref_clk                                                 0.000       0.000 r       ref_clk (port)   
                                   net (fanout=1)        0.000       0.000         ref_clk          
                                                                                   ref_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       ref_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=345)      1.008       2.219         nt_ref_clk       
                                                                                   I_ipsxb_ddr_top/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.219 r       I_ipsxb_ddr_top/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       0.847       3.066         I_ipsxb_ddr_top/pll_clkin
                                                                                   I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       3.160 r       I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605       3.765         I_ipsxb_ddr_top/ddrphy_ioclk_source [0]
                                                                                   I_ipsxb_ddr_top/I_GTP_CLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000       3.765 r       I_ipsxb_ddr_top/I_GTP_CLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=4734)     3.146       6.911         ddr_ip_clk       
                                                                           r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_training_ctrl/ddrphy_dqs_training_rstn/CLK (GTP_DFF_C)

                                   tco                   0.323       7.234 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_training_ctrl/ddrphy_dqs_training_rstn/Q (GTP_DFF_C)
                                   net (fanout=10)       0.758       7.992         I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_dqs_training_rstn
                                                                           f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_ca_group[2].u_ddc_ca/RST_TRAINING_N (GTP_DDC_E1)

 Data arrival time                                                   7.992         Logic Levels: 0  
                                                                                   Logic: 0.323ns(29.880%), Route: 0.758ns(70.120%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 ref_clk                                                 0.000       0.000 r       ref_clk (port)   
                                   net (fanout=1)        0.000       0.000         ref_clk          
                                                                                   ref_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       ref_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=345)      1.008       2.219         nt_ref_clk       
                                                                                   I_ipsxb_ddr_top/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.219 r       I_ipsxb_ddr_top/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       0.847       3.066         I_ipsxb_ddr_top/pll_clkin
                                                                                   I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       3.160 r       I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605       3.765         I_ipsxb_ddr_top/ddrphy_ioclk_source [0]
                                                                                   I_ipsxb_ddr_top/I_GTP_CLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000       3.765 r       I_ipsxb_ddr_top/I_GTP_CLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=4734)     3.146       6.911         ddr_ip_clk       
                                                                           r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_ca_group[2].u_ddc_ca/CLKB (GTP_DDC_E1)
 clock pessimism                                         0.000       6.911                          
 clock uncertainty                                       0.200       7.111                          

 Removal time                                           -0.011       7.100                          

 Data required time                                                  7.100                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  7.100                          
 Data arrival time                                                   7.992                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.892                          
====================================================================================================

====================================================================================================

Startpoint  : eth0_img_pkt/img_vsync_d0/CLK (GTP_DFF_C)
Endpoint    : eth0_img_pkt/u_eth_pkt_fifo/U_ipml_fifo_eth_pkt_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_wfull/C (GTP_DFF_C)
Path Group  : pix_clk_out
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.333
  Launch Clock Delay      :  5.333
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pix_clk_out (rising edge)                         0.000       0.000 r                        
 ref_clk                                                 0.000       0.000 r       ref_clk (port)   
                                   net (fanout=1)        0.000       0.000         ref_clk          
                                                                                   ref_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       ref_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=345)      1.856       3.067         nt_ref_clk       
                                                                                   user_pll_video_out/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       3.161 r       user_pll_video_out/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=1185)     2.172       5.333         nt_pix_clk_out   
                                                                           r       eth0_img_pkt/img_vsync_d0/CLK (GTP_DFF_C)

                                   tco                   0.329       5.662 r       eth0_img_pkt/img_vsync_d0/Q (GTP_DFF_C)
                                   net (fanout=44)       0.998       6.660         eth0_img_pkt/img_vsync_d0
                                                                                   eth0_img_pkt/N3/I1 (GTP_LUT2)
                                   td                    0.215       6.875 f       eth0_img_pkt/N3/Z (GTP_LUT2)
                                   net (fanout=123)      1.018       7.893         eth0_img_pkt/pos_vsync
                                                                           f       eth0_img_pkt/u_eth_pkt_fifo/U_ipml_fifo_eth_pkt_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_wfull/C (GTP_DFF_C)

 Data arrival time                                                   7.893         Logic Levels: 1  
                                                                                   Logic: 0.544ns(21.250%), Route: 2.016ns(78.750%)
----------------------------------------------------------------------------------------------------

 Clock pix_clk_out (rising edge)                         6.666       6.666 r                        
 ref_clk                                                 0.000       6.666 r       ref_clk (port)   
                                   net (fanout=1)        0.000       6.666         ref_clk          
                                                                                   ref_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       7.877 r       ref_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=345)      1.856       9.733         nt_ref_clk       
                                                                                   user_pll_video_out/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       9.827 r       user_pll_video_out/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=1185)     2.172      11.999         nt_pix_clk_out   
                                                                           r       eth0_img_pkt/u_eth_pkt_fifo/U_ipml_fifo_eth_pkt_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_wfull/CLK (GTP_DFF_C)
 clock pessimism                                         0.000      11.999                          
 clock uncertainty                                      -0.150      11.849                          

 Recovery time                                          -0.542      11.307                          

 Data required time                                                 11.307                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 11.307                          
 Data arrival time                                                   7.893                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         3.414                          
====================================================================================================

====================================================================================================

Startpoint  : eth0_img_pkt/img_vsync_d0/CLK (GTP_DFF_C)
Endpoint    : eth0_img_pkt/u_eth_pkt_fifo/U_ipml_fifo_eth_pkt_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[0]/C (GTP_DFF_CE)
Path Group  : pix_clk_out
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.333
  Launch Clock Delay      :  5.333
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pix_clk_out (rising edge)                         0.000       0.000 r                        
 ref_clk                                                 0.000       0.000 r       ref_clk (port)   
                                   net (fanout=1)        0.000       0.000         ref_clk          
                                                                                   ref_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       ref_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=345)      1.856       3.067         nt_ref_clk       
                                                                                   user_pll_video_out/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       3.161 r       user_pll_video_out/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=1185)     2.172       5.333         nt_pix_clk_out   
                                                                           r       eth0_img_pkt/img_vsync_d0/CLK (GTP_DFF_C)

                                   tco                   0.329       5.662 r       eth0_img_pkt/img_vsync_d0/Q (GTP_DFF_C)
                                   net (fanout=44)       0.998       6.660         eth0_img_pkt/img_vsync_d0
                                                                                   eth0_img_pkt/N3/I1 (GTP_LUT2)
                                   td                    0.215       6.875 f       eth0_img_pkt/N3/Z (GTP_LUT2)
                                   net (fanout=123)      1.018       7.893         eth0_img_pkt/pos_vsync
                                                                           f       eth0_img_pkt/u_eth_pkt_fifo/U_ipml_fifo_eth_pkt_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[0]/C (GTP_DFF_CE)

 Data arrival time                                                   7.893         Logic Levels: 1  
                                                                                   Logic: 0.544ns(21.250%), Route: 2.016ns(78.750%)
----------------------------------------------------------------------------------------------------

 Clock pix_clk_out (rising edge)                         6.666       6.666 r                        
 ref_clk                                                 0.000       6.666 r       ref_clk (port)   
                                   net (fanout=1)        0.000       6.666         ref_clk          
                                                                                   ref_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       7.877 r       ref_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=345)      1.856       9.733         nt_ref_clk       
                                                                                   user_pll_video_out/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       9.827 r       user_pll_video_out/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=1185)     2.172      11.999         nt_pix_clk_out   
                                                                           r       eth0_img_pkt/u_eth_pkt_fifo/U_ipml_fifo_eth_pkt_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[0]/CLK (GTP_DFF_CE)
 clock pessimism                                         0.000      11.999                          
 clock uncertainty                                      -0.150      11.849                          

 Recovery time                                          -0.542      11.307                          

 Data required time                                                 11.307                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 11.307                          
 Data arrival time                                                   7.893                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         3.414                          
====================================================================================================

====================================================================================================

Startpoint  : eth0_img_pkt/img_vsync_d0/CLK (GTP_DFF_C)
Endpoint    : eth0_img_pkt/u_eth_pkt_fifo/U_ipml_fifo_eth_pkt_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[1]/C (GTP_DFF_CE)
Path Group  : pix_clk_out
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.333
  Launch Clock Delay      :  5.333
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pix_clk_out (rising edge)                         0.000       0.000 r                        
 ref_clk                                                 0.000       0.000 r       ref_clk (port)   
                                   net (fanout=1)        0.000       0.000         ref_clk          
                                                                                   ref_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       ref_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=345)      1.856       3.067         nt_ref_clk       
                                                                                   user_pll_video_out/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       3.161 r       user_pll_video_out/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=1185)     2.172       5.333         nt_pix_clk_out   
                                                                           r       eth0_img_pkt/img_vsync_d0/CLK (GTP_DFF_C)

                                   tco                   0.329       5.662 r       eth0_img_pkt/img_vsync_d0/Q (GTP_DFF_C)
                                   net (fanout=44)       0.998       6.660         eth0_img_pkt/img_vsync_d0
                                                                                   eth0_img_pkt/N3/I1 (GTP_LUT2)
                                   td                    0.215       6.875 f       eth0_img_pkt/N3/Z (GTP_LUT2)
                                   net (fanout=123)      1.018       7.893         eth0_img_pkt/pos_vsync
                                                                           f       eth0_img_pkt/u_eth_pkt_fifo/U_ipml_fifo_eth_pkt_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[1]/C (GTP_DFF_CE)

 Data arrival time                                                   7.893         Logic Levels: 1  
                                                                                   Logic: 0.544ns(21.250%), Route: 2.016ns(78.750%)
----------------------------------------------------------------------------------------------------

 Clock pix_clk_out (rising edge)                         6.666       6.666 r                        
 ref_clk                                                 0.000       6.666 r       ref_clk (port)   
                                   net (fanout=1)        0.000       6.666         ref_clk          
                                                                                   ref_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       7.877 r       ref_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=345)      1.856       9.733         nt_ref_clk       
                                                                                   user_pll_video_out/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       9.827 r       user_pll_video_out/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=1185)     2.172      11.999         nt_pix_clk_out   
                                                                           r       eth0_img_pkt/u_eth_pkt_fifo/U_ipml_fifo_eth_pkt_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[1]/CLK (GTP_DFF_CE)
 clock pessimism                                         0.000      11.999                          
 clock uncertainty                                      -0.150      11.849                          

 Recovery time                                          -0.542      11.307                          

 Data required time                                                 11.307                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 11.307                          
 Data arrival time                                                   7.893                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         3.414                          
====================================================================================================

====================================================================================================

Startpoint  : eth_video_zoom/vs_in_d0/CLK (GTP_DFF_R)
Endpoint    : eth_video_zoom/user_interpolation_ram0/U_ipml_sdpram_interpolation_ram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/RSTA (GTP_DRM18K)
Path Group  : pix_clk_out
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.514  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.847
  Launch Clock Delay      :  5.333
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pix_clk_out (rising edge)                         0.000       0.000 r                        
 ref_clk                                                 0.000       0.000 r       ref_clk (port)   
                                   net (fanout=1)        0.000       0.000         ref_clk          
                                                                                   ref_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       ref_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=345)      1.856       3.067         nt_ref_clk       
                                                                                   user_pll_video_out/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       3.161 r       user_pll_video_out/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=1185)     2.172       5.333         nt_pix_clk_out   
                                                                           r       eth_video_zoom/vs_in_d0/CLK (GTP_DFF_R)

                                   tco                   0.323       5.656 f       eth_video_zoom/vs_in_d0/Q (GTP_DFF_R)
                                   net (fanout=5)        0.670       6.326         eth_video_zoom/vs_in_d0
                                                                                   eth_video_zoom/N47/I2 (GTP_LUT3)
                                   td                    0.172       6.498 f       eth_video_zoom/N47/Z (GTP_LUT3)
                                   net (fanout=120)      1.482       7.980         eth_video_zoom/N47
                                                                           f       eth_video_zoom/user_interpolation_ram0/U_ipml_sdpram_interpolation_ram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/RSTA (GTP_DRM18K)

 Data arrival time                                                   7.980         Logic Levels: 1  
                                                                                   Logic: 0.495ns(18.700%), Route: 2.152ns(81.300%)
----------------------------------------------------------------------------------------------------

 Clock pix_clk_out (rising edge)                         0.000       0.000 r                        
 ref_clk                                                 0.000       0.000 r       ref_clk (port)   
                                   net (fanout=1)        0.000       0.000         ref_clk          
                                                                                   ref_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       ref_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=345)      1.856       3.067         nt_ref_clk       
                                                                                   user_pll_video_out/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       3.161 r       user_pll_video_out/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=1185)     2.686       5.847         nt_pix_clk_out   
                                                                           r       eth_video_zoom/user_interpolation_ram0/U_ipml_sdpram_interpolation_ram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/CLKA (GTP_DRM18K)
 clock pessimism                                         0.000       5.847                          
 clock uncertainty                                       0.000       5.847                          

 Removal time                                           -0.053       5.794                          

 Data required time                                                  5.794                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.794                          
 Data arrival time                                                   7.980                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.186                          
====================================================================================================

====================================================================================================

Startpoint  : eth_video_zoom/vs_in_d0/CLK (GTP_DFF_R)
Endpoint    : eth_video_zoom/user_interpolation_ram0/U_ipml_sdpram_interpolation_ram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/RSTA (GTP_DRM18K)
Path Group  : pix_clk_out
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.514  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.847
  Launch Clock Delay      :  5.333
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pix_clk_out (rising edge)                         0.000       0.000 r                        
 ref_clk                                                 0.000       0.000 r       ref_clk (port)   
                                   net (fanout=1)        0.000       0.000         ref_clk          
                                                                                   ref_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       ref_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=345)      1.856       3.067         nt_ref_clk       
                                                                                   user_pll_video_out/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       3.161 r       user_pll_video_out/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=1185)     2.172       5.333         nt_pix_clk_out   
                                                                           r       eth_video_zoom/vs_in_d0/CLK (GTP_DFF_R)

                                   tco                   0.323       5.656 f       eth_video_zoom/vs_in_d0/Q (GTP_DFF_R)
                                   net (fanout=5)        0.670       6.326         eth_video_zoom/vs_in_d0
                                                                                   eth_video_zoom/N47/I2 (GTP_LUT3)
                                   td                    0.172       6.498 f       eth_video_zoom/N47/Z (GTP_LUT3)
                                   net (fanout=120)      1.482       7.980         eth_video_zoom/N47
                                                                           f       eth_video_zoom/user_interpolation_ram0/U_ipml_sdpram_interpolation_ram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/RSTA (GTP_DRM18K)

 Data arrival time                                                   7.980         Logic Levels: 1  
                                                                                   Logic: 0.495ns(18.700%), Route: 2.152ns(81.300%)
----------------------------------------------------------------------------------------------------

 Clock pix_clk_out (rising edge)                         0.000       0.000 r                        
 ref_clk                                                 0.000       0.000 r       ref_clk (port)   
                                   net (fanout=1)        0.000       0.000         ref_clk          
                                                                                   ref_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       ref_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=345)      1.856       3.067         nt_ref_clk       
                                                                                   user_pll_video_out/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       3.161 r       user_pll_video_out/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=1185)     2.686       5.847         nt_pix_clk_out   
                                                                           r       eth_video_zoom/user_interpolation_ram0/U_ipml_sdpram_interpolation_ram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/CLKA (GTP_DRM18K)
 clock pessimism                                         0.000       5.847                          
 clock uncertainty                                       0.000       5.847                          

 Removal time                                           -0.053       5.794                          

 Data required time                                                  5.794                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.794                          
 Data arrival time                                                   7.980                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.186                          
====================================================================================================

====================================================================================================

Startpoint  : eth_video_zoom/vs_in_d0/CLK (GTP_DFF_R)
Endpoint    : eth_video_zoom/user_interpolation_ram0/U_ipml_sdpram_interpolation_ram/ADDR_LOOP[0].DATA_LOOP[2].U_GTP_DRM18K/RSTA (GTP_DRM18K)
Path Group  : pix_clk_out
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.514  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.847
  Launch Clock Delay      :  5.333
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock pix_clk_out (rising edge)                         0.000       0.000 r                        
 ref_clk                                                 0.000       0.000 r       ref_clk (port)   
                                   net (fanout=1)        0.000       0.000         ref_clk          
                                                                                   ref_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       ref_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=345)      1.856       3.067         nt_ref_clk       
                                                                                   user_pll_video_out/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       3.161 r       user_pll_video_out/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=1185)     2.172       5.333         nt_pix_clk_out   
                                                                           r       eth_video_zoom/vs_in_d0/CLK (GTP_DFF_R)

                                   tco                   0.323       5.656 f       eth_video_zoom/vs_in_d0/Q (GTP_DFF_R)
                                   net (fanout=5)        0.670       6.326         eth_video_zoom/vs_in_d0
                                                                                   eth_video_zoom/N47/I2 (GTP_LUT3)
                                   td                    0.172       6.498 f       eth_video_zoom/N47/Z (GTP_LUT3)
                                   net (fanout=120)      1.482       7.980         eth_video_zoom/N47
                                                                           f       eth_video_zoom/user_interpolation_ram0/U_ipml_sdpram_interpolation_ram/ADDR_LOOP[0].DATA_LOOP[2].U_GTP_DRM18K/RSTA (GTP_DRM18K)

 Data arrival time                                                   7.980         Logic Levels: 1  
                                                                                   Logic: 0.495ns(18.700%), Route: 2.152ns(81.300%)
----------------------------------------------------------------------------------------------------

 Clock pix_clk_out (rising edge)                         0.000       0.000 r                        
 ref_clk                                                 0.000       0.000 r       ref_clk (port)   
                                   net (fanout=1)        0.000       0.000         ref_clk          
                                                                                   ref_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       ref_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=345)      1.856       3.067         nt_ref_clk       
                                                                                   user_pll_video_out/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       3.161 r       user_pll_video_out/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=1185)     2.686       5.847         nt_pix_clk_out   
                                                                           r       eth_video_zoom/user_interpolation_ram0/U_ipml_sdpram_interpolation_ram/ADDR_LOOP[0].DATA_LOOP[2].U_GTP_DRM18K/CLKA (GTP_DRM18K)
 clock pessimism                                         0.000       5.847                          
 clock uncertainty                                       0.000       5.847                          

 Removal time                                           -0.053       5.794                          

 Data required time                                                  5.794                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.794                          
 Data arrival time                                                   7.980                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.186                          
====================================================================================================

====================================================================================================

Startpoint  : user_axi_m_arbitration/user_rw_fifo_ctrl2/r_wr_rst/CLK (GTP_DFF_R)
Endpoint    : user_axi_m_arbitration/user_rw_fifo_ctrl2/user_write_ddr_fifo/U_ipml_fifo_write_ddr_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/RSTA (GTP_DRM9K)
Path Group  : cmos1_pclk_16bit
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.525
  Launch Clock Delay      :  6.525
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk_16bit (rising edge)
                                                         0.000       0.000 r                        
 cmos1_pclk                                              0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.000       0.000         cmos1_pclk       
                                                                                   cmos1_pclk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       cmos1_pclk_ibuf/O (GTP_INBUF)
                                   net (fanout=40)       1.398       2.609         nt_cmos1_pclk    
                                                                                   cmos1_8_16bit/u_GTP_IOCLKBUF/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306       2.915 r       cmos1_8_16bit/u_GTP_IOCLKBUF/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=1)        0.464       3.379         cmos1_8_16bit/pclk_IOCLKBUF
                                                                                   cmos1_8_16bit/u_GTP_IOCLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000       3.379 r       cmos1_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=116)      3.146       6.525         cmos1_pclk_16bit 
                                                                           r       user_axi_m_arbitration/user_rw_fifo_ctrl2/r_wr_rst/CLK (GTP_DFF_R)

                                   tco                   0.329       6.854 r       user_axi_m_arbitration/user_rw_fifo_ctrl2/r_wr_rst/Q (GTP_DFF_R)
                                   net (fanout=1)        0.464       7.318         user_axi_m_arbitration/user_rw_fifo_ctrl2/r_wr_rst
                                                                                   user_axi_m_arbitration/user_rw_fifo_ctrl2/N17/I1 (GTP_LUT3)
                                   td                    0.250       7.568 r       user_axi_m_arbitration/user_rw_fifo_ctrl2/N17/Z (GTP_LUT3)
                                   net (fanout=102)      1.482       9.050         user_axi_m_arbitration/user_rw_fifo_ctrl2/N17
                                                                           r       user_axi_m_arbitration/user_rw_fifo_ctrl2/user_write_ddr_fifo/U_ipml_fifo_write_ddr_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/RSTA (GTP_DRM9K)

 Data arrival time                                                   9.050         Logic Levels: 1  
                                                                                   Logic: 0.579ns(22.931%), Route: 1.946ns(77.069%)
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk_16bit (rising edge)
                                                        23.800      23.800 r                        
 cmos1_pclk                                              0.000      23.800 r       cmos1_pclk (port)
                                   net (fanout=1)        0.000      23.800         cmos1_pclk       
                                                                                   cmos1_pclk_ibuf/I (GTP_INBUF)
                                   td                    1.211      25.011 r       cmos1_pclk_ibuf/O (GTP_INBUF)
                                   net (fanout=40)       1.398      26.409         nt_cmos1_pclk    
                                                                                   cmos1_8_16bit/u_GTP_IOCLKBUF/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306      26.715 r       cmos1_8_16bit/u_GTP_IOCLKBUF/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=1)        0.464      27.179         cmos1_8_16bit/pclk_IOCLKBUF
                                                                                   cmos1_8_16bit/u_GTP_IOCLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000      27.179 r       cmos1_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=116)      3.146      30.325         cmos1_pclk_16bit 
                                                                           r       user_axi_m_arbitration/user_rw_fifo_ctrl2/user_write_ddr_fifo/U_ipml_fifo_write_ddr_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/CLKA (GTP_DRM9K)
 clock pessimism                                         0.000      30.325                          
 clock uncertainty                                      -0.050      30.275                          

 Recovery time                                          -0.118      30.157                          

 Data required time                                                 30.157                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 30.157                          
 Data arrival time                                                   9.050                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        21.107                          
====================================================================================================

====================================================================================================

Startpoint  : user_axi_m_arbitration/user_rw_fifo_ctrl2/r_wr_rst/CLK (GTP_DFF_R)
Endpoint    : user_axi_m_arbitration/user_rw_fifo_ctrl2/user_write_ddr_fifo/U_ipml_fifo_write_ddr_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM9K/RSTA (GTP_DRM9K)
Path Group  : cmos1_pclk_16bit
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.525
  Launch Clock Delay      :  6.525
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk_16bit (rising edge)
                                                         0.000       0.000 r                        
 cmos1_pclk                                              0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.000       0.000         cmos1_pclk       
                                                                                   cmos1_pclk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       cmos1_pclk_ibuf/O (GTP_INBUF)
                                   net (fanout=40)       1.398       2.609         nt_cmos1_pclk    
                                                                                   cmos1_8_16bit/u_GTP_IOCLKBUF/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306       2.915 r       cmos1_8_16bit/u_GTP_IOCLKBUF/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=1)        0.464       3.379         cmos1_8_16bit/pclk_IOCLKBUF
                                                                                   cmos1_8_16bit/u_GTP_IOCLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000       3.379 r       cmos1_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=116)      3.146       6.525         cmos1_pclk_16bit 
                                                                           r       user_axi_m_arbitration/user_rw_fifo_ctrl2/r_wr_rst/CLK (GTP_DFF_R)

                                   tco                   0.329       6.854 r       user_axi_m_arbitration/user_rw_fifo_ctrl2/r_wr_rst/Q (GTP_DFF_R)
                                   net (fanout=1)        0.464       7.318         user_axi_m_arbitration/user_rw_fifo_ctrl2/r_wr_rst
                                                                                   user_axi_m_arbitration/user_rw_fifo_ctrl2/N17/I1 (GTP_LUT3)
                                   td                    0.250       7.568 r       user_axi_m_arbitration/user_rw_fifo_ctrl2/N17/Z (GTP_LUT3)
                                   net (fanout=102)      1.482       9.050         user_axi_m_arbitration/user_rw_fifo_ctrl2/N17
                                                                           r       user_axi_m_arbitration/user_rw_fifo_ctrl2/user_write_ddr_fifo/U_ipml_fifo_write_ddr_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM9K/RSTA (GTP_DRM9K)

 Data arrival time                                                   9.050         Logic Levels: 1  
                                                                                   Logic: 0.579ns(22.931%), Route: 1.946ns(77.069%)
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk_16bit (rising edge)
                                                        23.800      23.800 r                        
 cmos1_pclk                                              0.000      23.800 r       cmos1_pclk (port)
                                   net (fanout=1)        0.000      23.800         cmos1_pclk       
                                                                                   cmos1_pclk_ibuf/I (GTP_INBUF)
                                   td                    1.211      25.011 r       cmos1_pclk_ibuf/O (GTP_INBUF)
                                   net (fanout=40)       1.398      26.409         nt_cmos1_pclk    
                                                                                   cmos1_8_16bit/u_GTP_IOCLKBUF/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306      26.715 r       cmos1_8_16bit/u_GTP_IOCLKBUF/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=1)        0.464      27.179         cmos1_8_16bit/pclk_IOCLKBUF
                                                                                   cmos1_8_16bit/u_GTP_IOCLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000      27.179 r       cmos1_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=116)      3.146      30.325         cmos1_pclk_16bit 
                                                                           r       user_axi_m_arbitration/user_rw_fifo_ctrl2/user_write_ddr_fifo/U_ipml_fifo_write_ddr_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM9K/CLKA (GTP_DRM9K)
 clock pessimism                                         0.000      30.325                          
 clock uncertainty                                      -0.050      30.275                          

 Recovery time                                          -0.118      30.157                          

 Data required time                                                 30.157                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 30.157                          
 Data arrival time                                                   9.050                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        21.107                          
====================================================================================================

====================================================================================================

Startpoint  : user_axi_m_arbitration/user_rw_fifo_ctrl2/r_wr_rst/CLK (GTP_DFF_R)
Endpoint    : user_axi_m_arbitration/user_rw_fifo_ctrl2/user_write_ddr_fifo/U_ipml_fifo_write_ddr_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[2].U_GTP_DRM9K/RSTA (GTP_DRM9K)
Path Group  : cmos1_pclk_16bit
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.525
  Launch Clock Delay      :  6.525
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk_16bit (rising edge)
                                                         0.000       0.000 r                        
 cmos1_pclk                                              0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.000       0.000         cmos1_pclk       
                                                                                   cmos1_pclk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       cmos1_pclk_ibuf/O (GTP_INBUF)
                                   net (fanout=40)       1.398       2.609         nt_cmos1_pclk    
                                                                                   cmos1_8_16bit/u_GTP_IOCLKBUF/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306       2.915 r       cmos1_8_16bit/u_GTP_IOCLKBUF/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=1)        0.464       3.379         cmos1_8_16bit/pclk_IOCLKBUF
                                                                                   cmos1_8_16bit/u_GTP_IOCLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000       3.379 r       cmos1_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=116)      3.146       6.525         cmos1_pclk_16bit 
                                                                           r       user_axi_m_arbitration/user_rw_fifo_ctrl2/r_wr_rst/CLK (GTP_DFF_R)

                                   tco                   0.329       6.854 r       user_axi_m_arbitration/user_rw_fifo_ctrl2/r_wr_rst/Q (GTP_DFF_R)
                                   net (fanout=1)        0.464       7.318         user_axi_m_arbitration/user_rw_fifo_ctrl2/r_wr_rst
                                                                                   user_axi_m_arbitration/user_rw_fifo_ctrl2/N17/I1 (GTP_LUT3)
                                   td                    0.250       7.568 r       user_axi_m_arbitration/user_rw_fifo_ctrl2/N17/Z (GTP_LUT3)
                                   net (fanout=102)      1.482       9.050         user_axi_m_arbitration/user_rw_fifo_ctrl2/N17
                                                                           r       user_axi_m_arbitration/user_rw_fifo_ctrl2/user_write_ddr_fifo/U_ipml_fifo_write_ddr_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[2].U_GTP_DRM9K/RSTA (GTP_DRM9K)

 Data arrival time                                                   9.050         Logic Levels: 1  
                                                                                   Logic: 0.579ns(22.931%), Route: 1.946ns(77.069%)
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk_16bit (rising edge)
                                                        23.800      23.800 r                        
 cmos1_pclk                                              0.000      23.800 r       cmos1_pclk (port)
                                   net (fanout=1)        0.000      23.800         cmos1_pclk       
                                                                                   cmos1_pclk_ibuf/I (GTP_INBUF)
                                   td                    1.211      25.011 r       cmos1_pclk_ibuf/O (GTP_INBUF)
                                   net (fanout=40)       1.398      26.409         nt_cmos1_pclk    
                                                                                   cmos1_8_16bit/u_GTP_IOCLKBUF/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306      26.715 r       cmos1_8_16bit/u_GTP_IOCLKBUF/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=1)        0.464      27.179         cmos1_8_16bit/pclk_IOCLKBUF
                                                                                   cmos1_8_16bit/u_GTP_IOCLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000      27.179 r       cmos1_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=116)      3.146      30.325         cmos1_pclk_16bit 
                                                                           r       user_axi_m_arbitration/user_rw_fifo_ctrl2/user_write_ddr_fifo/U_ipml_fifo_write_ddr_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[2].U_GTP_DRM9K/CLKA (GTP_DRM9K)
 clock pessimism                                         0.000      30.325                          
 clock uncertainty                                      -0.050      30.275                          

 Recovery time                                          -0.118      30.157                          

 Data required time                                                 30.157                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 30.157                          
 Data arrival time                                                   9.050                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        21.107                          
====================================================================================================

====================================================================================================

Startpoint  : user_axi_m_arbitration/user_rw_fifo_ctrl2/r_wr_rst/CLK (GTP_DFF_R)
Endpoint    : user_axi_m_arbitration/user_rw_fifo_ctrl2/user_write_ddr_fifo/U_ipml_fifo_write_ddr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_wfull/C (GTP_DFF_C)
Path Group  : cmos1_pclk_16bit
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.525
  Launch Clock Delay      :  6.525
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk_16bit (rising edge)
                                                         0.000       0.000 r                        
 cmos1_pclk                                              0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.000       0.000         cmos1_pclk       
                                                                                   cmos1_pclk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       cmos1_pclk_ibuf/O (GTP_INBUF)
                                   net (fanout=40)       1.398       2.609         nt_cmos1_pclk    
                                                                                   cmos1_8_16bit/u_GTP_IOCLKBUF/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306       2.915 r       cmos1_8_16bit/u_GTP_IOCLKBUF/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=1)        0.464       3.379         cmos1_8_16bit/pclk_IOCLKBUF
                                                                                   cmos1_8_16bit/u_GTP_IOCLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000       3.379 r       cmos1_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=116)      3.146       6.525         cmos1_pclk_16bit 
                                                                           r       user_axi_m_arbitration/user_rw_fifo_ctrl2/r_wr_rst/CLK (GTP_DFF_R)

                                   tco                   0.323       6.848 f       user_axi_m_arbitration/user_rw_fifo_ctrl2/r_wr_rst/Q (GTP_DFF_R)
                                   net (fanout=1)        0.464       7.312         user_axi_m_arbitration/user_rw_fifo_ctrl2/r_wr_rst
                                                                                   user_axi_m_arbitration/user_rw_fifo_ctrl2/N17/I1 (GTP_LUT3)
                                   td                    0.250       7.562 r       user_axi_m_arbitration/user_rw_fifo_ctrl2/N17/Z (GTP_LUT3)
                                   net (fanout=102)      0.968       8.530         user_axi_m_arbitration/user_rw_fifo_ctrl2/N17
                                                                           r       user_axi_m_arbitration/user_rw_fifo_ctrl2/user_write_ddr_fifo/U_ipml_fifo_write_ddr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_wfull/C (GTP_DFF_C)

 Data arrival time                                                   8.530         Logic Levels: 1  
                                                                                   Logic: 0.573ns(28.579%), Route: 1.432ns(71.421%)
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk_16bit (rising edge)
                                                         0.000       0.000 r                        
 cmos1_pclk                                              0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.000       0.000         cmos1_pclk       
                                                                                   cmos1_pclk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       cmos1_pclk_ibuf/O (GTP_INBUF)
                                   net (fanout=40)       1.398       2.609         nt_cmos1_pclk    
                                                                                   cmos1_8_16bit/u_GTP_IOCLKBUF/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306       2.915 r       cmos1_8_16bit/u_GTP_IOCLKBUF/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=1)        0.464       3.379         cmos1_8_16bit/pclk_IOCLKBUF
                                                                                   cmos1_8_16bit/u_GTP_IOCLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000       3.379 r       cmos1_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=116)      3.146       6.525         cmos1_pclk_16bit 
                                                                           r       user_axi_m_arbitration/user_rw_fifo_ctrl2/user_write_ddr_fifo/U_ipml_fifo_write_ddr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_wfull/CLK (GTP_DFF_C)
 clock pessimism                                         0.000       6.525                          
 clock uncertainty                                       0.000       6.525                          

 Removal time                                           -0.258       6.267                          

 Data required time                                                  6.267                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.267                          
 Data arrival time                                                   8.530                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.263                          
====================================================================================================

====================================================================================================

Startpoint  : user_axi_m_arbitration/user_rw_fifo_ctrl2/r_wr_rst/CLK (GTP_DFF_R)
Endpoint    : user_axi_m_arbitration/user_rw_fifo_ctrl2/user_write_ddr_fifo/U_ipml_fifo_write_ddr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[0]/C (GTP_DFF_CE)
Path Group  : cmos1_pclk_16bit
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.525
  Launch Clock Delay      :  6.525
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk_16bit (rising edge)
                                                         0.000       0.000 r                        
 cmos1_pclk                                              0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.000       0.000         cmos1_pclk       
                                                                                   cmos1_pclk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       cmos1_pclk_ibuf/O (GTP_INBUF)
                                   net (fanout=40)       1.398       2.609         nt_cmos1_pclk    
                                                                                   cmos1_8_16bit/u_GTP_IOCLKBUF/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306       2.915 r       cmos1_8_16bit/u_GTP_IOCLKBUF/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=1)        0.464       3.379         cmos1_8_16bit/pclk_IOCLKBUF
                                                                                   cmos1_8_16bit/u_GTP_IOCLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000       3.379 r       cmos1_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=116)      3.146       6.525         cmos1_pclk_16bit 
                                                                           r       user_axi_m_arbitration/user_rw_fifo_ctrl2/r_wr_rst/CLK (GTP_DFF_R)

                                   tco                   0.323       6.848 f       user_axi_m_arbitration/user_rw_fifo_ctrl2/r_wr_rst/Q (GTP_DFF_R)
                                   net (fanout=1)        0.464       7.312         user_axi_m_arbitration/user_rw_fifo_ctrl2/r_wr_rst
                                                                                   user_axi_m_arbitration/user_rw_fifo_ctrl2/N17/I1 (GTP_LUT3)
                                   td                    0.250       7.562 r       user_axi_m_arbitration/user_rw_fifo_ctrl2/N17/Z (GTP_LUT3)
                                   net (fanout=102)      0.968       8.530         user_axi_m_arbitration/user_rw_fifo_ctrl2/N17
                                                                           r       user_axi_m_arbitration/user_rw_fifo_ctrl2/user_write_ddr_fifo/U_ipml_fifo_write_ddr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[0]/C (GTP_DFF_CE)

 Data arrival time                                                   8.530         Logic Levels: 1  
                                                                                   Logic: 0.573ns(28.579%), Route: 1.432ns(71.421%)
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk_16bit (rising edge)
                                                         0.000       0.000 r                        
 cmos1_pclk                                              0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.000       0.000         cmos1_pclk       
                                                                                   cmos1_pclk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       cmos1_pclk_ibuf/O (GTP_INBUF)
                                   net (fanout=40)       1.398       2.609         nt_cmos1_pclk    
                                                                                   cmos1_8_16bit/u_GTP_IOCLKBUF/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306       2.915 r       cmos1_8_16bit/u_GTP_IOCLKBUF/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=1)        0.464       3.379         cmos1_8_16bit/pclk_IOCLKBUF
                                                                                   cmos1_8_16bit/u_GTP_IOCLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000       3.379 r       cmos1_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=116)      3.146       6.525         cmos1_pclk_16bit 
                                                                           r       user_axi_m_arbitration/user_rw_fifo_ctrl2/user_write_ddr_fifo/U_ipml_fifo_write_ddr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[0]/CLK (GTP_DFF_CE)
 clock pessimism                                         0.000       6.525                          
 clock uncertainty                                       0.000       6.525                          

 Removal time                                           -0.258       6.267                          

 Data required time                                                  6.267                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.267                          
 Data arrival time                                                   8.530                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.263                          
====================================================================================================

====================================================================================================

Startpoint  : user_axi_m_arbitration/user_rw_fifo_ctrl2/r_wr_rst/CLK (GTP_DFF_R)
Endpoint    : user_axi_m_arbitration/user_rw_fifo_ctrl2/user_write_ddr_fifo/U_ipml_fifo_write_ddr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[1]/C (GTP_DFF_CE)
Path Group  : cmos1_pclk_16bit
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.525
  Launch Clock Delay      :  6.525
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk_16bit (rising edge)
                                                         0.000       0.000 r                        
 cmos1_pclk                                              0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.000       0.000         cmos1_pclk       
                                                                                   cmos1_pclk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       cmos1_pclk_ibuf/O (GTP_INBUF)
                                   net (fanout=40)       1.398       2.609         nt_cmos1_pclk    
                                                                                   cmos1_8_16bit/u_GTP_IOCLKBUF/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306       2.915 r       cmos1_8_16bit/u_GTP_IOCLKBUF/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=1)        0.464       3.379         cmos1_8_16bit/pclk_IOCLKBUF
                                                                                   cmos1_8_16bit/u_GTP_IOCLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000       3.379 r       cmos1_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=116)      3.146       6.525         cmos1_pclk_16bit 
                                                                           r       user_axi_m_arbitration/user_rw_fifo_ctrl2/r_wr_rst/CLK (GTP_DFF_R)

                                   tco                   0.323       6.848 f       user_axi_m_arbitration/user_rw_fifo_ctrl2/r_wr_rst/Q (GTP_DFF_R)
                                   net (fanout=1)        0.464       7.312         user_axi_m_arbitration/user_rw_fifo_ctrl2/r_wr_rst
                                                                                   user_axi_m_arbitration/user_rw_fifo_ctrl2/N17/I1 (GTP_LUT3)
                                   td                    0.250       7.562 r       user_axi_m_arbitration/user_rw_fifo_ctrl2/N17/Z (GTP_LUT3)
                                   net (fanout=102)      0.968       8.530         user_axi_m_arbitration/user_rw_fifo_ctrl2/N17
                                                                           r       user_axi_m_arbitration/user_rw_fifo_ctrl2/user_write_ddr_fifo/U_ipml_fifo_write_ddr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[1]/C (GTP_DFF_CE)

 Data arrival time                                                   8.530         Logic Levels: 1  
                                                                                   Logic: 0.573ns(28.579%), Route: 1.432ns(71.421%)
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk_16bit (rising edge)
                                                         0.000       0.000 r                        
 cmos1_pclk                                              0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.000       0.000         cmos1_pclk       
                                                                                   cmos1_pclk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       cmos1_pclk_ibuf/O (GTP_INBUF)
                                   net (fanout=40)       1.398       2.609         nt_cmos1_pclk    
                                                                                   cmos1_8_16bit/u_GTP_IOCLKBUF/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306       2.915 r       cmos1_8_16bit/u_GTP_IOCLKBUF/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=1)        0.464       3.379         cmos1_8_16bit/pclk_IOCLKBUF
                                                                                   cmos1_8_16bit/u_GTP_IOCLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000       3.379 r       cmos1_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=116)      3.146       6.525         cmos1_pclk_16bit 
                                                                           r       user_axi_m_arbitration/user_rw_fifo_ctrl2/user_write_ddr_fifo/U_ipml_fifo_write_ddr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[1]/CLK (GTP_DFF_CE)
 clock pessimism                                         0.000       6.525                          
 clock uncertainty                                       0.000       6.525                          

 Removal time                                           -0.258       6.267                          

 Data required time                                                  6.267                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.267                          
 Data arrival time                                                   8.530                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.263                          
====================================================================================================

====================================================================================================

Startpoint  : user_axi_m_arbitration/user_rw_fifo_ctrl3/r_wr_rst/CLK (GTP_DFF_R)
Endpoint    : user_axi_m_arbitration/user_rw_fifo_ctrl3/user_write_ddr_fifo/U_ipml_fifo_write_ddr_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/RSTA (GTP_DRM9K)
Path Group  : cmos2_pclk_16bit
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.525
  Launch Clock Delay      :  6.525
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk_16bit (rising edge)
                                                         0.000       0.000 r                        
 cmos2_pclk                                              0.000       0.000 r       cmos2_pclk (port)
                                   net (fanout=1)        0.000       0.000         cmos2_pclk       
                                                                                   cmos2_pclk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       cmos2_pclk_ibuf/O (GTP_INBUF)
                                   net (fanout=40)       1.398       2.609         nt_cmos2_pclk    
                                                                                   cmos2_8_16bit/u_GTP_IOCLKBUF/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306       2.915 r       cmos2_8_16bit/u_GTP_IOCLKBUF/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=1)        0.464       3.379         cmos2_8_16bit/pclk_IOCLKBUF
                                                                                   cmos2_8_16bit/u_GTP_IOCLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000       3.379 r       cmos2_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=116)      3.146       6.525         cmos2_pclk_16bit 
                                                                           r       user_axi_m_arbitration/user_rw_fifo_ctrl3/r_wr_rst/CLK (GTP_DFF_R)

                                   tco                   0.329       6.854 r       user_axi_m_arbitration/user_rw_fifo_ctrl3/r_wr_rst/Q (GTP_DFF_R)
                                   net (fanout=1)        0.464       7.318         user_axi_m_arbitration/user_rw_fifo_ctrl3/r_wr_rst
                                                                                   user_axi_m_arbitration/user_rw_fifo_ctrl3/N17/I1 (GTP_LUT3)
                                   td                    0.250       7.568 r       user_axi_m_arbitration/user_rw_fifo_ctrl3/N17/Z (GTP_LUT3)
                                   net (fanout=102)      1.482       9.050         user_axi_m_arbitration/user_rw_fifo_ctrl3/N17
                                                                           r       user_axi_m_arbitration/user_rw_fifo_ctrl3/user_write_ddr_fifo/U_ipml_fifo_write_ddr_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/RSTA (GTP_DRM9K)

 Data arrival time                                                   9.050         Logic Levels: 1  
                                                                                   Logic: 0.579ns(22.931%), Route: 1.946ns(77.069%)
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk_16bit (rising edge)
                                                        23.800      23.800 r                        
 cmos2_pclk                                              0.000      23.800 r       cmos2_pclk (port)
                                   net (fanout=1)        0.000      23.800         cmos2_pclk       
                                                                                   cmos2_pclk_ibuf/I (GTP_INBUF)
                                   td                    1.211      25.011 r       cmos2_pclk_ibuf/O (GTP_INBUF)
                                   net (fanout=40)       1.398      26.409         nt_cmos2_pclk    
                                                                                   cmos2_8_16bit/u_GTP_IOCLKBUF/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306      26.715 r       cmos2_8_16bit/u_GTP_IOCLKBUF/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=1)        0.464      27.179         cmos2_8_16bit/pclk_IOCLKBUF
                                                                                   cmos2_8_16bit/u_GTP_IOCLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000      27.179 r       cmos2_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=116)      3.146      30.325         cmos2_pclk_16bit 
                                                                           r       user_axi_m_arbitration/user_rw_fifo_ctrl3/user_write_ddr_fifo/U_ipml_fifo_write_ddr_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/CLKA (GTP_DRM9K)
 clock pessimism                                         0.000      30.325                          
 clock uncertainty                                      -0.050      30.275                          

 Recovery time                                          -0.118      30.157                          

 Data required time                                                 30.157                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 30.157                          
 Data arrival time                                                   9.050                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        21.107                          
====================================================================================================

====================================================================================================

Startpoint  : user_axi_m_arbitration/user_rw_fifo_ctrl3/r_wr_rst/CLK (GTP_DFF_R)
Endpoint    : user_axi_m_arbitration/user_rw_fifo_ctrl3/user_write_ddr_fifo/U_ipml_fifo_write_ddr_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM9K/RSTA (GTP_DRM9K)
Path Group  : cmos2_pclk_16bit
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.525
  Launch Clock Delay      :  6.525
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk_16bit (rising edge)
                                                         0.000       0.000 r                        
 cmos2_pclk                                              0.000       0.000 r       cmos2_pclk (port)
                                   net (fanout=1)        0.000       0.000         cmos2_pclk       
                                                                                   cmos2_pclk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       cmos2_pclk_ibuf/O (GTP_INBUF)
                                   net (fanout=40)       1.398       2.609         nt_cmos2_pclk    
                                                                                   cmos2_8_16bit/u_GTP_IOCLKBUF/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306       2.915 r       cmos2_8_16bit/u_GTP_IOCLKBUF/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=1)        0.464       3.379         cmos2_8_16bit/pclk_IOCLKBUF
                                                                                   cmos2_8_16bit/u_GTP_IOCLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000       3.379 r       cmos2_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=116)      3.146       6.525         cmos2_pclk_16bit 
                                                                           r       user_axi_m_arbitration/user_rw_fifo_ctrl3/r_wr_rst/CLK (GTP_DFF_R)

                                   tco                   0.329       6.854 r       user_axi_m_arbitration/user_rw_fifo_ctrl3/r_wr_rst/Q (GTP_DFF_R)
                                   net (fanout=1)        0.464       7.318         user_axi_m_arbitration/user_rw_fifo_ctrl3/r_wr_rst
                                                                                   user_axi_m_arbitration/user_rw_fifo_ctrl3/N17/I1 (GTP_LUT3)
                                   td                    0.250       7.568 r       user_axi_m_arbitration/user_rw_fifo_ctrl3/N17/Z (GTP_LUT3)
                                   net (fanout=102)      1.482       9.050         user_axi_m_arbitration/user_rw_fifo_ctrl3/N17
                                                                           r       user_axi_m_arbitration/user_rw_fifo_ctrl3/user_write_ddr_fifo/U_ipml_fifo_write_ddr_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM9K/RSTA (GTP_DRM9K)

 Data arrival time                                                   9.050         Logic Levels: 1  
                                                                                   Logic: 0.579ns(22.931%), Route: 1.946ns(77.069%)
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk_16bit (rising edge)
                                                        23.800      23.800 r                        
 cmos2_pclk                                              0.000      23.800 r       cmos2_pclk (port)
                                   net (fanout=1)        0.000      23.800         cmos2_pclk       
                                                                                   cmos2_pclk_ibuf/I (GTP_INBUF)
                                   td                    1.211      25.011 r       cmos2_pclk_ibuf/O (GTP_INBUF)
                                   net (fanout=40)       1.398      26.409         nt_cmos2_pclk    
                                                                                   cmos2_8_16bit/u_GTP_IOCLKBUF/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306      26.715 r       cmos2_8_16bit/u_GTP_IOCLKBUF/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=1)        0.464      27.179         cmos2_8_16bit/pclk_IOCLKBUF
                                                                                   cmos2_8_16bit/u_GTP_IOCLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000      27.179 r       cmos2_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=116)      3.146      30.325         cmos2_pclk_16bit 
                                                                           r       user_axi_m_arbitration/user_rw_fifo_ctrl3/user_write_ddr_fifo/U_ipml_fifo_write_ddr_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM9K/CLKA (GTP_DRM9K)
 clock pessimism                                         0.000      30.325                          
 clock uncertainty                                      -0.050      30.275                          

 Recovery time                                          -0.118      30.157                          

 Data required time                                                 30.157                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 30.157                          
 Data arrival time                                                   9.050                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        21.107                          
====================================================================================================

====================================================================================================

Startpoint  : user_axi_m_arbitration/user_rw_fifo_ctrl3/r_wr_rst/CLK (GTP_DFF_R)
Endpoint    : user_axi_m_arbitration/user_rw_fifo_ctrl3/user_write_ddr_fifo/U_ipml_fifo_write_ddr_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[2].U_GTP_DRM9K/RSTA (GTP_DRM9K)
Path Group  : cmos2_pclk_16bit
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.525
  Launch Clock Delay      :  6.525
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk_16bit (rising edge)
                                                         0.000       0.000 r                        
 cmos2_pclk                                              0.000       0.000 r       cmos2_pclk (port)
                                   net (fanout=1)        0.000       0.000         cmos2_pclk       
                                                                                   cmos2_pclk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       cmos2_pclk_ibuf/O (GTP_INBUF)
                                   net (fanout=40)       1.398       2.609         nt_cmos2_pclk    
                                                                                   cmos2_8_16bit/u_GTP_IOCLKBUF/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306       2.915 r       cmos2_8_16bit/u_GTP_IOCLKBUF/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=1)        0.464       3.379         cmos2_8_16bit/pclk_IOCLKBUF
                                                                                   cmos2_8_16bit/u_GTP_IOCLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000       3.379 r       cmos2_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=116)      3.146       6.525         cmos2_pclk_16bit 
                                                                           r       user_axi_m_arbitration/user_rw_fifo_ctrl3/r_wr_rst/CLK (GTP_DFF_R)

                                   tco                   0.329       6.854 r       user_axi_m_arbitration/user_rw_fifo_ctrl3/r_wr_rst/Q (GTP_DFF_R)
                                   net (fanout=1)        0.464       7.318         user_axi_m_arbitration/user_rw_fifo_ctrl3/r_wr_rst
                                                                                   user_axi_m_arbitration/user_rw_fifo_ctrl3/N17/I1 (GTP_LUT3)
                                   td                    0.250       7.568 r       user_axi_m_arbitration/user_rw_fifo_ctrl3/N17/Z (GTP_LUT3)
                                   net (fanout=102)      1.482       9.050         user_axi_m_arbitration/user_rw_fifo_ctrl3/N17
                                                                           r       user_axi_m_arbitration/user_rw_fifo_ctrl3/user_write_ddr_fifo/U_ipml_fifo_write_ddr_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[2].U_GTP_DRM9K/RSTA (GTP_DRM9K)

 Data arrival time                                                   9.050         Logic Levels: 1  
                                                                                   Logic: 0.579ns(22.931%), Route: 1.946ns(77.069%)
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk_16bit (rising edge)
                                                        23.800      23.800 r                        
 cmos2_pclk                                              0.000      23.800 r       cmos2_pclk (port)
                                   net (fanout=1)        0.000      23.800         cmos2_pclk       
                                                                                   cmos2_pclk_ibuf/I (GTP_INBUF)
                                   td                    1.211      25.011 r       cmos2_pclk_ibuf/O (GTP_INBUF)
                                   net (fanout=40)       1.398      26.409         nt_cmos2_pclk    
                                                                                   cmos2_8_16bit/u_GTP_IOCLKBUF/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306      26.715 r       cmos2_8_16bit/u_GTP_IOCLKBUF/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=1)        0.464      27.179         cmos2_8_16bit/pclk_IOCLKBUF
                                                                                   cmos2_8_16bit/u_GTP_IOCLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000      27.179 r       cmos2_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=116)      3.146      30.325         cmos2_pclk_16bit 
                                                                           r       user_axi_m_arbitration/user_rw_fifo_ctrl3/user_write_ddr_fifo/U_ipml_fifo_write_ddr_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[2].U_GTP_DRM9K/CLKA (GTP_DRM9K)
 clock pessimism                                         0.000      30.325                          
 clock uncertainty                                      -0.050      30.275                          

 Recovery time                                          -0.118      30.157                          

 Data required time                                                 30.157                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 30.157                          
 Data arrival time                                                   9.050                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        21.107                          
====================================================================================================

====================================================================================================

Startpoint  : user_axi_m_arbitration/user_rw_fifo_ctrl3/r_wr_rst/CLK (GTP_DFF_R)
Endpoint    : user_axi_m_arbitration/user_rw_fifo_ctrl3/user_write_ddr_fifo/U_ipml_fifo_write_ddr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_wfull/C (GTP_DFF_C)
Path Group  : cmos2_pclk_16bit
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.525
  Launch Clock Delay      :  6.525
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk_16bit (rising edge)
                                                         0.000       0.000 r                        
 cmos2_pclk                                              0.000       0.000 r       cmos2_pclk (port)
                                   net (fanout=1)        0.000       0.000         cmos2_pclk       
                                                                                   cmos2_pclk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       cmos2_pclk_ibuf/O (GTP_INBUF)
                                   net (fanout=40)       1.398       2.609         nt_cmos2_pclk    
                                                                                   cmos2_8_16bit/u_GTP_IOCLKBUF/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306       2.915 r       cmos2_8_16bit/u_GTP_IOCLKBUF/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=1)        0.464       3.379         cmos2_8_16bit/pclk_IOCLKBUF
                                                                                   cmos2_8_16bit/u_GTP_IOCLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000       3.379 r       cmos2_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=116)      3.146       6.525         cmos2_pclk_16bit 
                                                                           r       user_axi_m_arbitration/user_rw_fifo_ctrl3/r_wr_rst/CLK (GTP_DFF_R)

                                   tco                   0.323       6.848 f       user_axi_m_arbitration/user_rw_fifo_ctrl3/r_wr_rst/Q (GTP_DFF_R)
                                   net (fanout=1)        0.464       7.312         user_axi_m_arbitration/user_rw_fifo_ctrl3/r_wr_rst
                                                                                   user_axi_m_arbitration/user_rw_fifo_ctrl3/N17/I1 (GTP_LUT3)
                                   td                    0.250       7.562 r       user_axi_m_arbitration/user_rw_fifo_ctrl3/N17/Z (GTP_LUT3)
                                   net (fanout=102)      0.968       8.530         user_axi_m_arbitration/user_rw_fifo_ctrl3/N17
                                                                           r       user_axi_m_arbitration/user_rw_fifo_ctrl3/user_write_ddr_fifo/U_ipml_fifo_write_ddr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_wfull/C (GTP_DFF_C)

 Data arrival time                                                   8.530         Logic Levels: 1  
                                                                                   Logic: 0.573ns(28.579%), Route: 1.432ns(71.421%)
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk_16bit (rising edge)
                                                         0.000       0.000 r                        
 cmos2_pclk                                              0.000       0.000 r       cmos2_pclk (port)
                                   net (fanout=1)        0.000       0.000         cmos2_pclk       
                                                                                   cmos2_pclk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       cmos2_pclk_ibuf/O (GTP_INBUF)
                                   net (fanout=40)       1.398       2.609         nt_cmos2_pclk    
                                                                                   cmos2_8_16bit/u_GTP_IOCLKBUF/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306       2.915 r       cmos2_8_16bit/u_GTP_IOCLKBUF/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=1)        0.464       3.379         cmos2_8_16bit/pclk_IOCLKBUF
                                                                                   cmos2_8_16bit/u_GTP_IOCLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000       3.379 r       cmos2_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=116)      3.146       6.525         cmos2_pclk_16bit 
                                                                           r       user_axi_m_arbitration/user_rw_fifo_ctrl3/user_write_ddr_fifo/U_ipml_fifo_write_ddr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_wfull/CLK (GTP_DFF_C)
 clock pessimism                                         0.000       6.525                          
 clock uncertainty                                       0.000       6.525                          

 Removal time                                           -0.258       6.267                          

 Data required time                                                  6.267                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.267                          
 Data arrival time                                                   8.530                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.263                          
====================================================================================================

====================================================================================================

Startpoint  : user_axi_m_arbitration/user_rw_fifo_ctrl3/r_wr_rst/CLK (GTP_DFF_R)
Endpoint    : user_axi_m_arbitration/user_rw_fifo_ctrl3/user_write_ddr_fifo/U_ipml_fifo_write_ddr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[0]/C (GTP_DFF_CE)
Path Group  : cmos2_pclk_16bit
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.525
  Launch Clock Delay      :  6.525
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk_16bit (rising edge)
                                                         0.000       0.000 r                        
 cmos2_pclk                                              0.000       0.000 r       cmos2_pclk (port)
                                   net (fanout=1)        0.000       0.000         cmos2_pclk       
                                                                                   cmos2_pclk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       cmos2_pclk_ibuf/O (GTP_INBUF)
                                   net (fanout=40)       1.398       2.609         nt_cmos2_pclk    
                                                                                   cmos2_8_16bit/u_GTP_IOCLKBUF/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306       2.915 r       cmos2_8_16bit/u_GTP_IOCLKBUF/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=1)        0.464       3.379         cmos2_8_16bit/pclk_IOCLKBUF
                                                                                   cmos2_8_16bit/u_GTP_IOCLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000       3.379 r       cmos2_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=116)      3.146       6.525         cmos2_pclk_16bit 
                                                                           r       user_axi_m_arbitration/user_rw_fifo_ctrl3/r_wr_rst/CLK (GTP_DFF_R)

                                   tco                   0.323       6.848 f       user_axi_m_arbitration/user_rw_fifo_ctrl3/r_wr_rst/Q (GTP_DFF_R)
                                   net (fanout=1)        0.464       7.312         user_axi_m_arbitration/user_rw_fifo_ctrl3/r_wr_rst
                                                                                   user_axi_m_arbitration/user_rw_fifo_ctrl3/N17/I1 (GTP_LUT3)
                                   td                    0.250       7.562 r       user_axi_m_arbitration/user_rw_fifo_ctrl3/N17/Z (GTP_LUT3)
                                   net (fanout=102)      0.968       8.530         user_axi_m_arbitration/user_rw_fifo_ctrl3/N17
                                                                           r       user_axi_m_arbitration/user_rw_fifo_ctrl3/user_write_ddr_fifo/U_ipml_fifo_write_ddr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[0]/C (GTP_DFF_CE)

 Data arrival time                                                   8.530         Logic Levels: 1  
                                                                                   Logic: 0.573ns(28.579%), Route: 1.432ns(71.421%)
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk_16bit (rising edge)
                                                         0.000       0.000 r                        
 cmos2_pclk                                              0.000       0.000 r       cmos2_pclk (port)
                                   net (fanout=1)        0.000       0.000         cmos2_pclk       
                                                                                   cmos2_pclk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       cmos2_pclk_ibuf/O (GTP_INBUF)
                                   net (fanout=40)       1.398       2.609         nt_cmos2_pclk    
                                                                                   cmos2_8_16bit/u_GTP_IOCLKBUF/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306       2.915 r       cmos2_8_16bit/u_GTP_IOCLKBUF/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=1)        0.464       3.379         cmos2_8_16bit/pclk_IOCLKBUF
                                                                                   cmos2_8_16bit/u_GTP_IOCLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000       3.379 r       cmos2_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=116)      3.146       6.525         cmos2_pclk_16bit 
                                                                           r       user_axi_m_arbitration/user_rw_fifo_ctrl3/user_write_ddr_fifo/U_ipml_fifo_write_ddr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[0]/CLK (GTP_DFF_CE)
 clock pessimism                                         0.000       6.525                          
 clock uncertainty                                       0.000       6.525                          

 Removal time                                           -0.258       6.267                          

 Data required time                                                  6.267                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.267                          
 Data arrival time                                                   8.530                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.263                          
====================================================================================================

====================================================================================================

Startpoint  : user_axi_m_arbitration/user_rw_fifo_ctrl3/r_wr_rst/CLK (GTP_DFF_R)
Endpoint    : user_axi_m_arbitration/user_rw_fifo_ctrl3/user_write_ddr_fifo/U_ipml_fifo_write_ddr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[1]/C (GTP_DFF_CE)
Path Group  : cmos2_pclk_16bit
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.525
  Launch Clock Delay      :  6.525
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk_16bit (rising edge)
                                                         0.000       0.000 r                        
 cmos2_pclk                                              0.000       0.000 r       cmos2_pclk (port)
                                   net (fanout=1)        0.000       0.000         cmos2_pclk       
                                                                                   cmos2_pclk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       cmos2_pclk_ibuf/O (GTP_INBUF)
                                   net (fanout=40)       1.398       2.609         nt_cmos2_pclk    
                                                                                   cmos2_8_16bit/u_GTP_IOCLKBUF/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306       2.915 r       cmos2_8_16bit/u_GTP_IOCLKBUF/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=1)        0.464       3.379         cmos2_8_16bit/pclk_IOCLKBUF
                                                                                   cmos2_8_16bit/u_GTP_IOCLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000       3.379 r       cmos2_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=116)      3.146       6.525         cmos2_pclk_16bit 
                                                                           r       user_axi_m_arbitration/user_rw_fifo_ctrl3/r_wr_rst/CLK (GTP_DFF_R)

                                   tco                   0.323       6.848 f       user_axi_m_arbitration/user_rw_fifo_ctrl3/r_wr_rst/Q (GTP_DFF_R)
                                   net (fanout=1)        0.464       7.312         user_axi_m_arbitration/user_rw_fifo_ctrl3/r_wr_rst
                                                                                   user_axi_m_arbitration/user_rw_fifo_ctrl3/N17/I1 (GTP_LUT3)
                                   td                    0.250       7.562 r       user_axi_m_arbitration/user_rw_fifo_ctrl3/N17/Z (GTP_LUT3)
                                   net (fanout=102)      0.968       8.530         user_axi_m_arbitration/user_rw_fifo_ctrl3/N17
                                                                           r       user_axi_m_arbitration/user_rw_fifo_ctrl3/user_write_ddr_fifo/U_ipml_fifo_write_ddr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[1]/C (GTP_DFF_CE)

 Data arrival time                                                   8.530         Logic Levels: 1  
                                                                                   Logic: 0.573ns(28.579%), Route: 1.432ns(71.421%)
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk_16bit (rising edge)
                                                         0.000       0.000 r                        
 cmos2_pclk                                              0.000       0.000 r       cmos2_pclk (port)
                                   net (fanout=1)        0.000       0.000         cmos2_pclk       
                                                                                   cmos2_pclk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       cmos2_pclk_ibuf/O (GTP_INBUF)
                                   net (fanout=40)       1.398       2.609         nt_cmos2_pclk    
                                                                                   cmos2_8_16bit/u_GTP_IOCLKBUF/CLKIN (GTP_IOCLKBUF)
                                   td                    0.306       2.915 r       cmos2_8_16bit/u_GTP_IOCLKBUF/CLKOUT (GTP_IOCLKBUF)
                                   net (fanout=1)        0.464       3.379         cmos2_8_16bit/pclk_IOCLKBUF
                                                                                   cmos2_8_16bit/u_GTP_IOCLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000       3.379 r       cmos2_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=116)      3.146       6.525         cmos2_pclk_16bit 
                                                                           r       user_axi_m_arbitration/user_rw_fifo_ctrl3/user_write_ddr_fifo/U_ipml_fifo_write_ddr_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[1]/CLK (GTP_DFF_CE)
 clock pessimism                                         0.000       6.525                          
 clock uncertainty                                       0.000       6.525                          

 Removal time                                           -0.258       6.267                          

 Data required time                                                  6.267                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.267                          
 Data arrival time                                                   8.530                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.263                          
====================================================================================================

====================================================================================================

Startpoint  : rstn_1ms[11]/CLK (GTP_DFF_R)
Endpoint    : user_hdmi_ctrl/rstn_temp1/C (GTP_DFF_C)
Path Group  : ref_clk|user_pll_cfg/u_pll_e3/CLKOUT0_Inferred
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.275
  Launch Clock Delay      :  4.275
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ref_clk|user_pll_cfg/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 ref_clk                                                 0.000       0.000 r       ref_clk (port)   
                                   net (fanout=1)        0.000       0.000         ref_clk          
                                                                                   ref_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       ref_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=345)      1.856       3.067         nt_ref_clk       
                                                                                   user_pll_cfg/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       3.161 r       user_pll_cfg/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=255)      1.114       4.275         iic_clk          
                                                                           r       rstn_1ms[11]/CLK (GTP_DFF_R)

                                   tco                   0.329       4.604 r       rstn_1ms[11]/Q (GTP_DFF_R)
                                   net (fanout=2)        0.553       5.157         rstn_1ms[11]     
                                                                                   N695_10/I0 (GTP_LUT4)
                                   td                    0.290       5.447 f       N695_10/Z (GTP_LUT4)
                                   net (fanout=2)        0.553       6.000         _N109853         
                                                                                   user_hdmi_ctrl/N0/I0 (GTP_LUT5)
                                   td                    0.279       6.279 f       user_hdmi_ctrl/N0/Z (GTP_LUT5)
                                   net (fanout=2)        0.553       6.832         user_hdmi_ctrl/N0
                                                                           f       user_hdmi_ctrl/rstn_temp1/C (GTP_DFF_C)

 Data arrival time                                                   6.832         Logic Levels: 2  
                                                                                   Logic: 0.898ns(35.119%), Route: 1.659ns(64.881%)
----------------------------------------------------------------------------------------------------

 Clock ref_clk|user_pll_cfg/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                       100.000     100.000 r                        
 ref_clk                                                 0.000     100.000 r       ref_clk (port)   
                                   net (fanout=1)        0.000     100.000         ref_clk          
                                                                                   ref_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211     101.211 r       ref_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=345)      1.856     103.067         nt_ref_clk       
                                                                                   user_pll_cfg/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094     103.161 r       user_pll_cfg/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=255)      1.114     104.275         iic_clk          
                                                                           r       user_hdmi_ctrl/rstn_temp1/CLK (GTP_DFF_C)
 clock pessimism                                         0.000     104.275                          
 clock uncertainty                                      -0.150     104.125                          

 Recovery time                                          -0.542     103.583                          

 Data required time                                                103.583                          
----------------------------------------------------------------------------------------------------
 Data required time                                                103.583                          
 Data arrival time                                                   6.832                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        96.751                          
====================================================================================================

====================================================================================================

Startpoint  : rstn_1ms[13]/CLK (GTP_DFF_R)
Endpoint    : user_hdmi_ctrl/rstn_temp1/C (GTP_DFF_C)
Path Group  : ref_clk|user_pll_cfg/u_pll_e3/CLKOUT0_Inferred
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.275
  Launch Clock Delay      :  4.275
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ref_clk|user_pll_cfg/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 ref_clk                                                 0.000       0.000 r       ref_clk (port)   
                                   net (fanout=1)        0.000       0.000         ref_clk          
                                                                                   ref_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       ref_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=345)      1.856       3.067         nt_ref_clk       
                                                                                   user_pll_cfg/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       3.161 r       user_pll_cfg/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=255)      1.114       4.275         iic_clk          
                                                                           r       rstn_1ms[13]/CLK (GTP_DFF_R)

                                   tco                   0.323       4.598 f       rstn_1ms[13]/Q (GTP_DFF_R)
                                   net (fanout=3)        0.605       5.203         rstn_1ms[13]     
                                                                                   user_hdmi_ctrl/N0/I2 (GTP_LUT5)
                                   td                    0.433       5.636 f       user_hdmi_ctrl/N0/Z (GTP_LUT5)
                                   net (fanout=2)        0.553       6.189         user_hdmi_ctrl/N0
                                                                           f       user_hdmi_ctrl/rstn_temp1/C (GTP_DFF_C)

 Data arrival time                                                   6.189         Logic Levels: 1  
                                                                                   Logic: 0.756ns(39.498%), Route: 1.158ns(60.502%)
----------------------------------------------------------------------------------------------------

 Clock ref_clk|user_pll_cfg/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 ref_clk                                                 0.000       0.000 r       ref_clk (port)   
                                   net (fanout=1)        0.000       0.000         ref_clk          
                                                                                   ref_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       ref_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=345)      1.856       3.067         nt_ref_clk       
                                                                                   user_pll_cfg/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       3.161 r       user_pll_cfg/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=255)      1.114       4.275         iic_clk          
                                                                           r       user_hdmi_ctrl/rstn_temp1/CLK (GTP_DFF_C)
 clock pessimism                                         0.000       4.275                          
 clock uncertainty                                       0.000       4.275                          

 Removal time                                           -0.251       4.024                          

 Data required time                                                  4.024                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.024                          
 Data arrival time                                                   6.189                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.165                          
====================================================================================================

====================================================================================================

Startpoint  : I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_main_ctrl/calib_done/CLK (GTP_DFF_C)
Endpoint    : mem_rst_n (port)
Path Group  : **default**
Path Type   : max (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 ref_clk                                                 0.000       0.000 r       ref_clk (port)   
                                   net (fanout=1)        0.000       0.000         ref_clk          
                                                                                   ref_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       ref_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=345)      1.008       2.219         nt_ref_clk       
                                                                                   I_ipsxb_ddr_top/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.219 r       I_ipsxb_ddr_top/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       0.847       3.066         I_ipsxb_ddr_top/pll_clkin
                                                                                   I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       3.160 r       I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605       3.765         I_ipsxb_ddr_top/ddrphy_ioclk_source [0]
                                                                                   I_ipsxb_ddr_top/I_GTP_CLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000       3.765 r       I_ipsxb_ddr_top/I_GTP_CLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=4734)     3.146       6.911         ddr_ip_clk       
                                                                           r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_main_ctrl/calib_done/CLK (GTP_DFF_C)

                                   tco                   0.329       7.240 r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_calib_top/ddrphy_main_ctrl/calib_done/Q (GTP_DFF_C)
                                   net (fanout=1214)     3.880      11.120         I_ipsxb_ddr_top/u_ddrphy_top/calib_done
                                                                                   I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_dfi/N48/I1 (GTP_LUT2)
                                   td                    0.172      11.292 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_dfi/N48/Z (GTP_LUT2)
                                   net (fanout=1)        1.091      12.383         nt_mem_rst_n     
                                                                                   mem_rst_n_obuf/I (GTP_OUTBUF)
                                   td                    2.803      15.186 f       mem_rst_n_obuf/O (GTP_OUTBUF)
                                   net (fanout=1)        0.000      15.186         mem_rst_n        
 mem_rst_n                                                                 f       mem_rst_n (port) 

 Data arrival time                                                  15.186         Logic Levels: 2  
                                                                                   Logic: 3.304ns(39.927%), Route: 4.971ns(60.073%)
====================================================================================================

====================================================================================================

Startpoint  : I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_dfi/dfi_init_complete/CLK (GTP_DFF_CE)
Endpoint    : ddr_init_done (port)
Path Group  : **default**
Path Type   : max (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 ref_clk                                                 0.000       0.000 r       ref_clk (port)   
                                   net (fanout=1)        0.000       0.000         ref_clk          
                                                                                   ref_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       ref_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=345)      1.008       2.219         nt_ref_clk       
                                                                                   I_ipsxb_ddr_top/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.219 r       I_ipsxb_ddr_top/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       0.847       3.066         I_ipsxb_ddr_top/pll_clkin
                                                                                   I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       3.160 r       I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605       3.765         I_ipsxb_ddr_top/ddrphy_ioclk_source [0]
                                                                                   I_ipsxb_ddr_top/I_GTP_CLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000       3.765 r       I_ipsxb_ddr_top/I_GTP_CLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=4734)     3.146       6.911         ddr_ip_clk       
                                                                           r       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_dfi/dfi_init_complete/CLK (GTP_DFF_CE)

                                   tco                   0.323       7.234 f       I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_dfi/dfi_init_complete/Q (GTP_DFF_CE)
                                   net (fanout=76)       1.786       9.020         nt_ddr_init_done 
                                                                                   ddr_init_done_obuf/I (GTP_OUTBUF)
                                   td                    2.803      11.823 f       ddr_init_done_obuf/O (GTP_OUTBUF)
                                   net (fanout=1)        0.000      11.823         ddr_init_done    
 ddr_init_done                                                             f       ddr_init_done (port)

 Data arrival time                                                  11.823         Logic Levels: 1  
                                                                                   Logic: 3.126ns(63.640%), Route: 1.786ns(36.360%)
====================================================================================================

====================================================================================================

Startpoint  : user_axi_m_arbitration/u_axi_full_m0/r_fram_done/CLK (GTP_DFF_RE)
Endpoint    : fram0_done (port)
Path Group  : **default**
Path Type   : max (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 ref_clk                                                 0.000       0.000 r       ref_clk (port)   
                                   net (fanout=1)        0.000       0.000         ref_clk          
                                                                                   ref_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       ref_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=345)      1.008       2.219         nt_ref_clk       
                                                                                   I_ipsxb_ddr_top/u_clkbufg/CLKIN (GTP_CLKBUFG)
                                   td                    0.000       2.219 r       I_ipsxb_ddr_top/u_clkbufg/CLKOUT (GTP_CLKBUFG)
                                   net (fanout=71)       0.847       3.066         I_ipsxb_ddr_top/pll_clkin
                                                                                   I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       3.160 r       I_ipsxb_ddr_top/u_ipsxb_ddrphy_pll_0/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=3)        0.605       3.765         I_ipsxb_ddr_top/ddrphy_ioclk_source [0]
                                                                                   I_ipsxb_ddr_top/I_GTP_CLKDIV/CLKIN (GTP_IOCLKDIV)
                                   td                    0.000       3.765 r       I_ipsxb_ddr_top/I_GTP_CLKDIV/CLKDIVOUT (GTP_IOCLKDIV)
                                   net (fanout=4734)     3.146       6.911         ddr_ip_clk       
                                                                           r       user_axi_m_arbitration/u_axi_full_m0/r_fram_done/CLK (GTP_DFF_RE)

                                   tco                   0.323       7.234 f       user_axi_m_arbitration/u_axi_full_m0/r_fram_done/Q (GTP_DFF_RE)
                                   net (fanout=9)        1.372       8.606         nt_fram0_done    
                                                                                   fram0_done_obuf/I (GTP_OUTBUF)
                                   td                    2.803      11.409 f       fram0_done_obuf/O (GTP_OUTBUF)
                                   net (fanout=1)        0.000      11.409         fram0_done       
 fram0_done                                                                f       fram0_done (port)

 Data arrival time                                                  11.409         Logic Levels: 1  
                                                                                   Logic: 3.126ns(69.498%), Route: 1.372ns(30.502%)
====================================================================================================

====================================================================================================

Startpoint  : cmos1_data[0] (port)
Endpoint    : cmos1_d_d0[0]/D (GTP_DFF)
Path Group  : **default**
Path Type   : min (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 cmos1_data[0]                                           0.000       0.000 r       cmos1_data[0] (port)
                                   net (fanout=1)        0.000       0.000         cmos1_data[0]    
                                                                                   cmos1_data_ibuf[0]/I (GTP_INBUF)
                                   td                    1.211       1.211 r       cmos1_data_ibuf[0]/O (GTP_INBUF)
                                   net (fanout=1)        1.091       2.302         nt_cmos1_data[0] 
                                                                           r       cmos1_d_d0[0]/D (GTP_DFF)

 Data arrival time                                                   2.302         Logic Levels: 1  
                                                                                   Logic: 1.211ns(52.606%), Route: 1.091ns(47.394%)
====================================================================================================

====================================================================================================

Startpoint  : cmos1_data[1] (port)
Endpoint    : cmos1_d_d0[1]/D (GTP_DFF)
Path Group  : **default**
Path Type   : min (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 cmos1_data[1]                                           0.000       0.000 r       cmos1_data[1] (port)
                                   net (fanout=1)        0.000       0.000         cmos1_data[1]    
                                                                                   cmos1_data_ibuf[1]/I (GTP_INBUF)
                                   td                    1.211       1.211 r       cmos1_data_ibuf[1]/O (GTP_INBUF)
                                   net (fanout=1)        1.091       2.302         nt_cmos1_data[1] 
                                                                           r       cmos1_d_d0[1]/D (GTP_DFF)

 Data arrival time                                                   2.302         Logic Levels: 1  
                                                                                   Logic: 1.211ns(52.606%), Route: 1.091ns(47.394%)
====================================================================================================

====================================================================================================

Startpoint  : cmos1_data[2] (port)
Endpoint    : cmos1_d_d0[2]/D (GTP_DFF)
Path Group  : **default**
Path Type   : min (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 cmos1_data[2]                                           0.000       0.000 r       cmos1_data[2] (port)
                                   net (fanout=1)        0.000       0.000         cmos1_data[2]    
                                                                                   cmos1_data_ibuf[2]/I (GTP_INBUF)
                                   td                    1.211       1.211 r       cmos1_data_ibuf[2]/O (GTP_INBUF)
                                   net (fanout=1)        1.091       2.302         nt_cmos1_data[2] 
                                                                           r       cmos1_d_d0[2]/D (GTP_DFF)

 Data arrival time                                                   2.302         Logic Levels: 1  
                                                                                   Logic: 1.211ns(52.606%), Route: 1.091ns(47.394%)
====================================================================================================

{ref_clk} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 9.380       10.000          0.620           High Pulse Width                          I_ipsxb_ddr_top/u_ddrp_rstn_sync/sig_async_r1[0]/CLK
 9.380       10.000          0.620           Low Pulse Width                           I_ipsxb_ddr_top/u_ddrp_rstn_sync/sig_async_r1[0]/CLK
 9.380       10.000          0.620           High Pulse Width                          I_ipsxb_ddr_top/u_ddrp_rstn_sync/sig_async_r2[0]/CLK
====================================================================================================

{eth_rgmii_rxc_0} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 2.483       4.000           1.517           High Pulse Width                          eth0_gmii_to_rgmii/rgmii_tx_data[0].tx_data_oddr/RCLK
 2.483       4.000           1.517           Low Pulse Width                           eth0_gmii_to_rgmii/rgmii_tx_data[0].tx_data_oddr/RCLK
 2.483       4.000           1.517           High Pulse Width                          eth0_gmii_to_rgmii/rgmii_tx_data[1].tx_data_oddr/RCLK
====================================================================================================

{pix_clk_in} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 2.469       3.367           0.898           High Pulse Width                          hdmi_video_zoom/user_interpolation_ram0/U_ipml_sdpram_interpolation_ram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/CLKA
 2.469       3.367           0.898           Low Pulse Width                           hdmi_video_zoom/user_interpolation_ram0/U_ipml_sdpram_interpolation_ram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/CLKA
 2.469       3.367           0.898           High Pulse Width                          hdmi_video_zoom/user_interpolation_ram0/U_ipml_sdpram_interpolation_ram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/CLKB
====================================================================================================

{ddrphy_clkin} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 3.100       5.000           1.900           High Pulse Width                          I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem_0/WCLK
 3.100       5.000           1.900           Low Pulse Width                           I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem_0/WCLK
 3.100       5.000           1.900           High Pulse Width                          I_ipsxb_ddr_top/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem_1/WCLK
====================================================================================================

{ioclk0} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 0.397       1.250           0.853           High Pulse Width                          I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_ca_group[1].u_ddc_ca/CLKA
 0.397       1.250           0.853           Low Pulse Width                           I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_ca_group[1].u_ddc_ca/CLKA
 0.397       1.250           0.853           High Pulse Width                          I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_ca_group[3].u_ddc_ca/CLKA
====================================================================================================

{ioclk1} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 0.397       1.250           0.853           High Pulse Width                          I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/CLKA
 0.397       1.250           0.853           Low Pulse Width                           I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/CLKA
 0.397       1.250           0.853           High Pulse Width                          I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/u_ddc_dqs/CLKA
====================================================================================================

{ioclk2} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 0.397       1.250           0.853           High Pulse Width                          I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_ca_group[0].u_ddc_ca/CLKA
 0.397       1.250           0.853           Low Pulse Width                           I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_ca_group[0].u_ddc_ca/CLKA
 0.397       1.250           0.853           High Pulse Width                          I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_slice_top/i_ca_group[2].u_ddc_ca/CLKA
====================================================================================================

{ioclk_gate_clk} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 4.380       5.000           0.620           High Pulse Width                          I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_ioclk_gate/CLK
 4.380       5.000           0.620           Low Pulse Width                           I_ipsxb_ddr_top/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_ioclk_gate/CLK
====================================================================================================

{pix_clk_out} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 2.435       3.333           0.898           High Pulse Width                          eth0_img_pkt/u_eth_pkt_fifo/U_ipml_fifo_eth_pkt_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/CLKA
 2.435       3.333           0.898           Low Pulse Width                           eth0_img_pkt/u_eth_pkt_fifo/U_ipml_fifo_eth_pkt_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/CLKA
 2.435       3.333           0.898           High Pulse Width                          eth0_img_pkt/u_eth_pkt_fifo/U_ipml_fifo_eth_pkt_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/CLKA
====================================================================================================

{cmos1_pclk} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 5.330       5.950           0.620           High Pulse Width                          cmos1_8_16bit/cnt[0]/CLK
 5.330       5.950           0.620           Low Pulse Width                           cmos1_8_16bit/cnt[0]/CLK
 5.330       5.950           0.620           High Pulse Width                          cmos1_8_16bit/cnt[1]/CLK
====================================================================================================

{cmos2_pclk} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 5.330       5.950           0.620           High Pulse Width                          cmos2_8_16bit/cnt[0]/CLK
 5.330       5.950           0.620           Low Pulse Width                           cmos2_8_16bit/cnt[0]/CLK
 5.330       5.950           0.620           High Pulse Width                          cmos2_8_16bit/cnt[1]/CLK
====================================================================================================

{cmos1_pclk_16bit} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 11.002      11.900          0.898           High Pulse Width                          user_axi_m_arbitration/user_rw_fifo_ctrl2/user_write_ddr_fifo/U_ipml_fifo_write_ddr_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/CLKA
 11.002      11.900          0.898           Low Pulse Width                           user_axi_m_arbitration/user_rw_fifo_ctrl2/user_write_ddr_fifo/U_ipml_fifo_write_ddr_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/CLKA
 11.002      11.900          0.898           High Pulse Width                          user_axi_m_arbitration/user_rw_fifo_ctrl2/user_write_ddr_fifo/U_ipml_fifo_write_ddr_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM9K/CLKA
====================================================================================================

{cmos2_pclk_16bit} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 11.002      11.900          0.898           High Pulse Width                          user_axi_m_arbitration/user_rw_fifo_ctrl3/user_write_ddr_fifo/U_ipml_fifo_write_ddr_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/CLKA
 11.002      11.900          0.898           Low Pulse Width                           user_axi_m_arbitration/user_rw_fifo_ctrl3/user_write_ddr_fifo/U_ipml_fifo_write_ddr_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/CLKA
 11.002      11.900          0.898           High Pulse Width                          user_axi_m_arbitration/user_rw_fifo_ctrl3/user_write_ddr_fifo/U_ipml_fifo_write_ddr_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM9K/CLKA
====================================================================================================

{clk_25M} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 19.380      20.000          0.620           High Pulse Width                          coms1_reg_config/clock_20k/CLK
 19.380      20.000          0.620           Low Pulse Width                           coms1_reg_config/clock_20k/CLK
 19.380      20.000          0.620           High Pulse Width                          coms1_reg_config/clock_20k_cnt[0]/CLK
====================================================================================================

{ref_clk|user_pll_cfg/u_pll_e3/CLKOUT0_Inferred} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 49.102      50.000          0.898           High Pulse Width                          user_hdmi_ctrl/user_ms7200_ctrl/N1219_2_concat_3/CLKA
 49.102      50.000          0.898           Low Pulse Width                           user_hdmi_ctrl/user_ms7200_ctrl/N1219_2_concat_3/CLKA
 49.102      50.000          0.898           Low Pulse Width                           user_hdmi_ctrl/user_ms7200_ctrl/N1219_2_concat_3/CLKB
====================================================================================================

====================================================================================================

Inputs and Outputs :
+-------------------------------------------------------------------------------------------------------+
| Type       | File Name                                                                               
+-------------------------------------------------------------------------------------------------------+
| Input      | D:/FPGA/PANGOMICRO/done/board_3_oneboard_design/compile/test_ddr_comp.adf               
|            | D:/FPGA/PANGOMICRO/done/board_3_oneboard_design/ddr_test.fdc                            
| Output     | D:/FPGA/PANGOMICRO/done/board_3_oneboard_design/synthesize/test_ddr_syn.adf             
|            | D:/FPGA/PANGOMICRO/done/board_3_oneboard_design/synthesize/test_ddr_syn.vm              
|            | D:/FPGA/PANGOMICRO/done/board_3_oneboard_design/synthesize/test_ddr_controlsets.txt     
|            | D:/FPGA/PANGOMICRO/done/board_3_oneboard_design/synthesize/snr.db                       
|            | D:/FPGA/PANGOMICRO/done/board_3_oneboard_design/synthesize/test_ddr.snr                 
+-------------------------------------------------------------------------------------------------------+


Flow Command: synthesize -selected_syn_tool_opt 2 
Peak memory: 552 MB
Total CPU  time to synthesize completion : 0h:1m:3s
Process Total CPU  time to synthesize completion : 0h:1m:3s
Total real time to synthesize completion : 0h:1m:9s
