
transport select jtag
adapter_khz 10000

# No NRST or SRST is present on the SoC. Boards may provide
# some sort of Power cycle reset for complete board or SoC.
# For this case we provide srst_pulls_trst so the board config
# only needs to set srst_only.
reset_config none srst_pulls_trst

############################################
# RISCV CORE DEBUG (comment out if use)
############################################

# run command:
# openocd -f interface/jlink.cfg -f target/allwinner_v851s.cfg

# set _CHIPNAME riscv
# jtag newtap $_CHIPNAME cpu -irlen 5 -expected-id 0x10000b6f

# set _TARGETNAME $_CHIPNAME.cpu
# target create $_TARGETNAME.0 riscv -chain-position $_TARGETNAME
# $_TARGETNAME.0 configure -work-area-phys 0x00020000 -work-area-size 0x8000 -work-area-backup 1


############################################
# ARM CORTEX-A7 CORE DEBUG
############################################

# Set the target configuration
set CHIPNAME cortex-a7
set TAPID 0x5ba00477

# Create the JTAG tap
jtag newtap $CHIPNAME tap -irlen 4 -ircapture 0x1 -irmask 0xf -expected-id $TAPID

# Create the target with DAP
dap create $CHIPNAME.dap -chain-position $CHIPNAME.tap
target create $CHIPNAME.cpu cortex_a -dap $CHIPNAME.dap

# Work area for flash programming
$CHIPNAME.cpu configure -work-area-phys 0x00020000 -work-area-size 0x8000 -work-area-backup 0
