// Seed: 3951686760
module module_0 (
    output id_0,
    input  id_1
);
  logic id_2;
  wire  id_3;
  assign id_2 = id_3[1];
endmodule
