--------------------------------------------------------------------------------
Release 14.7 Trace  (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

D:\Shuluo\14.7\ISE_DS\ISE\bin\nt\unwrapped\trce.exe -intstyle ise -v 3 -s 5 -n
3 -fastpaths -xml adder4.twx adder4.ncd -o adder4.twr adder4.pcf

Design file:              adder4.ncd
Physical constraint file: adder4.pcf
Device,package,speed:     xc3s100e,cp132,-5 (PRODUCTION 1.27 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Pad to Pad
---------------+---------------+---------+
Source Pad     |Destination Pad|  Delay  |
---------------+---------------+---------+
a<0>           |sum<0>         |    6.124|
a<0>           |sum<1>         |    6.268|
a<0>           |sum<2>         |    7.118|
a<0>           |sum<3>         |    7.927|
a<0>           |sum<4>         |    7.005|
a<1>           |sum<1>         |    6.755|
a<1>           |sum<2>         |    7.481|
a<1>           |sum<3>         |    8.290|
a<1>           |sum<4>         |    7.368|
a<2>           |sum<2>         |    6.302|
a<2>           |sum<3>         |    7.877|
a<2>           |sum<4>         |    6.981|
a<3>           |sum<3>         |    6.370|
a<3>           |sum<4>         |    6.539|
b<0>           |sum<0>         |    6.081|
b<0>           |sum<1>         |    6.259|
b<0>           |sum<2>         |    7.299|
b<0>           |sum<3>         |    8.108|
b<0>           |sum<4>         |    7.186|
b<1>           |sum<1>         |    6.298|
b<1>           |sum<2>         |    7.268|
b<1>           |sum<3>         |    8.088|
b<1>           |sum<4>         |    7.192|
b<2>           |sum<2>         |    6.603|
b<2>           |sum<3>         |    8.226|
b<2>           |sum<4>         |    7.330|
b<3>           |sum<3>         |    6.023|
b<3>           |sum<4>         |    6.131|
---------------+---------------+---------+


Analysis completed Sun May 06 17:34:49 2018 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 166 MB



