Running: C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -lib secureip -o D:/Ali Yazdi/Documents/GitHub/Architecture_Project/datapath_isim_beh.exe -prj D:/Ali Yazdi/Documents/GitHub/Architecture_Project/datapath_beh.prj work.datapath 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 4
Turning on mult-threading, number of parallel sub-compilation jobs: 8 
Determining compilation order of HDL files
Parsing VHDL file "D:/Ali Yazdi/Documents/GitHub/Architecture_Project/aliHalfAdder.vhd" into library work
Parsing VHDL file "D:/Ali Yazdi/Documents/GitHub/Architecture_Project/comprator1Bit.vhd" into library work
Parsing VHDL file "D:/Ali Yazdi/Documents/GitHub/Architecture_Project/aliFullAdder.vhd" into library work
Parsing VHDL file "D:/Ali Yazdi/Documents/GitHub/Architecture_Project/compratorNBits.vhd" into library work
Parsing VHDL file "D:/Ali Yazdi/Documents/GitHub/Architecture_Project/ali4BFA.vhd" into library work
Parsing VHDL file "D:/Ali Yazdi/Documents/GitHub/Architecture_Project/comprator16Bits.vhd" into library work
Parsing VHDL file "D:/Ali Yazdi/Documents/GitHub/Architecture_Project/ali16BFA.vhd" into library work
Parsing VHDL file "D:/Ali Yazdi/Documents/GitHub/Architecture_Project/wp.vhd" into library work
Parsing VHDL file "D:/Ali Yazdi/Documents/GitHub/Architecture_Project/register_files.vhd" into library work
Parsing VHDL file "D:/Ali Yazdi/Documents/GitHub/Architecture_Project/pc.vhd" into library work
Parsing VHDL file "D:/Ali Yazdi/Documents/GitHub/Architecture_Project/ir.vhd" into library work
Parsing VHDL file "D:/Ali Yazdi/Documents/GitHub/Architecture_Project/flags.vhd" into library work
Parsing VHDL file "D:/Ali Yazdi/Documents/GitHub/Architecture_Project/alu.vhd" into library work
WARNING:HDLCompiler:946 - "D:/Ali Yazdi/Documents/GitHub/Architecture_Project/alu.vhd" Line 83: Actual for formal port b is neither a static name nor a globally static expression
Parsing VHDL file "D:/Ali Yazdi/Documents/GitHub/Architecture_Project/address_logic.vhd" into library work
Parsing VHDL file "D:/Ali Yazdi/Documents/GitHub/Architecture_Project/datapath.vhd" into library work
Starting static elaboration
ERROR:HDLCompiler:410 - "D:/Ali Yazdi/Documents/GitHub/Architecture_Project/wp.vhd" Line 48: Expression has 4 elements ; expected 6
ERROR:Simulator:777 - Static elaboration of top level VHDL design unit datapath in library work failed
