# -------------------------------------------------------------------------- #
#
# Copyright (C) 2017  Intel Corporation. All rights reserved.
# Your use of Intel Corporation's design tools, logic functions 
# and other software and tools, and its AMPP partner logic 
# functions, and any output files from any of the foregoing 
# (including device programming or simulation files), and any 
# associated documentation or information are expressly subject 
# to the terms and conditions of the Intel Program License 
# Subscription Agreement, the Intel Quartus Prime License Agreement,
# the Intel MegaCore Function License Agreement, or other 
# applicable license agreement, including, without limitation, 
# that your use is for the sole purpose of programming logic 
# devices manufactured by Intel and sold by Intel or its 
# authorized distributors.  Please refer to the applicable 
# agreement for further details.
#
# -------------------------------------------------------------------------- #
#
# Quartus Prime
# Version 16.1.2 Build 203 01/18/2017 SJ Standard Edition
# Date created = 19:12:04  April 05, 2017
#
# -------------------------------------------------------------------------- #
#
# Notes:
#
# 1) The default values for assignments are stored in the file:
#		ngv-conv_assignment_defaults.qdf
#    If this file doesn't exist, see file:
#		assignment_defaults.qdf
#
# 2) Altera recommends that you do not modify this file. This
#    file is updated automatically by the Quartus Prime software
#    and any changes you make may be lost or overwritten.
#
# -------------------------------------------------------------------------- #


set_global_assignment -name FAMILY "Cyclone IV E"
set_global_assignment -name DEVICE EP4CE10F17C8
set_global_assignment -name TOP_LEVEL_ENTITY ngv_conv
set_global_assignment -name ORIGINAL_QUARTUS_VERSION 16.1.2
set_global_assignment -name PROJECT_CREATION_TIME_DATE "19:12:04  APRIL 05, 2017"
set_global_assignment -name LAST_QUARTUS_VERSION "16.1.2 Standard Edition"
set_global_assignment -name PROJECT_OUTPUT_DIRECTORY output_files
set_global_assignment -name MIN_CORE_JUNCTION_TEMP 0
set_global_assignment -name MAX_CORE_JUNCTION_TEMP 85
set_global_assignment -name ERROR_CHECK_FREQUENCY_DIVISOR 1
set_global_assignment -name EDA_SIMULATION_TOOL "ModelSim (Verilog)"
set_global_assignment -name EDA_TIME_SCALE "1 ps" -section_id eda_simulation
set_global_assignment -name EDA_OUTPUT_DATA_FORMAT "VERILOG HDL" -section_id eda_simulation
set_global_assignment -name VERILOG_FILE ngv_conv.v
set_global_assignment -name POWER_PRESET_COOLING_SOLUTION "23 MM HEAT SINK WITH 200 LFPM AIRFLOW"
set_global_assignment -name POWER_BOARD_THERMAL_MODEL "NONE (CONSERVATIVE)"
set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -section_id Top
set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -section_id Top
set_global_assignment -name PARTITION_COLOR 16764057 -section_id Top
set_location_assignment PIN_F14 -to r
set_location_assignment PIN_F13 -to g
set_location_assignment PIN_E11 -to b
set_location_assignment PIN_D14 -to rst
set_global_assignment -name VERILOG_FILE blink.v
set_global_assignment -name VERILOG_FILE lcd.v
set_location_assignment PIN_L16 -to blk
set_location_assignment PIN_G15 -to cs
set_location_assignment PIN_E15 -to pclk
set_location_assignment PIN_C2 -to prst
set_location_assignment PIN_D12 -to rd
set_location_assignment PIN_G16 -to rs
set_location_assignment PIN_C14 -to wr
set_location_assignment PIN_K16 -to data[15]
set_location_assignment PIN_J14 -to data[12]
set_location_assignment PIN_J15 -to data[14]
set_location_assignment PIN_J16 -to data[13]
set_location_assignment PIN_L12 -to data[11]
set_location_assignment PIN_J12 -to data[10]
set_location_assignment PIN_J13 -to data[9]
set_location_assignment PIN_J11 -to data[8]
set_location_assignment PIN_K12 -to data[7]
set_location_assignment PIN_K10 -to data[6]
set_location_assignment PIN_F10 -to data[5]
set_location_assignment PIN_G11 -to data[4]
set_location_assignment PIN_F11 -to data[3]
set_location_assignment PIN_L14 -to data[2]
set_location_assignment PIN_L11 -to data[1]
set_location_assignment PIN_L13 -to data[0]
set_location_assignment PIN_B7 -to sblk
set_location_assignment PIN_A7 -to scs
set_location_assignment PIN_E8 -to sdata[15]
set_location_assignment PIN_F8 -to sdata[14]
set_location_assignment PIN_F9 -to sdata[13]
set_location_assignment PIN_E9 -to sdata[12]
set_location_assignment PIN_C9 -to sdata[11]
set_location_assignment PIN_D9 -to sdata[10]
set_location_assignment PIN_E10 -to sdata[9]
set_location_assignment PIN_C11 -to sdata[8]
set_location_assignment PIN_D11 -to sdata[7]
set_location_assignment PIN_B12 -to sdata[6]
set_location_assignment PIN_A12 -to sdata[5]
set_location_assignment PIN_B11 -to sdata[4]
set_location_assignment PIN_A11 -to sdata[3]
set_location_assignment PIN_B10 -to sdata[2]
set_location_assignment PIN_A6 -to sdata[1]
set_location_assignment PIN_B6 -to sdata[0]
set_location_assignment PIN_C8 -to srd
set_location_assignment PIN_B8 -to srs
set_location_assignment PIN_E7 -to srst
set_location_assignment PIN_A8 -to swr
set_global_assignment -name VERILOG_FILE usart.v
set_location_assignment PIN_F7 -to srx
set_location_assignment PIN_C16 -to rx
set_location_assignment PIN_D8 -to stx
set_location_assignment PIN_D15 -to tx

set_location_assignment PIN_N16 -to unused[2]
set_location_assignment PIN_N15 -to unused[1]
set_location_assignment PIN_L15 -to unused[0]
set_instance_assignment -name PARTITION_HIERARCHY root_partition -to | -section_id Top
set_global_assignment -name CDF_FILE Chain.cdf