;redcode
;assert 1
	SPL 0, <802
	CMP -207, <-120
	MOV -1, <-20
	MOV -14, <-20
	DJN -1, @-20
	MOV 0, @209
	SPL 0, 902
	SPL 0, 902
	JMN 2, #8
	JMN 2, #8
	SUB 200, 200
	SPL 0, <132
	SPL 0, <132
	SUB @121, 103
	SUB @121, 103
	SUB @121, 103
	DJN @300, 90
	SUB #12, @200
	JMP @400, 592
	DAT #0, <132
	MOV -1, <-20
	SPL @12, #200
	SPL @12, #200
	SUB #72, @201
	ADD 210, 30
	SUB 2, @8
	SUB @121, 103
	MOV -14, <-20
	MOV -14, <-20
	JMP <124, #106
	ADD <-37, 900
	ADD <-30, 9
	SUB #12, @200
	JMP @12, #200
	SPL 0, 902
	SLT -0, 1
	ADD -1, <-20
	ADD -1, <-20
	SUB @121, 103
	SUB @121, 103
	SUB @121, 103
	SUB @121, 103
	SUB @121, 103
	CMP -207, <-120
	MOV -14, <-20
	JMZ 0, #2
	SPL 0, <802
	JMZ 0, #2
	SPL 0, <802
	MOV -14, <-20
	CMP -207, <-120
	MOV -1, <-20
	SPL -207, @-120
