// Seed: 2849043041
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    access,
    id_7,
    module_0,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14
);
  output wire id_14;
  input wire id_13;
  inout wire id_12;
  inout tri1 id_11;
  output wire id_10;
  input wire id_9;
  inout wire id_8;
  output logic [7:0] id_7;
  inout tri0 id_6;
  input wire id_5;
  input wire id_4;
  inout wire id_3;
  input wire id_2;
  inout wire id_1;
  localparam id_15 = "";
  assign id_7[-1'b0] = -1;
  assign id_6 = -1;
  wire  id_16  ,  id_17  ,  id_18  ,  id_19  ,  id_20  ,  id_21  ,  id_22  ,  id_23  ,  id_24  ,  id_25  ,  id_26  ,  id_27  ,  id_28  ,  id_29  ;
  assign id_11 = 1;
endmodule
module module_1 #(
    parameter id_14 = 32'd14,
    parameter id_3  = 32'd38,
    parameter id_4  = 32'd89
) (
    id_1,
    id_2,
    _id_3,
    _id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12
);
  inout wire id_12;
  inout wire id_11;
  output wire id_10;
  input logic [7:0] id_9;
  output wire id_8;
  inout wire id_7;
  output wire id_6;
  output wire id_5;
  input wire _id_4;
  module_0 modCall_1 (
      id_11,
      id_11,
      id_11,
      id_7,
      id_11,
      id_12,
      id_1,
      id_11,
      id_11,
      id_10,
      id_7,
      id_12,
      id_12,
      id_10
  );
  inout wire _id_3;
  output wire id_2;
  inout logic [7:0] id_1;
  localparam id_13 = 1;
  assign id_6 = id_9[id_4];
  assign id_1[id_3] = -1;
  wire _id_14, id_15;
  assign id_5 = id_1[id_14];
endmodule
