<!DOCTYPE html><html lang="en"><head><meta charset="utf-8"><meta name="viewport" content="width=device-width, initial-scale=1.0"><meta name="generator" content="rustdoc"><meta name="description" content="Source of the Rust file `page_table_multiarch/src/arch/arm.rs`."><title>arm.rs - source</title><script>if(window.location.protocol!=="file:")document.head.insertAdjacentHTML("beforeend","SourceSerif4-Regular-6b053e98.ttf.woff2,FiraSans-Italic-81dc35de.woff2,FiraSans-Regular-0fe48ade.woff2,FiraSans-MediumItalic-ccf7e434.woff2,FiraSans-Medium-e1aa3f0a.woff2,SourceCodePro-Regular-8badfe75.ttf.woff2,SourceCodePro-Semibold-aa29a496.ttf.woff2".split(",").map(f=>`<link rel="preload" as="font" type="font/woff2"href="../../../static.files/${f}">`).join(""))</script><link rel="stylesheet" href="../../../static.files/normalize-9960930a.css"><link rel="stylesheet" href="../../../static.files/rustdoc-b7b9f40b.css"><meta name="rustdoc-vars" data-root-path="../../../" data-static-root-path="../../../static.files/" data-current-crate="page_table_multiarch" data-themes="" data-resource-suffix="" data-rustdoc-version="1.95.0-nightly (7057231bd 2026-02-11)" data-channel="nightly" data-search-js="search-fb33671b.js" data-stringdex-js="stringdex-b897f86f.js" data-settings-js="settings-170eb4bf.js" ><script src="../../../static.files/storage-f9617a14.js"></script><script defer src="../../../static.files/src-script-813739b1.js"></script><script defer src="../../../src-files.js"></script><script defer src="../../../static.files/main-12f88f4f.js"></script><noscript><link rel="stylesheet" href="../../../static.files/noscript-f7c3ffd8.css"></noscript><link rel="alternate icon" type="image/png" href="../../../static.files/favicon-32x32-eab170b8.png"><link rel="icon" type="image/svg+xml" href="../../../static.files/favicon-044be391.svg"></head><body class="rustdoc src"><a class="skip-main-content" href="#main-content">Skip to main content</a><!--[if lte IE 11]><div class="warning">This old browser is unsupported and will most likely display funky things.</div><![endif]--><nav class="sidebar"><div class="src-sidebar-title"><h2>Files</h2></div></nav><div class="sidebar-resizer" title="Drag to resize sidebar"></div><main><section id="main-content" class="content" tabindex="-1"><div class="main-heading"><h1><div class="sub-heading">page_table_multiarch/arch/</div>arm.rs</h1><rustdoc-toolbar></rustdoc-toolbar></div><div class="example-wrap digits-2"><pre class="rust"><code><a href=#1 id=1 data-nosnippet>1</a><span class="doccomment">//! ARMv7-A specific page table structures.
<a href=#2 id=2 data-nosnippet>2</a>
<a href=#3 id=3 data-nosnippet>3</a></span><span class="kw">use </span>core::arch::asm;
<a href=#4 id=4 data-nosnippet>4</a>
<a href=#5 id=5 data-nosnippet>5</a><span class="kw">use </span>page_table_entry::arm::A32PTE;
<a href=#6 id=6 data-nosnippet>6</a>
<a href=#7 id=7 data-nosnippet>7</a><span class="kw">use </span>crate::{PageTable32, PageTable32Cursor, PagingMetaData};
<a href=#8 id=8 data-nosnippet>8</a>
<a href=#9 id=9 data-nosnippet>9</a><span class="doccomment">/// Metadata of ARMv7-A page tables.
<a href=#10 id=10 data-nosnippet>10</a></span><span class="kw">pub struct </span>A32PagingMetaData;
<a href=#11 id=11 data-nosnippet>11</a>
<a href=#12 id=12 data-nosnippet>12</a><span class="kw">impl </span>PagingMetaData <span class="kw">for </span>A32PagingMetaData {
<a href=#13 id=13 data-nosnippet>13</a>    <span class="kw">const </span>LEVELS: usize = <span class="number">2</span>; <span class="comment">// ARMv7-A uses 2-level page tables
<a href=#14 id=14 data-nosnippet>14</a>    </span><span class="kw">const </span>PA_MAX_BITS: usize = <span class="number">32</span>;
<a href=#15 id=15 data-nosnippet>15</a>    <span class="kw">const </span>VA_MAX_BITS: usize = <span class="number">32</span>;
<a href=#16 id=16 data-nosnippet>16</a>    <span class="kw">type </span>VirtAddr = memory_addr::VirtAddr;
<a href=#17 id=17 data-nosnippet>17</a>
<a href=#18 id=18 data-nosnippet>18</a>    <span class="kw">fn </span>vaddr_is_valid(_vaddr: usize) -&gt; bool {
<a href=#19 id=19 data-nosnippet>19</a>        <span class="comment">// All 32-bit addresses are valid
<a href=#20 id=20 data-nosnippet>20</a>        //     vaddr &lt; 0xFFFF_FFFF
<a href=#21 id=21 data-nosnippet>21</a>        </span><span class="bool-val">true
<a href=#22 id=22 data-nosnippet>22</a>    </span>}
<a href=#23 id=23 data-nosnippet>23</a>
<a href=#24 id=24 data-nosnippet>24</a>    <span class="attr">#[inline]
<a href=#25 id=25 data-nosnippet>25</a>    </span><span class="kw">fn </span>flush_tlb(vaddr: <span class="prelude-ty">Option</span>&lt;memory_addr::VirtAddr&gt;) {
<a href=#26 id=26 data-nosnippet>26</a>        <span class="kw">unsafe </span>{
<a href=#27 id=27 data-nosnippet>27</a>            <span class="kw">if let </span><span class="prelude-val">Some</span>(vaddr) = vaddr {
<a href=#28 id=28 data-nosnippet>28</a>                <span class="comment">// Invalidate unified TLB entry by MVA
<a href=#29 id=29 data-nosnippet>29</a>                </span><span class="macro">asm!</span>(
<a href=#30 id=30 data-nosnippet>30</a>                    <span class="string">"mcr p15, 0, {0}, c8, c7, 1"</span>, <span class="comment">// TLBIMVA
<a href=#31 id=31 data-nosnippet>31</a>                    </span><span class="kw">in</span>(reg) vaddr.as_usize(),
<a href=#32 id=32 data-nosnippet>32</a>                );
<a href=#33 id=33 data-nosnippet>33</a>            } <span class="kw">else </span>{
<a href=#34 id=34 data-nosnippet>34</a>                <span class="comment">// Invalidate entire unified TLB
<a href=#35 id=35 data-nosnippet>35</a>                </span><span class="kw">let </span>zero: usize = <span class="number">0</span>;
<a href=#36 id=36 data-nosnippet>36</a>                <span class="macro">asm!</span>(
<a href=#37 id=37 data-nosnippet>37</a>                    <span class="string">"mcr p15, 0, {0}, c8, c7, 0"</span>, <span class="comment">// TLBIALL
<a href=#38 id=38 data-nosnippet>38</a>                    </span><span class="kw">in</span>(reg) zero,
<a href=#39 id=39 data-nosnippet>39</a>                );
<a href=#40 id=40 data-nosnippet>40</a>            }
<a href=#41 id=41 data-nosnippet>41</a>            <span class="comment">// Data Synchronization Barrier
<a href=#42 id=42 data-nosnippet>42</a>            </span><span class="macro">asm!</span>(<span class="string">"dsb"</span>);
<a href=#43 id=43 data-nosnippet>43</a>            <span class="comment">// Instruction Synchronization Barrier
<a href=#44 id=44 data-nosnippet>44</a>            </span><span class="macro">asm!</span>(<span class="string">"isb"</span>);
<a href=#45 id=45 data-nosnippet>45</a>        }
<a href=#46 id=46 data-nosnippet>46</a>    }
<a href=#47 id=47 data-nosnippet>47</a>}
<a href=#48 id=48 data-nosnippet>48</a>
<a href=#49 id=49 data-nosnippet>49</a><span class="doccomment">/// ARMv7-A Short-descriptor translation table.
<a href=#50 id=50 data-nosnippet>50</a></span><span class="kw">pub type </span>A32PageTable&lt;H&gt; = PageTable32&lt;A32PagingMetaData, A32PTE, H&gt;;
<a href=#51 id=51 data-nosnippet>51</a><span class="doccomment">/// ARMv7-A translation table cursor.
<a href=#52 id=52 data-nosnippet>52</a></span><span class="kw">pub type </span>A32PageCursor&lt;<span class="lifetime">'a</span>, H&gt; = PageTable32Cursor&lt;<span class="lifetime">'a</span>, A32PagingMetaData, A32PTE, H&gt;;
</code></pre></div></section></main></body></html>