m255
K4
z2
Z0 !s99 nomlopt
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
R0
!s11e MIXED_VERSIONS
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z1 d/u/home/clab/st161569
T_opt
!s110 1720708584
VJ;T5V:E[oE=T117EhKHH<1
Z2 04 3 6 work top struct 1
=1-a8a159d1485b-668fede8-9ec95-1f5f
R0
Z3 !s12b OEM100
Z4 !s124 OEM100
o-quiet -work RISCV_Processor_lib -L RISCV_Processor_lib -L altera_mf
Z5 tCvgOpt 0
n@_opt
Z6 OL;O;2022.4_2;75
R1
T_opt1
!s110 1720719707
Vk[1VXAXMbePfENbM[WNeA3
04 6 6 work top_tb struct 1
=1-a8a159d1485b-6690195a-dbc2e-3bec
R0
R3
R4
Z7 o-quiet +acc -auto_acc_if_foreign -work RISCV_Processor_lib -L RISCV_Processor_lib -L altera_mf
R5
n@_opt1
R6
R1
T_opt2
!s110 1720719429
V5@FS]gLB06]VJ@aj=BPQA2
R2
=2-a8a159d1485b-66901845-5bfa5-47e
R0
R3
R4
R7
R5
n@_opt2
R6
R1
Eaddr_calc
w1720627600
Z8 DPx9 altera_mf 20 altera_mf_components 0 22 OKTj^lfNo1d0g@n2BS^KA3
Z9 DPx19 riscv_processor_lib 11 isa_defines 0 22 X9mNR=fWh2HS>RUKNE8641
Z10 DPx19 riscv_processor_lib 5 types 0 22 ZB^5fT4^djNE8Bjo4M4>F2
Z11 DPx4 ieee 11 numeric_std 0 22 F8@]:i<mFK7<TjIzKcTGi0
Z12 DPx3 std 6 textio 0 22 LS[?81n5ZHWBI9JkBZTV<2
Z13 DPx4 ieee 14 std_logic_1164 0 22 6<US`=mgl_dFdCEFF7J=m1
!i122 246
Z14 d/u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/questasim/work
8/u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/addr_calc_entity.vhd
F/u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/addr_calc_entity.vhd
l0
Z15 L18 1
VYW8fYO86NdJ1A_8[l8zH^2
!s100 =mhAK:mX`5IjT3hJ;e4871
Z16 OL;C;2022.4_2;75
33
Z17 !s110 1720628609
!i10b 1
Z18 !s108 1720628609.000000
Z19 !s90 -work|RISCV_Processor_lib|-nologo|-2008|-f|/tmp/Files0|
Z20 !s107 /u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/top_tb_struct.vhd|/u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/io_struct.vhd|/u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/io_memory_behav.vhd|/u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/io_memory_entity.vhd|/u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/io_entity.vhd|/u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/cpu_struct.vhd|/u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/umnudler_behav.vhd|/u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/umnudler_entity.vhd|/u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/store_data_fwd_mux_behav.vhd|/u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/store_data_fwd_mux_entity.vhd|/u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/sbpu_behav.vhd|/u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/sbpu_entity.vhd|/u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/rs2_multiplexer_behav.vhd|/u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/rs2_mux_entity.vhd|/u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/rs2_fwd_mux_behav.vhd|/u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/rs2_fwd_mux_entity.vhd|/u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/rs1_fwd_mux_behav.vhd|/u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/rs1_fwd_mux_entity.vhd|/u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/register_file_behav.vhd|/u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/register_file_entity.vhd|/u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/pc_if_pipeline_reg_behav.vhd|/u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/pf_if_pipeline_reg_entity.vhd|/u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/pc_mux_behav.vhd|/u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/pc_mux_entity.vhd|/u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/pc_inc_behav.vhd|/u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/pc_inc_entity.vhd|/u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/pc_ex_inc_behav.vhd|/u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/pc_ex_inc_entity.vhd|/u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/mem_wb_pipeline_reg_behav.vhd|/u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/mem_wb_pipeline_reg_entity.vhd|/u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/mem_mode_multiplexer_behav.vhd|/u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/mem_mode_mux_entity.vhd|/u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/io_ram_mux_behav.vhd|/u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/io_ram_mux_entity.vhd|/u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/instruction_word_mux_behav.vhd|/u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/instruction_word_mux_entity.vhd|/u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/imm_bta_mux_behav.vhd|/u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/imm_bta_mux_entity.vhd|/u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/if_dc_pipeline_reg_behav.vhd|/u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/if_dc_pipeline_reg_entity.vhd|/u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/ex_out_mux_behav.vhd|/u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/ex_out_mux_entity.vhd|/u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/ex_mem_pipeline_reg_behav.vhd|/u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/ex_mem_pipeline_reg_entity.vhd|/u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/divider_behav.vhd|/u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/radix4_srt_divider.vhd|/u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/divider_entity.vhd|/u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/decoder_behav.vhd|/u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/decoder_entity.vhd|/u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/dec_exe_pipeline_reg_behav.vhd|/u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/dc_ex_pipeline_reg_entity.vhd|/u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/dbpu_behav.vhd|/u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/dbpu_entity.vhd|/u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/data_memory_extractor_behav.vhd|/u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/data_memory_extractor_entity.vhd|/u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/bta_adder_behav.vhd|/u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/bta_adder_entity.vhd|/u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/bpu_mixed.vhd|/u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/bpu_entity.vhd|/u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/alu_behav.vhd|/u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/alu_entity.vhd|/u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/addr_width_reducer_behav.vhd|/u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/addr_width_reducer_entity.vhd|/u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/addr_calc_behav.vhd|/u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/addr_calc_entity.vhd|/u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/isa_defines_pkg_body.vhd|/u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/isa_defines_pkg.vhd|/u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/cpu_entity.vhd|/u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/types_pkg.vhd|
!i113 0
Z21 o-nologo -work RISCV_Processor_lib -2008
Z22 tExplicit 1 CvgOpt 0
Abehav
w1720705593
R8
R9
R10
R11
DEx4 work 9 addr_calc 0 22 YW8fYO86NdJ1A_8[l8zH^2
R12
R13
!i122 255
8/u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/addr_calc_behav.vhd
F/u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/addr_calc_behav.vhd
l14
L13 58
VYe5fQWlDf??nh`iXD;?kE3
!s100 VUkRK8l6ezlg2^lezb4[[0
R16
33
!s110 1720705600
!i10b 1
!s108 1720705600.000000
R19
!s107 /u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/top_tb_struct.vhd|/u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/cpu_struct.vhd|/u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/addr_calc_behav.vhd|
!i113 0
R21
R22
Eaddr_width_reducer
Z23 w1720608035
R8
R9
R10
R11
R12
R13
!i122 246
R14
8/u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/addr_width_reducer_entity.vhd
F/u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/addr_width_reducer_entity.vhd
l0
R15
VY50JVNh_NMB]EZZ9DRj]G0
!s100 iXOGBOAJc0UZ6<zc<?K1z1
R16
33
R17
!i10b 1
R18
R19
R20
!i113 0
R21
R22
Abehav
R8
R9
R10
R11
R12
R13
DEx4 work 18 addr_width_reducer 0 22 Y50JVNh_NMB]EZZ9DRj]G0
!i122 246
8/u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/addr_width_reducer_behav.vhd
F/u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/addr_width_reducer_behav.vhd
l11
Z24 L10 11
ViQzMn:UBWeJ5b9nWW?Ucj2
!s100 9=7BR;MdAPGQ^3]iSL]5`1
R16
33
R17
!i10b 1
R18
R19
R20
!i113 0
R21
R22
Eaddress_gen
Z25 w1715690989
R11
R12
R13
!i122 0
Z26 d/u/home/clab/st161569/HDS/RISCV_Processor/RISCV_Processor_lib/questasim/work
8/u/home/clab/st161569/HDS/RISCV_Processor/RISCV_Processor_lib/hdl/address_gen_entity.vhd
F/u/home/clab/st161569/HDS/RISCV_Processor/RISCV_Processor_lib/hdl/address_gen_entity.vhd
l0
Z27 L13 1
V9eAkL_?Po7U4cLL1dh;gC0
!s100 :YfH73gZ7MfY60BJfld@o2
R16
33
Z28 !s110 1715690990
!i10b 1
Z29 !s108 1715690989.000000
R19
Z30 !s107 /u/home/clab/st161569/HDS/RISCV_Processor/RISCV_Processor_lib/hdl/top_tb_struct.vhd|/u/home/clab/st161569/HDS/RISCV_Processor/RISCV_Processor_lib/hdl/cpu_struct.vhd|/u/home/clab/st161569/HDS/RISCV_Processor/RISCV_Processor_lib/hdl/rs2_multiplexer_behav.vhd|/u/home/clab/st161569/HDS/RISCV_Processor/RISCV_Processor_lib/hdl/rs2_multiplexer_entity.vhd|/u/home/clab/st161569/HDS/RISCV_Processor/RISCV_Processor_lib/hdl/rom_behav.vhd|/u/home/clab/st161569/HDS/RISCV_Processor/RISCV_Processor_lib/hdl/rom_entity.vhd|/u/home/clab/st161569/HDS/RISCV_Processor/RISCV_Processor_lib/hdl/register_file_behav.vhd|/u/home/clab/st161569/HDS/RISCV_Processor/RISCV_Processor_lib/hdl/register_file_entity.vhd|/u/home/clab/st161569/HDS/RISCV_Processor/RISCV_Processor_lib/hdl/mem_wb_pipeline_reg_behav.vhd|/u/home/clab/st161569/HDS/RISCV_Processor/RISCV_Processor_lib/hdl/mem_wb_pipeline_reg_entity.vhd|/u/home/clab/st161569/HDS/RISCV_Processor/RISCV_Processor_lib/hdl/if_dc_pipeline_reg_behav.vhd|/u/home/clab/st161569/HDS/RISCV_Processor/RISCV_Processor_lib/hdl/if_dc_pipeline_reg_entity.vhd|/u/home/clab/st161569/HDS/RISCV_Processor/RISCV_Processor_lib/hdl/ex_mem_pipeline_reg_behav.vhd|/u/home/clab/st161569/HDS/RISCV_Processor/RISCV_Processor_lib/hdl/ex_mem_pipeline_reg_entity.vhd|/u/home/clab/st161569/HDS/RISCV_Processor/RISCV_Processor_lib/hdl/decoder_behav.vhd|/u/home/clab/st161569/HDS/RISCV_Processor/RISCV_Processor_lib/hdl/isa_defines_pkg.vhd|/u/home/clab/st161569/HDS/RISCV_Processor/RISCV_Processor_lib/hdl/decoder_entity.vhd|/u/home/clab/st161569/HDS/RISCV_Processor/RISCV_Processor_lib/hdl/dec_exe_pipeline_reg_behav.vhd|/u/home/clab/st161569/HDS/RISCV_Processor/RISCV_Processor_lib/hdl/dc_ex_pipeline_reg_entity.vhd|/u/home/clab/st161569/HDS/RISCV_Processor/RISCV_Processor_lib/hdl/alu_behav.vhd|/u/home/clab/st161569/HDS/RISCV_Processor/RISCV_Processor_lib/hdl/alu_entity.vhd|/u/home/clab/st161569/HDS/RISCV_Processor/RISCV_Processor_lib/hdl/riscv_types_pkg.vhd|/u/home/clab/st161569/HDS/RISCV_Processor/RISCV_Processor_lib/hdl/cpu_entity.vhd|/u/home/clab/st161569/HDS/RISCV_Processor/RISCV_Processor_lib/hdl/clk_res_gen_behav.vhd|/u/home/clab/st161569/HDS/RISCV_Processor/RISCV_Processor_lib/hdl/clk_res_gen_entity.vhd|/u/home/clab/st161569/HDS/RISCV_Processor/RISCV_Processor_lib/hdl/address_gen_sim.vhd|/u/home/clab/st161569/HDS/RISCV_Processor/RISCV_Processor_lib/hdl/address_gen_entity.vhd|/u/home/clab/st161569/HDS/RISCV_Processor/RISCV_Processor_lib/hdl/top_tb_entity.vhd|
!i113 0
R21
R22
Asim
R11
R12
R13
DEx4 work 11 address_gen 0 22 9eAkL_?Po7U4cLL1dh;gC0
!i122 0
8/u/home/clab/st161569/HDS/RISCV_Processor/RISCV_Processor_lib/hdl/address_gen_sim.vhd
F/u/home/clab/st161569/HDS/RISCV_Processor/RISCV_Processor_lib/hdl/address_gen_sim.vhd
l13
L10 10
V^^_WFdFAIk`d`R63IiglF0
!s100 dAJcj<6oD15V[8SPWM_c61
R16
33
R28
!i10b 1
R29
R19
R30
!i113 0
R21
R22
Ealu
Z31 w1720617521
R8
R9
R10
R11
R12
R13
!i122 246
R14
8/u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/alu_entity.vhd
F/u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/alu_entity.vhd
l0
R15
VcG`9UffDhJO:j=La7]4]02
!s100 clRXdEbGZZ<Ofng_]BakD1
R16
33
R17
!i10b 1
R18
R19
R20
!i113 0
R21
R22
Abehav
w1720618222
R8
DEx4 work 3 alu 0 22 cG`9UffDhJO:j=La7]4]02
R11
R9
R12
R13
R10
!i122 246
8/u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/alu_behav.vhd
F/u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/alu_behav.vhd
l20
Z32 L16 83
VL3LZD5D488Y93e8GTO_141
!s100 7zNmDzO<l0?H5jhmT:6Fz1
R16
33
R17
!i10b 1
R18
R19
R20
!i113 0
R21
R22
Ebpb
Z33 w1719407901
R8
Z34 DPx19 riscv_processor_lib 11 isa_defines 0 22 ?OGzTVmgP;S7LgJ9V2Aik0
Z35 DPx19 riscv_processor_lib 5 types 0 22 i]Z^LX4j1f0C];;6:RhC;2
R11
R12
R13
!i122 199
R14
8/u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/bpb_entity.vhd
F/u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/bpb_entity.vhd
l0
R15
VliA]LZ5;D6WJISQDjIABW1
!s100 [cC:8GC0F7dMi=608QQiC2
R16
33
Z36 !s110 1719417830
!i10b 1
Z37 !s108 1719417830.000000
R19
Z38 !s107 /u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/cpu_struct.vhd|/u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/umnudler_behav.vhd|/u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/umnudler_entity.vhd|/u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/store_data_fwd_mux_behav.vhd|/u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/store_data_fwd_mux_entity.vhd|/u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/rs2_multiplexer_behav.vhd|/u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/rs2_mux_entity.vhd|/u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/rs2_fwd_mux_behav.vhd|/u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/rs2_fwd_mux_entity.vhd|/u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/rs1_fwd_mux_behav.vhd|/u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/rs1_fwd_mux_entity.vhd|/u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/register_file_behav.vhd|/u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/register_file_entity.vhd|/u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/pc_if_pipeline_reg_behav.vhd|/u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/pf_if_pipeline_reg_entity.vhd|/u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/pc_mux_behav.vhd|/u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/pc_mux_entity.vhd|/u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/pc_inc_behav.vhd|/u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/pc_inc_entity.vhd|/u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/pc_ex_inc_behav.vhd|/u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/pc_ex_inc_entity.vhd|/u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/mem_wb_pipeline_reg_behav.vhd|/u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/mem_wb_pipeline_reg_entity.vhd|/u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/mem_mode_multiplexer_behav.vhd|/u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/mem_mode_mux_entity.vhd|/u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/instruction_word_mux_behav.vhd|/u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/instruction_word_mux_entity.vhd|/u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/imm_bta_mux_behav.vhd|/u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/imm_bta_mux_entity.vhd|/u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/if_dc_pipeline_reg_behav.vhd|/u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/if_dc_pipeline_reg_entity.vhd|/u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/ex_out_mux_behav.vhd|/u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/ex_out_mux_entity.vhd|/u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/ex_mem_pipeline_reg_behav.vhd|/u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/ex_mem_pipeline_reg_entity.vhd|/u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/decoder_behav.vhd|/u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/decoder_entity.vhd|/u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/dec_exe_pipeline_reg_behav.vhd|/u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/dc_ex_pipeline_reg_entity.vhd|/u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/dbpu_behav.vhd|/u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/dbpu_entity.vhd|/u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/data_memory_extractor_behav.vhd|/u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/data_memory_extractor_entity.vhd|/u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/bta_adder_behav.vhd|/u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/bta_adder_entity.vhd|/u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/bpb_behav.vhd|/u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/bpb_entity.vhd|/u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/alu_behav.vhd|/u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/alu_entity.vhd|/u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/addr_width_reducer_behav.vhd|/u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/addr_width_reducer_entity.vhd|/u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/addr_calc_behav.vhd|/u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/addr_calc_entity.vhd|/u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/isa_defines_pkg_body.vhd|/u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/isa_defines_pkg.vhd|
!i113 0
R21
R22
Abehav
w1719408565
R8
R34
R35
DEx4 work 3 bpb 0 22 liA]LZ5;D6WJISQDjIABW1
R11
Z39 DPx4 ieee 15 std_logic_arith 0 22 B[jVX6I8iRX2o6WYW0BB>3
Z40 DPx4 ieee 18 std_logic_unsigned 0 22 o4hn5gYc0WVo72BSL@Ta50
R12
R13
!i122 199
8/u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/bpb_behav.vhd
F/u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/bpb_behav.vhd
l24
L15 76
V3jo>3h0KTCMnh7oT<kJX_3
!s100 lKS>j:`>5_C^WIGkJVjb>2
R16
33
R36
!i10b 1
R37
R19
R38
!i113 0
R21
R22
Ebpu
Z41 w1720695136
R8
R9
R10
R11
R12
R13
!i122 254
R14
8/u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/bpu_entity.vhd
F/u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/bpu_entity.vhd
l0
R15
VK<E1[5GCzOZE?bC?iXPK=1
!s100 hb:ezBGABS^GhJ6Q87kZO2
R16
33
Z42 !s110 1720695137
!i10b 1
Z43 !s108 1720695136.000000
R19
Z44 !s107 /u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/top_tb_struct.vhd|/u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/cpu_struct.vhd|/u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/bpu_mixed.vhd|/u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/bpu_entity.vhd|/u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/cpu_entity.vhd|
!i113 0
R21
R22
Amixed
Z45 DEx4 work 7 gen_ram 0 22 hLnEzl]BJQ92ObD_@M<Lb1
R8
R9
R11
DEx4 work 3 bpu 0 22 K<E1[5GCzOZE?bC?iXPK=1
R10
R12
R13
!i122 254
8/u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/bpu_mixed.vhd
F/u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/bpu_mixed.vhd
l23
L15 57
VhTbOcCXlMJ5D7:4P4LTR03
!s100 HgRbVhTefZd0H_hj4:i[S3
R16
33
R42
!i10b 1
R43
R19
R44
!i113 0
R21
R22
Ebranch_target_cache
R33
R8
Z46 DPx19 riscv_processor_lib 11 isa_defines 0 22 MikAG?Z`Rb=RkIdG=k<1^2
Z47 DPx19 riscv_processor_lib 5 types 0 22 EfP32jaQUB>3j;1cYELl12
R11
R12
R13
!i122 194
R14
8/u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/branch_target_cache_entity.vhd
F/u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/branch_target_cache_entity.vhd
l0
R15
VG_a30=OiWB:7J:VfZjC?^1
!s100 bKB_D<Um7Q>k]_czZ9Wzl2
R16
33
Z48 !s110 1719407902
!i10b 1
Z49 !s108 1719407902.000000
R19
Z50 !s107 /u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/top_tb_struct.vhd|/u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/cpu_struct.vhd|/u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/pc_mux_behav.vhd|/u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/instruction_word_mux_behav.vhd|/u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/decoder_behav.vhd|/u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/decoder_entity.vhd|/u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/dec_exe_pipeline_reg_behav.vhd|/u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/dc_ex_pipeline_reg_entity.vhd|/u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/data_memory_extractor_behav.vhd|/u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/branch_target_cache_generatedinstance.vhd|/u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/branch_target_cache_entity.vhd|/u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/bpb_behav.vhd|/u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/bpb_entity.vhd|/u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/cpu_entity.vhd|
!i113 0
R21
R22
Ageneratedinstance
R8
R46
R47
R11
R12
R13
DEx4 work 19 branch_target_cache 0 22 G_a30=OiWB:7J:VfZjC?^1
!i122 194
8/u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/branch_target_cache_generatedinstance.vhd
F/u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/branch_target_cache_generatedinstance.vhd
l5
L4 5
V_XQWkk`@SAKmd[>Qm_03M2
!s100 O4j;DTC[<3SI7YbjbWh1[1
R16
33
R48
!i10b 1
R49
R19
R50
!i113 0
R21
R22
Ebta_adder
Z51 w1718809240
R8
R9
R10
R11
R12
R13
!i122 246
R14
8/u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/bta_adder_entity.vhd
F/u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/bta_adder_entity.vhd
l0
R15
V1o<PE0J_X:h3;f0HUA^e[1
!s100 8nlbkjRUQ28MAQ@J]<dI72
R16
33
R17
!i10b 1
R18
R19
R20
!i113 0
R21
R22
Abehav
R8
R9
R10
DEx4 work 9 bta_adder 0 22 1o<PE0J_X:h3;f0HUA^e[1
R13
R12
R11
!i122 246
8/u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/bta_adder_behav.vhd
F/u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/bta_adder_behav.vhd
l14
L13 4
VNlVL>7Y9;R^g8j<3SSJZ;2
!s100 O:AB`m0;f_N1dZ;:;IbSi0
R16
33
R17
!i10b 1
R18
R19
R20
!i113 0
R21
R22
Ebutton
w1713972274
R11
R12
R13
!i122 249
R14
8/u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/button_entity.vhd
F/u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/button_entity.vhd
l0
R27
VQfbAKOzQYN>260iGM;^bz3
!s100 ]U;N4oSPOhHSW80QF>?UE2
R16
31
Z52 !s110 1720636866
!i10b 1
Z53 !s108 1720636866.000000
Z54 !s90 -work|RISCV_Processor_lib|-nologo|-93|-f|/tmp/Files1|
Z55 !s107 /u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/button_behav.vhd|/u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/button_entity.vhd|
!i113 0
Z56 o-nologo -work RISCV_Processor_lib -93
R22
Abehav
w1720619529
R11
R12
R13
DEx4 work 6 button 0 22 QfbAKOzQYN>260iGM;^bz3
!i122 249
8/u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/button_behav.vhd
F/u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/button_behav.vhd
l16
L10 67
VSJkoNES=VoHnb@L>^OH@;1
!s100 1dJl61JJVd9GS2^Zn6;>W2
R16
31
R52
!i10b 1
R53
R54
R55
!i113 0
R56
R22
Eclk_res_gen
Z57 w1720707990
R11
R12
R13
!i122 256
R14
8/u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/clk_res_gen_entity.vhd
F/u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/clk_res_gen_entity.vhd
l0
R27
Vc@mV2NZDRS;UgY0VPfaMN3
!s100 HQTITM=Ndl=GmJ`Lz_azM0
R16
33
Z58 !s110 1720707991
!i10b 1
Z59 !s108 1720707991.000000
R19
Z60 !s107 /u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/top_tb_struct.vhd|/u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/top_struct.vhd|/u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/io_struct.vhd|/u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/io_entity.vhd|/u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/cpu_struct.vhd|/u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/instruction_word_mux_behav.vhd|/u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/instruction_word_mux_entity.vhd|/u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/convert_to_big_endian_behav.vhd|/u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/convert_to_big_endian_entity.vhd|/u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/cpu_entity.vhd|/u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/top_entity.vhd|/u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/io_pin_gen_behav.vhd|/u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/io_pin_gen_entity.vhd|/u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/clk_res_gen_behav.vhd|/u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/clk_res_gen_entity.vhd|/u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/top_tb_entity.vhd|
!i113 0
R21
R22
Abehav
R11
R12
R13
DEx4 work 11 clk_res_gen 0 22 c@mV2NZDRS;UgY0VPfaMN3
!i122 256
8/u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/clk_res_gen_behav.vhd
F/u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/clk_res_gen_behav.vhd
l13
L10 21
VYo[<mo5AS6AjI3Jl?nA3N0
!s100 eISXGojH_KlgO^Cb9LdWR1
R16
33
R58
!i10b 1
R59
R19
R60
!i113 0
R21
R22
Econvert_to_big_endian
Z61 w1720707991
R8
R9
R10
R11
R12
R13
!i122 256
R14
8/u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/convert_to_big_endian_entity.vhd
F/u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/convert_to_big_endian_entity.vhd
l0
R15
ViWgW2?5h_7Vigl3o54zJJ2
!s100 G]U_gVgO1mP>c1Uk>=hE;0
R16
33
R58
!i10b 1
R59
R19
R60
!i113 0
R21
R22
Abehav
R8
R9
R10
R11
R12
R13
DEx4 work 21 convert_to_big_endian 0 22 iWgW2?5h_7Vigl3o54zJJ2
!i122 256
8/u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/convert_to_big_endian_behav.vhd
F/u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/convert_to_big_endian_behav.vhd
l11
Z62 L10 7
V538cAX[hl@YZek@<0ljhI2
!s100 YbKIM4Z:ENW`z4?>KimMB3
R16
33
R58
!i10b 1
R59
R19
R60
!i113 0
R21
R22
Ecpu
R61
R10
R11
R12
R13
!i122 256
R14
8/u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/cpu_entity.vhd
F/u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/cpu_entity.vhd
l0
Z63 L15 1
V]GN?@8;b;]@bVhF;iGk9l1
!s100 d9>_]8hkUiZ^7[gD8dUAD2
R16
33
R58
!i10b 1
R59
R19
R60
!i113 0
R21
R22
Astruct
w1720710380
DEx19 riscv_processor_lib 18 store_data_fwd_mux 0 22 <Wcf;Nz7eJKHDWGQ9Mz6P0
DEx19 riscv_processor_lib 4 sbpu 0 22 4MDO39V_:>c?];lA4^ZZz1
DEx19 riscv_processor_lib 7 rs2_mux 0 22 kTQ[]L3j=CPVak<HHhzc91
DEx19 riscv_processor_lib 11 rs2_fwd_mux 0 22 L4?`@B;RXB]]>3ngZQEgl1
DEx19 riscv_processor_lib 11 rs1_fwd_mux 0 22 m=f0gZZ9>5E]:E]=G=P?P2
DEx19 riscv_processor_lib 13 register_file 0 22 28h69aCCPaT;OQ@Ua6M370
DEx19 riscv_processor_lib 18 pf_if_pipeline_reg 0 22 8GUe@AKS``gPTLlU=;ZWA3
DEx19 riscv_processor_lib 6 pc_mux 0 22 chjzd5NJK`?QHzJAUX3::0
DEx19 riscv_processor_lib 6 pc_inc 0 22 m@fUljgg^PZVK_1B0NX8o2
DEx19 riscv_processor_lib 9 pc_ex_inc 0 22 QjabT`Qen_??Kb5>ad2i20
DEx19 riscv_processor_lib 19 mem_wb_pipeline_reg 0 22 Pd7mkGW;il8O>9W>mOmic1
DEx19 riscv_processor_lib 12 mem_mode_mux 0 22 l:4PTDlH:;flHl3mA?6C93
DEx19 riscv_processor_lib 10 io_ram_mux 0 22 OHAgFR^]ViVkV:i2oBP9`2
DEx19 riscv_processor_lib 20 instruction_word_mux 0 22 _><USC:ScZ`7Io`LY??bd2
DEx19 riscv_processor_lib 11 imm_bta_mux 0 22 LEi^9A5L9W?zEd3zn73V>0
DEx19 riscv_processor_lib 18 if_dc_pipeline_reg 0 22 51YRO?VmPL:oeh<F4M0Fd2
DEx19 riscv_processor_lib 7 gen_rom 0 22 UA4k0<1znmPB_gQdR=c_72
DEx19 riscv_processor_lib 10 gen_ram_be 0 22 6@dP_4[TMgREcmCaR;_X30
DEx19 riscv_processor_lib 10 ex_out_mux 0 22 TIoA^WO?8z>?P`GYZJ;c52
DEx19 riscv_processor_lib 19 ex_mem_pipeline_reg 0 22 Xhl5k6lXlb87e_OAWWA;F2
DEx19 riscv_processor_lib 7 divider 0 22 LU28]E;<SlYC7JbJTWZU=2
DEx19 riscv_processor_lib 7 decoder 0 22 ?:5i:j4lW=bj4OPBjJZ^n1
DEx19 riscv_processor_lib 18 dc_ex_pipeline_reg 0 22 IdmF^J^gOHd74TDo1K4kT1
DEx19 riscv_processor_lib 4 dbpu 0 22 `]?Dm:F^P3P@a2XGCSckd1
DEx19 riscv_processor_lib 21 data_memory_extractor 0 22 zkjA^:fm2STZk]]@CP;963
DEx19 riscv_processor_lib 21 convert_to_big_endian 0 22 iWgW2?5h_7Vigl3o54zJJ2
DEx19 riscv_processor_lib 9 bta_adder 0 22 1o<PE0J_X:h3;f0HUA^e[1
DEx19 riscv_processor_lib 3 bpu 0 22 K<E1[5GCzOZE?bC?iXPK=1
DEx19 riscv_processor_lib 3 alu 0 22 cG`9UffDhJO:j=La7]4]02
DEx19 riscv_processor_lib 18 addr_width_reducer 0 22 Y50JVNh_NMB]EZZ9DRj]G0
DEx19 riscv_processor_lib 9 addr_calc 0 22 YW8fYO86NdJ1A_8[l8zH^2
DEx4 work 3 cpu 0 22 ]GN?@8;b;]@bVhF;iGk9l1
R8
R9
R10
R11
R12
R13
!i122 258
8/u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/cpu_struct.vhd
F/u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/cpu_struct.vhd
l524
L20 852
Va`AczHb8CDDK_MkESezEh0
!s100 K5>`eFfPDC6oc?LGV`hG92
R16
33
!s110 1720710381
!i10b 1
!s108 1720710381.000000
R19
!s107 /u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/top_tb_struct.vhd|/u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/top_struct.vhd|/u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/cpu_struct.vhd|/u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/divider_behav.vhd|
!i113 0
R21
R22
Edata_memory
w1717584166
R47
R11
R12
R13
!i122 61
R14
8/u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/data_memory_entity.vhd
F/u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/data_memory_entity.vhd
l0
R63
VV4j5bI0cX[SDb:AAzXN523
!s100 NzkzOOm487`?`[UEISZ2X3
R16
33
!s110 1717594263
!i10b 1
!s108 1717594263.000000
R19
!s107 /u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/top_tb_struct.vhd|/u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/cpu_struct.vhd|/u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/store_data_fwd_mux_behav.vhd|/u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/store_data_fwd_mux_entity.vhd|/u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/rs2_multiplexer_behav.vhd|/u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/rs2_mux_entity.vhd|/u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/rs2_fwd_mux_behav.vhd|/u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/rs2_fwd_mux_entity.vhd|/u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/rs1_fwd_mux_behav.vhd|/u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/rs1_fwd_mux_entity.vhd|/u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/rom_behav.vhd|/u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/rom_entity.vhd|/u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/register_file_behav.vhd|/u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/register_file_entity.vhd|/u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/pc_if_pipeline_reg_behav.vhd|/u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/pf_if_pipeline_reg_entity.vhd|/u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/pc_mux_behav.vhd|/u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/pc_mux_entity.vhd|/u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/pc_inc_behav.vhd|/u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/pc_inc_entity.vhd|/u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/pc_ex_inc_behav.vhd|/u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/pc_ex_inc_entity.vhd|/u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/mem_wb_pipeline_reg_behav.vhd|/u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/mem_wb_pipeline_reg_entity.vhd|/u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/mem_mode_multiplexer_behav.vhd|/u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/mem_mode_mux_entity.vhd|/u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/instruction_word_mux_behav.vhd|/u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/instruction_word_mux_entity.vhd|/u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/imm_bta_mux_behav.vhd|/u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/imm_bta_mux_entity.vhd|/u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/if_dc_pipeline_reg_behav.vhd|/u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/if_dc_pipeline_reg_entity.vhd|/u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/ex_out_mux_behav.vhd|/u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/ex_out_mux_entity.vhd|/u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/ex_mem_pipeline_reg_behav.vhd|/u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/ex_mem_pipeline_reg_entity.vhd|/u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/decoder_behav.vhd|/u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/decoder_entity.vhd|/u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/dec_exe_pipeline_reg_behav.vhd|/u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/dc_ex_pipeline_reg_entity.vhd|/u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/dbpu_behav.vhd|/u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/dbpu_entity.vhd|/u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/data_memory_behav.vhd|/u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/data_memory_entity.vhd|/u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/bta_adder_behav.vhd|/u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/bta_adder_entity.vhd|/u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/alu_behav.vhd|/u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/isa_defines_pkg_body.vhd|
!i113 0
R21
R22
Abehav
w1717599960
DEx4 work 11 data_memory 0 22 V4j5bI0cX[SDb:AAzXN523
R47
R13
R12
R11
!i122 75
8/u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/data_memory_behav.vhd
F/u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/data_memory_behav.vhd
l24
L15 108
VNbc@:5nLiO7`cif:`Toi51
!s100 m0_En:KLeMdM27Yz2bPIB3
R16
33
!s110 1717599972
!i10b 1
!s108 1717599972.000000
R19
!s107 /u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/top_tb_struct.vhd|/u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/cpu_struct.vhd|/u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/data_memory_behav.vhd|/u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/isa_defines_pkg_body.vhd|
!i113 0
R21
R22
Edata_memory_extractor
Z64 w1720620650
R8
R9
R10
R11
R12
R13
!i122 246
R14
8/u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/data_memory_extractor_entity.vhd
F/u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/data_memory_extractor_entity.vhd
l0
R15
VzkjA^:fm2STZk]]@CP;963
!s100 j]^hhzG7o2hEA4k5`iefA3
R16
33
R17
!i10b 1
R18
R19
R20
!i113 0
R21
R22
Abehav
R8
R9
R10
R11
R12
R13
DEx4 work 21 data_memory_extractor 0 22 zkjA^:fm2STZk]]@CP;963
!i122 246
8/u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/data_memory_extractor_behav.vhd
F/u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/data_memory_extractor_behav.vhd
l11
L10 50
VG33?oX_E7?^089WjCeMH32
!s100 S<^k9[m1Wo<8AcOZ`55BY0
R16
33
R17
!i10b 1
R18
R19
R20
!i113 0
R21
R22
Edbpu
R31
R8
R9
R10
R11
R12
R13
!i122 246
R14
8/u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/dbpu_entity.vhd
F/u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/dbpu_entity.vhd
l0
R15
V`]?Dm:F^P3P@a2XGCSckd1
!s100 U`HUWlY]@51Q742O@CaWN0
R16
33
R17
!i10b 1
R18
R19
R20
!i113 0
R21
R22
Abehav
R8
R11
DEx4 work 4 dbpu 0 22 `]?Dm:F^P3P@a2XGCSckd1
R9
R12
R13
R10
!i122 246
8/u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/dbpu_behav.vhd
F/u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/dbpu_behav.vhd
l18
L14 153
VZIA@RS2L:`Ll;D8KQ_>0R2
!s100 `Z5h;dF_an0dNV4ImUSDN0
R16
33
R17
!i10b 1
R18
R19
R20
!i113 0
R21
R22
Edc_ex_pipeline_reg
Z65 w1720542171
R8
R9
R10
R11
R12
R13
!i122 246
R14
8/u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/dc_ex_pipeline_reg_entity.vhd
F/u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/dc_ex_pipeline_reg_entity.vhd
l0
R15
VIdmF^J^gOHd74TDo1K4kT1
!s100 >?aUKR`6a`aZCGW88o3?^3
R16
33
R17
!i10b 1
R18
R19
R20
!i113 0
R21
R22
Abehav
R8
R9
R11
DEx4 work 18 dc_ex_pipeline_reg 0 22 IdmF^J^gOHd74TDo1K4kT1
R12
R13
R10
!i122 246
8/u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/dec_exe_pipeline_reg_behav.vhd
F/u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/dec_exe_pipeline_reg_behav.vhd
l14
L13 49
V@T@=oVJ=5Y:PBKzUnYSHn2
!s100 fD8]>oz8^LAf<fMHQ`QNj0
R16
33
R17
!i10b 1
R18
R19
R20
!i113 0
R21
R22
Edecoder
w1720542337
R8
R9
R10
R11
R12
R13
!i122 246
R14
8/u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/decoder_entity.vhd
F/u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/decoder_entity.vhd
l0
R15
V?:5i:j4lW=bj4OPBjJZ^n1
!s100 j4jmcJd<8[i^F20mmSAfU3
R16
33
R17
!i10b 1
R18
R19
R20
!i113 0
R21
R22
Abehav
w1720693808
R8
R11
DEx4 work 7 decoder 0 22 ?:5i:j4lW=bj4OPBjJZ^n1
R9
R12
R13
R10
!i122 254
8/u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/decoder_behav.vhd
F/u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/decoder_behav.vhd
l32
L15 324
VG2518LllPH05=OOIRnhOR2
!s100 01hOd7?b>N]Ncmm5W85N;3
R16
33
!s110 1720693814
!i10b 1
!s108 1720693813.000000
R19
!s107 /u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/top_tb_struct.vhd|/u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/cpu_struct.vhd|/u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/decoder_behav.vhd|
!i113 0
R21
R22
Edivider
R65
R8
R9
R10
R11
R12
R13
!i122 246
R14
8/u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/divider_entity.vhd
F/u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/divider_entity.vhd
l0
R15
VLU28]E;<SlYC7JbJTWZU=2
!s100 cbfDXkFhH2>7H?K<hH=dJ0
R16
33
R17
!i10b 1
R18
R19
R20
!i113 0
R21
R22
Abehav
w1720710349
Z66 DPx4 ieee 9 math_real 0 22 :8NNHF3SFI6^on5?4X[S`1
Z67 DPx4 ieee 16 std_logic_textio 0 22 C8j>g0lzF^EAA]5<S6PY32
Z68 DEx4 work 18 radix4_srt_divider 0 22 ?=02[_IM7@afnzG75d`Pi1
R8
R9
DEx4 work 7 divider 0 22 LU28]E;<SlYC7JbJTWZU=2
R10
R11
R12
R13
!i122 262
8/u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/divider_behav.vhd
F/u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/divider_behav.vhd
l21
L16 46
VIGnU`_47mEZkAbeG1GY6m0
!s100 Z3OaRNkbE>z^Ne4QHmJ4e1
R16
33
Z69 !s110 1720712052
!i10b 1
Z70 !s108 1720712052.000000
R19
Z71 !s107 /u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/divider_behav.vhd|/u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/radix4_srt_divider.vhd|
!i113 0
R21
R22
Eex_mem_pipeline_reg
R65
R8
R9
R10
R11
R12
R13
!i122 246
R14
8/u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/ex_mem_pipeline_reg_entity.vhd
F/u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/ex_mem_pipeline_reg_entity.vhd
l0
R15
VXhl5k6lXlb87e_OAWWA;F2
!s100 Ra@in7^L8`PLRDHA526]K2
R16
33
R17
!i10b 1
R18
R19
R20
!i113 0
R21
R22
Abehav
R8
R9
R11
DEx4 work 19 ex_mem_pipeline_reg 0 22 Xhl5k6lXlb87e_OAWWA;F2
R12
R13
R10
!i122 246
8/u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/ex_mem_pipeline_reg_behav.vhd
F/u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/ex_mem_pipeline_reg_behav.vhd
l14
L13 25
Vo88AJYSz_2gO19]:UEF550
!s100 ;dS]AVAZE9bNgiIUb^`J40
R16
33
R17
!i10b 1
R18
R19
R20
!i113 0
R21
R22
Eex_out_mux
R65
R8
R9
R10
R11
R12
R13
!i122 246
R14
8/u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/ex_out_mux_entity.vhd
F/u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/ex_out_mux_entity.vhd
l0
R15
VTIoA^WO?8z>?P`GYZJ;c52
!s100 25e4QfezZk<Y8mnQY`0?e1
R16
33
R17
!i10b 1
R18
R19
R20
!i113 0
R21
R22
Abehav
w1720542514
R8
R9
R10
R11
R12
R13
DEx4 work 10 ex_out_mux 0 22 TIoA^WO?8z>?P`GYZJ;c52
!i122 246
8/u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/ex_out_mux_behav.vhd
F/u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/ex_out_mux_behav.vhd
l11
L10 13
VHJeTkgT<S97Pb?BN:zb?K0
!s100 k4TdDKD<?859ZmRGDzbak0
R16
33
R17
!i10b 1
R18
R19
R20
!i113 0
R21
R22
Egen_ram
w1720013432
R11
R12
R13
!i122 204
R14
8/u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/gen_ram_entity.vhd
F/u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/gen_ram_entity.vhd
l0
L14 1
VhLnEzl]BJQ92ObD_@M<Lb1
!s100 BnI=6zX`0i3JP?F6[0om]0
R16
31
Z72 !s110 1720530277
!i10b 1
Z73 !s108 1720530277.000000
Z74 !s90 -work|RISCV_Processor_lib|-nologo|-93|-f|/tmp/Files0|
Z75 !s107 /u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/gen_ram_behav.vhd|/u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/gen_ram_entity.vhd|
!i113 0
R56
R22
Abehav
w1720013434
R45
R13
R12
R11
!i122 204
8/u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/gen_ram_behav.vhd
F/u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/gen_ram_behav.vhd
l17
Z76 L13 17
Vo<];hLIlKjQe4?B2kj9Dz3
!s100 dhHlAdOAUzT03?Jj=DlC;2
R16
31
R72
!i10b 1
R73
R74
R75
!i113 0
R56
R22
Egen_ram_be
Z77 w1718190653
R12
R13
!i122 183
R14
8/u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/gen_ram_be_entity.vhd
F/u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/gen_ram_be_entity.vhd
l0
L5 1
V6@dP_4[TMgREcmCaR;_X30
!s100 1O[?Na0zV:9?d2GNDf9LX2
R16
31
Z78 !s110 1718809242
!i10b 1
Z79 !s108 1718809242.000000
R54
Z80 !s107 /u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/gen_rom.vhd|/u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/gen_ram_be_behav.vhd|/u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/gen_ram_be_entity.vhd|
!i113 0
R56
R22
Abehav
DEx4 work 10 gen_ram_be 0 22 6@dP_4[TMgREcmCaR;_X30
R13
R12
R11
!i122 183
8/u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/gen_ram_be_behav.vhd
F/u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/gen_ram_be_behav.vhd
l11
L4 27
Vego4XT>aLS:N0Vcg[lAQ20
!s100 :cog;8MY<3@?9MoU_3^?40
R16
31
R78
!i10b 1
R79
R54
R80
!i113 0
R56
R22
Egen_rom
Z81 w1718190661
R8
R12
R13
!i122 183
R14
Z82 8/u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/gen_rom.vhd
Z83 F/u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/gen_rom.vhd
l0
L43 1
VUA4k0<1znmPB_gQdR=c_72
!s100 E6Z^j2Qo]1AF@0KKc?9J=0
R16
31
R78
!i10b 1
R79
R54
R80
!i113 0
R56
R22
Asyn
R8
R12
R13
DEx4 work 7 gen_rom 0 22 UA4k0<1znmPB_gQdR=c_72
!i122 183
l64
L58 40
VkS^<<WCbn]g;9d=`AHoUh0
!s100 ;8fPJg>mR?;R<cmZMHnlK3
R16
31
R78
!i10b 1
R79
R54
R80
!i113 0
R56
R22
Eif_dc_pipeline_reg
Z84 w1720536886
R8
R9
R10
R11
R12
R13
!i122 246
R14
8/u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/if_dc_pipeline_reg_entity.vhd
F/u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/if_dc_pipeline_reg_entity.vhd
l0
R15
V51YRO?VmPL:oeh<F4M0Fd2
!s100 8L8X?e6b@2EFbb;mABh<;0
R16
33
R17
!i10b 1
R18
R19
R20
!i113 0
R21
R22
Abehav
R8
R9
R11
DEx4 work 18 if_dc_pipeline_reg 0 22 51YRO?VmPL:oeh<F4M0Fd2
R12
R13
R10
!i122 246
8/u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/if_dc_pipeline_reg_behav.vhd
F/u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/if_dc_pipeline_reg_behav.vhd
l15
L14 24
V_M<1Al7W@MCVmQfd=cbz60
!s100 <0b2A3TznLfjE<2A_a8>b3
R16
33
R17
!i10b 1
R18
R19
R20
!i113 0
R21
R22
Eimm_bta_mux
Z85 w1718809241
R8
R9
R10
R11
R12
R13
!i122 246
R14
8/u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/imm_bta_mux_entity.vhd
F/u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/imm_bta_mux_entity.vhd
l0
R15
VLEi^9A5L9W?zEd3zn73V>0
!s100 <6eEG7@ZLOJ[0l=^:?KbN1
R16
33
R17
!i10b 1
R18
R19
R20
!i113 0
R21
R22
Abehav
R8
R9
R10
R11
R12
R13
DEx4 work 11 imm_bta_mux 0 22 LEi^9A5L9W?zEd3zn73V>0
!i122 246
8/u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/imm_bta_mux_behav.vhd
F/u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/imm_bta_mux_behav.vhd
l11
Z86 L10 4
VhA_JBKLcEPE^FTibF[emM0
!s100 iG_j1k?<L<;zT1z:XAF>:0
R16
33
R17
!i10b 1
R18
R19
R20
!i113 0
R21
R22
Einstruction_word_mux
R61
R8
R9
R10
R11
R12
R13
!i122 256
R14
8/u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/instruction_word_mux_entity.vhd
F/u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/instruction_word_mux_entity.vhd
l0
R15
V_><USC:ScZ`7Io`LY??bd2
!s100 daDJ6S_GP]1SlKj_ROOD60
R16
33
R58
!i10b 1
R59
R19
R60
!i113 0
R21
R22
Abehav
R8
R11
DEx4 work 20 instruction_word_mux 0 22 _><USC:ScZ`7Io`LY??bd2
R10
R12
R13
R9
!i122 256
8/u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/instruction_word_mux_behav.vhd
F/u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/instruction_word_mux_behav.vhd
l14
L13 11
V=QnEbA`I<Pcl=0K6YM4Z93
!s100 GRK@<[V]P6neOFe@@dRzf1
R16
33
R58
!i10b 1
R59
R19
R60
!i113 0
R21
R22
Eio
R61
R10
R11
R12
R13
!i122 256
R14
8/u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/io_entity.vhd
F/u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/io_entity.vhd
l0
R63
VVbn3;Z3L?IBZo37]7nE0k2
!s100 VX51l_YQFcdT]i7o2JMQ:2
R16
33
R58
!i10b 1
R59
R19
R60
!i113 0
R21
R22
Astruct
w1720709844
DEx19 riscv_processor_lib 9 io_memory 0 22 V3Eh9?7z[D>@HQEE8Yedd3
DEx4 work 2 io 0 22 Vbn3;Z3L?IBZo37]7nE0k2
R10
R11
R12
R13
!i122 257
8/u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/io_struct.vhd
F/u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/io_struct.vhd
l49
L17 53
VmJ1cXXU3hnQ]>mMOg>0AU2
!s100 MJelI@T_cET;SaNzW5@]:1
R16
33
Z87 !s110 1720709844
!i10b 1
Z88 !s108 1720709844.000000
R19
Z89 !s107 /u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/top_tb_struct.vhd|/u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/top_struct.vhd|/u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/io_struct.vhd|/u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/io_memory_behav.vhd|/u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/io_pin_gen_behav.vhd|/u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/top_tb_entity.vhd|
!i113 0
R21
R22
Eio_controller
w1720625218
R8
R9
Z90 DPx19 riscv_processor_lib 5 types 0 22 ?K7@@4l]H8=<[cdBdbYRO2
R11
R12
R13
!i122 240
R14
8/u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/io_controller_entity.vhd
F/u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/io_controller_entity.vhd
l0
R15
VZEcCXZmnfiOGeaWD6fFFN3
!s100 M_QD6397GBM5Q2MQ3of^P0
R16
33
!s110 1720625299
!i10b 1
!s108 1720625299.000000
R19
!s107 /u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/top_tb_struct.vhd|/u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/io_struct.vhd|/u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/io_memory_behav.vhd|/u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/io_memory_entity.vhd|/u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/io_entity.vhd|/u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/cpu_struct.vhd|/u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/umnudler_behav.vhd|/u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/umnudler_entity.vhd|/u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/store_data_fwd_mux_behav.vhd|/u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/store_data_fwd_mux_entity.vhd|/u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/sbpu_behav.vhd|/u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/sbpu_entity.vhd|/u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/rs2_multiplexer_behav.vhd|/u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/rs2_mux_entity.vhd|/u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/rs2_fwd_mux_behav.vhd|/u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/rs2_fwd_mux_entity.vhd|/u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/rs1_fwd_mux_behav.vhd|/u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/rs1_fwd_mux_entity.vhd|/u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/register_file_behav.vhd|/u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/register_file_entity.vhd|/u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/pc_if_pipeline_reg_behav.vhd|/u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/pf_if_pipeline_reg_entity.vhd|/u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/pc_mux_behav.vhd|/u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/pc_mux_entity.vhd|/u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/pc_inc_behav.vhd|/u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/pc_inc_entity.vhd|/u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/pc_ex_inc_behav.vhd|/u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/pc_ex_inc_entity.vhd|/u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/mem_wb_pipeline_reg_behav.vhd|/u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/mem_wb_pipeline_reg_entity.vhd|/u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/mem_mode_multiplexer_behav.vhd|/u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/mem_mode_mux_entity.vhd|/u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/io_ram_mux_entity.vhd|/u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/io_controller_behav.vhd|/u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/io_controller_entity.vhd|/u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/instruction_word_mux_behav.vhd|/u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/instruction_word_mux_entity.vhd|/u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/imm_bta_mux_behav.vhd|/u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/imm_bta_mux_entity.vhd|/u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/if_dc_pipeline_reg_behav.vhd|/u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/if_dc_pipeline_reg_entity.vhd|/u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/ex_out_mux_behav.vhd|/u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/ex_out_mux_entity.vhd|/u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/ex_mem_pipeline_reg_behav.vhd|/u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/ex_mem_pipeline_reg_entity.vhd|/u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/divider_behav.vhd|/u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/radix4_srt_divider.vhd|/u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/divider_entity.vhd|/u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/decoder_behav.vhd|/u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/decoder_entity.vhd|/u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/dec_exe_pipeline_reg_behav.vhd|/u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/dc_ex_pipeline_reg_entity.vhd|/u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/dbpu_behav.vhd|/u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/dbpu_entity.vhd|/u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/data_memory_extractor_behav.vhd|/u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/data_memory_extractor_entity.vhd|/u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/bta_adder_behav.vhd|/u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/bta_adder_entity.vhd|/u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/bpu_mixed.vhd|/u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/bpu_entity.vhd|/u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/alu_behav.vhd|/u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/alu_entity.vhd|/u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/addr_width_reducer_behav.vhd|/u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/addr_width_reducer_entity.vhd|/u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/addr_calc_behav.vhd|
!i113 0
R21
R22
Abehav
w1720625323
R8
R9
R90
R11
R12
R13
DEx4 work 13 io_controller 0 22 ZEcCXZmnfiOGeaWD6fFFN3
!i122 241
8/u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/io_controller_behav.vhd
F/u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/io_controller_behav.vhd
l11
L10 6
V=RXzLh:]5EAm`fHNI^g4A3
!s100 EF10>2K[P_97QLfX<BXXV3
R16
33
!s110 1720625328
!i10b 1
!s108 1720625328.000000
R19
!s107 /u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/top_tb_struct.vhd|/u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/io_struct.vhd|/u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/io_memory_behav.vhd|/u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/io_memory_entity.vhd|/u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/io_entity.vhd|/u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/cpu_struct.vhd|/u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/umnudler_behav.vhd|/u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/umnudler_entity.vhd|/u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/store_data_fwd_mux_behav.vhd|/u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/store_data_fwd_mux_entity.vhd|/u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/sbpu_behav.vhd|/u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/sbpu_entity.vhd|/u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/rs2_multiplexer_behav.vhd|/u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/rs2_mux_entity.vhd|/u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/rs2_fwd_mux_behav.vhd|/u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/rs2_fwd_mux_entity.vhd|/u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/rs1_fwd_mux_behav.vhd|/u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/rs1_fwd_mux_entity.vhd|/u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/register_file_behav.vhd|/u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/register_file_entity.vhd|/u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/pc_if_pipeline_reg_behav.vhd|/u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/pf_if_pipeline_reg_entity.vhd|/u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/pc_mux_behav.vhd|/u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/pc_mux_entity.vhd|/u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/pc_inc_behav.vhd|/u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/pc_inc_entity.vhd|/u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/pc_ex_inc_behav.vhd|/u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/pc_ex_inc_entity.vhd|/u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/mem_wb_pipeline_reg_behav.vhd|/u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/mem_wb_pipeline_reg_entity.vhd|/u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/mem_mode_multiplexer_behav.vhd|/u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/mem_mode_mux_entity.vhd|/u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/io_ram_mux_entity.vhd|/u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/io_controller_behav.vhd|
!i113 0
R21
R22
Eio_mem
R64
R8
R9
Z91 DPx19 riscv_processor_lib 5 types 0 22 2BDIO00f1zPi^=e6Y>IFM0
R11
R12
R13
!i122 238
R14
8/u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/io_mem_entity.vhd
F/u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/io_mem_entity.vhd
l0
R15
V:bngN5[UQQWC6;=oH[9E83
!s100 ;Oo`VPmMS:7=5DO?I25bQ2
R16
33
Z92 !s110 1720620651
!i10b 1
Z93 !s108 1720620651.000000
R19
Z94 !s107 /u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/top_tb_struct.vhd|/u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/cpu_struct.vhd|/u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/io_ram_mux_behav.vhd|/u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/io_ram_mux_entity.vhd|/u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/io_mem_generatedinstance.vhd|/u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/io_mem_entity.vhd|/u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/data_memory_extractor_behav.vhd|/u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/data_memory_extractor_entity.vhd|/u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/alu_behav.vhd|/u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/addr_calc_behav.vhd|/u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/addr_calc_entity.vhd|/u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/cpu_entity.vhd|
!i113 0
R21
R22
Ageneratedinstance
R8
R9
R91
R11
R12
R13
DEx4 work 6 io_mem 0 22 :bngN5[UQQWC6;=oH[9E83
!i122 238
8/u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/io_mem_generatedinstance.vhd
F/u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/io_mem_generatedinstance.vhd
l5
L4 5
Vn5L?KP_ZE3l9zB1_2FgEP0
!s100 OZaOCG9?^N`jQiX84OjY63
R16
33
R92
!i10b 1
R93
R19
R94
!i113 0
R21
R22
Eio_memory
w1720691048
R10
R11
R12
R13
!i122 252
R14
8/u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/io_memory_entity.vhd
F/u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/io_memory_entity.vhd
l0
R63
VV3Eh9?7z[D>@HQEE8Yedd3
!s100 l:Hlzk5O5<=`B8Sn4CF7n1
R16
33
!s110 1720691048
!i10b 1
!s108 1720691048.000000
R19
!s107 /u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/top_tb_struct.vhd|/u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/io_pin_gen_behav.vhd|/u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/io_struct.vhd|/u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/io_memory_behav.vhd|/u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/io_memory_entity.vhd|/u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/io_entity.vhd|
!i113 0
R21
R22
Abehav
w1720709706
R11
DEx4 work 9 io_memory 0 22 V3Eh9?7z[D>@HQEE8Yedd3
R12
R13
R10
!i122 257
8/u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/io_memory_behav.vhd
F/u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/io_memory_behav.vhd
l17
L13 122
VlmBH<zCVV_]V;o8EBjYcU1
!s100 3WgYGmE<LmQJcUCHEMRU`2
R16
33
R87
!i10b 1
R88
R19
R89
!i113 0
R21
R22
Eio_pin_gen
R57
R11
R12
R13
!i122 256
R14
8/u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/io_pin_gen_entity.vhd
F/u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/io_pin_gen_entity.vhd
l0
R27
VLniUF?W7OQZhD4^Nn=N_71
!s100 `fm@^l;UT@BWPK?0aJK^00
R16
33
R58
!i10b 1
R59
R19
R60
!i113 0
R21
R22
Abehav
w1720720606
R11
R12
R13
Z95 DEx4 work 10 io_pin_gen 0 22 LniUF?W7OQZhD4^Nn=N_71
!i122 265
Z96 8/u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/io_pin_gen_behav.vhd
Z97 F/u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/io_pin_gen_behav.vhd
l12
Z98 L10 23
Z99 V`zOHZ7cOYSJ6e^OQEf1eo1
Z100 !s100 _;gzDB`CeMeb[?chfL_Bl0
R16
33
Z101 !s110 1720720776
!i10b 1
Z102 !s108 1720720776.000000
R19
Z103 !s107 /u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/top_tb_struct.vhd|/u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/io_pin_gen_behav.vhd|
!i113 0
R21
R22
Eio_ram_mux
Z104 w1720627564
R8
R9
R10
R11
R12
R13
!i122 246
R14
8/u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/io_ram_mux_entity.vhd
F/u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/io_ram_mux_entity.vhd
l0
R15
VOHAgFR^]ViVkV:i2oBP9`2
!s100 PJne71e>`ZJCVXA]KXQ2U1
R16
33
R17
!i10b 1
R18
R19
R20
!i113 0
R21
R22
Abehav
R8
R9
R10
R11
R12
R13
DEx4 work 10 io_ram_mux 0 22 OHAgFR^]ViVkV:i2oBP9`2
!i122 246
8/u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/io_ram_mux_behav.vhd
F/u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/io_ram_mux_behav.vhd
l11
R24
V=CJ2iH]R5lU`c]?:fDH^A3
!s100 ULH1zGSA>5JD;mAOJIFE03
R16
33
R17
!i10b 1
R18
R19
R20
!i113 0
R21
R22
Pisa_defines
R10
R12
R13
!i122 246
w1720536808
R14
8/u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/isa_defines_pkg.vhd
F/u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/isa_defines_pkg.vhd
l0
L15 116
VX9mNR=fWh2HS>RUKNE8641
!s100 iVeD00P<@BnHk<IjeZmZ13
R16
33
b1
R17
!i10b 1
R18
R19
R20
!i113 0
R21
R22
Bbody
DPx4 work 11 isa_defines 0 22 X9mNR=fWh2HS>RUKNE8641
R10
R12
R13
!i122 246
w1719413014
8/u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/isa_defines_pkg_body.vhd
F/u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/isa_defines_pkg_body.vhd
l0
L15 75
VN^^AU@l1TH6IL6PMAmglO2
!s100 3ml0=M;D1FW9_kg`ScERR2
R16
33
R17
!i10b 1
R18
R19
R20
!i113 0
R21
R22
Emem_mode_multiplexer
Z105 w1716303456
Z106 DPx19 riscv_processor_lib 5 types 0 22 nX[8i@_T4Rakh^@M5abhQ2
R11
R12
R13
!i122 43
R14
8/u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/mem_mode_multiplexer_entity.vhd
F/u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/mem_mode_multiplexer_entity.vhd
l0
R63
V^Wa9GT2_3l[z1HcZ67<a^3
!s100 NmnZc1JEWjQ1>9]4fH5Z`1
R16
33
Z107 !s110 1716303456
!i10b 1
Z108 !s108 1716303456.000000
R19
Z109 !s107 /u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/top_tb_struct.vhd|/u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/cpu_struct.vhd|/u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/rs2_multiplexer_behav.vhd|/u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/rs2_multiplexer_entity.vhd|/u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/rom_behav.vhd|/u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/rom_entity.vhd|/u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/register_file_behav.vhd|/u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/register_file_entity.vhd|/u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/pc_if_pipeline_reg_behav.vhd|/u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/pf_if_pipeline_reg_entity.vhd|/u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/pc_inc_behav.vhd|/u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/pc_inc_entity.vhd|/u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/mem_wb_pipeline_reg_behav.vhd|/u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/mem_wb_pipeline_reg_entity.vhd|/u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/mem_mode_multiplexer_behav.vhd|/u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/mem_mode_multiplexer_entity.vhd|/u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/if_dc_pipeline_reg_behav.vhd|/u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/if_dc_pipeline_reg_entity.vhd|/u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/ex_mem_pipeline_reg_behav.vhd|/u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/ex_mem_pipeline_reg_entity.vhd|/u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/decoder_behav.vhd|/u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/isa_defines_pkg_body.vhd|/u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/isa_defines_pkg.vhd|/u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/decoder_entity.vhd|/u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/dec_exe_pipeline_reg_behav.vhd|/u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/dc_ex_pipeline_reg_entity.vhd|/u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/data_memory_behav.vhd|/u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/data_memory_entity.vhd|/u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/alu_behav.vhd|/u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/alu_entity.vhd|/u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/types_pkg.vhd|/u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/cpu_entity.vhd|/u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/clk_res_gen_behav.vhd|/u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/clk_res_gen_entity.vhd|/u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/top_tb_entity.vhd|
!i113 0
R21
R22
Abehav
R106
R11
R12
R13
DEx4 work 20 mem_mode_multiplexer 0 22 ^Wa9GT2_3l[z1HcZ67<a^3
!i122 43
Z110 8/u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/mem_mode_multiplexer_behav.vhd
Z111 F/u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/mem_mode_multiplexer_behav.vhd
l11
Z112 L10 12
VSSGI7:JYa4kzMTjAHJ^K:0
!s100 a=kQ^j[9m:2;<oZW<YL3K3
R16
33
R107
!i10b 1
R108
R19
R109
!i113 0
R21
R22
Emem_mode_mux
R85
R8
R9
R10
R11
R12
R13
!i122 246
R14
8/u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/mem_mode_mux_entity.vhd
F/u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/mem_mode_mux_entity.vhd
l0
R15
Vl:4PTDlH:;flHl3mA?6C93
!s100 ZDN8OKRN1D3iDaHOJP;m<1
R16
33
R17
!i10b 1
R18
R19
R20
!i113 0
R21
R22
Abehav
R8
R9
R10
R11
R12
R13
DEx4 work 12 mem_mode_mux 0 22 l:4PTDlH:;flHl3mA?6C93
!i122 246
R110
R111
l11
R86
VIdKZnc?NbNkdP2azf]bg:1
!s100 DzQlW8Uc<]>1>n^8ISbXJ3
R16
33
R17
!i10b 1
R18
R19
R20
!i113 0
R21
R22
Emem_wb_pipeline_reg
R65
R8
R9
R10
R11
R12
R13
!i122 246
R14
8/u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/mem_wb_pipeline_reg_entity.vhd
F/u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/mem_wb_pipeline_reg_entity.vhd
l0
R15
VPd7mkGW;il8O>9W>mOmic1
!s100 6^a=kE[e[do]7Z9?VTAT`2
R16
33
R17
!i10b 1
R18
R19
R20
!i113 0
R21
R22
Abehav
R8
R9
R11
DEx4 work 19 mem_wb_pipeline_reg 0 22 Pd7mkGW;il8O>9W>mOmic1
R12
R13
R10
!i122 246
8/u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/mem_wb_pipeline_reg_behav.vhd
F/u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/mem_wb_pipeline_reg_behav.vhd
l14
R76
VA?BaX?WF9?UTc@BU1I88S2
!s100 C1g9OE8RXW_oZb1NWNWl]0
R16
33
R17
!i10b 1
R18
R19
R20
!i113 0
R21
R22
Epc_ex_inc
R85
R8
R9
R10
R11
R12
R13
!i122 246
R14
8/u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/pc_ex_inc_entity.vhd
F/u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/pc_ex_inc_entity.vhd
l0
R15
VQjabT`Qen_??Kb5>ad2i20
!s100 UNhT2:@fLnGC88oEiO12H3
R16
33
R17
!i10b 1
R18
R19
R20
!i113 0
R21
R22
Abehav
w1719412392
R8
R9
R10
R11
R12
R13
DEx4 work 9 pc_ex_inc 0 22 QjabT`Qen_??Kb5>ad2i20
!i122 246
8/u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/pc_ex_inc_behav.vhd
F/u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/pc_ex_inc_behav.vhd
l11
R62
V6_bSd0lziFY_3h1i2`N@P3
!s100 L8k2B[m[cfdh>BC<F8cRJ1
R16
33
R17
!i10b 1
R18
R19
R20
!i113 0
R21
R22
Epc_inc
R85
R8
R9
R10
R11
R12
R13
!i122 246
R14
8/u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/pc_inc_entity.vhd
F/u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/pc_inc_entity.vhd
l0
R15
Vm@fUljgg^PZVK_1B0NX8o2
!s100 `h2]S1JzIbNEeDG42[h[]1
R16
33
R17
!i10b 1
R18
R19
R20
!i113 0
R21
R22
Abehav
w1719412383
R8
R9
R10
DEx4 work 6 pc_inc 0 22 m@fUljgg^PZVK_1B0NX8o2
R11
R12
R13
!i122 246
8/u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/pc_inc_behav.vhd
F/u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/pc_inc_behav.vhd
l15
Z113 L14 11
Vm5I55QTiR6[0G6cXo5FR>3
!s100 ^n?:Tb3?CBlZOE2@okbz^0
R16
33
R17
!i10b 1
R18
R19
R20
!i113 0
R21
R22
Epc_inc1
Z114 w1718803695
R8
R46
R47
R11
R12
R13
!i122 142
R14
8/u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/pc_inc1_entity.vhd
F/u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/pc_inc1_entity.vhd
l0
R15
VVmd=mRV6YQ78^6oVd99=j3
!s100 V`z^hZnFTe:z844=42^hI0
R16
33
Z115 !s110 1718803696
!i10b 1
Z116 !s108 1718803696.000000
Z117 !s90 -work|RISCV_Processor_lib|-nologo|-2008|-f|/tmp/Files2|
Z118 !s107 /u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/top_tb_struct.vhd|/u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/cpu_struct.vhd|/u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/umnudler_behav.vhd|/u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/umnudler_entity.vhd|/u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/store_data_fwd_mux_behav.vhd|/u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/store_data_fwd_mux_entity.vhd|/u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/rs2_multiplexer_behav.vhd|/u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/rs2_mux_entity.vhd|/u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/rs2_fwd_mux_behav.vhd|/u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/rs2_fwd_mux_entity.vhd|/u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/rs1_fwd_mux_behav.vhd|/u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/rs1_fwd_mux_entity.vhd|/u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/register_file_behav.vhd|/u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/register_file_entity.vhd|/u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/pc_if_pipeline_reg_behav.vhd|/u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/pf_if_pipeline_reg_entity.vhd|/u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/pc_mux_behav.vhd|/u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/pc_mux_entity.vhd|/u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/pc_inc1_behav.vhd|/u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/pc_inc1_entity.vhd|/u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/pc_inc_behav.vhd|/u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/pc_inc_entity.vhd|/u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/pc_ex_inc_behav.vhd|/u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/pc_ex_inc_entity.vhd|/u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/mem_wb_pipeline_reg_behav.vhd|/u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/mem_wb_pipeline_reg_entity.vhd|/u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/mem_mode_multiplexer_behav.vhd|/u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/mem_mode_mux_entity.vhd|/u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/instruction_word_mux_behav.vhd|/u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/instruction_word_mux_entity.vhd|/u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/imm_bta_mux_behav.vhd|/u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/imm_bta_mux_entity.vhd|/u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/if_dc_pipeline_reg_behav.vhd|/u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/if_dc_pipeline_reg_entity.vhd|
!i113 0
R21
R22
Abehav
R8
R46
R47
DEx4 work 7 pc_inc1 0 22 Vmd=mRV6YQ78^6oVd99=j3
R11
R12
R13
!i122 142
8/u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/pc_inc1_behav.vhd
F/u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/pc_inc1_behav.vhd
l15
R113
VbM>F@@h@>gFL0EF=zoJBT0
!s100 QmKJ6RT6ecH=;jPS5O8:P2
R16
33
R115
!i10b 1
R116
R117
R118
!i113 0
R21
R22
Epc_mux
Z119 w1720532461
R8
R9
R10
R11
R12
R13
!i122 246
R14
8/u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/pc_mux_entity.vhd
F/u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/pc_mux_entity.vhd
l0
R15
Vchjzd5NJK`?QHzJAUX3::0
!s100 @OYSYX=Uf=7<n85:DJmVW2
R16
33
R17
!i10b 1
R18
R19
R20
!i113 0
R21
R22
Abehav
R8
R9
R11
DEx4 work 6 pc_mux 0 22 chjzd5NJK`?QHzJAUX3::0
R12
R13
R10
!i122 246
8/u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/pc_mux_behav.vhd
F/u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/pc_mux_behav.vhd
l14
L13 19
V^Gm]FSj;<;K3Cjen<AITn2
!s100 IlT>aREnW266cgG[3WnCe1
R16
33
R17
!i10b 1
R18
R19
R20
!i113 0
R21
R22
Epc_stall
Z120 w1718807884
R8
R46
R47
R11
R12
R13
!i122 160
R14
8/u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/pc_stall_entity.vhd
F/u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/pc_stall_entity.vhd
l0
R15
V1Aa]ODcdnT1@@Oim^5HG=2
!s100 TC=6EzWQfRkIK[fzgzRnR0
R16
33
!s110 1718807885
!i10b 1
!s108 1718807885.000000
R117
Z121 !s107 /u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/top_tb_struct.vhd|/u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/cpu_struct.vhd|/u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/umnudler_behav.vhd|/u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/umnudler_entity.vhd|/u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/store_data_fwd_mux_behav.vhd|/u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/store_data_fwd_mux_entity.vhd|/u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/rs2_multiplexer_behav.vhd|/u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/rs2_mux_entity.vhd|/u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/rs2_fwd_mux_behav.vhd|/u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/rs2_fwd_mux_entity.vhd|/u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/rs1_fwd_mux_behav.vhd|/u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/rs1_fwd_mux_entity.vhd|/u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/register_file_behav.vhd|/u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/register_file_entity.vhd|/u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/pc_if_pipeline_reg_behav.vhd|/u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/pf_if_pipeline_reg_entity.vhd|/u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/pc_stall_behav.vhd|/u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/pc_stall_entity.vhd|/u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/pc_mux_behav.vhd|/u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/pc_mux_entity.vhd|/u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/pc_inc_behav.vhd|/u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/pc_inc_entity.vhd|/u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/pc_ex_inc_behav.vhd|/u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/pc_ex_inc_entity.vhd|/u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/mem_wb_pipeline_reg_behav.vhd|/u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/mem_wb_pipeline_reg_entity.vhd|/u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/mem_mode_multiplexer_behav.vhd|/u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/mem_mode_mux_entity.vhd|/u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/instruction_word_mux_behav.vhd|/u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/instruction_word_mux_entity.vhd|/u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/imm_bta_mux_behav.vhd|/u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/imm_bta_mux_entity.vhd|/u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/if_dc_pipeline_reg_behav.vhd|/u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/if_dc_pipeline_reg_entity.vhd|
!i113 0
R21
R22
Abehav
R8
R46
R47
DEx4 work 8 pc_stall 0 22 a2N]75bBg^4AOl2B[9oBA2
R11
R12
R13
!i122 157
8/u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/pc_stall_behav.vhd
F/u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/pc_stall_behav.vhd
l15
R113
VeSKKU51N9m]N9SnIL<L>j3
!s100 0SlW@5kzmUDaM2<BCkfbC1
R16
33
!s110 1718806405
!i10b 1
!s108 1718806405.000000
R117
R121
!i113 0
R21
R22
Epf_if_pipeline_reg
R85
R8
R9
R10
R11
R12
R13
!i122 246
R14
8/u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/pf_if_pipeline_reg_entity.vhd
F/u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/pf_if_pipeline_reg_entity.vhd
l0
R15
V8GUe@AKS``gPTLlU=;ZWA3
!s100 an<UHdDKgTJ<WPNXm2Xcf3
R16
33
R17
!i10b 1
R18
R19
R20
!i113 0
R21
R22
Abehav
R8
R9
R11
DEx4 work 18 pf_if_pipeline_reg 0 22 8GUe@AKS``gPTLlU=;ZWA3
R12
R13
R10
!i122 246
8/u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/pc_if_pipeline_reg_behav.vhd
F/u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/pc_if_pipeline_reg_behav.vhd
l14
L13 15
VL3mj=X[NjbSD89hkmh9Ed0
!s100 iT77b2LW]_<U[mM_g:^<R0
R16
33
R17
!i10b 1
R18
R19
R20
!i113 0
R21
R22
Eradix4_srt_divider
Z122 w1720712042
R10
R66
R67
R11
R12
R13
!i122 262
R14
Z123 8/u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/radix4_srt_divider.vhd
Z124 F/u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/radix4_srt_divider.vhd
l0
R27
V?=02[_IM7@afnzG75d`Pi1
!s100 F:5aT<7mZO]VWCal>kT3f1
R16
33
R69
!i10b 1
R70
R19
R71
!i113 0
R21
R22
Abehav
R10
R66
R67
R11
R12
R13
R68
!i122 262
l62
L30 384
VaBOK^YoWPVAl5I=fZVjTh2
!s100 5a3OdJA;G0^eAdWimm`YY3
R16
33
R69
!i10b 1
R70
R19
R71
!i113 0
R21
R22
Eregister_file
R85
R8
R9
R10
R11
R12
R13
!i122 246
R14
8/u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/register_file_entity.vhd
F/u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/register_file_entity.vhd
l0
R15
V28h69aCCPaT;OQ@Ua6M370
!s100 X@>zLj:cCTVSI8JS?WO`N3
R16
33
R17
!i10b 1
R18
R19
R20
!i113 0
R21
R22
Abehav
R8
R9
DEx4 work 13 register_file 0 22 28h69aCCPaT;OQ@Ua6M370
R10
R11
R39
R40
R12
R13
!i122 246
8/u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/register_file_behav.vhd
F/u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/register_file_behav.vhd
l21
L17 49
VZ>>>CIe6;0Id2D6BVmWGB1
!s100 <^P[z?gBb4d8eoz^KWEna3
R16
33
R17
!i10b 1
R18
R19
R20
!i113 0
R21
R22
Eres_synchronizer
w1720713500
R10
R11
R12
R13
!i122 263
R14
8/u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/res_synchronizer_entity.vhd
F/u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/res_synchronizer_entity.vhd
l0
R63
VMjzg?7=4i6S5E]F?ogWTi1
!s100 QC]Z`=3moW]DgZj?817EF1
R16
33
Z125 !s110 1720713500
!i10b 1
Z126 !s108 1720713500.000000
R19
Z127 !s107 /u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/top_tb_struct.vhd|/u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/top_struct.vhd|/u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/res_synchronizer_behav.vhd|/u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/res_synchronizer_entity.vhd|/u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/top_entity.vhd|/u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/top_tb_entity.vhd|
!i113 0
R21
R22
Abehav
w1720718337
R10
R11
R12
R13
DEx4 work 16 res_synchronizer 0 22 Mjzg?7=4i6S5E]F?ogWTi1
!i122 265
8/u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/res_synchronizer_behav.vhd
F/u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/res_synchronizer_behav.vhd
l12
R24
VbTdP2Y^>eK9W[jc>J3OM71
!s100 _@KP?D4Z>8hmdK[SP=Z<S0
R16
33
Z128 !s110 1720719428
!i10b 1
Z129 !s108 1720719428.000000
R19
Z130 !s107 /u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/top_struct.vhd|/u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/res_synchronizer_behav.vhd|
!i113 0
R21
R22
Erom
w1717584489
R47
R11
R12
R13
!i122 69
R14
8/u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/rom_entity.vhd
F/u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/rom_entity.vhd
l0
R63
VaaCjM<DW9AR6K[<900=180
!s100 b961n<LXPjSWSOD;NW?XU3
R16
33
!s110 1717596052
!i10b 1
!s108 1717596052.000000
R19
!s107 /u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/top_tb_struct.vhd|/u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/cpu_struct.vhd|/u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/store_data_fwd_mux_behav.vhd|/u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/store_data_fwd_mux_entity.vhd|/u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/rs2_multiplexer_behav.vhd|/u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/rs2_mux_entity.vhd|/u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/rs2_fwd_mux_behav.vhd|/u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/rs2_fwd_mux_entity.vhd|/u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/rs1_fwd_mux_behav.vhd|/u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/rs1_fwd_mux_entity.vhd|/u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/rom_behav.vhd|/u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/rom_entity.vhd|/u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/register_file_behav.vhd|/u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/register_file_entity.vhd|/u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/pc_if_pipeline_reg_behav.vhd|/u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/isa_defines_pkg_body.vhd|
!i113 0
R21
R22
Abehav
w1718204217
DEx4 work 3 rom 0 22 aaCjM<DW9AR6K[<900=180
DPx19 riscv_processor_lib 11 isa_defines 0 22 aiE0]o_XTV0dfYz8`QVg]3
R47
R11
R12
R13
!i122 77
8/u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/rom_behav.vhd
F/u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/rom_behav.vhd
l106
L17 98
VFnIY:1bk5C5IM6_jJdC^o3
!s100 iT75aEgCjLK[o;`YMNG6=0
R16
33
!s110 1718204243
!i10b 1
!s108 1718204243.000000
R19
!s107 /u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/top_tb_struct.vhd|/u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/cpu_struct.vhd|/u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/rom_behav.vhd|/u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/decoder_behav.vhd|/u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/isa_defines_pkg_body.vhd|
!i113 0
R21
R22
Ers1_fwd_mux
R85
R8
R9
R10
R11
R12
R13
!i122 246
R14
8/u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/rs1_fwd_mux_entity.vhd
F/u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/rs1_fwd_mux_entity.vhd
l0
R15
Vm=f0gZZ9>5E]:E]=G=P?P2
!s100 `WR8YR4ele3@9f>n_cD9@0
R16
33
R17
!i10b 1
R18
R19
R20
!i113 0
R21
R22
Abehav
w1719412126
R8
R9
R10
R11
R12
R13
DEx4 work 11 rs1_fwd_mux 0 22 m=f0gZZ9>5E]:E]=G=P?P2
!i122 246
8/u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/rs1_fwd_mux_behav.vhd
F/u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/rs1_fwd_mux_behav.vhd
l11
Z131 L10 14
V6ke371z[3V6e:mbh]d0g01
!s100 a_MeDM9X14lnk:@2QX`GG2
R16
33
R17
!i10b 1
R18
R19
R20
!i113 0
R21
R22
Ers2_fwd_mux
R85
R8
R9
R10
R11
R12
R13
!i122 246
R14
8/u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/rs2_fwd_mux_entity.vhd
F/u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/rs2_fwd_mux_entity.vhd
l0
R15
VL4?`@B;RXB]]>3ngZQEgl1
!s100 Nm8CO:lK2QbPX_N05@f_@3
R16
33
R17
!i10b 1
R18
R19
R20
!i113 0
R21
R22
Abehav
w1719412105
R8
R9
R10
R11
R12
R13
DEx4 work 11 rs2_fwd_mux 0 22 L4?`@B;RXB]]>3ngZQEgl1
!i122 246
8/u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/rs2_fwd_mux_behav.vhd
F/u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/rs2_fwd_mux_behav.vhd
l11
R131
VhdJXib6kjSZW5im@>5WS22
!s100 ?j3DnRajH];zV=zAU3DM31
R16
33
R17
!i10b 1
R18
R19
R20
!i113 0
R21
R22
Ers2_multiplexer
R105
R106
R11
R12
R13
!i122 43
R14
8/u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/rs2_multiplexer_entity.vhd
F/u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/rs2_multiplexer_entity.vhd
l0
R63
V=F;i95KDFHY0_7PJ_?bl_3
!s100 bXaQU`CA`WK<;0b_4<1cF1
R16
33
R107
!i10b 1
R108
R19
R109
!i113 0
R21
R22
Abehav
R106
R11
R12
R13
DEx4 work 15 rs2_multiplexer 0 22 =F;i95KDFHY0_7PJ_?bl_3
!i122 43
Z132 8/u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/rs2_multiplexer_behav.vhd
Z133 F/u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/rs2_multiplexer_behav.vhd
l11
R112
V6[fmn[U:3hU@;TT^z^^Fm3
!s100 c:X_e9QF>3YF3PzEUWS:L3
R16
33
R107
!i10b 1
R108
R19
R109
!i113 0
R21
R22
Ers2_mux
R85
R8
R9
R10
R11
R12
R13
!i122 246
R14
8/u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/rs2_mux_entity.vhd
F/u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/rs2_mux_entity.vhd
l0
R15
VkTQ[]L3j=CPVak<HHhzc91
!s100 MzY[T8Y4Y_Mg=NClo7MUX0
R16
33
R17
!i10b 1
R18
R19
R20
!i113 0
R21
R22
Abehav
R8
R9
R10
R11
R12
R13
DEx4 work 7 rs2_mux 0 22 kTQ[]L3j=CPVak<HHhzc91
!i122 246
R132
R133
l11
R86
VK`OXB3g>eHmL556AS1>4G3
!s100 E4h17<TP3Uj<Eoz0I_O]z3
R16
33
R17
!i10b 1
R18
R19
R20
!i113 0
R21
R22
Esbpu
w1720536834
R8
R9
R10
R11
R12
R13
!i122 246
R14
8/u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/sbpu_entity.vhd
F/u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/sbpu_entity.vhd
l0
R15
V4MDO39V_:>c?];lA4^ZZz1
!s100 Wl[2SP5KC6MYiUzJnl3Eh0
R16
33
R17
!i10b 1
R18
R19
R20
!i113 0
R21
R22
Abehav
w1720537040
R8
R9
R11
DEx4 work 4 sbpu 0 22 4MDO39V_:>c?];lA4^ZZz1
R12
R13
R10
!i122 246
8/u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/sbpu_behav.vhd
F/u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/sbpu_behav.vhd
l15
L14 25
Vm?IIe1hm4bTnno7ObI24P3
!s100 465jN6O_>P2B?;bL4zSj_2
R16
33
R17
!i10b 1
R18
R19
R20
!i113 0
R21
R22
Estore_data_fwd_mux
R85
R8
R9
R10
R11
R12
R13
!i122 246
R14
8/u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/store_data_fwd_mux_entity.vhd
F/u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/store_data_fwd_mux_entity.vhd
l0
R15
V<Wcf;Nz7eJKHDWGQ9Mz6P0
!s100 CH8hc;QClI=VO6UDMVI`D1
R16
33
R17
!i10b 1
R18
R19
R20
!i113 0
R21
R22
Abehav
R8
R9
R10
R11
R12
R13
DEx4 work 18 store_data_fwd_mux 0 22 <Wcf;Nz7eJKHDWGQ9Mz6P0
!i122 246
8/u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/store_data_fwd_mux_behav.vhd
F/u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/store_data_fwd_mux_behav.vhd
l11
R86
V5Gn^Q=_HT]TU6ZfDedGk92
!s100 R:cGMSAlL6_e<ZFdG@>F73
R16
33
R17
!i10b 1
R18
R19
R20
!i113 0
R21
R22
Etop
w1720717075
R11
R12
R13
!i122 264
R14
8/u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/top_entity.vhd
F/u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/top_entity.vhd
l0
R27
VABFRP8dWNb23ce@>2QR@73
!s100 981N<3_=_<;[WL`5FYzDP2
R16
33
!s110 1720717075
!i10b 1
!s108 1720717075.000000
R19
!s107 /u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/top_struct.vhd|/u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/top_entity.vhd|
!i113 0
R21
R22
Astruct
w1720718534
DEx19 riscv_processor_lib 16 res_synchronizer 0 22 Mjzg?7=4i6S5E]F?ogWTi1
DEx19 riscv_processor_lib 2 io 0 22 Vbn3;Z3L?IBZo37]7nE0k2
DEx19 riscv_processor_lib 3 cpu 0 22 ]GN?@8;b;]@bVhF;iGk9l1
DEx4 work 3 top 0 22 ABFRP8dWNb23ce@>2QR@73
R10
R11
R12
R13
!i122 265
8/u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/top_struct.vhd
F/u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/top_struct.vhd
l71
L17 89
V;JE4fPe^Goi[mK488b;CO0
!s100 EWn[a6[oElo22FM7b9E1m3
R16
33
R128
!i10b 1
R129
R19
R130
!i113 0
R21
R22
Etop_tb
R57
R11
R12
R13
!i122 263
R14
8/u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/top_tb_entity.vhd
F/u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/top_tb_entity.vhd
l0
R27
VoBRM8hI=mA:Ha=PZQf:PP3
!s100 KYmZ;>MQCAH_BGSG:WTUg2
R16
33
R125
!i10b 1
R126
R19
R127
!i113 0
R21
R22
Astruct
w1720720775
Z134 DEx19 riscv_processor_lib 3 top 0 22 ABFRP8dWNb23ce@>2QR@73
Z135 DEx19 riscv_processor_lib 10 io_pin_gen 0 22 LniUF?W7OQZhD4^Nn=N_71
Z136 DEx19 riscv_processor_lib 11 clk_res_gen 0 22 c@mV2NZDRS;UgY0VPfaMN3
Z137 DEx4 work 6 top_tb 0 22 oBRM8hI=mA:Ha=PZQf:PP3
R11
R12
R13
!i122 265
Z138 8/u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/top_tb_struct.vhd
Z139 F/u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/top_tb_struct.vhd
l68
R32
Z140 VZSgRhYZg9;i>mAn?_MI202
Z141 !s100 K`Rc9XRLBDNeYc85T@i5h3
R16
33
R101
!i10b 1
R102
R19
R103
!i113 0
R21
R22
Ptypes
R12
R13
!i122 246
w1720628493
R14
8/u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/types_pkg.vhd
F/u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/types_pkg.vhd
l0
L15 104
VZB^5fT4^djNE8Bjo4M4>F2
!s100 1fZR<MKO5Vih7N:e=ib=M3
R16
33
R17
!i10b 1
R18
R19
R20
!i113 0
R21
R22
Eumnudler
R85
R8
R9
R10
R11
R12
R13
!i122 246
R14
8/u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/umnudler_entity.vhd
F/u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/umnudler_entity.vhd
l0
R15
VGbBoHF?e[^8Y9QQM@icM?3
!s100 le?9KY2[LLEb?en4gS?i00
R16
33
R17
!i10b 1
R18
R19
R20
!i113 0
R21
R22
Abehav
R8
R9
R10
R11
R12
R13
DEx4 work 8 umnudler 0 22 GbBoHF?e[^8Y9QQM@icM?3
!i122 246
8/u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/umnudler_behav.vhd
F/u/home/clab/st161569/FachpraktikumRechnerarchitektur/RISCV_Processor_lib/hdl/umnudler_behav.vhd
l11
R62
V3CDEKPHe7^=90bRF7^;`X2
!s100 dEdh=Y9BJ^c49IHbEXR>d0
R16
33
R17
!i10b 1
R18
R19
R20
!i113 0
R21
R22
