digraph "CFG for '_Z21cuConvertC4ToC3KernelPK15HIP_vector_typeIfLj4EEmPS_IfLj3EEmii' function" {
	label="CFG for '_Z21cuConvertC4ToC3KernelPK15HIP_vector_typeIfLj4EEmPS_IfLj3EEmii' function";

	Node0x5974b10 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%6:\l  %7 = tail call i32 @llvm.amdgcn.workgroup.id.x()\l  %8 = tail call align 4 dereferenceable(64) i8 addrspace(4)*\l... @llvm.amdgcn.dispatch.ptr()\l  %9 = getelementptr i8, i8 addrspace(4)* %8, i64 4\l  %10 = bitcast i8 addrspace(4)* %9 to i16 addrspace(4)*\l  %11 = load i16, i16 addrspace(4)* %10, align 4, !range !4, !invariant.load !5\l  %12 = zext i16 %11 to i32\l  %13 = mul i32 %7, %12\l  %14 = tail call i32 @llvm.amdgcn.workitem.id.x(), !range !6\l  %15 = add i32 %13, %14\l  %16 = tail call i32 @llvm.amdgcn.workgroup.id.y()\l  %17 = getelementptr i8, i8 addrspace(4)* %8, i64 6\l  %18 = bitcast i8 addrspace(4)* %17 to i16 addrspace(4)*\l  %19 = load i16, i16 addrspace(4)* %18, align 2, !range !4, !invariant.load !5\l  %20 = zext i16 %19 to i32\l  %21 = mul i32 %16, %20\l  %22 = tail call i32 @llvm.amdgcn.workitem.id.y(), !range !6\l  %23 = add i32 %21, %22\l  %24 = icmp slt i32 %15, %4\l  %25 = icmp slt i32 %23, %5\l  %26 = select i1 %24, i1 %25, i1 false\l  br i1 %26, label %27, label %45\l|{<s0>T|<s1>F}}"];
	Node0x5974b10:s0 -> Node0x59784b0;
	Node0x5974b10:s1 -> Node0x5978540;
	Node0x59784b0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f59c7d70",label="{%27:\l27:                                               \l  %28 = trunc i64 %3 to i32\l  %29 = mul i32 %23, %28\l  %30 = add i32 %29, %15\l  %31 = trunc i64 %1 to i32\l  %32 = mul i32 %23, %31\l  %33 = add i32 %32, %15\l  %34 = sext i32 %33 to i64\l  %35 = getelementptr inbounds %struct.HIP_vector_type,\l... %struct.HIP_vector_type addrspace(1)* %0, i64 %34, i32 0, i32 0, i32 0, i64 0\l  %36 = load float, float addrspace(1)* %35, align 16, !amdgpu.noclobber !5\l  %37 = getelementptr inbounds %struct.HIP_vector_type,\l... %struct.HIP_vector_type addrspace(1)* %0, i64 %34, i32 0, i32 0, i32 0, i64 1\l  %38 = load float, float addrspace(1)* %37, align 4, !amdgpu.noclobber !5\l  %39 = getelementptr inbounds %struct.HIP_vector_type,\l... %struct.HIP_vector_type addrspace(1)* %0, i64 %34, i32 0, i32 0, i32 0, i64 2\l  %40 = load float, float addrspace(1)* %39, align 8, !amdgpu.noclobber !5\l  %41 = sext i32 %30 to i64\l  %42 = getelementptr inbounds %struct.HIP_vector_type.0,\l... %struct.HIP_vector_type.0 addrspace(1)* %2, i64 %41, i32 0, i32 0, i32 0, i32\l... 0, i64 0\l  store float %36, float addrspace(1)* %42, align 4\l  %43 = getelementptr inbounds %struct.HIP_vector_type.0,\l... %struct.HIP_vector_type.0 addrspace(1)* %2, i64 %41, i32 0, i32 0, i32 0, i32\l... 0, i64 1\l  store float %38, float addrspace(1)* %43, align 4\l  %44 = getelementptr inbounds %struct.HIP_vector_type.0,\l... %struct.HIP_vector_type.0 addrspace(1)* %2, i64 %41, i32 0, i32 0, i32 0, i32\l... 0, i64 2\l  store float %40, float addrspace(1)* %44, align 4\l  br label %45\l}"];
	Node0x59784b0 -> Node0x5978540;
	Node0x5978540 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%45:\l45:                                               \l  ret void\l}"];
}
