<profile>

<section name = "Vitis HLS Report for 'filt_Pipeline_VITIS_LOOP_18_1'" level="0">
<item name = "Date">Wed Apr  3 15:29:44 2024
</item>
<item name = "Version">2023.2 (Build 4023990 on Oct 11 2023)</item>
<item name = "Project">FIR_Test_Vitis</item>
<item name = "Solution">solution1 (Vivado IP Flow Target)</item>
<item name = "Product family">zynq</item>
<item name = "Target device">xc7z020-clg400-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00 ns, 5.580 ns, 2.70 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">?, ?, ?, ?, ?, ?, no</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- VITIS_LOOP_18_1">?, ?, 6, 1, 1, ?, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, 7, -, -, -</column>
<column name="Expression">-, -, 0, 61, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, 4, 0, 24, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, -, 36, -</column>
<column name="Register">-, -, 772, 192, -</column>
<specialColumn name="Available">280, 220, 106400, 53200, 0</specialColumn>
<specialColumn name="Utilization (%)">0, 5, ~0, ~0, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="mul_16s_16s_16_1_1_U1">mul_16s_16s_16_1_1, 0, 1, 0, 6, 0</column>
<column name="mul_16s_16s_16_1_1_U2">mul_16s_16s_16_1_1, 0, 1, 0, 6, 0</column>
<column name="mul_16s_16s_16_1_1_U3">mul_16s_16s_16_1_1, 0, 1, 0, 6, 0</column>
<column name="mul_16s_16s_16_1_1_U4">mul_16s_16s_16_1_1, 0, 1, 0, 6, 0</column>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
<column name="mac_muladd_16s_16s_16ns_16_4_1_U5">mac_muladd_16s_16s_16ns_16_4_1, i0 + i1 * i2</column>
<column name="mac_muladd_16s_16s_16ns_16_4_1_U6">mac_muladd_16s_16s_16ns_16_4_1, i0 + i1 * i2</column>
<column name="mac_muladd_16s_16s_16ns_16_4_1_U7">mac_muladd_16s_16s_16ns_16_4_1, i0 + i1 * i2</column>
<column name="mac_muladd_16s_16s_16ns_16_4_1_U8">mac_muladd_16s_16s_16ns_16_4_1, i0 + i1 * i2</column>
<column name="mac_muladd_16s_16s_16ns_16_4_1_U9">mac_muladd_16s_16s_16ns_16_4_1, i0 + i1 * i2</column>
<column name="mac_muladd_16s_16s_16ns_16_4_1_U10">mac_muladd_16s_16s_16ns_16_4_1, i0 + i1 * i2</column>
<column name="mac_muladd_16s_16s_16ns_16_4_1_U11">mac_muladd_16s_16s_16ns_16_4_1, i0 + i1 * i2</column>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="add_ln42_3_fu_361_p2">+, 0, 0, 16, 16, 16</column>
<column name="add_ln42_8_fu_357_p2">+, 0, 0, 23, 16, 16</column>
<column name="y_TDATA">+, 0, 0, 16, 16, 16</column>
<column name="ap_block_pp0_stage0_01001">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp0_stage0_11001">or, 0, 0, 2, 1, 1</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_done_int">9, 2, 1, 2</column>
<column name="ap_loop_exit_ready_pp0_iter5_reg">9, 2, 1, 2</column>
<column name="x_TDATA_blk_n">9, 2, 1, 2</column>
<column name="y_TDATA_blk_n">9, 2, 1, 2</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="add_ln42_2_reg_576">16, 0, 16, 0</column>
<column name="add_ln42_8_reg_581">16, 0, 16, 0</column>
<column name="add_ln42_reg_556">16, 0, 16, 0</column>
<column name="add_ln42_reg_556_pp0_iter4_reg">16, 0, 16, 0</column>
<column name="ap_CS_fsm">1, 0, 1, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter2">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter3">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter4">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter5">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter1_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter2_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter3_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter4_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter5_reg">1, 0, 1, 0</column>
<column name="filt_stream_short_stream_axis_0_lowfreq_shift_reg">16, 0, 16, 0</column>
<column name="filt_stream_short_stream_axis_0_lowfreq_shift_reg_1">16, 0, 16, 0</column>
<column name="filt_stream_short_stream_axis_0_lowfreq_shift_reg_2">16, 0, 16, 0</column>
<column name="filt_stream_short_stream_axis_0_lowfreq_shift_reg_2_load_reg_500">16, 0, 16, 0</column>
<column name="filt_stream_short_stream_axis_0_lowfreq_shift_reg_3">16, 0, 16, 0</column>
<column name="filt_stream_short_stream_axis_0_lowfreq_shift_reg_4">16, 0, 16, 0</column>
<column name="filt_stream_short_stream_axis_0_lowfreq_shift_reg_4_load_reg_511">16, 0, 16, 0</column>
<column name="filt_stream_short_stream_axis_0_lowfreq_shift_reg_5">16, 0, 16, 0</column>
<column name="filt_stream_short_stream_axis_0_lowfreq_shift_reg_6">16, 0, 16, 0</column>
<column name="filt_stream_short_stream_axis_0_lowfreq_shift_reg_7">16, 0, 16, 0</column>
<column name="filt_stream_short_stream_axis_0_lowfreq_shift_reg_7_load_reg_526">16, 0, 16, 0</column>
<column name="filt_stream_short_stream_axis_0_lowfreq_shift_reg_8">16, 0, 16, 0</column>
<column name="filt_stream_short_stream_axis_0_lowfreq_shift_reg_9">16, 0, 16, 0</column>
<column name="lowfreq_accumulate_reg_541">16, 0, 16, 0</column>
<column name="mul_ln39_1_reg_551">16, 0, 16, 0</column>
<column name="mul_ln39_4_reg_516">16, 0, 16, 0</column>
<column name="mul_ln39_4_reg_516_pp0_iter1_reg">16, 0, 16, 0</column>
<column name="mul_ln39_7_reg_531">16, 0, 16, 0</column>
<column name="mul_ln39_7_reg_531_pp0_iter1_reg">16, 0, 16, 0</column>
<column name="tmp_dest_reg_495">1, 0, 1, 0</column>
<column name="tmp_id_reg_490">1, 0, 1, 0</column>
<column name="tmp_keep_reg_470">2, 0, 2, 0</column>
<column name="tmp_last_reg_485">1, 0, 1, 0</column>
<column name="tmp_strb_reg_475">2, 0, 2, 0</column>
<column name="tmp_user_reg_480">1, 0, 1, 0</column>
<column name="tmp_dest_reg_495">64, 32, 1, 0</column>
<column name="tmp_id_reg_490">64, 32, 1, 0</column>
<column name="tmp_keep_reg_470">64, 32, 2, 0</column>
<column name="tmp_last_reg_485">64, 32, 1, 0</column>
<column name="tmp_strb_reg_475">64, 32, 2, 0</column>
<column name="tmp_user_reg_480">64, 32, 1, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, filt_Pipeline_VITIS_LOOP_18_1, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, filt_Pipeline_VITIS_LOOP_18_1, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, filt_Pipeline_VITIS_LOOP_18_1, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, filt_Pipeline_VITIS_LOOP_18_1, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, filt_Pipeline_VITIS_LOOP_18_1, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, filt_Pipeline_VITIS_LOOP_18_1, return value</column>
<column name="x_TVALID">in, 1, axis, x_V_data_V, pointer</column>
<column name="x_TDATA">in, 16, axis, x_V_data_V, pointer</column>
<column name="y_TREADY">in, 1, axis, y_V_data_V, pointer</column>
<column name="y_TDATA">out, 16, axis, y_V_data_V, pointer</column>
<column name="x_TREADY">out, 1, axis, x_V_dest_V, pointer</column>
<column name="x_TDEST">in, 1, axis, x_V_dest_V, pointer</column>
<column name="x_TKEEP">in, 2, axis, x_V_keep_V, pointer</column>
<column name="x_TSTRB">in, 2, axis, x_V_strb_V, pointer</column>
<column name="x_TUSER">in, 1, axis, x_V_user_V, pointer</column>
<column name="x_TLAST">in, 1, axis, x_V_last_V, pointer</column>
<column name="x_TID">in, 1, axis, x_V_id_V, pointer</column>
<column name="gmem_addr_read_10">in, 16, ap_none, gmem_addr_read_10, scalar</column>
<column name="gmem_addr_read">in, 16, ap_none, gmem_addr_read, scalar</column>
<column name="gmem_addr_read_9">in, 16, ap_none, gmem_addr_read_9, scalar</column>
<column name="gmem_addr_read_8">in, 16, ap_none, gmem_addr_read_8, scalar</column>
<column name="gmem_addr_read_7">in, 16, ap_none, gmem_addr_read_7, scalar</column>
<column name="gmem_addr_read_6">in, 16, ap_none, gmem_addr_read_6, scalar</column>
<column name="gmem_addr_read_5">in, 16, ap_none, gmem_addr_read_5, scalar</column>
<column name="gmem_addr_read_4">in, 16, ap_none, gmem_addr_read_4, scalar</column>
<column name="gmem_addr_read_3">in, 16, ap_none, gmem_addr_read_3, scalar</column>
<column name="gmem_addr_read_2">in, 16, ap_none, gmem_addr_read_2, scalar</column>
<column name="gmem_addr_read_1">in, 16, ap_none, gmem_addr_read_1, scalar</column>
<column name="y_TVALID">out, 1, axis, y_V_dest_V, pointer</column>
<column name="y_TDEST">out, 1, axis, y_V_dest_V, pointer</column>
<column name="y_TKEEP">out, 2, axis, y_V_keep_V, pointer</column>
<column name="y_TSTRB">out, 2, axis, y_V_strb_V, pointer</column>
<column name="y_TUSER">out, 1, axis, y_V_user_V, pointer</column>
<column name="y_TLAST">out, 1, axis, y_V_last_V, pointer</column>
<column name="y_TID">out, 1, axis, y_V_id_V, pointer</column>
</table>
</item>
</section>
</profile>
