Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (lin64) Build 3865809 Sun May  7 15:04:56 MDT 2023
| Date         : Fri Jan 12 11:48:39 2024
| Host         : mltop running 64-bit Debian GNU/Linux 12 (bookworm)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file exercise3_timing_summary_routed.rpt -pb exercise3_timing_summary_routed.pb -rpx exercise3_timing_summary_routed.rpx -warn_on_violation
| Design       : exercise3
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

No report available as report_methodology has not been run prior. Run report_methodology on the current design for the summary of methodology violations.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                    3          inf        0.000                      0                    3           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             3 Endpoints
Min Delay             3 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 B
                            (input port)
  Destination:            out_AND
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.007ns  (logic 5.331ns (40.984%)  route 7.676ns (59.016%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A16                                               0.000     0.000 r  B (IN)
                         net (fo=0)                   0.000     0.000    B
    A16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  B_IBUF_inst/O
                         net (fo=3, routed)           5.565     7.022    B_IBUF
    SLICE_X65Y31         LUT2 (Prop_lut2_I1_O)        0.152     7.174 r  out_AND_OBUF_inst_i_1/O
                         net (fo=1, routed)           2.111     9.285    out_AND_OBUF
    U5                   OBUF (Prop_obuf_I_O)         3.722    13.007 r  out_AND_OBUF_inst/O
                         net (fo=0)                   0.000    13.007    out_AND
    U5                                                                r  out_AND (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 B
                            (input port)
  Destination:            out_XOR
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.579ns  (logic 5.110ns (40.625%)  route 7.468ns (59.375%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A16                                               0.000     0.000 r  B (IN)
                         net (fo=0)                   0.000     0.000    B
    A16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  B_IBUF_inst/O
                         net (fo=3, routed)           5.564     7.021    B_IBUF
    SLICE_X65Y31         LUT2 (Prop_lut2_I0_O)        0.124     7.145 r  out_XOR_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.905     9.049    out_XOR_OBUF
    W6                   OBUF (Prop_obuf_I_O)         3.529    12.579 r  out_XOR_OBUF_inst/O
                         net (fo=0)                   0.000    12.579    out_XOR
    W6                                                                r  out_XOR (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 B
                            (input port)
  Destination:            out_OR
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.313ns  (logic 5.084ns (41.288%)  route 7.229ns (58.712%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A16                                               0.000     0.000 r  B (IN)
                         net (fo=0)                   0.000     0.000    B
    A16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  B_IBUF_inst/O
                         net (fo=3, routed)           5.565     7.022    B_IBUF
    SLICE_X65Y31         LUT2 (Prop_lut2_I1_O)        0.124     7.146 r  out_OR_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.664     8.810    out_OR_OBUF
    U2                   OBUF (Prop_obuf_I_O)         3.503    12.313 r  out_OR_OBUF_inst/O
                         net (fo=0)                   0.000    12.313    out_OR
    U2                                                                r  out_OR (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 A
                            (input port)
  Destination:            out_OR
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.995ns  (logic 1.466ns (48.938%)  route 1.529ns (51.062%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L3                                                0.000     0.000 r  A (IN)
                         net (fo=0)                   0.000     0.000    A
    L3                   IBUF (Prop_ibuf_I_O)         0.217     0.217 r  A_IBUF_inst/O
                         net (fo=3, routed)           1.198     1.415    A_IBUF
    SLICE_X65Y31         LUT2 (Prop_lut2_I0_O)        0.045     1.460 r  out_OR_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.331     1.791    out_OR_OBUF
    U2                   OBUF (Prop_obuf_I_O)         1.204     2.995 r  out_OR_OBUF_inst/O
                         net (fo=0)                   0.000     2.995    out_OR
    U2                                                                r  out_OR (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 A
                            (input port)
  Destination:            out_XOR
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.148ns  (logic 1.492ns (47.383%)  route 1.656ns (52.617%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L3                                                0.000     0.000 r  A (IN)
                         net (fo=0)                   0.000     0.000    A
    L3                   IBUF (Prop_ibuf_I_O)         0.217     0.217 r  A_IBUF_inst/O
                         net (fo=3, routed)           1.200     1.417    A_IBUF
    SLICE_X65Y31         LUT2 (Prop_lut2_I1_O)        0.045     1.462 r  out_XOR_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.457     1.918    out_XOR_OBUF
    W6                   OBUF (Prop_obuf_I_O)         1.230     3.148 r  out_XOR_OBUF_inst/O
                         net (fo=0)                   0.000     3.148    out_XOR
    W6                                                                r  out_XOR (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 A
                            (input port)
  Destination:            out_AND
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.266ns  (logic 1.542ns (47.203%)  route 1.724ns (52.797%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L3                                                0.000     0.000 r  A (IN)
                         net (fo=0)                   0.000     0.000    A
    L3                   IBUF (Prop_ibuf_I_O)         0.217     0.217 r  A_IBUF_inst/O
                         net (fo=3, routed)           1.198     1.415    A_IBUF
    SLICE_X65Y31         LUT2 (Prop_lut2_I0_O)        0.042     1.457 r  out_AND_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.526     1.983    out_AND_OBUF
    U5                   OBUF (Prop_obuf_I_O)         1.283     3.266 r  out_AND_OBUF_inst/O
                         net (fo=0)                   0.000     3.266    out_AND
    U5                                                                r  out_AND (OUT)
  -------------------------------------------------------------------    -------------------





