{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue Feb 26 18:05:54 2013 " "Info: Processing started: Tue Feb 26 18:05:54 2013" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off serialassincrona -c serialassincrona --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off serialassincrona -c serialassincrona --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "CLOCK " "Info: Assuming node \"CLOCK\" is an undefined clock" {  } { { "serialassincrona.bdf" "" { Schematic "C:/altera/91sp2/quartus/serialassincrona/serialassincrona.bdf" { { 472 64 232 488 "CLOCK" "" } } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "CLOCK" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "1 " "Warning: Found 1 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "divfreq_gen:inst1\|q_tmp " "Info: Detected ripple clock \"divfreq_gen:inst1\|q_tmp\" as buffer" {  } { { "divfreq_gen.vhd" "" { Text "C:/altera/91sp2/quartus/serialassincrona/divfreq_gen.vhd" 19 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "divfreq_gen:inst1\|q_tmp" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT_RESTRICTED" "CLOCK register register deslocador_uc:inst4\|sreg.a 74165:inst11\|93 500.0 MHz Internal " "Info: Clock \"CLOCK\" Internal fmax is restricted to 500.0 MHz between source register \"deslocador_uc:inst4\|sreg.a\" and destination register \"74165:inst11\|93\"" { { "Info" "ITDB_CLOCK_RATE" "clock 2.0 ns " "Info: fmax restricted to clock pin edge rate 2.0 ns. Expand message to see actual delay path." { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.523 ns + Longest register register " "Info: + Longest register to register delay is 1.523 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns deslocador_uc:inst4\|sreg.a 1 REG LCFF_X30_Y8_N5 19 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X30_Y8_N5; Fanout = 19; REG Node = 'deslocador_uc:inst4\|sreg.a'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { deslocador_uc:inst4|sreg.a } "NODE_NAME" } } { "deslocador_uc.vhd" "" { Text "C:/altera/91sp2/quartus/serialassincrona/deslocador_uc.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.777 ns) + CELL(0.746 ns) 1.523 ns 74165:inst11\|93 2 REG LCFF_X27_Y6_N17 1 " "Info: 2: + IC(0.777 ns) + CELL(0.746 ns) = 1.523 ns; Loc. = LCFF_X27_Y6_N17; Fanout = 1; REG Node = '74165:inst11\|93'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.523 ns" { deslocador_uc:inst4|sreg.a 74165:inst11|93 } "NODE_NAME" } } { "74165.bdf" "" { Schematic "c:/altera/91sp2/quartus/libraries/others/maxplus2/74165.bdf" { { 1112 704 768 1192 "93" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.746 ns ( 48.98 % ) " "Info: Total cell delay = 0.746 ns ( 48.98 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.777 ns ( 51.02 % ) " "Info: Total interconnect delay = 0.777 ns ( 51.02 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.523 ns" { deslocador_uc:inst4|sreg.a 74165:inst11|93 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "1.523 ns" { deslocador_uc:inst4|sreg.a {} 74165:inst11|93 {} } { 0.000ns 0.777ns } { 0.000ns 0.746ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.002 ns - Smallest " "Info: - Smallest clock skew is -0.002 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK destination 5.071 ns + Shortest register " "Info: + Shortest clock path from clock \"CLOCK\" to destination register is 5.071 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.820 ns) 0.820 ns CLOCK 1 CLK PIN_W3 2 " "Info: 1: + IC(0.000 ns) + CELL(0.820 ns) = 0.820 ns; Loc. = PIN_W3; Fanout = 2; CLK Node = 'CLOCK'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK } "NODE_NAME" } } { "serialassincrona.bdf" "" { Schematic "C:/altera/91sp2/quartus/serialassincrona/serialassincrona.bdf" { { 472 64 232 488 "CLOCK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.743 ns) + CELL(0.712 ns) 2.275 ns divfreq_gen:inst1\|q_tmp 2 REG LCFF_X38_Y1_N23 3 " "Info: 2: + IC(0.743 ns) + CELL(0.712 ns) = 2.275 ns; Loc. = LCFF_X38_Y1_N23; Fanout = 3; REG Node = 'divfreq_gen:inst1\|q_tmp'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.455 ns" { CLOCK divfreq_gen:inst1|q_tmp } "NODE_NAME" } } { "divfreq_gen.vhd" "" { Text "C:/altera/91sp2/quartus/serialassincrona/divfreq_gen.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.528 ns) + CELL(0.000 ns) 3.803 ns divfreq_gen:inst1\|q_tmp~clkctrl 3 COMB CLKCTRL_G4 16 " "Info: 3: + IC(1.528 ns) + CELL(0.000 ns) = 3.803 ns; Loc. = CLKCTRL_G4; Fanout = 16; COMB Node = 'divfreq_gen:inst1\|q_tmp~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.528 ns" { divfreq_gen:inst1|q_tmp divfreq_gen:inst1|q_tmp~clkctrl } "NODE_NAME" } } { "divfreq_gen.vhd" "" { Text "C:/altera/91sp2/quartus/serialassincrona/divfreq_gen.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.650 ns) + CELL(0.618 ns) 5.071 ns 74165:inst11\|93 4 REG LCFF_X27_Y6_N17 1 " "Info: 4: + IC(0.650 ns) + CELL(0.618 ns) = 5.071 ns; Loc. = LCFF_X27_Y6_N17; Fanout = 1; REG Node = '74165:inst11\|93'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.268 ns" { divfreq_gen:inst1|q_tmp~clkctrl 74165:inst11|93 } "NODE_NAME" } } { "74165.bdf" "" { Schematic "c:/altera/91sp2/quartus/libraries/others/maxplus2/74165.bdf" { { 1112 704 768 1192 "93" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.150 ns ( 42.40 % ) " "Info: Total cell delay = 2.150 ns ( 42.40 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.921 ns ( 57.60 % ) " "Info: Total interconnect delay = 2.921 ns ( 57.60 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.071 ns" { CLOCK divfreq_gen:inst1|q_tmp divfreq_gen:inst1|q_tmp~clkctrl 74165:inst11|93 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.071 ns" { CLOCK {} CLOCK~combout {} divfreq_gen:inst1|q_tmp {} divfreq_gen:inst1|q_tmp~clkctrl {} 74165:inst11|93 {} } { 0.000ns 0.000ns 0.743ns 1.528ns 0.650ns } { 0.000ns 0.820ns 0.712ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK source 5.073 ns - Longest register " "Info: - Longest clock path from clock \"CLOCK\" to source register is 5.073 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.820 ns) 0.820 ns CLOCK 1 CLK PIN_W3 2 " "Info: 1: + IC(0.000 ns) + CELL(0.820 ns) = 0.820 ns; Loc. = PIN_W3; Fanout = 2; CLK Node = 'CLOCK'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK } "NODE_NAME" } } { "serialassincrona.bdf" "" { Schematic "C:/altera/91sp2/quartus/serialassincrona/serialassincrona.bdf" { { 472 64 232 488 "CLOCK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.743 ns) + CELL(0.712 ns) 2.275 ns divfreq_gen:inst1\|q_tmp 2 REG LCFF_X38_Y1_N23 3 " "Info: 2: + IC(0.743 ns) + CELL(0.712 ns) = 2.275 ns; Loc. = LCFF_X38_Y1_N23; Fanout = 3; REG Node = 'divfreq_gen:inst1\|q_tmp'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.455 ns" { CLOCK divfreq_gen:inst1|q_tmp } "NODE_NAME" } } { "divfreq_gen.vhd" "" { Text "C:/altera/91sp2/quartus/serialassincrona/divfreq_gen.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.528 ns) + CELL(0.000 ns) 3.803 ns divfreq_gen:inst1\|q_tmp~clkctrl 3 COMB CLKCTRL_G4 16 " "Info: 3: + IC(1.528 ns) + CELL(0.000 ns) = 3.803 ns; Loc. = CLKCTRL_G4; Fanout = 16; COMB Node = 'divfreq_gen:inst1\|q_tmp~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.528 ns" { divfreq_gen:inst1|q_tmp divfreq_gen:inst1|q_tmp~clkctrl } "NODE_NAME" } } { "divfreq_gen.vhd" "" { Text "C:/altera/91sp2/quartus/serialassincrona/divfreq_gen.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.652 ns) + CELL(0.618 ns) 5.073 ns deslocador_uc:inst4\|sreg.a 4 REG LCFF_X30_Y8_N5 19 " "Info: 4: + IC(0.652 ns) + CELL(0.618 ns) = 5.073 ns; Loc. = LCFF_X30_Y8_N5; Fanout = 19; REG Node = 'deslocador_uc:inst4\|sreg.a'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.270 ns" { divfreq_gen:inst1|q_tmp~clkctrl deslocador_uc:inst4|sreg.a } "NODE_NAME" } } { "deslocador_uc.vhd" "" { Text "C:/altera/91sp2/quartus/serialassincrona/deslocador_uc.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.150 ns ( 42.38 % ) " "Info: Total cell delay = 2.150 ns ( 42.38 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.923 ns ( 57.62 % ) " "Info: Total interconnect delay = 2.923 ns ( 57.62 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.073 ns" { CLOCK divfreq_gen:inst1|q_tmp divfreq_gen:inst1|q_tmp~clkctrl deslocador_uc:inst4|sreg.a } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.073 ns" { CLOCK {} CLOCK~combout {} divfreq_gen:inst1|q_tmp {} divfreq_gen:inst1|q_tmp~clkctrl {} deslocador_uc:inst4|sreg.a {} } { 0.000ns 0.000ns 0.743ns 1.528ns 0.652ns } { 0.000ns 0.820ns 0.712ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.071 ns" { CLOCK divfreq_gen:inst1|q_tmp divfreq_gen:inst1|q_tmp~clkctrl 74165:inst11|93 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.071 ns" { CLOCK {} CLOCK~combout {} divfreq_gen:inst1|q_tmp {} divfreq_gen:inst1|q_tmp~clkctrl {} 74165:inst11|93 {} } { 0.000ns 0.000ns 0.743ns 1.528ns 0.650ns } { 0.000ns 0.820ns 0.712ns 0.000ns 0.618ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.073 ns" { CLOCK divfreq_gen:inst1|q_tmp divfreq_gen:inst1|q_tmp~clkctrl deslocador_uc:inst4|sreg.a } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.073 ns" { CLOCK {} CLOCK~combout {} divfreq_gen:inst1|q_tmp {} divfreq_gen:inst1|q_tmp~clkctrl {} deslocador_uc:inst4|sreg.a {} } { 0.000ns 0.000ns 0.743ns 1.528ns 0.652ns } { 0.000ns 0.820ns 0.712ns 0.000ns 0.618ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns + " "Info: + Micro clock to output delay of source is 0.094 ns" {  } { { "deslocador_uc.vhd" "" { Text "C:/altera/91sp2/quartus/serialassincrona/deslocador_uc.vhd" 11 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.090 ns + " "Info: + Micro setup delay of destination is 0.090 ns" {  } { { "74165.bdf" "" { Schematic "c:/altera/91sp2/quartus/libraries/others/maxplus2/74165.bdf" { { 1112 704 768 1192 "93" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.523 ns" { deslocador_uc:inst4|sreg.a 74165:inst11|93 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "1.523 ns" { deslocador_uc:inst4|sreg.a {} 74165:inst11|93 {} } { 0.000ns 0.777ns } { 0.000ns 0.746ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.071 ns" { CLOCK divfreq_gen:inst1|q_tmp divfreq_gen:inst1|q_tmp~clkctrl 74165:inst11|93 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.071 ns" { CLOCK {} CLOCK~combout {} divfreq_gen:inst1|q_tmp {} divfreq_gen:inst1|q_tmp~clkctrl {} 74165:inst11|93 {} } { 0.000ns 0.000ns 0.743ns 1.528ns 0.650ns } { 0.000ns 0.820ns 0.712ns 0.000ns 0.618ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.073 ns" { CLOCK divfreq_gen:inst1|q_tmp divfreq_gen:inst1|q_tmp~clkctrl deslocador_uc:inst4|sreg.a } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.073 ns" { CLOCK {} CLOCK~combout {} divfreq_gen:inst1|q_tmp {} divfreq_gen:inst1|q_tmp~clkctrl {} deslocador_uc:inst4|sreg.a {} } { 0.000ns 0.000ns 0.743ns 1.528ns 0.652ns } { 0.000ns 0.820ns 0.712ns 0.000ns 0.618ns } "" } }  } 0 0 "fmax restricted to %1!s! pin edge rate %2!s!. Expand message to see actual delay path." 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { 74165:inst11|93 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { 74165:inst11|93 {} } {  } {  } "" } } { "74165.bdf" "" { Schematic "c:/altera/91sp2/quartus/libraries/others/maxplus2/74165.bdf" { { 1112 704 768 1192 "93" "" } } } }  } 0 0 "Clock \"%1!s!\" %7!s! fmax is restricted to %6!s! between source %2!s! \"%4!s!\" and destination %3!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "deslocador_uc:inst4\|sreg.a PARTIDA CLOCK -0.078 ns register " "Info: tsu for register \"deslocador_uc:inst4\|sreg.a\" (data pin = \"PARTIDA\", clock pin = \"CLOCK\") is -0.078 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.905 ns + Longest pin register " "Info: + Longest pin to register delay is 4.905 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.830 ns) 0.830 ns PARTIDA 1 PIN PIN_R2 2 " "Info: 1: + IC(0.000 ns) + CELL(0.830 ns) = 0.830 ns; Loc. = PIN_R2; Fanout = 2; PIN Node = 'PARTIDA'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { PARTIDA } "NODE_NAME" } } { "serialassincrona.bdf" "" { Schematic "C:/altera/91sp2/quartus/serialassincrona/serialassincrona.bdf" { { -104 256 424 -88 "PARTIDA" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.867 ns) + CELL(0.053 ns) 4.750 ns deslocador_uc:inst4\|Selector0~1 2 COMB LCCOMB_X30_Y8_N4 1 " "Info: 2: + IC(3.867 ns) + CELL(0.053 ns) = 4.750 ns; Loc. = LCCOMB_X30_Y8_N4; Fanout = 1; COMB Node = 'deslocador_uc:inst4\|Selector0~1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.920 ns" { PARTIDA deslocador_uc:inst4|Selector0~1 } "NODE_NAME" } } { "deslocador_uc.vhd" "" { Text "C:/altera/91sp2/quartus/serialassincrona/deslocador_uc.vhd" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.155 ns) 4.905 ns deslocador_uc:inst4\|sreg.a 3 REG LCFF_X30_Y8_N5 19 " "Info: 3: + IC(0.000 ns) + CELL(0.155 ns) = 4.905 ns; Loc. = LCFF_X30_Y8_N5; Fanout = 19; REG Node = 'deslocador_uc:inst4\|sreg.a'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.155 ns" { deslocador_uc:inst4|Selector0~1 deslocador_uc:inst4|sreg.a } "NODE_NAME" } } { "deslocador_uc.vhd" "" { Text "C:/altera/91sp2/quartus/serialassincrona/deslocador_uc.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.038 ns ( 21.16 % ) " "Info: Total cell delay = 1.038 ns ( 21.16 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.867 ns ( 78.84 % ) " "Info: Total interconnect delay = 3.867 ns ( 78.84 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.905 ns" { PARTIDA deslocador_uc:inst4|Selector0~1 deslocador_uc:inst4|sreg.a } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.905 ns" { PARTIDA {} PARTIDA~combout {} deslocador_uc:inst4|Selector0~1 {} deslocador_uc:inst4|sreg.a {} } { 0.000ns 0.000ns 3.867ns 0.000ns } { 0.000ns 0.830ns 0.053ns 0.155ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.090 ns + " "Info: + Micro setup delay of destination is 0.090 ns" {  } { { "deslocador_uc.vhd" "" { Text "C:/altera/91sp2/quartus/serialassincrona/deslocador_uc.vhd" 11 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK destination 5.073 ns - Shortest register " "Info: - Shortest clock path from clock \"CLOCK\" to destination register is 5.073 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.820 ns) 0.820 ns CLOCK 1 CLK PIN_W3 2 " "Info: 1: + IC(0.000 ns) + CELL(0.820 ns) = 0.820 ns; Loc. = PIN_W3; Fanout = 2; CLK Node = 'CLOCK'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK } "NODE_NAME" } } { "serialassincrona.bdf" "" { Schematic "C:/altera/91sp2/quartus/serialassincrona/serialassincrona.bdf" { { 472 64 232 488 "CLOCK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.743 ns) + CELL(0.712 ns) 2.275 ns divfreq_gen:inst1\|q_tmp 2 REG LCFF_X38_Y1_N23 3 " "Info: 2: + IC(0.743 ns) + CELL(0.712 ns) = 2.275 ns; Loc. = LCFF_X38_Y1_N23; Fanout = 3; REG Node = 'divfreq_gen:inst1\|q_tmp'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.455 ns" { CLOCK divfreq_gen:inst1|q_tmp } "NODE_NAME" } } { "divfreq_gen.vhd" "" { Text "C:/altera/91sp2/quartus/serialassincrona/divfreq_gen.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.528 ns) + CELL(0.000 ns) 3.803 ns divfreq_gen:inst1\|q_tmp~clkctrl 3 COMB CLKCTRL_G4 16 " "Info: 3: + IC(1.528 ns) + CELL(0.000 ns) = 3.803 ns; Loc. = CLKCTRL_G4; Fanout = 16; COMB Node = 'divfreq_gen:inst1\|q_tmp~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.528 ns" { divfreq_gen:inst1|q_tmp divfreq_gen:inst1|q_tmp~clkctrl } "NODE_NAME" } } { "divfreq_gen.vhd" "" { Text "C:/altera/91sp2/quartus/serialassincrona/divfreq_gen.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.652 ns) + CELL(0.618 ns) 5.073 ns deslocador_uc:inst4\|sreg.a 4 REG LCFF_X30_Y8_N5 19 " "Info: 4: + IC(0.652 ns) + CELL(0.618 ns) = 5.073 ns; Loc. = LCFF_X30_Y8_N5; Fanout = 19; REG Node = 'deslocador_uc:inst4\|sreg.a'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.270 ns" { divfreq_gen:inst1|q_tmp~clkctrl deslocador_uc:inst4|sreg.a } "NODE_NAME" } } { "deslocador_uc.vhd" "" { Text "C:/altera/91sp2/quartus/serialassincrona/deslocador_uc.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.150 ns ( 42.38 % ) " "Info: Total cell delay = 2.150 ns ( 42.38 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.923 ns ( 57.62 % ) " "Info: Total interconnect delay = 2.923 ns ( 57.62 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.073 ns" { CLOCK divfreq_gen:inst1|q_tmp divfreq_gen:inst1|q_tmp~clkctrl deslocador_uc:inst4|sreg.a } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.073 ns" { CLOCK {} CLOCK~combout {} divfreq_gen:inst1|q_tmp {} divfreq_gen:inst1|q_tmp~clkctrl {} deslocador_uc:inst4|sreg.a {} } { 0.000ns 0.000ns 0.743ns 1.528ns 0.652ns } { 0.000ns 0.820ns 0.712ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.905 ns" { PARTIDA deslocador_uc:inst4|Selector0~1 deslocador_uc:inst4|sreg.a } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.905 ns" { PARTIDA {} PARTIDA~combout {} deslocador_uc:inst4|Selector0~1 {} deslocador_uc:inst4|sreg.a {} } { 0.000ns 0.000ns 3.867ns 0.000ns } { 0.000ns 0.830ns 0.053ns 0.155ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.073 ns" { CLOCK divfreq_gen:inst1|q_tmp divfreq_gen:inst1|q_tmp~clkctrl deslocador_uc:inst4|sreg.a } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.073 ns" { CLOCK {} CLOCK~combout {} divfreq_gen:inst1|q_tmp {} divfreq_gen:inst1|q_tmp~clkctrl {} deslocador_uc:inst4|sreg.a {} } { 0.000ns 0.000ns 0.743ns 1.528ns 0.652ns } { 0.000ns 0.820ns 0.712ns 0.000ns 0.618ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "CLOCK DSERIAL deslocador_uc:inst4\|sreg.a 10.135 ns register " "Info: tco from clock \"CLOCK\" to destination pin \"DSERIAL\" through register \"deslocador_uc:inst4\|sreg.a\" is 10.135 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK source 5.073 ns + Longest register " "Info: + Longest clock path from clock \"CLOCK\" to source register is 5.073 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.820 ns) 0.820 ns CLOCK 1 CLK PIN_W3 2 " "Info: 1: + IC(0.000 ns) + CELL(0.820 ns) = 0.820 ns; Loc. = PIN_W3; Fanout = 2; CLK Node = 'CLOCK'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK } "NODE_NAME" } } { "serialassincrona.bdf" "" { Schematic "C:/altera/91sp2/quartus/serialassincrona/serialassincrona.bdf" { { 472 64 232 488 "CLOCK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.743 ns) + CELL(0.712 ns) 2.275 ns divfreq_gen:inst1\|q_tmp 2 REG LCFF_X38_Y1_N23 3 " "Info: 2: + IC(0.743 ns) + CELL(0.712 ns) = 2.275 ns; Loc. = LCFF_X38_Y1_N23; Fanout = 3; REG Node = 'divfreq_gen:inst1\|q_tmp'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.455 ns" { CLOCK divfreq_gen:inst1|q_tmp } "NODE_NAME" } } { "divfreq_gen.vhd" "" { Text "C:/altera/91sp2/quartus/serialassincrona/divfreq_gen.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.528 ns) + CELL(0.000 ns) 3.803 ns divfreq_gen:inst1\|q_tmp~clkctrl 3 COMB CLKCTRL_G4 16 " "Info: 3: + IC(1.528 ns) + CELL(0.000 ns) = 3.803 ns; Loc. = CLKCTRL_G4; Fanout = 16; COMB Node = 'divfreq_gen:inst1\|q_tmp~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.528 ns" { divfreq_gen:inst1|q_tmp divfreq_gen:inst1|q_tmp~clkctrl } "NODE_NAME" } } { "divfreq_gen.vhd" "" { Text "C:/altera/91sp2/quartus/serialassincrona/divfreq_gen.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.652 ns) + CELL(0.618 ns) 5.073 ns deslocador_uc:inst4\|sreg.a 4 REG LCFF_X30_Y8_N5 19 " "Info: 4: + IC(0.652 ns) + CELL(0.618 ns) = 5.073 ns; Loc. = LCFF_X30_Y8_N5; Fanout = 19; REG Node = 'deslocador_uc:inst4\|sreg.a'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.270 ns" { divfreq_gen:inst1|q_tmp~clkctrl deslocador_uc:inst4|sreg.a } "NODE_NAME" } } { "deslocador_uc.vhd" "" { Text "C:/altera/91sp2/quartus/serialassincrona/deslocador_uc.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.150 ns ( 42.38 % ) " "Info: Total cell delay = 2.150 ns ( 42.38 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.923 ns ( 57.62 % ) " "Info: Total interconnect delay = 2.923 ns ( 57.62 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.073 ns" { CLOCK divfreq_gen:inst1|q_tmp divfreq_gen:inst1|q_tmp~clkctrl deslocador_uc:inst4|sreg.a } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.073 ns" { CLOCK {} CLOCK~combout {} divfreq_gen:inst1|q_tmp {} divfreq_gen:inst1|q_tmp~clkctrl {} deslocador_uc:inst4|sreg.a {} } { 0.000ns 0.000ns 0.743ns 1.528ns 0.652ns } { 0.000ns 0.820ns 0.712ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns + " "Info: + Micro clock to output delay of source is 0.094 ns" {  } { { "deslocador_uc.vhd" "" { Text "C:/altera/91sp2/quartus/serialassincrona/deslocador_uc.vhd" 11 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.968 ns + Longest register pin " "Info: + Longest register to pin delay is 4.968 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns deslocador_uc:inst4\|sreg.a 1 REG LCFF_X30_Y8_N5 19 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X30_Y8_N5; Fanout = 19; REG Node = 'deslocador_uc:inst4\|sreg.a'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { deslocador_uc:inst4|sreg.a } "NODE_NAME" } } { "deslocador_uc.vhd" "" { Text "C:/altera/91sp2/quartus/serialassincrona/deslocador_uc.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.643 ns) + CELL(0.272 ns) 0.915 ns inst5 2 COMB LCCOMB_X30_Y7_N18 1 " "Info: 2: + IC(0.643 ns) + CELL(0.272 ns) = 0.915 ns; Loc. = LCCOMB_X30_Y7_N18; Fanout = 1; COMB Node = 'inst5'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.915 ns" { deslocador_uc:inst4|sreg.a inst5 } "NODE_NAME" } } { "serialassincrona.bdf" "" { Schematic "C:/altera/91sp2/quartus/serialassincrona/serialassincrona.bdf" { { 184 840 904 232 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.071 ns) + CELL(1.982 ns) 4.968 ns DSERIAL 3 PIN PIN_B8 0 " "Info: 3: + IC(2.071 ns) + CELL(1.982 ns) = 4.968 ns; Loc. = PIN_B8; Fanout = 0; PIN Node = 'DSERIAL'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.053 ns" { inst5 DSERIAL } "NODE_NAME" } } { "serialassincrona.bdf" "" { Schematic "C:/altera/91sp2/quartus/serialassincrona/serialassincrona.bdf" { { 200 936 1112 216 "DSERIAL" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.254 ns ( 45.37 % ) " "Info: Total cell delay = 2.254 ns ( 45.37 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.714 ns ( 54.63 % ) " "Info: Total interconnect delay = 2.714 ns ( 54.63 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.968 ns" { deslocador_uc:inst4|sreg.a inst5 DSERIAL } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.968 ns" { deslocador_uc:inst4|sreg.a {} inst5 {} DSERIAL {} } { 0.000ns 0.643ns 2.071ns } { 0.000ns 0.272ns 1.982ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.073 ns" { CLOCK divfreq_gen:inst1|q_tmp divfreq_gen:inst1|q_tmp~clkctrl deslocador_uc:inst4|sreg.a } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.073 ns" { CLOCK {} CLOCK~combout {} divfreq_gen:inst1|q_tmp {} divfreq_gen:inst1|q_tmp~clkctrl {} deslocador_uc:inst4|sreg.a {} } { 0.000ns 0.000ns 0.743ns 1.528ns 0.652ns } { 0.000ns 0.820ns 0.712ns 0.000ns 0.618ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.968 ns" { deslocador_uc:inst4|sreg.a inst5 DSERIAL } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.968 ns" { deslocador_uc:inst4|sreg.a {} inst5 {} DSERIAL {} } { 0.000ns 0.643ns 2.071ns } { 0.000ns 0.272ns 1.982ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "deslocador_uc:inst4\|sreg.init PARTIDA CLOCK 0.319 ns register " "Info: th for register \"deslocador_uc:inst4\|sreg.init\" (data pin = \"PARTIDA\", clock pin = \"CLOCK\") is 0.319 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK destination 5.073 ns + Longest register " "Info: + Longest clock path from clock \"CLOCK\" to destination register is 5.073 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.820 ns) 0.820 ns CLOCK 1 CLK PIN_W3 2 " "Info: 1: + IC(0.000 ns) + CELL(0.820 ns) = 0.820 ns; Loc. = PIN_W3; Fanout = 2; CLK Node = 'CLOCK'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK } "NODE_NAME" } } { "serialassincrona.bdf" "" { Schematic "C:/altera/91sp2/quartus/serialassincrona/serialassincrona.bdf" { { 472 64 232 488 "CLOCK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.743 ns) + CELL(0.712 ns) 2.275 ns divfreq_gen:inst1\|q_tmp 2 REG LCFF_X38_Y1_N23 3 " "Info: 2: + IC(0.743 ns) + CELL(0.712 ns) = 2.275 ns; Loc. = LCFF_X38_Y1_N23; Fanout = 3; REG Node = 'divfreq_gen:inst1\|q_tmp'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.455 ns" { CLOCK divfreq_gen:inst1|q_tmp } "NODE_NAME" } } { "divfreq_gen.vhd" "" { Text "C:/altera/91sp2/quartus/serialassincrona/divfreq_gen.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.528 ns) + CELL(0.000 ns) 3.803 ns divfreq_gen:inst1\|q_tmp~clkctrl 3 COMB CLKCTRL_G4 16 " "Info: 3: + IC(1.528 ns) + CELL(0.000 ns) = 3.803 ns; Loc. = CLKCTRL_G4; Fanout = 16; COMB Node = 'divfreq_gen:inst1\|q_tmp~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.528 ns" { divfreq_gen:inst1|q_tmp divfreq_gen:inst1|q_tmp~clkctrl } "NODE_NAME" } } { "divfreq_gen.vhd" "" { Text "C:/altera/91sp2/quartus/serialassincrona/divfreq_gen.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.652 ns) + CELL(0.618 ns) 5.073 ns deslocador_uc:inst4\|sreg.init 4 REG LCFF_X30_Y8_N11 18 " "Info: 4: + IC(0.652 ns) + CELL(0.618 ns) = 5.073 ns; Loc. = LCFF_X30_Y8_N11; Fanout = 18; REG Node = 'deslocador_uc:inst4\|sreg.init'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.270 ns" { divfreq_gen:inst1|q_tmp~clkctrl deslocador_uc:inst4|sreg.init } "NODE_NAME" } } { "deslocador_uc.vhd" "" { Text "C:/altera/91sp2/quartus/serialassincrona/deslocador_uc.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.150 ns ( 42.38 % ) " "Info: Total cell delay = 2.150 ns ( 42.38 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.923 ns ( 57.62 % ) " "Info: Total interconnect delay = 2.923 ns ( 57.62 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.073 ns" { CLOCK divfreq_gen:inst1|q_tmp divfreq_gen:inst1|q_tmp~clkctrl deslocador_uc:inst4|sreg.init } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.073 ns" { CLOCK {} CLOCK~combout {} divfreq_gen:inst1|q_tmp {} divfreq_gen:inst1|q_tmp~clkctrl {} deslocador_uc:inst4|sreg.init {} } { 0.000ns 0.000ns 0.743ns 1.528ns 0.652ns } { 0.000ns 0.820ns 0.712ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.149 ns + " "Info: + Micro hold delay of destination is 0.149 ns" {  } { { "deslocador_uc.vhd" "" { Text "C:/altera/91sp2/quartus/serialassincrona/deslocador_uc.vhd" 11 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.903 ns - Shortest pin register " "Info: - Shortest pin to register delay is 4.903 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.830 ns) 0.830 ns PARTIDA 1 PIN PIN_R2 2 " "Info: 1: + IC(0.000 ns) + CELL(0.830 ns) = 0.830 ns; Loc. = PIN_R2; Fanout = 2; PIN Node = 'PARTIDA'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { PARTIDA } "NODE_NAME" } } { "serialassincrona.bdf" "" { Schematic "C:/altera/91sp2/quartus/serialassincrona/serialassincrona.bdf" { { -104 256 424 -88 "PARTIDA" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.865 ns) + CELL(0.053 ns) 4.748 ns deslocador_uc:inst4\|snext.init~0 2 COMB LCCOMB_X30_Y8_N10 1 " "Info: 2: + IC(3.865 ns) + CELL(0.053 ns) = 4.748 ns; Loc. = LCCOMB_X30_Y8_N10; Fanout = 1; COMB Node = 'deslocador_uc:inst4\|snext.init~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.918 ns" { PARTIDA deslocador_uc:inst4|snext.init~0 } "NODE_NAME" } } { "deslocador_uc.vhd" "" { Text "C:/altera/91sp2/quartus/serialassincrona/deslocador_uc.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.155 ns) 4.903 ns deslocador_uc:inst4\|sreg.init 3 REG LCFF_X30_Y8_N11 18 " "Info: 3: + IC(0.000 ns) + CELL(0.155 ns) = 4.903 ns; Loc. = LCFF_X30_Y8_N11; Fanout = 18; REG Node = 'deslocador_uc:inst4\|sreg.init'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.155 ns" { deslocador_uc:inst4|snext.init~0 deslocador_uc:inst4|sreg.init } "NODE_NAME" } } { "deslocador_uc.vhd" "" { Text "C:/altera/91sp2/quartus/serialassincrona/deslocador_uc.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.038 ns ( 21.17 % ) " "Info: Total cell delay = 1.038 ns ( 21.17 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.865 ns ( 78.83 % ) " "Info: Total interconnect delay = 3.865 ns ( 78.83 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.903 ns" { PARTIDA deslocador_uc:inst4|snext.init~0 deslocador_uc:inst4|sreg.init } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.903 ns" { PARTIDA {} PARTIDA~combout {} deslocador_uc:inst4|snext.init~0 {} deslocador_uc:inst4|sreg.init {} } { 0.000ns 0.000ns 3.865ns 0.000ns } { 0.000ns 0.830ns 0.053ns 0.155ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.073 ns" { CLOCK divfreq_gen:inst1|q_tmp divfreq_gen:inst1|q_tmp~clkctrl deslocador_uc:inst4|sreg.init } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.073 ns" { CLOCK {} CLOCK~combout {} divfreq_gen:inst1|q_tmp {} divfreq_gen:inst1|q_tmp~clkctrl {} deslocador_uc:inst4|sreg.init {} } { 0.000ns 0.000ns 0.743ns 1.528ns 0.652ns } { 0.000ns 0.820ns 0.712ns 0.000ns 0.618ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.903 ns" { PARTIDA deslocador_uc:inst4|snext.init~0 deslocador_uc:inst4|sreg.init } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.903 ns" { PARTIDA {} PARTIDA~combout {} deslocador_uc:inst4|snext.init~0 {} deslocador_uc:inst4|sreg.init {} } { 0.000ns 0.000ns 3.865ns 0.000ns } { 0.000ns 0.830ns 0.053ns 0.155ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 2 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "176 " "Info: Peak virtual memory: 176 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue Feb 26 18:05:54 2013 " "Info: Processing ended: Tue Feb 26 18:05:54 2013" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
