;redcode
;assert 1
	SPL 0, -202
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	SUB #12, @9
	SUB @20, 69
	SUB 701, 101
	ADD 30, 64
	ADD -30, 64
	CMP 100, 200
	ADD -30, 64
	JMZ 0, <902
	DJN -1, @-20
	SUB #230, @0
	SUB @127, 106
	SUB #230, @0
	SUB @-127, 100
	JMP @12, #9
	JMN 30, 4
	CMP @-127, 100
	JMN 12, #10
	MOV -7, <-20
	MOV -1, <-20
	DJN -1, @-20
	SUB 10, 20
	CMP #0, 20
	JMZ 0, <952
	ADD -30, 64
	CMP @121, 103
	ADD -30, 64
	SLT @50, -46
	SPL 300, 41
	CMP #0, 20
	CMP #0, 20
	SUB @127, 106
	JMZ 12, #10
	SUB @-127, 100
	SUB @127, 106
	ADD -30, 64
	SLT @130, 9
	SLT @130, 9
	SPL <0, 90
	SPL 0, -202
	SPL <0, 90
	SPL 0, -202
	SPL 0, -202
	MOV -7, <-20
	MOV -1, <-20
	MOV -1, <-20
	MOV -7, <-20
	SUB @20, 69
	MOV -1, <-20
