Info: Starting: Create HDL design files for synthesis
Info: qsys-generate D:\FPGA\NIOS_DE2-115\NIOS_core.qsys --synthesis=VERILOG --output-directory=D:\FPGA\NIOS_DE2-115\NIOS_core\synthesis --family="Cyclone IV E" --part=EP4CE115F29C7
Progress: Loading NIOS_DE2-115/NIOS_core.qsys
Progress: Reading input file
Progress: Adding clk [clock_source 18.1]
Progress: Parameterizing module clk
Progress: Adding jtag_uart [altera_avalon_jtag_uart 18.1]
Progress: Parameterizing module jtag_uart
Progress: Adding key_b [altera_avalon_pio 18.1]
Progress: Parameterizing module key_b
Progress: Adding ledg [altera_avalon_pio 18.1]
Progress: Parameterizing module ledg
Progress: Adding ledr [altera_avalon_pio 18.1]
Progress: Parameterizing module ledr
Progress: Adding nios2_gen2 [altera_nios2_gen2 18.1]
Progress: Parameterizing module nios2_gen2
Progress: Adding onchip_memory2 [altera_avalon_onchip_memory2 18.1]
Progress: Parameterizing module onchip_memory2
Progress: Adding sw [altera_avalon_pio 18.1]
Progress: Parameterizing module sw
Progress: Adding sysid_qsys [altera_avalon_sysid_qsys 18.1]
Progress: Parameterizing module sysid_qsys
Progress: Adding timer [altera_avalon_timer 18.1]
Progress: Parameterizing module timer
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: NIOS_core.jtag_uart: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board
Info: NIOS_core.key_b: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: NIOS_core.sw: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: NIOS_core.sysid_qsys: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID
Info: NIOS_core.sysid_qsys: Time stamp will be automatically updated when this component is generated.
Info: NIOS_core: Generating NIOS_core "NIOS_core" for QUARTUS_SYNTH
Info: jtag_uart: Starting RTL generation for module 'NIOS_core_jtag_uart'
Info: jtag_uart:   Generation command is [exec D:/intelfpga/18.1.0.1/quartus/bin64/perl/bin/perl.exe -I D:/intelfpga/18.1.0.1/quartus/bin64/perl/lib -I D:/intelfpga/18.1.0.1/quartus/sopc_builder/bin/europa -I D:/intelfpga/18.1.0.1/quartus/sopc_builder/bin/perl_lib -I D:/intelfpga/18.1.0.1/quartus/sopc_builder/bin -I D:/intelfpga/18.1.0.1/quartus/../ip/altera/sopc_builder_ip/common -I D:/intelfpga/18.1.0.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- D:/intelfpga/18.1.0.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=NIOS_core_jtag_uart --dir=C:/Users/WW0208~1/AppData/Local/Temp/alt7976_3150253372508144046.dir/0002_jtag_uart_gen/ --quartus_dir=D:/intelfpga/18.1.0.1/quartus --verilog --config=C:/Users/WW0208~1/AppData/Local/Temp/alt7976_3150253372508144046.dir/0002_jtag_uart_gen//NIOS_core_jtag_uart_component_configuration.pl  --do_build_sim=0  ]
Info: jtag_uart: Done RTL generation for module 'NIOS_core_jtag_uart'
Info: jtag_uart: "NIOS_core" instantiated altera_avalon_jtag_uart "jtag_uart"
Info: key_b: Starting RTL generation for module 'NIOS_core_key_b'
Info: key_b:   Generation command is [exec D:/intelfpga/18.1.0.1/quartus/bin64/perl/bin/perl.exe -I D:/intelfpga/18.1.0.1/quartus/bin64/perl/lib -I D:/intelfpga/18.1.0.1/quartus/sopc_builder/bin/europa -I D:/intelfpga/18.1.0.1/quartus/sopc_builder/bin/perl_lib -I D:/intelfpga/18.1.0.1/quartus/sopc_builder/bin -I D:/intelfpga/18.1.0.1/quartus/../ip/altera/sopc_builder_ip/common -I D:/intelfpga/18.1.0.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- D:/intelfpga/18.1.0.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=NIOS_core_key_b --dir=C:/Users/WW0208~1/AppData/Local/Temp/alt7976_3150253372508144046.dir/0003_key_b_gen/ --quartus_dir=D:/intelfpga/18.1.0.1/quartus --verilog --config=C:/Users/WW0208~1/AppData/Local/Temp/alt7976_3150253372508144046.dir/0003_key_b_gen//NIOS_core_key_b_component_configuration.pl  --do_build_sim=0  ]
Info: key_b: Done RTL generation for module 'NIOS_core_key_b'
Info: key_b: "NIOS_core" instantiated altera_avalon_pio "key_b"
Info: ledg: Starting RTL generation for module 'NIOS_core_ledg'
Info: ledg:   Generation command is [exec D:/intelfpga/18.1.0.1/quartus/bin64/perl/bin/perl.exe -I D:/intelfpga/18.1.0.1/quartus/bin64/perl/lib -I D:/intelfpga/18.1.0.1/quartus/sopc_builder/bin/europa -I D:/intelfpga/18.1.0.1/quartus/sopc_builder/bin/perl_lib -I D:/intelfpga/18.1.0.1/quartus/sopc_builder/bin -I D:/intelfpga/18.1.0.1/quartus/../ip/altera/sopc_builder_ip/common -I D:/intelfpga/18.1.0.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- D:/intelfpga/18.1.0.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=NIOS_core_ledg --dir=C:/Users/WW0208~1/AppData/Local/Temp/alt7976_3150253372508144046.dir/0004_ledg_gen/ --quartus_dir=D:/intelfpga/18.1.0.1/quartus --verilog --config=C:/Users/WW0208~1/AppData/Local/Temp/alt7976_3150253372508144046.dir/0004_ledg_gen//NIOS_core_ledg_component_configuration.pl  --do_build_sim=0  ]
Info: ledg: Done RTL generation for module 'NIOS_core_ledg'
Info: ledg: "NIOS_core" instantiated altera_avalon_pio "ledg"
Info: ledr: Starting RTL generation for module 'NIOS_core_ledr'
Info: ledr:   Generation command is [exec D:/intelfpga/18.1.0.1/quartus/bin64/perl/bin/perl.exe -I D:/intelfpga/18.1.0.1/quartus/bin64/perl/lib -I D:/intelfpga/18.1.0.1/quartus/sopc_builder/bin/europa -I D:/intelfpga/18.1.0.1/quartus/sopc_builder/bin/perl_lib -I D:/intelfpga/18.1.0.1/quartus/sopc_builder/bin -I D:/intelfpga/18.1.0.1/quartus/../ip/altera/sopc_builder_ip/common -I D:/intelfpga/18.1.0.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- D:/intelfpga/18.1.0.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=NIOS_core_ledr --dir=C:/Users/WW0208~1/AppData/Local/Temp/alt7976_3150253372508144046.dir/0005_ledr_gen/ --quartus_dir=D:/intelfpga/18.1.0.1/quartus --verilog --config=C:/Users/WW0208~1/AppData/Local/Temp/alt7976_3150253372508144046.dir/0005_ledr_gen//NIOS_core_ledr_component_configuration.pl  --do_build_sim=0  ]
Info: ledr: Done RTL generation for module 'NIOS_core_ledr'
Info: ledr: "NIOS_core" instantiated altera_avalon_pio "ledr"
Info: nios2_gen2: "NIOS_core" instantiated altera_nios2_gen2 "nios2_gen2"
Info: onchip_memory2: Starting RTL generation for module 'NIOS_core_onchip_memory2'
Info: onchip_memory2:   Generation command is [exec D:/intelfpga/18.1.0.1/quartus/bin64/perl/bin/perl.exe -I D:/intelfpga/18.1.0.1/quartus/bin64/perl/lib -I D:/intelfpga/18.1.0.1/quartus/sopc_builder/bin/europa -I D:/intelfpga/18.1.0.1/quartus/sopc_builder/bin/perl_lib -I D:/intelfpga/18.1.0.1/quartus/sopc_builder/bin -I D:/intelfpga/18.1.0.1/quartus/../ip/altera/sopc_builder_ip/common -I D:/intelfpga/18.1.0.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- D:/intelfpga/18.1.0.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=NIOS_core_onchip_memory2 --dir=C:/Users/WW0208~1/AppData/Local/Temp/alt7976_3150253372508144046.dir/0006_onchip_memory2_gen/ --quartus_dir=D:/intelfpga/18.1.0.1/quartus --verilog --config=C:/Users/WW0208~1/AppData/Local/Temp/alt7976_3150253372508144046.dir/0006_onchip_memory2_gen//NIOS_core_onchip_memory2_component_configuration.pl  --do_build_sim=0  ]
Info: onchip_memory2: Done RTL generation for module 'NIOS_core_onchip_memory2'
Info: onchip_memory2: "NIOS_core" instantiated altera_avalon_onchip_memory2 "onchip_memory2"
Info: sw: Starting RTL generation for module 'NIOS_core_sw'
Info: sw:   Generation command is [exec D:/intelfpga/18.1.0.1/quartus/bin64/perl/bin/perl.exe -I D:/intelfpga/18.1.0.1/quartus/bin64/perl/lib -I D:/intelfpga/18.1.0.1/quartus/sopc_builder/bin/europa -I D:/intelfpga/18.1.0.1/quartus/sopc_builder/bin/perl_lib -I D:/intelfpga/18.1.0.1/quartus/sopc_builder/bin -I D:/intelfpga/18.1.0.1/quartus/../ip/altera/sopc_builder_ip/common -I D:/intelfpga/18.1.0.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- D:/intelfpga/18.1.0.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=NIOS_core_sw --dir=C:/Users/WW0208~1/AppData/Local/Temp/alt7976_3150253372508144046.dir/0007_sw_gen/ --quartus_dir=D:/intelfpga/18.1.0.1/quartus --verilog --config=C:/Users/WW0208~1/AppData/Local/Temp/alt7976_3150253372508144046.dir/0007_sw_gen//NIOS_core_sw_component_configuration.pl  --do_build_sim=0  ]
Info: sw: Done RTL generation for module 'NIOS_core_sw'
Info: sw: "NIOS_core" instantiated altera_avalon_pio "sw"
Info: sysid_qsys: "NIOS_core" instantiated altera_avalon_sysid_qsys "sysid_qsys"
Info: timer: Starting RTL generation for module 'NIOS_core_timer'
Info: timer:   Generation command is [exec D:/intelFPGA/18.1.0.1/quartus/bin64//perl/bin/perl.exe -I D:/intelFPGA/18.1.0.1/quartus/bin64//perl/lib -I D:/intelfpga/18.1.0.1/quartus/sopc_builder/bin/europa -I D:/intelfpga/18.1.0.1/quartus/sopc_builder/bin/perl_lib -I D:/intelfpga/18.1.0.1/quartus/sopc_builder/bin -I D:/intelfpga/18.1.0.1/quartus/../ip/altera/sopc_builder_ip/common -I D:/intelfpga/18.1.0.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer -- D:/intelfpga/18.1.0.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer/generate_rtl.pl --name=NIOS_core_timer --dir=C:/Users/WW0208~1/AppData/Local/Temp/alt7976_3150253372508144046.dir/0009_timer_gen/ --quartus_dir=D:/intelfpga/18.1.0.1/quartus --verilog --config=C:/Users/WW0208~1/AppData/Local/Temp/alt7976_3150253372508144046.dir/0009_timer_gen//NIOS_core_timer_component_configuration.pl  --do_build_sim=0  ]
Info: timer: Done RTL generation for module 'NIOS_core_timer'
Info: timer: "NIOS_core" instantiated altera_avalon_timer "timer"
Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_003: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_004: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_005: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_006: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_007: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_008: Inserting error_adapter: error_adapter_0
Info: mm_interconnect_0: "NIOS_core" instantiated altera_mm_interconnect "mm_interconnect_0"
Info: irq_mapper: "NIOS_core" instantiated altera_irq_mapper "irq_mapper"
Info: rst_controller: "NIOS_core" instantiated altera_reset_controller "rst_controller"
Info: cpu: Starting RTL generation for module 'NIOS_core_nios2_gen2_cpu'
Info: cpu:   Generation command is [exec D:/intelFPGA/18.1.0.1/quartus/bin64//eperlcmd.exe -I D:/intelFPGA/18.1.0.1/quartus/bin64//perl/lib -I D:/intelfpga/18.1.0.1/quartus/sopc_builder/bin/europa -I D:/intelfpga/18.1.0.1/quartus/sopc_builder/bin/perl_lib -I D:/intelfpga/18.1.0.1/quartus/sopc_builder/bin -I D:/intelfpga/18.1.0.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I D:/intelfpga/18.1.0.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I D:/intelfpga/18.1.0.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I D:/intelfpga/18.1.0.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- D:/intelfpga/18.1.0.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=NIOS_core_nios2_gen2_cpu --dir=C:/Users/WW0208~1/AppData/Local/Temp/alt7976_3150253372508144046.dir/0012_cpu_gen/ --quartus_bindir=D:/intelFPGA/18.1.0.1/quartus/bin64/ --verilog --config=C:/Users/WW0208~1/AppData/Local/Temp/alt7976_3150253372508144046.dir/0012_cpu_gen//NIOS_core_nios2_gen2_cpu_processor_configuration.pl  --do_build_sim=0  ]
Info: cpu: # 2019.03.21 23:07:02 (*) Starting Nios II generation
Info: cpu: # 2019.03.21 23:07:02 (*)   Checking for plaintext license.
Info: cpu: # 2019.03.21 23:07:03 (*)   Couldn't query license setup in Quartus directory D:/intelFPGA/18.1.0.1/quartus/bin64/
Info: cpu: # 2019.03.21 23:07:03 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable
Info: cpu: # 2019.03.21 23:07:03 (*)   LM_LICENSE_FILE environment variable is empty
Info: cpu: # 2019.03.21 23:07:03 (*)   Plaintext license not found.
Info: cpu: # 2019.03.21 23:07:03 (*)   Checking for encrypted license (non-evaluation).
Info: cpu: # 2019.03.21 23:07:05 (*)   Couldn't query license setup in Quartus directory D:/intelFPGA/18.1.0.1/quartus/bin64/
Info: cpu: # 2019.03.21 23:07:05 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable
Info: cpu: # 2019.03.21 23:07:05 (*)   LM_LICENSE_FILE environment variable is empty
Info: cpu: # 2019.03.21 23:07:05 (*)   Encrypted license not found.  Defaulting to OCP evaluation license (produces a time-limited SOF)
Info: cpu: # 2019.03.21 23:07:05 (*)   Elaborating CPU configuration settings
Info: cpu: # 2019.03.21 23:07:05 (*)   Creating all objects for CPU
Info: cpu: # 2019.03.21 23:07:05 (*)     Testbench
Info: cpu: # 2019.03.21 23:07:05 (*)     Instruction decoding
Info: cpu: # 2019.03.21 23:07:05 (*)       Instruction fields
Info: cpu: # 2019.03.21 23:07:06 (*)       Instruction decodes
Info: cpu: # 2019.03.21 23:07:06 (*)       Signals for RTL simulation waveforms
Info: cpu: # 2019.03.21 23:07:06 (*)       Instruction controls
Info: cpu: # 2019.03.21 23:07:07 (*)     Pipeline frontend
Info: cpu: # 2019.03.21 23:07:07 (*)     Pipeline backend
Info: cpu: # 2019.03.21 23:07:10 (*)   Generating RTL from CPU objects
Info: cpu: # 2019.03.21 23:07:13 (*)   Creating encrypted RTL
Info: cpu: # 2019.03.21 23:07:14 (*) Done Nios II generation
Info: cpu: Done RTL generation for module 'NIOS_core_nios2_gen2_cpu'
Info: cpu: "nios2_gen2" instantiated altera_nios2_gen2_unit "cpu"
Info: nios2_gen2_data_master_translator: "mm_interconnect_0" instantiated altera_merlin_master_translator "nios2_gen2_data_master_translator"
Info: jtag_uart_avalon_jtag_slave_translator: "mm_interconnect_0" instantiated altera_merlin_slave_translator "jtag_uart_avalon_jtag_slave_translator"
Info: nios2_gen2_data_master_agent: "mm_interconnect_0" instantiated altera_merlin_master_agent "nios2_gen2_data_master_agent"
Info: jtag_uart_avalon_jtag_slave_agent: "mm_interconnect_0" instantiated altera_merlin_slave_agent "jtag_uart_avalon_jtag_slave_agent"
Info: jtag_uart_avalon_jtag_slave_agent_rsp_fifo: "mm_interconnect_0" instantiated altera_avalon_sc_fifo "jtag_uart_avalon_jtag_slave_agent_rsp_fifo"
Info: router: "mm_interconnect_0" instantiated altera_merlin_router "router"
Info: router_001: "mm_interconnect_0" instantiated altera_merlin_router "router_001"
Info: router_002: "mm_interconnect_0" instantiated altera_merlin_router "router_002"
Info: router_003: "mm_interconnect_0" instantiated altera_merlin_router "router_003"
Info: nios2_gen2_data_master_limiter: "mm_interconnect_0" instantiated altera_merlin_traffic_limiter "nios2_gen2_data_master_limiter"
Info: Reusing file D:/FPGA/NIOS_DE2-115/NIOS_core/synthesis/submodules/altera_avalon_sc_fifo.v
Info: cmd_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux"
Info: cmd_demux_001: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux_001"
Info: cmd_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux"
Info: cmd_mux_001: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux_001"
Info: Reusing file D:/FPGA/NIOS_DE2-115/NIOS_core/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux"
Info: rsp_demux_001: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux_001"
Info: rsp_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux"
Info: Reusing file D:/FPGA/NIOS_DE2-115/NIOS_core/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_mux_001: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux_001"
Info: Reusing file D:/FPGA/NIOS_DE2-115/NIOS_core/synthesis/submodules/altera_merlin_arbitrator.sv
Info: avalon_st_adapter: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter"
Info: error_adapter_0: "avalon_st_adapter" instantiated error_adapter "error_adapter_0"
Info: NIOS_core: Done "NIOS_core" with 34 modules, 54 files
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
