[Event-to-counter mappings]
pmc1=l2_cache_accesses
pmc2=l2_cache_refills
pmc3=l2_cache_writebacks
pmc4=llc_accesses
[Event counts]
nsample    pid      event          pmc1          pmc2          pmc3          pmc4
      1  31536       tick          5199          1208           275          5199 
      2  31536       tick           114             1             0           114 
      3  31536       tick           103             0             1           103 
      4  31536       tick           104             0             0           104 
      5  31536       tick           104             0             0           104 
      6  31536       tick           117             0             0           117 
      7  31536       tick           116             0             0           116 
      8  31536       tick           120             1             0           120 
      9  31536       tick           140             0             1           140 
     10  31536       tick           112             0             0           112 
     11  31536       tick           104             0             0           104 
     12  31536       tick           109             0             0           109 
     13  31536       tick           106             0             0           106 
     14  31536       tick           107             0             0           107 
     15  31536       tick           102             0             0           102 
     16  31536       tick           110             0             0           110 
     17  31536       tick           110             0             0           110 
     18  31536       tick           109             0             0           109 
     19  31536       tick           115             0             0           115 
     20  31536       tick           129             0             0           129 
     21  31536       tick           105             0             0           105 
     22  31536       tick           115             0             0           115 
     23  31536       tick           102             0             0           102 
     24  31536       tick           106             1             0           106 
     25  31536       tick           117             0             0           117 
     26  31536       tick           112             0             0           112 
     27  31536       tick            97             0             0            97 
     28  31536       tick           103             0             0           103 
     29  31536       tick           133             0             0           133 
     30  31536       tick           116             0             0           116 
     31  31536       tick           107             0             0           107 
     32  31536       tick           108             0             0           108 
     33  31536       tick           111             0             0           111 
     34  31536       tick           104             0             0           104 
     35  31536       tick           102             0             0           102 
     36  31536       tick           104             0             0           104 
     37  31536       tick            97             0             0            97 
     38  31536       exit           366           107             9           366 
