

================================================================
== Vivado HLS Report for 'subconv_3x3_8_stride_1'
================================================================
* Date:           Sat Dec 22 04:14:15 2018

* Version:        2017.2 (Build 1909853 on Thu Jun 15 18:55:24 MDT 2017)
* Project:        acceleartor_hls_final_solution
* Solution:       final_solution
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      8.28|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-------+-------+-------+-------+---------+
    |    Latency    |    Interval   | Pipeline|
    |  min  |  max  |  min  |  max  |   Type  |
    +-------+-------+-------+-------+---------+
    |  99265|  99265|  99265|  99265|   none  |
    +-------+-------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------------+-------+-------+----------+-----------+-----------+------+----------+
        |                         |    Latency    | Iteration|  Initiation Interval  | Trip |          |
        |        Loop Name        |  min  |  max  |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------------+-------+-------+----------+-----------+-----------+------+----------+
        |- Loop 1                 |  99264|  99264|      1034|          -|          -|    96|    no    |
        | + Loop 1.1              |   1032|   1032|       258|          -|          -|     4|    no    |
        |  ++ Loop 1.1.1          |    256|    256|        64|          -|          -|     4|    no    |
        |   +++ Loop 1.1.1.1      |     60|     60|        20|          -|          -|     3|    no    |
        |    ++++ Loop 1.1.1.1.1  |     18|     18|         6|          -|          -|     3|    no    |
        +-------------------------+-------+-------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      0|     797|    538|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      -|     150|     45|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|    146|
|Register         |        -|      -|     271|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      0|    1218|    729|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      0|       1|      1|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +-----------------------------+----------------------+---------+-------+-----+----+
    |           Instance          |        Module        | BRAM_18K| DSP48E|  FF | LUT|
    +-----------------------------+----------------------+---------+-------+-----+----+
    |ShuffleNetV2_mux_pcA_x_U568  |ShuffleNetV2_mux_pcA  |        0|      0|  150|  45|
    +-----------------------------+----------------------+---------+-------+-----+----+
    |Total                        |                      |        0|      0|  150|  45|
    +-----------------------------+----------------------+---------+-------+-----+----+

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------------+----------+-------+----+----+------------+------------+
    |          Variable Name         | Operation| DSP48E| FF | LUT| Bitwidth P0| Bitwidth P1|
    +--------------------------------+----------+-------+----+----+------------+------------+
    |p_Val2_5_fu_826_p2              |     *    |      0|   0|  62|           8|           8|
    |co_1_fu_491_p2                  |     +    |      0|  26|  12|           7|           1|
    |h_1_fu_638_p2                   |     +    |      0|  14|   9|           3|           1|
    |m_1_fu_671_p2                   |     +    |      0|  11|   8|           1|           2|
    |n_1_fu_745_p2                   |     +    |      0|  11|   8|           2|           1|
    |next_mul_fu_414_p2              |     +    |      0|  50|  20|          15|           8|
    |next_urem_fu_590_p2             |     +    |      0|  26|  12|           7|           1|
    |p_Val2_2_fu_1056_p2             |     +    |      0|  32|  14|           9|           9|
    |p_Val2_6_fu_852_p2              |     +    |      0|  53|  21|          16|          16|
    |p_Val2_8_fu_886_p2              |     +    |      0|  29|  13|           8|           8|
    |result_V_fu_1070_p2             |     +    |      0|  29|  13|           8|           8|
    |tmp_21_fu_535_p2                |     +    |      0|  38|  16|          11|          11|
    |tmp_22_fu_545_p2                |     +    |      0|  41|  17|          12|          12|
    |tmp_26_fu_614_p2                |     +    |      0|  44|  18|          13|          13|
    |tmp_27_fu_648_p2                |     +    |      0|  38|  16|          11|          11|
    |tmp_30_fu_696_p2                |     +    |      0|  38|  16|          11|          11|
    |tmp_31_fu_713_p2                |     +    |      0|  38|  16|          11|          11|
    |tmp_32_fu_729_p2                |     +    |      0|  38|  16|          11|          11|
    |tmp_34_fu_770_p2                |     +    |      0|  38|  16|          11|          11|
    |tmp_6_fu_761_p2                 |     +    |      0|  17|   9|           4|           4|
    |tmp_s_fu_687_p2                 |     +    |      0|  17|   9|           4|           4|
    |w_1_fu_719_p2                   |     +    |      0|  14|   9|           3|           1|
    |tmp_14_fu_441_p2                |     -    |      0|  35|  15|          10|          10|
    |tmp_17_fu_475_p2                |     -    |      0|  38|  16|          11|          11|
    |tmp_24_fu_570_p2                |     -    |      0|  44|  18|          13|          13|
    |tmp_29_fu_659_p2                |     -    |      0|  38|  16|          11|          11|
    |brmerge40_demorgan_i_fu_991_p2  |    and   |      0|   0|   2|           1|           1|
    |carry_fu_906_p2                 |    and   |      0|   0|   2|           1|           1|
    |overflow_fu_985_p2              |    and   |      0|   0|   2|           1|           1|
    |p_38_i_i_fu_964_p2              |    and   |      0|   0|   2|           1|           1|
    |p_41_i_i_fu_952_p2              |    and   |      0|   0|   2|           1|           1|
    |underflow_1_fu_1089_p2          |    and   |      0|   0|   2|           1|           1|
    |underflow_fu_1008_p2            |    and   |      0|   0|   2|           1|           1|
    |Range1_all_ones_fu_929_p2       |   icmp   |      0|   0|   1|           2|           2|
    |Range1_all_zeros_fu_934_p2      |   icmp   |      0|   0|   1|           2|           1|
    |exitcond1_fu_485_p2             |   icmp   |      0|   0|   4|           7|           7|
    |exitcond2_fu_576_p2             |   icmp   |      0|   0|   1|           3|           3|
    |exitcond3_fu_624_p2             |   icmp   |      0|   0|   1|           3|           3|
    |exitcond4_fu_665_p2             |   icmp   |      0|   0|   1|           2|           2|
    |exitcond_fu_739_p2              |   icmp   |      0|   0|   1|           2|           2|
    |tmp_25_fu_596_p2                |   icmp   |      0|   0|   4|           7|           4|
    |brmerge9_fu_1103_p2             |    or    |      0|   0|   2|           1|           1|
    |brmerge_i_i1_fu_975_p2          |    or    |      0|   0|   2|           1|           1|
    |brmerge_i_i_i_fu_1013_p2        |    or    |      0|   0|   2|           1|           1|
    |tmp4_demorgan_fu_996_p2         |    or    |      0|   0|   2|           1|           1|
    |tmp5_fu_1019_p2                 |    or    |      0|   0|   2|           1|           1|
    |underflow_not_fu_1023_p2        |    or    |      0|   0|   2|           1|           1|
    |deleted_ones_fu_957_p3          |  select  |      0|   0|   2|           1|           1|
    |deleted_zeros_fu_939_p3         |  select  |      0|   0|   2|           1|           1|
    |idx_urem_fu_602_p3              |  select  |      0|   0|   7|           1|           7|
    |output_V_d0                     |  select  |      0|   0|   8|           1|           8|
    |p_Val2_8_39_fu_1034_p3          |  select  |      0|   0|   9|           1|           9|
    |p_Val2_8_mux_fu_1028_p3         |  select  |      0|   0|   8|           1|           7|
    |p_result_V_fu_1115_p3           |  select  |      0|   0|   9|           1|           9|
    |result_V_mux_fu_1108_p3         |  select  |      0|   0|   8|           1|           7|
    |sum_V_fu_1040_p3                |  select  |      0|   0|   8|           1|           8|
    |brmerge_i_i_fu_1094_p2          |    xor   |      0|   0|   2|           1|           1|
    |isneg_not_fu_1098_p2            |    xor   |      0|   0|   2|           1|           2|
    |p_not_i_i_fu_969_p2             |    xor   |      0|   0|   2|           1|           2|
    |tmp2_fu_677_p2                  |    xor   |      0|   0|   3|           2|           3|
    |tmp3_fu_751_p2                  |    xor   |      0|   0|   3|           2|           3|
    |tmp4_fu_1002_p2                 |    xor   |      0|   0|   2|           1|           2|
    |tmp_10_fu_900_p2                |    xor   |      0|   0|   2|           1|           2|
    |tmp_11_fu_946_p2                |    xor   |      0|   0|   2|           1|           2|
    |tmp_13_fu_980_p2                |    xor   |      0|   0|   2|           1|           2|
    |tmp_5_fu_1084_p2                |    xor   |      0|   0|   2|           1|           2|
    +--------------------------------+----------+-------+----+----+------------+------------+
    |Total                           |          |      0| 797| 538|         293|         323|
    +--------------------------------+----------+-------+----+----+------------+------------+

    * Multiplexer: 
    +------------------+----+-----------+-----+-----------+
    |       Name       | LUT| Input Size| Bits| Total Bits|
    +------------------+----+-----------+-----+-----------+
    |ap_NS_fsm         |  65|         14|    1|         14|
    |co_reg_310        |   9|          2|    7|         14|
    |h_reg_344         |   9|          2|    3|          6|
    |m_reg_380         |   9|          2|    2|          4|
    |n_reg_403         |   9|          2|    2|          4|
    |p_Val2_4_reg_391  |   9|          2|    8|         16|
    |p_Val2_s_reg_368  |   9|          2|    8|         16|
    |phi_mul_reg_321   |   9|          2|   15|         30|
    |phi_urem_reg_332  |   9|          2|    7|         14|
    |w_reg_356         |   9|          2|    3|          6|
    +------------------+----+-----------+-----+-----------+
    |Total             | 146|         32|   56|        124|
    +------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------------+----+----+-----+-----------+
    |              Name             | FF | LUT| Bits| Const Bits|
    +-------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                      |  13|   0|   13|          0|
    |arrayNo_cast_reg_1154          |   7|   0|   32|         25|
    |bias_V_addr_reg_1164           |   7|   0|    7|          0|
    |brmerge40_demorgan_i_reg_1368  |   1|   0|    1|          0|
    |brmerge_i_i_i_reg_1378         |   1|   0|    1|          0|
    |carry_reg_1345                 |   1|   0|    1|          0|
    |co_1_reg_1149                  |   7|   0|    7|          0|
    |co_reg_310                     |   7|   0|    7|          0|
    |h_reg_344                      |   3|   0|    3|          0|
    |isneg_reg_1388                 |   1|   0|    1|          0|
    |m_1_reg_1213                   |   2|   0|    2|          0|
    |m_reg_380                      |   2|   0|    2|          0|
    |n_1_reg_1236                   |   2|   0|    2|          0|
    |n_reg_403                      |   2|   0|    2|          0|
    |newsignbit_1_reg_1401          |   1|   0|    1|          0|
    |newsignbit_reg_1339            |   1|   0|    1|          0|
    |next_mul_reg_1131              |  15|   0|   15|          0|
    |output_V_addr_reg_1187         |  12|   0|   12|          0|
    |p_38_i_i_reg_1358              |   1|   0|    1|          0|
    |p_Val2_4_reg_391               |   8|   0|    8|          0|
    |p_Val2_5_reg_1311              |  16|   0|   16|          0|
    |p_Val2_6_reg_1321              |  16|   0|   16|          0|
    |p_Val2_8_reg_1333              |   8|   0|    8|          0|
    |p_Val2_s_reg_368               |   8|   0|    8|          0|
    |phi_mul_reg_321                |  15|   0|   15|          0|
    |phi_urem_reg_332               |   7|   0|    7|          0|
    |result_V_reg_1395              |   8|   0|    8|          0|
    |signbit_reg_1326               |   1|   0|    1|          0|
    |tmp_12_reg_1352                |   2|   0|    2|          0|
    |tmp_13_reg_1363                |   1|   0|    1|          0|
    |tmp_14_cast_reg_1136           |  11|   0|   11|          0|
    |tmp_17_cast_reg_1141           |  11|   0|   12|          1|
    |tmp_1_reg_1306                 |   8|   0|    8|          0|
    |tmp_21_reg_1159                |  10|   0|   11|          1|
    |tmp_24_reg_1169                |  12|   0|   13|          1|
    |tmp_29_reg_1205                |  11|   0|   11|          0|
    |tmp_2_reg_1195                 |   3|   0|    4|          1|
    |tmp_31_reg_1218                |  10|   0|   11|          1|
    |tmp_39_reg_1316                |   1|   0|    1|          0|
    |tmp_reg_1177                   |   3|   0|    4|          1|
    |underflow_reg_1373             |   1|   0|    1|          0|
    |w_1_reg_1223                   |   3|   0|    3|          0|
    |w_reg_356                      |   3|   0|    3|          0|
    |weight_V_load_reg_1301         |   8|   0|    8|          0|
    +-------------------------------+----+----+-----+-----------+
    |Total                          | 271|   0|  302|         31|
    +-------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------------------+-----+-----+------------+-------------------------+--------------+
|             RTL Ports            | Dir | Bits|  Protocol  |      Source Object      |    C Type    |
+----------------------------------+-----+-----+------------+-------------------------+--------------+
|ap_clk                            |  in |    1| ap_ctrl_hs |  subconv_3x3_8_stride.1 | return value |
|ap_rst                            |  in |    1| ap_ctrl_hs |  subconv_3x3_8_stride.1 | return value |
|ap_start                          |  in |    1| ap_ctrl_hs |  subconv_3x3_8_stride.1 | return value |
|ap_done                           | out |    1| ap_ctrl_hs |  subconv_3x3_8_stride.1 | return value |
|ap_idle                           | out |    1| ap_ctrl_hs |  subconv_3x3_8_stride.1 | return value |
|ap_ready                          | out |    1| ap_ctrl_hs |  subconv_3x3_8_stride.1 | return value |
|weight_V_address0                 | out |   10|  ap_memory |         weight_V        |     array    |
|weight_V_ce0                      | out |    1|  ap_memory |         weight_V        |     array    |
|weight_V_q0                       |  in |    8|  ap_memory |         weight_V        |     array    |
|bias_V_address0                   | out |    7|  ap_memory |          bias_V         |     array    |
|bias_V_ce0                        | out |    1|  ap_memory |          bias_V         |     array    |
|bias_V_q0                         |  in |    8|  ap_memory |          bias_V         |     array    |
|output_V_address0                 | out |   12|  ap_memory |         output_V        |     array    |
|output_V_ce0                      | out |    1|  ap_memory |         output_V        |     array    |
|output_V_we0                      | out |    1|  ap_memory |         output_V        |     array    |
|output_V_d0                       | out |    8|  ap_memory |         output_V        |     array    |
|ShuffleConvs_2_Downs_11_address0  | out |   10|  ap_memory | ShuffleConvs_2_Downs_11 |     array    |
|ShuffleConvs_2_Downs_11_ce0       | out |    1|  ap_memory | ShuffleConvs_2_Downs_11 |     array    |
|ShuffleConvs_2_Downs_11_q0        |  in |    8|  ap_memory | ShuffleConvs_2_Downs_11 |     array    |
|ShuffleConvs_2_Downs_10_address0  | out |   10|  ap_memory | ShuffleConvs_2_Downs_10 |     array    |
|ShuffleConvs_2_Downs_10_ce0       | out |    1|  ap_memory | ShuffleConvs_2_Downs_10 |     array    |
|ShuffleConvs_2_Downs_10_q0        |  in |    8|  ap_memory | ShuffleConvs_2_Downs_10 |     array    |
|ShuffleConvs_2_Downs_7_address0   | out |   10|  ap_memory |  ShuffleConvs_2_Downs_7 |     array    |
|ShuffleConvs_2_Downs_7_ce0        | out |    1|  ap_memory |  ShuffleConvs_2_Downs_7 |     array    |
|ShuffleConvs_2_Downs_7_q0         |  in |    8|  ap_memory |  ShuffleConvs_2_Downs_7 |     array    |
|ShuffleConvs_2_Downs_6_address0   | out |   10|  ap_memory |  ShuffleConvs_2_Downs_6 |     array    |
|ShuffleConvs_2_Downs_6_ce0        | out |    1|  ap_memory |  ShuffleConvs_2_Downs_6 |     array    |
|ShuffleConvs_2_Downs_6_q0         |  in |    8|  ap_memory |  ShuffleConvs_2_Downs_6 |     array    |
|ShuffleConvs_2_Downs_5_address0   | out |   10|  ap_memory |  ShuffleConvs_2_Downs_5 |     array    |
|ShuffleConvs_2_Downs_5_ce0        | out |    1|  ap_memory |  ShuffleConvs_2_Downs_5 |     array    |
|ShuffleConvs_2_Downs_5_q0         |  in |    8|  ap_memory |  ShuffleConvs_2_Downs_5 |     array    |
|ShuffleConvs_2_Downs_4_address0   | out |   10|  ap_memory |  ShuffleConvs_2_Downs_4 |     array    |
|ShuffleConvs_2_Downs_4_ce0        | out |    1|  ap_memory |  ShuffleConvs_2_Downs_4 |     array    |
|ShuffleConvs_2_Downs_4_q0         |  in |    8|  ap_memory |  ShuffleConvs_2_Downs_4 |     array    |
|ShuffleConvs_2_Downs_3_address0   | out |   10|  ap_memory |  ShuffleConvs_2_Downs_3 |     array    |
|ShuffleConvs_2_Downs_3_ce0        | out |    1|  ap_memory |  ShuffleConvs_2_Downs_3 |     array    |
|ShuffleConvs_2_Downs_3_q0         |  in |    8|  ap_memory |  ShuffleConvs_2_Downs_3 |     array    |
|ShuffleConvs_2_Downs_2_address0   | out |   10|  ap_memory |  ShuffleConvs_2_Downs_2 |     array    |
|ShuffleConvs_2_Downs_2_ce0        | out |    1|  ap_memory |  ShuffleConvs_2_Downs_2 |     array    |
|ShuffleConvs_2_Downs_2_q0         |  in |    8|  ap_memory |  ShuffleConvs_2_Downs_2 |     array    |
|ShuffleConvs_2_Downs_1_address0   | out |   10|  ap_memory |  ShuffleConvs_2_Downs_1 |     array    |
|ShuffleConvs_2_Downs_1_ce0        | out |    1|  ap_memory |  ShuffleConvs_2_Downs_1 |     array    |
|ShuffleConvs_2_Downs_1_q0         |  in |    8|  ap_memory |  ShuffleConvs_2_Downs_1 |     array    |
|ShuffleConvs_2_Downs_address0     | out |   10|  ap_memory |   ShuffleConvs_2_Downs  |     array    |
|ShuffleConvs_2_Downs_ce0          | out |    1|  ap_memory |   ShuffleConvs_2_Downs  |     array    |
|ShuffleConvs_2_Downs_q0           |  in |    8|  ap_memory |   ShuffleConvs_2_Downs  |     array    |
|ShuffleConvs_2_Downs_9_address0   | out |   10|  ap_memory |  ShuffleConvs_2_Downs_9 |     array    |
|ShuffleConvs_2_Downs_9_ce0        | out |    1|  ap_memory |  ShuffleConvs_2_Downs_9 |     array    |
|ShuffleConvs_2_Downs_9_q0         |  in |    8|  ap_memory |  ShuffleConvs_2_Downs_9 |     array    |
|ShuffleConvs_2_Downs_8_address0   | out |   10|  ap_memory |  ShuffleConvs_2_Downs_8 |     array    |
|ShuffleConvs_2_Downs_8_ce0        | out |    1|  ap_memory |  ShuffleConvs_2_Downs_8 |     array    |
|ShuffleConvs_2_Downs_8_q0         |  in |    8|  ap_memory |  ShuffleConvs_2_Downs_8 |     array    |
+----------------------------------+-----+-----+------------+-------------------------+--------------+

