[1mdiff --git a/modules/enc_err_counter/readme.md b/modules/enc_err_counter/readme.md[m
[1mindex 8383e2361..c1d5e1b52 100644[m
[1m--- a/modules/enc_err_counter/readme.md[m
[1m+++ b/modules/enc_err_counter/readme.md[m
[36m@@ -12,5 +12,8 @@[m [mThis module counts the pulses coming from the PHY enc_err output and transfers t[m
 To reset a counter without a power cycle you can write a one into the counter address. The following write resets error counter one and it's overflow flag.[m
 eb-write <proto/host/port> 0xXXXXXX00/4 0x00000001[m
 [m
[32m+[m[32mThe reset is a toggle. The counter won't rise as long as it is set. So the reset reigster has to be set to 0 again by:[m
[32m+[m[32meb-write <proto/host/port> 0xXXXXXX00/4 0x00000000[m
[32m+[m
 ## Clock Domain Crossing[m
 The clock domain is crossed using grey code encoding and a sync register.[m
[1mdiff --git a/syn/gsi_pexarria5/control/pci_control.qsf b/syn/gsi_pexarria5/control/pci_control.qsf[m
[1mindex 05b981125..e1a9bc07f 100644[m
[1m--- a/syn/gsi_pexarria5/control/pci_control.qsf[m
[1m+++ b/syn/gsi_pexarria5/control/pci_control.qsf[m
[36m@@ -3,6 +3,7 @@[m
 [m
 [m
 [m
[32m+[m
 set_global_assignment -name ACTIVE_SERIAL_CLOCK FREQ_100MHZ[m
 set_global_assignment -name ADV_NETLIST_OPT_SYNTH_WYSIWYG_REMAP OFF[m
 set_global_assignment -name AHDL_FILE ../../../modules/modulbus/i2c.tdf[m
[36m@@ -145,60 +146,6 @@[m [mset_global_assignment -name ROUTER_TIMING_OPTIMIZATION_LEVEL MAXIMUM[m
 set_global_assignment -name SDC_FILE ../../../top/common/arria5.sdc[m
 set_global_assignment -name SEED 171[m
 set_global_assignment -name SIGNALTAP_FILE enc_err_counter_stp.stp[m
[31m-set_global_assignment -name SLD_NODE_CREATOR_ID 110 -section_id auto_signaltap_0[m
[31m-set_global_assignment -name SLD_NODE_CREATOR_ID 110 -section_id auto_signaltap_1[m
[31m-set_global_assignment -name SLD_NODE_ENTITY_NAME sld_signaltap -section_id auto_signaltap_0[m
[31m-set_global_assignment -name SLD_NODE_ENTITY_NAME sld_signaltap -section_id auto_signaltap_1[m
[31m-set_global_assignment -name SLD_NODE_PARAMETER_ASSIGNMENT "SLD_ADVANCED_TRIGGER_ENTITY=sld_reserved_pci_control_auto_signaltap_0_1_156b," -section_id auto_signaltap_0[m
[31m-set_global_assignment -name SLD_NODE_PARAMETER_ASSIGNMENT "SLD_ADVANCED_TRIGGER_ENTITY=sld_reserved_pci_control_auto_signaltap_1_1_9b4," -section_id auto_signaltap_1[m
[31m-set_global_assignment -name SLD_NODE_PARAMETER_ASSIGNMENT "SLD_ATTRIBUTE_MEM_MODE=OFF" -section_id auto_signaltap_0[m
[31m-set_global_assignment -name SLD_NODE_PARAMETER_ASSIGNMENT "SLD_ATTRIBUTE_MEM_MODE=OFF" -section_id auto_signaltap_1[m
[31m-set_global_assignment -name SLD_NODE_PARAMETER_ASSIGNMENT "SLD_BUFFER_FULL_STOP=1" -section_id auto_signaltap_0[m
[31m-set_global_assignment -name SLD_NODE_PARAMETER_ASSIGNMENT "SLD_BUFFER_FULL_STOP=1" -section_id auto_signaltap_1[m
[31m-set_global_assignment -name SLD_NODE_PARAMETER_ASSIGNMENT "SLD_COUNTER_PIPELINE=0" -section_id auto_signaltap_0[m
[31m-set_global_assignment -name SLD_NODE_PARAMETER_ASSIGNMENT "SLD_COUNTER_PIPELINE=0" -section_id auto_signaltap_1[m
[31m-set_global_assignment -name SLD_NODE_PARAMETER_ASSIGNMENT "SLD_CURRENT_RESOURCE_WIDTH=1" -section_id auto_signaltap_0[m
[31m-set_global_assignment -name SLD_NODE_PARAMETER_ASSIGNMENT "SLD_CURRENT_RESOURCE_WIDTH=1" -section_id auto_signaltap_1[m
[31m-set_global_assignment -name SLD_NODE_PARAMETER_ASSIGNMENT "SLD_DATA_BITS=132" -section_id auto_signaltap_1[m
[31m-set_global_assignment -name SLD_NODE_PARAMETER_ASSIGNMENT "SLD_DATA_BITS=34" -section_id auto_signaltap_0[m
[31m-set_global_assignment -name SLD_NODE_PARAMETER_ASSIGNMENT "SLD_ENABLE_ADVANCED_TRIGGER=1" -section_id auto_signaltap_0[m
[31m-set_global_assignment -name SLD_NODE_PARAMETER_ASSIGNMENT "SLD_ENABLE_ADVANCED_TRIGGER=1" -section_id auto_signaltap_1[m
[31m-set_global_assignment -name SLD_NODE_PARAMETER_ASSIGNMENT "SLD_INCREMENTAL_ROUTING=1" -section_id auto_signaltap_0[m
[31m-set_global_assignment -name SLD_NODE_PARAMETER_ASSIGNMENT "SLD_INCREMENTAL_ROUTING=1" -section_id auto_signaltap_1[m
[31m-set_global_assignment -name SLD_NODE_PARAMETER_ASSIGNMENT "SLD_INVERSION_MASK=00000000000000000000000000" -section_id auto_signaltap_0[m
[31m-set_global_assignment -name SLD_NODE_PARAMETER_ASSIGNMENT "SLD_INVERSION_MASK=00000000000000000000000000" -section_id auto_signaltap_1[m
[31m-set_global_assignment -name SLD_NODE_PARAMETER_ASSIGNMENT "SLD_INVERSION_MASK_LENGTH=26" -section_id auto_signaltap_0[m
[31m-set_global_assignment -name SLD_NODE_PARAMETER_ASSIGNMENT "SLD_INVERSION_MASK_LENGTH=26" -section_id auto_signaltap_1[m
[31m-set_global_assignment -name SLD_NODE_PARAMETER_ASSIGNMENT "SLD_NODE_INFO=805334528" -section_id auto_signaltap_0[m
[31m-set_global_assignment -name SLD_NODE_PARAMETER_ASSIGNMENT "SLD_NODE_INFO=805334529" -section_id auto_signaltap_1[m
[31m-set_global_assignment -name SLD_NODE_PARAMETER_ASSIGNMENT "SLD_POWER_UP_TRIGGER=0" -section_id auto_signaltap_0[m
[31m-set_global_assignment -name SLD_NODE_PARAMETER_ASSIGNMENT "SLD_POWER_UP_TRIGGER=0" -section_id auto_signaltap_1[m
[31m-set_global_assignment -name SLD_NODE_PARAMETER_ASSIGNMENT "SLD_RAM_BLOCK_TYPE=AUTO" -section_id auto_signaltap_0[m
[31m-set_global_assignment -name SLD_NODE_PARAMETER_ASSIGNMENT "SLD_RAM_BLOCK_TYPE=AUTO" -section_id auto_signaltap_1[m
[31m-set_global_assignment -name SLD_NODE_PARAMETER_ASSIGNMENT "SLD_RAM_PIPELINE=0" -section_id auto_signaltap_0[m
[31m-set_global_assignment -name SLD_NODE_PARAMETER_ASSIGNMENT "SLD_RAM_PIPELINE=0" -section_id auto_signaltap_1[m
[31m-set_global_assignment -name SLD_NODE_PARAMETER_ASSIGNMENT "SLD_SAMPLE_DEPTH=4096" -section_id auto_signaltap_0[m
[31m-set_global_assignment -name SLD_NODE_PARAMETER_ASSIGNMENT "SLD_SAMPLE_DEPTH=4096" -section_id auto_signaltap_1[m
[31m-set_global_assignment -name SLD_NODE_PARAMETER_ASSIGNMENT "SLD_SEGMENT_SIZE=4096" -section_id auto_signaltap_0[m
[31m-set_global_assignment -name SLD_NODE_PARAMETER_ASSIGNMENT "SLD_SEGMENT_SIZE=4096" -section_id auto_signaltap_1[m
[31m-set_global_assignment -name SLD_NODE_PARAMETER_ASSIGNMENT "SLD_STATE_BITS=11" -section_id auto_signaltap_0[m
[31m-set_global_assignment -name SLD_NODE_PARAMETER_ASSIGNMENT "SLD_STATE_BITS=11" -section_id auto_signaltap_1[m
[31m-set_global_assignment -name SLD_NODE_PARAMETER_ASSIGNMENT "SLD_STATE_FLOW_USE_GENERATED=0" -section_id auto_signaltap_0[m
[31m-set_global_assignment -name SLD_NODE_PARAMETER_ASSIGNMENT "SLD_STATE_FLOW_USE_GENERATED=0" -section_id auto_signaltap_1[m
[31m-set_global_assignment -name SLD_NODE_PARAMETER_ASSIGNMENT "SLD_STORAGE_QUALIFIER_BITS=132" -section_id auto_signaltap_1[m
[31m-set_global_assignment -name SLD_NODE_PARAMETER_ASSIGNMENT "SLD_STORAGE_QUALIFIER_BITS=34" -section_id auto_signaltap_0[m
[31m-set_global_assignment -name SLD_NODE_PARAMETER_ASSIGNMENT "SLD_STORAGE_QUALIFIER_INVERSION_MASK_LENGTH=0" -section_id auto_signaltap_0[m
[31m-set_global_assignment -name SLD_NODE_PARAMETER_ASSIGNMENT "SLD_STORAGE_QUALIFIER_INVERSION_MASK_LENGTH=0" -section_id auto_signaltap_1[m
[31m-set_global_assignment -name SLD_NODE_PARAMETER_ASSIGNMENT "SLD_TRIGGER_BITS=2" -section_id auto_signaltap_0[m
[31m-set_global_assignment -name SLD_NODE_PARAMETER_ASSIGNMENT "SLD_TRIGGER_BITS=2" -section_id auto_signaltap_1[m
[31m-set_global_assignment -name SLD_NODE_PARAMETER_ASSIGNMENT "SLD_TRIGGER_IN_ENABLED=0" -section_id auto_signaltap_0[m
[31m-set_global_assignment -name SLD_NODE_PARAMETER_ASSIGNMENT "SLD_TRIGGER_IN_ENABLED=0" -section_id auto_signaltap_1[m
[31m-set_global_assignment -name SLD_NODE_PARAMETER_ASSIGNMENT "SLD_TRIGGER_LEVEL=1" -section_id auto_signaltap_0[m
[31m-set_global_assignment -name SLD_NODE_PARAMETER_ASSIGNMENT "SLD_TRIGGER_LEVEL=1" -section_id auto_signaltap_1[m
[31m-set_global_assignment -name SLD_NODE_PARAMETER_ASSIGNMENT "SLD_TRIGGER_LEVEL_PIPELINE=1" -section_id auto_signaltap_0[m
[31m-set_global_assignment -name SLD_NODE_PARAMETER_ASSIGNMENT "SLD_TRIGGER_LEVEL_PIPELINE=1" -section_id auto_signaltap_1[m
[31m-set_global_assignment -name SLD_NODE_PARAMETER_ASSIGNMENT "SLD_TRIGGER_PIPELINE=0" -section_id auto_signaltap_0[m
[31m-set_global_assignment -name SLD_NODE_PARAMETER_ASSIGNMENT "SLD_TRIGGER_PIPELINE=0" -section_id auto_signaltap_1[m
 set_global_assignment -name SMART_RECOMPILE ON[m
 set_global_assignment -name STRATIX_DEVICE_IO_STANDARD "2.5 V"[m
 set_global_assignment -name STRATIXII_CONFIGURATION_DEVICE EPCQ256[m
[36m@@ -858,178 +805,6 @@[m [mset_global_assignment -name VHDL_FILE ../../../top/gsi_pexarria5/control/pci_con[m
 set_global_assignment -name VHDL_FILE ../../../top/gsi_pexarria5/control/ramsize_pkg.vhd -library work[m
 set_global_assignment -name VHDL_INPUT_VERSION VHDL_2008[m
 set_global_assignment -name VHDL_SHOW_LMF_MAPPING_MESSAGES OFF[m
[31m-set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_clk -to "monster:main|enc_err_counter:\\enc_err_counter_y:enc_err_counter_slave|clk_ref_i" -section_id auto_signaltap_1[m
[31m-set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_clk -to "monster:main|enc_err_counter:\\enc_err_counter_y:enc_err_counter_slave|clk_sys_i" -section_id auto_signaltap_0[m
[31m-set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[0] -to "monster:main|enc_err_counter:\\enc_err_counter_y:enc_err_counter_slave|cnt.bin[0]" -section_id auto_signaltap_1[m
[31m-set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[0] -to "monster:main|enc_err_counter:\\enc_err_counter_y:enc_err_counter_slave|cnt.bin_x[0]" -section_id auto_signaltap_0[m
[31m-set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[100] -to "monster:main|enc_err_counter:\\enc_err_counter_y:enc_err_counter_slave|overflow_reg_aux[11]" -section_id auto_signaltap_1[m
[31m-set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[101] -to "monster:main|enc_err_counter:\\enc_err_counter_y:enc_err_counter_slave|overflow_reg_aux[12]" -section_id auto_signaltap_1[m
[31m-set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[102] -to "monster:main|enc_err_counter:\\enc_err_counter_y:enc_err_counter_slave|overflow_reg_aux[13]" -section_id auto_signaltap_1[m
[31m-set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[103] -to "monster:main|enc_err_counter:\\enc_err_counter_y:enc_err_counter_slave|overflow_reg_aux[14]" -section_id auto_signaltap_1[m
[31m-set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[104] -to "monster:main|enc_err_counter:\\enc_err_counter_y:enc_err_counter_slave|overflow_reg_aux[15]" -section_id auto_signaltap_1[m
[31m-set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[105] -to "monster:main|enc_err_counter:\\enc_err_counter_y:enc_err_counter_slave|overflow_reg_aux[16]" -section_id auto_signaltap_1[m
[31m-set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[106] -to "monster:main|enc_err_counter:\\enc_err_counter_y:enc_err_counter_slave|overflow_reg_aux[17]" -section_id auto_signaltap_1[m
[31m-set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[107] -to "monster:main|enc_err_counter:\\enc_err_counter_y:enc_err_counter_slave|overflow_reg_aux[18]" -section_id auto_signaltap_1[m
[31m-set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[108] -to "monster:main|enc_err_counter:\\enc_err_counter_y:enc_err_counter_slave|overflow_reg_aux[19]" -section_id auto_signaltap_1[m
[31m-set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[109] -to "monster:main|enc_err_counter:\\enc_err_counter_y:enc_err_counter_slave|overflow_reg_aux[1]" -section_id auto_signaltap_1[m
[31m-set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[10] -to "monster:main|enc_err_counter:\\enc_err_counter_y:enc_err_counter_slave|cnt.bin[19]" -section_id auto_signaltap_1[m
[31m-set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[10] -to "monster:main|enc_err_counter:\\enc_err_counter_y:enc_err_counter_slave|cnt.bin_x[19]" -section_id auto_signaltap_0[m
[31m-set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[110] -to "monster:main|enc_err_counter:\\enc_err_counter_y:enc_err_counter_slave|overflow_reg_aux[20]" -section_id auto_signaltap_1[m
[31m-set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[111] -to "monster:main|enc_err_counter:\\enc_err_counter_y:enc_err_counter_slave|overflow_reg_aux[21]" -section_id auto_signaltap_1[m
[31m-set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[112] -to "monster:main|enc_err_counter:\\enc_err_counter_y:enc_err_counter_slave|overflow_reg_aux[22]" -section_id auto_signaltap_1[m
[31m-set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[113] -to "monster:main|enc_err_counter:\\enc_err_counter_y:enc_err_counter_slave|overflow_reg_aux[23]" -section_id auto_signaltap_1[m
[31m-set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[114] -to "monster:main|enc_err_counter:\\enc_err_counter_y:enc_err_counter_slave|overflow_reg_aux[24]" -section_id auto_signaltap_1[m
[31m-set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[115] -to "monster:main|enc_err_counter:\\enc_err_counter_y:enc_err_counter_slave|overflow_reg_aux[25]" -section_id auto_signaltap_1[m
[31m-set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[116] -to "monster:main|enc_err_counter:\\enc_err_counter_y:enc_err_counter_slave|overflow_reg_aux[26]" -section_id auto_signaltap_1[m
[31m-set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[117] -to "monster:main|enc_err_counter:\\enc_err_counter_y:enc_err_counter_slave|overflow_reg_aux[27]" -section_id auto_signaltap_1[m
[31m-set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[118] -to "monster:main|enc_err_counter:\\enc_err_counter_y:enc_err_counter_slave|overflow_reg_aux[28]" -section_id auto_signaltap_1[m
[31m-set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[119] -to "monster:main|enc_err_counter:\\enc_err_counter_y:enc_err_counter_slave|overflow_reg_aux[29]" -section_id auto_signaltap_1[m
[31m-set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[11] -to "monster:main|enc_err_counter:\\enc_err_counter_y:enc_err_counter_slave|cnt.bin[1]" -section_id auto_signaltap_1[m
[31m-set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[11] -to "monster:main|enc_err_counter:\\enc_err_counter_y:enc_err_counter_slave|cnt.bin_x[1]" -section_id auto_signaltap_0[m
[31m-set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[120] -to "monster:main|enc_err_counter:\\enc_err_counter_y:enc_err_counter_slave|overflow_reg_aux[2]" -section_id auto_signaltap_1[m
[31m-set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[121] -to "monster:main|enc_err_counter:\\enc_err_counter_y:enc_err_counter_slave|overflow_reg_aux[30]" -section_id auto_signaltap_1[m
[31m-set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[122] -to "monster:main|enc_err_counter:\\enc_err_counter_y:enc_err_counter_slave|overflow_reg_aux[31]" -section_id auto_signaltap_1[m
[31m-set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[123] -to "monster:main|enc_err_counter:\\enc_err_counter_y:enc_err_counter_slave|overflow_reg_aux[3]" -section_id auto_signaltap_1[m
[31m-set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[124] -to "monster:main|enc_err_counter:\\enc_err_counter_y:enc_err_counter_slave|overflow_reg_aux[4]" -section_id auto_signaltap_1[m
[31m-set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[125] -to "monster:main|enc_err_counter:\\enc_err_counter_y:enc_err_counter_slave|overflow_reg_aux[5]" -section_id auto_signaltap_1[m
[31m-set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[126] -to "monster:main|enc_err_counter:\\enc_err_counter_y:enc_err_counter_slave|overflow_reg_aux[6]" -section_id auto_signaltap_1[m
[31m-set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[127] -to "monster:main|enc_err_counter:\\enc_err_counter_y:enc_err_counter_slave|overflow_reg_aux[7]" -section_id auto_signaltap_1[m
[31m-set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[128] -to "monster:main|enc_err_counter:\\enc_err_counter_y:enc_err_counter_slave|overflow_reg_aux[8]" -section_id auto_signaltap_1[m
[31m-set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[129] -to "monster:main|enc_err_counter:\\enc_err_counter_y:enc_err_counter_slave|overflow_reg_aux[9]" -section_id auto_signaltap_1[m
[31m-set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[12] -to "monster:main|enc_err_counter:\\enc_err_counter_y:enc_err_counter_slave|cnt.bin[20]" -section_id auto_signaltap_1[m
[31m-set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[12] -to "monster:main|enc_err_counter:\\enc_err_counter_y:enc_err_counter_slave|cnt.bin_x[20]" -section_id auto_signaltap_0[m
[31m-set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[130] -to "monster:main|enc_err_counter:\\enc_err_counter_y:enc_err_counter_slave|rst_counter_ref" -section_id auto_signaltap_1[m
[31m-set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[131] -to "monster:main|enc_err_counter:\\enc_err_counter_y:enc_err_counter_slave|rst_counter_ref_aux" -section_id auto_signaltap_1[m
[31m-set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[13] -to "monster:main|enc_err_counter:\\enc_err_counter_y:enc_err_counter_slave|cnt.bin[21]" -section_id auto_signaltap_1[m
[31m-set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[13] -to "monster:main|enc_err_counter:\\enc_err_counter_y:enc_err_counter_slave|cnt.bin_x[21]" -section_id auto_signaltap_0[m
[31m-set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[14] -to "monster:main|enc_err_counter:\\enc_err_counter_y:enc_err_counter_slave|cnt.bin[22]" -section_id auto_signaltap_1[m
[31m-set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[14] -to "monster:main|enc_err_counter:\\enc_err_counter_y:enc_err_counter_slave|cnt.bin_x[22]" -section_id auto_signaltap_0[m
[31m-set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[15] -to "monster:main|enc_err_counter:\\enc_err_counter_y:enc_err_counter_slave|cnt.bin[23]" -section_id auto_signaltap_1[m
[31m-set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[15] -to "monster:main|enc_err_counter:\\enc_err_counter_y:enc_err_counter_slave|cnt.bin_x[23]" -section_id auto_signaltap_0[m
[31m-set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[16] -to "monster:main|enc_err_counter:\\enc_err_counter_y:enc_err_counter_slave|cnt.bin[24]" -section_id auto_signaltap_1[m
[31m-set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[16] -to "monster:main|enc_err_counter:\\enc_err_counter_y:enc_err_counter_slave|cnt.bin_x[24]" -section_id auto_signaltap_0[m
[31m-set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[17] -to "monster:main|enc_err_counter:\\enc_err_counter_y:enc_err_counter_slave|cnt.bin[25]" -section_id auto_signaltap_1[m
[31m-set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[17] -to "monster:main|enc_err_counter:\\enc_err_counter_y:enc_err_counter_slave|cnt.bin_x[25]" -section_id auto_signaltap_0[m
[31m-set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[18] -to "monster:main|enc_err_counter:\\enc_err_counter_y:enc_err_counter_slave|cnt.bin[26]" -section_id auto_signaltap_1[m
[31m-set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[18] -to "monster:main|enc_err_counter:\\enc_err_counter_y:enc_err_counter_slave|cnt.bin_x[26]" -section_id auto_signaltap_0[m
[31m-set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[19] -to "monster:main|enc_err_counter:\\enc_err_counter_y:enc_err_counter_slave|cnt.bin[27]" -section_id auto_signaltap_1[m
[31m-set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[19] -to "monster:main|enc_err_counter:\\enc_err_counter_y:enc_err_counter_slave|cnt.bin_x[27]" -section_id auto_signaltap_0[m
[31m-set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[1] -to "monster:main|enc_err_counter:\\enc_err_counter_y:enc_err_counter_slave|cnt.bin[10]" -section_id auto_signaltap_1[m
[31m-set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[1] -to "monster:main|enc_err_counter:\\enc_err_counter_y:enc_err_counter_slave|cnt.bin_x[10]" -section_id auto_signaltap_0[m
[31m-set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[20] -to "monster:main|enc_err_counter:\\enc_err_counter_y:enc_err_counter_slave|cnt.bin[28]" -section_id auto_signaltap_1[m
[31m-set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[20] -to "monster:main|enc_err_counter:\\enc_err_counter_y:enc_err_counter_slave|cnt.bin_x[28]" -section_id auto_signaltap_0[m
[31m-set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[21] -to "monster:main|enc_err_counter:\\enc_err_counter_y:enc_err_counter_slave|cnt.bin[29]" -section_id auto_signaltap_1[m
[31m-set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[21] -to "monster:main|enc_err_counter:\\enc_err_counter_y:enc_err_counter_slave|cnt.bin_x[29]" -section_id auto_signaltap_0[m
[31m-set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[22] -to "monster:main|enc_err_counter:\\enc_err_counter_y:enc_err_counter_slave|cnt.bin[2]" -section_id auto_signaltap_1[m
[31m-set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[22] -to "monster:main|enc_err_counter:\\enc_err_counter_y:enc_err_counter_slave|cnt.bin_x[2]" -section_id auto_signaltap_0[m
[31m-set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[23] -to "monster:main|enc_err_counter:\\enc_err_counter_y:enc_err_counter_slave|cnt.bin[30]" -section_id auto_signaltap_1[m
[31m-set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[23] -to "monster:main|enc_err_counter:\\enc_err_counter_y:enc_err_counter_slave|cnt.bin_x[30]" -section_id auto_signaltap_0[m
[31m-set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[24] -to "monster:main|enc_err_counter:\\enc_err_counter_y:enc_err_counter_slave|cnt.bin[31]" -section_id auto_signaltap_1[m
[31m-set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[24] -to "monster:main|enc_err_counter:\\enc_err_counter_y:enc_err_counter_slave|cnt.bin_x[31]" -section_id auto_signaltap_0[m
[31m-set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[25] -to "monster:main|enc_err_counter:\\enc_err_counter_y:enc_err_counter_slave|cnt.bin[3]" -section_id auto_signaltap_1[m
[31m-set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[25] -to "monster:main|enc_err_counter:\\enc_err_counter_y:enc_err_counter_slave|cnt.bin_x[3]" -section_id auto_signaltap_0[m
[31m-set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[26] -to "monster:main|enc_err_counter:\\enc_err_counter_y:enc_err_counter_slave|cnt.bin[4]" -section_id auto_signaltap_1[m
[31m-set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[26] -to "monster:main|enc_err_counter:\\enc_err_counter_y:enc_err_counter_slave|cnt.bin_x[4]" -section_id auto_signaltap_0[m
[31m-set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[27] -to "monster:main|enc_err_counter:\\enc_err_counter_y:enc_err_counter_slave|cnt.bin[5]" -section_id auto_signaltap_1[m
[31m-set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[27] -to "monster:main|enc_err_counter:\\enc_err_counter_y:enc_err_counter_slave|cnt.bin_x[5]" -section_id auto_signaltap_0[m
[31m-set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[28] -to "monster:main|enc_err_counter:\\enc_err_counter_y:enc_err_counter_slave|cnt.bin[6]" -section_id auto_signaltap_1[m
[31m-set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[28] -to "monster:main|enc_err_counter:\\enc_err_counter_y:enc_err_counter_slave|cnt.bin_x[6]" -section_id auto_signaltap_0[m
[31m-set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[29] -to "monster:main|enc_err_counter:\\enc_err_counter_y:enc_err_counter_slave|cnt.bin[7]" -section_id auto_signaltap_1[m
[31m-set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[29] -to "monster:main|enc_err_counter:\\enc_err_counter_y:enc_err_counter_slave|cnt.bin_x[7]" -section_id auto_signaltap_0[m
[31m-set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[2] -to "monster:main|enc_err_counter:\\enc_err_counter_y:enc_err_counter_slave|cnt.bin[11]" -section_id auto_signaltap_1[m
[31m-set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[2] -to "monster:main|enc_err_counter:\\enc_err_counter_y:enc_err_counter_slave|cnt.bin_x[11]" -section_id auto_signaltap_0[m
[31m-set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[30] -to "monster:main|enc_err_counter:\\enc_err_counter_y:enc_err_counter_slave|cnt.bin[8]" -section_id auto_signaltap_1[m
[31m-set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[30] -to "monster:main|enc_err_counter:\\enc_err_counter_y:enc_err_counter_slave|cnt.bin_x[8]" -section_id auto_signaltap_0[m
[31m-set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[31] -to "monster:main|enc_err_counter:\\enc_err_counter_y:enc_err_counter_slave|cnt.bin[9]" -section_id auto_signaltap_1[m
[31m-set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[31] -to "monster:main|enc_err_counter:\\enc_err_counter_y:enc_err_counter_slave|cnt.bin_x[9]" -section_id auto_signaltap_0[m
[31m-set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[32] -to "monster:main|enc_err_counter:\\enc_err_counter_y:enc_err_counter_slave|cnt_aux.bin[0]" -section_id auto_signaltap_1[m
[31m-set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[32] -to "monster:main|enc_err_counter:\\enc_err_counter_y:enc_err_counter_slave|rst_counter_sys" -section_id auto_signaltap_0[m
[31m-set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[33] -to "monster:main|enc_err_counter:\\enc_err_counter_y:enc_err_counter_slave|cnt_aux.bin[10]" -section_id auto_signaltap_1[m
[31m-set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[33] -to "monster:main|enc_err_counter:\\enc_err_counter_y:enc_err_counter_slave|rst_counter_sys_aux" -section_id auto_signaltap_0[m
[31m-set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[34] -to "monster:main|enc_err_counter:\\enc_err_counter_y:enc_err_counter_slave|cnt_aux.bin[11]" -section_id auto_signaltap_1[m
[31m-set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[35] -to "monster:main|enc_err_counter:\\enc_err_counter_y:enc_err_counter_slave|cnt_aux.bin[12]" -section_id auto_signaltap_1[m
[31m-set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[36] -to "monster:main|enc_err_counter:\\enc_err_counter_y:enc_err_counter_slave|cnt_aux.bin[13]" -section_id auto_signaltap_1[m
[31m-set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[37] -to "monster:main|enc_err_counter:\\enc_err_counter_y:enc_err_counter_slave|cnt_aux.bin[14]" -section_id auto_signaltap_1[m
[31m-set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[38] -to "monster:main|enc_err_counter:\\enc_err_counter_y:enc_err_counter_slave|cnt_aux.bin[15]" -section_id auto_signaltap_1[m
[31m-set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[39] -to "monster:main|enc_err_counter:\\enc_err_counter_y:enc_err_counter_slave|cnt_aux.bin[16]" -section_id auto_signaltap_1[m
[31m-set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[3] -to "monster:main|enc_err_counter:\\enc_err_counter_y:enc_err_counter_slave|cnt.bin[12]" -section_id auto_signaltap_1[m
[31m-set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[3] -to "monster:main|enc_err_counter:\\enc_err_counter_y:enc_err_counter_slave|cnt.bin_x[12]" -section_id auto_signaltap_0[m
[31m-set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[40] -to "monster:main|enc_err_counter:\\enc_err_counter_y:enc_err_counter_slave|cnt_aux.bin[17]" -section_id auto_signaltap_1[m
[31m-set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[41] -to "monster:main|enc_err_counter:\\enc_err_counter_y:enc_err_counter_slave|cnt_aux.bin[18]" -section_id auto_signaltap_1[m
[31m-set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[42] -to "monster:main|enc_err_counter:\\enc_err_counter_y:enc_err_counter_slave|cnt_aux.bin[19]" -section_id auto_signaltap_1[m
[31m-set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[43] -to "monster:main|enc_err_counter:\\enc_err_counter_y:enc_err_counter_slave|cnt_aux.bin[1]" -section_id auto_signaltap_1[m
[31m-set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[44] -to "monster:main|enc_err_counter:\\enc_err_counter_y:enc_err_counter_slave|cnt_aux.bin[20]" -section_id auto_signaltap_1[m
[31m-set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[45] -to "monster:main|enc_err_counter:\\enc_err_counter_y:enc_err_counter_slave|cnt_aux.bin[21]" -section_id auto_signaltap_1[m
[31m-set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[46] -to "monster:main|enc_err_counter:\\enc_err_counter_y:enc_err_counter_slave|cnt_aux.bin[22]" -section_id auto_signaltap_1[m
[31m-set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[47] -to "monster:main|enc_err_counter:\\enc_err_counter_y:enc_err_counter_slave|cnt_aux.bin[23]" -section_id auto_signaltap_1[m
[31m-set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[48] -to "monster:main|enc_err_counter:\\enc_err_counter_y:enc_err_counter_slave|cnt_aux.bin[24]" -section_id auto_signaltap_1[m
[31m-set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[49] -to "monster:main|enc_err_counter:\\enc_err_counter_y:enc_err_counter_slave|cnt_aux.bin[25]" -section_id auto_signaltap_1[m
[31m-set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[4] -to "monster:main|enc_err_counter:\\enc_err_counter_y:enc_err_counter_slave|cnt.bin[13]" -section_id auto_signaltap_1[m
[31m-set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[4] -to "monster:main|enc_err_counter:\\enc_err_counter_y:enc_err_counter_slave|cnt.bin_x[13]" -section_id auto_signaltap_0[m
[31m-set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[50] -to "monster:main|enc_err_counter:\\enc_err_counter_y:enc_err_counter_slave|cnt_aux.bin[26]" -section_id auto_signaltap_1[m
[31m-set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[51] -to "monster:main|enc_err_counter:\\enc_err_counter_y:enc_err_counter_slave|cnt_aux.bin[27]" -section_id auto_signaltap_1[m
[31m-set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[52] -to "monster:main|enc_err_counter:\\enc_err_counter_y:enc_err_counter_slave|cnt_aux.bin[28]" -section_id auto_signaltap_1[m
[31m-set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[53] -to "monster:main|enc_err_counter:\\enc_err_counter_y:enc_err_counter_slave|cnt_aux.bin[29]" -section_id auto_signaltap_1[m
[31m-set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[54] -to "monster:main|enc_err_counter:\\enc_err_counter_y:enc_err_counter_slave|cnt_aux.bin[2]" -section_id auto_signaltap_1[m
[31m-set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[55] -to "monster:main|enc_err_counter:\\enc_err_counter_y:enc_err_counter_slave|cnt_aux.bin[30]" -section_id auto_signaltap_1[m
[31m-set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[56] -to "monster:main|enc_err_counter:\\enc_err_counter_y:enc_err_counter_slave|cnt_aux.bin[31]" -section_id auto_signaltap_1[m
[31m-set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[57] -to "monster:main|enc_err_counter:\\enc_err_counter_y:enc_err_counter_slave|cnt_aux.bin[3]" -section_id auto_signaltap_1[m
[31m-set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[58] -to "monster:main|enc_err_counter:\\enc_err_counter_y:enc_err_counter_slave|cnt_aux.bin[4]" -section_id auto_signaltap_1[m
[31m-set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[59] -to "monster:main|enc_err_counter:\\enc_err_counter_y:enc_err_counter_slave|cnt_aux.bin[5]" -section_id auto_signaltap_1[m
[31m-set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[5] -to "monster:main|enc_err_counter:\\enc_err_counter_y:enc_err_counter_slave|cnt.bin[14]" -section_id auto_signaltap_1[m
[31m-set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[5] -to "monster:main|enc_err_counter:\\enc_err_counter_y:enc_err_counter_slave|cnt.bin_x[14]" -section_id auto_signaltap_0[m
[31m-set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[60] -to "monster:main|enc_err_counter:\\enc_err_counter_y:enc_err_counter_slave|cnt_aux.bin[6]" -section_id auto_signaltap_1[m
[31m-set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[61] -to "monster:main|enc_err_counter:\\enc_err_counter_y:enc_err_counter_slave|cnt_aux.bin[7]" -section_id auto_signaltap_1[m
[31m-set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[62] -to "monster:main|enc_err_counter:\\enc_err_counter_y:enc_err_counter_slave|cnt_aux.bin[8]" -section_id auto_signaltap_1[m
[31m-set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[63] -to "monster:main|enc_err_counter:\\enc_err_counter_y:enc_err_counter_slave|cnt_aux.bin[9]" -section_id auto_signaltap_1[m
[31m-set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[64] -to "monster:main|enc_err_counter:\\enc_err_counter_y:enc_err_counter_slave|enc_err_aux_i" -section_id auto_signaltap_1[m
[31m-set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[65] -to "monster:main|enc_err_counter:\\enc_err_counter_y:enc_err_counter_slave|enc_err_i" -section_id auto_signaltap_1[m
[31m-set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[66] -to "monster:main|enc_err_counter:\\enc_err_counter_y:enc_err_counter_slave|overflow_reg[0]" -section_id auto_signaltap_1[m
[31m-set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[67] -to "monster:main|enc_err_counter:\\enc_err_counter_y:enc_err_counter_slave|overflow_reg[10]" -section_id auto_signaltap_1[m
[31m-set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[68] -to "monster:main|enc_err_counter:\\enc_err_counter_y:enc_err_counter_slave|overflow_reg[11]" -section_id auto_signaltap_1[m
[31m-set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[69] -to "monster:main|enc_err_counter:\\enc_err_counter_y:enc_err_counter_slave|overflow_reg[12]" -section_id auto_signaltap_1[m
[31m-set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[6] -to "monster:main|enc_err_counter:\\enc_err_counter_y:enc_err_counter_slave|cnt.bin[15]" -section_id auto_signaltap_1[m
[31m-set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[6] -to "monster:main|enc_err_counter:\\enc_err_counter_y:enc_err_counter_slave|cnt.bin_x[15]" -section_id auto_signaltap_0[m
[31m-set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[70] -to "monster:main|enc_err_counter:\\enc_err_counter_y:enc_err_counter_slave|overflow_reg[13]" -section_id auto_signaltap_1[m
[31m-set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[71] -to "monster:main|enc_err_counter:\\enc_err_counter_y:enc_err_counter_slave|overflow_reg[14]" -section_id auto_signaltap_1[m
[31m-set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[72] -to "monster:main|enc_err_counter:\\enc_err_counter_y:enc_err_counter_slave|overflow_reg[15]" -section_id auto_signaltap_1[m
[31m-set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[73] -to "monster:main|enc_err_counter:\\enc_err_counter_y:enc_err_counter_slave|overflow_reg[16]" -section_id auto_signaltap_1[m
[31m-set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[74] -to "monster:main|enc_err_counter:\\enc_err_counter_y:enc_err_counter_slave|overflow_reg[17]" -section_id auto_signaltap_1[m
[31m-set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[75] -to "monster:main|enc_err_counter:\\enc_err_counter_y:enc_err_counter_slave|overflow_reg[18]" -section_id auto_signaltap_1[m
[31m-set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[76] -to "monster:main|enc_err_counter:\\enc_err_counter_y:enc_err_counter_slave|overflow_reg[19]" -section_id auto_signaltap_1[m
[31m-set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[77] -to "monster:main|enc_err_counter:\\enc_err_counter_y:enc_err_counter_slave|overflow_reg[1]" -section_id auto_signaltap_1[m
[31m-set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[78] -to "monster:main|enc_err_counter:\\enc_err_counter_y:enc_err_counter_slave|overflow_reg[20]" -section_id auto_signaltap_1[m
[31m-set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[79] -to "monster:main|enc_err_counter:\\enc_err_counter_y:enc_err_counter_slave|overflow_reg[21]" -section_id auto_signaltap_1[m
[31m-set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[7] -to "monster:main|enc_err_counter:\\enc_err_counter_y:enc_err_counter_slave|cnt.bin[16]" -section_id auto_signaltap_1[m
[31m-set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[7] -to "monster:main|enc_err_counter:\\enc_err_counter_y:enc_err_counter_slave|cnt.bin_x[16]" -section_id auto_signaltap_0[m
[31m-set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[80] -to "monster:main|enc_err_counter:\\enc_err_counter_y:enc_err_counter_slave|overflow_reg[22]" -section_id auto_signaltap_1[m
[31m-set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[81] -to "monster:main|enc_err_counter:\\enc_err_counter_y:enc_err_counter_slave|overflow_reg[23]" -section_id auto_signaltap_1[m
[31m-set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[82] -to "monster:main|enc_err_counter:\\enc_err_counter_y:enc_err_counter_slave|overflow_reg[24]" -section_id auto_signaltap_1[m
[31m-set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[83] -to "monster:main|enc_err_counter:\\enc_err_counter_y:enc_err_counter_slave|overflow_reg[25]" -section_id auto_signaltap_1[m
[31m-set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[84] -to "monster:main|enc_err_counter:\\enc_err_counter_y:enc_err_counter_slave|overflow_reg[26]" -section_id auto_signaltap_1[m
[31m-set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[85] -to "monster:main|enc_err_counter:\\enc_err_counter_y:enc_err_counter_slave|overflow_reg[27]" -section_id auto_signaltap_1[m
[31m-set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[86] -to "monster:main|enc_err_counter:\\enc_err_counter_y:enc_err_counter_slave|overflow_reg[28]" -section_id auto_signaltap_1[m
[31m-set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[87] -to "monster:main|enc_err_counter:\\enc_err_counter_y:enc_err_counter_slave|overflow_reg[29]" -section_id auto_signaltap_1[m
[31m-set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[88] -to "monster:main|enc_err_counter:\\enc_err_counter_y:enc_err_counter_slave|overflow_reg[2]" -section_id auto_signaltap_1[m
[31m-set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[89] -to "monster:main|enc_err_counter:\\enc_err_counter_y:enc_err_counter_slave|overflow_reg[30]" -section_id auto_signaltap_1[m
[31m-set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[8] -to "monster:main|enc_err_counter:\\enc_err_counter_y:enc_err_counter_slave|cnt.bin[17]" -section_id auto_signaltap_1[m
[31m-set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[8] -to "monster:main|enc_err_counter:\\enc_err_counter_y:enc_err_counter_slave|cnt.bin_x[17]" -section_id auto_signaltap_0[m
[31m-set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[90] -to "monster:main|enc_err_counter:\\enc_err_counter_y:enc_err_counter_slave|overflow_reg[31]" -section_id auto_signaltap_1[m
[31m-set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[91] -to "monster:main|enc_err_counter:\\enc_err_counter_y:enc_err_counter_slave|overflow_reg[3]" -section_id auto_signaltap_1[m
[31m-set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[92] -to "monster:main|enc_err_counter:\\enc_err_counter_y:enc_err_counter_slave|overflow_reg[4]" -section_id auto_signaltap_1[m
[31m-set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[93] -to "monster:main|enc_err_counter:\\enc_err_counter_y:enc_err_counter_slave|overflow_reg[5]" -section_id auto_signaltap_1[m
[31m-set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[94] -to "monster:main|enc_err_counter:\\enc_err_counter_y:enc_err_counter_slave|overflow_reg[6]" -section_id auto_signaltap_1[m
[31m-set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[95] -to "monster:main|enc_err_counter:\\enc_err_counter_y:enc_err_counter_slave|overflow_reg[7]" -section_id auto_signaltap_1[m
[31m-set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[96] -to "monster:main|enc_err_counter:\\enc_err_counter_y:enc_err_counter_slave|overflow_reg[8]" -section_id auto_signaltap_1[m
[31m-set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[97] -to "monster:main|enc_err_counter:\\enc_err_counter_y:enc_err_counter_slave|overflow_reg[9]" -section_id auto_signaltap_1[m
[31m-set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[98] -to "monster:main|enc_err_counter:\\enc_err_counter_y:enc_err_counter_slave|overflow_reg_aux[0]" -section_id auto_signaltap_1[m
[31m-set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[99] -to "monster:main|enc_err_counter:\\enc_err_counter_y:enc_err_counter_slave|overflow_reg_aux[10]" -section_id auto_signaltap_1[m
[31m-set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[9] -to "monster:main|enc_err_counter:\\enc_err_counter_y:enc_err_counter_slave|cnt.bin[18]" -section_id auto_signaltap_1[m
[31m-set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[9] -to "monster:main|enc_err_counter:\\enc_err_counter_y:enc_err_counter_slave|cnt.bin_x[18]" -section_id auto_signaltap_0[m
[31m-set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[0] -to "monster:main|enc_err_counter:\\enc_err_counter_y:enc_err_counter_slave|rst_counter_ref" -section_id auto_signaltap_1[m
[31m-set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[0] -to "monster:main|enc_err_counter:\\enc_err_counter_y:enc_err_counter_slave|rst_counter_sys" -section_id auto_signaltap_0[m
[31m-set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[1] -to "monster:main|enc_err_counter:\\enc_err_counter_y:enc_err_counter_slave|rst_counter_ref_aux" -section_id auto_signaltap_1[m
[31m-set_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[1] -to "monster:main|enc_err_counter:\\enc_err_counter_y:enc_err_counter_slave|rst_counter_sys_aux" -section_id auto_signaltap_0[m
 set_instance_assignment -name FAST_INPUT_REGISTER ON -to ctl[m
 set_instance_assignment -name FAST_INPUT_REGISTER ON -to fd[m
 set_instance_assignment -name FAST_INPUT_REGISTER ON -to pa[m
[36m@@ -1251,70 +1026,6 @@[m [mset_instance_assignment -name MAX_FANOUT 64 -to "monster:main|eca_tlu:ecatlu"[m
 set_instance_assignment -name MAX_FANOUT 64 -to "monster:main|eca_wb_event:ecawb"[m
 set_instance_assignment -name MAX_FANOUT 64 -to "monster:main|ftm_lm32_cluster:lm32*"[m
 set_instance_assignment -name MAX_FANOUT 64 -to "monster:main|wr_eca:eca"[m
[31m-set_instance_assignment -name POST_FIT_CONNECT_TO_SLD_NODE_ENTITY_PORT crc[0] -to auto_signaltap_0|gnd -section_id auto_signaltap_0[m
[31m-set_instance_assignment -name POST_FIT_CONNECT_TO_SLD_NODE_ENTITY_PORT crc[0] -to auto_signaltap_1|vcc -section_id auto_signaltap_1[m
[31m-set_instance_assignment -name POST_FIT_CONNECT_TO_SLD_NODE_ENTITY_PORT crc[10] -to auto_signaltap_0|gnd -section_id auto_signaltap_0[m
[31m-set_instance_assignment -name POST_FIT_CONNECT_TO_SLD_NODE_ENTITY_PORT crc[10] -to auto_signaltap_1|vcc -section_id auto_signaltap_1[m
[31m-set_instance_assignment -name POST_FIT_CONNECT_TO_SLD_NODE_ENTITY_PORT crc[11] -to auto_signaltap_0|gnd -section_id auto_signaltap_0[m
[31m-set_instance_assignment -name POST_FIT_CONNECT_TO_SLD_NODE_ENTITY_PORT crc[11] -to auto_signaltap_1|vcc -section_id auto_signaltap_1[m
[31m-set_instance_assignment -name POST_FIT_CONNECT_TO_SLD_NODE_ENTITY_PORT crc[12] -to auto_signaltap_0|gnd -section_id auto_signaltap_0[m
[31m-set_instance_assignment -name POST_FIT_CONNECT_TO_SLD_NODE_ENTITY_PORT crc[12] -to auto_signaltap_1|gnd -section_id auto_signaltap_1[m
[31m-set_instance_assignment -name POST_FIT_CONNECT_TO_SLD_NODE_ENTITY_PORT crc[13] -to auto_signaltap_0|gnd -section_id auto_signaltap_0[m
[31m-set_instance_assignment -name POST_FIT_CONNECT_TO_SLD_NODE_ENTITY_PORT crc[13] -to auto_signaltap_1|vcc -section_id auto_signaltap_1[m
[31m-set_instance_assignment -name POST_FIT_CONNECT_TO_SLD_NODE_ENTITY_PORT crc[14] -to auto_signaltap_0|gnd -section_id auto_signaltap_0[m
[31m-set_instance_assignment -name POST_FIT_CONNECT_TO_SLD_NODE_ENTITY_PORT crc[14] -to auto_signaltap_1|gnd -section_id auto_signaltap_1[m
[31m-set_instance_assignment -name POST_FIT_CONNECT_TO_SLD_NODE_ENTITY_PORT crc[15] -to auto_signaltap_0|gnd -section_id auto_signaltap_0[m
[31m-set_instance_assignment -name POST_FIT_CONNECT_TO_SLD_NODE_ENTITY_PORT crc[15] -to auto_signaltap_1|gnd -section_id auto_signaltap_1[m
[31m-set_instance_assignment -name POST_FIT_CONNECT_TO_SLD_NODE_ENTITY_PORT crc[16] -to auto_signaltap_0|vcc -section_id auto_signaltap_0[m
[31m-set_instance_assignment -name POST_FIT_CONNECT_TO_SLD_NODE_ENTITY_PORT crc[16] -to auto_signaltap_1|vcc -section_id auto_signaltap_1[m
[31m-set_instance_assignment -name POST_FIT_CONNECT_TO_SLD_NODE_ENTITY_PORT crc[17] -to auto_signaltap_0|vcc -section_id auto_signaltap_0[m
[31m-set_instance_assignment -name POST_FIT_CONNECT_TO_SLD_NODE_ENTITY_PORT crc[17] -to auto_signaltap_1|gnd -section_id auto_signaltap_1[m
[31m-set_instance_assignment -name POST_FIT_CONNECT_TO_SLD_NODE_ENTITY_PORT crc[18] -to auto_signaltap_0|vcc -section_id auto_signaltap_0[m
[31m-set_instance_assignment -name POST_FIT_CONNECT_TO_SLD_NODE_ENTITY_PORT crc[18] -to auto_signaltap_1|gnd -section_id auto_signaltap_1[m
[31m-set_instance_assignment -name POST_FIT_CONNECT_TO_SLD_NODE_ENTITY_PORT crc[19] -to auto_signaltap_0|gnd -section_id auto_signaltap_0[m
[31m-set_instance_assignment -name POST_FIT_CONNECT_TO_SLD_NODE_ENTITY_PORT crc[19] -to auto_signaltap_1|gnd -section_id auto_signaltap_1[m
[31m-set_instance_assignment -name POST_FIT_CONNECT_TO_SLD_NODE_ENTITY_PORT crc[1] -to auto_signaltap_0|vcc -section_id auto_signaltap_0[m
[31m-set_instance_assignment -name POST_FIT_CONNECT_TO_SLD_NODE_ENTITY_PORT crc[1] -to auto_signaltap_1|vcc -section_id auto_signaltap_1[m
[31m-set_instance_assignment -name POST_FIT_CONNECT_TO_SLD_NODE_ENTITY_PORT crc[20] -to auto_signaltap_0|vcc -section_id auto_signaltap_0[m
[31m-set_instance_assignment -name POST_FIT_CONNECT_TO_SLD_NODE_ENTITY_PORT crc[20] -to auto_signaltap_1|gnd -section_id auto_signaltap_1[m
[31m-set_instance_assignment -name POST_FIT_CONNECT_TO_SLD_NODE_ENTITY_PORT crc[21] -to auto_signaltap_0|vcc -section_id auto_signaltap_0[m
[31m-set_instance_assignment -name POST_FIT_CONNECT_TO_SLD_NODE_ENTITY_PORT crc[21] -to auto_signaltap_1|vcc -section_id auto_signaltap_1[m
[31m-set_instance_assignment -name POST_FIT_CONNECT_TO_SLD_NODE_ENTITY_PORT crc[22] -to auto_signaltap_0|vcc -section_id auto_signaltap_0[m
[31m-set_instance_assignment -name POST_FIT_CONNECT_TO_SLD_NODE_ENTITY_PORT crc[22] -to auto_signaltap_1|gnd -section_id auto_signaltap_1[m
[31m-set_instance_assignment -name POST_FIT_CONNECT_TO_SLD_NODE_ENTITY_PORT crc[23] -to auto_signaltap_0|vcc -section_id auto_signaltap_0[m
[31m-set_instance_assignment -name POST_FIT_CONNECT_TO_SLD_NODE_ENTITY_PORT crc[23] -to auto_signaltap_1|vcc -section_id auto_signaltap_1[m
[31m-set_instance_assignment -name POST_FIT_CONNECT_TO_SLD_NODE_ENTITY_PORT crc[24] -to auto_signaltap_0|gnd -section_id auto_signaltap_0[m
[31m-set_instance_assignment -name POST_FIT_CONNECT_TO_SLD_NODE_ENTITY_PORT crc[24] -to auto_signaltap_1|gnd -section_id auto_signaltap_1[m
[31m-set_instance_assignment -name POST_FIT_CONNECT_TO_SLD_NODE_ENTITY_PORT crc[25] -to auto_signaltap_0|gnd -section_id auto_signaltap_0[m
[31m-set_instance_assignment -name POST_FIT_CONNECT_TO_SLD_NODE_ENTITY_PORT crc[25] -to auto_signaltap_1|vcc -section_id auto_signaltap_1[m
[31m-set_instance_assignment -name POST_FIT_CONNECT_TO_SLD_NODE_ENTITY_PORT crc[26] -to auto_signaltap_0|gnd -section_id auto_signaltap_0[m
[31m-set_instance_assignment -name POST_FIT_CONNECT_TO_SLD_NODE_ENTITY_PORT crc[26] -to auto_signaltap_1|gnd -section_id auto_signaltap_1[m
[31m-set_instance_assignment -name POST_FIT_CONNECT_TO_SLD_NODE_ENTITY_PORT crc[27] -to auto_signaltap_0|gnd -section_id auto_signaltap_0[m
[31m-set_instance_assignment -name POST_FIT_CONNECT_TO_SLD_NODE_ENTITY_PORT crc[27] -to auto_signaltap_1|vcc -section_id auto_signaltap_1[m
[31m-set_instance_assignment -name POST_FIT_CONNECT_TO_SLD_NODE_ENTITY_PORT crc[28] -to auto_signaltap_0|vcc -section_id auto_signaltap_0[m
[31m-set_instance_assignment -name POST_FIT_CONNECT_TO_SLD_NODE_ENTITY_PORT crc[28] -to auto_signaltap_1|vcc -section_id auto_signaltap_1[m
[31m-set_instance_assignment -name POST_FIT_CONNECT_TO_SLD_NODE_ENTITY_PORT crc[29] -to auto_signaltap_0|vcc -section_id auto_signaltap_0[m
[31m-set_instance_assignment -name POST_FIT_CONNECT_TO_SLD_NODE_ENTITY_PORT crc[29] -to auto_signaltap_1|gnd -section_id auto_signaltap_1[m
[31m-set_instance_assignment -name POST_FIT_CONNECT_TO_SLD_NODE_ENTITY_PORT crc[2] -to auto_signaltap_0|gnd -section_id auto_signaltap_0[m
[31m-set_instance_assignment -name POST_FIT_CONNECT_TO_SLD_NODE_ENTITY_PORT crc[2] -to auto_signaltap_1|vcc -section_id auto_signaltap_1[m
[31m-set_instance_assignment -name POST_FIT_CONNECT_TO_SLD_NODE_ENTITY_PORT crc[30] -to auto_signaltap_0|vcc -section_id auto_signaltap_0[m
[31m-set_instance_assignment -name POST_FIT_CONNECT_TO_SLD_NODE_ENTITY_PORT crc[30] -to auto_signaltap_1|gnd -section_id auto_signaltap_1[m
[31m-set_instance_assignment -name POST_FIT_CONNECT_TO_SLD_NODE_ENTITY_PORT crc[31] -to auto_signaltap_0|vcc -section_id auto_signaltap_0[m
[31m-set_instance_assignment -name POST_FIT_CONNECT_TO_SLD_NODE_ENTITY_PORT crc[31] -to auto_signaltap_1|gnd -section_id auto_signaltap_1[m
[31m-set_instance_assignment -name POST_FIT_CONNECT_TO_SLD_NODE_ENTITY_PORT crc[3] -to auto_signaltap_0|vcc -section_id auto_signaltap_0[m
[31m-set_instance_assignment -name POST_FIT_CONNECT_TO_SLD_NODE_ENTITY_PORT crc[3] -to auto_signaltap_1|gnd -section_id auto_signaltap_1[m
[31m-set_instance_assignment -name POST_FIT_CONNECT_TO_SLD_NODE_ENTITY_PORT crc[4] -to auto_signaltap_0|gnd -section_id auto_signaltap_0[m
[31m-set_instance_assignment -name POST_FIT_CONNECT_TO_SLD_NODE_ENTITY_PORT crc[4] -to auto_signaltap_1|gnd -section_id auto_signaltap_1[m
[31m-set_instance_assignment -name POST_FIT_CONNECT_TO_SLD_NODE_ENTITY_PORT crc[5] -to auto_signaltap_0|gnd -section_id auto_signaltap_0[m
[31m-set_instance_assignment -name POST_FIT_CONNECT_TO_SLD_NODE_ENTITY_PORT crc[5] -to auto_signaltap_1|gnd -section_id auto_signaltap_1[m
[31m-set_instance_assignment -name POST_FIT_CONNECT_TO_SLD_NODE_ENTITY_PORT crc[6] -to auto_signaltap_0|vcc -section_id auto_signaltap_0[m
[31m-set_instance_assignment -name POST_FIT_CONNECT_TO_SLD_NODE_ENTITY_PORT crc[6] -to auto_signaltap_1|vcc -section_id auto_signaltap_1[m
[31m-set_instance_assignment -name POST_FIT_CONNECT_TO_SLD_NODE_ENTITY_PORT crc[7] -to auto_signaltap_0|vcc -section_id auto_signaltap_0[m
[31m-set_instance_assignment -name POST_FIT_CONNECT_TO_SLD_NODE_ENTITY_PORT crc[7] -to auto_signaltap_1|gnd -section_id auto_signaltap_1[m
[31m-set_instance_assignment -name POST_FIT_CONNECT_TO_SLD_NODE_ENTITY_PORT crc[8] -to auto_signaltap_0|vcc -section_id auto_signaltap_0[m
[31m-set_instance_assignment -name POST_FIT_CONNECT_TO_SLD_NODE_ENTITY_PORT crc[8] -to auto_signaltap_1|gnd -section_id auto_signaltap_1[m
[31m-set_instance_assignment -name POST_FIT_CONNECT_TO_SLD_NODE_ENTITY_PORT crc[9] -to auto_signaltap_0|vcc -section_id auto_signaltap_0[m
[31m-set_instance_assignment -name POST_FIT_CONNECT_TO_SLD_NODE_ENTITY_PORT crc[9] -to auto_signaltap_1|gnd -section_id auto_signaltap_1[m
 set_location_assignment FRACTIONALPLL_X0_Y18_N0 -to "monster:main|dmtd_pll5:\\dmtd_a5:dmtd_inst|dmtd_pll5_0002:dmtd_pll5_inst|altera_pll:altera_pll_i|general[0].gpll~FRACTIONAL_PLL"[m
 set_location_assignment FRACTIONALPLL_X0_Y60_N0 -to "monster:main|sys_pll5:\\sys_a5:sys_inst|sys_pll5_0002:sys_pll5_inst|altera_pll:altera_pll_i|general[0].gpll~FRACTIONAL_PLL"[m
 set_location_assignment FRACTIONALPLL_X43_Y65_N0 -to "monster:main|ref_pll5:\\ref_a5:ref_inst|ref_pll5_0002:ref_pll5_inst|altera_pll:altera_pll_i|altera_arriav_pll:arriav_pll|altera_arriav_pll_base:fpll_0|cntnen"[m
[36m@@ -1556,5 +1267,487 @@[m [mset_location_assignment PLLOUTPUTCOUNTER_X43_Y61_N1 -to "monster:main|ref_pll5:\[m
 set_location_assignment PLLOUTPUTCOUNTER_X43_Y62_N1 -to "monster:main|ref_pll5:\\ref_a5:ref_inst|ref_pll5_0002:ref_pll5_inst|altera_pll:altera_pll_i|altera_arriav_pll:arriav_pll|cascade_wire[1]"[m
 set_location_assignment PLLOUTPUTCOUNTER_X43_Y63_N1 -to "monster:main|ref_pll5:\\ref_a5:ref_inst|ref_pll5_0002:ref_pll5_inst|altera_pll:altera_pll_i|altera_arriav_pll:arriav_pll|cascade_wire[0]"[m
 [m
[31m-set_instance_assignment -name PARTITION_HIERARCHY root_partition -to | -section_id Top[m
[31m-set_global_assignment -name SLD_FILE db/enc_err_counter_stp_auto_stripped.stp[m
\ No newline at end of file[m
[32m+[m[32mset_global_assignment -name SLD_NODE_CREATOR_ID 110 -section_id system_clock[m
[32m+[m[32mset_global_assignment -name SLD_NODE_ENTITY_NAME sld_signaltap -section_id system_clock[m
[32m+[m[32mset_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_clk -to "monster:main|enc_err_counter:\\enc_err_counter_y:enc_err_counter_slave|clk_sys_i" -section_id system_clock[m
[32m+[m[32mset_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[0] -to "monster:main|enc_err_counter:\\enc_err_counter_y:enc_err_counter_slave|rst_counter_sys" -section_id system_clock[m
[32m+[m[32mset_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[1] -to "monster:main|enc_err_counter:\\enc_err_counter_y:enc_err_counter_slave|rst_counter_sys_aux" -section_id system_clock[m
[32m+[m[32mset_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[2] -to "monster:main|enc_err_counter:\\enc_err_counter_y:enc_err_counter_slave|slave_i.adr[0]" -section_id system_clock[m
[32m+[m[32mset_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[3] -to "monster:main|enc_err_counter:\\enc_err_counter_y:enc_err_counter_slave|slave_i.adr[10]" -section_id system_clock[m
[32m+[m[32mset_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[4] -to "monster:main|enc_err_counter:\\enc_err_counter_y:enc_err_counter_slave|slave_i.adr[11]" -section_id system_clock[m
[32m+[m[32mset_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[5] -to "monster:main|enc_err_counter:\\enc_err_counter_y:enc_err_counter_slave|slave_i.adr[12]" -section_id system_clock[m
[32m+[m[32mset_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[6] -to "monster:main|enc_err_counter:\\enc_err_counter_y:enc_err_counter_slave|slave_i.adr[13]" -section_id system_clock[m
[32m+[m[32mset_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[7] -to "monster:main|enc_err_counter:\\enc_err_counter_y:enc_err_counter_slave|slave_i.adr[14]" -section_id system_clock[m
[32m+[m[32mset_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[8] -to "monster:main|enc_err_counter:\\enc_err_counter_y:enc_err_counter_slave|slave_i.adr[15]" -section_id system_clock[m
[32m+[m[32mset_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[9] -to "monster:main|enc_err_counter:\\enc_err_counter_y:enc_err_counter_slave|slave_i.adr[16]" -section_id system_clock[m
[32m+[m[32mset_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[10] -to "monster:main|enc_err_counter:\\enc_err_counter_y:enc_err_counter_slave|slave_i.adr[17]" -section_id system_clock[m
[32m+[m[32mset_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[11] -to "monster:main|enc_err_counter:\\enc_err_counter_y:enc_err_counter_slave|slave_i.adr[18]" -section_id system_clock[m
[32m+[m[32mset_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[12] -to "monster:main|enc_err_counter:\\enc_err_counter_y:enc_err_counter_slave|slave_i.adr[19]" -section_id system_clock[m
[32m+[m[32mset_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[13] -to "monster:main|enc_err_counter:\\enc_err_counter_y:enc_err_counter_slave|slave_i.adr[1]" -section_id system_clock[m
[32m+[m[32mset_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[14] -to "monster:main|enc_err_counter:\\enc_err_counter_y:enc_err_counter_slave|slave_i.adr[20]" -section_id system_clock[m
[32m+[m[32mset_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[15] -to "monster:main|enc_err_counter:\\enc_err_counter_y:enc_err_counter_slave|slave_i.adr[21]" -section_id system_clock[m
[32m+[m[32mset_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[16] -to "monster:main|enc_err_counter:\\enc_err_counter_y:enc_err_counter_slave|slave_i.adr[22]" -section_id system_clock[m
[32m+[m[32mset_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[17] -to "monster:main|enc_err_counter:\\enc_err_counter_y:enc_err_counter_slave|slave_i.adr[23]" -section_id system_clock[m
[32m+[m[32mset_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[18] -to "monster:main|enc_err_counter:\\enc_err_counter_y:enc_err_counter_slave|slave_i.adr[24]" -section_id system_clock[m
[32m+[m[32mset_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[19] -to "monster:main|enc_err_counter:\\enc_err_counter_y:enc_err_counter_slave|slave_i.adr[25]" -section_id system_clock[m
[32m+[m[32mset_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[20] -to "monster:main|enc_err_counter:\\enc_err_counter_y:enc_err_counter_slave|slave_i.adr[26]" -section_id system_clock[m
[32m+[m[32mset_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[21] -to "monster:main|enc_err_counter:\\enc_err_counter_y:enc_err_counter_slave|slave_i.adr[27]" -section_id system_clock[m
[32m+[m[32mset_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[22] -to "monster:main|enc_err_counter:\\enc_err_counter_y:enc_err_counter_slave|slave_i.adr[28]" -section_id system_clock[m
[32m+[m[32mset_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[23] -to "monster:main|enc_err_counter:\\enc_err_counter_y:enc_err_counter_slave|slave_i.adr[29]" -section_id system_clock[m
[32m+[m[32mset_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[24] -to "monster:main|enc_err_counter:\\enc_err_counter_y:enc_err_counter_slave|slave_i.adr[2]" -section_id system_clock[m
[32m+[m[32mset_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[25] -to "monster:main|enc_err_counter:\\enc_err_counter_y:enc_err_counter_slave|slave_i.adr[30]" -section_id system_clock[m
[32m+[m[32mset_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[26] -to "monster:main|enc_err_counter:\\enc_err_counter_y:enc_err_counter_slave|slave_i.adr[31]" -section_id system_clock[m
[32m+[m[32mset_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[27] -to "monster:main|enc_err_counter:\\enc_err_counter_y:enc_err_counter_slave|slave_i.adr[3]" -section_id system_clock[m
[32m+[m[32mset_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[28] -to "monster:main|enc_err_counter:\\enc_err_counter_y:enc_err_counter_slave|slave_i.adr[4]" -section_id system_clock[m
[32m+[m[32mset_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[29] -to "monster:main|enc_err_counter:\\enc_err_counter_y:enc_err_counter_slave|slave_i.adr[5]" -section_id system_clock[m
[32m+[m[32mset_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[30] -to "monster:main|enc_err_counter:\\enc_err_counter_y:enc_err_counter_slave|slave_i.adr[6]" -section_id system_clock[m
[32m+[m[32mset_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[31] -to "monster:main|enc_err_counter:\\enc_err_counter_y:enc_err_counter_slave|slave_i.adr[7]" -section_id system_clock[m
[32m+[m[32mset_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[32] -to "monster:main|enc_err_counter:\\enc_err_counter_y:enc_err_counter_slave|slave_i.adr[8]" -section_id system_clock[m
[32m+[m[32mset_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[33] -to "monster:main|enc_err_counter:\\enc_err_counter_y:enc_err_counter_slave|slave_i.adr[9]" -section_id system_clock[m
[32m+[m[32mset_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[34] -to "monster:main|enc_err_counter:\\enc_err_counter_y:enc_err_counter_slave|slave_i.dat[0]" -section_id system_clock[m
[32m+[m[32mset_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[35] -to "monster:main|enc_err_counter:\\enc_err_counter_y:enc_err_counter_slave|slave_i.dat[10]" -section_id system_clock[m
[32m+[m[32mset_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[36] -to "monster:main|enc_err_counter:\\enc_err_counter_y:enc_err_counter_slave|slave_i.dat[11]" -section_id system_clock[m
[32m+[m[32mset_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[37] -to "monster:main|enc_err_counter:\\enc_err_counter_y:enc_err_counter_slave|slave_i.dat[12]" -section_id system_clock[m
[32m+[m[32mset_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[38] -to "monster:main|enc_err_counter:\\enc_err_counter_y:enc_err_counter_slave|slave_i.dat[13]" -section_id system_clock[m
[32m+[m[32mset_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[39] -to "monster:main|enc_err_counter:\\enc_err_counter_y:enc_err_counter_slave|slave_i.dat[14]" -section_id system_clock[m
[32m+[m[32mset_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[40] -to "monster:main|enc_err_counter:\\enc_err_counter_y:enc_err_counter_slave|slave_i.dat[15]" -section_id system_clock[m
[32m+[m[32mset_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[41] -to "monster:main|enc_err_counter:\\enc_err_counter_y:enc_err_counter_slave|slave_i.dat[16]" -section_id system_clock[m
[32m+[m[32mset_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[42] -to "monster:main|enc_err_counter:\\enc_err_counter_y:enc_err_counter_slave|slave_i.dat[17]" -section_id system_clock[m
[32m+[m[32mset_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[43] -to "monster:main|enc_err_counter:\\enc_err_counter_y:enc_err_counter_slave|slave_i.dat[18]" -section_id system_clock[m
[32m+[m[32mset_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[44] -to "monster:main|enc_err_counter:\\enc_err_counter_y:enc_err_counter_slave|slave_i.dat[19]" -section_id system_clock[m
[32m+[m[32mset_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[45] -to "monster:main|enc_err_counter:\\enc_err_counter_y:enc_err_counter_slave|slave_i.dat[1]" -section_id system_clock[m
[32m+[m[32mset_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[46] -to "monster:main|enc_err_counter:\\enc_err_counter_y:enc_err_counter_slave|slave_i.dat[20]" -section_id system_clock[m
[32m+[m[32mset_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[47] -to "monster:main|enc_err_counter:\\enc_err_counter_y:enc_err_counter_slave|slave_i.dat[21]" -section_id system_clock[m
[32m+[m[32mset_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[48] -to "monster:main|enc_err_counter:\\enc_err_counter_y:enc_err_counter_slave|slave_i.dat[22]" -section_id system_clock[m
[32m+[m[32mset_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[49] -to "monster:main|enc_err_counter:\\enc_err_counter_y:enc_err_counter_slave|slave_i.dat[23]" -section_id system_clock[m
[32m+[m[32mset_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[50] -to "monster:main|enc_err_counter:\\enc_err_counter_y:enc_err_counter_slave|slave_i.dat[24]" -section_id system_clock[m
[32m+[m[32mset_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[51] -to "monster:main|enc_err_counter:\\enc_err_counter_y:enc_err_counter_slave|slave_i.dat[25]" -section_id system_clock[m
[32m+[m[32mset_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[52] -to "monster:main|enc_err_counter:\\enc_err_counter_y:enc_err_counter_slave|slave_i.dat[26]" -section_id system_clock[m
[32m+[m[32mset_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[53] -to "monster:main|enc_err_counter:\\enc_err_counter_y:enc_err_counter_slave|slave_i.dat[27]" -section_id system_clock[m
[32m+[m[32mset_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[54] -to "monster:main|enc_err_counter:\\enc_err_counter_y:enc_err_counter_slave|slave_i.dat[28]" -section_id system_clock[m
[32m+[m[32mset_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[55] -to "monster:main|enc_err_counter:\\enc_err_counter_y:enc_err_counter_slave|slave_i.dat[29]" -section_id system_clock[m
[32m+[m[32mset_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[56] -to "monster:main|enc_err_counter:\\enc_err_counter_y:enc_err_counter_slave|slave_i.dat[2]" -section_id system_clock[m
[32m+[m[32mset_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[57] -to "monster:main|enc_err_counter:\\enc_err_counter_y:enc_err_counter_slave|slave_i.dat[30]" -section_id system_clock[m
[32m+[m[32mset_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[58] -to "monster:main|enc_err_counter:\\enc_err_counter_y:enc_err_counter_slave|slave_i.dat[31]" -section_id system_clock[m
[32m+[m[32mset_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[59] -to "monster:main|enc_err_counter:\\enc_err_counter_y:enc_err_counter_slave|slave_i.dat[3]" -section_id system_clock[m
[32m+[m[32mset_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[60] -to "monster:main|enc_err_counter:\\enc_err_counter_y:enc_err_counter_slave|slave_i.dat[4]" -section_id system_clock[m
[32m+[m[32mset_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[61] -to "monster:main|enc_err_counter:\\enc_err_counter_y:enc_err_counter_slave|slave_i.dat[5]" -section_id system_clock[m
[32m+[m[32mset_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[62] -to "monster:main|enc_err_counter:\\enc_err_counter_y:enc_err_counter_slave|slave_i.dat[6]" -section_id system_clock[m
[32m+[m[32mset_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[63] -to "monster:main|enc_err_counter:\\enc_err_counter_y:enc_err_counter_slave|slave_i.dat[7]" -section_id system_clock[m
[32m+[m[32mset_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[64] -to "monster:main|enc_err_counter:\\enc_err_counter_y:enc_err_counter_slave|slave_i.dat[8]" -section_id system_clock[m
[32m+[m[32mset_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[65] -to "monster:main|enc_err_counter:\\enc_err_counter_y:enc_err_counter_slave|slave_i.dat[9]" -section_id system_clock[m
[32m+[m[32mset_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[66] -to "monster:main|enc_err_counter:\\enc_err_counter_y:enc_err_counter_slave|slave_o.dat[0]" -section_id system_clock[m
[32m+[m[32mset_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[67] -to "monster:main|enc_err_counter:\\enc_err_counter_y:enc_err_counter_slave|slave_o.dat[10]" -section_id system_clock[m
[32m+[m[32mset_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[68] -to "monster:main|enc_err_counter:\\enc_err_counter_y:enc_err_counter_slave|slave_o.dat[11]" -section_id system_clock[m
[32m+[m[32mset_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[69] -to "monster:main|enc_err_counter:\\enc_err_counter_y:enc_err_counter_slave|slave_o.dat[12]" -section_id system_clock[m
[32m+[m[32mset_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[70] -to "monster:main|enc_err_counter:\\enc_err_counter_y:enc_err_counter_slave|slave_o.dat[13]" -section_id system_clock[m
[32m+[m[32mset_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[71] -to "monster:main|enc_err_counter:\\enc_err_counter_y:enc_err_counter_slave|slave_o.dat[14]" -section_id system_clock[m
[32m+[m[32mset_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[72] -to "monster:main|enc_err_counter:\\enc_err_counter_y:enc_err_counter_slave|slave_o.dat[15]" -section_id system_clock[m
[32m+[m[32mset_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[73] -to "monster:main|enc_err_counter:\\enc_err_counter_y:enc_err_counter_slave|slave_o.dat[16]" -section_id system_clock[m
[32m+[m[32mset_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[74] -to "monster:main|enc_err_counter:\\enc_err_counter_y:enc_err_counter_slave|slave_o.dat[17]" -section_id system_clock[m
[32m+[m[32mset_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[75] -to "monster:main|enc_err_counter:\\enc_err_counter_y:enc_err_counter_slave|slave_o.dat[18]" -section_id system_clock[m
[32m+[m[32mset_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[76] -to "monster:main|enc_err_counter:\\enc_err_counter_y:enc_err_counter_slave|slave_o.dat[19]" -section_id system_clock[m
[32m+[m[32mset_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[77] -to "monster:main|enc_err_counter:\\enc_err_counter_y:enc_err_counter_slave|slave_o.dat[1]" -section_id system_clock[m
[32m+[m[32mset_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[78] -to "monster:main|enc_err_counter:\\enc_err_counter_y:enc_err_counter_slave|slave_o.dat[20]" -section_id system_clock[m
[32m+[m[32mset_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[79] -to "monster:main|enc_err_counter:\\enc_err_counter_y:enc_err_counter_slave|slave_o.dat[21]" -section_id system_clock[m
[32m+[m[32mset_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[80] -to "monster:main|enc_err_counter:\\enc_err_counter_y:enc_err_counter_slave|slave_o.dat[22]" -section_id system_clock[m
[32m+[m[32mset_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[81] -to "monster:main|enc_err_counter:\\enc_err_counter_y:enc_err_counter_slave|slave_o.dat[23]" -section_id system_clock[m
[32m+[m[32mset_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[82] -to "monster:main|enc_err_counter:\\enc_err_counter_y:enc_err_counter_slave|slave_o.dat[24]" -section_id system_clock[m
[32m+[m[32mset_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[83] -to "monster:main|enc_err_counter:\\enc_err_counter_y:enc_err_counter_slave|slave_o.dat[25]" -section_id system_clock[m
[32m+[m[32mset_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[84] -to "monster:main|enc_err_counter:\\enc_err_counter_y:enc_err_counter_slave|slave_o.dat[26]" -section_id system_clock[m
[32m+[m[32mset_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[85] -to "monster:main|enc_err_counter:\\enc_err_counter_y:enc_err_counter_slave|slave_o.dat[27]" -section_id system_clock[m
[32m+[m[32mset_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[86] -to "monster:main|enc_err_counter:\\enc_err_counter_y:enc_err_counter_slave|slave_o.dat[28]" -section_id system_clock[m
[32m+[m[32mset_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[87] -to "monster:main|enc_err_counter:\\enc_err_counter_y:enc_err_counter_slave|slave_o.dat[29]" -section_id system_clock[m
[32m+[m[32mset_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[88] -to "monster:main|enc_err_counter:\\enc_err_counter_y:enc_err_counter_slave|slave_o.dat[2]" -section_id system_clock[m
[32m+[m[32mset_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[89] -to "monster:main|enc_err_counter:\\enc_err_counter_y:enc_err_counter_slave|slave_o.dat[30]" -section_id system_clock[m
[32m+[m[32mset_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[90] -to "monster:main|enc_err_counter:\\enc_err_counter_y:enc_err_counter_slave|slave_o.dat[31]" -section_id system_clock[m
[32m+[m[32mset_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[91] -to "monster:main|enc_err_counter:\\enc_err_counter_y:enc_err_counter_slave|slave_o.dat[3]" -section_id system_clock[m
[32m+[m[32mset_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[92] -to "monster:main|enc_err_counter:\\enc_err_counter_y:enc_err_counter_slave|slave_o.dat[4]" -section_id system_clock[m
[32m+[m[32mset_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[93] -to "monster:main|enc_err_counter:\\enc_err_counter_y:enc_err_counter_slave|slave_o.dat[5]" -section_id system_clock[m
[32m+[m[32mset_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[94] -to "monster:main|enc_err_counter:\\enc_err_counter_y:enc_err_counter_slave|slave_o.dat[6]" -section_id system_clock[m
[32m+[m[32mset_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[95] -to "monster:main|enc_err_counter:\\enc_err_counter_y:enc_err_counter_slave|slave_o.dat[7]" -section_id system_clock[m
[32m+[m[32mset_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[96] -to "monster:main|enc_err_counter:\\enc_err_counter_y:enc_err_counter_slave|slave_o.dat[8]" -section_id system_clock[m
[32m+[m[32mset_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[97] -to "monster:main|enc_err_counter:\\enc_err_counter_y:enc_err_counter_slave|slave_o.dat[9]" -section_id system_clock[m
[32m+[m[32mset_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[0] -to "monster:main|enc_err_counter:\\enc_err_counter_y:enc_err_counter_slave|cnt.bin_x[0]" -section_id system_clock[m
[32m+[m[32mset_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[1] -to "monster:main|enc_err_counter:\\enc_err_counter_y:enc_err_counter_slave|cnt.bin_x[10]" -section_id system_clock[m
[32m+[m[32mset_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[2] -to "monster:main|enc_err_counter:\\enc_err_counter_y:enc_err_counter_slave|cnt.bin_x[11]" -section_id system_clock[m
[32m+[m[32mset_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[3] -to "monster:main|enc_err_counter:\\enc_err_counter_y:enc_err_counter_slave|cnt.bin_x[12]" -section_id system_clock[m
[32m+[m[32mset_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[4] -to "monster:main|enc_err_counter:\\enc_err_counter_y:enc_err_counter_slave|cnt.bin_x[13]" -section_id system_clock[m
[32m+[m[32mset_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[5] -to "monster:main|enc_err_counter:\\enc_err_counter_y:enc_err_counter_slave|cnt.bin_x[14]" -section_id system_clock[m
[32m+[m[32mset_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[6] -to "monster:main|enc_err_counter:\\enc_err_counter_y:enc_err_counter_slave|cnt.bin_x[15]" -section_id system_clock[m
[32m+[m[32mset_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[7] -to "monster:main|enc_err_counter:\\enc_err_counter_y:enc_err_counter_slave|cnt.bin_x[16]" -section_id system_clock[m
[32m+[m[32mset_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[8] -to "monster:main|enc_err_counter:\\enc_err_counter_y:enc_err_counter_slave|cnt.bin_x[17]" -section_id system_clock[m
[32m+[m[32mset_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[9] -to "monster:main|enc_err_counter:\\enc_err_counter_y:enc_err_counter_slave|cnt.bin_x[18]" -section_id system_clock[m
[32m+[m[32mset_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[10] -to "monster:main|enc_err_counter:\\enc_err_counter_y:enc_err_counter_slave|cnt.bin_x[19]" -section_id system_clock[m
[32m+[m[32mset_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[11] -to "monster:main|enc_err_counter:\\enc_err_counter_y:enc_err_counter_slave|cnt.bin_x[1]" -section_id system_clock[m
[32m+[m[32mset_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[12] -to "monster:main|enc_err_counter:\\enc_err_counter_y:enc_err_counter_slave|cnt.bin_x[20]" -section_id system_clock[m
[32m+[m[32mset_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[13] -to "monster:main|enc_err_counter:\\enc_err_counter_y:enc_err_counter_slave|cnt.bin_x[21]" -section_id system_clock[m
[32m+[m[32mset_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[14] -to "monster:main|enc_err_counter:\\enc_err_counter_y:enc_err_counter_slave|cnt.bin_x[22]" -section_id system_clock[m
[32m+[m[32mset_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[15] -to "monster:main|enc_err_counter:\\enc_err_counter_y:enc_err_counter_slave|cnt.bin_x[23]" -section_id system_clock[m
[32m+[m[32mset_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[16] -to "monster:main|enc_err_counter:\\enc_err_counter_y:enc_err_counter_slave|cnt.bin_x[24]" -section_id system_clock[m
[32m+[m[32mset_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[17] -to "monster:main|enc_err_counter:\\enc_err_counter_y:enc_err_counter_slave|cnt.bin_x[25]" -section_id system_clock[m
[32m+[m[32mset_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[18] -to "monster:main|enc_err_counter:\\enc_err_counter_y:enc_err_counter_slave|cnt.bin_x[26]" -section_id system_clock[m
[32m+[m[32mset_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[19] -to "monster:main|enc_err_counter:\\enc_err_counter_y:enc_err_counter_slave|cnt.bin_x[27]" -section_id system_clock[m
[32m+[m[32mset_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[20] -to "monster:main|enc_err_counter:\\enc_err_counter_y:enc_err_counter_slave|cnt.bin_x[28]" -section_id system_clock[m
[32m+[m[32mset_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[21] -to "monster:main|enc_err_counter:\\enc_err_counter_y:enc_err_counter_slave|cnt.bin_x[29]" -section_id system_clock[m
[32m+[m[32mset_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[22] -to "monster:main|enc_err_counter:\\enc_err_counter_y:enc_err_counter_slave|cnt.bin_x[2]" -section_id system_clock[m
[32m+[m[32mset_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[23] -to "monster:main|enc_err_counter:\\enc_err_counter_y:enc_err_counter_slave|cnt.bin_x[30]" -section_id system_clock[m
[32m+[m[32mset_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[24] -to "monster:main|enc_err_counter:\\enc_err_counter_y:enc_err_counter_slave|cnt.bin_x[31]" -section_id system_clock[m
[32m+[m[32mset_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[25] -to "monster:main|enc_err_counter:\\enc_err_counter_y:enc_err_counter_slave|cnt.bin_x[3]" -section_id system_clock[m
[32m+[m[32mset_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[26] -to "monster:main|enc_err_counter:\\enc_err_counter_y:enc_err_counter_slave|cnt.bin_x[4]" -section_id system_clock[m
[32m+[m[32mset_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[27] -to "monster:main|enc_err_counter:\\enc_err_counter_y:enc_err_counter_slave|cnt.bin_x[5]" -section_id system_clock[m
[32m+[m[32mset_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[28] -to "monster:main|enc_err_counter:\\enc_err_counter_y:enc_err_counter_slave|cnt.bin_x[6]" -section_id system_clock[m
[32m+[m[32mset_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[29] -to "monster:main|enc_err_counter:\\enc_err_counter_y:enc_err_counter_slave|cnt.bin_x[7]" -section_id system_clock[m
[32m+[m[32mset_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[30] -to "monster:main|enc_err_counter:\\enc_err_counter_y:enc_err_counter_slave|cnt.bin_x[8]" -section_id system_clock[m
[32m+[m[32mset_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[31] -to "monster:main|enc_err_counter:\\enc_err_counter_y:enc_err_counter_slave|cnt.bin_x[9]" -section_id system_clock[m
[32m+[m[32mset_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[32] -to "monster:main|enc_err_counter:\\enc_err_counter_y:enc_err_counter_slave|rst_counter_sys" -section_id system_clock[m
[32m+[m[32mset_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[33] -to "monster:main|enc_err_counter:\\enc_err_counter_y:enc_err_counter_slave|rst_counter_sys_aux" -section_id system_clock[m
[32m+[m[32mset_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[34] -to "monster:main|enc_err_counter:\\enc_err_counter_y:enc_err_counter_slave|slave_i.adr[0]" -section_id system_clock[m
[32m+[m[32mset_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[35] -to "monster:main|enc_err_counter:\\enc_err_counter_y:enc_err_counter_slave|slave_i.adr[10]" -section_id system_clock[m
[32m+[m[32mset_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[36] -to "monster:main|enc_err_counter:\\enc_err_counter_y:enc_err_counter_slave|slave_i.adr[11]" -section_id system_clock[m
[32m+[m[32mset_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[37] -to "monster:main|enc_err_counter:\\enc_err_counter_y:enc_err_counter_slave|slave_i.adr[12]" -section_id system_clock[m
[32m+[m[32mset_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[38] -to "monster:main|enc_err_counter:\\enc_err_counter_y:enc_err_counter_slave|slave_i.adr[13]" -section_id system_clock[m
[32m+[m[32mset_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[39] -to "monster:main|enc_err_counter:\\enc_err_counter_y:enc_err_counter_slave|slave_i.adr[14]" -section_id system_clock[m
[32m+[m[32mset_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[40] -to "monster:main|enc_err_counter:\\enc_err_counter_y:enc_err_counter_slave|slave_i.adr[15]" -section_id system_clock[m
[32m+[m[32mset_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[41] -to "monster:main|enc_err_counter:\\enc_err_counter_y:enc_err_counter_slave|slave_i.adr[16]" -section_id system_clock[m
[32m+[m[32mset_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[42] -to "monster:main|enc_err_counter:\\enc_err_counter_y:enc_err_counter_slave|slave_i.adr[17]" -section_id system_clock[m
[32m+[m[32mset_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[43] -to "monster:main|enc_err_counter:\\enc_err_counter_y:enc_err_counter_slave|slave_i.adr[18]" -section_id system_clock[m
[32m+[m[32mset_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[44] -to "monster:main|enc_err_counter:\\enc_err_counter_y:enc_err_counter_slave|slave_i.adr[19]" -section_id system_clock[m
[32m+[m[32mset_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[45] -to "monster:main|enc_err_counter:\\enc_err_counter_y:enc_err_counter_slave|slave_i.adr[1]" -section_id system_clock[m
[32m+[m[32mset_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[46] -to "monster:main|enc_err_counter:\\enc_err_counter_y:enc_err_counter_slave|slave_i.adr[20]" -section_id system_clock[m
[32m+[m[32mset_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[47] -to "monster:main|enc_err_counter:\\enc_err_counter_y:enc_err_counter_slave|slave_i.adr[21]" -section_id system_clock[m
[32m+[m[32mset_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[48] -to "monster:main|enc_err_counter:\\enc_err_counter_y:enc_err_counter_slave|slave_i.adr[22]" -section_id system_clock[m
[32m+[m[32mset_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[49] -to "monster:main|enc_err_counter:\\enc_err_counter_y:enc_err_counter_slave|slave_i.adr[23]" -section_id system_clock[m
[32m+[m[32mset_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[50] -to "monster:main|enc_err_counter:\\enc_err_counter_y:enc_err_counter_slave|slave_i.adr[24]" -section_id system_clock[m
[32m+[m[32mset_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[51] -to "monster:main|enc_err_counter:\\enc_err_counter_y:enc_err_counter_slave|slave_i.adr[25]" -section_id system_clock[m
[32m+[m[32mset_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[52] -to "monster:main|enc_err_counter:\\enc_err_counter_y:enc_err_counter_slave|slave_i.adr[26]" -section_id system_clock[m
[32m+[m[32mset_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[53] -to "monster:main|enc_err_counter:\\enc_err_counter_y:enc_err_counter_slave|slave_i.adr[27]" -section_id system_clock[m
[32m+[m[32mset_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[54] -to "monster:main|enc_err_counter:\\enc_err_counter_y:enc_err_counter_slave|slave_i.adr[28]" -section_id system_clock[m
[32m+[m[32mset_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[55] -to "monster:main|enc_err_counter:\\enc_err_counter_y:enc_err_counter_slave|slave_i.adr[29]" -section_id system_clock[m
[32m+[m[32mset_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[56] -to "monster:main|enc_err_counter:\\enc_err_counter_y:enc_err_counter_slave|slave_i.adr[2]" -section_id system_clock[m
[32m+[m[32mset_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[57] -to "monster:main|enc_err_counter:\\enc_err_counter_y:enc_err_counter_slave|slave_i.adr[30]" -section_id system_clock[m
[32m+[m[32mset_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[58] -to "monster:main|enc_err_counter:\\enc_err_counter_y:enc_err_counter_slave|slave_i.adr[31]" -section_id system_clock[m
[32m+[m[32mset_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[59] -to "monster:main|enc_err_counter:\\enc_err_counter_y:enc_err_counter_slave|slave_i.adr[3]" -section_id system_clock[m
[32m+[m[32mset_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[60] -to "monster:main|enc_err_counter:\\enc_err_counter_y:enc_err_counter_slave|slave_i.adr[4]" -section_id system_clock[m
[32m+[m[32mset_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[61] -to "monster:main|enc_err_counter:\\enc_err_counter_y:enc_err_counter_slave|slave_i.adr[5]" -section_id system_clock[m
[32m+[m[32mset_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[62] -to "monster:main|enc_err_counter:\\enc_err_counter_y:enc_err_counter_slave|slave_i.adr[6]" -section_id system_clock[m
[32m+[m[32mset_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[63] -to "monster:main|enc_err_counter:\\enc_err_counter_y:enc_err_counter_slave|slave_i.adr[7]" -section_id system_clock[m
[32m+[m[32mset_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[64] -to "monster:main|enc_err_counter:\\enc_err_counter_y:enc_err_counter_slave|slave_i.adr[8]" -section_id system_clock[m
[32m+[m[32mset_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[65] -to "monster:main|enc_err_counter:\\enc_err_counter_y:enc_err_counter_slave|slave_i.adr[9]" -section_id system_clock[m
[32m+[m[32mset_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[66] -to "monster:main|enc_err_counter:\\enc_err_counter_y:enc_err_counter_slave|slave_i.dat[0]" -section_id system_clock[m
[32m+[m[32mset_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[67] -to "monster:main|enc_err_counter:\\enc_err_counter_y:enc_err_counter_slave|slave_i.dat[10]" -section_id system_clock[m
[32m+[m[32mset_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[68] -to "monster:main|enc_err_counter:\\enc_err_counter_y:enc_err_counter_slave|slave_i.dat[11]" -section_id system_clock[m
[32m+[m[32mset_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[69] -to "monster:main|enc_err_counter:\\enc_err_counter_y:enc_err_counter_slave|slave_i.dat[12]" -section_id system_clock[m
[32m+[m[32mset_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[70] -to "monster:main|enc_err_counter:\\enc_err_counter_y:enc_err_counter_slave|slave_i.dat[13]" -section_id system_clock[m
[32m+[m[32mset_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[71] -to "monster:main|enc_err_counter:\\enc_err_counter_y:enc_err_counter_slave|slave_i.dat[14]" -section_id system_clock[m
[32m+[m[32mset_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[72] -to "monster:main|enc_err_counter:\\enc_err_counter_y:enc_err_counter_slave|slave_i.dat[15]" -section_id system_clock[m
[32m+[m[32mset_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[73] -to "monster:main|enc_err_counter:\\enc_err_counter_y:enc_err_counter_slave|slave_i.dat[16]" -section_id system_clock[m
[32m+[m[32mset_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[74] -to "monster:main|enc_err_counter:\\enc_err_counter_y:enc_err_counter_slave|slave_i.dat[17]" -section_id system_clock[m
[32m+[m[32mset_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[75] -to "monster:main|enc_err_counter:\\enc_err_counter_y:enc_err_counter_slave|slave_i.dat[18]" -section_id system_clock[m
[32m+[m[32mset_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[76] -to "monster:main|enc_err_counter:\\enc_err_counter_y:enc_err_counter_slave|slave_i.dat[19]" -section_id system_clock[m
[32m+[m[32mset_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[77] -to "monster:main|enc_err_counter:\\enc_err_counter_y:enc_err_counter_slave|slave_i.dat[1]" -section_id system_clock[m
[32m+[m[32mset_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[78] -to "monster:main|enc_err_counter:\\enc_err_counter_y:enc_err_counter_slave|slave_i.dat[20]" -section_id system_clock[m
[32m+[m[32mset_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[79] -to "monster:main|enc_err_counter:\\enc_err_counter_y:enc_err_counter_slave|slave_i.dat[21]" -section_id system_clock[m
[32m+[m[32mset_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[80] -to "monster:main|enc_err_counter:\\enc_err_counter_y:enc_err_counter_slave|slave_i.dat[22]" -section_id system_clock[m
[32m+[m[32mset_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[81] -to "monster:main|enc_err_counter:\\enc_err_counter_y:enc_err_counter_slave|slave_i.dat[23]" -section_id system_clock[m
[32m+[m[32mset_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[82] -to "monster:main|enc_err_counter:\\enc_err_counter_y:enc_err_counter_slave|slave_i.dat[24]" -section_id system_clock[m
[32m+[m[32mset_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[83] -to "monster:main|enc_err_counter:\\enc_err_counter_y:enc_err_counter_slave|slave_i.dat[25]" -section_id system_clock[m
[32m+[m[32mset_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[84] -to "monster:main|enc_err_counter:\\enc_err_counter_y:enc_err_counter_slave|slave_i.dat[26]" -section_id system_clock[m
[32m+[m[32mset_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[85] -to "monster:main|enc_err_counter:\\enc_err_counter_y:enc_err_counter_slave|slave_i.dat[27]" -section_id system_clock[m
[32m+[m[32mset_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[86] -to "monster:main|enc_err_counter:\\enc_err_counter_y:enc_err_counter_slave|slave_i.dat[28]" -section_id system_clock[m
[32m+[m[32mset_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[87] -to "monster:main|enc_err_counter:\\enc_err_counter_y:enc_err_counter_slave|slave_i.dat[29]" -section_id system_clock[m
[32m+[m[32mset_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[88] -to "monster:main|enc_err_counter:\\enc_err_counter_y:enc_err_counter_slave|slave_i.dat[2]" -section_id system_clock[m
[32m+[m[32mset_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[89] -to "monster:main|enc_err_counter:\\enc_err_counter_y:enc_err_counter_slave|slave_i.dat[30]" -section_id system_clock[m
[32m+[m[32mset_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[90] -to "monster:main|enc_err_counter:\\enc_err_counter_y:enc_err_counter_slave|slave_i.dat[31]" -section_id system_clock[m
[32m+[m[32mset_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[91] -to "monster:main|enc_err_counter:\\enc_err_counter_y:enc_err_counter_slave|slave_i.dat[3]" -section_id system_clock[m
[32m+[m[32mset_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[92] -to "monster:main|enc_err_counter:\\enc_err_counter_y:enc_err_counter_slave|slave_i.dat[4]" -section_id system_clock[m
[32m+[m[32mset_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[93] -to "monster:main|enc_err_counter:\\enc_err_counter_y:enc_err_counter_slave|slave_i.dat[5]" -section_id system_clock[m
[32m+[m[32mset_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[94] -to "monster:main|enc_err_counter:\\enc_err_counter_y:enc_err_counter_slave|slave_i.dat[6]" -section_id system_clock[m
[32m+[m[32mset_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[95] -to "monster:main|enc_err_counter:\\enc_err_counter_y:enc_err_counter_slave|slave_i.dat[7]" -section_id system_clock[m
[32m+[m[32mset_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[96] -to "monster:main|enc_err_counter:\\enc_err_counter_y:enc_err_counter_slave|slave_i.dat[8]" -section_id system_clock[m
[32m+[m[32mset_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[97] -to "monster:main|enc_err_counter:\\enc_err_counter_y:enc_err_counter_slave|slave_i.dat[9]" -section_id system_clock[m
[32m+[m[32mset_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[98] -to "monster:main|enc_err_counter:\\enc_err_counter_y:enc_err_counter_slave|slave_o.dat[0]" -section_id system_clock[m
[32m+[m[32mset_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[99] -to "monster:main|enc_err_counter:\\enc_err_counter_y:enc_err_counter_slave|slave_o.dat[10]" -section_id system_clock[m
[32m+[m[32mset_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[100] -to "monster:main|enc_err_counter:\\enc_err_counter_y:enc_err_counter_slave|slave_o.dat[11]" -section_id system_clock[m
[32m+[m[32mset_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[101] -to "monster:main|enc_err_counter:\\enc_err_counter_y:enc_err_counter_slave|slave_o.dat[12]" -section_id system_clock[m
[32m+[m[32mset_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[102] -to "monster:main|enc_err_counter:\\enc_err_counter_y:enc_err_counter_slave|slave_o.dat[13]" -section_id system_clock[m
[32m+[m[32mset_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[103] -to "monster:main|enc_err_counter:\\enc_err_counter_y:enc_err_counter_slave|slave_o.dat[14]" -section_id system_clock[m
[32m+[m[32mset_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[104] -to "monster:main|enc_err_counter:\\enc_err_counter_y:enc_err_counter_slave|slave_o.dat[15]" -section_id system_clock[m
[32m+[m[32mset_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[105] -to "monster:main|enc_err_counter:\\enc_err_counter_y:enc_err_counter_slave|slave_o.dat[16]" -section_id system_clock[m
[32m+[m[32mset_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[106] -to "monster:main|enc_err_counter:\\enc_err_counter_y:enc_err_counter_slave|slave_o.dat[17]" -section_id system_clock[m
[32m+[m[32mset_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[107] -to "monster:main|enc_err_counter:\\enc_err_counter_y:enc_err_counter_slave|slave_o.dat[18]" -section_id system_clock[m
[32m+[m[32mset_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[108] -to "monster:main|enc_err_counter:\\enc_err_counter_y:enc_err_counter_slave|slave_o.dat[19]" -section_id system_clock[m
[32m+[m[32mset_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[109] -to "monster:main|enc_err_counter:\\enc_err_counter_y:enc_err_counter_slave|slave_o.dat[1]" -section_id system_clock[m
[32m+[m[32mset_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[110] -to "monster:main|enc_err_counter:\\enc_err_counter_y:enc_err_counter_slave|slave_o.dat[20]" -section_id system_clock[m
[32m+[m[32mset_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[111] -to "monster:main|enc_err_counter:\\enc_err_counter_y:enc_err_counter_slave|slave_o.dat[21]" -section_id system_clock[m
[32m+[m[32mset_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[112] -to "monster:main|enc_err_counter:\\enc_err_counter_y:enc_err_counter_slave|slave_o.dat[22]" -section_id system_clock[m
[32m+[m[32mset_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[113] -to "monster:main|enc_err_counter:\\enc_err_counter_y:enc_err_counter_slave|slave_o.dat[23]" -section_id system_clock[m
[32m+[m[32mset_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[114] -to "monster:main|enc_err_counter:\\enc_err_counter_y:enc_err_counter_slave|slave_o.dat[24]" -section_id system_clock[m
[32m+[m[32mset_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[115] -to "monster:main|enc_err_counter:\\enc_err_counter_y:enc_err_counter_slave|slave_o.dat[25]" -section_id system_clock[m
[32m+[m[32mset_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[116] -to "monster:main|enc_err_counter:\\enc_err_counter_y:enc_err_counter_slave|slave_o.dat[26]" -section_id system_clock[m
[32m+[m[32mset_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[117] -to "monster:main|enc_err_counter:\\enc_err_counter_y:enc_err_counter_slave|slave_o.dat[27]" -section_id system_clock[m
[32m+[m[32mset_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[118] -to "monster:main|enc_err_counter:\\enc_err_counter_y:enc_err_counter_slave|slave_o.dat[28]" -section_id system_clock[m
[32m+[m[32mset_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[119] -to "monster:main|enc_err_counter:\\enc_err_counter_y:enc_err_counter_slave|slave_o.dat[29]" -section_id system_clock[m
[32m+[m[32mset_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[120] -to "monster:main|enc_err_counter:\\enc_err_counter_y:enc_err_counter_slave|slave_o.dat[2]" -section_id system_clock[m
[32m+[m[32mset_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[121] -to "monster:main|enc_err_counter:\\enc_err_counter_y:enc_err_counter_slave|slave_o.dat[30]" -section_id system_clock[m
[32m+[m[32mset_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[122] -to "monster:main|enc_err_counter:\\enc_err_counter_y:enc_err_counter_slave|slave_o.dat[31]" -section_id system_clock[m
[32m+[m[32mset_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[123] -to "monster:main|enc_err_counter:\\enc_err_counter_y:enc_err_counter_slave|slave_o.dat[3]" -section_id system_clock[m
[32m+[m[32mset_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[124] -to "monster:main|enc_err_counter:\\enc_err_counter_y:enc_err_counter_slave|slave_o.dat[4]" -section_id system_clock[m
[32m+[m[32mset_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[125] -to "monster:main|enc_err_counter:\\enc_err_counter_y:enc_err_counter_slave|slave_o.dat[5]" -section_id system_clock[m
[32m+[m[32mset_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[126] -to "monster:main|enc_err_counter:\\enc_err_counter_y:enc_err_counter_slave|slave_o.dat[6]" -section_id system_clock[m
[32m+[m[32mset_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[127] -to "monster:main|enc_err_counter:\\enc_err_counter_y:enc_err_counter_slave|slave_o.dat[7]" -section_id system_clock[m
[32m+[m[32mset_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[128] -to "monster:main|enc_err_counter:\\enc_err_counter_y:enc_err_counter_slave|slave_o.dat[8]" -section_id system_clock[m
[32m+[m[32mset_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[129] -to "monster:main|enc_err_counter:\\enc_err_counter_y:enc_err_counter_slave|slave_o.dat[9]" -section_id system_clock[m
[32m+[m[32mset_global_assignment -name SLD_NODE_PARAMETER_ASSIGNMENT "SLD_RAM_BLOCK_TYPE=AUTO" -section_id system_clock[m
[32m+[m[32mset_global_assignment -name SLD_NODE_PARAMETER_ASSIGNMENT "SLD_DATA_BITS=130" -section_id system_clock[m
[32m+[m[32mset_global_assignment -name SLD_NODE_PARAMETER_ASSIGNMENT "SLD_TRIGGER_BITS=98" -section_id system_clock[m
[32m+[m[32mset_global_assignment -name SLD_NODE_PARAMETER_ASSIGNMENT "SLD_STORAGE_QUALIFIER_BITS=130" -section_id system_clock[m
[32m+[m[32mset_global_assignment -name SLD_NODE_PARAMETER_ASSIGNMENT "SLD_NODE_INFO=805334528" -section_id system_clock[m
[32m+[m[32mset_global_assignment -name SLD_NODE_PARAMETER_ASSIGNMENT "SLD_POWER_UP_TRIGGER=0" -section_id system_clock[m
[32m+[m[32mset_global_assignment -name SLD_NODE_PARAMETER_ASSIGNMENT "SLD_INVERSION_MASK=00000000000000000000000000" -section_id system_clock[m
[32m+[m[32mset_global_assignment -name SLD_NODE_PARAMETER_ASSIGNMENT "SLD_INVERSION_MASK_LENGTH=26" -section_id system_clock[m
[32m+[m[32mset_global_assignment -name SLD_NODE_PARAMETER_ASSIGNMENT "SLD_STORAGE_QUALIFIER_INVERSION_MASK_LENGTH=0" -section_id system_clock[m
[32m+[m[32mset_global_assignment -name SLD_NODE_PARAMETER_ASSIGNMENT "SLD_SEGMENT_SIZE=4096" -section_id system_clock[m
[32m+[m[32mset_global_assignment -name SLD_NODE_PARAMETER_ASSIGNMENT "SLD_ATTRIBUTE_MEM_MODE=OFF" -section_id system_clock[m
[32m+[m[32mset_global_assignment -name SLD_NODE_PARAMETER_ASSIGNMENT "SLD_STATE_FLOW_USE_GENERATED=0" -section_id system_clock[m
[32m+[m[32mset_global_assignment -name SLD_NODE_PARAMETER_ASSIGNMENT "SLD_STATE_BITS=11" -section_id system_clock[m
[32m+[m[32mset_global_assignment -name SLD_NODE_PARAMETER_ASSIGNMENT "SLD_BUFFER_FULL_STOP=1" -section_id system_clock[m
[32m+[m[32mset_global_assignment -name SLD_NODE_PARAMETER_ASSIGNMENT "SLD_CURRENT_RESOURCE_WIDTH=1" -section_id system_clock[m
[32m+[m[32mset_global_assignment -name SLD_NODE_PARAMETER_ASSIGNMENT "SLD_INCREMENTAL_ROUTING=1" -section_id system_clock[m
[32m+[m[32mset_instance_assignment -name POST_FIT_CONNECT_TO_SLD_NODE_ENTITY_PORT crc[0] -to system_clock|vcc -section_id system_clock[m
[32m+[m[32mset_instance_assignment -name POST_FIT_CONNECT_TO_SLD_NODE_ENTITY_PORT crc[1] -to system_clock|vcc -section_id system_clock[m
[32m+[m[32mset_instance_assignment -name POST_FIT_CONNECT_TO_SLD_NODE_ENTITY_PORT crc[2] -to system_clock|gnd -section_id system_clock[m
[32m+[m[32mset_instance_assignment -name POST_FIT_CONNECT_TO_SLD_NODE_ENTITY_PORT crc[3] -to system_clock|gnd -section_id system_clock[m
[32m+[m[32mset_instance_assignment -name POST_FIT_CONNECT_TO_SLD_NODE_ENTITY_PORT crc[4] -to system_clock|vcc -section_id system_clock[m
[32m+[m[32mset_instance_assignment -name POST_FIT_CONNECT_TO_SLD_NODE_ENTITY_PORT crc[5] -to system_clock|gnd -section_id system_clock[m
[32m+[m[32mset_instance_assignment -name POST_FIT_CONNECT_TO_SLD_NODE_ENTITY_PORT crc[6] -to system_clock|gnd -section_id system_clock[m
[32m+[m[32mset_instance_assignment -name POST_FIT_CONNECT_TO_SLD_NODE_ENTITY_PORT crc[7] -to system_clock|vcc -section_id system_clock[m
[32m+[m[32mset_instance_assignment -name POST_FIT_CONNECT_TO_SLD_NODE_ENTITY_PORT crc[8] -to system_clock|gnd -section_id system_clock[m
[32m+[m[32mset_instance_assignment -name POST_FIT_CONNECT_TO_SLD_NODE_ENTITY_PORT crc[9] -to system_clock|gnd -section_id system_clock[m
[32m+[m[32mset_instance_assignment -name POST_FIT_CONNECT_TO_SLD_NODE_ENTITY_PORT crc[10] -to system_clock|vcc -section_id system_clock[m
[32m+[m[32mset_instance_assignment -name POST_FIT_CONNECT_TO_SLD_NODE_ENTITY_PORT crc[11] -to system_clock|vcc -section_id system_clock[m
[32m+[m[32mset_instance_assignment -name POST_FIT_CONNECT_TO_SLD_NODE_ENTITY_PORT crc[12] -to system_clock|gnd -section_id system_clock[m
[32m+[m[32mset_instance_assignment -name POST_FIT_CONNECT_TO_SLD_NODE_ENTITY_PORT crc[13] -to system_clock|gnd -section_id system_clock[m
[32m+[m[32mset_instance_assignment -name POST_FIT_CONNECT_TO_SLD_NODE_ENTITY_PORT crc[14] -to system_clock|vcc -section_id system_clock[m
[32m+[m[32mset_instance_assignment -name POST_FIT_CONNECT_TO_SLD_NODE_ENTITY_PORT crc[15] -to system_clock|vcc -section_id system_clock[m
[32m+[m[32mset_instance_assignment -name POST_FIT_CONNECT_TO_SLD_NODE_ENTITY_PORT crc[16] -to system_clock|gnd -section_id system_clock[m
[32m+[m[32mset_instance_assignment -name POST_FIT_CONNECT_TO_SLD_NODE_ENTITY_PORT crc[17] -to system_clock|gnd -section_id system_clock[m
[32m+[m[32mset_instance_assignment -name POST_FIT_CONNECT_TO_SLD_NODE_ENTITY_PORT crc[18] -to system_clock|gnd -section_id system_clock[m
[32m+[m[32mset_instance_assignment -name POST_FIT_CONNECT_TO_SLD_NODE_ENTITY_PORT crc[19] -to system_clock|vcc -section_id system_clock[m
[32m+[m[32mset_instance_assignment -name POST_FIT_CONNECT_TO_SLD_NODE_ENTITY_PORT crc[20] -to system_clock|gnd -section_id system_clock[m
[32m+[m[32mset_instance_assignment -name POST_FIT_CONNECT_TO_SLD_NODE_ENTITY_PORT crc[21] -to system_clock|vcc -section_id system_clock[m
[32m+[m[32mset_instance_assignment -name POST_FIT_CONNECT_TO_SLD_NODE_ENTITY_PORT crc[22] -to system_clock|vcc -section_id system_clock[m
[32m+[m[32mset_instance_assignment -name POST_FIT_CONNECT_TO_SLD_NODE_ENTITY_PORT crc[23] -to system_clock|gnd -section_id system_clock[m
[32m+[m[32mset_instance_assignment -name POST_FIT_CONNECT_TO_SLD_NODE_ENTITY_PORT crc[24] -to system_clock|gnd -section_id system_clock[m
[32m+[m[32mset_instance_assignment -name POST_FIT_CONNECT_TO_SLD_NODE_ENTITY_PORT crc[25] -to system_clock|gnd -section_id system_clock[m
[32m+[m[32mset_instance_assignment -name POST_FIT_CONNECT_TO_SLD_NODE_ENTITY_PORT crc[26] -to system_clock|gnd -section_id system_clock[m
[32m+[m[32mset_instance_assignment -name POST_FIT_CONNECT_TO_SLD_NODE_ENTITY_PORT crc[27] -to system_clock|gnd -section_id system_clock[m
[32m+[m[32mset_instance_assignment -name POST_FIT_CONNECT_TO_SLD_NODE_ENTITY_PORT crc[28] -to system_clock|gnd -section_id system_clock[m
[32m+[m[32mset_instance_assignment -name POST_FIT_CONNECT_TO_SLD_NODE_ENTITY_PORT crc[29] -to system_clock|vcc -section_id system_clock[m
[32m+[m[32mset_instance_assignment -name POST_FIT_CONNECT_TO_SLD_NODE_ENTITY_PORT crc[30] -to system_clock|gnd -section_id system_clock[m
[32m+[m[32mset_instance_assignment -name POST_FIT_CONNECT_TO_SLD_NODE_ENTITY_PORT crc[31] -to system_clock|gnd -section_id system_clock[m
[32m+[m[32mset_global_assignment -name SLD_NODE_PARAMETER_ASSIGNMENT "SLD_TRIGGER_LEVEL=1" -section_id system_clock[m
[32m+[m[32mset_global_assignment -name SLD_NODE_PARAMETER_ASSIGNMENT "SLD_SAMPLE_DEPTH=4096" -section_id system_clock[m
[32m+[m[32mset_global_assignment -name SLD_NODE_PARAMETER_ASSIGNMENT "SLD_TRIGGER_IN_ENABLED=0" -section_id system_clock[m
[32m+[m[32mset_global_assignment -name SLD_NODE_PARAMETER_ASSIGNMENT "SLD_TRIGGER_PIPELINE=0" -section_id system_clock[m
[32m+[m[32mset_global_assignment -name SLD_NODE_PARAMETER_ASSIGNMENT "SLD_RAM_PIPELINE=0" -section_id system_clock[m
[32m+[m[32mset_global_assignment -name SLD_NODE_PARAMETER_ASSIGNMENT "SLD_COUNTER_PIPELINE=0" -section_id system_clock[m
[32m+[m[32mset_global_assignment -name SLD_NODE_PARAMETER_ASSIGNMENT "SLD_ADVANCED_TRIGGER_ENTITY=sld_reserved_pci_control_system_clock_1_73a3," -section_id system_clock[m
[32m+[m[32mset_global_assignment -name SLD_NODE_PARAMETER_ASSIGNMENT "SLD_TRIGGER_LEVEL_PIPELINE=1" -section_id system_clock[m
[32m+[m[32mset_global_assignment -name SLD_NODE_PARAMETER_ASSIGNMENT "SLD_ENABLE_ADVANCED_TRIGGER=1" -section_id system_clock[m
[32m+[m[32mset_global_assignment -name SLD_NODE_CREATOR_ID 110 -section_id reference_clock[m
[32m+[m[32mset_global_assignment -name SLD_NODE_ENTITY_NAME sld_signaltap -section_id reference_clock[m
[32m+[m[32mset_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_clk -to "monster:main|enc_err_counter:\\enc_err_counter_y:enc_err_counter_slave|clk_ref_i" -section_id reference_clock[m
[32m+[m[32mset_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[0] -to "monster:main|enc_err_counter:\\enc_err_counter_y:enc_err_counter_slave|rst_counter_ref" -section_id reference_clock[m
[32m+[m[32mset_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_trigger_in[1] -to "monster:main|enc_err_counter:\\enc_err_counter_y:enc_err_counter_slave|rst_counter_ref_aux" -section_id reference_clock[m
[32m+[m[32mset_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[0] -to "monster:main|enc_err_counter:\\enc_err_counter_y:enc_err_counter_slave|cnt.bin[0]" -section_id reference_clock[m
[32m+[m[32mset_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[1] -to "monster:main|enc_err_counter:\\enc_err_counter_y:enc_err_counter_slave|cnt.bin[10]" -section_id reference_clock[m
[32m+[m[32mset_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[2] -to "monster:main|enc_err_counter:\\enc_err_counter_y:enc_err_counter_slave|cnt.bin[11]" -section_id reference_clock[m
[32m+[m[32mset_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[3] -to "monster:main|enc_err_counter:\\enc_err_counter_y:enc_err_counter_slave|cnt.bin[12]" -section_id reference_clock[m
[32m+[m[32mset_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[4] -to "monster:main|enc_err_counter:\\enc_err_counter_y:enc_err_counter_slave|cnt.bin[13]" -section_id reference_clock[m
[32m+[m[32mset_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[5] -to "monster:main|enc_err_counter:\\enc_err_counter_y:enc_err_counter_slave|cnt.bin[14]" -section_id reference_clock[m
[32m+[m[32mset_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[6] -to "monster:main|enc_err_counter:\\enc_err_counter_y:enc_err_counter_slave|cnt.bin[15]" -section_id reference_clock[m
[32m+[m[32mset_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[7] -to "monster:main|enc_err_counter:\\enc_err_counter_y:enc_err_counter_slave|cnt.bin[16]" -section_id reference_clock[m
[32m+[m[32mset_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[8] -to "monster:main|enc_err_counter:\\enc_err_counter_y:enc_err_counter_slave|cnt.bin[17]" -section_id reference_clock[m
[32m+[m[32mset_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[9] -to "monster:main|enc_err_counter:\\enc_err_counter_y:enc_err_counter_slave|cnt.bin[18]" -section_id reference_clock[m
[32m+[m[32mset_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[10] -to "monster:main|enc_err_counter:\\enc_err_counter_y:enc_err_counter_slave|cnt.bin[19]" -section_id reference_clock[m
[32m+[m[32mset_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[11] -to "monster:main|enc_err_counter:\\enc_err_counter_y:enc_err_counter_slave|cnt.bin[1]" -section_id reference_clock[m
[32m+[m[32mset_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[12] -to "monster:main|enc_err_counter:\\enc_err_counter_y:enc_err_counter_slave|cnt.bin[20]" -section_id reference_clock[m
[32m+[m[32mset_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[13] -to "monster:main|enc_err_counter:\\enc_err_counter_y:enc_err_counter_slave|cnt.bin[21]" -section_id reference_clock[m
[32m+[m[32mset_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[14] -to "monster:main|enc_err_counter:\\enc_err_counter_y:enc_err_counter_slave|cnt.bin[22]" -section_id reference_clock[m
[32m+[m[32mset_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[15] -to "monster:main|enc_err_counter:\\enc_err_counter_y:enc_err_counter_slave|cnt.bin[23]" -section_id reference_clock[m
[32m+[m[32mset_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[16] -to "monster:main|enc_err_counter:\\enc_err_counter_y:enc_err_counter_slave|cnt.bin[24]" -section_id reference_clock[m
[32m+[m[32mset_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[17] -to "monster:main|enc_err_counter:\\enc_err_counter_y:enc_err_counter_slave|cnt.bin[25]" -section_id reference_clock[m
[32m+[m[32mset_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[18] -to "monster:main|enc_err_counter:\\enc_err_counter_y:enc_err_counter_slave|cnt.bin[26]" -section_id reference_clock[m
[32m+[m[32mset_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[19] -to "monster:main|enc_err_counter:\\enc_err_counter_y:enc_err_counter_slave|cnt.bin[27]" -section_id reference_clock[m
[32m+[m[32mset_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[20] -to "monster:main|enc_err_counter:\\enc_err_counter_y:enc_err_counter_slave|cnt.bin[28]" -section_id reference_clock[m
[32m+[m[32mset_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[21] -to "monster:main|enc_err_counter:\\enc_err_counter_y:enc_err_counter_slave|cnt.bin[29]" -section_id reference_clock[m
[32m+[m[32mset_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[22] -to "monster:main|enc_err_counter:\\enc_err_counter_y:enc_err_counter_slave|cnt.bin[2]" -section_id reference_clock[m
[32m+[m[32mset_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[23] -to "monster:main|enc_err_counter:\\enc_err_counter_y:enc_err_counter_slave|cnt.bin[30]" -section_id reference_clock[m
[32m+[m[32mset_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[24] -to "monster:main|enc_err_counter:\\enc_err_counter_y:enc_err_counter_slave|cnt.bin[31]" -section_id reference_clock[m
[32m+[m[32mset_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[25] -to "monster:main|enc_err_counter:\\enc_err_counter_y:enc_err_counter_slave|cnt.bin[3]" -section_id reference_clock[m
[32m+[m[32mset_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[26] -to "monster:main|enc_err_counter:\\enc_err_counter_y:enc_err_counter_slave|cnt.bin[4]" -section_id reference_clock[m
[32m+[m[32mset_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[27] -to "monster:main|enc_err_counter:\\enc_err_counter_y:enc_err_counter_slave|cnt.bin[5]" -section_id reference_clock[m
[32m+[m[32mset_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[28] -to "monster:main|enc_err_counter:\\enc_err_counter_y:enc_err_counter_slave|cnt.bin[6]" -section_id reference_clock[m
[32m+[m[32mset_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[29] -to "monster:main|enc_err_counter:\\enc_err_counter_y:enc_err_counter_slave|cnt.bin[7]" -section_id reference_clock[m
[32m+[m[32mset_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[30] -to "monster:main|enc_err_counter:\\enc_err_counter_y:enc_err_counter_slave|cnt.bin[8]" -section_id reference_clock[m
[32m+[m[32mset_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[31] -to "monster:main|enc_err_counter:\\enc_err_counter_y:enc_err_counter_slave|cnt.bin[9]" -section_id reference_clock[m
[32m+[m[32mset_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[32] -to "monster:main|enc_err_counter:\\enc_err_counter_y:enc_err_counter_slave|cnt_aux.bin[0]" -section_id reference_clock[m
[32m+[m[32mset_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[33] -to "monster:main|enc_err_counter:\\enc_err_counter_y:enc_err_counter_slave|cnt_aux.bin[10]" -section_id reference_clock[m
[32m+[m[32mset_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[34] -to "monster:main|enc_err_counter:\\enc_err_counter_y:enc_err_counter_slave|cnt_aux.bin[11]" -section_id reference_clock[m
[32m+[m[32mset_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[35] -to "monster:main|enc_err_counter:\\enc_err_counter_y:enc_err_counter_slave|cnt_aux.bin[12]" -section_id reference_clock[m
[32m+[m[32mset_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[36] -to "monster:main|enc_err_counter:\\enc_err_counter_y:enc_err_counter_slave|cnt_aux.bin[13]" -section_id reference_clock[m
[32m+[m[32mset_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[37] -to "monster:main|enc_err_counter:\\enc_err_counter_y:enc_err_counter_slave|cnt_aux.bin[14]" -section_id reference_clock[m
[32m+[m[32mset_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[38] -to "monster:main|enc_err_counter:\\enc_err_counter_y:enc_err_counter_slave|cnt_aux.bin[15]" -section_id reference_clock[m
[32m+[m[32mset_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[39] -to "monster:main|enc_err_counter:\\enc_err_counter_y:enc_err_counter_slave|cnt_aux.bin[16]" -section_id reference_clock[m
[32m+[m[32mset_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[40] -to "monster:main|enc_err_counter:\\enc_err_counter_y:enc_err_counter_slave|cnt_aux.bin[17]" -section_id reference_clock[m
[32m+[m[32mset_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[41] -to "monster:main|enc_err_counter:\\enc_err_counter_y:enc_err_counter_slave|cnt_aux.bin[18]" -section_id reference_clock[m
[32m+[m[32mset_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[42] -to "monster:main|enc_err_counter:\\enc_err_counter_y:enc_err_counter_slave|cnt_aux.bin[19]" -section_id reference_clock[m
[32m+[m[32mset_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[43] -to "monster:main|enc_err_counter:\\enc_err_counter_y:enc_err_counter_slave|cnt_aux.bin[1]" -section_id reference_clock[m
[32m+[m[32mset_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[44] -to "monster:main|enc_err_counter:\\enc_err_counter_y:enc_err_counter_slave|cnt_aux.bin[20]" -section_id reference_clock[m
[32m+[m[32mset_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[45] -to "monster:main|enc_err_counter:\\enc_err_counter_y:enc_err_counter_slave|cnt_aux.bin[21]" -section_id reference_clock[m
[32m+[m[32mset_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[46] -to "monster:main|enc_err_counter:\\enc_err_counter_y:enc_err_counter_slave|cnt_aux.bin[22]" -section_id reference_clock[m
[32m+[m[32mset_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[47] -to "monster:main|enc_err_counter:\\enc_err_counter_y:enc_err_counter_slave|cnt_aux.bin[23]" -section_id reference_clock[m
[32m+[m[32mset_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[48] -to "monster:main|enc_err_counter:\\enc_err_counter_y:enc_err_counter_slave|cnt_aux.bin[24]" -section_id reference_clock[m
[32m+[m[32mset_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[49] -to "monster:main|enc_err_counter:\\enc_err_counter_y:enc_err_counter_slave|cnt_aux.bin[25]" -section_id reference_clock[m
[32m+[m[32mset_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[50] -to "monster:main|enc_err_counter:\\enc_err_counter_y:enc_err_counter_slave|cnt_aux.bin[26]" -section_id reference_clock[m
[32m+[m[32mset_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[51] -to "monster:main|enc_err_counter:\\enc_err_counter_y:enc_err_counter_slave|cnt_aux.bin[27]" -section_id reference_clock[m
[32m+[m[32mset_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[52] -to "monster:main|enc_err_counter:\\enc_err_counter_y:enc_err_counter_slave|cnt_aux.bin[28]" -section_id reference_clock[m
[32m+[m[32mset_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[53] -to "monster:main|enc_err_counter:\\enc_err_counter_y:enc_err_counter_slave|cnt_aux.bin[29]" -section_id reference_clock[m
[32m+[m[32mset_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[54] -to "monster:main|enc_err_counter:\\enc_err_counter_y:enc_err_counter_slave|cnt_aux.bin[2]" -section_id reference_clock[m
[32m+[m[32mset_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[55] -to "monster:main|enc_err_counter:\\enc_err_counter_y:enc_err_counter_slave|cnt_aux.bin[30]" -section_id reference_clock[m
[32m+[m[32mset_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[56] -to "monster:main|enc_err_counter:\\enc_err_counter_y:enc_err_counter_slave|cnt_aux.bin[31]" -section_id reference_clock[m
[32m+[m[32mset_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[57] -to "monster:main|enc_err_counter:\\enc_err_counter_y:enc_err_counter_slave|cnt_aux.bin[3]" -section_id reference_clock[m
[32m+[m[32mset_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[58] -to "monster:main|enc_err_counter:\\enc_err_counter_y:enc_err_counter_slave|cnt_aux.bin[4]" -section_id reference_clock[m
[32m+[m[32mset_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[59] -to "monster:main|enc_err_counter:\\enc_err_counter_y:enc_err_counter_slave|cnt_aux.bin[5]" -section_id reference_clock[m
[32m+[m[32mset_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[60] -to "monster:main|enc_err_counter:\\enc_err_counter_y:enc_err_counter_slave|cnt_aux.bin[6]" -section_id reference_clock[m
[32m+[m[32mset_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[61] -to "monster:main|enc_err_counter:\\enc_err_counter_y:enc_err_counter_slave|cnt_aux.bin[7]" -section_id reference_clock[m
[32m+[m[32mset_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[62] -to "monster:main|enc_err_counter:\\enc_err_counter_y:enc_err_counter_slave|cnt_aux.bin[8]" -section_id reference_clock[m
[32m+[m[32mset_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[63] -to "monster:main|enc_err_counter:\\enc_err_counter_y:enc_err_counter_slave|cnt_aux.bin[9]" -section_id reference_clock[m
[32m+[m[32mset_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[64] -to "monster:main|enc_err_counter:\\enc_err_counter_y:enc_err_counter_slave|enc_err_aux_i" -section_id reference_clock[m
[32m+[m[32mset_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[65] -to "monster:main|enc_err_counter:\\enc_err_counter_y:enc_err_counter_slave|enc_err_i" -section_id reference_clock[m
[32m+[m[32mset_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[66] -to "monster:main|enc_err_counter:\\enc_err_counter_y:enc_err_counter_slave|overflow_reg[0]" -section_id reference_clock[m
[32m+[m[32mset_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[67] -to "monster:main|enc_err_counter:\\enc_err_counter_y:enc_err_counter_slave|overflow_reg[10]" -section_id reference_clock[m
[32m+[m[32mset_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[68] -to "monster:main|enc_err_counter:\\enc_err_counter_y:enc_err_counter_slave|overflow_reg[11]" -section_id reference_clock[m
[32m+[m[32mset_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[69] -to "monster:main|enc_err_counter:\\enc_err_counter_y:enc_err_counter_slave|overflow_reg[12]" -section_id reference_clock[m
[32m+[m[32mset_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[70] -to "monster:main|enc_err_counter:\\enc_err_counter_y:enc_err_counter_slave|overflow_reg[13]" -section_id reference_clock[m
[32m+[m[32mset_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[71] -to "monster:main|enc_err_counter:\\enc_err_counter_y:enc_err_counter_slave|overflow_reg[14]" -section_id reference_clock[m
[32m+[m[32mset_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[72] -to "monster:main|enc_err_counter:\\enc_err_counter_y:enc_err_counter_slave|overflow_reg[15]" -section_id reference_clock[m
[32m+[m[32mset_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[73] -to "monster:main|enc_err_counter:\\enc_err_counter_y:enc_err_counter_slave|overflow_reg[16]" -section_id reference_clock[m
[32m+[m[32mset_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[74] -to "monster:main|enc_err_counter:\\enc_err_counter_y:enc_err_counter_slave|overflow_reg[17]" -section_id reference_clock[m
[32m+[m[32mset_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[75] -to "monster:main|enc_err_counter:\\enc_err_counter_y:enc_err_counter_slave|overflow_reg[18]" -section_id reference_clock[m
[32m+[m[32mset_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[76] -to "monster:main|enc_err_counter:\\enc_err_counter_y:enc_err_counter_slave|overflow_reg[19]" -section_id reference_clock[m
[32m+[m[32mset_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[77] -to "monster:main|enc_err_counter:\\enc_err_counter_y:enc_err_counter_slave|overflow_reg[1]" -section_id reference_clock[m
[32m+[m[32mset_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[78] -to "monster:main|enc_err_counter:\\enc_err_counter_y:enc_err_counter_slave|overflow_reg[20]" -section_id reference_clock[m
[32m+[m[32mset_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[79] -to "monster:main|enc_err_counter:\\enc_err_counter_y:enc_err_counter_slave|overflow_reg[21]" -section_id reference_clock[m
[32m+[m[32mset_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[80] -to "monster:main|enc_err_counter:\\enc_err_counter_y:enc_err_counter_slave|overflow_reg[22]" -section_id reference_clock[m
[32m+[m[32mset_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[81] -to "monster:main|enc_err_counter:\\enc_err_counter_y:enc_err_counter_slave|overflow_reg[23]" -section_id reference_clock[m
[32m+[m[32mset_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[82] -to "monster:main|enc_err_counter:\\enc_err_counter_y:enc_err_counter_slave|overflow_reg[24]" -section_id reference_clock[m
[32m+[m[32mset_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[83] -to "monster:main|enc_err_counter:\\enc_err_counter_y:enc_err_counter_slave|overflow_reg[25]" -section_id reference_clock[m
[32m+[m[32mset_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[84] -to "monster:main|enc_err_counter:\\enc_err_counter_y:enc_err_counter_slave|overflow_reg[26]" -section_id reference_clock[m
[32m+[m[32mset_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[85] -to "monster:main|enc_err_counter:\\enc_err_counter_y:enc_err_counter_slave|overflow_reg[27]" -section_id reference_clock[m
[32m+[m[32mset_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[86] -to "monster:main|enc_err_counter:\\enc_err_counter_y:enc_err_counter_slave|overflow_reg[28]" -section_id reference_clock[m
[32m+[m[32mset_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[87] -to "monster:main|enc_err_counter:\\enc_err_counter_y:enc_err_counter_slave|overflow_reg[29]" -section_id reference_clock[m
[32m+[m[32mset_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[88] -to "monster:main|enc_err_counter:\\enc_err_counter_y:enc_err_counter_slave|overflow_reg[2]" -section_id reference_clock[m
[32m+[m[32mset_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[89] -to "monster:main|enc_err_counter:\\enc_err_counter_y:enc_err_counter_slave|overflow_reg[30]" -section_id reference_clock[m
[32m+[m[32mset_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[90] -to "monster:main|enc_err_counter:\\enc_err_counter_y:enc_err_counter_slave|overflow_reg[31]" -section_id reference_clock[m
[32m+[m[32mset_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[91] -to "monster:main|enc_err_counter:\\enc_err_counter_y:enc_err_counter_slave|overflow_reg[3]" -section_id reference_clock[m
[32m+[m[32mset_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[92] -to "monster:main|enc_err_counter:\\enc_err_counter_y:enc_err_counter_slave|overflow_reg[4]" -section_id reference_clock[m
[32m+[m[32mset_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[93] -to "monster:main|enc_err_counter:\\enc_err_counter_y:enc_err_counter_slave|overflow_reg[5]" -section_id reference_clock[m
[32m+[m[32mset_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[94] -to "monster:main|enc_err_counter:\\enc_err_counter_y:enc_err_counter_slave|overflow_reg[6]" -section_id reference_clock[m
[32m+[m[32mset_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[95] -to "monster:main|enc_err_counter:\\enc_err_counter_y:enc_err_counter_slave|overflow_reg[7]" -section_id reference_clock[m
[32m+[m[32mset_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[96] -to "monster:main|enc_err_counter:\\enc_err_counter_y:enc_err_counter_slave|overflow_reg[8]" -section_id reference_clock[m
[32m+[m[32mset_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[97] -to "monster:main|enc_err_counter:\\enc_err_counter_y:enc_err_counter_slave|overflow_reg[9]" -section_id reference_clock[m
[32m+[m[32mset_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[98] -to "monster:main|enc_err_counter:\\enc_err_counter_y:enc_err_counter_slave|overflow_reg_aux[0]" -section_id reference_clock[m
[32m+[m[32mset_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[99] -to "monster:main|enc_err_counter:\\enc_err_counter_y:enc_err_counter_slave|overflow_reg_aux[10]" -section_id reference_clock[m
[32m+[m[32mset_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[100] -to "monster:main|enc_err_counter:\\enc_err_counter_y:enc_err_counter_slave|overflow_reg_aux[11]" -section_id reference_clock[m
[32m+[m[32mset_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[101] -to "monster:main|enc_err_counter:\\enc_err_counter_y:enc_err_counter_slave|overflow_reg_aux[12]" -section_id reference_clock[m
[32m+[m[32mset_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[102] -to "monster:main|enc_err_counter:\\enc_err_counter_y:enc_err_counter_slave|overflow_reg_aux[13]" -section_id reference_clock[m
[32m+[m[32mset_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[103] -to "monster:main|enc_err_counter:\\enc_err_counter_y:enc_err_counter_slave|overflow_reg_aux[14]" -section_id reference_clock[m
[32m+[m[32mset_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[104] -to "monster:main|enc_err_counter:\\enc_err_counter_y:enc_err_counter_slave|overflow_reg_aux[15]" -section_id reference_clock[m
[32m+[m[32mset_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[105] -to "monster:main|enc_err_counter:\\enc_err_counter_y:enc_err_counter_slave|overflow_reg_aux[16]" -section_id reference_clock[m
[32m+[m[32mset_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[106] -to "monster:main|enc_err_counter:\\enc_err_counter_y:enc_err_counter_slave|overflow_reg_aux[17]" -section_id reference_clock[m
[32m+[m[32mset_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[107] -to "monster:main|enc_err_counter:\\enc_err_counter_y:enc_err_counter_slave|overflow_reg_aux[18]" -section_id reference_clock[m
[32m+[m[32mset_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[108] -to "monster:main|enc_err_counter:\\enc_err_counter_y:enc_err_counter_slave|overflow_reg_aux[19]" -section_id reference_clock[m
[32m+[m[32mset_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[109] -to "monster:main|enc_err_counter:\\enc_err_counter_y:enc_err_counter_slave|overflow_reg_aux[1]" -section_id reference_clock[m
[32m+[m[32mset_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[110] -to "monster:main|enc_err_counter:\\enc_err_counter_y:enc_err_counter_slave|overflow_reg_aux[20]" -section_id reference_clock[m
[32m+[m[32mset_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[111] -to "monster:main|enc_err_counter:\\enc_err_counter_y:enc_err_counter_slave|overflow_reg_aux[21]" -section_id reference_clock[m
[32m+[m[32mset_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[112] -to "monster:main|enc_err_counter:\\enc_err_counter_y:enc_err_counter_slave|overflow_reg_aux[22]" -section_id reference_clock[m
[32m+[m[32mset_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[113] -to "monster:main|enc_err_counter:\\enc_err_counter_y:enc_err_counter_slave|overflow_reg_aux[23]" -section_id reference_clock[m
[32m+[m[32mset_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[114] -to "monster:main|enc_err_counter:\\enc_err_counter_y:enc_err_counter_slave|overflow_reg_aux[24]" -section_id reference_clock[m
[32m+[m[32mset_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[115] -to "monster:main|enc_err_counter:\\enc_err_counter_y:enc_err_counter_slave|overflow_reg_aux[25]" -section_id reference_clock[m
[32m+[m[32mset_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[116] -to "monster:main|enc_err_counter:\\enc_err_counter_y:enc_err_counter_slave|overflow_reg_aux[26]" -section_id reference_clock[m
[32m+[m[32mset_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[117] -to "monster:main|enc_err_counter:\\enc_err_counter_y:enc_err_counter_slave|overflow_reg_aux[27]" -section_id reference_clock[m
[32m+[m[32mset_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[118] -to "monster:main|enc_err_counter:\\enc_err_counter_y:enc_err_counter_slave|overflow_reg_aux[28]" -section_id reference_clock[m
[32m+[m[32mset_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[119] -to "monster:main|enc_err_counter:\\enc_err_counter_y:enc_err_counter_slave|overflow_reg_aux[29]" -section_id reference_clock[m
[32m+[m[32mset_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[120] -to "monster:main|enc_err_counter:\\enc_err_counter_y:enc_err_counter_slave|overflow_reg_aux[2]" -section_id reference_clock[m
[32m+[m[32mset_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[121] -to "monster:main|enc_err_counter:\\enc_err_counter_y:enc_err_counter_slave|overflow_reg_aux[30]" -section_id reference_clock[m
[32m+[m[32mset_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[122] -to "monster:main|enc_err_counter:\\enc_err_counter_y:enc_err_counter_slave|overflow_reg_aux[31]" -section_id reference_clock[m
[32m+[m[32mset_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[123] -to "monster:main|enc_err_counter:\\enc_err_counter_y:enc_err_counter_slave|overflow_reg_aux[3]" -section_id reference_clock[m
[32m+[m[32mset_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[124] -to "monster:main|enc_err_counter:\\enc_err_counter_y:enc_err_counter_slave|overflow_reg_aux[4]" -section_id reference_clock[m
[32m+[m[32mset_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[125] -to "monster:main|enc_err_counter:\\enc_err_counter_y:enc_err_counter_slave|overflow_reg_aux[5]" -section_id reference_clock[m
[32m+[m[32mset_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[126] -to "monster:main|enc_err_counter:\\enc_err_counter_y:enc_err_counter_slave|overflow_reg_aux[6]" -section_id reference_clock[m
[32m+[m[32mset_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[127] -to "monster:main|enc_err_counter:\\enc_err_counter_y:enc_err_counter_slave|overflow_reg_aux[7]" -section_id reference_clock[m
[32m+[m[32mset_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[128] -to "monster:main|enc_err_counter:\\enc_err_counter_y:enc_err_counter_slave|overflow_reg_aux[8]" -section_id reference_clock[m
[32m+[m[32mset_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[129] -to "monster:main|enc_err_counter:\\enc_err_counter_y:enc_err_counter_slave|overflow_reg_aux[9]" -section_id reference_clock[m
[32m+[m[32mset_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[130] -to "monster:main|enc_err_counter:\\enc_err_counter_y:enc_err_counter_slave|rst_counter_ref" -section_id reference_clock[m
[32m+[m[32mset_instance_assignment -name CONNECT_TO_SLD_NODE_ENTITY_PORT acq_data_in[131] -to "monster:main|enc_err_counter:\\enc_err_counter_y:enc_err_counter_slave|rst_counter_ref_aux" -section_id reference_clock[m
[32m+[m[32mset_global_assignment -name SLD_NODE_PARAMETER_ASSIGNMENT "SLD_RAM_BLOCK_TYPE=AUTO" -section_id reference_clock[m
[32m+[m[32mset_global_assignment -name SLD_NODE_PARAMETER_ASSIGNMENT "SLD_DATA_BITS=132" -section_id reference_clock[m
[32m+[m[32mset_global_assignment -name SLD_NODE_PARAMETER_ASSIGNMENT "SLD_TRIGGER_BITS=2" -section_id reference_clock[m
[32m+[m[32mset_global_assignment -name SLD_NODE_PARAMETER_ASSIGNMENT "SLD_STORAGE_QUALIFIER_BITS=132" -section_id reference_clock[m
[32m+[m[32mset_global_assignment -name SLD_NODE_PARAMETER_ASSIGNMENT "SLD_NODE_INFO=805334529" -section_id reference_clock[m
[32m+[m[32mset_global_assignment -name SLD_NODE_PARAMETER_ASSIGNMENT "SLD_POWER_UP_TRIGGER=0" -section_id reference_clock[m
[32m+[m[32mset_global_assignment -name SLD_NODE_PARAMETER_ASSIGNMENT "SLD_INVERSION_MASK=00000000000000000000000000" -section_id reference_clock[m
[32m+[m[32mset_global_assignment -name SLD_NODE_PARAMETER_ASSIGNMENT "SLD_INVERSION_MASK_LENGTH=26" -section_id reference_clock[m
[32m+[m[32mset_global_assignment -name SLD_NODE_PARAMETER_ASSIGNMENT "SLD_STORAGE_QUALIFIER_INVERSION_MASK_LENGTH=0" -section_id reference_clock[m
[32m+[m[32mset_global_assignment -name SLD_NODE_PARAMETER_ASSIGNMENT "SLD_SEGMENT_SIZE=4096" -section_id reference_clock[m
[32m+[m[32mset_global_assignment -name SLD_NODE_PARAMETER_ASSIGNMENT "SLD_ATTRIBUTE_MEM_MODE=OFF" -section_id reference_clock[m
[32m+[m[32mset_global_assignment -name SLD_NODE_PARAMETER_ASSIGNMENT "SLD_STATE_FLOW_USE_GENERATED=0" -section_id reference_clock[m
[32m+[m[32mset_global_assignment -name SLD_NODE_PARAMETER_ASSIGNMENT "SLD_STATE_BITS=11" -section_id reference_clock[m
[32m+[m[32mset_global_assignment -name SLD_NODE_PARAMETER_ASSIGNMENT "SLD_BUFFER_FULL_STOP=1" -section_id reference_clock[m
[32m+[m[32mset_global_assignment -name SLD_NODE_PARAMETER_ASSIGNMENT "SLD_CURRENT_RESOURCE_WIDTH=1" -section_id reference_clock[m
[32m+[m[32mset_global_assignment -name SLD_NODE_PARAMETER_ASSIGNMENT "SLD_INCREMENTAL_ROUTING=1" -section_id reference_clock[m
[32m+[m[32mset_instance_assignment -name POST_FIT_CONNECT_TO_SLD_NODE_ENTITY_PORT crc[0] -to reference_clock|vcc -section_id reference_clock[m
[32m+[m[32mset_instance_assignment -name POST_FIT_CONNECT_TO_SLD_NODE_ENTITY_PORT crc[1] -to reference_clock|vcc -section_id reference_clock[m
[32m+[m[32mset_instance_assignment -name POST_FIT_CONNECT_TO_SLD_NODE_ENTITY_PORT crc[2] -to reference_clock|vcc -section_id reference_clock[m
[32m+[m[32mset_instance_assignment -name POST_FIT_CONNECT_TO_SLD_NODE_ENTITY_PORT crc[3] -to reference_clock|gnd -section_id reference_clock[m
[32m+[m[32mset_instance_assignment -name POST_FIT_CONNECT_TO_SLD_NODE_ENTITY_PORT crc[4] -to reference_clock|gnd -section_id reference_clock[m
[32m+[m[32mset_instance_assignment -name POST_FIT_CONNECT_TO_SLD_NODE_ENTITY_PORT crc[5] -to reference_clock|gnd -section_id reference_clock[m
[32m+[m[32mset_instance_assignment -name POST_FIT_CONNECT_TO_SLD_NODE_ENTITY_PORT crc[6] -to reference_clock|vcc -section_id reference_clock[m
[32m+[m[32mset_instance_assignment -name POST_FIT_CONNECT_TO_SLD_NODE_ENTITY_PORT crc[7] -to reference_clock|gnd -section_id reference_clock[m
[32m+[m[32mset_instance_assignment -name POST_FIT_CONNECT_TO_SLD_NODE_ENTITY_PORT crc[8] -to reference_clock|gnd -section_id reference_clock[m
[32m+[m[32mset_instance_assignment -name POST_FIT_CONNECT_TO_SLD_NODE_ENTITY_PORT crc[9] -to reference_clock|gnd -section_id reference_clock[m
[32m+[m[32mset_instance_assignment -name POST_FIT_CONNECT_TO_SLD_NODE_ENTITY_PORT crc[10] -to reference_clock|vcc -section_id reference_clock[m
[32m+[m[32mset_instance_assignment -name POST_FIT_CONNECT_TO_SLD_NODE_ENTITY_PORT crc[11] -to reference_clock|vcc -section_id reference_clock[m
[32m+[m[32mset_instance_assignment -name POST_FIT_CONNECT_TO_SLD_NODE_ENTITY_PORT crc[12] -to reference_clock|gnd -section_id reference_clock[m
[32m+[m[32mset_instance_assignment -name POST_FIT_CONNECT_TO_SLD_NODE_ENTITY_PORT crc[13] -to reference_clock|vcc -section_id reference_clock[m
[32m+[m[32mset_instance_assignment -name POST_FIT_CONNECT_TO_SLD_NODE_ENTITY_PORT crc[14] -to reference_clock|gnd -section_id reference_clock[m
[32m+[m[32mset_instance_assignment -name POST_FIT_CONNECT_TO_SLD_NODE_ENTITY_PORT crc[15] -to reference_clock|gnd -section_id reference_clock[m
[32m+[m[32mset_instance_assignment -name POST_FIT_CONNECT_TO_SLD_NODE_ENTITY_PORT crc[16] -to reference_clock|vcc -section_id reference_clock[m
[32m+[m[32mset_instance_assignment -name POST_FIT_CONNECT_TO_SLD_NODE_ENTITY_PORT crc[17] -to reference_clock|gnd -section_id reference_clock[m
[32m+[m[32mset_instance_assignment -name POST_FIT_CONNECT_TO_SLD_NODE_ENTITY_PORT crc[18] -to reference_clock|gnd -section_id reference_clock[m
[32m+[m[32mset_instance_assignment -name POST_FIT_CONNECT_TO_SLD_NODE_ENTITY_PORT crc[19] -to reference_clock|gnd -section_id reference_clock[m
[32m+[m[32mset_instance_assignment -name POST_FIT_CONNECT_TO_SLD_NODE_ENTITY_PORT crc[20] -to reference_clock|gnd -section_id reference_clock[m
[32m+[m[32mset_instance_assignment -name POST_FIT_CONNECT_TO_SLD_NODE_ENTITY_PORT crc[21] -to reference_clock|vcc -section_id reference_clock[m
[32m+[m[32mset_instance_assignment -name POST_FIT_CONNECT_TO_SLD_NODE_ENTITY_PORT crc[22] -to reference_clock|gnd -section_id reference_clock[m
[32m+[m[32mset_instance_assignment -name POST_FIT_CONNECT_TO_SLD_NODE_ENTITY_PORT crc[23] -to reference_clock|vcc -section_id reference_clock[m
[32m+[m[32mset_instance_assignment -name POST_FIT_CONNECT_TO_SLD_NODE_ENTITY_PORT crc[24] -to reference_clock|gnd -section_id reference_clock[m
[32m+[m[32mset_instance_assignment -name POST_FIT_CONNECT_TO_SLD_NODE_ENTITY_PORT crc[25] -to reference_clock|vcc -section_id reference_clock[m
[32m+[m[32mset_instance_assignment -name POST_FIT_CONNECT_TO_SLD_NODE_ENTITY_PORT crc[26] -to reference_clock|gnd -section_id reference_clock[m
[32m+[m[32mset_instance_assignment -name POST_FIT_CONNECT_TO_SLD_NODE_ENTITY_PORT crc[27] -to reference_clock|vcc -section_id reference_clock[m
[32m+[m[32mset_instance_assignment -name POST_FIT_CONNECT_TO_SLD_NODE_ENTITY_PORT crc[28] -to reference_clock|vcc -section_id reference_clock[m
[32m+[m[32mset_instance_assignment -name POST_FIT_CONNECT_TO_SLD_NODE_ENTITY_PORT crc[29] -to reference_clock|gnd -section_id reference_clock[m
[32m+[m[32mset_instance_assignment -name POST_FIT_CONNECT_TO_SLD_NODE_ENTITY_PORT crc[30] -to reference_clock|gnd -section_id reference_clock[m
[32m+[m[32mset_instance_assignment -name POST_FIT_CONNECT_TO_SLD_NODE_ENTITY_PORT crc[31] -to reference_clock|gnd -section_id reference_clock[m
[32m+[m[32mset_global_assignment -name SLD_NODE_PARAMETER_ASSIGNMENT "SLD_TRIGGER_LEVEL=1" -section_id reference_clock[m
[32m+[m[32mset_global_assignment -name SLD_NODE_PARAMETER_ASSIGNMENT "SLD_SAMPLE_DEPTH=4096" -section_id reference_clock[m
[32m+[m[32mset_global_assignment -name SLD_NODE_PARAMETER_ASSIGNMENT "SLD_TRIGGER_IN_ENABLED=0" -section_id reference_clock[m
[32m+[m[32mset_global_assignment -name SLD_NODE_PARAMETER_ASSIGNMENT "SLD_TRIGGER_PIPELINE=0" -section_id reference_clock[m
[32m+[m[32mset_global_assignment -name SLD_NODE_PARAMETER_ASSIGNMENT "SLD_RAM_PIPELINE=0" -section_id reference_clock[m
[32m+[m[32mset_global_assignment -name SLD_NODE_PARAMETER_ASSIGNMENT "SLD_COUNTER_PIPELINE=0" -section_id reference_clock[m
[32m+[m[32mset_global_assignment -name SLD_NODE_PARAMETER_ASSIGNMENT "SLD_ADVANCED_TRIGGER_ENTITY=sld_reserved_pci_control_reference_clock_1_9b4," -section_id reference_clock[m
[32m+[m[32mset_global_assignment -name SLD_NODE_PARAMETER_ASSIGNMENT "SLD_TRIGGER_LEVEL_PIPELINE=1" -section_id reference_clock[m
[32m+[m[32mset_global_assignment -name SLD_NODE_PARAMETER_ASSIGNMENT "SLD_ENABLE_ADVANCED_TRIGGER=1" -section_id reference_clock[m
[32m+[m[32mset_global_assignment -name SLD_FILE db/enc_err_counter_stp_auto_stripped.stp[m
[32m+[m[32mset_instance_assignment -name PARTITION_HIERARCHY root_partition -to | -section_id Top[m
\ No newline at end of file[m
[1mdiff --git a/syn/gsi_pexp/control/pexp_control.qsf b/syn/gsi_pexp/control/pexp_control.qsf[m
[1mindex a58f97977..5aa6201d4 100644[m
[1m--- a/syn/gsi_pexp/control/pexp_control.qsf[m
[1m+++ b/syn/gsi_pexp/control/pexp_control.qsf[m
[36m@@ -1,7 +1,11 @@[m
 [m
 [m
[32m+[m
[32m+[m
[32m+[m
 set_global_assignment -name ACTIVE_SERIAL_CLOCK FREQ_100MHZ[m
 set_global_assignment -name ADV_NETLIST_OPT_SYNTH_WYSIWYG_REMAP OFF[m
[32m+[m[32mset_global_assignment -name AHDL_FILE ../../../modules/modulbus/i2c.tdf[m
 set_global_assignment -name ALLOW_POWER_UP_DONT_CARE OFF[m
 set_global_assignment -name AUTO_SHIFT_REGISTER_RECOGNITION OFF[m
 set_global_assignment -name CRC_ERROR_OPEN_DRAIN ON[m
[36m@@ -123,7 +127,24 @@[m [mset_global_assignment -name POWER_PRESET_COOLING_SOLUTION "23 MM HEAT SINK WITH[m
 set_global_assignment -name POWER_USE_DEVICE_CHARACTERISTICS MAXIMUM[m
 set_global_assignment -name PRE_FLOW_SCRIPT_FILE "quartus_sh:pexp_control.tcl"[m
 set_global_assignment -name PROJECT_CREATION_TIME_DATE "11:00:25 FEBRUARY 13, 2012"[m
[32m+[m[32mset_global_assignment -name QIP_FILE "../../../ip_cores/general-cores/platform/altera/networks/arria5/dual_region.qip"[m
[32m+[m[32mset_global_assignment -name QIP_FILE "../../../ip_cores/general-cores/platform/altera/networks/arria5/global_region.qip"[m
[32m+[m[32mset_global_assignment -name QIP_FILE "../../../ip_cores/general-cores/platform/altera/networks/arria5_networks.qip"[m
[32m+[m[32mset_global_assignment -name QIP_FILE "../../../ip_cores/general-cores/platform/altera/networks/arria5/single_region.qip"[m
[32m+[m[32mset_global_assignment -name QIP_FILE "../../../ip_cores/general-cores/platform/altera/wb_pcie/arria5_pcie_hip.qip"[m
[32m+[m[32mset_global_assignment -name QIP_FILE "../../../ip_cores/general-cores/platform/altera/wb_pcie/arria5_pcie.qip"[m
[32m+[m[32mset_global_assignment -name QIP_FILE "../../../ip_cores/general-cores/platform/altera/wb_pcie/arria5_pcie_reconf.qip"[m
[32m+[m[32mset_global_assignment -name QIP_FILE "../../../ip_cores/wr-cores/platform/altera/wr_arria5_phy/arria5_phy16.qip"[m
[32m+[m[32mset_global_assignment -name QIP_FILE "../../../ip_cores/wr-cores/platform/altera/wr_arria5_phy/arria5_phy8.qip"[m
[32m+[m[32mset_global_assignment -name QIP_FILE "../../../ip_cores/wr-cores/platform/altera/wr_arria5_phy/arria5_phy_reconf.qip"[m
[32m+[m[32mset_global_assignment -name QIP_FILE ../../../modules/nau8811/src/hdl/altera_pll/audio_pll_ref.qip[m
[32m+[m[32mset_global_assignment -name QIP_FILE ../../../modules/pll/arria5/arria5_pll.qip[m
[32m+[m[32mset_global_assignment -name QIP_FILE ../../../modules/pll/arria5/dmtd_pll5.qip[m
[32m+[m[32mset_global_assignment -name QIP_FILE ../../../modules/pll/arria5/ref_pll5.qip[m
[32m+[m[32mset_global_assignment -name QIP_FILE ../../../modules/pll/arria5/sys_pll5.qip[m
[32m+[m[32mset_global_assignment -name QSYS_FILE ../../../modules/temp_sens/temp_sens.qsys[m
 set_global_assignment -name RELEASE_CLEARS_BEFORE_TRI_STATES ON[m
[32m+[m[32mset_global_assignment -name SDC_FILE ../../../top/common/arria5.sdc[m
 set_global_assignment -name SEED 315[m
 set_global_assignment -name SMART_RECOMPILE ON[m
 set_global_assignment -name STRATIX_DEVICE_IO_STANDARD "2.5 V"[m
[36m@@ -135,1017 +156,995 @@[m [mset_global_assignment -name SYNCHRONIZER_IDENTIFICATION "FORCED IF ASYNCHRONOUS"[m
 set_global_assignment -name SYNTH_TIMING_DRIVEN_SYNTHESIS ON[m
 set_global_assignment -name TIMING_ANALYZER_DO_CCPP_REMOVAL ON[m
 set_global_assignment -name TIMING_ANALYZER_MULTICORNER_ANALYSIS ON[m
[32m+[m[32mset_global_assignment -name TOP_LEVEL_ENTITY pexp_control[m
 set_global_assignment -name TRI_STATE_SPI_PINS ON[m
 set_global_assignment -name USE_CONFIGURATION_DEVICE ON[m
[31m-set_global_assignment -name VHDL_INPUT_VERSION VHDL_2008[m
[31m-set_global_assignment -name VHDL_SHOW_LMF_MAPPING_MESSAGES OFF[m
[31m-set_instance_assignment -name FAST_INPUT_REGISTER ON -to ctl[m
[31m-set_instance_assignment -name FAST_INPUT_REGISTER ON -to fd[m
[31m-set_instance_assignment -name FAST_INPUT_REGISTER ON -to pa[m
[31m-set_instance_assignment -name FAST_OUTPUT_ENABLE_REGISTER ON -to fd[m
[31m-set_instance_assignment -name FAST_OUTPUT_REGISTER ON -to fd[m
[31m-set_instance_assignment -name FAST_OUTPUT_REGISTER ON -to pa[m
[31m-set_instance_assignment -name FAST_OUTPUT_REGISTER ON -to slrd[m
[31m-set_instance_assignment -name FAST_OUTPUT_REGISTER ON -to slwr[m
[31m-set_instance_assignment -name GLOBAL_SIGNAL GLOBAL_CLOCK -to "monster:main|altera_reset:reset|nresets[1][0]"[m
[31m-set_instance_assignment -name GLOBAL_SIGNAL GLOBAL_CLOCK -to "monster:main|altera_reset:reset|nresets[3][0]"[m
[31m-set_instance_assignment -name GLOBAL_SIGNAL GLOBAL_CLOCK -to "monster:main|xwr_core:U_WR_CORE|wr_core:WRPC|wrc_periph:PERIPH|rst_wrc_n_o~0"[m
[31m-set_instance_assignment -name GLOBAL_SIGNAL PERIPHERY_CLOCK -to "monster:main|eb_master_slave_wrapper:eb|eb_master_top:\\MS1:U_ebm|s_rst_n"[m
[31m-set_instance_assignment -name GLOBAL_SIGNAL REGIONAL_CLOCK -to "monster:main|ez_usb:\\usb_y:usb|nreset"[m
[31m-set_instance_assignment -name GLOBAL_SIGNAL REGIONAL_CLOCK -to "monster:main|global_region:phase_clk|global_region_altclkctrl_bdh:global_region_altclkctrl_bdh_component|wire_sd1_outclk"[m
[31m-set_instance_assignment -name GLOBAL_SIGNAL REGIONAL_CLOCK -to "monster:main|xwr_core:U_WR_CORE|wr_core:WRPC|wrc_periph:PERIPH|rst_net_n_o"[m
[31m-set_instance_assignment -name GLOBAL_SIGNAL REGIONAL_CLOCK -to pcie_refclk_i*[m
[31m-set_instance_assignment -name INPUT_TERMINATION DIFFERENTIAL -to clk_125m_local_i[m
[31m-set_instance_assignment -name INPUT_TERMINATION DIFFERENTIAL -to clk_125m_pllref_i[m
[31m-set_instance_assignment -name INPUT_TERMINATION DIFFERENTIAL -to clk_lvtio_i[m
[31m-set_instance_assignment -name INPUT_TERMINATION DIFFERENTIAL -to lvtio_in_n_i[1][m
[31m-set_instance_assignment -name INPUT_TERMINATION DIFFERENTIAL -to lvtio_in_n_i[2][m
[31m-set_instance_assignment -name INPUT_TERMINATION DIFFERENTIAL -to lvtio_in_n_i[3][m
[31m-set_instance_assignment -name INPUT_TERMINATION DIFFERENTIAL -to lvtio_in_n_i[4][m
[31m-set_instance_assignment -name INPUT_TERMINATION DIFFERENTIAL -to lvtio_in_n_i[5][m
[31m-set_instance_assignment -name INPUT_TERMINATION DIFFERENTIAL -to lvtio_in_p_i[1][m
[31m-set_instance_assignment -name INPUT_TERMINATION DIFFERENTIAL -to lvtio_in_p_i[2][m
[31m-set_instance_assignment -name INPUT_TERMINATION DIFFERENTIAL -to lvtio_in_p_i[3][m
[31m-set_instance_assignment -name INPUT_TERMINATION DIFFERENTIAL -to lvtio_in_p_i[4][m
[31m-set_instance_assignment -name INPUT_TERMINATION DIFFERENTIAL -to lvtio_in_p_i[5][m
[31m-set_instance_assignment -name IO_STANDARD "1.5-V PCML" -to pcie_rx_i[0][m
[31m-set_instance_assignment -name IO_STANDARD "1.5-V PCML" -to pcie_rx_i[1][m
[31m-set_instance_assignment -name IO_STANDARD "1.5-V PCML" -to pcie_rx_i[2][m
[31m-set_instance_assignment -name IO_STANDARD "1.5-V PCML" -to pcie_rx_i[3][m
[31m-set_instance_assignment -name IO_STANDARD "1.5-V PCML" -to pcie_tx_o[0][m
[31m-set_instance_assignment -name IO_STANDARD "1.5-V PCML" -to pcie_tx_o[1][m
[31m-set_instance_assignment -name IO_STANDARD "1.5-V PCML" -to pcie_tx_o[2][m
[31m-set_instance_assignment -name IO_STANDARD "1.5-V PCML" -to pcie_tx_o[3][m
[31m-set_instance_assignment -name IO_STANDARD "1.5-V PCML" -to sfp_rxp_i[m
[31m-set_instance_assignment -name IO_STANDARD "1.5-V PCML" -to sfp_txp_o[m
[31m-set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to con[1][m
[31m-set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to con[2][m
[31m-set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to con[3][m
[31m-set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to con[4][m
[31m-set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to con[5][m
[31m-set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to ctl[0][m
[31m-set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to ctl[1][m
[31m-set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to ctl[2][m
[31m-set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to dis_ai_i[0][m
[31m-set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to dis_ai_i[1][m
[31m-set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to dis_di_o[0][m
[31m-set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to dis_di_o[1][m
[31m-set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to dis_di_o[2][m
[31m-set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to dis_di_o[3][m
[31m-set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to dis_di_o[4][m
[31m-set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to dis_di_o[5][m
[31m-set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to dis_di_o[6][m
[31m-set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to dis_do_i[m
[31m-set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to dis_rst_o[m
[31m-set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to dis_wr_o[m
[31m-set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to fd[0][m
[31m-set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to fd[1][m
[31m-set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to fd[2][m
[31m-set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to fd[3][m
[31m-set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to fd[4][m
[31m-set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to fd[5][m
[31m-set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to fd[6][m
[31m-set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to fd[7][m
[31m-set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to fpga_res_i[m
[31m-set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to hpw[0][m
[31m-set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to hpw[1][m
[31m-set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to hpw[10][m
[31m-set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to hpw[11][m
[31m-set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to hpw[12][m
[31m-set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to hpw[13][m
[31m-set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to hpw[14][m
[31m-set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to hpw[15][m
[31m-set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to hpw[2][m
[31m-set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to hpw[3][m
[31m-set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to hpw[4][m
[31m-set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to hpw[5][m
[31m-set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to hpw[6][m
[31m-set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to hpw[7][m
[31m-set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to hpw[8][m
[31m-set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to hpw[9][m
[31m-set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to hpwck[m
[31m-set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to hswf_i[1][m
[31m-set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to hswf_i[2][m
[31m-set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to hswf_i[3][m
[31m-set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to hswf_i[4][m
[31m-set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to ifclk[m
[31m-set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to led_status_o[1][m
[31m-set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to led_status_o[2][m
[31m-set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to led_status_o[3][m
[31m-set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to led_status_o[4][m
[31m-set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to led_status_o[5][m
[31m-set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to led_status_o[6][m
[31m-set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to led_user_o[1][m
[31m-set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to led_user_o[2][m
[31m-set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to led_user_o[3][m
[31m-set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to led_user_o[4][m
[31m-set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to led_user_o[5][m
[31m-set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to led_user_o[6][m
[31m-set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to led_user_o[7][m
[31m-set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to led_user_o[8][m
[31m-set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to nres_i[m
[31m-set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to pa[0][m
[31m-set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to pa[1][m
[31m-set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to pa[2][m
[31m-set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to pa[3][m
[31m-set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to pa[4][m
[31m-set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to pa[5][m
[31m-set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to pa[6][m
[31m-set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to pa[7][m
[31m-set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to rom_data_io[m
[31m-set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to slrd[m
[31m-set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to slwr[m
[31m-set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to uclk[m
[31m-set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to ures[m
[31m-set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to wakeup[m
[31m-set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to wr_dac_din_o[m
[31m-set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to wr_dac_sclk_o[m
[31m-set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to wr_ndac_cs_o[1][m
[31m-set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to wr_ndac_cs_o[2][m
[31m-set_instance_assignment -name IO_STANDARD LVDS -to clk_125m_local_i[m
[31m-set_instance_assignment -name IO_STANDARD LVDS -to clk_125m_pllref_i[m
[31m-set_instance_assignment -name IO_STANDARD LVDS -to clk_lvtio_i[m
[31m-set_instance_assignment -name IO_STANDARD LVDS -to clk_sfp_ref_i[m
[31m-set_instance_assignment -name IO_STANDARD LVDS -to "clk_sfp_ref_i(n)"[m
[31m-set_instance_assignment -name IO_STANDARD LVDS -to lvtio_in_n_i[1][m
[31m-set_instance_assignment -name IO_STANDARD LVDS -to lvtio_in_n_i[2][m
[31m-set_instance_assignment -name IO_STANDARD LVDS -to lvtio_in_n_i[3][m
[31m-set_instance_assignment -name IO_STANDARD LVDS -to lvtio_in_n_i[4][m
[31m-set_instance_assignment -name IO_STANDARD LVDS -to lvtio_in_n_i[5][m
[31m-set_instance_assignment -name IO_STANDARD LVDS -to lvtio_in_p_i[1][m
[31m-set_instance_assignment -name IO_STANDARD LVDS -to lvtio_in_p_i[2][m
[31m-set_instance_assignment -name IO_STANDARD LVDS -to lvtio_in_p_i[3][m
[31m-set_instance_assignment -name IO_STANDARD LVDS -to lvtio_in_p_i[4][m
[31m-set_instance_assignment -name IO_STANDARD LVDS -to lvtio_in_p_i[5][m
[31m-set_instance_assignment -name IO_STANDARD LVDS -to lvtio_out_n_o[1][m
[31m-set_instance_assignment -name IO_STANDARD LVDS -to lvtio_out_n_o[2][m
[31m-set_instance_assignment -name IO_STANDARD LVDS -to lvtio_out_n_o[3][m
[31m-set_instance_assignment -name IO_STANDARD LVDS -to lvtio_out_n_o[4][m
[31m-set_instance_assignment -name IO_STANDARD LVDS -to lvtio_out_n_o[5][m
[31m-set_instance_assignment -name IO_STANDARD LVDS -to lvtio_out_p_o[1][m
[31m-set_instance_assignment -name IO_STANDARD LVDS -to lvtio_out_p_o[2][m
[31m-set_instance_assignment -name IO_STANDARD LVDS -to lvtio_out_p_o[3][m
[31m-set_instance_assignment -name IO_STANDARD LVDS -to lvtio_out_p_o[4][m
[31m-set_instance_assignment -name IO_STANDARD LVDS -to lvtio_out_p_o[5][m
[31m-set_instance_assignment -name IO_STANDARD LVDS -to pcie_refclk_i[m
[31m-set_instance_assignment -name LL_MEMBER_OF flash -to "monster:main|flash_top:\\flash_a5:flash|wb_spi_flash:wb|r_data_i[0]" -section_id flash[m
[31m-set_instance_assignment -name LL_MEMBER_OF flash -to "monster:main|flash_top:\\flash_a5:flash|wb_spi_flash:wb|r_data_i[1]" -section_id flash[m
[31m-set_instance_assignment -name LL_MEMBER_OF flash -to "monster:main|flash_top:\\flash_a5:flash|wb_spi_flash:wb|r_data_i[2]" -section_id flash[m
[31m-set_instance_assignment -name LL_MEMBER_OF flash -to "monster:main|flash_top:\\flash_a5:flash|wb_spi_flash:wb|r_data_i[3]" -section_id flash[m
[31m-set_instance_assignment -name LL_MEMBER_OF flash -to "monster:main|flash_top:\\flash_a5:flash|wb_spi_flash:wb|r_ncs" -section_id flash[m
[31m-set_instance_assignment -name LL_MEMBER_OF flash -to "monster:main|flash_top:\\flash_a5:flash|wb_spi_flash:wb|r_oe[0]" -section_id flash[m
[31m-set_instance_assignment -name LL_MEMBER_OF flash -to "monster:main|flash_top:\\flash_a5:flash|wb_spi_flash:wb|r_oe[1]" -section_id flash[m
[31m-set_instance_assignment -name LL_MEMBER_OF flash -to "monster:main|flash_top:\\flash_a5:flash|wb_spi_flash:wb|r_oe[2]" -section_id flash[m
[31m-set_instance_assignment -name LL_MEMBER_OF flash -to "monster:main|flash_top:\\flash_a5:flash|wb_spi_flash:wb|r_oe[3]" -section_id flash[m
[31m-set_instance_assignment -name LL_MEMBER_OF flash -to "monster:main|flash_top:\\flash_a5:flash|wb_spi_flash:wb|r_shift_o[28]" -section_id flash[m
[31m-set_instance_assignment -name LL_MEMBER_OF flash -to "monster:main|flash_top:\\flash_a5:flash|wb_spi_flash:wb|r_shift_o[29]" -section_id flash[m
[31m-set_instance_assignment -name LL_MEMBER_OF flash -to "monster:main|flash_top:\\flash_a5:flash|wb_spi_flash:wb|r_shift_o[30]" -section_id flash[m
[31m-set_instance_assignment -name LL_MEMBER_OF flash -to "monster:main|flash_top:\\flash_a5:flash|wb_spi_flash:wb|r_shift_o[31]" -section_id flash[m
[31m-set_instance_assignment -name LL_MEMBER_OF ref_pll_out0_125mhz -to "monster:main|ref_pll5:\\ref_a5:ref_inst|ref_pll5_0002:ref_pll5_inst|altera_pll:altera_pll_i|altera_pll_dps_lcell_comb:lcell_cntsel_int_0|combout" -section_id ref_pll_out0_125mhz[m
[31m-set_instance_assignment -name LL_MEMBER_OF ref_pll_out1_200mhz -to "monster:main|ref_pll5:\\ref_a5:ref_inst|ref_pll5_0002:ref_pll5_inst|altera_pll:altera_pll_i|altera_pll_dps_lcell_comb:lcell_cntsel_int_1|combout" -section_id ref_pll_out1_200mhz[m
[31m-set_instance_assignment -name LL_MEMBER_OF ref_pll_out2_25mhz -to "monster:main|ref_pll5:\\ref_a5:ref_inst|ref_pll5_0002:ref_pll5_inst|altera_pll:altera_pll_i|altera_pll_dps_lcell_comb:lcell_cntsel_int_2|combout" -section_id ref_pll_out2_25mhz[m
[31m-set_instance_assignment -name LL_MEMBER_OF ref_pll_out3_1000mhz -to "monster:main|ref_pll5:\\ref_a5:ref_inst|ref_pll5_0002:ref_pll5_inst|altera_pll:altera_pll_i|altera_pll_dps_lcell_comb:lcell_cntsel_int_3|combout" -section_id ref_pll_out3_1000mhz[m
[31m-set_instance_assignment -name LL_MEMBER_OF ref_pll_out4_125mhz_p1_8 -to "monster:main|ref_pll5:\\ref_a5:ref_inst|ref_pll5_0002:ref_pll5_inst|altera_pll:altera_pll_i|altera_pll_dps_lcell_comb:lcell_cntsel_int_4|combout" -section_id ref_pll_out4_125mhz_p1_8[m
[31m-set_instance_assignment -name MAX_FANOUT 64 -to "monster:main|eca_ac_wbm:c1"[m
[31m-set_instance_assignment -name MAX_FANOUT 64 -to "monster:main|eca_queue:c0"[m
[31m-set_instance_assignment -name MAX_FANOUT 64 -to "monster:main|eca_queue:c2"[m
[31m-set_instance_assignment -name MAX_FANOUT 64 -to "monster:main|eca_tlu:ecatlu"[m
[31m-set_instance_assignment -name MAX_FANOUT 64 -to "monster:main|eca_wb_event:ecawb"[m
[31m-set_instance_assignment -name MAX_FANOUT 64 -to "monster:main|ftm_lm32_cluster:lm32*"[m
[31m-set_instance_assignment -name MAX_FANOUT 64 -to "monster:main|wr_eca:eca"[m
[31m-set_location_assignment FRACTIONALPLL_X0_Y18_N0 -to "monster:main|dmtd_pll5:\\dmtd_a5:dmtd_inst|dmtd_pll5_0002:dmtd_pll5_inst|altera_pll:altera_pll_i|general[0].gpll~FRACTIONAL_PLL"[m
[31m-set_location_assignment FRACTIONALPLL_X0_Y60_N0 -to "monster:main|sys_pll5:\\sys_a5:sys_inst|sys_pll5_0002:sys_pll5_inst|altera_pll:altera_pll_i|general[0].gpll~FRACTIONAL_PLL"[m
[31m-set_location_assignment FRACTIONALPLL_X43_Y65_N0 -to "monster:main|ref_pll5:\\ref_a5:ref_inst|ref_pll5_0002:ref_pll5_inst|altera_pll:altera_pll_i|altera_arriav_pll:arriav_pll|altera_arriav_pll_base:fpll_0|cntnen"[m
[31m-set_location_assignment PIN_A11 -to sfp_mod1_io[m
[31m-set_location_assignment PIN_A12 -to sfp_mod0_i[m
[31m-set_location_assignment PIN_A5 -to lvtio_in_p_i[1][m
[31m-set_location_assignment PIN_A6 -to lvtio_in_n_i[1][m
[31m-set_location_assignment PIN_A8 -to lvtio_out_p_o[1][m
[31m-set_location_assignment PIN_A9 -to lvtio_out_n_o[1][m
[31m-set_location_assignment PIN_AA1 -to dis_di_o[5][m
[31m-set_location_assignment PIN_AA20 -to led_status_o[6][m
[31m-set_location_assignment PIN_AA21 -to led_user_o[7][m
[31m-set_location_assignment PIN_AA24 -to pcie_tx_o[0][m
[31m-set_location_assignment PIN_AA2 -to rom_data_io[m
[31m-set_location_assignment PIN_AA3 -to dis_rst_o[m
[31m-set_location_assignment PIN_AA4 -to dis_di_o[0][m
[31m-set_location_assignment PIN_AA5 -to dis_di_o[3][m
[31m-set_location_assignment PIN_AA6 -to dis_di_o[4][m
[31m-set_location_assignment PIN_AA7 -to pa[0][m
[31m-set_location_assignment PIN_AA8 -to wakeup[m
[31m-set_location_assignment PIN_AA9 -to ifclk[m
[31m-set_location_assignment PIN_AB19 -to led_status_o[4][m
[31m-set_location_assignment PIN_AB1 -to dis_di_o[6][m
[31m-set_location_assignment PIN_AB21 -to led_user_o[6][m
[31m-set_location_assignment PIN_AB26 -to pcie_rx_i[0][m
[31m-set_location_assignment PIN_AB2 -to pa[4][m
[31m-set_location_assignment PIN_AB3 -to pa[6][m
[31m-set_location_assignment PIN_AB4 -to ures[m
[31m-set_location_assignment PIN_AB6 -to pa[5][m
[31m-set_location_assignment PIN_AC19 -to led_status_o[3][m
[31m-set_location_assignment PIN_AC1 -to pa[2][m
[31m-set_location_assignment PIN_AC20 -to led_status_o[5][m
[31m-set_location_assignment PIN_AC21 -to led_user_o[2][m
[31m-set_location_assignment PIN_AC22 -to led_user_o[1][m
[31m-set_location_assignment PIN_AC3 -to pa[7][m
[31m-set_location_assignment PIN_AC5 -to fd[6][m
[31m-set_location_assignment PIN_AC6 -to ctl[1][m
[31m-set_location_assignment PIN_AC7 -to nres_i[m
[31m-set_location_assignment PIN_AC8 -to wr_dac_sclk_o[m
[31m-set_location_assignment PIN_AD23 -to led_user_o[3][m
[31m-set_location_assignment PIN_AD3 -to ctl[0][m
[31m-set_location_assignment PIN_AD4 -to pa[1][m
[31m-set_location_assignment PIN_AD5 -to fd[7][m
[31m-set_location_assignment PIN_AD6 -to ctl[2][m
[31m-set_location_assignment PIN_AD7 -to pa[3][m
[31m-set_location_assignment PIN_AD8 -to wr_dac_din_o[m
[31m-set_location_assignment PIN_AE19 -to led_status_o[1][m
[31m-set_location_assignment PIN_AE23 -to led_user_o[4][m
[31m-set_location_assignment PIN_AE3 -to fd[5][m
[31m-set_location_assignment PIN_AE4 -to fd[3][m
[31m-set_location_assignment PIN_AE6 -to fd[1][m
[31m-set_location_assignment PIN_AF18 -to pbs_f_i[m
[31m-set_location_assignment PIN_AF19 -to led_status_o[2][m
[31m-set_location_assignment PIN_AF21 -to clk_20m_vcxo_i[m
[31m-set_location_assignment PIN_AF23 -to led_user_o[5][m
[31m-set_location_assignment PIN_AF3 -to fd[4][m
[31m-set_location_assignment PIN_AF5 -to fd[2][m
[31m-set_location_assignment PIN_AF6 -to fd[0][m
[31m-set_location_assignment PIN_AF7 -to wr_ndac_cs_o[2][m
[31m-set_location_assignment PIN_AF8 -to wr_ndac_cs_o[1][m
[31m-set_location_assignment PIN_B10 -to pe_snclk[m
[31m-set_location_assignment PIN_B12 -to sfp_los_i[m
[31m-set_location_assignment PIN_B16 -to clk_lvtio_i[m
[31m-set_location_assignment PIN_B1 -to hpw[7][m
[31m-set_location_assignment PIN_B6 -to lvtio_in_p_i[2][m
[31m-set_location_assignment PIN_B7 -to lvtio_out_p_o[2][m
[31m-set_location_assignment PIN_C10 -to pe_smdat[m
[31m-set_location_assignment PIN_C12 -to sfp_tx_fault_i[m
[31m-set_location_assignment PIN_C17 -to "clk_lvtio_i(n)"[m
[31m-set_location_assignment PIN_C1 -to con[1][m
[31m-set_location_assignment PIN_C22 -to "clk_125m_local_i(n)"[m
[31m-set_location_assignment PIN_C23 -to clk_125m_local_i[m
[31m-set_location_assignment PIN_C5 -to lvtio_out_p_o[3][m
[31m-set_location_assignment PIN_C6 -to lvtio_in_n_i[2][m
[31m-set_location_assignment PIN_C7 -to lvtio_out_n_o[2][m
[31m-set_location_assignment PIN_D1 -to hpw[5][m
[31m-set_location_assignment PIN_D2 -to hpw[6][m
[31m-set_location_assignment PIN_D5 -to lvtio_out_n_o[3][m
[31m-set_location_assignment PIN_D6 -to lvtio_in_p_i[3][m
[31m-set_location_assignment PIN_E1 -to con[2][m
[31m-set_location_assignment PIN_E3 -to hpw[15][m
[31m-set_location_assignment PIN_E6 -to lvtio_in_n_i[3][m
[31m-set_location_assignment PIN_E7 -to lvtio_in_p_i[4][m
[31m-set_location_assignment PIN_F1 -to hpw[3][m
[31m-set_location_assignment PIN_F2 -to hpw[4][m
[31m-set_location_assignment PIN_F3 -to hpw[14][m
[31m-set_location_assignment PIN_F6 -to nPCI_RESET[m
[31m-set_location_assignment PIN_F7 -to lvtio_in_n_i[4][m
[31m-set_location_assignment PIN_F8 -to lvtio_out_p_o[4][m
[31m-set_location_assignment PIN_G15 -to clk_125m_pllref_i[m
[31m-set_location_assignment PIN_G2 -to hpw[12][m
[31m-set_location_assignment PIN_G3 -to hpw[13][m
[31m-set_location_assignment PIN_G8 -to lvtio_out_n_o[4][m
[31m-set_location_assignment PIN_G9 -to lvtio_in_p_i[5][m
[31m-set_location_assignment PIN_H12 -to sfp_tx_dis_o[m
[31m-set_location_assignment PIN_H15 -to "clk_125m_pllref_i(n)"[m
[31m-set_location_assignment PIN_H1 -to hswf_i[2][m
[31m-set_location_assignment PIN_H3 -to hpw[2][m
[31m-set_location_assignment PIN_H9 -to lvtio_in_n_i[5][m
[31m-set_location_assignment PIN_J12 -to sfp_mod2_io[m
[31m-set_location_assignment PIN_J1 -to hswf_i[1][m
[31m-set_location_assignment PIN_J23 -to "sfp_txp_o(n)"[m
[31m-set_location_assignment PIN_J24 -to sfp_txp_o[m
[31m-set_location_assignment PIN_J2 -to hpw[0][m
[31m-set_location_assignment PIN_J3 -to hpw[11][m
[31m-set_location_assignment PIN_J4 -to hpw[1][m
[31m-set_location_assignment PIN_J5 -to con[3][m
[31m-set_location_assignment PIN_J8 -to lvtio_out_n_o[5][m
[31m-set_location_assignment PIN_J9 -to lvtio_out_p_o[5][m
[31m-set_location_assignment PIN_K12 -to pe_waken[m
[31m-set_location_assignment PIN_K25 -to "sfp_rxp_i(n)"[m
[31m-set_location_assignment PIN_K26 -to sfp_rxp_i[m
[31m-set_location_assignment PIN_K3 -to hpwck[m
[31m-set_location_assignment PIN_K4 -to hpw[10][m
[31m-set_location_assignment PIN_K6 -to hpw[8][m
[31m-set_location_assignment PIN_K7 -to con[4][m
[31m-set_location_assignment PIN_L1 -to hswf_i[3][m
[31m-set_location_assignment PIN_L3 -to hpw[9][m
[31m-set_location_assignment PIN_L4 -to con[5][m
[31m-set_location_assignment PIN_M2 -to hswf_i[4][m
[31m-set_location_assignment PIN_N18 -to clk_sfp_ref_i[m
[31m-set_location_assignment PIN_N19 -to "clk_sfp_ref_i(n)"[m
[31m-set_location_assignment PIN_N5 -to lvtio_oe_n_o[1][m
[31m-set_location_assignment PIN_N6 -to lvtio_led_act_o[5][m
[31m-set_location_assignment PIN_P1 -to lvtio_term_en_o[1][m
[31m-set_location_assignment PIN_P3 -to lvtio_led_act_o[1][m
[31m-set_location_assignment PIN_P4 -to lvtio_led_dir_o[5][m
[31m-set_location_assignment PIN_P6 -to lvt_in_clk_en_n_o[m
[31m-set_location_assignment PIN_R24 -to pcie_tx_o[3][m
[31m-set_location_assignment PIN_R2 -to lvtio_led_dir_o[1][m
[31m-set_location_assignment PIN_R3 -to lvtio_oe_n_o[2][m
[31m-set_location_assignment PIN_R6 -to lvtio_term_en_o[2][m
[31m-set_location_assignment PIN_T1 -to lvtio_led_act_o[2][m
[31m-set_location_assignment PIN_T26 -to pcie_rx_i[3][m
[31m-set_location_assignment PIN_T2 -to lvtio_led_dir_o[2][m
[31m-set_location_assignment PIN_T3 -to lvtio_oe_n_o[3][m
[31m-set_location_assignment PIN_T6 -to lvtio_term_en_o[3][m
[31m-set_location_assignment PIN_T7 -to lvtio_led_act_o[3][m
[31m-set_location_assignment PIN_U18 -to pcie_refclk_i[m
[31m-set_location_assignment PIN_U1 -to lvtio_led_dir_o[3][m
[31m-set_location_assignment PIN_U24 -to pcie_tx_o[2][m
[31m-set_location_assignment PIN_U5 -to lvtio_oe_n_o[4][m
[31m-set_location_assignment PIN_V1 -to lvtio_term_en_o[4][m
[31m-set_location_assignment PIN_V26 -to pcie_rx_i[2][m
[31m-set_location_assignment PIN_V4 -to lvtio_led_act_o[4][m
[31m-set_location_assignment PIN_V5 -to lvtio_led_dir_o[4][m
[31m-set_location_assignment PIN_V9 -to uclk[m
[31m-set_location_assignment PIN_W1 -to lvtio_oe_n_o[5][m
[31m-set_location_assignment PIN_W24 -to pcie_tx_o[1][m
[31m-set_location_assignment PIN_W2 -to lvtio_term_en_o[5][m
[31m-set_location_assignment PIN_W3 -to dis_ai_i[1][m
[31m-set_location_assignment PIN_W4 -to dis_ai_i[0][m
[31m-set_location_assignment PIN_W6 -to dis_di_o[1][m
[31m-set_location_assignment PIN_W7 -to dis_wr_o[m
[31m-set_location_assignment PIN_W9 -to slrd[m
[31m-set_location_assignment PIN_Y1 -to fpga_res_i[m
[31m-set_location_assignment PIN_Y21 -to led_user_o[8][m
[31m-set_location_assignment PIN_Y26 -to pcie_rx_i[1][m
[31m-set_location_assignment PIN_Y4 -to dis_di_o[2][m
[31m-set_location_assignment PIN_Y5 -to dis_do_i[m
[31m-set_location_assignment PIN_Y9 -to slwr[m
[31m-set_location_assignment PLLOUTPUTCOUNTER_X0_Y20_N1 -to "monster:main|dmtd_pll5:\\dmtd_a5:dmtd_inst|dmtd_pll5_0002:dmtd_pll5_inst|altera_pll:altera_pll_i|outclk_wire[0]"[m
[31m-set_location_assignment PLLOUTPUTCOUNTER_X0_Y64_N1 -to "monster:main|sys_pll5:\\sys_a5:sys_inst|sys_pll5_0002:sys_pll5_inst|altera_pll:altera_pll_i|outclk_wire[3]"[m
[31m-set_location_assignment PLLOUTPUTCOUNTER_X0_Y65_N1 -to "monster:main|sys_pll5:\\sys_a5:sys_inst|sys_pll5_0002:sys_pll5_inst|altera_pll:altera_pll_i|outclk_wire[2]"[m
[31m-set_location_assignment PLLOUTPUTCOUNTER_X0_Y66_N1 -to "monster:main|sys_pll5:\\sys_a5:sys_inst|sys_pll5_0002:sys_pll5_inst|altera_pll:altera_pll_i|outclk_wire[1]"[m
[31m-set_location_assignment PLLOUTPUTCOUNTER_X0_Y67_N1 -to "monster:main|sys_pll5:\\sys_a5:sys_inst|sys_pll5_0002:sys_pll5_inst|altera_pll:altera_pll_i|outclk_wire[0]"[m
[31m-set_location_assignment PLLOUTPUTCOUNTER_X43_Y61_N1 -to "monster:main|ref_pll5:\\ref_a5:ref_inst|ref_pll5_0002:ref_pll5_inst|altera_pll:altera_pll_i|altera_arriav_pll:arriav_pll|cascade_wire[2]"[m
[31m-set_location_assignment PLLOUTPUTCOUNTER_X43_Y62_N1 -to "monster:main|ref_pll5:\\ref_a5:ref_inst|ref_pll5_0002:ref_pll5_inst|altera_pll:altera_pll_i|altera_arriav_pll:arriav_pll|cascade_wire[1]"[m
[31m-set_location_assignment PLLOUTPUTCOUNTER_X43_Y63_N1 -to "monster:main|ref_pll5:\\ref_a5:ref_inst|ref_pll5_0002:ref_pll5_inst|altera_pll:altera_pll_i|altera_arriav_pll:arriav_pll|cascade_wire[0]"[m
[31m-[m
[31m-set_global_assignment -name VHDL_FILE "../../../ip_cores/fpga-config-space/legacy-vme64x-core/hdl/VME_bus.vhd" -library work[m
[31m-set_global_assignment -name VHDL_FILE "../../../ip_cores/wr-cores/modules/wr_endpoint/ep_rx_bypass_queue.vhd" -library work[m
[31m-set_global_assignment -name VHDL_FILE "../../../ip_cores/general-cores/modules/wishbone/wb_dma/xwb_streamer.vhd" -library work[m
[31m-set_global_assignment -name VHDL_FILE "../../../ip_cores/etherbone-core/hdl/eb_slave_core/eb_fifo.vhd" -library work[m
[31m-set_global_assignment -name VHDL_FILE "../../../ip_cores/general-cores/modules/wishbone/wishbone_pkg.vhd" -library work[m
[31m-set_global_assignment -name VHDL_FILE "../../../ip_cores/wr-cores/modules/wr_eca/eca_sdp.vhd" -library work[m
[31m-set_global_assignment -name VHDL_FILE "../../../ip_cores/wr-cores/modules/wr_streamers/xrx_streamer.vhd" -library work[m
[32m+[m[32mset_global_assignment -name VERILOG_FILE "../../../ip_cores/general-cores/modules/wishbone/wb_lm32/generated/lm32_allprofiles.v" -library work[m
[32m+[m[32mset_global_assignment -name VERILOG_FILE "../../../ip_cores/general-cores/modules/wishbone/wb_lm32/platform/altera/jtag_tap.v" -library work[m
[32m+[m[32mset_global_assignment -name VERILOG_FILE "../../../ip_cores/general-cores/modules/wishbone/wb_lm32/platform/generic/lm32_multiplier.v" -library work[m
[32m+[m[32mset_global_assignment -name VERILOG_FILE "../../../ip_cores/general-cores/modules/wishbone/wb_lm32/src/jtag_cores.v" -library work[m
[32m+[m[32mset_global_assignment -name VERILOG_FILE "../../../ip_cores/general-cores/modules/wishbone/wb_lm32/src/lm32_adder.v" -library work[m
[32m+[m[32mset_global_assignment -name VERILOG_FILE "../../../ip_cores/general-cores/modules/wishbone/wb_lm32/src/lm32_addsub.v" -library work[m
[32m+[m[32mset_global_assignment -name VERILOG_FILE "../../../ip_cores/general-cores/modules/wishbone/wb_lm32/src/lm32_include.v" -library work[m
[32m+[m[32mset_global_assignment -name VERILOG_FILE "../../../ip_cores/general-cores/modules/wishbone/wb_lm32/src/lm32_logic_op.v" -library work[m
[32m+[m[32mset_global_assignment -name VERILOG_FILE "../../../ip_cores/general-cores/modules/wishbone/wb_lm32/src/lm32_mc_arithmetic.v" -library work[m
[32m+[m[32mset_global_assignment -name VERILOG_FILE "../../../ip_cores/general-cores/modules/wishbone/wb_lm32/src/lm32_shifter.v" -library work[m
[32m+[m[32mset_global_assignment -name VERILOG_FILE "../../../ip_cores/general-cores/modules/wishbone/wb_onewire_master/sockit_owm.v" -library work[m
[32m+[m[32mset_global_assignment -name VERILOG_FILE "../../../ip_cores/general-cores/modules/wishbone/wb_spi/spi_clgen.v" -library work[m
[32m+[m[32mset_global_assignment -name VERILOG_FILE "../../../ip_cores/general-cores/modules/wishbone/wb_spi/spi_defines.v" -library work[m
[32m+[m[32mset_global_assignment -name VERILOG_FILE "../../../ip_cores/general-cores/modules/wishbone/wb_spi/spi_shift.v" -library work[m
[32m+[m[32mset_global_assignment -name VERILOG_FILE "../../../ip_cores/general-cores/modules/wishbone/wb_spi/spi_top.v" -library work[m
[32m+[m[32mset_global_assignment -name VERILOG_FILE "../../../ip_cores/general-cores/modules/wishbone/wb_spi/timescale.v" -library work[m
[32m+[m[32mset_global_assignment -name VERILOG_FILE "../../../ip_cores/pci-core/src/hdl/verilog/bus_commands.v" -library work[m
[32m+[m[32mset_global_assignment -name VERILOG_FILE "../../../ip_cores/pci-core/src/hdl/verilog/pci_async_reset_flop.v" -library work[m
[32m+[m[32mset_global_assignment -name VERILOG_FILE "../../../ip_cores/pci-core/src/hdl/verilog/pci_bridge32.v" -library work[m
[32m+[m[32mset_global_assignment -name VERILOG_FILE "../../../ip_cores/pci-core/src/hdl/verilog/pci_cbe_en_crit.v" -library work[m
[32m+[m[32mset_global_assignment -name VERILOG_FILE "../../../ip_cores/pci-core/src/hdl/verilog/pci_conf_cyc_addr_dec.v" -library work[m
[32m+[m[32mset_global_assignment -name VERILOG_FILE "../../../ip_cores/pci-core/src/hdl/verilog/pci_conf_space.v" -library work[m
[32m+[m[32mset_global_assignment -name VERILOG_FILE "../../../ip_cores/pci-core/src/hdl/verilog/pci_constants.v" -library work[m
[32m+[m[32mset_global_assignment -name VERILOG_FILE "../../../ip_cores/pci-core/src/hdl/verilog/pci_cur_out_reg.v" -library work[m
[32m+[m[32mset_global_assignment -name VERILOG_FILE "../../../ip_cores/pci-core/src/hdl/verilog/pci_delayed_sync.v" -library work[m
[32m+[m[32mset_global_assignment -name VERILOG_FILE "../../../ip_cores/pci-core/src/hdl/verilog/pci_delayed_write_reg.v" -library work[m
[32m+[m[32mset_global_assignment -name VERILOG_FILE "../../../ip_cores/pci-core/src/hdl/verilog/pci_frame_crit.v" -library work[m
[32m+[m[32mset_global_assignment -name VERILOG_FILE "../../../ip_cores/pci-core/src/hdl/verilog/pci_frame_en_crit.v" -library work[m
[32m+[m[32mset_global_assignment -name VERILOG_FILE "../../../ip_cores/pci-core/src/hdl/verilog/pci_frame_load_crit.v" -library work[m
[32m+[m[32mset_global_assignment -name VERILOG_FILE "../../../ip_cores/pci-core/src/hdl/verilog/pci_in_reg.v" -library work[m
[32m+[m[32mset_global_assignment -name VERILOG_FILE "../../../ip_cores/pci-core/src/hdl/verilog/pci_io_mux_ad_en_crit.v" -library work[m
[32m+[m[32mset_global_assignment -name VERILOG_FILE "../../../ip_cores/pci-core/src/hdl/verilog/pci_io_mux_ad_load_crit.v" -library work[m
[32m+[m[32mset_global_assignment -name VERILOG_FILE "../../../ip_cores/pci-core/src/hdl/verilog/pci_io_mux.v" -library work[m
[32m+[m[32mset_global_assignment -name VERILOG_FILE "../../../ip_cores/pci-core/src/hdl/verilog/pci_irdy_out_crit.v" -library work[m
[32m+[m[32mset_global_assignment -name VERILOG_FILE "../../../ip_cores/pci-core/src/hdl/verilog/pci_mas_ad_en_crit.v" -library work[m
[32m+[m[32mset_global_assignment -name VERILOG_FILE "../../../ip_cores/pci-core/src/hdl/verilog/pci_mas_ad_load_crit.v" -library work[m
[32m+[m[32mset_global_assignment -name VERILOG_FILE "../../../ip_cores/pci-core/src/hdl/verilog/pci_mas_ch_state_crit.v" -library work[m
[32m+[m[32mset_global_assignment -name VERILOG_FILE "../../../ip_cores/pci-core/src/hdl/verilog/pci_master32_sm_if.v" -library work[m
[32m+[m[32mset_global_assignment -name VERILOG_FILE "../../../ip_cores/pci-core/src/hdl/verilog/pci_master32_sm.v" -library work[m
[32m+[m[32mset_global_assignment -name VERILOG_FILE "../../../ip_cores/pci-core/src/hdl/verilog/pci_out_reg.v" -library work[m
[32m+[m[32mset_global_assignment -name VERILOG_FILE "../../../ip_cores/pci-core/src/hdl/verilog/pci_par_crit.v" -library work[m
[32m+[m[32mset_global_assignment -name VERILOG_FILE "../../../ip_cores/pci-core/src/hdl/verilog/pci_parity_check.v" -library work[m
[32m+[m[32mset_global_assignment -name VERILOG_FILE "../../../ip_cores/pci-core/src/hdl/verilog/pci_pci_decoder.v" -library work[m
[32m+[m[32mset_global_assignment -name VERILOG_FILE "../../../ip_cores/pci-core/src/hdl/verilog/pci_pcir_fifo_control.v" -library work[m
[32m+[m[32mset_global_assignment -name VERILOG_FILE "../../../ip_cores/pci-core/src/hdl/verilog/pci_pci_tpram.v" -library work[m
[32m+[m[32mset_global_assignment -name VERILOG_FILE "../../../ip_cores/pci-core/src/hdl/verilog/pci_pciw_fifo_control.v" -library work[m
[32m+[m[32mset_global_assignment -name VERILOG_FILE "../../../ip_cores/pci-core/src/hdl/verilog/pci_pciw_pcir_fifos.v" -library work[m
[32m+[m[32mset_global_assignment -name VERILOG_FILE "../../../ip_cores/pci-core/src/hdl/verilog/pci_perr_crit.v" -library work[m
[32m+[m[32mset_global_assignment -name VERILOG_FILE "../../../ip_cores/pci-core/src/hdl/verilog/pci_perr_en_crit.v" -library work[m
[32m+[m[32mset_global_assignment -name VERILOG_FILE "../../../ip_cores/pci-core/src/hdl/verilog/pci_ram_16x40d.v" -library work[m
[32m+[m[32mset_global_assignment -name VERILOG_FILE "../../../ip_cores/pci-core/src/hdl/verilog/pci_rst_int.v" -library work[m
[32m+[m[32mset_global_assignment -name VERILOG_FILE "../../../ip_cores/pci-core/src/hdl/verilog/pci_serr_crit.v" -library work[m
[32m+[m[32mset_global_assignment -name VERILOG_FILE "../../../ip_cores/pci-core/src/hdl/verilog/pci_serr_en_crit.v" -library work[m
[32m+[m[32mset_global_assignment -name VERILOG_FILE "../../../ip_cores/pci-core/src/hdl/verilog/pci_spoci_ctrl.v" -library work[m
[32m+[m[32mset_global_assignment -name VERILOG_FILE "../../../ip_cores/pci-core/src/hdl/verilog/pci_synchronizer_flop.v" -library work[m
[32m+[m[32mset_global_assignment -name VERILOG_FILE "../../../ip_cores/pci-core/src/hdl/verilog/pci_sync_module.v" -library work[m
[32m+[m[32mset_global_assignment -name VERILOG_FILE "../../../ip_cores/pci-core/src/hdl/verilog/pci_target32_clk_en.v" -library work[m
[32m+[m[32mset_global_assignment -name VERILOG_FILE "../../../ip_cores/pci-core/src/hdl/verilog/pci_target32_devs_crit.v" -library work[m
[32m+[m[32mset_global_assignment -name VERILOG_FILE "../../../ip_cores/pci-core/src/hdl/verilog/pci_target32_interface.v" -library work[m
[32m+[m[32mset_global_assignment -name VERILOG_FILE "../../../ip_cores/pci-core/src/hdl/verilog/pci_target32_sm.v" -library work[m
[32m+[m[32mset_global_assignment -name VERILOG_FILE "../../../ip_cores/pci-core/src/hdl/verilog/pci_target32_stop_crit.v" -library work[m
[32m+[m[32mset_global_assignment -name VERILOG_FILE "../../../ip_cores/pci-core/src/hdl/verilog/pci_target32_trdy_crit.v" -library work[m
[32m+[m[32mset_global_assignment -name VERILOG_FILE "../../../ip_cores/pci-core/src/hdl/verilog/pci_target_unit.v" -library work[m
[32m+[m[32mset_global_assignment -name VERILOG_FILE "../../../ip_cores/pci-core/src/hdl/verilog/pci_user_constants.v" -library work[m
[32m+[m[32mset_global_assignment -name VERILOG_FILE "../../../ip_cores/pci-core/src/hdl/verilog/pci_wb_addr_mux.v" -library work[m
[32m+[m[32mset_global_assignment -name VERILOG_FILE "../../../ip_cores/pci-core/src/hdl/verilog/pci_wb_decoder.v" -library work[m
[32m+[m[32mset_global_assignment -name VERILOG_FILE "../../../ip_cores/pci-core/src/hdl/verilog/pci_wb_master.v" -library work[m
[32m+[m[32mset_global_assignment -name VERILOG_FILE "../../../ip_cores/pci-core/src/hdl/verilog/pci_wbr_fifo_control.v" -library work[m
[32m+[m[32mset_global_assignment -name VERILOG_FILE "../../../ip_cores/pci-core/src/hdl/verilog/pci_wb_slave_unit.v" -library work[m
[32m+[m[32mset_global_assignment -name VERILOG_FILE "../../../ip_cores/pci-core/src/hdl/verilog/pci_wb_slave.v" -library work[m
[32m+[m[32mset_global_assignment -name VERILOG_FILE "../../../ip_cores/pci-core/src/hdl/verilog/pci_wbs_wbb3_2_wbb2.v" -library work[m
[32m+[m[32mset_global_assignment -name VERILOG_FILE "../../../ip_cores/pci-core/src/hdl/verilog/pci_wb_tpram.v" -library work[m
[32m+[m[32mset_global_assignment -name VERILOG_FILE "../../../ip_cores/pci-core/src/hdl/verilog/pci_wbw_fifo_control.v" -library work[m
[32m+[m[32mset_global_assignment -name VERILOG_FILE "../../../ip_cores/pci-core/src/hdl/verilog/pci_wbw_wbr_fifos.v" -library work[m
[32m+[m[32mset_global_assignment -name VERILOG_FILE "../../../ip_cores/pci-core/src/hdl/verilog/timescale.v" -library work[m
[32m+[m[32mset_global_assignment -name VERILOG_FILE ../../../modules/cfi_flash/cfi_ctrl_engine.v -library work[m
[32m+[m[32mset_global_assignment -name VERILOG_FILE ../../../modules/cfi_flash/cfi_ctrl.v -library work[m
[32m+[m[32mset_global_assignment -name VERILOG_FILE ../../../modules/lpc_uart/serirq_defines.v -library work[m
[32m+[m[32mset_global_assignment -name VERILOG_FILE ../../../modules/lpc_uart/serirq_slave.v -library work[m
[32m+[m[32mset_global_assignment -name VERILOG_FILE ../../../modules/remote_update/asmi10/asmi10/altera_asmi_parallel_181/synth/asmi10_altera_asmi_parallel_181_gdoqleq.v -library work[m
[32m+[m[32mset_global_assignment -name VERILOG_FILE ../../../modules/remote_update/asmi10/asmi10/altera_asmi_parallel_181/synth/asmi10_altera_asmi_parallel_181_svbigkq.v -library work[m
[32m+[m[32mset_global_assignment -name VERILOG_FILE ../../../modules/remote_update/asmi5/asmi5/synthesis/submodules/asmi5_asmi_parallel_0.v -library work[m
[32m+[m[32mset_global_assignment -name VERILOG_FILE ../../../modules/remote_update/asmi_arriaII/asmi_arriaII/synthesis/submodules/asmi_arriaII_asmi_parallel_0.v -library work[m
[32m+[m[32mset_global_assignment -name VERILOG_FILE ../../../modules/temp_sens/synthesis/submodules/temp_sens_temp_sense_0.v -library work[m
[32m+[m[32mset_global_assignment -name VHDL_FILE "../../../ip_cores/etherbone-core/hdl/eb_master_core/eb_commit_len_fifo.vhd" -library work[m
[32m+[m[32mset_global_assignment -name VHDL_FILE "../../../ip_cores/etherbone-core/hdl/eb_master_core/eb_framer.vhd" -library work[m
[32m+[m[32mset_global_assignment -name VHDL_FILE "../../../ip_cores/etherbone-core/hdl/eb_master_core/eb_master_eth_tx.vhd" -library work[m
 set_global_assignment -name VHDL_FILE "../../../ip_cores/etherbone-core/hdl/eb_master_core/eb_master_slave_wrapper.vhd" -library work[m
[31m-set_global_assignment -name VHDL_FILE ../../../modules/aux_functions/Zeitbasis.vhd -library work[m
[31m-set_global_assignment -name VHDL_FILE "../../../ip_cores/general-cores/modules/common/gc_delay_line.vhd" -library work[m
[31m-set_global_assignment -name VHDL_FILE "../../../ip_cores/general-cores/modules/common/gc_pulse_synchronizer2.vhd" -library work[m
[31m-set_global_assignment -name VHDL_FILE "../../../ip_cores/etherbone-core/hdl/eb_slave_core/eb_slave_top.vhd" -library work[m
[31m-set_global_assignment -name VHDL_FILE "../../../ip_cores/general-cores/modules/wishbone/wb_irq/irqm_core.vhd" -library work[m
[31m-set_global_assignment -name VHDL_FILE "../../../ip_cores/general-cores/modules/genrams/common/generic_shiftreg_fifo.vhd" -library work[m
[31m-set_global_assignment -name VHDL_FILE ../../../modules/uart/slib_fifo.vhd -library work[m
[31m-set_global_assignment -name VHDL_FILE ../../../modules/ftm/ftm_pkg.vhd -library work[m
[31m-set_global_assignment -name VHDL_FILE ../../../modules/diob/qud_pkg.vhd -library work[m
[31m-set_global_assignment -name VHDL_FILE "../../../ip_cores/etherbone-core/hdl/eb_usb_core/ez_usb_fifos.vhd" -library work[m
[31m-set_global_assignment -name VHDL_FILE "../../../ip_cores/wr-cores/modules/wr_endpoint/ep_rtu_header_extract.vhd" -library work[m
[31m-set_global_assignment -name VHDL_FILE ../../../modules/power_test/row_array.vhd -library work[m
[31m-set_global_assignment -name VHDL_FILE ../../../modules/temp_sens/hdl/wb_temp_sense.vhd -library work[m
[31m-set_global_assignment -name VHDL_FILE ../../../modules/remote_update/wb_asmi_slave.vhd -library work[m
[31m-set_global_assignment -name VHDL_FILE ../../../modules/uart/slib_mv_filter.vhd -library work[m
[31m-set_global_assignment -name VHDL_FILE "../../../ip_cores/wr-cores/modules/fabric/wr_fabric_pkg.vhd" -library work[m
[31m-set_global_assignment -name VHDL_FILE ../../../modules/prioq2/prio_auto_pkg.vhd -library work[m
[32m+[m[32mset_global_assignment -name VHDL_FILE "../../../ip_cores/etherbone-core/hdl/eb_master_core/eb_master_top.vhd" -library work[m
[32m+[m[32mset_global_assignment -name VHDL_FILE "../../../ip_cores/etherbone-core/hdl/eb_master_core/ebm_auto_pkg.vhd" -library work[m
[32m+[m[32mset_global_assignment -name VHDL_FILE "../../../ip_cores/etherbone-core/hdl/eb_master_core/ebm_auto.vhd" -library work[m
[32m+[m[32mset_global_assignment -name VHDL_FILE "../../../ip_cores/etherbone-core/hdl/eb_master_core/eb_record_gen.vhd" -library work[m
[32m+[m[32mset_global_assignment -name VHDL_FILE "../../../ip_cores/etherbone-core/hdl/eb_slave_core/eb_cfg_fifo.vhd" -library work[m
[32m+[m[32mset_global_assignment -name VHDL_FILE "../../../ip_cores/etherbone-core/hdl/eb_slave_core/eb_checksum.vhd" -library work[m
[32m+[m[32mset_global_assignment -name VHDL_FILE "../../../ip_cores/etherbone-core/hdl/eb_slave_core/eb_commit_fifo.vhd" -library work[m
[32m+[m[32mset_global_assignment -name VHDL_FILE "../../../ip_cores/etherbone-core/hdl/eb_slave_core/eb_ethernet_slave.vhd" -library work[m
 set_global_assignment -name VHDL_FILE "../../../ip_cores/etherbone-core/hdl/eb_slave_core/eb_eth_rx.vhd" -library work[m
[31m-set_global_assignment -name VHDL_FILE "../../../ip_cores/wr-cores/modules/wr_eca/eca_ac_wbm_auto.vhd" -library work[m
[31m-set_global_assignment -name VHDL_FILE "../../../ip_cores/general-cores/platform/altera/flash/altera_flash_pkg.vhd" -library work[m
[31m-set_global_assignment -name VHDL_FILE "../../../ip_cores/wr-cores/modules/wr_tbi_phy/dec_8b10b.vhd" -library work[m
[31m-set_global_assignment -name VHDL_FILE "../../../ip_cores/wr-cores/modules/wr_eca/wr_eca.vhd" -library work[m
[31m-set_global_assignment -name VHDL_FILE "../../../ip_cores/wr-cores/modules/wr_streamers/escape_inserter.vhd" -library work[m
[31m-set_global_assignment -name VHDL_FILE ../../../modules/flash_loader/flash_loader_v01.vhd -library work[m
[31m-set_global_assignment -name VHDL_FILE ../../../modules/uart/uart_transmitter.vhd -library work[m
[31m-set_global_assignment -name VHDL_FILE ../../../modules/beam_dump/beam_dump.vhd -library work[m
[31m-set_global_assignment -name VHDL_FILE ../../../modules/power_test/row.vhd -library work[m
[31m-set_global_assignment -name VHDL_FILE ../../../modules/mil/mil_hw_or_soft_ip.vhd -library work[m
[32m+[m[32mset_global_assignment -name VHDL_FILE "../../../ip_cores/etherbone-core/hdl/eb_slave_core/eb_eth_tx.vhd" -library work[m
[32m+[m[32mset_global_assignment -name VHDL_FILE "../../../ip_cores/etherbone-core/hdl/eb_slave_core/eb_fifo.vhd" -library work[m
[32m+[m[32mset_global_assignment -name VHDL_FILE "../../../ip_cores/etherbone-core/hdl/eb_slave_core/eb_hdr_pkg.vhd" -library work[m
[32m+[m[32mset_global_assignment -name VHDL_FILE "../../../ip_cores/etherbone-core/hdl/eb_slave_core/eb_internals_pkg.vhd" -library work[m
[32m+[m[32mset_global_assignment -name VHDL_FILE "../../../ip_cores/etherbone-core/hdl/eb_slave_core/eb_pass_fifo.vhd" -library work[m
[32m+[m[32mset_global_assignment -name VHDL_FILE "../../../ip_cores/etherbone-core/hdl/eb_slave_core/eb_raw_slave.vhd" -library work[m
[32m+[m[32mset_global_assignment -name VHDL_FILE "../../../ip_cores/etherbone-core/hdl/eb_slave_core/eb_slave_core.vhd" -library work[m
[32m+[m[32mset_global_assignment -name VHDL_FILE "../../../ip_cores/etherbone-core/hdl/eb_slave_core/eb_slave_fsm.vhd" -library work[m
[32m+[m[32mset_global_assignment -name VHDL_FILE "../../../ip_cores/etherbone-core/hdl/eb_slave_core/eb_slave_top.vhd" -library work[m
[32m+[m[32mset_global_assignment -name VHDL_FILE "../../../ip_cores/etherbone-core/hdl/eb_slave_core/eb_stream_narrow.vhd" -library work[m
[32m+[m[32mset_global_assignment -name VHDL_FILE "../../../ip_cores/etherbone-core/hdl/eb_slave_core/eb_stream_widen.vhd" -library work[m
[32m+[m[32mset_global_assignment -name VHDL_FILE "../../../ip_cores/etherbone-core/hdl/eb_slave_core/eb_tag_fifo.vhd" -library work[m
 set_global_assignment -name VHDL_FILE "../../../ip_cores/etherbone-core/hdl/eb_slave_core/eb_tx_mux.vhd" -library work[m
[31m-set_global_assignment -name VHDL_FILE "../../../ip_cores/general-cores/modules/common/gc_reset_multi_aasd.vhd" -library work[m
[31m-set_global_assignment -name VHDL_FILE ../../../modules/wb_arria_reset/arria10_reset/arria10_reset/altera_remote_update_181/synth/arria10_reset_pkg.vhd -library work[m
[31m-set_global_assignment -name VHDL_FILE ../../../modules/mbox/mbox.vhd -library work[m
[31m-set_global_assignment -name VHDL_FILE "../../../ip_cores/general-cores/modules/wishbone/wb_onewire_master/xwb_onewire_master.vhd" -library work[m
[31m-set_global_assignment -name VHDL_FILE "../../../ip_cores/wr-cores/modules/wr_mini_nic/wr_mini_nic.vhd" -library work[m
[31m-set_global_assignment -name VHDL_FILE "../../../ip_cores/general-cores/modules/wishbone/wb_irq/wb_irq_master.vhd" -library work[m
[31m-set_global_assignment -name VHDL_FILE "../../../ip_cores/wr-cores/modules/wr_endpoint/ep_tx_path.vhd" -library work[m
[31m-set_global_assignment -name VHDL_FILE "../../../ip_cores/general-cores/modules/wishbone/wb_simple_pwm/simple_pwm_wbgen2_pkg.vhd" -library work[m
[31m-set_global_assignment -name VHDL_FILE "../../../ip_cores/fpga-config-space/legacy-vme64x-core/hdl/VME_Access_Decode.vhd" -library work[m
[31m-set_global_assignment -name VHDL_FILE ../../../modules/modulbus/I2C_Cntrl.vhd -library work[m
[32m+[m[32mset_global_assignment -name VHDL_FILE "../../../ip_cores/etherbone-core/hdl/eb_slave_core/eb_wbm_fifo.vhd" -library work[m
[32m+[m[32mset_global_assignment -name VHDL_FILE "../../../ip_cores/etherbone-core/hdl/eb_slave_core/etherbone_pkg.vhd" -library work[m
[32m+[m[32mset_global_assignment -name VHDL_FILE "../../../ip_cores/etherbone-core/hdl/eb_usb_core/ez_usb_fifos.vhd" -library work[m
[32m+[m[32mset_global_assignment -name VHDL_FILE "../../../ip_cores/etherbone-core/hdl/eb_usb_core/ez_usb_pkg.vhd" -library work[m
 set_global_assignment -name VHDL_FILE "../../../ip_cores/etherbone-core/hdl/eb_usb_core/ez_usb.vhd" -library work[m
[31m-set_global_assignment -name VHDL_FILE "../../../ip_cores/wr-cores/modules/wr_eca/eca_wr_time.vhd" -library work[m
[31m-set_global_assignment -name VHDL_FILE "../../../ip_cores/general-cores/modules/common/gc_prio_encoder.vhd" -library work[m
[31m-set_global_assignment -name VHDL_FILE "../../../ip_cores/wr-cores/modules/wr_eca/eca_queue.vhd" -library work[m
[31m-set_global_assignment -name VHDL_FILE ../../../modules/reverse_lpb/reverse_lpb.vhd -library work[m
[31m-set_global_assignment -name VHDL_FILE ../../../modules/nau8811/src/hdl/generic_iis_master_pkg.vhd -library work[m
[31m-set_global_assignment -name VHDL_FILE "../../../ip_cores/wr-cores/modules/wr_endpoint/ep_ts_counter.vhd" -library work[m
[31m-set_global_assignment -name VHDL_FILE "../../../ip_cores/general-cores/modules/wishbone/wb_clock_crossing/xwb_clock_bridge.vhd" -library work[m
[31m-set_global_assignment -name VHDL_FILE ../../../modules/aux_functions/lemo_io.vhd -library work[m
[31m-set_global_assignment -name VHDL_FILE ../../../modules/modulbus/Epcs_spi.vhd -library work[m
[31m-set_global_assignment -name VHDL_FILE "../../../ip_cores/wr-cores/modules/wrc_core/wrc_diags_pkg.vhd" -library work[m
[31m-set_global_assignment -name VHDL_FILE "../../../ip_cores/wr-cores/modules/fabric/xwrf_mux.vhd" -library work[m
[31m-set_global_assignment -name VHDL_FILE ../../../modules/butis_t0/TimestampEncoder.vhd -library work[m
[31m-set_global_assignment -name VHDL_FILE ../../../modules/scu_bus/wb_scu_bus.vhd -library work[m
[31m-set_global_assignment -name VHDL_FILE "../../../ip_cores/general-cores/modules/common/gc_serial_dac.vhd" -library work[m
[31m-set_global_assignment -name VHDL_FILE "../../../ip_cores/wr-cores/modules/wr_softpll_ng/xwr_softpll_ng.vhd" -library work[m
[31m-set_global_assignment -name VHDL_FILE ../../../modules/ssd1325/src/hdl/generic_serial_master_pkg.vhd -library work[m
[31m-set_global_assignment -name VHDL_FILE ../../../modules/monster/monster_pkg.vhd -library work[m
[31m-set_global_assignment -name VHDL_FILE ../../../modules/beam_dump/beam_dump_pkg.vhd -library work[m
[31m-set_global_assignment -name VHDL_FILE "../../../ip_cores/wr-cores/modules/wr_eca/eca_adder.vhd" -library work[m
[31m-set_global_assignment -name VHDL_FILE "../../../ip_cores/general-cores/modules/common/gc_async_signals_input_stage.vhd" -library work[m
[31m-set_global_assignment -name VHDL_FILE ../../../modules/dm_diag/dm_diag_auto.vhd -library work[m
[31m-set_global_assignment -name VHDL_FILE "../../../ip_cores/general-cores/modules/wishbone/wb_bus_fanout/xwb_bus_fanout.vhd" -library work[m
[31m-set_global_assignment -name VHDL_FILE ../../../modules/ssd1325/src/hdl/generic_fifo.vhd -library work[m
[31m-set_global_assignment -name VHDL_FILE "../../../ip_cores/general-cores/platform/altera/wb_pcie/pcie_32to64.vhd" -library work[m
[31m-set_global_assignment -name VHDL_FILE ../../../modules/lvds/altera_lvds.vhd -library work[m
[31m-set_global_assignment -name VHDL_FILE ../../../modules/wb_timer/wb_timer_pkg.vhd -library work[m
[31m-set_global_assignment -name VHDL_FILE ../../../modules/trans_pll/trans_pll.vhd -library work[m
[31m-set_global_assignment -name VHDL_FILE "../../../ip_cores/general-cores/modules/wishbone/wb_async_bridge/wb_async_bridge.vhd" -library work[m
[31m-set_global_assignment -name VHDL_FILE ../../../modules/butis_t0/TimestampDecoder.vhd -library work[m
[31m-set_global_assignment -name VHDL_FILE ../../../modules/wb_arria_reset/arria10_reset/arria10_reset/synth/arria10_reset.vhd -library work[m
[31m-set_global_assignment -name VHDL_FILE ../../../modules/power_test/pwm.vhd -library work[m
[31m-set_global_assignment -name VHDL_FILE "../../../ip_cores/general-cores/modules/wishbone/wb_crossbar/xwb_crossbar.vhd" -library work[m
[31m-set_global_assignment -name VHDL_FILE ../../../modules/oled_display/oled_auto.vhd -library work[m
[32m+[m[32mset_global_assignment -name VHDL_FILE "../../../ip_cores/fpga-config-space/legacy-vme64x-core/hdl/VME_Access_Decode.vhd" -library work[m
[32m+[m[32mset_global_assignment -name VHDL_FILE "../../../ip_cores/fpga-config-space/legacy-vme64x-core/hdl/VME_Am_Match.vhd" -library work[m
[32m+[m[32mset_global_assignment -name VHDL_FILE "../../../ip_cores/fpga-config-space/legacy-vme64x-core/hdl/VME_Buffer_pack.vhd" -library work[m
[32m+[m[32mset_global_assignment -name VHDL_FILE "../../../ip_cores/fpga-config-space/legacy-vme64x-core/hdl/VME_Buffer.vhd" -library work[m
[32m+[m[32mset_global_assignment -name VHDL_FILE "../../../ip_cores/fpga-config-space/legacy-vme64x-core/hdl/VME_bus.vhd" -library work[m
[32m+[m[32mset_global_assignment -name VHDL_FILE "../../../ip_cores/fpga-config-space/legacy-vme64x-core/hdl/VME_CRAM.vhd" -library work[m
[32m+[m[32mset_global_assignment -name VHDL_FILE "../../../ip_cores/fpga-config-space/legacy-vme64x-core/hdl/VME_CR_CSR_Space.vhd" -library work[m
 set_global_assignment -name VHDL_FILE "../../../ip_cores/fpga-config-space/legacy-vme64x-core/hdl/VME_CR_pack.vhd" -library work[m
 set_global_assignment -name VHDL_FILE "../../../ip_cores/fpga-config-space/legacy-vme64x-core/hdl/VME_CSR_pack.vhd" -library work[m
[31m-set_global_assignment -name VHDL_FILE ../../../modules/remote_update/remote_update_pkg.vhd -library work[m
[31m-set_global_assignment -name VHDL_FILE "../../../ip_cores/wr-cores/modules/wr_endpoint/ep_tx_header_processor.vhd" -library work[m
[31m-set_global_assignment -name VHDL_FILE "../../../ip_cores/etherbone-core/hdl/eb_master_core/eb_commit_len_fifo.vhd" -library work[m
[31m-set_global_assignment -name VHDL_FILE "../../../ip_cores/general-cores/platform/altera/flash/altera_spi.vhd" -library work[m
[31m-set_global_assignment -name VHDL_FILE "../../../ip_cores/general-cores/modules/wishbone/wb_remapper/xwb_remapper.vhd" -library work[m
[31m-set_global_assignment -name VHDL_FILE ../../../modules/cfi_flash/xwb_cfi_wrapper.vhd -library work[m
[32m+[m[32mset_global_assignment -name VHDL_FILE "../../../ip_cores/fpga-config-space/legacy-vme64x-core/hdl/VME_Funct_Match.vhd" -library work[m
[32m+[m[32mset_global_assignment -name VHDL_FILE "../../../ip_cores/fpga-config-space/legacy-vme64x-core/hdl/VME_Init.vhd" -library work[m
[32m+[m[32mset_global_assignment -name VHDL_FILE "../../../ip_cores/fpga-config-space/legacy-vme64x-core/hdl/VME_IRQ_Controller.vhd" -library work[m
[32m+[m[32mset_global_assignment -name VHDL_FILE "../../../ip_cores/fpga-config-space/legacy-vme64x-core/hdl/VME_SharedComps.vhd" -library work[m
[32m+[m[32mset_global_assignment -name VHDL_FILE "../../../ip_cores/fpga-config-space/legacy-vme64x-core/hdl/VME_swapper.vhd" -library work[m
[32m+[m[32mset_global_assignment -name VHDL_FILE "../../../ip_cores/fpga-config-space/legacy-vme64x-core/hdl/VME_Wb_master_eb.vhd" -library work[m
[32m+[m[32mset_global_assignment -name VHDL_FILE "../../../ip_cores/fpga-config-space/legacy-vme64x-core/hdl/VME_Wb_slave.vhd" -library work[m
[32m+[m[32mset_global_assignment -name VHDL_FILE "../../../ip_cores/fpga-config-space/legacy-vme64x-core/hdl/xVME64xCore_Top.vhd" -library work[m
[32m+[m[32mset_global_assignment -name VHDL_FILE "../../../ip_cores/fpga-config-space/legacy-vme64x-core/hdl/xvme64x_pack.vhd" -library work[m
[32m+[m[32mset_global_assignment -name VHDL_FILE "../../../ip_cores/general-cores/modules/axi/axi4lite_wb_bridge/xaxi4lite_wb_bridge.vhd" -library work[m
[32m+[m[32mset_global_assignment -name VHDL_FILE "../../../ip_cores/general-cores/modules/axi/axi4_pkg.vhd" -library work[m
[32m+[m[32mset_global_assignment -name VHDL_FILE "../../../ip_cores/general-cores/modules/axi/z7_axi_gpio_expander/axi_gpio_expander.vhd" -library work[m
[32m+[m[32mset_global_assignment -name VHDL_FILE "../../../ip_cores/general-cores/modules/common/gc_arbitrated_mux.vhd" -library work[m
[32m+[m[32mset_global_assignment -name VHDL_FILE "../../../ip_cores/general-cores/modules/common/gc_async_counter_diff.vhd" -library work[m
[32m+[m[32mset_global_assignment -name VHDL_FILE "../../../ip_cores/general-cores/modules/common/gc_async_signals_input_stage.vhd" -library work[m
[32m+[m[32mset_global_assignment -name VHDL_FILE "../../../ip_cores/general-cores/modules/common/gc_bicolor_led_ctrl.vhd" -library work[m
[32m+[m[32mset_global_assignment -name VHDL_FILE "../../../ip_cores/general-cores/modules/common/gc_big_adder.vhd" -library work[m
[32m+[m[32mset_global_assignment -name VHDL_FILE "../../../ip_cores/general-cores/modules/common/gc_comparator.vhd" -library work[m
[32m+[m[32mset_global_assignment -name VHDL_FILE "../../../ip_cores/general-cores/modules/common/gc_crc_gen.vhd" -library work[m
[32m+[m[32mset_global_assignment -name VHDL_FILE "../../../ip_cores/general-cores/modules/common/gc_delay_gen.vhd" -library work[m
[32m+[m[32mset_global_assignment -name VHDL_FILE "../../../ip_cores/general-cores/modules/common/gc_delay_line.vhd" -library work[m
[32m+[m[32mset_global_assignment -name VHDL_FILE "../../../ip_cores/general-cores/modules/common/gc_ds182x_interface.vhd" -library work[m
[32m+[m[32mset_global_assignment -name VHDL_FILE "../../../ip_cores/general-cores/modules/common/gc_ds182x_readout/gc_ds182x_readout.vhd" -library work[m
[32m+[m[32mset_global_assignment -name VHDL_FILE "../../../ip_cores/general-cores/modules/common/gc_dual_pi_controller.vhd" -library work[m
[32m+[m[32mset_global_assignment -name VHDL_FILE "../../../ip_cores/general-cores/modules/common/gc_dyn_extend_pulse.vhd" -library work[m
[32m+[m[32mset_global_assignment -name VHDL_FILE "../../../ip_cores/general-cores/modules/common/gc_dyn_glitch_filt.vhd" -library work[m
[32m+[m[32mset_global_assignment -name VHDL_FILE "../../../ip_cores/general-cores/modules/common/gc_extend_pulse.vhd" -library work[m
[32m+[m[32mset_global_assignment -name VHDL_FILE "../../../ip_cores/general-cores/modules/common/gc_frequency_meter.vhd" -library work[m
[32m+[m[32mset_global_assignment -name VHDL_FILE "../../../ip_cores/general-cores/modules/common/gc_fsm_watchdog.vhd" -library work[m
[32m+[m[32mset_global_assignment -name VHDL_FILE "../../../ip_cores/general-cores/modules/common/gc_glitch_filt.vhd" -library work[m
[32m+[m[32mset_global_assignment -name VHDL_FILE "../../../ip_cores/general-cores/modules/common/gc_i2c_slave.vhd" -library work[m
 set_global_assignment -name VHDL_FILE "../../../ip_cores/general-cores/modules/common/gc_moving_average.vhd" -library work[m
[31m-set_global_assignment -name VHDL_FILE "../../../ip_cores/general-cores/modules/wishbone/wb_uart/simple_uart_pkg.vhd" -library work[m
[31m-set_global_assignment -name VHDL_FILE "../../../ip_cores/wr-cores/modules/timing/multi_dmtd_with_deglitcher.vhd" -library work[m
[31m-set_global_assignment -name VHDL_FILE "../../../ip_cores/general-cores/modules/genrams/altera/generic_dpram_mixed.vhd" -library work[m
[31m-set_global_assignment -name VHDL_FILE ../../../modules/modulbus/Rd_mb_ld.vhd -library work[m
 set_global_assignment -name VHDL_FILE "../../../ip_cores/general-cores/modules/common/gc_multichannel_frequency_meter.vhd" -library work[m
[31m-set_global_assignment -name VHDL_FILE "../../../ip_cores/general-cores/modules/wishbone/wb_vic/xwb_vic.vhd" -library work[m
[31m-set_global_assignment -name VHDL_FILE ../../../modules/led_blink.vhd -library work[m
[31m-set_global_assignment -name VHDL_FILE ../../../modules/lvds/altera_lvds_rx.vhd -library work[m
[32m+[m[32mset_global_assignment -name VHDL_FILE "../../../ip_cores/general-cores/modules/common/gc_prio_encoder.vhd" -library work[m
[32m+[m[32mset_global_assignment -name VHDL_FILE "../../../ip_cores/general-cores/modules/common/gc_pulse_synchronizer2.vhd" -library work[m
[32m+[m[32mset_global_assignment -name VHDL_FILE "../../../ip_cores/general-cores/modules/common/gc_pulse_synchronizer.vhd" -library work[m
[32m+[m[32mset_global_assignment -name VHDL_FILE "../../../ip_cores/general-cores/modules/common/gc_reset_multi_aasd.vhd" -library work[m
[32m+[m[32mset_global_assignment -name VHDL_FILE "../../../ip_cores/general-cores/modules/common/gc_reset.vhd" -library work[m
 set_global_assignment -name VHDL_FILE "../../../ip_cores/general-cores/modules/common/gc_rr_arbiter.vhd" -library work[m
[31m-set_global_assignment -name VHDL_FILE ../../../modules/chopper/K12_K23_Logik_Leds.vhd -library work[m
[31m-set_global_assignment -name VHDL_FILE "../../../ip_cores/general-cores/platform/altera/wb_pcie/pcie_wb_pkg.vhd" -library work[m
[31m-set_global_assignment -name VHDL_FILE ../../../modules/oled_display/display_console.vhd -library work[m
[31m-set_global_assignment -name VHDL_FILE "../../../ip_cores/etherbone-core/hdl/eb_slave_core/eb_slave_core.vhd" -library work[m
[31m-set_global_assignment -name VHDL_FILE "../../../ip_cores/wr-cores/modules/wr_endpoint/ep_tx_vlan_unit.vhd" -library work[m
[31m-set_global_assignment -name VHDL_FILE ../../../modules/cpri_phy_reconf/cpri_phy_reconf_pkg.vhd -library work[m
[32m+[m[32mset_global_assignment -name VHDL_FILE "../../../ip_cores/general-cores/modules/common/gc_serial_dac.vhd" -library work[m
[32m+[m[32mset_global_assignment -name VHDL_FILE "../../../ip_cores/general-cores/modules/common/gc_sfp_i2c_adapter.vhd" -library work[m
[32m+[m[32mset_global_assignment -name VHDL_FILE "../../../ip_cores/general-cores/modules/common/gc_single_reset_gen.vhd" -library work[m
[32m+[m[32mset_global_assignment -name VHDL_FILE "../../../ip_cores/general-cores/modules/common/gc_sync_ffs.vhd" -library work[m
[32m+[m[32mset_global_assignment -name VHDL_FILE "../../../ip_cores/general-cores/modules/common/gc_sync_register.vhd" -library work[m
[32m+[m[32mset_global_assignment -name VHDL_FILE "../../../ip_cores/general-cores/modules/common/gc_sync_word_rd.vhd" -library work[m
 set_global_assignment -name VHDL_FILE "../../../ip_cores/general-cores/modules/common/gc_sync_word_wr.vhd" -library work[m
[31m-set_global_assignment -name VHDL_FILE ../../../modules/lvds/altera_lvds_pkg.vhd -library work[m
[31m-set_global_assignment -name VHDL_FILE "../../../ip_cores/general-cores/modules/wishbone/wb_simple_pwm/xwb_simple_pwm.vhd" -library work[m
[31m-set_global_assignment -name VHDL_FILE ../../../modules/butis_t0/BuTis_T0_generator.vhd -library work[m
[31m-set_global_assignment -name VHDL_FILE "../../../ip_cores/general-cores/modules/common/gc_dual_pi_controller.vhd" -library work[m
[31m-set_global_assignment -name VHDL_FILE "../../../ip_cores/etherbone-core/hdl/eb_slave_core/eb_commit_fifo.vhd" -library work[m
[31m-set_global_assignment -name VHDL_FILE "../../../ip_cores/wr-cores/modules/fabric/xwrf_loopback/xwrf_loopback.vhd" -library work[m
[31m-set_global_assignment -name VHDL_FILE ../../../modules/transceiver_prbs/trans_loop.vhd -library work[m
[31m-set_global_assignment -name VHDL_FILE "../../../ip_cores/wr-cores/modules/wr_tlu/tlu.vhd" -library work[m
[31m-set_global_assignment -name VHDL_FILE "../../../ip_cores/wr-cores/modules/wr_eca/eca_rmw.vhd" -library work[m
[32m+[m[32mset_global_assignment -name VHDL_FILE "../../../ip_cores/general-cores/modules/common/gc_word_packer.vhd" -library work[m
[32m+[m[32mset_global_assignment -name VHDL_FILE "../../../ip_cores/general-cores/modules/common/gencores_pkg.vhd" -library work[m
 set_global_assignment -name VHDL_FILE "../../../ip_cores/general-cores/modules/common/matrix_pkg.vhd" -library work[m
[31m-set_global_assignment -name VHDL_FILE "../../../ip_cores/general-cores/modules/wishbone/wb_vic/wb_vic.vhd" -library work[m
[31m-set_global_assignment -name VHDL_FILE ../../../modules/oled_display/oled_display_pkg.vhd -library work[m
[31m-set_global_assignment -name VHDL_FILE "../../../ip_cores/general-cores/modules/wishbone/wbgen2/wbgen2_fifo_async.vhd" -library work[m
[31m-set_global_assignment -name VHDL_FILE ../../../modules/ad7606/adc_scu_bus.vhd -library work[m
[31m-set_global_assignment -name VHDL_FILE "../../../ip_cores/wr-cores/modules/wr_tbi_phy/wr_tbi_phy.vhd" -library work[m
[31m-set_global_assignment -name VHDL_FILE "../../../ip_cores/general-cores/modules/common/gc_crc_gen.vhd" -library work[m
[31m-set_global_assignment -name VHDL_FILE "../../../ip_cores/etherbone-core/hdl/eb_master_core/ebm_auto_pkg.vhd" -library work[m
[31m-set_global_assignment -name VHDL_FILE "../../../ip_cores/wr-cores/modules/fabric/xwrf_loopback/lbk_pkg.vhd" -library work[m
[31m-set_global_assignment -name VHDL_FILE "../../../ip_cores/wr-cores/modules/wrc_core/wrc_diags_wb.vhd" -library work[m
[31m-set_global_assignment -name VHDL_FILE "../../../ip_cores/wr-cores/modules/timing/pulse_gen.vhd" -library work[m
[31m-set_global_assignment -name VHDL_FILE "../../../ip_cores/wr-cores/modules/timing/hpll_period_detect.vhd" -library work[m
[31m-set_global_assignment -name VHDL_FILE "../../../ip_cores/wr-cores/modules/wr_eca/eca_offset.vhd" -library work[m
[31m-set_global_assignment -name VHDL_FILE "../../../ip_cores/general-cores/modules/common/gc_big_adder.vhd" -library work[m
[31m-set_global_assignment -name VHDL_FILE "../../../ip_cores/wr-cores/modules/wr_eca/eca_auto_pkg.vhd" -library work[m
[31m-set_global_assignment -name VHDL_FILE "../../../ip_cores/general-cores/modules/common/gc_fsm_watchdog.vhd" -library work[m
[31m-set_global_assignment -name VHDL_FILE "../../../ip_cores/wr-cores/modules/wr_endpoint/endpoint_private_pkg.vhd" -library work[m
[31m-set_global_assignment -name VHDL_FILE "../../../ip_cores/wr-cores/modules/wr_mini_nic/minic_wbgen2_pkg.vhd" -library work[m
[31m-set_global_assignment -name VHDL_FILE "../../../ip_cores/general-cores/modules/common/gc_reset.vhd" -library work[m
[31m-set_global_assignment -name VHDL_FILE "../../../ip_cores/wr-cores/modules/wrc_core/wrc_syscon_wb.vhd" -library work[m
[31m-set_global_assignment -name VHDL_FILE "../../../ip_cores/general-cores/modules/wishbone/wb_irq/wb_irq_lm32.vhd" -library work[m
[31m-set_global_assignment -name VHDL_FILE ../../../modules/eca_tap/eca_tap_auto_pkg.vhd -library work[m
[31m-set_global_assignment -name VHDL_FILE "../../../ip_cores/general-cores/modules/wishbone/wb_vic/wb_vic_regs.vhd" -library work[m
[31m-set_global_assignment -name VHDL_FILE "../../../ip_cores/wr-cores/modules/wr_endpoint/ep_autonegotiation.vhd" -library work[m
[31m-set_global_assignment -name VHDL_FILE "../../../ip_cores/etherbone-core/hdl/eb_slave_core/eb_wbm_fifo.vhd" -library work[m
[31m-set_global_assignment -name VHDL_FILE ../../../modules/lpc_uart/i8042_kbc.vhd -library work[m
[31m-set_global_assignment -name VHDL_FILE ../../../modules/chopper/Kanal.vhd -library work[m
[31m-set_global_assignment -name VHDL_FILE "../../../ip_cores/etherbone-core/hdl/eb_slave_core/eb_hdr_pkg.vhd" -library work[m
[31m-set_global_assignment -name VHDL_FILE "../../../ip_cores/wr-cores/modules/wr_si57x_interface/xwr_si57x_interface.vhd" -library work[m
[31m-set_global_assignment -name VHDL_FILE "../../../ip_cores/wr-cores/modules/wr_endpoint/endpoint_pkg.vhd" -library work[m
[31m-set_global_assignment -name VHDL_FILE "../../../ip_cores/wr-cores/modules/wr_eca/eca_queue_auto.vhd" -library work[m
[31m-set_global_assignment -name VHDL_FILE ../../../modules/lvds/arria5/arria5_lvds_tx.vhd -library work[m
[31m-set_global_assignment -name VHDL_FILE "../../../ip_cores/wr-cores/modules/wr_streamers/dropping_buffer.vhd" -library work[m
[31m-set_global_assignment -name VHDL_FILE "../../../ip_cores/fpga-config-space/legacy-vme64x-core/hdl/VME_Init.vhd" -library work[m
[31m-set_global_assignment -name VHDL_FILE ../../../modules/ad7606/adc_modul_bus.vhd -library work[m
[31m-set_global_assignment -name VHDL_FILE "../../../ip_cores/fpga-config-space/legacy-vme64x-core/hdl/VME_SharedComps.vhd" -library work[m
[31m-set_global_assignment -name VHDL_FILE "../../../ip_cores/general-cores/modules/wishbone/wb_slave_adapter/wb_slave_adapter.vhd" -library work[m
[31m-set_global_assignment -name VHDL_FILE ../../../modules/build_id/build_id.vhd -library work[m
[31m-set_global_assignment -name VHDL_FILE "../../../ip_cores/general-cores/modules/axi/z7_axi_gpio_expander/axi_gpio_expander.vhd" -library work[m
[31m-set_global_assignment -name VHDL_FILE ../../../modules/nau8811/src/hdl/wb_nau8811_audio_driver.vhd -library work[m
[31m-set_global_assignment -name VHDL_FILE "../../../ip_cores/general-cores/modules/wishbone/wb_i2c_master/xwb_i2c_master.vhd" -library work[m
[31m-set_global_assignment -name VHDL_FILE "../../../ip_cores/wr-cores/modules/timing/dmtd_with_deglitcher.vhd" -library work[m
[31m-set_global_assignment -name VHDL_FILE ../../../modules/remote_update/remote_update.vhd -library work[m
[31m-set_global_assignment -name VHDL_FILE "../../../ip_cores/wr-cores/modules/wr_eca/eca_internals_pkg.vhd" -library work[m
[31m-set_global_assignment -name VHDL_FILE "../../../ip_cores/general-cores/modules/wishbone/wbgen2/wbgen2_fifo_sync.vhd" -library work[m
[31m-set_global_assignment -name VHDL_FILE "../../../ip_cores/wr-cores/modules/wr_streamers/xwr_streamers.vhd" -library work[m
[31m-set_global_assignment -name VHDL_FILE "../../../ip_cores/general-cores/modules/wishbone/wb_ds182x_readout/wb_ds182x_regs.vhd" -library work[m
[31m-set_global_assignment -name VHDL_FILE ../../../modules/aux_functions/aux_functions_pkg.vhd -library work[m
[31m-set_global_assignment -name VHDL_FILE "../../../ip_cores/general-cores/modules/genrams/generic/generic_async_fifo.vhd" -library work[m
[31m-set_global_assignment -name VHDL_FILE ../../../modules/ssd1325/src/hdl/wb_ssd1325_serial_driver.vhd -library work[m
[31m-set_global_assignment -name VHDL_FILE "../../../ip_cores/pci-core/src/hdl/wb_pci_pkg.vhd" -library work[m
[31m-set_global_assignment -name VHDL_FILE "../../../ip_cores/wr-cores/modules/wrc_core/wr_core.vhd" -library work[m
[32m+[m[32mset_global_assignment -name VHDL_FILE "../../../ip_cores/general-cores/modules/genrams/altera/altera_async_fifo.vhd" -library work[m
[32m+[m[32mset_global_assignment -name VHDL_FILE "../../../ip_cores/general-cores/modules/genrams/altera/altera_sync_fifo.vhd" -library work[m
 set_global_assignment -name VHDL_FILE "../../../ip_cores/general-cores/modules/genrams/altera/gc_shiftreg.vhd" -library work[m
[31m-set_global_assignment -name VHDL_FILE "../../../ip_cores/etherbone-core/hdl/eb_slave_core/eb_stream_narrow.vhd" -library work[m
[31m-set_global_assignment -name VHDL_FILE "../../../ip_cores/wr-cores/modules/wr_tlu/tlu_fsm.vhd" -library work[m
[31m-set_global_assignment -name VHDL_FILE ../../../modules/mil/SysClock.vhd -library work[m
[31m-set_global_assignment -name VHDL_FILE "../../../ip_cores/wr-cores/modules/wr_eca/eca_ac_wbm_auto_pkg.vhd" -library work[m
[31m-set_global_assignment -name VHDL_FILE ../../../modules/ftm/ftm_lm32_cluster.vhd -library work[m
[31m-set_global_assignment -name VHDL_FILE "../../../ip_cores/wr-cores/modules/wr_si57x_interface/si570_if_wb.vhd" -library work[m
[31m-set_global_assignment -name VHDL_FILE "../../../ip_cores/general-cores/modules/wishbone/wb_spi_flash/wb_spi_flash.vhd" -library work[m
[31m-set_global_assignment -name VHDL_FILE ../../../modules/pll/pll_pkg.vhd -library work[m
[31m-set_global_assignment -name VHDL_FILE "../../../ip_cores/fpga-config-space/legacy-vme64x-core/hdl/VME_Am_Match.vhd" -library work[m
[31m-set_global_assignment -name VHDL_FILE ../../../modules/lvds/arria5_lvds_pkg.vhd -library work[m
[31m-set_global_assignment -name VHDL_FILE ../../../modules/lvds/arria5/arria5_lvds_rx.vhd -library work[m
[31m-set_global_assignment -name VHDL_FILE "../../../ip_cores/general-cores/modules/common/gc_frequency_meter.vhd" -library work[m
[32m+[m[32mset_global_assignment -name VHDL_FILE "../../../ip_cores/general-cores/modules/genrams/altera/generic_dpram_mixed.vhd" -library work[m
[32m+[m[32mset_global_assignment -name VHDL_FILE "../../../ip_cores/general-cores/modules/genrams/altera/generic_dpram.vhd" -library work[m
[32m+[m[32mset_global_assignment -name VHDL_FILE "../../../ip_cores/general-cores/modules/genrams/altera/generic_simple_dpram.vhd" -library work[m
 set_global_assignment -name VHDL_FILE "../../../ip_cores/general-cores/modules/genrams/altera/generic_spram.vhd" -library work[m
[31m-set_global_assignment -name VHDL_FILE ../../../modules/monster/monster.vhd -library work[m
[31m-set_global_assignment -name VHDL_FILE ../../../modules/remote_update/asmi10/asmi10/altera_asmi_parallel_181/synth/asmi10_pkg.vhd -library work[m
[31m-set_global_assignment -name VHDL_FILE "../../../ip_cores/general-cores/modules/wishbone/wb_crossbar/sdb_rom.vhd" -library work[m
[31m-set_global_assignment -name VHDL_FILE "../../../ip_cores/wr-cores/modules/wr_endpoint/ep_rx_vlan_unit.vhd" -library work[m
[31m-set_global_assignment -name VHDL_FILE "../../../ip_cores/wr-cores/modules/wr_endpoint/ep_crc32_pkg.vhd" -library work[m
[31m-set_global_assignment -name VHDL_FILE "../../../ip_cores/wr-cores/modules/wr_streamers/streamers_pkg.vhd" -library work[m
[31m-set_global_assignment -name VHDL_FILE ../../../modules/function_generators/fg_quad/fg_quad_datapath.vhd -library work[m
[32m+[m[32mset_global_assignment -name VHDL_FILE "../../../ip_cores/general-cores/modules/genrams/common/generic_shiftreg_fifo.vhd" -library work[m
[32m+[m[32mset_global_assignment -name VHDL_FILE "../../../ip_cores/general-cores/modules/genrams/common/inferred_async_fifo_dual_rst.vhd" -library work[m
[32m+[m[32mset_global_assignment -name VHDL_FILE "../../../ip_cores/general-cores/modules/genrams/common/inferred_async_fifo.vhd" -library work[m
[32m+[m[32mset_global_assignment -name VHDL_FILE "../../../ip_cores/general-cores/modules/genrams/common/inferred_sync_fifo.vhd" -library work[m
 set_global_assignment -name VHDL_FILE "../../../ip_cores/general-cores/modules/genrams/generic/generic_async_fifo_dual_rst.vhd" -library work[m
[31m-set_global_assignment -name VHDL_FILE "../../../ip_cores/wr-cores/modules/wr_endpoint/ep_tx_pcs_16bit.vhd" -library work[m
[31m-set_global_assignment -name VHDL_FILE "../../../ip_cores/wr-cores/modules/wr_endpoint/ep_rx_early_address_match.vhd" -library work[m
[31m-set_global_assignment -name VHDL_FILE ../../../modules/aux_functions/prio_encoder/prio_encoder_16_4.vhd -library work[m
[31m-set_global_assignment -name VHDL_FILE "../../../ip_cores/wr-cores/modules/wr_eca/eca_auto.vhd" -library work[m
[31m-set_global_assignment -name VHDL_FILE ../../../modules/ad7606/adc_pkg.vhd -library work[m
[31m-set_global_assignment -name VHDL_FILE ../../../modules/butis_t0/wr_serialtimestamp_pkg.vhd -library work[m
[31m-set_global_assignment -name VHDL_FILE ../../../modules/oled_display/wb_console.vhd -library work[m
[31m-set_global_assignment -name VHDL_FILE "../../../ip_cores/wr-cores/modules/wr_eca/eca_tlu_auto.vhd" -library work[m
[31m-set_global_assignment -name VHDL_FILE "../../../ip_cores/wr-cores/modules/wr_endpoint/ep_rx_wb_master.vhd" -library work[m
[31m-set_global_assignment -name VHDL_FILE "../../../ip_cores/wr-cores/modules/wr_endpoint/ep_tx_crc_inserter.vhd" -library work[m
[31m-set_global_assignment -name VHDL_FILE "../../../ip_cores/general-cores/modules/wishbone/wb_irq/wb_irq_pkg.vhd" -library work[m
[31m-set_global_assignment -name VHDL_FILE ../../../modules/function_generators/serdes_clk_gen/wb_serdes_clk_gen.vhd -library work[m
[31m-set_global_assignment -name VHDL_FILE ../../../modules/cfi_flash/cfi_flash_pkg.vhd -library work[m
[32m+[m[32mset_global_assignment -name VHDL_FILE "../../../ip_cores/general-cores/modules/genrams/generic/generic_async_fifo.vhd" -library work[m
[32m+[m[32mset_global_assignment -name VHDL_FILE "../../../ip_cores/general-cores/modules/genrams/generic/generic_sync_fifo.vhd" -library work[m
[32m+[m[32mset_global_assignment -name VHDL_FILE "../../../ip_cores/general-cores/modules/genrams/genram_pkg.vhd" -library work[m
[32m+[m[32mset_global_assignment -name VHDL_FILE "../../../ip_cores/general-cores/modules/genrams/memory_loader_pkg.vhd" -library work[m
[32m+[m[32mset_global_assignment -name VHDL_FILE "../../../ip_cores/general-cores/modules/wishbone/wb_async_bridge/wb_async_bridge.vhd" -library work[m
[32m+[m[32mset_global_assignment -name VHDL_FILE "../../../ip_cores/general-cores/modules/wishbone/wb_async_bridge/xwb_async_bridge.vhd" -library work[m
[32m+[m[32mset_global_assignment -name VHDL_FILE "../../../ip_cores/general-cores/modules/wishbone/wb_axi4lite_bridge/wb_axi4lite_bridge.vhd" -library work[m
[32m+[m[32mset_global_assignment -name VHDL_FILE "../../../ip_cores/general-cores/modules/wishbone/wb_axi4lite_bridge/xwb_axi4lite_bridge.vhd" -library work[m
[32m+[m[32mset_global_assignment -name VHDL_FILE "../../../ip_cores/general-cores/modules/wishbone/wb_bus_fanout/xwb_bus_fanout.vhd" -library work[m
[32m+[m[32mset_global_assignment -name VHDL_FILE "../../../ip_cores/general-cores/modules/wishbone/wb_clock_crossing/xwb_clock_bridge.vhd" -library work[m
[32m+[m[32mset_global_assignment -name VHDL_FILE "../../../ip_cores/general-cores/modules/wishbone/wb_clock_crossing/xwb_clock_crossing.vhd" -library work[m
[32m+[m[32mset_global_assignment -name VHDL_FILE "../../../ip_cores/general-cores/modules/wishbone/wb_crossbar/sdb_rom.vhd" -library work[m
[32m+[m[32mset_global_assignment -name VHDL_FILE "../../../ip_cores/general-cores/modules/wishbone/wb_crossbar/xwb_crossbar.vhd" -library work[m
[32m+[m[32mset_global_assignment -name VHDL_FILE "../../../ip_cores/general-cores/modules/wishbone/wb_crossbar/xwb_sdb_crossbar.vhd" -library work[m
[32m+[m[32mset_global_assignment -name VHDL_FILE "../../../ip_cores/general-cores/modules/wishbone/wb_dma/xwb_dma.vhd" -library work[m
[32m+[m[32mset_global_assignment -name VHDL_FILE "../../../ip_cores/general-cores/modules/wishbone/wb_dma/xwb_streamer.vhd" -library work[m
[32m+[m[32mset_global_assignment -name VHDL_FILE "../../../ip_cores/general-cores/modules/wishbone/wb_dpram/xwb_dpram.vhd" -library work[m
[32m+[m[32mset_global_assignment -name VHDL_FILE "../../../ip_cores/general-cores/modules/wishbone/wb_ds182x_readout/wb_ds182x_regs.vhd" -library work[m
[32m+[m[32mset_global_assignment -name VHDL_FILE "../../../ip_cores/general-cores/modules/wishbone/wb_ds182x_readout/xwb_ds182x_readout.vhd" -library work[m
[32m+[m[32mset_global_assignment -name VHDL_FILE "../../../ip_cores/general-cores/modules/wishbone/wbgen2/wbgen2_dpssram.vhd" -library work[m
[32m+[m[32mset_global_assignment -name VHDL_FILE "../../../ip_cores/general-cores/modules/wishbone/wbgen2/wbgen2_eic.vhd" -library work[m
[32m+[m[32mset_global_assignment -name VHDL_FILE "../../../ip_cores/general-cores/modules/wishbone/wbgen2/wbgen2_fifo_async.vhd" -library work[m
[32m+[m[32mset_global_assignment -name VHDL_FILE "../../../ip_cores/general-cores/modules/wishbone/wbgen2/wbgen2_fifo_sync.vhd" -library work[m
[32m+[m[32mset_global_assignment -name VHDL_FILE "../../../ip_cores/general-cores/modules/wishbone/wbgen2/wbgen2_pkg.vhd" -library work[m
[32m+[m[32mset_global_assignment -name VHDL_FILE "../../../ip_cores/general-cores/modules/wishbone/wbgenplus/wbgenplus_pkg.vhd" -library work[m
 set_global_assignment -name VHDL_FILE "../../../ip_cores/general-cores/modules/wishbone/wb_gpio_port/wb_gpio_port.vhd" -library work[m
[31m-set_global_assignment -name VHDL_FILE ../../../modules/modulbus/f_divider.vhd -library work[m
[31m-set_global_assignment -name VHDL_FILE "../../../ip_cores/general-cores/modules/common/gc_sync_ffs.vhd" -library work[m
[31m-set_global_assignment -name VHDL_FILE ../../../modules/lpc_uart/lpc_uart.vhd -library work[m
[31m-set_global_assignment -name VHDL_FILE "../../../ip_cores/wr-cores/modules/wr_endpoint/ep_leds_controller.vhd" -library work[m
[31m-set_global_assignment -name VHDL_FILE "../../../ip_cores/wr-cores/modules/wr_eca/eca_channel.vhd" -library work[m
[31m-set_global_assignment -name VHDL_FILE ../../../modules/function_generators/fg_quad/fg_quad_ifa.vhd -library work[m
[31m-set_global_assignment -name VHDL_FILE ../../../modules/ddr3/ddr3_wrapper_pkg.vhd -library work[m
[31m-set_global_assignment -name VHDL_FILE ../../../modules/wb_arria_reset/arria_reset.vhd -library work[m
[31m-set_global_assignment -name VHDL_FILE "../../../ip_cores/general-cores/modules/wishbone/wb_irq/wb_irq_slave.vhd" -library work[m
[31m-set_global_assignment -name VHDL_FILE ../../../modules/mil/hw6408_vhdl.vhd -library work[m
[31m-set_global_assignment -name VHDL_FILE ../../../modules/function_generators/fg_quad/fg_quad_scu_bus.vhd -library work[m
[31m-set_global_assignment -name VHDL_FILE "../../../ip_cores/etherbone-core/hdl/eb_slave_core/eb_checksum.vhd" -library work[m
[31m-set_global_assignment -name VHDL_FILE "../../../ip_cores/general-cores/modules/wishbone/wb_uart/uart_async_tx.vhd" -library work[m
[31m-set_global_assignment -name VHDL_FILE "../../../ip_cores/wr-cores/modules/wr_streamers/xrtx_streamers_stats.vhd" -library work[m
[31m-set_global_assignment -name VHDL_FILE "../../../ip_cores/wr-cores/modules/wr_softpll_ng/spll_period_detect.vhd" -library work[m
[31m-set_global_assignment -name VHDL_FILE "../../../ip_cores/wr-cores/modules/wr_endpoint/wr_endpoint.vhd" -library work[m
[31m-set_global_assignment -name VHDL_FILE ../../../modules/mil/Mil_pkg.vhd -library work[m
[31m-set_global_assignment -name VHDL_FILE "../../../ip_cores/wr-cores/modules/wr_endpoint/ep_sync_detect_16bit.vhd" -library work[m
[31m-set_global_assignment -name VHDL_FILE "../../../ip_cores/wr-cores/modules/wr_eca/eca_walker.vhd" -library work[m
[31m-set_global_assignment -name VHDL_FILE ../../../modules/modulbus/K_EPCS_IF.vhd -library work[m
[31m-set_global_assignment -name VHDL_FILE "../../../ip_cores/general-cores/modules/common/gc_bicolor_led_ctrl.vhd" -library work[m
[31m-set_global_assignment -name VHDL_FILE ../../../modules/butis_t0/crc8_data8.vhd -library work[m
[31m-set_global_assignment -name VHDL_FILE ../../../modules/mil/PU_Reset.vhd -library work[m
[31m-set_global_assignment -name VHDL_FILE ../../../modules/wb_mil_scu/wb_mil_scu.vhd -library work[m
[31m-set_global_assignment -name VHDL_FILE "../../../ip_cores/general-cores/modules/wishbone/wb_uart/simple_uart_wb.vhd" -library work[m
[31m-set_global_assignment -name VHDL_FILE "../../../ip_cores/wr-cores/modules/wrc_core/xwr_core.vhd" -library work[m
[31m-set_global_assignment -name VHDL_FILE "../../../ip_cores/wr-cores/modules/wr_endpoint/ep_registers_pkg.vhd" -library work[m
[31m-set_global_assignment -name VHDL_FILE "../../../ip_cores/wr-cores/modules/wr_mini_nic/minic_packet_buffer.vhd" -library work[m
[31m-set_global_assignment -name VHDL_FILE ../../../modules/modulbus/modulbus_v5.vhd -library work[m
[31m-set_global_assignment -name VHDL_FILE "../../../ip_cores/etherbone-core/hdl/eb_slave_core/eb_raw_slave.vhd" -library work[m
[31m-set_global_assignment -name VHDL_FILE "../../../ip_cores/general-cores/modules/common/gencores_pkg.vhd" -library work[m
[31m-set_global_assignment -name VHDL_FILE ../../../modules/dm_diag/dm_diag.vhd -library work[m
[31m-set_global_assignment -name VHDL_FILE ../../../modules/diob/TM_quench_detection.vhd -library work[m
[31m-set_global_assignment -name VHDL_FILE "../../../ip_cores/fpga-config-space/legacy-vme64x-core/hdl/xvme64x_pack.vhd" -library work[m
[32m+[m[32mset_global_assignment -name VHDL_FILE "../../../ip_cores/general-cores/modules/wishbone/wb_gpio_port/xwb_gpio_port.vhd" -library work[m
[32m+[m[32mset_global_assignment -name VHDL_FILE "../../../ip_cores/general-cores/modules/wishbone/wb_i2c_bridge/wb_i2c_bridge.vhd" -library work[m
[32m+[m[32mset_global_assignment -name VHDL_FILE "../../../ip_cores/general-cores/modules/wishbone/wb_i2c_master/i2c_master_bit_ctrl.vhd" -library work[m
[32m+[m[32mset_global_assignment -name VHDL_FILE "../../../ip_cores/general-cores/modules/wishbone/wb_i2c_master/i2c_master_byte_ctrl.vhd" -library work[m
 set_global_assignment -name VHDL_FILE "../../../ip_cores/general-cores/modules/wishbone/wb_i2c_master/i2c_master_top.vhd" -library work[m
[31m-set_global_assignment -name VHDL_FILE ../../../modules/scu_bus/scu_bus_slave.vhd -library work[m
[31m-set_global_assignment -name VHDL_FILE ../../../modules/lvds/altera_lvds_obuf.vhd -library work[m
[31m-set_global_assignment -name VHDL_FILE ../../../modules/wb_arria_reset/wb_arria_reset_pkg.vhd -library work[m
[31m-set_global_assignment -name VHDL_FILE ../../../modules/aux_functions/local_125_to_12p5.vhd -library work[m
[31m-set_global_assignment -name VHDL_FILE ../../../modules/io_control/src/hdl/io_control_pkg.vhd -library work[m
[31m-set_global_assignment -name VHDL_FILE "../../../ip_cores/general-cores/modules/wishbone/wb_simple_pwm/wb_simple_pwm.vhd" -library work[m
[31m-set_global_assignment -name VHDL_FILE ../../../modules/i2c_wrapper/src/hdl/wb_i2c_wrapper_pkg.vhd -library work[m
[31m-set_global_assignment -name VHDL_FILE "../../../ip_cores/fpga-config-space/legacy-vme64x-core/hdl/VME_CRAM.vhd" -library work[m
[31m-set_global_assignment -name VHDL_FILE ../../../modules/uart/slib_edge_detect.vhd -library work[m
[31m-set_global_assignment -name VHDL_FILE "../../../ip_cores/etherbone-core/hdl/eb_master_core/eb_framer.vhd" -library work[m
[31m-set_global_assignment -name VHDL_FILE "../../../ip_cores/wr-cores/modules/wr_dacs/spec_serial_dac_arb.vhd" -library work[m
[31m-set_global_assignment -name VHDL_FILE "../../../ip_cores/wr-cores/modules/wr_streamers/wr_streamers_wb.vhd" -library work[m
[31m-set_global_assignment -name VHDL_FILE ../../../modules/mbox/mbox_pkg.vhd -library work[m
[31m-set_global_assignment -name VHDL_FILE "../../../ip_cores/general-cores/modules/genrams/altera/altera_sync_fifo.vhd" -library work[m
[32m+[m[32mset_global_assignment -name VHDL_FILE "../../../ip_cores/general-cores/modules/wishbone/wb_i2c_master/wb_i2c_master.vhd" -library work[m
[32m+[m[32mset_global_assignment -name VHDL_FILE "../../../ip_cores/general-cores/modules/wishbone/wb_i2c_master/xwb_i2c_master.vhd" -library work[m
[32m+[m[32mset_global_assignment -name VHDL_FILE "../../../ip_cores/general-cores/modules/wishbone/wb_irq/irqm_core.vhd" -library work[m
[32m+[m[32mset_global_assignment -name VHDL_FILE "../../../ip_cores/general-cores/modules/wishbone/wb_irq/wb_irq_lm32.vhd" -library work[m
[32m+[m[32mset_global_assignment -name VHDL_FILE "../../../ip_cores/general-cores/modules/wishbone/wb_irq/wb_irq_master.vhd" -library work[m
[32m+[m[32mset_global_assignment -name VHDL_FILE "../../../ip_cores/general-cores/modules/wishbone/wb_irq/wb_irq_pkg.vhd" -library work[m
[32m+[m[32mset_global_assignment -name VHDL_FILE "../../../ip_cores/general-cores/modules/wishbone/wb_irq/wb_irq_slave.vhd" -library work[m
[32m+[m[32mset_global_assignment -name VHDL_FILE "../../../ip_cores/general-cores/modules/wishbone/wb_irq/wb_irq_timer.vhd" -library work[m
[32m+[m[32mset_global_assignment -name VHDL_FILE "../../../ip_cores/general-cores/modules/wishbone/wb_lm32/generated/xwb_lm32.vhd" -library work[m
[32m+[m[32mset_global_assignment -name VHDL_FILE "../../../ip_cores/general-cores/modules/wishbone/wb_lm32/src/lm32_dp_ram.vhd" -library work[m
[32m+[m[32mset_global_assignment -name VHDL_FILE "../../../ip_cores/general-cores/modules/wishbone/wb_lm32/src/lm32_ram.vhd" -library work[m
 set_global_assignment -name VHDL_FILE "../../../ip_cores/general-cores/modules/wishbone/wb_metadata/xwb_metadata.vhd" -library work[m
[31m-set_global_assignment -name VHDL_FILE "../../../ip_cores/wr-cores/modules/wr_streamers/streamers_priv_pkg.vhd" -library work[m
[31m-set_global_assignment -name VHDL_FILE ../../../modules/ddr3/ddr3_wrapper.vhd -library work[m
[31m-set_global_assignment -name VHDL_FILE "../../../ip_cores/etherbone-core/hdl/eb_slave_core/eb_cfg_fifo.vhd" -library work[m
[31m-set_global_assignment -name VHDL_FILE "../../../ip_cores/wr-cores/modules/wr_eca/eca_piso_fifo.vhd" -library work[m
[31m-set_global_assignment -name VHDL_FILE "../../../ip_cores/fpga-config-space/legacy-vme64x-core/hdl/VME_CR_CSR_Space.vhd" -library work[m
[31m-set_global_assignment -name VHDL_FILE ../../../modules/lvds/arria5/arria5_lvds_ibuf.vhd -library work[m
[31m-set_global_assignment -name VHDL_FILE "../../../ip_cores/general-cores/modules/genrams/memory_loader_pkg.vhd" -library work[m
[31m-set_global_assignment -name VHDL_FILE ../../../modules/dm_diag/dm_diag_auto_pkg.vhd -library work[m
[31m-set_global_assignment -name VHDL_FILE "../../../ip_cores/etherbone-core/hdl/eb_slave_core/eb_slave_fsm.vhd" -library work[m
[31m-set_global_assignment -name VHDL_FILE "../../../ip_cores/etherbone-core/hdl/eb_slave_core/eb_tag_fifo.vhd" -library work[m
[31m-set_global_assignment -name VHDL_FILE ../../../modules/lvds/arria5/arria5_lvds_obuf.vhd -library work[m
[31m-set_global_assignment -name VHDL_FILE ../../../modules/chopper/Independent_Clk.vhd -library work[m
[31m-set_global_assignment -name VHDL_FILE ../../../modules/prioq2/prio.vhd -library work[m
[31m-set_global_assignment -name VHDL_FILE "../../../ip_cores/wr-cores/modules/fabric/xwb_fabric_sink.vhd" -library work[m
[31m-set_global_assignment -name VHDL_FILE "../../../ip_cores/general-cores/platform/altera/flash/flash_top.vhd" -library work[m
[31m-set_global_assignment -name VHDL_FILE ../../../modules/lvds/arria2_lvds_pkg.vhd -library work[m
[31m-set_global_assignment -name VHDL_FILE "../../../ip_cores/general-cores/modules/wishbone/wbgen2/wbgen2_eic.vhd" -library work[m
[31m-set_global_assignment -name VHDL_FILE "../../../ip_cores/general-cores/modules/common/gc_dyn_extend_pulse.vhd" -library work[m
[31m-set_global_assignment -name VHDL_FILE ../../../modules/prioq2/min3.vhd -library work[m
[31m-set_global_assignment -name VHDL_FILE "../../../ip_cores/general-cores/modules/wishbone/wb_simple_pwm/simple_pwm_wb.vhd" -library work[m
[31m-set_global_assignment -name VHDL_FILE ../../../modules/function_generators/serdes_clk_gen/xwb_serdes_clk_gen.vhd -library work[m
[31m-set_global_assignment -name VHDL_FILE ../../../modules/diob/hw_interlock.vhd -library work[m
[31m-set_global_assignment -name VHDL_FILE ../../../modules/wb_arria_reset/arria5_reset.vhd -library work[m
[31m-set_global_assignment -name VHDL_FILE ../../../modules/oled_display/spi_master.vhd -library work[m
[32m+[m[32mset_global_assignment -name VHDL_FILE "../../../ip_cores/general-cores/modules/wishbone/wb_onewire_master/wb_onewire_master.vhd" -library work[m
[32m+[m[32mset_global_assignment -name VHDL_FILE "../../../ip_cores/general-cores/modules/wishbone/wb_onewire_master/xwb_onewire_master.vhd" -library work[m
[32m+[m[32mset_global_assignment -name VHDL_FILE "../../../ip_cores/general-cores/modules/wishbone/wb_register/wb_skidpad.vhd" -library work[m
[32m+[m[32mset_global_assignment -name VHDL_FILE "../../../ip_cores/general-cores/modules/wishbone/wb_register/xwb_register_link.vhd" -library work[m
 set_global_assignment -name VHDL_FILE "../../../ip_cores/general-cores/modules/wishbone/wb_register/xwb_register.vhd" -library work[m
[31m-set_global_assignment -name VHDL_FILE ../../../modules/monster/monster_iodir.vhd -library work[m
[31m-set_global_assignment -name VHDL_FILE ../../../modules/scu_bus/wb_irq_scu_bus.vhd -library work[m
[31m-set_global_assignment -name VHDL_FILE "../../../ip_cores/wr-cores/modules/wr_endpoint/xwr_endpoint.vhd" -library work[m
[31m-set_global_assignment -name VHDL_FILE ../../../modules/daq/daq_chan_reg_logic.vhd -library work[m
[31m-set_global_assignment -name VHDL_FILE "../../../ip_cores/wr-cores/modules/wr_si57x_interface/si570_if_wbgen2_pkg.vhd" -library work[m
[31m-set_global_assignment -name VHDL_FILE ../../../modules/psram/psram_pkg.vhd -library work[m
[32m+[m[32mset_global_assignment -name VHDL_FILE "../../../ip_cores/general-cores/modules/wishbone/wb_remapper/xwb_remapper.vhd" -library work[m
[32m+[m[32mset_global_assignment -name VHDL_FILE "../../../ip_cores/general-cores/modules/wishbone/wb_serial_lcd/wb_serial_lcd.vhd" -library work[m
[32m+[m[32mset_global_assignment -name VHDL_FILE "../../../ip_cores/general-cores/modules/wishbone/wb_simple_pwm/simple_pwm_wbgen2_pkg.vhd" -library work[m
[32m+[m[32mset_global_assignment -name VHDL_FILE "../../../ip_cores/general-cores/modules/wishbone/wb_simple_pwm/simple_pwm_wb.vhd" -library work[m
[32m+[m[32mset_global_assignment -name VHDL_FILE "../../../ip_cores/general-cores/modules/wishbone/wb_simple_pwm/wb_simple_pwm.vhd" -library work[m
[32m+[m[32mset_global_assignment -name VHDL_FILE "../../../ip_cores/general-cores/modules/wishbone/wb_simple_pwm/xwb_simple_pwm.vhd" -library work[m
[32m+[m[32mset_global_assignment -name VHDL_FILE "../../../ip_cores/general-cores/modules/wishbone/wb_simple_timer/wb_tics.vhd" -library work[m
 set_global_assignment -name VHDL_FILE "../../../ip_cores/general-cores/modules/wishbone/wb_simple_timer/xwb_tics.vhd" -library work[m
[31m-set_global_assignment -name VHDL_FILE ../../../modules/ssd1325/src/hdl/wb_ssd1325_serial_driver_pkg.vhd -library work[m
[31m-set_global_assignment -name VHDL_FILE ../../../modules/function_generators/fg_quad/fg_quad_pkg.vhd -library work[m
[31m-set_global_assignment -name VHDL_FILE ../../../modules/oled_display/char_render.vhd -library work[m
[31m-set_global_assignment -name VHDL_FILE "../../../ip_cores/wr-cores/modules/wr_softpll_ng/wr_softpll_ng.vhd" -library work[m
[31m-set_global_assignment -name VHDL_FILE "../../../ip_cores/general-cores/modules/common/gc_glitch_filt.vhd" -library work[m
[31m-set_global_assignment -name VHDL_FILE "../../../ip_cores/general-cores/modules/wishbone/wb_uart/wb_simple_uart.vhd" -library work[m
[31m-set_global_assignment -name VHDL_FILE "../../../ip_cores/wr-cores/modules/fabric/xwrf_loopback/lbk_wishbone_controller.vhd" -library work[m
[31m-set_global_assignment -name VHDL_FILE "../../../ip_cores/general-cores/modules/wishbone/wb_clock_crossing/xwb_clock_crossing.vhd" -library work[m
[31m-set_global_assignment -name VHDL_FILE "../../../ip_cores/wr-cores/modules/fabric/xwb_fabric_source.vhd" -library work[m
[31m-set_global_assignment -name VHDL_FILE ../../../modules/aux_functions/IO_4x8.vhd -library work[m
[31m-set_global_assignment -name VHDL_FILE ../../../modules/function_generators/serdes_clk_gen/serdes_clk_gen_regs.vhd -library work[m
[31m-set_global_assignment -name VHDL_FILE "../../../ip_cores/wr-cores/modules/wr_eca/eca_free.vhd" -library work[m
[31m-set_global_assignment -name VHDL_FILE "../../../ip_cores/wr-cores/modules/wr_softpll_ng/softpll_pkg.vhd" -library work[m
[32m+[m[32mset_global_assignment -name VHDL_FILE "../../../ip_cores/general-cores/modules/wishbone/wb_slave_adapter/wb_slave_adapter.vhd" -library work[m
[32m+[m[32mset_global_assignment -name VHDL_FILE "../../../ip_cores/general-cores/modules/wishbone/wb_spi_flash/wb_spi_flash.vhd" -library work[m
[32m+[m[32mset_global_assignment -name VHDL_FILE "../../../ip_cores/general-cores/modules/wishbone/wb_spi/wb_spi.vhd" -library work[m
[32m+[m[32mset_global_assignment -name VHDL_FILE "../../../ip_cores/general-cores/modules/wishbone/wb_spi/xwb_spi.vhd" -library work[m
 set_global_assignment -name VHDL_FILE "../../../ip_cores/general-cores/modules/wishbone/wb_split/xwb_split.vhd" -library work[m
[31m-set_global_assignment -name VHDL_FILE ../../../modules/temp_sens/hdl/wb_temp_sense_pkg.vhd -library work[m
[31m-set_global_assignment -name VHDL_FILE ../../../modules/uart/uart_interrupt.vhd -library work[m
[31m-set_global_assignment -name VHDL_FILE ../../../modules/wb_mil_scu/mil_pll.vhd -library work[m
[31m-set_global_assignment -name VHDL_FILE "../../../ip_cores/wr-cores/modules/wr_endpoint/ep_rx_buffer.vhd" -library work[m
[31m-set_global_assignment -name VHDL_FILE ../../../modules/aux_functions/sys_clk_or_local_clk.vhd -library work[m
[31m-set_global_assignment -name VHDL_FILE ../../../modules/heap/heap_top.vhd -library work[m
[31m-set_global_assignment -name VHDL_FILE "../../../ip_cores/general-cores/platform/altera/wb_pcie/pcie_altera.vhd" -library work[m
[31m-set_global_assignment -name VHDL_FILE ../../../modules/daq/daq_pkg.vhd -library work[m
[31m-set_global_assignment -name VHDL_FILE ../../../modules/dac714/dac714_pkg.vhd -library work[m
[31m-set_global_assignment -name VHDL_FILE ../../../modules/uart/slib_counter.vhd -library work[m
[31m-set_global_assignment -name VHDL_FILE "../../../ip_cores/fpga-config-space/legacy-vme64x-core/hdl/VME_Buffer_pack.vhd" -library work[m
[31m-set_global_assignment -name VHDL_FILE "../../../ip_cores/wr-cores/modules/wr_eca/eca_data.vhd" -library work[m
[32m+[m[32mset_global_assignment -name VHDL_FILE "../../../ip_cores/general-cores/modules/wishbone/wb_uart/simple_uart_pkg.vhd" -library work[m
[32m+[m[32mset_global_assignment -name VHDL_FILE "../../../ip_cores/general-cores/modules/wishbone/wb_uart/simple_uart_wb.vhd" -library work[m
[32m+[m[32mset_global_assignment -name VHDL_FILE "../../../ip_cores/general-cores/modules/wishbone/wb_uart/uart_async_rx.vhd" -library work[m
[32m+[m[32mset_global_assignment -name VHDL_FILE "../../../ip_cores/general-cores/modules/wishbone/wb_uart/uart_async_tx.vhd" -library work[m
[32m+[m[32mset_global_assignment -name VHDL_FILE "../../../ip_cores/general-cores/modules/wishbone/wb_uart/uart_baud_gen.vhd" -library work[m
[32m+[m[32mset_global_assignment -name VHDL_FILE "../../../ip_cores/general-cores/modules/wishbone/wb_uart/wb_simple_uart.vhd" -library work[m
 set_global_assignment -name VHDL_FILE "../../../ip_cores/general-cores/modules/wishbone/wb_uart/xwb_simple_uart.vhd" -library work[m
[31m-set_global_assignment -name VHDL_FILE ../../../modules/remote_update/asmi_arriaII/asmi_arriaII/synthesis/asmi_arriaII.vhd -library work[m
[31m-set_global_assignment -name VHDL_FILE "../../../ip_cores/general-cores/modules/genrams/altera/altera_async_fifo.vhd" -library work[m
[31m-set_global_assignment -name VHDL_FILE "../../../ip_cores/general-cores/modules/wishbone/wbgen2/wbgen2_dpssram.vhd" -library work[m
[31m-set_global_assignment -name VHDL_FILE ../../../modules/lvds/altera_lvds_tx.vhd -library work[m
[31m-set_global_assignment -name VHDL_FILE ../../../modules/power_test/power_test_pkg.vhd -library work[m
[31m-set_global_assignment -name VHDL_FILE "../../../ip_cores/general-cores/modules/common/gc_ds182x_readout/gc_ds182x_readout.vhd" -library work[m
[31m-set_global_assignment -name VHDL_FILE "../../../ip_cores/wr-cores/modules/wr_eca/eca_ac_wbm.vhd" -library work[m
[31m-set_global_assignment -name VHDL_FILE ../../../modules/aux_functions/slave_clk_switch.vhd -library work[m
[31m-set_global_assignment -name VHDL_FILE ../../../modules/scu_bus/scu_bus_pkg.vhd -library work[m
[31m-set_global_assignment -name VHDL_FILE "../../../ip_cores/wr-cores/modules/wr_endpoint/ep_clock_alignment_fifo.vhd" -library work[m
[31m-set_global_assignment -name VHDL_FILE ../../../modules/uart/uart_baudgen.vhd -library work[m
[31m-set_global_assignment -name VHDL_FILE "../../../ip_cores/general-cores/modules/common/gc_ds182x_interface.vhd" -library work[m
[31m-set_global_assignment -name VHDL_FILE "../../../ip_cores/wr-cores/modules/wr_softpll_ng/spll_wbgen2_pkg.vhd" -library work[m
[31m-set_global_assignment -name VHDL_FILE "../../../ip_cores/wr-cores/modules/fabric/xwrf_loopback/wrf_loopback.vhd" -library work[m
[31m-set_global_assignment -name VHDL_FILE "../../../ip_cores/general-cores/modules/genrams/genram_pkg.vhd" -library work[m
[31m-set_global_assignment -name VHDL_FILE "../../../ip_cores/general-cores/modules/wishbone/wb_i2c_bridge/wb_i2c_bridge.vhd" -library work[m
[31m-set_global_assignment -name VHDL_FILE "../../../ip_cores/etherbone-core/hdl/eb_slave_core/eb_pass_fifo.vhd" -library work[m
[31m-set_global_assignment -name VHDL_FILE "../../../ip_cores/wr-cores/modules/wr_si57x_interface/wr_si57x_interface.vhd" -library work[m
[31m-set_global_assignment -name VHDL_FILE "../../../ip_cores/general-cores/modules/genrams/generic/generic_sync_fifo.vhd" -library work[m
[31m-set_global_assignment -name VHDL_FILE "../../../ip_cores/wr-cores/modules/wr_streamers/escape_detector.vhd" -library work[m
[31m-set_global_assignment -name VHDL_FILE "../../../ip_cores/wr-cores/modules/wr_endpoint/ep_rx_crc_size_check.vhd" -library work[m
[31m-set_global_assignment -name VHDL_FILE ../../../modules/chopper/Bus_io.vhd -library work[m
[31m-set_global_assignment -name VHDL_FILE "../../../ip_cores/wr-cores/modules/wr_streamers/tx_streamer.vhd" -library work[m
[31m-set_global_assignment -name VHDL_FILE "../../../ip_cores/etherbone-core/hdl/eb_slave_core/eb_eth_tx.vhd" -library work[m
[31m-set_global_assignment -name VHDL_FILE "../../../ip_cores/general-cores/modules/axi/axi4lite_wb_bridge/xaxi4lite_wb_bridge.vhd" -library work[m
[31m-set_global_assignment -name VHDL_FILE "../../../ip_cores/wr-cores/modules/wr_endpoint/ep_timestamping_unit.vhd" -library work[m
[32m+[m[32mset_global_assignment -name VHDL_FILE "../../../ip_cores/general-cores/modules/wishbone/wb_vic/wb_vic_regs.vhd" -library work[m
[32m+[m[32mset_global_assignment -name VHDL_FILE "../../../ip_cores/general-cores/modules/wishbone/wb_vic/wb_vic.vhd" -library work[m
[32m+[m[32mset_global_assignment -name VHDL_FILE "../../../ip_cores/general-cores/modules/wishbone/wb_vic/xwb_vic.vhd" -library work[m
[32m+[m[32mset_global_assignment -name VHDL_FILE "../../../ip_cores/general-cores/modules/wishbone/wishbone_pkg.vhd" -library work[m
[32m+[m[32mset_global_assignment -name VHDL_FILE "../../../ip_cores/general-cores/platform/altera/flash/altera_flash_pkg.vhd" -library work[m
[32m+[m[32mset_global_assignment -name VHDL_FILE "../../../ip_cores/general-cores/platform/altera/flash/altera_spi.vhd" -library work[m
[32m+[m[32mset_global_assignment -name VHDL_FILE "../../../ip_cores/general-cores/platform/altera/flash/flash_top.vhd" -library work[m
[32m+[m[32mset_global_assignment -name VHDL_FILE "../../../ip_cores/general-cores/platform/altera/networks/altera_networks_pkg.vhd" -library work[m
[32m+[m[32mset_global_assignment -name VHDL_FILE "../../../ip_cores/general-cores/platform/altera/wb_pcie/pcie_32to64.vhd" -library work[m
[32m+[m[32mset_global_assignment -name VHDL_FILE "../../../ip_cores/general-cores/platform/altera/wb_pcie/pcie_64to32.vhd" -library work[m
[32m+[m[32mset_global_assignment -name VHDL_FILE "../../../ip_cores/general-cores/platform/altera/wb_pcie/pcie_altera.vhd" -library work[m
 set_global_assignment -name VHDL_FILE "../../../ip_cores/general-cores/platform/altera/wb_pcie/pcie_tlp.vhd" -library work[m
[31m-set_global_assignment -name VHDL_FILE "../../../ip_cores/wr-cores/modules/wr_streamers/xtx_streamers_stats.vhd" -library work[m
[31m-set_global_assignment -name VHDL_FILE "../../../ip_cores/general-cores/modules/common/gc_pulse_synchronizer.vhd" -library work[m
[31m-set_global_assignment -name VHDL_FILE ../../../modules/enc_err_counter/enc_err_counter_pkg.vhd -library work[m
[31m-set_global_assignment -name VHDL_FILE ../../../modules/aux_functions/led_n.vhd -library work[m
[31m-set_global_assignment -name VHDL_FILE "../../../ip_cores/wr-cores/modules/wr_eca/eca.vhd" -library work[m
[31m-set_global_assignment -name VHDL_FILE "../../../ip_cores/wr-cores/modules/wr_streamers/xrx_streamers_stats.vhd" -library work[m
[31m-set_global_assignment -name VHDL_FILE "../../../ip_cores/wr-cores/modules/wr_endpoint/ep_packet_filter.vhd" -library work[m
[31m-set_global_assignment -name VHDL_FILE "../../../ip_cores/general-cores/modules/wishbone/wb_lm32/src/lm32_dp_ram.vhd" -library work[m
[31m-set_global_assignment -name VHDL_FILE "../../../ip_cores/wr-cores/modules/wr_tbi_phy/enc_8b10b.vhd" -library work[m
[31m-set_global_assignment -name VHDL_FILE ../../../modules/uart/slib_input_sync.vhd -library work[m
[31m-set_global_assignment -name VHDL_FILE "../../../ip_cores/wr-cores/modules/wr_eca/eca_tlu_fsm.vhd" -library work[m
[31m-set_global_assignment -name VHDL_FILE "../../../ip_cores/general-cores/modules/wishbone/wb_gpio_port/xwb_gpio_port.vhd" -library work[m
[31m-set_global_assignment -name VHDL_FILE ../../../modules/watchdog/watchdog_pkg.vhd -library work[m
[31m-set_global_assignment -name VHDL_FILE ../../../modules/prioq2/queue_unit.vhd -library work[m
[31m-set_global_assignment -name VHDL_FILE "../../../ip_cores/general-cores/modules/wishbone/wb_onewire_master/wb_onewire_master.vhd" -library work[m
[31m-set_global_assignment -name VHDL_FILE "../../../ip_cores/wr-cores/modules/wr_streamers/xtx_streamer.vhd" -library work[m
[31m-set_global_assignment -name VHDL_FILE "../../../ip_cores/general-cores/modules/wishbone/wb_i2c_master/wb_i2c_master.vhd" -library work[m
[32m+[m[32mset_global_assignment -name VHDL_FILE "../../../ip_cores/general-cores/platform/altera/wb_pcie/pcie_wb_pkg.vhd" -library work[m
[32m+[m[32mset_global_assignment -name VHDL_FILE "../../../ip_cores/general-cores/platform/altera/wb_pcie/pcie_wb.vhd" -library work[m
[32m+[m[32mset_global_assignment -name VHDL_FILE "../../../ip_cores/pci-core/src/hdl/wb_pci_pkg.vhd" -library work[m
[32m+[m[32mset_global_assignment -name VHDL_FILE "../../../ip_cores/pci-core/src/hdl/wb_pmc_host_bridge_pkg.vhd" -library work[m
[32m+[m[32mset_global_assignment -name VHDL_FILE "../../../ip_cores/pci-core/src/hdl/wb_pmc_host_bridge.vhd" -library work[m
[32m+[m[32mset_global_assignment -name VHDL_FILE "../../../ip_cores/wr-cores/modules/fabric/wr_fabric_pkg.vhd" -library work[m
[32m+[m[32mset_global_assignment -name VHDL_FILE "../../../ip_cores/wr-cores/modules/fabric/xwb_fabric_sink.vhd" -library work[m
[32m+[m[32mset_global_assignment -name VHDL_FILE "../../../ip_cores/wr-cores/modules/fabric/xwb_fabric_source.vhd" -library work[m
[32m+[m[32mset_global_assignment -name VHDL_FILE "../../../ip_cores/wr-cores/modules/fabric/xwrf_loopback/lbk_pkg.vhd" -library work[m
[32m+[m[32mset_global_assignment -name VHDL_FILE "../../../ip_cores/wr-cores/modules/fabric/xwrf_loopback/lbk_wishbone_controller.vhd" -library work[m
[32m+[m[32mset_global_assignment -name VHDL_FILE "../../../ip_cores/wr-cores/modules/fabric/xwrf_loopback/wrf_loopback.vhd" -library work[m
[32m+[m[32mset_global_assignment -name VHDL_FILE "../../../ip_cores/wr-cores/modules/fabric/xwrf_loopback/xwrf_loopback.vhd" -library work[m
[32m+[m[32mset_global_assignment -name VHDL_FILE "../../../ip_cores/wr-cores/modules/fabric/xwrf_mux.vhd" -library work[m
[32m+[m[32mset_global_assignment -name VHDL_FILE "../../../ip_cores/wr-cores/modules/fabric/xwrf_reg.vhd" -library work[m
[32m+[m[32mset_global_assignment -name VHDL_FILE "../../../ip_cores/wr-cores/modules/timing/dmtd_phase_meas.vhd" -library work[m
[32m+[m[32mset_global_assignment -name VHDL_FILE "../../../ip_cores/wr-cores/modules/timing/dmtd_with_deglitcher.vhd" -library work[m
[32m+[m[32mset_global_assignment -name VHDL_FILE "../../../ip_cores/wr-cores/modules/timing/hpll_period_detect.vhd" -library work[m
[32m+[m[32mset_global_assignment -name VHDL_FILE "../../../ip_cores/wr-cores/modules/timing/multi_dmtd_with_deglitcher.vhd" -library work[m
[32m+[m[32mset_global_assignment -name VHDL_FILE "../../../ip_cores/wr-cores/modules/timing/pulse_gen.vhd" -library work[m
 set_global_assignment -name VHDL_FILE "../../../ip_cores/wr-cores/modules/timing/pulse_stamper.vhd" -library work[m
[32m+[m[32mset_global_assignment -name VHDL_FILE "../../../ip_cores/wr-cores/modules/wrc_core/wrc_diags_pkg.vhd" -library work[m
[32m+[m[32mset_global_assignment -name VHDL_FILE "../../../ip_cores/wr-cores/modules/wrc_core/wrc_diags_wb.vhd" -library work[m
 set_global_assignment -name VHDL_FILE "../../../ip_cores/wr-cores/modules/wrc_core/wrcore_pkg.vhd" -library work[m
[31m-set_global_assignment -name VHDL_FILE ../../../modules/function_generators/serdes_clk_gen/serdes_clk_gen.vhd -library work[m
[31m-set_global_assignment -name VHDL_FILE "../../../ip_cores/general-cores/modules/wishbone/wb_lm32/generated/xwb_lm32.vhd" -library work[m
[31m-set_global_assignment -name VHDL_FILE ../../../modules/mil/Mil_Enc_Vhdl.vhd -library work[m
[32m+[m[32mset_global_assignment -name VHDL_FILE "../../../ip_cores/wr-cores/modules/wrc_core/wr_core.vhd" -library work[m
[32m+[m[32mset_global_assignment -name VHDL_FILE "../../../ip_cores/wr-cores/modules/wrc_core/wrc_periph.vhd" -library work[m
[32m+[m[32mset_global_assignment -name VHDL_FILE "../../../ip_cores/wr-cores/modules/wrc_core/wrc_syscon_pkg.vhd" -library work[m
[32m+[m[32mset_global_assignment -name VHDL_FILE "../../../ip_cores/wr-cores/modules/wrc_core/wrc_syscon_wb.vhd" -library work[m
[32m+[m[32mset_global_assignment -name VHDL_FILE "../../../ip_cores/wr-cores/modules/wrc_core/xwrc_diags_wb.vhd" -library work[m
[32m+[m[32mset_global_assignment -name VHDL_FILE "../../../ip_cores/wr-cores/modules/wrc_core/xwr_core.vhd" -library work[m
[32m+[m[32mset_global_assignment -name VHDL_FILE "../../../ip_cores/wr-cores/modules/wr_dacs/spec_serial_dac_arb.vhd" -library work[m
 set_global_assignment -name VHDL_FILE "../../../ip_cores/wr-cores/modules/wr_dacs/spec_serial_dac.vhd" -library work[m
[31m-set_global_assignment -name VHDL_FILE ../../../modules/diob/quench_detection.vhd -library work[m
[31m-set_global_assignment -name VHDL_FILE "../../../ip_cores/general-cores/modules/common/gc_async_counter_diff.vhd" -library work[m
[31m-set_global_assignment -name VHDL_FILE ../../../modules/remote_update/altasmi.vhd -library work[m
[31m-set_global_assignment -name VHDL_FILE ../../../modules/wb_mil_scu/event_processing.vhd -library work[m
[31m-set_global_assignment -name VHDL_FILE ../../../modules/nau8811/src/hdl/wb_nau8811_audio_driver_pkg.vhd -library work[m
[31m-set_global_assignment -name VHDL_FILE ../../../modules/mil/mil_en_decoder.vhd -library work[m
[32m+[m[32mset_global_assignment -name VHDL_FILE "../../../ip_cores/wr-cores/modules/wr_eca/eca_ac_wbm_auto_pkg.vhd" -library work[m
[32m+[m[32mset_global_assignment -name VHDL_FILE "../../../ip_cores/wr-cores/modules/wr_eca/eca_ac_wbm_auto.vhd" -library work[m
[32m+[m[32mset_global_assignment -name VHDL_FILE "../../../ip_cores/wr-cores/modules/wr_eca/eca_ac_wbm.vhd" -library work[m
[32m+[m[32mset_global_assignment -name VHDL_FILE "../../../ip_cores/wr-cores/modules/wr_eca/eca_adder.vhd" -library work[m
[32m+[m[32mset_global_assignment -name VHDL_FILE "../../../ip_cores/wr-cores/modules/wr_eca/eca_auto_pkg.vhd" -library work[m
[32m+[m[32mset_global_assignment -name VHDL_FILE "../../../ip_cores/wr-cores/modules/wr_eca/eca_auto.vhd" -library work[m
[32m+[m[32mset_global_assignment -name VHDL_FILE "../../../ip_cores/wr-cores/modules/wr_eca/eca_channel.vhd" -library work[m
[32m+[m[32mset_global_assignment -name VHDL_FILE "../../../ip_cores/wr-cores/modules/wr_eca/eca_data.vhd" -library work[m
[32m+[m[32mset_global_assignment -name VHDL_FILE "../../../ip_cores/wr-cores/modules/wr_eca/eca_free.vhd" -library work[m
[32m+[m[32mset_global_assignment -name VHDL_FILE "../../../ip_cores/wr-cores/modules/wr_eca/eca_internals_pkg.vhd" -library work[m
[32m+[m[32mset_global_assignment -name VHDL_FILE "../../../ip_cores/wr-cores/modules/wr_eca/eca_msi.vhd" -library work[m
[32m+[m[32mset_global_assignment -name VHDL_FILE "../../../ip_cores/wr-cores/modules/wr_eca/eca_offset.vhd" -library work[m
[32m+[m[32mset_global_assignment -name VHDL_FILE "../../../ip_cores/wr-cores/modules/wr_eca/eca_piso_fifo.vhd" -library work[m
[32m+[m[32mset_global_assignment -name VHDL_FILE "../../../ip_cores/wr-cores/modules/wr_eca/eca_pkg.vhd" -library work[m
[32m+[m[32mset_global_assignment -name VHDL_FILE "../../../ip_cores/wr-cores/modules/wr_eca/eca_queue_auto_pkg.vhd" -library work[m
[32m+[m[32mset_global_assignment -name VHDL_FILE "../../../ip_cores/wr-cores/modules/wr_eca/eca_queue_auto.vhd" -library work[m
[32m+[m[32mset_global_assignment -name VHDL_FILE "../../../ip_cores/wr-cores/modules/wr_eca/eca_queue.vhd" -library work[m
[32m+[m[32mset_global_assignment -name VHDL_FILE "../../../ip_cores/wr-cores/modules/wr_eca/eca_rmw.vhd" -library work[m
 set_global_assignment -name VHDL_FILE "../../../ip_cores/wr-cores/modules/wr_eca/eca_scan.vhd" -library work[m
[32m+[m[32mset_global_assignment -name VHDL_FILE "../../../ip_cores/wr-cores/modules/wr_eca/eca_scubus_channel.vhd" -library work[m
[32m+[m[32mset_global_assignment -name VHDL_FILE "../../../ip_cores/wr-cores/modules/wr_eca/eca_sdp.vhd" -library work[m
 set_global_assignment -name VHDL_FILE "../../../ip_cores/wr-cores/modules/wr_eca/eca_search.vhd" -library work[m
[31m-set_global_assignment -name VHDL_FILE ../../../modules/pll/altera_reset.vhd -library work[m
[31m-set_global_assignment -name VHDL_FILE "../../../ip_cores/wr-cores/modules/wr_endpoint/ep_tx_packet_injection.vhd" -library work[m
[31m-set_global_assignment -name VHDL_FILE ../../../modules/lvds/arria10_lvds_pkg.vhd -library work[m
[31m-set_global_assignment -name VHDL_FILE "../../../ip_cores/wr-cores/modules/wr_endpoint/ep_rx_oob_insert.vhd" -library work[m
[31m-set_global_assignment -name VHDL_FILE ../../../modules/remote_update/wb_remote_update.vhd -library work[m
[31m-set_global_assignment -name VHDL_FILE "../../../ip_cores/wr-cores/modules/wr_pps_gen/pps_gen_wb.vhd" -library work[m
[31m-set_global_assignment -name VHDL_FILE "../../../ip_cores/general-cores/modules/genrams/altera/generic_dpram.vhd" -library work[m
[31m-set_global_assignment -name VHDL_FILE "../../../ip_cores/wr-cores/modules/wr_endpoint/ep_tx_inject_ctrl.vhd" -library work[m
[32m+[m[32mset_global_assignment -name VHDL_FILE "../../../ip_cores/wr-cores/modules/wr_eca/eca_tag_channel.vhd" -library work[m
[32m+[m[32mset_global_assignment -name VHDL_FILE "../../../ip_cores/wr-cores/modules/wr_eca/eca_tdp.vhd" -library work[m
[32m+[m[32mset_global_assignment -name VHDL_FILE "../../../ip_cores/wr-cores/modules/wr_eca/eca_tlu_auto_pkg.vhd" -library work[m
[32m+[m[32mset_global_assignment -name VHDL_FILE "../../../ip_cores/wr-cores/modules/wr_eca/eca_tlu_auto.vhd" -library work[m
[32m+[m[32mset_global_assignment -name VHDL_FILE "../../../ip_cores/wr-cores/modules/wr_eca/eca_tlu_fsm.vhd" -library work[m
[32m+[m[32mset_global_assignment -name VHDL_FILE "../../../ip_cores/wr-cores/modules/wr_eca/eca_tlu.vhd" -library work[m
[32m+[m[32mset_global_assignment -name VHDL_FILE "../../../ip_cores/wr-cores/modules/wr_eca/eca.vhd" -library work[m
[32m+[m[32mset_global_assignment -name VHDL_FILE "../../../ip_cores/wr-cores/modules/wr_eca/eca_walker.vhd" -library work[m
 set_global_assignment -name VHDL_FILE "../../../ip_cores/wr-cores/modules/wr_eca/eca_wb_event.vhd" -library work[m
[31m-set_global_assignment -name VHDL_FILE ../../../modules/function_generators/scu_slave_fg.vhd -library work[m
[31m-set_global_assignment -name VHDL_FILE ../../../modules/uart/uart_16750.vhd -library work[m
[31m-set_global_assignment -name VHDL_FILE "../../../ip_cores/general-cores/modules/wishbone/wb_simple_timer/wb_tics.vhd" -library work[m
[31m-set_global_assignment -name VHDL_FILE "../../../ip_cores/pci-core/src/hdl/wb_pmc_host_bridge.vhd" -library work[m
[31m-set_global_assignment -name VHDL_FILE "../../../ip_cores/wr-cores/modules/wr_mini_nic/xwr_mini_nic.vhd" -library work[m
[31m-set_global_assignment -name VHDL_FILE "../../../ip_cores/wr-cores/modules/wr_eca/eca_pkg.vhd" -library work[m
[32m+[m[32mset_global_assignment -name VHDL_FILE "../../../ip_cores/wr-cores/modules/wr_eca/eca_wr_time.vhd" -library work[m
[32m+[m[32mset_global_assignment -name VHDL_FILE "../../../ip_cores/wr-cores/modules/wr_eca/wr_eca.vhd" -library work[m
[32m+[m[32mset_global_assignment -name VHDL_FILE "../../../ip_cores/wr-cores/modules/wr_endpoint/endpoint_pkg.vhd" -library work[m
[32m+[m[32mset_global_assignment -name VHDL_FILE "../../../ip_cores/wr-cores/modules/wr_endpoint/endpoint_private_pkg.vhd" -library work[m
[32m+[m[32mset_global_assignment -name VHDL_FILE "../../../ip_cores/wr-cores/modules/wr_endpoint/ep_1000basex_pcs.vhd" -library work[m
[32m+[m[32mset_global_assignment -name VHDL_FILE "../../../ip_cores/wr-cores/modules/wr_endpoint/ep_autonegotiation.vhd" -library work[m
[32m+[m[32mset_global_assignment -name VHDL_FILE "../../../ip_cores/wr-cores/modules/wr_endpoint/ep_clock_alignment_fifo.vhd" -library work[m
[32m+[m[32mset_global_assignment -name VHDL_FILE "../../../ip_cores/wr-cores/modules/wr_endpoint/ep_crc32_pkg.vhd" -library work[m
[32m+[m[32mset_global_assignment -name VHDL_FILE "../../../ip_cores/wr-cores/modules/wr_endpoint/ep_leds_controller.vhd" -library work[m
[32m+[m[32mset_global_assignment -name VHDL_FILE "../../../ip_cores/wr-cores/modules/wr_endpoint/ep_packet_filter.vhd" -library work[m
[32m+[m[32mset_global_assignment -name VHDL_FILE "../../../ip_cores/wr-cores/modules/wr_endpoint/ep_pcs_tbi_mdio_wb.vhd" -library work[m
[32m+[m[32mset_global_assignment -name VHDL_FILE "../../../ip_cores/wr-cores/modules/wr_endpoint/ep_registers_pkg.vhd" -library work[m
[32m+[m[32mset_global_assignment -name VHDL_FILE "../../../ip_cores/wr-cores/modules/wr_endpoint/ep_rtu_header_extract.vhd" -library work[m
[32m+[m[32mset_global_assignment -name VHDL_FILE "../../../ip_cores/wr-cores/modules/wr_endpoint/ep_rx_buffer.vhd" -library work[m
[32m+[m[32mset_global_assignment -name VHDL_FILE "../../../ip_cores/wr-cores/modules/wr_endpoint/ep_rx_bypass_queue.vhd" -library work[m
[32m+[m[32mset_global_assignment -name VHDL_FILE "../../../ip_cores/wr-cores/modules/wr_endpoint/ep_rx_crc_size_check.vhd" -library work[m
[32m+[m[32mset_global_assignment -name VHDL_FILE "../../../ip_cores/wr-cores/modules/wr_endpoint/ep_rx_early_address_match.vhd" -library work[m
[32m+[m[32mset_global_assignment -name VHDL_FILE "../../../ip_cores/wr-cores/modules/wr_endpoint/ep_rx_oob_insert.vhd" -library work[m
[32m+[m[32mset_global_assignment -name VHDL_FILE "../../../ip_cores/wr-cores/modules/wr_endpoint/ep_rx_path.vhd" -library work[m
[32m+[m[32mset_global_assignment -name VHDL_FILE "../../../ip_cores/wr-cores/modules/wr_endpoint/ep_rx_pcs_16bit.vhd" -library work[m
[32m+[m[32mset_global_assignment -name VHDL_FILE "../../../ip_cores/wr-cores/modules/wr_endpoint/ep_rx_pcs_8bit.vhd" -library work[m
[32m+[m[32mset_global_assignment -name VHDL_FILE "../../../ip_cores/wr-cores/modules/wr_endpoint/ep_rx_status_reg_insert.vhd" -library work[m
[32m+[m[32mset_global_assignment -name VHDL_FILE "../../../ip_cores/wr-cores/modules/wr_endpoint/ep_rx_vlan_unit.vhd" -library work[m
[32m+[m[32mset_global_assignment -name VHDL_FILE "../../../ip_cores/wr-cores/modules/wr_endpoint/ep_rx_wb_master.vhd" -library work[m
[32m+[m[32mset_global_assignment -name VHDL_FILE "../../../ip_cores/wr-cores/modules/wr_endpoint/ep_sync_detect_16bit.vhd" -library work[m
[32m+[m[32mset_global_assignment -name VHDL_FILE "../../../ip_cores/wr-cores/modules/wr_endpoint/ep_sync_detect.vhd" -library work[m
[32m+[m[32mset_global_assignment -name VHDL_FILE "../../../ip_cores/wr-cores/modules/wr_endpoint/ep_timestamping_unit.vhd" -library work[m
[32m+[m[32mset_global_assignment -name VHDL_FILE "../../../ip_cores/wr-cores/modules/wr_endpoint/ep_ts_counter.vhd" -library work[m
[32m+[m[32mset_global_assignment -name VHDL_FILE "../../../ip_cores/wr-cores/modules/wr_endpoint/ep_tx_crc_inserter.vhd" -library work[m
[32m+[m[32mset_global_assignment -name VHDL_FILE "../../../ip_cores/wr-cores/modules/wr_endpoint/ep_tx_header_processor.vhd" -library work[m
[32m+[m[32mset_global_assignment -name VHDL_FILE "../../../ip_cores/wr-cores/modules/wr_endpoint/ep_tx_inject_ctrl.vhd" -library work[m
[32m+[m[32mset_global_assignment -name VHDL_FILE "../../../ip_cores/wr-cores/modules/wr_endpoint/ep_tx_packet_injection.vhd" -library work[m
[32m+[m[32mset_global_assignment -name VHDL_FILE "../../../ip_cores/wr-cores/modules/wr_endpoint/ep_tx_path.vhd" -library work[m
[32m+[m[32mset_global_assignment -name VHDL_FILE "../../../ip_cores/wr-cores/modules/wr_endpoint/ep_tx_pcs_16bit.vhd" -library work[m
[32m+[m[32mset_global_assignment -name VHDL_FILE "../../../ip_cores/wr-cores/modules/wr_endpoint/ep_tx_pcs_8bit.vhd" -library work[m
[32m+[m[32mset_global_assignment -name VHDL_FILE "../../../ip_cores/wr-cores/modules/wr_endpoint/ep_tx_vlan_unit.vhd" -library work[m
[32m+[m[32mset_global_assignment -name VHDL_FILE "../../../ip_cores/wr-cores/modules/wr_endpoint/ep_wishbone_controller.vhd" -library work[m
[32m+[m[32mset_global_assignment -name VHDL_FILE "../../../ip_cores/wr-cores/modules/wr_endpoint/wr_endpoint.vhd" -library work[m
[32m+[m[32mset_global_assignment -name VHDL_FILE "../../../ip_cores/wr-cores/modules/wr_endpoint/xwr_endpoint.vhd" -library work[m
[32m+[m[32mset_global_assignment -name VHDL_FILE "../../../ip_cores/wr-cores/modules/wr_mini_nic/minic_packet_buffer.vhd" -library work[m
[32m+[m[32mset_global_assignment -name VHDL_FILE "../../../ip_cores/wr-cores/modules/wr_mini_nic/minic_wbgen2_pkg.vhd" -library work[m
 set_global_assignment -name VHDL_FILE "../../../ip_cores/wr-cores/modules/wr_mini_nic/minic_wb_slave.vhd" -library work[m
[31m-set_global_assignment -name VHDL_FILE ../../../modules/prioq2/min9_64.vhd -library work[m
[32m+[m[32mset_global_assignment -name VHDL_FILE "../../../ip_cores/wr-cores/modules/wr_mini_nic/wr_mini_nic.vhd" -library work[m
[32m+[m[32mset_global_assignment -name VHDL_FILE "../../../ip_cores/wr-cores/modules/wr_mini_nic/xwr_mini_nic.vhd" -library work[m
[32m+[m[32mset_global_assignment -name VHDL_FILE "../../../ip_cores/wr-cores/modules/wr_pps_gen/pps_gen_wb.vhd" -library work[m
[32m+[m[32mset_global_assignment -name VHDL_FILE "../../../ip_cores/wr-cores/modules/wr_pps_gen/wr_pps_gen.vhd" -library work[m
[32m+[m[32mset_global_assignment -name VHDL_FILE "../../../ip_cores/wr-cores/modules/wr_pps_gen/xwr_pps_gen.vhd" -library work[m
[32m+[m[32mset_global_assignment -name VHDL_FILE "../../../ip_cores/wr-cores/modules/wr_si57x_interface/si570_if_wbgen2_pkg.vhd" -library work[m
[32m+[m[32mset_global_assignment -name VHDL_FILE "../../../ip_cores/wr-cores/modules/wr_si57x_interface/si570_if_wb.vhd" -library work[m
[32m+[m[32mset_global_assignment -name VHDL_FILE "../../../ip_cores/wr-cores/modules/wr_si57x_interface/wr_si57x_interface.vhd" -library work[m
[32m+[m[32mset_global_assignment -name VHDL_FILE "../../../ip_cores/wr-cores/modules/wr_si57x_interface/xwr_si57x_interface.vhd" -library work[m
[32m+[m[32mset_global_assignment -name VHDL_FILE "../../../ip_cores/wr-cores/modules/wr_softpll_ng/softpll_pkg.vhd" -library work[m
[32m+[m[32mset_global_assignment -name VHDL_FILE "../../../ip_cores/wr-cores/modules/wr_softpll_ng/spll_aligner.vhd" -library work[m
[32m+[m[32mset_global_assignment -name VHDL_FILE "../../../ip_cores/wr-cores/modules/wr_softpll_ng/spll_period_detect.vhd" -library work[m
[32m+[m[32mset_global_assignment -name VHDL_FILE "../../../ip_cores/wr-cores/modules/wr_softpll_ng/spll_wbgen2_pkg.vhd" -library work[m
[32m+[m[32mset_global_assignment -name VHDL_FILE "../../../ip_cores/wr-cores/modules/wr_softpll_ng/spll_wb_slave.vhd" -library work[m
[32m+[m[32mset_global_assignment -name VHDL_FILE "../../../ip_cores/wr-cores/modules/wr_softpll_ng/wr_softpll_ng.vhd" -library work[m
[32m+[m[32mset_global_assignment -name VHDL_FILE "../../../ip_cores/wr-cores/modules/wr_softpll_ng/xwr_softpll_ng.vhd" -library work[m
[32m+[m[32mset_global_assignment -name VHDL_FILE "../../../ip_cores/wr-cores/modules/wr_streamers/dropping_buffer.vhd" -library work[m
[32m+[m[32mset_global_assignment -name VHDL_FILE "../../../ip_cores/wr-cores/modules/wr_streamers/escape_detector.vhd" -library work[m
[32m+[m[32mset_global_assignment -name VHDL_FILE "../../../ip_cores/wr-cores/modules/wr_streamers/escape_inserter.vhd" -library work[m
[32m+[m[32mset_global_assignment -name VHDL_FILE "../../../ip_cores/wr-cores/modules/wr_streamers/rx_streamer.vhd" -library work[m
[32m+[m[32mset_global_assignment -name VHDL_FILE "../../../ip_cores/wr-cores/modules/wr_streamers/streamers_pkg.vhd" -library work[m
[32m+[m[32mset_global_assignment -name VHDL_FILE "../../../ip_cores/wr-cores/modules/wr_streamers/streamers_priv_pkg.vhd" -library work[m
[32m+[m[32mset_global_assignment -name VHDL_FILE "../../../ip_cores/wr-cores/modules/wr_streamers/tx_streamer.vhd" -library work[m
[32m+[m[32mset_global_assignment -name VHDL_FILE "../../../ip_cores/wr-cores/modules/wr_streamers/wr_streamers_wbgen2_pkg.vhd" -library work[m
[32m+[m[32mset_global_assignment -name VHDL_FILE "../../../ip_cores/wr-cores/modules/wr_streamers/wr_streamers_wb.vhd" -library work[m
[32m+[m[32mset_global_assignment -name VHDL_FILE "../../../ip_cores/wr-cores/modules/wr_streamers/xrtx_streamers_stats.vhd" -library work[m
[32m+[m[32mset_global_assignment -name VHDL_FILE "../../../ip_cores/wr-cores/modules/wr_streamers/xrx_streamers_stats.vhd" -library work[m
[32m+[m[32mset_global_assignment -name VHDL_FILE "../../../ip_cores/wr-cores/modules/wr_streamers/xrx_streamer.vhd" -library work[m
[32m+[m[32mset_global_assignment -name VHDL_FILE "../../../ip_cores/wr-cores/modules/wr_streamers/xtx_streamers_stats.vhd" -library work[m
[32m+[m[32mset_global_assignment -name VHDL_FILE "../../../ip_cores/wr-cores/modules/wr_streamers/xtx_streamer.vhd" -library work[m
[32m+[m[32mset_global_assignment -name VHDL_FILE "../../../ip_cores/wr-cores/modules/wr_streamers/xwr_streamers.vhd" -library work[m
[32m+[m[32mset_global_assignment -name VHDL_FILE "../../../ip_cores/wr-cores/modules/wr_tbi_phy/dec_8b10b.vhd" -library work[m
[32m+[m[32mset_global_assignment -name VHDL_FILE "../../../ip_cores/wr-cores/modules/wr_tbi_phy/disparity_gen_pkg.vhd" -library work[m
[32m+[m[32mset_global_assignment -name VHDL_FILE "../../../ip_cores/wr-cores/modules/wr_tbi_phy/enc_8b10b.vhd" -library work[m
[32m+[m[32mset_global_assignment -name VHDL_FILE "../../../ip_cores/wr-cores/modules/wr_tbi_phy/wr_tbi_phy.vhd" -library work[m
[32m+[m[32mset_global_assignment -name VHDL_FILE "../../../ip_cores/wr-cores/modules/wr_tlu/tlu_fsm.vhd" -library work[m
[32m+[m[32mset_global_assignment -name VHDL_FILE "../../../ip_cores/wr-cores/modules/wr_tlu/tlu_pkg.vhd" -library work[m
[32m+[m[32mset_global_assignment -name VHDL_FILE "../../../ip_cores/wr-cores/modules/wr_tlu/tlu.vhd" -library work[m
[32m+[m[32mset_global_assignment -name VHDL_FILE "../../../ip_cores/wr-cores/platform/altera/wr_altera_pkg.vhd" -library work[m
[32m+[m[32mset_global_assignment -name VHDL_FILE "../../../ip_cores/wr-cores/platform/altera/wr_arria5_phy/wr_arria5_phy.vhd" -library work[m
 set_global_assignment -name VHDL_FILE "../../../ip_cores/wr-cores/platform/altera/xwrc_platform_altera.vhd" -library work[m
[31m-set_global_assignment -name VHDL_FILE "../../../ip_cores/wr-cores/modules/wr_endpoint/ep_tx_pcs_8bit.vhd" -library work[m
[31m-set_global_assignment -name VHDL_FILE ../../../modules/ssd1325/src/hdl/generic_serial_master.vhd -library work[m
[31m-set_global_assignment -name VHDL_FILE ../../../modules/modulbus/rdram.vhd -library work[m
[31m-set_global_assignment -name VHDL_FILE ../../../modules/oled_display/Display_RAM_Ini_v01.vhd -library work[m
[31m-set_global_assignment -name VHDL_FILE "../../../ip_cores/fpga-config-space/legacy-vme64x-core/hdl/VME_Wb_master_eb.vhd" -library work[m
[31m-set_global_assignment -name VHDL_FILE "../../../ip_cores/wr-cores/modules/wr_eca/eca_tag_channel.vhd" -library work[m
[31m-set_global_assignment -name VHDL_FILE ../../../modules/aux_functions/Debounce.vhd -library work[m
[31m-set_global_assignment -name VHDL_FILE ../../../top/gsi_pexp/control/pexp_control.vhd -library work[m
[31m-set_global_assignment -name VHDL_FILE ../../../modules/daq/daq.vhd -library work[m
[31m-set_global_assignment -name VHDL_FILE ../../../modules/mil/Mil_dec_edge_timed.vhd -library work[m
[31m-set_global_assignment -name VHDL_FILE "../../../ip_cores/general-cores/modules/wishbone/wb_serial_lcd/wb_serial_lcd.vhd" -library work[m
[31m-set_global_assignment -name VHDL_FILE "../../../ip_cores/fpga-config-space/legacy-vme64x-core/hdl/VME_Wb_slave.vhd" -library work[m
[31m-set_global_assignment -name VHDL_FILE "../../../ip_cores/general-cores/modules/genrams/altera/generic_simple_dpram.vhd" -library work[m
[32m+[m[32mset_global_assignment -name VHDL_FILE ../../../modules/a10ts/src/hdl/a10ts_pkg.vhd -library work[m
 set_global_assignment -name VHDL_FILE ../../../modules/ad7606/ad7606.vhd -library work[m
[31m-set_global_assignment -name VHDL_FILE ../../../modules/ftm/ftm_lm32.vhd -library work[m
[31m-set_global_assignment -name VHDL_FILE ../../../modules/nau8811/src/hdl/generic_iis_master.vhd -library work[m
[31m-set_global_assignment -name VHDL_FILE "../../../ip_cores/etherbone-core/hdl/eb_usb_core/ez_usb_pkg.vhd" -library work[m
[31m-set_global_assignment -name VHDL_FILE "../../../ip_cores/general-cores/modules/common/gc_sfp_i2c_adapter.vhd" -library work[m
[31m-set_global_assignment -name VHDL_FILE "../../../ip_cores/general-cores/modules/genrams/common/inferred_async_fifo.vhd" -library work[m
[31m-set_global_assignment -name VHDL_FILE ../../../modules/chopper/Kicker_Leds.vhd -library work[m
[31m-set_global_assignment -name VHDL_FILE "../../../ip_cores/fpga-config-space/legacy-vme64x-core/hdl/VME_Buffer.vhd" -library work[m
[31m-set_global_assignment -name VHDL_FILE "../../../ip_cores/wr-cores/modules/wr_endpoint/ep_sync_detect.vhd" -library work[m
[31m-set_global_assignment -name VHDL_FILE ../../../modules/function_generators/scu_slave_fg_pkg.vhd -library work[m
[31m-set_global_assignment -name VHDL_FILE ../../../modules/lvds/eca_lvds_channel.vhd -library work[m
[31m-set_global_assignment -name VHDL_FILE ../../../modules/heap/heap_pathfinder.vhd -library work[m
[31m-set_global_assignment -name VHDL_FILE "../../../ip_cores/wr-cores/platform/altera/wr_arria5_phy/wr_arria5_phy.vhd" -library work[m
[31m-set_global_assignment -name VHDL_FILE ../../../modules/temp_sens/hdl/temp_sensor_pkg.vhd -library work[m
[31m-set_global_assignment -name VHDL_FILE "../../../ip_cores/general-cores/modules/wishbone/wb_register/xwb_register_link.vhd" -library work[m
[31m-set_global_assignment -name VHDL_FILE "../../../ip_cores/wr-cores/modules/wrc_core/wrc_syscon_pkg.vhd" -library work[m
[32m+[m[32mset_global_assignment -name VHDL_FILE ../../../modules/ad7606/adc_modul_bus.vhd -library work[m
[32m+[m[32mset_global_assignment -name VHDL_FILE ../../../modules/ad7606/adc_pkg.vhd -library work[m
[32m+[m[32mset_global_assignment -name VHDL_FILE ../../../modules/ad7606/adc_scu_bus.vhd -library work[m
[32m+[m[32mset_global_assignment -name VHDL_FILE ../../../modules/aux_functions/aux_functions_pkg.vhd -library work[m
[32m+[m[32mset_global_assignment -name VHDL_FILE ../../../modules/aux_functions/Debounce.vhd -library work[m
 set_global_assignment -name VHDL_FILE ../../../modules/aux_functions/div_n.vhd -library work[m
[31m-set_global_assignment -name VHDL_FILE "../../../ip_cores/etherbone-core/hdl/eb_master_core/ebm_auto.vhd" -library work[m
[31m-set_global_assignment -name VHDL_FILE ../../../modules/transceiver_prbs/trans_rcfg.vhd -library work[m
[31m-set_global_assignment -name VHDL_FILE ../../../modules/function_generators/fg_quad/fg_quad_statistics.vhd -library work[m
[31m-set_global_assignment -name VHDL_FILE ../../../modules/uart/uart_receiver.vhd -library work[m
[31m-set_global_assignment -name VHDL_FILE "../../../ip_cores/general-cores/modules/common/gc_comparator.vhd" -library work[m
[31m-set_global_assignment -name VHDL_FILE "../../../ip_cores/general-cores/modules/wishbone/wb_register/wb_skidpad.vhd" -library work[m
[31m-set_global_assignment -name VHDL_FILE "../../../ip_cores/general-cores/modules/common/gc_extend_pulse.vhd" -library work[m
[31m-set_global_assignment -name VHDL_FILE ../../../modules/wb_mil_scu/wb_mil_scu_pkg.vhd -library work[m
[31m-set_global_assignment -name VHDL_FILE "../../../ip_cores/etherbone-core/hdl/eb_slave_core/eb_stream_widen.vhd" -library work[m
[31m-set_global_assignment -name VHDL_FILE "../../../ip_cores/general-cores/modules/wishbone/wb_spi/xwb_spi.vhd" -library work[m
[31m-set_global_assignment -name VHDL_FILE "../../../ip_cores/wr-cores/modules/wr_endpoint/ep_rx_status_reg_insert.vhd" -library work[m
[31m-set_global_assignment -name VHDL_FILE ../../../modules/mil/PLL_SIO.vhd -library work[m
[31m-set_global_assignment -name VHDL_FILE ../../../modules/modulbus/modulbus_loader.vhd -library work[m
[31m-set_global_assignment -name VHDL_FILE "../../../ip_cores/wr-cores/modules/wr_tlu/tlu_pkg.vhd" -library work[m
[31m-set_global_assignment -name VHDL_FILE ../../../modules/chopper/Debounce_Skal.vhd -library work[m
[31m-set_global_assignment -name VHDL_FILE "../../../ip_cores/wr-cores/modules/wr_eca/eca_queue_auto_pkg.vhd" -library work[m
[31m-set_global_assignment -name VHDL_FILE "../../../ip_cores/wr-cores/modules/wrc_core/xwrc_diags_wb.vhd" -library work[m
[31m-set_global_assignment -name VHDL_FILE ../../../modules/function_generators/fg_quad/wbmstr_core.vhd -library work[m
[31m-set_global_assignment -name VHDL_FILE ../../../modules/remote_update/wb_asmi.vhd -library work[m
[31m-set_global_assignment -name VHDL_FILE "../../../ip_cores/wr-cores/modules/wr_streamers/wr_streamers_wbgen2_pkg.vhd" -library work[m
[32m+[m[32mset_global_assignment -name VHDL_FILE ../../../modules/aux_functions/IO_4x8.vhd -library work[m
[32m+[m[32mset_global_assignment -name VHDL_FILE ../../../modules/aux_functions/led_n.vhd -library work[m
[32m+[m[32mset_global_assignment -name VHDL_FILE ../../../modules/aux_functions/lemo_io.vhd -library work[m
[32m+[m[32mset_global_assignment -name VHDL_FILE ../../../modules/aux_functions/local_125_to_12p5.vhd -library work[m
[32m+[m[32mset_global_assignment -name VHDL_FILE ../../../modules/aux_functions/local_20_to_12p5.vhd -library work[m
[32m+[m[32mset_global_assignment -name VHDL_FILE ../../../modules/aux_functions/prio_encoder/prio_encoder_16_4.vhd -library work[m
[32m+[m[32mset_global_assignment -name VHDL_FILE ../../../modules/aux_functions/prio_encoder/prio_encoder_256_8.vhd -library work[m
[32m+[m[32mset_global_assignment -name VHDL_FILE ../../../modules/aux_functions/prio_encoder/prio_encoder_64_6.vhd -library work[m
[32m+[m[32mset_global_assignment -name VHDL_FILE ../../../modules/aux_functions/slave_clk_switch.vhd -library work[m
[32m+[m[32mset_global_assignment -name VHDL_FILE ../../../modules/aux_functions/sys_clk_or_local_clk.vhd -library work[m
[32m+[m[32mset_global_assignment -name VHDL_FILE ../../../modules/aux_functions/tmr_scu_bus.vhd -library work[m
[32m+[m[32mset_global_assignment -name VHDL_FILE ../../../modules/aux_functions/Zeitbasis.vhd -library work[m
[32m+[m[32mset_global_assignment -name VHDL_FILE ../../../modules/beam_dump/beam_dump_pkg.vhd -library work[m
[32m+[m[32mset_global_assignment -name VHDL_FILE ../../../modules/beam_dump/beam_dump.vhd -library work[m
 set_global_assignment -name VHDL_FILE ../../../modules/build_id/build_id_pkg.vhd -library work[m
[31m-set_global_assignment -name VHDL_FILE "../../../ip_cores/etherbone-core/hdl/eb_master_core/eb_record_gen.vhd" -library work[m
[31m-set_global_assignment -name VHDL_FILE ../../../modules/wb_scu_reg/wb_scu_reg_pkg.vhd -library work[m
[31m-set_global_assignment -name VHDL_FILE "../../../ip_cores/wr-cores/modules/wr_tbi_phy/disparity_gen_pkg.vhd" -library work[m
[31m-set_global_assignment -name VHDL_FILE "../../../ip_cores/wr-cores/modules/wr_endpoint/ep_wishbone_controller.vhd" -library work[m
[31m-set_global_assignment -name VHDL_FILE ../../../modules/eca_tap/eca_tap_auto.vhd -library work[m
[31m-set_global_assignment -name VHDL_FILE "../../../ip_cores/wr-cores/modules/wr_eca/eca_scubus_channel.vhd" -library work[m
[31m-set_global_assignment -name VHDL_FILE ../../../modules/prioq2/arbiter.vhd -library work[m
[31m-set_global_assignment -name VHDL_FILE "../../../ip_cores/general-cores/modules/wishbone/wb_uart/uart_async_rx.vhd" -library work[m
[32m+[m[32mset_global_assignment -name VHDL_FILE ../../../modules/build_id/build_id.vhd -library work[m
[32m+[m[32mset_global_assignment -name VHDL_FILE ../../../modules/butis_t0/BuTis_T0_generator.vhd -library work[m
[32m+[m[32mset_global_assignment -name VHDL_FILE ../../../modules/butis_t0/crc8_data8.vhd -library work[m
[32m+[m[32mset_global_assignment -name VHDL_FILE ../../../modules/butis_t0/TimestampDecoder.vhd -library work[m
[32m+[m[32mset_global_assignment -name VHDL_FILE ../../../modules/butis_t0/TimestampEncoder.vhd -library work[m
[32m+[m[32mset_global_assignment -name VHDL_FILE ../../../modules/butis_t0/wr_serialtimestamp_pkg.vhd -library work[m
[32m+[m[32mset_global_assignment -name VHDL_FILE ../../../modules/cfi_flash/cfi_flash_pkg.vhd -library work[m
[32m+[m[32mset_global_assignment -name VHDL_FILE ../../../modules/cfi_flash/xwb_cfi_wrapper.vhd -library work[m
[32m+[m[32mset_global_assignment -name VHDL_FILE ../../../modules/chopper/Bus_io.vhd -library work[m
[32m+[m[32mset_global_assignment -name VHDL_FILE ../../../modules/chopper/Debounce_Skal.vhd -library work[m
[32m+[m[32mset_global_assignment -name VHDL_FILE ../../../modules/chopper/Independent_Clk.vhd -library work[m
[32m+[m[32mset_global_assignment -name VHDL_FILE ../../../modules/chopper/K12_K23_Logik_Leds.vhd -library work[m
[32m+[m[32mset_global_assignment -name VHDL_FILE ../../../modules/chopper/Kanal.vhd -library work[m
[32m+[m[32mset_global_assignment -name VHDL_FILE ../../../modules/chopper/Kicker_Leds.vhd -library work[m
[32m+[m[32mset_global_assignment -name VHDL_FILE ../../../modules/cpri_phy_reconf/cpri_phy_reconf_pkg.vhd -library work[m
[32m+[m[32mset_global_assignment -name VHDL_FILE ../../../modules/cpri_phy_reconf/cpri_phy_reconf.vhd -library work[m
[32m+[m[32mset_global_assignment -name VHDL_FILE ../../../modules/dac714/dac714_pkg.vhd -library work[m
[32m+[m[32mset_global_assignment -name VHDL_FILE ../../../modules/dac714/dac714.vhd -library work[m
[32m+[m[32mset_global_assignment -name VHDL_FILE ../../../modules/daq/crc5x16.vhd -library work[m
[32m+[m[32mset_global_assignment -name VHDL_FILE ../../../modules/daq/daq_chan_reg_logic.vhd -library work[m
[32m+[m[32mset_global_assignment -name VHDL_FILE ../../../modules/daq/daq_pkg.vhd -library work[m
[32m+[m[32mset_global_assignment -name VHDL_FILE ../../../modules/daq/daq.vhd -library work[m
[32m+[m[32mset_global_assignment -name VHDL_FILE ../../../modules/daq/Zeitbasis_daq.vhd -library work[m
[32m+[m[32mset_global_assignment -name VHDL_FILE ../../../modules/ddr3/ddr3_wrapper_pkg.vhd -library work[m
[32m+[m[32mset_global_assignment -name VHDL_FILE ../../../modules/ddr3/ddr3_wrapper.vhd -library work[m
 set_global_assignment -name VHDL_FILE ../../../modules/diob/del_quench_detection.vhd -library work[m
[31m-set_global_assignment -name VHDL_FILE "../../../ip_cores/fpga-config-space/legacy-vme64x-core/hdl/VME_Funct_Match.vhd" -library work[m
[31m-set_global_assignment -name VHDL_FILE ../../../modules/ftm/time_clk_cross.vhd -library work[m
[31m-set_global_assignment -name VHDL_FILE ../../../modules/watchdog/watchdog.vhd -library work[m
[31m-set_global_assignment -name VHDL_FILE ../../../modules/ssd1325/src/hdl/generic_fifo_pkg.vhd -library work[m
[31m-set_global_assignment -name VHDL_FILE "../../../ip_cores/wr-cores/modules/wr_endpoint/ep_1000basex_pcs.vhd" -library work[m
[31m-set_global_assignment -name VHDL_FILE ../../../modules/diob/spill_abort.vhd -library work[m
[31m-set_global_assignment -name VHDL_FILE "../../../ip_cores/general-cores/modules/wishbone/wb_ds182x_readout/xwb_ds182x_readout.vhd" -library work[m
[31m-set_global_assignment -name VHDL_FILE "../../../ip_cores/pci-core/src/hdl/wb_pmc_host_bridge_pkg.vhd" -library work[m
[31m-set_global_assignment -name VHDL_FILE "../../../ip_cores/general-cores/modules/wishbone/wb_dpram/xwb_dpram.vhd" -library work[m
[31m-set_global_assignment -name VHDL_FILE "../../../ip_cores/wr-cores/modules/wr_softpll_ng/spll_wb_slave.vhd" -library work[m
[31m-set_global_assignment -name VHDL_FILE ../../../modules/a10ts/src/hdl/a10ts_pkg.vhd -library work[m
[31m-set_global_assignment -name VHDL_FILE ../../../modules/simple_tag_decoder/simple_tag_decoder_pkg.vhd -library work[m
[31m-set_global_assignment -name VHDL_FILE ../../../modules/enc_err_counter/enc_err_counter.vhd -library work[m
[31m-set_global_assignment -name VHDL_FILE "../../../ip_cores/wr-cores/modules/wr_eca/eca_msi.vhd" -library work[m
[31m-set_global_assignment -name VHDL_FILE ../../../modules/uart/slib_input_filter.vhd -library work[m
[31m-set_global_assignment -name VHDL_FILE "../../../ip_cores/general-cores/modules/wishbone/wb_i2c_master/i2c_master_byte_ctrl.vhd" -library work[m
[31m-set_global_assignment -name VHDL_FILE "../../../ip_cores/wr-cores/modules/wr_softpll_ng/spll_aligner.vhd" -library work[m
[31m-set_global_assignment -name VHDL_FILE "../../../ip_cores/general-cores/modules/common/gc_delay_gen.vhd" -library work[m
[31m-set_global_assignment -name VHDL_FILE ../../../modules/modulbus/Loader_MB.vhd -library work[m
[31m-set_global_assignment -name VHDL_FILE "../../../ip_cores/fpga-config-space/legacy-vme64x-core/hdl/xVME64xCore_Top.vhd" -library work[m
[31m-set_global_assignment -name VHDL_FILE "../../../ip_cores/general-cores/modules/common/gc_single_reset_gen.vhd" -library work[m
[31m-set_global_assignment -name VHDL_FILE ../../../modules/pll/altera_butis.vhd -library work[m
[31m-set_global_assignment -name VHDL_FILE ../../../modules/oled_display/oled_auto_pkg.vhd -library work[m
[31m-set_global_assignment -name VHDL_FILE ../../../modules/wb_scu_reg/wb_scu_reg.vhd -library work[m
[31m-set_global_assignment -name VHDL_FILE "../../../ip_cores/general-cores/modules/wishbone/wb_spi/wb_spi.vhd" -library work[m
[32m+[m[32mset_global_assignment -name VHDL_FILE ../../../modules/diob/hw_interlock.vhd -library work[m
 set_global_assignment -name VHDL_FILE ../../../modules/diob/QuD_masken_reg.vhd -library work[m
[31m-set_global_assignment -name VHDL_FILE "../../../ip_cores/wr-cores/modules/fabric/xwrf_reg.vhd" -library work[m
[31m-set_global_assignment -name VHDL_FILE "../../../ip_cores/general-cores/modules/axi/axi4_pkg.vhd" -library work[m
[31m-set_global_assignment -name VHDL_FILE ../../../modules/scu_bus/housekeeping.vhd -library work[m
[31m-set_global_assignment -name VHDL_FILE "../../../ip_cores/general-cores/modules/wishbone/wb_crossbar/xwb_sdb_crossbar.vhd" -library work[m
[31m-set_global_assignment -name VHDL_FILE "../../../ip_cores/wr-cores/modules/wr_endpoint/ep_rx_pcs_16bit.vhd" -library work[m
[31m-set_global_assignment -name VHDL_FILE "../../../ip_cores/general-cores/platform/altera/wb_pcie/pcie_wb.vhd" -library work[m
[31m-set_global_assignment -name VHDL_FILE ../../../modules/prioq2/prio_auto.vhd -library work[m
[31m-set_global_assignment -name VHDL_FILE ../../../modules/function_generators/serdes_clk_gen/wb_serdes_clk_gen_pkg.vhd -library work[m
[31m-set_global_assignment -name VHDL_FILE ../../../modules/daq/Zeitbasis_daq.vhd -library work[m
[31m-set_global_assignment -name VHDL_FILE ../../../modules/modulbus/modul2spi.vhd -library work[m
[31m-set_global_assignment -name VHDL_FILE ../../../modules/trans_pkg.vhd -library work[m
[31m-set_global_assignment -name VHDL_FILE "../../../ip_cores/general-cores/modules/common/gc_dyn_glitch_filt.vhd" -library work[m
[31m-set_global_assignment -name VHDL_FILE "../../../ip_cores/etherbone-core/hdl/eb_master_core/eb_master_eth_tx.vhd" -library work[m
[31m-set_global_assignment -name VHDL_FILE ../../../top/gsi_pexp/control/ramsize_pkg.vhd -library work[m
[31m-set_global_assignment -name VHDL_FILE "../../../ip_cores/general-cores/modules/common/gc_sync_register.vhd" -library work[m
[31m-set_global_assignment -name VHDL_FILE "../../../ip_cores/general-cores/modules/genrams/common/inferred_sync_fifo.vhd" -library work[m
[31m-set_global_assignment -name VHDL_FILE "../../../ip_cores/fpga-config-space/legacy-vme64x-core/hdl/VME_swapper.vhd" -library work[m
[31m-set_global_assignment -name VHDL_FILE ../../../modules/mil/Mil_bipol_dec.vhd -library work[m
[31m-set_global_assignment -name VHDL_FILE "../../../ip_cores/wr-cores/modules/wr_pps_gen/wr_pps_gen.vhd" -library work[m
[31m-set_global_assignment -name VHDL_FILE "../../../ip_cores/wr-cores/platform/altera/wr_altera_pkg.vhd" -library work[m
[31m-set_global_assignment -name VHDL_FILE ../../../modules/aux_functions/tmr_scu_bus.vhd -library work[m
[31m-set_global_assignment -name VHDL_FILE ../../../modules/scu_bus/scu_bus_slave_pkg.vhd -library work[m
[31m-set_global_assignment -name VHDL_FILE "../../../ip_cores/etherbone-core/hdl/eb_slave_core/eb_ethernet_slave.vhd" -library work[m
[31m-set_global_assignment -name VHDL_FILE ../../../modules/remote_update/asmi5/asmi5/synthesis/asmi5.vhd -library work[m
[32m+[m[32mset_global_assignment -name VHDL_FILE ../../../modules/diob/qud_pkg.vhd -library work[m
[32m+[m[32mset_global_assignment -name VHDL_FILE ../../../modules/diob/quench_detection.vhd -library work[m
[32m+[m[32mset_global_assignment -name VHDL_FILE ../../../modules/diob/spill_abort.vhd -library work[m
[32m+[m[32mset_global_assignment -name VHDL_FILE ../../../modules/diob/TM_quench_detection.vhd -library work[m
[32m+[m[32mset_global_assignment -name VHDL_FILE ../../../modules/dm_diag/dm_diag_auto_pkg.vhd -library work[m
[32m+[m[32mset_global_assignment -name VHDL_FILE ../../../modules/dm_diag/dm_diag_auto.vhd -library work[m
[32m+[m[32mset_global_assignment -name VHDL_FILE ../../../modules/dm_diag/dm_diag.vhd -library work[m
[32m+[m[32mset_global_assignment -name VHDL_FILE ../../../modules/eca_tap/eca_tap_auto_pkg.vhd -library work[m
[32m+[m[32mset_global_assignment -name VHDL_FILE ../../../modules/eca_tap/eca_tap_auto.vhd -library work[m
 set_global_assignment -name VHDL_FILE ../../../modules/eca_tap/eca_tap_pkg.vhd -library work[m
[31m-set_global_assignment -name VHDL_FILE ../../../modules/power_test/power_test.vhd -library work[m
[31m-set_global_assignment -name VHDL_FILE "../../../ip_cores/general-cores/modules/genrams/common/inferred_async_fifo_dual_rst.vhd" -library work[m
[31m-set_global_assignment -name VHDL_FILE "../../../ip_cores/wr-cores/modules/timing/dmtd_phase_meas.vhd" -library work[m
[31m-set_global_assignment -name VHDL_FILE ../../../modules/dac714/dac714.vhd -library work[m
[31m-set_global_assignment -name VHDL_FILE ../../../modules/pll/altera_phase.vhd -library work[m
[31m-set_global_assignment -name VHDL_FILE ../../../modules/aux_functions/local_20_to_12p5.vhd -library work[m
[31m-set_global_assignment -name VHDL_FILE ../../../modules/heap/heap_pkg.vhd -library work[m
[31m-set_global_assignment -name VHDL_FILE "../../../ip_cores/wr-cores/modules/wr_eca/eca_tlu.vhd" -library work[m
 set_global_assignment -name VHDL_FILE ../../../modules/eca_tap/eca_tap.vhd -library work[m
[31m-set_global_assignment -name VHDL_FILE ../../../modules/heap/xwb_heap.vhd -library work[m
[31m-set_global_assignment -name VHDL_FILE "../../../ip_cores/wr-cores/modules/wr_eca/eca_tdp.vhd" -library work[m
[31m-set_global_assignment -name VHDL_FILE ../../../modules/heap/heap_writer.vhd -library work[m
[31m-set_global_assignment -name VHDL_FILE "../../../ip_cores/wr-cores/modules/wr_endpoint/ep_rx_pcs_8bit.vhd" -library work[m
[31m-set_global_assignment -name VHDL_FILE "../../../ip_cores/general-cores/modules/wishbone/wb_dma/xwb_dma.vhd" -library work[m
[31m-set_global_assignment -name VHDL_FILE "../../../ip_cores/etherbone-core/hdl/eb_slave_core/etherbone_pkg.vhd" -library work[m
[31m-set_global_assignment -name VHDL_FILE "../../../ip_cores/general-cores/modules/common/gc_sync_word_rd.vhd" -library work[m
[31m-set_global_assignment -name VHDL_FILE ../../../modules/daq/crc5x16.vhd -library work[m
[31m-set_global_assignment -name VHDL_FILE ../../../modules/lpc_uart/postcode.vhd -library work[m
[31m-set_global_assignment -name VHDL_FILE "../../../ip_cores/general-cores/modules/wishbone/wb_lm32/src/lm32_ram.vhd" -library work[m
[31m-set_global_assignment -name VHDL_FILE "../../../ip_cores/general-cores/modules/wishbone/wb_i2c_master/i2c_master_bit_ctrl.vhd" -library work[m
[31m-set_global_assignment -name VHDL_FILE "../../../ip_cores/general-cores/modules/common/gc_arbitrated_mux.vhd" -library work[m
[31m-set_global_assignment -name VHDL_FILE ../../../modules/wb_arria_reset/wb_arria_reset.vhd -library work[m
[31m-set_global_assignment -name VHDL_FILE "../../../ip_cores/general-cores/modules/wishbone/wb_axi4lite_bridge/wb_axi4lite_bridge.vhd" -library work[m
[31m-set_global_assignment -name VHDL_FILE "../../../ip_cores/wr-cores/modules/wr_endpoint/ep_pcs_tbi_mdio_wb.vhd" -library work[m
[31m-set_global_assignment -name VHDL_FILE "../../../ip_cores/wr-cores/modules/wr_eca/eca_tlu_auto_pkg.vhd" -library work[m
[31m-set_global_assignment -name VHDL_FILE "../../../ip_cores/general-cores/modules/wishbone/wb_async_bridge/xwb_async_bridge.vhd" -library work[m
[31m-set_global_assignment -name VHDL_FILE ../../../modules/remote_update/asmi10/asmi10/synth/asmi10.vhd -library work[m
[31m-set_global_assignment -name VHDL_FILE "../../../ip_cores/general-cores/modules/common/gc_word_packer.vhd" -library work[m
[31m-set_global_assignment -name VHDL_FILE ../../../modules/psram/psram.vhd -library work[m
[32m+[m[32mset_global_assignment -name VHDL_FILE ../../../modules/enc_err_counter/enc_err_counter_pkg.vhd -library work[m
[32m+[m[32mset_global_assignment -name VHDL_FILE ../../../modules/enc_err_counter/enc_err_counter.vhd -library work[m
[32m+[m[32mset_global_assignment -name VHDL_FILE ../../../modules/flash_loader/flash_loader_v01.vhd -library work[m
[32m+[m[32mset_global_assignment -name VHDL_FILE ../../../modules/ftm/ftm_lm32_cluster.vhd -library work[m
[32m+[m[32mset_global_assignment -name VHDL_FILE ../../../modules/ftm/ftm_lm32.vhd -library work[m
[32m+[m[32mset_global_assignment -name VHDL_FILE ../../../modules/ftm/ftm_pkg.vhd -library work[m
[32m+[m[32mset_global_assignment -name VHDL_FILE ../../../modules/ftm/time_clk_cross.vhd -library work[m
[32m+[m[32mset_global_assignment -name VHDL_FILE ../../../modules/function_generators/fg_quad/fg_quad_datapath.vhd -library work[m
[32m+[m[32mset_global_assignment -name VHDL_FILE ../../../modules/function_generators/fg_quad/fg_quad_ifa.vhd -library work[m
[32m+[m[32mset_global_assignment -name VHDL_FILE ../../../modules/function_generators/fg_quad/fg_quad_pkg.vhd -library work[m
[32m+[m[32mset_global_assignment -name VHDL_FILE ../../../modules/function_generators/fg_quad/fg_quad_scu_bus.vhd -library work[m
[32m+[m[32mset_global_assignment -name VHDL_FILE ../../../modules/function_generators/fg_quad/fg_quad_statistics.vhd -library work[m
 set_global_assignment -name VHDL_FILE ../../../modules/function_generators/fg_quad/ring_buffer.vhd -library work[m
[31m-set_global_assignment -name VHDL_FILE ../../../modules/uart/slib_clock_div.vhd -library work[m
[31m-set_global_assignment -name VHDL_FILE "../../../ip_cores/fpga-config-space/legacy-vme64x-core/hdl/VME_IRQ_Controller.vhd" -library work[m
[31m-set_global_assignment -name VHDL_FILE "../../../ip_cores/wr-cores/modules/wrc_core/wrc_periph.vhd" -library work[m
[31m-set_global_assignment -name VHDL_FILE ../../../modules/wb_timer/wb_timer.vhd -library work[m
[31m-set_global_assignment -name VHDL_FILE "../../../ip_cores/general-cores/modules/wishbone/wbgen2/wbgen2_pkg.vhd" -library work[m
[31m-set_global_assignment -name VHDL_FILE "../../../ip_cores/general-cores/modules/wishbone/wb_uart/uart_baud_gen.vhd" -library work[m
[31m-set_global_assignment -name VHDL_FILE "../../../ip_cores/wr-cores/modules/wr_pps_gen/xwr_pps_gen.vhd" -library work[m
[31m-set_global_assignment -name VHDL_FILE "../../../ip_cores/wr-cores/modules/wr_endpoint/ep_rx_path.vhd" -library work[m
[31m-set_global_assignment -name VHDL_FILE ../../../modules/lpc_uart/lpc_uart_pkg.vhd -library work[m
[31m-set_global_assignment -name VHDL_FILE "../../../ip_cores/general-cores/modules/common/gc_i2c_slave.vhd" -library work[m
[32m+[m[32mset_global_assignment -name VHDL_FILE ../../../modules/function_generators/fg_quad/wbmstr_core.vhd -library work[m
[32m+[m[32mset_global_assignment -name VHDL_FILE ../../../modules/function_generators/scu_slave_fg_pkg.vhd -library work[m
[32m+[m[32mset_global_assignment -name VHDL_FILE ../../../modules/function_generators/scu_slave_fg.vhd -library work[m
[32m+[m[32mset_global_assignment -name VHDL_FILE ../../../modules/function_generators/serdes_clk_gen/serdes_clk_gen_regs.vhd -library work[m
[32m+[m[32mset_global_assignment -name VHDL_FILE ../../../modules/function_generators/serdes_clk_gen/serdes_clk_gen.vhd -library work[m
[32m+[m[32mset_global_assignment -name VHDL_FILE ../../../modules/function_generators/serdes_clk_gen/wb_serdes_clk_gen_pkg.vhd -library work[m
[32m+[m[32mset_global_assignment -name VHDL_FILE ../../../modules/function_generators/serdes_clk_gen/wb_serdes_clk_gen.vhd -library work[m
[32m+[m[32mset_global_assignment -name VHDL_FILE ../../../modules/function_generators/serdes_clk_gen/xwb_serdes_clk_gen.vhd -library work[m
[32m+[m[32mset_global_assignment -name VHDL_FILE ../../../modules/heap/heap_pathfinder.vhd -library work[m
[32m+[m[32mset_global_assignment -name VHDL_FILE ../../../modules/heap/heap_pkg.vhd -library work[m
[32m+[m[32mset_global_assignment -name VHDL_FILE ../../../modules/heap/heap_top.vhd -library work[m
[32m+[m[32mset_global_assignment -name VHDL_FILE ../../../modules/heap/heap_writer.vhd -library work[m
[32m+[m[32mset_global_assignment -name VHDL_FILE ../../../modules/heap/xwb_heap.vhd -library work[m
[32m+[m[32mset_global_assignment -name VHDL_FILE ../../../modules/i2c_wrapper/src/hdl/wb_i2c_wrapper_pkg.vhd -library work[m
[32m+[m[32mset_global_assignment -name VHDL_FILE ../../../modules/io_control/src/hdl/io_control_pkg.vhd -library work[m
 set_global_assignment -name VHDL_FILE ../../../modules/io_control/src/hdl/io_control.vhd -library work[m
[32m+[m[32mset_global_assignment -name VHDL_FILE ../../../modules/led_blink.vhd -library work[m
[32m+[m[32mset_global_assignment -name VHDL_FILE ../../../modules/lpc_uart/i8042_kbc.vhd -library work[m
 set_global_assignment -name VHDL_FILE ../../../modules/lpc_uart/lpc_peripheral.vhd -library work[m
[31m-set_global_assignment -name VHDL_FILE ../../../modules/scu_bus/scu_to_wb.vhd -library work[m
[31m-set_global_assignment -name VHDL_FILE "../../../ip_cores/general-cores/modules/wishbone/wb_axi4lite_bridge/xwb_axi4lite_bridge.vhd" -library work[m
[31m-set_global_assignment -name VHDL_FILE ../../../modules/modulbus/led.vhd -library work[m
[31m-set_global_assignment -name VHDL_FILE ../../../modules/cpri_phy_reconf/cpri_phy_reconf.vhd -library work[m
[31m-set_global_assignment -name VHDL_FILE "../../../ip_cores/general-cores/platform/altera/networks/altera_networks_pkg.vhd" -library work[m
[31m-set_global_assignment -name VHDL_FILE ../../../modules/aux_functions/prio_encoder/prio_encoder_256_8.vhd -library work[m
[31m-set_global_assignment -name VHDL_FILE "../../../ip_cores/general-cores/platform/altera/wb_pcie/pcie_64to32.vhd" -library work[m
[31m-set_global_assignment -name VHDL_FILE "../../../ip_cores/general-cores/modules/wishbone/wb_irq/wb_irq_timer.vhd" -library work[m
[32m+[m[32mset_global_assignment -name VHDL_FILE ../../../modules/lpc_uart/lpc_uart_pkg.vhd -library work[m
[32m+[m[32mset_global_assignment -name VHDL_FILE ../../../modules/lpc_uart/lpc_uart.vhd -library work[m
[32m+[m[32mset_global_assignment -name VHDL_FILE ../../../modules/lpc_uart/postcode.vhd -library work[m
[32m+[m[32mset_global_assignment -name VHDL_FILE ../../../modules/lvds/altera_lvds_ibuf.vhd -library work[m
[32m+[m[32mset_global_assignment -name VHDL_FILE ../../../modules/lvds/altera_lvds_obuf.vhd -library work[m
[32m+[m[32mset_global_assignment -name VHDL_FILE ../../../modules/lvds/altera_lvds_pkg.vhd -library work[m
[32m+[m[32mset_global_assignment -name VHDL_FILE ../../../modules/lvds/altera_lvds_rx.vhd -library work[m
[32m+[m[32mset_global_assignment -name VHDL_FILE ../../../modules/lvds/altera_lvds_tx.vhd -library work[m
[32m+[m[32mset_global_assignment -name VHDL_FILE ../../../modules/lvds/altera_lvds.vhd -library work[m
[32m+[m[32mset_global_assignment -name VHDL_FILE ../../../modules/lvds/arria10_lvds_pkg.vhd -library work[m
[32m+[m[32mset_global_assignment -name VHDL_FILE ../../../modules/lvds/arria2_lvds_pkg.vhd -library work[m
[32m+[m[32mset_global_assignment -name VHDL_FILE ../../../modules/lvds/arria5/arria5_lvds_ibuf.vhd -library work[m
[32m+[m[32mset_global_assignment -name VHDL_FILE ../../../modules/lvds/arria5/arria5_lvds_obuf.vhd -library work[m
[32m+[m[32mset_global_assignment -name VHDL_FILE ../../../modules/lvds/arria5/arria5_lvds_rx.vhd -library work[m
[32m+[m[32mset_global_assignment -name VHDL_FILE ../../../modules/lvds/arria5/arria5_lvds_tx.vhd -library work[m
[32m+[m[32mset_global_assignment -name VHDL_FILE ../../../modules/lvds/arria5_lvds_pkg.vhd -library work[m
[32m+[m[32mset_global_assignment -name VHDL_FILE ../../../modules/lvds/eca_lvds_channel.vhd -library work[m
[32m+[m[32mset_global_assignment -name VHDL_FILE ../../../modules/mbox/mbox_pkg.vhd -library work[m
[32m+[m[32mset_global_assignment -name VHDL_FILE ../../../modules/mbox/mbox.vhd -library work[m
[32m+[m[32mset_global_assignment -name VHDL_FILE ../../../modules/mil/hw6408_vhdl.vhd -library work[m
[32m+[m[32mset_global_assignment -name VHDL_FILE ../../../modules/mil/Mil_bipol_dec.vhd -library work[m
[32m+[m[32mset_global_assignment -name VHDL_FILE ../../../modules/mil/Mil_dec_edge_timed.vhd -library work[m
[32m+[m[32mset_global_assignment -name VHDL_FILE ../../../modules/mil/Mil_Enc_Vhdl.vhd -library work[m
[32m+[m[32mset_global_assignment -name VHDL_FILE ../../../modules/mil/mil_en_decoder.vhd -library work[m
[32m+[m[32mset_global_assignment -name VHDL_FILE ../../../modules/mil/mil_hw_or_soft_ip.vhd -library work[m
[32m+[m[32mset_global_assignment -name VHDL_FILE ../../../modules/mil/Mil_pkg.vhd -library work[m
[32m+[m[32mset_global_assignment -name VHDL_FILE ../../../modules/mil/PLL_SIO.vhd -library work[m
[32m+[m[32mset_global_assignment -name VHDL_FILE ../../../modules/mil/PU_Reset.vhd -library work[m
[32m+[m[32mset_global_assignment -name VHDL_FILE ../../../modules/mil/SysClock.vhd -library work[m
[32m+[m[32mset_global_assignment -name VHDL_FILE ../../../modules/modulbus/Epcs_spi.vhd -library work[m
[32m+[m[32mset_global_assignment -name VHDL_FILE ../../../modules/modulbus/f_divider.vhd -library work[m
 set_global_assignment -name VHDL_FILE ../../../modules/modulbus/global_reg.vhd -library work[m
[31m-set_global_assignment -name VHDL_FILE "../../../ip_cores/general-cores/modules/wishbone/wbgenplus/wbgenplus_pkg.vhd" -library work[m
[32m+[m[32mset_global_assignment -name VHDL_FILE ../../../modules/modulbus/I2C_Cntrl.vhd -library work[m
[32m+[m[32mset_global_assignment -name VHDL_FILE ../../../modules/modulbus/K_EPCS_IF.vhd -library work[m
[32m+[m[32mset_global_assignment -name VHDL_FILE ../../../modules/modulbus/led.vhd -library work[m
[32m+[m[32mset_global_assignment -name VHDL_FILE ../../../modules/modulbus/Loader_MB.vhd -library work[m
[32m+[m[32mset_global_assignment -name VHDL_FILE ../../../modules/modulbus/modul2spi.vhd -library work[m
[32m+[m[32mset_global_assignment -name VHDL_FILE ../../../modules/modulbus/modulbus_loader.vhd -library work[m
[32m+[m[32mset_global_assignment -name VHDL_FILE ../../../modules/modulbus/modulbus_v5.vhd -library work[m
[32m+[m[32mset_global_assignment -name VHDL_FILE ../../../modules/modulbus/Rd_mb_ld.vhd -library work[m
[32m+[m[32mset_global_assignment -name VHDL_FILE ../../../modules/modulbus/rdram.vhd -library work[m
[32m+[m[32mset_global_assignment -name VHDL_FILE ../../../modules/monster/monster_iodir.vhd -library work[m
[32m+[m[32mset_global_assignment -name VHDL_FILE ../../../modules/monster/monster_pkg.vhd -library work[m
[32m+[m[32mset_global_assignment -name VHDL_FILE ../../../modules/monster/monster.vhd -library work[m
[32m+[m[32mset_global_assignment -name VHDL_FILE ../../../modules/nau8811/src/hdl/generic_iis_master_pkg.vhd -library work[m
[32m+[m[32mset_global_assignment -name VHDL_FILE ../../../modules/nau8811/src/hdl/generic_iis_master.vhd -library work[m
[32m+[m[32mset_global_assignment -name VHDL_FILE ../../../modules/nau8811/src/hdl/wb_nau8811_audio_driver_pkg.vhd -library work[m
[32m+[m[32mset_global_assignment -name VHDL_FILE ../../../modules/nau8811/src/hdl/wb_nau8811_audio_driver.vhd -library work[m
[32m+[m[32mset_global_assignment -name VHDL_FILE ../../../modules/oled_display/char_render.vhd -library work[m
[32m+[m[32mset_global_assignment -name VHDL_FILE ../../../modules/oled_display/display_console.vhd -library work[m
[32m+[m[32mset_global_assignment -name VHDL_FILE ../../../modules/oled_display/Display_RAM_Ini_v01.vhd -library work[m
[32m+[m[32mset_global_assignment -name VHDL_FILE ../../../modules/oled_display/oled_auto_pkg.vhd -library work[m
[32m+[m[32mset_global_assignment -name VHDL_FILE ../../../modules/oled_display/oled_auto.vhd -library work[m
[32m+[m[32mset_global_assignment -name VHDL_FILE ../../../modules/oled_display/oled_display_pkg.vhd -library work[m
[32m+[m[32mset_global_assignment -name VHDL_FILE ../../../modules/oled_display/spi_master.vhd -library work[m
[32m+[m[32mset_global_assignment -name VHDL_FILE ../../../modules/oled_display/wb_console.vhd -library work[m
[32m+[m[32mset_global_assignment -name VHDL_FILE ../../../modules/pll/altera_butis.vhd -library work[m
[32m+[m[32mset_global_assignment -name VHDL_FILE ../../../modules/pll/altera_phase.vhd -library work[m
[32m+[m[32mset_global_assignment -name VHDL_FILE ../../../modules/pll/altera_reset.vhd -library work[m
[32m+[m[32mset_global_assignment -name VHDL_FILE ../../../modules/pll/pll_pkg.vhd -library work[m
[32m+[m[32mset_global_assignment -name VHDL_FILE ../../../modules/power_test/power_test_pkg.vhd -library work[m
[32m+[m[32mset_global_assignment -name VHDL_FILE ../../../modules/power_test/power_test.vhd -library work[m
[32m+[m[32mset_global_assignment -name VHDL_FILE ../../../modules/power_test/pwm.vhd -library work[m
[32m+[m[32mset_global_assignment -name VHDL_FILE ../../../modules/power_test/row_array.vhd -library work[m
[32m+[m[32mset_global_assignment -name VHDL_FILE ../../../modules/power_test/row.vhd -library work[m
[32m+[m[32mset_global_assignment -name VHDL_FILE ../../../modules/prioq2/arbiter.vhd -library work[m
[32m+[m[32mset_global_assignment -name VHDL_FILE ../../../modules/prioq2/min3.vhd -library work[m
[32m+[m[32mset_global_assignment -name VHDL_FILE ../../../modules/prioq2/min9_64.vhd -library work[m
[32m+[m[32mset_global_assignment -name VHDL_FILE ../../../modules/prioq2/prio_auto_pkg.vhd -library work[m
[32m+[m[32mset_global_assignment -name VHDL_FILE ../../../modules/prioq2/prio_auto.vhd -library work[m
[32m+[m[32mset_global_assignment -name VHDL_FILE ../../../modules/prioq2/prio_pkg.vhd -library work[m
[32m+[m[32mset_global_assignment -name VHDL_FILE ../../../modules/prioq2/prio.vhd -library work[m
[32m+[m[32mset_global_assignment -name VHDL_FILE ../../../modules/prioq2/queue_unit.vhd -library work[m
[32m+[m[32mset_global_assignment -name VHDL_FILE ../../../modules/psram/psram_pkg.vhd -library work[m
[32m+[m[32mset_global_assignment -name VHDL_FILE ../../../modules/psram/psram.vhd -library work[m
[32m+[m[32mset_global_assignment -name VHDL_FILE ../../../modules/remote_update/altasmi.vhd -library work[m
[32m+[m[32mset_global_assignment -name VHDL_FILE ../../../modules/remote_update/asmi10/asmi10/altera_asmi_parallel_181/synth/asmi10_pkg.vhd -library work[m
[32m+[m[32mset_global_assignment -name VHDL_FILE ../../../modules/remote_update/asmi10/asmi10/synth/asmi10.vhd -library work[m
[32m+[m[32mset_global_assignment -name VHDL_FILE ../../../modules/remote_update/asmi5/asmi5/synthesis/asmi5.vhd -library work[m
[32m+[m[32mset_global_assignment -name VHDL_FILE ../../../modules/remote_update/asmi_arriaII/asmi_arriaII/synthesis/asmi_arriaII.vhd -library work[m
[32m+[m[32mset_global_assignment -name VHDL_FILE ../../../modules/remote_update/remote_update_pkg.vhd -library work[m
[32m+[m[32mset_global_assignment -name VHDL_FILE ../../../modules/remote_update/remote_update.vhd -library work[m
[32m+[m[32mset_global_assignment -name VHDL_FILE ../../../modules/remote_update/wb_asmi_slave.vhd -library work[m
[32m+[m[32mset_global_assignment -name VHDL_FILE ../../../modules/remote_update/wb_asmi.vhd -library work[m
[32m+[m[32mset_global_assignment -name VHDL_FILE ../../../modules/remote_update/wb_remote_update.vhd -library work[m
[32m+[m[32mset_global_assignment -name VHDL_FILE ../../../modules/reverse_lpb/reverse_lpb.vhd -library work[m
[32m+[m[32mset_global_assignment -name VHDL_FILE ../../../modules/scu_bus/housekeeping.vhd -library work[m
[32m+[m[32mset_global_assignment -name VHDL_FILE ../../../modules/scu_bus/scu_bus_pkg.vhd -library work[m
[32m+[m[32mset_global_assignment -name VHDL_FILE ../../../modules/scu_bus/scu_bus_slave_pkg.vhd -library work[m
[32m+[m[32mset_global_assignment -name VHDL_FILE ../../../modules/scu_bus/scu_bus_slave.vhd -library work[m
[32m+[m[32mset_global_assignment -name VHDL_FILE ../../../modules/scu_bus/scu_to_wb.vhd -library work[m
[32m+[m[32mset_global_assignment -name VHDL_FILE ../../../modules/scu_bus/wb_irq_scu_bus.vhd -library work[m
[32m+[m[32mset_global_assignment -name VHDL_FILE ../../../modules/scu_bus/wb_scu_bus.vhd -library work[m
[32m+[m[32mset_global_assignment -name VHDL_FILE ../../../modules/simple_tag_decoder/simple_tag_decoder_pkg.vhd -library work[m
 set_global_assignment -name VHDL_FILE ../../../modules/simple_tag_decoder/simple_tag_decoder.vhd -library work[m
[32m+[m[32mset_global_assignment -name VHDL_FILE ../../../modules/ssd1325/src/hdl/generic_fifo_pkg.vhd -library work[m
[32m+[m[32mset_global_assignment -name VHDL_FILE ../../../modules/ssd1325/src/hdl/generic_fifo.vhd -library work[m
[32m+[m[32mset_global_assignment -name VHDL_FILE ../../../modules/ssd1325/src/hdl/generic_serial_master_pkg.vhd -library work[m
[32m+[m[32mset_global_assignment -name VHDL_FILE ../../../modules/ssd1325/src/hdl/generic_serial_master.vhd -library work[m
[32m+[m[32mset_global_assignment -name VHDL_FILE ../../../modules/ssd1325/src/hdl/wb_ssd1325_serial_driver_pkg.vhd -library work[m
[32m+[m[32mset_global_assignment -name VHDL_FILE ../../../modules/ssd1325/src/hdl/wb_ssd1325_serial_driver.vhd -library work[m
[32m+[m[32mset_global_assignment -name VHDL_FILE ../../../modules/temp_sens/hdl/temp_sensor_pkg.vhd -library work[m
[32m+[m[32mset_global_assignment -name VHDL_FILE ../../../modules/temp_sens/hdl/wb_temp_sense_pkg.vhd -library work[m
[32m+[m[32mset_global_assignment -name VHDL_FILE ../../../modules/temp_sens/hdl/wb_temp_sense.vhd -library work[m
 set_global_assignment -name VHDL_FILE ../../../modules/temp_sens/synthesis/temp_sens.vhd -library work[m
[31m-set_global_assignment -name VHDL_FILE ../../../modules/lvds/altera_lvds_ibuf.vhd -library work[m
[31m-set_global_assignment -name VHDL_FILE ../../../modules/prioq2/prio_pkg.vhd -library work[m
[31m-set_global_assignment -name VHDL_FILE ../../../modules/aux_functions/prio_encoder/prio_encoder_64_6.vhd -library work[m
[31m-set_global_assignment -name VHDL_FILE "../../../ip_cores/wr-cores/modules/wr_streamers/rx_streamer.vhd" -library work[m
[31m-set_global_assignment -name VHDL_FILE "../../../ip_cores/etherbone-core/hdl/eb_slave_core/eb_internals_pkg.vhd" -library work[m
[31m-set_global_assignment -name VERILOG_FILE "../../../ip_cores/pci-core/src/hdl/verilog/pci_cur_out_reg.v" -library work[m
[31m-set_global_assignment -name VERILOG_FILE "../../../ip_cores/pci-core/src/hdl/verilog/pci_spoci_ctrl.v" -library work[m
[31m-set_global_assignment -name VERILOG_FILE "../../../ip_cores/general-cores/modules/wishbone/wb_lm32/src/lm32_shifter.v" -library work[m
[31m-set_global_assignment -name VERILOG_FILE "../../../ip_cores/pci-core/src/hdl/verilog/pci_bridge32.v" -library work[m
[31m-set_global_assignment -name VERILOG_FILE "../../../ip_cores/pci-core/src/hdl/verilog/pci_frame_load_crit.v" -library work[m
[31m-set_global_assignment -name VERILOG_FILE "../../../ip_cores/pci-core/src/hdl/verilog/pci_pcir_fifo_control.v" -library work[m
[31m-set_global_assignment -name VERILOG_FILE ../../../modules/lpc_uart/serirq_defines.v -library work[m
[31m-set_global_assignment -name VERILOG_FILE ../../../modules/lpc_uart/serirq_slave.v -library work[m
[31m-set_global_assignment -name VERILOG_FILE "../../../ip_cores/general-cores/modules/wishbone/wb_lm32/src/lm32_include.v" -library work[m
[31m-set_global_assignment -name VERILOG_FILE "../../../ip_cores/pci-core/src/hdl/verilog/pci_pci_decoder.v" -library work[m
[31m-set_global_assignment -name VERILOG_FILE "../../../ip_cores/pci-core/src/hdl/verilog/pci_master32_sm.v" -library work[m
[31m-set_global_assignment -name VERILOG_FILE "../../../ip_cores/pci-core/src/hdl/verilog/pci_target_unit.v" -library work[m
[31m-set_global_assignment -name VERILOG_FILE "../../../ip_cores/pci-core/src/hdl/verilog/pci_sync_module.v" -library work[m
[31m-set_global_assignment -name VERILOG_FILE ../../../modules/remote_update/asmi5/asmi5/synthesis/submodules/asmi5_asmi_parallel_0.v -library work[m
[31m-set_global_assignment -name VERILOG_FILE "../../../ip_cores/pci-core/src/hdl/verilog/pci_wb_slave_unit.v" -library work[m
[31m-set_global_assignment -name VERILOG_FILE "../../../ip_cores/pci-core/src/hdl/verilog/pci_wbw_fifo_control.v" -library work[m
[31m-set_global_assignment -name VERILOG_FILE "../../../ip_cores/general-cores/modules/wishbone/wb_onewire_master/sockit_owm.v" -library work[m
[31m-set_global_assignment -name VERILOG_FILE "../../../ip_cores/pci-core/src/hdl/verilog/pci_ram_16x40d.v" -library work[m
[31m-set_global_assignment -name VERILOG_FILE "../../../ip_cores/pci-core/src/hdl/verilog/pci_perr_crit.v" -library work[m
[31m-set_global_assignment -name VERILOG_FILE ../../../modules/remote_update/asmi10/asmi10/altera_asmi_parallel_181/synth/asmi10_altera_asmi_parallel_181_svbigkq.v -library work[m
[31m-set_global_assignment -name VERILOG_FILE "../../../ip_cores/general-cores/modules/wishbone/wb_spi/spi_clgen.v" -library work[m
[31m-set_global_assignment -name VERILOG_FILE "../../../ip_cores/pci-core/src/hdl/verilog/pci_async_reset_flop.v" -library work[m
[31m-set_global_assignment -name VERILOG_FILE "../../../ip_cores/pci-core/src/hdl/verilog/pci_master32_sm_if.v" -library work[m
[31m-set_global_assignment -name VERILOG_FILE "../../../ip_cores/general-cores/modules/wishbone/wb_spi/spi_shift.v" -library work[m
[31m-set_global_assignment -name VERILOG_FILE "../../../ip_cores/pci-core/src/hdl/verilog/pci_irdy_out_crit.v" -library work[m
[31m-set_global_assignment -name VERILOG_FILE "../../../ip_cores/pci-core/src/hdl/verilog/pci_pci_tpram.v" -library work[m
[31m-set_global_assignment -name VERILOG_FILE "../../../ip_cores/pci-core/src/hdl/verilog/pci_cbe_en_crit.v" -library work[m
[31m-set_global_assignment -name VERILOG_FILE "../../../ip_cores/pci-core/src/hdl/verilog/pci_delayed_sync.v" -library work[m
[31m-set_global_assignment -name VERILOG_FILE "../../../ip_cores/pci-core/src/hdl/verilog/pci_synchronizer_flop.v" -library work[m
[31m-set_global_assignment -name VERILOG_FILE "../../../ip_cores/pci-core/src/hdl/verilog/pci_perr_en_crit.v" -library work[m
[31m-set_global_assignment -name VERILOG_FILE "../../../ip_cores/pci-core/src/hdl/verilog/pci_pciw_pcir_fifos.v" -library work[m
[31m-set_global_assignment -name VERILOG_FILE "../../../ip_cores/pci-core/src/hdl/verilog/pci_wbr_fifo_control.v" -library work[m
[31m-set_global_assignment -name VERILOG_FILE "../../../ip_cores/pci-core/src/hdl/verilog/pci_io_mux_ad_load_crit.v" -library work[m
[31m-set_global_assignment -name VERILOG_FILE "../../../ip_cores/pci-core/src/hdl/verilog/pci_in_reg.v" -library work[m
[31m-set_global_assignment -name VERILOG_FILE "../../../ip_cores/pci-core/src/hdl/verilog/pci_target32_devs_crit.v" -library work[m
[31m-set_global_assignment -name VERILOG_FILE "../../../ip_cores/pci-core/src/hdl/verilog/pci_target32_interface.v" -library work[m
[31m-set_global_assignment -name VERILOG_FILE "../../../ip_cores/pci-core/src/hdl/verilog/pci_target32_sm.v" -library work[m
[31m-set_global_assignment -name VERILOG_FILE "../../../ip_cores/general-cores/modules/wishbone/wb_lm32/src/lm32_logic_op.v" -library work[m
[31m-set_global_assignment -name VERILOG_FILE "../../../ip_cores/general-cores/modules/wishbone/wb_lm32/src/lm32_adder.v" -library work[m
[31m-set_global_assignment -name VERILOG_FILE "../../../ip_cores/pci-core/src/hdl/verilog/pci_delayed_write_reg.v" -library work[m
[31m-set_global_assignment -name VERILOG_FILE "../../../ip_cores/general-cores/modules/wishbone/wb_lm32/src/lm32_addsub.v" -library work[m
[31m-set_global_assignment -name VERILOG_FILE "../../../ip_cores/pci-core/src/hdl/verilog/pci_mas_ch_state_crit.v" -library work[m
[31m-set_global_assignment -name VERILOG_FILE "../../../ip_cores/pci-core/src/hdl/verilog/bus_commands.v" -library work[m
[31m-set_global_assignment -name VERILOG_FILE "../../../ip_cores/pci-core/src/hdl/verilog/pci_target32_stop_crit.v" -library work[m
[31m-set_global_assignment -name VERILOG_FILE "../../../ip_cores/pci-core/src/hdl/verilog/pci_serr_en_crit.v" -library work[m
[31m-set_global_assignment -name SDC_FILE ../../../top/common/arria5.sdc[m
[31m-set_global_assignment -name VERILOG_FILE "../../../ip_cores/general-cores/modules/wishbone/wb_lm32/generated/lm32_allprofiles.v" -library work[m
[31m-set_global_assignment -name VERILOG_FILE "../../../ip_cores/pci-core/src/hdl/verilog/pci_target32_trdy_crit.v" -library work[m
[31m-set_global_assignment -name VERILOG_FILE "../../../ip_cores/general-cores/modules/wishbone/wb_spi/timescale.v" -library work[m
[31m-set_global_assignment -name VERILOG_FILE "../../../ip_cores/pci-core/src/hdl/verilog/pci_constants.v" -library work[m
[31m-set_global_assignment -name VERILOG_FILE "../../../ip_cores/pci-core/src/hdl/verilog/pci_wb_addr_mux.v" -library work[m
[31m-set_global_assignment -name VERILOG_FILE "../../../ip_cores/pci-core/src/hdl/verilog/pci_io_mux_ad_en_crit.v" -library work[m
[31m-set_global_assignment -name VERILOG_FILE "../../../ip_cores/pci-core/src/hdl/verilog/pci_par_crit.v" -library work[m
[31m-set_global_assignment -name VERILOG_FILE "../../../ip_cores/pci-core/src/hdl/verilog/pci_wb_master.v" -library work[m
[31m-set_global_assignment -name VERILOG_FILE "../../../ip_cores/pci-core/src/hdl/verilog/pci_rst_int.v" -library work[m
[31m-set_global_assignment -name VERILOG_FILE "../../../ip_cores/pci-core/src/hdl/verilog/pci_wb_decoder.v" -library work[m
[31m-set_global_assignment -name VERILOG_FILE "../../../ip_cores/pci-core/src/hdl/verilog/pci_wb_slave.v" -library work[m
[31m-set_global_assignment -name VHDL_FILE "../../../ip_cores/etherbone-core/hdl/eb_master_core/eb_master_top.vhd" -library work[m
[31m-set_global_assignment -name VERILOG_FILE ../../../modules/cfi_flash/cfi_ctrl_engine.v -library work[m
[31m-set_global_assignment -name VERILOG_FILE "../../../ip_cores/pci-core/src/hdl/verilog/pci_wbw_wbr_fifos.v" -library work[m
[31m-set_global_assignment -name VERILOG_FILE "../../../ip_cores/pci-core/src/hdl/verilog/pci_io_mux.v" -library work[m
[31m-set_global_assignment -name VERILOG_FILE "../../../ip_cores/pci-core/src/hdl/verilog/pci_user_constants.v" -library work[m
[31m-set_global_assignment -name VERILOG_FILE "../../../ip_cores/general-cores/modules/wishbone/wb_lm32/platform/altera/jtag_tap.v" -library work[m
[31m-set_global_assignment -name VERILOG_FILE "../../../ip_cores/general-cores/modules/wishbone/wb_spi/spi_top.v" -library work[m
[31m-set_global_assignment -name VERILOG_FILE "../../../ip_cores/pci-core/src/hdl/verilog/pci_frame_crit.v" -library work[m
[31m-set_global_assignment -name VERILOG_FILE "../../../ip_cores/pci-core/src/hdl/verilog/pci_conf_space.v" -library work[m
[31m-set_global_assignment -name VERILOG_FILE "../../../ip_cores/general-cores/modules/wishbone/wb_lm32/platform/generic/lm32_multiplier.v" -library work[m
[31m-set_global_assignment -name VERILOG_FILE "../../../ip_cores/pci-core/src/hdl/verilog/pci_conf_cyc_addr_dec.v" -library work[m
[31m-set_global_assignment -name VERILOG_FILE "../../../ip_cores/general-cores/modules/wishbone/wb_lm32/src/jtag_cores.v" -library work[m
[31m-set_global_assignment -name VERILOG_FILE ../../../modules/cfi_flash/cfi_ctrl.v -library work[m
[31m-set_global_assignment -name VERILOG_FILE "../../../ip_cores/pci-core/src/hdl/verilog/pci_pciw_fifo_control.v" -library work[m
[31m-set_global_assignment -name VERILOG_FILE "../../../ip_cores/pci-core/src/hdl/verilog/pci_wbs_wbb3_2_wbb2.v" -library work[m
[31m-set_global_assignment -name VERILOG_FILE "../../../ip_cores/pci-core/src/hdl/verilog/pci_frame_en_crit.v" -library work[m
[31m-set_global_assignment -name VERILOG_FILE ../../../modules/remote_update/asmi10/asmi10/altera_asmi_parallel_181/synth/asmi10_altera_asmi_parallel_181_gdoqleq.v -library work[m
[31m-set_global_assignment -name VERILOG_FILE "../../../ip_cores/pci-core/src/hdl/verilog/pci_target32_clk_en.v" -library work[m
[31m-set_global_assignment -name VERILOG_FILE "../../../ip_cores/pci-core/src/hdl/verilog/pci_mas_ad_en_crit.v" -library work[m
[31m-set_global_assignment -name VERILOG_FILE ../../../modules/remote_update/asmi_arriaII/asmi_arriaII/synthesis/submodules/asmi_arriaII_asmi_parallel_0.v -library work[m
[31m-set_global_assignment -name VERILOG_FILE "../../../ip_cores/pci-core/src/hdl/verilog/pci_out_reg.v" -library work[m
[31m-set_global_assignment -name VERILOG_FILE "../../../ip_cores/pci-core/src/hdl/verilog/pci_mas_ad_load_crit.v" -library work[m
[31m-set_global_assignment -name VERILOG_FILE "../../../ip_cores/general-cores/modules/wishbone/wb_lm32/src/lm32_mc_arithmetic.v" -library work[m
[31m-set_global_assignment -name VERILOG_FILE "../../../ip_cores/pci-core/src/hdl/verilog/timescale.v" -library work[m
[31m-set_global_assignment -name VERILOG_FILE "../../../ip_cores/pci-core/src/hdl/verilog/pci_wb_tpram.v" -library work[m
[31m-set_global_assignment -name VERILOG_FILE "../../../ip_cores/pci-core/src/hdl/verilog/pci_serr_crit.v" -library work[m
[31m-set_global_assignment -name VERILOG_FILE "../../../ip_cores/general-cores/modules/wishbone/wb_spi/spi_defines.v" -library work[m
[31m-set_global_assignment -name VERILOG_FILE ../../../modules/temp_sens/synthesis/submodules/temp_sens_temp_sense_0.v -library work[m
[31m-set_global_assignment -name VERILOG_FILE "../../../ip_cores/pci-core/src/hdl/verilog/pci_parity_check.v" -library work[m
[31m-set_global_assignment -name QIP_FILE "../../../ip_cores/general-cores/platform/altera/wb_pcie/arria5_pcie.qip"[m
[31m-set_global_assignment -name QIP_FILE ../../../modules/pll/arria5/arria5_pll.qip[m
[31m-set_global_assignment -name QIP_FILE "../../../ip_cores/general-cores/platform/altera/networks/arria5_networks.qip"[m
[31m-set_global_assignment -name QIP_FILE ../../../modules/nau8811/src/hdl/altera_pll/audio_pll_ref.qip[m
[31m-set_global_assignment -name QSYS_FILE ../../../modules/temp_sens/temp_sens.qsys[m
[31m-set_global_assignment -name AHDL_FILE ../../../modules/modulbus/i2c.tdf[m
[31m-set_global_assignment -name TOP_LEVEL_ENTITY pexp_control[m
[31m-set_global_assignment -name QIP_FILE "../../../ip_cores/general-cores/platform/altera/networks/arria5/dual_region.qip"[m
[31m-set_global_assignment -name QIP_FILE "../../../ip_cores/general-cores/platform/altera/networks/arria5/single_region.qip"[m
[31m-set_global_assignment -name QIP_FILE "../../../ip_cores/general-cores/platform/altera/networks/arria5/global_region.qip"[m
[31m-set_global_assignment -name QIP_FILE "../../../ip_cores/general-cores/platform/altera/wb_pcie/arria5_pcie_hip.qip"[m
[31m-set_global_assignment -name QIP_FILE "../../../ip_cores/general-cores/platform/altera/wb_pcie/arria5_pcie_reconf.qip"[m
[31m-set_global_assignment -name QIP_FILE ../../../modules/pll/arria5/sys_pll5.qip[m
[31m-set_global_assignment -name QIP_FILE ../../../modules/pll/arria5/ref_pll5.qip[m
[31m-set_global_assignment -name QIP_FILE ../../../modules/pll/arria5/dmtd_pll5.qip[m
[31m-set_global_assignment -name QIP_FILE "../../../ip_cores/wr-cores/platform/altera/wr_arria5_phy/arria5_phy8.qip"[m
[31m-set_global_assignment -name QIP_FILE "../../../ip_cores/wr-cores/platform/altera/wr_arria5_phy/arria5_phy16.qip"[m
[31m-set_global_assignment -name QIP_FILE "../../../ip_cores/wr-cores/platform/altera/wr_arria5_phy/arria5_phy_reconf.qip"[m
[31m-set_global_assignment -name USE_SIGNALTAP_FILE reset_stp.stp[m
[31m-set_global_assignment -name SIGNALTAP_FILE reset_stp.stp[m
[31m-[m
[31m-set_instance_assignment -name PARTITION_HIERARCHY root_partition -to | -section_id Top[m
\ No newline at end of file[m
[32m+[m[32mset_global_assignment -name VHDL_FILE ../../../modules/transceiver_prbs/trans_loop.vhd -library work[m
[32m+[m[32mset_global_assignment -name VHDL_FILE ../../../modules/transceiver_prbs/trans_rcfg.vhd -library work[m
[32m+[m[32mset_global_assignment -name VHDL_FILE ../../../modules/trans_pkg.vhd -library work[m
[32m+[m[32mset_global_assignment -name VHDL_FILE ../../../modules/trans_pll/trans_pll.vhd -library work[m
[32m+[m[32mset_global_assignment -name VHDL_FILE ../../../modules/uart/slib_clock_div.vhd -library work[m
[32m+[m[32mset_global_assignment -name VHDL_FILE ../../../modules/uart/slib_counter.vhd -library work[m
[32m+[m[32mset_global_assignment -name VHDL_FILE ../../../modules/uart/slib_edge_detect.vhd -library work[m
[32m+[m[32mset_global_assignment -name VHDL_FILE ../../../modules/uart/slib_fifo.vhd -library work[m
[32m+[m[32mset_global_assignment -name VHDL_FILE ../../../modules/uart/slib_input_filter.vhd -library work[m
[32m+[m[32mset_global_assignment -name VHDL_FILE ../../../modules/uart/slib_input_sync.vhd -library work[m
[32m+[m[32mset_global_assignment -name VHDL_FILE ../../../modules/uart/slib_mv_filter.vhd -library work[m
[32m+[m[32mset_global_assignment -name VHDL_FILE ../../../modules/uart/uart_16750.vhd -library work[m
[32m+[m[32mset_global_assignment -name VHDL_FILE ../../../modules/uart/uart_baudgen.vhd -library work[m
[32m+[m[32mset_global_assignment -name VHDL_FILE ../../../modules/uart/uart_interrupt.vhd -library work[m
[32m+[m[32mset_global_assignment -name VHDL_FILE ../../../modules/uart/uart_receiver.vhd -library work[m
[32m+[m[32mset_global_assignment -name VHDL_FILE ../../../modules/uart/uart_transmitter.vhd -library work[m
[32m+[m[32mset_global_assignment -name VHDL_FILE ../../../modules/watchdog/watchdog_pkg.vhd -library work[m
[32m+[m[32mset_global_assignment -name VHDL_FILE ../../../modules/watchdog/watchdog.vhd -library work[m
[32m+[m[32mset_global_assignment -name VHDL_FILE ../../../modules/wb_arria_reset/arria10_reset/arria10_reset/altera_remote_update_181/synth/arria10_reset_pkg.vhd -library work[m
[32m+[m[32mset_global_assignment -name VHDL_FILE ../../../modules/wb_arria_reset/arria10_reset/arria10_reset/synth/arria10_reset.vhd -library work[m
[32m+[m[32mset_global_assignment -name VHDL_FILE ../../../modules/wb_arria_reset/arria5_reset.vhd -library work[m
[32m+[m[32mset_global_assignment -name VHDL_FILE ../../../modules/wb_arria_reset/arria_reset.vhd -library work[m
[32m+[m[32mset_global_assignment -name VHDL_FILE ../../../modules/wb_arria_reset/wb_arria_reset_pkg.vhd -library work[m
[32m+[m[32mset_global_assignment -name VHDL_FILE ../../../modules/wb_arria_reset/wb_arria_reset.vhd -library work[m
[32m+[m[32mset_global_assignment -name VHDL_FILE ../../../modules/wb_mil_scu/event_processing.vhd -library work[m
[32m+[m[32mset_global_assignment -name VHDL_FILE ../../../modules/wb_mil_scu/mil_pll.vhd -library work[m
[32m+[m[32mset_global_assignment -name VHDL_FILE ../../../modules/wb_mil_scu/wb_mil_scu_pkg.vhd -library work[m
[32m+[m[32mset_global_assignment -name VHDL_FILE ../../../modules/wb_mil_scu/wb_mil_scu.vhd -library work[m
[32m+[m[32mset_global_assignment -name VHDL_FILE ../../../modules/wb_scu_reg/wb_scu_reg_pkg.vhd -library work[m
[32m+[m[32mset_global_assignment -name VHDL_FILE ../../../modules/wb_scu_reg/wb_scu_reg.vhd -library work[m
[32m+[m[32mset_global_assignment -name VHDL_FILE ../../../modules/wb_timer/wb_timer_pkg.vhd -library work[m
[32m+[m[32mset_global_assignment -name VHDL_FILE ../../../modules/wb_timer/wb_timer.vhd -library work[m
[32m+[m[32mset_global_assignment -name VHDL_FILE ../../../top/gsi_pexp/control/pexp_control.vhd -library work[m
[32m+[m[32mset_global_assignment -name VHDL_FILE ../../../top/gsi_pexp/control/ramsize_pkg.vhd -library work[m
[32m+[m[32mset_global_assignment -name VHDL_INPUT_VERSION VHDL_2008[m
[32m+[m[32mset_global_assignment -name VHDL_SHOW_LMF_MAPPING_MESSAGES OFF[m
[32m+[m[32mset_instance_assignment -name FAST_INPUT_REGISTER ON -to ctl[m
[32m+[m[32mset_instance_assignment -name FAST_INPUT_REGISTER ON -to fd[m
[32m+[m[32mset_instance_assignment -name FAST_INPUT_REGISTER ON -to pa[m
[32m+[m[32mset_instance_assignment -name FAST_OUTPUT_ENABLE_REGISTER ON -to fd[m
[32m+[m[32mset_instance_assignment -name FAST_OUTPUT_REGISTER ON -to fd[m
[32m+[m[32mset_instance_assignment -name FAST_OUTPUT_REGISTER ON -to pa[m
[32m+[m[32mset_instance_assignment -name FAST_OUTPUT_REGISTER ON -to slrd[m
[32m+[m[32mset_instance_assignment -name FAST_OUTPUT_REGISTER ON -to slwr[m
[32m+[m[32mset_instance_assignment -name GLOBAL_SIGNAL GLOBAL_CLOCK -to "monster:main|altera_reset:reset|nresets[1][0]"[m
[32m+[m[32mset_instance_assignment -name GLOBAL_SIGNAL GLOBAL_CLOCK -to "monster:main|altera_reset:reset|nresets[3][0]"[m
[32m+[m[32mset_instance_assignment -name GLOBAL_SIGNAL GLOBAL_CLOCK -to "monster:main|xwr_core:U_WR_CORE|wr_core:WRPC|wrc_periph:PERIPH|rst_wrc_n_o~0"[m
[32m+[m[32mset_instance_assignment -name GLOBAL_SIGNAL PERIPHERY_CLOCK -to "monster:main|eb_master_slave_wrapper:eb|eb_master_top:\\MS1:U_ebm|s_rst_n"[m
[32m+[m[32mset_instance_assignment -name GLOBAL_SIGNAL REGIONAL_CLOCK -to "monster:main|ez_usb:\\usb_y:usb|nreset"[m
[32m+[m[32mset_instance_assignment -name GLOBAL_SIGNAL REGIONAL_CLOCK -to "monster:main|global_region:phase_clk|global_region_altclkctrl_bdh:global_region_altclkctrl_bdh_component|wire_sd1_outclk"[m
[32m+[m[32mset_instance_assignment -name GLOBAL_SIGNAL REGIONAL_CLOCK -to "monster:main|xwr_core:U_WR_CORE|wr_core:WRPC|wrc_periph:PERIPH|rst_net_n_o"[m
[32m+[m[32mset_instance_assignment -name GLOBAL_SIGNAL REGIONAL_CLOCK -to pcie_refclk_i*[m
[32m+[m[32mset_instance_assignment -name INPUT_TERMINATION DIFFERENTIAL -to clk_125m_local_i[m
[32m+[m[32mset_instance_assignment -name INPUT_TERMINATION DIFFERENTIAL -to clk_125m_pllref_i[m
[32m+[m[32mset_instance_assignment -name INPUT_TERMINATION DIFFERENTIAL -to clk_lvtio_i[m
[32m+[m[32mset_instance_assignment -name INPUT_TERMINATION DIFFERENTIAL -to lvtio_in_n_i[1][m
[32m+[m[32mset_instance_assignment -name INPUT_TERMINATION DIFFERENTIAL -to lvtio_in_n_i[2][m
[32m+[m[32mset_instance_assignment -name INPUT_TERMINATION DIFFERENTIAL -to lvtio_in_n_i[3][m
[32m+[m[32mset_instance_assignment -name INPUT_TERMINATION DIFFERENTIAL -to lvtio_in_n_i[4][m
[32m+[m[32mset_instance_assignment -name INPUT_TERMINATION DIFFERENTIAL -to lvtio_in_n_i[5][m
[32m+[m[32mset_instance_assignment -name INPUT_TERMINATION DIFFERENTIAL -to lvtio_in_p_i[1][m
[32m+[m[32mset_instance_assignment -name INPUT_TERMINATION DIFFERENTIAL -to lvtio_in_p_i[2][m
[32m+[m[32mset_instance_assignment -name INPUT_TERMINATION DIFFERENTIAL -to lvtio_in_p_i[3][m
[32m+[m[32mset_instance_assignment -name INPUT_TERMINATION DIFFERENTIAL -to lvtio_in_p_i[4][m
[32m+[m[32mset_instance_assignment -name INPUT_TERMINATION DIFFERENTIAL -to lvtio_in_p_i[5][m
[32m+[m[32mset_instance_assignment -name IO_STANDARD "1.5-V PCML" -to pcie_rx_i[0][m
[32m+[m[32mset_instance_assignment -name IO_STANDARD "1.5-V PCML" -to pcie_rx_i[1][m
[32m+[m[32mset_instance_assignment -name IO_STANDARD "1.5-V PCML" -to pcie_rx_i[2][m
[32m+[m[32mset_instance_assignment -name IO_STANDARD "1.5-V PCML" -to pcie_rx_i[3][m
[32m+[m[32mset_instance_assignment -name IO_STANDARD "1.5-V PCML" -to pcie_tx_o[0][m
[32m+[m[32mset_instance_assignment -name IO_STANDARD "1.5-V PCML" -to pcie_tx_o[1][m
[32m+[m[32mset_instance_assignment -name IO_STANDARD "1.5-V PCML" -to pcie_tx_o[2][m
[32m+[m[32mset_instance_assignment -name IO_STANDARD "1.5-V PCML" -to pcie_tx_o[3][m
[32m+[m[32mset_instance_assignment -name IO_STANDARD "1.5-V PCML" -to sfp_rxp_i[m
[32m+[m[32mset_instance_assignment -name IO_STANDARD "1.5-V PCML" -to sfp_txp_o[m
[32m+[m[32mset_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to con[1][m
[32m+[m[32mset_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to con[2][m
[32m+[m[32mset_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to con[3][m
[32m+[m[32mset_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to con[4][m
[32m+[m[32mset_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to con[5][m
[32m+[m[32mset_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to ctl[0][m
[32m+[m[32mset_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to ctl[1][m
[32m+[m[32mset_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to ctl[2][m
[32m+[m[32mset_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to dis_ai_i[0][m
[32m+[m[32mset_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to dis_ai_i[1][m
[32m+[m[32mset_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to dis_di_o[0][m
[32m+[m[32mset_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to dis_di_o[1][m
[32m+[m[32mset_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to dis_di_o[2][m
[32m+[m[32mset_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to dis_di_o[3][m
[32m+[m[32mset_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to dis_di_o[4][m
[32m+[m[32mset_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to dis_di_o[5][m
[32m+[m[32mset_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to dis_di_o[6][m
[32m+[m[32mset_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to dis_do_i[m
[32m+[m[32mset_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to dis_rst_o[m
[32m+[m[32mset_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to dis_wr_o[m
[32m+[m[32mset_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to fd[0][m
[32m+[m[32mset_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to fd[1][m
[32m+[m[32mset_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to fd[2][m
[32m+[m[32mset_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to fd[3][m
[32m+[m[32mset_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to fd[4][m
[32m+[m[32mset_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to fd[5][m
[32m+[m[32mset_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to fd[6][m
[32m+[m[32mset_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to fd[7][m
[32m+[m[32mset_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to fpga_res_i[m
[32m+[m[32mset_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to hpw[0][m
[32m+[m[32mset_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to hpw[1][m
[32m+[m[32mset_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to hpw[10][m
[32m+[m[32mset_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to hpw[11][m
[32m+[m[32mset_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to hpw[12][m
[32m+[m[32mset_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to hpw[13][m
[32m+[m[32mset_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to hpw[14][m
[32m+[m[32mset_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to hpw[15][m
[32m+[m[32mset_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to hpw[2][m
[32m+[m[32mset_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to hpw[3][m
[32m+[m[32mset_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to hpw[4][m
[32m+[m[32mset_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to hpw[5][m
[32m+[m[32mset_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to hpw[6][m
[32m+[m[32mset_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to hpw[7][m
[32m+[m[32mset_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to hpw[8][m
[32m+[m[32mset_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to hpw[9][m
[32m+[m[32mset_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to hpwck[m
[32m+[m[32mset_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to hswf_i[1][m
[32m+[m[32mset_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to hswf_i[2][m
[32m+[m[32mset_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to hswf_i[3][m
[32m+[m[32mset_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to hswf_i[4][m
[32m+[m[32mset_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to ifclk[m
[32m+[m[32mset_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to led_status_o[1][m
[32m+[m[32mset_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to led_status_o[2][m
[32m+[m[32mset_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to led_status_o[3][m
[32m+[m[32mset_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to led_status_o[4][m
[32m+[m[32mset_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to led_status_o[5][m
[32m+[m[32mset_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to led_status_o[6][m
[32m+[m[32mset_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to led_user_o[1][m
[32m+[m[32mset_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to led_user_o[2][m
[32m+[m[32mset_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to led_user_o[3][m
[32m+[m[32mset_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to led_user_o[4][m
[32m+[m[32mset_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to led_user_o[5][m
[32m+[m[32mset_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to led_user_o[6][m
[32m+[m[32mset_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to led_user_o[7][m
[32m+[m[32mset_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to led_user_o[8][m
[32m+[m[32mset_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to nres_i[m
[32m+[m[32mset_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to pa[0][m
[32m+[m[32mset_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to pa[1][m
[32m+[m[32mset_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to pa[2][m
[32m+[m[32mset_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to pa[3][m
[32m+[m[32mset_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to pa[4][m
[32m+[m[32mset_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to pa[5][m
[32m+[m[32mset_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to pa[6][m
[32m+[m[32mset_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to pa[7][m
[32m+[m[32mset_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to rom_data_io[m
[32m+[m[32mset_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to slrd[m
[32m+[m[32mset_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to slwr[m
[32m+[m[32mset_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to uclk[m
[32m+[m[32mset_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to ures[m
[32m+[m[32mset_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to wakeup[m
[32m+[m[32mset_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to wr_dac_din_o[m
[32m+[m[32mset_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to wr_dac_sclk_o[m
[32m+[m[32mset_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to wr_ndac_cs_o[1][m
[32m+[m[32mset_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to wr_ndac_cs_o[2][m
[32m+[m[32mset_instance_assignment -name IO_STANDARD LVDS -to clk_125m_local_i[m
[32m+[m[32mset_instance_assignment -name IO_STANDARD LVDS -to clk_125m_pllref_i[m
[32m+[m[32mset_instance_assignment -name IO_STANDARD LVDS -to clk_lvtio_i[m
[32m+[m[32mset_instance_assignment -name IO_STANDARD LVDS -to clk_sfp_ref_i[m
[32m+[m[32mset_instance_assignment -name IO_STANDARD LVDS -to "clk_sfp_ref_i(n)"[m
[32m+[m[32mset_instance_assignment -name IO_STANDARD LVDS -to lvtio_in_n_i[1][m
[32m+[m[32mset_instance_assignment -name IO_STANDARD LVDS -to lvtio_in_n_i[2][m
[32m+[m[32mset_instance_assignment -name IO_STANDARD LVDS -to lvtio_in_n_i[3][m
[32m+[m[32mset_instance_assignment -name IO_STANDARD LVDS -to lvtio_in_n_i[4][m
[32m+[m[32mset_instance_assignment -name IO_STANDARD LVDS -to lvtio_in_n_i[5][m
[32m+[m[32mset_instance_assignment -name IO_STANDARD LVDS -to lvtio_in_p_i[1][m
[32m+[m[32mset_instance_assignment -name IO_STANDARD LVDS -to lvtio_in_p_i[2][m
[32m+[m[32mset_instance_assignment -name IO_STANDARD LVDS -to lvtio_in_p_i[3][m
[32m+[m[32mset_instance_assignment -name IO_STANDARD LVDS -to lvtio_in_p_i[4][m
[32m+[m[32mset_instance_assignment -name IO_STANDARD LVDS -to lvtio_in_p_i[5][m
[32m+[m[32mset_instance_assignment -name IO_STANDARD LVDS -to lvtio_out_n_o[1][m
[32m+[m[32mset_instance_assignment -name IO_STANDARD LVDS -to lvtio_out_n_o[2][m
[32m+[m[32mset_instance_assignment -name IO_STANDARD LVDS -to lvtio_out_n_o[3][m
[32m+[m[32mset_instance_assignment -name IO_STANDARD LVDS -to lvtio_out_n_o[4][m
[32m+[m[32mset_instance_assignment -name IO_STANDARD LVDS -to lvtio_out_n_o[5][m
[32m+[m[32mset_instance_assignment -name IO_STANDARD LVDS -to lvtio_out_p_o[1][m
[32m+[m[32mset_instance_assignment -name IO_STANDARD LVDS -to lvtio_out_p_o[2][m
[32m+[m[32mset_instance_assignment -name IO_STANDARD LVDS -to lvtio_out_p_o[3][m
[32m+[m[32mset_instance_assignment -name IO_STANDARD LVDS -to lvtio_out_p_o[4][m
[32m+[m[32mset_instance_assignment -name IO_STANDARD LVDS -to lvtio_out_p_o[5][m
[32m+[m[32mset_instance_assignment -name IO_STANDARD LVDS -to pcie_refclk_i[m
[32m+[m[32mset_instance_assignment -name LL_MEMBER_OF flash -to "monster:main|flash_top:\\flash_a5:flash|wb_spi_flash:wb|r_data_i[0]" -section_id flash[m
[32m+[m[32mset_instance_assignment -name LL_MEMBER_OF flash -to "monster:main|flash_top:\\flash_a5:flash|wb_spi_flash:wb|r_data_i[1]" -section_id flash[m
[32m+[m[32mset_instance_assignment -name LL_MEMBER_OF flash -to "monster:main|flash_top:\\flash_a5:flash|wb_spi_flash:wb|r_data_i[2]" -section_id flash[m
[32m+[m[32mset_instance_assignment -name LL_MEMBER_OF flash -to "monster:main|flash_top:\\flash_a5:flash|wb_spi_flash:wb|r_data_i[3]" -section_id flash[m
[32m+[m[32mset_instance_assignment -name LL_MEMBER_OF flash -to "monster:main|flash_top:\\flash_a5:flash|wb_spi_flash:wb|r_ncs" -section_id flash[m
[32m+[m[32mset_instance_assignment -name LL_MEMBER_OF flash -to "monster:main|flash_top:\\flash_a5:flash|wb_spi_flash:wb|r_oe[0]" -section_id flash[m
[32m+[m[32mset_instance_assignment -name LL_MEMBER_OF flash -to "monster:main|flash_top:\\flash_a5:flash|wb_spi_flash:wb|r_oe[1]" -section_id flash[m
[32m+[m[32mset_instance_assignment -name LL_MEMBER_OF flash -to "monster:main|flash_top:\\flash_a5:flash|wb_spi_flash:wb|r_oe[2]" -section_id flash[m
[32m+[m[32mset_instance_assignment -name LL_MEMBER_OF flash -to "monster:main|flash_top:\\flash_a5:flash|wb_spi_flash:wb|r_oe[3]" -section_id flash[m
[32m+[m[32mset_instance_assignment -name LL_MEMBER_OF flash -to "monster:main|flash_top:\\flash_a5:flash|wb_spi_flash:wb|r_shift_o[28]" -section_id flash[m
[32m+[m[32mset_instance_assignment -name LL_MEMBER_OF flash -to "monster:main|flash_top:\\flash_a5:flash|wb_spi_flash:wb|r_shift_o[29]" -section_id flash[m
[32m+[m[32mset_instance_assignment -name LL_MEMBER_OF flash -to "monster:main|flash_top:\\flash_a5:flash|wb_spi_flash:wb|r_shift_o[30]" -section_id flash[m
[32m+[m[32mset_instance_assignment -name LL_MEMBER_OF flash -to "monster:main|flash_top:\\flash_a5:flash|wb_spi_flash:wb|r_shift_o[31]" -section_id flash[m
[32m+[m[32mset_instance_assignment -name LL_MEMBER_OF ref_pll_out0_125mhz -to "monster:main|ref_pll5:\\ref_a5:ref_inst|ref_pll5_0002:ref_pll5_inst|altera_pll:altera_pll_i|altera_pll_dps_lcell_comb:lcell_cntsel_int_0|combout" -section_id ref_pll_out0_125mhz[m
[32m+[m[32mset_instance_assignment -name LL_MEMBER_OF ref_pll_out1_200mhz -to "monster:main|ref_pll5:\\ref_a5:ref_inst|ref_pll5_0002:ref_pll5_inst|altera_pll:altera_pll_i|altera_pll_dps_lcell_comb:lcell_cntsel_int_1|combout" -section_id ref_pll_out1_200mhz[m
[32m+[m[32mset_instance_assignment -name LL_MEMBER_OF ref_pll_out2_25mhz -to "monster:main|ref_pll5:\\ref_a5:ref_inst|ref_pll5_0002:ref_pll5_inst|altera_pll:altera_pll_i|altera_pll_dps_lcell_comb:lcell_cntsel_int_2|combout" -section_id ref_pll_out2_25mhz[m
[32m+[m[32mset_instance_assignment -name LL_MEMBER_OF ref_pll_out3_1000mhz -to "monster:main|ref_pll5:\\ref_a5:ref_inst|ref_pll5_0002:ref_pll5_inst|altera_pll:altera_pll_i|altera_pll_dps_lcell_comb:lcell_cntsel_int_3|combout" -section_id ref_pll_out3_1000mhz[m
[32m+[m[32mset_instance_assignment -name LL_MEMBER_OF ref_pll_out4_125mhz_p1_8 -to "monster:main|ref_pll5:\\ref_a5:ref_inst|ref_pll5_0002:ref_pll5_inst|altera_pll:altera_pll_i|altera_pll_dps_lcell_comb:lcell_cntsel_int_4|combout" -section_id ref_pll_out4_125mhz_p1_8[m
[32m+[m[32mset_instance_assignment -name MAX_FANOUT 64 -to "monster:main|eca_ac_wbm:c1"[m
[32m+[m[32mset_instance_assignment -name MAX_FANOUT 64 -to "monster:main|eca_queue:c0"[m
[32m+[m[32mset_instance_assignment -name MAX_FANOUT 64 -to "monster:main|eca_queue:c2"[m
[32m+[m[32mset_instance_assignment -name MAX_FANOUT 64 -to "monster:main|eca_tlu:ecatlu"[m
[32m+[m[32mset_instance_assignment -name MAX_FANOUT 64 -to "monster:main|eca_wb_event:ecawb"[m
[32m+[m[32mset_instance_assignment -name MAX_FANOUT 64 -to "monster:main|ftm_lm32_cluster:lm32*"[m
[32m+[m[32mset_instance_assignment -name MAX_FANOUT 64 -to "monster:main|wr_eca:eca"[m
[32m+[m[32mset_instance_assignment -name PARTITION_HIERARCHY root_partition -to | -section_id Top[m
[32m+[m[32mset_location_assignment FRACTIONALPLL_X0_Y18_N0 -to "monster:main|dmtd_pll5:\\dmtd_a5:dmtd_inst|dmtd_pll5_0002:dmtd_pll5_inst|altera_pll:altera_pll_i|general[0].gpll~FRACTIONAL_PLL"[m
[32m+[m[32mset_location_assignment FRACTIONALPLL_X0_Y60_N0 -to "monster:main|sys_pll5:\\sys_a5:sys_inst|sys_pll5_0002:sys_pll5_inst|altera_pll:altera_pll_i|general[0].gpll~FRACTIONAL_PLL"[m
[32m+[m[32mset_location_assignment FRACTIONALPLL_X43_Y65_N0 -to "monster:main|ref_pll5:\\ref_a5:ref_inst|ref_pll5_0002:ref_pll5_inst|altera_pll:altera_pll_i|altera_arriav_pll:arriav_pll|altera_arriav_pll_base:fpll_0|cntnen"[m
[32m+[m[32mset_location_assignment PIN_A11 -to sfp_mod1_io[m
[32m+[m[32mset_location_assignment PIN_A12 -to sfp_mod0_i[m
[32m+[m[32mset_location_assignment PIN_A5 -to lvtio_in_p_i[1][m
[32m+[m[32mset_location_assignment PIN_A6 -to lvtio_in_n_i[1][m
[32m+[m[32mset_location_assignment PIN_A8 -to lvtio_out_p_o[1][m
[32m+[m[32mset_location_assignment PIN_A9 -to lvtio_out_n_o[1][m
[32m+[m[32mset_location_assignment PIN_AA1 -to dis_di_o[5][m
[32m+[m[32mset_location_assignment PIN_AA20 -to led_status_o[6][m
[32m+[m[32mset_location_assignment PIN_AA21 -to led_user_o[7][m
[32m+[m[32mset_location_assignment PIN_AA24 -to pcie_tx_o[0][m
[32m+[m[32mset_location_assignment PIN_AA2 -to rom_data_io[m
[32m+[m[32mset_location_assignment PIN_AA3 -to dis_rst_o[m
[32m+[m[32mset_location_assignment PIN_AA4 -to dis_di_o[0][m
[32m+[m[32mset_location_assignment PIN_AA5 -to dis_di_o[3][m
[32m+[m[32mset_location_assignment PIN_AA6 -to dis_di_o[4][m
[32m+[m[32mset_location_assignment PIN_AA7 -to pa[0][m
[32m+[m[32mset_location_assignment PIN_AA8 -to wakeup[m
[32m+[m[32mset_location_assignment PIN_AA9 -to ifclk[m
[32m+[m[32mset_location_assignment PIN_AB19 -to led_status_o[4][m
[32m+[m[32mset_location_assignment PIN_AB1 -to dis_di_o[6][m
[32m+[m[32mset_location_assignment PIN_AB21 -to led_user_o[6][m
[32m+[m[32mset_location_assignment PIN_AB26 -to pcie_rx_i[0][m
[32m+[m[32mset_location_assignment PIN_AB2 -to pa[4][m
[32m+[m[32mset_location_assignment PIN_AB3 -to pa[6][m
[32m+[m[32mset_location_assignment PIN_AB4 -to ures[m
[32m+[m[32mset_location_assignment PIN_AB6 -to pa[5][m
[32m+[m[32mset_location_assignment PIN_AC19 -to led_status_o[3][m
[32m+[m[32mset_location_assignment PIN_AC1 -to pa[2][m
[32m+[m[32mset_location_assignment PIN_AC20 -to led_status_o[5][m
[32m+[m[32mset_location_assignment PIN_AC21 -to led_user_o[2][m
[32m+[m[32mset_location_assignment PIN_AC22 -to led_user_o[1][m
[32m+[m[32mset_location_assignment PIN_AC3 -to pa[7][m
[32m+[m[32mset_location_assignment PIN_AC5 -to fd[6][m
[32m+[m[32mset_location_assignment PIN_AC6 -to ctl[1][m
[32m+[m[32mset_location_assignment PIN_AC7 -to nres_i[m
[32m+[m[32mset_location_assignment PIN_AC8 -to wr_dac_sclk_o[m
[32m+[m[32mset_location_assignment PIN_AD23 -to led_user_o[3][m
[32m+[m[32mset_location_assignment PIN_AD3 -to ctl[0][m
[32m+[m[32mset_location_assignment PIN_AD4 -to pa[1][m
[32m+[m[32mset_location_assignment PIN_AD5 -to fd[7][m
[32m+[m[32mset_location_assignment PIN_AD6 -to ctl[2][m
[32m+[m[32mset_location_assignment PIN_AD7 -to pa[3][m
[32m+[m[32mset_location_assignment PIN_AD8 -to wr_dac_din_o[m
[32m+[m[32mset_location_assignment PIN_AE19 -to led_status_o[1][m
[32m+[m[32mset_location_assignment PIN_AE23 -to led_user_o[4][m
[32m+[m[32mset_location_assignment PIN_AE3 -to fd[5][m
[32m+[m[32mset_location_assignment PIN_AE4 -to fd[3][m
[32m+[m[32mset_location_assignment PIN_AE6 -to fd[1][m
[32m+[m[32mset_location_assignment PIN_AF18 -to pbs_f_i[m
[32m+[m[32mset_location_assignment PIN_AF19 -to led_status_o[2][m
[32m+[m[32mset_location_assignment PIN_AF21 -to clk_20m_vcxo_i[m
[32m+[m[32mset_location_assignment PIN_AF23 -to led_user_o[5][m
[32m+[m[32mset_location_assignment PIN_AF3 -to fd[4][m
[32m+[m[32mset_location_assignment PIN_AF5 -to fd[2][m
[32m+[m[32mset_location_assignment PIN_AF6 -to fd[0][m
[32m+[m[32mset_location_assignment PIN_AF7 -to wr_ndac_cs_o[2][m
[32m+[m[32mset_location_assignment PIN_AF8 -to wr_ndac_cs_o[1][m
[32m+[m[32mset_location_assignment PIN_B10 -to pe_snclk[m
[32m+[m[32mset_location_assignment PIN_B12 -to sfp_los_i[m
[32m+[m[32mset_location_assignment PIN_B16 -to clk_lvtio_i[m
[32m+[m[32mset_location_assignment PIN_B1 -to hpw[7][m
[32m+[m[32mset_location_assignment PIN_B6 -to lvtio_in_p_i[2][m
[32m+[m[32mset_location_assignment PIN_B7 -to lvtio_out_p_o[2][m
[32m+[m[32mset_location_assignment PIN_C10 -to pe_smdat[m
[32m+[m[32mset_location_assignment PIN_C12 -to sfp_tx_fault_i[m
[32m+[m[32mset_location_assignment PIN_C17 -to "clk_lvtio_i(n)"[m
[32m+[m[32mset_location_assignment PIN_C1 -to con[1][m
[32m+[m[32mset_location_assignment PIN_C22 -to "clk_125m_local_i(n)"[m
[32m+[m[32mset_location_assignment PIN_C23 -to clk_125m_local_i[m
[32m+[m[32mset_location_assignment PIN_C5 -to lvtio_out_p_o[3][m
[32m+[m[32mset_location_assignment PIN_C6 -to lvtio_in_n_i[2][m
[32m+[m[32mset_location_assignment PIN_C7 -to lvtio_out_n_o[2][m
[32m+[m[32mset_location_assignment PIN_D1 -to hpw[5][m
[32m+[m[32mset_location_assignment PIN_D2 -to hpw[6][m
[32m+[m[32mset_location_assignment PIN_D5 -to lvtio_out_n_o[3][m
[32m+[m[32mset_location_assignment PIN_D6 -to lvtio_in_p_i[3][m
[32m+[m[32mset_location_assignment PIN_E1 -to con[2][m
[32m+[m[32mset_location_assignment PIN_E3 -to hpw[15][m
[32m+[m[32mset_location_assignment PIN_E6 -to lvtio_in_n_i[3][m
[32m+[m[32mset_location_assignment PIN_E7 -to lvtio_in_p_i[4][m
[32m+[m[32mset_location_assignment PIN_F1 -to hpw[3][m
[32m+[m[32mset_location_assignment PIN_F2 -to hpw[4][m
[32m+[m[32mset_location_assignment PIN_F3 -to hpw[14][m
[32m+[m[32mset_location_assignment PIN_F6 -to nPCI_RESET[m
[32m+[m[32mset_location_assignment PIN_F7 -to lvtio_in_n_i[4][m
[32m+[m[32mset_location_assignment PIN_F8 -to lvtio_out_p_o[4][m
[32m+[m[32mset_location_assignment PIN_G15 -to clk_125m_pllref_i[m
[32m+[m[32mset_location_assignment PIN_G2 -to hpw[12][m
[32m+[m[32mset_location_assignment PIN_G3 -to hpw[13][m
[32m+[m[32mset_location_assignment PIN_G8 -to lvtio_out_n_o[4][m
[32m+[m[32mset_location_assignment PIN_G9 -to lvtio_in_p_i[5][m
[32m+[m[32mset_location_assignment PIN_H12 -to sfp_tx_dis_o[m
[32m+[m[32mset_location_assignment PIN_H15 -to "clk_125m_pllref_i(n)"[m
[32m+[m[32mset_location_assignment PIN_H1 -to hswf_i[2][m
[32m+[m[32mset_location_assignment PIN_H3 -to hpw[2][m
[32m+[m[32mset_location_assignment PIN_H9 -to lvtio_in_n_i[5][m
[32m+[m[32mset_location_assignment PIN_J12 -to sfp_mod2_io[m
[32m+[m[32mset_location_assignment PIN_J1 -to hswf_i[1][m
[32m+[m[32mset_location_assignment PIN_J23 -to "sfp_txp_o(n)"[m
[32m+[m[32mset_location_assignment PIN_J24 -to sfp_txp_o[m
[32m+[m[32mset_location_assignment PIN_J2 -to hpw[0][m
[32m+[m[32mset_location_assignment PIN_J3 -to hpw[11][m
[32m+[m[32mset_location_assignment PIN_J4 -to hpw[1][m
[32m+[m[32mset_location_assignment PIN_J5 -to con[3][m
[32m+[m[32mset_location_assignment PIN_J8 -to lvtio_out_n_o[5][m
[32m+[m[32mset_location_assignment PIN_J9 -to lvtio_out_p_o[5][m
[32m+[m[32mset_location_assignment PIN_K12 -to pe_waken[m
[32m+[m[32mset_location_assignment PIN_K25 -to "sfp_rxp_i(n)"[m
[32m+[m[32mset_location_assignment PIN_K26 -to sfp_rxp_i[m
[32m+[m[32mset_location_assignment PIN_K3 -to hpwck[m
[32m+[m[32mset_location_assignment PIN_K4 -to hpw[10][m
[32m+[m[32mset_location_assignment PIN_K6 -to hpw[8][m
[32m+[m[32mset_location_assignment PIN_K7 -to con[4][m
[32m+[m[32mset_location_assignment PIN_L1 -to hswf_i[3][m
[32m+[m[32mset_location_assignment PIN_L3 -to hpw[9][m
[32m+[m[32mset_location_assignment PIN_L4 -to con[5][m
[32m+[m[32mset_location_assignment PIN_M2 -to hswf_i[4][m
[32m+[m[32mset_location_assignment PIN_N18 -to clk_sfp_ref_i[m
[32m+[m[32mset_location_assignment PIN_N19 -to "clk_sfp_ref_i(n)"[m
[32m+[m[32mset_location_assignment PIN_N5 -to lvtio_oe_n_o[1][m
[32m+[m[32mset_location_assignment PIN_N6 -to lvtio_led_act_o[5][m
[32m+[m[32mset_location_assignment PIN_P1 -to lvtio_term_en_o[1][m
[32m+[m[32mset_location_assignment PIN_P3 -to lvtio_led_act_o[1][m
[32m+[m[32mset_location_assignment PIN_P4 -to lvtio_led_dir_o[5][m
[32m+[m[32mset_location_assignment PIN_P6 -to lvt_in_clk_en_n_o[m
[32m+[m[32mset_location_assignment PIN_R24 -to pcie_tx_o[3][m
[32m+[m[32mset_location_assignment PIN_R2 -to lvtio_led_dir_o[1][m
[32m+[m[32mset_location_assignment PIN_R3 -to lvtio_oe_n_o[2][m
[32m+[m[32mset_location_assignment PIN_R6 -to lvtio_term_en_o[2][m
[32m+[m[32mset_location_assignment PIN_T1 -to lvtio_led_act_o[2][m
[32m+[m[32mset_location_assignment PIN_T26 -to pcie_rx_i[3][m
[32m+[m[32mset_location_assignment PIN_T2 -to lvtio_led_dir_o[2][m
[32m+[m[32mset_location_assignment PIN_T3 -to lvtio_oe_n_o[3][m
[32m+[m[32mset_location_assignment PIN_T6 -to lvtio_term_en_o[3][m
[32m+[m[32mset_location_assignment PIN_T7 -to lvtio_led_act_o[3][m
[32m+[m[32mset_location_assignment PIN_U18 -to pcie_refclk_i[m
[32m+[m[32mset_location_assignment PIN_U1 -to lvtio_led_dir_o[3][m
[32m+[m[32mset_location_assignment PIN_U24 -to pcie_tx_o[2][m
[32m+[m[32mset_location_assignment PIN_U5 -to lvtio_oe_n_o[4][m
[32m+[m[32mset_location_assignment PIN_V1 -to lvtio_term_en_o[4][m
[32m+[m[32mset_location_assignment PIN_V26 -to pcie_rx_i[2][m
[32m+[m[32mset_location_assignment PIN_V4 -to lvtio_led_act_o[4][m
[32m+[m[32mset_location_assignment PIN_V5 -to lvtio_led_dir_o[4][m
[32m+[m[32mset_location_assignment PIN_V9 -to uclk[m
[32m+[m[32mset_location_assignment PIN_W1 -to lvtio_oe_n_o[5][m
[32m+[m[32mset_location_assignment PIN_W24 -to pcie_tx_o[1][m
[32m+[m[32mset_location_assignment PIN_W2 -to lvtio_term_en_o[5][m
[32m+[m[32mset_location_assignment PIN_W3 -to dis_ai_i[1][m
[32m+[m[32mset_location_assignment PIN_W4 -to dis_ai_i[0][m
[32m+[m[32mset_location_assignment PIN_W6 -to dis_di_o[1][m
[32m+[m[32mset_location_assignment PIN_W7 -to dis_wr_o[m
[32m+[m[32mset_location_assignment PIN_W9 -to slrd[m
[32m+[m[32mset_location_assignment PIN_Y1 -to fpga_res_i[m
[32m+[m[32mset_location_assignment PIN_Y21 -to led_user_o[8][m
[32m+[m[32mset_location_assignment PIN_Y26 -to pcie_rx_i[1][m
[32m+[m[32mset_location_assignment PIN_Y4 -to dis_di_o[2][m
[32m+[m[32mset_location_assignment PIN_Y5 -to dis_do_i[m
[32m+[m[32mset_location_assignment PIN_Y9 -to slwr[m
[32m+[m[32mset_location_assignment PLLOUTPUTCOUNTER_X0_Y20_N1 -to "monster:main|dmtd_pll5:\\dmtd_a5:dmtd_inst|dmtd_pll5_0002:dmtd_pll5_inst|altera_pll:altera_pll_i|outclk_wire[0]"[m
[32m+[m[32mset_location_assignment PLLOUTPUTCOUNTER_X0_Y64_N1 -to "monster:main|sys_pll5:\\sys_a5:sys_inst|sys_pll5_0002:sys_pll5_inst|altera_pll:altera_pll_i|outclk_wire[3]"[m
[32m+[m[32mset_location_assignment PLLOUTPUTCOUNTER_X0_Y65_N1 -to "monster:main|sys_pll5:\\sys_a5:sys_inst|sys_pll5_0002:sys_pll5_inst|altera_pll:altera_pll_i|outclk_wire[2]"[m
[32m+[m[32mset_location_assignment PLLOUTPUTCOUNTER_X0_Y66_N1 -to "monster:main|sys_pll5:\\sys_a5:sys_inst|sys_pll5_0002:sys_pll5_inst|altera_pll:altera_pll_i|outclk_wire[1]"[m
[32m+[m[32mset_location_assignment PLLOUTPUTCOUNTER_X0_Y67_N1 -to "monster:main|sys_pll5:\\sys_a5:sys_inst|sys_pll5_0002:sys_pll5_inst|altera_pll:altera_pll_i|outclk_wire[0]"[m
[32m+[m[32mset_location_assignment PLLOUTPUTCOUNTER_X43_Y61_N1 -to "monster:main|ref_pll5:\\ref_a5:ref_inst|ref_pll5_0002:ref_pll5_inst|altera_pll:altera_pll_i|altera_arriav_pll:arriav_pll|cascade_wire[2]"[m
[32m+[m[32mset_location_assignment PLLOUTPUTCOUNTER_X43_Y62_N1 -to "monster:main|ref_pll5:\\ref_a5:ref_inst|ref_pll5_0002:ref_pll5_inst|altera_pll:altera_pll_i|altera_arriav_pll:arriav_pll|cascade_wire[1]"[m
[32m+[m[32mset_location_assignment PLLOUTPUTCOUNTER_X43_Y63_N1 -to "monster:main|ref_pll5:\\ref_a5:ref_inst|ref_pll5_0002:ref_pll5_inst|altera_pll:altera_pll_i|altera_arriav_pll:arriav_pll|cascade_wire[0]"[m
[1mdiff --git a/top/gsi_pexarria5/control/pci_control.vhd b/top/gsi_pexarria5/control/pci_control.vhd[m
[1mindex 240372042..e241f731f 100644[m
[1m--- a/top/gsi_pexarria5/control/pci_control.vhd[m
[1m+++ b/top/gsi_pexarria5/control/pci_control.vhd[m
[36m@@ -15,10 +15,10 @@[m [mentity pci_control is[m
     -----------------------------------------[m
     -- PCI express pins[m
     -----------------------------------------[m
[31m-    --pcie_refclk_i  : in  std_logic;[m
[31m-    --pcie_rx_i      : in  std_logic_vector(3 downto 0);[m
[31m-    --pcie_tx_o      : out std_logic_vector(3 downto 0);[m
[31m-    --nPCI_RESET     : in std_logic;[m
[32m+[m[32m    pcie_refclk_i  : in  std_logic;[m
[32m+[m[32m    pcie_rx_i      : in  std_logic_vector(3 downto 0);[m
[32m+[m[32m    pcie_tx_o      : out std_logic_vector(3 downto 0);[m
[32m+[m[32m    nPCI_RESET     : in std_logic;[m
 [m
     pe_smdat        : inout std_logic; -- !!![m
     pe_snclk        : out std_logic;   -- !!![m
[36m@@ -265,15 +265,15 @@[m [mbegin[m
       g_lvds_inout        => 3,[m
       g_fixed             => 2,[m
       g_lvds_invert       => true,[m
[31m-      g_en_pcie           => false,[m
[32m+[m[32m      g_en_pcie           => true,[m
       g_en_usb            => true,[m
       g_en_lcd            => true,[m
       g_en_user_ow        => true,[m
       g_en_tempsens       => true,[m
       g_delay_diagnostics => true,[m
       g_en_timer          => true,[m
[31m-      g_en_eca		  => false,[m
[31m-      g_en_eca_tap        => false,[m
[32m+[m[32m      g_en_eca		  => true,[m
[32m+[m[32m      g_en_eca_tap        => true,[m
       g_io_table          => io_mapping_table,[m
       g_lm32_cores        => c_cores,[m
       g_lm32_ramsizes     => c_lm32_ramsizes/4,[m
[36m@@ -316,10 +316,10 @@[m [mbegin[m
       led_link_act_o          => led_link_act,[m
       led_track_o             => led_track,[m
       led_pps_o               => led_pps,[m
[31m-      --pcie_refclk_i           => pcie_refclk_i,[m
[31m-      --pcie_rstn_i             => nPCI_RESET,[m
[31m-      --pcie_rx_i               => pcie_rx_i,[m
[31m-      --pcie_tx_o               => pcie_tx_o,[m
[32m+[m[32m      pcie_refclk_i           => pcie_refclk_i,[m
[32m+[m[32m      pcie_rstn_i             => nPCI_RESET,[m
[32m+[m[32m      pcie_rx_i               => pcie_rx_i,[m
[32m+[m[32m      pcie_tx_o               => pcie_tx_o,[m
       usb_rstn_o              => ures,[m
       usb_ebcyc_i             => pa(3),[m
       usb_speed_i             => pa(0),[m
