$date
	Mon May 18 23:33:15 2020
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module jkff_tb $end
$var wire 1 ! q $end
$var wire 1 " nq $end
$var reg 1 # clk $end
$var reg 1 $ clrn $end
$var reg 1 % j $end
$var reg 1 & k $end
$var reg 1 ' prn $end
$scope module jkff_1 $end
$var wire 1 # clk $end
$var wire 1 $ clrn $end
$var wire 1 % j $end
$var wire 1 & k $end
$var wire 1 " nq $end
$var wire 1 ' prn $end
$var wire 1 ! q $end
$var wire 1 ( w1 $end
$var wire 1 ) w10 $end
$var wire 1 * w11 $end
$var wire 1 + w12 $end
$var wire 1 , w13 $end
$var wire 1 - w14 $end
$var wire 1 . w15 $end
$var wire 1 / w16 $end
$var wire 1 0 w2 $end
$var wire 1 1 w3 $end
$var wire 1 2 w4 $end
$var wire 1 3 w5 $end
$var wire 1 4 w6 $end
$var wire 1 5 w7 $end
$var wire 1 6 w8 $end
$var wire 1 7 w9 $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
07
16
15
14
13
12
11
10
0/
1.
1-
1,
0+
0*
0)
1(
0'
0&
0%
1$
1#
0"
1!
$end
#1
1+
02
00
0#
1&
#2
0+
10
1#
#3
1*
0,
06
1)
17
0.
04
1+
05
00
03
0#
1'
1%
#4
0!
0(
1"
07
1/
14
0-
12
10
13
1#
0&
#5
1,
0)
0*
16
15
0/
01
1-
00
03
0#
#6
1(
0"
1!
11
0+
1.
10
13
1#
0'
#7
1+
00
0#
#8
0+
10
1#
0%
#9
0.
1+
05
00
03
0#
1'
#10
1.
0+
10
13
1#
#11
1*
0,
06
1)
17
0.
04
1+
02
00
03
0#
1&
#12
0+
0)
0*
07
16
14
15
1,
1.
10
13
1#
0'
#13
1+
00
0#
#14
0+
10
1#
#15
1*
0,
06
1)
17
0.
04
1+
05
00
03
0#
1'
1%
#16
12
0!
0(
1"
07
1/
14
0-
10
13
1#
#17
1,
0)
0*
16
15
0/
01
1-
00
03
0#
#18
1(
0"
02
1!
11
0+
1.
10
13
1#
0'
#19
1+
00
0#
#20
0+
10
1#
#21
1*
0,
06
1)
17
0.
04
1+
05
00
03
0#
1'
#22
12
0!
0(
1"
07
1/
14
0-
10
13
1#
#23
1,
0)
0*
16
15
0/
01
1-
00
03
0#
