{"vcs1":{"timestamp_begin":1753935482.094238171, "rt":4.66, "ut":4.17, "st":0.21}}
{"vcselab":{"timestamp_begin":1753935486.835344203, "rt":0.30, "ut":0.14, "st":0.06}}
{"link":{"timestamp_begin":1753935487.211679804, "rt":0.35, "ut":0.11, "st":0.12}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1753935481.557867053}
{"VCS_COMP_START_TIME": 1753935481.557867053}
{"VCS_COMP_END_TIME": 1753935487.644507909}
{"VCS_USER_OPTIONS": "-full64 -sverilog +v2k -sv2k12 -ntb_opts uvm -f filelist.f -l compile.log"}
{"vcs1": {"peak_mem": 414876}}
{"vcselab": {"peak_mem": 250560}}
