Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Tue Apr 15 23:50:13 2025
| Host         : Desktop running 64-bit major release  (build 9200)
| Command      : report_utilization -file design_1_wrapper_utilization_placed.rpt -pb design_1_wrapper_utilization_placed.pb
| Design       : design_1_wrapper
| Device       : xczu3eg-sbva484-1-e
| Speed File   : -1
| Design State : Fully Placed
---------------------------------------------------------------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. CLB Logic
1.1 Summary of Registers by Type
2. CLB Logic Distribution
3. BLOCKRAM
4. ARITHMETIC
5. I/O
6. CLOCK
7. ADVANCED
8. CONFIGURATION
9. Primitives
10. Black Boxes
11. Instantiated Netlists

1. CLB Logic
------------

+----------------------------+-------+-------+------------+-----------+-------+
|          Site Type         |  Used | Fixed | Prohibited | Available | Util% |
+----------------------------+-------+-------+------------+-----------+-------+
| CLB LUTs                   | 13425 |     0 |          0 |     70560 | 19.03 |
|   LUT as Logic             | 13384 |     0 |          0 |     70560 | 18.97 |
|   LUT as Memory            |    41 |     0 |          0 |     28800 |  0.14 |
|     LUT as Distributed RAM |    40 |     0 |            |           |       |
|     LUT as Shift Register  |     1 |     0 |            |           |       |
| CLB Registers              | 20145 |     0 |          0 |    141120 | 14.28 |
|   Register as Flip Flop    | 20109 |     0 |          0 |    141120 | 14.25 |
|   Register as Latch        |    36 |     0 |          0 |    141120 |  0.03 |
| CARRY8                     |    23 |     0 |          0 |      8820 |  0.26 |
| F7 Muxes                   |  2323 |     0 |          0 |     35280 |  6.58 |
| F8 Muxes                   |  1094 |     0 |          0 |     17640 |  6.20 |
| F9 Muxes                   |     0 |     0 |          0 |      8820 |  0.00 |
+----------------------------+-------+-------+------------+-----------+-------+
* Warning! LUT value is adjusted to account for LUT combining.


1.1 Summary of Registers by Type
--------------------------------

+-------+--------------+-------------+--------------+
| Total | Clock Enable | Synchronous | Asynchronous |
+-------+--------------+-------------+--------------+
| 0     |            _ |           - |            - |
| 0     |            _ |           - |          Set |
| 0     |            _ |           - |        Reset |
| 0     |            _ |         Set |            - |
| 0     |            _ |       Reset |            - |
| 0     |          Yes |           - |            - |
| 33    |          Yes |           - |          Set |
| 105   |          Yes |           - |        Reset |
| 296   |          Yes |         Set |            - |
| 19711 |          Yes |       Reset |            - |
+-------+--------------+-------------+--------------+


2. CLB Logic Distribution
-------------------------

+--------------------------------------------+-------+-------+------------+-----------+-------+
|                  Site Type                 |  Used | Fixed | Prohibited | Available | Util% |
+--------------------------------------------+-------+-------+------------+-----------+-------+
| CLB                                        |  4169 |     0 |          0 |      8820 | 47.27 |
|   CLBL                                     |  2529 |     0 |            |           |       |
|   CLBM                                     |  1640 |     0 |            |           |       |
| LUT as Logic                               | 13384 |     0 |          0 |     70560 | 18.97 |
|   using O5 output only                     |    82 |       |            |           |       |
|   using O6 output only                     |  8986 |       |            |           |       |
|   using O5 and O6                          |  4316 |       |            |           |       |
| LUT as Memory                              |    41 |     0 |          0 |     28800 |  0.14 |
|   LUT as Distributed RAM                   |    40 |     0 |            |           |       |
|     using O5 output only                   |     0 |       |            |           |       |
|     using O6 output only                   |     4 |       |            |           |       |
|     using O5 and O6                        |    36 |       |            |           |       |
|   LUT as Shift Register                    |     1 |     0 |            |           |       |
|     using O5 output only                   |     0 |       |            |           |       |
|     using O6 output only                   |     1 |       |            |           |       |
|     using O5 and O6                        |     0 |       |            |           |       |
| CLB Registers                              | 20145 |     0 |          0 |    141120 | 14.28 |
|   Register driven from within the CLB      |  9174 |       |            |           |       |
|   Register driven from outside the CLB     | 10971 |       |            |           |       |
|     LUT in front of the register is unused |  6794 |       |            |           |       |
|     LUT in front of the register is used   |  4177 |       |            |           |       |
| Unique Control Sets                        |   363 |       |          0 |     17640 |  2.06 |
+--------------------------------------------+-------+-------+------------+-----------+-------+
* * Note: Available Control Sets calculated as Slices * 2, Review the Control Sets Report for more information regarding control sets.


3. BLOCKRAM
-----------

+-------------------+------+-------+------------+-----------+-------+
|     Site Type     | Used | Fixed | Prohibited | Available | Util% |
+-------------------+------+-------+------------+-----------+-------+
| Block RAM Tile    |   30 |     0 |          0 |       216 | 13.89 |
|   RAMB36/FIFO*    |   28 |     0 |          0 |       216 | 12.96 |
|     RAMB36E2 only |   28 |       |            |           |       |
|   RAMB18          |    4 |     0 |          0 |       432 |  0.93 |
|     RAMB18E2 only |    4 |       |            |           |       |
+-------------------+------+-------+------------+-----------+-------+
* Note: Each Block RAM Tile only has one FIFO logic available and therefore can accommodate only one FIFO36E2 or one FIFO18E2. However, if a FIFO18E2 occupies a Block RAM Tile, that tile can still accommodate a RAMB18E2


4. ARITHMETIC
-------------

+-----------+------+-------+------------+-----------+-------+
| Site Type | Used | Fixed | Prohibited | Available | Util% |
+-----------+------+-------+------------+-----------+-------+
| DSPs      |    0 |     0 |          0 |       360 |  0.00 |
+-----------+------+-------+------------+-----------+-------+


5. I/O
------

+------------------+------+-------+------------+-----------+-------+
|     Site Type    | Used | Fixed | Prohibited | Available | Util% |
+------------------+------+-------+------------+-----------+-------+
| Bonded IOB       |    0 |     0 |          0 |        82 |  0.00 |
| HPIOB_M          |    0 |     0 |          0 |        26 |  0.00 |
| HPIOB_S          |    0 |     0 |          0 |        26 |  0.00 |
| HDIOB_M          |    0 |     0 |          0 |        12 |  0.00 |
| HDIOB_S          |    0 |     0 |          0 |        12 |  0.00 |
| HPIOB_SNGL       |    0 |     0 |          0 |         6 |  0.00 |
| HPIOBDIFFINBUF   |    0 |     0 |          0 |        72 |  0.00 |
| HPIOBDIFFOUTBUF  |    0 |     0 |          0 |        72 |  0.00 |
| HDIOBDIFFINBUF   |    0 |     0 |          0 |        48 |  0.00 |
| BITSLICE_CONTROL |    0 |     0 |          0 |        24 |  0.00 |
| BITSLICE_RX_TX   |    0 |     0 |          0 |       936 |  0.00 |
| BITSLICE_TX      |    0 |     0 |          0 |        24 |  0.00 |
| RIU_OR           |    0 |     0 |          0 |        12 |  0.00 |
+------------------+------+-------+------------+-----------+-------+


6. CLOCK
--------

+------------+------+-------+------------+-----------+-------+
|  Site Type | Used | Fixed | Prohibited | Available | Util% |
+------------+------+-------+------------+-----------+-------+
| BUFGCE     |    2 |     0 |          0 |        88 |  2.27 |
| BUFGCE_DIV |    0 |     0 |          0 |        12 |  0.00 |
| BUFG_PS    |    1 |     0 |          0 |        72 |  1.39 |
| BUFGCTRL*  |    0 |     0 |          0 |        24 |  0.00 |
| PLL        |    0 |     0 |          0 |         6 |  0.00 |
| MMCM       |    0 |     0 |          0 |         3 |  0.00 |
+------------+------+-------+------------+-----------+-------+
* Note: Each used BUFGCTRL counts as two GLOBAL CLOCK BUFFERs. This table does not include global clocking resources, only buffer cell usage. See the Clock Utilization Report (report_clock_utilization) for detailed accounting of global clocking resource availability.


7. ADVANCED
-----------

+-----------+------+-------+------------+-----------+--------+
| Site Type | Used | Fixed | Prohibited | Available |  Util% |
+-----------+------+-------+------------+-----------+--------+
| PS8       |    1 |     0 |          0 |         1 | 100.00 |
| SYSMONE4  |    0 |     0 |          0 |         1 |   0.00 |
+-----------+------+-------+------------+-----------+--------+


8. CONFIGURATION
----------------

+-------------+------+-------+------------+-----------+-------+
|  Site Type  | Used | Fixed | Prohibited | Available | Util% |
+-------------+------+-------+------------+-----------+-------+
| BSCANE2     |    0 |     0 |          0 |         4 |  0.00 |
| DNA_PORTE2  |    0 |     0 |          0 |         1 |  0.00 |
| EFUSE_USR   |    0 |     0 |          0 |         1 |  0.00 |
| FRAME_ECCE4 |    0 |     0 |          0 |         1 |  0.00 |
| ICAPE3      |    0 |     0 |          0 |         2 |  0.00 |
| MASTER_JTAG |    0 |     0 |          0 |         1 |  0.00 |
| STARTUPE3   |    0 |     0 |          0 |         1 |  0.00 |
+-------------+------+-------+------------+-----------+-------+


9. Primitives
-------------

+----------+-------+---------------------+
| Ref Name |  Used | Functional Category |
+----------+-------+---------------------+
| FDRE     | 19711 |            Register |
| LUT3     |  8232 |                 CLB |
| LUT6     |  6433 |                 CLB |
| MUXF7    |  2323 |                 CLB |
| LUT4     |  1349 |                 CLB |
| LUT5     |  1229 |                 CLB |
| MUXF8    |  1094 |                 CLB |
| LUT2     |   412 |                 CLB |
| FDSE     |   296 |            Register |
| FDCE     |    69 |            Register |
| RAMD32   |    66 |                 CLB |
| LUT1     |    45 |                 CLB |
| LDCE     |    36 |            Register |
| FDPE     |    33 |            Register |
| RAMB36E2 |    28 |            BLOCKRAM |
| CARRY8   |    23 |                 CLB |
| RAMS32   |    10 |                 CLB |
| RAMB18E2 |     4 |            BLOCKRAM |
| BUFGCE   |     2 |               Clock |
| SRL16E   |     1 |                 CLB |
| PS8      |     1 |            Advanced |
| BUFG_PS  |     1 |               Clock |
+----------+-------+---------------------+


10. Black Boxes
---------------

+----------+------+
| Ref Name | Used |
+----------+------+


11. Instantiated Netlists
-------------------------

+----------+------+
| Ref Name | Used |
+----------+------+


