read -sv run_verilog_mid/adder_32b_16_64_7559034a86343de14863b9efcb6fe206.v
hierarchy -top main
flatten
proc; techmap; opt;
abc -fast -liberty NangateOpenCellLibrary_typical.lib
write_verilog run_yosys_mid/adder_32b_16_64_7559034a86343de14863b9efcb6fe206_yosys.v
