{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1726765756235 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition " "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1726765756235 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Sep 19 19:09:16 2024 " "Processing started: Thu Sep 19 19:09:16 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1726765756235 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726765756235 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off forest-risc-v -c forest-risc-v " "Command: quartus_map --read_settings_files=on --write_settings_files=off forest-risc-v -c forest-risc-v" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726765756235 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1726765756545 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1726765756545 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "jtag_debug_sys/synthesis/jtag_debug_sys.vhd 2 1 " "Found 2 design units, including 1 entities, in source file jtag_debug_sys/synthesis/jtag_debug_sys.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 jtag_debug_sys-rtl " "Found design unit 1: jtag_debug_sys-rtl" {  } { { "jtag_debug_sys/synthesis/jtag_debug_sys.vhd" "" { Text "/home/notforest/Documents/forest-riscv/jtag_debug_sys/synthesis/jtag_debug_sys.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726765762387 ""} { "Info" "ISGN_ENTITY_NAME" "1 jtag_debug_sys " "Found entity 1: jtag_debug_sys" {  } { { "jtag_debug_sys/synthesis/jtag_debug_sys.vhd" "" { Text "/home/notforest/Documents/forest-riscv/jtag_debug_sys/synthesis/jtag_debug_sys.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726765762387 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726765762387 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "jtag_debug_sys/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file jtag_debug_sys/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "jtag_debug_sys/synthesis/submodules/altera_reset_controller.v" "" { Text "/home/notforest/Documents/forest-riscv/jtag_debug_sys/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726765762388 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726765762388 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "jtag_debug_sys/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file jtag_debug_sys/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "jtag_debug_sys/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "/home/notforest/Documents/forest-riscv/jtag_debug_sys/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726765762388 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726765762388 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "jtag_debug_sys/synthesis/submodules/jtag_debug_sys_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file jtag_debug_sys/synthesis/submodules/jtag_debug_sys_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 jtag_debug_sys_mm_interconnect_0 " "Found entity 1: jtag_debug_sys_mm_interconnect_0" {  } { { "jtag_debug_sys/synthesis/submodules/jtag_debug_sys_mm_interconnect_0.v" "" { Text "/home/notforest/Documents/forest-riscv/jtag_debug_sys/synthesis/submodules/jtag_debug_sys_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726765762391 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726765762391 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "jtag_debug_sys/synthesis/submodules/jtag_debug_sys_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file jtag_debug_sys/synthesis/submodules/jtag_debug_sys_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 jtag_debug_sys_mm_interconnect_0_avalon_st_adapter " "Found entity 1: jtag_debug_sys_mm_interconnect_0_avalon_st_adapter" {  } { { "jtag_debug_sys/synthesis/submodules/jtag_debug_sys_mm_interconnect_0_avalon_st_adapter.v" "" { Text "/home/notforest/Documents/forest-riscv/jtag_debug_sys/synthesis/submodules/jtag_debug_sys_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726765762391 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726765762391 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "jtag_debug_sys/synthesis/submodules/jtag_debug_sys_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file jtag_debug_sys/synthesis/submodules/jtag_debug_sys_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 jtag_debug_sys_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: jtag_debug_sys_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "jtag_debug_sys/synthesis/submodules/jtag_debug_sys_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "/home/notforest/Documents/forest-riscv/jtag_debug_sys/synthesis/submodules/jtag_debug_sys_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726765762392 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726765762392 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "jtag_debug_sys/synthesis/submodules/jtag_debug_sys_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file jtag_debug_sys/synthesis/submodules/jtag_debug_sys_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 jtag_debug_sys_mm_interconnect_0_rsp_mux " "Found entity 1: jtag_debug_sys_mm_interconnect_0_rsp_mux" {  } { { "jtag_debug_sys/synthesis/submodules/jtag_debug_sys_mm_interconnect_0_rsp_mux.sv" "" { Text "/home/notforest/Documents/forest-riscv/jtag_debug_sys/synthesis/submodules/jtag_debug_sys_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726765762393 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726765762393 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "jtag_debug_sys/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file jtag_debug_sys/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "jtag_debug_sys/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "/home/notforest/Documents/forest-riscv/jtag_debug_sys/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726765762393 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "jtag_debug_sys/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "/home/notforest/Documents/forest-riscv/jtag_debug_sys/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726765762393 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726765762393 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "jtag_debug_sys/synthesis/submodules/jtag_debug_sys_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file jtag_debug_sys/synthesis/submodules/jtag_debug_sys_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 jtag_debug_sys_mm_interconnect_0_rsp_demux " "Found entity 1: jtag_debug_sys_mm_interconnect_0_rsp_demux" {  } { { "jtag_debug_sys/synthesis/submodules/jtag_debug_sys_mm_interconnect_0_rsp_demux.sv" "" { Text "/home/notforest/Documents/forest-riscv/jtag_debug_sys/synthesis/submodules/jtag_debug_sys_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726765762394 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726765762394 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "jtag_debug_sys/synthesis/submodules/jtag_debug_sys_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file jtag_debug_sys/synthesis/submodules/jtag_debug_sys_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 jtag_debug_sys_mm_interconnect_0_cmd_mux " "Found entity 1: jtag_debug_sys_mm_interconnect_0_cmd_mux" {  } { { "jtag_debug_sys/synthesis/submodules/jtag_debug_sys_mm_interconnect_0_cmd_mux.sv" "" { Text "/home/notforest/Documents/forest-riscv/jtag_debug_sys/synthesis/submodules/jtag_debug_sys_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726765762394 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726765762394 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "jtag_debug_sys/synthesis/submodules/jtag_debug_sys_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file jtag_debug_sys/synthesis/submodules/jtag_debug_sys_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 jtag_debug_sys_mm_interconnect_0_cmd_demux " "Found entity 1: jtag_debug_sys_mm_interconnect_0_cmd_demux" {  } { { "jtag_debug_sys/synthesis/submodules/jtag_debug_sys_mm_interconnect_0_cmd_demux.sv" "" { Text "/home/notforest/Documents/forest-riscv/jtag_debug_sys/synthesis/submodules/jtag_debug_sys_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726765762395 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726765762395 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "jtag_debug_sys/synthesis/submodules/altera_merlin_traffic_limiter.sv 1 1 " "Found 1 design units, including 1 entities, in source file jtag_debug_sys/synthesis/submodules/altera_merlin_traffic_limiter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_traffic_limiter " "Found entity 1: altera_merlin_traffic_limiter" {  } { { "jtag_debug_sys/synthesis/submodules/altera_merlin_traffic_limiter.sv" "" { Text "/home/notforest/Documents/forest-riscv/jtag_debug_sys/synthesis/submodules/altera_merlin_traffic_limiter.sv" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726765762396 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726765762396 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "jtag_debug_sys/synthesis/submodules/altera_merlin_reorder_memory.sv 2 2 " "Found 2 design units, including 2 entities, in source file jtag_debug_sys/synthesis/submodules/altera_merlin_reorder_memory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_reorder_memory " "Found entity 1: altera_merlin_reorder_memory" {  } { { "jtag_debug_sys/synthesis/submodules/altera_merlin_reorder_memory.sv" "" { Text "/home/notforest/Documents/forest-riscv/jtag_debug_sys/synthesis/submodules/altera_merlin_reorder_memory.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726765762397 ""} { "Info" "ISGN_ENTITY_NAME" "2 memory_pointer_controller " "Found entity 2: memory_pointer_controller" {  } { { "jtag_debug_sys/synthesis/submodules/altera_merlin_reorder_memory.sv" "" { Text "/home/notforest/Documents/forest-riscv/jtag_debug_sys/synthesis/submodules/altera_merlin_reorder_memory.sv" 185 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726765762397 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726765762397 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "jtag_debug_sys/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file jtag_debug_sys/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "jtag_debug_sys/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "/home/notforest/Documents/forest-riscv/jtag_debug_sys/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726765762399 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726765762399 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "jtag_debug_sys/synthesis/submodules/altera_avalon_st_pipeline_base.v 1 1 " "Found 1 design units, including 1 entities, in source file jtag_debug_sys/synthesis/submodules/altera_avalon_st_pipeline_base.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_base " "Found entity 1: altera_avalon_st_pipeline_base" {  } { { "jtag_debug_sys/synthesis/submodules/altera_avalon_st_pipeline_base.v" "" { Text "/home/notforest/Documents/forest-riscv/jtag_debug_sys/synthesis/submodules/altera_avalon_st_pipeline_base.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726765762400 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726765762400 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel jtag_debug_sys_mm_interconnect_0_router_001.sv(48) " "Verilog HDL Declaration information at jtag_debug_sys_mm_interconnect_0_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "jtag_debug_sys/synthesis/submodules/jtag_debug_sys_mm_interconnect_0_router_001.sv" "" { Text "/home/notforest/Documents/forest-riscv/jtag_debug_sys/synthesis/submodules/jtag_debug_sys_mm_interconnect_0_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1726765762400 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel jtag_debug_sys_mm_interconnect_0_router_001.sv(49) " "Verilog HDL Declaration information at jtag_debug_sys_mm_interconnect_0_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "jtag_debug_sys/synthesis/submodules/jtag_debug_sys_mm_interconnect_0_router_001.sv" "" { Text "/home/notforest/Documents/forest-riscv/jtag_debug_sys/synthesis/submodules/jtag_debug_sys_mm_interconnect_0_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1726765762400 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "jtag_debug_sys/synthesis/submodules/jtag_debug_sys_mm_interconnect_0_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file jtag_debug_sys/synthesis/submodules/jtag_debug_sys_mm_interconnect_0_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 jtag_debug_sys_mm_interconnect_0_router_001_default_decode " "Found entity 1: jtag_debug_sys_mm_interconnect_0_router_001_default_decode" {  } { { "jtag_debug_sys/synthesis/submodules/jtag_debug_sys_mm_interconnect_0_router_001.sv" "" { Text "/home/notforest/Documents/forest-riscv/jtag_debug_sys/synthesis/submodules/jtag_debug_sys_mm_interconnect_0_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726765762400 ""} { "Info" "ISGN_ENTITY_NAME" "2 jtag_debug_sys_mm_interconnect_0_router_001 " "Found entity 2: jtag_debug_sys_mm_interconnect_0_router_001" {  } { { "jtag_debug_sys/synthesis/submodules/jtag_debug_sys_mm_interconnect_0_router_001.sv" "" { Text "/home/notforest/Documents/forest-riscv/jtag_debug_sys/synthesis/submodules/jtag_debug_sys_mm_interconnect_0_router_001.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726765762400 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726765762400 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel jtag_debug_sys_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at jtag_debug_sys_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "jtag_debug_sys/synthesis/submodules/jtag_debug_sys_mm_interconnect_0_router.sv" "" { Text "/home/notforest/Documents/forest-riscv/jtag_debug_sys/synthesis/submodules/jtag_debug_sys_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1726765762401 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel jtag_debug_sys_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at jtag_debug_sys_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "jtag_debug_sys/synthesis/submodules/jtag_debug_sys_mm_interconnect_0_router.sv" "" { Text "/home/notforest/Documents/forest-riscv/jtag_debug_sys/synthesis/submodules/jtag_debug_sys_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1726765762401 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "jtag_debug_sys/synthesis/submodules/jtag_debug_sys_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file jtag_debug_sys/synthesis/submodules/jtag_debug_sys_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 jtag_debug_sys_mm_interconnect_0_router_default_decode " "Found entity 1: jtag_debug_sys_mm_interconnect_0_router_default_decode" {  } { { "jtag_debug_sys/synthesis/submodules/jtag_debug_sys_mm_interconnect_0_router.sv" "" { Text "/home/notforest/Documents/forest-riscv/jtag_debug_sys/synthesis/submodules/jtag_debug_sys_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726765762401 ""} { "Info" "ISGN_ENTITY_NAME" "2 jtag_debug_sys_mm_interconnect_0_router " "Found entity 2: jtag_debug_sys_mm_interconnect_0_router" {  } { { "jtag_debug_sys/synthesis/submodules/jtag_debug_sys_mm_interconnect_0_router.sv" "" { Text "/home/notforest/Documents/forest-riscv/jtag_debug_sys/synthesis/submodules/jtag_debug_sys_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726765762401 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726765762401 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "jtag_debug_sys/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file jtag_debug_sys/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "jtag_debug_sys/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "/home/notforest/Documents/forest-riscv/jtag_debug_sys/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726765762402 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726765762402 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "jtag_debug_sys/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file jtag_debug_sys/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "jtag_debug_sys/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "/home/notforest/Documents/forest-riscv/jtag_debug_sys/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726765762403 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726765762403 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "jtag_debug_sys/synthesis/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file jtag_debug_sys/synthesis/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "jtag_debug_sys/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "/home/notforest/Documents/forest-riscv/jtag_debug_sys/synthesis/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726765762404 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726765762404 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "jtag_debug_sys/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file jtag_debug_sys/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "jtag_debug_sys/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "/home/notforest/Documents/forest-riscv/jtag_debug_sys/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726765762405 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726765762405 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "jtag_debug_sys/synthesis/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file jtag_debug_sys/synthesis/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "jtag_debug_sys/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "/home/notforest/Documents/forest-riscv/jtag_debug_sys/synthesis/submodules/altera_merlin_master_translator.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726765762406 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726765762406 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "jtag_debug_sys/synthesis/submodules/jtag_debug_sys_pio_data.v 1 1 " "Found 1 design units, including 1 entities, in source file jtag_debug_sys/synthesis/submodules/jtag_debug_sys_pio_data.v" { { "Info" "ISGN_ENTITY_NAME" "1 jtag_debug_sys_pio_data " "Found entity 1: jtag_debug_sys_pio_data" {  } { { "jtag_debug_sys/synthesis/submodules/jtag_debug_sys_pio_data.v" "" { Text "/home/notforest/Documents/forest-riscv/jtag_debug_sys/synthesis/submodules/jtag_debug_sys_pio_data.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726765762407 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726765762407 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "jtag_debug_sys/synthesis/submodules/jtag_debug_sys_pio_cmd.v 1 1 " "Found 1 design units, including 1 entities, in source file jtag_debug_sys/synthesis/submodules/jtag_debug_sys_pio_cmd.v" { { "Info" "ISGN_ENTITY_NAME" "1 jtag_debug_sys_pio_cmd " "Found entity 1: jtag_debug_sys_pio_cmd" {  } { { "jtag_debug_sys/synthesis/submodules/jtag_debug_sys_pio_cmd.v" "" { Text "/home/notforest/Documents/forest-riscv/jtag_debug_sys/synthesis/submodules/jtag_debug_sys_pio_cmd.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726765762407 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726765762407 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "jtag_debug_sys/synthesis/submodules/jtag_debug_sys_pio_arg.v 1 1 " "Found 1 design units, including 1 entities, in source file jtag_debug_sys/synthesis/submodules/jtag_debug_sys_pio_arg.v" { { "Info" "ISGN_ENTITY_NAME" "1 jtag_debug_sys_pio_arg " "Found entity 1: jtag_debug_sys_pio_arg" {  } { { "jtag_debug_sys/synthesis/submodules/jtag_debug_sys_pio_arg.v" "" { Text "/home/notforest/Documents/forest-riscv/jtag_debug_sys/synthesis/submodules/jtag_debug_sys_pio_arg.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726765762408 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726765762408 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "jtag_debug_sys/synthesis/submodules/jtag_debug_sys_master_0.v 1 1 " "Found 1 design units, including 1 entities, in source file jtag_debug_sys/synthesis/submodules/jtag_debug_sys_master_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 jtag_debug_sys_master_0 " "Found entity 1: jtag_debug_sys_master_0" {  } { { "jtag_debug_sys/synthesis/submodules/jtag_debug_sys_master_0.v" "" { Text "/home/notforest/Documents/forest-riscv/jtag_debug_sys/synthesis/submodules/jtag_debug_sys_master_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726765762409 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726765762409 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "jtag_debug_sys/synthesis/submodules/jtag_debug_sys_master_0_p2b_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file jtag_debug_sys/synthesis/submodules/jtag_debug_sys_master_0_p2b_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 jtag_debug_sys_master_0_p2b_adapter " "Found entity 1: jtag_debug_sys_master_0_p2b_adapter" {  } { { "jtag_debug_sys/synthesis/submodules/jtag_debug_sys_master_0_p2b_adapter.sv" "" { Text "/home/notforest/Documents/forest-riscv/jtag_debug_sys/synthesis/submodules/jtag_debug_sys_master_0_p2b_adapter.sv" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726765762409 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726765762409 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "jtag_debug_sys/synthesis/submodules/jtag_debug_sys_master_0_b2p_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file jtag_debug_sys/synthesis/submodules/jtag_debug_sys_master_0_b2p_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 jtag_debug_sys_master_0_b2p_adapter " "Found entity 1: jtag_debug_sys_master_0_b2p_adapter" {  } { { "jtag_debug_sys/synthesis/submodules/jtag_debug_sys_master_0_b2p_adapter.sv" "" { Text "/home/notforest/Documents/forest-riscv/jtag_debug_sys/synthesis/submodules/jtag_debug_sys_master_0_b2p_adapter.sv" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726765762410 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726765762410 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "jtag_debug_sys/synthesis/submodules/altera_avalon_packets_to_master.v 7 7 " "Found 7 design units, including 7 entities, in source file jtag_debug_sys/synthesis/submodules/altera_avalon_packets_to_master.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_packets_to_master " "Found entity 1: altera_avalon_packets_to_master" {  } { { "jtag_debug_sys/synthesis/submodules/altera_avalon_packets_to_master.v" "" { Text "/home/notforest/Documents/forest-riscv/jtag_debug_sys/synthesis/submodules/altera_avalon_packets_to_master.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726765762412 ""} { "Info" "ISGN_ENTITY_NAME" "2 packets_to_fifo " "Found entity 2: packets_to_fifo" {  } { { "jtag_debug_sys/synthesis/submodules/altera_avalon_packets_to_master.v" "" { Text "/home/notforest/Documents/forest-riscv/jtag_debug_sys/synthesis/submodules/altera_avalon_packets_to_master.v" 142 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726765762412 ""} { "Info" "ISGN_ENTITY_NAME" "3 fifo_buffer_single_clock_fifo " "Found entity 3: fifo_buffer_single_clock_fifo" {  } { { "jtag_debug_sys/synthesis/submodules/altera_avalon_packets_to_master.v" "" { Text "/home/notforest/Documents/forest-riscv/jtag_debug_sys/synthesis/submodules/altera_avalon_packets_to_master.v" 512 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726765762412 ""} { "Info" "ISGN_ENTITY_NAME" "4 fifo_buffer_scfifo_with_controls " "Found entity 4: fifo_buffer_scfifo_with_controls" {  } { { "jtag_debug_sys/synthesis/submodules/altera_avalon_packets_to_master.v" "" { Text "/home/notforest/Documents/forest-riscv/jtag_debug_sys/synthesis/submodules/altera_avalon_packets_to_master.v" 573 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726765762412 ""} { "Info" "ISGN_ENTITY_NAME" "5 fifo_buffer " "Found entity 5: fifo_buffer" {  } { { "jtag_debug_sys/synthesis/submodules/altera_avalon_packets_to_master.v" "" { Text "/home/notforest/Documents/forest-riscv/jtag_debug_sys/synthesis/submodules/altera_avalon_packets_to_master.v" 627 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726765762412 ""} { "Info" "ISGN_ENTITY_NAME" "6 fifo_to_packet " "Found entity 6: fifo_to_packet" {  } { { "jtag_debug_sys/synthesis/submodules/altera_avalon_packets_to_master.v" "" { Text "/home/notforest/Documents/forest-riscv/jtag_debug_sys/synthesis/submodules/altera_avalon_packets_to_master.v" 697 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726765762412 ""} { "Info" "ISGN_ENTITY_NAME" "7 packets_to_master " "Found entity 7: packets_to_master" {  } { { "jtag_debug_sys/synthesis/submodules/altera_avalon_packets_to_master.v" "" { Text "/home/notforest/Documents/forest-riscv/jtag_debug_sys/synthesis/submodules/altera_avalon_packets_to_master.v" 851 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726765762412 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726765762412 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "jtag_debug_sys/synthesis/submodules/altera_avalon_st_packets_to_bytes.v 1 1 " "Found 1 design units, including 1 entities, in source file jtag_debug_sys/synthesis/submodules/altera_avalon_st_packets_to_bytes.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_packets_to_bytes " "Found entity 1: altera_avalon_st_packets_to_bytes" {  } { { "jtag_debug_sys/synthesis/submodules/altera_avalon_st_packets_to_bytes.v" "" { Text "/home/notforest/Documents/forest-riscv/jtag_debug_sys/synthesis/submodules/altera_avalon_st_packets_to_bytes.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726765762413 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726765762413 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "jtag_debug_sys/synthesis/submodules/altera_avalon_st_bytes_to_packets.v 1 1 " "Found 1 design units, including 1 entities, in source file jtag_debug_sys/synthesis/submodules/altera_avalon_st_bytes_to_packets.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_bytes_to_packets " "Found entity 1: altera_avalon_st_bytes_to_packets" {  } { { "jtag_debug_sys/synthesis/submodules/altera_avalon_st_bytes_to_packets.v" "" { Text "/home/notforest/Documents/forest-riscv/jtag_debug_sys/synthesis/submodules/altera_avalon_st_bytes_to_packets.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726765762414 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726765762414 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "jtag_debug_sys/synthesis/submodules/jtag_debug_sys_master_0_timing_adt.sv 1 1 " "Found 1 design units, including 1 entities, in source file jtag_debug_sys/synthesis/submodules/jtag_debug_sys_master_0_timing_adt.sv" { { "Info" "ISGN_ENTITY_NAME" "1 jtag_debug_sys_master_0_timing_adt " "Found entity 1: jtag_debug_sys_master_0_timing_adt" {  } { { "jtag_debug_sys/synthesis/submodules/jtag_debug_sys_master_0_timing_adt.sv" "" { Text "/home/notforest/Documents/forest-riscv/jtag_debug_sys/synthesis/submodules/jtag_debug_sys_master_0_timing_adt.sv" 60 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726765762414 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726765762414 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "jtag_debug_sys/synthesis/submodules/altera_avalon_st_jtag_interface.v 1 1 " "Found 1 design units, including 1 entities, in source file jtag_debug_sys/synthesis/submodules/altera_avalon_st_jtag_interface.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_jtag_interface " "Found entity 1: altera_avalon_st_jtag_interface" {  } { { "jtag_debug_sys/synthesis/submodules/altera_avalon_st_jtag_interface.v" "" { Text "/home/notforest/Documents/forest-riscv/jtag_debug_sys/synthesis/submodules/altera_avalon_st_jtag_interface.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726765762415 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726765762415 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "jtag_debug_sys/synthesis/submodules/altera_jtag_dc_streaming.v 3 3 " "Found 3 design units, including 3 entities, in source file jtag_debug_sys/synthesis/submodules/altera_jtag_dc_streaming.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_jtag_control_signal_crosser " "Found entity 1: altera_jtag_control_signal_crosser" {  } { { "jtag_debug_sys/synthesis/submodules/altera_jtag_dc_streaming.v" "" { Text "/home/notforest/Documents/forest-riscv/jtag_debug_sys/synthesis/submodules/altera_jtag_dc_streaming.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726765762416 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_jtag_src_crosser " "Found entity 2: altera_jtag_src_crosser" {  } { { "jtag_debug_sys/synthesis/submodules/altera_jtag_dc_streaming.v" "" { Text "/home/notforest/Documents/forest-riscv/jtag_debug_sys/synthesis/submodules/altera_jtag_dc_streaming.v" 72 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726765762416 ""} { "Info" "ISGN_ENTITY_NAME" "3 altera_jtag_dc_streaming " "Found entity 3: altera_jtag_dc_streaming" {  } { { "jtag_debug_sys/synthesis/submodules/altera_jtag_dc_streaming.v" "" { Text "/home/notforest/Documents/forest-riscv/jtag_debug_sys/synthesis/submodules/altera_jtag_dc_streaming.v" 135 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726765762416 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726765762416 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "jtag_debug_sys/synthesis/submodules/altera_jtag_sld_node.v 1 1 " "Found 1 design units, including 1 entities, in source file jtag_debug_sys/synthesis/submodules/altera_jtag_sld_node.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_jtag_sld_node " "Found entity 1: altera_jtag_sld_node" {  } { { "jtag_debug_sys/synthesis/submodules/altera_jtag_sld_node.v" "" { Text "/home/notforest/Documents/forest-riscv/jtag_debug_sys/synthesis/submodules/altera_jtag_sld_node.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726765762416 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726765762416 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "jtag_debug_sys/synthesis/submodules/altera_jtag_streaming.v 1 1 " "Found 1 design units, including 1 entities, in source file jtag_debug_sys/synthesis/submodules/altera_jtag_streaming.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_jtag_streaming " "Found entity 1: altera_jtag_streaming" {  } { { "jtag_debug_sys/synthesis/submodules/altera_jtag_streaming.v" "" { Text "/home/notforest/Documents/forest-riscv/jtag_debug_sys/synthesis/submodules/altera_jtag_streaming.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726765762417 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726765762417 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "jtag_debug_sys/synthesis/submodules/altera_avalon_st_clock_crosser.v 1 1 " "Found 1 design units, including 1 entities, in source file jtag_debug_sys/synthesis/submodules/altera_avalon_st_clock_crosser.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_clock_crosser " "Found entity 1: altera_avalon_st_clock_crosser" {  } { { "jtag_debug_sys/synthesis/submodules/altera_avalon_st_clock_crosser.v" "" { Text "/home/notforest/Documents/forest-riscv/jtag_debug_sys/synthesis/submodules/altera_avalon_st_clock_crosser.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726765762418 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726765762418 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "jtag_debug_sys/synthesis/submodules/altera_std_synchronizer_nocut.v 1 1 " "Found 1 design units, including 1 entities, in source file jtag_debug_sys/synthesis/submodules/altera_std_synchronizer_nocut.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_std_synchronizer_nocut " "Found entity 1: altera_std_synchronizer_nocut" {  } { { "jtag_debug_sys/synthesis/submodules/altera_std_synchronizer_nocut.v" "" { Text "/home/notforest/Documents/forest-riscv/jtag_debug_sys/synthesis/submodules/altera_std_synchronizer_nocut.v" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726765762419 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726765762419 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "jtag_debug_sys/synthesis/submodules/altera_avalon_st_idle_remover.v 1 1 " "Found 1 design units, including 1 entities, in source file jtag_debug_sys/synthesis/submodules/altera_avalon_st_idle_remover.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_idle_remover " "Found entity 1: altera_avalon_st_idle_remover" {  } { { "jtag_debug_sys/synthesis/submodules/altera_avalon_st_idle_remover.v" "" { Text "/home/notforest/Documents/forest-riscv/jtag_debug_sys/synthesis/submodules/altera_avalon_st_idle_remover.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726765762419 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726765762419 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "jtag_debug_sys/synthesis/submodules/altera_avalon_st_idle_inserter.v 1 1 " "Found 1 design units, including 1 entities, in source file jtag_debug_sys/synthesis/submodules/altera_avalon_st_idle_inserter.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_idle_inserter " "Found entity 1: altera_avalon_st_idle_inserter" {  } { { "jtag_debug_sys/synthesis/submodules/altera_avalon_st_idle_inserter.v" "" { Text "/home/notforest/Documents/forest-riscv/jtag_debug_sys/synthesis/submodules/altera_avalon_st_idle_inserter.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726765762420 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726765762420 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "jtag_debug_sys/synthesis/submodules/altera_avalon_st_pipeline_stage.sv 1 1 " "Found 1 design units, including 1 entities, in source file jtag_debug_sys/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_stage " "Found entity 1: altera_avalon_st_pipeline_stage" {  } { { "jtag_debug_sys/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" "" { Text "/home/notforest/Documents/forest-riscv/jtag_debug_sys/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726765762420 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726765762420 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/debug/debug.vhd 2 0 " "Found 2 design units, including 0 entities, in source file src/debug/debug.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 debug " "Found design unit 1: debug" {  } { { "src/debug/debug.vhd" "" { Text "/home/notforest/Documents/forest-riscv/src/debug/debug.vhd" 30 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726765762421 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 debug-body " "Found design unit 2: debug-body" {  } { { "src/debug/debug.vhd" "" { Text "/home/notforest/Documents/forest-riscv/src/debug/debug.vhd" 64 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726765762421 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726765762421 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/debug/dbg_controller.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/debug/dbg_controller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dbg_controller-rtl " "Found design unit 1: dbg_controller-rtl" {  } { { "src/debug/dbg_controller.vhd" "" { Text "/home/notforest/Documents/forest-riscv/src/debug/dbg_controller.vhd" 46 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726765762421 ""} { "Info" "ISGN_ENTITY_NAME" "1 dbg_controller " "Found entity 1: dbg_controller" {  } { { "src/debug/dbg_controller.vhd" "" { Text "/home/notforest/Documents/forest-riscv/src/debug/dbg_controller.vhd" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726765762421 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726765762421 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/pll_vendor.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/pll_vendor.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pll-vendor " "Found design unit 1: pll-vendor" {  } { { "src/pll_vendor.vhd" "" { Text "/home/notforest/Documents/forest-riscv/src/pll_vendor.vhd" 41 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726765762422 ""} { "Info" "ISGN_ENTITY_NAME" "1 pll " "Found entity 1: pll" {  } { { "src/pll_vendor.vhd" "" { Text "/home/notforest/Documents/forest-riscv/src/pll_vendor.vhd" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726765762422 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726765762422 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "forest-risc-v.bdf 1 1 " "Found 1 design units, including 1 entities, in source file forest-risc-v.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 forest-risc-v " "Found entity 1: forest-risc-v" {  } { { "forest-risc-v.bdf" "" { Schematic "/home/notforest/Documents/forest-riscv/forest-risc-v.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726765762423 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726765762423 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/binding_vendor.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/binding_vendor.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 binding_vendor-vendor " "Found design unit 1: binding_vendor-vendor" {  } { { "src/binding_vendor.vhd" "" { Text "/home/notforest/Documents/forest-riscv/src/binding_vendor.vhd" 46 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726765762423 ""} { "Info" "ISGN_ENTITY_NAME" "1 binding_vendor " "Found entity 1: binding_vendor" {  } { { "src/binding_vendor.vhd" "" { Text "/home/notforest/Documents/forest-riscv/src/binding_vendor.vhd" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726765762423 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726765762423 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/core/primitives/interfaces/reg_interface.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/core/primitives/interfaces/reg_interface.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reg_interface-rtl " "Found design unit 1: reg_interface-rtl" {  } { { "src/core/primitives/interfaces/reg_interface.vhd" "" { Text "/home/notforest/Documents/forest-riscv/src/core/primitives/interfaces/reg_interface.vhd" 42 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726765762424 ""} { "Info" "ISGN_ENTITY_NAME" "1 reg_interface " "Found entity 1: reg_interface" {  } { { "src/core/primitives/interfaces/reg_interface.vhd" "" { Text "/home/notforest/Documents/forest-riscv/src/core/primitives/interfaces/reg_interface.vhd" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726765762424 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726765762424 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/core/primitives/interfaces/mux_interface.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/core/primitives/interfaces/mux_interface.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux_interface-rtl " "Found design unit 1: mux_interface-rtl" {  } { { "src/core/primitives/interfaces/mux_interface.vhd" "" { Text "/home/notforest/Documents/forest-riscv/src/core/primitives/interfaces/mux_interface.vhd" 42 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726765762424 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux_interface " "Found entity 1: mux_interface" {  } { { "src/core/primitives/interfaces/mux_interface.vhd" "" { Text "/home/notforest/Documents/forest-riscv/src/core/primitives/interfaces/mux_interface.vhd" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726765762424 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726765762424 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/core/primitives/src_mux.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/core/primitives/src_mux.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 src_mux-structured " "Found design unit 1: src_mux-structured" {  } { { "src/core/primitives/src_mux.vhd" "" { Text "/home/notforest/Documents/forest-riscv/src/core/primitives/src_mux.vhd" 38 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726765762425 ""} { "Info" "ISGN_ENTITY_NAME" "1 src_mux " "Found entity 1: src_mux" {  } { { "src/core/primitives/src_mux.vhd" "" { Text "/home/notforest/Documents/forest-riscv/src/core/primitives/src_mux.vhd" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726765762425 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726765762425 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/core/primitives/primitives.vhd 2 0 " "Found 2 design units, including 0 entities, in source file src/core/primitives/primitives.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 primitives " "Found design unit 1: primitives" {  } { { "src/core/primitives/primitives.vhd" "" { Text "/home/notforest/Documents/forest-riscv/src/core/primitives/primitives.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726765762425 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 primitives-body " "Found design unit 2: primitives-body" {  } { { "src/core/primitives/primitives.vhd" "" { Text "/home/notforest/Documents/forest-riscv/src/core/primitives/primitives.vhd" 117 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726765762425 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726765762425 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/core/primitives/pc_reg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/core/primitives/pc_reg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pc_reg-structured " "Found design unit 1: pc_reg-structured" {  } { { "src/core/primitives/pc_reg.vhd" "" { Text "/home/notforest/Documents/forest-riscv/src/core/primitives/pc_reg.vhd" 43 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726765762426 ""} { "Info" "ISGN_ENTITY_NAME" "1 pc_reg " "Found entity 1: pc_reg" {  } { { "src/core/primitives/pc_reg.vhd" "" { Text "/home/notforest/Documents/forest-riscv/src/core/primitives/pc_reg.vhd" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726765762426 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726765762426 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/core/primitives/general_reg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/core/primitives/general_reg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 general_reg-rtl " "Found design unit 1: general_reg-rtl" {  } { { "src/core/primitives/general_reg.vhd" "" { Text "/home/notforest/Documents/forest-riscv/src/core/primitives/general_reg.vhd" 40 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726765762426 ""} { "Info" "ISGN_ENTITY_NAME" "1 general_reg " "Found entity 1: general_reg" {  } { { "src/core/primitives/general_reg.vhd" "" { Text "/home/notforest/Documents/forest-riscv/src/core/primitives/general_reg.vhd" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726765762426 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726765762426 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/core/rv_decoder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/core/rv_decoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 decoder-rv32i " "Found design unit 1: decoder-rv32i" {  } { { "src/core/rv_decoder.vhd" "" { Text "/home/notforest/Documents/forest-riscv/src/core/rv_decoder.vhd" 85 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726765762427 ""} { "Info" "ISGN_ENTITY_NAME" "1 decoder " "Found entity 1: decoder" {  } { { "src/core/rv_decoder.vhd" "" { Text "/home/notforest/Documents/forest-riscv/src/core/rv_decoder.vhd" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726765762427 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726765762427 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/core/register_file.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/core/register_file.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 register_file-structured " "Found design unit 1: register_file-structured" {  } { { "src/core/register_file.vhd" "" { Text "/home/notforest/Documents/forest-riscv/src/core/register_file.vhd" 50 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726765762427 ""} { "Info" "ISGN_ENTITY_NAME" "1 register_file " "Found entity 1: register_file" {  } { { "src/core/register_file.vhd" "" { Text "/home/notforest/Documents/forest-riscv/src/core/register_file.vhd" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726765762427 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726765762427 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/core/data_selector.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/core/data_selector.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 data_selector-rtl " "Found design unit 1: data_selector-rtl" {  } { { "src/core/data_selector.vhd" "" { Text "/home/notforest/Documents/forest-riscv/src/core/data_selector.vhd" 41 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726765762428 ""} { "Info" "ISGN_ENTITY_NAME" "1 data_selector " "Found entity 1: data_selector" {  } { { "src/core/data_selector.vhd" "" { Text "/home/notforest/Documents/forest-riscv/src/core/data_selector.vhd" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726765762428 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726765762428 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/core/comparator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/core/comparator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 comparator-rtl " "Found design unit 1: comparator-rtl" {  } { { "src/core/comparator.vhd" "" { Text "/home/notforest/Documents/forest-riscv/src/core/comparator.vhd" 41 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726765762428 ""} { "Info" "ISGN_ENTITY_NAME" "1 comparator " "Found entity 1: comparator" {  } { { "src/core/comparator.vhd" "" { Text "/home/notforest/Documents/forest-riscv/src/core/comparator.vhd" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726765762428 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726765762428 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/core/alu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/core/alu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alu-rv32i " "Found design unit 1: alu-rv32i" {  } { { "src/core/alu.vhd" "" { Text "/home/notforest/Documents/forest-riscv/src/core/alu.vhd" 39 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726765762429 ""} { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "src/core/alu.vhd" "" { Text "/home/notforest/Documents/forest-riscv/src/core/alu.vhd" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726765762429 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726765762429 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/memory/interfaces/mem_interface.vhd 3 1 " "Found 3 design units, including 1 entities, in source file src/memory/interfaces/mem_interface.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mem_interface-rtl " "Found design unit 1: mem_interface-rtl" {  } { { "src/memory/interfaces/mem_interface.vhd" "" { Text "/home/notforest/Documents/forest-riscv/src/memory/interfaces/mem_interface.vhd" 50 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726765762429 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 memory " "Found design unit 2: memory" {  } { { "src/memory/interfaces/mem_interface.vhd" "" { Text "/home/notforest/Documents/forest-riscv/src/memory/interfaces/mem_interface.vhd" 89 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726765762429 ""} { "Info" "ISGN_ENTITY_NAME" "1 mem_interface " "Found entity 1: mem_interface" {  } { { "src/memory/interfaces/mem_interface.vhd" "" { Text "/home/notforest/Documents/forest-riscv/src/memory/interfaces/mem_interface.vhd" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726765762429 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726765762429 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/memory/interfaces/lut_interface.vhd 3 1 " "Found 3 design units, including 1 entities, in source file src/memory/interfaces/lut_interface.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lut_interface-synthload " "Found design unit 1: lut_interface-synthload" {  } { { "src/memory/interfaces/lut_interface.vhd" "" { Text "/home/notforest/Documents/forest-riscv/src/memory/interfaces/lut_interface.vhd" 61 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726765762430 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 lut_interface-manualload " "Found design unit 2: lut_interface-manualload" {  } { { "src/memory/interfaces/lut_interface.vhd" "" { Text "/home/notforest/Documents/forest-riscv/src/memory/interfaces/lut_interface.vhd" 87 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726765762430 ""} { "Info" "ISGN_ENTITY_NAME" "1 lut_interface " "Found entity 1: lut_interface" {  } { { "src/memory/interfaces/lut_interface.vhd" "" { Text "/home/notforest/Documents/forest-riscv/src/memory/interfaces/lut_interface.vhd" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726765762430 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726765762430 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/memory/program_mem.vhd 4 1 " "Found 4 design units, including 1 entities, in source file src/memory/program_mem.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 program_mem-structured " "Found design unit 1: program_mem-structured" {  } { { "src/memory/program_mem.vhd" "" { Text "/home/notforest/Documents/forest-riscv/src/memory/program_mem.vhd" 39 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726765762430 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 program_mem-vendor " "Found design unit 2: program_mem-vendor" {  } { { "src/memory/program_mem.vhd" "" { Text "/home/notforest/Documents/forest-riscv/src/memory/program_mem.vhd" 70 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726765762430 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 ProgramMemoryConfig " "Found design unit 3: ProgramMemoryConfig" {  } { { "src/memory/program_mem.vhd" "" { Text "/home/notforest/Documents/forest-riscv/src/memory/program_mem.vhd" 100 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726765762430 ""} { "Info" "ISGN_ENTITY_NAME" "1 program_mem " "Found entity 1: program_mem" {  } { { "src/memory/program_mem.vhd" "" { Text "/home/notforest/Documents/forest-riscv/src/memory/program_mem.vhd" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726765762430 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726765762430 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/memory/data_mem.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/memory/data_mem.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 data_mem-structured " "Found design unit 1: data_mem-structured" {  } { { "src/memory/data_mem.vhd" "" { Text "/home/notforest/Documents/forest-riscv/src/memory/data_mem.vhd" 43 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726765762431 ""} { "Info" "ISGN_ENTITY_NAME" "1 data_mem " "Found entity 1: data_mem" {  } { { "src/memory/data_mem.vhd" "" { Text "/home/notforest/Documents/forest-riscv/src/memory/data_mem.vhd" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726765762431 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726765762431 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/fetch.vhd 3 1 " "Found 3 design units, including 1 entities, in source file src/fetch.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fetch_stage-rv32i " "Found design unit 1: fetch_stage-rv32i" {  } { { "src/fetch.vhd" "" { Text "/home/notforest/Documents/forest-riscv/src/fetch.vhd" 49 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726765762431 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 FetchConfig " "Found design unit 2: FetchConfig" {  } { { "src/fetch.vhd" "" { Text "/home/notforest/Documents/forest-riscv/src/fetch.vhd" 93 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726765762431 ""} { "Info" "ISGN_ENTITY_NAME" "1 fetch_stage " "Found entity 1: fetch_stage" {  } { { "src/fetch.vhd" "" { Text "/home/notforest/Documents/forest-riscv/src/fetch.vhd" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726765762431 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726765762431 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/execute.vhd 3 1 " "Found 3 design units, including 1 entities, in source file src/execute.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 execute_stage-rv32i " "Found design unit 1: execute_stage-rv32i" {  } { { "src/execute.vhd" "" { Text "/home/notforest/Documents/forest-riscv/src/execute.vhd" 48 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726765762432 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 ExecuteConfig " "Found design unit 2: ExecuteConfig" {  } { { "src/execute.vhd" "" { Text "/home/notforest/Documents/forest-riscv/src/execute.vhd" 120 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726765762432 ""} { "Info" "ISGN_ENTITY_NAME" "1 execute_stage " "Found entity 1: execute_stage" {  } { { "src/execute.vhd" "" { Text "/home/notforest/Documents/forest-riscv/src/execute.vhd" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726765762432 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726765762432 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/decode.vhd 3 1 " "Found 3 design units, including 1 entities, in source file src/decode.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 decode_stage-rv32i " "Found design unit 1: decode_stage-rv32i" {  } { { "src/decode.vhd" "" { Text "/home/notforest/Documents/forest-riscv/src/decode.vhd" 49 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726765762432 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 DecodeConfig " "Found design unit 2: DecodeConfig" {  } { { "src/decode.vhd" "" { Text "/home/notforest/Documents/forest-riscv/src/decode.vhd" 95 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726765762432 ""} { "Info" "ISGN_ENTITY_NAME" "1 decode_stage " "Found entity 1: decode_stage" {  } { { "src/decode.vhd" "" { Text "/home/notforest/Documents/forest-riscv/src/decode.vhd" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726765762432 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726765762432 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/cpu.vhd 3 1 " "Found 3 design units, including 1 entities, in source file src/cpu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cpu-rv32i " "Found design unit 1: cpu-rv32i" {  } { { "src/cpu.vhd" "" { Text "/home/notforest/Documents/forest-riscv/src/cpu.vhd" 47 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726765762433 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 CpuConfig " "Found design unit 2: CpuConfig" {  } { { "src/cpu.vhd" "" { Text "/home/notforest/Documents/forest-riscv/src/cpu.vhd" 169 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726765762433 ""} { "Info" "ISGN_ENTITY_NAME" "1 cpu " "Found entity 1: cpu" {  } { { "src/cpu.vhd" "" { Text "/home/notforest/Documents/forest-riscv/src/cpu.vhd" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726765762433 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726765762433 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "binding_vendor " "Elaborating entity \"binding_vendor\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1726765762508 ""}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "pLED\[4\] binding_vendor.vhd(38) " "Using initial value X (don't care) for net \"pLED\[4\]\" at binding_vendor.vhd(38)" {  } { { "src/binding_vendor.vhd" "" { Text "/home/notforest/Documents/forest-riscv/src/binding_vendor.vhd" 38 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1726765762510 "|binding_vendor"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu cpu:CPU_Inst " "Elaborating entity \"cpu\" for hierarchy \"cpu:CPU_Inst\"" {  } { { "src/binding_vendor.vhd" "CPU_Inst" { Text "/home/notforest/Documents/forest-riscv/src/binding_vendor.vhd" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1726765762516 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dbg_controller cpu:CPU_Inst\|dbg_controller:DBG_CONTROLLER_Inst " "Elaborating entity \"dbg_controller\" for hierarchy \"cpu:CPU_Inst\|dbg_controller:DBG_CONTROLLER_Inst\"" {  } { { "src/cpu.vhd" "DBG_CONTROLLER_Inst" { Text "/home/notforest/Documents/forest-riscv/src/cpu.vhd" 111 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1726765762547 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "r_odata dbg_controller.vhd(88) " "VHDL Process Statement warning at dbg_controller.vhd(88): inferring latch(es) for signal or variable \"r_odata\", which holds its previous value in one or more paths through the process" {  } { { "src/debug/dbg_controller.vhd" "" { Text "/home/notforest/Documents/forest-riscv/src/debug/dbg_controller.vhd" 88 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1726765762550 "|binding_vendor|cpu:CPU_Inst|dbg_controller:DBG_CONTROLLER_Inst"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "o_clk dbg_controller.vhd(88) " "VHDL Process Statement warning at dbg_controller.vhd(88): inferring latch(es) for signal or variable \"o_clk\", which holds its previous value in one or more paths through the process" {  } { { "src/debug/dbg_controller.vhd" "" { Text "/home/notforest/Documents/forest-riscv/src/debug/dbg_controller.vhd" 88 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1726765762550 "|binding_vendor|cpu:CPU_Inst|dbg_controller:DBG_CONTROLLER_Inst"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "ona_clr dbg_controller.vhd(88) " "VHDL Process Statement warning at dbg_controller.vhd(88): inferring latch(es) for signal or variable \"ona_clr\", which holds its previous value in one or more paths through the process" {  } { { "src/debug/dbg_controller.vhd" "" { Text "/home/notforest/Documents/forest-riscv/src/debug/dbg_controller.vhd" 88 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1726765762550 "|binding_vendor|cpu:CPU_Inst|dbg_controller:DBG_CONTROLLER_Inst"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "o_dbg dbg_controller.vhd(88) " "VHDL Process Statement warning at dbg_controller.vhd(88): inferring latch(es) for signal or variable \"o_dbg\", which holds its previous value in one or more paths through the process" {  } { { "src/debug/dbg_controller.vhd" "" { Text "/home/notforest/Documents/forest-riscv/src/debug/dbg_controller.vhd" 88 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1726765762550 "|binding_vendor|cpu:CPU_Inst|dbg_controller:DBG_CONTROLLER_Inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_dbg\[0\] dbg_controller.vhd(88) " "Inferred latch for \"o_dbg\[0\]\" at dbg_controller.vhd(88)" {  } { { "src/debug/dbg_controller.vhd" "" { Text "/home/notforest/Documents/forest-riscv/src/debug/dbg_controller.vhd" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1726765762553 "|binding_vendor|cpu:CPU_Inst|dbg_controller:DBG_CONTROLLER_Inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_dbg\[1\] dbg_controller.vhd(88) " "Inferred latch for \"o_dbg\[1\]\" at dbg_controller.vhd(88)" {  } { { "src/debug/dbg_controller.vhd" "" { Text "/home/notforest/Documents/forest-riscv/src/debug/dbg_controller.vhd" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1726765762553 "|binding_vendor|cpu:CPU_Inst|dbg_controller:DBG_CONTROLLER_Inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_dbg\[2\] dbg_controller.vhd(88) " "Inferred latch for \"o_dbg\[2\]\" at dbg_controller.vhd(88)" {  } { { "src/debug/dbg_controller.vhd" "" { Text "/home/notforest/Documents/forest-riscv/src/debug/dbg_controller.vhd" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1726765762553 "|binding_vendor|cpu:CPU_Inst|dbg_controller:DBG_CONTROLLER_Inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_dbg\[3\] dbg_controller.vhd(88) " "Inferred latch for \"o_dbg\[3\]\" at dbg_controller.vhd(88)" {  } { { "src/debug/dbg_controller.vhd" "" { Text "/home/notforest/Documents/forest-riscv/src/debug/dbg_controller.vhd" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1726765762553 "|binding_vendor|cpu:CPU_Inst|dbg_controller:DBG_CONTROLLER_Inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_dbg\[4\] dbg_controller.vhd(88) " "Inferred latch for \"o_dbg\[4\]\" at dbg_controller.vhd(88)" {  } { { "src/debug/dbg_controller.vhd" "" { Text "/home/notforest/Documents/forest-riscv/src/debug/dbg_controller.vhd" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1726765762553 "|binding_vendor|cpu:CPU_Inst|dbg_controller:DBG_CONTROLLER_Inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_dbg\[5\] dbg_controller.vhd(88) " "Inferred latch for \"o_dbg\[5\]\" at dbg_controller.vhd(88)" {  } { { "src/debug/dbg_controller.vhd" "" { Text "/home/notforest/Documents/forest-riscv/src/debug/dbg_controller.vhd" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1726765762553 "|binding_vendor|cpu:CPU_Inst|dbg_controller:DBG_CONTROLLER_Inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_dbg\[6\] dbg_controller.vhd(88) " "Inferred latch for \"o_dbg\[6\]\" at dbg_controller.vhd(88)" {  } { { "src/debug/dbg_controller.vhd" "" { Text "/home/notforest/Documents/forest-riscv/src/debug/dbg_controller.vhd" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1726765762553 "|binding_vendor|cpu:CPU_Inst|dbg_controller:DBG_CONTROLLER_Inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_dbg\[7\] dbg_controller.vhd(88) " "Inferred latch for \"o_dbg\[7\]\" at dbg_controller.vhd(88)" {  } { { "src/debug/dbg_controller.vhd" "" { Text "/home/notforest/Documents/forest-riscv/src/debug/dbg_controller.vhd" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1726765762553 "|binding_vendor|cpu:CPU_Inst|dbg_controller:DBG_CONTROLLER_Inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_dbg\[8\] dbg_controller.vhd(88) " "Inferred latch for \"o_dbg\[8\]\" at dbg_controller.vhd(88)" {  } { { "src/debug/dbg_controller.vhd" "" { Text "/home/notforest/Documents/forest-riscv/src/debug/dbg_controller.vhd" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1726765762553 "|binding_vendor|cpu:CPU_Inst|dbg_controller:DBG_CONTROLLER_Inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_dbg\[9\] dbg_controller.vhd(88) " "Inferred latch for \"o_dbg\[9\]\" at dbg_controller.vhd(88)" {  } { { "src/debug/dbg_controller.vhd" "" { Text "/home/notforest/Documents/forest-riscv/src/debug/dbg_controller.vhd" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1726765762553 "|binding_vendor|cpu:CPU_Inst|dbg_controller:DBG_CONTROLLER_Inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_dbg\[10\] dbg_controller.vhd(88) " "Inferred latch for \"o_dbg\[10\]\" at dbg_controller.vhd(88)" {  } { { "src/debug/dbg_controller.vhd" "" { Text "/home/notforest/Documents/forest-riscv/src/debug/dbg_controller.vhd" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1726765762553 "|binding_vendor|cpu:CPU_Inst|dbg_controller:DBG_CONTROLLER_Inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_dbg\[11\] dbg_controller.vhd(88) " "Inferred latch for \"o_dbg\[11\]\" at dbg_controller.vhd(88)" {  } { { "src/debug/dbg_controller.vhd" "" { Text "/home/notforest/Documents/forest-riscv/src/debug/dbg_controller.vhd" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1726765762553 "|binding_vendor|cpu:CPU_Inst|dbg_controller:DBG_CONTROLLER_Inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_dbg\[12\] dbg_controller.vhd(88) " "Inferred latch for \"o_dbg\[12\]\" at dbg_controller.vhd(88)" {  } { { "src/debug/dbg_controller.vhd" "" { Text "/home/notforest/Documents/forest-riscv/src/debug/dbg_controller.vhd" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1726765762553 "|binding_vendor|cpu:CPU_Inst|dbg_controller:DBG_CONTROLLER_Inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_dbg\[13\] dbg_controller.vhd(88) " "Inferred latch for \"o_dbg\[13\]\" at dbg_controller.vhd(88)" {  } { { "src/debug/dbg_controller.vhd" "" { Text "/home/notforest/Documents/forest-riscv/src/debug/dbg_controller.vhd" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1726765762553 "|binding_vendor|cpu:CPU_Inst|dbg_controller:DBG_CONTROLLER_Inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_dbg\[14\] dbg_controller.vhd(88) " "Inferred latch for \"o_dbg\[14\]\" at dbg_controller.vhd(88)" {  } { { "src/debug/dbg_controller.vhd" "" { Text "/home/notforest/Documents/forest-riscv/src/debug/dbg_controller.vhd" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1726765762553 "|binding_vendor|cpu:CPU_Inst|dbg_controller:DBG_CONTROLLER_Inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_dbg\[15\] dbg_controller.vhd(88) " "Inferred latch for \"o_dbg\[15\]\" at dbg_controller.vhd(88)" {  } { { "src/debug/dbg_controller.vhd" "" { Text "/home/notforest/Documents/forest-riscv/src/debug/dbg_controller.vhd" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1726765762553 "|binding_vendor|cpu:CPU_Inst|dbg_controller:DBG_CONTROLLER_Inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_dbg\[16\] dbg_controller.vhd(88) " "Inferred latch for \"o_dbg\[16\]\" at dbg_controller.vhd(88)" {  } { { "src/debug/dbg_controller.vhd" "" { Text "/home/notforest/Documents/forest-riscv/src/debug/dbg_controller.vhd" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1726765762553 "|binding_vendor|cpu:CPU_Inst|dbg_controller:DBG_CONTROLLER_Inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_dbg\[17\] dbg_controller.vhd(88) " "Inferred latch for \"o_dbg\[17\]\" at dbg_controller.vhd(88)" {  } { { "src/debug/dbg_controller.vhd" "" { Text "/home/notforest/Documents/forest-riscv/src/debug/dbg_controller.vhd" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1726765762553 "|binding_vendor|cpu:CPU_Inst|dbg_controller:DBG_CONTROLLER_Inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_dbg\[18\] dbg_controller.vhd(88) " "Inferred latch for \"o_dbg\[18\]\" at dbg_controller.vhd(88)" {  } { { "src/debug/dbg_controller.vhd" "" { Text "/home/notforest/Documents/forest-riscv/src/debug/dbg_controller.vhd" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1726765762553 "|binding_vendor|cpu:CPU_Inst|dbg_controller:DBG_CONTROLLER_Inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_dbg\[19\] dbg_controller.vhd(88) " "Inferred latch for \"o_dbg\[19\]\" at dbg_controller.vhd(88)" {  } { { "src/debug/dbg_controller.vhd" "" { Text "/home/notforest/Documents/forest-riscv/src/debug/dbg_controller.vhd" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1726765762553 "|binding_vendor|cpu:CPU_Inst|dbg_controller:DBG_CONTROLLER_Inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_dbg\[20\] dbg_controller.vhd(88) " "Inferred latch for \"o_dbg\[20\]\" at dbg_controller.vhd(88)" {  } { { "src/debug/dbg_controller.vhd" "" { Text "/home/notforest/Documents/forest-riscv/src/debug/dbg_controller.vhd" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1726765762553 "|binding_vendor|cpu:CPU_Inst|dbg_controller:DBG_CONTROLLER_Inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_dbg\[21\] dbg_controller.vhd(88) " "Inferred latch for \"o_dbg\[21\]\" at dbg_controller.vhd(88)" {  } { { "src/debug/dbg_controller.vhd" "" { Text "/home/notforest/Documents/forest-riscv/src/debug/dbg_controller.vhd" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1726765762554 "|binding_vendor|cpu:CPU_Inst|dbg_controller:DBG_CONTROLLER_Inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_dbg\[22\] dbg_controller.vhd(88) " "Inferred latch for \"o_dbg\[22\]\" at dbg_controller.vhd(88)" {  } { { "src/debug/dbg_controller.vhd" "" { Text "/home/notforest/Documents/forest-riscv/src/debug/dbg_controller.vhd" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1726765762554 "|binding_vendor|cpu:CPU_Inst|dbg_controller:DBG_CONTROLLER_Inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_dbg\[23\] dbg_controller.vhd(88) " "Inferred latch for \"o_dbg\[23\]\" at dbg_controller.vhd(88)" {  } { { "src/debug/dbg_controller.vhd" "" { Text "/home/notforest/Documents/forest-riscv/src/debug/dbg_controller.vhd" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1726765762554 "|binding_vendor|cpu:CPU_Inst|dbg_controller:DBG_CONTROLLER_Inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_dbg\[24\] dbg_controller.vhd(88) " "Inferred latch for \"o_dbg\[24\]\" at dbg_controller.vhd(88)" {  } { { "src/debug/dbg_controller.vhd" "" { Text "/home/notforest/Documents/forest-riscv/src/debug/dbg_controller.vhd" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1726765762554 "|binding_vendor|cpu:CPU_Inst|dbg_controller:DBG_CONTROLLER_Inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_dbg\[25\] dbg_controller.vhd(88) " "Inferred latch for \"o_dbg\[25\]\" at dbg_controller.vhd(88)" {  } { { "src/debug/dbg_controller.vhd" "" { Text "/home/notforest/Documents/forest-riscv/src/debug/dbg_controller.vhd" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1726765762554 "|binding_vendor|cpu:CPU_Inst|dbg_controller:DBG_CONTROLLER_Inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_dbg\[26\] dbg_controller.vhd(88) " "Inferred latch for \"o_dbg\[26\]\" at dbg_controller.vhd(88)" {  } { { "src/debug/dbg_controller.vhd" "" { Text "/home/notforest/Documents/forest-riscv/src/debug/dbg_controller.vhd" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1726765762554 "|binding_vendor|cpu:CPU_Inst|dbg_controller:DBG_CONTROLLER_Inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_dbg\[27\] dbg_controller.vhd(88) " "Inferred latch for \"o_dbg\[27\]\" at dbg_controller.vhd(88)" {  } { { "src/debug/dbg_controller.vhd" "" { Text "/home/notforest/Documents/forest-riscv/src/debug/dbg_controller.vhd" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1726765762554 "|binding_vendor|cpu:CPU_Inst|dbg_controller:DBG_CONTROLLER_Inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_dbg\[28\] dbg_controller.vhd(88) " "Inferred latch for \"o_dbg\[28\]\" at dbg_controller.vhd(88)" {  } { { "src/debug/dbg_controller.vhd" "" { Text "/home/notforest/Documents/forest-riscv/src/debug/dbg_controller.vhd" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1726765762554 "|binding_vendor|cpu:CPU_Inst|dbg_controller:DBG_CONTROLLER_Inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_dbg\[29\] dbg_controller.vhd(88) " "Inferred latch for \"o_dbg\[29\]\" at dbg_controller.vhd(88)" {  } { { "src/debug/dbg_controller.vhd" "" { Text "/home/notforest/Documents/forest-riscv/src/debug/dbg_controller.vhd" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1726765762554 "|binding_vendor|cpu:CPU_Inst|dbg_controller:DBG_CONTROLLER_Inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_dbg\[30\] dbg_controller.vhd(88) " "Inferred latch for \"o_dbg\[30\]\" at dbg_controller.vhd(88)" {  } { { "src/debug/dbg_controller.vhd" "" { Text "/home/notforest/Documents/forest-riscv/src/debug/dbg_controller.vhd" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1726765762554 "|binding_vendor|cpu:CPU_Inst|dbg_controller:DBG_CONTROLLER_Inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_dbg\[31\] dbg_controller.vhd(88) " "Inferred latch for \"o_dbg\[31\]\" at dbg_controller.vhd(88)" {  } { { "src/debug/dbg_controller.vhd" "" { Text "/home/notforest/Documents/forest-riscv/src/debug/dbg_controller.vhd" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1726765762554 "|binding_vendor|cpu:CPU_Inst|dbg_controller:DBG_CONTROLLER_Inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ona_clr dbg_controller.vhd(88) " "Inferred latch for \"ona_clr\" at dbg_controller.vhd(88)" {  } { { "src/debug/dbg_controller.vhd" "" { Text "/home/notforest/Documents/forest-riscv/src/debug/dbg_controller.vhd" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1726765762554 "|binding_vendor|cpu:CPU_Inst|dbg_controller:DBG_CONTROLLER_Inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_clk dbg_controller.vhd(88) " "Inferred latch for \"o_clk\" at dbg_controller.vhd(88)" {  } { { "src/debug/dbg_controller.vhd" "" { Text "/home/notforest/Documents/forest-riscv/src/debug/dbg_controller.vhd" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1726765762554 "|binding_vendor|cpu:CPU_Inst|dbg_controller:DBG_CONTROLLER_Inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r_odata\[0\] dbg_controller.vhd(88) " "Inferred latch for \"r_odata\[0\]\" at dbg_controller.vhd(88)" {  } { { "src/debug/dbg_controller.vhd" "" { Text "/home/notforest/Documents/forest-riscv/src/debug/dbg_controller.vhd" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1726765762554 "|binding_vendor|cpu:CPU_Inst|dbg_controller:DBG_CONTROLLER_Inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r_odata\[1\] dbg_controller.vhd(88) " "Inferred latch for \"r_odata\[1\]\" at dbg_controller.vhd(88)" {  } { { "src/debug/dbg_controller.vhd" "" { Text "/home/notforest/Documents/forest-riscv/src/debug/dbg_controller.vhd" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1726765762554 "|binding_vendor|cpu:CPU_Inst|dbg_controller:DBG_CONTROLLER_Inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r_odata\[2\] dbg_controller.vhd(88) " "Inferred latch for \"r_odata\[2\]\" at dbg_controller.vhd(88)" {  } { { "src/debug/dbg_controller.vhd" "" { Text "/home/notforest/Documents/forest-riscv/src/debug/dbg_controller.vhd" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1726765762554 "|binding_vendor|cpu:CPU_Inst|dbg_controller:DBG_CONTROLLER_Inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r_odata\[3\] dbg_controller.vhd(88) " "Inferred latch for \"r_odata\[3\]\" at dbg_controller.vhd(88)" {  } { { "src/debug/dbg_controller.vhd" "" { Text "/home/notforest/Documents/forest-riscv/src/debug/dbg_controller.vhd" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1726765762554 "|binding_vendor|cpu:CPU_Inst|dbg_controller:DBG_CONTROLLER_Inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r_odata\[4\] dbg_controller.vhd(88) " "Inferred latch for \"r_odata\[4\]\" at dbg_controller.vhd(88)" {  } { { "src/debug/dbg_controller.vhd" "" { Text "/home/notforest/Documents/forest-riscv/src/debug/dbg_controller.vhd" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1726765762554 "|binding_vendor|cpu:CPU_Inst|dbg_controller:DBG_CONTROLLER_Inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r_odata\[5\] dbg_controller.vhd(88) " "Inferred latch for \"r_odata\[5\]\" at dbg_controller.vhd(88)" {  } { { "src/debug/dbg_controller.vhd" "" { Text "/home/notforest/Documents/forest-riscv/src/debug/dbg_controller.vhd" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1726765762554 "|binding_vendor|cpu:CPU_Inst|dbg_controller:DBG_CONTROLLER_Inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r_odata\[6\] dbg_controller.vhd(88) " "Inferred latch for \"r_odata\[6\]\" at dbg_controller.vhd(88)" {  } { { "src/debug/dbg_controller.vhd" "" { Text "/home/notforest/Documents/forest-riscv/src/debug/dbg_controller.vhd" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1726765762554 "|binding_vendor|cpu:CPU_Inst|dbg_controller:DBG_CONTROLLER_Inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r_odata\[7\] dbg_controller.vhd(88) " "Inferred latch for \"r_odata\[7\]\" at dbg_controller.vhd(88)" {  } { { "src/debug/dbg_controller.vhd" "" { Text "/home/notforest/Documents/forest-riscv/src/debug/dbg_controller.vhd" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1726765762554 "|binding_vendor|cpu:CPU_Inst|dbg_controller:DBG_CONTROLLER_Inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r_odata\[8\] dbg_controller.vhd(88) " "Inferred latch for \"r_odata\[8\]\" at dbg_controller.vhd(88)" {  } { { "src/debug/dbg_controller.vhd" "" { Text "/home/notforest/Documents/forest-riscv/src/debug/dbg_controller.vhd" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1726765762554 "|binding_vendor|cpu:CPU_Inst|dbg_controller:DBG_CONTROLLER_Inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r_odata\[9\] dbg_controller.vhd(88) " "Inferred latch for \"r_odata\[9\]\" at dbg_controller.vhd(88)" {  } { { "src/debug/dbg_controller.vhd" "" { Text "/home/notforest/Documents/forest-riscv/src/debug/dbg_controller.vhd" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1726765762554 "|binding_vendor|cpu:CPU_Inst|dbg_controller:DBG_CONTROLLER_Inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r_odata\[10\] dbg_controller.vhd(88) " "Inferred latch for \"r_odata\[10\]\" at dbg_controller.vhd(88)" {  } { { "src/debug/dbg_controller.vhd" "" { Text "/home/notforest/Documents/forest-riscv/src/debug/dbg_controller.vhd" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1726765762554 "|binding_vendor|cpu:CPU_Inst|dbg_controller:DBG_CONTROLLER_Inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r_odata\[11\] dbg_controller.vhd(88) " "Inferred latch for \"r_odata\[11\]\" at dbg_controller.vhd(88)" {  } { { "src/debug/dbg_controller.vhd" "" { Text "/home/notforest/Documents/forest-riscv/src/debug/dbg_controller.vhd" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1726765762555 "|binding_vendor|cpu:CPU_Inst|dbg_controller:DBG_CONTROLLER_Inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r_odata\[12\] dbg_controller.vhd(88) " "Inferred latch for \"r_odata\[12\]\" at dbg_controller.vhd(88)" {  } { { "src/debug/dbg_controller.vhd" "" { Text "/home/notforest/Documents/forest-riscv/src/debug/dbg_controller.vhd" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1726765762555 "|binding_vendor|cpu:CPU_Inst|dbg_controller:DBG_CONTROLLER_Inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r_odata\[13\] dbg_controller.vhd(88) " "Inferred latch for \"r_odata\[13\]\" at dbg_controller.vhd(88)" {  } { { "src/debug/dbg_controller.vhd" "" { Text "/home/notforest/Documents/forest-riscv/src/debug/dbg_controller.vhd" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1726765762555 "|binding_vendor|cpu:CPU_Inst|dbg_controller:DBG_CONTROLLER_Inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r_odata\[14\] dbg_controller.vhd(88) " "Inferred latch for \"r_odata\[14\]\" at dbg_controller.vhd(88)" {  } { { "src/debug/dbg_controller.vhd" "" { Text "/home/notforest/Documents/forest-riscv/src/debug/dbg_controller.vhd" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1726765762555 "|binding_vendor|cpu:CPU_Inst|dbg_controller:DBG_CONTROLLER_Inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r_odata\[15\] dbg_controller.vhd(88) " "Inferred latch for \"r_odata\[15\]\" at dbg_controller.vhd(88)" {  } { { "src/debug/dbg_controller.vhd" "" { Text "/home/notforest/Documents/forest-riscv/src/debug/dbg_controller.vhd" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1726765762555 "|binding_vendor|cpu:CPU_Inst|dbg_controller:DBG_CONTROLLER_Inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r_odata\[16\] dbg_controller.vhd(88) " "Inferred latch for \"r_odata\[16\]\" at dbg_controller.vhd(88)" {  } { { "src/debug/dbg_controller.vhd" "" { Text "/home/notforest/Documents/forest-riscv/src/debug/dbg_controller.vhd" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1726765762555 "|binding_vendor|cpu:CPU_Inst|dbg_controller:DBG_CONTROLLER_Inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r_odata\[17\] dbg_controller.vhd(88) " "Inferred latch for \"r_odata\[17\]\" at dbg_controller.vhd(88)" {  } { { "src/debug/dbg_controller.vhd" "" { Text "/home/notforest/Documents/forest-riscv/src/debug/dbg_controller.vhd" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1726765762555 "|binding_vendor|cpu:CPU_Inst|dbg_controller:DBG_CONTROLLER_Inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r_odata\[18\] dbg_controller.vhd(88) " "Inferred latch for \"r_odata\[18\]\" at dbg_controller.vhd(88)" {  } { { "src/debug/dbg_controller.vhd" "" { Text "/home/notforest/Documents/forest-riscv/src/debug/dbg_controller.vhd" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1726765762555 "|binding_vendor|cpu:CPU_Inst|dbg_controller:DBG_CONTROLLER_Inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r_odata\[19\] dbg_controller.vhd(88) " "Inferred latch for \"r_odata\[19\]\" at dbg_controller.vhd(88)" {  } { { "src/debug/dbg_controller.vhd" "" { Text "/home/notforest/Documents/forest-riscv/src/debug/dbg_controller.vhd" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1726765762555 "|binding_vendor|cpu:CPU_Inst|dbg_controller:DBG_CONTROLLER_Inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r_odata\[20\] dbg_controller.vhd(88) " "Inferred latch for \"r_odata\[20\]\" at dbg_controller.vhd(88)" {  } { { "src/debug/dbg_controller.vhd" "" { Text "/home/notforest/Documents/forest-riscv/src/debug/dbg_controller.vhd" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1726765762555 "|binding_vendor|cpu:CPU_Inst|dbg_controller:DBG_CONTROLLER_Inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r_odata\[21\] dbg_controller.vhd(88) " "Inferred latch for \"r_odata\[21\]\" at dbg_controller.vhd(88)" {  } { { "src/debug/dbg_controller.vhd" "" { Text "/home/notforest/Documents/forest-riscv/src/debug/dbg_controller.vhd" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1726765762555 "|binding_vendor|cpu:CPU_Inst|dbg_controller:DBG_CONTROLLER_Inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r_odata\[22\] dbg_controller.vhd(88) " "Inferred latch for \"r_odata\[22\]\" at dbg_controller.vhd(88)" {  } { { "src/debug/dbg_controller.vhd" "" { Text "/home/notforest/Documents/forest-riscv/src/debug/dbg_controller.vhd" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1726765762555 "|binding_vendor|cpu:CPU_Inst|dbg_controller:DBG_CONTROLLER_Inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r_odata\[23\] dbg_controller.vhd(88) " "Inferred latch for \"r_odata\[23\]\" at dbg_controller.vhd(88)" {  } { { "src/debug/dbg_controller.vhd" "" { Text "/home/notforest/Documents/forest-riscv/src/debug/dbg_controller.vhd" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1726765762555 "|binding_vendor|cpu:CPU_Inst|dbg_controller:DBG_CONTROLLER_Inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r_odata\[24\] dbg_controller.vhd(88) " "Inferred latch for \"r_odata\[24\]\" at dbg_controller.vhd(88)" {  } { { "src/debug/dbg_controller.vhd" "" { Text "/home/notforest/Documents/forest-riscv/src/debug/dbg_controller.vhd" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1726765762555 "|binding_vendor|cpu:CPU_Inst|dbg_controller:DBG_CONTROLLER_Inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r_odata\[25\] dbg_controller.vhd(88) " "Inferred latch for \"r_odata\[25\]\" at dbg_controller.vhd(88)" {  } { { "src/debug/dbg_controller.vhd" "" { Text "/home/notforest/Documents/forest-riscv/src/debug/dbg_controller.vhd" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1726765762555 "|binding_vendor|cpu:CPU_Inst|dbg_controller:DBG_CONTROLLER_Inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r_odata\[26\] dbg_controller.vhd(88) " "Inferred latch for \"r_odata\[26\]\" at dbg_controller.vhd(88)" {  } { { "src/debug/dbg_controller.vhd" "" { Text "/home/notforest/Documents/forest-riscv/src/debug/dbg_controller.vhd" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1726765762555 "|binding_vendor|cpu:CPU_Inst|dbg_controller:DBG_CONTROLLER_Inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r_odata\[27\] dbg_controller.vhd(88) " "Inferred latch for \"r_odata\[27\]\" at dbg_controller.vhd(88)" {  } { { "src/debug/dbg_controller.vhd" "" { Text "/home/notforest/Documents/forest-riscv/src/debug/dbg_controller.vhd" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1726765762555 "|binding_vendor|cpu:CPU_Inst|dbg_controller:DBG_CONTROLLER_Inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r_odata\[28\] dbg_controller.vhd(88) " "Inferred latch for \"r_odata\[28\]\" at dbg_controller.vhd(88)" {  } { { "src/debug/dbg_controller.vhd" "" { Text "/home/notforest/Documents/forest-riscv/src/debug/dbg_controller.vhd" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1726765762555 "|binding_vendor|cpu:CPU_Inst|dbg_controller:DBG_CONTROLLER_Inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r_odata\[29\] dbg_controller.vhd(88) " "Inferred latch for \"r_odata\[29\]\" at dbg_controller.vhd(88)" {  } { { "src/debug/dbg_controller.vhd" "" { Text "/home/notforest/Documents/forest-riscv/src/debug/dbg_controller.vhd" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1726765762555 "|binding_vendor|cpu:CPU_Inst|dbg_controller:DBG_CONTROLLER_Inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r_odata\[30\] dbg_controller.vhd(88) " "Inferred latch for \"r_odata\[30\]\" at dbg_controller.vhd(88)" {  } { { "src/debug/dbg_controller.vhd" "" { Text "/home/notforest/Documents/forest-riscv/src/debug/dbg_controller.vhd" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1726765762555 "|binding_vendor|cpu:CPU_Inst|dbg_controller:DBG_CONTROLLER_Inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r_odata\[31\] dbg_controller.vhd(88) " "Inferred latch for \"r_odata\[31\]\" at dbg_controller.vhd(88)" {  } { { "src/debug/dbg_controller.vhd" "" { Text "/home/notforest/Documents/forest-riscv/src/debug/dbg_controller.vhd" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1726765762555 "|binding_vendor|cpu:CPU_Inst|dbg_controller:DBG_CONTROLLER_Inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fetch_stage cpu:CPU_Inst\|fetch_stage:FETCH_STAGE_Inst " "Elaborating entity \"fetch_stage\" for hierarchy \"cpu:CPU_Inst\|fetch_stage:FETCH_STAGE_Inst\"" {  } { { "src/cpu.vhd" "FETCH_STAGE_Inst" { Text "/home/notforest/Documents/forest-riscv/src/cpu.vhd" 123 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1726765762570 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pc_reg cpu:CPU_Inst\|fetch_stage:FETCH_STAGE_Inst\|pc_reg:PC_REG_Inst " "Elaborating entity \"pc_reg\" for hierarchy \"cpu:CPU_Inst\|fetch_stage:FETCH_STAGE_Inst\|pc_reg:PC_REG_Inst\"" {  } { { "src/fetch.vhd" "PC_REG_Inst" { Text "/home/notforest/Documents/forest-riscv/src/fetch.vhd" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1726765762577 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg_interface cpu:CPU_Inst\|fetch_stage:FETCH_STAGE_Inst\|pc_reg:PC_REG_Inst\|reg_interface:REG_INTERFACE_Inst " "Elaborating entity \"reg_interface\" for hierarchy \"cpu:CPU_Inst\|fetch_stage:FETCH_STAGE_Inst\|pc_reg:PC_REG_Inst\|reg_interface:REG_INTERFACE_Inst\"" {  } { { "src/core/primitives/pc_reg.vhd" "REG_INTERFACE_Inst" { Text "/home/notforest/Documents/forest-riscv/src/core/primitives/pc_reg.vhd" 56 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1726765762581 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "program_mem cpu:CPU_Inst\|fetch_stage:FETCH_STAGE_Inst\|program_mem:PROGRAM_MEM_Inst " "Elaborating entity \"program_mem\" for hierarchy \"cpu:CPU_Inst\|fetch_stage:FETCH_STAGE_Inst\|program_mem:PROGRAM_MEM_Inst\"" {  } { { "src/fetch.vhd" "PROGRAM_MEM_Inst" { Text "/home/notforest/Documents/forest-riscv/src/fetch.vhd" 77 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1726765762586 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram cpu:CPU_Inst\|fetch_stage:FETCH_STAGE_Inst\|program_mem:PROGRAM_MEM_Inst\|altsyncram:ALTSYNCRAM_Inst " "Elaborating entity \"altsyncram\" for hierarchy \"cpu:CPU_Inst\|fetch_stage:FETCH_STAGE_Inst\|program_mem:PROGRAM_MEM_Inst\|altsyncram:ALTSYNCRAM_Inst\"" {  } { { "src/memory/program_mem.vhd" "ALTSYNCRAM_Inst" { Text "/home/notforest/Documents/forest-riscv/src/memory/program_mem.vhd" 72 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1726765762618 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "cpu:CPU_Inst\|fetch_stage:FETCH_STAGE_Inst\|program_mem:PROGRAM_MEM_Inst\|altsyncram:ALTSYNCRAM_Inst " "Elaborated megafunction instantiation \"cpu:CPU_Inst\|fetch_stage:FETCH_STAGE_Inst\|program_mem:PROGRAM_MEM_Inst\|altsyncram:ALTSYNCRAM_Inst\"" {  } { { "src/memory/program_mem.vhd" "" { Text "/home/notforest/Documents/forest-riscv/src/memory/program_mem.vhd" 72 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1726765762625 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "cpu:CPU_Inst\|fetch_stage:FETCH_STAGE_Inst\|program_mem:PROGRAM_MEM_Inst\|altsyncram:ALTSYNCRAM_Inst " "Instantiated megafunction \"cpu:CPU_Inst\|fetch_stage:FETCH_STAGE_Inst\|program_mem:PROGRAM_MEM_Inst\|altsyncram:ALTSYNCRAM_Inst\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a none " "Parameter \"address_aclr_a\" = \"none\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726765762626 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726765762626 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726765762626 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726765762626 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_a UNUSED " "Parameter \"byteena_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726765762626 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_b NONE " "Parameter \"byteena_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726765762626 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_reg_b CLOCK1 " "Parameter \"byteena_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726765762626 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_a USE_INPUT_CLKEN " "Parameter \"clock_enable_core_a\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726765762626 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_b USE_INPUT_CLKEN " "Parameter \"clock_enable_core_b\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726765762626 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a bypass " "Parameter \"clock_enable_input_a\" = \"bypass\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726765762626 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b NORMAL " "Parameter \"clock_enable_input_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726765762626 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a bypass " "Parameter \"clock_enable_output_a\" = \"bypass\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726765762626 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b NORMAL " "Parameter \"clock_enable_output_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726765762626 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family cyclone iv e " "Parameter \"intended_device_family\" = \"cyclone iv e\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726765762626 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ecc_pipeline_stage_enabled FALSE " "Parameter \"ecc_pipeline_stage_enabled\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726765762626 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_ecc FALSE " "Parameter \"enable_ecc\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726765762626 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "implement_in_les OFF " "Parameter \"implement_in_les\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726765762626 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_a UNUSED " "Parameter \"indata_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726765762626 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_b NONE " "Parameter \"indata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726765762626 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK1 " "Parameter \"indata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726765762626 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ../../asm/program.hex " "Parameter \"init_file\" = \"../../asm/program.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726765762626 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file_layout PORT_A " "Parameter \"init_file_layout\" = \"PORT_A\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726765762626 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726765762626 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726765762626 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 0 " "Parameter \"numwords_b\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726765762626 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode rom " "Parameter \"operation_mode\" = \"rom\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726765762626 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a none " "Parameter \"outdata_aclr_a\" = \"none\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726765762626 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726765762626 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a clock0 " "Parameter \"outdata_reg_a\" = \"clock0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726765762626 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726765762626 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726765762626 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726765762626 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_aclr_b NONE " "Parameter \"rdcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726765762626 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK1 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726765762626 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726765762626 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726765762626 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_b NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_b\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726765762626 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "stratixiv_m144k_allow_dual_clocks ON " "Parameter \"stratixiv_m144k_allow_dual_clocks\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726765762626 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726765762626 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 1 " "Parameter \"width_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726765762626 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726765762626 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726765762626 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_eccstatus 3 " "Parameter \"width_eccstatus\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726765762626 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726765762626 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 1 " "Parameter \"widthad_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726765762626 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_a UNUSED " "Parameter \"wrcontrol_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726765762626 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_b NONE " "Parameter \"wrcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726765762626 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK1 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726765762626 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint enable_runtime_mod=no " "Parameter \"lpm_hint\" = \"enable_runtime_mod=no\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726765762626 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726765762626 ""}  } { { "src/memory/program_mem.vhd" "" { Text "/home/notforest/Documents/forest-riscv/src/memory/program_mem.vhd" 72 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1726765762626 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_70s3.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_70s3.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_70s3 " "Found entity 1: altsyncram_70s3" {  } { { "db/altsyncram_70s3.tdf" "" { Text "/home/notforest/Documents/forest-riscv/db/altsyncram_70s3.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726765762659 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726765762659 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_70s3 cpu:CPU_Inst\|fetch_stage:FETCH_STAGE_Inst\|program_mem:PROGRAM_MEM_Inst\|altsyncram:ALTSYNCRAM_Inst\|altsyncram_70s3:auto_generated " "Elaborating entity \"altsyncram_70s3\" for hierarchy \"cpu:CPU_Inst\|fetch_stage:FETCH_STAGE_Inst\|program_mem:PROGRAM_MEM_Inst\|altsyncram:ALTSYNCRAM_Inst\|altsyncram_70s3:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/home/notforest/intelFPGA_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1726765762659 ""}
{ "Warning" "WMIO_MIO_BYTE_HEX_WORD_READ" "program.hex " "Byte addressed memory initialization file \"program.hex\" was read in the word-addressed format" {  } { { "/home/notforest/Documents/forest-riscv/asm/program.hex" "" { Text "/home/notforest/Documents/forest-riscv/asm/program.hex" 1 -1 0 } }  } 0 113007 "Byte addressed memory initialization file \"%1!s!\" was read in the word-addressed format" 0 0 "Analysis & Synthesis" 0 -1 1726765762663 ""}
{ "Warning" "WMIO_MIO_HEX_DATA_WRAPPING_HEAD" "program.hex 7 7 " "Width of data items in \"program.hex\" is greater than the memory width. Wrapping data items to subsequent addresses. Found 7 warnings, reporting 7" { { "Warning" "WMIO_MIO_DATA_WRAPPING" "2 program.hex " "Data at line (2) of memory initialization file \"program.hex\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." {  } { { "/home/notforest/Documents/forest-riscv/asm/program.hex" "" { Text "/home/notforest/Documents/forest-riscv/asm/program.hex" 2 -1 0 } }  } 0 113009 "Data at line (%1!d!) of memory initialization file \"%2!s!\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." 0 0 "Design Software" 0 -1 1726765762663 ""} { "Warning" "WMIO_MIO_DATA_WRAPPING" "3 program.hex " "Data at line (3) of memory initialization file \"program.hex\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." {  } { { "/home/notforest/Documents/forest-riscv/asm/program.hex" "" { Text "/home/notforest/Documents/forest-riscv/asm/program.hex" 3 -1 0 } }  } 0 113009 "Data at line (%1!d!) of memory initialization file \"%2!s!\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." 0 0 "Design Software" 0 -1 1726765762663 ""} { "Warning" "WMIO_MIO_DATA_WRAPPING" "4 program.hex " "Data at line (4) of memory initialization file \"program.hex\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." {  } { { "/home/notforest/Documents/forest-riscv/asm/program.hex" "" { Text "/home/notforest/Documents/forest-riscv/asm/program.hex" 4 -1 0 } }  } 0 113009 "Data at line (%1!d!) of memory initialization file \"%2!s!\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." 0 0 "Design Software" 0 -1 1726765762663 ""} { "Warning" "WMIO_MIO_DATA_WRAPPING" "5 program.hex " "Data at line (5) of memory initialization file \"program.hex\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." {  } { { "/home/notforest/Documents/forest-riscv/asm/program.hex" "" { Text "/home/notforest/Documents/forest-riscv/asm/program.hex" 5 -1 0 } }  } 0 113009 "Data at line (%1!d!) of memory initialization file \"%2!s!\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." 0 0 "Design Software" 0 -1 1726765762663 ""} { "Warning" "WMIO_MIO_DATA_WRAPPING" "6 program.hex " "Data at line (6) of memory initialization file \"program.hex\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." {  } { { "/home/notforest/Documents/forest-riscv/asm/program.hex" "" { Text "/home/notforest/Documents/forest-riscv/asm/program.hex" 6 -1 0 } }  } 0 113009 "Data at line (%1!d!) of memory initialization file \"%2!s!\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." 0 0 "Design Software" 0 -1 1726765762663 ""} { "Warning" "WMIO_MIO_DATA_WRAPPING" "7 program.hex " "Data at line (7) of memory initialization file \"program.hex\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." {  } { { "/home/notforest/Documents/forest-riscv/asm/program.hex" "" { Text "/home/notforest/Documents/forest-riscv/asm/program.hex" 7 -1 0 } }  } 0 113009 "Data at line (%1!d!) of memory initialization file \"%2!s!\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." 0 0 "Design Software" 0 -1 1726765762663 ""} { "Warning" "WMIO_MIO_DATA_WRAPPING" "8 program.hex " "Data at line (8) of memory initialization file \"program.hex\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." {  } { { "/home/notforest/Documents/forest-riscv/asm/program.hex" "" { Text "/home/notforest/Documents/forest-riscv/asm/program.hex" 8 -1 0 } }  } 0 113009 "Data at line (%1!d!) of memory initialization file \"%2!s!\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." 0 0 "Design Software" 0 -1 1726765762663 ""}  } { { "/home/notforest/Documents/forest-riscv/asm/program.hex" "" { Text "/home/notforest/Documents/forest-riscv/asm/program.hex" 1 -1 0 } }  } 0 113015 "Width of data items in \"%1!s!\" is greater than the memory width. Wrapping data items to subsequent addresses. Found %2!u! warnings, reporting %3!u!" 0 0 "Analysis & Synthesis" 0 -1 1726765762663 ""}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "256 196 /home/notforest/Documents/forest-riscv/asm/program.hex " "Memory depth (256) in the design file differs from memory depth (196) in the Memory Initialization File \"/home/notforest/Documents/forest-riscv/asm/program.hex\" -- setting initial value for remaining addresses to 0" {  } { { "src/memory/program_mem.vhd" "" { Text "/home/notforest/Documents/forest-riscv/src/memory/program_mem.vhd" 72 0 0 } }  } 1 127005 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "Analysis & Synthesis" 0 -1 1726765762663 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_stage cpu:CPU_Inst\|decode_stage:DECODE_STAGE_Inst " "Elaborating entity \"decode_stage\" for hierarchy \"cpu:CPU_Inst\|decode_stage:DECODE_STAGE_Inst\"" {  } { { "src/cpu.vhd" "DECODE_STAGE_Inst" { Text "/home/notforest/Documents/forest-riscv/src/cpu.vhd" 135 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1726765762688 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder cpu:CPU_Inst\|decode_stage:DECODE_STAGE_Inst\|decoder:DECODER_Inst " "Elaborating entity \"decoder\" for hierarchy \"cpu:CPU_Inst\|decode_stage:DECODE_STAGE_Inst\|decoder:DECODER_Inst\"" {  } { { "src/decode.vhd" "DECODER_Inst" { Text "/home/notforest/Documents/forest-riscv/src/decode.vhd" 64 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1726765762711 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register_file cpu:CPU_Inst\|decode_stage:DECODE_STAGE_Inst\|register_file:FILE_REG_Inst " "Elaborating entity \"register_file\" for hierarchy \"cpu:CPU_Inst\|decode_stage:DECODE_STAGE_Inst\|register_file:FILE_REG_Inst\"" {  } { { "src/decode.vhd" "FILE_REG_Inst" { Text "/home/notforest/Documents/forest-riscv/src/decode.vhd" 72 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1726765762731 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "general_reg cpu:CPU_Inst\|decode_stage:DECODE_STAGE_Inst\|register_file:FILE_REG_Inst\|general_reg:\\g_REGS_GEN:1:g_GENERAL_REG_Inst " "Elaborating entity \"general_reg\" for hierarchy \"cpu:CPU_Inst\|decode_stage:DECODE_STAGE_Inst\|register_file:FILE_REG_Inst\|general_reg:\\g_REGS_GEN:1:g_GENERAL_REG_Inst\"" {  } { { "src/core/register_file.vhd" "\\g_REGS_GEN:1:g_GENERAL_REG_Inst" { Text "/home/notforest/Documents/forest-riscv/src/core/register_file.vhd" 64 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1726765762803 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "src_mux cpu:CPU_Inst\|decode_stage:DECODE_STAGE_Inst\|register_file:FILE_REG_Inst\|src_mux:g_SRC_MUX_Inst1 " "Elaborating entity \"src_mux\" for hierarchy \"cpu:CPU_Inst\|decode_stage:DECODE_STAGE_Inst\|register_file:FILE_REG_Inst\|src_mux:g_SRC_MUX_Inst1\"" {  } { { "src/core/register_file.vhd" "g_SRC_MUX_Inst1" { Text "/home/notforest/Documents/forest-riscv/src/core/register_file.vhd" 75 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1726765762837 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_interface cpu:CPU_Inst\|decode_stage:DECODE_STAGE_Inst\|register_file:FILE_REG_Inst\|src_mux:g_SRC_MUX_Inst1\|mux_interface:MUX_INTEFACE_Inst " "Elaborating entity \"mux_interface\" for hierarchy \"cpu:CPU_Inst\|decode_stage:DECODE_STAGE_Inst\|register_file:FILE_REG_Inst\|src_mux:g_SRC_MUX_Inst1\|mux_interface:MUX_INTEFACE_Inst\"" {  } { { "src/core/primitives/src_mux.vhd" "MUX_INTEFACE_Inst" { Text "/home/notforest/Documents/forest-riscv/src/core/primitives/src_mux.vhd" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1726765762859 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "comparator cpu:CPU_Inst\|decode_stage:DECODE_STAGE_Inst\|register_file:FILE_REG_Inst\|comparator:COMPARATOR_Inst " "Elaborating entity \"comparator\" for hierarchy \"cpu:CPU_Inst\|decode_stage:DECODE_STAGE_Inst\|register_file:FILE_REG_Inst\|comparator:COMPARATOR_Inst\"" {  } { { "src/core/register_file.vhd" "COMPARATOR_Inst" { Text "/home/notforest/Documents/forest-riscv/src/core/register_file.vhd" 91 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1726765762875 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "execute_stage cpu:CPU_Inst\|execute_stage:EXECUTE_STAGE_Inst " "Elaborating entity \"execute_stage\" for hierarchy \"cpu:CPU_Inst\|execute_stage:EXECUTE_STAGE_Inst\"" {  } { { "src/cpu.vhd" "EXECUTE_STAGE_Inst" { Text "/home/notforest/Documents/forest-riscv/src/cpu.vhd" 149 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1726765762880 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu cpu:CPU_Inst\|execute_stage:EXECUTE_STAGE_Inst\|alu:ALU_Inst " "Elaborating entity \"alu\" for hierarchy \"cpu:CPU_Inst\|execute_stage:EXECUTE_STAGE_Inst\|alu:ALU_Inst\"" {  } { { "src/execute.vhd" "ALU_Inst" { Text "/home/notforest/Documents/forest-riscv/src/execute.vhd" 68 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1726765762895 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "data_mem cpu:CPU_Inst\|execute_stage:EXECUTE_STAGE_Inst\|data_mem:DATA_MEM_Inst " "Elaborating entity \"data_mem\" for hierarchy \"cpu:CPU_Inst\|execute_stage:EXECUTE_STAGE_Inst\|data_mem:DATA_MEM_Inst\"" {  } { { "src/execute.vhd" "DATA_MEM_Inst" { Text "/home/notforest/Documents/forest-riscv/src/execute.vhd" 76 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1726765762902 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mem_interface cpu:CPU_Inst\|execute_stage:EXECUTE_STAGE_Inst\|data_mem:DATA_MEM_Inst\|mem_interface:MEM_INTERFACE_Inst " "Elaborating entity \"mem_interface\" for hierarchy \"cpu:CPU_Inst\|execute_stage:EXECUTE_STAGE_Inst\|data_mem:DATA_MEM_Inst\|mem_interface:MEM_INTERFACE_Inst\"" {  } { { "src/memory/data_mem.vhd" "MEM_INTERFACE_Inst" { Text "/home/notforest/Documents/forest-riscv/src/memory/data_mem.vhd" 73 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1726765762908 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "data_selector cpu:CPU_Inst\|execute_stage:EXECUTE_STAGE_Inst\|data_selector:DATA_SELECTOR_Inst " "Elaborating entity \"data_selector\" for hierarchy \"cpu:CPU_Inst\|execute_stage:EXECUTE_STAGE_Inst\|data_selector:DATA_SELECTOR_Inst\"" {  } { { "src/execute.vhd" "DATA_SELECTOR_Inst" { Text "/home/notforest/Documents/forest-riscv/src/execute.vhd" 101 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1726765763425 ""}
{ "Warning" "WVRFX_VHDL_NULL_RANGE" "data_selector.vhd(48) " "VHDL Subtype or Type Declaration warning at data_selector.vhd(48): subtype or type has null range" {  } { { "src/core/data_selector.vhd" "" { Text "/home/notforest/Documents/forest-riscv/src/core/data_selector.vhd" 48 0 0 } }  } 0 10445 "VHDL Subtype or Type Declaration warning at %1!s!: subtype or type has null range" 0 0 "Analysis & Synthesis" 0 -1 1726765763425 "|binding_vendor|cpu:CPU_Inst|execute_stage:EXECUTE_STAGE_Inst|data_selector:DATA_SELECTOR_Inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll pll:PLL_Inst " "Elaborating entity \"pll\" for hierarchy \"pll:PLL_Inst\"" {  } { { "src/binding_vendor.vhd" "PLL_Inst" { Text "/home/notforest/Documents/forest-riscv/src/binding_vendor.vhd" 76 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1726765763429 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll pll:PLL_Inst\|altpll:ALTPLL_Inst " "Elaborating entity \"altpll\" for hierarchy \"pll:PLL_Inst\|altpll:ALTPLL_Inst\"" {  } { { "src/pll_vendor.vhd" "ALTPLL_Inst" { Text "/home/notforest/Documents/forest-riscv/src/pll_vendor.vhd" 116 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1726765763449 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "pll:PLL_Inst\|altpll:ALTPLL_Inst " "Elaborated megafunction instantiation \"pll:PLL_Inst\|altpll:ALTPLL_Inst\"" {  } { { "src/pll_vendor.vhd" "" { Text "/home/notforest/Documents/forest-riscv/src/pll_vendor.vhd" 116 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1726765763456 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "pll:PLL_Inst\|altpll:ALTPLL_Inst " "Instantiated megafunction \"pll:PLL_Inst\|altpll:ALTPLL_Inst\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type auto " "Parameter \"bandwidth_type\" = \"auto\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726765763456 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 1 " "Parameter \"clk0_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726765763456 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726765763456 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 1 " "Parameter \"clk0_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726765763456 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726765763456 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_divide_by 2 " "Parameter \"clk1_divide_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726765763456 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_duty_cycle 50 " "Parameter \"clk1_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726765763456 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_multiply_by 3 " "Parameter \"clk1_multiply_by\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726765763456 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_phase_shift 0 " "Parameter \"clk1_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726765763456 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_divide_by 1 " "Parameter \"clk2_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726765763456 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_duty_cycle 50 " "Parameter \"clk2_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726765763456 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_multiply_by 2 " "Parameter \"clk2_multiply_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726765763456 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_phase_shift 0 " "Parameter \"clk2_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726765763456 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock clk0 " "Parameter \"compensate_clock\" = \"clk0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726765763456 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726765763456 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family cyclone iv e " "Parameter \"intended_device_family\" = \"cyclone iv e\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726765763456 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint cbx_module_prefix=clk_pll " "Parameter \"lpm_hint\" = \"cbx_module_prefix=clk_pll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726765763456 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726765763456 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode normal " "Parameter \"operation_mode\" = \"normal\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726765763456 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type auto " "Parameter \"pll_type\" = \"auto\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726765763456 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock port_unused " "Parameter \"port_activeclock\" = \"port_unused\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726765763456 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset port_unused " "Parameter \"port_areset\" = \"port_unused\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726765763456 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 port_unused " "Parameter \"port_clkbad0\" = \"port_unused\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726765763456 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 port_unused " "Parameter \"port_clkbad1\" = \"port_unused\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726765763456 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss port_unused " "Parameter \"port_clkloss\" = \"port_unused\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726765763456 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch port_unused " "Parameter \"port_clkswitch\" = \"port_unused\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726765763456 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate port_unused " "Parameter \"port_configupdate\" = \"port_unused\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726765763456 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin port_unused " "Parameter \"port_fbin\" = \"port_unused\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726765763456 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 port_used " "Parameter \"port_inclk0\" = \"port_used\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726765763456 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 port_unused " "Parameter \"port_inclk1\" = \"port_unused\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726765763456 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked port_unused " "Parameter \"port_locked\" = \"port_unused\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726765763456 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena port_unused " "Parameter \"port_pfdena\" = \"port_unused\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726765763456 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect port_unused " "Parameter \"port_phasecounterselect\" = \"port_unused\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726765763456 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone port_unused " "Parameter \"port_phasedone\" = \"port_unused\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726765763456 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep port_unused " "Parameter \"port_phasestep\" = \"port_unused\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726765763456 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown port_unused " "Parameter \"port_phaseupdown\" = \"port_unused\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726765763456 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena port_unused " "Parameter \"port_pllena\" = \"port_unused\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726765763456 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr port_unused " "Parameter \"port_scanaclr\" = \"port_unused\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726765763456 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk port_unused " "Parameter \"port_scanclk\" = \"port_unused\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726765763456 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena port_unused " "Parameter \"port_scanclkena\" = \"port_unused\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726765763456 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata port_unused " "Parameter \"port_scandata\" = \"port_unused\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726765763456 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout port_unused " "Parameter \"port_scandataout\" = \"port_unused\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726765763456 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone port_unused " "Parameter \"port_scandone\" = \"port_unused\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726765763456 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread port_unused " "Parameter \"port_scanread\" = \"port_unused\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726765763456 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite port_unused " "Parameter \"port_scanwrite\" = \"port_unused\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726765763456 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 port_used " "Parameter \"port_clk0\" = \"port_used\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726765763456 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 port_used " "Parameter \"port_clk1\" = \"port_used\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726765763456 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 port_used " "Parameter \"port_clk2\" = \"port_used\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726765763456 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 port_unused " "Parameter \"port_clk3\" = \"port_unused\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726765763456 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 port_unused " "Parameter \"port_clk4\" = \"port_unused\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726765763456 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 port_unused " "Parameter \"port_clk5\" = \"port_unused\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726765763456 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 port_unused " "Parameter \"port_clkena0\" = \"port_unused\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726765763456 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 port_unused " "Parameter \"port_clkena1\" = \"port_unused\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726765763456 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 port_unused " "Parameter \"port_clkena2\" = \"port_unused\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726765763456 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 port_unused " "Parameter \"port_clkena3\" = \"port_unused\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726765763456 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 port_unused " "Parameter \"port_clkena4\" = \"port_unused\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726765763456 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 port_unused " "Parameter \"port_clkena5\" = \"port_unused\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726765763456 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 port_unused " "Parameter \"port_extclk0\" = \"port_unused\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726765763456 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 port_unused " "Parameter \"port_extclk1\" = \"port_unused\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726765763456 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 port_unused " "Parameter \"port_extclk2\" = \"port_unused\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726765763456 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 port_unused " "Parameter \"port_extclk3\" = \"port_unused\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726765763456 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726765763456 ""}  } { { "src/pll_vendor.vhd" "" { Text "/home/notforest/Documents/forest-riscv/src/pll_vendor.vhd" 116 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1726765763456 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/clk_pll_altpll1.v 1 1 " "Found 1 design units, including 1 entities, in source file db/clk_pll_altpll1.v" { { "Info" "ISGN_ENTITY_NAME" "1 clk_pll_altpll1 " "Found entity 1: clk_pll_altpll1" {  } { { "db/clk_pll_altpll1.v" "" { Text "/home/notforest/Documents/forest-riscv/db/clk_pll_altpll1.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726765763487 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726765763487 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clk_pll_altpll1 pll:PLL_Inst\|altpll:ALTPLL_Inst\|clk_pll_altpll1:auto_generated " "Elaborating entity \"clk_pll_altpll1\" for hierarchy \"pll:PLL_Inst\|altpll:ALTPLL_Inst\|clk_pll_altpll1:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "/home/notforest/intelFPGA_lite/23.1std/quartus/libraries/megafunctions/altpll.tdf" 898 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1726765763488 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "jtag_debug_sys jtag_debug_sys:JTAG_DEBUG_SYS_Inst " "Elaborating entity \"jtag_debug_sys\" for hierarchy \"jtag_debug_sys:JTAG_DEBUG_SYS_Inst\"" {  } { { "src/binding_vendor.vhd" "JTAG_DEBUG_SYS_Inst" { Text "/home/notforest/Documents/forest-riscv/src/binding_vendor.vhd" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1726765763492 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "jtag_debug_sys_master_0 jtag_debug_sys:JTAG_DEBUG_SYS_Inst\|jtag_debug_sys_master_0:master_0 " "Elaborating entity \"jtag_debug_sys_master_0\" for hierarchy \"jtag_debug_sys:JTAG_DEBUG_SYS_Inst\|jtag_debug_sys_master_0:master_0\"" {  } { { "jtag_debug_sys/synthesis/jtag_debug_sys.vhd" "master_0" { Text "/home/notforest/Documents/forest-riscv/jtag_debug_sys/synthesis/jtag_debug_sys.vhd" 201 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1726765763503 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_jtag_interface jtag_debug_sys:JTAG_DEBUG_SYS_Inst\|jtag_debug_sys_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master " "Elaborating entity \"altera_avalon_st_jtag_interface\" for hierarchy \"jtag_debug_sys:JTAG_DEBUG_SYS_Inst\|jtag_debug_sys_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\"" {  } { { "jtag_debug_sys/synthesis/submodules/jtag_debug_sys_master_0.v" "jtag_phy_embedded_in_jtag_master" { Text "/home/notforest/Documents/forest-riscv/jtag_debug_sys/synthesis/submodules/jtag_debug_sys_master_0.v" 145 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1726765763511 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_jtag_sld_node jtag_debug_sys:JTAG_DEBUG_SYS_Inst\|jtag_debug_sys_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node " "Elaborating entity \"altera_jtag_sld_node\" for hierarchy \"jtag_debug_sys:JTAG_DEBUG_SYS_Inst\|jtag_debug_sys_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\"" {  } { { "jtag_debug_sys/synthesis/submodules/altera_avalon_st_jtag_interface.v" "node" { Text "/home/notforest/Documents/forest-riscv/jtag_debug_sys/synthesis/submodules/altera_avalon_st_jtag_interface.v" 101 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1726765763514 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_basic jtag_debug_sys:JTAG_DEBUG_SYS_Inst\|jtag_debug_sys_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component " "Elaborating entity \"sld_virtual_jtag_basic\" for hierarchy \"jtag_debug_sys:JTAG_DEBUG_SYS_Inst\|jtag_debug_sys_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\"" {  } { { "jtag_debug_sys/synthesis/submodules/altera_jtag_sld_node.v" "sld_virtual_jtag_component" { Text "/home/notforest/Documents/forest-riscv/jtag_debug_sys/synthesis/submodules/altera_jtag_sld_node.v" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1726765763520 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "jtag_debug_sys:JTAG_DEBUG_SYS_Inst\|jtag_debug_sys_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component " "Elaborated megafunction instantiation \"jtag_debug_sys:JTAG_DEBUG_SYS_Inst\|jtag_debug_sys_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\"" {  } { { "jtag_debug_sys/synthesis/submodules/altera_jtag_sld_node.v" "" { Text "/home/notforest/Documents/forest-riscv/jtag_debug_sys/synthesis/submodules/altera_jtag_sld_node.v" 105 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1726765763522 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "jtag_debug_sys:JTAG_DEBUG_SYS_Inst\|jtag_debug_sys_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component " "Instantiated megafunction \"jtag_debug_sys:JTAG_DEBUG_SYS_Inst\|jtag_debug_sys_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_mfg_id 110 " "Parameter \"sld_mfg_id\" = \"110\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726765763523 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_type_id 132 " "Parameter \"sld_type_id\" = \"132\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726765763523 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_version 1 " "Parameter \"sld_version\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726765763523 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_auto_instance_index YES " "Parameter \"sld_auto_instance_index\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726765763523 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_instance_index 0 " "Parameter \"sld_instance_index\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726765763523 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_ir_width 3 " "Parameter \"sld_ir_width\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726765763523 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_action  " "Parameter \"sld_sim_action\" = \"\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726765763523 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_n_scan 0 " "Parameter \"sld_sim_n_scan\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726765763523 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_total_length 0 " "Parameter \"sld_sim_total_length\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726765763523 ""}  } { { "jtag_debug_sys/synthesis/submodules/altera_jtag_sld_node.v" "" { Text "/home/notforest/Documents/forest-riscv/jtag_debug_sys/synthesis/submodules/altera_jtag_sld_node.v" 105 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1726765763523 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_impl jtag_debug_sys:JTAG_DEBUG_SYS_Inst\|jtag_debug_sys_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst " "Elaborating entity \"sld_virtual_jtag_impl\" for hierarchy \"jtag_debug_sys:JTAG_DEBUG_SYS_Inst\|jtag_debug_sys_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\"" {  } { { "sld_virtual_jtag_basic.v" "sld_virtual_jtag_impl_inst" { Text "/home/notforest/intelFPGA_lite/23.1std/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 152 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1726765763523 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "jtag_debug_sys:JTAG_DEBUG_SYS_Inst\|jtag_debug_sys_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst jtag_debug_sys:JTAG_DEBUG_SYS_Inst\|jtag_debug_sys_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component " "Elaborated megafunction instantiation \"jtag_debug_sys:JTAG_DEBUG_SYS_Inst\|jtag_debug_sys_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\", which is child of megafunction instantiation \"jtag_debug_sys:JTAG_DEBUG_SYS_Inst\|jtag_debug_sys_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\"" {  } { { "sld_virtual_jtag_basic.v" "" { Text "/home/notforest/intelFPGA_lite/23.1std/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 152 0 0 } } { "jtag_debug_sys/synthesis/submodules/altera_jtag_sld_node.v" "" { Text "/home/notforest/Documents/forest-riscv/jtag_debug_sys/synthesis/submodules/altera_jtag_sld_node.v" 105 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1726765763526 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter jtag_debug_sys:JTAG_DEBUG_SYS_Inst\|jtag_debug_sys_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"jtag_debug_sys:JTAG_DEBUG_SYS_Inst\|jtag_debug_sys_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "sld_virtual_jtag_basic.v" "jtag_signal_adapter" { Text "/home/notforest/intelFPGA_lite/23.1std/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 415 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1726765763650 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl jtag_debug_sys:JTAG_DEBUG_SYS_Inst\|jtag_debug_sys_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"jtag_debug_sys:JTAG_DEBUG_SYS_Inst\|jtag_debug_sys_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "/home/notforest/intelFPGA_lite/23.1std/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1726765763826 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_jtag_dc_streaming jtag_debug_sys:JTAG_DEBUG_SYS_Inst\|jtag_debug_sys_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming " "Elaborating entity \"altera_jtag_dc_streaming\" for hierarchy \"jtag_debug_sys:JTAG_DEBUG_SYS_Inst\|jtag_debug_sys_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\"" {  } { { "jtag_debug_sys/synthesis/submodules/altera_avalon_st_jtag_interface.v" "normal.jtag_dc_streaming" { Text "/home/notforest/Documents/forest-riscv/jtag_debug_sys/synthesis/submodules/altera_avalon_st_jtag_interface.v" 143 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1726765763886 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer jtag_debug_sys:JTAG_DEBUG_SYS_Inst\|jtag_debug_sys_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_std_synchronizer:synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"jtag_debug_sys:JTAG_DEBUG_SYS_Inst\|jtag_debug_sys_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_std_synchronizer:synchronizer\"" {  } { { "jtag_debug_sys/synthesis/submodules/altera_jtag_dc_streaming.v" "synchronizer" { Text "/home/notforest/Documents/forest-riscv/jtag_debug_sys/synthesis/submodules/altera_jtag_dc_streaming.v" 197 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1726765763893 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "jtag_debug_sys:JTAG_DEBUG_SYS_Inst\|jtag_debug_sys_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_std_synchronizer:synchronizer " "Elaborated megafunction instantiation \"jtag_debug_sys:JTAG_DEBUG_SYS_Inst\|jtag_debug_sys_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_std_synchronizer:synchronizer\"" {  } { { "jtag_debug_sys/synthesis/submodules/altera_jtag_dc_streaming.v" "" { Text "/home/notforest/Documents/forest-riscv/jtag_debug_sys/synthesis/submodules/altera_jtag_dc_streaming.v" 197 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1726765763895 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "jtag_debug_sys:JTAG_DEBUG_SYS_Inst\|jtag_debug_sys_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_std_synchronizer:synchronizer " "Instantiated megafunction \"jtag_debug_sys:JTAG_DEBUG_SYS_Inst\|jtag_debug_sys_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_std_synchronizer:synchronizer\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 3 " "Parameter \"depth\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726765763895 ""}  } { { "jtag_debug_sys/synthesis/submodules/altera_jtag_dc_streaming.v" "" { Text "/home/notforest/Documents/forest-riscv/jtag_debug_sys/synthesis/submodules/altera_jtag_dc_streaming.v" 197 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1726765763895 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_jtag_streaming jtag_debug_sys:JTAG_DEBUG_SYS_Inst\|jtag_debug_sys_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming " "Elaborating entity \"altera_jtag_streaming\" for hierarchy \"jtag_debug_sys:JTAG_DEBUG_SYS_Inst\|jtag_debug_sys_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\"" {  } { { "jtag_debug_sys/synthesis/submodules/altera_jtag_dc_streaming.v" "jtag_streaming" { Text "/home/notforest/Documents/forest-riscv/jtag_debug_sys/synthesis/submodules/altera_jtag_dc_streaming.v" 226 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1726765763896 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer jtag_debug_sys:JTAG_DEBUG_SYS_Inst\|jtag_debug_sys_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_std_synchronizer:clock_sense_reset_n_synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"jtag_debug_sys:JTAG_DEBUG_SYS_Inst\|jtag_debug_sys_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_std_synchronizer:clock_sense_reset_n_synchronizer\"" {  } { { "jtag_debug_sys/synthesis/submodules/altera_jtag_streaming.v" "clock_sense_reset_n_synchronizer" { Text "/home/notforest/Documents/forest-riscv/jtag_debug_sys/synthesis/submodules/altera_jtag_streaming.v" 231 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1726765763934 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "jtag_debug_sys:JTAG_DEBUG_SYS_Inst\|jtag_debug_sys_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_std_synchronizer:clock_sense_reset_n_synchronizer " "Elaborated megafunction instantiation \"jtag_debug_sys:JTAG_DEBUG_SYS_Inst\|jtag_debug_sys_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_std_synchronizer:clock_sense_reset_n_synchronizer\"" {  } { { "jtag_debug_sys/synthesis/submodules/altera_jtag_streaming.v" "" { Text "/home/notforest/Documents/forest-riscv/jtag_debug_sys/synthesis/submodules/altera_jtag_streaming.v" 231 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1726765763937 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "jtag_debug_sys:JTAG_DEBUG_SYS_Inst\|jtag_debug_sys_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_std_synchronizer:clock_sense_reset_n_synchronizer " "Instantiated megafunction \"jtag_debug_sys:JTAG_DEBUG_SYS_Inst\|jtag_debug_sys_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_std_synchronizer:clock_sense_reset_n_synchronizer\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 8 " "Parameter \"depth\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726765763937 ""}  } { { "jtag_debug_sys/synthesis/submodules/altera_jtag_streaming.v" "" { Text "/home/notforest/Documents/forest-riscv/jtag_debug_sys/synthesis/submodules/altera_jtag_streaming.v" 231 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1726765763937 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_idle_remover jtag_debug_sys:JTAG_DEBUG_SYS_Inst\|jtag_debug_sys_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_avalon_st_idle_remover:idle_remover " "Elaborating entity \"altera_avalon_st_idle_remover\" for hierarchy \"jtag_debug_sys:JTAG_DEBUG_SYS_Inst\|jtag_debug_sys_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_avalon_st_idle_remover:idle_remover\"" {  } { { "jtag_debug_sys/synthesis/submodules/altera_jtag_streaming.v" "idle_remover" { Text "/home/notforest/Documents/forest-riscv/jtag_debug_sys/synthesis/submodules/altera_jtag_streaming.v" 547 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1726765763938 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_idle_inserter jtag_debug_sys:JTAG_DEBUG_SYS_Inst\|jtag_debug_sys_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_avalon_st_idle_inserter:idle_inserter " "Elaborating entity \"altera_avalon_st_idle_inserter\" for hierarchy \"jtag_debug_sys:JTAG_DEBUG_SYS_Inst\|jtag_debug_sys_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_avalon_st_idle_inserter:idle_inserter\"" {  } { { "jtag_debug_sys/synthesis/submodules/altera_jtag_streaming.v" "idle_inserter" { Text "/home/notforest/Documents/forest-riscv/jtag_debug_sys/synthesis/submodules/altera_jtag_streaming.v" 564 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1726765763943 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_clock_crosser jtag_debug_sys:JTAG_DEBUG_SYS_Inst\|jtag_debug_sys_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_avalon_st_clock_crosser:sink_crosser " "Elaborating entity \"altera_avalon_st_clock_crosser\" for hierarchy \"jtag_debug_sys:JTAG_DEBUG_SYS_Inst\|jtag_debug_sys_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_avalon_st_clock_crosser:sink_crosser\"" {  } { { "jtag_debug_sys/synthesis/submodules/altera_jtag_dc_streaming.v" "sink_crosser" { Text "/home/notforest/Documents/forest-riscv/jtag_debug_sys/synthesis/submodules/altera_jtag_dc_streaming.v" 246 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1726765763947 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer_nocut jtag_debug_sys:JTAG_DEBUG_SYS_Inst\|jtag_debug_sys_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_avalon_st_clock_crosser:sink_crosser\|altera_std_synchronizer_nocut:in_to_out_synchronizer " "Elaborating entity \"altera_std_synchronizer_nocut\" for hierarchy \"jtag_debug_sys:JTAG_DEBUG_SYS_Inst\|jtag_debug_sys_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_avalon_st_clock_crosser:sink_crosser\|altera_std_synchronizer_nocut:in_to_out_synchronizer\"" {  } { { "jtag_debug_sys/synthesis/submodules/altera_avalon_st_clock_crosser.v" "in_to_out_synchronizer" { Text "/home/notforest/Documents/forest-riscv/jtag_debug_sys/synthesis/submodules/altera_avalon_st_clock_crosser.v" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1726765763951 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer_nocut jtag_debug_sys:JTAG_DEBUG_SYS_Inst\|jtag_debug_sys_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_avalon_st_clock_crosser:sink_crosser\|altera_std_synchronizer_nocut:out_to_in_synchronizer " "Elaborating entity \"altera_std_synchronizer_nocut\" for hierarchy \"jtag_debug_sys:JTAG_DEBUG_SYS_Inst\|jtag_debug_sys_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_avalon_st_clock_crosser:sink_crosser\|altera_std_synchronizer_nocut:out_to_in_synchronizer\"" {  } { { "jtag_debug_sys/synthesis/submodules/altera_avalon_st_clock_crosser.v" "out_to_in_synchronizer" { Text "/home/notforest/Documents/forest-riscv/jtag_debug_sys/synthesis/submodules/altera_avalon_st_clock_crosser.v" 112 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1726765763954 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_pipeline_base jtag_debug_sys:JTAG_DEBUG_SYS_Inst\|jtag_debug_sys_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_avalon_st_clock_crosser:sink_crosser\|altera_avalon_st_pipeline_base:output_stage " "Elaborating entity \"altera_avalon_st_pipeline_base\" for hierarchy \"jtag_debug_sys:JTAG_DEBUG_SYS_Inst\|jtag_debug_sys_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_avalon_st_clock_crosser:sink_crosser\|altera_avalon_st_pipeline_base:output_stage\"" {  } { { "jtag_debug_sys/synthesis/submodules/altera_avalon_st_clock_crosser.v" "output_stage" { Text "/home/notforest/Documents/forest-riscv/jtag_debug_sys/synthesis/submodules/altera_avalon_st_clock_crosser.v" 129 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1726765763958 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_jtag_src_crosser jtag_debug_sys:JTAG_DEBUG_SYS_Inst\|jtag_debug_sys_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_src_crosser:source_crosser " "Elaborating entity \"altera_jtag_src_crosser\" for hierarchy \"jtag_debug_sys:JTAG_DEBUG_SYS_Inst\|jtag_debug_sys_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_src_crosser:source_crosser\"" {  } { { "jtag_debug_sys/synthesis/submodules/altera_jtag_dc_streaming.v" "source_crosser" { Text "/home/notforest/Documents/forest-riscv/jtag_debug_sys/synthesis/submodules/altera_jtag_dc_streaming.v" 259 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1726765763962 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_jtag_control_signal_crosser jtag_debug_sys:JTAG_DEBUG_SYS_Inst\|jtag_debug_sys_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_src_crosser:source_crosser\|altera_jtag_control_signal_crosser:crosser " "Elaborating entity \"altera_jtag_control_signal_crosser\" for hierarchy \"jtag_debug_sys:JTAG_DEBUG_SYS_Inst\|jtag_debug_sys_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_src_crosser:source_crosser\|altera_jtag_control_signal_crosser:crosser\"" {  } { { "jtag_debug_sys/synthesis/submodules/altera_jtag_dc_streaming.v" "crosser" { Text "/home/notforest/Documents/forest-riscv/jtag_debug_sys/synthesis/submodules/altera_jtag_dc_streaming.v" 110 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1726765763966 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "jtag_debug_sys_master_0_timing_adt jtag_debug_sys:JTAG_DEBUG_SYS_Inst\|jtag_debug_sys_master_0:master_0\|jtag_debug_sys_master_0_timing_adt:timing_adt " "Elaborating entity \"jtag_debug_sys_master_0_timing_adt\" for hierarchy \"jtag_debug_sys:JTAG_DEBUG_SYS_Inst\|jtag_debug_sys_master_0:master_0\|jtag_debug_sys_master_0_timing_adt:timing_adt\"" {  } { { "jtag_debug_sys/synthesis/submodules/jtag_debug_sys_master_0.v" "timing_adt" { Text "/home/notforest/Documents/forest-riscv/jtag_debug_sys/synthesis/submodules/jtag_debug_sys_master_0.v" 155 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1726765763969 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "in_ready jtag_debug_sys_master_0_timing_adt.sv(82) " "Verilog HDL or VHDL warning at jtag_debug_sys_master_0_timing_adt.sv(82): object \"in_ready\" assigned a value but never read" {  } { { "jtag_debug_sys/synthesis/submodules/jtag_debug_sys_master_0_timing_adt.sv" "" { Text "/home/notforest/Documents/forest-riscv/jtag_debug_sys/synthesis/submodules/jtag_debug_sys_master_0_timing_adt.sv" 82 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1726765763970 "|binding_vendor|jtag_debug_sys:JTAG_DEBUG_SYS_Inst|jtag_debug_sys_master_0:master_0|jtag_debug_sys_master_0_timing_adt:timing_adt"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo jtag_debug_sys:JTAG_DEBUG_SYS_Inst\|jtag_debug_sys_master_0:master_0\|altera_avalon_sc_fifo:fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"jtag_debug_sys:JTAG_DEBUG_SYS_Inst\|jtag_debug_sys_master_0:master_0\|altera_avalon_sc_fifo:fifo\"" {  } { { "jtag_debug_sys/synthesis/submodules/jtag_debug_sys_master_0.v" "fifo" { Text "/home/notforest/Documents/forest-riscv/jtag_debug_sys/synthesis/submodules/jtag_debug_sys_master_0.v" 196 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1726765763972 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_bytes_to_packets jtag_debug_sys:JTAG_DEBUG_SYS_Inst\|jtag_debug_sys_master_0:master_0\|altera_avalon_st_bytes_to_packets:b2p " "Elaborating entity \"altera_avalon_st_bytes_to_packets\" for hierarchy \"jtag_debug_sys:JTAG_DEBUG_SYS_Inst\|jtag_debug_sys_master_0:master_0\|altera_avalon_st_bytes_to_packets:b2p\"" {  } { { "jtag_debug_sys/synthesis/submodules/jtag_debug_sys_master_0.v" "b2p" { Text "/home/notforest/Documents/forest-riscv/jtag_debug_sys/synthesis/submodules/jtag_debug_sys_master_0.v" 213 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1726765763983 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_packets_to_bytes jtag_debug_sys:JTAG_DEBUG_SYS_Inst\|jtag_debug_sys_master_0:master_0\|altera_avalon_st_packets_to_bytes:p2b " "Elaborating entity \"altera_avalon_st_packets_to_bytes\" for hierarchy \"jtag_debug_sys:JTAG_DEBUG_SYS_Inst\|jtag_debug_sys_master_0:master_0\|altera_avalon_st_packets_to_bytes:p2b\"" {  } { { "jtag_debug_sys/synthesis/submodules/jtag_debug_sys_master_0.v" "p2b" { Text "/home/notforest/Documents/forest-riscv/jtag_debug_sys/synthesis/submodules/jtag_debug_sys_master_0.v" 230 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1726765763988 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_packets_to_master jtag_debug_sys:JTAG_DEBUG_SYS_Inst\|jtag_debug_sys_master_0:master_0\|altera_avalon_packets_to_master:transacto " "Elaborating entity \"altera_avalon_packets_to_master\" for hierarchy \"jtag_debug_sys:JTAG_DEBUG_SYS_Inst\|jtag_debug_sys_master_0:master_0\|altera_avalon_packets_to_master:transacto\"" {  } { { "jtag_debug_sys/synthesis/submodules/jtag_debug_sys_master_0.v" "transacto" { Text "/home/notforest/Documents/forest-riscv/jtag_debug_sys/synthesis/submodules/jtag_debug_sys_master_0.v" 257 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1726765763995 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "packets_to_master jtag_debug_sys:JTAG_DEBUG_SYS_Inst\|jtag_debug_sys_master_0:master_0\|altera_avalon_packets_to_master:transacto\|packets_to_master:p2m " "Elaborating entity \"packets_to_master\" for hierarchy \"jtag_debug_sys:JTAG_DEBUG_SYS_Inst\|jtag_debug_sys_master_0:master_0\|altera_avalon_packets_to_master:transacto\|packets_to_master:p2m\"" {  } { { "jtag_debug_sys/synthesis/submodules/altera_avalon_packets_to_master.v" "p2m" { Text "/home/notforest/Documents/forest-riscv/jtag_debug_sys/synthesis/submodules/altera_avalon_packets_to_master.v" 137 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1726765763999 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "jtag_debug_sys_master_0_b2p_adapter jtag_debug_sys:JTAG_DEBUG_SYS_Inst\|jtag_debug_sys_master_0:master_0\|jtag_debug_sys_master_0_b2p_adapter:b2p_adapter " "Elaborating entity \"jtag_debug_sys_master_0_b2p_adapter\" for hierarchy \"jtag_debug_sys:JTAG_DEBUG_SYS_Inst\|jtag_debug_sys_master_0:master_0\|jtag_debug_sys_master_0_b2p_adapter:b2p_adapter\"" {  } { { "jtag_debug_sys/synthesis/submodules/jtag_debug_sys_master_0.v" "b2p_adapter" { Text "/home/notforest/Documents/forest-riscv/jtag_debug_sys/synthesis/submodules/jtag_debug_sys_master_0.v" 273 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1726765764035 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "out_channel jtag_debug_sys_master_0_b2p_adapter.sv(78) " "Verilog HDL or VHDL warning at jtag_debug_sys_master_0_b2p_adapter.sv(78): object \"out_channel\" assigned a value but never read" {  } { { "jtag_debug_sys/synthesis/submodules/jtag_debug_sys_master_0_b2p_adapter.sv" "" { Text "/home/notforest/Documents/forest-riscv/jtag_debug_sys/synthesis/submodules/jtag_debug_sys_master_0_b2p_adapter.sv" 78 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1726765764035 "|binding_vendor|jtag_debug_sys:JTAG_DEBUG_SYS_Inst|jtag_debug_sys_master_0:master_0|jtag_debug_sys_master_0_b2p_adapter:b2p_adapter"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 1 jtag_debug_sys_master_0_b2p_adapter.sv(90) " "Verilog HDL assignment warning at jtag_debug_sys_master_0_b2p_adapter.sv(90): truncated value with size 8 to match size of target (1)" {  } { { "jtag_debug_sys/synthesis/submodules/jtag_debug_sys_master_0_b2p_adapter.sv" "" { Text "/home/notforest/Documents/forest-riscv/jtag_debug_sys/synthesis/submodules/jtag_debug_sys_master_0_b2p_adapter.sv" 90 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1726765764036 "|binding_vendor|jtag_debug_sys:JTAG_DEBUG_SYS_Inst|jtag_debug_sys_master_0:master_0|jtag_debug_sys_master_0_b2p_adapter:b2p_adapter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "jtag_debug_sys_master_0_p2b_adapter jtag_debug_sys:JTAG_DEBUG_SYS_Inst\|jtag_debug_sys_master_0:master_0\|jtag_debug_sys_master_0_p2b_adapter:p2b_adapter " "Elaborating entity \"jtag_debug_sys_master_0_p2b_adapter\" for hierarchy \"jtag_debug_sys:JTAG_DEBUG_SYS_Inst\|jtag_debug_sys_master_0:master_0\|jtag_debug_sys_master_0_p2b_adapter:p2b_adapter\"" {  } { { "jtag_debug_sys/synthesis/submodules/jtag_debug_sys_master_0.v" "p2b_adapter" { Text "/home/notforest/Documents/forest-riscv/jtag_debug_sys/synthesis/submodules/jtag_debug_sys_master_0.v" 289 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1726765764038 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller jtag_debug_sys:JTAG_DEBUG_SYS_Inst\|jtag_debug_sys_master_0:master_0\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"jtag_debug_sys:JTAG_DEBUG_SYS_Inst\|jtag_debug_sys_master_0:master_0\|altera_reset_controller:rst_controller\"" {  } { { "jtag_debug_sys/synthesis/submodules/jtag_debug_sys_master_0.v" "rst_controller" { Text "/home/notforest/Documents/forest-riscv/jtag_debug_sys/synthesis/submodules/jtag_debug_sys_master_0.v" 352 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1726765764041 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer jtag_debug_sys:JTAG_DEBUG_SYS_Inst\|jtag_debug_sys_master_0:master_0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"jtag_debug_sys:JTAG_DEBUG_SYS_Inst\|jtag_debug_sys_master_0:master_0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "jtag_debug_sys/synthesis/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "/home/notforest/Documents/forest-riscv/jtag_debug_sys/synthesis/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1726765764046 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer jtag_debug_sys:JTAG_DEBUG_SYS_Inst\|jtag_debug_sys_master_0:master_0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"jtag_debug_sys:JTAG_DEBUG_SYS_Inst\|jtag_debug_sys_master_0:master_0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1\"" {  } { { "jtag_debug_sys/synthesis/submodules/altera_reset_controller.v" "alt_rst_req_sync_uq1" { Text "/home/notforest/Documents/forest-riscv/jtag_debug_sys/synthesis/submodules/altera_reset_controller.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1726765764048 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "jtag_debug_sys_pio_arg jtag_debug_sys:JTAG_DEBUG_SYS_Inst\|jtag_debug_sys_pio_arg:pio_arg " "Elaborating entity \"jtag_debug_sys_pio_arg\" for hierarchy \"jtag_debug_sys:JTAG_DEBUG_SYS_Inst\|jtag_debug_sys_pio_arg:pio_arg\"" {  } { { "jtag_debug_sys/synthesis/jtag_debug_sys.vhd" "pio_arg" { Text "/home/notforest/Documents/forest-riscv/jtag_debug_sys/synthesis/jtag_debug_sys.vhd" 221 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1726765764051 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "jtag_debug_sys_pio_cmd jtag_debug_sys:JTAG_DEBUG_SYS_Inst\|jtag_debug_sys_pio_cmd:pio_cmd " "Elaborating entity \"jtag_debug_sys_pio_cmd\" for hierarchy \"jtag_debug_sys:JTAG_DEBUG_SYS_Inst\|jtag_debug_sys_pio_cmd:pio_cmd\"" {  } { { "jtag_debug_sys/synthesis/jtag_debug_sys.vhd" "pio_cmd" { Text "/home/notforest/Documents/forest-riscv/jtag_debug_sys/synthesis/jtag_debug_sys.vhd" 233 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1726765764056 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "jtag_debug_sys_pio_data jtag_debug_sys:JTAG_DEBUG_SYS_Inst\|jtag_debug_sys_pio_data:pio_data " "Elaborating entity \"jtag_debug_sys_pio_data\" for hierarchy \"jtag_debug_sys:JTAG_DEBUG_SYS_Inst\|jtag_debug_sys_pio_data:pio_data\"" {  } { { "jtag_debug_sys/synthesis/jtag_debug_sys.vhd" "pio_data" { Text "/home/notforest/Documents/forest-riscv/jtag_debug_sys/synthesis/jtag_debug_sys.vhd" 245 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1726765764059 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "jtag_debug_sys_mm_interconnect_0 jtag_debug_sys:JTAG_DEBUG_SYS_Inst\|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0 " "Elaborating entity \"jtag_debug_sys_mm_interconnect_0\" for hierarchy \"jtag_debug_sys:JTAG_DEBUG_SYS_Inst\|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0\"" {  } { { "jtag_debug_sys/synthesis/jtag_debug_sys.vhd" "mm_interconnect_0" { Text "/home/notforest/Documents/forest-riscv/jtag_debug_sys/synthesis/jtag_debug_sys.vhd" 254 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1726765764063 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator jtag_debug_sys:JTAG_DEBUG_SYS_Inst\|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:master_0_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"jtag_debug_sys:JTAG_DEBUG_SYS_Inst\|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:master_0_master_translator\"" {  } { { "jtag_debug_sys/synthesis/submodules/jtag_debug_sys_mm_interconnect_0.v" "master_0_master_translator" { Text "/home/notforest/Documents/forest-riscv/jtag_debug_sys/synthesis/submodules/jtag_debug_sys_mm_interconnect_0.v" 305 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1726765764132 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator jtag_debug_sys:JTAG_DEBUG_SYS_Inst\|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:pio_cmd_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"jtag_debug_sys:JTAG_DEBUG_SYS_Inst\|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:pio_cmd_s1_translator\"" {  } { { "jtag_debug_sys/synthesis/submodules/jtag_debug_sys_mm_interconnect_0.v" "pio_cmd_s1_translator" { Text "/home/notforest/Documents/forest-riscv/jtag_debug_sys/synthesis/submodules/jtag_debug_sys_mm_interconnect_0.v" 369 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1726765764142 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent jtag_debug_sys:JTAG_DEBUG_SYS_Inst\|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:master_0_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"jtag_debug_sys:JTAG_DEBUG_SYS_Inst\|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:master_0_master_agent\"" {  } { { "jtag_debug_sys/synthesis/submodules/jtag_debug_sys_mm_interconnect_0.v" "master_0_master_agent" { Text "/home/notforest/Documents/forest-riscv/jtag_debug_sys/synthesis/submodules/jtag_debug_sys_mm_interconnect_0.v" 578 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1726765764154 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent jtag_debug_sys:JTAG_DEBUG_SYS_Inst\|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:pio_cmd_s1_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"jtag_debug_sys:JTAG_DEBUG_SYS_Inst\|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:pio_cmd_s1_agent\"" {  } { { "jtag_debug_sys/synthesis/submodules/jtag_debug_sys_mm_interconnect_0.v" "pio_cmd_s1_agent" { Text "/home/notforest/Documents/forest-riscv/jtag_debug_sys/synthesis/submodules/jtag_debug_sys_mm_interconnect_0.v" 662 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1726765764162 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor jtag_debug_sys:JTAG_DEBUG_SYS_Inst\|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:pio_cmd_s1_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"jtag_debug_sys:JTAG_DEBUG_SYS_Inst\|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:pio_cmd_s1_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "jtag_debug_sys/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "/home/notforest/Documents/forest-riscv/jtag_debug_sys/synthesis/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1726765764174 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo jtag_debug_sys:JTAG_DEBUG_SYS_Inst\|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:pio_cmd_s1_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"jtag_debug_sys:JTAG_DEBUG_SYS_Inst\|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:pio_cmd_s1_agent_rsp_fifo\"" {  } { { "jtag_debug_sys/synthesis/submodules/jtag_debug_sys_mm_interconnect_0.v" "pio_cmd_s1_agent_rsp_fifo" { Text "/home/notforest/Documents/forest-riscv/jtag_debug_sys/synthesis/submodules/jtag_debug_sys_mm_interconnect_0.v" 703 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1726765764185 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "jtag_debug_sys_mm_interconnect_0_router jtag_debug_sys:JTAG_DEBUG_SYS_Inst\|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0\|jtag_debug_sys_mm_interconnect_0_router:router " "Elaborating entity \"jtag_debug_sys_mm_interconnect_0_router\" for hierarchy \"jtag_debug_sys:JTAG_DEBUG_SYS_Inst\|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0\|jtag_debug_sys_mm_interconnect_0_router:router\"" {  } { { "jtag_debug_sys/synthesis/submodules/jtag_debug_sys_mm_interconnect_0.v" "router" { Text "/home/notforest/Documents/forest-riscv/jtag_debug_sys/synthesis/submodules/jtag_debug_sys_mm_interconnect_0.v" 969 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1726765764211 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "jtag_debug_sys_mm_interconnect_0_router_default_decode jtag_debug_sys:JTAG_DEBUG_SYS_Inst\|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0\|jtag_debug_sys_mm_interconnect_0_router:router\|jtag_debug_sys_mm_interconnect_0_router_default_decode:the_default_decode " "Elaborating entity \"jtag_debug_sys_mm_interconnect_0_router_default_decode\" for hierarchy \"jtag_debug_sys:JTAG_DEBUG_SYS_Inst\|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0\|jtag_debug_sys_mm_interconnect_0_router:router\|jtag_debug_sys_mm_interconnect_0_router_default_decode:the_default_decode\"" {  } { { "jtag_debug_sys/synthesis/submodules/jtag_debug_sys_mm_interconnect_0_router.sv" "the_default_decode" { Text "/home/notforest/Documents/forest-riscv/jtag_debug_sys/synthesis/submodules/jtag_debug_sys_mm_interconnect_0_router.sv" 186 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1726765764219 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "jtag_debug_sys_mm_interconnect_0_router_001 jtag_debug_sys:JTAG_DEBUG_SYS_Inst\|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0\|jtag_debug_sys_mm_interconnect_0_router_001:router_001 " "Elaborating entity \"jtag_debug_sys_mm_interconnect_0_router_001\" for hierarchy \"jtag_debug_sys:JTAG_DEBUG_SYS_Inst\|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0\|jtag_debug_sys_mm_interconnect_0_router_001:router_001\"" {  } { { "jtag_debug_sys/synthesis/submodules/jtag_debug_sys_mm_interconnect_0.v" "router_001" { Text "/home/notforest/Documents/forest-riscv/jtag_debug_sys/synthesis/submodules/jtag_debug_sys_mm_interconnect_0.v" 985 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1726765764221 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "jtag_debug_sys_mm_interconnect_0_router_001_default_decode jtag_debug_sys:JTAG_DEBUG_SYS_Inst\|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0\|jtag_debug_sys_mm_interconnect_0_router_001:router_001\|jtag_debug_sys_mm_interconnect_0_router_001_default_decode:the_default_decode " "Elaborating entity \"jtag_debug_sys_mm_interconnect_0_router_001_default_decode\" for hierarchy \"jtag_debug_sys:JTAG_DEBUG_SYS_Inst\|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0\|jtag_debug_sys_mm_interconnect_0_router_001:router_001\|jtag_debug_sys_mm_interconnect_0_router_001_default_decode:the_default_decode\"" {  } { { "jtag_debug_sys/synthesis/submodules/jtag_debug_sys_mm_interconnect_0_router_001.sv" "the_default_decode" { Text "/home/notforest/Documents/forest-riscv/jtag_debug_sys/synthesis/submodules/jtag_debug_sys_mm_interconnect_0_router_001.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1726765764225 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_traffic_limiter jtag_debug_sys:JTAG_DEBUG_SYS_Inst\|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_traffic_limiter:master_0_master_limiter " "Elaborating entity \"altera_merlin_traffic_limiter\" for hierarchy \"jtag_debug_sys:JTAG_DEBUG_SYS_Inst\|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_traffic_limiter:master_0_master_limiter\"" {  } { { "jtag_debug_sys/synthesis/submodules/jtag_debug_sys_mm_interconnect_0.v" "master_0_master_limiter" { Text "/home/notforest/Documents/forest-riscv/jtag_debug_sys/synthesis/submodules/jtag_debug_sys_mm_interconnect_0.v" 1067 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1726765764230 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "jtag_debug_sys_mm_interconnect_0_cmd_demux jtag_debug_sys:JTAG_DEBUG_SYS_Inst\|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0\|jtag_debug_sys_mm_interconnect_0_cmd_demux:cmd_demux " "Elaborating entity \"jtag_debug_sys_mm_interconnect_0_cmd_demux\" for hierarchy \"jtag_debug_sys:JTAG_DEBUG_SYS_Inst\|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0\|jtag_debug_sys_mm_interconnect_0_cmd_demux:cmd_demux\"" {  } { { "jtag_debug_sys/synthesis/submodules/jtag_debug_sys_mm_interconnect_0.v" "cmd_demux" { Text "/home/notforest/Documents/forest-riscv/jtag_debug_sys/synthesis/submodules/jtag_debug_sys_mm_interconnect_0.v" 1096 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1726765764241 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "jtag_debug_sys_mm_interconnect_0_cmd_mux jtag_debug_sys:JTAG_DEBUG_SYS_Inst\|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0\|jtag_debug_sys_mm_interconnect_0_cmd_mux:cmd_mux " "Elaborating entity \"jtag_debug_sys_mm_interconnect_0_cmd_mux\" for hierarchy \"jtag_debug_sys:JTAG_DEBUG_SYS_Inst\|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0\|jtag_debug_sys_mm_interconnect_0_cmd_mux:cmd_mux\"" {  } { { "jtag_debug_sys/synthesis/submodules/jtag_debug_sys_mm_interconnect_0.v" "cmd_mux" { Text "/home/notforest/Documents/forest-riscv/jtag_debug_sys/synthesis/submodules/jtag_debug_sys_mm_interconnect_0.v" 1113 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1726765764247 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "jtag_debug_sys_mm_interconnect_0_rsp_demux jtag_debug_sys:JTAG_DEBUG_SYS_Inst\|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0\|jtag_debug_sys_mm_interconnect_0_rsp_demux:rsp_demux " "Elaborating entity \"jtag_debug_sys_mm_interconnect_0_rsp_demux\" for hierarchy \"jtag_debug_sys:JTAG_DEBUG_SYS_Inst\|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0\|jtag_debug_sys_mm_interconnect_0_rsp_demux:rsp_demux\"" {  } { { "jtag_debug_sys/synthesis/submodules/jtag_debug_sys_mm_interconnect_0.v" "rsp_demux" { Text "/home/notforest/Documents/forest-riscv/jtag_debug_sys/synthesis/submodules/jtag_debug_sys_mm_interconnect_0.v" 1164 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1726765764252 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "jtag_debug_sys_mm_interconnect_0_rsp_mux jtag_debug_sys:JTAG_DEBUG_SYS_Inst\|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0\|jtag_debug_sys_mm_interconnect_0_rsp_mux:rsp_mux " "Elaborating entity \"jtag_debug_sys_mm_interconnect_0_rsp_mux\" for hierarchy \"jtag_debug_sys:JTAG_DEBUG_SYS_Inst\|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0\|jtag_debug_sys_mm_interconnect_0_rsp_mux:rsp_mux\"" {  } { { "jtag_debug_sys/synthesis/submodules/jtag_debug_sys_mm_interconnect_0.v" "rsp_mux" { Text "/home/notforest/Documents/forest-riscv/jtag_debug_sys/synthesis/submodules/jtag_debug_sys_mm_interconnect_0.v" 1227 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1726765764257 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator jtag_debug_sys:JTAG_DEBUG_SYS_Inst\|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0\|jtag_debug_sys_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"jtag_debug_sys:JTAG_DEBUG_SYS_Inst\|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0\|jtag_debug_sys_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\"" {  } { { "jtag_debug_sys/synthesis/submodules/jtag_debug_sys_mm_interconnect_0_rsp_mux.sv" "arb" { Text "/home/notforest/Documents/forest-riscv/jtag_debug_sys/synthesis/submodules/jtag_debug_sys_mm_interconnect_0_rsp_mux.sv" 326 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1726765764269 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder jtag_debug_sys:JTAG_DEBUG_SYS_Inst\|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0\|jtag_debug_sys_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"jtag_debug_sys:JTAG_DEBUG_SYS_Inst\|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0\|jtag_debug_sys_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "jtag_debug_sys/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "/home/notforest/Documents/forest-riscv/jtag_debug_sys/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1726765764272 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "jtag_debug_sys_mm_interconnect_0_avalon_st_adapter jtag_debug_sys:JTAG_DEBUG_SYS_Inst\|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0\|jtag_debug_sys_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter " "Elaborating entity \"jtag_debug_sys_mm_interconnect_0_avalon_st_adapter\" for hierarchy \"jtag_debug_sys:JTAG_DEBUG_SYS_Inst\|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0\|jtag_debug_sys_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\"" {  } { { "jtag_debug_sys/synthesis/submodules/jtag_debug_sys_mm_interconnect_0.v" "avalon_st_adapter" { Text "/home/notforest/Documents/forest-riscv/jtag_debug_sys/synthesis/submodules/jtag_debug_sys_mm_interconnect_0.v" 1256 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1726765764275 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "jtag_debug_sys_mm_interconnect_0_avalon_st_adapter_error_adapter_0 jtag_debug_sys:JTAG_DEBUG_SYS_Inst\|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0\|jtag_debug_sys_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|jtag_debug_sys_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0 " "Elaborating entity \"jtag_debug_sys_mm_interconnect_0_avalon_st_adapter_error_adapter_0\" for hierarchy \"jtag_debug_sys:JTAG_DEBUG_SYS_Inst\|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0\|jtag_debug_sys_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|jtag_debug_sys_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0\"" {  } { { "jtag_debug_sys/synthesis/submodules/jtag_debug_sys_mm_interconnect_0_avalon_st_adapter.v" "error_adapter_0" { Text "/home/notforest/Documents/forest-riscv/jtag_debug_sys/synthesis/submodules/jtag_debug_sys_mm_interconnect_0_avalon_st_adapter.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1726765764278 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller jtag_debug_sys:JTAG_DEBUG_SYS_Inst\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"jtag_debug_sys:JTAG_DEBUG_SYS_Inst\|altera_reset_controller:rst_controller\"" {  } { { "jtag_debug_sys/synthesis/jtag_debug_sys.vhd" "rst_controller" { Text "/home/notforest/Documents/forest-riscv/jtag_debug_sys/synthesis/jtag_debug_sys.vhd" 281 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1726765764284 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller jtag_debug_sys:JTAG_DEBUG_SYS_Inst\|altera_reset_controller:rst_controller_001 " "Elaborating entity \"altera_reset_controller\" for hierarchy \"jtag_debug_sys:JTAG_DEBUG_SYS_Inst\|altera_reset_controller:rst_controller_001\"" {  } { { "jtag_debug_sys/synthesis/jtag_debug_sys.vhd" "rst_controller_001" { Text "/home/notforest/Documents/forest-riscv/jtag_debug_sys/synthesis/jtag_debug_sys.vhd" 346 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1726765764287 ""}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1726765765237 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2024.09.19.19:09:27 Progress: Loading sld240dfbc9/alt_sld_fab_wrapper_hw.tcl " "2024.09.19.19:09:27 Progress: Loading sld240dfbc9/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726765767308 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726765768540 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726765768613 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726765769529 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726765769689 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726765769859 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726765770060 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726765770063 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726765770063 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1726765770720 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld240dfbc9/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld240dfbc9/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sld240dfbc9/alt_sld_fab.v" "" { Text "/home/notforest/Documents/forest-riscv/db/ip/sld240dfbc9/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726765771012 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726765771012 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld240dfbc9/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld240dfbc9/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sld240dfbc9/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "/home/notforest/Documents/forest-riscv/db/ip/sld240dfbc9/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726765771134 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726765771134 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld240dfbc9/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld240dfbc9/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sld240dfbc9/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "/home/notforest/Documents/forest-riscv/db/ip/sld240dfbc9/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726765771135 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726765771135 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld240dfbc9/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld240dfbc9/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sld240dfbc9/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "/home/notforest/Documents/forest-riscv/db/ip/sld240dfbc9/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726765771243 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726765771243 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld240dfbc9/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sld240dfbc9/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sld240dfbc9/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "/home/notforest/Documents/forest-riscv/db/ip/sld240dfbc9/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 102 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726765771369 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sld240dfbc9/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "/home/notforest/Documents/forest-riscv/db/ip/sld240dfbc9/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726765771369 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726765771369 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld240dfbc9/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld240dfbc9/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sld240dfbc9/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "/home/notforest/Documents/forest-riscv/db/ip/sld240dfbc9/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726765771479 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726765771479 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "jtag_debug_sys:JTAG_DEBUG_SYS_Inst\|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:pio_arg_s1_translator\|av_chipselect_pre data_in GND " "Reduced register \"jtag_debug_sys:JTAG_DEBUG_SYS_Inst\|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:pio_arg_s1_translator\|av_chipselect_pre\" with stuck data_in port to stuck value GND" {  } { { "jtag_debug_sys/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "/home/notforest/Documents/forest-riscv/jtag_debug_sys/synthesis/submodules/altera_merlin_slave_translator.sv" 403 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1726765772881 "|binding_vendor|jtag_debug_sys:JTAG_DEBUG_SYS_Inst|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_arg_s1_translator|av_chipselect_pre"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "jtag_debug_sys:JTAG_DEBUG_SYS_Inst\|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:pio_cmd_s1_translator\|av_readdata_pre\[31\] data_in GND " "Reduced register \"jtag_debug_sys:JTAG_DEBUG_SYS_Inst\|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:pio_cmd_s1_translator\|av_readdata_pre\[31\]\" with stuck data_in port to stuck value GND" {  } { { "jtag_debug_sys/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "/home/notforest/Documents/forest-riscv/jtag_debug_sys/synthesis/submodules/altera_merlin_slave_translator.sv" 354 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1726765772881 "|binding_vendor|jtag_debug_sys:JTAG_DEBUG_SYS_Inst|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_cmd_s1_translator|av_readdata_pre[31]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "jtag_debug_sys:JTAG_DEBUG_SYS_Inst\|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:pio_cmd_s1_translator\|av_readdata_pre\[30\] data_in GND " "Reduced register \"jtag_debug_sys:JTAG_DEBUG_SYS_Inst\|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:pio_cmd_s1_translator\|av_readdata_pre\[30\]\" with stuck data_in port to stuck value GND" {  } { { "jtag_debug_sys/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "/home/notforest/Documents/forest-riscv/jtag_debug_sys/synthesis/submodules/altera_merlin_slave_translator.sv" 354 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1726765772881 "|binding_vendor|jtag_debug_sys:JTAG_DEBUG_SYS_Inst|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_cmd_s1_translator|av_readdata_pre[30]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "jtag_debug_sys:JTAG_DEBUG_SYS_Inst\|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:pio_cmd_s1_translator\|av_readdata_pre\[29\] data_in GND " "Reduced register \"jtag_debug_sys:JTAG_DEBUG_SYS_Inst\|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:pio_cmd_s1_translator\|av_readdata_pre\[29\]\" with stuck data_in port to stuck value GND" {  } { { "jtag_debug_sys/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "/home/notforest/Documents/forest-riscv/jtag_debug_sys/synthesis/submodules/altera_merlin_slave_translator.sv" 354 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1726765772881 "|binding_vendor|jtag_debug_sys:JTAG_DEBUG_SYS_Inst|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_cmd_s1_translator|av_readdata_pre[29]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "jtag_debug_sys:JTAG_DEBUG_SYS_Inst\|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:pio_cmd_s1_translator\|av_readdata_pre\[28\] data_in GND " "Reduced register \"jtag_debug_sys:JTAG_DEBUG_SYS_Inst\|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:pio_cmd_s1_translator\|av_readdata_pre\[28\]\" with stuck data_in port to stuck value GND" {  } { { "jtag_debug_sys/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "/home/notforest/Documents/forest-riscv/jtag_debug_sys/synthesis/submodules/altera_merlin_slave_translator.sv" 354 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1726765772882 "|binding_vendor|jtag_debug_sys:JTAG_DEBUG_SYS_Inst|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_cmd_s1_translator|av_readdata_pre[28]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "jtag_debug_sys:JTAG_DEBUG_SYS_Inst\|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:pio_cmd_s1_translator\|av_readdata_pre\[27\] data_in GND " "Reduced register \"jtag_debug_sys:JTAG_DEBUG_SYS_Inst\|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:pio_cmd_s1_translator\|av_readdata_pre\[27\]\" with stuck data_in port to stuck value GND" {  } { { "jtag_debug_sys/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "/home/notforest/Documents/forest-riscv/jtag_debug_sys/synthesis/submodules/altera_merlin_slave_translator.sv" 354 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1726765772882 "|binding_vendor|jtag_debug_sys:JTAG_DEBUG_SYS_Inst|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_cmd_s1_translator|av_readdata_pre[27]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "jtag_debug_sys:JTAG_DEBUG_SYS_Inst\|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:pio_cmd_s1_translator\|av_readdata_pre\[26\] data_in GND " "Reduced register \"jtag_debug_sys:JTAG_DEBUG_SYS_Inst\|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:pio_cmd_s1_translator\|av_readdata_pre\[26\]\" with stuck data_in port to stuck value GND" {  } { { "jtag_debug_sys/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "/home/notforest/Documents/forest-riscv/jtag_debug_sys/synthesis/submodules/altera_merlin_slave_translator.sv" 354 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1726765772882 "|binding_vendor|jtag_debug_sys:JTAG_DEBUG_SYS_Inst|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_cmd_s1_translator|av_readdata_pre[26]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "jtag_debug_sys:JTAG_DEBUG_SYS_Inst\|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:pio_cmd_s1_translator\|av_readdata_pre\[25\] data_in GND " "Reduced register \"jtag_debug_sys:JTAG_DEBUG_SYS_Inst\|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:pio_cmd_s1_translator\|av_readdata_pre\[25\]\" with stuck data_in port to stuck value GND" {  } { { "jtag_debug_sys/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "/home/notforest/Documents/forest-riscv/jtag_debug_sys/synthesis/submodules/altera_merlin_slave_translator.sv" 354 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1726765772882 "|binding_vendor|jtag_debug_sys:JTAG_DEBUG_SYS_Inst|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_cmd_s1_translator|av_readdata_pre[25]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "jtag_debug_sys:JTAG_DEBUG_SYS_Inst\|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:pio_cmd_s1_translator\|av_readdata_pre\[24\] data_in GND " "Reduced register \"jtag_debug_sys:JTAG_DEBUG_SYS_Inst\|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:pio_cmd_s1_translator\|av_readdata_pre\[24\]\" with stuck data_in port to stuck value GND" {  } { { "jtag_debug_sys/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "/home/notforest/Documents/forest-riscv/jtag_debug_sys/synthesis/submodules/altera_merlin_slave_translator.sv" 354 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1726765772882 "|binding_vendor|jtag_debug_sys:JTAG_DEBUG_SYS_Inst|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_cmd_s1_translator|av_readdata_pre[24]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "jtag_debug_sys:JTAG_DEBUG_SYS_Inst\|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:pio_cmd_s1_translator\|av_readdata_pre\[23\] data_in GND " "Reduced register \"jtag_debug_sys:JTAG_DEBUG_SYS_Inst\|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:pio_cmd_s1_translator\|av_readdata_pre\[23\]\" with stuck data_in port to stuck value GND" {  } { { "jtag_debug_sys/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "/home/notforest/Documents/forest-riscv/jtag_debug_sys/synthesis/submodules/altera_merlin_slave_translator.sv" 354 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1726765772882 "|binding_vendor|jtag_debug_sys:JTAG_DEBUG_SYS_Inst|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_cmd_s1_translator|av_readdata_pre[23]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "jtag_debug_sys:JTAG_DEBUG_SYS_Inst\|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:pio_cmd_s1_translator\|av_readdata_pre\[22\] data_in GND " "Reduced register \"jtag_debug_sys:JTAG_DEBUG_SYS_Inst\|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:pio_cmd_s1_translator\|av_readdata_pre\[22\]\" with stuck data_in port to stuck value GND" {  } { { "jtag_debug_sys/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "/home/notforest/Documents/forest-riscv/jtag_debug_sys/synthesis/submodules/altera_merlin_slave_translator.sv" 354 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1726765772882 "|binding_vendor|jtag_debug_sys:JTAG_DEBUG_SYS_Inst|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_cmd_s1_translator|av_readdata_pre[22]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "jtag_debug_sys:JTAG_DEBUG_SYS_Inst\|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:pio_cmd_s1_translator\|av_readdata_pre\[21\] data_in GND " "Reduced register \"jtag_debug_sys:JTAG_DEBUG_SYS_Inst\|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:pio_cmd_s1_translator\|av_readdata_pre\[21\]\" with stuck data_in port to stuck value GND" {  } { { "jtag_debug_sys/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "/home/notforest/Documents/forest-riscv/jtag_debug_sys/synthesis/submodules/altera_merlin_slave_translator.sv" 354 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1726765772882 "|binding_vendor|jtag_debug_sys:JTAG_DEBUG_SYS_Inst|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_cmd_s1_translator|av_readdata_pre[21]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "jtag_debug_sys:JTAG_DEBUG_SYS_Inst\|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:pio_cmd_s1_translator\|av_readdata_pre\[20\] data_in GND " "Reduced register \"jtag_debug_sys:JTAG_DEBUG_SYS_Inst\|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:pio_cmd_s1_translator\|av_readdata_pre\[20\]\" with stuck data_in port to stuck value GND" {  } { { "jtag_debug_sys/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "/home/notforest/Documents/forest-riscv/jtag_debug_sys/synthesis/submodules/altera_merlin_slave_translator.sv" 354 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1726765772882 "|binding_vendor|jtag_debug_sys:JTAG_DEBUG_SYS_Inst|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_cmd_s1_translator|av_readdata_pre[20]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "jtag_debug_sys:JTAG_DEBUG_SYS_Inst\|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:pio_cmd_s1_translator\|av_readdata_pre\[19\] data_in GND " "Reduced register \"jtag_debug_sys:JTAG_DEBUG_SYS_Inst\|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:pio_cmd_s1_translator\|av_readdata_pre\[19\]\" with stuck data_in port to stuck value GND" {  } { { "jtag_debug_sys/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "/home/notforest/Documents/forest-riscv/jtag_debug_sys/synthesis/submodules/altera_merlin_slave_translator.sv" 354 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1726765772882 "|binding_vendor|jtag_debug_sys:JTAG_DEBUG_SYS_Inst|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_cmd_s1_translator|av_readdata_pre[19]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "jtag_debug_sys:JTAG_DEBUG_SYS_Inst\|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:pio_cmd_s1_translator\|av_readdata_pre\[18\] data_in GND " "Reduced register \"jtag_debug_sys:JTAG_DEBUG_SYS_Inst\|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:pio_cmd_s1_translator\|av_readdata_pre\[18\]\" with stuck data_in port to stuck value GND" {  } { { "jtag_debug_sys/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "/home/notforest/Documents/forest-riscv/jtag_debug_sys/synthesis/submodules/altera_merlin_slave_translator.sv" 354 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1726765772882 "|binding_vendor|jtag_debug_sys:JTAG_DEBUG_SYS_Inst|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_cmd_s1_translator|av_readdata_pre[18]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "jtag_debug_sys:JTAG_DEBUG_SYS_Inst\|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:pio_cmd_s1_translator\|av_readdata_pre\[17\] data_in GND " "Reduced register \"jtag_debug_sys:JTAG_DEBUG_SYS_Inst\|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:pio_cmd_s1_translator\|av_readdata_pre\[17\]\" with stuck data_in port to stuck value GND" {  } { { "jtag_debug_sys/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "/home/notforest/Documents/forest-riscv/jtag_debug_sys/synthesis/submodules/altera_merlin_slave_translator.sv" 354 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1726765772882 "|binding_vendor|jtag_debug_sys:JTAG_DEBUG_SYS_Inst|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_cmd_s1_translator|av_readdata_pre[17]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "jtag_debug_sys:JTAG_DEBUG_SYS_Inst\|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:pio_cmd_s1_translator\|av_readdata_pre\[16\] data_in GND " "Reduced register \"jtag_debug_sys:JTAG_DEBUG_SYS_Inst\|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:pio_cmd_s1_translator\|av_readdata_pre\[16\]\" with stuck data_in port to stuck value GND" {  } { { "jtag_debug_sys/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "/home/notforest/Documents/forest-riscv/jtag_debug_sys/synthesis/submodules/altera_merlin_slave_translator.sv" 354 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1726765772882 "|binding_vendor|jtag_debug_sys:JTAG_DEBUG_SYS_Inst|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_cmd_s1_translator|av_readdata_pre[16]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "jtag_debug_sys:JTAG_DEBUG_SYS_Inst\|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:pio_cmd_s1_translator\|av_readdata_pre\[15\] data_in GND " "Reduced register \"jtag_debug_sys:JTAG_DEBUG_SYS_Inst\|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:pio_cmd_s1_translator\|av_readdata_pre\[15\]\" with stuck data_in port to stuck value GND" {  } { { "jtag_debug_sys/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "/home/notforest/Documents/forest-riscv/jtag_debug_sys/synthesis/submodules/altera_merlin_slave_translator.sv" 354 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1726765772882 "|binding_vendor|jtag_debug_sys:JTAG_DEBUG_SYS_Inst|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_cmd_s1_translator|av_readdata_pre[15]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "jtag_debug_sys:JTAG_DEBUG_SYS_Inst\|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:pio_cmd_s1_translator\|av_readdata_pre\[14\] data_in GND " "Reduced register \"jtag_debug_sys:JTAG_DEBUG_SYS_Inst\|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:pio_cmd_s1_translator\|av_readdata_pre\[14\]\" with stuck data_in port to stuck value GND" {  } { { "jtag_debug_sys/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "/home/notforest/Documents/forest-riscv/jtag_debug_sys/synthesis/submodules/altera_merlin_slave_translator.sv" 354 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1726765772882 "|binding_vendor|jtag_debug_sys:JTAG_DEBUG_SYS_Inst|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_cmd_s1_translator|av_readdata_pre[14]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "jtag_debug_sys:JTAG_DEBUG_SYS_Inst\|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:pio_cmd_s1_translator\|av_readdata_pre\[13\] data_in GND " "Reduced register \"jtag_debug_sys:JTAG_DEBUG_SYS_Inst\|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:pio_cmd_s1_translator\|av_readdata_pre\[13\]\" with stuck data_in port to stuck value GND" {  } { { "jtag_debug_sys/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "/home/notforest/Documents/forest-riscv/jtag_debug_sys/synthesis/submodules/altera_merlin_slave_translator.sv" 354 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1726765772882 "|binding_vendor|jtag_debug_sys:JTAG_DEBUG_SYS_Inst|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_cmd_s1_translator|av_readdata_pre[13]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "jtag_debug_sys:JTAG_DEBUG_SYS_Inst\|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:pio_cmd_s1_translator\|av_readdata_pre\[12\] data_in GND " "Reduced register \"jtag_debug_sys:JTAG_DEBUG_SYS_Inst\|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:pio_cmd_s1_translator\|av_readdata_pre\[12\]\" with stuck data_in port to stuck value GND" {  } { { "jtag_debug_sys/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "/home/notforest/Documents/forest-riscv/jtag_debug_sys/synthesis/submodules/altera_merlin_slave_translator.sv" 354 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1726765772883 "|binding_vendor|jtag_debug_sys:JTAG_DEBUG_SYS_Inst|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_cmd_s1_translator|av_readdata_pre[12]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "jtag_debug_sys:JTAG_DEBUG_SYS_Inst\|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:pio_cmd_s1_translator\|av_readdata_pre\[11\] data_in GND " "Reduced register \"jtag_debug_sys:JTAG_DEBUG_SYS_Inst\|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:pio_cmd_s1_translator\|av_readdata_pre\[11\]\" with stuck data_in port to stuck value GND" {  } { { "jtag_debug_sys/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "/home/notforest/Documents/forest-riscv/jtag_debug_sys/synthesis/submodules/altera_merlin_slave_translator.sv" 354 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1726765772883 "|binding_vendor|jtag_debug_sys:JTAG_DEBUG_SYS_Inst|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_cmd_s1_translator|av_readdata_pre[11]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "jtag_debug_sys:JTAG_DEBUG_SYS_Inst\|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:pio_cmd_s1_translator\|av_readdata_pre\[10\] data_in GND " "Reduced register \"jtag_debug_sys:JTAG_DEBUG_SYS_Inst\|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:pio_cmd_s1_translator\|av_readdata_pre\[10\]\" with stuck data_in port to stuck value GND" {  } { { "jtag_debug_sys/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "/home/notforest/Documents/forest-riscv/jtag_debug_sys/synthesis/submodules/altera_merlin_slave_translator.sv" 354 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1726765772883 "|binding_vendor|jtag_debug_sys:JTAG_DEBUG_SYS_Inst|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_cmd_s1_translator|av_readdata_pre[10]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "jtag_debug_sys:JTAG_DEBUG_SYS_Inst\|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:pio_cmd_s1_translator\|av_readdata_pre\[9\] data_in GND " "Reduced register \"jtag_debug_sys:JTAG_DEBUG_SYS_Inst\|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:pio_cmd_s1_translator\|av_readdata_pre\[9\]\" with stuck data_in port to stuck value GND" {  } { { "jtag_debug_sys/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "/home/notforest/Documents/forest-riscv/jtag_debug_sys/synthesis/submodules/altera_merlin_slave_translator.sv" 354 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1726765772883 "|binding_vendor|jtag_debug_sys:JTAG_DEBUG_SYS_Inst|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_cmd_s1_translator|av_readdata_pre[9]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "jtag_debug_sys:JTAG_DEBUG_SYS_Inst\|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:pio_cmd_s1_translator\|av_readdata_pre\[8\] data_in GND " "Reduced register \"jtag_debug_sys:JTAG_DEBUG_SYS_Inst\|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:pio_cmd_s1_translator\|av_readdata_pre\[8\]\" with stuck data_in port to stuck value GND" {  } { { "jtag_debug_sys/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "/home/notforest/Documents/forest-riscv/jtag_debug_sys/synthesis/submodules/altera_merlin_slave_translator.sv" 354 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1726765772883 "|binding_vendor|jtag_debug_sys:JTAG_DEBUG_SYS_Inst|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_cmd_s1_translator|av_readdata_pre[8]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "jtag_debug_sys:JTAG_DEBUG_SYS_Inst\|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:pio_cmd_s1_translator\|av_chipselect_pre data_in GND " "Reduced register \"jtag_debug_sys:JTAG_DEBUG_SYS_Inst\|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:pio_cmd_s1_translator\|av_chipselect_pre\" with stuck data_in port to stuck value GND" {  } { { "jtag_debug_sys/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "/home/notforest/Documents/forest-riscv/jtag_debug_sys/synthesis/submodules/altera_merlin_slave_translator.sv" 403 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1726765772883 "|binding_vendor|jtag_debug_sys:JTAG_DEBUG_SYS_Inst|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_cmd_s1_translator|av_chipselect_pre"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "jtag_debug_sys:JTAG_DEBUG_SYS_Inst\|jtag_debug_sys_master_0:master_0\|altera_avalon_st_packets_to_bytes:p2b\|stored_channel\[8\] data_in GND " "Reduced register \"jtag_debug_sys:JTAG_DEBUG_SYS_Inst\|jtag_debug_sys_master_0:master_0\|altera_avalon_st_packets_to_bytes:p2b\|stored_channel\[8\]\" with stuck data_in port to stuck value GND" {  } { { "jtag_debug_sys/synthesis/submodules/altera_avalon_st_packets_to_bytes.v" "" { Text "/home/notforest/Documents/forest-riscv/jtag_debug_sys/synthesis/submodules/altera_avalon_st_packets_to_bytes.v" 178 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1726765772883 "|binding_vendor|jtag_debug_sys:JTAG_DEBUG_SYS_Inst|jtag_debug_sys_master_0:master_0|altera_avalon_st_packets_to_bytes:p2b|stored_channel[8]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "jtag_debug_sys:JTAG_DEBUG_SYS_Inst\|jtag_debug_sys_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|dr_mgmt\[0\] data_in GND " "Reduced register \"jtag_debug_sys:JTAG_DEBUG_SYS_Inst\|jtag_debug_sys_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|dr_mgmt\[0\]\" with stuck data_in port to stuck value GND" {  } { { "jtag_debug_sys/synthesis/submodules/altera_jtag_streaming.v" "" { Text "/home/notforest/Documents/forest-riscv/jtag_debug_sys/synthesis/submodules/altera_jtag_streaming.v" 622 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1726765772883 "|binding_vendor|jtag_debug_sys:JTAG_DEBUG_SYS_Inst|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_mgmt[0]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "cpu:CPU_Inst\|decode_stage:DECODE_STAGE_Inst\|o_decode.mem_read data_in GND " "Reduced register \"cpu:CPU_Inst\|decode_stage:DECODE_STAGE_Inst\|o_decode.mem_read\" with stuck data_in port to stuck value GND" {  } { { "src/decode.vhd" "" { Text "/home/notforest/Documents/forest-riscv/src/decode.vhd" 40 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1726765772884 "|binding_vendor|cpu:CPU_Inst|decode_stage:DECODE_STAGE_Inst|o_decode.mem_read"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "cpu:CPU_Inst\|decode_stage:DECODE_STAGE_Inst\|o_decode.env data_in VCC " "Reduced register \"cpu:CPU_Inst\|decode_stage:DECODE_STAGE_Inst\|o_decode.env\" with stuck data_in port to stuck value VCC" {  } { { "src/decode.vhd" "" { Text "/home/notforest/Documents/forest-riscv/src/decode.vhd" 40 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1726765772884 "|binding_vendor|cpu:CPU_Inst|decode_stage:DECODE_STAGE_Inst|o_decode.env"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "cpu:CPU_Inst\|dbg_controller:DBG_CONTROLLER_Inst\|o_dbg\[7\] " "LATCH primitive \"cpu:CPU_Inst\|dbg_controller:DBG_CONTROLLER_Inst\|o_dbg\[7\]\" is permanently enabled" {  } { { "src/debug/dbg_controller.vhd" "" { Text "/home/notforest/Documents/forest-riscv/src/debug/dbg_controller.vhd" 88 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1726765772884 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "cpu:CPU_Inst\|dbg_controller:DBG_CONTROLLER_Inst\|o_dbg\[6\] " "LATCH primitive \"cpu:CPU_Inst\|dbg_controller:DBG_CONTROLLER_Inst\|o_dbg\[6\]\" is permanently enabled" {  } { { "src/debug/dbg_controller.vhd" "" { Text "/home/notforest/Documents/forest-riscv/src/debug/dbg_controller.vhd" 88 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1726765772884 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "cpu:CPU_Inst\|dbg_controller:DBG_CONTROLLER_Inst\|o_dbg\[5\] " "LATCH primitive \"cpu:CPU_Inst\|dbg_controller:DBG_CONTROLLER_Inst\|o_dbg\[5\]\" is permanently enabled" {  } { { "src/debug/dbg_controller.vhd" "" { Text "/home/notforest/Documents/forest-riscv/src/debug/dbg_controller.vhd" 88 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1726765772884 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "cpu:CPU_Inst\|dbg_controller:DBG_CONTROLLER_Inst\|o_dbg\[4\] " "LATCH primitive \"cpu:CPU_Inst\|dbg_controller:DBG_CONTROLLER_Inst\|o_dbg\[4\]\" is permanently enabled" {  } { { "src/debug/dbg_controller.vhd" "" { Text "/home/notforest/Documents/forest-riscv/src/debug/dbg_controller.vhd" 88 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1726765772884 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "cpu:CPU_Inst\|dbg_controller:DBG_CONTROLLER_Inst\|o_dbg\[3\] " "LATCH primitive \"cpu:CPU_Inst\|dbg_controller:DBG_CONTROLLER_Inst\|o_dbg\[3\]\" is permanently enabled" {  } { { "src/debug/dbg_controller.vhd" "" { Text "/home/notforest/Documents/forest-riscv/src/debug/dbg_controller.vhd" 88 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1726765772884 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "cpu:CPU_Inst\|dbg_controller:DBG_CONTROLLER_Inst\|o_dbg\[2\] " "LATCH primitive \"cpu:CPU_Inst\|dbg_controller:DBG_CONTROLLER_Inst\|o_dbg\[2\]\" is permanently enabled" {  } { { "src/debug/dbg_controller.vhd" "" { Text "/home/notforest/Documents/forest-riscv/src/debug/dbg_controller.vhd" 88 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1726765772884 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "cpu:CPU_Inst\|dbg_controller:DBG_CONTROLLER_Inst\|o_dbg\[1\] " "LATCH primitive \"cpu:CPU_Inst\|dbg_controller:DBG_CONTROLLER_Inst\|o_dbg\[1\]\" is permanently enabled" {  } { { "src/debug/dbg_controller.vhd" "" { Text "/home/notforest/Documents/forest-riscv/src/debug/dbg_controller.vhd" 88 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1726765772884 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "cpu:CPU_Inst\|dbg_controller:DBG_CONTROLLER_Inst\|o_dbg\[0\] " "LATCH primitive \"cpu:CPU_Inst\|dbg_controller:DBG_CONTROLLER_Inst\|o_dbg\[0\]\" is permanently enabled" {  } { { "src/debug/dbg_controller.vhd" "" { Text "/home/notforest/Documents/forest-riscv/src/debug/dbg_controller.vhd" 88 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1726765772884 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "cpu:CPU_Inst\|dbg_controller:DBG_CONTROLLER_Inst\|o_dbg\[9\] " "LATCH primitive \"cpu:CPU_Inst\|dbg_controller:DBG_CONTROLLER_Inst\|o_dbg\[9\]\" is permanently enabled" {  } { { "src/debug/dbg_controller.vhd" "" { Text "/home/notforest/Documents/forest-riscv/src/debug/dbg_controller.vhd" 88 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1726765772884 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "cpu:CPU_Inst\|dbg_controller:DBG_CONTROLLER_Inst\|o_dbg\[10\] " "LATCH primitive \"cpu:CPU_Inst\|dbg_controller:DBG_CONTROLLER_Inst\|o_dbg\[10\]\" is permanently enabled" {  } { { "src/debug/dbg_controller.vhd" "" { Text "/home/notforest/Documents/forest-riscv/src/debug/dbg_controller.vhd" 88 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1726765772884 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "cpu:CPU_Inst\|dbg_controller:DBG_CONTROLLER_Inst\|o_dbg\[11\] " "LATCH primitive \"cpu:CPU_Inst\|dbg_controller:DBG_CONTROLLER_Inst\|o_dbg\[11\]\" is permanently enabled" {  } { { "src/debug/dbg_controller.vhd" "" { Text "/home/notforest/Documents/forest-riscv/src/debug/dbg_controller.vhd" 88 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1726765772884 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "cpu:CPU_Inst\|dbg_controller:DBG_CONTROLLER_Inst\|o_dbg\[12\] " "LATCH primitive \"cpu:CPU_Inst\|dbg_controller:DBG_CONTROLLER_Inst\|o_dbg\[12\]\" is permanently enabled" {  } { { "src/debug/dbg_controller.vhd" "" { Text "/home/notforest/Documents/forest-riscv/src/debug/dbg_controller.vhd" 88 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1726765772884 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "cpu:CPU_Inst\|dbg_controller:DBG_CONTROLLER_Inst\|o_dbg\[13\] " "LATCH primitive \"cpu:CPU_Inst\|dbg_controller:DBG_CONTROLLER_Inst\|o_dbg\[13\]\" is permanently enabled" {  } { { "src/debug/dbg_controller.vhd" "" { Text "/home/notforest/Documents/forest-riscv/src/debug/dbg_controller.vhd" 88 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1726765772884 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "cpu:CPU_Inst\|dbg_controller:DBG_CONTROLLER_Inst\|o_dbg\[14\] " "LATCH primitive \"cpu:CPU_Inst\|dbg_controller:DBG_CONTROLLER_Inst\|o_dbg\[14\]\" is permanently enabled" {  } { { "src/debug/dbg_controller.vhd" "" { Text "/home/notforest/Documents/forest-riscv/src/debug/dbg_controller.vhd" 88 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1726765772884 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "cpu:CPU_Inst\|dbg_controller:DBG_CONTROLLER_Inst\|o_dbg\[15\] " "LATCH primitive \"cpu:CPU_Inst\|dbg_controller:DBG_CONTROLLER_Inst\|o_dbg\[15\]\" is permanently enabled" {  } { { "src/debug/dbg_controller.vhd" "" { Text "/home/notforest/Documents/forest-riscv/src/debug/dbg_controller.vhd" 88 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1726765772884 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "cpu:CPU_Inst\|dbg_controller:DBG_CONTROLLER_Inst\|o_dbg\[16\] " "LATCH primitive \"cpu:CPU_Inst\|dbg_controller:DBG_CONTROLLER_Inst\|o_dbg\[16\]\" is permanently enabled" {  } { { "src/debug/dbg_controller.vhd" "" { Text "/home/notforest/Documents/forest-riscv/src/debug/dbg_controller.vhd" 88 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1726765772885 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "cpu:CPU_Inst\|dbg_controller:DBG_CONTROLLER_Inst\|o_dbg\[17\] " "LATCH primitive \"cpu:CPU_Inst\|dbg_controller:DBG_CONTROLLER_Inst\|o_dbg\[17\]\" is permanently enabled" {  } { { "src/debug/dbg_controller.vhd" "" { Text "/home/notforest/Documents/forest-riscv/src/debug/dbg_controller.vhd" 88 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1726765772885 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "cpu:CPU_Inst\|dbg_controller:DBG_CONTROLLER_Inst\|o_dbg\[18\] " "LATCH primitive \"cpu:CPU_Inst\|dbg_controller:DBG_CONTROLLER_Inst\|o_dbg\[18\]\" is permanently enabled" {  } { { "src/debug/dbg_controller.vhd" "" { Text "/home/notforest/Documents/forest-riscv/src/debug/dbg_controller.vhd" 88 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1726765772885 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "cpu:CPU_Inst\|dbg_controller:DBG_CONTROLLER_Inst\|o_dbg\[19\] " "LATCH primitive \"cpu:CPU_Inst\|dbg_controller:DBG_CONTROLLER_Inst\|o_dbg\[19\]\" is permanently enabled" {  } { { "src/debug/dbg_controller.vhd" "" { Text "/home/notforest/Documents/forest-riscv/src/debug/dbg_controller.vhd" 88 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1726765772885 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "cpu:CPU_Inst\|dbg_controller:DBG_CONTROLLER_Inst\|o_dbg\[20\] " "LATCH primitive \"cpu:CPU_Inst\|dbg_controller:DBG_CONTROLLER_Inst\|o_dbg\[20\]\" is permanently enabled" {  } { { "src/debug/dbg_controller.vhd" "" { Text "/home/notforest/Documents/forest-riscv/src/debug/dbg_controller.vhd" 88 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1726765772885 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "cpu:CPU_Inst\|dbg_controller:DBG_CONTROLLER_Inst\|o_dbg\[21\] " "LATCH primitive \"cpu:CPU_Inst\|dbg_controller:DBG_CONTROLLER_Inst\|o_dbg\[21\]\" is permanently enabled" {  } { { "src/debug/dbg_controller.vhd" "" { Text "/home/notforest/Documents/forest-riscv/src/debug/dbg_controller.vhd" 88 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1726765772885 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "cpu:CPU_Inst\|dbg_controller:DBG_CONTROLLER_Inst\|o_dbg\[22\] " "LATCH primitive \"cpu:CPU_Inst\|dbg_controller:DBG_CONTROLLER_Inst\|o_dbg\[22\]\" is permanently enabled" {  } { { "src/debug/dbg_controller.vhd" "" { Text "/home/notforest/Documents/forest-riscv/src/debug/dbg_controller.vhd" 88 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1726765772885 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "cpu:CPU_Inst\|dbg_controller:DBG_CONTROLLER_Inst\|o_dbg\[23\] " "LATCH primitive \"cpu:CPU_Inst\|dbg_controller:DBG_CONTROLLER_Inst\|o_dbg\[23\]\" is permanently enabled" {  } { { "src/debug/dbg_controller.vhd" "" { Text "/home/notforest/Documents/forest-riscv/src/debug/dbg_controller.vhd" 88 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1726765772885 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "cpu:CPU_Inst\|dbg_controller:DBG_CONTROLLER_Inst\|o_dbg\[24\] " "LATCH primitive \"cpu:CPU_Inst\|dbg_controller:DBG_CONTROLLER_Inst\|o_dbg\[24\]\" is permanently enabled" {  } { { "src/debug/dbg_controller.vhd" "" { Text "/home/notforest/Documents/forest-riscv/src/debug/dbg_controller.vhd" 88 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1726765772885 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "cpu:CPU_Inst\|dbg_controller:DBG_CONTROLLER_Inst\|o_dbg\[25\] " "LATCH primitive \"cpu:CPU_Inst\|dbg_controller:DBG_CONTROLLER_Inst\|o_dbg\[25\]\" is permanently enabled" {  } { { "src/debug/dbg_controller.vhd" "" { Text "/home/notforest/Documents/forest-riscv/src/debug/dbg_controller.vhd" 88 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1726765772885 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "cpu:CPU_Inst\|dbg_controller:DBG_CONTROLLER_Inst\|o_dbg\[26\] " "LATCH primitive \"cpu:CPU_Inst\|dbg_controller:DBG_CONTROLLER_Inst\|o_dbg\[26\]\" is permanently enabled" {  } { { "src/debug/dbg_controller.vhd" "" { Text "/home/notforest/Documents/forest-riscv/src/debug/dbg_controller.vhd" 88 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1726765772885 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "cpu:CPU_Inst\|dbg_controller:DBG_CONTROLLER_Inst\|o_dbg\[27\] " "LATCH primitive \"cpu:CPU_Inst\|dbg_controller:DBG_CONTROLLER_Inst\|o_dbg\[27\]\" is permanently enabled" {  } { { "src/debug/dbg_controller.vhd" "" { Text "/home/notforest/Documents/forest-riscv/src/debug/dbg_controller.vhd" 88 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1726765772885 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "cpu:CPU_Inst\|dbg_controller:DBG_CONTROLLER_Inst\|o_dbg\[28\] " "LATCH primitive \"cpu:CPU_Inst\|dbg_controller:DBG_CONTROLLER_Inst\|o_dbg\[28\]\" is permanently enabled" {  } { { "src/debug/dbg_controller.vhd" "" { Text "/home/notforest/Documents/forest-riscv/src/debug/dbg_controller.vhd" 88 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1726765772885 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "cpu:CPU_Inst\|dbg_controller:DBG_CONTROLLER_Inst\|o_dbg\[29\] " "LATCH primitive \"cpu:CPU_Inst\|dbg_controller:DBG_CONTROLLER_Inst\|o_dbg\[29\]\" is permanently enabled" {  } { { "src/debug/dbg_controller.vhd" "" { Text "/home/notforest/Documents/forest-riscv/src/debug/dbg_controller.vhd" 88 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1726765772885 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "cpu:CPU_Inst\|dbg_controller:DBG_CONTROLLER_Inst\|o_dbg\[30\] " "LATCH primitive \"cpu:CPU_Inst\|dbg_controller:DBG_CONTROLLER_Inst\|o_dbg\[30\]\" is permanently enabled" {  } { { "src/debug/dbg_controller.vhd" "" { Text "/home/notforest/Documents/forest-riscv/src/debug/dbg_controller.vhd" 88 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1726765772885 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "cpu:CPU_Inst\|dbg_controller:DBG_CONTROLLER_Inst\|o_dbg\[31\] " "LATCH primitive \"cpu:CPU_Inst\|dbg_controller:DBG_CONTROLLER_Inst\|o_dbg\[31\]\" is permanently enabled" {  } { { "src/debug/dbg_controller.vhd" "" { Text "/home/notforest/Documents/forest-riscv/src/debug/dbg_controller.vhd" 88 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1726765772885 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "cpu:CPU_Inst\|dbg_controller:DBG_CONTROLLER_Inst\|r_odata\[0\] " "LATCH primitive \"cpu:CPU_Inst\|dbg_controller:DBG_CONTROLLER_Inst\|r_odata\[0\]\" is permanently enabled" {  } { { "src/debug/dbg_controller.vhd" "" { Text "/home/notforest/Documents/forest-riscv/src/debug/dbg_controller.vhd" 88 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1726765772885 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "cpu:CPU_Inst\|dbg_controller:DBG_CONTROLLER_Inst\|r_odata\[1\] " "LATCH primitive \"cpu:CPU_Inst\|dbg_controller:DBG_CONTROLLER_Inst\|r_odata\[1\]\" is permanently enabled" {  } { { "src/debug/dbg_controller.vhd" "" { Text "/home/notforest/Documents/forest-riscv/src/debug/dbg_controller.vhd" 88 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1726765772885 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "cpu:CPU_Inst\|dbg_controller:DBG_CONTROLLER_Inst\|r_odata\[2\] " "LATCH primitive \"cpu:CPU_Inst\|dbg_controller:DBG_CONTROLLER_Inst\|r_odata\[2\]\" is permanently enabled" {  } { { "src/debug/dbg_controller.vhd" "" { Text "/home/notforest/Documents/forest-riscv/src/debug/dbg_controller.vhd" 88 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1726765772885 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "cpu:CPU_Inst\|dbg_controller:DBG_CONTROLLER_Inst\|r_odata\[3\] " "LATCH primitive \"cpu:CPU_Inst\|dbg_controller:DBG_CONTROLLER_Inst\|r_odata\[3\]\" is permanently enabled" {  } { { "src/debug/dbg_controller.vhd" "" { Text "/home/notforest/Documents/forest-riscv/src/debug/dbg_controller.vhd" 88 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1726765772885 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "cpu:CPU_Inst\|dbg_controller:DBG_CONTROLLER_Inst\|r_odata\[4\] " "LATCH primitive \"cpu:CPU_Inst\|dbg_controller:DBG_CONTROLLER_Inst\|r_odata\[4\]\" is permanently enabled" {  } { { "src/debug/dbg_controller.vhd" "" { Text "/home/notforest/Documents/forest-riscv/src/debug/dbg_controller.vhd" 88 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1726765772885 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "cpu:CPU_Inst\|dbg_controller:DBG_CONTROLLER_Inst\|r_odata\[5\] " "LATCH primitive \"cpu:CPU_Inst\|dbg_controller:DBG_CONTROLLER_Inst\|r_odata\[5\]\" is permanently enabled" {  } { { "src/debug/dbg_controller.vhd" "" { Text "/home/notforest/Documents/forest-riscv/src/debug/dbg_controller.vhd" 88 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1726765772885 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "cpu:CPU_Inst\|dbg_controller:DBG_CONTROLLER_Inst\|r_odata\[6\] " "LATCH primitive \"cpu:CPU_Inst\|dbg_controller:DBG_CONTROLLER_Inst\|r_odata\[6\]\" is permanently enabled" {  } { { "src/debug/dbg_controller.vhd" "" { Text "/home/notforest/Documents/forest-riscv/src/debug/dbg_controller.vhd" 88 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1726765772885 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "cpu:CPU_Inst\|dbg_controller:DBG_CONTROLLER_Inst\|r_odata\[7\] " "LATCH primitive \"cpu:CPU_Inst\|dbg_controller:DBG_CONTROLLER_Inst\|r_odata\[7\]\" is permanently enabled" {  } { { "src/debug/dbg_controller.vhd" "" { Text "/home/notforest/Documents/forest-riscv/src/debug/dbg_controller.vhd" 88 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1726765772885 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "cpu:CPU_Inst\|dbg_controller:DBG_CONTROLLER_Inst\|r_odata\[8\] " "LATCH primitive \"cpu:CPU_Inst\|dbg_controller:DBG_CONTROLLER_Inst\|r_odata\[8\]\" is permanently enabled" {  } { { "src/debug/dbg_controller.vhd" "" { Text "/home/notforest/Documents/forest-riscv/src/debug/dbg_controller.vhd" 88 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1726765772885 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "cpu:CPU_Inst\|dbg_controller:DBG_CONTROLLER_Inst\|r_odata\[9\] " "LATCH primitive \"cpu:CPU_Inst\|dbg_controller:DBG_CONTROLLER_Inst\|r_odata\[9\]\" is permanently enabled" {  } { { "src/debug/dbg_controller.vhd" "" { Text "/home/notforest/Documents/forest-riscv/src/debug/dbg_controller.vhd" 88 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1726765772885 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "cpu:CPU_Inst\|dbg_controller:DBG_CONTROLLER_Inst\|r_odata\[10\] " "LATCH primitive \"cpu:CPU_Inst\|dbg_controller:DBG_CONTROLLER_Inst\|r_odata\[10\]\" is permanently enabled" {  } { { "src/debug/dbg_controller.vhd" "" { Text "/home/notforest/Documents/forest-riscv/src/debug/dbg_controller.vhd" 88 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1726765772885 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "cpu:CPU_Inst\|dbg_controller:DBG_CONTROLLER_Inst\|r_odata\[11\] " "LATCH primitive \"cpu:CPU_Inst\|dbg_controller:DBG_CONTROLLER_Inst\|r_odata\[11\]\" is permanently enabled" {  } { { "src/debug/dbg_controller.vhd" "" { Text "/home/notforest/Documents/forest-riscv/src/debug/dbg_controller.vhd" 88 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1726765772885 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "cpu:CPU_Inst\|dbg_controller:DBG_CONTROLLER_Inst\|r_odata\[12\] " "LATCH primitive \"cpu:CPU_Inst\|dbg_controller:DBG_CONTROLLER_Inst\|r_odata\[12\]\" is permanently enabled" {  } { { "src/debug/dbg_controller.vhd" "" { Text "/home/notforest/Documents/forest-riscv/src/debug/dbg_controller.vhd" 88 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1726765772885 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "cpu:CPU_Inst\|dbg_controller:DBG_CONTROLLER_Inst\|r_odata\[13\] " "LATCH primitive \"cpu:CPU_Inst\|dbg_controller:DBG_CONTROLLER_Inst\|r_odata\[13\]\" is permanently enabled" {  } { { "src/debug/dbg_controller.vhd" "" { Text "/home/notforest/Documents/forest-riscv/src/debug/dbg_controller.vhd" 88 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1726765772885 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "cpu:CPU_Inst\|dbg_controller:DBG_CONTROLLER_Inst\|r_odata\[14\] " "LATCH primitive \"cpu:CPU_Inst\|dbg_controller:DBG_CONTROLLER_Inst\|r_odata\[14\]\" is permanently enabled" {  } { { "src/debug/dbg_controller.vhd" "" { Text "/home/notforest/Documents/forest-riscv/src/debug/dbg_controller.vhd" 88 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1726765772885 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "cpu:CPU_Inst\|dbg_controller:DBG_CONTROLLER_Inst\|r_odata\[15\] " "LATCH primitive \"cpu:CPU_Inst\|dbg_controller:DBG_CONTROLLER_Inst\|r_odata\[15\]\" is permanently enabled" {  } { { "src/debug/dbg_controller.vhd" "" { Text "/home/notforest/Documents/forest-riscv/src/debug/dbg_controller.vhd" 88 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1726765772885 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "cpu:CPU_Inst\|dbg_controller:DBG_CONTROLLER_Inst\|r_odata\[16\] " "LATCH primitive \"cpu:CPU_Inst\|dbg_controller:DBG_CONTROLLER_Inst\|r_odata\[16\]\" is permanently enabled" {  } { { "src/debug/dbg_controller.vhd" "" { Text "/home/notforest/Documents/forest-riscv/src/debug/dbg_controller.vhd" 88 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1726765772885 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "cpu:CPU_Inst\|dbg_controller:DBG_CONTROLLER_Inst\|r_odata\[17\] " "LATCH primitive \"cpu:CPU_Inst\|dbg_controller:DBG_CONTROLLER_Inst\|r_odata\[17\]\" is permanently enabled" {  } { { "src/debug/dbg_controller.vhd" "" { Text "/home/notforest/Documents/forest-riscv/src/debug/dbg_controller.vhd" 88 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1726765772885 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "cpu:CPU_Inst\|dbg_controller:DBG_CONTROLLER_Inst\|r_odata\[18\] " "LATCH primitive \"cpu:CPU_Inst\|dbg_controller:DBG_CONTROLLER_Inst\|r_odata\[18\]\" is permanently enabled" {  } { { "src/debug/dbg_controller.vhd" "" { Text "/home/notforest/Documents/forest-riscv/src/debug/dbg_controller.vhd" 88 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1726765772885 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "cpu:CPU_Inst\|dbg_controller:DBG_CONTROLLER_Inst\|r_odata\[19\] " "LATCH primitive \"cpu:CPU_Inst\|dbg_controller:DBG_CONTROLLER_Inst\|r_odata\[19\]\" is permanently enabled" {  } { { "src/debug/dbg_controller.vhd" "" { Text "/home/notforest/Documents/forest-riscv/src/debug/dbg_controller.vhd" 88 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1726765772885 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "cpu:CPU_Inst\|dbg_controller:DBG_CONTROLLER_Inst\|r_odata\[20\] " "LATCH primitive \"cpu:CPU_Inst\|dbg_controller:DBG_CONTROLLER_Inst\|r_odata\[20\]\" is permanently enabled" {  } { { "src/debug/dbg_controller.vhd" "" { Text "/home/notforest/Documents/forest-riscv/src/debug/dbg_controller.vhd" 88 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1726765772885 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "cpu:CPU_Inst\|dbg_controller:DBG_CONTROLLER_Inst\|r_odata\[21\] " "LATCH primitive \"cpu:CPU_Inst\|dbg_controller:DBG_CONTROLLER_Inst\|r_odata\[21\]\" is permanently enabled" {  } { { "src/debug/dbg_controller.vhd" "" { Text "/home/notforest/Documents/forest-riscv/src/debug/dbg_controller.vhd" 88 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1726765772885 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "cpu:CPU_Inst\|dbg_controller:DBG_CONTROLLER_Inst\|r_odata\[22\] " "LATCH primitive \"cpu:CPU_Inst\|dbg_controller:DBG_CONTROLLER_Inst\|r_odata\[22\]\" is permanently enabled" {  } { { "src/debug/dbg_controller.vhd" "" { Text "/home/notforest/Documents/forest-riscv/src/debug/dbg_controller.vhd" 88 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1726765772885 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "cpu:CPU_Inst\|dbg_controller:DBG_CONTROLLER_Inst\|r_odata\[23\] " "LATCH primitive \"cpu:CPU_Inst\|dbg_controller:DBG_CONTROLLER_Inst\|r_odata\[23\]\" is permanently enabled" {  } { { "src/debug/dbg_controller.vhd" "" { Text "/home/notforest/Documents/forest-riscv/src/debug/dbg_controller.vhd" 88 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1726765772885 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "cpu:CPU_Inst\|dbg_controller:DBG_CONTROLLER_Inst\|r_odata\[24\] " "LATCH primitive \"cpu:CPU_Inst\|dbg_controller:DBG_CONTROLLER_Inst\|r_odata\[24\]\" is permanently enabled" {  } { { "src/debug/dbg_controller.vhd" "" { Text "/home/notforest/Documents/forest-riscv/src/debug/dbg_controller.vhd" 88 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1726765772885 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "cpu:CPU_Inst\|dbg_controller:DBG_CONTROLLER_Inst\|r_odata\[25\] " "LATCH primitive \"cpu:CPU_Inst\|dbg_controller:DBG_CONTROLLER_Inst\|r_odata\[25\]\" is permanently enabled" {  } { { "src/debug/dbg_controller.vhd" "" { Text "/home/notforest/Documents/forest-riscv/src/debug/dbg_controller.vhd" 88 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1726765772885 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "cpu:CPU_Inst\|dbg_controller:DBG_CONTROLLER_Inst\|r_odata\[26\] " "LATCH primitive \"cpu:CPU_Inst\|dbg_controller:DBG_CONTROLLER_Inst\|r_odata\[26\]\" is permanently enabled" {  } { { "src/debug/dbg_controller.vhd" "" { Text "/home/notforest/Documents/forest-riscv/src/debug/dbg_controller.vhd" 88 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1726765772885 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "cpu:CPU_Inst\|dbg_controller:DBG_CONTROLLER_Inst\|r_odata\[27\] " "LATCH primitive \"cpu:CPU_Inst\|dbg_controller:DBG_CONTROLLER_Inst\|r_odata\[27\]\" is permanently enabled" {  } { { "src/debug/dbg_controller.vhd" "" { Text "/home/notforest/Documents/forest-riscv/src/debug/dbg_controller.vhd" 88 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1726765772885 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "cpu:CPU_Inst\|dbg_controller:DBG_CONTROLLER_Inst\|r_odata\[28\] " "LATCH primitive \"cpu:CPU_Inst\|dbg_controller:DBG_CONTROLLER_Inst\|r_odata\[28\]\" is permanently enabled" {  } { { "src/debug/dbg_controller.vhd" "" { Text "/home/notforest/Documents/forest-riscv/src/debug/dbg_controller.vhd" 88 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1726765772886 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "cpu:CPU_Inst\|dbg_controller:DBG_CONTROLLER_Inst\|r_odata\[29\] " "LATCH primitive \"cpu:CPU_Inst\|dbg_controller:DBG_CONTROLLER_Inst\|r_odata\[29\]\" is permanently enabled" {  } { { "src/debug/dbg_controller.vhd" "" { Text "/home/notforest/Documents/forest-riscv/src/debug/dbg_controller.vhd" 88 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1726765772886 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "cpu:CPU_Inst\|dbg_controller:DBG_CONTROLLER_Inst\|r_odata\[30\] " "LATCH primitive \"cpu:CPU_Inst\|dbg_controller:DBG_CONTROLLER_Inst\|r_odata\[30\]\" is permanently enabled" {  } { { "src/debug/dbg_controller.vhd" "" { Text "/home/notforest/Documents/forest-riscv/src/debug/dbg_controller.vhd" 88 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1726765772886 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "cpu:CPU_Inst\|dbg_controller:DBG_CONTROLLER_Inst\|r_odata\[31\] " "LATCH primitive \"cpu:CPU_Inst\|dbg_controller:DBG_CONTROLLER_Inst\|r_odata\[31\]\" is permanently enabled" {  } { { "src/debug/dbg_controller.vhd" "" { Text "/home/notforest/Documents/forest-riscv/src/debug/dbg_controller.vhd" 88 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1726765772886 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "cpu:CPU_Inst\|dbg_controller:DBG_CONTROLLER_Inst\|o_dbg\[8\] " "LATCH primitive \"cpu:CPU_Inst\|dbg_controller:DBG_CONTROLLER_Inst\|o_dbg\[8\]\" is permanently enabled" {  } { { "src/debug/dbg_controller.vhd" "" { Text "/home/notforest/Documents/forest-riscv/src/debug/dbg_controller.vhd" 88 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1726765772886 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "jtag_debug_sys:JTAG_DEBUG_SYS_Inst\|jtag_debug_sys_master_0:master_0\|altera_avalon_st_bytes_to_packets:b2p\|received_varchannel data_in GND " "Reduced register \"jtag_debug_sys:JTAG_DEBUG_SYS_Inst\|jtag_debug_sys_master_0:master_0\|altera_avalon_st_bytes_to_packets:b2p\|received_varchannel\" with stuck data_in port to stuck value GND" {  } { { "jtag_debug_sys/synthesis/submodules/altera_avalon_st_bytes_to_packets.v" "" { Text "/home/notforest/Documents/forest-riscv/jtag_debug_sys/synthesis/submodules/altera_avalon_st_bytes_to_packets.v" 46 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1726765773181 "|binding_vendor|jtag_debug_sys:JTAG_DEBUG_SYS_Inst|jtag_debug_sys_master_0:master_0|altera_avalon_st_bytes_to_packets:b2p|received_varchannel"}
{ "Info" "IMLS_MLS_DUP_REG_INFO_HDR" "" "Duplicate registers merged to single register" { { "Info" "IMLS_MLS_DUP_REG_INFO" "jtag_debug_sys:JTAG_DEBUG_SYS_Inst\|jtag_debug_sys_master_0:master_0\|altera_avalon_st_packets_to_bytes:p2b\|stored_channel\[1\] jtag_debug_sys:JTAG_DEBUG_SYS_Inst\|jtag_debug_sys_master_0:master_0\|altera_avalon_st_packets_to_bytes:p2b\|stored_channel\[2\] " "Duplicate register \"jtag_debug_sys:JTAG_DEBUG_SYS_Inst\|jtag_debug_sys_master_0:master_0\|altera_avalon_st_packets_to_bytes:p2b\|stored_channel\[1\]\" merged to single register \"jtag_debug_sys:JTAG_DEBUG_SYS_Inst\|jtag_debug_sys_master_0:master_0\|altera_avalon_st_packets_to_bytes:p2b\|stored_channel\[2\]\"" {  } { { "jtag_debug_sys/synthesis/submodules/altera_avalon_st_packets_to_bytes.v" "" { Text "/home/notforest/Documents/forest-riscv/jtag_debug_sys/synthesis/submodules/altera_avalon_st_packets_to_bytes.v" 178 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1726765773307 "|binding_vendor|jtag_debug_sys:JTAG_DEBUG_SYS_Inst|jtag_debug_sys_master_0:master_0|altera_avalon_st_packets_to_bytes:p2b|stored_channel[1]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "jtag_debug_sys:JTAG_DEBUG_SYS_Inst\|jtag_debug_sys_master_0:master_0\|altera_avalon_st_packets_to_bytes:p2b\|stored_channel\[2\] jtag_debug_sys:JTAG_DEBUG_SYS_Inst\|jtag_debug_sys_master_0:master_0\|altera_avalon_st_packets_to_bytes:p2b\|stored_channel\[3\] " "Duplicate register \"jtag_debug_sys:JTAG_DEBUG_SYS_Inst\|jtag_debug_sys_master_0:master_0\|altera_avalon_st_packets_to_bytes:p2b\|stored_channel\[2\]\" merged to single register \"jtag_debug_sys:JTAG_DEBUG_SYS_Inst\|jtag_debug_sys_master_0:master_0\|altera_avalon_st_packets_to_bytes:p2b\|stored_channel\[3\]\"" {  } { { "jtag_debug_sys/synthesis/submodules/altera_avalon_st_packets_to_bytes.v" "" { Text "/home/notforest/Documents/forest-riscv/jtag_debug_sys/synthesis/submodules/altera_avalon_st_packets_to_bytes.v" 178 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1726765773307 "|binding_vendor|jtag_debug_sys:JTAG_DEBUG_SYS_Inst|jtag_debug_sys_master_0:master_0|altera_avalon_st_packets_to_bytes:p2b|stored_channel[2]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "jtag_debug_sys:JTAG_DEBUG_SYS_Inst\|jtag_debug_sys_master_0:master_0\|altera_avalon_st_packets_to_bytes:p2b\|stored_channel\[3\] jtag_debug_sys:JTAG_DEBUG_SYS_Inst\|jtag_debug_sys_master_0:master_0\|altera_avalon_st_packets_to_bytes:p2b\|stored_channel\[4\] " "Duplicate register \"jtag_debug_sys:JTAG_DEBUG_SYS_Inst\|jtag_debug_sys_master_0:master_0\|altera_avalon_st_packets_to_bytes:p2b\|stored_channel\[3\]\" merged to single register \"jtag_debug_sys:JTAG_DEBUG_SYS_Inst\|jtag_debug_sys_master_0:master_0\|altera_avalon_st_packets_to_bytes:p2b\|stored_channel\[4\]\"" {  } { { "jtag_debug_sys/synthesis/submodules/altera_avalon_st_packets_to_bytes.v" "" { Text "/home/notforest/Documents/forest-riscv/jtag_debug_sys/synthesis/submodules/altera_avalon_st_packets_to_bytes.v" 178 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1726765773307 "|binding_vendor|jtag_debug_sys:JTAG_DEBUG_SYS_Inst|jtag_debug_sys_master_0:master_0|altera_avalon_st_packets_to_bytes:p2b|stored_channel[3]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "jtag_debug_sys:JTAG_DEBUG_SYS_Inst\|jtag_debug_sys_master_0:master_0\|altera_avalon_st_packets_to_bytes:p2b\|stored_channel\[4\] jtag_debug_sys:JTAG_DEBUG_SYS_Inst\|jtag_debug_sys_master_0:master_0\|altera_avalon_st_packets_to_bytes:p2b\|stored_channel\[5\] " "Duplicate register \"jtag_debug_sys:JTAG_DEBUG_SYS_Inst\|jtag_debug_sys_master_0:master_0\|altera_avalon_st_packets_to_bytes:p2b\|stored_channel\[4\]\" merged to single register \"jtag_debug_sys:JTAG_DEBUG_SYS_Inst\|jtag_debug_sys_master_0:master_0\|altera_avalon_st_packets_to_bytes:p2b\|stored_channel\[5\]\"" {  } { { "jtag_debug_sys/synthesis/submodules/altera_avalon_st_packets_to_bytes.v" "" { Text "/home/notforest/Documents/forest-riscv/jtag_debug_sys/synthesis/submodules/altera_avalon_st_packets_to_bytes.v" 178 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1726765773307 "|binding_vendor|jtag_debug_sys:JTAG_DEBUG_SYS_Inst|jtag_debug_sys_master_0:master_0|altera_avalon_st_packets_to_bytes:p2b|stored_channel[4]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "jtag_debug_sys:JTAG_DEBUG_SYS_Inst\|jtag_debug_sys_master_0:master_0\|altera_avalon_st_packets_to_bytes:p2b\|stored_channel\[5\] jtag_debug_sys:JTAG_DEBUG_SYS_Inst\|jtag_debug_sys_master_0:master_0\|altera_avalon_st_packets_to_bytes:p2b\|stored_channel\[6\] " "Duplicate register \"jtag_debug_sys:JTAG_DEBUG_SYS_Inst\|jtag_debug_sys_master_0:master_0\|altera_avalon_st_packets_to_bytes:p2b\|stored_channel\[5\]\" merged to single register \"jtag_debug_sys:JTAG_DEBUG_SYS_Inst\|jtag_debug_sys_master_0:master_0\|altera_avalon_st_packets_to_bytes:p2b\|stored_channel\[6\]\"" {  } { { "jtag_debug_sys/synthesis/submodules/altera_avalon_st_packets_to_bytes.v" "" { Text "/home/notforest/Documents/forest-riscv/jtag_debug_sys/synthesis/submodules/altera_avalon_st_packets_to_bytes.v" 178 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1726765773307 "|binding_vendor|jtag_debug_sys:JTAG_DEBUG_SYS_Inst|jtag_debug_sys_master_0:master_0|altera_avalon_st_packets_to_bytes:p2b|stored_channel[5]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "jtag_debug_sys:JTAG_DEBUG_SYS_Inst\|jtag_debug_sys_master_0:master_0\|altera_avalon_st_packets_to_bytes:p2b\|stored_channel\[6\] jtag_debug_sys:JTAG_DEBUG_SYS_Inst\|jtag_debug_sys_master_0:master_0\|altera_avalon_st_packets_to_bytes:p2b\|stored_channel\[7\] " "Duplicate register \"jtag_debug_sys:JTAG_DEBUG_SYS_Inst\|jtag_debug_sys_master_0:master_0\|altera_avalon_st_packets_to_bytes:p2b\|stored_channel\[6\]\" merged to single register \"jtag_debug_sys:JTAG_DEBUG_SYS_Inst\|jtag_debug_sys_master_0:master_0\|altera_avalon_st_packets_to_bytes:p2b\|stored_channel\[7\]\"" {  } { { "jtag_debug_sys/synthesis/submodules/altera_avalon_st_packets_to_bytes.v" "" { Text "/home/notforest/Documents/forest-riscv/jtag_debug_sys/synthesis/submodules/altera_avalon_st_packets_to_bytes.v" 178 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1726765773307 "|binding_vendor|jtag_debug_sys:JTAG_DEBUG_SYS_Inst|jtag_debug_sys_master_0:master_0|altera_avalon_st_packets_to_bytes:p2b|stored_channel[6]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "jtag_debug_sys:JTAG_DEBUG_SYS_Inst\|jtag_debug_sys_master_0:master_0\|altera_avalon_st_packets_to_bytes:p2b\|stored_channel\[7\] jtag_debug_sys:JTAG_DEBUG_SYS_Inst\|jtag_debug_sys_master_0:master_0\|altera_avalon_st_packets_to_bytes:p2b\|stored_channel\[0\] " "Duplicate register \"jtag_debug_sys:JTAG_DEBUG_SYS_Inst\|jtag_debug_sys_master_0:master_0\|altera_avalon_st_packets_to_bytes:p2b\|stored_channel\[7\]\" merged to single register \"jtag_debug_sys:JTAG_DEBUG_SYS_Inst\|jtag_debug_sys_master_0:master_0\|altera_avalon_st_packets_to_bytes:p2b\|stored_channel\[0\]\"" {  } { { "jtag_debug_sys/synthesis/submodules/altera_avalon_st_packets_to_bytes.v" "" { Text "/home/notforest/Documents/forest-riscv/jtag_debug_sys/synthesis/submodules/altera_avalon_st_packets_to_bytes.v" 178 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1726765773307 "|binding_vendor|jtag_debug_sys:JTAG_DEBUG_SYS_Inst|jtag_debug_sys_master_0:master_0|altera_avalon_st_packets_to_bytes:p2b|stored_channel[7]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "jtag_debug_sys:JTAG_DEBUG_SYS_Inst\|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:pio_data_s1_agent_rsp_fifo\|mem\[1\]\[76\] jtag_debug_sys:JTAG_DEBUG_SYS_Inst\|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:pio_data_s1_agent_rsp_fifo\|mem\[1\]\[105\] " "Duplicate register \"jtag_debug_sys:JTAG_DEBUG_SYS_Inst\|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:pio_data_s1_agent_rsp_fifo\|mem\[1\]\[76\]\" merged to single register \"jtag_debug_sys:JTAG_DEBUG_SYS_Inst\|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:pio_data_s1_agent_rsp_fifo\|mem\[1\]\[105\]\"" {  } { { "jtag_debug_sys/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "/home/notforest/Documents/forest-riscv/jtag_debug_sys/synthesis/submodules/altera_avalon_sc_fifo.v" 320 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1726765773307 "|binding_vendor|jtag_debug_sys:JTAG_DEBUG_SYS_Inst|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_data_s1_agent_rsp_fifo|mem[1][76]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "jtag_debug_sys:JTAG_DEBUG_SYS_Inst\|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:pio_data_s1_agent_rsp_fifo\|mem\[1\]\[68\] jtag_debug_sys:JTAG_DEBUG_SYS_Inst\|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:pio_data_s1_agent_rsp_fifo\|mem\[1\]\[75\] " "Duplicate register \"jtag_debug_sys:JTAG_DEBUG_SYS_Inst\|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:pio_data_s1_agent_rsp_fifo\|mem\[1\]\[68\]\" merged to single register \"jtag_debug_sys:JTAG_DEBUG_SYS_Inst\|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:pio_data_s1_agent_rsp_fifo\|mem\[1\]\[75\]\"" {  } { { "jtag_debug_sys/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "/home/notforest/Documents/forest-riscv/jtag_debug_sys/synthesis/submodules/altera_avalon_sc_fifo.v" 320 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1726765773307 "|binding_vendor|jtag_debug_sys:JTAG_DEBUG_SYS_Inst|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_data_s1_agent_rsp_fifo|mem[1][68]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "jtag_debug_sys:JTAG_DEBUG_SYS_Inst\|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:pio_data_s1_agent_rsp_fifo\|mem\[1\]\[74\] jtag_debug_sys:JTAG_DEBUG_SYS_Inst\|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:pio_data_s1_agent_rsp_fifo\|mem\[1\]\[75\] " "Duplicate register \"jtag_debug_sys:JTAG_DEBUG_SYS_Inst\|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:pio_data_s1_agent_rsp_fifo\|mem\[1\]\[74\]\" merged to single register \"jtag_debug_sys:JTAG_DEBUG_SYS_Inst\|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:pio_data_s1_agent_rsp_fifo\|mem\[1\]\[75\]\"" {  } { { "jtag_debug_sys/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "/home/notforest/Documents/forest-riscv/jtag_debug_sys/synthesis/submodules/altera_avalon_sc_fifo.v" 320 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1726765773307 "|binding_vendor|jtag_debug_sys:JTAG_DEBUG_SYS_Inst|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_data_s1_agent_rsp_fifo|mem[1][74]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "jtag_debug_sys:JTAG_DEBUG_SYS_Inst\|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:pio_arg_s1_agent_rsp_fifo\|mem\[1\]\[76\] jtag_debug_sys:JTAG_DEBUG_SYS_Inst\|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:pio_arg_s1_agent_rsp_fifo\|mem\[1\]\[105\] " "Duplicate register \"jtag_debug_sys:JTAG_DEBUG_SYS_Inst\|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:pio_arg_s1_agent_rsp_fifo\|mem\[1\]\[76\]\" merged to single register \"jtag_debug_sys:JTAG_DEBUG_SYS_Inst\|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:pio_arg_s1_agent_rsp_fifo\|mem\[1\]\[105\]\"" {  } { { "jtag_debug_sys/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "/home/notforest/Documents/forest-riscv/jtag_debug_sys/synthesis/submodules/altera_avalon_sc_fifo.v" 320 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1726765773307 "|binding_vendor|jtag_debug_sys:JTAG_DEBUG_SYS_Inst|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_arg_s1_agent_rsp_fifo|mem[1][76]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "jtag_debug_sys:JTAG_DEBUG_SYS_Inst\|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:pio_arg_s1_agent_rsp_fifo\|mem\[1\]\[74\] jtag_debug_sys:JTAG_DEBUG_SYS_Inst\|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:pio_arg_s1_agent_rsp_fifo\|mem\[1\]\[75\] " "Duplicate register \"jtag_debug_sys:JTAG_DEBUG_SYS_Inst\|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:pio_arg_s1_agent_rsp_fifo\|mem\[1\]\[74\]\" merged to single register \"jtag_debug_sys:JTAG_DEBUG_SYS_Inst\|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:pio_arg_s1_agent_rsp_fifo\|mem\[1\]\[75\]\"" {  } { { "jtag_debug_sys/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "/home/notforest/Documents/forest-riscv/jtag_debug_sys/synthesis/submodules/altera_avalon_sc_fifo.v" 320 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1726765773307 "|binding_vendor|jtag_debug_sys:JTAG_DEBUG_SYS_Inst|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_arg_s1_agent_rsp_fifo|mem[1][74]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "jtag_debug_sys:JTAG_DEBUG_SYS_Inst\|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:pio_arg_s1_agent_rsp_fifo\|mem\[1\]\[68\] jtag_debug_sys:JTAG_DEBUG_SYS_Inst\|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:pio_arg_s1_agent_rsp_fifo\|mem\[1\]\[75\] " "Duplicate register \"jtag_debug_sys:JTAG_DEBUG_SYS_Inst\|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:pio_arg_s1_agent_rsp_fifo\|mem\[1\]\[68\]\" merged to single register \"jtag_debug_sys:JTAG_DEBUG_SYS_Inst\|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:pio_arg_s1_agent_rsp_fifo\|mem\[1\]\[75\]\"" {  } { { "jtag_debug_sys/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "/home/notforest/Documents/forest-riscv/jtag_debug_sys/synthesis/submodules/altera_avalon_sc_fifo.v" 320 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1726765773307 "|binding_vendor|jtag_debug_sys:JTAG_DEBUG_SYS_Inst|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_arg_s1_agent_rsp_fifo|mem[1][68]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "jtag_debug_sys:JTAG_DEBUG_SYS_Inst\|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:pio_cmd_s1_agent_rsp_fifo\|mem\[1\]\[76\] jtag_debug_sys:JTAG_DEBUG_SYS_Inst\|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:pio_cmd_s1_agent_rsp_fifo\|mem\[1\]\[105\] " "Duplicate register \"jtag_debug_sys:JTAG_DEBUG_SYS_Inst\|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:pio_cmd_s1_agent_rsp_fifo\|mem\[1\]\[76\]\" merged to single register \"jtag_debug_sys:JTAG_DEBUG_SYS_Inst\|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:pio_cmd_s1_agent_rsp_fifo\|mem\[1\]\[105\]\"" {  } { { "jtag_debug_sys/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "/home/notforest/Documents/forest-riscv/jtag_debug_sys/synthesis/submodules/altera_avalon_sc_fifo.v" 320 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1726765773307 "|binding_vendor|jtag_debug_sys:JTAG_DEBUG_SYS_Inst|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_cmd_s1_agent_rsp_fifo|mem[1][76]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "jtag_debug_sys:JTAG_DEBUG_SYS_Inst\|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:pio_cmd_s1_agent_rsp_fifo\|mem\[1\]\[74\] jtag_debug_sys:JTAG_DEBUG_SYS_Inst\|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:pio_cmd_s1_agent_rsp_fifo\|mem\[1\]\[75\] " "Duplicate register \"jtag_debug_sys:JTAG_DEBUG_SYS_Inst\|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:pio_cmd_s1_agent_rsp_fifo\|mem\[1\]\[74\]\" merged to single register \"jtag_debug_sys:JTAG_DEBUG_SYS_Inst\|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:pio_cmd_s1_agent_rsp_fifo\|mem\[1\]\[75\]\"" {  } { { "jtag_debug_sys/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "/home/notforest/Documents/forest-riscv/jtag_debug_sys/synthesis/submodules/altera_avalon_sc_fifo.v" 320 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1726765773307 "|binding_vendor|jtag_debug_sys:JTAG_DEBUG_SYS_Inst|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_cmd_s1_agent_rsp_fifo|mem[1][74]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "jtag_debug_sys:JTAG_DEBUG_SYS_Inst\|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:pio_cmd_s1_agent_rsp_fifo\|mem\[1\]\[68\] jtag_debug_sys:JTAG_DEBUG_SYS_Inst\|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:pio_cmd_s1_agent_rsp_fifo\|mem\[1\]\[75\] " "Duplicate register \"jtag_debug_sys:JTAG_DEBUG_SYS_Inst\|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:pio_cmd_s1_agent_rsp_fifo\|mem\[1\]\[68\]\" merged to single register \"jtag_debug_sys:JTAG_DEBUG_SYS_Inst\|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:pio_cmd_s1_agent_rsp_fifo\|mem\[1\]\[75\]\"" {  } { { "jtag_debug_sys/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "/home/notforest/Documents/forest-riscv/jtag_debug_sys/synthesis/submodules/altera_avalon_sc_fifo.v" 320 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1726765773307 "|binding_vendor|jtag_debug_sys:JTAG_DEBUG_SYS_Inst|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_cmd_s1_agent_rsp_fifo|mem[1][68]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "cpu:CPU_Inst\|decode_stage:DECODE_STAGE_Inst\|register_file:FILE_REG_Inst\|w_decode.dbus\[4\] cpu:CPU_Inst\|decode_stage:DECODE_STAGE_Inst\|o_decode.dbus\[4\] " "Duplicate register \"cpu:CPU_Inst\|decode_stage:DECODE_STAGE_Inst\|register_file:FILE_REG_Inst\|w_decode.dbus\[4\]\" merged to single register \"cpu:CPU_Inst\|decode_stage:DECODE_STAGE_Inst\|o_decode.dbus\[4\]\"" {  } { { "src/core/register_file.vhd" "" { Text "/home/notforest/Documents/forest-riscv/src/core/register_file.vhd" 56 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1726765773307 "|binding_vendor|cpu:CPU_Inst|decode_stage:DECODE_STAGE_Inst|register_file:FILE_REG_Inst|w_decode.dbus[4]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "cpu:CPU_Inst\|decode_stage:DECODE_STAGE_Inst\|register_file:FILE_REG_Inst\|w_decode.dbus\[3\] cpu:CPU_Inst\|decode_stage:DECODE_STAGE_Inst\|o_decode.dbus\[3\] " "Duplicate register \"cpu:CPU_Inst\|decode_stage:DECODE_STAGE_Inst\|register_file:FILE_REG_Inst\|w_decode.dbus\[3\]\" merged to single register \"cpu:CPU_Inst\|decode_stage:DECODE_STAGE_Inst\|o_decode.dbus\[3\]\"" {  } { { "src/core/register_file.vhd" "" { Text "/home/notforest/Documents/forest-riscv/src/core/register_file.vhd" 56 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1726765773307 "|binding_vendor|cpu:CPU_Inst|decode_stage:DECODE_STAGE_Inst|register_file:FILE_REG_Inst|w_decode.dbus[3]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "cpu:CPU_Inst\|decode_stage:DECODE_STAGE_Inst\|register_file:FILE_REG_Inst\|w_decode.dbus\[2\] cpu:CPU_Inst\|decode_stage:DECODE_STAGE_Inst\|o_decode.dbus\[2\] " "Duplicate register \"cpu:CPU_Inst\|decode_stage:DECODE_STAGE_Inst\|register_file:FILE_REG_Inst\|w_decode.dbus\[2\]\" merged to single register \"cpu:CPU_Inst\|decode_stage:DECODE_STAGE_Inst\|o_decode.dbus\[2\]\"" {  } { { "src/core/register_file.vhd" "" { Text "/home/notforest/Documents/forest-riscv/src/core/register_file.vhd" 56 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1726765773307 "|binding_vendor|cpu:CPU_Inst|decode_stage:DECODE_STAGE_Inst|register_file:FILE_REG_Inst|w_decode.dbus[2]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "cpu:CPU_Inst\|decode_stage:DECODE_STAGE_Inst\|register_file:FILE_REG_Inst\|w_decode.dbus\[1\] cpu:CPU_Inst\|decode_stage:DECODE_STAGE_Inst\|o_decode.dbus\[1\] " "Duplicate register \"cpu:CPU_Inst\|decode_stage:DECODE_STAGE_Inst\|register_file:FILE_REG_Inst\|w_decode.dbus\[1\]\" merged to single register \"cpu:CPU_Inst\|decode_stage:DECODE_STAGE_Inst\|o_decode.dbus\[1\]\"" {  } { { "src/core/register_file.vhd" "" { Text "/home/notforest/Documents/forest-riscv/src/core/register_file.vhd" 56 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1726765773307 "|binding_vendor|cpu:CPU_Inst|decode_stage:DECODE_STAGE_Inst|register_file:FILE_REG_Inst|w_decode.dbus[1]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "cpu:CPU_Inst\|decode_stage:DECODE_STAGE_Inst\|register_file:FILE_REG_Inst\|w_decode.dbus\[0\] cpu:CPU_Inst\|decode_stage:DECODE_STAGE_Inst\|o_decode.dbus\[0\] " "Duplicate register \"cpu:CPU_Inst\|decode_stage:DECODE_STAGE_Inst\|register_file:FILE_REG_Inst\|w_decode.dbus\[0\]\" merged to single register \"cpu:CPU_Inst\|decode_stage:DECODE_STAGE_Inst\|o_decode.dbus\[0\]\"" {  } { { "src/core/register_file.vhd" "" { Text "/home/notforest/Documents/forest-riscv/src/core/register_file.vhd" 56 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1726765773307 "|binding_vendor|cpu:CPU_Inst|decode_stage:DECODE_STAGE_Inst|register_file:FILE_REG_Inst|w_decode.dbus[0]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "cpu:CPU_Inst\|decode_stage:DECODE_STAGE_Inst\|register_file:FILE_REG_Inst\|comparator:COMPARATOR_Inst\|r_cmp.lt cpu:CPU_Inst\|decode_stage:DECODE_STAGE_Inst\|register_file:FILE_REG_Inst\|comparator:COMPARATOR_Inst\|r_cmp.ltu " "Duplicate register \"cpu:CPU_Inst\|decode_stage:DECODE_STAGE_Inst\|register_file:FILE_REG_Inst\|comparator:COMPARATOR_Inst\|r_cmp.lt\" merged to single register \"cpu:CPU_Inst\|decode_stage:DECODE_STAGE_Inst\|register_file:FILE_REG_Inst\|comparator:COMPARATOR_Inst\|r_cmp.ltu\"" {  } { { "src/core/comparator.vhd" "" { Text "/home/notforest/Documents/forest-riscv/src/core/comparator.vhd" 53 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1726765773307 "|binding_vendor|cpu:CPU_Inst|decode_stage:DECODE_STAGE_Inst|register_file:FILE_REG_Inst|comparator:COMPARATOR_Inst|r_cmp.lt"}  } {  } 0 13005 "Duplicate registers merged to single register" 0 0 "Analysis & Synthesis" 0 -1 1726765773307 ""}
{ "Info" "IMLS_MLS_DUP_REG_INFO_HDR" "" "Duplicate registers merged to single register" { { "Info" "IMLS_MLS_DUP_REG_INFO" "jtag_debug_sys:JTAG_DEBUG_SYS_Inst\|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:pio_arg_s1_translator\|waitrequest_reset_override jtag_debug_sys:JTAG_DEBUG_SYS_Inst\|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:master_0_master_agent\|hold_waitrequest " "Duplicate register \"jtag_debug_sys:JTAG_DEBUG_SYS_Inst\|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:pio_arg_s1_translator\|waitrequest_reset_override\" merged to single register \"jtag_debug_sys:JTAG_DEBUG_SYS_Inst\|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:master_0_master_agent\|hold_waitrequest\"" {  } { { "jtag_debug_sys/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "/home/notforest/Documents/forest-riscv/jtag_debug_sys/synthesis/submodules/altera_merlin_slave_translator.sv" 294 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1726765773323 "|binding_vendor|jtag_debug_sys:JTAG_DEBUG_SYS_Inst|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_arg_s1_translator|waitrequest_reset_override"} { "Info" "IMLS_MLS_DUP_REG_INFO" "jtag_debug_sys:JTAG_DEBUG_SYS_Inst\|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:pio_cmd_s1_translator\|waitrequest_reset_override jtag_debug_sys:JTAG_DEBUG_SYS_Inst\|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:master_0_master_agent\|hold_waitrequest " "Duplicate register \"jtag_debug_sys:JTAG_DEBUG_SYS_Inst\|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:pio_cmd_s1_translator\|waitrequest_reset_override\" merged to single register \"jtag_debug_sys:JTAG_DEBUG_SYS_Inst\|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:master_0_master_agent\|hold_waitrequest\"" {  } { { "jtag_debug_sys/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "/home/notforest/Documents/forest-riscv/jtag_debug_sys/synthesis/submodules/altera_merlin_slave_translator.sv" 294 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1726765773323 "|binding_vendor|jtag_debug_sys:JTAG_DEBUG_SYS_Inst|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_cmd_s1_translator|waitrequest_reset_override"} { "Info" "IMLS_MLS_DUP_REG_INFO" "jtag_debug_sys:JTAG_DEBUG_SYS_Inst\|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:pio_data_s1_translator\|waitrequest_reset_override jtag_debug_sys:JTAG_DEBUG_SYS_Inst\|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:master_0_master_agent\|hold_waitrequest " "Duplicate register \"jtag_debug_sys:JTAG_DEBUG_SYS_Inst\|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:pio_data_s1_translator\|waitrequest_reset_override\" merged to single register \"jtag_debug_sys:JTAG_DEBUG_SYS_Inst\|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:master_0_master_agent\|hold_waitrequest\"" {  } { { "jtag_debug_sys/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "/home/notforest/Documents/forest-riscv/jtag_debug_sys/synthesis/submodules/altera_merlin_slave_translator.sv" 294 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1726765773323 "|binding_vendor|jtag_debug_sys:JTAG_DEBUG_SYS_Inst|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_data_s1_translator|waitrequest_reset_override"} { "Info" "IMLS_MLS_DUP_REG_INFO" "jtag_debug_sys:JTAG_DEBUG_SYS_Inst\|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_traffic_limiter:master_0_master_limiter\|last_dest_id\[0\] jtag_debug_sys:JTAG_DEBUG_SYS_Inst\|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_traffic_limiter:master_0_master_limiter\|last_channel\[0\] " "Duplicate register \"jtag_debug_sys:JTAG_DEBUG_SYS_Inst\|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_traffic_limiter:master_0_master_limiter\|last_dest_id\[0\]\" merged to single register \"jtag_debug_sys:JTAG_DEBUG_SYS_Inst\|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_traffic_limiter:master_0_master_limiter\|last_channel\[0\]\"" {  } { { "jtag_debug_sys/synthesis/submodules/altera_merlin_traffic_limiter.sv" "" { Text "/home/notforest/Documents/forest-riscv/jtag_debug_sys/synthesis/submodules/altera_merlin_traffic_limiter.sv" 222 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1726765773323 "|binding_vendor|jtag_debug_sys:JTAG_DEBUG_SYS_Inst|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:master_0_master_limiter|last_dest_id[0]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "jtag_debug_sys:JTAG_DEBUG_SYS_Inst\|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_traffic_limiter:master_0_master_limiter\|last_dest_id\[1\] jtag_debug_sys:JTAG_DEBUG_SYS_Inst\|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_traffic_limiter:master_0_master_limiter\|last_channel\[2\] " "Duplicate register \"jtag_debug_sys:JTAG_DEBUG_SYS_Inst\|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_traffic_limiter:master_0_master_limiter\|last_dest_id\[1\]\" merged to single register \"jtag_debug_sys:JTAG_DEBUG_SYS_Inst\|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_traffic_limiter:master_0_master_limiter\|last_channel\[2\]\"" {  } { { "jtag_debug_sys/synthesis/submodules/altera_merlin_traffic_limiter.sv" "" { Text "/home/notforest/Documents/forest-riscv/jtag_debug_sys/synthesis/submodules/altera_merlin_traffic_limiter.sv" 222 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1726765773323 "|binding_vendor|jtag_debug_sys:JTAG_DEBUG_SYS_Inst|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:master_0_master_limiter|last_dest_id[1]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "jtag_debug_sys:JTAG_DEBUG_SYS_Inst\|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:pio_cmd_s1_agent_rsp_fifo\|mem\[0\]\[76\] jtag_debug_sys:JTAG_DEBUG_SYS_Inst\|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:pio_cmd_s1_agent_rsp_fifo\|mem\[0\]\[105\] " "Duplicate register \"jtag_debug_sys:JTAG_DEBUG_SYS_Inst\|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:pio_cmd_s1_agent_rsp_fifo\|mem\[0\]\[76\]\" merged to single register \"jtag_debug_sys:JTAG_DEBUG_SYS_Inst\|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:pio_cmd_s1_agent_rsp_fifo\|mem\[0\]\[105\]\"" {  } { { "jtag_debug_sys/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "/home/notforest/Documents/forest-riscv/jtag_debug_sys/synthesis/submodules/altera_avalon_sc_fifo.v" 306 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1726765773323 "|binding_vendor|jtag_debug_sys:JTAG_DEBUG_SYS_Inst|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_cmd_s1_agent_rsp_fifo|mem[0][76]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "jtag_debug_sys:JTAG_DEBUG_SYS_Inst\|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:pio_cmd_s1_agent_rsp_fifo\|mem\[0\]\[74\] jtag_debug_sys:JTAG_DEBUG_SYS_Inst\|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:pio_cmd_s1_agent_rsp_fifo\|mem\[0\]\[68\] " "Duplicate register \"jtag_debug_sys:JTAG_DEBUG_SYS_Inst\|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:pio_cmd_s1_agent_rsp_fifo\|mem\[0\]\[74\]\" merged to single register \"jtag_debug_sys:JTAG_DEBUG_SYS_Inst\|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:pio_cmd_s1_agent_rsp_fifo\|mem\[0\]\[68\]\"" {  } { { "jtag_debug_sys/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "/home/notforest/Documents/forest-riscv/jtag_debug_sys/synthesis/submodules/altera_avalon_sc_fifo.v" 306 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1726765773323 "|binding_vendor|jtag_debug_sys:JTAG_DEBUG_SYS_Inst|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_cmd_s1_agent_rsp_fifo|mem[0][74]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "jtag_debug_sys:JTAG_DEBUG_SYS_Inst\|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:pio_cmd_s1_agent_rsp_fifo\|mem\[0\]\[75\] jtag_debug_sys:JTAG_DEBUG_SYS_Inst\|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:pio_cmd_s1_agent_rsp_fifo\|mem\[0\]\[68\] " "Duplicate register \"jtag_debug_sys:JTAG_DEBUG_SYS_Inst\|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:pio_cmd_s1_agent_rsp_fifo\|mem\[0\]\[75\]\" merged to single register \"jtag_debug_sys:JTAG_DEBUG_SYS_Inst\|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:pio_cmd_s1_agent_rsp_fifo\|mem\[0\]\[68\]\"" {  } { { "jtag_debug_sys/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "/home/notforest/Documents/forest-riscv/jtag_debug_sys/synthesis/submodules/altera_avalon_sc_fifo.v" 306 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1726765773323 "|binding_vendor|jtag_debug_sys:JTAG_DEBUG_SYS_Inst|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_cmd_s1_agent_rsp_fifo|mem[0][75]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "jtag_debug_sys:JTAG_DEBUG_SYS_Inst\|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:pio_arg_s1_agent_rsp_fifo\|mem\[0\]\[76\] jtag_debug_sys:JTAG_DEBUG_SYS_Inst\|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:pio_arg_s1_agent_rsp_fifo\|mem\[0\]\[105\] " "Duplicate register \"jtag_debug_sys:JTAG_DEBUG_SYS_Inst\|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:pio_arg_s1_agent_rsp_fifo\|mem\[0\]\[76\]\" merged to single register \"jtag_debug_sys:JTAG_DEBUG_SYS_Inst\|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:pio_arg_s1_agent_rsp_fifo\|mem\[0\]\[105\]\"" {  } { { "jtag_debug_sys/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "/home/notforest/Documents/forest-riscv/jtag_debug_sys/synthesis/submodules/altera_avalon_sc_fifo.v" 306 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1726765773323 "|binding_vendor|jtag_debug_sys:JTAG_DEBUG_SYS_Inst|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_arg_s1_agent_rsp_fifo|mem[0][76]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "jtag_debug_sys:JTAG_DEBUG_SYS_Inst\|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:pio_arg_s1_agent_rsp_fifo\|mem\[0\]\[74\] jtag_debug_sys:JTAG_DEBUG_SYS_Inst\|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:pio_arg_s1_agent_rsp_fifo\|mem\[0\]\[68\] " "Duplicate register \"jtag_debug_sys:JTAG_DEBUG_SYS_Inst\|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:pio_arg_s1_agent_rsp_fifo\|mem\[0\]\[74\]\" merged to single register \"jtag_debug_sys:JTAG_DEBUG_SYS_Inst\|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:pio_arg_s1_agent_rsp_fifo\|mem\[0\]\[68\]\"" {  } { { "jtag_debug_sys/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "/home/notforest/Documents/forest-riscv/jtag_debug_sys/synthesis/submodules/altera_avalon_sc_fifo.v" 306 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1726765773323 "|binding_vendor|jtag_debug_sys:JTAG_DEBUG_SYS_Inst|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_arg_s1_agent_rsp_fifo|mem[0][74]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "jtag_debug_sys:JTAG_DEBUG_SYS_Inst\|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:pio_arg_s1_agent_rsp_fifo\|mem\[0\]\[75\] jtag_debug_sys:JTAG_DEBUG_SYS_Inst\|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:pio_arg_s1_agent_rsp_fifo\|mem\[0\]\[68\] " "Duplicate register \"jtag_debug_sys:JTAG_DEBUG_SYS_Inst\|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:pio_arg_s1_agent_rsp_fifo\|mem\[0\]\[75\]\" merged to single register \"jtag_debug_sys:JTAG_DEBUG_SYS_Inst\|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:pio_arg_s1_agent_rsp_fifo\|mem\[0\]\[68\]\"" {  } { { "jtag_debug_sys/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "/home/notforest/Documents/forest-riscv/jtag_debug_sys/synthesis/submodules/altera_avalon_sc_fifo.v" 306 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1726765773323 "|binding_vendor|jtag_debug_sys:JTAG_DEBUG_SYS_Inst|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_arg_s1_agent_rsp_fifo|mem[0][75]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "jtag_debug_sys:JTAG_DEBUG_SYS_Inst\|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:pio_data_s1_agent_rsp_fifo\|mem\[0\]\[76\] jtag_debug_sys:JTAG_DEBUG_SYS_Inst\|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:pio_data_s1_agent_rsp_fifo\|mem\[0\]\[105\] " "Duplicate register \"jtag_debug_sys:JTAG_DEBUG_SYS_Inst\|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:pio_data_s1_agent_rsp_fifo\|mem\[0\]\[76\]\" merged to single register \"jtag_debug_sys:JTAG_DEBUG_SYS_Inst\|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:pio_data_s1_agent_rsp_fifo\|mem\[0\]\[105\]\"" {  } { { "jtag_debug_sys/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "/home/notforest/Documents/forest-riscv/jtag_debug_sys/synthesis/submodules/altera_avalon_sc_fifo.v" 306 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1726765773323 "|binding_vendor|jtag_debug_sys:JTAG_DEBUG_SYS_Inst|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_data_s1_agent_rsp_fifo|mem[0][76]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "jtag_debug_sys:JTAG_DEBUG_SYS_Inst\|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:pio_data_s1_agent_rsp_fifo\|mem\[0\]\[74\] jtag_debug_sys:JTAG_DEBUG_SYS_Inst\|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:pio_data_s1_agent_rsp_fifo\|mem\[0\]\[68\] " "Duplicate register \"jtag_debug_sys:JTAG_DEBUG_SYS_Inst\|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:pio_data_s1_agent_rsp_fifo\|mem\[0\]\[74\]\" merged to single register \"jtag_debug_sys:JTAG_DEBUG_SYS_Inst\|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:pio_data_s1_agent_rsp_fifo\|mem\[0\]\[68\]\"" {  } { { "jtag_debug_sys/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "/home/notforest/Documents/forest-riscv/jtag_debug_sys/synthesis/submodules/altera_avalon_sc_fifo.v" 306 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1726765773323 "|binding_vendor|jtag_debug_sys:JTAG_DEBUG_SYS_Inst|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_data_s1_agent_rsp_fifo|mem[0][74]"} { "Info" "IMLS_MLS_DUP_REG_INFO" "jtag_debug_sys:JTAG_DEBUG_SYS_Inst\|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:pio_data_s1_agent_rsp_fifo\|mem\[0\]\[75\] jtag_debug_sys:JTAG_DEBUG_SYS_Inst\|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:pio_data_s1_agent_rsp_fifo\|mem\[0\]\[68\] " "Duplicate register \"jtag_debug_sys:JTAG_DEBUG_SYS_Inst\|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:pio_data_s1_agent_rsp_fifo\|mem\[0\]\[75\]\" merged to single register \"jtag_debug_sys:JTAG_DEBUG_SYS_Inst\|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:pio_data_s1_agent_rsp_fifo\|mem\[0\]\[68\]\"" {  } { { "jtag_debug_sys/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "/home/notforest/Documents/forest-riscv/jtag_debug_sys/synthesis/submodules/altera_avalon_sc_fifo.v" 306 -1 0 } }  } 0 13350 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "Design Software" 0 -1 1726765773323 "|binding_vendor|jtag_debug_sys:JTAG_DEBUG_SYS_Inst|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_data_s1_agent_rsp_fifo|mem[0][75]"}  } {  } 0 13005 "Duplicate registers merged to single register" 0 0 "Analysis & Synthesis" 0 -1 1726765773323 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "jtag_debug_sys:JTAG_DEBUG_SYS_Inst\|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:pio_data_s1_agent_rsp_fifo\|mem\[1\]\[75\] data_in GND " "Reduced register \"jtag_debug_sys:JTAG_DEBUG_SYS_Inst\|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:pio_data_s1_agent_rsp_fifo\|mem\[1\]\[75\]\" with stuck data_in port to stuck value GND" {  } { { "jtag_debug_sys/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "/home/notforest/Documents/forest-riscv/jtag_debug_sys/synthesis/submodules/altera_avalon_sc_fifo.v" 320 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1726765773333 "|binding_vendor|jtag_debug_sys:JTAG_DEBUG_SYS_Inst|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_data_s1_agent_rsp_fifo|mem[1][75]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "jtag_debug_sys:JTAG_DEBUG_SYS_Inst\|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:pio_arg_s1_agent_rsp_fifo\|mem\[1\]\[75\] data_in GND " "Reduced register \"jtag_debug_sys:JTAG_DEBUG_SYS_Inst\|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:pio_arg_s1_agent_rsp_fifo\|mem\[1\]\[75\]\" with stuck data_in port to stuck value GND" {  } { { "jtag_debug_sys/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "/home/notforest/Documents/forest-riscv/jtag_debug_sys/synthesis/submodules/altera_avalon_sc_fifo.v" 320 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1726765773333 "|binding_vendor|jtag_debug_sys:JTAG_DEBUG_SYS_Inst|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_arg_s1_agent_rsp_fifo|mem[1][75]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "jtag_debug_sys:JTAG_DEBUG_SYS_Inst\|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:pio_cmd_s1_agent_rsp_fifo\|mem\[1\]\[75\] data_in GND " "Reduced register \"jtag_debug_sys:JTAG_DEBUG_SYS_Inst\|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:pio_cmd_s1_agent_rsp_fifo\|mem\[1\]\[75\]\" with stuck data_in port to stuck value GND" {  } { { "jtag_debug_sys/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "/home/notforest/Documents/forest-riscv/jtag_debug_sys/synthesis/submodules/altera_avalon_sc_fifo.v" 320 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1726765773333 "|binding_vendor|jtag_debug_sys:JTAG_DEBUG_SYS_Inst|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_cmd_s1_agent_rsp_fifo|mem[1][75]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "jtag_debug_sys:JTAG_DEBUG_SYS_Inst\|jtag_debug_sys_master_0:master_0\|altera_avalon_st_packets_to_bytes:p2b\|channel_needs_esc data_in GND " "Reduced register \"jtag_debug_sys:JTAG_DEBUG_SYS_Inst\|jtag_debug_sys_master_0:master_0\|altera_avalon_st_packets_to_bytes:p2b\|channel_needs_esc\" with stuck data_in port to stuck value GND" {  } { { "jtag_debug_sys/synthesis/submodules/altera_avalon_st_packets_to_bytes.v" "" { Text "/home/notforest/Documents/forest-riscv/jtag_debug_sys/synthesis/submodules/altera_avalon_st_packets_to_bytes.v" 53 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1726765773333 "|binding_vendor|jtag_debug_sys:JTAG_DEBUG_SYS_Inst|jtag_debug_sys_master_0:master_0|altera_avalon_st_packets_to_bytes:p2b|channel_needs_esc"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "jtag_debug_sys:JTAG_DEBUG_SYS_Inst\|jtag_debug_sys_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|dr_info\[10\] data_in GND " "Reduced register \"jtag_debug_sys:JTAG_DEBUG_SYS_Inst\|jtag_debug_sys_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|dr_info\[10\]\" with stuck data_in port to stuck value GND" {  } { { "jtag_debug_sys/synthesis/submodules/altera_jtag_streaming.v" "" { Text "/home/notforest/Documents/forest-riscv/jtag_debug_sys/synthesis/submodules/altera_jtag_streaming.v" 245 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1726765773333 "|binding_vendor|jtag_debug_sys:JTAG_DEBUG_SYS_Inst|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_info[10]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "jtag_debug_sys:JTAG_DEBUG_SYS_Inst\|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:pio_data_s1_agent_rsp_fifo\|mem\[0\]\[68\] data_in GND " "Reduced register \"jtag_debug_sys:JTAG_DEBUG_SYS_Inst\|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:pio_data_s1_agent_rsp_fifo\|mem\[0\]\[68\]\" with stuck data_in port to stuck value GND" {  } { { "jtag_debug_sys/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "/home/notforest/Documents/forest-riscv/jtag_debug_sys/synthesis/submodules/altera_avalon_sc_fifo.v" 306 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1726765773334 "|binding_vendor|jtag_debug_sys:JTAG_DEBUG_SYS_Inst|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_data_s1_agent_rsp_fifo|mem[0][68]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "jtag_debug_sys:JTAG_DEBUG_SYS_Inst\|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:pio_data_s1_agent\|altera_merlin_burst_uncompressor:uncompressor\|burst_uncompress_busy data_in GND " "Reduced register \"jtag_debug_sys:JTAG_DEBUG_SYS_Inst\|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:pio_data_s1_agent\|altera_merlin_burst_uncompressor:uncompressor\|burst_uncompress_busy\" with stuck data_in port to stuck value GND" {  } { { "jtag_debug_sys/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "/home/notforest/Documents/forest-riscv/jtag_debug_sys/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 152 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1726765773334 "|binding_vendor|jtag_debug_sys:JTAG_DEBUG_SYS_Inst|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_data_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "jtag_debug_sys:JTAG_DEBUG_SYS_Inst\|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:pio_data_s1_agent\|altera_merlin_burst_uncompressor:uncompressor\|burst_uncompress_byte_counter\[3\] data_in GND " "Reduced register \"jtag_debug_sys:JTAG_DEBUG_SYS_Inst\|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:pio_data_s1_agent\|altera_merlin_burst_uncompressor:uncompressor\|burst_uncompress_byte_counter\[3\]\" with stuck data_in port to stuck value GND" {  } { { "jtag_debug_sys/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "/home/notforest/Documents/forest-riscv/jtag_debug_sys/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 183 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1726765773334 "|binding_vendor|jtag_debug_sys:JTAG_DEBUG_SYS_Inst|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_data_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "jtag_debug_sys:JTAG_DEBUG_SYS_Inst\|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:pio_data_s1_agent\|altera_merlin_burst_uncompressor:uncompressor\|burst_uncompress_byte_counter\[2\] data_in GND " "Reduced register \"jtag_debug_sys:JTAG_DEBUG_SYS_Inst\|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:pio_data_s1_agent\|altera_merlin_burst_uncompressor:uncompressor\|burst_uncompress_byte_counter\[2\]\" with stuck data_in port to stuck value GND" {  } { { "jtag_debug_sys/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "/home/notforest/Documents/forest-riscv/jtag_debug_sys/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 183 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1726765773334 "|binding_vendor|jtag_debug_sys:JTAG_DEBUG_SYS_Inst|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_data_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "jtag_debug_sys:JTAG_DEBUG_SYS_Inst\|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:pio_data_s1_agent\|altera_merlin_burst_uncompressor:uncompressor\|burst_uncompress_byte_counter\[1\] data_in GND " "Reduced register \"jtag_debug_sys:JTAG_DEBUG_SYS_Inst\|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:pio_data_s1_agent\|altera_merlin_burst_uncompressor:uncompressor\|burst_uncompress_byte_counter\[1\]\" with stuck data_in port to stuck value GND" {  } { { "jtag_debug_sys/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "/home/notforest/Documents/forest-riscv/jtag_debug_sys/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 183 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1726765773334 "|binding_vendor|jtag_debug_sys:JTAG_DEBUG_SYS_Inst|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_data_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "jtag_debug_sys:JTAG_DEBUG_SYS_Inst\|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:pio_data_s1_agent\|altera_merlin_burst_uncompressor:uncompressor\|burst_uncompress_byte_counter\[0\] data_in GND " "Reduced register \"jtag_debug_sys:JTAG_DEBUG_SYS_Inst\|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:pio_data_s1_agent\|altera_merlin_burst_uncompressor:uncompressor\|burst_uncompress_byte_counter\[0\]\" with stuck data_in port to stuck value GND" {  } { { "jtag_debug_sys/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "/home/notforest/Documents/forest-riscv/jtag_debug_sys/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 183 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1726765773334 "|binding_vendor|jtag_debug_sys:JTAG_DEBUG_SYS_Inst|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_data_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "jtag_debug_sys:JTAG_DEBUG_SYS_Inst\|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:pio_arg_s1_agent_rsp_fifo\|mem\[0\]\[68\] data_in GND " "Reduced register \"jtag_debug_sys:JTAG_DEBUG_SYS_Inst\|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:pio_arg_s1_agent_rsp_fifo\|mem\[0\]\[68\]\" with stuck data_in port to stuck value GND" {  } { { "jtag_debug_sys/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "/home/notforest/Documents/forest-riscv/jtag_debug_sys/synthesis/submodules/altera_avalon_sc_fifo.v" 306 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1726765773334 "|binding_vendor|jtag_debug_sys:JTAG_DEBUG_SYS_Inst|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_arg_s1_agent_rsp_fifo|mem[0][68]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "jtag_debug_sys:JTAG_DEBUG_SYS_Inst\|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:pio_arg_s1_agent\|altera_merlin_burst_uncompressor:uncompressor\|burst_uncompress_busy data_in GND " "Reduced register \"jtag_debug_sys:JTAG_DEBUG_SYS_Inst\|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:pio_arg_s1_agent\|altera_merlin_burst_uncompressor:uncompressor\|burst_uncompress_busy\" with stuck data_in port to stuck value GND" {  } { { "jtag_debug_sys/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "/home/notforest/Documents/forest-riscv/jtag_debug_sys/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 152 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1726765773334 "|binding_vendor|jtag_debug_sys:JTAG_DEBUG_SYS_Inst|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_arg_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "jtag_debug_sys:JTAG_DEBUG_SYS_Inst\|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:pio_arg_s1_agent\|altera_merlin_burst_uncompressor:uncompressor\|burst_uncompress_byte_counter\[3\] data_in GND " "Reduced register \"jtag_debug_sys:JTAG_DEBUG_SYS_Inst\|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:pio_arg_s1_agent\|altera_merlin_burst_uncompressor:uncompressor\|burst_uncompress_byte_counter\[3\]\" with stuck data_in port to stuck value GND" {  } { { "jtag_debug_sys/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "/home/notforest/Documents/forest-riscv/jtag_debug_sys/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 183 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1726765773334 "|binding_vendor|jtag_debug_sys:JTAG_DEBUG_SYS_Inst|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_arg_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "jtag_debug_sys:JTAG_DEBUG_SYS_Inst\|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:pio_arg_s1_agent\|altera_merlin_burst_uncompressor:uncompressor\|burst_uncompress_byte_counter\[2\] data_in GND " "Reduced register \"jtag_debug_sys:JTAG_DEBUG_SYS_Inst\|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:pio_arg_s1_agent\|altera_merlin_burst_uncompressor:uncompressor\|burst_uncompress_byte_counter\[2\]\" with stuck data_in port to stuck value GND" {  } { { "jtag_debug_sys/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "/home/notforest/Documents/forest-riscv/jtag_debug_sys/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 183 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1726765773334 "|binding_vendor|jtag_debug_sys:JTAG_DEBUG_SYS_Inst|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_arg_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "jtag_debug_sys:JTAG_DEBUG_SYS_Inst\|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:pio_arg_s1_agent\|altera_merlin_burst_uncompressor:uncompressor\|burst_uncompress_byte_counter\[1\] data_in GND " "Reduced register \"jtag_debug_sys:JTAG_DEBUG_SYS_Inst\|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:pio_arg_s1_agent\|altera_merlin_burst_uncompressor:uncompressor\|burst_uncompress_byte_counter\[1\]\" with stuck data_in port to stuck value GND" {  } { { "jtag_debug_sys/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "/home/notforest/Documents/forest-riscv/jtag_debug_sys/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 183 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1726765773334 "|binding_vendor|jtag_debug_sys:JTAG_DEBUG_SYS_Inst|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_arg_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "jtag_debug_sys:JTAG_DEBUG_SYS_Inst\|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:pio_arg_s1_agent\|altera_merlin_burst_uncompressor:uncompressor\|burst_uncompress_byte_counter\[0\] data_in GND " "Reduced register \"jtag_debug_sys:JTAG_DEBUG_SYS_Inst\|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:pio_arg_s1_agent\|altera_merlin_burst_uncompressor:uncompressor\|burst_uncompress_byte_counter\[0\]\" with stuck data_in port to stuck value GND" {  } { { "jtag_debug_sys/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "/home/notforest/Documents/forest-riscv/jtag_debug_sys/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 183 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1726765773335 "|binding_vendor|jtag_debug_sys:JTAG_DEBUG_SYS_Inst|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_arg_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "jtag_debug_sys:JTAG_DEBUG_SYS_Inst\|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:pio_cmd_s1_agent_rsp_fifo\|mem\[0\]\[68\] data_in GND " "Reduced register \"jtag_debug_sys:JTAG_DEBUG_SYS_Inst\|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:pio_cmd_s1_agent_rsp_fifo\|mem\[0\]\[68\]\" with stuck data_in port to stuck value GND" {  } { { "jtag_debug_sys/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "/home/notforest/Documents/forest-riscv/jtag_debug_sys/synthesis/submodules/altera_avalon_sc_fifo.v" 306 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1726765773335 "|binding_vendor|jtag_debug_sys:JTAG_DEBUG_SYS_Inst|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_cmd_s1_agent_rsp_fifo|mem[0][68]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "jtag_debug_sys:JTAG_DEBUG_SYS_Inst\|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:pio_cmd_s1_agent\|altera_merlin_burst_uncompressor:uncompressor\|burst_uncompress_busy data_in GND " "Reduced register \"jtag_debug_sys:JTAG_DEBUG_SYS_Inst\|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:pio_cmd_s1_agent\|altera_merlin_burst_uncompressor:uncompressor\|burst_uncompress_busy\" with stuck data_in port to stuck value GND" {  } { { "jtag_debug_sys/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "/home/notforest/Documents/forest-riscv/jtag_debug_sys/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 152 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1726765773335 "|binding_vendor|jtag_debug_sys:JTAG_DEBUG_SYS_Inst|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_cmd_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "jtag_debug_sys:JTAG_DEBUG_SYS_Inst\|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:pio_cmd_s1_agent\|altera_merlin_burst_uncompressor:uncompressor\|burst_uncompress_byte_counter\[3\] data_in GND " "Reduced register \"jtag_debug_sys:JTAG_DEBUG_SYS_Inst\|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:pio_cmd_s1_agent\|altera_merlin_burst_uncompressor:uncompressor\|burst_uncompress_byte_counter\[3\]\" with stuck data_in port to stuck value GND" {  } { { "jtag_debug_sys/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "/home/notforest/Documents/forest-riscv/jtag_debug_sys/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 183 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1726765773335 "|binding_vendor|jtag_debug_sys:JTAG_DEBUG_SYS_Inst|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_cmd_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "jtag_debug_sys:JTAG_DEBUG_SYS_Inst\|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:pio_cmd_s1_agent\|altera_merlin_burst_uncompressor:uncompressor\|burst_uncompress_byte_counter\[2\] data_in GND " "Reduced register \"jtag_debug_sys:JTAG_DEBUG_SYS_Inst\|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:pio_cmd_s1_agent\|altera_merlin_burst_uncompressor:uncompressor\|burst_uncompress_byte_counter\[2\]\" with stuck data_in port to stuck value GND" {  } { { "jtag_debug_sys/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "/home/notforest/Documents/forest-riscv/jtag_debug_sys/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 183 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1726765773335 "|binding_vendor|jtag_debug_sys:JTAG_DEBUG_SYS_Inst|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_cmd_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "jtag_debug_sys:JTAG_DEBUG_SYS_Inst\|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:pio_cmd_s1_agent\|altera_merlin_burst_uncompressor:uncompressor\|burst_uncompress_byte_counter\[1\] data_in GND " "Reduced register \"jtag_debug_sys:JTAG_DEBUG_SYS_Inst\|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:pio_cmd_s1_agent\|altera_merlin_burst_uncompressor:uncompressor\|burst_uncompress_byte_counter\[1\]\" with stuck data_in port to stuck value GND" {  } { { "jtag_debug_sys/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "/home/notforest/Documents/forest-riscv/jtag_debug_sys/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 183 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1726765773335 "|binding_vendor|jtag_debug_sys:JTAG_DEBUG_SYS_Inst|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_cmd_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "jtag_debug_sys:JTAG_DEBUG_SYS_Inst\|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:pio_cmd_s1_agent\|altera_merlin_burst_uncompressor:uncompressor\|burst_uncompress_byte_counter\[0\] data_in GND " "Reduced register \"jtag_debug_sys:JTAG_DEBUG_SYS_Inst\|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:pio_cmd_s1_agent\|altera_merlin_burst_uncompressor:uncompressor\|burst_uncompress_byte_counter\[0\]\" with stuck data_in port to stuck value GND" {  } { { "jtag_debug_sys/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "/home/notforest/Documents/forest-riscv/jtag_debug_sys/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 183 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1726765773335 "|binding_vendor|jtag_debug_sys:JTAG_DEBUG_SYS_Inst|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_cmd_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "jtag_debug_sys:JTAG_DEBUG_SYS_Inst\|jtag_debug_sys_master_0:master_0\|altera_avalon_st_packets_to_bytes:p2b\|channel_escaped data_in GND " "Reduced register \"jtag_debug_sys:JTAG_DEBUG_SYS_Inst\|jtag_debug_sys_master_0:master_0\|altera_avalon_st_packets_to_bytes:p2b\|channel_escaped\" with stuck data_in port to stuck value GND" {  } { { "jtag_debug_sys/synthesis/submodules/altera_avalon_st_packets_to_bytes.v" "" { Text "/home/notforest/Documents/forest-riscv/jtag_debug_sys/synthesis/submodules/altera_avalon_st_packets_to_bytes.v" 49 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1726765773337 "|binding_vendor|jtag_debug_sys:JTAG_DEBUG_SYS_Inst|jtag_debug_sys_master_0:master_0|altera_avalon_st_packets_to_bytes:p2b|channel_escaped"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "jtag_debug_sys:JTAG_DEBUG_SYS_Inst\|jtag_debug_sys_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|dr_info\[9\] data_in GND " "Reduced register \"jtag_debug_sys:JTAG_DEBUG_SYS_Inst\|jtag_debug_sys_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|dr_info\[9\]\" with stuck data_in port to stuck value GND" {  } { { "jtag_debug_sys/synthesis/submodules/altera_jtag_streaming.v" "" { Text "/home/notforest/Documents/forest-riscv/jtag_debug_sys/synthesis/submodules/altera_jtag_streaming.v" 245 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1726765773337 "|binding_vendor|jtag_debug_sys:JTAG_DEBUG_SYS_Inst|jtag_debug_sys_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_info[9]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "jtag_debug_sys:JTAG_DEBUG_SYS_Inst\|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:pio_cmd_s1_agent_rsp_fifo\|mem\[1\]\[104\] data_in GND " "Reduced register \"jtag_debug_sys:JTAG_DEBUG_SYS_Inst\|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:pio_cmd_s1_agent_rsp_fifo\|mem\[1\]\[104\]\" with stuck data_in port to stuck value GND" {  } { { "jtag_debug_sys/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "/home/notforest/Documents/forest-riscv/jtag_debug_sys/synthesis/submodules/altera_avalon_sc_fifo.v" 320 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1726765774156 "|binding_vendor|jtag_debug_sys:JTAG_DEBUG_SYS_Inst|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_cmd_s1_agent_rsp_fifo|mem[1][104]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "jtag_debug_sys:JTAG_DEBUG_SYS_Inst\|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:pio_arg_s1_agent_rsp_fifo\|mem\[1\]\[104\] data_in GND " "Reduced register \"jtag_debug_sys:JTAG_DEBUG_SYS_Inst\|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:pio_arg_s1_agent_rsp_fifo\|mem\[1\]\[104\]\" with stuck data_in port to stuck value GND" {  } { { "jtag_debug_sys/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "/home/notforest/Documents/forest-riscv/jtag_debug_sys/synthesis/submodules/altera_avalon_sc_fifo.v" 320 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1726765774156 "|binding_vendor|jtag_debug_sys:JTAG_DEBUG_SYS_Inst|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_arg_s1_agent_rsp_fifo|mem[1][104]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "jtag_debug_sys:JTAG_DEBUG_SYS_Inst\|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:pio_data_s1_agent_rsp_fifo\|mem\[1\]\[104\] data_in GND " "Reduced register \"jtag_debug_sys:JTAG_DEBUG_SYS_Inst\|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:pio_data_s1_agent_rsp_fifo\|mem\[1\]\[104\]\" with stuck data_in port to stuck value GND" {  } { { "jtag_debug_sys/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "/home/notforest/Documents/forest-riscv/jtag_debug_sys/synthesis/submodules/altera_avalon_sc_fifo.v" 320 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1726765774157 "|binding_vendor|jtag_debug_sys:JTAG_DEBUG_SYS_Inst|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_data_s1_agent_rsp_fifo|mem[1][104]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "jtag_debug_sys:JTAG_DEBUG_SYS_Inst\|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:pio_cmd_s1_agent_rsp_fifo\|mem\[0\]\[104\] data_in GND " "Reduced register \"jtag_debug_sys:JTAG_DEBUG_SYS_Inst\|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:pio_cmd_s1_agent_rsp_fifo\|mem\[0\]\[104\]\" with stuck data_in port to stuck value GND" {  } { { "jtag_debug_sys/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "/home/notforest/Documents/forest-riscv/jtag_debug_sys/synthesis/submodules/altera_avalon_sc_fifo.v" 306 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1726765774157 "|binding_vendor|jtag_debug_sys:JTAG_DEBUG_SYS_Inst|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_cmd_s1_agent_rsp_fifo|mem[0][104]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "jtag_debug_sys:JTAG_DEBUG_SYS_Inst\|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:pio_arg_s1_agent_rsp_fifo\|mem\[0\]\[104\] data_in GND " "Reduced register \"jtag_debug_sys:JTAG_DEBUG_SYS_Inst\|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:pio_arg_s1_agent_rsp_fifo\|mem\[0\]\[104\]\" with stuck data_in port to stuck value GND" {  } { { "jtag_debug_sys/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "/home/notforest/Documents/forest-riscv/jtag_debug_sys/synthesis/submodules/altera_avalon_sc_fifo.v" 306 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1726765774157 "|binding_vendor|jtag_debug_sys:JTAG_DEBUG_SYS_Inst|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_arg_s1_agent_rsp_fifo|mem[0][104]"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "jtag_debug_sys:JTAG_DEBUG_SYS_Inst\|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:pio_data_s1_agent_rsp_fifo\|mem\[0\]\[104\] data_in GND " "Reduced register \"jtag_debug_sys:JTAG_DEBUG_SYS_Inst\|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:pio_data_s1_agent_rsp_fifo\|mem\[0\]\[104\]\" with stuck data_in port to stuck value GND" {  } { { "jtag_debug_sys/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "/home/notforest/Documents/forest-riscv/jtag_debug_sys/synthesis/submodules/altera_avalon_sc_fifo.v" 306 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1726765774157 "|binding_vendor|jtag_debug_sys:JTAG_DEBUG_SYS_Inst|jtag_debug_sys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_data_s1_agent_rsp_fifo|mem[0][104]"}
{ "Info" "IOPT_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "jtag_debug_sys:JTAG_DEBUG_SYS_Inst\|jtag_debug_sys_master_0:master_0\|altera_avalon_sc_fifo:fifo\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"jtag_debug_sys:JTAG_DEBUG_SYS_Inst\|jtag_debug_sys_master_0:master_0\|altera_avalon_sc_fifo:fifo\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1726765774830 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1726765774830 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 6 " "Parameter WIDTHAD_A set to 6" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1726765774830 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 64 " "Parameter NUMWORDS_A set to 64" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1726765774830 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 8 " "Parameter WIDTH_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1726765774830 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 6 " "Parameter WIDTHAD_B set to 6" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1726765774830 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 64 " "Parameter NUMWORDS_B set to 64" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1726765774830 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1726765774830 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1726765774830 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1726765774830 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1726765774830 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1726765774830 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1726765774830 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1726765774830 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1726765774830 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1726765774830 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1726765774830 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "jtag_debug_sys:JTAG_DEBUG_SYS_Inst\|jtag_debug_sys_master_0:master_0\|altera_avalon_sc_fifo:fifo\|altsyncram:mem_rtl_0 " "Elaborated megafunction instantiation \"jtag_debug_sys:JTAG_DEBUG_SYS_Inst\|jtag_debug_sys_master_0:master_0\|altera_avalon_sc_fifo:fifo\|altsyncram:mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1726765774860 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "jtag_debug_sys:JTAG_DEBUG_SYS_Inst\|jtag_debug_sys_master_0:master_0\|altera_avalon_sc_fifo:fifo\|altsyncram:mem_rtl_0 " "Instantiated megafunction \"jtag_debug_sys:JTAG_DEBUG_SYS_Inst\|jtag_debug_sys_master_0:master_0\|altera_avalon_sc_fifo:fifo\|altsyncram:mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726765774860 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 8 " "Parameter \"WIDTH_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726765774860 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 6 " "Parameter \"WIDTHAD_A\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726765774860 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 64 " "Parameter \"NUMWORDS_A\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726765774860 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 8 " "Parameter \"WIDTH_B\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726765774860 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 6 " "Parameter \"WIDTHAD_B\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726765774860 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 64 " "Parameter \"NUMWORDS_B\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726765774860 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726765774860 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726765774860 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726765774860 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726765774860 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726765774860 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726765774860 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726765774860 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726765774860 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1726765774860 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_0qg1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_0qg1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_0qg1 " "Found entity 1: altsyncram_0qg1" {  } { { "db/altsyncram_0qg1.tdf" "" { Text "/home/notforest/Documents/forest-riscv/db/altsyncram_0qg1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726765774889 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726765774889 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "3 " "3 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1726765775360 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "jtag_debug_sys/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "/home/notforest/Documents/forest-riscv/jtag_debug_sys/synthesis/submodules/altera_reset_synchronizer.v" 62 -1 0 } } { "jtag_debug_sys/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "/home/notforest/Documents/forest-riscv/jtag_debug_sys/synthesis/submodules/altera_merlin_master_agent.sv" 239 -1 0 } } { "jtag_debug_sys/synthesis/submodules/altera_avalon_st_packets_to_bytes.v" "" { Text "/home/notforest/Documents/forest-riscv/jtag_debug_sys/synthesis/submodules/altera_avalon_st_packets_to_bytes.v" 178 -1 0 } } { "jtag_debug_sys/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "/home/notforest/Documents/forest-riscv/jtag_debug_sys/synthesis/submodules/altera_avalon_sc_fifo.v" 123 -1 0 } } { "src/core/primitives/primitives.vhd" "" { Text "/home/notforest/Documents/forest-riscv/src/core/primitives/primitives.vhd" 155 -1 0 } } { "src/core/register_file.vhd" "" { Text "/home/notforest/Documents/forest-riscv/src/core/register_file.vhd" 56 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1726765775472 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1726765775473 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "pLED\[4\] GND " "Pin \"pLED\[4\]\" is stuck at GND" {  } { { "src/binding_vendor.vhd" "" { Text "/home/notforest/Documents/forest-riscv/src/binding_vendor.vhd" 38 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1726765776852 "|binding_vendor|pLED[4]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1726765776852 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1726765777073 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "44 " "44 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1726765791491 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/notforest/Documents/forest-riscv/output_files/forest-risc-v.map.smsg " "Generated suppressed messages file /home/notforest/Documents/forest-riscv/output_files/forest-risc-v.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726765791900 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1726765793098 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1726765793098 ""}
{ "Warning" "WCUT_PLL_MULT_DIV_SPECIFIED_CLOCK_NOT_CONNECTED" "pll:PLL_Inst\|altpll:ALTPLL_Inst\|clk_pll_altpll1:auto_generated\|pll1 CLK\[1\] clk1_multiply_by clk1_divide_by " "PLL \"pll:PLL_Inst\|altpll:ALTPLL_Inst\|clk_pll_altpll1:auto_generated\|pll1\" has parameters clk1_multiply_by and clk1_divide_by specified but port CLK\[1\] is not connected" {  } { { "db/clk_pll_altpll1.v" "" { Text "/home/notforest/Documents/forest-riscv/db/clk_pll_altpll1.v" 44 -1 0 } } { "altpll.tdf" "" { Text "/home/notforest/intelFPGA_lite/23.1std/quartus/libraries/megafunctions/altpll.tdf" 898 0 0 } } { "src/pll_vendor.vhd" "" { Text "/home/notforest/Documents/forest-riscv/src/pll_vendor.vhd" 116 0 0 } } { "src/binding_vendor.vhd" "" { Text "/home/notforest/Documents/forest-riscv/src/binding_vendor.vhd" 76 0 0 } }  } 0 15899 "PLL \"%1!s!\" has parameters %3!s! and %4!s! specified but port %2!s! is not connected" 0 0 "Analysis & Synthesis" 0 -1 1726765793214 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "5 " "Design contains 5 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "pSW\[0\] " "No output dependent on input pin \"pSW\[0\]\"" {  } { { "src/binding_vendor.vhd" "" { Text "/home/notforest/Documents/forest-riscv/src/binding_vendor.vhd" 39 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1726765793413 "|binding_vendor|pSW[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "pSW\[1\] " "No output dependent on input pin \"pSW\[1\]\"" {  } { { "src/binding_vendor.vhd" "" { Text "/home/notforest/Documents/forest-riscv/src/binding_vendor.vhd" 39 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1726765793413 "|binding_vendor|pSW[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "pSW\[2\] " "No output dependent on input pin \"pSW\[2\]\"" {  } { { "src/binding_vendor.vhd" "" { Text "/home/notforest/Documents/forest-riscv/src/binding_vendor.vhd" 39 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1726765793413 "|binding_vendor|pSW[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "pSW\[3\] " "No output dependent on input pin \"pSW\[3\]\"" {  } { { "src/binding_vendor.vhd" "" { Text "/home/notforest/Documents/forest-riscv/src/binding_vendor.vhd" 39 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1726765793413 "|binding_vendor|pSW[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "pSW\[4\] " "No output dependent on input pin \"pSW\[4\]\"" {  } { { "src/binding_vendor.vhd" "" { Text "/home/notforest/Documents/forest-riscv/src/binding_vendor.vhd" 39 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1726765793413 "|binding_vendor|pSW[4]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1726765793413 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "5475 " "Implemented 5475 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "10 " "Implemented 10 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1726765793413 ""} { "Info" "ICUT_CUT_TM_OPINS" "6 " "Implemented 6 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1726765793413 ""} { "Info" "ICUT_CUT_TM_LCELLS" "5417 " "Implemented 5417 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1726765793413 ""} { "Info" "ICUT_CUT_TM_RAMS" "40 " "Implemented 40 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1726765793413 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1726765793413 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1726765793413 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 156 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 156 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "519 " "Peak virtual memory: 519 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1726765793445 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Sep 19 19:09:53 2024 " "Processing ended: Thu Sep 19 19:09:53 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1726765793445 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:37 " "Elapsed time: 00:00:37" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1726765793445 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:58 " "Total CPU time (on all processors): 00:00:58" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1726765793445 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1726765793445 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1726765794741 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition " "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1726765794742 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Sep 19 19:09:54 2024 " "Processing started: Thu Sep 19 19:09:54 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1726765794742 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1726765794742 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off forest-risc-v -c forest-risc-v " "Command: quartus_fit --read_settings_files=off --write_settings_files=off forest-risc-v -c forest-risc-v" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1726765794742 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1726765794773 ""}
{ "Info" "0" "" "Project  = forest-risc-v" {  } {  } 0 0 "Project  = forest-risc-v" 0 0 "Fitter" 0 0 1726765794773 ""}
{ "Info" "0" "" "Revision = forest-risc-v" {  } {  } 0 0 "Revision = forest-risc-v" 0 0 "Fitter" 0 0 1726765794773 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1726765794893 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1726765794893 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "forest-risc-v EP4CE6E22C8 " "Selected device EP4CE6E22C8 for design \"forest-risc-v\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1726765794910 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1726765794998 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1726765794998 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "pll:PLL_Inst\|altpll:ALTPLL_Inst\|clk_pll_altpll1:auto_generated\|pll1 Cyclone IV E PLL " "Implemented PLL \"pll:PLL_Inst\|altpll:ALTPLL_Inst\|clk_pll_altpll1:auto_generated\|pll1\" as Cyclone IV E PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "pll:PLL_Inst\|altpll:ALTPLL_Inst\|clk_pll_altpll1:auto_generated\|wire_pll1_clk\[0\] 1 1 0 0 " "Implementing clock multiplication of 1, clock division of 1, and phase shift of 0 degrees (0 ps) for pll:PLL_Inst\|altpll:ALTPLL_Inst\|clk_pll_altpll1:auto_generated\|wire_pll1_clk\[0\] port" {  } { { "db/clk_pll_altpll1.v" "" { Text "/home/notforest/Documents/forest-riscv/db/clk_pll_altpll1.v" 44 -1 0 } } { "" "" { Generic "/home/notforest/Documents/forest-riscv/" { { 0 { 0 ""} 0 1012 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1726765795046 ""}  } { { "db/clk_pll_altpll1.v" "" { Text "/home/notforest/Documents/forest-riscv/db/clk_pll_altpll1.v" 44 -1 0 } } { "" "" { Generic "/home/notforest/Documents/forest-riscv/" { { 0 { 0 ""} 0 1012 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1726765795046 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1726765795152 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1726765795156 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE10E22C8 " "Device EP4CE10E22C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1726765795278 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15E22C8 " "Device EP4CE15E22C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1726765795278 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE22E22C8 " "Device EP4CE22E22C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1726765795278 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1726765795278 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ 6 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location 6" {  } { { "/home/notforest/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/notforest/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "/home/notforest/Documents/forest-riscv/" { { 0 { 0 ""} 0 7700 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1726765795290 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ 8 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location 8" {  } { { "/home/notforest/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/notforest/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "/home/notforest/Documents/forest-riscv/" { { 0 { 0 ""} 0 7702 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1726765795290 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ 12 " "Pin ~ALTERA_DCLK~ is reserved at location 12" {  } { { "/home/notforest/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/notforest/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "/home/notforest/Documents/forest-riscv/" { { 0 { 0 ""} 0 7704 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1726765795290 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ 13 " "Pin ~ALTERA_DATA0~ is reserved at location 13" {  } { { "/home/notforest/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/notforest/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "/home/notforest/Documents/forest-riscv/" { { 0 { 0 ""} 0 7706 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1726765795290 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ 101 " "Pin ~ALTERA_nCEO~ is reserved at location 101" {  } { { "/home/notforest/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/notforest/intelFPGA_lite/23.1std/quartus/linux64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "/home/notforest/Documents/forest-riscv/" { { 0 { 0 ""} 0 7708 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1726765795290 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1726765795290 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1726765795292 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1726765795359 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "2 12 " "No exact pin location assignment(s) for 2 pins of 12 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1726765795804 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "2 " "The Timing Analyzer is analyzing 2 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Fitter" 0 -1 1726765796333 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altera_std_synchronizer " "Entity altera_std_synchronizer" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\] " "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1726765796338 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1726765796338 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1726765796338 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1726765796338 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1726765796338 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Fitter" 0 -1 1726765796338 ""}
{ "Info" "ISTA_SDC_FOUND" "jtag_debug_sys/synthesis/submodules/altera_reset_controller.sdc " "Reading SDC File: 'jtag_debug_sys/synthesis/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1726765796364 ""}
{ "Info" "ISTA_SDC_FOUND" "jtag_debug_sys/synthesis/submodules/altera_avalon_st_jtag_interface.sdc " "Reading SDC File: 'jtag_debug_sys/synthesis/submodules/altera_avalon_st_jtag_interface.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1726765796386 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "pFPGA_CLK " "Node: pFPGA_CLK was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register jtag_debug_sys:JTAG_DEBUG_SYS_Inst\|jtag_debug_sys_master_0:master_0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain_out pFPGA_CLK " "Register jtag_debug_sys:JTAG_DEBUG_SYS_Inst\|jtag_debug_sys_master_0:master_0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain_out is being clocked by pFPGA_CLK" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1726765796398 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1726765796398 "|binding_vendor|pFPGA_CLK"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "cpu:CPU_Inst\|dbg_controller:DBG_CONTROLLER_Inst\|o_clk " "Node: cpu:CPU_Inst\|dbg_controller:DBG_CONTROLLER_Inst\|o_clk was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register cpu:CPU_Inst\|fetch_stage:FETCH_STAGE_Inst\|o_instr\[27\] cpu:CPU_Inst\|dbg_controller:DBG_CONTROLLER_Inst\|o_clk " "Register cpu:CPU_Inst\|fetch_stage:FETCH_STAGE_Inst\|o_instr\[27\] is being clocked by cpu:CPU_Inst\|dbg_controller:DBG_CONTROLLER_Inst\|o_clk" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1726765796398 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1726765796398 "|binding_vendor|cpu:CPU_Inst|dbg_controller:DBG_CONTROLLER_Inst|o_clk"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "jtag_debug_sys:JTAG_DEBUG_SYS_Inst\|jtag_debug_sys_pio_cmd:pio_cmd\|data_out\[0\] " "Node: jtag_debug_sys:JTAG_DEBUG_SYS_Inst\|jtag_debug_sys_pio_cmd:pio_cmd\|data_out\[0\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch cpu:CPU_Inst\|dbg_controller:DBG_CONTROLLER_Inst\|ona_clr jtag_debug_sys:JTAG_DEBUG_SYS_Inst\|jtag_debug_sys_pio_cmd:pio_cmd\|data_out\[0\] " "Latch cpu:CPU_Inst\|dbg_controller:DBG_CONTROLLER_Inst\|ona_clr is being clocked by jtag_debug_sys:JTAG_DEBUG_SYS_Inst\|jtag_debug_sys_pio_cmd:pio_cmd\|data_out\[0\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1726765796398 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1726765796398 "|binding_vendor|jtag_debug_sys:JTAG_DEBUG_SYS_Inst|jtag_debug_sys_pio_cmd:pio_cmd|data_out[0]"}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: PLL_Inst\|ALTPLL_Inst\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: PLL_Inst\|ALTPLL_Inst\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1726765796420 ""}  } {  } 0 332056 "%1!s!" 0 0 "Fitter" 0 -1 1726765796420 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1726765796420 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1726765796420 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Fitter" 0 -1 1726765796420 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1726765796421 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 1 clocks " "Found 1 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1726765796421 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1726765796421 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 100.000 altera_reserved_tck " " 100.000 altera_reserved_tck" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1726765796421 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1726765796421 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "pll:PLL_Inst\|altpll:ALTPLL_Inst\|clk_pll_altpll1:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_1) " "Automatically promoted node pll:PLL_Inst\|altpll:ALTPLL_Inst\|clk_pll_altpll1:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1726765796803 ""}  } { { "db/clk_pll_altpll1.v" "" { Text "/home/notforest/Documents/forest-riscv/db/clk_pll_altpll1.v" 78 -1 0 } } { "temporary_test_loc" "" { Generic "/home/notforest/Documents/forest-riscv/" { { 0 { 0 ""} 0 1012 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1726765796803 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "cpu:CPU_Inst\|dbg_controller:DBG_CONTROLLER_Inst\|o_clk  " "Automatically promoted node cpu:CPU_Inst\|dbg_controller:DBG_CONTROLLER_Inst\|o_clk " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1726765796803 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "cpu:CPU_Inst\|dbg_controller:DBG_CONTROLLER_Inst\|o_clk " "Destination node cpu:CPU_Inst\|dbg_controller:DBG_CONTROLLER_Inst\|o_clk" {  } { { "src/debug/dbg_controller.vhd" "" { Text "/home/notforest/Documents/forest-riscv/src/debug/dbg_controller.vhd" 41 -1 0 } } { "temporary_test_loc" "" { Generic "/home/notforest/Documents/forest-riscv/" { { 0 { 0 ""} 0 1629 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1726765796803 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1726765796803 ""}  } { { "src/debug/dbg_controller.vhd" "" { Text "/home/notforest/Documents/forest-riscv/src/debug/dbg_controller.vhd" 41 -1 0 } } { "temporary_test_loc" "" { Generic "/home/notforest/Documents/forest-riscv/" { { 0 { 0 ""} 0 1629 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1726765796803 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "altera_internal_jtag~TCKUTAP  " "Automatically promoted node altera_internal_jtag~TCKUTAP " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1726765796803 ""}  } { { "temporary_test_loc" "" { Generic "/home/notforest/Documents/forest-riscv/" { { 0 { 0 ""} 0 7322 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1726765796803 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "cpu:CPU_Inst\|dbg_controller:DBG_CONTROLLER_Inst\|ona_clr  " "Automatically promoted node cpu:CPU_Inst\|dbg_controller:DBG_CONTROLLER_Inst\|ona_clr " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1726765796803 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "cpu:CPU_Inst\|dbg_controller:DBG_CONTROLLER_Inst\|ona_clr " "Destination node cpu:CPU_Inst\|dbg_controller:DBG_CONTROLLER_Inst\|ona_clr" {  } { { "src/debug/dbg_controller.vhd" "" { Text "/home/notforest/Documents/forest-riscv/src/debug/dbg_controller.vhd" 42 -1 0 } } { "temporary_test_loc" "" { Generic "/home/notforest/Documents/forest-riscv/" { { 0 { 0 ""} 0 1628 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1726765796803 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1726765796803 ""}  } { { "src/debug/dbg_controller.vhd" "" { Text "/home/notforest/Documents/forest-riscv/src/debug/dbg_controller.vhd" 42 -1 0 } } { "temporary_test_loc" "" { Generic "/home/notforest/Documents/forest-riscv/" { { 0 { 0 ""} 0 1628 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1726765796803 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "jtag_debug_sys:JTAG_DEBUG_SYS_Inst\|jtag_debug_sys_master_0:master_0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain_out  " "Automatically promoted node jtag_debug_sys:JTAG_DEBUG_SYS_Inst\|jtag_debug_sys_master_0:master_0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain_out " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1726765796803 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "jtag_debug_sys:JTAG_DEBUG_SYS_Inst\|jtag_debug_sys_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_std_synchronizer:reset_to_sample_synchronizer\|din_s1 " "Destination node jtag_debug_sys:JTAG_DEBUG_SYS_Inst\|jtag_debug_sys_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_std_synchronizer:reset_to_sample_synchronizer\|din_s1" {  } { { "altera_std_synchronizer.v" "" { Text "/home/notforest/intelFPGA_lite/23.1std/quartus/libraries/megafunctions/altera_std_synchronizer.v" 45 -1 0 } } { "/home/notforest/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/notforest/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "jtag_debug_sys:JTAG_DEBUG_SYS_Inst\|jtag_debug_sys_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_std_synchronizer:reset_to_sample_synchronizer\|din_s1" } } } } { "temporary_test_loc" "" { Generic "/home/notforest/Documents/forest-riscv/" { { 0 { 0 ""} 0 1752 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1726765796803 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1726765796803 ""}  } { { "jtag_debug_sys/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "/home/notforest/Documents/forest-riscv/jtag_debug_sys/synthesis/submodules/altera_reset_synchronizer.v" 62 -1 0 } } { "temporary_test_loc" "" { Generic "/home/notforest/Documents/forest-riscv/" { { 0 { 0 ""} 0 454 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1726765796803 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "jtag_debug_sys:JTAG_DEBUG_SYS_Inst\|altera_reset_controller:rst_controller_001\|altera_reset_synchronizer:alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain_out  " "Automatically promoted node jtag_debug_sys:JTAG_DEBUG_SYS_Inst\|altera_reset_controller:rst_controller_001\|altera_reset_synchronizer:alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain_out " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1726765796803 ""}  } { { "jtag_debug_sys/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "/home/notforest/Documents/forest-riscv/jtag_debug_sys/synthesis/submodules/altera_reset_synchronizer.v" 62 -1 0 } } { "temporary_test_loc" "" { Generic "/home/notforest/Documents/forest-riscv/" { { 0 { 0 ""} 0 1639 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1726765796803 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "jtag_debug_sys:JTAG_DEBUG_SYS_Inst\|altera_reset_controller:rst_controller\|merged_reset~0  " "Automatically promoted node jtag_debug_sys:JTAG_DEBUG_SYS_Inst\|altera_reset_controller:rst_controller\|merged_reset~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1726765796803 ""}  } { { "temporary_test_loc" "" { Generic "/home/notforest/Documents/forest-riscv/" { { 0 { 0 ""} 0 3200 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1726765796803 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1726765797287 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1726765797292 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1726765797293 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1726765797300 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1726765797309 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1726765797319 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1726765797319 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1726765797324 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1726765797426 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "8 Block RAM " "Packed 8 registers into blocks of type Block RAM" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1726765797431 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1726765797431 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "2 unused 2.5V 1 1 0 " "Number of I/O pins in group: 2 (unused VREF, 2.5V VCCIO, 1 input, 1 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Design Software" 0 -1 1726765797461 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Design Software" 0 -1 1726765797461 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1726765797461 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 9 6 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 9 total pin(s) used --  6 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1726765797461 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 1 7 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  7 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1726765797461 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 11 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  11 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1726765797461 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 14 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  14 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1726765797461 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use 2.5V 6 7 " "I/O bank number 5 does not use VREF pins and has 2.5V VCCIO pins. 6 total pin(s) used --  7 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1726765797461 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 3 7 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 3 total pin(s) used --  7 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1726765797461 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 13 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  13 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1726765797461 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 12 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  12 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1726765797461 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Design Software" 0 -1 1726765797461 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1726765797461 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "pBUZZER " "Node \"pBUZZER\" is assigned to location or region, but does not exist in design" {  } { { "/home/notforest/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/notforest/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "pBUZZER" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1726765797590 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "pUART_RX " "Node \"pUART_RX\" is assigned to location or region, but does not exist in design" {  } { { "/home/notforest/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/notforest/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "pUART_RX" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1726765797590 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "pUART_TX " "Node \"pUART_TX\" is assigned to location or region, but does not exist in design" {  } { { "/home/notforest/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/notforest/intelFPGA_lite/23.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "pUART_TX" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1726765797590 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1726765797590 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:02 " "Fitter preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1726765797590 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1726765797598 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1726765798201 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:01 " "Fitter placement preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1726765798875 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1726765798910 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1726765799969 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1726765799969 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1726765800667 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "17 " "Router estimated average interconnect usage is 17% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "33 X11_Y0 X22_Y11 " "Router estimated peak interconnect usage is 33% of the available device resources in the region that extends from location X11_Y0 to location X22_Y11" {  } { { "loc" "" { Generic "/home/notforest/Documents/forest-riscv/" { { 1 { 0 "Router estimated peak interconnect usage is 33% of the available device resources in the region that extends from location X11_Y0 to location X22_Y11"} { { 12 { 0 ""} 11 0 12 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1726765802173 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1726765802173 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1726765802707 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Design Software" 0 -1 1726765802707 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1726765802707 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:02 " "Fitter routing operations ending: elapsed time is 00:00:02" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1726765802709 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.35 " "Total time spent on timing analysis during the Fitter is 0.35 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1726765802900 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1726765802933 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1726765803452 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1726765803454 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1726765804132 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:03 " "Fitter post-fit operations ending: elapsed time is 00:00:03" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1726765805073 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1726765805493 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/notforest/Documents/forest-riscv/output_files/forest-risc-v.fit.smsg " "Generated suppressed messages file /home/notforest/Documents/forest-riscv/output_files/forest-risc-v.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1726765805766 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 18 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 18 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "993 " "Peak virtual memory: 993 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1726765806552 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Sep 19 19:10:06 2024 " "Processing ended: Thu Sep 19 19:10:06 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1726765806552 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1726765806552 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:17 " "Total CPU time (on all processors): 00:00:17" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1726765806552 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1726765806552 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1726765807750 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition " "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1726765807751 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Sep 19 19:10:07 2024 " "Processing started: Thu Sep 19 19:10:07 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1726765807751 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1726765807751 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off forest-risc-v -c forest-risc-v " "Command: quartus_asm --read_settings_files=off --write_settings_files=off forest-risc-v -c forest-risc-v" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1726765807751 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1726765807990 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1726765809435 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1726765809450 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "366 " "Peak virtual memory: 366 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1726765809527 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Sep 19 19:10:09 2024 " "Processing ended: Thu Sep 19 19:10:09 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1726765809527 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1726765809527 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1726765809527 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1726765809527 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1726765810194 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1726765810729 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition " "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1726765810730 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Sep 19 19:10:10 2024 " "Processing started: Thu Sep 19 19:10:10 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1726765810730 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1726765810730 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta forest-risc-v -c forest-risc-v " "Command: quartus_sta forest-risc-v -c forest-risc-v" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1726765810730 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1726765810764 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1726765810917 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1726765810917 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1726765810984 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1726765810984 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "2 " "The Timing Analyzer is analyzing 2 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Timing Analyzer" 0 -1 1726765811248 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altera_std_synchronizer " "Entity altera_std_synchronizer" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\] " "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1726765811329 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1726765811329 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1726765811329 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1726765811329 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1726765811329 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Timing Analyzer" 0 -1 1726765811329 ""}
{ "Info" "ISTA_SDC_FOUND" "jtag_debug_sys/synthesis/submodules/altera_reset_controller.sdc " "Reading SDC File: 'jtag_debug_sys/synthesis/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1726765811355 ""}
{ "Info" "ISTA_SDC_FOUND" "jtag_debug_sys/synthesis/submodules/altera_avalon_st_jtag_interface.sdc " "Reading SDC File: 'jtag_debug_sys/synthesis/submodules/altera_avalon_st_jtag_interface.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1726765811377 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "pFPGA_CLK " "Node: pFPGA_CLK was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register jtag_debug_sys:JTAG_DEBUG_SYS_Inst\|jtag_debug_sys_master_0:master_0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain_out pFPGA_CLK " "Register jtag_debug_sys:JTAG_DEBUG_SYS_Inst\|jtag_debug_sys_master_0:master_0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain_out is being clocked by pFPGA_CLK" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1726765811387 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1726765811387 "|binding_vendor|pFPGA_CLK"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "cpu:CPU_Inst\|dbg_controller:DBG_CONTROLLER_Inst\|o_clk " "Node: cpu:CPU_Inst\|dbg_controller:DBG_CONTROLLER_Inst\|o_clk was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register cpu:CPU_Inst\|decode_stage:DECODE_STAGE_Inst\|register_file:FILE_REG_Inst\|general_reg:\\g_REGS_GEN:14:g_GENERAL_REG_Inst\|reg_interface:REG_INTERFACE_COMPONENT_Inst\|r_data\[15\] cpu:CPU_Inst\|dbg_controller:DBG_CONTROLLER_Inst\|o_clk " "Register cpu:CPU_Inst\|decode_stage:DECODE_STAGE_Inst\|register_file:FILE_REG_Inst\|general_reg:\\g_REGS_GEN:14:g_GENERAL_REG_Inst\|reg_interface:REG_INTERFACE_COMPONENT_Inst\|r_data\[15\] is being clocked by cpu:CPU_Inst\|dbg_controller:DBG_CONTROLLER_Inst\|o_clk" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1726765811387 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1726765811387 "|binding_vendor|cpu:CPU_Inst|dbg_controller:DBG_CONTROLLER_Inst|o_clk"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "jtag_debug_sys:JTAG_DEBUG_SYS_Inst\|jtag_debug_sys_pio_cmd:pio_cmd\|data_out\[0\] " "Node: jtag_debug_sys:JTAG_DEBUG_SYS_Inst\|jtag_debug_sys_pio_cmd:pio_cmd\|data_out\[0\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch cpu:CPU_Inst\|dbg_controller:DBG_CONTROLLER_Inst\|ona_clr jtag_debug_sys:JTAG_DEBUG_SYS_Inst\|jtag_debug_sys_pio_cmd:pio_cmd\|data_out\[0\] " "Latch cpu:CPU_Inst\|dbg_controller:DBG_CONTROLLER_Inst\|ona_clr is being clocked by jtag_debug_sys:JTAG_DEBUG_SYS_Inst\|jtag_debug_sys_pio_cmd:pio_cmd\|data_out\[0\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1726765811387 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1726765811387 "|binding_vendor|jtag_debug_sys:JTAG_DEBUG_SYS_Inst|jtag_debug_sys_pio_cmd:pio_cmd|data_out[0]"}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: PLL_Inst\|ALTPLL_Inst\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: PLL_Inst\|ALTPLL_Inst\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1726765811396 ""}  } {  } 0 332056 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1726765811396 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1726765811396 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1726765811396 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Timing Analyzer" 0 -1 1726765811396 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1726765811397 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1726765811402 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 41.901 " "Worst-case setup slack is 41.901" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1726765811414 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1726765811414 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   41.901               0.000 altera_reserved_tck  " "   41.901               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1726765811414 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1726765811414 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.452 " "Worst-case hold slack is 0.452" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1726765811416 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1726765811416 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.452               0.000 altera_reserved_tck  " "    0.452               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1726765811416 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1726765811416 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 96.463 " "Worst-case recovery slack is 96.463" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1726765811417 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1726765811417 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   96.463               0.000 altera_reserved_tck  " "   96.463               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1726765811417 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1726765811417 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.185 " "Worst-case removal slack is 1.185" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1726765811418 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1726765811418 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.185               0.000 altera_reserved_tck  " "    1.185               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1726765811418 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1726765811418 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 49.520 " "Worst-case minimum pulse width slack is 49.520" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1726765811418 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1726765811418 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.520               0.000 altera_reserved_tck  " "   49.520               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1726765811418 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1726765811418 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 6 synchronizer chains. " "Report Metastability: Found 6 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1726765811451 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 6 " "Number of Synchronizer Chains Found: 6" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1726765811451 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 3 Registers " "Shortest Synchronizer Chain: 3 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1726765811451 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.167 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.167" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1726765811451 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 198.121 ns " "Worst Case Available Settling Time: 198.121 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1726765811451 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1726765811451 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1726765811451 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1726765811451 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1726765811451 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1726765811454 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1726765811481 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1726765812204 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "pFPGA_CLK " "Node: pFPGA_CLK was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register jtag_debug_sys:JTAG_DEBUG_SYS_Inst\|jtag_debug_sys_master_0:master_0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain_out pFPGA_CLK " "Register jtag_debug_sys:JTAG_DEBUG_SYS_Inst\|jtag_debug_sys_master_0:master_0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain_out is being clocked by pFPGA_CLK" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1726765812408 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1726765812408 "|binding_vendor|pFPGA_CLK"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "cpu:CPU_Inst\|dbg_controller:DBG_CONTROLLER_Inst\|o_clk " "Node: cpu:CPU_Inst\|dbg_controller:DBG_CONTROLLER_Inst\|o_clk was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register cpu:CPU_Inst\|decode_stage:DECODE_STAGE_Inst\|register_file:FILE_REG_Inst\|general_reg:\\g_REGS_GEN:14:g_GENERAL_REG_Inst\|reg_interface:REG_INTERFACE_COMPONENT_Inst\|r_data\[15\] cpu:CPU_Inst\|dbg_controller:DBG_CONTROLLER_Inst\|o_clk " "Register cpu:CPU_Inst\|decode_stage:DECODE_STAGE_Inst\|register_file:FILE_REG_Inst\|general_reg:\\g_REGS_GEN:14:g_GENERAL_REG_Inst\|reg_interface:REG_INTERFACE_COMPONENT_Inst\|r_data\[15\] is being clocked by cpu:CPU_Inst\|dbg_controller:DBG_CONTROLLER_Inst\|o_clk" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1726765812408 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1726765812408 "|binding_vendor|cpu:CPU_Inst|dbg_controller:DBG_CONTROLLER_Inst|o_clk"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "jtag_debug_sys:JTAG_DEBUG_SYS_Inst\|jtag_debug_sys_pio_cmd:pio_cmd\|data_out\[0\] " "Node: jtag_debug_sys:JTAG_DEBUG_SYS_Inst\|jtag_debug_sys_pio_cmd:pio_cmd\|data_out\[0\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch cpu:CPU_Inst\|dbg_controller:DBG_CONTROLLER_Inst\|ona_clr jtag_debug_sys:JTAG_DEBUG_SYS_Inst\|jtag_debug_sys_pio_cmd:pio_cmd\|data_out\[0\] " "Latch cpu:CPU_Inst\|dbg_controller:DBG_CONTROLLER_Inst\|ona_clr is being clocked by jtag_debug_sys:JTAG_DEBUG_SYS_Inst\|jtag_debug_sys_pio_cmd:pio_cmd\|data_out\[0\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1726765812408 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1726765812408 "|binding_vendor|jtag_debug_sys:JTAG_DEBUG_SYS_Inst|jtag_debug_sys_pio_cmd:pio_cmd|data_out[0]"}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: PLL_Inst\|ALTPLL_Inst\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: PLL_Inst\|ALTPLL_Inst\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1726765812412 ""}  } {  } 0 332056 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1726765812412 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1726765812412 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1726765812412 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Timing Analyzer" 0 -1 1726765812412 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 42.435 " "Worst-case setup slack is 42.435" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1726765812419 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1726765812419 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   42.435               0.000 altera_reserved_tck  " "   42.435               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1726765812419 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1726765812419 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.400 " "Worst-case hold slack is 0.400" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1726765812421 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1726765812421 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.400               0.000 altera_reserved_tck  " "    0.400               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1726765812421 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1726765812421 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 96.665 " "Worst-case recovery slack is 96.665" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1726765812423 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1726765812423 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   96.665               0.000 altera_reserved_tck  " "   96.665               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1726765812423 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1726765812423 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.089 " "Worst-case removal slack is 1.089" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1726765812424 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1726765812424 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.089               0.000 altera_reserved_tck  " "    1.089               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1726765812424 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1726765812424 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 49.400 " "Worst-case minimum pulse width slack is 49.400" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1726765812425 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1726765812425 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.400               0.000 altera_reserved_tck  " "   49.400               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1726765812425 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1726765812425 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 6 synchronizer chains. " "Report Metastability: Found 6 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1726765812459 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 6 " "Number of Synchronizer Chains Found: 6" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1726765812459 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 3 Registers " "Shortest Synchronizer Chain: 3 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1726765812459 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.167 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.167" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1726765812459 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 198.311 ns " "Worst Case Available Settling Time: 198.311 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1726765812459 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1726765812459 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1726765812459 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1726765812459 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1726765812459 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1726765812462 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "pFPGA_CLK " "Node: pFPGA_CLK was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register jtag_debug_sys:JTAG_DEBUG_SYS_Inst\|jtag_debug_sys_master_0:master_0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain_out pFPGA_CLK " "Register jtag_debug_sys:JTAG_DEBUG_SYS_Inst\|jtag_debug_sys_master_0:master_0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain_out is being clocked by pFPGA_CLK" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1726765812625 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1726765812625 "|binding_vendor|pFPGA_CLK"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "cpu:CPU_Inst\|dbg_controller:DBG_CONTROLLER_Inst\|o_clk " "Node: cpu:CPU_Inst\|dbg_controller:DBG_CONTROLLER_Inst\|o_clk was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register cpu:CPU_Inst\|decode_stage:DECODE_STAGE_Inst\|register_file:FILE_REG_Inst\|general_reg:\\g_REGS_GEN:14:g_GENERAL_REG_Inst\|reg_interface:REG_INTERFACE_COMPONENT_Inst\|r_data\[15\] cpu:CPU_Inst\|dbg_controller:DBG_CONTROLLER_Inst\|o_clk " "Register cpu:CPU_Inst\|decode_stage:DECODE_STAGE_Inst\|register_file:FILE_REG_Inst\|general_reg:\\g_REGS_GEN:14:g_GENERAL_REG_Inst\|reg_interface:REG_INTERFACE_COMPONENT_Inst\|r_data\[15\] is being clocked by cpu:CPU_Inst\|dbg_controller:DBG_CONTROLLER_Inst\|o_clk" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1726765812625 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1726765812625 "|binding_vendor|cpu:CPU_Inst|dbg_controller:DBG_CONTROLLER_Inst|o_clk"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "jtag_debug_sys:JTAG_DEBUG_SYS_Inst\|jtag_debug_sys_pio_cmd:pio_cmd\|data_out\[0\] " "Node: jtag_debug_sys:JTAG_DEBUG_SYS_Inst\|jtag_debug_sys_pio_cmd:pio_cmd\|data_out\[0\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch cpu:CPU_Inst\|dbg_controller:DBG_CONTROLLER_Inst\|ona_clr jtag_debug_sys:JTAG_DEBUG_SYS_Inst\|jtag_debug_sys_pio_cmd:pio_cmd\|data_out\[0\] " "Latch cpu:CPU_Inst\|dbg_controller:DBG_CONTROLLER_Inst\|ona_clr is being clocked by jtag_debug_sys:JTAG_DEBUG_SYS_Inst\|jtag_debug_sys_pio_cmd:pio_cmd\|data_out\[0\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1726765812625 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1726765812625 "|binding_vendor|jtag_debug_sys:JTAG_DEBUG_SYS_Inst|jtag_debug_sys_pio_cmd:pio_cmd|data_out[0]"}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: PLL_Inst\|ALTPLL_Inst\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: PLL_Inst\|ALTPLL_Inst\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1726765812629 ""}  } {  } 0 332056 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1726765812629 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1726765812629 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1726765812629 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Timing Analyzer" 0 -1 1726765812629 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 46.542 " "Worst-case setup slack is 46.542" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1726765812632 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1726765812632 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   46.542               0.000 altera_reserved_tck  " "   46.542               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1726765812632 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1726765812632 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.186 " "Worst-case hold slack is 0.186" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1726765812635 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1726765812635 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.186               0.000 altera_reserved_tck  " "    0.186               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1726765812635 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1726765812635 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 98.401 " "Worst-case recovery slack is 98.401" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1726765812638 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1726765812638 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   98.401               0.000 altera_reserved_tck  " "   98.401               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1726765812638 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1726765812638 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.500 " "Worst-case removal slack is 0.500" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1726765812640 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1726765812640 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.500               0.000 altera_reserved_tck  " "    0.500               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1726765812640 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1726765812640 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 49.473 " "Worst-case minimum pulse width slack is 49.473" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1726765812642 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1726765812642 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.473               0.000 altera_reserved_tck  " "   49.473               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1726765812642 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1726765812642 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 6 synchronizer chains. " "Report Metastability: Found 6 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1726765812678 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 6 " "Number of Synchronizer Chains Found: 6" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1726765812678 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 3 Registers " "Shortest Synchronizer Chain: 3 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1726765812678 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.167 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.167" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1726765812678 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 199.197 ns " "Worst Case Available Settling Time: 199.197 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1726765812678 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1726765812678 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1726765812678 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1726765812678 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1726765812678 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1726765812940 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1726765812940 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 26 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 26 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "514 " "Peak virtual memory: 514 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1726765812988 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Sep 19 19:10:12 2024 " "Processing ended: Thu Sep 19 19:10:12 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1726765812988 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1726765812988 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1726765812988 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1726765812988 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Timing Analyzer" 0 -1 1726765814250 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition " "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1726765814250 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Sep 19 19:10:14 2024 " "Processing started: Thu Sep 19 19:10:14 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1726765814250 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1726765814250 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off forest-risc-v -c forest-risc-v " "Command: quartus_eda --read_settings_files=off --write_settings_files=off forest-risc-v -c forest-risc-v" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1726765814250 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1726765814539 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "forest-risc-v.vho /home/notforest/Documents/forest-riscv/simulation/questa/ simulation " "Generated file forest-risc-v.vho in folder \"/home/notforest/Documents/forest-riscv/simulation/questa/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1726765815719 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 1  Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "615 " "Peak virtual memory: 615 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1726765816846 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Sep 19 19:10:16 2024 " "Processing ended: Thu Sep 19 19:10:16 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1726765816846 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1726765816846 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1726765816846 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1726765816846 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 202 s " "Quartus Prime Full Compilation was successful. 0 errors, 202 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1726765817508 ""}
