// Seed: 3405458087
module module_0 (
    input wire id_0,
    input tri0 id_1,
    input wor id_2,
    input tri0 id_3,
    input supply1 id_4,
    input wor id_5,
    input supply1 id_6,
    output wand id_7,
    input wire id_8
);
  assign id_7 = 1;
  logic id_10 = {1'b0{1}} == id_10;
endmodule
module module_1 #(
    parameter id_10 = 32'd62
) (
    input wand id_0,
    input supply1 id_1,
    input supply0 id_2,
    input wor id_3,
    output wire id_4,
    input wand id_5,
    output tri id_6
);
  wire id_8;
  wire id_9;
  module_0 modCall_1 (
      id_3,
      id_1,
      id_1,
      id_0,
      id_5,
      id_3,
      id_5,
      id_6,
      id_3
  );
  assign modCall_1.id_4 = 0;
  supply1 [1 'b0 : 1] _id_10 = 1;
  logic id_11;
  supply0 [1 : {  -1 'h0 {  id_10  }  }] id_12 = -1 & 1;
endmodule
