Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.19 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.19 secs
 
--> Reading design: TOPLEVER.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "TOPLEVER.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "TOPLEVER"
Output Format                      : NGC
Target Device                      : xc6slx9-3-tqg144

---- Source Options
Top Module Name                    : TOPLEVER
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Parsing VHDL file "F:\FPGA\VHDL\BAI TAP\DENGIAOTHONG\HEX_BCD7BIT.vhd" into library work
Parsing entity <HEX_BCD7BIT>.
Parsing architecture <Behavioral> of entity <hex_bcd7bit>.
Parsing VHDL file "F:\FPGA\VHDL\BAI TAP\DENGIAOTHONG\GIAIANODE.vhd" into library work
Parsing entity <GIAI_ANODE>.
Parsing architecture <Behavioral> of entity <giai_anode>.
Parsing VHDL file "F:\FPGA\VHDL\BAI TAP\DENGIAOTHONG\GIAI7SEG.vhd" into library work
Parsing entity <GIAI7DOAN>.
Parsing architecture <Behavioral> of entity <giai7doan>.
Parsing VHDL file "F:\FPGA\VHDL\BAI TAP\DENGIAOTHONG\DIEUKHIENLED.vhd" into library work
Parsing entity <DIEUKHIENLED>.
Parsing architecture <Behavioral> of entity <dieukhienled>.
Parsing VHDL file "F:\FPGA\VHDL\BAI TAP\DENGIAOTHONG\DEM7BIT.vhd" into library work
Parsing entity <DEM7BIT>.
Parsing architecture <Behavioral> of entity <dem7bit>.
Parsing VHDL file "F:\FPGA\VHDL\BAI TAP\DENGIAOTHONG\DEM1BIT.vhd" into library work
Parsing entity <DEM1BIT>.
Parsing architecture <Behavioral> of entity <dem1bit>.
Parsing VHDL file "F:\FPGA\VHDL\BAI TAP\DENGIAOTHONG\DAHOP2_1.vhd" into library work
Parsing entity <DAHOP2_1>.
Parsing architecture <Behavioral> of entity <dahop2_1>.
Parsing VHDL file "F:\FPGA\VHDL\BAI TAP\DENGIAOTHONG\CHIAENA.vhd" into library work
Parsing entity <CHIAENA>.
Parsing architecture <Behavioral> of entity <chiaena>.
Parsing VHDL file "F:\FPGA\VHDL\BAI TAP\DENGIAOTHONG\TOPLEVER.vhd" into library work
Parsing entity <TOPLEVER>.
Parsing architecture <Behavioral> of entity <toplever>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating entity <TOPLEVER> (architecture <Behavioral>) from library <work>.

Elaborating entity <CHIAENA> (architecture <Behavioral>) from library <work>.

Elaborating entity <DEM7BIT> (architecture <Behavioral>) from library <work>.
WARNING:HDLCompiler:92 - "F:\FPGA\VHDL\BAI TAP\DENGIAOTHONG\DEM7BIT.vhd" Line 23: biendo should be on the sensitivity list of the process

Elaborating entity <HEX_BCD7BIT> (architecture <Behavioral>) from library <work>.

Elaborating entity <DAHOP2_1> (architecture <Behavioral>) from library <work>.

Elaborating entity <GIAI7DOAN> (architecture <Behavioral>) from library <work>.

Elaborating entity <GIAI_ANODE> (architecture <Behavioral>) from library <work>.

Elaborating entity <DIEUKHIENLED> (architecture <Behavioral>) from library <work>.

Elaborating entity <DEM1BIT> (architecture <Behavioral>) from library <work>.
WARNING:Xst:2972 - "F:\FPGA\VHDL\BAI TAP\DENGIAOTHONG\TOPLEVER.vhd" line 67. All outputs of instance <dem1> of block <DEM7BIT> are unconnected in block <TOPLEVER>. Underlying logic will be removed.
WARNING:Xst:2972 - "F:\FPGA\VHDL\BAI TAP\DENGIAOTHONG\TOPLEVER.vhd" line 68. All outputs of instance <hex2bcd1> of block <HEX_BCD7BIT> are unconnected in block <TOPLEVER>. Underlying logic will be removed.
WARNING:Xst:2972 - "F:\FPGA\VHDL\BAI TAP\DENGIAOTHONG\TOPLEVER.vhd" line 69. All outputs of instance <dahop1> of block <DAHOP2_1> are unconnected in block <TOPLEVER>. Underlying logic will be removed.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <TOPLEVER>.
    Related source file is "F:\FPGA\VHDL\BAI TAP\DENGIAOTHONG\TOPLEVER.vhd".
INFO:Xst:3210 - "F:\FPGA\VHDL\BAI TAP\DENGIAOTHONG\TOPLEVER.vhd" line 69: Output port <O> of the instance <dahop1> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <TOPLEVER> synthesized.

Synthesizing Unit <CHIAENA>.
    Related source file is "F:\FPGA\VHDL\BAI TAP\DENGIAOTHONG\CHIAENA.vhd".
    Found 26-bit register for signal <d1hz_reg>.
    Found 16-bit register for signal <d1khz_reg>.
    Found 17-bit adder for signal <n0017> created at line 22.
    Found 27-bit adder for signal <n0018> created at line 23.
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred  42 D-type flip-flop(s).
Unit <CHIAENA> synthesized.

Synthesizing Unit <DEM7BIT>.
    Related source file is "F:\FPGA\VHDL\BAI TAP\DENGIAOTHONG\DEM7BIT.vhd".
    Found 7-bit register for signal <dem_r>.
    Found 7-bit subtractor for signal <GND_7_o_GND_7_o_sub_8_OUT<6:0>> created at line 29.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred   7 D-type flip-flop(s).
Unit <DEM7BIT> synthesized.

Synthesizing Unit <HEX_BCD7BIT>.
    Related source file is "F:\FPGA\VHDL\BAI TAP\DENGIAOTHONG\HEX_BCD7BIT.vhd".
    Found 4-bit adder for signal <GND_15_o_GND_15_o_add_1_OUT> created at line 28.
    Found 4-bit adder for signal <SOHEX7BIT[6]_GND_15_o_add_3_OUT> created at line 28.
    Found 4-bit adder for signal <SOHEX7BIT[5]_GND_15_o_add_5_OUT> created at line 28.
    Found 4-bit adder for signal <n0042> created at line 25.
    Found 4-bit adder for signal <SOHEX7BIT[4]_GND_15_o_add_9_OUT> created at line 28.
    Found 3-bit comparator lessequal for signal <n0000> created at line 27
    Found 4-bit comparator lessequal for signal <n0007> created at line 27
    Found 4-bit comparator lessequal for signal <n0014> created at line 27
    Found 3-bit comparator lessequal for signal <n0021> created at line 24
    Found 4-bit comparator lessequal for signal <n0027> created at line 27
    Summary:
	inferred   5 Adder/Subtractor(s).
	inferred   5 Comparator(s).
	inferred  19 Multiplexer(s).
Unit <HEX_BCD7BIT> synthesized.

Synthesizing Unit <DAHOP2_1>.
    Related source file is "F:\FPGA\VHDL\BAI TAP\DENGIAOTHONG\DAHOP2_1.vhd".
    Summary:
	inferred   1 Multiplexer(s).
Unit <DAHOP2_1> synthesized.

Synthesizing Unit <GIAI7DOAN>.
    Related source file is "F:\FPGA\VHDL\BAI TAP\DENGIAOTHONG\GIAI7SEG.vhd".
    Found 16x8-bit Read Only RAM for signal <SSEG>
    Summary:
	inferred   1 RAM(s).
Unit <GIAI7DOAN> synthesized.

Synthesizing Unit <GIAI_ANODE>.
    Related source file is "F:\FPGA\VHDL\BAI TAP\DENGIAOTHONG\GIAIANODE.vhd".
    Summary:
	no macro.
Unit <GIAI_ANODE> synthesized.

Synthesizing Unit <DIEUKHIENLED>.
    Related source file is "F:\FPGA\VHDL\BAI TAP\DENGIAOTHONG\DIEUKHIENLED.vhd".
    Found 2-bit register for signal <state_r>.
    Found 32-bit register for signal <dem_r>.
    Found finite state machine <FSM_0> for signal <state_r>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 8                                              |
    | Inputs             | 2                                              |
    | Outputs            | 8                                              |
    | Clock              | CLK (falling_edge)                             |
    | Power Up State     | d1x2                                           |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 32-bit adder for signal <dem_r[31]_GND_21_o_add_13_OUT> created at line 62.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  32 D-type flip-flop(s).
	inferred   3 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <DIEUKHIENLED> synthesized.

Synthesizing Unit <DEM1BIT>.
    Related source file is "F:\FPGA\VHDL\BAI TAP\DENGIAOTHONG\DEM1BIT.vhd".
    Found 1-bit register for signal <dem_r>.
    Summary:
	inferred   1 D-type flip-flop(s).
Unit <DEM1BIT> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 2
 16x8-bit single-port Read Only RAM                    : 2
# Adders/Subtractors                                   : 9
 17-bit adder                                          : 1
 27-bit adder                                          : 1
 32-bit adder                                          : 1
 4-bit adder                                           : 5
 7-bit subtractor                                      : 1
# Registers                                            : 5
 1-bit register                                        : 1
 16-bit register                                       : 1
 26-bit register                                       : 1
 32-bit register                                       : 1
 7-bit register                                        : 1
# Comparators                                          : 5
 3-bit comparator lessequal                            : 2
 4-bit comparator lessequal                            : 3
# Multiplexers                                         : 23
 1-bit 2-to-1 multiplexer                              : 22
 4-bit 2-to-1 multiplexer                              : 1
# FSMs                                                 : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


Synthesizing (advanced) Unit <CHIAENA>.
The following registers are absorbed into counter <d1hz_reg>: 1 register on signal <d1hz_reg>.
The following registers are absorbed into counter <d1khz_reg>: 1 register on signal <d1khz_reg>.
Unit <CHIAENA> synthesized (advanced).

Synthesizing (advanced) Unit <DEM7BIT>.
The following registers are absorbed into counter <dem_r>: 1 register on signal <dem_r>.
Unit <DEM7BIT> synthesized (advanced).

Synthesizing (advanced) Unit <DIEUKHIENLED>.
The following registers are absorbed into counter <dem_r>: 1 register on signal <dem_r>.
Unit <DIEUKHIENLED> synthesized (advanced).

Synthesizing (advanced) Unit <GIAI7DOAN>.
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_SSEG> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 8-bit                     |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <SO_GMA>        |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to signal <SSEG>          |          |
    -----------------------------------------------------------------------
Unit <GIAI7DOAN> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 2
 16x8-bit single-port distributed Read Only RAM        : 2
# Adders/Subtractors                                   : 5
 3-bit adder                                           : 1
 4-bit adder                                           : 4
# Counters                                             : 4
 16-bit up counter                                     : 1
 26-bit up counter                                     : 1
 32-bit up counter                                     : 1
 7-bit down counter                                    : 1
# Registers                                            : 1
 Flip-Flops                                            : 1
# Comparators                                          : 5
 3-bit comparator lessequal                            : 2
 4-bit comparator lessequal                            : 3
# Multiplexers                                         : 23
 1-bit 2-to-1 multiplexer                              : 22
 4-bit 2-to-1 multiplexer                              : 1
# FSMs                                                 : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1989 - Unit <TOPLEVER>: instances <giaima71>, <giaima72> of unit <GIAI7DOAN> are equivalent, second instance is removed
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_0> on signal <state_r[1:2]> with user encoding.
-------------------
 State | Encoding
-------------------
 d1x2  | 00
 d1v2  | 01
 x1d2  | 10
 v1d2  | 11
-------------------

Optimizing unit <TOPLEVER> ...

Optimizing unit <CHIAENA> ...

Optimizing unit <HEX_BCD7BIT> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block TOPLEVER, actual ratio is 2.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 84
 Flip-Flops                                            : 84

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : TOPLEVER.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 344
#      GND                         : 1
#      INV                         : 6
#      LUT1                        : 71
#      LUT2                        : 31
#      LUT3                        : 28
#      LUT4                        : 11
#      LUT5                        : 15
#      LUT6                        : 33
#      MUXCY                       : 71
#      MUXF7                       : 2
#      VCC                         : 1
#      XORCY                       : 74
# FlipFlops/Latches                : 84
#      FD                          : 34
#      FD_1                        : 3
#      FDE                         : 7
#      FDR                         : 15
#      FDRE                        : 24
#      FDS                         : 1
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 24
#      OBUF                        : 24

Device utilization summary:
---------------------------

Selected Device : 6slx9tqg144-3 


Slice Logic Utilization: 
 Number of Slice Registers:              84  out of  11440     0%  
 Number of Slice LUTs:                  195  out of   5720     3%  
    Number used as Logic:               195  out of   5720     3%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:    195
   Number with an unused Flip Flop:     111  out of    195    56%  
   Number with an unused LUT:             0  out of    195     0%  
   Number of fully used LUT-FF pairs:    84  out of    195    43%  
   Number of unique control sets:         6

IO Utilization: 
 Number of IOs:                          27
 Number of bonded IOBs:                  25  out of    102    24%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                1  out of     16     6%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
CLK                                | BUFGP                  | 84    |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 4.466ns (Maximum Frequency: 223.932MHz)
   Minimum input arrival time before clock: No path found
   Maximum output required time after clock: 8.270ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'CLK'
  Clock period: 4.466ns (frequency: 223.932MHz)
  Total number of paths / destination ports: 4163 / 155
-------------------------------------------------------------------------
Delay:               4.466ns (Levels of Logic = 2)
  Source:            dk/dem_r_25 (FF)
  Destination:       dk/dem_r_0 (FF)
  Source Clock:      CLK falling
  Destination Clock: CLK falling

  Data Path: dk/dem_r_25 to dk/dem_r_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               3   0.447   1.015  dk/dem_r_25 (dk/dem_r_25)
     LUT6:I0->O            3   0.203   0.995  dk/GND_21_o_dem_r[31]_equal_7_o<31>12 (dk/GND_21_o_dem_r[31]_equal_7_o<31>12)
     LUT6:I1->O           24   0.203   1.172  dk/Mmux_dem_rs11 (dk/dem_rs)
     FDRE:R                    0.430          dk/dem_r_0
    ----------------------------------------
    Total                      4.466ns (1.283ns logic, 3.183ns route)
                                       (28.7% logic, 71.3% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'CLK'
  Total number of paths / destination ports: 1230 / 22
-------------------------------------------------------------------------
Offset:              8.270ns (Levels of Logic = 5)
  Source:            dem2/dem_r_3 (FF)
  Destination:       POUT<22> (PAD)
  Source Clock:      CLK falling

  Data Path: dem2/dem_r_3 to POUT<22>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q              9   0.447   1.174  dem2/dem_r_3 (dem2/dem_r_3)
     LUT5:I0->O            4   0.203   0.931  hex2bcd2/Mmux_SOHEX7BIT[3]_SOHEX7BIT[5]_MUX_83_o11 (hex2bcd2/Madd_SOHEX7BIT[4]_GND_15_o_add_9_OUT_lut<2>)
     LUT5:I1->O            1   0.203   0.580  dahop2/Mmux_O31 (dahop2/Mmux_O3)
     LUT6:I5->O            7   0.205   1.138  dahop2/Mmux_O32 (SODEM2<2>)
     LUT6:I0->O            2   0.203   0.616  giaima71/Mram_SSEG61 (POUT_22_OBUF)
     OBUF:I->O                 2.571          POUT_22_OBUF (POUT<22>)
    ----------------------------------------
    Total                      8.270ns (3.832ns logic, 4.438ns route)
                                       (46.3% logic, 53.7% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock CLK
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK            |         |         |    4.466|         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 8.00 secs
Total CPU time to Xst completion: 7.65 secs
 
--> 

Total memory usage is 4502440 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    5 (   0 filtered)
Number of infos    :    2 (   0 filtered)

