---

    # 
  # 
  # ======== Result =========
  # 
  # best option name nlist_65536_nprobe_16_OPQ_1
  # nprobe: 16
  # QPS 2131.7416329140906
  # stage_option_list
  # Stage 1:
  # 
  #         HBM_bank: 0
  #         BRAM_18K: 37
  #         URAM: 0
  #         FF: 2659
  #         LUT: 2152
  #         DSP48E: 20
  #         
  # QPS: 32014.635261833984
  # Cycles per query: 4373.0
  # OPQ_ENABLE: True
  # OPQ_UNROLL_FACTOR: 4
  # Stage 2:
  # 
  #         HBM_bank: 8
  #         BRAM_18K: 1.0
  #         URAM: 0
  #         FF: 184199
  #         LUT: 143310
  #         DSP48E: 928
  #         
  # QPS: 2131.7416329140906
  # Cycles per query: 65674
  # STAGE2_ON_CHIP: False
  # STAGE2_OFF_CHIP_START_CHANNEL:None
  # PE_NUM_CENTER_DIST_COMP: 16
  # Stage 3:
  # 
  #         HBM_bank: 0
  #         BRAM_18K: 6.0
  #         URAM: 0
  #         FF: 9981.36
  #         LUT: 10667.52
  #         DSP48E: 0
  #         
  # QPS: 2135.3833013025837
  # Cycles per query: 65562
  # STAGE_3_PRIORITY_QUEUE_LEVEL: 2
  # STAGE_3_PRIORITY_QUEUE_L1_NUM: 2
  # Stage 4:
  # 
  #         HBM_bank: 1
  #         BRAM_18K: 182.0
  #         URAM: 16
  #         FF: 29722
  #         LUT: 20858
  #         DSP48E: 108
  #         
  # QPS: 4088.785046728972
  # Cycles per query: 34240
  # PE_NUM_TABLE_CONSTRUCTION: 2
  # Stage 5:
  # 
  #         HBM_bank: 9.0
  #         BRAM_18K: 63.0
  #         URAM: 0.0
  #         FF: 17643.0
  #         LUT: 16414.0
  #         DSP48E: 90.0
  #         
  # QPS: 9679.20353982301
  # Cycles per query: 14464
  # HBM_CHANNEL_NUM: 9
  # STAGE5_COMP_PE_NUM: 3
  # Stage 6:
  # 
  #         HBM_bank: 0
  #         BRAM_18K: 14.0
  #         URAM: 0
  #         FF: 15054.899999999998
  #         LUT: 15840.300000000001
  #         DSP48E: 0
  #         
  # QPS: 15027.908973808502
  # Cycles per query: 9316
  # 
  # SORT_GROUP_ENABLE: False
  # SORT_GROUP_NUM: None
  # STAGE_6_PRIORITY_QUEUE_LEVEL: 2
  # STAGE_6_PRIORITY_QUEUE_L2_NUM: None
  # STAGE_6_STREAM_PER_L2_QUEUE_LARGER: None
  # STAGE_6_STREAM_PER_L2_QUEUE_SMALLER: None
  #         
  # total_valid_design: 258627
  # Total resource consumption: (with shell)
  # 
  #         HBM_bank: 18.0
  #         BRAM_18K: 743.0
  #         URAM: 16.0
  #         FF: 583403.26
  #         LUT: 403002.81999999995
  #         DSP48E: 1150.0
  #         
  # Total resource consumption: (accelerator kernel without shell)
  # 
  #         HBM_bank: 18.0
  #         BRAM_18K: 303.0
  #         URAM: 16.0
  #         FF: 259259.25999999998
  #         LUT: 209241.81999999998
  #         DSP48E: 1146.0
  #         
  # 
  # Per Stage Utilization rate (Total = FPGA):
  # Stage 1: {'BRAM_18K': '0.9176587301587302%', 'DSP48E': '0.22163120567375888%', 'FF': '0.10198054737358862%', 'LUT': '0.16507118311242022%', 'URAM': '0.0%'}
  # Stage 2: {'BRAM_18K': '0.0248015873015873%', 'DSP48E': '10.28368794326241%', 'FF': '7.064578730976927%', 'LUT': '10.992728276877761%', 'URAM': '0.0%'}
  # Stage 3: {'BRAM_18K': '0.1488095238095238%', 'DSP48E': '0.0%', 'FF': '0.38281480117820327%', 'LUT': '0.8182621502209131%', 'URAM': '0.0%'}
  # Stage 4: {'BRAM_18K': '4.513888888888888%', 'DSP48E': '1.196808510638298%', 'FF': '1.139926975945017%', 'LUT': '1.5999324987727048%', 'URAM': '1.6666666666666667%'}
  # Stage 5: {'BRAM_18K': '1.5625%', 'DSP48E': '0.9973404255319149%', 'FF': '0.6766614506627393%', 'LUT': '1.2590513009327442%', 'URAM': '0.0%'}
  # Stage 6: {'BRAM_18K': '0.3472222222222222%', 'DSP48E': '0.0%', 'FF': '0.5774001288659794%', 'LUT': '1.2150451030927836%', 'URAM': '0.0%'}
  # 
  # Per Stage Utilization rate (Total = Accelerator Kernel (without shell)):
  # Stage 1: {'BRAM_18K': '12.211221122112212%', 'DSP48E': '1.7452006980802792%', 'FF': '1.0256142827839594%', 'LUT': '1.02847509164277%', 'URAM': '0.0%'}
  # LUT only:
  # Stage 1: 1.02847509164277%
  # Stage 2: {'BRAM_18K': '0.33003300330033003%', 'DSP48E': '80.97731239092496%', 'FF': '71.04818551129091%', 'LUT': '68.49013261306942%', 'URAM': '0.0%'}
  # LUT only:
  # Stage 2: 68.49013261306942%
  # Stage 3: {'BRAM_18K': '1.9801980198019802%', 'DSP48E': '0.0%', 'FF': '3.8499531318572777%', 'LUT': '5.09817779256556%', 'URAM': '0.0%'}
  # LUT only:
  # Stage 3: 5.09817779256556%
  # Stage 4: {'BRAM_18K': '60.066006600660074%', 'DSP48E': '9.424083769633508%', 'FF': '11.464199967245143%', 'LUT': '9.968370567604508%', 'URAM': '100.0%'}
  # LUT only:
  # Stage 4: 9.968370567604508%
  # Stage 5: {'BRAM_18K': '20.792079207920793%', 'DSP48E': '7.853403141361256%', 'FF': '6.805157123413837%', 'LUT': '7.844512153450014%', 'URAM': '0.0%'}
  # LUT only:
  # Stage 5: 7.844512153450014%
  # Stage 6: {'BRAM_18K': '4.62046204620462%', 'DSP48E': '0.0%', 'FF': '5.806889983408885%', 'LUT': '7.570331781667738%', 'URAM': '0.0%'}
  # LUT only:
  # Stage 6: 7.570331781667738%
  # 
  # Total Utilization rate:
  # {'BRAM_18K': '18.427579365079367%', 'DSP48E': '12.743794326241135%', 'FF': '22.375247760186546%', 'LUT': '30.912710174275894%', 'URAM': '1.6666666666666667%'}


  # Constants
  NLIST: 65536
  NPROBE: 16
  D: 128
  M: 16
  K: 256
  TOPK: 10

  QUERY_NUM: 10000

  LARGE_NUM: 99999999 # used to init the heap
  # stage 1
  OPQ_ENABLE: 1
  OPQ_UNROLL_FACTOR: 4 # 4 or 8, the larger the better performance, left None if OPQ_ENABLE=False, only used when OPQ_ENABLE=True

  # stage 2
  # except last PE: compute more distances per query, last one compute less
  # e.g., nlist = 8192, PE num = 15, 
  #   each of the first 14 PEs construct 547 tables (8192 / 15 round up), 
  #   while the last constructs 534: 14 * 547 + 534 = 8192
  STAGE2_ON_CHIP: False
  PE_NUM_CENTER_DIST_COMP: 16

  # stage 3
  STAGE_3_PRIORITY_QUEUE_LEVEL: 2 # support 1 or 2
  STAGE_3_PRIORITY_QUEUE_L1_NUM: 2 # only used when STAGE_3_PRIORITY_QUEUE_LEVEL=2

  # stage 4
  # except last PE: construct more tables per query, last one construct less
  # e.g., nprobe = 17, PE num = 6, each of the first 5 PEs construct 3 tables, 
  #   while the last constructs 2: 5 * 3 + 2 = 17
  PE_NUM_TABLE_CONSTRUCTION: 2

  # stage 5
  # (HBM_CHANNEL_NUM * 3 / STAGE5_COMP_PE_NUM) must be integar
  # e.g., default 1 HBM channel -> 3 PQ code streams -> STAGE5_COMP_PE_NUM = 3 * HBM_CHANNEL_NUM
  # e.g., merge content of 1 HBM channel to 1 PQ code stream -> STAGE5_COMP_PE_NUM = HBM_CHANNEL_NUM
  # e.g., merge content of 2 HBM channels to 1 PQ code stream -> STAGE5_COMP_PE_NUM = HBM_CHANNEL_NUM / 2
  HBM_CHANNEL_NUM: 9 # PQ code stream num = 3 * HBM_CHANNEL_NUM
  STAGE5_COMP_PE_NUM: 3

  # stage 6
  # there could be a sorting network before the priority queue group (SORT_GROUP_ENABLE)
  #   if not, set SORT_GROUP_ENABLE to False, and SORT_GROUP_NUM to 0 or None
  # number of 16 outputs per cycle, e.g., HBM channel num = 10, comp PE num = 30, then 
  #   SORT_GROUP_NUM = 2; if HBM channel = 12, PE_num = 36, then SORT_GROUP_NUM = 3
  SORT_GROUP_ENABLE: False
  SORT_GROUP_NUM: 0 # only used when SORT_GROUP_ENABLE=True
  STAGE_6_PRIORITY_QUEUE_LEVEL: 2 # supported level num: 2 or 3
  # only fill STAGE_6_PRIORITY_QUEUE_L2_NUM, STAGE_6_STREAM_PER_L2_QUEUE_LARGER, STAGE_6_STREAM_PER_L2_QUEUE_SMALLER
  #   when STAGE_6_PRIORITY_QUEUE_LEVEL = 3, else left them blank
  # Must subject to: L1 stream num = (without sort-reduction unit) STAGE5_COMP_PE_NUM * 2 
  #                  or = (with sort reduction) 16 * 2
  # (STAGE_6_PRIORITY_QUEUE_L2_NUM - 1) * STAGE_6_STREAM_PER_L2_QUEUE_LARGER + STAGE_6_STREAM_PER_L2_QUEUE_SMALLER
  # STAGE_6_PRIORITY_QUEUE_L2_NUM: 2 # only used when when STAGE_6_PRIORITY_QUEUE_LEVEL = 3
  # STAGE_6_STREAM_PER_L2_QUEUE_LARGER: 6 # only used when when STAGE_6_PRIORITY_QUEUE_LEVEL = 3
  # STAGE_6_STREAM_PER_L2_QUEUE_SMALLER: 4 # only used when when STAGE_6_PRIORITY_QUEUE_LEVEL = 3

  # Dataset config
  DB_SCALE: 100M # 1M to 1000M
  FPGA_NUM: 1 # e.g., can use 8 FPGAs to serve 1000M dataset, each stores 125M vectors

  # Data directory (don't add "/" after the dir)
  #   e.g., dir=/home/wejiang/saved_npy_data/FPGA_data_SIFT100M_OPQ16,IVF8192,PQ16_HBM_10_banks, 
  #     then the content for HBM0 is:
  #     /home/wejiang/saved_npy_data/FPGA_data_SIFT100M_OPQ16,IVF8192,PQ16_HBM_10_banks/HBM_bank_0_raw
  # DATA_DIR: "/mnt/scratch/wenqi/saved_npy_data/FPGA_data_SIFT100M_IVF4096,PQ16_23_banks"
  # GT_DIR: "/mnt/scratch/wenqi/saved_npy_data/gnd/"

  # FPGA Settings
  DEVICE: U280 # Supported devices: U280, U250, U50
  FREQ: 140
