DSCH 2.7f
VERSION 6/5/2021 12:31:37 AM
BB(-137,-83,487,265)
SYM  #pmos
BB(40,-25,60,-5)
TITLE 55 -20  #pmos
MODEL 902
PROP   2.0u 0.12u MP                                                                                                                               
REC(41,-20,19,15,r)
VIS 2
PIN(60,-25,0.000,0.000)s
PIN(40,-15,0.000,0.000)g
PIN(60,-5,0.030,0.140)d
LIG(40,-15,46,-15)
LIG(48,-15,48,-15)
LIG(50,-9,50,-21)
LIG(52,-9,52,-21)
LIG(60,-21,52,-21)
LIG(60,-25,60,-21)
LIG(60,-9,52,-9)
LIG(60,-5,60,-9)
VLG            pmos pmos(drain,source,gate);
FSYM
SYM  #pmos
BB(90,-25,110,-5)
TITLE 95 -20  #pmos
MODEL 902
PROP   2.0u 0.12u MP                                                                                                                               
REC(90,-20,19,15,r)
VIS 2
PIN(90,-25,0.000,0.000)s
PIN(110,-15,0.000,0.000)g
PIN(90,-5,0.030,0.140)d
LIG(110,-15,104,-15)
LIG(102,-15,102,-15)
LIG(100,-9,100,-21)
LIG(98,-9,98,-21)
LIG(90,-21,98,-21)
LIG(90,-25,90,-21)
LIG(90,-9,98,-9)
LIG(90,-5,90,-9)
VLG            pmos pmos(drain,source,gate);
FSYM
SYM  #pmos
BB(75,20,95,40)
TITLE 80 25  #pmos
MODEL 902
PROP   2.0u 0.12u MP                                                                                                                               
REC(75,25,19,15,r)
VIS 2
PIN(75,20,0.000,0.000)s
PIN(95,30,0.000,0.000)g
PIN(75,40,0.030,0.350)d
LIG(95,30,89,30)
LIG(87,30,87,30)
LIG(85,36,85,24)
LIG(83,36,83,24)
LIG(75,24,83,24)
LIG(75,20,75,24)
LIG(75,36,83,36)
LIG(75,40,75,36)
VLG            pmos pmos(drain,source,gate);
FSYM
SYM  #nmos
BB(30,90,50,110)
TITLE 45 95  #nmos
MODEL 901
PROP   1.0u 0.12u MN                                                                                                                               
REC(31,95,19,15,r)
VIS 2
PIN(50,110,0.000,0.000)s
PIN(30,100,0.000,0.000)g
PIN(50,90,0.030,0.350)d
LIG(40,100,30,100)
LIG(40,106,40,94)
LIG(42,106,42,94)
LIG(50,94,42,94)
LIG(50,90,50,94)
LIG(50,106,42,106)
LIG(50,110,50,106)
VLG            nmos nmos(drain,source,gate);
FSYM
SYM  #nmos
BB(30,120,50,140)
TITLE 45 125  #nmos
MODEL 901
PROP   1.0u 0.12u MN                                                                                                                               
REC(31,125,19,15,r)
VIS 2
PIN(50,140,0.000,0.000)s
PIN(30,130,0.000,0.000)g
PIN(50,120,0.030,0.070)d
LIG(40,130,30,130)
LIG(40,136,40,124)
LIG(42,136,42,124)
LIG(50,124,42,124)
LIG(50,120,50,124)
LIG(50,136,42,136)
LIG(50,140,50,136)
VLG            nmos nmos(drain,source,gate);
FSYM
SYM  #nmos
BB(90,105,110,125)
TITLE 95 110  #nmos
MODEL 901
PROP   1.0u 0.12u MN                                                                                                                               
REC(90,110,19,15,r)
VIS 2
PIN(90,125,0.000,0.000)s
PIN(110,115,0.000,0.000)g
PIN(90,105,0.030,0.350)d
LIG(100,115,110,115)
LIG(100,121,100,109)
LIG(98,121,98,109)
LIG(90,109,98,109)
LIG(90,105,90,109)
LIG(90,121,98,121)
LIG(90,125,90,121)
VLG            nmos nmos(drain,source,gate);
FSYM
SYM  #pmos
BB(345,-30,365,-10)
TITLE 360 -25  #pmos
MODEL 902
PROP   2.0u 0.12u MP                                                                                                                               
REC(346,-25,19,15,r)
VIS 2
PIN(365,-30,0.000,0.000)s
PIN(345,-20,0.000,0.000)g
PIN(365,-10,0.030,0.140)d
LIG(345,-20,351,-20)
LIG(353,-20,353,-20)
LIG(355,-14,355,-26)
LIG(357,-14,357,-26)
LIG(365,-26,357,-26)
LIG(365,-30,365,-26)
LIG(365,-14,357,-14)
LIG(365,-10,365,-14)
VLG            pmos pmos(drain,source,gate);
FSYM
SYM  #light3
BB(253,75,259,89)
TITLE 255 89  #light
MODEL 49
PROP                                                                                                                                    
REC(254,76,4,4,r)
VIS 1
PIN(255,90,0.000,0.000)out3
LIG(258,81,258,76)
LIG(258,76,257,75)
LIG(254,76,254,81)
LIG(257,86,257,83)
LIG(256,86,259,86)
LIG(256,88,258,86)
LIG(257,88,259,86)
LIG(253,83,259,83)
LIG(255,83,255,90)
LIG(253,81,253,83)
LIG(259,81,253,81)
LIG(259,83,259,81)
LIG(255,75,254,76)
LIG(257,75,255,75)
FSYM
SYM  #pmos
BB(405,-30,425,-10)
TITLE 410 -25  #pmos
MODEL 902
PROP   2.0u 0.12u MP                                                                                                                               
REC(405,-25,19,15,r)
VIS 2
PIN(405,-30,0.000,0.000)s
PIN(425,-20,0.000,0.000)g
PIN(405,-10,0.030,0.140)d
LIG(425,-20,419,-20)
LIG(417,-20,417,-20)
LIG(415,-14,415,-26)
LIG(413,-14,413,-26)
LIG(405,-26,413,-26)
LIG(405,-30,405,-26)
LIG(405,-14,413,-14)
LIG(405,-10,405,-14)
VLG          pmos pmos(drain,source,gate);
FSYM
SYM  #vss
BB(65,167,75,175)
TITLE 69 172  #vss
MODEL 0
PROP                                                                                                                                    
REC(65,165,0,0,b)
VIS 0
PIN(70,165,0.000,0.000)vss
LIG(70,165,70,170)
LIG(65,170,75,170)
LIG(65,173,67,170)
LIG(67,173,69,170)
LIG(69,173,71,170)
LIG(71,173,73,170)
FSYM
SYM  #nmos
BB(410,85,430,105)
TITLE 415 90  #nmos
MODEL 901
PROP   1.0u 0.12u MN                                                                                                                               
REC(410,90,19,15,r)
VIS 2
PIN(410,105,0.000,0.000)s
PIN(430,95,0.000,0.000)g
PIN(410,85,0.030,0.350)d
LIG(420,95,430,95)
LIG(420,101,420,89)
LIG(418,101,418,89)
LIG(410,89,418,89)
LIG(410,85,410,89)
LIG(410,101,418,101)
LIG(410,105,410,101)
VLG            nmos nmos(drain,source,gate);
FSYM
SYM  #nmos
BB(410,115,430,135)
TITLE 415 120  #nmos
MODEL 901
PROP   1.0u 0.12u MN                                                                                                                               
REC(410,120,19,15,r)
VIS 2
PIN(410,135,0.000,0.000)s
PIN(430,125,0.000,0.000)g
PIN(410,115,0.030,0.070)d
LIG(420,125,430,125)
LIG(420,131,420,119)
LIG(418,131,418,119)
LIG(410,119,418,119)
LIG(410,115,410,119)
LIG(410,131,418,131)
LIG(410,135,410,131)
VLG            nmos nmos(drain,source,gate);
FSYM
SYM  #vdd
BB(70,-70,80,-60)
TITLE 73 -64  #vdd
MODEL 1
PROP                                                                                                                                    
REC(0,0,0,0, )
VIS 0
PIN(75,-60,0.000,0.000)vdd
LIG(75,-60,75,-65)
LIG(75,-65,70,-65)
LIG(70,-65,75,-70)
LIG(75,-70,80,-65)
LIG(80,-65,75,-65)
FSYM
SYM  #nmos
BB(345,100,365,120)
TITLE 360 105  #nmos
MODEL 901
PROP   1.0u 0.12u MN                                                                                                                               
REC(346,105,19,15,r)
VIS 2
PIN(365,120,0.000,0.000)s
PIN(345,110,0.000,0.000)g
PIN(365,100,0.030,0.350)d
LIG(355,110,345,110)
LIG(355,116,355,104)
LIG(357,116,357,104)
LIG(365,104,357,104)
LIG(365,100,365,104)
LIG(365,116,357,116)
LIG(365,120,365,116)
VLG            nmos nmos(drain,source,gate);
FSYM
SYM  #vss
BB(385,167,395,175)
TITLE 389 172  #vss
MODEL 0
PROP                                                                                                                                    
REC(385,165,0,0,b)
VIS 0
PIN(390,165,0.000,0.000)vss
LIG(390,165,390,170)
LIG(385,170,395,170)
LIG(385,173,387,170)
LIG(387,173,389,170)
LIG(389,173,391,170)
LIG(391,173,393,170)
FSYM
SYM  #vdd
BB(380,-60,390,-50)
TITLE 383 -54  #vdd
MODEL 1
PROP                                                                                                                                    
REC(0,10,0,0, )
VIS 0
PIN(385,-50,0.000,0.000)vdd
LIG(385,-50,385,-55)
LIG(385,-55,380,-55)
LIG(380,-55,385,-60)
LIG(385,-60,390,-55)
LIG(390,-55,385,-55)
FSYM
SYM  #light1
BB(163,15,169,29)
TITLE 165 29  #light
MODEL 49
PROP                                                                                                                                    
REC(164,16,4,4,r)
VIS 1
PIN(165,30,0.000,0.000)out1
LIG(168,21,168,16)
LIG(168,16,167,15)
LIG(164,16,164,21)
LIG(167,26,167,23)
LIG(166,26,169,26)
LIG(166,28,168,26)
LIG(167,28,169,26)
LIG(163,23,169,23)
LIG(165,23,165,30)
LIG(163,21,163,23)
LIG(169,21,163,21)
LIG(169,23,169,21)
LIG(165,15,164,16)
LIG(167,15,165,15)
FSYM
SYM  #clock1
BB(-75,-83,-60,-77)
TITLE -70 -80  #clock
MODEL 69
PROP   10.00 10.00                                                                                                                                
REC(-73,-82,6,4,r)
VIS 1
PIN(-60,-80,1.500,0.280)clk1
LIG(-65,-80,-60,-80)
LIG(-70,-82,-72,-82)
LIG(-66,-82,-68,-82)
LIG(-65,-83,-65,-77)
LIG(-75,-77,-75,-83)
LIG(-70,-78,-70,-82)
LIG(-68,-82,-68,-78)
LIG(-68,-78,-70,-78)
LIG(-72,-78,-74,-78)
LIG(-72,-82,-72,-78)
LIG(-65,-77,-75,-77)
LIG(-65,-83,-75,-83)
FSYM
SYM  #button3
BB(-99,196,-90,204)
TITLE -95 200  #button
MODEL 59
PROP                                                                                                                                    
REC(-98,197,6,6,r)
VIS 1
PIN(-90,200,0.000,0.000)in3
LIG(-91,200,-90,200)
LIG(-99,204,-99,196)
LIG(-91,204,-99,204)
LIG(-91,196,-91,204)
LIG(-99,196,-91,196)
LIG(-98,203,-98,197)
LIG(-92,203,-98,203)
LIG(-92,197,-92,203)
LIG(-98,197,-92,197)
FSYM
SYM  #pmos
BB(365,15,385,35)
TITLE 380 20  #pmos
MODEL 902
PROP   2.0u 0.12u MP                                                                                                                               
REC(366,20,19,15,r)
VIS 2
PIN(385,15,0.000,0.000)s
PIN(365,25,0.000,0.000)g
PIN(385,35,0.030,0.350)d
LIG(365,25,371,25)
LIG(373,25,373,25)
LIG(375,31,375,19)
LIG(377,31,377,19)
LIG(385,19,377,19)
LIG(385,15,385,19)
LIG(385,31,377,31)
LIG(385,35,385,31)
VLG          pmos pmos(drain,source,gate);
FSYM
SYM  #pmos
BB(185,170,205,190)
TITLE 200 175  #pmos
MODEL 902
PROP   2.0u 0.12u MP                                                                                                                               
REC(186,175,19,15,r)
VIS 2
PIN(205,170,0.000,0.000)s
PIN(185,180,0.000,0.000)g
PIN(205,190,0.030,0.210)d
LIG(185,180,191,180)
LIG(193,180,193,180)
LIG(195,186,195,174)
LIG(197,186,197,174)
LIG(205,174,197,174)
LIG(205,170,205,174)
LIG(205,186,197,186)
LIG(205,190,205,186)
VLG     pmos pmos(drain,source,gate);
FSYM
SYM  #nmos
BB(185,220,205,240)
TITLE 200 225  #nmos
MODEL 901
PROP   1.0u 0.12u MN                                                                                                                               
REC(186,225,19,15,r)
VIS 2
PIN(205,240,0.000,0.000)s
PIN(185,230,0.000,0.000)g
PIN(205,220,0.030,0.210)d
LIG(195,230,185,230)
LIG(195,236,195,224)
LIG(197,236,197,224)
LIG(205,224,197,224)
LIG(205,220,205,224)
LIG(205,236,197,236)
LIG(205,240,205,236)
VLG     nmos nmos(drain,source,gate);
FSYM
SYM  #vdd
BB(200,140,210,150)
TITLE 203 146  #vdd
MODEL 1
PROP                                                                                                                                    
REC(0,0,0,0, )
VIS 0
PIN(205,150,0.000,0.000)vdd
LIG(205,150,205,145)
LIG(205,145,200,145)
LIG(200,145,205,140)
LIG(205,140,210,145)
LIG(210,145,205,145)
FSYM
SYM  #vss
BB(200,257,210,265)
TITLE 204 262  #vss
MODEL 0
PROP                                                                                                                                    
REC(200,255,0,0,b)
VIS 0
PIN(205,255,0.000,0.000)vss
LIG(205,255,205,260)
LIG(200,260,210,260)
LIG(200,263,202,260)
LIG(202,263,204,260)
LIG(204,263,206,260)
LIG(206,263,208,260)
FSYM
CNC(75 -5)
CNC(440 -20)
CNC(75 -25)
CNC(70 150)
CNC(385 70)
CNC(385 -10)
CNC(385 -30)
CNC(390 150)
CNC(-20 130)
CNC(75 50)
CNC(335 50)
CNC(130 60)
CNC(385 60)
CNC(385 70)
CNC(205 205)
CNC(185 200)
CNC(20 -15)
CNC(165 50)
CNC(20 -80)
CNC(20 -15)
CNC(-20 200)
CNC(75 80)
CNC(240 60)
CNC(20 -15)
LIG(60,-25,75,-25)
LIG(60,-5,75,-5)
LIG(75,-5,75,20)
LIG(75,-5,90,-5)
LIG(130,30,130,60)
LIG(425,-20,440,-20)
LIG(335,25,335,50)
LIG(240,60,385,60)
LIG(50,150,70,150)
LIG(410,70,410,85)
LIG(75,40,75,50)
LIG(90,125,90,150)
LIG(75,-60,75,-25)
LIG(75,-25,90,-25)
LIG(70,150,70,165)
LIG(70,150,90,150)
LIG(365,70,385,70)
LIG(365,-30,385,-30)
LIG(365,-10,385,-10)
LIG(385,70,410,70)
LIG(385,35,385,60)
LIG(385,-10,385,15)
LIG(385,-10,405,-10)
LIG(365,70,365,100)
LIG(410,135,410,150)
LIG(365,150,390,150)
LIG(365,120,365,150)
LIG(130,60,240,60)
LIG(385,-50,385,-30)
LIG(385,-30,405,-30)
LIG(95,30,130,30)
LIG(390,150,390,165)
LIG(390,150,410,150)
LIG(105,115,130,115)
LIG(-20,-50,-20,130)
LIG(-60,-80,20,-80)
LIG(345,110,335,110)
LIG(75,50,165,50)
LIG(385,60,385,70)
LIG(410,105,410,115)
LIG(30,100,20,100)
LIG(130,60,130,115)
LIG(365,25,335,25)
LIG(440,95,425,95)
LIG(-20,200,185,200)
LIG(165,50,335,50)
LIG(40,-15,20,-15)
LIG(430,205,430,125)
LIG(30,130,-20,130)
LIG(20,-15,20,100)
LIG(440,-20,440,95)
LIG(20,-80,20,-15)
LIG(185,180,185,200)
LIG(205,240,205,255)
LIG(205,150,205,170)
LIG(185,200,185,230)
LIG(20,-80,440,-80)
LIG(-90,200,-20,200)
LIG(75,50,75,80)
LIG(205,190,205,205)
LIG(110,-15,130,-15)
LIG(335,-65,465,-65)
LIG(345,-20,335,-20)
LIG(440,-80,440,-20)
LIG(465,-65,465,125)
LIG(335,-20,335,-65)
LIG(430,125,465,125)
LIG(130,-50,-20,-50)
LIG(205,205,430,205)
LIG(240,60,240,100)
LIG(130,-15,130,-50)
LIG(205,205,205,220)
LIG(75,80,90,80)
LIG(-20,130,-20,200)
LIG(50,90,50,80)
LIG(50,80,75,80)
LIG(90,80,90,105)
LIG(50,110,50,120)
LIG(50,140,50,150)
LIG(255,90,255,100)
LIG(255,100,240,100)
LIG(165,30,165,50)
LIG(335,50,335,110)
TEXT 32 -13  #C
TEXT 117 -14  #D
TEXT 99 32  #Q
TEXT -118 -83  #C (CLOCK)
TEXT 30 136  #D
TEXT 138 37  #NOT Q
TEXT 312 -23  #NOT D
TEXT -137 196  #D (DATA)
TEXT 334 118  #NOT Q
TEXT 30 90  #C
TEXT 109 120  #Q
TEXT 344 17  #NOT Q
TEXT 246 65  #Q
TEXT 435 132  #NOT D
TEXT 447 -23  #C
TEXT 447 88  #C
TEXT 243 213  #NOT D
FFIG G:\Semester 4-2\Lab- Design and Testing of VLSI, CSE-458 (Rafiq)\D Latch CMOS Design Implementation.sch
