0.7
2020.1
May 27 2020
20:09:33
D:/Desktop/lab30_Risc5CPU/src/ALU.v,1703832310,verilog,,D:/Desktop/lab30_Risc5CPU/src/Add_32bit.v,,ALU,,,../../../../Risc5CPU.srcs/sources_1/ip/DCM_PLL,,,,,
D:/Desktop/lab30_Risc5CPU/src/Add_32bit.v,1696909253,verilog,,D:/Desktop/lab30_Risc5CPU/src/Add_4bit.v,,Add_32bit;Add_middle,,,../../../../Risc5CPU.srcs/sources_1/ip/DCM_PLL,,,,,
D:/Desktop/lab30_Risc5CPU/src/Add_4bit.v,1696908865,verilog,,D:/Desktop/lab30_Risc5CPU/src/BranchTest.v,,Add_4bit,,,../../../../Risc5CPU.srcs/sources_1/ip/DCM_PLL,,,,,
D:/Desktop/lab30_Risc5CPU/src/BranchTest.v,1702699542,verilog,,D:/Desktop/lab30_Risc5CPU/src/Decode.v,,BranchTest,,,../../../../Risc5CPU.srcs/sources_1/ip/DCM_PLL,,,,,
D:/Desktop/lab30_Risc5CPU/src/Decode.v,1703832235,verilog,,D:/Desktop/lab30_Risc5CPU/src/EX.v,,Decode,,,../../../../Risc5CPU.srcs/sources_1/ip/DCM_PLL,,,,,
D:/Desktop/lab30_Risc5CPU/src/EX.v,1703832073,verilog,,D:/Desktop/lab30_Risc5CPU/src/EXMEM.v,,EX,,,../../../../Risc5CPU.srcs/sources_1/ip/DCM_PLL,,,,,
D:/Desktop/lab30_Risc5CPU/src/EXMEM.v,1702698993,verilog,,D:/Desktop/lab30_Risc5CPU/src/ID.v,,EXMEM,,,../../../../Risc5CPU.srcs/sources_1/ip/DCM_PLL,,,,,
D:/Desktop/lab30_Risc5CPU/src/ID.v,1703832154,verilog,,D:/Desktop/lab30_Risc5CPU/src/IDEX.v,,ID,,,../../../../Risc5CPU.srcs/sources_1/ip/DCM_PLL,,,,,
D:/Desktop/lab30_Risc5CPU/src/IDEX.v,1703819166,verilog,,D:/Desktop/lab30_Risc5CPU/src/IF.v,,IDEX,,,../../../../Risc5CPU.srcs/sources_1/ip/DCM_PLL,,,,,
D:/Desktop/lab30_Risc5CPU/src/IF.v,1703832126,verilog,,D:/Desktop/lab30_Risc5CPU/src/IFID.v,,IF,,,../../../../Risc5CPU.srcs/sources_1/ip/DCM_PLL,,,,,
D:/Desktop/lab30_Risc5CPU/src/IFID.v,1702707938,verilog,,D:/Desktop/lab30_Risc5CPU/src/InstructionROM.v,,IFID,,,../../../../Risc5CPU.srcs/sources_1/ip/DCM_PLL,,,,,
D:/Desktop/lab30_Risc5CPU/src/InstructionROM.v,1687795200,verilog,,D:/Desktop/lab30_Risc5CPU/src/MEMWB.v,,InstructionROM,,,../../../../Risc5CPU.srcs/sources_1/ip/DCM_PLL,,,,,
D:/Desktop/lab30_Risc5CPU/src/MEMWB.v,1702699088,verilog,,D:/Desktop/lab30_Risc5CPU/src/RBWRegisters.v,,MEMWB,,,../../../../Risc5CPU.srcs/sources_1/ip/DCM_PLL,,,,,
D:/Desktop/lab30_Risc5CPU/src/RBWRegisters.v,1703750274,verilog,,D:/Desktop/lab30_Risc5CPU/src/Risc5CPU.v,,RBWRegisters,,,../../../../Risc5CPU.srcs/sources_1/ip/DCM_PLL,,,,,
D:/Desktop/lab30_Risc5CPU/src/Risc5CPU.v,1703831879,verilog,,D:/Desktop/lab30_Risc5CPU/src/mux.v,,Risc5CPU,,,../../../../Risc5CPU.srcs/sources_1/ip/DCM_PLL,,,,,
D:/Desktop/lab30_Risc5CPU/src/Risc5CPU_tb.v,1687795200,verilog,,,,Risc5CPU_tb_v,,,../../../../Risc5CPU.srcs/sources_1/ip/DCM_PLL,,,,,
D:/Desktop/lab30_Risc5CPU/src/mux.v,1701735336,verilog,,D:/Desktop/lab30_Risc5CPU/src/registers.v,,mux,,,../../../../Risc5CPU.srcs/sources_1/ip/DCM_PLL,,,,,
D:/Desktop/lab30_Risc5CPU/src/registers.v,1703751566,verilog,,D:/Desktop/lab30_Risc5CPU/src/Risc5CPU_tb.v,,registers,,,../../../../Risc5CPU.srcs/sources_1/ip/DCM_PLL,,,,,
D:/Desktop/lab30_Risc5CPU/vivado201704/Risc5CPU.sim/sim_1/behav/xsim/glbl.v,1590624368,verilog,,,,glbl,,,,,,,,
D:/Desktop/lab30_Risc5CPU/vivado201704/Risc5CPU.srcs/sources_1/imports/PipelineCPU.srcs/PipelineCPUTest.v,1687795200,verilog,,,,PipelineCPUTest,,,../../../../Risc5CPU.srcs/sources_1/ip/DCM_PLL,,,,,
D:/Desktop/lab30_Risc5CPU/vivado201704/Risc5CPU.srcs/sources_1/imports/PipelineCPU.srcs/TMDSencode.v,1687795200,verilog,,D:/Desktop/lab30_Risc5CPU/vivado201704/Risc5CPU.srcs/sources_1/imports/PipelineCPU.srcs/button_process_unit.v,,TMDSencode,,,../../../../Risc5CPU.srcs/sources_1/ip/DCM_PLL,,,,,
D:/Desktop/lab30_Risc5CPU/vivado201704/Risc5CPU.srcs/sources_1/imports/PipelineCPU.srcs/button_process_unit.v,1687795200,verilog,,D:/Desktop/lab30_Risc5CPU/src/mux.v,,button_process_unit,,,../../../../Risc5CPU.srcs/sources_1/ip/DCM_PLL,,,,,
D:/Desktop/lab30_Risc5CPU/vivado201704/Risc5CPU.srcs/sources_1/imports/PipelineCPU.srcs/syncGenarator.v,1687795200,verilog,,D:/Desktop/lab30_Risc5CPU/vivado201704/Risc5CPU.srcs/sources_1/imports/PipelineCPU.srcs/vga_data.v,,syncGenarator,,,../../../../Risc5CPU.srcs/sources_1/ip/DCM_PLL,,,,,
D:/Desktop/lab30_Risc5CPU/vivado201704/Risc5CPU.srcs/sources_1/imports/PipelineCPU.srcs/vga_data.v,1687795200,verilog,,D:/Desktop/lab30_Risc5CPU/vivado201704/Risc5CPU.srcs/sources_1/imports/PipelineCPU.srcs/PipelineCPUTest.v,,vga_data,,,../../../../Risc5CPU.srcs/sources_1/ip/DCM_PLL,,,,,
D:/Desktop/lab30_Risc5CPU/vivado201704/Risc5CPU.srcs/sources_1/ip/DCM_PLL/DCM_PLL.v,1687795200,verilog,,D:/Desktop/lab30_Risc5CPU/src/ALU.v,,DCM_PLL,,,../../../../Risc5CPU.srcs/sources_1/ip/DCM_PLL,,,,,
D:/Desktop/lab30_Risc5CPU/vivado201704/Risc5CPU.srcs/sources_1/ip/DCM_PLL/DCM_PLL_clk_wiz.v,1687795200,verilog,,D:/Desktop/lab30_Risc5CPU/vivado201704/Risc5CPU.srcs/sources_1/ip/DCM_PLL/DCM_PLL.v,,DCM_PLL_clk_wiz,,,../../../../Risc5CPU.srcs/sources_1/ip/DCM_PLL,,,,,
D:/Desktop/lab30_Risc5CPU/vivado201704/Risc5CPU.srcs/sources_1/ip/DataRam/sim/DataRam.v,1703831968,verilog,,D:/Desktop/lab30_Risc5CPU/src/ALU.v,,DataRam,,,../../../../Risc5CPU.srcs/sources_1/ip/DCM_PLL,,,,,
D:/Desktop/lab30_Risc5CPU/vivado201704/Risc5CPU.srcs/sources_1/ip/DisplayROM/sim/DisplayROM.v,1687795200,verilog,,D:/Desktop/lab30_Risc5CPU/vivado201704/Risc5CPU.srcs/sources_1/ip/DataRam/sim/DataRam.v,,DisplayROM,,,../../../../Risc5CPU.srcs/sources_1/ip/DCM_PLL,,,,,
