`timescale 1ns / 100ps // unit time is 1ns resolution 100 ps

module dic_clk_50000(
	clk_in,
	clk_out
);
	
	parameter BIT_SZ=15;
	input in;
	output count;
	
	reg [BIT_SZ-1:0] count;
	
	initial count=0;
	
	always@(posedge clock)
		begin
		if (enable==1'b1)
				count<=count+1'b1;
			else if (reset==1'b1)
					count <= 16'b0;
		end
endmodule 