0.6
2019.1
May 24 2019
14:51:52
/home/P33011_12/electric-engineering/lab1/lab1.sim/sim_1/behav/xsim/glbl.v,1558713910,verilog,,,,glbl,,,,,,,,
/home/P33011_12/electric-engineering/lab1/lab1.srcs/sim_1/new/sim_majority_5.v,1616247764,verilog,,,,sim_majority_5,,,,,,,,
/home/P33011_12/electric-engineering/lab1/lab1.srcs/sources_1/new/majority_5.v,1616247054,verilog,,/home/P33011_12/electric-engineering/lab1/lab1.srcs/sim_1/new/sim_majority_5.v,,majority_5,,,,,,,,
