// Seed: 3252829089
module module_0 (
    input wor id_0,
    output uwire id_1,
    output supply1 id_2,
    input wire id_3,
    input uwire id_4,
    input supply0 id_5,
    input wire id_6,
    input wand id_7,
    output wand id_8,
    output wor id_9
);
  supply0 id_11 = id_7, id_12 = 1;
  wire id_13;
  wire id_14;
  wire id_15, id_16, id_17;
endmodule
module module_1 (
    inout wand id_0
    , id_10,
    output supply1 id_1,
    input wand id_2,
    output tri id_3,
    output tri1 id_4,
    output wor id_5,
    input tri id_6,
    input supply1 id_7,
    output wire id_8
);
  wire id_11;
  assign id_8 = id_6;
  module_0(
      id_0, id_5, id_1, id_6, id_6, id_2, id_7, id_7, id_0, id_5
  );
endmodule
