[{'role': 'system', 'content': 'You are a technical specialist with expertise in electronics. Your task is to analyze datasheets for electronic components and provide a concise summary of the product’s key characteristics and specifications. In addition, you need to gather textual information about the component, including its description and typical applications.Instructions:    Identify the correct component in the datasheet using the provided product code.    Summarize key parameters, including:        Voltage ratings        Current ratings        Power consumption        Operating temperature range        Package type        Special features or notes (if applicable)        Moisture Sensetive Level JEDEC J-STD-020E    Provide a short description of the component, including what it is (e.g., transistor, microcontroller, sensor) and its primary function.    Explain typical applications for the component (e.g., power management, signal processing, data storage, etc.).    Be thorough and accurate: Ensure the information corresponds specifically to the product code, as some datasheets cover multiple variants.Your goal is to create a clear and accurate technical summary that includes both key specifications and a description of what the component is used for.'}, {'role': 'user', 'content': 'Give me information about the component of STM32F411CCU6TR production of ST MICROELECTRONICS from the text:This is information on a product in full production. December 2017 DocID026289 Rev 7 1/149STM32F411xC STM32F411xE \nArm® Cortex®-M4 32b MCU+FPU, 125 DMIPS, 512KB Flash, \n 128KB RAM, USB OTG FS, 11 TIMs, 1 ADC, 13 comm. interfaces\nDatasheet - production data\nFeatures\n•Dynamic Efficiency Line with BAM (Batch \nAcquisition Mode)\n– 1.7 V to 3.6 V power supply\n– - 40°C to 85/105/125 °C temperature range\n•Core: Arm® 32-bit Cortex®-M4 CPU with FPU, \nAdaptive real-time accelerator (ART \nAccelerator™) allowing 0-wait state execution \nfrom Flash memory, frequency up to 100 MHz, memory protection unit, \n125 DMIPS/1.25 DMIPS/ MHz (Dhrystone 2.1), \nand DSP instructions\n•Memories\n– Up to 512 Kbytes of Flash memory\n– 128 Kbytes of SRAM\n•Clock, reset and supply management\n– 1.7 V to 3.6 V applic ation supply and I/Os\n– POR, PDR, PVD and BOR– 4-to-26 MHz crystal oscillator– Internal 16 MHz factory-trimmed RC – 32 kHz oscillator for RTC with calibration– Internal 32 kHz RC with calibration\n•Power consumption\n– Run: 100 µA/MHz (peripheral off)\n– Stop (Flash in Stop mode, fast wakeup \ntime): 42 µA Typ @ 25C; 65 µA max \n@25 °C\n– Stop (Flash in Deep power down mode, \nslow wakeup time): down to 9 µA @ 25 °C; 28 µA max @25 °C\n– Standby: 1.8 µA @25 °C / 1.7 V without \nRTC; 11 µA @85 °C @1.7 V\n–V\nBAT supply for RTC: 1 µA @25 °C\n•1×12-bit, 2.4 MSPS A/D converter: up to 16 \nchannels\n•General-purpose DMA: 16-stream DMA \ncontrollers with FIFOs and burst support\n•Up to 11 timers: up to  six 16-bit, two 32-bit \ntimers up to 100 MHz, each with up to four IC/OC/PWM or pulse counter and quadrature \n(incremental) encoder input, two watchdog \ntimers (independent and window) and a SysTick timer•Debug mode\n– Serial wire debug (SWD) & JTAG \ninterfaces\n–C o r t e x\n®-M4 Embedded Trace Macrocell™\n•Up to 81 I/O ports wit h interrupt capability\n– Up to 78 fast I/Os up to 100 MHz\n– Up to 77 5 V-tolerant I/Os\n•Up to 13 communi cation interfaces\n– Up to 3 x I2C interfaces (SMBus/PMBus)\n– Up to 3 USARTs (2 x 12.5 Mbit/s,  \n1 x 6.25 Mbit/s), ISO 7816 interface, LIN, \nIrDA, modem control)\n– Up to 5 SPI/I2Ss (up to 50 Mbit/s, SPI or \nI2S audio protocol), SPI2 and SPI3 with \nmuxed full-duplex I2S to achieve  audio \nclass accuracy via internal audio PLL or \nexternal clock\n– SDIO interface (SD/MMC/eMMC)– Advanced connectivity: USB 2.0 full-speed \ndevice/host/OTG controller with on-chip PHY\n•CRC calculation unit\n•96-bit unique ID\n•RTC: subsecond accuracy, hardware calendar\n•All packages (WLCSP49, LQFP64/100, \nUFQFPN48, UFBGA100) are ECOPACK\n®2\n          Table 1. Device summary\nReference Part number\nSTM32F411xCSTM32F411CC, STM32F411RC, \nSTM32F411VC\nSTM32F411xESTM32F411CE, STM32F411RE, \nSTM32F411VEWLCSP49)%*$\nUFQFPN48 \n(7 × 7 mm)UFBGA100\n(7 × 7 mm)(2.999x3.185 mm)LQFP100 \n(14 × 14mm)\nLQFP64\n(10x10 mm)\nwww.st.com\nContents STM32F411xC STM32F411xE\n2/149 DocID026289 Rev 7Contents\n1 Introduction . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 10\n2 Description . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 11\n2.1 Compatibility with STM32F4 Series . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 13\n3 Functional overview  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 16\n3.1 Arm® Cortex®-M4 with FPU core with embedded Flash and SRAM  . . . . 16\n3.2 Adaptive real-time memory accelerator (ART Accelerator™)  . . . . . . . . . 16\n3.3 Batch Acquisition mode (BAM) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 163.4 Memory protection unit . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 17\n3.5 Embedded Flash memory  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 17\n3.6 CRC (cyclic redundancy check) calculation unit  . . . . . . . . . . . . . . . . . . . 17\n3.7 Embedded SRAM . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 17\n3.8 Multi-AHB bus matrix  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 18\n3.9 DMA controller (DMA)  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 183.10 Nested vectored interrupt controller (NVIC) . . . . . . . . . . . . . . . . . . . . . . . 19\n3.11 External interrupt/event controller (EXTI) . . . . . . . . . . . . . . . . . . . . . . . . . 19\n3.12 Clocks and startup  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 193.13 Boot modes  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 203.14 Power supply schemes  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 20\n3.15 Power supply supervisor  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 21\n3.15.1 Internal reset ON . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 21\n3.15.2 Internal reset OFF  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 21\n3.16 Voltage regulator  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 22\n3.16.1 Regulator ON . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 22\n3.16.2 Regulator OFF . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 22\n3.16.3 Regulator ON/OFF and in ternal power supply super visor availability . . 25\n3.17 Real-time clock (RTC) and backup registers  . . . . . . . . . . . . . . . . . . . . . . 25\n3.18 Low-power modes  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 263.19 V\nBAT operation  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 26\n3.20 Timers and watchdogs . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 27\n3.20.1 Advanced-control timers (TIM1)  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 27\nDocID026289 Rev 7 3/149STM32F411xC STM32F411xE Contents\n53.20.2 General-purpose timers (TIMx)   . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 28\n3.20.3 Independent watchdog  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 283.20.4 Window watchdog  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 28\n3.20.5 SysTick timer . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 29\n3.21 Inter-integrated circuit interface (I2C) . . . . . . . . . . . . . . . . . . . . . . . . . . . . 29\n3.22 Universal synchronous/asynchronous re ceiver transmitters (USART)  . . 29\n3.23 Serial peripheral interface (SPI) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 30\n3.24 Inter-integrated sound (I2S)  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 30\n3.25 Audio PLL (PLLI2S)  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 30\n3.26 Secure digital input/output interface (SDIO) . . . . . . . . . . . . . . . . . . . . . . . 31\n3.27 Universal serial bus on-the-go full-speed (OTG_FS) . . . . . . . . . . . . . . . . 313.28 General-purpose input/outputs (GPIOs) . . . . . . . . . . . . . . . . . . . . . . . . . . 31\n3.29 Analog-to-digital converter (ADC)  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 32\n3.30 Temperature sensor . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 323.31 Serial wire JTAG debug port (SWJ-DP) . . . . . . . . . . . . . . . . . . . . . . . . . . 32\n3.32 Embedded Trace Macrocell™  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 32\n4 Pinouts and pin description . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 33\n5 Memory mapping . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 53\n6 Electrical characteristi cs  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 57\n6.1 Parameter conditions . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 57\n6.1.1 Minimum and maximum values . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 57\n6.1.2 Typical values  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 57\n6.1.3 Typical curves  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 57\n6.1.4 Loading capacitor  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 576.1.5 Pin input voltage  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 58\n6.1.6 Power supply scheme  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 59\n6.1.7 Current consumption measurement  . . . . . . . . . . . . . . . . . . . . . . . . . . . 60\n6.2 Absolute maximum ratings . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 60\n6.3 Operating conditions  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 62\n6.3.1 General operating conditions . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 62\n6.3.2 VCAP_1/VCAP_2 external capacitors . . . . . . . . . . . . . . . . . . . . . . . . . . 64\n6.3.3 Operating conditions at power-up/power-down (regulator ON) . . . . . . . 65\n6.3.4 Operating conditions at power-up / power-down (regulator OFF) . . . . . 65\nContents STM32F411xC STM32F411xE\n4/149 DocID026289 Rev 76.3.5 Embedded reset and power control bloc k characteristics . . . . . . . . . . . 66\n6.3.6 Supply current characteristics  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 676.3.7 Wakeup time from low-power modes . . . . . . . . . . . . . . . . . . . . . . . . . . . 81\n6.3.8 External clock source characteristics . . . . . . . . . . . . . . . . . . . . . . . . . . . 82\n6.3.9 Internal clock source charac teristics  . . . . . . . . . . . . . . . . . . . . . . . . . . . 86\n6.3.10 PLL characteristics  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 88\n6.3.11 PLL spread spectrum clock generatio n (SSCG) characteristics  . . . . . . 90\n6.3.12 Memory characteristics  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 91\n6.3.13 EMC characteristics . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 93\n6.3.14 Absolute maximum ratings (electrical sensitivity)  . . . . . . . . . . . . . . . . . 95\n6.3.15 I/O current injection characteristics  . . . . . . . . . . . . . . . . . . . . . . . . . . . . 96\n6.3.16 I/O port characteristics . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 97\n6.3.17 NRST pin characteristics . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 1036.3.18 TIM timer characteristics  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 104\n6.3.19 Communications interfaces . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 104\n6.3.20 12-bit ADC characteristics . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 1136.3.21 Temperature sensor characteristics . . . . . . . . . . . . . . . . . . . . . . . . . . . 119\n6.3.22 V\nBAT monitoring characteristics . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 120\n6.3.23 Embedded reference voltage . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 1206.3.24 SD/SDIO MMC/eMMC card host interf ace (SDIO) characteristics  . . . 121\n6.3.25 RTC characteristics . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 123\n7 Package information . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 124\n7.1 WLCSP49 package information . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 124\n7.2 UFQFPN48 package information . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 1277.3 LQFP64 package information . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 130\n7.4 LQFP100 package information . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 133\n7.5 UFBGA100 package information  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 1377.6 Thermal characteristics  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 140\n7.6.1 Reference document . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 140\n8 Ordering information  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 141\nAppendix A Recommendations wh en using the internal r eset OFF . . . . . . . . 142\nA.1 Operating conditions . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 142\nAppendix B Application block diagrams  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 143\nDocID026289 Rev 7 5/149STM32F411xC STM32F411xE Contents\n5B.1 USB OTG Full Speed (FS) interface solutions  . . . . . . . . . . . . . . . . . . . . 143\nB.2 Sensor Hub application example. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 145\nB.3 Batch Acquisition Mode (BAM) example. . . . . . . . . . . . . . . . . . . . . . . . . 146\nRevision history  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 147\nList of tables STM32F411xC STM32F411xE\n6/149 DocID026289 Rev 7List of tables\nTable 1. Device summary . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  . . . . . 1\nTable 2. STM32F411xC/xE features and peripheral counts. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 12Table 3. Regulator ON/OFF and internal power supply superv isor availability. . . . . . . . . . . . . . . . . 25\nTable 4. Timer feature comparison. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  . . 27\nTable 5. Comparison of I2C analog and digital filters . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 29Table 6. USART feature comparison . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 30\nTable 7. Legend/abbreviations used in the pinout table . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 38Table 8. STM32F411xC/xE pin definitions . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 3 8\nTable 9. Alternate function mapping . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  . . 47\nTable 10. STM32F411xC/xE  \nregister boundary addresses  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 53\nTable 11. Voltage characteristics . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 60\nTable 12. Current characteristics . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 61\nTable 13. Thermal characteristics.  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  . . . . 61\nTable 14. General operating conditions . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  . . 62\nTable 15. Features depending on the operating power supply range  . . . . . . . . . . . . . . . . . . . . . . . . 63\nTable 16. VCAP_1/VCAP_2 operating conditions  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 65Table 17. Operating conditions at power-up / power-down (r egulator ON)  . . . . . . . . . . . . . . . . . . . . 65\nTable 18. Operating conditions at power-up / power-down (r egulator OFF). . . . . . . . . . . . . . . . . . . . 65\nTable 19. Embedded reset and power control block characterist ics. . . . . . . . . . . . . . . . . . . . . . . . . . 66\nTable 20. Typical and maximum current consumption, code with data processing (ART  \naccelerator disabled) running from SRAM - V\nDD = 1.7 V . . . . . . . . . . . . . . . . . . . . . . . . . . 68\nTable 21. Typical and maximum current consumption, code with data processing (ART  \naccelerator disabled) running from SRAM - VDD = 3.6 V . . . . . . . . . . . . . . . . . . . . . . . . . . 69\nTable 22. Typical and maximum current consumption in run mode, code with data processing  \n (ART accelerator enabled except pr efetch) running from Flash memory- VDD = 1.7 V. . . 70\nTable 23. Typical and maximum current consumption in run mode, code with data processing  \n (ART accelerator enabled except pref etch) running from Flash memory - VDD = 3.6 V . . 71\nTable 24.  Typical and maximum current consumption in run mode, code with data processing  \n (ART accelerator disabled) running from Flash memory - VDD = 3.6 V. . . . . . . . . . . . . . . 72\nTable 25. Typical and maximum current consumption in run mode, code with data processing  \n(ART accelerator enabled with prefetch) running from Flash memory - VDD = 3.6 V . . . . . 73\nTable 26. Typical and maximum current consumption in Sleep mode - VDD = 3.6 V . . . . . . . . . . . . . 74\nTable 27. Typical and maximum current consumptions in Stop mode - VDD = 1.7 V . . . . . . . . . . . . . 74\nTable 28. Typical and maximum current consumption in Stop mode - VDD=3.6 V. . . . . . . . . . . . . . . 75\nTable 29. Typical and maximum current consumption in Standby mode - VDD= 1.7 V  . . . . . . . . . . . 75\nTable 30. Typical and maximum current consumption in Standby mode - VDD= 3.6 V  . . . . . . . . . . . 75\nTable 31. Typical and maximum current consumptions in VBAT mode. . . . . . . . . . . . . . . . . . . . . . . . 76\nTable 32. Switching output I/O current cons umption  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 78\nTable 33. Peripheral current consumption . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  . 79\nTable 34. Low-power mode wakeup timings(1). . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 82\nTable 35. High-speed external user clock characteristics. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 82\nTable 36. Low-speed external user clock characteristics . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 83\nTable 37. HSE 4-26 MHz oscillator characteristics. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 8 4\nTable 38. LSE oscillator characteristics (fLSE = 32.768 kHz) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 85\nTable 39. HSI oscillator characteristics  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 86\nTable 40. LSI oscillator characteristics  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 87\nTable 41. Main PLL characteristics. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 88\nDocID026289 Rev 7 7/149STM32F411xC STM32F411xE List of tables\n7Table 42. PLLI2S (audio PLL) characteristic s  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  89\nTable 43. SSCG parameter constraints . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  . 90\nTable 44. Flash memory characteristics . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 91\nTable 45. Flash memory programming. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 92\nTable 46. Flash memory programming with VPP voltage . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 92\nTable 47. Flash memory endurance and data  retention . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 93\nTable 48. EMS characteristics for LQFP100 package . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 94\nTable 49. EMI characteristics for LQFP100 . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 95\nTable 50. ESD absolute maximum ratings . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 95\nTable 51. Electrical sensitivities . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  . . . . . . 96\nTable 52. I/O current injection susceptibility . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 96\nTable 53. I/O static characteristics . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  . . . . . 97\nTable 54. Output voltage characteristics  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  . 100\nTable 55. I/O AC characteristics . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 101\nTable 56. NRST pin characteristics  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  . . 103\nTable 57. TIMx characteristics . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  . . . . 104\nTable 58. I2C characteristics. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 105\nTable 59. SCL frequency (fPCLK1 = 50 MHz, VDD = VDD_I2C = 3.3 V) . . . . . . . . . . . . . . . . . . . . . . . . 106\nTable 60. SPI dynamic characteristics . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 107\nTable 61. I2S dynamic characteristics  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 110\nTable 62. USB OTG FS startup time  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 112\nTable 63. USB OTG FS DC electrical characteristics. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 112Table 64. USB OTG FS electrical characteristics. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 113Table 65. ADC characteristics  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 113\nTable 66. ADC accuracy at f\nADC = 18 MHz  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 115\nTable 67. ADC accuracy at fADC = 30 MHz  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 115\nTable 68. ADC accuracy at fADC = 36 MHz  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 115\nTable 69. ADC dynamic accuracy at fADC = 18 MHz - limited test conditions  . . . . . . . . . . . . . . . . . 116\nTable 70. ADC dynamic accuracy at fADC = 36 MHz - limited test conditions  . . . . . . . . . . . . . . . . . 116\nTable 71. Temperature sensor characteristic s . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 11 9\nTable 72. Temperature sensor calibration values. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 119\nTable 73. VBAT monitoring characteristics  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 120\nTable 74. Embedded internal reference voltage. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 120Table 75. Internal reference voltage calibration values  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 120\nTable 76. Dynamic characteristics: SD / MMC characteristics . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 122Table 77. Dynamic characterist ics: eMMC characteristics V\nDD = 1.7 V to 1.9 V . . . . . . . . . . . . . . . 123\nTable 78. RTC characteristics  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 123\nTable 79. WLCSP49 - 49-ball, 2.999 x 3.185 mm, 0.4 mm pitch wafer level chip scale  \n package mechanical data  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 125\nTable 80. WLCSP49 recommended PCB design rules (0.4 mm pi tch)  . . . . . . . . . . . . . . . . . . . . . . 126\nTable 81. UFQFPN48 - 48-lead, 7 x 7 mm, 0.5 mm pitch, ultra thin fine pitch  \nquad flat package mechanical data  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 127\nTable 82. LQFP64 - 64-pin, 10 x 10 mm low-profile quad flat  \npackage mechanical data . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 130\nTable 83. LQPF100 - 100-pin, 14 x 14 mm, 100-pin low-profile quad flat package mechanical data134\nTable 84. UFBGA100 - 100-ball, 7 x 7 mm, 0.50 mm pitch, ultra fine pitch ball  \ngrid array package mechanical data. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 137\nTable 85. UFBGA100 recommended PCB design rules (0.5  mm pitch BGA)  . . . . . . . . . . . . . . . . . 138\nTable 86. Package thermal characteristics. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  140\nTable 87. Ordering information scheme . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  141\nTable 88. Limitations depending on the operating power supply range . . . . . . . . . . . . . . . . . . . . . . 142\nTable 89. Document revision history  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 147\nList of figures STM32F411xC STM32F411xE\n8/149 DocID026289 Rev 7List of figures\nFigure 1. Compatible board design for LQFP100 package . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 13\nFigure 2. Compatible board design for LQFP64 package . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 14\nFigure 3. STM32F411xC/xE block diagram      . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 15\nFigure 4. Multi-AHB matrix    . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 18\nFigure 5. Power supply supervisor interconnection with in ternal reset OFF . . . . . . . . . . . . . . . . . . . 21\nFigure 6. Regulator OFF  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 23\nFigure 7. Startup in regulator OFF: slow VDD slope -  \n power-down reset risen after VCAP_1 /VCAP_2 stabilization. . . . . . . . . . . . . . . . . . . . . . . . . 24\nFigure 8. Startup in regulator OFF mode: fast VDD slope -  \n power-down reset risen before VCAP_1 /VCAP_2 stabilization . . . . . . . . . . . . . . . . . . . . . . . 24\nFigure 9. STM32F411xC/xE WLCSP49 pinout . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 33\nFigure 10. STM32F411xC/xE UFQFPN48 pinout . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 34Figure 11. STM32F411xC/xE LQFP64 pinout . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 35Figure 12. STM32F411xC/xE LQFP100 pinout . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 36Figure 13. STM32F411xC/xE UFBGA100 pinout  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 37Figure 14. Memory map  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  . . . . . . 53\nFigure 15. Pin loading conditions. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  . . . . . 57\nFigure 16. Input voltage measurement  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  . . 58\nFigure 17. Power supply scheme  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 59\nFigure 18. Current consumption measurement scheme . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 60\nFigure 19. External capacitor C\nEXT . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 64\nFigure 20. Typical VBAT current consumption (LSE in low-drive mo de and RTC ON). . . . . . . . . . . . . 76\nFigure 21. Low-power mode wakeup. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 81\nFigure 22. High-speed external clock source AC timing diagra m  . . . . . . . . . . . . . . . . . . . . . . . . . . . . 83\nFigure 23. Low-speed external clock source AC timing diagram.  . . . . . . . . . . . . . . . . . . . . . . . . . . . . 84\nFigure 24. Typical application with an 8 MHz crystal . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 85\nFigure 25. Typical application with a 32.768 kHz crystal . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 86\nFigure 26. ACCHSI versus temperature . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 87\nFigure 27. ACCLSI versus temperature . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 88\nFigure 28. PLL output clock waveforms in center spread mode  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 91\nFigure 29. PLL output clock waveforms in down spread mode . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 91\nFigure 30. FT/TC I/O input characteristics . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 99\nFigure 31. I/O AC characteristics definition . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  . . 102\nFigure 32. Recommended NRST pin protection . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 103\nFigure 33. I2C bus AC waveforms and measurement circuit . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 106\nFigure 34. SPI timing diagram - slave mode and CPHA = 0 . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 108Figure 35. SPI timing diagram - slave mode and CPHA = 1\n(1) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 109\nFigure 36. SPI timing diagram - master mode(1) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 109\nFigure 37. I2S slave timing diagram (Philips protocol)(1) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 111\nFigure 38. I2S master timing diag ram (Philips protocol)(1). . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 111\nFigure 39. USB OTG FS timings: definition of data signal rise and fall time . . . . . . . . . . . . . . . . . . . 113Figure 40. ADC accuracy characteristics. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  . 117\nFigure 41. Typical connection diagram using the ADC . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 117Figure 42. Power supply and reference decoupling (V\nREF+ not connected to VDDA). . . . . . . . . . . . . 118\nFigure 43. Power supply and reference decoupling (VREF+ connected to VDDA). . . . . . . . . . . . . . . . 119\nFigure 44. SDIO high-speed mode  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 121\nFigure 45. SD default mode . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 121\nFigure 46. WLCSP49 - 49-ball, 2.999 x 3.185 mm, 0.4 mm pitch wafer level  \nDocID026289 Rev 7 9/149STM32F411xC STM32F411xE List of figures\n9chip scale package outline . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 124\nFigure 47. WLCSP49 - 49-ball, 2.999 x 3.185 mm, 0.4 mm pitch wafer level chip scale  \nrecommended footprint. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 125\nFigure 48. WLCSP49 marking (package top view) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 126\nFigure 49. UFQFPN48 - 48-lead, 7 x 7 mm, 0.5 mm pitch, ultra thin fine pitch  \nquad flat package outline . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 127\nFigure 50. UFQFPN48 - 48-lead, 7 x 7 mm, 0.5 mm pitch, ultra thin fine pitch  \nquad flat recommended footprint  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 128\nFigure 51. UFQFPN48 marking example (package top view) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 129\nFigure 52. LQFP64 - 64-pin, 10 x 10 mm low-profile quad flat package outline  . . . . . . . . . . . . . . . . 130\nFigure 53. LQFP64 - 64-pin, 10 x 10 mm low-profile quad flat package  \nrecommended footprint. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 131\nFigure 54. LQFP64 marking example (package top view). . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 132\nFigure 55. LQFP100 - 100-pin, 14 x 14 mm, 100-pin low-profile quad flat  \npackage outline. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 133\nFigure 56. LQFP100 - 100-pin, 14 x 14 mm, 100-pin low-profile quad flat  \nrecommended footprint. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 135\nFigure 57. LQPF100 marking example (package top view)  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 136Figure 58. UFBGA100 - 100-ball, 7 x 7 mm, 0.50 mm pitch, ultra fine pitch ball  \n grid array package outline . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 137\nFigure 59. UFBGA100 - 100-ball, 7 x 7 mm, 0.50 mm pitch, ultra fine pitch ball  \ngrid array recommended footprint. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 138\nFigure 60. UFBGA100 marking example (package top view) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 139\nFigure 61. USB controller configured as peripheral-only and used in Full-Speed mode . . . . . . . . . . 143Figure 62. USB controller configured as host-only and used in Full-Speed mode. . . . . . . . . . . . . . . 143Figure 63. USB controller configured in dual mode and used in Full-Speed mode . . . . . . . . . . . . . . 144Figure 64. Sensor Hub application example  . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 145\nFigure 65. Batch Acquisition Mode (BAM) example . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 146\nIntroduction STM32F411xC STM32F411xE\n10/149 DocID026289 Rev 71 Introduction\nThis datasheet provides the description of the STM32F411xC/xE microcontrollers. \nThe STM32F411xC/xE datasheet should be read in conjunction with RM0383 reference \nmanual which is available from  the STMicroelectronics website www.st.com . It includes all \ninformation concerning Flash memory programming.\nFor information on the Cortex®-M4 core, please refer to the Cortex®-M4 programming \nmanual (PM0214) available from www.st.com .\n          \nDocID026289 Rev 7 11/149STM32F411xC STM32F411xE Description\n562 Description\nThe STM32F411 XC/XE devices are based on the high-performance Arm® Cortex® -M4 32-\nbit RISC core operating at a frequency of up to 100 MHz. The Cortex®-M4 core features a \nFloating point unit (FPU) single precision which supports all Arm single-precision data-processing instructions and data types. It also implements a full set of DSP instructions and a memory protection unit (MPU) which enhances application security. \nThe STM32F411xC/xE belongs to the STM32 Dynamic Efficiency\n™ product line (with \nproducts combining power efficiency, performance and integration) while adding a new innovative feature called Batch Acquisition Mode  (BAM) allowing to sa ve even more power \nconsumption during data batching.\nThe STM32F411xC/xE incorporate high-speed embedded memories (up to 512 Kbytes of \nFlash memory, 128 Kbytes of SRAM), and an extensive range of enhanced I/Os and \nperipherals connected to two APB buses, two AH B bus and a 32-bit mu lti-AHB bus matrix.\nAll devices offer one 12-bit ADC, a low-pow er RTC, six general-purpose 16-bit timers \nincluding one PWM timer for motor control, tw o general-purpose 32-bit timers. They also \nfeature standard and advanced communication interfaces. \n• Up to three I\n2Cs\n• Five SPIs\n• Five I2Ss out of which two are full duplex. To achieve audio class accuracy, the I2S \nperipherals can be clocked via a dedicated internal audio PLL or via an external clock to allow synchronization.\n• Three USARTs\n• SDIO interface\n• USB 2.0 OTG full speed interface\nThe STM32F411xC/xE operate in the - 40 to + 125 °C temperature range from a 1.7 (PDR \nOFF) to 3.6 V power supply. A comprehensive set of power-saving m ode allows the design \nof low-power applications.\nThese features make the STM32F411xC/xE micr ocontrollers suitable  for a wide range of \napplications:\n• Motor drive and application control\n• Medical equipment\n• Industrial applications: PLC,  inverters, circuit breakers\n• Printers, and scanners\n• Alarm systems, video intercom, and HVAC\n• Home audio appliances\n• Mobile phone sensor hub\nDescription STM32F411xC STM32F411xE\n12/149 DocID026289 Rev 7          Table 2. STM32F411xC/xE features and peripheral counts \nPeripherals STM32F411xC STM32F411xE\nFlash memory in Kbytes 256 512\nSRAM in Kbytes System 128\nTimersGeneral-\npurpose7\nAdvanced-\ncontrol1\nCommunication \ninterfacesSPI/ I2S 5/5 (2 full duplex)\nI2C3\nUSART 3\nSDIO 1\nUSB OTG FS 1\nGPIOs 36 50 81 36 50 81\n12-bit ADC\nNumber of channels1\n10 16 10 16\nMaximum CPU frequency 100 MHz\nOperating voltage  1.7 to 3.6 V\nOperating temperaturesAmbient temperatures: - 40 to +85 °C / - 40 to + 105 °C/ - 40 to + 125 °C\nJunction temperature: – 40 to + 130 °C\nPackageWLCSP49\nUFQFPN48LQFP64UFBGA100\nLQFP100WLCSP49\nUFQFPN48LQFP64UFBGA100\nLQFP100\nDocID026289 Rev 7 13/149STM32F411xC STM32F411xE Description\n562.1 Compatibility with STM32F4 Series\nThe STM32F411xC/xE are fully software and f eature compatible with the STM32F4 series \n(STM32F42x, STM32F401, STM32F43x, STM32F41x, STM32F405 and STM32F407)\nThe STM32F411xC/xE can be used as drop-in replacement of the other STM32F4 products \nbut some slight changes have to be done on the PCB board.\nFigure 1. Compatible board design for LQFP100 package\n06Y\x16\x1a\x1b\x13\x159\x16\x18\x1b\n\x18\x1a\n\x18\x19\n\x18\x18\n\x18\x17\n\x18\x16\n\x18\x15\x18\x143\'\x14\x14\x03\x03\x03\x03\n3\'\x14\x13\x03\x03\x03\x03\n3\'\x1c3\'\x1b\n3%\x14\x18\n3%\x14\x17\n3%\x14\x16\n3%\x14\x153(\x14\x13\n3(\x14\x14\n3(\x14\x15\n3(\x14\x16\n3(\x14\x17\n3(\x14\x18\n3%\x14\x13\n9&$3B\x14\n966\n9\'\'\x17\x14\n\x17\x15\n\x17\x16\n\x17\x17\n\x17\x18\n\x17\x19\n\x17\x1a3%\x14\x14 QRW DYDLODEOH\x03DQ\\PRUH\n5HSODFHG E\\ 9&$3B\x14\x18\x1b\n\x18\x1a\n\x18\x19\n\x18\x18\n\x18\x17\n\x18\x16\n\x18\x15\n\x18\x143\'\x14\x14\x03\x03\x03\x03\n3\'\x14\x13\x03\x03\x03\x03\n3\'\x1c3\'\x1b\n3%\x14\x18\n3%\x14\x17\n3%\x14\x16\n3%\x14\x153(\x14\x13\n3(\x14\x14\n3(\x14\x15\n3(\x14\x16\n3(\x14\x17\n3(\x14\x18\n3%\x14\x13\n9&$3B\x14\n9\'\'\x17\x14\n\x17\x15\n\x17\x16\n\x17\x17\n\x17\x18\n\x17\x19\n\x17\x1a\n\x17\x1b670\x16\x15)\x17\x13\x18\x12670\x16\x15)\x17\x14\x18\x03OLQH\n670\x16\x15)\x17\x13\x1a\x12670\x16\x15)\x17\x14\x1a\x03OLQH670\x16\x15)\x17\x15\x1a\x12670\x16\x15)\x17\x16\x1a\x03OLQH670\x16\x15)\x17\x15\x1c\x12670\x16\x15)\x17\x16\x1c\x03OLQH\n9\'\'966\n3%\x14\x14\n\x18\x13\n\x18\x13\x17\x1c\x17\x1b\x17\x1c670\x16\x15)\x17\x13\x14[[\n670\x16\x15)\x17\x14\x13[[670\x16\x15)\x17\x14\x14[[670\x16\x15)\x17\x14\x15[[670\x16\x15)\x17\x14\x16[[670\x16\x15)\x17\x15\x16[[670\x16\x15)\x17\x17\x19[[\n9\'\'966\nDescription STM32F411xC STM32F411xE\n14/149 DocID026289 Rev 7Figure 2. Compatible board design for LQFP64 package\n06Y\x16\x1a\x1b\x13\x169\x169&$3B\x14\x03LQFUHDVHG\x03WR\x03\x17\x11\x1a\x03\x97I\n(65\x03\x14\x03\x9f\x03RU\x03EHORZ\x03\x14\x03\x03670\x16\x15)\x17\x13\x18\x12670\x16\x15)\x17\x14\x18\x03OLQH\n9669669\'\'\n9\'\'\x18\x16\x18\x15\x18\x14\x18\x13\x17\x1c\x17\x1b\n\x17\x1a\n\x17\x19\n\x17\x18\n\x17\x17\n\x17\x16\n\x17\x15\n\x17\x14\n\x17\x13\n\x16\x1c\x16\x1b\n\x16\x1a\n\x16\x19\n\x16\x18\n\x16\x17\n\x16\x16\n\x15\x1c\x16\x13\x16\x14\x16\x15 \x15\x1b\n3&\x14\x15\n3&\x14\x14\n3&\x14\x13\n3$\x14\x18\n3$\x14\x17\n9\'\'\n9&$3B\x15\n3$\x14\x16\n3$\x14\x15\n3$\x14\x14\n3$\x14\x13\n3$\x1c\n3$\x1b\n3&\x1c\n3&\x1b\n3&\x1a\n3&\x19\n3%\x14\x18\n3%\x14\x17\n3%\x14\x163%\x14\x153%\x15\n3%\x14\x13\n9&$3B\x14\n9\'\'3%\x14\x143%\x14\x14\x03QRW\x03DYDLODEOH\x03DQ\\PRUH\x03\x03\n5HSODFHG\x03E\\\x039 &$3B\x14\x18\x16\x18\x15\x18\x14\x18\x13\x17\x1c\n\x17\x1b\n\x17\x1a\n\x17\x19\n\x17\x18\n\x17\x17\n\x17\x16\n\x17\x15\n\x17\x14\n\x17\x13\n\x16\x1c\x16\x1b\n\x16\x1a\n\x16\x19\n\x16\x18\n\x16\x17\n\x16\x16\n\x16\x14\x16\x15 \x15\x1b\n3&\x14\x15\n3&\x14\x14\n3&\x14\x13\n3$\x14\x183$\x14\x17\n9\'\'\n966\n3$\x14\x16\n3$\x14\x15\n3$\x14\x14\n3$\x14\x13\n3$\x1c\n3$\x1b\n3&\x1c\n3&\x1b\n3&\x1a\n3&\x19\n3%\x14\x18\n3%\x14\x17\n3%\x14\x16\n3%\x14\x153%\x15\n3%\x14\x13\n9&$3B\x14\n9\'\'966\n9\'\'9669669\'\'670\x16\x15)\x17\x13\x14[[\n670\x16\x15)\x17\x14\x13[[670\x16\x15)\x17\x14\x14[[670\x16\x15)\x17\x14\x15[[670\x16\x15)\x17\x14\x16[[670\x16\x15)\x17\x15\x16[[670\x16\x15)\x17\x17\x19[[\n\x15\x1c\x16\x13\nDocID026289 Rev 7 15/149STM32F411xC STM32F411xE Description\n56Figure 3. STM32F411xC/xE block diagram     \n1. The timers connected to APB2 are clocke d from TIMxCLK up to 100 MHz, while the timers connected to APB1 are clocked \nfrom TIMxCLK up to 100 MHz. 06Y\x16\x17\x1c\x15\x139\x15*3,2\x033257\x03$\n$+%\x12\x03$3%\x15(;7\x03,7\x11\x03:.83 XS\x03WR\x03\x1b\x14\x03$)\x03\x033$>\x14\x18\x1d\x13@\n7,0\x14\x03\x12\x033:0\x16\x03FRPSO\x11\x03FKDQQHOV\x037,0\x14B&+\x14>\x14\x1d\x16@1\x0f\n\x17\x03FKDQQHOV\x037,0\x14B&+\x14>\x14\x1d\x17@(75\x0f\n%.,1\x03DV\x03$)\n86$57\x145;\x0f\x037;\x0f\x03&.\x0f\n&76\x0f\x03576\x03DV\x03$)\n63,\x14\x12,\x156\x14\n$3%\x15 \x19\x13 0 +]\n$3%\x14 \x16\x130+]\n\x14\x19\x03DQDORJ\x03LQSXWV\x03\x039\'\'5()B$\'&026,\x126\'\x0f\x030,62\x126\'BH[W\x0f\n6&.\x12&.\x0f\x03166\x12:6\x0f63\x16\x12,\x156\x16$/$50B28726&\x16\x15B,1\n26&\x16\x15B2879\'\'$\x0f\x03966$\n1567\nVPFDUG\nLU\'$\x14\x19E9%$7\x03 \x03\x14\x11\x19\x18\x03WR\x03\x16\x11\x19\x039\n\'0$\x15\n6&/\x0f\x036\'$\x0f\x0360%$\x03DV\x03$) ,\x15&\x16\x1260%86-7$*\x03\t\x036:\n$50\x03&RUWH[\x100\x17\n\x14\x13\x13\x030+]19,& (70038\n75$&(&/.\n75$&(\'>\x16\x1d\x13@\n\'0$\x15\n\x1b\x036WUHDPV\n),)2\n$&&(/\x12\n&$&+(\n$+%\x14\x03\x14\x13\x13\x030+]\n86$57 \x150%SV7HPSHUDWXUH\x03VHQVRU\n$\'&\x14 ,)\n#9\'\'$325\x123\'5\n%256XSSO\\\nVXSHUYLVLRQ\n# 9\'\'$39\',QW325\x03\x03\nUHVHW\n;7$/\x03\x16\x15\x03N+]0$1$*7\n57&5& +6\n5& /6\n3:5\nLQWHUIDFH:\'*\x03\x16\x15.\n#9%$7#9\'\'$\n#9\' \'\n$:85HVHW\x03\t\nFORFN\nFRQWURO3//\x14\t\x15$3%\x15&/.9\'\'\x03 \x03\x14\x11\x1a\x03WR\x03\x16\x11\x19\x039\n966\n9&$39ROWDJH\nUHJXODWRU\n\x16\x11\x16\x03WR\x03\x14\x11\x15\x0399\'\'3RZHU\x03PDQDJPW\n#9\'\'\n67$03\x14\x03\x03%DFNXS\x03UHJLVWHU$+%\x03EXV\x10PDWUL[\x03\x1a6\x170$3%\x15\x03\x14\x13\x13\x030+]\n/6\n7,0\x1c \x15\x03FKDQQHOV\x03DV\x03$)\x18\x14\x15\x03.%\x03)ODVK\n7,0\x15\n7,0\x16\n7,0\x17\n7,0\x18\'\x10%86\n)38\n$3%\x14\x03\x18\x13\x03\x030+]\x03\x0bPD[\x0c$+%\x15\x03\x14\x13\x13\x030+]1-7567\x0f\x03-7\',\x0f\n-7&.\x126:&/.\n-7\'2\x126:\'\x0f\x03-7\'2\n,\x10%86\n6\x10%86\n\'0$\x14\x1b\x036WUHDPV\n),)2\n3%>\x14\x18\x1d\x13@\n3&>\x14\x18\x1d\x13@\n3+>\x14\x1d\x13@*3,2\x033257\x03%\n*3,2\x033257\x03&\n*3,2\x033257\x03+\n\x14\x19E\n7,0\x14\x13 \x14\x19E\n7,0\x14\x14 \x14\x19E\nVPFDUG\nLU\'$86$57\x19\x14\x03FKDQQHO\x03DV\x03$)\n\x14\x03FKDQQHO\x03DV\x03$)\n5;\x0f\x037;\x0f\x03&.\x03DV\x03$)\x03\x03\n,\x15&\x15\x1260%86,\x15&\x14\x1260%86\n6&/\x0f\x036\'$\x0f\x0360%$\x03DV\x03$)6&/\x0f\x036\'$\x0f\x0360%$\x03DV\x03$)63\x15\x12,\x156\x15026,\x126\'\x0f\x030,62\x126\'BH[W\x0f\x03\x03\n6&.\x12&.\x0f\x03166\x12:6\x0f\x03\x03\x03\x035;\x0f\x037;\x03DV\x03$)\n&76\x0f\x03576\x03DV\x03$)86$57\x15VPFDUG\nLU\'$\x16\x15E\x14\x19E\x14\x19E\x16\x15E\n\x17\x03FKDQQHOV\x17\x03FKDQQHOV\x0f\x03(75\x03DV\x03$)\x17\x03FKDQQHOV\x0f\x03(75\x03DV\x03$)\x17\x03FKDQQHOV\x0f\x03(75\x03DV\x03$)\n\'0$\x14\n$+%\x12\x03$3%\x14\n/626&B,1\n26&B287+&/.;7$/\x0326&\n\x17\x10\x03\x14\x190+]\x14\x15\x1b\x03.%\x0365$0\n::\'*\n$3%\x14&/.\n$+%\x143&/.$+%\x153&/.\n&5&\x0b3\'5\x032))\x0c\n\x14\x11\x1b\x03WR\x03\x16\x11\x19\x039\x0b3\'5\x0321\x0c\n6\',2\x03\x12\x0300&\n),)2\'>\x1a\x1d\x13@\n&0\'\x0f\x03&.\x03DV\x03$)86%\n27*\x03)6\n),)23+<\'3\n\'0\n,\'\x0f\x039%86\x0f\x0362)\n63,\x17\x12,\x156\x17026,\x126\'\x0f\x030,62\x0f\x036&.\x12&.\x0f\n\x03\x03166\x12:6\x03DV\x03$)3\'>\x14\x18\x1d\x13@ *3,2\x033257\x03\'\n3(>\x14\x18\x1d\x13@ *3,2\x033257\x03(\n026,\x126\'\x0f\x030,62\x0f\x036&.\x12&.\x0f\n166\x12:6\x03DV\x03$)\n63,\x18\x12,\x156\x18026,\x126\'\x0f\x030,62\x0f\x036&.\x12&.\x0f\n\x03\x03166\x12:6\x03DV\x03$)0&.\x03DV\x03$)\n0&.\x03DV\x03$)\nFunctional overview STM32F411xC STM32F411xE\n16/149 DocID026289 Rev 73 Functional overview\n3.1 Arm® Cortex®-M4 with FPU core with  embedded Flash and \nSRAM\nThe Arm® Cortex®-M4 with FPU processor is the latest generation of Arm processors for \nembedded systems. It was developed to provide a low-cost platform that meets the needs of \nMCU implementation, with a reduced pin count and low-power consumption, while delivering outstanding computational performance and an advanced response to interrupts.\nThe Arm® Cortex®-M4 with FPU 32-bit RISC proces sor features exceptional code-\nefficiency, delivering the high-performance expect ed from an Arm core in the memory size \nusually associated with 8- and 16-bit devices. The processor supports a set of DSP instructions which allow efficient signal pr ocessing and complex algorithm execution. Its \nsingle precision FPU (floating point unit) speeds up software development by using \nmetalanguage development tools,  while avoiding saturation.\nThe STM32F411xC/xE devices are compatible with all Arm tools and software.Figure 3  shows the general block diagram of the STM32F411xC/xE.\nNote: Cortex®-M4 with FPU is binary compatible with Cortex®-M3.\n3.2 Adaptive real-time memory accelerator (ART Accelerator™)\nThe ART Accelerator™ is a memory accelerator which is optimized for STM32 industry-\nstandard Arm® Cortex®-M4 with FPU processors. It balances the inherent performance \nadvantage of the Arm® Cortex®-M4 with FPU over Flash memory technologies, which \nnormally requires the processor to wait for the Flash memory at higher frequencies.\nTo release the processor full 105 DMIPS performance at this frequency, the accelerator \nimplements an instruction prefetch queue and branch cache, which increases program execution speed from the -bit Flash memo ry. Based on CoreMark benchmark, the \nperformance achieved thanks to the ART accele rator is equivalent to 0 wait state program \nexecution from Flash memory at a CPU frequency up to 100 MHz.\n3.3 Batch Acquisition mode (BAM)\nThe Batch acquisition mode allows enhanced  power efficiency during data batching. It \nenables data acquisition through any communicati on peripherals directly to memory using \nthe DMA in reduced power consumption as well as data processing while the rest of the \nsystem is in low-power mode (including the flash and ART). For example in an audio system, a smart combination of PDM audio samp le acquisition and processing from the I2S \ndirectly to RAM (flash and ART\n™ stopped) with the DMA using BAM followed by some very \nshort processing from flash allows to dras tically reduce the power consumption of the \napplication. A dedicated application note (AN4 515) describes how to implement the BAM to \nallow the best power efficiency.\nDocID026289 Rev 7 17/149STM32F411xC STM32F411xE Functional overview\n563.4 Memory protection unit\nThe memory protection unit (MPU) is used to manage the CPU accesses to memory to \nprevent one task to accidentally corrupt the memory or resources used by any other active task. This memory area is organized into up to 8 protected areas that can in turn be divided up into 8 subareas. The protection area sizes are between 32 bytes and the whole 4 \ngigabytes of addressable memory.\nThe MPU is especially helpful for applications wh ere some critical or ce rtified code has to be \nprotected against the misbehavior of other ta sks. It is usually managed by an RTOS (real-\ntime operating system). If a prog ram accesses a memory location  that is prohibited by the \nMPU, the RTOS can detect it and take action. In an RTOS environment, the kernel can dynamically update the MPU area setting, based on the process to be executed.\nThe MPU is optional and can be bypassed for applications that do not need it.\n3.5 Embedded Flash memory\nThe devices embed up to 512 Kbytes of Flas h memory available for storing programs and \ndata.\nTo optimize the power consumption the Flash me mory can also be switched off in Run or in \nSleep mode (see Section 3.18: Low-power modes ). Two modes are available: Flash in Stop \nmode or in DeepSleep mode (trade off between power saving and startup time, see Table 34: Low-power mode wakeup timings\n(1)). Before disabling the Flash memory, the \ncode must be executed from the internal RAM.\nOne-time programmable bytes\nA one-time programmable area is available with  16 OTP blocks of 32 bytes. Each block can \nbe individually locked. \n(Additional information can be found in the product reference manual.)\n3.6 CRC (cyclic redundancy  check) calculation unit\nThe CRC (cyclic redundancy check) calculation unit  is used to get a CRC code from a 32-bit \ndata word and a fixed generator polynomial.\nAmong other applications, CRC-based techniques are used to verify data transmission or \nstorage integrity. In the scope of the EN/IEC 60335-1 standard, they offer a means of verifying the Flash memory integrity. The C RC calculation unit help s compute a software \nsignature during runtime, to be compared with a reference signature generated at link-time \nand stored at a given memory location.\n3.7 Embedded SRAM\nAll devices embed:\n• 128 Kbytes of system SRAM which can be accessed (read/write) at CPU clock speed \nwith 0 wait states\nFunctional overview STM32F411xC STM32F411xE\n18/149 DocID026289 Rev 73.8 Multi-AHB bus matrix\nThe 32-bit multi-AHB bu s matrix interconnects all the masters (CPU, DMAs) and the slaves \n(Flash memory, RAM, AHB and APB peripherals) and ensures a seamless and efficient operation even when several high-spe ed peripherals work simultaneously.\nFigure 4. Multi-AHB matrix    \n3.9 DMA controller (DMA)\nThe devices feature two general-purpose dual-port DMAs (DMA1 and DMA2) with 8 \nstreams each. They are able to manage memory-to-memory, peripheral-to-memory and memory-to-peripher al transfers. They fe ature dedicated FIFOs for APB/AHB peripherals, \nsupport burst transfer and are designed to provide the maximum peripheral bandwidth (AHB/APB).\nThe two DMA controllers support circular buffer management, so that no specific code is \nneeded when the controller reaches the end of  the buffer. The two DMA controllers also \nhave a double buffering feature, which autom ates the use and switching of two memory \nbuffers without requiring any special code.\nEach stream is connected to dedicated hardware DMA requests, with support for software \ntrigger on each stream. Configuration is made by software and transfer sizes between source and destination are independent.$50\n&RUWH[\x100\x17*3\n\'0$\x14*3\n\'0$\x15\n%XV\x03PDWUL[\x1066\x13 6\x14 6\x15 6\x16 6\x17 6\x18\n,&2\'(\n\'&2\'(\n$&&(/)ODVK\n\x18\x14\x15\x03N%\n65$0\x14\x03\n\x14\x15\x1b\x03.E\\WHV\n$+%SHULSK\x150\x13\n0\x140\x15\n0\x17,\x10EXV\n\'\x10EXV\n6\x10EXV\n\'0$B3,\n\'0$B0(0\x14\n\'0$B0(0\x15\n\'0$B3\x15\n06\x16\x17\x1c\x15\x149\x140\x16 $+%\nSHULSK\x14$3%\x14\n$3%\x15\nDocID026289 Rev 7 19/149STM32F411xC STM32F411xE Functional overview\n56The DMA can be used with the main peripherals: \n• SPI and I2S\n• I2C\n• USART\n• General-purpose, basic and advanced-control timers TIMx\n• SD/SDIO/MMC/eMMC host interface\n• ADC\n3.10 Nested vectored inter rupt controller (NVIC)\nThe devices embed a nested vectored interrupt controller able to manage 16 priority levels, \nand handle up to 62 maskable interrupt channels plus the 16 interrupt lines of the Cortex®-\nM4 with FPU. \n• Closely coupled NVIC gives low-latency interrupt processing\n• Interrupt entry vector table address passed directly to the core\n• Allows early processing of interrupts\n• Processing of late arriving, higher-priority interrupts\n• Support tail chaining\n• Processor state automatically saved\n• Interrupt entry restored on interrupt exit with no instruction overhead\nThis hardware block provides flexible interrupt management features with minimum interrupt \nlatency.\n3.11 External interrupt /event controller (EXTI)\nThe external interrupt/event controller consists  of 21 edge-detector lines used to generate \ninterrupt/event requests. Each line can be independently configured to select the trigger event (rising edge, falling edge, both) and can be masked independently. A pending register \nmaintains the status of the interrupt requests. The EXTI can detect an external line with a pulse width shorter than the In ternal APB2 clock period. Up to 81 GPIOs can be connected \nto the 16 external interrupt lines.\n3.12 Clocks and startup\nOn reset the 16 MHz internal RC oscillator is selected as the default CPU clock. The \n16 MHz internal RC oscillator is factory- trimmed to offer 1% accuracy at 25 °C. The \napplication can then select as system clock eit her the RC oscillator or an external 4-26 MHz \nclock source. This clock can be monitored for failure. If a failure is detected, the system \nautomatically switches back to the internal  RC oscillator and a so ftware interrupt is \ngenerated (if enabled). This clock source is input to a PLL thus allowing to increase the frequency up to 100 MHz. Sim ilarly, full interrupt management of the PLL clock entry is \navailable when necessary (for example if an indirectly us ed external oscillator fails).\nSeveral prescalers allow t he configuration of the two AHB buses, the high-speed APB \n(APB2) and the low-sp eed APB (APB1) domains. The maxi mum frequency of  the two AHB \nFunctional overview STM32F411xC STM32F411xE\n20/149 DocID026289 Rev 7buses is 100 MHz while th e maximum frequency of the high-speed APB domains is \n100 MHz. The maximum allo wed frequency of the low-speed APB dom ain is 50 MHz.\nThe devices embed a dedicated PLL (PLLI2S ) which allows to achieve audio class \nperformance. In this case, the I2S master clock can generate all standard sampling \nfrequencies from 8 kHz to 192 kHz.\n3.13 Boot modes\nAt startup, boot pins are used to select one out of three boot options:\n• Boot from user Flash\n• Boot from system memory\n• Boot from embedded SRAM\nThe bootloader is located in system memory. It is used to reprogram the Flash memory by \nusing USART1(PA9/10), USART2 (PD5/6), USB OTG FS in device mode (PA11/12) through \nDFU (device firmware upgrade), I2C1(PB6 /7), I2C2(PB10/3) , I2C3(PA8/PB4), \nSPI1(PA4/5/6/7), SPI2( PB12/13/14/15) or SPI3(PA15, PC10/11/12).\nFor more detailed information on the bootloader, refer to Application Note: AN2606, STM32 \nmicrocontroller system memory boot mode .\n3.14 Power supply schemes\n• VDD = 1.7 to 3.6 V: external power supply for I/Os with the internal supervisor \n(POR/PDR) disabled, provided externally th rough VDD pins. Requires the use of an \nexternal power supply supervisor connected to the VDD and NRST pins.\n• VSSA, VDDA = 1.7 to 3.6 V: external analog power supplies for ADC, Reset blocks, RCs \nand PLL. VDDA and VSSA must be connected to VDD and VSS, respectively, with \ndecoupling technique.\n• VBAT = 1.65 to 3.6 V: power supply for RTC,  external clock 32  kHz oscillator and \nbackup registers (through power switch) when VDD is not present.\nRefer to Figure 17: Power supply scheme  for more details.\nDocID026289 Rev 7 21/149STM32F411xC STM32F411xE Functional overview\n563.15 Power supply supervisor\n3.15.1 Internal reset ON\nThis feature is available for VDD operating voltage range 1.8 V to 3.6 V.\nThe internal power supply supervisor is enabled by holding PDR_ON high.\nThe devices have an integrated power-on reset (POR) / power-down reset (PDR) circuitry \ncoupled with a Brownout reset (BOR) circuitry. At power-on, POR is always active, and ensures proper operation starting from 1.8 V. After the 1.8 V POR threshold level is reached, the option byte loading process st arts, either to confirm or modify default \nthresholds, or to disable BOR permanently. Three BOR thresholds are available through \noption bytes.\nThe devices remain in reset mode when V\nDD is below a specified threshold, VPOR/PDR  or \nVBOR, without the need for an external reset circuit.\nThe devices also feature an embedded programma ble voltage detector (PVD) that monitors \nthe VDD/VDDA power supply and compares it to the VPVD threshold. An interrupt can be \ngenerated when VDD/VDDA drops below the VPVD threshold and/or when VDD/VDDA is \nhigher than the VPVD threshold. The interrupt service routine can then generate a warning \nmessage and/or put the MCU into a safe state. The PVD is enabled by software.\n3.15.2 Internal reset OFF\nThis feature is available only on packages featuring the PDR_ON pin. The internal power-on reset (POR) / power-down reset (PDR) circuitry is disabled by setting the PDR_ON pin to low.\nAn external power supply supervisor should monitor V\nDD and should set the device in reset \nmode when VDD is below 1.7 V. NRST should be conn ected to this external power supply \nsupervisor. Refer to Figure 5: Power supply supervisor interconnection with internal reset \nOFF.\n          Figure 5. Power supply supervisor inte rconnection with internal reset OFF(1)\n1. The PRD_ON pin is only available on the WLCSP49 and UFBGA100 packages.          \n06Y\x16\x17\x1c\x1a\x189\x143\'5B219\'\'\n1567([WHUQDO\x039 \'\'\x03SRZHU\x03VXSSO\\\x03VXSHUYLVRU\n([W\x11\x03UHVHW\x03FRQWUROOHU\x03DFWLYH\x03ZKHQ\n9\'\'\x03\x1f\x03\x14\x11\x1a\x039\x03\x03\n9\'\'\nFunctional overview STM32F411xC STM32F411xE\n22/149 DocID026289 Rev 7A comprehensive set of power-saving mode allows to design low-power applications. \nWhen the internal reset is OFF, the following integrated features are no longer supported:\n• The integrated power-on reset (POR) / power-down reset (PDR) circuitry is disabled.\n• The brownout reset (BOR) circuitry must be disabled.\n• The embedded programmable voltage detector (PVD) is disabled.\n• VBAT functionality is no more available and VBAT pin should be connected to VDD.\n3.16 Voltage regulator\nThe regulator has four operating modes: \n• Regulator ON\n– Main regulator mode (MR)– Low power regulator (LPR)– Power-down\n• Regulator OFF\n3.16.1 Regulator ON\nOn packages embedding the BYPASS_REG pin, the regulator is enabled by holding \nBYPASS_REG low. On all ot her packages, the regula tor is always enabled.\nThere are three power modes configured by  software when the regulator is ON:\n• MR is used in the nominal regulation mode (With different voltage scaling in Run)\nIn Main regulator mode (MR mode), different voltage scaling are provided to reach the \nbest compromise between maximum fr equency and dynamic power consumption.\n• LPR is used in the Stop modes\nThe LP regulator mode is configured by software when entering Stop mode.\n• Power-down is used  in Standby mode.\nThe Power-down mode is activated only when entering in Standby mode. The regulator \noutput is in high impedance and the kernel  circuitry is powered down, inducing zero \nconsumption. The contents of th e registers and SRAM are lost.\nDepending on the package, one or two external ceramic capacitors should be connected on \nthe VCAP_1 and VCAP_2 pins. The VCAP_2  pin is only available for the LQFP100 and \nUFBGA100 packages.\nAll packages have the regulator ON feature.\n3.16.2 Regulator OFF\nThe Regulator OFF is availa ble only on the UFBGA100, which features the BYPASS_REG \npin. The regulator is disabled by holding BYPASS_REG high. The regulator OFF mode allows to supply externally a V12 voltage source through V\nCAP_1  and VCAP_2  pins.\nSince the internal voltage scaling is not managed internally, the external voltage value must \nbe aligned with the targeted maximum frequency. Refer to Table 14: General operating \nconditions .\nThe two 2.2 µF VCAP ceramic capacitors should be replaced by two 100 nF decoupling \ncapacitors. Refer to Figure 17: Power supply scheme .\nDocID026289 Rev 7 23/149STM32F411xC STM32F411xE Functional overview\n56When the regulator is OFF, there is no more internal monitoring on V12. An external power \nsupply supervisor should be used to monito r the V12 of the logic power domain. PA0 pin \nshould be used for this purpose, and act as power-on reset on V12 power domain.\nIn regulator OFF mode, the following features are no more supported:\n• PA0 cannot be used as a GPIO pin since it allows  to reset a part of the V12 logic power \ndomain which is not reset by the NRST pin.\n• As long as PA0 is kept low, the debug mode cannot be used under power-on reset. As \na consequence, PA0 and NRST pins must  be managed separately if the debug \nconnection under reset or pre-reset is required.\nFigure 6. Regulator OFF\nThe following conditions must be respected:\n• VDD should always be higher than VCAP_1  and VCAP_2 to avoid current injection \nbetween power domains. \n• If the time for VCAP_1  and VCAP_2 to reach V12 minimum value is faster than the time for \nVDD to reach 1.7 V, then PA0 should be k ept low to cover both conditions: until VCAP_1  \nand VCAP_2 reach V12 minimum value and until VDD reaches 1.7 V (see Figure 7 ).\n• Otherwise, if the time for VCAP_1  and VCAP_2 to reach V12 minimum value is slower \nthan the time for VDD to reach 1.7 V, then PA0 could be asserted low externally (see \nFigure 8 ).\n• If VCAP_1  and VCAP_2  go below V12 minimum value and VDD is higher than 1.7 V, then a \nreset must be asserted on PA0 pin.\nNote: The minimum value of V12 depends on the maximum frequency targeted in the application DL\x14\x1b\x17\x1c\x1b9\x16%<3$66B5(*\n9&$3B\x14\n9&$3B\x153$\x13\n9\x14\x159\'\'1567\x03\x03\n9\'\'$SSOLFDWLRQ\x03UHVHW\x03\nVLJQDO\x03\x0bRSWLRQDO\x0c\x03\x03([WHUQDO\x039 &$3B\x14\x12\x15\x03SRZHU\x03\nVXSSO\\\x03VXSHUYLVRU\n([W\x11\x03UHVHW\x03FRQWUROOHU\x03DFWLYH\x03\nZKHQ\x039 &$3B\x14\x12\x15\x03\x03\x1f\x030LQ\x039 \x14\x15\x03\x039\x14\x15\nFunctional overview STM32F411xC STM32F411xE\n24/149 DocID026289 Rev 7Figure 7. Startup in regulator OFF: slow VDD slope -\n power-down reset risen after VCAP_1 /VCAP_2 stabilization\n1. This figure is valid whatever the internal reset mode (ON or OFF). \nFigure 8. Startup in regulator OFF mode: fast VDD slope -\n power-down reset risen before VCAP_1 /VCAP_2 stabilization\n1. This figure is valid whatever the internal reset mode (ON or OFF). 06Y\x16\x14\x14\x1a\x1c9\x149\'\'\nWLPH0LQ\x039 \x14\x153\'5\x03 \x03\x14\x11\x1a\x0399&$3B\x14\x129&$3B\x159\x14\x15\n1567\nWLPH\n9\'\'\nWLPH0LQ\x039 \x14\x159&$3B\x14\x129&$3B\x15\n9\x14\x15\n3$\x13\x03DVVHUWHG\x03H[WHUQDOO\\\x03\x031567\nWLPH06Y\x16\x14\x14\x1b\x139\x143\'5\x03 \x03\x14\x11\x1a\x039\x03\x03\nDocID026289 Rev 7 25/149STM32F411xC STM32F411xE Functional overview\n563.16.3 Regulator ON/OFF and internal power supply supervisor availability\n          \n3.17 Real-time clock (RTC ) and backup registers\nThe backup domain includes:\n• The real-time clock (RTC) \n• 20 backup registers\nThe real-time clock (RTC) is an independent BC D timer/counter. Dedica ted registers contain \nthe second, minute, hour (in 12/24 hour), we ek day, date, month, year, in BCD (binary-\ncoded decimal) format. Correction for 28, 29 (leap year), 30, and 31 day of the month are performed automatically. The RTC features a reference clock detection, a more precise second source clock (50 or 60 Hz) can be us ed to enhance the calendar precision. The RTC \nprovides a programmable alarm and programmable periodic interrupts with wakeup from Stop and Standby modes. The sub-seconds value is also available in binary format.\nIt is clocked by a 32.768 kHz external crystal, resonator or oscillator, the internal  low-power \nRC oscillator or the high -speed external clock divided by 128. The internal low-speed RC \nhas a typical frequency of 32 kHz. The RTC can be calibrated using an external 512 Hz output to compensa te for any natural quartz deviation. \nTwo alarm registers are used to generate an alar m at a specific time and calendar fields can \nbe independently masked for alarm comparison. To generate a periodic interrupt, a 16-bit \nprogrammable binary auto-reload downcounter with programmable resolution is available and allows automatic wakeup and periodic alarms from every 120 µs to every 36 hours.\nA 20-bit prescaler is used for the time base cl ock. It is by default configured to generate a \ntime base of 1 second from a clock at 32.768 kHz.\nThe backup registers are 32-bit registers used to  store 80 bytes of user application data \nwhen V\nDD power is not present. Backup registers are not reset by a system, a power reset, \nor when the device wakes up from the Standby mode (see Section 3.18: Low-power \nmodes ).\nAdditional 32-bit registers contain the prog rammable alarm subseconds, seconds, minutes, \nhours, day, and date.Table 3. Regulator ON/OFF and internal power supply superv isor availability \nPackage Regulator ON Regulator OFFPower supply \nsupervisor ONPower supply \nsupervisor OFF\nUFQFPN48 Yes No Yes No\nWLCSP49 Yes NoYes\nPDR_ON set to VDDYes\nPDR_ON external \ncontrol(1)\nLQFP64 Yes No Yes No\nLQFP100 Yes No Yes No\nUFBGA100Yes\nBYPASS_REG set to \nVSSYes\nBYPASS_REG set to \nVDDYes\nPDR_ON set to VDDYes\nPDR_ON external \ncontrol (1)\n1. Refer to Section 3.15: Power supply supervisor\nFunctional overview STM32F411xC STM32F411xE\n26/149 DocID026289 Rev 7The RTC and backup registers are supplied through a switch that is powered either from the \nVDD supply when present or from the VBAT pin.\n3.18 Low-power modes\nThe devices support three low-power modes to achieve the best compromise between low power consumption, short startup time and available wakeup sources:\n• Sleep mode\nIn Sleep mode, only the CPU is stopped. All peripherals continue to operate and can \nwake up the CPU when an interrupt/event occurs.\nTo further reduce the power consumption,  the Flash memory can be switched off \nbefore entering in Sleep mode. Note that this requires a code execution from the RAM.\n• Stop mode\nThe Stop mode achieves the lowest power consumption while retaining the contents of \nSRAM and registers. All clocks in the 1.2 V domain are stopped, the PLL, the HSI RC \nand the HSE crystal oscillators are disabled . The voltage regulator can also be put \neither in normal or in low-power mode.\nThe devices can be woken up from the Stop mode by any of the EXTI line (the EXTI \nline source can be one of the 16 external lines, the PVD output, the RTC alarm/ wakeup/ tamper/ time stamp events).\n• Standby mode\nThe Standby mode is used to achieve the lowest power consumption. The internal \nvoltage regulator is switched off so that the entire 1.2 V domain is powered off. The PLL, the HSI RC and the HSE crystal oscillato rs are also switched off. After entering \nStandby mode, the SRAM and register conten ts are lost except for registers in the \nbackup domain when selected.\nThe devices exit the Standby mode when an external reset (NRST pin), an IWDG reset, \na rising edge on the WKUP pin, or an RTC alarm/ wakeup/ tamper/time stamp event occurs. \nStandby mode is not supported when the embedded voltage regulator is bypassed and \nthe 1.2 V domain is controlled by an external power. \n3.19 VBAT operation\nThe VBAT pin allows to power the device VBAT domain from an external battery, an external \nsuper-capacitor, or from VDD when no external battery and an external super-capacitor are \npresent.\nVBAT operation is activated when VDD is not present.\nThe VBAT pin supplies the RTC and the backup registers. \nNote: When the microcontroller is supplied from VBA T, external interrupts and RTC alarm/events \ndo not exit it from VBAT operation. When PDR_ON pin is not connected to VDD (internal \nReset OFF), the VBAT functionality is no more available and VBAT pin should be connected \nto VDD.\nDocID026289 Rev 7 27/149STM32F411xC STM32F411xE Functional overview\n563.20 Timers and watchdogs\nThe devices embed one advanced-control time r, seven general-purpose timers and two \nwatchdog timers.\nAll timer counters can be frozen in debug mode.Table 4  compares the features of the advanced-control and general-purpose timers.\n          \n3.20.1 Advanced-control timers (TIM1)\nThe advanced-control timer (TIM1) can be seen as three-phase PWM generators \nmultiplexed on 4 independent channels. It has complementary PWM outputs with \nprogrammable inserted dead times. It can also be considered as a complete general-purpose timer. Its 4 independent channels can be used for:\n• Input capture\n• Output compare\n• PWM generation (edge- or center-aligned modes)\n• One-pulse mode outputTable 4. Timer feature comparison \nTimer \ntypeTimerCounter \nresolutionCounter \ntypePrescaler \nfactorDMA \nrequest \ngenerationCapture/\ncompare \nchannelsComplemen-\ntary outputMax. \ninterface \nclock \n(MHz)Max. \ntimer \nclock \n(MHz)\nAdvanced\n-controlTIM1 16-bitUp, \nDown, \nUp/downAny \ninteger \nbetween 1 \nand \n65536Yes 4 Yes 100 100\nGeneral \npurposeTIM2, \nTIM532-bitUp, \nDown, \nUp/downAny \ninteger \nbetween 1 \nand \n65536Yes 4 No 50 100\nTIM3, \nTIM416-bitUp, \nDown, \nUp/downAny \ninteger \nbetween 1 \nand \n65536Yes 4 No 50 100\nTIM9 16-bit UpAny \ninteger \nbetween 1 \nand \n65536No 2 No 100 100\nTIM10, \nTIM1116-bit UpAny \ninteger \nbetween 1 \nand \n65536No 1 No 100 100\nFunctional overview STM32F411xC STM32F411xE\n28/149 DocID026289 Rev 7If configured as standard 16-bit timers, it has the same features as the general-purpose \nTIMx timers. If configured as a 16-bit PWM g enerator, it has full mo dulation capability (0-\n100%).\nThe advanced-control timer can work togethe r with the TIMx timers via the Timer Link \nfeature for synchronizat ion or event chaining.\nTIM1 supports independent DMA request generation.\n3.20.2 General-purpose timers (TIMx)\nThere are seven synchronizable general-purpose timers embedded in the \nSTM32F411xC/xE (see Table 4  for differences).\n• TIM2, TIM3, TIM4, TIM5\nThe STM32F411xC/xE devices are 4 full-featured general-purpose timers: TIM2, TIM5, \nTIM3, and TIM4.The TIM2 and TIM5 timers are based on a 32-bit auto-reload up/downcounter and a 16-bit prescaler. The TIM3 and TIM4 timers are based on a 16-\nbit auto-reload up/downcounter and a 16-bit prescaler. They all feature four independent channels for input capture/output compare, PWM or one-pulse mode output. This gives up to 15 input capture/output compare/PWMs.\nThe TIM2, TIM3, TIM4, TIM5 general-purpose timers can work together, or with the \nother general-purpose timers and the advanc ed-control timer TIM1 via the Timer Link \nfeature for synchronization or event chaining.\nAny of these general-purpose timers can be used to generate PWM outputs.\nTIM2, TIM3, TIM4, TIM5 all have indepen dent DMA request generation. They are \ncapable of handling quadrature (incremental ) encoder signals and the digital outputs \nfrom 1 to 4 hall-effect sensors.\n• TIM9, TIM10 and TIM11\nThese timers are based on a 16-bit auto-reload upcounter and a 16-bit prescaler. \nTIM10 and TIM11 feature one independent channel, whereas TIM9 has two independent channels for input capture/output compare, PWM or one-pulse mode output. They can be synchronized with t he TIM2, TIM3, TIM4, TIM5 full-featured \ngeneral-purpose timers. They can also be used as simple time bases.\n3.20.3 Independent watchdog\nThe independent watchdog is based on a 12-bit downcounter and 8-bit prescaler. It is clocked from an independent 32 kHz internal RC  and as it operates independently from the \nmain clock, it can operate in Stop and Stan dby modes. It can be used either as a watchdog \nto reset the device when a problem occurs, or as a free-running timer for application timeout management. It is hardware- or software-configurable through the option bytes.\n3.20.4 Window watchdog\nThe window watchdog is based on a 7-bit downcounter that can be set as free-running. It can be used as a watchdog to reset the device when a problem occurs. It is clocked from the main clock. It  has an early warning interrupt capab ility and the counter can be frozen in \ndebug mode.\nDocID026289 Rev 7 29/149STM32F411xC STM32F411xE Functional overview\n563.20.5 SysTick timer\nThis timer is dedicated to real-time operating systems, but could also be used as a standard \ndowncounter. It features:\n• A 24-bit downcounter\n• Autoreload capability\n• Maskable system interrupt generation when the counter reaches 0\n• Programmable clock source.\n3.21 Inter-integrated circuit interface (I2C)\nUp to three I2C bus interfaces can operate in multimaster and slave modes. They can \nsupport the standard (up to 100 kHz) and fast (up to 400 kHz) modes. The I2C bus frequency can be increased up to 1 MHz. For more details about the complete solution, please contact your local ST sales representative.They also support the 7/10-bit addressing mode and the 7-bit dual addressing mode (as slave). A hardware CRC generation/verification is embedded.\nThey can be served by DMA and they support SMBus 2.0/PMBus.The devices also include programmable analog and digital noise filters (see Table 5 ).\n          \n3.22 Universal synchronous/asynch ronous receiver transmitters \n(USART)\nThe devices embed three universal synchron ous/asynchronous receiver transmitters \n(USART1, USART2 and USART6).\nThese three interfaces provide asynchronous  communication, IrDA SIR ENDEC support, \nmultiprocessor communication  mode, single-wire half-duplex communication mode and \nhave LIN Master/Slave  capability. The USART1 and U SART6 interfaces  are able to \ncommunicate at speeds of up to 12.5 Mbit/s. The USART2 interface communicates at up to 6.25 bit/s.\nUSART1 and USART2 also provide hardware management of the CTS and RTS signals, \nSmart Card mode (ISO 7816 compliant) and SPI-like commu nication capability. All \ninterfaces can be served by the DMA controller.Table 5. Comparison of I2C analog and digital filters\nAnalog filter Digital filter\nPulse width of \nsuppressed spikes ≥ 50 ns Programmable length from 1 to 15 I2C peripheral clocks\nFunctional overview STM32F411xC STM32F411xE\n30/149 DocID026289 Rev 7          \n3.23 Serial peripheral interface (SPI)\nThe devices feature five SPIs in slave and master modes in full-duplex and simplex \ncommunication modes. SPI1, SPI4 and SPI5 can communicate at up to 50 Mbit/s, SPI2 and SPI3 can communicate at up to 25 Mbit/s. The 3-bit prescaler gives 8 master mode frequencies and the frame is configurable to 8 bits or 16 bits. The hardware CRC generation/verification supports basic SD Card /MMC modes. All SPIs can be served by the \nDMA controller.\nThe SPI interface can be configured to operat e in TI mode for comm unications in master \nmode and slave mode.\n3.24 Inter-integr ated sound (I2S)\nFive standard I2S interfaces (multiplexed with SPI1 to SPI5) are available.They can be \noperated in master or slave mode, in simplex communication modes and full duplex for I2S2 \nand I2S3 and can be configured to operate with a 16-/32-bit resolution as an input or output \nchannel. All the I2Sx audio sampling frequencies from 8 kHz up to 192 kHz are supported. When either or both of the I\n2S interfaces is/are co nfigured in master mode, the master clock \ncan be output to the external DAC/CODEC at 256 times the sampling frequency. \nAll I2Sx can be served by the DMA controller.\n3.25 Audio PLL (PLLI2S)\nThe devices feature an additional dedicated PLL for audio I2S application. It allows to \nachieve error-free I2S sampling clock accuracy withou t compromising on the CPU \nperformance. \nThe PLLI2S configuration can be modified to manage an I2S sample rate change without \ndisabling the main PLL (PLL) used for the CPU.\nThe audio PLL can be programmed with very low error to obtain sampling rates ranging \nfrom 8 kHz to 192 kHz. Table 6. USART feature comparison \nUSART \nnameStandard \nfeaturesModem \n(RTS/CTS)LINSPI \nmasterirDASmartcard \n(ISO 7816)Max. baud \nrate in Mbit/s \n(oversampling \nby 16)Max. baud \nrate in Mbit/s \n(oversampling \nby 8)APB \nmapping\nUSART1 X X X X X X 6.25 12.5APB2 \n(max. \n100 MHz)\nUSART2 X X X X X X 3.12 6.25APB1 \n(max. \n50 MHz)\nUSART6 X N.A X X X X 6.25 12.5APB2 \n(max. \n100 MHz)\nDocID026289 Rev 7 31/149STM32F411xC STM32F411xE Functional overview\n56In addition to the audio PLL, a master clock input pin can be used to synchronize the I2S \nflow with an external PLL (or Codec output). \n3.26 Secure digital input/ output interface (SDIO)\nAn SD/SDIO/MMC/eMMC host interface is avai lable, that supports MultiMediaCard System \nSpecification Version 4.2 in three different da tabus modes: 1-bit (default), 4-bit and 8-bit.\nThe interface allows data transfer at up to 50 MHz, and is compliant with the SD Memory \nCard Specification Version 2.0.\nThe SDIO Card Specification Version 2.0 is  also supported with two different databus \nmodes: 1-bit (default) and 4-bit.\nThe current version supports only one SD/SDI O/MMC4.2 card at any one time and a stack \nof MMC4.1 or previous.\nIn addition to SD/SDIO/MMC/eMMC , this interface is fully compliant with the CE-ATA digital \nprotocol Rev1.1.\n3.27 Universal serial bus on -the-go full-speed (OTG_FS)\nThe devices embed an USB OTG full-speed de vice/host/OTG peripher al with integrated \ntransceivers. The USB OTG FS peripheral is compliant with the USB 2.0 specification and \nwith the OTG 1.0 specification. It has software-configurable endpoint setting and supports \nsuspend/resume. The USB OTG full-speed controller requires a dedicated 48 MHz clock \nthat is generated by a PLL connected to the HSE oscillato r. The major features are:\n• Combined Rx and Tx FIFO size of 320  × 35 bits with dynamic FIFO sizing\n• Supports the session request protocol (SRP) and host negotiation protocol (HNP)\n• 4 bidirectional endpoints\n• 8 host channels with periodic OUT support\n• HNP/SNP/IP inside (no need for any external resistor)\n• For OTG/Host modes, a power switch is needed in case bus-powered devices are \nconnected\n3.28 General-purpose in put/outputs (GPIOs)\nEach of the GPIO pins can be configured by so ftware as output (push-pull or open-drain, \nwith or without pull-up or pull-down), as input (f loating, with or  without pull-up or pull-down) \nor as peripheral alternate function. Most of the GPIO pins are shared with digital or analog alternate functions. All GPIOs are high-current -capable and have speed selection to better \nmanage internal noise, power consumption and electromagnetic emission.\nThe I/O configuration can be locked if needed by  following a specific sequence in order to \navoid spurious writing to the I/Os registers.\nFast I/O handling allowing maximum I/O toggling up to \n100 MHz.\nFunctional overview STM32F411xC STM32F411xE\n32/149 DocID026289 Rev 73.29 Analog-to-digita l converter (ADC)\nOne 12-bit analog-to-digital converter is embedded and shares up to 16 external channels, \nperforming conversions in the single-sho t or scan mode. In scan mode, automatic \nconversion is performed on a selected group of analog inputs.\nThe ADC can be served by the DMA controller.  An analog watchdog feature allows very \nprecise monitoring of the converted voltage of one, some or all selected channels. An interrupt is generated when the converted vo ltage is outside the programmed thresholds.\nTo synchronize A/D conversion and timers, t he ADCs could be triggered by any of TIM1, \nTIM2, TIM3, TIM4 or TIM5 timer. \n3.30 Temperature sensor\nThe temperature sensor has to generate a voltage that varies linearly with temperature. The conversion range is between 1.7 V and 3.6 V. The temperature sensor is internally connected to the ADC_IN18 input channel wh ich is used to convert the sensor output \nvoltage into a digital value. Refer to the reference manual for additional information. \nAs the offset of the temperature sensor varies fr om chip to chip due to process variation, the \ninternal temperature sensor is mainly suitab le for applications that detect temperature \nchanges instead of absolute temperatures. If an accurate temperature reading is needed, \nthen an external temperature sensor part should be used.\n3.31 Serial wire JTAG debug port (SWJ-DP)\nThe Arm SWJ-DP interface is embedded, and is a combined JTAG and serial wire debug port that enables either a serial wire debug or  a JTAG probe to be connected to the target.\nDebug is performed using 2 pins only instead of 5 required by the JTAG (JTAG pins could \nbe re-use as GPIO with alternate function):  the JTAG TMS and TCK pins are shared with \nSWDIO and SWCLK, respectively, and a specific sequence on the TMS pin is used to switch between JTAG-DP and SW-DP.\n3.32 Embedded Trace Macrocell™\nThe Arm Embedded Trace Macrocell provides a gr eater visibility of the instruction and data \nflow inside the CPU core by streaming compressed data at a very high rate from the \nSTM32F411xC/xE through a small number of ETM pins to an external hardware trace port analyzer (TPA) device. The TPA is connected to a host computer using any high-speed \nchannel available. Real-time instruction and da ta flow activity can be recorded and then \nformatted for display on the host computer th at runs the debugger software. TPA hardware \nis commercially available from common development tool vendors.\nThe Embedded Trace Macrocell operates wi th third party debugger software tools.\nDocID026289 Rev 7 33/149STM32F411xC STM32F411xE Pinouts and pin description\n564 Pinouts and pin description\nFigure 9. STM32F411xC/xE WLCSP49 pinout\n1. The above figure shows the package bump side.06\x16\x17\x1c\x1a\x199\x14$\n%\n(\'&\n)\n*9\'\'\n3&\x14\x17\x10\x03\n26&\x16\x15B,19%$7\n3+\x13\x10\x03\n26&B,1\n1567\n9\'\'$\n95()\x0e\n3$\x14966\n3\'5\nB21\n3&\x14\x18\x10\x03\n26&\x16\x15B287\n966$95()\x10\n3$\x13\n3$\x17%227\x13\n3%\x1b\n3+\x14\x10\x03\n26&B287\n3%\x133%\x17\n3%\x18\n3%\x193%\x16\n3$\x14\x163$\x14\x18\n9\'\'3$\x14\x17\n966\n3$\x14\x15\n3%\x153$\x1c\n3%\x14\x153$\x14\x13\n9&$3\x143$\x14\x14\n3%\x14\x17 9\'\'966\n3%\x14\x13\n3$\x1a3$\x1b\n3%\x14\x18\n3%\x14\x16\x13\x14\x15\x16\x17\x18 \x12\n3%\x1c\n3%\x143&\x14\x16\n3$\x15\n3$\x183$\x16\n3$\x193%\x1a\nPinouts and pin description STM32F411xC STM32F411xE\n34/149 DocID026289 Rev 7Figure 10. STM32F411xC/xE UFQFPN48 pinout\n1. The above figure shows the package top view.06\x16\x14\x14\x18\x139\x16966\n%227\x13\n3%\x1a\n3%\x19\n3%\x18\n3%\x17\n3%\x16\n3$\x14\x18\n3$\x14\x17\n\x17\x1b \x17\x1a \x17\x19 \x17\x18 \x17\x17 \x17\x16 \x17\x15 \x17\x14 \x17\x13\n\x14 \x16\x19 9\'\'\n\x15 \x16\x18 966\n\x16 \x16\x17 3$\x14\x16\n\x17\n8)4)31\x17\x1b\x16\x16 3$\x14\x15\n966$\x1295()\x10\x18 \x16\x15 3$\x14\x14\n9\'\'$\x1295()\x0e\x19 \x16\x14 3$\x14\x13\n3$\x13\x1a \x16\x13 3$\x1c\n3$\x14\x1b \x15\x1c 3$\x1b\n3$\x15\x1c \x15\x1b9\'\'\x14\x16 \x14\x17 \x14\x18 \x14\x19 \x14\x1a \x14\x1b \x14\x1c \x15\x13 \x15\x14\n3$\x16\n3$\x17\n3$\x18\n3$\x19\n3$\x1a\n3%\x13\n3%\x14\n3%\x15\n966\x14\x13\n\x14\x14\n\x14\x15\x15\x1a\n\x15\x19\n\x15\x18\n\x15\x15 \x15\x16 \x15\x17\x16\x1c \x16\x1b \x16\x1a3%\x14\x13\n9&$3B\x143%\x14\x18\n3%\x14\x17\n3%\x14\x16\n3%\x14\x159%$7\n3&\x14\x16\n3&\x14\x17\x1026&\x16\x15B,1\n3+\x13\x1026&B,1\n1567\n3%\x1c\x03\x03\x03\x03\n3%\x1b\x03\x03\x03\x039\'\'\n3&\x14\x18\x1026&\x16\x15B287\n3+\x13\x1026&B287\nDocID026289 Rev 7 35/149STM32F411xC STM32F411xE Pinouts and pin description\n56Figure 11. STM32F411xC/xE LQFP64 pinout\n1. The above figure shows the package top view.\x19\x17 \x19\x16 \x19\x15 \x19\x14 \x19\x13 \x18\x1c \x18\x1b \x18\x1a \x18\x19 \x18\x18 \x18\x17 \x18\x16 \x18\x15 \x18\x14 \x18\x13 \x17\x1c\n\x17\x1b\n\x17\x1a\n\x17\x19\n\x17\x18\n\x17\x17\x17\x16\n\x17\x15\n\x17\x14\n\x17\x13\n\x16\x1c\n\x16\x1b\n\x16\x1a\n\x16\x19\n\x16\x18\n\x16\x17\n\x16\x16\n\x14\x1a \x14\x1b \x14\x1c \x15\x13 \x15\x14 \x15\x15 \x15\x16 \x15\x17 \x15\x1c \x16\x13 \x16\x14 \x16\x15 \x15\x18 \x15\x19 \x15\x1a \x15\x1b\x14\n\x15\n\x16\n\x17\n\x18\n\x19\x03\x03\n\x1a\x03\x03\n\x1b\x03\x03\x1c\x03\x03\n\x14\x13\n\x14\x14\n\x14\x15\n\x14\x16\n\x14\x17\n\x14\x18\n\x14\x199%$7\n3&\x14\x17\x1026&\x16\x15B,1\n3+\x13\x1026&B,1\n1567\n3&\x13\n3&\x14\n3&\x15\n3&\x16\n966$\x1295()\x10\n9\'\'$\x1295()\x0e\n3$\x13\n3$\x143$\x15\n9\'\'\n3%\x1c\n3%\x1b\n%227\x13\n3%\x1a\n3%\x19\n3%\x18\n3%\x17\n3%\x16\n3\'\x15\x03\x03\x03\x03\n3&\x14\x15\n3&\x14\x14\n3&\x14\x13\n3$\x14\x18\n3$\x14\x17\n9\'\'\n966\n3$\x14\x16\n3$\x14\x15\n3$\x14\x14\n3$\x14\x13\n3$\x1c\n3$\x1b\n3&\x1c\n3&\x1b\n3&\x1a\n3&\x19\n3%\x14\x18\n3%\x14\x17\n3%\x14\x16\n3%\x14\x153$\x16\n966\n3$\x17\n3$\x18\n3$\x19\n3$\x1a\n3&\x17\n3&\x18\n3%\x13\n3%\x14\n3%\x15\n3%\x14\x13\n9&$3B\x14/4)3\x19\x173&\x14\x16\n06\x16\x14\x14\x17\x1c9\x169\'\'966\n9\'\'9663+\x14\x1026&B2873&\x14\x18\x1026&\x16\x15B287\nPinouts and pin description STM32F411xC STM32F411xE\n36/149 DocID026289 Rev 7Figure 12. STM32F411xC/xE LQFP100 pinout\n1. The above figure shows the package top view.\n\x11\x10\x10\n\x19\x19\n\x19\x18\n\x19\x17\n\x19\x16\n\x19\x15\n\x19\x14\n\x19\x13\n\x19\x12\n\x19\x11\n\x19\x10\n\x18\x19\n\x18\x18\n\x18\x17\n\x18\x16\n\x18\x15\n\x18\x14\n\x18\x13\n\x18\x12\x18\x11\n\x18\x10\n\x17\x19\n\x17\x18\n\x17\x17\n\x17\x16\n\x11\n\x12\n\x13\n\x14\n\x15\n\x16\n\x17\n\x18\n\x19\x11\x10\n\x11\x11\n\x11\x12\n\x11\x13\n\x11\x14\n\x11\x15\n\x11\x16\n\x11\x17\n\x11\x18\n\x11\x19\n\x12\x10\n\x12\x11\n\x12\x12\n\x12\x13\n\x12\x14\n\x12\x15\x17\x15\n\x17\x14\n\x17\x13\n\x17\x12\n\x17\x11\n\x17\x10\n\x16\x19\n\x16\x18\n\x16\x17\x16\x16\n\x16\x15\n\x16\x14\n\x16\x13\n\x16\x12\n\x16\x11\n\x16\x10\n\x15\x19\n\x15\x18\n\x15\x17\n\x15\x16\n\x15\x15\n\x15\x14\n\x15\x13\n\x15\x12\n\x15\x110%\x12\n0%\x13\n0%\x14\n0%\x150%\x16\n6"!4\n0#\x11\x14\r/3#\x13\x12?).\n0#\x11\x15\r/3#\x13\x12?/54\n633\n6$$\n0(\x10\r/3#?).\n.234\n0#\x10\n0#\x11\n0#\x12\n0#\x13\n6$$\n633!\x0f62%&\r\n6$$!62%&\x0b\n0!\x10\n0!\x11\n0!\x126$$\n6336#!0?\x12\n0!\x11\x13\x00\x00\x00\n0!\x11\x12\x00\x00\x00\n0!\x11\x11 \x00\x00\n0!\x11\x10\x00\x00\x00\n0!\x19\x00 \x00\n0!\x18\x00\x00\x00\n0#\x19\x00\x00\n0#\x18\x00\x000#\x17\x00\x00\n0#\x16\x00\x00\n0$\x11\x15\x00\x000$\x11\x14\x00\x00\n0$\x11\x13\x00\x00\n0$\x11\x12\x00\x00\n0$\x11\x11\x00\x00\n0$\x11\x10\x00\x00\n0$\x19\x00\x00\n0$\x18\x00\x00\n0"\x11\x15\x00\x00\n0"\x11\x14\x00\x00\n0"\x11\x13 \x00\n0"\x11\x12\x00\x000!\x13\n633\n6$$\n0!\x14\n0!\x15\n0!\x16\n0!\x17\n0#\x14\n0#\x15\n0"\x10\n0"\x11\n0"\x12\n0%\x17\n0%\x18\n0%\x19\n0%\x11\x10\n0%\x11\x11\n0%\x11\x12\n0%\x11\x13\n0%\x11\x14\n0%\x11\x15\n0"\x11\x10\n6#!0?\x11\n633\n6$$6$$\n633\n0%\x11\x00\x00\n0%\x10\x00\x00\n0"\x19\x00\x00\n0"\x18\x00\x00\n"//4\x10\x00\x000"\x17\x00\x00\n0"\x16\x00\x00\n0"\x15\x00\x00\n0"\x14\x00\x00\n0"\x13\x00\x00\n0$\x17\x00\x00\n0$\x16\x00\x00\n0$\x15\x00\x00\n0$\x14\x00\x00\n0$\x13\x00\x00\n0$\x12\x00\x00\n0$\x11\x00\x00\n0$\x10\x00\x00\n0#\x11\x12\x00\x00\n0#\x11\x11\x00\x00\n0#\x11\x10\x00\x00\n0!\x11\x15\x00\x00\n0!\x11\x14\x00\x12\x16\n\x12\x17\n\x12\x18\n\x12\x19\n\x13\x10\n\x13\x11\n\x13\x12\n\x13\x13\n\x13\x14\n\x13\x15\n\x13\x16\n\x13\x17\n\x13\x18\n\x13\x19\n\x14\x10\n\x14\x11\n\x14\x12\n\x14\x13\n\x14\x14\n\x14\x15\n\x14\x16\n\x14\x17\n\x14\x18\n\x14\x19\n\x15\x10\n-3\x13\x11\x11\x15\x116\x14,1&0\x11\x10\x100#\x11\x13\n0(\x11\r/3#?/54\nDocID026289 Rev 7 37/149STM32F411xC STM32F411xE Pinouts and pin description\n56Figure 13. STM32F411xC/xE UFBGA100 pinout\n1. This figure shows the package top view06\x16\x16\x14\x18\x159\x15$\n%\n(\'&\n)\n*\n+\n-\n.\n/\n03(\x16\n26&B,13&\x14\x18\n26&\x16\x15B2873&\x14\x173&\x14\x16\n$17,B7$033(\x17\n26&B287\n3&\x13\n966$\n95()\x10\n95()\x0e\n9\'\'$3(\x14\n3(\x183(\x15\n3(\x19\n9%$7\n966\n9\'\'\n1567\n3&\x14\n3&\x16\n3$\x13\n:.83\n3$\x143%\x1b\n3(\x133%\x1c\n966\n%<3$66B5(*\n3\'5B21\n3&\x15\n3$\x15\n3$\x16\n3$\x17%227\x13\n3%\x1a\n9\'\'\n3$\x18\n3$\x19\n3$\x1a3\'\x1a\n3%\x19\n3%\x18\n3&\x17\n3&\x18\n3%\x133\'\x18\n3\'\x19\n3%\x15\n3%\x143%\x17\n3\'\x17\n3(\x1b\n3(\x1a3%\x16\n3\'\x16\n3\'\x15\n3\'\x1c\n3(\x14\x13\n3(\x1c3$\x14\x18\n3\'\x14\n3\'\x13\n3%\x14\x14\n3(\x14\x15\n3(\x14\x143$\x14\x17\n3&\x14\x15\n3&\x14\x14\n3&\x1b3$\x1c\n3\'\x14\x18\n3\'\x14\x15\n3%\x14\x18\n3%\x14\x13\n3(\x14\x163$\x14\x16\n3&\x14\x13\n9&$3\nB\x15\n3$\x1b\n3&\x1a\n3\'\x14\x17\n3\'\x14\x14\n3%\x14\x17\n9&$3\x03\nB\x14\n3(\x14\x17966\n9\'\'3$\x14\x15\n3$\x14\x14\n3$\x14\x13\n3&\x1c\n3&\x19\n3\'\x14\x16\n3\'\x14\x13\n3%\x14\x16\n3%\x14\x15\n3(\x14\x18966\n9\'\'\x15 \x16 \x17 \x18 \x19 \x1a \x1b \x1c \x14\x13 \x14\x14 \x14\x15 \x14\n3+\x13\n3+\x1426&\x16\x15B,1\nPinouts and pin description STM32F411xC STM32F411xE\n38/149 DocID026289 Rev 7          Table 7. Legend/abbreviations used in the pinout table \nName Abbreviation Definition\nPin nameUnless otherwise specified in brackets below the pin name, the pin function during and after \nreset is the same as the actual pin name\nPin typeS Supply pin\nI Input only pin\nI/O Input/ output pin\nI/O structureFT 5 V tolerant I/O\nTC Standard 3.3 V I/O\nB Dedicated BOOT0 pin\nNRST Bidirectional reset pin with embedded weak pull-up resistor\nNotes Unless otherwise specified by a note, all I/Os are set as floating inputs during and after reset\nAlternate \nfunctionsFunctions selected through GPIOx_AFR registers\nAdditional \nfunctionsFunctions directly selected/enabl ed through peripheral registers\nTable 8. STM32F411xC/xE pin definitions \nPin number\nPin name \n(function after \nreset)(1)\nPin type\nI/O structure\nNotesAlternate functions A dditional functionsUFQFPN48\nLQFP64\nWLCSP49\nLQFP100 \nUFBGA100\n- - - 1 B2 PE2 I/O FT -TRACECLK, \nSPI4_SCK/I2S4_CK, \nSPI5_SCK/I2S5_CK, \nEVENTOUT-\n- - - 2 A1 PE3 I/O FT -TRACED0, \nEVENTOUT-\n- - - 3 B1 PE4 I/O FT -TRACED1, \nSPI4_NSS/I2S4_WS, \nSPI5_NSS/I2S5_WS, \nEVENTOUT-\n- - - 4 C2 PE5 I/O FT -TRACED2, \nTIM9_CH1, \nSPI4_MISO, SPI5_MISO, \nEVENTOUT-\nDocID026289 Rev 7 39/149STM32F411xC STM32F411xE Pinouts and pin description\n56- - - 5 D2 PE6 I/O FT -TRACED3, \nTIM9_CH2, SPI4_MOSI/I2S4_SD, \nSPI5_MOSI/I2S5_SD, \nEVENTOUT-\n---- D 3 V S S S - - - -\n---- C 4 V D D S - - - -\n1 1 B7 6 E2 VBAT S - - - -\n22 D 5 7 C 1PC13-\nANTI_TAMPI/O FT\n(2)(3)-RTC_AMP1, \nRTC_OUT, RTC_TS\n33 C 7 8 D 1PC14-\nOSC32_INI/O FT(2)(3)\n(4) - OSC32_IN\n44 C 6 9 E 1PC15-\nOSC32_OUTI/O FT - - OSC32_OUT\n- - - 10 F2 VSS S - - - -\n--- 1 1 G 2 V D D S - - - -\n5 5 D7 12 F1 PH0 - OSC_IN I/O FT - - OSC_IN\n66 D 6 1 3 G 1PH1 - \nOSC_OUTI/O FT - - OSC_OUT\n7 7 E7 14 H2 NRST I/O FT - EVENTOUT -\n- 8 - 15 H1 PC0 I/O FT - EVENTOUT ADC1_10\n- 9 - 16 J2 PC1 I/O FT - EVENTOUT ADC1_11\n- 10 - 17 J3 PC2 I/O FT -SPI2_MISO, \nI2S2ext_SD, \nEVENTOUTADC1_12\n- 11 - 18 K2 PC3 I/O FT -SPI2_MOSI/I2S2_SD, \nEVENTOUTADC1_13\n--- 1 9 - V D D S - - - -\n8 12 E6 20 J1 VSSA S - - - -\n- - - - K1 VREF- S - - - -\n9 1 3F 72 1L 1 V R E F + S- - - -\n- - - 22 M1 VDDA S - - - -Table 8. STM32F411xC/xE pin definitions (continued)\nPin number\nPin name \n(function after \nreset)(1)\nPin type\nI/O structure\nNotesAlternate functions A dditional functionsUFQFPN48\nLQFP64\nWLCSP49\nLQFP100 \nUFBGA100\nPinouts and pin description STM32F411xC STM32F411xE\n40/149 DocID026289 Rev 710 14 F6 23 L2 PA0-WKUP I/O TC(5)TIM2_CH1/TIM2_ET, \nTIM5_CH1, USART2_CTS, \nEVENTOUTADC1_0, WKUP1\n11 15 G7 24 M2 PA1 I/O FT -TIM2_CH2, \nTIM5_CH2, \nSPI4_MOSI/I2S4_SD, \nUSART2_RTS, EVENTOUTADC1_1\n12 16 E5 25 K3 PA2 I/O FT -TIM2_CH3, \nTIM5_CH3, TIM9_CH1, \nI2S2_CKIN, \nUSART2_TX, EVENTOUTADC1_2\n13 17 E4 26 L3 PA3 I/O FT -TIM2_CH4, \nTIM5_CH4, TIM9_CH2, \nI2S2_MCK, \nUSART2_RX, EVENTOUTADC1_3\n- 18 - 27 - VSS S - - - -\n- - - - E3 BYPASS_REG S - - - -- 19 - 28 - VDD I FT - EVENTOUT -\n14 20 G6 29 M3 PA4 I/O FT -SPI1_NSS/I2S1_WS, \nSPI3_NSS/I2S3_WS, USART2_CK, \nEVENTOUTADC1_4\n15 21 F5 30 K4 PA5 I/O FT -TIM2_CH1/TIM2_ET, \nSPI1_SCK/I2S1_CK, \nEVENTOUTADC1_5\n16 22 F4 31 L4 PA6 I/O FT -TIM1_BKIN, \nTIM3_CH1, \nSPI1_MISO, \nI2S2_MCK, SDIO_CMD, \nEVENTOUTADC1_6\n17 23 F3 32 M4 PA7 I/O FT -TIM1_CH1N, \nTIM3_CH2, \nSPI1_MOSI/I2S1_SD, EVENTOUTADC1_7Table 8. STM32F411xC/xE pin definitions (continued)\nPin number\nPin name \n(function after \nreset)(1)\nPin type\nI/O structure\nNotesAlternate functions A dditional functionsUFQFPN48\nLQFP64\nWLCSP49\nLQFP100 \nUFBGA100\nDocID026289 Rev 7 41/149STM32F411xC STM32F411xE Pinouts and pin description\n56- 24 - 33 K5 PC4 I/O FT - EVENTOUT ADC1_14\n- 25 - 34 L5 PC5 I/O FT - EVENTOUT ADC1_15\n18 26 G5 35 M5 PB0 I/O FT -TIM1_CH2N, \nTIM3_CH3, \nSPI5_SCK/I2S5_CK, EVENTOUTADC1_8\n19 27 G4 36 M6 PB1 I/O FT -TIM1_CH3N, \nTIM3_CH4, SPI5_NSS/I2S5_WS, \nEVENTOUTADC1_9\n20 28 G3 37 L6 PB2 I/O FT - EVENTOUT BOOT1\n- - - 38 M7 PE7 I/O FT -TIM1_ETR, \nEVENTOUT-\n- - - 39 L7 PE8 I/O FT -TIM1_CH1N, \nEVENTOUT-\n- - - 40 M8 PE9 I/O FT -TIM1_CH1, \nEVENTOUT-\n- - - 41 L8 PE10 I/O FT -TIM1_CH2N, \nEVENTOUT-\n- - - 42 M9 PE11 I/O FT -TIM1_CH2, \nSPI4_NSS/I2S4_WS, \nSPI5_NSS/I2S5_WS, \nEVENTOUT-\n- - - 43 L9 PE12 I/O FT -TIM1_CH3N, \nSPI4_SCK/I2S4_CK, \nSPI5_SCK/I2S5_CK, EVENTOUT-\n- - - 44 M10 PE13 I/O FT -TIM1_CH3, \nSPI4_MISO, SPI5_MISO, \nEVENTOUT-\n- - - 45 M11 PE14 I/O FT -TIM1_CH4, \nSPI4_MOSI/I2S4_SD, \nSPI5_MOSI/I2S5_SD, \nEVENTOUT-\n- - - 46 M12 PE15 I/O FT -TIM1_BKIN, \nEVENTOUT-Table 8. STM32F411xC/xE pin definitions (continued)\nPin number\nPin name \n(function after \nreset)(1)\nPin type\nI/O structure\nNotesAlternate functions A dditional functionsUFQFPN48\nLQFP64\nWLCSP49\nLQFP100 \nUFBGA100\nPinouts and pin description STM32F411xC STM32F411xE\n42/149 DocID026289 Rev 721 29 E3 47 L10 PB10 I/O FT -TIM2_CH3, \nI2C2_SCL, SPI2_SCK/I2S2_CK, \nI2S3_MCK, SDIO_D7, \nEVENTOUT-\n- - - - K9 PB11 I/O FT -TIM2_CH4, \nI2C2_SDA, \nI2S2_CKIN, EVENTOUT-\n22 30 G2 48 L11 VCAP_1 S - - - -\n23 31 D3 49 F12 VSS S - - - -24 32 F2 50 G12 VDD S - - - -\n25 33 E2 51 L12 PB12 I/O FT -TIM1_BKIN, \nI2C2_SMBA, SPI2_NSS/I2S2_WS, \nSPI4_NSS/I2S4_WS, \nSPI3_SCK/I2S3_CK, EVENTOUT-\n26 34 G1 52 K12 PB13 I/O FT -TIM1_CH1N, \nSPI2_SCK/I2S2_CK, SPI4_SCK/I2S4_CK, \nEVENTOUT-\n27 35 F1 53 K11 PB14 I/O FT -TIM1_CH2N, \nSPI2_MISO, \nI2S2ext_SD, \nSDIO_D6, EVENTOUT-\n28 36 E1 54 K10 PB15 I/O FT -RTC_50Hz, \nTIM1_CH3N, SPI2_MOSI/I2S2_SD, \nSDIO_CK, \nEVENTOUTRTC_REFIN\n- - - 55 - PD8 I/O FT - - -\n- - - 56 K8 PD9 I/O FT - - -\n- - - 57 J12 PD10 I/O FT - - -\n- - - 58 J11 PD11 I/O FT - - -\n- - - 59 J10 PD12 I/O FT -TIM4_CH1, \nEVENTOUT-Table 8. STM32F411xC/xE pin definitions (continued)\nPin number\nPin name \n(function after \nreset)(1)\nPin type\nI/O structure\nNotesAlternate functions A dditional functionsUFQFPN48\nLQFP64\nWLCSP49\nLQFP100 \nUFBGA100\nDocID026289 Rev 7 43/149STM32F411xC STM32F411xE Pinouts and pin description\n56- - - 60 H12 PD13 I/O FT -TIM4_CH2, \nEVENTOUT-\n- - - 61 H11 PD14 I/O FT -TIM4_CH3, \nEVENTOUT-\n- - - 62 H10 PD15 I/O FT -TIM4_CH4, \nEVENTOUT-\n- 37 - 63 E12 PC6 I/O FT -TIM3_CH1, \nI2S2_MCK, USART6_TX, \nSDIO_D6, \nEVENTOUT-\n- 38 - 64 E11 PC7 I/O FT -TIM3_CH2, \nSPI2_SCK/I2S2_CK, \nI2S3_MCK, USART6_RX, \nSDIO_D7, \nEVENTOUT-\n- 39 - 65 E10 PC8 I/O FT -TIM3_CH3, \nUSART6_CK, \nSDIO_D0, EVENTOUT-\n- 40 - 66 D12 PC9 I/O FT -MCO_2, TIM3_CH4, \nI2C3_SDA, I2S2_CKIN, \nSDIO_D1, \nEVENTOUT-\n29 41 D1 67 D11 PA8 I/O FT -MCO_1, TIM1_CH1, \nI2C3_SCL, \nUSART1_CK, USB_FS_SOF, \nSDIO_D1, \nEVENTOUT-\n30 42 D2 68 D10 PA9 I/O FT -TIM1_CH2, \nI2C3_SMBA, \nUSART1_TX, USB_FS_VBUS, \nSDIO_D2, \nEVENTOUTOTG_FS_VBUSTable 8. STM32F411xC/xE pin definitions (continued)\nPin number\nPin name \n(function after \nreset)(1)\nPin type\nI/O structure\nNotesAlternate functions A dditional functionsUFQFPN48\nLQFP64\nWLCSP49\nLQFP100 \nUFBGA100\nPinouts and pin description STM32F411xC STM32F411xE\n44/149 DocID026289 Rev 731 43 C2 69 C12 PA10 I/O FT -TIM1_CH3, \nSPI5_MOSI/I2S5_SD, USART1_RX, \nUSB_FS_ID, \nEVENTOUT-\n32 44 C1 70 B12 PA11 I/O FT -TIM1_CH4, \nSPI4_MISO, \nUSART1_CTS, USART6_TX, \nUSB_FS_DM, \nEVENTOUT-\n33 45 C3 71 A12 PA12 I/O FT -TIM1_ETR, \nSPI5_MISO, \nUSART1_RTS, USART6_RX, \nUSB_FS_DP, \nEVENTOUT-\n34 46 B3 72 A11 PA13 I/O FT -JTMS-SWDIO, \nEVENTOUT-\n- - - 73 C11 VCAP_2 S - - - -\n35 47 B1 74 F11 VSS S - - - -\n36 48 B2 75 G11 VDD S - - - -\n37 49 A1 76 A10 PA14 I/O FT -JTCK-SWCLK, \nEVENTOUT-\n38 50 A2 77 A9 PA15 I/O FT -JTDI, \nTIM2_CH1/TIM2_ETR, \nSPI1_NSS/I2S1_WS, \nSPI3_NSS/I2S3_WS, USART1_TX, \nEVENTOUT-\n- 51 - 78 B11 PC10 I/O FT -SPI3_SCK/I2S3_CK, \nSDIO_D2, \nEVENTOUT-\n- 52 - 79 C10 PC11 I/O FT -I2S3ext_SD, \nSPI3_MISO, \nSDIO_D3, EVENTOUT-\n- 53 - 80 B10 PC12 I/O FT -SPI3_MOSI/I2S3_SD, \nSDIO_CK, EVENTOUT-Table 8. STM32F411xC/xE pin definitions (continued)\nPin number\nPin name \n(function after \nreset)(1)\nPin type\nI/O structure\nNotesAlternate functions A dditional functionsUFQFPN48\nLQFP64\nWLCSP49\nLQFP100 \nUFBGA100\nDocID026289 Rev 7 45/149STM32F411xC STM32F411xE Pinouts and pin description\n56- - - 81 C9 PD0 I/O FT - EVENTOUT -\n- - - 82 B9 PD1 I/O FT - EVENTOUT -\n- 54 - 83 C8 PD2 I/O FT -TIM3_ETR, \nSDIO_CMD, \nEVENTOUT-\n- - - 84 B8 PD3 I/O FT -SPI2_SCK/I2S2_CK, \nUSART2_CTS, \nEVENTOUT-\n- - - 85 B7 PD4 I/O FT -USART2_RTS, \nEVENTOUT-\n- - - 86 A6 PD5 I/O FT -USART2_TX, \nEVENTOUT-\n- - - 87 B6 PD6 I/O FT -SPI3_MOSI/I2S3_SD, \nUSART2_RX, EVENTOUT-\n- - - 88 A5 PD7 I/O FT -USART2_CK, \nEVENTOUT-\n39 55 A3 89 A8 PB3 I/O FT -JTDO-SWO, \nTIM2_CH2, \nSPI1_SCK/I2S1_CK, SPI3_SCK/I2S3_CK, \nUSART1_RX, \nI2C2_SDA, EVENTOUT-\n40 56 A4 90 A7 PB4 I/O FT -JTRST, TIM3_CH1, \nSPI1_MISO, SPI3_MISO, \nI2S3ext_SD, \nI2C3_SDA, SDIO_D0, EVENTOUT-\n41 57 B4 91 C5 PB5 I/O TC -TIM3_CH2, \nI2C1_SMBA, SPI1_MOSI/I2S1_SD, \nSPI3_MOSI/I2S3_SD, \nSDIO_D3, \nEVENTOUT-\n42 58 C4 92 B5 PB6 I/O FT -TIM4_CH1, \nI2C1_SCL, \nUSART1_TX, \nEVENTOUT-Table 8. STM32F411xC/xE pin definitions (continued)\nPin number\nPin name \n(function after \nreset)(1)\nPin type\nI/O structure\nNotesAlternate functions A dditional functionsUFQFPN48\nLQFP64\nWLCSP49\nLQFP100 \nUFBGA100\nPinouts and pin description STM32F411xC STM32F411xE\n46/149 DocID026289 Rev 7          43 59 D4 93 B4 PB7 I/O FT -TIM4_CH2, \nI2C1_SDA, USART1_RX, \nSDIO_D0, \nEVENTOUT-\n44 60 A5 94 A4 BOOT0 I B - - VPP\n45 61 B5 95 A3 PB8 I/O FT -TIM4_CH3, \nTIM10_CH1, I2C1_SCL, \nSPI5_MOSI/I2S5_SD, \nI2C3_SDA, SDIO_D4, EVENTOUT-\n46 62 C5 96 B3 PB9 I/O FT -TIM4_CH4, \nTIM11_CH1, I2C1_SDA, \nSPI2_NSS/I2S2_WS, \nI2C2_SDA, SDIO_D5, EVENTOUT-\n- - - 97 C3 PE0 I/O FT -TIM4_ETR, \nEVENTOUT-\n- - - 98 A2 PE1 I/O FT - EVENTOUT -\n47 63 A6 99 - VSS S - - - -\n- - B6 - H3 PDR_ON I FT - - -\n48 64 A7 100 - VDD S - - - -\n1. Function availability depends on the chosen device.\n2. PC13, PC14 and PC15 are supplied through the power switch. Sinc e the switch only sinks a limited amount of current (3 \nmA), the use of GPIOs PC13 to PC15 in output mode is limited:  \n- The speed should not exceed 2 MHz with a maximum load of 30 pF.  \n- These I/Os must not be used as a current source (e.g. to drive an LED).\n3. Main function after the first backup domain power-up. Later  on, it depends on the contents of the RTC registers even after \nreset (because these registers are not reset by the main rese t). For details on how to manage these I/Os, refer to the RTC \nregister description se ctions in the STM32F411xx reference manual.\n4. FT = 5 V tolerant except when in analog mode or  oscillator mode (for PC14, PC15, PH0 and PH1).\n5. If the device is delivered in an UFBGA100 and the BYPASS_REG pi n is set to VDD (Regulator off/internal reset ON mode), \nthen PA0 is used as an internal Reset (active low)Table 8. STM32F411xC/xE pin definitions (continued)\nPin number\nPin name \n(function after \nreset)(1)\nPin type\nI/O structure\nNotesAlternate functions A dditional functionsUFQFPN48\nLQFP64\nWLCSP49\nLQFP100 \nUFBGA100\nSTM32F411xC STM32F411xE Pinouts and pin description\nDocID026289 Rev 7 47/149Table 9. Alternate function mapping \nPortAF00 AF01 AF02 AF03 AF04 AF05 AF06 AF07 AF08 AF09 AF10 AF11 AF12 AF13 AF14 AF15\nSYS_AF TIM1/TIM2TIM3/ \nTIM4/ TIM5TIM9/ \nTIM10/ \nTIM11I2C1/I2C2/\nI2C3SPI1/I2S1S\nPI2/ \nI2S2/SPI3/ \nI2S3SPI2/I2S2/ \nSPI3/ \nI2S3/SPI4/ I2S4/SPI5/ \nI2S5SPI3/I2S3/ \nUSART1/ \nUSART2USART6I2C2/\nI2C3OTG1_FS SDIOPort APA0 -TIM2_CH1/\nTIM2_ETRTIM5_CH1 - - - -USART2_\nCTS-- - - - - -EVENT\nOUT\nPA1 - TIM2_CH2 TIM5_CH2 - -SPI4_MOSI\n/I2S4_SD-USART2_\nRTS-- - - - - -EVENT\nOUT\nPA2 - TIM2_CH3 TIM5_CH3 TIM9_CH1 - I2S2_CKIN -USART2_\nTX-- - - - - -EVENT\nOUT\nPA3 - TIM2_CH4 TIM5_CH4 TIM9_CH2 - I2S2_MCK -USART2_\nRX-- - - - - -EVENT\nOUT\nPA4 - - - - -SPI1_NSS/I\n2S1_WSSPI3_NSS/I2\nS3_WSUSART2_\nCK-- - - - - -EVENT\nOUT\nPA5 -TIM2_CH1/\nTIM2_ETR---SPI1_SCK/I\n2S1_CK-- - - - - - - -EVENT\nOUT\nPA6 - TIM1_BKIN TIM3_CH1 - - SPI1_MISO I2S2_MCK - - - - -SDIO_\nCMD--EVENT\nOUT\nPA7 - TIM1_CH1N TIM3_CH2 - -SPI1_MOSI\n/I2S1_SD-- - - - - - - -EVENT\nOUT\nPA8 MCO_1 TIM1_CH1 - -I2C3_\nSCL--USART1_\nCK--USB_FS_\nSOF-SDIO_\nD1--EVENT\nOUT\nPA9 - TIM1_CH2 - -I2C3_\nSMBA--USART1_\nTX--USB_FS_\nVBUS-SDIO_\nD2--EVENT\nOUT\nPA10 - TIM1_CH3 - - - -SPI5_MOSI/I\n2S5_SDUSART1_\nRX--USB_FS_\nID--- -EVENT\nOUT\nPA11 - TIM1_CH4 - - - - SPI4_MISOUSART1_\nCTSUSART6_\nTX-USB_FS_\nDM--- -EVENT\nOUT\nPA12 - TIM1_ETR - - - - SPI5_MISOUSART1_\nRTSUSART6_\nRX-USB_FS_\nDP--- -EVENT\nOUT\nPA13JTMS-\nSWDIO---- - -- - - - - - - -EVENT\nOUT\nPA14JTCK-\nSWCLK---- - -- - - - - - - -EVENT\nOUT\nPA15 JTDITIM2_CH1/\nTIM2_ETR---SPI1_NSS/I\n2S1_WSSPI3_NSS/I2\nS3_WSUSART1_\nTX-- - - - - -EVENT\nOUT\nPinouts and pin description STM32F411xC STM32F411xE\n48/149 DocID026289 Rev 7\nPort BPB0 - TIM1_CH2N TIM3_CH3 - - -SPI5_SCK\n/I2S5_CK-- - - - - -EVENT\nOUT\nPB1 - TIM1_CH3N TIM3_CH4 - - -SPI5_NSS\n/I2S5_WS-- - - - - -EVENT\nOUT\nPB2 - - - - - - - - - - - - - - -EVENT\nOUT\nPB3JTDO-\nSWOTIM2_CH2 - - -SPI1_SCK/I\n2S1_CKSPI3_SCK\n/I2S3_CKUSART1_\nRX-I 2 C 2 _ S D A - - - --EVENT\nOUT\nPB4 JTRST TIM3_CH1 - - SPI1_MISO SPI3_MISOI2S3ext_S\nD-I 2 C 3 _ S D ASDIO_\nD0--EVENT\nOUT\nPB5 - - TIM3_CH2 -I2C1_SMB\nASPI1_MOSI\n/I2S1_SDSPI3_MOSI/\nI2S3_SD-- - -SDIO_\nD3--EVENT\nOUT\nPB6 - - TIM4_CH1 - I2C1_SCL - -USART1_\nTX-- - - - -EVENT\nOUT\nPB7 - - TIM4_CH2 - I2C1_SDA - -USART1_\nRX-- - -SDIO_\nD0--EVENT\nOUT\nPB8 - - TIM4_CH3 TIM10_CH1 I2C1_SCL -SPI5_MOSI/\nI2S5_SD- - I2C3_SDA - -SDIO_\nD4--EVENT\nOUT\nPB9 - - TIM4_CH4 TIM11_CH1 I2C1_SDASPI2_NSS/I\n2S2_WS-- - I 2 C 2 _ S D A - -SDIO_\nD5--EVENT\nOUT\nPB10 - TIM2_CH3 - - I2C2_SCLSPI2_SCK/I\n2S2_CKI2S3_MCK - - - - -SDIO_\nD7--EVENT\nOUT\nPB11 - TIM2_CH4 - - I2C2_SDA I2S2_CKIN - - - - - - - - -EVENT\nOUT\nPB12 - TIM1_BKIN - -I2C2_SMB\nASPI2_NSS/I\n2S2_WSSPI4_NSS\n/I2S4_WSSPI3_SCK\n/I2S3_CK-- - - - - -EVENT\nOUT\nPB13 - TIM1_CH1N - - -SPI2_SCK/I\n2S2_CKSPI4_SCK/\nI2S4_CK--- - - - - -EVENT\nOUT\nPB14 - TIM1_CH2N - - - SPI2_MISO I2S2ext_SD - - - - -SDIO_\nD6--EVENT\nOUT\nPB15RTC_50H\nzTIM1_CH3N - - -SPI2_MOSI\n/I2S2_SD-- - - - -SDIO_\nCK--EVENT\nOUTTable 9. Alternate function mapping (continued)\nPortAF00 AF01 AF02 AF03 AF04 AF05 AF06 AF07 AF08 AF09 AF10 AF11 AF12 AF13 AF14 AF15\nSYS_AF TIM1/TIM2TIM3/ \nTIM4/ TIM5TIM9/ \nTIM10/ \nTIM11I2C1/I2C2/\nI2C3SPI1/I2S1S\nPI2/ \nI2S2/SPI3/ \nI2S3SPI2/I2S2/ \nSPI3/ \nI2S3/SPI4/ \nI2S4/SPI5/ \nI2S5SPI3/I2S3/ \nUSART1/ \nUSART2USART6I2C2/\nI2C3OTG1_FS SDIO\nSTM32F411xC STM32F411xE Pinouts and pin description\nDocID026289 Rev 7 49/149\nPort CPC0 - - - - - - - - - - - - - - -EVENT\nOUT\nPC1 - - - - - - - - - - - - - - -EVENT\nOUT\nPC2 - - - - - SPI2_MISO I2S2ext_SD - - - - - - - -EVENT\nOUT\nPC3 - - - - -SPI2_MOSI\n/I2S2_SD-- - - - - - - -EVENT\nOUT\nPC4 - - - - - - - - - - - - - -EVENT\nOUT\nPC5 - - - - - - - - - - - - - -EVENT\nOUT\nPC6 - - TIM3_CH1 - - I2S2_MCK - -USART6_\nTX-- -SDIO_\nD6--EVENT\nOUT\nPC7 - - TIM3_CH2 - -SPI2_SCK/I\n2S2_CKI2S3_MCK -USART6_\nRX-- -SDIO_\nD7--EVENT\nOUT\nPC8 - - TIM3_CH3 - - - - -USART6_\nCK-- -SDIO_\nD0--EVENT\nOUT\nPC9 MCO_2 - TIM3_CH4 - I2C3_SDA I2S2_CKIN - - - - -SDIO_\nD1--EVENT\nOUT\nPC10 - - - - - -SPI3_SCK/I2\nS3_CK--- - -SDIO_\nD2--EVENT\nOUT\nPC11 - - - - - I2S3ext_SD SPI3_MISO - - - - -SDIO_\nD3--EVENT\nOUT\nPC12 - - - - - -SPI3_MOSI/I\n2S3_SD--- - -SDIO_\nCK--EVENT\nOUT\nPC13 - - - - - - - - - - - - - - - -PC14 - - - - - - - - - - - - - - - -PC15 - - - - - - - - - - - - - - - -Table 9. Alternate function mapping (continued)\nPortAF00 AF01 AF02 AF03 AF04 AF05 AF06 AF07 AF08 AF09 AF10 AF11 AF12 AF13 AF14 AF15\nSYS_AF TIM1/TIM2TIM3/ \nTIM4/ TIM5TIM9/ \nTIM10/ \nTIM11I2C1/I2C2/\nI2C3SPI1/I2S1S\nPI2/ \nI2S2/SPI3/ \nI2S3SPI2/I2S2/ \nSPI3/ \nI2S3/SPI4/ \nI2S4/SPI5/ \nI2S5SPI3/I2S3/ \nUSART1/ \nUSART2USART6I2C2/\nI2C3OTG1_FS SDIO\nPinouts and pin description STM32F411xC STM32F411xE\n50/149 DocID026289 Rev 7\nPort DPD0 - - - - - - - - - - - - - - -EVENT\nOUT\nPD1 - - - - - - - - - - - - - - -EVENT\nOUT\nPD2 - - TIM3_ETR - - - - - - - - -SDIO_\nCMDEVENT\nOUT\nPD3 - - - - -SPI2_SCK/I\n2S2_CKUSART2_\nCTS-- - - - - -EVENT\nOUT\nPD4 - - - - - - -USART2_\nRTS-- - - - - -EVENT\nOUT\nPD5 - - - - - - -USART2_\nTX-- - - - - -EVENT\nOUT\nPD6 - - - - -SPI3_MOSI\n/I2S3_SD-USART2_\nRX-- - - - - -EVENT\nOUT\nPD7 - - - - - - -USART2_\nCK-- - - - - -EVENT\nOUT\nPD8 - - - - - - - - - - - - - - -EVENT\nOUT\nPD9 - - - - - - - - - - - - - - -EVENT\nOUT\nPD10 - - - - - - - - - - - - - - -EVENT\nOUT\nPD11 - - - - - - - - - - - - - - -EVENT\nOUT\nPD12 - - TIM4_CH1 - - - - - - - - - - - -EVENT\nOUT\nPD13 - - TIM4_CH2 - - - - - - - - - - - -EVENT\nOUT\nPD14 - - TIM4_CH3 - - - - - - - - - - - -EVENT\nOUT\nPD15 - - TIM4_CH4 - - - - - - - - - - - -EVENT\nOUTTable 9. Alternate function mapping (continued)\nPortAF00 AF01 AF02 AF03 AF04 AF05 AF06 AF07 AF08 AF09 AF10 AF11 AF12 AF13 AF14 AF15\nSYS_AF TIM1/TIM2TIM3/ \nTIM4/ TIM5TIM9/ \nTIM10/ \nTIM11I2C1/I2C2/\nI2C3SPI1/I2S1S\nPI2/ \nI2S2/SPI3/ \nI2S3SPI2/I2S2/ \nSPI3/ \nI2S3/SPI4/ \nI2S4/SPI5/ \nI2S5SPI3/I2S3/ \nUSART1/ \nUSART2USART6I2C2/\nI2C3OTG1_FS SDIO\nSTM32F411xC STM32F411xE Pinouts and pin description\nDocID026289 Rev 7 51/149\nPort EPE0 - - TIM4_ETR - - - - - - - - - - - -EVENT\nOUT\nPE1 - - - - - - - - - - - - - -EVENT\nOUT\nPE2TRACECL\nK----SPI4_SCK/I\n2S4_CKSPI5_SCK/I2\nS5_CK--- - - - - -EVENT\nOUT\nPE3 TRACED0 - - - - - - - - - - - - - -EVENT\nOUT\nPE4 TRACED1 - - - -SPI4_NSS/I\n2S4_WSSPI5_NSS/I2\nS5_WS--- - - - - -EVENT\nOUT\nPE5 TRACED2 - - TIM9_CH1 - SPI4_MISO SPI5_MISO - - - - - - - -EVENT\nOUT\nPE6 TRACED3 - - TIM9_CH2 -SPI4_MOSI\n/I2S4_SDSPI5_MOSI/I\n2S5_SD--- - - - - -EVENT\nOUT\nPE7 - TIM1_ETR - - - - - - - - - - - - -EVENT\nOUT\nPE8 - TIM1_CH1N - - - - - - - - - - - - -EVENT\nOUT\nPE9 - TIM1_CH1 - - - - - - - - - - - - -EVENT\nOUT\nPE10 - TIM1_CH2N - - - - - - - - - - - - -EVENT\nOUT\nPE11 - TIM1_CH2 - - -SPI4_NSS/I\n2S4_WSSPI5_NSS/I2\nS5_WS--- - - - - -EVENT\nOUT\nPE12 - TIM1_CH3N - - -SPI4_SCK/I\n2S4_CKSPI5_SCK/I2\nS5_CK--- - - - - -EVENT\nOUT\nPE13 - TIM1_CH3 - - - SPI4_MISO SPI5_MISO - - - - - - - -EVENT\nOUT\nPE14 - TIM1_CH4 - - -SPI4_MOSI\n/I2S4_SDSPI5_MOSI/I\n2S5_SD--- - - - - -EVENT\nOUT\nPE15 - TIM1_BKIN - - - - - - - - - - - - -EVENT\nOUTTable 9. Alternate function mapping (continued)\nPortAF00 AF01 AF02 AF03 AF04 AF05 AF06 AF07 AF08 AF09 AF10 AF11 AF12 AF13 AF14 AF15\nSYS_AF TIM1/TIM2TIM3/ \nTIM4/ TIM5TIM9/ \nTIM10/ \nTIM11I2C1/I2C2/\nI2C3SPI1/I2S1S\nPI2/ \nI2S2/SPI3/ \nI2S3SPI2/I2S2/ \nSPI3/ \nI2S3/SPI4/ \nI2S4/SPI5/ \nI2S5SPI3/I2S3/ \nUSART1/ \nUSART2USART6I2C2/\nI2C3OTG1_FS SDIO\nPinouts and pin description STM32F411xC STM32F411xE\n52/149 DocID026289 Rev 7\nPort HPH0 - - - - - - - - - - - - - - - -\nPH1 - - - - - - - - - - - - - - - -Table 9. Alternate function mapping (continued)\nPortAF00 AF01 AF02 AF03 AF04 AF05 AF06 AF07 AF08 AF09 AF10 AF11 AF12 AF13 AF14 AF15\nSYS_AF TIM1/TIM2TIM3/ \nTIM4/ TIM5TIM9/ \nTIM10/ \nTIM11I2C1/I2C2/\nI2C3SPI1/I2S1S\nPI2/ \nI2S2/SPI3/ \nI2S3SPI2/I2S2/ \nSPI3/ \nI2S3/SPI4/ \nI2S4/SPI5/ \nI2S5SPI3/I2S3/ \nUSART1/ \nUSART2USART6I2C2/\nI2C3OTG1_FS SDIO\nDocID026289 Rev 7 53/149STM32F411xC STM32F411xE Memory mapping\n565 Memory mapping\nThe memory map is shown in Figure 14 .\nFigure 14. Memory map  \n \nTable 10. STM32F411xC/xE\nregister boundary addresses \nBus Boundary address Peripheral\n0xE010 0000 - 0xFFFF FFFF Reserved\nCortex®-M4 0xE000 0000 - 0xE00F FFFF Cortex-M4 internal peripherals\n0x5004 0000 - 0xDFFF FFFF Reserved06Y\x16\x17\x1a\x13\x199\x14\x18\x14\x15\x100E\\WH\nEORFN\x03\x1a\n&RUWH[\x100\x17\nV\nLQWHUQDO\nSHULSKHUDOV\n\x18\x14\x15\x100E\\WH\nEORFN\x03\x19\n1RW\x03XVHG\n\x18\x14\x15\x100E\\WH\nEORFN\x03\x15\n3HULSKHUDOV\n\x18\x14\x15\x100E\\WH\nEORFN\x03\x14\n65$0\n\x13[\x13\x13\x13\x13\x03\x13\x13\x13\x13\x13[\x14)))\x03))))\x13[\x15\x13\x13\x13\x03\x13\x13\x13\x13\x13[\x16)))\x03))))\x13[\x17\x13\x13\x13\x03\x13\x13\x13\x13\x13[\x18)))\x03))))\x13[\x19\x13\x13\x13\x03\x13\x13\x13\x13\x13[&\x13\x13\x13\x03\x13\x13\x13\x13\x13[\')))\x03))))\x13[(\x13\x13\x13\x03\x13\x13\x13\x13\x13[))))\x03))))\n\x18\x14\x15\x100E\\WH\nEORFN\x03\x13\n&RGH\x13[\x15\x13\x13\x15\x03\x13\x13\x13\x14\x03\x10\x03\x13[\x16)))\x03))))\n\x13[\x17\x13\x13\x13\x03\x13\x13\x13\x135HVHUYHG\n\x13[\x17\x13\x13\x13\x03\x1a\x16))\x13[\x17\x13\x13\x13\x03\x1a\x17\x13\x13\x03\x10\x03\x13[\x17\x13\x13\x13\x03))))\x13[\x17\x13\x13\x14\x03\x13\x13\x13\x13\x13[\x18\x13\x13\x17\x03\x13\x13\x13\x13\x03\x03\x13[\')))\x03))))\n$+%\x155HVHUYHG\n\x13[\x18\x13\x13\x16\x03))))\n\x13[\x18\x13\x13\x13\x03\x13\x13\x13\x13\n65$0\x03\x0b\x14\x15\x1b\x03.%\x03DOLDVHGE\\\x03ELW\x10EDQGLQJ\x0c \x13[\x15\x13\x13\x13\x03\x13\x13\x13\x13\x03\x10\x03\x13[\x15\x13\x13\x15\x03\x13\x13\x13\x13\n$3%\x14$3%\x15\x13[\x17\x13\x13\x14\x03\x17%))\x13[\x17\x13\x13\x14\x03\x17&\x13\x13\x03\x10\x03\x13[\x17\x13\x13\x14\x03)))) 5HVHUYHG\x13[\x17\x13\x13\x15\x03\x19\x1b\x13\x13\x03\x10\x03\x13[\x17)))\x03))))\n\x13[\x17\x13\x13\x15\x03\x19\x1a))\n$+%\x145HVHUYHG\n)ODVK\x03PHPRU\\\x13[\x13\x1b\x13\x1b\x03\x13\x13\x13\x13\x03\x10\x03\x13[\x14))(\x03))))\x03\x03\x13[\x14)))\x03&\x13\x13\x13\x03\x10\x03\x13[\x14)))\x03&\x13\x13\x1a\n\x13[\x13\x1b\x13\x13\x03\x13\x13\x13\x13\x03\x10\x03\x13[\x13\x1b\x13\x1a\x03))))\x03\x03\n\x13[\x13\x13\x13\x1b\x03\x13\x13\x13\x13\x03\x10\x03\x13[\x13\x1a))\x03))))\n\x13[\x13\x13\x13\x13\x03\x13\x13\x13\x13\x03\x10\x03\x13[\x13\x13\x13\x1a\x03))))5HVHUYHG\n5HVHUYHG\n$OLDVHG\x03WR\x03)ODVK\x0f\x03\nV\\VWHP\x0f\x03PHPRU\\\x03RU\x03\n65$0\x03GHSHQGLQJ\x0f\x03RQ\x03\nWKH\x03%227\x03SLQV6\\VWHP\x03PHPRU\\\x13[\x14)))\x03&\x13\x13\x1b\x03\x10\x03\x13[\x14)))\x03))))\n\x13[\x14)))\x03\x1a$\x14\x13\x03\x10\x03\x13[\x14)))\x03%)))\n\x13[\x14)))\x03\x13\x13\x13\x13\x03\x10\x03\x13[\x14)))\x03\x1a$\x13)2SWLRQ\x03E\\WHV\x13[\x17\x13\x13\x15\x03\x13\x13\x13\x13&RUWH[\x100\x17\x03LQWHUQDO\x03\x03SHULSKHUDOV \x13[(\x13\x13\x13\x03\x13\x13\x13\x13\x03\x10\x03\x13[(\x13\x13)\x03))))5HVHUYHG \x13[(\x13\x14\x13\x03\x13\x13\x13\x13\x03\x10\x03\x13[))))\x03))))\n5HVHUYHG\x13[%)))\x03))))\n5HVHUYHG5HVHUYHG5HVHUYHG\nMemory mapping STM32F411xC STM32F411xE\n54/149 DocID026289 Rev 7AHB2 0x5000 0000 - 0x5003 FFFF USB OTG FS\nAHB10x4002 6800 - 0x4FFF FFFF Reserved\n0x4002 6400 - 0x4002 67FF DMA20x4002 6000 - 0x4002 63FF DMA1\n0x4002 5000 - 0x4002 4FFF Reserved\n0x4002 3C00 - 0x4002 3FFF Flash interface register\n0x4002 3800 - 0x4002 3BFF RCC\n0x4002 3400 - 0x4002 37FF Reserved\n0x4002 3000 - 0x4002 33FF CRC\n0x4002 2000 - 0x4002 2FFF Reserved\n0x4002 1C00 - 0x4002 1FFF GPIOH\n0x4002 1400 - 0x4002 1BFF Reserved\n0x4002 1000 - 0x4002 13FF GPIOE\n0x4002 0C00 - 0x4002 0FFF GPIOD\n0x4002 0800 - 0x4002 0BFF GPIOC\n0x4002 0400 - 0x4002 07FF GPIOB\n0x4002 0000 - 0x4002 03FF GPIOATable 10. STM32F411xC/xE\nregister boundary addresses (continued)\nBus Boundary address Peripheral\nDocID026289 Rev 7 55/149STM32F411xC STM32F411xE Memory mapping\n56APB20x4001 5400- 0x4001 FFFF Reserved\n0x4001 5000 - 0x4001 53FFF SPI5/I2S5\n0x4001 4800 - 0x4001 4BFF TIM11\n0x4001 4400 - 0x4001 47FF TIM10\n0x4001 4000 - 0x4001 43FF TIM9\n0x4001 3C00 - 0x4001 3FFF EXTI\n0x4001 3800 - 0x4001 3BFF SYSCFG\n0x4001 3400 - 0x4001 37FF SPI4/I2S4\n0x4001 3000 - 0x4001 33FF SPI1/I2S1\n0x4001 2C00 - 0x4001 2FFF SDIO\n0x4001 2400 - 0x4001 2BFF Reserved\n0x4001 2000 - 0x4001 23FF ADC1\n0x4001 1800 - 0x4001 1FFF Reserved\n0x4001 1400 - 0x4001 17FF USART60x4001 1000 - 0x4001 13FF USART1\n0x4001 0400 - 0x4001 0FFF Reserved\n0x4001 0000 - 0x4001 03FF TIM1\n0x4000 7400 - 0x4000 FFFF ReservedTable 10. STM32F411xC/xE\nregister boundary addresses (continued)\nBus Boundary address Peripheral\nMemory mapping STM32F411xC STM32F411xE\n56/149 DocID026289 Rev 7APB10x4000 7000 - 0x4000 73FF PWR\n0x4000 6000 - 0x4000 6FFF Reserved\n0x4000 5C00 - 0x4000 5FFF I2C3\n0x4000 5800 - 0x4000 5BFF I2C2\n0x4000 5400 - 0x4000 57FF I2C1\n0x4000 4800 - 0x4000 53FF Reserved\n0x4000 4400 - 0x4000 47FF USART2\n0x4000 4000 - 0x4000 43FF I2S3ext\n0x4000 3C00 - 0x4000 3FFF SPI3 / I2S3\n0x4000 3800 - 0x4000 3BFF SPI2 / I2S2\n0x4000 3400 - 0x4000 37FF I2S2ext\n0x4000 3000 - 0x4000 33FF IWDG\n0x4000 2C00 - 0x4000 2FFF WWDG\n0x4000 2800 - 0x4000 2B FF RTC & BKP Registers\n0x4000 1000 - 0x4000 27FF Reserved\n0x4000 0C00 - 0x4000 0FFF TIM5\n0x4000 0800 - 0x4000 0BFF TIM4\n0x4000 0400 - 0x4000 07FF TIM3\n0x4000 0000 - 0x4000 03FF TIM2Table 10. STM32F411xC/xE\nregister boundary addresses (continued)\nBus Boundary address Peripheral\nDocID026289 Rev 7 57/149STM32F411xC STM32F411xE Electrical characteristics\n1236 Electrical characteristics\n6.1 Parameter conditions\nUnless otherwise specified, all voltages are referenced to VSS.\n6.1.1 Minimum and maximum values\nUnless otherwise specified the minimum and ma ximum values are guaranteed in the worst \nconditions of ambient temperature, supply voltage and frequencies by tests in production on 100% of the devices with an ambient temperature at T\nA = 25 °C and TA = TAmax (given by \nthe selected temperature range).\nData based on characterization results, design  simulation and/or technology characteristics \nare indicated in the table footnotes and are not tested in production. Based on characterization, the minimum and maximum values refer to sample tests and represent the mean value plus or minus three times the standard deviation (mean ±3 σ).\n6.1.2 Typical values\nUnless otherwise specified, typical data are based on TA = 25 °C, VDD = 3.3 V (for the \n1.7 V ≤ VDD ≤ 3.6 V voltage range). They are given only as design guidelines and are not \ntested.\nTypical ADC accuracy values are determined by characterization of a batch of samples from \na standard diffusion lot over the full temperature range, where 95% of the devices have an error less than or equal to the value indicated\n (mean ±2 σ).\n6.1.3 Typical curves\nUnless otherwise specified, all typical curves  are given only as design guidelines and are \nnot tested.\n6.1.4 Loading capacitor\nThe loading conditions used for pin parameter measurement are shown in Figure 15 .\nFigure 15. Pin loading conditions\n-3\x11\x19\x10\x11\x116\x12#\x00\x1d\x00\x15\x10\x00P&-#5\x00PIN\nElectrical characteristics STM32F411xC STM32F411xE\n58/149 DocID026289 Rev 76.1.5 Pin input voltage\nThe input voltage measurement on a pin of the device is described in Figure 16 .\nFigure 16. Input voltage measurement\n-3\x11\x19\x10\x11\x106\x12-#5\x00PIN\n6).\nDocID026289 Rev 7 59/149STM32F411xC STM32F411xE Electrical characteristics\n1236.1.6 Power supply scheme\nFigure 17. Power supply scheme \n1. To connect PDR_ON pin, refer to Section 3.15: Power supply supervisor .\n2. The 4.7 µF ceramic capacitor must be connected to one of the VDD pin.\n3. VCAP_2 pad is only available on LQFP100 and UFBGA100 packages.\n4. VDDA=VDD and VSSA=VSS.\nCaution: Each power supply pair (for example VDD/VSS, VDDA/VSSA) must be decoupled with filtering \nceramic capacitors as shown above. These capa citors must be placed as close as possible \nto, or below, the appropriate pins on the underside of the PCB to ensure good operation of the device. It is not recommended to remove filt ering capacitors to reduce PCB size or cost. \nThis might cause incorrect operation of the device.06\x16\x14\x17\x1b\x1b9\x14%DFNXS\x03FLUFXLWU\\\n\x0b26&\x16\x15.\x0f57&\x0f\n:DNHXS\x03ORJLF\n%DFNXS\x03UHJLVWHUV\x0c\n.HUQHO\x03ORJLF\x03\n\x0b&38\x0f\x03GLJLWDO\x03\n\t\x035$0\x0c\x03\x03\n$QDORJ\x1d\n5&V\x0f\x03\n3//\x0f\x11\x113RZHU\x03VZLWFK9%$7\n*3,2V287\n,1\n\x19\x03î\x03\x14\x13\x13\x03Q)\n\x0e\x03\x14\x03î\x03\x17\x11\x1a\x03\x97)9%$7\x03 \n\x14\x11\x19\x18\x03WR\x03\x16\x11\x199\n9ROWDJH\x03\nUHJXODWRU\n9\'\'$\n$\'&\n/HYHO\x03VKLIWHU,2\n/RJLF\n9\'\'\n\x14\x13\x13\x03Q)\n\x0e\x03\x14\x03\x97))ODVK\x03PHPRU\\9&$3B\x14\n%<3$66B5(*\n3\'5B215HVHW\x03\nFRQWUROOHU9\'\'\n\x14\x12\x15\x12\x11\x11\x11\x17\x12\x18\n966\n\x14\x12\x15\x12\x11\x11\x11\x17\x12\x18\n9\'\'\n95()\x0e\n95()\x10\n966$95()\n\x14\x13\x13\x03Q)\n\x0e\x03\x14\x03\x97)9&$3B\x15\n\x15\x03î\x03\x15\x11\x15\x03\x97) \x14\x03î\x03\x17\x11\x1a\x03\x97) RU\nElectrical characteristics STM32F411xC STM32F411xE\n60/149 DocID026289 Rev 76.1.7 Current consumption measurement\nFigure 18. Current consum ption measurement scheme\n6.2 Absolute maximum ratings\nStresses above the absolute maximum ratings listed in Table 11: Voltage characteristics , \nTable 12: Current characteristics , and Table 13: Thermal characteristics  may cause \npermanent damage to the device. These are stress ratings only and functional operation of the device at these conditions is not implied.  Exposure to maximum rating conditions for \nextended periods may af fect device reliability.\n           DL\x14\x17\x14\x15\x199%$7\n9\'\'\n9\'\'$,\'\'B9%$7\n,\'\'\nTable 11. Voltage characteristics\nSymbol Ratings Min Max Unit\nVDD–VSSExternal main supply voltage (including VDDA, VDD and \nVBAT)(1)\n1. All main power (VDD, VDDA) and ground (VSS, VSSA) pins must always be connected to the external power \nsupply, in the permitted range.–0.3 4.0\nV\nVINInput voltage on FT and TC pins(2)\n2. VIN maximum value must always be respected. Refer to Table 12  for the values of the maximum allowed \ninjected current.VSS–0.3 VDD+4.0\nInput voltage on any other pin VSS–0.3 4.0\nInput voltage for BOOT0 VSS 9.0\n|ΔVDDx| Variations between different VDD power pins - 50\nmV\n|VSSX −VSS| Variations between all the different ground pins - 50\nVESD(HBM) Electrostatic discharge voltage (human body model)see Section 6.3.14: \nAbsolute maximum \nratings (electrical \nsensitivity)\nDocID026289 Rev 7 61/149STM32F411xC STM32F411xE Electrical characteristics\n123           \n          Table 12. Current characteristics\nSymbol Ratings  Max. Unit\nΣIVDD Total current into sum of all VDD_x power lines (source)(1)160\nmAΣ IVSS Total current out of sum of all VSS_x ground lines (sink)(1)-160\nIVDD Maximum current into each VDD_x power line (source)(1)100\nIVSS Maximum current out of each VSS_x ground line (sink)(1)-100\nIIOOutput current sunk by any I/O and control pin 25\nOutput current sourced by any I/O and control pin -25\nΣIIOTotal output current sunk by sum of all I/O and control pins (2)120\nTotal output current sourced by sum of all I/Os and control pins(2)-120\nIINJ(PIN) (3)Injected current on FT and TC pins (4)\n–5/+0\nInjected current on NRST and B pins (4)\nΣIINJ(PIN) Total injected current (sum of all I/O and control pins)(5)±25\n1. All main power (VDD, VDDA) and ground (VSS, VSSA) pins must always be connected to the external power supply, in the \npermitted range.\n2. This current consumption must be correctl y distributed over al l I/Os and control pins.\n3. Negative injection disturbs the analog performance of the device. See note in Section 6.3.20: 12-bit ADC characteristics .\n4. Positive injection is not possible on these I/Os and does not  occur for input voltages lower than the specified maximum \nvalue.\n5. When several inputs are submitted to a current injection, the maximum ΣIINJ(PIN)  is the absolute sum of the positive and \nnegative injected currents (instantaneous values).\nTable 13. Thermal characteristics\nSymbol Ratings  Value Unit\nTSTG Storage temperature range –65 to +150\n°CTJ Maximum junction temperature 130\nTLEADMaximum lead temperature during soldering \n(WLCSP49, LQFP64/100, UFQFPN48, UFBGA100)see note \n(1)\n1. Compliant with JEDEC Std J-STD-020D (for small body, Sn-Pb or Pb assembly), the ST ECOPACK® \n7191395 specification, and the European directive on Restrictions on Hazardous Substances (ROHS \ndirective 2011/65/EU, July 2011).\nElectrical characteristics STM32F411xC STM32F411xE\n62/149 DocID026289 Rev 76.3 Operating conditions\n6.3.1 General operating conditions\n          Table 14. General operating conditions \nSymbol Parameter  Conditions Min Typ Max Unit\nfHCLK Internal AHB clock frequencyPower Scale3: Regulator ON,\nVOS[1:0] bits in PWR_CR register = 0x010-6 4\nMHzPower Scale2: Regulator ON,\nVOS[1:0] bits in PWR_CR register = 0x100 - 84\nPower Scale1: Regulator ON,\nVOS[1:0] bits in PWR_CR register = 0x110- 1 0 0\nfPCLK1 Internal APB1 clo ck frequency 0 - 50 MHz\nfPCLK2 Internal APB2 clock frequency 0 - 100 MHz\nVDD Standard operating voltage 1.7(1)-3 . 6 V\nVDDA(2)(3)Analog operating voltage\n(ADC limited to 1.2 M \nsamples)\nMust be the same potential as VDD(4)1.7(1)-2 . 4\nV\nAnalog operating voltage\n(ADC limited to 2.4 M \nsamples)2.4 - 3.6\nVBAT Backup operating voltage 1.65 - 3.6 V\nV12Regulator ON: 1.2 V internal \nvoltage on VCAP_1/VCAP_2 \npinsVOS[1:0] bits in PWR_CR register = 0x01\nMax frequency 64 MHz1.08\n(5) 1.14 1.20(5)\nVVOS[1:0] bits in PWR_CR register = 0x10\nMax frequency 84 MHz1.20\n(5) 1.26 1.32(5)\nVOS[1:0] bits in PWR_CR register = 0x11\nMax frequency 100 MHz1.26 1.32 1.38\nV12Regulator OFF: 1.2 V external \nvoltage must be supplied on \nVCAP_1/VCAP_2 pinsMax frequency 64 MHz 1.10 1.14 1.20\nV Max frequency 84 MHz 1.20 1.26 1.32\nMax frequency 100 MHz 1.26 1.32 1.38\nVINInput voltage on RST, FT and \nTC pins(6)2 V ≤  VDD ≤  3.6 V –0.3 - 5.5\nV VDD ≤  2 V –0.3 - 5.2\nInput voltage on BOOT0 pin - 0 - 9\nPDPower dissipation at \nTA = 85°C (range 6) or \n105 °C (range 7)(7)UFQFPN48 - - 625\nmWWLCSP49 - - 392\nLQFP64 - - 425\nLQFP100 - - 465UFBGA100 - - 323\nDocID026289 Rev 7 63/149STM32F411xC STM32F411xE Electrical characteristics\n123          PDPower dissipation at \nTA = 125 °C (range 3)(7)UFQFPN48 - - 156\nmWWLCSP49 - - 98\nLQFP64 - - 106LQFP100 - - 116\nUFBGA100 - - 81\nT\nA Ambient temperature for \nrange 6Maximum power dissipation - 40 - 85\n°CLow power dissipation(8)- 40 - 105\nAmbient temperature for \nrange 7Maximum power dissipation - 40 - 105\nLow power dissipation(8)- 40 - 125\nAmbient temperature for \nrange 3Maximum power dissipation - 40 - 110\nLow power dissipation(8)- 40 - 130\nTJ Junction temperature rangeRange 6 - 40 - 105\nRange 7 - 40 - 125\nRange 3 - 40 - 130\n1. VDD/VDDA minimum value of 1.7 V with the use of an external power supply supervisor (refer to Section 3.15.2: Internal \nreset OFF ).\n2. When the ADC is used, refer to Table 65: ADC characteristics .\n3. If VREF+ pin is present, it must respect the following condition: VDDA-VREF+ < 1.2 V.\n4. It is recommended to power VDD and VDDA from the same source. A maximum difference of 300 mV between VDD and \nVDDA can be tolerated during power-up and power-down operation.\n5. Guaranteed by test in production.\n6. To sustain a voltage higher than VDD+0.3, the inter nal Pull-up and Pull-Down re sistors must be disabled\n7. If TA is lower, higher PD values are allowed as long as TJ does not exceed TJmax.\n8. In low power dissipation state, TA can be extended to this range as long as TJ does not exceed TJmax.Table 14. General operating conditions (continued)\nSymbol Parameter  Conditions Min Typ Max Unit\nTable 15. Features depending on the operating power supply range \nOperating \npower \nsupply \nrangeADC \noperationMaximum \nFlash \nmemory \naccess \nfrequency \nwith no wait \nstates \n(fFlashmax )Maximum Flash \nmemory access \nfrequency with \nwait states (1)(2)I/O operationClock output \nfrequency on \nI/O pins(3)Possible \nFlash \nmemory \noperations\nVDD =1.7 to \n2.1 V(4)Conversion \ntime up to \n1.2 Msps16 MHz(5) 100 MHz with 6 \nwait states– No I/O \ncompensationup to 30 MHz8-bit erase \nand program operations \nonly\nV\nDD = 2.1 to \n2.4 VConversion \ntime up to \n1.2 Msps18 MHz100 MHz with 5 \nwait states– No I/O \ncompensationup to 30 MHz16-bit erase \nand program \noperations\nElectrical characteristics STM32F411xC STM32F411xE\n64/149 DocID026289 Rev 76.3.2 VCAP_1/VCAP_2 external capacitors\nStabilization for the main regulator is achiev ed by connecting the external capacitor CEXT to \nthe VCAP_1 and VCAP_2 pins. For packages  supporting only 1 VCAP pin, the 2 CEXT \ncapacitors are replaced by a single capacitor.\nCEXT is specified in Table 16 . \nFigure 19. External capacitor CEXT\n1. Legend: ESR is the equivalent series resistance.VDD = 2.4 to \n2.7 VConversion \ntime up to \n2.4 Msps 24 MHz 100 MHz with 4 \nwait states– I/O \ncompensation worksup to 50 MHz16-bit erase \nand program operations\nV\nDD = 2.7 to \n3.6 V(6)Conversion \ntime up to \n2.4 Msps 30 MHz100 MHz with 3 \nwait states– I/O \ncompensation works–u p  t o  \n100 MHz when V\nDD = \n3.0 to 3.6 V\n–u p  t o  \n50 MHz \nwhen VDD = \n2.7 to 3.0 V32-bit erase \nand program operations\n1. Applicable only when the code is  executed from Flash memory. When the code is  executed from RAM, no wait state is \nrequired.\n2. Thanks to the ART accelerator and the 128-bit Flash memory, the number of wait states given here does not impact the \nexecution speed from Flash memory since the ART accelerator allows to achieve a performance equivalent to 0 wait state \nprogram execution.\n3. Refer to Table 55: I/O AC characteristics  for frequencies vs. external load.\n4. VDD/VDDA minimum value of 1.7 V, with the use of an external power supply supervisor (refer to Section 3.15.2: Internal \nreset OFF ).\n5. Prefetch is not available. Refer to AN3430 application note for details on how to adjust performance and power.\n6. The voltage range for the USB full speed embedded PHY can drop down  to 2.7 V. However the elec trical characteristics of \nD- and D+ pins will be degraded between 2.7 and 3 V.Table 15. Features depending on the operating power supply range (continued)\nOperating \npower \nsupply \nrangeADC \noperationMaximum \nFlash \nmemory \naccess \nfrequency \nwith no wait \nstates \n(fFlashmax )Maximum Flash \nmemory access \nfrequency with \nwait states (1)(2)I/O operationClock output \nfrequency on \nI/O pins(3)Possible \nFlash \nmemory \noperations\n06\x14\x1c\x13\x17\x179\x15(65\n5\x03/HDN&\nDocID026289 Rev 7 65/149STM32F411xC STM32F411xE Electrical characteristics\n123          \n6.3.3 Operating conditions at pow er-up/power-down (regulator ON)\nSubject to general operating conditions for TA.\nTable 17. Operating conditions at power-up / power-down (regulator ON)\n6.3.4 Operating conditi ons at power-up / powe r-down (regulator OFF)\nSubject to general operating conditions for TA.\n          \nNote: This feature is only available for UFBGA100 package.Table 16. VCAP_1/VCAP_ 2 operating conditions(1)\n1. When bypassing the voltage regulator, the two 2.2 µF VCAP capacitors are not required and should be \nreplaced by two 100 nF decoupling capacitors.Symbol Paramete r Conditions\nCEXTCapacitance of external capacitor with a single VCAP \npin available4.7 µF\nESRESR of external capacitor with a single VCAP pin \navailable< 1 Ω\nSymbol Parameter Min Max Unit\ntVDDVDD rise time rate 20 ∞\nµs/V\nVDD fall time rate 20 ∞\nTable 18. Operating conditions at power-up / power-down (regulator OFF)(1)\n1. To reset the internal logic at power-down, a reset must be applied on pin PA0 when VDD reach below \n1.08 V.Symbol Parameter Conditions Min Max Unit\ntVDDVDD rise time rate Power-up 20 ∞\nµs/VVDD fall time rate Power-down 20 ∞\ntVCAPVCAP_1  and VCAP_2 rise time rate Power-up 20 ∞\nVCAP_1  and VCAP_2  fall time rate Power-down 20 ∞\nElectrical characteristics STM32F411xC STM32F411xE\n66/149 DocID026289 Rev 76.3.5 Embedded reset and power control block characteristics\nThe parameters given in Table 19  are derived from tests performed under ambient \ntemperature and VDD supply voltage @ 3.3V.\n           Table 19. Embedded reset and power control block characteristics \nSymbol Parameter Conditions Min Typ Max Unit\nVPVDProgrammable voltage \ndetector level selectionPLS[2:0]=000 (rising edge) 2.09 2.14 2.19\nVPLS[2:0]=000 (falling edge) 1.98 2.04 2.08\nPLS[2:0]=001 (rising edge) 2.23 2.30 2.37PLS[2:0]=001 (falling edge) 2.13 2.19 2.25\nPLS[2:0]=010 (rising edge) 2.39 2.45 2.51\nPLS[2:0]=010 (falling edge) 2.29 2.35 2.39PLS[2:0]=011 (rising edge) 2.54 2.60 2.65\nPLS[2:0]=011 (falling edge) 2.44 2.51 2.56\nPLS[2:0]=100 (rising edge) 2.70 2.76 2.82\nPLS[2:0]=100 (falling edge) 2.59 2.66 2.71\nPLS[2:0]=101 (rising edge) 2.86 2.93 2.99PLS[2:0]=101 (falling edge) 2.77 2.82 2.89\nPLS[2:0]=110 (rising edge) 2.96 3.03 3.10\nPLS[2:0]=110 (falling edge) 2.85 2.93 2.99PLS[2:0]=111 (rising edge) 3.07 3.14 3.21\nPLS[2:0]=111 (falling edge) 2.95 3.03 3.09\nV\nPVDhyst(2)PVD hysteresis - - 100 - mV\nVPOR/PDRPower-on/power-down \nreset thresholdFalling edge 1.60(1)1.68 1.76\nV\nRising edge 1.64 1.72 1.80\nVPDRhyst(2)PDR hysteresis - - 40 - mV\nVBOR1Brownout level 1 \nthresholdFalling edge 2.13 2.19 2.24\nVRising edge 2.23 2.29 2.33\nVBOR2Brownout level 2 \nthresholdFalling edge 2.44 2.50 2.56\nRising edge 2.53 2.59 2.63\nVBOR3Brownout level 3 \nthresholdFalling edge 2.75 2.83 2.88\nRising edge 2.85 2.92 2.97\nVBORhyst(2)BOR hysteresis - - 100 - mV\nTRSTTEMPO(2)(3) POR reset timing - 0.5 1.5 3.0 ms\nDocID026289 Rev 7 67/149STM32F411xC STM32F411xE Electrical characteristics\n1236.3.6 Supply current characteristics\nThe current consumption is a function of several parameters and factors such as the \noperating voltage, ambient temperature, I/O pi n loading, device software configuration, \noperating frequencies, I/O pin switching rate, program location in memory and executed binary code.  \nThe current consumption is measured as described in Figure 18: Current consumption \nmeasurement scheme .\nAll the run-mode current consumption measurements given in this section are performed \nwith a reduced code that gives a consum ption equivalent to CoreMark code.\nTypical and maximum current consumption\nThe MCU is placed under the following conditions:\n• All I/O pins are in input mode with a static value at VDD or VSS (no load).\n• All peripherals are disabled except  if it is explicitly mentioned.\n• The Flash memory access time is adjusted to both fHCLK  frequency and VDD ranges \n(refer to Table 15: Features depending on the operating power supply range ). \n• The voltage scaling is adjusted to fHCLK  frequency as follows:\n– Scale 3 for fHCLK  ≤  64 MHz\n– Scale 2 for 64 MHz < fHCLK  ≤  84 MHz\n– Scale 1 for 84 MHz < fHCLK  ≤  100 MHz\n• The system clock is HCLK, fPCLK1 = fHCLK /2, and fPCLK2  = fHCLK . \n• External clock is 4 MHz and PLL is ON except if it is explicitly mentioned.\n• The maximum values are obtained for VDD = 3.6 V and a maximum ambient \ntemperature (TA), and the typical values for TA= 25 °C and VDD = 3.3 V unless \notherwise specified.\n          \n          IRUSH(2)In-Rush current on \nvoltage regulator power-\non (POR or wakeup from Standby)- - 160 200 mA\nE\nRUSH(2)In-Rush energy on \nvoltage regulator power-on (POR or wakeup from \nStandby)V\nDD = 1.7 V, TA = 125 °C, \nIRUSH = 171 mA for 31 µs-- 5 . 4 µ C\n1. The product behavior is guaranteed by design down to the minimum VPOR/PDR  value.\n2. Guaranteed by design.\n3. The reset timing is measured from the power-on (POR reset or wakeup from VBAT) to the instant when first \ninstruction is fetched by the user application code.Table 19. Embedded reset and power control block characteristics (continued)\nSymbol Parameter Conditions Min Typ Max Unit\nElectrical characteristics STM32F411xC STM32F411xE\n68/149 DocID026289 Rev 7          Table 20. Typical and maximum current consum ption, code with data processing (ART\naccelerator disabled) running from SRAM - VDD = 1.7 V \nSymbol Parameter ConditionsfHCLK  \n(MHz)Typ Max(1)\nUnitTA= \n25 °CTA= \n25 °CTA=\n85 °CTA=\n105 °CTA=\n125 °C\nIDDSupply \ncurrent in Run \nmodeExternal clock, \nPLL ON(2), all \nperipherals \nenabled(3)(4)100 21.4 23.0 23.6 24.0 25.0\nmA84 17.2 18.9(5)19.1 19.2 20.2\n64 11.9 12.9 13.2 13.7 14.6\n50 9.4 10.1 10.4 11.0 11.920 4.3 4.8 5.0 5.6 6.5\nHSI, PLL off, all \nperipherals \nenabled\n(4)16 3.0 3.3 3.6 4.3 5.2\n1 0.5 0.7 1.0 1.7 2.6\nExternal clock, \nPLL on (2))all \nperipherals \ndisabled(3)100 12.7 14.0 14.4 14.8 15.8\n84 10.2 11.6(5)11.8 12.0 13.0\n64 7.1 7.9 8.2 8.7 9.7\n50 5.6 6.3 6.5 7.1 8.020 2.5 3.0 3.3 3.9 4.8\nHSI, PLL off, all \nperipherals \ndisabled\n(4)16 1.9 2.1 2.4 3.0 3.9\n1 0.4 0.5 0.9 1.6 2.5\n1. Guaranteed by characterization results.\n2. Refer to Table 41  and RM0383 for the possible PLL VCO setting\n3. When analog peripheral blocks such as ADC, HSE, LSE, HS I, or LSI are ON, an additional power consumption has to be \nconsidered.\n4. When the ADC is ON (ADON bit set in the ADC_CR2 regist er), add an additional power consumption of 1.6 mA for the \nanalog part. \n5. Guaranteed by test in production.\nDocID026289 Rev 7 69/149STM32F411xC STM32F411xE Electrical characteristics\n123          Table 21. Typical and maximum current cons umption, code with data processing (ART\naccelerator disabled) running from SRAM - VDD = 3.6 V \nSymbol Parameter ConditionsfHCLK  \n(MHz)TypMax(1)\nUnitTA=\n25 °CTA= \n85 °CTA=\n105 °CTA=\n125 °C\nIDDSupply \ncurrent in \nRun modeExternal clock, \nPLL ON(2), all \nperipherals \nenabled(3)(4)100 21.7 23.3 23.9 24.3 25.3\nmA84 17.5 19.2(5)19.4 19.5 20.5\n64 12.2 13.2 13.5 14.0 14.9\n50 9.6 10.4 10.7 11.2 12.120 4.5 5.0 5.3 5.9 6.8\nHSI, PLL OFF, all \nperipherals \nenabled\n(3)16 3.0 3.3 3.6 4.3 5.2\n1 0.5 0.7 1.0 1.7 2.6\nExternal clock, \nPLL OFF(2), \nall peripherals \ndisabled(3)100 13.0 14.6(5)14.6 14.9 16.0\n84 10.5 11.9(5)12.1 12.2 13.2\n64 7.4 8.4(5)8.8 8.9 9.9\n50 5.9 6.6 6.8 7.3 8.220 2.8 3.3 3.5 4.2 5.1\nHSI, PLL OFF, all \nperipherals \ndisabled\n(3)16 1.9 2.1 2.4 3.1 4.0\n1 0.4 0.5 0.9 1.6 2.5\n1. Guaranteed by characterization results.\n2. Refer to Table 41  and RM0383 for the possible PLL VCO setting\n3. When analog peripheral blocks such as ADC, HSE, LSE, HS I, or LSI are ON, an additional power consumption has to be \nconsidered.\n4. When the ADC is ON (ADON bit set in the ADC_CR2 regist er), add an additional power consumption of 1.6 mA for the \nanalog part. \n5. Guaranteed by test in production.\nElectrical characteristics STM32F411xC STM32F411xE\n70/149 DocID026289 Rev 7          Table 22. Typical and maximum current consumption in run mode, code with data processing\n (ART accelerator enabled except prefetch) running from Flash memory- VDD = 1.7 V\nSymbol Parameter ConditionsfHCLK \n(MHz)TypMax(1)\nUnitTA = \n25 °CTA = \n85 °CTA = \n105 °CTA=\n125 °C\nIDDSupply current \nin Run modeExternal clock, PLL \nON(2), \nall peripherals enabled\n(3)(4)100 20.4 21.8 22.1 22.8 23.8\nmA84 16.5 17.6 17.8 18.6 19.6\n64 11.4 12.3 12.5 13.1 14.1\n50 9.0 9.7 10.0 10.6 11.620 4.6 5.0 5.3 6.0 7.0\nHSI, PLL OFF\n(2), all \nperipherals enabled(3)16 2.9 3.2 3.6 4.3 5.3\n1 0.7 0.8 1.3 1.9 2.9\nExternal clock, PLL ON(2) \nall peripherals disabled(3)100 11.2 12.2 12.4 13.2 14.2\n84 9.1 9.9 10.1 10.9 11.9\n64 6.4 7.0 7.3 7.9 8.950 5.1 5.6 5.9 6.6 7.620 2.6 3.0 3.3 4.0 5.0\nHSI, PLL OFF\n(2), all \nperipherals disabled(3)16 1.8 2.0 2.4 3.0 4.0\n1 0.6 0.7 1.2 1.9 2.9\n1. Guaranteed by characterization results. \n2. Refer to Table 41  and RM0383 for the possible PLL VCO setting\n3. Add an additional power consumption of 1.6 mA per ADC for t he analog part. In applications, th is consumption occurs only \nwhile the ADC is ON (ADON bit is  set in the ADC_CR2 register).\n4. When the ADC is ON (ADON bit set in the ADC_CR2), add an additional power consumption of 1.6mA per ADC for the \nanalog part.\nDocID026289 Rev 7 71/149STM32F411xC STM32F411xE Electrical characteristics\n123          Table 23. Typical and maximum current consumption in run mode, code with data processing\n (ART accelerator enabled except prefetch) running from Flash memory - VDD = 3.6 V \nSymbol Parameter ConditionsfHCLK \n(MHz)TypMax(1)\nUnitTA = \n25 °CTA = \n85 °CTA = \n105 °CTA = \n125 °C\nIDDSupply current \nin Run modeExternal clock, PLL \nON(2), \nall peripherals enabled\n(3)(4)100 20.7 22.2 22.5 23.2 24.4\nmA84 16.8 18.0 18.3 19.0 20.1\n64 11.8 12.7 12.9 13.6 14.6\n50 9.3 10.2 10.4 11.1 12.020 4.8 5.5 5.8 6.5 7.4\nHSI, PLL OFF\n(2), all \nperipherals enabled(3)16 3.0 3.3 3.8 4.5 5.4\n1 0.7 1.0 1.4 2.1 3.0\nExternal clock, PLL ON(2) \nall peripherals disabled(3)100 11.6 12.6 12.9 13.6 14.8\n84 9.7 10.2(5)11.1 11.3 12.5\n64 6.7 7.4 7.7 8.3 9.450 5.4 6.0 6.3 7.0 8.020 2.9 3.4 3.7 4.4 5.4\nHSI, PLL OFF\n(2), all \nperipherals disabled(3)16 1.9 2.2 2.6 3.3 4.3\n1 0.7 0.9 1.3 2.1 3.1\n1. Guaranteed by characterization results. \n2. Refer to Table 41  and RM0383 for the possible PLL VCO setting\n3. Add an additional power consumption of 1.6 mA per ADC for t he analog part. In applications, th is consumption occurs only \nwhile the ADC is ON (ADON bit is  set in the ADC_CR2 register).\n4. When the ADC is ON (ADON bit set in the ADC_CR2), add an additional power consumption of 1.6mA per ADC for the \nanalog part.\n5. Guaranteed by test in production.\nElectrical characteristics STM32F411xC STM32F411xE\n72/149 DocID026289 Rev 7          Table 24.  Typical and maximum current consumpt ion in run mode, code with data processing\n (ART accelerator disabled) running from Flash memory - VDD = 3.6 V \nSymbol Parameter ConditionsfHCLK \n(MHz)TypMax(1)\nUnitTA = \n25 °CTA = \n85 °CTA = \n105 °CTA = \n125 °C\nIDDSupply current \nin Run modeExternal clock, PLL \nON(2), \nall peripherals enabled\n(3)(4)100 29.5 31.5 32.3 33.3 34.7\nmA84 25.5 27.1 27.9 28.9 30.2\n64 18.6 19.8 20.4 21.2 22.4\n50 15.2 16.4 16.9 17.7 18.720 7.6 8.4 8.8 9.5 10.5\nHSI, PLL OFF\n(2), all \nperipherals enabled(3)16 4.8 5.2 5.7 6.5 7.5\n1 0.9 1.3 1.6 2.4 3.4\nExternal clock, PLL ON(2) \nall peripherals disabled(3)100 20.4 21.8 22.7 23.8 25.1\n84 18.4 19.2(5)20.9 21.1 22.4\n64 13.5 14.5 15.2 15.9 17.250 11.3 12.2 12.8 13.6 14.720 5.6 6.4 6.7 7.4 8.5\nHSI, PLL OFF\n(2), all \nperipherals disabled(3)16 3.6 4.1 4.5 5.2 6.3\n1 0.9 1.2 1.6 2.3 3.4\n1. Guaranteed by characterization results. \n2. Refer to Table 41  and RM0383 for the possible PLL VCO setting\n3. Add an additional power consumption of 1.6 mA per ADC for t he analog part. In applications, th is consumption occurs only \nwhile the ADC is ON (ADON bit is  set in the ADC_CR2 register).\n4. When the ADC is ON (ADON bit set in the ADC_CR2), add an additional power consumption of 1.6mA per ADC for the \nanalog part.\n5. Guaranteed by test in production.\nDocID026289 Rev 7 73/149STM32F411xC STM32F411xE Electrical characteristics\n123          Table 25. Typical and maximum current consumption in run mode, code with data processing\n(ART accelerator enabled with prefetch) running from Flash memory - VDD = 3.6 V \nSymbol Parameter ConditionsfHCLK \n(MHz)TypMax(1)\nUnitTA = \n25 °CTA = \n85 °CTA = \n105 °CTA = \n125 °C\nIDDSupply current \nin Run modeExternal clock, PLL \nON(2), \nall peripherals enabled\n(3)(4)100 31.7 33.6 34.5 35.5 37.0\nmA84 26.9 28.6 29.4 30.3 31.6\n64 19.6 20.9 21.5 22.3 23.5\n50 15.6 16.7 17.2 18.0 19.120 7.6 8.4 8.8 9.5 10.6\nHSI, PLL OFF\n(2), all \nperipherals enabled(3)16 5.1 5.6 6.1 6.8 7.9\n1 1.0 1.3 1.7 2.3 3.4\nExternal clock, PLL ON(2) \nall peripherals disabled(3)100 22.5 24.2 24.9 26.0 27.3\n84 19.5 21.1(5)21.8 22.8 24.1\n64 14.5 15.7 16.3 17.1 18.350 11.7 12.7 13.2 14.0 15.120 5.6 6.4 6.8 7.4 8.5\nHSI, PLL OFF\n(2), all \nperipherals disabled(3)16 4.0 4.5 4.9 5.6 6.7\n1 0.9 1.2 1.6 2.2 3.3\n1. Guaranteed by characterization results. \n2. Refer to Table 41  and RM0383 for the possible PLL VCO setting\n3. Add an additional power consumption of 1.6 mA per ADC for t he analog part. In applications, th is consumption occurs only \nwhile the ADC is ON (ADON bit is  set in the ADC_CR2 register).\n4. When the ADC is ON (ADON bit set in the ADC_CR2), add an additional power consumption of 1.6mA per ADC for the \nanalog part.\n5. Guaranteed by test in production.\nElectrical characteristics STM32F411xC STM32F411xE\n74/149 DocID026289 Rev 7          \n          Table 26. Typical and maximum current consumption in Sleep mode - VDD = 3.6 V \nSymbol Parameter ConditionsfHCLK \n(MHz)TypMax(1)\nUnitTA = \n25 °CTA = \n85 °CTA = \n105 °CTA = \n125 °C\nIDDSupply current \nin Sleep modeExternal clock, PLL \nON(2), \nall peripherals enabled\n(3)(4)100 12.2 13.2 13.4 14.1 15.3\nmA84 9.8 10.6 10.9 11.6 12.8\n64 6.9 7.4 7.7 8.3 9.5\n50 5.4 5.9 6.2 6.8 8.020 2.8 3.2 3.5 4.1 5.3\nHSI, PLL OFF\n(2), all \nperipherals enabled(3)16 1.3 1.7 2.2 2.8 4.0\n1 0.4 0.5 0.9 1.6 2.8\nExternal clock, PLL ON(2) \nall peripherals disabled(3)100 3.0 3.6 3.9 4.5 5.7\n84 2.5 3.0 3.2 3.9 5.1\n64 1.9 2.2 2.5 3.0 4.250 1.6 1.9 2.1 2.7 3.920 1.1 1.4 1.7 2.3 3.5\nHSI, PLL OFF\n(2), all \nperipherals disabled(3)16 0.4 0.5 0.9 1.6 2.8\n1 0.3 0.4 0.8 1.5 2.7\n1. Guaranteed by characterization results. \n2. Refer to Table 41  and RM0383 for the possible PLL VCO setting.\n3. Add an additional power consumption of 1.6 mA per ADC for t he analog part. In applications, th is consumption occurs only \nwhile the ADC is ON (ADON bit is  set in the ADC_CR2 register).\n4. When the ADC is ON (ADON bit set in the ADC_CR2), add an additional power consumption of 1.6mA per ADC for the \nanalog part.\nTable 27. Typical and maximum current consumptions in Stop mode - VDD = 1.7 V\nSymbol Conditions ParameterTyp(1)Max(1)\nUnitTA = \n25 °CTA = \n25 °CTA = \n85 °CTA = \n105 °CTA = \n125 °C\nIDD_STOPFlash in Stop mode, all \noscillators OFF, no independent watchdogMain regulator usage \n112 142(2)400 710 1200(2)\nµALow power regulator usage 42.6 67(2)300 580 1044(2)\nFlash in Deep power \ndown mode, all \noscillators OFF, no independent watchdogMain regulator usage \n75 99(2)310 580 993(2)\nLow power regulator usage 13.6 37(2)265 550 1007(2)\nLow power low voltage regulator \nusage9 28(2)230 500 910(2)\n1. Guaranteed by characterization results.\n2. Guaranteed by test in production.\nDocID026289 Rev 7 75/149STM32F411xC STM32F411xE Electrical characteristics\n123          \n          \n          Table 28. Typical and maximum current consumption in Stop mode - VDD=3.6 V\nSymbol Conditions ParameterTyp Max(1)\nUnitTA = \n25 °CTA = \n25 °CTA = \n85 °CTA = \n105 °CTA = \n125 °C\nIDD_STOPFlash in Stop mode, all \noscillators OFF, no \nindependent watchdogMain regulator usage 113.7 145(2)410 720 1217(2)\nµALow power regulator usage 43.1 68(2)310 600 1073(2)\nFlash in Deep power \ndown mode, all oscillators OFF, no \nindependent watchdogMain regulator usage \n76.2 105(2)320 600 1019(2)\nLow power regulator usage 14 38(2)275 560 1025(2)\nLow power low voltage regulator \nusage10 30(2)235 510 928(2)\n1. Guaranteed by characterization results.\n2. Guaranteed by test in production.\nTable 29. Typical and maximum current  consumption in Standby mode - VDD= 1.7 V\nSymbol Parameter ConditionsTyp(1)Max(2)\nUnitTA = \n25 °CTA = \n25 °CTA = \n85 °CTA = \n105 °CTA = \n125 °C\nIDD_STBYSupply current \nin Standby modeLow-speed oscillator (LSE) and RTC ON 2.4 4 12 25 50\nµA\nRTC and LSE OFF 1.8 3(3)11 24 49(3)\n1. When the PDR is OFF (internal reset is OFF), the typical current consumption is reduced by 1.2 µA.\n2. Guaranteed by characterization results.\n3. Guaranteed by test in production.\nTable 30. Typical and maximum current  consumption in Standby mode - VDD= 3.6 V\nSymbol Parameter ConditionsTyp(1)Max(2)\nUnitTA = \n25 °CTA = \n25 °CTA = \n85 °CTA = \n105 °CTA = \n125 °C\nIDD_STBYSupply current \nin Standby modeLow-speed oscillator (LSE) and RTC ON\n2.8 5 14 29 59\nµA\nRTC and LSE OFF 2.1 4(3)13.5 28 58(3)\n1. When the PDR is OFF (internal reset is OFF), the typical current consumption is reduced by 1.2 µA.\n2. Guaranteed by characterization results.\n3. Guaranteed by test in production.\nElectrical characteristics STM32F411xC STM32F411xE\n76/149 DocID026289 Rev 7          \nFigure 20. Typical VBAT current consumption (LSE in low-drive mode and RTC ON)Table 31. Typical and maximum current consumptions in VBAT mode\nSymbol Parameter Conditions(1)Typ Max(2)\nUnitTA = 25 °CTA = \n85 °CTA = \n105 °CTA = \n125 °C\nVBAT = \n1.7 VVBAT= \n2.4 VVBAT = \n3.3 VVBAT = 3.6 V\nIDD_VBATBackup \ndomain supply \ncurrent Low-speed oscillator (LSE in low-\ndrive mode) and RTC ON0.7 0.8 1.0 3 5 6.8\nµA Low-speed oscillator (LSE in high-\ndrive mode) and RTC ON1.5 1.6 1.9 3.8 5.8 8.6\nRTC and LSE OFF 0.1 0.1 0.1 2 4 5.8\n1. Crystal used: Abracon ABS07-120-32.768 kHz-T with a CL of 6 pF for typical values.\n2. Guaranteed by characterization results.\n-3\x13\x10\x14\x19\x106\x11\x10\x10\x0e\x15\x11\x11\x0e\x15\x12\x12\x0e\x15\x13\n\x10 \xa0 # \x12 \x15 \xa0 #\x15 \x15 \xa0 #\x18 \x15 \xa0 # \x11 \x10 \x15 \xa0 #)$$?6"!4\x00\x08\x97!\t\n4EMPERATURE\x11\x0e\x16\x156\n\x11\x0e\x176\n\x11\x0e\x186\n\x126\n\x12\x0e\x146\n\x12\x0e\x176\n\x136\n\x13\x0e\x136\n\x13\x0e\x166\nDocID026289 Rev 7 77/149STM32F411xC STM32F411xE Electrical characteristics\n123I/O system current consumption\nThe current consumption of the I/O system  has two components: static and dynamic.\nI/O static current consumption \nAll the I/Os used as inputs with pull-up ge nerate current consumpt ion when the pin is \nexternally held low. The value of this current consumption can be simply computed by using \nthe pull-up/pull-down resi stors values given in Table 53: I/O static characteristics .\nFor the output pins, any external pull-down or external load must also be considered to \nestimate the current consumption.\nAdditional I/O current consumption is due to I/Os  configured as inputs  if an intermediate \nvoltage level is externally applie d. This current consumption is caused by the input Schmitt \ntrigger circuits used to discriminate the input va lue. Unless this spec ific configuration is \nrequired by the application, this supply curr ent consumption can be avoided by configuring \nthese I/Os in analog mode. This is notably the case of ADC input pins which should be configured as analog inputs.\nCaution: Any floating input pin can also settle to an in termediate voltage level or switch inadvertently, \nas a result of external electromagnetic nois e. To avoid current consumption related to \nfloating pins, they must either be configured in analog mode, or forced internally to a definite \ndigital value. This can be done either by usin g pull-up/down resistors or by configuring the \npins in output mode.\nI/O dynamic current consumptionIn addition to the internal peripheral current consumption (see Table 33: Peripheral current \nconsumption ), the I/Os used by an application also  contribute to the current consumption. \nWhen an I/O pin switches, it uses the current from the MCU supply voltage to supply the I/O \npin circuitry and to charge/discharge the capaci tive load (internal or external) connected to \nthe pin:\nwhere\nI\nSW is the current sunk by a switching I/ O to charge/discharge the capacitive load\nVDD is the MCU supply voltage\nfSW is the I/O switching frequency\nC is the total capacitance seen by the I/O pin: C = CINT+ CEXT\nThe test pin is configured in push-pull output  mode and is toggled by software at a fixed \nfrequency.ISW VDD fSW C× × =\nElectrical characteristics STM32F411xC STM32F411xE\n78/149 DocID026289 Rev 7          Table 32. Switching output I/O current consumption\nSymbol Parameter Conditions(1)\n1. CS is the PCB board capacitance including t he pad pin. CS = 7 pF (estimated value).I/O toggling\n frequency (fSW)Typ Unit\nIDDIOI/O switching \ncurrentVDD = 3.3 V\nC = CINT2 MHz 0.05\nmA8 MHz 0.15\n25 MHz 0.45\n50 MHz 0.8560 MHz 1.00\n84 MHz 1.40\n90 MHz 1.67\nVDD = 3.3 V\nCEXT = 0 pF\nC = CINT + CEXT + CS2 MHz 0.10\n8 MHz 0.35\n25 MHz 1.0550 MHz 2.20\n60 MHz 2.40\n84 MHz 3.55\n90 MHz 4.23\nVDD = 3.3 V\nCEXT =10 pF\nC = CINT + CEXT + CS2 MHz 0.20\n8 MHz 0.65\n25 MHz 1.85\n50 MHz 2.45\n60 MHz 4.7084 MHz 8.80\n90 MHz 10.47\nV\nDD = 3.3 V\nCEXT = 22 pF\nC = CINT + CEXT + CS2 MHz 0.25\n8 MHz 1.00\n25 MHz 3.45\n50 MHz 7.15\n60 MHz 11.55\nVDD = 3.3 V\nCEXT = 33 pF\nC = CINT + CEXT + CS2 MHz 0.32\n8 MHz 1.27\n25 MHz 3.88\n50 MHz 12.34\nDocID026289 Rev 7 79/149STM32F411xC STM32F411xE Electrical characteristics\n123On-chip peripheral current consumption\nThe MCU is placed under the following conditions:\n• At startup, all I/O pins are in analog input configuration. \n• All peripherals are disabled unless otherwise mentioned.\n• The ART accelerator is ON.\n• Voltage Scale 2 mode selected, internal digital voltage V12 = 1.26 V.\n• HCLK is the system clock at 84 MHz. fPCLK1  = fHCLK /2, and fPCLK2  = fHCLK .\nThe given value is calculated by measur ing the difference of current consumption\n– with all peripherals clocked off– with only one peripheral clocked on\n• Ambient operating temperature is 25 °C and V\nDD=3.3 V.\n          Table 33. Peripheral current consumption \nPeripheral  IDD (Typ) Unit\nAHB1\n(up to 100 MHz)GPIOA 1.55\nµA/MHzGPIOB 1.55\nGPIOC 1.55\nGPIOD 1.55\nGPIOE 1.55\nGPIOH 1.55\nCRC 0.36\nDMA1(1)14.96\nDMA1(2)1.54N+2.66\nDMA2(1)14.96\nDMA2(2)1.54N+2.66\nAPB1\n(up to 50 MHz)TIM2 11.19\nµA/MHzTIM3 8.57\nTIM4 8.33\nTIM5 11.19\nPWR 0.71\nUSART2 3.33\nI2C1/2/3 3.10\nSPI2(3)2.62\nSPI3(3)2.86\nI2S2 1.90\nI2S3 1.67\nWWDG 0.71\nElectrical characteristics STM32F411xC STM32F411xE\n80/149 DocID026289 Rev 7APB2\n(up to 100 MHz)TIM1 5.71\nµA/MHzTIM9 2.86\nTIM10 1.79\nTIM11 2.02\nOTG_FS 23.93\nADC1(4)2.98\nSPI1 1.19\nUSART1 3.10\nUSART6 2.86\nSDIO 5.95\nSPI4 1.31\nSYSCFG 0.71\n1. Valid if all the DMA streams are activated (please refer to the reference manual RM0383).\n2. For N DMA streams activated (up to 8 activat ed streams, refer to the reference manual RM0383).\n3. I2SMOD bit set in SPI_I2SCFGR register, and then the I2SE bit set to enable I2S peripheral.\n4. When the ADC is ON (ADON bit set in the ADC_CR2 register), add an additional power consumption of 1.6 \nmA for the analog part.Table 33. Peripheral current consumption (continued)\nPeripheral  IDD (Typ) Unit\nDocID026289 Rev 7 81/149STM32F411xC STM32F411xE Electrical characteristics\n1236.3.7 Wakeup time from low-power modes\nThe wakeup times given in Table 34  are measured starting from the wakeup event trigger up \nto the first instruction executed by the CPU:\n• For Stop or Sleep modes: the wakeup event is WFE.\n• WKUP (PA0) pin is used to wakeup from Standby, Stop and Sleep modes.\nFigure 21. Low-power mode wakeup\nAll timings are derived from tests performed under ambient temperature and VDD=3.3 V.5HJXODWRU\x03\nUDPS\x10XS+6,\x03UHVWDUW )ODVK\x03VWRS\x03H[LW&38\x03UHVWDUW:DNHXS\x03IURP\x036WRS\x03PRGH\x0f\x03\nPDLQ\x03UHJXODWRU\n5HJXODWRU\x03UDPS\x10XS +6,\x03UHVWDUW )ODVK\x03\'HHS\x033G\x03UHFRYHU\\&38\x03UHVWDUW:DNHXS\x03IURP\x036WRS\x03PRGH\x0f\x03\nPDLQ\x03UHJXODWRU\x0f\x03\nIODVK\x03LQ\x03\'HHS\x03SRZHU\x03GRZQ\x03PRGH\n5HJXODWRU\x03UDPS\x10XS +6,\x03UHVWDUW )ODVK\x03VWRS\x03H[LW&38\x03UHVWDUW:DNHXS\x03IURP\x036WRS\x0f\x03\nUHJXODWRU\x03LQ\x03ORZ\x03SRZHU\x03PRGH\n5HJXODWRU\x03\nUDPS\x10XS+6,\x03UHVWDUW&38\x03UHVWDUW:DNHXS\x03IURP\x036WRS\x0f\x03\nUHJXODWRU\x03LQ\x03ORZ\x03SRZHU\x03PRGH\x0f\x03\nIODVK\x03LQ\x03\'HHS\x03SRZHU\x03GRZQ\x03PRGH\n5HJXODWRU\x03\nUHVWDUW+6,\x03UHVWDUW&38\x03UHVWDUW:DNHXS\x03IURP\x036WDQGE\\\x03PRGH\n&38\x03UHVWDUW:DNHXS\x03IURP\x036OHHS\x03DQG\x03\n)ODVK\x03LQ\x03\'HHS\x03SRZHU\x03GRZQ\n06\x16\x18\x18\x17\x159\x14)ODVK\x03\'HHS\x033G\x03UHFRYHU\\2SWLRQ\x03E\\WHV\x03DUH\x03QRW\x03UHORDGHG\n2SWLRQ\x03E\\WHV\x03DUH\x03QRW\x03UHORDGHG\n)ODVK\x03\'HHS\x033G\x03UHFRYHU\\ 2SWLRQ\x03E\\WHV\x03ORDGLQJ\n)ODVK\x03\'HHS\x033G\x03UHFRYHU\\2SWLRQ\x03E\\WHV\x03DUH\x03QRW\x03UHORDGHG\n2SWLRQ\x03E\\WHV\x03DUH\x03QRW\x03UHORDGHG\n5HJXODWRU\n2))\n2SWLRQ\x03E\\WHV\x03DUH\x03QRW\x03UHORDGHG 5HJXODWRU\n21\nElectrical characteristics STM32F411xC STM32F411xE\n82/149 DocID026289 Rev 7          \n6.3.8 External clock source characteristics\nHigh-speed external user clock generated from an external source\nIn bypass mode the HSE oscillator is switched off and the input pin is a standard I/O. The \nexternal clock signal has to respect the Table 53 . However, the recommended clock input \nwaveform is shown in Figure 22 . \nThe characteristics given in Table 35  result from tests performed using an high-speed \nexternal clock source, and under ambient temperature and supply voltage conditions summarized in Table 14 .\n          Table 34. Low-power mode wakeup timings(1) \nSymbol Parameter Min(1)Typ(1)Max(1) Unit\ntWUSLEEP(2)Wakeup from Sleep mode - 4 6CPU \nclock cycle\nt\nWUSTOP(2)Wakeup from Stop mode, usage of main regulator - 13.5 14.5\nµsWakeup from Stop mode, usage of main regulator, Flash \nmemory in Deep power down mode-1 0 5 1 1 1\nWakeup from Stop mode, regulator in low power mode - 21 33\nWakeup from Stop mode, regulator in low power mode, \nFlash memory in Deep power down mode- 113 130\ntWUSTDBY(2)(3)Wakeup from Standby mode - 314 407 µs\ntWUFLASHWakeup of Flash from Flash_Stop mode - - 8\nµs\nWakeup of Flash from Flash Deep power down mode - - 100\n1. Guaranteed by characterization results.\n2. The wakeup times are measured from the wakeup event to the point in which the application c ode reads the first instruction.\n3. tWUSTDBY maximum value is given at –40 °C.\nTable 35. High-speed external user clock characteristics\nSymbol Parameter Conditions Min Typ Max Unit\nfHSE_ext External user clock source frequency(1)\n-1- 5 0 M H z\nVHSEH OSC_IN input pin high level voltage 0.7VDD -VDDV\nVHSEL OSC_IN input pin low level voltage VSS -0 . 3 VDD\ntw(HSEH)\ntw(HSEL)OSC_IN high or low time(1)5--\nns\ntr(HSE)\ntf(HSE)OSC_IN rise or fall time(1)-- 1 0\nCin(HSE) OSC_IN input capacitance(1)-- 5 - p F\nDuCy(HSE) Duty cycle - 45 - 55 %\nIL OSC_IN Input leakage current VSS ≤ VIN ≤ VDD -- ± 1 µ A\n1. Guaranteed by design.\nDocID026289 Rev 7 83/149STM32F411xC STM32F411xE Electrical characteristics\n123Figure 22. High-speed external clock source AC timing diagram\nLow-speed external user clock generated from an external source\nIn bypass mode the LSE oscillato r is switched off and the inpu t pin is a standard I/O. The \nexternal clock signal has to respect the Table 53 . However, the recommended clock input \nwaveform is shown in Figure 23 .\nThe characteristics given in Table 36  result from tests performed using an low-speed \nexternal clock source, and under ambient temperature and supply voltage conditions summarized in Table 14 .\n          06Y\x17\x15\x19\x15\x1a9\x149+6(+\nWI\x0b+6(\x0c\x1c\x13\x08\n\x14\x13\x08\n7+6(WWU\x0b+6(\x0c9+6(/WZ\x0b+6(+\x0c\nWZ\x0b+6(/\x0c\nTable 36. Low-speed external user clock characteristics \nSymbol Parameter Conditions Min Typ Max Unit\nfLSE_extUser External clock source \nfrequency(1)\n-- 32.768 1000 kHz\nVLSEHOSC32_IN input pin high level \nvoltage0.7VDD -VDDV\nVLSEL OSC32_IN input pin low level voltage VSS -0 . 3 VDD\ntw(LSEH)\ntw(LSEL)OSC32_IN high or low time(1)450 - -\nns\ntr(LSE)\ntf(LSE)OSC32_IN rise or fall time(1)-- 5 0\nCin(LSE) OSC32_IN input capacitance(1)-- 5 - p F\nDuCy(LSE) Duty cycle - 30 - 70 %\nIL OSC32_IN Input leakage current VSS ≤  VIN ≤  VDD -- ± 1 µ A\n1. Guaranteed by design.\nElectrical characteristics STM32F411xC STM32F411xE\n84/149 DocID026289 Rev 7Figure 23. Low-speed external clock source AC timing diagram\nHigh-speed external clock generated from a crystal/ceramic resonator\nThe high-speed external (HSE) clock can be  supplied with a 4 to 26 MHz crystal/ceramic \nresonator oscillator. All th e information given in this  paragraph are based on \ncharacterization results obtained with typical external components specified in Table 37 . In \nthe application, the resonator and the load capacitors have to be placed as close as \npossible to the oscillator pins in order to minimize output distortion an d startup stabilization \ntime. Refer to the crystal resonator manufacturer for more details on the resonator characteristics (frequenc y, package, accuracy).\n          \nFor CL1 and CL2, it is recommended to use high-quality external ceramic capacitors in the \n5 pF to 25 pF range (Typ.), designed for high-f requency applications, and selected to match \nthe requirements of the crystal or resonator (see Figure 24 ). CL1 and CL2 are usually the \nsame size. The crystal manufacturer typically  specifies a load capacitance which is the \nseries combination of CL1 and CL2. PCB and MCU pin capacitance must be included (10 pF \ncan be used as a rough estimate of the comb ined pin and board capacitance) when sizing \nCL1 and CL2.\nNote: For information on selecting the crystal, refer to the application note AN2867 “Oscillator \ndesign guide for ST microcontrollers” available from the ST website www.st.com.Table 37. HSE 4-26 MHz oscillator characteristics(1)\n \n1. Guaranteed by design.Symbol Parameter Condi tions Min Typ Max Unit\nfOSC_IN Oscillator frequency 4 - 26 MHz\nRF Feedback resistor - 200 - k Ω \nIDD HSE current consumptionVDD=3.3 V, \nESR= 30 Ω, \nCL=5 pF @25 MHz-4 5 0-\nµA\nVDD=3.3 V, \nESR= 30 Ω, \nCL=10 pF @25 MHz-5 3 0-\nGm_crit_max Maximum critical crystal gm Startup - - 1 mA/V\ntSU(HSE)(2)\n2. tSU(HSE)  is the startup time measured from the moment  it is enabled (by software) to a stabilized 8 MHz \noscillation is reached. This value is measured for a standard crystal res onator and it can vary significantly \nwith the crystal manufacturerStartup time  VDD is stabilized - 2 - ms06Y\x17\x15\x19\x15\x199\x149/6(+\nWI\x0b/6(\x0c\x1c\x13\x08\n\x14\x13\x08\n7/6(W WU\x0b/6(\x0c9/6(/WZ\x0b/6(+\x0c\nWZ\x0b/6(/\x0c\nDocID026289 Rev 7 85/149STM32F411xC STM32F411xE Electrical characteristics\n123Figure 24. Typical application with an 8 MHz crystal\n1. REXT value depends on the cr ystal characteristics.\nLow-speed external clock generated from a crystal/ceramic resonator\nThe low-speed external (LSE) clock can be supplied with a 32.768 kHz crystal/ceramic \nresonator oscillator. All th e information given in this  paragraph are based on \ncharacterization results obtained with typical external components specified in Table 38 . In \nthe application, the resonator and the load capacitors have to be placed as close as \npossible to the oscillator pins in order to minimize output distortion an d startup stabilization \ntime. Refer to the crystal resonator manufacturer for more details on the resonator characteristics (frequenc y, package, accuracy).\nThe LSE high-power mode allows to cover a wider  range of possible crystals but with a cost \nof higher power consumption.\n          \nNote: For information on selecting the crystal, refer to the application note AN2867 “Oscillator \ndesign guide for ST microcontrollers” available from the ST website www.st.com. \nFor information about the LSE high-power mode, refer to the reference manual RM0383.Table 38. LSE oscillator characteristics (fLSE = 32.768 kHz) (1)\n1. Guaranteed by design.Symbol Parameter Condi tions Min Typ Max Unit\nRF Feedback resistor - - 18.4 - M Ω \nIDDLSE current \nconsumptionLow-power mode \n(default)--1\nµA\nHigh-drive mode - - 3\nGm_crit_maxMaximum critical crystal \ngmStartup, low-power mode - - 0.56\nµA/V\nStartup, high-drive mode - - 1.50\ntSU(LSE)(2)\n2. tSU(LSE)  is the startup time measured from the moment it is enabled (by software) to a stabilized \n32.768 kHz oscillation is reached. This value is guaranteed by characterizati on. It is measured for a \nstandard crystal resonator and it can vary signi ficantly with the crystal manufacturer. startup time  VDD is stabilized - 2 - sDL\x14\x1a\x18\x16\x1326&B28726&B,1 I+6(&/\x14\n5)\n670\x16\x15)\x1b\x030+]\nUHVRQDWRU5HVRQDWRU\x03ZLWK\nLQWHJUDWHG\x03FDSDFLWRUV\n%LDV\x03\nFRQWUROOHG\nJDLQ\n5(;7\x0b\x14\x0c\x03&/\x15\nElectrical characteristics STM32F411xC STM32F411xE\n86/149 DocID026289 Rev 7Figure 25. Typical applicati on with a 32.768 kHz crystal\n6.3.9 Internal clock source characteristics\nThe parameters given in Table 39  and Table 40  are derived from tests performed under \nambient temperature and VDD supply voltage condit ions summarized in Table 14 .\nHigh-speed internal (HSI) RC oscillator\n          \n          LDL\x14\x1a\x18\x16\x1426&\x16\x15B28726&\x16\x15B,1 I/6(&/\x14\n5)\n670\x16\x15)\x16\x15\x11\x1a\x19\x1b\x03N+]\nUHVRQDWRU5HVRQDWRU\x03ZLWK\nLQWHJUDWHG\x03FDSDFLWRUV\n%LDV\x03\nFRQWUROOHG\nJDLQ\n&/\x15\nTable 39. HSI oscillator characteristics (1) \n1. VDD = 3.3 V, TA = - 40 to 125 °C unless otherwise specified.Symbol Parameter Conditions Min Typ Max Unit\nfHSI Frequency - 16 - MHz \nACCHSIAccuracy of the HSI \noscillatorUser-trimmed with the RCC_CR \nregister(2)\n2. Guaranteed by design.--1 %\nFactory-\ncalibratedTA = - 40 to 125 °C(3)\n3. Guaranteed by characterization results.- 8 - 5.5\nTA = - 40 to 105 °C(3)- 8 - 4.5 %\nTA = - 10 to 85 °C(3)- 4 - 4 %\nTA = 25 °C(4)\n4. Factory calibrated non-soldered parts. - 1 - 1 %\ntsu(HSI)(2)HSI oscillator \nstartup time-2 . 24µ s\nIDD(HSI)(2)HSI oscillator \npower consumption-6 0 8 0 µ A\nDocID026289 Rev 7 87/149STM32F411xC STM32F411xE Electrical characteristics\n123Figure 26. ACCHSI versus temperature\n1. Guaranteed by characterization results.\nLow-speed internal (LSI) RC oscillator\n          Table 40. LSI oscillator characteristics (1)\n1. VDD = 3 V, TA = –40 to 125 °C unless otherwise specified.Symbol Parameter Min Typ Max Unit\nfLSI(2)\n2. Guaranteed by characterization results.Frequency 17 32 47 kHz \ntsu(LSI)(3)\n3. Guaranteed by design.LSI oscillator startup time - 15 40 µs\nIDD(LSI)(3)LSI oscillator power consumption - 0.4 0.6 µA-3\x13\x10\x14\x19\x126\x11\r\x10\x0e\x10\x18\r\x10\x0e\x10\x16\r\x10\x0e\x10\x14\r\x10\x0e\x10\x12\x10\x10\x0e\x10\x12\x10\x0e\x10\x14\x10\x0e\x10\x16\n\r\x14\x10 \x10 \x12\x15 \x15 \x18 \x11\x10\x15 \x11\x12\x15\n-IN\n-AX\n4YPICAL4!\x00\x08\xa0#\t!##(3)\nElectrical characteristics STM32F411xC STM32F411xE\n88/149 DocID026289 Rev 7Figure 27. ACCLSI versus temperature\n6.3.10 PLL characteristics\nThe parameters given in Table 41  and Table 42  are derived from tests performed under \ntemperature and VDD supply voltage conditions summarized in Table 14 .\n          -3\x11\x19\x10\x11\x136\x11\r\x14\x10\r\x13\x10\r\x12\x10\r\x11\x10\x10\x11\x10\x12\x10\x13\x10\x14\x10\x15\x10\n\r \x14 \x15 \r \x13 \x15 \r \x12 \x15 \r \x11 \x15\r \x15 \x15 \x11 \x15\x12 \x15\x13 \x15\x14 \x15\x15 \x15\x16 \x15\x17 \x15\x18 \x15\x19 \x15 \x11 \x10 \x15.ORMALIZED\x00DEVIATION\x00\x08\x05 \t\x00\n4EMPERATURE\x00\x08\xa0# \tMAX\nAVG\nMIN\nTable 41. Main PLL characteristics \nSymbol Parameter Conditions Min Typ Max Unit\nfPLL_IN PLL input clock(1)0.95(2)12 . 1 0 M H z\nfPLL_OUT PLL multiplier output clock 24 - 100 MHz\nfPLL48_OUT48 MHz PLL multiplier output \nclock-4 87 5 M H z\nfVCO_OUT PLL VCO output 100 - 432 MHz\ntLOCK PLL lock timeVCO freq = 100 MHz 75 - 200\nµs\nVCO freq = 432 MHz 100 - 300\nJitter(3)Cycle-to-cycle jitter\nSystem clock \n100 MHzRMS - 25 -\npspeak \nto peak- ±150 -\nPeriod JitterRMS - 15 -\npeak \nto \npeak- ±200 -\nDocID026289 Rev 7 89/149STM32F411xC STM32F411xE Electrical characteristics\n123          IDD(PLL)(4)PLL power consumption on VDDVCO freq = 100 MHz\nVCO freq = 432 MHz0.15\n0.45-0.40\n0.75\nmA\nIDDA(PLL)(4) PLL power consumption on \nVDDAVCO freq = 100 MHz\nVCO freq = 432 MHz0.30\n0.55-0.40\n0.85\n1. Take care of using the appropriate division factor M to obtai n the specified PLL input clock values. The M factor is shared \nbetween PLL and PLLI2S.\n2. Guaranteed by design.\n3. The use of two PLLs in parallel could degraded the Jitter up to +30%.\n4. Guaranteed by characterization results.Table 41. Main PLL characteristics (continued)\nSymbol Parameter Conditions Min Typ Max Unit\nTable 42. PLLI2S (audio PLL) characteristics\nSymbol Parameter Conditions Min Typ Max Unit\nfPLLI2S_IN PLLI2S input clock(1)-0 . 9 5(2)12 . 1 0\nMHz fPLLI2S_OUT PLLI2S multiplier output clock - - - 216\nfVCO_OUT PLLI2S VCO output - 100 - 432\ntLOCK PLLI2S lock timeVCO freq = 100 MHz 75 - 200\nµs\nVCO freq = 432 MHz 100 - 300\nJitter(3)Master I2S clock jitterCycle to cycle at \n12.288 MHz on \n48 kHz period, N=432, R=5RMS - 90 -\n peak \nto \npeak- ±280 -\npsAverage frequency of \n12.288 MHz \nN = 432, R = 5\non 1000 samples-9 0 -\nWS I2S clock jitterCycle to cycle at 48 KHz\non 1000 samples- 400 -\nI\nDD(PLLI2S)(4) PLLI2S power consumption on \nVDDVCO freq = 100 MHz\nVCO freq = 432 MHz0.15\n0.45-0.40\n0.75\nmA\nIDDA(PLLI2S)(4)PLLI2S power consumption on \nVDDAVCO freq = 100 MHz\nVCO freq = 432 MHz0.30\n0.55-0.40\n0.85\n1. Take care of using the appropriate division factor  M to have the specified PLL input clock values.\n2. Guaranteed by design.\n3. Value given with main PLL running.\n4. Guaranteed by characterization results.\nElectrical characteristics STM32F411xC STM32F411xE\n90/149 DocID026289 Rev 76.3.11 PLL spread spectrum clo ck generation (SSCG) characteristics\nThe spread spectrum clock generation (SSCG) feature allows to reduce electromagnetic \ninterferences (see Table 49: EMI characteristics for LQFP100 ). It is available only on the \nmain PLL. \n          \nEquation 1\nThe frequency modulation period (MODEPER) is given by the equation below:\nfPLL_IN and fMod must be expressed in Hz. \nAs an example: \nIf fPLL_IN  = 1 MHz, and fMOD  = 1 kHz, the modulation dep th (MODEPER) is given by \nequation 1: \nEquation 2\nEquation 2 allows to calculate the increment step (INCSTEP):\nfVCO_OUT must be expressed in MHz.\nWith a modulation depth (md) = ±2 % (4 % peak to peak), and PLLN = 240 (in MHz): \nAn amplitude quantization error may be generat ed because the linear modulation profile is \nobtained by taking the quantized values (roun ded to the nearest integer) of MODPER and \nINCSTEP. As a result, the achieved modulation depth is quantized. The percentage quantized modulation depth is given by the following formula:\nAs a result: Table 43. SSCG parameter constraints \nSymbol Parameter Min Typ Max(1)Unit\nfMod Modulation frequency - - 10 kHz\nmd Peak modulation depth 0.25 - 2 %\nMODEPER * INCSTEP (Modulation period) * (Increment Step) - - 215-1 -\n1. Guaranteed by design.\nMODEPER round fPLL_IN4fMod×()⁄ [] =\nMODEPER round 10641 03×()⁄ [] 250 ==\nINCSTEP round 2151– () md PLLN× × () 100 5 × MODEPER× ()⁄ [] =\nINCSTEP round 2151– () 22 4 0×× () 100 5 × 250× ()⁄ [] 126md(quantitazed)% ==\nmdquantized% MODEPER INCSTEP × 100× 5× () 2151– () PLLN× ()⁄ =\nmdquantized% 250 126 × 100× 5× () 2151– () 240× ()⁄ 2.002%(peak) ==\nDocID026289 Rev 7 91/149STM32F411xC STM32F411xE Electrical characteristics\n123Figure 28  and Figure 29  show the main PLL output clock waveforms in center spread and \ndown spread modes, where:\nF0 is fPLL_OUT  nominal.\nTmode is the modulation period.\nmd is the modulation depth.\nFigure 28. PLL output clock waveforms in center spread mode\nFigure 29. PLL output clock waveforms in down spread mode\n6.3.12 Memory characteristics\nFlash memory\nThe characteristics are given at TA = - 40 to 125 °C unless otherwise specified.\nThe devices are shipped to customers with the Flash memory erased.\n          &REQUENCY\x00\x080,,?/54\t\n4IME&\x10\nTMODE \x12XTMODEMD\nAI\x11\x17\x12\x19\x11MD\n)UHTXHQF\\\x03\x0b3//B287\x0c\n7LPH)\x13\nWPRGH \x15[WPRGH\x15[PG\nDL\x14\x1a\x15\x1c\x15E\nTable 44. Flash memory characteristics\nSymbol Parameter Conditions Min Typ Max Unit\nIDD Supply currentWrite / Erase 8-bit mode, VDD = 1.7 V - 5 -\nmA Write / Erase 16-bit mode, VDD = 2.1 V - 8 -\nWrite / Erase 32-bit mode, VDD = 3.3 V - 12 -\nElectrical characteristics STM32F411xC STM32F411xE\n92/149 DocID026289 Rev 7          \n          Table 45. Flash memory programming \nSymbol Parameter  Conditions Min(1)Typ Max(1)\n1. Guaranteed by characterization results.Unit\ntprog Word programming timeProgram/erase parallelism \n(PSIZE) = x 8/16/32-1 6 1 0 0(2)\n2. The maximum programming time is m easured after 100K erase operations.µs\ntERASE16KB Sector (16 KB) erase timeProgram/erase parallelism \n(PSIZE) = x 8- 400 800\nmsProgram/erase parallelism \n(PSIZE) = x 16- 300 600\nProgram/erase parallelism \n(PSIZE) = x 32- 250 500\ntERASE64KB Sector (64 KB) erase timeProgram/erase parallelism \n(PSIZE) = x 8- 1200 2400\nmsProgram/erase parallelism \n(PSIZE) = x 16- 700 1400\nProgram/erase parallelism \n(PSIZE) = x 32- 550 1100\ntERASE128KB Sector (128 KB) erase timeProgram/erase parallelism \n(PSIZE) = x 8-24\nsProgram/erase parallelism \n(PSIZE) = x 16-1 . 3 2 . 6\nProgram/erase parallelism \n(PSIZE) = x 32-12\ntME Mass erase timeProgram/erase parallelism \n(PSIZE) = x 8-8 1 6\nsProgram/erase parallelism \n(PSIZE) = x 16-5 . 5 1 1\nProgram/erase parallelism \n(PSIZE) = x 32-48\nVprog Programming voltage32-bit program operation 2.7 - 3.6 V\n16-bit program operation 2.1 - 3.6 V8-bit program operation 1.7 - 3.6 V\nTable 46. Flash memory programming with VPP voltage  \nSymbol Parameter  Conditions Min(1)Typ Max(1)Unit\ntprog Double word programming\nTA = 0 to +40 °C\nVDD = 3.3 V\nVPP = 8.5 V- 16 100(2)µs\ntERASE16KB Sector (16 KB) erase time - 230 -\nms tERASE64KB Sector (64 KB) erase time - 490 -\ntERASE128KB Sector (128 KB) erase time - 875 -\ntME Mass erase time - 3.50 - s\nDocID026289 Rev 7 93/149STM32F411xC STM32F411xE Electrical characteristics\n123Table 47. Flash memory endurance and data retention\n6.3.13 EMC characteristics\nSusceptibility tests are perf ormed on a sample basis duri ng device characterization.\nFunctional EMS (electromagnetic susceptibility)\nWhile a simple application is executed on t he device (toggling 2 LEDs through I/O ports). \nthe device is stressed by two electromagnetic  events until a failure o ccurs. The failure is \nindicated by the LEDs:\n• Electrostatic discharge (ESD) (positive and negative) is applied to all device pins until \na functional disturbance occurs. This test is compliant with the IEC 61000-4-2 standard.\n• FTB: A burst of fast transient voltage (p ositive and negative) is applied to VDD and VSS \nthrough a 100 pF capacitor, until a functional  disturbance occurs. This test is compliant \nwith the IEC 61000-4-4 standard.\nA device reset allows normal operations to be resumed. The test results are given in Table 49 . They are based on the EMS levels and classes \ndefined in application note AN1709.Vprog Programming voltage 2.7 - 3.6 V\nVPP VPP voltage range 7 - 9 V\nIPPMinimum current sunk on \nthe VPP pin10 - - mA\ntVPP(3) Cumulative time during \nwhich VPP is applied- - 1 hour\n1. Guaranteed by design.\n2. The maximum programming time is m easured after 100K erase operations.\n3. VPP should only be connected du ring programming/erasing.\nSymbol Parameter  ConditionsValue\nUnit\nMin(1)\n1. Guaranteed by characterization results.NEND EnduranceTA = - 40 to + 85 °C (temp. range 6)  \nTA = - 40 to + 105 °C (temp. range 7)  \nTA = - 40 to + 125 °C (temp. range 3)10 kcycles\ntRET Data retention1 kcycle(2) at TA = 85 °C\n2. Cycling performed over the whole temperature range.30\nYears1 kcycle(2) at TA = 105 °C 10\n1 kcycle(2) at TA = 125 °C 3\n10 kcycle(2) at TA = 55 °C 20Table 46. Flash memory programming with VPP voltage  (continued)\nSymbol Parameter  Conditions Min(1)Typ Max(1)Unit\nElectrical characteristics STM32F411xC STM32F411xE\n94/149 DocID026289 Rev 7          \nWhen the application is exposed to a noisy environment, it is recommended to avoid pin \nexposition to disturbances. The pins showing a middle range robustness are: PA0, PA1, PA2, on LQFP100 packages and PDR_ON on WLCSP49. \nAs a consequence, it is recommended to add a serial resistor (1 k Ω maximum) located as \nclose as possible to the MCU to the pins expo sed to noise (connected to tracks longer than \n50 mm on PCB).\nDesigning hardened software to avoid noise problems\nEMC characterization and optimization are per formed at component level with a typical \napplication environment and simplified MCU soft ware. It should be noted that good EMC \nperformance is highly dependent on the user application and the software in particular.\nTherefore it is recommended that the user  applies EMC software optimization and \nprequalification tests in re lation with the EMC level requested for his application.\nSoftware recommendationsThe software flowchart must include the m anagement of runaway conditions such as:\n• Corrupted program counter\n• Unexpected reset\n• Critical Data corruption (control registers...)\nPrequalification trialsMost of the common failures (unexpected reset and program counter corruption) can be \nreproduced by manually forci ng a low state on the NRST pin or the Oscillator pins for 1 \nsecond.\nTo complete these trials, ESD stress can be applie d directly on the device, over the range of \nspecification values. When unexpected behavior is detected, the software can be hardened \nto prevent unrecoverable errors occurring (see application note AN1015).Table 48. EMS characteristics for LQFP100 package\nSymbol Parameter ConditionsLevel/\nClass\nVFESDVoltage limits to be applied on any I/O pin \nto induce a functional disturbanceVDD = 3.3 V, LQFP100, WLCSP49, \nTA = +25 °C, fHCLK  = 100 MHz, \nconforms to IEC 61000-4-22B\nVEFTBFast transient voltage burst limits to be \napplied through 100 pF on VDD and VSS \npins to induce a functional disturbanceVDD = 3.3 V, LQFP100, WLCSP49, \nTA = +25 °C, fHCLK  = 100 MHz, \nconforms to IEC 61000-4-44A\nDocID026289 Rev 7 95/149STM32F411xC STM32F411xE Electrical characteristics\n123Electromagnetic Interference (EMI)\nThe electromagnetic field emitted by the device are monitored while a simple application, \nexecuting EEMBC code, is  running. This emission test is compliant with  SAE IEC61967-2 \nstandard which specifies the test board and the pin loading.\n          \n6.3.14 Absolute maximum ratings (electrical sensitivity)\nBased on three different tests (ESD, LU) using specific measurement methods, the device is stressed in order to determ ine its performance in terms of electrical sensitivity.\nElectrostatic discharge (ESD)\nElectrostatic discharges (a positive then a negative pulse separated by 1 second) are \napplied to the pins of each sample according to each pin combinati on. The sample size \ndepends on the number of supply pins in the device (3 parts × (n+1) supply pins). This test conforms to the JESD22-A114/C101 standard.\n           \n          Table 49. EMI characteristics for LQFP100\nSymbol Parameter ConditionsMonitored\nfrequency bandMax vs. \n[fHSE/fCPU]Unit\n8/84 MHz\nSEMI Peak levelVDD = 3.6 V, TA = 25 °C, conforming to \nIEC61967-20.1 to 30 MHz 19\ndBµV 30 to 130 MHz 17\n130 MHz to 1 GHz 12\nSAE EMI Level 3.5 -\nTable 50. ESD absolu te maximum ratings\nSymbol Ratings Conditions ClassMaximum \nvalue(1) Unit\nVESD(HBM)Electrostatic discharge \nvoltage (human body \nmodel)TA = +25 °C conforming to JESD22-A114 2 2000\nV\nVESD(CDM)Electrostatic discharge \nvoltage (charge device \nmodel)TA = +25 °C conforming to  \nANSI/ESD STM5.3.1UFBGA100, \nUFQFPN4845 0 0\nWLCSP49 3 400\nLQPF64, \nLQFP10032 5 0\n1. Guaranteed by characterization results.\nElectrical characteristics STM32F411xC STM32F411xE\n96/149 DocID026289 Rev 7Static latchup\nTwo complementary static te sts are required on six pa rts to assess the latchup \nperformance: \n• A supply overvoltage is applied to each power supply pin\n• A current injection is applied to each input, output and configurable I/O pin\nThese tests are compliant with EIA/JESD 78A IC latchup standard.\n          \n6.3.15 I/O current in jection characteristics\nAs a general rule, current injection to the I/O pins, due to external voltage below VSS or \nabove VDD (for standard, 3 V-capable I/O pins) should be avoided during normal product \noperation. However, in order to give an indica tion of the robustness of the microcontroller in \ncases when abnormal injection ac cidentally happens, susceptib ility tests are pe rformed on a \nsample basis during device characterization.\nFunctional susceptibility to I/O current injection \nWhile a simple application is executed on the device, the device is stressed by injecting \ncurrent into the I/O pins  programmed in floating input mode . While current is  injected into \nthe I/O pin, one at a time, the device is checked for functional failures. \nThe failure is indicated by an out of range parameter: ADC error above a certain limit (>5 \nLSB TUE), out of conventional limits of induced leakage current on adjacent pins  \n(out of –5 µA/+0 µA range), or other functional failure (f or example reset, oscillator \nfrequency deviation). \nNegative induced leakage current is caused by negative injection and positive induced \nleakage current by positive injection. \nThe test results are given in Table 52 .\n          Table 51. Electrical sensitivities\nSymbol Parameter Conditions Class\nLU Static latch-up class TA = + 125 °C conforming to JESD78A II level A\nTable 52. I/O current injection susceptibility(1)\nSymbol DescriptionFunctional susceptibility \nUnitNegative \ninjectionPositive \ninjection\nIINJInjected current on BOOT0 pin –0 NA\nmAInjected current on NRST pin –0 NA\nInjected current on PB3, PB4, PB5, PB6, PB7, \nPB8, PB9, PC13, PC14, PC15, PH1, PDR_ON, \nPC0, PC1,PC2, PC3, PD1,  PD5, PD6, PD7, PE0, \nPE2, PE3, PE4, PE5, PE6–0 NA\nInjected current on any other FT pin –5 NA\nInjected current on any other pins –5 +5\n1. NA = not applicable .\nDocID026289 Rev 7 97/149STM32F411xC STM32F411xE Electrical characteristics\n123Note: It is recommended to add a Schottky diode (pin to ground) to analog pins which may \npotentially inject negative currents.\n6.3.16 I/O port characteristics\nGeneral input/output characteristics\nUnless otherwise specified,  the parameters given in Table 53  are derived from tests \nperformed under the conditions summarized in Table 14 . All I/Os are CMOS and TTL \ncompliant.\n          Table 53. I/O static characteristics \nSymbol Parameter Conditions Min Typ Max Unit\nVILFT, TC and NRST I/O input low \nlevel voltage 1.7 V ≤ VDD≤ 3.6 V - - 0.3VDD(1)\nV\nBOOT0 I/O input low level \nvoltage1.75 V ≤ VDD ≤ 3.6 V, \n-40 °C ≤ TA ≤ 125 °C--\n0.1VDD+0.1\n(2)\n1.7 V ≤ VDD ≤ 3.6 V, \n0 °C ≤ TA ≤ 125 °C--\nVIHFT, TC and NRST I/O input high \nlevel voltage(5) 1.7 V ≤ VDD≤ 3.6 V0.7VDD(1\n) --\nV\nBOOT0 I/O input high level \nvoltage1.75 V ≤ VDD ≤ 3.6 V, \n-40 °C ≤ TA ≤ 125 °C 0.17VDD\n+0.7(2) --\n1.7 V ≤ VDD ≤ 3.6 V, \n0 °C ≤ TA ≤ 125 °C\nVHYSFT, TC and NRST I/O input \nhysteresis 1.7 V ≤ VDD≤ 3.6 V- 10% VDD(3)-V\nBOOT0 I/O input hysteresis1.75 V ≤ VDD ≤ 3.6 V, \n-40 °C ≤ TA ≤ 125 °C\n-1 0 0 - m V\n1.7 V ≤ VDD ≤ 3.6 V, \n0 °C ≤ TA ≤ 125 °C\nIlkgI/O input leakage current (4)VSS ≤ VIN ≤ VDD -- ±1\nµAI/O FT/TC input leakage current \n(5) VIN = 5 V - - 3\nElectrical characteristics STM32F411xC STM32F411xE\n98/149 DocID026289 Rev 7All I/Os are CMOS and TTL compliant (no software configuration required). Their \ncharacteristics cover more than the strict CMOS-technology or TTL parameters. The coverage of these requirements for FT and TC I/Os is shown in Figure 30 . RPUWeak pull-up \nequivalent \nresistor(6)All pins \nexcept for \nPA10 (OTG_FS_ID)V\nIN = VSS 30 40 50\nkΩPA10 \n(OTG_FS_ID)-7 1 0 1 4\nRPDWeak pull-down \nequivalent \nresistor(7)All pins \nexcept for \nPA10 (OTG_FS_ID)V\nIN = VDD 30 40 50\nPA10 \n(OTG_FS_ID)-7 1 0 1 4\nCIO(8)I/O pin capacitance - - 5 - pF\n1. Guaranteed by test in production.\n2. Guaranteed by design.\n3. With a minimum of 200 mV.\n4. Leakage could be higher than the maximum value, if negat ive current is injected on adjacent pins, Refer to Table 52: I/O \ncurrent injection susceptibility\n5. To sustain a voltage higher than VDD +0.3 V, the internal pull-up/pull-down resistors mu st be disabled. Leakage could be \nhigher than the maximum value, if negative curr ent is injected on adjacent pins.Refer to Table 52: I/O current injection \nsusceptibility\n6. Pull-up resistors are designed with a true resistance in se ries with a switchable PMOS. This PMOS contribution to the \nseries resistance is minimum (~10% order).\n7. Pull-down resistors are designed with a true resistance in se ries with a switchable NMOS. Th is NMOS contribution to the \nseries resistance is minimum (~10% order).\n8.  Hysteresis voltage between Schmitt trigger switch ing levels. Guaranteed by characterization results.Table 53. I/O static characteristics (continued)\nSymbol Parameter Conditions Min Typ Max Unit\nDocID026289 Rev 7 99/149STM32F411xC STM32F411xE Electrical characteristics\n123Figure 30. FT/TC I/O in put characteristics\nOutput driving current\nThe GPIOs (general purpose input/outputs) can sink or source up to ±8 mA, and sink or \nsource up to ±20 mA (with a relaxed VOL/VOH) except PC13, PC14 and PC15 which can \nsink or source up to ±3mA. When using the PC13 to PC15 GPIOs in output mode, the speed \nshould not exceed 2 MHz with a maximum load of 30 pF.\nIn the user application, the number of I/O pi ns which can drive curr ent must be limited to \nrespect the absolute maximum rating specified in Section 6.2 . In particular:\n• The sum of the currents sourced by all the I/Os on VDD, plus the maximum Run \nconsumption of the MCU sourced on VDD, cannot exceed the absolute maximum rating \nΣIVDD (see Table 12 ). \n• The sum of the currents sunk by all the I/Os on VSS plus the maximum Run \nconsumption of the MCU sunk on VSS cannot exceed the absolute maximum rating \nΣIVSS (see Table 12 ). 06\x16\x16\x1a\x17\x199\x14\x14\x11\x1c\x15\n\x14\x11\x13\x19\x18\x14\x11\x15\x15\n\x14\x11\x1a \x15\x11\x13 \x15\x11\x17 \x15\x11\x1a \x16\x11\x16 \x16\x11\x19\x15\x11\x13\n\x13\x11\x18\x18\x13\x11\x1b\n9\'\'\x03\x0b9\x0c9,/\x129,+\x03\x0b9\x0c\n7HVWHG\x03LQ\x03SURGXFWLRQ\x03\x03\x10\x03&026\x03UHTXLUHPHQW\x039,+PLQ\x03 \x03\x13\x11\x1a9\'\'\n7HVWHG\x03LQ\x03SURGXFWLRQ\x03\x03\x10\x03&026\x03UHTXLUHPHQW\x039,/PD[\x03 \x03\x13\x11\x169\'\'%DVHG\x03RQ\x03\'HVLJQ\x03VLPXODWLRQV\x0f\x039,/PD[ \x03\x13\x11\x16\x189\'\'\x10\x13\x11\x13\x1777/\x03UHTXLUHPHQW\x03\n9,+PLQ\x03 \x03\x159\n77/\x03UHTXLUHPHQW\x039,/PD[\x03\n \x03\x13\x11\x1b9\x13\x11\x18\x14\x15\x11\x18\x15\n$UHD\x03QRW\x03\nGHWHUPLQHG\x14\x11\x14\x1c\x14\x11\x1a\n%DVHG\x03RQ\x03\'HVLJQ\x03VLPXODWLRQV\x0f\x039,+PLQ \x03\x13\x11\x17\x189\'\'\x0e\x13\x11\x16\nElectrical characteristics STM32F411xC STM32F411xE\n100/149 DocID026289 Rev 7Output voltage levels\nUnless otherwise specified,  the parameters given in Table 54  are derived from tests \nperformed under ambient temperature and VDD supply voltage conditions summarized in \nTable 14 . All I/Os are CMOS and TTL compliant.\n          Table 54. Output voltage characteristics \nSymbol Parameter Conditions Min Max Unit\nVOL(1)\n1. The IIO current sunk by the device must always res pect the absolute maximum rating specified in Table 12 . \nand the sum of IIO (I/O ports and control pins) must not exceed IVSS.Output low level voltage for an I/O pin CMOS port(2)\nIIO = +8 mA\n2.7 V ≤ VDD ≤ 3.6 V\n2. TTL and CMOS outputs are compatible with JEDEC standards JESD36 and JESD52.-0 . 4\nV\nVOH(3)\n3. The IIO current sourced by the device must always re spect the absolute maximum rating specified in \nTable 12  and the sum of IIO (I/O ports and control pins) must not exceed IVDD.Output high level voltage for an I/O pin VDD–0.4 -\nVOL (1)Output low level voltage for an I/O pin TTL port(2)\nIIO =+8 mA\n2.7 V ≤ VDD ≤ 3.6 V-0 . 4\nV\nVOH (3)Output high level voltage for an I/O pin 2.4 -\nVOL(1)Output low level voltage for an I/O pin IIO = +20 mA\n2.7 V ≤ VDD ≤ 3.6 V-1 . 3(4)\n4. Guaranteed by characterization results.V\nVOH(3)Output high level voltage for an I/O pin VDD–1.3(4)-\nVOL(1)Output low level voltage for an I/O pin IIO = +6 mA\n1.8 V ≤ VDD ≤ 3.6 V-0 . 4(4)\nV\nVOH(3)Output high level voltage for an I/O pin VDD–0.4(4)-\nVOL(1)Output low level voltage for an I/O pin IIO = +4 mA\n1.7 V ≤ VDD ≤ 3.6 V-0 . 4(5)\n5. Guaranteed by design.V\nVOH(3)Output high level voltage for an I/O pin VDD–0.4(5)-\nDocID026289 Rev 7 101/149STM32F411xC STM32F411xE Electrical characteristics\n123Input/output AC characteristics\nThe definition and values of input/output AC characteristics are given in Figure 31  and \nTable 55 , respectively.\nUnless otherwise specified,  the parameters given in Table 55  are derived from tests \nperformed under the ambient temperature and VDD supply voltage conditions summarized \nin Table 14 .\n          Table 55. I/O AC characteristics(1)(2) \nOSPEEDRy\n[1:0] bit \nvalue(1)Symbol Parameter Conditions Min Typ Max Unit\n00fmax(IO)out Maximum frequency(3)CL = 50 pF, VDD ≥ 2.70 V - - 4\nMHzCL = 50 pF, VDD≥ 1.7 V - - 2\nCL = 10 pF, VDD ≥ 2.70 V - - 8\nCL = 10 pF, VDD ≥ 1.7 V - - 4\ntf(IO)out /\ntr(IO)outOutput high to low level fall time and output low to high \nlevel rise timeC\nL = 50 pF, VDD = 1.7 V to \n3.6 V-- 1 0 0 n s\n01fmax(IO)out Maximum frequency(3)CL = 50 pF, VDD ≥ 2.70 V - - 25\nMHzCL = 50 pF, VDD ≥ 1.7 V - - 12.5\nCL = 10 pF, VDD ≥ 2.70 V - - 50\nCL = 10 pF, VDD ≥ 1.7 V - - 20\ntf(IO)out /\ntr(IO)outOutput high to low level fall time and output low to high \nlevel rise timeC\nL = 50 pF, VDD ≥2.7 V - - 10\nnsCL = 50 pF, VDD ≥ 1.7 V - - 20\nCL = 10 pF, VDD ≥ 2.70 V - - 6\nCL = 10 pF, VDD ≥ 1.7 V - - 10\n10fmax(IO)out Maximum frequency(3)CL = 40 pF, VDD ≥ 2.70 V - - 50(4)\nMHzCL = 40 pF, VDD ≥ 1.7 V - - 25\nCL = 10 pF, VDD ≥ 2.70 V - - 100(4)\nCL = 10 pF, VDD ≥ 1.7 V - - 50(4)\ntf(IO)out /\ntr(IO)outOutput high to low level fall \ntime and output low to high level rise timeC\nL = 40 pF, VDD≥ 2.70 V - - 6\nnsCL = 40 pF, VDD≥ 1.7 V - - 10\nCL = 10 pF, VDD≥ 2.70 V - - 4\nCL = 10 pF, VDD≥ 1.7 V - - 6\nElectrical characteristics STM32F411xC STM32F411xE\n102/149 DocID026289 Rev 7Figure 31. I/O AC charac teristics definition 11Fmax(IO)out Maximum frequency(3)CL = 30 pF, VDD ≥ 2.70 V - - 100(4)\nMHz CL = 30 pF, VDD ≥ 1.7 V - - 50(4)\ntf(IO)out /\ntr(IO)outOutput high to low level fall \ntime and output low to high \nlevel rise timeCL = 30 pF, VDD ≥ 2.70 V - - 4\nnsCL = 30 pF, VDD ≥ 1.7 V - - 6\nCL = 10 pF, VDD≥ 2.70 V - - 2.5\nCL = 10 pF, VDD≥ 1.7 V - - 4\n-tEXTIpwPulse width of external signals \ndetected by the EXTI \ncontroller10 - - ns\n1. Guaranteed by characterization results.\n2. The I/O speed is configured using the OSPEEDRy[1:0] bits. Refer to the STM32F4xx reference manual for a description of \nthe GPIOx_SPEEDR GPIO port output speed register.\n3. The maximum frequency is defined in Figure 31 .\n4. For maximum frequencies above 50 MHz and VDD > 2.4 V, the compensation cell should be used.Table 55. I/O AC characteristics(1)(2) (continued)\nOSPEEDRy\n[1:0] bit \nvalue(1)Symbol Parameter Conditions Min Typ Max Unit\nDL\x14\x17\x14\x16\x14G\x14\x13\x08\x1c\x13\x08\n\x18\x13\x08\nWU\x0b,2\x0cRXW\n287387(;7(51$/\n21\x03&/\n0D[LPXP\x03IUHTXHQF\\\x03LV\x03DFKLHYHG\x03LI\x03\x0bWU\x03\x0e\x03WI\x0c\x03\x94\x03\x0b\x15\x12\x16\x0c7\x03DQG\x03LI\x03WKH\x03GXW\\\x03F\\FOH\x03LV\x03\x0b\x17\x18\x10\x18\x18\x08\x0c\x03\nZKHQ\x03ORDGHG\x03E\\\x03& /\x03VSHFLILHG\x03LQ\x03WKH\x03WDEOH\x03³\x03 ,\x122\x03$&\x03FKDUDFWHULVWLFV ´\x11\x03\n\x03\x14\x13\x08\n\x18\x13\x08\n\x1c\x13\x08\n7WI\x0b,2\x0cRXW\nDocID026289 Rev 7 103/149STM32F411xC STM32F411xE Electrical characteristics\n1236.3.17 NRST pin characteristics\nThe NRST pin input driver uses CMOS technology. It is connected to a permanent pull-up \nresistor, RPU (see Table 53 ).\nUnless otherwise specified,  the parameters given in Table 56  are derived from tests \nperformed under the ambient temperature and VDD supply voltage conditions summarized \nin Table 14 . Refer to Table 53: I/O static characteristics  for the values of VIH and VIL for \nNRST pin.\n          \nFigure 32. Recommended NRST pin protection  \n1. The reset network protects t he device against par asitic resets.\n2. The user must ensure that the level on the NRST pin can go below the VIL(NRST)  max level specified in \nTable 56 . Otherwise the reset is not taken into account by the device.Table 56. NRST pin characteristics  \nSymbol Parameter Conditions Min Typ Max Unit\nRPUWeak pull-up equivalent \nresistor(1) VIN = VSS 30 40 50 k Ω\nVF(NRST)(2)NRST Input filtered pulse - - 100 ns\nVNF(NRST)(2)NRST Input not filtered pulse VDD > 2.7 V 300 - - ns\nTNRST_OUT Generated reset pulse durationInternal Reset \nsource20 - - µs\n1. The pull-up is designed with a true re sistance in series with a switchable PMOS . This PMOS contribution to the series \nresistance must be minimum  (~10% order) .\n2. Guaranteed by design.\nDL\x14\x17\x14\x16\x15F670\x16\x15)5381567\x0b\x15\x0c9\'\'\n)LOWHU,QWHUQDO\x035HVHW\n\x13\x11\x14\x03\x97)([WHUQDO\nUHVHW\x03FLUFXLW\x0b\x14\x0c\nElectrical characteristics STM32F411xC STM32F411xE\n104/149 DocID026289 Rev 76.3.18 TIM time r characteristics\nThe parameters given in Table 57  are guaranteed by design.\nRefer to Section 6.3.16: I/O port characteristics  for details on the input/output alternate \nfunction characteristics (output compare, i nput capture, external clock, PWM output).\n           \n6.3.19 Communications interfaces\nI2C interface  characteristics\nThe I2C interface meets the requirements of the standard I2C communication protocol with \nthe following restrictions: the I/O pins SDA and SCL are mapped to are not “true” open-drain. When configured as open-drain, the PMOS connected between the I/O pin and V\nDD is \ndisabled, but is still present.\nThe I2C characteristics are described in Table 58 . Refer also to  Section 6.3.16: I/O port \ncharacteristics  for more details on the input/output al ternate function characteristics (SDA \nand SCL) .\nThe I2C bus interface supports standard mode (up to 100 kHz) and fast mode (up to 400 \nkHz). The I2C bus frequency can be increased up to 1 MHz. For more details about the \ncomplete solution, please  contact your local ST sales representative.Table 57. TIMx characteristics(1)(2) \n1. TIMx is used as a general term to refer to the TIM1 to TIM11 timers.\n2. Guaranteed by design.Symbol Parameter Conditions(3)\n3. The maximum timer frequency on APB1 is 50 MHz and on APB2 is up to 100 MHz, by setting the TIMPRE \nbit in the RCC_DCKCFGR register, if APBx prescaler is 1 or 2 or 4, then TIMxCLK = HCKL, otherwise \nTIMxCLK >= 4x PCLKx.Min Max Unit\ntres(TIM) Timer resolution timeAHB/APBx prescaler=1 \nor 2 or 4, fTIMxCLK = \n100 MHz1- tTIMxCLK\n11.9 - ns\nAHB/APBx prescaler>4, \nfTIMxCLK = 100 MHz1- tTIMxCLK\n11.9 - ns\nfEXTTimer external clock \nfrequency on CH1 to CH4 fTIMxCLK  = 100 MHz0 fTIMxCLK /2 MHz\n05 0 M H z\nResTIM Timer resolution - 16/32 bit\ntCOUNTER16-bit counter clock \nperiod when internal clock is selectedf\nTIMxCLK  = 100 MHz 0.0119 780 µs\ntMAX_COUNTMaximum possible count \nwith 32-bit counter-65536 × \n65536tTIMxCLK\nfTIMxCLK  = 100 MHz -5 1 . 1S\nDocID026289 Rev 7 105/149STM32F411xC STM32F411xE Electrical characteristics\n123          Table 58. I2C characteristics \nSymbol ParameterStandard mode \nI2C(1)(2)\n1.Guaranteed by design.Fast mode I2C(1)(2)\n2. fPCLK1  must be at least 2 MHz to achieve standard mode I2C frequencies. It must be at least 4 MHz to \nachieve fast mode I2C frequencies, and a multiple of 10 MHz to reach the 400 kHz maximum I2C fast mode \nclock.Unit\nMin Max Min Max\ntw(SCLL) SCL clock low time 4.7 - 1.3 -\nµs\ntw(SCLH) SCL clock high time 4.0 - 0.6 -\ntsu(SDA) SDA setup time 250 - 100 -\nnsth(SDA) SDA data hold time 0 3450(3)\n3. The device must internally provide a hold time of at least 300 ns for th e SDA signal in order to bridge the \nundefined region of the falling edge of SCL.09 0 0(4)\n4. The maximum data hold time has only to be met if the interface does not stretch the low period of SCL \nsignal.tr(SDA)\ntr(SCL)SDA and SCL rise time - 1000 - 300\ntf(SDA)\ntf(SCL)SDA and SCL fall time - 300 - 300 \nth(STA) Start condition hold time 4.0 - 0.6 -\nµs\ntsu(STA)Repeated Start condition \nsetup time4.7 - 0.6 -\ntsu(STO) Stop condition setup time 4.0 - 0.6 - µs\ntw(STO:STA)Stop to Start condition time \n(bus free)4.7 - 1.3 - µs\ntSPPulse width of the spikes \nthat are suppressed by the \nanalog filter for standard fast \nmode05 0(5)\n5. The minimum width of the spikes fi ltered by the analog filter is above tSP (max)05 0(5)ns\nCbCapacitive load for each bus \nline- 400 - 400 pF\nElectrical characteristics STM32F411xC STM32F411xE\n106/149 DocID026289 Rev 7Figure 33. I2C bus AC waveforms and measurement circuit\n1. RS = series protection resistor.\n2. RP = external pull-up resistor.\n3. VDD_I2C  is the I2C bus power supply.\n          Table 59. SCL frequency (fPCLK1 = 50 MHz, VDD = VDD_I2C = 3.3 V)(1)(2)\n1. RP = External pull-up resistance, fSCL = I2C speed\n2. For speeds around 200 kHz, the tole rance on the achieved speed is of ±5%. For other speed ranges, the \ntolerance on the achieved speed is ±2%. These variations depend on the accuracy of the external \ncomponents used to design the application.fSCL (kHz)I2C_CCR value\nRP = 4.7 k Ω\n400 0x8019\n300 0x8021\n200 0x8032100 0x0096\n50 0x012C\n20 0x02EEDL\x14\x17\x1c\x1a\x1cG67$57\n6\'$53\n,ð&\x03EXV9\'\'B,\x15&\n670\x16\x15\n6\'$\n6&/\nWI\x0b6\'$\x0cWU\x0b6\'$\x0c\n6&/WK\x0b67$\x0c\nWZ\x0b6&/+\x0cWZ\x0b6&//\x0cWVX\x0b6\'$\x0c\nWU\x0b6&/\x0c WI\x0b6&/\x0cWK\x0b6\'$\x0c67$57\x035(3($7(\'\nWVX\x0b67$\x0c\nWVX\x0b672\x0c6723WZ\x0b672\x1d67$\x0c9\'\'B,\x15&\n5356\n56\n67$57\nDocID026289 Rev 7 107/149STM32F411xC STM32F411xE Electrical characteristics\n123SPI interface characteristics\nUnless otherwise specified,  the parameters given in Table 60  for the SPI interface are \nderived from tests performed under the ambient temperature, fPCLKx  frequency and VDD \nsupply voltage conditions summarized in Table 14 , with the following configuration: \n• Output speed is set to OSPEEDRy[1:0] = 10\n• Capacitive load C = 30 pF\n• Measurement points are done at CMOS levels: 0.5VDD\nRefer to Section 6.3.16: I/O port characteristics  for more details on the input/output alternate \nfunction characteristics (NSS,  SCK, MOSI, MISO for SPI).\n          Table 60. SPI dynamic characteristics(1) \nSymbol Parameter Conditions Min Typ Max Unit\nfSCK\n1/tc(SCK)SPI clock frequencyMaster full duplex/receiver mode, \n2.7 V < VDD < 3.6 V\nSPI1/4/5-- 4 2\nMHzMaster full duplex/receiver mode, \n3.0 V < VDD < 3.6 V\nSPI1/4/5-- 50\nMaster transmitter mode\n1.7 V < VDD < 3.6 V\nSPI1/4/5-- 50\nMaster mode\n1.7 V < VDD < 3.6 V\nSPI1/2/3/4/5-- 25\nSlave transmitter/full duplex mode\n2.7 V < VDD < 3.6 V\nSPI1/4/5-- 38(2)\nSlave receiver mode, \n1.8 V < VDD < 3.6 V\nSPI1/4/5-- 5 0\nSlave mode,  \n1.8 V < VDD < 3.6 V  \nSPI1/2/3/4/5-- 25\nDuty(SCK)Duty cycle of SPI clock \nfrequencySlave mode 30 50 70 %\ntw(SCKH)\ntw(SCKL)SCK high and low time Master mode, SPI presc = 2 TPCLK−1.5 TPCLKTPCLK\n+1.5ns\ntsu(NSS) NSS setup time Slave mode, SPI presc = 2 3TPCLK -- n s\nth(NSS) NSS hold time Slave mode, SPI presc = 2 2TPCLK -- n s\ntsu(MI)Data input setup timeMaster mode 4 - - ns\ntsu(SI) Slave mode 2.5 - - ns\nth(MI)Data input hold timeMaster mode 7.5 - - ns\nth(SI) Slave mode 3.5 - - ns\nElectrical characteristics STM32F411xC STM32F411xE\n108/149 DocID026289 Rev 7Figure 34. SPI timing diagram - slave mode and CPHA = 0ta(SO) Data output access time Slave mode 7 - 21 ns\ntdis(SO) Data output disable time Slave mode 5 - 12 ns\ntv(SO) Data output valid timeSlave mode (after enable edge), \n2.7 V < VDD < 3.6 V-1 1 1 3 n s\nSlave mode (after enable edge), \n1.7 V < VDD < 3.6 V-1 1 1 8 . 5 n s\nth(SO) Data output hold timeSlave mode (after enable edge), \n1.7 V < VDD < 3.6 V8-- n s\ntv(MO) Data output valid time Master mode (after enable edge) - 4 6 ns\nth(MO) Data output hold time Master mode (after enable edge) 0 - - ns\n1. Guaranteed by characterization results.\n2. Maximum frequency in Slav e transmitter mode is determined by the sum of tv(SO)  and tsu(MI) which has to fit into SCK low or \nhigh phase preceding the SCK sampling edge. This value can be achieved when the SPI communicates with a master \nhaving tsu(MI)  = 0 while Duty(SCK) = 50% Table 60. SPI dynamic characteristics(1) (continued)\nSymbol Parameter Conditions Min Typ Max Unit\nDocID026289 Rev 7 109/149STM32F411xC STM32F411xE Electrical characteristics\n123Figure 35. SPI timing diagram - slave mode and CPHA = 1(1)\nFigure 36. SPI timing diagram - master mode(1)DL\x14\x17\x14\x16\x18E166\x03LQSXW\nW68\x0b166\x0c WF\x0b6&.\x0c WK\x0b166\x0c6&.\x03LQSXW&3+$ \x14\n&32/ \x13\n&3+$ \x14\n&32/ \x14WZ\x0b6&.+\x0c\nWZ\x0b6&./\x0c\nWD\x0b62\x0cWY\x0b62\x0c WK\x0b62\x0cWU\x0b6&.\x0c\nWI\x0b6&.\x0cWGLV\x0b62\x0c\n0,62\n287387\n026,\n,1387WVX\x0b6,\x0c WK\x0b6,\x0c06%\x03287\n06%\x03,1%,7\x19\x03287 /6%\x03287\n/6%\x03,1 %,7\x03\x14\x03,1\nDL\x14\x17\x14\x16\x19F6&.\x032XWSXW&3+$ \x13\n026,\n2873870,62\n,1387&3+$ \x13\n/6%\x03287/6%\x03,1&32/ \x13\n&32/ \x14\n%,7\x14\x03287166\x03LQSXW\nWF\x0b6&.\x0c\nWZ\x0b6&.+\x0c\nWZ\x0b6&./\x0cWU\x0b6&.\x0c\nWI\x0b6&.\x0c\nWK\x0b0,\x0c+LJK6&.\x032XWSXW&3+$ \x14\n&3+$ \x14&32/ \x13\n&32/ \x14\nWVX\x0b0,\x0c\nWY\x0b02\x0c WK\x0b02\x0c06%\x03,1 %,7\x19\x03,1\n06%\x03287\nElectrical characteristics STM32F411xC STM32F411xE\n110/149 DocID026289 Rev 7I2S interface characteristics\nUnless otherwise specified,  the parameters given in Table 61  for the I2S interface are \nderived from tests performed under the ambient temperature, fPCLKx frequency and VDD \nsupply voltage conditions summarized in Table 14 , with the following configuration: \n• Output speed is set to OSPEEDRy[1:0] = 10\n• Capacitive load C = 30 pF\n• Measurement points are done at CMOS levels: 0.5VDD\nRefer to Section 6.3.16: I/O port characteristics  for more details on the input/output alternate \nfunction characteristics (CK, SD, WS).\n          \nNote: Refer to the I2S section of RM0383 reference manual for more details on the sampling \nfrequency (FS). \nfMCK, fCK, and DCK values reflect only the digital peripheral behavior. The values of these \nparameters might be slightly impacted by the source clock precision. DCK depends mainly \non the value of ODD bit. The digital contribution leads to a minimum value of (I2SDIV/(2*I2SDIV+ODD) and a maximum va lue of (I2SDIV+ODD) /(2*I2SDIV+ODD). F\nS \nmaximum value is supported for each mode/condition.Table 61. I2S dynamic characteristics(1) \nSymbol Parameter Conditions Min Max Unit\nfMCK I2S Main clock output - 256x8K 256xFs(2)MHz\nfCK I2S clock frequency Master data: 32 bits - 64xFs\nMHz\nSlave data: 32 bits - 64xFs\nDCK I2S clock frequency duty cycle Slave receiver 30 70 %\ntv(WS) WS valid time Master mode 0 7\nnsth(WS) WS hold time Master mode 1.5 -\ntsu(WS) WS setup time Slave mode 1.5 -\nth(WS) WS hold time Slave mode 3 -\ntsu(SD_MR)Data input setup timeMaster receiver 1 -\ntsu(SD_SR) Slave receiver 2.5 -\nth(SD_MR)Data input hold time Master receiver 7 -\nth(SD_SR) Slave receiver 2.5 -\ntv(SD_ST)Data output valid time Slave transmitter (after enable edge) - 20\ntv(SD_MT) Master transmitter (after enable edge) - 6\nth(SD_ST)\nData output hold time Slave transmitter (after enable edge) 8 -\nth(SD_MT) Master transmitter (after enable edge) 2 -\n1. Guaranteed by characterization results.\n2. The maximum value of 256xFs is 50 MHz (APB1 maximum frequency).\nDocID026289 Rev 7 111/149STM32F411xC STM32F411xE Electrical characteristics\n123Figure 37. I2S slave timing diagram (Philips protocol)(1) \n1. LSB transmit/receive of the previ ously transmitted byte. No LSB transmi t/receive is sent before the first \nbyte.\nFigure 38. I2S master timing diagram (Philips protocol)(1)\n1. LSB transmit/receive of the previ ously transmitted byte. No LSB transmi t/receive is sent before the first \nbyte.\nElectrical characteristics STM32F411xC STM32F411xE\n112/149 DocID026289 Rev 7USB OTG full speed (FS) characteristics\nThis interface is present in USB OTG FS controller.\n          \n          \nNote: When VBUS sensing feature is enabled, PA9 shou ld be left at their default state (floating \ninput), not as alternate function. A typical 200  µA current consumption of the embedded \nsensing block (current to voltage conversion to determine the different sessions) can be observed on PA9 when the feature is enabled.Table 62. USB OTG FS startup time\nSymbol Parameter  Max  Unit\ntSTARTUP(1)\n1. Guaranteed by design.USB OTG FS transceiver startup time 1 µs\nTable 63. USB OTG FS DC electrical characteristics \nSymbol Parameter Conditions Min.(1)\n1. All the voltages are measured from the local ground potential.Typ. Max.(1)Unit\nInput \nlevelsVDDUSB OTG FS operating \nvoltage3.0(2)\n2. The USB OTG FS functionality is ensured down to  2.7 V but not the full USB full speed electrical \ncharacteristics which are degraded in the 2.7-to-3.0 V VDD voltage range.-3 . 6 V\nVDI(3)\n3. Guaranteed by design.Differential input sensitivity I(USB_FS_DP/DM) 0.2 - -\nVVCM(3)Differential common mode \nrangeIncludes VDI range 0.8 - 2.5\nVSE(3)Single ended receiver \nthreshold1.3 - 2.0\nOutput \nlevelsVOL Static output level low RL of 1.5  kΩ to 3.6 V(4)\n4.RL is the load connected on the USB OTG FS drivers.-- 0 . 3\nV\nVOH Static output level high RL of 15  kΩ to VSS(4)2.8 - 3.6\nRPDPA11, PA12 \n(USB_FS_DM/DP)VIN = VDD17 21 24\nkΩPA9 (OTG_FS_VBUS) 0.65 1.1 2.0\nRPUPA11, PA12 \n(USB_FS_DM/DP)VIN = VSS 1.5 1.8 2.1\nPA9 (OTG_FS_VBUS) VIN = VSS 0.25 0.37 0.55\nDocID026289 Rev 7 113/149STM32F411xC STM32F411xE Electrical characteristics\n123Figure 39. USB OTG FS timings: definiti on of data signal rise and fall time\n          \n6.3.20 12-bit ADC characteristics\nUnless otherwise specified,  the parameters given in Table 65  are derived from tests \nperformed under the ambient temperature, fPCLK2 frequency and VDDA supply voltage \nconditions su mmarized in Table 14 .\n          Table 64. USB OTG FS el ectrical characteristics(1) \n1. Guaranteed by design.Driver characteristics\nSymbol Parameter Conditions Min Max Unit\ntr Rise time(2)\n2.Measured from 10% to 90% of the data signal. For more detailed informations, please refer to USB \nSpecification - Chapter 7 (version 2.0).CL = 50 pF 42 0 n s\ntf Fall time(2)CL = 50 pF 4 20 ns\ntrfm Rise/ fall time matching tr/tf 90 110 %\nVCRS Output signal crossover voltage 1.3 2.0 VDL\x14\x17\x14\x16\x1aE&URVV\x03RYHU\nSRLQWV\n\'LIIHUHQWLDO\nGDWD\x03OLQHV\n9&56\n966\nWI WU\nTable 65. ADC characteristics \nSymbol Parameter  Conditions Min Typ Max Unit\nVDDA Power supply\n VDDA − VREF+ < 1.2 V 1.7(1)-3 . 6 V\nVREF+ Positive reference voltage 1.7(1)-VDDA V\nfADC ADC clock frequencyVDDA = 1.7(1) to 2.4 V 0.6 15 18 MHz\nVDDA = 2.4 to 3.6 V 0.6 30 36 MHz\nfTRIG(2)External trigger frequencyfADC = 30 MHz, \n12-bit resolution- - 1764 kHz\n-- 1 7 1 / fADC\nVAIN Conversion voltage range(3) 0 (VSSA or VREF- \ntied to ground)-VREF+ V\nRAIN(2)External input impedanceSee Equation 1  for \ndetails-- 5 0 k Ω\nRADC(2)(4)Sampling switch resistance - - 6 k Ω\nCADC(2) Internal sample and hold \ncapacitor -4 7 p F\nElectrical characteristics STM32F411xC STM32F411xE\n114/149 DocID026289 Rev 7tlat(2) Injection trigger conversion \nlatencyfADC = 30 MHz - - 0.100 µs\n-- 3(5)1/fADC\ntlatr(2) Regular trigger conversion \nlatencyfADC = 30 MHz - - 0.067 µs\n-- 2(5)1/fADC\ntS(2)Sampling time fADC = 30 MHz 0.100 - 16 µs\n3 - 480 1/fADC\ntSTAB(2)Power-up time - 2 3 µs\ntCONV(2)Total conversion time (including \nsampling time)fADC = 30 MHz\n12-bit resolution0.50 - 16.40 µs\nfADC = 30 MHz\n10-bit resolution0.43 - 16.34 µs\nfADC = 30 MHz\n8-bit resolution0.37 - 16.27 µs\nfADC = 30 MHz\n6-bit resolution0.30 - 16.20 µs\n9 to 492 (tS for sampling +n-bit re solution for successive \napproximation)1/fADC\nfS(2)Sampling rate \n(fADC = 30 MHz, and  \ntS = 3 ADC cycles)12-bit resolution\nSingle ADC- - 2 Msps\n12-bit resolution\nInterleave Dual ADC \nmode- - 3.75 Msps\n12-bit resolution\nInterleave Triple ADC \nmode- - 6 Msps\nIVREF+(2)ADC VREF DC current \nconsumption in conversion mode - 300 500 µA\nI\nVDDA(2)ADC VDDA DC current \nconsumption in conversion \nmode -1 . 6 1 . 8 m A\n1. VDDA minimum value of 1.7 V is possible with the use of an external power suppl y supervisor (refer to Section 3.15.2: \nInternal reset OFF ).\n2. Guaranteed by characterization results.\n3. VREF+ is internally connected to VDDA and VREF- is internally connected to VSSA.\n4. RADC maximum value is given for VDD=1.7 V, and minimum value for VDD=3.3 V.\n5. For external triggers, a delay of 1/fPCLK2  must be added to the latency specified in Table 65 .Table 65. ADC characteristics (continued)\nSymbol Parameter  Conditions Min Typ Max Unit\nDocID026289 Rev 7 115/149STM32F411xC STM32F411xE Electrical characteristics\n123Equation 1: RAIN max formula\nThe formula above ( Equation 1 ) is used to dete rmine the maximum external impedance \nallowed for an error below 1/4 of LSB. N = 12 (from 12-bit resolution) and k is the number of sampling periods defined in the ADC_SMPR1 register.\n          \n          \n          Table 66. ADC accuracy at fADC = 18 MHz(1)\n1. Better performance could be achieved in restricted VDD, frequency and temperature ranges.Symbol Parameter Test conditions Typ Max(2)\n2. Guaranteed by characterization results.Unit\nET Total unadjusted error\nfADC =18 MHz\nVDDA = 1.7 to 3.6 V\nVREF = 1.7 to 3.6 V\nVDDA − VREF < 1.2 V±3 ±4\nLSBEO Offset error ±2 ±3\nEG Gain error ±1 ±3\nED Differential linearity error ±1 ±2\nEL Integral linearity error ±2 ±3\nTable 67. ADC accuracy at fADC = 30 MHz(1)\n1. Better performance could be achieved in restricted VDD, frequency and temperature ranges.Symbol Parameter Test conditions Typ Max(2)\n2. Guaranteed by characterization results.Unit\nET Total unadjusted error\nfADC = 30 MHz,  \nRAIN < 10 k Ω,  \nVDDA = 2.4 to 3.6 V,  \nVREF = 1.7 to 3.6 V,  \nVDDA − VREF < 1.2 V±2 ±5\nLSBEO Offset error ±1.5 ±2.5\nEG Gain error ±1.5 ±4\nED Differential linearity error ±1 ±2\nEL Integral linearity error ±1.5 ±3\nTable 68. ADC accuracy at fADC = 36 MHz(1)\n1. Better performance could be achieved in restricted VDD, frequency and temperature ranges.Symbol Parameter Test conditions Typ Max(2)\n2. Guaranteed by characterization results.Unit\nET Total unadjusted error\nfADC =36 MHz,\nVDDA = 2.4 to 3.6 V,\nVREF = 1.7 to 3.6 V\nVDDA − VREF < 1.2 V±4 ±7\nLSBEO Offset error ±2 ±3\nEG Gain error ±3 ±6\nED Differential linearity error ±2 ±3\nEL Integral linearity error ±3 ±6RAINk0 . 5–()\nfADC CADC 2N2+()ln× ×---------------------------------------------------------------- RADC– =\nElectrical characteristics STM32F411xC STM32F411xE\n116/149 DocID026289 Rev 7          \n          \n          \nNote: ADC accuracy vs. negative injection current: injecting a negative current on any analog \ninput pins should be avoided as this signifi cantly reduces the accuracy of the conversion \nbeing performed on another analog input. It is  recommended to add a Schottky diode (pin to \nground) to analog pins which may potentially inject negative currents.\nAny positive injection current within the limits specified for IINJ(PIN)  and ΣIINJ(PIN)  in \nSection  6.3.16  does not affect the ADC accuracy.Table 69. ADC dynamic accuracy at fADC = 18 MHz - limited test conditions(1)\nSymbol Parameter Test co nditions Min Typ Max Unit\nENOB Effective number of bitsfADC =18 MHz\nVDDA = VREF+= 1.7 V\nInput Frequency = 20 KHz\nTemperature = 25 °C10.3 10.4 - bits\nSINAD Signal-to-noise and distortion ratio 64 64.2 -\ndB SNR Signal-to-noise ratio 64 65 -\nTHD Total harmonic distortion - -72 -67\n1. Guaranteed by characterization results.\nTable 70. ADC dynamic accuracy at fADC = 36 MHz - limited test conditions(1)\nSymbol Parameter Test co nditions Min Typ Max Unit\nENOB Effective number of bitsfADC = 36 MHz\nVDDA = VREF+ = 3.3 V\nInput Frequency = 20 KHz\nTemperature = 25 °C10.6 10.8 - bits\nSINAD Signal-to noise and distortion ratio 66 67 -\ndB SNR Signal-to noise ratio 64 68 -\nTHD Total harmonic distortion - -72 -70\n1. Guaranteed by characterization results.\nDocID026289 Rev 7 117/149STM32F411xC STM32F411xE Electrical characteristics\n123Figure 40. ADC accuracy characteristics\n1. See also Table 67 .\n2. Example of an actual transfer curve.\n3. Ideal transfer curve.\n4. End point correlation line.5. E\nT = Total Unadjusted Error: maximum deviation be tween the actual and the ideal transfer curves.  \nEO = Offset Error: deviation between the fi rst actual transition and the first ideal one.  \nEG = Gain Error: deviation between the last  ideal transition and the last actual one.  \nED = Differential Linearity Error: maximum deviation between actual steps and the ideal one.  \nEL = Integral Linearity Error: maximum deviati on between any actual transition and the end point \ncorrelation line.\nFigure 41. Typical connecti on diagram using the ADC\n1. Refer to Table 65  for the values of RAIN, RADC and CADC.\n2. Cparasitic  represents the capacitance of the PCB (dependent on soldering and PCB layout quality) plus the \npad capacitance (roughly 5  pF). A high Cparasitic  value downgrades conversion accuracy. To remedy this, \nfADC should be reduced.AI\x11\x14\x13\x19\x15C%/%\'\n\x11, 3")$%!,\x14\x10\x19\x15\n\x14\x10\x19\x14\n\x14\x10\x19\x13\n\x15\n\x14\n\x13\n\x12\n\x11\n\x10\x17\n\x16\n\x11 \x12 \x13 \x14\x15\x16 \x17 \x14\x10\x19\x13 \x14\x10\x19\x14 \x14\x10\x19\x15 \x14\x10\x19\x16\x08\x11\t\x08\x12\t\n%4\n%$%,\x08\x13\t\n6$$! 633!62%&\x0b\n\x14\x10\x19\x16\x08OR\x00\x00\x00\x00\x00\x00\x00\x00\x00\x00\x00\x00\x00\x00DEPENDING\x00ON\x00PACKAGE\t=6$$!\n\x14\x10\x19\x16;\x11,3")$%!,\x00\x1d\x00\nDL\x14\x1a\x18\x16\x17670\x16\x15) 9\'\'\n$,1[\n,/\x93\x14\x03\x97$\x13\x11\x19\x039975$,1\x0b\x14\x0c\n&SDUDVLWLF9$,1\x13\x11\x19\x03997\n5$\'&\x0b\x14\x0c\n&$\'&\x0b\x14\x0c\x14\x15\x10ELW\nFRQYHUWHU6DPSOH\x03DQG\x03KROG\x03$\'&\x03\nFRQYHUWHU\nElectrical characteristics STM32F411xC STM32F411xE\n118/149 DocID026289 Rev 7General PCB design guidelines\nPower supply decoupling should be performed as shown in Figure 42  or Figure 43 , \ndepending on whether VREF+ is connected to VDDA or not. The 10 nF capacitors should be \nceramic (good quality). They should be placed  them as close as possible to the chip.\nFigure 42. Power supply and reference decoupling (VREF+ not connected to VDDA)\n1. VREF+ and VREF- inputs are both available on UFBGA100. VREF+ is also available on LQFP100. When \nVREF+ and VREF- are not available, they ar e internally connected to VDDA and VSSA.670\x16\x15)\n\x14\x03\x97)\x03\x12\x12\x03\x14\x13\x03Q)\n\x14\x03\x97)\x03\x12\x12\x03\x14\x13\x03Q)95()\x0e\x03\x0b\x14\x0c\n9\'\'$\n966$\x1295()\x10\x03\x0b\x14\x0c\nDL\x14\x1a\x18\x16\x18E\nDocID026289 Rev 7 119/149STM32F411xC STM32F411xE Electrical characteristics\n123Figure 43. Power supply and reference decoupling  (VREF+ connected to VDDA)\n1. VREF+ and VREF- inputs are both available on UFBGA100. VREF+ is also available on LQFP100. When \nVREF+ and VREF- are not available, they ar e internally connected to VDDA and VSSA.\n6.3.21 Temperature sensor characteristics\n          \n          670\x16\x15)\n\x14\x03\x97)\x03\x12\x12\x03\x14\x13\x03Q)\nDL\x14\x1a\x18\x16\x19F95()\x0e\x129\'\'$\n95()\x10\x12966$\x0b\x14\x0c\x0b\x14\x0c\nTable 71. Temperature sensor characteristics\nSymbol Parameter Min Typ Max Unit\nTL(1)VSENSE  linearity with temperature - ±1 ±2° C\nAvg_Slope(1)Average slope - 2.5 - mV/°C\nV25(1)Voltage at 25 °C - 0.76 - V\ntSTART(2)Startup time - 6 10 µs\nTS_temp(2)ADC sampling time when reading the temperature (1 °C accuracy) 10 - - µs\n1. Guaranteed by characterization results.\n2. Guaranteed by design.\nTable 72. Temperature sensor calibration values\nSymbol Parameter Memory address\nTS_CAL1 TS ADC raw data acquired at temperature of 30 °C, VDDA= 3.3 V 0x1FFF 7A2C - 0x1FFF 7A2D\nTS_CAL2 TS ADC raw data acquired at temperature of 110 °C, VDDA= 3.3 V 0x1FFF 7A2E - 0x1FFF 7A2F\nElectrical characteristics STM32F411xC STM32F411xE\n120/149 DocID026289 Rev 76.3.22 VBAT monitoring characteristics\n          \n6.3.23 Embedded reference voltage\nThe parameters given in Table 74  are derived from tests performed under ambient \ntemperature and VDD supply voltage conditions summarized in Table 14 .\n           \n          Table 73. VBAT monitoring characteristics\nSymbol Parameter Min Typ Max Unit\nR Resistor bridge for VBAT -5 0-K Ω \nQ Ratio on VBAT measurement - 4 -\nEr(1)Error on Q –1 - +1 %\nTS_vbat(2)(2) ADC sampling time when reading the VBAT  \n1 mV accuracy 5-- µ s\n1. Guaranteed by design.\n2. Shortest sampling time can be determined in  the application by multiple iterations.\nTable 74. Embedded internal reference voltage \nSymbol Parameter Conditions Min Typ Max Unit\nVREFINT Internal reference voltage - 40 °C < TA < + 125 °C 1.18 1.21 1.24 V\nTS_vrefint(1) ADC sampling time when reading the \ninternal reference voltage-1 0 - - µ s\nVRERINT_s(2)Internal reference voltage spread over the \ntemperature rangeVDD = 3V ± 10mV - 3 5 mV\nTCoeff(2)Temperature coefficient - - 30 50 ppm/°C\ntSTART(2)Startup time - - 6 10 µs\n1. Shortest sampling time can be determined in  the application by multiple iterations.\n2. Guaranteed by design.\nTable 75. Internal reference voltage calibration values\nSymbol Parameter Memory address\nVREFIN_CALRaw data acquired at temperature of \n30 °C VDDA = 3.3 V0x1FFF 7A2A - 0x1FFF 7A2B\nDocID026289 Rev 7 121/149STM32F411xC STM32F411xE Electrical characteristics\n1236.3.24 SD/SDIO MMC/eMMC card host interface (SDIO) characteristics\nUnless otherwise specified,  the parameters given in Table 76  for the SDIO/MMC/eMMC \ninterface are derived from tests performed under the ambient temperature, fPCLK2  frequency \nand VDD supply voltage conditions summarized in Table 14 , with the following configuration: \n• Output speed is set to OSPEEDRy[1:0] = 10\n• Capacitive load C = 30 pF (for eMMC C = 20 pF)\n• Measurement points are done at CMOS levels: 0.5VDD\nRefer to Section 6.3.16: I/O port characteristics  for more details on  the input/output \ncharacteristics.\nFigure 44. SDIO high-speed mode\nFigure 45. SD default mode\nElectrical characteristics STM32F411xC STM32F411xE\n122/149 DocID026289 Rev 7          Table 76. Dynamic characteristics: SD / MMC characteristics(1)(2) \nSymbol Parameter Condi tions Min Typ Max Unit\nfPPClock frequency in data transfer \nmode-0 - 5 0 M H z\n- SDIO_CK/fPCLK2 frequency ratio - - - 8/3 -\ntW(CKL) Clock low time fpp = 50 MHz 10.5 11 -\nns\ntW(CKH) Clock high time fpp = 50 MHz 8.5 9 -\nCMD, D inputs (referenced to CK) in MMC and SD HS mode\ntISU Input setup time HS fpp = 50 MHz 2.5 - -\nns\ntIH Input hold time HSfpp = 50 MHz\n-40°C<TA< 125°C5--\nfpp = 50 MHz\n-40°C<TA<+85°C2.5 - -\nCMD, D outputs (referenced to  CK) in MMC and SD HS mode\ntOV Output valid time HS fpp = 50 MHz - 3.5 4\nns\ntOH Output hold time HS fpp = 50 MHz 2 - -\nCMD, D inputs (referenced to CK) in SD default mode \ntISUD Input setup time SD fpp = 25 MHz 3 - -\nns\ntIHD Input hold time SD fpp = 25 MHz 4 - -\nCMD, D outputs (referenced to CK) in SD default mode \ntOVD Output valid default time SD fpp =25 MHz - 5 5.5\nns\ntOHD Output hold default time SD fpp =25 MHz 4.5 - -\n1. Guaranteed by characterization results.\n2. VDD = 2.7 to 3.6 V.\nDocID026289 Rev 7 123/149STM32F411xC STM32F411xE Electrical characteristics\n1236.3.25 RTC characteristics\n          Table 77. Dynamic characteristics: eMMC characteristics VDD = 1.7 V to 1.9 V(1)(2) \n1. Guaranteed by characterization results.\n2. Cload = 20 pFSymbol Parameter Condi tions Min Typ Max Unit\nfPPClock frequency in data transfer \nmode-0 - 5 0 M H z\n- SDIO_CK/fPCLK2 frequency ratio - - - 8/3 -\ntW(CKL) Clock low time fpp = 50 MHz 10 10.5 -\nns\ntW(CKH) Clock high time fpp = 50 MHz 9 9.5 -\nCMD, D inputs (referenced to CK) in eMMC mode\ntISU Input setup time HS fpp = 50 MHz 0 - - ns\ntIH Input hold time HS fpp = 50 MHz 6 - -\nCMD, D outputs (reference d to CK) in eMMC mode\ntOV Output valid time HS fpp = 50 MHz - 3.5 5\nns\ntOH Output hold time HS fpp = 50 MHz 2 - -\nTable 78. RTC characteristics \nSymbol Parameter Conditions Min Max\n-fPCLK1 /RTCCLK frequency ratioAny read/write operation \nfrom/to an RTC register4-\nPackage information STM32F411xC STM32F411xE\n124/149 DocID026289 Rev 77 Package information\nIn order to meet environmental requirements, ST offers these devices in different grades of \nECOPACK® packages, depending on their level of environmental compliance. ECOPACK® \nspecifications, grade definitions a nd product status are available at: www.st.com . \nECOPACK® is an ST trademark.\n7.1 WLCSP49 pac kage information\nFigure 46. WLCSP49 - 49-ball, 2.999 x 3.185 mm, 0.4 mm pitch wafer level \nchip scale package outline\n1. Drawing is not to scale. !\x11\x00ORIENTATION\x00\nREFERENCE\n7AFER\x00BACK\x00SIDE%$\n$ETAIL\x00!\x08ROTATED\x00\x19\x10\x00\xa0\t3EATING\x00PLANE\n.OTE\x00\x11!\x11"UMP\nB3IDE\x00VIEW!\n!\x12$ETAIL\x00!\x17 \x11\n\'!E\x11\n&\n\'\nE\nE!\x11\x00BALL\x00LOCATION\nE\x12%\n!\x13"UMP\x00SIDE\n\x00EEE:\n.OTE\x00\x12&RONT\x00VIEW\n!\x10:6?-%?6\x11CCC\nDDD\x00BBB\n:\n::89:\n\x00AAA\n\x00\x08\x148\t\nDocID026289 Rev 7 125/149STM32F411xC STM32F411xE Package information\n141          \nFigure 47. WLCSP49 - 49-ball, 2.999 x 3.1 85 mm, 0.4 mm pitch wafer level chip scale\nrecommended footprintTable 79. WLCSP49 - 49-ball, 2.999 x 3.185 mm, 0.4 mm pitch wafer level chip scale\n package mechanical data \nSymbolmillimeters inches(1)\n1. Values in inches are converted fr om mm and rounded to 4 decimal digits.Min Typ Max Min Typ Max\nA 0.525 0.555 0.585 0.0207 0.0219 0.0230\nA1 - 0.175 - - 0.0069 -A2 - 0.380 - - 0.0150 -\nA3\n(2)\n2. Back side coating- 0.025 - - 0.0010 -\nb(3)\n3. Dimension is measured at the maximum bum p diameter parallel to primary datum Z.0.220 0.250 0.280 0.0087 0.0098 0.0110\nD 2.964 2.999 3.034 0.1167 0.1181 0.1194\nE 3.150 3.185 3.220 0.1240 0.1254 0.1268\ne - 0.400 - - 0.0157 -\ne1 - 2.400 - - 0.0945 -\ne2 - 2.400 - - 0.0945 -\nF - 0.2995 - - 0.0118 -\nG - 0.3925 - - 0.0155 -\naaa - 0.100 - - 0.0039 -bbb - 0.100 - - 0.0039 -\nccc - 0.100 - - 0.0039 -\nddd - 0.050 - - 0.0020 -eee - 0.050 - - 0.0020 -\n06\x14\x1b\x1c\x19\x189\x15\'VP\'SDG\nPackage information STM32F411xC STM32F411xE\n126/149 DocID026289 Rev 7          \nDevice marking for WLCSP49\nThe following figure gives an example of topside marking orientation versus ball A1 identifier \nlocation.\nOther optional marking or inse t/upset marks, which depend on supply chain operations, are \nnot indicated below.\nFigure 48. WLCSP49 marking (package top view) \n1. Parts marked as ES or E or accompanied by an Engi neering Sample notification letter are not yet qualified \nand therefore not approved for use in production. ST is not responsible for any consequences resulting \nfrom such use. In no event will ST be liable for t he customer using any of these engineering samples in \nproduction. ST’s Quality department must be contacte d prior to any decision to use these engineering \nsamples to run a qualification activity.Table 80. WLCSP49 recommended PCB design rules (0.4 mm pitch)\n Dimension Recommended values\nPitch 0.4 mm\nDpad260 µm max. (circular)\n220 µm recommended\nDsm 300 µm min. (for 260 µm diameter pad)\nPCB pad design Non-solder mask defined via underbump allowed\n06Y\x16\x19\x14\x19\x149\x14(\x17\x14\x14&(%\n<::3URGXFW\x03LGHQWLILFDWLRQ\x0b\x14\x0c\n5%DOO\x03\x14\x03\nLQGHQWLILHU\n\'DWH\x03FRGH5HYLVLRQ\x03FRGH\nDocID026289 Rev 7 127/149STM32F411xC STM32F411xE Package information\n1417.2 UFQFPN48 package information\nFigure 49. UFQFPN48 - 48-l ead, 7 x 7 mm, 0.5 mm pitch, ultra thin fine pitch \nquad flat package outline\n1. Drawing is not to scale.\n2. All leads/pads should also be soldered to the PCB to improve the lead/pad solder joint life.\n3. There is an exposed die pad on the underside of t he UFQFPN package. It is recommended to connect and \nsolder this back-side pad to PCB ground.\n          $\x13%\x1cB0(B9\x16\'3LQ\x03\x14\x03LGHQWLILHU\nODVHU\x03PDUNLQJ\x03DUHD\n((\n\'\n<\n\'\x15\n(\x15([SRVHG\x03SDG\x03\nDUHD\n=\x14\n\x17\x1b\'HWDLO\x03=5\x03\x13\x11\x14\x15\x18\x03W\\S\x11\x14\n\x17\x1b/\n&\x03\x13\x11\x18\x13\x13[\x17\x18\x83\nSLQ\x14\x03FRUQHU$\n6HDWLQJ\x03SODQH\n$\x14\nE HGGG\n\'HWDLO\x03<7\nTable 81. UFQFPN48 - 48-lead, 7 x 7 mm, 0.5 mm pitch, ultra thin fine pitch \nquad flat package mechanical data \nSymbolmillimeters inches(1)\nMin. Typ. Max. Min. Typ. Max.\nA 0.500 0.550 0.600 0.0197 0.0217 0.0236\nA1 0.000 0.020 0.050 0.0000 0.0008 0.0020\nD 6.900 7.000 7.100 0.2717 0.2756 0.2795\nE 6.900 7.000 7.100 0.2717 0.2756 0.2795\nD2 5.500 5.600 5.700 0.2165 0.2205 0.2244\nPackage information STM32F411xC STM32F411xE\n128/149 DocID026289 Rev 7Figure 50. UFQFPN48 - 48-l ead, 7 x 7 mm, 0.5 mm pitch, ultra thin fine pitch \nquad flat recommended footprint\n1. Dimensions are in millimeters.E2 5.500 5.600 5.700 0.2165 0.2205 0.2244\nL 0.300 0.400 0.500 0.0118 0.0157 0.0197\nT  - 0.152 -  - 0.0060 -\nb 0.200 0.250 0.300 0.0079 0.0098 0.0118\ne  - 0.500  -  - 0.0197  -\nddd - - 0.080 - - 0.0031\n1. Values in inches are converted from mm and rounded to 4 decimal digits.Table 81. UFQFPN48 - 48-lead, 7 x 7 mm, 0.5 mm pitch, ultra thin fine pitch \nquad flat package mechanical data (continued)\nSymbolmillimeters inches(1)\nMin. Typ. Max. Min. Typ. Max.\n\x17\x0e\x13\x10\n\x17\x0e\x13\x10\x10\x0e\x12\x10\n\x10\x0e\x13\x10\n\x10\x0e\x15\x15\x10\x0e\x15\x10\n\x15\x0e\x18\x10\x16\x0e\x12\x10\n\x16\x0e\x12\x10\x15\x0e\x16\x10\n\x15\x0e\x16\x10\x15\x0e\x18\x10\n\x10\x0e\x17\x15\n!\x10"\x19?&0?6\x12\x14\x18\n\x11\n\x11\x12\n\x11\x13 \x12\x14\x12\x15\x13\x16\x13\x17\nDocID026289 Rev 7 129/149STM32F411xC STM32F411xE Package information\n141Device marking for UFQFPN48\nThe following figure gives an example of topsid e marking orientation versus pin 1 identifier \nlocation.\nOther optional marking or inse t/upset marks, which depend on supply chain operations, are \nnot indicated below.\nFigure 51. UFQFPN48 marking example (package top view) \n1. Parts marked as ES or E or accompanied by an Engi neering Sample notification letter are not yet qualified \nand therefore not approved for use in production. ST is not responsible for any consequences resulting \nfrom such use. In no event will ST be liable for t he customer using any of these engineering samples in \nproduction. ST’s Quality department must be contacte d prior to any decision to use these engineering \nsamples to run a qualification activity.06Y\x16\x19\x14\x19\x159\x14670\x16\x15)\n\x17\x14\x14&(8\x19\n<::\n53LQ\x03\x14\x03\nLQGHQWLILHU3URGXFW\x03LGHQWLILFDWLRQ\x0b\x14\x0c\n\'DWH\x03FRGH\n5HYLVLRQ\x03FRGH\nPackage information STM32F411xC STM32F411xE\n130/149 DocID026289 Rev 77.3 LQFP64 package information\nFigure 52. LQFP64 - 64-pin, 10 x 10 mm low-profile quad flat package outline\n1. Drawing is not to scale.\n          Table 82. LQFP64 - 64-pin, 10 x 10 mm low-profile quad flat \npackage mechanical  data \nSymbolmillimeters inches(1)\nMin Typ Max Min Typ Max\nA - - 1.600 - - 0.0630\nA1 0.050 - 0.150 0.0020 - 0.0059\nA2 1.350 1.400 1.450 0.0531 0.0551 0.0571\nb 0.170 0.220 0.270 0.0067 0.0087 0.0106\nc 0.090 - 0.200 0.0035 - 0.0079\nD - 12.000 - - 0.4724 -\nD1 - 10.000 - - 0.3937 -D3 - 7.500 - - 0.2953 -\nE - 12.000 - - 0.4724 -\nE1 - 10.000 - - 0.3937 -\x18:B0(B9\x16$\x14$\x15$6($7,1*\x033/$1(\nFFF&\nE&\nF\n$\x14\n/\n/\x14.\n,\'(17,),&$7,213,1\x03\x14\'\n\'\x14\n\'\x16\nH\x14 \x14\x19\x14\x1a\x16\x15\x16\x16 \x17\x1b\n\x17\x1c\n\x19\x17\n(\x16\n(\x14\n(*$8*(\x033/$1(\x13\x11\x15\x18\x03PP\nDocID026289 Rev 7 131/149STM32F411xC STM32F411xE Package information\n141Figure 53. LQFP64 - 64-pin, 10 x 10 mm low-profile quad flat package \nrecommended footprint\n1. Dimensions are expr essed in millimeters.E3 - 7.500 - - 0.2953 -\ne - 0.500 - - 0.0197 -\nK 0 °3 . 5 °7 ° 0 °3 . 5 °7 °\nL 0.450 0.600 0.750 0.0177 0.0236 0.0295\nL1 - 1.000 - - 0.0394 -\nccc - - 0.080 - - 0.0031\n1. Values in inches are converted from mm and rounded to 4 decimal digits.Table 82. LQFP64 - 64-pin, 10 x 10 mm low-profile quad flat \npackage mechanical  data (continued)\nSymbolmillimeters inches(1)\nMin Typ Max Min Typ Max\n\x14\x18\n\x13\x12 \x14\x19\n\x16\x14 \x11\x17\n\x11 \x11\x16\x11\x0e\x12\x10\x0e\x13\x13\x13\n\x11\x10\x0e\x13\x11\x12\x0e\x17\n\x11\x10\x0e\x13\x10\x0e\x15\n\x17\x0e\x18\n\x11\x12\x0e\x17\nAI\x11\x14\x19\x10\x19C\nPackage information STM32F411xC STM32F411xE\n132/149 DocID026289 Rev 7Device marking for LQFP64 \nThe following figure gives an example of topsid e marking orientation versus pin 1 identifier \nlocation.\nOther optional marking or inse t/upset marks, which depend on supply chain operations, are \nnot indicated below.\nFigure 54. LQFP64 marking example (package top view)\n1. Parts marked as ES or E or accompanied by an Engi neering Sample notification letter are not yet qualified \nand therefore not approved for use in production. ST is not responsible for any consequences resulting \nfrom such use. In no event will ST be liable for t he customer using any of these engineering samples in \nproduction. ST’s Quality department must be contacte d prior to any decision to use these engineering \nsamples to run a qualification activity.06Y\x16\x19\x14\x19\x169\x145HYLVLRQ\x03FRGH\n670\x16\x15)\x17\x14\x14\n5(7\x193URGXFW\x03LGHQWLILFDWLRQ\x0b\x14\x0c\n\'DWH\x03FRGH\n<: :\n3LQ\x03\x14\x03\nLQGHQWLILHU\n5\nDocID026289 Rev 7 133/149STM32F411xC STM32F411xE Package information\n1417.4 LQFP100 package information\nFigure 55. LQFP100 - 100-pin, 14 x 14 mm, 100-pin low-profile quad flat \npackage outline\n1. Drawing is not to scale.E)$%.4)&)#!4)/.0).\x00\x11\'!5\'%\x000,!.%\x10\x0e\x12\x15\x00MM3%!4).\'\x000,!.%\n$\n$\x11\n$\x13\n%\x13\n%\x11\n%+CCC##\n\x11 \x12\x15\x12\x16\x11\x10\x10\x17\x16\x17\x15 \x15\x11\n\x15\x10\n\x11,?-%?6\x15!\x12!\n!\x11\n,\x11,CB\n!\x11\nPackage information STM32F411xC STM32F411xE\n134/149 DocID026289 Rev 7          Table 83. LQPF100 - 100-pin, 14 x 14 mm, 100-pin low-profile quad flat package mechanical data\nSymbolmillimeters inches(1)\nMin. Typ. Max. Min. Typ. Max.\nA - - 1.60 - - 0.063\nA1 0.050 - 0.150 0.002 - 0.0059A2 1.350 1.40 1.450 0.0531 0.0551 0.0571\nb 0.170 0.220 0.270 0.0067 0.0087 0.0106\nc 0.090 - 0.200 0.0035 - 0.0079\nD 15.800 16.000 16.200 0.622 0.6299 0.6378\nD1 13.800 14.000 14.200 0.5433 0.5512 0.5591\nD3 - 12.000 - - 0.4724 -\nE 15.800 16.000 16.200 0.622 0.6299 0.6378\nE1 13.800 14.000 14.200 0.5433 0.5512 0.5591\nE3 - 12.000 - - 0.4724 -\ne - 0.500 - - 0.0197 -\nL 0.450 0.600 0.750 0.0177 0.0236 0.0295\nL1 - 1.000 - - 0.0394 -\nK 0.0° 3.5° 7.0° 0.0° 3.5° 7.0°\nccc 0.080 0.0031\n1. Values in inches are converted from mm and rounded to 4 decimal digits.\nDocID026289 Rev 7 135/149STM32F411xC STM32F411xE Package information\n141Figure 56. LQFP100 - 100-pin, 14 x 14 mm, 100-pin low-profile quad flat\nrecommended footprint\n1. Dimensions are in millimeters.\x17\x15 \x15\x11\n\x15\x10 \x17\x16\x10\x0e\x15\n\x10\x0e\x13\n\x11\x16\x0e\x17 \x11\x14\x0e\x13\n\x11\x10\x10 \x12\x16\n\x11\x12\x0e\x13\x12\x15\x11\x0e\x12\n\x11\x16\x0e\x17\x11\nAI\x11\x14\x19\x10\x16C\nPackage information STM32F411xC STM32F411xE\n136/149 DocID026289 Rev 7Device marking for LQFP100\nThe following figure gives an example of topsid e marking orientation versus pin 1 identifier \nlocation.\nOther optional marking or inse t/upset marks, which depend on supply chain operations, are \nnot indicated below.\nFigure 57. LQPF100 marking example (package top view) \n1. Parts marked Parts marked as ES or E or accom panied by an Engineering Sample notification letter are \nnot yet qualified and therefore not approved for us e in production. ST is not responsible for any \nconsequences resulting from such use. In no event wi ll ST be liable for the customer using any of these \nengineering samples in production. ST’s Quality departm ent must be contacted prior to any decision to use \nthese engineering samples to r un a qualification activity.06Y\x16\x19\x14\x19\x179\x14(6\x16\x15)\x17\x14\x14\n9(7\x19\x03\x03$ 5HYLVLRQ\x03FRGH3URGXFW\x03LGHQWLILFDWLRQ\x0b\x14\x0c\n\'DWH\x03FRGH\n3LQ\x03\x14\x03\nLQGHQWLILHU<::2SWLRQDO\x03JDWH\x03PDUN\n\nDocID026289 Rev 7 137/149STM32F411xC STM32F411xE Package information\n1417.5 UFBGA100 package information\nFigure 58. UFBGA100 - 100-ball, 7 x 7 mm, 0.50 mm pitch, ultra fine pitch ball \n grid array package outline\n1. Drawing is not to scale.\n          Table 84. UFBGA100 - 100-ball, 7 x 7 mm, 0.50 mm pitch, ultra fine pitch ball \ngrid array package mechanical data \nSymbolmillimeters inches(1)\nMin. Typ. Max. Min. Typ. Max.\nA 0.460 0.530 0.600 0.0181 0.0209 0.0236 \nA1 0.050 0.080 0.1 10 0.0020 0.0031 0.0043 \nA2 0.400 0.450 0.50 0 0.0157 0.0177 0.0197 \nA3 - 0.130 - - 0.0051 -A4 0.270 0.320 0.37 0 0.0106 0.0126 0.0146 \nb 0.200 0.250 0.300 0.0079 0.0098 0.0118 \nD 6.950 7.000 7.050 0.2736 0.2756 0.2776 \nD1 5.450 5.500 5.55 0 0.2146 0.2165 0.2185 \nE 6.950 7.000 7.050 0.2736 0.2756 0.2776 \nE1 5.450 5.500 5.55 0 0.2146 0.2165 0.2185 \ne  - 0.500 - - 0.0197 - \nF 0.700 0.750 0.800 0.0276 0.0295 0.0315 $\x13&\x15B0(B9\x176HDWLQJ\x03SODQH\n$\x14\nH )\n)\n\'\n0\n\x91E\x03\x0b\x14\x13\x13\x03EDOOV\x0c$(\n723\x039,(: %27720\x039,(:\x14 \x14\x15$\x14\x03EDOO\x03\nLGHQWLILHU\nH$ $\x15\n<;=\nGGG=\n\'\x14(\x14\nHHH = < ;\nIII\x91\n\x910\n0=$\x16$\x17\n$\x14\x03EDOO\x03\nLQGH[\x03DUHD\nPackage information STM32F411xC STM32F411xE\n138/149 DocID026289 Rev 7Figure 59. UFBGA100 - 100-ball, 7 x 7 mm, 0.50 mm pitch, ultra fine pitch ball \ngrid array recommended footprint\n          \n1. Non-solder mask defined (NSMD) pads are recommended.\n2. 4 to 6 mils solder paste screen printing process.ddd - -  0.100 - -  0.0039\neee - - 0.150 - - 0.0059 \nfff - - 0.050 - - 0.0020 \n1. Values in inches are converted from mm and rounded to 4 decimal digits.\nTable 85. UFBGA100 recommended PCB design rules (0.5 mm pitch BGA) \nDimension Recommended values\nPitch 0.5\nDpad 0.27 mm\nDsm0.35 mm typ. (depends on the soldermask \nregistration tolerance)\nSolder paste 0.27 mm aperture diameter.Table 84. UFBGA100 - 100-ball, 7 x 7 mm, 0.50 mm pitch, ultra fine pitch ball \ngrid array package mechanical data (continued)\nSymbolmillimeters inches(1)\nMin. Typ. Max. Min. Typ. Max.\n06\x14\x1b\x1c\x19\x189\x15\'VP\'SDG\nDocID026289 Rev 7 139/149STM32F411xC STM32F411xE Package information\n141Device marking for UFBGA100 \nThe following figure gives an example of topside marking orientation versus ball A1 identifier \nlocation.\nOther optional marking or inse t/upset marks, which depend on supply chain operations, are \nnot indicated below.\nFigure 60. UFBGA100 marking example (package top view)\n1. Parts marked as ES or E or accompanied by an Engi neering Sample notification letter are not yet qualified \nand therefore not approved for use in production. ST is not responsible for any consequences resulting \nfrom such use. In no event will ST be liable for t he customer using any of these engineering samples in \nproduction. ST’s Quality department must be contacte d prior to any decision to use these engineering \nsamples to run a qualification activity.06Y\x16\x19\x14\x19\x189\x14(6\x16\x15)\n\x17\x14\x149(,\x19\n<::3URGXFW\x03LGHQWLILFDWLRQ\x0b\x14\x0c\n5HYLVLRQ\x03FRGH\n5\'DWH\x03FRGH\n%DOO\x03\x14\x03\nLQGHQWLILHU\n\nPackage information STM32F411xC STM32F411xE\n140/149 DocID026289 Rev 77.6 Thermal characteristics\nThe maximum chip junction temperature (TJmax) must never exceed the values given in \nTable 14: General operati ng conditions on page 59 .\nThe maximum chip-junction temperature, TJ max., in degrees Cels ius, may be calculated \nusing the following equation:\nTJ max = TA max + (PD max x ΘJA)\nWhere:\n• TA max is the maximum ambient temperature in °C,\n•ΘJA is the package junction-to-ambient thermal resistance, in °C/W,\n• PD max is the sum of PINT max and PI/O max (PD max = PINT max + PI/Omax),\n• PINT max is the product of IDD and VDD, expressed in Watts. Th is is the maximum chip \ninternal power.\nPI/O max represents the maximum power dissipation on output pins where:\nPI/O max  = Σ (VOL × IOL) + Σ((VDD – VOH) × IOH),\ntaking into account the actual VOL / IOL and VOH / IOH of the I/Os at low and high level in the \napplication.\n7.6.1 Reference document\nJESD51-2 Integrated Circuits Thermal Test Method Environment Conditions - Natural \nConvection (Still Air). Available from www.jedec.org.Table 86. Package thermal characteristics \nSymbol Parameter Value Unit\nΘJAThermal resistance junction-ambient  \nUFQFPN4832\n°C/WThermal resistance junction-ambient  \nWLCSP4951\nThermal resistance junction-ambient  \nLQFP6447\nThermal resistance junction-ambient  \nLQFP10043\nThermal resistance junction-ambient  \nUFBGA10062\nDocID026289 Rev 7 141/149STM32F411xC STM32F411xE Ordering information\n1418 Ordering information\n          Table 87. Ordering information scheme\n \nExample:                                                                                    STM32 F    411  C   E    Y   6    T R \nDevice family\nSTM32 = Arm®-based 32-bit microcontroller\nProduct type\nF = General-purpose\nDevice subfamily\n411 = 411 family\nPin count\nC = 48/49 pins\nR = 64 pins\nV = 100 pins\nFlash memory size\nC = 256 Kbytes of Flash memoryE = 512 Kbytes of Flash memory\nPackage\nH = UFBGA\nT = LQFP\nU = UFQFPNY = WLCSP\nTemperature range\n6 = Industrial temperature range, - 40 to 85 °C7 = Industrial temperature range, - 40 to 105 °C\n3 = Industrial temperature range, - 40 to 125 °C\nPackingTR = tape and reel\nNo character = tray or tube\nRecommendations when using the internal reset OFF STM32F411xC STM32F411xE\n142/149 DocID026289 Rev 7Appendix A Recommendations wh en using the internal \nreset OFF\nWhen the internal reset is OFF, the following integrated features are no longer supported:\n• The integrated power-on-reset (POR)/power- down reset (PDR) circuitry is disabled.\n• The brownout reset (BRO) circuitry must be disabled. By default BOR is OFF.\n• The embedded programmable voltage detector (PVD) is disabled.\n• VBAT functionality is no more available and VBAT pin should be connected to VDD.\nA.1 Operating conditions\n          Table 88. Limitations depending on the operating power supply range \nOperating \npower supply \nrangeADC \noperationMaximum \nFlash memory \naccess \nfrequency \nwith no wait \nstate \n(fFlashmax )Maximum \nFlash memory \naccess \nfrequency \nwith no wait \nstates(1) (2)\n1. Applicable only when the code is ex ecuted from Flash memory. When t he code is executed from RAM, no \nwait state is required.\n2. Thanks to the ART accelerator and the 128-bit Flash memory, the number of wait states given here does \nnot impact the execution speed from Flash memory  since the ART accelerator allows to achieve a \nperformance equivalent to 0 wait state program execution.I/O operationPossible \nFlash memory \noperations\nVDD = 1.7 to \n2.1 V(3)\n3. VDD/VDDA minimum value of 1.7 V, with the use of an external power supply supervisor (refer to \nSection 3.15.1: Internal reset ON ).Conversion \ntime up to 1.2 Msps20 MHz\n(4)\n4. Prefetch is not available. Refer to AN3430 applicat ion note for details on how to adjust performance and \npower.100 MHz with \n6 wait statesNo I/O \ncompensation8-bit erase and \nprogram operations only\nDocID026289 Rev 7 143/149STM32F411xC STM32F411xE Application block diagrams\n146Appendix B Application block diagrams\nB.1 USB OTG Full Speed (F S) interface solutions\nFigure 61. USB controller configured as peripheral-only and used in Full-Speed mode\n1. The external voltage regulator is only needed when building a VBUS powered device.\nFigure 62. USB controller configured as host-only and used in Full-Speed mode\n1. The current limiter is required only if the application has to support a VBUS powered device. A basic power \nswitch can be used if 5V are available on the application board.06\x16\x18\x18\x16\x1b9\x149\n\x03\x03670\x16\x15)\x17\x14\x14[&[(\n26&B,1\n26&B2873$\x14\x14\n3$\x14\x15\'\'\n\x18\x039\x03WR\x039 \'\'\n9ROWDJH\x03\nUHJXODWRU\x03\x0b\x14\x0c\n9%86\n\'0\n\'3\n966\n86%\x036WG\x10%\x03FRQQHFWRU\n06\x16\x18\x18\x16\x1c9\x14\x03\n\x03\x03\n670\x16\x15)\x17\x14\x14[&[(*3,2\n*3,2\x0e,54\n3$\x14\x14\n3$\x14\x1526&B,1\n26&B287(1\n2YHUFXUUHQW9\'\'\n&XUUHQW\x03OLPLWHU\nSRZHU\x03VZLWFK\x0b\x14\x0c\x18\x039\x033RZHU\n9%86\n\'0\n\'3\n966\n86%\x036WG\x10$\x03FRQQHFWRU\nApplication block diagrams STM32F411xC STM32F411xE\n144/149 DocID026289 Rev 7Figure 63. USB controller configured in dual mode and used in Full-Speed mode\n1. The external voltage regulator is only needed when building a VBUS powered device.\n2. The current limiter is required only if the application has to support a VBUS powered device. A basic power \nswitch can be used if 5 V are available on the application board.\n3. The ID pin is required in dual role only.06\x16\x18\x18\x17\x139\x14\x039\'\'\n3$\x14\x15\n\x03\x03\x03\x03\x03\n\x03\n3$\x14\x13\x0b\x15\x0c\n3$\x1c\n3$\x14\x14*3,2\x0e,54*3,2\n670\x16\x15)\x17\x14\x14[&[(\n26&B,1\n26&B2879\'\'\n(1\n2YHUFXUUHQW&XUUHQW\x03OLPLWHU\nSRZHU\x03VZLWFK\x189\x03SRZHU\x18\x039\x03WR\x039\'\'\nYROWDJH\x03\nUHJXODWRU\x0b\x14\x0c\n86%QLFUR\x10$%\x03FRQQHFWRU966,\'\x0b\x16\x0c\'3\'09%86\nDocID026289 Rev 7 145/149STM32F411xC STM32F411xE Application block diagrams\n146B.2 Sensor Hub application example\nFigure 64. Sensor Hub application example\n$FFHOHURPHWHU\n*\\URVFRSH\n0DJQHWRPHWHU\n3UHVVXUH\n$PELHQW\x03OLJKW\n3UR[LPLW\\\n0LFUR\n63,\n7HPSHUDWXUH\x12+XPLGLW\\,\x1566&/\n6\'$3%\x19\x123%\x14\x13\x123$\x1b\n3%\x1a\x123%\x1c\x123%\x17\n6/.\n\'$7$3%\x14\x16\n3%\x14\x18\n1663$\x17\n6&.\n0,62\n026,3$\x18\n3$\x19\n3$\x1a\n3$\x14\x123$\x167;\n5;3$\x1c\n3$\x14\x138$57,\x15&\n$\'&\n3&\x14\x183&\x14\x1726&\x03\x16\x15N15676:\',2\n3%\x163$\x14\x173$\x14\x16\n6:&/.\n6:2-7$*3\'5219\'\'*3,2\x14\x18[\x03*3,2\n8S\x03WR\x03\x14\x13\x03$\'&\x03LQSXWV\x03SRVVLEOH\x03IRU\x03WKH\x03\x17\x1b\x03DQG\x03\x17\x1c\x03SLQV\x03SDFNDJH%227\x13\x14\x13N\n06\x16\x18\x18\x17\x1b9\x14670\x16\x15)\x17\x14\x14[(\n\x17\x1b\x10\x03DQG\x03\x17\x1c\x10SLQ\x03SDFNDJH\n+267\nApplication block diagrams STM32F411xC STM32F411xE\n146/149 DocID026289 Rev 7B.3 Batch Acquisition Mode (BAM) example\nData is transferred thro ugh the DMA from interfaces into the internal SRAM while the rest of \nthe MCU is set in low power mode.\n• Code execution from RAM before switching off the Flash.\n• Flash is set in power down and flash interface (ART™ accelerator) clock is stopped.\n• The clocks are enabled only for the required interfaces.\n• MCU core is set in sleep mode (core clock stopped waitin g for interrupt).\n• Only the needed DMA channels are enabled and running.\nFigure 65. Batch Acquisition Mode (BAM) example \n7HPSHUDWXUH\x12+XPLGLW\\6&/\n6\'$3%\x19\x123%\x14\x13\x123$\x1b\n3%\x1a\x123%\x1c\x123%\x17\n6/.\n\'$7$3%\x14\x16\n3%\x14\x18\n1663$\x17\n6&.\n0,62\n026,3$\x18\n3$\x19\n3$\x1a\n3$\x14\x123$\x167;\n5;3$\x1c\n3$\x14\x13\n3&\x14\x183&\x14\x1726&\x03\x16\x15N15676:\',2\n3%\x163$\x14\x173$\x14\x16\n6:&/.\n6:2-7$*3\'5219\'\'*3,2\x14\x18[\x03*3,2\n8S\x03WR\x03\x14\x13\x03$\'&\x03LQSXWV\x03SRVVLEOH\x03IRU\x03WKH\x03\x17\x1b\x03DQG\x03\x17\x1c\x03SLQV\x03SDFNDJH%227\x13\x14\x13N\n06\x16\x18\x18\x17\x1c9\x14670\x16\x15)\x17\x14\x14[(\n\x17\x1b\x10\x03DQG\x03\x17\x1c\x10SLQ\x03SDFNDJH\n\x14[\x03\x14\x15\x10ELW\x03$\'&\n\x14\x13\x03FKDQQHOV\x12\x15\x030VSV\x18[\x0363,\x03RU\n\x18[\x03,\x156\x03\n\x0b\x15[\x03IXOO\x03GXSOH[\x0c\x16[\x03,\x15&\n&257(;\x030\x17\n&38\x03\x0e\x03038\n\x0e\x03)38\n\x14\x13\x13\x030+]\n\x18\x14\x15\x03N%\x03)ODVK\n$57\n\x14\x15\x1b\x03N%\x0365$0\n\'0$\n-FHFOE\x1b\x01 -PX\x0eQPXFS\x01QBSU "DUJWF\x01QBSU+2673UR[LPLW\\\n0LFUR$PELHQW\x03OLJKW0DJQHWRPHWHU$FFHOHURPHWHU\n*\\URVFRSH\n3UHVVXUH,\x15&\n,\x156\n8$57\n63,\n$\'&\nDocID026289 Rev 7 147/149STM32F411xC STM32F411xE Revision history\n148Revision history\n          Table 89. Document revision history\nDate Revision Changes\n19-Jun-2014 1 Initial release.\n10-Sep-2014 2Introduced the BAM feature in Features , Section 2: Description ., and Section 3.3: Batch \nAcquisition mode (BAM) .\nUpdated Section 3.5: Embedded Flash memory , Section 3.14: Power supply schemes  \nand Section 3.18: Low-power modes , Section 3.20.2: General-purpose timers (TIMx)  \nand Section 3.30: Temperature sensor .\nModified Table 8: STM32F411xC/xE pin definitions , Table 9: Alternate function mapping  \nand APB2 in Table 10: STM32F411xC/xE  register boundary addresses .\nModified Table 34: Low-power mode wakeup timings(1), Table 20: Typical and maximum \ncurrent consumption, code with data proce ssing (ART  accelerator disabled) running \nfrom SRAM - VDD = 1.7 V , Table 21: Typical and maximum current consumption, code \nwith data processing (ART  accelerator disabled) running from SRAM - VDD = 3.6 V , \nTable 25: Typical and maximum current consumption in run mode, code with data \nprocessing  (ART accelerator enabled with prefetch) running from Flash memory - VDD \n= 3.6 V , Table 26: Typical and maximum current consumption in Sleep mode - VDD = \n3.6 V  and Table 58: I2C characteristics  and Figure 33: I2C bus AC waveforms and \nmeasurement circuit . \nAdded Figure 21: Low-power mode wakeup , Section Appendix A: Recommendations \nwhen using the internal reset OFF  and Section Appendix B: Application block diagrams .\n27-Nov-2014 3Changed datasheet status to Production Data. \nUpdated Table 31: Typical and maximum current consumptions in VBAT mode . \nSection : On-chip peripheral current consumption : changed HCLK frequency and \nupdated DMA1 and DMA2 current consumption in Table 33: Peripheral current \nconsumption .\nUpdated Table 55: I/O AC characteristics .\nUpdated THD in Table 69: ADC dynamic accuracy at fADC = 18 MHz - limited test \nconditions  and Table 70: ADC dynamic accuracy at fADC = 36 MHz - limited test \nconditions .\nUpdated Table 55: I/O AC characteristics .\nUpdated Figure 46: WLCSP49 - 49-ball, 2.999 x 3.185 mm, 0.4 mm pitch wafer level \nchip scale package outline  and Figure 48: WLCSP49 marking (package top view) . \nAdded Figure 47: WLCSP49 - 49-ball, 2.999 x 3.185 mm, 0.4 mm pitch wafer level chip \nscale recommended footprint  and Table 80: WLCSP49 recommended PCB design rules \n(0.4 mm pitch) .\nUpdated Figure 51: UFQFPN48 marking example (package top view) , Figure 54: \nLQFP64 marking example (package top view) , Figure 57: LQPF100 marking example \n(package top view) , and Figure 84: UFBGA100 - 100-ball, 7 x 7 mm, 0.50 mm pitch, \nultra fine pitch ball grid array package mechanical data .\n04-Feb-2015 4Added VPP alternate fu nction for BOOT0 in Table 8: STM32F411xC/xE pin definitions .\nAdded TC inputs in Table 11: Voltage characteristics , Table 12: Current characteristics , \nTable 14: General operating conditions , Table 53: I/O static characteristics  and \nFigure 30: FT/TC I/O input characteristics .\nUpdated VESD(CDM) in Table 50: ESD absolute maximum ratings .\nA3 minimum and maximum values removed in Table 83: UFBGA100 - 100-ball, 7 x 7 \nmm, 0.50 mm pitch, ultra fine pitch  ball grid array package mechanical data .\nRevision history STM32F411xC STM32F411xE\n148/149 DocID026289 Rev 721-Nov-2016 5Updated:\n–Features\n–Figure 1: Compatible board design for LQFP100 package\n–Figure 2: Compatible board design for LQFP64 package\n–Figure 3: STM32F411xC/xE block diagram\n–Figure 22: High-speed external clock source AC timing diagram\n–Figure 23: Low-speed external clock source AC timing diagram\n–Figure 33: I2C bus AC waveforms and measurement circuit\n–Figure 58: UFBGA100 - 100-ball, 7 x 7 mm, 0. 50 mm pitch, ultra fine pitch ball grid \narray package outline\n–Table 2: STM32F411xC/xE f eatures and peripheral counts\n–Table 8: STM32F411xC/xE pin definitions\n–Table 13: Thermal characteristics\n–Table 14: General operating conditions\n–F r o m  Table 20: Typical and maximum current co nsumption, code with data processing \n(ART  accelerator disabled) running from SRAM - VDD = 1.7 V  to Table 31: Typical and \nmaximum current consumptions in VBAT mode\n–Table 35: High-speed external user clock characteristics\n–Table 36: Low-speed external user clock characteristics\n–Table 39: HSI oscillator characteristics\n–Table 47: Flash memory endurance and data retention\n–Table 51: Electrical sensitivities\n–Table 53: I/O static characteristics\n–Table 76: Dynamic characteristi cs: SD / MMC characteristics\n–Table 87: Ordering information scheme\nAdded:\n–One-time programmable bytes\n–Table 86: Package thermal characteristics\n05-Dec-2016 6Updated:\n–Table 27: Typical and maximum current consumptions in Stop mode - VDD = 1.7 V\n–Table 28: Typical and maximum current consumption in Stop mode - VDD=3.6 V\n–Table 29: Typical and maximum current consumption in Standby mode - VDD= 1.7 V\n–Table 30: Typical and maximum current consumption in Standby mode - VDD= 3.6 V\n14-Dec-2017 7Updated:\n–Table 27: Typical and maximum current consumptions in Stop mode - VDD = 1.7 V\n–Table 28: Typical and maximum current consumption in Stop mode - VDD=3.6 V\n–Table 29: Typical and maximum current consumption in Standby mode - VDD= 1.7 V\n–Table 30: Typical and maximum current consumption in Standby mode - VDD= 3.6 VTable 89. Document revision history\nDate Revision Changes\nDocID026289 Rev 7 149/149STM32F411xC STM32F411xE\n149          \nIMPORTANT NOTICE – PLEASE READ CAREFULLY\nSTMicroelectronics NV and its subsidiaries (“ST”) reserve the right to make changes, corrections, enhancements, modifications, and \nimprovements to ST products and/or to this document at any time without notice. Purchasers should obtain the latest relevant in formation on \nST products before placing orders. ST products are sold pursuant to ST’s terms and conditions of sale in place at the time of o rder \nacknowledgement.\nPurchasers are solely responsible for the choice, selection, and use of ST products and ST assumes no liability for application  assistance or \nthe design of Purchasers’ products.\nNo license, express or implied, to any intellectual property right is granted by ST herein.Resale of ST products with provisions different from the information set forth herein shall void any warranty granted by ST for  such product.\nST and the ST logo are trademarks of ST. All other product or service names are the property of their respective owners.Information in this document supersedes and replaces information previously supplied in any prior versions of this document.\n© 2017 STMicroelectronics – All rights reserved\n'}]
!==============================================================================!
### Component Summary: STM32F411CCU6TR

**Key Characteristics and Specifications:**

- **Voltage Ratings:**
  - Operating Voltage: 1.7 V to 3.6 V
  - VDD (Main Supply Voltage): 1.7 V to 3.6 V
  - VDDA (Analog Supply Voltage): 1.7 V to 3.6 V
  - VBAT (Backup Supply Voltage): 1.65 V to 3.6 V

- **Current Ratings:**
  - Supply Current in Run Mode: 
    - 100 MHz: 21.4 mA (typical) at 25 °C
    - 42 µA in Stop Mode (typical)
    - 1.8 µA in Standby Mode (typical)
  - Maximum current into each VDD pin: 100 mA

- **Power Consumption:**
  - Run Mode: 100 µA/MHz (peripheral off)
  - Stop Mode: 42 µA (typical) at 25 °C
  - Standby Mode: 1.8 µA at 25 °C

- **Operating Temperature Range:**
  - -40 °C to +125 °C (ambient temperature)

- **Package Type:**
  - Available in multiple packages: LQFP64, LQFP100, UFBGA100, WLCSP49, UFQFPN48

- **Special Features:**
  - Arm® Cortex®-M4 core with FPU (Floating Point Unit)
  - Adaptive real-time accelerator (ART Accelerator™) for 0-wait state execution from Flash memory
  - Up to 512 Kbytes of Flash memory and 128 Kbytes of SRAM
  - USB OTG FS, multiple timers, ADC, and various communication interfaces (I2C, SPI, USART)
  - Batch Acquisition Mode (BAM) for enhanced power efficiency during data acquisition
  - Memory Protection Unit (MPU) for enhanced application security

- **Moisture Sensitive Level (MSL):**
  - MSL according to JEDEC J-STD-020E: Level 3

**Description:**
The STM32F411CCU6TR is a high-performance microcontroller based on the Arm® Cortex®-M4 architecture, designed for a wide range of applications requiring efficient processing and low power consumption. It features a floating-point unit (FPU) and supports digital signal processing (DSP) instructions, making it suitable for complex calculations and real-time applications.

**Typical Applications:**
- Motor drive and application control
- Medical equipment
- Industrial applications (e.g., PLCs, inverters, circuit breakers)
- Consumer electronics (e.g., printers, scanners)
- Alarm systems and HVAC controls
- Home automation and audio appliances
- Mobile phone sensor hubs

This microcontroller is particularly well-suited for applications that require a combination of performance, low power consumption, and a rich set of peripherals, making it a versatile choice for embedded systems design.