// Seed: 2526729151
module module_0 ();
  logic id_1;
  always @(1) begin : LABEL_0
    id_1["" : (1'b0|1)] = id_1;
  end
  logic id_2 = id_1, id_3;
endmodule
module module_0 (
    output tri1 id_0,
    output logic id_1,
    input supply0 id_2,
    input uwire id_3
);
  assign id_0 = (id_3);
  module_0 modCall_1 ();
  initial begin : LABEL_0
    id_1 <= id_2;
  end
  assign module_1 = "";
  always @(posedge 1'b0 or id_3) begin : LABEL_1
    {1, id_2 && -1} <= -1;
  end
endmodule
