# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../cpu_one.gen/sources_1/ip/dist_mem_gen_1/sim/dist_mem_gen_1.v" \
"../../../../cpu_one.gen/sources_1/ip/dist_mem_gen_0/sim/dist_mem_gen_0.v" \
"../../../../cpu_one.srcs/sources_1/new/Immgen.v" \
"../../../../cpu_one.srcs/sources_1/new/add.v" \
"../../../../cpu_one.srcs/sources_1/new/alu.v" \
"../../../../cpu_one.srcs/sources_1/new/alucontrol.v" \
"../../../../cpu_one.srcs/sources_1/new/control.v" \
"../../../../cpu_one.srcs/sources_1/new/cpu.v" \
"../../../../cpu_one.srcs/sources_1/new/mux2to1.v" \
"../../../../cpu_one.srcs/sources_1/new/mux3to1.v" \
"../../../../cpu_one.srcs/sources_1/new/pc_reg.v" \
"../../../../cpu_one.srcs/sources_1/new/pdu_1cycle.v" \
"../../../../cpu_one.srcs/sources_1/new/regfile.v" \
"../../../../cpu_one.srcs/sources_1/new/shiftleft.v" \
"../../../../cpu_one.srcs/sources_1/new/top.v" \
"../../../../cpu_one.srcs/sim_1/new/testbench.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
