<BaliSimProject version="1.3" path="processorCore/test" stage="0" language="-1" name="processorCoreTests" simType="ModelSim">
    <Source worklib="work" path="registerFile/source/dpram.v" type="VERILOG" langstandard="" include="none"/>
    <Source worklib="work" path="registerFile/source/register_file.v" type="VERILOG" langstandard="Verilog 2001" include="none"/>
    <Source worklib="work" path="loadStoreGroupDecoder/source/loadStoreGroupDecoder.v" type="VERILOG" langstandard="Verilog 2001" include="none"/>
    <Source worklib="work" path="programCounter/source/programCounter.v" type="VERILOG" langstandard="Verilog 2001" include="none"/>
    <Source worklib="work" path="jumpGroupDecoder/source/programCounterGroupDecoder.v" type="VERILOG" langstandard="Verilog 2001" include="none"/>
    <Source worklib="work" path="aluGroupDecoder/source/aluGroupDecoder.v" type="VERILOG" langstandard="Verilog 2001" include="none"/>
    <Source worklib="work" path="alu/source/incrementer.v" type="VERILOG" langstandard="Verilog 2001" include="none"/>
    <Source worklib="work" path="alu/source/alu.v" type="VERILOG" langstandard="Verilog 2001" include="none"/>
    <Source worklib="work" path="alu/source/aluBlock.v" type="VERILOG" langstandard="Verilog 2001" include="none"/>
    <Source worklib="work" path="alu/source/aluBMux.v" type="VERILOG" langstandard="Verilog 2001" include="none"/>
    <Source worklib="work" path="alu/source/fullALU.v" type="VERILOG" langstandard="Verilog 2001" include="none"/>
    <Source worklib="work" path="addressBusController/source/addressBusController.v" type="VERILOG" langstandard="Verilog 2001" include="none"/>
    <Source worklib="work" path="processorCore/source/opxMultiplexer.v" type="VERILOG" langstandard="Verilog 2001" include="none"/>
    <Source worklib="work" path="instructionPhaseDecoder/source/instructionPhaseDecoder.v" type="VERILOG" langstandard="Verilog 2001" include="none"/>
    <Source worklib="work" path="processorCore/source/core.v" type="VERILOG" langstandard="Verilog 2001" include="none"/>
    <Source worklib="work" path="processorCore/test/processorCoreTests.v" type="VERILOG" langstandard="Verilog 2001" include="none"/>
    <Source worklib="work" path="constants.v" type="VERILOG" langstandard="Verilog 2001" include="none"/>
    <Source worklib="work" path="registerFile/source/dpram.v" type="VERILOG" langstandard="" include="none"/>
    <Source worklib="work" path="registerFile/source/dpram.v" type="VERILOG" langstandard="Verilog 2001" include="none"/>
    <SimLib value="pmi_work ovi_machxo3l"/>
    <GlbInc value=""/>
    <Macro value=""/>
    <TopModule instance="" language="VERILOG" name="processorCoreTests"/>
</BaliSimProject>
