//
// Generated by NVIDIA NVVM Compiler
//
// Compiler Build ID: CL-20732876
// Cuda compilation tools, release 8.0, V8.0.26
// Based on LLVM 3.4svn
//

.version 5.0
.target sm_60
.address_size 64

	// .globl	addexchange

.visible .entry addexchange(
	.param .u64 addexchange_param_0,
	.param .u64 addexchange_param_1,
	.param .u64 addexchange_param_2,
	.param .u64 addexchange_param_3,
	.param .u64 addexchange_param_4,
	.param .u64 addexchange_param_5,
	.param .u64 addexchange_param_6,
	.param .f32 addexchange_param_7,
	.param .u64 addexchange_param_8,
	.param .u64 addexchange_param_9,
	.param .f32 addexchange_param_10,
	.param .f32 addexchange_param_11,
	.param .f32 addexchange_param_12,
	.param .u32 addexchange_param_13,
	.param .u32 addexchange_param_14,
	.param .u32 addexchange_param_15,
	.param .u8 addexchange_param_16
)
{
	.reg .pred 	%p<28>;
	.reg .b16 	%rs<27>;
	.reg .f32 	%f<133>;
	.reg .b32 	%r<267>;
	.reg .b64 	%rd<108>;


	ld.param.u64 	%rd1, [addexchange_param_0];
	ld.param.u64 	%rd2, [addexchange_param_1];
	ld.param.u64 	%rd3, [addexchange_param_2];
	ld.param.u64 	%rd4, [addexchange_param_3];
	ld.param.u64 	%rd5, [addexchange_param_4];
	ld.param.u64 	%rd6, [addexchange_param_5];
	ld.param.u64 	%rd7, [addexchange_param_6];
	ld.param.f32 	%f131, [addexchange_param_7];
	ld.param.u64 	%rd8, [addexchange_param_8];
	ld.param.u64 	%rd9, [addexchange_param_9];
	ld.param.f32 	%f48, [addexchange_param_10];
	ld.param.f32 	%f49, [addexchange_param_11];
	ld.param.f32 	%f50, [addexchange_param_12];
	ld.param.u32 	%r52, [addexchange_param_13];
	ld.param.u32 	%r53, [addexchange_param_14];
	ld.param.u32 	%r54, [addexchange_param_15];
	ld.param.u8 	%rs2, [addexchange_param_16];
	mov.u32 	%r55, %ntid.x;
	mov.u32 	%r56, %ctaid.x;
	mov.u32 	%r57, %tid.x;
	mad.lo.s32 	%r1, %r55, %r56, %r57;
	mov.u32 	%r58, %ntid.y;
	mov.u32 	%r59, %ctaid.y;
	mov.u32 	%r60, %tid.y;
	mad.lo.s32 	%r2, %r58, %r59, %r60;
	mov.u32 	%r61, %ntid.z;
	mov.u32 	%r62, %ctaid.z;
	mov.u32 	%r63, %tid.z;
	mad.lo.s32 	%r3, %r61, %r62, %r63;
	setp.ge.s32	%p1, %r1, %r52;
	setp.ge.s32	%p2, %r2, %r53;
	or.pred  	%p3, %p1, %p2;
	setp.ge.s32	%p4, %r3, %r54;
	or.pred  	%p5, %p3, %p4;
	@%p5 bra 	BB0_45;

	cvta.to.global.u64 	%rd10, %rd6;
	cvta.to.global.u64 	%rd11, %rd5;
	cvta.to.global.u64 	%rd12, %rd4;
	mad.lo.s32 	%r64, %r3, %r53, %r2;
	mad.lo.s32 	%r65, %r64, %r52, %r1;
	mul.wide.s32 	%rd13, %r65, 4;
	add.s64 	%rd14, %rd12, %rd13;
	add.s64 	%rd15, %rd11, %rd13;
	add.s64 	%rd16, %rd10, %rd13;
	ld.global.nc.f32 	%f1, [%rd14];
	ld.global.nc.f32 	%f2, [%rd15];
	mul.f32 	%f51, %f2, %f2;
	fma.rn.f32 	%f52, %f1, %f1, %f51;
	ld.global.nc.f32 	%f3, [%rd16];
	fma.rn.f32 	%f53, %f3, %f3, %f52;
	setp.eq.f32	%p6, %f53, 0f00000000;
	@%p6 bra 	BB0_45;

	cvta.to.global.u64 	%rd17, %rd9;
	cvt.s64.s32	%rd18, %r65;
	add.s64 	%rd19, %rd17, %rd18;
	ld.global.nc.u8 	%rs1, [%rd19];
	cvt.u32.u16	%r76, %rs1;
	and.b32  	%r4, %r76, 255;
	and.b16  	%rs3, %rs2, 1;
	setp.eq.b16	%p7, %rs3, 1;
	@!%p7 bra 	BB0_4;
	bra.uni 	BB0_3;

BB0_3:
	add.s32 	%r81, %r1, -1;
	rem.s32 	%r82, %r81, %r52;
	add.s32 	%r83, %r82, %r52;
	rem.s32 	%r255, %r83, %r52;
	bra.uni 	BB0_5;

BB0_4:
	add.s32 	%r88, %r1, -1;
	mov.u32 	%r89, 0;
	max.s32 	%r255, %r88, %r89;

BB0_5:
	mad.lo.s32 	%r99, %r64, %r52, %r255;
	cvt.s64.s32	%rd20, %r99;
	mul.wide.s32 	%rd22, %r99, 4;
	add.s64 	%rd23, %rd12, %rd22;
	add.s64 	%rd25, %rd11, %rd22;
	add.s64 	%rd27, %rd10, %rd22;
	ld.global.nc.f32 	%f54, [%rd23];
	ld.global.nc.f32 	%f55, [%rd25];
	ld.global.nc.f32 	%f56, [%rd27];
	mul.f32 	%f57, %f55, %f55;
	fma.rn.f32 	%f58, %f54, %f54, %f57;
	fma.rn.f32 	%f59, %f56, %f56, %f58;
	setp.eq.f32	%p8, %f59, 0f00000000;
	selp.f32	%f6, %f3, %f56, %p8;
	selp.f32	%f5, %f2, %f55, %p8;
	selp.f32	%f4, %f1, %f54, %p8;
	add.s64 	%rd29, %rd17, %rd20;
	ld.global.nc.u8 	%rs4, [%rd29];
	setp.gt.u16	%p9, %rs4, %rs1;
	cvt.u32.u16	%r100, %rs4;
	and.b32  	%r8, %r100, 255;
	@%p9 bra 	BB0_7;
	bra.uni 	BB0_6;

BB0_7:
	add.s32 	%r104, %r8, 1;
	mul.lo.s32 	%r105, %r104, %r8;
	shr.u32 	%r106, %r105, 1;
	add.s32 	%r256, %r106, %r4;
	bra.uni 	BB0_8;

BB0_6:
	add.s32 	%r101, %r4, 1;
	mul.lo.s32 	%r102, %r101, %r4;
	shr.u32 	%r103, %r102, 1;
	add.s32 	%r256, %r8, %r103;

BB0_8:
	setp.eq.b16	%p10, %rs3, 1;
	cvta.to.global.u64 	%rd30, %rd8;
	mul.wide.s32 	%rd31, %r256, 4;
	add.s64 	%rd32, %rd30, %rd31;
	ld.global.nc.f32 	%f60, [%rd32];
	mul.f32 	%f61, %f60, %f48;
	sub.f32 	%f62, %f4, %f1;
	sub.f32 	%f63, %f5, %f2;
	sub.f32 	%f64, %f6, %f3;
	fma.rn.f32 	%f7, %f62, %f61, 0f00000000;
	fma.rn.f32 	%f8, %f63, %f61, 0f00000000;
	fma.rn.f32 	%f9, %f64, %f61, 0f00000000;
	add.s32 	%r12, %r1, 1;
	@!%p10 bra 	BB0_10;
	bra.uni 	BB0_9;

BB0_9:
	rem.s32 	%r111, %r12, %r52;
	add.s32 	%r112, %r111, %r52;
	rem.s32 	%r257, %r112, %r52;
	bra.uni 	BB0_11;

BB0_10:
	add.s32 	%r113, %r52, -1;
	min.s32 	%r257, %r12, %r113;

BB0_11:
	mad.lo.s32 	%r123, %r64, %r52, %r257;
	cvt.s64.s32	%rd33, %r123;
	mul.wide.s32 	%rd35, %r123, 4;
	add.s64 	%rd36, %rd12, %rd35;
	add.s64 	%rd38, %rd11, %rd35;
	add.s64 	%rd40, %rd10, %rd35;
	ld.global.nc.f32 	%f65, [%rd36];
	ld.global.nc.f32 	%f66, [%rd38];
	ld.global.nc.f32 	%f67, [%rd40];
	mul.f32 	%f68, %f66, %f66;
	fma.rn.f32 	%f69, %f65, %f65, %f68;
	fma.rn.f32 	%f70, %f67, %f67, %f69;
	setp.eq.f32	%p11, %f70, 0f00000000;
	selp.f32	%f12, %f3, %f67, %p11;
	selp.f32	%f11, %f2, %f66, %p11;
	selp.f32	%f10, %f1, %f65, %p11;
	add.s64 	%rd42, %rd17, %rd33;
	ld.global.nc.u8 	%rs8, [%rd42];
	setp.gt.u16	%p12, %rs8, %rs1;
	cvt.u32.u16	%r124, %rs8;
	and.b32  	%r16, %r124, 255;
	@%p12 bra 	BB0_13;
	bra.uni 	BB0_12;

BB0_13:
	add.s32 	%r128, %r16, 1;
	mul.lo.s32 	%r129, %r128, %r16;
	shr.u32 	%r130, %r129, 1;
	add.s32 	%r258, %r130, %r4;
	bra.uni 	BB0_14;

BB0_12:
	add.s32 	%r125, %r4, 1;
	mul.lo.s32 	%r126, %r125, %r4;
	shr.u32 	%r127, %r126, 1;
	add.s32 	%r258, %r16, %r127;

BB0_14:
	mul.wide.s32 	%rd44, %r258, 4;
	add.s64 	%rd45, %rd30, %rd44;
	ld.global.nc.f32 	%f71, [%rd45];
	mul.f32 	%f72, %f71, %f48;
	sub.f32 	%f73, %f10, %f1;
	sub.f32 	%f74, %f11, %f2;
	sub.f32 	%f75, %f12, %f3;
	fma.rn.f32 	%f13, %f73, %f72, %f7;
	fma.rn.f32 	%f14, %f74, %f72, %f8;
	fma.rn.f32 	%f15, %f75, %f72, %f9;
	and.b16  	%rs11, %rs2, 2;
	setp.eq.s16	%p13, %rs11, 0;
	add.s32 	%r20, %r2, -1;
	@%p13 bra 	BB0_16;

	rem.s32 	%r135, %r20, %r53;
	add.s32 	%r136, %r135, %r53;
	rem.s32 	%r259, %r136, %r53;
	bra.uni 	BB0_17;

BB0_16:
	mov.u32 	%r137, 0;
	max.s32 	%r259, %r20, %r137;

BB0_17:
	mad.lo.s32 	%r142, %r3, %r53, %r259;
	mad.lo.s32 	%r147, %r142, %r52, %r1;
	cvt.s64.s32	%rd46, %r147;
	mul.wide.s32 	%rd48, %r147, 4;
	add.s64 	%rd49, %rd12, %rd48;
	add.s64 	%rd51, %rd11, %rd48;
	add.s64 	%rd53, %rd10, %rd48;
	ld.global.nc.f32 	%f76, [%rd49];
	ld.global.nc.f32 	%f77, [%rd51];
	ld.global.nc.f32 	%f78, [%rd53];
	mul.f32 	%f79, %f77, %f77;
	fma.rn.f32 	%f80, %f76, %f76, %f79;
	fma.rn.f32 	%f81, %f78, %f78, %f80;
	setp.eq.f32	%p14, %f81, 0f00000000;
	selp.f32	%f18, %f3, %f78, %p14;
	selp.f32	%f17, %f2, %f77, %p14;
	selp.f32	%f16, %f1, %f76, %p14;
	add.s64 	%rd55, %rd17, %rd46;
	ld.global.nc.u8 	%rs12, [%rd55];
	setp.gt.u16	%p15, %rs12, %rs1;
	cvt.u32.u16	%r148, %rs12;
	and.b32  	%r24, %r148, 255;
	@%p15 bra 	BB0_19;
	bra.uni 	BB0_18;

BB0_19:
	add.s32 	%r152, %r24, 1;
	mul.lo.s32 	%r153, %r152, %r24;
	shr.u32 	%r154, %r153, 1;
	add.s32 	%r260, %r154, %r4;
	bra.uni 	BB0_20;

BB0_18:
	add.s32 	%r149, %r4, 1;
	mul.lo.s32 	%r150, %r149, %r4;
	shr.u32 	%r151, %r150, 1;
	add.s32 	%r260, %r24, %r151;

BB0_20:
	mul.wide.s32 	%rd57, %r260, 4;
	add.s64 	%rd58, %rd30, %rd57;
	ld.global.nc.f32 	%f82, [%rd58];
	mul.f32 	%f83, %f82, %f49;
	sub.f32 	%f84, %f16, %f1;
	sub.f32 	%f85, %f17, %f2;
	sub.f32 	%f86, %f18, %f3;
	fma.rn.f32 	%f19, %f84, %f83, %f13;
	fma.rn.f32 	%f20, %f85, %f83, %f14;
	fma.rn.f32 	%f21, %f86, %f83, %f15;
	add.s32 	%r28, %r2, 1;
	@%p13 bra 	BB0_22;

	rem.s32 	%r159, %r28, %r53;
	add.s32 	%r160, %r159, %r53;
	rem.s32 	%r261, %r160, %r53;
	bra.uni 	BB0_23;

BB0_22:
	add.s32 	%r161, %r53, -1;
	min.s32 	%r261, %r28, %r161;

BB0_23:
	mad.lo.s32 	%r166, %r3, %r53, %r261;
	mad.lo.s32 	%r171, %r166, %r52, %r1;
	cvt.s64.s32	%rd59, %r171;
	mul.wide.s32 	%rd61, %r171, 4;
	add.s64 	%rd62, %rd12, %rd61;
	add.s64 	%rd64, %rd11, %rd61;
	add.s64 	%rd66, %rd10, %rd61;
	ld.global.nc.f32 	%f87, [%rd62];
	ld.global.nc.f32 	%f88, [%rd64];
	ld.global.nc.f32 	%f89, [%rd66];
	mul.f32 	%f90, %f88, %f88;
	fma.rn.f32 	%f91, %f87, %f87, %f90;
	fma.rn.f32 	%f92, %f89, %f89, %f91;
	setp.eq.f32	%p17, %f92, 0f00000000;
	selp.f32	%f24, %f3, %f89, %p17;
	selp.f32	%f23, %f2, %f88, %p17;
	selp.f32	%f22, %f1, %f87, %p17;
	add.s64 	%rd68, %rd17, %rd59;
	ld.global.nc.u8 	%rs16, [%rd68];
	setp.gt.u16	%p18, %rs16, %rs1;
	cvt.u32.u16	%r172, %rs16;
	and.b32  	%r32, %r172, 255;
	@%p18 bra 	BB0_25;
	bra.uni 	BB0_24;

BB0_25:
	add.s32 	%r176, %r32, 1;
	mul.lo.s32 	%r177, %r176, %r32;
	shr.u32 	%r178, %r177, 1;
	add.s32 	%r262, %r178, %r4;
	bra.uni 	BB0_26;

BB0_24:
	add.s32 	%r173, %r4, 1;
	mul.lo.s32 	%r174, %r173, %r4;
	shr.u32 	%r175, %r174, 1;
	add.s32 	%r262, %r32, %r175;

BB0_26:
	mul.wide.s32 	%rd70, %r262, 4;
	add.s64 	%rd71, %rd30, %rd70;
	ld.global.nc.f32 	%f93, [%rd71];
	mul.f32 	%f94, %f93, %f49;
	sub.f32 	%f95, %f22, %f1;
	sub.f32 	%f96, %f23, %f2;
	sub.f32 	%f97, %f24, %f3;
	fma.rn.f32 	%f128, %f95, %f94, %f19;
	fma.rn.f32 	%f129, %f96, %f94, %f20;
	fma.rn.f32 	%f130, %f97, %f94, %f21;
	setp.eq.s32	%p19, %r54, 1;
	@%p19 bra 	BB0_40;

	and.b16  	%rs19, %rs2, 4;
	setp.eq.s16	%p20, %rs19, 0;
	add.s32 	%r36, %r3, -1;
	@%p20 bra 	BB0_29;

	rem.s32 	%r183, %r36, %r54;
	add.s32 	%r184, %r183, %r54;
	rem.s32 	%r263, %r184, %r54;
	bra.uni 	BB0_30;

BB0_29:
	mov.u32 	%r185, 0;
	max.s32 	%r263, %r36, %r185;

BB0_30:
	mad.lo.s32 	%r190, %r263, %r53, %r2;
	mad.lo.s32 	%r195, %r190, %r52, %r1;
	cvt.s64.s32	%rd72, %r195;
	mul.wide.s32 	%rd74, %r195, 4;
	add.s64 	%rd75, %rd12, %rd74;
	add.s64 	%rd77, %rd11, %rd74;
	add.s64 	%rd79, %rd10, %rd74;
	ld.global.nc.f32 	%f98, [%rd75];
	ld.global.nc.f32 	%f99, [%rd77];
	ld.global.nc.f32 	%f100, [%rd79];
	mul.f32 	%f101, %f99, %f99;
	fma.rn.f32 	%f102, %f98, %f98, %f101;
	fma.rn.f32 	%f103, %f100, %f100, %f102;
	setp.eq.f32	%p21, %f103, 0f00000000;
	selp.f32	%f30, %f3, %f100, %p21;
	selp.f32	%f29, %f2, %f99, %p21;
	selp.f32	%f28, %f1, %f98, %p21;
	add.s64 	%rd81, %rd17, %rd72;
	ld.global.nc.u8 	%rs20, [%rd81];
	setp.gt.u16	%p22, %rs20, %rs1;
	cvt.u32.u16	%r196, %rs20;
	and.b32  	%r40, %r196, 255;
	@%p22 bra 	BB0_32;
	bra.uni 	BB0_31;

BB0_32:
	add.s32 	%r200, %r40, 1;
	mul.lo.s32 	%r201, %r200, %r40;
	shr.u32 	%r202, %r201, 1;
	add.s32 	%r264, %r202, %r4;
	bra.uni 	BB0_33;

BB0_31:
	add.s32 	%r197, %r4, 1;
	mul.lo.s32 	%r198, %r197, %r4;
	shr.u32 	%r199, %r198, 1;
	add.s32 	%r264, %r40, %r199;

BB0_33:
	mul.wide.s32 	%rd83, %r264, 4;
	add.s64 	%rd84, %rd30, %rd83;
	ld.global.nc.f32 	%f104, [%rd84];
	mul.f32 	%f105, %f104, %f50;
	sub.f32 	%f106, %f28, %f1;
	sub.f32 	%f107, %f29, %f2;
	sub.f32 	%f108, %f30, %f3;
	fma.rn.f32 	%f31, %f106, %f105, %f128;
	fma.rn.f32 	%f32, %f107, %f105, %f129;
	fma.rn.f32 	%f33, %f108, %f105, %f130;
	add.s32 	%r44, %r3, 1;
	@%p20 bra 	BB0_35;

	rem.s32 	%r207, %r44, %r54;
	add.s32 	%r208, %r207, %r54;
	rem.s32 	%r265, %r208, %r54;
	bra.uni 	BB0_36;

BB0_35:
	add.s32 	%r209, %r54, -1;
	min.s32 	%r265, %r44, %r209;

BB0_36:
	mad.lo.s32 	%r214, %r265, %r53, %r2;
	mad.lo.s32 	%r219, %r214, %r52, %r1;
	cvt.s64.s32	%rd85, %r219;
	mul.wide.s32 	%rd87, %r219, 4;
	add.s64 	%rd88, %rd12, %rd87;
	add.s64 	%rd90, %rd11, %rd87;
	add.s64 	%rd92, %rd10, %rd87;
	ld.global.nc.f32 	%f109, [%rd88];
	ld.global.nc.f32 	%f110, [%rd90];
	ld.global.nc.f32 	%f111, [%rd92];
	mul.f32 	%f112, %f110, %f110;
	fma.rn.f32 	%f113, %f109, %f109, %f112;
	fma.rn.f32 	%f114, %f111, %f111, %f113;
	setp.eq.f32	%p24, %f114, 0f00000000;
	selp.f32	%f36, %f3, %f111, %p24;
	selp.f32	%f35, %f2, %f110, %p24;
	selp.f32	%f34, %f1, %f109, %p24;
	add.s64 	%rd94, %rd17, %rd85;
	ld.global.nc.u8 	%rs24, [%rd94];
	setp.gt.u16	%p25, %rs24, %rs1;
	cvt.u32.u16	%r220, %rs24;
	and.b32  	%r48, %r220, 255;
	@%p25 bra 	BB0_38;
	bra.uni 	BB0_37;

BB0_38:
	add.s32 	%r224, %r48, 1;
	mul.lo.s32 	%r225, %r224, %r48;
	shr.u32 	%r226, %r225, 1;
	add.s32 	%r266, %r226, %r4;
	bra.uni 	BB0_39;

BB0_37:
	add.s32 	%r221, %r4, 1;
	mul.lo.s32 	%r222, %r221, %r4;
	shr.u32 	%r223, %r222, 1;
	add.s32 	%r266, %r48, %r223;

BB0_39:
	mul.wide.s32 	%rd96, %r266, 4;
	add.s64 	%rd97, %rd30, %rd96;
	ld.global.nc.f32 	%f115, [%rd97];
	mul.f32 	%f116, %f115, %f50;
	sub.f32 	%f117, %f34, %f1;
	sub.f32 	%f118, %f35, %f2;
	sub.f32 	%f119, %f36, %f3;
	fma.rn.f32 	%f128, %f117, %f116, %f31;
	fma.rn.f32 	%f129, %f118, %f116, %f32;
	fma.rn.f32 	%f130, %f119, %f116, %f33;

BB0_40:
	setp.eq.s64	%p26, %rd7, 0;
	@%p26 bra 	BB0_42;

	cvta.to.global.u64 	%rd98, %rd7;
	add.s64 	%rd100, %rd98, %rd13;
	ld.global.nc.f32 	%f120, [%rd100];
	mul.f32 	%f131, %f120, %f131;

BB0_42:
	setp.eq.f32	%p27, %f131, 0f00000000;
	mov.f32 	%f132, 0f00000000;
	@%p27 bra 	BB0_44;

	rcp.rn.f32 	%f132, %f131;

BB0_44:
	cvta.to.global.u64 	%rd101, %rd1;
	add.s64 	%rd103, %rd101, %rd13;
	ld.global.f32 	%f122, [%rd103];
	fma.rn.f32 	%f123, %f128, %f132, %f122;
	st.global.f32 	[%rd103], %f123;
	cvta.to.global.u64 	%rd104, %rd2;
	add.s64 	%rd105, %rd104, %rd13;
	ld.global.f32 	%f124, [%rd105];
	fma.rn.f32 	%f125, %f129, %f132, %f124;
	st.global.f32 	[%rd105], %f125;
	cvta.to.global.u64 	%rd106, %rd3;
	add.s64 	%rd107, %rd106, %rd13;
	ld.global.f32 	%f126, [%rd107];
	fma.rn.f32 	%f127, %f130, %f132, %f126;
	st.global.f32 	[%rd107], %f127;

BB0_45:
	ret;
}


