vsim -c -do "run -all; quit" testbench
Reading pref.tcl

# 2020.1

# vsim -c -do "run -all; quit" testbench 
# Start time: 14:05:26 on Apr 07,2025
# Loading sv_std.std
# Loading work.testbench
# Loading work.stimulus_gen
# Loading work.reference_module
# Loading work.top_module
# run -all
# ** Note: $finish    : testbench.v(46)
#    Time: 97 ps  Iteration: 0  Instance: /testbench/stim1
# Hint: Output 'ringer' has no mismatches.
# Hint: Output 'motor' has 4 mismatches. First mismatch occurred at time 30.
# Your Design Failed
# Simulation finished at 97 ps
# Mismatches: 4 in 19 samples
# End time: 14:05:26 on Apr 07,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
