Release 14.7 - xst P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> 
Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.07 secs
 
--> 
Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.07 secs
 
--> 
Reading design: display_on_board.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "display_on_board.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "display_on_board"
Output Format                      : NGC
Target Device                      : xc3s250e-5-tq144

---- Source Options
Top Module Name                    : display_on_board
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 24
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "/home/luca/Scaricati/Display7Seg1/Display7Seg/counter_mod4.vhd" in Library work.
Entity <counter_modn> compiled.
Entity <counter_modn> (Architecture <behavioral>) compiled.
Compiling vhdl file "/home/luca/Scaricati/Display7Seg1/Display7Seg/clock_filter.vhd" in Library work.
Architecture structural of Entity clock_filter is up to date.
Compiling vhdl file "/home/luca/Scaricati/Display7Seg1/Display7Seg/cathodes_manager.vhd" in Library work.
Architecture behavioral of Entity cathodes_manager is up to date.
Compiling vhdl file "/home/luca/Scaricati/Display7Seg1/Display7Seg/anodes_manager.vhd" in Library work.
Architecture behavioral of Entity anodes_manager is up to date.
Compiling vhdl file "/home/luca/Scaricati/Display7Seg1/Display7Seg/display_seven_segments.vhd" in Library work.
Architecture structural of Entity display_seven_segments is up to date.
Compiling vhdl file "/home/luca/Scaricati/Display7Seg1/Display7Seg/control_unit.vhd" in Library work.
Architecture behavioral of Entity control_unit is up to date.
Compiling vhdl file "/home/luca/Scaricati/Display7Seg1/Display7Seg/display_on_board.vhd" in Library work.
Architecture structural of Entity display_on_board is up to date.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <display_on_board> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <display_seven_segments> in library <work> (architecture <structural>) with generics.
	clock_frequency_in = 50000000
	clock_frequency_out = 25

Analyzing hierarchy for entity <control_unit> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <clock_filter> in library <work> (architecture <structural>) with generics.
	clock_frequency_in = 50000000
	clock_frequency_out = 25

Analyzing hierarchy for entity <counter_modN> in library <work> (architecture <behavioral>) with generics.
	n = 4

Analyzing hierarchy for entity <cathodes_manager> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <anodes_manager> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <counter_modN> in library <work> (architecture <behavioral>) with generics.
	n = 1999999


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <display_on_board> in library <work> (Architecture <structural>).
Entity <display_on_board> analyzed. Unit <display_on_board> generated.

Analyzing generic Entity <display_seven_segments> in library <work> (Architecture <structural>).
	clock_frequency_in = 50000000
	clock_frequency_out = 25
WARNING:Xst:753 - "/home/luca/Scaricati/Display7Seg1/Display7Seg/display_seven_segments.vhd" line 104: Unconnected output port 'overflow' of component 'counter_modN'.
Entity <display_seven_segments> analyzed. Unit <display_seven_segments> generated.

Analyzing generic Entity <clock_filter> in library <work> (Architecture <structural>).
	clock_frequency_in = 50000000
	clock_frequency_out = 25
WARNING:Xst:753 - "/home/luca/Scaricati/Display7Seg1/Display7Seg/clock_filter.vhd" line 64: Unconnected output port 'counter' of component 'counter_modN'.
Entity <clock_filter> analyzed. Unit <clock_filter> generated.

Analyzing generic Entity <counter_modN.2> in library <work> (Architecture <behavioral>).
	n = 1999999
WARNING:Xst:1610 - "/home/luca/Scaricati/Display7Seg1/Display7Seg/counter_mod4.vhd" line 68: Width mismatch. <c> has a width of 21 bits but assigned expression is 20-bit wide.
Entity <counter_modN.2> analyzed. Unit <counter_modN.2> generated.

Analyzing generic Entity <counter_modN.1> in library <work> (Architecture <behavioral>).
	n = 4
Entity <counter_modN.1> analyzed. Unit <counter_modN.1> generated.

Analyzing Entity <cathodes_manager> in library <work> (Architecture <behavioral>).
INFO:Xst:1561 - "/home/luca/Scaricati/Display7Seg1/Display7Seg/cathodes_manager.vhd" line 79: Mux is complete : default of case is discarded
INFO:Xst:1561 - "/home/luca/Scaricati/Display7Seg1/Display7Seg/cathodes_manager.vhd" line 103: Mux is complete : default of case is discarded
Entity <cathodes_manager> analyzed. Unit <cathodes_manager> generated.

Analyzing Entity <anodes_manager> in library <work> (Architecture <behavioral>).
INFO:Xst:1561 - "/home/luca/Scaricati/Display7Seg1/Display7Seg/anodes_manager.vhd" line 58: Mux is complete : default of case is discarded
Entity <anodes_manager> analyzed. Unit <anodes_manager> generated.

Analyzing Entity <control_unit> in library <work> (Architecture <behavioral>).
Entity <control_unit> analyzed. Unit <control_unit> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <control_unit>.
    Related source file is "/home/luca/Scaricati/Display7Seg1/Display7Seg/control_unit.vhd".
    Found 4-bit register for signal <reg_dots>.
    Found 4-bit register for signal <reg_enable>.
    Found 16-bit register for signal <reg_value>.
    Summary:
	inferred  24 D-type flip-flop(s).
Unit <control_unit> synthesized.


Synthesizing Unit <counter_modN_1>.
    Related source file is "/home/luca/Scaricati/Display7Seg1/Display7Seg/counter_mod4.vhd".
    Found 1-bit register for signal <overflow>.
    Found 2-bit up counter for signal <c>.
    Summary:
	inferred   1 Counter(s).
	inferred   1 D-type flip-flop(s).
Unit <counter_modN_1> synthesized.


Synthesizing Unit <cathodes_manager>.
    Related source file is "/home/luca/Scaricati/Display7Seg1/Display7Seg/cathodes_manager.vhd".
    Found 16x7-bit ROM for signal <cathodes_for_digit>.
    Found 1-bit 4-to-1 multiplexer for signal <dots$mux0000> created at line 108.
    Found 4-bit 4-to-1 multiplexer for signal <nibble>.
    Summary:
	inferred   1 ROM(s).
	inferred   5 Multiplexer(s).
Unit <cathodes_manager> synthesized.


Synthesizing Unit <anodes_manager>.
    Related source file is "/home/luca/Scaricati/Display7Seg1/Display7Seg/anodes_manager.vhd".
    Found 1-of-4 decoder for signal <anodes_swhitching>.
    Summary:
	inferred   1 Decoder(s).
Unit <anodes_manager> synthesized.


Synthesizing Unit <counter_modN_2>.
    Related source file is "/home/luca/Scaricati/Display7Seg1/Display7Seg/counter_mod4.vhd".
    Found 1-bit register for signal <overflow>.
    Found 21-bit register for signal <c>.
    Found 20-bit adder for signal <c$add0000> created at line 68.
    Summary:
	inferred  22 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
Unit <counter_modN_2> synthesized.


Synthesizing Unit <clock_filter>.
    Related source file is "/home/luca/Scaricati/Display7Seg1/Display7Seg/clock_filter.vhd".
Unit <clock_filter> synthesized.


Synthesizing Unit <display_seven_segments>.
    Related source file is "/home/luca/Scaricati/Display7Seg1/Display7Seg/display_seven_segments.vhd".
Unit <display_seven_segments> synthesized.


Synthesizing Unit <display_on_board>.
    Related source file is "/home/luca/Scaricati/Display7Seg1/Display7Seg/display_on_board.vhd".
Unit <display_on_board> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# ROMs                                                 : 1
 16x7-bit ROM                                          : 1
# Adders/Subtractors                                   : 1
 20-bit adder                                          : 1
# Counters                                             : 1
 2-bit up counter                                      : 1
# Registers                                            : 21
 1-bit register                                        : 18
 21-bit register                                       : 1
 4-bit register                                        : 2
# Multiplexers                                         : 2
 1-bit 4-to-1 multiplexer                              : 1
 4-bit 4-to-1 multiplexer                              : 1
# Decoders                                             : 1
 1-of-4 decoder                                        : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

WARNING:Xst:1293 - FF/Latch <c_20> has a constant value of 0 in block <counter_modx>. This FF/Latch will be trimmed during the optimization process.

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# ROMs                                                 : 1
 16x7-bit ROM                                          : 1
# Adders/Subtractors                                   : 1
 20-bit adder                                          : 1
# Counters                                             : 1
 2-bit up counter                                      : 1
# Registers                                            : 47
 Flip-Flops                                            : 47
# Multiplexers                                         : 2
 1-bit 4-to-1 multiplexer                              : 1
 4-bit 4-to-1 multiplexer                              : 1
# Decoders                                             : 1
 1-of-4 decoder                                        : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1293 - FF/Latch <c_20> has a constant value of 0 in block <counter_modN_2>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <seven_segment_array/counter_instance/overflow> of sequential type is unconnected in block <display_on_board>.

Optimizing unit <display_on_board> ...

Optimizing unit <control_unit> ...

Optimizing unit <counter_modN_2> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block display_on_board, actual ratio is 1.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 47
 Flip-Flops                                            : 47

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : display_on_board.ngr
Top Level Output File Name         : display_on_board
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 25

Cell Usage :
# BELS                             : 101
#      GND                         : 1
#      INV                         : 2
#      LUT1                        : 19
#      LUT2                        : 2
#      LUT3                        : 15
#      LUT4                        : 12
#      MUXCY                       : 24
#      MUXF5                       : 5
#      VCC                         : 1
#      XORCY                       : 20
# FlipFlops/Latches                : 47
#      FDC                         : 21
#      FDCE                        : 26
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 24
#      IBUF                        : 12
#      OBUF                        : 12
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s250etq144-5 

 Number of Slices:                       34  out of   2448     1%  
 Number of Slice Flip Flops:             47  out of   4896     0%  
 Number of 4 input LUTs:                 50  out of   4896     1%  
 Number of IOs:                          25
 Number of bonded IOBs:                  25  out of    108    23%  
 Number of GCLKs:                         1  out of     24     4%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clock                              | BUFGP                  | 47    |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
-----------------------------------+------------------------+-------+
Control Signal                     | Buffer(FF name)        | Load  |
-----------------------------------+------------------------+-------+
reset                              | IBUF                   | 47    |
-----------------------------------+------------------------+-------+

Timing Summary:
---------------
Speed Grade: -5

   Minimum period: 3.904ns (Maximum Frequency: 256.118MHz)
   Minimum input arrival time before clock: 3.746ns
   Maximum output required time after clock: 7.327ns
   Maximum combinational path delay: No path found

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clock'
  Clock period: 3.904ns (frequency: 256.118MHz)
  Total number of paths / destination ports: 235 / 25
-------------------------------------------------------------------------
Delay:               3.904ns (Levels of Logic = 20)
  Source:            seven_segment_array/clk_filter/counter_modx/c_1 (FF)
  Destination:       seven_segment_array/clk_filter/counter_modx/c_19 (FF)
  Source Clock:      clock rising
  Destination Clock: clock rising

  Data Path: seven_segment_array/clk_filter/counter_modx/c_1 to seven_segment_array/clk_filter/counter_modx/c_19
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              2   0.514   0.532  seven_segment_array/clk_filter/counter_modx/c_1 (seven_segment_array/clk_filter/counter_modx/c_1)
     LUT1:I0->O            1   0.612   0.000  seven_segment_array/clk_filter/counter_modx/Madd_c_add0000_cy<1>_rt (seven_segment_array/clk_filter/counter_modx/Madd_c_add0000_cy<1>_rt)
     MUXCY:S->O            1   0.404   0.000  seven_segment_array/clk_filter/counter_modx/Madd_c_add0000_cy<1> (seven_segment_array/clk_filter/counter_modx/Madd_c_add0000_cy<1>)
     MUXCY:CI->O           1   0.051   0.000  seven_segment_array/clk_filter/counter_modx/Madd_c_add0000_cy<2> (seven_segment_array/clk_filter/counter_modx/Madd_c_add0000_cy<2>)
     MUXCY:CI->O           1   0.051   0.000  seven_segment_array/clk_filter/counter_modx/Madd_c_add0000_cy<3> (seven_segment_array/clk_filter/counter_modx/Madd_c_add0000_cy<3>)
     MUXCY:CI->O           1   0.051   0.000  seven_segment_array/clk_filter/counter_modx/Madd_c_add0000_cy<4> (seven_segment_array/clk_filter/counter_modx/Madd_c_add0000_cy<4>)
     MUXCY:CI->O           1   0.051   0.000  seven_segment_array/clk_filter/counter_modx/Madd_c_add0000_cy<5> (seven_segment_array/clk_filter/counter_modx/Madd_c_add0000_cy<5>)
     MUXCY:CI->O           1   0.051   0.000  seven_segment_array/clk_filter/counter_modx/Madd_c_add0000_cy<6> (seven_segment_array/clk_filter/counter_modx/Madd_c_add0000_cy<6>)
     MUXCY:CI->O           1   0.051   0.000  seven_segment_array/clk_filter/counter_modx/Madd_c_add0000_cy<7> (seven_segment_array/clk_filter/counter_modx/Madd_c_add0000_cy<7>)
     MUXCY:CI->O           1   0.051   0.000  seven_segment_array/clk_filter/counter_modx/Madd_c_add0000_cy<8> (seven_segment_array/clk_filter/counter_modx/Madd_c_add0000_cy<8>)
     MUXCY:CI->O           1   0.051   0.000  seven_segment_array/clk_filter/counter_modx/Madd_c_add0000_cy<9> (seven_segment_array/clk_filter/counter_modx/Madd_c_add0000_cy<9>)
     MUXCY:CI->O           1   0.051   0.000  seven_segment_array/clk_filter/counter_modx/Madd_c_add0000_cy<10> (seven_segment_array/clk_filter/counter_modx/Madd_c_add0000_cy<10>)
     MUXCY:CI->O           1   0.051   0.000  seven_segment_array/clk_filter/counter_modx/Madd_c_add0000_cy<11> (seven_segment_array/clk_filter/counter_modx/Madd_c_add0000_cy<11>)
     MUXCY:CI->O           1   0.051   0.000  seven_segment_array/clk_filter/counter_modx/Madd_c_add0000_cy<12> (seven_segment_array/clk_filter/counter_modx/Madd_c_add0000_cy<12>)
     MUXCY:CI->O           1   0.051   0.000  seven_segment_array/clk_filter/counter_modx/Madd_c_add0000_cy<13> (seven_segment_array/clk_filter/counter_modx/Madd_c_add0000_cy<13>)
     MUXCY:CI->O           1   0.051   0.000  seven_segment_array/clk_filter/counter_modx/Madd_c_add0000_cy<14> (seven_segment_array/clk_filter/counter_modx/Madd_c_add0000_cy<14>)
     MUXCY:CI->O           1   0.051   0.000  seven_segment_array/clk_filter/counter_modx/Madd_c_add0000_cy<15> (seven_segment_array/clk_filter/counter_modx/Madd_c_add0000_cy<15>)
     MUXCY:CI->O           1   0.051   0.000  seven_segment_array/clk_filter/counter_modx/Madd_c_add0000_cy<16> (seven_segment_array/clk_filter/counter_modx/Madd_c_add0000_cy<16>)
     MUXCY:CI->O           1   0.051   0.000  seven_segment_array/clk_filter/counter_modx/Madd_c_add0000_cy<17> (seven_segment_array/clk_filter/counter_modx/Madd_c_add0000_cy<17>)
     MUXCY:CI->O           0   0.051   0.000  seven_segment_array/clk_filter/counter_modx/Madd_c_add0000_cy<18> (seven_segment_array/clk_filter/counter_modx/Madd_c_add0000_cy<18>)
     XORCY:CI->O           1   0.699   0.000  seven_segment_array/clk_filter/counter_modx/Madd_c_add0000_xor<19> (seven_segment_array/clk_filter/counter_modx/c_add0000<19>)
     FDC:D                     0.268          seven_segment_array/clk_filter/counter_modx/c_19
    ----------------------------------------
    Total                      3.904ns (3.373ns logic, 0.532ns route)
                                       (86.4% logic, 13.6% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clock'
  Total number of paths / destination ports: 72 / 48
-------------------------------------------------------------------------
Offset:              3.746ns (Levels of Logic = 2)
  Source:            load_lsb_value (PAD)
  Destination:       cu/reg_value_9 (FF)
  Destination Clock: clock rising

  Data Path: load_lsb_value to cu/reg_value_9
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            10   1.106   0.902  load_lsb_value_IBUF (load_lsb_value_IBUF)
     LUT2:I0->O            8   0.612   0.643  cu/reg_value_10_not00011 (cu/reg_value_10_not0001)
     FDCE:CE                   0.483          cu/reg_value_10
    ----------------------------------------
    Total                      3.746ns (2.201ns logic, 1.545ns route)
                                       (58.8% logic, 41.2% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clock'
  Total number of paths / destination ports: 215 / 12
-------------------------------------------------------------------------
Offset:              7.327ns (Levels of Logic = 4)
  Source:            seven_segment_array/counter_instance/c_0 (FF)
  Destination:       cathodes<6> (PAD)
  Source Clock:      clock rising

  Data Path: seven_segment_array/counter_instance/c_0 to cathodes<6>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q            16   0.514   1.031  seven_segment_array/counter_instance/c_0 (seven_segment_array/counter_instance/c_0)
     LUT3:I0->O            1   0.612   0.000  seven_segment_array/cathodes_instance/Mmux_nibble_3 (seven_segment_array/cathodes_instance/Mmux_nibble_3)
     MUXF5:I1->O           7   0.278   0.754  seven_segment_array/cathodes_instance/Mmux_nibble_2_f5 (seven_segment_array/cathodes_instance/nibble<0>)
     LUT4:I0->O            1   0.612   0.357  seven_segment_array/cathodes_instance/Mrom_cathodes_for_digit31 (cathodes_3_OBUF)
     OBUF:I->O                 3.169          cathodes_3_OBUF (cathodes<3>)
    ----------------------------------------
    Total                      7.327ns (5.185ns logic, 2.142ns route)
                                       (70.8% logic, 29.2% route)

=========================================================================


Total REAL time to Xst completion: 9.00 secs
Total CPU time to Xst completion: 9.08 secs
 
--> 


Total memory usage is 523420 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    6 (   0 filtered)
Number of infos    :    3 (   0 filtered)

