<HTML>
<HEAD>
<link type="text/css" rel="stylesheet" href="../../imc.css"></link>
<script type="text/javascript" src="../../sortable.js"></script>
<TITLE>IMC Report: ./cov_report_html</TITLE></HEAD>
<BODY>
<A NAME="_topcov"></A>
<P class="summary_title">Coverage   Summary Report, Instance-Based</P>

<P class="fs"><A STYLE="float: left" class="namet" HREF="../../index.html">Top Level Summary</A><A STYLE="float: right" class="namet" HREF="../../legend.html">Legend and Help</A></P>
<BR>
<TABLE class="detail_header"><TR class="detail"><TD>

<B>Instance name: </B><A HREF="../dir_1/summ_5_t1.html" class="namet">zmc_axi4_top</A>.mem_ctrl_inst<BR>

<B>Type name: </B>mem_ctrl<BR>

<B>File name: </B><A HREF="/home/sgeuser33/Prajwal/memory_controller_with_ECC/MEM_ctrl_AXI/Memory_Controller_ECC.sv" TARGET="_blank">/home/sgeuser33/Prajwal/memory_controller_with_ECC/MEM_ctrl_AXI/Memory_Controller_ECC.sv</A><BR>

</TD></TR></TABLE>

<BR>
<P class="subtitle">Coverage Summary Report, Instance-Based</P>
<TABLE class="sortable sml summary_table" id="totalTable">


<TR><TH class="wht">Overall</TH>
<TH class="wht">Overall Covered</TH>
<TH class="wht">Block</TH>
<TH class="wht">Expression</TH>
<TH class="wht">Toggle</TH>
<TH class="wht">FSM&nbsp;State</TH>
<TH class="wht">FSM&nbsp;Transition</TH>
<TH class="wht">Assertion</TH>
<TH class="wht">CoverGroup</TH>
<TH class="wht">CoverGroup Covered</TH>
<TH class="wht">name</TH>

</TR>

<TR><TD class="range75to79"><A HREF="">75.92%</A></TD>
<TD class="range65to69"><A HREF="">68.35%&nbsp;(583/853/18)</A></TD>
<TD class="range95to99"><A HREF="#_Blockcov">96.19%&nbsp;(101/105)</A></TD>
<TD class="range65to69"><A HREF="#_Expressioncov">67.65%&nbsp;(69/102/18)</A></TD>
<TD class="range60to64"><A HREF="#_Togglecov">63.93%&nbsp;(413/646)</A></TD>
<TD class="rangenone">n/a</TD>
<TD class="rangenone">n/a</TD>
<TD class="rangenone">n/a</TD>
<TD class="rangenone">n/a</TD>
<TD class="rangenone">n/a</TD>
<TD class="namecell">mem_ctrl_inst</TD>

</TR>


</TABLE>
<A NAME="_Blockcov"></A>
<P class="detail_title">     Uncovered Block Detail Report, Instance Based</P>
<P class="fs"><A STYLE="float: right" class="namet" HREF="#_topcov">To Top</A></P><BR>

<TABLE class="detail_header"><TR class="detail"><TD>
<B>Instance name: </B>zmc_axi4_top.mem_ctrl_inst<BR>
<B>Type name: </B>mem_ctrl<BR>
<B>File name: </B><A HREF="/home/sgeuser33/Prajwal/memory_controller_with_ECC/MEM_ctrl_AXI/Memory_Controller_ECC.sv" TARGET="_blank">/home/sgeuser33/Prajwal/memory_controller_with_ECC/MEM_ctrl_AXI/Memory_Controller_ECC.sv</A><BR><B>Number of uncovered blocks: </B>4 of 105<BR>
<B>Number of unreachable blocks: </B>0<BR>


</TD></TR></TABLE>

<PRE class="detail_report_text">
Count  Block Line  Kind                 Origin Source Code                    
------------------------------------------------------------------------------
0      7     122   true part of         121    begin                          
0      23    172   true part of         171    begin                          
0      65    337   true part of         336    begin                          
0      85    428   true part of         427    begin                          

</PRE>
<A NAME="_Expressioncov"></A>
<P class="detail_title">     Uncovered Expression Detail Report, Instance Based</P>
<P class="fs"><A STYLE="float: right" class="namet" HREF="#_topcov">To Top</A></P><BR>

<TABLE class="detail_header"><TR class="detail"><TD>
<B>Instance name: </B>zmc_axi4_top.mem_ctrl_inst<BR>
<B>Type name: </B>mem_ctrl<BR>
<B>File name: </B><A HREF="/home/sgeuser33/Prajwal/memory_controller_with_ECC/MEM_ctrl_AXI/Memory_Controller_ECC.sv" TARGET="_blank">/home/sgeuser33/Prajwal/memory_controller_with_ECC/MEM_ctrl_AXI/Memory_Controller_ECC.sv</A><BR><B>Number of uncovered expressions: </B>33 of 102<BR>
<B>Number of unreachable expressions: </B>0<BR>


</TD></TR></TABLE>

<PRE class="detail_report_text">
index  | grade         | line   | expression                                         
-------------------------------------------------------------------------------------
1.1    | 33.33% (1/3)  | 108    | (MEM_ctrl_wr_addr_bus &gt;= 14'd0) && (MEM_ctrl_wr_addr_bus &lt;= 14'd16383) 
1.2    | 50.00% (1/2)  | 108    | (MEM_ctrl_wr_addr_bus &gt;= 14'd0)                 
1.3    | 50.00% (1/2)  | 108    | (MEM_ctrl_wr_addr_bus &lt;= 14'd16383)             
3.1    | 50.00% (1/2)  | 121    | ! wr_addr_valid                                    
4.1    | 66.67% (2/3)  | 132    | wr_addr_valid ? MEM_ctrl_wr_en : 1'b0              
5.1    | 66.67% (2/3/1) | 133    | wr_addr_valid ? MEM_ctrl_wr_addr_bus : {ADDR_WIDTH{1'b0}} 
6.1    | 50.00% (2/4)  | 135    | MEM_ctrl_wr_en ? wr_resp_r : wr_resp_reg           
8.1    | 33.33% (1/3)  | 158    | (MEM_ctrl_rd_addr_bus &gt;= 14'd0) && (MEM_ctrl_rd_addr_bus &lt; 14'd16383) 
8.2    | 50.00% (1/2)  | 158    | (MEM_ctrl_rd_addr_bus &gt;= 14'd0)                 
8.3    | 50.00% (1/2)  | 158    | (MEM_ctrl_rd_addr_bus &lt; 14'd16383)              
10.1   | 50.00% (1/2)  | 171    | ! rd_addr_valid                                    
11.1   | 66.67% (2/3)  | 182    | rd_addr_valid ? MEM_ctrl_rd_en : 1'b0              
12.1   | 66.67% (2/3/1) | 183    | rd_addr_valid ? MEM_ctrl_rd_addr_bus : {ADDR_WIDTH{1'b0}} 
13.1   | 50.00% (2/4)  | 185    | MEM_ctrl_rd_en ? rd_resp_r : rd_resp_reg           
16.1   | 66.67% (2/3/2) | 217    | (((GLOBAL_MEM_INIT == 1) || (GLOBAL_MEM_INIT == 0)) && MEM_ctrl_mem_init) && (counter &lt; DEPTH) 
16.3   | 50.00% (1/2)  | 217    | (counter &lt; DEPTH)                               
19.1   | 66.67% (2/3)  | 258    | wr_addr_valid || rd_addr_valid                     
20.1   | 66.67% (2/3/2) | 260    | (((GLOBAL_MEM_INIT == 1) || (GLOBAL_MEM_INIT == 0)) && MEM_ctrl_mem_init) && (counter &lt; DEPTH) 
20.3   | 50.00% (1/2)  | 260    | (counter &lt; DEPTH)                               
22.1   | 66.67% (2/3/2) | 282    | (((GLOBAL_MEM_INIT == 1) || (GLOBAL_MEM_INIT == 0)) && MEM_ctrl_mem_init) && (counter &lt; DEPTH) 
22.3   | 50.00% (1/2)  | 282    | (counter &lt; DEPTH)                               
23.1   | 66.67% (2/3/2) | 319    | (((GLOBAL_MEM_INIT == 1) || (GLOBAL_MEM_INIT == 0)) && MEM_ctrl_mem_init) && (counter &lt; DEPTH) 
23.3   | 50.00% (1/2)  | 319    | (counter &lt; DEPTH)                               
24.1   | 66.67% (2/3/1) | 336    | ((GLOBAL_MEM_INIT == 0) && MEM_ctrl_mem_init) && (counter &lt; DEPTH) 
24.2   | 50.00% (1/2)  | 336    | (counter &lt; DEPTH)                               
25.1   | 66.67% (2/3/1) | 340    | ((GLOBAL_MEM_INIT == 1) && MEM_ctrl_mem_init) && (counter &lt; DEPTH) 
25.3   | 50.00% (1/2)  | 340    | (counter &lt; DEPTH)                               
26.1   | 66.67% (2/3/1) | 346    | wr_addr_valid ? BRAM_wr_data_w : {DATA_WIDTH{1'b0}} 
27.1   | 66.67% (2/3)  | 427    | i_pwrite && (i_paddr == 10'd0)                     

<B>index: </B><B>1.1</B><B> grade: </B><B>33.33% (1/3)</B><B> line: </B><B>108</B><B> source: </B><B>assign wr_addr_valid = ((MEM_ctrl_wr_addr_bus >= 14'd0) && (MEM_ctrl_wr_addr_bus <= 14'd16383))   ;</B>

(MEM_ctrl_wr_addr_bus >= 14'd0) && (MEM_ctrl_wr_addr_bus <= 14'd16383)<BR>
<B><</B>--------------<B>1</B>--------------<B>></B>    <B><</B>----------------<B>2</B>----------------<B>></B>

index     | hit   | &lt;1&gt; &lt;2&gt; 
---------------------------- '&&'
1.1.1     | 0     | 0   -   
1.1.2     | 0     | -   0   

<B>index: </B><B>1.2</B><B> grade: </B><B>50.00% (1/2)</B><B> line: </B><B>108</B><B> source: </B><B>assign wr_addr_valid = ((MEM_ctrl_wr_addr_bus >= 14'd0) && (MEM_ctrl_wr_addr_bus <= 14'd16383))   ;</B>

(MEM_ctrl_wr_addr_bus >= 14'd0)<BR>
 <B><</B>--------<B>3</B>---------<B>></B>    <B><</B>-<B>4</B>-<B>></B>

index     | hit   | &lt;3&gt; &lt;4&gt; 
-------------------------------- '>='
1.2.1     | 0     | lhs &lt; rhs 

<B>index: </B><B>1.3</B><B> grade: </B><B>50.00% (1/2)</B><B> line: </B><B>108</B><B> source: </B><B>assign wr_addr_valid = ((MEM_ctrl_wr_addr_bus >= 14'd0) && (MEM_ctrl_wr_addr_bus <= 14'd16383))   ;</B>

(MEM_ctrl_wr_addr_bus <= 14'd16383)<BR>
 <B><</B>--------<B>5</B>---------<B>></B>    <B><</B>---<B>6</B>---<B>></B>

index     | hit   | &lt;5&gt; &lt;6&gt; 
-------------------------------- '<='
1.3.1     | 0     | lhs &gt; rhs 

<B>index: </B><B>3.1</B><B> grade: </B><B>50.00% (1/2)</B><B> line: </B><B>121</B><B> source: </B><B>else if(!wr_addr_valid)</B>

! wr_addr_valid<BR>
  <B><</B>-----<B>1</B>-----<B>></B>

index     | hit   | &lt;1&gt; 
------------------------ '!'
3.1.2     | 0     | 0   

<B>index: </B><B>4.1</B><B> grade: </B><B>66.67% (2/3)</B><B> line: </B><B>132</B><B> source: </B><B>assign MEM_ctrl_wr_en_w       = wr_addr_valid ? MEM_ctrl_wr_en       : 1'b0                 ;</B>

wr_addr_valid ? MEM_ctrl_wr_en : 1'b0<BR>
<B><</B>-----<B>1</B>-----<B>></B>   <B><</B>-----<B>2</B>------<B>></B>

index     | hit   | rval | &lt;1&gt; &lt;2&gt; 
-----------------------------------
4.1.3     | 0     | 0    | 0   -   

<B>index: </B><B>5.1</B><B> grade: </B><B>66.67% (2/3/1)</B><B> line: </B><B>133</B><B> source: </B><B>assign MEM_ctrl_wr_addr_bus_w = wr_addr_valid ? MEM_ctrl_wr_addr_bus : {ADDR_WIDTH{1'b0}}   ;</B>

wr_addr_valid ? MEM_ctrl_wr_addr_bus : {ADDR_WIDTH{1'b0}}<BR>
<B><</B>-----<B>1</B>-----<B>></B>   <B><</B>--------<B>2</B>---------<B>></B>   <B><</B>-------<B>3</B>--------<B>></B>

index     | hit   | rval | &lt;1&gt; &lt;2&gt; &lt;3&gt; 
---------------------------------------
5.1.3     | 0     | 0    | 0   -   0   

<B>index: </B><B>6.1</B><B> grade: </B><B>50.00% (2/4)</B><B> line: </B><B>135</B><B> source: </B><B>assign wr_resp = MEM_ctrl_wr_en ? wr_resp_r : wr_resp_reg       ;</B>

MEM_ctrl_wr_en ? wr_resp_r : wr_resp_reg<BR>
<B><</B>-----<B>1</B>------<B>></B>   <B><</B>---<B>2</B>---<B>></B>   <B><</B>----<B>3</B>----<B>></B>

index     | hit   | rval | &lt;1&gt; &lt;2&gt; &lt;3&gt; 
---------------------------------------
6.1.1     | 0     | 1    | 0   -   1   
6.1.2     | 0     | 1    | 1   1   -   

<B>index: </B><B>8.1</B><B> grade: </B><B>33.33% (1/3)</B><B> line: </B><B>158</B><B> source: </B><B>assign rd_addr_valid = ((MEM_ctrl_rd_addr_bus >= 14'd0) && (MEM_ctrl_rd_addr_bus < 14'd16383))   ;</B>

(MEM_ctrl_rd_addr_bus >= 14'd0) && (MEM_ctrl_rd_addr_bus < 14'd16383)<BR>
<B><</B>--------------<B>1</B>--------------<B>></B>    <B><</B>---------------<B>2</B>----------------<B>></B>

index     | hit   | &lt;1&gt; &lt;2&gt; 
---------------------------- '&&'
8.1.1     | 0     | 0   -   
8.1.2     | 0     | -   0   

<B>index: </B><B>8.2</B><B> grade: </B><B>50.00% (1/2)</B><B> line: </B><B>158</B><B> source: </B><B>assign rd_addr_valid = ((MEM_ctrl_rd_addr_bus >= 14'd0) && (MEM_ctrl_rd_addr_bus < 14'd16383))   ;</B>

(MEM_ctrl_rd_addr_bus >= 14'd0)<BR>
 <B><</B>--------<B>3</B>---------<B>></B>    <B><</B>-<B>4</B>-<B>></B>

index     | hit   | &lt;3&gt; &lt;4&gt; 
-------------------------------- '>='
8.2.1     | 0     | lhs &lt; rhs 

<B>index: </B><B>8.3</B><B> grade: </B><B>50.00% (1/2)</B><B> line: </B><B>158</B><B> source: </B><B>assign rd_addr_valid = ((MEM_ctrl_rd_addr_bus >= 14'd0) && (MEM_ctrl_rd_addr_bus < 14'd16383))   ;</B>

(MEM_ctrl_rd_addr_bus < 14'd16383)<BR>
 <B><</B>--------<B>5</B>---------<B>></B>   <B><</B>---<B>6</B>---<B>></B>

index     | hit   | &lt;5&gt; &lt;6&gt; 
-------------------------------- '<'
8.3.2     | 0     | lhs &gt;= rhs 

<B>index: </B><B>10.1</B><B> grade: </B><B>50.00% (1/2)</B><B> line: </B><B>171</B><B> source: </B><B>else if(!rd_addr_valid)</B>

! rd_addr_valid<BR>
  <B><</B>-----<B>1</B>-----<B>></B>

index     | hit   | &lt;1&gt; 
------------------------ '!'
10.1.2    | 0     | 0   

<B>index: </B><B>11.1</B><B> grade: </B><B>66.67% (2/3)</B><B> line: </B><B>182</B><B> source: </B><B>assign MEM_ctrl_rd_en_w       = rd_addr_valid ? MEM_ctrl_rd_en       : 1'b0                 ;</B>

rd_addr_valid ? MEM_ctrl_rd_en : 1'b0<BR>
<B><</B>-----<B>1</B>-----<B>></B>   <B><</B>-----<B>2</B>------<B>></B>

index     | hit   | rval | &lt;1&gt; &lt;2&gt; 
-----------------------------------
11.1.3    | 0     | 0    | 0   -   

<B>index: </B><B>12.1</B><B> grade: </B><B>66.67% (2/3/1)</B><B> line: </B><B>183</B><B> source: </B><B>assign MEM_ctrl_rd_addr_bus_w = rd_addr_valid ? MEM_ctrl_rd_addr_bus : {ADDR_WIDTH{1'b0}}   ;</B>

rd_addr_valid ? MEM_ctrl_rd_addr_bus : {ADDR_WIDTH{1'b0}}<BR>
<B><</B>-----<B>1</B>-----<B>></B>   <B><</B>--------<B>2</B>---------<B>></B>   <B><</B>-------<B>3</B>--------<B>></B>

index     | hit   | rval | &lt;1&gt; &lt;2&gt; &lt;3&gt; 
---------------------------------------
12.1.3    | 0     | 0    | 0   -   0   

<B>index: </B><B>13.1</B><B> grade: </B><B>50.00% (2/4)</B><B> line: </B><B>185</B><B> source: </B><B>assign rd_resp = MEM_ctrl_rd_en ? rd_resp_r : rd_resp_reg       ;</B>

MEM_ctrl_rd_en ? rd_resp_r : rd_resp_reg<BR>
<B><</B>-----<B>1</B>------<B>></B>   <B><</B>---<B>2</B>---<B>></B>   <B><</B>----<B>3</B>----<B>></B>

index     | hit   | rval | &lt;1&gt; &lt;2&gt; &lt;3&gt; 
---------------------------------------
13.1.1    | 0     | 1    | 0   -   1   
13.1.2    | 0     | 1    | 1   1   -   

<B>index: </B><B>16.1</B><B> grade: </B><B>66.67% (2/3/2)</B><B> line: </B><B>217</B><B> source: </B><B>else if(((GLOBAL_MEM_INIT==1) || (GLOBAL_MEM_INIT==0))  && (MEM_ctrl_mem_init) && (counter<DEPTH))</B>

(((GLOBAL_MEM_INIT == 1) || (GLOBAL_MEM_INIT == 0)) && MEM_ctrl_mem_init) && (counter < DEPTH)<BR>
  <B><</B>---------<B>1</B>----------<B>></B>     <B><</B>------<B>2</B>------<B>></B>           <B><</B>-------<B>4</B>-------<B>></B>     <B><</B>-------<B>5</B>-------<B>></B>

index     | hit   | rval | &lt;1&gt; &lt;2&gt; &lt;4&gt; &lt;5&gt; 
-------------------------------------------
16.1.3    | 0     | 0    | -   -   -   0   

<B>index: </B><B>16.3</B><B> grade: </B><B>50.00% (1/2)</B><B> line: </B><B>217</B><B> source: </B><B>else if(((GLOBAL_MEM_INIT==1) || (GLOBAL_MEM_INIT==0))  && (MEM_ctrl_mem_init) && (counter<DEPTH))</B>

(counter < DEPTH)<BR>
 <B><</B>--<B>8</B>--<B>></B>   <B><</B>-<B>9</B>-<B>></B>

index     | hit   | &lt;8&gt; &lt;9&gt; 
-------------------------------- '<'
16.3.2    | 0     | lhs &gt;= rhs 

<B>index: </B><B>19.1</B><B> grade: </B><B>66.67% (2/3)</B><B> line: </B><B>258</B><B> source: </B><B>if(wr_addr_valid || rd_addr_valid)</B>

wr_addr_valid || rd_addr_valid<BR>
<B><</B>-----<B>1</B>-----<B>></B>    <B><</B>-----<B>2</B>-----<B>></B>

index     | hit   | &lt;1&gt; &lt;2&gt; 
---------------------------- '||'
19.1.3    | 0     | 0   0   

<B>index: </B><B>20.1</B><B> grade: </B><B>66.67% (2/3/2)</B><B> line: </B><B>260</B><B> source: </B><B>if(((GLOBAL_MEM_INIT==1)||(GLOBAL_MEM_INIT==0)) && (MEM_ctrl_mem_init)  && (counter<DEPTH))</B>

(((GLOBAL_MEM_INIT == 1) || (GLOBAL_MEM_INIT == 0)) && MEM_ctrl_mem_init) && (counter < DEPTH)<BR>
  <B><</B>---------<B>1</B>----------<B>></B>     <B><</B>------<B>2</B>------<B>></B>           <B><</B>-------<B>4</B>-------<B>></B>     <B><</B>-------<B>5</B>-------<B>></B>

index     | hit   | rval | &lt;1&gt; &lt;2&gt; &lt;4&gt; &lt;5&gt; 
-------------------------------------------
20.1.3    | 0     | 0    | -   -   -   0   

<B>index: </B><B>20.3</B><B> grade: </B><B>50.00% (1/2)</B><B> line: </B><B>260</B><B> source: </B><B>if(((GLOBAL_MEM_INIT==1)||(GLOBAL_MEM_INIT==0)) && (MEM_ctrl_mem_init)  && (counter<DEPTH))</B>

(counter < DEPTH)<BR>
 <B><</B>--<B>8</B>--<B>></B>   <B><</B>-<B>9</B>-<B>></B>

index     | hit   | &lt;8&gt; &lt;9&gt; 
-------------------------------- '<'
20.3.2    | 0     | lhs &gt;= rhs 

<B>index: </B><B>22.1</B><B> grade: </B><B>66.67% (2/3/2)</B><B> line: </B><B>282</B><B> source: </B><B>if(((GLOBAL_MEM_INIT==1)||(GLOBAL_MEM_INIT==0)) && (MEM_ctrl_mem_init) && (counter<DEPTH))</B>

(((GLOBAL_MEM_INIT == 1) || (GLOBAL_MEM_INIT == 0)) && MEM_ctrl_mem_init) && (counter < DEPTH)<BR>
  <B><</B>---------<B>1</B>----------<B>></B>     <B><</B>------<B>2</B>------<B>></B>           <B><</B>-------<B>4</B>-------<B>></B>     <B><</B>-------<B>5</B>-------<B>></B>

index     | hit   | rval | &lt;1&gt; &lt;2&gt; &lt;4&gt; &lt;5&gt; 
-------------------------------------------
22.1.3    | 0     | 0    | -   -   -   0   

<B>index: </B><B>22.3</B><B> grade: </B><B>50.00% (1/2)</B><B> line: </B><B>282</B><B> source: </B><B>if(((GLOBAL_MEM_INIT==1)||(GLOBAL_MEM_INIT==0)) && (MEM_ctrl_mem_init) && (counter<DEPTH))</B>

(counter < DEPTH)<BR>
 <B><</B>--<B>8</B>--<B>></B>   <B><</B>-<B>9</B>-<B>></B>

index     | hit   | &lt;8&gt; &lt;9&gt; 
-------------------------------- '<'
22.3.2    | 0     | lhs &gt;= rhs 

<B>index: </B><B>23.1</B><B> grade: </B><B>66.67% (2/3/2)</B><B> line: </B><B>319</B><B> source: </B><B>if(((GLOBAL_MEM_INIT==1)||(GLOBAL_MEM_INIT==0)) && (MEM_ctrl_mem_init) && (counter<DEPTH))</B>

(((GLOBAL_MEM_INIT == 1) || (GLOBAL_MEM_INIT == 0)) && MEM_ctrl_mem_init) && (counter < DEPTH)<BR>
  <B><</B>---------<B>1</B>----------<B>></B>     <B><</B>------<B>2</B>------<B>></B>           <B><</B>-------<B>4</B>-------<B>></B>     <B><</B>-------<B>5</B>-------<B>></B>

index     | hit   | rval | &lt;1&gt; &lt;2&gt; &lt;4&gt; &lt;5&gt; 
-------------------------------------------
23.1.3    | 0     | 0    | -   -   -   0   

<B>index: </B><B>23.3</B><B> grade: </B><B>50.00% (1/2)</B><B> line: </B><B>319</B><B> source: </B><B>if(((GLOBAL_MEM_INIT==1)||(GLOBAL_MEM_INIT==0)) && (MEM_ctrl_mem_init) && (counter<DEPTH))</B>

(counter < DEPTH)<BR>
 <B><</B>--<B>8</B>--<B>></B>   <B><</B>-<B>9</B>-<B>></B>

index     | hit   | &lt;8&gt; &lt;9&gt; 
-------------------------------- '<'
23.3.2    | 0     | lhs &gt;= rhs 

<B>index: </B><B>24.1</B><B> grade: </B><B>66.67% (2/3/1)</B><B> line: </B><B>336</B><B> source: </B><B>if((GLOBAL_MEM_INIT==0) && (MEM_ctrl_mem_init) && (counter<DEPTH))</B>

((GLOBAL_MEM_INIT == 0) && MEM_ctrl_mem_init) && (counter < DEPTH)<BR>
  <B><</B>------<B>1</B>------<B>></B>          <B><</B>-------<B>3</B>-------<B>></B>     <B><</B>-------<B>4</B>-------<B>></B>

index     | hit   | rval | &lt;1&gt; &lt;3&gt; &lt;4&gt; 
---------------------------------------
24.1.2    | 0     | 0    | -   -   0   

<B>index: </B><B>24.2</B><B> grade: </B><B>50.00% (1/2)</B><B> line: </B><B>336</B><B> source: </B><B>if((GLOBAL_MEM_INIT==0) && (MEM_ctrl_mem_init) && (counter<DEPTH))</B>

(counter < DEPTH)<BR>
 <B><</B>--<B>5</B>--<B>></B>   <B><</B>-<B>6</B>-<B>></B>

index     | hit   | &lt;5&gt; &lt;6&gt; 
-------------------------------- '<'
24.2.2    | 0     | lhs &gt;= rhs 

<B>index: </B><B>25.1</B><B> grade: </B><B>66.67% (2/3/1)</B><B> line: </B><B>340</B><B> source: </B><B>else if((GLOBAL_MEM_INIT==1) && (MEM_ctrl_mem_init) && (counter<DEPTH))</B>

((GLOBAL_MEM_INIT == 1) && MEM_ctrl_mem_init) && (counter < DEPTH)<BR>
 <B><</B>---------<B>1</B>----------<B>></B>    <B><</B>-------<B>2</B>-------<B>></B>     <B><</B>-------<B>3</B>-------<B>></B>

index     | hit   | &lt;1&gt; &lt;2&gt; &lt;3&gt; 
-------------------------------- '&&'
25.1.3    | 0     | -   -   0   

<B>index: </B><B>25.3</B><B> grade: </B><B>50.00% (1/2)</B><B> line: </B><B>340</B><B> source: </B><B>else if((GLOBAL_MEM_INIT==1) && (MEM_ctrl_mem_init) && (counter<DEPTH))</B>

(counter < DEPTH)<BR>
 <B><</B>--<B>6</B>--<B>></B>   <B><</B>-<B>7</B>-<B>></B>

index     | hit   | &lt;6&gt; &lt;7&gt; 
-------------------------------- '<'
25.3.2    | 0     | lhs &gt;= rhs 

<B>index: </B><B>26.1</B><B> grade: </B><B>66.67% (2/3/1)</B><B> line: </B><B>346</B><B> source: </B><B>BRAM_wr_data   =  wr_addr_valid ? BRAM_wr_data_w   : {DATA_WIDTH{1'b0}}       ;</B>

wr_addr_valid ? BRAM_wr_data_w : {DATA_WIDTH{1'b0}}<BR>
<B><</B>-----<B>1</B>-----<B>></B>   <B><</B>-----<B>2</B>------<B>></B>   <B><</B>-------<B>3</B>--------<B>></B>

index     | hit   | rval | &lt;1&gt; &lt;2&gt; &lt;3&gt; 
---------------------------------------
26.1.3    | 0     | 0    | 0   -   0   

<B>index: </B><B>27.1</B><B> grade: </B><B>66.67% (2/3)</B><B> line: </B><B>427</B><B> source: </B><B>if(i_pwrite && (i_paddr==10'd0))</B>

i_pwrite && (i_paddr == 10'd0)<BR>
<B><</B>--<B>1</B>---<B>></B>     <B><</B>--<B>2</B>--<B>></B>

index     | hit   | rval | &lt;1&gt; &lt;2&gt; 
-----------------------------------
27.1.1    | 0     | 1    | 1   0   


</PRE>
<A NAME="_Togglecov"></A>
<P class="detail_title">     Uncovered Toggle Detail Report, Instance Based</P>
<P class="fs"><A STYLE="float: right" class="namet" HREF="#_topcov">To Top</A></P><BR>

<TABLE class="detail_header"><TR class="detail"><TD>
<B>Instance name: </B>zmc_axi4_top.mem_ctrl_inst<BR>
<B>Type name: </B>mem_ctrl<BR>
<B>File name: </B><A HREF="/home/sgeuser33/Prajwal/memory_controller_with_ECC/MEM_ctrl_AXI/Memory_Controller_ECC.sv" TARGET="_blank">/home/sgeuser33/Prajwal/memory_controller_with_ECC/MEM_ctrl_AXI/Memory_Controller_ECC.sv</A><BR><B>Number of uncovered signal bits: </B>233 of 646<BR>
<B>Number of unreachable signal bits: </B>0<BR>
<B>Number of signal bits partially toggled(rise): </B>5 of 646<BR>
<B>Number of signal bits partially toggled(fall): </B>1 of 646<BR>


</TD></TR></TABLE>

<PRE class="detail_report_text">
Hit(Full)  Hit(Rise)  Hit(Fall)  Signal                    
-----------------------------------------------------------
0          1          0          MEM_ctrl_rstn             
0          0          0          wr_resp[1]                
0          0          0          wr_resp[0]                
0          0          0          rd_resp[1]                
0          0          0          rd_resp[0]                
0          0          0          BRAM_rd_addr[13]          
0          0          0          BRAM_rd_addr[12]          
0          0          0          o_ECC_STAUS_REG_ECC_STATUS[31] 
0          0          0          o_ECC_STAUS_REG_ECC_STATUS[30] 
0          0          0          o_ECC_STAUS_REG_ECC_STATUS[29] 
0          0          0          o_ECC_STAUS_REG_ECC_STATUS[28] 
0          0          0          o_ECC_STAUS_REG_ECC_STATUS[27] 
0          0          0          o_ECC_STAUS_REG_ECC_STATUS[26] 
0          0          0          o_ECC_STAUS_REG_ECC_STATUS[25] 
0          0          0          o_ECC_STAUS_REG_ECC_STATUS[24] 
0          0          0          o_ECC_STAUS_REG_ECC_STATUS[23] 
0          0          0          o_ECC_STAUS_REG_ECC_STATUS[22] 
0          0          0          o_ECC_STAUS_REG_ECC_STATUS[21] 
0          0          0          o_ECC_STAUS_REG_ECC_STATUS[20] 
0          0          0          o_ECC_STAUS_REG_ECC_STATUS[19] 
0          0          0          o_ECC_STAUS_REG_ECC_STATUS[18] 
0          0          0          o_ECC_STAUS_REG_ECC_STATUS[17] 
0          0          0          o_ECC_STAUS_REG_ECC_STATUS[16] 
0          0          0          o_ECC_STAUS_REG_ECC_STATUS[15] 
0          0          0          o_ECC_STAUS_REG_ECC_STATUS[14] 
0          0          0          o_ECC_STAUS_REG_ECC_STATUS[13] 
0          0          0          o_ECC_STAUS_REG_ECC_STATUS[12] 
0          0          0          o_ECC_STAUS_REG_ECC_STATUS[11] 
0          0          0          o_ECC_STAUS_REG_ECC_STATUS[10] 
0          0          0          o_ECC_STAUS_REG_ECC_STATUS[9] 
0          0          0          o_ECC_STAUS_REG_ECC_STATUS[8] 
0          0          0          o_ECC_STAUS_REG_ECC_STATUS[7] 
0          0          0          o_ECC_STAUS_REG_ECC_STATUS[6] 
0          0          0          o_ECC_STAUS_REG_ECC_STATUS[5] 
0          0          0          o_ECC_STAUS_REG_ECC_STATUS[4] 
0          0          0          o_ECC_STAUS_REG_ECC_STATUS[3] 
0          0          0          o_ECC_STAUS_REG_ECC_STATUS[2] 
0          1          0          o_ECC_STAUS_REG_ECC_STATUS[1] 
0          1          0          o_ECC_STAUS_REG_ECC_STATUS[0] 
0          0          0          i_pwdata[31]              
0          0          0          i_pwdata[30]              
0          0          0          i_pwdata[29]              
0          0          0          i_pwdata[28]              
0          0          0          i_pwdata[27]              
0          0          0          i_pwdata[26]              
0          0          0          i_pwdata[25]              
0          0          0          i_pwdata[24]              
0          0          0          i_pwdata[23]              
0          0          0          i_pwdata[22]              
0          0          0          i_pwdata[21]              
0          0          0          i_pwdata[20]              
0          0          0          i_pwdata[19]              
0          0          0          i_pwdata[18]              
0          0          0          i_pwdata[17]              
0          0          0          i_pwdata[16]              
0          0          0          i_pwdata[15]              
0          0          0          i_pwdata[14]              
0          0          0          i_pwdata[13]              
0          0          0          i_pwdata[12]              
0          0          0          i_pwdata[11]              
0          0          0          i_pwdata[10]              
0          0          0          i_pwdata[9]               
0          0          0          i_pwdata[8]               
0          0          0          i_pwdata[7]               
0          0          0          i_pwdata[6]               
0          0          0          i_pwdata[5]               
0          0          0          i_pwdata[4]               
0          0          0          i_pwdata[3]               
0          0          0          i_pwdata[2]               
0          0          0          i_pwdata[1]               
0          0          0          i_paddr[9]                
0          0          0          i_paddr[8]                
0          0          0          i_paddr[7]                
0          0          0          i_paddr[6]                
0          0          0          i_paddr[5]                
0          0          0          i_paddr[4]                
0          0          1          i_paddr[3]                
0          0          0          i_paddr[1]                
0          0          0          i_paddr[0]                
0          0          0          i_ECC_STAUS_REG_ECC_STATUS_clear 
0          0          0          wr_addr_w[13]             
0          0          0          wr_addr_w[12]             
0          0          0          rd_addr_w[13]             
0          0          0          rd_addr_w[12]             
0          0          0          ECC_en_w[31]              
0          0          0          ECC_en_w[30]              
0          0          0          ECC_en_w[29]              
0          0          0          ECC_en_w[28]              
0          0          0          ECC_en_w[27]              
0          0          0          ECC_en_w[26]              
0          0          0          ECC_en_w[25]              
0          0          0          ECC_en_w[24]              
0          0          0          ECC_en_w[23]              
0          0          0          ECC_en_w[22]              
0          0          0          ECC_en_w[21]              
0          0          0          ECC_en_w[20]              
0          0          0          ECC_en_w[19]              
0          0          0          ECC_en_w[18]              
0          0          0          ECC_en_w[17]              
0          0          0          ECC_en_w[16]              
0          0          0          ECC_en_w[15]              
0          0          0          ECC_en_w[14]              
0          0          0          ECC_en_w[13]              
0          0          0          ECC_en_w[12]              
0          0          0          ECC_en_w[11]              
0          0          0          ECC_en_w[10]              
0          0          0          ECC_en_w[9]               
0          0          0          ECC_en_w[8]               
0          0          0          ECC_en_w[7]               
0          0          0          ECC_en_w[6]               
0          0          0          ECC_en_w[5]               
0          0          0          ECC_en_w[4]               
0          0          0          ECC_en_w[3]               
0          0          0          ECC_en_w[2]               
0          0          0          ECC_en_w[1]               
0          1          0          ECC_en_w[0]               
0          0          0          ECC_status_w[31]          
0          0          0          ECC_status_w[30]          
0          0          0          ECC_status_w[29]          
0          0          0          ECC_status_w[28]          
0          0          0          ECC_status_w[27]          
0          0          0          ECC_status_w[26]          
0          0          0          ECC_status_w[25]          
0          0          0          ECC_status_w[24]          
0          0          0          ECC_status_w[23]          
0          0          0          ECC_status_w[22]          
0          0          0          ECC_status_w[21]          
0          0          0          ECC_status_w[20]          
0          0          0          ECC_status_w[19]          
0          0          0          ECC_status_w[18]          
0          0          0          ECC_status_w[17]          
0          0          0          ECC_status_w[16]          
0          0          0          ECC_status_w[15]          
0          0          0          ECC_status_w[14]          
0          0          0          ECC_status_w[13]          
0          0          0          ECC_status_w[12]          
0          0          0          ECC_status_w[11]          
0          0          0          ECC_status_w[10]          
0          0          0          ECC_status_w[9]           
0          0          0          ECC_status_w[8]           
0          0          0          ECC_status_w[7]           
0          0          0          ECC_status_w[6]           
0          0          0          ECC_status_w[5]           
0          0          0          ECC_status_w[4]           
0          0          0          ECC_status_w[3]           
0          0          0          ECC_status_w[2]           
0          0          0          data_valid_w              
0          0          0          i_paddr_w[9]              
0          0          0          i_paddr_w[8]              
0          0          0          i_paddr_w[7]              
0          0          0          i_paddr_w[6]              
0          0          0          i_paddr_w[5]              
0          0          0          i_paddr_w[4]              
0          0          0          i_paddr_w[3]              
0          0          0          i_paddr_w[2]              
0          0          0          i_paddr_w[1]              
0          0          0          i_paddr_w[0]              
0          0          0          i_paddr_w2[9]             
0          0          0          i_paddr_w2[8]             
0          0          0          i_paddr_w2[7]             
0          0          0          i_paddr_w2[6]             
0          0          0          i_paddr_w2[5]             
0          0          0          i_paddr_w2[4]             
0          0          0          i_paddr_w2[1]             
0          0          0          i_paddr_w2[0]             
0          0          0          i_pwdata_w2[31]           
0          0          0          i_pwdata_w2[30]           
0          0          0          i_pwdata_w2[29]           
0          0          0          i_pwdata_w2[28]           
0          0          0          i_pwdata_w2[27]           
0          0          0          i_pwdata_w2[26]           
0          0          0          i_pwdata_w2[25]           
0          0          0          i_pwdata_w2[24]           
0          0          0          i_pwdata_w2[23]           
0          0          0          i_pwdata_w2[22]           
0          0          0          i_pwdata_w2[21]           
0          0          0          i_pwdata_w2[20]           
0          0          0          i_pwdata_w2[19]           
0          0          0          i_pwdata_w2[18]           
0          0          0          i_pwdata_w2[17]           
0          0          0          i_pwdata_w2[16]           
0          0          0          i_pwdata_w2[15]           
0          0          0          i_pwdata_w2[14]           
0          0          0          i_pwdata_w2[13]           
0          0          0          i_pwdata_w2[12]           
0          0          0          i_pwdata_w2[11]           
0          0          0          i_pwdata_w2[10]           
0          0          0          i_pwdata_w2[9]            
0          0          0          i_pwdata_w2[8]            
0          0          0          i_pwdata_w2[7]            
0          0          0          i_pwdata_w2[6]            
0          0          0          i_pwdata_w2[5]            
0          0          0          i_pwdata_w2[4]            
0          0          0          i_pwdata_w2[3]            
0          0          0          i_pwdata_w2[2]            
0          0          0          ECC_irq_en_w[31]          
0          0          0          ECC_irq_en_w[30]          
0          0          0          ECC_irq_en_w[29]          
0          0          0          ECC_irq_en_w[28]          
0          0          0          ECC_irq_en_w[27]          
0          0          0          ECC_irq_en_w[26]          
0          0          0          ECC_irq_en_w[25]          
0          0          0          ECC_irq_en_w[24]          
0          0          0          ECC_irq_en_w[23]          
0          0          0          ECC_irq_en_w[22]          
0          0          0          ECC_irq_en_w[21]          
0          0          0          ECC_irq_en_w[20]          
0          0          0          ECC_irq_en_w[19]          
0          0          0          ECC_irq_en_w[18]          
0          0          0          ECC_irq_en_w[17]          
0          0          0          ECC_irq_en_w[16]          
0          0          0          ECC_irq_en_w[15]          
0          0          0          ECC_irq_en_w[14]          
0          0          0          ECC_irq_en_w[13]          
0          0          0          ECC_irq_en_w[12]          
0          0          0          ECC_irq_en_w[11]          
0          0          0          ECC_irq_en_w[10]          
0          0          0          ECC_irq_en_w[9]           
0          0          0          ECC_irq_en_w[8]           
0          0          0          ECC_irq_en_w[7]           
0          0          0          ECC_irq_en_w[6]           
0          0          0          ECC_irq_en_w[5]           
0          0          0          ECC_irq_en_w[4]           
0          0          0          ECC_irq_en_w[3]           
0          0          0          ECC_irq_en_w[2]           
0          0          0          ECC_irq_en_w[1]           
0          1          0          ECC_irq_en_w[0]           
0          0          0          wr_addr_valid             
0          0          0          rd_addr_valid             
0          0          0          wr_resp_r                 
0          0          0          wr_resp_reg               
0          0          0          rd_resp_r                 
0          0          0          rd_resp_reg               

</PRE>
<A NAME="_Fsmcov"></A>
<P class="detail_title">     Uncovered Fsm Detail Report, Instance Based</P>
<P class="fs"><A STYLE="float: right" class="namet" HREF="#_topcov">To Top</A></P><BR>

<TABLE class="detail_header"><TR class="detail"><TD>
<B>Instance name: </B>zmc_axi4_top.mem_ctrl_inst<BR>
<B>Type name: </B>mem_ctrl<BR>
<B>File name: </B><A HREF="/home/sgeuser33/Prajwal/memory_controller_with_ECC/MEM_ctrl_AXI/Memory_Controller_ECC.sv" TARGET="_blank">/home/sgeuser33/Prajwal/memory_controller_with_ECC/MEM_ctrl_AXI/Memory_Controller_ECC.sv</A><BR>

</TD></TR></TABLE>

<PRE class="detail_report_text">

0 items found

</PRE>
<A NAME="_Assertioncov"></A>
<P class="detail_title">     Uncovered Assertion Detail Report, Instance Based</P>
<P class="fs"><A STYLE="float: right" class="namet" HREF="#_topcov">To Top</A></P><BR>

<TABLE class="detail_header"><TR class="detail"><TD>
<B>Instance name: </B>zmc_axi4_top.mem_ctrl_inst<BR>
<B>Type name: </B>mem_ctrl<BR>
<B>File name: </B><A HREF="/home/sgeuser33/Prajwal/memory_controller_with_ECC/MEM_ctrl_AXI/Memory_Controller_ECC.sv" TARGET="_blank">/home/sgeuser33/Prajwal/memory_controller_with_ECC/MEM_ctrl_AXI/Memory_Controller_ECC.sv</A><BR><B>Number of uncovered assertions: </B>0 of 0<BR>


</TD></TR></TABLE>

<PRE class="detail_report_text">
Finished Failed Assertion                      Line  Source Code                    
------------------------------------------------------------------------------------

0 items found

</PRE>
<A NAME="_CoverGroupcov"></A>
<P class="detail_title">     Covered+Uncovered+Excluded+UNR CoverGroup Detail Report, Instance Based</P>
<P class="fs"><A STYLE="float: right" class="namet" HREF="#_topcov">To Top</A></P><BR>

<TABLE class="detail_header"><TR class="detail"><TD>
<B>Instance name: </B>zmc_axi4_top.mem_ctrl_inst<BR>
<B>Type name: </B>mem_ctrl<BR>
<B>File name: </B><A HREF="/home/sgeuser33/Prajwal/memory_controller_with_ECC/MEM_ctrl_AXI/Memory_Controller_ECC.sv" TARGET="_blank">/home/sgeuser33/Prajwal/memory_controller_with_ECC/MEM_ctrl_AXI/Memory_Controller_ECC.sv</A><BR><B>Number of covered cover bins: </B>0 of 0<BR>
<B>Number of uncovered cover bins: </B>0 of 0<BR>
<B>Number of excluded cover bins: </B>0<BR>


</TD></TR></TABLE>

</TD></TR></TABLE>

<PRE class="detail_report_text">

0 items found

</PRE>
