// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and OpenCL
// Version: 2019.2
// Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module pqcrystals_dilithium_29 (
        ap_ready,
        a,
        ap_return_0,
        ap_return_1
);


output   ap_ready;
input  [31:0] a;
output  [31:0] ap_return_0;
output  [31:0] ap_return_1;

wire   [31:0] add_ln42_fu_50_p2;
wire  signed [24:0] trunc_ln_fu_56_p4;
wire  signed [31:0] grp_fu_163_p3;
wire  signed [7:0] trunc_ln5_fu_70_p4;
wire  signed [8:0] sext_ln47_fu_79_p1;
wire   [8:0] sub_ln48_fu_83_p2;
wire   [0:0] tmp_fu_89_p3;
wire   [0:0] xor_ln48_fu_97_p2;
wire   [7:0] select_ln48_fu_103_p3;
wire  signed [7:0] a1_1_fu_111_p2;
wire  signed [31:0] grp_fu_172_p3;
(* use_dsp48 = "no" *) wire   [31:0] sub_ln52_fu_125_p2;
wire   [0:0] tmp_637_fu_130_p3;
wire   [31:0] select_ln52_fu_138_p3;
wire  signed [31:0] sext_ln48_1_fu_121_p1;
(* use_dsp48 = "no" *) wire   [31:0] sub_ln52_1_fu_146_p2;
wire   [14:0] grp_fu_163_p0;
wire   [24:0] grp_fu_163_p2;
wire  signed [18:0] grp_fu_172_p0;

crypto_sign_mac_mjbC #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 15 ),
    .din1_WIDTH( 25 ),
    .din2_WIDTH( 25 ),
    .dout_WIDTH( 32 ))
crypto_sign_mac_mjbC_U88(
    .din0(grp_fu_163_p0),
    .din1(trunc_ln_fu_56_p4),
    .din2(grp_fu_163_p2),
    .dout(grp_fu_163_p3)
);

crypto_sign_mac_mkbM #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 19 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
crypto_sign_mac_mkbM_U89(
    .din0(grp_fu_172_p0),
    .din1(a1_1_fu_111_p2),
    .din2(a),
    .dout(grp_fu_172_p3)
);

assign a1_1_fu_111_p2 = (trunc_ln5_fu_70_p4 & select_ln48_fu_103_p3);

assign add_ln42_fu_50_p2 = (32'd127 + a);

assign ap_ready = 1'b1;

assign ap_return_0 = sext_ln48_1_fu_121_p1;

assign ap_return_1 = sub_ln52_1_fu_146_p2;

assign grp_fu_163_p0 = 32'd11275;

assign grp_fu_163_p2 = 32'd8388608;

assign grp_fu_172_p0 = 27'd134027264;

assign select_ln48_fu_103_p3 = ((xor_ln48_fu_97_p2[0:0] === 1'b1) ? 8'd255 : 8'd0);

assign select_ln52_fu_138_p3 = ((tmp_637_fu_130_p3[0:0] === 1'b1) ? 32'd8380417 : 32'd0);

assign sext_ln47_fu_79_p1 = trunc_ln5_fu_70_p4;

assign sext_ln48_1_fu_121_p1 = a1_1_fu_111_p2;

assign sub_ln48_fu_83_p2 = ($signed(9'd43) - $signed(sext_ln47_fu_79_p1));

assign sub_ln52_1_fu_146_p2 = ($signed(grp_fu_172_p3) - $signed(select_ln52_fu_138_p3));

assign sub_ln52_fu_125_p2 = ($signed(32'd4190208) - $signed(grp_fu_172_p3));

assign tmp_637_fu_130_p3 = sub_ln52_fu_125_p2[32'd31];

assign tmp_fu_89_p3 = sub_ln48_fu_83_p2[32'd8];

assign trunc_ln5_fu_70_p4 = {{grp_fu_163_p3[31:24]}};

assign trunc_ln_fu_56_p4 = {{add_ln42_fu_50_p2[31:7]}};

assign xor_ln48_fu_97_p2 = (tmp_fu_89_p3 ^ 1'd1);

endmodule //pqcrystals_dilithium_29
