module core
(
input clk, 
input [15:0] din,
input rst,
output [15:0] dout,
output wr,
output [15:0] addr
);

parameter RESET_VECTOR = 16'hff;

reg [15:0] IR;
reg [15:0] PC = RESET_VECTOR;
reg fetch_decode_state;
//Fetch decode logic

always@(posedge clk or negedge rst)
begin
	if(rst)
	begin
		PC = RESET_VECTOR;
		IR = 16'h0;
		fetch_decode_state = 1'b0;
	end
	else
	begin
		PC = PC + 1;
		fetch_decode_state = ~fetch_decode_state
	end
end

assign addr = PC;
endmodule 