dont_use_io iocell 1 0
dont_use_io iocell 1 1
dont_use_io iocell 1 3
set_location "\SPI_1:BSPIS:RxStsReg\" statusicell 3 0 4 
set_location "\SPI_1:BSPIS:inv_ss\" macrocell 2 4 1 3
set_location "\UART_1:BUART:tx_status_0\" macrocell 3 1 1 2
set_location "\UART_1:BUART:sTX:TxShifter:u0\" datapathcell 3 1 2 
set_location "\UART_1:BUART:sRX:RxBitCounter\" count7cell 0 1 7 
set_location "\Delay_Timer:TimerUDB:rstSts:stsreg\" statusicell 1 1 4 
set_location "\UART_1:BUART:rx_status_4\" macrocell 0 0 1 3
set_location "\Timer_Sonar:TimerUDB:sT24:timerdp:u2\" datapathcell 3 2 2 
set_location "\UART_1:BUART:rx_postpoll\" macrocell 0 0 0 1
set_location "\PWM_WaSens:PWMUDB:genblk8:stsreg\" statusicell 2 0 4 
set_location "\Delay_Timer:TimerUDB:sT16:timerdp:u0\" datapathcell 2 1 2 
set_location "\SPI_1:BSPIS:mosi_buf_overrun\" macrocell 2 3 1 1
set_location "\Timer_Sonar:TimerUDB:sT24:timerdp:u1\" datapathcell 3 3 2 
set_location "\UART_1:BUART:tx_bitclk\" macrocell 2 3 1 2
set_location "\SPI_1:BSPIS:mosi_tmp\" macrocell 2 4 0 1
set_location "\Timer_Sonar:TimerUDB:status_tc\" macrocell 3 2 1 1
set_location "\SPI_1:BSPIS:mosi_buf_overrun_fin\" macrocell 2 0 0 1
set_location "\SPI_1:BSPIS:dpcounter_one_reg\" macrocell 2 3 0 1
set_location "\UART_1:BUART:rx_state_3\" macrocell 0 1 1 1
set_location "\UART_1:BUART:rx_state_stop1_reg\" macrocell 1 0 0 0
set_location "\UART_1:BUART:sRX:RxSts\" statusicell 0 0 4 
set_location "\PWM_WaSens:PWMUDB:prevCompare1\" macrocell 2 0 1 0
set_location "\PWM_WaSens:PWMUDB:status_2\" macrocell 2 0 0 2
set_location "\Timer_Sonar:TimerUDB:rstSts:stsreg\" statusicell 3 2 4 
set_location "\SPI_1:BSPIS:sR8:Dp:u0\" datapathcell 2 4 2 
set_location "\UART_1:BUART:rx_last\" macrocell 0 0 0 3
set_location "\SPI_1:BSPIS:rx_buf_overrun\" macrocell 2 0 1 2
set_location "\UART_1:BUART:sRX:RxShifter:u0\" datapathcell 0 0 2 
set_location "\SPI_1:BSPIS:mosi_to_dp\" macrocell 2 4 1 0
set_location "\Delay_Timer:TimerUDB:sT16:timerdp:u1\" datapathcell 1 1 2 
set_location "\UART_1:BUART:pollcount_1\" macrocell 0 0 0 0
set_location "\UART_1:BUART:tx_state_2\" macrocell 2 1 0 0
set_location "\Delay_Timer:TimerUDB:status_tc\" macrocell 1 1 1 0
set_location "\PWM_WaSens:PWMUDB:sP8:pwmdp:u0\" datapathcell 2 0 2 
set_location "\SPI_1:BSPIS:rx_status_4\" macrocell 3 0 0 1
set_location "\PWM_WaSens:PWMUDB:runmode_enable\" macrocell 2 0 1 1
set_location "Net_359" macrocell 2 0 0 0
set_location "\SPI_1:BSPIS:tx_status_0\" macrocell 2 2 0 1
set_location "\UART_1:BUART:rx_state_0\" macrocell 0 1 1 2
set_location "\UART_1:BUART:pollcount_0\" macrocell 0 0 0 2
set_location "\UART_1:BUART:rx_bitclk_enable\" macrocell 0 1 0 2
set_location "\Timer_Sonar:TimerUDB:sT24:timerdp:u0\" datapathcell 2 3 2 
set_location "\UART_1:BUART:rx_status_5\" macrocell 0 0 1 1
set_location "__ONE__" macrocell 3 0 1 1
set_location "Net_331" macrocell 2 1 1 1
set_location "\UART_1:BUART:txn\" macrocell 3 1 0 2
set_location "\UART_1:BUART:rx_load_fifo\" macrocell 0 0 1 0
set_location "\UART_1:BUART:sTX:sCLOCK:TxBitClkGen\" datapathcell 2 2 2 
set_location "\UART_1:BUART:counter_load_not\" macrocell 2 2 1 2
set_location "\SPI_1:BSPIS:byte_complete\" macrocell 2 2 1 3
set_location "\UART_1:BUART:rx_state_2\" macrocell 0 1 1 0
set_location "Net_407" macrocell 2 4 0 0
set_location "\SPI_1:BSPIS:tx_load\" macrocell 2 4 0 2
set_location "\UART_1:BUART:tx_state_0\" macrocell 3 3 1 2
set_location "\UART_1:BUART:tx_status_2\" macrocell 3 1 1 3
set_location "\UART_1:BUART:sTX:TxSts\" statusicell 3 1 4 
set_location "\SPI_1:BSPIS:BitCounter\" count7cell 2 4 7 
set_location "\SPI_1:BSPIS:TxStsReg\" statusicell 2 2 4 
set_location "\UART_1:BUART:tx_state_1\" macrocell 2 2 0 3
set_location "\UART_1:BUART:tx_ctrl_mark_last\" macrocell 1 0 1 3
set_location "\UART_1:BUART:rx_status_3\" macrocell 0 1 0 1
set_location "\UART_1:BUART:rx_counter_load\" macrocell 1 0 1 0
set_location "\PWM_WaSens:PWMUDB:status_0\" macrocell 2 0 1 3
set_location "\SPI_1:BSPIS:sync_4\" synccell 2 3 5 0
# Note: port 12 is the logical name for port 7
set_io "Rx_1(0)" iocell 12 6
set_io "Pin_Y3(0)" iocell 2 0
set_location "\SPI_1:BSPIS:sync_3\" synccell 2 3 5 1
set_io "Slave_mosi(0)" iocell 0 0
set_location "\Timer_StepperX:TimerHW\" timercell -1 -1 0
set_location "\Timer_StepperY:TimerHW\" timercell -1 -1 1
set_io "Slave_clk(0)" iocell 0 1
set_location "\SPI_1:BSPIS:sync_1\" synccell 2 3 5 2
set_location "\PWM_WaSens:PWMUDB:genblk1:ctrlreg\" controlcell 2 0 6 
set_location "\ADC_SAR_WaSens:IRQ\" interrupt -1 -1 7
set_location "\ADC_Moisture:IRQ\" interrupt -1 -1 6
set_io "Slave_Miso(0)" iocell 1 4
set_location "\SPI_1:BSPIS:sync_2\" synccell 2 3 5 3
set_io "ss(0)" iocell 0 5
set_location "\Delay_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\" controlcell 2 1 6 
set_io "Pin_ISR_WaSens(0)" iocell 0 6
set_io "Pin_X3(0)" iocell 2 3
set_location "\ADC_Moisture:ADC_SAR\" sarcell -1 -1 0
set_io "Echo_2(0)" iocell 0 7
set_location "\ADC_SAR_WaSens:ADC_SAR\" sarcell -1 -1 1
set_io "Pin_PWM_WaSens(0)" iocell 1 2
# Note: port 12 is the logical name for port 7
set_io "Tx_1(0)" iocell 12 7
set_location "ClockBlock" clockblockcell -1 -1 0
set_location "ISR_delay" interrupt -1 -1 1
set_location "ISR_uart" interrupt -1 -1 4
set_location "\SPI_1:RxInternalInterrupt\" interrupt -1 -1 8
set_location "SPI_ISR" interrupt -1 -1 5
set_io "Pin_1(0)" iocell 1 7
set_io "Trigger_1(0)" iocell 1 6
set_io "Trigger_2(0)" iocell 2 6
set_io "\ADC_Moisture:Bypass(0)\" iocell 0 4
set_io "Moisture_Analog_Input(0)" iocell 0 3
set_io "Pin_Low_WL(0)" iocell 2 7
set_io "Pin_X1(0)" iocell 2 5
set_io "Pin_Y1(0)" iocell 2 2
set_io "Pin_X2(0)" iocell 2 4
set_io "Pin_Y2(0)" iocell 2 1
set_io "\ADC_SAR_WaSens:Bypass(0)\" iocell 0 2
# Note: port 15 is the logical name for port 8
set_io "Pin_ADC_WaSens(0)" iocell 15 1
set_io "Pin_WaterPump(0)" iocell 3 0
set_io "SPI_read_req(0)" iocell 3 1
set_location "\Timer_Sonar:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\" controlcell 3 3 6 
set_location "ISR_WaterLevel" interrupt -1 -1 0
set_location "ISR_stepperY" interrupt -1 -1 3
set_location "ISR_stepperX" interrupt -1 -1 2
set_io "Echo_1(0)" iocell 1 5
