Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/lcyvivadohh/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 76d49784a5bc495282cc5c97fed88f26 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot sim_top_sv_behav xil_defaultlib.sim_top_sv xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "D:/Desktop/sramCpu/sramCpu.srcs/sources_1/imports/cpuSramTb/CpuNoIsa.sv" Line 4. Module Cpu doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "../../../../sramCpu.srcs/sources_1/imports/cpuSramTb/decoder.sv" Line 3. Module decoder doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.arb_if
Compiling module xil_defaultlib.decoder
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.monitor
Compiling module xil_defaultlib.Cpu
Compiling module xil_defaultlib.sim_top_sv
Compiling module xil_defaultlib.glbl
Built simulation snapshot sim_top_sv_behav
