#-----------------------------------------------------------
# Vivado v2013.3 (64-bit)
# SW Build 329390 on Wed Oct 16 18:26:55 MDT 2013
# IP Build 192953 on Wed Oct 16 08:44:02 MDT 2013
# Start of session at: Tue Mar 25 15:28:34 2014
# Process ID: 20734
# Log file: /home/sf306/phd_codebase/FPL2014/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.runs/synth_1/vivado_activity_thread.rds
# Journal file: /home/sf306/phd_codebase/FPL2014/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.runs/synth_1/vivado.jou
#-----------------------------------------------------------
INFO: [Common 17-78] Attempting to get a license: Implementation
INFO: [Common 17-81] Feature available: Implementation
INFO: [Device 21-36] Loading parts and site information from /opt/Xilinx/2013.3/Vivado/2013.3/data/parts/arch.xml
Parsing RTL primitives file [/opt/Xilinx/2013.3/Vivado/2013.3/data/parts/xilinx/rtl/prims/rtl_prims.xml]
Finished parsing RTL primitives file [/opt/Xilinx/2013.3/Vivado/2013.3/data/parts/xilinx/rtl/prims/rtl_prims.xml]
source vivado_activity_thread.tcl
# set_msg_config -id {HDL 9-1061} -limit 100000
# set_msg_config -id {HDL 9-1654} -limit 100000
# create_project -in_memory -part xc7z020clg484-1
# set_property target_language Verilog [current_project]
# set_param project.compositeFile.enableAutoGeneration 0
# add_files /home/sf306/phd_codebase/FPL2014/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.runs/vivado_activity_thread_ap_fcmp_1_no_dsp_synth_1/vivado_activity_thread_ap_fcmp_1_no_dsp.dcp
# set_property used_in_implementation false [get_files /home/sf306/phd_codebase/FPL2014/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.runs/vivado_activity_thread_ap_fcmp_1_no_dsp_synth_1/vivado_activity_thread_ap_fcmp_1_no_dsp.dcp]
# set_property use_blackbox_stub false [get_files /home/sf306/phd_codebase/FPL2014/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.runs/vivado_activity_thread_ap_fcmp_1_no_dsp_synth_1/vivado_activity_thread_ap_fcmp_1_no_dsp.dcp]
# add_files /home/sf306/phd_codebase/FPL2014/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.runs/vivado_activity_thread_ap_faddfsub_3_full_dsp_synth_1/vivado_activity_thread_ap_faddfsub_3_full_dsp.dcp
# set_property used_in_implementation false [get_files /home/sf306/phd_codebase/FPL2014/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.runs/vivado_activity_thread_ap_faddfsub_3_full_dsp_synth_1/vivado_activity_thread_ap_faddfsub_3_full_dsp.dcp]
# set_property use_blackbox_stub false [get_files /home/sf306/phd_codebase/FPL2014/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.runs/vivado_activity_thread_ap_faddfsub_3_full_dsp_synth_1/vivado_activity_thread_ap_faddfsub_3_full_dsp.dcp]
# add_files /home/sf306/phd_codebase/FPL2014/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.runs/vivado_activity_thread_ap_fmul_2_max_dsp_synth_1/vivado_activity_thread_ap_fmul_2_max_dsp.dcp
# set_property used_in_implementation false [get_files /home/sf306/phd_codebase/FPL2014/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.runs/vivado_activity_thread_ap_fmul_2_max_dsp_synth_1/vivado_activity_thread_ap_fmul_2_max_dsp.dcp]
# set_property use_blackbox_stub false [get_files /home/sf306/phd_codebase/FPL2014/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.runs/vivado_activity_thread_ap_fmul_2_max_dsp_synth_1/vivado_activity_thread_ap_fmul_2_max_dsp.dcp]
# add_files /home/sf306/phd_codebase/FPL2014/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.runs/vivado_activity_thread_ap_fexp_7_full_dsp_synth_1/vivado_activity_thread_ap_fexp_7_full_dsp.dcp
# set_property used_in_implementation false [get_files /home/sf306/phd_codebase/FPL2014/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.runs/vivado_activity_thread_ap_fexp_7_full_dsp_synth_1/vivado_activity_thread_ap_fexp_7_full_dsp.dcp]
# set_property use_blackbox_stub false [get_files /home/sf306/phd_codebase/FPL2014/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.runs/vivado_activity_thread_ap_fexp_7_full_dsp_synth_1/vivado_activity_thread_ap_fexp_7_full_dsp.dcp]
# read_verilog {
#   /home/sf306/phd_codebase/FPL2014/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_fcmp_1_no_dsp/vivado_activity_thread_ap_fcmp_1_no_dsp_stub.v
#   /home/sf306/phd_codebase/FPL2014/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_faddfsub_3_full_dsp/vivado_activity_thread_ap_faddfsub_3_full_dsp_stub.v
#   /home/sf306/phd_codebase/FPL2014/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_fmul_2_max_dsp/vivado_activity_thread_ap_fmul_2_max_dsp_stub.v
#   /home/sf306/phd_codebase/FPL2014/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_fexp_7_full_dsp/vivado_activity_thread_ap_fexp_7_full_dsp_stub.v
# }
# read_vhdl {
#   /home/sf306/phd_codebase/FPL2014/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/vivado_activity_thread_fmul_32ns_32ns_32_4_max_dsp.vhd
#   /home/sf306/phd_codebase/FPL2014/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/vivado_activity_thread_fexp_32ns_32ns_32_9_full_dsp.vhd
#   /home/sf306/phd_codebase/FPL2014/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/vivado_activity_thread_fcmp_32ns_32ns_1_3.vhd
#   /home/sf306/phd_codebase/FPL2014/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/vivado_activity_thread_faddfsub_32ns_32ns_32_5_full_dsp.vhd
#   /home/sf306/phd_codebase/FPL2014/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/vivado_activity_thread.vhd
# }
# read_xdc /home/sf306/phd_codebase/FPL2014/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/vivado_activity_thread.xdc
# set_property used_in_implementation false [get_files /home/sf306/phd_codebase/FPL2014/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/vivado_activity_thread.xdc]
# read_xdc dont_buffer.xdc
# set_property used_in_implementation false [get_files dont_buffer.xdc]
# set_param synth.vivado.isSynthRun true
# set_property webtalk.parent_dir /home/sf306/phd_codebase/FPL2014/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.data/wt [current_project]
# set_property parent.project_dir /home/sf306/phd_codebase/FPL2014/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl [current_project]
# synth_design -top vivado_activity_thread -part xc7z020clg484-1 -no_lc -no_iobuf -mode out_of_context
Command: synth_design -top vivado_activity_thread -part xc7z020clg484-1 -no_lc -no_iobuf -mode out_of_context

Starting synthesis...

INFO: [Common 17-347] Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 747.289 ; gain = 143.980
INFO: [Synth 8-638] synthesizing module 'vivado_activity_thread' [/home/sf306/phd_codebase/FPL2014/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/vivado_activity_thread.vhd:35]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 5 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'vivado_activity_thread_faddfsub_32ns_32ns_32_5_full_dsp' declared at '/home/sf306/phd_codebase/FPL2014/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/vivado_activity_thread_faddfsub_32ns_32ns_32_5_full_dsp.vhd:11' bound to instance 'vivado_activity_thread_faddfsub_32ns_32ns_32_5_full_dsp_U1' of component 'vivado_activity_thread_faddfsub_32ns_32ns_32_5_full_dsp' [/home/sf306/phd_codebase/FPL2014/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/vivado_activity_thread.vhd:196]
INFO: [Synth 8-638] synthesizing module 'vivado_activity_thread_faddfsub_32ns_32ns_32_5_full_dsp' [/home/sf306/phd_codebase/FPL2014/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/vivado_activity_thread_faddfsub_32ns_32ns_32_5_full_dsp.vhd:30]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 5 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'vivado_activity_thread_ap_faddfsub_3_full_dsp' declared at '/home/sf306/phd_codebase/FPL2014/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_faddfsub_3_full_dsp/vivado_activity_thread_ap_faddfsub_3_full_dsp_stub.v:16' bound to instance 'vivado_activity_thread_ap_faddfsub_3_full_dsp_u' of component 'vivado_activity_thread_ap_faddfsub_3_full_dsp' [/home/sf306/phd_codebase/FPL2014/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/vivado_activity_thread_faddfsub_32ns_32ns_32_5_full_dsp.vhd:62]
INFO: [Synth 8-638] synthesizing module 'vivado_activity_thread_ap_faddfsub_3_full_dsp' [/home/sf306/phd_codebase/FPL2014/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_faddfsub_3_full_dsp/vivado_activity_thread_ap_faddfsub_3_full_dsp_stub.v:16]
INFO: [Synth 8-256] done synthesizing module 'vivado_activity_thread_faddfsub_32ns_32ns_32_5_full_dsp' (1#1) [/home/sf306/phd_codebase/FPL2014/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/vivado_activity_thread_faddfsub_32ns_32ns_32_5_full_dsp.vhd:30]
	Parameter ID bound to: 2 - type: integer 
	Parameter NUM_STAGE bound to: 4 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'vivado_activity_thread_fmul_32ns_32ns_32_4_max_dsp' declared at '/home/sf306/phd_codebase/FPL2014/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/vivado_activity_thread_fmul_32ns_32ns_32_4_max_dsp.vhd:11' bound to instance 'vivado_activity_thread_fmul_32ns_32ns_32_4_max_dsp_U2' of component 'vivado_activity_thread_fmul_32ns_32ns_32_4_max_dsp' [/home/sf306/phd_codebase/FPL2014/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/vivado_activity_thread.vhd:212]
INFO: [Synth 8-638] synthesizing module 'vivado_activity_thread_fmul_32ns_32ns_32_4_max_dsp' [/home/sf306/phd_codebase/FPL2014/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/vivado_activity_thread_fmul_32ns_32ns_32_4_max_dsp.vhd:29]
	Parameter ID bound to: 2 - type: integer 
	Parameter NUM_STAGE bound to: 4 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'vivado_activity_thread_ap_fmul_2_max_dsp' declared at '/home/sf306/phd_codebase/FPL2014/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_fmul_2_max_dsp/vivado_activity_thread_ap_fmul_2_max_dsp_stub.v:16' bound to instance 'vivado_activity_thread_ap_fmul_2_max_dsp_u' of component 'vivado_activity_thread_ap_fmul_2_max_dsp' [/home/sf306/phd_codebase/FPL2014/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/vivado_activity_thread_fmul_32ns_32ns_32_4_max_dsp.vhd:56]
INFO: [Synth 8-638] synthesizing module 'vivado_activity_thread_ap_fmul_2_max_dsp' [/home/sf306/phd_codebase/FPL2014/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_fmul_2_max_dsp/vivado_activity_thread_ap_fmul_2_max_dsp_stub.v:16]
INFO: [Synth 8-256] done synthesizing module 'vivado_activity_thread_fmul_32ns_32ns_32_4_max_dsp' (2#1) [/home/sf306/phd_codebase/FPL2014/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/vivado_activity_thread_fmul_32ns_32ns_32_4_max_dsp.vhd:29]
	Parameter ID bound to: 3 - type: integer 
	Parameter NUM_STAGE bound to: 3 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'vivado_activity_thread_fcmp_32ns_32ns_1_3' declared at '/home/sf306/phd_codebase/FPL2014/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/vivado_activity_thread_fcmp_32ns_32ns_1_3.vhd:11' bound to instance 'vivado_activity_thread_fcmp_32ns_32ns_1_3_U3' of component 'vivado_activity_thread_fcmp_32ns_32ns_1_3' [/home/sf306/phd_codebase/FPL2014/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/vivado_activity_thread.vhd:227]
INFO: [Synth 8-638] synthesizing module 'vivado_activity_thread_fcmp_32ns_32ns_1_3' [/home/sf306/phd_codebase/FPL2014/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/vivado_activity_thread_fcmp_32ns_32ns_1_3.vhd:30]
	Parameter ID bound to: 3 - type: integer 
	Parameter NUM_STAGE bound to: 3 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'vivado_activity_thread_ap_fcmp_1_no_dsp' declared at '/home/sf306/phd_codebase/FPL2014/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_fcmp_1_no_dsp/vivado_activity_thread_ap_fcmp_1_no_dsp_stub.v:16' bound to instance 'vivado_activity_thread_ap_fcmp_1_no_dsp_u' of component 'vivado_activity_thread_ap_fcmp_1_no_dsp' [/home/sf306/phd_codebase/FPL2014/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/vivado_activity_thread_fcmp_32ns_32ns_1_3.vhd:79]
INFO: [Synth 8-638] synthesizing module 'vivado_activity_thread_ap_fcmp_1_no_dsp' [/home/sf306/phd_codebase/FPL2014/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_fcmp_1_no_dsp/vivado_activity_thread_ap_fcmp_1_no_dsp_stub.v:16]
INFO: [Synth 8-256] done synthesizing module 'vivado_activity_thread_fcmp_32ns_32ns_1_3' (3#1) [/home/sf306/phd_codebase/FPL2014/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/vivado_activity_thread_fcmp_32ns_32ns_1_3.vhd:30]
	Parameter ID bound to: 4 - type: integer 
	Parameter NUM_STAGE bound to: 9 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'vivado_activity_thread_fexp_32ns_32ns_32_9_full_dsp' declared at '/home/sf306/phd_codebase/FPL2014/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/vivado_activity_thread_fexp_32ns_32ns_32_9_full_dsp.vhd:11' bound to instance 'vivado_activity_thread_fexp_32ns_32ns_32_9_full_dsp_U4' of component 'vivado_activity_thread_fexp_32ns_32ns_32_9_full_dsp' [/home/sf306/phd_codebase/FPL2014/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/vivado_activity_thread.vhd:243]
INFO: [Synth 8-638] synthesizing module 'vivado_activity_thread_fexp_32ns_32ns_32_9_full_dsp' [/home/sf306/phd_codebase/FPL2014/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/vivado_activity_thread_fexp_32ns_32ns_32_9_full_dsp.vhd:29]
	Parameter ID bound to: 4 - type: integer 
	Parameter NUM_STAGE bound to: 9 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'vivado_activity_thread_ap_fexp_7_full_dsp' declared at '/home/sf306/phd_codebase/FPL2014/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_fexp_7_full_dsp/vivado_activity_thread_ap_fexp_7_full_dsp_stub.v:16' bound to instance 'vivado_activity_thread_ap_fexp_7_full_dsp_u' of component 'vivado_activity_thread_ap_fexp_7_full_dsp' [/home/sf306/phd_codebase/FPL2014/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/vivado_activity_thread_fexp_32ns_32ns_32_9_full_dsp.vhd:51]
INFO: [Synth 8-638] synthesizing module 'vivado_activity_thread_ap_fexp_7_full_dsp' [/home/sf306/phd_codebase/FPL2014/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.srcs/sources_1/ip/vivado_activity_thread_ap_fexp_7_full_dsp/vivado_activity_thread_ap_fexp_7_full_dsp_stub.v:16]
INFO: [Synth 8-256] done synthesizing module 'vivado_activity_thread_fexp_32ns_32ns_32_9_full_dsp' (4#1) [/home/sf306/phd_codebase/FPL2014/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/vivado_activity_thread_fexp_32ns_32ns_32_9_full_dsp.vhd:29]
INFO: [Synth 8-226] default block is never used [/home/sf306/phd_codebase/FPL2014/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/vivado_activity_thread.vhd:400]
INFO: [Synth 8-256] done synthesizing module 'vivado_activity_thread' (5#1) [/home/sf306/phd_codebase/FPL2014/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/vivado_activity_thread.vhd:35]
WARNING: [Synth 8-3917] design vivado_activity_thread has port thread_arg_path_points[31] driven by constant 0
WARNING: [Synth 8-3917] design vivado_activity_thread has port thread_arg_path_points[30] driven by constant 0
WARNING: [Synth 8-3917] design vivado_activity_thread has port thread_arg_path_points[29] driven by constant 0
WARNING: [Synth 8-3917] design vivado_activity_thread has port thread_arg_path_points[28] driven by constant 0
WARNING: [Synth 8-3917] design vivado_activity_thread has port thread_arg_path_points[27] driven by constant 0
WARNING: [Synth 8-3917] design vivado_activity_thread has port thread_arg_path_points[26] driven by constant 0
WARNING: [Synth 8-3917] design vivado_activity_thread has port thread_arg_path_points[25] driven by constant 0
WARNING: [Synth 8-3917] design vivado_activity_thread has port thread_arg_path_points[24] driven by constant 0
WARNING: [Synth 8-3917] design vivado_activity_thread has port thread_arg_path_points[23] driven by constant 0
WARNING: [Synth 8-3917] design vivado_activity_thread has port thread_arg_path_points[22] driven by constant 0
WARNING: [Synth 8-3917] design vivado_activity_thread has port thread_arg_path_points[21] driven by constant 0
WARNING: [Synth 8-3917] design vivado_activity_thread has port thread_arg_path_points[20] driven by constant 0
WARNING: [Synth 8-3917] design vivado_activity_thread has port thread_arg_path_points[19] driven by constant 0
WARNING: [Synth 8-3917] design vivado_activity_thread has port thread_arg_path_points[18] driven by constant 0
WARNING: [Synth 8-3917] design vivado_activity_thread has port thread_arg_path_points[17] driven by constant 0
WARNING: [Synth 8-3917] design vivado_activity_thread has port thread_arg_path_points[16] driven by constant 0
WARNING: [Synth 8-3917] design vivado_activity_thread has port thread_arg_path_points[15] driven by constant 0
WARNING: [Synth 8-3917] design vivado_activity_thread has port thread_arg_path_points[14] driven by constant 0
WARNING: [Synth 8-3917] design vivado_activity_thread has port thread_arg_path_points[13] driven by constant 0
WARNING: [Synth 8-3917] design vivado_activity_thread has port thread_arg_path_points[12] driven by constant 0
WARNING: [Synth 8-3917] design vivado_activity_thread has port thread_arg_path_points[11] driven by constant 0
WARNING: [Synth 8-3917] design vivado_activity_thread has port thread_arg_path_points[10] driven by constant 0
WARNING: [Synth 8-3917] design vivado_activity_thread has port thread_arg_path_points[9] driven by constant 0
WARNING: [Synth 8-3917] design vivado_activity_thread has port thread_arg_path_points[8] driven by constant 0
WARNING: [Synth 8-3917] design vivado_activity_thread has port thread_arg_path_points[7] driven by constant 0
WARNING: [Synth 8-3917] design vivado_activity_thread has port thread_arg_path_points[6] driven by constant 0
WARNING: [Synth 8-3917] design vivado_activity_thread has port thread_arg_path_points[5] driven by constant 0
WARNING: [Synth 8-3917] design vivado_activity_thread has port thread_arg_path_points[4] driven by constant 0
WARNING: [Synth 8-3917] design vivado_activity_thread has port thread_arg_path_points[3] driven by constant 0
WARNING: [Synth 8-3917] design vivado_activity_thread has port thread_arg_path_points[2] driven by constant 0
WARNING: [Synth 8-3917] design vivado_activity_thread has port thread_arg_path_points[1] driven by constant 0
WARNING: [Synth 8-3917] design vivado_activity_thread has port thread_arg_path_points[0] driven by constant 1
WARNING: [Synth 8-3331] design vivado_activity_thread has unconnected port thread_arg_thread_paths[31]
WARNING: [Synth 8-3331] design vivado_activity_thread has unconnected port thread_arg_thread_paths[30]
WARNING: [Synth 8-3331] design vivado_activity_thread has unconnected port thread_arg_thread_paths[29]
WARNING: [Synth 8-3331] design vivado_activity_thread has unconnected port thread_arg_thread_paths[28]
WARNING: [Synth 8-3331] design vivado_activity_thread has unconnected port thread_arg_thread_paths[27]
WARNING: [Synth 8-3331] design vivado_activity_thread has unconnected port thread_arg_thread_paths[26]
WARNING: [Synth 8-3331] design vivado_activity_thread has unconnected port thread_arg_thread_paths[25]
WARNING: [Synth 8-3331] design vivado_activity_thread has unconnected port thread_arg_thread_paths[24]
WARNING: [Synth 8-3331] design vivado_activity_thread has unconnected port thread_arg_thread_paths[23]
WARNING: [Synth 8-3331] design vivado_activity_thread has unconnected port thread_arg_thread_paths[22]
WARNING: [Synth 8-3331] design vivado_activity_thread has unconnected port thread_arg_thread_paths[21]
WARNING: [Synth 8-3331] design vivado_activity_thread has unconnected port thread_arg_thread_paths[20]
WARNING: [Synth 8-3331] design vivado_activity_thread has unconnected port thread_arg_thread_paths[19]
WARNING: [Synth 8-3331] design vivado_activity_thread has unconnected port thread_arg_thread_paths[18]
WARNING: [Synth 8-3331] design vivado_activity_thread has unconnected port thread_arg_thread_paths[17]
WARNING: [Synth 8-3331] design vivado_activity_thread has unconnected port thread_arg_thread_paths[16]
WARNING: [Synth 8-3331] design vivado_activity_thread has unconnected port thread_arg_thread_paths[15]
WARNING: [Synth 8-3331] design vivado_activity_thread has unconnected port thread_arg_thread_paths[14]
WARNING: [Synth 8-3331] design vivado_activity_thread has unconnected port thread_arg_thread_paths[13]
WARNING: [Synth 8-3331] design vivado_activity_thread has unconnected port thread_arg_thread_paths[12]
WARNING: [Synth 8-3331] design vivado_activity_thread has unconnected port thread_arg_thread_paths[11]
WARNING: [Synth 8-3331] design vivado_activity_thread has unconnected port thread_arg_thread_paths[10]
WARNING: [Synth 8-3331] design vivado_activity_thread has unconnected port thread_arg_thread_paths[9]
WARNING: [Synth 8-3331] design vivado_activity_thread has unconnected port thread_arg_thread_paths[8]
WARNING: [Synth 8-3331] design vivado_activity_thread has unconnected port thread_arg_thread_paths[7]
WARNING: [Synth 8-3331] design vivado_activity_thread has unconnected port thread_arg_thread_paths[6]
WARNING: [Synth 8-3331] design vivado_activity_thread has unconnected port thread_arg_thread_paths[5]
WARNING: [Synth 8-3331] design vivado_activity_thread has unconnected port thread_arg_thread_paths[4]
WARNING: [Synth 8-3331] design vivado_activity_thread has unconnected port thread_arg_thread_paths[3]
WARNING: [Synth 8-3331] design vivado_activity_thread has unconnected port thread_arg_thread_paths[2]
WARNING: [Synth 8-3331] design vivado_activity_thread has unconnected port thread_arg_thread_paths[1]
WARNING: [Synth 8-3331] design vivado_activity_thread has unconnected port thread_arg_thread_paths[0]
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 781.109 ; gain = 177.801
Start RTL Optimization : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 781.109 ; gain = 177.801

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
Loading clock regions from /opt/Xilinx/2013.3/Vivado/2013.3/data/parts/xilinx/zynq/zynq/xc7z020/ClockRegion.xml
Loading clock buffers from /opt/Xilinx/2013.3/Vivado/2013.3/data/parts/xilinx/zynq/zynq/xc7z020/ClockBuffers.xml
Loading clock placement rules from /opt/Xilinx/2013.3/Vivado/2013.3/data/parts/xilinx/zynq/ClockPlacerRules.xml
Loading package pin functions from /opt/Xilinx/2013.3/Vivado/2013.3/data/parts/xilinx/zynq/PinFunctions.xml...
Loading package from /opt/Xilinx/2013.3/Vivado/2013.3/data/parts/xilinx/zynq/zynq/xc7z020/clg484/Package.xml
Loading io standards from /opt/Xilinx/2013.3/Vivado/2013.3/data/./parts/xilinx/zynq/IOStandards.xml
INFO: [Common 17-78] Attempting to get a license: Internal_bitstream
WARNING: [Common 17-301] Failed to get a license: Internal_bitstream

Processing XDC Constraints
Parsing XDC File [/home/sf306/phd_codebase/FPL2014/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/vivado_activity_thread.xdc]
INFO: [Vivado 12-2286] Implicit search of objects for pattern 'ap_clk' matched to 'port' objects. [/home/sf306/phd_codebase/FPL2014/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/vivado_activity_thread.xdc:1]
Resolution: To avoid ambiguous patterns, provide proper objects using get commands e.g. [get_nets xyz].
Finished Parsing XDC File [/home/sf306/phd_codebase/FPL2014/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/vivado_activity_thread.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/sf306/phd_codebase/FPL2014/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/vivado_activity_thread.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [/home/sf306/phd_codebase/FPL2014/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.runs/synth_1/.Xil/vivado_activity_thread_propImpl.xdc].
Resolution: To avoid this warning, exclude constraints listed in [/home/sf306/phd_codebase/FPL2014/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.runs/synth_1/.Xil/vivado_activity_thread_propImpl.xdc] from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/sf306/phd_codebase/FPL2014/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.runs/synth_1/dont_buffer.xdc]
Finished Parsing XDC File [/home/sf306/phd_codebase/FPL2014/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.runs/synth_1/dont_buffer.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/sf306/phd_codebase/FPL2014/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.runs/synth_1/dont_buffer.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [/home/sf306/phd_codebase/FPL2014/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.runs/synth_1/.Xil/vivado_activity_thread_propImpl.xdc].
Resolution: To avoid this warning, exclude constraints listed in [/home/sf306/phd_codebase/FPL2014/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.runs/synth_1/.Xil/vivado_activity_thread_propImpl.xdc] from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Start RTL Optimization : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 1024.883 ; gain = 421.574

---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property BUFFER_TYPE = NONE. (constraint file  /home/sf306/phd_codebase/FPL2014/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.runs/synth_1/dont_buffer.xdc, line 7).
Applied set_property BUFFER_TYPE = NONE. (constraint file  /home/sf306/phd_codebase/FPL2014/ForwardFinancialFramework/Platforms/VivadoFPGA/vivadohls_code/hls_prj/F3_VivadoHLS_core/impl/vhdl/project.runs/synth_1/dont_buffer.xdc, line 7).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 1024.887 ; gain = 421.578
---------------------------------------------------------------------------------

---------------------------------------------------------------------------------
Finished RTL Optimization : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 1024.887 ; gain = 421.578
---------------------------------------------------------------------------------

INFO: [Synth 8-802] inferred FSM for state register 'ap_CS_fsm_reg' in module 'vivado_activity_thread'
INFO: [Synth 8-3354] encoded FSM with state register 'ap_CS_fsm_reg' using encoding 'one-hot' in module 'vivado_activity_thread'

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+

---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-1
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB8 0 RAMB16 0 RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 1108.230 ; gain = 504.922
---------------------------------------------------------------------------------


---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               32 Bit    Registers := 15    
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	  32 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 12    
	   8 Input      6 Bit        Muxes := 1     
	  33 Input      5 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 8     

---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------

---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module vivado_activity_thread 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               32 Bit    Registers := 8     
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	  32 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 12    
	  33 Input      5 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 8     
Module vivado_activity_thread_fmul_32ns_32ns_32_4_max_dsp 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
Module vivado_activity_thread_fexp_32ns_32ns_32_9_full_dsp 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module vivado_activity_thread_fcmp_32ns_32ns_1_3 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                5 Bit    Registers := 1     
+---Muxes : 
	   8 Input      6 Bit        Muxes := 1     
Module vivado_activity_thread_faddfsub_32ns_32ns_32_5_full_dsp 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                2 Bit    Registers := 1     

---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------

---------------------------------------------------------------------------------
Start Cross Boundary Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-3917] design vivado_activity_thread has port thread_arg_path_points[31] driven by constant 0
WARNING: [Synth 8-3917] design vivado_activity_thread has port thread_arg_path_points[30] driven by constant 0
WARNING: [Synth 8-3917] design vivado_activity_thread has port thread_arg_path_points[29] driven by constant 0
WARNING: [Synth 8-3917] design vivado_activity_thread has port thread_arg_path_points[28] driven by constant 0
WARNING: [Synth 8-3917] design vivado_activity_thread has port thread_arg_path_points[27] driven by constant 0
WARNING: [Synth 8-3917] design vivado_activity_thread has port thread_arg_path_points[26] driven by constant 0
WARNING: [Synth 8-3917] design vivado_activity_thread has port thread_arg_path_points[25] driven by constant 0
WARNING: [Synth 8-3917] design vivado_activity_thread has port thread_arg_path_points[24] driven by constant 0
WARNING: [Synth 8-3917] design vivado_activity_thread has port thread_arg_path_points[23] driven by constant 0
WARNING: [Synth 8-3917] design vivado_activity_thread has port thread_arg_path_points[22] driven by constant 0
WARNING: [Synth 8-3917] design vivado_activity_thread has port thread_arg_path_points[21] driven by constant 0
WARNING: [Synth 8-3917] design vivado_activity_thread has port thread_arg_path_points[20] driven by constant 0
WARNING: [Synth 8-3917] design vivado_activity_thread has port thread_arg_path_points[19] driven by constant 0
WARNING: [Synth 8-3917] design vivado_activity_thread has port thread_arg_path_points[18] driven by constant 0
WARNING: [Synth 8-3917] design vivado_activity_thread has port thread_arg_path_points[17] driven by constant 0
WARNING: [Synth 8-3917] design vivado_activity_thread has port thread_arg_path_points[16] driven by constant 0
WARNING: [Synth 8-3917] design vivado_activity_thread has port thread_arg_path_points[15] driven by constant 0
WARNING: [Synth 8-3917] design vivado_activity_thread has port thread_arg_path_points[14] driven by constant 0
WARNING: [Synth 8-3917] design vivado_activity_thread has port thread_arg_path_points[13] driven by constant 0
WARNING: [Synth 8-3917] design vivado_activity_thread has port thread_arg_path_points[12] driven by constant 0
WARNING: [Synth 8-3917] design vivado_activity_thread has port thread_arg_path_points[11] driven by constant 0
WARNING: [Synth 8-3917] design vivado_activity_thread has port thread_arg_path_points[10] driven by constant 0
WARNING: [Synth 8-3917] design vivado_activity_thread has port thread_arg_path_points[9] driven by constant 0
WARNING: [Synth 8-3917] design vivado_activity_thread has port thread_arg_path_points[8] driven by constant 0
WARNING: [Synth 8-3917] design vivado_activity_thread has port thread_arg_path_points[7] driven by constant 0
WARNING: [Synth 8-3917] design vivado_activity_thread has port thread_arg_path_points[6] driven by constant 0
WARNING: [Synth 8-3917] design vivado_activity_thread has port thread_arg_path_points[5] driven by constant 0
WARNING: [Synth 8-3917] design vivado_activity_thread has port thread_arg_path_points[4] driven by constant 0
WARNING: [Synth 8-3917] design vivado_activity_thread has port thread_arg_path_points[3] driven by constant 0
WARNING: [Synth 8-3917] design vivado_activity_thread has port thread_arg_path_points[2] driven by constant 0
WARNING: [Synth 8-3917] design vivado_activity_thread has port thread_arg_path_points[1] driven by constant 0
WARNING: [Synth 8-3917] design vivado_activity_thread has port thread_arg_path_points[0] driven by constant 1
WARNING: [Synth 8-3331] design vivado_activity_thread has unconnected port thread_arg_thread_paths[31]
WARNING: [Synth 8-3331] design vivado_activity_thread has unconnected port thread_arg_thread_paths[30]
WARNING: [Synth 8-3331] design vivado_activity_thread has unconnected port thread_arg_thread_paths[29]
WARNING: [Synth 8-3331] design vivado_activity_thread has unconnected port thread_arg_thread_paths[28]
WARNING: [Synth 8-3331] design vivado_activity_thread has unconnected port thread_arg_thread_paths[27]
WARNING: [Synth 8-3331] design vivado_activity_thread has unconnected port thread_arg_thread_paths[26]
WARNING: [Synth 8-3331] design vivado_activity_thread has unconnected port thread_arg_thread_paths[25]
WARNING: [Synth 8-3331] design vivado_activity_thread has unconnected port thread_arg_thread_paths[24]
WARNING: [Synth 8-3331] design vivado_activity_thread has unconnected port thread_arg_thread_paths[23]
WARNING: [Synth 8-3331] design vivado_activity_thread has unconnected port thread_arg_thread_paths[22]
WARNING: [Synth 8-3331] design vivado_activity_thread has unconnected port thread_arg_thread_paths[21]
WARNING: [Synth 8-3331] design vivado_activity_thread has unconnected port thread_arg_thread_paths[20]
WARNING: [Synth 8-3331] design vivado_activity_thread has unconnected port thread_arg_thread_paths[19]
WARNING: [Synth 8-3331] design vivado_activity_thread has unconnected port thread_arg_thread_paths[18]
WARNING: [Synth 8-3331] design vivado_activity_thread has unconnected port thread_arg_thread_paths[17]
WARNING: [Synth 8-3331] design vivado_activity_thread has unconnected port thread_arg_thread_paths[16]
WARNING: [Synth 8-3331] design vivado_activity_thread has unconnected port thread_arg_thread_paths[15]
WARNING: [Synth 8-3331] design vivado_activity_thread has unconnected port thread_arg_thread_paths[14]
WARNING: [Synth 8-3331] design vivado_activity_thread has unconnected port thread_arg_thread_paths[13]
WARNING: [Synth 8-3331] design vivado_activity_thread has unconnected port thread_arg_thread_paths[12]
WARNING: [Synth 8-3331] design vivado_activity_thread has unconnected port thread_arg_thread_paths[11]
WARNING: [Synth 8-3331] design vivado_activity_thread has unconnected port thread_arg_thread_paths[10]
WARNING: [Synth 8-3331] design vivado_activity_thread has unconnected port thread_arg_thread_paths[9]
WARNING: [Synth 8-3331] design vivado_activity_thread has unconnected port thread_arg_thread_paths[8]
WARNING: [Synth 8-3331] design vivado_activity_thread has unconnected port thread_arg_thread_paths[7]
WARNING: [Synth 8-3331] design vivado_activity_thread has unconnected port thread_arg_thread_paths[6]
WARNING: [Synth 8-3331] design vivado_activity_thread has unconnected port thread_arg_thread_paths[5]
WARNING: [Synth 8-3331] design vivado_activity_thread has unconnected port thread_arg_thread_paths[4]
WARNING: [Synth 8-3331] design vivado_activity_thread has unconnected port thread_arg_thread_paths[3]
WARNING: [Synth 8-3331] design vivado_activity_thread has unconnected port thread_arg_thread_paths[2]
WARNING: [Synth 8-3331] design vivado_activity_thread has unconnected port thread_arg_thread_paths[1]
WARNING: [Synth 8-3331] design vivado_activity_thread has unconnected port thread_arg_thread_paths[0]
---------------------------------------------------------------------------------
Finished Cross Boundary Optimization : Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 1109.227 ; gain = 505.918
---------------------------------------------------------------------------------

---------------------------------------------------------------------------------
Start RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

---------------------------------------------------------------------------------
Start Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\vivado_activity_thread_fcmp_32ns_32ns_1_3_U3/opcode_buf1_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\vivado_activity_thread_fcmp_32ns_32ns_1_3_U3/din1_buf1_reg[31] )
WARNING: [Synth 8-3332] Sequential element (\vivado_activity_thread_fcmp_32ns_32ns_1_3_U3/opcode_buf1_reg[4] ) is unused and will be removed from module vivado_activity_thread.
WARNING: [Synth 8-3332] Sequential element (\vivado_activity_thread_fcmp_32ns_32ns_1_3_U3/opcode_buf1_reg[3] ) is unused and will be removed from module vivado_activity_thread.
WARNING: [Synth 8-3332] Sequential element (\vivado_activity_thread_fcmp_32ns_32ns_1_3_U3/opcode_buf1_reg[1] ) is unused and will be removed from module vivado_activity_thread.
WARNING: [Synth 8-3332] Sequential element (\vivado_activity_thread_fcmp_32ns_32ns_1_3_U3/opcode_buf1_reg[0] ) is unused and will be removed from module vivado_activity_thread.
WARNING: [Synth 8-3332] Sequential element (\vivado_activity_thread_fcmp_32ns_32ns_1_3_U3/din1_buf1_reg[0] ) is unused and will be removed from module vivado_activity_thread.
WARNING: [Synth 8-3332] Sequential element (\vivado_activity_thread_fcmp_32ns_32ns_1_3_U3/opcode_buf1_reg[2] ) is unused and will be removed from module vivado_activity_thread.
WARNING: [Synth 8-3332] Sequential element (\vivado_activity_thread_fcmp_32ns_32ns_1_3_U3/din1_buf1_reg[1] ) is unused and will be removed from module vivado_activity_thread.
WARNING: [Synth 8-3332] Sequential element (\vivado_activity_thread_fcmp_32ns_32ns_1_3_U3/din1_buf1_reg[2] ) is unused and will be removed from module vivado_activity_thread.
WARNING: [Synth 8-3332] Sequential element (\vivado_activity_thread_fcmp_32ns_32ns_1_3_U3/din1_buf1_reg[3] ) is unused and will be removed from module vivado_activity_thread.
WARNING: [Synth 8-3332] Sequential element (\vivado_activity_thread_fcmp_32ns_32ns_1_3_U3/din1_buf1_reg[4] ) is unused and will be removed from module vivado_activity_thread.
WARNING: [Synth 8-3332] Sequential element (\vivado_activity_thread_fcmp_32ns_32ns_1_3_U3/din1_buf1_reg[5] ) is unused and will be removed from module vivado_activity_thread.
WARNING: [Synth 8-3332] Sequential element (\vivado_activity_thread_fcmp_32ns_32ns_1_3_U3/din1_buf1_reg[6] ) is unused and will be removed from module vivado_activity_thread.
WARNING: [Synth 8-3332] Sequential element (\vivado_activity_thread_fcmp_32ns_32ns_1_3_U3/din1_buf1_reg[7] ) is unused and will be removed from module vivado_activity_thread.
WARNING: [Synth 8-3332] Sequential element (\vivado_activity_thread_fcmp_32ns_32ns_1_3_U3/din1_buf1_reg[8] ) is unused and will be removed from module vivado_activity_thread.
WARNING: [Synth 8-3332] Sequential element (\vivado_activity_thread_fcmp_32ns_32ns_1_3_U3/din1_buf1_reg[9] ) is unused and will be removed from module vivado_activity_thread.
WARNING: [Synth 8-3332] Sequential element (\vivado_activity_thread_fcmp_32ns_32ns_1_3_U3/din1_buf1_reg[10] ) is unused and will be removed from module vivado_activity_thread.
WARNING: [Synth 8-3332] Sequential element (\vivado_activity_thread_fcmp_32ns_32ns_1_3_U3/din1_buf1_reg[11] ) is unused and will be removed from module vivado_activity_thread.
WARNING: [Synth 8-3332] Sequential element (\vivado_activity_thread_fcmp_32ns_32ns_1_3_U3/din1_buf1_reg[12] ) is unused and will be removed from module vivado_activity_thread.
WARNING: [Synth 8-3332] Sequential element (\vivado_activity_thread_fcmp_32ns_32ns_1_3_U3/din1_buf1_reg[13] ) is unused and will be removed from module vivado_activity_thread.
WARNING: [Synth 8-3332] Sequential element (\vivado_activity_thread_fcmp_32ns_32ns_1_3_U3/din1_buf1_reg[14] ) is unused and will be removed from module vivado_activity_thread.
WARNING: [Synth 8-3332] Sequential element (\vivado_activity_thread_fcmp_32ns_32ns_1_3_U3/din1_buf1_reg[15] ) is unused and will be removed from module vivado_activity_thread.
WARNING: [Synth 8-3332] Sequential element (\vivado_activity_thread_fcmp_32ns_32ns_1_3_U3/din1_buf1_reg[16] ) is unused and will be removed from module vivado_activity_thread.
WARNING: [Synth 8-3332] Sequential element (\vivado_activity_thread_fcmp_32ns_32ns_1_3_U3/din1_buf1_reg[17] ) is unused and will be removed from module vivado_activity_thread.
WARNING: [Synth 8-3332] Sequential element (\vivado_activity_thread_fcmp_32ns_32ns_1_3_U3/din1_buf1_reg[18] ) is unused and will be removed from module vivado_activity_thread.
WARNING: [Synth 8-3332] Sequential element (\vivado_activity_thread_fcmp_32ns_32ns_1_3_U3/din1_buf1_reg[19] ) is unused and will be removed from module vivado_activity_thread.
WARNING: [Synth 8-3332] Sequential element (\vivado_activity_thread_fcmp_32ns_32ns_1_3_U3/din1_buf1_reg[20] ) is unused and will be removed from module vivado_activity_thread.
WARNING: [Synth 8-3332] Sequential element (\vivado_activity_thread_fcmp_32ns_32ns_1_3_U3/din1_buf1_reg[21] ) is unused and will be removed from module vivado_activity_thread.
WARNING: [Synth 8-3332] Sequential element (\vivado_activity_thread_fcmp_32ns_32ns_1_3_U3/din1_buf1_reg[22] ) is unused and will be removed from module vivado_activity_thread.
WARNING: [Synth 8-3332] Sequential element (\vivado_activity_thread_fcmp_32ns_32ns_1_3_U3/din1_buf1_reg[23] ) is unused and will be removed from module vivado_activity_thread.
WARNING: [Synth 8-3332] Sequential element (\vivado_activity_thread_fcmp_32ns_32ns_1_3_U3/din1_buf1_reg[24] ) is unused and will be removed from module vivado_activity_thread.
WARNING: [Synth 8-3332] Sequential element (\vivado_activity_thread_fcmp_32ns_32ns_1_3_U3/din1_buf1_reg[25] ) is unused and will be removed from module vivado_activity_thread.
WARNING: [Synth 8-3332] Sequential element (\vivado_activity_thread_fcmp_32ns_32ns_1_3_U3/din1_buf1_reg[26] ) is unused and will be removed from module vivado_activity_thread.
WARNING: [Synth 8-3332] Sequential element (\vivado_activity_thread_fcmp_32ns_32ns_1_3_U3/din1_buf1_reg[27] ) is unused and will be removed from module vivado_activity_thread.
WARNING: [Synth 8-3332] Sequential element (\vivado_activity_thread_fcmp_32ns_32ns_1_3_U3/din1_buf1_reg[28] ) is unused and will be removed from module vivado_activity_thread.
WARNING: [Synth 8-3332] Sequential element (\vivado_activity_thread_fcmp_32ns_32ns_1_3_U3/din1_buf1_reg[29] ) is unused and will be removed from module vivado_activity_thread.
WARNING: [Synth 8-3332] Sequential element (\vivado_activity_thread_fcmp_32ns_32ns_1_3_U3/din1_buf1_reg[30] ) is unused and will be removed from module vivado_activity_thread.
WARNING: [Synth 8-3332] Sequential element (\vivado_activity_thread_fcmp_32ns_32ns_1_3_U3/din1_buf1_reg[31] ) is unused and will be removed from module vivado_activity_thread.
---------------------------------------------------------------------------------
Finished Area Optimization : Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 1156.289 ; gain = 552.980
---------------------------------------------------------------------------------


---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------

---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 1156.289 ; gain = 552.980
---------------------------------------------------------------------------------

---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 1156.289 ; gain = 552.980
---------------------------------------------------------------------------------


---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:18 ; elapsed = 00:00:18 . Memory (MB): peak = 1156.289 ; gain = 552.980
---------------------------------------------------------------------------------


---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------

---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------

---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------

---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------

---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
CRITICAL WARNING: [Synth 8-4442] BlackBox module \vivado_activity_thread_fcmp_32ns_32ns_1_3_U3/vivado_activity_thread_ap_fcmp_1_no_dsp_u  has unconnected pin s_axis_operation_tvalid
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:18 ; elapsed = 00:00:18 . Memory (MB): peak = 1156.289 ; gain = 552.980
---------------------------------------------------------------------------------


Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+

---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 1156.289 ; gain = 552.980
---------------------------------------------------------------------------------


---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 1156.289 ; gain = 552.980
---------------------------------------------------------------------------------

---------------------------------------------------------------------------------
Start RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+----------------------------------------------+----------+
|      |BlackBox name                                 |Instances |
+------+----------------------------------------------+----------+
|1     |vivado_activity_thread_ap_fmul_2_max_dsp      |         1|
|2     |vivado_activity_thread_ap_fexp_7_full_dsp     |         1|
|3     |vivado_activity_thread_ap_fcmp_1_no_dsp       |         1|
|4     |vivado_activity_thread_ap_faddfsub_3_full_dsp |         1|
+------+----------------------------------------------+----------+

Report Cell Usage: 
+------+---------------------------------------------------+------+
|      |Cell                                               |Count |
+------+---------------------------------------------------+------+
|1     |vivado_activity_thread_ap_faddfsub_3_full_dsp_bbox |     1|
|2     |vivado_activity_thread_ap_fcmp_1_no_dsp_bbox       |     1|
|3     |vivado_activity_thread_ap_fexp_7_full_dsp_bbox     |     1|
|4     |vivado_activity_thread_ap_fmul_2_max_dsp_bbox      |     1|
|5     |LUT1                                               |     2|
|6     |LUT2                                               |    22|
|7     |LUT3                                               |    83|
|8     |LUT4                                               |    58|
|9     |LUT5                                               |   127|
|10    |LUT6                                               |    81|
|11    |FDRE                                               |   484|
|12    |FDSE                                               |     8|
+------+---------------------------------------------------+------+

Report Instance Areas: 
+------+-------------------------------------------------------------+--------------------------------------------------------+------+
|      |Instance                                                     |Module                                                  |Cells |
+------+-------------------------------------------------------------+--------------------------------------------------------+------+
|1     |top                                                          |                                                        |   973|
|2     |  vivado_activity_thread_fmul_32ns_32ns_32_4_max_dsp_U2      |vivado_activity_thread_fmul_32ns_32ns_32_4_max_dsp      |   169|
|3     |  vivado_activity_thread_fexp_32ns_32ns_32_9_full_dsp_U4     |vivado_activity_thread_fexp_32ns_32ns_32_9_full_dsp     |    65|
|4     |  vivado_activity_thread_fcmp_32ns_32ns_1_3_U3               |vivado_activity_thread_fcmp_32ns_32ns_1_3               |    42|
|5     |  vivado_activity_thread_faddfsub_32ns_32ns_32_5_full_dsp_U1 |vivado_activity_thread_faddfsub_32ns_32ns_32_5_full_dsp |   251|
+------+-------------------------------------------------------------+--------------------------------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 1156.289 ; gain = 552.980
---------------------------------------------------------------------------------

Synthesis finished with 0 errors, 1 critical warnings and 101 warnings.
Synthesis Optimization Complete : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 1156.289 ; gain = 552.980
INFO: [Opt 31-138] Pushed 0 inverter(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
37 Infos, 166 Warnings, 1 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 1421.500 ; gain = 724.207
# write_checkpoint vivado_activity_thread.dcp
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "ap_clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
# report_utilization -file vivado_activity_thread_utilization_synth.rpt -pb vivado_activity_thread_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.15 . Memory (MB): peak = 1433.535 ; gain = 2.012
INFO: [Common 17-206] Exiting Vivado at Tue Mar 25 15:29:03 2014...
