{
  "id": 28090247,
  "node_id": "MDEwOlJlcG9zaXRvcnkyODA5MDI0Nw==",
  "name": "PoC",
  "full_name": "VLSI-EDA/PoC",
  "private": false,
  "owner": {
    "login": "VLSI-EDA",
    "id": 10209200,
    "node_id": "MDEyOk9yZ2FuaXphdGlvbjEwMjA5MjAw",
    "avatar_url": "https://avatars.githubusercontent.com/u/10209200?v=4",
    "gravatar_id": "",
    "url": "https://api.github.com/users/VLSI-EDA",
    "html_url": "https://github.com/VLSI-EDA",
    "followers_url": "https://api.github.com/users/VLSI-EDA/followers",
    "following_url": "https://api.github.com/users/VLSI-EDA/following{/other_user}",
    "gists_url": "https://api.github.com/users/VLSI-EDA/gists{/gist_id}",
    "starred_url": "https://api.github.com/users/VLSI-EDA/starred{/owner}{/repo}",
    "subscriptions_url": "https://api.github.com/users/VLSI-EDA/subscriptions",
    "organizations_url": "https://api.github.com/users/VLSI-EDA/orgs",
    "repos_url": "https://api.github.com/users/VLSI-EDA/repos",
    "events_url": "https://api.github.com/users/VLSI-EDA/events{/privacy}",
    "received_events_url": "https://api.github.com/users/VLSI-EDA/received_events",
    "type": "Organization",
    "user_view_type": "public",
    "site_admin": false
  },
  "html_url": "https://github.com/VLSI-EDA/PoC",
  "description": "IP Core Library - Published and maintained by the Chair for VLSI Design, Diagnostics and Architecture, Faculty of Computer Science, Technische Universit√§t Dresden, Germany",
  "fork": false,
  "url": "https://api.github.com/repos/VLSI-EDA/PoC",
  "forks_url": "https://api.github.com/repos/VLSI-EDA/PoC/forks",
  "keys_url": "https://api.github.com/repos/VLSI-EDA/PoC/keys{/key_id}",
  "collaborators_url": "https://api.github.com/repos/VLSI-EDA/PoC/collaborators{/collaborator}",
  "teams_url": "https://api.github.com/repos/VLSI-EDA/PoC/teams",
  "hooks_url": "https://api.github.com/repos/VLSI-EDA/PoC/hooks",
  "issue_events_url": "https://api.github.com/repos/VLSI-EDA/PoC/issues/events{/number}",
  "events_url": "https://api.github.com/repos/VLSI-EDA/PoC/events",
  "assignees_url": "https://api.github.com/repos/VLSI-EDA/PoC/assignees{/user}",
  "branches_url": "https://api.github.com/repos/VLSI-EDA/PoC/branches{/branch}",
  "tags_url": "https://api.github.com/repos/VLSI-EDA/PoC/tags",
  "blobs_url": "https://api.github.com/repos/VLSI-EDA/PoC/git/blobs{/sha}",
  "git_tags_url": "https://api.github.com/repos/VLSI-EDA/PoC/git/tags{/sha}",
  "git_refs_url": "https://api.github.com/repos/VLSI-EDA/PoC/git/refs{/sha}",
  "trees_url": "https://api.github.com/repos/VLSI-EDA/PoC/git/trees{/sha}",
  "statuses_url": "https://api.github.com/repos/VLSI-EDA/PoC/statuses/{sha}",
  "languages_url": "https://api.github.com/repos/VLSI-EDA/PoC/languages",
  "stargazers_url": "https://api.github.com/repos/VLSI-EDA/PoC/stargazers",
  "contributors_url": "https://api.github.com/repos/VLSI-EDA/PoC/contributors",
  "subscribers_url": "https://api.github.com/repos/VLSI-EDA/PoC/subscribers",
  "subscription_url": "https://api.github.com/repos/VLSI-EDA/PoC/subscription",
  "commits_url": "https://api.github.com/repos/VLSI-EDA/PoC/commits{/sha}",
  "git_commits_url": "https://api.github.com/repos/VLSI-EDA/PoC/git/commits{/sha}",
  "comments_url": "https://api.github.com/repos/VLSI-EDA/PoC/comments{/number}",
  "issue_comment_url": "https://api.github.com/repos/VLSI-EDA/PoC/issues/comments{/number}",
  "contents_url": "https://api.github.com/repos/VLSI-EDA/PoC/contents/{+path}",
  "compare_url": "https://api.github.com/repos/VLSI-EDA/PoC/compare/{base}...{head}",
  "merges_url": "https://api.github.com/repos/VLSI-EDA/PoC/merges",
  "archive_url": "https://api.github.com/repos/VLSI-EDA/PoC/{archive_format}{/ref}",
  "downloads_url": "https://api.github.com/repos/VLSI-EDA/PoC/downloads",
  "issues_url": "https://api.github.com/repos/VLSI-EDA/PoC/issues{/number}",
  "pulls_url": "https://api.github.com/repos/VLSI-EDA/PoC/pulls{/number}",
  "milestones_url": "https://api.github.com/repos/VLSI-EDA/PoC/milestones{/number}",
  "notifications_url": "https://api.github.com/repos/VLSI-EDA/PoC/notifications{?since,all,participating}",
  "labels_url": "https://api.github.com/repos/VLSI-EDA/PoC/labels{/name}",
  "releases_url": "https://api.github.com/repos/VLSI-EDA/PoC/releases{/id}",
  "deployments_url": "https://api.github.com/repos/VLSI-EDA/PoC/deployments",
  "created_at": "2014-12-16T14:21:05Z",
  "updated_at": "2025-08-01T11:56:18Z",
  "pushed_at": "2025-07-30T10:46:06Z",
  "git_url": "git://github.com/VLSI-EDA/PoC.git",
  "ssh_url": "git@github.com:VLSI-EDA/PoC.git",
  "clone_url": "https://github.com/VLSI-EDA/PoC.git",
  "svn_url": "https://github.com/VLSI-EDA/PoC",
  "homepage": "https://tu-dresden.de/ing/informatik/ti/vlsi",
  "size": 4989,
  "stargazers_count": 585,
  "watchers_count": 585,
  "language": "VHDL",
  "has_issues": true,
  "has_projects": true,
  "has_downloads": true,
  "has_wiki": true,
  "has_pages": false,
  "has_discussions": false,
  "forks_count": 107,
  "mirror_url": null,
  "archived": false,
  "disabled": false,
  "open_issues_count": 36,
  "license": {
    "key": "other",
    "name": "Other",
    "spdx_id": "NOASSERTION",
    "url": null,
    "node_id": "MDc6TGljZW5zZTA="
  },
  "allow_forking": true,
  "is_template": false,
  "web_commit_signoff_required": false,
  "topics": [
    "altera",
    "asic",
    "fpga",
    "hardware-designs",
    "hardware-libraries",
    "hardware-modules",
    "lattice",
    "osvvm",
    "poc-library",
    "python",
    "regression-testing",
    "simulation",
    "synthesis",
    "testbenches",
    "uvvm",
    "verification",
    "vhdl",
    "vlsi",
    "vunit",
    "xilinx"
  ],
  "visibility": "public",
  "forks": 107,
  "open_issues": 36,
  "watchers": 585,
  "default_branch": "master",
  "permissions": {
    "admin": false,
    "maintain": false,
    "push": false,
    "triage": false,
    "pull": true
  },
  "score": 1.0
}