Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: /afs/ece/support/xilinx/xilinx.release/Vivado/bin/unwrapped/lnx64.o/xelab -wto 96a5931274a14026bb409a00eeb60ca0 --debug typical --relax --mt 8 -L xil_defaultlib -L blk_mem_gen_v8_2 -L unisims_ver -L unimacro_ver -L secureip --snapshot fb_top_behav xil_defaultlib.fb_top xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 4 for port Q [/afs/ece.cmu.edu/usr/htay/frame_buffer/frame_buffer.srcs/sources_1/new/VGA_fsm.sv:50]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 4 for port Q [/afs/ece.cmu.edu/usr/htay/frame_buffer/frame_buffer.srcs/sources_1/new/VGA_fsm.sv:51]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 4 for port Q [/afs/ece.cmu.edu/usr/htay/frame_buffer/frame_buffer.srcs/sources_1/new/VGA_fsm.sv:52]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 11 for port pixelX [/afs/ece.cmu.edu/usr/htay/frame_buffer/frame_buffer.srcs/sources_1/new/fb_top.sv:45]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "/afs/ece.cmu.edu/usr/htay/frame_buffer/frame_buffer.srcs/sources_1/new/matoro.sv" Line 79. Module m_register(WIDTH=4) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/afs/ece.cmu.edu/usr/htay/frame_buffer/frame_buffer.srcs/sources_1/new/matoro.sv" Line 79. Module m_register(WIDTH=11) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/afs/ece.cmu.edu/usr/htay/frame_buffer/frame_buffer.srcs/sources_1/new/matoro.sv" Line 79. Module m_register(WIDTH=11) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/afs/ece.cmu.edu/usr/htay/frame_buffer/frame_buffer.srcs/sources_1/new/matoro.sv" Line 79. Module m_register(WIDTH=11) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/afs/ece.cmu.edu/usr/htay/frame_buffer/frame_buffer.srcs/sources_1/new/matoro.sv" Line 79. Module m_register(WIDTH=11) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/afs/ece.cmu.edu/usr/htay/frame_buffer/frame_buffer.srcs/sources_1/new/matoro.sv" Line 38. Module m_adder(WIDTH=11) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/afs/ece.cmu.edu/usr/htay/frame_buffer/frame_buffer.srcs/sources_1/new/matoro.sv" Line 38. Module m_adder(WIDTH=11) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/afs/ece.cmu.edu/usr/htay/frame_buffer/frame_buffer.srcs/sources_1/new/matoro.sv" Line 27. Module m_comparator(WIDTH=11) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/afs/ece.cmu.edu/usr/htay/frame_buffer/frame_buffer.srcs/sources_1/new/matoro.sv" Line 27. Module m_comparator(WIDTH=11) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/afs/ece.cmu.edu/usr/htay/frame_buffer/frame_buffer.srcs/sources_1/new/matoro.sv" Line 27. Module m_comparator(WIDTH=11) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/afs/ece.cmu.edu/usr/htay/frame_buffer/frame_buffer.srcs/sources_1/new/matoro.sv" Line 59. Module m_mux2to1(WIDTH=11) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/afs/ece.cmu.edu/usr/htay/frame_buffer/frame_buffer.srcs/sources_1/new/matoro.sv" Line 59. Module m_mux2to1(WIDTH=11) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/afs/ece.cmu.edu/usr/htay/frame_buffer/frame_buffer.srcs/sources_1/new/matoro.sv" Line 93. Module m_counter(WIDTH=11) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/afs/ece.cmu.edu/usr/htay/frame_buffer/frame_buffer.srcs/sources_1/new/matoro.sv" Line 93. Module m_counter(WIDTH=11) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/afs/ece.cmu.edu/usr/htay/frame_buffer/frame_buffer.srcs/sources_1/new/matoro.sv" Line 79. Module m_register(WIDTH=11) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/afs/ece.cmu.edu/usr/htay/frame_buffer/frame_buffer.srcs/sources_1/new/matoro.sv" Line 59. Module m_mux2to1(WIDTH=11) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/afs/ece.cmu.edu/usr/htay/frame_buffer/frame_buffer.srcs/sources_1/new/matoro.sv" Line 27. Module m_comparator(WIDTH=11) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/afs/ece.cmu.edu/usr/htay/frame_buffer/frame_buffer.srcs/sources_1/new/matoro.sv" Line 38. Module m_adder(WIDTH=11) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/afs/ece.cmu.edu/usr/htay/frame_buffer/frame_buffer.srcs/sources_1/new/matoro.sv" Line 38. Module m_adder(WIDTH=11) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/afs/ece.cmu.edu/usr/htay/frame_buffer/frame_buffer.srcs/sources_1/new/matoro.sv" Line 59. Module m_mux2to1(WIDTH=11) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/afs/ece.cmu.edu/usr/htay/frame_buffer/frame_buffer.srcs/sources_1/new/matoro.sv" Line 59. Module m_mux2to1(WIDTH=11) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/afs/ece.cmu.edu/usr/htay/frame_buffer/frame_buffer.srcs/sources_1/new/matoro.sv" Line 79. Module m_register(WIDTH=4) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/afs/ece.cmu.edu/usr/htay/frame_buffer/frame_buffer.srcs/sources_1/new/matoro.sv" Line 79. Module m_register(WIDTH=11) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/afs/ece.cmu.edu/usr/htay/frame_buffer/frame_buffer.srcs/sources_1/new/matoro.sv" Line 79. Module m_register(WIDTH=11) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/afs/ece.cmu.edu/usr/htay/frame_buffer/frame_buffer.srcs/sources_1/new/matoro.sv" Line 79. Module m_register(WIDTH=11) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/afs/ece.cmu.edu/usr/htay/frame_buffer/frame_buffer.srcs/sources_1/new/matoro.sv" Line 79. Module m_register(WIDTH=11) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/afs/ece.cmu.edu/usr/htay/frame_buffer/frame_buffer.srcs/sources_1/new/matoro.sv" Line 38. Module m_adder(WIDTH=11) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/afs/ece.cmu.edu/usr/htay/frame_buffer/frame_buffer.srcs/sources_1/new/matoro.sv" Line 38. Module m_adder(WIDTH=11) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/afs/ece.cmu.edu/usr/htay/frame_buffer/frame_buffer.srcs/sources_1/new/matoro.sv" Line 27. Module m_comparator(WIDTH=11) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/afs/ece.cmu.edu/usr/htay/frame_buffer/frame_buffer.srcs/sources_1/new/matoro.sv" Line 27. Module m_comparator(WIDTH=11) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/afs/ece.cmu.edu/usr/htay/frame_buffer/frame_buffer.srcs/sources_1/new/matoro.sv" Line 27. Module m_comparator(WIDTH=11) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/afs/ece.cmu.edu/usr/htay/frame_buffer/frame_buffer.srcs/sources_1/new/matoro.sv" Line 59. Module m_mux2to1(WIDTH=11) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/afs/ece.cmu.edu/usr/htay/frame_buffer/frame_buffer.srcs/sources_1/new/matoro.sv" Line 59. Module m_mux2to1(WIDTH=11) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/afs/ece.cmu.edu/usr/htay/frame_buffer/frame_buffer.srcs/sources_1/new/matoro.sv" Line 93. Module m_counter(WIDTH=11) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/afs/ece.cmu.edu/usr/htay/frame_buffer/frame_buffer.srcs/sources_1/new/matoro.sv" Line 93. Module m_counter(WIDTH=11) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/afs/ece.cmu.edu/usr/htay/frame_buffer/frame_buffer.srcs/sources_1/new/matoro.sv" Line 79. Module m_register(WIDTH=11) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/afs/ece.cmu.edu/usr/htay/frame_buffer/frame_buffer.srcs/sources_1/new/matoro.sv" Line 59. Module m_mux2to1(WIDTH=11) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/afs/ece.cmu.edu/usr/htay/frame_buffer/frame_buffer.srcs/sources_1/new/matoro.sv" Line 27. Module m_comparator(WIDTH=11) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/afs/ece.cmu.edu/usr/htay/frame_buffer/frame_buffer.srcs/sources_1/new/matoro.sv" Line 38. Module m_adder(WIDTH=11) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/afs/ece.cmu.edu/usr/htay/frame_buffer/frame_buffer.srcs/sources_1/new/matoro.sv" Line 38. Module m_adder(WIDTH=11) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/afs/ece.cmu.edu/usr/htay/frame_buffer/frame_buffer.srcs/sources_1/new/matoro.sv" Line 59. Module m_mux2to1(WIDTH=11) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/afs/ece.cmu.edu/usr/htay/frame_buffer/frame_buffer.srcs/sources_1/new/matoro.sv" Line 59. Module m_mux2to1(WIDTH=11) doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.counter(WIDTH=10)
Compiling module xil_defaultlib.register(WIDTH=1)
Compiling module xil_defaultlib.register(WIDTH=4)
Compiling module xil_defaultlib.VGA_fsm
Compiling module blk_mem_gen_v8_2.BLK_MEM_GEN_v8_2_output_stage(C_...
Compiling module blk_mem_gen_v8_2.BLK_MEM_GEN_v8_2_output_stage(C_...
Compiling module blk_mem_gen_v8_2.BLK_MEM_GEN_v8_2_softecc_output_...
Compiling module blk_mem_gen_v8_2.BLK_MEM_GEN_v8_2_mem_module(C_CO...
Compiling module blk_mem_gen_v8_2.blk_mem_gen_v8_2(C_FAMILY="artix...
Compiling module xil_defaultlib.blockRam_blk_mem_gen_0_0
Compiling module xil_defaultlib.blockRam
Compiling module xil_defaultlib.blockRam_wrapper
Compiling module xil_defaultlib.fb_controller
Compiling module xil_defaultlib.counter(WIDTH=19)
Compiling module xil_defaultlib.counter(WIDTH=28)
Compiling module xil_defaultlib.shapes_tb
Compiling module xil_defaultlib.m_register(WIDTH=4)
Compiling module xil_defaultlib.m_register(WIDTH=11)
Compiling module xil_defaultlib.negator(BUSWIDTH=11)
Compiling module xil_defaultlib.m_adder(WIDTH=11)
Compiling module xil_defaultlib.absVal(BUSWIDTH=11)
Compiling module xil_defaultlib.absSubtractor
Compiling module xil_defaultlib.m_comparator(WIDTH=11)
Compiling module xil_defaultlib.m_mux2to1(WIDTH=11)
Compiling module xil_defaultlib.switchMux
Compiling module xil_defaultlib.m_counter(WIDTH=11)
Compiling module xil_defaultlib.negator
Compiling module xil_defaultlib.absVal
Compiling module xil_defaultlib.bresenhamCore
Compiling module xil_defaultlib.rasterFSM
Compiling module xil_defaultlib.coordinateIndexer
Compiling module xil_defaultlib.rasterizer
Compiling module xil_defaultlib.fb_top
Compiling module xil_defaultlib.glbl
Built simulation snapshot fb_top_behav
