# NTHU-Logic-Design-Lab
NTHU Logic Design Laboratory (11110EECS207001) taught by Professor 李濬屹 <br />

**Lab 1:** 92/100 <br />
    Dmux_1x4_4bit: PASS<br />
    Crossbar_2x2_4bit: PASS<br />
    Crossbar_4x4_4bit: PASS<br />
    Toggle_Flip_Flop: PASS<br />
**Lab 2:** 81.4/100 <br />
    Ripple_Carry_Adder: PASS<br />
    Decode_And_Execute: FAIL<br />
    Carry_Look_Ahead_Adder_8bit: PASS<br />
    Multiplier_4bit: PASS<br />
    Exhausted_Testing: FAIL<br />
**Lab 3:** /100 <br />
    Ping_Pong_Counter: PASS<br />
    FIFO_8: FAIL<br />
    Multi_Bank_Memory: SYN_ERROR<br />
    Round_Robin_FIFO_Arbiter: SYN_ERROR<br />
    Parameterized_Ping_Pong_Counter: PASS<br />
**Lab 4:** 86/100 <br />
Content_Addressable_Memory: PASS<br />
Scan_Chain_Design: PASS<br />
Built_In_Self_Test: PASS<br />
Mealy_Sequence_Detector: PASS<br />
**Lab 5:** 47/100 <br />
Sliding_Window_Sequence_Detector: PASS<br />
Traffic_Light_Controller: FAIL<br />
Greatest_Common_Divisor: TIMEOUT<br />
Booth_Multiplier_4bit: FILE_DNE<br />
**Lab 6:** 59/100 <br />
No car demonstration<br />
**Final Project:** 86.77 /100 <br />
