<Root>
<Comments>
<c f="1" b="1" e="1"/>
<c f="1" b="2" e="2"/>
<c f="1" b="3" e="3"/>
<c f="1" b="4" e="4"/>
<c f="1" b="5" e="5"/>
<c f="1" b="6" e="6"/>
<c f="1" b="7" e="7"/>
<c f="1" b="8" e="8"/>
<c f="1" b="9" e="9"/>
<c f="1" b="10" e="10"/>
<c f="1" b="11" e="11"/>
<c f="1" b="12" e="12"/>
<c f="1" b="13" e="13"/>
<c f="1" b="15" e="13"/>
<c f="1" b="51" e="51"/>
<c f="1" b="53" e="51"/>
<c f="1" b="67" e="67"/>
<c f="1" b="68" e="67"/>
</Comments>
<Macros>
<m f="1" bl="41" bc="3" el="42" ec="32"/>
<m f="1" bl="76" bc="3" el="76" ec="37"/>
</Macros>
<Comments>
<c f="2" b="1" e="1"/>
<c f="2" b="2" e="2"/>
<c f="2" b="3" e="3"/>
<c f="2" b="4" e="4"/>
<c f="2" b="5" e="5"/>
<c f="2" b="6" e="6"/>
<c f="2" b="7" e="7"/>
<c f="2" b="8" e="8"/>
<c f="2" b="9" e="9"/>
<c f="2" b="10" e="10"/>
<c f="2" b="11" e="11"/>
<c f="2" b="12" e="12"/>
<c f="2" b="13" e="13"/>
<c f="2" b="14" e="13"/>
<c f="2" b="32" e="32"/>
<c f="2" b="34" e="32"/>
<c f="2" b="46" e="46"/>
<c f="2" b="48" e="46"/>
</Comments>
<Macros/>
<tun>
<ns name="llvm" id="9dbeabe9798146f462c7969919ad08ca_544dadc8774ac7e8cdf9804c9bca3e1f" file="2" linestart="20" lineend="46" original="">
<cr namespace="llvm" access="none" kind="class" name="TargetMachine" id="9dbeabe9798146f462c7969919ad08ca_a26dab456e12d7a9bfc4c2cb193bcaff" file="2" linestart="21" lineend="21"/>
<ns name="AMDGPUIntrinsic" id="9dbeabe9798146f462c7969919ad08ca_1226862328c16d35721eb340c510e4f5" file="2" linestart="23" lineend="32">
<e namespace="llvm.AMDGPUIntrinsic" access="none" name="ID" id="9dbeabe9798146f462c7969919ad08ca_eef26b3dd0adf36aade1068509b88aaa" file="2" linestart="24" lineend="30" fixed="true">
<promotion_type>
<bt name="int"/>
</promotion_type>
<integer_type>
<bt name="int"/>
</integer_type>
<ec name="last_non_AMDGPU_intrinsic" id="9dbeabe9798146f462c7969919ad08ca_bcb587b938c99f49fa714ff69b18f1c7" file="2" linestart="25" lineend="25">
<et>
<e id="9dbeabe9798146f462c7969919ad08ca_eef26b3dd0adf36aade1068509b88aaa"/>
</et>
<Stmt>
<xop lb="25" cb="31" le="25" ce="59" kind="-">
<n32 lb="25" cb="31" le="25" ce="42">
<drx lb="25" cb="31" le="25" ce="42" id="27d5931786c9a933182147ce2f8532e6_c543ff276ee651d30ef9feada7c254c4" nm="not_intrinsic"/>
</n32>
<n45 lb="25" cb="59">
<flit/>
</n45>
</xop>

</Stmt>
</ec>
</e>
</ns>
<cr namespace="llvm" access="none" depth="1" kind="class" name="AMDGPUIntrinsicInfo" id="9dbeabe9798146f462c7969919ad08ca_f32f88a864b89ff0ee53edd4e0eff744" file="2" linestart="34" lineend="44">
<base access="public">
<rt>
<cr id="5a9f2d282ee5ede531f027b337ab2006_9dac490ac73c043ebed87e6551b6e359"/>
</rt>
</base>
<cr access="public" kind="class" name="AMDGPUIntrinsicInfo" id="9dbeabe9798146f462c7969919ad08ca_0d6cdb58d13dc56b921deca835e5f9c0" file="2" linestart="34" lineend="34"/>
<Decl access="public"/>
<c name="AMDGPUIntrinsicInfo" id="9dbeabe9798146f462c7969919ad08ca_6e7aef183b3187e8ce33bebfa2d2dd2a" file="2" linestart="36" lineend="36" access="public" hasbody="true">
<fpt proto="void">
<bt name="void"/>
</fpt>
<p name="tm" proto="llvm::TargetMachine *" isPtr="true" isLiteral="true" access2="none">
<pt>
<rt>
<cr id="d4e05c6b0f4f04a6e13045c31301b1c4_a26dab456e12d7a9bfc4c2cb193bcaff"/>
</rt>
</pt>
<Stmt>

</Stmt>
</p>
</c>
<m name="getName" id="9dbeabe9798146f462c7969919ad08ca_6bc914f235240645d88bb5b21a500bff" file="2" linestart="37" lineend="38" access="public" hasbody="true">
<fpt const="true" proto="std::string">
<ety>
<Tdef>
<tss>
<templatebase id="f2e96efeaba09e7d8921632d675962d4_6ecc822215ca97386606c5e8e95c56fb"/>
<template_arguments>
<bt name="char"/>
<tss>
<templatebase id="dc6a030260fdce02a4552ddbd0ff2ec9_bf3447e13ccfc57e5fa847f5d78e7639"/>
<template_arguments>
<bt name="char"/>
</template_arguments>
</tss>
<tss>
<templatebase id="e709ea4c3e9ceb4cc0600c1bf8d29ceb_07566aa809aee0bdf1c0fac16e19fa85"/>
<template_arguments>
<bt name="char"/>
</template_arguments>
</tss>
</template_arguments>
</tss>
</Tdef>
</ety>
</fpt>
<p name="IntrId" proto="unsigned int" isLiteral="true" isPrimitive="true" access2="none">
<bt name="unsigned int"/>
<Stmt>

</Stmt>
</p>
<p name="Tys" proto="llvm::Type **" isPtr="true" isLiteral="true" init="true" access2="none">
<pt>
<pt>
<rt>
<cr id="cec0dd63cd58186897bb90d4760d987c_d6c20ee283eba2625d36bfe294cf1c80"/>
</rt>
</pt>
</pt>
<Stmt>
<n32 lb="37" cb="53">
<n16 lb="37" cb="53">
<exp pvirg="true"/>
</n16>
</n32>

</Stmt>
</p>
<p name="numTys" proto="unsigned int" isLiteral="true" isPrimitive="true" init="true" access2="none">
<bt name="unsigned int"/>
<Stmt>
<n32 lb="38" cb="41">
<n45 lb="38" cb="41">
<flit/>
</n45>
</n32>

</Stmt>
</p>
</m>
<m name="lookupName" id="9dbeabe9798146f462c7969919ad08ca_04c5b8fe348e92d190ee367bacbd76a6" file="2" linestart="39" lineend="39" access="public" hasbody="true">
<fpt const="true" proto="unsigned int">
<bt name="unsigned int"/>
</fpt>
<p name="Name" proto="const char *" isPtr="true" isLiteral="true" access2="none">
<pt>
<QualType const="true">
<bt name="char"/>
</QualType>
</pt>
<Stmt>

</Stmt>
</p>
<p name="Len" proto="unsigned int" isLiteral="true" isPrimitive="true" access2="none">
<bt name="unsigned int"/>
<Stmt>

</Stmt>
</p>
</m>
<m name="isOverloaded" id="9dbeabe9798146f462c7969919ad08ca_b4c5c73717354dfda7caf34083a99613" file="2" linestart="40" lineend="40" access="public" hasbody="true">
<fpt const="true" proto="bool">
<bt name="bool"/>
</fpt>
<p name="IID" proto="unsigned int" isLiteral="true" isPrimitive="true" access2="none">
<bt name="unsigned int"/>
<Stmt>

</Stmt>
</p>
</m>
<m name="getDeclaration" id="9dbeabe9798146f462c7969919ad08ca_71b37d3b783d8afcc7ca70bfa7fc632d" file="2" linestart="41" lineend="43" access="public" hasbody="true">
<fpt const="true" proto="llvm::Function *">
<pt>
<rt>
<cr id="e43b680db66eb84907a187ef5febec89_c576018f16bd5ed52ec4fb4f94ef3d73"/>
</rt>
</pt>
</fpt>
<p name="M" proto="llvm::Module *" isPtr="true" isLiteral="true" access2="none">
<pt>
<rt>
<cr id="b3086ad7ccfcd0a3086b321e9472324d_c889fdf0ed3d2bfb5cc555cfda99ef1e"/>
</rt>
</pt>
<Stmt>

</Stmt>
</p>
<p name="ID" proto="unsigned int" isLiteral="true" isPrimitive="true" access2="none">
<bt name="unsigned int"/>
<Stmt>

</Stmt>
</p>
<p name="Tys" proto="llvm::Type **" isPtr="true" isLiteral="true" init="true" access2="none">
<pt>
<pt>
<rt>
<cr id="cec0dd63cd58186897bb90d4760d987c_d6c20ee283eba2625d36bfe294cf1c80"/>
</rt>
</pt>
</pt>
<Stmt>
<n32 lb="42" cb="41">
<n16 lb="42" cb="41">
<exp pvirg="true"/>
</n16>
</n32>

</Stmt>
</p>
<p name="numTys" proto="unsigned int" isLiteral="true" isPrimitive="true" init="true" access2="none">
<bt name="unsigned int"/>
<Stmt>
<n32 lb="43" cb="46">
<n45 lb="43" cb="46">
<flit/>
</n45>
</n32>

</Stmt>
</p>
</m>
<m name="operator=" id="9dbeabe9798146f462c7969919ad08ca_34c9c9a1736316c04105ccf78ed2a343" file="2" linestart="34" implicit="true" operator="true" access="public" inline="true" isdef="true">
<fpt proto="llvm::AMDGPUIntrinsicInfo &amp;">
<lrf>
<rt>
<cr id="9dbeabe9798146f462c7969919ad08ca_f32f88a864b89ff0ee53edd4e0eff744"/>
</rt>
</lrf>
</fpt>
<p name="" proto="const llvm::AMDGPUIntrinsicInfo &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<QualType const="true">
<rt>
<cr id="9dbeabe9798146f462c7969919ad08ca_f32f88a864b89ff0ee53edd4e0eff744"/>
</rt>
</QualType>
</lrf>
<Stmt>

</Stmt>
</p>
</m>
<d name="~AMDGPUIntrinsicInfo" id="9dbeabe9798146f462c7969919ad08ca_fb6de3e375b89a855baab3ed1bec9a27" file="2" linestart="34" lineend="34" implicit="true" access="public" inline="true" hasbody="true" isdef="true">
<fpt proto="void">
<bt name="void"/>
</fpt>
<Stmt>
<u lb="34" cb="7"/>

</Stmt>
</d>
<c name="AMDGPUIntrinsicInfo" id="9dbeabe9798146f462c7969919ad08ca_3520e7207e850c559f30f67a23d45b5b" file="2" linestart="34" lineend="34" copyconst="true" implicit="true" access="public" inline="true" isdef="true">
<fpt proto="void">
<bt name="void"/>
</fpt>
<p name="" proto="const llvm::AMDGPUIntrinsicInfo &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<QualType const="true">
<rt>
<cr id="9dbeabe9798146f462c7969919ad08ca_f32f88a864b89ff0ee53edd4e0eff744"/>
</rt>
</QualType>
</lrf>
<Stmt>

</Stmt>
</p>
</c>
</cr>
</ns>
<Comments>
<c f="3" b="1" e="1"/>
<c f="3" b="2" e="2"/>
<c f="3" b="3" e="3"/>
<c f="3" b="4" e="4"/>
<c f="3" b="5" e="5"/>
<c f="3" b="6" e="6"/>
<c f="3" b="7" e="7"/>
<c f="3" b="8" e="8"/>
<c f="3" b="9" e="9"/>
<c f="3" b="11" e="9"/>
<c f="3" b="28" e="28"/>
<c f="3" b="29" e="28"/>
<c f="3" b="38" e="38"/>
<c f="3" b="39" e="38"/>
<c f="3" b="52" e="52"/>
<c f="3" b="53" e="52"/>
<c f="3" b="57" e="57"/>
<c f="3" b="58" e="57"/>
<c f="3" b="75" e="75"/>
<c f="3" b="77" e="75"/>
<c f="3" b="86" e="86"/>
<c f="3" b="87" e="87"/>
<c f="3" b="88" e="88"/>
<c f="3" b="89" e="89"/>
<c f="3" b="90" e="90"/>
<c f="3" b="91" e="91"/>
<c f="3" b="92" e="91"/>
<c f="3" b="94" e="94"/>
<c f="3" b="95" e="94"/>
<c f="3" b="95" e="95"/>
<c f="3" b="96" e="95"/>
<c f="3" b="96" e="96"/>
<c f="3" b="97" e="96"/>
<c f="3" b="97" e="97"/>
<c f="3" b="98" e="97"/>
<c f="3" b="98" e="98"/>
<c f="3" b="99" e="98"/>
<c f="3" b="99" e="99"/>
<c f="3" b="100" e="99"/>
<c f="3" b="100" e="100"/>
<c f="3" b="101" e="100"/>
<c f="3" b="101" e="101"/>
<c f="3" b="103" e="103"/>
<c f="3" b="104" e="104"/>
<c f="3" b="105" e="105"/>
<c f="3" b="106" e="106"/>
<c f="3" b="108" e="106"/>
<c f="3" b="124" e="124"/>
<c f="3" b="125" e="124"/>
<c f="3" b="128" e="128"/>
<c f="3" b="130" e="128"/>
</Comments>
<Macros/>
<ns name="llvm" id="4aa57132a070f5f95fc9e8d80588fd61_544dadc8774ac7e8cdf9804c9bca3e1f" file="3" linestart="17" lineend="75" original="">
<cr namespace="llvm" access="none" kind="class" name="AMDGPUInstrPrinter" id="4aa57132a070f5f95fc9e8d80588fd61_a9ccf0bd4a08cf7271dca798fa5c81b4" file="3" linestart="19" lineend="19"/>
<cr namespace="llvm" access="none" kind="class" name="AMDGPUSubtarget" id="4aa57132a070f5f95fc9e8d80588fd61_ccee921ff17fb86771cc7950ec66d7db" file="3" linestart="20" lineend="20"/>
<cr namespace="llvm" access="none" kind="class" name="AMDGPUTargetMachine" id="4aa57132a070f5f95fc9e8d80588fd61_ce37f0d8df989b88fee1f77ad0d2af64" file="3" linestart="21" lineend="21"/>
<cr namespace="llvm" access="none" kind="class" name="FunctionPass" id="4aa57132a070f5f95fc9e8d80588fd61_c22afda9d189b1a259c3fb00bed37406" file="3" linestart="22" lineend="22" previous="869eb5281cbe4bbe9c04eddc6bf80c98_c22afda9d189b1a259c3fb00bed37406"/>
<cr namespace="llvm" access="none" kind="class" name="MCAsmInfo" id="4aa57132a070f5f95fc9e8d80588fd61_43771e107e7fa3238760a2416c843e80" file="3" linestart="23" lineend="23" previous="d4e05c6b0f4f04a6e13045c31301b1c4_43771e107e7fa3238760a2416c843e80"/>
<cr namespace="llvm" access="none" kind="class" name="raw_ostream" id="4aa57132a070f5f95fc9e8d80588fd61_a0739cdc4bf02ac0124031b03f4267a6" file="3" linestart="24" lineend="24" previous="d4e05c6b0f4f04a6e13045c31301b1c4_a0739cdc4bf02ac0124031b03f4267a6"/>
<cr namespace="llvm" access="none" kind="class" name="Target" id="4aa57132a070f5f95fc9e8d80588fd61_85d396bdb7770902808a18c6f2b3bb61" file="3" linestart="25" lineend="25" previous="d4e05c6b0f4f04a6e13045c31301b1c4_85d396bdb7770902808a18c6f2b3bb61"/>
<cr namespace="llvm" access="none" kind="class" name="TargetMachine" id="4aa57132a070f5f95fc9e8d80588fd61_a26dab456e12d7a9bfc4c2cb193bcaff" file="3" linestart="26" lineend="26" previous="d4e05c6b0f4f04a6e13045c31301b1c4_a26dab456e12d7a9bfc4c2cb193bcaff"/>
<f namespace="llvm" name="createR600VectorRegMerger" id="4aa57132a070f5f95fc9e8d80588fd61_80207b8207265b217124435a0bccf556" file="3" linestart="29" lineend="29" access="none">
<fpt proto="llvm::FunctionPass *">
<pt>
<rt>
<cr id="869eb5281cbe4bbe9c04eddc6bf80c98_c22afda9d189b1a259c3fb00bed37406"/>
</rt>
</pt>
</fpt>
<p name="tm" proto="llvm::TargetMachine &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<rt>
<cr id="d4e05c6b0f4f04a6e13045c31301b1c4_a26dab456e12d7a9bfc4c2cb193bcaff"/>
</rt>
</lrf>
<Stmt>

</Stmt>
</p>
</f>
<f namespace="llvm" name="createR600TextureIntrinsicsReplacer" id="4aa57132a070f5f95fc9e8d80588fd61_b43e966aef208b99364ad4c3f84b5534" file="3" linestart="30" lineend="30" access="none">
<fpt proto="llvm::FunctionPass *">
<pt>
<rt>
<cr id="869eb5281cbe4bbe9c04eddc6bf80c98_c22afda9d189b1a259c3fb00bed37406"/>
</rt>
</pt>
</fpt>
</f>
<f namespace="llvm" name="createR600ExpandSpecialInstrsPass" id="4aa57132a070f5f95fc9e8d80588fd61_04deb935acc72049e9e9e9bc5d280130" file="3" linestart="31" lineend="31" access="none">
<fpt proto="llvm::FunctionPass *">
<pt>
<rt>
<cr id="869eb5281cbe4bbe9c04eddc6bf80c98_c22afda9d189b1a259c3fb00bed37406"/>
</rt>
</pt>
</fpt>
<p name="tm" proto="llvm::TargetMachine &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<rt>
<cr id="d4e05c6b0f4f04a6e13045c31301b1c4_a26dab456e12d7a9bfc4c2cb193bcaff"/>
</rt>
</lrf>
<Stmt>

</Stmt>
</p>
</f>
<f namespace="llvm" name="createR600EmitClauseMarkers" id="4aa57132a070f5f95fc9e8d80588fd61_917ac41e6f2f2a048cbd70c4df5d52c6" file="3" linestart="32" lineend="32" access="none">
<fpt proto="llvm::FunctionPass *">
<pt>
<rt>
<cr id="869eb5281cbe4bbe9c04eddc6bf80c98_c22afda9d189b1a259c3fb00bed37406"/>
</rt>
</pt>
</fpt>
</f>
<f namespace="llvm" name="createR600ClauseMergePass" id="4aa57132a070f5f95fc9e8d80588fd61_b216ff94b0bd331039f54e34bd7c16e9" file="3" linestart="33" lineend="33" access="none">
<fpt proto="llvm::FunctionPass *">
<pt>
<rt>
<cr id="869eb5281cbe4bbe9c04eddc6bf80c98_c22afda9d189b1a259c3fb00bed37406"/>
</rt>
</pt>
</fpt>
<p name="tm" proto="llvm::TargetMachine &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<rt>
<cr id="d4e05c6b0f4f04a6e13045c31301b1c4_a26dab456e12d7a9bfc4c2cb193bcaff"/>
</rt>
</lrf>
<Stmt>

</Stmt>
</p>
</f>
<f namespace="llvm" name="createR600Packetizer" id="4aa57132a070f5f95fc9e8d80588fd61_2ab5aa9878ddfee41671760856d1ed03" file="3" linestart="34" lineend="34" access="none">
<fpt proto="llvm::FunctionPass *">
<pt>
<rt>
<cr id="869eb5281cbe4bbe9c04eddc6bf80c98_c22afda9d189b1a259c3fb00bed37406"/>
</rt>
</pt>
</fpt>
<p name="tm" proto="llvm::TargetMachine &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<rt>
<cr id="d4e05c6b0f4f04a6e13045c31301b1c4_a26dab456e12d7a9bfc4c2cb193bcaff"/>
</rt>
</lrf>
<Stmt>

</Stmt>
</p>
</f>
<f namespace="llvm" name="createR600ControlFlowFinalizer" id="4aa57132a070f5f95fc9e8d80588fd61_00d8438d7a3f2e2cd2901381ce1b8837" file="3" linestart="35" lineend="35" access="none">
<fpt proto="llvm::FunctionPass *">
<pt>
<rt>
<cr id="869eb5281cbe4bbe9c04eddc6bf80c98_c22afda9d189b1a259c3fb00bed37406"/>
</rt>
</pt>
</fpt>
<p name="tm" proto="llvm::TargetMachine &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<rt>
<cr id="d4e05c6b0f4f04a6e13045c31301b1c4_a26dab456e12d7a9bfc4c2cb193bcaff"/>
</rt>
</lrf>
<Stmt>

</Stmt>
</p>
</f>
<f namespace="llvm" name="createAMDGPUCFGStructurizerPass" id="4aa57132a070f5f95fc9e8d80588fd61_8e7093e6b0079385f333b70eb01cd5b2" file="3" linestart="36" lineend="36" access="none">
<fpt proto="llvm::FunctionPass *">
<pt>
<rt>
<cr id="869eb5281cbe4bbe9c04eddc6bf80c98_c22afda9d189b1a259c3fb00bed37406"/>
</rt>
</pt>
</fpt>
</f>
<f namespace="llvm" name="createSITypeRewriter" id="4aa57132a070f5f95fc9e8d80588fd61_06860ff8b1ef04d27cf86300804e90ca" file="3" linestart="39" lineend="39" access="none">
<fpt proto="llvm::FunctionPass *">
<pt>
<rt>
<cr id="869eb5281cbe4bbe9c04eddc6bf80c98_c22afda9d189b1a259c3fb00bed37406"/>
</rt>
</pt>
</fpt>
</f>
<f namespace="llvm" name="createSIAnnotateControlFlowPass" id="4aa57132a070f5f95fc9e8d80588fd61_04dab4fb2af99385cdc329c0ed9d452d" file="3" linestart="40" lineend="40" access="none">
<fpt proto="llvm::FunctionPass *">
<pt>
<rt>
<cr id="869eb5281cbe4bbe9c04eddc6bf80c98_c22afda9d189b1a259c3fb00bed37406"/>
</rt>
</pt>
</fpt>
</f>
<f namespace="llvm" name="createSILowerI1CopiesPass" id="4aa57132a070f5f95fc9e8d80588fd61_4005edce54368efe170b6ccdc3d99730" file="3" linestart="41" lineend="41" access="none">
<fpt proto="llvm::FunctionPass *">
<pt>
<rt>
<cr id="869eb5281cbe4bbe9c04eddc6bf80c98_c22afda9d189b1a259c3fb00bed37406"/>
</rt>
</pt>
</fpt>
</f>
<f namespace="llvm" name="createSIShrinkInstructionsPass" id="4aa57132a070f5f95fc9e8d80588fd61_8c0218436ad469e429d7b910b6db6c62" file="3" linestart="42" lineend="42" access="none">
<fpt proto="llvm::FunctionPass *">
<pt>
<rt>
<cr id="869eb5281cbe4bbe9c04eddc6bf80c98_c22afda9d189b1a259c3fb00bed37406"/>
</rt>
</pt>
</fpt>
</f>
<f namespace="llvm" name="createSILowerControlFlowPass" id="4aa57132a070f5f95fc9e8d80588fd61_d5b1b07adc413287a7984ff552a6eba0" file="3" linestart="43" lineend="43" access="none">
<fpt proto="llvm::FunctionPass *">
<pt>
<rt>
<cr id="869eb5281cbe4bbe9c04eddc6bf80c98_c22afda9d189b1a259c3fb00bed37406"/>
</rt>
</pt>
</fpt>
<p name="tm" proto="llvm::TargetMachine &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<rt>
<cr id="d4e05c6b0f4f04a6e13045c31301b1c4_a26dab456e12d7a9bfc4c2cb193bcaff"/>
</rt>
</lrf>
<Stmt>

</Stmt>
</p>
</f>
<f namespace="llvm" name="createSIFixSGPRCopiesPass" id="4aa57132a070f5f95fc9e8d80588fd61_3097cf15272bfe25d3f01b068b2985f0" file="3" linestart="44" lineend="44" access="none">
<fpt proto="llvm::FunctionPass *">
<pt>
<rt>
<cr id="869eb5281cbe4bbe9c04eddc6bf80c98_c22afda9d189b1a259c3fb00bed37406"/>
</rt>
</pt>
</fpt>
<p name="tm" proto="llvm::TargetMachine &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<rt>
<cr id="d4e05c6b0f4f04a6e13045c31301b1c4_a26dab456e12d7a9bfc4c2cb193bcaff"/>
</rt>
</lrf>
<Stmt>

</Stmt>
</p>
</f>
<f namespace="llvm" name="createSIFixSGPRLiveRangesPass" id="4aa57132a070f5f95fc9e8d80588fd61_203672285362d04dc865738f98032a4e" file="3" linestart="45" lineend="45" access="none">
<fpt proto="llvm::FunctionPass *">
<pt>
<rt>
<cr id="869eb5281cbe4bbe9c04eddc6bf80c98_c22afda9d189b1a259c3fb00bed37406"/>
</rt>
</pt>
</fpt>
</f>
<f namespace="llvm" name="createSICodeEmitterPass" id="4aa57132a070f5f95fc9e8d80588fd61_c5c6e391159943f9ecedecf36ae027a7" file="3" linestart="46" lineend="46" access="none">
<fpt proto="llvm::FunctionPass *">
<pt>
<rt>
<cr id="869eb5281cbe4bbe9c04eddc6bf80c98_c22afda9d189b1a259c3fb00bed37406"/>
</rt>
</pt>
</fpt>
<p name="OS" proto="llvm::formatted_raw_ostream &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<rt>
<cr id="24b645364dfef939b676955407994880_f4275ebf583e2aed78ea052205875a7e"/>
</rt>
</lrf>
<Stmt>

</Stmt>
</p>
</f>
<f namespace="llvm" name="createSIInsertWaits" id="4aa57132a070f5f95fc9e8d80588fd61_2b1ffa4f4935b0d440d1eca17b6bc3e4" file="3" linestart="47" lineend="47" access="none">
<fpt proto="llvm::FunctionPass *">
<pt>
<rt>
<cr id="869eb5281cbe4bbe9c04eddc6bf80c98_c22afda9d189b1a259c3fb00bed37406"/>
</rt>
</pt>
</fpt>
<p name="tm" proto="llvm::TargetMachine &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<rt>
<cr id="d4e05c6b0f4f04a6e13045c31301b1c4_a26dab456e12d7a9bfc4c2cb193bcaff"/>
</rt>
</lrf>
<Stmt>

</Stmt>
</p>
</f>
<f namespace="llvm" name="initializeSILowerI1CopiesPass" id="4aa57132a070f5f95fc9e8d80588fd61_b34d3455ec8bb78dc468f824997d04b9" file="3" linestart="49" lineend="49" access="none">
<fpt proto="void">
<bt name="void"/>
</fpt>
<p name="" proto="llvm::PassRegistry &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<rt>
<cr id="0c9e7422af8769868a6271eb855b6b1b_2358e53fb88ef5c60b3b9da7e4acdfca"/>
</rt>
</lrf>
<Stmt>

</Stmt>
</p>
</f>
<v namespace="llvm" name="SILowerI1CopiesID" proto="char &amp;" isRef="true" isLiteral="true" id="4aa57132a070f5f95fc9e8d80588fd61_2ed74ed20f8b428e79879809384a42c7" file="3" linestart="50" lineend="50" storage="extern" access2="none">
<lrf>
<bt name="char"/>
</lrf>
<Stmt>

</Stmt>
</v>
<f namespace="llvm" name="createAMDGPUPromoteAlloca" id="4aa57132a070f5f95fc9e8d80588fd61_7c8924339cb14a3b6143c9b6b2c2d7ab" file="3" linestart="53" lineend="53" access="none">
<fpt proto="llvm::FunctionPass *">
<pt>
<rt>
<cr id="869eb5281cbe4bbe9c04eddc6bf80c98_c22afda9d189b1a259c3fb00bed37406"/>
</rt>
</pt>
</fpt>
<p name="ST" proto="const llvm::AMDGPUSubtarget &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<QualType const="true">
<rt>
<cr id="1fa1199557e4f7988cadb59401364979_ccee921ff17fb86771cc7950ec66d7db"/>
</rt>
</QualType>
</lrf>
<Stmt>

</Stmt>
</p>
</f>
<f namespace="llvm" name="createAMDGPUStructurizeCFGPass" id="4aa57132a070f5f95fc9e8d80588fd61_bc623ec7f401e83528c71571c0e06ac3" file="3" linestart="54" lineend="54" access="none">
<fpt proto="llvm::Pass *">
<pt>
<rt>
<cr id="869eb5281cbe4bbe9c04eddc6bf80c98_259a7cd3a2e5188f6e09108505b16cec"/>
</rt>
</pt>
</fpt>
</f>
<f namespace="llvm" name="createAMDGPUISelDag" id="4aa57132a070f5f95fc9e8d80588fd61_398f13bd6061152e1a3a9536ce729288" file="3" linestart="55" lineend="55" access="none">
<fpt proto="llvm::FunctionPass *">
<pt>
<rt>
<cr id="869eb5281cbe4bbe9c04eddc6bf80c98_c22afda9d189b1a259c3fb00bed37406"/>
</rt>
</pt>
</fpt>
<p name="tm" proto="llvm::TargetMachine &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<rt>
<cr id="d4e05c6b0f4f04a6e13045c31301b1c4_a26dab456e12d7a9bfc4c2cb193bcaff"/>
</rt>
</lrf>
<Stmt>

</Stmt>
</p>
</f>
<f namespace="llvm" name="createAMDGPUTargetTransformInfoPass" id="4aa57132a070f5f95fc9e8d80588fd61_667243da64bb86949f8ee2a8450a6328" file="3" linestart="58" lineend="59" access="none">
<fpt proto="llvm::ImmutablePass *">
<pt>
<rt>
<cr id="869eb5281cbe4bbe9c04eddc6bf80c98_2804853088167aaf2137d30cee564d9a"/>
</rt>
</pt>
</fpt>
<p name="TM" proto="const llvm::AMDGPUTargetMachine *" isPtr="true" isLiteral="true" access2="none">
<pt>
<QualType const="true">
<rt>
<cr id="4aa57132a070f5f95fc9e8d80588fd61_ce37f0d8df989b88fee1f77ad0d2af64"/>
</rt>
</QualType>
</pt>
<Stmt>

</Stmt>
</p>
</f>
<f namespace="llvm" name="initializeSIFixSGPRLiveRangesPass" id="4aa57132a070f5f95fc9e8d80588fd61_9736855fae7d190d5f84123525350d9e" file="3" linestart="61" lineend="61" access="none">
<fpt proto="void">
<bt name="void"/>
</fpt>
<p name="" proto="llvm::PassRegistry &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<rt>
<cr id="0c9e7422af8769868a6271eb855b6b1b_2358e53fb88ef5c60b3b9da7e4acdfca"/>
</rt>
</lrf>
<Stmt>

</Stmt>
</p>
</f>
<v namespace="llvm" name="SIFixSGPRLiveRangesID" proto="char &amp;" isRef="true" isLiteral="true" id="4aa57132a070f5f95fc9e8d80588fd61_80adc566f646d51d911adb634b7b38d3" file="3" linestart="62" lineend="62" storage="extern" access2="none">
<lrf>
<bt name="char"/>
</lrf>
<Stmt>

</Stmt>
</v>
<v namespace="llvm" name="TheAMDGPUTarget" proto="llvm::Target" id="4aa57132a070f5f95fc9e8d80588fd61_cdd13be29e83ce8b98a50532d9b0c808" file="3" linestart="65" lineend="65" storage="extern" access2="none">
<rt>
<cr id="24b645364dfef939b676955407994880_85d396bdb7770902808a18c6f2b3bb61"/>
</rt>
<Stmt>

</Stmt>
</v>
<ns name="AMDGPU" id="4aa57132a070f5f95fc9e8d80588fd61_2098f21df04119f029e13a7d4e87a797" file="3" linestart="67" lineend="71">
<e namespace="llvm.AMDGPU" access="none" name="TargetIndex" id="4aa57132a070f5f95fc9e8d80588fd61_e21e874aaec445be4fa73d5b32ee5ce9" file="3" linestart="68" lineend="70" fixed="true">
<promotion_type>
<bt name="int"/>
</promotion_type>
<integer_type>
<bt name="int"/>
</integer_type>
<ec name="TI_CONSTDATA_START" id="4aa57132a070f5f95fc9e8d80588fd61_a469868a5a68d7847eb0f95833339866" file="3" linestart="69" lineend="69">
<et>
<e id="4aa57132a070f5f95fc9e8d80588fd61_e21e874aaec445be4fa73d5b32ee5ce9"/>
</et>
</ec>
</e>
</ns>
</ns>
<ns name="ShaderType" id="4aa57132a070f5f95fc9e8d80588fd61_7d305096dc251d2680f8312eb23d678c" file="3" linestart="77" lineend="84">
<e namespace="ShaderType" access="none" name="Type" id="4aa57132a070f5f95fc9e8d80588fd61_8a9e2fef3345b26e13890884868604b1" file="3" linestart="78" lineend="83" fixed="true">
<promotion_type>
<bt name="int"/>
</promotion_type>
<integer_type>
<bt name="int"/>
</integer_type>
<ec name="PIXEL" id="4aa57132a070f5f95fc9e8d80588fd61_27525d72a1236fedfcbfa2e9b6cce61e" file="3" linestart="79" lineend="79">
<et>
<e id="4aa57132a070f5f95fc9e8d80588fd61_8a9e2fef3345b26e13890884868604b1"/>
</et>
<Stmt>
<n45 lb="79" cb="13">
<flit/>
</n45>

</Stmt>
</ec>
<ec name="VERTEX" id="4aa57132a070f5f95fc9e8d80588fd61_1c7ef4f4875340fb28d830ab30417dd8" file="3" linestart="80" lineend="80">
<et>
<e id="4aa57132a070f5f95fc9e8d80588fd61_8a9e2fef3345b26e13890884868604b1"/>
</et>
<Stmt>
<n45 lb="80" cb="14">
<flit/>
</n45>

</Stmt>
</ec>
<ec name="GEOMETRY" id="4aa57132a070f5f95fc9e8d80588fd61_48d5ab475e20399db18daa817c6bdb24" file="3" linestart="81" lineend="81">
<et>
<e id="4aa57132a070f5f95fc9e8d80588fd61_8a9e2fef3345b26e13890884868604b1"/>
</et>
<Stmt>
<n45 lb="81" cb="16">
<flit/>
</n45>

</Stmt>
</ec>
<ec name="COMPUTE" id="4aa57132a070f5f95fc9e8d80588fd61_8c553bac4839a543f50d13a6c2a1dd05" file="3" linestart="82" lineend="82">
<et>
<e id="4aa57132a070f5f95fc9e8d80588fd61_8a9e2fef3345b26e13890884868604b1"/>
</et>
<Stmt>
<n45 lb="82" cb="15">
<flit/>
</n45>

</Stmt>
</ec>
</e>
</ns>
<ns name="AMDGPUAS" id="4aa57132a070f5f95fc9e8d80588fd61_dd2dba6e9617837a080d2a9378823230" file="3" linestart="92" lineend="128">
<e namespace="AMDGPUAS" access="none" name="AddressSpaces" id="4aa57132a070f5f95fc9e8d80588fd61_20fceadc89099c14885df301b18897bc" file="3" linestart="93" lineend="126" fixed="true">
<promotion_type>
<bt name="int"/>
</promotion_type>
<integer_type>
<bt name="int"/>
</integer_type>
<ec name="PRIVATE_ADDRESS" id="4aa57132a070f5f95fc9e8d80588fd61_78606e5f17df18037a714b1e337e1891" file="3" linestart="94" lineend="94">
<et>
<e id="4aa57132a070f5f95fc9e8d80588fd61_20fceadc89099c14885df301b18897bc"/>
</et>
<Stmt>
<n45 lb="94" cb="22"/>

</Stmt>
</ec>
<ec name="GLOBAL_ADDRESS" id="4aa57132a070f5f95fc9e8d80588fd61_8efcc3a3b882636621fd156e7981b687" file="3" linestart="95" lineend="95">
<et>
<e id="4aa57132a070f5f95fc9e8d80588fd61_20fceadc89099c14885df301b18897bc"/>
</et>
<Stmt>
<n45 lb="95" cb="22"/>

</Stmt>
</ec>
<ec name="CONSTANT_ADDRESS" id="4aa57132a070f5f95fc9e8d80588fd61_1383e7fc0fe20d3eaa32372cb9b43312" file="3" linestart="96" lineend="96">
<et>
<e id="4aa57132a070f5f95fc9e8d80588fd61_20fceadc89099c14885df301b18897bc"/>
</et>
<Stmt>
<n45 lb="96" cb="22"/>

</Stmt>
</ec>
<ec name="LOCAL_ADDRESS" id="4aa57132a070f5f95fc9e8d80588fd61_af2829312e19701c4896a034b034b477" file="3" linestart="97" lineend="97">
<et>
<e id="4aa57132a070f5f95fc9e8d80588fd61_20fceadc89099c14885df301b18897bc"/>
</et>
<Stmt>
<n45 lb="97" cb="22"/>

</Stmt>
</ec>
<ec name="FLAT_ADDRESS" id="4aa57132a070f5f95fc9e8d80588fd61_250134be1965811d0b12dddedbf0dc76" file="3" linestart="98" lineend="98">
<et>
<e id="4aa57132a070f5f95fc9e8d80588fd61_20fceadc89099c14885df301b18897bc"/>
</et>
<Stmt>
<n45 lb="98" cb="22">
<flit/>
</n45>

</Stmt>
</ec>
<ec name="REGION_ADDRESS" id="4aa57132a070f5f95fc9e8d80588fd61_7e45b50df0e0c0363b6f87e3336a0d8a" file="3" linestart="99" lineend="99">
<et>
<e id="4aa57132a070f5f95fc9e8d80588fd61_20fceadc89099c14885df301b18897bc"/>
</et>
<Stmt>
<n45 lb="99" cb="22">
<flit/>
</n45>

</Stmt>
</ec>
<ec name="PARAM_D_ADDRESS" id="4aa57132a070f5f95fc9e8d80588fd61_3c98b0bf514abdc98d21245ee18a150d" file="3" linestart="100" lineend="100">
<et>
<e id="4aa57132a070f5f95fc9e8d80588fd61_20fceadc89099c14885df301b18897bc"/>
</et>
<Stmt>
<n45 lb="100" cb="22">
<flit/>
</n45>

</Stmt>
</ec>
<ec name="PARAM_I_ADDRESS" id="4aa57132a070f5f95fc9e8d80588fd61_a69ee0b761764750345d7d36231157d3" file="3" linestart="101" lineend="101">
<et>
<e id="4aa57132a070f5f95fc9e8d80588fd61_20fceadc89099c14885df301b18897bc"/>
</et>
<Stmt>
<n45 lb="101" cb="22">
<flit/>
</n45>

</Stmt>
</ec>
<ec name="CONSTANT_BUFFER_0" id="4aa57132a070f5f95fc9e8d80588fd61_17ff674bd83411a7e7138b8a62ffea1e" file="3" linestart="108" lineend="108">
<et>
<e id="4aa57132a070f5f95fc9e8d80588fd61_20fceadc89099c14885df301b18897bc"/>
</et>
<Stmt>
<n45 lb="108" cb="23">
<flit/>
</n45>

</Stmt>
</ec>
<ec name="CONSTANT_BUFFER_1" id="4aa57132a070f5f95fc9e8d80588fd61_ce03ca3a5bf1ff0ad6f20295b15342b4" file="3" linestart="109" lineend="109">
<et>
<e id="4aa57132a070f5f95fc9e8d80588fd61_20fceadc89099c14885df301b18897bc"/>
</et>
<Stmt>
<n45 lb="109" cb="23">
<flit/>
</n45>

</Stmt>
</ec>
<ec name="CONSTANT_BUFFER_2" id="4aa57132a070f5f95fc9e8d80588fd61_235ca4644c354efdc8249e201b0ce12e" file="3" linestart="110" lineend="110">
<et>
<e id="4aa57132a070f5f95fc9e8d80588fd61_20fceadc89099c14885df301b18897bc"/>
</et>
<Stmt>
<n45 lb="110" cb="23">
<flit/>
</n45>

</Stmt>
</ec>
<ec name="CONSTANT_BUFFER_3" id="4aa57132a070f5f95fc9e8d80588fd61_fa6e07e2c20029219ff1f79f4f460e41" file="3" linestart="111" lineend="111">
<et>
<e id="4aa57132a070f5f95fc9e8d80588fd61_20fceadc89099c14885df301b18897bc"/>
</et>
<Stmt>
<n45 lb="111" cb="23">
<flit/>
</n45>

</Stmt>
</ec>
<ec name="CONSTANT_BUFFER_4" id="4aa57132a070f5f95fc9e8d80588fd61_ab8ff18f0c3209b367485d9446cbf914" file="3" linestart="112" lineend="112">
<et>
<e id="4aa57132a070f5f95fc9e8d80588fd61_20fceadc89099c14885df301b18897bc"/>
</et>
<Stmt>
<n45 lb="112" cb="23">
<flit/>
</n45>

</Stmt>
</ec>
<ec name="CONSTANT_BUFFER_5" id="4aa57132a070f5f95fc9e8d80588fd61_6aab2fe8a00b919786f4ed5e48b81540" file="3" linestart="113" lineend="113">
<et>
<e id="4aa57132a070f5f95fc9e8d80588fd61_20fceadc89099c14885df301b18897bc"/>
</et>
<Stmt>
<n45 lb="113" cb="23">
<flit/>
</n45>

</Stmt>
</ec>
<ec name="CONSTANT_BUFFER_6" id="4aa57132a070f5f95fc9e8d80588fd61_ef522a7bacfda6dd5c2931afc27e8e61" file="3" linestart="114" lineend="114">
<et>
<e id="4aa57132a070f5f95fc9e8d80588fd61_20fceadc89099c14885df301b18897bc"/>
</et>
<Stmt>
<n45 lb="114" cb="23">
<flit/>
</n45>

</Stmt>
</ec>
<ec name="CONSTANT_BUFFER_7" id="4aa57132a070f5f95fc9e8d80588fd61_542c0c3c2e3ce3ce0519de3b495ba1b6" file="3" linestart="115" lineend="115">
<et>
<e id="4aa57132a070f5f95fc9e8d80588fd61_20fceadc89099c14885df301b18897bc"/>
</et>
<Stmt>
<n45 lb="115" cb="23">
<flit/>
</n45>

</Stmt>
</ec>
<ec name="CONSTANT_BUFFER_8" id="4aa57132a070f5f95fc9e8d80588fd61_1b871c81e53562dc8c9c0e02bbffd05f" file="3" linestart="116" lineend="116">
<et>
<e id="4aa57132a070f5f95fc9e8d80588fd61_20fceadc89099c14885df301b18897bc"/>
</et>
<Stmt>
<n45 lb="116" cb="23">
<flit/>
</n45>

</Stmt>
</ec>
<ec name="CONSTANT_BUFFER_9" id="4aa57132a070f5f95fc9e8d80588fd61_3de03d672aae4b9a82ac1ed1e915dc8b" file="3" linestart="117" lineend="117">
<et>
<e id="4aa57132a070f5f95fc9e8d80588fd61_20fceadc89099c14885df301b18897bc"/>
</et>
<Stmt>
<n45 lb="117" cb="23">
<flit/>
</n45>

</Stmt>
</ec>
<ec name="CONSTANT_BUFFER_10" id="4aa57132a070f5f95fc9e8d80588fd61_b538b81b0e0c54fb3dc32b34473e1d7b" file="3" linestart="118" lineend="118">
<et>
<e id="4aa57132a070f5f95fc9e8d80588fd61_20fceadc89099c14885df301b18897bc"/>
</et>
<Stmt>
<n45 lb="118" cb="24">
<flit/>
</n45>

</Stmt>
</ec>
<ec name="CONSTANT_BUFFER_11" id="4aa57132a070f5f95fc9e8d80588fd61_af62a9951f3324d491a79a0e7db2ca73" file="3" linestart="119" lineend="119">
<et>
<e id="4aa57132a070f5f95fc9e8d80588fd61_20fceadc89099c14885df301b18897bc"/>
</et>
<Stmt>
<n45 lb="119" cb="24">
<flit/>
</n45>

</Stmt>
</ec>
<ec name="CONSTANT_BUFFER_12" id="4aa57132a070f5f95fc9e8d80588fd61_26383db6512ee246b10cd192199cb664" file="3" linestart="120" lineend="120">
<et>
<e id="4aa57132a070f5f95fc9e8d80588fd61_20fceadc89099c14885df301b18897bc"/>
</et>
<Stmt>
<n45 lb="120" cb="24">
<flit/>
</n45>

</Stmt>
</ec>
<ec name="CONSTANT_BUFFER_13" id="4aa57132a070f5f95fc9e8d80588fd61_7ab29d305e9d4a266e2fe96ad50b838d" file="3" linestart="121" lineend="121">
<et>
<e id="4aa57132a070f5f95fc9e8d80588fd61_20fceadc89099c14885df301b18897bc"/>
</et>
<Stmt>
<n45 lb="121" cb="24">
<flit/>
</n45>

</Stmt>
</ec>
<ec name="CONSTANT_BUFFER_14" id="4aa57132a070f5f95fc9e8d80588fd61_b63d2908acea1ca391cfaeef74e6e67b" file="3" linestart="122" lineend="122">
<et>
<e id="4aa57132a070f5f95fc9e8d80588fd61_20fceadc89099c14885df301b18897bc"/>
</et>
<Stmt>
<n45 lb="122" cb="24">
<flit/>
</n45>

</Stmt>
</ec>
<ec name="CONSTANT_BUFFER_15" id="4aa57132a070f5f95fc9e8d80588fd61_d54b52092075c8cbf8bb07569b85ebab" file="3" linestart="123" lineend="123">
<et>
<e id="4aa57132a070f5f95fc9e8d80588fd61_20fceadc89099c14885df301b18897bc"/>
</et>
<Stmt>
<n45 lb="123" cb="24">
<flit/>
</n45>

</Stmt>
</ec>
<ec name="ADDRESS_NONE" id="4aa57132a070f5f95fc9e8d80588fd61_a9f643fb86d0adb113c6f3c389f043cc" file="3" linestart="124" lineend="124">
<et>
<e id="4aa57132a070f5f95fc9e8d80588fd61_20fceadc89099c14885df301b18897bc"/>
</et>
<Stmt>
<n45 lb="124" cb="18">
<flit/>
</n45>

</Stmt>
</ec>
<ec name="LAST_ADDRESS" id="4aa57132a070f5f95fc9e8d80588fd61_685dbf2ed2152758a92a31dca25be3b5" file="3" linestart="125" lineend="125">
<et>
<e id="4aa57132a070f5f95fc9e8d80588fd61_20fceadc89099c14885df301b18897bc"/>
</et>
<Stmt>
<drx lb="125" cb="18" id="4aa57132a070f5f95fc9e8d80588fd61_a9f643fb86d0adb113c6f3c389f043cc" nm="ADDRESS_NONE"/>

</Stmt>
</ec>
</e>
</ns>
<Comments>
<c f="4" b="1" e="1"/>
<c f="4" b="2" e="2"/>
<c f="4" b="3" e="3"/>
<c f="4" b="4" e="4"/>
<c f="4" b="5" e="5"/>
<c f="4" b="6" e="6"/>
<c f="4" b="7" e="7"/>
<c f="4" b="8" e="8"/>
<c f="4" b="9" e="9"/>
<c f="4" b="10" e="10"/>
<c f="4" b="11" e="11"/>
<c f="4" b="12" e="12"/>
<c f="4" b="13" e="13"/>
<c f="4" b="14" e="14"/>
<c f="4" b="16" e="14"/>
<c f="4" b="49" e="49"/>
<c f="4" b="50" e="50"/>
<c f="4" b="51" e="50"/>
<c f="4" b="63" e="63"/>
<c f="4" b="65" e="63"/>
</Comments>
<Macros>
<m f="4" bl="38" bc="5" el="38" ec="28"/>
<m f="4" bl="42" bc="5" el="42" ec="28"/>
<m f="4" bl="46" bc="5" el="46" ec="28"/>
</Macros>
<ns name="llvm" id="7ebe28b077af0dc3580f965a9216fd3f_544dadc8774ac7e8cdf9804c9bca3e1f" file="4" linestart="26" lineend="63" original="">
<cr namespace="llvm" access="none" kind="class" name="AMDGPUSubtarget" id="7ebe28b077af0dc3580f965a9216fd3f_ccee921ff17fb86771cc7950ec66d7db" file="4" linestart="28" lineend="28" previous="4aa57132a070f5f95fc9e8d80588fd61_ccee921ff17fb86771cc7950ec66d7db"/>
<cr namespace="llvm" access="none" kind="class" name="TargetInstrInfo" id="7ebe28b077af0dc3580f965a9216fd3f_b2b5c0419910194f0db2c9f0b04e3ba2" file="4" linestart="29" lineend="29" previous="d038367435b7928d04997491e912d58d_b2b5c0419910194f0db2c9f0b04e3ba2"/>
<cr namespace="llvm" access="none" depth="0" kind="struct" name="AMDGPURegisterInfo" id="7ebe28b077af0dc3580f965a9216fd3f_e0372a749c66eaa3f4c2fdb005c00025" file="4" linestart="31" lineend="61">
<cr access="public" kind="struct" name="AMDGPURegisterInfo" id="7ebe28b077af0dc3580f965a9216fd3f_edcebba8f024dd0ad890aeecd3e348e4" file="4" linestart="31" lineend="31"/>
<v name="CalleeSavedReg" proto="const MCPhysReg" const="true" isLiteral="true" isPrimitive="true" id="7ebe28b077af0dc3580f965a9216fd3f_4c4f042aae9f03818610a199596caca7" file="4" linestart="32" lineend="32" storage="static" access2="public">
<QualType const="true">
<Tdef>
<Tdef>
<bt name="unsigned short"/>
</Tdef>
</Tdef>
</QualType>
<Stmt>

</Stmt>
</v>
<fl name="ST" id="7ebe28b077af0dc3580f965a9216fd3f_a6f1cbe082acd933f1692c6fb6126786" file="4" linestart="33" lineend="33" isLiteral="true" isRef="true" access="public" proto="const llvm::AMDGPUSubtarget &amp;">
<lrf>
<QualType const="true">
<rt>
<cr id="1fa1199557e4f7988cadb59401364979_ccee921ff17fb86771cc7950ec66d7db"/>
</rt>
</QualType>
</lrf>
</fl>
<c name="AMDGPURegisterInfo" id="7ebe28b077af0dc3580f965a9216fd3f_f6fcb04eb8e9b3aedbffc258291a177a" file="4" linestart="35" lineend="35" access="public">
<fpt proto="void">
<bt name="void"/>
</fpt>
<p name="st" proto="const llvm::AMDGPUSubtarget &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<QualType const="true">
<rt>
<cr id="1fa1199557e4f7988cadb59401364979_ccee921ff17fb86771cc7950ec66d7db"/>
</rt>
</QualType>
</lrf>
<Stmt>

</Stmt>
</p>
</c>
<m name="getReservedRegs" id="7ebe28b077af0dc3580f965a9216fd3f_7f8f5af423933fba91543fc3caa91341" file="4" linestart="37" lineend="39" access="public" hasbody="true" isdef="true">
<fpt const="true" proto="llvm::BitVector">
<rt>
<cr id="091fe7d1a666cfdbd5c5602d9bbe50d9_647e416b8bdb6276d3951506048da0d6"/>
</rt>
</fpt>
<p name="MF" proto="const llvm::MachineFunction &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<QualType const="true">
<rt>
<cr id="895a66b41661e915ba6854da2359580f_7a76e175133a980deee19d81d954fcc0"/>
</rt>
</QualType>
</lrf>
<Stmt>

</Stmt>
</p>
<Stmt>
<u lb="37" cb="71" le="39" ce="3">
<ocast lb="38" cb="5" le="38" ce="5">
<bt name="void"/>
<n46 lb="38" cb="5" le="38" ce="5">
<exp pvirg="true"/>
<xop lb="38" cb="5" le="38" ce="5" kind="||">
<n46 lb="38" cb="5" le="38" ce="5">
<exp pvirg="true"/>
<uo lb="38" cb="5" le="38" ce="5" kind="!">
<uo lb="38" cb="5" le="38" ce="5" kind="!">
<n46 lb="38" cb="5" le="38" ce="5">
<exp pvirg="true"/>
<uo lb="38" cb="5" le="38" ce="5" kind="!">
<n32 lb="38" cb="5">
<n32 lb="38" cb="5">
<n52 lb="38" cb="5">
<slit/>
</n52>
</n32>
</n32>
</uo>
</n46>
</uo>
</uo>
</n46>
<n32 lb="38" cb="5" le="38" ce="5">
<n46 lb="38" cb="5" le="38" ce="5">
<exp pvirg="true"/>
<xop lb="38" cb="5" le="38" ce="5" kind=",">
<ce lb="38" cb="5" le="38" ce="5" nbparm="3" id="31c357693d52ae274c14f087014287c4_3e40221a11a600da08b516cdee0dac93">
<exp pvirg="true"/>
<n32 lb="38" cb="5">
<drx lb="38" cb="5" kind="lvalue" id="31c357693d52ae274c14f087014287c4_3e40221a11a600da08b516cdee0dac93" nm="_wassert"/>
</n32>
<n32 lb="38" cb="5">
<n52 lb="38" cb="5">
<slit/>
</n52>
</n32>
<n32 lb="38" cb="5">
<n52 lb="38" cb="5">
<slit/>
</n52>
</n32>
<n32 lb="38" cb="5">
<n45 lb="38" cb="5">
<flit/>
</n45>
</n32>
</ce>
<n45 lb="38" cb="5">
<flit/>
</n45>
</xop>
</n46>
</n32>
</xop>
</n46>
</ocast>
<rx lb="38" cb="32" le="38" ce="49" pvirg="true">
<n37 lb="38" cb="39" le="38" ce="49">
<n10 lb="38" cb="39" le="38" ce="49">
<typeptr id="091fe7d1a666cfdbd5c5602d9bbe50d9_709737e66d634339bb4b9cb454b5aaac"/>
<temp/>
<mte lb="38" cb="39" le="38" ce="49">
<exp pvirg="true"/>
<n8 lb="38" cb="39" le="38" ce="49" >
<temp/>
<n11 lb="38" cb="39" le="38" ce="49">
<typeptr id="091fe7d1a666cfdbd5c5602d9bbe50d9_c21543e4ffd5775122f8f921d4c61b66"/>
<temp/>
</n11>
</n8>
</mte>
</n10>
</n37>
</rx>
</u>

</Stmt>
</m>
<m name="getCFGStructurizerRegClass" id="7ebe28b077af0dc3580f965a9216fd3f_b54fe2c0e5988c3958cd0a2f031b4f7e" file="4" linestart="41" lineend="43" virtual="true" access="public" hasbody="true" isdef="true">
<fpt const="true" proto="const llvm::TargetRegisterClass *">
<pt>
<QualType const="true">
<rt>
<cr id="59642fb74cf5b58f433a7bdcb6c661d2_e5ad748063c898b7dab27775bba1a499"/>
</rt>
</QualType>
</pt>
</fpt>
<p name="VT" proto="llvm::MVT" access2="none">
<rt>
<cr id="8082e5165c3f42665d6b82cf419bbd6a_d15e30a7911dd4275e49913b7d78fcf1"/>
</rt>
<Stmt>

</Stmt>
</p>
<Stmt>
<u lb="41" cb="79" le="43" ce="3">
<ocast lb="42" cb="5" le="42" ce="5">
<bt name="void"/>
<n46 lb="42" cb="5" le="42" ce="5">
<exp pvirg="true"/>
<xop lb="42" cb="5" le="42" ce="5" kind="||">
<n46 lb="42" cb="5" le="42" ce="5">
<exp pvirg="true"/>
<uo lb="42" cb="5" le="42" ce="5" kind="!">
<uo lb="42" cb="5" le="42" ce="5" kind="!">
<n46 lb="42" cb="5" le="42" ce="5">
<exp pvirg="true"/>
<uo lb="42" cb="5" le="42" ce="5" kind="!">
<n32 lb="42" cb="5">
<n32 lb="42" cb="5">
<n52 lb="42" cb="5">
<slit/>
</n52>
</n32>
</n32>
</uo>
</n46>
</uo>
</uo>
</n46>
<n32 lb="42" cb="5" le="42" ce="5">
<n46 lb="42" cb="5" le="42" ce="5">
<exp pvirg="true"/>
<xop lb="42" cb="5" le="42" ce="5" kind=",">
<ce lb="42" cb="5" le="42" ce="5" nbparm="3" id="31c357693d52ae274c14f087014287c4_3e40221a11a600da08b516cdee0dac93">
<exp pvirg="true"/>
<n32 lb="42" cb="5">
<drx lb="42" cb="5" kind="lvalue" id="31c357693d52ae274c14f087014287c4_3e40221a11a600da08b516cdee0dac93" nm="_wassert"/>
</n32>
<n32 lb="42" cb="5">
<n52 lb="42" cb="5">
<slit/>
</n52>
</n32>
<n32 lb="42" cb="5">
<n52 lb="42" cb="5">
<slit/>
</n52>
</n32>
<n32 lb="42" cb="5">
<n45 lb="42" cb="5">
<flit/>
</n45>
</n32>
</ce>
<n45 lb="42" cb="5">
<flit/>
</n45>
</xop>
</n46>
</n32>
</xop>
</n46>
</ocast>
<rx lb="42" cb="31" le="42" ce="38" pvirg="true">
<n32 lb="42" cb="38">
<n16 lb="42" cb="38">
<exp pvirg="true"/>
</n16>
</n32>
</rx>
</u>

</Stmt>
</m>
<m name="getHWRegIndex" id="7ebe28b077af0dc3580f965a9216fd3f_49d92eb524152cf4ed2748939a20934d" file="4" linestart="45" lineend="47" virtual="true" access="public" hasbody="true" isdef="true">
<fpt const="true" proto="unsigned int">
<bt name="unsigned int"/>
</fpt>
<p name="Reg" proto="unsigned int" isLiteral="true" isPrimitive="true" access2="none">
<bt name="unsigned int"/>
<Stmt>

</Stmt>
</p>
<Stmt>
<u lb="45" cb="54" le="47" ce="3">
<ocast lb="46" cb="5" le="46" ce="5">
<bt name="void"/>
<n46 lb="46" cb="5" le="46" ce="5">
<exp pvirg="true"/>
<xop lb="46" cb="5" le="46" ce="5" kind="||">
<n46 lb="46" cb="5" le="46" ce="5">
<exp pvirg="true"/>
<uo lb="46" cb="5" le="46" ce="5" kind="!">
<uo lb="46" cb="5" le="46" ce="5" kind="!">
<n46 lb="46" cb="5" le="46" ce="5">
<exp pvirg="true"/>
<uo lb="46" cb="5" le="46" ce="5" kind="!">
<n32 lb="46" cb="5">
<n32 lb="46" cb="5">
<n52 lb="46" cb="5">
<slit/>
</n52>
</n32>
</n32>
</uo>
</n46>
</uo>
</uo>
</n46>
<n32 lb="46" cb="5" le="46" ce="5">
<n46 lb="46" cb="5" le="46" ce="5">
<exp pvirg="true"/>
<xop lb="46" cb="5" le="46" ce="5" kind=",">
<ce lb="46" cb="5" le="46" ce="5" nbparm="3" id="31c357693d52ae274c14f087014287c4_3e40221a11a600da08b516cdee0dac93">
<exp pvirg="true"/>
<n32 lb="46" cb="5">
<drx lb="46" cb="5" kind="lvalue" id="31c357693d52ae274c14f087014287c4_3e40221a11a600da08b516cdee0dac93" nm="_wassert"/>
</n32>
<n32 lb="46" cb="5">
<n52 lb="46" cb="5">
<slit/>
</n52>
</n32>
<n32 lb="46" cb="5">
<n52 lb="46" cb="5">
<slit/>
</n52>
</n32>
<n32 lb="46" cb="5">
<n45 lb="46" cb="5">
<flit/>
</n45>
</n32>
</ce>
<n45 lb="46" cb="5">
<flit/>
</n45>
</xop>
</n46>
</n32>
</xop>
</n46>
</ocast>
<rx lb="46" cb="31" le="46" ce="38" pvirg="true">
<n32 lb="46" cb="38">
<n45 lb="46" cb="38"/>
</n32>
</rx>
</u>

</Stmt>
</m>
<m name="getSubRegFromChannel" id="7ebe28b077af0dc3580f965a9216fd3f_7b0e2f14bd8f3bdd5d990dffd276a239" file="4" linestart="51" lineend="51" access="public">
<fpt const="true" proto="unsigned int">
<bt name="unsigned int"/>
</fpt>
<p name="Channel" proto="unsigned int" isLiteral="true" isPrimitive="true" access2="none">
<bt name="unsigned int"/>
<Stmt>

</Stmt>
</p>
</m>
<m name="getCalleeSavedRegs" id="7ebe28b077af0dc3580f965a9216fd3f_ee39a5d44050cbf68f8686a9e030e3ab" file="4" linestart="53" lineend="53" access="public">
<fpt const="true" proto="const MCPhysReg *">
<pt>
<QualType const="true">
<Tdef>
<Tdef>
<bt name="unsigned short"/>
</Tdef>
</Tdef>
</QualType>
</pt>
</fpt>
<p name="MF" proto="const llvm::MachineFunction *" isPtr="true" isLiteral="true" access2="none">
<pt>
<QualType const="true">
<rt>
<cr id="895a66b41661e915ba6854da2359580f_7a76e175133a980deee19d81d954fcc0"/>
</rt>
</QualType>
</pt>
<Stmt>

</Stmt>
</p>
</m>
<m name="eliminateFrameIndex" id="7ebe28b077af0dc3580f965a9216fd3f_208fc259ab11e61f715a281ed5201cbb" file="4" linestart="54" lineend="56" virtual="true" access="public">
<fpt const="true" proto="void">
<bt name="void"/>
</fpt>
<p name="MI" proto="MachineBasicBlock::iterator" access2="none">
<ety>
<Tdef>
<tss>
<templatebase id="dc2fe1ce3eab105adc926f5848f1baa6_eaab06caa698bbe9228a38ec2ed23368"/>
<template_arguments>
<rt>
<cr id="d038367435b7928d04997491e912d58d_6044ca844a7ec5fb9a6c63d2c45cb3c4"/>
</rt>
<Tdef>
<ety>
<Tdef>
<ety>
<Tdef>
<tss>
<templatebase id="cf80d347400835f00b932d17946e2cd9_b3cc3aee190ebc2ee3b34154d56a4c56"/>
<template_arguments>
<sttp/>
</template_arguments>
</tss>
</Tdef>
</ety>
</Tdef>
</ety>
</Tdef>
</template_arguments>
</tss>
</Tdef>
</ety>
<Stmt>

</Stmt>
</p>
<p name="SPAdj" proto="int" isLiteral="true" isPrimitive="true" access2="none">
<bt name="int"/>
<Stmt>

</Stmt>
</p>
<p name="FIOperandNum" proto="unsigned int" isLiteral="true" isPrimitive="true" access2="none">
<bt name="unsigned int"/>
<Stmt>

</Stmt>
</p>
<p name="RS" proto="llvm::RegScavenger *" isPtr="true" isLiteral="true" access2="none">
<pt>
<rt>
<cr id="59642fb74cf5b58f433a7bdcb6c661d2_5b3d8c591abe16edac31def318a7e873"/>
</rt>
</pt>
<Stmt>

</Stmt>
</p>
</m>
<m name="getFrameRegister" id="7ebe28b077af0dc3580f965a9216fd3f_159fc464f0c721437bd688c9943d7d92" file="4" linestart="57" lineend="57" access="public">
<fpt const="true" proto="unsigned int">
<bt name="unsigned int"/>
</fpt>
<p name="MF" proto="const llvm::MachineFunction &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<QualType const="true">
<rt>
<cr id="895a66b41661e915ba6854da2359580f_7a76e175133a980deee19d81d954fcc0"/>
</rt>
</QualType>
</lrf>
<Stmt>

</Stmt>
</p>
</m>
<m name="getIndirectSubReg" id="7ebe28b077af0dc3580f965a9216fd3f_590dad574877fb4327b33968633180da" file="4" linestart="59" lineend="59" access="public">
<fpt const="true" proto="unsigned int">
<bt name="unsigned int"/>
</fpt>
<p name="IndirectIndex" proto="unsigned int" isLiteral="true" isPrimitive="true" access2="none">
<bt name="unsigned int"/>
<Stmt>

</Stmt>
</p>
</m>
<m name="operator=" id="7ebe28b077af0dc3580f965a9216fd3f_f7593a55bd098ad597548d6c393d7a62" file="4" linestart="31" implicit="true" operator="true" access="public" inline="true" isdef="true">
<fpt proto="llvm::AMDGPURegisterInfo &amp;">
<lrf>
<rt>
<cr id="7ebe28b077af0dc3580f965a9216fd3f_e0372a749c66eaa3f4c2fdb005c00025"/>
</rt>
</lrf>
</fpt>
<p name="" proto="const llvm::AMDGPURegisterInfo &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<QualType const="true">
<rt>
<cr id="7ebe28b077af0dc3580f965a9216fd3f_e0372a749c66eaa3f4c2fdb005c00025"/>
</rt>
</QualType>
</lrf>
<Stmt>

</Stmt>
</p>
</m>
<d name="~AMDGPURegisterInfo" id="7ebe28b077af0dc3580f965a9216fd3f_fb4330e4d306c8cde2ed072465119b9a" file="4" linestart="31" lineend="31" implicit="true" access="public" inline="true">
<fpt proto="void">
<bt name="void"/>
</fpt>
</d>
</cr>
</ns>
<Comments>
<c f="5" b="1" e="1"/>
<c f="5" b="2" e="2"/>
<c f="5" b="3" e="3"/>
<c f="5" b="4" e="4"/>
<c f="5" b="5" e="5"/>
<c f="5" b="6" e="6"/>
<c f="5" b="7" e="7"/>
<c f="5" b="8" e="8"/>
<c f="5" b="9" e="9"/>
<c f="5" b="10" e="10"/>
<c f="5" b="11" e="11"/>
<c f="5" b="12" e="12"/>
<c f="5" b="13" e="13"/>
<c f="5" b="14" e="14"/>
<c f="5" b="16" e="14"/>
<c f="5" b="1" e="1"/>
<c f="5" b="2" e="2"/>
<c f="5" b="3" e="3"/>
<c f="5" b="4" e="4"/>
<c f="5" b="5" e="5"/>
<c f="5" b="6" e="6"/>
<c f="5" b="7" e="7"/>
<c f="5" b="8" e="8"/>
<c f="5" b="9" e="9"/>
<c f="5" b="10" e="10"/>
<c f="5" b="11" e="11"/>
<c f="5" b="12" e="12"/>
<c f="5" b="13" e="13"/>
<c f="5" b="14" e="14"/>
<c f="5" b="16" e="14"/>
<c f="5" b="104" e="104"/>
<c f="5" b="105" e="105"/>
<c f="5" b="106" e="105"/>
<c f="5" b="108" e="108"/>
<c f="5" b="109" e="109"/>
<c f="5" b="110" e="109"/>
<c f="5" b="142" e="142"/>
<c f="5" b="143" e="142"/>
<c f="5" b="146" e="146"/>
<c f="5" b="147" e="147"/>
<c f="5" b="148" e="148"/>
<c f="5" b="150" e="148"/>
<c f="5" b="152" e="152"/>
<c f="5" b="153" e="153"/>
<c f="5" b="154" e="154"/>
<c f="5" b="155" e="155"/>
<c f="5" b="156" e="156"/>
<c f="5" b="157" e="157"/>
<c f="5" b="158" e="158"/>
<c f="5" b="159" e="158"/>
<c f="5" b="162" e="162"/>
<c f="5" b="163" e="163"/>
<c f="5" b="164" e="163"/>
<c f="5" b="166" e="166"/>
<c f="5" b="167" e="167"/>
<c f="5" b="168" e="168"/>
<c f="5" b="169" e="168"/>
<c f="5" b="174" e="174"/>
<c f="5" b="175" e="175"/>
<c f="5" b="176" e="176"/>
<c f="5" b="177" e="176"/>
<c f="5" b="182" e="182"/>
<c f="5" b="183" e="182"/>
<c f="5" b="187" e="187"/>
<c f="5" b="188" e="188"/>
<c f="5" b="189" e="188"/>
<c f="5" b="195" e="195"/>
<c f="5" b="197" e="195"/>
<c f="5" b="197" e="197"/>
<c f="5" b="199" e="197"/>
<c f="5" b="104" e="104"/>
<c f="5" b="105" e="105"/>
<c f="5" b="106" e="105"/>
<c f="5" b="108" e="108"/>
<c f="5" b="109" e="109"/>
<c f="5" b="110" e="109"/>
<c f="5" b="142" e="142"/>
<c f="5" b="143" e="142"/>
<c f="5" b="146" e="146"/>
<c f="5" b="147" e="147"/>
<c f="5" b="148" e="148"/>
<c f="5" b="150" e="148"/>
<c f="5" b="152" e="152"/>
<c f="5" b="153" e="153"/>
<c f="5" b="154" e="154"/>
<c f="5" b="155" e="155"/>
<c f="5" b="156" e="156"/>
<c f="5" b="157" e="157"/>
<c f="5" b="158" e="158"/>
<c f="5" b="159" e="158"/>
<c f="5" b="162" e="162"/>
<c f="5" b="163" e="163"/>
<c f="5" b="164" e="163"/>
<c f="5" b="166" e="166"/>
<c f="5" b="167" e="167"/>
<c f="5" b="168" e="168"/>
<c f="5" b="169" e="168"/>
<c f="5" b="174" e="174"/>
<c f="5" b="175" e="175"/>
<c f="5" b="176" e="176"/>
<c f="5" b="177" e="176"/>
<c f="5" b="182" e="182"/>
<c f="5" b="183" e="182"/>
<c f="5" b="187" e="187"/>
<c f="5" b="188" e="188"/>
<c f="5" b="189" e="188"/>
<c f="5" b="195" e="195"/>
<c f="5" b="197" e="195"/>
<c f="5" b="197" e="197"/>
<c f="5" b="199" e="197"/>
</Comments>
<Macros/>
<ns name="llvm" id="94021f4eb3db4bb5e433d342e7530945_544dadc8774ac7e8cdf9804c9bca3e1f" file="5" linestart="34" lineend="197" original="">
<cr namespace="llvm" access="none" kind="class" name="AMDGPUSubtarget" id="94021f4eb3db4bb5e433d342e7530945_ccee921ff17fb86771cc7950ec66d7db" file="5" linestart="36" lineend="36" previous="7ebe28b077af0dc3580f965a9216fd3f_ccee921ff17fb86771cc7950ec66d7db"/>
<cr namespace="llvm" access="none" kind="class" name="MachineFunction" id="94021f4eb3db4bb5e433d342e7530945_7a76e175133a980deee19d81d954fcc0" file="5" linestart="37" lineend="37" previous="895a66b41661e915ba6854da2359580f_7a76e175133a980deee19d81d954fcc0"/>
<cr namespace="llvm" access="none" kind="class" name="MachineInstr" id="94021f4eb3db4bb5e433d342e7530945_6044ca844a7ec5fb9a6c63d2c45cb3c4" file="5" linestart="38" lineend="38" previous="6ecae7625e66dd1485e4236d350ee2d0_6044ca844a7ec5fb9a6c63d2c45cb3c4"/>
<cr namespace="llvm" access="none" kind="class" name="MachineInstrBuilder" id="94021f4eb3db4bb5e433d342e7530945_1438597d7eaf2dd7c745676415aeb79c" file="5" linestart="39" lineend="39"/>
<cr namespace="llvm" access="none" depth="0" kind="class" name="AMDGPUInstrInfo" id="94021f4eb3db4bb5e433d342e7530945_042d8f4bdaebce19fa1c25343be9bd28" file="5" linestart="41" lineend="191">
<cr access="public" kind="class" name="AMDGPUInstrInfo" id="94021f4eb3db4bb5e433d342e7530945_c54fa143626af6128bed28d307deab05" file="5" linestart="41" lineend="41"/>
<Decl access="private"/>
<fl name="RI" id="94021f4eb3db4bb5e433d342e7530945_38ae95bda0c45da36e38d10422dafd2c" file="5" linestart="43" lineend="43" const="true" access="private" proto="const llvm::AMDGPURegisterInfo">
<QualType const="true">
<rt>
<cr id="7ebe28b077af0dc3580f965a9216fd3f_e0372a749c66eaa3f4c2fdb005c00025"/>
</rt>
</QualType>
</fl>
<m name="getNextBranchInstr" id="94021f4eb3db4bb5e433d342e7530945_c1e541be0b60fab2d7c93a28b3446fb4" file="5" linestart="44" lineend="45" access="private">
<fpt const="true" proto="bool">
<bt name="bool"/>
</fpt>
<p name="iter" proto="MachineBasicBlock::iterator &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<ety>
<Tdef>
<tss>
<templatebase id="dc2fe1ce3eab105adc926f5848f1baa6_eaab06caa698bbe9228a38ec2ed23368"/>
<template_arguments>
<rt>
<cr id="d038367435b7928d04997491e912d58d_6044ca844a7ec5fb9a6c63d2c45cb3c4"/>
</rt>
<Tdef>
<ety>
<Tdef>
<ety>
<Tdef>
<tss>
<templatebase id="cf80d347400835f00b932d17946e2cd9_b3cc3aee190ebc2ee3b34154d56a4c56"/>
<template_arguments>
<sttp/>
</template_arguments>
</tss>
</Tdef>
</ety>
</Tdef>
</ety>
</Tdef>
</template_arguments>
</tss>
</Tdef>
</ety>
</lrf>
<Stmt>

</Stmt>
</p>
<p name="MBB" proto="llvm::MachineBasicBlock &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<rt>
<cr id="dc2fe1ce3eab105adc926f5848f1baa6_373be00984c6dbc0e0fb489ab92aafe0"/>
</rt>
</lrf>
<Stmt>

</Stmt>
</p>
</m>
<m name="anchor" id="94021f4eb3db4bb5e433d342e7530945_0e3fcad09d5eb95255697c46587eec96" file="5" linestart="46" lineend="46" virtual="true" access="private">
<fpt proto="void">
<bt name="void"/>
</fpt>
</m>
<Decl access="protected"/>
<fl name="ST" id="94021f4eb3db4bb5e433d342e7530945_5a3b1bc0c1fb82b5f20a2c69532bd0df" file="5" linestart="48" lineend="48" isLiteral="true" isRef="true" access="protected" proto="const llvm::AMDGPUSubtarget &amp;">
<lrf>
<QualType const="true">
<rt>
<cr id="1fa1199557e4f7988cadb59401364979_ccee921ff17fb86771cc7950ec66d7db"/>
</rt>
</QualType>
</lrf>
</fl>
<Decl access="public"/>
<c name="AMDGPUInstrInfo" id="94021f4eb3db4bb5e433d342e7530945_1a823a4428edbd3d446e742b7952c4ef" file="5" linestart="50" lineend="50" explicit="true" access="public">
<fpt proto="void">
<bt name="void"/>
</fpt>
<p name="st" proto="const llvm::AMDGPUSubtarget &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<QualType const="true">
<rt>
<cr id="1fa1199557e4f7988cadb59401364979_ccee921ff17fb86771cc7950ec66d7db"/>
</rt>
</QualType>
</lrf>
<Stmt>

</Stmt>
</p>
</c>
<m name="getRegisterInfo" id="94021f4eb3db4bb5e433d342e7530945_29213c32028865acaedd9f0ce14bc7a5" file="5" linestart="52" lineend="52" pure="true" virtual="true" access="public">
<fpt const="true" proto="const llvm::AMDGPURegisterInfo &amp;">
<lrf>
<QualType const="true">
<rt>
<cr id="7ebe28b077af0dc3580f965a9216fd3f_e0372a749c66eaa3f4c2fdb005c00025"/>
</rt>
</QualType>
</lrf>
</fpt>
</m>
<m name="isCoalescableExtInstr" id="94021f4eb3db4bb5e433d342e7530945_d4c635ba8ccb633bacb36c1bd3f71d4c" file="5" linestart="54" lineend="55" access="public">
<fpt const="true" proto="bool">
<bt name="bool"/>
</fpt>
<p name="MI" proto="const llvm::MachineInstr &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<QualType const="true">
<rt>
<cr id="d038367435b7928d04997491e912d58d_6044ca844a7ec5fb9a6c63d2c45cb3c4"/>
</rt>
</QualType>
</lrf>
<Stmt>

</Stmt>
</p>
<p name="SrcReg" proto="unsigned int &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<bt name="unsigned int"/>
</lrf>
<Stmt>

</Stmt>
</p>
<p name="DstReg" proto="unsigned int &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<bt name="unsigned int"/>
</lrf>
<Stmt>

</Stmt>
</p>
<p name="SubIdx" proto="unsigned int &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<bt name="unsigned int"/>
</lrf>
<Stmt>

</Stmt>
</p>
</m>
<m name="isLoadFromStackSlot" id="94021f4eb3db4bb5e433d342e7530945_a7e09f7431f2b44d15868a2bc2b7cd80" file="5" linestart="57" lineend="58" access="public">
<fpt const="true" proto="unsigned int">
<bt name="unsigned int"/>
</fpt>
<p name="MI" proto="const llvm::MachineInstr *" isPtr="true" isLiteral="true" access2="none">
<pt>
<QualType const="true">
<rt>
<cr id="d038367435b7928d04997491e912d58d_6044ca844a7ec5fb9a6c63d2c45cb3c4"/>
</rt>
</QualType>
</pt>
<Stmt>

</Stmt>
</p>
<p name="FrameIndex" proto="int &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<bt name="int"/>
</lrf>
<Stmt>

</Stmt>
</p>
</m>
<m name="isLoadFromStackSlotPostFE" id="94021f4eb3db4bb5e433d342e7530945_5f24757bbcbcf51ce8f2ae3b3877d5b2" file="5" linestart="59" lineend="60" access="public">
<fpt const="true" proto="unsigned int">
<bt name="unsigned int"/>
</fpt>
<p name="MI" proto="const llvm::MachineInstr *" isPtr="true" isLiteral="true" access2="none">
<pt>
<QualType const="true">
<rt>
<cr id="d038367435b7928d04997491e912d58d_6044ca844a7ec5fb9a6c63d2c45cb3c4"/>
</rt>
</QualType>
</pt>
<Stmt>

</Stmt>
</p>
<p name="FrameIndex" proto="int &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<bt name="int"/>
</lrf>
<Stmt>

</Stmt>
</p>
</m>
<m name="hasLoadFromStackSlot" id="94021f4eb3db4bb5e433d342e7530945_e2e18ae3bc58a9d63af68e4a53088da4" file="5" linestart="61" lineend="63" access="public">
<fpt const="true" proto="bool">
<bt name="bool"/>
</fpt>
<p name="MI" proto="const llvm::MachineInstr *" isPtr="true" isLiteral="true" access2="none">
<pt>
<QualType const="true">
<rt>
<cr id="d038367435b7928d04997491e912d58d_6044ca844a7ec5fb9a6c63d2c45cb3c4"/>
</rt>
</QualType>
</pt>
<Stmt>

</Stmt>
</p>
<p name="MMO" proto="const llvm::MachineMemOperand *&amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<pt>
<QualType const="true">
<rt>
<cr id="d038367435b7928d04997491e912d58d_23b023a6f010a76d0665a045d8701626"/>
</rt>
</QualType>
</pt>
</lrf>
<Stmt>

</Stmt>
</p>
<p name="FrameIndex" proto="int &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<bt name="int"/>
</lrf>
<Stmt>

</Stmt>
</p>
</m>
<m name="isStoreFromStackSlot" id="94021f4eb3db4bb5e433d342e7530945_8a7c808b11312bcda1b57309a58dd1fc" file="5" linestart="64" lineend="64" access="public">
<fpt const="true" proto="unsigned int">
<bt name="unsigned int"/>
</fpt>
<p name="MI" proto="const llvm::MachineInstr *" isPtr="true" isLiteral="true" access2="none">
<pt>
<QualType const="true">
<rt>
<cr id="d038367435b7928d04997491e912d58d_6044ca844a7ec5fb9a6c63d2c45cb3c4"/>
</rt>
</QualType>
</pt>
<Stmt>

</Stmt>
</p>
<p name="FrameIndex" proto="int &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<bt name="int"/>
</lrf>
<Stmt>

</Stmt>
</p>
</m>
<m name="isStoreFromStackSlotPostFE" id="94021f4eb3db4bb5e433d342e7530945_d0d0cafb764184954d2b9ce4cbaaf12a" file="5" linestart="65" lineend="66" access="public">
<fpt const="true" proto="unsigned int">
<bt name="unsigned int"/>
</fpt>
<p name="MI" proto="const llvm::MachineInstr *" isPtr="true" isLiteral="true" access2="none">
<pt>
<QualType const="true">
<rt>
<cr id="d038367435b7928d04997491e912d58d_6044ca844a7ec5fb9a6c63d2c45cb3c4"/>
</rt>
</QualType>
</pt>
<Stmt>

</Stmt>
</p>
<p name="FrameIndex" proto="int &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<bt name="int"/>
</lrf>
<Stmt>

</Stmt>
</p>
</m>
<m name="hasStoreFromStackSlot" id="94021f4eb3db4bb5e433d342e7530945_1167da076e1190cefb2cb0962ff86550" file="5" linestart="67" lineend="69" access="public">
<fpt const="true" proto="bool">
<bt name="bool"/>
</fpt>
<p name="MI" proto="const llvm::MachineInstr *" isPtr="true" isLiteral="true" access2="none">
<pt>
<QualType const="true">
<rt>
<cr id="d038367435b7928d04997491e912d58d_6044ca844a7ec5fb9a6c63d2c45cb3c4"/>
</rt>
</QualType>
</pt>
<Stmt>

</Stmt>
</p>
<p name="MMO" proto="const llvm::MachineMemOperand *&amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<pt>
<QualType const="true">
<rt>
<cr id="d038367435b7928d04997491e912d58d_23b023a6f010a76d0665a045d8701626"/>
</rt>
</QualType>
</pt>
</lrf>
<Stmt>

</Stmt>
</p>
<p name="FrameIndex" proto="int &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<bt name="int"/>
</lrf>
<Stmt>

</Stmt>
</p>
</m>
<m name="convertToThreeAddress" id="94021f4eb3db4bb5e433d342e7530945_a1613fae2f639e905ddf6d01cd5eecb5" file="5" linestart="71" lineend="74" access="public">
<fpt const="true" proto="llvm::MachineInstr *">
<pt>
<rt>
<cr id="d038367435b7928d04997491e912d58d_6044ca844a7ec5fb9a6c63d2c45cb3c4"/>
</rt>
</pt>
</fpt>
<p name="MFI" proto="MachineFunction::iterator &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<ety>
<Tdef>
<ety>
<Tdef>
<ety>
<Tdef>
<tss>
<templatebase id="cf80d347400835f00b932d17946e2cd9_b3cc3aee190ebc2ee3b34154d56a4c56"/>
<template_arguments>
<sttp/>
</template_arguments>
</tss>
</Tdef>
</ety>
</Tdef>
</ety>
</Tdef>
</ety>
</lrf>
<Stmt>

</Stmt>
</p>
<p name="MBBI" proto="MachineBasicBlock::iterator &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<ety>
<Tdef>
<tss>
<templatebase id="dc2fe1ce3eab105adc926f5848f1baa6_eaab06caa698bbe9228a38ec2ed23368"/>
<template_arguments>
<rt>
<cr id="d038367435b7928d04997491e912d58d_6044ca844a7ec5fb9a6c63d2c45cb3c4"/>
</rt>
<Tdef>
<ety>
<Tdef>
<ety>
<Tdef>
<tss>
<templatebase id="cf80d347400835f00b932d17946e2cd9_b3cc3aee190ebc2ee3b34154d56a4c56"/>
<template_arguments>
<sttp/>
</template_arguments>
</tss>
</Tdef>
</ety>
</Tdef>
</ety>
</Tdef>
</template_arguments>
</tss>
</Tdef>
</ety>
</lrf>
<Stmt>

</Stmt>
</p>
<p name="LV" proto="llvm::LiveVariables *" isPtr="true" isLiteral="true" access2="none">
<pt>
<rt>
<cr id="35dcc986b9fc41c6f521acfc055f8d35_21200ebcc17540790537704d977d96a1"/>
</rt>
</pt>
<Stmt>

</Stmt>
</p>
</m>
<m name="copyPhysReg" id="94021f4eb3db4bb5e433d342e7530945_ac97086a129754f0412b6074c3b44e86" file="5" linestart="77" lineend="80" pure="true" virtual="true" access="public">
<fpt const="true" proto="void">
<bt name="void"/>
</fpt>
<p name="MBB" proto="llvm::MachineBasicBlock &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<rt>
<cr id="dc2fe1ce3eab105adc926f5848f1baa6_373be00984c6dbc0e0fb489ab92aafe0"/>
</rt>
</lrf>
<Stmt>

</Stmt>
</p>
<p name="MI" proto="MachineBasicBlock::iterator" access2="none">
<ety>
<Tdef>
<tss>
<templatebase id="dc2fe1ce3eab105adc926f5848f1baa6_eaab06caa698bbe9228a38ec2ed23368"/>
<template_arguments>
<rt>
<cr id="d038367435b7928d04997491e912d58d_6044ca844a7ec5fb9a6c63d2c45cb3c4"/>
</rt>
<Tdef>
<ety>
<Tdef>
<ety>
<Tdef>
<tss>
<templatebase id="cf80d347400835f00b932d17946e2cd9_b3cc3aee190ebc2ee3b34154d56a4c56"/>
<template_arguments>
<sttp/>
</template_arguments>
</tss>
</Tdef>
</ety>
</Tdef>
</ety>
</Tdef>
</template_arguments>
</tss>
</Tdef>
</ety>
<Stmt>

</Stmt>
</p>
<p name="DL" proto="llvm::DebugLoc" access2="none">
<rt>
<cr id="6ca53e77501a21bf88631b761a2f74a6_fe60359165b1d6b25b6efa2b3701b70d"/>
</rt>
<Stmt>

</Stmt>
</p>
<p name="DestReg" proto="unsigned int" isLiteral="true" isPrimitive="true" access2="none">
<bt name="unsigned int"/>
<Stmt>

</Stmt>
</p>
<p name="SrcReg" proto="unsigned int" isLiteral="true" isPrimitive="true" access2="none">
<bt name="unsigned int"/>
<Stmt>

</Stmt>
</p>
<p name="KillSrc" proto="bool" isLiteral="true" isPrimitive="true" access2="none">
<bt name="bool"/>
<Stmt>

</Stmt>
</p>
</m>
<m name="expandPostRAPseudo" id="94021f4eb3db4bb5e433d342e7530945_a97aec0fd350d2ce863abeb831f5c3dd" file="5" linestart="82" lineend="82" access="public">
<fpt const="true" proto="bool">
<bt name="bool"/>
</fpt>
<p name="MI" proto="MachineBasicBlock::iterator" access2="none">
<ety>
<Tdef>
<tss>
<templatebase id="dc2fe1ce3eab105adc926f5848f1baa6_eaab06caa698bbe9228a38ec2ed23368"/>
<template_arguments>
<rt>
<cr id="d038367435b7928d04997491e912d58d_6044ca844a7ec5fb9a6c63d2c45cb3c4"/>
</rt>
<Tdef>
<ety>
<Tdef>
<ety>
<Tdef>
<tss>
<templatebase id="cf80d347400835f00b932d17946e2cd9_b3cc3aee190ebc2ee3b34154d56a4c56"/>
<template_arguments>
<sttp/>
</template_arguments>
</tss>
</Tdef>
</ety>
</Tdef>
</ety>
</Tdef>
</template_arguments>
</tss>
</Tdef>
</ety>
<Stmt>

</Stmt>
</p>
</m>
<m name="storeRegToStackSlot" id="94021f4eb3db4bb5e433d342e7530945_5d65794a06f18c28f531a31ddd8545c7" file="5" linestart="84" lineend="88" access="public">
<fpt const="true" proto="void">
<bt name="void"/>
</fpt>
<p name="MBB" proto="llvm::MachineBasicBlock &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<rt>
<cr id="dc2fe1ce3eab105adc926f5848f1baa6_373be00984c6dbc0e0fb489ab92aafe0"/>
</rt>
</lrf>
<Stmt>

</Stmt>
</p>
<p name="MI" proto="MachineBasicBlock::iterator" access2="none">
<ety>
<Tdef>
<tss>
<templatebase id="dc2fe1ce3eab105adc926f5848f1baa6_eaab06caa698bbe9228a38ec2ed23368"/>
<template_arguments>
<rt>
<cr id="d038367435b7928d04997491e912d58d_6044ca844a7ec5fb9a6c63d2c45cb3c4"/>
</rt>
<Tdef>
<ety>
<Tdef>
<ety>
<Tdef>
<tss>
<templatebase id="cf80d347400835f00b932d17946e2cd9_b3cc3aee190ebc2ee3b34154d56a4c56"/>
<template_arguments>
<sttp/>
</template_arguments>
</tss>
</Tdef>
</ety>
</Tdef>
</ety>
</Tdef>
</template_arguments>
</tss>
</Tdef>
</ety>
<Stmt>

</Stmt>
</p>
<p name="SrcReg" proto="unsigned int" isLiteral="true" isPrimitive="true" access2="none">
<bt name="unsigned int"/>
<Stmt>

</Stmt>
</p>
<p name="isKill" proto="bool" isLiteral="true" isPrimitive="true" access2="none">
<bt name="bool"/>
<Stmt>

</Stmt>
</p>
<p name="FrameIndex" proto="int" isLiteral="true" isPrimitive="true" access2="none">
<bt name="int"/>
<Stmt>

</Stmt>
</p>
<p name="RC" proto="const llvm::TargetRegisterClass *" isPtr="true" isLiteral="true" access2="none">
<pt>
<QualType const="true">
<rt>
<cr id="59642fb74cf5b58f433a7bdcb6c661d2_e5ad748063c898b7dab27775bba1a499"/>
</rt>
</QualType>
</pt>
<Stmt>

</Stmt>
</p>
<p name="TRI" proto="const llvm::TargetRegisterInfo *" isPtr="true" isLiteral="true" access2="none">
<pt>
<QualType const="true">
<rt>
<cr id="59642fb74cf5b58f433a7bdcb6c661d2_2fd18b2e9f937d163d967e6f778ba659"/>
</rt>
</QualType>
</pt>
<Stmt>

</Stmt>
</p>
</m>
<m name="loadRegFromStackSlot" id="94021f4eb3db4bb5e433d342e7530945_9b4cad2fa532fbc08456332be2f5c532" file="5" linestart="89" lineend="93" access="public">
<fpt const="true" proto="void">
<bt name="void"/>
</fpt>
<p name="MBB" proto="llvm::MachineBasicBlock &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<rt>
<cr id="dc2fe1ce3eab105adc926f5848f1baa6_373be00984c6dbc0e0fb489ab92aafe0"/>
</rt>
</lrf>
<Stmt>

</Stmt>
</p>
<p name="MI" proto="MachineBasicBlock::iterator" access2="none">
<ety>
<Tdef>
<tss>
<templatebase id="dc2fe1ce3eab105adc926f5848f1baa6_eaab06caa698bbe9228a38ec2ed23368"/>
<template_arguments>
<rt>
<cr id="d038367435b7928d04997491e912d58d_6044ca844a7ec5fb9a6c63d2c45cb3c4"/>
</rt>
<Tdef>
<ety>
<Tdef>
<ety>
<Tdef>
<tss>
<templatebase id="cf80d347400835f00b932d17946e2cd9_b3cc3aee190ebc2ee3b34154d56a4c56"/>
<template_arguments>
<sttp/>
</template_arguments>
</tss>
</Tdef>
</ety>
</Tdef>
</ety>
</Tdef>
</template_arguments>
</tss>
</Tdef>
</ety>
<Stmt>

</Stmt>
</p>
<p name="DestReg" proto="unsigned int" isLiteral="true" isPrimitive="true" access2="none">
<bt name="unsigned int"/>
<Stmt>

</Stmt>
</p>
<p name="FrameIndex" proto="int" isLiteral="true" isPrimitive="true" access2="none">
<bt name="int"/>
<Stmt>

</Stmt>
</p>
<p name="RC" proto="const llvm::TargetRegisterClass *" isPtr="true" isLiteral="true" access2="none">
<pt>
<QualType const="true">
<rt>
<cr id="59642fb74cf5b58f433a7bdcb6c661d2_e5ad748063c898b7dab27775bba1a499"/>
</rt>
</QualType>
</pt>
<Stmt>

</Stmt>
</p>
<p name="TRI" proto="const llvm::TargetRegisterInfo *" isPtr="true" isLiteral="true" access2="none">
<pt>
<QualType const="true">
<rt>
<cr id="59642fb74cf5b58f433a7bdcb6c661d2_2fd18b2e9f937d163d967e6f778ba659"/>
</rt>
</QualType>
</pt>
<Stmt>

</Stmt>
</p>
</m>
<Decl access="protected"/>
<m name="foldMemoryOperandImpl" id="94021f4eb3db4bb5e433d342e7530945_5f297513f7b1bfb01d92aea3b2dead7c" file="5" linestart="96" lineend="99" access="protected">
<fpt const="true" proto="llvm::MachineInstr *">
<pt>
<rt>
<cr id="d038367435b7928d04997491e912d58d_6044ca844a7ec5fb9a6c63d2c45cb3c4"/>
</rt>
</pt>
</fpt>
<p name="MF" proto="llvm::MachineFunction &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<rt>
<cr id="895a66b41661e915ba6854da2359580f_7a76e175133a980deee19d81d954fcc0"/>
</rt>
</lrf>
<Stmt>

</Stmt>
</p>
<p name="MI" proto="llvm::MachineInstr *" isPtr="true" isLiteral="true" access2="none">
<pt>
<rt>
<cr id="d038367435b7928d04997491e912d58d_6044ca844a7ec5fb9a6c63d2c45cb3c4"/>
</rt>
</pt>
<Stmt>

</Stmt>
</p>
<p name="Ops" proto="const SmallVectorImpl&lt;unsigned int&gt; &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<QualType const="true">
<tss>
<templatebase id="35dcc986b9fc41c6f521acfc055f8d35_de149a278b9bdd7657798d3ddb9a06b4"/>
<template_arguments>
<bt name="unsigned int"/>
</template_arguments>
</tss>
</QualType>
</lrf>
<Stmt>

</Stmt>
</p>
<p name="FrameIndex" proto="int" isLiteral="true" isPrimitive="true" access2="none">
<bt name="int"/>
<Stmt>

</Stmt>
</p>
</m>
<m name="foldMemoryOperandImpl" id="94021f4eb3db4bb5e433d342e7530945_9419b81c33d7ad8d842009d2d3abd89f" file="5" linestart="100" lineend="103" access="protected">
<fpt const="true" proto="llvm::MachineInstr *">
<pt>
<rt>
<cr id="d038367435b7928d04997491e912d58d_6044ca844a7ec5fb9a6c63d2c45cb3c4"/>
</rt>
</pt>
</fpt>
<p name="MF" proto="llvm::MachineFunction &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<rt>
<cr id="895a66b41661e915ba6854da2359580f_7a76e175133a980deee19d81d954fcc0"/>
</rt>
</lrf>
<Stmt>

</Stmt>
</p>
<p name="MI" proto="llvm::MachineInstr *" isPtr="true" isLiteral="true" access2="none">
<pt>
<rt>
<cr id="d038367435b7928d04997491e912d58d_6044ca844a7ec5fb9a6c63d2c45cb3c4"/>
</rt>
</pt>
<Stmt>

</Stmt>
</p>
<p name="Ops" proto="const SmallVectorImpl&lt;unsigned int&gt; &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<QualType const="true">
<tss>
<templatebase id="35dcc986b9fc41c6f521acfc055f8d35_de149a278b9bdd7657798d3ddb9a06b4"/>
<template_arguments>
<bt name="unsigned int"/>
</template_arguments>
</tss>
</QualType>
</lrf>
<Stmt>

</Stmt>
</p>
<p name="LoadMI" proto="llvm::MachineInstr *" isPtr="true" isLiteral="true" access2="none">
<pt>
<rt>
<cr id="d038367435b7928d04997491e912d58d_6044ca844a7ec5fb9a6c63d2c45cb3c4"/>
</rt>
</pt>
<Stmt>

</Stmt>
</p>
</m>
<m name="getIndirectIndexBegin" id="94021f4eb3db4bb5e433d342e7530945_d65e0ab8d43b0d5d1b6055fefdf4d12c" file="5" linestart="106" lineend="106" access="protected">
<fpt const="true" proto="int">
<bt name="int"/>
</fpt>
<p name="MF" proto="const llvm::MachineFunction &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<QualType const="true">
<rt>
<cr id="895a66b41661e915ba6854da2359580f_7a76e175133a980deee19d81d954fcc0"/>
</rt>
</QualType>
</lrf>
<Stmt>

</Stmt>
</p>
</m>
<m name="getIndirectIndexEnd" id="94021f4eb3db4bb5e433d342e7530945_c370b47dc513a8b21919e8486d515552" file="5" linestart="110" lineend="110" access="protected">
<fpt const="true" proto="int">
<bt name="int"/>
</fpt>
<p name="MF" proto="const llvm::MachineFunction &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<QualType const="true">
<rt>
<cr id="895a66b41661e915ba6854da2359580f_7a76e175133a980deee19d81d954fcc0"/>
</rt>
</QualType>
</lrf>
<Stmt>

</Stmt>
</p>
</m>
<Decl access="public"/>
<m name="canFoldMemoryOperand" id="94021f4eb3db4bb5e433d342e7530945_7ba61f84ea29b7476c4138e4129396db" file="5" linestart="113" lineend="114" access="public">
<fpt const="true" proto="bool">
<bt name="bool"/>
</fpt>
<p name="MI" proto="const llvm::MachineInstr *" isPtr="true" isLiteral="true" access2="none">
<pt>
<QualType const="true">
<rt>
<cr id="d038367435b7928d04997491e912d58d_6044ca844a7ec5fb9a6c63d2c45cb3c4"/>
</rt>
</QualType>
</pt>
<Stmt>

</Stmt>
</p>
<p name="Ops" proto="const SmallVectorImpl&lt;unsigned int&gt; &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<QualType const="true">
<tss>
<templatebase id="35dcc986b9fc41c6f521acfc055f8d35_de149a278b9bdd7657798d3ddb9a06b4"/>
<template_arguments>
<bt name="unsigned int"/>
</template_arguments>
</tss>
</QualType>
</lrf>
<Stmt>

</Stmt>
</p>
</m>
<m name="unfoldMemoryOperand" id="94021f4eb3db4bb5e433d342e7530945_31cdb51abb2c48032e926363dc4c4b00" file="5" linestart="115" lineend="117" access="public">
<fpt const="true" proto="bool">
<bt name="bool"/>
</fpt>
<p name="MF" proto="llvm::MachineFunction &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<rt>
<cr id="895a66b41661e915ba6854da2359580f_7a76e175133a980deee19d81d954fcc0"/>
</rt>
</lrf>
<Stmt>

</Stmt>
</p>
<p name="MI" proto="llvm::MachineInstr *" isPtr="true" isLiteral="true" access2="none">
<pt>
<rt>
<cr id="d038367435b7928d04997491e912d58d_6044ca844a7ec5fb9a6c63d2c45cb3c4"/>
</rt>
</pt>
<Stmt>

</Stmt>
</p>
<p name="Reg" proto="unsigned int" isLiteral="true" isPrimitive="true" access2="none">
<bt name="unsigned int"/>
<Stmt>

</Stmt>
</p>
<p name="UnfoldLoad" proto="bool" isLiteral="true" isPrimitive="true" access2="none">
<bt name="bool"/>
<Stmt>

</Stmt>
</p>
<p name="UnfoldStore" proto="bool" isLiteral="true" isPrimitive="true" access2="none">
<bt name="bool"/>
<Stmt>

</Stmt>
</p>
<p name="NewMIs" proto="SmallVectorImpl&lt;llvm::MachineInstr *&gt; &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<tss>
<templatebase id="35dcc986b9fc41c6f521acfc055f8d35_de149a278b9bdd7657798d3ddb9a06b4"/>
<template_arguments>
<pt>
<rt>
<cr id="d038367435b7928d04997491e912d58d_6044ca844a7ec5fb9a6c63d2c45cb3c4"/>
</rt>
</pt>
</template_arguments>
</tss>
</lrf>
<Stmt>

</Stmt>
</p>
</m>
<m name="unfoldMemoryOperand" id="94021f4eb3db4bb5e433d342e7530945_28c129d23986641b638215fd81476b4d" file="5" linestart="118" lineend="119" access="public">
<fpt const="true" proto="bool">
<bt name="bool"/>
</fpt>
<p name="DAG" proto="llvm::SelectionDAG &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<rt>
<cr id="35dcc986b9fc41c6f521acfc055f8d35_31cb548337e3cbfc72b6576d86e80fa8"/>
</rt>
</lrf>
<Stmt>

</Stmt>
</p>
<p name="N" proto="llvm::SDNode *" isPtr="true" isLiteral="true" access2="none">
<pt>
<rt>
<cr id="35dcc986b9fc41c6f521acfc055f8d35_3759b9bd1ce1cac3724a4522e9a171a5"/>
</rt>
</pt>
<Stmt>

</Stmt>
</p>
<p name="NewNodes" proto="SmallVectorImpl&lt;llvm::SDNode *&gt; &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<tss>
<templatebase id="35dcc986b9fc41c6f521acfc055f8d35_de149a278b9bdd7657798d3ddb9a06b4"/>
<template_arguments>
<pt>
<rt>
<cr id="35dcc986b9fc41c6f521acfc055f8d35_3759b9bd1ce1cac3724a4522e9a171a5"/>
</rt>
</pt>
</template_arguments>
</tss>
</lrf>
<Stmt>

</Stmt>
</p>
</m>
<m name="getOpcodeAfterMemoryUnfold" id="94021f4eb3db4bb5e433d342e7530945_aeef72e9c8e06228c251b1425c60bca9" file="5" linestart="120" lineend="122" access="public">
<fpt const="true" proto="unsigned int">
<bt name="unsigned int"/>
</fpt>
<p name="Opc" proto="unsigned int" isLiteral="true" isPrimitive="true" access2="none">
<bt name="unsigned int"/>
<Stmt>

</Stmt>
</p>
<p name="UnfoldLoad" proto="bool" isLiteral="true" isPrimitive="true" access2="none">
<bt name="bool"/>
<Stmt>

</Stmt>
</p>
<p name="UnfoldStore" proto="bool" isLiteral="true" isPrimitive="true" access2="none">
<bt name="bool"/>
<Stmt>

</Stmt>
</p>
<p name="LoadRegIndex" proto="unsigned int *" isPtr="true" isLiteral="true" init="true" access2="none">
<pt>
<bt name="unsigned int"/>
</pt>
<Stmt>
<n32 lb="122" cb="57">
<n16 lb="122" cb="57">
<exp pvirg="true"/>
</n16>
</n32>

</Stmt>
</p>
</m>
<m name="enableClusterLoads" id="94021f4eb3db4bb5e433d342e7530945_c6503ad3927496a635335adae35e251c" file="5" linestart="124" lineend="124" access="public">
<fpt const="true" proto="bool">
<bt name="bool"/>
</fpt>
</m>
<m name="shouldScheduleLoadsNear" id="94021f4eb3db4bb5e433d342e7530945_e9b35b5822aa0d8a96d455c4a7aef44b" file="5" linestart="126" lineend="128" access="public">
<fpt const="true" proto="bool">
<bt name="bool"/>
</fpt>
<p name="Load1" proto="llvm::SDNode *" isPtr="true" isLiteral="true" access2="none">
<pt>
<rt>
<cr id="35dcc986b9fc41c6f521acfc055f8d35_3759b9bd1ce1cac3724a4522e9a171a5"/>
</rt>
</pt>
<Stmt>

</Stmt>
</p>
<p name="Load2" proto="llvm::SDNode *" isPtr="true" isLiteral="true" access2="none">
<pt>
<rt>
<cr id="35dcc986b9fc41c6f521acfc055f8d35_3759b9bd1ce1cac3724a4522e9a171a5"/>
</rt>
</pt>
<Stmt>

</Stmt>
</p>
<p name="Offset1" proto="int64_t" isLiteral="true" isPrimitive="true" access2="none">
<Tdef>
<bt name="long long"/>
</Tdef>
<Stmt>

</Stmt>
</p>
<p name="Offset2" proto="int64_t" isLiteral="true" isPrimitive="true" access2="none">
<Tdef>
<bt name="long long"/>
</Tdef>
<Stmt>

</Stmt>
</p>
<p name="NumLoads" proto="unsigned int" isLiteral="true" isPrimitive="true" access2="none">
<bt name="unsigned int"/>
<Stmt>

</Stmt>
</p>
</m>
<m name="ReverseBranchCondition" id="94021f4eb3db4bb5e433d342e7530945_dd56ba1a100ec35d3b28ab72c1026bc6" file="5" linestart="130" lineend="131" access="public">
<fpt const="true" proto="bool">
<bt name="bool"/>
</fpt>
<p name="Cond" proto="SmallVectorImpl&lt;llvm::MachineOperand&gt; &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<tss>
<templatebase id="35dcc986b9fc41c6f521acfc055f8d35_de149a278b9bdd7657798d3ddb9a06b4"/>
<template_arguments>
<rt>
<cr id="84c010a1a9c2223bad1481218c714125_82ecc2b64168756ea82cc9516656b279"/>
</rt>
</template_arguments>
</tss>
</lrf>
<Stmt>

</Stmt>
</p>
</m>
<m name="insertNoop" id="94021f4eb3db4bb5e433d342e7530945_2a2539924bab2fdaaecff58202b25188" file="5" linestart="132" lineend="133" access="public">
<fpt const="true" proto="void">
<bt name="void"/>
</fpt>
<p name="MBB" proto="llvm::MachineBasicBlock &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<rt>
<cr id="dc2fe1ce3eab105adc926f5848f1baa6_373be00984c6dbc0e0fb489ab92aafe0"/>
</rt>
</lrf>
<Stmt>

</Stmt>
</p>
<p name="MI" proto="MachineBasicBlock::iterator" access2="none">
<ety>
<Tdef>
<tss>
<templatebase id="dc2fe1ce3eab105adc926f5848f1baa6_eaab06caa698bbe9228a38ec2ed23368"/>
<template_arguments>
<rt>
<cr id="d038367435b7928d04997491e912d58d_6044ca844a7ec5fb9a6c63d2c45cb3c4"/>
</rt>
<Tdef>
<ety>
<Tdef>
<ety>
<Tdef>
<tss>
<templatebase id="cf80d347400835f00b932d17946e2cd9_b3cc3aee190ebc2ee3b34154d56a4c56"/>
<template_arguments>
<sttp/>
</template_arguments>
</tss>
</Tdef>
</ety>
</Tdef>
</ety>
</Tdef>
</template_arguments>
</tss>
</Tdef>
</ety>
<Stmt>

</Stmt>
</p>
</m>
<m name="isPredicated" id="94021f4eb3db4bb5e433d342e7530945_b8e286aebce8489236c89740ccbe7f8e" file="5" linestart="134" lineend="134" access="public">
<fpt const="true" proto="bool">
<bt name="bool"/>
</fpt>
<p name="MI" proto="const llvm::MachineInstr *" isPtr="true" isLiteral="true" access2="none">
<pt>
<QualType const="true">
<rt>
<cr id="d038367435b7928d04997491e912d58d_6044ca844a7ec5fb9a6c63d2c45cb3c4"/>
</rt>
</QualType>
</pt>
<Stmt>

</Stmt>
</p>
</m>
<m name="SubsumesPredicate" id="94021f4eb3db4bb5e433d342e7530945_c50e03eb7998949eacf5c68cb1b384e9" file="5" linestart="135" lineend="136" access="public">
<fpt const="true" proto="bool">
<bt name="bool"/>
</fpt>
<p name="Pred1" proto="const SmallVectorImpl&lt;llvm::MachineOperand&gt; &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<QualType const="true">
<tss>
<templatebase id="35dcc986b9fc41c6f521acfc055f8d35_de149a278b9bdd7657798d3ddb9a06b4"/>
<template_arguments>
<rt>
<cr id="84c010a1a9c2223bad1481218c714125_82ecc2b64168756ea82cc9516656b279"/>
</rt>
</template_arguments>
</tss>
</QualType>
</lrf>
<Stmt>

</Stmt>
</p>
<p name="Pred2" proto="const SmallVectorImpl&lt;llvm::MachineOperand&gt; &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<QualType const="true">
<tss>
<templatebase id="35dcc986b9fc41c6f521acfc055f8d35_de149a278b9bdd7657798d3ddb9a06b4"/>
<template_arguments>
<rt>
<cr id="84c010a1a9c2223bad1481218c714125_82ecc2b64168756ea82cc9516656b279"/>
</rt>
</template_arguments>
</tss>
</QualType>
</lrf>
<Stmt>

</Stmt>
</p>
</m>
<m name="DefinesPredicate" id="94021f4eb3db4bb5e433d342e7530945_22ffda95bb41ed9367bb6d37ce5c90d2" file="5" linestart="137" lineend="138" access="public">
<fpt const="true" proto="bool">
<bt name="bool"/>
</fpt>
<p name="MI" proto="llvm::MachineInstr *" isPtr="true" isLiteral="true" access2="none">
<pt>
<rt>
<cr id="d038367435b7928d04997491e912d58d_6044ca844a7ec5fb9a6c63d2c45cb3c4"/>
</rt>
</pt>
<Stmt>

</Stmt>
</p>
<p name="Pred" proto="std::vector&lt;MachineOperand&gt; &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<ety>
<tss>
<templatebase id="78cb3cbcc032150b6a85b2f30813c812_3d0ab7465d6b9448b8c01dc907d3e25b"/>
<template_arguments>
<rt>
<cr id="84c010a1a9c2223bad1481218c714125_82ecc2b64168756ea82cc9516656b279"/>
</rt>
</template_arguments>
</tss>
</ety>
</lrf>
<Stmt>

</Stmt>
</p>
</m>
<m name="isPredicable" id="94021f4eb3db4bb5e433d342e7530945_803f4fbd65a7fd5276932511ae65e3cf" file="5" linestart="139" lineend="139" access="public">
<fpt const="true" proto="bool">
<bt name="bool"/>
</fpt>
<p name="MI" proto="llvm::MachineInstr *" isPtr="true" isLiteral="true" access2="none">
<pt>
<rt>
<cr id="d038367435b7928d04997491e912d58d_6044ca844a7ec5fb9a6c63d2c45cb3c4"/>
</rt>
</pt>
<Stmt>

</Stmt>
</p>
</m>
<m name="isSafeToMoveRegClassDefs" id="94021f4eb3db4bb5e433d342e7530945_1be4d406ef0b0d5315388748632af6db" file="5" linestart="140" lineend="140" access="public">
<fpt const="true" proto="bool">
<bt name="bool"/>
</fpt>
<p name="RC" proto="const llvm::TargetRegisterClass *" isPtr="true" isLiteral="true" access2="none">
<pt>
<QualType const="true">
<rt>
<cr id="59642fb74cf5b58f433a7bdcb6c661d2_e5ad748063c898b7dab27775bba1a499"/>
</rt>
</QualType>
</pt>
<Stmt>

</Stmt>
</p>
</m>
<m name="isRegisterStore" id="94021f4eb3db4bb5e433d342e7530945_fc41a70ecff3726e64abb597d33153c6" file="5" linestart="143" lineend="143" access="public">
<fpt const="true" proto="bool">
<bt name="bool"/>
</fpt>
<p name="MI" proto="const llvm::MachineInstr &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<QualType const="true">
<rt>
<cr id="d038367435b7928d04997491e912d58d_6044ca844a7ec5fb9a6c63d2c45cb3c4"/>
</rt>
</QualType>
</lrf>
<Stmt>

</Stmt>
</p>
</m>
<m name="isRegisterLoad" id="94021f4eb3db4bb5e433d342e7530945_810c35f4172e68b27622d47988be1115" file="5" linestart="144" lineend="144" access="public">
<fpt const="true" proto="bool">
<bt name="bool"/>
</fpt>
<p name="MI" proto="const llvm::MachineInstr &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<QualType const="true">
<rt>
<cr id="d038367435b7928d04997491e912d58d_6044ca844a7ec5fb9a6c63d2c45cb3c4"/>
</rt>
</QualType>
</lrf>
<Stmt>

</Stmt>
</p>
</m>
<m name="isMov" id="94021f4eb3db4bb5e433d342e7530945_8983baf1db802f068c04d86408918585" file="5" linestart="150" lineend="150" pure="true" virtual="true" access="public">
<fpt const="true" proto="bool">
<bt name="bool"/>
</fpt>
<p name="opcode" proto="unsigned int" isLiteral="true" isPrimitive="true" access2="none">
<bt name="unsigned int"/>
<Stmt>

</Stmt>
</p>
</m>
<m name="calculateIndirectAddress" id="94021f4eb3db4bb5e433d342e7530945_a80ec51368029b8157a8b6558924305b" file="5" linestart="159" lineend="160" pure="true" virtual="true" access="public">
<fpt const="true" proto="unsigned int">
<bt name="unsigned int"/>
</fpt>
<p name="RegIndex" proto="unsigned int" isLiteral="true" isPrimitive="true" access2="none">
<bt name="unsigned int"/>
<Stmt>

</Stmt>
</p>
<p name="Channel" proto="unsigned int" isLiteral="true" isPrimitive="true" access2="none">
<bt name="unsigned int"/>
<Stmt>

</Stmt>
</p>
</m>
<m name="getIndirectAddrRegClass" id="94021f4eb3db4bb5e433d342e7530945_8af63dc792d42c9857178aba67148cd0" file="5" linestart="164" lineend="164" pure="true" virtual="true" access="public">
<fpt const="true" proto="const llvm::TargetRegisterClass *">
<pt>
<QualType const="true">
<rt>
<cr id="59642fb74cf5b58f433a7bdcb6c661d2_e5ad748063c898b7dab27775bba1a499"/>
</rt>
</QualType>
</pt>
</fpt>
</m>
<m name="buildIndirectWrite" id="94021f4eb3db4bb5e433d342e7530945_5a30680590c8ce43e03f818110149324" file="5" linestart="169" lineend="172" pure="true" virtual="true" access="public">
<fpt const="true" proto="llvm::MachineInstrBuilder">
<rt>
<cr id="94021f4eb3db4bb5e433d342e7530945_1438597d7eaf2dd7c745676415aeb79c"/>
</rt>
</fpt>
<p name="MBB" proto="llvm::MachineBasicBlock *" isPtr="true" isLiteral="true" access2="none">
<pt>
<rt>
<cr id="dc2fe1ce3eab105adc926f5848f1baa6_373be00984c6dbc0e0fb489ab92aafe0"/>
</rt>
</pt>
<Stmt>

</Stmt>
</p>
<p name="I" proto="MachineBasicBlock::iterator" access2="none">
<ety>
<Tdef>
<tss>
<templatebase id="dc2fe1ce3eab105adc926f5848f1baa6_eaab06caa698bbe9228a38ec2ed23368"/>
<template_arguments>
<rt>
<cr id="d038367435b7928d04997491e912d58d_6044ca844a7ec5fb9a6c63d2c45cb3c4"/>
</rt>
<Tdef>
<ety>
<Tdef>
<ety>
<Tdef>
<tss>
<templatebase id="cf80d347400835f00b932d17946e2cd9_b3cc3aee190ebc2ee3b34154d56a4c56"/>
<template_arguments>
<sttp/>
</template_arguments>
</tss>
</Tdef>
</ety>
</Tdef>
</ety>
</Tdef>
</template_arguments>
</tss>
</Tdef>
</ety>
<Stmt>

</Stmt>
</p>
<p name="ValueReg" proto="unsigned int" isLiteral="true" isPrimitive="true" access2="none">
<bt name="unsigned int"/>
<Stmt>

</Stmt>
</p>
<p name="Address" proto="unsigned int" isLiteral="true" isPrimitive="true" access2="none">
<bt name="unsigned int"/>
<Stmt>

</Stmt>
</p>
<p name="OffsetReg" proto="unsigned int" isLiteral="true" isPrimitive="true" access2="none">
<bt name="unsigned int"/>
<Stmt>

</Stmt>
</p>
</m>
<m name="buildIndirectRead" id="94021f4eb3db4bb5e433d342e7530945_2de7d136ca673265f23a1430a0107d48" file="5" linestart="177" lineend="180" pure="true" virtual="true" access="public">
<fpt const="true" proto="llvm::MachineInstrBuilder">
<rt>
<cr id="94021f4eb3db4bb5e433d342e7530945_1438597d7eaf2dd7c745676415aeb79c"/>
</rt>
</fpt>
<p name="MBB" proto="llvm::MachineBasicBlock *" isPtr="true" isLiteral="true" access2="none">
<pt>
<rt>
<cr id="dc2fe1ce3eab105adc926f5848f1baa6_373be00984c6dbc0e0fb489ab92aafe0"/>
</rt>
</pt>
<Stmt>

</Stmt>
</p>
<p name="I" proto="MachineBasicBlock::iterator" access2="none">
<ety>
<Tdef>
<tss>
<templatebase id="dc2fe1ce3eab105adc926f5848f1baa6_eaab06caa698bbe9228a38ec2ed23368"/>
<template_arguments>
<rt>
<cr id="d038367435b7928d04997491e912d58d_6044ca844a7ec5fb9a6c63d2c45cb3c4"/>
</rt>
<Tdef>
<ety>
<Tdef>
<ety>
<Tdef>
<tss>
<templatebase id="cf80d347400835f00b932d17946e2cd9_b3cc3aee190ebc2ee3b34154d56a4c56"/>
<template_arguments>
<sttp/>
</template_arguments>
</tss>
</Tdef>
</ety>
</Tdef>
</ety>
</Tdef>
</template_arguments>
</tss>
</Tdef>
</ety>
<Stmt>

</Stmt>
</p>
<p name="ValueReg" proto="unsigned int" isLiteral="true" isPrimitive="true" access2="none">
<bt name="unsigned int"/>
<Stmt>

</Stmt>
</p>
<p name="Address" proto="unsigned int" isLiteral="true" isPrimitive="true" access2="none">
<bt name="unsigned int"/>
<Stmt>

</Stmt>
</p>
<p name="OffsetReg" proto="unsigned int" isLiteral="true" isPrimitive="true" access2="none">
<bt name="unsigned int"/>
<Stmt>

</Stmt>
</p>
</m>
<m name="buildMovInstr" id="94021f4eb3db4bb5e433d342e7530945_7225d96b593480821598862b765932dd" file="5" linestart="183" lineend="185" pure="true" virtual="true" access="public">
<fpt const="true" proto="llvm::MachineInstr *">
<pt>
<rt>
<cr id="d038367435b7928d04997491e912d58d_6044ca844a7ec5fb9a6c63d2c45cb3c4"/>
</rt>
</pt>
</fpt>
<p name="MBB" proto="llvm::MachineBasicBlock *" isPtr="true" isLiteral="true" access2="none">
<pt>
<rt>
<cr id="dc2fe1ce3eab105adc926f5848f1baa6_373be00984c6dbc0e0fb489ab92aafe0"/>
</rt>
</pt>
<Stmt>

</Stmt>
</p>
<p name="I" proto="MachineBasicBlock::iterator" access2="none">
<ety>
<Tdef>
<tss>
<templatebase id="dc2fe1ce3eab105adc926f5848f1baa6_eaab06caa698bbe9228a38ec2ed23368"/>
<template_arguments>
<rt>
<cr id="d038367435b7928d04997491e912d58d_6044ca844a7ec5fb9a6c63d2c45cb3c4"/>
</rt>
<Tdef>
<ety>
<Tdef>
<ety>
<Tdef>
<tss>
<templatebase id="cf80d347400835f00b932d17946e2cd9_b3cc3aee190ebc2ee3b34154d56a4c56"/>
<template_arguments>
<sttp/>
</template_arguments>
</tss>
</Tdef>
</ety>
</Tdef>
</ety>
</Tdef>
</template_arguments>
</tss>
</Tdef>
</ety>
<Stmt>

</Stmt>
</p>
<p name="DstReg" proto="unsigned int" isLiteral="true" isPrimitive="true" access2="none">
<bt name="unsigned int"/>
<Stmt>

</Stmt>
</p>
<p name="SrcReg" proto="unsigned int" isLiteral="true" isPrimitive="true" access2="none">
<bt name="unsigned int"/>
<Stmt>

</Stmt>
</p>
</m>
<m name="getMaskedMIMGOp" id="94021f4eb3db4bb5e433d342e7530945_11d84100e475292aa62057d7f29d0a92" file="5" linestart="189" lineend="189" access="public">
<fpt const="true" proto="int">
<bt name="int"/>
</fpt>
<p name="Opcode" proto="uint16_t" isLiteral="true" isPrimitive="true" access2="none">
<Tdef>
<bt name="unsigned short"/>
</Tdef>
<Stmt>

</Stmt>
</p>
<p name="Channels" proto="unsigned int" isLiteral="true" isPrimitive="true" access2="none">
<bt name="unsigned int"/>
<Stmt>

</Stmt>
</p>
</m>
<m name="operator=" id="94021f4eb3db4bb5e433d342e7530945_7f2b327c7d896d21667e5ecc30aeef55" file="5" linestart="41" implicit="true" operator="true" access="public" inline="true" isdef="true">
<fpt proto="llvm::AMDGPUInstrInfo &amp;">
<lrf>
<rt>
<cr id="94021f4eb3db4bb5e433d342e7530945_042d8f4bdaebce19fa1c25343be9bd28"/>
</rt>
</lrf>
</fpt>
<p name="" proto="const llvm::AMDGPUInstrInfo &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<QualType const="true">
<rt>
<cr id="94021f4eb3db4bb5e433d342e7530945_042d8f4bdaebce19fa1c25343be9bd28"/>
</rt>
</QualType>
</lrf>
<Stmt>

</Stmt>
</p>
</m>
<d name="~AMDGPUInstrInfo" id="94021f4eb3db4bb5e433d342e7530945_3b335290bb217238881cf2fad2b83e6b" file="5" linestart="41" lineend="41" implicit="true" access="public" inline="true">
<fpt proto="void">
<bt name="void"/>
</fpt>
</d>
</cr>
<ns name="AMDGPU" id="94021f4eb3db4bb5e433d342e7530945_2098f21df04119f029e13a7d4e87a797" file="5" linestart="193" lineend="195" original="">
<f namespace="llvm.AMDGPU" name="getNamedOperandIdx" id="94021f4eb3db4bb5e433d342e7530945_d51003d58bf7b6fcc36536da4fd8271e" file="5" linestart="194" lineend="194" access="none">
<fpt proto="int16_t">
<Tdef>
<bt name="short"/>
</Tdef>
</fpt>
<p name="Opcode" proto="uint16_t" isLiteral="true" isPrimitive="true" access2="none">
<Tdef>
<bt name="unsigned short"/>
</Tdef>
<Stmt>

</Stmt>
</p>
<p name="NamedIndex" proto="uint16_t" isLiteral="true" isPrimitive="true" access2="none">
<Tdef>
<bt name="unsigned short"/>
</Tdef>
<Stmt>

</Stmt>
</p>
</f>
</ns>
</ns>
<Comments>
<c f="6" b="1" e="1"/>
<c f="6" b="2" e="2"/>
<c f="6" b="3" e="3"/>
<c f="6" b="4" e="4"/>
<c f="6" b="5" e="5"/>
<c f="6" b="6" e="6"/>
<c f="6" b="7" e="7"/>
<c f="6" b="8" e="8"/>
<c f="6" b="9" e="9"/>
<c f="6" b="10" e="10"/>
<c f="6" b="11" e="11"/>
<c f="6" b="12" e="12"/>
<c f="6" b="13" e="13"/>
<c f="6" b="15" e="13"/>
<c f="6" b="180" e="180"/>
<c f="6" b="181" e="180"/>
<c f="6" b="197" e="197"/>
<c f="6" b="199" e="197"/>
</Comments>
<Macros>
<m f="6" bl="168" bc="5" el="168" ec="47"/>
</Macros>
<ns name="llvm" id="1fa1199557e4f7988cadb59401364979_544dadc8774ac7e8cdf9804c9bca3e1f" file="6" linestart="28" lineend="197" original="">
<cr namespace="llvm" access="none" depth="0" kind="class" name="AMDGPUSubtarget" id="1fa1199557e4f7988cadb59401364979_ccee921ff17fb86771cc7950ec66d7db" file="6" linestart="30" lineend="195" previous="94021f4eb3db4bb5e433d342e7530945_ccee921ff17fb86771cc7950ec66d7db">
<cr access="public" kind="class" name="AMDGPUSubtarget" id="1fa1199557e4f7988cadb59401364979_0291689653f9d3e86ca57ed4ab2c08b3" file="6" linestart="30" lineend="30"/>
<fl name="InstrInfo" id="1fa1199557e4f7988cadb59401364979_0b6a816844bf3995865c33f7a95fac4f" file="6" linestart="32" lineend="32" access="private" proto="std::unique_ptr&lt;AMDGPUInstrInfo&gt;">
<ety>
<tss>
<templatebase id="32ee2f37450bb59c9285f016557f98ab_1e604289ea34d6bd69454849772d0a37"/>
<template_arguments>
<rt>
<cr id="94021f4eb3db4bb5e433d342e7530945_042d8f4bdaebce19fa1c25343be9bd28"/>
</rt>
</template_arguments>
</tss>
</ety>
</fl>
<Decl access="public"/>
<e parent="1fa1199557e4f7988cadb59401364979_ccee921ff17fb86771cc7950ec66d7db" access="public" name="Generation" id="1fa1199557e4f7988cadb59401364979_e2ade01a37c84d7eaeff20dfc95db390" file="6" linestart="35" lineend="42" fixed="true">
<promotion_type>
<bt name="int"/>
</promotion_type>
<integer_type>
<bt name="int"/>
</integer_type>
<ec name="R600" id="1fa1199557e4f7988cadb59401364979_6ef66dd6ee6e1cff11b5a13e030356aa" file="6" linestart="36" lineend="36">
<et>
<e id="1fa1199557e4f7988cadb59401364979_e2ade01a37c84d7eaeff20dfc95db390"/>
</et>
<Stmt>
<n45 lb="36" cb="12">
<flit/>
</n45>

</Stmt>
</ec>
<ec name="R700" id="1fa1199557e4f7988cadb59401364979_6567530cd0077eb337aa15fa08a420a4" file="6" linestart="37" lineend="37">
<et>
<e id="1fa1199557e4f7988cadb59401364979_e2ade01a37c84d7eaeff20dfc95db390"/>
</et>
</ec>
<ec name="EVERGREEN" id="1fa1199557e4f7988cadb59401364979_42a33362d6243da371efb3b73072309d" file="6" linestart="38" lineend="38">
<et>
<e id="1fa1199557e4f7988cadb59401364979_e2ade01a37c84d7eaeff20dfc95db390"/>
</et>
</ec>
<ec name="NORTHERN_ISLANDS" id="1fa1199557e4f7988cadb59401364979_c564d5a488a7429e69a892cc8015edfb" file="6" linestart="39" lineend="39">
<et>
<e id="1fa1199557e4f7988cadb59401364979_e2ade01a37c84d7eaeff20dfc95db390"/>
</et>
</ec>
<ec name="SOUTHERN_ISLANDS" id="1fa1199557e4f7988cadb59401364979_805e77cd21cfaf32c72878cd53648ce1" file="6" linestart="40" lineend="40">
<et>
<e id="1fa1199557e4f7988cadb59401364979_e2ade01a37c84d7eaeff20dfc95db390"/>
</et>
</ec>
<ec name="SEA_ISLANDS" id="1fa1199557e4f7988cadb59401364979_7e983a8f966922726e507ebb1c527bf6" file="6" linestart="41" lineend="41">
<et>
<e id="1fa1199557e4f7988cadb59401364979_e2ade01a37c84d7eaeff20dfc95db390"/>
</et>
</ec>
</e>
<Decl access="private"/>
<fl name="DevName" id="1fa1199557e4f7988cadb59401364979_ccd34101e285d7577d8ad368cc89ca6c" file="6" linestart="45" lineend="45" access="private" proto="std::string">
<ety>
<Tdef>
<tss>
<templatebase id="f2e96efeaba09e7d8921632d675962d4_6ecc822215ca97386606c5e8e95c56fb"/>
<template_arguments>
<bt name="char"/>
<tss>
<templatebase id="dc6a030260fdce02a4552ddbd0ff2ec9_bf3447e13ccfc57e5fa847f5d78e7639"/>
<template_arguments>
<bt name="char"/>
</template_arguments>
</tss>
<tss>
<templatebase id="e709ea4c3e9ceb4cc0600c1bf8d29ceb_07566aa809aee0bdf1c0fac16e19fa85"/>
<template_arguments>
<bt name="char"/>
</template_arguments>
</tss>
</template_arguments>
</tss>
</Tdef>
</ety>
</fl>
<fl name="Is64bit" id="1fa1199557e4f7988cadb59401364979_32afbf8afaf8680f16fea394b01f0e5c" file="6" linestart="46" lineend="46" isLiteral="true" access="private" proto="bool">
<bt name="bool"/>
</fl>
<fl name="DumpCode" id="1fa1199557e4f7988cadb59401364979_c09d231f5009909af83d585153c76e6f" file="6" linestart="47" lineend="47" isLiteral="true" access="private" proto="bool">
<bt name="bool"/>
</fl>
<fl name="R600ALUInst" id="1fa1199557e4f7988cadb59401364979_cdc1ebb65f92160cbebc2352b9caf3a1" file="6" linestart="48" lineend="48" isLiteral="true" access="private" proto="bool">
<bt name="bool"/>
</fl>
<fl name="HasVertexCache" id="1fa1199557e4f7988cadb59401364979_f8d481b875bb16d25780f88346eaa728" file="6" linestart="49" lineend="49" isLiteral="true" access="private" proto="bool">
<bt name="bool"/>
</fl>
<fl name="TexVTXClauseSize" id="1fa1199557e4f7988cadb59401364979_26bbc5b52cf537c28e7225dd77a8dd6e" file="6" linestart="50" lineend="50" isLiteral="true" access="private" proto="short">
<bt name="short"/>
</fl>
<fl name="Gen" id="1fa1199557e4f7988cadb59401364979_f132ea2fa04ee74c0e536864bd3b2a4d" file="6" linestart="51" lineend="51" isLiteral="true" access="private" proto="llvm::AMDGPUSubtarget::Generation">
<et>
<e id="1fa1199557e4f7988cadb59401364979_e2ade01a37c84d7eaeff20dfc95db390"/>
</et>
</fl>
<fl name="FP64" id="1fa1199557e4f7988cadb59401364979_9f9ff3f43908a6a50bcdb3f000555de0" file="6" linestart="52" lineend="52" isLiteral="true" access="private" proto="bool">
<bt name="bool"/>
</fl>
<fl name="FP64Denormals" id="1fa1199557e4f7988cadb59401364979_ce4186225b6a753c3538164f6ea3f7ca" file="6" linestart="53" lineend="53" isLiteral="true" access="private" proto="bool">
<bt name="bool"/>
</fl>
<fl name="FP32Denormals" id="1fa1199557e4f7988cadb59401364979_1696bb76f0203664ecbed280d4719413" file="6" linestart="54" lineend="54" isLiteral="true" access="private" proto="bool">
<bt name="bool"/>
</fl>
<fl name="CaymanISA" id="1fa1199557e4f7988cadb59401364979_ea43a7bb65aa0f7d507de6f30318fd5e" file="6" linestart="55" lineend="55" isLiteral="true" access="private" proto="bool">
<bt name="bool"/>
</fl>
<fl name="EnableIRStructurizer" id="1fa1199557e4f7988cadb59401364979_aa4fe20f22eb2b655062ee4457210ab3" file="6" linestart="56" lineend="56" isLiteral="true" access="private" proto="bool">
<bt name="bool"/>
</fl>
<fl name="EnablePromoteAlloca" id="1fa1199557e4f7988cadb59401364979_3a10d001f82a8c2b218bd7c6a9df89bc" file="6" linestart="57" lineend="57" isLiteral="true" access="private" proto="bool">
<bt name="bool"/>
</fl>
<fl name="EnableIfCvt" id="1fa1199557e4f7988cadb59401364979_25eaf3716ac3122d4f786e680fc5306f" file="6" linestart="58" lineend="58" isLiteral="true" access="private" proto="bool">
<bt name="bool"/>
</fl>
<fl name="WavefrontSize" id="1fa1199557e4f7988cadb59401364979_520700e3900a4fcbf1b7639c3bb6a27d" file="6" linestart="59" lineend="59" isLiteral="true" access="private" proto="unsigned int">
<bt name="unsigned int"/>
</fl>
<fl name="CFALUBug" id="1fa1199557e4f7988cadb59401364979_71881a51ce3940b8cf17e0d24301e71e" file="6" linestart="60" lineend="60" isLiteral="true" access="private" proto="bool">
<bt name="bool"/>
</fl>
<fl name="LocalMemorySize" id="1fa1199557e4f7988cadb59401364979_4049ebe8c545efa1e1f48b526e6cff75" file="6" linestart="61" lineend="61" isLiteral="true" access="private" proto="int">
<bt name="int"/>
</fl>
<fl name="InstrItins" id="1fa1199557e4f7988cadb59401364979_270224ff0ffaca643fd1acc09e91bc5e" file="6" linestart="63" lineend="63" access="private" proto="llvm::InstrItineraryData">
<rt>
<cr id="dcceaabcfcc76c7932ff95ffc6d2e0e7_9cdec5bb75193864eb7a85a279c047c5"/>
</rt>
</fl>
<Decl access="public"/>
<c name="AMDGPUSubtarget" id="1fa1199557e4f7988cadb59401364979_2551e81eb95fd74065986cf1c66bdbd1" file="6" linestart="66" lineend="66" access="public">
<fpt proto="void">
<bt name="void"/>
</fpt>
<p name="TT" proto="llvm::StringRef" access2="none">
<rt>
<cr id="6f9d54688deb2fea7e6a760a21186275_1025e290e4030296f4991e57e4952f33"/>
</rt>
<Stmt>

</Stmt>
</p>
<p name="CPU" proto="llvm::StringRef" access2="none">
<rt>
<cr id="6f9d54688deb2fea7e6a760a21186275_1025e290e4030296f4991e57e4952f33"/>
</rt>
<Stmt>

</Stmt>
</p>
<p name="FS" proto="llvm::StringRef" access2="none">
<rt>
<cr id="6f9d54688deb2fea7e6a760a21186275_1025e290e4030296f4991e57e4952f33"/>
</rt>
<Stmt>

</Stmt>
</p>
</c>
<m name="getInstrInfo" id="1fa1199557e4f7988cadb59401364979_65a631831d4db45f47d57cd8910f1515" file="6" linestart="68" lineend="70" access="public" hasbody="true" isdef="true">
<fpt const="true" proto="const llvm::AMDGPUInstrInfo *">
<pt>
<QualType const="true">
<rt>
<cr id="94021f4eb3db4bb5e433d342e7530945_042d8f4bdaebce19fa1c25343be9bd28"/>
</rt>
</QualType>
</pt>
</fpt>
<Stmt>
<u lb="68" cb="47" le="70" ce="3">
<rx lb="69" cb="5" le="69" ce="26" pvirg="true">
<n32 lb="69" cb="12" le="69" ce="26">
<mce lb="69" cb="12" le="69" ce="26" nbparm="0" id="32ee2f37450bb59c9285f016557f98ab_1c72fda99247adbfd5591f41bf331f01">
<exp pvirg="true"/>
<mex lb="69" cb="12" le="69" ce="22" id="32ee2f37450bb59c9285f016557f98ab_1c72fda99247adbfd5591f41bf331f01" nm="get" point="1">
<mex lb="69" cb="12" kind="lvalue" id="1fa1199557e4f7988cadb59401364979_0b6a816844bf3995865c33f7a95fac4f" nm="InstrInfo" arrow="1">
<n19 lb="69" cb="12"/>
</mex>
</mex>
</mce>
</n32>
</rx>
</u>

</Stmt>
</m>
<m name="getInstrItineraryData" id="1fa1199557e4f7988cadb59401364979_b4048471df75561bbdc669de76ab973b" file="6" linestart="72" lineend="74" access="public" hasbody="true" isdef="true">
<fpt const="true" proto="const llvm::InstrItineraryData &amp;">
<lrf>
<QualType const="true">
<rt>
<cr id="dcceaabcfcc76c7932ff95ffc6d2e0e7_9cdec5bb75193864eb7a85a279c047c5"/>
</rt>
</QualType>
</lrf>
</fpt>
<Stmt>
<u lb="72" cb="59" le="74" ce="3">
<rx lb="73" cb="5" le="73" ce="12" pvirg="true">
<mex lb="73" cb="12" kind="lvalue" id="1fa1199557e4f7988cadb59401364979_270224ff0ffaca643fd1acc09e91bc5e" nm="InstrItins" arrow="1">
<n19 lb="73" cb="12"/>
</mex>
</rx>
</u>

</Stmt>
</m>
<m name="ParseSubtargetFeatures" id="1fa1199557e4f7988cadb59401364979_ecef39dbde78cd172160686b0807b0e9" file="6" linestart="76" lineend="76" access="public">
<fpt proto="void">
<bt name="void"/>
</fpt>
<p name="CPU" proto="llvm::StringRef" access2="none">
<rt>
<cr id="6f9d54688deb2fea7e6a760a21186275_1025e290e4030296f4991e57e4952f33"/>
</rt>
<Stmt>

</Stmt>
</p>
<p name="FS" proto="llvm::StringRef" access2="none">
<rt>
<cr id="6f9d54688deb2fea7e6a760a21186275_1025e290e4030296f4991e57e4952f33"/>
</rt>
<Stmt>

</Stmt>
</p>
</m>
<m name="is64bit" id="1fa1199557e4f7988cadb59401364979_a72c26a1f96abd9ee90feddb68a28233" file="6" linestart="78" lineend="80" access="public" hasbody="true" isdef="true">
<fpt const="true" proto="bool">
<bt name="bool"/>
</fpt>
<Stmt>
<u lb="78" cb="24" le="80" ce="3">
<rx lb="79" cb="5" le="79" ce="12" pvirg="true">
<n32 lb="79" cb="12">
<mex lb="79" cb="12" kind="lvalue" id="1fa1199557e4f7988cadb59401364979_32afbf8afaf8680f16fea394b01f0e5c" nm="Is64bit" arrow="1">
<n19 lb="79" cb="12"/>
</mex>
</n32>
</rx>
</u>

</Stmt>
</m>
<m name="hasVertexCache" id="1fa1199557e4f7988cadb59401364979_b4e67839791a7714edece1af3e00ed25" file="6" linestart="82" lineend="84" access="public" hasbody="true" isdef="true">
<fpt const="true" proto="bool">
<bt name="bool"/>
</fpt>
<Stmt>
<u lb="82" cb="31" le="84" ce="3">
<rx lb="83" cb="5" le="83" ce="12" pvirg="true">
<n32 lb="83" cb="12">
<mex lb="83" cb="12" kind="lvalue" id="1fa1199557e4f7988cadb59401364979_f8d481b875bb16d25780f88346eaa728" nm="HasVertexCache" arrow="1">
<n19 lb="83" cb="12"/>
</mex>
</n32>
</rx>
</u>

</Stmt>
</m>
<m name="getTexVTXClauseSize" id="1fa1199557e4f7988cadb59401364979_2573c5906bdebc572ebce7587d6ec8eb" file="6" linestart="86" lineend="88" access="public" hasbody="true" isdef="true">
<fpt const="true" proto="short">
<bt name="short"/>
</fpt>
<Stmt>
<u lb="86" cb="37" le="88" ce="3">
<rx lb="87" cb="5" le="87" ce="12" pvirg="true">
<n32 lb="87" cb="12">
<mex lb="87" cb="12" kind="lvalue" id="1fa1199557e4f7988cadb59401364979_26bbc5b52cf537c28e7225dd77a8dd6e" nm="TexVTXClauseSize" arrow="1">
<n19 lb="87" cb="12"/>
</mex>
</n32>
</rx>
</u>

</Stmt>
</m>
<m name="getGeneration" id="1fa1199557e4f7988cadb59401364979_c4b45e2781a0b3ced0da01c739d1efd5" file="6" linestart="90" lineend="92" access="public" hasbody="true" isdef="true">
<fpt const="true" proto="llvm::AMDGPUSubtarget::Generation">
<et>
<e id="1fa1199557e4f7988cadb59401364979_e2ade01a37c84d7eaeff20dfc95db390"/>
</et>
</fpt>
<Stmt>
<u lb="90" cb="36" le="92" ce="3">
<rx lb="91" cb="5" le="91" ce="12" pvirg="true">
<n32 lb="91" cb="12">
<mex lb="91" cb="12" kind="lvalue" id="1fa1199557e4f7988cadb59401364979_f132ea2fa04ee74c0e536864bd3b2a4d" nm="Gen" arrow="1">
<n19 lb="91" cb="12"/>
</mex>
</n32>
</rx>
</u>

</Stmt>
</m>
<m name="hasHWFP64" id="1fa1199557e4f7988cadb59401364979_a74718cbde36dc6e6e78881fbff12598" file="6" linestart="94" lineend="96" access="public" hasbody="true" isdef="true">
<fpt const="true" proto="bool">
<bt name="bool"/>
</fpt>
<Stmt>
<u lb="94" cb="26" le="96" ce="3">
<rx lb="95" cb="5" le="95" ce="12" pvirg="true">
<n32 lb="95" cb="12">
<mex lb="95" cb="12" kind="lvalue" id="1fa1199557e4f7988cadb59401364979_9f9ff3f43908a6a50bcdb3f000555de0" nm="FP64" arrow="1">
<n19 lb="95" cb="12"/>
</mex>
</n32>
</rx>
</u>

</Stmt>
</m>
<m name="hasCaymanISA" id="1fa1199557e4f7988cadb59401364979_2982f336b33bd29a54ba71ebe8630229" file="6" linestart="98" lineend="100" access="public" hasbody="true" isdef="true">
<fpt const="true" proto="bool">
<bt name="bool"/>
</fpt>
<Stmt>
<u lb="98" cb="29" le="100" ce="3">
<rx lb="99" cb="5" le="99" ce="12" pvirg="true">
<n32 lb="99" cb="12">
<mex lb="99" cb="12" kind="lvalue" id="1fa1199557e4f7988cadb59401364979_ea43a7bb65aa0f7d507de6f30318fd5e" nm="CaymanISA" arrow="1">
<n19 lb="99" cb="12"/>
</mex>
</n32>
</rx>
</u>

</Stmt>
</m>
<m name="hasFP32Denormals" id="1fa1199557e4f7988cadb59401364979_eeee6c33985205a7b200256bf44d4e23" file="6" linestart="102" lineend="104" access="public" hasbody="true" isdef="true">
<fpt const="true" proto="bool">
<bt name="bool"/>
</fpt>
<Stmt>
<u lb="102" cb="33" le="104" ce="3">
<rx lb="103" cb="5" le="103" ce="12" pvirg="true">
<n32 lb="103" cb="12">
<mex lb="103" cb="12" kind="lvalue" id="1fa1199557e4f7988cadb59401364979_1696bb76f0203664ecbed280d4719413" nm="FP32Denormals" arrow="1">
<n19 lb="103" cb="12"/>
</mex>
</n32>
</rx>
</u>

</Stmt>
</m>
<m name="hasFP64Denormals" id="1fa1199557e4f7988cadb59401364979_ed0a98b719f35d311b3b878df8d10c27" file="6" linestart="106" lineend="108" access="public" hasbody="true" isdef="true">
<fpt const="true" proto="bool">
<bt name="bool"/>
</fpt>
<Stmt>
<u lb="106" cb="33" le="108" ce="3">
<rx lb="107" cb="5" le="107" ce="12" pvirg="true">
<n32 lb="107" cb="12">
<mex lb="107" cb="12" kind="lvalue" id="1fa1199557e4f7988cadb59401364979_ce4186225b6a753c3538164f6ea3f7ca" nm="FP64Denormals" arrow="1">
<n19 lb="107" cb="12"/>
</mex>
</n32>
</rx>
</u>

</Stmt>
</m>
<m name="hasBFE" id="1fa1199557e4f7988cadb59401364979_dff06e0e98825e2c7282de53087d2ee5" file="6" linestart="110" lineend="112" access="public" hasbody="true" isdef="true">
<fpt const="true" proto="bool">
<bt name="bool"/>
</fpt>
<Stmt>
<u lb="110" cb="23" le="112" ce="3">
<rx lb="111" cb="5" le="111" ce="41" pvirg="true">
<n46 lb="111" cb="12" le="111" ce="41">
<exp pvirg="true"/>
<xop lb="111" cb="13" le="111" ce="32" kind="&gt;=">
<n32 lb="111" cb="13" le="111" ce="27">
<mce lb="111" cb="13" le="111" ce="27" nbparm="0" id="1fa1199557e4f7988cadb59401364979_c4b45e2781a0b3ced0da01c739d1efd5">
<exp pvirg="true"/>
<mex lb="111" cb="13" id="1fa1199557e4f7988cadb59401364979_c4b45e2781a0b3ced0da01c739d1efd5" nm="getGeneration" arrow="1">
<n19 lb="111" cb="13"/>
</mex>
</mce>
</n32>
<n32 lb="111" cb="32">
<drx lb="111" cb="32" id="1fa1199557e4f7988cadb59401364979_42a33362d6243da371efb3b73072309d" nm="EVERGREEN"/>
</n32>
</xop>
</n46>
</rx>
</u>

</Stmt>
</m>
<m name="hasBFI" id="1fa1199557e4f7988cadb59401364979_116cce07773abcac74337488b0dd72e1" file="6" linestart="114" lineend="116" access="public" hasbody="true" isdef="true">
<fpt const="true" proto="bool">
<bt name="bool"/>
</fpt>
<Stmt>
<u lb="114" cb="23" le="116" ce="3">
<rx lb="115" cb="5" le="115" ce="41" pvirg="true">
<n46 lb="115" cb="12" le="115" ce="41">
<exp pvirg="true"/>
<xop lb="115" cb="13" le="115" ce="32" kind="&gt;=">
<n32 lb="115" cb="13" le="115" ce="27">
<mce lb="115" cb="13" le="115" ce="27" nbparm="0" id="1fa1199557e4f7988cadb59401364979_c4b45e2781a0b3ced0da01c739d1efd5">
<exp pvirg="true"/>
<mex lb="115" cb="13" id="1fa1199557e4f7988cadb59401364979_c4b45e2781a0b3ced0da01c739d1efd5" nm="getGeneration" arrow="1">
<n19 lb="115" cb="13"/>
</mex>
</mce>
</n32>
<n32 lb="115" cb="32">
<drx lb="115" cb="32" id="1fa1199557e4f7988cadb59401364979_42a33362d6243da371efb3b73072309d" nm="EVERGREEN"/>
</n32>
</xop>
</n46>
</rx>
</u>

</Stmt>
</m>
<m name="hasBFM" id="1fa1199557e4f7988cadb59401364979_2f5b7775375854916304af1255ffc794" file="6" linestart="118" lineend="120" access="public" hasbody="true" isdef="true">
<fpt const="true" proto="bool">
<bt name="bool"/>
</fpt>
<Stmt>
<u lb="118" cb="23" le="120" ce="3">
<rx lb="119" cb="5" le="119" ce="19" pvirg="true">
<mce lb="119" cb="12" le="119" ce="19" nbparm="0" id="1fa1199557e4f7988cadb59401364979_dff06e0e98825e2c7282de53087d2ee5">
<exp pvirg="true"/>
<mex lb="119" cb="12" id="1fa1199557e4f7988cadb59401364979_dff06e0e98825e2c7282de53087d2ee5" nm="hasBFE" arrow="1">
<n19 lb="119" cb="12"/>
</mex>
</mce>
</rx>
</u>

</Stmt>
</m>
<m name="hasBCNT" id="1fa1199557e4f7988cadb59401364979_26612c1375762901fd559899cf0b35fb" file="6" linestart="122" lineend="130" access="public" hasbody="true" isdef="true">
<fpt const="true" proto="bool">
<bt name="bool"/>
</fpt>
<p name="Size" proto="unsigned int" isLiteral="true" isPrimitive="true" access2="none">
<bt name="unsigned int"/>
<Stmt>

</Stmt>
</p>
<Stmt>
<u lb="122" cb="37" le="130" ce="3">
<if lb="123" cb="5" le="124" ce="43">
<xop lb="123" cb="9" le="123" ce="17" kind="==">
<n32 lb="123" cb="9">
<drx lb="123" cb="9" kind="lvalue" nm="Size"/>
</n32>
<n32 lb="123" cb="17">
<n45 lb="123" cb="17">
<flit/>
</n45>
</n32>
</xop>
<rx lb="124" cb="7" le="124" ce="43" pvirg="true">
<n46 lb="124" cb="14" le="124" ce="43">
<exp pvirg="true"/>
<xop lb="124" cb="15" le="124" ce="34" kind="&gt;=">
<n32 lb="124" cb="15" le="124" ce="29">
<mce lb="124" cb="15" le="124" ce="29" nbparm="0" id="1fa1199557e4f7988cadb59401364979_c4b45e2781a0b3ced0da01c739d1efd5">
<exp pvirg="true"/>
<mex lb="124" cb="15" id="1fa1199557e4f7988cadb59401364979_c4b45e2781a0b3ced0da01c739d1efd5" nm="getGeneration" arrow="1">
<n19 lb="124" cb="15"/>
</mex>
</mce>
</n32>
<n32 lb="124" cb="34">
<drx lb="124" cb="34" id="1fa1199557e4f7988cadb59401364979_42a33362d6243da371efb3b73072309d" nm="EVERGREEN"/>
</n32>
</xop>
</n46>
</rx>
</if>
<if lb="126" cb="5" le="127" ce="50">
<xop lb="126" cb="9" le="126" ce="17" kind="==">
<n32 lb="126" cb="9">
<drx lb="126" cb="9" kind="lvalue" nm="Size"/>
</n32>
<n32 lb="126" cb="17">
<n45 lb="126" cb="17">
<flit/>
</n45>
</n32>
</xop>
<rx lb="127" cb="7" le="127" ce="50" pvirg="true">
<n46 lb="127" cb="14" le="127" ce="50">
<exp pvirg="true"/>
<xop lb="127" cb="15" le="127" ce="34" kind="&gt;=">
<n32 lb="127" cb="15" le="127" ce="29">
<mce lb="127" cb="15" le="127" ce="29" nbparm="0" id="1fa1199557e4f7988cadb59401364979_c4b45e2781a0b3ced0da01c739d1efd5">
<exp pvirg="true"/>
<mex lb="127" cb="15" id="1fa1199557e4f7988cadb59401364979_c4b45e2781a0b3ced0da01c739d1efd5" nm="getGeneration" arrow="1">
<n19 lb="127" cb="15"/>
</mex>
</mce>
</n32>
<n32 lb="127" cb="34">
<drx lb="127" cb="34" id="1fa1199557e4f7988cadb59401364979_805e77cd21cfaf32c72878cd53648ce1" nm="SOUTHERN_ISLANDS"/>
</n32>
</xop>
</n46>
</rx>
</if>
<rx lb="129" cb="5" le="129" ce="12" pvirg="true">
<n9 lb="129" cb="12"/>
</rx>
</u>

</Stmt>
</m>
<m name="hasMulU24" id="1fa1199557e4f7988cadb59401364979_4d93d1f01b49a0e2707210990b395dba" file="6" linestart="132" lineend="134" access="public" hasbody="true" isdef="true">
<fpt const="true" proto="bool">
<bt name="bool"/>
</fpt>
<Stmt>
<u lb="132" cb="26" le="134" ce="3">
<rx lb="133" cb="5" le="133" ce="41" pvirg="true">
<n46 lb="133" cb="12" le="133" ce="41">
<exp pvirg="true"/>
<xop lb="133" cb="13" le="133" ce="32" kind="&gt;=">
<n32 lb="133" cb="13" le="133" ce="27">
<mce lb="133" cb="13" le="133" ce="27" nbparm="0" id="1fa1199557e4f7988cadb59401364979_c4b45e2781a0b3ced0da01c739d1efd5">
<exp pvirg="true"/>
<mex lb="133" cb="13" id="1fa1199557e4f7988cadb59401364979_c4b45e2781a0b3ced0da01c739d1efd5" nm="getGeneration" arrow="1">
<n19 lb="133" cb="13"/>
</mex>
</mce>
</n32>
<n32 lb="133" cb="32">
<drx lb="133" cb="32" id="1fa1199557e4f7988cadb59401364979_42a33362d6243da371efb3b73072309d" nm="EVERGREEN"/>
</n32>
</xop>
</n46>
</rx>
</u>

</Stmt>
</m>
<m name="hasMulI24" id="1fa1199557e4f7988cadb59401364979_f25043083151edd0a559e3aaf111c49b" file="6" linestart="136" lineend="139" access="public" hasbody="true" isdef="true">
<fpt const="true" proto="bool">
<bt name="bool"/>
</fpt>
<Stmt>
<u lb="136" cb="26" le="139" ce="3">
<rx lb="137" cb="5" le="138" ce="27" pvirg="true">
<n46 lb="137" cb="12" le="138" ce="27">
<exp pvirg="true"/>
<xop lb="137" cb="13" le="138" ce="26" kind="||">
<xop lb="137" cb="13" le="137" ce="32" kind="&gt;=">
<n32 lb="137" cb="13" le="137" ce="27">
<mce lb="137" cb="13" le="137" ce="27" nbparm="0" id="1fa1199557e4f7988cadb59401364979_c4b45e2781a0b3ced0da01c739d1efd5">
<exp pvirg="true"/>
<mex lb="137" cb="13" id="1fa1199557e4f7988cadb59401364979_c4b45e2781a0b3ced0da01c739d1efd5" nm="getGeneration" arrow="1">
<n19 lb="137" cb="13"/>
</mex>
</mce>
</n32>
<n32 lb="137" cb="32">
<drx lb="137" cb="32" id="1fa1199557e4f7988cadb59401364979_805e77cd21cfaf32c72878cd53648ce1" nm="SOUTHERN_ISLANDS"/>
</n32>
</xop>
<mce lb="138" cb="13" le="138" ce="26" nbparm="0" id="1fa1199557e4f7988cadb59401364979_2982f336b33bd29a54ba71ebe8630229">
<exp pvirg="true"/>
<mex lb="138" cb="13" id="1fa1199557e4f7988cadb59401364979_2982f336b33bd29a54ba71ebe8630229" nm="hasCaymanISA" arrow="1">
<n19 lb="138" cb="13"/>
</mex>
</mce>
</xop>
</n46>
</rx>
</u>

</Stmt>
</m>
<m name="hasFFBL" id="1fa1199557e4f7988cadb59401364979_a64f9118bf4e6f7d4263e62998bd816e" file="6" linestart="141" lineend="143" access="public" hasbody="true" isdef="true">
<fpt const="true" proto="bool">
<bt name="bool"/>
</fpt>
<Stmt>
<u lb="141" cb="24" le="143" ce="3">
<rx lb="142" cb="5" le="142" ce="41" pvirg="true">
<n46 lb="142" cb="12" le="142" ce="41">
<exp pvirg="true"/>
<xop lb="142" cb="13" le="142" ce="32" kind="&gt;=">
<n32 lb="142" cb="13" le="142" ce="27">
<mce lb="142" cb="13" le="142" ce="27" nbparm="0" id="1fa1199557e4f7988cadb59401364979_c4b45e2781a0b3ced0da01c739d1efd5">
<exp pvirg="true"/>
<mex lb="142" cb="13" id="1fa1199557e4f7988cadb59401364979_c4b45e2781a0b3ced0da01c739d1efd5" nm="getGeneration" arrow="1">
<n19 lb="142" cb="13"/>
</mex>
</mce>
</n32>
<n32 lb="142" cb="32">
<drx lb="142" cb="32" id="1fa1199557e4f7988cadb59401364979_42a33362d6243da371efb3b73072309d" nm="EVERGREEN"/>
</n32>
</xop>
</n46>
</rx>
</u>

</Stmt>
</m>
<m name="hasFFBH" id="1fa1199557e4f7988cadb59401364979_4aaf1b6b72eedc130e3ab26a2f271f8e" file="6" linestart="145" lineend="147" access="public" hasbody="true" isdef="true">
<fpt const="true" proto="bool">
<bt name="bool"/>
</fpt>
<Stmt>
<u lb="145" cb="24" le="147" ce="3">
<rx lb="146" cb="5" le="146" ce="41" pvirg="true">
<n46 lb="146" cb="12" le="146" ce="41">
<exp pvirg="true"/>
<xop lb="146" cb="13" le="146" ce="32" kind="&gt;=">
<n32 lb="146" cb="13" le="146" ce="27">
<mce lb="146" cb="13" le="146" ce="27" nbparm="0" id="1fa1199557e4f7988cadb59401364979_c4b45e2781a0b3ced0da01c739d1efd5">
<exp pvirg="true"/>
<mex lb="146" cb="13" id="1fa1199557e4f7988cadb59401364979_c4b45e2781a0b3ced0da01c739d1efd5" nm="getGeneration" arrow="1">
<n19 lb="146" cb="13"/>
</mex>
</mce>
</n32>
<n32 lb="146" cb="32">
<drx lb="146" cb="32" id="1fa1199557e4f7988cadb59401364979_42a33362d6243da371efb3b73072309d" nm="EVERGREEN"/>
</n32>
</xop>
</n46>
</rx>
</u>

</Stmt>
</m>
<m name="IsIRStructurizerEnabled" id="1fa1199557e4f7988cadb59401364979_03ff959a0f7aaa73aeba06410caa430d" file="6" linestart="149" lineend="151" access="public" hasbody="true" isdef="true">
<fpt const="true" proto="bool">
<bt name="bool"/>
</fpt>
<Stmt>
<u lb="149" cb="40" le="151" ce="3">
<rx lb="150" cb="5" le="150" ce="12" pvirg="true">
<n32 lb="150" cb="12">
<mex lb="150" cb="12" kind="lvalue" id="1fa1199557e4f7988cadb59401364979_aa4fe20f22eb2b655062ee4457210ab3" nm="EnableIRStructurizer" arrow="1">
<n19 lb="150" cb="12"/>
</mex>
</n32>
</rx>
</u>

</Stmt>
</m>
<m name="isPromoteAllocaEnabled" id="1fa1199557e4f7988cadb59401364979_f0b160255e2cea65160c2d1c2e4029af" file="6" linestart="153" lineend="155" access="public" hasbody="true" isdef="true">
<fpt const="true" proto="bool">
<bt name="bool"/>
</fpt>
<Stmt>
<u lb="153" cb="39" le="155" ce="3">
<rx lb="154" cb="5" le="154" ce="12" pvirg="true">
<n32 lb="154" cb="12">
<mex lb="154" cb="12" kind="lvalue" id="1fa1199557e4f7988cadb59401364979_3a10d001f82a8c2b218bd7c6a9df89bc" nm="EnablePromoteAlloca" arrow="1">
<n19 lb="154" cb="12"/>
</mex>
</n32>
</rx>
</u>

</Stmt>
</m>
<m name="isIfCvtEnabled" id="1fa1199557e4f7988cadb59401364979_8d5ef983215a92dc547877dd1cf1d1b4" file="6" linestart="157" lineend="159" access="public" hasbody="true" isdef="true">
<fpt const="true" proto="bool">
<bt name="bool"/>
</fpt>
<Stmt>
<u lb="157" cb="31" le="159" ce="3">
<rx lb="158" cb="5" le="158" ce="12" pvirg="true">
<n32 lb="158" cb="12">
<mex lb="158" cb="12" kind="lvalue" id="1fa1199557e4f7988cadb59401364979_25eaf3716ac3122d4f786e680fc5306f" nm="EnableIfCvt" arrow="1">
<n19 lb="158" cb="12"/>
</mex>
</n32>
</rx>
</u>

</Stmt>
</m>
<m name="getWavefrontSize" id="1fa1199557e4f7988cadb59401364979_dacea8b00a932c7545b69075cad72ec2" file="6" linestart="161" lineend="163" access="public" hasbody="true" isdef="true">
<fpt const="true" proto="unsigned int">
<bt name="unsigned int"/>
</fpt>
<Stmt>
<u lb="161" cb="37" le="163" ce="3">
<rx lb="162" cb="5" le="162" ce="12" pvirg="true">
<n32 lb="162" cb="12">
<mex lb="162" cb="12" kind="lvalue" id="1fa1199557e4f7988cadb59401364979_520700e3900a4fcbf1b7639c3bb6a27d" nm="WavefrontSize" arrow="1">
<n19 lb="162" cb="12"/>
</mex>
</n32>
</rx>
</u>

</Stmt>
</m>
<m name="getStackEntrySize" id="1fa1199557e4f7988cadb59401364979_b6fba2c6c39993344ae46bf33141ba45" file="6" linestart="165" lineend="165" access="public">
<fpt const="true" proto="unsigned int">
<bt name="unsigned int"/>
</fpt>
</m>
<m name="hasCFAluBug" id="1fa1199557e4f7988cadb59401364979_23092340e230696381a7cfcd619ef1be" file="6" linestart="167" lineend="170" access="public" hasbody="true" isdef="true">
<fpt const="true" proto="bool">
<bt name="bool"/>
</fpt>
<Stmt>
<u lb="167" cb="28" le="170" ce="3">
<ocast lb="168" cb="5" le="168" ce="5">
<bt name="void"/>
<n46 lb="168" cb="5" le="168" ce="5">
<exp pvirg="true"/>
<xop lb="168" cb="5" le="168" ce="5" kind="||">
<n46 lb="168" cb="5" le="168" ce="5">
<exp pvirg="true"/>
<uo lb="168" cb="5" le="168" ce="5" kind="!">
<uo lb="168" cb="5" le="168" ce="5" kind="!">
<n46 lb="168" cb="5" le="168" ce="5">
<exp pvirg="true"/>
<xop lb="168" cb="5" le="168" ce="5" kind="&lt;=">
<n32 lb="168" cb="5" le="168" ce="5">
<mce lb="168" cb="5" le="168" ce="5" nbparm="0" id="1fa1199557e4f7988cadb59401364979_c4b45e2781a0b3ced0da01c739d1efd5">
<exp pvirg="true"/>
<mex lb="168" cb="5" id="1fa1199557e4f7988cadb59401364979_c4b45e2781a0b3ced0da01c739d1efd5" nm="getGeneration" arrow="1">
<n19 lb="168" cb="5"/>
</mex>
</mce>
</n32>
<n32 lb="168" cb="5">
<drx lb="168" cb="5" id="1fa1199557e4f7988cadb59401364979_c564d5a488a7429e69a892cc8015edfb" nm="NORTHERN_ISLANDS"/>
</n32>
</xop>
</n46>
</uo>
</uo>
</n46>
<n32 lb="168" cb="5" le="168" ce="5">
<n46 lb="168" cb="5" le="168" ce="5">
<exp pvirg="true"/>
<xop lb="168" cb="5" le="168" ce="5" kind=",">
<ce lb="168" cb="5" le="168" ce="5" nbparm="3" id="31c357693d52ae274c14f087014287c4_3e40221a11a600da08b516cdee0dac93">
<exp pvirg="true"/>
<n32 lb="168" cb="5">
<drx lb="168" cb="5" kind="lvalue" id="31c357693d52ae274c14f087014287c4_3e40221a11a600da08b516cdee0dac93" nm="_wassert"/>
</n32>
<n32 lb="168" cb="5">
<n52 lb="168" cb="5">
<slit/>
</n52>
</n32>
<n32 lb="168" cb="5">
<n52 lb="168" cb="5">
<slit/>
</n52>
</n32>
<n32 lb="168" cb="5">
<n45 lb="168" cb="5">
<flit/>
</n45>
</n32>
</ce>
<n45 lb="168" cb="5">
<flit/>
</n45>
</xop>
</n46>
</n32>
</xop>
</n46>
</ocast>
<rx lb="169" cb="5" le="169" ce="12" pvirg="true">
<n32 lb="169" cb="12">
<mex lb="169" cb="12" kind="lvalue" id="1fa1199557e4f7988cadb59401364979_71881a51ce3940b8cf17e0d24301e71e" nm="CFALUBug" arrow="1">
<n19 lb="169" cb="12"/>
</mex>
</n32>
</rx>
</u>

</Stmt>
</m>
<m name="getLocalMemorySize" id="1fa1199557e4f7988cadb59401364979_1595df584d6ad007adc44c5c10d343fc" file="6" linestart="172" lineend="174" access="public" hasbody="true" isdef="true">
<fpt const="true" proto="int">
<bt name="int"/>
</fpt>
<Stmt>
<u lb="172" cb="34" le="174" ce="3">
<rx lb="173" cb="5" le="173" ce="12" pvirg="true">
<n32 lb="173" cb="12">
<mex lb="173" cb="12" kind="lvalue" id="1fa1199557e4f7988cadb59401364979_4049ebe8c545efa1e1f48b526e6cff75" nm="LocalMemorySize" arrow="1">
<n19 lb="173" cb="12"/>
</mex>
</n32>
</rx>
</u>

</Stmt>
</m>
<m name="enableMachineScheduler" id="1fa1199557e4f7988cadb59401364979_1cf1071502d0cdbb8f2db9b9f218bfe1" file="6" linestart="176" lineend="178" access="public" hasbody="true" isdef="true">
<fpt const="true" proto="bool">
<bt name="bool"/>
</fpt>
<Stmt>
<u lb="176" cb="48" le="178" ce="3">
<rx lb="177" cb="5" le="177" ce="31" pvirg="true">
<xop lb="177" cb="12" le="177" ce="31" kind="&lt;=">
<n32 lb="177" cb="12" le="177" ce="26">
<mce lb="177" cb="12" le="177" ce="26" nbparm="0" id="1fa1199557e4f7988cadb59401364979_c4b45e2781a0b3ced0da01c739d1efd5">
<exp pvirg="true"/>
<mex lb="177" cb="12" id="1fa1199557e4f7988cadb59401364979_c4b45e2781a0b3ced0da01c739d1efd5" nm="getGeneration" arrow="1">
<n19 lb="177" cb="12"/>
</mex>
</mce>
</n32>
<n32 lb="177" cb="31">
<drx lb="177" cb="31" id="1fa1199557e4f7988cadb59401364979_c564d5a488a7429e69a892cc8015edfb" nm="NORTHERN_ISLANDS"/>
</n32>
</xop>
</rx>
</u>

</Stmt>
</m>
<m name="isTargetELF" id="1fa1199557e4f7988cadb59401364979_14e53020e58a502b5dfa67356fdc7b95" file="6" linestart="181" lineend="183" access="public" hasbody="true" isdef="true">
<fpt const="true" proto="bool">
<bt name="bool"/>
</fpt>
<Stmt>
<u lb="181" cb="28" le="183" ce="3">
<rx lb="182" cb="5" le="182" ce="12" pvirg="true">
<n9 lb="182" cb="12"/>
</rx>
</u>

</Stmt>
</m>
<m name="getDeviceName" id="1fa1199557e4f7988cadb59401364979_3a1d63052182e9a5d5a21519ef4ab4b8" file="6" linestart="185" lineend="187" access="public" hasbody="true" isdef="true">
<fpt const="true" proto="llvm::StringRef">
<rt>
<cr id="6f9d54688deb2fea7e6a760a21186275_1025e290e4030296f4991e57e4952f33"/>
</rt>
</fpt>
<Stmt>
<u lb="185" cb="35" le="187" ce="3">
<rx lb="186" cb="5" le="186" ce="12" pvirg="true">
<n10 lb="186" cb="5" le="186" ce="12">
<typeptr id="6f9d54688deb2fea7e6a760a21186275_1cde07128879fdd147febaf099861744"/>
<temp/>
<mte lb="186" cb="12">
<exp pvirg="true"/>
<n32 lb="186" cb="12">
<n10 lb="186" cb="12">
<typeptr id="6f9d54688deb2fea7e6a760a21186275_f65542d9c3508bbd2236074d105cb699"/>
<temp/>
<mex lb="186" cb="12" kind="lvalue" id="1fa1199557e4f7988cadb59401364979_ccd34101e285d7577d8ad368cc89ca6c" nm="DevName" arrow="1">
<n19 lb="186" cb="12"/>
</mex>
</n10>
</n32>
</mte>
</n10>
</rx>
</u>

</Stmt>
</m>
<m name="dumpCode" id="1fa1199557e4f7988cadb59401364979_d57fab5bf56a086eb6a46693d6454a0d" file="6" linestart="189" lineend="191" access="public" hasbody="true" isdef="true">
<fpt const="true" proto="bool">
<bt name="bool"/>
</fpt>
<Stmt>
<u lb="189" cb="25" le="191" ce="3">
<rx lb="190" cb="5" le="190" ce="12" pvirg="true">
<n32 lb="190" cb="12">
<mex lb="190" cb="12" kind="lvalue" id="1fa1199557e4f7988cadb59401364979_c09d231f5009909af83d585153c76e6f" nm="DumpCode" arrow="1">
<n19 lb="190" cb="12"/>
</mex>
</n32>
</rx>
</u>

</Stmt>
</m>
<m name="r600ALUEncoding" id="1fa1199557e4f7988cadb59401364979_ef123348cebe031af529a850171ac672" file="6" linestart="192" lineend="194" access="public" hasbody="true" isdef="true">
<fpt const="true" proto="bool">
<bt name="bool"/>
</fpt>
<Stmt>
<u lb="192" cb="32" le="194" ce="3">
<rx lb="193" cb="5" le="193" ce="12" pvirg="true">
<n32 lb="193" cb="12">
<mex lb="193" cb="12" kind="lvalue" id="1fa1199557e4f7988cadb59401364979_cdc1ebb65f92160cbebc2352b9caf3a1" nm="R600ALUInst" arrow="1">
<n19 lb="193" cb="12"/>
</mex>
</n32>
</rx>
</u>

</Stmt>
</m>
</cr>
</ns>
<NamedDecl name="&lt;using-directive&gt;" id="ea411a15d1d289c5be3ef55450ef416a_6728b6b0f829183eb7bbd3d3d987c87d" file="1" linestart="21" lineend="21"/>
<c name="AMDGPUIntrinsicInfo" id="ea411a15d1d289c5be3ef55450ef416a_6e7aef183b3187e8ce33bebfa2d2dd2a" file="1" linestart="27" lineend="28" previous="9dbeabe9798146f462c7969919ad08ca_6e7aef183b3187e8ce33bebfa2d2dd2a" access="public" hasbody="true" isdef="true">
<fpt proto="void">
<bt name="void"/>
</fpt>
<p name="tm" proto="llvm::TargetMachine *" isPtr="true" isLiteral="true" access2="none">
<pt>
<rt>
<cr id="d4e05c6b0f4f04a6e13045c31301b1c4_a26dab456e12d7a9bfc4c2cb193bcaff"/>
</rt>
</pt>
<Stmt>

</Stmt>
</p>
<BaseInit>
<n10 lb="28" cb="7" le="28" ce="27">
<typeptr id="5a9f2d282ee5ede531f027b337ab2006_2f8c347002514e8365b5b9f7cf8ecb8a"/>
<temp/>
</n10>

</BaseInit>
<Stmt>
<u lb="28" cb="29" le="28" ce="30"/>

</Stmt>
</c>
<m name="getName" id="ea411a15d1d289c5be3ef55450ef416a_6bc914f235240645d88bb5b21a500bff" file="1" linestart="30" lineend="46" previous="9dbeabe9798146f462c7969919ad08ca_6bc914f235240645d88bb5b21a500bff" access="public" hasbody="true" isdef="true">
<fpt const="true" proto="std::string">
<ety>
<Tdef>
<tss>
<templatebase id="f2e96efeaba09e7d8921632d675962d4_6ecc822215ca97386606c5e8e95c56fb"/>
<template_arguments>
<bt name="char"/>
<tss>
<templatebase id="dc6a030260fdce02a4552ddbd0ff2ec9_bf3447e13ccfc57e5fa847f5d78e7639"/>
<template_arguments>
<bt name="char"/>
</template_arguments>
</tss>
<tss>
<templatebase id="e709ea4c3e9ceb4cc0600c1bf8d29ceb_07566aa809aee0bdf1c0fac16e19fa85"/>
<template_arguments>
<bt name="char"/>
</template_arguments>
</tss>
</template_arguments>
</tss>
</Tdef>
</ety>
</fpt>
<p name="IntrID" proto="unsigned int" isLiteral="true" isPrimitive="true" access2="none">
<bt name="unsigned int"/>
<Stmt>

</Stmt>
</p>
<p name="Tys" proto="llvm::Type **" isPtr="true" isLiteral="true" init="true" access2="none">
<pt>
<pt>
<rt>
<cr id="cec0dd63cd58186897bb90d4760d987c_d6c20ee283eba2625d36bfe294cf1c80"/>
</rt>
</pt>
</pt>
<Stmt>
<n32 lb="37" cb="53">
<n16 lb="37" cb="53">
<exp pvirg="true"/>
</n16>
</n32>

</Stmt>
</p>
<p name="numTys" proto="unsigned int" isLiteral="true" isPrimitive="true" init="true" access2="none">
<bt name="unsigned int"/>
<Stmt>
<n32 lb="38" cb="41">
<n45 lb="38" cb="41">
<flit/>
</n45>
</n32>

</Stmt>
</p>
<Stmt>
<u lb="31" cb="65" le="46" ce="1">
<dst lb="32" cb="3" le="36" ce="4">
<exp pvirg="true"/>
<Var nm="names" static="true" value="true" vstr="static">
<at>
<QualType const="true">
<pt>
<QualType const="true">
<bt name="char"/>
</QualType>
</pt>
</QualType>
</at>
<il lb="32" cb="38" le="36" ce="3">
<exp pvirg="true"/>
</il>
</Var>
</dst>
<if lb="38" cb="3" le="40" ce="3">
<xop lb="38" cb="7" le="38" ce="27" kind="&lt;">
<n32 lb="38" cb="7">
<drx lb="38" cb="7" kind="lvalue" nm="IntrID"/>
</n32>
<n32 lb="38" cb="16" le="38" ce="27">
<drx lb="38" cb="16" le="38" ce="27" id="27d5931786c9a933182147ce2f8532e6_c543ff276ee651d30ef9feada7c254c4" nm="not_intrinsic"/>
</n32>
</xop>
<u lb="38" cb="43" le="40" ce="3">
<rx lb="39" cb="5" le="39" ce="12" pvirg="true">
<n37 lb="39" cb="5" le="39" ce="12">
<n10 lb="39" cb="5" le="39" ce="12">
<typeptr id="f2e96efeaba09e7d8921632d675962d4_e3eb16c4c3462a2d9004e988dec04a31">
<template_arguments>
<bt name="char"/>
<rt>
<cts id="dc6a030260fdce02a4552ddbd0ff2ec9_76e43d9fa50c2ce16dafa9452550a098">
<template_arguments>
<bt name="char"/>
</template_arguments>
</cts>
</rt>
<rt>
<cts id="dc6a030260fdce02a4552ddbd0ff2ec9_07566aa809aee0bdf1c0fac16e19fa85">
<template_arguments>
<bt name="char"/>
</template_arguments>
</cts>
</rt>
</template_arguments>
</typeptr>
<temp/>
<mte lb="39" cb="12">
<exp pvirg="true"/>
<n8 lb="39" cb="12" >
<temp/>
<n32 lb="39" cb="12">
<n10 lb="39" cb="12">
<typeptr id="f2e96efeaba09e7d8921632d675962d4_27c29e5ae4008e8e02d1117a50805d4f">
<template_arguments>
<bt name="char"/>
<rt>
<cts id="dc6a030260fdce02a4552ddbd0ff2ec9_76e43d9fa50c2ce16dafa9452550a098">
<template_arguments>
<bt name="char"/>
</template_arguments>
</cts>
</rt>
<rt>
<cts id="dc6a030260fdce02a4552ddbd0ff2ec9_07566aa809aee0bdf1c0fac16e19fa85">
<template_arguments>
<bt name="char"/>
</template_arguments>
</cts>
</rt>
</template_arguments>
</typeptr>
<temp/>
<n32 lb="39" cb="12">
<n16 lb="39" cb="12">
<exp pvirg="true"/>
</n16>
</n32>
</n10>
</n32>
</n8>
</mte>
</n10>
</n37>
</rx>
</u>
</if>
<dst lb="44" cb="3" le="44" ce="64">
<exp pvirg="true"/>
<Var nm="Result" value="true">
<ety>
<Tdef>
<tss>
<templatebase id="f2e96efeaba09e7d8921632d675962d4_6ecc822215ca97386606c5e8e95c56fb"/>
<template_arguments>
<bt name="char"/>
<tss>
<templatebase id="dc6a030260fdce02a4552ddbd0ff2ec9_bf3447e13ccfc57e5fa847f5d78e7639"/>
<template_arguments>
<bt name="char"/>
</template_arguments>
</tss>
<tss>
<templatebase id="e709ea4c3e9ceb4cc0600c1bf8d29ceb_07566aa809aee0bdf1c0fac16e19fa85"/>
<template_arguments>
<bt name="char"/>
</template_arguments>
</tss>
</template_arguments>
</tss>
</Tdef>
</ety>
<n10 lb="44" cb="15" le="44" ce="63">
<typeptr id="f2e96efeaba09e7d8921632d675962d4_27c29e5ae4008e8e02d1117a50805d4f">
<template_arguments>
<bt name="char"/>
<rt>
<cts id="dc6a030260fdce02a4552ddbd0ff2ec9_76e43d9fa50c2ce16dafa9452550a098">
<template_arguments>
<bt name="char"/>
</template_arguments>
</cts>
</rt>
<rt>
<cts id="dc6a030260fdce02a4552ddbd0ff2ec9_07566aa809aee0bdf1c0fac16e19fa85">
<template_arguments>
<bt name="char"/>
</template_arguments>
</cts>
</rt>
</template_arguments>
</typeptr>
<temp/>
<n32 lb="44" cb="22" le="44" ce="62">
<n2 lb="44" cb="22" le="44" ce="62">
<exp pvirg="true"/>
<n32 lb="44" cb="22">
<drx lb="44" cb="22" kind="lvalue" nm="names"/>
</n32>
<xop lb="44" cb="28" le="44" ce="48" kind="-">
<n32 lb="44" cb="28">
<drx lb="44" cb="28" kind="lvalue" nm="IntrID"/>
</n32>
<n32 lb="44" cb="37" le="44" ce="48">
<drx lb="44" cb="37" le="44" ce="48" id="27d5931786c9a933182147ce2f8532e6_c543ff276ee651d30ef9feada7c254c4" nm="not_intrinsic"/>
</n32>
</xop>
</n2>
</n32>
</n10>
</Var>
</dst>
<rx lb="45" cb="3" le="45" ce="10" pvirg="true">
<n10 lb="45" cb="10">
<typeptr id="f2e96efeaba09e7d8921632d675962d4_e3eb16c4c3462a2d9004e988dec04a31">
<template_arguments>
<bt name="char"/>
<rt>
<cts id="dc6a030260fdce02a4552ddbd0ff2ec9_76e43d9fa50c2ce16dafa9452550a098">
<template_arguments>
<bt name="char"/>
</template_arguments>
</cts>
</rt>
<rt>
<cts id="dc6a030260fdce02a4552ddbd0ff2ec9_07566aa809aee0bdf1c0fac16e19fa85">
<template_arguments>
<bt name="char"/>
</template_arguments>
</cts>
</rt>
</template_arguments>
</typeptr>
<temp/>
<n32 lb="45" cb="10">
<drx lb="45" cb="10" kind="lvalue" nm="Result"/>
</n32>
</n10>
</rx>
</u>

</Stmt>
</m>
<m name="lookupName" id="ea411a15d1d289c5be3ef55450ef416a_04c5b8fe348e92d190ee367bacbd76a6" file="1" linestart="48" lineend="64" previous="9dbeabe9798146f462c7969919ad08ca_04c5b8fe348e92d190ee367bacbd76a6" access="public" hasbody="true" isdef="true">
<fpt const="true" proto="unsigned int">
<bt name="unsigned int"/>
</fpt>
<p name="Name" proto="const char *" isPtr="true" isLiteral="true" access2="none">
<pt>
<QualType const="true">
<bt name="char"/>
</QualType>
</pt>
<Stmt>

</Stmt>
</p>
<p name="Len" proto="unsigned int" isLiteral="true" isPrimitive="true" access2="none">
<bt name="unsigned int"/>
<Stmt>

</Stmt>
</p>
<Stmt>
<u lb="49" cb="62" le="64" ce="1">
<if lb="50" cb="3" le="51" ce="12">
<uo lb="50" cb="7" le="50" ce="47" kind="!">
<mce lb="50" cb="8" le="50" ce="47" nbparm="1" id="6f9d54688deb2fea7e6a760a21186275_da93ed0aea0b179a4aa2595ad2887854">
<exp pvirg="true"/>
<mex lb="50" cb="8" le="50" ce="29" id="6f9d54688deb2fea7e6a760a21186275_da93ed0aea0b179a4aa2595ad2887854" nm="startswith" point="1">
<n32 lb="50" cb="8" le="50" ce="27">
<n11 lb="50" cb="8" le="50" ce="27">
<typeptr id="6f9d54688deb2fea7e6a760a21186275_e360a1303e73c287be2f63aa8283186a"/>
<temp/>
<n32 lb="50" cb="18">
<drx lb="50" cb="18" kind="lvalue" nm="Name"/>
</n32>
<n32 lb="50" cb="24">
<drx lb="50" cb="24" kind="lvalue" nm="Len"/>
</n32>
</n11>
</n32>
</mex>
<n10 lb="50" cb="40">
<typeptr id="6f9d54688deb2fea7e6a760a21186275_1cde07128879fdd147febaf099861744"/>
<temp/>
<mte lb="50" cb="40">
<exp pvirg="true"/>
<n32 lb="50" cb="40">
<n10 lb="50" cb="40">
<typeptr id="6f9d54688deb2fea7e6a760a21186275_a684699547c70f5902c9a02f2a7e9149"/>
<temp/>
<n32 lb="50" cb="40">
<n52 lb="50" cb="40">
<slit/>
</n52>
</n32>
</n10>
</n32>
</mte>
</n10>
</mce>
</uo>
<rx lb="51" cb="5" le="51" ce="12" pvirg="true">
<n32 lb="51" cb="12">
<n45 lb="51" cb="12">
<flit/>
</n45>
</n32>
</rx>
</if>
<dst lb="56" cb="3" le="57" ce="52">
<exp pvirg="true"/>
<Var nm="IntrinsicID" value="true">
<ety>
<et>
<e id="9dbeabe9798146f462c7969919ad08ca_eef26b3dd0adf36aade1068509b88aaa"/>
</et>
</ety>
<ocast lb="57" cb="7" le="57" ce="39">
<ety>
<et>
<e id="9dbeabe9798146f462c7969919ad08ca_eef26b3dd0adf36aade1068509b88aaa"/>
</et>
</ety>
<drx lb="57" cb="28" le="57" ce="39" id="27d5931786c9a933182147ce2f8532e6_c543ff276ee651d30ef9feada7c254c4" nm="not_intrinsic"/>
</ocast>
</Var>
</dst>
<if lb="60" cb="3" le="62" ce="3">
<xop lb="60" cb="7" le="60" ce="54" kind="!=">
<n32 lb="60" cb="7">
<n32 lb="60" cb="7">
<drx lb="60" cb="7" kind="lvalue" nm="IntrinsicID"/>
</n32>
</n32>
<n32 lb="60" cb="22" le="60" ce="54">
<ocast lb="60" cb="22" le="60" ce="54">
<ety>
<et>
<e id="9dbeabe9798146f462c7969919ad08ca_eef26b3dd0adf36aade1068509b88aaa"/>
</et>
</ety>
<drx lb="60" cb="43" le="60" ce="54" id="27d5931786c9a933182147ce2f8532e6_c543ff276ee651d30ef9feada7c254c4" nm="not_intrinsic"/>
</ocast>
</n32>
</xop>
<u lb="60" cb="69" le="62" ce="3">
<rx lb="61" cb="5" le="61" ce="12" pvirg="true">
<n32 lb="61" cb="12">
<n32 lb="61" cb="12">
<drx lb="61" cb="12" kind="lvalue" nm="IntrinsicID"/>
</n32>
</n32>
</rx>
</u>
</if>
<rx lb="63" cb="3" le="63" ce="10" pvirg="true">
<n32 lb="63" cb="10">
<n45 lb="63" cb="10"/>
</n32>
</rx>
</u>

</Stmt>
</m>
<m name="isOverloaded" id="ea411a15d1d289c5be3ef55450ef416a_b4c5c73717354dfda7caf34083a99613" file="1" linestart="66" lineend="71" previous="9dbeabe9798146f462c7969919ad08ca_b4c5c73717354dfda7caf34083a99613" access="public" hasbody="true" isdef="true">
<fpt const="true" proto="bool">
<bt name="bool"/>
</fpt>
<p name="id" proto="unsigned int" isLiteral="true" isPrimitive="true" access2="none">
<bt name="unsigned int"/>
<Stmt>

</Stmt>
</p>
<Stmt>
<u lb="66" cb="59" le="71" ce="1"/>

</Stmt>
</m>
<m name="getDeclaration" id="ea411a15d1d289c5be3ef55450ef416a_71b37d3b783d8afcc7ca70bfa7fc632d" file="1" linestart="73" lineend="77" previous="9dbeabe9798146f462c7969919ad08ca_71b37d3b783d8afcc7ca70bfa7fc632d" access="public" hasbody="true" isdef="true">
<fpt const="true" proto="llvm::Function *">
<pt>
<rt>
<cr id="e43b680db66eb84907a187ef5febec89_c576018f16bd5ed52ec4fb4f94ef3d73"/>
</rt>
</pt>
</fpt>
<p name="M" proto="llvm::Module *" isPtr="true" isLiteral="true" access2="none">
<pt>
<rt>
<cr id="b3086ad7ccfcd0a3086b321e9472324d_c889fdf0ed3d2bfb5cc555cfda99ef1e"/>
</rt>
</pt>
<Stmt>

</Stmt>
</p>
<p name="IntrID" proto="unsigned int" isLiteral="true" isPrimitive="true" access2="none">
<bt name="unsigned int"/>
<Stmt>

</Stmt>
</p>
<p name="Tys" proto="llvm::Type **" isPtr="true" isLiteral="true" init="true" access2="none">
<pt>
<pt>
<rt>
<cr id="cec0dd63cd58186897bb90d4760d987c_d6c20ee283eba2625d36bfe294cf1c80"/>
</rt>
</pt>
</pt>
<Stmt>
<n32 lb="42" cb="41">
<n16 lb="42" cb="41">
<exp pvirg="true"/>
</n16>
</n32>

</Stmt>
</p>
<p name="numTys" proto="unsigned int" isLiteral="true" isPrimitive="true" init="true" access2="none">
<bt name="unsigned int"/>
<Stmt>
<n32 lb="43" cb="46">
<n45 lb="43" cb="46">
<flit/>
</n45>
</n32>

</Stmt>
</p>
<Stmt>
<u lb="75" cb="70" le="77" ce="1">
<ce lb="76" cb="3" le="76" ce="3" nbparm="3" id="4490f7744b0eb140a59a313798e92590_041af46f83dd11078969ec645bc14a67">
<exp pvirg="true"/>
<n32 lb="76" cb="3" le="76" ce="3">
<drx lb="76" cb="3" le="76" ce="3" kind="lvalue" id="4490f7744b0eb140a59a313798e92590_041af46f83dd11078969ec645bc14a67" nm="llvm_unreachable_internal"/>
</n32>
<n32 lb="76" cb="3">
<n52 lb="76" cb="3">
<slit/>
</n52>
</n32>
<n32 lb="76" cb="3">
<n52 lb="76" cb="3">
<slit/>
</n52>
</n32>
<n32 lb="76" cb="3">
<n45 lb="76" cb="3">
<flit/>
</n45>
</n32>
</ce>
</u>

</Stmt>
</m>
</tun>
</Root>
