

================================================================
== Vivado HLS Report for 'Block_proc307309'
================================================================
* Date:           Wed Dec 19 22:30:12 2018

* Version:        2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)
* Project:        SobelNewVivado
* Solution:       solution1
* Product family: artix7
* Target device:  xc7a200tsbg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|    11.000|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +---------+----------+---------+----------+---------+
    |       Latency      |      Interval      | Pipeline|
    |   min   |    max   |   min   |    max   |   Type  |
    +---------+----------+---------+----------+---------+
    |  2077923|  14594226|  2077923|  14594226|   none  |
    +---------+----------+---------+----------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 16
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / (!Enabled_V_read)
	15  / (Enabled_V_read)
2 --> 
	3  / true
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	10  / true
10 --> 
	11  / true
11 --> 
	12  / true
12 --> 
	13  / true
13 --> 
	14  / true
14 --> 
	16  / true
15 --> 
	16  / true
16 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.90>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i1* %OUTPUT_STREAM_V_dest_V, i1* %OUTPUT_STREAM_V_id_V, i1* %OUTPUT_STREAM_V_last_V, i1* %OUTPUT_STREAM_V_user_V, i3* %OUTPUT_STREAM_V_strb_V, i3* %OUTPUT_STREAM_V_keep_V, i24* %OUTPUT_STREAM_V_data_V, [5 x i8]* @p_str, i32 1, i32 1, [5 x i8]* @p_str2, i32 0, i32 0, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str3, [1 x i8]* @p_str3)"   --->   Operation 17 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %img_0_data_stream_2_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str325, i32 0, i32 0, [1 x i8]* @p_str326, [1 x i8]* @p_str327, [1 x i8]* @p_str328, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str329, [1 x i8]* @p_str330)"   --->   Operation 18 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %img_0_data_stream_1_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str318, i32 0, i32 0, [1 x i8]* @p_str319, [1 x i8]* @p_str320, [1 x i8]* @p_str321, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str322, [1 x i8]* @p_str323)"   --->   Operation 19 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %img_0_data_stream_0_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str311, i32 0, i32 0, [1 x i8]* @p_str312, [1 x i8]* @p_str313, [1 x i8]* @p_str314, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str315, [1 x i8]* @p_str316)"   --->   Operation 20 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%img_1_data_stream_0 = alloca i8, align 1" [SobelNewVivado/a.cpp:19]   --->   Operation 21 'alloca' 'img_1_data_stream_0' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.90> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1> <Depth = 2> <FIFO>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%img_1_data_stream_1 = alloca i8, align 1" [SobelNewVivado/a.cpp:19]   --->   Operation 22 'alloca' 'img_1_data_stream_1' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.90> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1> <Depth = 2> <FIFO>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%img_1_data_stream_2 = alloca i8, align 1" [SobelNewVivado/a.cpp:19]   --->   Operation 23 'alloca' 'img_1_data_stream_2' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.90> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1> <Depth = 2> <FIFO>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%img_2_data_stream_0 = alloca i8, align 1" [SobelNewVivado/a.cpp:20]   --->   Operation 24 'alloca' 'img_2_data_stream_0' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.90> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1> <Depth = 2> <FIFO>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%img_2_data_stream_1 = alloca i8, align 1" [SobelNewVivado/a.cpp:20]   --->   Operation 25 'alloca' 'img_2_data_stream_1' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.90> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1> <Depth = 2> <FIFO>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%img_2_data_stream_2 = alloca i8, align 1" [SobelNewVivado/a.cpp:20]   --->   Operation 26 'alloca' 'img_2_data_stream_2' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.90> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1> <Depth = 2> <FIFO>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%img_2a_data_stream_0 = alloca i8, align 1" [SobelNewVivado/a.cpp:21]   --->   Operation 27 'alloca' 'img_2a_data_stream_0' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.90> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1> <Depth = 2> <FIFO>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%img_2a_data_stream_1 = alloca i8, align 1" [SobelNewVivado/a.cpp:21]   --->   Operation 28 'alloca' 'img_2a_data_stream_1' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.90> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1> <Depth = 2> <FIFO>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%img_2a_data_stream_2 = alloca i8, align 1" [SobelNewVivado/a.cpp:21]   --->   Operation 29 'alloca' 'img_2a_data_stream_2' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.90> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1> <Depth = 2> <FIFO>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%img_2b_data_stream_0 = alloca i8, align 1" [SobelNewVivado/a.cpp:22]   --->   Operation 30 'alloca' 'img_2b_data_stream_0' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.90> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1> <Depth = 2> <FIFO>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%img_2b_data_stream_1 = alloca i8, align 1" [SobelNewVivado/a.cpp:22]   --->   Operation 31 'alloca' 'img_2b_data_stream_1' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.90> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1> <Depth = 2> <FIFO>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%img_2b_data_stream_2 = alloca i8, align 1" [SobelNewVivado/a.cpp:22]   --->   Operation 32 'alloca' 'img_2b_data_stream_2' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.90> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1> <Depth = 2> <FIFO>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%img_3_data_stream_0 = alloca i8, align 1" [SobelNewVivado/a.cpp:23]   --->   Operation 33 'alloca' 'img_3_data_stream_0' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.90> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1> <Depth = 2> <FIFO>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%img_3_data_stream_1 = alloca i8, align 1" [SobelNewVivado/a.cpp:23]   --->   Operation 34 'alloca' 'img_3_data_stream_1' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.90> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1> <Depth = 2> <FIFO>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%img_3_data_stream_2 = alloca i8, align 1" [SobelNewVivado/a.cpp:23]   --->   Operation 35 'alloca' 'img_3_data_stream_2' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.90> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1> <Depth = 2> <FIFO>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%img_4_data_stream_0 = alloca i8, align 1" [SobelNewVivado/a.cpp:24]   --->   Operation 36 'alloca' 'img_4_data_stream_0' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.90> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1> <Depth = 2> <FIFO>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%img_4_data_stream_1 = alloca i8, align 1" [SobelNewVivado/a.cpp:24]   --->   Operation 37 'alloca' 'img_4_data_stream_1' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.90> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1> <Depth = 2> <FIFO>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%img_4_data_stream_2 = alloca i8, align 1" [SobelNewVivado/a.cpp:24]   --->   Operation 38 'alloca' 'img_4_data_stream_2' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.90> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1> <Depth = 2> <FIFO>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%img_5_data_stream_0 = alloca i8, align 1" [SobelNewVivado/a.cpp:25]   --->   Operation 39 'alloca' 'img_5_data_stream_0' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.90> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1> <Depth = 2> <FIFO>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%img_5_data_stream_1 = alloca i8, align 1" [SobelNewVivado/a.cpp:25]   --->   Operation 40 'alloca' 'img_5_data_stream_1' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.90> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1> <Depth = 2> <FIFO>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%img_5_data_stream_2 = alloca i8, align 1" [SobelNewVivado/a.cpp:25]   --->   Operation 41 'alloca' 'img_5_data_stream_2' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.90> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1> <Depth = 2> <FIFO>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%img_6_data_stream_0 = alloca i8, align 1" [SobelNewVivado/a.cpp:26]   --->   Operation 42 'alloca' 'img_6_data_stream_0' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.90> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1> <Depth = 2> <FIFO>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%img_6_data_stream_1 = alloca i8, align 1" [SobelNewVivado/a.cpp:26]   --->   Operation 43 'alloca' 'img_6_data_stream_1' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.90> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1> <Depth = 2> <FIFO>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%img_6_data_stream_2 = alloca i8, align 1" [SobelNewVivado/a.cpp:26]   --->   Operation 44 'alloca' 'img_6_data_stream_2' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.90> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1> <Depth = 2> <FIFO>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i1* %Enabled_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str683, i32 0, i32 0, [1 x i8]* @p_str684, [1 x i8]* @p_str685, [1 x i8]* @p_str686, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str687, [1 x i8]* @p_str688)"   --->   Operation 45 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (3.90ns)   --->   "%Enabled_V_read = call i1 @_ssdm_op_Read.ap_fifo.i1P(i1* %Enabled_V)"   --->   Operation 46 'read' 'Enabled_V_read' <Predicate = true> <Delay = 3.90> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.90> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1> <Depth = 2> <FIFO>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecChannel([24 x i8]* @img_1_OC_data_stream_2, i32 1, [1 x i8]* @p_str499, [1 x i8]* @p_str499, i32 1, i32 1, i8* %img_1_data_stream_0, i8* %img_1_data_stream_0)"   --->   Operation 47 'specchannel' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %img_1_data_stream_0, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str500, i32 0, i32 0, [1 x i8]* @p_str501, [1 x i8]* @p_str502, [1 x i8]* @p_str503, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str504, [1 x i8]* @p_str505)"   --->   Operation 48 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%empty_93 = call i32 (...)* @_ssdm_op_SpecChannel([24 x i8]* @img_1_OC_data_stream_1, i32 1, [1 x i8]* @p_str506, [1 x i8]* @p_str506, i32 1, i32 1, i8* %img_1_data_stream_1, i8* %img_1_data_stream_1)"   --->   Operation 49 'specchannel' 'empty_93' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %img_1_data_stream_1, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str507, i32 0, i32 0, [1 x i8]* @p_str508, [1 x i8]* @p_str509, [1 x i8]* @p_str510, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str511, [1 x i8]* @p_str512)"   --->   Operation 50 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%empty_94 = call i32 (...)* @_ssdm_op_SpecChannel([24 x i8]* @img_1_OC_data_stream, i32 1, [1 x i8]* @p_str513, [1 x i8]* @p_str513, i32 1, i32 1, i8* %img_1_data_stream_2, i8* %img_1_data_stream_2)"   --->   Operation 51 'specchannel' 'empty_94' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %img_1_data_stream_2, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str514, i32 0, i32 0, [1 x i8]* @p_str515, [1 x i8]* @p_str516, [1 x i8]* @p_str517, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str518, [1 x i8]* @p_str519)"   --->   Operation 52 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%empty_95 = call i32 (...)* @_ssdm_op_SpecChannel([24 x i8]* @img_2_OC_data_stream_2, i32 1, [1 x i8]* @p_str520, [1 x i8]* @p_str520, i32 1, i32 1, i8* %img_2_data_stream_0, i8* %img_2_data_stream_0)"   --->   Operation 53 'specchannel' 'empty_95' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %img_2_data_stream_0, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str521, i32 0, i32 0, [1 x i8]* @p_str522, [1 x i8]* @p_str523, [1 x i8]* @p_str524, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str525, [1 x i8]* @p_str526)"   --->   Operation 54 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%empty_96 = call i32 (...)* @_ssdm_op_SpecChannel([24 x i8]* @img_2_OC_data_stream_1, i32 1, [1 x i8]* @p_str527, [1 x i8]* @p_str527, i32 1, i32 1, i8* %img_2_data_stream_1, i8* %img_2_data_stream_1)"   --->   Operation 55 'specchannel' 'empty_96' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %img_2_data_stream_1, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str528, i32 0, i32 0, [1 x i8]* @p_str529, [1 x i8]* @p_str530, [1 x i8]* @p_str531, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str532, [1 x i8]* @p_str533)"   --->   Operation 56 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%empty_97 = call i32 (...)* @_ssdm_op_SpecChannel([24 x i8]* @img_2_OC_data_stream, i32 1, [1 x i8]* @p_str534, [1 x i8]* @p_str534, i32 1, i32 1, i8* %img_2_data_stream_2, i8* %img_2_data_stream_2)"   --->   Operation 57 'specchannel' 'empty_97' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %img_2_data_stream_2, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str535, i32 0, i32 0, [1 x i8]* @p_str536, [1 x i8]* @p_str537, [1 x i8]* @p_str538, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str539, [1 x i8]* @p_str540)"   --->   Operation 58 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%empty_98 = call i32 (...)* @_ssdm_op_SpecChannel([25 x i8]* @img_2a_OC_data_strea_2, i32 1, [1 x i8]* @p_str541, [1 x i8]* @p_str541, i32 1, i32 1, i8* %img_2a_data_stream_0, i8* %img_2a_data_stream_0)"   --->   Operation 59 'specchannel' 'empty_98' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %img_2a_data_stream_0, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str542, i32 0, i32 0, [1 x i8]* @p_str543, [1 x i8]* @p_str544, [1 x i8]* @p_str545, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str546, [1 x i8]* @p_str547)"   --->   Operation 60 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%empty_99 = call i32 (...)* @_ssdm_op_SpecChannel([25 x i8]* @img_2a_OC_data_strea_1, i32 1, [1 x i8]* @p_str548, [1 x i8]* @p_str548, i32 1, i32 1, i8* %img_2a_data_stream_1, i8* %img_2a_data_stream_1)"   --->   Operation 61 'specchannel' 'empty_99' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %img_2a_data_stream_1, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str549, i32 0, i32 0, [1 x i8]* @p_str550, [1 x i8]* @p_str551, [1 x i8]* @p_str552, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str553, [1 x i8]* @p_str554)"   --->   Operation 62 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%empty_100 = call i32 (...)* @_ssdm_op_SpecChannel([25 x i8]* @img_2a_OC_data_strea, i32 1, [1 x i8]* @p_str555, [1 x i8]* @p_str555, i32 1, i32 1, i8* %img_2a_data_stream_2, i8* %img_2a_data_stream_2)"   --->   Operation 63 'specchannel' 'empty_100' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %img_2a_data_stream_2, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str556, i32 0, i32 0, [1 x i8]* @p_str557, [1 x i8]* @p_str558, [1 x i8]* @p_str559, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str560, [1 x i8]* @p_str561)"   --->   Operation 64 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%empty_101 = call i32 (...)* @_ssdm_op_SpecChannel([26 x i8]* @img_2b_OC_data_strea_2, i32 1, [1 x i8]* @p_str562, [1 x i8]* @p_str562, i32 1, i32 1, i8* %img_2b_data_stream_0, i8* %img_2b_data_stream_0)"   --->   Operation 65 'specchannel' 'empty_101' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %img_2b_data_stream_0, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str563, i32 0, i32 0, [1 x i8]* @p_str564, [1 x i8]* @p_str565, [1 x i8]* @p_str566, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str567, [1 x i8]* @p_str568)"   --->   Operation 66 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "%empty_102 = call i32 (...)* @_ssdm_op_SpecChannel([26 x i8]* @img_2b_OC_data_strea_1, i32 1, [1 x i8]* @p_str569, [1 x i8]* @p_str569, i32 1, i32 1, i8* %img_2b_data_stream_1, i8* %img_2b_data_stream_1)"   --->   Operation 67 'specchannel' 'empty_102' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 68 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %img_2b_data_stream_1, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str570, i32 0, i32 0, [1 x i8]* @p_str571, [1 x i8]* @p_str572, [1 x i8]* @p_str573, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str574, [1 x i8]* @p_str575)"   --->   Operation 68 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "%empty_103 = call i32 (...)* @_ssdm_op_SpecChannel([26 x i8]* @img_2b_OC_data_strea, i32 1, [1 x i8]* @p_str576, [1 x i8]* @p_str576, i32 1, i32 1, i8* %img_2b_data_stream_2, i8* %img_2b_data_stream_2)"   --->   Operation 69 'specchannel' 'empty_103' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 70 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %img_2b_data_stream_2, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str577, i32 0, i32 0, [1 x i8]* @p_str578, [1 x i8]* @p_str579, [1 x i8]* @p_str580, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str581, [1 x i8]* @p_str582)"   --->   Operation 70 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 71 [1/1] (0.00ns)   --->   "%empty_104 = call i32 (...)* @_ssdm_op_SpecChannel([25 x i8]* @img_3_OC_data_stream_2, i32 1, [1 x i8]* @p_str583, [1 x i8]* @p_str583, i32 1, i32 1, i8* %img_3_data_stream_0, i8* %img_3_data_stream_0)"   --->   Operation 71 'specchannel' 'empty_104' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 72 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %img_3_data_stream_0, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str584, i32 0, i32 0, [1 x i8]* @p_str585, [1 x i8]* @p_str586, [1 x i8]* @p_str587, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str588, [1 x i8]* @p_str589)"   --->   Operation 72 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 73 [1/1] (0.00ns)   --->   "%empty_105 = call i32 (...)* @_ssdm_op_SpecChannel([25 x i8]* @img_3_OC_data_stream_1, i32 1, [1 x i8]* @p_str590, [1 x i8]* @p_str590, i32 1, i32 1, i8* %img_3_data_stream_1, i8* %img_3_data_stream_1)"   --->   Operation 73 'specchannel' 'empty_105' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 74 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %img_3_data_stream_1, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str591, i32 0, i32 0, [1 x i8]* @p_str592, [1 x i8]* @p_str593, [1 x i8]* @p_str594, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str595, [1 x i8]* @p_str596)"   --->   Operation 74 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 75 [1/1] (0.00ns)   --->   "%empty_106 = call i32 (...)* @_ssdm_op_SpecChannel([25 x i8]* @img_3_OC_data_stream, i32 1, [1 x i8]* @p_str597, [1 x i8]* @p_str597, i32 1, i32 1, i8* %img_3_data_stream_2, i8* %img_3_data_stream_2)"   --->   Operation 75 'specchannel' 'empty_106' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 76 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %img_3_data_stream_2, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str598, i32 0, i32 0, [1 x i8]* @p_str599, [1 x i8]* @p_str600, [1 x i8]* @p_str601, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str602, [1 x i8]* @p_str603)"   --->   Operation 76 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 77 [1/1] (0.00ns)   --->   "%empty_107 = call i32 (...)* @_ssdm_op_SpecChannel([25 x i8]* @img_4_OC_data_stream_2, i32 1, [1 x i8]* @p_str604, [1 x i8]* @p_str604, i32 1, i32 1, i8* %img_4_data_stream_0, i8* %img_4_data_stream_0)"   --->   Operation 77 'specchannel' 'empty_107' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 78 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %img_4_data_stream_0, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str605, i32 0, i32 0, [1 x i8]* @p_str606, [1 x i8]* @p_str607, [1 x i8]* @p_str608, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str609, [1 x i8]* @p_str610)"   --->   Operation 78 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 79 [1/1] (0.00ns)   --->   "%empty_108 = call i32 (...)* @_ssdm_op_SpecChannel([25 x i8]* @img_4_OC_data_stream_1, i32 1, [1 x i8]* @p_str611, [1 x i8]* @p_str611, i32 1, i32 1, i8* %img_4_data_stream_1, i8* %img_4_data_stream_1)"   --->   Operation 79 'specchannel' 'empty_108' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 80 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %img_4_data_stream_1, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str612, i32 0, i32 0, [1 x i8]* @p_str613, [1 x i8]* @p_str614, [1 x i8]* @p_str615, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str616, [1 x i8]* @p_str617)"   --->   Operation 80 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 81 [1/1] (0.00ns)   --->   "%empty_109 = call i32 (...)* @_ssdm_op_SpecChannel([25 x i8]* @img_4_OC_data_stream, i32 1, [1 x i8]* @p_str618, [1 x i8]* @p_str618, i32 1, i32 1, i8* %img_4_data_stream_2, i8* %img_4_data_stream_2)"   --->   Operation 81 'specchannel' 'empty_109' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 82 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %img_4_data_stream_2, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str619, i32 0, i32 0, [1 x i8]* @p_str620, [1 x i8]* @p_str621, [1 x i8]* @p_str622, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str623, [1 x i8]* @p_str624)"   --->   Operation 82 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 83 [1/1] (0.00ns)   --->   "%empty_110 = call i32 (...)* @_ssdm_op_SpecChannel([25 x i8]* @img_5_OC_data_stream_2, i32 1, [1 x i8]* @p_str625, [1 x i8]* @p_str625, i32 1, i32 1, i8* %img_5_data_stream_0, i8* %img_5_data_stream_0)"   --->   Operation 83 'specchannel' 'empty_110' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 84 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %img_5_data_stream_0, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str626, i32 0, i32 0, [1 x i8]* @p_str627, [1 x i8]* @p_str628, [1 x i8]* @p_str629, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str630, [1 x i8]* @p_str631)"   --->   Operation 84 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 85 [1/1] (0.00ns)   --->   "%empty_111 = call i32 (...)* @_ssdm_op_SpecChannel([25 x i8]* @img_5_OC_data_stream_1, i32 1, [1 x i8]* @p_str632, [1 x i8]* @p_str632, i32 1, i32 1, i8* %img_5_data_stream_1, i8* %img_5_data_stream_1)"   --->   Operation 85 'specchannel' 'empty_111' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 86 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %img_5_data_stream_1, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str633, i32 0, i32 0, [1 x i8]* @p_str634, [1 x i8]* @p_str635, [1 x i8]* @p_str636, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str637, [1 x i8]* @p_str638)"   --->   Operation 86 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 87 [1/1] (0.00ns)   --->   "%empty_112 = call i32 (...)* @_ssdm_op_SpecChannel([25 x i8]* @img_5_OC_data_stream, i32 1, [1 x i8]* @p_str639, [1 x i8]* @p_str639, i32 1, i32 1, i8* %img_5_data_stream_2, i8* %img_5_data_stream_2)"   --->   Operation 87 'specchannel' 'empty_112' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 88 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %img_5_data_stream_2, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str640, i32 0, i32 0, [1 x i8]* @p_str641, [1 x i8]* @p_str642, [1 x i8]* @p_str643, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str644, [1 x i8]* @p_str645)"   --->   Operation 88 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 89 [1/1] (0.00ns)   --->   "%empty_113 = call i32 (...)* @_ssdm_op_SpecChannel([25 x i8]* @img_6_OC_data_stream_2, i32 1, [1 x i8]* @p_str646, [1 x i8]* @p_str646, i32 1, i32 1, i8* %img_6_data_stream_0, i8* %img_6_data_stream_0)"   --->   Operation 89 'specchannel' 'empty_113' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 90 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %img_6_data_stream_0, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str647, i32 0, i32 0, [1 x i8]* @p_str648, [1 x i8]* @p_str649, [1 x i8]* @p_str650, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str651, [1 x i8]* @p_str652)"   --->   Operation 90 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 91 [1/1] (0.00ns)   --->   "%empty_114 = call i32 (...)* @_ssdm_op_SpecChannel([25 x i8]* @img_6_OC_data_stream_1, i32 1, [1 x i8]* @p_str653, [1 x i8]* @p_str653, i32 1, i32 1, i8* %img_6_data_stream_1, i8* %img_6_data_stream_1)"   --->   Operation 91 'specchannel' 'empty_114' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 92 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %img_6_data_stream_1, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str654, i32 0, i32 0, [1 x i8]* @p_str655, [1 x i8]* @p_str656, [1 x i8]* @p_str657, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str658, [1 x i8]* @p_str659)"   --->   Operation 92 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 93 [1/1] (0.00ns)   --->   "%empty_115 = call i32 (...)* @_ssdm_op_SpecChannel([25 x i8]* @img_6_OC_data_stream, i32 1, [1 x i8]* @p_str660, [1 x i8]* @p_str660, i32 1, i32 1, i8* %img_6_data_stream_2, i8* %img_6_data_stream_2)"   --->   Operation 93 'specchannel' 'empty_115' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 94 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %img_6_data_stream_2, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str661, i32 0, i32 0, [1 x i8]* @p_str662, [1 x i8]* @p_str663, [1 x i8]* @p_str664, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str665, [1 x i8]* @p_str666)"   --->   Operation 94 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 95 [1/1] (0.00ns)   --->   "br i1 %Enabled_V_read, label %0, label %1" [SobelNewVivado/a.cpp:40]   --->   Operation 95 'br' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 96 [2/2] (0.00ns)   --->   "call fastcc void @CvtColor.1(i8* %img_0_data_stream_0_V, i8* %img_0_data_stream_1_V, i8* %img_0_data_stream_2_V, i8* %img_1_data_stream_0, i8* %img_1_data_stream_1, i8* %img_1_data_stream_2)" [SobelNewVivado/a.cpp:43]   --->   Operation 96 'call' <Predicate = (!Enabled_V_read)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 97 [2/2] (1.66ns)   --->   "call fastcc void @Mat2AXIvideo(i8* %img_0_data_stream_0_V, i8* %img_0_data_stream_1_V, i8* %img_0_data_stream_2_V, i24* %OUTPUT_STREAM_V_data_V, i3* %OUTPUT_STREAM_V_keep_V, i3* %OUTPUT_STREAM_V_strb_V, i1* %OUTPUT_STREAM_V_user_V, i1* %OUTPUT_STREAM_V_last_V, i1* %OUTPUT_STREAM_V_id_V, i1* %OUTPUT_STREAM_V_dest_V)" [SobelNewVivado/a.cpp:55]   --->   Operation 97 'call' <Predicate = (Enabled_V_read)> <Delay = 1.66> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 2 <SV = 1> <Delay = 0.00>
ST_2 : Operation 98 [1/2] (0.00ns)   --->   "call fastcc void @CvtColor.1(i8* %img_0_data_stream_0_V, i8* %img_0_data_stream_1_V, i8* %img_0_data_stream_2_V, i8* %img_1_data_stream_0, i8* %img_1_data_stream_1, i8* %img_1_data_stream_2)" [SobelNewVivado/a.cpp:43]   --->   Operation 98 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 0.00>
ST_3 : Operation 99 [2/2] (0.00ns)   --->   "call fastcc void @GaussianBlur(i8* %img_1_data_stream_0, i8* %img_1_data_stream_1, i8* %img_1_data_stream_2, i8* %img_2_data_stream_0, i8* %img_2_data_stream_1, i8* %img_2_data_stream_2)" [SobelNewVivado/a.cpp:44]   --->   Operation 99 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 0.00>
ST_4 : Operation 100 [1/2] (0.00ns)   --->   "call fastcc void @GaussianBlur(i8* %img_1_data_stream_0, i8* %img_1_data_stream_1, i8* %img_1_data_stream_2, i8* %img_2_data_stream_0, i8* %img_2_data_stream_1, i8* %img_2_data_stream_2)" [SobelNewVivado/a.cpp:44]   --->   Operation 100 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 5 <SV = 4> <Delay = 0.00>
ST_5 : Operation 101 [2/2] (0.00ns)   --->   "call fastcc void @Duplicate(i8* %img_2_data_stream_0, i8* %img_2_data_stream_1, i8* %img_2_data_stream_2, i8* %img_2a_data_stream_0, i8* %img_2a_data_stream_1, i8* %img_2a_data_stream_2, i8* %img_2b_data_stream_0, i8* %img_2b_data_stream_1, i8* %img_2b_data_stream_2)" [SobelNewVivado/a.cpp:45]   --->   Operation 101 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 6 <SV = 5> <Delay = 0.00>
ST_6 : Operation 102 [1/2] (0.00ns)   --->   "call fastcc void @Duplicate(i8* %img_2_data_stream_0, i8* %img_2_data_stream_1, i8* %img_2_data_stream_2, i8* %img_2a_data_stream_0, i8* %img_2a_data_stream_1, i8* %img_2a_data_stream_2, i8* %img_2b_data_stream_0, i8* %img_2b_data_stream_1, i8* %img_2b_data_stream_2)" [SobelNewVivado/a.cpp:45]   --->   Operation 102 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 7 <SV = 6> <Delay = 0.00>
ST_7 : Operation 103 [2/2] (0.00ns)   --->   "call fastcc void @Sobel(i8* %img_2a_data_stream_0, i8* %img_2a_data_stream_1, i8* %img_2a_data_stream_2, i8* %img_3_data_stream_0, i8* %img_3_data_stream_1, i8* %img_3_data_stream_2)" [SobelNewVivado/a.cpp:46]   --->   Operation 103 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 104 [2/2] (0.00ns)   --->   "call fastcc void @Sobel.1(i8* %img_2b_data_stream_0, i8* %img_2b_data_stream_1, i8* %img_2b_data_stream_2, i8* %img_4_data_stream_0, i8* %img_4_data_stream_1, i8* %img_4_data_stream_2)" [SobelNewVivado/a.cpp:47]   --->   Operation 104 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 8 <SV = 7> <Delay = 0.00>
ST_8 : Operation 105 [1/2] (0.00ns)   --->   "call fastcc void @Sobel(i8* %img_2a_data_stream_0, i8* %img_2a_data_stream_1, i8* %img_2a_data_stream_2, i8* %img_3_data_stream_0, i8* %img_3_data_stream_1, i8* %img_3_data_stream_2)" [SobelNewVivado/a.cpp:46]   --->   Operation 105 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_8 : Operation 106 [1/2] (0.00ns)   --->   "call fastcc void @Sobel.1(i8* %img_2b_data_stream_0, i8* %img_2b_data_stream_1, i8* %img_2b_data_stream_2, i8* %img_4_data_stream_0, i8* %img_4_data_stream_1, i8* %img_4_data_stream_2)" [SobelNewVivado/a.cpp:47]   --->   Operation 106 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 9 <SV = 8> <Delay = 0.00>
ST_9 : Operation 107 [2/2] (0.00ns)   --->   "call fastcc void @AddWeighted(i8* %img_4_data_stream_0, i8* %img_4_data_stream_1, i8* %img_4_data_stream_2, i8* %img_3_data_stream_0, i8* %img_3_data_stream_1, i8* %img_3_data_stream_2, i8* %img_5_data_stream_0, i8* %img_5_data_stream_1, i8* %img_5_data_stream_2)" [SobelNewVivado/a.cpp:48]   --->   Operation 107 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 10 <SV = 9> <Delay = 0.00>
ST_10 : Operation 108 [1/2] (0.00ns)   --->   "call fastcc void @AddWeighted(i8* %img_4_data_stream_0, i8* %img_4_data_stream_1, i8* %img_4_data_stream_2, i8* %img_3_data_stream_0, i8* %img_3_data_stream_1, i8* %img_3_data_stream_2, i8* %img_5_data_stream_0, i8* %img_5_data_stream_1, i8* %img_5_data_stream_2)" [SobelNewVivado/a.cpp:48]   --->   Operation 108 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 11 <SV = 10> <Delay = 0.00>
ST_11 : Operation 109 [2/2] (0.00ns)   --->   "call fastcc void @CvtColor(i8* %img_5_data_stream_0, i8* %img_5_data_stream_1, i8* %img_5_data_stream_2, i8* %img_6_data_stream_0, i8* %img_6_data_stream_1, i8* %img_6_data_stream_2)" [SobelNewVivado/a.cpp:49]   --->   Operation 109 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 12 <SV = 11> <Delay = 0.00>
ST_12 : Operation 110 [1/2] (0.00ns)   --->   "call fastcc void @CvtColor(i8* %img_5_data_stream_0, i8* %img_5_data_stream_1, i8* %img_5_data_stream_2, i8* %img_6_data_stream_0, i8* %img_6_data_stream_1, i8* %img_6_data_stream_2)" [SobelNewVivado/a.cpp:49]   --->   Operation 110 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 13 <SV = 12> <Delay = 1.66>
ST_13 : Operation 111 [2/2] (1.66ns)   --->   "call fastcc void @Mat2AXIvideo(i8* %img_6_data_stream_0, i8* %img_6_data_stream_1, i8* %img_6_data_stream_2, i24* %OUTPUT_STREAM_V_data_V, i3* %OUTPUT_STREAM_V_keep_V, i3* %OUTPUT_STREAM_V_strb_V, i1* %OUTPUT_STREAM_V_user_V, i1* %OUTPUT_STREAM_V_last_V, i1* %OUTPUT_STREAM_V_id_V, i1* %OUTPUT_STREAM_V_dest_V)" [SobelNewVivado/a.cpp:51]   --->   Operation 111 'call' <Predicate = true> <Delay = 1.66> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 14 <SV = 13> <Delay = 0.00>
ST_14 : Operation 112 [1/2] (0.00ns)   --->   "call fastcc void @Mat2AXIvideo(i8* %img_6_data_stream_0, i8* %img_6_data_stream_1, i8* %img_6_data_stream_2, i24* %OUTPUT_STREAM_V_data_V, i3* %OUTPUT_STREAM_V_keep_V, i3* %OUTPUT_STREAM_V_strb_V, i1* %OUTPUT_STREAM_V_user_V, i1* %OUTPUT_STREAM_V_last_V, i1* %OUTPUT_STREAM_V_id_V, i1* %OUTPUT_STREAM_V_dest_V)" [SobelNewVivado/a.cpp:51]   --->   Operation 112 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_14 : Operation 113 [1/1] (0.00ns)   --->   "br label %.exit" [SobelNewVivado/a.cpp:52]   --->   Operation 113 'br' <Predicate = true> <Delay = 0.00>

State 15 <SV = 1> <Delay = 0.00>
ST_15 : Operation 114 [1/2] (0.00ns)   --->   "call fastcc void @Mat2AXIvideo(i8* %img_0_data_stream_0_V, i8* %img_0_data_stream_1_V, i8* %img_0_data_stream_2_V, i24* %OUTPUT_STREAM_V_data_V, i3* %OUTPUT_STREAM_V_keep_V, i3* %OUTPUT_STREAM_V_strb_V, i1* %OUTPUT_STREAM_V_user_V, i1* %OUTPUT_STREAM_V_last_V, i1* %OUTPUT_STREAM_V_id_V, i1* %OUTPUT_STREAM_V_dest_V)" [SobelNewVivado/a.cpp:55]   --->   Operation 114 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_15 : Operation 115 [1/1] (0.00ns)   --->   "br label %.exit"   --->   Operation 115 'br' <Predicate = true> <Delay = 0.00>

State 16 <SV = 14> <Delay = 0.00>
ST_16 : Operation 116 [1/1] (0.00ns)   --->   "ret void"   --->   Operation 116 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 3.91ns
The critical path consists of the following:
	fifo read on port 'Enabled_V' [41]  (3.91 ns)

 <State 2>: 0ns
The critical path consists of the following:

 <State 3>: 0ns
The critical path consists of the following:

 <State 4>: 0ns
The critical path consists of the following:

 <State 5>: 0ns
The critical path consists of the following:

 <State 6>: 0ns
The critical path consists of the following:

 <State 7>: 0ns
The critical path consists of the following:

 <State 8>: 0ns
The critical path consists of the following:

 <State 9>: 0ns
The critical path consists of the following:

 <State 10>: 0ns
The critical path consists of the following:

 <State 11>: 0ns
The critical path consists of the following:

 <State 12>: 0ns
The critical path consists of the following:

 <State 13>: 1.66ns
The critical path consists of the following:
	'call' operation (SobelNewVivado/a.cpp:51) to 'Mat2AXIvideo' [99]  (1.66 ns)

 <State 14>: 0ns
The critical path consists of the following:

 <State 15>: 0ns
The critical path consists of the following:

 <State 16>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
