read -sv run_verilog_mid/adder_32b_9_79_1561c99491ca2bcbbde06d86a849d949.v
hierarchy -top main
flatten
proc; techmap; opt;
abc -fast -liberty NangateOpenCellLibrary_typical.lib
write_verilog run_yosys_mid/adder_32b_9_79_1561c99491ca2bcbbde06d86a849d949_yosys.v
