Design Entry;SmartDesign Check||(null)||'clk_source_MSS' was generated successfully||(null);(null)||(null);(null)
HelpInfo,C:\Microsemi\Libero_SoC_v11.8\SynplifyPro\lib\html,fpgahelp.qhc,errormessages.mp,C:\Microsemi\Libero_SoC_v11.8\SynplifyPro\bin\mbin\assistant
Implementation;Synthesis;RootName:CDC3FF_MSS
Implementation;Synthesis|| CL240 ||@W:Signal LPXIN_CLKOUT is floating; a simulation mismatch is possible.||CDC3FF_MSS.srr(34);liberoaction://cross_probe/hdl/file/'C:\Microsemi_Prj\hw8\p1\synthesis\CDC3FF_MSS.srr'/linenumber/34||clk_source_MSS_tmp_MSS_CCC_0_MSS_CCC.vhd(38);liberoaction://cross_probe/hdl/file/'C:\Microsemi_Prj\hw8\p1\component\work\clk_source_MSS\MSS_CCC_0\clk_source_MSS_tmp_MSS_CCC_0_MSS_CCC.vhd'/linenumber/38
Implementation;Synthesis|| CL240 ||@W:Signal MAINXIN_CLKOUT is floating; a simulation mismatch is possible.||CDC3FF_MSS.srr(35);liberoaction://cross_probe/hdl/file/'C:\Microsemi_Prj\hw8\p1\synthesis\CDC3FF_MSS.srr'/linenumber/35||clk_source_MSS_tmp_MSS_CCC_0_MSS_CCC.vhd(37);liberoaction://cross_probe/hdl/file/'C:\Microsemi_Prj\hw8\p1\component\work\clk_source_MSS\MSS_CCC_0\clk_source_MSS_tmp_MSS_CCC_0_MSS_CCC.vhd'/linenumber/37
Implementation;Synthesis|| CL240 ||@W:Signal RCOSC_CLKOUT is floating; a simulation mismatch is possible.||CDC3FF_MSS.srr(36);liberoaction://cross_probe/hdl/file/'C:\Microsemi_Prj\hw8\p1\synthesis\CDC3FF_MSS.srr'/linenumber/36||clk_source_MSS_tmp_MSS_CCC_0_MSS_CCC.vhd(36);liberoaction://cross_probe/hdl/file/'C:\Microsemi_Prj\hw8\p1\component\work\clk_source_MSS\MSS_CCC_0\clk_source_MSS_tmp_MSS_CCC_0_MSS_CCC.vhd'/linenumber/36
Implementation;Synthesis|| CL168 ||@W:Removing instance MSS_ADLIB_INST because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||CDC3FF_MSS.srr(40);liberoaction://cross_probe/hdl/file/'C:\Microsemi_Prj\hw8\p1\synthesis\CDC3FF_MSS.srr'/linenumber/40||clk_source_MSS.vhd(348);liberoaction://cross_probe/hdl/file/'C:\Microsemi_Prj\hw8\p1\component\work\clk_source_MSS\clk_source_MSS.vhd'/linenumber/348
Implementation;Synthesis|| MF511 ||@W:Found issues with constraints. Please check constraint checker report "C:\Microsemi_Prj\hw8\p1\synthesis\CDC3FF_MSS_cck.rpt" .||CDC3FF_MSS.srr(145);liberoaction://cross_probe/hdl/file/'C:\Microsemi_Prj\hw8\p1\synthesis\CDC3FF_MSS.srr'/linenumber/145||null;null
Implementation;Synthesis|| MT548 ||@W:Source for clock FCLK not found in netlist. Run the constraint checker to verify if constraints are applied correctly.||CDC3FF_MSS.srr(296);liberoaction://cross_probe/hdl/file/'C:\Microsemi_Prj\hw8\p1\synthesis\CDC3FF_MSS.srr'/linenumber/296||mss_tshell_syn.sdc(2);liberoaction://cross_probe/hdl/file/'c:/microsemi_prj/hw8/p1/component/work/clk_source_mss/mss_tshell_syn.sdc'/linenumber/2
Implementation;Compile;RootName:CDC3FF_MSS
Implementation;Compile||(null)||Please refer to the log file for details about 4 Warning(s) , 1 Info(s)||CDC3FF_MSS_compile_log.rpt;liberoaction://open_report/file/CDC3FF_MSS_compile_log.rpt||(null);(null)
Implementation;Place and Route||OnlineHelp;liberoaction://open_online_help/98304003||Info: I/O Bank Assigner detected (1) out of (6) I/O Bank(s) with locked I/O technologies.||(null);(null)||(null);(null)
Implementation;Place and Route;RootName:CDC3FF_MSS
Implementation;Place and Route||(null)||Please refer to the log file for details about 2 Info(s)||CDC3FF_MSS_placeroute_log.rpt;liberoaction://open_report/file/CDC3FF_MSS_placeroute_log.rpt||(null);(null)
