#----------------------------------------
# JasperGold Version Info
# tool      : JasperGold 2018.12
# platform  : Linux 3.10.0-957.12.2.el7.x86_64
# version   : 2018.12 FCS 64 bits
# build date: 2018.12.21 18:22:50 PST
#----------------------------------------
# started Sun Sep 15 20:13:57 CDT 2019
# hostname  : wario.ece.utexas.edu
# pid       : 26316
# arguments : '-label' 'session_0' '-console' 'wario.ece.utexas.edu:43410' '-style' 'windows' '-data' 'AQAAADx/////AAAAAAAAA3oBAAAAEABMAE0AUgBFAE0ATwBWAEU=' '-proj' '/home/ecelrc/students/xliu4/verif_labs/lab4/lab4_parta/jgproject/sessionLogs/session_0' '-init' '-hidden' '/home/ecelrc/students/xliu4/verif_labs/lab4/lab4_parta/jgproject/.tmp/.initCmds.tcl'

Any disclosure about the Cadence Design Systems software or its use
model to any third party violates the written Non-Disclosure Agreement
between Cadence Design Systems, Inc. and the customer.

THIS SOFTWARE CONTAINS CONFIDENTIAL INFORMATION AND TRADE SECRETS OF
CADENCE DESIGN SYSTEMS, INC. USE, DISCLOSURE, OR REPRODUCTION IS
PROHIBITED WITHOUT THE PRIOR EXPRESS WRITTEN PERMISSION OF CADENCE
DESIGN SYSTEMS, INC.

Copyright (C) 2000-2018 Cadence Design Systems, Inc. All Rights
Reserved.  Unpublished -- rights reserved under the copyright laws of
the United States.

This product includes software developed by others and redistributed
according to license agreement. See doc/third_party_readme.txt for
further details.

RESTRICTED RIGHTS LEGEND

Use, duplication, or disclosure by the Government is subject to
restrictions as set forth in subparagraph (c) (1) (ii) of the Rights in
Technical Data and Computer Software clause at DFARS 252.227-7013 or
subparagraphs (c) (1) and (2) of Commercial Computer Software -- Restricted
Rights at 48 CFR 52.227-19, as applicable.


                          Cadence Design Systems, Inc. 
                          2655 Seely Avenue
                          San Jose, CA 95134
                          Phone: 408.943.1234

For technical assistance visit http://support.cadence.com.

JasperGold Apps Analysis Session - /home/ecelrc/students/xliu4/verif_labs/lab4/lab4_parta/jgproject/sessionLogs/session_0

/home/ecelrc/students/xliu4/verif_labs/lab4/lab4_parta/jgproject/jg.log
INFO: successfully checked out licenses "jasper_interactive" and "jasper_fpv".
INFO: reading configuration file "/home/ecelrc/students/xliu4/.config/jasper/jaspergold.conf".
% include /home/ecelrc/students/xliu4/verif_labs/lab4/lab4_parta/lab4.tcl
%% #Tcl script which can be used with JasperGold
%% #Use "source lab4.tcl" in the console to source this script
%% clear -all
INFO (IPF121): Cleared environment completely for new design analysis.
%% #Reading the files (.v and .sv) 
%% analyze -v2k arbiter_top.v
[-- (VERI-1482)] Analyzing Verilog file 'arbiter_top.v'
%% analyze -v2k arbiter.v
[-- (VERI-1482)] Analyzing Verilog file 'arbiter.v'
%% analyze -v2k apb_slave.v
[-- (VERI-1482)] Analyzing Verilog file 'apb_slave.v'
[INFO (VERI-1328)] apb_slave.v(40): analyzing included file 'apb_parameters.v'
%% analyze -v2k PNSeqGen.v
[-- (VERI-1482)] Analyzing Verilog file 'PNSeqGen.v'
%% analyze -v2k apb_parameters.v
[-- (VERI-1482)] Analyzing Verilog file 'apb_parameters.v'
[WARN (VERI-1791)] apb_parameters.v(8): root scope declaration is not allowed in verilog 95/2K mode
[WARN (VERI-1791)] apb_parameters.v(9): root scope declaration is not allowed in verilog 95/2K mode
[WARN (VERI-1791)] apb_parameters.v(10): root scope declaration is not allowed in verilog 95/2K mode
[WARN (VERI-1791)] apb_parameters.v(11): root scope declaration is not allowed in verilog 95/2K mode
[WARN (VERI-1791)] apb_parameters.v(14): root scope declaration is not allowed in verilog 95/2K mode
[WARN (VERI-1791)] apb_parameters.v(15): root scope declaration is not allowed in verilog 95/2K mode
[WARN (VERI-1791)] apb_parameters.v(16): root scope declaration is not allowed in verilog 95/2K mode
[WARN (VERI-1791)] apb_parameters.v(19): root scope declaration is not allowed in verilog 95/2K mode
[WARN (VERI-1791)] apb_parameters.v(20): root scope declaration is not allowed in verilog 95/2K mode
[WARN (VERI-1791)] apb_parameters.v(21): root scope declaration is not allowed in verilog 95/2K mode
%% analyze -sv bind_wrapper.sv
[-- (VERI-1482)] Analyzing Verilog file '/misc/linuxws/packages/cadence_2018/jasper_2018.12/lib/verilog/packages/std/std.sv' into library 'std'
[-- (VERI-1482)] Analyzing Verilog file 'bind_wrapper.sv'
%% #Elaborating the design, specify the top module
%% elaborate -top arbiter_top
INFO (ISW003): Top module name is "arbiter_top".
[INFO (VERI-1018)] arbiter_top.v(8): compiling module 'arbiter_top'
[INFO (VERI-1018)] apb_slave.v(8): compiling module 'apb_slave'
[INFO (VERI-1018)] arbiter.v(8): compiling module 'arbiter'
[INFO (VERI-1018)] PNSeqGen.v(8): compiling module 'PNSeqGen'
[INFO (VERI-1018)] bind_wrapper.sv(67): compiling module 'arb_props'
[INFO (VERI-1018)] bind_wrapper.sv(8): compiling module 'apb_props'
[WARN (VERI-1796)] bind_wrapper.sv(38): system function call isunknown with non-constant argument is not synthesizable
[WARN (VERI-1796)] bind_wrapper.sv(38): system function call isunknown with non-constant argument is not synthesizable
[WARN (VERI-1796)] bind_wrapper.sv(38): system function call isunknown with non-constant argument is not synthesizable
arbiter_top
%% #You may  need to add commands below
%% #Set the clock
%% clock PCLK
%% #Set Reset
%% reset  -expression {!(PRESETn)}
INFO (IPM031): Clearing proof results of all properties.
INFO (IRS006): Current reset condition is "PRESETn".
%% #Prove all
%% prove -bg -all
background 0
background 0
INFO (IPF036): Starting proof on task: "<embedded>", 100 properties to prove with 0 already proven/unreachable
INFO (IRS029): Starting reset analysis: phase 1 of 4.
INFO (IRS030): Running reset analysis: phase 2 of 4.
INFO (IRS031): Running reset analysis: phase 3 of 4.
INFO (IRS020): Starting the reset analysis simulation with a limit of 100 iterations (phase 4 of 4).
INFO (IRS024): Reset iterations 0 to 4 analyzed.
INFO (IRS018): Reset analysis simulation executed for 3 iterations. Assigned values for 33 of 33 design flops, 1 of 2 design latches, 294 of 366 internal elements.
INFO (IRS039): Reset analysis complete.
INFO (IPF031): Settings used for proof thread 0:
    orchestration                 = on (auto)
    time_limit                    = 86400s
    per_property_time_limit       = 1s * 10 ^ scan
    engine_mode                   = auto
    proofgrid_per_engine_max_jobs = 1
    max engine jobs               = auto
    proofgrid_mode                = local
    proofgrid_restarts            = 10
0: Using multistage preprocessing
0: Starting reduce
0: Finished reduce in 0.026s
0.0.PRE: Performing Proof Simplification...
0.0.N: clocks: 2, declared: 1, disabling: 0, posedge: 2, negedge: 0, noedge: 0, bothedge: 0
0.0.N: Proof Simplification Iteration 1	[0.00 s]
0.0.N: Proof Simplification Iteration 2	[0.00 s]
0.0.N: Proof Simplification Iteration 3	[0.00 s]
0.0.N: Proof Simplification Iteration 4	[0.00 s]
0.0.N: Proof Simplification Iteration 5	[0.01 s]
0.0.N: Proof Simplification Iteration 6	[0.01 s]
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "arbiter_top.u_arbiter.arb_props_inst.a30" was proven in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "arbiter_top.apb_props_inst.a15" was proven in 0.00 s.
0.0.PRE: Proof Simplification completed in 0.03 s
0.0.N: Identified and disabled 5 duplicated targets.
0: About to start ProofGrid in its own thread with a limit of 10000 pending notifications and a limit of 10 traces.
0: =============================== ProofGrid start ===============================
0: ProofGrid usable level: 93
0: ProofGrid is starting event handling
0.0.Hp: Proofgrid shell started at 29988@wario.ece.utexas.edu(local) jg_26316_wario.ece.utexas.edu_1
0.0.N: Proofgrid shell started at 29987@wario.ece.utexas.edu(local) jg_26316_wario.ece.utexas.edu_1
0.0.Hp: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.N: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.Hp: Trace Attempt  1	[0.09 s]
0.0.N: Next scan (0) will use per property time limit: 1s * 10 ^ 0 = 1s
0.0.N: Starting proof for property "arbiter_top.u_arbiter.arb_props_inst.a18:precondition1"	[0.00 s].
0.0.Hp: A trace with 1 cycles was found. [0.09 s]
INFO (IPF047): 0.0.Hp: The cover property "arbiter_top.u_arbiter.arb_props_inst.a26:precondition1" was covered in 1 cycles in 0.09 s.
INFO (IPF047): 0.0.Hp: The cover property "arbiter_top.u_arbiter.arb_props_inst.a27:precondition1" was covered in 1 cycles in 0.09 s.
INFO (IPF047): 0.0.Hp: The cover property "arbiter_top.u_arbiter.arb_props_inst.a28:precondition1" was covered in 1 cycles in 0.09 s.
INFO (IPF047): 0.0.Hp: The cover property "arbiter_top.u_arbiter.arb_props_inst.a29:precondition1" was covered in 1 cycles in 0.09 s.
INFO (IPF047): 0.0.Hp: The cover property "arbiter_top.apb_props_inst.a15:precondition1" was covered in 1 cycles in 0.09 s.
INFO (IPF047): 0.0.Hp: The cover property "arbiter_top.apb_props_inst.a16" was covered in 1 cycles in 0.09 s.
0.0.Hp: A trace with 1 cycles was found. [0.11 s]
INFO (IPF047): 0.0.Hp: The cover property "arbiter_top.u_arbiter.arb_props_inst.a46:precondition1" was covered in 1 cycles in 0.09 s.
INFO (IPF047): 0.0.Hp: The cover property "arbiter_top.u_arbiter.arb_props_inst.a53" was covered in 1 cycles in 0.09 s.
0.0.Hp: A trace with 1 cycles was found. [0.11 s]
INFO (IPF047): 0.0.Hp: The cover property "arbiter_top.u_arbiter.arb_props_inst.a47:precondition1" was covered in 1 cycles in 0.10 s.
INFO (IPF047): 0.0.Hp: The cover property "arbiter_top.u_arbiter.arb_props_inst.a54" was covered in 1 cycles in 0.10 s.
0.0.Hp: A trace with 1 cycles was found. [0.11 s]
INFO (IPF047): 0.0.Hp: The cover property "arbiter_top.u_arbiter.arb_props_inst.a48:precondition1" was covered in 1 cycles in 0.10 s.
INFO (IPF047): 0.0.Hp: The cover property "arbiter_top.u_arbiter.arb_props_inst.a55" was covered in 1 cycles in 0.10 s.
0.0.Hp: A trace with 1 cycles was found. [0.11 s]
INFO (IPF047): 0.0.Hp: The cover property "arbiter_top.u_arbiter.arb_props_inst.a61:precondition1" was covered in 1 cycles in 0.10 s.
INFO (IPF047): 0.0.Hp: The cover property "arbiter_top.u_arbiter.arb_props_inst.a56" was covered in 1 cycles in 0.10 s.
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.Hp: A trace with 1 cycles was found. [0.11 s]
INFO (IPF047): 0.0.Hp: The cover property "arbiter_top.apb_props_inst.a1:precondition1" was covered in 1 cycles in 0.10 s.
0.0.Hp: A trace with 1 cycles was found. [0.11 s]
INFO (IPF047): 0.0.Hp: The cover property "arbiter_top.apb_props_inst.a2:precondition1" was covered in 1 cycles in 0.10 s.
INFO (IPF047): 0.0.Hp: The cover property "arbiter_top.apb_props_inst.a4:precondition1" was covered in 1 cycles in 0.10 s.
INFO (IPF047): 0.0.Hp: The cover property "arbiter_top.apb_props_inst.a6:precondition1" was covered in 1 cycles in 0.10 s.
INFO (IPF047): 0.0.Hp: The cover property "arbiter_top.apb_props_inst.a5:precondition1" was covered in 1 cycles in 0.10 s.
0.0.Hp: A trace with 1 cycles was found. [0.11 s]
INFO (IPF047): 0.0.Hp: The cover property "arbiter_top.apb_props_inst.a3:precondition1" was covered in 1 cycles in 0.11 s.
0.0.Hp: A trace with 1 cycles was found. [0.11 s]
INFO (IPF047): 0.0.Hp: The cover property "arbiter_top.apb_props_inst.a7:precondition1" was covered in 1 cycles in 0.11 s.
0.0.Hp: A trace with 1 cycles was found. [0.11 s]
INFO (IPF047): 0.0.Hp: The cover property "arbiter_top.apb_props_inst.a8:precondition1" was covered in 1 cycles in 0.11 s.
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.Hp: A trace with 1 cycles was found. [0.11 s]
INFO (IPF047): 0.0.Hp: The cover property "arbiter_top.apb_props_inst.a17" was covered in 1 cycles in 0.11 s.
0.0.Ht: Proofgrid shell started at 30009@wario.ece.utexas.edu(local) jg_26316_wario.ece.utexas.edu_1
0.0.B: Proofgrid shell started at 30010@wario.ece.utexas.edu(local) jg_26316_wario.ece.utexas.edu_1
0.0.N: Trace Attempt  1	[0.05 s]
0.0.N: Trace Attempt  2	[0.06 s]
0.0.N: Trace Attempt  2	[0.06 s]
0.0.N: A trace with 2 cycles was found. [0.06 s]
INFO (IPF047): 0.0.N: The cover property "arbiter_top.u_arbiter.arb_props_inst.a18:precondition1" was covered in 2 cycles in 0.10 s.
INFO (IPF047): 0.0.N: The cover property "arbiter_top.u_arbiter.arb_props_inst.a22:precondition1" was covered in 2 cycles in 0.10 s by the incidental trace "arbiter_top.u_arbiter.arb_props_inst.a18:precondition1".
INFO (IPF047): 0.0.N: The cover property "arbiter_top.u_arbiter.arb_props_inst.a57" was covered in 2 cycles in 0.10 s by the incidental trace "arbiter_top.u_arbiter.arb_props_inst.a18:precondition1".
0.0.N: Stopped processing property "arbiter_top.u_arbiter.arb_props_inst.a18:precondition1"	[0.10 s].
0.0.Hp: Lemmas used(2): ?2
0.0.N: Starting proof for property "arbiter_top.u_arbiter.arb_props_inst.a19:precondition1"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.Hp: A proof was found: No trace exists. [0.18 s]
INFO (IPF057): 0.0.Hp: The property "arbiter_top.u_arbiter.arb_props_inst.a22" was proven in 0.12 s.
0.0.Hp: A proof was found: No trace exists. [0.18 s]
INFO (IPF057): 0.0.Hp: The property "arbiter_top.u_arbiter.arb_props_inst.a23" was proven in 0.12 s.
0.0.Hp: A proof was found: No trace exists. [0.18 s]
INFO (IPF057): 0.0.Hp: The property "arbiter_top.u_arbiter.arb_props_inst.a24" was proven in 0.12 s.
0.0.Hp: A proof was found: No trace exists. [0.18 s]
INFO (IPF057): 0.0.Hp: The property "arbiter_top.u_arbiter.arb_props_inst.a25" was proven in 0.12 s.
0.0.Hp: A proof was found: No trace exists. [0.18 s]
INFO (IPF057): 0.0.Hp: The property "arbiter_top.u_arbiter.arb_props_inst.a26" was proven in 0.12 s.
0.0.Hp: A proof was found: No trace exists. [0.18 s]
INFO (IPF057): 0.0.Hp: The property "arbiter_top.u_arbiter.arb_props_inst.a27" was proven in 0.12 s.
0.0.Hp: A proof was found: No trace exists. [0.18 s]
INFO (IPF057): 0.0.Hp: The property "arbiter_top.u_arbiter.arb_props_inst.a28" was proven in 0.12 s.
0.0.Hp: A proof was found: No trace exists. [0.18 s]
INFO (IPF057): 0.0.Hp: The property "arbiter_top.u_arbiter.arb_props_inst.a29" was proven in 0.12 s.
0.0.Hp: A proof was found: No trace exists. [0.18 s]
INFO (IPF057): 0.0.Hp: The property "arbiter_top.u_arbiter.arb_props_inst.a31" was proven in 0.12 s.
0.0.Hp: A proof was found: No trace exists. [0.18 s]
INFO (IPF057): 0.0.Hp: The property "arbiter_top.u_arbiter.arb_props_inst.a32" was proven in 0.12 s.
0.0.Hp: A proof was found: No trace exists. [0.18 s]
INFO (IPF057): 0.0.Hp: The property "arbiter_top.u_arbiter.arb_props_inst.a33" was proven in 0.12 s.
0.0.Hp: A proof was found: No trace exists. [0.18 s]
INFO (IPF057): 0.0.Hp: The property "arbiter_top.u_arbiter.arb_props_inst.a34" was proven in 0.12 s.
0.0.Hp: A proof was found: No trace exists. [0.18 s]
INFO (IPF057): 0.0.Hp: The property "arbiter_top.u_arbiter.arb_props_inst.a35" was proven in 0.12 s.
0.0.Hp: A proof was found: No trace exists. [0.18 s]
INFO (IPF057): 0.0.Hp: The property "arbiter_top.u_arbiter.arb_props_inst.a36" was proven in 0.12 s.
0.0.Hp: A proof was found: No trace exists. [0.18 s]
INFO (IPF057): 0.0.Hp: The property "arbiter_top.u_arbiter.arb_props_inst.a37" was proven in 0.12 s.
0.0.Hp: A proof was found: No trace exists. [0.18 s]
INFO (IPF057): 0.0.Hp: The property "arbiter_top.u_arbiter.arb_props_inst.a38" was proven in 0.12 s.
0.0.Hp: A proof was found: No trace exists. [0.18 s]
INFO (IPF057): 0.0.Hp: The property "arbiter_top.u_arbiter.arb_props_inst.a39" was proven in 0.12 s.
0.0.Hp: A proof was found: No trace exists. [0.18 s]
INFO (IPF057): 0.0.Hp: The property "arbiter_top.u_arbiter.arb_props_inst.a40" was proven in 0.12 s.
0.0.Hp: A proof was found: No trace exists. [0.18 s]
INFO (IPF057): 0.0.Hp: The property "arbiter_top.u_arbiter.arb_props_inst.a41" was proven in 0.12 s.
0.0.Hp: A proof was found: No trace exists. [0.18 s]
INFO (IPF057): 0.0.Hp: The property "arbiter_top.u_arbiter.arb_props_inst.a42" was proven in 0.12 s.
0.0.Hp: A proof was found: No trace exists. [0.18 s]
INFO (IPF057): 0.0.Hp: The property "arbiter_top.u_arbiter.arb_props_inst.a43" was proven in 0.12 s.
0.0.Hp: A proof was found: No trace exists. [0.18 s]
INFO (IPF057): 0.0.Hp: The property "arbiter_top.u_arbiter.arb_props_inst.a44" was proven in 0.12 s.
0.0.Hp: A proof was found: No trace exists. [0.18 s]
INFO (IPF057): 0.0.Hp: The property "arbiter_top.u_arbiter.arb_props_inst.a45" was proven in 0.12 s.
0.0.Hp: A proof was found: No trace exists. [0.18 s]
INFO (IPF057): 0.0.Hp: The property "arbiter_top.apb_props_inst.a9" was proven in 0.12 s.
0.0.Hp: A proof was found: No trace exists. [0.18 s]
INFO (IPF057): 0.0.Hp: The property "arbiter_top.apb_props_inst.a10" was proven in 0.12 s.
0.0.Hp: A proof was found: No trace exists. [0.18 s]
INFO (IPF057): 0.0.Hp: The property "arbiter_top.apb_props_inst.a11" was proven in 0.12 s.
0.0.Hp: Trace Attempt  2	[0.18 s]
0.0.Hp: A trace with 2 cycles was found. [0.18 s]
INFO (IPF047): 0.0.Hp: The cover property "arbiter_top.apb_props_inst.a13:precondition1" was covered in 2 cycles in 0.13 s.
0.0.Hp: A trace with 2 cycles was found. [0.18 s]
INFO (IPF047): 0.0.Hp: The cover property "arbiter_top.u_arbiter.arb_props_inst.a19:precondition1" was covered in 2 cycles in 0.13 s.
INFO (IPF047): 0.0.Hp: The cover property "arbiter_top.u_arbiter.arb_props_inst.a23:precondition1" was covered in 2 cycles in 0.13 s.
INFO (IPF047): 0.0.Hp: The cover property "arbiter_top.u_arbiter.arb_props_inst.a58" was covered in 2 cycles in 0.13 s.
0.0.Hp: A trace with 2 cycles was found. [0.18 s]
INFO (IPF047): 0.0.Hp: The cover property "arbiter_top.u_arbiter.arb_props_inst.a20:precondition1" was covered in 2 cycles in 0.13 s.
INFO (IPF047): 0.0.Hp: The cover property "arbiter_top.u_arbiter.arb_props_inst.a24:precondition1" was covered in 2 cycles in 0.13 s.
INFO (IPF047): 0.0.Hp: The cover property "arbiter_top.u_arbiter.arb_props_inst.a59" was covered in 2 cycles in 0.13 s.
0.0.Hp: A trace with 2 cycles was found. [0.18 s]
INFO (IPF047): 0.0.Hp: The cover property "arbiter_top.u_arbiter.arb_props_inst.a21:precondition1" was covered in 2 cycles in 0.13 s.
INFO (IPF047): 0.0.Hp: The cover property "arbiter_top.u_arbiter.arb_props_inst.a25:precondition1" was covered in 2 cycles in 0.13 s.
INFO (IPF047): 0.0.Hp: The cover property "arbiter_top.u_arbiter.arb_props_inst.a60" was covered in 2 cycles in 0.13 s.
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.Hp: A trace with 2 cycles was found. [0.18 s]
INFO (IPF047): 0.0.Hp: The cover property "arbiter_top.apb_props_inst.a12:precondition1" was covered in 2 cycles in 0.14 s.
0.0.Hp: A trace with 2 cycles was found. [0.18 s]
INFO (IPF047): 0.0.Hp: The cover property "arbiter_top.apb_props_inst.a14:precondition1" was covered in 2 cycles in 0.14 s.
0.0.Ht: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.Ht: Trace Attempt  1	[0.00 s]
0.0.Ht: Trace Attempt  2	[0.01 s]
0.0.Ht: Trace Attempt  3	[0.01 s]
0.0.Ht: A trace with 3 cycles was found. [0.01 s]
INFO (IPF047): 0.0.Ht: The cover property "arbiter_top.u_arbiter.arb_props_inst.a30:precondition1" was covered in 3 cycles in 0.00 s.
0.0.Ht: A trace with 3 cycles was found. [0.01 s]
INFO (IPF047): 0.0.Ht: The cover property "arbiter_top.u_arbiter.arb_props_inst.a31:precondition1" was covered in 3 cycles in 0.00 s.
INFO (IPF047): 0.0.Ht: The cover property "arbiter_top.apb_props_inst.a11:precondition1" was covered in 3 cycles in 0.00 s.
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.Ht: A trace with 3 cycles was found. [0.01 s]
INFO (IPF047): 0.0.Ht: The cover property "arbiter_top.u_arbiter.arb_props_inst.a32:precondition1" was covered in 3 cycles in 0.00 s.
0.0.Ht: A trace with 3 cycles was found. [0.01 s]
INFO (IPF047): 0.0.Ht: The cover property "arbiter_top.u_arbiter.arb_props_inst.a33:precondition1" was covered in 3 cycles in 0.01 s.
0.0.Ht: A trace with 3 cycles was found. [0.01 s]
INFO (IPF047): 0.0.Ht: The cover property "arbiter_top.u_arbiter.arb_props_inst.a34:precondition1" was covered in 3 cycles in 0.01 s.
0.0.Ht: A trace with 3 cycles was found. [0.01 s]
INFO (IPF047): 0.0.Ht: The cover property "arbiter_top.u_arbiter.arb_props_inst.a35:precondition1" was covered in 3 cycles in 0.01 s.
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.Ht: A trace with 3 cycles was found. [0.01 s]
INFO (IPF047): 0.0.Ht: The cover property "arbiter_top.u_arbiter.arb_props_inst.a36:precondition1" was covered in 3 cycles in 0.01 s.
0.0.Ht: A trace with 3 cycles was found. [0.01 s]
INFO (IPF047): 0.0.Ht: The cover property "arbiter_top.u_arbiter.arb_props_inst.a37:precondition1" was covered in 3 cycles in 0.02 s.
0.0.Ht: A trace with 3 cycles was found. [0.01 s]
INFO (IPF047): 0.0.Ht: The cover property "arbiter_top.u_arbiter.arb_props_inst.a38:precondition1" was covered in 3 cycles in 0.02 s.
0.0.Ht: A trace with 3 cycles was found. [0.01 s]
INFO (IPF047): 0.0.Ht: The cover property "arbiter_top.u_arbiter.arb_props_inst.a39:precondition1" was covered in 3 cycles in 0.02 s.
0.0.Ht: A trace with 3 cycles was found. [0.01 s]
INFO (IPF047): 0.0.Ht: The cover property "arbiter_top.u_arbiter.arb_props_inst.a40:precondition1" was covered in 3 cycles in 0.02 s.
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.Ht: A trace with 3 cycles was found. [0.01 s]
INFO (IPF047): 0.0.Ht: The cover property "arbiter_top.u_arbiter.arb_props_inst.a41:precondition1" was covered in 3 cycles in 0.02 s.
0.0.Ht: A trace with 3 cycles was found. [0.01 s]
INFO (IPF047): 0.0.Ht: The cover property "arbiter_top.u_arbiter.arb_props_inst.a42:precondition1" was covered in 3 cycles in 0.03 s.
0.0.Ht: A trace with 3 cycles was found. [0.01 s]
INFO (IPF047): 0.0.Ht: The cover property "arbiter_top.u_arbiter.arb_props_inst.a43:precondition1" was covered in 3 cycles in 0.03 s.
0.0.Ht: A trace with 3 cycles was found. [0.01 s]
INFO (IPF047): 0.0.Ht: The cover property "arbiter_top.u_arbiter.arb_props_inst.a44:precondition1" was covered in 3 cycles in 0.03 s.
0.0.Ht: A trace with 3 cycles was found. [0.01 s]
INFO (IPF047): 0.0.Ht: The cover property "arbiter_top.u_arbiter.arb_props_inst.a45:precondition1" was covered in 3 cycles in 0.03 s.
0: ProofGrid is temporarily paused because there are too many pending traces.
0: ProofGrid is resuming to work after pausing for 0s. The amount of pending traces decreased.
0.0.Ht: A trace with 3 cycles was found. [0.01 s]
INFO (IPF047): 0.0.Ht: The cover property "arbiter_top.u_arbiter.arb_props_inst.a49:precondition1" was covered in 3 cycles in 0.04 s.
INFO (IPF047): 0.0.Ht: The cover property "arbiter_top.u_arbiter.arb_props_inst.a51:precondition1" was covered in 3 cycles in 0.04 s.
0.0.Ht: A trace with 3 cycles was found. [0.01 s]
INFO (IPF047): 0.0.Ht: The cover property "arbiter_top.u_arbiter.arb_props_inst.a50:precondition1" was covered in 3 cycles in 0.04 s.
0.0.Ht: A trace with 3 cycles was found. [0.01 s]
INFO (IPF047): 0.0.Ht: The cover property "arbiter_top.u_arbiter.arb_props_inst.a52:precondition1" was covered in 3 cycles in 0.04 s.
0.0.Ht: A trace with 3 cycles was found. [0.01 s]
INFO (IPF047): 0.0.Ht: The cover property "arbiter_top.apb_props_inst.a9:precondition1" was covered in 3 cycles in 0.04 s.
0.0.Ht: A trace with 3 cycles was found. [0.01 s]
INFO (IPF047): 0.0.Ht: The cover property "arbiter_top.apb_props_inst.a10:precondition1" was covered in 3 cycles in 0.04 s.
0.0.Ht: Trace Attempt  4	[0.01 s]
0.0.Ht: Trace Attempt  5	[0.01 s]
0.0.B: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.B: Next scan (0) will use per property time limit: 1s * 10 ^ 0 = 1s
0.0.B: Starting proof for property "arbiter_top.u_arbiter.arb_props_inst.a19:precondition1"	[0.00 s].
0.0.B: Trace Attempt  1	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Stopped processing property "arbiter_top.u_arbiter.arb_props_inst.a19:precondition1"	[0.06 s].
0.0.N: Starting proof for property "arbiter_top.u_arbiter.arb_props_inst.a20:precondition1"	[0.00 s].
0.0.N: Stopped processing property "arbiter_top.u_arbiter.arb_props_inst.a20:precondition1"	[0.00 s].
0.0.N: Starting proof for property "arbiter_top.u_arbiter.arb_props_inst.a21:precondition1"	[0.00 s].
0.0.N: Stopped processing property "arbiter_top.u_arbiter.arb_props_inst.a21:precondition1"	[0.00 s].
0.0.N: Starting proof for property "arbiter_top.u_arbiter.arb_props_inst.a30:precondition1"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Stopped processing property "arbiter_top.u_arbiter.arb_props_inst.a30:precondition1"	[0.00 s].
0.0.B: Stopped processing property "arbiter_top.u_arbiter.arb_props_inst.a19:precondition1"	[0.00 s].
0.0.B: Starting proof for property "arbiter_top.u_arbiter.arb_props_inst.a46"	[0.00 s].
0.0.B: Trace Attempt  1	[0.00 s]
0.0.B: Trace Attempt  2	[0.00 s]
0.0.B: Trace Attempt  3	[0.00 s]
0.0.N: Starting proof for property "arbiter_top.u_arbiter.arb_props_inst.a31:precondition1"	[0.00 s].
0.0.N: Stopped processing property "arbiter_top.u_arbiter.arb_props_inst.a31:precondition1"	[0.00 s].
0.0.N: Starting proof for property "arbiter_top.u_arbiter.arb_props_inst.a33:precondition1"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Stopped processing property "arbiter_top.u_arbiter.arb_props_inst.a33:precondition1"	[0.00 s].
0.0.N: Starting proof for property "arbiter_top.u_arbiter.arb_props_inst.a34:precondition1"	[0.00 s].
0.0.N: Stopped processing property "arbiter_top.u_arbiter.arb_props_inst.a34:precondition1"	[0.00 s].
0.0.N: Starting proof for property "arbiter_top.u_arbiter.arb_props_inst.a36:precondition1"	[0.00 s].
0.0.N: Stopped processing property "arbiter_top.u_arbiter.arb_props_inst.a36:precondition1"	[0.00 s].
0.0.N: Starting proof for property "arbiter_top.u_arbiter.arb_props_inst.a37:precondition1"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Stopped processing property "arbiter_top.u_arbiter.arb_props_inst.a37:precondition1"	[0.00 s].
0.0.N: Starting proof for property "arbiter_top.u_arbiter.arb_props_inst.a38:precondition1"	[0.00 s].
0.0.N: Stopped processing property "arbiter_top.u_arbiter.arb_props_inst.a38:precondition1"	[0.00 s].
0.0.N: Starting proof for property "arbiter_top.u_arbiter.arb_props_inst.a40:precondition1"	[0.00 s].
0.0.N: Stopped processing property "arbiter_top.u_arbiter.arb_props_inst.a40:precondition1"	[0.00 s].
0.0.N: Starting proof for property "arbiter_top.u_arbiter.arb_props_inst.a42:precondition1"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Stopped processing property "arbiter_top.u_arbiter.arb_props_inst.a42:precondition1"	[0.00 s].
0.0.N: Starting proof for property "arbiter_top.u_arbiter.arb_props_inst.a43:precondition1"	[0.00 s].
0.0.N: Stopped processing property "arbiter_top.u_arbiter.arb_props_inst.a43:precondition1"	[0.00 s].
0.0.N: Starting proof for property "arbiter_top.u_arbiter.arb_props_inst.a45:precondition1"	[0.00 s].
0.0.N: Stopped processing property "arbiter_top.u_arbiter.arb_props_inst.a45:precondition1"	[0.00 s].
0.0.N: Starting proof for property "arbiter_top.u_arbiter.arb_props_inst.a46"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  4	[0.00 s]
0.0.N: Trace Attempt  5	[0.00 s]
0.0.N: Trace Attempt  5	[0.00 s]
0.0.B: Trace Attempt  4	[0.00 s]
0.0.B: Trace Attempt  5	[0.01 s]
0.0.N: Trace Attempt  1	[0.02 s]
0.0.N: Trace Attempt  2	[0.02 s]
0.0.N: Trace Attempt  3	[0.02 s]
0.0.N: Trace Attempt  5	[0.02 s]
0.0.N: Validation of fixpoint was successful. Time = 0.00
0.0.N: A proof was found: No trace exists. [0.02 s]
INFO (IPF057): 0.0.N: The property "arbiter_top.u_arbiter.arb_props_inst.a46" was proven in 0.00 s.
0.0.N: Stopped processing property "arbiter_top.u_arbiter.arb_props_inst.a46"	[0.00 s].
0.0.N: Starting proof for property "arbiter_top.u_arbiter.arb_props_inst.a47"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.B: Stopped processing property "arbiter_top.u_arbiter.arb_props_inst.a46"	[0.01 s].
0.0.B: Starting proof for property "arbiter_top.u_arbiter.arb_props_inst.a47"	[0.00 s].
0.0.N: Trace Attempt  4	[0.00 s]
0.0.N: Trace Attempt  5	[0.00 s]
0.0.B: Trace Attempt  1	[0.00 s]
0.0.N: Trace Attempt  5	[0.00 s]
0.0.B: Trace Attempt  2	[0.00 s]
0.0.B: Trace Attempt  3	[0.00 s]
0.0.B: Trace Attempt  4	[0.00 s]
0.0.B: Trace Attempt  5	[0.01 s]
0.0.N: Trace Attempt  1	[0.01 s]
0.0.N: Trace Attempt  2	[0.01 s]
0.0.N: Trace Attempt  3	[0.01 s]
0.0.N: Trace Attempt  5	[0.01 s]
0.0.N: Validation of fixpoint was successful. Time = 0.00
0.0.N: Trace Attempt  6	[0.01 s]
0.0.N: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.0.N: The property "arbiter_top.u_arbiter.arb_props_inst.a47" was proven in 0.01 s.
0.0.N: Stopped processing property "arbiter_top.u_arbiter.arb_props_inst.a47"	[0.01 s].
0.0.N: Starting proof for property "arbiter_top.u_arbiter.arb_props_inst.a48"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  4	[0.00 s]
0.0.B: Stopped processing property "arbiter_top.u_arbiter.arb_props_inst.a47"	[0.01 s].
0.0.B: Starting proof for property "arbiter_top.u_arbiter.arb_props_inst.a48"	[0.00 s].
0.0.N: Trace Attempt  5	[0.00 s]
0.0.B: Trace Attempt  1	[0.00 s]
0.0.B: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  5	[0.00 s]
0.0.B: Trace Attempt  3	[0.00 s]
0.0.B: Trace Attempt  4	[0.00 s]
0.0.N: Trace Attempt  1	[0.01 s]
0.0.N: Trace Attempt  2	[0.01 s]
0.0.B: Trace Attempt  5	[0.00 s]
0.0.N: Trace Attempt  3	[0.01 s]
0.0.N: Trace Attempt  4	[0.01 s]
0.0.N: Validation of fixpoint was successful. Time = 0.00
0.0.N: Trace Attempt  6	[0.01 s]
0.0.N: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.0.N: The property "arbiter_top.u_arbiter.arb_props_inst.a48" was proven in 0.01 s.
0.0.N: Stopped processing property "arbiter_top.u_arbiter.arb_props_inst.a48"	[0.01 s].
0.0.N: Starting proof for property "arbiter_top.u_arbiter.arb_props_inst.a61"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.B: Stopped processing property "arbiter_top.u_arbiter.arb_props_inst.a48"	[0.01 s].
0.0.B: Starting proof for property "arbiter_top.u_arbiter.arb_props_inst.a61"	[0.00 s].
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.B: Trace Attempt  1	[0.00 s]
0.0.B: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  4	[0.00 s]
0.0.N: Trace Attempt  5	[0.00 s]
0.0.B: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  5	[0.00 s]
0.0.B: Trace Attempt  4	[0.00 s]
0.0.B: Trace Attempt  5	[0.01 s]
0.0.N: Trace Attempt  1	[0.01 s]
0.0.N: Trace Attempt  2	[0.01 s]
0.0.N: Trace Attempt  3	[0.01 s]
0.0.N: Trace Attempt  4	[0.01 s]
0.0.N: Trace Attempt  5	[0.01 s]
0.0.N: Validation of fixpoint was successful. Time = 0.00
0.0.N: A proof was found: No trace exists. [0.02 s]
INFO (IPF057): 0.0.N: The property "arbiter_top.u_arbiter.arb_props_inst.a61" was proven in 0.02 s.
0.0.N: Stopped processing property "arbiter_top.u_arbiter.arb_props_inst.a61"	[0.02 s].
0.0.N: Starting proof for property "arbiter_top.u_arbiter.arb_props_inst.a49"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.B: Stopped processing property "arbiter_top.u_arbiter.arb_props_inst.a61"	[0.02 s].
0.0.B: Starting proof for property "arbiter_top.u_arbiter.arb_props_inst.a49"	[0.00 s].
0.0.N: Trace Attempt  4	[0.00 s]
0.0.N: Trace Attempt  5	[0.00 s]
0.0.B: Trace Attempt  1	[0.00 s]
0.0.B: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  5	[0.01 s]
0.0.B: Trace Attempt  3	[0.00 s]
0.0.B: Trace Attempt  4	[0.00 s]
0.0.B: Trace Attempt  5	[0.01 s]
0.0.N: Trace Attempt  1	[0.03 s]
0.0.N: Trace Attempt  2	[0.03 s]
0.0.N: Trace Attempt  3	[0.03 s]
0.0.N: Trace Attempt  5	[0.03 s]
0.0.N: Validation of fixpoint was successful. Time = 0.00
0.0.N: Trace Attempt 10	[0.03 s]
0.0.N: A proof was found: No trace exists. [0.04 s]
INFO (IPF057): 0.0.N: The property "arbiter_top.u_arbiter.arb_props_inst.a49" was proven in 0.04 s.
0.0.N: Stopped processing property "arbiter_top.u_arbiter.arb_props_inst.a49"	[0.04 s].
0.0.N: Starting proof for property "arbiter_top.u_arbiter.arb_props_inst.a50"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.B: Stopped processing property "arbiter_top.u_arbiter.arb_props_inst.a49"	[0.04 s].
0.0.B: Starting proof for property "arbiter_top.u_arbiter.arb_props_inst.a50"	[0.00 s].
0.0.B: Trace Attempt  1	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.B: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  4	[0.00 s]
0.0.N: Trace Attempt  5	[0.00 s]
0.0.B: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  5	[0.01 s]
0.0.B: Trace Attempt  4	[0.00 s]
0.0.B: Trace Attempt  5	[0.01 s]
0.0.N: Trace Attempt  1	[0.01 s]
0.0.N: Trace Attempt  2	[0.01 s]
0.0.N: Trace Attempt  3	[0.01 s]
0.0.N: Trace Attempt  5	[0.02 s]
0.0.N: Validation of fixpoint was successful. Time = 0.00
0.0.N: Trace Attempt 11	[0.02 s]
0.0.N: A proof was found: No trace exists. [0.02 s]
INFO (IPF057): 0.0.N: The property "arbiter_top.u_arbiter.arb_props_inst.a50" was proven in 0.02 s.
0.0.N: Stopped processing property "arbiter_top.u_arbiter.arb_props_inst.a50"	[0.02 s].
0.0.N: Starting proof for property "arbiter_top.u_arbiter.arb_props_inst.a51"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.B: Stopped processing property "arbiter_top.u_arbiter.arb_props_inst.a50"	[0.02 s].
0.0.B: Starting proof for property "arbiter_top.u_arbiter.arb_props_inst.a51"	[0.00 s].
0.0.N: Trace Attempt  4	[0.00 s]
0.0.N: Trace Attempt  5	[0.00 s]
0.0.B: Trace Attempt  1	[0.00 s]
0.0.B: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  5	[0.01 s]
0.0.B: Trace Attempt  3	[0.00 s]
0.0.B: Trace Attempt  4	[0.00 s]
0.0.B: Trace Attempt  5	[0.01 s]
0.0.N: Trace Attempt  1	[0.02 s]
0.0.N: Trace Attempt  2	[0.02 s]
0.0.N: Trace Attempt  3	[0.02 s]
0.0.N: Trace Attempt  5	[0.02 s]
0.0.N: Validation of fixpoint was successful. Time = 0.00
0.0.N: Trace Attempt 14	[0.03 s]
0.0.N: A proof was found: No trace exists. [0.03 s]
INFO (IPF057): 0.0.N: The property "arbiter_top.u_arbiter.arb_props_inst.a51" was proven in 0.03 s.
0.0.N: Stopped processing property "arbiter_top.u_arbiter.arb_props_inst.a51"	[0.03 s].
0.0.N: Starting proof for property "arbiter_top.u_arbiter.arb_props_inst.a52"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.B: Stopped processing property "arbiter_top.u_arbiter.arb_props_inst.a51"	[0.03 s].
0.0.B: Starting proof for property "arbiter_top.u_arbiter.arb_props_inst.a52"	[0.00 s].
0.0.N: Trace Attempt  3	[0.00 s]
0.0.B: Trace Attempt  1	[0.00 s]
0.0.N: Trace Attempt  4	[0.00 s]
0.0.N: Trace Attempt  5	[0.00 s]
0.0.B: Trace Attempt  2	[0.00 s]
0.0.B: Trace Attempt  3	[0.00 s]
0.0.B: Trace Attempt  4	[0.00 s]
0.0.N: Trace Attempt  5	[0.00 s]
0.0.B: Trace Attempt  5	[0.00 s]
0.0.N: Trace Attempt  1	[0.04 s]
0.0.N: Trace Attempt  2	[0.04 s]
0.0.N: Trace Attempt  3	[0.04 s]
0.0.N: Trace Attempt  5	[0.04 s]
0.0.N: Validation of fixpoint was successful. Time = 0.00
0.0.N: Trace Attempt 12	[0.05 s]
0.0.N: A proof was found: No trace exists. [0.05 s]
INFO (IPF057): 0.0.N: The property "arbiter_top.u_arbiter.arb_props_inst.a52" was proven in 0.05 s.
0.0.N: Stopped processing property "arbiter_top.u_arbiter.arb_props_inst.a52"	[0.05 s].
0.0.N: Starting proof for property "arbiter_top.apb_props_inst.a12"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.B: Stopped processing property "arbiter_top.u_arbiter.arb_props_inst.a52"	[0.05 s].
0.0.B: Starting proof for property "arbiter_top.apb_props_inst.a12"	[0.00 s].
0.0.B: Trace Attempt  1	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.B: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.B: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  4	[0.00 s]
0.0.N: Trace Attempt  5	[0.01 s]
0.0.B: Trace Attempt  4	[0.00 s]
0.0.N: Trace Attempt  1	[0.01 s]
0.0.N: Trace Attempt  2	[0.01 s]
0.0.B: Trace Attempt  5	[0.01 s]
0.0.N: Trace Attempt  3	[0.01 s]
0.0.N: Validation of fixpoint was successful. Time = 0.00
0.0.N: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.0.N: The property "arbiter_top.apb_props_inst.a12" was proven in 0.01 s.
0.0.N: Stopped processing property "arbiter_top.apb_props_inst.a12"	[0.01 s].
0.0.N: Starting proof for property "arbiter_top.apb_props_inst.a13"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.B: Stopped processing property "arbiter_top.apb_props_inst.a12"	[0.01 s].
0.0.B: Starting proof for property "arbiter_top.apb_props_inst.a13"	[0.00 s].
0.0.N: Trace Attempt  4	[0.00 s]
0.0.N: Trace Attempt  5	[0.00 s]
0.0.B: Trace Attempt  1	[0.00 s]
0.0.B: Trace Attempt  2	[0.00 s]
0.0.B: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  1	[0.01 s]
0.0.N: Trace Attempt  2	[0.01 s]
0.0.B: Trace Attempt  4	[0.01 s]
0.0.N: Trace Attempt  3	[0.01 s]
0.0.N: Validation of fixpoint was successful. Time = 0.00
0.0.N: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.0.N: The property "arbiter_top.apb_props_inst.a13" was proven in 0.01 s.
0.0.N: Stopped processing property "arbiter_top.apb_props_inst.a13"	[0.01 s].
0.0.N: Last scan. Per property time limit: 0s
0.0.N: Starting proof for property "arbiter_top.apb_props_inst.a14"	[0.00 s].
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.B: Stopped processing property "arbiter_top.apb_props_inst.a13"	[0.01 s].
0.0.B: Last scan. Per property time limit: 0s
0.0.B: Starting proof for property "arbiter_top.apb_props_inst.a14"	[0.00 s].
0.0.N: Trace Attempt  2	[0.00 s]
0.0.B: Trace Attempt  1	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.B: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  4	[0.00 s]
0.0.N: Trace Attempt  5	[0.00 s]
0.0.B: Trace Attempt  3	[0.00 s]
0.0.N: Trace Attempt  1	[0.01 s]
0.0.N: Trace Attempt  2	[0.01 s]
0.0.B: Trace Attempt  4	[0.01 s]
0.0.N: Trace Attempt  3	[0.01 s]
0.0.B: Trace Attempt  5	[0.01 s]
0.0.N: Validation of fixpoint was successful. Time = 0.00
0.0.N: Requesting engine job to stop
0.0.B: Requesting engine job to stop
0.0.Hp: Requesting engine job to terminate
0.0.Ht: Requesting engine job to terminate
INFO (IPF144): 0: Initiating shutdown of proof [0.53]
0.0.N: A proof was found: No trace exists. [0.01 s]
INFO (IPF057): 0.0.N: The property "arbiter_top.apb_props_inst.a14" was proven in 0.01 s.
0.0.N: Stopped processing property "arbiter_top.apb_props_inst.a14"	[0.01 s].
0.0.N: All properties either determined or skipped. [0.32 s]
0.0.Ht: Interrupted (multi)
0.0.Ht: Trace Attempt 51	[0.29 s]
0.0.Ht: Interrupted. [0.28 s]
0.0.Hp: Interrupted (multi)
0.0.Hp: Interrupted. [0.39 s]
0.0.B: Stopped processing property "arbiter_top.apb_props_inst.a14"	[0.01 s].
0.0.B: All properties either determined or skipped. [0.23 s]
0.0.N: Exited with Success (@ 0.55 s)
0: ProofGrid usable level: 0
0.0.Hp: Exited with Success (@ 0.55 s)
0.0.B: Exited with Success (@ 0.55 s)
0.0.Ht: Exited with Success (@ 0.56 s)
0: --------------------------------------------------------------
ProofGrid Summary
--------------------------------------------------------------
     engines started                               :   4
     engine jobs started                           :   4

    Average time in state (seconds)
    ------------------------------------------------------
    Engine  Pending     Running        Dead    Utilization
    ------------------------------------------------------
      N        0.51        0.47        0.00       48.03 %
     Hp        0.46        0.49        0.00       51.30 %
     Ht        0.24        0.28        0.00       54.72 %
      B        0.23        0.28        0.00       55.47 %
    all        0.36        0.38        0.00       51.53 %

    Data read    : 102.62 kiB
    Data written : 12.17 kiB

0: All pending notifications were processed.
INFO (IPF059): Completed proof on task: "<embedded>" for proof thread 0

==============================================================
SUMMARY
==============================================================
           Properties Considered              : 100
                 assertions                   : 39
                  - proven                    : 39 (100%)
                  - bounded_proven (user)     : 0 (0%)
                  - bounded_proven (auto)     : 0 (0%)
                  - marked_proven             : 0 (0%)
                  - cex                       : 0 (0%)
                  - ar_cex                    : 0 (0%)
                  - undetermined              : 0 (0%)
                  - unknown                   : 0 (0%)
                  - error                     : 0 (0%)
                 covers                       : 61
                  - unreachable               : 0 (0%)
                  - bounded_unreachable (user): 0 (0%)
                  - covered                   : 61 (100%)
                  - ar_covered                : 0 (0%)
                  - undetermined              : 0 (0%)
                  - unknown                   : 0 (0%)
                  - error                     : 0 (0%)
INFO (IPL005): Received request to exit from the console.
INFO: Waiting for proof threads to stop...
INFO: Proof threads stopped.
