Classic Timing Analyzer report for SRAM_TEST
Wed Apr 10 21:10:41 2019
Quartus II Version 9.0 Build 132 02/25/2009 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Parallel Compilation
  6. Clock Setup: 'SDRAM_PLL:PLL1|altpll:altpll_component|_clk1'
  7. Clock Setup: 'SDRAM_PLL:PLL1|altpll:altpll_component|_clk2'
  8. Clock Setup: 'CLOCK_50'
  9. Clock Setup: 'altera_internal_jtag~TCKUTAP'
 10. Clock Hold: 'SDRAM_PLL:PLL1|altpll:altpll_component|_clk1'
 11. Clock Hold: 'SDRAM_PLL:PLL1|altpll:altpll_component|_clk2'
 12. Clock Hold: 'CLOCK_50'
 13. tsu
 14. tco
 15. tpd
 16. th
 17. Ignored Timing Assignments
 18. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2009 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+-------------------------------------------------------------+-----------+-----------------------------------+----------------------------------+--------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------+----------------------------------------------+----------------------------------------------+--------------+
; Type                                                        ; Slack     ; Required Time                     ; Actual Time                      ; From                                                                                                         ; To                                                                                                                        ; From Clock                                   ; To Clock                                     ; Failed Paths ;
+-------------------------------------------------------------+-----------+-----------------------------------+----------------------------------+--------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------+----------------------------------------------+----------------------------------------------+--------------+
; Worst-case tsu                                              ; N/A       ; None                              ; 7.129 ns                         ; ENET_DATA[9]                                                                                                 ; system0:u0|dm9000a_0:the_dm9000a_0|DM9000A_IF:the_DM9000A_IF|oDATA[9]                                                     ; --                                           ; CLOCK_50                                     ; 0            ;
; Worst-case tco                                              ; N/A       ; None                              ; 6.491 ns                         ; system0:u0|dm9000a_0:the_dm9000a_0|DM9000A_IF:the_DM9000A_IF|ENET_CS_N                                       ; ENET_CS_N                                                                                                                 ; CLOCK_50                                     ; --                                           ; 0            ;
; Worst-case tpd                                              ; N/A       ; None                              ; 2.612 ns                         ; altera_internal_jtag~TDO                                                                                     ; altera_reserved_tdo                                                                                                       ; --                                           ; --                                           ; 0            ;
; Worst-case th                                               ; N/A       ; None                              ; 2.042 ns                         ; altera_internal_jtag~TMSUTAP                                                                                 ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[2]                                                                   ; --                                           ; altera_internal_jtag~TCKUTAP                 ; 0            ;
; Clock Setup: 'SDRAM_PLL:PLL1|altpll:altpll_component|_clk1' ; -3.609 ns ; 100.00 MHz ( period = 10.000 ns ) ; 58.08 MHz ( period = 17.218 ns ) ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|readdata[16]                ; system0:u0|cpu:the_cpu|A_slow_inst_result[16]                                                                             ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 68           ;
; Clock Setup: 'CLOCK_50'                                     ; 0.687 ns  ; 50.00 MHz ( period = 20.000 ns )  ; N/A                              ; system0:u0|system0_clock_0:the_system0_clock_0|system0_clock_0_slave_FSM:slave_FSM|slave_read_request        ; system0:u0|system0_clock_0:the_system0_clock_0|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1                ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; CLOCK_50                                     ; 0            ;
; Clock Setup: 'SDRAM_PLL:PLL1|altpll:altpll_component|_clk2' ; 2.408 ns  ; 10.00 MHz ( period = 100.000 ns ) ; N/A                              ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|slv_reg0[10]                ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|inner_area_cfg[30] ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 0            ;
; Clock Setup: 'altera_internal_jtag~TCKUTAP'                 ; N/A       ; None                              ; 148.10 MHz ( period = 6.752 ns ) ; sld_hub:sld_hub_inst|irsr_reg[1]                                                                             ; sld_hub:sld_hub_inst|tdo                                                                                                  ; altera_internal_jtag~TCKUTAP                 ; altera_internal_jtag~TCKUTAP                 ; 0            ;
; Clock Hold: 'SDRAM_PLL:PLL1|altpll:altpll_component|_clk1'  ; -0.627 ns ; 100.00 MHz ( period = 10.000 ns ) ; N/A                              ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|slv_reg4[14]                ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|readdata[14]                             ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 12           ;
; Clock Hold: 'SDRAM_PLL:PLL1|altpll:altpll_component|_clk2'  ; 0.391 ns  ; 10.00 MHz ( period = 100.000 ns ) ; N/A                              ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|s_wen ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|s_wen              ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 0            ;
; Clock Hold: 'CLOCK_50'                                      ; 0.391 ns  ; 50.00 MHz ( period = 20.000 ns )  ; N/A                              ; system0:u0|sdram:the_sdram|i_cmd[3]                                                                          ; system0:u0|sdram:the_sdram|i_cmd[3]                                                                                       ; CLOCK_50                                     ; CLOCK_50                                     ; 0            ;
; Total number of failed paths                                ;           ;                                   ;                                  ;                                                                                                              ;                                                                                                                           ;                                              ;                                              ; 80           ;
+-------------------------------------------------------------+-----------+-----------------------------------+----------------------------------+--------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------+----------------------------------------------+----------------------------------------------+--------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                                                                      ;
+---------------------------------------------------------------------+--------------------+------------------------+-------------------------+-----------------+
; Option                                                              ; Setting            ; From                   ; To                      ; Entity Name     ;
+---------------------------------------------------------------------+--------------------+------------------------+-------------------------+-----------------+
; Device Name                                                         ; EP2C35F672C6       ;                        ;                         ;                 ;
; Timing Models                                                       ; Final              ;                        ;                         ;                 ;
; Default hold multicycle                                             ; Same as Multicycle ;                        ;                         ;                 ;
; Cut paths between unrelated clock domains                           ; On                 ;                        ;                         ;                 ;
; Cut off read during write signal paths                              ; On                 ;                        ;                         ;                 ;
; Cut off feedback from I/O pins                                      ; On                 ;                        ;                         ;                 ;
; Report Combined Fast/Slow Timing                                    ; Off                ;                        ;                         ;                 ;
; Ignore Clock Settings                                               ; Off                ;                        ;                         ;                 ;
; Analyze latches as synchronous elements                             ; On                 ;                        ;                         ;                 ;
; Enable Recovery/Removal analysis                                    ; Off                ;                        ;                         ;                 ;
; Enable Clock Latency                                                ; Off                ;                        ;                         ;                 ;
; Use TimeQuest Timing Analyzer                                       ; Off                ;                        ;                         ;                 ;
; Minimum Core Junction Temperature                                   ; 0                  ;                        ;                         ;                 ;
; Maximum Core Junction Temperature                                   ; 85                 ;                        ;                         ;                 ;
; Number of source nodes to report per destination node               ; 10                 ;                        ;                         ;                 ;
; Number of destination nodes to report                               ; 10                 ;                        ;                         ;                 ;
; Number of paths to report                                           ; 200                ;                        ;                         ;                 ;
; Report Minimum Timing Checks                                        ; Off                ;                        ;                         ;                 ;
; Use Fast Timing Models                                              ; Off                ;                        ;                         ;                 ;
; Report IO Paths Separately                                          ; Off                ;                        ;                         ;                 ;
; Perform Multicorner Analysis                                        ; On                 ;                        ;                         ;                 ;
; Reports the worst-case path for each clock domain and analysis      ; Off                ;                        ;                         ;                 ;
; Removes common clock path pessimism (CCPP) during slack computation ; Off                ;                        ;                         ;                 ;
; Output I/O Timing Endpoint                                          ; Near End           ;                        ;                         ;                 ;
; Cut Timing Path                                                     ; On                 ; *                      ; slave_readdata[0]       ; system0_clock_0 ;
; Cut Timing Path                                                     ; On                 ; *                      ; slave_readdata[0]~reg0  ; system0_clock_0 ;
; Cut Timing Path                                                     ; On                 ; *                      ; slave_readdata[10]      ; system0_clock_0 ;
; Cut Timing Path                                                     ; On                 ; *                      ; slave_readdata[10]~reg0 ; system0_clock_0 ;
; Cut Timing Path                                                     ; On                 ; *                      ; slave_readdata[11]      ; system0_clock_0 ;
; Cut Timing Path                                                     ; On                 ; *                      ; slave_readdata[11]~reg0 ; system0_clock_0 ;
; Cut Timing Path                                                     ; On                 ; *                      ; slave_readdata[12]      ; system0_clock_0 ;
; Cut Timing Path                                                     ; On                 ; *                      ; slave_readdata[12]~reg0 ; system0_clock_0 ;
; Cut Timing Path                                                     ; On                 ; *                      ; slave_readdata[13]      ; system0_clock_0 ;
; Cut Timing Path                                                     ; On                 ; *                      ; slave_readdata[13]~reg0 ; system0_clock_0 ;
; Cut Timing Path                                                     ; On                 ; *                      ; slave_readdata[14]      ; system0_clock_0 ;
; Cut Timing Path                                                     ; On                 ; *                      ; slave_readdata[14]~reg0 ; system0_clock_0 ;
; Cut Timing Path                                                     ; On                 ; *                      ; slave_readdata[15]      ; system0_clock_0 ;
; Cut Timing Path                                                     ; On                 ; *                      ; slave_readdata[15]~reg0 ; system0_clock_0 ;
; Cut Timing Path                                                     ; On                 ; *                      ; slave_readdata[1]       ; system0_clock_0 ;
; Cut Timing Path                                                     ; On                 ; *                      ; slave_readdata[1]~reg0  ; system0_clock_0 ;
; Cut Timing Path                                                     ; On                 ; *                      ; slave_readdata[2]       ; system0_clock_0 ;
; Cut Timing Path                                                     ; On                 ; *                      ; slave_readdata[2]~reg0  ; system0_clock_0 ;
; Cut Timing Path                                                     ; On                 ; *                      ; slave_readdata[3]       ; system0_clock_0 ;
; Cut Timing Path                                                     ; On                 ; *                      ; slave_readdata[3]~reg0  ; system0_clock_0 ;
; Cut Timing Path                                                     ; On                 ; *                      ; slave_readdata[4]       ; system0_clock_0 ;
; Cut Timing Path                                                     ; On                 ; *                      ; slave_readdata[4]~reg0  ; system0_clock_0 ;
; Cut Timing Path                                                     ; On                 ; *                      ; slave_readdata[5]       ; system0_clock_0 ;
; Cut Timing Path                                                     ; On                 ; *                      ; slave_readdata[5]~reg0  ; system0_clock_0 ;
; Cut Timing Path                                                     ; On                 ; *                      ; slave_readdata[6]       ; system0_clock_0 ;
; Cut Timing Path                                                     ; On                 ; *                      ; slave_readdata[6]~reg0  ; system0_clock_0 ;
; Cut Timing Path                                                     ; On                 ; *                      ; slave_readdata[7]       ; system0_clock_0 ;
; Cut Timing Path                                                     ; On                 ; *                      ; slave_readdata[7]~reg0  ; system0_clock_0 ;
; Cut Timing Path                                                     ; On                 ; *                      ; slave_readdata[8]       ; system0_clock_0 ;
; Cut Timing Path                                                     ; On                 ; *                      ; slave_readdata[8]~reg0  ; system0_clock_0 ;
; Cut Timing Path                                                     ; On                 ; *                      ; slave_readdata[9]       ; system0_clock_0 ;
; Cut Timing Path                                                     ; On                 ; *                      ; slave_readdata[9]~reg0  ; system0_clock_0 ;
; Cut Timing Path                                                     ; On                 ; slave_address_d1[10]   ; *                       ; system0_clock_0 ;
; Cut Timing Path                                                     ; On                 ; slave_address_d1[11]   ; *                       ; system0_clock_0 ;
; Cut Timing Path                                                     ; On                 ; slave_address_d1[12]   ; *                       ; system0_clock_0 ;
; Cut Timing Path                                                     ; On                 ; slave_address_d1[13]   ; *                       ; system0_clock_0 ;
; Cut Timing Path                                                     ; On                 ; slave_address_d1[14]   ; *                       ; system0_clock_0 ;
; Cut Timing Path                                                     ; On                 ; slave_address_d1[15]   ; *                       ; system0_clock_0 ;
; Cut Timing Path                                                     ; On                 ; slave_address_d1[16]   ; *                       ; system0_clock_0 ;
; Cut Timing Path                                                     ; On                 ; slave_address_d1[17]   ; *                       ; system0_clock_0 ;
; Cut Timing Path                                                     ; On                 ; slave_address_d1[18]   ; *                       ; system0_clock_0 ;
; Cut Timing Path                                                     ; On                 ; slave_address_d1[19]   ; *                       ; system0_clock_0 ;
; Cut Timing Path                                                     ; On                 ; slave_address_d1[1]    ; *                       ; system0_clock_0 ;
; Cut Timing Path                                                     ; On                 ; slave_address_d1[20]   ; *                       ; system0_clock_0 ;
; Cut Timing Path                                                     ; On                 ; slave_address_d1[21]   ; *                       ; system0_clock_0 ;
; Cut Timing Path                                                     ; On                 ; slave_address_d1[22]   ; *                       ; system0_clock_0 ;
; Cut Timing Path                                                     ; On                 ; slave_address_d1[2]    ; *                       ; system0_clock_0 ;
; Cut Timing Path                                                     ; On                 ; slave_address_d1[3]    ; *                       ; system0_clock_0 ;
; Cut Timing Path                                                     ; On                 ; slave_address_d1[4]    ; *                       ; system0_clock_0 ;
; Cut Timing Path                                                     ; On                 ; slave_address_d1[5]    ; *                       ; system0_clock_0 ;
; Cut Timing Path                                                     ; On                 ; slave_address_d1[6]    ; *                       ; system0_clock_0 ;
; Cut Timing Path                                                     ; On                 ; slave_address_d1[7]    ; *                       ; system0_clock_0 ;
; Cut Timing Path                                                     ; On                 ; slave_address_d1[8]    ; *                       ; system0_clock_0 ;
; Cut Timing Path                                                     ; On                 ; slave_address_d1[9]    ; *                       ; system0_clock_0 ;
; Cut Timing Path                                                     ; On                 ; slave_byteenable_d1[0] ; *                       ; system0_clock_0 ;
; Cut Timing Path                                                     ; On                 ; slave_byteenable_d1[1] ; *                       ; system0_clock_0 ;
; Cut Timing Path                                                     ; On                 ; slave_writedata_d1[0]  ; *                       ; system0_clock_0 ;
; Cut Timing Path                                                     ; On                 ; slave_writedata_d1[10] ; *                       ; system0_clock_0 ;
; Cut Timing Path                                                     ; On                 ; slave_writedata_d1[11] ; *                       ; system0_clock_0 ;
; Cut Timing Path                                                     ; On                 ; slave_writedata_d1[12] ; *                       ; system0_clock_0 ;
; Cut Timing Path                                                     ; On                 ; slave_writedata_d1[13] ; *                       ; system0_clock_0 ;
; Cut Timing Path                                                     ; On                 ; slave_writedata_d1[14] ; *                       ; system0_clock_0 ;
; Cut Timing Path                                                     ; On                 ; slave_writedata_d1[15] ; *                       ; system0_clock_0 ;
; Cut Timing Path                                                     ; On                 ; slave_writedata_d1[1]  ; *                       ; system0_clock_0 ;
; Cut Timing Path                                                     ; On                 ; slave_writedata_d1[2]  ; *                       ; system0_clock_0 ;
; Cut Timing Path                                                     ; On                 ; slave_writedata_d1[3]  ; *                       ; system0_clock_0 ;
; Cut Timing Path                                                     ; On                 ; slave_writedata_d1[4]  ; *                       ; system0_clock_0 ;
; Cut Timing Path                                                     ; On                 ; slave_writedata_d1[5]  ; *                       ; system0_clock_0 ;
; Cut Timing Path                                                     ; On                 ; slave_writedata_d1[6]  ; *                       ; system0_clock_0 ;
; Cut Timing Path                                                     ; On                 ; slave_writedata_d1[7]  ; *                       ; system0_clock_0 ;
; Cut Timing Path                                                     ; On                 ; slave_writedata_d1[8]  ; *                       ; system0_clock_0 ;
; Cut Timing Path                                                     ; On                 ; slave_writedata_d1[9]  ; *                       ; system0_clock_0 ;
; Cut Timing Path                                                     ; On                 ; *                      ; slave_readdata[0]       ; system0_clock_1 ;
; Cut Timing Path                                                     ; On                 ; *                      ; slave_readdata[0]~reg0  ; system0_clock_1 ;
; Cut Timing Path                                                     ; On                 ; *                      ; slave_readdata[10]      ; system0_clock_1 ;
; Cut Timing Path                                                     ; On                 ; *                      ; slave_readdata[10]~reg0 ; system0_clock_1 ;
; Cut Timing Path                                                     ; On                 ; *                      ; slave_readdata[11]      ; system0_clock_1 ;
; Cut Timing Path                                                     ; On                 ; *                      ; slave_readdata[11]~reg0 ; system0_clock_1 ;
; Cut Timing Path                                                     ; On                 ; *                      ; slave_readdata[12]      ; system0_clock_1 ;
; Cut Timing Path                                                     ; On                 ; *                      ; slave_readdata[12]~reg0 ; system0_clock_1 ;
; Cut Timing Path                                                     ; On                 ; *                      ; slave_readdata[13]      ; system0_clock_1 ;
; Cut Timing Path                                                     ; On                 ; *                      ; slave_readdata[13]~reg0 ; system0_clock_1 ;
; Cut Timing Path                                                     ; On                 ; *                      ; slave_readdata[14]      ; system0_clock_1 ;
; Cut Timing Path                                                     ; On                 ; *                      ; slave_readdata[14]~reg0 ; system0_clock_1 ;
; Cut Timing Path                                                     ; On                 ; *                      ; slave_readdata[15]      ; system0_clock_1 ;
; Cut Timing Path                                                     ; On                 ; *                      ; slave_readdata[15]~reg0 ; system0_clock_1 ;
; Cut Timing Path                                                     ; On                 ; *                      ; slave_readdata[1]       ; system0_clock_1 ;
; Cut Timing Path                                                     ; On                 ; *                      ; slave_readdata[1]~reg0  ; system0_clock_1 ;
; Cut Timing Path                                                     ; On                 ; *                      ; slave_readdata[2]       ; system0_clock_1 ;
; Cut Timing Path                                                     ; On                 ; *                      ; slave_readdata[2]~reg0  ; system0_clock_1 ;
; Cut Timing Path                                                     ; On                 ; *                      ; slave_readdata[3]       ; system0_clock_1 ;
; Cut Timing Path                                                     ; On                 ; *                      ; slave_readdata[3]~reg0  ; system0_clock_1 ;
; Cut Timing Path                                                     ; On                 ; *                      ; slave_readdata[4]       ; system0_clock_1 ;
; Cut Timing Path                                                     ; On                 ; *                      ; slave_readdata[4]~reg0  ; system0_clock_1 ;
; Cut Timing Path                                                     ; On                 ; *                      ; slave_readdata[5]       ; system0_clock_1 ;
; Cut Timing Path                                                     ; On                 ; *                      ; slave_readdata[5]~reg0  ; system0_clock_1 ;
; Cut Timing Path                                                     ; On                 ; *                      ; slave_readdata[6]       ; system0_clock_1 ;
; Cut Timing Path                                                     ; On                 ; *                      ; slave_readdata[6]~reg0  ; system0_clock_1 ;
; Cut Timing Path                                                     ; On                 ; *                      ; slave_readdata[7]       ; system0_clock_1 ;
; Cut Timing Path                                                     ; On                 ; *                      ; slave_readdata[7]~reg0  ; system0_clock_1 ;
; Cut Timing Path                                                     ; On                 ; *                      ; slave_readdata[8]       ; system0_clock_1 ;
; Cut Timing Path                                                     ; On                 ; *                      ; slave_readdata[8]~reg0  ; system0_clock_1 ;
; Cut Timing Path                                                     ; On                 ; *                      ; slave_readdata[9]       ; system0_clock_1 ;
; Cut Timing Path                                                     ; On                 ; *                      ; slave_readdata[9]~reg0  ; system0_clock_1 ;
; Cut Timing Path                                                     ; On                 ; slave_address_d1[10]   ; *                       ; system0_clock_1 ;
; Cut Timing Path                                                     ; On                 ; slave_address_d1[11]   ; *                       ; system0_clock_1 ;
; Cut Timing Path                                                     ; On                 ; slave_address_d1[12]   ; *                       ; system0_clock_1 ;
; Cut Timing Path                                                     ; On                 ; slave_address_d1[13]   ; *                       ; system0_clock_1 ;
; Cut Timing Path                                                     ; On                 ; slave_address_d1[14]   ; *                       ; system0_clock_1 ;
; Cut Timing Path                                                     ; On                 ; slave_address_d1[15]   ; *                       ; system0_clock_1 ;
; Cut Timing Path                                                     ; On                 ; slave_address_d1[16]   ; *                       ; system0_clock_1 ;
; Cut Timing Path                                                     ; On                 ; slave_address_d1[17]   ; *                       ; system0_clock_1 ;
; Cut Timing Path                                                     ; On                 ; slave_address_d1[18]   ; *                       ; system0_clock_1 ;
; Cut Timing Path                                                     ; On                 ; slave_address_d1[19]   ; *                       ; system0_clock_1 ;
; Cut Timing Path                                                     ; On                 ; slave_address_d1[1]    ; *                       ; system0_clock_1 ;
; Cut Timing Path                                                     ; On                 ; slave_address_d1[20]   ; *                       ; system0_clock_1 ;
; Cut Timing Path                                                     ; On                 ; slave_address_d1[21]   ; *                       ; system0_clock_1 ;
; Cut Timing Path                                                     ; On                 ; slave_address_d1[22]   ; *                       ; system0_clock_1 ;
; Cut Timing Path                                                     ; On                 ; slave_address_d1[2]    ; *                       ; system0_clock_1 ;
; Cut Timing Path                                                     ; On                 ; slave_address_d1[3]    ; *                       ; system0_clock_1 ;
; Cut Timing Path                                                     ; On                 ; slave_address_d1[4]    ; *                       ; system0_clock_1 ;
; Cut Timing Path                                                     ; On                 ; slave_address_d1[5]    ; *                       ; system0_clock_1 ;
; Cut Timing Path                                                     ; On                 ; slave_address_d1[6]    ; *                       ; system0_clock_1 ;
; Cut Timing Path                                                     ; On                 ; slave_address_d1[7]    ; *                       ; system0_clock_1 ;
; Cut Timing Path                                                     ; On                 ; slave_address_d1[8]    ; *                       ; system0_clock_1 ;
; Cut Timing Path                                                     ; On                 ; slave_address_d1[9]    ; *                       ; system0_clock_1 ;
; Cut Timing Path                                                     ; On                 ; slave_byteenable_d1[0] ; *                       ; system0_clock_1 ;
; Cut Timing Path                                                     ; On                 ; slave_byteenable_d1[1] ; *                       ; system0_clock_1 ;
; Cut Timing Path                                                     ; On                 ; slave_writedata_d1[0]  ; *                       ; system0_clock_1 ;
; Cut Timing Path                                                     ; On                 ; slave_writedata_d1[10] ; *                       ; system0_clock_1 ;
; Cut Timing Path                                                     ; On                 ; slave_writedata_d1[11] ; *                       ; system0_clock_1 ;
; Cut Timing Path                                                     ; On                 ; slave_writedata_d1[12] ; *                       ; system0_clock_1 ;
; Cut Timing Path                                                     ; On                 ; slave_writedata_d1[13] ; *                       ; system0_clock_1 ;
; Cut Timing Path                                                     ; On                 ; slave_writedata_d1[14] ; *                       ; system0_clock_1 ;
; Cut Timing Path                                                     ; On                 ; slave_writedata_d1[15] ; *                       ; system0_clock_1 ;
; Cut Timing Path                                                     ; On                 ; slave_writedata_d1[1]  ; *                       ; system0_clock_1 ;
; Cut Timing Path                                                     ; On                 ; slave_writedata_d1[2]  ; *                       ; system0_clock_1 ;
; Cut Timing Path                                                     ; On                 ; slave_writedata_d1[3]  ; *                       ; system0_clock_1 ;
; Cut Timing Path                                                     ; On                 ; slave_writedata_d1[4]  ; *                       ; system0_clock_1 ;
; Cut Timing Path                                                     ; On                 ; slave_writedata_d1[5]  ; *                       ; system0_clock_1 ;
; Cut Timing Path                                                     ; On                 ; slave_writedata_d1[6]  ; *                       ; system0_clock_1 ;
; Cut Timing Path                                                     ; On                 ; slave_writedata_d1[7]  ; *                       ; system0_clock_1 ;
; Cut Timing Path                                                     ; On                 ; slave_writedata_d1[8]  ; *                       ; system0_clock_1 ;
; Cut Timing Path                                                     ; On                 ; slave_writedata_d1[9]  ; *                       ; system0_clock_1 ;
+---------------------------------------------------------------------+--------------------+------------------------+-------------------------+-----------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                                                               ;
+----------------------------------------------+--------------------+------------+------------------+---------------+--------------+----------+-----------------------+---------------------+-----------+--------------+
; Clock Node Name                              ; Clock Setting Name ; Type       ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset    ; Phase offset ;
+----------------------------------------------+--------------------+------------+------------------+---------------+--------------+----------+-----------------------+---------------------+-----------+--------------+
; SDRAM_PLL:PLL1|altpll:altpll_component|_clk0 ;                    ; PLL output ; 50.0 MHz         ; 0.000 ns      ; 0.000 ns     ; CLOCK_50 ; 1                     ; 1                   ; -5.274 ns ;              ;
; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ;                    ; PLL output ; 100.0 MHz        ; 0.000 ns      ; 0.000 ns     ; CLOCK_50 ; 2                     ; 1                   ; -2.358 ns ;              ;
; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ;                    ; PLL output ; 10.0 MHz         ; 0.000 ns      ; 0.000 ns     ; CLOCK_50 ; 1                     ; 5                   ; -2.358 ns ;              ;
; CLOCK_50                                     ;                    ; User Pin   ; 50.0 MHz         ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A       ;              ;
; altera_internal_jtag~TCKUTAP                 ;                    ; User Pin   ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A       ;              ;
+----------------------------------------------+--------------------+------------+------------------+---------------+--------------+----------+-----------------------+---------------------+-----------+--------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     1 processor            ; 100.0%      ;
;     2-4 processors         ;   0.0%      ;
+----------------------------+-------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'SDRAM_PLL:PLL1|altpll:altpll_component|_clk1'                                                                                                                                                                                                                                                                                                                                                                     ;
+-----------------------------------------+-----------------------------------------------------+-----------------------------------------------------------------------------------------------+-----------------------------------------------+----------------------------------------------+----------------------------------------------+-----------------------------+---------------------------+-------------------------+
; Slack                                   ; Actual fmax (period)                                ; From                                                                                          ; To                                            ; From Clock                                   ; To Clock                                     ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+-----------------------------------------------------------------------------------------------+-----------------------------------------------+----------------------------------------------+----------------------------------------------+-----------------------------+---------------------------+-------------------------+
; -3.609 ns                               ; 58.08 MHz ( period = 17.218 ns )                    ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|readdata[16] ; system0:u0|cpu:the_cpu|A_slow_inst_result[16] ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 5.000 ns                    ; -1.666 ns                 ; 1.943 ns                ;
; -3.507 ns                               ; 58.78 MHz ( period = 17.014 ns )                    ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|readdata[27] ; system0:u0|cpu:the_cpu|A_slow_inst_result[27] ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 5.000 ns                    ; -1.675 ns                 ; 1.832 ns                ;
; -3.500 ns                               ; 58.82 MHz ( period = 17.000 ns )                    ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|readdata[20] ; system0:u0|cpu:the_cpu|A_slow_inst_result[20] ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 5.000 ns                    ; -1.686 ns                 ; 1.814 ns                ;
; -3.499 ns                               ; 58.83 MHz ( period = 16.998 ns )                    ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|readdata[19] ; system0:u0|cpu:the_cpu|A_slow_inst_result[19] ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 5.000 ns                    ; -1.681 ns                 ; 1.818 ns                ;
; -3.491 ns                               ; 58.89 MHz ( period = 16.982 ns )                    ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|readdata[18] ; system0:u0|cpu:the_cpu|A_slow_inst_result[18] ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 5.000 ns                    ; -1.665 ns                 ; 1.826 ns                ;
; -3.486 ns                               ; 58.92 MHz ( period = 16.972 ns )                    ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|readdata[30] ; system0:u0|cpu:the_cpu|A_slow_inst_result[30] ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 5.000 ns                    ; -1.664 ns                 ; 1.822 ns                ;
; -3.482 ns                               ; 58.95 MHz ( period = 16.964 ns )                    ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|readdata[12] ; system0:u0|cpu:the_cpu|A_slow_inst_result[12] ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 5.000 ns                    ; -1.649 ns                 ; 1.833 ns                ;
; -3.480 ns                               ; 58.96 MHz ( period = 16.960 ns )                    ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|readdata[24] ; system0:u0|cpu:the_cpu|A_slow_inst_result[24] ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 5.000 ns                    ; -1.670 ns                 ; 1.810 ns                ;
; -3.475 ns                               ; 59.00 MHz ( period = 16.950 ns )                    ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|readdata[31] ; system0:u0|cpu:the_cpu|A_slow_inst_result[31] ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 5.000 ns                    ; -1.670 ns                 ; 1.805 ns                ;
; -3.474 ns                               ; 59.00 MHz ( period = 16.948 ns )                    ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|readdata[29] ; system0:u0|cpu:the_cpu|A_slow_inst_result[29] ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 5.000 ns                    ; -1.674 ns                 ; 1.800 ns                ;
; -3.474 ns                               ; 59.00 MHz ( period = 16.948 ns )                    ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|readdata[28] ; system0:u0|cpu:the_cpu|A_slow_inst_result[28] ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 5.000 ns                    ; -1.664 ns                 ; 1.810 ns                ;
; -3.304 ns                               ; 60.21 MHz ( period = 16.608 ns )                    ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|readdata[14] ; system0:u0|cpu:the_cpu|A_slow_inst_result[14] ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 5.000 ns                    ; -1.691 ns                 ; 1.613 ns                ;
; -3.289 ns                               ; 60.32 MHz ( period = 16.578 ns )                    ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|readdata[13] ; system0:u0|cpu:the_cpu|A_slow_inst_result[13] ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 5.000 ns                    ; -1.686 ns                 ; 1.603 ns                ;
; -3.248 ns                               ; 60.62 MHz ( period = 16.496 ns )                    ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|readdata[15] ; system0:u0|cpu:the_cpu|A_slow_inst_result[15] ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 5.000 ns                    ; -1.676 ns                 ; 1.572 ns                ;
; -3.234 ns                               ; 60.72 MHz ( period = 16.468 ns )                    ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|readdata[0]  ; system0:u0|cpu:the_cpu|A_slow_inst_result[0]  ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 5.000 ns                    ; -1.684 ns                 ; 1.550 ns                ;
; -3.097 ns                               ; 61.75 MHz ( period = 16.194 ns )                    ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|readdata[11] ; system0:u0|cpu:the_cpu|A_slow_inst_result[11] ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 5.000 ns                    ; -1.679 ns                 ; 1.418 ns                ;
; -3.092 ns                               ; 61.79 MHz ( period = 16.184 ns )                    ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|readdata[22] ; system0:u0|cpu:the_cpu|A_slow_inst_result[22] ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 5.000 ns                    ; -1.670 ns                 ; 1.422 ns                ;
; -3.092 ns                               ; 61.79 MHz ( period = 16.184 ns )                    ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|readdata[9]  ; system0:u0|cpu:the_cpu|A_slow_inst_result[9]  ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 5.000 ns                    ; -1.671 ns                 ; 1.421 ns                ;
; -3.090 ns                               ; 61.80 MHz ( period = 16.180 ns )                    ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|readdata[25] ; system0:u0|cpu:the_cpu|A_slow_inst_result[25] ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 5.000 ns                    ; -1.670 ns                 ; 1.420 ns                ;
; -3.090 ns                               ; 61.80 MHz ( period = 16.180 ns )                    ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|readdata[10] ; system0:u0|cpu:the_cpu|A_slow_inst_result[10] ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 5.000 ns                    ; -1.675 ns                 ; 1.415 ns                ;
; -3.088 ns                               ; 61.82 MHz ( period = 16.176 ns )                    ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|readdata[21] ; system0:u0|cpu:the_cpu|A_slow_inst_result[21] ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 5.000 ns                    ; -1.672 ns                 ; 1.416 ns                ;
; -3.086 ns                               ; 61.84 MHz ( period = 16.172 ns )                    ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|readdata[17] ; system0:u0|cpu:the_cpu|A_slow_inst_result[17] ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 5.000 ns                    ; -1.671 ns                 ; 1.415 ns                ;
; -3.085 ns                               ; 61.84 MHz ( period = 16.170 ns )                    ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|readdata[23] ; system0:u0|cpu:the_cpu|A_slow_inst_result[23] ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 5.000 ns                    ; -1.665 ns                 ; 1.420 ns                ;
; -3.084 ns                               ; 61.85 MHz ( period = 16.168 ns )                    ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|readdata[5]  ; system0:u0|cpu:the_cpu|A_slow_inst_result[5]  ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 5.000 ns                    ; -1.675 ns                 ; 1.409 ns                ;
; -3.083 ns                               ; 61.86 MHz ( period = 16.166 ns )                    ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|readdata[8]  ; system0:u0|cpu:the_cpu|A_slow_inst_result[8]  ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 5.000 ns                    ; -1.671 ns                 ; 1.412 ns                ;
; -3.079 ns                               ; 61.89 MHz ( period = 16.158 ns )                    ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|readdata[16] ; system0:u0|cpu:the_cpu|d_readdata_d1[16]      ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 5.000 ns                    ; -1.666 ns                 ; 1.413 ns                ;
; -3.077 ns                               ; 61.90 MHz ( period = 16.154 ns )                    ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|readdata[6]  ; system0:u0|cpu:the_cpu|A_slow_inst_result[6]  ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 5.000 ns                    ; -1.665 ns                 ; 1.412 ns                ;
; -3.063 ns                               ; 62.01 MHz ( period = 16.126 ns )                    ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|readdata[26] ; system0:u0|cpu:the_cpu|A_slow_inst_result[26] ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 5.000 ns                    ; -1.660 ns                 ; 1.403 ns                ;
; -2.977 ns                               ; 62.68 MHz ( period = 15.954 ns )                    ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|readdata[2]  ; system0:u0|cpu:the_cpu|A_slow_inst_result[2]  ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 5.000 ns                    ; -1.682 ns                 ; 1.295 ns                ;
; -2.974 ns                               ; 62.70 MHz ( period = 15.948 ns )                    ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|readdata[4]  ; system0:u0|cpu:the_cpu|A_slow_inst_result[4]  ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 5.000 ns                    ; -1.686 ns                 ; 1.288 ns                ;
; -2.974 ns                               ; 62.70 MHz ( period = 15.948 ns )                    ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|readdata[3]  ; system0:u0|cpu:the_cpu|A_slow_inst_result[3]  ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 5.000 ns                    ; -1.681 ns                 ; 1.293 ns                ;
; -2.967 ns                               ; 62.76 MHz ( period = 15.934 ns )                    ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|readdata[27] ; system0:u0|cpu:the_cpu|d_readdata_d1[27]      ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 5.000 ns                    ; -1.675 ns                 ; 1.292 ns                ;
; -2.966 ns                               ; 62.77 MHz ( period = 15.932 ns )                    ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|readdata[19] ; system0:u0|cpu:the_cpu|d_readdata_d1[19]      ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 5.000 ns                    ; -1.681 ns                 ; 1.285 ns                ;
; -2.965 ns                               ; 62.77 MHz ( period = 15.930 ns )                    ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|readdata[20] ; system0:u0|cpu:the_cpu|d_readdata_d1[20]      ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 5.000 ns                    ; -1.686 ns                 ; 1.279 ns                ;
; -2.955 ns                               ; 62.85 MHz ( period = 15.910 ns )                    ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|readdata[18] ; system0:u0|cpu:the_cpu|d_readdata_d1[18]      ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 5.000 ns                    ; -1.665 ns                 ; 1.290 ns                ;
; -2.948 ns                               ; 62.91 MHz ( period = 15.896 ns )                    ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|readdata[30] ; system0:u0|cpu:the_cpu|d_readdata_d1[30]      ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 5.000 ns                    ; -1.664 ns                 ; 1.284 ns                ;
; -2.947 ns                               ; 62.92 MHz ( period = 15.894 ns )                    ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|readdata[24] ; system0:u0|cpu:the_cpu|d_readdata_d1[24]      ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 5.000 ns                    ; -1.670 ns                 ; 1.277 ns                ;
; -2.946 ns                               ; 62.92 MHz ( period = 15.892 ns )                    ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|readdata[12] ; system0:u0|cpu:the_cpu|d_readdata_d1[12]      ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 5.000 ns                    ; -1.649 ns                 ; 1.297 ns                ;
; -2.945 ns                               ; 62.93 MHz ( period = 15.890 ns )                    ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|readdata[1]  ; system0:u0|cpu:the_cpu|A_slow_inst_result[1]  ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 5.000 ns                    ; -1.654 ns                 ; 1.291 ns                ;
; -2.944 ns                               ; 62.94 MHz ( period = 15.888 ns )                    ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|readdata[29] ; system0:u0|cpu:the_cpu|d_readdata_d1[29]      ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 5.000 ns                    ; -1.674 ns                 ; 1.270 ns                ;
; -2.941 ns                               ; 62.96 MHz ( period = 15.882 ns )                    ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|readdata[31] ; system0:u0|cpu:the_cpu|d_readdata_d1[31]      ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 5.000 ns                    ; -1.670 ns                 ; 1.271 ns                ;
; -2.938 ns                               ; 62.99 MHz ( period = 15.876 ns )                    ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|readdata[28] ; system0:u0|cpu:the_cpu|d_readdata_d1[28]      ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 5.000 ns                    ; -1.664 ns                 ; 1.274 ns                ;
; -2.934 ns                               ; 63.02 MHz ( period = 15.868 ns )                    ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|readdata[7]  ; system0:u0|cpu:the_cpu|A_slow_inst_result[7]  ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 5.000 ns                    ; -1.659 ns                 ; 1.275 ns                ;
; -2.765 ns                               ; 64.39 MHz ( period = 15.530 ns )                    ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|readdata[14] ; system0:u0|cpu:the_cpu|d_readdata_d1[14]      ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 5.000 ns                    ; -1.691 ns                 ; 1.074 ns                ;
; -2.754 ns                               ; 64.48 MHz ( period = 15.508 ns )                    ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|readdata[13] ; system0:u0|cpu:the_cpu|d_readdata_d1[13]      ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 5.000 ns                    ; -1.686 ns                 ; 1.068 ns                ;
; -2.705 ns                               ; 64.89 MHz ( period = 15.410 ns )                    ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|readdata[0]  ; system0:u0|cpu:the_cpu|d_readdata_d1[0]       ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 5.000 ns                    ; -1.684 ns                 ; 1.021 ns                ;
; -2.680 ns                               ; 65.10 MHz ( period = 15.360 ns )                    ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|readdata[6]  ; system0:u0|cpu:the_cpu|d_readdata_d1[6]       ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 5.000 ns                    ; -1.665 ns                 ; 1.015 ns                ;
; -2.576 ns                               ; 66.00 MHz ( period = 15.152 ns )                    ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|readdata[4]  ; system0:u0|cpu:the_cpu|d_readdata_d1[4]       ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 5.000 ns                    ; -1.686 ns                 ; 0.890 ns                ;
; -2.573 ns                               ; 66.02 MHz ( period = 15.146 ns )                    ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|readdata[3]  ; system0:u0|cpu:the_cpu|d_readdata_d1[3]       ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 5.000 ns                    ; -1.681 ns                 ; 0.892 ns                ;
; -2.573 ns                               ; 66.02 MHz ( period = 15.146 ns )                    ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|readdata[2]  ; system0:u0|cpu:the_cpu|d_readdata_d1[2]       ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 5.000 ns                    ; -1.682 ns                 ; 0.891 ns                ;
; -2.564 ns                               ; 66.10 MHz ( period = 15.128 ns )                    ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|readdata[11] ; system0:u0|cpu:the_cpu|d_readdata_d1[11]      ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 5.000 ns                    ; -1.679 ns                 ; 0.885 ns                ;
; -2.560 ns                               ; 66.14 MHz ( period = 15.120 ns )                    ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|readdata[10] ; system0:u0|cpu:the_cpu|d_readdata_d1[10]      ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 5.000 ns                    ; -1.675 ns                 ; 0.885 ns                ;
; -2.559 ns                               ; 66.15 MHz ( period = 15.118 ns )                    ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|readdata[5]  ; system0:u0|cpu:the_cpu|d_readdata_d1[5]       ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 5.000 ns                    ; -1.675 ns                 ; 0.884 ns                ;
; -2.556 ns                               ; 66.17 MHz ( period = 15.112 ns )                    ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|readdata[15] ; system0:u0|cpu:the_cpu|d_readdata_d1[15]      ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 5.000 ns                    ; -1.676 ns                 ; 0.880 ns                ;
; -2.554 ns                               ; 66.19 MHz ( period = 15.108 ns )                    ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|readdata[9]  ; system0:u0|cpu:the_cpu|d_readdata_d1[9]       ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 5.000 ns                    ; -1.671 ns                 ; 0.883 ns                ;
; -2.553 ns                               ; 66.20 MHz ( period = 15.106 ns )                    ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|readdata[22] ; system0:u0|cpu:the_cpu|d_readdata_d1[22]      ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 5.000 ns                    ; -1.670 ns                 ; 0.883 ns                ;
; -2.553 ns                               ; 66.20 MHz ( period = 15.106 ns )                    ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|readdata[17] ; system0:u0|cpu:the_cpu|d_readdata_d1[17]      ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 5.000 ns                    ; -1.671 ns                 ; 0.882 ns                ;
; -2.551 ns                               ; 66.22 MHz ( period = 15.102 ns )                    ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|readdata[25] ; system0:u0|cpu:the_cpu|d_readdata_d1[25]      ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 5.000 ns                    ; -1.670 ns                 ; 0.881 ns                ;
; -2.551 ns                               ; 66.22 MHz ( period = 15.102 ns )                    ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|readdata[21] ; system0:u0|cpu:the_cpu|d_readdata_d1[21]      ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 5.000 ns                    ; -1.672 ns                 ; 0.879 ns                ;
; -2.550 ns                               ; 66.23 MHz ( period = 15.100 ns )                    ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|readdata[23] ; system0:u0|cpu:the_cpu|d_readdata_d1[23]      ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 5.000 ns                    ; -1.665 ns                 ; 0.885 ns                ;
; -2.549 ns                               ; 66.23 MHz ( period = 15.098 ns )                    ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|readdata[8]  ; system0:u0|cpu:the_cpu|d_readdata_d1[8]       ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 5.000 ns                    ; -1.671 ns                 ; 0.878 ns                ;
; -2.543 ns                               ; 66.29 MHz ( period = 15.086 ns )                    ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|readdata[7]  ; system0:u0|cpu:the_cpu|d_readdata_d1[7]       ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 5.000 ns                    ; -1.659 ns                 ; 0.884 ns                ;
; -2.539 ns                               ; 66.32 MHz ( period = 15.078 ns )                    ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|readdata[1]  ; system0:u0|cpu:the_cpu|d_readdata_d1[1]       ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 5.000 ns                    ; -1.654 ns                 ; 0.885 ns                ;
; -2.534 ns                               ; 66.37 MHz ( period = 15.068 ns )                    ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|readdata[26] ; system0:u0|cpu:the_cpu|d_readdata_d1[26]      ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 5.000 ns                    ; -1.660 ns                 ; 0.874 ns                ;
; -0.083 ns                               ; 99.18 MHz ( period = 10.083 ns )                    ; system0:u0|cpu:the_cpu|A_mem_baddr[14]                                                        ; system0:u0|cpu:the_cpu|A_slow_inst_result[15] ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.758 ns                  ; 9.841 ns                ;
; -0.041 ns                               ; 99.59 MHz ( period = 10.041 ns )                    ; system0:u0|cpu:the_cpu|A_mem_baddr[14]                                                        ; system0:u0|cpu:the_cpu|A_slow_inst_result[26] ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.783 ns                  ; 9.824 ns                ;
; -0.003 ns                               ; 99.97 MHz ( period = 10.003 ns )                    ; system0:u0|cpu:the_cpu|A_mem_baddr[14]                                                        ; system0:u0|cpu:the_cpu|A_slow_inst_result[24] ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.756 ns                  ; 9.759 ns                ;
; -0.003 ns                               ; 99.97 MHz ( period = 10.003 ns )                    ; system0:u0|cpu:the_cpu|A_mem_baddr[14]                                                        ; system0:u0|cpu:the_cpu|A_slow_inst_result[8]  ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.756 ns                  ; 9.759 ns                ;
; 0.043 ns                                ; 100.43 MHz ( period = 9.957 ns )                    ; system0:u0|cpu:the_cpu|A_mem_baddr[14]                                                        ; system0:u0|cpu:the_cpu|A_slow_inst_result[16] ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.753 ns                  ; 9.710 ns                ;
; 0.059 ns                                ; 100.59 MHz ( period = 9.941 ns )                    ; system0:u0|cpu:the_cpu|A_mem_baddr[14]                                                        ; system0:u0|cpu:the_cpu|A_slow_inst_result[31] ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.784 ns                  ; 9.725 ns                ;
; 0.059 ns                                ; 100.59 MHz ( period = 9.941 ns )                    ; system0:u0|cpu:the_cpu|A_mem_baddr[14]                                                        ; system0:u0|cpu:the_cpu|A_slow_inst_result[17] ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.784 ns                  ; 9.725 ns                ;
; 0.066 ns                                ; 100.66 MHz ( period = 9.934 ns )                    ; system0:u0|cpu:the_cpu|A_mem_baddr[14]                                                        ; system0:u0|cpu:the_cpu|A_slow_inst_result[27] ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.758 ns                  ; 9.692 ns                ;
; 0.073 ns                                ; 100.74 MHz ( period = 9.927 ns )                    ; system0:u0|cpu:the_cpu|A_mem_baddr[14]                                                        ; system0:u0|cpu:the_cpu|A_slow_inst_result[22] ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.784 ns                  ; 9.711 ns                ;
; 0.074 ns                                ; 100.75 MHz ( period = 9.926 ns )                    ; system0:u0|cpu:the_cpu|A_mem_baddr[14]                                                        ; system0:u0|cpu:the_cpu|A_slow_inst_result[21] ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.784 ns                  ; 9.710 ns                ;
; 0.075 ns                                ; 100.76 MHz ( period = 9.925 ns )                    ; system0:u0|cpu:the_cpu|A_mem_baddr[14]                                                        ; system0:u0|cpu:the_cpu|A_slow_inst_result[28] ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.784 ns                  ; 9.709 ns                ;
; 0.075 ns                                ; 100.76 MHz ( period = 9.925 ns )                    ; system0:u0|cpu:the_cpu|A_mem_baddr[14]                                                        ; system0:u0|cpu:the_cpu|A_slow_inst_result[23] ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.784 ns                  ; 9.709 ns                ;
; 0.079 ns                                ; 100.80 MHz ( period = 9.921 ns )                    ; system0:u0|cpu:the_cpu|A_mem_baddr[14]                                                        ; system0:u0|cpu:the_cpu|A_slow_inst_result[10] ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.758 ns                  ; 9.679 ns                ;
; 0.099 ns                                ; 101.00 MHz ( period = 9.901 ns )                    ; system0:u0|cpu:the_cpu|A_mem_baddr[14]                                                        ; system0:u0|cpu:the_cpu|A_slow_inst_result[13] ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.766 ns                  ; 9.667 ns                ;
; 0.100 ns                                ; 101.01 MHz ( period = 9.900 ns )                    ; system0:u0|cpu:the_cpu|A_mem_baddr[17]                                                        ; system0:u0|cpu:the_cpu|A_slow_inst_result[15] ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.758 ns                  ; 9.658 ns                ;
; 0.103 ns                                ; 101.04 MHz ( period = 9.897 ns )                    ; system0:u0|cpu:the_cpu|A_mem_baddr[14]                                                        ; system0:u0|cpu:the_cpu|A_slow_inst_result[29] ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.766 ns                  ; 9.663 ns                ;
; 0.141 ns                                ; 101.43 MHz ( period = 9.859 ns )                    ; system0:u0|cpu:the_cpu|A_mem_baddr[16]                                                        ; system0:u0|cpu:the_cpu|A_slow_inst_result[15] ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.758 ns                  ; 9.617 ns                ;
; 0.142 ns                                ; 101.44 MHz ( period = 9.858 ns )                    ; system0:u0|cpu:the_cpu|A_mem_baddr[17]                                                        ; system0:u0|cpu:the_cpu|A_slow_inst_result[26] ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.783 ns                  ; 9.641 ns                ;
; 0.152 ns                                ; 101.54 MHz ( period = 9.848 ns )                    ; system0:u0|cpu:the_cpu|A_mem_baddr[14]                                                        ; system0:u0|cpu:the_cpu|A_slow_inst_result[18] ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.753 ns                  ; 9.601 ns                ;
; 0.155 ns                                ; 101.57 MHz ( period = 9.845 ns )                    ; system0:u0|cpu:the_cpu|A_mem_baddr[13]                                                        ; system0:u0|cpu:the_cpu|A_slow_inst_result[15] ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.758 ns                  ; 9.603 ns                ;
; 0.166 ns                                ; 101.69 MHz ( period = 9.834 ns )                    ; system0:u0|cpu:the_cpu|A_mem_baddr[14]                                                        ; system0:u0|cpu:the_cpu|A_slow_inst_result[25] ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.755 ns                  ; 9.589 ns                ;
; 0.166 ns                                ; 101.69 MHz ( period = 9.834 ns )                    ; system0:u0|cpu:the_cpu|A_mem_baddr[14]                                                        ; system0:u0|cpu:the_cpu|A_slow_inst_result[9]  ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.755 ns                  ; 9.589 ns                ;
; 0.180 ns                                ; 101.83 MHz ( period = 9.820 ns )                    ; system0:u0|cpu:the_cpu|A_mem_baddr[17]                                                        ; system0:u0|cpu:the_cpu|A_slow_inst_result[24] ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.756 ns                  ; 9.576 ns                ;
; 0.180 ns                                ; 101.83 MHz ( period = 9.820 ns )                    ; system0:u0|cpu:the_cpu|A_mem_baddr[17]                                                        ; system0:u0|cpu:the_cpu|A_slow_inst_result[8]  ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.756 ns                  ; 9.576 ns                ;
; 0.183 ns                                ; 101.86 MHz ( period = 9.817 ns )                    ; system0:u0|cpu:the_cpu|A_mem_baddr[16]                                                        ; system0:u0|cpu:the_cpu|A_slow_inst_result[26] ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.783 ns                  ; 9.600 ns                ;
; 0.197 ns                                ; 102.01 MHz ( period = 9.803 ns )                    ; system0:u0|cpu:the_cpu|A_mem_baddr[13]                                                        ; system0:u0|cpu:the_cpu|A_slow_inst_result[26] ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.783 ns                  ; 9.586 ns                ;
; 0.202 ns                                ; 102.06 MHz ( period = 9.798 ns )                    ; system0:u0|cpu:the_cpu|A_mem_baddr[14]                                                        ; system0:u0|cpu:the_cpu|A_slow_inst_result[14] ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.760 ns                  ; 9.558 ns                ;
; 0.204 ns                                ; 102.08 MHz ( period = 9.796 ns )                    ; system0:u0|cpu:the_cpu|A_mem_baddr[14]                                                        ; system0:u0|cpu:the_cpu|A_slow_inst_result[30] ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.760 ns                  ; 9.556 ns                ;
; 0.221 ns                                ; 102.26 MHz ( period = 9.779 ns )                    ; system0:u0|cpu:the_cpu|A_mem_baddr[16]                                                        ; system0:u0|cpu:the_cpu|A_slow_inst_result[24] ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.756 ns                  ; 9.535 ns                ;
; 0.221 ns                                ; 102.26 MHz ( period = 9.779 ns )                    ; system0:u0|cpu:the_cpu|A_mem_baddr[16]                                                        ; system0:u0|cpu:the_cpu|A_slow_inst_result[8]  ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.756 ns                  ; 9.535 ns                ;
; 0.226 ns                                ; 102.31 MHz ( period = 9.774 ns )                    ; system0:u0|cpu:the_cpu|A_mem_baddr[17]                                                        ; system0:u0|cpu:the_cpu|A_slow_inst_result[16] ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.753 ns                  ; 9.527 ns                ;
; 0.235 ns                                ; 102.41 MHz ( period = 9.765 ns )                    ; system0:u0|cpu:the_cpu|A_mem_baddr[13]                                                        ; system0:u0|cpu:the_cpu|A_slow_inst_result[24] ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.756 ns                  ; 9.521 ns                ;
; 0.235 ns                                ; 102.41 MHz ( period = 9.765 ns )                    ; system0:u0|cpu:the_cpu|A_mem_baddr[13]                                                        ; system0:u0|cpu:the_cpu|A_slow_inst_result[8]  ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.756 ns                  ; 9.521 ns                ;
; 0.242 ns                                ; 102.48 MHz ( period = 9.758 ns )                    ; system0:u0|cpu:the_cpu|A_mem_baddr[17]                                                        ; system0:u0|cpu:the_cpu|A_slow_inst_result[31] ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.784 ns                  ; 9.542 ns                ;
; 0.242 ns                                ; 102.48 MHz ( period = 9.758 ns )                    ; system0:u0|cpu:the_cpu|A_mem_baddr[17]                                                        ; system0:u0|cpu:the_cpu|A_slow_inst_result[17] ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.784 ns                  ; 9.542 ns                ;
; 0.249 ns                                ; 102.55 MHz ( period = 9.751 ns )                    ; system0:u0|cpu:the_cpu|A_mem_baddr[17]                                                        ; system0:u0|cpu:the_cpu|A_slow_inst_result[27] ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.758 ns                  ; 9.509 ns                ;
; 0.256 ns                                ; 102.63 MHz ( period = 9.744 ns )                    ; system0:u0|cpu:the_cpu|A_mem_baddr[17]                                                        ; system0:u0|cpu:the_cpu|A_slow_inst_result[22] ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.784 ns                  ; 9.528 ns                ;
; 0.257 ns                                ; 102.64 MHz ( period = 9.743 ns )                    ; system0:u0|cpu:the_cpu|A_mem_baddr[17]                                                        ; system0:u0|cpu:the_cpu|A_slow_inst_result[21] ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.784 ns                  ; 9.527 ns                ;
; 0.258 ns                                ; 102.65 MHz ( period = 9.742 ns )                    ; system0:u0|cpu:the_cpu|A_mem_baddr[17]                                                        ; system0:u0|cpu:the_cpu|A_slow_inst_result[28] ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.784 ns                  ; 9.526 ns                ;
; 0.258 ns                                ; 102.65 MHz ( period = 9.742 ns )                    ; system0:u0|cpu:the_cpu|A_mem_baddr[17]                                                        ; system0:u0|cpu:the_cpu|A_slow_inst_result[23] ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.784 ns                  ; 9.526 ns                ;
; 0.262 ns                                ; 102.69 MHz ( period = 9.738 ns )                    ; system0:u0|cpu:the_cpu|A_mem_baddr[17]                                                        ; system0:u0|cpu:the_cpu|A_slow_inst_result[10] ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.758 ns                  ; 9.496 ns                ;
; 0.267 ns                                ; 102.74 MHz ( period = 9.733 ns )                    ; system0:u0|cpu:the_cpu|A_mem_baddr[16]                                                        ; system0:u0|cpu:the_cpu|A_slow_inst_result[16] ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.753 ns                  ; 9.486 ns                ;
; 0.281 ns                                ; 102.89 MHz ( period = 9.719 ns )                    ; system0:u0|cpu:the_cpu|A_mem_baddr[13]                                                        ; system0:u0|cpu:the_cpu|A_slow_inst_result[16] ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.753 ns                  ; 9.472 ns                ;
; 0.282 ns                                ; 102.90 MHz ( period = 9.718 ns )                    ; system0:u0|cpu:the_cpu|A_mem_baddr[17]                                                        ; system0:u0|cpu:the_cpu|A_slow_inst_result[13] ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.766 ns                  ; 9.484 ns                ;
; 0.283 ns                                ; 102.91 MHz ( period = 9.717 ns )                    ; system0:u0|cpu:the_cpu|A_mem_baddr[16]                                                        ; system0:u0|cpu:the_cpu|A_slow_inst_result[31] ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.784 ns                  ; 9.501 ns                ;
; 0.283 ns                                ; 102.91 MHz ( period = 9.717 ns )                    ; system0:u0|cpu:the_cpu|A_mem_baddr[16]                                                        ; system0:u0|cpu:the_cpu|A_slow_inst_result[17] ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.784 ns                  ; 9.501 ns                ;
; 0.286 ns                                ; 102.94 MHz ( period = 9.714 ns )                    ; system0:u0|cpu:the_cpu|A_mem_baddr[17]                                                        ; system0:u0|cpu:the_cpu|A_slow_inst_result[29] ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.766 ns                  ; 9.480 ns                ;
; 0.290 ns                                ; 102.99 MHz ( period = 9.710 ns )                    ; system0:u0|cpu:the_cpu|A_mem_baddr[16]                                                        ; system0:u0|cpu:the_cpu|A_slow_inst_result[27] ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.758 ns                  ; 9.468 ns                ;
; 0.297 ns                                ; 103.06 MHz ( period = 9.703 ns )                    ; system0:u0|cpu:the_cpu|A_mem_baddr[13]                                                        ; system0:u0|cpu:the_cpu|A_slow_inst_result[31] ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.784 ns                  ; 9.487 ns                ;
; 0.297 ns                                ; 103.06 MHz ( period = 9.703 ns )                    ; system0:u0|cpu:the_cpu|A_mem_baddr[16]                                                        ; system0:u0|cpu:the_cpu|A_slow_inst_result[22] ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.784 ns                  ; 9.487 ns                ;
; 0.297 ns                                ; 103.06 MHz ( period = 9.703 ns )                    ; system0:u0|cpu:the_cpu|A_mem_baddr[13]                                                        ; system0:u0|cpu:the_cpu|A_slow_inst_result[17] ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.784 ns                  ; 9.487 ns                ;
; 0.298 ns                                ; 103.07 MHz ( period = 9.702 ns )                    ; system0:u0|cpu:the_cpu|A_mem_baddr[16]                                                        ; system0:u0|cpu:the_cpu|A_slow_inst_result[21] ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.784 ns                  ; 9.486 ns                ;
; 0.299 ns                                ; 103.08 MHz ( period = 9.701 ns )                    ; system0:u0|cpu:the_cpu|A_mem_baddr[16]                                                        ; system0:u0|cpu:the_cpu|A_slow_inst_result[28] ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.784 ns                  ; 9.485 ns                ;
; 0.299 ns                                ; 103.08 MHz ( period = 9.701 ns )                    ; system0:u0|cpu:the_cpu|A_mem_baddr[16]                                                        ; system0:u0|cpu:the_cpu|A_slow_inst_result[23] ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.784 ns                  ; 9.485 ns                ;
; 0.303 ns                                ; 103.12 MHz ( period = 9.697 ns )                    ; system0:u0|cpu:the_cpu|A_mem_baddr[16]                                                        ; system0:u0|cpu:the_cpu|A_slow_inst_result[10] ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.758 ns                  ; 9.455 ns                ;
; 0.304 ns                                ; 103.14 MHz ( period = 9.696 ns )                    ; system0:u0|cpu:the_cpu|A_mem_baddr[13]                                                        ; system0:u0|cpu:the_cpu|A_slow_inst_result[27] ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.758 ns                  ; 9.454 ns                ;
; 0.311 ns                                ; 103.21 MHz ( period = 9.689 ns )                    ; system0:u0|cpu:the_cpu|A_mem_baddr[13]                                                        ; system0:u0|cpu:the_cpu|A_slow_inst_result[22] ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.784 ns                  ; 9.473 ns                ;
; 0.312 ns                                ; 103.22 MHz ( period = 9.688 ns )                    ; system0:u0|cpu:the_cpu|A_mem_baddr[13]                                                        ; system0:u0|cpu:the_cpu|A_slow_inst_result[21] ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.784 ns                  ; 9.472 ns                ;
; 0.313 ns                                ; 103.23 MHz ( period = 9.687 ns )                    ; system0:u0|cpu:the_cpu|A_mem_baddr[13]                                                        ; system0:u0|cpu:the_cpu|A_slow_inst_result[28] ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.784 ns                  ; 9.471 ns                ;
; 0.313 ns                                ; 103.23 MHz ( period = 9.687 ns )                    ; system0:u0|cpu:the_cpu|A_mem_baddr[13]                                                        ; system0:u0|cpu:the_cpu|A_slow_inst_result[23] ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.784 ns                  ; 9.471 ns                ;
; 0.317 ns                                ; 103.27 MHz ( period = 9.683 ns )                    ; system0:u0|cpu:the_cpu|A_mem_baddr[13]                                                        ; system0:u0|cpu:the_cpu|A_slow_inst_result[10] ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.758 ns                  ; 9.441 ns                ;
; 0.320 ns                                ; 103.31 MHz ( period = 9.680 ns )                    ; system0:u0|cpu:the_cpu|A_mem_baddr[14]                                                        ; system0:u0|cpu:the_cpu|A_slow_inst_result[12] ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.755 ns                  ; 9.435 ns                ;
; 0.323 ns                                ; 103.34 MHz ( period = 9.677 ns )                    ; system0:u0|cpu:the_cpu|A_mem_baddr[16]                                                        ; system0:u0|cpu:the_cpu|A_slow_inst_result[13] ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.766 ns                  ; 9.443 ns                ;
; 0.327 ns                                ; 103.38 MHz ( period = 9.673 ns )                    ; system0:u0|cpu:the_cpu|A_mem_baddr[16]                                                        ; system0:u0|cpu:the_cpu|A_slow_inst_result[29] ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.766 ns                  ; 9.439 ns                ;
; 0.335 ns                                ; 103.47 MHz ( period = 9.665 ns )                    ; system0:u0|cpu:the_cpu|A_mem_baddr[17]                                                        ; system0:u0|cpu:the_cpu|A_slow_inst_result[18] ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.753 ns                  ; 9.418 ns                ;
; 0.337 ns                                ; 103.49 MHz ( period = 9.663 ns )                    ; system0:u0|cpu:the_cpu|A_mem_baddr[13]                                                        ; system0:u0|cpu:the_cpu|A_slow_inst_result[13] ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.766 ns                  ; 9.429 ns                ;
; 0.339 ns                                ; 103.51 MHz ( period = 9.661 ns )                    ; system0:u0|cpu:the_cpu|A_mem_baddr[20]                                                        ; system0:u0|cpu:the_cpu|A_slow_inst_result[15] ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.758 ns                  ; 9.419 ns                ;
; 0.341 ns                                ; 103.53 MHz ( period = 9.659 ns )                    ; system0:u0|cpu:the_cpu|A_mem_baddr[13]                                                        ; system0:u0|cpu:the_cpu|A_slow_inst_result[29] ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.766 ns                  ; 9.425 ns                ;
; 0.349 ns                                ; 103.62 MHz ( period = 9.651 ns )                    ; system0:u0|cpu:the_cpu|A_mem_baddr[17]                                                        ; system0:u0|cpu:the_cpu|A_slow_inst_result[25] ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.755 ns                  ; 9.406 ns                ;
; 0.349 ns                                ; 103.62 MHz ( period = 9.651 ns )                    ; system0:u0|cpu:the_cpu|A_mem_baddr[17]                                                        ; system0:u0|cpu:the_cpu|A_slow_inst_result[9]  ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.755 ns                  ; 9.406 ns                ;
; 0.367 ns                                ; 103.81 MHz ( period = 9.633 ns )                    ; system0:u0|cpu:the_cpu|A_mem_baddr[18]                                                        ; system0:u0|cpu:the_cpu|A_slow_inst_result[15] ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.758 ns                  ; 9.391 ns                ;
; 0.376 ns                                ; 103.91 MHz ( period = 9.624 ns )                    ; system0:u0|cpu:the_cpu|A_mem_baddr[16]                                                        ; system0:u0|cpu:the_cpu|A_slow_inst_result[18] ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.753 ns                  ; 9.377 ns                ;
; 0.381 ns                                ; 103.96 MHz ( period = 9.619 ns )                    ; system0:u0|cpu:the_cpu|A_mem_baddr[20]                                                        ; system0:u0|cpu:the_cpu|A_slow_inst_result[26] ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.783 ns                  ; 9.402 ns                ;
; 0.385 ns                                ; 104.00 MHz ( period = 9.615 ns )                    ; system0:u0|cpu:the_cpu|A_mem_baddr[22]                                                        ; system0:u0|cpu:the_cpu|A_slow_inst_result[15] ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.758 ns                  ; 9.373 ns                ;
; 0.385 ns                                ; 104.00 MHz ( period = 9.615 ns )                    ; system0:u0|cpu:the_cpu|A_mem_baddr[17]                                                        ; system0:u0|cpu:the_cpu|A_slow_inst_result[14] ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.760 ns                  ; 9.375 ns                ;
; 0.387 ns                                ; 104.03 MHz ( period = 9.613 ns )                    ; system0:u0|cpu:the_cpu|A_mem_baddr[17]                                                        ; system0:u0|cpu:the_cpu|A_slow_inst_result[30] ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.760 ns                  ; 9.373 ns                ;
; 0.390 ns                                ; 104.06 MHz ( period = 9.610 ns )                    ; system0:u0|cpu:the_cpu|A_mem_baddr[16]                                                        ; system0:u0|cpu:the_cpu|A_slow_inst_result[25] ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.755 ns                  ; 9.365 ns                ;
; 0.390 ns                                ; 104.06 MHz ( period = 9.610 ns )                    ; system0:u0|cpu:the_cpu|A_mem_baddr[13]                                                        ; system0:u0|cpu:the_cpu|A_slow_inst_result[18] ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.753 ns                  ; 9.363 ns                ;
; 0.390 ns                                ; 104.06 MHz ( period = 9.610 ns )                    ; system0:u0|cpu:the_cpu|A_mem_baddr[16]                                                        ; system0:u0|cpu:the_cpu|A_slow_inst_result[9]  ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.755 ns                  ; 9.365 ns                ;
; 0.404 ns                                ; 104.21 MHz ( period = 9.596 ns )                    ; system0:u0|cpu:the_cpu|A_mem_baddr[13]                                                        ; system0:u0|cpu:the_cpu|A_slow_inst_result[25] ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.755 ns                  ; 9.351 ns                ;
; 0.404 ns                                ; 104.21 MHz ( period = 9.596 ns )                    ; system0:u0|cpu:the_cpu|A_mem_baddr[13]                                                        ; system0:u0|cpu:the_cpu|A_slow_inst_result[9]  ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.755 ns                  ; 9.351 ns                ;
; 0.409 ns                                ; 104.26 MHz ( period = 9.591 ns )                    ; system0:u0|cpu:the_cpu|A_mem_baddr[18]                                                        ; system0:u0|cpu:the_cpu|A_slow_inst_result[26] ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.783 ns                  ; 9.374 ns                ;
; 0.419 ns                                ; 104.37 MHz ( period = 9.581 ns )                    ; system0:u0|cpu:the_cpu|A_mem_baddr[20]                                                        ; system0:u0|cpu:the_cpu|A_slow_inst_result[24] ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.756 ns                  ; 9.337 ns                ;
; 0.419 ns                                ; 104.37 MHz ( period = 9.581 ns )                    ; system0:u0|cpu:the_cpu|A_mem_baddr[20]                                                        ; system0:u0|cpu:the_cpu|A_slow_inst_result[8]  ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.756 ns                  ; 9.337 ns                ;
; 0.423 ns                                ; 104.42 MHz ( period = 9.577 ns )                    ; system0:u0|cpu:the_cpu|A_mem_baddr[14]                                                        ; system0:u0|cpu:the_cpu|A_slow_inst_result[0]  ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.782 ns                  ; 9.359 ns                ;
; 0.426 ns                                ; 104.45 MHz ( period = 9.574 ns )                    ; system0:u0|cpu:the_cpu|A_mem_baddr[16]                                                        ; system0:u0|cpu:the_cpu|A_slow_inst_result[14] ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.760 ns                  ; 9.334 ns                ;
; 0.427 ns                                ; 104.46 MHz ( period = 9.573 ns )                    ; system0:u0|cpu:the_cpu|A_mem_baddr[22]                                                        ; system0:u0|cpu:the_cpu|A_slow_inst_result[26] ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.783 ns                  ; 9.356 ns                ;
; 0.428 ns                                ; 104.47 MHz ( period = 9.572 ns )                    ; system0:u0|cpu:the_cpu|A_mem_baddr[16]                                                        ; system0:u0|cpu:the_cpu|A_slow_inst_result[30] ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.760 ns                  ; 9.332 ns                ;
; 0.440 ns                                ; 104.60 MHz ( period = 9.560 ns )                    ; system0:u0|cpu:the_cpu|A_mem_baddr[13]                                                        ; system0:u0|cpu:the_cpu|A_slow_inst_result[14] ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.760 ns                  ; 9.320 ns                ;
; 0.442 ns                                ; 104.62 MHz ( period = 9.558 ns )                    ; system0:u0|cpu:the_cpu|A_mem_baddr[13]                                                        ; system0:u0|cpu:the_cpu|A_slow_inst_result[30] ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.760 ns                  ; 9.318 ns                ;
; 0.447 ns                                ; 104.68 MHz ( period = 9.553 ns )                    ; system0:u0|cpu:the_cpu|A_mem_baddr[18]                                                        ; system0:u0|cpu:the_cpu|A_slow_inst_result[24] ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.756 ns                  ; 9.309 ns                ;
; 0.447 ns                                ; 104.68 MHz ( period = 9.553 ns )                    ; system0:u0|cpu:the_cpu|A_mem_baddr[18]                                                        ; system0:u0|cpu:the_cpu|A_slow_inst_result[8]  ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.756 ns                  ; 9.309 ns                ;
; 0.465 ns                                ; 104.88 MHz ( period = 9.535 ns )                    ; system0:u0|cpu:the_cpu|A_mem_baddr[22]                                                        ; system0:u0|cpu:the_cpu|A_slow_inst_result[24] ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.756 ns                  ; 9.291 ns                ;
; 0.465 ns                                ; 104.88 MHz ( period = 9.535 ns )                    ; system0:u0|cpu:the_cpu|A_mem_baddr[20]                                                        ; system0:u0|cpu:the_cpu|A_slow_inst_result[16] ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.753 ns                  ; 9.288 ns                ;
; 0.465 ns                                ; 104.88 MHz ( period = 9.535 ns )                    ; system0:u0|cpu:the_cpu|A_mem_baddr[22]                                                        ; system0:u0|cpu:the_cpu|A_slow_inst_result[8]  ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.756 ns                  ; 9.291 ns                ;
; 0.481 ns                                ; 105.05 MHz ( period = 9.519 ns )                    ; system0:u0|cpu:the_cpu|A_mem_baddr[20]                                                        ; system0:u0|cpu:the_cpu|A_slow_inst_result[31] ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.784 ns                  ; 9.303 ns                ;
; 0.481 ns                                ; 105.05 MHz ( period = 9.519 ns )                    ; system0:u0|cpu:the_cpu|A_mem_baddr[20]                                                        ; system0:u0|cpu:the_cpu|A_slow_inst_result[17] ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.784 ns                  ; 9.303 ns                ;
; 0.488 ns                                ; 105.13 MHz ( period = 9.512 ns )                    ; system0:u0|cpu:the_cpu|A_mem_baddr[14]                                                        ; system0:u0|cpu:the_cpu|d_readdata_d1[26]      ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.783 ns                  ; 9.295 ns                ;
; 0.488 ns                                ; 105.13 MHz ( period = 9.512 ns )                    ; system0:u0|cpu:the_cpu|A_mem_baddr[20]                                                        ; system0:u0|cpu:the_cpu|A_slow_inst_result[27] ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.758 ns                  ; 9.270 ns                ;
; 0.493 ns                                ; 105.19 MHz ( period = 9.507 ns )                    ; system0:u0|cpu:the_cpu|A_mem_baddr[18]                                                        ; system0:u0|cpu:the_cpu|A_slow_inst_result[16] ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.753 ns                  ; 9.260 ns                ;
; 0.495 ns                                ; 105.21 MHz ( period = 9.505 ns )                    ; system0:u0|cpu:the_cpu|A_mem_baddr[20]                                                        ; system0:u0|cpu:the_cpu|A_slow_inst_result[22] ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.784 ns                  ; 9.289 ns                ;
; 0.496 ns                                ; 105.22 MHz ( period = 9.504 ns )                    ; system0:u0|cpu:the_cpu|A_mem_baddr[20]                                                        ; system0:u0|cpu:the_cpu|A_slow_inst_result[21] ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.784 ns                  ; 9.288 ns                ;
; 0.497 ns                                ; 105.23 MHz ( period = 9.503 ns )                    ; system0:u0|cpu:the_cpu|A_mem_baddr[20]                                                        ; system0:u0|cpu:the_cpu|A_slow_inst_result[28] ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.784 ns                  ; 9.287 ns                ;
; 0.497 ns                                ; 105.23 MHz ( period = 9.503 ns )                    ; system0:u0|cpu:the_cpu|A_mem_baddr[20]                                                        ; system0:u0|cpu:the_cpu|A_slow_inst_result[23] ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.784 ns                  ; 9.287 ns                ;
; 0.501 ns                                ; 105.27 MHz ( period = 9.499 ns )                    ; system0:u0|cpu:the_cpu|A_mem_baddr[20]                                                        ; system0:u0|cpu:the_cpu|A_slow_inst_result[10] ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.758 ns                  ; 9.257 ns                ;
; 0.503 ns                                ; 105.30 MHz ( period = 9.497 ns )                    ; system0:u0|cpu:the_cpu|A_mem_baddr[17]                                                        ; system0:u0|cpu:the_cpu|A_slow_inst_result[12] ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.755 ns                  ; 9.252 ns                ;
; 0.509 ns                                ; 105.36 MHz ( period = 9.491 ns )                    ; system0:u0|cpu:the_cpu|A_mem_baddr[18]                                                        ; system0:u0|cpu:the_cpu|A_slow_inst_result[31] ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.784 ns                  ; 9.275 ns                ;
; 0.509 ns                                ; 105.36 MHz ( period = 9.491 ns )                    ; system0:u0|cpu:the_cpu|A_mem_baddr[18]                                                        ; system0:u0|cpu:the_cpu|A_slow_inst_result[17] ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.784 ns                  ; 9.275 ns                ;
; 0.511 ns                                ; 105.39 MHz ( period = 9.489 ns )                    ; system0:u0|cpu:the_cpu|A_mem_baddr[22]                                                        ; system0:u0|cpu:the_cpu|A_slow_inst_result[16] ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.753 ns                  ; 9.242 ns                ;
; 0.511 ns                                ; 105.39 MHz ( period = 9.489 ns )                    ; system0:u0|cpu:the_cpu|A_mem_baddr[19]                                                        ; system0:u0|cpu:the_cpu|A_slow_inst_result[15] ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.758 ns                  ; 9.247 ns                ;
; 0.516 ns                                ; 105.44 MHz ( period = 9.484 ns )                    ; system0:u0|cpu:the_cpu|A_mem_baddr[18]                                                        ; system0:u0|cpu:the_cpu|A_slow_inst_result[27] ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.758 ns                  ; 9.242 ns                ;
; 0.521 ns                                ; 105.50 MHz ( period = 9.479 ns )                    ; system0:u0|cpu:the_cpu|A_mem_baddr[20]                                                        ; system0:u0|cpu:the_cpu|A_slow_inst_result[13] ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.766 ns                  ; 9.245 ns                ;
; 0.523 ns                                ; 105.52 MHz ( period = 9.477 ns )                    ; system0:u0|cpu:the_cpu|A_mem_baddr[18]                                                        ; system0:u0|cpu:the_cpu|A_slow_inst_result[22] ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.784 ns                  ; 9.261 ns                ;
; 0.524 ns                                ; 105.53 MHz ( period = 9.476 ns )                    ; system0:u0|cpu:the_cpu|A_mem_baddr[18]                                                        ; system0:u0|cpu:the_cpu|A_slow_inst_result[21] ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.784 ns                  ; 9.260 ns                ;
; 0.525 ns                                ; 105.54 MHz ( period = 9.475 ns )                    ; system0:u0|cpu:the_cpu|A_mem_baddr[20]                                                        ; system0:u0|cpu:the_cpu|A_slow_inst_result[29] ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.766 ns                  ; 9.241 ns                ;
; 0.525 ns                                ; 105.54 MHz ( period = 9.475 ns )                    ; system0:u0|cpu:the_cpu|A_mem_baddr[18]                                                        ; system0:u0|cpu:the_cpu|A_slow_inst_result[28] ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.784 ns                  ; 9.259 ns                ;
; 0.525 ns                                ; 105.54 MHz ( period = 9.475 ns )                    ; system0:u0|cpu:the_cpu|A_mem_baddr[18]                                                        ; system0:u0|cpu:the_cpu|A_slow_inst_result[23] ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.784 ns                  ; 9.259 ns                ;
; 0.527 ns                                ; 105.56 MHz ( period = 9.473 ns )                    ; system0:u0|cpu:the_cpu|A_mem_baddr[22]                                                        ; system0:u0|cpu:the_cpu|A_slow_inst_result[31] ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.784 ns                  ; 9.257 ns                ;
; 0.527 ns                                ; 105.56 MHz ( period = 9.473 ns )                    ; system0:u0|cpu:the_cpu|A_mem_baddr[22]                                                        ; system0:u0|cpu:the_cpu|A_slow_inst_result[17] ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.784 ns                  ; 9.257 ns                ;
; 0.529 ns                                ; 105.59 MHz ( period = 9.471 ns )                    ; system0:u0|cpu:the_cpu|A_mem_baddr[18]                                                        ; system0:u0|cpu:the_cpu|A_slow_inst_result[10] ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.758 ns                  ; 9.229 ns                ;
; 0.530 ns                                ; 105.60 MHz ( period = 9.470 ns )                    ; system0:u0|cpu:the_cpu|A_mem_baddr[14]                                                        ; system0:u0|cpu:the_cpu|d_readdata_d1[24]      ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.756 ns                  ; 9.226 ns                ;
; 0.531 ns                                ; 105.61 MHz ( period = 9.469 ns )                    ; system0:u0|cpu:the_cpu|A_mem_baddr[14]                                                        ; system0:u0|cpu:the_cpu|d_readdata_d1[8]       ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.756 ns                  ; 9.225 ns                ;
; 0.532 ns                                ; 105.62 MHz ( period = 9.468 ns )                    ; system0:u0|cpu:the_cpu|A_mem_baddr[14]                                                        ; system0:u0|cpu:the_cpu|A_slow_inst_result[3]  ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.762 ns                  ; 9.230 ns                ;
; 0.534 ns                                ; 105.64 MHz ( period = 9.466 ns )                    ; system0:u0|cpu:the_cpu|A_mem_baddr[22]                                                        ; system0:u0|cpu:the_cpu|A_slow_inst_result[27] ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.758 ns                  ; 9.224 ns                ;
; 0.540 ns                                ; 105.71 MHz ( period = 9.460 ns )                    ; system0:u0|cpu:the_cpu|A_mem_baddr[14]                                                        ; system0:u0|cpu:the_cpu|A_slow_inst_result[2]  ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.782 ns                  ; 9.242 ns                ;
; 0.541 ns                                ; 105.72 MHz ( period = 9.459 ns )                    ; system0:u0|cpu:the_cpu|A_mem_baddr[22]                                                        ; system0:u0|cpu:the_cpu|A_slow_inst_result[22] ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.784 ns                  ; 9.243 ns                ;
; 0.542 ns                                ; 105.73 MHz ( period = 9.458 ns )                    ; system0:u0|cpu:the_cpu|A_mem_baddr[22]                                                        ; system0:u0|cpu:the_cpu|A_slow_inst_result[21] ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.784 ns                  ; 9.242 ns                ;
; 0.543 ns                                ; 105.74 MHz ( period = 9.457 ns )                    ; system0:u0|cpu:the_cpu|A_mem_baddr[22]                                                        ; system0:u0|cpu:the_cpu|A_slow_inst_result[28] ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.784 ns                  ; 9.241 ns                ;
; 0.543 ns                                ; 105.74 MHz ( period = 9.457 ns )                    ; system0:u0|cpu:the_cpu|A_mem_baddr[22]                                                        ; system0:u0|cpu:the_cpu|A_slow_inst_result[23] ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.784 ns                  ; 9.241 ns                ;
; 0.544 ns                                ; 105.75 MHz ( period = 9.456 ns )                    ; system0:u0|cpu:the_cpu|A_mem_baddr[16]                                                        ; system0:u0|cpu:the_cpu|A_slow_inst_result[12] ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.755 ns                  ; 9.211 ns                ;
; 0.547 ns                                ; 105.79 MHz ( period = 9.453 ns )                    ; system0:u0|cpu:the_cpu|A_mem_baddr[22]                                                        ; system0:u0|cpu:the_cpu|A_slow_inst_result[10] ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.758 ns                  ; 9.211 ns                ;
; 0.549 ns                                ; 105.81 MHz ( period = 9.451 ns )                    ; system0:u0|cpu:the_cpu|A_mem_baddr[18]                                                        ; system0:u0|cpu:the_cpu|A_slow_inst_result[13] ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.766 ns                  ; 9.217 ns                ;
; 0.553 ns                                ; 105.85 MHz ( period = 9.447 ns )                    ; system0:u0|cpu:the_cpu|A_mem_baddr[18]                                                        ; system0:u0|cpu:the_cpu|A_slow_inst_result[29] ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.766 ns                  ; 9.213 ns                ;
; 0.553 ns                                ; 105.85 MHz ( period = 9.447 ns )                    ; system0:u0|cpu:the_cpu|A_mem_baddr[19]                                                        ; system0:u0|cpu:the_cpu|A_slow_inst_result[26] ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.783 ns                  ; 9.230 ns                ;
; 0.558 ns                                ; 105.91 MHz ( period = 9.442 ns )                    ; system0:u0|cpu:the_cpu|A_mem_baddr[13]                                                        ; system0:u0|cpu:the_cpu|A_slow_inst_result[12] ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.755 ns                  ; 9.197 ns                ;
; 0.567 ns                                ; 106.01 MHz ( period = 9.433 ns )                    ; system0:u0|cpu:the_cpu|A_mem_baddr[22]                                                        ; system0:u0|cpu:the_cpu|A_slow_inst_result[13] ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 10.000 ns                   ; 9.766 ns                  ; 9.199 ns                ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                                                                                               ;                                               ;                                              ;                                              ;                             ;                           ;                         ;
+-----------------------------------------+-----------------------------------------------------+-----------------------------------------------------------------------------------------------+-----------------------------------------------+----------------------------------------------+----------------------------------------------+-----------------------------+---------------------------+-------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'SDRAM_PLL:PLL1|altpll:altpll_component|_clk2'                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+-----------------------------------------+-----------------------------------------------------+-----------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------+----------------------------------------------+----------------------------------------------+-----------------------------+---------------------------+-------------------------+
; Slack                                   ; Actual fmax (period)                                ; From                                                                                          ; To                                                                                                                        ; From Clock                                   ; To Clock                                     ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+-----------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------+----------------------------------------------+----------------------------------------------+-----------------------------+---------------------------+-------------------------+
; 2.408 ns                                ; None                                                ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|slv_reg0[10] ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|inner_area_cfg[30] ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.781 ns                  ; 7.373 ns                ;
; 2.440 ns                                ; None                                                ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|slv_reg0[10] ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|inner_area_cfg[16] ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.781 ns                  ; 7.341 ns                ;
; 2.440 ns                                ; None                                                ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|slv_reg0[10] ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|inner_area_cfg[18] ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.781 ns                  ; 7.341 ns                ;
; 2.484 ns                                ; None                                                ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|slv_reg0[11] ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|inner_area_cfg[30] ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.781 ns                  ; 7.297 ns                ;
; 2.516 ns                                ; None                                                ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|slv_reg0[11] ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|inner_area_cfg[16] ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.781 ns                  ; 7.265 ns                ;
; 2.516 ns                                ; None                                                ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|slv_reg0[11] ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|inner_area_cfg[18] ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.781 ns                  ; 7.265 ns                ;
; 2.521 ns                                ; None                                                ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|slv_reg0[12] ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|inner_area_cfg[30] ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.781 ns                  ; 7.260 ns                ;
; 2.553 ns                                ; None                                                ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|slv_reg0[12] ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|inner_area_cfg[16] ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.781 ns                  ; 7.228 ns                ;
; 2.553 ns                                ; None                                                ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|slv_reg0[12] ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|inner_area_cfg[18] ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.781 ns                  ; 7.228 ns                ;
; 2.581 ns                                ; None                                                ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|slv_reg0[10] ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|inner_area_cfg[20] ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.781 ns                  ; 7.200 ns                ;
; 2.581 ns                                ; None                                                ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|slv_reg0[10] ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|inner_area_cfg[28] ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.781 ns                  ; 7.200 ns                ;
; 2.583 ns                                ; None                                                ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|slv_reg0[10] ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|inner_area_cfg[5]  ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.781 ns                  ; 7.198 ns                ;
; 2.583 ns                                ; None                                                ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|slv_reg0[10] ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|inner_area_cfg[19] ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.781 ns                  ; 7.198 ns                ;
; 2.584 ns                                ; None                                                ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|slv_reg0[10] ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|inner_area_cfg[23] ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.781 ns                  ; 7.197 ns                ;
; 2.585 ns                                ; None                                                ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|slv_reg0[10] ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|inner_area_cfg[2]  ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.781 ns                  ; 7.196 ns                ;
; 2.587 ns                                ; None                                                ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|slv_reg0[10] ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|inner_area_cfg[0]  ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.781 ns                  ; 7.194 ns                ;
; 2.589 ns                                ; None                                                ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|slv_reg0[10] ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|inner_area_cfg[3]  ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.781 ns                  ; 7.192 ns                ;
; 2.604 ns                                ; None                                                ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|slv_reg0[10] ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|inner_area_cfg[4]  ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.781 ns                  ; 7.177 ns                ;
; 2.604 ns                                ; None                                                ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|slv_reg0[10] ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|inner_area_cfg[8]  ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.781 ns                  ; 7.177 ns                ;
; 2.604 ns                                ; None                                                ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|slv_reg0[10] ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|inner_area_cfg[9]  ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.781 ns                  ; 7.177 ns                ;
; 2.607 ns                                ; None                                                ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|slv_reg0[10] ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|inner_area_cfg[1]  ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.781 ns                  ; 7.174 ns                ;
; 2.610 ns                                ; None                                                ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|slv_reg0[10] ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|inner_area_cfg[6]  ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.781 ns                  ; 7.171 ns                ;
; 2.610 ns                                ; None                                                ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|slv_reg0[10] ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|inner_area_cfg[26] ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.781 ns                  ; 7.171 ns                ;
; 2.611 ns                                ; None                                                ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|slv_reg0[10] ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|inner_area_cfg[7]  ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.781 ns                  ; 7.170 ns                ;
; 2.612 ns                                ; None                                                ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|slv_reg0[10] ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|inner_area_cfg[25] ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.781 ns                  ; 7.169 ns                ;
; 2.657 ns                                ; None                                                ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|slv_reg0[11] ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|inner_area_cfg[20] ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.781 ns                  ; 7.124 ns                ;
; 2.657 ns                                ; None                                                ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|slv_reg0[11] ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|inner_area_cfg[28] ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.781 ns                  ; 7.124 ns                ;
; 2.659 ns                                ; None                                                ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|slv_reg0[11] ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|inner_area_cfg[5]  ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.781 ns                  ; 7.122 ns                ;
; 2.659 ns                                ; None                                                ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|slv_reg0[11] ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|inner_area_cfg[19] ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.781 ns                  ; 7.122 ns                ;
; 2.660 ns                                ; None                                                ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|slv_reg0[11] ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|inner_area_cfg[23] ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.781 ns                  ; 7.121 ns                ;
; 2.661 ns                                ; None                                                ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|slv_reg0[11] ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|inner_area_cfg[2]  ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.781 ns                  ; 7.120 ns                ;
; 2.663 ns                                ; None                                                ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|slv_reg0[11] ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|inner_area_cfg[0]  ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.781 ns                  ; 7.118 ns                ;
; 2.665 ns                                ; None                                                ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|slv_reg0[11] ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|inner_area_cfg[3]  ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.781 ns                  ; 7.116 ns                ;
; 2.676 ns                                ; None                                                ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|slv_reg0[13] ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|inner_area_cfg[30] ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.781 ns                  ; 7.105 ns                ;
; 2.680 ns                                ; None                                                ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|slv_reg0[11] ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|inner_area_cfg[4]  ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.781 ns                  ; 7.101 ns                ;
; 2.680 ns                                ; None                                                ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|slv_reg0[11] ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|inner_area_cfg[8]  ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.781 ns                  ; 7.101 ns                ;
; 2.680 ns                                ; None                                                ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|slv_reg0[11] ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|inner_area_cfg[9]  ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.781 ns                  ; 7.101 ns                ;
; 2.683 ns                                ; None                                                ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|slv_reg0[11] ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|inner_area_cfg[1]  ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.781 ns                  ; 7.098 ns                ;
; 2.686 ns                                ; None                                                ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|slv_reg0[11] ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|inner_area_cfg[6]  ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.781 ns                  ; 7.095 ns                ;
; 2.686 ns                                ; None                                                ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|slv_reg0[11] ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|inner_area_cfg[26] ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.781 ns                  ; 7.095 ns                ;
; 2.687 ns                                ; None                                                ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|slv_reg0[11] ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|inner_area_cfg[7]  ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.781 ns                  ; 7.094 ns                ;
; 2.688 ns                                ; None                                                ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|slv_reg0[11] ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|inner_area_cfg[25] ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.781 ns                  ; 7.093 ns                ;
; 2.694 ns                                ; None                                                ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|slv_reg0[12] ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|inner_area_cfg[20] ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.781 ns                  ; 7.087 ns                ;
; 2.694 ns                                ; None                                                ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|slv_reg0[12] ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|inner_area_cfg[28] ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.781 ns                  ; 7.087 ns                ;
; 2.696 ns                                ; None                                                ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|slv_reg0[12] ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|inner_area_cfg[5]  ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.781 ns                  ; 7.085 ns                ;
; 2.696 ns                                ; None                                                ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|slv_reg0[12] ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|inner_area_cfg[19] ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.781 ns                  ; 7.085 ns                ;
; 2.697 ns                                ; None                                                ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|slv_reg0[12] ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|inner_area_cfg[23] ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.781 ns                  ; 7.084 ns                ;
; 2.698 ns                                ; None                                                ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|slv_reg0[12] ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|inner_area_cfg[2]  ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.781 ns                  ; 7.083 ns                ;
; 2.700 ns                                ; None                                                ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|slv_reg0[12] ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|inner_area_cfg[0]  ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.781 ns                  ; 7.081 ns                ;
; 2.702 ns                                ; None                                                ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|slv_reg0[12] ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|inner_area_cfg[3]  ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.781 ns                  ; 7.079 ns                ;
; 2.708 ns                                ; None                                                ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|slv_reg0[13] ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|inner_area_cfg[16] ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.781 ns                  ; 7.073 ns                ;
; 2.708 ns                                ; None                                                ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|slv_reg0[13] ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|inner_area_cfg[18] ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.781 ns                  ; 7.073 ns                ;
; 2.717 ns                                ; None                                                ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|slv_reg0[12] ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|inner_area_cfg[4]  ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.781 ns                  ; 7.064 ns                ;
; 2.717 ns                                ; None                                                ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|slv_reg0[12] ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|inner_area_cfg[8]  ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.781 ns                  ; 7.064 ns                ;
; 2.717 ns                                ; None                                                ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|slv_reg0[12] ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|inner_area_cfg[9]  ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.781 ns                  ; 7.064 ns                ;
; 2.720 ns                                ; None                                                ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|slv_reg0[12] ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|inner_area_cfg[1]  ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.781 ns                  ; 7.061 ns                ;
; 2.723 ns                                ; None                                                ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|slv_reg0[12] ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|inner_area_cfg[6]  ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.781 ns                  ; 7.058 ns                ;
; 2.723 ns                                ; None                                                ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|slv_reg0[12] ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|inner_area_cfg[26] ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.781 ns                  ; 7.058 ns                ;
; 2.724 ns                                ; None                                                ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|slv_reg0[12] ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|inner_area_cfg[7]  ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.781 ns                  ; 7.057 ns                ;
; 2.725 ns                                ; None                                                ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|slv_reg0[12] ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|inner_area_cfg[25] ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.781 ns                  ; 7.056 ns                ;
; 2.779 ns                                ; None                                                ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|slv_reg0[10] ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|inner_area_cfg[29] ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.780 ns                  ; 7.001 ns                ;
; 2.779 ns                                ; None                                                ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|slv_reg0[14] ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|inner_area_cfg[30] ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.781 ns                  ; 7.002 ns                ;
; 2.811 ns                                ; None                                                ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|slv_reg0[14] ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|inner_area_cfg[16] ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.781 ns                  ; 6.970 ns                ;
; 2.811 ns                                ; None                                                ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|slv_reg0[14] ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|inner_area_cfg[18] ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.781 ns                  ; 6.970 ns                ;
; 2.814 ns                                ; None                                                ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|slv_reg0[15] ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|inner_area_cfg[30] ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.781 ns                  ; 6.967 ns                ;
; 2.846 ns                                ; None                                                ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|slv_reg0[15] ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|inner_area_cfg[16] ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.781 ns                  ; 6.935 ns                ;
; 2.846 ns                                ; None                                                ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|slv_reg0[15] ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|inner_area_cfg[18] ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.781 ns                  ; 6.935 ns                ;
; 2.849 ns                                ; None                                                ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|slv_reg0[13] ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|inner_area_cfg[20] ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.781 ns                  ; 6.932 ns                ;
; 2.849 ns                                ; None                                                ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|slv_reg0[13] ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|inner_area_cfg[28] ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.781 ns                  ; 6.932 ns                ;
; 2.851 ns                                ; None                                                ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|slv_reg0[13] ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|inner_area_cfg[5]  ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.781 ns                  ; 6.930 ns                ;
; 2.851 ns                                ; None                                                ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|slv_reg0[13] ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|inner_area_cfg[19] ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.781 ns                  ; 6.930 ns                ;
; 2.852 ns                                ; None                                                ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|slv_reg0[13] ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|inner_area_cfg[23] ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.781 ns                  ; 6.929 ns                ;
; 2.853 ns                                ; None                                                ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|slv_reg0[13] ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|inner_area_cfg[2]  ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.781 ns                  ; 6.928 ns                ;
; 2.855 ns                                ; None                                                ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|slv_reg0[13] ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|inner_area_cfg[0]  ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.781 ns                  ; 6.926 ns                ;
; 2.855 ns                                ; None                                                ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|slv_reg0[11] ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|inner_area_cfg[29] ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.780 ns                  ; 6.925 ns                ;
; 2.857 ns                                ; None                                                ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|slv_reg0[13] ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|inner_area_cfg[3]  ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.781 ns                  ; 6.924 ns                ;
; 2.872 ns                                ; None                                                ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|slv_reg0[13] ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|inner_area_cfg[4]  ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.781 ns                  ; 6.909 ns                ;
; 2.872 ns                                ; None                                                ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|slv_reg0[13] ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|inner_area_cfg[8]  ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.781 ns                  ; 6.909 ns                ;
; 2.872 ns                                ; None                                                ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|slv_reg0[13] ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|inner_area_cfg[9]  ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.781 ns                  ; 6.909 ns                ;
; 2.875 ns                                ; None                                                ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|slv_reg0[13] ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|inner_area_cfg[1]  ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.781 ns                  ; 6.906 ns                ;
; 2.878 ns                                ; None                                                ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|slv_reg0[13] ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|inner_area_cfg[6]  ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.781 ns                  ; 6.903 ns                ;
; 2.878 ns                                ; None                                                ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|slv_reg0[13] ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|inner_area_cfg[26] ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.781 ns                  ; 6.903 ns                ;
; 2.879 ns                                ; None                                                ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|slv_reg0[13] ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|inner_area_cfg[7]  ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.781 ns                  ; 6.902 ns                ;
; 2.880 ns                                ; None                                                ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|slv_reg0[13] ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|inner_area_cfg[25] ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.781 ns                  ; 6.901 ns                ;
; 2.892 ns                                ; None                                                ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|slv_reg0[12] ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|inner_area_cfg[29] ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.780 ns                  ; 6.888 ns                ;
; 2.952 ns                                ; None                                                ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|slv_reg0[14] ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|inner_area_cfg[20] ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.781 ns                  ; 6.829 ns                ;
; 2.952 ns                                ; None                                                ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|slv_reg0[14] ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|inner_area_cfg[28] ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.781 ns                  ; 6.829 ns                ;
; 2.954 ns                                ; None                                                ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|slv_reg0[14] ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|inner_area_cfg[5]  ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.781 ns                  ; 6.827 ns                ;
; 2.954 ns                                ; None                                                ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|slv_reg0[14] ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|inner_area_cfg[19] ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.781 ns                  ; 6.827 ns                ;
; 2.955 ns                                ; None                                                ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|slv_reg0[14] ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|inner_area_cfg[23] ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.781 ns                  ; 6.826 ns                ;
; 2.956 ns                                ; None                                                ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|slv_reg0[14] ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|inner_area_cfg[2]  ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.781 ns                  ; 6.825 ns                ;
; 2.958 ns                                ; None                                                ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|slv_reg0[14] ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|inner_area_cfg[0]  ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.781 ns                  ; 6.823 ns                ;
; 2.960 ns                                ; None                                                ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|slv_reg0[14] ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|inner_area_cfg[3]  ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.781 ns                  ; 6.821 ns                ;
; 2.975 ns                                ; None                                                ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|slv_reg0[14] ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|inner_area_cfg[4]  ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.781 ns                  ; 6.806 ns                ;
; 2.975 ns                                ; None                                                ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|slv_reg0[14] ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|inner_area_cfg[8]  ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.781 ns                  ; 6.806 ns                ;
; 2.975 ns                                ; None                                                ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|slv_reg0[14] ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|inner_area_cfg[9]  ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.781 ns                  ; 6.806 ns                ;
; 2.978 ns                                ; None                                                ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|slv_reg0[14] ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|inner_area_cfg[1]  ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.781 ns                  ; 6.803 ns                ;
; 2.981 ns                                ; None                                                ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|slv_reg0[14] ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|inner_area_cfg[6]  ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.781 ns                  ; 6.800 ns                ;
; 2.981 ns                                ; None                                                ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|slv_reg0[14] ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|inner_area_cfg[26] ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.781 ns                  ; 6.800 ns                ;
; 2.982 ns                                ; None                                                ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|slv_reg0[14] ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|inner_area_cfg[7]  ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.781 ns                  ; 6.799 ns                ;
; 2.983 ns                                ; None                                                ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|slv_reg0[14] ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|inner_area_cfg[25] ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.781 ns                  ; 6.798 ns                ;
; 2.987 ns                                ; None                                                ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|slv_reg0[15] ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|inner_area_cfg[20] ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.781 ns                  ; 6.794 ns                ;
; 2.987 ns                                ; None                                                ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|slv_reg0[15] ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|inner_area_cfg[28] ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.781 ns                  ; 6.794 ns                ;
; 2.989 ns                                ; None                                                ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|slv_reg0[15] ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|inner_area_cfg[5]  ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.781 ns                  ; 6.792 ns                ;
; 2.989 ns                                ; None                                                ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|slv_reg0[15] ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|inner_area_cfg[19] ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.781 ns                  ; 6.792 ns                ;
; 2.990 ns                                ; None                                                ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|slv_reg0[15] ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|inner_area_cfg[23] ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.781 ns                  ; 6.791 ns                ;
; 2.991 ns                                ; None                                                ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|slv_reg0[15] ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|inner_area_cfg[2]  ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.781 ns                  ; 6.790 ns                ;
; 2.993 ns                                ; None                                                ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|slv_reg0[15] ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|inner_area_cfg[0]  ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.781 ns                  ; 6.788 ns                ;
; 2.995 ns                                ; None                                                ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|slv_reg0[15] ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|inner_area_cfg[3]  ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.781 ns                  ; 6.786 ns                ;
; 3.004 ns                                ; None                                                ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|slv_reg0[16] ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|inner_area_cfg[30] ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.781 ns                  ; 6.777 ns                ;
; 3.010 ns                                ; None                                                ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|slv_reg0[15] ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|inner_area_cfg[4]  ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.781 ns                  ; 6.771 ns                ;
; 3.010 ns                                ; None                                                ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|slv_reg0[15] ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|inner_area_cfg[8]  ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.781 ns                  ; 6.771 ns                ;
; 3.010 ns                                ; None                                                ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|slv_reg0[15] ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|inner_area_cfg[9]  ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.781 ns                  ; 6.771 ns                ;
; 3.013 ns                                ; None                                                ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|slv_reg0[15] ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|inner_area_cfg[1]  ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.781 ns                  ; 6.768 ns                ;
; 3.016 ns                                ; None                                                ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|slv_reg0[15] ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|inner_area_cfg[6]  ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.781 ns                  ; 6.765 ns                ;
; 3.016 ns                                ; None                                                ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|slv_reg0[15] ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|inner_area_cfg[26] ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.781 ns                  ; 6.765 ns                ;
; 3.017 ns                                ; None                                                ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|slv_reg0[15] ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|inner_area_cfg[7]  ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.781 ns                  ; 6.764 ns                ;
; 3.017 ns                                ; None                                                ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|slv_reg0[10] ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|inner_area_cfg[10] ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.780 ns                  ; 6.763 ns                ;
; 3.017 ns                                ; None                                                ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|slv_reg0[10] ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|inner_area_cfg[11] ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.780 ns                  ; 6.763 ns                ;
; 3.017 ns                                ; None                                                ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|slv_reg0[10] ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|inner_area_cfg[12] ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.780 ns                  ; 6.763 ns                ;
; 3.017 ns                                ; None                                                ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|slv_reg0[10] ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|inner_area_cfg[15] ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.780 ns                  ; 6.763 ns                ;
; 3.018 ns                                ; None                                                ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|slv_reg0[15] ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|inner_area_cfg[25] ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.781 ns                  ; 6.763 ns                ;
; 3.019 ns                                ; None                                                ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|slv_reg0[10] ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|inner_area_cfg[14] ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.780 ns                  ; 6.761 ns                ;
; 3.019 ns                                ; None                                                ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|slv_reg0[10] ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|inner_area_cfg[21] ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.780 ns                  ; 6.761 ns                ;
; 3.019 ns                                ; None                                                ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|slv_reg0[10] ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|inner_area_cfg[24] ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.780 ns                  ; 6.761 ns                ;
; 3.020 ns                                ; None                                                ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|slv_reg0[10] ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|inner_area_cfg[13] ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.780 ns                  ; 6.760 ns                ;
; 3.020 ns                                ; None                                                ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|slv_reg0[10] ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|inner_area_cfg[17] ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.780 ns                  ; 6.760 ns                ;
; 3.020 ns                                ; None                                                ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|slv_reg0[10] ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|inner_area_cfg[22] ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.780 ns                  ; 6.760 ns                ;
; 3.021 ns                                ; None                                                ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|slv_reg0[10] ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|inner_area_cfg[27] ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.780 ns                  ; 6.759 ns                ;
; 3.036 ns                                ; None                                                ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|slv_reg0[16] ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|inner_area_cfg[16] ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.781 ns                  ; 6.745 ns                ;
; 3.036 ns                                ; None                                                ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|slv_reg0[16] ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|inner_area_cfg[18] ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.781 ns                  ; 6.745 ns                ;
; 3.040 ns                                ; None                                                ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|slv_reg0[17] ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|inner_area_cfg[30] ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.781 ns                  ; 6.741 ns                ;
; 3.047 ns                                ; None                                                ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|slv_reg0[13] ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|inner_area_cfg[29] ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.780 ns                  ; 6.733 ns                ;
; 3.072 ns                                ; None                                                ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|slv_reg0[17] ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|inner_area_cfg[16] ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.781 ns                  ; 6.709 ns                ;
; 3.072 ns                                ; None                                                ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|slv_reg0[17] ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|inner_area_cfg[18] ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.781 ns                  ; 6.709 ns                ;
; 3.093 ns                                ; None                                                ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|slv_reg0[11] ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|inner_area_cfg[10] ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.780 ns                  ; 6.687 ns                ;
; 3.093 ns                                ; None                                                ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|slv_reg0[11] ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|inner_area_cfg[11] ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.780 ns                  ; 6.687 ns                ;
; 3.093 ns                                ; None                                                ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|slv_reg0[11] ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|inner_area_cfg[12] ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.780 ns                  ; 6.687 ns                ;
; 3.093 ns                                ; None                                                ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|slv_reg0[11] ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|inner_area_cfg[15] ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.780 ns                  ; 6.687 ns                ;
; 3.095 ns                                ; None                                                ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|slv_reg0[11] ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|inner_area_cfg[14] ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.780 ns                  ; 6.685 ns                ;
; 3.095 ns                                ; None                                                ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|slv_reg0[11] ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|inner_area_cfg[21] ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.780 ns                  ; 6.685 ns                ;
; 3.095 ns                                ; None                                                ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|slv_reg0[11] ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|inner_area_cfg[24] ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.780 ns                  ; 6.685 ns                ;
; 3.096 ns                                ; None                                                ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|slv_reg0[11] ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|inner_area_cfg[13] ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.780 ns                  ; 6.684 ns                ;
; 3.096 ns                                ; None                                                ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|slv_reg0[11] ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|inner_area_cfg[17] ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.780 ns                  ; 6.684 ns                ;
; 3.096 ns                                ; None                                                ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|slv_reg0[11] ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|inner_area_cfg[22] ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.780 ns                  ; 6.684 ns                ;
; 3.097 ns                                ; None                                                ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|slv_reg0[11] ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|inner_area_cfg[27] ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.780 ns                  ; 6.683 ns                ;
; 3.130 ns                                ; None                                                ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|slv_reg0[12] ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|inner_area_cfg[10] ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.780 ns                  ; 6.650 ns                ;
; 3.130 ns                                ; None                                                ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|slv_reg0[12] ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|inner_area_cfg[11] ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.780 ns                  ; 6.650 ns                ;
; 3.130 ns                                ; None                                                ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|slv_reg0[12] ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|inner_area_cfg[12] ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.780 ns                  ; 6.650 ns                ;
; 3.130 ns                                ; None                                                ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|slv_reg0[12] ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|inner_area_cfg[15] ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.780 ns                  ; 6.650 ns                ;
; 3.132 ns                                ; None                                                ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|slv_reg0[12] ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|inner_area_cfg[14] ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.780 ns                  ; 6.648 ns                ;
; 3.132 ns                                ; None                                                ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|slv_reg0[12] ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|inner_area_cfg[21] ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.780 ns                  ; 6.648 ns                ;
; 3.132 ns                                ; None                                                ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|slv_reg0[12] ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|inner_area_cfg[24] ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.780 ns                  ; 6.648 ns                ;
; 3.133 ns                                ; None                                                ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|slv_reg0[12] ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|inner_area_cfg[13] ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.780 ns                  ; 6.647 ns                ;
; 3.133 ns                                ; None                                                ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|slv_reg0[12] ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|inner_area_cfg[17] ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.780 ns                  ; 6.647 ns                ;
; 3.133 ns                                ; None                                                ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|slv_reg0[12] ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|inner_area_cfg[22] ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.780 ns                  ; 6.647 ns                ;
; 3.134 ns                                ; None                                                ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|slv_reg0[12] ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|inner_area_cfg[27] ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.780 ns                  ; 6.646 ns                ;
; 3.150 ns                                ; None                                                ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|slv_reg0[14] ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|inner_area_cfg[29] ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.780 ns                  ; 6.630 ns                ;
; 3.150 ns                                ; None                                                ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|slv_reg0[18] ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|inner_area_cfg[30] ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.781 ns                  ; 6.631 ns                ;
; 3.177 ns                                ; None                                                ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|slv_reg0[16] ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|inner_area_cfg[20] ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.781 ns                  ; 6.604 ns                ;
; 3.177 ns                                ; None                                                ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|slv_reg0[16] ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|inner_area_cfg[28] ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.781 ns                  ; 6.604 ns                ;
; 3.179 ns                                ; None                                                ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|slv_reg0[16] ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|inner_area_cfg[5]  ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.781 ns                  ; 6.602 ns                ;
; 3.179 ns                                ; None                                                ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|slv_reg0[16] ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|inner_area_cfg[19] ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.781 ns                  ; 6.602 ns                ;
; 3.180 ns                                ; None                                                ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|slv_reg0[16] ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|inner_area_cfg[23] ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.781 ns                  ; 6.601 ns                ;
; 3.181 ns                                ; None                                                ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|slv_reg0[16] ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|inner_area_cfg[2]  ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.781 ns                  ; 6.600 ns                ;
; 3.182 ns                                ; None                                                ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|slv_reg0[18] ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|inner_area_cfg[16] ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.781 ns                  ; 6.599 ns                ;
; 3.182 ns                                ; None                                                ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|slv_reg0[18] ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|inner_area_cfg[18] ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.781 ns                  ; 6.599 ns                ;
; 3.183 ns                                ; None                                                ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|slv_reg0[16] ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|inner_area_cfg[0]  ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.781 ns                  ; 6.598 ns                ;
; 3.185 ns                                ; None                                                ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|slv_reg0[16] ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|inner_area_cfg[3]  ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.781 ns                  ; 6.596 ns                ;
; 3.185 ns                                ; None                                                ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|slv_reg0[15] ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|inner_area_cfg[29] ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.780 ns                  ; 6.595 ns                ;
; 3.191 ns                                ; None                                                ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|slv_reg0[1]  ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|inner_area_cfg[30] ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.781 ns                  ; 6.590 ns                ;
; 3.192 ns                                ; None                                                ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|slv_reg1[1]  ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|inner_area_cfg[30] ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.781 ns                  ; 6.589 ns                ;
; 3.200 ns                                ; None                                                ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|slv_reg0[16] ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|inner_area_cfg[4]  ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.781 ns                  ; 6.581 ns                ;
; 3.200 ns                                ; None                                                ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|slv_reg0[16] ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|inner_area_cfg[8]  ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.781 ns                  ; 6.581 ns                ;
; 3.200 ns                                ; None                                                ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|slv_reg0[16] ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|inner_area_cfg[9]  ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.781 ns                  ; 6.581 ns                ;
; 3.203 ns                                ; None                                                ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|slv_reg0[16] ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|inner_area_cfg[1]  ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.781 ns                  ; 6.578 ns                ;
; 3.206 ns                                ; None                                                ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|slv_reg0[16] ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|inner_area_cfg[6]  ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.781 ns                  ; 6.575 ns                ;
; 3.206 ns                                ; None                                                ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|slv_reg0[16] ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|inner_area_cfg[26] ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.781 ns                  ; 6.575 ns                ;
; 3.207 ns                                ; None                                                ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|slv_reg0[16] ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|inner_area_cfg[7]  ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.781 ns                  ; 6.574 ns                ;
; 3.208 ns                                ; None                                                ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|slv_reg0[16] ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|inner_area_cfg[25] ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.781 ns                  ; 6.573 ns                ;
; 3.209 ns                                ; None                                                ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|slv_reg1[2]  ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|inner_area_cfg[30] ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.781 ns                  ; 6.572 ns                ;
; 3.213 ns                                ; None                                                ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|slv_reg0[17] ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|inner_area_cfg[20] ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.781 ns                  ; 6.568 ns                ;
; 3.213 ns                                ; None                                                ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|slv_reg0[17] ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|inner_area_cfg[28] ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.781 ns                  ; 6.568 ns                ;
; 3.215 ns                                ; None                                                ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|slv_reg0[17] ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|inner_area_cfg[5]  ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.781 ns                  ; 6.566 ns                ;
; 3.215 ns                                ; None                                                ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|slv_reg0[17] ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|inner_area_cfg[19] ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.781 ns                  ; 6.566 ns                ;
; 3.216 ns                                ; None                                                ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|slv_reg0[17] ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|inner_area_cfg[23] ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.781 ns                  ; 6.565 ns                ;
; 3.217 ns                                ; None                                                ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|slv_reg0[17] ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|inner_area_cfg[2]  ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.781 ns                  ; 6.564 ns                ;
; 3.219 ns                                ; None                                                ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|slv_reg0[17] ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|inner_area_cfg[0]  ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.781 ns                  ; 6.562 ns                ;
; 3.221 ns                                ; None                                                ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|slv_reg0[17] ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|inner_area_cfg[3]  ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.781 ns                  ; 6.560 ns                ;
; 3.223 ns                                ; None                                                ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|slv_reg0[1]  ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|inner_area_cfg[16] ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.781 ns                  ; 6.558 ns                ;
; 3.223 ns                                ; None                                                ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|slv_reg0[1]  ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|inner_area_cfg[18] ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.781 ns                  ; 6.558 ns                ;
; 3.224 ns                                ; None                                                ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|slv_reg1[1]  ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|inner_area_cfg[16] ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.781 ns                  ; 6.557 ns                ;
; 3.224 ns                                ; None                                                ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|slv_reg1[1]  ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|inner_area_cfg[18] ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.781 ns                  ; 6.557 ns                ;
; 3.236 ns                                ; None                                                ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|slv_reg0[17] ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|inner_area_cfg[4]  ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.781 ns                  ; 6.545 ns                ;
; 3.236 ns                                ; None                                                ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|slv_reg0[17] ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|inner_area_cfg[8]  ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.781 ns                  ; 6.545 ns                ;
; 3.236 ns                                ; None                                                ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|slv_reg0[17] ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|inner_area_cfg[9]  ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.781 ns                  ; 6.545 ns                ;
; 3.239 ns                                ; None                                                ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|slv_reg0[17] ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|inner_area_cfg[1]  ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.781 ns                  ; 6.542 ns                ;
; 3.241 ns                                ; None                                                ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|slv_reg1[2]  ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|inner_area_cfg[16] ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.781 ns                  ; 6.540 ns                ;
; 3.241 ns                                ; None                                                ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|slv_reg1[2]  ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|inner_area_cfg[18] ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.781 ns                  ; 6.540 ns                ;
; 3.242 ns                                ; None                                                ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|slv_reg0[17] ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|inner_area_cfg[6]  ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 10.000 ns                   ; 9.781 ns                  ; 6.539 ns                ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                                                                                               ;                                                                                                                           ;                                              ;                                              ;                             ;                           ;                         ;
+-----------------------------------------+-----------------------------------------------------+-----------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------+----------------------------------------------+----------------------------------------------+-----------------------------+---------------------------+-------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'CLOCK_50'                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+-----------------------------------------+-----------------------------------------------------+--------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------+----------------------------------------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack                                   ; Actual fmax (period)                                ; From                                                                                                   ; To                                                                                                         ; From Clock                                   ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+--------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------+----------------------------------------------+----------+-----------------------------+---------------------------+-------------------------+
; 0.687 ns                                ; None                                                ; system0:u0|system0_clock_0:the_system0_clock_0|system0_clock_0_slave_FSM:slave_FSM|slave_read_request  ; system0:u0|system0_clock_0:the_system0_clock_0|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; CLOCK_50 ; 2.358 ns                    ; 2.173 ns                  ; 1.486 ns                ;
; 0.893 ns                                ; None                                                ; system0:u0|system0_clock_1:the_system0_clock_1|system0_clock_1_slave_FSM:slave_FSM|slave_write_request ; system0:u0|system0_clock_1:the_system0_clock_1|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; CLOCK_50 ; 2.358 ns                    ; 2.162 ns                  ; 1.269 ns                ;
; 0.933 ns                                ; None                                                ; system0:u0|system0_clock_1:the_system0_clock_1|system0_clock_1_slave_FSM:slave_FSM|slave_read_request  ; system0:u0|system0_clock_1:the_system0_clock_1|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; CLOCK_50 ; 2.358 ns                    ; 2.162 ns                  ; 1.229 ns                ;
; 11.090 ns                               ; 112.23 MHz ( period = 8.910 ns )                    ; system0:u0|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|rd_address            ; system0:u0|sdram:the_sdram|m_addr[6]                                                                       ; CLOCK_50                                     ; CLOCK_50 ; 20.000 ns                   ; 19.502 ns                 ; 8.412 ns                ;
; 11.361 ns                               ; 115.75 MHz ( period = 8.639 ns )                    ; system0:u0|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|rd_address            ; system0:u0|sdram:the_sdram|m_addr[1]                                                                       ; CLOCK_50                                     ; CLOCK_50 ; 20.000 ns                   ; 19.512 ns                 ; 8.151 ns                ;
; 11.407 ns                               ; 116.37 MHz ( period = 8.593 ns )                    ; system0:u0|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|rd_address            ; system0:u0|sdram:the_sdram|m_addr[0]                                                                       ; CLOCK_50                                     ; CLOCK_50 ; 20.000 ns                   ; 19.512 ns                 ; 8.105 ns                ;
; 11.549 ns                               ; 118.33 MHz ( period = 8.451 ns )                    ; system0:u0|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|rd_address            ; system0:u0|sdram:the_sdram|m_addr[2]                                                                       ; CLOCK_50                                     ; CLOCK_50 ; 20.000 ns                   ; 19.512 ns                 ; 7.963 ns                ;
; 11.688 ns                               ; 120.31 MHz ( period = 8.312 ns )                    ; system0:u0|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|entry_1[36]           ; system0:u0|sdram:the_sdram|m_addr[6]                                                                       ; CLOCK_50                                     ; CLOCK_50 ; 20.000 ns                   ; 19.485 ns                 ; 7.797 ns                ;
; 11.783 ns                               ; 121.70 MHz ( period = 8.217 ns )                    ; system0:u0|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|rd_address            ; system0:u0|sdram:the_sdram|m_addr[7]                                                                       ; CLOCK_50                                     ; CLOCK_50 ; 20.000 ns                   ; 19.513 ns                 ; 7.730 ns                ;
; 11.884 ns                               ; 123.21 MHz ( period = 8.116 ns )                    ; system0:u0|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|entry_0[27]           ; system0:u0|sdram:the_sdram|m_addr[6]                                                                       ; CLOCK_50                                     ; CLOCK_50 ; 20.000 ns                   ; 19.485 ns                 ; 7.601 ns                ;
; 11.959 ns                               ; 124.36 MHz ( period = 8.041 ns )                    ; system0:u0|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|entry_1[36]           ; system0:u0|sdram:the_sdram|m_addr[1]                                                                       ; CLOCK_50                                     ; CLOCK_50 ; 20.000 ns                   ; 19.495 ns                 ; 7.536 ns                ;
; 11.985 ns                               ; 124.77 MHz ( period = 8.015 ns )                    ; system0:u0|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|entry_1[40]           ; system0:u0|sdram:the_sdram|m_addr[6]                                                                       ; CLOCK_50                                     ; CLOCK_50 ; 20.000 ns                   ; 19.483 ns                 ; 7.498 ns                ;
; 12.005 ns                               ; 125.08 MHz ( period = 7.995 ns )                    ; system0:u0|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|entry_1[36]           ; system0:u0|sdram:the_sdram|m_addr[0]                                                                       ; CLOCK_50                                     ; CLOCK_50 ; 20.000 ns                   ; 19.495 ns                 ; 7.490 ns                ;
; 12.032 ns                               ; 125.50 MHz ( period = 7.968 ns )                    ; system0:u0|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|entry_0[36]           ; system0:u0|sdram:the_sdram|m_addr[6]                                                                       ; CLOCK_50                                     ; CLOCK_50 ; 20.000 ns                   ; 19.486 ns                 ; 7.454 ns                ;
; 12.066 ns                               ; 126.04 MHz ( period = 7.934 ns )                    ; system0:u0|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|entry_1[30]           ; system0:u0|sdram:the_sdram|m_addr[6]                                                                       ; CLOCK_50                                     ; CLOCK_50 ; 20.000 ns                   ; 19.489 ns                 ; 7.423 ns                ;
; 12.070 ns                               ; 126.10 MHz ( period = 7.930 ns )                    ; system0:u0|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|entry_1[38]           ; system0:u0|sdram:the_sdram|m_addr[6]                                                                       ; CLOCK_50                                     ; CLOCK_50 ; 20.000 ns                   ; 19.483 ns                 ; 7.413 ns                ;
; 12.097 ns                               ; 126.53 MHz ( period = 7.903 ns )                    ; system0:u0|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|entry_0[31]           ; system0:u0|sdram:the_sdram|m_addr[6]                                                                       ; CLOCK_50                                     ; CLOCK_50 ; 20.000 ns                   ; 19.489 ns                 ; 7.392 ns                ;
; 12.117 ns                               ; 126.86 MHz ( period = 7.883 ns )                    ; system0:u0|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|entry_1[35]           ; system0:u0|sdram:the_sdram|m_addr[6]                                                                       ; CLOCK_50                                     ; CLOCK_50 ; 20.000 ns                   ; 19.499 ns                 ; 7.382 ns                ;
; 12.134 ns                               ; 127.13 MHz ( period = 7.866 ns )                    ; system0:u0|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|rd_address            ; system0:u0|sdram:the_sdram|m_addr[3]                                                                       ; CLOCK_50                                     ; CLOCK_50 ; 20.000 ns                   ; 19.502 ns                 ; 7.368 ns                ;
; 12.135 ns                               ; 127.15 MHz ( period = 7.865 ns )                    ; system0:u0|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|entry_1[29]           ; system0:u0|sdram:the_sdram|m_addr[6]                                                                       ; CLOCK_50                                     ; CLOCK_50 ; 20.000 ns                   ; 19.485 ns                 ; 7.350 ns                ;
; 12.147 ns                               ; 127.34 MHz ( period = 7.853 ns )                    ; system0:u0|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|entry_1[36]           ; system0:u0|sdram:the_sdram|m_addr[2]                                                                       ; CLOCK_50                                     ; CLOCK_50 ; 20.000 ns                   ; 19.495 ns                 ; 7.348 ns                ;
; 12.155 ns                               ; 127.47 MHz ( period = 7.845 ns )                    ; system0:u0|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|entry_0[27]           ; system0:u0|sdram:the_sdram|m_addr[1]                                                                       ; CLOCK_50                                     ; CLOCK_50 ; 20.000 ns                   ; 19.495 ns                 ; 7.340 ns                ;
; 12.197 ns                               ; 128.16 MHz ( period = 7.803 ns )                    ; system0:u0|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|entry_0[30]           ; system0:u0|sdram:the_sdram|m_addr[6]                                                                       ; CLOCK_50                                     ; CLOCK_50 ; 20.000 ns                   ; 19.489 ns                 ; 7.292 ns                ;
; 12.201 ns                               ; 128.22 MHz ( period = 7.799 ns )                    ; system0:u0|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|entry_0[27]           ; system0:u0|sdram:the_sdram|m_addr[0]                                                                       ; CLOCK_50                                     ; CLOCK_50 ; 20.000 ns                   ; 19.495 ns                 ; 7.294 ns                ;
; 12.225 ns                               ; 128.62 MHz ( period = 7.775 ns )                    ; system0:u0|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|entry_1[31]           ; system0:u0|sdram:the_sdram|m_addr[6]                                                                       ; CLOCK_50                                     ; CLOCK_50 ; 20.000 ns                   ; 19.489 ns                 ; 7.264 ns                ;
; 12.254 ns                               ; 129.10 MHz ( period = 7.746 ns )                    ; system0:u0|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|entry_0[40]           ; system0:u0|sdram:the_sdram|m_addr[6]                                                                       ; CLOCK_50                                     ; CLOCK_50 ; 20.000 ns                   ; 19.482 ns                 ; 7.228 ns                ;
; 12.256 ns                               ; 129.13 MHz ( period = 7.744 ns )                    ; system0:u0|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|entry_1[40]           ; system0:u0|sdram:the_sdram|m_addr[1]                                                                       ; CLOCK_50                                     ; CLOCK_50 ; 20.000 ns                   ; 19.493 ns                 ; 7.237 ns                ;
; 12.284 ns                               ; 129.60 MHz ( period = 7.716 ns )                    ; system0:u0|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|entry_1[27]           ; system0:u0|sdram:the_sdram|m_addr[6]                                                                       ; CLOCK_50                                     ; CLOCK_50 ; 20.000 ns                   ; 19.485 ns                 ; 7.201 ns                ;
; 12.288 ns                               ; 129.67 MHz ( period = 7.712 ns )                    ; system0:u0|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|rd_address            ; system0:u0|sdram:the_sdram|m_dqm[0]                                                                        ; CLOCK_50                                     ; CLOCK_50 ; 20.000 ns                   ; 19.546 ns                 ; 7.258 ns                ;
; 12.302 ns                               ; 129.90 MHz ( period = 7.698 ns )                    ; system0:u0|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|entry_1[40]           ; system0:u0|sdram:the_sdram|m_addr[0]                                                                       ; CLOCK_50                                     ; CLOCK_50 ; 20.000 ns                   ; 19.493 ns                 ; 7.191 ns                ;
; 12.303 ns                               ; 129.92 MHz ( period = 7.697 ns )                    ; system0:u0|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|entry_0[36]           ; system0:u0|sdram:the_sdram|m_addr[1]                                                                       ; CLOCK_50                                     ; CLOCK_50 ; 20.000 ns                   ; 19.496 ns                 ; 7.193 ns                ;
; 12.304 ns                               ; 129.94 MHz ( period = 7.696 ns )                    ; system0:u0|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|rd_address            ; system0:u0|sdram:the_sdram|m_dqm[1]                                                                        ; CLOCK_50                                     ; CLOCK_50 ; 20.000 ns                   ; 19.546 ns                 ; 7.242 ns                ;
; 12.325 ns                               ; 130.29 MHz ( period = 7.675 ns )                    ; system0:u0|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|entry_1[37]           ; system0:u0|sdram:the_sdram|m_addr[6]                                                                       ; CLOCK_50                                     ; CLOCK_50 ; 20.000 ns                   ; 19.485 ns                 ; 7.160 ns                ;
; 12.337 ns                               ; 130.50 MHz ( period = 7.663 ns )                    ; system0:u0|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|entry_1[30]           ; system0:u0|sdram:the_sdram|m_addr[1]                                                                       ; CLOCK_50                                     ; CLOCK_50 ; 20.000 ns                   ; 19.499 ns                 ; 7.162 ns                ;
; 12.341 ns                               ; 130.57 MHz ( period = 7.659 ns )                    ; system0:u0|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|entry_1[38]           ; system0:u0|sdram:the_sdram|m_addr[1]                                                                       ; CLOCK_50                                     ; CLOCK_50 ; 20.000 ns                   ; 19.493 ns                 ; 7.152 ns                ;
; 12.343 ns                               ; 130.60 MHz ( period = 7.657 ns )                    ; system0:u0|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|entry_0[27]           ; system0:u0|sdram:the_sdram|m_addr[2]                                                                       ; CLOCK_50                                     ; CLOCK_50 ; 20.000 ns                   ; 19.495 ns                 ; 7.152 ns                ;
; 12.349 ns                               ; 130.70 MHz ( period = 7.651 ns )                    ; system0:u0|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|entry_0[36]           ; system0:u0|sdram:the_sdram|m_addr[0]                                                                       ; CLOCK_50                                     ; CLOCK_50 ; 20.000 ns                   ; 19.496 ns                 ; 7.147 ns                ;
; 12.368 ns                               ; 131.03 MHz ( period = 7.632 ns )                    ; system0:u0|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|entry_0[31]           ; system0:u0|sdram:the_sdram|m_addr[1]                                                                       ; CLOCK_50                                     ; CLOCK_50 ; 20.000 ns                   ; 19.499 ns                 ; 7.131 ns                ;
; 12.373 ns                               ; 131.11 MHz ( period = 7.627 ns )                    ; system0:u0|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|rd_address            ; system0:u0|sdram:the_sdram|m_next.000001000                                                                ; CLOCK_50                                     ; CLOCK_50 ; 20.000 ns                   ; 19.781 ns                 ; 7.408 ns                ;
; 12.373 ns                               ; 131.11 MHz ( period = 7.627 ns )                    ; system0:u0|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|rd_address            ; system0:u0|sdram:the_sdram|m_next.000010000                                                                ; CLOCK_50                                     ; CLOCK_50 ; 20.000 ns                   ; 19.781 ns                 ; 7.408 ns                ;
; 12.374 ns                               ; 131.13 MHz ( period = 7.626 ns )                    ; system0:u0|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|rd_address            ; system0:u0|sdram:the_sdram|m_data[12]                                                                      ; CLOCK_50                                     ; CLOCK_50 ; 20.000 ns                   ; 19.542 ns                 ; 7.168 ns                ;
; 12.381 ns                               ; 131.25 MHz ( period = 7.619 ns )                    ; system0:u0|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|entry_1[36]           ; system0:u0|sdram:the_sdram|m_addr[7]                                                                       ; CLOCK_50                                     ; CLOCK_50 ; 20.000 ns                   ; 19.496 ns                 ; 7.115 ns                ;
; 12.383 ns                               ; 131.29 MHz ( period = 7.617 ns )                    ; system0:u0|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|entry_1[30]           ; system0:u0|sdram:the_sdram|m_addr[0]                                                                       ; CLOCK_50                                     ; CLOCK_50 ; 20.000 ns                   ; 19.499 ns                 ; 7.116 ns                ;
; 12.387 ns                               ; 131.35 MHz ( period = 7.613 ns )                    ; system0:u0|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|entry_1[38]           ; system0:u0|sdram:the_sdram|m_addr[0]                                                                       ; CLOCK_50                                     ; CLOCK_50 ; 20.000 ns                   ; 19.493 ns                 ; 7.106 ns                ;
; 12.388 ns                               ; 131.37 MHz ( period = 7.612 ns )                    ; system0:u0|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|entry_1[35]           ; system0:u0|sdram:the_sdram|m_addr[1]                                                                       ; CLOCK_50                                     ; CLOCK_50 ; 20.000 ns                   ; 19.509 ns                 ; 7.121 ns                ;
; 12.393 ns                               ; 131.46 MHz ( period = 7.607 ns )                    ; system0:u0|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|entry_1[33]           ; system0:u0|sdram:the_sdram|m_addr[6]                                                                       ; CLOCK_50                                     ; CLOCK_50 ; 20.000 ns                   ; 19.485 ns                 ; 7.092 ns                ;
; 12.401 ns                               ; 131.60 MHz ( period = 7.599 ns )                    ; system0:u0|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|rd_address            ; system0:u0|sdram:the_sdram|m_data[4]                                                                       ; CLOCK_50                                     ; CLOCK_50 ; 20.000 ns                   ; 19.531 ns                 ; 7.130 ns                ;
; 12.402 ns                               ; 131.61 MHz ( period = 7.598 ns )                    ; system0:u0|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|entry_0[38]           ; system0:u0|sdram:the_sdram|m_addr[6]                                                                       ; CLOCK_50                                     ; CLOCK_50 ; 20.000 ns                   ; 19.482 ns                 ; 7.080 ns                ;
; 12.406 ns                               ; 131.68 MHz ( period = 7.594 ns )                    ; system0:u0|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|entry_1[29]           ; system0:u0|sdram:the_sdram|m_addr[1]                                                                       ; CLOCK_50                                     ; CLOCK_50 ; 20.000 ns                   ; 19.495 ns                 ; 7.089 ns                ;
; 12.414 ns                               ; 131.82 MHz ( period = 7.586 ns )                    ; system0:u0|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|entry_0[31]           ; system0:u0|sdram:the_sdram|m_addr[0]                                                                       ; CLOCK_50                                     ; CLOCK_50 ; 20.000 ns                   ; 19.499 ns                 ; 7.085 ns                ;
; 12.434 ns                               ; 132.17 MHz ( period = 7.566 ns )                    ; system0:u0|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|entry_1[35]           ; system0:u0|sdram:the_sdram|m_addr[0]                                                                       ; CLOCK_50                                     ; CLOCK_50 ; 20.000 ns                   ; 19.509 ns                 ; 7.075 ns                ;
; 12.444 ns                               ; 132.35 MHz ( period = 7.556 ns )                    ; system0:u0|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|entry_1[40]           ; system0:u0|sdram:the_sdram|m_addr[2]                                                                       ; CLOCK_50                                     ; CLOCK_50 ; 20.000 ns                   ; 19.493 ns                 ; 7.049 ns                ;
; 12.452 ns                               ; 132.49 MHz ( period = 7.548 ns )                    ; system0:u0|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|entry_1[29]           ; system0:u0|sdram:the_sdram|m_addr[0]                                                                       ; CLOCK_50                                     ; CLOCK_50 ; 20.000 ns                   ; 19.495 ns                 ; 7.043 ns                ;
; 12.456 ns                               ; 132.56 MHz ( period = 7.544 ns )                    ; system0:u0|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|entry_0[37]           ; system0:u0|sdram:the_sdram|m_addr[6]                                                                       ; CLOCK_50                                     ; CLOCK_50 ; 20.000 ns                   ; 19.485 ns                 ; 7.029 ns                ;
; 12.468 ns                               ; 132.77 MHz ( period = 7.532 ns )                    ; system0:u0|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|entry_0[30]           ; system0:u0|sdram:the_sdram|m_addr[1]                                                                       ; CLOCK_50                                     ; CLOCK_50 ; 20.000 ns                   ; 19.499 ns                 ; 7.031 ns                ;
; 12.476 ns                               ; 132.91 MHz ( period = 7.524 ns )                    ; system0:u0|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|entry_1[34]           ; system0:u0|sdram:the_sdram|m_addr[6]                                                                       ; CLOCK_50                                     ; CLOCK_50 ; 20.000 ns                   ; 19.490 ns                 ; 7.014 ns                ;
; 12.491 ns                               ; 133.17 MHz ( period = 7.509 ns )                    ; system0:u0|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|entry_0[36]           ; system0:u0|sdram:the_sdram|m_addr[2]                                                                       ; CLOCK_50                                     ; CLOCK_50 ; 20.000 ns                   ; 19.496 ns                 ; 7.005 ns                ;
; 12.496 ns                               ; 133.26 MHz ( period = 7.504 ns )                    ; system0:u0|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|entry_1[31]           ; system0:u0|sdram:the_sdram|m_addr[1]                                                                       ; CLOCK_50                                     ; CLOCK_50 ; 20.000 ns                   ; 19.499 ns                 ; 7.003 ns                ;
; 12.497 ns                               ; 133.28 MHz ( period = 7.503 ns )                    ; system0:u0|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|rd_address            ; system0:u0|sdram:the_sdram|m_data[13]                                                                      ; CLOCK_50                                     ; CLOCK_50 ; 20.000 ns                   ; 19.542 ns                 ; 7.045 ns                ;
; 12.500 ns                               ; 133.33 MHz ( period = 7.500 ns )                    ; system0:u0|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|rd_address            ; system0:u0|sdram:the_sdram|m_data[7]                                                                       ; CLOCK_50                                     ; CLOCK_50 ; 20.000 ns                   ; 19.537 ns                 ; 7.037 ns                ;
; 12.504 ns                               ; 133.40 MHz ( period = 7.496 ns )                    ; system0:u0|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|rd_address            ; system0:u0|sdram:the_sdram|m_data[9]                                                                       ; CLOCK_50                                     ; CLOCK_50 ; 20.000 ns                   ; 19.537 ns                 ; 7.033 ns                ;
; 12.511 ns                               ; 133.53 MHz ( period = 7.489 ns )                    ; system0:u0|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|rd_address            ; system0:u0|sdram:the_sdram|m_data[10]                                                                      ; CLOCK_50                                     ; CLOCK_50 ; 20.000 ns                   ; 19.537 ns                 ; 7.026 ns                ;
; 12.514 ns                               ; 133.58 MHz ( period = 7.486 ns )                    ; system0:u0|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|entry_0[30]           ; system0:u0|sdram:the_sdram|m_addr[0]                                                                       ; CLOCK_50                                     ; CLOCK_50 ; 20.000 ns                   ; 19.499 ns                 ; 6.985 ns                ;
; 12.525 ns                               ; 133.78 MHz ( period = 7.475 ns )                    ; system0:u0|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|entry_1[30]           ; system0:u0|sdram:the_sdram|m_addr[2]                                                                       ; CLOCK_50                                     ; CLOCK_50 ; 20.000 ns                   ; 19.499 ns                 ; 6.974 ns                ;
; 12.525 ns                               ; 133.78 MHz ( period = 7.475 ns )                    ; system0:u0|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|entry_0[40]           ; system0:u0|sdram:the_sdram|m_addr[1]                                                                       ; CLOCK_50                                     ; CLOCK_50 ; 20.000 ns                   ; 19.492 ns                 ; 6.967 ns                ;
; 12.527 ns                               ; 133.82 MHz ( period = 7.473 ns )                    ; system0:u0|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|rd_address            ; system0:u0|sdram:the_sdram|m_data[15]                                                                      ; CLOCK_50                                     ; CLOCK_50 ; 20.000 ns                   ; 19.546 ns                 ; 7.019 ns                ;
; 12.528 ns                               ; 133.83 MHz ( period = 7.472 ns )                    ; system0:u0|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|rd_address            ; system0:u0|sdram:the_sdram|m_data[11]                                                                      ; CLOCK_50                                     ; CLOCK_50 ; 20.000 ns                   ; 19.542 ns                 ; 7.014 ns                ;
; 12.529 ns                               ; 133.85 MHz ( period = 7.471 ns )                    ; system0:u0|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|entry_1[38]           ; system0:u0|sdram:the_sdram|m_addr[2]                                                                       ; CLOCK_50                                     ; CLOCK_50 ; 20.000 ns                   ; 19.493 ns                 ; 6.964 ns                ;
; 12.530 ns                               ; 133.87 MHz ( period = 7.470 ns )                    ; system0:u0|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|rd_address            ; system0:u0|sdram:the_sdram|m_data[3]                                                                       ; CLOCK_50                                     ; CLOCK_50 ; 20.000 ns                   ; 19.531 ns                 ; 7.001 ns                ;
; 12.531 ns                               ; 133.89 MHz ( period = 7.469 ns )                    ; system0:u0|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|entry_0[28]           ; system0:u0|sdram:the_sdram|m_addr[6]                                                                       ; CLOCK_50                                     ; CLOCK_50 ; 20.000 ns                   ; 19.499 ns                 ; 6.968 ns                ;
; 12.531 ns                               ; 133.89 MHz ( period = 7.469 ns )                    ; system0:u0|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|rd_address            ; system0:u0|sdram:the_sdram|m_addr[4]                                                                       ; CLOCK_50                                     ; CLOCK_50 ; 20.000 ns                   ; 19.502 ns                 ; 6.971 ns                ;
; 12.534 ns                               ; 133.94 MHz ( period = 7.466 ns )                    ; system0:u0|sdram:the_sdram|active_addr[20]                                                             ; system0:u0|sdram:the_sdram|m_addr[6]                                                                       ; CLOCK_50                                     ; CLOCK_50 ; 20.000 ns                   ; 19.482 ns                 ; 6.948 ns                ;
; 12.537 ns                               ; 133.99 MHz ( period = 7.463 ns )                    ; system0:u0|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|rd_address            ; system0:u0|sdram:the_sdram|m_data[14]                                                                      ; CLOCK_50                                     ; CLOCK_50 ; 20.000 ns                   ; 19.542 ns                 ; 7.005 ns                ;
; 12.542 ns                               ; 134.08 MHz ( period = 7.458 ns )                    ; system0:u0|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|entry_1[31]           ; system0:u0|sdram:the_sdram|m_addr[0]                                                                       ; CLOCK_50                                     ; CLOCK_50 ; 20.000 ns                   ; 19.499 ns                 ; 6.957 ns                ;
; 12.555 ns                               ; 134.32 MHz ( period = 7.445 ns )                    ; system0:u0|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|entry_1[27]           ; system0:u0|sdram:the_sdram|m_addr[1]                                                                       ; CLOCK_50                                     ; CLOCK_50 ; 20.000 ns                   ; 19.495 ns                 ; 6.940 ns                ;
; 12.556 ns                               ; 134.34 MHz ( period = 7.444 ns )                    ; system0:u0|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|entry_0[35]           ; system0:u0|sdram:the_sdram|m_addr[6]                                                                       ; CLOCK_50                                     ; CLOCK_50 ; 20.000 ns                   ; 19.499 ns                 ; 6.943 ns                ;
; 12.556 ns                               ; 134.34 MHz ( period = 7.444 ns )                    ; system0:u0|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|entry_0[31]           ; system0:u0|sdram:the_sdram|m_addr[2]                                                                       ; CLOCK_50                                     ; CLOCK_50 ; 20.000 ns                   ; 19.499 ns                 ; 6.943 ns                ;
; 12.571 ns                               ; 134.61 MHz ( period = 7.429 ns )                    ; system0:u0|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|entry_0[40]           ; system0:u0|sdram:the_sdram|m_addr[0]                                                                       ; CLOCK_50                                     ; CLOCK_50 ; 20.000 ns                   ; 19.492 ns                 ; 6.921 ns                ;
; 12.576 ns                               ; 134.70 MHz ( period = 7.424 ns )                    ; system0:u0|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|entry_1[35]           ; system0:u0|sdram:the_sdram|m_addr[2]                                                                       ; CLOCK_50                                     ; CLOCK_50 ; 20.000 ns                   ; 19.509 ns                 ; 6.933 ns                ;
; 12.577 ns                               ; 134.72 MHz ( period = 7.423 ns )                    ; system0:u0|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|entry_0[27]           ; system0:u0|sdram:the_sdram|m_addr[7]                                                                       ; CLOCK_50                                     ; CLOCK_50 ; 20.000 ns                   ; 19.496 ns                 ; 6.919 ns                ;
; 12.577 ns                               ; 134.72 MHz ( period = 7.423 ns )                    ; system0:u0|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|rd_address            ; system0:u0|sdram:the_sdram|m_data[1]                                                                       ; CLOCK_50                                     ; CLOCK_50 ; 20.000 ns                   ; 19.523 ns                 ; 6.946 ns                ;
; 12.586 ns                               ; 134.88 MHz ( period = 7.414 ns )                    ; system0:u0|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|rd_address            ; system0:u0|sdram:the_sdram|m_data[0]                                                                       ; CLOCK_50                                     ; CLOCK_50 ; 20.000 ns                   ; 19.523 ns                 ; 6.937 ns                ;
; 12.594 ns                               ; 135.03 MHz ( period = 7.406 ns )                    ; system0:u0|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|entry_1[29]           ; system0:u0|sdram:the_sdram|m_addr[2]                                                                       ; CLOCK_50                                     ; CLOCK_50 ; 20.000 ns                   ; 19.495 ns                 ; 6.901 ns                ;
; 12.596 ns                               ; 135.06 MHz ( period = 7.404 ns )                    ; system0:u0|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|entry_1[37]           ; system0:u0|sdram:the_sdram|m_addr[1]                                                                       ; CLOCK_50                                     ; CLOCK_50 ; 20.000 ns                   ; 19.495 ns                 ; 6.899 ns                ;
; 12.596 ns                               ; 135.06 MHz ( period = 7.404 ns )                    ; system0:u0|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|rd_address            ; system0:u0|sdram:the_sdram|m_data[2]                                                                       ; CLOCK_50                                     ; CLOCK_50 ; 20.000 ns                   ; 19.523 ns                 ; 6.927 ns                ;
; 12.597 ns                               ; 135.08 MHz ( period = 7.403 ns )                    ; system0:u0|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|rd_address            ; system0:u0|sdram:the_sdram|m_data[5]                                                                       ; CLOCK_50                                     ; CLOCK_50 ; 20.000 ns                   ; 19.531 ns                 ; 6.934 ns                ;
; 12.601 ns                               ; 135.15 MHz ( period = 7.399 ns )                    ; system0:u0|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|entry_1[27]           ; system0:u0|sdram:the_sdram|m_addr[0]                                                                       ; CLOCK_50                                     ; CLOCK_50 ; 20.000 ns                   ; 19.495 ns                 ; 6.894 ns                ;
; 12.603 ns                               ; 135.19 MHz ( period = 7.397 ns )                    ; system0:u0|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|entry_0[34]           ; system0:u0|sdram:the_sdram|m_addr[6]                                                                       ; CLOCK_50                                     ; CLOCK_50 ; 20.000 ns                   ; 19.490 ns                 ; 6.887 ns                ;
; 12.630 ns                               ; 135.69 MHz ( period = 7.370 ns )                    ; system0:u0|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|rd_address            ; system0:u0|sdram:the_sdram|m_cmd[1]                                                                        ; CLOCK_50                                     ; CLOCK_50 ; 20.000 ns                   ; 19.550 ns                 ; 6.920 ns                ;
; 12.636 ns                               ; 135.80 MHz ( period = 7.364 ns )                    ; system0:u0|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|rd_address            ; system0:u0|sdram:the_sdram|active_rnw                                                                      ; CLOCK_50                                     ; CLOCK_50 ; 20.000 ns                   ; 19.806 ns                 ; 7.170 ns                ;
; 12.636 ns                               ; 135.80 MHz ( period = 7.364 ns )                    ; system0:u0|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|rd_address            ; system0:u0|sdram:the_sdram|active_addr[20]                                                                 ; CLOCK_50                                     ; CLOCK_50 ; 20.000 ns                   ; 19.806 ns                 ; 7.170 ns                ;
; 12.642 ns                               ; 135.91 MHz ( period = 7.358 ns )                    ; system0:u0|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|entry_1[37]           ; system0:u0|sdram:the_sdram|m_addr[0]                                                                       ; CLOCK_50                                     ; CLOCK_50 ; 20.000 ns                   ; 19.495 ns                 ; 6.853 ns                ;
; 12.656 ns                               ; 136.17 MHz ( period = 7.344 ns )                    ; system0:u0|sdram:the_sdram|active_addr[12]                                                             ; system0:u0|sdram:the_sdram|m_addr[6]                                                                       ; CLOCK_50                                     ; CLOCK_50 ; 20.000 ns                   ; 19.496 ns                 ; 6.840 ns                ;
; 12.656 ns                               ; 136.17 MHz ( period = 7.344 ns )                    ; system0:u0|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|entry_0[30]           ; system0:u0|sdram:the_sdram|m_addr[2]                                                                       ; CLOCK_50                                     ; CLOCK_50 ; 20.000 ns                   ; 19.499 ns                 ; 6.843 ns                ;
; 12.664 ns                               ; 136.31 MHz ( period = 7.336 ns )                    ; system0:u0|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|entry_1[33]           ; system0:u0|sdram:the_sdram|m_addr[1]                                                                       ; CLOCK_50                                     ; CLOCK_50 ; 20.000 ns                   ; 19.495 ns                 ; 6.831 ns                ;
; 12.666 ns                               ; 136.35 MHz ( period = 7.334 ns )                    ; system0:u0|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|entry_1[28]           ; system0:u0|sdram:the_sdram|m_addr[6]                                                                       ; CLOCK_50                                     ; CLOCK_50 ; 20.000 ns                   ; 19.499 ns                 ; 6.833 ns                ;
; 12.667 ns                               ; 136.37 MHz ( period = 7.333 ns )                    ; system0:u0|sdram:the_sdram|active_addr[18]                                                             ; system0:u0|sdram:the_sdram|m_addr[6]                                                                       ; CLOCK_50                                     ; CLOCK_50 ; 20.000 ns                   ; 19.496 ns                 ; 6.829 ns                ;
; 12.668 ns                               ; 136.39 MHz ( period = 7.332 ns )                    ; system0:u0|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|entry_0[39]           ; system0:u0|sdram:the_sdram|m_addr[6]                                                                       ; CLOCK_50                                     ; CLOCK_50 ; 20.000 ns                   ; 19.498 ns                 ; 6.830 ns                ;
; 12.672 ns                               ; 136.46 MHz ( period = 7.328 ns )                    ; system0:u0|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|entry_0[33]           ; system0:u0|sdram:the_sdram|m_addr[6]                                                                       ; CLOCK_50                                     ; CLOCK_50 ; 20.000 ns                   ; 19.486 ns                 ; 6.814 ns                ;
; 12.673 ns                               ; 136.48 MHz ( period = 7.327 ns )                    ; system0:u0|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|entry_0[38]           ; system0:u0|sdram:the_sdram|m_addr[1]                                                                       ; CLOCK_50                                     ; CLOCK_50 ; 20.000 ns                   ; 19.492 ns                 ; 6.819 ns                ;
; 12.678 ns                               ; 136.57 MHz ( period = 7.322 ns )                    ; system0:u0|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|entry_1[40]           ; system0:u0|sdram:the_sdram|m_addr[7]                                                                       ; CLOCK_50                                     ; CLOCK_50 ; 20.000 ns                   ; 19.494 ns                 ; 6.816 ns                ;
; 12.684 ns                               ; 136.69 MHz ( period = 7.316 ns )                    ; system0:u0|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|entry_1[31]           ; system0:u0|sdram:the_sdram|m_addr[2]                                                                       ; CLOCK_50                                     ; CLOCK_50 ; 20.000 ns                   ; 19.499 ns                 ; 6.815 ns                ;
; 12.710 ns                               ; 137.17 MHz ( period = 7.290 ns )                    ; system0:u0|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|entry_1[33]           ; system0:u0|sdram:the_sdram|m_addr[0]                                                                       ; CLOCK_50                                     ; CLOCK_50 ; 20.000 ns                   ; 19.495 ns                 ; 6.785 ns                ;
; 12.713 ns                               ; 137.23 MHz ( period = 7.287 ns )                    ; system0:u0|sdram:the_sdram|active_cs_n                                                                 ; system0:u0|sdram:the_sdram|m_addr[6]                                                                       ; CLOCK_50                                     ; CLOCK_50 ; 20.000 ns                   ; 19.508 ns                 ; 6.795 ns                ;
; 12.713 ns                               ; 137.23 MHz ( period = 7.287 ns )                    ; system0:u0|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|entry_0[40]           ; system0:u0|sdram:the_sdram|m_addr[2]                                                                       ; CLOCK_50                                     ; CLOCK_50 ; 20.000 ns                   ; 19.492 ns                 ; 6.779 ns                ;
; 12.719 ns                               ; 137.34 MHz ( period = 7.281 ns )                    ; system0:u0|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|entry_0[38]           ; system0:u0|sdram:the_sdram|m_addr[0]                                                                       ; CLOCK_50                                     ; CLOCK_50 ; 20.000 ns                   ; 19.492 ns                 ; 6.773 ns                ;
; 12.723 ns                               ; 137.42 MHz ( period = 7.277 ns )                    ; system0:u0|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|entry_0[32]           ; system0:u0|sdram:the_sdram|m_addr[6]                                                                       ; CLOCK_50                                     ; CLOCK_50 ; 20.000 ns                   ; 19.499 ns                 ; 6.776 ns                ;
; 12.725 ns                               ; 137.46 MHz ( period = 7.275 ns )                    ; system0:u0|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|entry_0[36]           ; system0:u0|sdram:the_sdram|m_addr[7]                                                                       ; CLOCK_50                                     ; CLOCK_50 ; 20.000 ns                   ; 19.497 ns                 ; 6.772 ns                ;
; 12.727 ns                               ; 137.49 MHz ( period = 7.273 ns )                    ; system0:u0|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|entry_0[37]           ; system0:u0|sdram:the_sdram|m_addr[1]                                                                       ; CLOCK_50                                     ; CLOCK_50 ; 20.000 ns                   ; 19.495 ns                 ; 6.768 ns                ;
; 12.728 ns                               ; 137.51 MHz ( period = 7.272 ns )                    ; system0:u0|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|entry_0[29]           ; system0:u0|sdram:the_sdram|m_addr[6]                                                                       ; CLOCK_50                                     ; CLOCK_50 ; 20.000 ns                   ; 19.486 ns                 ; 6.758 ns                ;
; 12.732 ns                               ; 137.59 MHz ( period = 7.268 ns )                    ; system0:u0|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|entry_1[36]           ; system0:u0|sdram:the_sdram|m_addr[3]                                                                       ; CLOCK_50                                     ; CLOCK_50 ; 20.000 ns                   ; 19.485 ns                 ; 6.753 ns                ;
; 12.743 ns                               ; 137.80 MHz ( period = 7.257 ns )                    ; system0:u0|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|entry_1[27]           ; system0:u0|sdram:the_sdram|m_addr[2]                                                                       ; CLOCK_50                                     ; CLOCK_50 ; 20.000 ns                   ; 19.495 ns                 ; 6.752 ns                ;
; 12.747 ns                               ; 137.87 MHz ( period = 7.253 ns )                    ; system0:u0|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|entry_1[34]           ; system0:u0|sdram:the_sdram|m_addr[1]                                                                       ; CLOCK_50                                     ; CLOCK_50 ; 20.000 ns                   ; 19.500 ns                 ; 6.753 ns                ;
; 12.759 ns                               ; 138.10 MHz ( period = 7.241 ns )                    ; system0:u0|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|entry_1[30]           ; system0:u0|sdram:the_sdram|m_addr[7]                                                                       ; CLOCK_50                                     ; CLOCK_50 ; 20.000 ns                   ; 19.500 ns                 ; 6.741 ns                ;
; 12.763 ns                               ; 138.18 MHz ( period = 7.237 ns )                    ; system0:u0|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|entry_1[38]           ; system0:u0|sdram:the_sdram|m_addr[7]                                                                       ; CLOCK_50                                     ; CLOCK_50 ; 20.000 ns                   ; 19.494 ns                 ; 6.731 ns                ;
; 12.773 ns                               ; 138.37 MHz ( period = 7.227 ns )                    ; system0:u0|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|entry_0[37]           ; system0:u0|sdram:the_sdram|m_addr[0]                                                                       ; CLOCK_50                                     ; CLOCK_50 ; 20.000 ns                   ; 19.495 ns                 ; 6.722 ns                ;
; 12.774 ns                               ; 138.39 MHz ( period = 7.226 ns )                    ; system0:u0|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|rd_address            ; system0:u0|sdram:the_sdram|m_data[6]                                                                       ; CLOCK_50                                     ; CLOCK_50 ; 20.000 ns                   ; 19.531 ns                 ; 6.757 ns                ;
; 12.775 ns                               ; 138.41 MHz ( period = 7.225 ns )                    ; system0:u0|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|entry_1[26]           ; system0:u0|sdram:the_sdram|m_addr[6]                                                                       ; CLOCK_50                                     ; CLOCK_50 ; 20.000 ns                   ; 19.499 ns                 ; 6.724 ns                ;
; 12.784 ns                               ; 138.58 MHz ( period = 7.216 ns )                    ; system0:u0|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|entry_1[37]           ; system0:u0|sdram:the_sdram|m_addr[2]                                                                       ; CLOCK_50                                     ; CLOCK_50 ; 20.000 ns                   ; 19.495 ns                 ; 6.711 ns                ;
; 12.787 ns                               ; 138.64 MHz ( period = 7.213 ns )                    ; system0:u0|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|rd_address            ; system0:u0|sdram:the_sdram|m_data[8]                                                                       ; CLOCK_50                                     ; CLOCK_50 ; 20.000 ns                   ; 19.537 ns                 ; 6.750 ns                ;
; 12.790 ns                               ; 138.70 MHz ( period = 7.210 ns )                    ; system0:u0|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|entry_0[31]           ; system0:u0|sdram:the_sdram|m_addr[7]                                                                       ; CLOCK_50                                     ; CLOCK_50 ; 20.000 ns                   ; 19.500 ns                 ; 6.710 ns                ;
; 12.793 ns                               ; 138.75 MHz ( period = 7.207 ns )                    ; system0:u0|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|entry_1[34]           ; system0:u0|sdram:the_sdram|m_addr[0]                                                                       ; CLOCK_50                                     ; CLOCK_50 ; 20.000 ns                   ; 19.500 ns                 ; 6.707 ns                ;
; 12.796 ns                               ; 138.81 MHz ( period = 7.204 ns )                    ; system0:u0|sdram:the_sdram|active_rnw                                                                  ; system0:u0|sdram:the_sdram|m_addr[6]                                                                       ; CLOCK_50                                     ; CLOCK_50 ; 20.000 ns                   ; 19.482 ns                 ; 6.686 ns                ;
; 12.799 ns                               ; 138.87 MHz ( period = 7.201 ns )                    ; system0:u0|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|entry_1[39]           ; system0:u0|sdram:the_sdram|m_addr[6]                                                                       ; CLOCK_50                                     ; CLOCK_50 ; 20.000 ns                   ; 19.498 ns                 ; 6.699 ns                ;
; 12.802 ns                               ; 138.93 MHz ( period = 7.198 ns )                    ; system0:u0|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|entry_0[28]           ; system0:u0|sdram:the_sdram|m_addr[1]                                                                       ; CLOCK_50                                     ; CLOCK_50 ; 20.000 ns                   ; 19.509 ns                 ; 6.707 ns                ;
; 12.805 ns                               ; 138.99 MHz ( period = 7.195 ns )                    ; system0:u0|sdram:the_sdram|active_addr[20]                                                             ; system0:u0|sdram:the_sdram|m_addr[1]                                                                       ; CLOCK_50                                     ; CLOCK_50 ; 20.000 ns                   ; 19.492 ns                 ; 6.687 ns                ;
; 12.810 ns                               ; 139.08 MHz ( period = 7.190 ns )                    ; system0:u0|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|entry_1[35]           ; system0:u0|sdram:the_sdram|m_addr[7]                                                                       ; CLOCK_50                                     ; CLOCK_50 ; 20.000 ns                   ; 19.510 ns                 ; 6.700 ns                ;
; 12.827 ns                               ; 139.41 MHz ( period = 7.173 ns )                    ; system0:u0|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|entry_0[35]           ; system0:u0|sdram:the_sdram|m_addr[1]                                                                       ; CLOCK_50                                     ; CLOCK_50 ; 20.000 ns                   ; 19.509 ns                 ; 6.682 ns                ;
; 12.828 ns                               ; 139.43 MHz ( period = 7.172 ns )                    ; system0:u0|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|entry_1[29]           ; system0:u0|sdram:the_sdram|m_addr[7]                                                                       ; CLOCK_50                                     ; CLOCK_50 ; 20.000 ns                   ; 19.496 ns                 ; 6.668 ns                ;
; 12.829 ns                               ; 139.45 MHz ( period = 7.171 ns )                    ; system0:u0|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|rd_address            ; system0:u0|sdram:the_sdram|m_addr[5]                                                                       ; CLOCK_50                                     ; CLOCK_50 ; 20.000 ns                   ; 19.502 ns                 ; 6.673 ns                ;
; 12.834 ns                               ; 139.55 MHz ( period = 7.166 ns )                    ; system0:u0|sdram:the_sdram|active_addr[10]                                                             ; system0:u0|sdram:the_sdram|m_addr[6]                                                                       ; CLOCK_50                                     ; CLOCK_50 ; 20.000 ns                   ; 19.501 ns                 ; 6.667 ns                ;
; 12.848 ns                               ; 139.82 MHz ( period = 7.152 ns )                    ; system0:u0|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|entry_0[28]           ; system0:u0|sdram:the_sdram|m_addr[0]                                                                       ; CLOCK_50                                     ; CLOCK_50 ; 20.000 ns                   ; 19.509 ns                 ; 6.661 ns                ;
; 12.851 ns                               ; 139.88 MHz ( period = 7.149 ns )                    ; system0:u0|sdram:the_sdram|active_addr[20]                                                             ; system0:u0|sdram:the_sdram|m_addr[0]                                                                       ; CLOCK_50                                     ; CLOCK_50 ; 20.000 ns                   ; 19.492 ns                 ; 6.641 ns                ;
; 12.851 ns                               ; 139.88 MHz ( period = 7.149 ns )                    ; system0:u0|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|rd_address            ; system0:u0|sdram:the_sdram|active_addr[6]                                                                  ; CLOCK_50                                     ; CLOCK_50 ; 20.000 ns                   ; 19.802 ns                 ; 6.951 ns                ;
; 12.851 ns                               ; 139.88 MHz ( period = 7.149 ns )                    ; system0:u0|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|rd_address            ; system0:u0|sdram:the_sdram|active_addr[2]                                                                  ; CLOCK_50                                     ; CLOCK_50 ; 20.000 ns                   ; 19.802 ns                 ; 6.951 ns                ;
; 12.851 ns                               ; 139.88 MHz ( period = 7.149 ns )                    ; system0:u0|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|rd_address            ; system0:u0|sdram:the_sdram|active_addr[1]                                                                  ; CLOCK_50                                     ; CLOCK_50 ; 20.000 ns                   ; 19.802 ns                 ; 6.951 ns                ;
; 12.851 ns                               ; 139.88 MHz ( period = 7.149 ns )                    ; system0:u0|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|rd_address            ; system0:u0|sdram:the_sdram|active_addr[0]                                                                  ; CLOCK_50                                     ; CLOCK_50 ; 20.000 ns                   ; 19.802 ns                 ; 6.951 ns                ;
; 12.851 ns                               ; 139.88 MHz ( period = 7.149 ns )                    ; system0:u0|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|rd_address            ; system0:u0|sdram:the_sdram|active_addr[11]                                                                 ; CLOCK_50                                     ; CLOCK_50 ; 20.000 ns                   ; 19.802 ns                 ; 6.951 ns                ;
; 12.852 ns                               ; 139.90 MHz ( period = 7.148 ns )                    ; system0:u0|sdram:the_sdram|active_addr[17]                                                             ; system0:u0|sdram:the_sdram|m_addr[6]                                                                       ; CLOCK_50                                     ; CLOCK_50 ; 20.000 ns                   ; 19.501 ns                 ; 6.649 ns                ;
; 12.852 ns                               ; 139.90 MHz ( period = 7.148 ns )                    ; system0:u0|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|entry_1[33]           ; system0:u0|sdram:the_sdram|m_addr[2]                                                                       ; CLOCK_50                                     ; CLOCK_50 ; 20.000 ns                   ; 19.495 ns                 ; 6.643 ns                ;
; 12.858 ns                               ; 140.02 MHz ( period = 7.142 ns )                    ; system0:u0|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|entry_1[32]           ; system0:u0|sdram:the_sdram|m_addr[6]                                                                       ; CLOCK_50                                     ; CLOCK_50 ; 20.000 ns                   ; 19.499 ns                 ; 6.641 ns                ;
; 12.861 ns                               ; 140.08 MHz ( period = 7.139 ns )                    ; system0:u0|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|entry_0[38]           ; system0:u0|sdram:the_sdram|m_addr[2]                                                                       ; CLOCK_50                                     ; CLOCK_50 ; 20.000 ns                   ; 19.492 ns                 ; 6.631 ns                ;
; 12.863 ns                               ; 140.11 MHz ( period = 7.137 ns )                    ; system0:u0|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|rd_address            ; system0:u0|sdram:the_sdram|active_data[14]                                                                 ; CLOCK_50                                     ; CLOCK_50 ; 20.000 ns                   ; 19.778 ns                 ; 6.915 ns                ;
; 12.863 ns                               ; 140.11 MHz ( period = 7.137 ns )                    ; system0:u0|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|rd_address            ; system0:u0|sdram:the_sdram|active_data[12]                                                                 ; CLOCK_50                                     ; CLOCK_50 ; 20.000 ns                   ; 19.778 ns                 ; 6.915 ns                ;
; 12.863 ns                               ; 140.11 MHz ( period = 7.137 ns )                    ; system0:u0|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|rd_address            ; system0:u0|sdram:the_sdram|active_data[10]                                                                 ; CLOCK_50                                     ; CLOCK_50 ; 20.000 ns                   ; 19.778 ns                 ; 6.915 ns                ;
; 12.863 ns                               ; 140.11 MHz ( period = 7.137 ns )                    ; system0:u0|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|rd_address            ; system0:u0|sdram:the_sdram|active_data[15]                                                                 ; CLOCK_50                                     ; CLOCK_50 ; 20.000 ns                   ; 19.778 ns                 ; 6.915 ns                ;
; 12.866 ns                               ; 140.17 MHz ( period = 7.134 ns )                    ; system0:u0|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|rd_address            ; system0:u0|sdram:the_sdram|m_bank[0]                                                                       ; CLOCK_50                                     ; CLOCK_50 ; 20.000 ns                   ; 19.550 ns                 ; 6.684 ns                ;
; 12.868 ns                               ; 140.21 MHz ( period = 7.132 ns )                    ; system0:u0|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|rd_address            ; system0:u0|sdram:the_sdram|active_dqm[1]                                                                   ; CLOCK_50                                     ; CLOCK_50 ; 20.000 ns                   ; 19.781 ns                 ; 6.913 ns                ;
; 12.868 ns                               ; 140.21 MHz ( period = 7.132 ns )                    ; system0:u0|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|rd_address            ; system0:u0|sdram:the_sdram|active_dqm[0]                                                                   ; CLOCK_50                                     ; CLOCK_50 ; 20.000 ns                   ; 19.781 ns                 ; 6.913 ns                ;
; 12.868 ns                               ; 140.21 MHz ( period = 7.132 ns )                    ; system0:u0|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|rd_address            ; system0:u0|sdram:the_sdram|active_data[5]                                                                  ; CLOCK_50                                     ; CLOCK_50 ; 20.000 ns                   ; 19.781 ns                 ; 6.913 ns                ;
; 12.868 ns                               ; 140.21 MHz ( period = 7.132 ns )                    ; system0:u0|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|rd_address            ; system0:u0|sdram:the_sdram|active_data[4]                                                                  ; CLOCK_50                                     ; CLOCK_50 ; 20.000 ns                   ; 19.781 ns                 ; 6.913 ns                ;
; 12.868 ns                               ; 140.21 MHz ( period = 7.132 ns )                    ; system0:u0|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|rd_address            ; system0:u0|sdram:the_sdram|active_data[1]                                                                  ; CLOCK_50                                     ; CLOCK_50 ; 20.000 ns                   ; 19.781 ns                 ; 6.913 ns                ;
; 12.868 ns                               ; 140.21 MHz ( period = 7.132 ns )                    ; system0:u0|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|rd_address            ; system0:u0|sdram:the_sdram|active_data[0]                                                                  ; CLOCK_50                                     ; CLOCK_50 ; 20.000 ns                   ; 19.781 ns                 ; 6.913 ns                ;
; 12.868 ns                               ; 140.21 MHz ( period = 7.132 ns )                    ; system0:u0|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|rd_address            ; system0:u0|sdram:the_sdram|active_data[3]                                                                  ; CLOCK_50                                     ; CLOCK_50 ; 20.000 ns                   ; 19.781 ns                 ; 6.913 ns                ;
; 12.868 ns                               ; 140.21 MHz ( period = 7.132 ns )                    ; system0:u0|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|rd_address            ; system0:u0|sdram:the_sdram|active_data[2]                                                                  ; CLOCK_50                                     ; CLOCK_50 ; 20.000 ns                   ; 19.781 ns                 ; 6.913 ns                ;
; 12.871 ns                               ; 140.27 MHz ( period = 7.129 ns )                    ; system0:u0|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|rd_address            ; system0:u0|sdram:the_sdram|active_data[13]                                                                 ; CLOCK_50                                     ; CLOCK_50 ; 20.000 ns                   ; 19.780 ns                 ; 6.909 ns                ;
; 12.871 ns                               ; 140.27 MHz ( period = 7.129 ns )                    ; system0:u0|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|rd_address            ; system0:u0|sdram:the_sdram|active_data[11]                                                                 ; CLOCK_50                                     ; CLOCK_50 ; 20.000 ns                   ; 19.780 ns                 ; 6.909 ns                ;
; 12.871 ns                               ; 140.27 MHz ( period = 7.129 ns )                    ; system0:u0|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|rd_address            ; system0:u0|sdram:the_sdram|active_data[9]                                                                  ; CLOCK_50                                     ; CLOCK_50 ; 20.000 ns                   ; 19.780 ns                 ; 6.909 ns                ;
; 12.871 ns                               ; 140.27 MHz ( period = 7.129 ns )                    ; system0:u0|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|rd_address            ; system0:u0|sdram:the_sdram|active_data[8]                                                                  ; CLOCK_50                                     ; CLOCK_50 ; 20.000 ns                   ; 19.780 ns                 ; 6.909 ns                ;
; 12.871 ns                               ; 140.27 MHz ( period = 7.129 ns )                    ; system0:u0|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|rd_address            ; system0:u0|sdram:the_sdram|active_data[7]                                                                  ; CLOCK_50                                     ; CLOCK_50 ; 20.000 ns                   ; 19.780 ns                 ; 6.909 ns                ;
; 12.871 ns                               ; 140.27 MHz ( period = 7.129 ns )                    ; system0:u0|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|rd_address            ; system0:u0|sdram:the_sdram|active_data[6]                                                                  ; CLOCK_50                                     ; CLOCK_50 ; 20.000 ns                   ; 19.780 ns                 ; 6.909 ns                ;
; 12.873 ns                               ; 140.31 MHz ( period = 7.127 ns )                    ; system0:u0|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|entry_0[35]           ; system0:u0|sdram:the_sdram|m_addr[0]                                                                       ; CLOCK_50                                     ; CLOCK_50 ; 20.000 ns                   ; 19.509 ns                 ; 6.636 ns                ;
; 12.873 ns                               ; 140.31 MHz ( period = 7.127 ns )                    ; system0:u0|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|rd_address            ; system0:u0|sdram:the_sdram|active_addr[7]                                                                  ; CLOCK_50                                     ; CLOCK_50 ; 20.000 ns                   ; 19.792 ns                 ; 6.919 ns                ;
; 12.873 ns                               ; 140.31 MHz ( period = 7.127 ns )                    ; system0:u0|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|rd_address            ; system0:u0|sdram:the_sdram|active_addr[16]                                                                 ; CLOCK_50                                     ; CLOCK_50 ; 20.000 ns                   ; 19.792 ns                 ; 6.919 ns                ;
; 12.873 ns                               ; 140.31 MHz ( period = 7.127 ns )                    ; system0:u0|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|rd_address            ; system0:u0|sdram:the_sdram|active_addr[15]                                                                 ; CLOCK_50                                     ; CLOCK_50 ; 20.000 ns                   ; 19.792 ns                 ; 6.919 ns                ;
; 12.873 ns                               ; 140.31 MHz ( period = 7.127 ns )                    ; system0:u0|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|rd_address            ; system0:u0|sdram:the_sdram|active_addr[18]                                                                 ; CLOCK_50                                     ; CLOCK_50 ; 20.000 ns                   ; 19.792 ns                 ; 6.919 ns                ;
; 12.873 ns                               ; 140.31 MHz ( period = 7.127 ns )                    ; system0:u0|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|rd_address            ; system0:u0|sdram:the_sdram|active_addr[12]                                                                 ; CLOCK_50                                     ; CLOCK_50 ; 20.000 ns                   ; 19.792 ns                 ; 6.919 ns                ;
; 12.874 ns                               ; 140.33 MHz ( period = 7.126 ns )                    ; system0:u0|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|entry_0[34]           ; system0:u0|sdram:the_sdram|m_addr[1]                                                                       ; CLOCK_50                                     ; CLOCK_50 ; 20.000 ns                   ; 19.500 ns                 ; 6.626 ns                ;
; 12.886 ns                               ; 140.57 MHz ( period = 7.114 ns )                    ; system0:u0|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|entry_1[36]           ; system0:u0|sdram:the_sdram|m_dqm[0]                                                                        ; CLOCK_50                                     ; CLOCK_50 ; 20.000 ns                   ; 19.529 ns                 ; 6.643 ns                ;
; 12.890 ns                               ; 140.65 MHz ( period = 7.110 ns )                    ; system0:u0|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|entry_0[30]           ; system0:u0|sdram:the_sdram|m_addr[7]                                                                       ; CLOCK_50                                     ; CLOCK_50 ; 20.000 ns                   ; 19.500 ns                 ; 6.610 ns                ;
; 12.901 ns                               ; 140.86 MHz ( period = 7.099 ns )                    ; system0:u0|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|entry_0[26]           ; system0:u0|sdram:the_sdram|m_addr[6]                                                                       ; CLOCK_50                                     ; CLOCK_50 ; 20.000 ns                   ; 19.499 ns                 ; 6.598 ns                ;
; 12.902 ns                               ; 140.88 MHz ( period = 7.098 ns )                    ; system0:u0|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|entry_1[36]           ; system0:u0|sdram:the_sdram|m_dqm[1]                                                                        ; CLOCK_50                                     ; CLOCK_50 ; 20.000 ns                   ; 19.529 ns                 ; 6.627 ns                ;
; 12.915 ns                               ; 141.14 MHz ( period = 7.085 ns )                    ; system0:u0|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|entry_0[37]           ; system0:u0|sdram:the_sdram|m_addr[2]                                                                       ; CLOCK_50                                     ; CLOCK_50 ; 20.000 ns                   ; 19.495 ns                 ; 6.580 ns                ;
; 12.918 ns                               ; 141.20 MHz ( period = 7.082 ns )                    ; system0:u0|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|entry_1[31]           ; system0:u0|sdram:the_sdram|m_addr[7]                                                                       ; CLOCK_50                                     ; CLOCK_50 ; 20.000 ns                   ; 19.500 ns                 ; 6.582 ns                ;
; 12.920 ns                               ; 141.24 MHz ( period = 7.080 ns )                    ; system0:u0|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|entry_0[34]           ; system0:u0|sdram:the_sdram|m_addr[0]                                                                       ; CLOCK_50                                     ; CLOCK_50 ; 20.000 ns                   ; 19.500 ns                 ; 6.580 ns                ;
; 12.927 ns                               ; 141.38 MHz ( period = 7.073 ns )                    ; system0:u0|sdram:the_sdram|active_addr[12]                                                             ; system0:u0|sdram:the_sdram|m_addr[1]                                                                       ; CLOCK_50                                     ; CLOCK_50 ; 20.000 ns                   ; 19.506 ns                 ; 6.579 ns                ;
; 12.928 ns                               ; 141.40 MHz ( period = 7.072 ns )                    ; system0:u0|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|entry_0[27]           ; system0:u0|sdram:the_sdram|m_addr[3]                                                                       ; CLOCK_50                                     ; CLOCK_50 ; 20.000 ns                   ; 19.485 ns                 ; 6.557 ns                ;
; 12.935 ns                               ; 141.54 MHz ( period = 7.065 ns )                    ; system0:u0|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|entry_1[34]           ; system0:u0|sdram:the_sdram|m_addr[2]                                                                       ; CLOCK_50                                     ; CLOCK_50 ; 20.000 ns                   ; 19.500 ns                 ; 6.565 ns                ;
; 12.937 ns                               ; 141.58 MHz ( period = 7.063 ns )                    ; system0:u0|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|entry_1[28]           ; system0:u0|sdram:the_sdram|m_addr[1]                                                                       ; CLOCK_50                                     ; CLOCK_50 ; 20.000 ns                   ; 19.509 ns                 ; 6.572 ns                ;
; 12.938 ns                               ; 141.60 MHz ( period = 7.062 ns )                    ; system0:u0|sdram:the_sdram|active_addr[18]                                                             ; system0:u0|sdram:the_sdram|m_addr[1]                                                                       ; CLOCK_50                                     ; CLOCK_50 ; 20.000 ns                   ; 19.506 ns                 ; 6.568 ns                ;
; 12.939 ns                               ; 141.62 MHz ( period = 7.061 ns )                    ; system0:u0|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|entry_0[39]           ; system0:u0|sdram:the_sdram|m_addr[1]                                                                       ; CLOCK_50                                     ; CLOCK_50 ; 20.000 ns                   ; 19.508 ns                 ; 6.569 ns                ;
; 12.943 ns                               ; 141.70 MHz ( period = 7.057 ns )                    ; system0:u0|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|entry_0[33]           ; system0:u0|sdram:the_sdram|m_addr[1]                                                                       ; CLOCK_50                                     ; CLOCK_50 ; 20.000 ns                   ; 19.496 ns                 ; 6.553 ns                ;
; 12.947 ns                               ; 141.78 MHz ( period = 7.053 ns )                    ; system0:u0|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|entry_0[40]           ; system0:u0|sdram:the_sdram|m_addr[7]                                                                       ; CLOCK_50                                     ; CLOCK_50 ; 20.000 ns                   ; 19.493 ns                 ; 6.546 ns                ;
; 12.948 ns                               ; 141.80 MHz ( period = 7.052 ns )                    ; system0:u0|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|rd_address            ; system0:u0|sdram:the_sdram|m_cmd[0]                                                                        ; CLOCK_50                                     ; CLOCK_50 ; 20.000 ns                   ; 19.546 ns                 ; 6.598 ns                ;
; 12.951 ns                               ; 141.86 MHz ( period = 7.049 ns )                    ; system0:u0|sdram:the_sdram|active_addr[19]                                                             ; system0:u0|sdram:the_sdram|m_addr[6]                                                                       ; CLOCK_50                                     ; CLOCK_50 ; 20.000 ns                   ; 19.502 ns                 ; 6.551 ns                ;
; 12.970 ns                               ; 142.25 MHz ( period = 7.030 ns )                    ; system0:u0|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|entry_0[27]           ; system0:u0|sdram:the_sdram|m_next.000001000                                                                ; CLOCK_50                                     ; CLOCK_50 ; 20.000 ns                   ; 19.764 ns                 ; 6.794 ns                ;
; 12.970 ns                               ; 142.25 MHz ( period = 7.030 ns )                    ; system0:u0|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|entry_0[27]           ; system0:u0|sdram:the_sdram|m_next.000010000                                                                ; CLOCK_50                                     ; CLOCK_50 ; 20.000 ns                   ; 19.764 ns                 ; 6.794 ns                ;
; 12.972 ns                               ; 142.29 MHz ( period = 7.028 ns )                    ; system0:u0|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|entry_1[36]           ; system0:u0|sdram:the_sdram|m_data[12]                                                                      ; CLOCK_50                                     ; CLOCK_50 ; 20.000 ns                   ; 19.525 ns                 ; 6.553 ns                ;
; 12.973 ns                               ; 142.31 MHz ( period = 7.027 ns )                    ; system0:u0|sdram:the_sdram|active_addr[12]                                                             ; system0:u0|sdram:the_sdram|m_addr[0]                                                                       ; CLOCK_50                                     ; CLOCK_50 ; 20.000 ns                   ; 19.506 ns                 ; 6.533 ns                ;
; 12.977 ns                               ; 142.39 MHz ( period = 7.023 ns )                    ; system0:u0|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|entry_1[27]           ; system0:u0|sdram:the_sdram|m_addr[7]                                                                       ; CLOCK_50                                     ; CLOCK_50 ; 20.000 ns                   ; 19.496 ns                 ; 6.519 ns                ;
; 12.983 ns                               ; 142.51 MHz ( period = 7.017 ns )                    ; system0:u0|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|entry_1[28]           ; system0:u0|sdram:the_sdram|m_addr[0]                                                                       ; CLOCK_50                                     ; CLOCK_50 ; 20.000 ns                   ; 19.509 ns                 ; 6.526 ns                ;
; 12.984 ns                               ; 142.53 MHz ( period = 7.016 ns )                    ; system0:u0|sdram:the_sdram|active_cs_n                                                                 ; system0:u0|sdram:the_sdram|m_addr[1]                                                                       ; CLOCK_50                                     ; CLOCK_50 ; 20.000 ns                   ; 19.518 ns                 ; 6.534 ns                ;
; 12.984 ns                               ; 142.53 MHz ( period = 7.016 ns )                    ; system0:u0|sdram:the_sdram|active_addr[18]                                                             ; system0:u0|sdram:the_sdram|m_addr[0]                                                                       ; CLOCK_50                                     ; CLOCK_50 ; 20.000 ns                   ; 19.506 ns                 ; 6.522 ns                ;
; 12.985 ns                               ; 142.55 MHz ( period = 7.015 ns )                    ; system0:u0|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|entry_0[39]           ; system0:u0|sdram:the_sdram|m_addr[0]                                                                       ; CLOCK_50                                     ; CLOCK_50 ; 20.000 ns                   ; 19.508 ns                 ; 6.523 ns                ;
; 12.989 ns                               ; 142.63 MHz ( period = 7.011 ns )                    ; system0:u0|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|entry_0[33]           ; system0:u0|sdram:the_sdram|m_addr[0]                                                                       ; CLOCK_50                                     ; CLOCK_50 ; 20.000 ns                   ; 19.496 ns                 ; 6.507 ns                ;
; 12.990 ns                               ; 142.65 MHz ( period = 7.010 ns )                    ; system0:u0|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|entry_0[28]           ; system0:u0|sdram:the_sdram|m_addr[2]                                                                       ; CLOCK_50                                     ; CLOCK_50 ; 20.000 ns                   ; 19.509 ns                 ; 6.519 ns                ;
; 12.993 ns                               ; 142.71 MHz ( period = 7.007 ns )                    ; system0:u0|sdram:the_sdram|active_addr[20]                                                             ; system0:u0|sdram:the_sdram|m_addr[2]                                                                       ; CLOCK_50                                     ; CLOCK_50 ; 20.000 ns                   ; 19.492 ns                 ; 6.499 ns                ;
; 12.994 ns                               ; 142.73 MHz ( period = 7.006 ns )                    ; system0:u0|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|entry_0[32]           ; system0:u0|sdram:the_sdram|m_addr[1]                                                                       ; CLOCK_50                                     ; CLOCK_50 ; 20.000 ns                   ; 19.509 ns                 ; 6.515 ns                ;
; 12.999 ns                               ; 142.84 MHz ( period = 7.001 ns )                    ; system0:u0|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|entry_0[29]           ; system0:u0|sdram:the_sdram|m_addr[1]                                                                       ; CLOCK_50                                     ; CLOCK_50 ; 20.000 ns                   ; 19.496 ns                 ; 6.497 ns                ;
; 12.999 ns                               ; 142.84 MHz ( period = 7.001 ns )                    ; system0:u0|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|entry_1[36]           ; system0:u0|sdram:the_sdram|m_data[4]                                                                       ; CLOCK_50                                     ; CLOCK_50 ; 20.000 ns                   ; 19.514 ns                 ; 6.515 ns                ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                                                                                                        ;                                                                                                            ;                                              ;          ;                             ;                           ;                         ;
+-----------------------------------------+-----------------------------------------------------+--------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------+----------------------------------------------+----------+-----------------------------+---------------------------+-------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'altera_internal_jtag~TCKUTAP'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
+-----------------------------------------+-----------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------+------------------------------+-----------------------------+---------------------------+-------------------------+
; Slack                                   ; Actual fmax (period)                                ; From                                                                                                                                                                                 ; To                                                                                                                                                                                    ; From Clock                   ; To Clock                     ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------+------------------------------+-----------------------------+---------------------------+-------------------------+
; N/A                                     ; 148.10 MHz ( period = 6.752 ns )                    ; sld_hub:sld_hub_inst|irsr_reg[1]                                                                                                                                                     ; sld_hub:sld_hub_inst|tdo                                                                                                                                                              ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.163 ns                ;
; N/A                                     ; 165.95 MHz ( period = 6.026 ns )                    ; sld_hub:sld_hub_inst|irsr_reg[2]                                                                                                                                                     ; sld_hub:sld_hub_inst|tdo                                                                                                                                                              ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 2.800 ns                ;
; N/A                                     ; 171.70 MHz ( period = 5.824 ns )                    ; sld_hub:sld_hub_inst|virtual_ir_scan_reg                                                                                                                                             ; system0:u0|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|jupdate                                                                                              ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 2.693 ns                ;
; N/A                                     ; 174.16 MHz ( period = 5.742 ns )                    ; sld_hub:sld_hub_inst|virtual_ir_scan_reg                                                                                                                                             ; sld_hub:sld_hub_inst|tdo                                                                                                                                                              ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 2.661 ns                ;
; N/A                                     ; 179.08 MHz ( period = 5.584 ns )                    ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                              ; sld_hub:sld_hub_inst|tdo                                                                                                                                                              ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 2.584 ns                ;
; N/A                                     ; 179.79 MHz ( period = 5.562 ns )                    ; sld_hub:sld_hub_inst|irsr_reg[0]                                                                                                                                                     ; sld_hub:sld_hub_inst|tdo                                                                                                                                                              ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 2.568 ns                ;
; N/A                                     ; 184.37 MHz ( period = 5.424 ns )                    ; sld_hub:sld_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[0]                                                                                                                              ; sld_hub:sld_hub_inst|tdo                                                                                                                                                              ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 2.506 ns                ;
; N/A                                     ; 185.46 MHz ( period = 5.392 ns )                    ; sld_hub:sld_hub_inst|irf_reg[2][0]                                                                                                                                                   ; system0:u0|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|jupdate                                                                                              ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 2.476 ns                ;
; N/A                                     ; 187.48 MHz ( period = 5.334 ns )                    ; sld_hub:sld_hub_inst|irsr_reg[6]                                                                                                                                                     ; sld_hub:sld_hub_inst|tdo                                                                                                                                                              ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 2.451 ns                ;
; N/A                                     ; 193.42 MHz ( period = 5.170 ns )                    ; sld_hub:sld_hub_inst|irsr_reg[5]                                                                                                                                                     ; sld_hub:sld_hub_inst|tdo                                                                                                                                                              ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 2.369 ns                ;
; N/A                                     ; 204.16 MHz ( period = 4.898 ns )                    ; sld_hub:sld_hub_inst|node_ena[2]~reg0                                                                                                                                                ; system0:u0|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|jupdate                                                                                              ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 2.224 ns                ;
; N/A                                     ; 212.72 MHz ( period = 4.701 ns )                    ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                              ; sld_hub:sld_hub_inst|node_ena[1]~reg0                                                                                                                                                 ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.495 ns                ;
; N/A                                     ; 212.72 MHz ( period = 4.701 ns )                    ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                              ; sld_hub:sld_hub_inst|node_ena[2]~reg0                                                                                                                                                 ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.495 ns                ;
; N/A                                     ; 213.95 MHz ( period = 4.674 ns )                    ; sld_hub:sld_hub_inst|virtual_ir_scan_reg                                                                                                                                             ; sld_hub:sld_hub_inst|irf_reg[2][0]                                                                                                                                                    ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.461 ns                ;
; N/A                                     ; 213.95 MHz ( period = 4.674 ns )                    ; sld_hub:sld_hub_inst|virtual_ir_scan_reg                                                                                                                                             ; sld_hub:sld_hub_inst|irf_reg[2][1]                                                                                                                                                    ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.461 ns                ;
; N/A                                     ; 213.95 MHz ( period = 4.674 ns )                    ; sld_hub:sld_hub_inst|virtual_ir_scan_reg                                                                                                                                             ; sld_hub:sld_hub_inst|irf_reg[2][2]                                                                                                                                                    ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.461 ns                ;
; N/A                                     ; 213.95 MHz ( period = 4.674 ns )                    ; sld_hub:sld_hub_inst|virtual_ir_scan_reg                                                                                                                                             ; sld_hub:sld_hub_inst|irf_reg[2][3]                                                                                                                                                    ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.461 ns                ;
; N/A                                     ; 213.95 MHz ( period = 4.674 ns )                    ; sld_hub:sld_hub_inst|virtual_ir_scan_reg                                                                                                                                             ; sld_hub:sld_hub_inst|irf_reg[2][4]                                                                                                                                                    ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.461 ns                ;
; N/A                                     ; 214.32 MHz ( period = 4.666 ns )                    ; sld_hub:sld_hub_inst|virtual_ir_scan_reg                                                                                                                                             ; sld_hub:sld_hub_inst|irf_reg[1][1]                                                                                                                                                    ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.453 ns                ;
; N/A                                     ; 214.32 MHz ( period = 4.666 ns )                    ; sld_hub:sld_hub_inst|virtual_ir_scan_reg                                                                                                                                             ; sld_hub:sld_hub_inst|irf_reg[1][0]                                                                                                                                                    ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.453 ns                ;
; N/A                                     ; 214.32 MHz ( period = 4.666 ns )                    ; sld_hub:sld_hub_inst|virtual_ir_scan_reg                                                                                                                                             ; sld_hub:sld_hub_inst|irf_reg[1][2]                                                                                                                                                    ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.453 ns                ;
; N/A                                     ; 214.32 MHz ( period = 4.666 ns )                    ; sld_hub:sld_hub_inst|virtual_ir_scan_reg                                                                                                                                             ; sld_hub:sld_hub_inst|irf_reg[1][3]                                                                                                                                                    ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.453 ns                ;
; N/A                                     ; 214.32 MHz ( period = 4.666 ns )                    ; sld_hub:sld_hub_inst|virtual_ir_scan_reg                                                                                                                                             ; sld_hub:sld_hub_inst|irf_reg[1][4]                                                                                                                                                    ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.453 ns                ;
; N/A                                     ; 216.08 MHz ( period = 4.628 ns )                    ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                              ; sld_hub:sld_hub_inst|tdo                                                                                                                                                              ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 2.098 ns                ;
; N/A                                     ; 230.10 MHz ( period = 4.346 ns )                    ; system0:u0|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|td_shift[0]                                                                                         ; sld_hub:sld_hub_inst|tdo                                                                                                                                                              ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 1.967 ns                ;
; N/A                                     ; 240.85 MHz ( period = 4.152 ns )                    ; system0:u0|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[0] ; sld_hub:sld_hub_inst|tdo                                                                                                                                                              ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 1.868 ns                ;
; N/A                                     ; 243.90 MHz ( period = 4.100 ns )                    ; sld_hub:sld_hub_inst|irsr_reg[6]                                                                                                                                                     ; sld_hub:sld_hub_inst|irsr_reg[4]                                                                                                                                                      ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.884 ns                ;
; N/A                                     ; 248.88 MHz ( period = 4.018 ns )                    ; sld_hub:sld_hub_inst|irsr_reg[5]                                                                                                                                                     ; sld_hub:sld_hub_inst|irsr_reg[4]                                                                                                                                                      ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.802 ns                ;
; N/A                                     ; 249.38 MHz ( period = 4.010 ns )                    ; sld_hub:sld_hub_inst|node_ena[1]~reg0                                                                                                                                                ; system0:u0|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[34] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.788 ns                ;
; N/A                                     ; 249.38 MHz ( period = 4.010 ns )                    ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[7]                                                                                                                              ; sld_hub:sld_hub_inst|shadow_irf_reg[1][1]                                                                                                                                             ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.797 ns                ;
; N/A                                     ; 249.38 MHz ( period = 4.010 ns )                    ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[7]                                                                                                                              ; sld_hub:sld_hub_inst|shadow_irf_reg[1][0]                                                                                                                                             ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.797 ns                ;
; N/A                                     ; 249.38 MHz ( period = 4.010 ns )                    ; sld_hub:sld_hub_inst|node_ena[1]~reg0                                                                                                                                                ; system0:u0|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[32] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.788 ns                ;
; N/A                                     ; 249.38 MHz ( period = 4.010 ns )                    ; sld_hub:sld_hub_inst|node_ena[1]~reg0                                                                                                                                                ; system0:u0|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[33] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.788 ns                ;
; N/A                                     ; 249.38 MHz ( period = 4.010 ns )                    ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[7]                                                                                                                              ; sld_hub:sld_hub_inst|shadow_irf_reg[1][2]                                                                                                                                             ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.797 ns                ;
; N/A                                     ; 249.38 MHz ( period = 4.010 ns )                    ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[7]                                                                                                                              ; sld_hub:sld_hub_inst|shadow_irf_reg[1][3]                                                                                                                                             ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.797 ns                ;
; N/A                                     ; 249.38 MHz ( period = 4.010 ns )                    ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[7]                                                                                                                              ; sld_hub:sld_hub_inst|shadow_irf_reg[1][4]                                                                                                                                             ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.797 ns                ;
; N/A                                     ; 249.88 MHz ( period = 4.002 ns )                    ; sld_hub:sld_hub_inst|irsr_reg[6]                                                                                                                                                     ; sld_hub:sld_hub_inst|irsr_reg[1]                                                                                                                                                      ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.785 ns                ;
; N/A                                     ; 249.88 MHz ( period = 4.002 ns )                    ; sld_hub:sld_hub_inst|irsr_reg[6]                                                                                                                                                     ; sld_hub:sld_hub_inst|irsr_reg[0]                                                                                                                                                      ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.785 ns                ;
; N/A                                     ; 249.88 MHz ( period = 4.002 ns )                    ; sld_hub:sld_hub_inst|irsr_reg[6]                                                                                                                                                     ; sld_hub:sld_hub_inst|irsr_reg[2]                                                                                                                                                      ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.785 ns                ;
; N/A                                     ; 249.88 MHz ( period = 4.002 ns )                    ; sld_hub:sld_hub_inst|irsr_reg[6]                                                                                                                                                     ; sld_hub:sld_hub_inst|irsr_reg[3]                                                                                                                                                      ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.785 ns                ;
; N/A                                     ; 250.00 MHz ( period = 4.000 ns )                    ; sld_hub:sld_hub_inst|tdo_bypass_reg                                                                                                                                                  ; sld_hub:sld_hub_inst|tdo                                                                                                                                                              ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 1.784 ns                ;
; N/A                                     ; 250.25 MHz ( period = 3.996 ns )                    ; sld_hub:sld_hub_inst|node_ena[1]~reg0                                                                                                                                                ; system0:u0|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[23] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.778 ns                ;
; N/A                                     ; 250.25 MHz ( period = 3.996 ns )                    ; sld_hub:sld_hub_inst|node_ena[1]~reg0                                                                                                                                                ; system0:u0|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[24] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.778 ns                ;
; N/A                                     ; 250.25 MHz ( period = 3.996 ns )                    ; sld_hub:sld_hub_inst|node_ena[1]~reg0                                                                                                                                                ; system0:u0|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[25] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.778 ns                ;
; N/A                                     ; 250.25 MHz ( period = 3.996 ns )                    ; sld_hub:sld_hub_inst|node_ena[1]~reg0                                                                                                                                                ; system0:u0|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[28] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.778 ns                ;
; N/A                                     ; 250.25 MHz ( period = 3.996 ns )                    ; sld_hub:sld_hub_inst|node_ena[1]~reg0                                                                                                                                                ; system0:u0|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[26] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.778 ns                ;
; N/A                                     ; 250.25 MHz ( period = 3.996 ns )                    ; sld_hub:sld_hub_inst|node_ena[1]~reg0                                                                                                                                                ; system0:u0|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[27] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.778 ns                ;
; N/A                                     ; 250.25 MHz ( period = 3.996 ns )                    ; sld_hub:sld_hub_inst|node_ena[1]~reg0                                                                                                                                                ; system0:u0|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[29] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.778 ns                ;
; N/A                                     ; 250.25 MHz ( period = 3.996 ns )                    ; sld_hub:sld_hub_inst|node_ena[1]~reg0                                                                                                                                                ; system0:u0|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[30] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.778 ns                ;
; N/A                                     ; 252.08 MHz ( period = 3.967 ns )                    ; sld_hub:sld_hub_inst|virtual_ir_scan_reg                                                                                                                                             ; system0:u0|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|read_write                                                                                           ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.756 ns                ;
; N/A                                     ; 254.45 MHz ( period = 3.930 ns )                    ; sld_hub:sld_hub_inst|virtual_ir_scan_reg                                                                                                                                             ; system0:u0|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[34] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.714 ns                ;
; N/A                                     ; 254.45 MHz ( period = 3.930 ns )                    ; sld_hub:sld_hub_inst|virtual_ir_scan_reg                                                                                                                                             ; system0:u0|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[32] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.714 ns                ;
; N/A                                     ; 254.45 MHz ( period = 3.930 ns )                    ; sld_hub:sld_hub_inst|virtual_ir_scan_reg                                                                                                                                             ; system0:u0|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[33] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.714 ns                ;
; N/A                                     ; 255.10 MHz ( period = 3.920 ns )                    ; sld_hub:sld_hub_inst|irsr_reg[5]                                                                                                                                                     ; sld_hub:sld_hub_inst|irsr_reg[1]                                                                                                                                                      ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.703 ns                ;
; N/A                                     ; 255.10 MHz ( period = 3.920 ns )                    ; sld_hub:sld_hub_inst|irsr_reg[5]                                                                                                                                                     ; sld_hub:sld_hub_inst|irsr_reg[0]                                                                                                                                                      ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.703 ns                ;
; N/A                                     ; 255.10 MHz ( period = 3.920 ns )                    ; sld_hub:sld_hub_inst|irsr_reg[5]                                                                                                                                                     ; sld_hub:sld_hub_inst|irsr_reg[2]                                                                                                                                                      ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.703 ns                ;
; N/A                                     ; 255.10 MHz ( period = 3.920 ns )                    ; sld_hub:sld_hub_inst|irsr_reg[5]                                                                                                                                                     ; sld_hub:sld_hub_inst|irsr_reg[3]                                                                                                                                                      ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.703 ns                ;
; N/A                                     ; 255.36 MHz ( period = 3.916 ns )                    ; sld_hub:sld_hub_inst|virtual_ir_scan_reg                                                                                                                                             ; system0:u0|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[23] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.704 ns                ;
; N/A                                     ; 255.36 MHz ( period = 3.916 ns )                    ; sld_hub:sld_hub_inst|virtual_ir_scan_reg                                                                                                                                             ; system0:u0|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[24] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.704 ns                ;
; N/A                                     ; 255.36 MHz ( period = 3.916 ns )                    ; sld_hub:sld_hub_inst|virtual_ir_scan_reg                                                                                                                                             ; system0:u0|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[25] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.704 ns                ;
; N/A                                     ; 255.36 MHz ( period = 3.916 ns )                    ; sld_hub:sld_hub_inst|virtual_ir_scan_reg                                                                                                                                             ; system0:u0|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[28] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.704 ns                ;
; N/A                                     ; 255.36 MHz ( period = 3.916 ns )                    ; sld_hub:sld_hub_inst|virtual_ir_scan_reg                                                                                                                                             ; system0:u0|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[26] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.704 ns                ;
; N/A                                     ; 255.36 MHz ( period = 3.916 ns )                    ; sld_hub:sld_hub_inst|virtual_ir_scan_reg                                                                                                                                             ; system0:u0|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[27] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.704 ns                ;
; N/A                                     ; 255.36 MHz ( period = 3.916 ns )                    ; sld_hub:sld_hub_inst|virtual_ir_scan_reg                                                                                                                                             ; system0:u0|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[29] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.704 ns                ;
; N/A                                     ; 255.36 MHz ( period = 3.916 ns )                    ; sld_hub:sld_hub_inst|virtual_ir_scan_reg                                                                                                                                             ; system0:u0|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[30] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.704 ns                ;
; N/A                                     ; 260.35 MHz ( period = 3.841 ns )                    ; sld_hub:sld_hub_inst|virtual_ir_scan_reg                                                                                                                                             ; sld_hub:sld_hub_inst|irsr_reg[6]                                                                                                                                                      ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.633 ns                ;
; N/A                                     ; 262.26 MHz ( period = 3.813 ns )                    ; sld_hub:sld_hub_inst|node_ena[1]~reg0                                                                                                                                                ; system0:u0|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[22] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.593 ns                ;
; N/A                                     ; 262.26 MHz ( period = 3.813 ns )                    ; sld_hub:sld_hub_inst|node_ena[1]~reg0                                                                                                                                                ; system0:u0|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[21] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.593 ns                ;
; N/A                                     ; 262.26 MHz ( period = 3.813 ns )                    ; sld_hub:sld_hub_inst|node_ena[1]~reg0                                                                                                                                                ; system0:u0|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[20] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.593 ns                ;
; N/A                                     ; 262.26 MHz ( period = 3.813 ns )                    ; sld_hub:sld_hub_inst|node_ena[1]~reg0                                                                                                                                                ; system0:u0|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[17] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.593 ns                ;
; N/A                                     ; 262.26 MHz ( period = 3.813 ns )                    ; sld_hub:sld_hub_inst|node_ena[1]~reg0                                                                                                                                                ; system0:u0|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[19] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.593 ns                ;
; N/A                                     ; 262.26 MHz ( period = 3.813 ns )                    ; sld_hub:sld_hub_inst|node_ena[1]~reg0                                                                                                                                                ; system0:u0|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[18] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.593 ns                ;
; N/A                                     ; 262.26 MHz ( period = 3.813 ns )                    ; sld_hub:sld_hub_inst|node_ena[1]~reg0                                                                                                                                                ; system0:u0|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[16] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.593 ns                ;
; N/A                                     ; 263.30 MHz ( period = 3.798 ns )                    ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                              ; system0:u0|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[34] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.584 ns                ;
; N/A                                     ; 263.30 MHz ( period = 3.798 ns )                    ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                              ; system0:u0|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[32] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.584 ns                ;
; N/A                                     ; 263.30 MHz ( period = 3.798 ns )                    ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                              ; system0:u0|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[33] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.584 ns                ;
; N/A                                     ; 264.27 MHz ( period = 3.784 ns )                    ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                              ; system0:u0|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[23] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.574 ns                ;
; N/A                                     ; 264.27 MHz ( period = 3.784 ns )                    ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                              ; system0:u0|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[24] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.574 ns                ;
; N/A                                     ; 264.27 MHz ( period = 3.784 ns )                    ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                              ; system0:u0|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[25] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.574 ns                ;
; N/A                                     ; 264.27 MHz ( period = 3.784 ns )                    ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                              ; system0:u0|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[28] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.574 ns                ;
; N/A                                     ; 264.27 MHz ( period = 3.784 ns )                    ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                              ; system0:u0|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[26] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.574 ns                ;
; N/A                                     ; 264.27 MHz ( period = 3.784 ns )                    ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                              ; system0:u0|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[27] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.574 ns                ;
; N/A                                     ; 264.27 MHz ( period = 3.784 ns )                    ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                              ; system0:u0|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[29] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.574 ns                ;
; N/A                                     ; 264.27 MHz ( period = 3.784 ns )                    ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                              ; system0:u0|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[30] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.574 ns                ;
; N/A                                     ; 265.75 MHz ( period = 3.763 ns )                    ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                              ; system0:u0|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[34] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.541 ns                ;
; N/A                                     ; 265.75 MHz ( period = 3.763 ns )                    ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                              ; system0:u0|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[32] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.541 ns                ;
; N/A                                     ; 265.75 MHz ( period = 3.763 ns )                    ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                              ; system0:u0|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[33] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.541 ns                ;
; N/A                                     ; 266.60 MHz ( period = 3.751 ns )                    ; sld_hub:sld_hub_inst|irf_reg[2][0]                                                                                                                                                   ; system0:u0|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|read_write                                                                                           ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.539 ns                ;
; N/A                                     ; 266.74 MHz ( period = 3.749 ns )                    ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                              ; system0:u0|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[23] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.531 ns                ;
; N/A                                     ; 266.74 MHz ( period = 3.749 ns )                    ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                              ; system0:u0|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[24] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.531 ns                ;
; N/A                                     ; 266.74 MHz ( period = 3.749 ns )                    ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                              ; system0:u0|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[25] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.531 ns                ;
; N/A                                     ; 266.74 MHz ( period = 3.749 ns )                    ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                              ; system0:u0|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[28] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.531 ns                ;
; N/A                                     ; 266.74 MHz ( period = 3.749 ns )                    ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                              ; system0:u0|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[26] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.531 ns                ;
; N/A                                     ; 266.74 MHz ( period = 3.749 ns )                    ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                              ; system0:u0|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[27] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.531 ns                ;
; N/A                                     ; 266.74 MHz ( period = 3.749 ns )                    ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                              ; system0:u0|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[29] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.531 ns                ;
; N/A                                     ; 266.74 MHz ( period = 3.749 ns )                    ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                              ; system0:u0|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[30] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.531 ns                ;
; N/A                                     ; 267.81 MHz ( period = 3.734 ns )                    ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[5]                                                                                                                              ; sld_hub:sld_hub_inst|shadow_irf_reg[1][1]                                                                                                                                             ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.521 ns                ;
; N/A                                     ; 267.81 MHz ( period = 3.734 ns )                    ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[5]                                                                                                                              ; sld_hub:sld_hub_inst|shadow_irf_reg[1][0]                                                                                                                                             ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.521 ns                ;
; N/A                                     ; 267.81 MHz ( period = 3.734 ns )                    ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[5]                                                                                                                              ; sld_hub:sld_hub_inst|shadow_irf_reg[1][2]                                                                                                                                             ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.521 ns                ;
; N/A                                     ; 267.81 MHz ( period = 3.734 ns )                    ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[5]                                                                                                                              ; sld_hub:sld_hub_inst|shadow_irf_reg[1][3]                                                                                                                                             ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.521 ns                ;
; N/A                                     ; 267.81 MHz ( period = 3.734 ns )                    ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[5]                                                                                                                              ; sld_hub:sld_hub_inst|shadow_irf_reg[1][4]                                                                                                                                             ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.521 ns                ;
; N/A                                     ; 267.88 MHz ( period = 3.733 ns )                    ; sld_hub:sld_hub_inst|virtual_ir_scan_reg                                                                                                                                             ; system0:u0|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[22] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.519 ns                ;
; N/A                                     ; 267.88 MHz ( period = 3.733 ns )                    ; sld_hub:sld_hub_inst|virtual_ir_scan_reg                                                                                                                                             ; system0:u0|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[21] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.519 ns                ;
; N/A                                     ; 267.88 MHz ( period = 3.733 ns )                    ; sld_hub:sld_hub_inst|virtual_ir_scan_reg                                                                                                                                             ; system0:u0|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[20] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.519 ns                ;
; N/A                                     ; 267.88 MHz ( period = 3.733 ns )                    ; sld_hub:sld_hub_inst|virtual_ir_scan_reg                                                                                                                                             ; system0:u0|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[17] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.519 ns                ;
; N/A                                     ; 267.88 MHz ( period = 3.733 ns )                    ; sld_hub:sld_hub_inst|virtual_ir_scan_reg                                                                                                                                             ; system0:u0|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[19] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.519 ns                ;
; N/A                                     ; 267.88 MHz ( period = 3.733 ns )                    ; sld_hub:sld_hub_inst|virtual_ir_scan_reg                                                                                                                                             ; system0:u0|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[18] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.519 ns                ;
; N/A                                     ; 267.88 MHz ( period = 3.733 ns )                    ; sld_hub:sld_hub_inst|virtual_ir_scan_reg                                                                                                                                             ; system0:u0|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[16] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.519 ns                ;
; N/A                                     ; 268.89 MHz ( period = 3.719 ns )                    ; sld_hub:sld_hub_inst|virtual_ir_scan_reg                                                                                                                                             ; system0:u0|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|wdata[1]                                                                                             ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.499 ns                ;
; N/A                                     ; 268.89 MHz ( period = 3.719 ns )                    ; sld_hub:sld_hub_inst|virtual_ir_scan_reg                                                                                                                                             ; system0:u0|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|wdata[2]                                                                                             ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.499 ns                ;
; N/A                                     ; 268.89 MHz ( period = 3.719 ns )                    ; sld_hub:sld_hub_inst|virtual_ir_scan_reg                                                                                                                                             ; system0:u0|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|wdata[3]                                                                                             ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.499 ns                ;
; N/A                                     ; 268.89 MHz ( period = 3.719 ns )                    ; sld_hub:sld_hub_inst|virtual_ir_scan_reg                                                                                                                                             ; system0:u0|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|wdata[4]                                                                                             ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.499 ns                ;
; N/A                                     ; 268.89 MHz ( period = 3.719 ns )                    ; sld_hub:sld_hub_inst|virtual_ir_scan_reg                                                                                                                                             ; system0:u0|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|wdata[5]                                                                                             ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.499 ns                ;
; N/A                                     ; 268.89 MHz ( period = 3.719 ns )                    ; sld_hub:sld_hub_inst|virtual_ir_scan_reg                                                                                                                                             ; system0:u0|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|wdata[6]                                                                                             ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.499 ns                ;
; N/A                                     ; 268.89 MHz ( period = 3.719 ns )                    ; sld_hub:sld_hub_inst|virtual_ir_scan_reg                                                                                                                                             ; system0:u0|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|wdata[7]                                                                                             ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.499 ns                ;
; N/A                                     ; 270.12 MHz ( period = 3.702 ns )                    ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[7]                                                                                                                              ; sld_hub:sld_hub_inst|shadow_irf_reg[2][0]                                                                                                                                             ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.493 ns                ;
; N/A                                     ; 270.12 MHz ( period = 3.702 ns )                    ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[7]                                                                                                                              ; sld_hub:sld_hub_inst|shadow_irf_reg[2][1]                                                                                                                                             ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.493 ns                ;
; N/A                                     ; 270.12 MHz ( period = 3.702 ns )                    ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[7]                                                                                                                              ; sld_hub:sld_hub_inst|shadow_irf_reg[2][2]                                                                                                                                             ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.493 ns                ;
; N/A                                     ; 270.12 MHz ( period = 3.702 ns )                    ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[7]                                                                                                                              ; sld_hub:sld_hub_inst|shadow_irf_reg[2][3]                                                                                                                                             ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.493 ns                ;
; N/A                                     ; 270.12 MHz ( period = 3.702 ns )                    ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[7]                                                                                                                              ; sld_hub:sld_hub_inst|shadow_irf_reg[2][4]                                                                                                                                             ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.493 ns                ;
; N/A                                     ; 271.44 MHz ( period = 3.684 ns )                    ; sld_hub:sld_hub_inst|virtual_ir_scan_reg                                                                                                                                             ; system0:u0|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|wdata[0]                                                                                             ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.469 ns                ;
; N/A                                     ; 271.44 MHz ( period = 3.684 ns )                    ; sld_hub:sld_hub_inst|virtual_ir_scan_reg                                                                                                                                             ; system0:u0|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|write_valid                                                                                          ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.469 ns                ;
; N/A                                     ; 271.44 MHz ( period = 3.684 ns )                    ; sld_hub:sld_hub_inst|virtual_ir_scan_reg                                                                                                                                             ; system0:u0|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|read_req                                                                                             ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.469 ns                ;
; N/A                                     ; 271.44 MHz ( period = 3.684 ns )                    ; sld_hub:sld_hub_inst|virtual_ir_scan_reg                                                                                                                                             ; system0:u0|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|write_stalled                                                                                        ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.469 ns                ;
; N/A                                     ; 275.03 MHz ( period = 3.636 ns )                    ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                              ; system0:u0|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|jupdate                                                                                              ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 1.601 ns                ;
; N/A                                     ; 275.41 MHz ( period = 3.631 ns )                    ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                              ; system0:u0|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|read_write                                                                                           ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.422 ns                ;
; N/A                                     ; 276.09 MHz ( period = 3.622 ns )                    ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[7]                                                                                                                              ; sld_hub:sld_hub_inst|irf_reg[2][0]                                                                                                                                                    ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.411 ns                ;
; N/A                                     ; 276.09 MHz ( period = 3.622 ns )                    ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[7]                                                                                                                              ; sld_hub:sld_hub_inst|irf_reg[2][1]                                                                                                                                                    ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.411 ns                ;
; N/A                                     ; 276.09 MHz ( period = 3.622 ns )                    ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[7]                                                                                                                              ; sld_hub:sld_hub_inst|irf_reg[2][2]                                                                                                                                                    ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.411 ns                ;
; N/A                                     ; 276.09 MHz ( period = 3.622 ns )                    ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[7]                                                                                                                              ; sld_hub:sld_hub_inst|irf_reg[2][3]                                                                                                                                                    ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.411 ns                ;
; N/A                                     ; 276.09 MHz ( period = 3.622 ns )                    ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[7]                                                                                                                              ; sld_hub:sld_hub_inst|irf_reg[2][4]                                                                                                                                                    ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.411 ns                ;
; N/A                                     ; 276.70 MHz ( period = 3.614 ns )                    ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[7]                                                                                                                              ; sld_hub:sld_hub_inst|irf_reg[1][1]                                                                                                                                                    ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.403 ns                ;
; N/A                                     ; 276.70 MHz ( period = 3.614 ns )                    ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[7]                                                                                                                              ; sld_hub:sld_hub_inst|irf_reg[1][0]                                                                                                                                                    ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.403 ns                ;
; N/A                                     ; 276.70 MHz ( period = 3.614 ns )                    ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[7]                                                                                                                              ; sld_hub:sld_hub_inst|irf_reg[1][2]                                                                                                                                                    ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.403 ns                ;
; N/A                                     ; 276.70 MHz ( period = 3.614 ns )                    ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[7]                                                                                                                              ; sld_hub:sld_hub_inst|irf_reg[1][3]                                                                                                                                                    ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.403 ns                ;
; N/A                                     ; 276.70 MHz ( period = 3.614 ns )                    ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[7]                                                                                                                              ; sld_hub:sld_hub_inst|irf_reg[1][4]                                                                                                                                                    ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.403 ns                ;
; N/A                                     ; 277.70 MHz ( period = 3.601 ns )                    ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                              ; system0:u0|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[22] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.389 ns                ;
; N/A                                     ; 277.70 MHz ( period = 3.601 ns )                    ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                              ; system0:u0|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[21] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.389 ns                ;
; N/A                                     ; 277.70 MHz ( period = 3.601 ns )                    ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                              ; system0:u0|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[20] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.389 ns                ;
; N/A                                     ; 277.70 MHz ( period = 3.601 ns )                    ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                              ; system0:u0|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[17] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.389 ns                ;
; N/A                                     ; 277.70 MHz ( period = 3.601 ns )                    ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                              ; system0:u0|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[19] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.389 ns                ;
; N/A                                     ; 277.70 MHz ( period = 3.601 ns )                    ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                              ; system0:u0|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[18] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.389 ns                ;
; N/A                                     ; 277.70 MHz ( period = 3.601 ns )                    ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                              ; system0:u0|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[16] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.389 ns                ;
; N/A                                     ; 278.78 MHz ( period = 3.587 ns )                    ; sld_hub:sld_hub_inst|irsr_reg[6]                                                                                                                                                     ; sld_hub:sld_hub_inst|irf_reg[2][0]                                                                                                                                                    ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.368 ns                ;
; N/A                                     ; 278.78 MHz ( period = 3.587 ns )                    ; sld_hub:sld_hub_inst|irsr_reg[6]                                                                                                                                                     ; sld_hub:sld_hub_inst|irf_reg[2][1]                                                                                                                                                    ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.368 ns                ;
; N/A                                     ; 278.78 MHz ( period = 3.587 ns )                    ; sld_hub:sld_hub_inst|irsr_reg[6]                                                                                                                                                     ; sld_hub:sld_hub_inst|irf_reg[2][2]                                                                                                                                                    ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.368 ns                ;
; N/A                                     ; 278.78 MHz ( period = 3.587 ns )                    ; sld_hub:sld_hub_inst|irsr_reg[6]                                                                                                                                                     ; sld_hub:sld_hub_inst|irf_reg[2][3]                                                                                                                                                    ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.368 ns                ;
; N/A                                     ; 278.78 MHz ( period = 3.587 ns )                    ; sld_hub:sld_hub_inst|irsr_reg[6]                                                                                                                                                     ; sld_hub:sld_hub_inst|irf_reg[2][4]                                                                                                                                                    ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.368 ns                ;
; N/A                                     ; 279.41 MHz ( period = 3.579 ns )                    ; sld_hub:sld_hub_inst|irsr_reg[6]                                                                                                                                                     ; sld_hub:sld_hub_inst|irf_reg[1][1]                                                                                                                                                    ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.360 ns                ;
; N/A                                     ; 279.41 MHz ( period = 3.579 ns )                    ; sld_hub:sld_hub_inst|irsr_reg[6]                                                                                                                                                     ; sld_hub:sld_hub_inst|irf_reg[1][0]                                                                                                                                                    ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.360 ns                ;
; N/A                                     ; 279.41 MHz ( period = 3.579 ns )                    ; sld_hub:sld_hub_inst|irsr_reg[6]                                                                                                                                                     ; sld_hub:sld_hub_inst|irf_reg[1][2]                                                                                                                                                    ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.360 ns                ;
; N/A                                     ; 279.41 MHz ( period = 3.579 ns )                    ; sld_hub:sld_hub_inst|irsr_reg[6]                                                                                                                                                     ; sld_hub:sld_hub_inst|irf_reg[1][3]                                                                                                                                                    ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.360 ns                ;
; N/A                                     ; 279.41 MHz ( period = 3.579 ns )                    ; sld_hub:sld_hub_inst|irsr_reg[6]                                                                                                                                                     ; sld_hub:sld_hub_inst|irf_reg[1][4]                                                                                                                                                    ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.360 ns                ;
; N/A                                     ; 280.03 MHz ( period = 3.571 ns )                    ; sld_hub:sld_hub_inst|virtual_ir_scan_reg                                                                                                                                             ; system0:u0|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[7]  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.358 ns                ;
; N/A                                     ; 280.43 MHz ( period = 3.566 ns )                    ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                              ; system0:u0|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[22] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.346 ns                ;
; N/A                                     ; 280.43 MHz ( period = 3.566 ns )                    ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                              ; system0:u0|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[21] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.346 ns                ;
; N/A                                     ; 280.43 MHz ( period = 3.566 ns )                    ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                              ; system0:u0|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[20] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.346 ns                ;
; N/A                                     ; 280.43 MHz ( period = 3.566 ns )                    ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                              ; system0:u0|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[17] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.346 ns                ;
; N/A                                     ; 280.43 MHz ( period = 3.566 ns )                    ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                              ; system0:u0|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[19] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.346 ns                ;
; N/A                                     ; 280.43 MHz ( period = 3.566 ns )                    ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                              ; system0:u0|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[18] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.346 ns                ;
; N/A                                     ; 280.43 MHz ( period = 3.566 ns )                    ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                              ; system0:u0|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[16] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.346 ns                ;
; N/A                                     ; 280.98 MHz ( period = 3.559 ns )                    ; sld_hub:sld_hub_inst|irf_reg[1][1]                                                                                                                                                   ; system0:u0|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[15] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.340 ns                ;
; N/A                                     ; 282.65 MHz ( period = 3.538 ns )                    ; sld_hub:sld_hub_inst|irf_reg[1][1]                                                                                                                                                   ; system0:u0|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[31] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.326 ns                ;
; N/A                                     ; 285.31 MHz ( period = 3.505 ns )                    ; sld_hub:sld_hub_inst|irsr_reg[5]                                                                                                                                                     ; sld_hub:sld_hub_inst|irf_reg[2][0]                                                                                                                                                    ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.286 ns                ;
; N/A                                     ; 285.31 MHz ( period = 3.505 ns )                    ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                              ; system0:u0|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[7]  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.294 ns                ;
; N/A                                     ; 285.31 MHz ( period = 3.505 ns )                    ; sld_hub:sld_hub_inst|irsr_reg[5]                                                                                                                                                     ; sld_hub:sld_hub_inst|irf_reg[2][1]                                                                                                                                                    ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.286 ns                ;
; N/A                                     ; 285.31 MHz ( period = 3.505 ns )                    ; sld_hub:sld_hub_inst|irsr_reg[5]                                                                                                                                                     ; sld_hub:sld_hub_inst|irf_reg[2][2]                                                                                                                                                    ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.286 ns                ;
; N/A                                     ; 285.31 MHz ( period = 3.505 ns )                    ; sld_hub:sld_hub_inst|irsr_reg[5]                                                                                                                                                     ; sld_hub:sld_hub_inst|irf_reg[2][3]                                                                                                                                                    ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.286 ns                ;
; N/A                                     ; 285.31 MHz ( period = 3.505 ns )                    ; sld_hub:sld_hub_inst|irsr_reg[5]                                                                                                                                                     ; sld_hub:sld_hub_inst|irf_reg[2][4]                                                                                                                                                    ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.286 ns                ;
; N/A                                     ; 285.39 MHz ( period = 3.504 ns )                    ; sld_hub:sld_hub_inst|node_ena[2]~reg0                                                                                                                                                ; system0:u0|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|read_write                                                                                           ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.287 ns                ;
; N/A                                     ; 285.47 MHz ( period = 3.503 ns )                    ; sld_hub:sld_hub_inst|irf_reg[2][0]                                                                                                                                                   ; system0:u0|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|wdata[1]                                                                                             ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.282 ns                ;
; N/A                                     ; 285.47 MHz ( period = 3.503 ns )                    ; sld_hub:sld_hub_inst|irf_reg[2][0]                                                                                                                                                   ; system0:u0|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|wdata[2]                                                                                             ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.282 ns                ;
; N/A                                     ; 285.47 MHz ( period = 3.503 ns )                    ; sld_hub:sld_hub_inst|irf_reg[2][0]                                                                                                                                                   ; system0:u0|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|wdata[3]                                                                                             ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.282 ns                ;
; N/A                                     ; 285.47 MHz ( period = 3.503 ns )                    ; sld_hub:sld_hub_inst|irf_reg[2][0]                                                                                                                                                   ; system0:u0|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|wdata[4]                                                                                             ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.282 ns                ;
; N/A                                     ; 285.47 MHz ( period = 3.503 ns )                    ; sld_hub:sld_hub_inst|irf_reg[2][0]                                                                                                                                                   ; system0:u0|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|wdata[5]                                                                                             ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.282 ns                ;
; N/A                                     ; 285.47 MHz ( period = 3.503 ns )                    ; sld_hub:sld_hub_inst|irf_reg[2][0]                                                                                                                                                   ; system0:u0|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|wdata[6]                                                                                             ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.282 ns                ;
; N/A                                     ; 285.47 MHz ( period = 3.503 ns )                    ; sld_hub:sld_hub_inst|irf_reg[2][0]                                                                                                                                                   ; system0:u0|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|wdata[7]                                                                                             ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.282 ns                ;
; N/A                                     ; 285.96 MHz ( period = 3.497 ns )                    ; sld_hub:sld_hub_inst|irsr_reg[5]                                                                                                                                                     ; sld_hub:sld_hub_inst|irf_reg[1][1]                                                                                                                                                    ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.278 ns                ;
; N/A                                     ; 285.96 MHz ( period = 3.497 ns )                    ; sld_hub:sld_hub_inst|irsr_reg[5]                                                                                                                                                     ; sld_hub:sld_hub_inst|irf_reg[1][0]                                                                                                                                                    ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.278 ns                ;
; N/A                                     ; 285.96 MHz ( period = 3.497 ns )                    ; sld_hub:sld_hub_inst|irsr_reg[5]                                                                                                                                                     ; sld_hub:sld_hub_inst|irf_reg[1][2]                                                                                                                                                    ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.278 ns                ;
; N/A                                     ; 285.96 MHz ( period = 3.497 ns )                    ; sld_hub:sld_hub_inst|irsr_reg[5]                                                                                                                                                     ; sld_hub:sld_hub_inst|irf_reg[1][3]                                                                                                                                                    ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.278 ns                ;
; N/A                                     ; 285.96 MHz ( period = 3.497 ns )                    ; sld_hub:sld_hub_inst|irsr_reg[5]                                                                                                                                                     ; sld_hub:sld_hub_inst|irf_reg[1][4]                                                                                                                                                    ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.278 ns                ;
; N/A                                     ; 288.02 MHz ( period = 3.472 ns )                    ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                              ; sld_hub:sld_hub_inst|irf_reg[2][0]                                                                                                                                                    ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.253 ns                ;
; N/A                                     ; 288.02 MHz ( period = 3.472 ns )                    ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                              ; sld_hub:sld_hub_inst|irf_reg[2][1]                                                                                                                                                    ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.253 ns                ;
; N/A                                     ; 288.02 MHz ( period = 3.472 ns )                    ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                              ; sld_hub:sld_hub_inst|irf_reg[2][2]                                                                                                                                                    ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.253 ns                ;
; N/A                                     ; 288.02 MHz ( period = 3.472 ns )                    ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                              ; sld_hub:sld_hub_inst|irf_reg[2][3]                                                                                                                                                    ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.253 ns                ;
; N/A                                     ; 288.02 MHz ( period = 3.472 ns )                    ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                              ; sld_hub:sld_hub_inst|irf_reg[2][4]                                                                                                                                                    ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.253 ns                ;
; N/A                                     ; 288.18 MHz ( period = 3.470 ns )                    ; sld_hub:sld_hub_inst|node_ena[1]~reg0                                                                                                                                                ; system0:u0|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[35] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.248 ns                ;
; N/A                                     ; 288.18 MHz ( period = 3.470 ns )                    ; sld_hub:sld_hub_inst|virtual_ir_scan_reg                                                                                                                                             ; system0:u0|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[5]  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.257 ns                ;
; N/A                                     ; 288.27 MHz ( period = 3.469 ns )                    ; sld_hub:sld_hub_inst|virtual_ir_scan_reg                                                                                                                                             ; system0:u0|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[3]  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.256 ns                ;
; N/A                                     ; 288.35 MHz ( period = 3.468 ns )                    ; sld_hub:sld_hub_inst|irf_reg[2][0]                                                                                                                                                   ; system0:u0|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|wdata[0]                                                                                             ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.252 ns                ;
; N/A                                     ; 288.35 MHz ( period = 3.468 ns )                    ; sld_hub:sld_hub_inst|irf_reg[2][0]                                                                                                                                                   ; system0:u0|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|write_valid                                                                                          ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.252 ns                ;
; N/A                                     ; 288.35 MHz ( period = 3.468 ns )                    ; sld_hub:sld_hub_inst|irf_reg[2][0]                                                                                                                                                   ; system0:u0|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|read_req                                                                                             ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.252 ns                ;
; N/A                                     ; 288.35 MHz ( period = 3.468 ns )                    ; sld_hub:sld_hub_inst|irf_reg[2][0]                                                                                                                                                   ; system0:u0|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|write_stalled                                                                                        ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.252 ns                ;
; N/A                                     ; 288.68 MHz ( period = 3.464 ns )                    ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                              ; sld_hub:sld_hub_inst|irf_reg[1][1]                                                                                                                                                    ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.245 ns                ;
; N/A                                     ; 288.68 MHz ( period = 3.464 ns )                    ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                              ; sld_hub:sld_hub_inst|irf_reg[1][0]                                                                                                                                                    ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.245 ns                ;
; N/A                                     ; 288.68 MHz ( period = 3.464 ns )                    ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                              ; sld_hub:sld_hub_inst|irf_reg[1][2]                                                                                                                                                    ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.245 ns                ;
; N/A                                     ; 288.68 MHz ( period = 3.464 ns )                    ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                              ; sld_hub:sld_hub_inst|irf_reg[1][3]                                                                                                                                                    ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.245 ns                ;
; N/A                                     ; 288.68 MHz ( period = 3.464 ns )                    ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                              ; sld_hub:sld_hub_inst|irf_reg[1][4]                                                                                                                                                    ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.245 ns                ;
; N/A                                     ; 288.77 MHz ( period = 3.463 ns )                    ; sld_hub:sld_hub_inst|virtual_ir_scan_reg                                                                                                                                             ; system0:u0|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[9]  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.250 ns                ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                                                                                                                                                                                      ;                                                                                                                                                                                       ;                              ;                              ;                             ;                           ;                         ;
+-----------------------------------------+-----------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------+------------------------------+-----------------------------+---------------------------+-------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'SDRAM_PLL:PLL1|altpll:altpll_component|_clk1'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+-----------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------+----------------------------------------------+----------------------------+----------------------------+--------------------------+
; Minimum Slack                           ; From                                                                                                                                                                                                                                              ; To                                                                                                                                                                                                                                                ; From Clock                                   ; To Clock                                     ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+-----------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------+----------------------------------------------+----------------------------+----------------------------+--------------------------+
; -0.627 ns                               ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|slv_reg4[14]                                                                                                                                                     ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|readdata[14]                                                                                                                                                     ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; -5.000 ns                  ; 1.473 ns                   ; 0.846 ns                 ;
; -0.484 ns                               ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|slv_reg4[13]                                                                                                                                                     ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|readdata[13]                                                                                                                                                     ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; -5.000 ns                  ; 1.474 ns                   ; 0.990 ns                 ;
; -0.266 ns                               ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|slv_reg4[30]                                                                                                                                                     ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|readdata[30]                                                                                                                                                     ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; -5.000 ns                  ; 1.446 ns                   ; 1.180 ns                 ;
; -0.202 ns                               ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|slv_reg4[20]                                                                                                                                                     ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|readdata[20]                                                                                                                                                     ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; -5.000 ns                  ; 1.465 ns                   ; 1.263 ns                 ;
; -0.188 ns                               ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|slv_reg4[19]                                                                                                                                                     ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|readdata[19]                                                                                                                                                     ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; -5.000 ns                  ; 1.461 ns                   ; 1.273 ns                 ;
; -0.185 ns                               ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|slv_reg5[5]                                                                                                                                                      ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|readdata[5]                                                                                                                                                      ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; -5.000 ns                  ; 1.459 ns                   ; 1.274 ns                 ;
; -0.183 ns                               ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|slv_reg4[16]                                                                                                                                                     ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|readdata[16]                                                                                                                                                     ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; -5.000 ns                  ; 1.445 ns                   ; 1.262 ns                 ;
; -0.157 ns                               ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|slv_reg4[11]                                                                                                                                                     ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|readdata[11]                                                                                                                                                     ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; -5.000 ns                  ; 1.459 ns                   ; 1.302 ns                 ;
; -0.151 ns                               ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|slv_reg4[27]                                                                                                                                                     ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|readdata[27]                                                                                                                                                     ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; -5.000 ns                  ; 1.451 ns                   ; 1.300 ns                 ;
; -0.150 ns                               ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|slv_reg4[29]                                                                                                                                                     ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|readdata[29]                                                                                                                                                     ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; -5.000 ns                  ; 1.462 ns                   ; 1.312 ns                 ;
; -0.147 ns                               ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|slv_reg4[18]                                                                                                                                                     ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|readdata[18]                                                                                                                                                     ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; -5.000 ns                  ; 1.444 ns                   ; 1.297 ns                 ;
; -0.137 ns                               ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|slv_reg4[12]                                                                                                                                                     ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|readdata[12]                                                                                                                                                     ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; -5.000 ns                  ; 1.426 ns                   ; 1.289 ns                 ;
; 0.041 ns                                ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|slv_reg4[28]                                                                                                                                                     ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|readdata[28]                                                                                                                                                     ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; -5.000 ns                  ; 1.470 ns                   ; 1.511 ns                 ;
; 0.044 ns                                ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|slv_reg4[15]                                                                                                                                                     ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|readdata[15]                                                                                                                                                     ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; -5.000 ns                  ; 1.452 ns                   ; 1.496 ns                 ;
; 0.059 ns                                ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|slv_reg4[23]                                                                                                                                                     ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|readdata[23]                                                                                                                                                     ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; -5.000 ns                  ; 1.471 ns                   ; 1.530 ns                 ;
; 0.064 ns                                ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|slv_reg5[7]                                                                                                                                                      ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|readdata[7]                                                                                                                                                      ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; -5.000 ns                  ; 1.434 ns                   ; 1.498 ns                 ;
; 0.064 ns                                ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|slv_reg4[25]                                                                                                                                                     ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|readdata[25]                                                                                                                                                     ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; -5.000 ns                  ; 1.447 ns                   ; 1.511 ns                 ;
; 0.102 ns                                ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|slv_reg5[6]                                                                                                                                                      ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|readdata[6]                                                                                                                                                      ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; -5.000 ns                  ; 1.443 ns                   ; 1.545 ns                 ;
; 0.107 ns                                ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|slv_reg4[24]                                                                                                                                                     ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|readdata[24]                                                                                                                                                     ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; -5.000 ns                  ; 1.444 ns                   ; 1.551 ns                 ;
; 0.182 ns                                ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|slv_reg4[22]                                                                                                                                                     ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|readdata[22]                                                                                                                                                     ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; -5.000 ns                  ; 1.476 ns                   ; 1.658 ns                 ;
; 0.202 ns                                ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|slv_reg2[19]                                                                                                                                                     ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|readdata[19]                                                                                                                                                     ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; -5.000 ns                  ; 1.461 ns                   ; 1.663 ns                 ;
; 0.204 ns                                ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|slv_reg4[21]                                                                                                                                                     ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|readdata[21]                                                                                                                                                     ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; -5.000 ns                  ; 1.478 ns                   ; 1.682 ns                 ;
; 0.236 ns                                ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|slv_reg2[11]                                                                                                                                                     ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|readdata[11]                                                                                                                                                     ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; -5.000 ns                  ; 1.459 ns                   ; 1.695 ns                 ;
; 0.270 ns                                ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|slv_reg4[17]                                                                                                                                                     ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|readdata[17]                                                                                                                                                     ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; -5.000 ns                  ; 1.473 ns                   ; 1.743 ns                 ;
; 0.296 ns                                ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|slv_reg4[26]                                                                                                                                                     ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|readdata[26]                                                                                                                                                     ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; -5.000 ns                  ; 1.461 ns                   ; 1.757 ns                 ;
; 0.391 ns                                ; system0:u0|system0_clock_0:the_system0_clock_0|system0_clock_0_slave_FSM:slave_FSM|slave_read_request                                                                                                                                             ; system0:u0|system0_clock_0:the_system0_clock_0|system0_clock_0_slave_FSM:slave_FSM|slave_read_request                                                                                                                                             ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; system0:u0|system0_clock_1:the_system0_clock_1|system0_clock_1_slave_FSM:slave_FSM|slave_read_request                                                                                                                                             ; system0:u0|system0_clock_1:the_system0_clock_1|system0_clock_1_slave_FSM:slave_FSM|slave_read_request                                                                                                                                             ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; system0:u0|system0_clock_1:the_system0_clock_1|system0_clock_1_slave_FSM:slave_FSM|slave_write_request                                                                                                                                            ; system0:u0|system0_clock_1:the_system0_clock_1|system0_clock_1_slave_FSM:slave_FSM|slave_write_request                                                                                                                                            ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; system0:u0|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty                                                                     ; system0:u0|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty                                                                     ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; system0:u0|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|t_ena~reg0                                                                                                                                                       ; system0:u0|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|t_ena~reg0                                                                                                                                                       ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; system0:u0|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_debug:the_cpu_nios2_oci_debug|resetlatch                                                                                                                                     ; system0:u0|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_debug:the_cpu_nios2_oci_debug|resetlatch                                                                                                                                     ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; system0:u0|jtag_uart:the_jtag_uart|jtag_uart_scfifo_r:the_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|a_fefifo_7cf:fifo_state|b_full                                                                          ; system0:u0|jtag_uart:the_jtag_uart|jtag_uart_scfifo_r:the_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|a_fefifo_7cf:fifo_state|b_full                                                                          ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; system0:u0|jtag_uart:the_jtag_uart|jtag_uart_scfifo_r:the_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty                                                                     ; system0:u0|jtag_uart:the_jtag_uart|jtag_uart_scfifo_r:the_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty                                                                     ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; system0:u0|jtag_uart:the_jtag_uart|rvalid                                                                                                                                                                                                         ; system0:u0|jtag_uart:the_jtag_uart|rvalid                                                                                                                                                                                                         ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; system0:u0|jtag_uart:the_jtag_uart|woverflow                                                                                                                                                                                                      ; system0:u0|jtag_uart:the_jtag_uart|woverflow                                                                                                                                                                                                      ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; system0:u0|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|a_fefifo_7cf:fifo_state|b_full                                                                          ; system0:u0|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|a_fefifo_7cf:fifo_state|b_full                                                                          ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; system0:u0|jtag_uart:the_jtag_uart|ac                                                                                                                                                                                                             ; system0:u0|jtag_uart:the_jtag_uart|ac                                                                                                                                                                                                             ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; system0:u0|cpu:the_cpu|ic_fill_valid_bits[7]                                                                                                                                                                                                      ; system0:u0|cpu:the_cpu|ic_fill_valid_bits[7]                                                                                                                                                                                                      ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; system0:u0|cpu:the_cpu|ic_fill_valid_bits[6]                                                                                                                                                                                                      ; system0:u0|cpu:the_cpu|ic_fill_valid_bits[6]                                                                                                                                                                                                      ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; system0:u0|cpu:the_cpu|ic_fill_valid_bits[5]                                                                                                                                                                                                      ; system0:u0|cpu:the_cpu|ic_fill_valid_bits[5]                                                                                                                                                                                                      ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; system0:u0|cpu:the_cpu|ic_fill_valid_bits[4]                                                                                                                                                                                                      ; system0:u0|cpu:the_cpu|ic_fill_valid_bits[4]                                                                                                                                                                                                      ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; system0:u0|cpu:the_cpu|ic_fill_valid_bits[3]                                                                                                                                                                                                      ; system0:u0|cpu:the_cpu|ic_fill_valid_bits[3]                                                                                                                                                                                                      ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; system0:u0|cpu:the_cpu|ic_fill_valid_bits[2]                                                                                                                                                                                                      ; system0:u0|cpu:the_cpu|ic_fill_valid_bits[2]                                                                                                                                                                                                      ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; system0:u0|cpu:the_cpu|ic_fill_valid_bits[1]                                                                                                                                                                                                      ; system0:u0|cpu:the_cpu|ic_fill_valid_bits[1]                                                                                                                                                                                                      ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; system0:u0|cpu:the_cpu|ic_fill_valid_bits[0]                                                                                                                                                                                                      ; system0:u0|cpu:the_cpu|ic_fill_valid_bits[0]                                                                                                                                                                                                      ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; system0:u0|jtag_uart:the_jtag_uart|pause_irq                                                                                                                                                                                                      ; system0:u0|jtag_uart:the_jtag_uart|pause_irq                                                                                                                                                                                                      ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; system0:u0|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_debug:the_cpu_nios2_oci_debug|monitor_go                                                                                                                                     ; system0:u0|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_debug:the_cpu_nios2_oci_debug|monitor_go                                                                                                                                     ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; system0:u0|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_debug:the_cpu_nios2_oci_debug|monitor_ready                                                                                                                                  ; system0:u0|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_debug:the_cpu_nios2_oci_debug|monitor_ready                                                                                                                                  ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; system0:u0|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|MonRd                                                                                                                                                ; system0:u0|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|MonRd                                                                                                                                                ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; system0:u0|cpu:the_cpu|ic_fill_ap_offset[2]                                                                                                                                                                                                       ; system0:u0|cpu:the_cpu|ic_fill_ap_offset[2]                                                                                                                                                                                                       ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; system0:u0|cpu:the_cpu|ic_fill_ap_offset[1]                                                                                                                                                                                                       ; system0:u0|cpu:the_cpu|ic_fill_ap_offset[1]                                                                                                                                                                                                       ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; system0:u0|cpu:the_cpu|ic_fill_ap_offset[0]                                                                                                                                                                                                       ; system0:u0|cpu:the_cpu|ic_fill_ap_offset[0]                                                                                                                                                                                                       ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; system0:u0|cpu:the_cpu|ic_fill_ap_cnt[0]                                                                                                                                                                                                          ; system0:u0|cpu:the_cpu|ic_fill_ap_cnt[0]                                                                                                                                                                                                          ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; system0:u0|cpu:the_cpu|ic_fill_ap_cnt[1]                                                                                                                                                                                                          ; system0:u0|cpu:the_cpu|ic_fill_ap_cnt[1]                                                                                                                                                                                                          ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; system0:u0|sys_clk_timer:the_sys_clk_timer|control_register                                                                                                                                                                                       ; system0:u0|sys_clk_timer:the_sys_clk_timer|control_register                                                                                                                                                                                       ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; system0:u0|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|MonWr                                                                                                                                                ; system0:u0|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|MonWr                                                                                                                                                ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; system0:u0|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg|oci_single_step_mode                                                                                                                         ; system0:u0|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg|oci_single_step_mode                                                                                                                         ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; system0:u0|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_debug:the_cpu_nios2_oci_debug|probepresent                                                                                                                                   ; system0:u0|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_debug:the_cpu_nios2_oci_debug|probepresent                                                                                                                                   ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; system0:u0|cpu:the_cpu|ic_fill_ap_cnt[2]                                                                                                                                                                                                          ; system0:u0|cpu:the_cpu|ic_fill_ap_cnt[2]                                                                                                                                                                                                          ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; system0:u0|cpu_instruction_master_arbitrator:the_cpu_instruction_master|cpu_instruction_master_dbs_address[1]                                                                                                                                     ; system0:u0|cpu_instruction_master_arbitrator:the_cpu_instruction_master|cpu_instruction_master_dbs_address[1]                                                                                                                                     ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; system0:u0|cpu:the_cpu|ic_fill_prevent_refill                                                                                                                                                                                                     ; system0:u0|cpu:the_cpu|ic_fill_prevent_refill                                                                                                                                                                                                     ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; system0:u0|cpu:the_cpu|wait_for_one_post_bret_inst                                                                                                                                                                                                ; system0:u0|cpu:the_cpu|wait_for_one_post_bret_inst                                                                                                                                                                                                ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; system0:u0|dm9000a_0_avalon_slave_0_arbitrator:the_dm9000a_0_avalon_slave_0|d1_reasons_to_wait                                                                                                                                                    ; system0:u0|dm9000a_0_avalon_slave_0_arbitrator:the_dm9000a_0_avalon_slave_0|d1_reasons_to_wait                                                                                                                                                    ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; system0:u0|cpu:the_cpu|ic_fill_ap_cnt[3]                                                                                                                                                                                                          ; system0:u0|cpu:the_cpu|ic_fill_ap_cnt[3]                                                                                                                                                                                                          ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; system0:u0|cpu:the_cpu|ic_fill_active                                                                                                                                                                                                             ; system0:u0|cpu:the_cpu|ic_fill_active                                                                                                                                                                                                             ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; system0:u0|cpu:the_cpu|latched_oci_tb_hbreak_req                                                                                                                                                                                                  ; system0:u0|cpu:the_cpu|latched_oci_tb_hbreak_req                                                                                                                                                                                                  ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; system0:u0|cpu:the_cpu|hbreak_enabled                                                                                                                                                                                                             ; system0:u0|cpu:the_cpu|hbreak_enabled                                                                                                                                                                                                             ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; system0:u0|cpu:the_cpu|ic_fill_line[2]                                                                                                                                                                                                            ; system0:u0|cpu:the_cpu|ic_fill_line[2]                                                                                                                                                                                                            ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; system0:u0|cpu:the_cpu|ic_fill_line[0]                                                                                                                                                                                                            ; system0:u0|cpu:the_cpu|ic_fill_line[0]                                                                                                                                                                                                            ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; system0:u0|cpu:the_cpu|ic_fill_dp_offset[2]                                                                                                                                                                                                       ; system0:u0|cpu:the_cpu|ic_fill_dp_offset[2]                                                                                                                                                                                                       ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; system0:u0|cpu:the_cpu|ic_fill_dp_offset[1]                                                                                                                                                                                                       ; system0:u0|cpu:the_cpu|ic_fill_dp_offset[1]                                                                                                                                                                                                       ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; system0:u0|cpu:the_cpu|ic_fill_dp_offset[0]                                                                                                                                                                                                       ; system0:u0|cpu:the_cpu|ic_fill_dp_offset[0]                                                                                                                                                                                                       ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; system0:u0|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_debug:the_cpu_nios2_oci_debug|monitor_error                                                                                                                                  ; system0:u0|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_oci_debug:the_cpu_nios2_oci_debug|monitor_error                                                                                                                                  ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; system0:u0|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module|cpu_jtag_debug_module_saved_chosen_master_vector[0]                                                                                                                         ; system0:u0|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module|cpu_jtag_debug_module_saved_chosen_master_vector[0]                                                                                                                         ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; system0:u0|system0_clock_1:the_system0_clock_1|system0_clock_1_slave_FSM:slave_FSM|slave_state.010                                                                                                                                                ; system0:u0|system0_clock_1:the_system0_clock_1|system0_clock_1_slave_FSM:slave_FSM|slave_state.010                                                                                                                                                ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; system0:u0|cpu:the_cpu|i_read                                                                                                                                                                                                                     ; system0:u0|cpu:the_cpu|i_read                                                                                                                                                                                                                     ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; system0:u0|dm9000a_0_avalon_slave_0_arbitrator:the_dm9000a_0_avalon_slave_0|dm9000a_0_avalon_slave_0_wait_counter[0]                                                                                                                              ; system0:u0|dm9000a_0_avalon_slave_0_arbitrator:the_dm9000a_0_avalon_slave_0|dm9000a_0_avalon_slave_0_wait_counter[0]                                                                                                                              ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; system0:u0|dm9000a_0_avalon_slave_0_arbitrator:the_dm9000a_0_avalon_slave_0|dm9000a_0_avalon_slave_0_wait_counter[1]                                                                                                                              ; system0:u0|dm9000a_0_avalon_slave_0_arbitrator:the_dm9000a_0_avalon_slave_0|dm9000a_0_avalon_slave_0_wait_counter[1]                                                                                                                              ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; system0:u0|cpu:the_cpu|A_mul_cnt[1]                                                                                                                                                                                                               ; system0:u0|cpu:the_cpu|A_mul_cnt[1]                                                                                                                                                                                                               ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; system0:u0|cpu:the_cpu|A_mul_cnt[0]                                                                                                                                                                                                               ; system0:u0|cpu:the_cpu|A_mul_cnt[0]                                                                                                                                                                                                               ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; system0:u0|cpu:the_cpu|A_mul_cnt[2]                                                                                                                                                                                                               ; system0:u0|cpu:the_cpu|A_mul_cnt[2]                                                                                                                                                                                                               ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; system0:u0|cpu_data_master_arbitrator:the_cpu_data_master|cpu_data_master_dbs_address[1]                                                                                                                                                          ; system0:u0|cpu_data_master_arbitrator:the_cpu_data_master|cpu_data_master_dbs_address[1]                                                                                                                                                          ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; system0:u0|cpu:the_cpu|A_shift_rot_cnt                                                                                                                                                                                                            ; system0:u0|cpu:the_cpu|A_shift_rot_cnt                                                                                                                                                                                                            ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; system0:u0|cpu:the_cpu|d_read                                                                                                                                                                                                                     ; system0:u0|cpu:the_cpu|d_read                                                                                                                                                                                                                     ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; system0:u0|cpu:the_cpu|A_mem_stall                                                                                                                                                                                                                ; system0:u0|cpu:the_cpu|A_mem_stall                                                                                                                                                                                                                ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; system0:u0|cpu:the_cpu|A_mul_stall                                                                                                                                                                                                                ; system0:u0|cpu:the_cpu|A_mul_stall                                                                                                                                                                                                                ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; system0:u0|cpu:the_cpu|A_shift_rot_stall                                                                                                                                                                                                          ; system0:u0|cpu:the_cpu|A_shift_rot_stall                                                                                                                                                                                                          ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.399 ns                                ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|slv_reg3[5]                                                                                                                                                      ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|readdata[5]                                                                                                                                                      ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; -5.000 ns                  ; 1.458 ns                   ; 1.857 ns                 ;
; 0.417 ns                                ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|slv_reg4[31]                                                                                                                                                     ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|readdata[31]                                                                                                                                                     ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; -5.000 ns                  ; 1.472 ns                   ; 1.889 ns                 ;
; 0.419 ns                                ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|slv_reg4[8]                                                                                                                                                      ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|readdata[8]                                                                                                                                                      ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; -5.000 ns                  ; 1.452 ns                   ; 1.871 ns                 ;
; 0.437 ns                                ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|slv_reg2[15]                                                                                                                                                     ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|readdata[15]                                                                                                                                                     ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; -5.000 ns                  ; 1.452 ns                   ; 1.889 ns                 ;
; 0.513 ns                                ; system0:u0|cpu:the_cpu|M_rot_pass0                                                                                                                                                                                                                ; system0:u0|cpu:the_cpu|A_rot_pass0                                                                                                                                                                                                                ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.529 ns                 ;
; 0.513 ns                                ; system0:u0|cpu:the_cpu|M_ctrl_ld32                                                                                                                                                                                                                ; system0:u0|cpu:the_cpu|A_ctrl_ld32                                                                                                                                                                                                                ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.529 ns                 ;
; 0.515 ns                                ; system0:u0|cpu:the_cpu|M_ctrl_ld8_ld16                                                                                                                                                                                                            ; system0:u0|cpu:the_cpu|A_ld_align_byte2_byte3_fill                                                                                                                                                                                                ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.531 ns                 ;
; 0.515 ns                                ; system0:u0|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|MonRd                                                                                                                                                ; system0:u0|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_ocimem:the_cpu_nios2_ocimem|MonRd1                                                                                                                                               ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.531 ns                 ;
; 0.515 ns                                ; system0:u0|cpu:the_cpu|M_st_data[28]                                                                                                                                                                                                              ; system0:u0|cpu:the_cpu|A_st_data[28]                                                                                                                                                                                                              ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.531 ns                 ;
; 0.516 ns                                ; system0:u0|cpu:the_cpu|M_src2[28]                                                                                                                                                                                                                 ; system0:u0|cpu:the_cpu|A_mul_src2[28]                                                                                                                                                                                                             ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.532 ns                 ;
; 0.516 ns                                ; system0:u0|cpu:the_cpu|D_bht_ptr[5]                                                                                                                                                                                                               ; system0:u0|cpu:the_cpu|E_bht_ptr[5]                                                                                                                                                                                                               ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.532 ns                 ;
; 0.516 ns                                ; system0:u0|cpu:the_cpu|E_bht_ptr[4]                                                                                                                                                                                                               ; system0:u0|cpu:the_cpu|M_bht_ptr_unfiltered[4]                                                                                                                                                                                                    ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.532 ns                 ;
; 0.517 ns                                ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|outp_addr[1]                                                                                                                               ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|slv_reg5[1]                                                                                                                                                      ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.015 ns                   ; 0.532 ns                 ;
; 0.517 ns                                ; system0:u0|cpu:the_cpu|A_shift_rot_result[2]                                                                                                                                                                                                      ; system0:u0|cpu:the_cpu|W_wr_data[2]                                                                                                                                                                                                               ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.533 ns                 ;
; 0.517 ns                                ; system0:u0|cpu:the_cpu|D_bht_ptr[4]                                                                                                                                                                                                               ; system0:u0|cpu:the_cpu|E_bht_ptr[4]                                                                                                                                                                                                               ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.533 ns                 ;
; 0.517 ns                                ; system0:u0|cpu:the_cpu|D_bht_ptr[2]                                                                                                                                                                                                               ; system0:u0|cpu:the_cpu|E_bht_ptr[2]                                                                                                                                                                                                               ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.533 ns                 ;
; 0.518 ns                                ; system0:u0|cpu:the_cpu|F_bht_ptr[6]                                                                                                                                                                                                               ; system0:u0|cpu:the_cpu|D_bht_ptr[6]                                                                                                                                                                                                               ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.534 ns                 ;
; 0.518 ns                                ; system0:u0|cpu:the_cpu|M_src2[19]                                                                                                                                                                                                                 ; system0:u0|cpu:the_cpu|A_mul_src2[19]                                                                                                                                                                                                             ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.534 ns                 ;
; 0.518 ns                                ; system0:u0|cpu:the_cpu|E_bht_ptr[5]                                                                                                                                                                                                               ; system0:u0|cpu:the_cpu|M_bht_ptr_unfiltered[5]                                                                                                                                                                                                    ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.534 ns                 ;
; 0.519 ns                                ; system0:u0|cpu:the_cpu|F_bht_ptr[0]                                                                                                                                                                                                               ; system0:u0|cpu:the_cpu|D_bht_ptr[0]                                                                                                                                                                                                               ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.535 ns                 ;
; 0.519 ns                                ; system0:u0|cpu:the_cpu|M_src2[26]                                                                                                                                                                                                                 ; system0:u0|cpu:the_cpu|A_mul_src2[26]                                                                                                                                                                                                             ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.535 ns                 ;
; 0.519 ns                                ; system0:u0|cpu:the_cpu|A_rot[17]                                                                                                                                                                                                                  ; system0:u0|cpu:the_cpu|A_shift_rot_result[17]                                                                                                                                                                                                     ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.535 ns                 ;
; 0.519 ns                                ; system0:u0|cpu:the_cpu|A_rot[8]                                                                                                                                                                                                                   ; system0:u0|cpu:the_cpu|A_shift_rot_result[8]                                                                                                                                                                                                      ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.535 ns                 ;
; 0.519 ns                                ; system0:u0|cpu:the_cpu|M_st_data[4]                                                                                                                                                                                                               ; system0:u0|cpu:the_cpu|A_st_data[4]                                                                                                                                                                                                               ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.535 ns                 ;
; 0.519 ns                                ; system0:u0|cpu:the_cpu|M_st_data[30]                                                                                                                                                                                                              ; system0:u0|cpu:the_cpu|A_st_data[30]                                                                                                                                                                                                              ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.535 ns                 ;
; 0.520 ns                                ; system0:u0|cpu:the_cpu|M_src2[27]                                                                                                                                                                                                                 ; system0:u0|cpu:the_cpu|A_mul_src2[27]                                                                                                                                                                                                             ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.536 ns                 ;
; 0.520 ns                                ; system0:u0|cpu_data_master_arbitrator:the_cpu_data_master|dbs_16_reg_segment_0[4]                                                                                                                                                                 ; system0:u0|cpu_data_master_arbitrator:the_cpu_data_master|registered_cpu_data_master_readdata[4]                                                                                                                                                  ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.536 ns                 ;
; 0.520 ns                                ; system0:u0|cpu:the_cpu|D_bht_ptr[6]                                                                                                                                                                                                               ; system0:u0|cpu:the_cpu|E_bht_ptr[6]                                                                                                                                                                                                               ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.536 ns                 ;
; 0.520 ns                                ; system0:u0|cpu:the_cpu|M_src2[25]                                                                                                                                                                                                                 ; system0:u0|cpu:the_cpu|A_mul_src2[25]                                                                                                                                                                                                             ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.536 ns                 ;
; 0.520 ns                                ; system0:u0|cpu:the_cpu|M_src2[20]                                                                                                                                                                                                                 ; system0:u0|cpu:the_cpu|A_mul_src2[20]                                                                                                                                                                                                             ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.536 ns                 ;
; 0.520 ns                                ; system0:u0|cpu:the_cpu|M_src2[17]                                                                                                                                                                                                                 ; system0:u0|cpu:the_cpu|A_mul_src2[17]                                                                                                                                                                                                             ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.536 ns                 ;
; 0.520 ns                                ; system0:u0|cpu:the_cpu|E_src2_reg[3]                                                                                                                                                                                                              ; system0:u0|cpu:the_cpu|M_st_data[3]                                                                                                                                                                                                               ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.536 ns                 ;
; 0.520 ns                                ; system0:u0|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_sysclk:the_cpu_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0] ; system0:u0|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_sysclk:the_cpu_jtag_debug_module_sysclk|sync2_udr                                                    ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.536 ns                 ;
; 0.521 ns                                ; system0:u0|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|cntr_fjb:rd_ptr_count|safe_q[5]                                                                         ; system0:u0|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|cntr_fjb:rd_ptr_count|safe_q[5]                                                                         ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.537 ns                 ;
; 0.521 ns                                ; system0:u0|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|jupdate1                                                                                                                                                         ; system0:u0|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|jupdate2                                                                                                                                                         ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.537 ns                 ;
; 0.521 ns                                ; system0:u0|cpu:the_cpu|M_src2[31]                                                                                                                                                                                                                 ; system0:u0|cpu:the_cpu|A_mul_src2[31]                                                                                                                                                                                                             ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.537 ns                 ;
; 0.521 ns                                ; system0:u0|sys_clk_timer:the_sys_clk_timer|counter_snapshot[11]                                                                                                                                                                                   ; system0:u0|sys_clk_timer:the_sys_clk_timer|readdata[11]                                                                                                                                                                                           ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.537 ns                 ;
; 0.521 ns                                ; system0:u0|cpu_data_master_arbitrator:the_cpu_data_master|dbs_16_reg_segment_0[6]                                                                                                                                                                 ; system0:u0|cpu_data_master_arbitrator:the_cpu_data_master|registered_cpu_data_master_readdata[6]                                                                                                                                                  ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.537 ns                 ;
; 0.521 ns                                ; system0:u0|cpu:the_cpu|M_st_data[18]                                                                                                                                                                                                              ; system0:u0|cpu:the_cpu|A_st_data[18]                                                                                                                                                                                                              ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.537 ns                 ;
; 0.522 ns                                ; system0:u0|system0_clock_1:the_system0_clock_1|slave_readdata[4]                                                                                                                                                                                  ; system0:u0|cpu_data_master_arbitrator:the_cpu_data_master|dbs_16_reg_segment_0[4]                                                                                                                                                                 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.538 ns                 ;
; 0.522 ns                                ; system0:u0|cpu:the_cpu|M_src2[29]                                                                                                                                                                                                                 ; system0:u0|cpu:the_cpu|A_mul_src2[29]                                                                                                                                                                                                             ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.538 ns                 ;
; 0.522 ns                                ; system0:u0|sys_clk_timer:the_sys_clk_timer|counter_snapshot[13]                                                                                                                                                                                   ; system0:u0|sys_clk_timer:the_sys_clk_timer|readdata[13]                                                                                                                                                                                           ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.538 ns                 ;
; 0.522 ns                                ; system0:u0|sys_clk_timer:the_sys_clk_timer|counter_snapshot[10]                                                                                                                                                                                   ; system0:u0|sys_clk_timer:the_sys_clk_timer|readdata[10]                                                                                                                                                                                           ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.538 ns                 ;
; 0.522 ns                                ; system0:u0|system0_clock_1:the_system0_clock_1|slave_readdata[9]                                                                                                                                                                                  ; system0:u0|cpu_data_master_arbitrator:the_cpu_data_master|registered_cpu_data_master_readdata[25]                                                                                                                                                 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.538 ns                 ;
; 0.522 ns                                ; system0:u0|cpu:the_cpu|A_inst_result[0]                                                                                                                                                                                                           ; system0:u0|cpu:the_cpu|W_wr_data[0]                                                                                                                                                                                                               ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.538 ns                 ;
; 0.522 ns                                ; system0:u0|cpu:the_cpu|D_pc[6]                                                                                                                                                                                                                    ; system0:u0|cpu:the_cpu|E_pc[6]                                                                                                                                                                                                                    ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.538 ns                 ;
; 0.522 ns                                ; system0:u0|cpu:the_cpu|M_control_reg_rddata[0]                                                                                                                                                                                                    ; system0:u0|cpu:the_cpu|A_inst_result[0]                                                                                                                                                                                                           ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.538 ns                 ;
; 0.522 ns                                ; system0:u0|cpu:the_cpu|M_st_data[5]                                                                                                                                                                                                               ; system0:u0|cpu:the_cpu|A_st_data[5]                                                                                                                                                                                                               ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.538 ns                 ;
; 0.522 ns                                ; system0:u0|cpu:the_cpu|M_st_data[25]                                                                                                                                                                                                              ; system0:u0|cpu:the_cpu|A_st_data[25]                                                                                                                                                                                                              ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.538 ns                 ;
; 0.522 ns                                ; system0:u0|cpu:the_cpu|M_st_data[31]                                                                                                                                                                                                              ; system0:u0|cpu:the_cpu|A_st_data[31]                                                                                                                                                                                                              ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.538 ns                 ;
; 0.523 ns                                ; system0:u0|system0_clock_1:the_system0_clock_1|slave_readdata[14]                                                                                                                                                                                 ; system0:u0|cpu_data_master_arbitrator:the_cpu_data_master|dbs_16_reg_segment_0[14]                                                                                                                                                                ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.539 ns                 ;
; 0.523 ns                                ; system0:u0|system0_clock_1:the_system0_clock_1|slave_readdata[13]                                                                                                                                                                                 ; system0:u0|cpu_data_master_arbitrator:the_cpu_data_master|dbs_16_reg_segment_0[13]                                                                                                                                                                ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.539 ns                 ;
; 0.523 ns                                ; system0:u0|cpu_data_master_arbitrator:the_cpu_data_master|dbs_16_reg_segment_0[7]                                                                                                                                                                 ; system0:u0|cpu_data_master_arbitrator:the_cpu_data_master|registered_cpu_data_master_readdata[7]                                                                                                                                                  ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.539 ns                 ;
; 0.523 ns                                ; system0:u0|cpu_data_master_arbitrator:the_cpu_data_master|dbs_16_reg_segment_0[11]                                                                                                                                                                ; system0:u0|cpu_data_master_arbitrator:the_cpu_data_master|registered_cpu_data_master_readdata[11]                                                                                                                                                 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.539 ns                 ;
; 0.523 ns                                ; system0:u0|cpu:the_cpu|F_pc[8]                                                                                                                                                                                                                    ; system0:u0|cpu:the_cpu|D_pc[8]                                                                                                                                                                                                                    ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.539 ns                 ;
; 0.523 ns                                ; system0:u0|system0_clock_0:the_system0_clock_0|slave_readdata[1]                                                                                                                                                                                  ; system0:u0|cpu_instruction_master_arbitrator:the_cpu_instruction_master|dbs_16_reg_segment_0[1]                                                                                                                                                   ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.539 ns                 ;
; 0.523 ns                                ; system0:u0|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_sysclk:the_cpu_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1  ; system0:u0|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_sysclk:the_cpu_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0] ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.539 ns                 ;
; 0.523 ns                                ; system0:u0|cpu:the_cpu|E_iw[2]                                                                                                                                                                                                                    ; system0:u0|cpu:the_cpu|M_ctrl_ld_st                                                                                                                                                                                                               ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.539 ns                 ;
; 0.524 ns                                ; system0:u0|system0_clock_0:the_system0_clock_0|slave_byteenable_d1[1]                                                                                                                                                                             ; system0:u0|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|rst2                                                                                                                                                             ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.540 ns                 ;
; 0.524 ns                                ; system0:u0|system0_clock_1:the_system0_clock_1|slave_readdata[9]                                                                                                                                                                                  ; system0:u0|cpu_data_master_arbitrator:the_cpu_data_master|dbs_16_reg_segment_0[9]                                                                                                                                                                 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.540 ns                 ;
; 0.524 ns                                ; system0:u0|cpu:the_cpu|A_ipending_reg_irq2                                                                                                                                                                                                        ; system0:u0|cpu:the_cpu|E_control_reg_rddata[2]                                                                                                                                                                                                    ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.540 ns                 ;
; 0.524 ns                                ; system0:u0|system0_clock_0:the_system0_clock_0|slave_readdata[2]                                                                                                                                                                                  ; system0:u0|cpu_instruction_master_arbitrator:the_cpu_instruction_master|dbs_16_reg_segment_0[2]                                                                                                                                                   ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.540 ns                 ;
; 0.524 ns                                ; system0:u0|cpu:the_cpu|E_control_reg_rddata[2]                                                                                                                                                                                                    ; system0:u0|cpu:the_cpu|M_control_reg_rddata[2]                                                                                                                                                                                                    ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.540 ns                 ;
; 0.524 ns                                ; system0:u0|cpu:the_cpu|M_mem_byte_en[1]                                                                                                                                                                                                           ; system0:u0|cpu:the_cpu|A_mem_byte_en[1]                                                                                                                                                                                                           ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.540 ns                 ;
; 0.524 ns                                ; system0:u0|cpu_instruction_master_arbitrator:the_cpu_instruction_master|dbs_16_reg_segment_0[1]                                                                                                                                                   ; system0:u0|cpu:the_cpu|i_readdata_d1[1]                                                                                                                                                                                                           ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.540 ns                 ;
; 0.524 ns                                ; system0:u0|cpu:the_cpu|A_rot[24]                                                                                                                                                                                                                  ; system0:u0|cpu:the_cpu|A_shift_rot_result[24]                                                                                                                                                                                                     ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.540 ns                 ;
; 0.524 ns                                ; system0:u0|cpu:the_cpu|M_st_data[6]                                                                                                                                                                                                               ; system0:u0|cpu:the_cpu|A_st_data[6]                                                                                                                                                                                                               ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.540 ns                 ;
; 0.524 ns                                ; system0:u0|cpu:the_cpu|M_st_data[15]                                                                                                                                                                                                              ; system0:u0|cpu:the_cpu|A_st_data[15]                                                                                                                                                                                                              ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.540 ns                 ;
; 0.524 ns                                ; system0:u0|cpu:the_cpu|M_st_data[26]                                                                                                                                                                                                              ; system0:u0|cpu:the_cpu|A_st_data[26]                                                                                                                                                                                                              ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.540 ns                 ;
; 0.524 ns                                ; system0:u0|cpu:the_cpu|M_st_data[19]                                                                                                                                                                                                              ; system0:u0|cpu:the_cpu|A_st_data[19]                                                                                                                                                                                                              ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.540 ns                 ;
; 0.525 ns                                ; system0:u0|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|jupdate1                                                                                                                                                         ; system0:u0|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|t_pause~reg0                                                                                                                                                     ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.541 ns                 ;
; 0.525 ns                                ; system0:u0|cpu:the_cpu|A_shift_rot_result[4]                                                                                                                                                                                                      ; system0:u0|cpu:the_cpu|W_wr_data[4]                                                                                                                                                                                                               ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.541 ns                 ;
; 0.525 ns                                ; system0:u0|cpu:the_cpu|E_bht_ptr[7]                                                                                                                                                                                                               ; system0:u0|cpu:the_cpu|M_bht_ptr_unfiltered[7]                                                                                                                                                                                                    ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.541 ns                 ;
; 0.525 ns                                ; system0:u0|system0_clock_0:the_system0_clock_0|slave_readdata[3]                                                                                                                                                                                  ; system0:u0|cpu_instruction_master_arbitrator:the_cpu_instruction_master|dbs_16_reg_segment_0[3]                                                                                                                                                   ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.541 ns                 ;
; 0.525 ns                                ; system0:u0|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_sysclk:the_cpu_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1  ; system0:u0|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_sysclk:the_cpu_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|dreg[0] ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.541 ns                 ;
; 0.525 ns                                ; system0:u0|cpu:the_cpu|M_st_data[22]                                                                                                                                                                                                              ; system0:u0|cpu:the_cpu|A_st_data[22]                                                                                                                                                                                                              ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.541 ns                 ;
; 0.525 ns                                ; system0:u0|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_sysclk:the_cpu_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0] ; system0:u0|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_sysclk:the_cpu_jtag_debug_module_sysclk|update_jdo_strobe                                            ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.541 ns                 ;
; 0.526 ns                                ; system0:u0|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|cntr_fjb:wr_ptr|safe_q[5]                                                                               ; system0:u0|jtag_uart:the_jtag_uart|jtag_uart_scfifo_w:the_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|cntr_fjb:wr_ptr|safe_q[5]                                                                               ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.542 ns                 ;
; 0.526 ns                                ; system0:u0|cpu:the_cpu|M_br_cond_taken_history[3]                                                                                                                                                                                                 ; system0:u0|cpu:the_cpu|M_br_cond_taken_history[4]                                                                                                                                                                                                 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.542 ns                 ;
; 0.526 ns                                ; system0:u0|cpu:the_cpu|A_st_data[1]                                                                                                                                                                                                               ; system0:u0|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg|oci_ienable[1]                                                                                                                               ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.542 ns                 ;
; 0.526 ns                                ; system0:u0|cpu:the_cpu|ic_fill_active                                                                                                                                                                                                             ; system0:u0|cpu:the_cpu|D_ic_fill_starting_d1                                                                                                                                                                                                      ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.542 ns                 ;
; 0.527 ns                                ; system0:u0|system0_clock_1:the_system0_clock_1|slave_readdata[10]                                                                                                                                                                                 ; system0:u0|cpu_data_master_arbitrator:the_cpu_data_master|dbs_16_reg_segment_0[10]                                                                                                                                                                ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.543 ns                 ;
; 0.527 ns                                ; system0:u0|cpu:the_cpu|A_inst_result[19]                                                                                                                                                                                                          ; system0:u0|cpu:the_cpu|W_wr_data[19]                                                                                                                                                                                                              ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.543 ns                 ;
; 0.527 ns                                ; system0:u0|cpu:the_cpu|M_alu_result[14]                                                                                                                                                                                                           ; system0:u0|cpu:the_cpu|A_inst_result[14]                                                                                                                                                                                                          ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.543 ns                 ;
; 0.528 ns                                ; system0:u0|cpu:the_cpu|M_br_cond_taken_history[6]                                                                                                                                                                                                 ; system0:u0|cpu:the_cpu|M_br_cond_taken_history[7]                                                                                                                                                                                                 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.544 ns                 ;
; 0.528 ns                                ; system0:u0|cpu:the_cpu|A_st_data[0]                                                                                                                                                                                                               ; system0:u0|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_nios2_avalon_reg:the_cpu_nios2_avalon_reg|oci_ienable[0]                                                                                                                               ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.544 ns                 ;
; 0.529 ns                                ; system0:u0|system0_clock_1:the_system0_clock_1|slave_readdata[0]                                                                                                                                                                                  ; system0:u0|cpu_data_master_arbitrator:the_cpu_data_master|dbs_16_reg_segment_0[0]                                                                                                                                                                 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.545 ns                 ;
; 0.529 ns                                ; system0:u0|cpu:the_cpu|E_iw[7]                                                                                                                                                                                                                    ; system0:u0|cpu:the_cpu|M_iw[7]                                                                                                                                                                                                                    ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.545 ns                 ;
; 0.529 ns                                ; system0:u0|cpu:the_cpu|M_st_data[20]                                                                                                                                                                                                              ; system0:u0|cpu:the_cpu|A_st_data[20]                                                                                                                                                                                                              ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.545 ns                 ;
; 0.529 ns                                ; system0:u0|cpu:the_cpu|E_src2_reg[0]                                                                                                                                                                                                              ; system0:u0|cpu:the_cpu|M_st_data[0]                                                                                                                                                                                                               ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.545 ns                 ;
; 0.530 ns                                ; system0:u0|jtag_uart:the_jtag_uart|jtag_uart_scfifo_r:the_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|cntr_fjb:wr_ptr|safe_q[5]                                                                               ; system0:u0|jtag_uart:the_jtag_uart|jtag_uart_scfifo_r:the_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|cntr_fjb:wr_ptr|safe_q[5]                                                                               ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.546 ns                 ;
; 0.530 ns                                ; system0:u0|system0_clock_1:the_system0_clock_1|slave_readdata[11]                                                                                                                                                                                 ; system0:u0|cpu_data_master_arbitrator:the_cpu_data_master|dbs_16_reg_segment_0[11]                                                                                                                                                                ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.546 ns                 ;
; 0.530 ns                                ; system0:u0|cpu:the_cpu|E_iw[5]                                                                                                                                                                                                                    ; system0:u0|cpu:the_cpu|M_iw[5]                                                                                                                                                                                                                    ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.546 ns                 ;
; 0.530 ns                                ; system0:u0|cpu:the_cpu|E_src2_reg[0]                                                                                                                                                                                                              ; system0:u0|cpu:the_cpu|M_st_data[8]                                                                                                                                                                                                               ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.546 ns                 ;
; 0.530 ns                                ; system0:u0|cpu:the_cpu|D_pc[14]                                                                                                                                                                                                                   ; system0:u0|cpu:the_cpu|ic_fill_tag[4]                                                                                                                                                                                                             ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.546 ns                 ;
; 0.530 ns                                ; system0:u0|cpu:the_cpu|M_st_data[29]                                                                                                                                                                                                              ; system0:u0|cpu:the_cpu|A_st_data[29]                                                                                                                                                                                                              ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.546 ns                 ;
; 0.530 ns                                ; system0:u0|dm9000a_0_avalon_slave_0_arbitrator:the_dm9000a_0_avalon_slave_0|dm9000a_0_avalon_slave_0_wait_counter[1]                                                                                                                              ; system0:u0|dm9000a_0_avalon_slave_0_arbitrator:the_dm9000a_0_avalon_slave_0|dm9000a_0_avalon_slave_0_wait_counter[0]                                                                                                                              ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.546 ns                 ;
; 0.531 ns                                ; system0:u0|system0_clock_1:the_system0_clock_1|slave_readdata[1]                                                                                                                                                                                  ; system0:u0|cpu_data_master_arbitrator:the_cpu_data_master|dbs_16_reg_segment_0[1]                                                                                                                                                                 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.547 ns                 ;
; 0.531 ns                                ; system0:u0|cpu:the_cpu|A_mul_result[31]                                                                                                                                                                                                           ; system0:u0|cpu:the_cpu|A_mul_result[31]                                                                                                                                                                                                           ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.547 ns                 ;
; 0.531 ns                                ; system0:u0|system0_clock_1:the_system0_clock_1|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1                                                                                                                                        ; system0:u0|system0_clock_1:the_system0_clock_1|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0]                                                                                                                                       ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.547 ns                 ;
; 0.531 ns                                ; system0:u0|cpu:the_cpu|M_st_data[21]                                                                                                                                                                                                              ; system0:u0|cpu:the_cpu|A_st_data[21]                                                                                                                                                                                                              ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.547 ns                 ;
; 0.532 ns                                ; system0:u0|cpu:the_cpu|M_alu_result[25]                                                                                                                                                                                                           ; system0:u0|cpu:the_cpu|A_inst_result[25]                                                                                                                                                                                                          ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.548 ns                 ;
; 0.533 ns                                ; system0:u0|cpu:the_cpu|A_mem_byte_en[3]                                                                                                                                                                                                           ; system0:u0|system0_clock_1:the_system0_clock_1|slave_byteenable_d1[1]                                                                                                                                                                             ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.549 ns                 ;
; 0.533 ns                                ; system0:u0|cpu:the_cpu|D_pc[16]                                                                                                                                                                                                                   ; system0:u0|cpu:the_cpu|ic_fill_tag[6]                                                                                                                                                                                                             ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.549 ns                 ;
; 0.534 ns                                ; system0:u0|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_sysclk:the_cpu_jtag_debug_module_sysclk|update_jdo_strobe                                            ; system0:u0|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_sysclk:the_cpu_jtag_debug_module_sysclk|enable_action_strobe                                         ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.550 ns                 ;
; 0.535 ns                                ; system0:u0|system0_reset_clk_cpu_domain_synch_module:system0_reset_clk_cpu_domain_synch|data_in_d1                                                                                                                                                ; system0:u0|system0_reset_clk_cpu_domain_synch_module:system0_reset_clk_cpu_domain_synch|data_out                                                                                                                                                  ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.551 ns                 ;
; 0.536 ns                                ; system0:u0|system0_clock_0:the_system0_clock_0|system0_clock_0_slave_FSM:slave_FSM|slave_state.001                                                                                                                                                ; system0:u0|system0_clock_0:the_system0_clock_0|system0_clock_0_slave_FSM:slave_FSM|slave_read_request                                                                                                                                             ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.552 ns                 ;
; 0.536 ns                                ; system0:u0|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|read_write1                                                                                                                                                      ; system0:u0|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|read_write2                                                                                                                                                      ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.552 ns                 ;
; 0.536 ns                                ; system0:u0|system0_clock_1:the_system0_clock_1|slave_readdata[8]                                                                                                                                                                                  ; system0:u0|cpu_data_master_arbitrator:the_cpu_data_master|registered_cpu_data_master_readdata[24]                                                                                                                                                 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.552 ns                 ;
; 0.536 ns                                ; system0:u0|cpu:the_cpu|E_src2_reg[7]                                                                                                                                                                                                              ; system0:u0|cpu:the_cpu|M_st_data[23]                                                                                                                                                                                                              ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.552 ns                 ;
; 0.536 ns                                ; system0:u0|cpu:the_cpu|E_src2_reg[7]                                                                                                                                                                                                              ; system0:u0|cpu:the_cpu|M_st_data[7]                                                                                                                                                                                                               ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.552 ns                 ;
; 0.537 ns                                ; system0:u0|system0_clock_0:the_system0_clock_0|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0]                                                                                                                                        ; system0:u0|system0_clock_0:the_system0_clock_0|system0_clock_0_slave_FSM:slave_FSM|slave_state.001                                                                                                                                                ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.553 ns                 ;
; 0.537 ns                                ; system0:u0|cpu:the_cpu|D_pc[19]                                                                                                                                                                                                                   ; system0:u0|cpu:the_cpu|E_pc[19]                                                                                                                                                                                                                   ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.016 ns                   ; 0.553 ns                 ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu)                                                                                                                                                                                               ;                                                                                                                                                                                                                                                   ;                                              ;                                              ;                            ;                            ;                          ;
+-----------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------+----------------------------------------------+----------------------------+----------------------------+--------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'SDRAM_PLL:PLL1|altpll:altpll_component|_clk2'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
+-----------------------------------------+-------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------+----------------------------------------------+----------------------------+----------------------------+--------------------------+
; Minimum Slack                           ; From                                                                                                                          ; To                                                                                                                                                                                               ; From Clock                                   ; To Clock                                     ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+-----------------------------------------+-------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------+----------------------------------------------+----------------------------+----------------------------+--------------------------+
; 0.391 ns                                ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|s_wen                  ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|s_wen                                                                                     ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|led_2                  ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|led_2                                                                                     ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|d_flag[1]              ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|d_flag[1]                                                                                 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|d_flag[0]              ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|d_flag[0]                                                                                 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|chg_flag               ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|chg_flag                                                                                  ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|c_state[1]             ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|c_state[1]                                                                                ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.521 ns                                ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|inner_reg_0_bypass[26] ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|outp_data[5]                                                                              ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 0.537 ns                 ;
; 0.522 ns                                ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|inner_reg_0_bypass[22] ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|outp_data[1]                                                                              ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 0.538 ns                 ;
; 0.522 ns                                ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|slv_reg2[2]                                  ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|inner_op_cfg[2]                                                                           ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.017 ns                   ; 0.539 ns                 ;
; 0.523 ns                                ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|slv_reg2[27]                                 ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|inner_op_cfg[27]                                                                          ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.017 ns                   ; 0.540 ns                 ;
; 0.524 ns                                ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|slv_reg2[31]                                 ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|inner_op_cfg[31]                                                                          ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.017 ns                   ; 0.541 ns                 ;
; 0.525 ns                                ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|slv_reg2[28]                                 ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|inner_op_cfg[28]                                                                          ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.017 ns                   ; 0.542 ns                 ;
; 0.529 ns                                ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|slv_reg3[6]                                  ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|inner_send[6]                                                                             ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.017 ns                   ; 0.546 ns                 ;
; 0.531 ns                                ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|led_cnt[31]            ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|led_cnt[31]                                                                               ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 0.547 ns                 ;
; 0.531 ns                                ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|slv_reg3[25]                                 ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|inner_send[25]                                                                            ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.017 ns                   ; 0.548 ns                 ;
; 0.532 ns                                ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|slv_reg3[0]                                  ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|inner_send[0]                                                                             ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.017 ns                   ; 0.549 ns                 ;
; 0.665 ns                                ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|slv_reg2[25]                                 ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|inner_op_cfg[25]                                                                          ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.017 ns                   ; 0.682 ns                 ;
; 0.666 ns                                ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|slv_reg2[24]                                 ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|inner_op_cfg[24]                                                                          ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.017 ns                   ; 0.683 ns                 ;
; 0.671 ns                                ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|slv_reg3[29]                                 ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|inner_send[29]                                                                            ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.018 ns                   ; 0.689 ns                 ;
; 0.672 ns                                ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|slv_reg3[7]                                  ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|inner_send[7]                                                                             ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.017 ns                   ; 0.689 ns                 ;
; 0.674 ns                                ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|slv_reg3[22]                                 ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|inner_send[22]                                                                            ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.017 ns                   ; 0.691 ns                 ;
; 0.678 ns                                ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|slv_reg3[18]                                 ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|inner_send[18]                                                                            ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.017 ns                   ; 0.695 ns                 ;
; 0.678 ns                                ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|slv_reg3[16]                                 ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|inner_send[16]                                                                            ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.017 ns                   ; 0.695 ns                 ;
; 0.680 ns                                ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|slv_reg3[20]                                 ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|inner_send[20]                                                                            ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.017 ns                   ; 0.697 ns                 ;
; 0.682 ns                                ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|slv_reg2[0]                                  ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|inner_op_cfg[0]                                                                           ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.017 ns                   ; 0.699 ns                 ;
; 0.707 ns                                ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|slv_reg3[31]                                 ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|inner_send[31]                                                                            ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.018 ns                   ; 0.725 ns                 ;
; 0.710 ns                                ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|slv_reg3[12]                                 ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|inner_send[12]                                                                            ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.018 ns                   ; 0.728 ns                 ;
; 0.712 ns                                ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|inner_send[3]          ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|outp_addr[3]                                                                              ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.015 ns                   ; 0.727 ns                 ;
; 0.713 ns                                ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|slv_reg2[30]                                 ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|inner_op_cfg[30]                                                                          ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.018 ns                   ; 0.731 ns                 ;
; 0.720 ns                                ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|slv_reg3[19]                                 ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|inner_send[19]                                                                            ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.018 ns                   ; 0.738 ns                 ;
; 0.723 ns                                ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|slv_reg3[10]                                 ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|inner_send[10]                                                                            ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.018 ns                   ; 0.741 ns                 ;
; 0.790 ns                                ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|inner_reg_0_bypass[21] ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|outp_data[0]                                                                              ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 0.806 ns                 ;
; 0.795 ns                                ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|led_cnt[16]            ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|led_cnt[16]                                                                               ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 0.811 ns                 ;
; 0.801 ns                                ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|led_cnt[18]            ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|led_cnt[18]                                                                               ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 0.817 ns                 ;
; 0.802 ns                                ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|led_cnt[23]            ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|led_cnt[23]                                                                               ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 0.818 ns                 ;
; 0.805 ns                                ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|led_cnt[17]            ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|led_cnt[17]                                                                               ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 0.821 ns                 ;
; 0.805 ns                                ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|led_cnt[1]             ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|led_cnt[1]                                                                                ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 0.821 ns                 ;
; 0.806 ns                                ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|led_cnt[11]            ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|led_cnt[11]                                                                               ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 0.822 ns                 ;
; 0.806 ns                                ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|led_cnt[9]             ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|led_cnt[9]                                                                                ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 0.822 ns                 ;
; 0.806 ns                                ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|led_cnt[14]            ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|led_cnt[14]                                                                               ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 0.822 ns                 ;
; 0.806 ns                                ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|led_cnt[15]            ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|led_cnt[15]                                                                               ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 0.822 ns                 ;
; 0.806 ns                                ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|led_cnt[25]            ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|led_cnt[25]                                                                               ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 0.822 ns                 ;
; 0.806 ns                                ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|led_cnt[27]            ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|led_cnt[27]                                                                               ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 0.822 ns                 ;
; 0.806 ns                                ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|led_cnt[29]            ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|led_cnt[29]                                                                               ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 0.822 ns                 ;
; 0.806 ns                                ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|led_cnt[30]            ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|led_cnt[30]                                                                               ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 0.822 ns                 ;
; 0.806 ns                                ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|led_cnt[13]            ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|led_cnt[13]                                                                               ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 0.822 ns                 ;
; 0.806 ns                                ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|led_cnt[2]             ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|led_cnt[2]                                                                                ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 0.822 ns                 ;
; 0.806 ns                                ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|led_cnt[4]             ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|led_cnt[4]                                                                                ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 0.822 ns                 ;
; 0.806 ns                                ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|led_cnt[7]             ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|led_cnt[7]                                                                                ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 0.822 ns                 ;
; 0.818 ns                                ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|slv_reg3[24]                                 ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|inner_send[24]                                                                            ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.018 ns                   ; 0.836 ns                 ;
; 0.827 ns                                ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|inner_reg_0_bypass[27] ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|outp_data[6]                                                                              ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 0.843 ns                 ;
; 0.829 ns                                ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|inner_reg_0_bypass[25] ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|outp_data[4]                                                                              ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 0.845 ns                 ;
; 0.829 ns                                ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|slv_reg3[11]                                 ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|inner_send[11]                                                                            ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.017 ns                   ; 0.846 ns                 ;
; 0.832 ns                                ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|inner_reg_0_bypass[28] ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|outp_data[7]                                                                              ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 0.848 ns                 ;
; 0.833 ns                                ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|inner_reg_0_bypass[24] ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|outp_data[3]                                                                              ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 0.849 ns                 ;
; 0.833 ns                                ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|inner_reg_0_bypass[23] ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|outp_data[2]                                                                              ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 0.849 ns                 ;
; 0.835 ns                                ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|d_flag[0]              ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|d_flag[1]                                                                                 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 0.851 ns                 ;
; 0.838 ns                                ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|led_cnt[10]            ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|led_cnt[10]                                                                               ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 0.854 ns                 ;
; 0.838 ns                                ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|led_cnt[8]             ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|led_cnt[8]                                                                                ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 0.854 ns                 ;
; 0.838 ns                                ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|led_cnt[24]            ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|led_cnt[24]                                                                               ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 0.854 ns                 ;
; 0.838 ns                                ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|led_cnt[26]            ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|led_cnt[26]                                                                               ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 0.854 ns                 ;
; 0.838 ns                                ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|led_cnt[28]            ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|led_cnt[28]                                                                               ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 0.854 ns                 ;
; 0.838 ns                                ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|led_cnt[19]            ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|led_cnt[19]                                                                               ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 0.854 ns                 ;
; 0.838 ns                                ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|led_cnt[12]            ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|led_cnt[12]                                                                               ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 0.854 ns                 ;
; 0.838 ns                                ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|led_cnt[3]             ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|led_cnt[3]                                                                                ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 0.854 ns                 ;
; 0.839 ns                                ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|led_cnt[21]            ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|led_cnt[21]                                                                               ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 0.855 ns                 ;
; 0.839 ns                                ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|led_cnt[22]            ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|led_cnt[22]                                                                               ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 0.855 ns                 ;
; 0.839 ns                                ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|led_cnt[5]             ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|led_cnt[5]                                                                                ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 0.855 ns                 ;
; 0.839 ns                                ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|led_cnt[6]             ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|led_cnt[6]                                                                                ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 0.855 ns                 ;
; 0.841 ns                                ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|slv_reg3[23]                                 ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|inner_send[23]                                                                            ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.018 ns                   ; 0.859 ns                 ;
; 0.848 ns                                ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|c_state[4]             ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|c_state[0]                                                                                ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 0.864 ns                 ;
; 0.852 ns                                ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|slv_reg3[17]                                 ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|inner_send[17]                                                                            ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.017 ns                   ; 0.869 ns                 ;
; 0.853 ns                                ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|slv_reg3[15]                                 ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|inner_send[15]                                                                            ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.017 ns                   ; 0.870 ns                 ;
; 0.853 ns                                ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|slv_reg3[21]                                 ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|inner_send[21]                                                                            ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.018 ns                   ; 0.871 ns                 ;
; 0.861 ns                                ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|slv_reg3[27]                                 ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|inner_send[27]                                                                            ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.018 ns                   ; 0.879 ns                 ;
; 0.868 ns                                ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|slv_reg3[30]                                 ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|inner_send[30]                                                                            ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.017 ns                   ; 0.885 ns                 ;
; 0.925 ns                                ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|inner_send[8]          ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|outp_addr[8]                                                                              ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.014 ns                   ; 0.939 ns                 ;
; 0.943 ns                                ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|slv_reg3[28]                                 ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|inner_send[28]                                                                            ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.017 ns                   ; 0.960 ns                 ;
; 0.945 ns                                ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|slv_reg3[5]                                  ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|inner_send[5]                                                                             ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.018 ns                   ; 0.963 ns                 ;
; 0.954 ns                                ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|inner_op_cfg[2]        ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|d_flag[0]                                                                                 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.017 ns                   ; 0.971 ns                 ;
; 0.955 ns                                ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|slv_reg3[4]                                  ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|inner_send[4]                                                                             ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.017 ns                   ; 0.972 ns                 ;
; 0.956 ns                                ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|inner_send[1]          ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|outp_addr[1]                                                                              ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.014 ns                   ; 0.970 ns                 ;
; 0.970 ns                                ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|c_state[3]             ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|c_state[4]                                                                                ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 0.986 ns                 ;
; 0.984 ns                                ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|slv_reg2[29]                                 ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|inner_op_cfg[29]                                                                          ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.000 ns                 ;
; 1.006 ns                                ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|inner_send[9]          ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|outp_addr[9]                                                                              ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.014 ns                   ; 1.020 ns                 ;
; 1.011 ns                                ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|c_state[3]             ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|c_state[1]                                                                                ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.015 ns                   ; 1.026 ns                 ;
; 1.016 ns                                ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|inner_op_cfg[28]       ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|inc_addr[6]                                                                               ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.032 ns                 ;
; 1.017 ns                                ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|inner_op_cfg[22]       ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|inc_addr[0]                                                                               ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.033 ns                 ;
; 1.018 ns                                ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|inner_op_cfg[26]       ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|inc_addr[4]                                                                               ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.034 ns                 ;
; 1.027 ns                                ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|inner_op_cfg[23]       ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|inc_addr[1]                                                                               ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.043 ns                 ;
; 1.034 ns                                ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|inner_op_cfg[29]       ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|inc_addr[7]                                                                               ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.050 ns                 ;
; 1.039 ns                                ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|c_state[3]             ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|s_wen                                                                                     ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.018 ns                   ; 1.057 ns                 ;
; 1.054 ns                                ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|slv_reg3[3]                                  ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|inner_send[3]                                                                             ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.017 ns                   ; 1.071 ns                 ;
; 1.087 ns                                ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|inc_addr[0]            ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|inner_reg_0_bypass[1]                                                                     ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.019 ns                   ; 1.106 ns                 ;
; 1.092 ns                                ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|inner_send[7]          ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|outp_addr[7]                                                                              ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.015 ns                   ; 1.107 ns                 ;
; 1.105 ns                                ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|c_state[4]             ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|c_state[4]                                                                                ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.121 ns                 ;
; 1.109 ns                                ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|inner_send[5]          ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|outp_addr[5]                                                                              ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.014 ns                   ; 1.123 ns                 ;
; 1.148 ns                                ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|c_state[1]             ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|c_state[0]                                                                                ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.017 ns                   ; 1.165 ns                 ;
; 1.151 ns                                ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|c_state[2]             ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|c_state[1]                                                                                ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.015 ns                   ; 1.166 ns                 ;
; 1.167 ns                                ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|slv_reg2[0]                                  ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|inner_area_cfg[4]                                                                         ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.013 ns                   ; 1.180 ns                 ;
; 1.168 ns                                ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|c_state[3]             ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|chg_flag                                                                                  ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.018 ns                   ; 1.186 ns                 ;
; 1.169 ns                                ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|slv_reg2[0]                                  ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|inner_area_cfg[8]                                                                         ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.013 ns                   ; 1.182 ns                 ;
; 1.174 ns                                ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|slv_reg2[0]                                  ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|inner_area_cfg[7]                                                                         ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.013 ns                   ; 1.187 ns                 ;
; 1.176 ns                                ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|slv_reg2[0]                                  ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|inner_area_cfg[6]                                                                         ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.013 ns                   ; 1.189 ns                 ;
; 1.178 ns                                ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|led_cnt[16]            ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|led_cnt[17]                                                                               ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.194 ns                 ;
; 1.184 ns                                ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|led_cnt[18]            ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|led_cnt[19]                                                                               ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.200 ns                 ;
; 1.186 ns                                ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|c_state[3]             ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|c_state[0]                                                                                ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.202 ns                 ;
; 1.188 ns                                ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|led_cnt[17]            ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|led_cnt[18]                                                                               ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.204 ns                 ;
; 1.188 ns                                ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|led_cnt[1]             ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|led_cnt[2]                                                                                ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.204 ns                 ;
; 1.189 ns                                ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|led_cnt[9]             ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|led_cnt[10]                                                                               ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.205 ns                 ;
; 1.189 ns                                ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|led_cnt[13]            ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|led_cnt[14]                                                                               ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.205 ns                 ;
; 1.189 ns                                ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|led_cnt[14]            ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|led_cnt[15]                                                                               ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.205 ns                 ;
; 1.189 ns                                ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|led_cnt[25]            ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|led_cnt[26]                                                                               ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.205 ns                 ;
; 1.189 ns                                ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|led_cnt[27]            ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|led_cnt[28]                                                                               ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.205 ns                 ;
; 1.189 ns                                ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|led_cnt[30]            ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|led_cnt[31]                                                                               ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.205 ns                 ;
; 1.189 ns                                ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|led_cnt[29]            ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|led_cnt[30]                                                                               ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.205 ns                 ;
; 1.189 ns                                ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|led_cnt[11]            ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|led_cnt[12]                                                                               ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.205 ns                 ;
; 1.189 ns                                ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|led_cnt[2]             ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|led_cnt[3]                                                                                ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.205 ns                 ;
; 1.189 ns                                ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|led_cnt[4]             ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|led_cnt[5]                                                                                ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.205 ns                 ;
; 1.192 ns                                ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|inc_addr[0]            ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|altsyncram:inner_reg_rtl_0|altsyncram_aek1:auto_generated|ram_block1a0~porta_address_reg0 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.040 ns                   ; 1.232 ns                 ;
; 1.195 ns                                ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|inc_addr[0]            ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|altsyncram:inner_reg_rtl_0|altsyncram_aek1:auto_generated|ram_block1a3~porta_address_reg0 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.042 ns                   ; 1.237 ns                 ;
; 1.198 ns                                ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|c_state[2]             ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|c_state[4]                                                                                ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.214 ns                 ;
; 1.218 ns                                ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|inner_send[0]          ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|outp_addr[0]                                                                              ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.018 ns                   ; 1.236 ns                 ;
; 1.224 ns                                ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|led_cnt[10]            ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|led_cnt[11]                                                                               ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.240 ns                 ;
; 1.224 ns                                ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|led_cnt[8]             ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|led_cnt[9]                                                                                ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.240 ns                 ;
; 1.224 ns                                ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|led_cnt[24]            ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|led_cnt[25]                                                                               ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.240 ns                 ;
; 1.224 ns                                ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|led_cnt[26]            ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|led_cnt[27]                                                                               ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.240 ns                 ;
; 1.224 ns                                ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|led_cnt[28]            ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|led_cnt[29]                                                                               ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.240 ns                 ;
; 1.224 ns                                ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|led_cnt[12]            ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|led_cnt[13]                                                                               ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.240 ns                 ;
; 1.224 ns                                ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|led_cnt[3]             ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|led_cnt[4]                                                                                ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.240 ns                 ;
; 1.225 ns                                ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|led_cnt[22]            ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|led_cnt[23]                                                                               ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.241 ns                 ;
; 1.225 ns                                ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|led_cnt[21]            ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|led_cnt[22]                                                                               ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.241 ns                 ;
; 1.225 ns                                ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|led_cnt[6]             ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|led_cnt[7]                                                                                ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.241 ns                 ;
; 1.225 ns                                ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|led_cnt[5]             ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|led_cnt[6]                                                                                ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.241 ns                 ;
; 1.226 ns                                ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|slv_reg2[0]                                  ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|inner_area_cfg[10]                                                                        ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.012 ns                   ; 1.238 ns                 ;
; 1.226 ns                                ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|slv_reg2[0]                                  ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|inner_area_cfg[11]                                                                        ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.012 ns                   ; 1.238 ns                 ;
; 1.228 ns                                ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|inner_op_cfg[2]        ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|d_flag[1]                                                                                 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.017 ns                   ; 1.245 ns                 ;
; 1.232 ns                                ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|c_state[3]             ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|c_state[2]                                                                                ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.248 ns                 ;
; 1.233 ns                                ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|slv_reg2[0]                                  ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|inner_area_cfg[12]                                                                        ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.012 ns                   ; 1.245 ns                 ;
; 1.233 ns                                ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|slv_reg2[0]                                  ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|inner_area_cfg[15]                                                                        ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.012 ns                   ; 1.245 ns                 ;
; 1.237 ns                                ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|slv_reg2[0]                                  ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|inner_area_cfg[14]                                                                        ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.012 ns                   ; 1.249 ns                 ;
; 1.237 ns                                ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|inner_send[2]          ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|outp_addr[2]                                                                              ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.017 ns                   ; 1.254 ns                 ;
; 1.237 ns                                ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|slv_reg2[0]                                  ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|inner_area_cfg[21]                                                                        ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.012 ns                   ; 1.249 ns                 ;
; 1.240 ns                                ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|slv_reg2[0]                                  ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|inner_area_cfg[17]                                                                        ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.012 ns                   ; 1.252 ns                 ;
; 1.242 ns                                ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|d_flag[1]              ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|c_state[2]                                                                                ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.014 ns                   ; 1.256 ns                 ;
; 1.244 ns                                ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|inc_addr[1]            ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|inner_reg_0_bypass[3]                                                                     ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.019 ns                   ; 1.263 ns                 ;
; 1.245 ns                                ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|slv_reg2[0]                                  ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|inner_area_cfg[22]                                                                        ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.012 ns                   ; 1.257 ns                 ;
; 1.246 ns                                ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|slv_reg2[0]                                  ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|inner_area_cfg[24]                                                                        ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.012 ns                   ; 1.258 ns                 ;
; 1.247 ns                                ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|slv_reg2[0]                                  ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|inner_area_cfg[29]                                                                        ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.012 ns                   ; 1.259 ns                 ;
; 1.248 ns                                ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|slv_reg3[8]                                  ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|inner_send[8]                                                                             ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.017 ns                   ; 1.265 ns                 ;
; 1.249 ns                                ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|led_cnt[16]            ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|led_cnt[18]                                                                               ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.265 ns                 ;
; 1.249 ns                                ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|c_state[3]             ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|c_state[3]                                                                                ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.265 ns                 ;
; 1.250 ns                                ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|c_state[0]             ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|c_state[0]                                                                                ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.266 ns                 ;
; 1.259 ns                                ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|led_cnt[17]            ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|led_cnt[19]                                                                               ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.275 ns                 ;
; 1.259 ns                                ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|led_cnt[1]             ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|led_cnt[3]                                                                                ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.275 ns                 ;
; 1.260 ns                                ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|led_cnt[9]             ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|led_cnt[11]                                                                               ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.276 ns                 ;
; 1.260 ns                                ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|led_cnt[13]            ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|led_cnt[15]                                                                               ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.276 ns                 ;
; 1.260 ns                                ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|led_cnt[25]            ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|led_cnt[27]                                                                               ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.276 ns                 ;
; 1.260 ns                                ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|led_cnt[29]            ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|led_cnt[31]                                                                               ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.276 ns                 ;
; 1.260 ns                                ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|led_cnt[27]            ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|led_cnt[29]                                                                               ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.276 ns                 ;
; 1.260 ns                                ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|led_cnt[11]            ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|led_cnt[13]                                                                               ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.276 ns                 ;
; 1.260 ns                                ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|led_cnt[2]             ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|led_cnt[4]                                                                                ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.276 ns                 ;
; 1.260 ns                                ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|led_cnt[4]             ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|led_cnt[6]                                                                                ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.276 ns                 ;
; 1.270 ns                                ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|inner_op_cfg[30]       ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|inc_addr[8]                                                                               ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.019 ns                   ; 1.289 ns                 ;
; 1.276 ns                                ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|c_state[2]             ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|c_state[0]                                                                                ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.292 ns                 ;
; 1.277 ns                                ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|led_cnt[23]            ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|led_cnt[24]                                                                               ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.293 ns                 ;
; 1.281 ns                                ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|led_cnt[7]             ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|led_cnt[8]                                                                                ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.297 ns                 ;
; 1.287 ns                                ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|led_cnt[15]            ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|led_cnt[16]                                                                               ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.010 ns                   ; 1.297 ns                 ;
; 1.295 ns                                ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|led_cnt[8]             ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|led_cnt[10]                                                                               ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.311 ns                 ;
; 1.295 ns                                ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|led_cnt[12]            ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|led_cnt[14]                                                                               ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.311 ns                 ;
; 1.295 ns                                ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|led_cnt[24]            ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|led_cnt[26]                                                                               ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.311 ns                 ;
; 1.295 ns                                ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|led_cnt[19]            ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|led_cnt[21]                                                                               ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.311 ns                 ;
; 1.295 ns                                ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|led_cnt[26]            ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|led_cnt[28]                                                                               ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.311 ns                 ;
; 1.295 ns                                ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|led_cnt[28]            ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|led_cnt[30]                                                                               ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.311 ns                 ;
; 1.295 ns                                ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|led_cnt[10]            ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|led_cnt[12]                                                                               ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.311 ns                 ;
; 1.295 ns                                ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|led_cnt[3]             ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|led_cnt[5]                                                                                ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.311 ns                 ;
; 1.296 ns                                ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|led_cnt[21]            ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|led_cnt[23]                                                                               ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.312 ns                 ;
; 1.296 ns                                ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|led_cnt[5]             ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|led_cnt[7]                                                                                ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.312 ns                 ;
; 1.297 ns                                ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|c_state[0]             ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|c_state[1]                                                                                ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.015 ns                   ; 1.312 ns                 ;
; 1.304 ns                                ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|slv_reg2[0]                                  ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|inner_area_cfg[9]                                                                         ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.013 ns                   ; 1.317 ns                 ;
; 1.311 ns                                ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|slv_reg2[0]                                  ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|inner_area_cfg[30]                                                                        ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.013 ns                   ; 1.324 ns                 ;
; 1.315 ns                                ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|slv_reg2[0]                                  ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|inner_area_cfg[1]                                                                         ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.013 ns                   ; 1.328 ns                 ;
; 1.315 ns                                ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|slv_reg0[1]                                  ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|inner_sta_addr[1]                                                                         ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.019 ns                   ; 1.334 ns                 ;
; 1.317 ns                                ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|slv_reg0[0]                                  ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|inner_sta_addr[0]                                                                         ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.019 ns                   ; 1.336 ns                 ;
; 1.319 ns                                ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|slv_reg2[0]                                  ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|inner_area_cfg[16]                                                                        ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.013 ns                   ; 1.332 ns                 ;
; 1.319 ns                                ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|slv_reg2[0]                                  ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|inner_area_cfg[18]                                                                        ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.013 ns                   ; 1.332 ns                 ;
; 1.319 ns                                ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|slv_reg2[0]                                  ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|inner_area_cfg[25]                                                                        ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.013 ns                   ; 1.332 ns                 ;
; 1.320 ns                                ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|led_cnt[16]            ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|led_cnt[19]                                                                               ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.336 ns                 ;
; 1.320 ns                                ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|slv_reg0[7]                                  ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|inner_sta_addr[7]                                                                         ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.019 ns                   ; 1.339 ns                 ;
; 1.321 ns                                ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|slv_reg2[0]                                  ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|inner_area_cfg[26]                                                                        ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.013 ns                   ; 1.334 ns                 ;
; 1.326 ns                                ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|led_cnt[18]            ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|led_cnt[21]                                                                               ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.342 ns                 ;
; 1.330 ns                                ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|led_cnt[1]             ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|led_cnt[4]                                                                                ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.346 ns                 ;
; 1.331 ns                                ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|led_cnt[11]            ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|led_cnt[14]                                                                               ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.347 ns                 ;
; 1.331 ns                                ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|led_cnt[25]            ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|led_cnt[28]                                                                               ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.347 ns                 ;
; 1.331 ns                                ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|led_cnt[27]            ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|led_cnt[30]                                                                               ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.347 ns                 ;
; 1.331 ns                                ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|led_cnt[9]             ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|led_cnt[12]                                                                               ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.347 ns                 ;
; 1.331 ns                                ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|led_cnt[4]             ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|led_cnt[7]                                                                                ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.347 ns                 ;
; 1.331 ns                                ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|led_cnt[2]             ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|led_cnt[5]                                                                                ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.347 ns                 ;
; 1.338 ns                                ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|led_cnt[20]            ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|led_cnt[21]                                                                               ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.016 ns                   ; 1.354 ns                 ;
; 1.341 ns                                ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|led_cnt[14]            ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|led_cnt[16]                                                                               ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2 ; 0.000 ns                   ; 0.010 ns                   ; 1.351 ns                 ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu)                                                                           ;                                                                                                                                                                                                  ;                                              ;                                              ;                            ;                            ;                          ;
+-----------------------------------------+-------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------+----------------------------------------------+----------------------------+----------------------------+--------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'CLOCK_50'                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+-----------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Minimum Slack                           ; From                                                                                                                                                          ; To                                                                                                                                                                ; From Clock ; To Clock ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+-----------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; 0.391 ns                                ; system0:u0|sdram:the_sdram|i_cmd[3]                                                                                                                           ; system0:u0|sdram:the_sdram|i_cmd[3]                                                                                                                               ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; system0:u0|dm9000a_0:the_dm9000a_0|DM9000A_IF:the_DM9000A_IF|ENET_CLK                                                                                         ; system0:u0|dm9000a_0:the_dm9000a_0|DM9000A_IF:the_DM9000A_IF|ENET_CLK                                                                                             ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; system0:u0|sdram:the_sdram|i_refs[0]                                                                                                                          ; system0:u0|sdram:the_sdram|i_refs[0]                                                                                                                              ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; system0:u0|sdram:the_sdram|i_refs[1]                                                                                                                          ; system0:u0|sdram:the_sdram|i_refs[1]                                                                                                                              ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; system0:u0|sdram:the_sdram|i_refs[2]                                                                                                                          ; system0:u0|sdram:the_sdram|i_refs[2]                                                                                                                              ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; system0:u0|sdram:the_sdram|i_next.000                                                                                                                         ; system0:u0|sdram:the_sdram|i_next.000                                                                                                                             ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; system0:u0|sdram:the_sdram|i_next.010                                                                                                                         ; system0:u0|sdram:the_sdram|i_next.010                                                                                                                             ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; system0:u0|sdram:the_sdram|i_next.111                                                                                                                         ; system0:u0|sdram:the_sdram|i_next.111                                                                                                                             ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; system0:u0|sdram:the_sdram|i_count[0]                                                                                                                         ; system0:u0|sdram:the_sdram|i_count[0]                                                                                                                             ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; system0:u0|sdram:the_sdram|i_cmd[1]                                                                                                                           ; system0:u0|sdram:the_sdram|i_cmd[1]                                                                                                                               ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; system0:u0|sdram:the_sdram|i_state.000                                                                                                                        ; system0:u0|sdram:the_sdram|i_state.000                                                                                                                            ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; system0:u0|sdram:the_sdram|i_cmd[2]                                                                                                                           ; system0:u0|sdram:the_sdram|i_cmd[2]                                                                                                                               ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; system0:u0|sdram:the_sdram|i_cmd[0]                                                                                                                           ; system0:u0|sdram:the_sdram|i_cmd[0]                                                                                                                               ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; system0:u0|sdram:the_sdram|i_count[2]                                                                                                                         ; system0:u0|sdram:the_sdram|i_count[2]                                                                                                                             ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; system0:u0|sdram:the_sdram|i_count[1]                                                                                                                         ; system0:u0|sdram:the_sdram|i_count[1]                                                                                                                             ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; system0:u0|sdram:the_sdram|i_next.101                                                                                                                         ; system0:u0|sdram:the_sdram|i_next.101                                                                                                                             ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; system0:u0|sdram:the_sdram|m_next.010000000                                                                                                                   ; system0:u0|sdram:the_sdram|m_next.010000000                                                                                                                       ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; system0:u0|sdram:the_sdram|i_state.101                                                                                                                        ; system0:u0|sdram:the_sdram|i_state.101                                                                                                                            ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; system0:u0|sdram:the_sdram|ack_refresh_request                                                                                                                ; system0:u0|sdram:the_sdram|ack_refresh_request                                                                                                                    ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; system0:u0|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|wr_address                                                                   ; system0:u0|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|wr_address                                                                       ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; system0:u0|sdram:the_sdram|init_done                                                                                                                          ; system0:u0|sdram:the_sdram|init_done                                                                                                                              ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; system0:u0|sdram:the_sdram|m_state.000000001                                                                                                                  ; system0:u0|sdram:the_sdram|m_state.000000001                                                                                                                      ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; system0:u0|sdram:the_sdram|refresh_request                                                                                                                    ; system0:u0|sdram:the_sdram|refresh_request                                                                                                                        ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; system0:u0|system0_clock_0:the_system0_clock_0|system0_clock_0_master_FSM:master_FSM|master_state.100                                                         ; system0:u0|system0_clock_0:the_system0_clock_0|system0_clock_0_master_FSM:master_FSM|master_state.100                                                             ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; system0:u0|sdram_s1_arbitrator:the_sdram_s1|sdram_s1_saved_chosen_master_vector[0]                                                                            ; system0:u0|sdram_s1_arbitrator:the_sdram_s1|sdram_s1_saved_chosen_master_vector[0]                                                                                ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; system0:u0|sdram:the_sdram|active_cs_n                                                                                                                        ; system0:u0|sdram:the_sdram|active_cs_n                                                                                                                            ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; system0:u0|system0_clock_0:the_system0_clock_0|system0_clock_0_master_FSM:master_FSM|master_state.001                                                         ; system0:u0|system0_clock_0:the_system0_clock_0|system0_clock_0_master_FSM:master_FSM|master_state.001                                                             ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; system0:u0|sdram_s1_arbitrator:the_sdram_s1|rdv_fifo_for_system0_clock_0_out_to_sdram_s1_module:rdv_fifo_for_system0_clock_0_out_to_sdram_s1|how_many_ones[2] ; system0:u0|sdram_s1_arbitrator:the_sdram_s1|rdv_fifo_for_system0_clock_0_out_to_sdram_s1_module:rdv_fifo_for_system0_clock_0_out_to_sdram_s1|how_many_ones[2]     ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; system0:u0|sdram_s1_arbitrator:the_sdram_s1|rdv_fifo_for_system0_clock_0_out_to_sdram_s1_module:rdv_fifo_for_system0_clock_0_out_to_sdram_s1|how_many_ones[1] ; system0:u0|sdram_s1_arbitrator:the_sdram_s1|rdv_fifo_for_system0_clock_0_out_to_sdram_s1_module:rdv_fifo_for_system0_clock_0_out_to_sdram_s1|how_many_ones[1]     ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; system0:u0|sdram_s1_arbitrator:the_sdram_s1|rdv_fifo_for_system0_clock_0_out_to_sdram_s1_module:rdv_fifo_for_system0_clock_0_out_to_sdram_s1|how_many_ones[0] ; system0:u0|sdram_s1_arbitrator:the_sdram_s1|rdv_fifo_for_system0_clock_0_out_to_sdram_s1_module:rdv_fifo_for_system0_clock_0_out_to_sdram_s1|how_many_ones[0]     ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; system0:u0|sdram_s1_arbitrator:the_sdram_s1|rdv_fifo_for_system0_clock_0_out_to_sdram_s1_module:rdv_fifo_for_system0_clock_0_out_to_sdram_s1|how_many_ones[3] ; system0:u0|sdram_s1_arbitrator:the_sdram_s1|rdv_fifo_for_system0_clock_0_out_to_sdram_s1_module:rdv_fifo_for_system0_clock_0_out_to_sdram_s1|how_many_ones[3]     ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; system0:u0|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|rd_address                                                                   ; system0:u0|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|rd_address                                                                       ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; system0:u0|sdram:the_sdram|m_count[1]                                                                                                                         ; system0:u0|sdram:the_sdram|m_count[1]                                                                                                                             ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; system0:u0|system0_clock_0:the_system0_clock_0|system0_clock_0_master_FSM:master_FSM|master_state.010                                                         ; system0:u0|system0_clock_0:the_system0_clock_0|system0_clock_0_master_FSM:master_FSM|master_state.010                                                             ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; system0:u0|system0_clock_0:the_system0_clock_0|system0_clock_0_master_FSM:master_FSM|master_write                                                             ; system0:u0|system0_clock_0:the_system0_clock_0|system0_clock_0_master_FSM:master_FSM|master_write                                                                 ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; system0:u0|system0_clock_1:the_system0_clock_1|system0_clock_1_master_FSM:master_FSM|master_state.001                                                         ; system0:u0|system0_clock_1:the_system0_clock_1|system0_clock_1_master_FSM:master_FSM|master_state.001                                                             ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; system0:u0|system0_clock_0:the_system0_clock_0|system0_clock_0_master_FSM:master_FSM|master_read_done                                                         ; system0:u0|system0_clock_0:the_system0_clock_0|system0_clock_0_master_FSM:master_FSM|master_read_done                                                             ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; system0:u0|system0_clock_0:the_system0_clock_0|system0_clock_0_master_FSM:master_FSM|master_read                                                              ; system0:u0|system0_clock_0:the_system0_clock_0|system0_clock_0_master_FSM:master_FSM|master_read                                                                  ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; system0:u0|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|entries[1]                                                                   ; system0:u0|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|entries[1]                                                                       ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; system0:u0|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|entries[0]                                                                   ; system0:u0|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|entries[0]                                                                       ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; system0:u0|system0_clock_1:the_system0_clock_1|system0_clock_1_master_FSM:master_FSM|master_write                                                             ; system0:u0|system0_clock_1:the_system0_clock_1|system0_clock_1_master_FSM:master_FSM|master_write                                                                 ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; system0:u0|system0_clock_1:the_system0_clock_1|system0_clock_1_master_FSM:master_FSM|master_state.010                                                         ; system0:u0|system0_clock_1:the_system0_clock_1|system0_clock_1_master_FSM:master_FSM|master_state.010                                                             ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; system0:u0|system0_clock_1:the_system0_clock_1|system0_clock_1_master_FSM:master_FSM|master_read                                                              ; system0:u0|system0_clock_1:the_system0_clock_1|system0_clock_1_master_FSM:master_FSM|master_read                                                                  ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; system0:u0|system0_clock_1:the_system0_clock_1|system0_clock_1_master_FSM:master_FSM|master_state.100                                                         ; system0:u0|system0_clock_1:the_system0_clock_1|system0_clock_1_master_FSM:master_FSM|master_state.100                                                             ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; system0:u0|system0_clock_1:the_system0_clock_1|system0_clock_1_master_FSM:master_FSM|master_read_done                                                         ; system0:u0|system0_clock_1:the_system0_clock_1|system0_clock_1_master_FSM:master_FSM|master_read_done                                                             ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; system0:u0|system0_clock_1:the_system0_clock_1|system0_clock_1_master_FSM:master_FSM|master_write_done                                                        ; system0:u0|system0_clock_1:the_system0_clock_1|system0_clock_1_master_FSM:master_FSM|master_write_done                                                            ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; Reset_Delay:delay1|Cont[0]                                                                                                                                    ; Reset_Delay:delay1|Cont[0]                                                                                                                                        ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.517 ns                                ; system0:u0|system0_clock_0:the_system0_clock_0|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1                                                    ; system0:u0|system0_clock_0:the_system0_clock_0|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0]                                                       ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.533 ns                 ;
; 0.519 ns                                ; system0:u0|sdram:the_sdram|m_cmd[2]~_Duplicate_1                                                                                                              ; system0:u0|sdram:the_sdram|rd_valid[0]                                                                                                                            ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.535 ns                 ;
; 0.519 ns                                ; system0:u0|system0_clock_1:the_system0_clock_1|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1                                                    ; system0:u0|system0_clock_1:the_system0_clock_1|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0]                                                       ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.535 ns                 ;
; 0.522 ns                                ; system0:u0|sdram:the_sdram|rd_valid[1]                                                                                                                        ; system0:u0|sdram:the_sdram|rd_valid[2]                                                                                                                            ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.538 ns                 ;
; 0.527 ns                                ; system0:u0|system0_clock_1:the_system0_clock_1|system0_clock_1_master_FSM:master_FSM|master_state.100                                                         ; system0:u0|system0_clock_1:the_system0_clock_1|system0_clock_1_master_FSM:master_FSM|master_write_done                                                            ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.543 ns                 ;
; 0.528 ns                                ; system0:u0|sdram:the_sdram|m_next.010000000                                                                                                                   ; system0:u0|sdram:the_sdram|m_state.010000000                                                                                                                      ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.544 ns                 ;
; 0.529 ns                                ; system0:u0|system0_clock_0:the_system0_clock_0|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1                                                    ; system0:u0|system0_clock_0:the_system0_clock_0|altera_std_synchronizer:the_altera_std_synchronizer3|dreg[0]                                                       ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.545 ns                 ;
; 0.530 ns                                ; system0:u0|system0_clock_0:the_system0_clock_0|system0_clock_0_master_FSM:master_FSM|master_state.010                                                         ; system0:u0|system0_clock_0:the_system0_clock_0|system0_clock_0_master_FSM:master_FSM|master_read_done                                                             ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.546 ns                 ;
; 0.533 ns                                ; system0:u0|system0_clock_0:the_system0_clock_0|system0_clock_0_master_FSM:master_FSM|master_state.010                                                         ; system0:u0|system0_clock_0:the_system0_clock_0|system0_clock_0_master_FSM:master_FSM|master_read                                                                  ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.549 ns                 ;
; 0.535 ns                                ; system0:u0|sdram_s1_arbitrator:the_sdram_s1|rdv_fifo_for_system0_clock_1_out_to_sdram_s1_module:rdv_fifo_for_system0_clock_1_out_to_sdram_s1|full_0           ; system0:u0|sdram_s1_arbitrator:the_sdram_s1|rdv_fifo_for_system0_clock_1_out_to_sdram_s1_module:rdv_fifo_for_system0_clock_1_out_to_sdram_s1|full_1               ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.551 ns                 ;
; 0.535 ns                                ; system0:u0|system0_clock_1:the_system0_clock_1|altera_std_synchronizer:the_altera_std_synchronizer3|dreg[0]                                                   ; system0:u0|system0_clock_1:the_system0_clock_1|system0_clock_1_edge_to_pulse:write_request_edge_to_pulse|data_in_d1                                               ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.551 ns                 ;
; 0.536 ns                                ; system0:u0|sdram:the_sdram|i_state.111                                                                                                                        ; system0:u0|sdram:the_sdram|i_state.011                                                                                                                            ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.552 ns                 ;
; 0.538 ns                                ; system0:u0|sdram:the_sdram|i_state.111                                                                                                                        ; system0:u0|sdram:the_sdram|i_next.101                                                                                                                             ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.554 ns                 ;
; 0.539 ns                                ; system0:u0|sdram:the_sdram|i_state.111                                                                                                                        ; system0:u0|sdram:the_sdram|i_count[2]                                                                                                                             ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.555 ns                 ;
; 0.540 ns                                ; Reset_Delay:delay1|Cont[23]                                                                                                                                   ; Reset_Delay:delay1|Cont[23]                                                                                                                                       ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.556 ns                 ;
; 0.545 ns                                ; system0:u0|sdram_s1_arbitrator:the_sdram_s1|rdv_fifo_for_system0_clock_1_out_to_sdram_s1_module:rdv_fifo_for_system0_clock_1_out_to_sdram_s1|full_5           ; system0:u0|sdram_s1_arbitrator:the_sdram_s1|rdv_fifo_for_system0_clock_1_out_to_sdram_s1_module:rdv_fifo_for_system0_clock_1_out_to_sdram_s1|full_6               ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.561 ns                 ;
; 0.546 ns                                ; system0:u0|sdram_s1_arbitrator:the_sdram_s1|rdv_fifo_for_system0_clock_1_out_to_sdram_s1_module:rdv_fifo_for_system0_clock_1_out_to_sdram_s1|full_1           ; system0:u0|sdram_s1_arbitrator:the_sdram_s1|rdv_fifo_for_system0_clock_1_out_to_sdram_s1_module:rdv_fifo_for_system0_clock_1_out_to_sdram_s1|full_0               ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.562 ns                 ;
; 0.547 ns                                ; system0:u0|sdram_s1_arbitrator:the_sdram_s1|rdv_fifo_for_system0_clock_1_out_to_sdram_s1_module:rdv_fifo_for_system0_clock_1_out_to_sdram_s1|full_1           ; system0:u0|sdram_s1_arbitrator:the_sdram_s1|rdv_fifo_for_system0_clock_1_out_to_sdram_s1_module:rdv_fifo_for_system0_clock_1_out_to_sdram_s1|full_2               ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.563 ns                 ;
; 0.548 ns                                ; system0:u0|sdram_s1_arbitrator:the_sdram_s1|rdv_fifo_for_system0_clock_1_out_to_sdram_s1_module:rdv_fifo_for_system0_clock_1_out_to_sdram_s1|full_5           ; system0:u0|sdram_s1_arbitrator:the_sdram_s1|rdv_fifo_for_system0_clock_1_out_to_sdram_s1_module:rdv_fifo_for_system0_clock_1_out_to_sdram_s1|full_4               ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.564 ns                 ;
; 0.551 ns                                ; system0:u0|sdram_s1_arbitrator:the_sdram_s1|rdv_fifo_for_system0_clock_1_out_to_sdram_s1_module:rdv_fifo_for_system0_clock_1_out_to_sdram_s1|full_4           ; system0:u0|sdram_s1_arbitrator:the_sdram_s1|rdv_fifo_for_system0_clock_1_out_to_sdram_s1_module:rdv_fifo_for_system0_clock_1_out_to_sdram_s1|full_5               ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.567 ns                 ;
; 0.551 ns                                ; system0:u0|sdram_s1_arbitrator:the_sdram_s1|rdv_fifo_for_system0_clock_1_out_to_sdram_s1_module:rdv_fifo_for_system0_clock_1_out_to_sdram_s1|full_4           ; system0:u0|sdram_s1_arbitrator:the_sdram_s1|rdv_fifo_for_system0_clock_1_out_to_sdram_s1_module:rdv_fifo_for_system0_clock_1_out_to_sdram_s1|full_3               ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.567 ns                 ;
; 0.555 ns                                ; system0:u0|sdram:the_sdram|i_state.010                                                                                                                        ; system0:u0|sdram:the_sdram|i_next.111                                                                                                                             ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.571 ns                 ;
; 0.556 ns                                ; system0:u0|sdram:the_sdram|i_state.101                                                                                                                        ; system0:u0|sdram:the_sdram|i_cmd[2]                                                                                                                               ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.572 ns                 ;
; 0.557 ns                                ; system0:u0|sdram:the_sdram|i_state.101                                                                                                                        ; system0:u0|sdram:the_sdram|i_next.000                                                                                                                             ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.573 ns                 ;
; 0.557 ns                                ; system0:u0|sdram:the_sdram|i_state.010                                                                                                                        ; system0:u0|sdram:the_sdram|i_count[0]                                                                                                                             ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.573 ns                 ;
; 0.562 ns                                ; system0:u0|sdram:the_sdram|i_state.101                                                                                                                        ; system0:u0|sdram:the_sdram|i_cmd[0]                                                                                                                               ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.578 ns                 ;
; 0.563 ns                                ; system0:u0|sdram:the_sdram|i_state.101                                                                                                                        ; system0:u0|sdram:the_sdram|i_cmd[1]                                                                                                                               ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.579 ns                 ;
; 0.593 ns                                ; system0:u0|sdram:the_sdram|i_state.000                                                                                                                        ; system0:u0|sdram:the_sdram|i_refs[2]                                                                                                                              ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.609 ns                 ;
; 0.596 ns                                ; system0:u0|sdram:the_sdram|i_state.000                                                                                                                        ; system0:u0|sdram:the_sdram|i_refs[1]                                                                                                                              ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.612 ns                 ;
; 0.596 ns                                ; system0:u0|sdram:the_sdram|i_state.000                                                                                                                        ; system0:u0|sdram:the_sdram|i_state.001                                                                                                                            ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.612 ns                 ;
; 0.597 ns                                ; system0:u0|sdram:the_sdram|i_state.011                                                                                                                        ; system0:u0|sdram:the_sdram|i_state.111                                                                                                                            ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.613 ns                 ;
; 0.602 ns                                ; system0:u0|sdram:the_sdram|i_state.011                                                                                                                        ; system0:u0|sdram:the_sdram|i_state.010                                                                                                                            ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.618 ns                 ;
; 0.653 ns                                ; system0:u0|sdram:the_sdram|m_cmd[1]~_Duplicate_1                                                                                                              ; system0:u0|sdram:the_sdram|rd_valid[0]                                                                                                                            ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.669 ns                 ;
; 0.667 ns                                ; system0:u0|sdram_s1_arbitrator:the_sdram_s1|rdv_fifo_for_system0_clock_1_out_to_sdram_s1_module:rdv_fifo_for_system0_clock_1_out_to_sdram_s1|full_6           ; system0:u0|sdram_s1_arbitrator:the_sdram_s1|rdv_fifo_for_system0_clock_1_out_to_sdram_s1_module:rdv_fifo_for_system0_clock_1_out_to_sdram_s1|full_5               ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.683 ns                 ;
; 0.667 ns                                ; system0:u0|system0_reset_clk_sdram_domain_synch_module:system0_reset_clk_sdram_domain_synch|data_in_d1                                                        ; system0:u0|system0_reset_clk_sdram_domain_synch_module:system0_reset_clk_sdram_domain_synch|data_out                                                              ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.683 ns                 ;
; 0.682 ns                                ; system0:u0|sdram:the_sdram|i_count[2]                                                                                                                         ; system0:u0|sdram:the_sdram|i_state.010                                                                                                                            ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.698 ns                 ;
; 0.685 ns                                ; system0:u0|sdram:the_sdram|i_count[2]                                                                                                                         ; system0:u0|sdram:the_sdram|i_state.111                                                                                                                            ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.701 ns                 ;
; 0.687 ns                                ; system0:u0|system0_clock_1:the_system0_clock_1|system0_clock_1_master_FSM:master_FSM|master_state.010                                                         ; system0:u0|system0_clock_1:the_system0_clock_1|system0_clock_1_master_FSM:master_FSM|master_read_done                                                             ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.002 ns                   ; 0.689 ns                 ;
; 0.690 ns                                ; system0:u0|sdram:the_sdram|i_next.101                                                                                                                         ; system0:u0|sdram:the_sdram|i_state.101                                                                                                                            ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.014 ns                   ; 0.704 ns                 ;
; 0.693 ns                                ; system0:u0|system0_clock_1:the_system0_clock_1|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0]                                                   ; system0:u0|system0_clock_1:the_system0_clock_1|system0_clock_1_edge_to_pulse:read_request_edge_to_pulse|data_in_d1                                                ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.015 ns                   ; 0.708 ns                 ;
; 0.700 ns                                ; system0:u0|system0_clock_1:the_system0_clock_1|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1                                                    ; system0:u0|system0_clock_1:the_system0_clock_1|altera_std_synchronizer:the_altera_std_synchronizer3|dreg[0]                                                       ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.015 ns                   ; 0.715 ns                 ;
; 0.714 ns                                ; system0:u0|system0_clock_0:the_system0_clock_0|altera_std_synchronizer:the_altera_std_synchronizer3|dreg[0]                                                   ; system0:u0|system0_clock_0:the_system0_clock_0|system0_clock_0_edge_to_pulse:write_request_edge_to_pulse|data_in_d1                                               ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.030 ns                   ; 0.744 ns                 ;
; 0.715 ns                                ; system0:u0|sdram:the_sdram|f_pop                                                                                                                              ; system0:u0|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|rd_address                                                                       ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.017 ns                   ; 0.732 ns                 ;
; 0.730 ns                                ; system0:u0|sdram_s1_arbitrator:the_sdram_s1|rdv_fifo_for_system0_clock_1_out_to_sdram_s1_module:rdv_fifo_for_system0_clock_1_out_to_sdram_s1|full_5           ; system0:u0|sdram_s1_arbitrator:the_sdram_s1|rdv_fifo_for_system0_clock_1_out_to_sdram_s1_module:rdv_fifo_for_system0_clock_1_out_to_sdram_s1|stage_4              ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.746 ns                 ;
; 0.731 ns                                ; system0:u0|sdram_s1_arbitrator:the_sdram_s1|rdv_fifo_for_system0_clock_1_out_to_sdram_s1_module:rdv_fifo_for_system0_clock_1_out_to_sdram_s1|full_5           ; system0:u0|sdram_s1_arbitrator:the_sdram_s1|rdv_fifo_for_system0_clock_0_out_to_sdram_s1_module:rdv_fifo_for_system0_clock_0_out_to_sdram_s1|stage_4              ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.747 ns                 ;
; 0.742 ns                                ; system0:u0|sdram:the_sdram|i_state.010                                                                                                                        ; system0:u0|sdram:the_sdram|i_refs[0]                                                                                                                              ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.014 ns                   ; 0.756 ns                 ;
; 0.754 ns                                ; system0:u0|sdram:the_sdram|m_cmd[0]~_Duplicate_1                                                                                                              ; system0:u0|sdram:the_sdram|rd_valid[0]                                                                                                                            ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.770 ns                 ;
; 0.754 ns                                ; system0:u0|sdram:the_sdram|i_state.101                                                                                                                        ; system0:u0|sdram:the_sdram|init_done                                                                                                                              ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.015 ns                   ; 0.769 ns                 ;
; 0.760 ns                                ; system0:u0|sdram:the_sdram|i_state.101                                                                                                                        ; system0:u0|sdram:the_sdram|i_cmd[3]                                                                                                                               ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.015 ns                   ; 0.775 ns                 ;
; 0.768 ns                                ; system0:u0|sdram:the_sdram|i_next.111                                                                                                                         ; system0:u0|sdram:the_sdram|i_state.111                                                                                                                            ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.784 ns                 ;
; 0.775 ns                                ; system0:u0|sdram:the_sdram|i_next.010                                                                                                                         ; system0:u0|sdram:the_sdram|i_state.010                                                                                                                            ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.791 ns                 ;
; 0.779 ns                                ; system0:u0|sdram_s1_arbitrator:the_sdram_s1|rdv_fifo_for_system0_clock_0_out_to_sdram_s1_module:rdv_fifo_for_system0_clock_0_out_to_sdram_s1|how_many_ones[2] ; system0:u0|sdram_s1_arbitrator:the_sdram_s1|rdv_fifo_for_system0_clock_0_out_to_sdram_s1_module:rdv_fifo_for_system0_clock_0_out_to_sdram_s1|fifo_contains_ones_n ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.795 ns                 ;
; 0.787 ns                                ; system0:u0|system0_clock_1:the_system0_clock_1|master_address[2]                                                                                              ; system0:u0|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|entry_1[19]                                                                      ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.803 ns                 ;
; 0.787 ns                                ; system0:u0|sdram_s1_arbitrator:the_sdram_s1|rdv_fifo_for_system0_clock_1_out_to_sdram_s1_module:rdv_fifo_for_system0_clock_1_out_to_sdram_s1|stage_5          ; system0:u0|sdram_s1_arbitrator:the_sdram_s1|rdv_fifo_for_system0_clock_1_out_to_sdram_s1_module:rdv_fifo_for_system0_clock_1_out_to_sdram_s1|stage_4              ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.803 ns                 ;
; 0.789 ns                                ; system0:u0|sdram:the_sdram|ack_refresh_request                                                                                                                ; system0:u0|sdram:the_sdram|refresh_request                                                                                                                        ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.805 ns                 ;
; 0.789 ns                                ; system0:u0|sdram:the_sdram|active_data[8]                                                                                                                     ; system0:u0|sdram:the_sdram|m_data[8]~_Duplicate_1                                                                                                                 ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.805 ns                 ;
; 0.790 ns                                ; system0:u0|sdram:the_sdram|active_data[13]                                                                                                                    ; system0:u0|sdram:the_sdram|m_data[13]~_Duplicate_1                                                                                                                ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.806 ns                 ;
; 0.790 ns                                ; system0:u0|sdram_s1_arbitrator:the_sdram_s1|rdv_fifo_for_system0_clock_0_out_to_sdram_s1_module:rdv_fifo_for_system0_clock_0_out_to_sdram_s1|stage_1          ; system0:u0|sdram_s1_arbitrator:the_sdram_s1|rdv_fifo_for_system0_clock_0_out_to_sdram_s1_module:rdv_fifo_for_system0_clock_0_out_to_sdram_s1|stage_0              ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.806 ns                 ;
; 0.791 ns                                ; system0:u0|sdram_s1_arbitrator:the_sdram_s1|rdv_fifo_for_system0_clock_1_out_to_sdram_s1_module:rdv_fifo_for_system0_clock_1_out_to_sdram_s1|stage_3          ; system0:u0|sdram_s1_arbitrator:the_sdram_s1|rdv_fifo_for_system0_clock_1_out_to_sdram_s1_module:rdv_fifo_for_system0_clock_1_out_to_sdram_s1|stage_2              ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.807 ns                 ;
; 0.792 ns                                ; system0:u0|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|entry_0[29]                                                                  ; system0:u0|sdram:the_sdram|active_addr[11]                                                                                                                        ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.808 ns                 ;
; 0.795 ns                                ; system0:u0|sdram:the_sdram|refresh_counter[0]                                                                                                                 ; system0:u0|sdram:the_sdram|refresh_counter[0]                                                                                                                     ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.811 ns                 ;
; 0.795 ns                                ; system0:u0|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|entry_0[40]                                                                  ; system0:u0|sdram:the_sdram|active_rnw                                                                                                                             ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.811 ns                 ;
; 0.796 ns                                ; system0:u0|sdram:the_sdram|i_next.000                                                                                                                         ; system0:u0|sdram:the_sdram|i_state.000                                                                                                                            ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.812 ns                 ;
; 0.797 ns                                ; system0:u0|sdram:the_sdram|refresh_counter[2]                                                                                                                 ; system0:u0|sdram:the_sdram|refresh_counter[2]                                                                                                                     ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.813 ns                 ;
; 0.798 ns                                ; system0:u0|sdram_s1_arbitrator:the_sdram_s1|rdv_fifo_for_system0_clock_0_out_to_sdram_s1_module:rdv_fifo_for_system0_clock_0_out_to_sdram_s1|stage_3          ; system0:u0|sdram_s1_arbitrator:the_sdram_s1|rdv_fifo_for_system0_clock_0_out_to_sdram_s1_module:rdv_fifo_for_system0_clock_0_out_to_sdram_s1|stage_2              ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.814 ns                 ;
; 0.801 ns                                ; Reset_Delay:delay1|Cont[12]                                                                                                                                   ; Reset_Delay:delay1|Cont[12]                                                                                                                                       ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.817 ns                 ;
; 0.802 ns                                ; system0:u0|sdram_s1_arbitrator:the_sdram_s1|sdram_s1_arb_addend[1]                                                                                            ; system0:u0|sdram_s1_arbitrator:the_sdram_s1|rdv_fifo_for_system0_clock_1_out_to_sdram_s1_module:rdv_fifo_for_system0_clock_1_out_to_sdram_s1|stage_6              ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.818 ns                 ;
; 0.802 ns                                ; Reset_Delay:delay1|Cont[3]                                                                                                                                    ; Reset_Delay:delay1|Cont[3]                                                                                                                                        ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.818 ns                 ;
; 0.803 ns                                ; system0:u0|sdram_s1_arbitrator:the_sdram_s1|rdv_fifo_for_system0_clock_1_out_to_sdram_s1_module:rdv_fifo_for_system0_clock_1_out_to_sdram_s1|stage_2          ; system0:u0|sdram_s1_arbitrator:the_sdram_s1|rdv_fifo_for_system0_clock_1_out_to_sdram_s1_module:rdv_fifo_for_system0_clock_1_out_to_sdram_s1|stage_1              ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.015 ns                   ; 0.818 ns                 ;
; 0.803 ns                                ; system0:u0|system0_clock_1:the_system0_clock_1|system0_clock_1_master_FSM:master_FSM|master_state.010                                                         ; system0:u0|system0_clock_1:the_system0_clock_1|system0_clock_1_master_FSM:master_FSM|master_read                                                                  ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.819 ns                 ;
; 0.805 ns                                ; Reset_Delay:delay1|Cont[5]                                                                                                                                    ; Reset_Delay:delay1|Cont[5]                                                                                                                                        ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.821 ns                 ;
; 0.805 ns                                ; Reset_Delay:delay1|Cont[7]                                                                                                                                    ; Reset_Delay:delay1|Cont[7]                                                                                                                                        ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.821 ns                 ;
; 0.810 ns                                ; Reset_Delay:delay1|Cont[9]                                                                                                                                    ; Reset_Delay:delay1|Cont[9]                                                                                                                                        ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.826 ns                 ;
; 0.810 ns                                ; Reset_Delay:delay1|Cont[10]                                                                                                                                   ; Reset_Delay:delay1|Cont[10]                                                                                                                                       ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.826 ns                 ;
; 0.811 ns                                ; Reset_Delay:delay1|Cont[13]                                                                                                                                   ; Reset_Delay:delay1|Cont[13]                                                                                                                                       ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.827 ns                 ;
; 0.812 ns                                ; system0:u0|sdram:the_sdram|i_state.001                                                                                                                        ; system0:u0|sdram:the_sdram|i_state.011                                                                                                                            ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.018 ns                   ; 0.830 ns                 ;
; 0.812 ns                                ; system0:u0|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|entries[0]                                                                   ; system0:u0|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|entries[1]                                                                       ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.828 ns                 ;
; 0.813 ns                                ; Reset_Delay:delay1|Cont[14]                                                                                                                                   ; Reset_Delay:delay1|Cont[14]                                                                                                                                       ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.829 ns                 ;
; 0.813 ns                                ; Reset_Delay:delay1|Cont[21]                                                                                                                                   ; Reset_Delay:delay1|Cont[21]                                                                                                                                       ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.829 ns                 ;
; 0.814 ns                                ; system0:u0|sdram:the_sdram|init_done                                                                                                                          ; system0:u0|sdram:the_sdram|ack_refresh_request                                                                                                                    ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.830 ns                 ;
; 0.814 ns                                ; Reset_Delay:delay1|Cont[11]                                                                                                                                   ; Reset_Delay:delay1|Cont[11]                                                                                                                                       ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.830 ns                 ;
; 0.814 ns                                ; Reset_Delay:delay1|Cont[16]                                                                                                                                   ; Reset_Delay:delay1|Cont[16]                                                                                                                                       ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.830 ns                 ;
; 0.815 ns                                ; Reset_Delay:delay1|Cont[19]                                                                                                                                   ; Reset_Delay:delay1|Cont[19]                                                                                                                                       ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.831 ns                 ;
; 0.816 ns                                ; system0:u0|sdram_s1_arbitrator:the_sdram_s1|rdv_fifo_for_system0_clock_1_out_to_sdram_s1_module:rdv_fifo_for_system0_clock_1_out_to_sdram_s1|full_3           ; system0:u0|sdram_s1_arbitrator:the_sdram_s1|rdv_fifo_for_system0_clock_1_out_to_sdram_s1_module:rdv_fifo_for_system0_clock_1_out_to_sdram_s1|full_2               ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.832 ns                 ;
; 0.817 ns                                ; system0:u0|sdram:the_sdram|m_next.000010000                                                                                                                   ; system0:u0|sdram:the_sdram|m_state.000010000                                                                                                                      ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.018 ns                   ; 0.835 ns                 ;
; 0.818 ns                                ; system0:u0|sdram_s1_arbitrator:the_sdram_s1|rdv_fifo_for_system0_clock_1_out_to_sdram_s1_module:rdv_fifo_for_system0_clock_1_out_to_sdram_s1|full_3           ; system0:u0|sdram_s1_arbitrator:the_sdram_s1|rdv_fifo_for_system0_clock_1_out_to_sdram_s1_module:rdv_fifo_for_system0_clock_1_out_to_sdram_s1|full_4               ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.834 ns                 ;
; 0.824 ns                                ; system0:u0|sdram_s1_arbitrator:the_sdram_s1|rdv_fifo_for_system0_clock_1_out_to_sdram_s1_module:rdv_fifo_for_system0_clock_1_out_to_sdram_s1|full_6           ; system0:u0|sdram_s1_arbitrator:the_sdram_s1|rdv_fifo_for_system0_clock_0_out_to_sdram_s1_module:rdv_fifo_for_system0_clock_0_out_to_sdram_s1|stage_5              ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.840 ns                 ;
; 0.824 ns                                ; system0:u0|sdram_s1_arbitrator:the_sdram_s1|rdv_fifo_for_system0_clock_1_out_to_sdram_s1_module:rdv_fifo_for_system0_clock_1_out_to_sdram_s1|stage_1          ; system0:u0|sdram_s1_arbitrator:the_sdram_s1|rdv_fifo_for_system0_clock_1_out_to_sdram_s1_module:rdv_fifo_for_system0_clock_1_out_to_sdram_s1|stage_0              ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.840 ns                 ;
; 0.825 ns                                ; system0:u0|sdram_s1_arbitrator:the_sdram_s1|rdv_fifo_for_system0_clock_0_out_to_sdram_s1_module:rdv_fifo_for_system0_clock_0_out_to_sdram_s1|stage_5          ; system0:u0|sdram_s1_arbitrator:the_sdram_s1|rdv_fifo_for_system0_clock_0_out_to_sdram_s1_module:rdv_fifo_for_system0_clock_0_out_to_sdram_s1|stage_4              ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.841 ns                 ;
; 0.831 ns                                ; system0:u0|sdram_s1_arbitrator:the_sdram_s1|sdram_s1_arb_addend[0]                                                                                            ; system0:u0|sdram_s1_arbitrator:the_sdram_s1|rdv_fifo_for_system0_clock_1_out_to_sdram_s1_module:rdv_fifo_for_system0_clock_1_out_to_sdram_s1|stage_6              ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.847 ns                 ;
; 0.833 ns                                ; system0:u0|sdram_s1_arbitrator:the_sdram_s1|sdram_s1_arb_addend[1]                                                                                            ; system0:u0|sdram_s1_arbitrator:the_sdram_s1|rdv_fifo_for_system0_clock_0_out_to_sdram_s1_module:rdv_fifo_for_system0_clock_0_out_to_sdram_s1|stage_6              ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.849 ns                 ;
; 0.833 ns                                ; system0:u0|sdram:the_sdram|m_next.000001000                                                                                                                   ; system0:u0|sdram:the_sdram|m_state.000001000                                                                                                                      ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.018 ns                   ; 0.851 ns                 ;
; 0.833 ns                                ; system0:u0|system0_clock_0:the_system0_clock_0|master_writedata[8]                                                                                            ; system0:u0|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|entry_1[8]                                                                       ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.011 ns                   ; 0.844 ns                 ;
; 0.834 ns                                ; system0:u0|sdram:the_sdram|i_state.010                                                                                                                        ; system0:u0|sdram:the_sdram|i_state.011                                                                                                                            ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.850 ns                 ;
; 0.838 ns                                ; Reset_Delay:delay1|Cont[20]                                                                                                                                   ; Reset_Delay:delay1|Cont[20]                                                                                                                                       ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.854 ns                 ;
; 0.838 ns                                ; Reset_Delay:delay1|Cont[22]                                                                                                                                   ; Reset_Delay:delay1|Cont[22]                                                                                                                                       ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.854 ns                 ;
; 0.839 ns                                ; system0:u0|sdram:the_sdram|init_done                                                                                                                          ; system0:u0|sdram:the_sdram|refresh_request                                                                                                                        ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.855 ns                 ;
; 0.841 ns                                ; Reset_Delay:delay1|Cont[1]                                                                                                                                    ; Reset_Delay:delay1|Cont[1]                                                                                                                                        ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.857 ns                 ;
; 0.842 ns                                ; Reset_Delay:delay1|Cont[2]                                                                                                                                    ; Reset_Delay:delay1|Cont[2]                                                                                                                                        ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.858 ns                 ;
; 0.843 ns                                ; system0:u0|sdram:the_sdram|i_refs[0]                                                                                                                          ; system0:u0|sdram:the_sdram|i_refs[1]                                                                                                                              ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.859 ns                 ;
; 0.844 ns                                ; Reset_Delay:delay1|Cont[4]                                                                                                                                    ; Reset_Delay:delay1|Cont[4]                                                                                                                                        ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.860 ns                 ;
; 0.845 ns                                ; system0:u0|system0_clock_0:the_system0_clock_0|system0_clock_0_master_FSM:master_FSM|master_state.100                                                         ; system0:u0|system0_clock_0:the_system0_clock_0|system0_clock_0_master_FSM:master_FSM|master_write                                                                 ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.861 ns                 ;
; 0.845 ns                                ; Reset_Delay:delay1|Cont[15]                                                                                                                                   ; Reset_Delay:delay1|Cont[15]                                                                                                                                       ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.861 ns                 ;
; 0.845 ns                                ; Reset_Delay:delay1|Cont[6]                                                                                                                                    ; Reset_Delay:delay1|Cont[6]                                                                                                                                        ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.861 ns                 ;
; 0.846 ns                                ; system0:u0|sdram_s1_arbitrator:the_sdram_s1|rdv_fifo_for_system0_clock_1_out_to_sdram_s1_module:rdv_fifo_for_system0_clock_1_out_to_sdram_s1|full_6           ; system0:u0|sdram_s1_arbitrator:the_sdram_s1|rdv_fifo_for_system0_clock_1_out_to_sdram_s1_module:rdv_fifo_for_system0_clock_1_out_to_sdram_s1|stage_5              ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.862 ns                 ;
; 0.846 ns                                ; Reset_Delay:delay1|Cont[8]                                                                                                                                    ; Reset_Delay:delay1|Cont[8]                                                                                                                                        ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.862 ns                 ;
; 0.846 ns                                ; Reset_Delay:delay1|Cont[17]                                                                                                                                   ; Reset_Delay:delay1|Cont[17]                                                                                                                                       ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.862 ns                 ;
; 0.847 ns                                ; Reset_Delay:delay1|Cont[18]                                                                                                                                   ; Reset_Delay:delay1|Cont[18]                                                                                                                                       ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.863 ns                 ;
; 0.855 ns                                ; system0:u0|sdram:the_sdram|i_count[1]                                                                                                                         ; system0:u0|sdram:the_sdram|i_state.111                                                                                                                            ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.871 ns                 ;
; 0.860 ns                                ; system0:u0|sdram_s1_arbitrator:the_sdram_s1|sdram_s1_arb_addend[0]                                                                                            ; system0:u0|sdram_s1_arbitrator:the_sdram_s1|rdv_fifo_for_system0_clock_0_out_to_sdram_s1_module:rdv_fifo_for_system0_clock_0_out_to_sdram_s1|stage_6              ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.876 ns                 ;
; 0.863 ns                                ; system0:u0|sdram:the_sdram|i_count[1]                                                                                                                         ; system0:u0|sdram:the_sdram|i_state.010                                                                                                                            ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.879 ns                 ;
; 0.874 ns                                ; system0:u0|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|entries[1]                                                                   ; system0:u0|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|entries[0]                                                                       ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.890 ns                 ;
; 0.883 ns                                ; system0:u0|sdram:the_sdram|m_state.010000000                                                                                                                  ; system0:u0|sdram:the_sdram|m_next.000010000                                                                                                                       ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.017 ns                   ; 0.900 ns                 ;
; 0.886 ns                                ; system0:u0|sdram:the_sdram|m_state.010000000                                                                                                                  ; system0:u0|sdram:the_sdram|m_next.000001000                                                                                                                       ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.017 ns                   ; 0.903 ns                 ;
; 0.902 ns                                ; system0:u0|sdram:the_sdram|i_state.000                                                                                                                        ; system0:u0|sdram:the_sdram|i_next.000                                                                                                                             ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.918 ns                 ;
; 0.903 ns                                ; system0:u0|sdram:the_sdram|i_state.000                                                                                                                        ; system0:u0|sdram:the_sdram|i_refs[0]                                                                                                                              ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.919 ns                 ;
; 0.903 ns                                ; system0:u0|sdram:the_sdram|i_state.011                                                                                                                        ; system0:u0|sdram:the_sdram|i_count[0]                                                                                                                             ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.919 ns                 ;
; 0.904 ns                                ; system0:u0|sdram:the_sdram|i_state.000                                                                                                                        ; system0:u0|sdram:the_sdram|i_cmd[2]                                                                                                                               ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.920 ns                 ;
; 0.916 ns                                ; system0:u0|sdram:the_sdram|rd_valid[0]                                                                                                                        ; system0:u0|sdram:the_sdram|rd_valid[1]                                                                                                                            ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.022 ns                   ; 0.938 ns                 ;
; 0.919 ns                                ; system0:u0|sdram:the_sdram|active_data[0]                                                                                                                     ; system0:u0|sdram:the_sdram|m_data[0]~_Duplicate_1                                                                                                                 ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.935 ns                 ;
; 0.926 ns                                ; system0:u0|sdram:the_sdram|m_data[13]~_Duplicate_1                                                                                                            ; system0:u0|sdram:the_sdram|m_data[13]~_Duplicate_1                                                                                                                ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.942 ns                 ;
; 0.926 ns                                ; system0:u0|system0_clock_1:the_system0_clock_1|system0_clock_1_master_FSM:master_FSM|master_state.001                                                         ; system0:u0|system0_clock_1:the_system0_clock_1|system0_clock_1_master_FSM:master_FSM|master_state.100                                                             ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.942 ns                 ;
; 0.928 ns                                ; system0:u0|system0_clock_0:the_system0_clock_0|master_writedata[4]                                                                                            ; system0:u0|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|entry_1[4]                                                                       ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.944 ns                 ;
; 0.929 ns                                ; system0:u0|system0_clock_1:the_system0_clock_1|altera_std_synchronizer:the_altera_std_synchronizer3|dreg[0]                                                   ; system0:u0|system0_clock_1:the_system0_clock_1|system0_clock_1_master_FSM:master_FSM|master_state.001                                                             ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.945 ns                 ;
; 0.930 ns                                ; system0:u0|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|entry_0[38]                                                                  ; system0:u0|sdram:the_sdram|active_addr[20]                                                                                                                        ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.946 ns                 ;
; 0.935 ns                                ; system0:u0|sdram:the_sdram|i_state.111                                                                                                                        ; system0:u0|sdram:the_sdram|i_addr[11]                                                                                                                             ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.017 ns                   ; 0.952 ns                 ;
; 0.949 ns                                ; system0:u0|sdram:the_sdram|m_count[1]                                                                                                                         ; system0:u0|sdram:the_sdram|m_state.000000100                                                                                                                      ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.965 ns                 ;
; 0.950 ns                                ; system0:u0|system0_clock_1:the_system0_clock_1|system0_clock_1_master_FSM:master_FSM|master_read                                                              ; system0:u0|system0_clock_1:the_system0_clock_1|system0_clock_1_master_FSM:master_FSM|master_write                                                                 ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.966 ns                 ;
; 0.964 ns                                ; system0:u0|sdram_s1_arbitrator:the_sdram_s1|rdv_fifo_for_system0_clock_0_out_to_sdram_s1_module:rdv_fifo_for_system0_clock_0_out_to_sdram_s1|stage_4          ; system0:u0|sdram_s1_arbitrator:the_sdram_s1|rdv_fifo_for_system0_clock_0_out_to_sdram_s1_module:rdv_fifo_for_system0_clock_0_out_to_sdram_s1|stage_3              ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.013 ns                   ; 0.977 ns                 ;
; 0.965 ns                                ; system0:u0|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|entry_0[26]                                                                  ; system0:u0|sdram:the_sdram|active_addr[8]                                                                                                                         ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.014 ns                   ; 0.979 ns                 ;
; 0.970 ns                                ; system0:u0|sdram:the_sdram|i_state.001                                                                                                                        ; system0:u0|sdram:the_sdram|i_cmd[1]                                                                                                                               ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.986 ns                 ;
; 0.973 ns                                ; system0:u0|sdram:the_sdram|m_state.000000001                                                                                                                  ; system0:u0|sdram:the_sdram|m_state.000000010                                                                                                                      ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.018 ns                   ; 0.991 ns                 ;
; 0.978 ns                                ; system0:u0|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|entry_1[28]                                                                  ; system0:u0|sdram:the_sdram|active_addr[10]                                                                                                                        ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.014 ns                   ; 0.992 ns                 ;
; 0.982 ns                                ; system0:u0|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|entry_1[32]                                                                  ; system0:u0|sdram:the_sdram|active_addr[14]                                                                                                                        ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.014 ns                   ; 0.996 ns                 ;
; 0.983 ns                                ; system0:u0|sdram_s1_arbitrator:the_sdram_s1|rdv_fifo_for_system0_clock_1_out_to_sdram_s1_module:rdv_fifo_for_system0_clock_1_out_to_sdram_s1|full_1           ; system0:u0|sdram_s1_arbitrator:the_sdram_s1|rdv_fifo_for_system0_clock_1_out_to_sdram_s1_module:rdv_fifo_for_system0_clock_1_out_to_sdram_s1|stage_0              ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.012 ns                   ; 0.995 ns                 ;
; 0.984 ns                                ; system0:u0|sdram_s1_arbitrator:the_sdram_s1|rdv_fifo_for_system0_clock_1_out_to_sdram_s1_module:rdv_fifo_for_system0_clock_1_out_to_sdram_s1|full_1           ; system0:u0|sdram_s1_arbitrator:the_sdram_s1|rdv_fifo_for_system0_clock_0_out_to_sdram_s1_module:rdv_fifo_for_system0_clock_0_out_to_sdram_s1|stage_0              ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.012 ns                   ; 0.996 ns                 ;
; 0.985 ns                                ; system0:u0|sdram:the_sdram|i_state.000                                                                                                                        ; system0:u0|sdram:the_sdram|i_cmd[3]                                                                                                                               ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.015 ns                   ; 1.000 ns                 ;
; 0.985 ns                                ; system0:u0|sdram_s1_arbitrator:the_sdram_s1|rdv_fifo_for_system0_clock_1_out_to_sdram_s1_module:rdv_fifo_for_system0_clock_1_out_to_sdram_s1|full_3           ; system0:u0|sdram_s1_arbitrator:the_sdram_s1|rdv_fifo_for_system0_clock_1_out_to_sdram_s1_module:rdv_fifo_for_system0_clock_1_out_to_sdram_s1|stage_2              ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.013 ns                   ; 0.998 ns                 ;
; 0.986 ns                                ; system0:u0|sdram_s1_arbitrator:the_sdram_s1|rdv_fifo_for_system0_clock_0_out_to_sdram_s1_module:rdv_fifo_for_system0_clock_0_out_to_sdram_s1|stage_6          ; system0:u0|sdram_s1_arbitrator:the_sdram_s1|rdv_fifo_for_system0_clock_0_out_to_sdram_s1_module:rdv_fifo_for_system0_clock_0_out_to_sdram_s1|stage_5              ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.019 ns                   ; 1.005 ns                 ;
; 0.987 ns                                ; system0:u0|sdram_s1_arbitrator:the_sdram_s1|rdv_fifo_for_system0_clock_1_out_to_sdram_s1_module:rdv_fifo_for_system0_clock_1_out_to_sdram_s1|full_3           ; system0:u0|sdram_s1_arbitrator:the_sdram_s1|rdv_fifo_for_system0_clock_0_out_to_sdram_s1_module:rdv_fifo_for_system0_clock_0_out_to_sdram_s1|stage_2              ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.013 ns                   ; 1.000 ns                 ;
; 0.988 ns                                ; system0:u0|sdram:the_sdram|i_state.011                                                                                                                        ; system0:u0|sdram:the_sdram|i_cmd[0]                                                                                                                               ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.014 ns                   ; 1.002 ns                 ;
; 0.989 ns                                ; system0:u0|sdram:the_sdram|m_state.000100000                                                                                                                  ; system0:u0|sdram:the_sdram|m_state.001000000                                                                                                                      ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.013 ns                   ; 1.002 ns                 ;
; 0.990 ns                                ; system0:u0|sdram:the_sdram|i_state.001                                                                                                                        ; system0:u0|sdram:the_sdram|i_next.010                                                                                                                             ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.018 ns                   ; 1.008 ns                 ;
; 0.990 ns                                ; Reset_Delay:delay1|Cont[0]                                                                                                                                    ; Reset_Delay:delay1|Cont[1]                                                                                                                                        ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 1.006 ns                 ;
; 0.993 ns                                ; system0:u0|sdram:the_sdram|i_state.011                                                                                                                        ; system0:u0|sdram:the_sdram|i_cmd[2]                                                                                                                               ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.014 ns                   ; 1.007 ns                 ;
; 1.003 ns                                ; system0:u0|sdram:the_sdram|i_state.010                                                                                                                        ; system0:u0|sdram:the_sdram|i_next.010                                                                                                                             ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 1.019 ns                 ;
; 1.007 ns                                ; system0:u0|sdram_s1_arbitrator:the_sdram_s1|rdv_fifo_for_system0_clock_0_out_to_sdram_s1_module:rdv_fifo_for_system0_clock_0_out_to_sdram_s1|stage_2          ; system0:u0|sdram_s1_arbitrator:the_sdram_s1|rdv_fifo_for_system0_clock_0_out_to_sdram_s1_module:rdv_fifo_for_system0_clock_0_out_to_sdram_s1|stage_1              ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.015 ns                   ; 1.022 ns                 ;
; 1.008 ns                                ; system0:u0|system0_clock_0:the_system0_clock_0|master_writedata[3]                                                                                            ; system0:u0|sdram:the_sdram|sdram_input_efifo_module:the_sdram_input_efifo_module|entry_0[3]                                                                       ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.017 ns                   ; 1.025 ns                 ;
; 1.016 ns                                ; system0:u0|sdram:the_sdram|i_state.010                                                                                                                        ; system0:u0|sdram:the_sdram|i_refs[2]                                                                                                                              ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.014 ns                   ; 1.030 ns                 ;
; 1.016 ns                                ; system0:u0|sdram_s1_arbitrator:the_sdram_s1|rdv_fifo_for_system0_clock_1_out_to_sdram_s1_module:rdv_fifo_for_system0_clock_1_out_to_sdram_s1|full_2           ; system0:u0|sdram_s1_arbitrator:the_sdram_s1|rdv_fifo_for_system0_clock_0_out_to_sdram_s1_module:rdv_fifo_for_system0_clock_0_out_to_sdram_s1|stage_1              ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.012 ns                   ; 1.028 ns                 ;
; 1.019 ns                                ; system0:u0|system0_clock_0:the_system0_clock_0|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0]                                                   ; system0:u0|system0_clock_0:the_system0_clock_0|system0_clock_0_edge_to_pulse:read_request_edge_to_pulse|data_in_d1                                                ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.013 ns                   ; 1.032 ns                 ;
; 1.019 ns                                ; system0:u0|sdram_s1_arbitrator:the_sdram_s1|rdv_fifo_for_system0_clock_1_out_to_sdram_s1_module:rdv_fifo_for_system0_clock_1_out_to_sdram_s1|full_2           ; system0:u0|sdram_s1_arbitrator:the_sdram_s1|rdv_fifo_for_system0_clock_1_out_to_sdram_s1_module:rdv_fifo_for_system0_clock_1_out_to_sdram_s1|stage_1              ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.012 ns                   ; 1.031 ns                 ;
; 1.020 ns                                ; system0:u0|sdram:the_sdram|i_state.010                                                                                                                        ; system0:u0|sdram:the_sdram|i_refs[1]                                                                                                                              ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.014 ns                   ; 1.034 ns                 ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu)                                                                                                           ;                                                                                                                                                                   ;            ;          ;                            ;                            ;                          ;
+-----------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; tsu                                                                                                                                                                                                                                                                                               ;
+-------+--------------+------------+------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------+
; Slack ; Required tsu ; Actual tsu ; From                         ; To                                                                                                                                                                                              ; To Clock                     ;
+-------+--------------+------------+------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------+
; N/A   ; None         ; 7.129 ns   ; ENET_DATA[9]                 ; system0:u0|dm9000a_0:the_dm9000a_0|DM9000A_IF:the_DM9000A_IF|oDATA[9]                                                                                                                           ; CLOCK_50                     ;
; N/A   ; None         ; 7.096 ns   ; ENET_DATA[1]                 ; system0:u0|dm9000a_0:the_dm9000a_0|DM9000A_IF:the_DM9000A_IF|oDATA[1]                                                                                                                           ; CLOCK_50                     ;
; N/A   ; None         ; 7.092 ns   ; ENET_DATA[2]                 ; system0:u0|dm9000a_0:the_dm9000a_0|DM9000A_IF:the_DM9000A_IF|oDATA[2]                                                                                                                           ; CLOCK_50                     ;
; N/A   ; None         ; 7.062 ns   ; ENET_DATA[15]                ; system0:u0|dm9000a_0:the_dm9000a_0|DM9000A_IF:the_DM9000A_IF|oDATA[15]                                                                                                                          ; CLOCK_50                     ;
; N/A   ; None         ; 7.003 ns   ; ENET_DATA[0]                 ; system0:u0|dm9000a_0:the_dm9000a_0|DM9000A_IF:the_DM9000A_IF|oDATA[0]                                                                                                                           ; CLOCK_50                     ;
; N/A   ; None         ; 6.987 ns   ; ENET_DATA[11]                ; system0:u0|dm9000a_0:the_dm9000a_0|DM9000A_IF:the_DM9000A_IF|oDATA[11]                                                                                                                          ; CLOCK_50                     ;
; N/A   ; None         ; 6.941 ns   ; ENET_DATA[14]                ; system0:u0|dm9000a_0:the_dm9000a_0|DM9000A_IF:the_DM9000A_IF|oDATA[14]                                                                                                                          ; CLOCK_50                     ;
; N/A   ; None         ; 6.904 ns   ; ENET_INT                     ; system0:u0|dm9000a_0:the_dm9000a_0|DM9000A_IF:the_DM9000A_IF|oINT                                                                                                                               ; CLOCK_50                     ;
; N/A   ; None         ; 6.896 ns   ; ENET_DATA[8]                 ; system0:u0|dm9000a_0:the_dm9000a_0|DM9000A_IF:the_DM9000A_IF|oDATA[8]                                                                                                                           ; CLOCK_50                     ;
; N/A   ; None         ; 6.881 ns   ; ENET_DATA[10]                ; system0:u0|dm9000a_0:the_dm9000a_0|DM9000A_IF:the_DM9000A_IF|oDATA[10]                                                                                                                          ; CLOCK_50                     ;
; N/A   ; None         ; 6.850 ns   ; ENET_DATA[3]                 ; system0:u0|dm9000a_0:the_dm9000a_0|DM9000A_IF:the_DM9000A_IF|oDATA[3]                                                                                                                           ; CLOCK_50                     ;
; N/A   ; None         ; 6.729 ns   ; ENET_DATA[12]                ; system0:u0|dm9000a_0:the_dm9000a_0|DM9000A_IF:the_DM9000A_IF|oDATA[12]                                                                                                                          ; CLOCK_50                     ;
; N/A   ; None         ; 6.724 ns   ; ENET_DATA[4]                 ; system0:u0|dm9000a_0:the_dm9000a_0|DM9000A_IF:the_DM9000A_IF|oDATA[4]                                                                                                                           ; CLOCK_50                     ;
; N/A   ; None         ; 6.699 ns   ; ENET_DATA[5]                 ; system0:u0|dm9000a_0:the_dm9000a_0|DM9000A_IF:the_DM9000A_IF|oDATA[5]                                                                                                                           ; CLOCK_50                     ;
; N/A   ; None         ; 6.695 ns   ; ENET_DATA[13]                ; system0:u0|dm9000a_0:the_dm9000a_0|DM9000A_IF:the_DM9000A_IF|oDATA[13]                                                                                                                          ; CLOCK_50                     ;
; N/A   ; None         ; 6.573 ns   ; s_qdata[5]                   ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|outp_data[5]                                                                             ; CLOCK_50                     ;
; N/A   ; None         ; 6.565 ns   ; ENET_DATA[7]                 ; system0:u0|dm9000a_0:the_dm9000a_0|DM9000A_IF:the_DM9000A_IF|oDATA[7]                                                                                                                           ; CLOCK_50                     ;
; N/A   ; None         ; 6.538 ns   ; s_qdata[5]                   ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|inner_reg_0_bypass[26]                                                                   ; CLOCK_50                     ;
; N/A   ; None         ; 6.487 ns   ; ENET_DATA[6]                 ; system0:u0|dm9000a_0:the_dm9000a_0|DM9000A_IF:the_DM9000A_IF|oDATA[6]                                                                                                                           ; CLOCK_50                     ;
; N/A   ; None         ; 6.478 ns   ; s_qdata[1]                   ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|altsyncram:inner_reg_rtl_0|altsyncram_aek1:auto_generated|ram_block1a0~porta_datain_reg1 ; CLOCK_50                     ;
; N/A   ; None         ; 6.410 ns   ; s_qdata[3]                   ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|outp_data[3]                                                                             ; CLOCK_50                     ;
; N/A   ; None         ; 6.409 ns   ; s_qdata[1]                   ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|outp_data[1]                                                                             ; CLOCK_50                     ;
; N/A   ; None         ; 6.408 ns   ; s_qdata[2]                   ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|outp_data[2]                                                                             ; CLOCK_50                     ;
; N/A   ; None         ; 6.375 ns   ; s_qdata[3]                   ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|inner_reg_0_bypass[24]                                                                   ; CLOCK_50                     ;
; N/A   ; None         ; 6.373 ns   ; s_qdata[1]                   ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|inner_reg_0_bypass[22]                                                                   ; CLOCK_50                     ;
; N/A   ; None         ; 6.368 ns   ; s_qdata[2]                   ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|inner_reg_0_bypass[23]                                                                   ; CLOCK_50                     ;
; N/A   ; None         ; 6.306 ns   ; s_qdata[0]                   ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|outp_data[0]                                                                             ; CLOCK_50                     ;
; N/A   ; None         ; 6.284 ns   ; s_qdata[7]                   ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|outp_data[7]                                                                             ; CLOCK_50                     ;
; N/A   ; None         ; 6.270 ns   ; s_qdata[0]                   ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|inner_reg_0_bypass[21]                                                                   ; CLOCK_50                     ;
; N/A   ; None         ; 6.249 ns   ; s_qdata[7]                   ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|inner_reg_0_bypass[28]                                                                   ; CLOCK_50                     ;
; N/A   ; None         ; 6.239 ns   ; s_qdata[3]                   ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|altsyncram:inner_reg_rtl_0|altsyncram_aek1:auto_generated|ram_block1a3~porta_datain_reg0 ; CLOCK_50                     ;
; N/A   ; None         ; 6.220 ns   ; s_qdata[2]                   ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|altsyncram:inner_reg_rtl_0|altsyncram_aek1:auto_generated|ram_block1a0~porta_datain_reg2 ; CLOCK_50                     ;
; N/A   ; None         ; 6.143 ns   ; s_qdata[6]                   ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|outp_data[6]                                                                             ; CLOCK_50                     ;
; N/A   ; None         ; 6.121 ns   ; s_qdata[5]                   ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|altsyncram:inner_reg_rtl_0|altsyncram_aek1:auto_generated|ram_block1a3~porta_datain_reg2 ; CLOCK_50                     ;
; N/A   ; None         ; 6.106 ns   ; s_qdata[6]                   ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|inner_reg_0_bypass[27]                                                                   ; CLOCK_50                     ;
; N/A   ; None         ; 6.094 ns   ; s_qdata[7]                   ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|altsyncram:inner_reg_rtl_0|altsyncram_aek1:auto_generated|ram_block1a0~porta_datain_reg3 ; CLOCK_50                     ;
; N/A   ; None         ; 6.074 ns   ; s_qdata[4]                   ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|outp_data[4]                                                                             ; CLOCK_50                     ;
; N/A   ; None         ; 6.041 ns   ; s_qdata[4]                   ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|inner_reg_0_bypass[25]                                                                   ; CLOCK_50                     ;
; N/A   ; None         ; 5.932 ns   ; s_qdata[6]                   ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|altsyncram:inner_reg_rtl_0|altsyncram_aek1:auto_generated|ram_block1a3~porta_datain_reg3 ; CLOCK_50                     ;
; N/A   ; None         ; 5.925 ns   ; s_qdata[0]                   ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|altsyncram:inner_reg_rtl_0|altsyncram_aek1:auto_generated|ram_block1a0~porta_datain_reg0 ; CLOCK_50                     ;
; N/A   ; None         ; 5.897 ns   ; s_qdata[4]                   ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|altsyncram:inner_reg_rtl_0|altsyncram_aek1:auto_generated|ram_block1a3~porta_datain_reg1 ; CLOCK_50                     ;
; N/A   ; None         ; 1.515 ns   ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|node_ena[1]~reg0                                                                                                                                                           ; altera_internal_jtag~TCKUTAP ;
; N/A   ; None         ; 1.515 ns   ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|node_ena[2]~reg0                                                                                                                                                           ; altera_internal_jtag~TCKUTAP ;
; N/A   ; None         ; 1.362 ns   ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|shadow_irf_reg[1][1]                                                                                                                                                       ; altera_internal_jtag~TCKUTAP ;
; N/A   ; None         ; 1.362 ns   ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|shadow_irf_reg[1][0]                                                                                                                                                       ; altera_internal_jtag~TCKUTAP ;
; N/A   ; None         ; 1.362 ns   ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|shadow_irf_reg[1][2]                                                                                                                                                       ; altera_internal_jtag~TCKUTAP ;
; N/A   ; None         ; 1.362 ns   ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|shadow_irf_reg[1][3]                                                                                                                                                       ; altera_internal_jtag~TCKUTAP ;
; N/A   ; None         ; 1.362 ns   ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|shadow_irf_reg[1][4]                                                                                                                                                       ; altera_internal_jtag~TCKUTAP ;
; N/A   ; None         ; 1.054 ns   ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|shadow_irf_reg[2][0]                                                                                                                                                       ; altera_internal_jtag~TCKUTAP ;
; N/A   ; None         ; 1.054 ns   ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|shadow_irf_reg[2][1]                                                                                                                                                       ; altera_internal_jtag~TCKUTAP ;
; N/A   ; None         ; 1.054 ns   ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|shadow_irf_reg[2][2]                                                                                                                                                       ; altera_internal_jtag~TCKUTAP ;
; N/A   ; None         ; 1.054 ns   ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|shadow_irf_reg[2][3]                                                                                                                                                       ; altera_internal_jtag~TCKUTAP ;
; N/A   ; None         ; 1.054 ns   ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|shadow_irf_reg[2][4]                                                                                                                                                       ; altera_internal_jtag~TCKUTAP ;
; N/A   ; None         ; 0.974 ns   ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|irf_reg[2][0]                                                                                                                                                              ; altera_internal_jtag~TCKUTAP ;
; N/A   ; None         ; 0.974 ns   ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|irf_reg[2][1]                                                                                                                                                              ; altera_internal_jtag~TCKUTAP ;
; N/A   ; None         ; 0.974 ns   ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|irf_reg[2][2]                                                                                                                                                              ; altera_internal_jtag~TCKUTAP ;
; N/A   ; None         ; 0.974 ns   ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|irf_reg[2][3]                                                                                                                                                              ; altera_internal_jtag~TCKUTAP ;
; N/A   ; None         ; 0.974 ns   ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|irf_reg[2][4]                                                                                                                                                              ; altera_internal_jtag~TCKUTAP ;
; N/A   ; None         ; 0.966 ns   ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|irf_reg[1][1]                                                                                                                                                              ; altera_internal_jtag~TCKUTAP ;
; N/A   ; None         ; 0.966 ns   ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|irf_reg[1][0]                                                                                                                                                              ; altera_internal_jtag~TCKUTAP ;
; N/A   ; None         ; 0.966 ns   ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|irf_reg[1][2]                                                                                                                                                              ; altera_internal_jtag~TCKUTAP ;
; N/A   ; None         ; 0.966 ns   ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|irf_reg[1][3]                                                                                                                                                              ; altera_internal_jtag~TCKUTAP ;
; N/A   ; None         ; 0.966 ns   ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|irf_reg[1][4]                                                                                                                                                              ; altera_internal_jtag~TCKUTAP ;
; N/A   ; None         ; 0.365 ns   ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|hub_mode_reg[1]                                                                                                                                                            ; altera_internal_jtag~TCKUTAP ;
; N/A   ; None         ; -0.187 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|hub_mode_reg[0]                                                                                                                                                            ; altera_internal_jtag~TCKUTAP ;
; N/A   ; None         ; -0.456 ns  ; altera_internal_jtag~TDIUTAP ; sld_hub:sld_hub_inst|irsr_reg[6]                                                                                                                                                                ; altera_internal_jtag~TCKUTAP ;
; N/A   ; None         ; -0.601 ns  ; altera_internal_jtag~TDIUTAP ; sld_hub:sld_hub_inst|node_ena[2]~reg0                                                                                                                                                           ; altera_internal_jtag~TCKUTAP ;
; N/A   ; None         ; -0.644 ns  ; altera_internal_jtag~TDIUTAP ; system0:u0|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|count[9]                                                                                                       ; altera_internal_jtag~TCKUTAP ;
; N/A   ; None         ; -0.689 ns  ; altera_internal_jtag~TDIUTAP ; system0:u0|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|td_shift[10]                                                                                                   ; altera_internal_jtag~TCKUTAP ;
; N/A   ; None         ; -0.818 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|virtual_ir_scan_reg                                                                                                                                                        ; altera_internal_jtag~TCKUTAP ;
; N/A   ; None         ; -0.818 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|virtual_dr_scan_reg                                                                                                                                                        ; altera_internal_jtag~TCKUTAP ;
; N/A   ; None         ; -0.865 ns  ; altera_internal_jtag~TDIUTAP ; system0:u0|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|td_shift[0]                                                                                                    ; altera_internal_jtag~TCKUTAP ;
; N/A   ; None         ; -1.113 ns  ; altera_internal_jtag~TDIUTAP ; system0:u0|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|state                                                                                                          ; altera_internal_jtag~TCKUTAP ;
; N/A   ; None         ; -1.189 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|reset_ena_reg                                                                                                                                                              ; altera_internal_jtag~TCKUTAP ;
; N/A   ; None         ; -1.194 ns  ; DRAM_DQ[1]                   ; system0:u0|sdram:the_sdram|za_data[1]                                                                                                                                                           ; CLOCK_50                     ;
; N/A   ; None         ; -1.194 ns  ; DRAM_DQ[2]                   ; system0:u0|sdram:the_sdram|za_data[2]                                                                                                                                                           ; CLOCK_50                     ;
; N/A   ; None         ; -1.198 ns  ; DRAM_DQ[10]                  ; system0:u0|sdram:the_sdram|za_data[10]                                                                                                                                                          ; CLOCK_50                     ;
; N/A   ; None         ; -1.198 ns  ; DRAM_DQ[9]                   ; system0:u0|sdram:the_sdram|za_data[9]                                                                                                                                                           ; CLOCK_50                     ;
; N/A   ; None         ; -1.198 ns  ; DRAM_DQ[7]                   ; system0:u0|sdram:the_sdram|za_data[7]                                                                                                                                                           ; CLOCK_50                     ;
; N/A   ; None         ; -1.203 ns  ; DRAM_DQ[14]                  ; system0:u0|sdram:the_sdram|za_data[14]                                                                                                                                                          ; CLOCK_50                     ;
; N/A   ; None         ; -1.203 ns  ; DRAM_DQ[13]                  ; system0:u0|sdram:the_sdram|za_data[13]                                                                                                                                                          ; CLOCK_50                     ;
; N/A   ; None         ; -1.211 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                                         ; altera_internal_jtag~TCKUTAP ;
; N/A   ; None         ; -1.213 ns  ; DRAM_DQ[12]                  ; system0:u0|sdram:the_sdram|za_data[12]                                                                                                                                                          ; CLOCK_50                     ;
; N/A   ; None         ; -1.213 ns  ; DRAM_DQ[11]                  ; system0:u0|sdram:the_sdram|za_data[11]                                                                                                                                                          ; CLOCK_50                     ;
; N/A   ; None         ; -1.216 ns  ; altera_internal_jtag~TDIUTAP ; sld_hub:sld_hub_inst|node_ena[1]~reg0                                                                                                                                                           ; altera_internal_jtag~TCKUTAP ;
; N/A   ; None         ; -1.220 ns  ; altera_internal_jtag~TDIUTAP ; sld_hub:sld_hub_inst|tdo_bypass_reg                                                                                                                                                             ; altera_internal_jtag~TCKUTAP ;
; N/A   ; None         ; -1.222 ns  ; DRAM_DQ[5]                   ; system0:u0|sdram:the_sdram|za_data[5]                                                                                                                                                           ; CLOCK_50                     ;
; N/A   ; None         ; -1.222 ns  ; DRAM_DQ[4]                   ; system0:u0|sdram:the_sdram|za_data[4]                                                                                                                                                           ; CLOCK_50                     ;
; N/A   ; None         ; -1.222 ns  ; DRAM_DQ[3]                   ; system0:u0|sdram:the_sdram|za_data[3]                                                                                                                                                           ; CLOCK_50                     ;
; N/A   ; None         ; -1.222 ns  ; DRAM_DQ[6]                   ; system0:u0|sdram:the_sdram|za_data[6]                                                                                                                                                           ; CLOCK_50                     ;
; N/A   ; None         ; -1.224 ns  ; DRAM_DQ[0]                   ; system0:u0|sdram:the_sdram|za_data[0]                                                                                                                                                           ; CLOCK_50                     ;
; N/A   ; None         ; -1.228 ns  ; DRAM_DQ[8]                   ; system0:u0|sdram:the_sdram|za_data[8]                                                                                                                                                           ; CLOCK_50                     ;
; N/A   ; None         ; -1.232 ns  ; altera_internal_jtag~TDIUTAP ; sld_hub:sld_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[3]                                                                                                                                         ; altera_internal_jtag~TCKUTAP ;
; N/A   ; None         ; -1.237 ns  ; DRAM_DQ[15]                  ; system0:u0|sdram:the_sdram|za_data[15]                                                                                                                                                          ; CLOCK_50                     ;
; N/A   ; None         ; -1.396 ns  ; altera_internal_jtag~TDIUTAP ; system0:u0|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|wdata[7]                                                                                                       ; altera_internal_jtag~TCKUTAP ;
; N/A   ; None         ; -1.402 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[15]                                                                                                                                        ; altera_internal_jtag~TCKUTAP ;
; N/A   ; None         ; -1.413 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[9]                                                                                                                                         ; altera_internal_jtag~TCKUTAP ;
; N/A   ; None         ; -1.423 ns  ; altera_internal_jtag~TDIUTAP ; system0:u0|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[15]           ; altera_internal_jtag~TCKUTAP ;
; N/A   ; None         ; -1.425 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[5]                                                                                                                                         ; altera_internal_jtag~TCKUTAP ;
; N/A   ; None         ; -1.435 ns  ; altera_internal_jtag~TDIUTAP ; system0:u0|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[0]            ; altera_internal_jtag~TCKUTAP ;
; N/A   ; None         ; -1.436 ns  ; altera_internal_jtag~TDIUTAP ; system0:u0|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[35]           ; altera_internal_jtag~TCKUTAP ;
; N/A   ; None         ; -1.445 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                       ; altera_internal_jtag~TCKUTAP ;
; N/A   ; None         ; -1.459 ns  ; altera_internal_jtag~TDIUTAP ; sld_hub:sld_hub_inst|jtag_ir_reg[9]                                                                                                                                                             ; altera_internal_jtag~TCKUTAP ;
; N/A   ; None         ; -1.475 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                         ; altera_internal_jtag~TCKUTAP ;
; N/A   ; None         ; -1.475 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                                         ; altera_internal_jtag~TCKUTAP ;
; N/A   ; None         ; -1.496 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                       ; altera_internal_jtag~TCKUTAP ;
; N/A   ; None         ; -1.496 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                       ; altera_internal_jtag~TCKUTAP ;
; N/A   ; None         ; -1.567 ns  ; altera_internal_jtag~TDIUTAP ; system0:u0|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[37]           ; altera_internal_jtag~TCKUTAP ;
; N/A   ; None         ; -1.602 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[7]                                                                                                                                         ; altera_internal_jtag~TCKUTAP ;
; N/A   ; None         ; -1.629 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                         ; altera_internal_jtag~TCKUTAP ;
; N/A   ; None         ; -1.667 ns  ; altera_internal_jtag~TDIUTAP ; system0:u0|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|wdata[0]                                                                                                       ; altera_internal_jtag~TCKUTAP ;
; N/A   ; None         ; -1.667 ns  ; altera_internal_jtag~TDIUTAP ; system0:u0|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|write_stalled                                                                                                  ; altera_internal_jtag~TCKUTAP ;
; N/A   ; None         ; -1.676 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                         ; altera_internal_jtag~TCKUTAP ;
; N/A   ; None         ; -1.678 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                                                         ; altera_internal_jtag~TCKUTAP ;
; N/A   ; None         ; -1.678 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                        ; altera_internal_jtag~TCKUTAP ;
; N/A   ; None         ; -1.678 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                                        ; altera_internal_jtag~TCKUTAP ;
; N/A   ; None         ; -1.803 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[10]                                                                                                                                        ; altera_internal_jtag~TCKUTAP ;
; N/A   ; None         ; -1.806 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[12]                                                                                                                                        ; altera_internal_jtag~TCKUTAP ;
; N/A   ; None         ; -1.806 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[14]                                                                                                                                        ; altera_internal_jtag~TCKUTAP ;
; N/A   ; None         ; -1.812 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[2]                                                                                                                                         ; altera_internal_jtag~TCKUTAP ;
+-------+--------------+------------+------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; tco                                                                                                                                                                                ;
+-------+--------------+------------+-------------------------------------------------------------------------------------------------------------------+---------------+------------+
; Slack ; Required tco ; Actual tco ; From                                                                                                              ; To            ; From Clock ;
+-------+--------------+------------+-------------------------------------------------------------------------------------------------------------------+---------------+------------+
; N/A   ; None         ; 6.491 ns   ; system0:u0|dm9000a_0:the_dm9000a_0|DM9000A_IF:the_DM9000A_IF|ENET_CS_N                                            ; ENET_CS_N     ; CLOCK_50   ;
; N/A   ; None         ; 6.423 ns   ; system0:u0|dm9000a_0:the_dm9000a_0|DM9000A_IF:the_DM9000A_IF|TMP_DATA[9]                                          ; ENET_DATA[9]  ; CLOCK_50   ;
; N/A   ; None         ; 6.386 ns   ; system0:u0|dm9000a_0:the_dm9000a_0|DM9000A_IF:the_DM9000A_IF|ENET_CMD                                             ; ENET_CMD      ; CLOCK_50   ;
; N/A   ; None         ; 6.242 ns   ; system0:u0|dm9000a_0:the_dm9000a_0|DM9000A_IF:the_DM9000A_IF|ENET_RD_N                                            ; ENET_RD_N     ; CLOCK_50   ;
; N/A   ; None         ; 6.166 ns   ; system0:u0|dm9000a_0:the_dm9000a_0|DM9000A_IF:the_DM9000A_IF|ENET_WR_N                                            ; ENET_DATA[15] ; CLOCK_50   ;
; N/A   ; None         ; 6.166 ns   ; system0:u0|dm9000a_0:the_dm9000a_0|DM9000A_IF:the_DM9000A_IF|ENET_WR_N                                            ; ENET_DATA[14] ; CLOCK_50   ;
; N/A   ; None         ; 6.116 ns   ; system0:u0|dm9000a_0:the_dm9000a_0|DM9000A_IF:the_DM9000A_IF|ENET_CLK                                             ; ENET_CLK      ; CLOCK_50   ;
; N/A   ; None         ; 5.979 ns   ; system0:u0|dm9000a_0:the_dm9000a_0|DM9000A_IF:the_DM9000A_IF|TMP_DATA[10]                                         ; ENET_DATA[10] ; CLOCK_50   ;
; N/A   ; None         ; 5.976 ns   ; system0:u0|dm9000a_0:the_dm9000a_0|DM9000A_IF:the_DM9000A_IF|TMP_DATA[13]                                         ; ENET_DATA[13] ; CLOCK_50   ;
; N/A   ; None         ; 5.946 ns   ; system0:u0|dm9000a_0:the_dm9000a_0|DM9000A_IF:the_DM9000A_IF|ENET_WR_N                                            ; ENET_WR_N     ; CLOCK_50   ;
; N/A   ; None         ; 5.910 ns   ; system0:u0|dm9000a_0:the_dm9000a_0|DM9000A_IF:the_DM9000A_IF|ENET_WR_N                                            ; ENET_DATA[13] ; CLOCK_50   ;
; N/A   ; None         ; 5.910 ns   ; system0:u0|dm9000a_0:the_dm9000a_0|DM9000A_IF:the_DM9000A_IF|ENET_WR_N                                            ; ENET_DATA[12] ; CLOCK_50   ;
; N/A   ; None         ; 5.904 ns   ; system0:u0|dm9000a_0:the_dm9000a_0|DM9000A_IF:the_DM9000A_IF|ENET_WR_N                                            ; ENET_DATA[9]  ; CLOCK_50   ;
; N/A   ; None         ; 5.904 ns   ; system0:u0|dm9000a_0:the_dm9000a_0|DM9000A_IF:the_DM9000A_IF|ENET_WR_N                                            ; ENET_DATA[8]  ; CLOCK_50   ;
; N/A   ; None         ; 5.900 ns   ; system0:u0|dm9000a_0:the_dm9000a_0|DM9000A_IF:the_DM9000A_IF|ENET_WR_N                                            ; ENET_DATA[11] ; CLOCK_50   ;
; N/A   ; None         ; 5.900 ns   ; system0:u0|dm9000a_0:the_dm9000a_0|DM9000A_IF:the_DM9000A_IF|ENET_WR_N                                            ; ENET_DATA[10] ; CLOCK_50   ;
; N/A   ; None         ; 5.869 ns   ; system0:u0|dm9000a_0:the_dm9000a_0|DM9000A_IF:the_DM9000A_IF|ENET_WR_N                                            ; ENET_DATA[7]  ; CLOCK_50   ;
; N/A   ; None         ; 5.741 ns   ; system0:u0|system0_reset_clk_cpu_domain_synch_module:system0_reset_clk_cpu_domain_synch|data_out                  ; ENET_RST_N    ; CLOCK_50   ;
; N/A   ; None         ; 5.734 ns   ; system0:u0|dm9000a_0:the_dm9000a_0|DM9000A_IF:the_DM9000A_IF|TMP_DATA[12]                                         ; ENET_DATA[12] ; CLOCK_50   ;
; N/A   ; None         ; 5.720 ns   ; system0:u0|dm9000a_0:the_dm9000a_0|DM9000A_IF:the_DM9000A_IF|TMP_DATA[3]                                          ; ENET_DATA[3]  ; CLOCK_50   ;
; N/A   ; None         ; 5.646 ns   ; system0:u0|dm9000a_0:the_dm9000a_0|DM9000A_IF:the_DM9000A_IF|ENET_WR_N                                            ; ENET_DATA[6]  ; CLOCK_50   ;
; N/A   ; None         ; 5.526 ns   ; system0:u0|dm9000a_0:the_dm9000a_0|DM9000A_IF:the_DM9000A_IF|TMP_DATA[2]                                          ; ENET_DATA[2]  ; CLOCK_50   ;
; N/A   ; None         ; 5.433 ns   ; system0:u0|dm9000a_0:the_dm9000a_0|DM9000A_IF:the_DM9000A_IF|TMP_DATA[15]                                         ; ENET_DATA[15] ; CLOCK_50   ;
; N/A   ; None         ; 5.430 ns   ; system0:u0|dm9000a_0:the_dm9000a_0|DM9000A_IF:the_DM9000A_IF|TMP_DATA[0]                                          ; ENET_DATA[0]  ; CLOCK_50   ;
; N/A   ; None         ; 5.406 ns   ; system0:u0|dm9000a_0:the_dm9000a_0|DM9000A_IF:the_DM9000A_IF|ENET_WR_N                                            ; ENET_DATA[5]  ; CLOCK_50   ;
; N/A   ; None         ; 5.406 ns   ; system0:u0|dm9000a_0:the_dm9000a_0|DM9000A_IF:the_DM9000A_IF|ENET_WR_N                                            ; ENET_DATA[4]  ; CLOCK_50   ;
; N/A   ; None         ; 5.364 ns   ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|led_2      ; LEDG[3]       ; CLOCK_50   ;
; N/A   ; None         ; 5.364 ns   ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|led_2      ; LEDG[2]       ; CLOCK_50   ;
; N/A   ; None         ; 5.311 ns   ; system0:u0|dm9000a_0:the_dm9000a_0|DM9000A_IF:the_DM9000A_IF|TMP_DATA[6]                                          ; ENET_DATA[6]  ; CLOCK_50   ;
; N/A   ; None         ; 5.229 ns   ; system0:u0|dm9000a_0:the_dm9000a_0|DM9000A_IF:the_DM9000A_IF|ENET_WR_N                                            ; ENET_DATA[3]  ; CLOCK_50   ;
; N/A   ; None         ; 5.229 ns   ; system0:u0|dm9000a_0:the_dm9000a_0|DM9000A_IF:the_DM9000A_IF|ENET_WR_N                                            ; ENET_DATA[2]  ; CLOCK_50   ;
; N/A   ; None         ; 5.225 ns   ; system0:u0|dm9000a_0:the_dm9000a_0|DM9000A_IF:the_DM9000A_IF|TMP_DATA[4]                                          ; ENET_DATA[4]  ; CLOCK_50   ;
; N/A   ; None         ; 5.219 ns   ; system0:u0|dm9000a_0:the_dm9000a_0|DM9000A_IF:the_DM9000A_IF|ENET_WR_N                                            ; ENET_DATA[0]  ; CLOCK_50   ;
; N/A   ; None         ; 5.219 ns   ; system0:u0|dm9000a_0:the_dm9000a_0|DM9000A_IF:the_DM9000A_IF|ENET_WR_N                                            ; ENET_DATA[1]  ; CLOCK_50   ;
; N/A   ; None         ; 5.208 ns   ; system0:u0|dm9000a_0:the_dm9000a_0|DM9000A_IF:the_DM9000A_IF|TMP_DATA[14]                                         ; ENET_DATA[14] ; CLOCK_50   ;
; N/A   ; None         ; 5.188 ns   ; system0:u0|dm9000a_0:the_dm9000a_0|DM9000A_IF:the_DM9000A_IF|TMP_DATA[1]                                          ; ENET_DATA[1]  ; CLOCK_50   ;
; N/A   ; None         ; 5.150 ns   ; system0:u0|dm9000a_0:the_dm9000a_0|DM9000A_IF:the_DM9000A_IF|TMP_DATA[11]                                         ; ENET_DATA[11] ; CLOCK_50   ;
; N/A   ; None         ; 5.150 ns   ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|chg_flag   ; s_cen         ; CLOCK_50   ;
; N/A   ; None         ; 5.145 ns   ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|s_wen      ; s_wen         ; CLOCK_50   ;
; N/A   ; None         ; 5.135 ns   ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|s_oen      ; s_oen         ; CLOCK_50   ;
; N/A   ; None         ; 5.070 ns   ; system0:u0|sdram:the_sdram|m_bank[1]                                                                              ; DRAM_BA_1     ; CLOCK_50   ;
; N/A   ; None         ; 5.070 ns   ; system0:u0|sdram:the_sdram|m_bank[0]                                                                              ; DRAM_BA_0     ; CLOCK_50   ;
; N/A   ; None         ; 5.066 ns   ; system0:u0|sdram:the_sdram|m_cmd[0]                                                                               ; DRAM_WE_N     ; CLOCK_50   ;
; N/A   ; None         ; 5.066 ns   ; system0:u0|sdram:the_sdram|m_dqm[0]                                                                               ; DRAM_LDQM     ; CLOCK_50   ;
; N/A   ; None         ; 5.052 ns   ; system0:u0|sdram:the_sdram|m_data[14]                                                                             ; DRAM_DQ[14]   ; CLOCK_50   ;
; N/A   ; None         ; 5.052 ns   ; system0:u0|sdram:the_sdram|m_data[13]                                                                             ; DRAM_DQ[13]   ; CLOCK_50   ;
; N/A   ; None         ; 5.052 ns   ; system0:u0|sdram:the_sdram|m_cmd[3]                                                                               ; DRAM_CS_N     ; CLOCK_50   ;
; N/A   ; None         ; 5.050 ns   ; system0:u0|sdram:the_sdram|m_cmd[2]                                                                               ; DRAM_RAS_N    ; CLOCK_50   ;
; N/A   ; None         ; 5.050 ns   ; system0:u0|sdram:the_sdram|m_cmd[1]                                                                               ; DRAM_CAS_N    ; CLOCK_50   ;
; N/A   ; None         ; 5.049 ns   ; system0:u0|sdram:the_sdram|oe~_Duplicate_14                                                                       ; DRAM_DQ[14]   ; CLOCK_50   ;
; N/A   ; None         ; 5.049 ns   ; system0:u0|sdram:the_sdram|oe~_Duplicate_13                                                                       ; DRAM_DQ[13]   ; CLOCK_50   ;
; N/A   ; None         ; 5.047 ns   ; system0:u0|sdram:the_sdram|m_data[10]                                                                             ; DRAM_DQ[10]   ; CLOCK_50   ;
; N/A   ; None         ; 5.047 ns   ; system0:u0|sdram:the_sdram|m_data[9]                                                                              ; DRAM_DQ[9]    ; CLOCK_50   ;
; N/A   ; None         ; 5.047 ns   ; system0:u0|sdram:the_sdram|m_data[7]                                                                              ; DRAM_DQ[7]    ; CLOCK_50   ;
; N/A   ; None         ; 5.044 ns   ; system0:u0|sdram:the_sdram|oe~_Duplicate_10                                                                       ; DRAM_DQ[10]   ; CLOCK_50   ;
; N/A   ; None         ; 5.044 ns   ; system0:u0|sdram:the_sdram|oe~_Duplicate_9                                                                        ; DRAM_DQ[9]    ; CLOCK_50   ;
; N/A   ; None         ; 5.044 ns   ; system0:u0|sdram:the_sdram|oe~_Duplicate_7                                                                        ; DRAM_DQ[7]    ; CLOCK_50   ;
; N/A   ; None         ; 5.042 ns   ; system0:u0|sdram:the_sdram|m_data[12]                                                                             ; DRAM_DQ[12]   ; CLOCK_50   ;
; N/A   ; None         ; 5.042 ns   ; system0:u0|sdram:the_sdram|m_data[11]                                                                             ; DRAM_DQ[11]   ; CLOCK_50   ;
; N/A   ; None         ; 5.039 ns   ; system0:u0|sdram:the_sdram|oe~_Duplicate_12                                                                       ; DRAM_DQ[12]   ; CLOCK_50   ;
; N/A   ; None         ; 5.039 ns   ; system0:u0|sdram:the_sdram|oe~_Duplicate_11                                                                       ; DRAM_DQ[11]   ; CLOCK_50   ;
; N/A   ; None         ; 5.026 ns   ; system0:u0|sdram:the_sdram|m_data[15]                                                                             ; DRAM_DQ[15]   ; CLOCK_50   ;
; N/A   ; None         ; 5.026 ns   ; system0:u0|sdram:the_sdram|m_dqm[1]                                                                               ; DRAM_UDQM     ; CLOCK_50   ;
; N/A   ; None         ; 5.023 ns   ; system0:u0|sdram:the_sdram|m_data[1]                                                                              ; DRAM_DQ[1]    ; CLOCK_50   ;
; N/A   ; None         ; 5.023 ns   ; system0:u0|sdram:the_sdram|m_data[2]                                                                              ; DRAM_DQ[2]    ; CLOCK_50   ;
; N/A   ; None         ; 5.023 ns   ; system0:u0|sdram:the_sdram|oe~_Duplicate_15                                                                       ; DRAM_DQ[15]   ; CLOCK_50   ;
; N/A   ; None         ; 5.020 ns   ; system0:u0|sdram:the_sdram|oe~_Duplicate_1                                                                        ; DRAM_DQ[1]    ; CLOCK_50   ;
; N/A   ; None         ; 5.020 ns   ; system0:u0|sdram:the_sdram|oe~_Duplicate_2                                                                        ; DRAM_DQ[2]    ; CLOCK_50   ;
; N/A   ; None         ; 5.017 ns   ; system0:u0|sdram:the_sdram|m_data[8]                                                                              ; DRAM_DQ[8]    ; CLOCK_50   ;
; N/A   ; None         ; 5.014 ns   ; system0:u0|sdram:the_sdram|oe~_Duplicate_8                                                                        ; DRAM_DQ[8]    ; CLOCK_50   ;
; N/A   ; None         ; 5.013 ns   ; system0:u0|sdram:the_sdram|m_addr[10]                                                                             ; DRAM_ADDR[10] ; CLOCK_50   ;
; N/A   ; None         ; 5.012 ns   ; system0:u0|sdram:the_sdram|m_addr[4]                                                                              ; DRAM_ADDR[4]  ; CLOCK_50   ;
; N/A   ; None         ; 5.012 ns   ; system0:u0|sdram:the_sdram|m_addr[3]                                                                              ; DRAM_ADDR[3]  ; CLOCK_50   ;
; N/A   ; None         ; 5.011 ns   ; system0:u0|sdram:the_sdram|m_data[5]                                                                              ; DRAM_DQ[5]    ; CLOCK_50   ;
; N/A   ; None         ; 5.011 ns   ; system0:u0|sdram:the_sdram|m_data[4]                                                                              ; DRAM_DQ[4]    ; CLOCK_50   ;
; N/A   ; None         ; 5.011 ns   ; system0:u0|sdram:the_sdram|m_data[3]                                                                              ; DRAM_DQ[3]    ; CLOCK_50   ;
; N/A   ; None         ; 5.011 ns   ; system0:u0|sdram:the_sdram|m_data[6]                                                                              ; DRAM_DQ[6]    ; CLOCK_50   ;
; N/A   ; None         ; 5.008 ns   ; system0:u0|sdram:the_sdram|oe~_Duplicate_5                                                                        ; DRAM_DQ[5]    ; CLOCK_50   ;
; N/A   ; None         ; 5.008 ns   ; system0:u0|sdram:the_sdram|oe~_Duplicate_4                                                                        ; DRAM_DQ[4]    ; CLOCK_50   ;
; N/A   ; None         ; 5.008 ns   ; system0:u0|sdram:the_sdram|oe~_Duplicate_3                                                                        ; DRAM_DQ[3]    ; CLOCK_50   ;
; N/A   ; None         ; 5.008 ns   ; system0:u0|sdram:the_sdram|oe~_Duplicate_6                                                                        ; DRAM_DQ[6]    ; CLOCK_50   ;
; N/A   ; None         ; 5.003 ns   ; system0:u0|sdram:the_sdram|m_addr[9]                                                                              ; DRAM_ADDR[9]  ; CLOCK_50   ;
; N/A   ; None         ; 5.003 ns   ; system0:u0|sdram:the_sdram|m_addr[8]                                                                              ; DRAM_ADDR[8]  ; CLOCK_50   ;
; N/A   ; None         ; 5.002 ns   ; system0:u0|sdram:the_sdram|m_addr[2]                                                                              ; DRAM_ADDR[2]  ; CLOCK_50   ;
; N/A   ; None         ; 4.993 ns   ; system0:u0|sdram:the_sdram|m_data[0]                                                                              ; DRAM_DQ[0]    ; CLOCK_50   ;
; N/A   ; None         ; 4.993 ns   ; system0:u0|sdram:the_sdram|m_addr[11]                                                                             ; DRAM_ADDR[11] ; CLOCK_50   ;
; N/A   ; None         ; 4.992 ns   ; system0:u0|sdram:the_sdram|m_addr[1]                                                                              ; DRAM_ADDR[1]  ; CLOCK_50   ;
; N/A   ; None         ; 4.990 ns   ; system0:u0|sdram:the_sdram|oe                                                                                     ; DRAM_DQ[0]    ; CLOCK_50   ;
; N/A   ; None         ; 4.983 ns   ; system0:u0|sdram:the_sdram|m_addr[7]                                                                              ; DRAM_ADDR[7]  ; CLOCK_50   ;
; N/A   ; None         ; 4.982 ns   ; system0:u0|sdram:the_sdram|m_addr[6]                                                                              ; DRAM_ADDR[6]  ; CLOCK_50   ;
; N/A   ; None         ; 4.982 ns   ; system0:u0|sdram:the_sdram|m_addr[5]                                                                              ; DRAM_ADDR[5]  ; CLOCK_50   ;
; N/A   ; None         ; 4.982 ns   ; system0:u0|sdram:the_sdram|m_addr[0]                                                                              ; DRAM_ADDR[0]  ; CLOCK_50   ;
; N/A   ; None         ; 4.966 ns   ; system0:u0|dm9000a_0:the_dm9000a_0|DM9000A_IF:the_DM9000A_IF|TMP_DATA[7]                                          ; ENET_DATA[7]  ; CLOCK_50   ;
; N/A   ; None         ; 4.956 ns   ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|s_ddata[3] ; s_ddata[3]    ; CLOCK_50   ;
; N/A   ; None         ; 4.945 ns   ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|s_ddata[7] ; s_ddata[7]    ; CLOCK_50   ;
; N/A   ; None         ; 4.903 ns   ; system0:u0|dm9000a_0:the_dm9000a_0|DM9000A_IF:the_DM9000A_IF|TMP_DATA[8]                                          ; ENET_DATA[8]  ; CLOCK_50   ;
; N/A   ; None         ; 4.885 ns   ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|s_ddata[1] ; s_ddata[1]    ; CLOCK_50   ;
; N/A   ; None         ; 4.827 ns   ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|s_ddata[2] ; s_ddata[2]    ; CLOCK_50   ;
; N/A   ; None         ; 4.817 ns   ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|s_ddata[0] ; s_ddata[0]    ; CLOCK_50   ;
; N/A   ; None         ; 4.699 ns   ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|s_addr[8]  ; s_addr[8]     ; CLOCK_50   ;
; N/A   ; None         ; 4.690 ns   ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|s_addr[7]  ; s_addr[7]     ; CLOCK_50   ;
; N/A   ; None         ; 4.676 ns   ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|s_ddata[5] ; s_ddata[5]    ; CLOCK_50   ;
; N/A   ; None         ; 4.657 ns   ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|s_addr[5]  ; s_addr[5]     ; CLOCK_50   ;
; N/A   ; None         ; 4.646 ns   ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|s_addr[6]  ; s_addr[6]     ; CLOCK_50   ;
; N/A   ; None         ; 4.623 ns   ; system0:u0|dm9000a_0:the_dm9000a_0|DM9000A_IF:the_DM9000A_IF|TMP_DATA[5]                                          ; ENET_DATA[5]  ; CLOCK_50   ;
; N/A   ; None         ; 4.622 ns   ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|s_ddata[6] ; s_ddata[6]    ; CLOCK_50   ;
; N/A   ; None         ; 4.617 ns   ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|s_ddata[4] ; s_ddata[4]    ; CLOCK_50   ;
; N/A   ; None         ; 4.613 ns   ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|s_addr[9]  ; s_addr[9]     ; CLOCK_50   ;
; N/A   ; None         ; 4.581 ns   ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|s_addr[0]  ; s_addr[0]     ; CLOCK_50   ;
; N/A   ; None         ; 4.567 ns   ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|s_addr[1]  ; s_addr[1]     ; CLOCK_50   ;
; N/A   ; None         ; 4.326 ns   ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|s_addr[3]  ; s_addr[3]     ; CLOCK_50   ;
; N/A   ; None         ; 4.319 ns   ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|s_addr[2]  ; s_addr[2]     ; CLOCK_50   ;
; N/A   ; None         ; 4.302 ns   ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|s_addr[4]  ; s_addr[4]     ; CLOCK_50   ;
; N/A   ; None         ; 2.720 ns   ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk2                                                                      ; s_clk         ; CLOCK_50   ;
; N/A   ; None         ; -2.048 ns  ; SDRAM_PLL:PLL1|altpll:altpll_component|_clk0                                                                      ; DRAM_CLK      ; CLOCK_50   ;
+-------+--------------+------------+-------------------------------------------------------------------------------------------------------------------+---------------+------------+


+----------------------------------------------------------------------------------------------+
; tpd                                                                                          ;
+-------+-------------------+-----------------+--------------------------+---------------------+
; Slack ; Required P2P Time ; Actual P2P Time ; From                     ; To                  ;
+-------+-------------------+-----------------+--------------------------+---------------------+
; N/A   ; None              ; 2.612 ns        ; altera_internal_jtag~TDO ; altera_reserved_tdo ;
+-------+-------------------+-----------------+--------------------------+---------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; th                                                                                                                                                                                                                                                                                                      ;
+---------------+-------------+-----------+------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------+
; Minimum Slack ; Required th ; Actual th ; From                         ; To                                                                                                                                                                                              ; To Clock                     ;
+---------------+-------------+-----------+------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------+
; N/A           ; None        ; 2.042 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[2]                                                                                                                                         ; altera_internal_jtag~TCKUTAP ;
; N/A           ; None        ; 2.036 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[12]                                                                                                                                        ; altera_internal_jtag~TCKUTAP ;
; N/A           ; None        ; 2.036 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[14]                                                                                                                                        ; altera_internal_jtag~TCKUTAP ;
; N/A           ; None        ; 2.033 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[10]                                                                                                                                        ; altera_internal_jtag~TCKUTAP ;
; N/A           ; None        ; 1.908 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                                                         ; altera_internal_jtag~TCKUTAP ;
; N/A           ; None        ; 1.908 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                        ; altera_internal_jtag~TCKUTAP ;
; N/A           ; None        ; 1.908 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                                        ; altera_internal_jtag~TCKUTAP ;
; N/A           ; None        ; 1.906 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                         ; altera_internal_jtag~TCKUTAP ;
; N/A           ; None        ; 1.897 ns  ; altera_internal_jtag~TDIUTAP ; system0:u0|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|wdata[0]                                                                                                       ; altera_internal_jtag~TCKUTAP ;
; N/A           ; None        ; 1.897 ns  ; altera_internal_jtag~TDIUTAP ; system0:u0|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|write_stalled                                                                                                  ; altera_internal_jtag~TCKUTAP ;
; N/A           ; None        ; 1.859 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                         ; altera_internal_jtag~TCKUTAP ;
; N/A           ; None        ; 1.832 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[7]                                                                                                                                         ; altera_internal_jtag~TCKUTAP ;
; N/A           ; None        ; 1.797 ns  ; altera_internal_jtag~TDIUTAP ; system0:u0|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[37]           ; altera_internal_jtag~TCKUTAP ;
; N/A           ; None        ; 1.726 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                       ; altera_internal_jtag~TCKUTAP ;
; N/A           ; None        ; 1.726 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                       ; altera_internal_jtag~TCKUTAP ;
; N/A           ; None        ; 1.705 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                         ; altera_internal_jtag~TCKUTAP ;
; N/A           ; None        ; 1.705 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                                         ; altera_internal_jtag~TCKUTAP ;
; N/A           ; None        ; 1.689 ns  ; altera_internal_jtag~TDIUTAP ; sld_hub:sld_hub_inst|jtag_ir_reg[9]                                                                                                                                                             ; altera_internal_jtag~TCKUTAP ;
; N/A           ; None        ; 1.675 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                       ; altera_internal_jtag~TCKUTAP ;
; N/A           ; None        ; 1.666 ns  ; altera_internal_jtag~TDIUTAP ; system0:u0|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[35]           ; altera_internal_jtag~TCKUTAP ;
; N/A           ; None        ; 1.665 ns  ; altera_internal_jtag~TDIUTAP ; system0:u0|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[0]            ; altera_internal_jtag~TCKUTAP ;
; N/A           ; None        ; 1.655 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[5]                                                                                                                                         ; altera_internal_jtag~TCKUTAP ;
; N/A           ; None        ; 1.653 ns  ; altera_internal_jtag~TDIUTAP ; system0:u0|cpu:the_cpu|cpu_nios2_oci:the_cpu_nios2_oci|cpu_jtag_debug_module_wrapper:the_cpu_jtag_debug_module_wrapper|cpu_jtag_debug_module_tck:the_cpu_jtag_debug_module_tck|sr[15]           ; altera_internal_jtag~TCKUTAP ;
; N/A           ; None        ; 1.643 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[9]                                                                                                                                         ; altera_internal_jtag~TCKUTAP ;
; N/A           ; None        ; 1.632 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[15]                                                                                                                                        ; altera_internal_jtag~TCKUTAP ;
; N/A           ; None        ; 1.626 ns  ; altera_internal_jtag~TDIUTAP ; system0:u0|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|wdata[7]                                                                                                       ; altera_internal_jtag~TCKUTAP ;
; N/A           ; None        ; 1.473 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|node_ena[2]~reg0                                                                                                                                                           ; altera_internal_jtag~TCKUTAP ;
; N/A           ; None        ; 1.462 ns  ; altera_internal_jtag~TDIUTAP ; sld_hub:sld_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[3]                                                                                                                                         ; altera_internal_jtag~TCKUTAP ;
; N/A           ; None        ; 1.450 ns  ; altera_internal_jtag~TDIUTAP ; sld_hub:sld_hub_inst|tdo_bypass_reg                                                                                                                                                             ; altera_internal_jtag~TCKUTAP ;
; N/A           ; None        ; 1.446 ns  ; altera_internal_jtag~TDIUTAP ; sld_hub:sld_hub_inst|node_ena[1]~reg0                                                                                                                                                           ; altera_internal_jtag~TCKUTAP ;
; N/A           ; None        ; 1.441 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                                         ; altera_internal_jtag~TCKUTAP ;
; N/A           ; None        ; 1.419 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|reset_ena_reg                                                                                                                                                              ; altera_internal_jtag~TCKUTAP ;
; N/A           ; None        ; 1.401 ns  ; DRAM_DQ[15]                  ; system0:u0|sdram:the_sdram|za_data[15]                                                                                                                                                          ; CLOCK_50                     ;
; N/A           ; None        ; 1.392 ns  ; DRAM_DQ[8]                   ; system0:u0|sdram:the_sdram|za_data[8]                                                                                                                                                           ; CLOCK_50                     ;
; N/A           ; None        ; 1.388 ns  ; DRAM_DQ[0]                   ; system0:u0|sdram:the_sdram|za_data[0]                                                                                                                                                           ; CLOCK_50                     ;
; N/A           ; None        ; 1.386 ns  ; DRAM_DQ[5]                   ; system0:u0|sdram:the_sdram|za_data[5]                                                                                                                                                           ; CLOCK_50                     ;
; N/A           ; None        ; 1.386 ns  ; DRAM_DQ[4]                   ; system0:u0|sdram:the_sdram|za_data[4]                                                                                                                                                           ; CLOCK_50                     ;
; N/A           ; None        ; 1.386 ns  ; DRAM_DQ[3]                   ; system0:u0|sdram:the_sdram|za_data[3]                                                                                                                                                           ; CLOCK_50                     ;
; N/A           ; None        ; 1.386 ns  ; DRAM_DQ[6]                   ; system0:u0|sdram:the_sdram|za_data[6]                                                                                                                                                           ; CLOCK_50                     ;
; N/A           ; None        ; 1.377 ns  ; DRAM_DQ[12]                  ; system0:u0|sdram:the_sdram|za_data[12]                                                                                                                                                          ; CLOCK_50                     ;
; N/A           ; None        ; 1.377 ns  ; DRAM_DQ[11]                  ; system0:u0|sdram:the_sdram|za_data[11]                                                                                                                                                          ; CLOCK_50                     ;
; N/A           ; None        ; 1.367 ns  ; DRAM_DQ[14]                  ; system0:u0|sdram:the_sdram|za_data[14]                                                                                                                                                          ; CLOCK_50                     ;
; N/A           ; None        ; 1.367 ns  ; DRAM_DQ[13]                  ; system0:u0|sdram:the_sdram|za_data[13]                                                                                                                                                          ; CLOCK_50                     ;
; N/A           ; None        ; 1.362 ns  ; DRAM_DQ[10]                  ; system0:u0|sdram:the_sdram|za_data[10]                                                                                                                                                          ; CLOCK_50                     ;
; N/A           ; None        ; 1.362 ns  ; DRAM_DQ[9]                   ; system0:u0|sdram:the_sdram|za_data[9]                                                                                                                                                           ; CLOCK_50                     ;
; N/A           ; None        ; 1.362 ns  ; DRAM_DQ[7]                   ; system0:u0|sdram:the_sdram|za_data[7]                                                                                                                                                           ; CLOCK_50                     ;
; N/A           ; None        ; 1.358 ns  ; DRAM_DQ[1]                   ; system0:u0|sdram:the_sdram|za_data[1]                                                                                                                                                           ; CLOCK_50                     ;
; N/A           ; None        ; 1.358 ns  ; DRAM_DQ[2]                   ; system0:u0|sdram:the_sdram|za_data[2]                                                                                                                                                           ; CLOCK_50                     ;
; N/A           ; None        ; 1.343 ns  ; altera_internal_jtag~TDIUTAP ; system0:u0|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|state                                                                                                          ; altera_internal_jtag~TCKUTAP ;
; N/A           ; None        ; 1.198 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|node_ena[1]~reg0                                                                                                                                                           ; altera_internal_jtag~TCKUTAP ;
; N/A           ; None        ; 1.095 ns  ; altera_internal_jtag~TDIUTAP ; system0:u0|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|td_shift[0]                                                                                                    ; altera_internal_jtag~TCKUTAP ;
; N/A           ; None        ; 1.048 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|virtual_ir_scan_reg                                                                                                                                                        ; altera_internal_jtag~TCKUTAP ;
; N/A           ; None        ; 1.048 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|virtual_dr_scan_reg                                                                                                                                                        ; altera_internal_jtag~TCKUTAP ;
; N/A           ; None        ; 0.919 ns  ; altera_internal_jtag~TDIUTAP ; system0:u0|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|td_shift[10]                                                                                                   ; altera_internal_jtag~TCKUTAP ;
; N/A           ; None        ; 0.874 ns  ; altera_internal_jtag~TDIUTAP ; system0:u0|jtag_uart:the_jtag_uart|alt_jtag_atlantic:jtag_uart_alt_jtag_atlantic|count[9]                                                                                                       ; altera_internal_jtag~TCKUTAP ;
; N/A           ; None        ; 0.831 ns  ; altera_internal_jtag~TDIUTAP ; sld_hub:sld_hub_inst|node_ena[2]~reg0                                                                                                                                                           ; altera_internal_jtag~TCKUTAP ;
; N/A           ; None        ; 0.686 ns  ; altera_internal_jtag~TDIUTAP ; sld_hub:sld_hub_inst|irsr_reg[6]                                                                                                                                                                ; altera_internal_jtag~TCKUTAP ;
; N/A           ; None        ; 0.417 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|hub_mode_reg[0]                                                                                                                                                            ; altera_internal_jtag~TCKUTAP ;
; N/A           ; None        ; -0.135 ns ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|hub_mode_reg[1]                                                                                                                                                            ; altera_internal_jtag~TCKUTAP ;
; N/A           ; None        ; -0.736 ns ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|irf_reg[1][1]                                                                                                                                                              ; altera_internal_jtag~TCKUTAP ;
; N/A           ; None        ; -0.736 ns ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|irf_reg[1][0]                                                                                                                                                              ; altera_internal_jtag~TCKUTAP ;
; N/A           ; None        ; -0.736 ns ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|irf_reg[1][2]                                                                                                                                                              ; altera_internal_jtag~TCKUTAP ;
; N/A           ; None        ; -0.736 ns ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|irf_reg[1][3]                                                                                                                                                              ; altera_internal_jtag~TCKUTAP ;
; N/A           ; None        ; -0.736 ns ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|irf_reg[1][4]                                                                                                                                                              ; altera_internal_jtag~TCKUTAP ;
; N/A           ; None        ; -0.744 ns ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|irf_reg[2][0]                                                                                                                                                              ; altera_internal_jtag~TCKUTAP ;
; N/A           ; None        ; -0.744 ns ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|irf_reg[2][1]                                                                                                                                                              ; altera_internal_jtag~TCKUTAP ;
; N/A           ; None        ; -0.744 ns ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|irf_reg[2][2]                                                                                                                                                              ; altera_internal_jtag~TCKUTAP ;
; N/A           ; None        ; -0.744 ns ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|irf_reg[2][3]                                                                                                                                                              ; altera_internal_jtag~TCKUTAP ;
; N/A           ; None        ; -0.744 ns ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|irf_reg[2][4]                                                                                                                                                              ; altera_internal_jtag~TCKUTAP ;
; N/A           ; None        ; -0.824 ns ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|shadow_irf_reg[2][0]                                                                                                                                                       ; altera_internal_jtag~TCKUTAP ;
; N/A           ; None        ; -0.824 ns ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|shadow_irf_reg[2][1]                                                                                                                                                       ; altera_internal_jtag~TCKUTAP ;
; N/A           ; None        ; -0.824 ns ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|shadow_irf_reg[2][2]                                                                                                                                                       ; altera_internal_jtag~TCKUTAP ;
; N/A           ; None        ; -0.824 ns ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|shadow_irf_reg[2][3]                                                                                                                                                       ; altera_internal_jtag~TCKUTAP ;
; N/A           ; None        ; -0.824 ns ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|shadow_irf_reg[2][4]                                                                                                                                                       ; altera_internal_jtag~TCKUTAP ;
; N/A           ; None        ; -1.132 ns ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|shadow_irf_reg[1][1]                                                                                                                                                       ; altera_internal_jtag~TCKUTAP ;
; N/A           ; None        ; -1.132 ns ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|shadow_irf_reg[1][0]                                                                                                                                                       ; altera_internal_jtag~TCKUTAP ;
; N/A           ; None        ; -1.132 ns ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|shadow_irf_reg[1][2]                                                                                                                                                       ; altera_internal_jtag~TCKUTAP ;
; N/A           ; None        ; -1.132 ns ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|shadow_irf_reg[1][3]                                                                                                                                                       ; altera_internal_jtag~TCKUTAP ;
; N/A           ; None        ; -1.132 ns ; altera_internal_jtag~TMSUTAP ; sld_hub:sld_hub_inst|shadow_irf_reg[1][4]                                                                                                                                                       ; altera_internal_jtag~TCKUTAP ;
; N/A           ; None        ; -5.628 ns ; s_qdata[4]                   ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|altsyncram:inner_reg_rtl_0|altsyncram_aek1:auto_generated|ram_block1a3~porta_datain_reg1 ; CLOCK_50                     ;
; N/A           ; None        ; -5.656 ns ; s_qdata[0]                   ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|altsyncram:inner_reg_rtl_0|altsyncram_aek1:auto_generated|ram_block1a0~porta_datain_reg0 ; CLOCK_50                     ;
; N/A           ; None        ; -5.663 ns ; s_qdata[6]                   ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|altsyncram:inner_reg_rtl_0|altsyncram_aek1:auto_generated|ram_block1a3~porta_datain_reg3 ; CLOCK_50                     ;
; N/A           ; None        ; -5.811 ns ; s_qdata[4]                   ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|inner_reg_0_bypass[25]                                                                   ; CLOCK_50                     ;
; N/A           ; None        ; -5.825 ns ; s_qdata[7]                   ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|altsyncram:inner_reg_rtl_0|altsyncram_aek1:auto_generated|ram_block1a0~porta_datain_reg3 ; CLOCK_50                     ;
; N/A           ; None        ; -5.844 ns ; s_qdata[4]                   ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|outp_data[4]                                                                             ; CLOCK_50                     ;
; N/A           ; None        ; -5.852 ns ; s_qdata[5]                   ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|altsyncram:inner_reg_rtl_0|altsyncram_aek1:auto_generated|ram_block1a3~porta_datain_reg2 ; CLOCK_50                     ;
; N/A           ; None        ; -5.876 ns ; s_qdata[6]                   ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|inner_reg_0_bypass[27]                                                                   ; CLOCK_50                     ;
; N/A           ; None        ; -5.913 ns ; s_qdata[6]                   ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|outp_data[6]                                                                             ; CLOCK_50                     ;
; N/A           ; None        ; -5.951 ns ; s_qdata[2]                   ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|altsyncram:inner_reg_rtl_0|altsyncram_aek1:auto_generated|ram_block1a0~porta_datain_reg2 ; CLOCK_50                     ;
; N/A           ; None        ; -5.970 ns ; s_qdata[3]                   ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|altsyncram:inner_reg_rtl_0|altsyncram_aek1:auto_generated|ram_block1a3~porta_datain_reg0 ; CLOCK_50                     ;
; N/A           ; None        ; -6.019 ns ; s_qdata[7]                   ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|inner_reg_0_bypass[28]                                                                   ; CLOCK_50                     ;
; N/A           ; None        ; -6.040 ns ; s_qdata[0]                   ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|inner_reg_0_bypass[21]                                                                   ; CLOCK_50                     ;
; N/A           ; None        ; -6.054 ns ; s_qdata[7]                   ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|outp_data[7]                                                                             ; CLOCK_50                     ;
; N/A           ; None        ; -6.076 ns ; s_qdata[0]                   ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|outp_data[0]                                                                             ; CLOCK_50                     ;
; N/A           ; None        ; -6.138 ns ; s_qdata[2]                   ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|inner_reg_0_bypass[23]                                                                   ; CLOCK_50                     ;
; N/A           ; None        ; -6.143 ns ; s_qdata[1]                   ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|inner_reg_0_bypass[22]                                                                   ; CLOCK_50                     ;
; N/A           ; None        ; -6.145 ns ; s_qdata[3]                   ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|inner_reg_0_bypass[24]                                                                   ; CLOCK_50                     ;
; N/A           ; None        ; -6.178 ns ; s_qdata[2]                   ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|outp_data[2]                                                                             ; CLOCK_50                     ;
; N/A           ; None        ; -6.179 ns ; s_qdata[1]                   ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|outp_data[1]                                                                             ; CLOCK_50                     ;
; N/A           ; None        ; -6.180 ns ; s_qdata[3]                   ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|outp_data[3]                                                                             ; CLOCK_50                     ;
; N/A           ; None        ; -6.209 ns ; s_qdata[1]                   ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|altsyncram:inner_reg_rtl_0|altsyncram_aek1:auto_generated|ram_block1a0~porta_datain_reg1 ; CLOCK_50                     ;
; N/A           ; None        ; -6.257 ns ; ENET_DATA[6]                 ; system0:u0|dm9000a_0:the_dm9000a_0|DM9000A_IF:the_DM9000A_IF|oDATA[6]                                                                                                                           ; CLOCK_50                     ;
; N/A           ; None        ; -6.308 ns ; s_qdata[5]                   ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|inner_reg_0_bypass[26]                                                                   ; CLOCK_50                     ;
; N/A           ; None        ; -6.335 ns ; ENET_DATA[7]                 ; system0:u0|dm9000a_0:the_dm9000a_0|DM9000A_IF:the_DM9000A_IF|oDATA[7]                                                                                                                           ; CLOCK_50                     ;
; N/A           ; None        ; -6.343 ns ; s_qdata[5]                   ; system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|outp_data[5]                                                                             ; CLOCK_50                     ;
; N/A           ; None        ; -6.465 ns ; ENET_DATA[13]                ; system0:u0|dm9000a_0:the_dm9000a_0|DM9000A_IF:the_DM9000A_IF|oDATA[13]                                                                                                                          ; CLOCK_50                     ;
; N/A           ; None        ; -6.469 ns ; ENET_DATA[5]                 ; system0:u0|dm9000a_0:the_dm9000a_0|DM9000A_IF:the_DM9000A_IF|oDATA[5]                                                                                                                           ; CLOCK_50                     ;
; N/A           ; None        ; -6.494 ns ; ENET_DATA[4]                 ; system0:u0|dm9000a_0:the_dm9000a_0|DM9000A_IF:the_DM9000A_IF|oDATA[4]                                                                                                                           ; CLOCK_50                     ;
; N/A           ; None        ; -6.499 ns ; ENET_DATA[12]                ; system0:u0|dm9000a_0:the_dm9000a_0|DM9000A_IF:the_DM9000A_IF|oDATA[12]                                                                                                                          ; CLOCK_50                     ;
; N/A           ; None        ; -6.620 ns ; ENET_DATA[3]                 ; system0:u0|dm9000a_0:the_dm9000a_0|DM9000A_IF:the_DM9000A_IF|oDATA[3]                                                                                                                           ; CLOCK_50                     ;
; N/A           ; None        ; -6.651 ns ; ENET_DATA[10]                ; system0:u0|dm9000a_0:the_dm9000a_0|DM9000A_IF:the_DM9000A_IF|oDATA[10]                                                                                                                          ; CLOCK_50                     ;
; N/A           ; None        ; -6.666 ns ; ENET_DATA[8]                 ; system0:u0|dm9000a_0:the_dm9000a_0|DM9000A_IF:the_DM9000A_IF|oDATA[8]                                                                                                                           ; CLOCK_50                     ;
; N/A           ; None        ; -6.674 ns ; ENET_INT                     ; system0:u0|dm9000a_0:the_dm9000a_0|DM9000A_IF:the_DM9000A_IF|oINT                                                                                                                               ; CLOCK_50                     ;
; N/A           ; None        ; -6.711 ns ; ENET_DATA[14]                ; system0:u0|dm9000a_0:the_dm9000a_0|DM9000A_IF:the_DM9000A_IF|oDATA[14]                                                                                                                          ; CLOCK_50                     ;
; N/A           ; None        ; -6.757 ns ; ENET_DATA[11]                ; system0:u0|dm9000a_0:the_dm9000a_0|DM9000A_IF:the_DM9000A_IF|oDATA[11]                                                                                                                          ; CLOCK_50                     ;
; N/A           ; None        ; -6.773 ns ; ENET_DATA[0]                 ; system0:u0|dm9000a_0:the_dm9000a_0|DM9000A_IF:the_DM9000A_IF|oDATA[0]                                                                                                                           ; CLOCK_50                     ;
; N/A           ; None        ; -6.832 ns ; ENET_DATA[15]                ; system0:u0|dm9000a_0:the_dm9000a_0|DM9000A_IF:the_DM9000A_IF|oDATA[15]                                                                                                                          ; CLOCK_50                     ;
; N/A           ; None        ; -6.862 ns ; ENET_DATA[2]                 ; system0:u0|dm9000a_0:the_dm9000a_0|DM9000A_IF:the_DM9000A_IF|oDATA[2]                                                                                                                           ; CLOCK_50                     ;
; N/A           ; None        ; -6.866 ns ; ENET_DATA[1]                 ; system0:u0|dm9000a_0:the_dm9000a_0|DM9000A_IF:the_DM9000A_IF|oDATA[1]                                                                                                                           ; CLOCK_50                     ;
; N/A           ; None        ; -6.899 ns ; ENET_DATA[9]                 ; system0:u0|dm9000a_0:the_dm9000a_0|DM9000A_IF:the_DM9000A_IF|oDATA[9]                                                                                                                           ; CLOCK_50                     ;
+---------------+-------------+-----------+------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Ignored Timing Assignments                                                                                                                                                         ;
+-----------------+---------+----------------------------+------------+---------------------------------------------+----------------------------------------------------------------+
; Option          ; Setting ; From                       ; To         ; Entity Name                                 ; Help                                                           ;
+-----------------+---------+----------------------------+------------+---------------------------------------------+----------------------------------------------------------------+
; Cut Timing Path ; On      ; slave_address_d1[0]        ; *          ; system0_clock_0                             ; Node named slave_address_d1[0] removed during synthesis        ;
; Cut Timing Path ; On      ; slave_nativeaddress_d1[0]  ; *          ; system0_clock_0                             ; Node named slave_nativeaddress_d1[0] removed during synthesis  ;
; Cut Timing Path ; On      ; slave_nativeaddress_d1[10] ; *          ; system0_clock_0                             ; Node named slave_nativeaddress_d1[10] removed during synthesis ;
; Cut Timing Path ; On      ; slave_nativeaddress_d1[11] ; *          ; system0_clock_0                             ; Node named slave_nativeaddress_d1[11] removed during synthesis ;
; Cut Timing Path ; On      ; slave_nativeaddress_d1[12] ; *          ; system0_clock_0                             ; Node named slave_nativeaddress_d1[12] removed during synthesis ;
; Cut Timing Path ; On      ; slave_nativeaddress_d1[13] ; *          ; system0_clock_0                             ; Node named slave_nativeaddress_d1[13] removed during synthesis ;
; Cut Timing Path ; On      ; slave_nativeaddress_d1[14] ; *          ; system0_clock_0                             ; Node named slave_nativeaddress_d1[14] removed during synthesis ;
; Cut Timing Path ; On      ; slave_nativeaddress_d1[15] ; *          ; system0_clock_0                             ; Node named slave_nativeaddress_d1[15] removed during synthesis ;
; Cut Timing Path ; On      ; slave_nativeaddress_d1[16] ; *          ; system0_clock_0                             ; Node named slave_nativeaddress_d1[16] removed during synthesis ;
; Cut Timing Path ; On      ; slave_nativeaddress_d1[17] ; *          ; system0_clock_0                             ; Node named slave_nativeaddress_d1[17] removed during synthesis ;
; Cut Timing Path ; On      ; slave_nativeaddress_d1[18] ; *          ; system0_clock_0                             ; Node named slave_nativeaddress_d1[18] removed during synthesis ;
; Cut Timing Path ; On      ; slave_nativeaddress_d1[19] ; *          ; system0_clock_0                             ; Node named slave_nativeaddress_d1[19] removed during synthesis ;
; Cut Timing Path ; On      ; slave_nativeaddress_d1[1]  ; *          ; system0_clock_0                             ; Node named slave_nativeaddress_d1[1] removed during synthesis  ;
; Cut Timing Path ; On      ; slave_nativeaddress_d1[20] ; *          ; system0_clock_0                             ; Node named slave_nativeaddress_d1[20] removed during synthesis ;
; Cut Timing Path ; On      ; slave_nativeaddress_d1[21] ; *          ; system0_clock_0                             ; Node named slave_nativeaddress_d1[21] removed during synthesis ;
; Cut Timing Path ; On      ; slave_nativeaddress_d1[2]  ; *          ; system0_clock_0                             ; Node named slave_nativeaddress_d1[2] removed during synthesis  ;
; Cut Timing Path ; On      ; slave_nativeaddress_d1[3]  ; *          ; system0_clock_0                             ; Node named slave_nativeaddress_d1[3] removed during synthesis  ;
; Cut Timing Path ; On      ; slave_nativeaddress_d1[4]  ; *          ; system0_clock_0                             ; Node named slave_nativeaddress_d1[4] removed during synthesis  ;
; Cut Timing Path ; On      ; slave_nativeaddress_d1[5]  ; *          ; system0_clock_0                             ; Node named slave_nativeaddress_d1[5] removed during synthesis  ;
; Cut Timing Path ; On      ; slave_nativeaddress_d1[6]  ; *          ; system0_clock_0                             ; Node named slave_nativeaddress_d1[6] removed during synthesis  ;
; Cut Timing Path ; On      ; slave_nativeaddress_d1[7]  ; *          ; system0_clock_0                             ; Node named slave_nativeaddress_d1[7] removed during synthesis  ;
; Cut Timing Path ; On      ; slave_nativeaddress_d1[8]  ; *          ; system0_clock_0                             ; Node named slave_nativeaddress_d1[8] removed during synthesis  ;
; Cut Timing Path ; On      ; slave_nativeaddress_d1[9]  ; *          ; system0_clock_0                             ; Node named slave_nativeaddress_d1[9] removed during synthesis  ;
; Cut Timing Path ; On      ; data_in_d1                 ; *          ; system0_clock_0_bit_pipe                    ; Node named data_in_d1 removed during synthesis                 ;
; Cut Timing Path ; On      ; slave_address_d1[0]        ; *          ; system0_clock_1                             ; Node named slave_address_d1[0] removed during synthesis        ;
; Cut Timing Path ; On      ; slave_nativeaddress_d1[0]  ; *          ; system0_clock_1                             ; Node named slave_nativeaddress_d1[0] removed during synthesis  ;
; Cut Timing Path ; On      ; slave_nativeaddress_d1[10] ; *          ; system0_clock_1                             ; Node named slave_nativeaddress_d1[10] removed during synthesis ;
; Cut Timing Path ; On      ; slave_nativeaddress_d1[11] ; *          ; system0_clock_1                             ; Node named slave_nativeaddress_d1[11] removed during synthesis ;
; Cut Timing Path ; On      ; slave_nativeaddress_d1[12] ; *          ; system0_clock_1                             ; Node named slave_nativeaddress_d1[12] removed during synthesis ;
; Cut Timing Path ; On      ; slave_nativeaddress_d1[13] ; *          ; system0_clock_1                             ; Node named slave_nativeaddress_d1[13] removed during synthesis ;
; Cut Timing Path ; On      ; slave_nativeaddress_d1[14] ; *          ; system0_clock_1                             ; Node named slave_nativeaddress_d1[14] removed during synthesis ;
; Cut Timing Path ; On      ; slave_nativeaddress_d1[15] ; *          ; system0_clock_1                             ; Node named slave_nativeaddress_d1[15] removed during synthesis ;
; Cut Timing Path ; On      ; slave_nativeaddress_d1[16] ; *          ; system0_clock_1                             ; Node named slave_nativeaddress_d1[16] removed during synthesis ;
; Cut Timing Path ; On      ; slave_nativeaddress_d1[17] ; *          ; system0_clock_1                             ; Node named slave_nativeaddress_d1[17] removed during synthesis ;
; Cut Timing Path ; On      ; slave_nativeaddress_d1[18] ; *          ; system0_clock_1                             ; Node named slave_nativeaddress_d1[18] removed during synthesis ;
; Cut Timing Path ; On      ; slave_nativeaddress_d1[19] ; *          ; system0_clock_1                             ; Node named slave_nativeaddress_d1[19] removed during synthesis ;
; Cut Timing Path ; On      ; slave_nativeaddress_d1[1]  ; *          ; system0_clock_1                             ; Node named slave_nativeaddress_d1[1] removed during synthesis  ;
; Cut Timing Path ; On      ; slave_nativeaddress_d1[20] ; *          ; system0_clock_1                             ; Node named slave_nativeaddress_d1[20] removed during synthesis ;
; Cut Timing Path ; On      ; slave_nativeaddress_d1[21] ; *          ; system0_clock_1                             ; Node named slave_nativeaddress_d1[21] removed during synthesis ;
; Cut Timing Path ; On      ; slave_nativeaddress_d1[2]  ; *          ; system0_clock_1                             ; Node named slave_nativeaddress_d1[2] removed during synthesis  ;
; Cut Timing Path ; On      ; slave_nativeaddress_d1[3]  ; *          ; system0_clock_1                             ; Node named slave_nativeaddress_d1[3] removed during synthesis  ;
; Cut Timing Path ; On      ; slave_nativeaddress_d1[4]  ; *          ; system0_clock_1                             ; Node named slave_nativeaddress_d1[4] removed during synthesis  ;
; Cut Timing Path ; On      ; slave_nativeaddress_d1[5]  ; *          ; system0_clock_1                             ; Node named slave_nativeaddress_d1[5] removed during synthesis  ;
; Cut Timing Path ; On      ; slave_nativeaddress_d1[6]  ; *          ; system0_clock_1                             ; Node named slave_nativeaddress_d1[6] removed during synthesis  ;
; Cut Timing Path ; On      ; slave_nativeaddress_d1[7]  ; *          ; system0_clock_1                             ; Node named slave_nativeaddress_d1[7] removed during synthesis  ;
; Cut Timing Path ; On      ; slave_nativeaddress_d1[8]  ; *          ; system0_clock_1                             ; Node named slave_nativeaddress_d1[8] removed during synthesis  ;
; Cut Timing Path ; On      ; slave_nativeaddress_d1[9]  ; *          ; system0_clock_1                             ; Node named slave_nativeaddress_d1[9] removed during synthesis  ;
; Cut Timing Path ; On      ; data_in_d1                 ; *          ; system0_clock_1_bit_pipe                    ; Node named data_in_d1 removed during synthesis                 ;
; Cut Timing Path ; On      ; *                          ; data_in_d1 ; system0_reset_clk_cpu_domain_synch_module   ; No timing path applicable to specified source and destination  ;
; Cut Timing Path ; On      ; *                          ; data_in_d1 ; system0_reset_clk_sdram_domain_synch_module ; No timing path applicable to specified source and destination  ;
+-----------------+---------+----------------------------+------------+---------------------------------------------+----------------------------------------------------------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.0 Build 132 02/25/2009 SJ Full Version
    Info: Processing started: Wed Apr 10 21:10:36 2019
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off SRAM_TEST -c SRAM_TEST --timing_analysis_only
Info: Parallel compilation is enabled and will use 4 of the 4 processors detected
Warning: Timing Analysis is analyzing one or more combinational loops as latches
    Warning: Node "system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|readdata[8]" is a latch
    Warning: Node "system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|readdata[9]" is a latch
    Warning: Node "system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|readdata[10]" is a latch
    Warning: Node "system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|readdata[11]" is a latch
    Warning: Node "system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|readdata[13]" is a latch
    Warning: Node "system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|readdata[14]" is a latch
    Warning: Node "system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|readdata[15]" is a latch
    Warning: Node "system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|readdata[17]" is a latch
    Warning: Node "system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|readdata[21]" is a latch
    Warning: Node "system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|readdata[22]" is a latch
    Warning: Node "system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|readdata[23]" is a latch
    Warning: Node "system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|readdata[25]" is a latch
    Warning: Node "system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|readdata[26]" is a latch
    Warning: Node "system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|readdata[1]" is a latch
    Warning: Node "system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|readdata[0]" is a latch
    Warning: Node "system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|readdata[2]" is a latch
    Warning: Node "system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|readdata[3]" is a latch
    Warning: Node "system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|readdata[4]" is a latch
    Warning: Node "system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|readdata[5]" is a latch
    Warning: Node "system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|readdata[6]" is a latch
    Warning: Node "system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|readdata[7]" is a latch
    Warning: Node "system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|readdata[12]" is a latch
    Warning: Node "system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|readdata[16]" is a latch
    Warning: Node "system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|readdata[18]" is a latch
    Warning: Node "system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|readdata[19]" is a latch
    Warning: Node "system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|readdata[20]" is a latch
    Warning: Node "system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|readdata[24]" is a latch
    Warning: Node "system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|readdata[27]" is a latch
    Warning: Node "system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|readdata[28]" is a latch
    Warning: Node "system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|readdata[29]" is a latch
    Warning: Node "system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|readdata[30]" is a latch
    Warning: Node "system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|readdata[31]" is a latch
Warning: Clock latency analysis for PLL offsets is supported for the current device family, but is not enabled
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "altera_internal_jtag~TCKUTAP" is an undefined clock
Warning: Found 31 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew
    Info: Detected gated clock "system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|always1~1" as buffer
    Info: Detected ripple clock "system0:u0|cpu:the_cpu|A_mem_baddr[21]" as buffer
    Info: Detected ripple clock "system0:u0|cpu:the_cpu|A_mem_baddr[23]" as buffer
    Info: Detected ripple clock "system0:u0|cpu:the_cpu|A_mem_baddr[22]" as buffer
    Info: Detected ripple clock "system0:u0|cpu:the_cpu|A_mem_baddr[20]" as buffer
    Info: Detected ripple clock "system0:u0|cpu:the_cpu|A_mem_baddr[18]" as buffer
    Info: Detected ripple clock "system0:u0|cpu:the_cpu|A_mem_baddr[19]" as buffer
    Info: Detected ripple clock "system0:u0|cpu:the_cpu|A_mem_baddr[16]" as buffer
    Info: Detected ripple clock "system0:u0|cpu:the_cpu|A_mem_baddr[17]" as buffer
    Info: Detected ripple clock "system0:u0|cpu:the_cpu|A_mem_baddr[13]" as buffer
    Info: Detected ripple clock "system0:u0|cpu:the_cpu|A_mem_baddr[14]" as buffer
    Info: Detected gated clock "system0:u0|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module|cpu_data_master_requests_cpu_jtag_debug_module~2" as buffer
    Info: Detected ripple clock "system0:u0|cpu:the_cpu|A_mem_baddr[15]" as buffer
    Info: Detected gated clock "system0:u0|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module|cpu_data_master_requests_cpu_jtag_debug_module~3" as buffer
    Info: Detected gated clock "system0:u0|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module|cpu_data_master_requests_cpu_jtag_debug_module~4" as buffer
    Info: Detected ripple clock "system0:u0|cpu:the_cpu|A_mem_baddr[11]" as buffer
    Info: Detected ripple clock "system0:u0|cpu:the_cpu|A_mem_baddr[9]" as buffer
    Info: Detected ripple clock "system0:u0|cpu:the_cpu|A_mem_baddr[12]" as buffer
    Info: Detected ripple clock "system0:u0|cpu:the_cpu|A_mem_baddr[10]" as buffer
    Info: Detected gated clock "system0:u0|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module|cpu_data_master_requests_cpu_jtag_debug_module~5" as buffer
    Info: Detected ripple clock "system0:u0|cpu:the_cpu|A_mem_baddr[8]" as buffer
    Info: Detected ripple clock "system0:u0|cpu:the_cpu|A_mem_baddr[7]" as buffer
    Info: Detected gated clock "system0:u0|sysid_control_slave_arbitrator:the_sysid_control_slave|cpu_data_master_granted_sysid_control_slave~0" as buffer
    Info: Detected ripple clock "system0:u0|cpu:the_cpu|d_read" as buffer
    Info: Detected gated clock "system0:u0|sysid_control_slave_arbitrator:the_sysid_control_slave|cpu_data_master_granted_sysid_control_slave~2" as buffer
    Info: Detected ripple clock "system0:u0|cpu:the_cpu|A_mem_baddr[6]" as buffer
    Info: Detected gated clock "system0:u0|jtag_uart:the_jtag_uart|av_waitrequest~0" as buffer
    Info: Detected ripple clock "system0:u0|cpu:the_cpu|A_mem_baddr[5]" as buffer
    Info: Detected gated clock "system0:u0|avalon_wrapper_0_avalon_slave_0_arbitrator:the_avalon_wrapper_0_avalon_slave_0|cpu_data_master_requests_avalon_wrapper_0_avalon_slave_0" as buffer
    Info: Detected ripple clock "system0:u0|cpu:the_cpu|d_write" as buffer
    Info: Detected ripple clock "system0:u0|cpu_data_master_arbitrator:the_cpu_data_master|cpu_data_master_waitrequest" as buffer
Info: Found timing assignments -- calculating delays
Info: No valid register-to-register data paths exist for clock "SDRAM_PLL:PLL1|altpll:altpll_component|_clk0"
Info: Slack time is -3.609 ns for clock "SDRAM_PLL:PLL1|altpll:altpll_component|_clk1" between source register "system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|readdata[16]" and destination register "system0:u0|cpu:the_cpu|A_slow_inst_result[16]"
    Info: Fmax is 58.08 MHz (period= 17.218 ns)
    Info: + Largest register to register requirement is -1.666 ns
        Info: + Setup relationship between source and destination is 5.000 ns
            Info: + Latch edge is 7.642 ns
                Info: Clock period of Destination clock "SDRAM_PLL:PLL1|altpll:altpll_component|_clk1" is 10.000 ns with  offset of -2.358 ns and duty cycle of 50
                Info: Multicycle Setup factor for Destination register is 1
            Info: - Launch edge is 2.642 ns
                Info: Clock period of Source clock "SDRAM_PLL:PLL1|altpll:altpll_component|_clk1" is 10.000 ns with inverted offset of 2.642 ns and duty cycle of 50
                Info: Multicycle Setup factor for Source register is 1
        Info: + Largest clock skew is -6.702 ns
            Info: + Shortest clock path from clock "SDRAM_PLL:PLL1|altpll:altpll_component|_clk1" to destination register is 2.638 ns
                Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'SDRAM_PLL:PLL1|altpll:altpll_component|_clk1'
                Info: 2: + IC(1.091 ns) + CELL(0.000 ns) = 1.091 ns; Loc. = CLKCTRL_G3; Fanout = 2648; COMB Node = 'SDRAM_PLL:PLL1|altpll:altpll_component|_clk1~clkctrl'
                Info: 3: + IC(1.010 ns) + CELL(0.537 ns) = 2.638 ns; Loc. = LCFF_X33_Y16_N3; Fanout = 1; REG Node = 'system0:u0|cpu:the_cpu|A_slow_inst_result[16]'
                Info: Total cell delay = 0.537 ns ( 20.36 % )
                Info: Total interconnect delay = 2.101 ns ( 79.64 % )
            Info: - Longest clock path from clock "SDRAM_PLL:PLL1|altpll:altpll_component|_clk1" to source register is 9.340 ns
                Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'SDRAM_PLL:PLL1|altpll:altpll_component|_clk1'
                Info: 2: + IC(1.091 ns) + CELL(0.000 ns) = 1.091 ns; Loc. = CLKCTRL_G3; Fanout = 2648; COMB Node = 'SDRAM_PLL:PLL1|altpll:altpll_component|_clk1~clkctrl'
                Info: 3: + IC(1.043 ns) + CELL(0.787 ns) = 2.921 ns; Loc. = LCFF_X31_Y19_N1; Fanout = 2; REG Node = 'system0:u0|cpu:the_cpu|A_mem_baddr[14]'
                Info: 4: + IC(0.322 ns) + CELL(0.378 ns) = 3.621 ns; Loc. = LCCOMB_X31_Y19_N4; Fanout = 1; COMB Node = 'system0:u0|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module|cpu_data_master_requests_cpu_jtag_debug_module~4'
                Info: 5: + IC(0.453 ns) + CELL(0.406 ns) = 4.480 ns; Loc. = LCCOMB_X30_Y19_N30; Fanout = 12; COMB Node = 'system0:u0|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module|cpu_data_master_requests_cpu_jtag_debug_module~5'
                Info: 6: + IC(0.259 ns) + CELL(0.150 ns) = 4.889 ns; Loc. = LCCOMB_X30_Y19_N4; Fanout = 1; COMB Node = 'system0:u0|sysid_control_slave_arbitrator:the_sysid_control_slave|cpu_data_master_granted_sysid_control_slave~2'
                Info: 7: + IC(0.429 ns) + CELL(0.150 ns) = 5.468 ns; Loc. = LCCOMB_X29_Y19_N18; Fanout = 36; COMB Node = 'system0:u0|avalon_wrapper_0_avalon_slave_0_arbitrator:the_avalon_wrapper_0_avalon_slave_0|cpu_data_master_requests_avalon_wrapper_0_avalon_slave_0'
                Info: 8: + IC(0.742 ns) + CELL(0.150 ns) = 6.360 ns; Loc. = LCCOMB_X30_Y18_N4; Fanout = 1; COMB Node = 'system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|always1~1'
                Info: 9: + IC(1.481 ns) + CELL(0.000 ns) = 7.841 ns; Loc. = CLKCTRL_G14; Fanout = 32; COMB Node = 'system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|always1~1clkctrl'
                Info: 10: + IC(1.349 ns) + CELL(0.150 ns) = 9.340 ns; Loc. = LCCOMB_X33_Y16_N6; Fanout = 1; REG Node = 'system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|readdata[16]'
                Info: Total cell delay = 2.171 ns ( 23.24 % )
                Info: Total interconnect delay = 7.169 ns ( 76.76 % )
        Info: - Micro clock to output delay of source is 0.000 ns
        Info: - Micro setup delay of destination is -0.036 ns
    Info: - Longest register to register delay is 1.943 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X33_Y16_N6; Fanout = 1; REG Node = 'system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|readdata[16]'
        Info: 2: + IC(0.252 ns) + CELL(0.149 ns) = 0.401 ns; Loc. = LCCOMB_X33_Y16_N30; Fanout = 1; COMB Node = 'system0:u0|cpu_data_master_arbitrator:the_cpu_data_master|cpu_data_master_readdata~16'
        Info: 3: + IC(0.251 ns) + CELL(0.150 ns) = 0.802 ns; Loc. = LCCOMB_X33_Y16_N24; Fanout = 1; COMB Node = 'system0:u0|cpu_data_master_arbitrator:the_cpu_data_master|cpu_data_master_readdata[16]~424'
        Info: 4: + IC(0.252 ns) + CELL(0.275 ns) = 1.329 ns; Loc. = LCCOMB_X33_Y16_N14; Fanout = 2; COMB Node = 'system0:u0|cpu_data_master_arbitrator:the_cpu_data_master|cpu_data_master_readdata[16]~425'
        Info: 5: + IC(0.248 ns) + CELL(0.366 ns) = 1.943 ns; Loc. = LCFF_X33_Y16_N3; Fanout = 1; REG Node = 'system0:u0|cpu:the_cpu|A_slow_inst_result[16]'
        Info: Total cell delay = 0.940 ns ( 48.38 % )
        Info: Total interconnect delay = 1.003 ns ( 51.62 % )
Warning: Can't achieve timing requirement Clock Setup: 'SDRAM_PLL:PLL1|altpll:altpll_component|_clk1' along 68 path(s). See Report window for details.
Info: Slack time is 2.408 ns for clock "SDRAM_PLL:PLL1|altpll:altpll_component|_clk2" between source register "system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|slv_reg0[10]" and destination register "system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|inner_area_cfg[30]"
    Info: + Largest register to register requirement is 9.781 ns
        Info: + Setup relationship between source and destination is 10.000 ns
            Info: + Latch edge is 17.642 ns
                Info: Clock period of Destination clock "SDRAM_PLL:PLL1|altpll:altpll_component|_clk2" is 100.000 ns with  offset of -2.358 ns and duty cycle of 50
                Info: Multicycle Setup factor for Destination register is 1
            Info: - Launch edge is 7.642 ns
                Info: Clock period of Source clock "SDRAM_PLL:PLL1|altpll:altpll_component|_clk1" is 10.000 ns with  offset of -2.358 ns and duty cycle of 50
                Info: Multicycle Setup factor for Source register is 1
        Info: + Largest clock skew is -0.005 ns
            Info: + Shortest clock path from clock "SDRAM_PLL:PLL1|altpll:altpll_component|_clk2" to destination register is 2.647 ns
                Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'SDRAM_PLL:PLL1|altpll:altpll_component|_clk2'
                Info: 2: + IC(1.091 ns) + CELL(0.000 ns) = 1.091 ns; Loc. = CLKCTRL_G2; Fanout = 276; COMB Node = 'SDRAM_PLL:PLL1|altpll:altpll_component|_clk2~clkctrl'
                Info: 3: + IC(1.019 ns) + CELL(0.537 ns) = 2.647 ns; Loc. = LCFF_X45_Y14_N19; Fanout = 1; REG Node = 'system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|inner_area_cfg[30]'
                Info: Total cell delay = 0.537 ns ( 20.29 % )
                Info: Total interconnect delay = 2.110 ns ( 79.71 % )
            Info: - Longest clock path from clock "SDRAM_PLL:PLL1|altpll:altpll_component|_clk1" to source register is 2.652 ns
                Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'SDRAM_PLL:PLL1|altpll:altpll_component|_clk1'
                Info: 2: + IC(1.091 ns) + CELL(0.000 ns) = 1.091 ns; Loc. = CLKCTRL_G3; Fanout = 2648; COMB Node = 'SDRAM_PLL:PLL1|altpll:altpll_component|_clk1~clkctrl'
                Info: 3: + IC(1.024 ns) + CELL(0.537 ns) = 2.652 ns; Loc. = LCFF_X44_Y16_N3; Fanout = 5; REG Node = 'system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|slv_reg0[10]'
                Info: Total cell delay = 0.537 ns ( 20.25 % )
                Info: Total interconnect delay = 2.115 ns ( 79.75 % )
        Info: - Micro clock to output delay of source is 0.250 ns
        Info: - Micro setup delay of destination is -0.036 ns
    Info: - Longest register to register delay is 7.373 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X44_Y16_N3; Fanout = 5; REG Node = 'system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|slv_reg0[10]'
        Info: 2: + IC(0.323 ns) + CELL(0.393 ns) = 0.716 ns; Loc. = LCCOMB_X44_Y16_N10; Fanout = 2; COMB Node = 'system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|Add3~1'
        Info: 3: + IC(0.000 ns) + CELL(0.071 ns) = 0.787 ns; Loc. = LCCOMB_X44_Y16_N12; Fanout = 2; COMB Node = 'system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|Add3~3'
        Info: 4: + IC(0.000 ns) + CELL(0.159 ns) = 0.946 ns; Loc. = LCCOMB_X44_Y16_N14; Fanout = 2; COMB Node = 'system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|Add3~5'
        Info: 5: + IC(0.000 ns) + CELL(0.071 ns) = 1.017 ns; Loc. = LCCOMB_X44_Y16_N16; Fanout = 2; COMB Node = 'system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|Add3~7'
        Info: 6: + IC(0.000 ns) + CELL(0.071 ns) = 1.088 ns; Loc. = LCCOMB_X44_Y16_N18; Fanout = 2; COMB Node = 'system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|Add3~9'
        Info: 7: + IC(0.000 ns) + CELL(0.071 ns) = 1.159 ns; Loc. = LCCOMB_X44_Y16_N20; Fanout = 2; COMB Node = 'system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|Add3~11'
        Info: 8: + IC(0.000 ns) + CELL(0.410 ns) = 1.569 ns; Loc. = LCCOMB_X44_Y16_N22; Fanout = 2; COMB Node = 'system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|Add3~12'
        Info: 9: + IC(1.261 ns) + CELL(0.414 ns) = 3.244 ns; Loc. = LCCOMB_X43_Y15_N0; Fanout = 1; COMB Node = 'system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|LessThan4~33'
        Info: 10: + IC(0.000 ns) + CELL(0.071 ns) = 3.315 ns; Loc. = LCCOMB_X43_Y15_N2; Fanout = 1; COMB Node = 'system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|LessThan4~35'
        Info: 11: + IC(0.000 ns) + CELL(0.071 ns) = 3.386 ns; Loc. = LCCOMB_X43_Y15_N4; Fanout = 1; COMB Node = 'system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|LessThan4~37'
        Info: 12: + IC(0.000 ns) + CELL(0.071 ns) = 3.457 ns; Loc. = LCCOMB_X43_Y15_N6; Fanout = 1; COMB Node = 'system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|LessThan4~39'
        Info: 13: + IC(0.000 ns) + CELL(0.071 ns) = 3.528 ns; Loc. = LCCOMB_X43_Y15_N8; Fanout = 1; COMB Node = 'system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|LessThan4~41'
        Info: 14: + IC(0.000 ns) + CELL(0.071 ns) = 3.599 ns; Loc. = LCCOMB_X43_Y15_N10; Fanout = 1; COMB Node = 'system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|LessThan4~43'
        Info: 15: + IC(0.000 ns) + CELL(0.071 ns) = 3.670 ns; Loc. = LCCOMB_X43_Y15_N12; Fanout = 1; COMB Node = 'system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|LessThan4~45'
        Info: 16: + IC(0.000 ns) + CELL(0.159 ns) = 3.829 ns; Loc. = LCCOMB_X43_Y15_N14; Fanout = 1; COMB Node = 'system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|LessThan4~47'
        Info: 17: + IC(0.000 ns) + CELL(0.071 ns) = 3.900 ns; Loc. = LCCOMB_X43_Y15_N16; Fanout = 1; COMB Node = 'system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|LessThan4~49'
        Info: 18: + IC(0.000 ns) + CELL(0.071 ns) = 3.971 ns; Loc. = LCCOMB_X43_Y15_N18; Fanout = 1; COMB Node = 'system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|LessThan4~51'
        Info: 19: + IC(0.000 ns) + CELL(0.071 ns) = 4.042 ns; Loc. = LCCOMB_X43_Y15_N20; Fanout = 1; COMB Node = 'system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|LessThan4~53'
        Info: 20: + IC(0.000 ns) + CELL(0.071 ns) = 4.113 ns; Loc. = LCCOMB_X43_Y15_N22; Fanout = 1; COMB Node = 'system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|LessThan4~55'
        Info: 21: + IC(0.000 ns) + CELL(0.071 ns) = 4.184 ns; Loc. = LCCOMB_X43_Y15_N24; Fanout = 1; COMB Node = 'system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|LessThan4~57'
        Info: 22: + IC(0.000 ns) + CELL(0.071 ns) = 4.255 ns; Loc. = LCCOMB_X43_Y15_N26; Fanout = 1; COMB Node = 'system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|LessThan4~59'
        Info: 23: + IC(0.000 ns) + CELL(0.071 ns) = 4.326 ns; Loc. = LCCOMB_X43_Y15_N28; Fanout = 1; COMB Node = 'system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|LessThan4~61'
        Info: 24: + IC(0.000 ns) + CELL(0.410 ns) = 4.736 ns; Loc. = LCCOMB_X43_Y15_N30; Fanout = 1; COMB Node = 'system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|LessThan4~62'
        Info: 25: + IC(0.748 ns) + CELL(0.271 ns) = 5.755 ns; Loc. = LCCOMB_X44_Y14_N28; Fanout = 2; COMB Node = 'system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|inner_area_cfg[21]~161'
        Info: 26: + IC(0.293 ns) + CELL(0.150 ns) = 6.198 ns; Loc. = LCCOMB_X44_Y14_N30; Fanout = 31; COMB Node = 'system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|inner_area_cfg[21]~164'
        Info: 27: + IC(0.655 ns) + CELL(0.436 ns) = 7.289 ns; Loc. = LCCOMB_X45_Y14_N18; Fanout = 1; COMB Node = 'system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|inner_area_cfg~165'
        Info: 28: + IC(0.000 ns) + CELL(0.084 ns) = 7.373 ns; Loc. = LCFF_X45_Y14_N19; Fanout = 1; REG Node = 'system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|inner_area_cfg[30]'
        Info: Total cell delay = 4.093 ns ( 55.51 % )
        Info: Total interconnect delay = 3.280 ns ( 44.49 % )
Info: Slack time is 687 ps for clock "CLOCK_50" between source register "system0:u0|system0_clock_0:the_system0_clock_0|system0_clock_0_slave_FSM:slave_FSM|slave_read_request" and destination register "system0:u0|system0_clock_0:the_system0_clock_0|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1"
    Info: + Largest register to register requirement is 2.173 ns
        Info: + Setup relationship between source and destination is 2.358 ns
            Info: + Latch edge is 10.000 ns
                Info: Clock period of Destination clock "CLOCK_50" is 20.000 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Multicycle Setup factor for Destination register is 1
            Info: - Launch edge is 7.642 ns
                Info: Clock period of Source clock "SDRAM_PLL:PLL1|altpll:altpll_component|_clk1" is 10.000 ns with  offset of -2.358 ns and duty cycle of 50
                Info: Multicycle Setup factor for Source register is 1
        Info: + Largest clock skew is 0.029 ns
            Info: + Shortest clock path from clock "CLOCK_50" to destination register is 2.692 ns
                Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 4; CLK Node = 'CLOCK_50'
                Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G0; Fanout = 471; COMB Node = 'CLOCK_50~clkctrl'
                Info: 3: + IC(1.038 ns) + CELL(0.537 ns) = 2.692 ns; Loc. = LCFF_X15_Y16_N1; Fanout = 1; REG Node = 'system0:u0|system0_clock_0:the_system0_clock_0|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1'
                Info: Total cell delay = 1.536 ns ( 57.06 % )
                Info: Total interconnect delay = 1.156 ns ( 42.94 % )
            Info: - Longest clock path from clock "SDRAM_PLL:PLL1|altpll:altpll_component|_clk1" to source register is 2.663 ns
                Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'SDRAM_PLL:PLL1|altpll:altpll_component|_clk1'
                Info: 2: + IC(1.091 ns) + CELL(0.000 ns) = 1.091 ns; Loc. = CLKCTRL_G3; Fanout = 2648; COMB Node = 'SDRAM_PLL:PLL1|altpll:altpll_component|_clk1~clkctrl'
                Info: 3: + IC(1.035 ns) + CELL(0.537 ns) = 2.663 ns; Loc. = LCFF_X22_Y18_N13; Fanout = 2; REG Node = 'system0:u0|system0_clock_0:the_system0_clock_0|system0_clock_0_slave_FSM:slave_FSM|slave_read_request'
                Info: Total cell delay = 0.537 ns ( 20.17 % )
                Info: Total interconnect delay = 2.126 ns ( 79.83 % )
        Info: - Micro clock to output delay of source is 0.250 ns
        Info: - Micro setup delay of destination is -0.036 ns
    Info: - Longest register to register delay is 1.486 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X22_Y18_N13; Fanout = 2; REG Node = 'system0:u0|system0_clock_0:the_system0_clock_0|system0_clock_0_slave_FSM:slave_FSM|slave_read_request'
        Info: 2: + IC(1.253 ns) + CELL(0.149 ns) = 1.402 ns; Loc. = LCCOMB_X15_Y16_N0; Fanout = 1; COMB Node = 'system0:u0|system0_clock_0:the_system0_clock_0|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1~feeder'
        Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 1.486 ns; Loc. = LCFF_X15_Y16_N1; Fanout = 1; REG Node = 'system0:u0|system0_clock_0:the_system0_clock_0|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1'
        Info: Total cell delay = 0.233 ns ( 15.68 % )
        Info: Total interconnect delay = 1.253 ns ( 84.32 % )
Info: Clock "altera_internal_jtag~TCKUTAP" has Internal fmax of 148.1 MHz between source register "sld_hub:sld_hub_inst|irsr_reg[1]" and destination register "sld_hub:sld_hub_inst|tdo" (period= 6.752 ns)
    Info: + Longest register to register delay is 3.163 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X19_Y18_N25; Fanout = 10; REG Node = 'sld_hub:sld_hub_inst|irsr_reg[1]'
        Info: 2: + IC(1.021 ns) + CELL(0.275 ns) = 1.296 ns; Loc. = LCCOMB_X20_Y18_N18; Fanout = 2; COMB Node = 'sld_hub:sld_hub_inst|Equal3~0'
        Info: 3: + IC(0.259 ns) + CELL(0.419 ns) = 1.974 ns; Loc. = LCCOMB_X20_Y18_N24; Fanout = 1; COMB Node = 'sld_hub:sld_hub_inst|tdo~4'
        Info: 4: + IC(0.263 ns) + CELL(0.438 ns) = 2.675 ns; Loc. = LCCOMB_X20_Y18_N22; Fanout = 1; COMB Node = 'sld_hub:sld_hub_inst|tdo~6'
        Info: 5: + IC(0.254 ns) + CELL(0.150 ns) = 3.079 ns; Loc. = LCCOMB_X20_Y18_N0; Fanout = 1; COMB Node = 'sld_hub:sld_hub_inst|tdo~10'
        Info: 6: + IC(0.000 ns) + CELL(0.084 ns) = 3.163 ns; Loc. = LCFF_X20_Y18_N1; Fanout = 2; REG Node = 'sld_hub:sld_hub_inst|tdo'
        Info: Total cell delay = 1.366 ns ( 43.19 % )
        Info: Total interconnect delay = 1.797 ns ( 56.81 % )
    Info: - Smallest clock skew is 0.001 ns
        Info: + Shortest clock path from clock "altera_internal_jtag~TCKUTAP" to destination register is 4.446 ns
            Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = JTAG_X1_Y19_N0; Fanout = 1; CLK Node = 'altera_internal_jtag~TCKUTAP'
            Info: 2: + IC(2.874 ns) + CELL(0.000 ns) = 2.874 ns; Loc. = CLKCTRL_G1; Fanout = 159; COMB Node = 'altera_internal_jtag~TCKUTAPclkctrl'
            Info: 3: + IC(1.035 ns) + CELL(0.537 ns) = 4.446 ns; Loc. = LCFF_X20_Y18_N1; Fanout = 2; REG Node = 'sld_hub:sld_hub_inst|tdo'
            Info: Total cell delay = 0.537 ns ( 12.08 % )
            Info: Total interconnect delay = 3.909 ns ( 87.92 % )
        Info: - Longest clock path from clock "altera_internal_jtag~TCKUTAP" to source register is 4.445 ns
            Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = JTAG_X1_Y19_N0; Fanout = 1; CLK Node = 'altera_internal_jtag~TCKUTAP'
            Info: 2: + IC(2.874 ns) + CELL(0.000 ns) = 2.874 ns; Loc. = CLKCTRL_G1; Fanout = 159; COMB Node = 'altera_internal_jtag~TCKUTAPclkctrl'
            Info: 3: + IC(1.034 ns) + CELL(0.537 ns) = 4.445 ns; Loc. = LCFF_X19_Y18_N25; Fanout = 10; REG Node = 'sld_hub:sld_hub_inst|irsr_reg[1]'
            Info: Total cell delay = 0.537 ns ( 12.08 % )
            Info: Total interconnect delay = 3.908 ns ( 87.92 % )
    Info: + Micro clock to output delay of source is 0.250 ns
    Info: + Micro setup delay of destination is -0.036 ns
    Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two
Info: Minimum slack time is -627 ps for clock "SDRAM_PLL:PLL1|altpll:altpll_component|_clk1" between source register "system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|slv_reg4[14]" and destination register "system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|readdata[14]"
    Info: + Shortest register to register delay is 0.846 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X37_Y18_N15; Fanout = 1; REG Node = 'system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|slv_reg4[14]'
        Info: 2: + IC(0.000 ns) + CELL(0.323 ns) = 0.323 ns; Loc. = LCCOMB_X37_Y18_N14; Fanout = 1; COMB Node = 'system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|Mux17~2'
        Info: 3: + IC(0.252 ns) + CELL(0.271 ns) = 0.846 ns; Loc. = LCCOMB_X37_Y18_N28; Fanout = 1; REG Node = 'system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|readdata[14]'
        Info: Total cell delay = 0.594 ns ( 70.21 % )
        Info: Total interconnect delay = 0.252 ns ( 29.79 % )
    Info: - Smallest register to register requirement is 1.473 ns
        Info: + Hold relationship between source and destination is -5.000 ns
            Info: + Latch edge is -7.358 ns
                Info: Clock period of Destination clock "SDRAM_PLL:PLL1|altpll:altpll_component|_clk1" is 10.000 ns with inverted offset of 2.642 ns and duty cycle of 50
                Info: Multicycle Setup factor for Destination register is 1
                Info: Multicycle Hold factor for Destination register is 1
            Info: - Launch edge is -2.358 ns
                Info: Clock period of Source clock "SDRAM_PLL:PLL1|altpll:altpll_component|_clk1" is 10.000 ns with  offset of -2.358 ns and duty cycle of 50
                Info: Multicycle Setup factor for Source register is 1
                Info: Multicycle Hold factor for Source register is 1
        Info: + Smallest clock skew is 6.723 ns
            Info: + Longest clock path from clock "SDRAM_PLL:PLL1|altpll:altpll_component|_clk1" to destination register is 9.372 ns
                Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'SDRAM_PLL:PLL1|altpll:altpll_component|_clk1'
                Info: 2: + IC(1.091 ns) + CELL(0.000 ns) = 1.091 ns; Loc. = CLKCTRL_G3; Fanout = 2648; COMB Node = 'SDRAM_PLL:PLL1|altpll:altpll_component|_clk1~clkctrl'
                Info: 3: + IC(1.043 ns) + CELL(0.787 ns) = 2.921 ns; Loc. = LCFF_X31_Y19_N1; Fanout = 2; REG Node = 'system0:u0|cpu:the_cpu|A_mem_baddr[14]'
                Info: 4: + IC(0.322 ns) + CELL(0.378 ns) = 3.621 ns; Loc. = LCCOMB_X31_Y19_N4; Fanout = 1; COMB Node = 'system0:u0|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module|cpu_data_master_requests_cpu_jtag_debug_module~4'
                Info: 5: + IC(0.453 ns) + CELL(0.406 ns) = 4.480 ns; Loc. = LCCOMB_X30_Y19_N30; Fanout = 12; COMB Node = 'system0:u0|cpu_jtag_debug_module_arbitrator:the_cpu_jtag_debug_module|cpu_data_master_requests_cpu_jtag_debug_module~5'
                Info: 6: + IC(0.259 ns) + CELL(0.150 ns) = 4.889 ns; Loc. = LCCOMB_X30_Y19_N4; Fanout = 1; COMB Node = 'system0:u0|sysid_control_slave_arbitrator:the_sysid_control_slave|cpu_data_master_granted_sysid_control_slave~2'
                Info: 7: + IC(0.429 ns) + CELL(0.150 ns) = 5.468 ns; Loc. = LCCOMB_X29_Y19_N18; Fanout = 36; COMB Node = 'system0:u0|avalon_wrapper_0_avalon_slave_0_arbitrator:the_avalon_wrapper_0_avalon_slave_0|cpu_data_master_requests_avalon_wrapper_0_avalon_slave_0'
                Info: 8: + IC(0.742 ns) + CELL(0.150 ns) = 6.360 ns; Loc. = LCCOMB_X30_Y18_N4; Fanout = 1; COMB Node = 'system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|always1~1'
                Info: 9: + IC(1.481 ns) + CELL(0.000 ns) = 7.841 ns; Loc. = CLKCTRL_G14; Fanout = 32; COMB Node = 'system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|always1~1clkctrl'
                Info: 10: + IC(1.381 ns) + CELL(0.150 ns) = 9.372 ns; Loc. = LCCOMB_X37_Y18_N28; Fanout = 1; REG Node = 'system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|readdata[14]'
                Info: Total cell delay = 2.171 ns ( 23.16 % )
                Info: Total interconnect delay = 7.201 ns ( 76.84 % )
            Info: - Shortest clock path from clock "SDRAM_PLL:PLL1|altpll:altpll_component|_clk1" to source register is 2.649 ns
                Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'SDRAM_PLL:PLL1|altpll:altpll_component|_clk1'
                Info: 2: + IC(1.091 ns) + CELL(0.000 ns) = 1.091 ns; Loc. = CLKCTRL_G3; Fanout = 2648; COMB Node = 'SDRAM_PLL:PLL1|altpll:altpll_component|_clk1~clkctrl'
                Info: 3: + IC(1.021 ns) + CELL(0.537 ns) = 2.649 ns; Loc. = LCFF_X37_Y18_N15; Fanout = 1; REG Node = 'system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|slv_reg4[14]'
                Info: Total cell delay = 0.537 ns ( 20.27 % )
                Info: Total interconnect delay = 2.112 ns ( 79.73 % )
        Info: - Micro clock to output delay of source is 0.250 ns
        Info: + Micro hold delay of destination is 0.000 ns
Warning: Can't achieve minimum setup and hold requirement SDRAM_PLL:PLL1|altpll:altpll_component|_clk1 along 12 path(s). See Report window for details.
Info: Minimum slack time is 391 ps for clock "SDRAM_PLL:PLL1|altpll:altpll_component|_clk2" between source register "system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|s_wen" and destination register "system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|s_wen"
    Info: + Shortest register to register delay is 0.407 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X47_Y18_N3; Fanout = 2; REG Node = 'system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|s_wen'
        Info: 2: + IC(0.000 ns) + CELL(0.323 ns) = 0.323 ns; Loc. = LCCOMB_X47_Y18_N2; Fanout = 1; COMB Node = 'system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|s_wen~2'
        Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 0.407 ns; Loc. = LCFF_X47_Y18_N3; Fanout = 2; REG Node = 'system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|s_wen'
        Info: Total cell delay = 0.407 ns ( 100.00 % )
    Info: - Smallest register to register requirement is 0.016 ns
        Info: + Hold relationship between source and destination is 0.000 ns
            Info: + Latch edge is -2.358 ns
                Info: Clock period of Destination clock "SDRAM_PLL:PLL1|altpll:altpll_component|_clk2" is 100.000 ns with  offset of -2.358 ns and duty cycle of 50
                Info: Multicycle Setup factor for Destination register is 1
                Info: Multicycle Hold factor for Destination register is 1
            Info: - Launch edge is -2.358 ns
                Info: Clock period of Source clock "SDRAM_PLL:PLL1|altpll:altpll_component|_clk2" is 100.000 ns with  offset of -2.358 ns and duty cycle of 50
                Info: Multicycle Setup factor for Source register is 1
                Info: Multicycle Hold factor for Source register is 1
        Info: + Smallest clock skew is 0.000 ns
            Info: + Longest clock path from clock "SDRAM_PLL:PLL1|altpll:altpll_component|_clk2" to destination register is 2.659 ns
                Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'SDRAM_PLL:PLL1|altpll:altpll_component|_clk2'
                Info: 2: + IC(1.091 ns) + CELL(0.000 ns) = 1.091 ns; Loc. = CLKCTRL_G2; Fanout = 276; COMB Node = 'SDRAM_PLL:PLL1|altpll:altpll_component|_clk2~clkctrl'
                Info: 3: + IC(1.031 ns) + CELL(0.537 ns) = 2.659 ns; Loc. = LCFF_X47_Y18_N3; Fanout = 2; REG Node = 'system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|s_wen'
                Info: Total cell delay = 0.537 ns ( 20.20 % )
                Info: Total interconnect delay = 2.122 ns ( 79.80 % )
            Info: - Shortest clock path from clock "SDRAM_PLL:PLL1|altpll:altpll_component|_clk2" to source register is 2.659 ns
                Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'SDRAM_PLL:PLL1|altpll:altpll_component|_clk2'
                Info: 2: + IC(1.091 ns) + CELL(0.000 ns) = 1.091 ns; Loc. = CLKCTRL_G2; Fanout = 276; COMB Node = 'SDRAM_PLL:PLL1|altpll:altpll_component|_clk2~clkctrl'
                Info: 3: + IC(1.031 ns) + CELL(0.537 ns) = 2.659 ns; Loc. = LCFF_X47_Y18_N3; Fanout = 2; REG Node = 'system0:u0|avalon_wrapper_0:the_avalon_wrapper_0|avalon_wrapper:avalon_wrapper_0|sram_ctrl:u_sram_ctrl|s_wen'
                Info: Total cell delay = 0.537 ns ( 20.20 % )
                Info: Total interconnect delay = 2.122 ns ( 79.80 % )
        Info: - Micro clock to output delay of source is 0.250 ns
        Info: + Micro hold delay of destination is 0.266 ns
Info: Minimum slack time is 391 ps for clock "CLOCK_50" between source register "system0:u0|sdram:the_sdram|i_cmd[3]" and destination register "system0:u0|sdram:the_sdram|i_cmd[3]"
    Info: + Shortest register to register delay is 0.407 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X3_Y11_N7; Fanout = 2; REG Node = 'system0:u0|sdram:the_sdram|i_cmd[3]'
        Info: 2: + IC(0.000 ns) + CELL(0.323 ns) = 0.323 ns; Loc. = LCCOMB_X3_Y11_N6; Fanout = 1; COMB Node = 'system0:u0|sdram:the_sdram|Selector0~0'
        Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 0.407 ns; Loc. = LCFF_X3_Y11_N7; Fanout = 2; REG Node = 'system0:u0|sdram:the_sdram|i_cmd[3]'
        Info: Total cell delay = 0.407 ns ( 100.00 % )
    Info: - Smallest register to register requirement is 0.016 ns
        Info: + Hold relationship between source and destination is 0.000 ns
            Info: + Latch edge is 0.000 ns
                Info: Clock period of Destination clock "CLOCK_50" is 20.000 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Multicycle Setup factor for Destination register is 1
                Info: Multicycle Hold factor for Destination register is 1
            Info: - Launch edge is 0.000 ns
                Info: Clock period of Source clock "CLOCK_50" is 20.000 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Multicycle Setup factor for Source register is 1
                Info: Multicycle Hold factor for Source register is 1
        Info: + Smallest clock skew is 0.000 ns
            Info: + Longest clock path from clock "CLOCK_50" to destination register is 2.654 ns
                Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 4; CLK Node = 'CLOCK_50'
                Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G0; Fanout = 471; COMB Node = 'CLOCK_50~clkctrl'
                Info: 3: + IC(1.000 ns) + CELL(0.537 ns) = 2.654 ns; Loc. = LCFF_X3_Y11_N7; Fanout = 2; REG Node = 'system0:u0|sdram:the_sdram|i_cmd[3]'
                Info: Total cell delay = 1.536 ns ( 57.87 % )
                Info: Total interconnect delay = 1.118 ns ( 42.13 % )
            Info: - Shortest clock path from clock "CLOCK_50" to source register is 2.654 ns
                Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 4; CLK Node = 'CLOCK_50'
                Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G0; Fanout = 471; COMB Node = 'CLOCK_50~clkctrl'
                Info: 3: + IC(1.000 ns) + CELL(0.537 ns) = 2.654 ns; Loc. = LCFF_X3_Y11_N7; Fanout = 2; REG Node = 'system0:u0|sdram:the_sdram|i_cmd[3]'
                Info: Total cell delay = 1.536 ns ( 57.87 % )
                Info: Total interconnect delay = 1.118 ns ( 42.13 % )
        Info: - Micro clock to output delay of source is 0.250 ns
        Info: + Micro hold delay of destination is 0.266 ns
Info: tsu for register "system0:u0|dm9000a_0:the_dm9000a_0|DM9000A_IF:the_DM9000A_IF|oDATA[9]" (data pin = "ENET_DATA[9]", clock pin = "CLOCK_50") is 7.129 ns
    Info: + Longest pin to register delay is 7.476 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_A20; Fanout = 1; PIN Node = 'ENET_DATA[9]'
        Info: 2: + IC(0.000 ns) + CELL(0.850 ns) = 0.850 ns; Loc. = IOC_X55_Y36_N2; Fanout = 1; COMB Node = 'ENET_DATA[9]~6'
        Info: 3: + IC(6.260 ns) + CELL(0.366 ns) = 7.476 ns; Loc. = LCFF_X32_Y17_N15; Fanout = 1; REG Node = 'system0:u0|dm9000a_0:the_dm9000a_0|DM9000A_IF:the_DM9000A_IF|oDATA[9]'
        Info: Total cell delay = 1.216 ns ( 16.27 % )
        Info: Total interconnect delay = 6.260 ns ( 83.73 % )
    Info: + Micro setup delay of destination is -0.036 ns
    Info: - Offset between input clock "CLOCK_50" and output clock "SDRAM_PLL:PLL1|altpll:altpll_component|_clk1" is -2.358 ns
    Info: - Shortest clock path from clock "SDRAM_PLL:PLL1|altpll:altpll_component|_clk1" to destination register is 2.669 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'SDRAM_PLL:PLL1|altpll:altpll_component|_clk1'
        Info: 2: + IC(1.091 ns) + CELL(0.000 ns) = 1.091 ns; Loc. = CLKCTRL_G3; Fanout = 2648; COMB Node = 'SDRAM_PLL:PLL1|altpll:altpll_component|_clk1~clkctrl'
        Info: 3: + IC(1.041 ns) + CELL(0.537 ns) = 2.669 ns; Loc. = LCFF_X32_Y17_N15; Fanout = 1; REG Node = 'system0:u0|dm9000a_0:the_dm9000a_0|DM9000A_IF:the_DM9000A_IF|oDATA[9]'
        Info: Total cell delay = 0.537 ns ( 20.12 % )
        Info: Total interconnect delay = 2.132 ns ( 79.88 % )
Info: tco from clock "CLOCK_50" to destination pin "ENET_CS_N" through register "system0:u0|dm9000a_0:the_dm9000a_0|DM9000A_IF:the_DM9000A_IF|ENET_CS_N" is 6.491 ns
    Info: + Offset between input clock "CLOCK_50" and output clock "SDRAM_PLL:PLL1|altpll:altpll_component|_clk1" is -2.358 ns
    Info: + Longest clock path from clock "SDRAM_PLL:PLL1|altpll:altpll_component|_clk1" to source register is 2.649 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'SDRAM_PLL:PLL1|altpll:altpll_component|_clk1'
        Info: 2: + IC(1.091 ns) + CELL(0.000 ns) = 1.091 ns; Loc. = CLKCTRL_G3; Fanout = 2648; COMB Node = 'SDRAM_PLL:PLL1|altpll:altpll_component|_clk1~clkctrl'
        Info: 3: + IC(1.021 ns) + CELL(0.537 ns) = 2.649 ns; Loc. = LCFF_X37_Y18_N13; Fanout = 1; REG Node = 'system0:u0|dm9000a_0:the_dm9000a_0|DM9000A_IF:the_DM9000A_IF|ENET_CS_N'
        Info: Total cell delay = 0.537 ns ( 20.27 % )
        Info: Total interconnect delay = 2.112 ns ( 79.73 % )
    Info: + Micro clock to output delay of source is 0.250 ns
    Info: + Longest register to pin delay is 5.950 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X37_Y18_N13; Fanout = 1; REG Node = 'system0:u0|dm9000a_0:the_dm9000a_0|DM9000A_IF:the_DM9000A_IF|ENET_CS_N'
        Info: 2: + IC(3.132 ns) + CELL(2.818 ns) = 5.950 ns; Loc. = PIN_A23; Fanout = 0; PIN Node = 'ENET_CS_N'
        Info: Total cell delay = 2.818 ns ( 47.36 % )
        Info: Total interconnect delay = 3.132 ns ( 52.64 % )
Info: Longest tpd from source pin "altera_internal_jtag~TDO" to destination pin "altera_reserved_tdo" is 2.612 ns
    Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = JTAG_X1_Y19_N0; Fanout = 1; PIN Node = 'altera_internal_jtag~TDO'
    Info: 2: + IC(0.000 ns) + CELL(2.612 ns) = 2.612 ns; Loc. = PIN_M7; Fanout = 0; PIN Node = 'altera_reserved_tdo'
    Info: Total cell delay = 2.612 ns ( 100.00 % )
Info: th for register "sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[2]" (data pin = "altera_internal_jtag~TMSUTAP", clock pin = "altera_internal_jtag~TCKUTAP") is 2.042 ns
    Info: + Longest clock path from clock "altera_internal_jtag~TCKUTAP" to destination register is 4.444 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = JTAG_X1_Y19_N0; Fanout = 1; CLK Node = 'altera_internal_jtag~TCKUTAP'
        Info: 2: + IC(2.874 ns) + CELL(0.000 ns) = 2.874 ns; Loc. = CLKCTRL_G1; Fanout = 159; COMB Node = 'altera_internal_jtag~TCKUTAPclkctrl'
        Info: 3: + IC(1.033 ns) + CELL(0.537 ns) = 4.444 ns; Loc. = LCFF_X20_Y20_N27; Fanout = 3; REG Node = 'sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[2]'
        Info: Total cell delay = 0.537 ns ( 12.08 % )
        Info: Total interconnect delay = 3.907 ns ( 87.92 % )
    Info: + Micro hold delay of destination is 0.266 ns
    Info: - Shortest pin to register delay is 2.668 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = JTAG_X1_Y19_N0; Fanout = 22; PIN Node = 'altera_internal_jtag~TMSUTAP'
        Info: 2: + IC(2.313 ns) + CELL(0.271 ns) = 2.584 ns; Loc. = LCCOMB_X20_Y20_N26; Fanout = 1; COMB Node = 'sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state~30'
        Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 2.668 ns; Loc. = LCFF_X20_Y20_N27; Fanout = 3; REG Node = 'sld_hub:sld_hub_inst|sld_shadow_jsm:shadow_jsm|state[2]'
        Info: Total cell delay = 0.355 ns ( 13.31 % )
        Info: Total interconnect delay = 2.313 ns ( 86.69 % )
Critical Warning: Timing requirements for slow timing model timing analysis were not met. See Report window for details.
Warning: Found invalid timing assignments -- see Ignored Timing Assignments report for details
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 40 warnings
    Info: Peak virtual memory: 242 megabytes
    Info: Processing ended: Wed Apr 10 21:10:42 2019
    Info: Elapsed time: 00:00:06
    Info: Total CPU time (on all processors): 00:00:06


