Analysis & Synthesis report for CheckPoint3
Tue Nov 22 21:10:11 2022
Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. State Machine - |mem_cpu|arrozYlecheCPU:cpu|controlFSM:ctrlFSM|state
 11. User-Specified and Inferred Latches
 12. Registers Removed During Synthesis
 13. Removed Registers Triggering Further Register Optimizations
 14. General Register Statistics
 15. Inverted Register Statistics
 16. Multiplexer Restructuring Statistics (Restructuring Performed)
 17. Source assignments for EXRAM:mem|altsyncram:altsyncram_component|altsyncram_2is2:auto_generated
 18. Source assignments for sld_signaltap:auto_signaltap_0
 19. Parameter Settings for User Entity Instance: EXRAM:mem|altsyncram:altsyncram_component
 20. Parameter Settings for User Entity Instance: arrozYlecheCPU:cpu
 21. Parameter Settings for User Entity Instance: arrozYlecheCPU:cpu|datapathDraft:datapath
 22. Parameter Settings for User Entity Instance: arrozYlecheCPU:cpu|datapathDraft:datapath|flopenr:pcregUnit
 23. Parameter Settings for User Entity Instance: arrozYlecheCPU:cpu|datapathDraft:datapath|flopenr:PSRreg
 24. Parameter Settings for User Entity Instance: arrozYlecheCPU:cpu|datapathDraft:datapath|flopenr:instrReg
 25. Parameter Settings for User Entity Instance: arrozYlecheCPU:cpu|datapathDraft:datapath|flopenr:resultReg
 26. Parameter Settings for User Entity Instance: arrozYlecheCPU:cpu|datapathDraft:datapath|flopenr:immediateReg
 27. Parameter Settings for User Entity Instance: arrozYlecheCPU:cpu|datapathDraft:datapath|mux2:updateReg
 28. Parameter Settings for User Entity Instance: arrozYlecheCPU:cpu|datapathDraft:datapath|mux2:extend
 29. Parameter Settings for User Entity Instance: arrozYlecheCPU:cpu|datapathDraft:datapath|mux2:rDestMux
 30. Parameter Settings for User Entity Instance: arrozYlecheCPU:cpu|datapathDraft:datapath|mux2:src1Mux
 31. Parameter Settings for User Entity Instance: arrozYlecheCPU:cpu|datapathDraft:datapath|mux2:src2mux
 32. Parameter Settings for User Entity Instance: arrozYlecheCPU:cpu|datapathDraft:datapath|mux4:outputMUX
 33. Parameter Settings for User Entity Instance: arrozYlecheCPU:cpu|datapathDraft:datapath|mux2:memAddress
 34. Parameter Settings for User Entity Instance: arrozYlecheCPU:cpu|datapathDraft:datapath|mux2:dataToStore
 35. Parameter Settings for User Entity Instance: arrozYlecheCPU:cpu|datapathDraft:datapath|pcALU:pc_ALU
 36. Parameter Settings for User Entity Instance: arrozYlecheCPU:cpu|datapathDraft:datapath|shifter:shifterUnit
 37. Parameter Settings for User Entity Instance: arrozYlecheCPU:cpu|datapathDraft:datapath|RegisterFile:regFile
 38. Parameter Settings for User Entity Instance: arrozYlecheCPU:cpu|datapathDraft:datapath|ALU:alu_unit
 39. Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_0
 40. altsyncram Parameter Settings by Entity Instance
 41. Port Connectivity Checks: "arrozYlecheCPU:cpu|datapathDraft:datapath|mux2:rDestMux"
 42. Port Connectivity Checks: "arrozYlecheCPU:cpu|datapathDraft:datapath|mux2:extend"
 43. Port Connectivity Checks: "EXRAM:mem"
 44. Signal Tap Logic Analyzer Settings
 45. Post-Synthesis Netlist Statistics for Top Partition
 46. Elapsed Time Per Partition
 47. Connections to In-System Debugging Instance "auto_signaltap_0"
 48. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+-------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                  ;
+---------------------------------+---------------------------------------------+
; Analysis & Synthesis Status     ; Successful - Tue Nov 22 21:10:11 2022       ;
; Quartus Prime Version           ; 18.1.0 Build 625 09/12/2018 SJ Lite Edition ;
; Revision Name                   ; CheckPoint3                                 ;
; Top-level Entity Name           ; mem_cpu                                     ;
; Family                          ; Cyclone V                                   ;
; Logic utilization (in ALMs)     ; N/A                                         ;
; Total registers                 ; 1161                                        ;
; Total pins                      ; 136                                         ;
; Total virtual pins              ; 0                                           ;
; Total block memory bits         ; 1,053,824                                   ;
; Total DSP Blocks                ; 0                                           ;
; Total HSSI RX PCSs              ; 0                                           ;
; Total HSSI PMA RX Deserializers ; 0                                           ;
; Total HSSI TX PCSs              ; 0                                           ;
; Total HSSI PMA TX Serializers   ; 0                                           ;
; Total PLLs                      ; 0                                           ;
; Total DLLs                      ; 0                                           ;
+---------------------------------+---------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CSEMA5F31C6       ;                    ;
; Top-level entity name                                                           ; mem_cpu            ; CheckPoint3        ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation                ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                                   ; Enable             ; Enable             ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; Power Optimization During Synthesis                                             ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 20          ;
; Maximum allowed            ; 14          ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 14          ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.0%      ;
;     Processor 3            ;   0.0%      ;
;     Processor 4            ;   0.0%      ;
;     Processor 5            ;   0.0%      ;
;     Processor 6            ;   0.0%      ;
;     Processor 7            ;   0.0%      ;
;     Processor 8            ;   0.0%      ;
;     Processors 9-14        ;   0.0%      ;
+----------------------------+-------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                                                                                                                    ;
+-------------------------------------------------------------------------------------------------+-----------------+----------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+
; File Name with User-Entered Path                                                                ; Used in Netlist ; File Type                                    ; File Name with Absolute Path                                                                                                                             ; Library     ;
+-------------------------------------------------------------------------------------------------+-----------------+----------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+
; hexTo7Seg_3710.v                                                                                ; yes             ; User Verilog HDL File                        ; C:/Users/18019/Documents/UofU/FALL2022/CS3710/16bitCPU/sixteenBitComputer/CheckPoint3/hexTo7Seg_3710.v                                                   ;             ;
; EXRAM.v                                                                                         ; yes             ; User Wizard-Generated File                   ; C:/Users/18019/Documents/UofU/FALL2022/CS3710/16bitCPU/sixteenBitComputer/CheckPoint3/EXRAM.v                                                            ;             ;
; mem_cpu.v                                                                                       ; yes             ; User Verilog HDL File                        ; C:/Users/18019/Documents/UofU/FALL2022/CS3710/16bitCPU/sixteenBitComputer/CheckPoint3/mem_cpu.v                                                          ;             ;
; arrozYlecheCPU.v                                                                                ; yes             ; User Verilog HDL File                        ; C:/Users/18019/Documents/UofU/FALL2022/CS3710/16bitCPU/sixteenBitComputer/CheckPoint3/arrozYlecheCPU.v                                                   ;             ;
; controlFSM.v                                                                                    ; yes             ; User Verilog HDL File                        ; C:/Users/18019/Documents/UofU/FALL2022/CS3710/16bitCPU/sixteenBitComputer/CheckPoint3/controlFSM.v                                                       ;             ;
; ../CheckPoint1/shifter.v                                                                        ; yes             ; User Verilog HDL File                        ; C:/Users/18019/Documents/UofU/FALL2022/CS3710/16bitCPU/sixteenBitComputer/CheckPoint1/shifter.v                                                          ;             ;
; ../CheckPoint1/RegisterFile.v                                                                   ; yes             ; User Verilog HDL File                        ; C:/Users/18019/Documents/UofU/FALL2022/CS3710/16bitCPU/sixteenBitComputer/CheckPoint1/RegisterFile.v                                                     ;             ;
; ../CheckPoint1/flopenr.v                                                                        ; yes             ; User Verilog HDL File                        ; C:/Users/18019/Documents/UofU/FALL2022/CS3710/16bitCPU/sixteenBitComputer/CheckPoint1/flopenr.v                                                          ;             ;
; ../CheckPoint1/pcALU.v                                                                          ; yes             ; User Verilog HDL File                        ; C:/Users/18019/Documents/UofU/FALL2022/CS3710/16bitCPU/sixteenBitComputer/CheckPoint1/pcALU.v                                                            ;             ;
; ../CheckPoint1/mux4.v                                                                           ; yes             ; User Verilog HDL File                        ; C:/Users/18019/Documents/UofU/FALL2022/CS3710/16bitCPU/sixteenBitComputer/CheckPoint1/mux4.v                                                             ;             ;
; ../CheckPoint1/mux2.v                                                                           ; yes             ; User Verilog HDL File                        ; C:/Users/18019/Documents/UofU/FALL2022/CS3710/16bitCPU/sixteenBitComputer/CheckPoint1/mux2.v                                                             ;             ;
; ../CheckPoint1/ALU.v                                                                            ; yes             ; User Verilog HDL File                        ; C:/Users/18019/Documents/UofU/FALL2022/CS3710/16bitCPU/sixteenBitComputer/CheckPoint1/ALU.v                                                              ;             ;
; RAM.mif                                                                                         ; yes             ; User Memory Initialization File              ; C:/Users/18019/Documents/UofU/FALL2022/CS3710/16bitCPU/sixteenBitComputer/CheckPoint3/RAM.mif                                                            ;             ;
; ../CheckPoint2/datapathDraft.v                                                                  ; yes             ; User Verilog HDL File                        ; C:/Users/18019/Documents/UofU/FALL2022/CS3710/16bitCPU/sixteenBitComputer/CheckPoint2/datapathDraft.v                                                    ;             ;
; /users/18019/documents/uofu/fall2022/cs3710/16bitcpu/sixteenbitcomputer/checkpoint1/initreg.dat ; yes             ; Auto-Found Unspecified File                  ; /users/18019/documents/uofu/fall2022/cs3710/16bitcpu/sixteenbitcomputer/checkpoint1/initreg.dat                                                          ;             ;
; altsyncram.tdf                                                                                  ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf                                                                                    ;             ;
; stratix_ram_block.inc                                                                           ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/stratix_ram_block.inc                                                                             ;             ;
; lpm_mux.inc                                                                                     ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mux.inc                                                                                       ;             ;
; lpm_decode.inc                                                                                  ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_decode.inc                                                                                    ;             ;
; aglobal181.inc                                                                                  ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/aglobal181.inc                                                                                    ;             ;
; a_rdenreg.inc                                                                                   ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/a_rdenreg.inc                                                                                     ;             ;
; altrom.inc                                                                                      ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altrom.inc                                                                                        ;             ;
; altram.inc                                                                                      ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altram.inc                                                                                        ;             ;
; altdpram.inc                                                                                    ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altdpram.inc                                                                                      ;             ;
; db/altsyncram_2is2.tdf                                                                          ; yes             ; Auto-Generated Megafunction                  ; C:/Users/18019/Documents/UofU/FALL2022/CS3710/16bitCPU/sixteenBitComputer/CheckPoint3/db/altsyncram_2is2.tdf                                             ;             ;
; db/decode_dla.tdf                                                                               ; yes             ; Auto-Generated Megafunction                  ; C:/Users/18019/Documents/UofU/FALL2022/CS3710/16bitCPU/sixteenBitComputer/CheckPoint3/db/decode_dla.tdf                                                  ;             ;
; db/mux_chb.tdf                                                                                  ; yes             ; Auto-Generated Megafunction                  ; C:/Users/18019/Documents/UofU/FALL2022/CS3710/16bitCPU/sixteenBitComputer/CheckPoint3/db/mux_chb.tdf                                                     ;             ;
; sld_signaltap.vhd                                                                               ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_signaltap.vhd                                                                                 ;             ;
; sld_signaltap_impl.vhd                                                                          ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd                                                                            ;             ;
; sld_ela_control.vhd                                                                             ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_ela_control.vhd                                                                               ;             ;
; lpm_shiftreg.tdf                                                                                ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_shiftreg.tdf                                                                                  ;             ;
; lpm_constant.inc                                                                                ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_constant.inc                                                                                  ;             ;
; dffeea.inc                                                                                      ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/dffeea.inc                                                                                        ;             ;
; sld_mbpmg.vhd                                                                                   ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_mbpmg.vhd                                                                                     ;             ;
; sld_ela_trigger_flow_sel.tdf                                                                    ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_ela_trigger_flow_sel.tdf                                                                      ;             ;
; db/sld_ela_trigger_flow_sel_qv31.tdf                                                            ; yes             ; Auto-Generated Megafunction                  ; C:/Users/18019/Documents/UofU/FALL2022/CS3710/16bitCPU/sixteenBitComputer/CheckPoint3/db/sld_ela_trigger_flow_sel_qv31.tdf                               ;             ;
; db/sld_reserved_checkpoint3_auto_signaltap_0_flow_mgr_c90c.v                                    ; yes             ; Encrypted Auto-Generated Megafunction        ; C:/Users/18019/Documents/UofU/FALL2022/CS3710/16bitCPU/sixteenBitComputer/CheckPoint3/db/sld_reserved_checkpoint3_auto_signaltap_0_flow_mgr_c90c.v       ;             ;
; sld_buffer_manager.vhd                                                                          ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_buffer_manager.vhd                                                                            ;             ;
; db/altsyncram_gb84.tdf                                                                          ; yes             ; Auto-Generated Megafunction                  ; C:/Users/18019/Documents/UofU/FALL2022/CS3710/16bitCPU/sixteenBitComputer/CheckPoint3/db/altsyncram_gb84.tdf                                             ;             ;
; altdpram.tdf                                                                                    ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altdpram.tdf                                                                                      ;             ;
; memmodes.inc                                                                                    ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/others/maxplus2/memmodes.inc                                                                                    ;             ;
; a_hdffe.inc                                                                                     ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/a_hdffe.inc                                                                                       ;             ;
; alt_le_rden_reg.inc                                                                             ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_le_rden_reg.inc                                                                               ;             ;
; altsyncram.inc                                                                                  ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.inc                                                                                    ;             ;
; lpm_mux.tdf                                                                                     ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mux.tdf                                                                                       ;             ;
; muxlut.inc                                                                                      ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/muxlut.inc                                                                                        ;             ;
; bypassff.inc                                                                                    ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/bypassff.inc                                                                                      ;             ;
; altshift.inc                                                                                    ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altshift.inc                                                                                      ;             ;
; db/mux_elc.tdf                                                                                  ; yes             ; Auto-Generated Megafunction                  ; C:/Users/18019/Documents/UofU/FALL2022/CS3710/16bitCPU/sixteenBitComputer/CheckPoint3/db/mux_elc.tdf                                                     ;             ;
; lpm_decode.tdf                                                                                  ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_decode.tdf                                                                                    ;             ;
; declut.inc                                                                                      ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/declut.inc                                                                                        ;             ;
; lpm_compare.inc                                                                                 ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_compare.inc                                                                                   ;             ;
; db/decode_vnf.tdf                                                                               ; yes             ; Auto-Generated Megafunction                  ; C:/Users/18019/Documents/UofU/FALL2022/CS3710/16bitCPU/sixteenBitComputer/CheckPoint3/db/decode_vnf.tdf                                                  ;             ;
; lpm_counter.tdf                                                                                 ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_counter.tdf                                                                                   ;             ;
; lpm_add_sub.inc                                                                                 ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_add_sub.inc                                                                                   ;             ;
; cmpconst.inc                                                                                    ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/cmpconst.inc                                                                                      ;             ;
; lpm_counter.inc                                                                                 ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_counter.inc                                                                                   ;             ;
; alt_counter_stratix.inc                                                                         ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_counter_stratix.inc                                                                           ;             ;
; db/cntr_19i.tdf                                                                                 ; yes             ; Auto-Generated Megafunction                  ; C:/Users/18019/Documents/UofU/FALL2022/CS3710/16bitCPU/sixteenBitComputer/CheckPoint3/db/cntr_19i.tdf                                                    ;             ;
; db/cmpr_e9c.tdf                                                                                 ; yes             ; Auto-Generated Megafunction                  ; C:/Users/18019/Documents/UofU/FALL2022/CS3710/16bitCPU/sixteenBitComputer/CheckPoint3/db/cmpr_e9c.tdf                                                    ;             ;
; db/cntr_4vi.tdf                                                                                 ; yes             ; Auto-Generated Megafunction                  ; C:/Users/18019/Documents/UofU/FALL2022/CS3710/16bitCPU/sixteenBitComputer/CheckPoint3/db/cntr_4vi.tdf                                                    ;             ;
; db/cntr_09i.tdf                                                                                 ; yes             ; Auto-Generated Megafunction                  ; C:/Users/18019/Documents/UofU/FALL2022/CS3710/16bitCPU/sixteenBitComputer/CheckPoint3/db/cntr_09i.tdf                                                    ;             ;
; db/cmpr_c9c.tdf                                                                                 ; yes             ; Auto-Generated Megafunction                  ; C:/Users/18019/Documents/UofU/FALL2022/CS3710/16bitCPU/sixteenBitComputer/CheckPoint3/db/cmpr_c9c.tdf                                                    ;             ;
; db/cntr_kri.tdf                                                                                 ; yes             ; Auto-Generated Megafunction                  ; C:/Users/18019/Documents/UofU/FALL2022/CS3710/16bitCPU/sixteenBitComputer/CheckPoint3/db/cntr_kri.tdf                                                    ;             ;
; db/cmpr_99c.tdf                                                                                 ; yes             ; Auto-Generated Megafunction                  ; C:/Users/18019/Documents/UofU/FALL2022/CS3710/16bitCPU/sixteenBitComputer/CheckPoint3/db/cmpr_99c.tdf                                                    ;             ;
; sld_rom_sr.vhd                                                                                  ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_rom_sr.vhd                                                                                    ;             ;
; sld_jtag_endpoint_adapter.vhd                                                                   ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd                                                                     ;             ;
; sld_jtag_endpoint_adapter_impl.sv                                                               ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter_impl.sv                                                                 ;             ;
; sld_hub.vhd                                                                                     ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_hub.vhd                                                                                       ; altera_sld  ;
; db/ip/slda5f1d93f/alt_sld_fab.v                                                                 ; yes             ; Encrypted Auto-Found Verilog HDL File        ; C:/Users/18019/Documents/UofU/FALL2022/CS3710/16bitCPU/sixteenBitComputer/CheckPoint3/db/ip/slda5f1d93f/alt_sld_fab.v                                    ; alt_sld_fab ;
; db/ip/slda5f1d93f/submodules/alt_sld_fab_alt_sld_fab.v                                          ; yes             ; Encrypted Auto-Found Verilog HDL File        ; C:/Users/18019/Documents/UofU/FALL2022/CS3710/16bitCPU/sixteenBitComputer/CheckPoint3/db/ip/slda5f1d93f/submodules/alt_sld_fab_alt_sld_fab.v             ; alt_sld_fab ;
; db/ip/slda5f1d93f/submodules/alt_sld_fab_alt_sld_fab_ident.sv                                   ; yes             ; Auto-Found SystemVerilog HDL File            ; C:/Users/18019/Documents/UofU/FALL2022/CS3710/16bitCPU/sixteenBitComputer/CheckPoint3/db/ip/slda5f1d93f/submodules/alt_sld_fab_alt_sld_fab_ident.sv      ; alt_sld_fab ;
; db/ip/slda5f1d93f/submodules/alt_sld_fab_alt_sld_fab_presplit.sv                                ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; C:/Users/18019/Documents/UofU/FALL2022/CS3710/16bitCPU/sixteenBitComputer/CheckPoint3/db/ip/slda5f1d93f/submodules/alt_sld_fab_alt_sld_fab_presplit.sv   ; alt_sld_fab ;
; db/ip/slda5f1d93f/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd                              ; yes             ; Encrypted Auto-Found VHDL File               ; C:/Users/18019/Documents/UofU/FALL2022/CS3710/16bitCPU/sixteenBitComputer/CheckPoint3/db/ip/slda5f1d93f/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd ; alt_sld_fab ;
; db/ip/slda5f1d93f/submodules/alt_sld_fab_alt_sld_fab_splitter.sv                                ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; C:/Users/18019/Documents/UofU/FALL2022/CS3710/16bitCPU/sixteenBitComputer/CheckPoint3/db/ip/slda5f1d93f/submodules/alt_sld_fab_alt_sld_fab_splitter.sv   ; alt_sld_fab ;
; sld_jtag_hub.vhd                                                                                ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd                                                                                  ;             ;
+-------------------------------------------------------------------------------------------------+-----------------+----------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+


+---------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary             ;
+---------------------------------------------+-----------+
; Resource                                    ; Usage     ;
+---------------------------------------------+-----------+
; Estimate of Logic utilization (ALMs needed) ; 919       ;
;                                             ;           ;
; Combinational ALUT usage for logic          ; 1188      ;
;     -- 7 input functions                    ; 1         ;
;     -- 6 input functions                    ; 448       ;
;     -- 5 input functions                    ; 188       ;
;     -- 4 input functions                    ; 235       ;
;     -- <=3 input functions                  ; 316       ;
;                                             ;           ;
; Dedicated logic registers                   ; 1161      ;
;                                             ;           ;
; I/O pins                                    ; 136       ;
; Total MLAB memory bits                      ; 0         ;
; Total block memory bits                     ; 1053824   ;
;                                             ;           ;
; Total DSP Blocks                            ; 0         ;
;                                             ;           ;
; Maximum fan-out node                        ; clk~input ;
; Maximum fan-out                             ; 922       ;
; Total fan-out                               ; 12545     ;
; Average fan-out                             ; 4.48      ;
+---------------------------------------------+-----------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------+--------------+
; Compilation Hierarchy Node                                                                                                              ; Combinational ALUTs ; Dedicated Logic Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                                 ; Entity Name                                             ; Library Name ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------+--------------+
; |mem_cpu                                                                                                                                ; 1188 (42)           ; 1161 (0)                  ; 1053824           ; 0          ; 136  ; 0            ; |mem_cpu                                                                                                                                                                                                                                                                                                                                            ; mem_cpu                                                 ; work         ;
;    |EXRAM:mem|                                                                                                                          ; 57 (0)              ; 6 (0)                     ; 1048576           ; 0          ; 0    ; 0            ; |mem_cpu|EXRAM:mem                                                                                                                                                                                                                                                                                                                                  ; EXRAM                                                   ; work         ;
;       |altsyncram:altsyncram_component|                                                                                                 ; 57 (0)              ; 6 (0)                     ; 1048576           ; 0          ; 0    ; 0            ; |mem_cpu|EXRAM:mem|altsyncram:altsyncram_component                                                                                                                                                                                                                                                                                                  ; altsyncram                                              ; work         ;
;          |altsyncram_2is2:auto_generated|                                                                                               ; 57 (0)              ; 6 (6)                     ; 1048576           ; 0          ; 0    ; 0            ; |mem_cpu|EXRAM:mem|altsyncram:altsyncram_component|altsyncram_2is2:auto_generated                                                                                                                                                                                                                                                                   ; altsyncram_2is2                                         ; work         ;
;             |decode_dla:decode2|                                                                                                        ; 9 (9)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |mem_cpu|EXRAM:mem|altsyncram:altsyncram_component|altsyncram_2is2:auto_generated|decode_dla:decode2                                                                                                                                                                                                                                                ; decode_dla                                              ; work         ;
;             |mux_chb:mux4|                                                                                                              ; 48 (48)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |mem_cpu|EXRAM:mem|altsyncram:altsyncram_component|altsyncram_2is2:auto_generated|mux_chb:mux4                                                                                                                                                                                                                                                      ; mux_chb                                                 ; work         ;
;    |arrozYlecheCPU:cpu|                                                                                                                 ; 757 (0)             ; 340 (0)                   ; 0                 ; 0          ; 0    ; 0            ; |mem_cpu|arrozYlecheCPU:cpu                                                                                                                                                                                                                                                                                                                         ; arrozYlecheCPU                                          ; work         ;
;       |controlFSM:ctrlFSM|                                                                                                              ; 54 (54)             ; 22 (22)                   ; 0                 ; 0          ; 0    ; 0            ; |mem_cpu|arrozYlecheCPU:cpu|controlFSM:ctrlFSM                                                                                                                                                                                                                                                                                                      ; controlFSM                                              ; work         ;
;       |datapathDraft:datapath|                                                                                                          ; 703 (0)             ; 318 (0)                   ; 0                 ; 0          ; 0    ; 0            ; |mem_cpu|arrozYlecheCPU:cpu|datapathDraft:datapath                                                                                                                                                                                                                                                                                                  ; datapathDraft                                           ; work         ;
;          |ALU:alu_unit|                                                                                                                 ; 78 (78)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |mem_cpu|arrozYlecheCPU:cpu|datapathDraft:datapath|ALU:alu_unit                                                                                                                                                                                                                                                                                     ; ALU                                                     ; work         ;
;          |RegisterFile:regFile|                                                                                                         ; 252 (252)           ; 256 (256)                 ; 0                 ; 0          ; 0    ; 0            ; |mem_cpu|arrozYlecheCPU:cpu|datapathDraft:datapath|RegisterFile:regFile                                                                                                                                                                                                                                                                             ; RegisterFile                                            ; work         ;
;          |flopenr:PSRreg|                                                                                                               ; 1 (1)               ; 5 (5)                     ; 0                 ; 0          ; 0    ; 0            ; |mem_cpu|arrozYlecheCPU:cpu|datapathDraft:datapath|flopenr:PSRreg                                                                                                                                                                                                                                                                                   ; flopenr                                                 ; work         ;
;          |flopenr:immediateReg|                                                                                                         ; 2 (2)               ; 9 (9)                     ; 0                 ; 0          ; 0    ; 0            ; |mem_cpu|arrozYlecheCPU:cpu|datapathDraft:datapath|flopenr:immediateReg                                                                                                                                                                                                                                                                             ; flopenr                                                 ; work         ;
;          |flopenr:instrReg|                                                                                                             ; 1 (1)               ; 16 (16)                   ; 0                 ; 0          ; 0    ; 0            ; |mem_cpu|arrozYlecheCPU:cpu|datapathDraft:datapath|flopenr:instrReg                                                                                                                                                                                                                                                                                 ; flopenr                                                 ; work         ;
;          |flopenr:pcregUnit|                                                                                                            ; 1 (1)               ; 16 (16)                   ; 0                 ; 0          ; 0    ; 0            ; |mem_cpu|arrozYlecheCPU:cpu|datapathDraft:datapath|flopenr:pcregUnit                                                                                                                                                                                                                                                                                ; flopenr                                                 ; work         ;
;          |flopenr:resultReg|                                                                                                            ; 172 (172)           ; 16 (16)                   ; 0                 ; 0          ; 0    ; 0            ; |mem_cpu|arrozYlecheCPU:cpu|datapathDraft:datapath|flopenr:resultReg                                                                                                                                                                                                                                                                                ; flopenr                                                 ; work         ;
;          |mux2:dataToStore|                                                                                                             ; 16 (16)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |mem_cpu|arrozYlecheCPU:cpu|datapathDraft:datapath|mux2:dataToStore                                                                                                                                                                                                                                                                                 ; mux2                                                    ; work         ;
;          |mux2:memAddress|                                                                                                              ; 16 (16)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |mem_cpu|arrozYlecheCPU:cpu|datapathDraft:datapath|mux2:memAddress                                                                                                                                                                                                                                                                                  ; mux2                                                    ; work         ;
;          |mux2:rDestMux|                                                                                                                ; 4 (4)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |mem_cpu|arrozYlecheCPU:cpu|datapathDraft:datapath|mux2:rDestMux                                                                                                                                                                                                                                                                                    ; mux2                                                    ; work         ;
;          |mux2:src1Mux|                                                                                                                 ; 16 (16)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |mem_cpu|arrozYlecheCPU:cpu|datapathDraft:datapath|mux2:src1Mux                                                                                                                                                                                                                                                                                     ; mux2                                                    ; work         ;
;          |mux2:src2mux|                                                                                                                 ; 16 (16)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |mem_cpu|arrozYlecheCPU:cpu|datapathDraft:datapath|mux2:src2mux                                                                                                                                                                                                                                                                                     ; mux2                                                    ; work         ;
;          |mux2:updateReg|                                                                                                               ; 16 (16)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |mem_cpu|arrozYlecheCPU:cpu|datapathDraft:datapath|mux2:updateReg                                                                                                                                                                                                                                                                                   ; mux2                                                    ; work         ;
;          |pcALU:pc_ALU|                                                                                                                 ; 64 (64)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |mem_cpu|arrozYlecheCPU:cpu|datapathDraft:datapath|pcALU:pc_ALU                                                                                                                                                                                                                                                                                     ; pcALU                                                   ; work         ;
;          |shifter:shifterUnit|                                                                                                          ; 48 (48)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |mem_cpu|arrozYlecheCPU:cpu|datapathDraft:datapath|shifter:shifterUnit                                                                                                                                                                                                                                                                              ; shifter                                                 ; work         ;
;    |hexTo7Seg_3710:segUnit1|                                                                                                            ; 8 (8)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |mem_cpu|hexTo7Seg_3710:segUnit1                                                                                                                                                                                                                                                                                                                    ; hexTo7Seg_3710                                          ; work         ;
;    |hexTo7Seg_3710:segUnit2|                                                                                                            ; 8 (8)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |mem_cpu|hexTo7Seg_3710:segUnit2                                                                                                                                                                                                                                                                                                                    ; hexTo7Seg_3710                                          ; work         ;
;    |hexTo7Seg_3710:segUnit3|                                                                                                            ; 8 (8)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |mem_cpu|hexTo7Seg_3710:segUnit3                                                                                                                                                                                                                                                                                                                    ; hexTo7Seg_3710                                          ; work         ;
;    |hexTo7Seg_3710:segUnit4|                                                                                                            ; 8 (8)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |mem_cpu|hexTo7Seg_3710:segUnit4                                                                                                                                                                                                                                                                                                                    ; hexTo7Seg_3710                                          ; work         ;
;    |sld_hub:auto_hub|                                                                                                                   ; 96 (1)              ; 91 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |mem_cpu|sld_hub:auto_hub                                                                                                                                                                                                                                                                                                                           ; sld_hub                                                 ; altera_sld   ;
;       |alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric| ; 95 (0)              ; 91 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |mem_cpu|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric                                                                                                                                                                                           ; alt_sld_fab_with_jtag_input                             ; altera_sld   ;
;          |alt_sld_fab:instrumentation_fabric|                                                                                           ; 95 (0)              ; 91 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |mem_cpu|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                                                                                        ; alt_sld_fab                                             ; alt_sld_fab  ;
;             |alt_sld_fab_alt_sld_fab:alt_sld_fab|                                                                                       ; 95 (1)              ; 91 (5)                    ; 0                 ; 0          ; 0    ; 0            ; |mem_cpu|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                                                                                                    ; alt_sld_fab_alt_sld_fab                                 ; alt_sld_fab  ;
;                |alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|                                                                            ; 94 (0)              ; 86 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |mem_cpu|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric                                                                        ; alt_sld_fab_alt_sld_fab_sldfabric                       ; alt_sld_fab  ;
;                   |sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|                                                                        ; 94 (61)             ; 86 (58)                   ; 0                 ; 0          ; 0    ; 0            ; |mem_cpu|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub                           ; sld_jtag_hub                                            ; work         ;
;                      |sld_rom_sr:hub_info_reg|                                                                                          ; 15 (15)             ; 9 (9)                     ; 0                 ; 0          ; 0    ; 0            ; |mem_cpu|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg   ; sld_rom_sr                                              ; work         ;
;                      |sld_shadow_jsm:shadow_jsm|                                                                                        ; 18 (18)             ; 19 (19)                   ; 0                 ; 0          ; 0    ; 0            ; |mem_cpu|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm ; sld_shadow_jsm                                          ; altera_sld   ;
;    |sld_signaltap:auto_signaltap_0|                                                                                                     ; 204 (2)             ; 724 (82)                  ; 5248              ; 0          ; 0    ; 0            ; |mem_cpu|sld_signaltap:auto_signaltap_0                                                                                                                                                                                                                                                                                                             ; sld_signaltap                                           ; work         ;
;       |sld_signaltap_impl:sld_signaltap_body|                                                                                           ; 202 (0)             ; 642 (0)                   ; 5248              ; 0          ; 0    ; 0            ; |mem_cpu|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body                                                                                                                                                                                                                                                                       ; sld_signaltap_impl                                      ; work         ;
;          |sld_signaltap_implb:sld_signaltap_body|                                                                                       ; 202 (68)            ; 642 (297)                 ; 5248              ; 0          ; 0    ; 0            ; |mem_cpu|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body                                                                                                                                                                                                                                ; sld_signaltap_implb                                     ; work         ;
;             |altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|                                                            ; 2 (0)               ; 46 (46)                   ; 0                 ; 0          ; 0    ; 0            ; |mem_cpu|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem                                                                                                                                                                 ; altdpram                                                ; work         ;
;                |lpm_decode:wdecoder|                                                                                                    ; 2 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |mem_cpu|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder                                                                                                                                             ; lpm_decode                                              ; work         ;
;                   |decode_vnf:auto_generated|                                                                                           ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |mem_cpu|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder|decode_vnf:auto_generated                                                                                                                   ; decode_vnf                                              ; work         ;
;             |altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|                                                                           ; 0 (0)               ; 0 (0)                     ; 5248              ; 0          ; 0    ; 0            ; |mem_cpu|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram                                                                                                                                                                                ; altsyncram                                              ; work         ;
;                |altsyncram_gb84:auto_generated|                                                                                         ; 0 (0)               ; 0 (0)                     ; 5248              ; 0          ; 0    ; 0            ; |mem_cpu|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_gb84:auto_generated                                                                                                                                                 ; altsyncram_gb84                                         ; work         ;
;             |lpm_shiftreg:segment_offset_config_deserialize|                                                                            ; 0 (0)               ; 7 (7)                     ; 0                 ; 0          ; 0    ; 0            ; |mem_cpu|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize                                                                                                                                                                                 ; lpm_shiftreg                                            ; work         ;
;             |lpm_shiftreg:status_register|                                                                                              ; 7 (7)               ; 7 (7)                     ; 0                 ; 0          ; 0    ; 0            ; |mem_cpu|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register                                                                                                                                                                                                   ; lpm_shiftreg                                            ; work         ;
;             |serial_crc_16:\tdo_crc_gen:tdo_crc_calc|                                                                                   ; 4 (4)               ; 13 (13)                   ; 0                 ; 0          ; 0    ; 0            ; |mem_cpu|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc                                                                                                                                                                                        ; serial_crc_16                                           ; work         ;
;             |sld_buffer_manager:sld_buffer_manager_inst|                                                                                ; 60 (60)             ; 44 (44)                   ; 0                 ; 0          ; 0    ; 0            ; |mem_cpu|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst                                                                                                                                                                                     ; sld_buffer_manager                                      ; work         ;
;             |sld_ela_control:ela_control|                                                                                               ; 4 (1)               ; 131 (1)                   ; 0                 ; 0          ; 0    ; 0            ; |mem_cpu|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control                                                                                                                                                                                                    ; sld_ela_control                                         ; work         ;
;                |lpm_shiftreg:trigger_config_deserialize|                                                                                ; 0 (0)               ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |mem_cpu|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize                                                                                                                                                            ; lpm_shiftreg                                            ; work         ;
;                |sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|                                 ; 0 (0)               ; 123 (0)                   ; 0                 ; 0          ; 0    ; 0            ; |mem_cpu|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm                                                                                                             ; sld_ela_basic_multi_level_trigger                       ; work         ;
;                   |lpm_shiftreg:trigger_condition_deserialize|                                                                          ; 0 (0)               ; 123 (123)                 ; 0                 ; 0          ; 0    ; 0            ; |mem_cpu|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize                                                                  ; lpm_shiftreg                                            ; work         ;
;                |sld_ela_trigger_flow_sel:\generated:ela_trigger_flow_mgr_entity|                                                        ; 3 (0)               ; 3 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |mem_cpu|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_sel:\generated:ela_trigger_flow_mgr_entity                                                                                                                                    ; sld_ela_trigger_flow_sel                                ; work         ;
;                   |sld_ela_trigger_flow_sel_qv31:auto_generated|                                                                        ; 3 (0)               ; 3 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |mem_cpu|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_sel:\generated:ela_trigger_flow_mgr_entity|sld_ela_trigger_flow_sel_qv31:auto_generated                                                                                       ; sld_ela_trigger_flow_sel_qv31                           ; work         ;
;                      |sld_reserved_CheckPoint3_auto_signaltap_0_flow_mgr_c90c:mgl_prim1|                                                ; 3 (3)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |mem_cpu|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_sel:\generated:ela_trigger_flow_mgr_entity|sld_ela_trigger_flow_sel_qv31:auto_generated|sld_reserved_CheckPoint3_auto_signaltap_0_flow_mgr_c90c:mgl_prim1                     ; sld_reserved_CheckPoint3_auto_signaltap_0_flow_mgr_c90c ; work         ;
;             |sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|                                          ; 37 (11)             ; 89 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |mem_cpu|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst                                                                                                                                               ; sld_offload_buffer_mgr                                  ; work         ;
;                |lpm_counter:\adv_point_3_and_more:advance_pointer_counter|                                                              ; 8 (0)               ; 6 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |mem_cpu|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter                                                                                     ; lpm_counter                                             ; work         ;
;                   |cntr_19i:auto_generated|                                                                                             ; 8 (8)               ; 6 (6)                     ; 0                 ; 0          ; 0    ; 0            ; |mem_cpu|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_19i:auto_generated                                                             ; cntr_19i                                                ; work         ;
;                |lpm_counter:read_pointer_counter|                                                                                       ; 7 (0)               ; 7 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |mem_cpu|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter                                                                                                              ; lpm_counter                                             ; work         ;
;                   |cntr_4vi:auto_generated|                                                                                             ; 7 (7)               ; 7 (7)                     ; 0                 ; 0          ; 0    ; 0            ; |mem_cpu|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_4vi:auto_generated                                                                                      ; cntr_4vi                                                ; work         ;
;                |lpm_counter:status_advance_pointer_counter|                                                                             ; 6 (0)               ; 4 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |mem_cpu|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter                                                                                                    ; lpm_counter                                             ; work         ;
;                   |cntr_09i:auto_generated|                                                                                             ; 6 (6)               ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |mem_cpu|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_09i:auto_generated                                                                            ; cntr_09i                                                ; work         ;
;                |lpm_counter:status_read_pointer_counter|                                                                                ; 3 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |mem_cpu|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter                                                                                                       ; lpm_counter                                             ; work         ;
;                   |cntr_kri:auto_generated|                                                                                             ; 3 (3)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |mem_cpu|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter|cntr_kri:auto_generated                                                                               ; cntr_kri                                                ; work         ;
;                |lpm_shiftreg:info_data_shift_out|                                                                                       ; 0 (0)               ; 15 (15)                   ; 0                 ; 0          ; 0    ; 0            ; |mem_cpu|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out                                                                                                              ; lpm_shiftreg                                            ; work         ;
;                |lpm_shiftreg:ram_data_shift_out|                                                                                        ; 1 (1)               ; 41 (41)                   ; 0                 ; 0          ; 0    ; 0            ; |mem_cpu|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out                                                                                                               ; lpm_shiftreg                                            ; work         ;
;                |lpm_shiftreg:status_data_shift_out|                                                                                     ; 1 (1)               ; 15 (15)                   ; 0                 ; 0          ; 0    ; 0            ; |mem_cpu|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out                                                                                                            ; lpm_shiftreg                                            ; work         ;
;             |sld_rom_sr:crc_rom_sr|                                                                                                     ; 20 (20)             ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |mem_cpu|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr                                                                                                                                                                                                          ; sld_rom_sr                                              ; work         ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                                                      ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+------------------+--------------+--------------+--------------+--------------+---------+---------+
; Name                                                                                                                                                                                                  ; Type       ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size    ; MIF     ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+------------------+--------------+--------------+--------------+--------------+---------+---------+
; EXRAM:mem|altsyncram:altsyncram_component|altsyncram_2is2:auto_generated|ALTSYNCRAM                                                                                                                   ; M10K block ; True Dual Port   ; 65536        ; 16           ; 65536        ; 16           ; 1048576 ; RAM.mif ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_gb84:auto_generated|ALTSYNCRAM ; AUTO       ; Simple Dual Port ; 128          ; 41           ; 128          ; 41           ; 5248    ; None    ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+------------------+--------------+--------------+--------------+--------------+---------+---------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                                                                                                                                                                                                                                             ;
+--------+--------------+---------+--------------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                                                                                                                                                                                                                                                                                                                 ; IP Include File ;
+--------+--------------+---------+--------------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |mem_cpu|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                                                                    ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |mem_cpu|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                                                                                ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |mem_cpu|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_presplit:presplit                                                      ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |mem_cpu|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric                                                    ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |mem_cpu|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_splitter:splitter                                                      ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |mem_cpu|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_sel:\generated:ela_trigger_flow_mgr_entity|sld_ela_trigger_flow_sel_qv31:auto_generated|sld_reserved_CheckPoint3_auto_signaltap_0_flow_mgr_c90c:mgl_prim1 ;                 ;
+--------+--------------+---------+--------------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |mem_cpu|arrozYlecheCPU:cpu|controlFSM:ctrlFSM|state                                                                                                                                                                                                                                                                                     ;
+----------------+-------------+----------------+-------------+----------------+-------------+--------------+---------------+-------------+-------------+--------------+---------------+---------------+---------------+------------+------------+------------+---------------+---------------+---------------+---------------+--------------+-------------+
; Name           ; state.LBWR3 ; state.BCONDEX2 ; state.SBWR2 ; state.JCONDEX2 ; state.LBWR2 ; state.FETCH2 ; state.JCONDEX ; state.JALWR ; state.JALEX ; state.MEMADR ; state.BCONDEX ; state.RTYPEWR ; state.RTYPEEX ; state.SBWR ; state.LBWR ; state.LBRD ; state.SHIFTWR ; state.SHIFTEX ; state.ITYPEWR ; state.ITYPEEX ; state.DECODE ; state.FETCH ;
+----------------+-------------+----------------+-------------+----------------+-------------+--------------+---------------+-------------+-------------+--------------+---------------+---------------+---------------+------------+------------+------------+---------------+---------------+---------------+---------------+--------------+-------------+
; state.FETCH    ; 0           ; 0              ; 0           ; 0              ; 0           ; 0            ; 0             ; 0           ; 0           ; 0            ; 0             ; 0             ; 0             ; 0          ; 0          ; 0          ; 0             ; 0             ; 0             ; 0             ; 0            ; 0           ;
; state.DECODE   ; 0           ; 0              ; 0           ; 0              ; 0           ; 0            ; 0             ; 0           ; 0           ; 0            ; 0             ; 0             ; 0             ; 0          ; 0          ; 0          ; 0             ; 0             ; 0             ; 0             ; 1            ; 1           ;
; state.ITYPEEX  ; 0           ; 0              ; 0           ; 0              ; 0           ; 0            ; 0             ; 0           ; 0           ; 0            ; 0             ; 0             ; 0             ; 0          ; 0          ; 0          ; 0             ; 0             ; 0             ; 1             ; 0            ; 1           ;
; state.ITYPEWR  ; 0           ; 0              ; 0           ; 0              ; 0           ; 0            ; 0             ; 0           ; 0           ; 0            ; 0             ; 0             ; 0             ; 0          ; 0          ; 0          ; 0             ; 0             ; 1             ; 0             ; 0            ; 1           ;
; state.SHIFTEX  ; 0           ; 0              ; 0           ; 0              ; 0           ; 0            ; 0             ; 0           ; 0           ; 0            ; 0             ; 0             ; 0             ; 0          ; 0          ; 0          ; 0             ; 1             ; 0             ; 0             ; 0            ; 1           ;
; state.SHIFTWR  ; 0           ; 0              ; 0           ; 0              ; 0           ; 0            ; 0             ; 0           ; 0           ; 0            ; 0             ; 0             ; 0             ; 0          ; 0          ; 0          ; 1             ; 0             ; 0             ; 0             ; 0            ; 1           ;
; state.LBRD     ; 0           ; 0              ; 0           ; 0              ; 0           ; 0            ; 0             ; 0           ; 0           ; 0            ; 0             ; 0             ; 0             ; 0          ; 0          ; 1          ; 0             ; 0             ; 0             ; 0             ; 0            ; 1           ;
; state.LBWR     ; 0           ; 0              ; 0           ; 0              ; 0           ; 0            ; 0             ; 0           ; 0           ; 0            ; 0             ; 0             ; 0             ; 0          ; 1          ; 0          ; 0             ; 0             ; 0             ; 0             ; 0            ; 1           ;
; state.SBWR     ; 0           ; 0              ; 0           ; 0              ; 0           ; 0            ; 0             ; 0           ; 0           ; 0            ; 0             ; 0             ; 0             ; 1          ; 0          ; 0          ; 0             ; 0             ; 0             ; 0             ; 0            ; 1           ;
; state.RTYPEEX  ; 0           ; 0              ; 0           ; 0              ; 0           ; 0            ; 0             ; 0           ; 0           ; 0            ; 0             ; 0             ; 1             ; 0          ; 0          ; 0          ; 0             ; 0             ; 0             ; 0             ; 0            ; 1           ;
; state.RTYPEWR  ; 0           ; 0              ; 0           ; 0              ; 0           ; 0            ; 0             ; 0           ; 0           ; 0            ; 0             ; 1             ; 0             ; 0          ; 0          ; 0          ; 0             ; 0             ; 0             ; 0             ; 0            ; 1           ;
; state.BCONDEX  ; 0           ; 0              ; 0           ; 0              ; 0           ; 0            ; 0             ; 0           ; 0           ; 0            ; 1             ; 0             ; 0             ; 0          ; 0          ; 0          ; 0             ; 0             ; 0             ; 0             ; 0            ; 1           ;
; state.MEMADR   ; 0           ; 0              ; 0           ; 0              ; 0           ; 0            ; 0             ; 0           ; 0           ; 1            ; 0             ; 0             ; 0             ; 0          ; 0          ; 0          ; 0             ; 0             ; 0             ; 0             ; 0            ; 1           ;
; state.JALEX    ; 0           ; 0              ; 0           ; 0              ; 0           ; 0            ; 0             ; 0           ; 1           ; 0            ; 0             ; 0             ; 0             ; 0          ; 0          ; 0          ; 0             ; 0             ; 0             ; 0             ; 0            ; 1           ;
; state.JALWR    ; 0           ; 0              ; 0           ; 0              ; 0           ; 0            ; 0             ; 1           ; 0           ; 0            ; 0             ; 0             ; 0             ; 0          ; 0          ; 0          ; 0             ; 0             ; 0             ; 0             ; 0            ; 1           ;
; state.JCONDEX  ; 0           ; 0              ; 0           ; 0              ; 0           ; 0            ; 1             ; 0           ; 0           ; 0            ; 0             ; 0             ; 0             ; 0          ; 0          ; 0          ; 0             ; 0             ; 0             ; 0             ; 0            ; 1           ;
; state.FETCH2   ; 0           ; 0              ; 0           ; 0              ; 0           ; 1            ; 0             ; 0           ; 0           ; 0            ; 0             ; 0             ; 0             ; 0          ; 0          ; 0          ; 0             ; 0             ; 0             ; 0             ; 0            ; 1           ;
; state.LBWR2    ; 0           ; 0              ; 0           ; 0              ; 1           ; 0            ; 0             ; 0           ; 0           ; 0            ; 0             ; 0             ; 0             ; 0          ; 0          ; 0          ; 0             ; 0             ; 0             ; 0             ; 0            ; 1           ;
; state.JCONDEX2 ; 0           ; 0              ; 0           ; 1              ; 0           ; 0            ; 0             ; 0           ; 0           ; 0            ; 0             ; 0             ; 0             ; 0          ; 0          ; 0          ; 0             ; 0             ; 0             ; 0             ; 0            ; 1           ;
; state.SBWR2    ; 0           ; 0              ; 1           ; 0              ; 0           ; 0            ; 0             ; 0           ; 0           ; 0            ; 0             ; 0             ; 0             ; 0          ; 0          ; 0          ; 0             ; 0             ; 0             ; 0             ; 0            ; 1           ;
; state.BCONDEX2 ; 0           ; 1              ; 0           ; 0              ; 0           ; 0            ; 0             ; 0           ; 0           ; 0            ; 0             ; 0             ; 0             ; 0          ; 0          ; 0          ; 0             ; 0             ; 0             ; 0             ; 0            ; 1           ;
; state.LBWR3    ; 1           ; 0              ; 0           ; 0              ; 0           ; 0            ; 0             ; 0           ; 0           ; 0            ; 0             ; 0             ; 0             ; 0          ; 0          ; 0          ; 0             ; 0             ; 0             ; 0             ; 0            ; 1           ;
+----------------+-------------+----------------+-------------+----------------+-------------+--------------+---------------+-------------+-------------+--------------+---------------+---------------+---------------+------------+------------+------------+---------------+---------------+---------------+---------------+--------------+-------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; User-Specified and Inferred Latches                                                                                             ;
+-----------------------------------------------------+--------------------------------------------------+------------------------+
; Latch Name                                          ; Latch Enable Signal                              ; Free of Timing Hazards ;
+-----------------------------------------------------+--------------------------------------------------+------------------------+
; segCode0[0]                                         ; arrozYlecheCPU:cpu|controlFSM:ctrlFSM|state.SBWR ; yes                    ;
; segCode0[1]                                         ; arrozYlecheCPU:cpu|controlFSM:ctrlFSM|state.SBWR ; yes                    ;
; segCode0[2]                                         ; arrozYlecheCPU:cpu|controlFSM:ctrlFSM|state.SBWR ; yes                    ;
; segCode0[3]                                         ; arrozYlecheCPU:cpu|controlFSM:ctrlFSM|state.SBWR ; yes                    ;
; segCode1[0]                                         ; arrozYlecheCPU:cpu|controlFSM:ctrlFSM|state.SBWR ; yes                    ;
; segCode1[1]                                         ; arrozYlecheCPU:cpu|controlFSM:ctrlFSM|state.SBWR ; yes                    ;
; segCode1[2]                                         ; arrozYlecheCPU:cpu|controlFSM:ctrlFSM|state.SBWR ; yes                    ;
; segCode1[3]                                         ; arrozYlecheCPU:cpu|controlFSM:ctrlFSM|state.SBWR ; yes                    ;
; segCode2[0]                                         ; arrozYlecheCPU:cpu|controlFSM:ctrlFSM|state.SBWR ; yes                    ;
; segCode2[1]                                         ; arrozYlecheCPU:cpu|controlFSM:ctrlFSM|state.SBWR ; yes                    ;
; segCode2[2]                                         ; arrozYlecheCPU:cpu|controlFSM:ctrlFSM|state.SBWR ; yes                    ;
; segCode2[3]                                         ; arrozYlecheCPU:cpu|controlFSM:ctrlFSM|state.SBWR ; yes                    ;
; segCode3[0]                                         ; arrozYlecheCPU:cpu|controlFSM:ctrlFSM|state.SBWR ; yes                    ;
; segCode3[1]                                         ; arrozYlecheCPU:cpu|controlFSM:ctrlFSM|state.SBWR ; yes                    ;
; segCode3[2]                                         ; arrozYlecheCPU:cpu|controlFSM:ctrlFSM|state.SBWR ; yes                    ;
; segCode3[3]                                         ; arrozYlecheCPU:cpu|controlFSM:ctrlFSM|state.SBWR ; yes                    ;
; Number of user-specified and inferred latches = 16  ;                                                  ;                        ;
+-----------------------------------------------------+--------------------------------------------------+------------------------+
Note: All latches listed above may not be present at the end of synthesis due to various synthesis optimizations.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                  ;
+--------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------+
; Register name                                                                                    ; Reason for Removal                                                               ;
+--------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------+
; EXRAM:mem|altsyncram:altsyncram_component|altsyncram_2is2:auto_generated|address_reg_b[0..2]     ; Stuck at GND due to stuck port data_in                                           ;
; EXRAM:mem|altsyncram:altsyncram_component|altsyncram_2is2:auto_generated|out_address_reg_b[0..2] ; Stuck at GND due to stuck port data_in                                           ;
; arrozYlecheCPU:cpu|datapathDraft:datapath|flopenr:immediateReg|q[8,9,11..15]                     ; Merged with arrozYlecheCPU:cpu|datapathDraft:datapath|flopenr:immediateReg|q[10] ;
; arrozYlecheCPU:cpu|controlFSM:ctrlFSM|state~2                                                    ; Lost fanout                                                                      ;
; arrozYlecheCPU:cpu|controlFSM:ctrlFSM|state~3                                                    ; Lost fanout                                                                      ;
; arrozYlecheCPU:cpu|controlFSM:ctrlFSM|state~4                                                    ; Lost fanout                                                                      ;
; arrozYlecheCPU:cpu|controlFSM:ctrlFSM|state~5                                                    ; Lost fanout                                                                      ;
; arrozYlecheCPU:cpu|controlFSM:ctrlFSM|state~6                                                    ; Lost fanout                                                                      ;
; Total Number of Removed Registers = 18                                                           ;                                                                                  ;
+--------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                                                                           ;
+-------------------------------------------------------------------------------------------+---------------------------+-----------------------------------------------------------------------------------------------+
; Register name                                                                             ; Reason for Removal        ; Registers Removed due to This Register                                                        ;
+-------------------------------------------------------------------------------------------+---------------------------+-----------------------------------------------------------------------------------------------+
; EXRAM:mem|altsyncram:altsyncram_component|altsyncram_2is2:auto_generated|address_reg_b[2] ; Stuck at GND              ; EXRAM:mem|altsyncram:altsyncram_component|altsyncram_2is2:auto_generated|out_address_reg_b[2] ;
;                                                                                           ; due to stuck port data_in ;                                                                                               ;
; EXRAM:mem|altsyncram:altsyncram_component|altsyncram_2is2:auto_generated|address_reg_b[1] ; Stuck at GND              ; EXRAM:mem|altsyncram:altsyncram_component|altsyncram_2is2:auto_generated|out_address_reg_b[1] ;
;                                                                                           ; due to stuck port data_in ;                                                                                               ;
; EXRAM:mem|altsyncram:altsyncram_component|altsyncram_2is2:auto_generated|address_reg_b[0] ; Stuck at GND              ; EXRAM:mem|altsyncram:altsyncram_component|altsyncram_2is2:auto_generated|out_address_reg_b[0] ;
;                                                                                           ; due to stuck port data_in ;                                                                                               ;
+-------------------------------------------------------------------------------------------+---------------------------+-----------------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 1161  ;
; Number of registers using Synchronous Clear  ; 341   ;
; Number of registers using Synchronous Load   ; 150   ;
; Number of registers using Asynchronous Clear ; 285   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 684   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                                                                                                                                                                                                              ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                                                                                                                                                                                                               ; Fan out ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; arrozYlecheCPU:cpu|datapathDraft:datapath|RegisterFile:regFile|RAM[9][0]                                                                                                                                                                                                                                                        ; 2       ;
; arrozYlecheCPU:cpu|datapathDraft:datapath|RegisterFile:regFile|RAM[11][0]                                                                                                                                                                                                                                                       ; 2       ;
; arrozYlecheCPU:cpu|datapathDraft:datapath|RegisterFile:regFile|RAM[13][0]                                                                                                                                                                                                                                                       ; 2       ;
; arrozYlecheCPU:cpu|datapathDraft:datapath|RegisterFile:regFile|RAM[15][0]                                                                                                                                                                                                                                                       ; 2       ;
; arrozYlecheCPU:cpu|datapathDraft:datapath|RegisterFile:regFile|RAM[5][0]                                                                                                                                                                                                                                                        ; 2       ;
; arrozYlecheCPU:cpu|datapathDraft:datapath|RegisterFile:regFile|RAM[7][0]                                                                                                                                                                                                                                                        ; 2       ;
; arrozYlecheCPU:cpu|datapathDraft:datapath|RegisterFile:regFile|RAM[1][0]                                                                                                                                                                                                                                                        ; 3       ;
; arrozYlecheCPU:cpu|datapathDraft:datapath|RegisterFile:regFile|RAM[3][0]                                                                                                                                                                                                                                                        ; 2       ;
; arrozYlecheCPU:cpu|datapathDraft:datapath|RegisterFile:regFile|RAM[10][1]                                                                                                                                                                                                                                                       ; 2       ;
; arrozYlecheCPU:cpu|datapathDraft:datapath|RegisterFile:regFile|RAM[11][1]                                                                                                                                                                                                                                                       ; 2       ;
; arrozYlecheCPU:cpu|datapathDraft:datapath|RegisterFile:regFile|RAM[14][1]                                                                                                                                                                                                                                                       ; 2       ;
; arrozYlecheCPU:cpu|datapathDraft:datapath|RegisterFile:regFile|RAM[15][1]                                                                                                                                                                                                                                                       ; 2       ;
; arrozYlecheCPU:cpu|datapathDraft:datapath|RegisterFile:regFile|RAM[6][1]                                                                                                                                                                                                                                                        ; 2       ;
; arrozYlecheCPU:cpu|datapathDraft:datapath|RegisterFile:regFile|RAM[7][1]                                                                                                                                                                                                                                                        ; 2       ;
; arrozYlecheCPU:cpu|datapathDraft:datapath|RegisterFile:regFile|RAM[2][1]                                                                                                                                                                                                                                                        ; 3       ;
; arrozYlecheCPU:cpu|datapathDraft:datapath|RegisterFile:regFile|RAM[3][1]                                                                                                                                                                                                                                                        ; 2       ;
; arrozYlecheCPU:cpu|datapathDraft:datapath|RegisterFile:regFile|RAM[12][2]                                                                                                                                                                                                                                                       ; 2       ;
; arrozYlecheCPU:cpu|datapathDraft:datapath|RegisterFile:regFile|RAM[13][2]                                                                                                                                                                                                                                                       ; 2       ;
; arrozYlecheCPU:cpu|datapathDraft:datapath|RegisterFile:regFile|RAM[14][2]                                                                                                                                                                                                                                                       ; 2       ;
; arrozYlecheCPU:cpu|datapathDraft:datapath|RegisterFile:regFile|RAM[15][2]                                                                                                                                                                                                                                                       ; 2       ;
; arrozYlecheCPU:cpu|datapathDraft:datapath|RegisterFile:regFile|RAM[4][2]                                                                                                                                                                                                                                                        ; 2       ;
; arrozYlecheCPU:cpu|datapathDraft:datapath|RegisterFile:regFile|RAM[5][2]                                                                                                                                                                                                                                                        ; 2       ;
; arrozYlecheCPU:cpu|datapathDraft:datapath|RegisterFile:regFile|RAM[6][2]                                                                                                                                                                                                                                                        ; 2       ;
; arrozYlecheCPU:cpu|datapathDraft:datapath|RegisterFile:regFile|RAM[7][2]                                                                                                                                                                                                                                                        ; 2       ;
; arrozYlecheCPU:cpu|datapathDraft:datapath|RegisterFile:regFile|RAM[8][3]                                                                                                                                                                                                                                                        ; 3       ;
; arrozYlecheCPU:cpu|datapathDraft:datapath|RegisterFile:regFile|RAM[9][3]                                                                                                                                                                                                                                                        ; 2       ;
; arrozYlecheCPU:cpu|datapathDraft:datapath|RegisterFile:regFile|RAM[10][3]                                                                                                                                                                                                                                                       ; 2       ;
; arrozYlecheCPU:cpu|datapathDraft:datapath|RegisterFile:regFile|RAM[11][3]                                                                                                                                                                                                                                                       ; 2       ;
; arrozYlecheCPU:cpu|datapathDraft:datapath|RegisterFile:regFile|RAM[12][3]                                                                                                                                                                                                                                                       ; 2       ;
; arrozYlecheCPU:cpu|datapathDraft:datapath|RegisterFile:regFile|RAM[13][3]                                                                                                                                                                                                                                                       ; 2       ;
; arrozYlecheCPU:cpu|datapathDraft:datapath|RegisterFile:regFile|RAM[14][3]                                                                                                                                                                                                                                                       ; 2       ;
; arrozYlecheCPU:cpu|datapathDraft:datapath|RegisterFile:regFile|RAM[15][3]                                                                                                                                                                                                                                                       ; 2       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1] ; 3       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2] ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[6]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[7]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[0]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[1]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[2]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[3]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[4]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[5]                                                                                                                                                   ; 1       ;
; Total number of inverted registers = 42                                                                                                                                                                                                                                                                                         ;         ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                    ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                          ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------------------------------------------------------+
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |mem_cpu|arrozYlecheCPU:cpu|datapathDraft:datapath|flopenr:immediateReg|q[3]                                        ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |mem_cpu|arrozYlecheCPU:cpu|datapathDraft:datapath|flopenr:instrReg|q[6]                                            ;
; 3:1                ; 12 bits   ; 24 LEs        ; 0 LEs                ; 24 LEs                 ; Yes        ; |mem_cpu|arrozYlecheCPU:cpu|datapathDraft:datapath|RegisterFile:regFile|RAM[15][13]                                 ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |mem_cpu|arrozYlecheCPU:cpu|datapathDraft:datapath|RegisterFile:regFile|RAM[14][0]                                  ;
; 3:1                ; 10 bits   ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; Yes        ; |mem_cpu|arrozYlecheCPU:cpu|datapathDraft:datapath|RegisterFile:regFile|RAM[14][11]                                 ;
; 3:1                ; 13 bits   ; 26 LEs        ; 0 LEs                ; 26 LEs                 ; Yes        ; |mem_cpu|arrozYlecheCPU:cpu|datapathDraft:datapath|RegisterFile:regFile|RAM[13][15]                                 ;
; 3:1                ; 14 bits   ; 28 LEs        ; 0 LEs                ; 28 LEs                 ; Yes        ; |mem_cpu|arrozYlecheCPU:cpu|datapathDraft:datapath|RegisterFile:regFile|RAM[12][9]                                  ;
; 3:1                ; 13 bits   ; 26 LEs        ; 0 LEs                ; 26 LEs                 ; Yes        ; |mem_cpu|arrozYlecheCPU:cpu|datapathDraft:datapath|RegisterFile:regFile|RAM[11][8]                                  ;
; 3:1                ; 14 bits   ; 28 LEs        ; 0 LEs                ; 28 LEs                 ; Yes        ; |mem_cpu|arrozYlecheCPU:cpu|datapathDraft:datapath|RegisterFile:regFile|RAM[10][4]                                  ;
; 3:1                ; 14 bits   ; 28 LEs        ; 0 LEs                ; 28 LEs                 ; Yes        ; |mem_cpu|arrozYlecheCPU:cpu|datapathDraft:datapath|RegisterFile:regFile|RAM[9][7]                                   ;
; 3:1                ; 15 bits   ; 30 LEs        ; 0 LEs                ; 30 LEs                 ; Yes        ; |mem_cpu|arrozYlecheCPU:cpu|datapathDraft:datapath|RegisterFile:regFile|RAM[8][8]                                   ;
; 3:1                ; 13 bits   ; 26 LEs        ; 0 LEs                ; 26 LEs                 ; Yes        ; |mem_cpu|arrozYlecheCPU:cpu|datapathDraft:datapath|RegisterFile:regFile|RAM[7][3]                                   ;
; 3:1                ; 14 bits   ; 28 LEs        ; 0 LEs                ; 28 LEs                 ; Yes        ; |mem_cpu|arrozYlecheCPU:cpu|datapathDraft:datapath|RegisterFile:regFile|RAM[6][5]                                   ;
; 3:1                ; 14 bits   ; 28 LEs        ; 0 LEs                ; 28 LEs                 ; Yes        ; |mem_cpu|arrozYlecheCPU:cpu|datapathDraft:datapath|RegisterFile:regFile|RAM[5][3]                                   ;
; 3:1                ; 14 bits   ; 28 LEs        ; 0 LEs                ; 28 LEs                 ; Yes        ; |mem_cpu|arrozYlecheCPU:cpu|datapathDraft:datapath|RegisterFile:regFile|RAM[3][3]                                   ;
; 3:1                ; 15 bits   ; 30 LEs        ; 0 LEs                ; 30 LEs                 ; Yes        ; |mem_cpu|arrozYlecheCPU:cpu|datapathDraft:datapath|RegisterFile:regFile|RAM[2][11]                                  ;
; 3:1                ; 15 bits   ; 30 LEs        ; 0 LEs                ; 30 LEs                 ; Yes        ; |mem_cpu|arrozYlecheCPU:cpu|datapathDraft:datapath|RegisterFile:regFile|RAM[1][1]                                   ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |mem_cpu|arrozYlecheCPU:cpu|datapathDraft:datapath|RegisterFile:regFile|RAM[0][3]                                   ;
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |mem_cpu|arrozYlecheCPU:cpu|datapathDraft:datapath|flopenr:pcregUnit|q[6]                                           ;
; 45:1               ; 4 bits    ; 120 LEs       ; 64 LEs               ; 56 LEs                 ; Yes        ; |mem_cpu|arrozYlecheCPU:cpu|datapathDraft:datapath|flopenr:resultReg|q[5]                                           ;
; 45:1               ; 4 bits    ; 120 LEs       ; 64 LEs               ; 56 LEs                 ; Yes        ; |mem_cpu|arrozYlecheCPU:cpu|datapathDraft:datapath|flopenr:resultReg|q[10]                                          ;
; 47:1               ; 4 bits    ; 124 LEs       ; 60 LEs               ; 64 LEs                 ; Yes        ; |mem_cpu|arrozYlecheCPU:cpu|datapathDraft:datapath|flopenr:resultReg|q[14]                                          ;
; 47:1               ; 4 bits    ; 124 LEs       ; 60 LEs               ; 64 LEs                 ; Yes        ; |mem_cpu|arrozYlecheCPU:cpu|datapathDraft:datapath|flopenr:resultReg|q[2]                                           ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |mem_cpu|arrozYlecheCPU:cpu|datapathDraft:datapath|RegisterFile:regFile|RAM[15][2]                                  ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |mem_cpu|arrozYlecheCPU:cpu|datapathDraft:datapath|RegisterFile:regFile|RAM[14][3]                                  ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |mem_cpu|arrozYlecheCPU:cpu|datapathDraft:datapath|RegisterFile:regFile|RAM[13][2]                                  ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |mem_cpu|arrozYlecheCPU:cpu|datapathDraft:datapath|RegisterFile:regFile|RAM[12][3]                                  ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |mem_cpu|arrozYlecheCPU:cpu|datapathDraft:datapath|RegisterFile:regFile|RAM[11][1]                                  ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |mem_cpu|arrozYlecheCPU:cpu|datapathDraft:datapath|RegisterFile:regFile|RAM[10][1]                                  ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |mem_cpu|arrozYlecheCPU:cpu|datapathDraft:datapath|RegisterFile:regFile|RAM[9][3]                                   ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |mem_cpu|arrozYlecheCPU:cpu|datapathDraft:datapath|RegisterFile:regFile|RAM[7][1]                                   ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |mem_cpu|arrozYlecheCPU:cpu|datapathDraft:datapath|RegisterFile:regFile|RAM[6][2]                                   ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |mem_cpu|arrozYlecheCPU:cpu|datapathDraft:datapath|RegisterFile:regFile|RAM[5][0]                                   ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |mem_cpu|arrozYlecheCPU:cpu|datapathDraft:datapath|RegisterFile:regFile|RAM[3][1]                                   ;
; 3:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; No         ; |mem_cpu|arrozYlecheCPU:cpu|controlFSM:ctrlFSM|state                                                                ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |mem_cpu|arrozYlecheCPU:cpu|controlFSM:ctrlFSM|state                                                                ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |mem_cpu|arrozYlecheCPU:cpu|datapathDraft:datapath|shifter:shifterUnit|ShiftLeft0                                   ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |mem_cpu|arrozYlecheCPU:cpu|datapathDraft:datapath|shifter:shifterUnit|ShiftRight0                                  ;
; 4:1                ; 18 bits   ; 36 LEs        ; 36 LEs               ; 0 LEs                  ; No         ; |mem_cpu|arrozYlecheCPU:cpu|datapathDraft:datapath|shifter:shifterUnit|ShiftLeft0                                   ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |mem_cpu|arrozYlecheCPU:cpu|datapathDraft:datapath|shifter:shifterUnit|ShiftLeft1                                   ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |mem_cpu|arrozYlecheCPU:cpu|datapathDraft:datapath|shifter:shifterUnit|ShiftLeft1                                   ;
; 4:1                ; 18 bits   ; 36 LEs        ; 36 LEs               ; 0 LEs                  ; No         ; |mem_cpu|arrozYlecheCPU:cpu|datapathDraft:datapath|shifter:shifterUnit|ShiftRight1                                  ;
; 3:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; No         ; |mem_cpu|arrozYlecheCPU:cpu|datapathDraft:datapath|pcALU:pc_ALU|pcOut[4]                                            ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |mem_cpu|arrozYlecheCPU:cpu|controlFSM:ctrlFSM|shifterControl[3]                                                    ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |mem_cpu|arrozYlecheCPU:cpu|controlFSM:ctrlFSM|Selector8                                                            ;
; 17:1               ; 16 bits   ; 176 LEs       ; 176 LEs              ; 0 LEs                  ; No         ; |mem_cpu|arrozYlecheCPU:cpu|datapathDraft:datapath|RegisterFile:regFile|rd2[0]                                      ;
; 17:1               ; 16 bits   ; 176 LEs       ; 176 LEs              ; 0 LEs                  ; No         ; |mem_cpu|arrozYlecheCPU:cpu|datapathDraft:datapath|RegisterFile:regFile|rd1[13]                                     ;
; 8:1                ; 16 bits   ; 80 LEs        ; 80 LEs               ; 0 LEs                  ; No         ; |mem_cpu|EXRAM:mem|altsyncram:altsyncram_component|altsyncram_2is2:auto_generated|mux_chb:mux4|l3_w4_n0_mux_dataout ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------+
; Source assignments for EXRAM:mem|altsyncram:altsyncram_component|altsyncram_2is2:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------+
; Assignment                      ; Value              ; From ; To                                ;
+---------------------------------+--------------------+------+-----------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                 ;
+---------------------------------+--------------------+------+-----------------------------------+


+-------------------------------------------------------+
; Source assignments for sld_signaltap:auto_signaltap_0 ;
+-----------------+-------+------+----------------------+
; Assignment      ; Value ; From ; To                   ;
+-----------------+-------+------+----------------------+
; MESSAGE_DISABLE ; 13410 ; -    ; -                    ;
+-----------------+-------+------+----------------------+


+----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: EXRAM:mem|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+----------------------------+
; Parameter Name                     ; Value                ; Type                       ;
+------------------------------------+----------------------+----------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                    ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                 ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY               ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE               ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE             ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                    ;
; OPERATION_MODE                     ; BIDIR_DUAL_PORT      ; Untyped                    ;
; WIDTH_A                            ; 16                   ; Signed Integer             ;
; WIDTHAD_A                          ; 16                   ; Signed Integer             ;
; NUMWORDS_A                         ; 65536                ; Signed Integer             ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                    ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                    ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                    ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                    ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                    ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                    ;
; WIDTH_B                            ; 16                   ; Signed Integer             ;
; WIDTHAD_B                          ; 16                   ; Signed Integer             ;
; NUMWORDS_B                         ; 65536                ; Signed Integer             ;
; INDATA_REG_B                       ; CLOCK0               ; Untyped                    ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK0               ; Untyped                    ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                    ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                    ;
; OUTDATA_REG_B                      ; CLOCK0               ; Untyped                    ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                    ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                    ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                    ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                    ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                    ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                    ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                    ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer             ;
; WIDTH_BYTEENA_B                    ; 1                    ; Signed Integer             ;
; RAM_BLOCK_TYPE                     ; M10K                 ; Untyped                    ;
; BYTE_SIZE                          ; 8                    ; Untyped                    ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                    ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                    ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                    ;
; INIT_FILE                          ; RAM.mif              ; Untyped                    ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                    ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                    ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                    ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                    ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                    ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                    ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                    ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                    ;
; ENABLE_ECC                         ; FALSE                ; Untyped                    ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                    ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                    ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                    ;
; CBXI_PARAMETER                     ; altsyncram_2is2      ; Untyped                    ;
+------------------------------------+----------------------+----------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------+
; Parameter Settings for User Entity Instance: arrozYlecheCPU:cpu ;
+-------------------+------------------+--------------------------+
; Parameter Name    ; Value            ; Type                     ;
+-------------------+------------------+--------------------------+
; WIDTH             ; 16               ; Signed Integer           ;
; REGBITS           ; 4                ; Signed Integer           ;
; INSTRUCTION_MEM   ; 0000000000000000 ; Unsigned Binary          ;
; INTERRUPT_CONTROL ; 0101111111111111 ; Unsigned Binary          ;
; DATA_STACK        ; 0110111111111110 ; Unsigned Binary          ;
; IO_MEM            ; 1100111111111101 ; Unsigned Binary          ;
+-------------------+------------------+--------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: arrozYlecheCPU:cpu|datapathDraft:datapath ;
+-------------------+------------------+-------------------------------------------------+
; Parameter Name    ; Value            ; Type                                            ;
+-------------------+------------------+-------------------------------------------------+
; WIDTH             ; 16               ; Signed Integer                                  ;
; REGBITS           ; 4                ; Signed Integer                                  ;
; INSTRUCTION_MEM   ; 0000000000000000 ; Unsigned Binary                                 ;
; INTERRUPT_CONTROL ; 0101111111111111 ; Unsigned Binary                                 ;
; DATA_STACK        ; 0110111111111110 ; Unsigned Binary                                 ;
; IO_MEM            ; 1100111111111101 ; Unsigned Binary                                 ;
+-------------------+------------------+-------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: arrozYlecheCPU:cpu|datapathDraft:datapath|flopenr:pcregUnit ;
+----------------+------------------+----------------------------------------------------------------------+
; Parameter Name ; Value            ; Type                                                                 ;
+----------------+------------------+----------------------------------------------------------------------+
; WIDTH          ; 16               ; Signed Integer                                                       ;
; DEFAULT        ; 0000000000000000 ; Unsigned Binary                                                      ;
+----------------+------------------+----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: arrozYlecheCPU:cpu|datapathDraft:datapath|flopenr:PSRreg ;
+----------------+----------+---------------------------------------------------------------------------+
; Parameter Name ; Value    ; Type                                                                      ;
+----------------+----------+---------------------------------------------------------------------------+
; WIDTH          ; 8        ; Signed Integer                                                            ;
; DEFAULT        ; 00000000 ; Unsigned Binary                                                           ;
+----------------+----------+---------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: arrozYlecheCPU:cpu|datapathDraft:datapath|flopenr:instrReg ;
+----------------+------------------+---------------------------------------------------------------------+
; Parameter Name ; Value            ; Type                                                                ;
+----------------+------------------+---------------------------------------------------------------------+
; WIDTH          ; 16               ; Signed Integer                                                      ;
; DEFAULT        ; 0000000000000000 ; Unsigned Binary                                                     ;
+----------------+------------------+---------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: arrozYlecheCPU:cpu|datapathDraft:datapath|flopenr:resultReg ;
+----------------+------------------+----------------------------------------------------------------------+
; Parameter Name ; Value            ; Type                                                                 ;
+----------------+------------------+----------------------------------------------------------------------+
; WIDTH          ; 16               ; Signed Integer                                                       ;
; DEFAULT        ; 0000000000000000 ; Unsigned Binary                                                      ;
+----------------+------------------+----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: arrozYlecheCPU:cpu|datapathDraft:datapath|flopenr:immediateReg ;
+----------------+------------------+-------------------------------------------------------------------------+
; Parameter Name ; Value            ; Type                                                                    ;
+----------------+------------------+-------------------------------------------------------------------------+
; WIDTH          ; 16               ; Signed Integer                                                          ;
; DEFAULT        ; 0000000000000000 ; Unsigned Binary                                                         ;
+----------------+------------------+-------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: arrozYlecheCPU:cpu|datapathDraft:datapath|mux2:updateReg ;
+----------------+-------+------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                         ;
+----------------+-------+------------------------------------------------------------------------------+
; WIDTH          ; 16    ; Signed Integer                                                               ;
+----------------+-------+------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: arrozYlecheCPU:cpu|datapathDraft:datapath|mux2:extend ;
+----------------+-------+---------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                      ;
+----------------+-------+---------------------------------------------------------------------------+
; WIDTH          ; 16    ; Signed Integer                                                            ;
+----------------+-------+---------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: arrozYlecheCPU:cpu|datapathDraft:datapath|mux2:rDestMux ;
+----------------+-------+-----------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------+
; WIDTH          ; 16    ; Signed Integer                                                              ;
+----------------+-------+-----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: arrozYlecheCPU:cpu|datapathDraft:datapath|mux2:src1Mux ;
+----------------+-------+----------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                       ;
+----------------+-------+----------------------------------------------------------------------------+
; WIDTH          ; 16    ; Signed Integer                                                             ;
+----------------+-------+----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: arrozYlecheCPU:cpu|datapathDraft:datapath|mux2:src2mux ;
+----------------+-------+----------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                       ;
+----------------+-------+----------------------------------------------------------------------------+
; WIDTH          ; 16    ; Signed Integer                                                             ;
+----------------+-------+----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: arrozYlecheCPU:cpu|datapathDraft:datapath|mux4:outputMUX ;
+----------------+-------+------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                         ;
+----------------+-------+------------------------------------------------------------------------------+
; WIDTH          ; 16    ; Signed Integer                                                               ;
+----------------+-------+------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: arrozYlecheCPU:cpu|datapathDraft:datapath|mux2:memAddress ;
+----------------+-------+-------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------+
; WIDTH          ; 16    ; Signed Integer                                                                ;
+----------------+-------+-------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: arrozYlecheCPU:cpu|datapathDraft:datapath|mux2:dataToStore ;
+----------------+-------+--------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------+
; WIDTH          ; 16    ; Signed Integer                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: arrozYlecheCPU:cpu|datapathDraft:datapath|pcALU:pc_ALU ;
+----------------+-------+----------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                       ;
+----------------+-------+----------------------------------------------------------------------------+
; WIDTH          ; 16    ; Signed Integer                                                             ;
+----------------+-------+----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: arrozYlecheCPU:cpu|datapathDraft:datapath|shifter:shifterUnit ;
+----------------+-------+-----------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------+
; WIDTH          ; 16    ; Signed Integer                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: arrozYlecheCPU:cpu|datapathDraft:datapath|RegisterFile:regFile ;
+-------------------+------------------+----------------------------------------------------------------------+
; Parameter Name    ; Value            ; Type                                                                 ;
+-------------------+------------------+----------------------------------------------------------------------+
; WIDTH             ; 16               ; Signed Integer                                                       ;
; REGBITS           ; 4                ; Signed Integer                                                       ;
; INSTRUCTION_MEM   ; 0000000000000000 ; Unsigned Binary                                                      ;
; INTERRUPT_CONTROL ; 0101111111111111 ; Unsigned Binary                                                      ;
; DATA_STACK        ; 0110111111111110 ; Unsigned Binary                                                      ;
; IO_MEM            ; 1100111111111101 ; Unsigned Binary                                                      ;
+-------------------+------------------+----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: arrozYlecheCPU:cpu|datapathDraft:datapath|ALU:alu_unit ;
+----------------+-------+----------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                       ;
+----------------+-------+----------------------------------------------------------------------------+
; WIDTH          ; 16    ; Signed Integer                                                             ;
+----------------+-------+----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_0                                                                                                                           ;
+-------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------+----------------+
; Parameter Name                                  ; Value                                                                                                                                  ; Type           ;
+-------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------+----------------+
; lpm_type                                        ; sld_signaltap                                                                                                                          ; String         ;
; sld_node_info                                   ; 805334528                                                                                                                              ; Untyped        ;
; SLD_SECTION_ID                                  ; hdl_signaltap_0                                                                                                                        ; String         ;
; SLD_IP_VERSION                                  ; 6                                                                                                                                      ; Signed Integer ;
; SLD_IP_MINOR_VERSION                            ; 0                                                                                                                                      ; Signed Integer ;
; SLD_COMMON_IP_VERSION                           ; 0                                                                                                                                      ; Signed Integer ;
; sld_data_bits                                   ; 41                                                                                                                                     ; Untyped        ;
; sld_trigger_bits                                ; 41                                                                                                                                     ; Untyped        ;
; SLD_NODE_CRC_BITS                               ; 32                                                                                                                                     ; Signed Integer ;
; SLD_NODE_CRC_HIWORD                             ; 41394                                                                                                                                  ; Signed Integer ;
; SLD_NODE_CRC_LOWORD                             ; 50132                                                                                                                                  ; Signed Integer ;
; sld_incremental_routing                         ; 1                                                                                                                                      ; Untyped        ;
; sld_sample_depth                                ; 128                                                                                                                                    ; Untyped        ;
; sld_segment_size                                ; 128                                                                                                                                    ; Untyped        ;
; sld_ram_block_type                              ; AUTO                                                                                                                                   ; Untyped        ;
; sld_state_bits                                  ; 2                                                                                                                                      ; Untyped        ;
; sld_buffer_full_stop                            ; 0                                                                                                                                      ; Untyped        ;
; SLD_MEM_ADDRESS_BITS                            ; 7                                                                                                                                      ; Signed Integer ;
; SLD_DATA_BIT_CNTR_BITS                          ; 4                                                                                                                                      ; Signed Integer ;
; sld_trigger_level                               ; 1                                                                                                                                      ; Untyped        ;
; sld_trigger_in_enabled                          ; 0                                                                                                                                      ; Untyped        ;
; SLD_HPS_TRIGGER_IN_ENABLED                      ; 0                                                                                                                                      ; Signed Integer ;
; SLD_HPS_TRIGGER_OUT_ENABLED                     ; 0                                                                                                                                      ; Signed Integer ;
; SLD_HPS_EVENT_ENABLED                           ; 0                                                                                                                                      ; Signed Integer ;
; SLD_HPS_EVENT_ID                                ; 0                                                                                                                                      ; Signed Integer ;
; sld_advanced_trigger_entity                     ; basic,1,                                                                                                                               ; Untyped        ;
; sld_trigger_level_pipeline                      ; 1                                                                                                                                      ; Untyped        ;
; sld_trigger_pipeline                            ; 0                                                                                                                                      ; Untyped        ;
; sld_ram_pipeline                                ; 1                                                                                                                                      ; Untyped        ;
; sld_counter_pipeline                            ; 0                                                                                                                                      ; Untyped        ;
; sld_enable_advanced_trigger                     ; 0                                                                                                                                      ; Untyped        ;
; SLD_ADVANCED_TRIGGER_1                          ; NONE                                                                                                                                   ; String         ;
; SLD_ADVANCED_TRIGGER_2                          ; NONE                                                                                                                                   ; String         ;
; SLD_ADVANCED_TRIGGER_3                          ; NONE                                                                                                                                   ; String         ;
; SLD_ADVANCED_TRIGGER_4                          ; NONE                                                                                                                                   ; String         ;
; SLD_ADVANCED_TRIGGER_5                          ; NONE                                                                                                                                   ; String         ;
; SLD_ADVANCED_TRIGGER_6                          ; NONE                                                                                                                                   ; String         ;
; SLD_ADVANCED_TRIGGER_7                          ; NONE                                                                                                                                   ; String         ;
; SLD_ADVANCED_TRIGGER_8                          ; NONE                                                                                                                                   ; String         ;
; SLD_ADVANCED_TRIGGER_9                          ; NONE                                                                                                                                   ; String         ;
; SLD_ADVANCED_TRIGGER_10                         ; NONE                                                                                                                                   ; String         ;
; sld_inversion_mask_length                       ; 134                                                                                                                                    ; Untyped        ;
; sld_inversion_mask                              ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 ; Untyped        ;
; sld_power_up_trigger                            ; 0                                                                                                                                      ; Untyped        ;
; sld_state_flow_mgr_entity                       ; sld_reserved_CheckPoint3_auto_signaltap_0_flow_mgr_c90c                                                                                ; Untyped        ;
; sld_state_flow_use_generated                    ; 1                                                                                                                                      ; Untyped        ;
; sld_current_resource_width                      ; 0                                                                                                                                      ; Untyped        ;
; sld_attribute_mem_mode                          ; OFF                                                                                                                                    ; Untyped        ;
; sld_storage_qualifier_bits                      ; 41                                                                                                                                     ; Untyped        ;
; SLD_STORAGE_QUALIFIER_GAP_RECORD                ; 0                                                                                                                                      ; Signed Integer ;
; SLD_STORAGE_QUALIFIER_MODE                      ; OFF                                                                                                                                    ; String         ;
; SLD_STORAGE_QUALIFIER_ENABLE_ADVANCED_CONDITION ; 0                                                                                                                                      ; Signed Integer ;
; sld_storage_qualifier_inversion_mask_length     ; 0                                                                                                                                      ; Untyped        ;
; SLD_STORAGE_QUALIFIER_ADVANCED_CONDITION_ENTITY ; basic                                                                                                                                  ; String         ;
; SLD_STORAGE_QUALIFIER_PIPELINE                  ; 0                                                                                                                                      ; Signed Integer ;
; SLD_CREATE_MONITOR_INTERFACE                    ; 0                                                                                                                                      ; Signed Integer ;
; SLD_USE_JTAG_SIGNAL_ADAPTER                     ; 1                                                                                                                                      ; Signed Integer ;
+-------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                      ;
+-------------------------------------------+-------------------------------------------+
; Name                                      ; Value                                     ;
+-------------------------------------------+-------------------------------------------+
; Number of entity instances                ; 1                                         ;
; Entity Instance                           ; EXRAM:mem|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; BIDIR_DUAL_PORT                           ;
;     -- WIDTH_A                            ; 16                                        ;
;     -- NUMWORDS_A                         ; 65536                                     ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                    ;
;     -- WIDTH_B                            ; 16                                        ;
;     -- NUMWORDS_B                         ; 65536                                     ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                    ;
;     -- OUTDATA_REG_B                      ; CLOCK0                                    ;
;     -- RAM_BLOCK_TYPE                     ; M10K                                      ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                  ;
+-------------------------------------------+-------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "arrozYlecheCPU:cpu|datapathDraft:datapath|mux2:rDestMux"                                                                                     ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                                                                                      ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; d0   ; Input  ; Warning  ; Input port expression (4 bits) is smaller than the input port (16 bits) it drives.  Extra input bit(s) "d0[15..4]" will be connected to GND. ;
; d1   ; Input  ; Warning  ; Input port expression (4 bits) is smaller than the input port (16 bits) it drives.  Extra input bit(s) "d1[15..4]" will be connected to GND. ;
; d1   ; Input  ; Info     ; Stuck at VCC                                                                                                                                 ;
; y    ; Output ; Warning  ; Output or bidir port (16 bits) is wider than the port expression (4 bits) it drives; bit(s) "y[15..4]" have no fanouts                       ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------+
; Port Connectivity Checks: "arrozYlecheCPU:cpu|datapathDraft:datapath|mux2:extend" ;
+-----------+-------+----------+----------------------------------------------------+
; Port      ; Type  ; Severity ; Details                                            ;
+-----------+-------+----------+----------------------------------------------------+
; d1[15..8] ; Input ; Info     ; Stuck at GND                                       ;
+-----------+-------+----------+----------------------------------------------------+


+---------------------------------------------+
; Port Connectivity Checks: "EXRAM:mem"       ;
+-----------+-------+----------+--------------+
; Port      ; Type  ; Severity ; Details      ;
+-----------+-------+----------+--------------+
; address_b ; Input ; Info     ; Stuck at GND ;
+-----------+-------+----------+--------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Tap Logic Analyzer Settings                                                                                                                                                                                                                                      ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; Instance Index ; Instance Name    ; Trigger Input Width ; Data Input Width ; Sample Depth ; Segments ; Storage Qualifier Type ; Trigger Flow Control ; Trigger Conditions ; Advanced Trigger Conditions ; Trigger In Used ; Trigger Out Used ; Power-Up Trigger Enabled ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; 0              ; auto_signaltap_0 ; 41                  ; 41               ; 128          ; 1        ; continuous             ; state-based          ; 1                  ; 0                           ; no              ; no               ; no                       ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; arriav_ff             ; 346                         ;
;     ENA               ; 73                          ;
;     ENA SCLR          ; 241                         ;
;     SCLR              ; 1                           ;
;     plain             ; 31                          ;
; arriav_lcell_comb     ; 888                         ;
;     arith             ; 47                          ;
;         4 data inputs ; 31                          ;
;         5 data inputs ; 16                          ;
;     extend            ; 1                           ;
;         7 data inputs ; 1                           ;
;     normal            ; 824                         ;
;         0 data inputs ; 1                           ;
;         1 data inputs ; 12                          ;
;         2 data inputs ; 74                          ;
;         3 data inputs ; 71                          ;
;         4 data inputs ; 149                         ;
;         5 data inputs ; 122                         ;
;         6 data inputs ; 395                         ;
;     shared            ; 16                          ;
;         2 data inputs ; 8                           ;
;         4 data inputs ; 8                           ;
; boundary_port         ; 138                         ;
; stratixv_ram_block    ; 128                         ;
;                       ;                             ;
; Max LUT depth         ; 10.00                       ;
; Average LUT depth     ; 6.74                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:02     ;
+----------------+--------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Connections to In-System Debugging Instance "auto_signaltap_0"                                                                                                     ;
+----------------------+---------------+-----------+--------------------------------+-------------------+--------------------------------------------------+---------+
; Name                 ; Type          ; Status    ; Partition Name                 ; Netlist Type Used ; Actual Connection                                ; Details ;
+----------------------+---------------+-----------+--------------------------------+-------------------+--------------------------------------------------+---------+
; clk                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; clk                                              ; N/A     ;
; reset                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; reset                                            ; N/A     ;
; reset                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; reset                                            ; N/A     ;
; seg0[0]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; hexTo7Seg_3710:segUnit1|WideOr6~0                ; N/A     ;
; seg0[0]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; hexTo7Seg_3710:segUnit1|WideOr6~0                ; N/A     ;
; seg0[1]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; hexTo7Seg_3710:segUnit1|WideOr5~0                ; N/A     ;
; seg0[1]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; hexTo7Seg_3710:segUnit1|WideOr5~0                ; N/A     ;
; seg0[2]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; hexTo7Seg_3710:segUnit1|WideOr4~0                ; N/A     ;
; seg0[2]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; hexTo7Seg_3710:segUnit1|WideOr4~0                ; N/A     ;
; seg0[3]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; hexTo7Seg_3710:segUnit1|WideOr3~0                ; N/A     ;
; seg0[3]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; hexTo7Seg_3710:segUnit1|WideOr3~0                ; N/A     ;
; seg0[4]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; hexTo7Seg_3710:segUnit1|WideOr2~0                ; N/A     ;
; seg0[4]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; hexTo7Seg_3710:segUnit1|WideOr2~0                ; N/A     ;
; seg0[5]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; hexTo7Seg_3710:segUnit1|WideOr1~0                ; N/A     ;
; seg0[5]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; hexTo7Seg_3710:segUnit1|WideOr1~0                ; N/A     ;
; seg0[6]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; hexTo7Seg_3710:segUnit1|WideOr0~0_wirecell       ; N/A     ;
; seg0[6]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; hexTo7Seg_3710:segUnit1|WideOr0~0_wirecell       ; N/A     ;
; seg1[0]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; hexTo7Seg_3710:segUnit2|WideOr6~0                ; N/A     ;
; seg1[0]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; hexTo7Seg_3710:segUnit2|WideOr6~0                ; N/A     ;
; seg1[1]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; hexTo7Seg_3710:segUnit2|WideOr5~0                ; N/A     ;
; seg1[1]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; hexTo7Seg_3710:segUnit2|WideOr5~0                ; N/A     ;
; seg1[2]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; hexTo7Seg_3710:segUnit2|WideOr4~0                ; N/A     ;
; seg1[2]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; hexTo7Seg_3710:segUnit2|WideOr4~0                ; N/A     ;
; seg1[3]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; hexTo7Seg_3710:segUnit2|WideOr3~0                ; N/A     ;
; seg1[3]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; hexTo7Seg_3710:segUnit2|WideOr3~0                ; N/A     ;
; seg1[4]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; hexTo7Seg_3710:segUnit2|WideOr2~0                ; N/A     ;
; seg1[4]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; hexTo7Seg_3710:segUnit2|WideOr2~0                ; N/A     ;
; seg1[5]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; hexTo7Seg_3710:segUnit2|WideOr1~0                ; N/A     ;
; seg1[5]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; hexTo7Seg_3710:segUnit2|WideOr1~0                ; N/A     ;
; seg1[6]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; hexTo7Seg_3710:segUnit2|WideOr0~0_wirecell       ; N/A     ;
; seg1[6]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; hexTo7Seg_3710:segUnit2|WideOr0~0_wirecell       ; N/A     ;
; seg2[0]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; hexTo7Seg_3710:segUnit3|WideOr6~0                ; N/A     ;
; seg2[0]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; hexTo7Seg_3710:segUnit3|WideOr6~0                ; N/A     ;
; seg2[1]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; hexTo7Seg_3710:segUnit3|WideOr5~0                ; N/A     ;
; seg2[1]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; hexTo7Seg_3710:segUnit3|WideOr5~0                ; N/A     ;
; seg2[2]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; hexTo7Seg_3710:segUnit3|WideOr4~0                ; N/A     ;
; seg2[2]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; hexTo7Seg_3710:segUnit3|WideOr4~0                ; N/A     ;
; seg2[3]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; hexTo7Seg_3710:segUnit3|WideOr3~0                ; N/A     ;
; seg2[3]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; hexTo7Seg_3710:segUnit3|WideOr3~0                ; N/A     ;
; seg2[4]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; hexTo7Seg_3710:segUnit3|WideOr2~0                ; N/A     ;
; seg2[4]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; hexTo7Seg_3710:segUnit3|WideOr2~0                ; N/A     ;
; seg2[5]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; hexTo7Seg_3710:segUnit3|WideOr1~0                ; N/A     ;
; seg2[5]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; hexTo7Seg_3710:segUnit3|WideOr1~0                ; N/A     ;
; seg2[6]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; hexTo7Seg_3710:segUnit3|WideOr0~0_wirecell       ; N/A     ;
; seg2[6]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; hexTo7Seg_3710:segUnit3|WideOr0~0_wirecell       ; N/A     ;
; seg3[0]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; hexTo7Seg_3710:segUnit4|WideOr6~0                ; N/A     ;
; seg3[0]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; hexTo7Seg_3710:segUnit4|WideOr6~0                ; N/A     ;
; seg3[1]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; hexTo7Seg_3710:segUnit4|WideOr5~0                ; N/A     ;
; seg3[1]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; hexTo7Seg_3710:segUnit4|WideOr5~0                ; N/A     ;
; seg3[2]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; hexTo7Seg_3710:segUnit4|WideOr4~0                ; N/A     ;
; seg3[2]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; hexTo7Seg_3710:segUnit4|WideOr4~0                ; N/A     ;
; seg3[3]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; hexTo7Seg_3710:segUnit4|WideOr3~0                ; N/A     ;
; seg3[3]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; hexTo7Seg_3710:segUnit4|WideOr3~0                ; N/A     ;
; seg3[4]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; hexTo7Seg_3710:segUnit4|WideOr2~0                ; N/A     ;
; seg3[4]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; hexTo7Seg_3710:segUnit4|WideOr2~0                ; N/A     ;
; seg3[5]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; hexTo7Seg_3710:segUnit4|WideOr1~0                ; N/A     ;
; seg3[5]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; hexTo7Seg_3710:segUnit4|WideOr1~0                ; N/A     ;
; seg3[6]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; hexTo7Seg_3710:segUnit4|WideOr0~0_wirecell       ; N/A     ;
; seg3[6]              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; hexTo7Seg_3710:segUnit4|WideOr0~0_wirecell       ; N/A     ;
; switches[0]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; switches[0]                                      ; N/A     ;
; switches[0]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; switches[0]                                      ; N/A     ;
; switches[1]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; switches[1]                                      ; N/A     ;
; switches[1]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; switches[1]                                      ; N/A     ;
; switches[2]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; switches[2]                                      ; N/A     ;
; switches[2]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; switches[2]                                      ; N/A     ;
; switches[3]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; switches[3]                                      ; N/A     ;
; switches[3]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; switches[3]                                      ; N/A     ;
; switches[4]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; switches[4]                                      ; N/A     ;
; switches[4]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; switches[4]                                      ; N/A     ;
; switches[5]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; switches[5]                                      ; N/A     ;
; switches[5]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; switches[5]                                      ; N/A     ;
; switches[6]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; switches[6]                                      ; N/A     ;
; switches[6]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; switches[6]                                      ; N/A     ;
; switches[7]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; switches[7]                                      ; N/A     ;
; switches[7]          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; switches[7]                                      ; N/A     ;
; wren_a               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; arrozYlecheCPU:cpu|controlFSM:ctrlFSM|state.SBWR ; N/A     ;
; wren_a               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; arrozYlecheCPU:cpu|controlFSM:ctrlFSM|state.SBWR ; N/A     ;
; wren_b               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ~GND                                             ; N/A     ;
; wren_b               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; ~GND                                             ; N/A     ;
; writeEN_A            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; writeEN_A~5                                      ; N/A     ;
; writeEN_A            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; writeEN_A~5                                      ; N/A     ;
; writeEN_B            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                              ; N/A     ;
; writeEN_B            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                              ; N/A     ;
; auto_signaltap_0|gnd ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND              ; N/A     ;
; auto_signaltap_0|gnd ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND              ; N/A     ;
; auto_signaltap_0|gnd ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND              ; N/A     ;
; auto_signaltap_0|gnd ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND              ; N/A     ;
; auto_signaltap_0|gnd ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND              ; N/A     ;
; auto_signaltap_0|gnd ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND              ; N/A     ;
; auto_signaltap_0|gnd ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND              ; N/A     ;
; auto_signaltap_0|gnd ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND              ; N/A     ;
; auto_signaltap_0|gnd ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND              ; N/A     ;
; auto_signaltap_0|gnd ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND              ; N/A     ;
; auto_signaltap_0|gnd ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND              ; N/A     ;
; auto_signaltap_0|gnd ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND              ; N/A     ;
; auto_signaltap_0|gnd ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND              ; N/A     ;
; auto_signaltap_0|gnd ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND              ; N/A     ;
; auto_signaltap_0|gnd ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND              ; N/A     ;
; auto_signaltap_0|gnd ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND              ; N/A     ;
; auto_signaltap_0|gnd ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND              ; N/A     ;
; auto_signaltap_0|gnd ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND              ; N/A     ;
; auto_signaltap_0|gnd ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND              ; N/A     ;
; auto_signaltap_0|vcc ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC              ; N/A     ;
; auto_signaltap_0|vcc ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC              ; N/A     ;
; auto_signaltap_0|vcc ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC              ; N/A     ;
; auto_signaltap_0|vcc ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC              ; N/A     ;
; auto_signaltap_0|vcc ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC              ; N/A     ;
; auto_signaltap_0|vcc ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC              ; N/A     ;
; auto_signaltap_0|vcc ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC              ; N/A     ;
; auto_signaltap_0|vcc ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC              ; N/A     ;
; auto_signaltap_0|vcc ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC              ; N/A     ;
; auto_signaltap_0|vcc ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC              ; N/A     ;
; auto_signaltap_0|vcc ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC              ; N/A     ;
; auto_signaltap_0|vcc ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC              ; N/A     ;
; auto_signaltap_0|vcc ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC              ; N/A     ;
+----------------------+---------------+-----------+--------------------------------+-------------------+--------------------------------------------------+---------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition
    Info: Processing started: Tue Nov 22 21:09:51 2022
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off CheckPoint3 -c CheckPoint3
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 14 of the 14 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file hexto7seg_3710.v
    Info (12023): Found entity 1: hexTo7Seg_3710 File: C:/Users/18019/Documents/UofU/FALL2022/CS3710/16bitCPU/sixteenBitComputer/CheckPoint3/hexTo7Seg_3710.v Line: 5
Info (12021): Found 0 design units, including 0 entities, in source file exram_bb.v
Info (12021): Found 1 design units, including 1 entities, in source file exram.v
    Info (12023): Found entity 1: EXRAM File: C:/Users/18019/Documents/UofU/FALL2022/CS3710/16bitCPU/sixteenBitComputer/CheckPoint3/EXRAM.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file tb_mem_cpu.v
    Info (12023): Found entity 1: tb_mem_cpu File: C:/Users/18019/Documents/UofU/FALL2022/CS3710/16bitCPU/sixteenBitComputer/CheckPoint3/tb_mem_cpu.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file mem_cpu.v
    Info (12023): Found entity 1: mem_cpu File: C:/Users/18019/Documents/UofU/FALL2022/CS3710/16bitCPU/sixteenBitComputer/CheckPoint3/mem_cpu.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file arrozylechecpu.v
    Info (12023): Found entity 1: arrozYlecheCPU File: C:/Users/18019/Documents/UofU/FALL2022/CS3710/16bitCPU/sixteenBitComputer/CheckPoint3/arrozYlecheCPU.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file controlfsm.v
    Info (12023): Found entity 1: controlFSM File: C:/Users/18019/Documents/UofU/FALL2022/CS3710/16bitCPU/sixteenBitComputer/CheckPoint3/controlFSM.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /users/18019/documents/uofu/fall2022/cs3710/16bitcpu/sixteenbitcomputer/checkpoint1/shifter.v
    Info (12023): Found entity 1: shifter File: C:/Users/18019/Documents/UofU/FALL2022/CS3710/16bitCPU/sixteenBitComputer/CheckPoint1/shifter.v Line: 14
Info (12021): Found 1 design units, including 1 entities, in source file /users/18019/documents/uofu/fall2022/cs3710/16bitcpu/sixteenbitcomputer/checkpoint1/rf_alu.v
    Info (12023): Found entity 1: RF_ALU File: C:/Users/18019/Documents/UofU/FALL2022/CS3710/16bitCPU/sixteenBitComputer/CheckPoint1/RF_ALU.v Line: 5
Info (12021): Found 1 design units, including 1 entities, in source file /users/18019/documents/uofu/fall2022/cs3710/16bitcpu/sixteenbitcomputer/checkpoint1/registerfile.v
    Info (12023): Found entity 1: RegisterFile File: C:/Users/18019/Documents/UofU/FALL2022/CS3710/16bitCPU/sixteenBitComputer/CheckPoint1/RegisterFile.v Line: 13
Info (12021): Found 1 design units, including 1 entities, in source file /users/18019/documents/uofu/fall2022/cs3710/16bitcpu/sixteenbitcomputer/checkpoint1/flopenr.v
    Info (12023): Found entity 1: flopenr File: C:/Users/18019/Documents/UofU/FALL2022/CS3710/16bitCPU/sixteenBitComputer/CheckPoint1/flopenr.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /users/18019/documents/uofu/fall2022/cs3710/16bitcpu/sixteenbitcomputer/checkpoint1/pcalu.v
    Info (12023): Found entity 1: pcALU File: C:/Users/18019/Documents/UofU/FALL2022/CS3710/16bitCPU/sixteenBitComputer/CheckPoint1/pcALU.v Line: 5
Info (12021): Found 1 design units, including 1 entities, in source file /users/18019/documents/uofu/fall2022/cs3710/16bitcpu/sixteenbitcomputer/checkpoint1/mux4.v
    Info (12023): Found entity 1: mux4 File: C:/Users/18019/Documents/UofU/FALL2022/CS3710/16bitCPU/sixteenBitComputer/CheckPoint1/mux4.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /users/18019/documents/uofu/fall2022/cs3710/16bitcpu/sixteenbitcomputer/checkpoint1/mux2.v
    Info (12023): Found entity 1: mux2 File: C:/Users/18019/Documents/UofU/FALL2022/CS3710/16bitCPU/sixteenBitComputer/CheckPoint1/mux2.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /users/18019/documents/uofu/fall2022/cs3710/16bitcpu/sixteenbitcomputer/checkpoint1/fpalu.v
    Info (12023): Found entity 1: fpALU File: C:/Users/18019/Documents/UofU/FALL2022/CS3710/16bitCPU/sixteenBitComputer/CheckPoint1/fpALU.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /users/18019/documents/uofu/fall2022/cs3710/16bitcpu/sixteenbitcomputer/checkpoint1/flopr.v
    Info (12023): Found entity 1: flopr File: C:/Users/18019/Documents/UofU/FALL2022/CS3710/16bitCPU/sixteenBitComputer/CheckPoint1/flopr.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file /users/18019/documents/uofu/fall2022/cs3710/16bitcpu/sixteenbitcomputer/checkpoint1/alu.v
    Info (12023): Found entity 1: ALU File: C:/Users/18019/Documents/UofU/FALL2022/CS3710/16bitCPU/sixteenBitComputer/CheckPoint1/ALU.v Line: 5
Info (12021): Found 1 design units, including 1 entities, in source file /users/18019/documents/uofu/fall2022/cs3710/16bitcpu/sixteenbitcomputer/checkpoint2/datapathdraft.v
    Info (12023): Found entity 1: datapathDraft File: C:/Users/18019/Documents/UofU/FALL2022/CS3710/16bitCPU/sixteenBitComputer/CheckPoint2/datapathDraft.v Line: 5
Info (12021): Found 1 design units, including 1 entities, in source file /users/18019/documents/uofu/fall2022/cs3710/16bitcpu/sixteenbitcomputer/checkpoint2/datapath_memory.v
    Info (12023): Found entity 1: Datapath_Memory File: C:/Users/18019/Documents/UofU/FALL2022/CS3710/16bitCPU/sixteenBitComputer/CheckPoint2/Datapath_Memory.v Line: 1
Info (12127): Elaborating entity "mem_cpu" for the top level hierarchy
Warning (10036): Verilog HDL or VHDL warning at mem_cpu.v(14): object "memOut_B" assigned a value but never read File: C:/Users/18019/Documents/UofU/FALL2022/CS3710/16bitCPU/sixteenBitComputer/CheckPoint3/mem_cpu.v Line: 14
Warning (10036): Verilog HDL or VHDL warning at mem_cpu.v(15): object "segValue" assigned a value but never read File: C:/Users/18019/Documents/UofU/FALL2022/CS3710/16bitCPU/sixteenBitComputer/CheckPoint3/mem_cpu.v Line: 15
Info (10041): Inferred latch for "segCode0[0]" at mem_cpu.v(123) File: C:/Users/18019/Documents/UofU/FALL2022/CS3710/16bitCPU/sixteenBitComputer/CheckPoint3/mem_cpu.v Line: 123
Info (10041): Inferred latch for "segCode0[1]" at mem_cpu.v(123) File: C:/Users/18019/Documents/UofU/FALL2022/CS3710/16bitCPU/sixteenBitComputer/CheckPoint3/mem_cpu.v Line: 123
Info (10041): Inferred latch for "segCode0[2]" at mem_cpu.v(123) File: C:/Users/18019/Documents/UofU/FALL2022/CS3710/16bitCPU/sixteenBitComputer/CheckPoint3/mem_cpu.v Line: 123
Info (10041): Inferred latch for "segCode0[3]" at mem_cpu.v(123) File: C:/Users/18019/Documents/UofU/FALL2022/CS3710/16bitCPU/sixteenBitComputer/CheckPoint3/mem_cpu.v Line: 123
Info (10041): Inferred latch for "segCode1[0]" at mem_cpu.v(122) File: C:/Users/18019/Documents/UofU/FALL2022/CS3710/16bitCPU/sixteenBitComputer/CheckPoint3/mem_cpu.v Line: 122
Info (10041): Inferred latch for "segCode1[1]" at mem_cpu.v(122) File: C:/Users/18019/Documents/UofU/FALL2022/CS3710/16bitCPU/sixteenBitComputer/CheckPoint3/mem_cpu.v Line: 122
Info (10041): Inferred latch for "segCode1[2]" at mem_cpu.v(122) File: C:/Users/18019/Documents/UofU/FALL2022/CS3710/16bitCPU/sixteenBitComputer/CheckPoint3/mem_cpu.v Line: 122
Info (10041): Inferred latch for "segCode1[3]" at mem_cpu.v(122) File: C:/Users/18019/Documents/UofU/FALL2022/CS3710/16bitCPU/sixteenBitComputer/CheckPoint3/mem_cpu.v Line: 122
Info (10041): Inferred latch for "segCode2[0]" at mem_cpu.v(121) File: C:/Users/18019/Documents/UofU/FALL2022/CS3710/16bitCPU/sixteenBitComputer/CheckPoint3/mem_cpu.v Line: 121
Info (10041): Inferred latch for "segCode2[1]" at mem_cpu.v(121) File: C:/Users/18019/Documents/UofU/FALL2022/CS3710/16bitCPU/sixteenBitComputer/CheckPoint3/mem_cpu.v Line: 121
Info (10041): Inferred latch for "segCode2[2]" at mem_cpu.v(121) File: C:/Users/18019/Documents/UofU/FALL2022/CS3710/16bitCPU/sixteenBitComputer/CheckPoint3/mem_cpu.v Line: 121
Info (10041): Inferred latch for "segCode2[3]" at mem_cpu.v(121) File: C:/Users/18019/Documents/UofU/FALL2022/CS3710/16bitCPU/sixteenBitComputer/CheckPoint3/mem_cpu.v Line: 121
Info (10041): Inferred latch for "segCode3[0]" at mem_cpu.v(120) File: C:/Users/18019/Documents/UofU/FALL2022/CS3710/16bitCPU/sixteenBitComputer/CheckPoint3/mem_cpu.v Line: 120
Info (10041): Inferred latch for "segCode3[1]" at mem_cpu.v(120) File: C:/Users/18019/Documents/UofU/FALL2022/CS3710/16bitCPU/sixteenBitComputer/CheckPoint3/mem_cpu.v Line: 120
Info (10041): Inferred latch for "segCode3[2]" at mem_cpu.v(120) File: C:/Users/18019/Documents/UofU/FALL2022/CS3710/16bitCPU/sixteenBitComputer/CheckPoint3/mem_cpu.v Line: 120
Info (10041): Inferred latch for "segCode3[3]" at mem_cpu.v(120) File: C:/Users/18019/Documents/UofU/FALL2022/CS3710/16bitCPU/sixteenBitComputer/CheckPoint3/mem_cpu.v Line: 120
Info (12128): Elaborating entity "EXRAM" for hierarchy "EXRAM:mem" File: C:/Users/18019/Documents/UofU/FALL2022/CS3710/16bitCPU/sixteenBitComputer/CheckPoint3/mem_cpu.v Line: 38
Info (12128): Elaborating entity "altsyncram" for hierarchy "EXRAM:mem|altsyncram:altsyncram_component" File: C:/Users/18019/Documents/UofU/FALL2022/CS3710/16bitCPU/sixteenBitComputer/CheckPoint3/EXRAM.v Line: 97
Info (12130): Elaborated megafunction instantiation "EXRAM:mem|altsyncram:altsyncram_component" File: C:/Users/18019/Documents/UofU/FALL2022/CS3710/16bitCPU/sixteenBitComputer/CheckPoint3/EXRAM.v Line: 97
Info (12133): Instantiated megafunction "EXRAM:mem|altsyncram:altsyncram_component" with the following parameter: File: C:/Users/18019/Documents/UofU/FALL2022/CS3710/16bitCPU/sixteenBitComputer/CheckPoint3/EXRAM.v Line: 97
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_input_b" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_b" = "BYPASS"
    Info (12134): Parameter "indata_reg_b" = "CLOCK0"
    Info (12134): Parameter "init_file" = "RAM.mif"
    Info (12134): Parameter "init_file_layout" = "PORT_A"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "65536"
    Info (12134): Parameter "numwords_b" = "65536"
    Info (12134): Parameter "operation_mode" = "BIDIR_DUAL_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "outdata_reg_b" = "CLOCK0"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "ram_block_type" = "M10K"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "OLD_DATA"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "read_during_write_mode_port_b" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "widthad_a" = "16"
    Info (12134): Parameter "widthad_b" = "16"
    Info (12134): Parameter "width_a" = "16"
    Info (12134): Parameter "width_b" = "16"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "wrcontrol_wraddress_reg_b" = "CLOCK0"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_2is2.tdf
    Info (12023): Found entity 1: altsyncram_2is2 File: C:/Users/18019/Documents/UofU/FALL2022/CS3710/16bitCPU/sixteenBitComputer/CheckPoint3/db/altsyncram_2is2.tdf Line: 31
Info (12128): Elaborating entity "altsyncram_2is2" for hierarchy "EXRAM:mem|altsyncram:altsyncram_component|altsyncram_2is2:auto_generated" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_dla.tdf
    Info (12023): Found entity 1: decode_dla File: C:/Users/18019/Documents/UofU/FALL2022/CS3710/16bitCPU/sixteenBitComputer/CheckPoint3/db/decode_dla.tdf Line: 22
Info (12128): Elaborating entity "decode_dla" for hierarchy "EXRAM:mem|altsyncram:altsyncram_component|altsyncram_2is2:auto_generated|decode_dla:decode2" File: C:/Users/18019/Documents/UofU/FALL2022/CS3710/16bitCPU/sixteenBitComputer/CheckPoint3/db/altsyncram_2is2.tdf Line: 48
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_chb.tdf
    Info (12023): Found entity 1: mux_chb File: C:/Users/18019/Documents/UofU/FALL2022/CS3710/16bitCPU/sixteenBitComputer/CheckPoint3/db/mux_chb.tdf Line: 22
Info (12128): Elaborating entity "mux_chb" for hierarchy "EXRAM:mem|altsyncram:altsyncram_component|altsyncram_2is2:auto_generated|mux_chb:mux4" File: C:/Users/18019/Documents/UofU/FALL2022/CS3710/16bitCPU/sixteenBitComputer/CheckPoint3/db/altsyncram_2is2.tdf Line: 50
Info (12128): Elaborating entity "arrozYlecheCPU" for hierarchy "arrozYlecheCPU:cpu" File: C:/Users/18019/Documents/UofU/FALL2022/CS3710/16bitCPU/sixteenBitComputer/CheckPoint3/mem_cpu.v Line: 49
Info (12128): Elaborating entity "controlFSM" for hierarchy "arrozYlecheCPU:cpu|controlFSM:ctrlFSM" File: C:/Users/18019/Documents/UofU/FALL2022/CS3710/16bitCPU/sixteenBitComputer/CheckPoint3/arrozYlecheCPU.v Line: 30
Info (12128): Elaborating entity "datapathDraft" for hierarchy "arrozYlecheCPU:cpu|datapathDraft:datapath" File: C:/Users/18019/Documents/UofU/FALL2022/CS3710/16bitCPU/sixteenBitComputer/CheckPoint3/arrozYlecheCPU.v Line: 63
Info (12128): Elaborating entity "flopenr" for hierarchy "arrozYlecheCPU:cpu|datapathDraft:datapath|flopenr:pcregUnit" File: C:/Users/18019/Documents/UofU/FALL2022/CS3710/16bitCPU/sixteenBitComputer/CheckPoint2/datapathDraft.v Line: 52
Info (12128): Elaborating entity "flopenr" for hierarchy "arrozYlecheCPU:cpu|datapathDraft:datapath|flopenr:PSRreg" File: C:/Users/18019/Documents/UofU/FALL2022/CS3710/16bitCPU/sixteenBitComputer/CheckPoint2/datapathDraft.v Line: 53
Info (12128): Elaborating entity "mux2" for hierarchy "arrozYlecheCPU:cpu|datapathDraft:datapath|mux2:updateReg" File: C:/Users/18019/Documents/UofU/FALL2022/CS3710/16bitCPU/sixteenBitComputer/CheckPoint2/datapathDraft.v Line: 63
Info (12128): Elaborating entity "mux4" for hierarchy "arrozYlecheCPU:cpu|datapathDraft:datapath|mux4:outputMUX" File: C:/Users/18019/Documents/UofU/FALL2022/CS3710/16bitCPU/sixteenBitComputer/CheckPoint2/datapathDraft.v Line: 75
Info (12128): Elaborating entity "pcALU" for hierarchy "arrozYlecheCPU:cpu|datapathDraft:datapath|pcALU:pc_ALU" File: C:/Users/18019/Documents/UofU/FALL2022/CS3710/16bitCPU/sixteenBitComputer/CheckPoint2/datapathDraft.v Line: 84
Warning (10230): Verilog HDL assignment warning at pcALU.v(38): truncated value with size 32 to match size of target (16) File: C:/Users/18019/Documents/UofU/FALL2022/CS3710/16bitCPU/sixteenBitComputer/CheckPoint1/pcALU.v Line: 38
Warning (10230): Verilog HDL assignment warning at pcALU.v(39): truncated value with size 32 to match size of target (16) File: C:/Users/18019/Documents/UofU/FALL2022/CS3710/16bitCPU/sixteenBitComputer/CheckPoint1/pcALU.v Line: 39
Info (12128): Elaborating entity "shifter" for hierarchy "arrozYlecheCPU:cpu|datapathDraft:datapath|shifter:shifterUnit" File: C:/Users/18019/Documents/UofU/FALL2022/CS3710/16bitCPU/sixteenBitComputer/CheckPoint2/datapathDraft.v Line: 87
Info (12128): Elaborating entity "RegisterFile" for hierarchy "arrozYlecheCPU:cpu|datapathDraft:datapath|RegisterFile:regFile" File: C:/Users/18019/Documents/UofU/FALL2022/CS3710/16bitCPU/sixteenBitComputer/CheckPoint2/datapathDraft.v Line: 88
Info (10648): Verilog HDL Display System Task info at RegisterFile.v(26): Loading register file File: C:/Users/18019/Documents/UofU/FALL2022/CS3710/16bitCPU/sixteenBitComputer/CheckPoint1/RegisterFile.v Line: 26
Info (10648): Verilog HDL Display System Task info at RegisterFile.v(32): done with RF load File: C:/Users/18019/Documents/UofU/FALL2022/CS3710/16bitCPU/sixteenBitComputer/CheckPoint1/RegisterFile.v Line: 32
Warning (10230): Verilog HDL assignment warning at RegisterFile.v(62): truncated value with size 32 to match size of target (16) File: C:/Users/18019/Documents/UofU/FALL2022/CS3710/16bitCPU/sixteenBitComputer/CheckPoint1/RegisterFile.v Line: 62
Warning (10230): Verilog HDL assignment warning at RegisterFile.v(63): truncated value with size 32 to match size of target (16) File: C:/Users/18019/Documents/UofU/FALL2022/CS3710/16bitCPU/sixteenBitComputer/CheckPoint1/RegisterFile.v Line: 63
Info (12128): Elaborating entity "ALU" for hierarchy "arrozYlecheCPU:cpu|datapathDraft:datapath|ALU:alu_unit" File: C:/Users/18019/Documents/UofU/FALL2022/CS3710/16bitCPU/sixteenBitComputer/CheckPoint2/datapathDraft.v Line: 89
Info (12128): Elaborating entity "hexTo7Seg_3710" for hierarchy "hexTo7Seg_3710:segUnit1" File: C:/Users/18019/Documents/UofU/FALL2022/CS3710/16bitCPU/sixteenBitComputer/CheckPoint3/mem_cpu.v Line: 54
Info (12021): Found 1 design units, including 1 entities, in source file db/sld_ela_trigger_flow_sel_qv31.tdf
    Info (12023): Found entity 1: sld_ela_trigger_flow_sel_qv31 File: C:/Users/18019/Documents/UofU/FALL2022/CS3710/16bitCPU/sixteenBitComputer/CheckPoint3/db/sld_ela_trigger_flow_sel_qv31.tdf Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file db/sld_reserved_checkpoint3_auto_signaltap_0_flow_mgr_c90c.v
    Info (12023): Found entity 1: sld_reserved_CheckPoint3_auto_signaltap_0_flow_mgr_c90c File: C:/Users/18019/Documents/UofU/FALL2022/CS3710/16bitCPU/sixteenBitComputer/CheckPoint3/db/sld_reserved_checkpoint3_auto_signaltap_0_flow_mgr_c90c.v Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_gb84.tdf
    Info (12023): Found entity 1: altsyncram_gb84 File: C:/Users/18019/Documents/UofU/FALL2022/CS3710/16bitCPU/sixteenBitComputer/CheckPoint3/db/altsyncram_gb84.tdf Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_elc.tdf
    Info (12023): Found entity 1: mux_elc File: C:/Users/18019/Documents/UofU/FALL2022/CS3710/16bitCPU/sixteenBitComputer/CheckPoint3/db/mux_elc.tdf Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_vnf.tdf
    Info (12023): Found entity 1: decode_vnf File: C:/Users/18019/Documents/UofU/FALL2022/CS3710/16bitCPU/sixteenBitComputer/CheckPoint3/db/decode_vnf.tdf Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_19i.tdf
    Info (12023): Found entity 1: cntr_19i File: C:/Users/18019/Documents/UofU/FALL2022/CS3710/16bitCPU/sixteenBitComputer/CheckPoint3/db/cntr_19i.tdf Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_e9c.tdf
    Info (12023): Found entity 1: cmpr_e9c File: C:/Users/18019/Documents/UofU/FALL2022/CS3710/16bitCPU/sixteenBitComputer/CheckPoint3/db/cmpr_e9c.tdf Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_4vi.tdf
    Info (12023): Found entity 1: cntr_4vi File: C:/Users/18019/Documents/UofU/FALL2022/CS3710/16bitCPU/sixteenBitComputer/CheckPoint3/db/cntr_4vi.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_09i.tdf
    Info (12023): Found entity 1: cntr_09i File: C:/Users/18019/Documents/UofU/FALL2022/CS3710/16bitCPU/sixteenBitComputer/CheckPoint3/db/cntr_09i.tdf Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_c9c.tdf
    Info (12023): Found entity 1: cmpr_c9c File: C:/Users/18019/Documents/UofU/FALL2022/CS3710/16bitCPU/sixteenBitComputer/CheckPoint3/db/cmpr_c9c.tdf Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_kri.tdf
    Info (12023): Found entity 1: cntr_kri File: C:/Users/18019/Documents/UofU/FALL2022/CS3710/16bitCPU/sixteenBitComputer/CheckPoint3/db/cntr_kri.tdf Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_99c.tdf
    Info (12023): Found entity 1: cmpr_99c File: C:/Users/18019/Documents/UofU/FALL2022/CS3710/16bitCPU/sixteenBitComputer/CheckPoint3/db/cmpr_99c.tdf Line: 22
Info (12033): Analysis and Synthesis generated Signal Tap or debug node instance "auto_signaltap_0"
Info (11170): Starting IP generation for the debug fabric: alt_sld_fab.
Info (11172): 2022.11.22.21:10:03 Progress: Loading slda5f1d93f/alt_sld_fab_wrapper_hw.tcl
Info (11172): Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG
Info (11172): Alt_sld_fab: Generating alt_sld_fab "alt_sld_fab" for QUARTUS_SYNTH
Info (11172): Alt_sld_fab: "alt_sld_fab" instantiated alt_sld_fab "alt_sld_fab"
Info (11172): Presplit: "alt_sld_fab" instantiated altera_super_splitter "presplit"
Info (11172): Splitter: "alt_sld_fab" instantiated altera_sld_splitter "splitter"
Info (11172): Sldfabric: "alt_sld_fab" instantiated altera_sld_jtag_hub "sldfabric"
Info (11172): Ident: "alt_sld_fab" instantiated altera_connection_identification_hub "ident"
Info (11172): Alt_sld_fab: Done "alt_sld_fab" with 6 modules, 6 files
Info (11171): Finished IP generation for the debug fabric: alt_sld_fab.
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/slda5f1d93f/alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab File: C:/Users/18019/Documents/UofU/FALL2022/CS3710/16bitCPU/sixteenBitComputer/CheckPoint3/db/ip/slda5f1d93f/alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/slda5f1d93f/submodules/alt_sld_fab_alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab File: C:/Users/18019/Documents/UofU/FALL2022/CS3710/16bitCPU/sixteenBitComputer/CheckPoint3/db/ip/slda5f1d93f/submodules/alt_sld_fab_alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/slda5f1d93f/submodules/alt_sld_fab_alt_sld_fab_ident.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_ident File: C:/Users/18019/Documents/UofU/FALL2022/CS3710/16bitCPU/sixteenBitComputer/CheckPoint3/db/ip/slda5f1d93f/submodules/alt_sld_fab_alt_sld_fab_ident.sv Line: 33
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/slda5f1d93f/submodules/alt_sld_fab_alt_sld_fab_presplit.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_presplit File: C:/Users/18019/Documents/UofU/FALL2022/CS3710/16bitCPU/sixteenBitComputer/CheckPoint3/db/ip/slda5f1d93f/submodules/alt_sld_fab_alt_sld_fab_presplit.sv Line: 3
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/slda5f1d93f/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd
    Info (12022): Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl File: C:/Users/18019/Documents/UofU/FALL2022/CS3710/16bitCPU/sixteenBitComputer/CheckPoint3/db/ip/slda5f1d93f/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 102
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric File: C:/Users/18019/Documents/UofU/FALL2022/CS3710/16bitCPU/sixteenBitComputer/CheckPoint3/db/ip/slda5f1d93f/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 11
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/slda5f1d93f/submodules/alt_sld_fab_alt_sld_fab_splitter.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_splitter File: C:/Users/18019/Documents/UofU/FALL2022/CS3710/16bitCPU/sixteenBitComputer/CheckPoint3/db/ip/slda5f1d93f/submodules/alt_sld_fab_alt_sld_fab_splitter.sv Line: 3
Warning (12241): 1 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "wren_b" is stuck at GND File: C:/Users/18019/Documents/UofU/FALL2022/CS3710/16bitCPU/sixteenBitComputer/CheckPoint3/mem_cpu.v Line: 5
    Warning (13410): Pin "address_b[0]" is stuck at GND File: C:/Users/18019/Documents/UofU/FALL2022/CS3710/16bitCPU/sixteenBitComputer/CheckPoint3/mem_cpu.v Line: 6
    Warning (13410): Pin "address_b[1]" is stuck at GND File: C:/Users/18019/Documents/UofU/FALL2022/CS3710/16bitCPU/sixteenBitComputer/CheckPoint3/mem_cpu.v Line: 6
    Warning (13410): Pin "address_b[2]" is stuck at GND File: C:/Users/18019/Documents/UofU/FALL2022/CS3710/16bitCPU/sixteenBitComputer/CheckPoint3/mem_cpu.v Line: 6
    Warning (13410): Pin "address_b[3]" is stuck at GND File: C:/Users/18019/Documents/UofU/FALL2022/CS3710/16bitCPU/sixteenBitComputer/CheckPoint3/mem_cpu.v Line: 6
    Warning (13410): Pin "address_b[4]" is stuck at GND File: C:/Users/18019/Documents/UofU/FALL2022/CS3710/16bitCPU/sixteenBitComputer/CheckPoint3/mem_cpu.v Line: 6
    Warning (13410): Pin "address_b[5]" is stuck at GND File: C:/Users/18019/Documents/UofU/FALL2022/CS3710/16bitCPU/sixteenBitComputer/CheckPoint3/mem_cpu.v Line: 6
    Warning (13410): Pin "address_b[6]" is stuck at GND File: C:/Users/18019/Documents/UofU/FALL2022/CS3710/16bitCPU/sixteenBitComputer/CheckPoint3/mem_cpu.v Line: 6
    Warning (13410): Pin "address_b[7]" is stuck at GND File: C:/Users/18019/Documents/UofU/FALL2022/CS3710/16bitCPU/sixteenBitComputer/CheckPoint3/mem_cpu.v Line: 6
    Warning (13410): Pin "address_b[8]" is stuck at GND File: C:/Users/18019/Documents/UofU/FALL2022/CS3710/16bitCPU/sixteenBitComputer/CheckPoint3/mem_cpu.v Line: 6
    Warning (13410): Pin "address_b[9]" is stuck at GND File: C:/Users/18019/Documents/UofU/FALL2022/CS3710/16bitCPU/sixteenBitComputer/CheckPoint3/mem_cpu.v Line: 6
    Warning (13410): Pin "address_b[10]" is stuck at GND File: C:/Users/18019/Documents/UofU/FALL2022/CS3710/16bitCPU/sixteenBitComputer/CheckPoint3/mem_cpu.v Line: 6
    Warning (13410): Pin "address_b[11]" is stuck at GND File: C:/Users/18019/Documents/UofU/FALL2022/CS3710/16bitCPU/sixteenBitComputer/CheckPoint3/mem_cpu.v Line: 6
    Warning (13410): Pin "address_b[12]" is stuck at GND File: C:/Users/18019/Documents/UofU/FALL2022/CS3710/16bitCPU/sixteenBitComputer/CheckPoint3/mem_cpu.v Line: 6
    Warning (13410): Pin "address_b[13]" is stuck at GND File: C:/Users/18019/Documents/UofU/FALL2022/CS3710/16bitCPU/sixteenBitComputer/CheckPoint3/mem_cpu.v Line: 6
    Warning (13410): Pin "address_b[14]" is stuck at GND File: C:/Users/18019/Documents/UofU/FALL2022/CS3710/16bitCPU/sixteenBitComputer/CheckPoint3/mem_cpu.v Line: 6
    Warning (13410): Pin "address_b[15]" is stuck at GND File: C:/Users/18019/Documents/UofU/FALL2022/CS3710/16bitCPU/sixteenBitComputer/CheckPoint3/mem_cpu.v Line: 6
Info (286031): Timing-Driven Synthesis is running on partition "Top"
Info (17049): 5 registers lost all their fanouts during netlist optimizations.
Info (35024): Successfully connected in-system debug instance "auto_signaltap_0" to all 115 required data inputs, trigger inputs, acquisition clocks, and dynamic pins
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 9 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 2412 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 29 input pins
    Info (21059): Implemented 111 output pins
    Info (21061): Implemented 2102 logic cells
    Info (21064): Implemented 169 RAM segments
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 26 warnings
    Info: Peak virtual memory: 4987 megabytes
    Info: Processing ended: Tue Nov 22 21:10:11 2022
    Info: Elapsed time: 00:00:20
    Info: Total CPU time (on all processors): 00:00:35


